{
  "Top": "receiver",
  "RtlTop": "receiver",
  "RtlPrefix": "",
  "RtlSubPrefix": "receiver_",
  "SourceLanguage": "cpp",
  "HostMachineBits": "64",
  "FunctionProtocol": "ap_ctrl_hs",
  "ResetStyle": "control",
  "Target": {
    "Family": "zynq",
    "Device": "xc7z020",
    "Package": "-clg400",
    "Speed": "-1",
    "Triple": "fpga64-xilinx-none"
  },
  "Args": {
    "input_r": {
      "index": "0",
      "direction": "in",
      "srcType": "stream<hls::axis<ap_int<32>, 2, 5, 6>, 0>&",
      "srcSize": "96",
      "hwRefs": [{
          "type": "interface",
          "interface": "input_r",
          "name": "",
          "usage": "data",
          "direction": "in"
        }]
    },
    "output_i": {
      "index": "1",
      "direction": "out",
      "srcType": "stream<hls::axis<ap_int<32>, 2, 5, 6>, 0>&",
      "srcSize": "96",
      "hwRefs": [{
          "type": "interface",
          "interface": "output_i",
          "name": "",
          "usage": "data",
          "direction": "out"
        }]
    },
    "output_q": {
      "index": "2",
      "direction": "out",
      "srcType": "stream<hls::axis<ap_int<32>, 2, 5, 6>, 0>&",
      "srcSize": "96",
      "hwRefs": [{
          "type": "interface",
          "interface": "output_q",
          "name": "",
          "usage": "data",
          "direction": "out"
        }]
    }
  },
  "HlsSolution": {
    "FlowTarget": "vivado",
    "ConfigTcl": [
      "config_export -format=ip_catalog",
      "config_export -rtl=verilog"
    ],
    "DirectiveTcl": [
      "set_directive_top receiver -name receiver",
      "set_directive_top receiver -name receiver"
    ],
    "ProfileOption": "0",
    "ProfileType": "none",
    "KernelName": "receiver"
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "8",
    "Uncertainty": "2.16",
    "IsCombinational": "0",
    "II": "696 ~ 1050",
    "Latency": "695"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 8.000 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "receiver",
    "Version": "1.0",
    "DisplayName": "Receiver",
    "Revision": "2113556148",
    "Description": "An IP generated by Vitis HLS",
    "Taxonomy": "\/VITIS_HLS_IP",
    "AutoFamilySupport": "",
    "ZipFile": "xilinx_com_hls_receiver_1_0.zip"
  },
  "Files": {
    "CSource": ["..\/..\/receiver.cpp"],
    "Vhdl": [
      "impl\/vhdl\/receiver_arr_1_I_RAM_AUTO_1R1W.vhd",
      "impl\/vhdl\/receiver_arr_2_I_RAM_AUTO_1R1W.vhd",
      "impl\/vhdl\/receiver_arr_3_I_RAM_AUTO_1R1W.vhd",
      "impl\/vhdl\/receiver_arr_4_I_RAM_AUTO_1R1W.vhd",
      "impl\/vhdl\/receiver_arr_5_I_RAM_AUTO_1R1W.vhd",
      "impl\/vhdl\/receiver_arr_6_I_RAM_AUTO_1R1W.vhd",
      "impl\/vhdl\/receiver_arr_7_I_RAM_AUTO_1R1W.vhd",
      "impl\/vhdl\/receiver_arr_I_RAM_1WNR_AUTO_1R1W.vhd",
      "impl\/vhdl\/receiver_control_s_axi.vhd",
      "impl\/vhdl\/receiver_cos_coefficients_table_ROM_AUTO_1R.vhd",
      "impl\/vhdl\/receiver_delay_line_I_RAM_AUTO_1R1W.vhd",
      "impl\/vhdl\/receiver_fcmp_32ns_32ns_1_2_no_dsp_1.vhd",
      "impl\/vhdl\/receiver_filt_1_I_RAM_AUTO_1R1W.vhd",
      "impl\/vhdl\/receiver_filt_3_I_RAM_AUTO_1R1W.vhd",
      "impl\/vhdl\/receiver_filt_I_RAM_AUTO_1R1W.vhd",
      "impl\/vhdl\/receiver_flow_control_loop_pipe_sequential_init.vhd",
      "impl\/vhdl\/receiver_mac_muladd_24s_18s_40s_40_4_1.vhd",
      "impl\/vhdl\/receiver_mac_mulsub_24s_18s_40s_40_4_1.vhd",
      "impl\/vhdl\/receiver_matched_I_1_RAM_AUTO_1R1W.vhd",
      "impl\/vhdl\/receiver_mul_16s_18s_34_1_1.vhd",
      "impl\/vhdl\/receiver_mul_17s_18s_34_1_1.vhd",
      "impl\/vhdl\/receiver_mul_18s_16s_34_1_1.vhd",
      "impl\/vhdl\/receiver_mul_18s_17s_34_1_1.vhd",
      "impl\/vhdl\/receiver_mul_18s_18s_34_1_1.vhd",
      "impl\/vhdl\/receiver_mul_24s_18s_40_3_1.vhd",
      "impl\/vhdl\/receiver_mul_24s_24s_48_3_1.vhd",
      "impl\/vhdl\/receiver_mux_3_2_18_1_1.vhd",
      "impl\/vhdl\/receiver_mux_3_2_28_1_1.vhd",
      "impl\/vhdl\/receiver_mux_7_3_18_1_1.vhd",
      "impl\/vhdl\/receiver_mux_13_4_18_1_1.vhd",
      "impl\/vhdl\/receiver_real_output_RAM_AUTO_1R1W.vhd",
      "impl\/vhdl\/receiver_receiver_Pipeline_1.vhd",
      "impl\/vhdl\/receiver_receiver_Pipeline_2.vhd",
      "impl\/vhdl\/receiver_receiver_Pipeline_VITIS_LOOP_68_1.vhd",
      "impl\/vhdl\/receiver_receiver_Pipeline_VITIS_LOOP_68_1_samples_I_1_RAM_AUTO_1R1W.vhd",
      "impl\/vhdl\/receiver_receiver_Pipeline_VITIS_LOOP_79_2.vhd",
      "impl\/vhdl\/receiver_receiver_Pipeline_VITIS_LOOP_91_3.vhd",
      "impl\/vhdl\/receiver_receiver_Pipeline_VITIS_LOOP_91_3_h_ROM_AUTO_1R.vhd",
      "impl\/vhdl\/receiver_receiver_Pipeline_VITIS_LOOP_100_4.vhd",
      "impl\/vhdl\/receiver_receiver_Pipeline_VITIS_LOOP_111_5.vhd",
      "impl\/vhdl\/receiver_receiver_Pipeline_VITIS_LOOP_118_6.vhd",
      "impl\/vhdl\/receiver_receiver_Pipeline_VITIS_LOOP_124_7.vhd",
      "impl\/vhdl\/receiver_receiver_Pipeline_VITIS_LOOP_130_8.vhd",
      "impl\/vhdl\/receiver_receiver_Pipeline_VITIS_LOOP_142_9.vhd",
      "impl\/vhdl\/receiver_receiver_Pipeline_VITIS_LOOP_159_10.vhd",
      "impl\/vhdl\/receiver_receiver_Pipeline_VITIS_LOOP_159_10_preamble_upsampled_ROM_AUTO_1R.vhd",
      "impl\/vhdl\/receiver_receiver_Pipeline_VITIS_LOOP_171_11.vhd",
      "impl\/vhdl\/receiver_receiver_Pipeline_VITIS_LOOP_181_12.vhd",
      "impl\/vhdl\/receiver_receiver_Pipeline_VITIS_LOOP_191_13.vhd",
      "impl\/vhdl\/receiver_receiver_Pipeline_VITIS_LOOP_201_14.vhd",
      "impl\/vhdl\/receiver_receiver_Pipeline_VITIS_LOOP_211_15.vhd",
      "impl\/vhdl\/receiver_receiver_Pipeline_VITIS_LOOP_219_16.vhd",
      "impl\/vhdl\/receiver_receiver_Pipeline_VITIS_LOOP_228_17.vhd",
      "impl\/vhdl\/receiver_receiver_Pipeline_VITIS_LOOP_237_18.vhd",
      "impl\/vhdl\/receiver_receiver_Pipeline_VITIS_LOOP_244_19.vhd",
      "impl\/vhdl\/receiver_receiver_Pipeline_VITIS_LOOP_265_20.vhd",
      "impl\/vhdl\/receiver_receiver_Pipeline_VITIS_LOOP_276_21.vhd",
      "impl\/vhdl\/receiver_regslice_both.vhd",
      "impl\/vhdl\/receiver_sin_coefficients_table_ROM_AUTO_1R.vhd",
      "impl\/vhdl\/receiver.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/receiver_arr_1_I_RAM_AUTO_1R1W.v",
      "impl\/verilog\/receiver_arr_2_I_RAM_AUTO_1R1W.v",
      "impl\/verilog\/receiver_arr_3_I_RAM_AUTO_1R1W.v",
      "impl\/verilog\/receiver_arr_4_I_RAM_AUTO_1R1W.v",
      "impl\/verilog\/receiver_arr_5_I_RAM_AUTO_1R1W.v",
      "impl\/verilog\/receiver_arr_6_I_RAM_AUTO_1R1W.v",
      "impl\/verilog\/receiver_arr_7_I_RAM_AUTO_1R1W.v",
      "impl\/verilog\/receiver_arr_I_RAM_1WNR_AUTO_1R1W.dat",
      "impl\/verilog\/receiver_arr_I_RAM_1WNR_AUTO_1R1W.v",
      "impl\/verilog\/receiver_control_s_axi.v",
      "impl\/verilog\/receiver_cos_coefficients_table_ROM_AUTO_1R.dat",
      "impl\/verilog\/receiver_cos_coefficients_table_ROM_AUTO_1R.v",
      "impl\/verilog\/receiver_delay_line_I_RAM_AUTO_1R1W.dat",
      "impl\/verilog\/receiver_delay_line_I_RAM_AUTO_1R1W.v",
      "impl\/verilog\/receiver_fcmp_32ns_32ns_1_2_no_dsp_1.v",
      "impl\/verilog\/receiver_filt_1_I_RAM_AUTO_1R1W.v",
      "impl\/verilog\/receiver_filt_3_I_RAM_AUTO_1R1W.v",
      "impl\/verilog\/receiver_filt_I_RAM_AUTO_1R1W.v",
      "impl\/verilog\/receiver_flow_control_loop_pipe_sequential_init.v",
      "impl\/verilog\/receiver_mac_muladd_24s_18s_40s_40_4_1.v",
      "impl\/verilog\/receiver_mac_mulsub_24s_18s_40s_40_4_1.v",
      "impl\/verilog\/receiver_matched_I_1_RAM_AUTO_1R1W.dat",
      "impl\/verilog\/receiver_matched_I_1_RAM_AUTO_1R1W.v",
      "impl\/verilog\/receiver_mul_16s_18s_34_1_1.v",
      "impl\/verilog\/receiver_mul_17s_18s_34_1_1.v",
      "impl\/verilog\/receiver_mul_18s_16s_34_1_1.v",
      "impl\/verilog\/receiver_mul_18s_17s_34_1_1.v",
      "impl\/verilog\/receiver_mul_18s_18s_34_1_1.v",
      "impl\/verilog\/receiver_mul_24s_18s_40_3_1.v",
      "impl\/verilog\/receiver_mul_24s_24s_48_3_1.v",
      "impl\/verilog\/receiver_mux_3_2_18_1_1.v",
      "impl\/verilog\/receiver_mux_3_2_28_1_1.v",
      "impl\/verilog\/receiver_mux_7_3_18_1_1.v",
      "impl\/verilog\/receiver_mux_13_4_18_1_1.v",
      "impl\/verilog\/receiver_real_output_RAM_AUTO_1R1W.v",
      "impl\/verilog\/receiver_receiver_Pipeline_1.v",
      "impl\/verilog\/receiver_receiver_Pipeline_2.v",
      "impl\/verilog\/receiver_receiver_Pipeline_VITIS_LOOP_68_1.v",
      "impl\/verilog\/receiver_receiver_Pipeline_VITIS_LOOP_68_1_samples_I_1_RAM_AUTO_1R1W.dat",
      "impl\/verilog\/receiver_receiver_Pipeline_VITIS_LOOP_68_1_samples_I_1_RAM_AUTO_1R1W.v",
      "impl\/verilog\/receiver_receiver_Pipeline_VITIS_LOOP_79_2.v",
      "impl\/verilog\/receiver_receiver_Pipeline_VITIS_LOOP_91_3.v",
      "impl\/verilog\/receiver_receiver_Pipeline_VITIS_LOOP_91_3_h_ROM_AUTO_1R.dat",
      "impl\/verilog\/receiver_receiver_Pipeline_VITIS_LOOP_91_3_h_ROM_AUTO_1R.v",
      "impl\/verilog\/receiver_receiver_Pipeline_VITIS_LOOP_100_4.v",
      "impl\/verilog\/receiver_receiver_Pipeline_VITIS_LOOP_111_5.v",
      "impl\/verilog\/receiver_receiver_Pipeline_VITIS_LOOP_118_6.v",
      "impl\/verilog\/receiver_receiver_Pipeline_VITIS_LOOP_124_7.v",
      "impl\/verilog\/receiver_receiver_Pipeline_VITIS_LOOP_130_8.v",
      "impl\/verilog\/receiver_receiver_Pipeline_VITIS_LOOP_142_9.v",
      "impl\/verilog\/receiver_receiver_Pipeline_VITIS_LOOP_159_10.v",
      "impl\/verilog\/receiver_receiver_Pipeline_VITIS_LOOP_159_10_preamble_upsampled_ROM_AUTO_1R.dat",
      "impl\/verilog\/receiver_receiver_Pipeline_VITIS_LOOP_159_10_preamble_upsampled_ROM_AUTO_1R.v",
      "impl\/verilog\/receiver_receiver_Pipeline_VITIS_LOOP_171_11.v",
      "impl\/verilog\/receiver_receiver_Pipeline_VITIS_LOOP_181_12.v",
      "impl\/verilog\/receiver_receiver_Pipeline_VITIS_LOOP_191_13.v",
      "impl\/verilog\/receiver_receiver_Pipeline_VITIS_LOOP_201_14.v",
      "impl\/verilog\/receiver_receiver_Pipeline_VITIS_LOOP_211_15.v",
      "impl\/verilog\/receiver_receiver_Pipeline_VITIS_LOOP_219_16.v",
      "impl\/verilog\/receiver_receiver_Pipeline_VITIS_LOOP_228_17.v",
      "impl\/verilog\/receiver_receiver_Pipeline_VITIS_LOOP_237_18.v",
      "impl\/verilog\/receiver_receiver_Pipeline_VITIS_LOOP_244_19.v",
      "impl\/verilog\/receiver_receiver_Pipeline_VITIS_LOOP_265_20.v",
      "impl\/verilog\/receiver_receiver_Pipeline_VITIS_LOOP_276_21.v",
      "impl\/verilog\/receiver_regslice_both.v",
      "impl\/verilog\/receiver_sin_coefficients_table_ROM_AUTO_1R.dat",
      "impl\/verilog\/receiver_sin_coefficients_table_ROM_AUTO_1R.v",
      "impl\/verilog\/receiver.v"
    ],
    "SwDriver": [
      "impl\/misc\/drivers\/receiver_v1_0\/data\/receiver.mdd",
      "impl\/misc\/drivers\/receiver_v1_0\/data\/receiver.tcl",
      "impl\/misc\/drivers\/receiver_v1_0\/src\/Makefile",
      "impl\/misc\/drivers\/receiver_v1_0\/src\/xreceiver.c",
      "impl\/misc\/drivers\/receiver_v1_0\/src\/xreceiver.h",
      "impl\/misc\/drivers\/receiver_v1_0\/src\/xreceiver_hw.h",
      "impl\/misc\/drivers\/receiver_v1_0\/src\/xreceiver_linux.c",
      "impl\/misc\/drivers\/receiver_v1_0\/src\/xreceiver_sinit.c"
    ],
    "IpMisc": ["impl\/misc\/logo.png"],
    "Subcore": ["impl\/misc\/receiver_fcmp_32ns_32ns_1_2_no_dsp_1_ip.tcl"],
    "CsynthXml": "syn\/report\/csynth.xml",
    "DebugDir": ".debug",
    "KernelXml": ".autopilot\/db\/kernel.internal.xml",
    "Xo": "",
    "XoHlsDir": "",
    "ProtoInst": [".debug\/receiver.protoinst"]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "Ip": [{
        "Name": "receiver_fcmp_32ns_32ns_1_2_no_dsp_1_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 0 CONFIG.c_mult_usage No_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 1 CONFIG.c_result_fraction_width 0 CONFIG.component_name receiver_fcmp_32ns_32ns_1_2_no_dsp_1_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken false CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Compare CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      }]
  },
  "Interfaces": {
    "s_axi_control": {
      "type": "axi4lite",
      "busTypeName": "aximm",
      "mode": "slave",
      "dataWidth": "32",
      "addrWidth": "4",
      "portPrefix": "s_axi_control_",
      "paramPrefix": "C_S_AXI_CONTROL_",
      "ports": [
        "s_axi_control_ARADDR",
        "s_axi_control_ARREADY",
        "s_axi_control_ARVALID",
        "s_axi_control_AWADDR",
        "s_axi_control_AWREADY",
        "s_axi_control_AWVALID",
        "s_axi_control_BREADY",
        "s_axi_control_BRESP",
        "s_axi_control_BVALID",
        "s_axi_control_RDATA",
        "s_axi_control_RREADY",
        "s_axi_control_RRESP",
        "s_axi_control_RVALID",
        "s_axi_control_WDATA",
        "s_axi_control_WREADY",
        "s_axi_control_WSTRB",
        "s_axi_control_WVALID"
      ],
      "registers": [
        {
          "offset": "0x00",
          "name": "CTRL",
          "access": "RW",
          "description": "Control signals",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "AP_START",
              "access": "RW",
              "description": "Control signal Register for 'ap_start'."
            },
            {
              "offset": "1",
              "width": "1",
              "name": "AP_DONE",
              "access": "R",
              "description": "Control signal Register for 'ap_done'."
            },
            {
              "offset": "2",
              "width": "1",
              "name": "AP_IDLE",
              "access": "R",
              "description": "Control signal Register for 'ap_idle'."
            },
            {
              "offset": "3",
              "width": "1",
              "name": "AP_READY",
              "access": "R",
              "description": "Control signal Register for 'ap_ready'."
            },
            {
              "offset": "4",
              "width": "3",
              "name": "RESERVED_1",
              "access": "R",
              "description": "Reserved.  0s on read."
            },
            {
              "offset": "7",
              "width": "1",
              "name": "AUTO_RESTART",
              "access": "RW",
              "description": "Control signal Register for 'auto_restart'."
            },
            {
              "offset": "8",
              "width": "1",
              "name": "RESERVED_2",
              "access": "R",
              "description": "Reserved.  0s on read."
            },
            {
              "offset": "9",
              "width": "1",
              "name": "INTERRUPT",
              "access": "R",
              "description": "Control signal Register for 'interrupt'."
            },
            {
              "offset": "10",
              "width": "22",
              "name": "RESERVED_3",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x04",
          "name": "GIER",
          "access": "RW",
          "description": "Global Interrupt Enable Register",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "Enable",
              "access": "RW",
              "description": "Master enable for the device interrupt output to the system interrupt controller: 0 = Disabled, 1 = Enabled"
            },
            {
              "offset": "1",
              "width": "31",
              "name": "RESERVED",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x08",
          "name": "IP_IER",
          "access": "RW",
          "description": "IP Interrupt Enable Register",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "CHAN0_INT_EN",
              "access": "RW",
              "description": "Enable Channel 0 (ap_done) Interrupt.  0 = Disabled, 1 = Enabled."
            },
            {
              "offset": "1",
              "width": "1",
              "name": "CHAN1_INT_EN",
              "access": "RW",
              "description": "Enable Channel 1 (ap_ready) Interrupt.  0 = Disabled, 1 = Enabled."
            },
            {
              "offset": "2",
              "width": "30",
              "name": "RESERVED_0",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x0c",
          "name": "IP_ISR",
          "access": "RW",
          "description": "IP Interrupt Status Register",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "CHAN0_INT_ST",
              "access": "RTOW",
              "description": "Channel 0 (ap_done) Interrupt Status. 0 = No Channel 0 interrupt, 1 = Channel 0 interrupt."
            },
            {
              "offset": "1",
              "width": "1",
              "name": "CHAN1_INT_ST",
              "access": "RTOW",
              "description": "Channel 1 (ap_ready) Interrupt Status. 0 = No Channel 1 interrupt, 1 = Channel 1 interrupt."
            },
            {
              "offset": "2",
              "width": "30",
              "name": "RESERVED_0",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        }
      ]
    },
    "ap_clk": {
      "type": "clock",
      "busTypeName": "clock",
      "mode": "slave",
      "busParams": {
        "ASSOCIATED_BUSIF": "s_axi_control:input_r:output_i:output_q",
        "ASSOCIATED_RESET": "ap_rst_n"
      },
      "portMap": {"ap_clk": "CLK"},
      "ports": ["ap_clk"]
    },
    "ap_rst_n": {
      "type": "reset",
      "busTypeName": "reset",
      "mode": "slave",
      "busParams": {"POLARITY": "ACTIVE_LOW"},
      "portMap": {"ap_rst_n": "RST"},
      "ports": ["ap_rst_n"]
    },
    "interrupt": {
      "type": "interrupt",
      "busTypeName": "interrupt",
      "mode": "master",
      "dataWidth": "1",
      "busParams": {"SENSITIVITY": "LEVEL_HIGH"},
      "portMap": {"interrupt": "INTERRUPT"},
      "ports": ["interrupt"]
    },
    "input_r": {
      "type": "axi4stream",
      "busTypeName": "axis",
      "mode": "slave",
      "dataWidth": "32",
      "portPrefix": "input_r_",
      "ports": [
        "input_r_TDATA",
        "input_r_TDEST",
        "input_r_TID",
        "input_r_TKEEP",
        "input_r_TLAST",
        "input_r_TREADY",
        "input_r_TSTRB",
        "input_r_TUSER",
        "input_r_TVALID"
      ],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "axis",
          "register_option": "0",
          "register_mode": "both",
          "argName": "input_r"
        }]
    },
    "output_i": {
      "type": "axi4stream",
      "busTypeName": "axis",
      "mode": "master",
      "dataWidth": "32",
      "portPrefix": "output_i_",
      "ports": [
        "output_i_TDATA",
        "output_i_TDEST",
        "output_i_TID",
        "output_i_TKEEP",
        "output_i_TLAST",
        "output_i_TREADY",
        "output_i_TSTRB",
        "output_i_TUSER",
        "output_i_TVALID"
      ],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "axis",
          "register_option": "0",
          "register_mode": "both",
          "argName": "output_i"
        }]
    },
    "output_q": {
      "type": "axi4stream",
      "busTypeName": "axis",
      "mode": "master",
      "dataWidth": "32",
      "portPrefix": "output_q_",
      "ports": [
        "output_q_TDATA",
        "output_q_TDEST",
        "output_q_TID",
        "output_q_TKEEP",
        "output_q_TLAST",
        "output_q_TREADY",
        "output_q_TSTRB",
        "output_q_TUSER",
        "output_q_TVALID"
      ],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "axis",
          "register_option": "0",
          "register_mode": "both",
          "argName": "output_q"
        }]
    }
  },
  "RtlPorts": {
    "s_axi_control_AWVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_AWREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_AWADDR": {
      "dir": "in",
      "width": "4"
    },
    "s_axi_control_WVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_WREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_WDATA": {
      "dir": "in",
      "width": "32"
    },
    "s_axi_control_WSTRB": {
      "dir": "in",
      "width": "4"
    },
    "s_axi_control_ARVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_ARREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_ARADDR": {
      "dir": "in",
      "width": "4"
    },
    "s_axi_control_RVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_RREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_RDATA": {
      "dir": "out",
      "width": "32"
    },
    "s_axi_control_RRESP": {
      "dir": "out",
      "width": "2"
    },
    "s_axi_control_BVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_BREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_BRESP": {
      "dir": "out",
      "width": "2"
    },
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst_n": {
      "dir": "in",
      "width": "1"
    },
    "interrupt": {
      "dir": "out",
      "width": "1"
    },
    "input_r_TDATA": {
      "dir": "in",
      "width": "32"
    },
    "input_r_TVALID": {
      "dir": "in",
      "width": "1"
    },
    "input_r_TREADY": {
      "dir": "out",
      "width": "1"
    },
    "input_r_TDEST": {
      "dir": "in",
      "width": "6"
    },
    "input_r_TKEEP": {
      "dir": "in",
      "width": "4"
    },
    "input_r_TSTRB": {
      "dir": "in",
      "width": "4"
    },
    "input_r_TUSER": {
      "dir": "in",
      "width": "2"
    },
    "input_r_TLAST": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "input_r_TID": {
      "dir": "in",
      "width": "5"
    },
    "output_i_TDATA": {
      "dir": "out",
      "width": "32"
    },
    "output_i_TVALID": {
      "dir": "out",
      "width": "1"
    },
    "output_i_TREADY": {
      "dir": "in",
      "width": "1"
    },
    "output_i_TDEST": {
      "dir": "out",
      "width": "6"
    },
    "output_i_TKEEP": {
      "dir": "out",
      "width": "4"
    },
    "output_i_TSTRB": {
      "dir": "out",
      "width": "4"
    },
    "output_i_TUSER": {
      "dir": "out",
      "width": "2"
    },
    "output_i_TLAST": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "output_i_TID": {
      "dir": "out",
      "width": "5"
    },
    "output_q_TDATA": {
      "dir": "out",
      "width": "32"
    },
    "output_q_TVALID": {
      "dir": "out",
      "width": "1"
    },
    "output_q_TREADY": {
      "dir": "in",
      "width": "1"
    },
    "output_q_TDEST": {
      "dir": "out",
      "width": "6"
    },
    "output_q_TKEEP": {
      "dir": "out",
      "width": "4"
    },
    "output_q_TSTRB": {
      "dir": "out",
      "width": "4"
    },
    "output_q_TUSER": {
      "dir": "out",
      "width": "2"
    },
    "output_q_TLAST": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "output_q_TID": {
      "dir": "out",
      "width": "5"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {
      "ModuleName": "receiver",
      "Instances": [
        {
          "ModuleName": "receiver_Pipeline_1",
          "InstanceName": "grp_receiver_Pipeline_1_fu_1840"
        },
        {
          "ModuleName": "receiver_Pipeline_2",
          "InstanceName": "grp_receiver_Pipeline_2_fu_1846"
        },
        {
          "ModuleName": "receiver_Pipeline_VITIS_LOOP_68_1",
          "InstanceName": "grp_receiver_Pipeline_VITIS_LOOP_68_1_fu_1852"
        },
        {
          "ModuleName": "receiver_Pipeline_VITIS_LOOP_79_2",
          "InstanceName": "grp_receiver_Pipeline_VITIS_LOOP_79_2_fu_1920"
        },
        {
          "ModuleName": "receiver_Pipeline_VITIS_LOOP_142_9",
          "InstanceName": "grp_receiver_Pipeline_VITIS_LOOP_142_9_fu_1928"
        },
        {
          "ModuleName": "receiver_Pipeline_VITIS_LOOP_91_3",
          "InstanceName": "grp_receiver_Pipeline_VITIS_LOOP_91_3_fu_1996"
        },
        {
          "ModuleName": "receiver_Pipeline_VITIS_LOOP_100_4",
          "InstanceName": "grp_receiver_Pipeline_VITIS_LOOP_100_4_fu_2022"
        },
        {
          "ModuleName": "receiver_Pipeline_VITIS_LOOP_111_5",
          "InstanceName": "grp_receiver_Pipeline_VITIS_LOOP_111_5_fu_2058"
        },
        {
          "ModuleName": "receiver_Pipeline_VITIS_LOOP_118_6",
          "InstanceName": "grp_receiver_Pipeline_VITIS_LOOP_118_6_fu_2126"
        },
        {
          "ModuleName": "receiver_Pipeline_VITIS_LOOP_124_7",
          "InstanceName": "grp_receiver_Pipeline_VITIS_LOOP_124_7_fu_2180"
        },
        {
          "ModuleName": "receiver_Pipeline_VITIS_LOOP_130_8",
          "InstanceName": "grp_receiver_Pipeline_VITIS_LOOP_130_8_fu_2188"
        },
        {
          "ModuleName": "receiver_Pipeline_VITIS_LOOP_159_10",
          "InstanceName": "grp_receiver_Pipeline_VITIS_LOOP_159_10_fu_2200"
        },
        {
          "ModuleName": "receiver_Pipeline_VITIS_LOOP_171_11",
          "InstanceName": "grp_receiver_Pipeline_VITIS_LOOP_171_11_fu_2286"
        },
        {
          "ModuleName": "receiver_Pipeline_VITIS_LOOP_181_12",
          "InstanceName": "grp_receiver_Pipeline_VITIS_LOOP_181_12_fu_2338"
        },
        {
          "ModuleName": "receiver_Pipeline_VITIS_LOOP_191_13",
          "InstanceName": "grp_receiver_Pipeline_VITIS_LOOP_191_13_fu_2406"
        },
        {
          "ModuleName": "receiver_Pipeline_VITIS_LOOP_201_14",
          "InstanceName": "grp_receiver_Pipeline_VITIS_LOOP_201_14_fu_2458"
        },
        {
          "ModuleName": "receiver_Pipeline_VITIS_LOOP_211_15",
          "InstanceName": "grp_receiver_Pipeline_VITIS_LOOP_211_15_fu_2494"
        },
        {
          "ModuleName": "receiver_Pipeline_VITIS_LOOP_219_16",
          "InstanceName": "grp_receiver_Pipeline_VITIS_LOOP_219_16_fu_2522"
        },
        {
          "ModuleName": "receiver_Pipeline_VITIS_LOOP_228_17",
          "InstanceName": "grp_receiver_Pipeline_VITIS_LOOP_228_17_fu_2536"
        },
        {
          "ModuleName": "receiver_Pipeline_VITIS_LOOP_237_18",
          "InstanceName": "grp_receiver_Pipeline_VITIS_LOOP_237_18_fu_2544"
        },
        {
          "ModuleName": "receiver_Pipeline_VITIS_LOOP_244_19",
          "InstanceName": "grp_receiver_Pipeline_VITIS_LOOP_244_19_fu_2558"
        },
        {
          "ModuleName": "receiver_Pipeline_VITIS_LOOP_265_20",
          "InstanceName": "grp_receiver_Pipeline_VITIS_LOOP_265_20_fu_2574"
        },
        {
          "ModuleName": "receiver_Pipeline_VITIS_LOOP_276_21",
          "InstanceName": "grp_receiver_Pipeline_VITIS_LOOP_276_21_fu_2586"
        }
      ]
    },
    "Info": {
      "receiver_Pipeline_1": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "receiver_Pipeline_2": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "receiver_Pipeline_VITIS_LOOP_68_1": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "receiver_Pipeline_VITIS_LOOP_79_2": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "receiver_Pipeline_VITIS_LOOP_91_3": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "receiver_Pipeline_VITIS_LOOP_100_4": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "receiver_Pipeline_VITIS_LOOP_111_5": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "receiver_Pipeline_VITIS_LOOP_118_6": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "receiver_Pipeline_VITIS_LOOP_124_7": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "receiver_Pipeline_VITIS_LOOP_130_8": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "receiver_Pipeline_VITIS_LOOP_142_9": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "receiver_Pipeline_VITIS_LOOP_159_10": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "receiver_Pipeline_VITIS_LOOP_171_11": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "receiver_Pipeline_VITIS_LOOP_181_12": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "receiver_Pipeline_VITIS_LOOP_191_13": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "receiver_Pipeline_VITIS_LOOP_201_14": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "receiver_Pipeline_VITIS_LOOP_211_15": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "receiver_Pipeline_VITIS_LOOP_219_16": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "receiver_Pipeline_VITIS_LOOP_228_17": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "receiver_Pipeline_VITIS_LOOP_237_18": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "receiver_Pipeline_VITIS_LOOP_244_19": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "receiver_Pipeline_VITIS_LOOP_265_20": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "receiver_Pipeline_VITIS_LOOP_276_21": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "receiver": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      }
    },
    "Metrics": {
      "receiver_Pipeline_1": {
        "Latency": {
          "LatencyBest": "237",
          "LatencyAvg": "237",
          "LatencyWorst": "237",
          "PipelineII": "237",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "8.00",
          "Uncertainty": "2.16",
          "Estimate": "3.503"
        },
        "Loops": [{
            "Name": "Loop 1",
            "TripCount": "236",
            "Latency": "235",
            "PipelineII": "1",
            "PipelineDepth": "1"
          }],
        "Area": {
          "FF": "10",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "57",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "receiver_Pipeline_2": {
        "Latency": {
          "LatencyBest": "237",
          "LatencyAvg": "237",
          "LatencyWorst": "237",
          "PipelineII": "237",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "8.00",
          "Uncertainty": "2.16",
          "Estimate": "3.503"
        },
        "Loops": [{
            "Name": "Loop 1",
            "TripCount": "236",
            "Latency": "235",
            "PipelineII": "1",
            "PipelineDepth": "1"
          }],
        "Area": {
          "FF": "10",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "57",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "receiver_Pipeline_VITIS_LOOP_68_1": {
        "Latency": {
          "LatencyBest": "248",
          "LatencyAvg": "248",
          "LatencyWorst": "248",
          "PipelineII": "248",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "8.00",
          "Uncertainty": "2.16",
          "Estimate": "5.169"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_68_1",
            "TripCount": "244",
            "Latency": "246",
            "PipelineII": "1",
            "PipelineDepth": "3"
          }],
        "Area": {
          "BRAM_18K": "30",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "10",
          "FF": "1092",
          "AVAIL_FF": "106400",
          "UTIL_FF": "1",
          "LUT": "89",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "~0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0"
        }
      },
      "receiver_Pipeline_VITIS_LOOP_79_2": {
        "Latency": {
          "LatencyBest": "99",
          "LatencyAvg": "99",
          "LatencyWorst": "99",
          "PipelineII": "99",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "8.00",
          "Uncertainty": "2.16",
          "Estimate": "5.124"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_79_2",
            "TripCount": "96",
            "Latency": "97",
            "PipelineII": "1",
            "PipelineDepth": "3"
          }],
        "Area": {
          "FF": "62",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "66",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "receiver_Pipeline_VITIS_LOOP_91_3": {
        "Latency": {
          "LatencyBest": "53",
          "LatencyAvg": "53",
          "LatencyWorst": "53",
          "PipelineII": "53",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "8.00",
          "Uncertainty": "2.16",
          "Estimate": "5.593"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_91_3",
            "TripCount": "12",
            "Latency": "51",
            "PipelineII": "4",
            "PipelineDepth": "7"
          }],
        "Area": {
          "BRAM_18K": "1",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "~0",
          "DSP": "16",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "7",
          "FF": "422",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "395",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "~0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "receiver_Pipeline_VITIS_LOOP_100_4": {
        "Latency": {
          "LatencyBest": "9",
          "LatencyAvg": "9",
          "LatencyWorst": "9",
          "PipelineII": "9",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "8.00",
          "Uncertainty": "2.16",
          "Estimate": "4.458"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_100_4",
            "TripCount": "6",
            "Latency": "7",
            "PipelineII": "1",
            "PipelineDepth": "3"
          }],
        "Area": {
          "FF": "306",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "470",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "receiver_Pipeline_VITIS_LOOP_111_5": {
        "Latency": {
          "LatencyBest": "6",
          "LatencyAvg": "6",
          "LatencyWorst": "6",
          "PipelineII": "6",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "8.00",
          "Uncertainty": "2.16",
          "Estimate": "4.458"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_111_5",
            "TripCount": "3",
            "Latency": "4",
            "PipelineII": "1",
            "PipelineDepth": "3"
          }],
        "Area": {
          "FF": "922",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "487",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "receiver_Pipeline_VITIS_LOOP_118_6": {
        "Latency": {
          "LatencyBest": "14",
          "LatencyAvg": "14",
          "LatencyWorst": "14",
          "PipelineII": "14",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "8.00",
          "Uncertainty": "2.16",
          "Estimate": "4.458"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_118_6",
            "TripCount": "12",
            "Latency": "12",
            "PipelineII": "1",
            "PipelineDepth": "2"
          }],
        "Area": {
          "FF": "84",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "486",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "receiver_Pipeline_VITIS_LOOP_124_7": {
        "Latency": {
          "LatencyBest": "9",
          "LatencyAvg": "9",
          "LatencyWorst": "9",
          "PipelineII": "9",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "8.00",
          "Uncertainty": "2.16",
          "Estimate": "4.458"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_124_7",
            "TripCount": "6",
            "Latency": "7",
            "PipelineII": "1",
            "PipelineDepth": "3"
          }],
        "Area": {
          "FF": "51",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "118",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "receiver_Pipeline_VITIS_LOOP_130_8": {
        "Latency": {
          "LatencyBest": "6",
          "LatencyAvg": "6",
          "LatencyWorst": "6",
          "PipelineII": "6",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "8.00",
          "Uncertainty": "2.16",
          "Estimate": "4.458"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_130_8",
            "TripCount": "3",
            "Latency": "4",
            "PipelineII": "1",
            "PipelineDepth": "3"
          }],
        "Area": {
          "FF": "157",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "131",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "receiver_Pipeline_VITIS_LOOP_142_9": {
        "Latency": {
          "LatencyBest": "248",
          "LatencyAvg": "248",
          "LatencyWorst": "248",
          "PipelineII": "248",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "8.00",
          "Uncertainty": "2.16",
          "Estimate": "5.169"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_142_9",
            "TripCount": "244",
            "Latency": "246",
            "PipelineII": "1",
            "PipelineDepth": "3"
          }],
        "Area": {
          "FF": "1092",
          "AVAIL_FF": "106400",
          "UTIL_FF": "1",
          "LUT": "89",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "receiver_Pipeline_VITIS_LOOP_159_10": {
        "Latency": {
          "LatencyBest": "145",
          "LatencyAvg": "145",
          "LatencyWorst": "145",
          "PipelineII": "145",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "8.00",
          "Uncertainty": "2.16",
          "Estimate": "5.593"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_159_10",
            "TripCount": "140",
            "Latency": "143",
            "PipelineII": "1",
            "PipelineDepth": "5"
          }],
        "Area": {
          "BRAM_18K": "8",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "2",
          "DSP": "16",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "7",
          "FF": "2228",
          "AVAIL_FF": "106400",
          "UTIL_FF": "2",
          "LUT": "1235",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "2",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "receiver_Pipeline_VITIS_LOOP_171_11": {
        "Latency": {
          "LatencyBest": "38",
          "LatencyAvg": "38",
          "LatencyWorst": "38",
          "PipelineII": "38",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "8.00",
          "Uncertainty": "2.16",
          "Estimate": "5.390"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_171_11",
            "TripCount": "35",
            "Latency": "36",
            "PipelineII": "1",
            "PipelineDepth": "3"
          }],
        "Area": {
          "FF": "604",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "886",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "1",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "receiver_Pipeline_VITIS_LOOP_181_12": {
        "Latency": {
          "LatencyBest": "21",
          "LatencyAvg": "21",
          "LatencyWorst": "21",
          "PipelineII": "21",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "8.00",
          "Uncertainty": "2.16",
          "Estimate": "4.458"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_181_12",
            "TripCount": "17",
            "Latency": "19",
            "PipelineII": "1",
            "PipelineDepth": "3"
          }],
        "Area": {
          "FF": "636",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "912",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "1",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "receiver_Pipeline_VITIS_LOOP_191_13": {
        "Latency": {
          "LatencyBest": "21",
          "LatencyAvg": "21",
          "LatencyWorst": "21",
          "PipelineII": "21",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "8.00",
          "Uncertainty": "2.16",
          "Estimate": "4.666"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_191_13",
            "TripCount": "17",
            "Latency": "19",
            "PipelineII": "1",
            "PipelineDepth": "3"
          }],
        "Area": {
          "FF": "443",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "603",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "1",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "receiver_Pipeline_VITIS_LOOP_201_14": {
        "Latency": {
          "LatencyBest": "12",
          "LatencyAvg": "12",
          "LatencyWorst": "12",
          "PipelineII": "12",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "8.00",
          "Uncertainty": "2.16",
          "Estimate": "4.696"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_201_14",
            "TripCount": "8",
            "Latency": "10",
            "PipelineII": "1",
            "PipelineDepth": "3"
          }],
        "Area": {
          "FF": "456",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "625",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "1",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "receiver_Pipeline_VITIS_LOOP_211_15": {
        "Latency": {
          "LatencyBest": "12",
          "LatencyAvg": "12",
          "LatencyWorst": "12",
          "PipelineII": "12",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "8.00",
          "Uncertainty": "2.16",
          "Estimate": "4.726"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_211_15",
            "TripCount": "8",
            "Latency": "10",
            "PipelineII": "1",
            "PipelineDepth": "3"
          }],
        "Area": {
          "FF": "247",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "353",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "receiver_Pipeline_VITIS_LOOP_219_16": {
        "Latency": {
          "LatencyBest": "20",
          "LatencyAvg": "20",
          "LatencyWorst": "20",
          "PipelineII": "20",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "8.00",
          "Uncertainty": "2.16",
          "Estimate": "4.755"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_219_16",
            "TripCount": "17",
            "Latency": "18",
            "PipelineII": "1",
            "PipelineDepth": "3"
          }],
        "Area": {
          "FF": "134",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "194",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "receiver_Pipeline_VITIS_LOOP_228_17": {
        "Latency": {
          "LatencyBest": "11",
          "LatencyAvg": "11",
          "LatencyWorst": "11",
          "PipelineII": "11",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "8.00",
          "Uncertainty": "2.16",
          "Estimate": "4.785"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_228_17",
            "TripCount": "8",
            "Latency": "9",
            "PipelineII": "1",
            "PipelineDepth": "3"
          }],
        "Area": {
          "FF": "76",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "129",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "receiver_Pipeline_VITIS_LOOP_237_18": {
        "Latency": {
          "LatencyBest": "7",
          "LatencyAvg": "7",
          "LatencyWorst": "7",
          "PipelineII": "7",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "8.00",
          "Uncertainty": "2.16",
          "Estimate": "4.844"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_237_18",
            "TripCount": "4",
            "Latency": "5",
            "PipelineII": "1",
            "PipelineDepth": "3"
          }],
        "Area": {
          "FF": "254",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "150",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "receiver_Pipeline_VITIS_LOOP_244_19": {
        "Latency": {
          "LatencyBest": "4",
          "LatencyAvg": "4",
          "LatencyWorst": "4",
          "PipelineII": "4",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "8.00",
          "Uncertainty": "2.16",
          "Estimate": "4.573"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_244_19",
            "TripCount": "2",
            "Latency": "2",
            "PipelineII": "1",
            "PipelineDepth": "2"
          }],
        "Area": {
          "FF": "151",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "343",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "receiver_Pipeline_VITIS_LOOP_265_20": {
        "Latency": {
          "LatencyBest": "125",
          "LatencyAvg": "125",
          "LatencyWorst": "125",
          "PipelineII": "125",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "8.00",
          "Uncertainty": "2.16",
          "Estimate": "5.745"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_265_20",
            "TripCount": "14",
            "Latency": "123",
            "PipelineII": "8",
            "PipelineDepth": "14"
          }],
        "Area": {
          "DSP": "64",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "29",
          "FF": "6525",
          "AVAIL_FF": "106400",
          "UTIL_FF": "6",
          "LUT": "1110",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "2",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "receiver_Pipeline_VITIS_LOOP_276_21": {
        "Latency": {
          "LatencyBest": "226",
          "LatencyAvg": "226",
          "LatencyWorst": "226",
          "PipelineII": "226",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "8.00",
          "Uncertainty": "2.16",
          "Estimate": "3.503"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_276_21",
            "TripCount": "224",
            "Latency": "224",
            "PipelineII": "1",
            "PipelineDepth": "2"
          }],
        "Area": {
          "FF": "11",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "92",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "receiver": {
        "Latency": {
          "LatencyBest": "695",
          "LatencyAvg": "872",
          "LatencyWorst": "1049",
          "PipelineIIMin": "696",
          "PipelineIIMax": "1050",
          "PipelineII": "696 ~ 1050",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "8.00",
          "Uncertainty": "2.16",
          "Estimate": "6.508"
        },
        "Area": {
          "BRAM_18K": "127",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "45",
          "DSP": "102",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "46",
          "FF": "22376",
          "AVAIL_FF": "106400",
          "UTIL_FF": "21",
          "LUT": "22428",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "42",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      }
    }
  },
  "GenerateBdFiles": "0",
  "GenData": {
    "DataVersion": "0.2",
    "Time": "2024-05-13 18:48:34 -0700",
    "ToolName": "vitis_hls",
    "ToolVersion": "2023.1"
  }
}
