Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Wed May 15 19:31:40 2024
| Host         : Yg running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file TestSingleCycleCpu_timing_summary_routed.rpt -pb TestSingleCycleCpu_timing_summary_routed.pb -rpx TestSingleCycleCpu_timing_summary_routed.rpx -warn_on_violation
| Design       : TestSingleCycleCpu
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 2 register/latch pins with no clock driven by root clock pin: rstn (HIGH)

 There are 2374 register/latch pins with no clock driven by root clock pin: sw_i[15] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: clkdiv_reg[0]/Q (HIGH)

 There are 2374 register/latch pins with no clock driven by root clock pin: clkdiv_reg[22]/Q (HIGH)

 There are 2374 register/latch pins with no clock driven by root clock pin: clkdiv_reg[26]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: myCPU/alu/Zero_reg/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: myCPU/myIDEX/controlsOut_reg[0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: myCPU/myIDEX/controlsOut_reg[11]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: myCPU/myIDEX/controlsOut_reg[12]/Q (HIGH)

 There are 34 register/latch pins with no clock driven by root clock pin: myCPU/myIDEX/controlsOut_reg[13]/Q (HIGH)

 There are 34 register/latch pins with no clock driven by root clock pin: myCPU/myIDEX/controlsOut_reg[14]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: myCPU/myIDEX/controlsOut_reg[1]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: myCPU/myIDEX/controlsOut_reg[3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: myCPU/myIFID/instrOut_reg[0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: myCPU/myIFID/instrOut_reg[1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: myCPU/myIFID/instrOut_reg[2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: myCPU/myIFID/instrOut_reg[3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: myCPU/myIFID/instrOut_reg[4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: myCPU/myIFID/instrOut_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: myCPU/myIFID/instrOut_reg[6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: u_test/cnt_reg[14]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 6260 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 17 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 15 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     96.641        0.000                      0                   49        0.252        0.000                      0                   49       49.500        0.000                       0                    82  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)         Period(ns)      Frequency(MHz)
-----        ------------         ----------      --------------
sys_clk_pin  {0.000 50.000}       100.000         10.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        96.641        0.000                      0                   49        0.252        0.000                      0                   49       49.500        0.000                       0                    82  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack       96.641ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.252ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       49.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             96.641ns  (required time - arrival time)
  Source:                 u_test/i_data_store_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_test/o_seg_r_reg[2]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (sys_clk_pin rise@100.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.315ns  (logic 1.091ns (32.914%)  route 2.224ns (67.086%))
  Logic Levels:           3  (LUT4=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.912ns = ( 104.912 - 100.000 ) 
    Source Clock Delay      (SCD):    5.211ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.609     5.211    u_test/clk_IBUF_BUFG
    SLICE_X39Y128        FDCE                                         r  u_test/i_data_store_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y128        FDCE (Prop_fdce_C_Q)         0.456     5.667 r  u_test/i_data_store_reg[2]/Q
                         net (fo=1, routed)           0.979     6.646    u_test/i_data_store_reg_n_1_[2]
    SLICE_X31Y127        LUT6 (Prop_lut6_I5_O)        0.124     6.770 r  u_test/o_seg_r[6]_i_8/O
                         net (fo=1, routed)           0.000     6.770    u_test/o_seg_r[6]_i_8_n_1
    SLICE_X31Y127        MUXF7 (Prop_muxf7_I0_O)      0.212     6.982 r  u_test/o_seg_r_reg[6]_i_3/O
                         net (fo=7, routed)           1.245     8.227    u_test/sel0[2]
    SLICE_X29Y126        LUT4 (Prop_lut4_I0_O)        0.299     8.526 r  u_test/o_seg_r[2]_i_1/O
                         net (fo=1, routed)           0.000     8.526    u_test/o_seg_r[2]_i_1_n_1
    SLICE_X29Y126        FDPE                                         r  u_test/o_seg_r_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.490   104.912    u_test/clk_IBUF_BUFG
    SLICE_X29Y126        FDPE                                         r  u_test/o_seg_r_reg[2]/C
                         clock pessimism              0.259   105.171    
                         clock uncertainty           -0.035   105.136    
    SLICE_X29Y126        FDPE (Setup_fdpe_C_D)        0.031   105.167    u_test/o_seg_r_reg[2]
  -------------------------------------------------------------------
                         required time                        105.167    
                         arrival time                          -8.526    
  -------------------------------------------------------------------
                         slack                                 96.641    

Slack (MET) :             96.655ns  (required time - arrival time)
  Source:                 u_test/i_data_store_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_test/o_seg_r_reg[5]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (sys_clk_pin rise@100.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.345ns  (logic 1.121ns (33.515%)  route 2.224ns (66.485%))
  Logic Levels:           3  (LUT4=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.912ns = ( 104.912 - 100.000 ) 
    Source Clock Delay      (SCD):    5.211ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.609     5.211    u_test/clk_IBUF_BUFG
    SLICE_X39Y128        FDCE                                         r  u_test/i_data_store_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y128        FDCE (Prop_fdce_C_Q)         0.456     5.667 r  u_test/i_data_store_reg[2]/Q
                         net (fo=1, routed)           0.979     6.646    u_test/i_data_store_reg_n_1_[2]
    SLICE_X31Y127        LUT6 (Prop_lut6_I5_O)        0.124     6.770 r  u_test/o_seg_r[6]_i_8/O
                         net (fo=1, routed)           0.000     6.770    u_test/o_seg_r[6]_i_8_n_1
    SLICE_X31Y127        MUXF7 (Prop_muxf7_I0_O)      0.212     6.982 r  u_test/o_seg_r_reg[6]_i_3/O
                         net (fo=7, routed)           1.245     8.227    u_test/sel0[2]
    SLICE_X29Y126        LUT4 (Prop_lut4_I3_O)        0.329     8.556 r  u_test/o_seg_r[5]_i_1/O
                         net (fo=1, routed)           0.000     8.556    u_test/o_seg_r[5]_i_1_n_1
    SLICE_X29Y126        FDPE                                         r  u_test/o_seg_r_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.490   104.912    u_test/clk_IBUF_BUFG
    SLICE_X29Y126        FDPE                                         r  u_test/o_seg_r_reg[5]/C
                         clock pessimism              0.259   105.171    
                         clock uncertainty           -0.035   105.136    
    SLICE_X29Y126        FDPE (Setup_fdpe_C_D)        0.075   105.211    u_test/o_seg_r_reg[5]
  -------------------------------------------------------------------
                         required time                        105.211    
                         arrival time                          -8.556    
  -------------------------------------------------------------------
                         slack                                 96.655    

Slack (MET) :             96.674ns  (required time - arrival time)
  Source:                 u_test/i_data_store_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_test/o_seg_r_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (sys_clk_pin rise@100.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.282ns  (logic 1.153ns (35.127%)  route 2.129ns (64.873%))
  Logic Levels:           3  (LUT4=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.912ns = ( 104.912 - 100.000 ) 
    Source Clock Delay      (SCD):    5.208ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.606     5.208    u_test/clk_IBUF_BUFG
    SLICE_X34Y123        FDCE                                         r  u_test/i_data_store_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y123        FDCE (Prop_fdce_C_Q)         0.518     5.726 r  u_test/i_data_store_reg[9]/Q
                         net (fo=1, routed)           1.148     6.875    u_test/data1[1]
    SLICE_X33Y127        LUT6 (Prop_lut6_I1_O)        0.124     6.999 r  u_test/o_seg_r[6]_i_10/O
                         net (fo=1, routed)           0.000     6.999    u_test/o_seg_r[6]_i_10_n_1
    SLICE_X33Y127        MUXF7 (Prop_muxf7_I0_O)      0.212     7.211 r  u_test/o_seg_r_reg[6]_i_4/O
                         net (fo=7, routed)           0.981     8.192    u_test/sel0[1]
    SLICE_X29Y126        LUT4 (Prop_lut4_I3_O)        0.299     8.491 r  u_test/o_seg_r[0]_i_1/O
                         net (fo=1, routed)           0.000     8.491    u_test/o_seg_r[0]_i_1_n_1
    SLICE_X29Y126        FDPE                                         r  u_test/o_seg_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.490   104.912    u_test/clk_IBUF_BUFG
    SLICE_X29Y126        FDPE                                         r  u_test/o_seg_r_reg[0]/C
                         clock pessimism              0.259   105.171    
                         clock uncertainty           -0.035   105.136    
    SLICE_X29Y126        FDPE (Setup_fdpe_C_D)        0.029   105.165    u_test/o_seg_r_reg[0]
  -------------------------------------------------------------------
                         required time                        105.165    
                         arrival time                          -8.491    
  -------------------------------------------------------------------
                         slack                                 96.674    

Slack (MET) :             96.692ns  (required time - arrival time)
  Source:                 u_test/i_data_store_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_test/o_seg_r_reg[4]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (sys_clk_pin rise@100.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.310ns  (logic 1.181ns (35.676%)  route 2.129ns (64.324%))
  Logic Levels:           3  (LUT4=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.912ns = ( 104.912 - 100.000 ) 
    Source Clock Delay      (SCD):    5.208ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.606     5.208    u_test/clk_IBUF_BUFG
    SLICE_X34Y123        FDCE                                         r  u_test/i_data_store_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y123        FDCE (Prop_fdce_C_Q)         0.518     5.726 f  u_test/i_data_store_reg[9]/Q
                         net (fo=1, routed)           1.148     6.875    u_test/data1[1]
    SLICE_X33Y127        LUT6 (Prop_lut6_I1_O)        0.124     6.999 f  u_test/o_seg_r[6]_i_10/O
                         net (fo=1, routed)           0.000     6.999    u_test/o_seg_r[6]_i_10_n_1
    SLICE_X33Y127        MUXF7 (Prop_muxf7_I0_O)      0.212     7.211 f  u_test/o_seg_r_reg[6]_i_4/O
                         net (fo=7, routed)           0.981     8.192    u_test/sel0[1]
    SLICE_X29Y126        LUT4 (Prop_lut4_I3_O)        0.327     8.519 r  u_test/o_seg_r[4]_i_1/O
                         net (fo=1, routed)           0.000     8.519    u_test/o_seg_r[4]_i_1_n_1
    SLICE_X29Y126        FDPE                                         r  u_test/o_seg_r_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.490   104.912    u_test/clk_IBUF_BUFG
    SLICE_X29Y126        FDPE                                         r  u_test/o_seg_r_reg[4]/C
                         clock pessimism              0.259   105.171    
                         clock uncertainty           -0.035   105.136    
    SLICE_X29Y126        FDPE (Setup_fdpe_C_D)        0.075   105.211    u_test/o_seg_r_reg[4]
  -------------------------------------------------------------------
                         required time                        105.211    
                         arrival time                          -8.519    
  -------------------------------------------------------------------
                         slack                                 96.692    

Slack (MET) :             96.901ns  (required time - arrival time)
  Source:                 u_test/i_data_store_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_test/o_seg_r_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (sys_clk_pin rise@100.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.057ns  (logic 1.153ns (37.712%)  route 1.904ns (62.288%))
  Logic Levels:           3  (LUT4=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.912ns = ( 104.912 - 100.000 ) 
    Source Clock Delay      (SCD):    5.208ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.606     5.208    u_test/clk_IBUF_BUFG
    SLICE_X34Y123        FDCE                                         r  u_test/i_data_store_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y123        FDCE (Prop_fdce_C_Q)         0.518     5.726 r  u_test/i_data_store_reg[9]/Q
                         net (fo=1, routed)           1.148     6.875    u_test/data1[1]
    SLICE_X33Y127        LUT6 (Prop_lut6_I1_O)        0.124     6.999 r  u_test/o_seg_r[6]_i_10/O
                         net (fo=1, routed)           0.000     6.999    u_test/o_seg_r[6]_i_10_n_1
    SLICE_X33Y127        MUXF7 (Prop_muxf7_I0_O)      0.212     7.211 r  u_test/o_seg_r_reg[6]_i_4/O
                         net (fo=7, routed)           0.756     7.967    u_test/sel0[1]
    SLICE_X29Y126        LUT4 (Prop_lut4_I3_O)        0.299     8.266 r  u_test/o_seg_r[1]_i_1/O
                         net (fo=1, routed)           0.000     8.266    u_test/o_seg_r[1]_i_1_n_1
    SLICE_X29Y126        FDPE                                         r  u_test/o_seg_r_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.490   104.912    u_test/clk_IBUF_BUFG
    SLICE_X29Y126        FDPE                                         r  u_test/o_seg_r_reg[1]/C
                         clock pessimism              0.259   105.171    
                         clock uncertainty           -0.035   105.136    
    SLICE_X29Y126        FDPE (Setup_fdpe_C_D)        0.031   105.167    u_test/o_seg_r_reg[1]
  -------------------------------------------------------------------
                         required time                        105.167    
                         arrival time                          -8.266    
  -------------------------------------------------------------------
                         slack                                 96.901    

Slack (MET) :             96.919ns  (required time - arrival time)
  Source:                 u_test/i_data_store_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_test/o_seg_r_reg[3]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (sys_clk_pin rise@100.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.083ns  (logic 1.179ns (38.237%)  route 1.904ns (61.763%))
  Logic Levels:           3  (LUT4=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.912ns = ( 104.912 - 100.000 ) 
    Source Clock Delay      (SCD):    5.208ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.606     5.208    u_test/clk_IBUF_BUFG
    SLICE_X34Y123        FDCE                                         r  u_test/i_data_store_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y123        FDCE (Prop_fdce_C_Q)         0.518     5.726 r  u_test/i_data_store_reg[9]/Q
                         net (fo=1, routed)           1.148     6.875    u_test/data1[1]
    SLICE_X33Y127        LUT6 (Prop_lut6_I1_O)        0.124     6.999 r  u_test/o_seg_r[6]_i_10/O
                         net (fo=1, routed)           0.000     6.999    u_test/o_seg_r[6]_i_10_n_1
    SLICE_X33Y127        MUXF7 (Prop_muxf7_I0_O)      0.212     7.211 r  u_test/o_seg_r_reg[6]_i_4/O
                         net (fo=7, routed)           0.756     7.967    u_test/sel0[1]
    SLICE_X29Y126        LUT4 (Prop_lut4_I1_O)        0.325     8.292 r  u_test/o_seg_r[3]_i_1/O
                         net (fo=1, routed)           0.000     8.292    u_test/o_seg_r[3]_i_1_n_1
    SLICE_X29Y126        FDPE                                         r  u_test/o_seg_r_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.490   104.912    u_test/clk_IBUF_BUFG
    SLICE_X29Y126        FDPE                                         r  u_test/o_seg_r_reg[3]/C
                         clock pessimism              0.259   105.171    
                         clock uncertainty           -0.035   105.136    
    SLICE_X29Y126        FDPE (Setup_fdpe_C_D)        0.075   105.211    u_test/o_seg_r_reg[3]
  -------------------------------------------------------------------
                         required time                        105.211    
                         arrival time                          -8.292    
  -------------------------------------------------------------------
                         slack                                 96.919    

Slack (MET) :             97.052ns  (required time - arrival time)
  Source:                 u_test/i_data_store_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_test/o_seg_r_reg[6]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (sys_clk_pin rise@100.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.905ns  (logic 1.091ns (37.556%)  route 1.814ns (62.444%))
  Logic Levels:           3  (LUT4=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.912ns = ( 104.912 - 100.000 ) 
    Source Clock Delay      (SCD):    5.211ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.609     5.211    u_test/clk_IBUF_BUFG
    SLICE_X39Y128        FDCE                                         r  u_test/i_data_store_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y128        FDCE (Prop_fdce_C_Q)         0.456     5.667 r  u_test/i_data_store_reg[2]/Q
                         net (fo=1, routed)           0.979     6.646    u_test/i_data_store_reg_n_1_[2]
    SLICE_X31Y127        LUT6 (Prop_lut6_I5_O)        0.124     6.770 r  u_test/o_seg_r[6]_i_8/O
                         net (fo=1, routed)           0.000     6.770    u_test/o_seg_r[6]_i_8_n_1
    SLICE_X31Y127        MUXF7 (Prop_muxf7_I0_O)      0.212     6.982 r  u_test/o_seg_r_reg[6]_i_3/O
                         net (fo=7, routed)           0.835     7.817    u_test/sel0[2]
    SLICE_X29Y126        LUT4 (Prop_lut4_I1_O)        0.299     8.116 r  u_test/o_seg_r[6]_i_1/O
                         net (fo=1, routed)           0.000     8.116    u_test/o_seg_r[6]_i_1_n_1
    SLICE_X29Y126        FDPE                                         r  u_test/o_seg_r_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.490   104.912    u_test/clk_IBUF_BUFG
    SLICE_X29Y126        FDPE                                         r  u_test/o_seg_r_reg[6]/C
                         clock pessimism              0.259   105.171    
                         clock uncertainty           -0.035   105.136    
    SLICE_X29Y126        FDPE (Setup_fdpe_C_D)        0.032   105.168    u_test/o_seg_r_reg[6]
  -------------------------------------------------------------------
                         required time                        105.168    
                         arrival time                          -8.116    
  -------------------------------------------------------------------
                         slack                                 97.052    

Slack (MET) :             97.477ns  (required time - arrival time)
  Source:                 clkdiv_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            clkdiv_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (sys_clk_pin rise@100.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.521ns  (logic 2.016ns (79.959%)  route 0.505ns (20.041%))
  Logic Levels:           8  (CARRY4=7 LUT1=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.914ns = ( 104.914 - 100.000 ) 
    Source Clock Delay      (SCD):    5.218ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.616     5.218    clk_IBUF_BUFG
    SLICE_X51Y105        FDCE                                         r  clkdiv_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y105        FDCE (Prop_fdce_C_Q)         0.456     5.674 f  clkdiv_reg[0]/Q
                         net (fo=2, routed)           0.505     6.180    clkdiv_reg[0]__0
    SLICE_X51Y105        LUT1 (Prop_lut1_I0_O)        0.124     6.304 r  clkdiv[0]_i_2/O
                         net (fo=1, routed)           0.000     6.304    clkdiv[0]_i_2_n_1
    SLICE_X51Y105        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.836 r  clkdiv_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.836    clkdiv_reg[0]_i_1_n_1
    SLICE_X51Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.950 r  clkdiv_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.950    clkdiv_reg[4]_i_1_n_1
    SLICE_X51Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.064 r  clkdiv_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.064    clkdiv_reg[8]_i_1_n_1
    SLICE_X51Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.178 r  clkdiv_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.178    clkdiv_reg[12]_i_1_n_1
    SLICE_X51Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.292 r  clkdiv_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.292    clkdiv_reg[16]_i_1_n_1
    SLICE_X51Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.406 r  clkdiv_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.406    clkdiv_reg[20]_i_1_n_1
    SLICE_X51Y111        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.740 r  clkdiv_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.740    clkdiv_reg[24]_i_1_n_7
    SLICE_X51Y111        FDCE                                         r  clkdiv_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.492   104.914    clk_IBUF_BUFG
    SLICE_X51Y111        FDCE                                         r  clkdiv_reg[25]/C
                         clock pessimism              0.276   105.190    
                         clock uncertainty           -0.035   105.155    
    SLICE_X51Y111        FDCE (Setup_fdce_C_D)        0.062   105.217    clkdiv_reg[25]
  -------------------------------------------------------------------
                         required time                        105.217    
                         arrival time                          -7.740    
  -------------------------------------------------------------------
                         slack                                 97.477    

Slack (MET) :             97.572ns  (required time - arrival time)
  Source:                 clkdiv_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            clkdiv_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (sys_clk_pin rise@100.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.426ns  (logic 1.921ns (79.174%)  route 0.505ns (20.826%))
  Logic Levels:           8  (CARRY4=7 LUT1=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.914ns = ( 104.914 - 100.000 ) 
    Source Clock Delay      (SCD):    5.218ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.616     5.218    clk_IBUF_BUFG
    SLICE_X51Y105        FDCE                                         r  clkdiv_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y105        FDCE (Prop_fdce_C_Q)         0.456     5.674 f  clkdiv_reg[0]/Q
                         net (fo=2, routed)           0.505     6.180    clkdiv_reg[0]__0
    SLICE_X51Y105        LUT1 (Prop_lut1_I0_O)        0.124     6.304 r  clkdiv[0]_i_2/O
                         net (fo=1, routed)           0.000     6.304    clkdiv[0]_i_2_n_1
    SLICE_X51Y105        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.836 r  clkdiv_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.836    clkdiv_reg[0]_i_1_n_1
    SLICE_X51Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.950 r  clkdiv_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.950    clkdiv_reg[4]_i_1_n_1
    SLICE_X51Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.064 r  clkdiv_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.064    clkdiv_reg[8]_i_1_n_1
    SLICE_X51Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.178 r  clkdiv_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.178    clkdiv_reg[12]_i_1_n_1
    SLICE_X51Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.292 r  clkdiv_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.292    clkdiv_reg[16]_i_1_n_1
    SLICE_X51Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.406 r  clkdiv_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.406    clkdiv_reg[20]_i_1_n_1
    SLICE_X51Y111        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.645 r  clkdiv_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.645    clkdiv_reg[24]_i_1_n_6
    SLICE_X51Y111        FDCE                                         r  clkdiv_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.492   104.914    clk_IBUF_BUFG
    SLICE_X51Y111        FDCE                                         r  clkdiv_reg[26]/C
                         clock pessimism              0.276   105.190    
                         clock uncertainty           -0.035   105.155    
    SLICE_X51Y111        FDCE (Setup_fdce_C_D)        0.062   105.217    clkdiv_reg[26]
  -------------------------------------------------------------------
                         required time                        105.217    
                         arrival time                          -7.645    
  -------------------------------------------------------------------
                         slack                                 97.572    

Slack (MET) :             97.588ns  (required time - arrival time)
  Source:                 clkdiv_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            clkdiv_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (sys_clk_pin rise@100.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.410ns  (logic 1.905ns (79.036%)  route 0.505ns (20.964%))
  Logic Levels:           8  (CARRY4=7 LUT1=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.914ns = ( 104.914 - 100.000 ) 
    Source Clock Delay      (SCD):    5.218ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.616     5.218    clk_IBUF_BUFG
    SLICE_X51Y105        FDCE                                         r  clkdiv_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y105        FDCE (Prop_fdce_C_Q)         0.456     5.674 f  clkdiv_reg[0]/Q
                         net (fo=2, routed)           0.505     6.180    clkdiv_reg[0]__0
    SLICE_X51Y105        LUT1 (Prop_lut1_I0_O)        0.124     6.304 r  clkdiv[0]_i_2/O
                         net (fo=1, routed)           0.000     6.304    clkdiv[0]_i_2_n_1
    SLICE_X51Y105        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.836 r  clkdiv_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.836    clkdiv_reg[0]_i_1_n_1
    SLICE_X51Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.950 r  clkdiv_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.950    clkdiv_reg[4]_i_1_n_1
    SLICE_X51Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.064 r  clkdiv_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.064    clkdiv_reg[8]_i_1_n_1
    SLICE_X51Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.178 r  clkdiv_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.178    clkdiv_reg[12]_i_1_n_1
    SLICE_X51Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.292 r  clkdiv_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.292    clkdiv_reg[16]_i_1_n_1
    SLICE_X51Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.406 r  clkdiv_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.406    clkdiv_reg[20]_i_1_n_1
    SLICE_X51Y111        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.629 r  clkdiv_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.629    clkdiv_reg[24]_i_1_n_8
    SLICE_X51Y111        FDCE                                         r  clkdiv_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.492   104.914    clk_IBUF_BUFG
    SLICE_X51Y111        FDCE                                         r  clkdiv_reg[24]/C
                         clock pessimism              0.276   105.190    
                         clock uncertainty           -0.035   105.155    
    SLICE_X51Y111        FDCE (Setup_fdce_C_D)        0.062   105.217    clkdiv_reg[24]
  -------------------------------------------------------------------
                         required time                        105.217    
                         arrival time                          -7.629    
  -------------------------------------------------------------------
                         slack                                 97.588    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 clkdiv_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            clkdiv_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.559     1.478    clk_IBUF_BUFG
    SLICE_X51Y105        FDCE                                         r  clkdiv_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y105        FDCE (Prop_fdce_C_Q)         0.141     1.619 r  clkdiv_reg[3]/Q
                         net (fo=1, routed)           0.108     1.728    clkdiv_reg_n_1_[3]
    SLICE_X51Y105        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.836 r  clkdiv_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.836    clkdiv_reg[0]_i_1_n_5
    SLICE_X51Y105        FDCE                                         r  clkdiv_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.829     1.994    clk_IBUF_BUFG
    SLICE_X51Y105        FDCE                                         r  clkdiv_reg[3]/C
                         clock pessimism             -0.515     1.478    
    SLICE_X51Y105        FDCE (Hold_fdce_C_D)         0.105     1.583    clkdiv_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.583    
                         arrival time                           1.836    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 clkdiv_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            clkdiv_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.559     1.478    clk_IBUF_BUFG
    SLICE_X51Y106        FDCE                                         r  clkdiv_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y106        FDCE (Prop_fdce_C_Q)         0.141     1.619 r  clkdiv_reg[7]/Q
                         net (fo=1, routed)           0.108     1.728    clkdiv_reg_n_1_[7]
    SLICE_X51Y106        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.836 r  clkdiv_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.836    clkdiv_reg[4]_i_1_n_5
    SLICE_X51Y106        FDCE                                         r  clkdiv_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.829     1.994    clk_IBUF_BUFG
    SLICE_X51Y106        FDCE                                         r  clkdiv_reg[7]/C
                         clock pessimism             -0.515     1.478    
    SLICE_X51Y106        FDCE (Hold_fdce_C_D)         0.105     1.583    clkdiv_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.583    
                         arrival time                           1.836    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 clkdiv_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            clkdiv_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.557     1.476    clk_IBUF_BUFG
    SLICE_X51Y110        FDCE                                         r  clkdiv_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y110        FDCE (Prop_fdce_C_Q)         0.141     1.617 r  clkdiv_reg[23]/Q
                         net (fo=1, routed)           0.108     1.726    clkdiv_reg_n_1_[23]
    SLICE_X51Y110        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.834 r  clkdiv_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.834    clkdiv_reg[20]_i_1_n_5
    SLICE_X51Y110        FDCE                                         r  clkdiv_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.827     1.992    clk_IBUF_BUFG
    SLICE_X51Y110        FDCE                                         r  clkdiv_reg[23]/C
                         clock pessimism             -0.515     1.476    
    SLICE_X51Y110        FDCE (Hold_fdce_C_D)         0.105     1.581    clkdiv_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           1.834    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 clkdiv_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            clkdiv_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.558     1.477    clk_IBUF_BUFG
    SLICE_X51Y107        FDCE                                         r  clkdiv_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y107        FDCE (Prop_fdce_C_Q)         0.141     1.618 r  clkdiv_reg[11]/Q
                         net (fo=1, routed)           0.108     1.727    clkdiv_reg_n_1_[11]
    SLICE_X51Y107        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.835 r  clkdiv_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.835    clkdiv_reg[8]_i_1_n_5
    SLICE_X51Y107        FDCE                                         r  clkdiv_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.828     1.993    clk_IBUF_BUFG
    SLICE_X51Y107        FDCE                                         r  clkdiv_reg[11]/C
                         clock pessimism             -0.515     1.477    
    SLICE_X51Y107        FDCE (Hold_fdce_C_D)         0.105     1.582    clkdiv_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.582    
                         arrival time                           1.835    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 clkdiv_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            clkdiv_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.558     1.477    clk_IBUF_BUFG
    SLICE_X51Y108        FDCE                                         r  clkdiv_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y108        FDCE (Prop_fdce_C_Q)         0.141     1.618 r  clkdiv_reg[15]/Q
                         net (fo=1, routed)           0.108     1.727    clkdiv_reg_n_1_[15]
    SLICE_X51Y108        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.835 r  clkdiv_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.835    clkdiv_reg[12]_i_1_n_5
    SLICE_X51Y108        FDCE                                         r  clkdiv_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.828     1.993    clk_IBUF_BUFG
    SLICE_X51Y108        FDCE                                         r  clkdiv_reg[15]/C
                         clock pessimism             -0.515     1.477    
    SLICE_X51Y108        FDCE (Hold_fdce_C_D)         0.105     1.582    clkdiv_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.582    
                         arrival time                           1.835    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 clkdiv_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            clkdiv_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.558     1.477    clk_IBUF_BUFG
    SLICE_X51Y109        FDCE                                         r  clkdiv_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y109        FDCE (Prop_fdce_C_Q)         0.141     1.618 r  clkdiv_reg[19]/Q
                         net (fo=1, routed)           0.108     1.727    clkdiv_reg_n_1_[19]
    SLICE_X51Y109        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.835 r  clkdiv_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.835    clkdiv_reg[16]_i_1_n_5
    SLICE_X51Y109        FDCE                                         r  clkdiv_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.828     1.993    clk_IBUF_BUFG
    SLICE_X51Y109        FDCE                                         r  clkdiv_reg[19]/C
                         clock pessimism             -0.515     1.477    
    SLICE_X51Y109        FDCE (Hold_fdce_C_D)         0.105     1.582    clkdiv_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.582    
                         arrival time                           1.835    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 clkdiv_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            clkdiv_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.557     1.476    clk_IBUF_BUFG
    SLICE_X51Y110        FDCE                                         r  clkdiv_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y110        FDCE (Prop_fdce_C_Q)         0.141     1.617 r  clkdiv_reg[20]/Q
                         net (fo=1, routed)           0.105     1.723    clkdiv_reg_n_1_[20]
    SLICE_X51Y110        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.838 r  clkdiv_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.838    clkdiv_reg[20]_i_1_n_8
    SLICE_X51Y110        FDCE                                         r  clkdiv_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.827     1.992    clk_IBUF_BUFG
    SLICE_X51Y110        FDCE                                         r  clkdiv_reg[20]/C
                         clock pessimism             -0.515     1.476    
    SLICE_X51Y110        FDCE (Hold_fdce_C_D)         0.105     1.581    clkdiv_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           1.838    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 clkdiv_reg[24]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            clkdiv_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.557     1.476    clk_IBUF_BUFG
    SLICE_X51Y111        FDCE                                         r  clkdiv_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y111        FDCE (Prop_fdce_C_Q)         0.141     1.617 r  clkdiv_reg[24]/Q
                         net (fo=1, routed)           0.105     1.723    clkdiv_reg_n_1_[24]
    SLICE_X51Y111        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.838 r  clkdiv_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.838    clkdiv_reg[24]_i_1_n_8
    SLICE_X51Y111        FDCE                                         r  clkdiv_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.827     1.992    clk_IBUF_BUFG
    SLICE_X51Y111        FDCE                                         r  clkdiv_reg[24]/C
                         clock pessimism             -0.515     1.476    
    SLICE_X51Y111        FDCE (Hold_fdce_C_D)         0.105     1.581    clkdiv_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           1.838    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 clkdiv_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            clkdiv_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.559     1.478    clk_IBUF_BUFG
    SLICE_X51Y106        FDCE                                         r  clkdiv_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y106        FDCE (Prop_fdce_C_Q)         0.141     1.619 r  clkdiv_reg[4]/Q
                         net (fo=1, routed)           0.105     1.725    clkdiv_reg_n_1_[4]
    SLICE_X51Y106        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.840 r  clkdiv_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.840    clkdiv_reg[4]_i_1_n_8
    SLICE_X51Y106        FDCE                                         r  clkdiv_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.829     1.994    clk_IBUF_BUFG
    SLICE_X51Y106        FDCE                                         r  clkdiv_reg[4]/C
                         clock pessimism             -0.515     1.478    
    SLICE_X51Y106        FDCE (Hold_fdce_C_D)         0.105     1.583    clkdiv_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.583    
                         arrival time                           1.840    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 clkdiv_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            clkdiv_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.558     1.477    clk_IBUF_BUFG
    SLICE_X51Y108        FDCE                                         r  clkdiv_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y108        FDCE (Prop_fdce_C_Q)         0.141     1.618 r  clkdiv_reg[12]/Q
                         net (fo=1, routed)           0.105     1.724    clkdiv_reg_n_1_[12]
    SLICE_X51Y108        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.839 r  clkdiv_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.839    clkdiv_reg[12]_i_1_n_8
    SLICE_X51Y108        FDCE                                         r  clkdiv_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.828     1.993    clk_IBUF_BUFG
    SLICE_X51Y108        FDCE                                         r  clkdiv_reg[12]/C
                         clock pessimism             -0.515     1.477    
    SLICE_X51Y108        FDCE (Hold_fdce_C_D)         0.105     1.582    clkdiv_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.582    
                         arrival time                           1.839    
  -------------------------------------------------------------------
                         slack                                  0.256    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         100.000     97.845     BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         100.000     99.000     SLICE_X51Y105   clkdiv_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         100.000     99.000     SLICE_X51Y107   clkdiv_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         100.000     99.000     SLICE_X51Y107   clkdiv_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         100.000     99.000     SLICE_X51Y108   clkdiv_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         100.000     99.000     SLICE_X51Y108   clkdiv_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         100.000     99.000     SLICE_X51Y108   clkdiv_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         100.000     99.000     SLICE_X51Y108   clkdiv_reg[15]/C
Min Period        n/a     FDCE/C   n/a            1.000         100.000     99.000     SLICE_X51Y109   clkdiv_reg[16]/C
Min Period        n/a     FDCE/C   n/a            1.000         100.000     99.000     SLICE_X51Y109   clkdiv_reg[17]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X51Y107   clkdiv_reg[10]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X51Y107   clkdiv_reg[11]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X51Y108   clkdiv_reg[12]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X51Y108   clkdiv_reg[13]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X51Y108   clkdiv_reg[14]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X51Y108   clkdiv_reg[15]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X51Y109   clkdiv_reg[16]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X51Y109   clkdiv_reg[17]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X51Y109   clkdiv_reg[18]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X51Y109   clkdiv_reg[19]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X51Y105   clkdiv_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X51Y107   clkdiv_reg[10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X51Y107   clkdiv_reg[11]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X51Y108   clkdiv_reg[12]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X51Y108   clkdiv_reg[13]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X51Y108   clkdiv_reg[14]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X51Y108   clkdiv_reg[15]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X51Y109   clkdiv_reg[16]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X51Y109   clkdiv_reg[17]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X51Y109   clkdiv_reg[18]/C



