{"function_name":"ryu::f2s_intrinsics::mul_shift_32","tests":12,"tests_lines":[12,8,12,12,7,10,8,9,7,7,7,7],"tests_compiled":6,"tests_compiled_rate":50.0,"tests_run":6,"tests_passed":0,"tests_passed_rate":0.0,"lines":12,"lines_covered":12,"lines_coveraged_rate":100.0,"branches":1,"branches_covered":1,"branches_coveraged_rate":100.0}