m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
dC:/intelFPGA_lite/18.1
vcheck
Z0 !s110 1580400973
!i10b 1
!s100 ZT7C5@h0:Mbk3:_kSW]3J3
IU>gXG_=49f>odjSjgI0@;2
Z1 VDg1SIo80bB@j0V0VzS_@n1
Z2 dC:/Users/Stefan/Documents/GitHub/ECE5440/Lab1_BUCUR_S/bonus
Z3 w1580399746
8C:/Users/Stefan/Documents/GitHub/ECE5440/Lab1_BUCUR_S/bonus/check.v
FC:/Users/Stefan/Documents/GitHub/ECE5440/Lab1_BUCUR_S/bonus/check.v
L0 8
Z4 OV;L;10.5b;63
r1
!s85 0
31
!s108 1580400973.000000
!s107 C:/Users/Stefan/Documents/GitHub/ECE5440/Lab1_BUCUR_S/bonus/check.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/Users/Stefan/Documents/GitHub/ECE5440/Lab1_BUCUR_S/bonus/check.v|
!i113 1
Z5 o-work work
Z6 tCvgOpt 0
vcheck_tb
R0
!i10b 1
!s100 1LK_9Q>L>26J[JYdVnhZ03
I9PiT>kn?KW95SdNozzRQi1
R1
R2
R3
8C:/Users/Stefan/Documents/GitHub/ECE5440/Lab1_BUCUR_S/bonus/check_tb.v
FC:/Users/Stefan/Documents/GitHub/ECE5440/Lab1_BUCUR_S/bonus/check_tb.v
L0 3
R4
r1
!s85 0
31
!s108 1580400972.000000
!s107 C:/Users/Stefan/Documents/GitHub/ECE5440/Lab1_BUCUR_S/bonus/check_tb.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/Users/Stefan/Documents/GitHub/ECE5440/Lab1_BUCUR_S/bonus/check_tb.v|
!i113 1
R5
R6
