# ##############################################################################
# Target Board:  ROACH v2.0
# Family:	     virtex6
# Device:	     xc6vsx475t
# Package:	     ff1759
# Speed Grade:	 -1
# Processor:     None
# System clock frequency: 100.000000 MHz
# ##############################################################################

 PARAMETER VERSION = 2.1.0


# Clock Ports
 PORT sys_clk_n = sys_clk_n, DIR = I, SIGIS = CLK, CLK_FREQ = 100000000
 PORT sys_clk_p = sys_clk_p, DIR = I, SIGIS = CLK, CLK_FREQ = 100000000
 #PORT aux_clk_n = aux_clk_n, DIR = I, SIGIS = CLK, CLK_FREQ = 100000000
 #PORT aux_clk_p = aux_clk_p, DIR = I, SIGIS = CLK, CLK_FREQ = 100000000
PORT aux_clk_n  = aux_clk_n,  DIR = I, SIGIS = CLK, CLK_FREQ = 120000000
PORT aux_clk_p  = aux_clk_p,  DIR = I, SIGIS = CLK, CLK_FREQ = 120000000
# PORT aux_synci_n = aux_synci_n,   DIR = I, SIGIS = CLK, CLK_FREQ = 200000000
# PORT aux_synci_p = aux_synci_p,   DIR = I, SIGIS = CLK, CLK_FREQ = 200000000
# PORT aux_synco_n = aux_synco_n,   DIR = I, SIGIS = CLK, CLK_FREQ = 200000000
# PORT aux_synco_p = aux_synco_p,   DIR = I, SIGIS = CLK, CLK_FREQ = 200000000
# EPB Ports
 PORT epb_clk_in = epb_clk_in, DIR = I
 PORT epb_data = epb_data, DIR = IO, VEC = [0:31]
 PORT epb_addr = epb_addr, DIR = I, VEC = [5:29]
 PORT epb_cs_n = epb_cs_n, DIR = I
 PORT epb_be_n = epb_be_n, DIR = I, VEC = [0:3]
 PORT epb_r_w_n = epb_r_w_n, DIR = I
 PORT epb_oe_n = epb_oe_n, DIR = I
 PORT epb_doe_n = epb_doe_n, DIR = O
 PORT epb_rdy = epb_rdy, DIR = O
 PORT ppc_irq_n = ppc_irq_n, DIR = O









BEGIN roach_infrastructure
 PARAMETER INSTANCE = infrastructure_inst
 PARAMETER HW_VER = 1.00.a
  PARAMETER CLK_FREQ     = 120
  PARAMETER CLK_HIGH_LOW = low
  PARAMETER MULTIPLY     = 8
  PARAMETER DIVIDE       = 8
  PARAMETER DIVCLK       = 1
 #PARAMETER CLK_FREQ = 100
 PORT sys_clk_n = sys_clk_n
 PORT sys_clk_p = sys_clk_p
 PORT aux_clk_n = aux_clk_n
 PORT aux_clk_p = aux_clk_p
# PORT aux_synci_n   = aux1_clk_n
# PORT aux_synci_p   = aux1_clk_p
# PORT aux_synco_n   = aux1_clk_n
# PORT aux_synco_p   = aux1_clk_p
 PORT epb_clk_in = epb_clk_in
 PORT sys_clk = sys_clk
 PORT sys_clk90 = sys_clk90
 PORT sys_clk180 = sys_clk180
 PORT sys_clk270 = sys_clk270
 PORT sys_clk_lock = sys_clk_lock
 PORT sys_clk2x = sys_clk2x
 PORT sys_clk2x90 = sys_clk2x90
 PORT sys_clk2x180 = sys_clk2x180
 PORT sys_clk2x270 = sys_clk2x270
 PORT aux_clk       = aux_clk
 PORT aux_clk90     = aux_clk90
 PORT aux_clk180    = aux_clk180
 PORT aux_clk270    = aux_clk270
 PORT aux_clk2x     = aux_clk2x
 PORT aux_clk2x90   = aux_clk2x90
 PORT aux_clk2x180  = aux_clk2x180
 PORT aux_clk2x270  = aux_clk2x270
 PORT epb_clk = epb_clk
 PORT idelay_rst = power_on_rst
 PORT idelay_rdy = idelay_rdy
 PORT op_power_on_rst  = power_on_rst
 PORT clk_100 = clk_100
END

BEGIN reset_block
 PARAMETER INSTANCE = reset_block_inst
 PARAMETER HW_VER = 1.00.a
 PARAMETER WIDTH = 1000
 PORT clk = sys_clk
 PORT ip_async_reset_i = power_on_rst
 PORT ip_reset_i = power_on_rst
 PORT op_reset_o = sys_reset
END

BEGIN opb_v20
 PARAMETER INSTANCE = opb0
 PARAMETER HW_VER = 1.10.c
 PARAMETER C_EXT_RESET_HIGH = 1
 PARAMETER C_REG_GRANTS = 0
 PORT SYS_Rst = power_on_rst
 PORT OPB_Clk = epb_clk
END

BEGIN epb32_opb_bridge
 PARAMETER INSTANCE = epb_opb_bridge_inst
 PARAMETER HW_VER = 1.00.a
 BUS_INTERFACE MOPB = opb0
 PORT epb_clk = epb_clk
 PORT epb_cs_n = epb_cs_n
 PORT epb_oe_n = epb_oe_n
 PORT epb_r_w_n = epb_r_w_n
 PORT epb_be_n = epb_be_n
 PORT epb_addr = epb_addr
 PORT epb_doe_n = epb_doe_n
 PORT epb_data_oe_n = epb_data_oe_n
 PORT epb_data_i = epb_data_i
 PORT epb_data_o = epb_data_o
 PORT epb_rdy = epb_rdy
END

BEGIN epb_infrastructure
 PARAMETER INSTANCE = epb_infrastructure_inst
 PARAMETER HW_VER = 1.00.a
 PORT epb_data_oe_n_i = epb_data_oe_n
 PORT epb_data_out_i = epb_data_o
 PORT epb_data_in_o = epb_data_i
 PORT epb_data_buf = epb_data
END

BEGIN sys_block
 PARAMETER INSTANCE = sys_block_inst
 PARAMETER HW_VER = 1.00.a
 PARAMETER BOARD_ID = 0xbabe
 PARAMETER REV_MAJOR = 0x1
 PARAMETER REV_MINOR = 0x0
 PARAMETER REV_RCS = 0x0
 PARAMETER RCS_UPTODATE = 0x0
 PARAMETER C_BASEADDR = 0x00000000
 PARAMETER C_HIGHADDR = 0x0000FFFF
 BUS_INTERFACE SOPB = opb0
 PORT OPB_Clk = epb_clk
 PORT soft_reset = soft_reset
 PORT irq_n = ppc_irq_n
 PORT app_irq = 0x0000
 #PORT fab_clk    = sys_clk
  PORT fab_clk    = adc0_clk
END



##############################################
# User XSG IP core                           #
##############################################

BEGIN snap2in
 PARAMETER INSTANCE = snap2in_XSG_core_config
 PARAMETER HW_VER = 1.00.a
 PORT clk = adc0_clk
 PORT snap2in_adc_mkid_4x_user_data_i0 = snap2in_adc_mkid_4x_user_data_i0
 PORT snap2in_adc_mkid_4x_user_data_i1 = snap2in_adc_mkid_4x_user_data_i1
 PORT snap2in_adc_mkid_4x_user_data_i2 = snap2in_adc_mkid_4x_user_data_i2
 PORT snap2in_adc_mkid_4x_user_data_i3 = snap2in_adc_mkid_4x_user_data_i3
 PORT snap2in_adc_mkid_4x_user_data_q0 = snap2in_adc_mkid_4x_user_data_q0
 PORT snap2in_adc_mkid_4x_user_data_q1 = snap2in_adc_mkid_4x_user_data_q1
 PORT snap2in_adc_mkid_4x_user_data_q2 = snap2in_adc_mkid_4x_user_data_q2
 PORT snap2in_adc_mkid_4x_user_data_q3 = snap2in_adc_mkid_4x_user_data_q3
 PORT snap2in_adc_mkid_4x_user_sync = snap2in_adc_mkid_4x_user_sync
 PORT snap2in_adcsnap0_bram_data_out = snap2in_adcsnap0_bram_data_out
 PORT snap2in_adcsnap0_bram_addr = snap2in_adcsnap0_bram_addr
 PORT snap2in_adcsnap0_bram_data_in = snap2in_adcsnap0_bram_data_in
 PORT snap2in_adcsnap0_bram_we = snap2in_adcsnap0_bram_we
 PORT snap2in_adcsnap0_ctrl_user_data_out = snap2in_adcsnap0_ctrl_user_data_out
 PORT snap2in_adcsnap0_status_user_data_in = snap2in_adcsnap0_status_user_data_in
 PORT snap2in_adcsnap0_trig_offset_user_data_out = snap2in_adcsnap0_trig_offset_user_data_out
 PORT snap2in_gpio_gateway = snap2in_gpio_gateway
 PORT snap2in_gpio1_gateway = snap2in_gpio1_gateway
 PORT snap2in_gpio2_gateway = snap2in_gpio2_gateway
 PORT snap2in_gpio3_gateway = snap2in_gpio3_gateway
END

############################
# Simulink interfaces      #
############################

# snap2in/XSG_core_config


# snap2in/adc_mkid_4x
BEGIN adc_mkid_4x_interface
 PARAMETER INSTANCE = snap2in_adc_mkid_4x
 PARAMETER HW_VER = 2.00.a
 PARAMETER OUTPUT_CLK = 1
 PORT user_data_i0 = snap2in_adc_mkid_4x_user_data_i0
 PORT user_data_i1 = snap2in_adc_mkid_4x_user_data_i1
 PORT user_data_i2 = snap2in_adc_mkid_4x_user_data_i2
 PORT user_data_i3 = snap2in_adc_mkid_4x_user_data_i3
 PORT user_data_q0 = snap2in_adc_mkid_4x_user_data_q0
 PORT user_data_q1 = snap2in_adc_mkid_4x_user_data_q1
 PORT user_data_q2 = snap2in_adc_mkid_4x_user_data_q2
 PORT user_data_q3 = snap2in_adc_mkid_4x_user_data_q3
 PORT user_sync = snap2in_adc_mkid_4x_user_sync
 PORT DRDY_I_p = adcmkid0_DRDY_I_p
 PORT DRDY_I_n = adcmkid0_DRDY_I_n
 PORT DRDY_Q_p = adcmkid0_DRDY_Q_p
 PORT DRDY_Q_n = adcmkid0_DRDY_Q_n
 PORT DI_p = adcmkid0_DI_p
 PORT DI_n = adcmkid0_DI_n
 PORT DQ_p = adcmkid0_DQ_p
 PORT DQ_n = adcmkid0_DQ_n
 PORT ADC_ext_in_p = adcmkid0_ADC_ext_in_p
 PORT ADC_ext_in_n = adcmkid0_ADC_ext_in_n
 PORT fpga_clk = adc0_clk
 PORT adc_clk_out = adc0_clk
 PORT adc_clk90_out = adc0_clk90
 PORT adc_clk180_out = adc0_clk180
 PORT adc_clk270_out = adc0_clk270
 PORT adc_dcm_locked = adc0_dcm_locked
END
PORT adcmkid0_DRDY_I_p = adcmkid0_DRDY_I_p, DIR = in, SIGIS = CLK, CLK_FREQ = 275000000
PORT adcmkid0_DRDY_I_n = adcmkid0_DRDY_I_n, DIR = in, SIGIS = CLK, CLK_FREQ = 275000000
PORT adcmkid0_DRDY_Q_p = adcmkid0_DRDY_Q_p, DIR = in, SIGIS = CLK, CLK_FREQ = 275000000
PORT adcmkid0_DRDY_Q_n = adcmkid0_DRDY_Q_n, DIR = in, SIGIS = CLK, CLK_FREQ = 275000000
PORT adcmkid0_DI_p = adcmkid0_DI_p, DIR = in, VEC = [11:0]
PORT adcmkid0_DI_n = adcmkid0_DI_n, DIR = in, VEC = [11:0]
PORT adcmkid0_DQ_p = adcmkid0_DQ_p, DIR = in, VEC = [11:0]
PORT adcmkid0_DQ_n = adcmkid0_DQ_n, DIR = in, VEC = [11:0]
PORT adcmkid0_ADC_ext_in_p = adcmkid0_ADC_ext_in_p, DIR = in
PORT adcmkid0_ADC_ext_in_n = adcmkid0_ADC_ext_in_n, DIR = in

# snap2in/adcsnap0/bram
BEGIN bram_block_custom
 PARAMETER INSTANCE = snap2in_adcsnap0_bram_ramblk
 PARAMETER HW_VER = 1.00.a
 PARAMETER C_PORTA_DWIDTH   = 128
 PARAMETER C_PORTA_NUM_WE   = 16
 PARAMETER C_PORTA_DEPTH    = 10
 PARAMETER C_PORTB_DEPTH    = 12
 PARAMETER OPTIMIZATION     = Minimum_Area
 PARAMETER REG_CORE_OUTPUT  = false
 PARAMETER REG_PRIM_OUTPUT  = false
 PORT clk           = adc0_clk
 PORT bram_addr     = snap2in_adcsnap0_bram_addr    
 PORT bram_rd_data  = snap2in_adcsnap0_bram_data_out
 PORT bram_wr_data  = snap2in_adcsnap0_bram_data_in 
 PORT bram_we       = snap2in_adcsnap0_bram_we      
 BUS_INTERFACE PORTB = snap2in_adcsnap0_bram_ramblk_portb
END

BEGIN opb_bram_if_cntlr
 PARAMETER INSTANCE = snap2in_adcsnap0_bram
 PARAMETER HW_VER = 1.00.a
 PARAMETER C_OPB_CLK_PERIOD_PS = 10000
 PARAMETER C_BASEADDR = 0x01000000
 PARAMETER C_HIGHADDR = 0x01003FFF
 BUS_INTERFACE SOPB = opb0
 BUS_INTERFACE PORTA = snap2in_adcsnap0_bram_ramblk_portb
END


# snap2in/adcsnap0/ctrl
BEGIN opb_register_ppc2simulink
 PARAMETER INSTANCE = snap2in_adcsnap0_ctrl
 PARAMETER HW_VER = 1.00.a
 PARAMETER C_BASEADDR = 0x01004000
 PARAMETER C_HIGHADDR = 0x010040FF
 BUS_INTERFACE SOPB = opb0
 PORT OPB_Clk = epb_clk
 PORT user_data_out = snap2in_adcsnap0_ctrl_user_data_out
 PORT user_clk = adc0_clk
END

# snap2in/adcsnap0/status
BEGIN opb_register_simulink2ppc
 PARAMETER INSTANCE = snap2in_adcsnap0_status
 PARAMETER HW_VER = 1.00.a
 PARAMETER C_BASEADDR = 0x01004100
 PARAMETER C_HIGHADDR = 0x010041FF
 BUS_INTERFACE SOPB = opb0
 PORT OPB_Clk = epb_clk
 PORT user_data_in = snap2in_adcsnap0_status_user_data_in
 PORT user_clk = adc0_clk
END

# snap2in/adcsnap0/trig_offset
BEGIN opb_register_ppc2simulink
 PARAMETER INSTANCE = snap2in_adcsnap0_trig_offset
 PARAMETER HW_VER = 1.00.a
 PARAMETER C_BASEADDR = 0x01004200
 PARAMETER C_HIGHADDR = 0x010042FF
 BUS_INTERFACE SOPB = opb0
 PORT OPB_Clk = epb_clk
 PORT user_data_out = snap2in_adcsnap0_trig_offset_user_data_out
 PORT user_clk = adc0_clk
END

# snap2in/gpio
BEGIN gpio_simulink2ext
 PARAMETER INSTANCE = snap2in_gpio
 PARAMETER HW_VER = 1.00.a
 PARAMETER DDR = 0
 PARAMETER WIDTH = 1
 PARAMETER CLK_PHASE = 0
 PARAMETER REG_IOB = true
 PORT gateway = snap2in_gpio_gateway
 PORT io_pad = snap2in_gpio_ext
 PORT clk = adc0_clk
 PORT clk90 = adc0_clk90
END
PORT snap2in_gpio_ext = snap2in_gpio_ext, DIR = out, VEC = [0:0]

# snap2in/gpio1
BEGIN gpio_simulink2ext
 PARAMETER INSTANCE = snap2in_gpio1
 PARAMETER HW_VER = 1.00.a
 PARAMETER DDR = 0
 PARAMETER WIDTH = 1
 PARAMETER CLK_PHASE = 180
 PARAMETER REG_IOB = true
 PORT gateway = snap2in_gpio1_gateway
 PORT io_pad = snap2in_gpio1_ext
 PORT clk = adc0_clk
 PORT clk90 = adc0_clk90
END
PORT snap2in_gpio1_ext = snap2in_gpio1_ext, DIR = out, VEC = [0:0]

# snap2in/gpio2
BEGIN gpio_simulink2ext
 PARAMETER INSTANCE = snap2in_gpio2
 PARAMETER HW_VER = 1.00.a
 PARAMETER DDR = 0
 PARAMETER WIDTH = 1
 PARAMETER CLK_PHASE = 0
 PARAMETER REG_IOB = true
 PORT gateway = snap2in_gpio2_gateway
 PORT io_pad = snap2in_gpio2_ext
 PORT clk = adc0_clk
 PORT clk90 = adc0_clk90
END
PORT snap2in_gpio2_ext = snap2in_gpio2_ext, DIR = out, VEC = [0:0]

# snap2in/gpio3
BEGIN gpio_simulink2ext
 PARAMETER INSTANCE = snap2in_gpio3
 PARAMETER HW_VER = 1.00.a
 PARAMETER DDR = 0
 PARAMETER WIDTH = 1
 PARAMETER CLK_PHASE = 0
 PARAMETER REG_IOB = true
 PORT gateway = snap2in_gpio3_gateway
 PORT io_pad = snap2in_gpio3_ext
 PORT clk = adc0_clk
 PORT clk90 = adc0_clk90
END
PORT snap2in_gpio3_ext = snap2in_gpio3_ext, DIR = out, VEC = [0:0]

