{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1443900866995 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.4 Build 182 03/12/2014 SJ Full Version " "Version 13.1.4 Build 182 03/12/2014 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1443900866998 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Oct  3 14:34:26 2015 " "Processing started: Sat Oct  3 14:34:26 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1443900866998 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1443900866998 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off slc3 -c slc3 " "Command: quartus_map --read_settings_files=on --write_settings_files=off slc3 -c slc3" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1443900866999 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "12 12 24 " "Parallel Compilation has detected 24 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 12 of the 12 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1443900867724 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tristate.sv 1 1 " "Found 1 design units, including 1 entities, in source file tristate.sv" { { "Info" "ISGN_ENTITY_NAME" "1 tristate " "Found entity 1: tristate" {  } { { "tristate.sv" "" { Text "/home/wirjo2/slc3/SLC3/tristate.sv" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443900868069 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1443900868069 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test_memory.sv 2 1 " "Found 2 design units, including 1 entities, in source file test_memory.sv" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SLC3_2 (SystemVerilog) " "Found design unit 1: SLC3_2 (SystemVerilog)" {  } { { "SLC3_2.sv" "" { Text "/home/wirjo2/slc3/SLC3/SLC3_2.sv" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443900868083 ""} { "Info" "ISGN_ENTITY_NAME" "1 test_memory " "Found entity 1: test_memory" {  } { { "test_memory.sv" "" { Text "/home/wirjo2/slc3/SLC3/test_memory.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443900868083 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1443900868083 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "SLC3_2.sv 0 0 " "Found 0 design units, including 0 entities, in source file SLC3_2.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1443900868092 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "slc3.sv 1 1 " "Found 1 design units, including 1 entities, in source file slc3.sv" { { "Info" "ISGN_ENTITY_NAME" "1 slc3 " "Found entity 1: slc3" {  } { { "slc3.sv" "" { Text "/home/wirjo2/slc3/SLC3/slc3.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443900868103 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1443900868103 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sext.sv 1 1 " "Found 1 design units, including 1 entities, in source file sext.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sext " "Found entity 1: sext" {  } { { "sext.sv" "" { Text "/home/wirjo2/slc3/SLC3/sext.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443900868113 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1443900868113 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register.sv 1 1 " "Found 1 design units, including 1 entities, in source file register.sv" { { "Info" "ISGN_ENTITY_NAME" "1 register " "Found entity 1: register" {  } { { "register.sv" "" { Text "/home/wirjo2/slc3/SLC3/register.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443900868123 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1443900868123 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regfile.sv 1 1 " "Found 1 design units, including 1 entities, in source file regfile.sv" { { "Info" "ISGN_ENTITY_NAME" "1 regfile " "Found entity 1: regfile" {  } { { "regfile.sv" "" { Text "/home/wirjo2/slc3/SLC3/regfile.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443900868133 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1443900868133 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "plus1.sv 1 1 " "Found 1 design units, including 1 entities, in source file plus1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 plus1 " "Found entity 1: plus1" {  } { { "plus1.sv" "" { Text "/home/wirjo2/slc3/SLC3/plus1.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443900868143 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1443900868143 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux3.sv 1 1 " "Found 1 design units, including 1 entities, in source file mux3.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux3 " "Found entity 1: mux3" {  } { { "mux3.sv" "" { Text "/home/wirjo2/slc3/SLC3/mux3.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443900868152 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1443900868152 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2.sv 1 1 " "Found 1 design units, including 1 entities, in source file mux2.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux2 " "Found entity 1: mux2" {  } { { "mux2.sv" "" { Text "/home/wirjo2/slc3/SLC3/mux2.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443900868162 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1443900868162 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Mem2IO.sv 1 1 " "Found 1 design units, including 1 entities, in source file Mem2IO.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Mem2IO " "Found entity 1: Mem2IO" {  } { { "Mem2IO.sv" "" { Text "/home/wirjo2/slc3/SLC3/Mem2IO.sv" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443900868172 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1443900868172 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "ISDU.sv(69) " "Verilog HDL information at ISDU.sv(69): always construct contains both blocking and non-blocking assignments" {  } { { "ISDU.sv" "" { Text "/home/wirjo2/slc3/SLC3/ISDU.sv" 69 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1443900868181 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ISDU.sv 1 1 " "Found 1 design units, including 1 entities, in source file ISDU.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ISDU " "Found entity 1: ISDU" {  } { { "ISDU.sv" "" { Text "/home/wirjo2/slc3/SLC3/ISDU.sv" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443900868183 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1443900868183 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ir.sv 1 1 " "Found 1 design units, including 1 entities, in source file ir.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ir " "Found entity 1: ir" {  } { { "ir.sv" "" { Text "/home/wirjo2/slc3/SLC3/ir.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443900868193 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1443900868193 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "HexDriver.sv 1 1 " "Found 1 design units, including 1 entities, in source file HexDriver.sv" { { "Info" "ISGN_ENTITY_NAME" "1 HexDriver " "Found entity 1: HexDriver" {  } { { "HexDriver.sv" "" { Text "/home/wirjo2/slc3/SLC3/HexDriver.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443900868203 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1443900868203 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gencc.sv 1 1 " "Found 1 design units, including 1 entities, in source file gencc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 gencc " "Found entity 1: gencc" {  } { { "gencc.sv" "" { Text "/home/wirjo2/slc3/SLC3/gencc.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443900868213 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1443900868213 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "PCMUX pcmux datapath.sv(5) " "Verilog HDL Declaration information at datapath.sv(5): object \"PCMUX\" differs only in case from object \"pcmux\" in the same scope" {  } { { "datapath.sv" "" { Text "/home/wirjo2/slc3/SLC3/datapath.sv" 5 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1443900868224 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "MARMUX marmux datapath.sv(7) " "Verilog HDL Declaration information at datapath.sv(7): object \"MARMUX\" differs only in case from object \"marmux\" in the same scope" {  } { { "datapath.sv" "" { Text "/home/wirjo2/slc3/SLC3/datapath.sv" 7 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1443900868225 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "MAR mar datapath.sv(10) " "Verilog HDL Declaration information at datapath.sv(10): object \"MAR\" differs only in case from object \"mar\" in the same scope" {  } { { "datapath.sv" "" { Text "/home/wirjo2/slc3/SLC3/datapath.sv" 10 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1443900868225 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "MDR mdr datapath.sv(10) " "Verilog HDL Declaration information at datapath.sv(10): object \"MDR\" differs only in case from object \"mdr\" in the same scope" {  } { { "datapath.sv" "" { Text "/home/wirjo2/slc3/SLC3/datapath.sv" 10 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1443900868225 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath.sv 1 1 " "Found 1 design units, including 1 entities, in source file datapath.sv" { { "Info" "ISGN_ENTITY_NAME" "1 datapath " "Found entity 1: datapath" {  } { { "datapath.sv" "" { Text "/home/wirjo2/slc3/SLC3/datapath.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443900868226 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1443900868226 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comparator.sv 1 1 " "Found 1 design units, including 1 entities, in source file comparator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 comparator " "Found entity 1: comparator" {  } { { "comparator.sv" "" { Text "/home/wirjo2/slc3/SLC3/comparator.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443900868236 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1443900868236 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.sv" "" { Text "/home/wirjo2/slc3/SLC3/alu.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443900868247 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1443900868247 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder.sv 1 1 " "Found 1 design units, including 1 entities, in source file adder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 adder " "Found entity 1: adder" {  } { { "adder.sv" "" { Text "/home/wirjo2/slc3/SLC3/adder.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443900868257 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1443900868257 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux4.sv 1 1 " "Found 1 design units, including 1 entities, in source file mux4.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux4 " "Found entity 1: mux4" {  } { { "mux4.sv" "" { Text "/home/wirjo2/slc3/SLC3/mux4.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443900868267 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1443900868267 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "slc3 " "Elaborating entity \"slc3\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1443900868649 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "MIO_EN slc3.sv(73) " "Verilog HDL or VHDL warning at slc3.sv(73): object \"MIO_EN\" assigned a value but never read" {  } { { "slc3.sv" "" { Text "/home/wirjo2/slc3/SLC3/slc3.sv" 73 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1443900868659 "|slc3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HexDriver HexDriver:reg_to_hex0 " "Elaborating entity \"HexDriver\" for hierarchy \"HexDriver:reg_to_hex0\"" {  } { { "slc3.sv" "reg_to_hex0" { Text "/home/wirjo2/slc3/SLC3/slc3.sv" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443900868666 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux4 mux4:muxforCPU_bus " "Elaborating entity \"mux4\" for hierarchy \"mux4:muxforCPU_bus\"" {  } { { "slc3.sv" "muxforCPU_bus" { Text "/home/wirjo2/slc3/SLC3/slc3.sv" 92 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443900868680 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "datapath datapath:d0 " "Elaborating entity \"datapath\" for hierarchy \"datapath:d0\"" {  } { { "slc3.sv" "d0" { Text "/home/wirjo2/slc3/SLC3/slc3.sv" 120 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443900868686 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux3 datapath:d0\|mux3:pcmux " "Elaborating entity \"mux3\" for hierarchy \"datapath:d0\|mux3:pcmux\"" {  } { { "datapath.sv" "pcmux" { Text "/home/wirjo2/slc3/SLC3/datapath.sv" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443900868698 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2 datapath:d0\|mux2:adder1mux " "Elaborating entity \"mux2\" for hierarchy \"datapath:d0\|mux2:adder1mux\"" {  } { { "datapath.sv" "adder1mux" { Text "/home/wirjo2/slc3/SLC3/datapath.sv" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443900868706 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sext datapath:d0\|sext:offset6_sext " "Elaborating entity \"sext\" for hierarchy \"datapath:d0\|sext:offset6_sext\"" {  } { { "datapath.sv" "offset6_sext" { Text "/home/wirjo2/slc3/SLC3/datapath.sv" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443900868711 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder datapath:d0\|adder:br_adder " "Elaborating entity \"adder\" for hierarchy \"datapath:d0\|adder:br_adder\"" {  } { { "datapath.sv" "br_adder" { Text "/home/wirjo2/slc3/SLC3/datapath.sv" 75 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443900868719 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register datapath:d0\|register:pc " "Elaborating entity \"register\" for hierarchy \"datapath:d0\|register:pc\"" {  } { { "datapath.sv" "pc" { Text "/home/wirjo2/slc3/SLC3/datapath.sv" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443900868723 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "plus1 datapath:d0\|plus1:plus1unit " "Elaborating entity \"plus1\" for hierarchy \"datapath:d0\|plus1:plus1unit\"" {  } { { "datapath.sv" "plus1unit" { Text "/home/wirjo2/slc3/SLC3/datapath.sv" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443900868728 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ir datapath:d0\|ir:irunit " "Elaborating entity \"ir\" for hierarchy \"datapath:d0\|ir:irunit\"" {  } { { "datapath.sv" "irunit" { Text "/home/wirjo2/slc3/SLC3/datapath.sv" 141 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443900868741 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu datapath:d0\|alu:ArithmeticLogicUnit " "Elaborating entity \"alu\" for hierarchy \"datapath:d0\|alu:ArithmeticLogicUnit\"" {  } { { "datapath.sv" "ArithmeticLogicUnit" { Text "/home/wirjo2/slc3/SLC3/datapath.sv" 172 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443900868752 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regfile datapath:d0\|regfile:regfileunit " "Elaborating entity \"regfile\" for hierarchy \"datapath:d0\|regfile:regfileunit\"" {  } { { "datapath.sv" "regfileunit" { Text "/home/wirjo2/slc3/SLC3/datapath.sv" 192 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443900868759 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gencc datapath:d0\|gencc:genccunit " "Elaborating entity \"gencc\" for hierarchy \"datapath:d0\|gencc:genccunit\"" {  } { { "datapath.sv" "genccunit" { Text "/home/wirjo2/slc3/SLC3/datapath.sv" 198 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443900868765 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register datapath:d0\|register:cc " "Elaborating entity \"register\" for hierarchy \"datapath:d0\|register:cc\"" {  } { { "datapath.sv" "cc" { Text "/home/wirjo2/slc3/SLC3/datapath.sv" 206 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443900868770 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "comparator datapath:d0\|comparator:nzpcomparator " "Elaborating entity \"comparator\" for hierarchy \"datapath:d0\|comparator:nzpcomparator\"" {  } { { "datapath.sv" "nzpcomparator" { Text "/home/wirjo2/slc3/SLC3/datapath.sv" 213 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443900868774 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tristate tristate:tr0 " "Elaborating entity \"tristate\" for hierarchy \"tristate:tr0\"" {  } { { "slc3.sv" "tr0" { Text "/home/wirjo2/slc3/SLC3/slc3.sv" 125 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443900868779 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mem2IO Mem2IO:memory_subsystem " "Elaborating entity \"Mem2IO\" for hierarchy \"Mem2IO:memory_subsystem\"" {  } { { "slc3.sv" "memory_subsystem" { Text "/home/wirjo2/slc3/SLC3/slc3.sv" 132 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443900868784 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ISDU ISDU:state_controller " "Elaborating entity \"ISDU\" for hierarchy \"ISDU:state_controller\"" {  } { { "slc3.sv" "state_controller" { Text "/home/wirjo2/slc3/SLC3/slc3.sv" 140 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443900868790 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "datapath:d0\|regfile:regfileunit\|data " "RAM logic \"datapath:d0\|regfile:regfileunit\|data\" is uninferred due to inappropriate RAM size" {  } { { "regfile.sv" "data" { Text "/home/wirjo2/slc3/SLC3/regfile.sv" 10 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Quartus II" 0 -1 1443900869739 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Quartus II" 0 -1 1443900869739 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "6 " "6 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1443900870377 ""}
{ "Warning" "WMLS_MLS_DISABLED_OE" "" "TRI or OPNDRN buffers permanently disabled" { { "Warning" "WMLS_MLS_NODE_NAME" "tristate:tr0\|Data\[0\]~synth " "Node \"tristate:tr0\|Data\[0\]~synth\"" {  } { { "tristate.sv" "" { Text "/home/wirjo2/slc3/SLC3/tristate.sv" 17 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1443900870641 ""} { "Warning" "WMLS_MLS_NODE_NAME" "tristate:tr0\|Data\[1\]~synth " "Node \"tristate:tr0\|Data\[1\]~synth\"" {  } { { "tristate.sv" "" { Text "/home/wirjo2/slc3/SLC3/tristate.sv" 17 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1443900870641 ""} { "Warning" "WMLS_MLS_NODE_NAME" "tristate:tr0\|Data\[2\]~synth " "Node \"tristate:tr0\|Data\[2\]~synth\"" {  } { { "tristate.sv" "" { Text "/home/wirjo2/slc3/SLC3/tristate.sv" 17 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1443900870641 ""} { "Warning" "WMLS_MLS_NODE_NAME" "tristate:tr0\|Data\[3\]~synth " "Node \"tristate:tr0\|Data\[3\]~synth\"" {  } { { "tristate.sv" "" { Text "/home/wirjo2/slc3/SLC3/tristate.sv" 17 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1443900870641 ""} { "Warning" "WMLS_MLS_NODE_NAME" "tristate:tr0\|Data\[4\]~synth " "Node \"tristate:tr0\|Data\[4\]~synth\"" {  } { { "tristate.sv" "" { Text "/home/wirjo2/slc3/SLC3/tristate.sv" 17 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1443900870641 ""} { "Warning" "WMLS_MLS_NODE_NAME" "tristate:tr0\|Data\[5\]~synth " "Node \"tristate:tr0\|Data\[5\]~synth\"" {  } { { "tristate.sv" "" { Text "/home/wirjo2/slc3/SLC3/tristate.sv" 17 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1443900870641 ""} { "Warning" "WMLS_MLS_NODE_NAME" "tristate:tr0\|Data\[6\]~synth " "Node \"tristate:tr0\|Data\[6\]~synth\"" {  } { { "tristate.sv" "" { Text "/home/wirjo2/slc3/SLC3/tristate.sv" 17 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1443900870641 ""} { "Warning" "WMLS_MLS_NODE_NAME" "tristate:tr0\|Data\[7\]~synth " "Node \"tristate:tr0\|Data\[7\]~synth\"" {  } { { "tristate.sv" "" { Text "/home/wirjo2/slc3/SLC3/tristate.sv" 17 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1443900870641 ""} { "Warning" "WMLS_MLS_NODE_NAME" "tristate:tr0\|Data\[8\]~synth " "Node \"tristate:tr0\|Data\[8\]~synth\"" {  } { { "tristate.sv" "" { Text "/home/wirjo2/slc3/SLC3/tristate.sv" 17 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1443900870641 ""} { "Warning" "WMLS_MLS_NODE_NAME" "tristate:tr0\|Data\[9\]~synth " "Node \"tristate:tr0\|Data\[9\]~synth\"" {  } { { "tristate.sv" "" { Text "/home/wirjo2/slc3/SLC3/tristate.sv" 17 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1443900870641 ""} { "Warning" "WMLS_MLS_NODE_NAME" "tristate:tr0\|Data\[10\]~synth " "Node \"tristate:tr0\|Data\[10\]~synth\"" {  } { { "tristate.sv" "" { Text "/home/wirjo2/slc3/SLC3/tristate.sv" 17 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1443900870641 ""} { "Warning" "WMLS_MLS_NODE_NAME" "tristate:tr0\|Data\[11\]~synth " "Node \"tristate:tr0\|Data\[11\]~synth\"" {  } { { "tristate.sv" "" { Text "/home/wirjo2/slc3/SLC3/tristate.sv" 17 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1443900870641 ""} { "Warning" "WMLS_MLS_NODE_NAME" "tristate:tr0\|Data\[12\]~synth " "Node \"tristate:tr0\|Data\[12\]~synth\"" {  } { { "tristate.sv" "" { Text "/home/wirjo2/slc3/SLC3/tristate.sv" 17 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1443900870641 ""} { "Warning" "WMLS_MLS_NODE_NAME" "tristate:tr0\|Data\[13\]~synth " "Node \"tristate:tr0\|Data\[13\]~synth\"" {  } { { "tristate.sv" "" { Text "/home/wirjo2/slc3/SLC3/tristate.sv" 17 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1443900870641 ""} { "Warning" "WMLS_MLS_NODE_NAME" "tristate:tr0\|Data\[14\]~synth " "Node \"tristate:tr0\|Data\[14\]~synth\"" {  } { { "tristate.sv" "" { Text "/home/wirjo2/slc3/SLC3/tristate.sv" 17 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1443900870641 ""} { "Warning" "WMLS_MLS_NODE_NAME" "tristate:tr0\|Data\[15\]~synth " "Node \"tristate:tr0\|Data\[15\]~synth\"" {  } { { "tristate.sv" "" { Text "/home/wirjo2/slc3/SLC3/tristate.sv" 17 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1443900870641 ""}  } {  } 0 13008 "TRI or OPNDRN buffers permanently disabled" 0 0 "Quartus II" 0 -1 1443900870641 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "CE GND " "Pin \"CE\" is stuck at GND" {  } { { "slc3.sv" "" { Text "/home/wirjo2/slc3/SLC3/slc3.sv" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1443900870643 "|slc3|CE"} { "Warning" "WMLS_MLS_STUCK_PIN" "UB GND " "Pin \"UB\" is stuck at GND" {  } { { "slc3.sv" "" { Text "/home/wirjo2/slc3/SLC3/slc3.sv" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1443900870643 "|slc3|UB"} { "Warning" "WMLS_MLS_STUCK_PIN" "LB GND " "Pin \"LB\" is stuck at GND" {  } { { "slc3.sv" "" { Text "/home/wirjo2/slc3/SLC3/slc3.sv" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1443900870643 "|slc3|LB"} { "Warning" "WMLS_MLS_STUCK_PIN" "WE VCC " "Pin \"WE\" is stuck at VCC" {  } { { "slc3.sv" "" { Text "/home/wirjo2/slc3/SLC3/slc3.sv" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1443900870643 "|slc3|WE"} { "Warning" "WMLS_MLS_STUCK_PIN" "ADDR\[16\] GND " "Pin \"ADDR\[16\]\" is stuck at GND" {  } { { "slc3.sv" "" { Text "/home/wirjo2/slc3/SLC3/slc3.sv" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1443900870643 "|slc3|ADDR[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ADDR\[17\] GND " "Pin \"ADDR\[17\]\" is stuck at GND" {  } { { "slc3.sv" "" { Text "/home/wirjo2/slc3/SLC3/slc3.sv" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1443900870643 "|slc3|ADDR[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ADDR\[18\] GND " "Pin \"ADDR\[18\]\" is stuck at GND" {  } { { "slc3.sv" "" { Text "/home/wirjo2/slc3/SLC3/slc3.sv" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1443900870643 "|slc3|ADDR[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ADDR\[19\] GND " "Pin \"ADDR\[19\]\" is stuck at GND" {  } { { "slc3.sv" "" { Text "/home/wirjo2/slc3/SLC3/slc3.sv" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1443900870643 "|slc3|ADDR[19]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1443900870643 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1443900870878 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "13 " "13 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1443900872226 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1443900873382 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1443900873382 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "16 " "Design contains 16 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "S\[0\] " "No output dependent on input pin \"S\[0\]\"" {  } { { "slc3.sv" "" { Text "/home/wirjo2/slc3/SLC3/slc3.sv" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1443900874036 "|slc3|S[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "S\[1\] " "No output dependent on input pin \"S\[1\]\"" {  } { { "slc3.sv" "" { Text "/home/wirjo2/slc3/SLC3/slc3.sv" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1443900874036 "|slc3|S[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "S\[2\] " "No output dependent on input pin \"S\[2\]\"" {  } { { "slc3.sv" "" { Text "/home/wirjo2/slc3/SLC3/slc3.sv" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1443900874036 "|slc3|S[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "S\[3\] " "No output dependent on input pin \"S\[3\]\"" {  } { { "slc3.sv" "" { Text "/home/wirjo2/slc3/SLC3/slc3.sv" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1443900874036 "|slc3|S[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "S\[4\] " "No output dependent on input pin \"S\[4\]\"" {  } { { "slc3.sv" "" { Text "/home/wirjo2/slc3/SLC3/slc3.sv" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1443900874036 "|slc3|S[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "S\[5\] " "No output dependent on input pin \"S\[5\]\"" {  } { { "slc3.sv" "" { Text "/home/wirjo2/slc3/SLC3/slc3.sv" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1443900874036 "|slc3|S[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "S\[6\] " "No output dependent on input pin \"S\[6\]\"" {  } { { "slc3.sv" "" { Text "/home/wirjo2/slc3/SLC3/slc3.sv" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1443900874036 "|slc3|S[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "S\[7\] " "No output dependent on input pin \"S\[7\]\"" {  } { { "slc3.sv" "" { Text "/home/wirjo2/slc3/SLC3/slc3.sv" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1443900874036 "|slc3|S[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "S\[8\] " "No output dependent on input pin \"S\[8\]\"" {  } { { "slc3.sv" "" { Text "/home/wirjo2/slc3/SLC3/slc3.sv" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1443900874036 "|slc3|S[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "S\[9\] " "No output dependent on input pin \"S\[9\]\"" {  } { { "slc3.sv" "" { Text "/home/wirjo2/slc3/SLC3/slc3.sv" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1443900874036 "|slc3|S[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "S\[10\] " "No output dependent on input pin \"S\[10\]\"" {  } { { "slc3.sv" "" { Text "/home/wirjo2/slc3/SLC3/slc3.sv" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1443900874036 "|slc3|S[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "S\[11\] " "No output dependent on input pin \"S\[11\]\"" {  } { { "slc3.sv" "" { Text "/home/wirjo2/slc3/SLC3/slc3.sv" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1443900874036 "|slc3|S[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "S\[12\] " "No output dependent on input pin \"S\[12\]\"" {  } { { "slc3.sv" "" { Text "/home/wirjo2/slc3/SLC3/slc3.sv" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1443900874036 "|slc3|S[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "S\[13\] " "No output dependent on input pin \"S\[13\]\"" {  } { { "slc3.sv" "" { Text "/home/wirjo2/slc3/SLC3/slc3.sv" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1443900874036 "|slc3|S[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "S\[14\] " "No output dependent on input pin \"S\[14\]\"" {  } { { "slc3.sv" "" { Text "/home/wirjo2/slc3/SLC3/slc3.sv" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1443900874036 "|slc3|S[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "S\[15\] " "No output dependent on input pin \"S\[15\]\"" {  } { { "slc3.sv" "" { Text "/home/wirjo2/slc3/SLC3/slc3.sv" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1443900874036 "|slc3|S[15]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1443900874036 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "659 " "Implemented 659 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "20 " "Implemented 20 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1443900874039 ""} { "Info" "ICUT_CUT_TM_OPINS" "65 " "Implemented 65 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1443900874039 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "16 " "Implemented 16 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1443900874039 ""} { "Info" "ICUT_CUT_TM_LCELLS" "558 " "Implemented 558 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1443900874039 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1443900874039 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 45 s Quartus II 32-bit " "Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 45 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "449 " "Peak virtual memory: 449 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1443900874117 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Oct  3 14:34:34 2015 " "Processing ended: Sat Oct  3 14:34:34 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1443900874117 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1443900874117 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1443900874117 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1443900874117 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1443900878162 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 32-bit " "Running Quartus II 32-bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.4 Build 182 03/12/2014 SJ Full Version " "Version 13.1.4 Build 182 03/12/2014 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1443900878166 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Oct  3 14:34:36 2015 " "Processing started: Sat Oct  3 14:34:36 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1443900878166 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1443900878166 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off slc3 -c slc3 " "Command: quartus_fit --read_settings_files=off --write_settings_files=off slc3 -c slc3" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1443900878167 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1443900878762 ""}
{ "Info" "0" "" "Project  = slc3" {  } {  } 0 0 "Project  = slc3" 0 0 "Fitter" 0 0 1443900878765 ""}
{ "Info" "0" "" "Revision = slc3" {  } {  } 0 0 "Revision = slc3" 0 0 "Fitter" 0 0 1443900878766 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "12 12 24 " "Parallel Compilation has detected 24 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 12 of the 12 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Fitter" 0 -1 1443900879023 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "slc3 EP4CE115F29C7 " "Selected device EP4CE115F29C7 for design \"slc3\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1443900879337 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Core supply voltage is 1.2V" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1443900879456 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1443900879459 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1443900879459 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1443900879923 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29C7 " "Device EP4CE40F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1443900881360 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29I7 " "Device EP4CE40F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1443900881360 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29C7 " "Device EP4CE30F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1443900881360 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29I7 " "Device EP4CE30F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1443900881360 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29C7 " "Device EP4CE55F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1443900881360 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29I7 " "Device EP4CE55F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1443900881360 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29C7 " "Device EP4CE75F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1443900881360 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29I7 " "Device EP4CE75F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1443900881360 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F29I7 " "Device EP4CE115F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1443900881360 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1443900881360 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ F4 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location F4" {  } { { "/software/altera/13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/software/altera/13.1/quartus/linux/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "/software/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/software/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/wirjo2/slc3/SLC3/" { { 0 { 0 ""} 0 1039 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1443900881369 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "/software/altera/13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/software/altera/13.1/quartus/linux/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "/software/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/software/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/wirjo2/slc3/SLC3/" { { 0 { 0 ""} 0 1041 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1443900881369 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ P3 " "Pin ~ALTERA_DCLK~ is reserved at location P3" {  } { { "/software/altera/13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/software/altera/13.1/quartus/linux/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "/software/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/software/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/wirjo2/slc3/SLC3/" { { 0 { 0 ""} 0 1043 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1443900881369 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ N7 " "Pin ~ALTERA_DATA0~ is reserved at location N7" {  } { { "/software/altera/13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/software/altera/13.1/quartus/linux/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "/software/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/software/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/wirjo2/slc3/SLC3/" { { 0 { 0 ""} 0 1045 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1443900881369 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ P28 " "Pin ~ALTERA_nCEO~ is reserved at location P28" {  } { { "/software/altera/13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/software/altera/13.1/quartus/linux/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "/software/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/software/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { ~ALTERA_nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/wirjo2/slc3/SLC3/" { { 0 { 0 ""} 0 1047 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1443900881369 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1443900881369 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1443900881374 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "slc3.sdc " "Synopsys Design Constraints File file not found: 'slc3.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1443900883907 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1443900883908 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1443900883917 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1443900883917 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1443900883918 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Clk~input (placed in PIN Y2 (CLK2, DIFFCLK_1p)) " "Automatically promoted node Clk~input (placed in PIN Y2 (CLK2, DIFFCLK_1p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1443900883977 ""}  } { { "slc3.sv" "" { Text "/home/wirjo2/slc3/SLC3/slc3.sv" 20 0 0 } } { "/software/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/software/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { Clk~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/wirjo2/slc3/SLC3/" { { 0 { 0 ""} 0 1031 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1443900883977 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1443900886736 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1443900886741 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1443900886742 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1443900886748 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1443900886755 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1443900886759 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1443900886760 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1443900886763 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1443900886871 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1443900886876 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1443900886876 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:06 " "Fitter preparation operations ending: elapsed time is 00:00:06" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1443900887180 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1443900892107 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1443900892588 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1443900892610 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1443900903357 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:11 " "Fitter placement operations ending: elapsed time is 00:00:11" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1443900903358 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1443900905109 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "7 X81_Y49 X91_Y60 " "Router estimated peak interconnect usage is 7% of the available device resources in the region that extends from location X81_Y49 to location X91_Y60" {  } { { "loc" "" { Generic "/home/wirjo2/slc3/SLC3/" { { 1 { 0 "Router estimated peak interconnect usage is 7% of the available device resources in the region that extends from location X81_Y49 to location X91_Y60"} { { 11 { 0 "Router estimated peak interconnect usage is 7% of the available device resources in the region that extends from location X81_Y49 to location X91_Y60"} 81 49 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1443900911552 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1443900911552 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:12 " "Fitter routing operations ending: elapsed time is 00:00:12" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1443900920964 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1443900920965 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1443900920965 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "1.57 " "Total time spent on timing analysis during the Fitter is 1.57 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1443900921041 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1443900921387 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1443900924033 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1443900924195 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1443900924885 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:04 " "Fitter post-fit operations ending: elapsed time is 00:00:04" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1443900925871 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "16 " "Following 16 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "Data\[0\] a permanently disabled " "Pin Data\[0\] has a permanently disabled output enable" {  } { { "/software/altera/13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/software/altera/13.1/quartus/linux/pin_planner.ppl" { Data[0] } } } { "/software/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/software/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "Data\[0\]" } } } } { "slc3.sv" "" { Text "/home/wirjo2/slc3/SLC3/slc3.sv" 26 0 0 } } { "/software/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/software/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { Data[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/wirjo2/slc3/SLC3/" { { 0 { 0 ""} 0 119 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1443900927211 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "Data\[1\] a permanently disabled " "Pin Data\[1\] has a permanently disabled output enable" {  } { { "/software/altera/13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/software/altera/13.1/quartus/linux/pin_planner.ppl" { Data[1] } } } { "/software/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/software/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "Data\[1\]" } } } } { "slc3.sv" "" { Text "/home/wirjo2/slc3/SLC3/slc3.sv" 26 0 0 } } { "/software/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/software/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { Data[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/wirjo2/slc3/SLC3/" { { 0 { 0 ""} 0 120 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1443900927211 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "Data\[2\] a permanently disabled " "Pin Data\[2\] has a permanently disabled output enable" {  } { { "/software/altera/13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/software/altera/13.1/quartus/linux/pin_planner.ppl" { Data[2] } } } { "/software/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/software/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "Data\[2\]" } } } } { "slc3.sv" "" { Text "/home/wirjo2/slc3/SLC3/slc3.sv" 26 0 0 } } { "/software/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/software/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { Data[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/wirjo2/slc3/SLC3/" { { 0 { 0 ""} 0 121 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1443900927211 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "Data\[3\] a permanently disabled " "Pin Data\[3\] has a permanently disabled output enable" {  } { { "/software/altera/13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/software/altera/13.1/quartus/linux/pin_planner.ppl" { Data[3] } } } { "/software/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/software/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "Data\[3\]" } } } } { "slc3.sv" "" { Text "/home/wirjo2/slc3/SLC3/slc3.sv" 26 0 0 } } { "/software/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/software/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { Data[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/wirjo2/slc3/SLC3/" { { 0 { 0 ""} 0 122 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1443900927211 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "Data\[4\] a permanently disabled " "Pin Data\[4\] has a permanently disabled output enable" {  } { { "/software/altera/13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/software/altera/13.1/quartus/linux/pin_planner.ppl" { Data[4] } } } { "/software/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/software/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "Data\[4\]" } } } } { "slc3.sv" "" { Text "/home/wirjo2/slc3/SLC3/slc3.sv" 26 0 0 } } { "/software/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/software/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { Data[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/wirjo2/slc3/SLC3/" { { 0 { 0 ""} 0 123 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1443900927211 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "Data\[5\] a permanently disabled " "Pin Data\[5\] has a permanently disabled output enable" {  } { { "/software/altera/13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/software/altera/13.1/quartus/linux/pin_planner.ppl" { Data[5] } } } { "/software/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/software/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "Data\[5\]" } } } } { "slc3.sv" "" { Text "/home/wirjo2/slc3/SLC3/slc3.sv" 26 0 0 } } { "/software/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/software/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { Data[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/wirjo2/slc3/SLC3/" { { 0 { 0 ""} 0 124 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1443900927211 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "Data\[6\] a permanently disabled " "Pin Data\[6\] has a permanently disabled output enable" {  } { { "/software/altera/13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/software/altera/13.1/quartus/linux/pin_planner.ppl" { Data[6] } } } { "/software/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/software/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "Data\[6\]" } } } } { "slc3.sv" "" { Text "/home/wirjo2/slc3/SLC3/slc3.sv" 26 0 0 } } { "/software/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/software/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { Data[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/wirjo2/slc3/SLC3/" { { 0 { 0 ""} 0 125 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1443900927211 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "Data\[7\] a permanently disabled " "Pin Data\[7\] has a permanently disabled output enable" {  } { { "/software/altera/13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/software/altera/13.1/quartus/linux/pin_planner.ppl" { Data[7] } } } { "/software/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/software/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "Data\[7\]" } } } } { "slc3.sv" "" { Text "/home/wirjo2/slc3/SLC3/slc3.sv" 26 0 0 } } { "/software/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/software/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { Data[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/wirjo2/slc3/SLC3/" { { 0 { 0 ""} 0 126 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1443900927211 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "Data\[8\] a permanently disabled " "Pin Data\[8\] has a permanently disabled output enable" {  } { { "/software/altera/13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/software/altera/13.1/quartus/linux/pin_planner.ppl" { Data[8] } } } { "/software/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/software/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "Data\[8\]" } } } } { "slc3.sv" "" { Text "/home/wirjo2/slc3/SLC3/slc3.sv" 26 0 0 } } { "/software/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/software/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { Data[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/wirjo2/slc3/SLC3/" { { 0 { 0 ""} 0 127 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1443900927211 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "Data\[9\] a permanently disabled " "Pin Data\[9\] has a permanently disabled output enable" {  } { { "/software/altera/13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/software/altera/13.1/quartus/linux/pin_planner.ppl" { Data[9] } } } { "/software/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/software/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "Data\[9\]" } } } } { "slc3.sv" "" { Text "/home/wirjo2/slc3/SLC3/slc3.sv" 26 0 0 } } { "/software/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/software/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { Data[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/wirjo2/slc3/SLC3/" { { 0 { 0 ""} 0 128 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1443900927211 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "Data\[10\] a permanently disabled " "Pin Data\[10\] has a permanently disabled output enable" {  } { { "/software/altera/13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/software/altera/13.1/quartus/linux/pin_planner.ppl" { Data[10] } } } { "/software/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/software/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "Data\[10\]" } } } } { "slc3.sv" "" { Text "/home/wirjo2/slc3/SLC3/slc3.sv" 26 0 0 } } { "/software/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/software/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { Data[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/wirjo2/slc3/SLC3/" { { 0 { 0 ""} 0 129 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1443900927211 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "Data\[11\] a permanently disabled " "Pin Data\[11\] has a permanently disabled output enable" {  } { { "/software/altera/13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/software/altera/13.1/quartus/linux/pin_planner.ppl" { Data[11] } } } { "/software/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/software/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "Data\[11\]" } } } } { "slc3.sv" "" { Text "/home/wirjo2/slc3/SLC3/slc3.sv" 26 0 0 } } { "/software/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/software/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { Data[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/wirjo2/slc3/SLC3/" { { 0 { 0 ""} 0 130 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1443900927211 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "Data\[12\] a permanently disabled " "Pin Data\[12\] has a permanently disabled output enable" {  } { { "/software/altera/13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/software/altera/13.1/quartus/linux/pin_planner.ppl" { Data[12] } } } { "/software/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/software/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "Data\[12\]" } } } } { "slc3.sv" "" { Text "/home/wirjo2/slc3/SLC3/slc3.sv" 26 0 0 } } { "/software/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/software/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { Data[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/wirjo2/slc3/SLC3/" { { 0 { 0 ""} 0 131 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1443900927211 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "Data\[13\] a permanently disabled " "Pin Data\[13\] has a permanently disabled output enable" {  } { { "/software/altera/13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/software/altera/13.1/quartus/linux/pin_planner.ppl" { Data[13] } } } { "/software/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/software/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "Data\[13\]" } } } } { "slc3.sv" "" { Text "/home/wirjo2/slc3/SLC3/slc3.sv" 26 0 0 } } { "/software/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/software/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { Data[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/wirjo2/slc3/SLC3/" { { 0 { 0 ""} 0 132 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1443900927211 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "Data\[14\] a permanently disabled " "Pin Data\[14\] has a permanently disabled output enable" {  } { { "/software/altera/13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/software/altera/13.1/quartus/linux/pin_planner.ppl" { Data[14] } } } { "/software/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/software/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "Data\[14\]" } } } } { "slc3.sv" "" { Text "/home/wirjo2/slc3/SLC3/slc3.sv" 26 0 0 } } { "/software/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/software/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { Data[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/wirjo2/slc3/SLC3/" { { 0 { 0 ""} 0 133 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1443900927211 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "Data\[15\] a permanently disabled " "Pin Data\[15\] has a permanently disabled output enable" {  } { { "/software/altera/13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/software/altera/13.1/quartus/linux/pin_planner.ppl" { Data[15] } } } { "/software/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/software/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "Data\[15\]" } } } } { "slc3.sv" "" { Text "/home/wirjo2/slc3/SLC3/slc3.sv" 26 0 0 } } { "/software/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/software/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { Data[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/wirjo2/slc3/SLC3/" { { 0 { 0 ""} 0 134 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1443900927211 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1443900927211 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 3 s Quartus II 32-bit " "Quartus II 32-bit Fitter was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "984 " "Peak virtual memory: 984 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1443900930025 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Oct  3 14:35:30 2015 " "Processing ended: Sat Oct  3 14:35:30 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1443900930025 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:54 " "Elapsed time: 00:00:54" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1443900930025 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:33 " "Total CPU time (on all processors): 00:01:33" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1443900930025 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1443900930025 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1443900934021 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 32-bit " "Running Quartus II 32-bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.4 Build 182 03/12/2014 SJ Full Version " "Version 13.1.4 Build 182 03/12/2014 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1443900934025 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Oct  3 14:35:33 2015 " "Processing started: Sat Oct  3 14:35:33 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1443900934025 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1443900934025 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off slc3 -c slc3 " "Command: quartus_asm --read_settings_files=off --write_settings_files=off slc3 -c slc3" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1443900934025 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1443900939900 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1443900940110 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 32-bit " "Quartus II 32-bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "385 " "Peak virtual memory: 385 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1443900943335 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Oct  3 14:35:43 2015 " "Processing ended: Sat Oct  3 14:35:43 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1443900943335 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1443900943335 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:09 " "Total CPU time (on all processors): 00:00:09" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1443900943335 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1443900943335 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1443900943511 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1443900946603 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 32-bit " "Running Quartus II 32-bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.4 Build 182 03/12/2014 SJ Full Version " "Version 13.1.4 Build 182 03/12/2014 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1443900946621 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Oct  3 14:35:46 2015 " "Processing started: Sat Oct  3 14:35:46 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1443900946621 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1443900946621 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta slc3 -c slc3 " "Command: quartus_sta slc3 -c slc3" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1443900946622 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1443900947306 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "12 12 24 " "Parallel Compilation has detected 24 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 12 of the 12 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1443900947891 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Core supply voltage is 1.2V" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1443900947899 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1443900948028 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1443900948028 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "slc3.sdc " "Synopsys Design Constraints File file not found: 'slc3.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1443900949866 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1443900949867 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Clk Clk " "create_clock -period 1.000 -name Clk Clk" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1443900949870 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1443900949870 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Quartus II" 0 -1 1443900950750 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1443900950751 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1443900950752 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Quartus II" 0 0 1443900950987 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1443900951057 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1443900951057 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -7.296 " "Worst-case setup slack is -7.296" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1443900951068 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1443900951068 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.296           -1219.214 Clk  " "   -7.296           -1219.214 Clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1443900951068 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1443900951068 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.405 " "Worst-case hold slack is 0.405" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1443900951081 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1443900951081 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.405               0.000 Clk  " "    0.405               0.000 Clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1443900951081 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1443900951081 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1443900951093 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1443900951103 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1443900951113 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1443900951113 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -294.695 Clk  " "   -3.000            -294.695 Clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1443900951113 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1443900951113 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Quartus II" 0 0 1443900951326 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1443900951418 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1443900952726 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1443900952852 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1443900952872 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1443900952872 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -6.618 " "Worst-case setup slack is -6.618" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1443900952884 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1443900952884 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.618           -1099.462 Clk  " "   -6.618           -1099.462 Clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1443900952884 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1443900952884 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.357 " "Worst-case hold slack is 0.357" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1443900952897 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1443900952897 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.357               0.000 Clk  " "    0.357               0.000 Clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1443900952897 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1443900952897 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1443900952907 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1443900952917 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1443900952931 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1443900952931 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -294.695 Clk  " "   -3.000            -294.695 Clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1443900952931 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1443900952931 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Quartus II" 0 0 1443900953146 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1443900955241 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1443900955249 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1443900955249 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.157 " "Worst-case setup slack is -3.157" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1443900955277 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1443900955277 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.157            -504.922 Clk  " "   -3.157            -504.922 Clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1443900955277 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1443900955277 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.185 " "Worst-case hold slack is 0.185" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1443900955312 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1443900955312 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.185               0.000 Clk  " "    0.185               0.000 Clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1443900955312 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1443900955312 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1443900955378 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1443900955426 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1443900955448 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1443900955448 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -246.458 Clk  " "   -3.000            -246.458 Clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1443900955448 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1443900955448 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1443900960200 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1443900960201 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 4 s Quartus II 32-bit " "Quartus II 32-bit TimeQuest Timing Analyzer was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "592 " "Peak virtual memory: 592 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1443900960571 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Oct  3 14:36:00 2015 " "Processing ended: Sat Oct  3 14:36:00 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1443900960571 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1443900960571 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:08 " "Total CPU time (on all processors): 00:00:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1443900960571 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1443900960571 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1443900966863 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 32-bit " "Running Quartus II 32-bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.4 Build 182 03/12/2014 SJ Full Version " "Version 13.1.4 Build 182 03/12/2014 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1443900966866 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Oct  3 14:36:06 2015 " "Processing started: Sat Oct  3 14:36:06 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1443900966866 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1443900966866 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off slc3 -c slc3 " "Command: quartus_eda --read_settings_files=off --write_settings_files=off slc3 -c slc3" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1443900966867 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "slc3_7_1200mv_85c_slow.svo /home/wirjo2/slc3/SLC3/simulation/modelsim/ simulation " "Generated file slc3_7_1200mv_85c_slow.svo in folder \"/home/wirjo2/slc3/SLC3/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1443900968303 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "slc3_7_1200mv_0c_slow.svo /home/wirjo2/slc3/SLC3/simulation/modelsim/ simulation " "Generated file slc3_7_1200mv_0c_slow.svo in folder \"/home/wirjo2/slc3/SLC3/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1443900968919 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "slc3_min_1200mv_0c_fast.svo /home/wirjo2/slc3/SLC3/simulation/modelsim/ simulation " "Generated file slc3_min_1200mv_0c_fast.svo in folder \"/home/wirjo2/slc3/SLC3/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1443900969580 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "slc3.svo /home/wirjo2/slc3/SLC3/simulation/modelsim/ simulation " "Generated file slc3.svo in folder \"/home/wirjo2/slc3/SLC3/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1443900970020 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "slc3_7_1200mv_85c_v_slow.sdo /home/wirjo2/slc3/SLC3/simulation/modelsim/ simulation " "Generated file slc3_7_1200mv_85c_v_slow.sdo in folder \"/home/wirjo2/slc3/SLC3/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1443900970351 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "slc3_7_1200mv_0c_v_slow.sdo /home/wirjo2/slc3/SLC3/simulation/modelsim/ simulation " "Generated file slc3_7_1200mv_0c_v_slow.sdo in folder \"/home/wirjo2/slc3/SLC3/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1443900970873 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "slc3_min_1200mv_0c_v_fast.sdo /home/wirjo2/slc3/SLC3/simulation/modelsim/ simulation " "Generated file slc3_min_1200mv_0c_v_fast.sdo in folder \"/home/wirjo2/slc3/SLC3/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1443900971226 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "slc3_v.sdo /home/wirjo2/slc3/SLC3/simulation/modelsim/ simulation " "Generated file slc3_v.sdo in folder \"/home/wirjo2/slc3/SLC3/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1443900971996 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 32-bit " "Quartus II 32-bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "357 " "Peak virtual memory: 357 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1443900972226 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Oct  3 14:36:12 2015 " "Processing ended: Sat Oct  3 14:36:12 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1443900972226 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1443900972226 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1443900972226 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1443900972226 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 52 s " "Quartus II Full Compilation was successful. 0 errors, 52 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1443900972673 ""}
