Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Sun Nov 17 00:12:03 2024
| Host         : coolpeko running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file Top_timing_summary_routed.rpt -pb Top_timing_summary_routed.pb -rpx Top_timing_summary_routed.rpx -warn_on_violation
| Design       : Top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                     Violations  
---------  ----------------  ------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell     139         
TIMING-20  Warning           Non-clocked latch               2           
LATCH-1    Advisory          Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (143)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (605)
5. checking no_input_delay (2)
6. checking no_output_delay (14)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (143)
--------------------------
 There are 29 register/latch pins with no clock driven by root clock pin: clk (HIGH)

 There are 60 register/latch pins with no clock driven by root clock pin: CD0/count_reg[1]/Q (HIGH)

 There are 50 register/latch pins with no clock driven by root clock pin: CD1/count_reg[18]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: SC0/FSM_sequential_A_state_reg[0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: SC0/FSM_sequential_A_state_reg[1]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (605)
--------------------------------------------------
 There are 605 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (14)
--------------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                  619          inf        0.000                      0                  619           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           619 Endpoints
Min Delay           619 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 VC0/pixel_cnt_reg[9]/C
                            (rising edge-triggered cell FDRE)
  Destination:            BMG0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        20.543ns  (logic 6.074ns (29.568%)  route 14.469ns (70.432%))
  Logic Levels:           11  (CARRY4=2 DSP48E1=1 FDRE=1 LUT3=2 LUT5=3 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y14          FDRE                         0.000     0.000 r  VC0/pixel_cnt_reg[9]/C
    SLICE_X9Y14          FDRE (Prop_fdre_C_Q)         0.456     0.456 f  VC0/pixel_cnt_reg[9]/Q
                         net (fo=19, routed)          1.657     2.113    VC0/pixel_cnt_reg[9]
    SLICE_X12Y12         LUT3 (Prop_lut3_I1_O)        0.124     2.237 f  VC0/pixel_addr_i_12/O
                         net (fo=2, routed)           0.970     3.206    VC0/C[8]
    SLICE_X11Y12         LUT6 (Prop_lut6_I5_O)        0.124     3.330 r  VC0/v_cnt_total_carry_i_9/O
                         net (fo=21, routed)          1.164     4.494    SC0/v_cnt_total_carry__1
    SLICE_X14Y9          LUT5 (Prop_lut5_I3_O)        0.124     4.618 r  SC0/v_cnt_total_carry__0_i_10/O
                         net (fo=2, routed)           1.110     5.728    VC0/p_0_in[1]
    SLICE_X13Y11         LUT6 (Prop_lut6_I5_O)        0.124     5.852 r  VC0/v_cnt_total_carry__0_i_2/O
                         net (fo=1, routed)           0.481     6.333    MAG/DI[2]
    SLICE_X12Y9          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404     6.737 r  MAG/v_cnt_total_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.737    MAG/v_cnt_total_carry__0_n_0
    SLICE_X12Y10         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.060 r  MAG/v_cnt_total_carry__1/O[1]
                         net (fo=1, routed)           0.803     7.863    MAG/v_cnt_total[9]
    SLICE_X13Y11         LUT3 (Prop_lut3_I0_O)        0.306     8.169 r  MAG/pixel_addr_i_21/O
                         net (fo=11, routed)          1.277     9.446    MAG/pixel_addr_i_21_n_0
    SLICE_X14Y8          LUT5 (Prop_lut5_I3_O)        0.124     9.570 r  MAG/pixel_addr_i_8/O
                         net (fo=1, routed)           0.692    10.262    MAG/A[3]
    DSP48_X0Y4           DSP48E1 (Prop_dsp48e1_A[3]_P[14])
                                                      3.841    14.103 f  MAG/pixel_addr/P[14]
                         net (fo=27, routed)          5.528    19.631    BMG0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[2]
    SLICE_X58Y7          LUT5 (Prop_lut5_I4_O)        0.124    19.755 r  BMG0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ENOUT__0/O
                         net (fo=1, routed)           0.788    20.543    BMG0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/ena_array[0]
    RAMB36_X2Y0          RAMB36E1                                     r  BMG0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VC0/pixel_cnt_reg[9]/C
                            (rising edge-triggered cell FDRE)
  Destination:            BMG0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        20.347ns  (logic 6.074ns (29.852%)  route 14.273ns (70.148%))
  Logic Levels:           11  (CARRY4=2 DSP48E1=1 FDRE=1 LUT3=2 LUT5=3 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y14          FDRE                         0.000     0.000 r  VC0/pixel_cnt_reg[9]/C
    SLICE_X9Y14          FDRE (Prop_fdre_C_Q)         0.456     0.456 f  VC0/pixel_cnt_reg[9]/Q
                         net (fo=19, routed)          1.657     2.113    VC0/pixel_cnt_reg[9]
    SLICE_X12Y12         LUT3 (Prop_lut3_I1_O)        0.124     2.237 f  VC0/pixel_addr_i_12/O
                         net (fo=2, routed)           0.970     3.206    VC0/C[8]
    SLICE_X11Y12         LUT6 (Prop_lut6_I5_O)        0.124     3.330 r  VC0/v_cnt_total_carry_i_9/O
                         net (fo=21, routed)          1.164     4.494    SC0/v_cnt_total_carry__1
    SLICE_X14Y9          LUT5 (Prop_lut5_I3_O)        0.124     4.618 r  SC0/v_cnt_total_carry__0_i_10/O
                         net (fo=2, routed)           1.110     5.728    VC0/p_0_in[1]
    SLICE_X13Y11         LUT6 (Prop_lut6_I5_O)        0.124     5.852 r  VC0/v_cnt_total_carry__0_i_2/O
                         net (fo=1, routed)           0.481     6.333    MAG/DI[2]
    SLICE_X12Y9          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404     6.737 r  MAG/v_cnt_total_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.737    MAG/v_cnt_total_carry__0_n_0
    SLICE_X12Y10         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.060 r  MAG/v_cnt_total_carry__1/O[1]
                         net (fo=1, routed)           0.803     7.863    MAG/v_cnt_total[9]
    SLICE_X13Y11         LUT3 (Prop_lut3_I0_O)        0.306     8.169 r  MAG/pixel_addr_i_21/O
                         net (fo=11, routed)          1.277     9.446    MAG/pixel_addr_i_21_n_0
    SLICE_X14Y8          LUT5 (Prop_lut5_I3_O)        0.124     9.570 r  MAG/pixel_addr_i_8/O
                         net (fo=1, routed)           0.692    10.262    MAG/A[3]
    DSP48_X0Y4           DSP48E1 (Prop_dsp48e1_A[3]_P[14])
                                                      3.841    14.103 f  MAG/pixel_addr/P[14]
                         net (fo=27, routed)          5.681    19.784    BMG0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[2]
    SLICE_X58Y7          LUT5 (Prop_lut5_I2_O)        0.124    19.908 r  BMG0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ENOUT__2/O
                         net (fo=1, routed)           0.439    20.347    BMG0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/ena_array[0]
    RAMB36_X2Y1          RAMB36E1                                     r  BMG0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VC0/pixel_cnt_reg[9]/C
                            (rising edge-triggered cell FDRE)
  Destination:            BMG0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        19.811ns  (logic 6.074ns (30.660%)  route 13.737ns (69.340%))
  Logic Levels:           11  (CARRY4=2 DSP48E1=1 FDRE=1 LUT3=2 LUT5=3 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y14          FDRE                         0.000     0.000 r  VC0/pixel_cnt_reg[9]/C
    SLICE_X9Y14          FDRE (Prop_fdre_C_Q)         0.456     0.456 f  VC0/pixel_cnt_reg[9]/Q
                         net (fo=19, routed)          1.657     2.113    VC0/pixel_cnt_reg[9]
    SLICE_X12Y12         LUT3 (Prop_lut3_I1_O)        0.124     2.237 f  VC0/pixel_addr_i_12/O
                         net (fo=2, routed)           0.970     3.206    VC0/C[8]
    SLICE_X11Y12         LUT6 (Prop_lut6_I5_O)        0.124     3.330 r  VC0/v_cnt_total_carry_i_9/O
                         net (fo=21, routed)          1.164     4.494    SC0/v_cnt_total_carry__1
    SLICE_X14Y9          LUT5 (Prop_lut5_I3_O)        0.124     4.618 r  SC0/v_cnt_total_carry__0_i_10/O
                         net (fo=2, routed)           1.110     5.728    VC0/p_0_in[1]
    SLICE_X13Y11         LUT6 (Prop_lut6_I5_O)        0.124     5.852 r  VC0/v_cnt_total_carry__0_i_2/O
                         net (fo=1, routed)           0.481     6.333    MAG/DI[2]
    SLICE_X12Y9          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404     6.737 r  MAG/v_cnt_total_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.737    MAG/v_cnt_total_carry__0_n_0
    SLICE_X12Y10         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.060 r  MAG/v_cnt_total_carry__1/O[1]
                         net (fo=1, routed)           0.803     7.863    MAG/v_cnt_total[9]
    SLICE_X13Y11         LUT3 (Prop_lut3_I0_O)        0.306     8.169 r  MAG/pixel_addr_i_21/O
                         net (fo=11, routed)          1.277     9.446    MAG/pixel_addr_i_21_n_0
    SLICE_X14Y8          LUT5 (Prop_lut5_I3_O)        0.124     9.570 r  MAG/pixel_addr_i_8/O
                         net (fo=1, routed)           0.692    10.262    MAG/A[3]
    DSP48_X0Y4           DSP48E1 (Prop_dsp48e1_A[3]_P[14])
                                                      3.841    14.103 r  MAG/pixel_addr/P[14]
                         net (fo=27, routed)          5.142    19.245    BMG0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[2]
    SLICE_X58Y12         LUT5 (Prop_lut5_I2_O)        0.124    19.369 r  BMG0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ENOUT__3/O
                         net (fo=1, routed)           0.441    19.811    BMG0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/ena_array[0]
    RAMB36_X2Y2          RAMB36E1                                     r  BMG0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VC0/pixel_cnt_reg[9]/C
                            (rising edge-triggered cell FDRE)
  Destination:            BMG0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ENARDEN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        19.771ns  (logic 6.074ns (30.721%)  route 13.697ns (69.279%))
  Logic Levels:           11  (CARRY4=2 DSP48E1=1 FDRE=1 LUT3=3 LUT5=2 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y14          FDRE                         0.000     0.000 r  VC0/pixel_cnt_reg[9]/C
    SLICE_X9Y14          FDRE (Prop_fdre_C_Q)         0.456     0.456 f  VC0/pixel_cnt_reg[9]/Q
                         net (fo=19, routed)          1.657     2.113    VC0/pixel_cnt_reg[9]
    SLICE_X12Y12         LUT3 (Prop_lut3_I1_O)        0.124     2.237 f  VC0/pixel_addr_i_12/O
                         net (fo=2, routed)           0.970     3.206    VC0/C[8]
    SLICE_X11Y12         LUT6 (Prop_lut6_I5_O)        0.124     3.330 r  VC0/v_cnt_total_carry_i_9/O
                         net (fo=21, routed)          1.164     4.494    SC0/v_cnt_total_carry__1
    SLICE_X14Y9          LUT5 (Prop_lut5_I3_O)        0.124     4.618 r  SC0/v_cnt_total_carry__0_i_10/O
                         net (fo=2, routed)           1.110     5.728    VC0/p_0_in[1]
    SLICE_X13Y11         LUT6 (Prop_lut6_I5_O)        0.124     5.852 r  VC0/v_cnt_total_carry__0_i_2/O
                         net (fo=1, routed)           0.481     6.333    MAG/DI[2]
    SLICE_X12Y9          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404     6.737 r  MAG/v_cnt_total_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.737    MAG/v_cnt_total_carry__0_n_0
    SLICE_X12Y10         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.060 r  MAG/v_cnt_total_carry__1/O[1]
                         net (fo=1, routed)           0.803     7.863    MAG/v_cnt_total[9]
    SLICE_X13Y11         LUT3 (Prop_lut3_I0_O)        0.306     8.169 r  MAG/pixel_addr_i_21/O
                         net (fo=11, routed)          1.277     9.446    MAG/pixel_addr_i_21_n_0
    SLICE_X14Y8          LUT5 (Prop_lut5_I3_O)        0.124     9.570 r  MAG/pixel_addr_i_8/O
                         net (fo=1, routed)           0.692    10.262    MAG/A[3]
    DSP48_X0Y4           DSP48E1 (Prop_dsp48e1_A[3]_P[14])
                                                      3.841    14.103 f  MAG/pixel_addr/P[14]
                         net (fo=27, routed)          4.186    18.289    BMG0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/addra[14]
    SLICE_X58Y31         LUT3 (Prop_lut3_I1_O)        0.124    18.413 r  BMG0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.ram_ena/O
                         net (fo=2, routed)           1.358    19.771    BMG0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/ramloop[1].ram.ram_ena
    RAMB18_X2Y18         RAMB18E1                                     r  BMG0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VC0/pixel_cnt_reg[9]/C
                            (rising edge-triggered cell FDRE)
  Destination:            BMG0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        19.684ns  (logic 6.074ns (30.858%)  route 13.610ns (69.142%))
  Logic Levels:           11  (CARRY4=2 DSP48E1=1 FDRE=1 LUT3=2 LUT5=3 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y14          FDRE                         0.000     0.000 r  VC0/pixel_cnt_reg[9]/C
    SLICE_X9Y14          FDRE (Prop_fdre_C_Q)         0.456     0.456 f  VC0/pixel_cnt_reg[9]/Q
                         net (fo=19, routed)          1.657     2.113    VC0/pixel_cnt_reg[9]
    SLICE_X12Y12         LUT3 (Prop_lut3_I1_O)        0.124     2.237 f  VC0/pixel_addr_i_12/O
                         net (fo=2, routed)           0.970     3.206    VC0/C[8]
    SLICE_X11Y12         LUT6 (Prop_lut6_I5_O)        0.124     3.330 r  VC0/v_cnt_total_carry_i_9/O
                         net (fo=21, routed)          1.164     4.494    SC0/v_cnt_total_carry__1
    SLICE_X14Y9          LUT5 (Prop_lut5_I3_O)        0.124     4.618 r  SC0/v_cnt_total_carry__0_i_10/O
                         net (fo=2, routed)           1.110     5.728    VC0/p_0_in[1]
    SLICE_X13Y11         LUT6 (Prop_lut6_I5_O)        0.124     5.852 r  VC0/v_cnt_total_carry__0_i_2/O
                         net (fo=1, routed)           0.481     6.333    MAG/DI[2]
    SLICE_X12Y9          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404     6.737 r  MAG/v_cnt_total_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.737    MAG/v_cnt_total_carry__0_n_0
    SLICE_X12Y10         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.060 r  MAG/v_cnt_total_carry__1/O[1]
                         net (fo=1, routed)           0.803     7.863    MAG/v_cnt_total[9]
    SLICE_X13Y11         LUT3 (Prop_lut3_I0_O)        0.306     8.169 r  MAG/pixel_addr_i_21/O
                         net (fo=11, routed)          1.277     9.446    MAG/pixel_addr_i_21_n_0
    SLICE_X14Y8          LUT5 (Prop_lut5_I3_O)        0.124     9.570 r  MAG/pixel_addr_i_8/O
                         net (fo=1, routed)           0.692    10.262    MAG/A[3]
    DSP48_X0Y4           DSP48E1 (Prop_dsp48e1_A[3]_P[14])
                                                      3.841    14.103 r  MAG/pixel_addr/P[14]
                         net (fo=27, routed)          5.015    19.118    BMG0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[2]
    SLICE_X58Y17         LUT5 (Prop_lut5_I4_O)        0.124    19.242 r  BMG0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ENOUT__5/O
                         net (fo=1, routed)           0.441    19.684    BMG0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/ena_array[0]
    RAMB36_X2Y3          RAMB36E1                                     r  BMG0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VC0/pixel_cnt_reg[9]/C
                            (rising edge-triggered cell FDRE)
  Destination:            BMG0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        19.505ns  (logic 6.074ns (31.141%)  route 13.431ns (68.859%))
  Logic Levels:           11  (CARRY4=2 DSP48E1=1 FDRE=1 LUT3=2 LUT5=3 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y14          FDRE                         0.000     0.000 r  VC0/pixel_cnt_reg[9]/C
    SLICE_X9Y14          FDRE (Prop_fdre_C_Q)         0.456     0.456 f  VC0/pixel_cnt_reg[9]/Q
                         net (fo=19, routed)          1.657     2.113    VC0/pixel_cnt_reg[9]
    SLICE_X12Y12         LUT3 (Prop_lut3_I1_O)        0.124     2.237 f  VC0/pixel_addr_i_12/O
                         net (fo=2, routed)           0.970     3.206    VC0/C[8]
    SLICE_X11Y12         LUT6 (Prop_lut6_I5_O)        0.124     3.330 r  VC0/v_cnt_total_carry_i_9/O
                         net (fo=21, routed)          1.164     4.494    SC0/v_cnt_total_carry__1
    SLICE_X14Y9          LUT5 (Prop_lut5_I3_O)        0.124     4.618 r  SC0/v_cnt_total_carry__0_i_10/O
                         net (fo=2, routed)           1.110     5.728    VC0/p_0_in[1]
    SLICE_X13Y11         LUT6 (Prop_lut6_I5_O)        0.124     5.852 r  VC0/v_cnt_total_carry__0_i_2/O
                         net (fo=1, routed)           0.481     6.333    MAG/DI[2]
    SLICE_X12Y9          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404     6.737 r  MAG/v_cnt_total_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.737    MAG/v_cnt_total_carry__0_n_0
    SLICE_X12Y10         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.060 r  MAG/v_cnt_total_carry__1/O[1]
                         net (fo=1, routed)           0.803     7.863    MAG/v_cnt_total[9]
    SLICE_X13Y11         LUT3 (Prop_lut3_I0_O)        0.306     8.169 r  MAG/pixel_addr_i_21/O
                         net (fo=11, routed)          1.277     9.446    MAG/pixel_addr_i_21_n_0
    SLICE_X14Y8          LUT5 (Prop_lut5_I3_O)        0.124     9.570 r  MAG/pixel_addr_i_8/O
                         net (fo=1, routed)           0.692    10.262    MAG/A[3]
    DSP48_X0Y4           DSP48E1 (Prop_dsp48e1_A[3]_P[16])
                                                      3.841    14.103 f  MAG/pixel_addr/P[16]
                         net (fo=28, routed)          4.539    18.642    BMG0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/addra[16]
    SLICE_X48Y7          LUT5 (Prop_lut5_I1_O)        0.124    18.766 r  BMG0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1/O
                         net (fo=1, routed)           0.739    19.505    BMG0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/ena_array[7]
    RAMB36_X1Y0          RAMB36E1                                     r  BMG0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VC0/pixel_cnt_reg[9]/C
                            (rising edge-triggered cell FDRE)
  Destination:            BMG0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        19.302ns  (logic 6.074ns (31.469%)  route 13.228ns (68.531%))
  Logic Levels:           11  (CARRY4=2 DSP48E1=1 FDRE=1 LUT3=2 LUT5=3 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y14          FDRE                         0.000     0.000 r  VC0/pixel_cnt_reg[9]/C
    SLICE_X9Y14          FDRE (Prop_fdre_C_Q)         0.456     0.456 f  VC0/pixel_cnt_reg[9]/Q
                         net (fo=19, routed)          1.657     2.113    VC0/pixel_cnt_reg[9]
    SLICE_X12Y12         LUT3 (Prop_lut3_I1_O)        0.124     2.237 f  VC0/pixel_addr_i_12/O
                         net (fo=2, routed)           0.970     3.206    VC0/C[8]
    SLICE_X11Y12         LUT6 (Prop_lut6_I5_O)        0.124     3.330 r  VC0/v_cnt_total_carry_i_9/O
                         net (fo=21, routed)          1.164     4.494    SC0/v_cnt_total_carry__1
    SLICE_X14Y9          LUT5 (Prop_lut5_I3_O)        0.124     4.618 r  SC0/v_cnt_total_carry__0_i_10/O
                         net (fo=2, routed)           1.110     5.728    VC0/p_0_in[1]
    SLICE_X13Y11         LUT6 (Prop_lut6_I5_O)        0.124     5.852 r  VC0/v_cnt_total_carry__0_i_2/O
                         net (fo=1, routed)           0.481     6.333    MAG/DI[2]
    SLICE_X12Y9          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404     6.737 r  MAG/v_cnt_total_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.737    MAG/v_cnt_total_carry__0_n_0
    SLICE_X12Y10         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.060 r  MAG/v_cnt_total_carry__1/O[1]
                         net (fo=1, routed)           0.803     7.863    MAG/v_cnt_total[9]
    SLICE_X13Y11         LUT3 (Prop_lut3_I0_O)        0.306     8.169 r  MAG/pixel_addr_i_21/O
                         net (fo=11, routed)          1.277     9.446    MAG/pixel_addr_i_21_n_0
    SLICE_X14Y8          LUT5 (Prop_lut5_I3_O)        0.124     9.570 r  MAG/pixel_addr_i_8/O
                         net (fo=1, routed)           0.692    10.262    MAG/A[3]
    DSP48_X0Y4           DSP48E1 (Prop_dsp48e1_A[3]_P[14])
                                                      3.841    14.103 f  MAG/pixel_addr/P[14]
                         net (fo=27, routed)          4.633    18.736    BMG0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[2]
    SLICE_X58Y27         LUT5 (Prop_lut5_I1_O)        0.124    18.860 r  BMG0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ENOUT__14/O
                         net (fo=1, routed)           0.441    19.302    BMG0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_init.ram/ena_array[0]
    RAMB36_X2Y5          RAMB36E1                                     r  BMG0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VC0/pixel_cnt_reg[9]/C
                            (rising edge-triggered cell FDRE)
  Destination:            BMG0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        19.256ns  (logic 6.074ns (31.544%)  route 13.182ns (68.456%))
  Logic Levels:           11  (CARRY4=2 DSP48E1=1 FDRE=1 LUT3=3 LUT5=2 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y14          FDRE                         0.000     0.000 r  VC0/pixel_cnt_reg[9]/C
    SLICE_X9Y14          FDRE (Prop_fdre_C_Q)         0.456     0.456 f  VC0/pixel_cnt_reg[9]/Q
                         net (fo=19, routed)          1.657     2.113    VC0/pixel_cnt_reg[9]
    SLICE_X12Y12         LUT3 (Prop_lut3_I1_O)        0.124     2.237 f  VC0/pixel_addr_i_12/O
                         net (fo=2, routed)           0.970     3.206    VC0/C[8]
    SLICE_X11Y12         LUT6 (Prop_lut6_I5_O)        0.124     3.330 r  VC0/v_cnt_total_carry_i_9/O
                         net (fo=21, routed)          1.164     4.494    SC0/v_cnt_total_carry__1
    SLICE_X14Y9          LUT5 (Prop_lut5_I3_O)        0.124     4.618 r  SC0/v_cnt_total_carry__0_i_10/O
                         net (fo=2, routed)           1.110     5.728    VC0/p_0_in[1]
    SLICE_X13Y11         LUT6 (Prop_lut6_I5_O)        0.124     5.852 r  VC0/v_cnt_total_carry__0_i_2/O
                         net (fo=1, routed)           0.481     6.333    MAG/DI[2]
    SLICE_X12Y9          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404     6.737 r  MAG/v_cnt_total_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.737    MAG/v_cnt_total_carry__0_n_0
    SLICE_X12Y10         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.060 r  MAG/v_cnt_total_carry__1/O[1]
                         net (fo=1, routed)           0.803     7.863    MAG/v_cnt_total[9]
    SLICE_X13Y11         LUT3 (Prop_lut3_I0_O)        0.306     8.169 r  MAG/pixel_addr_i_21/O
                         net (fo=11, routed)          1.277     9.446    MAG/pixel_addr_i_21_n_0
    SLICE_X14Y8          LUT5 (Prop_lut5_I3_O)        0.124     9.570 r  MAG/pixel_addr_i_8/O
                         net (fo=1, routed)           0.692    10.262    MAG/A[3]
    DSP48_X0Y4           DSP48E1 (Prop_dsp48e1_A[3]_P[14])
                                                      3.841    14.103 f  MAG/pixel_addr/P[14]
                         net (fo=27, routed)          4.186    18.289    BMG0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/addra[14]
    SLICE_X58Y31         LUT3 (Prop_lut3_I1_O)        0.124    18.413 r  BMG0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.ram_ena/O
                         net (fo=2, routed)           0.843    19.256    BMG0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/ramloop[1].ram.ram_ena
    RAMB36_X2Y4          RAMB36E1                                     r  BMG0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VC0/pixel_cnt_reg[9]/C
                            (rising edge-triggered cell FDRE)
  Destination:            BMG0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        19.115ns  (logic 6.074ns (31.776%)  route 13.041ns (68.224%))
  Logic Levels:           11  (CARRY4=2 DSP48E1=1 FDRE=1 LUT3=2 LUT5=3 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y14          FDRE                         0.000     0.000 r  VC0/pixel_cnt_reg[9]/C
    SLICE_X9Y14          FDRE (Prop_fdre_C_Q)         0.456     0.456 f  VC0/pixel_cnt_reg[9]/Q
                         net (fo=19, routed)          1.657     2.113    VC0/pixel_cnt_reg[9]
    SLICE_X12Y12         LUT3 (Prop_lut3_I1_O)        0.124     2.237 f  VC0/pixel_addr_i_12/O
                         net (fo=2, routed)           0.970     3.206    VC0/C[8]
    SLICE_X11Y12         LUT6 (Prop_lut6_I5_O)        0.124     3.330 r  VC0/v_cnt_total_carry_i_9/O
                         net (fo=21, routed)          1.164     4.494    SC0/v_cnt_total_carry__1
    SLICE_X14Y9          LUT5 (Prop_lut5_I3_O)        0.124     4.618 r  SC0/v_cnt_total_carry__0_i_10/O
                         net (fo=2, routed)           1.110     5.728    VC0/p_0_in[1]
    SLICE_X13Y11         LUT6 (Prop_lut6_I5_O)        0.124     5.852 r  VC0/v_cnt_total_carry__0_i_2/O
                         net (fo=1, routed)           0.481     6.333    MAG/DI[2]
    SLICE_X12Y9          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404     6.737 r  MAG/v_cnt_total_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.737    MAG/v_cnt_total_carry__0_n_0
    SLICE_X12Y10         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.060 r  MAG/v_cnt_total_carry__1/O[1]
                         net (fo=1, routed)           0.803     7.863    MAG/v_cnt_total[9]
    SLICE_X13Y11         LUT3 (Prop_lut3_I0_O)        0.306     8.169 r  MAG/pixel_addr_i_21/O
                         net (fo=11, routed)          1.277     9.446    MAG/pixel_addr_i_21_n_0
    SLICE_X14Y8          LUT5 (Prop_lut5_I3_O)        0.124     9.570 r  MAG/pixel_addr_i_8/O
                         net (fo=1, routed)           0.692    10.262    MAG/A[3]
    DSP48_X0Y4           DSP48E1 (Prop_dsp48e1_A[3]_P[16])
                                                      3.841    14.103 f  MAG/pixel_addr/P[16]
                         net (fo=28, routed)          4.547    18.650    BMG0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[4]
    SLICE_X48Y7          LUT5 (Prop_lut5_I1_O)        0.124    18.774 r  BMG0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ENOUT/O
                         net (fo=1, routed)           0.341    19.115    BMG0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/ena_array[0]
    RAMB36_X1Y1          RAMB36E1                                     r  BMG0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VC0/pixel_cnt_reg[9]/C
                            (rising edge-triggered cell FDRE)
  Destination:            BMG0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        18.913ns  (logic 6.074ns (32.116%)  route 12.839ns (67.884%))
  Logic Levels:           11  (CARRY4=2 DSP48E1=1 FDRE=1 LUT3=2 LUT5=3 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y14          FDRE                         0.000     0.000 r  VC0/pixel_cnt_reg[9]/C
    SLICE_X9Y14          FDRE (Prop_fdre_C_Q)         0.456     0.456 f  VC0/pixel_cnt_reg[9]/Q
                         net (fo=19, routed)          1.657     2.113    VC0/pixel_cnt_reg[9]
    SLICE_X12Y12         LUT3 (Prop_lut3_I1_O)        0.124     2.237 f  VC0/pixel_addr_i_12/O
                         net (fo=2, routed)           0.970     3.206    VC0/C[8]
    SLICE_X11Y12         LUT6 (Prop_lut6_I5_O)        0.124     3.330 r  VC0/v_cnt_total_carry_i_9/O
                         net (fo=21, routed)          1.164     4.494    SC0/v_cnt_total_carry__1
    SLICE_X14Y9          LUT5 (Prop_lut5_I3_O)        0.124     4.618 r  SC0/v_cnt_total_carry__0_i_10/O
                         net (fo=2, routed)           1.110     5.728    VC0/p_0_in[1]
    SLICE_X13Y11         LUT6 (Prop_lut6_I5_O)        0.124     5.852 r  VC0/v_cnt_total_carry__0_i_2/O
                         net (fo=1, routed)           0.481     6.333    MAG/DI[2]
    SLICE_X12Y9          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404     6.737 r  MAG/v_cnt_total_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.737    MAG/v_cnt_total_carry__0_n_0
    SLICE_X12Y10         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.060 r  MAG/v_cnt_total_carry__1/O[1]
                         net (fo=1, routed)           0.803     7.863    MAG/v_cnt_total[9]
    SLICE_X13Y11         LUT3 (Prop_lut3_I0_O)        0.306     8.169 r  MAG/pixel_addr_i_21/O
                         net (fo=11, routed)          1.277     9.446    MAG/pixel_addr_i_21_n_0
    SLICE_X14Y8          LUT5 (Prop_lut5_I3_O)        0.124     9.570 r  MAG/pixel_addr_i_8/O
                         net (fo=1, routed)           0.692    10.262    MAG/A[3]
    DSP48_X0Y4           DSP48E1 (Prop_dsp48e1_A[3]_P[16])
                                                      3.841    14.103 f  MAG/pixel_addr/P[16]
                         net (fo=28, routed)          4.344    18.447    BMG0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[4]
    SLICE_X48Y12         LUT5 (Prop_lut5_I1_O)        0.124    18.571 r  BMG0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ENOUT__4/O
                         net (fo=1, routed)           0.341    18.913    BMG0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/ena_array[0]
    RAMB36_X1Y2          RAMB36E1                                     r  BMG0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 VC0/pixel_cnt_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            VC0/hsync_i_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.287ns  (logic 0.186ns (64.903%)  route 0.101ns (35.097%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y13          FDRE                         0.000     0.000 r  VC0/pixel_cnt_reg[6]/C
    SLICE_X9Y13          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  VC0/pixel_cnt_reg[6]/Q
                         net (fo=9, routed)           0.101     0.242    VC0/pixel_cnt_reg[6]
    SLICE_X8Y13          LUT6 (Prop_lut6_I3_O)        0.045     0.287 r  VC0/hsync_i_i_1/O
                         net (fo=1, routed)           0.000     0.287    VC0/hsync_i_i_1_n_0
    SLICE_X8Y13          FDSE                                         r  VC0/hsync_i_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VC0/line_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            VC0/line_cnt_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.296ns  (logic 0.186ns (62.765%)  route 0.110ns (37.235%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y11         FDRE                         0.000     0.000 r  VC0/line_cnt_reg[0]/C
    SLICE_X15Y11         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  VC0/line_cnt_reg[0]/Q
                         net (fo=10, routed)          0.110     0.251    VC0/line_cnt_reg[0]
    SLICE_X14Y11         LUT5 (Prop_lut5_I1_O)        0.045     0.296 r  VC0/line_cnt[4]_i_1/O
                         net (fo=1, routed)           0.000     0.296    VC0/p_0_in__2[4]
    SLICE_X14Y11         FDRE                                         r  VC0/line_cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VC0/pixel_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            VC0/pixel_cnt_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.296ns  (logic 0.186ns (62.765%)  route 0.110ns (37.235%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y12          FDRE                         0.000     0.000 r  VC0/pixel_cnt_reg[0]/C
    SLICE_X9Y12          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  VC0/pixel_cnt_reg[0]/Q
                         net (fo=8, routed)           0.110     0.251    VC0/pixel_cnt_reg[0]
    SLICE_X8Y12          LUT2 (Prop_lut2_I0_O)        0.045     0.296 r  VC0/pixel_cnt[1]_i_1/O
                         net (fo=1, routed)           0.000     0.296    VC0/p_0_in__1[1]
    SLICE_X8Y12          FDRE                                         r  VC0/pixel_cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VC0/pixel_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            VC0/pixel_cnt_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.299ns  (logic 0.189ns (63.138%)  route 0.110ns (36.862%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y12          FDRE                         0.000     0.000 r  VC0/pixel_cnt_reg[0]/C
    SLICE_X9Y12          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  VC0/pixel_cnt_reg[0]/Q
                         net (fo=8, routed)           0.110     0.251    VC0/pixel_cnt_reg[0]
    SLICE_X8Y12          LUT3 (Prop_lut3_I2_O)        0.048     0.299 r  VC0/pixel_cnt[2]_i_1/O
                         net (fo=1, routed)           0.000     0.299    VC0/pixel_cnt[2]_i_1_n_0
    SLICE_X8Y12          FDRE                                         r  VC0/pixel_cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SC0/counter_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            SC0/counter_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.302ns  (logic 0.186ns (61.615%)  route 0.116ns (38.385%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y5           FDRE                         0.000     0.000 r  SC0/counter_reg[5]/C
    SLICE_X9Y5           FDRE (Prop_fdre_C_Q)         0.141     0.141 r  SC0/counter_reg[5]/Q
                         net (fo=14, routed)          0.116     0.257    SC0/counter_reg[5]
    SLICE_X8Y5           LUT6 (Prop_lut6_I5_O)        0.045     0.302 r  SC0/counter[9]_i_2/O
                         net (fo=1, routed)           0.000     0.302    SC0/p_0_in__0[9]
    SLICE_X8Y5           FDRE                                         r  SC0/counter_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DB0/DFF_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            OP0/s_delay_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.303ns  (logic 0.209ns (68.923%)  route 0.094ns (31.077%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y14          FDRE                         0.000     0.000 r  DB0/DFF_reg[1]/C
    SLICE_X6Y14          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  DB0/DFF_reg[1]/Q
                         net (fo=3, routed)           0.094     0.258    DB0/DFF[1]
    SLICE_X7Y14          LUT4 (Prop_lut4_I3_O)        0.045     0.303 r  DB0/s_db/O
                         net (fo=1, routed)           0.000     0.303    OP0/start_db
    SLICE_X7Y14          FDRE                                         r  OP0/s_delay_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 OP1/s_op_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            SC0/B_v_count_reg[4]/R
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.305ns  (logic 0.128ns (42.002%)  route 0.177ns (57.998%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y15          FDRE                         0.000     0.000 r  OP1/s_op_reg/C
    SLICE_X9Y15          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  OP1/s_op_reg/Q
                         net (fo=46, routed)          0.177     0.305    SC0/SR[0]
    SLICE_X8Y9           FDRE                                         r  SC0/B_v_count_reg[4]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 OP1/s_op_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            SC0/B_v_count_reg[5]/R
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.305ns  (logic 0.128ns (42.002%)  route 0.177ns (57.998%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y15          FDRE                         0.000     0.000 r  OP1/s_op_reg/C
    SLICE_X9Y15          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  OP1/s_op_reg/Q
                         net (fo=46, routed)          0.177     0.305    SC0/SR[0]
    SLICE_X8Y9           FDRE                                         r  SC0/B_v_count_reg[5]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 OP1/s_op_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            SC0/B_v_count_reg[6]/R
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.305ns  (logic 0.128ns (42.002%)  route 0.177ns (57.998%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y15          FDRE                         0.000     0.000 r  OP1/s_op_reg/C
    SLICE_X9Y15          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  OP1/s_op_reg/Q
                         net (fo=46, routed)          0.177     0.305    SC0/SR[0]
    SLICE_X8Y9           FDRE                                         r  SC0/B_v_count_reg[6]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 OP1/s_op_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            SC0/B_v_count_reg[7]/R
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.305ns  (logic 0.128ns (42.002%)  route 0.177ns (57.998%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y15          FDRE                         0.000     0.000 r  OP1/s_op_reg/C
    SLICE_X9Y15          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  OP1/s_op_reg/Q
                         net (fo=46, routed)          0.177     0.305    SC0/SR[0]
    SLICE_X8Y9           FDRE                                         r  SC0/B_v_count_reg[7]/R
  -------------------------------------------------------------------    -------------------





