#-----------------------------------------------------------
# Vivado v2023.1 (64-bit)
# SW Build 3865809 on Sun May  7 15:05:29 MDT 2023
# IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
# SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
# Start of session at: Thu Dec 14 18:05:29 2023
# Process ID: 15040
# Current directory: C:/Users/Cesar/Documents/GitHub/FPinGA
# Command line: vivado.exe -mode batch -source sim/mod_rec_sim.tcl
# Log file: C:/Users/Cesar/Documents/GitHub/FPinGA/vivado.log
# Journal file: C:/Users/Cesar/Documents/GitHub/FPinGA\vivado.jou
# Running On: DESKTOP-M3QN9GM, OS: Windows, CPU Frequency: 2803 MHz, CPU Physical cores: 4, Host memory: 34056 MB
#-----------------------------------------------------------
source sim/mod_rec_sim.tcl
# create_project -force -part  xc7s50csga324-1 ip_3_tb ip_3_tb
create_project: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 1461.219 ; gain = 160.078
# read_verilog -sv ./hdl/recorder.sv
# read_verilog -sv ./sim/recorder_tb.sv
# read_verilog -v ./hdl/xilinx_true_dual_port_read_first_2_clock_ram.v
# read_ip ./ip/mult_gen_0/mult_gen_0.xci
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2023.1/data/ip'.
WARNING: [Vivado 12-13650] The IP file 'C:/Users/Cesar/Documents/GitHub/FPinGA/ip/mult_gen_0/mult_gen_0.xci' has been moved from its original location, as a result the outputs for this IP will now be generated in 'c:/Users/Cesar/Documents/GitHub/FPinGA/ip/mult_gen_0/ip/mult_gen_0'. Alternatively a copy of the IP can be imported into the project using one of the 'import_ip' or 'import_files' commands.
# generate_target all [get_ips]
# synth_ip [get_ips]
INFO: [Vivado 12-3435] The given sub-design is up-to-date, no action was taken.  If a regeneration is desired, use the '-force' option: C:/Users/Cesar/Documents/GitHub/FPinGA/ip/mult_gen_0/mult_gen_0.xci
INFO: [Vivado 12-3441] generate_netlist_ip - operation complete
# set_property top recorder_tb [get_fileset sim_1]
# synth_design -top recorder_tb
Command: synth_design -top recorder_tb
Starting synth_design
Using part: xc7s50csga324-1
Attempting to get a license for feature 'Synthesis' and/or device 'xc7s50'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7s50'
INFO: [Device 21-403] Loading part xc7s50csga324-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 15652
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2279.578 ; gain = 409.141
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'recorder_tb' [C:/Users/Cesar/Documents/GitHub/FPinGA/sim/recorder_tb.sv:4]
INFO: [Synth 8-251] Starting Sim [C:/Users/Cesar/Documents/GitHub/FPinGA/sim/recorder_tb.sv:31]
INFO: [Synth 8-251] Simulation finished [C:/Users/Cesar/Documents/GitHub/FPinGA/sim/recorder_tb.sv:68]
INFO: [Synth 8-6157] synthesizing module 'recorder' [C:/Users/Cesar/Documents/GitHub/FPinGA/hdl/recorder.sv:3]
INFO: [Synth 8-6157] synthesizing module 'xilinx_true_dual_port_read_first_2_clock_ram' [C:/Users/Cesar/Documents/GitHub/FPinGA/hdl/xilinx_true_dual_port_read_first_2_clock_ram.v:10]
	Parameter RAM_WIDTH bound to: 8 - type: integer 
	Parameter RAM_DEPTH bound to: 18000 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xilinx_true_dual_port_read_first_2_clock_ram' (0#1) [C:/Users/Cesar/Documents/GitHub/FPinGA/hdl/xilinx_true_dual_port_read_first_2_clock_ram.v:10]
WARNING: [Synth 8-689] width (16) of port connection 'addra' does not match port width (15) of module 'xilinx_true_dual_port_read_first_2_clock_ram' [C:/Users/Cesar/Documents/GitHub/FPinGA/hdl/recorder.sv:98]
WARNING: [Synth 8-689] width (16) of port connection 'addrb' does not match port width (15) of module 'xilinx_true_dual_port_read_first_2_clock_ram' [C:/Users/Cesar/Documents/GitHub/FPinGA/hdl/recorder.sv:107]
INFO: [Synth 8-6155] done synthesizing module 'recorder' (0#1) [C:/Users/Cesar/Documents/GitHub/FPinGA/hdl/recorder.sv:3]
WARNING: [Synth 8-85] always block has no event control specified [C:/Users/Cesar/Documents/GitHub/FPinGA/sim/recorder_tb.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'recorder_tb' (0#1) [C:/Users/Cesar/Documents/GitHub/FPinGA/sim/recorder_tb.sv:4]
WARNING: [Synth 8-87] always_comb on 'audio_in_final_reg' did not result in combinational logic [C:/Users/Cesar/Documents/GitHub/FPinGA/hdl/recorder.sv:73]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 2448.980 ; gain = 578.543
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 2448.980 ; gain = 578.543
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 2448.980 ; gain = 578.543
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 2448.980 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2473.746 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 2473.746 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 2473.746 ; gain = 603.309
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7s50csga324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 2473.746 ; gain = 603.309
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 2473.746 ; gain = 603.309
---------------------------------------------------------------------------------
INFO: [Synth 8-3971] The signal "xilinx_true_dual_port_read_first_2_clock_ram:/BRAM_reg" was recognized as a true dual port RAM template.
WARNING: [Synth 8-327] inferring latch for variable 'audio_in_final_reg' [C:/Users/Cesar/Documents/GitHub/FPinGA/hdl/recorder.sv:73]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 2473.746 ; gain = 603.309
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   16 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 6     
	                3 Bit    Registers := 1     
+---RAMs : 
	             140K Bit	(18000 X 8 bit)          RAMs := 1     
+---Muxes : 
	   2 Input   16 Bit        Muxes := 1     
	   3 Input   13 Bit        Muxes := 1     
	   2 Input    8 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 5     
	   2 Input    1 Bit        Muxes := 10    
	   3 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 120 (col length:60)
BRAMs: 150 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-6014] Unused sequential element modified_recorder/audio_buffer/BRAM_reg was removed. 
WARNING: [Synth 8-3332] Sequential element (modified_recorder/audio_in_final_reg[7]) is unused and will be removed from module recorder_tb.
WARNING: [Synth 8-3332] Sequential element (modified_recorder/audio_in_final_reg[6]) is unused and will be removed from module recorder_tb.
WARNING: [Synth 8-3332] Sequential element (modified_recorder/audio_in_final_reg[5]) is unused and will be removed from module recorder_tb.
WARNING: [Synth 8-3332] Sequential element (modified_recorder/audio_in_final_reg[4]) is unused and will be removed from module recorder_tb.
WARNING: [Synth 8-3332] Sequential element (modified_recorder/audio_in_final_reg[3]) is unused and will be removed from module recorder_tb.
WARNING: [Synth 8-3332] Sequential element (modified_recorder/audio_in_final_reg[2]) is unused and will be removed from module recorder_tb.
WARNING: [Synth 8-3332] Sequential element (modified_recorder/audio_in_final_reg[1]) is unused and will be removed from module recorder_tb.
WARNING: [Synth 8-3332] Sequential element (modified_recorder/audio_in_final_reg[0]) is unused and will be removed from module recorder_tb.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:17 ; elapsed = 00:00:20 . Memory (MB): peak = 2473.746 ; gain = 603.309
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:22 ; elapsed = 00:00:25 . Memory (MB): peak = 2473.746 ; gain = 603.309
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:22 ; elapsed = 00:00:25 . Memory (MB): peak = 2473.746 ; gain = 603.309
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:22 ; elapsed = 00:00:25 . Memory (MB): peak = 2473.746 ; gain = 603.309
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:25 ; elapsed = 00:00:29 . Memory (MB): peak = 2473.746 ; gain = 603.309
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:25 ; elapsed = 00:00:29 . Memory (MB): peak = 2473.746 ; gain = 603.309
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:25 ; elapsed = 00:00:29 . Memory (MB): peak = 2473.746 ; gain = 603.309
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:25 ; elapsed = 00:00:29 . Memory (MB): peak = 2473.746 ; gain = 603.309
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:25 ; elapsed = 00:00:29 . Memory (MB): peak = 2473.746 ; gain = 603.309
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:25 ; elapsed = 00:00:29 . Memory (MB): peak = 2473.746 ; gain = 603.309
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+-+-----+------+
| |Cell |Count |
+-+-----+------+
+-+-----+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:25 ; elapsed = 00:00:29 . Memory (MB): peak = 2473.746 ; gain = 603.309
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 11 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:15 ; elapsed = 00:00:28 . Memory (MB): peak = 2473.746 ; gain = 578.543
Synthesis Optimization Complete : Time (s): cpu = 00:00:25 ; elapsed = 00:00:29 . Memory (MB): peak = 2473.746 ; gain = 603.309
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2473.746 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2475.707 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: b89723ed
INFO: [Common 17-83] Releasing license: Synthesis
21 Infos, 15 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:28 ; elapsed = 00:00:34 . Memory (MB): peak = 2475.707 ; gain = 983.992
# launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'recorder_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Cesar/Documents/GitHub/FPinGA/ip_3_tb/ip_3_tb.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2023.1/data/xsim/xsim.ini' copied to run dir:'C:/Users/Cesar/Documents/GitHub/FPinGA/ip_3_tb/ip_3_tb.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'recorder_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Cesar/Documents/GitHub/FPinGA/ip_3_tb/ip_3_tb.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj recorder_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Cesar/Documents/GitHub/FPinGA/hdl/xilinx_true_dual_port_read_first_2_clock_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xilinx_true_dual_port_read_first_2_clock_ram
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Cesar/Documents/GitHub/FPinGA/hdl/recorder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module recorder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Cesar/Documents/GitHub/FPinGA/sim/recorder_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module recorder_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Cesar/Documents/GitHub/FPinGA/ip_3_tb/ip_3_tb.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Cesar/Documents/GitHub/FPinGA/ip_3_tb/ip_3_tb.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot recorder_tb_behav xil_defaultlib.recorder_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot recorder_tb_behav xil_defaultlib.recorder_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 15 for port 'addra' [C:/Users/Cesar/Documents/GitHub/FPinGA/hdl/recorder.sv:98]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 15 for port 'addrb' [C:/Users/Cesar/Documents/GitHub/FPinGA/hdl/recorder.sv:107]
WARNING: [VRFC 10-3823] variable 'finish' might have multiple concurrent drivers [C:/Users/Cesar/Documents/GitHub/FPinGA/sim/recorder_tb.sv:28]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/Cesar/Documents/GitHub/FPinGA/hdl/xilinx_true_dual_port_read_first_2_clock_ram.v" Line 10. Module xilinx_true_dual_port_read_first_2_clock_ram(RAM_WIDTH=8,RAM_DEPTH=18000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Cesar/Documents/GitHub/FPinGA/hdl/xilinx_true_dual_port_read_first_2_clock_ram.v" Line 10. Module xilinx_true_dual_port_read_first_2_clock_ram(RAM_WIDTH=8,RAM_DEPTH=18000) doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.xilinx_true_dual_port_read_first...
Compiling module xil_defaultlib.recorder
Compiling module xil_defaultlib.recorder_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot recorder_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Cesar/Documents/GitHub/FPinGA/ip_3_tb/ip_3_tb.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "recorder_tb_behav -key {Behavioral:sim_1:Functional:recorder_tb} -tclbatch {recorder_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source recorder_tb.tcl
## current_wave_config
Starting Sim
INFO: [USF-XSim-96] XSim completed. Design snapshot 'recorder_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 2475.707 ; gain = 0.000
# restart
INFO: [Wavedata 42-604] Simulation restarted
# open_vcd
# log_vcd *
# run all
ERROR: Could not open vcd file recorder_tb.vcd. A VCD file by name dump.vcd has already been opened. Only one VCD file is allowed to be open.
Starting Sim
Simulation finished
$finish called at time : 2200020 ns : File "C:/Users/Cesar/Documents/GitHub/FPinGA/sim/recorder_tb.sv" Line 69
# flush_vcd
# close_vcd
INFO: [Common 17-206] Exiting Vivado at Thu Dec 14 18:06:26 2023...
