{"Source Block": ["oh/erx/hdl/erx_io.v@308:323@HdlStmProcess", "//# GPIO mode inputs\n//#############\nreg [8:0] datain_reg;\nreg [8:0] ecfg_datain;\n\n   always @ (posedge rx_lclk_div4) \n     begin\n      datain_reg[8]    <= rx_frame_par[0];\n      datain_reg[7:0]  <= rx_data[7:0];\n      ecfg_datain[8:0] <= datain_reg[8:0];      \n   end\n\n   //#############\n   //# Wait signals (asynchronous)\n   //#############\n\n"], "Clone Blocks": [], "Diff Content": {"Delete": [[315, "      datain_reg[8]    <= rx_frame_par[0];\n"], [316, "      datain_reg[7:0]  <= rx_data[7:0];\n"], [317, "      ecfg_datain[8:0] <= datain_reg[8:0];      \n"]], "Add": [[317, "      datain_reg[8]       <= rx_frame_par[0];\n"], [317, "      datain_reg[7:0]     <= rx_data[7:0];\n"], [317, "      ecfg_rx_datain[8:0] <= datain_reg[8:0];      \n"]]}}