// Seed: 1754387503
module module_0 (
    id_1,
    id_2,
    id_3
);
  input id_3;
  input id_2;
  input id_1;
  logic id_3;
  assign id_3 = id_3;
  assign id_3 = 1;
  type_8(
      id_4, ~1
  );
  assign id_4[1'b0] = 1'd0;
  logic id_5;
  logic id_6;
endmodule
