#-----------------------------------------------------------
# Vivado v2023.2 (64-bit)
# SW Build 4029153 on Fri Oct 13 20:14:34 MDT 2023
# IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
# SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
# Start of session at: Tue Apr 23 13:46:03 2024
# Process ID: 804
# Current directory: C:/Users/coe_user/Documents/ECE574_Local/homework/hw2/Assignment2.srcs/utils_1/imports/synth_1
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent22448 C:\Users\coe_user\Documents\ECE574_Local\homework\hw2\Assignment2.srcs\utils_1\imports\synth_1\detect_edge.dcp
# Log file: C:/Users/coe_user/Documents/ECE574_Local/homework/hw2/Assignment2.srcs/utils_1/imports/synth_1/vivado.log
# Journal file: C:/Users/coe_user/Documents/ECE574_Local/homework/hw2/Assignment2.srcs/utils_1/imports/synth_1\vivado.jou
# Running On: coe-loan-008, OS: Windows, CPU Frequency: 2304 MHz, CPU Physical cores: 4, Host memory: 34040 MB
#-----------------------------------------------------------
start_gui
open_checkpoint C:/Users/coe_user/Documents/ECE574_Local/homework/hw2/Assignment2.srcs/utils_1/imports/synth_1/detect_edge.dcp
close_design
open_project C:/Users/coe_user/Documents/ECE574_Local/homework/hw2/Assignment2.xpr
update_compile_order -fileset sources_1
add_files -norecurse C:/Users/coe_user/Documents/ECE574_Local/homework/hw2/Assignment2.srcs/sources_1/new/nxmBitShiftReg.sv
update_compile_order -fileset sources_1
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top tb_nxmBitShiftReg [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sim_1
launch_simulation
source tb_nxmBitShiftReg.tcl
close_sim
launch_simulation
launch_simulation
launch_simulation
source tb_nxmBitShiftReg.tcl
close_sim
launch_simulation
source tb_nxmBitShiftReg.tcl
close_sim
launch_simulation
source tb_nxmBitShiftReg.tcl
close_sim
launch_simulation
source tb_nxmBitShiftReg.tcl
close_sim
launch_simulation
source tb_nxmBitShiftReg.tcl
close_sim
launch_simulation
source tb_nxmBitShiftReg.tcl
close_sim
launch_simulation
source tb_nxmBitShiftReg.tcl
close_sim
launch_simulation
source tb_nxmBitShiftReg.tcl
close_sim
launch_simulation
source tb_nxmBitShiftReg.tcl
close_sim
launch_simulation
source tb_nxmBitShiftReg.tcl
close_sim
launch_simulation
source tb_nxmBitShiftReg.tcl
close_sim
launch_simulation
source tb_nxmBitShiftReg.tcl
close_sim
launch_simulation
source tb_nxmBitShiftReg.tcl
close_sim
launch_simulation
source tb_nxmBitShiftReg.tcl
close_sim
launch_simulation
source tb_nxmBitShiftReg.tcl
close_sim
launch_simulation
source tb_nxmBitShiftReg.tcl
close_sim
launch_simulation
source tb_nxmBitShiftReg.tcl
close_sim
launch_simulation
source tb_nxmBitShiftReg.tcl
close_sim
launch_simulation
launch_simulation
source tb_nxmBitShiftReg.tcl
close_sim
launch_simulation
source tb_nxmBitShiftReg.tcl
close_sim
launch_simulation
source tb_nxmBitShiftReg.tcl
close_sim
launch_simulation
source tb_nxmBitShiftReg.tcl
close_sim
launch_simulation
source tb_nxmBitShiftReg.tcl
close_sim
launch_simulation
source tb_nxmBitShiftReg.tcl
close_sim
launch_simulation
source tb_nxmBitShiftReg.tcl
close_sim
launch_simulation
source tb_nxmBitShiftReg.tcl
close_sim
launch_simulation
source tb_nxmBitShiftReg.tcl
close_sim
launch_simulation
source tb_nxmBitShiftReg.tcl
close_sim
launch_simulation
source tb_nxmBitShiftReg.tcl
close_sim
