module randLFSR(
input logic clk, reset,
output logic [3:0] random 


);


logic [3:0] lfsr;

always_ff @(posedge clk) begin

	if(reset)begin 
		lfsr <= 4'b0011;
	end
	
	else begin 
		lfsr <= {lfsr[2:0], lfsr[3] ^ lfsr[0]};
		if(lfsr < 4'b0000) begin
			lfsr <= 4'b0011;
		
		end
		else if(lfsr > 4'b1010)begin
			lfsr <= 4'b1010;
		end

	
	
	end





end


assign random = lfsr;








endmodule 