[{'role': 'system', 'content': 'You are a technical specialist with expertise in electronics. Your task is to analyze datasheets for electronic components and provide a concise summary of the product’s key characteristics and specifications. In addition, you need to gather textual information about the component, including its description and typical applications.Instructions:    Identify the correct component in the datasheet using the provided product code.    Summarize key parameters, including:        Voltage ratings        Current ratings        Power consumption        Operating temperature range        Package type        Special features or notes (if applicable)        Moisture Sensetive Level JEDEC J-STD-020E    Provide a short description of the component, including what it is (e.g., transistor, microcontroller, sensor) and its primary function.    Explain typical applications for the component (e.g., power management, signal processing, data storage, etc.).    Be thorough and accurate: Ensure the information corresponds specifically to the product code, as some datasheets cover multiple variants.Your goal is to create a clear and accurate technical summary that includes both key specifications and a description of what the component is used for.'}, {'role': 'user', 'content': 'Give me information about the component of ONET1151LRGER production of TEXAS INSTRUMENTS from the text:ONET1151L\nwww.ti.com SLLSEI7 –DECEMBER 2013\n11.3GbpsLow-Power Laser Diode Driver\nCheck forSamples: ONET1151L\n1FEATURES\nDESCRIPTION•Digitally Selectable Modulation Current upto\nThe ONET1151L device isa3.3-V laser driver 85mApp (10-ΩLoad)\ndesigned todirectly modulate alaser atdata rates•Digitally Selectable Bias Current upto100-mAfrom 1to11.3 Gbps.Source orSink\nThe device provides a2-wire serial interface, which•2-Wire Digital Interface With Integrated Digital-allows digital control ofthe modulation and biasto-Analog Converters (DACs) andAnalog-to-currents, eliminating the need for externalDigital Converter (ADC) forControl andcomponents. Output waveform control, intheform ofDiagnostic Managementcross-point adjustment, de-emphasis, and output\n•Automatic Power Control (APC) Loop termination resistance areavailable toimprove the\noptical eyemask margin. Anoptional input equalizer•Adjustable Output Resistance andDe-canbeused forequalization ofupto150 mm (6in.)Emphasisofmicrostrip orstripline transmission line onFR4-•Programmable Input Equalizerprinted circuit boards. The device contains internal\nADC and DACs toeliminate theneed forspecial •Cross-Point Control\npurpose microcontrollers.•Selectable Monitor PDCurrent Range and\nPolarity The ONET1151L device includes an integrated\nautomatic power control (APC) loop, which •Includes Laser Safety Features\ncompensates forvariations inlaser average power•Single +3.3-V Supplyover voltage andtemperature andcircuitry tosupport\n•Temperature –40°Cto100°C laser safety andtransceiver management systems.\n•Surface Mount 4-mm ×4-mm, 24-Pin RoHS-The laser driver ischaracterized foroperation fromCompliant QFN Package–40°Cambient to+100 °Ctemperatures and is\n•Pin-Compatible totheONET1101L Device available inasmall footprint 4-mm ×4-mm, 24-pin,\nRoHS-compliant QFN package that ispin-compatible\ntotheONET1101L device. APPLICATIONS\n•10-Gigabit Ethernet Optical Transmitters\n•8×and10×Fibre Channel Optical Transmitters\n•SONET OC-192 andSDH STM-64 Optical\nTransmitters\n•6-Gand10-G CPRI andOBSAI\n•SFP+ andXFP Transceiver Modules\n1\nPlease beaware thatanimportant notice concerning availability, standard warranty, anduseincritical applications of\nTexas Instruments semiconductor products anddisclaimers thereto appears attheendofthisdata sheet.\nPRODUCTION DATA information iscurrent asofpublication date. Copyright ©2013, Texas Instruments IncorporatedProducts conform tospecifications per theterms oftheTexas\nInstruments standard warranty. Production processing does not\nnecessarily include testing ofallparameters.\nPD\nADR0\nADR1\nDIS\nSDASCK21\n3\n4\n5\n61718\n16\n15\n14\n13\n87 9 1011 122324 22 21 20 19\nBIAS\nGND\nVCC\nCOMP\nMONBMONPVCC\nMOD/cb1\nMOD/cb1\nMOD+\nVCCMOD+GND\nDIN+\nDIN/cb1\nGND\nRZTCFLTONET1101L\n24 Lead QFN\n/cb3RGE/cb4ONET1151L\n24-Lead QFN\nONET1151L\nSLLSEI7 –DECEMBER 2013 www.ti.com\nThis integrated circuit can bedamaged byESD. Texas Instruments recommends that allintegrated circuits behandled with\nappropriate precautions. Failure toobserve proper handling andinstallation procedures cancause damage.\nESD damage canrange from subtle performance degradation tocomplete device failure. Precision integrated circuits may bemore\nsusceptible todamage because very small parametric changes could cause thedevice nottomeet itspublished specifications.\n24-Pin, RoHS-Compliant, QFN Package, 4mmx4mm\nWith aLead Pitch of0,5mm\n(TOP VIEW)\nTable 1.PINDESCRIPTION\nPIN Type Description\nNAME NO.\nADR0 2 Digital-in I2Caddress programming pin.Leave thispadopen foradefault address of0001000.\nPulling thepintoVCC changes thefirstaddress bitto1(address =0001001).\nADR1 3 Digital-in I2Caddress programming pin.Leave thispadopen foradefault address of0001000.\nPulling thepintoVCC changes thesecond address bitto1(address =0001010).\nBIAS 18 Analog Sinks orsources thebias current forthelaser inboth APC andopen loop modes\nCOMP 15 Analog Compensation pinused tocontrol thebandwidth oftheAPC loop. Connect a0.01- µF\ncapacitor toground.\nDIN+ 9 Analog-in Noninverted data input. On-chip differentially 100Ωterminated toDIN–.Must beAC\ncoupled.\nDIN– 10 Analog-in Inverted data input. On-chip differentially 100Ωterminated toDIN+. Must beACcoupled.\nDIS 4 Digital-in Disables both bias andmodulation currents when settohigh state. Includes a10-kΩpullup\nresistor toVCC. Toggle toreset afault condition.\nFLT 7 Digital-out Fault detection flag. High level indicates thatafault hasoccurred. Open-drain output.\nRequires anexternal 4.7-kΩto10-kΩpullup resistor toVCC forproper operation.\nGND 8,11,17,EP Supply Circuit ground. Exposed diepad(EP) must begrounded.\nMOD+ 20,21 CML-out Noninverted modulation current output. IMOD flows intothispinwhen input data ishigh.\nMOD – 22,23 CML-out Inverted modulation current output. IMOD flows intothispinwhen input data islow.\nMONB 13 Analog-out Bias current monitor. Sources a1%replica ofthebias current. Connect anexternal resistor\ntoground (GND) tousetheanalog monitor (DMONB =0).Ifthevoltage atthispinexceeds\n1.16 V,afault istriggered. Typically choose aresistor togive MONB voltage of0.8Vatthe\nmaximum desired bias current. Ifthedigital monitor function isused (DMONB =1),the\nresistor must beremoved.\n2 Submit Documentation Feedback Copyright ©2013, Texas Instruments Incorporated\nProduct Folder Links: ONET1151L\nONET1151L\nwww.ti.com SLLSEI7 –DECEMBER 2013\nTable 1.PINDESCRIPTION (continued)\nMONP 14 Analog-out Photodiode current monitor. Sources a12.5% replica ofthephotodiode current when\nPDRNG =1X,a25% replica when PDRNG =01,anda50% replica when PDRNG =00.\nConnect anexternal resistor (5-kΩtypical) toground (GND) tousetheanalog monitor\n(DMONP =0).Ifthevoltage atthispinexceeds 1.16 V,afault istriggered when MONPFLT\n=1.Ifthedigital monitor function isused (DMONP =1),theresistor must beremoved.\nPD 1 Analog Photodiode input. Pincansource orsink current dependent onregister setting.\nRZTC 12 Analog Connect external zero TC28.7-kΩresistor toground (GND). Used togenerate adefined\nzero TCreference current forinternal DACs.\nSCK 5 Digital-in 2-wire interface serial clock input. Includes a10-kΩor40-kΩpullup resistor toVCC.\nSDA 6 Digital-in 2-wire interface serial data input. Includes a10-kΩor40-kΩpullup resistor toVCC.\nVCC 16,19,24 Supply 3.3-V, –15% to+10% supply voltage\nCopyright ©2013, Texas Instruments Incorporated Submit Documentation Feedback 3\nProduct Folder Links: ONET1151L\nLimiter\n8-Bit RegisterCrosspointIMOD\nIBIASSettingsCrosspoint \nAdjust\nCrosspoint Adjust\nPower-On \nResetBand-Gap, Analog References, \nPower Supply Monitor, and \nTemperature SensorBias \nCurrent \nGenerator \nor Monitor \nand APC \n2-Wire Interface and Control LogicSDA\nSCK\nDIS\nPDFLTBIASDIN+\nDIN-\nBIAS\nFLT\nPD\nRZTC RZTCSettings\n8-Bit Register\n8-Bit Register10-Bit Register10-Bit Register8-Bit Register\nOutput Settings\nADC Settings\n10-Bit Register8-Bit Register\nADCAnalog to \nDigital \nConversionDC Offset Cancellation\nAdjustable \nBoost\n8-Bit Register\nEqualizer\nMONB\nMONP\nPSM\nTSSDA\nSCK\nDISVCC\n10 k/c0d 10 k/c0d 10 k/c0d\nCOMP COMPLimiter Current\n8-Bit Register25 /c0d\nMONB MONB\nMONP MONPOUT+\nOUT-\nMod. \nCurrent \nGenerator 25 /c0d\nEqualizer\n++\nADR0\nADR1ADR0\nADR18-Bit Register Bias Current FaultAmplifier100 /c0d\n3-Bit Register Monitor Settings\n8-Bit Register PD Current FaultVCC\nVCC To all Blocks Except Output Driver\nONET1151L\nSLLSEI7 –DECEMBER 2013 www.ti.com\nBLOCK DIAGRAM\nFigure 1shows asimplified block diagram oftheONET1151L device. Thelaser driver consists of:\n•Equalizer\n•Limiter\n•Output driver\n•DCoffset cancellation with cross-point control\n•Power-on reset circuitry\n•2-wire serial interface including:\n–Control logic block\n–Modulation current generator\n•Bias current generator\n•Automatic power control loop\n•Analog reference block\nFigure 1.Simplified Block Diagram oftheONET1151L\n4 Submit Documentation Feedback Copyright ©2013, Texas Instruments Incorporated\nProduct Folder Links: ONET1151L\nONET1151L\nwww.ti.com SLLSEI7 –DECEMBER 2013\nABSOLUTE MAXIMUM RATINGS(1)\nOver operating free-air temperature range (unless otherwise noted)\nMIN MAX UNIT\nVCC Supply voltage(2)–0.3 4.0\nVADR0,VADR1,VDIS,VRZTC, Voltage atADR0, ADR1, DIS, RZTC, SCK, SDA, DIN+, DIN–, –0.3 4.0\nV VSCK,VSDA,VDIN+,VDIN–,VFLT,FLT, MONB, MONP, COMP, PD,BIAS, MOD+, MOD –(2)\nVMONB ,VMONP ,VCOMP ,VPD,\nVBIAS,VMOD+ ,VMOD –\nIDIN–,IDIN+ Max current atinput pins 25\nmA\nIMOD+ ,IMOD – Max current atoutput pins 120\nESD ESD rating atallpins 2 kV(HBM)\nTJ Maximum junction temperature 125\nTSTG Storage temperature range –65 150 °C\nTC Case temperature –40 110\n(1) Stresses beyond those listed under “absolute maximum ratings ”may cause permanent damage tothedevice. These arestress ratings\nonly, andfunctional operation ofthedevice atthese oranyother conditions beyond those indicated under “recommended operating\nconditions ”isnotimplied. Exposure toabsolute –maximum –rated conditions forextended periods may affect device reliability.\n(2) Allvoltage values arewith respect tonetwork ground terminal.\nRECOMMENDED OPERATING CONDITIONS\nOver operating free-air temperature range (unless otherwise noted)\nPARAMETER TEST CONDITION MIN NOM MAX UNIT\nVCC Supply voltage 2.8 3.3 3.63\nVIH Digital input high voltage DIS, SCK, SDA, ADR0, ADR1 2 V\nVIL Digital input lowvoltage DIS, SCK, SDA 0.8\nPhotodiode current range Control bitPDRNG =1X,step size =3µA 3080\nControl bitPDRNG =01,step size =1.5µA 1540 µA\nControl bitPDRNG =00,step size =0.75 µA 770\nRRZTC Zero TCresistor value(1)1.16-V band-gap bias across resistor, E96, 1% 28.4 28.7 29 kΩ\naccuracy\nvIN Differential input voltage swing 150 1200 mVp-p\nTC Temperature atthethermal pad –40 100 °C\n(1) Changing thevalue willalter theDAC ranges.\nCopyright ©2013, Texas Instruments Incorporated Submit Documentation Feedback 5\nProduct Folder Links: ONET1151L\nONET1151L\nSLLSEI7 –DECEMBER 2013 www.ti.com\nDCELECTRICAL CHARACTERISTICS\nOver recommended operating conditions, with a25-Ωsingle-ended output load, open-loop operation, IMOD=30mA,\nIBIAS=30mA, andRRZTC =28.7 kΩ,unless otherwise noted\nPARAMETER TEST CONDITION MIN NOM MAX UNIT\nVCC Supply voltage 2.8 3.3 3.63 V\nIMOD =30mA, IBIAS=30mA, including IMOD andIBIAS, 120 135\nEQENA =0\nIVCC Supply current IMOD =30mA, IBIAS=30mA, including IMOD andIBIAS, 123 140 mA\nEQENA =1\nOutput off(DIS =HIGH), IMOD =30mA, IBIAS=30mA 44\nRIN Data input resistance Differential between DIN+ andDIN– 80 100 120 Ω\nROUT Output resistance Single-ended toVCC; ORADJ0 =ORADJ1 =0 20 25 30 Ω\nDigital input current SCK, SDA, pullup toVCC 360 470 µA\nDigital input current DIS, pullup toVCC 360 470 µA\nVOH Digital output high FLT, pullup toVCC,ISOURCE =50µA 2.3 V\nvoltage\nVOL Digital output low FLT, pullup toVCC,ISINK =350µA 0.4 V\nvoltage\nIBIAS-MIN Minimum bias current See(1)5 mA\nIBIAS-MAX Maximum bias Sink orsource. DAC settomaximum, open and 88 100 mA\ncurrent closed loop\nIBIAS-DIS Bias current during 100 µA\ndisable\nAverage power APC active ±0.5 dB\nstability\nBIASPOL =0(sink) 0.8 Bias pincomplianceVvoltage BIASPOL =1(source) VCC–0.8\nTemperature sensor With one-point external midscale calibration ±3 °C\naccuracy\nVPD Photodiode reverse APC active, IPD=max 1.3 2.3 V\nbias voltage\nPhotodiode fault Percent oftarget IPD(2)150 %\ncurrent level\nIMONP /IPDwith control bitPDRNG =1X 10 12.5 15\nPhotodiode currentIMONP /IPDwith control bitPDRNG =01 20 25 30 %monitor ratio\nIMONP /IPDwith control bitPDRNG =00 40 50 60\nMonitor diode DMI With external midscale calibration –10 +10 %\naccuracy PDcurrent >200µA,400µA,and800µAfor\nPDRNG =00,01,and1X,respectively\nBIASPOL =0,IMONB /IBIAS(nominal 1/100=1%) 0.9 1.0 1.1 Bias current monitor%ratio BIASPOL =1,IMONB /IBIAS(nominal 1/70=1.43%) 1.25 1.43 1.61\nBias current DMI Bias current≥20mA ±10 %\naccuracy\nPower supply monitor With external midscale calibration –2.5 +2.5 %\naccuracy\nVCC-RST VCCreset threshold VCCvoltage level which triggers power-on reset 2.5 2.8 V\nvoltage\nVCC- VCCreset threshold 100 mV\nRSTHYS voltage hysteresis\nVMONB- Fault voltage at Fault occurs ifvoltage atMONB exceeds value 1.1 1.16 1.24 V\nFLT MONB\nVMONP- Fault voltage at MONPFLT =1,Fault occurs ifvoltage atMONP 1.1 1.16 1.24 V\nFLT MONP exceeds value\n(1) Thebias current canbesetbelow thespecified minimum according tothecorresponding register setting; however, inclosed-loop\noperation, settings below thespecified value may trigger afault.\n(2) Assured bysimulation over process, supply andtemperature variation\n6 Submit Documentation Feedback Copyright ©2013, Texas Instruments Incorporated\nProduct Folder Links: ONET1151L\nONET1151L\nwww.ti.com SLLSEI7 –DECEMBER 2013\nACELECTRICAL CHARACTERISTICS\nOver recommended operating conditions with 25-Ω,single-ended output load, open-loop operation, IMOD=30mA,\nIBIAS=30mA, andRRZTC =28.7 kΩ,unless otherwise noted. Typical operating condition isatVCC=3.3VandTA=+25°C\nPARAMETER TEST CONDITION MIN NOM MAX UNIT\n0.01 GHz <f≤5GHz –15 Differential input returnSDD11 dBgain 5GHz <f<11.1 GHz –8\nSCD11 Differential tocommon 0.01 GHz <f<11.1 GHz –15 dB\nmode conversion gain\n0.01 GHz <f≤5GHz –20 Differential outputSDD22 dBreturn gain 5GHz <f<11.1 GHz –12\ntR-OUT Output risetime 20% –80%, tR-IN<40ps,25-Ωload, single- 23 35 ps\nended\ntF-OUT Output falltime 20% –80%, tF-IN<40ps,25-Ωload, single- 23 35 ps\nended\nIMOD-MIN Minimum modulation 5 mA\ncurrent\nIMOD-MAX Maximum modulation AC-coupled outputs, 10-Ωdifferential load, 75 85 mA\ncurrent CPENA =1\nIMOD-STEP Modulation current 10-bit register 86 µA\nstep size\nEQENA =0,PRBS7 +72ones +PRBS7 + 5 10\n72zeros at11.3 Gbps, 150mVpp, 600\nmVpp, 1200 mVpp differential-input voltage\nDeterministic outputDJ psP-P EQENA =1,PRBS7 +72ones +PRBS7 + 7jitter\n72zeros at11.3 Gbps, maximum\nequalization with 6-in. transmission lineatthe\ninput, 400mVpp atinput totransmission line\nRJ Random output jitter 0.2 0.6 psRMS\nτAPC APC time constant CAPC 0.01 µF,IPD=100µA,PD-coupling 120 µs\nratio, CR=40(1)\nCross-point control 30 70 %\nrange\nTOFF Transmitter disable Rising edge ofDIStoIBIAS≤0.1×IBIAS- 0.05 5 µs\ntime NOMINAL(1)\nTON Disable negate time Falling edge ofDIStoIBIAS≥0.9×IBIAS- 1 ms\nNOMINAL(1)\nTINIT1 Power-on toinitialize Power-on toregisters ready tobeloaded 1 10 ms\nTINIT2 Initialize totransmit Register load STOP command topartready 2 ms\ntotransmit valid data(1)\nTRESET DISpulse width Time DISmust held high toreset part(1)100 ns\nTFAULT Fault assert time Time from fault condition toFLT high(1)50 µs\n(1) Assured bysimulation over process, supply andtemperature variation\nCopyright ©2013, Texas Instruments Incorporated Submit Documentation Feedback 7\nProduct Folder Links: ONET1151L\nONET1151L\nSLLSEI7 –DECEMBER 2013 www.ti.com\nDETAILED DESCRIPTION\nEQUALIZER\nThe data signal isapplied toaninput equalizer bymeans oftheinput signal pins DIN+ andDIN–,which provide\non-chip differential 100-Ωline-termination. The equalizer isenabled bysetting EQENA =1(bit1ofregister 0).\nEqualization ofupto150 mm (6in.)ofmicrostrip orstripline transmission lineonFR4-printed circuit boards is\nachievable. The amount ofequalization isdigitally controlled bythe2-wire interface andcontrol logic block andis\ndependent ontheregister settings EQADJ[0..7] (ofregister 6).Toturn offandbypass theequalizer, setEQENA\n=0;thisreduces thesupply current. Fordetails about theequalizer settings, seeTable 5.\nLIMITER\nBylimiting theoutput signal oftheequalizer toafixed value, thelimiter removes anyovershoot after theinput\nequalization andprovides theinput signal fortheoutput driver. Make adjustments tothelimiter bias current and\nemitter follower current totrade offtherise and falltimes and supply current. Adjust thelimiter bias current\nthrough LIMCSGN (bit7ofregister 9)and LIMC[0..2] (bits 4,5,and 6ofregister 9).Adjust theemitter follower\ncurrent through EFCSGN (bit3ofregister 9)andEFC[0..2] (bits 0,1,and2ofregister 9).\nHIGH-SPEED OUTPUT DRIVER\nThe modulation current sinks from thecommon-emitter node ofthelimiting-output driver-differential pair by\nmeans ofamodulation-current generator, which isdigitally controlled bythe2-wire serial interface.\nThe collector nodes oftheoutput stages connect tooutput pins MOD+ and MOD –.The collectors have internal\n25-Ωback termination resistors toVCC. However, theresistance adjusts higher through ORADJ[0..1] (bits 3and\n4ofregister 8).Setting ORADJ to00,results inthelowest-output termination resistance and setting thebitsto\n11,results inthehighest-output resistance. The outputs areoptimized todrive a25-Ω,single-ended load and\nobtain themaximum modulation current of85mA. ACcoupling and inductive pullups toVCC arerequired and\nCPENA (bit4ofregister 1)should besetto1.\nToimprove theeye-mask margin, output de-emphasis isapplied byadjusting DE[0..2] (bits 0to2ofregister 8).\nThe polarity oftheoutput pins canbeinverted bysetting theoutput polarity switch bit,POL (bit2ofregister 0)to\n1.\nMODULATION CURRENT GENERATOR\nThe modulation current generator provides thecurrent forthecurrent modulator described previously. The circuit\nisdigitally controlled bythe2-wire interface block.\nA10-bit-wide control bus, MODC[0..9] (registers 2and3),sets thedesired modulation current.\nThe modulation current canbedisabled bysetting theDIS input pintoahigh level orsetting ENA =0(bit7of\nregister 0).The modulation current isalso disabled inafault condition, iftheinternal fault detection enable\nregister flag FLTEN issetto1(bit3ofregister 0).Toreduce thedisable time, only theoutput stage can be\ndisabled bysetting DISMODE =1(bit1ofregister 1).\nDCOFFSET CANCELLATION AND CROSS-POINT CONTROL\nThe ONET1151L device has DCoffset cancellation bydefault tocompensate forinternal offset voltages. To\nadjust theeye-crossing point, setCPENA =1(bit4ofregister 1)and disable theoffset cancellation bysetting\nOCDIS =1(bit3ofregister 1).Note thatsetting OCDIS =1with CPENA =0isaninvalid state andresults inthe\nmodulation current being disabled. The crossing point canbemoved toward theonelevel bysetting CPSGN =1\n(bit7ofregister 7)andtoward thezero level bysetting CPSGN =0.The percentage ofshift depends upon the\nregister settings CPADJ[0..6] (register 7)and thecross-point adjustment range bitsCPRNG[0..1] (register 1).\nSetting CPRNG1 =0and CPRNG0 =0results inminimum adjustment capability and setting CPRNG1 =1and\nCPRNG0 =1results inmaximum adjustment capability.\nInaddition, themodulation current capability isincreased bysetting CPENA =1with orwithout theoffset\ncancellation being disabled. Table 2provides atruth table forthevarious options.\n8 Submit Documentation Feedback Copyright ©2013, Texas Instruments Incorporated\nProduct Folder Links: ONET1151L\nONET1151L\nwww.ti.com SLLSEI7 –DECEMBER 2013\nTable 2.ADC Selection Bits andtheMonitored Parameter\nCPENA (Bit4,Register OCDIS (Bit3,Register 1) Cross-Point Adjust Offset Cancellation High Modulation Current\n1)\n0 0 Disabled Enabled Disabled\n0 1 Invalid Invalid Invalid\n1 0 Disabled Enabled Enabled\n1 1 Enabled Disabled Enabled\nBIAS CURRENT GENERATION AND APC LOOP\nThebias current generation andAPC loop arecontrolled bythe2-wire interface. Inopen-loop operation, selected\nbysetting OLENA =1(bit4ofregister 0),thebias current issetdirectly bythe10-bit-wide control word\nBIASC[0..9] (registers 4and 5).Inautomatic power control mode, selected bysetting OLENA =0,thebias\ncurrent depends ontheregister settings BIASC[0..9] and thecoupling ratio (CR) between thelaser bias current\nand thephotodiode current, CR=IBIAS /IPD.Ifthephotodiode anode isconnected tothePDpin(PD pinis\nsinking current), setPDPOL =1(bit0ofregister 0),and ifthephotodiode cathode isconnected tothePDpin\n(PDpinissourcing current), setPDPOL =0.\nThree photodiode current ranges areselected bymeans ofthePDRNG[0..1] bits (register 0).Select the\nphotodiode range tokeep thelaser bias control DAC, BIASC[0..9], close tothecenter ofitsrange. This range\nkeeps thelaser bias current set-point resolution high. Fordetails regarding thebias current setting inopen-loop\nmode, aswellasinclosed-loop mode, seeTable 5.\nThe ONET1151L device cansource orsink thebias current. FortheBIAS pintoactasasource, setBIASPOL =\n1(bit2ofregister 1)andfortheBIAS pintoactasasink, setBIASPOL =0.\nThe bias current insink mode ismonitored using acurrent mirror with again equal to1/100 andinsource mode\nwith again equal to1/70. Byconnecting aresistor between MONB andGND, thebias current canbemonitored\nasavoltage across theresistor. Alowtemperature coefficient precision resistor should beused. Thebias current\ncanalso bemonitored asa10bitunsigned digital word through the2-wire interface bysetting DMONB =1(bit0\nofregister 10)andremoving theresistor toground.\nANALOG REFERENCE\nThe ONET1151L laser driver issupplied byasingle 3.3-V ±10% supply voltage connected totheVCC pins. This\nvoltage isreferred toGND andcanbemonitored asa10-bit unsigned digital word through the2-wire interface.\nOn-chip band-gap voltage circuitry generates areference voltage, independent ofthesupply voltage, from which\nallother internally required voltages andbias currents arederived.\nAnexternal zero temperature coefficient resistor must beconnected from theRZTC pinofthedevice toground\n(GND). This resistor isused togenerate aprecise, zero TCcurrent, which isrequired asareference current for\ntheon-chip DACs.\nTominimize themodule component count, theONET1151L device provides anon-chip temperature sensor. The\ntemperature canbemonitored asa10-bit unsigned digital word through the2-wire interface.\nPOWER-ON RESET\nThe ONE1151L device haspower-on reset circuitry, which ensures that registers arereset tozero during start-\nup.After thepower ontoinitialize time (tINIT1),theinternal registers areready tobeloaded. The device isready\ntotransmit data after theinitialize-to-transmit time (tINIT2),assuming thatthechip enable bitENA issetto1and\nthedisable pinDIS islow. The DIS pinhasaninternal 10-kΩpullup resistor, sothepinmust bepulled lowto\nenable theoutputs.\nThe ONET1151L device canbedisabled using either theENA control register bitorthedisable pinDIS. Inboth\ncases, theinternal registers arenotreset. After thedisable pinDISissetlowand/or theenable bitENA isreset\nto1,thedevice returns toitsprevious output settings.\nToreduce thedisable time, only theoutput stage canbedisabled bysetting DISMODE =1(bit1ofregister 1).\nCopyright ©2013, Texas Instruments Incorporated Submit Documentation Feedback 9\nProduct Folder Links: ONET1151L\nBIAS I (mA) = 0.19  ADC x/c75\nBIAS I (mA) = 0.12  ADC x/c75\nIPD(/c1d/c24/c0c/c03/c20/c03/c18/c11/c15/c03 /c03/c24/c27/c26 /c03/c03/c49/c52/c55/c03/c33/c27/c35/c31/c2a/c03/c14 x x /c75\nIPD(/c1d/c24/c0c/c03/c20/c03/c15/c11/c19/c03 /c03/c24/c27/c26 /c03/c03/c49/c52/c55/c03/c33/c27/c35/c31/c2a/c03/c13/c14 x/c75\nIPD(/c1d/c24/c0c/c03/c20/c03/c14/c11/c16/c03 /c03/c24/c27/c26 /c03/c03/c49/c52/c55/c03/c33/c27/c35/c31/c2a/c03/c13/c13 x/c75\n/c0b /c0c2.25  ADC  + 1380Power supply voltage (V) = 1409x/c75\n/c0b /c0c /c0b /c0cT_cal( C)  273   ADC  + 1362 Temperature ( C)    273ADC_cal + 1362x /c0e /c75 /c20 /c10/c71/c71\nADC 264 Temperature ( C) = 6x/c10/c71\nONET1151L\nSLLSEI7 –DECEMBER 2013 www.ti.com\nANALOG-TO-DIGITAL CONVERTER\nThe ONE1151L device has aninternal 10-bit ADC that converts theanalog monitors fortemperature, power-\nsupply voltage, bias current, and photodiode current into a10-bit unsigned digital word. The first 8most\nsignificant bits(MSBs) areavailable inregister 14andthe2least significant bits(LSBs) areavailable inregister\n15.Depending ontheaccuracy required, 8or10bitscan beread. However, toread thetworegisters, two\nseparate read commands must besent duetothearchitecture ofthe2-wire interface.\nThe ADC isenabled bydefault, and tomonitor aparticular parameter, select theparameter with ADCSEL[0..1]\n(bits 0and1ofregister 13).Table 3shows theADCSEL bitsandthemonitored parameter.\nTable 3.ADC Selection Bits andtheMonitored Parameter\nADCSEL1 ADCSEL0 Monitored Parameter\n0 0 Temperature\n0 1 Supply voltage\n1 0 Photodiode current\n1 1 Bias current\nTodigitally monitor thephotodiode current, ensure that DMONP =1(bit1ofregister 10)and aresistor isnot\nconnected totheMONP pin.Todigitally monitor thebias current, ensure thatDMONB =1(bit0ofregister 10)\nandaresistor isnotconnected totheMONB pin.IftheADC isnotused tomonitor thevarious parameters, then\nitcanbedisabled bysetting ADCDIS =1(bit7ofregister 13)andOSCDIS =1(bit6ofregister 13).\nTherecommended procedure forreading theADC follows:\n1.Disable theADC (setbit7ofregister 13to1).\n2.Setthedesired ADC mode (setbits0and1ofregister 13perTable 3).\n3.Enable theADC (setbit7ofregister 13to0).\n4.Wait 500µs.\n5.Disable theADC (setbit7ofregister 13to1).\n6.Read theADC conversion result from register 14(MSB) andregister 15(LSB).\nConvert thedigital word read from theADC toitsanalog equivalent through thefollowing formulas.\nTemperature without amidpoint calibration:\n(1)\nTemperature with amidpoint calibration:\n(2)\nPower supply voltage:\n(3)\nPhotodiode current monitor:\n(4)\n(5)\n(6)\nBias current monitor source mode:\n(7)\nBias current monitor sink mode:\n10 Submit Documentation Feedback Copyright ©2013, Texas Instruments Incorporated\nProduct Folder Links: ONET1151L\nONET1151L\nwww.ti.com SLLSEI7 –DECEMBER 2013\nwhere\n•ADCx =thedecimal value read from theADC\n•T_cal =thecalibration temperature\n•ADC_cal =thedecimal value read from theADC atthecalibration temperature (8)\nForthephotodiode and bias current monitors, anonzero current must beapplied totheADC inorder toread\nback avalid result. Forthecases when thebias current issettozero, theDISpinissethigh ortheENA bitisset\nto0,bias current isnotapplied totheADC andthedigital reading isnotvalid.\n2-WIRE INTERFACE AND CONTROL LOGIC\nThe ONET1151L device uses a2-wire serial interface fordigital control. The twocircuit inputs, SDA and SCK,\naredriven, respectively, bytheserial data and serial clock from amicroprocessor, forexample. The SDA and\nSCK pins have internal 10-kΩpullups toVCC. Ifacommon interface isused tocontrol multiple parts, theinternal\npullups can beswitched to40kΩbysetting theTWITERM bitto1(bit0ofregister 1).The internal pullups\nautomatically switch to40kΩ,iftheslave address ischanged from itsdefault value using theADR0 orADR1\npins.\nThe 2-wire interface allows write access totheinternal memory map tomodify control registers andread access\ntoread thecontrol signals. The ONET1151L device isaslave device, which means that itcannot initiate a\ntransmission itself. The ONET1151L device always relies ontheavailability oftheSCK signal fortheduration of\nthetransmission. The master device provides theclock signal aswell astheSTART andSTOP commands. The\nprotocol foradata transmission isasfollows:\n1.START command\n2.7-bit slave address (0001000) followed byaneighth bit,which isthedata direction bit(R/W). 0indicates a\nWrite and1indicates aRead.\n3.8-bit register address\n4.8-bit register data word\n5.STOP command\nThefirst2bitsoftheslave address canbechanged to1bygrounding theADR0 andADR1 pins.\nRegarding timing, theONET1151L device isI2Ccompatible. Figure 2shows thetypical timing. Figure 3shows a\ncomplete data transfer. Table 4listsparameters forFigure 2.\nDescriptions ofvarious events onthe2-wire interface follow:\nBus idle: Both SDA andSCK lines remain High.\nStart data transfer: Achange inthestate oftheSDA line, from High toLow, while theSCK lineisHigh, defines\naStart condition (S).Each data transfer initiates with aStart condition.\nStop data transfer: Achange inthestate oftheSDA linefrom Low toHigh while theSCK lineisHigh, defines a\nStop condition (P).Each data transfer isterminated with aStop condition. However, ifthemaster stillwishes to\ncommunicate onthebus, itcan generate arepeated Start condition and address another slave without first\ngenerating aStop condition.\nData transfer: Only one data byte can betransferred between aStart and aStop condition. The receiver\nacknowledges thetransfer ofdata.\nAcknowledge: Each receiving device, when addressed, isobliged togenerate anacknowledge bit.The\ntransmitter releases theSDA line and adevice that acknowledges must pull down theSDA line during the\nacknowledge clock pulse sothat theSDA lineisstable Low during theHigh period oftheacknowledge clock\npulse. Setup andhold times must betaken intoaccount. When aslave-receiver does notacknowledge theslave\naddress, thedata linemust beleftHigh bytheslave. The master canthen generate aStop condition toabort the\ntransfer. Iftheslave-receiver does acknowledge theslave address, butsome time later inthetransfer cannot\nreceive any more data bytes, themaster must abort thetransfer. The slave indicates bygenerating no\nacknowledgment onthefirstbyte tofollow. The slave leaves thedata lineHigh, and themaster generates the\nStop condition.\nCopyright ©2013, Texas Instruments Incorporated Submit Documentation Feedback 11\nProduct Folder Links: ONET1151L\ntBUF\ntHDSTAtRtLOW\ntHDDATtHIGHtF\ntSUDAT tSUSTAtHDSTA\ntSUSTOP S SPSDA\nSCK\nONET1151L\nSLLSEI7 –DECEMBER 2013 www.ti.com\nFigure 2.I2CTiming Diagram\n12 Submit Documentation Feedback Copyright ©2013, Texas Instruments Incorporated\nProduct Folder Links: ONET1151L\nSSlave Address WrARegister Address AData Byte AP1 7 11 8 1 8 1 1\nSSlave Address WrARegister Address A Data Byte NP1 7 11 8 1 8 1 1Write Sequence\nRead Sequence\nS1\nSlave Address RdA7 11\nLegend\nSStart Condition\nWrWrite Bit (bit value = 0)\nRdRead Bit (bit value = 1)\nAAcknowledge\nNNot Acknowledged\nP  Stop Condition\n ONET1151L\nwww.ti.com SLLSEI7 –DECEMBER 2013\nTable 4.Timing Diagram Definitions\nPARAMETER MIN MAX UNIT\nfSCK SCK clock frequency 400 kHz\ntBUF Busfreetime between Start andStop conditions 1.3 μs\ntHDSTA Hold time after repeated Start condition. After thisperiod, 0.6 μs\nthefirstclock pulse isgenerated\ntLOW Low period oftheSCK clock 1.3 μs\ntHIGH High period oftheSCK clock 0.6 μs\ntSUSTA Setup time forarepeated Start condition 0.6 μs\ntHDDAT Data hold time 0 μs\ntSUDAT Data setup time 100 ns\ntR Rise time ofboth SDA andSCK signals 300 ns\ntF Falltime ofboth SDA andSCK signals 300 ns\ntSUSTO Setup time forStop condition 0.6 μs\nFigure 3.Programming Sequence\nCopyright ©2013, Texas Instruments Incorporated Submit Documentation Feedback 13\nProduct Folder Links: ONET1151L\nONET1151L\nSLLSEI7 –DECEMBER 2013 www.ti.com\nREGISTER MAPPING\nFigure 4through Figure 19show theregister mapping forregister addresses 0(0x00) through 15(0x0F),\nrespectively.\nregister address 0(0x00)\nbit7 bit6 bit5 bit4 bit3 bit2 bit1 bit0\nENA PDRNG1 PDRNG0 OLENA FLTEN POL EQENA PDPOL\nFigure 4.Register 0(0x00) Mapping –Control Settings\nregister address 1(0x01)\nbit7 bit6 bit5 bit4 bit3 bit2 bit1 bit0\nCPTC CPRNG1 CPRNG0 CPENA OCDIS BIASPOL DISMODE TWITERM\nFigure 5.Register 1(0x01) Mapping –Control Settings\nregister address 2(0x02)\nbit7 bit6 bit5 bit4 bit3 bit2 bit1 bit0\n– – – – – – MODC1 MODC0\nFigure 6.Register 2(0x02) Mapping –Modulation Current\nregister address 3(0x03)\nbit7 bit6 bit5 bit4 bit3 bit2 bit1 bit0\nMODC9 MODC8 MODC7 MODC6 MODC5 MODC4 MODC3 MODC2\nFigure 7.Register 3(0x03) Mapping –Modulation Current\nregister address 4(0x04)\nbit7 bit6 bit5 bit4 bit3 bit2 bit1 bit0\n– – – – – – BIASC1 BIASC0\nFigure 8.Register 4(0x04) Mapping –Bias Current\nregister address 5(0x05)\nbit7 bit6 bit5 bit7 bit6 bit5 bit4 bit3\nBIASC9 BIASC8 BIASC7 BIASC6 BIASC5 BIASC4 BIASC3 BIASC2\nFigure 9.Register 5(0x05) Mapping –Bias Current\nregister address 6(0x06)\nbit7 bit6 bit5 bit4 bit3 bit2 bit1 bit0\nEQADJ7 EQADJ6 EQADJ5 EQADJ4 EQADJ3 EQADJ2 EQADJ1 EQADJ0\nFigure 10.Register 6(0x06) Mapping –Equalizer Adjust\nregister address 7(0x07)\nbit7 bit6 bit5 bit4 bit3 bit2 bit1 bit0\nCPSGN CPADJ6 CPADJ5 CPADJ4 CPADJ3 CPADJ2 CPADJ1 CPADJ0\nFigure 11.Register 7(0x07) Mapping –Cross-Point Adjust\n14 Submit Documentation Feedback Copyright ©2013, Texas Instruments Incorporated\nProduct Folder Links: ONET1151L\nONET1151L\nwww.ti.com SLLSEI7 –DECEMBER 2013\nregister address 8(0x08)\nbit7 bit6 bit5 bit4 bit3 bit2 bit1 bit0\nLOWGAIN – – ORADJ1 ORADJ0 DE2 DE1 DE0\nFigure 12.Register 8(0x08) Mapping –Output Adjustments\nregister address 9(0x09)\nbit7 bit6 bit5 bit4 bit3 bit2 bit1 bit0\nLIMCSGN LMC2 LIMC1 LIMC0 EFCSGN EFC2 EFC1 EFC0\nFigure 13.Register 9(0x09) Mapping –Limiter Bias Current Adjust\nregister address 10(0x0A)\nbit7 bit6 bit5 bit4 bit3 bit2 bit1 bit0\n– – – – – MONPFLT DMONP DMONB\nFigure 14.Register 10(0x0A) Mapping –Monitor Settings\nregister address 11(0x0B)\nbit7 bit6 bit5 bit4 bit3 bit2 bit1 bit0\nBMF7 BMF6 BMF5 BMF4 BMF3 BMF2 BMF1 BMF0\nFigure 15.Register 11(0x0B) Mapping –Bias Monitor Fault Settings\nregister address 12(0x0C)\nbit7 bit6 bit5 bit4 bit3 bit2 bit1 bit0\nPMF7 PMF6 PMF5 PMF4 PMF3 PMF2 PMF1 PMF0\nFigure 16.Register 12(0x0C) Mapping –Power Monitor Fault Settings\nregister address 13(0x0D)\nbit7 bit6 bit5 bit4 bit3 bit2 bit1 bit0\nADCDIS OSCDIS – – – – ADCSEL1 ADCSEL0\nFigure 17.Register 13(0x0D) Mapping –ADC Settings\nregister address 14(0x0E)\nbit7 bit6 bit5 bit4 bit3 bit2 bit1 bit0\nADC9 ADC8 ADC7 ADC6 ADC5 ADC4 ADC3 ADC2\nFigure 18.Register 14(0x0E) Mapping –ADC Output (Read Only)\nregister address 15(0x0F)\nbit7 bit6 bit5 bit4 bit3 bit2 bit1 bit0\n– – – – – – ADC1 ADC0\nFigure 19.Register 15(0x0F) Mapping –ADC Output (Read Only)\nCopyright ©2013, Texas Instruments Incorporated Submit Documentation Feedback 15\nProduct Folder Links: ONET1151L\nONET1151L\nSLLSEI7 –DECEMBER 2013 www.ti.com\nTable 5describes thecircuit functionality based ontheregister settings.\nTable 5.Register Functionality\nRegister Bit Symbol Function\nEnable chip bit\n7ENA 1=Chip enabled, canbetoggled lowtoreset afault condition.\n0=Chip disabled\nPhotodiode current range bits\n6PDRNG1 1X:upto3080- µA/3-µAresolution\n5PDRNG0 01:upto1540- µA/1.5-µAresolution\n00:upto770-μA/0.75-μAresolution\nOpen-loop enable bit\n4OLENA 1=Open-loop bias current control\n0=Closed-loop bias current control\nFault detection enable bit03FLTEN 1=Fault detection on\n0=Fault detection off\nOutput polarity switch bit\n2POL 1:pin22=OUT –andpin21=OUT+\n0:pin22=OUT+ andpin21=OUT –\nEqualizer enable bit\n1EQENA 1=Equalizer isenabled\n0=Equalizer isdisabled andbypassed\nPhotodiode polarity bit\n0PDPOL 1=Photodiode cathode connected toVCC\n0=Photodiode anode connected toGND\nCross-point temperature coefficient adjustment bit\n7CPTC 1=Cross-point temperature coefficient isenabled\n0=Cross-point temperature coefficient isdisabled\nCross-point adjustment range bits6CPRNG1Minimum adjustment range for005CPRNG0Maximum adjustment range for11\nCross-point adjustment enable bit\n4CPENA 1=Cross-point adjustment isenabled. Setting to1with OCDIS =0or1increases themodulation current.\n0=Cross-point adjustment isdisabled\nOffset cancellation disable bit\n1 3OCDIS 1=DCoffset cancellation isdisabled. Donotsetto1with CPENA setto0.\n0=DCoffset cancellation isenabled\nBias current polarity bit\n2BIASPOL 1=Bias pinsources current\n0=Bias pinsinks current\nDisable mode setting bit\n1DISMODE 1=Only theoutput stage isdisabled (fast-disable mode)\n0=Major parts ofthesignal path aredisabled\n2-wire interface input termination select bit\n0TWITERM 1=40kΩselected\n0=10kΩselected\n1MODC1\n2\n0MODC0\n7MODC9\n6MODC8\n5MODC7 Modulation current setting: sets theoutput voltage\nModulation current :85-mA or86-μAsteps 4MODC6\n3\n3MODC5\n2MODC4\n1MODC3\n0MODC2\n16 Submit Documentation Feedback Copyright ©2013, Texas Instruments Incorporated\nProduct Folder Links: ONET1151L\nONET1151L\nwww.ti.com SLLSEI7 –DECEMBER 2013\nTable 5.Register Functionality (continued)\nRegister Bit Symbol Function\n1BIASC1\n4\n0BIASC0\n7BIASC9Closed loop (APC):\n6BIASC8 Coupling ratio CR=IBIAS/IPD,BIASC =0..1023, IBIAS≤100mA:\nPDRNG =00(see above); IBIAS=0.75 µA×CR×BIASC 5BIASC7\nPDRNG =01(see above); IBIAS=1.5µA×CR×BIASC\n4BIASC6PDRNG =1X(see above); IBIAS=3µA×CR×BIASC5Open loop: 3BIASC5\nIBIAS =102µA×BIASC2BIASC4\n1BIASC3\n0BIASC2\n7EQADJ7\n6EQADJ6\nEqualizer adjustment setting5EQADJ5EQENA =0(see above)\n4EQADJ4 Equalizer isturned offandbypassed6EQENA =1(see above) 3EQADJ3\nMaximum equalization for000000002EQADJ2Minimum equalization for11111111\n1EQADJ1\n0EQADJ0\n7CPSGN\n6CPADJ6Eyecross-point adjustment setting\n5CPADJ5 CPSGN =1(positive shift)\nMaximum shift for1111111 4CPADJ4\n7 Minimum shift for0000000\n3CPADJ3CPSGN =0(negative shift)\nMaximum shift for1111111 2CPADJ2\nMinimum shift for00000001CPADJ1\n0CPADJ0\nPath-gain control bit\n7LOWGAIN 1=Half gain used toreduce power ifcross-point adjustment isnotused\n0=Fullgain\n6–\n5–\n8Output resistance adjustment setting4ORADJ100=Lowest resistance3ORADJ011=Highest resistance\n2DE2 Output De-emphasis adjustment setting\n1DE1 000=Node-emphasis\n0DE0 111=Maximum de-emphasis\nLimiter bias current sign bit\n7LIMCSGN 1=Decrease limiter bias current\n0=Increase limiter bias current\n6LIMC2 Limiter bias current selection bits\n5LIMC1 000=Nochange\n4LIMC0 111=Maximum current change\n9\nEmitter follower sign bit\n3EFCSGN 1=Decrease emitter follower current\n0=Increase emitter follower current\n2EFC2 Emitter follower current selection bits\n1EFC1 000=Nochange\n0EFC0 111=Maximum current change\nCopyright ©2013, Texas Instruments Incorporated Submit Documentation Feedback 17\nProduct Folder Links: ONET1151L\nONET1151L\nSLLSEI7 –DECEMBER 2013 www.ti.com\nTable 5.Register Functionality (continued)\nRegister Bit Symbol Function\n7–\n6–\n5–\n4–\n3–\nAnalog photodiode current monitor fault trigger bit\n10 2MONPFLT 1=Fault trigger onMONP pinisenabled\n0=Fault trigger onMONP pinisdisabled\nDigital photodiode current monitor selection bit(MONP)\n1DMONP 1=Digital photodiode monitor isactive (noexternal resistor isneeded)\n0=Analog photodiode monitor isactive (external resistor isrequired)\nDigital bias current monitor selection bit(MONB)\n0DMONB 1=Digital bias current monitor isactive (noexternal resistor isneeded)\n0=Analog bias current monitor isactive (external resistor isrequired)\n7BMF7\n6BMF6\n5BMF5Bias current monitor fault threshold\n4BMF4 With DMONB =111Register sets thevalue ofthebias current thatwilltrigger afault. 3BMF3\nTheexternal resistor ontheMONB pinmust beremoved tousethisfeature.2BMF2\n1BMF1\n0BMF0\n7PMF7\n6PMF6\n5PMF5Power monitor fault threshold\n4PMF4 With DMONP =112Register sets thevalue ofthephotodiode current thatwilltrigger afault. 3PMF3\nTheexternal resistor ontheMONP pinmust beremoved tousethisfeature.2PMF2\n1PMF1\n0PMF0\nADC disable bit\n7ADCDIS 1=ADC disabled\n0=ADC enabled\nADC oscillator bit\n6OSCDIS 1=Oscillator disabled\n0=Oscillator enabled\n5–\n13 4–\n3–\n2–\nADC input selection bits\n00selects thetemperature sensor1ADCSEL101selects thepower supply monitor0ADCSEL010selects MONP\n11selects MONB\n18 Submit Documentation Feedback Copyright ©2013, Texas Instruments Incorporated\nProduct Folder Links: ONET1151L\nONET1151L\nwww.ti.com SLLSEI7 –DECEMBER 2013\nTable 5.Register Functionality (continued)\nRegister Bit Symbol Function\n7ADC9 (MSB)\n6ADC8\n5ADC7\n4ADC6\n14 Digital representation oftheADC input source (read only)\n3ADC5\n2ADC4\n1ADC3\n0ADC2\n7–\n6–\n5–\n4–\n15\n3–\n2–\n1ADC1\nDigital representation oftheADC input source (read only)\n0ADC0 (LSB)\nLASER SAFETY FEATURES AND FAULT RECOVERY PROCEDURE\nTheONET1151L device provides built-in laser safety features. Thefollowing fault conditions aredetected:\n•Voltage atMONB exceeds thevoltage atRZTC (1.16 V),oralternately, ifDMONB =1and thebias current\nexceeds thebias current monitor fault threshold setbyBMF[0..7] (register 11). When using thedigital\nmonitor, theresistor toground must beremoved.\n•Voltage atMONP exceeds thevoltage atRZTC (1.16 V)and theanalog photodiode current monitor fault\ntrigger bit,MONPFLT (bit2ofregister 10), issetto1.Alternately, afault canbetriggered ifDMONP =1and\nthebias current exceeds thebias current monitor fault threshold setbyPMF[0..7] (register 12). When using\nthedigital monitor, theresistor toground must beremoved.\n•Photodiode current exceeds 150% ofitssetvalue.\n•Bias control DAC drops invalue bymore than 50% inonestep.\nIfoneormore fault conditions occur, andthefault enable bitFLTEN issetto1,theONET1151L device responds\nby:\n1.Setting thebias current to0\n2.Setting themodulation current to0\n3.Asserting andlatching theFLT pin\nFault recovery isachieved byperforming thefollowing procedure:\n1.The disable pinDIS, ortheinternal enable control bitENA, orboth, aretoggled foratleast thefault latch\nreset time.\n2.TheFLT pindeasserts while thedisable pinDISisasserted ortheenable bitENA isdeasserted.\n3.Ifthefault condition isnolonger present, thedevice returns totypical operation with itsprevious output\nsettings, after thedisable negate time.\n4.Ifthefault condition isstillpresent, FLT reasserts once DISissettoalowlevel andthepart does notreturn\ntotypical operation.\nCopyright ©2013, Texas Instruments Incorporated Submit Documentation Feedback 19\nProduct Folder Links: ONET1151L\nMONPDIN+\nDIN/cb1\nMONBMOD+MOD-\nVCCPDADR0DISSCKSDA\nMOD-VCC\nMOD+GNDFLT\nGND\nRZTC\nADR1\nBIASGNDVCCCOMPONET1151LDIN+ \nDIN-C1\nC20.1 /c1dF\n0.1 /c1dFFLT \nRZTC\nRMONB\n5 k/c0d1.2 k/c0d\nRMONPMONB \nMONP SDA SDK DIS \n0.1 /c1dF\nLDMonitor \nPhotodiode\n0.1 /c1dFVCC\n0.1 /c1dF0.1 /c1dF\n0.1 /c1dF0.1 /c1dF\n0.01 /c1dFCCOMP28.7 k/c0dOptional\n0.1 /c1dF\nONET1151L\nSLLSEI7 –DECEMBER 2013 www.ti.com\nAPPLICATIONS INFORMATION\nFigure 20shows atypical application circuit using theONET1151L device with adifferentially driven laser. The\nlaser driver iscontrolled through the2-wire interface SDA andSCK byamicrocontroller.\nFigure 20.AC-Coupled Differential Drive\nLAYOUT GUIDELINES\nForoptimum performance, use50-Ωtransmission lines (100-Ωdifferential) forconnecting thesignal source to\ntheDIN+ and DIN–pins and 25-Ωtransmission lines (50-Ωdifferential) forconnecting themodulation current\noutputs, MOD+ andMOD-, tothelaser. The length ofthetransmission lines should bekept asshort aspossible\ntoreduce loss andpattern-dependent jitter. TIrecommends assembling theseries matching resistor asclose as\npossible totheTOSA, ifrequired.\n20 Submit Documentation Feedback Copyright ©2013, Texas Instruments Incorporated\nProduct Folder Links: ONET1151L\n05101520253035\n/cb140 /cb120 0 20 40 60 80 100Transition Time (ps) \n \nTA /cb1 Free-Air Temperature ( /c83C) C006 \n05101520253035\n0 200 400 600 800 1000 1200Transition Time (ps) \nModulation Current Register Setting /cb1 Decimal C005 \n0.00.10.20.30.4\n0 200 400 600 800 1000 1200Random Jitter (psrms) \nModulation Current Register Setting /cb1 Decimal C003 \n0.00.10.20.30.4\n/cb140 /cb120 0 20 40 60 80 100Random Jitter (psrms) \nTA /cb1 Free-Air Temperature ( /c83C) C004 \n02468\n0 200 400 600 800 1000 1200Deterministic Jitter (pspp) \nModulation Current Register Setting /cb1 Decimal C001 \n0.002.004.006.008.00\n-40 -20 0 20 40 60 80 100Deterministic Jitter (pspp) \nTA /cb1 Free-Air Temperature ( /c83C) C002 \n ONET1151L\nwww.ti.com SLLSEI7 –DECEMBER 2013\nTYPICAL OPERATION CHARACTERISTICS\nTypical operating condition isatVCC=+3.3 V,TA=+25°C,IBIASC =30mA, IMODC =30mA, VIN=600mVpp (unless otherwise\nnoted).\nDETERMINISTIC JITTER DETERMINISTIC JITTER\nvs vs\nMODULATION CURRENT TEMPERATURE\nFigure 21. Figure 22.\nRANDOM JITTER RANDOM JITTER\nvs vs\nMODULATION CURRENT TEMPERATURE\nFigure 23. Figure 24.\nRISE-TIME AND FALL-TIME RISE-TIME AND FALL-TIME\nvs vs\nMODULATION CURRENT TEMPERATURE\nFigure 25. Figure 26.\nCopyright ©2013, Texas Instruments Incorporated Submit Documentation Feedback 21\nProduct Folder Links: ONET1151L\n100110120130140150\n/cb140 /cb120 0 20 40 60 80 100Supply Current (mA) \nTA /cb1 Free-Air Temperature ( /c83C) C011 \n14.8 ps/Div\n0.00.10.20.30.40.50.60.7\n0.0 0.5 1.0 1.5 2.0 2.5Photodiode Monitor Current (mA) \nPhotodiode Current (mA) C009 \n0102030405060708090100\n0 200 400 600 800 1000 1200Modulation Current (mA) \nModulation Current Register Setting (Decimal) C010 \n020406080100120\n0 200 400 600 800 1000 1200Sink OL Bias Current (mA) \nBias Current Register Setting (Decimal) C007 \n0.00.10.20.30.40.50.60.70.80.91.01.11.2\n0 20 40 60 80 100Bias Monitor Current (mA) \nBias Current (mA) C008 \nONET1151L\nSLLSEI7 –DECEMBER 2013 www.ti.com\nTYPICAL OPERATION CHARACTERISTICS (continued)\nTypical operating condition isatVCC=+3.3 V,TA=+25°C,IBIASC =30mA, IMODC =30mA, VIN=600mVpp (unless otherwise\nnoted).\nBIAS CURRENT INOPEN LOOP MODE BIAS-MONITOR CURRENT IMONBvs vs\nBIASC REGISTER SETTING BIAS CURRENT\nFigure 27. Figure 28.\nPHOTODIODE-MONITOR CURRENT IMONP MODULATION CURRENT\nvs vs\nPDCURRENT, PDRNG =01 MODC REGISTER SETTING\nFigure 29. Figure 30.\nSUPPLY CURRENT\nvs\nTEMPERATURE\nFigure 31. Figure 32.Eye-Diagram at11.3 Gbps IMOD=20mA,\nEQENA =0\n22 Submit Documentation Feedback Copyright ©2013, Texas Instruments Incorporated\nProduct Folder Links: ONET1151L\n14.8 ps/Div\n14.8 ps/Div\n14.8 ps/Div\n ONET1151L\nwww.ti.com SLLSEI7 –DECEMBER 2013\nTYPICAL OPERATION CHARACTERISTICS (continued)\nTypical operating condition isatVCC=+3.3 V,TA=+25°C,IBIASC =30mA, IMODC =30mA, VIN=600mVpp (unless otherwise\nnoted).\nFigure 33.Eye-Diagram at11.3 Gbps IMOD=40mA, Figure 34.Eye-Diagram at11.3 Gbps PRBS-31 Pattern,\nIMOD=60mA, EQENA =0 EQENA =0\nFigure 35.Eye-Diagram at11.3 Gbps IMOD=40mA, EQENA =1,12in.ofFR4 atInputs\nCopyright ©2013, Texas Instruments Incorporated Submit Documentation Feedback 23\nProduct Folder Links: ONET1151L\nPACKAGE OPTION ADDENDUM\nwww.ti.com 10-Dec-2020\nAddendum-Page 1PACKAGING INFORMATION\nOrderable Device Status\n(1)Package Type Package\nDrawingPinsPackage\nQtyEco Plan\n(2)Lead finish/\nBall material\n(6)MSL Peak Temp\n(3)Op Temp (°C) Device Marking\n(4/5)Samples\nONET1151LRGER ACTIVE VQFN RGE 243000RoHS & Green NIPDAU Level-2-260C-1 YEAR -40 to 100 ONET\n1151L\nONET1151LRGET ACTIVE VQFN RGE 24250RoHS & Green NIPDAU Level-2-260C-1 YEAR -40 to 100 ONET\n1151L\n \n(1) The marketing status values are defined as follows:\nACTIVE: Product device recommended for new designs.\nLIFEBUY:  TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.\nNRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.\nPREVIEW:  Device has been announced but is not in production. Samples may or may not be available.\nOBSOLETE:  TI has discontinued the production of the device.\n \n(2) RoHS:  TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances,  including the requirement that RoHS substance\ndo not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may\nreference these types of products as "Pb-Free".\nRoHS Exempt:  TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.\nGreen: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold.  Antimony trioxide based\nflame retardants must also meet the <=1000ppm threshold requirement.\n \n(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.\n \n(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.\n \n(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation\nof the previous line and the two combined represent the entire Device Marking for that device.\n \n(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two\nlines if the finish value exceeds the maximum column width.\n \nImportant Information and Disclaimer: The information provided on this page represents TI\'s knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information\nprovided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and\ncontinues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals.\nTI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.\n \nIn no event shall TI\'s liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.\nPACKAGE OPTION ADDENDUM\nwww.ti.com 10-Dec-2020\nAddendum-Page 2 \nPACKAGE MATERIALS INFORMATION\n  \nwww.ti.com 20-Apr-2023\nTAPE AND REEL INFORMATION\nReel Width (W1)REEL DIMENSIONS\nA0\nB0\nK0\nWDimension designed to accommodate the component length\nDimension designed to accommodate the component thickness\nOverall width of the carrier tape\nPitch between successive cavity centersDimension designed to accommodate the component widthTAPE DIMENSIONS\nK0 P1\nB0W\nA0 Cavity\nQUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE\nPocket QuadrantsSprocket Holes\nQ1 Q1 Q2 Q2\nQ3 Q3 Q4 Q4 User Direction of FeedP1Reel\nDiameter\n \n*All dimensions are nominal\nDevice Package\nTypePackage\nDrawingPinsSPQ Reel\nDiameter\n(mm)Reel\nWidth\nW1 (mm)A0\n(mm)B0\n(mm)K0\n(mm)P1\n(mm)W\n(mm)Pin1\nQuadrant\nONET1151LRGER VQFN RGE 243000 330.0 12.44.254.251.158.012.0 Q2\nONET1151LRGET VQFN RGE 24250 180.0 12.44.254.251.158.012.0 Q2\nPack Materials-Page 1\nPACKAGE MATERIALS INFORMATION\n  \nwww.ti.com 20-Apr-2023\nTAPE AND REEL BOX DIMENSIONS\nWidth (mm)\nWLH\n \n*All dimensions are nominal\nDevice Package Type Package Drawing Pins SPQ Length (mm) Width (mm) Height (mm)\nONET1151LRGER VQFN RGE 243000 346.0 346.0 33.0\nONET1151LRGET VQFN RGE 24250 210.0 185.0 35.0\nPack Materials-Page 2\nGENERIC PACKAGE VIEW\nImages above are just a representation of the package family, actual package may vary.\nRefer to the product data sheet for package details.RGE 24 VQFN - 1 mm max height\nPLASTIC QUAD FLATPACK - NO LEAD\n4204104/H\n\nwww.ti.comPACKAGE OUTLINE\nC\nSEE TERMINAL\nDETAIL\n24X 0.3\n0.22.45 0.1\n24X 0.50.31 MAX\n(0.2) TYP0.050.00\n20X 0.52X\n2.52X 2.5A4.13.9 B\n4.13.9\n0.30.20.50.3VQFN - 1 mm max height RGE0024B\nPLASTIC QUAD FLATPACK - NO LEAD\n4219013/A   05/2017PIN 1 INDEX AREA\n0.08 CSEATING PLANE\n16 13\n187 12\n24 19\n(OPTIONAL)PIN 1 ID0.1 C A B\n0.05EXPOSEDTHERMAL PAD\n25 SYMM\nSYMM\nNOTES: 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing    per ASME Y14.5M. 2. This drawing is subject to change without notice. 3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.SCALE  3.000\nDETAIL\nOPTIONAL TERMINAL\nTYPICAL\nwww.ti.comEXAMPLE BOARD LAYOUT\n0.07 MIN\nALL AROUND0.07 MAX\nALL AROUND24X (0.25)24X (0.6)\n(0.2) TYP\nVIA20X (0.5)(3.8)\n(3.8)(2.45)\n(R0.05)\nTYP\n(0.975) TYPVQFN - 1 mm max height RGE0024B\nPLASTIC QUAD FLATPACK - NO LEAD\n4219013/A   05/2017SYMM\n1\n6\n7 12131819 24\nSYMM\nLAND PATTERN EXAMPLE\nEXPOSED METAL SHOWN\nSCALE:15X\nNOTES: (continued)\n 4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature    number SLUA271 (www.ti.com/lit/slua271).5. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown    on this view. It is recommended that vias under paste be filled, plugged or tented.25\nSOLDER MASKOPENING\nMETAL UNDERSOLDER MASK\nSOLDER MASK\nDEFINEDEXPOSED\nMETALMETAL\nSOLDER MASKOPENING\nSOLDER MASK DETAILSNON SOLDER MASK\nDEFINED\n(PREFERRED)EXPOSED\nMETAL\nwww.ti.comEXAMPLE STENCIL DESIGN\n24X (0.6)\n24X (0.25)\n20X (0.5)\n(3.8)(3.8)4X ( 1.08)\n(0.64)\nTYP(0.64) TYP\n(R0.05) TYPVQFN - 1 mm max height RGE0024B\nPLASTIC QUAD FLATPACK - NO LEAD\n4219013/A   05/2017\nNOTES: (continued)\n 6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate   design recommendations.  25\nSYMMMETALTYP\nSOLDER PASTE EXAMPLE\nBASED ON 0.125 mm THICK STENCIL\n \nEXPOSED PAD 25\n78% PRINTED SOLDER COVERAGE BY AREA UNDER PACKAGE\nSCALE:20XSYMM1\n6\n7 12131819 24\nIMPORTANT NOTICE AND DISCLAIMER\nTI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE \nDESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES “AS IS” \nAND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY \nIMPLIED WARRANTIES OF MERCHANTABILIT Y, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD \nPARTY INTELLECTUAL PROPERTY RIGHTS.\nThese resources are intended for skilled developers designing with TI products. Y ou are solely responsible for (1) selecting the appropriate \nTI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable \nstandards, and any other safety, security, regulatory or other requirements.\nThese resources are subject to change without notice. TI grants you permission to use these resources only for development of an \napplication that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license \nis granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for , and you \nwill fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these \nresources.\nTI’s products are provided subject to TI’s Terms of Sale or other applicable terms available either on ti.com  or provided in conjunction with \nsuch TI products. TI’s provision of these resources does not expand or otherwise alter TI’s applicable warranties or warranty disclaimers for \nTI products.\nTI objects to and rejects any additional or different terms you may have proposed. IMPORTANT NOTICE\nMailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265\nCopyright © 202 3, Texas Instruments Incorporated\n'}]
!==============================================================================!
### Component Summary: ONET1151LRGER

#### Key Characteristics and Specifications:
- **Voltage Ratings:**
  - Supply Voltage (VCC): 2.8V to 3.63V (Nominal: 3.3V)
  
- **Current Ratings:**
  - Modulation Current (IMOD): Up to 85mA
  - Bias Current (IBIAS): Up to 100mA
  - Photodiode Current Range: Up to 3080µA (depending on settings)

- **Power Consumption:**
  - Supply Current (IVCC): 123mA to 140mA (depending on modulation current and equalizer settings)

- **Operating Temperature Range:**
  - -40°C to +100°C

- **Package Type:**
  - 24-Pin QFN (4mm x 4mm)

- **Special Features:**
  - Digitally selectable modulation and bias currents
  - Integrated Automatic Power Control (APC) loop
  - 2-wire digital interface with integrated DACs and ADCs
  - Adjustable output resistance and de-emphasis
  - Laser safety features and fault detection
  - Pin-compatible with ONET1101L

- **Moisture Sensitive Level (MSL):**
  - Level 2, according to JEDEC J-STD-020E

#### Description:
The **ONET1151L** is a low-power laser diode driver designed for high-speed optical communication applications. It supports direct modulation of lasers at data rates up to 11.3 Gbps. The device features a 2-wire serial interface for digital control of modulation and bias currents, eliminating the need for external components. It includes integrated digital-to-analog converters (DACs) and an analog-to-digital converter (ADC) for control and diagnostic management.

#### Typical Applications:
- **Optical Transmitters:**
  - 10-Gigabit Ethernet
  - Fibre Channel Optical Transmitters (8x and 10x)
  - SONET OC-192 and SDH STM-64 Optical Transmitters
  - CPRI and OBSAI applications
  - SFP+ and XFP transceiver modules

The ONET1151L is particularly suited for applications requiring precise control of laser modulation and bias currents, making it ideal for high-speed data transmission in optical networks. Its built-in safety features and fault detection capabilities enhance reliability in critical applications.