

================================================================
== Vitis HLS Report for 'read_markers_1_Pipeline_VITIS_LOOP_1115_3'
================================================================
* Date:           Tue Jun 18 12:24:22 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        jpeg_ahls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplusHBM
* Target device:  xcvu35p-fsvh2104-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  2.784 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval  | Pipeline|
    |   min   |   max   |    min    |    max    | min |  max |   Type  |
    +---------+---------+-----------+-----------+-----+------+---------+
    |        2|     4082|  10.000 ns|  20.410 us|    2|  4082|       no|
    +---------+---------+-----------+-----------+-----+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------+---------+---------+----------+-----------+-----------+----------+----------+
        |                     |  Latency (cycles) | Iteration|  Initiation Interval  |   Trip   |          |
        |      Loop Name      |   min   |   max   |  Latency |  achieved |   target  |   Count  | Pipelined|
        +---------------------+---------+---------+----------+-----------+-----------+----------+----------+
        |- VITIS_LOOP_1115_3  |        0|     4080|         1|          1|          1|  0 ~ 4080|       yes|
        +---------------------+---------+---------+----------+-----------+-----------+----------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+--------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT  | URAM|
+---------------------+---------+------+---------+--------+-----+
|DSP                  |        -|     -|        -|       -|    -|
|Expression           |        -|     -|        0|      73|    -|
|FIFO                 |        -|     -|        -|       -|    -|
|Instance             |        -|     -|        -|       -|    -|
|Memory               |        -|     -|        -|       -|    -|
|Multiplexer          |        -|     -|        -|      45|    -|
|Register             |        -|     -|       22|       -|    -|
+---------------------+---------+------+---------+--------+-----+
|Total                |        0|     0|       22|     118|    0|
+---------------------+---------+------+---------+--------+-----+
|Available SLR        |     1344|  2976|   871680|  435840|  320|
+---------------------+---------+------+---------+--------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+
|Available            |     2688|  5952|  1743360|  871680|  640|
+---------------------+---------+------+---------+--------+-----+
|Utilization (%)      |        0|     0|       ~0|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+----+---+----+------------+------------+
    |     Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+----+---+----+------------+------------+
    |add_ln1115_fu_108_p2   |         +|   0|  0|  19|          12|           1|
    |add_ln1116_fu_136_p2   |         +|   0|  0|  20|          13|          13|
    |add_ln878_fu_118_p2    |         +|   0|  0|  15|           8|           1|
    |icmp_ln1115_fu_102_p2  |      icmp|   0|  0|  19|          12|          12|
    +-----------------------+----------+----+---+----+------------+------------+
    |Total                  |          |   0|  0|  73|          45|          27|
    +-----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------------+----+-----------+-----+-----------+
    |                Name               | LUT| Input Size| Bits| Total Bits|
    +-----------------------------------+----+-----------+-----+-----------+
    |ap_done_int                        |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_1               |   9|          2|   12|         24|
    |ap_sig_allocacmp_inc_i16_i98_load  |   9|          2|    8|         16|
    |i_fu_50                            |   9|          2|   12|         24|
    |inc_i16_i98_fu_54                  |   9|          2|    8|         16|
    +-----------------------------------+----+-----------+-----+-----------+
    |Total                              |  45|         10|   41|         82|
    +-----------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------+----+----+-----+-----------+
    |        Name       | FF | LUT| Bits| Const Bits|
    +-------------------+----+----+-----+-----------+
    |ap_CS_fsm          |   1|   0|    1|          0|
    |ap_done_reg        |   1|   0|    1|          0|
    |i_fu_50            |  12|   0|   12|          0|
    |inc_i16_i98_fu_54  |   8|   0|    8|          0|
    +-------------------+----+----+-----+-----------+
    |Total              |  22|   0|   22|          0|
    +-------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------------------+-----+-----+------------+-------------------------------------------+--------------+
|               RTL Ports               | Dir | Bits|  Protocol  |               Source Object               |    C Type    |
+---------------------------------------+-----+-----+------------+-------------------------------------------+--------------+
|ap_clk                                 |   in|    1|  ap_ctrl_hs|  read_markers.1_Pipeline_VITIS_LOOP_1115_3|  return value|
|ap_rst                                 |   in|    1|  ap_ctrl_hs|  read_markers.1_Pipeline_VITIS_LOOP_1115_3|  return value|
|ap_start                               |   in|    1|  ap_ctrl_hs|  read_markers.1_Pipeline_VITIS_LOOP_1115_3|  return value|
|ap_done                                |  out|    1|  ap_ctrl_hs|  read_markers.1_Pipeline_VITIS_LOOP_1115_3|  return value|
|ap_idle                                |  out|    1|  ap_ctrl_hs|  read_markers.1_Pipeline_VITIS_LOOP_1115_3|  return value|
|ap_ready                               |  out|    1|  ap_ctrl_hs|  read_markers.1_Pipeline_VITIS_LOOP_1115_3|  return value|
|add_ln1104                             |   in|    8|     ap_none|                                 add_ln1104|        scalar|
|count_reload                           |   in|   12|     ap_none|                               count_reload|        scalar|
|p_xhtbl_huffval_2                      |   in|   13|     ap_none|                          p_xhtbl_huffval_2|        scalar|
|p_jinfo_ac_xhuff_tbl_huffval_address0  |  out|   11|   ap_memory|               p_jinfo_ac_xhuff_tbl_huffval|         array|
|p_jinfo_ac_xhuff_tbl_huffval_ce0       |  out|    1|   ap_memory|               p_jinfo_ac_xhuff_tbl_huffval|         array|
|p_jinfo_ac_xhuff_tbl_huffval_we0       |  out|    1|   ap_memory|               p_jinfo_ac_xhuff_tbl_huffval|         array|
|p_jinfo_ac_xhuff_tbl_huffval_d0        |  out|    8|   ap_memory|               p_jinfo_ac_xhuff_tbl_huffval|         array|
+---------------------------------------+-----+-----+------------+-------------------------------------------+--------------+

