//
// DMA I/O ports
//

#define DMA1_CHAN               0x0A
#define DMA1_MODE               0x0B
#define DMA1_RESET              0x0C

#define DMA1_CHAN2_ADDR         0x04
#define DMA1_CHAN2_COUNT        0x05
#define DMA1_CHAN2_PAGE         0x81

//
// DMA commands
//

#define DMA1_CHAN2_READ         0x46
#define DMA1_CHAN2_WRITE        0x4A

