----------------------------------------------------------
Library IEEE;
use IEEE.std_logic_1164.all;
----------------------------------------------------------
entity Block_REG is
generic(
			constant n : natural := 16
			);
port(
		CLK : in std_logic;
		RST : in std_logic_vector(n-1 downto 0);
		control_in,control_out : in std_logic_vector(3 downto 0);
		D : in std_logic_Vector(n-1 downto 0);
		Q	: out std_logic_Vector(n-1 downto 0)
		);
end entity Block_REG;
----------------------------------------------------------
architecture beh of Block_REG is
	signal Q0,Q1,Q2,Q3,Q4,Q5,Q6,Q7,Q8,Q9,Q10,Q11,Q12,Q13,Q14,Q15 : std_logic;
	signal EN : std_logic_vector(n-1 downto 0);
begin
	decode_out : entity  work.decode_16x16 port map(control_out,Q0,Q1,Q2,Q3,Q4,Q5,Q6,Q7,Q8,Q9,Q10,Q11,Q12,Q13,Q14,Q);
	decode_in : entity  work.decode_16x16 port map(control_in,EN);
	file_reg : entity work.File32x32 generic map(n) port map(CLK,EN,RST,D,D,D,D,D,D,D,D,D,D,D,D,D,D,D,D,Q0,Q1,Q2,Q3,Q4,Q5,Q6,Q7,Q8,Q9,Q10,Q11,Q12,Q13,Q14,Q15);
end architecture beh;
----------------------------------------------------------