EESchema Schematic File Version 4
EELAYER 30 0
EELAYER END
$Descr A4 11693 8268
encoding utf-8
Sheet 1 12
Title ""
Date ""
Rev ""
Comp ""
Comment1 ""
Comment2 ""
Comment3 ""
Comment4 ""
$EndDescr
$Sheet
S 6950 4450 1550 700 
U 602FF78D
F0 "Power" 50
F1 "Power.sch" 50
$EndSheet
$Sheet
S 6950 5400 1550 700 
U 6030270A
F0 "Power float" 50
F1 "Power_Float.sch" 50
$EndSheet
$Sheet
S 6950 3100 1550 1100
U 605AA81F
F0 "Ethernet" 50
F1 "Ethernet.sch" 50
F2 "TX+" B R 8500 3200 50 
F3 "TX-" B R 8500 3300 50 
F4 "RX+" B R 8500 3500 50 
F5 "RX-" B R 8500 3600 50 
F6 "RMII_TXD1" B L 6950 3200 50 
F7 "RMII_TXD0" B L 6950 3300 50 
F8 "RMII_TXEN" B L 6950 3400 50 
F9 "RMII_RXD0" B L 6950 3500 50 
F10 "RMII_RXD1" B L 6950 3600 50 
F11 "RMII_CRS_DV" B L 6950 3700 50 
F12 "RMII_MDIO" B L 6950 3800 50 
F13 "RMII_MDC" B L 6950 3900 50 
F14 "NRST" B L 6950 4000 50 
F15 "REF_CLK" B L 6950 4100 50 
$EndSheet
$Sheet
S 6950 2450 1550 400 
U 605BB98A
F0 "Trigger" 50
F1 "Trigger.sch" 50
F2 "EXT_TRIG" B R 8500 2550 50 
F3 "TRIG_EN" I L 6950 2550 50 
F4 "TRIG_OUT" I L 6950 2650 50 
F5 "TRIG_IN" O L 6950 2750 50 
$EndSheet
$Sheet
S 1700 3950 1550 1150
U 605CFE12
F0 "ADC" 50
F1 "ADC.sch" 50
F2 "FPGA_SW_VRH" I R 3250 4050 50 
F3 "FGPA_AD_IRN" I R 3250 4150 50 
F4 "FGPA_AD_ID" I R 3250 4250 50 
F5 "FGPA_AD_IRP" I R 3250 4350 50 
F6 "FGPA_AD_IIN" I R 3250 4450 50 
F7 "ADIN" I L 1700 4050 50 
F8 "AD_COMP" O R 3250 4550 50 
F9 "FPGA_AD_RFS" I R 3250 4650 50 
F10 "VREF_-7V" O L 1700 4150 50 
F11 "FPGA_AD_RFS_OPT" I R 3250 4750 50 
$EndSheet
$Sheet
S 3450 6050 1550 1300
U 6067672B
F0 "SDRAM" 50
F1 "SDRAM.sch" 50
F2 "BA0" B R 5000 6150 50 
F3 "BA1" B R 5000 6250 50 
F4 "~CS" B R 5000 6350 50 
F5 "CKE" B R 5000 6450 50 
F6 "CLK" B R 5000 6550 50 
F7 "LDQM" B R 5000 6650 50 
F8 "UDQM" B R 5000 6750 50 
F9 "~WE" B R 5000 6850 50 
F10 "~CAS" B R 5000 6950 50 
F11 "~RAS" B R 5000 7050 50 
F12 "D[0..15]" B R 5000 7250 50 
F13 "A[0..12]" B R 5000 7150 50 
$EndSheet
$Sheet
S 3450 3950 1550 1850
U 606B5E4E
F0 "FPGA" 50
F1 "FPGA.sch" 50
F2 "FPGA_IO1" B R 5000 4050 50 
F3 "FPGA_IO2" B R 5000 4150 50 
F4 "FPGA_UART2_TX_TTL" B R 5000 5100 50 
F5 "FPGA_SPI3_NSS" I R 5000 4700 50 
F6 "FPGA_SPI3_SCK" I R 5000 4500 50 
F7 "FPGA_SPI3_MISO" O R 5000 4600 50 
F8 "FPGA_UART2_RX_TTL" B R 5000 5000 50 
F9 "FPGA_SPI3_MOSI" I R 5000 4800 50 
F10 "FPGA_UART2_CTRL_TTL" B R 5000 5200 50 
F11 "ADC_COMP" I L 3450 4350 50 
F12 "FGPA_AD_ID" O L 3450 4050 50 
F13 "FGPA_AD_VRH" O L 3450 4150 50 
F14 "FGPA_AD_IRN" O L 3450 4250 50 
F15 "FGPA_AD_IRP" O L 3450 4450 50 
F16 "FPGA_AD_IIN" O L 3450 4550 50 
F17 "FPGA_AD_RFS" O L 3450 4650 50 
F18 "FPGA_AD_RFS_OPT" O L 3450 4750 50 
F19 "FPGA_IO3" B R 5000 4250 50 
$EndSheet
$Sheet
S 5200 2450 1550 4900
U 606886D5
F0 "MCU" 50
F1 "MCU.sch" 50
F2 "RMII_TXD1" B R 6750 3200 50 
F3 "RMII_TXD0" B R 6750 3300 50 
F4 "RMII_TXEN" B R 6750 3400 50 
F5 "RMII_RXD0" B R 6750 3500 50 
F6 "RMII_RXD1" B R 6750 3600 50 
F7 "RMII_CRS_DV" B R 6750 3700 50 
F8 "RMII_MDIO" B R 6750 3800 50 
F9 "RMII_MDC" B R 6750 3900 50 
F10 "REF_CLK" B R 6750 4100 50 
F11 "NRST" B R 6750 4000 50 
F12 "TRIG_EN" O R 6750 2550 50 
F13 "TRIG_OUT" O R 6750 2650 50 
F14 "TRIG_IN" I R 6750 2750 50 
F15 "~CS" B L 5200 6350 50 
F16 "CKE" B L 5200 6450 50 
F17 "CLK" B L 5200 6550 50 
F18 "LDQM" B L 5200 6650 50 
F19 "UDQM" B L 5200 6750 50 
F20 "~WE" B L 5200 6850 50 
F21 "~CAS" B L 5200 6950 50 
F22 "~RAS" B L 5200 7050 50 
F23 "D[0..15]" B L 5200 7250 50 
F24 "BA0" B L 5200 6150 50 
F25 "BA1" B L 5200 6250 50 
F26 "FPGA_UART2_CTRL_TTL" B L 5200 5200 50 
F27 "FPGA_IO1" B L 5200 4050 50 
F28 "FPGA_IO2" B L 5200 4150 50 
F29 "FPGA_UART2_RX_TTL" B L 5200 5000 50 
F30 "FPGA_UART2_TX_TTL" B L 5200 5100 50 
F31 "FPGA_SPI3_SCK" O L 5200 4500 50 
F32 "FPGA_SPI3_MISO" I L 5200 4600 50 
F33 "FPGA_SPI3_MOSI" O L 5200 4800 50 
F34 "FPGA_SPI3_NSS" O L 5200 4700 50 
F35 "FPGA_IO3" B L 5200 4250 50 
F36 "A[0..12]" B L 5200 7150 50 
$EndSheet
Wire Wire Line
	3250 4750 3450 4750
Wire Wire Line
	3450 4650 3250 4650
Wire Wire Line
	3250 4550 3450 4550
Wire Wire Line
	3450 4450 3250 4450
Wire Wire Line
	3250 4350 3450 4350
Wire Wire Line
	3450 4250 3250 4250
Wire Wire Line
	3250 4150 3450 4150
Wire Wire Line
	3450 4050 3250 4050
Wire Wire Line
	5000 7050 5200 7050
Wire Wire Line
	5200 6950 5000 6950
Wire Wire Line
	5000 6850 5200 6850
Wire Wire Line
	5200 6750 5000 6750
Wire Wire Line
	5000 6650 5200 6650
Wire Wire Line
	5200 6550 5000 6550
Wire Wire Line
	5000 6450 5200 6450
Wire Wire Line
	5200 6350 5000 6350
Wire Wire Line
	5000 6250 5200 6250
Wire Wire Line
	5200 6150 5000 6150
Wire Wire Line
	6750 4100 6950 4100
Wire Wire Line
	6950 4000 6750 4000
Wire Wire Line
	6750 3900 6950 3900
Wire Wire Line
	6950 3800 6750 3800
Wire Wire Line
	6750 3700 6950 3700
Wire Wire Line
	6950 3600 6750 3600
Wire Wire Line
	6750 3500 6950 3500
Wire Wire Line
	6950 3400 6750 3400
Wire Wire Line
	6750 3300 6950 3300
Wire Wire Line
	6950 3200 6750 3200
Wire Wire Line
	6750 2750 6950 2750
Wire Wire Line
	6950 2650 6750 2650
Wire Wire Line
	6750 2550 6950 2550
Wire Wire Line
	5200 5000 5000 5000
Wire Wire Line
	5000 5100 5200 5100
Wire Wire Line
	5200 5200 5000 5200
Wire Wire Line
	5000 4800 5200 4800
Wire Wire Line
	5200 4700 5000 4700
Wire Wire Line
	5000 4600 5200 4600
Wire Wire Line
	5000 4500 5200 4500
Wire Wire Line
	5000 4250 5200 4250
Wire Wire Line
	5200 4150 5000 4150
Wire Wire Line
	5000 4050 5200 4050
$Sheet
S 8650 650  1550 5450
U 60BF6DA7
F0 "Connector" 50
F1 "Connector.sch" 50
F2 "TX-" B L 8650 3300 50 
F3 "RX-" B L 8650 3600 50 
F4 "TX+" B L 8650 3200 50 
F5 "RX+" B L 8650 3500 50 
F6 "EXT_TRIG" B L 8650 2550 50 
F7 "H" O L 8650 750 50 
F8 "L" O L 8650 850 50 
F9 "I" O L 8650 950 50 
F10 "LS" O L 8650 1050 50 
F11 "HS" O L 8650 1150 50 
F12 "OUT_REL[0..5]" I L 8650 1400 50 
$EndSheet
Wire Wire Line
	8650 3200 8500 3200
Wire Wire Line
	8500 3300 8650 3300
Wire Wire Line
	8650 3500 8500 3500
Wire Wire Line
	8500 3600 8650 3600
Wire Wire Line
	8650 2550 8500 2550
$Sheet
S 6950 650  1550 600 
U 60C28060
F0 "Input Protection" 50
F1 "Input_Protection.sch" 50
F2 "HS" I R 8500 1150 50 
F3 "HI_SENSE" O L 6950 750 50 
F4 "HI" O L 6950 850 50 
F5 "H" I R 8500 750 50 
F6 "LS" I R 8500 1050 50 
F7 "LO_SENSE" O L 6950 1050 50 
F8 "I" I R 8500 950 50 
F9 "AMPS" O L 6950 950 50 
F10 "L" I R 8500 850 50 
$EndSheet
Wire Bus Line
	5000 7150 5200 7150
Wire Bus Line
	5200 7250 5000 7250
Wire Wire Line
	8650 750  8500 750 
Wire Wire Line
	8500 850  8650 850 
Wire Wire Line
	8500 950  8650 950 
Wire Wire Line
	8500 1050 8650 1050
Wire Wire Line
	8650 1150 8500 1150
$Sheet
S 3450 2450 1550 550 
U 604E8C45
F0 "Relay Control" 50
F1 "Relay_Control.sch" 50
$EndSheet
$EndSCHEMATC
