// Seed: 1743235412
module module_0 (
    id_1,
    id_2
);
  inout wire id_2;
  input wire id_1;
  wire id_3, id_4, id_5;
  assign id_2 = id_2;
  tri1  id_6  ,  id_7  ,  id_8  ,  id_9  ,  id_10  ,  id_11  ,  id_12  ,  id_13  ,  id_14  ,  id_15  =  id_4  ,  id_16  ,  id_17  ,  id_18  ,  id_19  ,  id_20  ,  id_21  ,  id_22  ,  id_23  ,  id_24  ,  id_25  ,  id_26  ,  id_27  ,  id_28  ,  id_29  ,  id_30  ,  id_31  ,  id_32  ,  id_33  ,  id_34  ,  id_35  ,  id_36  ,  id_37  ,  id_38  ,  id_39  =  id_11  ==  {  id_28  {  1  }  }  ,  id_40  ,  id_41  ,  id_42  ,  id_43  ,  id_44  ;
  assign id_9  = 1;
  assign id_24 = ~1;
endmodule
module module_1 (
    input tri id_0,
    output supply1 id_1,
    input wor id_2,
    output tri1 id_3,
    output tri id_4,
    output wand id_5,
    output supply1 id_6,
    output supply0 id_7,
    input supply1 id_8,
    output wand id_9,
    input supply1 id_10,
    input supply0 id_11,
    input wor id_12,
    output wire id_13,
    input wand id_14,
    input tri id_15,
    output uwire id_16
);
  uwire id_18 = 1, id_19;
  wire  id_20 = ~1;
  assign id_5 = 1;
  module_0(
      id_20, id_20
  );
  assign id_1 = id_8;
  wire  id_21  ,  id_22  ,  id_23  ,  id_24  ,  id_25  ,  id_26  ,  id_27  ,  id_28  ,  id_29  ,  id_30  ,  id_31  ,  id_32  ,  id_33  ,  id_34  ,  id_35  ,  id_36  ,  id_37  ,  id_38  ,  id_39  ,  id_40  =  id_33  ;
  wire id_41;
endmodule
