// Seed: 2755406728
module module_0 (
    output tri1 id_0,
    input tri id_1
    , id_9,
    input wor id_2,
    input tri id_3,
    input supply1 id_4,
    input supply0 id_5,
    output supply1 id_6,
    output wand id_7
);
  assign id_6 = 1 - 1 == id_3 >= 1;
  supply1 id_10;
  assign id_10 = 1;
endmodule
module module_1 (
    input supply1 id_0,
    input tri1 id_1
    , id_19,
    output wire id_2,
    input tri0 id_3,
    output supply0 id_4,
    input wire id_5,
    input wand id_6,
    input tri0 id_7,
    output tri id_8,
    input wand id_9,
    input wor id_10,
    output tri1 id_11,
    input supply1 id_12,
    output uwire id_13,
    input wand id_14,
    input tri0 id_15,
    input uwire id_16,
    input wire id_17
);
  module_0(
      id_4, id_10, id_6, id_5, id_1, id_3, id_4, id_11
  );
  assign id_13 = 1;
endmodule
