## 5 PCIe Requirements

> **Section ID**: 5 | **Page**: 71-72

The following are PCIe requirements.


---
### üìä Tables (1)

#### Table 1: Table_5_PCIe_Requirements
![Table_5_PCIe_Requirements](../section_images/Table_5_PCIe_Requirements.png)

| Requirement ID | Description |
| :--- | :--- |
| PCI-1 | The device shall support a PCIe Maximum Payload Size (MPS) of 256 bytes or larger. |
| PCI-2 | The device Controller shall support modification of PCIe TLP completion timeout range as defined by the PCIe Base Spec. |
| PCI-3 | The vendor shall disclose the vendor-specific timeout range definition in the ‚ÄúCompletion Timeout Ranges Supported‚Äù field in the PCI Express Base Specification. |
| PCI-4 | Disabling of PCIe Completion Timeout shall also be supported by the device Controller. |
| PCI-5 | All three PCIe Conventional Resets (Cold, Warm, Hot) shall be supported. |
| PCI-6 | PCIe Function Level Reset shall be supported. |
| PCI-7 | Obsolete. See PCI-5 (PCIe Conventional Resets). |

