INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Gordoncrew/Documents/GitHub/DL202010_Gordon/Lab11_guess/Lab11_guess.srcs/sources_1/new/guess_FSM.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module guess_FSM
ERROR: [VRFC 10-1280] procedural assignment to a non-register win is not permitted, left-hand side should be reg/integer/time/genvar [C:/Users/Gordoncrew/Documents/GitHub/DL202010_Gordon/Lab11_guess/Lab11_guess.srcs/sources_1/new/guess_FSM.sv:46]
ERROR: [VRFC 10-1280] procedural assignment to a non-register lose is not permitted, left-hand side should be reg/integer/time/genvar [C:/Users/Gordoncrew/Documents/GitHub/DL202010_Gordon/Lab11_guess/Lab11_guess.srcs/sources_1/new/guess_FSM.sv:47]
ERROR: [VRFC 10-1280] procedural assignment to a non-register win is not permitted, left-hand side should be reg/integer/time/genvar [C:/Users/Gordoncrew/Documents/GitHub/DL202010_Gordon/Lab11_guess/Lab11_guess.srcs/sources_1/new/guess_FSM.sv:92]
ERROR: [VRFC 10-1280] procedural assignment to a non-register lose is not permitted, left-hand side should be reg/integer/time/genvar [C:/Users/Gordoncrew/Documents/GitHub/DL202010_Gordon/Lab11_guess/Lab11_guess.srcs/sources_1/new/guess_FSM.sv:93]
ERROR: [VRFC 10-1280] procedural assignment to a non-register lose is not permitted, left-hand side should be reg/integer/time/genvar [C:/Users/Gordoncrew/Documents/GitHub/DL202010_Gordon/Lab11_guess/Lab11_guess.srcs/sources_1/new/guess_FSM.sv:103]
ERROR: [VRFC 10-1280] procedural assignment to a non-register win is not permitted, left-hand side should be reg/integer/time/genvar [C:/Users/Gordoncrew/Documents/GitHub/DL202010_Gordon/Lab11_guess/Lab11_guess.srcs/sources_1/new/guess_FSM.sv:104]
ERROR: [VRFC 10-2865] module 'guess_FSM' ignored due to previous errors [C:/Users/Gordoncrew/Documents/GitHub/DL202010_Gordon/Lab11_guess/Lab11_guess.srcs/sources_1/new/guess_FSM.sv:5]
