# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../lab5_v1.srcs/sources_1/new/main_design.vhd" \
"../../../../lab5_v1.srcs/sim_1/new/test_bench.vhd" \

# Do not sort compile order
nosort
