#-----------------------------------------------------------
# PlanAhead v14.2 (64-bit)
# Build 194362 by xbuild on Fri Jul 20 18:52:11 MDT 2012
# Start of session at: Sun Jun 21 00:39:47 2015
# Process ID: 6792
# Log file: C:/Users/Gaurav/Documents/FPGA/Xilinx ISE/Counter/counter_wireframe/counter_wireframe/planAhead_run_1/planAhead.log
# Journal file: C:/Users/Gaurav/Documents/FPGA/Xilinx ISE/Counter/counter_wireframe/counter_wireframe/planAhead_run_1/planAhead.jou
#-----------------------------------------------------------
INFO: [Common 17-78] Attempting to get a license: PlanAhead
INFO: [Common 17-290] Got license for PlanAhead
INFO: [Common 17-86] Your PlanAhead license expires in -446 day(s)
INFO: [Device 21-36] Loading parts and site information from C:/Xilinx/14.2/ISE_DS/PlanAhead/data/parts/arch.xml
Parsing RTL primitives file [C:/Xilinx/14.2/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
Finished parsing RTL primitives file [C:/Xilinx/14.2/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
start_gui
source {C:/Users/Gaurav/Documents/FPGA/Xilinx ISE/Counter/counter_wireframe/counter_wireframe/pa.fromHdl.tcl}
# create_project -name counter_wireframe -dir "C:/Users/Gaurav/Documents/FPGA/Xilinx ISE/Counter/counter_wireframe/counter_wireframe/planAhead_run_1" -part xc3s250evq100-4
Parsing template File [C:/Xilinx/14.2/ISE_DS/ISE/data/projnav/templates/verilog.xml].
Finished parsing template File [C:/Xilinx/14.2/ISE_DS/ISE/data/projnav/templates/verilog.xml].
Parsing template File [C:/Xilinx/14.2/ISE_DS/ISE/data/projnav/templates/vhdl.xml].
Finished parsing template File [C:/Xilinx/14.2/ISE_DS/ISE/data/projnav/templates/vhdl.xml].
Parsing template File [C:/Xilinx/14.2/ISE_DS/ISE/data/projnav/templates/ucf.xml].
Finished parsing template File [C:/Xilinx/14.2/ISE_DS/ISE/data/projnav/templates/ucf.xml].
# set_param project.pinAheadLayout yes
# set srcset [get_property srcset [current_run -impl]]
# set_property target_constrs_file "counter.ucf" [current_fileset -constrset]
Adding file 'C:/Users/Gaurav/Documents/FPGA/Xilinx ISE/Counter/counter_wireframe/counter_wireframe/counter.ucf' to fileset 'constrs_1'
# set hdlfile [add_files [list {../counter.v}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set_property top counter $srcset
# add_files [list {counter.ucf}] -fileset [get_property constrset [current_run]]
# open_rtl_design -part xc3s250evq100-4
Using Verific elaboration
Parsing VHDL file "C:/Xilinx/14.2/ISE_DS/PlanAhead/data/parts/xilinx/rtl/lib/synplify/synattr.vhd" into library synplify
Analyzing Verilog file "C:/Users/Gaurav/Documents/FPGA/Xilinx ISE/Counter/counter_wireframe/counter.v" into library work
INFO: [Designutils 20-910] Reading macro library C:/Xilinx/14.2/ISE_DS/PlanAhead/data\./parts/xilinx/spartan3e/spartan3e/hd_int_macros.edn
Parsing EDIF File [C:/Xilinx/14.2/ISE_DS/PlanAhead/data\./parts/xilinx/spartan3e/spartan3e/hd_int_macros.edn]
Finished Parsing EDIF File [C:/Xilinx/14.2/ISE_DS/PlanAhead/data\./parts/xilinx/spartan3e/spartan3e/hd_int_macros.edn]
Loading clock regions from C:/Xilinx/14.2/ISE_DS/PlanAhead/data\parts/xilinx/spartan3e/spartan3e/xc3s250e/ClockRegion.xml
Loading clock buffers from C:/Xilinx/14.2/ISE_DS/PlanAhead/data\parts/xilinx/spartan3e/spartan3e/xc3s250e/ClockBuffers.xml
Loading package from C:/Xilinx/14.2/ISE_DS/PlanAhead/data\parts/xilinx/spartan3e/spartan3e/xc3s250e/vq100/Package.xml
Loading io standards from C:/Xilinx/14.2/ISE_DS/PlanAhead/data\./parts/xilinx/spartan3e/IOStandards.xml
INFO: [Device 21-19] Loading pkg sso from C:/Xilinx/14.2/ISE_DS/PlanAhead/data\parts/xilinx/spartan3e/spartan3e/xc3s250e/vq100/SSORules.xml
Loading list of drcs for the architecture : C:/Xilinx/14.2/ISE_DS/PlanAhead/data\./parts/xilinx/spartan3e/spartan3e/drc.xml
INFO: [Timing 38-77] Reading timing library C:/Xilinx/14.2/ISE_DS/PlanAhead/data\parts/xilinx/spartan3e/spartan3e/spartan3e-4.lib.
INFO: [Timing 38-34] Done reading timing library C:/Xilinx/14.2/ISE_DS/PlanAhead/data\parts/xilinx/spartan3e/spartan3e/spartan3e-4.lib.
Parsing UCF File [C:/Users/Gaurav/Documents/FPGA/Xilinx ISE/Counter/counter_wireframe/counter_wireframe/counter.ucf]
Finished Parsing UCF File [C:/Users/Gaurav/Documents/FPGA/Xilinx ISE/Counter/counter_wireframe/counter_wireframe/counter.ucf]
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Phase 0 | Netlist Checksum: 5ff97c34
open_rtl_design: Time (s): elapsed = 00:00:09 . Memory (MB): peak = 552.535 ; gain = 102.730
set_property package_pin "" [get_ports [list  clk]]
startgroup
set_property package_pin P89 [get_ports clk]
endgroup
startgroup
set_property package_pin P88 [get_ports rst]
endgroup
set_property is_loc_fixed false [get_ports [list  rst]]
set_property is_loc_fixed true [get_ports [list  rst]]
set_property is_loc_fixed false [get_ports [list  rst]]
startgroup
set_property package_pin P79 [get_ports {count[20]}]
endgroup
startgroup
set_property package_pin P78 [get_ports {count[19]}]
endgroup
set_property is_loc_fixed false [get_ports [list  {count[19]}]]
set_property is_loc_fixed false [get_ports [list  {count[20]}]]
set_property is_loc_fixed true [get_ports [list  {count[19]}]]
set_property is_loc_fixed true [get_ports [list  {count[20]}]]
save_design
