======================================================================
                    Starting Verilog Testbench                        
======================================================================
PASS: Zero shift
PASS: Shift by 1
PASS: Shift by 3 with alternating fill
PASS: Maximum valid shift (4)
PASS: Minimum invalid shift (5)
PASS: Invalid shift (6)
PASS: Maximum invalid shift (7)
PASS: All 1s input, shift by 2
PASS: All 0s input, shift by 4

--- Starting Randomized Tests ---
PASS: Random test (shift=4)
PASS: Random test (shift=2)
PASS: Random test (shift=0)
PASS: Random test (shift=1)
PASS: Random test (shift=4)
PASS: Random test (shift=6)
PASS: Random test (shift=1)
PASS: Random test (shift=0)
PASS: Random test (shift=4)
PASS: Random test (shift=4)
PASS: Random test (shift=5)
PASS: Random test (shift=4)
PASS: Random test (shift=7)
PASS: Random test (shift=6)
PASS: Random test (shift=7)
PASS: Random test (shift=3)
PASS: Random test (shift=3)
PASS: Random test (shift=2)
PASS: Random test (shift=7)
PASS: Random test (shift=1)
PASS: Random test (shift=0)
PASS: Random test (shift=6)
PASS: Random test (shift=7)
PASS: Random test (shift=3)
PASS: Random test (shift=3)
PASS: Random test (shift=3)
PASS: Random test (shift=5)
PASS: Random test (shift=2)
PASS: Random test (shift=0)
PASS: Random test (shift=1)
PASS: Random test (shift=1)
PASS: Random test (shift=4)
PASS: Random test (shift=2)
PASS: Random test (shift=4)
PASS: Random test (shift=6)
PASS: Random test (shift=2)
PASS: Random test (shift=2)
PASS: Random test (shift=0)
PASS: Random test (shift=0)
PASS: Random test (shift=1)
PASS: Random test (shift=5)
PASS: Random test (shift=3)
PASS: Random test (shift=0)
PASS: Random test (shift=2)
PASS: Random test (shift=4)
PASS: Random test (shift=3)
PASS: Random test (shift=4)
PASS: Random test (shift=4)
PASS: Random test (shift=3)
PASS: Random test (shift=0)

======================================================================
SUCCESS: All test cases passed!
======================================================================
