# DESCRIPTION: Verilator output: Timestamp data for --skip-identical.  Delete at will.
C "--cc --exe --build -j 0 -o ../simulation --top-module svsimTestbench --Mdir verilated-sources --assert +incdir+/home/venser/bak-dip/chisel/testings/example/build/chiselsim/MuxTest/NAND-Gate/test-1/primary-sources -CFLAGS -std=c++14 -I/home/venser/bak-dip/chisel/testings/example/build/chiselsim/MuxTest/NAND-Gate/test-1/workdir-verilator -DSVSIM_ENABLE_VERILATOR_SUPPORT +define+RANDOMIZE_REG_INIT +define+RANDOMIZE_MEM_INIT +define+RANDOMIZE_DELAY=1 +define+RANDOM=$urandom ../primary-sources/NandGate.sv ../primary-sources/verification/assert/layers-NandGate-Verification-Assert.sv ../primary-sources/verification/cover/layers-NandGate-Verification-Cover.sv ../primary-sources/verification/assume/layers-NandGate-Verification-Assume.sv ../primary-sources/verification/layers-NandGate-Verification.sv ../generated-sources/testbench.sv ../generated-sources/simulation-driver.cpp ../generated-sources/c-dpi-bridge.cpp"
S      3588  2120479  1747871824    53071757  1747871824    53071757 "/home/venser/bak-dip/chisel/testings/example/build/chiselsim/MuxTest/NAND-Gate/test-1/primary-sources/../generated-sources/testbench.sv"
S       331  2120467  1747871824    35071541  1747871824    24071410 "/home/venser/bak-dip/chisel/testings/example/build/chiselsim/MuxTest/NAND-Gate/test-1/primary-sources/../primary-sources/NandGate.sv"
S       260  2120461  1747871824    37071565  1747871824    24071410 "/home/venser/bak-dip/chisel/testings/example/build/chiselsim/MuxTest/NAND-Gate/test-1/primary-sources/../primary-sources/verification/assert/layers-NandGate-Verification-Assert.sv"
S       260  2120456  1747871824    37071565  1747871824    24071410 "/home/venser/bak-dip/chisel/testings/example/build/chiselsim/MuxTest/NAND-Gate/test-1/primary-sources/../primary-sources/verification/assume/layers-NandGate-Verification-Assume.sv"
S       257  2120462  1747871824    37071565  1747871824    24071410 "/home/venser/bak-dip/chisel/testings/example/build/chiselsim/MuxTest/NAND-Gate/test-1/primary-sources/../primary-sources/verification/cover/layers-NandGate-Verification-Cover.sv"
S       181  2120466  1747871824    38071577  1747871824    24071410 "/home/venser/bak-dip/chisel/testings/example/build/chiselsim/MuxTest/NAND-Gate/test-1/primary-sources/../primary-sources/verification/layers-NandGate-Verification.sv"
S       181  2120466  1747871824    38071577  1747871824    24071410 "/home/venser/bak-dip/chisel/testings/example/build/chiselsim/MuxTest/NAND-Gate/test-1/primary-sources/verification/layers-NandGate-Verification.sv"
S  10993608 11669010  1747082239   820493216  1705136080           0 "/usr/bin/verilator_bin"
S      4942 12193111  1747082239   835493393  1705136080           0 "/usr/share/verilator/include/verilated_std.sv"
T      3622  2120500  1747871824   186073348  1747871824   186073348 "verilated-sources/VsvsimTestbench.cpp"
T      3882  2120498  1747871824   186073348  1747871824   186073348 "verilated-sources/VsvsimTestbench.h"
T      2237  2120521  1747871824   188073372  1747871824   188073372 "verilated-sources/VsvsimTestbench.mk"
T      4579  2120497  1747871824   186073348  1747871824   186073348 "verilated-sources/VsvsimTestbench__Dpi.cpp"
T      3802  2120495  1747871824   186073348  1747871824   186073348 "verilated-sources/VsvsimTestbench__Dpi.h"
T      8347  2120502  1747871824   187073360  1747871824   187073360 "verilated-sources/VsvsimTestbench__Dpi_Export__0.cpp"
T      4603  2120491  1747871824   185073336  1747871824   185073336 "verilated-sources/VsvsimTestbench__Syms.cpp"
T      2526  2120492  1747871824   186073348  1747871824   186073348 "verilated-sources/VsvsimTestbench__Syms.h"
T      1203  2120506  1747871824   187073360  1747871824   187073360 "verilated-sources/VsvsimTestbench___024root.h"
T      4917  2120517  1747871824   188073372  1747871824   188073372 "verilated-sources/VsvsimTestbench___024root__DepSet_h80ae70f8__0.cpp"
T      4893  2120515  1747871824   187073360  1747871824   187073360 "verilated-sources/VsvsimTestbench___024root__DepSet_h80ae70f8__0__Slow.cpp"
T      8156  2120511  1747871824   187073360  1747871824   187073360 "verilated-sources/VsvsimTestbench___024root__DepSet_hb8c279e6__0.cpp"
T      2198  2120513  1747871824   187073360  1747871824   187073360 "verilated-sources/VsvsimTestbench___024root__DepSet_hb8c279e6__0__Slow.cpp"
T       756  2120509  1747871824   187073360  1747871824   187073360 "verilated-sources/VsvsimTestbench___024root__Slow.cpp"
T       766  2120504  1747871824   187073360  1747871824   187073360 "verilated-sources/VsvsimTestbench__pch.h"
T      2065  2120524  1747871824   188073372  1747871824   188073372 "verilated-sources/VsvsimTestbench__ver.d"
T         0        0  1747871824   188073372  1747871824   188073372 "verilated-sources/VsvsimTestbench__verFiles.dat"
T      1784  2120518  1747871824   188073372  1747871824   188073372 "verilated-sources/VsvsimTestbench_classes.mk"
