eagle_s20
13 2786 3534 26613 300553 2 4
-0.698 -0.402 TOP_Simple_RMII_L2_SWITCH eagle_s20 BG256 Detail 13 10
clock: phy0_ref_clk
13 16640 490 4
Setup check
23 3
Endpoint: PHY_TX_INTERFACE[0]$frame_fifo_tx/empty_flag_reg|PHY_TX_INTERFACE[0]$frame_fifo_tx/reg3_b3
23 9.711000 240 3
Timing path: PHY_TX_INTERFACE[0]$frame_fifo_tx/empty_flag_reg|PHY_TX_INTERFACE[0]$frame_fifo_tx/reg3_b3.clk->PHY_TX_INTERFACE[0]$frame_fifo_tx/empty_flag_reg|PHY_TX_INTERFACE[0]$frame_fifo_tx/reg3_b3
PHY_TX_INTERFACE[0]$frame_fifo_tx/empty_flag_reg|PHY_TX_INTERFACE[0]$frame_fifo_tx/reg3_b3.clk
PHY_TX_INTERFACE[0]$frame_fifo_tx/empty_flag_reg|PHY_TX_INTERFACE[0]$frame_fifo_tx/reg3_b3
25 9.711000 23.464000 13.753000 9 11
frame_fifo_tx_empty_flag[0] _al_u2319|_al_u3558.b[1]
PHY_TX_INTERFACE[0]$frame_fifo_tx/n22[0] PHY_TX_INTERFACE[0]$frame_fifo_tx/add2/ucin_al_u8013.e[0]
PHY_TX_INTERFACE[0]$frame_fifo_tx/add2/c3 PHY_TX_INTERFACE[0]$frame_fifo_tx/add2/u3_al_u8014.fci
PHY_TX_INTERFACE[0]$frame_fifo_tx/add2/c7 PHY_TX_INTERFACE[0]$frame_fifo_tx/add2/u7_al_u8015.fci
PHY_TX_INTERFACE[0]$frame_fifo_tx/add2/c11 PHY_TX_INTERFACE[0]$frame_fifo_tx/add2/u11_al_u8016.fci
PHY_TX_INTERFACE[0]$frame_fifo_tx/radr_next[12] PHY_TX_INTERFACE[0]$frame_fifo_tx/reg3_b10|PHY_TX_INTERFACE[0]$frame_fifo_tx/reg3_b11.a[0]
_al_u3149_o PHY_TX_INTERFACE[0]$frame_fifo_tx/reg3_b10|PHY_TX_INTERFACE[0]$frame_fifo_tx/reg3_b11.a[1]
_al_u3150_o PHY_TX_INTERFACE[0]$frame_fifo_tx/reg3_b7|PHY_TX_INTERFACE[0]$frame_fifo_tx/reg3_b8.a[0]
_al_u3151_o PHY_TX_INTERFACE[0]$frame_fifo_tx/reg3_b7|PHY_TX_INTERFACE[0]$frame_fifo_tx/reg3_b8.d[1]
_al_u3152_o PHY_TX_INTERFACE[0]$frame_fifo_tx/reg4_b1|PHY_TX_INTERFACE[0]$frame_fifo_tx/reg3_b2.a[0]
_al_u3153_o PHY_TX_INTERFACE[0]$frame_fifo_tx/empty_flag_reg|PHY_TX_INTERFACE[0]$frame_fifo_tx/reg3_b3.b[1]

Timing path: PHY_TX_INTERFACE[0]$frame_fifo_tx/empty_flag_reg|PHY_TX_INTERFACE[0]$frame_fifo_tx/reg3_b3.clk->PHY_TX_INTERFACE[0]$frame_fifo_tx/empty_flag_reg|PHY_TX_INTERFACE[0]$frame_fifo_tx/reg3_b3
PHY_TX_INTERFACE[0]$frame_fifo_tx/empty_flag_reg|PHY_TX_INTERFACE[0]$frame_fifo_tx/reg3_b3.clk
PHY_TX_INTERFACE[0]$frame_fifo_tx/empty_flag_reg|PHY_TX_INTERFACE[0]$frame_fifo_tx/reg3_b3
71 10.032000 23.464000 13.432000 9 11
frame_fifo_tx_empty_flag[0] _al_u2319|_al_u3558.b[1]
PHY_TX_INTERFACE[0]$frame_fifo_tx/n22[0] PHY_TX_INTERFACE[0]$frame_fifo_tx/add2/ucin_al_u8013.e[0]
PHY_TX_INTERFACE[0]$frame_fifo_tx/add2/c3 PHY_TX_INTERFACE[0]$frame_fifo_tx/add2/u3_al_u8014.fci
PHY_TX_INTERFACE[0]$frame_fifo_tx/add2/c7 PHY_TX_INTERFACE[0]$frame_fifo_tx/add2/u7_al_u8015.fci
PHY_TX_INTERFACE[0]$frame_fifo_tx/add2/c11 PHY_TX_INTERFACE[0]$frame_fifo_tx/add2/u11_al_u8016.fci
PHY_TX_INTERFACE[0]$frame_fifo_tx/radr_next[11] PHY_TX_INTERFACE[0]$frame_fifo_tx/reg3_b10|PHY_TX_INTERFACE[0]$frame_fifo_tx/reg3_b11.b[0]
_al_u3149_o PHY_TX_INTERFACE[0]$frame_fifo_tx/reg3_b10|PHY_TX_INTERFACE[0]$frame_fifo_tx/reg3_b11.a[1]
_al_u3150_o PHY_TX_INTERFACE[0]$frame_fifo_tx/reg3_b7|PHY_TX_INTERFACE[0]$frame_fifo_tx/reg3_b8.a[0]
_al_u3151_o PHY_TX_INTERFACE[0]$frame_fifo_tx/reg3_b7|PHY_TX_INTERFACE[0]$frame_fifo_tx/reg3_b8.d[1]
_al_u3152_o PHY_TX_INTERFACE[0]$frame_fifo_tx/reg4_b1|PHY_TX_INTERFACE[0]$frame_fifo_tx/reg3_b2.a[0]
_al_u3153_o PHY_TX_INTERFACE[0]$frame_fifo_tx/empty_flag_reg|PHY_TX_INTERFACE[0]$frame_fifo_tx/reg3_b3.b[1]

Timing path: PHY_TX_INTERFACE[0]$frame_fifo_tx/empty_flag_reg|PHY_TX_INTERFACE[0]$frame_fifo_tx/reg3_b3.clk->PHY_TX_INTERFACE[0]$frame_fifo_tx/empty_flag_reg|PHY_TX_INTERFACE[0]$frame_fifo_tx/reg3_b3
PHY_TX_INTERFACE[0]$frame_fifo_tx/empty_flag_reg|PHY_TX_INTERFACE[0]$frame_fifo_tx/reg3_b3.clk
PHY_TX_INTERFACE[0]$frame_fifo_tx/empty_flag_reg|PHY_TX_INTERFACE[0]$frame_fifo_tx/reg3_b3
117 10.400000 23.464000 13.064000 9 11
frame_fifo_tx_empty_flag[0] _al_u2319|_al_u3558.b[1]
PHY_TX_INTERFACE[0]$frame_fifo_tx/n22[0] PHY_TX_INTERFACE[0]$frame_fifo_tx/add2/ucin_al_u8013.e[0]
PHY_TX_INTERFACE[0]$frame_fifo_tx/add2/c3 PHY_TX_INTERFACE[0]$frame_fifo_tx/add2/u3_al_u8014.fci
PHY_TX_INTERFACE[0]$frame_fifo_tx/add2/c7 PHY_TX_INTERFACE[0]$frame_fifo_tx/add2/u7_al_u8015.fci
PHY_TX_INTERFACE[0]$frame_fifo_tx/add2/c11 PHY_TX_INTERFACE[0]$frame_fifo_tx/add2/u11_al_u8016.fci
PHY_TX_INTERFACE[0]$frame_fifo_tx/radr_next[13] PHY_TX_INTERFACE[0]$frame_fifo_tx/reg4_b12|PHY_TX_INTERFACE[0]$frame_fifo_tx/reg3_b13.a[0]
PHY_TX_INTERFACE[0]$frame_fifo_tx/n30 PHY_TX_INTERFACE[0]$frame_fifo_tx/reg3_b10|PHY_TX_INTERFACE[0]$frame_fifo_tx/reg3_b11.b[1]
_al_u3150_o PHY_TX_INTERFACE[0]$frame_fifo_tx/reg3_b7|PHY_TX_INTERFACE[0]$frame_fifo_tx/reg3_b8.a[0]
_al_u3151_o PHY_TX_INTERFACE[0]$frame_fifo_tx/reg3_b7|PHY_TX_INTERFACE[0]$frame_fifo_tx/reg3_b8.d[1]
_al_u3152_o PHY_TX_INTERFACE[0]$frame_fifo_tx/reg4_b1|PHY_TX_INTERFACE[0]$frame_fifo_tx/reg3_b2.a[0]
_al_u3153_o PHY_TX_INTERFACE[0]$frame_fifo_tx/empty_flag_reg|PHY_TX_INTERFACE[0]$frame_fifo_tx/reg3_b3.b[1]


Endpoint: PHY_TX_INTERFACE[0]$phy_tx/reg5_b3|_al_u3222
163 10.255000 107 3
Timing path: PHY_TX_INTERFACE[0]$phy_tx/reg5_b3|_al_u3222.clk->PHY_TX_INTERFACE[0]$phy_tx/reg5_b3|_al_u3222
PHY_TX_INTERFACE[0]$phy_tx/reg5_b3|_al_u3222.clk
PHY_TX_INTERFACE[0]$phy_tx/reg5_b3|_al_u3222
165 10.255000 23.464000 13.209000 6 7
PHY_TX_INTERFACE[0]$phy_tx/cnt_reg[3] PHY_TX_INTERFACE[0]$phy_tx/lt0_4|PHY_TX_INTERFACE[0]$phy_tx/lt0_3.a[0]
PHY_TX_INTERFACE[0]$phy_tx/lt0_c5 PHY_TX_INTERFACE[0]$phy_tx/lt0_6|PHY_TX_INTERFACE[0]$phy_tx/lt0_5.fci
PHY_TX_INTERFACE[0]$phy_tx/lt0_c7 PHY_TX_INTERFACE[0]$phy_tx/lt0_cout|PHY_TX_INTERFACE[0]$phy_tx/lt0_7.fci
PHY_TX_INTERFACE[0]$phy_tx/n10 _al_u2923|_al_u3001.a[1]
_al_u2923_o _al_u3208.a[1]
_al_u3208_o PHY_TX_INTERFACE[0]$phy_tx/randgen/reg0_b26|_al_u3221.a[0]
_al_u3221_o PHY_TX_INTERFACE[0]$phy_tx/reg5_b3|_al_u3222.e[1]

Timing path: PHY_TX_INTERFACE[0]$phy_tx/reg5_b3|_al_u3222.clk->PHY_TX_INTERFACE[0]$phy_tx/reg5_b3|_al_u3222
PHY_TX_INTERFACE[0]$phy_tx/reg5_b3|_al_u3222.clk
PHY_TX_INTERFACE[0]$phy_tx/reg5_b3|_al_u3222
203 10.255000 23.464000 13.209000 6 7
PHY_TX_INTERFACE[0]$phy_tx/cnt_reg[3] PHY_TX_INTERFACE[0]$phy_tx/lt0_4|PHY_TX_INTERFACE[0]$phy_tx/lt0_3.a[0]
PHY_TX_INTERFACE[0]$phy_tx/lt0_c5 PHY_TX_INTERFACE[0]$phy_tx/lt0_6|PHY_TX_INTERFACE[0]$phy_tx/lt0_5.fci
PHY_TX_INTERFACE[0]$phy_tx/lt0_c7 PHY_TX_INTERFACE[0]$phy_tx/lt0_cout|PHY_TX_INTERFACE[0]$phy_tx/lt0_7.fci
PHY_TX_INTERFACE[0]$phy_tx/n10 _al_u2923|_al_u3001.a[1]
_al_u2923_o _al_u3208.a[0]
_al_u3208_o PHY_TX_INTERFACE[0]$phy_tx/randgen/reg0_b26|_al_u3221.a[0]
_al_u3221_o PHY_TX_INTERFACE[0]$phy_tx/reg5_b3|_al_u3222.e[1]

Timing path: PHY_TX_INTERFACE[0]$phy_tx/reg5_b6|_al_u3213.clk->PHY_TX_INTERFACE[0]$phy_tx/reg5_b3|_al_u3222
PHY_TX_INTERFACE[0]$phy_tx/reg5_b6|_al_u3213.clk
PHY_TX_INTERFACE[0]$phy_tx/reg5_b3|_al_u3222
241 10.370000 23.464000 13.094000 6 6
PHY_TX_INTERFACE[0]$phy_tx/cnt_reg[6] PHY_TX_INTERFACE[0]$phy_tx/lt0_6|PHY_TX_INTERFACE[0]$phy_tx/lt0_5.a[1]
PHY_TX_INTERFACE[0]$phy_tx/lt0_c7 PHY_TX_INTERFACE[0]$phy_tx/lt0_cout|PHY_TX_INTERFACE[0]$phy_tx/lt0_7.fci
PHY_TX_INTERFACE[0]$phy_tx/n10 _al_u2923|_al_u3001.a[1]
_al_u2923_o _al_u3208.a[1]
_al_u3208_o PHY_TX_INTERFACE[0]$phy_tx/randgen/reg0_b26|_al_u3221.a[0]
_al_u3221_o PHY_TX_INTERFACE[0]$phy_tx/reg5_b3|_al_u3222.e[1]


Endpoint: PHY_RX_INTERFACE[0]$frame_fifo_rx/afull_flag_reg|PHY_RX_INTERFACE[0]$frame_fifo_rx/lt0_13
277 10.283000 1595 3
Timing path: PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b13|PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg1_b13.clk->PHY_RX_INTERFACE[0]$frame_fifo_rx/afull_flag_reg|PHY_RX_INTERFACE[0]$frame_fifo_rx/lt0_13
PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b13|PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg1_b13.clk
PHY_RX_INTERFACE[0]$frame_fifo_rx/afull_flag_reg|PHY_RX_INTERFACE[0]$frame_fifo_rx/lt0_13
279 10.283000 23.336000 13.053000 10 12
PHY_RX_INTERFACE[0]$frame_fifo_rx/radr_gray_sync[13] _al_u3202|PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b12.e[0]
PHY_RX_INTERFACE[0]$frame_fifo_rx/radr_sync[12] PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b10|PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b11.e[0]
PHY_RX_INTERFACE[0]$frame_fifo_rx/radr_sync[11] PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b10|PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b11.d[1]
PHY_RX_INTERFACE[0]$frame_fifo_rx/radr_sync[10] PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b9|PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b8.c[0]
PHY_RX_INTERFACE[0]$frame_fifo_rx/radr_sync[8] _al_u2426|_al_u3690.c[1]
PHY_RX_INTERFACE[0]$frame_fifo_rx/radr_sync[3] PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b2|PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b1.d[1]
PHY_RX_INTERFACE[0]$frame_fifo_rx/radr_sync[2] PHY_RX_INTERFACE[0]$frame_fifo_rx/sub0/ucin_al_u7969.e[1]
PHY_RX_INTERFACE[0]$frame_fifo_rx/sub0/c3 PHY_RX_INTERFACE[0]$frame_fifo_rx/sub0/u3_al_u7970.fci
PHY_RX_INTERFACE[0]$frame_fifo_rx/sub0/c7 PHY_RX_INTERFACE[0]$frame_fifo_rx/sub0/u7_al_u7971.fci
PHY_RX_INTERFACE[0]$frame_fifo_rx/sub0/c11 PHY_RX_INTERFACE[0]$frame_fifo_rx/sub0/u11_al_u7972.fci
PHY_RX_INTERFACE[0]$frame_fifo_rx/diff_adr_w[12] PHY_RX_INTERFACE[0]$frame_fifo_rx/lt0_12|PHY_RX_INTERFACE[0]$frame_fifo_rx/lt0_11.b[1]
PHY_RX_INTERFACE[0]$frame_fifo_rx/lt0_c13 PHY_RX_INTERFACE[0]$frame_fifo_rx/afull_flag_reg|PHY_RX_INTERFACE[0]$frame_fifo_rx/lt0_13.fci

Timing path: PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b13|PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg1_b13.clk->PHY_RX_INTERFACE[0]$frame_fifo_rx/afull_flag_reg|PHY_RX_INTERFACE[0]$frame_fifo_rx/lt0_13
PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b13|PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg1_b13.clk
PHY_RX_INTERFACE[0]$frame_fifo_rx/afull_flag_reg|PHY_RX_INTERFACE[0]$frame_fifo_rx/lt0_13
327 10.289000 23.336000 13.047000 10 14
PHY_RX_INTERFACE[0]$frame_fifo_rx/radr_gray_sync[13] _al_u3202|PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b12.e[0]
PHY_RX_INTERFACE[0]$frame_fifo_rx/radr_sync[12] PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b10|PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b11.e[0]
PHY_RX_INTERFACE[0]$frame_fifo_rx/radr_sync[11] PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b10|PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b11.d[1]
PHY_RX_INTERFACE[0]$frame_fifo_rx/radr_sync[10] PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b9|PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b8.c[0]
PHY_RX_INTERFACE[0]$frame_fifo_rx/radr_sync[8] _al_u2426|_al_u3690.c[1]
PHY_RX_INTERFACE[0]$frame_fifo_rx/radr_sync[3] PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b2|PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b1.d[1]
PHY_RX_INTERFACE[0]$frame_fifo_rx/radr_sync[2] PHY_RX_INTERFACE[0]$frame_fifo_rx/sub0/ucin_al_u7969.e[1]
PHY_RX_INTERFACE[0]$frame_fifo_rx/sub0/c3 PHY_RX_INTERFACE[0]$frame_fifo_rx/sub0/u3_al_u7970.fci
PHY_RX_INTERFACE[0]$frame_fifo_rx/diff_adr_w[4] PHY_RX_INTERFACE[0]$frame_fifo_rx/lt0_4|PHY_RX_INTERFACE[0]$frame_fifo_rx/lt0_3.b[1]
PHY_RX_INTERFACE[0]$frame_fifo_rx/lt0_c5 PHY_RX_INTERFACE[0]$frame_fifo_rx/lt0_6|PHY_RX_INTERFACE[0]$frame_fifo_rx/lt0_5.fci
PHY_RX_INTERFACE[0]$frame_fifo_rx/lt0_c7 PHY_RX_INTERFACE[0]$frame_fifo_rx/lt0_8|PHY_RX_INTERFACE[0]$frame_fifo_rx/lt0_7.fci
PHY_RX_INTERFACE[0]$frame_fifo_rx/lt0_c9 PHY_RX_INTERFACE[0]$frame_fifo_rx/lt0_10|PHY_RX_INTERFACE[0]$frame_fifo_rx/lt0_9.fci
PHY_RX_INTERFACE[0]$frame_fifo_rx/lt0_c11 PHY_RX_INTERFACE[0]$frame_fifo_rx/lt0_12|PHY_RX_INTERFACE[0]$frame_fifo_rx/lt0_11.fci
PHY_RX_INTERFACE[0]$frame_fifo_rx/lt0_c13 PHY_RX_INTERFACE[0]$frame_fifo_rx/afull_flag_reg|PHY_RX_INTERFACE[0]$frame_fifo_rx/lt0_13.fci

Timing path: PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b13|PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg1_b13.clk->PHY_RX_INTERFACE[0]$frame_fifo_rx/afull_flag_reg|PHY_RX_INTERFACE[0]$frame_fifo_rx/lt0_13
PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b13|PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg1_b13.clk
PHY_RX_INTERFACE[0]$frame_fifo_rx/afull_flag_reg|PHY_RX_INTERFACE[0]$frame_fifo_rx/lt0_13
379 10.408000 23.336000 12.928000 10 12
PHY_RX_INTERFACE[0]$frame_fifo_rx/radr_gray_sync[13] _al_u3202|PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b12.e[0]
PHY_RX_INTERFACE[0]$frame_fifo_rx/radr_sync[12] PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b10|PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b11.e[0]
PHY_RX_INTERFACE[0]$frame_fifo_rx/radr_sync[11] PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b10|PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b11.d[1]
PHY_RX_INTERFACE[0]$frame_fifo_rx/radr_sync[10] PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b9|PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b8.c[0]
PHY_RX_INTERFACE[0]$frame_fifo_rx/radr_sync[8] _al_u2426|_al_u3690.c[1]
PHY_RX_INTERFACE[0]$frame_fifo_rx/radr_sync[3] PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b2|PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b1.d[1]
PHY_RX_INTERFACE[0]$frame_fifo_rx/radr_sync[2] PHY_RX_INTERFACE[0]$frame_fifo_rx/sub0/ucin_al_u7969.e[1]
PHY_RX_INTERFACE[0]$frame_fifo_rx/sub0/c3 PHY_RX_INTERFACE[0]$frame_fifo_rx/sub0/u3_al_u7970.fci
PHY_RX_INTERFACE[0]$frame_fifo_rx/sub0/c7 PHY_RX_INTERFACE[0]$frame_fifo_rx/sub0/u7_al_u7971.fci
PHY_RX_INTERFACE[0]$frame_fifo_rx/diff_adr_w[9] PHY_RX_INTERFACE[0]$frame_fifo_rx/lt0_10|PHY_RX_INTERFACE[0]$frame_fifo_rx/lt0_9.b[0]
PHY_RX_INTERFACE[0]$frame_fifo_rx/lt0_c11 PHY_RX_INTERFACE[0]$frame_fifo_rx/lt0_12|PHY_RX_INTERFACE[0]$frame_fifo_rx/lt0_11.fci
PHY_RX_INTERFACE[0]$frame_fifo_rx/lt0_c13 PHY_RX_INTERFACE[0]$frame_fifo_rx/afull_flag_reg|PHY_RX_INTERFACE[0]$frame_fifo_rx/lt0_13.fci



Hold check
427 3
Endpoint: PHY_TX_INTERFACE[0]$frame_fifo_tx/bram32k_impl_1/inst_4096x8_sub_000000_000
429 0.341000 1 1
Timing path: PHY_RX_INTERFACE[0]$frame_fifo_rx/rst_w_sync/temp2_reg|_al_u2704.clk->PHY_TX_INTERFACE[0]$frame_fifo_tx/bram32k_impl_1/inst_4096x8_sub_000000_000
PHY_RX_INTERFACE[0]$frame_fifo_rx/rst_w_sync/temp2_reg|_al_u2704.clk
PHY_TX_INTERFACE[0]$frame_fifo_tx/bram32k_impl_1/inst_4096x8_sub_000000_000
431 0.341000 3.817000 4.158000 1 1
PHY_RX_INTERFACE[0]$frame_fifo_rx/rst_n_w PHY_TX_INTERFACE[0]$frame_fifo_tx/bram32k_impl_1/inst_4096x8_sub_000000_000.rstb


Endpoint: _al_u3202|PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b12
457 0.347000 1 1
Timing path: PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg1_b12|PHY_TX_INTERFACE[0]$frame_fifo_tx/sync_1/reg1_b6.clk->_al_u3202|PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b12
PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg1_b12|PHY_TX_INTERFACE[0]$frame_fifo_tx/sync_1/reg1_b6.clk
_al_u3202|PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b12
459 0.347000 3.450000 3.797000 1 1
PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/temp1[12] _al_u3202|PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b12.mi[0]


Endpoint: PHY_TX_INTERFACE[0]$phy_tx/randgen/reg0_b16|PHY_TX_INTERFACE[0]$phy_tx/randgen/reg0_b17
485 0.359000 1 1
Timing path: PHY_TX_INTERFACE[0]$phy_tx/randgen/reg0_b14|PHY_TX_INTERFACE[0]$phy_tx/randgen/reg0_b15.clk->PHY_TX_INTERFACE[0]$phy_tx/randgen/reg0_b16|PHY_TX_INTERFACE[0]$phy_tx/randgen/reg0_b17
PHY_TX_INTERFACE[0]$phy_tx/randgen/reg0_b14|PHY_TX_INTERFACE[0]$phy_tx/randgen/reg0_b15.clk
PHY_TX_INTERFACE[0]$phy_tx/randgen/reg0_b16|PHY_TX_INTERFACE[0]$phy_tx/randgen/reg0_b17
487 0.359000 3.450000 3.809000 1 1
PHY_TX_INTERFACE[0]$phy_tx/randgen/mseq32[15] PHY_TX_INTERFACE[0]$phy_tx/randgen/reg0_b16|PHY_TX_INTERFACE[0]$phy_tx/randgen/reg0_b17.mi[1]



Recovery check
513 2
Endpoint: PHY_TX_INTERFACE[0]$frame_fifo_tx/bram9k_impl/inst_8192x1_sub_000000_000
515 17.893000 1 1
Timing path: PHY_RX_INTERFACE[0]$frame_fifo_rx/rst_w_sync/temp2_reg|_al_u2704.clk->PHY_TX_INTERFACE[0]$frame_fifo_tx/bram9k_impl/inst_8192x1_sub_000000_000
PHY_RX_INTERFACE[0]$frame_fifo_rx/rst_w_sync/temp2_reg|_al_u2704.clk
PHY_TX_INTERFACE[0]$frame_fifo_tx/bram9k_impl/inst_8192x1_sub_000000_000
517 17.893000 23.202000 5.309000 1 1
PHY_RX_INTERFACE[0]$frame_fifo_rx/rst_n_w PHY_TX_INTERFACE[0]$frame_fifo_tx/bram9k_impl/inst_8192x1_sub_000000_000.rstb


Endpoint: PHY_RX_INTERFACE[0]$frame_fifo_rx/bram9k_impl/inst_8192x1_sub_000000_000
543 18.466000 1 1
Timing path: PHY_RX_INTERFACE[0]$frame_fifo_rx/rst_w_sync/temp2_reg|_al_u2704.clk->PHY_RX_INTERFACE[0]$frame_fifo_rx/bram9k_impl/inst_8192x1_sub_000000_000
PHY_RX_INTERFACE[0]$frame_fifo_rx/rst_w_sync/temp2_reg|_al_u2704.clk
PHY_RX_INTERFACE[0]$frame_fifo_rx/bram9k_impl/inst_8192x1_sub_000000_000
545 18.466000 23.202000 4.736000 1 1
PHY_RX_INTERFACE[0]$frame_fifo_rx/rst_n_w PHY_RX_INTERFACE[0]$frame_fifo_rx/bram9k_impl/inst_8192x1_sub_000000_000.rsta



Removal check
571 2
Endpoint: PHY_RX_INTERFACE[0]$frame_fifo_rx/bram9k_impl/inst_8192x1_sub_000000_000
573 0.633000 1 1
Timing path: PHY_RX_INTERFACE[0]$frame_fifo_rx/rst_w_sync/temp2_reg|_al_u2704.clk->PHY_RX_INTERFACE[0]$frame_fifo_rx/bram9k_impl/inst_8192x1_sub_000000_000
PHY_RX_INTERFACE[0]$frame_fifo_rx/rst_w_sync/temp2_reg|_al_u2704.clk
PHY_RX_INTERFACE[0]$frame_fifo_rx/bram9k_impl/inst_8192x1_sub_000000_000
575 0.633000 3.626000 4.259000 1 1
PHY_RX_INTERFACE[0]$frame_fifo_rx/rst_n_w PHY_RX_INTERFACE[0]$frame_fifo_rx/bram9k_impl/inst_8192x1_sub_000000_000.rsta


Endpoint: PHY_TX_INTERFACE[0]$frame_fifo_tx/bram9k_impl/inst_8192x1_sub_000000_000
601 1.186000 1 1
Timing path: PHY_RX_INTERFACE[0]$frame_fifo_rx/rst_w_sync/temp2_reg|_al_u2704.clk->PHY_TX_INTERFACE[0]$frame_fifo_tx/bram9k_impl/inst_8192x1_sub_000000_000
PHY_RX_INTERFACE[0]$frame_fifo_rx/rst_w_sync/temp2_reg|_al_u2704.clk
PHY_TX_INTERFACE[0]$frame_fifo_tx/bram9k_impl/inst_8192x1_sub_000000_000
603 1.186000 3.626000 4.812000 1 1
PHY_RX_INTERFACE[0]$frame_fifo_rx/rst_n_w PHY_TX_INTERFACE[0]$frame_fifo_tx/bram9k_impl/inst_8192x1_sub_000000_000.rstb




clock: phy1_ref_clk
629 17418 488 4
Setup check
639 3
Endpoint: PHY_RX_INTERFACE[1]$frame_fifo_rx/half_flag_reg|PHY_RX_INTERFACE[1]$frame_fifo_rx/lt1_13
639 10.939000 1595 3
Timing path: PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b13|PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg1_b13.clk->PHY_RX_INTERFACE[1]$frame_fifo_rx/half_flag_reg|PHY_RX_INTERFACE[1]$frame_fifo_rx/lt1_13
PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b13|PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg1_b13.clk
PHY_RX_INTERFACE[1]$frame_fifo_rx/half_flag_reg|PHY_RX_INTERFACE[1]$frame_fifo_rx/lt1_13
641 10.939000 23.336000 12.397000 11 14
PHY_RX_INTERFACE[1]$frame_fifo_rx/radr_gray_sync[13] PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b0|PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b12.d[0]
PHY_RX_INTERFACE[1]$frame_fifo_rx/radr_sync[12] PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b10|PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b11.b[0]
PHY_RX_INTERFACE[1]$frame_fifo_rx/radr_sync[11] PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b10|PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b11.d[1]
PHY_RX_INTERFACE[1]$frame_fifo_rx/radr_sync[10] PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b9|PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b8.e[1]
PHY_RX_INTERFACE[1]$frame_fifo_rx/radr_sync[9] PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b7|PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b6.b[1]
PHY_RX_INTERFACE[1]$frame_fifo_rx/radr_sync[7] PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b2|PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b1.c[0]
PHY_RX_INTERFACE[1]$frame_fifo_rx/radr_sync[1] PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b0|PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b12.c[1]
PHY_RX_INTERFACE[1]$frame_fifo_rx/radr_sync[0] PHY_RX_INTERFACE[1]$frame_fifo_rx/sub0/ucin_al_u7981.e[0]
PHY_RX_INTERFACE[1]$frame_fifo_rx/sub0/c3 PHY_RX_INTERFACE[1]$frame_fifo_rx/sub0/u3_al_u7982.fci
PHY_RX_INTERFACE[1]$frame_fifo_rx/diff_adr_w[6] PHY_RX_INTERFACE[1]$frame_fifo_rx/lt1_6|PHY_RX_INTERFACE[1]$frame_fifo_rx/lt1_5.b[1]
PHY_RX_INTERFACE[1]$frame_fifo_rx/lt1_c7 PHY_RX_INTERFACE[1]$frame_fifo_rx/lt1_8|PHY_RX_INTERFACE[1]$frame_fifo_rx/lt1_7.fci
PHY_RX_INTERFACE[1]$frame_fifo_rx/lt1_c9 PHY_RX_INTERFACE[1]$frame_fifo_rx/lt1_10|PHY_RX_INTERFACE[1]$frame_fifo_rx/lt1_9.fci
PHY_RX_INTERFACE[1]$frame_fifo_rx/lt1_c11 PHY_RX_INTERFACE[1]$frame_fifo_rx/lt1_12|PHY_RX_INTERFACE[1]$frame_fifo_rx/lt1_11.fci
PHY_RX_INTERFACE[1]$frame_fifo_rx/lt1_c13 PHY_RX_INTERFACE[1]$frame_fifo_rx/half_flag_reg|PHY_RX_INTERFACE[1]$frame_fifo_rx/lt1_13.fci

Timing path: PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b13|PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg1_b13.clk->PHY_RX_INTERFACE[1]$frame_fifo_rx/half_flag_reg|PHY_RX_INTERFACE[1]$frame_fifo_rx/lt1_13
PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b13|PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg1_b13.clk
PHY_RX_INTERFACE[1]$frame_fifo_rx/half_flag_reg|PHY_RX_INTERFACE[1]$frame_fifo_rx/lt1_13
693 10.980000 23.336000 12.356000 11 13
PHY_RX_INTERFACE[1]$frame_fifo_rx/radr_gray_sync[13] PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b0|PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b12.d[0]
PHY_RX_INTERFACE[1]$frame_fifo_rx/radr_sync[12] PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b10|PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b11.b[0]
PHY_RX_INTERFACE[1]$frame_fifo_rx/radr_sync[11] PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b10|PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b11.d[1]
PHY_RX_INTERFACE[1]$frame_fifo_rx/radr_sync[10] PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b9|PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b8.e[1]
PHY_RX_INTERFACE[1]$frame_fifo_rx/radr_sync[9] PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b7|PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b6.b[1]
PHY_RX_INTERFACE[1]$frame_fifo_rx/radr_sync[7] PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b2|PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b1.c[0]
PHY_RX_INTERFACE[1]$frame_fifo_rx/radr_sync[1] PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b0|PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b12.c[1]
PHY_RX_INTERFACE[1]$frame_fifo_rx/radr_sync[0] PHY_RX_INTERFACE[1]$frame_fifo_rx/sub0/ucin_al_u7981.e[0]
PHY_RX_INTERFACE[1]$frame_fifo_rx/sub0/c3 PHY_RX_INTERFACE[1]$frame_fifo_rx/sub0/u3_al_u7982.fci
PHY_RX_INTERFACE[1]$frame_fifo_rx/sub0/c7 PHY_RX_INTERFACE[1]$frame_fifo_rx/sub0/u7_al_u7983.fci
PHY_RX_INTERFACE[1]$frame_fifo_rx/sub0/c11 PHY_RX_INTERFACE[1]$frame_fifo_rx/sub0/u11_al_u7984.fci
PHY_RX_INTERFACE[1]$frame_fifo_rx/diff_adr_w[12] PHY_RX_INTERFACE[1]$frame_fifo_rx/lt1_12|PHY_RX_INTERFACE[1]$frame_fifo_rx/lt1_11.b[1]
PHY_RX_INTERFACE[1]$frame_fifo_rx/lt1_c13 PHY_RX_INTERFACE[1]$frame_fifo_rx/half_flag_reg|PHY_RX_INTERFACE[1]$frame_fifo_rx/lt1_13.fci

Timing path: PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b0|PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b12.clk->PHY_RX_INTERFACE[1]$frame_fifo_rx/half_flag_reg|PHY_RX_INTERFACE[1]$frame_fifo_rx/lt1_13
PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b0|PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b12.clk
PHY_RX_INTERFACE[1]$frame_fifo_rx/half_flag_reg|PHY_RX_INTERFACE[1]$frame_fifo_rx/lt1_13
743 11.149000 23.336000 12.187000 11 14
PHY_RX_INTERFACE[1]$frame_fifo_rx/radr_gray_sync[12] PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b0|PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b12.a[0]
PHY_RX_INTERFACE[1]$frame_fifo_rx/radr_sync[12] PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b10|PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b11.b[0]
PHY_RX_INTERFACE[1]$frame_fifo_rx/radr_sync[11] PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b10|PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b11.d[1]
PHY_RX_INTERFACE[1]$frame_fifo_rx/radr_sync[10] PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b9|PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b8.e[1]
PHY_RX_INTERFACE[1]$frame_fifo_rx/radr_sync[9] PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b7|PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b6.b[1]
PHY_RX_INTERFACE[1]$frame_fifo_rx/radr_sync[7] PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b2|PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b1.c[0]
PHY_RX_INTERFACE[1]$frame_fifo_rx/radr_sync[1] PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b0|PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b12.c[1]
PHY_RX_INTERFACE[1]$frame_fifo_rx/radr_sync[0] PHY_RX_INTERFACE[1]$frame_fifo_rx/sub0/ucin_al_u7981.e[0]
PHY_RX_INTERFACE[1]$frame_fifo_rx/sub0/c3 PHY_RX_INTERFACE[1]$frame_fifo_rx/sub0/u3_al_u7982.fci
PHY_RX_INTERFACE[1]$frame_fifo_rx/diff_adr_w[6] PHY_RX_INTERFACE[1]$frame_fifo_rx/lt1_6|PHY_RX_INTERFACE[1]$frame_fifo_rx/lt1_5.b[1]
PHY_RX_INTERFACE[1]$frame_fifo_rx/lt1_c7 PHY_RX_INTERFACE[1]$frame_fifo_rx/lt1_8|PHY_RX_INTERFACE[1]$frame_fifo_rx/lt1_7.fci
PHY_RX_INTERFACE[1]$frame_fifo_rx/lt1_c9 PHY_RX_INTERFACE[1]$frame_fifo_rx/lt1_10|PHY_RX_INTERFACE[1]$frame_fifo_rx/lt1_9.fci
PHY_RX_INTERFACE[1]$frame_fifo_rx/lt1_c11 PHY_RX_INTERFACE[1]$frame_fifo_rx/lt1_12|PHY_RX_INTERFACE[1]$frame_fifo_rx/lt1_11.fci
PHY_RX_INTERFACE[1]$frame_fifo_rx/lt1_c13 PHY_RX_INTERFACE[1]$frame_fifo_rx/half_flag_reg|PHY_RX_INTERFACE[1]$frame_fifo_rx/lt1_13.fci


Endpoint: PHY_RX_INTERFACE[1]$frame_fifo_rx/afull_flag_reg|PHY_RX_INTERFACE[1]$frame_fifo_rx/lt0_13
795 11.268000 1595 3
Timing path: PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b13|PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg1_b13.clk->PHY_RX_INTERFACE[1]$frame_fifo_rx/afull_flag_reg|PHY_RX_INTERFACE[1]$frame_fifo_rx/lt0_13
PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b13|PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg1_b13.clk
PHY_RX_INTERFACE[1]$frame_fifo_rx/afull_flag_reg|PHY_RX_INTERFACE[1]$frame_fifo_rx/lt0_13
797 11.268000 23.336000 12.068000 11 15
PHY_RX_INTERFACE[1]$frame_fifo_rx/radr_gray_sync[13] PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b0|PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b12.d[0]
PHY_RX_INTERFACE[1]$frame_fifo_rx/radr_sync[12] PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b10|PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b11.b[0]
PHY_RX_INTERFACE[1]$frame_fifo_rx/radr_sync[11] PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b10|PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b11.d[1]
PHY_RX_INTERFACE[1]$frame_fifo_rx/radr_sync[10] PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b9|PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b8.e[1]
PHY_RX_INTERFACE[1]$frame_fifo_rx/radr_sync[9] PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b7|PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b6.b[1]
PHY_RX_INTERFACE[1]$frame_fifo_rx/radr_sync[7] PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b2|PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b1.c[0]
PHY_RX_INTERFACE[1]$frame_fifo_rx/radr_sync[1] PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b0|PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b12.c[1]
PHY_RX_INTERFACE[1]$frame_fifo_rx/radr_sync[0] PHY_RX_INTERFACE[1]$frame_fifo_rx/sub0/ucin_al_u7981.e[0]
PHY_RX_INTERFACE[1]$frame_fifo_rx/sub0/c3 PHY_RX_INTERFACE[1]$frame_fifo_rx/sub0/u3_al_u7982.fci
PHY_RX_INTERFACE[1]$frame_fifo_rx/diff_adr_w[4] PHY_RX_INTERFACE[1]$frame_fifo_rx/lt0_4|PHY_RX_INTERFACE[1]$frame_fifo_rx/lt0_3.b[1]
PHY_RX_INTERFACE[1]$frame_fifo_rx/lt0_c5 PHY_RX_INTERFACE[1]$frame_fifo_rx/lt0_6|PHY_RX_INTERFACE[1]$frame_fifo_rx/lt0_5.fci
PHY_RX_INTERFACE[1]$frame_fifo_rx/lt0_c7 PHY_RX_INTERFACE[1]$frame_fifo_rx/lt0_8|PHY_RX_INTERFACE[1]$frame_fifo_rx/lt0_7.fci
PHY_RX_INTERFACE[1]$frame_fifo_rx/lt0_c9 PHY_RX_INTERFACE[1]$frame_fifo_rx/lt0_10|PHY_RX_INTERFACE[1]$frame_fifo_rx/lt0_9.fci
PHY_RX_INTERFACE[1]$frame_fifo_rx/lt0_c11 PHY_RX_INTERFACE[1]$frame_fifo_rx/lt0_12|PHY_RX_INTERFACE[1]$frame_fifo_rx/lt0_11.fci
PHY_RX_INTERFACE[1]$frame_fifo_rx/lt0_c13 PHY_RX_INTERFACE[1]$frame_fifo_rx/afull_flag_reg|PHY_RX_INTERFACE[1]$frame_fifo_rx/lt0_13.fci

Timing path: PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b13|PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg1_b13.clk->PHY_RX_INTERFACE[1]$frame_fifo_rx/afull_flag_reg|PHY_RX_INTERFACE[1]$frame_fifo_rx/lt0_13
PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b13|PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg1_b13.clk
PHY_RX_INTERFACE[1]$frame_fifo_rx/afull_flag_reg|PHY_RX_INTERFACE[1]$frame_fifo_rx/lt0_13
851 11.282000 23.336000 12.054000 11 14
PHY_RX_INTERFACE[1]$frame_fifo_rx/radr_gray_sync[13] PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b0|PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b12.d[0]
PHY_RX_INTERFACE[1]$frame_fifo_rx/radr_sync[12] PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b10|PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b11.b[0]
PHY_RX_INTERFACE[1]$frame_fifo_rx/radr_sync[11] PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b10|PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b11.d[1]
PHY_RX_INTERFACE[1]$frame_fifo_rx/radr_sync[10] PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b9|PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b8.e[1]
PHY_RX_INTERFACE[1]$frame_fifo_rx/radr_sync[9] PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b7|PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b6.b[1]
PHY_RX_INTERFACE[1]$frame_fifo_rx/radr_sync[7] PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b2|PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b1.c[0]
PHY_RX_INTERFACE[1]$frame_fifo_rx/radr_sync[1] PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b0|PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b12.c[1]
PHY_RX_INTERFACE[1]$frame_fifo_rx/radr_sync[0] PHY_RX_INTERFACE[1]$frame_fifo_rx/sub0/ucin_al_u7981.e[0]
PHY_RX_INTERFACE[1]$frame_fifo_rx/sub0/c3 PHY_RX_INTERFACE[1]$frame_fifo_rx/sub0/u3_al_u7982.fci
PHY_RX_INTERFACE[1]$frame_fifo_rx/sub0/c7 PHY_RX_INTERFACE[1]$frame_fifo_rx/sub0/u7_al_u7983.fci
PHY_RX_INTERFACE[1]$frame_fifo_rx/diff_adr_w[8] PHY_RX_INTERFACE[1]$frame_fifo_rx/lt0_8|PHY_RX_INTERFACE[1]$frame_fifo_rx/lt0_7.b[1]
PHY_RX_INTERFACE[1]$frame_fifo_rx/lt0_c9 PHY_RX_INTERFACE[1]$frame_fifo_rx/lt0_10|PHY_RX_INTERFACE[1]$frame_fifo_rx/lt0_9.fci
PHY_RX_INTERFACE[1]$frame_fifo_rx/lt0_c11 PHY_RX_INTERFACE[1]$frame_fifo_rx/lt0_12|PHY_RX_INTERFACE[1]$frame_fifo_rx/lt0_11.fci
PHY_RX_INTERFACE[1]$frame_fifo_rx/lt0_c13 PHY_RX_INTERFACE[1]$frame_fifo_rx/afull_flag_reg|PHY_RX_INTERFACE[1]$frame_fifo_rx/lt0_13.fci

Timing path: PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b13|PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg1_b13.clk->PHY_RX_INTERFACE[1]$frame_fifo_rx/afull_flag_reg|PHY_RX_INTERFACE[1]$frame_fifo_rx/lt0_13
PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b13|PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg1_b13.clk
PHY_RX_INTERFACE[1]$frame_fifo_rx/afull_flag_reg|PHY_RX_INTERFACE[1]$frame_fifo_rx/lt0_13
903 11.286000 23.336000 12.050000 11 13
PHY_RX_INTERFACE[1]$frame_fifo_rx/radr_gray_sync[13] PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b0|PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b12.d[0]
PHY_RX_INTERFACE[1]$frame_fifo_rx/radr_sync[12] PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b10|PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b11.b[0]
PHY_RX_INTERFACE[1]$frame_fifo_rx/radr_sync[11] PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b10|PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b11.d[1]
PHY_RX_INTERFACE[1]$frame_fifo_rx/radr_sync[10] PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b9|PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b8.e[1]
PHY_RX_INTERFACE[1]$frame_fifo_rx/radr_sync[9] PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b7|PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b6.b[1]
PHY_RX_INTERFACE[1]$frame_fifo_rx/radr_sync[7] PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b2|PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b1.c[0]
PHY_RX_INTERFACE[1]$frame_fifo_rx/radr_sync[1] PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b0|PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b12.c[1]
PHY_RX_INTERFACE[1]$frame_fifo_rx/radr_sync[0] PHY_RX_INTERFACE[1]$frame_fifo_rx/sub0/ucin_al_u7981.e[0]
PHY_RX_INTERFACE[1]$frame_fifo_rx/sub0/c3 PHY_RX_INTERFACE[1]$frame_fifo_rx/sub0/u3_al_u7982.fci
PHY_RX_INTERFACE[1]$frame_fifo_rx/sub0/c7 PHY_RX_INTERFACE[1]$frame_fifo_rx/sub0/u7_al_u7983.fci
PHY_RX_INTERFACE[1]$frame_fifo_rx/sub0/c11 PHY_RX_INTERFACE[1]$frame_fifo_rx/sub0/u11_al_u7984.fci
PHY_RX_INTERFACE[1]$frame_fifo_rx/diff_adr_w[12] PHY_RX_INTERFACE[1]$frame_fifo_rx/lt0_12|PHY_RX_INTERFACE[1]$frame_fifo_rx/lt0_11.b[1]
PHY_RX_INTERFACE[1]$frame_fifo_rx/lt0_c13 PHY_RX_INTERFACE[1]$frame_fifo_rx/afull_flag_reg|PHY_RX_INTERFACE[1]$frame_fifo_rx/lt0_13.fci


Endpoint: PHY_TX_INTERFACE[1]$frame_fifo_tx/aempty_flag_reg|PHY_TX_INTERFACE[1]$frame_fifo_tx/lt2_13
953 11.355000 1586 3
Timing path: PHY_TX_INTERFACE[1]$frame_fifo_tx/sync_1/reg0_b13|PHY_TX_INTERFACE[1]$frame_fifo_tx/sync_1/reg1_b13.clk->PHY_TX_INTERFACE[1]$frame_fifo_tx/aempty_flag_reg|PHY_TX_INTERFACE[1]$frame_fifo_tx/lt2_13
PHY_TX_INTERFACE[1]$frame_fifo_tx/sync_1/reg0_b13|PHY_TX_INTERFACE[1]$frame_fifo_tx/sync_1/reg1_b13.clk
PHY_TX_INTERFACE[1]$frame_fifo_tx/aempty_flag_reg|PHY_TX_INTERFACE[1]$frame_fifo_tx/lt2_13
955 11.355000 23.336000 11.981000 11 13
PHY_TX_INTERFACE[1]$frame_fifo_tx/wadr_gray_sync[13] PHY_TX_INTERFACE[1]$frame_fifo_tx/sync_1/reg0_b12|PHY_TX_INTERFACE[1]$frame_fifo_tx/sync_1/reg0_b11.e[1]
PHY_TX_INTERFACE[1]$frame_fifo_tx/wadr_sync[12] PHY_TX_INTERFACE[1]$frame_fifo_tx/sync_1/reg0_b12|PHY_TX_INTERFACE[1]$frame_fifo_tx/sync_1/reg0_b11.d[0]
PHY_TX_INTERFACE[1]$frame_fifo_tx/wadr_sync[11] PHY_TX_INTERFACE[1]$frame_fifo_tx/sync_1/reg0_b10|PHY_TX_INTERFACE[1]$frame_fifo_tx/sync_1/reg0_b9.b[1]
PHY_TX_INTERFACE[1]$frame_fifo_tx/wadr_sync[10] PHY_TX_INTERFACE[1]$frame_fifo_tx/sync_1/reg0_b10|PHY_TX_INTERFACE[1]$frame_fifo_tx/sync_1/reg0_b9.d[0]
PHY_TX_INTERFACE[1]$frame_fifo_tx/wadr_sync[9] PHY_TX_INTERFACE[1]$frame_fifo_tx/sync_1/reg0_b8|PHY_TX_INTERFACE[1]$frame_fifo_tx/sync_1/reg0_b7.b[0]
PHY_TX_INTERFACE[1]$frame_fifo_tx/wadr_sync[7] PHY_TX_INTERFACE[1]$frame_fifo_tx/sync_1/reg0_b4|PHY_TX_INTERFACE[1]$frame_fifo_tx/sync_1/reg0_b3.b[1]
PHY_TX_INTERFACE[1]$frame_fifo_tx/wadr_sync[4] _al_u2486|_al_u2434.b[1]
PHY_TX_INTERFACE[1]$frame_fifo_tx/wadr_sync[1] PHY_TX_INTERFACE[1]$frame_fifo_tx/sub1/ucin_al_u8037.a[1]
PHY_TX_INTERFACE[1]$frame_fifo_tx/sub1/c3 PHY_TX_INTERFACE[1]$frame_fifo_tx/sub1/u3_al_u8038.fci
PHY_TX_INTERFACE[1]$frame_fifo_tx/sub1/c7 PHY_TX_INTERFACE[1]$frame_fifo_tx/sub1/u7_al_u8039.fci
PHY_TX_INTERFACE[1]$frame_fifo_tx/diff_adr_r[10] PHY_TX_INTERFACE[1]$frame_fifo_tx/lt2_10|PHY_TX_INTERFACE[1]$frame_fifo_tx/lt2_9.a[1]
PHY_TX_INTERFACE[1]$frame_fifo_tx/lt2_c11 PHY_TX_INTERFACE[1]$frame_fifo_tx/lt2_12|PHY_TX_INTERFACE[1]$frame_fifo_tx/lt2_11.fci
PHY_TX_INTERFACE[1]$frame_fifo_tx/lt2_c13 PHY_TX_INTERFACE[1]$frame_fifo_tx/aempty_flag_reg|PHY_TX_INTERFACE[1]$frame_fifo_tx/lt2_13.fci

Timing path: PHY_TX_INTERFACE[1]$frame_fifo_tx/sync_1/reg0_b12|PHY_TX_INTERFACE[1]$frame_fifo_tx/sync_1/reg0_b11.clk->PHY_TX_INTERFACE[1]$frame_fifo_tx/aempty_flag_reg|PHY_TX_INTERFACE[1]$frame_fifo_tx/lt2_13
PHY_TX_INTERFACE[1]$frame_fifo_tx/sync_1/reg0_b12|PHY_TX_INTERFACE[1]$frame_fifo_tx/sync_1/reg0_b11.clk
PHY_TX_INTERFACE[1]$frame_fifo_tx/aempty_flag_reg|PHY_TX_INTERFACE[1]$frame_fifo_tx/lt2_13
1005 11.366000 23.336000 11.970000 11 13
PHY_TX_INTERFACE[1]$frame_fifo_tx/wadr_gray_sync[12] PHY_TX_INTERFACE[1]$frame_fifo_tx/sync_1/reg0_b12|PHY_TX_INTERFACE[1]$frame_fifo_tx/sync_1/reg0_b11.a[1]
PHY_TX_INTERFACE[1]$frame_fifo_tx/wadr_sync[12] PHY_TX_INTERFACE[1]$frame_fifo_tx/sync_1/reg0_b12|PHY_TX_INTERFACE[1]$frame_fifo_tx/sync_1/reg0_b11.d[0]
PHY_TX_INTERFACE[1]$frame_fifo_tx/wadr_sync[11] PHY_TX_INTERFACE[1]$frame_fifo_tx/sync_1/reg0_b10|PHY_TX_INTERFACE[1]$frame_fifo_tx/sync_1/reg0_b9.b[1]
PHY_TX_INTERFACE[1]$frame_fifo_tx/wadr_sync[10] PHY_TX_INTERFACE[1]$frame_fifo_tx/sync_1/reg0_b10|PHY_TX_INTERFACE[1]$frame_fifo_tx/sync_1/reg0_b9.d[0]
PHY_TX_INTERFACE[1]$frame_fifo_tx/wadr_sync[9] PHY_TX_INTERFACE[1]$frame_fifo_tx/sync_1/reg0_b8|PHY_TX_INTERFACE[1]$frame_fifo_tx/sync_1/reg0_b7.b[0]
PHY_TX_INTERFACE[1]$frame_fifo_tx/wadr_sync[7] PHY_TX_INTERFACE[1]$frame_fifo_tx/sync_1/reg0_b4|PHY_TX_INTERFACE[1]$frame_fifo_tx/sync_1/reg0_b3.b[1]
PHY_TX_INTERFACE[1]$frame_fifo_tx/wadr_sync[4] _al_u2486|_al_u2434.b[1]
PHY_TX_INTERFACE[1]$frame_fifo_tx/wadr_sync[1] PHY_TX_INTERFACE[1]$frame_fifo_tx/sub1/ucin_al_u8037.a[1]
PHY_TX_INTERFACE[1]$frame_fifo_tx/sub1/c3 PHY_TX_INTERFACE[1]$frame_fifo_tx/sub1/u3_al_u8038.fci
PHY_TX_INTERFACE[1]$frame_fifo_tx/sub1/c7 PHY_TX_INTERFACE[1]$frame_fifo_tx/sub1/u7_al_u8039.fci
PHY_TX_INTERFACE[1]$frame_fifo_tx/diff_adr_r[10] PHY_TX_INTERFACE[1]$frame_fifo_tx/lt2_10|PHY_TX_INTERFACE[1]$frame_fifo_tx/lt2_9.a[1]
PHY_TX_INTERFACE[1]$frame_fifo_tx/lt2_c11 PHY_TX_INTERFACE[1]$frame_fifo_tx/lt2_12|PHY_TX_INTERFACE[1]$frame_fifo_tx/lt2_11.fci
PHY_TX_INTERFACE[1]$frame_fifo_tx/lt2_c13 PHY_TX_INTERFACE[1]$frame_fifo_tx/aempty_flag_reg|PHY_TX_INTERFACE[1]$frame_fifo_tx/lt2_13.fci

Timing path: PHY_TX_INTERFACE[1]$frame_fifo_tx/sync_1/reg0_b13|PHY_TX_INTERFACE[1]$frame_fifo_tx/sync_1/reg1_b13.clk->PHY_TX_INTERFACE[1]$frame_fifo_tx/aempty_flag_reg|PHY_TX_INTERFACE[1]$frame_fifo_tx/lt2_13
PHY_TX_INTERFACE[1]$frame_fifo_tx/sync_1/reg0_b13|PHY_TX_INTERFACE[1]$frame_fifo_tx/sync_1/reg1_b13.clk
PHY_TX_INTERFACE[1]$frame_fifo_tx/aempty_flag_reg|PHY_TX_INTERFACE[1]$frame_fifo_tx/lt2_13
1055 11.380000 23.336000 11.956000 11 15
PHY_TX_INTERFACE[1]$frame_fifo_tx/wadr_gray_sync[13] PHY_TX_INTERFACE[1]$frame_fifo_tx/sync_1/reg0_b12|PHY_TX_INTERFACE[1]$frame_fifo_tx/sync_1/reg0_b11.e[1]
PHY_TX_INTERFACE[1]$frame_fifo_tx/wadr_sync[12] PHY_TX_INTERFACE[1]$frame_fifo_tx/sync_1/reg0_b12|PHY_TX_INTERFACE[1]$frame_fifo_tx/sync_1/reg0_b11.d[0]
PHY_TX_INTERFACE[1]$frame_fifo_tx/wadr_sync[11] PHY_TX_INTERFACE[1]$frame_fifo_tx/sync_1/reg0_b10|PHY_TX_INTERFACE[1]$frame_fifo_tx/sync_1/reg0_b9.b[1]
PHY_TX_INTERFACE[1]$frame_fifo_tx/wadr_sync[10] PHY_TX_INTERFACE[1]$frame_fifo_tx/sync_1/reg0_b10|PHY_TX_INTERFACE[1]$frame_fifo_tx/sync_1/reg0_b9.d[0]
PHY_TX_INTERFACE[1]$frame_fifo_tx/wadr_sync[9] PHY_TX_INTERFACE[1]$frame_fifo_tx/sync_1/reg0_b8|PHY_TX_INTERFACE[1]$frame_fifo_tx/sync_1/reg0_b7.b[0]
PHY_TX_INTERFACE[1]$frame_fifo_tx/wadr_sync[7] PHY_TX_INTERFACE[1]$frame_fifo_tx/sync_1/reg0_b4|PHY_TX_INTERFACE[1]$frame_fifo_tx/sync_1/reg0_b3.b[1]
PHY_TX_INTERFACE[1]$frame_fifo_tx/wadr_sync[4] _al_u2486|_al_u2434.b[1]
PHY_TX_INTERFACE[1]$frame_fifo_tx/wadr_sync[1] PHY_TX_INTERFACE[1]$frame_fifo_tx/sub1/ucin_al_u8037.a[1]
PHY_TX_INTERFACE[1]$frame_fifo_tx/sub1/c3 PHY_TX_INTERFACE[1]$frame_fifo_tx/sub1/u3_al_u8038.fci
PHY_TX_INTERFACE[1]$frame_fifo_tx/diff_adr_r[4] PHY_TX_INTERFACE[1]$frame_fifo_tx/lt2_4|PHY_TX_INTERFACE[1]$frame_fifo_tx/lt2_3.a[1]
PHY_TX_INTERFACE[1]$frame_fifo_tx/lt2_c5 PHY_TX_INTERFACE[1]$frame_fifo_tx/lt2_6|PHY_TX_INTERFACE[1]$frame_fifo_tx/lt2_5.fci
PHY_TX_INTERFACE[1]$frame_fifo_tx/lt2_c7 PHY_TX_INTERFACE[1]$frame_fifo_tx/lt2_8|PHY_TX_INTERFACE[1]$frame_fifo_tx/lt2_7.fci
PHY_TX_INTERFACE[1]$frame_fifo_tx/lt2_c9 PHY_TX_INTERFACE[1]$frame_fifo_tx/lt2_10|PHY_TX_INTERFACE[1]$frame_fifo_tx/lt2_9.fci
PHY_TX_INTERFACE[1]$frame_fifo_tx/lt2_c11 PHY_TX_INTERFACE[1]$frame_fifo_tx/lt2_12|PHY_TX_INTERFACE[1]$frame_fifo_tx/lt2_11.fci
PHY_TX_INTERFACE[1]$frame_fifo_tx/lt2_c13 PHY_TX_INTERFACE[1]$frame_fifo_tx/aempty_flag_reg|PHY_TX_INTERFACE[1]$frame_fifo_tx/lt2_13.fci



Hold check
1109 3
Endpoint: _al_u2480|PHY_TX_INTERFACE[1]$frame_fifo_tx/sync_1/reg0_b0
1111 0.347000 1 1
Timing path: PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg1_b9|PHY_TX_INTERFACE[1]$frame_fifo_tx/sync_1/reg1_b0.clk->_al_u2480|PHY_TX_INTERFACE[1]$frame_fifo_tx/sync_1/reg0_b0
PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg1_b9|PHY_TX_INTERFACE[1]$frame_fifo_tx/sync_1/reg1_b0.clk
_al_u2480|PHY_TX_INTERFACE[1]$frame_fifo_tx/sync_1/reg0_b0
1113 0.347000 3.450000 3.797000 1 1
PHY_TX_INTERFACE[1]$frame_fifo_tx/sync_1/temp1[0] _al_u2480|PHY_TX_INTERFACE[1]$frame_fifo_tx/sync_1/reg0_b0.mi[0]


Endpoint: PHY_TX_INTERFACE[1]$phy_tx/randgen/reg0_b18|PHY_TX_INTERFACE[1]$phy_tx/randgen/reg0_b19
1139 0.347000 1 1
Timing path: PHY_TX_INTERFACE[1]$phy_tx/randgen/reg0_b16|PHY_TX_INTERFACE[1]$phy_tx/randgen/reg0_b17.clk->PHY_TX_INTERFACE[1]$phy_tx/randgen/reg0_b18|PHY_TX_INTERFACE[1]$phy_tx/randgen/reg0_b19
PHY_TX_INTERFACE[1]$phy_tx/randgen/reg0_b16|PHY_TX_INTERFACE[1]$phy_tx/randgen/reg0_b17.clk
PHY_TX_INTERFACE[1]$phy_tx/randgen/reg0_b18|PHY_TX_INTERFACE[1]$phy_tx/randgen/reg0_b19
1141 0.347000 3.450000 3.797000 1 1
PHY_TX_INTERFACE[1]$phy_tx/randgen/mseq32[17] PHY_TX_INTERFACE[1]$phy_tx/randgen/reg0_b18|PHY_TX_INTERFACE[1]$phy_tx/randgen/reg0_b19.mi[1]


Endpoint: PHY_RX_INTERFACE[1]$phy_rx/reg5_b2|PHY_RX_INTERFACE[1]$phy_rx/reg5_b5
1167 0.357000 1 1
Timing path: PHY_RX_INTERFACE[1]$phy_rx/reg1_b2|PHY_RX_INTERFACE[1]$phy_rx/reg1_b0.clk->PHY_RX_INTERFACE[1]$phy_rx/reg5_b2|PHY_RX_INTERFACE[1]$phy_rx/reg5_b5
PHY_RX_INTERFACE[1]$phy_rx/reg1_b2|PHY_RX_INTERFACE[1]$phy_rx/reg1_b0.clk
PHY_RX_INTERFACE[1]$phy_rx/reg5_b2|PHY_RX_INTERFACE[1]$phy_rx/reg5_b5
1169 0.357000 3.450000 3.807000 1 1
PHY_RX_INTERFACE[1]$phy_rx/seq[2] PHY_RX_INTERFACE[1]$phy_rx/reg5_b2|PHY_RX_INTERFACE[1]$phy_rx/reg5_b5.mi[1]



Recovery check
1195 2
Endpoint: PHY_RX_INTERFACE[1]$frame_fifo_rx/bram9k_impl/inst_8192x1_sub_000000_000
1197 17.608000 1 1
Timing path: PHY_RX_INTERFACE[1]$frame_fifo_rx/rst_w_sync/temp2_reg|_al_u2928.clk->PHY_RX_INTERFACE[1]$frame_fifo_rx/bram9k_impl/inst_8192x1_sub_000000_000
PHY_RX_INTERFACE[1]$frame_fifo_rx/rst_w_sync/temp2_reg|_al_u2928.clk
PHY_RX_INTERFACE[1]$frame_fifo_rx/bram9k_impl/inst_8192x1_sub_000000_000
1199 17.608000 23.202000 5.594000 1 1
PHY_RX_INTERFACE[1]$frame_fifo_rx/rst_n_w PHY_RX_INTERFACE[1]$frame_fifo_rx/bram9k_impl/inst_8192x1_sub_000000_000.rsta


Endpoint: PHY_TX_INTERFACE[1]$frame_fifo_tx/bram9k_impl/inst_8192x1_sub_000000_000
1225 17.937000 1 1
Timing path: PHY_RX_INTERFACE[1]$frame_fifo_rx/rst_w_sync/temp2_reg|_al_u2928.clk->PHY_TX_INTERFACE[1]$frame_fifo_tx/bram9k_impl/inst_8192x1_sub_000000_000
PHY_RX_INTERFACE[1]$frame_fifo_rx/rst_w_sync/temp2_reg|_al_u2928.clk
PHY_TX_INTERFACE[1]$frame_fifo_tx/bram9k_impl/inst_8192x1_sub_000000_000
1227 17.937000 23.202000 5.265000 1 1
PHY_RX_INTERFACE[1]$frame_fifo_rx/rst_n_w PHY_TX_INTERFACE[1]$frame_fifo_tx/bram9k_impl/inst_8192x1_sub_000000_000.rstb



Removal check
1253 2
Endpoint: PHY_TX_INTERFACE[1]$frame_fifo_tx/bram9k_impl/inst_8192x1_sub_000000_000
1255 1.148000 1 1
Timing path: PHY_RX_INTERFACE[1]$frame_fifo_rx/rst_w_sync/temp2_reg|_al_u2928.clk->PHY_TX_INTERFACE[1]$frame_fifo_tx/bram9k_impl/inst_8192x1_sub_000000_000
PHY_RX_INTERFACE[1]$frame_fifo_rx/rst_w_sync/temp2_reg|_al_u2928.clk
PHY_TX_INTERFACE[1]$frame_fifo_tx/bram9k_impl/inst_8192x1_sub_000000_000
1257 1.148000 3.626000 4.774000 1 1
PHY_RX_INTERFACE[1]$frame_fifo_rx/rst_n_w PHY_TX_INTERFACE[1]$frame_fifo_tx/bram9k_impl/inst_8192x1_sub_000000_000.rstb


Endpoint: PHY_RX_INTERFACE[1]$frame_fifo_rx/bram9k_impl/inst_8192x1_sub_000000_000
1283 1.423000 1 1
Timing path: PHY_RX_INTERFACE[1]$frame_fifo_rx/rst_w_sync/temp2_reg|_al_u2928.clk->PHY_RX_INTERFACE[1]$frame_fifo_rx/bram9k_impl/inst_8192x1_sub_000000_000
PHY_RX_INTERFACE[1]$frame_fifo_rx/rst_w_sync/temp2_reg|_al_u2928.clk
PHY_RX_INTERFACE[1]$frame_fifo_rx/bram9k_impl/inst_8192x1_sub_000000_000
1285 1.423000 3.626000 5.049000 1 1
PHY_RX_INTERFACE[1]$frame_fifo_rx/rst_n_w PHY_RX_INTERFACE[1]$frame_fifo_rx/bram9k_impl/inst_8192x1_sub_000000_000.rsta




clock: phy2_ref_clk
1311 16722 488 4
Setup check
1321 3
Endpoint: PHY_RX_INTERFACE[2]$frame_fifo_rx/half_flag_reg|PHY_RX_INTERFACE[2]$frame_fifo_rx/lt1_13
1321 10.039000 1595 3
Timing path: PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b13|PHY_RX_INTERFACE[2]$frame_fifo_rx/rst_w_sync/temp2_reg.clk->PHY_RX_INTERFACE[2]$frame_fifo_rx/half_flag_reg|PHY_RX_INTERFACE[2]$frame_fifo_rx/lt1_13
PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b13|PHY_RX_INTERFACE[2]$frame_fifo_rx/rst_w_sync/temp2_reg.clk
PHY_RX_INTERFACE[2]$frame_fifo_rx/half_flag_reg|PHY_RX_INTERFACE[2]$frame_fifo_rx/lt1_13
1323 10.039000 23.788000 13.749000 11 15
PHY_RX_INTERFACE[2]$frame_fifo_rx/radr_gray_sync[13] _al_u3346|PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b12.b[0]
PHY_RX_INTERFACE[2]$frame_fifo_rx/radr_sync[12] PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b10|PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b11.c[0]
PHY_RX_INTERFACE[2]$frame_fifo_rx/radr_sync[11] PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b10|PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b11.c[1]
PHY_RX_INTERFACE[2]$frame_fifo_rx/radr_sync[10] PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b9|PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b8.d[1]
PHY_RX_INTERFACE[2]$frame_fifo_rx/radr_sync[9] _al_u2440|PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b7.b[0]
PHY_RX_INTERFACE[2]$frame_fifo_rx/radr_sync[7] PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b2|PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b1.c[0]
PHY_RX_INTERFACE[2]$frame_fifo_rx/radr_sync[1] _al_u2444|PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b0.e[1]
PHY_RX_INTERFACE[2]$frame_fifo_rx/radr_sync[0] PHY_RX_INTERFACE[2]$frame_fifo_rx/sub0/ucin_al_u7993.e[0]
PHY_RX_INTERFACE[2]$frame_fifo_rx/sub0/c3 PHY_RX_INTERFACE[2]$frame_fifo_rx/sub0/u3_al_u7994.fci
PHY_RX_INTERFACE[2]$frame_fifo_rx/diff_adr_w[4] PHY_RX_INTERFACE[2]$frame_fifo_rx/lt1_4|PHY_RX_INTERFACE[2]$frame_fifo_rx/lt1_3.b[1]
PHY_RX_INTERFACE[2]$frame_fifo_rx/lt1_c5 PHY_RX_INTERFACE[2]$frame_fifo_rx/lt1_6|PHY_RX_INTERFACE[2]$frame_fifo_rx/lt1_5.fci
PHY_RX_INTERFACE[2]$frame_fifo_rx/lt1_c7 PHY_RX_INTERFACE[2]$frame_fifo_rx/lt1_8|PHY_RX_INTERFACE[2]$frame_fifo_rx/lt1_7.fci
PHY_RX_INTERFACE[2]$frame_fifo_rx/lt1_c9 PHY_RX_INTERFACE[2]$frame_fifo_rx/lt1_10|PHY_RX_INTERFACE[2]$frame_fifo_rx/lt1_9.fci
PHY_RX_INTERFACE[2]$frame_fifo_rx/lt1_c11 PHY_RX_INTERFACE[2]$frame_fifo_rx/lt1_12|PHY_RX_INTERFACE[2]$frame_fifo_rx/lt1_11.fci
PHY_RX_INTERFACE[2]$frame_fifo_rx/lt1_c13 PHY_RX_INTERFACE[2]$frame_fifo_rx/half_flag_reg|PHY_RX_INTERFACE[2]$frame_fifo_rx/lt1_13.fci

Timing path: PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b13|PHY_RX_INTERFACE[2]$frame_fifo_rx/rst_w_sync/temp2_reg.clk->PHY_RX_INTERFACE[2]$frame_fifo_rx/half_flag_reg|PHY_RX_INTERFACE[2]$frame_fifo_rx/lt1_13
PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b13|PHY_RX_INTERFACE[2]$frame_fifo_rx/rst_w_sync/temp2_reg.clk
PHY_RX_INTERFACE[2]$frame_fifo_rx/half_flag_reg|PHY_RX_INTERFACE[2]$frame_fifo_rx/lt1_13
1377 10.263000 23.788000 13.525000 10 16
PHY_RX_INTERFACE[2]$frame_fifo_rx/radr_gray_sync[13] _al_u3346|PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b12.b[0]
PHY_RX_INTERFACE[2]$frame_fifo_rx/radr_sync[12] PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b10|PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b11.c[0]
PHY_RX_INTERFACE[2]$frame_fifo_rx/radr_sync[11] PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b10|PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b11.c[1]
PHY_RX_INTERFACE[2]$frame_fifo_rx/radr_sync[10] PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b9|PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b8.d[1]
PHY_RX_INTERFACE[2]$frame_fifo_rx/radr_sync[9] _al_u2440|PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b7.b[0]
PHY_RX_INTERFACE[2]$frame_fifo_rx/radr_sync[7] PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b2|PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b1.c[0]
PHY_RX_INTERFACE[2]$frame_fifo_rx/radr_sync[1] _al_u2444|PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b0.e[1]
PHY_RX_INTERFACE[2]$frame_fifo_rx/radr_sync[0] PHY_RX_INTERFACE[2]$frame_fifo_rx/sub0/ucin_al_u7993.e[0]
PHY_RX_INTERFACE[2]$frame_fifo_rx/diff_adr_w[0] PHY_RX_INTERFACE[2]$frame_fifo_rx/lt1_0|PHY_RX_INTERFACE[2]$frame_fifo_rx/lt1_cin.b[1]
PHY_RX_INTERFACE[2]$frame_fifo_rx/lt1_c1 PHY_RX_INTERFACE[2]$frame_fifo_rx/lt1_2|PHY_RX_INTERFACE[2]$frame_fifo_rx/lt1_1.fci
PHY_RX_INTERFACE[2]$frame_fifo_rx/lt1_c3 PHY_RX_INTERFACE[2]$frame_fifo_rx/lt1_4|PHY_RX_INTERFACE[2]$frame_fifo_rx/lt1_3.fci
PHY_RX_INTERFACE[2]$frame_fifo_rx/lt1_c5 PHY_RX_INTERFACE[2]$frame_fifo_rx/lt1_6|PHY_RX_INTERFACE[2]$frame_fifo_rx/lt1_5.fci
PHY_RX_INTERFACE[2]$frame_fifo_rx/lt1_c7 PHY_RX_INTERFACE[2]$frame_fifo_rx/lt1_8|PHY_RX_INTERFACE[2]$frame_fifo_rx/lt1_7.fci
PHY_RX_INTERFACE[2]$frame_fifo_rx/lt1_c9 PHY_RX_INTERFACE[2]$frame_fifo_rx/lt1_10|PHY_RX_INTERFACE[2]$frame_fifo_rx/lt1_9.fci
PHY_RX_INTERFACE[2]$frame_fifo_rx/lt1_c11 PHY_RX_INTERFACE[2]$frame_fifo_rx/lt1_12|PHY_RX_INTERFACE[2]$frame_fifo_rx/lt1_11.fci
PHY_RX_INTERFACE[2]$frame_fifo_rx/lt1_c13 PHY_RX_INTERFACE[2]$frame_fifo_rx/half_flag_reg|PHY_RX_INTERFACE[2]$frame_fifo_rx/lt1_13.fci

Timing path: PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b13|PHY_RX_INTERFACE[2]$frame_fifo_rx/rst_w_sync/temp2_reg.clk->PHY_RX_INTERFACE[2]$frame_fifo_rx/half_flag_reg|PHY_RX_INTERFACE[2]$frame_fifo_rx/lt1_13
PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b13|PHY_RX_INTERFACE[2]$frame_fifo_rx/rst_w_sync/temp2_reg.clk
PHY_RX_INTERFACE[2]$frame_fifo_rx/half_flag_reg|PHY_RX_INTERFACE[2]$frame_fifo_rx/lt1_13
1433 10.297000 23.788000 13.491000 10 14
PHY_RX_INTERFACE[2]$frame_fifo_rx/radr_gray_sync[13] _al_u3346|PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b12.b[0]
PHY_RX_INTERFACE[2]$frame_fifo_rx/radr_sync[12] PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b10|PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b11.c[0]
PHY_RX_INTERFACE[2]$frame_fifo_rx/radr_sync[11] PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b10|PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b11.c[1]
PHY_RX_INTERFACE[2]$frame_fifo_rx/radr_sync[10] PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b9|PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b8.b[0]
PHY_RX_INTERFACE[2]$frame_fifo_rx/radr_sync[8] PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b4|PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b3.c[0]
PHY_RX_INTERFACE[2]$frame_fifo_rx/radr_sync[3] PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b2|PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b1.e[1]
PHY_RX_INTERFACE[2]$frame_fifo_rx/radr_sync[2] PHY_RX_INTERFACE[2]$frame_fifo_rx/sub0/ucin_al_u7993.e[1]
PHY_RX_INTERFACE[2]$frame_fifo_rx/sub0/c3 PHY_RX_INTERFACE[2]$frame_fifo_rx/sub0/u3_al_u7994.fci
PHY_RX_INTERFACE[2]$frame_fifo_rx/diff_adr_w[4] PHY_RX_INTERFACE[2]$frame_fifo_rx/lt1_4|PHY_RX_INTERFACE[2]$frame_fifo_rx/lt1_3.b[1]
PHY_RX_INTERFACE[2]$frame_fifo_rx/lt1_c5 PHY_RX_INTERFACE[2]$frame_fifo_rx/lt1_6|PHY_RX_INTERFACE[2]$frame_fifo_rx/lt1_5.fci
PHY_RX_INTERFACE[2]$frame_fifo_rx/lt1_c7 PHY_RX_INTERFACE[2]$frame_fifo_rx/lt1_8|PHY_RX_INTERFACE[2]$frame_fifo_rx/lt1_7.fci
PHY_RX_INTERFACE[2]$frame_fifo_rx/lt1_c9 PHY_RX_INTERFACE[2]$frame_fifo_rx/lt1_10|PHY_RX_INTERFACE[2]$frame_fifo_rx/lt1_9.fci
PHY_RX_INTERFACE[2]$frame_fifo_rx/lt1_c11 PHY_RX_INTERFACE[2]$frame_fifo_rx/lt1_12|PHY_RX_INTERFACE[2]$frame_fifo_rx/lt1_11.fci
PHY_RX_INTERFACE[2]$frame_fifo_rx/lt1_c13 PHY_RX_INTERFACE[2]$frame_fifo_rx/half_flag_reg|PHY_RX_INTERFACE[2]$frame_fifo_rx/lt1_13.fci


Endpoint: PHY_RX_INTERFACE[2]$frame_fifo_rx/afull_flag_reg|PHY_RX_INTERFACE[2]$frame_fifo_rx/lt0_13
1485 10.338000 1595 3
Timing path: PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b13|PHY_RX_INTERFACE[2]$frame_fifo_rx/rst_w_sync/temp2_reg.clk->PHY_RX_INTERFACE[2]$frame_fifo_rx/afull_flag_reg|PHY_RX_INTERFACE[2]$frame_fifo_rx/lt0_13
PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b13|PHY_RX_INTERFACE[2]$frame_fifo_rx/rst_w_sync/temp2_reg.clk
PHY_RX_INTERFACE[2]$frame_fifo_rx/afull_flag_reg|PHY_RX_INTERFACE[2]$frame_fifo_rx/lt0_13
1487 10.338000 23.788000 13.450000 10 15
PHY_RX_INTERFACE[2]$frame_fifo_rx/radr_gray_sync[13] _al_u3346|PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b12.b[0]
PHY_RX_INTERFACE[2]$frame_fifo_rx/radr_sync[12] PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b10|PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b11.c[0]
PHY_RX_INTERFACE[2]$frame_fifo_rx/radr_sync[11] PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b10|PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b11.c[1]
PHY_RX_INTERFACE[2]$frame_fifo_rx/radr_sync[10] PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b9|PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b8.d[1]
PHY_RX_INTERFACE[2]$frame_fifo_rx/radr_sync[9] _al_u2440|PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b7.b[0]
PHY_RX_INTERFACE[2]$frame_fifo_rx/radr_sync[7] PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b2|PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b1.c[0]
PHY_RX_INTERFACE[2]$frame_fifo_rx/radr_sync[1] _al_u2444|PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b0.e[1]
PHY_RX_INTERFACE[2]$frame_fifo_rx/radr_sync[0] PHY_RX_INTERFACE[2]$frame_fifo_rx/sub0/ucin_al_u7993.e[0]
PHY_RX_INTERFACE[2]$frame_fifo_rx/diff_adr_w[2] PHY_RX_INTERFACE[2]$frame_fifo_rx/lt0_2|PHY_RX_INTERFACE[2]$frame_fifo_rx/lt0_1.b[1]
PHY_RX_INTERFACE[2]$frame_fifo_rx/lt0_c3 PHY_RX_INTERFACE[2]$frame_fifo_rx/lt0_4|PHY_RX_INTERFACE[2]$frame_fifo_rx/lt0_3.fci
PHY_RX_INTERFACE[2]$frame_fifo_rx/lt0_c5 PHY_RX_INTERFACE[2]$frame_fifo_rx/lt0_6|PHY_RX_INTERFACE[2]$frame_fifo_rx/lt0_5.fci
PHY_RX_INTERFACE[2]$frame_fifo_rx/lt0_c7 PHY_RX_INTERFACE[2]$frame_fifo_rx/lt0_8|PHY_RX_INTERFACE[2]$frame_fifo_rx/lt0_7.fci
PHY_RX_INTERFACE[2]$frame_fifo_rx/lt0_c9 PHY_RX_INTERFACE[2]$frame_fifo_rx/lt0_10|PHY_RX_INTERFACE[2]$frame_fifo_rx/lt0_9.fci
PHY_RX_INTERFACE[2]$frame_fifo_rx/lt0_c11 PHY_RX_INTERFACE[2]$frame_fifo_rx/lt0_12|PHY_RX_INTERFACE[2]$frame_fifo_rx/lt0_11.fci
PHY_RX_INTERFACE[2]$frame_fifo_rx/lt0_c13 PHY_RX_INTERFACE[2]$frame_fifo_rx/afull_flag_reg|PHY_RX_INTERFACE[2]$frame_fifo_rx/lt0_13.fci

Timing path: PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b13|PHY_RX_INTERFACE[2]$frame_fifo_rx/rst_w_sync/temp2_reg.clk->PHY_RX_INTERFACE[2]$frame_fifo_rx/afull_flag_reg|PHY_RX_INTERFACE[2]$frame_fifo_rx/lt0_13
PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b13|PHY_RX_INTERFACE[2]$frame_fifo_rx/rst_w_sync/temp2_reg.clk
PHY_RX_INTERFACE[2]$frame_fifo_rx/afull_flag_reg|PHY_RX_INTERFACE[2]$frame_fifo_rx/lt0_13
1541 10.373000 23.788000 13.415000 11 13
PHY_RX_INTERFACE[2]$frame_fifo_rx/radr_gray_sync[13] _al_u3346|PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b12.b[0]
PHY_RX_INTERFACE[2]$frame_fifo_rx/radr_sync[12] PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b10|PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b11.c[0]
PHY_RX_INTERFACE[2]$frame_fifo_rx/radr_sync[11] PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b10|PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b11.c[1]
PHY_RX_INTERFACE[2]$frame_fifo_rx/radr_sync[10] PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b9|PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b8.d[1]
PHY_RX_INTERFACE[2]$frame_fifo_rx/radr_sync[9] _al_u2440|PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b7.b[0]
PHY_RX_INTERFACE[2]$frame_fifo_rx/radr_sync[7] PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b2|PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b1.c[0]
PHY_RX_INTERFACE[2]$frame_fifo_rx/radr_sync[1] _al_u2444|PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b0.e[1]
PHY_RX_INTERFACE[2]$frame_fifo_rx/radr_sync[0] PHY_RX_INTERFACE[2]$frame_fifo_rx/sub0/ucin_al_u7993.e[0]
PHY_RX_INTERFACE[2]$frame_fifo_rx/sub0/c3 PHY_RX_INTERFACE[2]$frame_fifo_rx/sub0/u3_al_u7994.fci
PHY_RX_INTERFACE[2]$frame_fifo_rx/sub0/c7 PHY_RX_INTERFACE[2]$frame_fifo_rx/sub0/u7_al_u7995.fci
PHY_RX_INTERFACE[2]$frame_fifo_rx/sub0/c11 PHY_RX_INTERFACE[2]$frame_fifo_rx/sub0/u11_al_u7996.fci
PHY_RX_INTERFACE[2]$frame_fifo_rx/diff_adr_w[12] PHY_RX_INTERFACE[2]$frame_fifo_rx/lt0_12|PHY_RX_INTERFACE[2]$frame_fifo_rx/lt0_11.b[1]
PHY_RX_INTERFACE[2]$frame_fifo_rx/lt0_c13 PHY_RX_INTERFACE[2]$frame_fifo_rx/afull_flag_reg|PHY_RX_INTERFACE[2]$frame_fifo_rx/lt0_13.fci

Timing path: PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b13|PHY_RX_INTERFACE[2]$frame_fifo_rx/rst_w_sync/temp2_reg.clk->PHY_RX_INTERFACE[2]$frame_fifo_rx/afull_flag_reg|PHY_RX_INTERFACE[2]$frame_fifo_rx/lt0_13
PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b13|PHY_RX_INTERFACE[2]$frame_fifo_rx/rst_w_sync/temp2_reg.clk
PHY_RX_INTERFACE[2]$frame_fifo_rx/afull_flag_reg|PHY_RX_INTERFACE[2]$frame_fifo_rx/lt0_13
1591 10.410000 23.788000 13.378000 10 16
PHY_RX_INTERFACE[2]$frame_fifo_rx/radr_gray_sync[13] _al_u3346|PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b12.b[0]
PHY_RX_INTERFACE[2]$frame_fifo_rx/radr_sync[12] PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b10|PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b11.c[0]
PHY_RX_INTERFACE[2]$frame_fifo_rx/radr_sync[11] PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b10|PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b11.c[1]
PHY_RX_INTERFACE[2]$frame_fifo_rx/radr_sync[10] PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b9|PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b8.d[1]
PHY_RX_INTERFACE[2]$frame_fifo_rx/radr_sync[9] _al_u2440|PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b7.b[0]
PHY_RX_INTERFACE[2]$frame_fifo_rx/radr_sync[7] PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b2|PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b1.c[0]
PHY_RX_INTERFACE[2]$frame_fifo_rx/radr_sync[1] _al_u2444|PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b0.e[1]
PHY_RX_INTERFACE[2]$frame_fifo_rx/radr_sync[0] PHY_RX_INTERFACE[2]$frame_fifo_rx/sub0/ucin_al_u7993.e[0]
PHY_RX_INTERFACE[2]$frame_fifo_rx/diff_adr_w[0] PHY_RX_INTERFACE[2]$frame_fifo_rx/lt0_0|PHY_RX_INTERFACE[2]$frame_fifo_rx/lt0_cin.b[1]
PHY_RX_INTERFACE[2]$frame_fifo_rx/lt0_c1 PHY_RX_INTERFACE[2]$frame_fifo_rx/lt0_2|PHY_RX_INTERFACE[2]$frame_fifo_rx/lt0_1.fci
PHY_RX_INTERFACE[2]$frame_fifo_rx/lt0_c3 PHY_RX_INTERFACE[2]$frame_fifo_rx/lt0_4|PHY_RX_INTERFACE[2]$frame_fifo_rx/lt0_3.fci
PHY_RX_INTERFACE[2]$frame_fifo_rx/lt0_c5 PHY_RX_INTERFACE[2]$frame_fifo_rx/lt0_6|PHY_RX_INTERFACE[2]$frame_fifo_rx/lt0_5.fci
PHY_RX_INTERFACE[2]$frame_fifo_rx/lt0_c7 PHY_RX_INTERFACE[2]$frame_fifo_rx/lt0_8|PHY_RX_INTERFACE[2]$frame_fifo_rx/lt0_7.fci
PHY_RX_INTERFACE[2]$frame_fifo_rx/lt0_c9 PHY_RX_INTERFACE[2]$frame_fifo_rx/lt0_10|PHY_RX_INTERFACE[2]$frame_fifo_rx/lt0_9.fci
PHY_RX_INTERFACE[2]$frame_fifo_rx/lt0_c11 PHY_RX_INTERFACE[2]$frame_fifo_rx/lt0_12|PHY_RX_INTERFACE[2]$frame_fifo_rx/lt0_11.fci
PHY_RX_INTERFACE[2]$frame_fifo_rx/lt0_c13 PHY_RX_INTERFACE[2]$frame_fifo_rx/afull_flag_reg|PHY_RX_INTERFACE[2]$frame_fifo_rx/lt0_13.fci


Endpoint: PHY_TX_INTERFACE[2]$frame_fifo_tx/aempty_flag_reg|PHY_TX_INTERFACE[2]$frame_fifo_tx/lt2_13
1647 10.555000 1586 3
Timing path: PHY_TX_INTERFACE[2]$frame_fifo_tx/sync_1/reg0_b12|PHY_TX_INTERFACE[2]$frame_fifo_tx/sync_1/reg0_b11.clk->PHY_TX_INTERFACE[2]$frame_fifo_tx/aempty_flag_reg|PHY_TX_INTERFACE[2]$frame_fifo_tx/lt2_13
PHY_TX_INTERFACE[2]$frame_fifo_tx/sync_1/reg0_b12|PHY_TX_INTERFACE[2]$frame_fifo_tx/sync_1/reg0_b11.clk
PHY_TX_INTERFACE[2]$frame_fifo_tx/aempty_flag_reg|PHY_TX_INTERFACE[2]$frame_fifo_tx/lt2_13
1649 10.555000 23.788000 13.233000 11 14
PHY_TX_INTERFACE[2]$frame_fifo_tx/wadr_gray_sync[12] PHY_TX_INTERFACE[2]$frame_fifo_tx/sync_1/reg0_b12|PHY_TX_INTERFACE[2]$frame_fifo_tx/sync_1/reg0_b11.a[1]
PHY_TX_INTERFACE[2]$frame_fifo_tx/wadr_sync[12] PHY_TX_INTERFACE[2]$frame_fifo_tx/sync_1/reg0_b12|PHY_TX_INTERFACE[2]$frame_fifo_tx/sync_1/reg0_b11.d[0]
PHY_TX_INTERFACE[2]$frame_fifo_tx/wadr_sync[11] PHY_TX_INTERFACE[2]$frame_fifo_tx/sync_1/reg0_b10|PHY_TX_INTERFACE[2]$frame_fifo_tx/sync_1/reg0_b9.b[1]
PHY_TX_INTERFACE[2]$frame_fifo_tx/wadr_sync[10] PHY_TX_INTERFACE[2]$frame_fifo_tx/sync_1/reg0_b10|PHY_TX_INTERFACE[2]$frame_fifo_tx/sync_1/reg0_b9.c[0]
PHY_TX_INTERFACE[2]$frame_fifo_tx/wadr_sync[9] PHY_TX_INTERFACE[2]$frame_fifo_tx/sync_1/reg0_b8|PHY_TX_INTERFACE[2]$frame_fifo_tx/sync_1/reg0_b7.c[0]
PHY_TX_INTERFACE[2]$frame_fifo_tx/wadr_sync[7] PHY_TX_INTERFACE[2]$frame_fifo_tx/sync_1/reg0_b5|PHY_TX_INTERFACE[2]$frame_fifo_tx/sync_1/reg0_b4.b[1]
PHY_TX_INTERFACE[2]$frame_fifo_tx/wadr_sync[4] PHY_TX_INTERFACE[2]$frame_fifo_tx/sync_1/reg0_b0|PHY_TX_INTERFACE[2]$frame_fifo_tx/sync_1/reg0_b1.c[0]
PHY_TX_INTERFACE[2]$frame_fifo_tx/wadr_sync[1] PHY_TX_INTERFACE[2]$frame_fifo_tx/sub1/ucin_al_u8053.a[1]
PHY_TX_INTERFACE[2]$frame_fifo_tx/sub1/c3 PHY_TX_INTERFACE[2]$frame_fifo_tx/sub1/u3_al_u8054.fci
PHY_TX_INTERFACE[2]$frame_fifo_tx/diff_adr_r[6] PHY_TX_INTERFACE[2]$frame_fifo_tx/lt2_6|PHY_TX_INTERFACE[2]$frame_fifo_tx/lt2_5.a[1]
PHY_TX_INTERFACE[2]$frame_fifo_tx/lt2_c7 PHY_TX_INTERFACE[2]$frame_fifo_tx/lt2_8|PHY_TX_INTERFACE[2]$frame_fifo_tx/lt2_7.fci
PHY_TX_INTERFACE[2]$frame_fifo_tx/lt2_c9 PHY_TX_INTERFACE[2]$frame_fifo_tx/lt2_10|PHY_TX_INTERFACE[2]$frame_fifo_tx/lt2_9.fci
PHY_TX_INTERFACE[2]$frame_fifo_tx/lt2_c11 PHY_TX_INTERFACE[2]$frame_fifo_tx/lt2_12|PHY_TX_INTERFACE[2]$frame_fifo_tx/lt2_11.fci
PHY_TX_INTERFACE[2]$frame_fifo_tx/lt2_c13 PHY_TX_INTERFACE[2]$frame_fifo_tx/aempty_flag_reg|PHY_TX_INTERFACE[2]$frame_fifo_tx/lt2_13.fci

Timing path: PHY_TX_INTERFACE[2]$frame_fifo_tx/sync_1/reg0_b13|PHY_TX_INTERFACE[2]$frame_fifo_tx/sync_1/reg1_b13.clk->PHY_TX_INTERFACE[2]$frame_fifo_tx/aempty_flag_reg|PHY_TX_INTERFACE[2]$frame_fifo_tx/lt2_13
PHY_TX_INTERFACE[2]$frame_fifo_tx/sync_1/reg0_b13|PHY_TX_INTERFACE[2]$frame_fifo_tx/sync_1/reg1_b13.clk
PHY_TX_INTERFACE[2]$frame_fifo_tx/aempty_flag_reg|PHY_TX_INTERFACE[2]$frame_fifo_tx/lt2_13
1701 10.559000 23.788000 13.229000 11 14
PHY_TX_INTERFACE[2]$frame_fifo_tx/wadr_gray_sync[13] PHY_TX_INTERFACE[2]$frame_fifo_tx/sync_1/reg0_b12|PHY_TX_INTERFACE[2]$frame_fifo_tx/sync_1/reg0_b11.c[1]
PHY_TX_INTERFACE[2]$frame_fifo_tx/wadr_sync[12] PHY_TX_INTERFACE[2]$frame_fifo_tx/sync_1/reg0_b12|PHY_TX_INTERFACE[2]$frame_fifo_tx/sync_1/reg0_b11.d[0]
PHY_TX_INTERFACE[2]$frame_fifo_tx/wadr_sync[11] PHY_TX_INTERFACE[2]$frame_fifo_tx/sync_1/reg0_b10|PHY_TX_INTERFACE[2]$frame_fifo_tx/sync_1/reg0_b9.b[1]
PHY_TX_INTERFACE[2]$frame_fifo_tx/wadr_sync[10] PHY_TX_INTERFACE[2]$frame_fifo_tx/sync_1/reg0_b10|PHY_TX_INTERFACE[2]$frame_fifo_tx/sync_1/reg0_b9.c[0]
PHY_TX_INTERFACE[2]$frame_fifo_tx/wadr_sync[9] PHY_TX_INTERFACE[2]$frame_fifo_tx/sync_1/reg0_b8|PHY_TX_INTERFACE[2]$frame_fifo_tx/sync_1/reg0_b7.c[0]
PHY_TX_INTERFACE[2]$frame_fifo_tx/wadr_sync[7] PHY_TX_INTERFACE[2]$frame_fifo_tx/sync_1/reg0_b5|PHY_TX_INTERFACE[2]$frame_fifo_tx/sync_1/reg0_b4.b[1]
PHY_TX_INTERFACE[2]$frame_fifo_tx/wadr_sync[4] PHY_TX_INTERFACE[2]$frame_fifo_tx/sync_1/reg0_b0|PHY_TX_INTERFACE[2]$frame_fifo_tx/sync_1/reg0_b1.c[0]
PHY_TX_INTERFACE[2]$frame_fifo_tx/wadr_sync[1] PHY_TX_INTERFACE[2]$frame_fifo_tx/sub1/ucin_al_u8053.a[1]
PHY_TX_INTERFACE[2]$frame_fifo_tx/sub1/c3 PHY_TX_INTERFACE[2]$frame_fifo_tx/sub1/u3_al_u8054.fci
PHY_TX_INTERFACE[2]$frame_fifo_tx/diff_adr_r[6] PHY_TX_INTERFACE[2]$frame_fifo_tx/lt2_6|PHY_TX_INTERFACE[2]$frame_fifo_tx/lt2_5.a[1]
PHY_TX_INTERFACE[2]$frame_fifo_tx/lt2_c7 PHY_TX_INTERFACE[2]$frame_fifo_tx/lt2_8|PHY_TX_INTERFACE[2]$frame_fifo_tx/lt2_7.fci
PHY_TX_INTERFACE[2]$frame_fifo_tx/lt2_c9 PHY_TX_INTERFACE[2]$frame_fifo_tx/lt2_10|PHY_TX_INTERFACE[2]$frame_fifo_tx/lt2_9.fci
PHY_TX_INTERFACE[2]$frame_fifo_tx/lt2_c11 PHY_TX_INTERFACE[2]$frame_fifo_tx/lt2_12|PHY_TX_INTERFACE[2]$frame_fifo_tx/lt2_11.fci
PHY_TX_INTERFACE[2]$frame_fifo_tx/lt2_c13 PHY_TX_INTERFACE[2]$frame_fifo_tx/aempty_flag_reg|PHY_TX_INTERFACE[2]$frame_fifo_tx/lt2_13.fci

Timing path: PHY_TX_INTERFACE[2]$frame_fifo_tx/sync_1/reg0_b12|PHY_TX_INTERFACE[2]$frame_fifo_tx/sync_1/reg0_b11.clk->PHY_TX_INTERFACE[2]$frame_fifo_tx/aempty_flag_reg|PHY_TX_INTERFACE[2]$frame_fifo_tx/lt2_13
PHY_TX_INTERFACE[2]$frame_fifo_tx/sync_1/reg0_b12|PHY_TX_INTERFACE[2]$frame_fifo_tx/sync_1/reg0_b11.clk
PHY_TX_INTERFACE[2]$frame_fifo_tx/aempty_flag_reg|PHY_TX_INTERFACE[2]$frame_fifo_tx/lt2_13
1753 10.662000 23.788000 13.126000 11 14
PHY_TX_INTERFACE[2]$frame_fifo_tx/wadr_gray_sync[12] PHY_TX_INTERFACE[2]$frame_fifo_tx/sync_1/reg0_b12|PHY_TX_INTERFACE[2]$frame_fifo_tx/sync_1/reg0_b11.a[1]
PHY_TX_INTERFACE[2]$frame_fifo_tx/wadr_sync[12] PHY_TX_INTERFACE[2]$frame_fifo_tx/sync_1/reg0_b12|PHY_TX_INTERFACE[2]$frame_fifo_tx/sync_1/reg0_b11.d[0]
PHY_TX_INTERFACE[2]$frame_fifo_tx/wadr_sync[11] PHY_TX_INTERFACE[2]$frame_fifo_tx/sync_1/reg0_b10|PHY_TX_INTERFACE[2]$frame_fifo_tx/sync_1/reg0_b9.b[1]
PHY_TX_INTERFACE[2]$frame_fifo_tx/wadr_sync[10] PHY_TX_INTERFACE[2]$frame_fifo_tx/sync_1/reg0_b10|PHY_TX_INTERFACE[2]$frame_fifo_tx/sync_1/reg0_b9.c[0]
PHY_TX_INTERFACE[2]$frame_fifo_tx/wadr_sync[9] PHY_TX_INTERFACE[2]$frame_fifo_tx/sync_1/reg0_b8|PHY_TX_INTERFACE[2]$frame_fifo_tx/sync_1/reg0_b7.c[0]
PHY_TX_INTERFACE[2]$frame_fifo_tx/wadr_sync[7] PHY_TX_INTERFACE[2]$frame_fifo_tx/sync_1/reg0_b5|PHY_TX_INTERFACE[2]$frame_fifo_tx/sync_1/reg0_b4.b[1]
PHY_TX_INTERFACE[2]$frame_fifo_tx/wadr_sync[4] PHY_TX_INTERFACE[2]$frame_fifo_tx/sync_1/reg0_b0|PHY_TX_INTERFACE[2]$frame_fifo_tx/sync_1/reg0_b1.c[0]
PHY_TX_INTERFACE[2]$frame_fifo_tx/wadr_sync[1] PHY_TX_INTERFACE[2]$frame_fifo_tx/sub1/ucin_al_u8053.a[1]
PHY_TX_INTERFACE[2]$frame_fifo_tx/sub1/c3 PHY_TX_INTERFACE[2]$frame_fifo_tx/sub1/u3_al_u8054.fci
PHY_TX_INTERFACE[2]$frame_fifo_tx/diff_adr_r[5] PHY_TX_INTERFACE[2]$frame_fifo_tx/lt2_6|PHY_TX_INTERFACE[2]$frame_fifo_tx/lt2_5.a[0]
PHY_TX_INTERFACE[2]$frame_fifo_tx/lt2_c7 PHY_TX_INTERFACE[2]$frame_fifo_tx/lt2_8|PHY_TX_INTERFACE[2]$frame_fifo_tx/lt2_7.fci
PHY_TX_INTERFACE[2]$frame_fifo_tx/lt2_c9 PHY_TX_INTERFACE[2]$frame_fifo_tx/lt2_10|PHY_TX_INTERFACE[2]$frame_fifo_tx/lt2_9.fci
PHY_TX_INTERFACE[2]$frame_fifo_tx/lt2_c11 PHY_TX_INTERFACE[2]$frame_fifo_tx/lt2_12|PHY_TX_INTERFACE[2]$frame_fifo_tx/lt2_11.fci
PHY_TX_INTERFACE[2]$frame_fifo_tx/lt2_c13 PHY_TX_INTERFACE[2]$frame_fifo_tx/aempty_flag_reg|PHY_TX_INTERFACE[2]$frame_fifo_tx/lt2_13.fci



Hold check
1805 3
Endpoint: _al_u2313|PHY_RX_INTERFACE[2]$phy_rx/fifo_EOD_in_reg
1807 -0.187000 5 3
Timing path: PHY_RX_INTERFACE[2]$phy_rx/CRS_DV_lat_reg_IN.ipclk->_al_u2313|PHY_RX_INTERFACE[2]$phy_rx/fifo_EOD_in_reg
PHY_RX_INTERFACE[2]$phy_rx/CRS_DV_lat_reg_IN.ipclk
_al_u2313|PHY_RX_INTERFACE[2]$phy_rx/fifo_EOD_in_reg
1809 -0.187000 4.042000 3.855000 1 1
PHY_RX_INTERFACE[2]$phy_rx/CRS_DV_lat _al_u2313|PHY_RX_INTERFACE[2]$phy_rx/fifo_EOD_in_reg.e[0]

Timing path: PHY_RX_INTERFACE[2]$phy_rx/reg2_b1|PHY_RX_INTERFACE[2]$phy_rx/fifo_wren_reg.clk->_al_u2313|PHY_RX_INTERFACE[2]$phy_rx/fifo_EOD_in_reg
PHY_RX_INTERFACE[2]$phy_rx/reg2_b1|PHY_RX_INTERFACE[2]$phy_rx/fifo_wren_reg.clk
_al_u2313|PHY_RX_INTERFACE[2]$phy_rx/fifo_EOD_in_reg
1835 1.005000 4.042000 5.047000 2 2
PHY_RX_INTERFACE[2]$phy_rx/counter[1] PHY_RX_INTERFACE[2]$phy_rx/reg2_b1|PHY_RX_INTERFACE[2]$phy_rx/fifo_wren_reg.d[0]
PHY_RX_INTERFACE[2]$phy_rx/n35 _al_u2313|PHY_RX_INTERFACE[2]$phy_rx/fifo_EOD_in_reg.d[0]

Timing path: PHY_RX_INTERFACE[2]$phy_rx/reg0_b0|PHY_RX_INTERFACE[2]$phy_rx/reg0_b1.clk->_al_u2313|PHY_RX_INTERFACE[2]$phy_rx/fifo_EOD_in_reg
PHY_RX_INTERFACE[2]$phy_rx/reg0_b0|PHY_RX_INTERFACE[2]$phy_rx/reg0_b1.clk
_al_u2313|PHY_RX_INTERFACE[2]$phy_rx/fifo_EOD_in_reg
1863 1.189000 4.042000 5.231000 2 2
PHY_RX_INTERFACE[2]$phy_rx/STATE[1] PHY_RX_INTERFACE[2]$phy_rx/reg2_b1|PHY_RX_INTERFACE[2]$phy_rx/fifo_wren_reg.a[0]
PHY_RX_INTERFACE[2]$phy_rx/n35 _al_u2313|PHY_RX_INTERFACE[2]$phy_rx/fifo_EOD_in_reg.d[0]


Endpoint: PHY_RX_INTERFACE[2]$frame_fifo_rx/bram9k_impl/inst_8192x1_sub_000000_000
1891 0.286000 15 3
Timing path: PHY_RX_INTERFACE[2]$frame_fifo_rx/reg0_b12|PHY_RX_INTERFACE[2]$frame_fifo_rx/reg6_b12.clk->PHY_RX_INTERFACE[2]$frame_fifo_rx/bram9k_impl/inst_8192x1_sub_000000_000
PHY_RX_INTERFACE[2]$frame_fifo_rx/reg0_b12|PHY_RX_INTERFACE[2]$frame_fifo_rx/reg6_b12.clk
PHY_RX_INTERFACE[2]$frame_fifo_rx/bram9k_impl/inst_8192x1_sub_000000_000
1893 0.286000 4.027000 4.313000 1 1
PHY_RX_INTERFACE[2]$frame_fifo_rx/wadr[12] PHY_RX_INTERFACE[2]$frame_fifo_rx/bram9k_impl/inst_8192x1_sub_000000_000.addra[12]

Timing path: PHY_RX_INTERFACE[2]$frame_fifo_rx/reg6_b2|PHY_RX_INTERFACE[2]$frame_fifo_rx/reg6_b4.clk->PHY_RX_INTERFACE[2]$frame_fifo_rx/bram9k_impl/inst_8192x1_sub_000000_000
PHY_RX_INTERFACE[2]$frame_fifo_rx/reg6_b2|PHY_RX_INTERFACE[2]$frame_fifo_rx/reg6_b4.clk
PHY_RX_INTERFACE[2]$frame_fifo_rx/bram9k_impl/inst_8192x1_sub_000000_000
1919 0.417000 4.027000 4.444000 1 1
PHY_RX_INTERFACE[2]$frame_fifo_rx/wadr[4] PHY_RX_INTERFACE[2]$frame_fifo_rx/bram9k_impl/inst_8192x1_sub_000000_000.addra[4]

Timing path: PHY_RX_INTERFACE[2]$frame_fifo_rx/reg0_b11|PHY_RX_INTERFACE[2]$frame_fifo_rx/reg6_b11.clk->PHY_RX_INTERFACE[2]$frame_fifo_rx/bram9k_impl/inst_8192x1_sub_000000_000
PHY_RX_INTERFACE[2]$frame_fifo_rx/reg0_b11|PHY_RX_INTERFACE[2]$frame_fifo_rx/reg6_b11.clk
PHY_RX_INTERFACE[2]$frame_fifo_rx/bram9k_impl/inst_8192x1_sub_000000_000
1945 0.420000 4.027000 4.447000 1 1
PHY_RX_INTERFACE[2]$frame_fifo_rx/wadr[11] PHY_RX_INTERFACE[2]$frame_fifo_rx/bram9k_impl/inst_8192x1_sub_000000_000.addra[11]


Endpoint: PHY_TX_INTERFACE[2]$phy_tx/randgen/reg0_b23|PHY_TX_INTERFACE[2]$phy_tx/randgen/reg0_b22
1971 0.347000 1 1
Timing path: PHY_TX_INTERFACE[2]$phy_tx/randgen/reg0_b20|PHY_TX_INTERFACE[2]$phy_tx/randgen/reg0_b21.clk->PHY_TX_INTERFACE[2]$phy_tx/randgen/reg0_b23|PHY_TX_INTERFACE[2]$phy_tx/randgen/reg0_b22
PHY_TX_INTERFACE[2]$phy_tx/randgen/reg0_b20|PHY_TX_INTERFACE[2]$phy_tx/randgen/reg0_b21.clk
PHY_TX_INTERFACE[2]$phy_tx/randgen/reg0_b23|PHY_TX_INTERFACE[2]$phy_tx/randgen/reg0_b22
1973 0.347000 3.901000 4.248000 1 1
PHY_TX_INTERFACE[2]$phy_tx/randgen/mseq32[21] PHY_TX_INTERFACE[2]$phy_tx/randgen/reg0_b23|PHY_TX_INTERFACE[2]$phy_tx/randgen/reg0_b22.mi[0]



Recovery check
1999 2
Endpoint: PHY_RX_INTERFACE[2]$frame_fifo_rx/bram9k_impl/inst_8192x1_sub_000000_000
2001 18.271000 1 1
Timing path: PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b13|PHY_RX_INTERFACE[2]$frame_fifo_rx/rst_w_sync/temp2_reg.clk->PHY_RX_INTERFACE[2]$frame_fifo_rx/bram9k_impl/inst_8192x1_sub_000000_000
PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b13|PHY_RX_INTERFACE[2]$frame_fifo_rx/rst_w_sync/temp2_reg.clk
PHY_RX_INTERFACE[2]$frame_fifo_rx/bram9k_impl/inst_8192x1_sub_000000_000
2003 18.271000 23.654000 5.383000 1 1
PHY_RX_INTERFACE[2]$frame_fifo_rx/rst_n_w PHY_RX_INTERFACE[2]$frame_fifo_rx/bram9k_impl/inst_8192x1_sub_000000_000.rsta


Endpoint: PHY_TX_INTERFACE[2]$frame_fifo_tx/bram9k_impl/inst_8192x1_sub_000000_000
2029 18.638000 1 1
Timing path: PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b13|PHY_RX_INTERFACE[2]$frame_fifo_rx/rst_w_sync/temp2_reg.clk->PHY_TX_INTERFACE[2]$frame_fifo_tx/bram9k_impl/inst_8192x1_sub_000000_000
PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b13|PHY_RX_INTERFACE[2]$frame_fifo_rx/rst_w_sync/temp2_reg.clk
PHY_TX_INTERFACE[2]$frame_fifo_tx/bram9k_impl/inst_8192x1_sub_000000_000
2031 18.638000 23.654000 5.016000 1 1
PHY_RX_INTERFACE[2]$frame_fifo_rx/rst_n_w PHY_TX_INTERFACE[2]$frame_fifo_tx/bram9k_impl/inst_8192x1_sub_000000_000.rstb



Removal check
2057 2
Endpoint: PHY_TX_INTERFACE[2]$frame_fifo_tx/bram9k_impl/inst_8192x1_sub_000000_000
2059 0.471000 1 1
Timing path: PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b13|PHY_RX_INTERFACE[2]$frame_fifo_rx/rst_w_sync/temp2_reg.clk->PHY_TX_INTERFACE[2]$frame_fifo_tx/bram9k_impl/inst_8192x1_sub_000000_000
PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b13|PHY_RX_INTERFACE[2]$frame_fifo_rx/rst_w_sync/temp2_reg.clk
PHY_TX_INTERFACE[2]$frame_fifo_tx/bram9k_impl/inst_8192x1_sub_000000_000
2061 0.471000 4.077000 4.548000 1 1
PHY_RX_INTERFACE[2]$frame_fifo_rx/rst_n_w PHY_TX_INTERFACE[2]$frame_fifo_tx/bram9k_impl/inst_8192x1_sub_000000_000.rstb


Endpoint: PHY_RX_INTERFACE[2]$frame_fifo_rx/bram9k_impl/inst_8192x1_sub_000000_000
2087 0.802000 1 1
Timing path: PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b13|PHY_RX_INTERFACE[2]$frame_fifo_rx/rst_w_sync/temp2_reg.clk->PHY_RX_INTERFACE[2]$frame_fifo_rx/bram9k_impl/inst_8192x1_sub_000000_000
PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b13|PHY_RX_INTERFACE[2]$frame_fifo_rx/rst_w_sync/temp2_reg.clk
PHY_RX_INTERFACE[2]$frame_fifo_rx/bram9k_impl/inst_8192x1_sub_000000_000
2089 0.802000 4.077000 4.879000 1 1
PHY_RX_INTERFACE[2]$frame_fifo_rx/rst_n_w PHY_RX_INTERFACE[2]$frame_fifo_rx/bram9k_impl/inst_8192x1_sub_000000_000.rsta




clock: phy3_ref_clk
2115 17084 488 4
Setup check
2125 3
Endpoint: PHY_TX_INTERFACE[3]$frame_fifo_tx/aempty_flag_reg|PHY_TX_INTERFACE[3]$frame_fifo_tx/lt2_13
2125 10.546000 1586 3
Timing path: PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg0_b13|PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg1_b13.clk->PHY_TX_INTERFACE[3]$frame_fifo_tx/aempty_flag_reg|PHY_TX_INTERFACE[3]$frame_fifo_tx/lt2_13
PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg0_b13|PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg1_b13.clk
PHY_TX_INTERFACE[3]$frame_fifo_tx/aempty_flag_reg|PHY_TX_INTERFACE[3]$frame_fifo_tx/lt2_13
2127 10.546000 23.336000 12.790000 11 14
PHY_TX_INTERFACE[3]$frame_fifo_tx/wadr_gray_sync[13] PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg0_b12|PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg0_b11.e[1]
PHY_TX_INTERFACE[3]$frame_fifo_tx/wadr_sync[12] PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg0_b12|PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg0_b11.d[0]
PHY_TX_INTERFACE[3]$frame_fifo_tx/wadr_sync[11] PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg0_b10|PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg0_b9.c[1]
PHY_TX_INTERFACE[3]$frame_fifo_tx/wadr_sync[10] PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg0_b10|PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg0_b9.e[0]
PHY_TX_INTERFACE[3]$frame_fifo_tx/wadr_sync[9] PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg0_b8|PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg0_b7.c[0]
PHY_TX_INTERFACE[3]$frame_fifo_tx/wadr_sync[7] PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg0_b5|PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg0_b4.b[1]
PHY_TX_INTERFACE[3]$frame_fifo_tx/wadr_sync[4] PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg0_b0|PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg0_b1.c[0]
PHY_TX_INTERFACE[3]$frame_fifo_tx/wadr_sync[1] PHY_TX_INTERFACE[3]$frame_fifo_tx/sub1/ucin_al_u8069.a[1]
PHY_TX_INTERFACE[3]$frame_fifo_tx/sub1/c3 PHY_TX_INTERFACE[3]$frame_fifo_tx/sub1/u3_al_u8070.fci
PHY_TX_INTERFACE[3]$frame_fifo_tx/diff_adr_r[6] PHY_TX_INTERFACE[3]$frame_fifo_tx/lt2_6|PHY_TX_INTERFACE[3]$frame_fifo_tx/lt2_5.a[1]
PHY_TX_INTERFACE[3]$frame_fifo_tx/lt2_c7 PHY_TX_INTERFACE[3]$frame_fifo_tx/lt2_8|PHY_TX_INTERFACE[3]$frame_fifo_tx/lt2_7.fci
PHY_TX_INTERFACE[3]$frame_fifo_tx/lt2_c9 PHY_TX_INTERFACE[3]$frame_fifo_tx/lt2_10|PHY_TX_INTERFACE[3]$frame_fifo_tx/lt2_9.fci
PHY_TX_INTERFACE[3]$frame_fifo_tx/lt2_c11 PHY_TX_INTERFACE[3]$frame_fifo_tx/lt2_12|PHY_TX_INTERFACE[3]$frame_fifo_tx/lt2_11.fci
PHY_TX_INTERFACE[3]$frame_fifo_tx/lt2_c13 PHY_TX_INTERFACE[3]$frame_fifo_tx/aempty_flag_reg|PHY_TX_INTERFACE[3]$frame_fifo_tx/lt2_13.fci

Timing path: PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg0_b13|PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg1_b13.clk->PHY_TX_INTERFACE[3]$frame_fifo_tx/aempty_flag_reg|PHY_TX_INTERFACE[3]$frame_fifo_tx/lt2_13
PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg0_b13|PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg1_b13.clk
PHY_TX_INTERFACE[3]$frame_fifo_tx/aempty_flag_reg|PHY_TX_INTERFACE[3]$frame_fifo_tx/lt2_13
2179 10.669000 23.336000 12.667000 11 14
PHY_TX_INTERFACE[3]$frame_fifo_tx/wadr_gray_sync[13] PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg0_b12|PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg0_b11.e[1]
PHY_TX_INTERFACE[3]$frame_fifo_tx/wadr_sync[12] PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg0_b12|PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg0_b11.d[0]
PHY_TX_INTERFACE[3]$frame_fifo_tx/wadr_sync[11] PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg0_b10|PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg0_b9.c[1]
PHY_TX_INTERFACE[3]$frame_fifo_tx/wadr_sync[10] PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg0_b10|PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg0_b9.e[0]
PHY_TX_INTERFACE[3]$frame_fifo_tx/wadr_sync[9] PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg0_b8|PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg0_b7.c[0]
PHY_TX_INTERFACE[3]$frame_fifo_tx/wadr_sync[7] PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg0_b5|PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg0_b4.b[1]
PHY_TX_INTERFACE[3]$frame_fifo_tx/wadr_sync[4] PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg0_b0|PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg0_b1.c[0]
PHY_TX_INTERFACE[3]$frame_fifo_tx/wadr_sync[1] PHY_TX_INTERFACE[3]$frame_fifo_tx/sub1/ucin_al_u8069.a[1]
PHY_TX_INTERFACE[3]$frame_fifo_tx/sub1/c3 PHY_TX_INTERFACE[3]$frame_fifo_tx/sub1/u3_al_u8070.fci
PHY_TX_INTERFACE[3]$frame_fifo_tx/diff_adr_r[5] PHY_TX_INTERFACE[3]$frame_fifo_tx/lt2_6|PHY_TX_INTERFACE[3]$frame_fifo_tx/lt2_5.a[0]
PHY_TX_INTERFACE[3]$frame_fifo_tx/lt2_c7 PHY_TX_INTERFACE[3]$frame_fifo_tx/lt2_8|PHY_TX_INTERFACE[3]$frame_fifo_tx/lt2_7.fci
PHY_TX_INTERFACE[3]$frame_fifo_tx/lt2_c9 PHY_TX_INTERFACE[3]$frame_fifo_tx/lt2_10|PHY_TX_INTERFACE[3]$frame_fifo_tx/lt2_9.fci
PHY_TX_INTERFACE[3]$frame_fifo_tx/lt2_c11 PHY_TX_INTERFACE[3]$frame_fifo_tx/lt2_12|PHY_TX_INTERFACE[3]$frame_fifo_tx/lt2_11.fci
PHY_TX_INTERFACE[3]$frame_fifo_tx/lt2_c13 PHY_TX_INTERFACE[3]$frame_fifo_tx/aempty_flag_reg|PHY_TX_INTERFACE[3]$frame_fifo_tx/lt2_13.fci

Timing path: PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg0_b13|PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg1_b13.clk->PHY_TX_INTERFACE[3]$frame_fifo_tx/aempty_flag_reg|PHY_TX_INTERFACE[3]$frame_fifo_tx/lt2_13
PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg0_b13|PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg1_b13.clk
PHY_TX_INTERFACE[3]$frame_fifo_tx/aempty_flag_reg|PHY_TX_INTERFACE[3]$frame_fifo_tx/lt2_13
2231 10.683000 23.336000 12.653000 11 13
PHY_TX_INTERFACE[3]$frame_fifo_tx/wadr_gray_sync[13] PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg0_b12|PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg0_b11.e[1]
PHY_TX_INTERFACE[3]$frame_fifo_tx/wadr_sync[12] PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg0_b12|PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg0_b11.d[0]
PHY_TX_INTERFACE[3]$frame_fifo_tx/wadr_sync[11] PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg0_b10|PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg0_b9.c[1]
PHY_TX_INTERFACE[3]$frame_fifo_tx/wadr_sync[10] PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg0_b10|PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg0_b9.e[0]
PHY_TX_INTERFACE[3]$frame_fifo_tx/wadr_sync[9] PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg0_b8|PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg0_b7.c[0]
PHY_TX_INTERFACE[3]$frame_fifo_tx/wadr_sync[7] PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg0_b5|PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg0_b4.b[1]
PHY_TX_INTERFACE[3]$frame_fifo_tx/wadr_sync[4] PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg0_b0|PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg0_b1.c[0]
PHY_TX_INTERFACE[3]$frame_fifo_tx/wadr_sync[1] PHY_TX_INTERFACE[3]$frame_fifo_tx/sub1/ucin_al_u8069.a[1]
PHY_TX_INTERFACE[3]$frame_fifo_tx/sub1/c3 PHY_TX_INTERFACE[3]$frame_fifo_tx/sub1/u3_al_u8070.fci
PHY_TX_INTERFACE[3]$frame_fifo_tx/sub1/c7 PHY_TX_INTERFACE[3]$frame_fifo_tx/sub1/u7_al_u8071.fci
PHY_TX_INTERFACE[3]$frame_fifo_tx/diff_adr_r[9] PHY_TX_INTERFACE[3]$frame_fifo_tx/lt2_10|PHY_TX_INTERFACE[3]$frame_fifo_tx/lt2_9.a[0]
PHY_TX_INTERFACE[3]$frame_fifo_tx/lt2_c11 PHY_TX_INTERFACE[3]$frame_fifo_tx/lt2_12|PHY_TX_INTERFACE[3]$frame_fifo_tx/lt2_11.fci
PHY_TX_INTERFACE[3]$frame_fifo_tx/lt2_c13 PHY_TX_INTERFACE[3]$frame_fifo_tx/aempty_flag_reg|PHY_TX_INTERFACE[3]$frame_fifo_tx/lt2_13.fci


Endpoint: PHY_RX_INTERFACE[3]$frame_fifo_rx/half_flag_reg|PHY_RX_INTERFACE[3]$frame_fifo_rx/lt1_13
2281 11.048000 1595 3
Timing path: PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b13|PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg1_b13.clk->PHY_RX_INTERFACE[3]$frame_fifo_rx/half_flag_reg|PHY_RX_INTERFACE[3]$frame_fifo_rx/lt1_13
PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b13|PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg1_b13.clk
PHY_RX_INTERFACE[3]$frame_fifo_rx/half_flag_reg|PHY_RX_INTERFACE[3]$frame_fifo_rx/lt1_13
2283 11.048000 23.336000 12.288000 11 14
PHY_RX_INTERFACE[3]$frame_fifo_rx/radr_gray_sync[13] PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b12|PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b11.d[1]
PHY_RX_INTERFACE[3]$frame_fifo_rx/radr_sync[12] PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b12|PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b11.d[0]
PHY_RX_INTERFACE[3]$frame_fifo_rx/radr_sync[11] PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b10|PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b9.c[1]
PHY_RX_INTERFACE[3]$frame_fifo_rx/radr_sync[10] PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b10|PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b9.d[0]
PHY_RX_INTERFACE[3]$frame_fifo_rx/radr_sync[9] PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b8|PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b7.c[0]
PHY_RX_INTERFACE[3]$frame_fifo_rx/radr_sync[7] PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b2|PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b1.e[0]
PHY_RX_INTERFACE[3]$frame_fifo_rx/radr_sync[1] _al_u3446|PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b0.d[0]
PHY_RX_INTERFACE[3]$frame_fifo_rx/radr_sync[0] PHY_RX_INTERFACE[3]$frame_fifo_rx/sub0/ucin_al_u8005.e[0]
PHY_RX_INTERFACE[3]$frame_fifo_rx/sub0/c3 PHY_RX_INTERFACE[3]$frame_fifo_rx/sub0/u3_al_u8006.fci
PHY_RX_INTERFACE[3]$frame_fifo_rx/sub0/c7 PHY_RX_INTERFACE[3]$frame_fifo_rx/sub0/u7_al_u8007.fci
PHY_RX_INTERFACE[3]$frame_fifo_rx/diff_adr_w[8] PHY_RX_INTERFACE[3]$frame_fifo_rx/lt1_8|PHY_RX_INTERFACE[3]$frame_fifo_rx/lt1_7.b[1]
PHY_RX_INTERFACE[3]$frame_fifo_rx/lt1_c9 PHY_RX_INTERFACE[3]$frame_fifo_rx/lt1_10|PHY_RX_INTERFACE[3]$frame_fifo_rx/lt1_9.fci
PHY_RX_INTERFACE[3]$frame_fifo_rx/lt1_c11 PHY_RX_INTERFACE[3]$frame_fifo_rx/lt1_12|PHY_RX_INTERFACE[3]$frame_fifo_rx/lt1_11.fci
PHY_RX_INTERFACE[3]$frame_fifo_rx/lt1_c13 PHY_RX_INTERFACE[3]$frame_fifo_rx/half_flag_reg|PHY_RX_INTERFACE[3]$frame_fifo_rx/lt1_13.fci

Timing path: PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b13|PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg1_b13.clk->PHY_RX_INTERFACE[3]$frame_fifo_rx/half_flag_reg|PHY_RX_INTERFACE[3]$frame_fifo_rx/lt1_13
PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b13|PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg1_b13.clk
PHY_RX_INTERFACE[3]$frame_fifo_rx/half_flag_reg|PHY_RX_INTERFACE[3]$frame_fifo_rx/lt1_13
2335 11.369000 23.336000 11.967000 11 15
PHY_RX_INTERFACE[3]$frame_fifo_rx/radr_gray_sync[13] PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b12|PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b11.d[1]
PHY_RX_INTERFACE[3]$frame_fifo_rx/radr_sync[12] PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b12|PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b11.d[0]
PHY_RX_INTERFACE[3]$frame_fifo_rx/radr_sync[11] PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b10|PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b9.c[1]
PHY_RX_INTERFACE[3]$frame_fifo_rx/radr_sync[10] PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b10|PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b9.d[0]
PHY_RX_INTERFACE[3]$frame_fifo_rx/radr_sync[9] PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b8|PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b7.c[0]
PHY_RX_INTERFACE[3]$frame_fifo_rx/radr_sync[7] PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b2|PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b1.e[0]
PHY_RX_INTERFACE[3]$frame_fifo_rx/radr_sync[1] _al_u3446|PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b0.d[0]
PHY_RX_INTERFACE[3]$frame_fifo_rx/radr_sync[0] PHY_RX_INTERFACE[3]$frame_fifo_rx/sub0/ucin_al_u8005.e[0]
PHY_RX_INTERFACE[3]$frame_fifo_rx/sub0/c3 PHY_RX_INTERFACE[3]$frame_fifo_rx/sub0/u3_al_u8006.fci
PHY_RX_INTERFACE[3]$frame_fifo_rx/diff_adr_w[4] PHY_RX_INTERFACE[3]$frame_fifo_rx/lt1_4|PHY_RX_INTERFACE[3]$frame_fifo_rx/lt1_3.b[1]
PHY_RX_INTERFACE[3]$frame_fifo_rx/lt1_c5 PHY_RX_INTERFACE[3]$frame_fifo_rx/lt1_6|PHY_RX_INTERFACE[3]$frame_fifo_rx/lt1_5.fci
PHY_RX_INTERFACE[3]$frame_fifo_rx/lt1_c7 PHY_RX_INTERFACE[3]$frame_fifo_rx/lt1_8|PHY_RX_INTERFACE[3]$frame_fifo_rx/lt1_7.fci
PHY_RX_INTERFACE[3]$frame_fifo_rx/lt1_c9 PHY_RX_INTERFACE[3]$frame_fifo_rx/lt1_10|PHY_RX_INTERFACE[3]$frame_fifo_rx/lt1_9.fci
PHY_RX_INTERFACE[3]$frame_fifo_rx/lt1_c11 PHY_RX_INTERFACE[3]$frame_fifo_rx/lt1_12|PHY_RX_INTERFACE[3]$frame_fifo_rx/lt1_11.fci
PHY_RX_INTERFACE[3]$frame_fifo_rx/lt1_c13 PHY_RX_INTERFACE[3]$frame_fifo_rx/half_flag_reg|PHY_RX_INTERFACE[3]$frame_fifo_rx/lt1_13.fci

Timing path: PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b12|PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b11.clk->PHY_RX_INTERFACE[3]$frame_fifo_rx/half_flag_reg|PHY_RX_INTERFACE[3]$frame_fifo_rx/lt1_13
PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b12|PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b11.clk
PHY_RX_INTERFACE[3]$frame_fifo_rx/half_flag_reg|PHY_RX_INTERFACE[3]$frame_fifo_rx/lt1_13
2389 11.403000 23.336000 11.933000 11 14
PHY_RX_INTERFACE[3]$frame_fifo_rx/radr_gray_sync[12] PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b12|PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b11.a[1]
PHY_RX_INTERFACE[3]$frame_fifo_rx/radr_sync[12] PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b12|PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b11.d[0]
PHY_RX_INTERFACE[3]$frame_fifo_rx/radr_sync[11] PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b10|PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b9.c[1]
PHY_RX_INTERFACE[3]$frame_fifo_rx/radr_sync[10] PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b10|PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b9.d[0]
PHY_RX_INTERFACE[3]$frame_fifo_rx/radr_sync[9] PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b8|PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b7.c[0]
PHY_RX_INTERFACE[3]$frame_fifo_rx/radr_sync[7] PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b2|PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b1.e[0]
PHY_RX_INTERFACE[3]$frame_fifo_rx/radr_sync[1] _al_u3446|PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b0.d[0]
PHY_RX_INTERFACE[3]$frame_fifo_rx/radr_sync[0] PHY_RX_INTERFACE[3]$frame_fifo_rx/sub0/ucin_al_u8005.e[0]
PHY_RX_INTERFACE[3]$frame_fifo_rx/sub0/c3 PHY_RX_INTERFACE[3]$frame_fifo_rx/sub0/u3_al_u8006.fci
PHY_RX_INTERFACE[3]$frame_fifo_rx/sub0/c7 PHY_RX_INTERFACE[3]$frame_fifo_rx/sub0/u7_al_u8007.fci
PHY_RX_INTERFACE[3]$frame_fifo_rx/diff_adr_w[8] PHY_RX_INTERFACE[3]$frame_fifo_rx/lt1_8|PHY_RX_INTERFACE[3]$frame_fifo_rx/lt1_7.b[1]
PHY_RX_INTERFACE[3]$frame_fifo_rx/lt1_c9 PHY_RX_INTERFACE[3]$frame_fifo_rx/lt1_10|PHY_RX_INTERFACE[3]$frame_fifo_rx/lt1_9.fci
PHY_RX_INTERFACE[3]$frame_fifo_rx/lt1_c11 PHY_RX_INTERFACE[3]$frame_fifo_rx/lt1_12|PHY_RX_INTERFACE[3]$frame_fifo_rx/lt1_11.fci
PHY_RX_INTERFACE[3]$frame_fifo_rx/lt1_c13 PHY_RX_INTERFACE[3]$frame_fifo_rx/half_flag_reg|PHY_RX_INTERFACE[3]$frame_fifo_rx/lt1_13.fci


Endpoint: _al_u3483|PHY_TX_INTERFACE[3]$phy_tx/reg4_b6
2441 11.073000 47 3
Timing path: PHY_TX_INTERFACE[3]$phy_tx/reg5_b1|PHY_TX_INTERFACE[3]$phy_tx/reg5_b5.clk->_al_u3483|PHY_TX_INTERFACE[3]$phy_tx/reg4_b6
PHY_TX_INTERFACE[3]$phy_tx/reg5_b1|PHY_TX_INTERFACE[3]$phy_tx/reg5_b5.clk
_al_u3483|PHY_TX_INTERFACE[3]$phy_tx/reg4_b6
2443 11.073000 23.336000 12.263000 7 7
PHY_TX_INTERFACE[3]$phy_tx/cnt_reg[1] _al_u2945|_al_u3480.c[1]
PHY_TX_INTERFACE[3]$phy_tx/n25_lutinv _al_u2946|_al_u3497.c[1]
_al_u2946_o _al_u2947|_al_u3493.e[1]
_al_u2947_o _al_u2948|PHY_TX_INTERFACE[3]$phy_tx/reg0_b0.b[1]
_al_u2948_o _al_u3474|_al_u3475.b[1]
_al_u3474_o _al_u3478|_al_u2813.a[1]
_al_u3478_o _al_u3483|PHY_TX_INTERFACE[3]$phy_tx/reg4_b6.e[0]

Timing path: PHY_TX_INTERFACE[3]$phy_tx/reg5_b0|PHY_TX_INTERFACE[3]$phy_tx/TXD0_reg_reg.clk->_al_u3483|PHY_TX_INTERFACE[3]$phy_tx/reg4_b6
PHY_TX_INTERFACE[3]$phy_tx/reg5_b0|PHY_TX_INTERFACE[3]$phy_tx/TXD0_reg_reg.clk
_al_u3483|PHY_TX_INTERFACE[3]$phy_tx/reg4_b6
2481 11.174000 23.336000 12.162000 7 10
PHY_TX_INTERFACE[3]$phy_tx/cnt_reg[0] PHY_TX_INTERFACE[3]$phy_tx/lt0_0|PHY_TX_INTERFACE[3]$phy_tx/lt0_cin.a[1]
PHY_TX_INTERFACE[3]$phy_tx/lt0_c1 PHY_TX_INTERFACE[3]$phy_tx/lt0_2|PHY_TX_INTERFACE[3]$phy_tx/lt0_1.fci
PHY_TX_INTERFACE[3]$phy_tx/lt0_c3 PHY_TX_INTERFACE[3]$phy_tx/lt0_4|PHY_TX_INTERFACE[3]$phy_tx/lt0_3.fci
PHY_TX_INTERFACE[3]$phy_tx/lt0_c5 PHY_TX_INTERFACE[3]$phy_tx/lt0_6|PHY_TX_INTERFACE[3]$phy_tx/lt0_5.fci
PHY_TX_INTERFACE[3]$phy_tx/lt0_c7 PHY_TX_INTERFACE[3]$phy_tx/lt0_cout|PHY_TX_INTERFACE[3]$phy_tx/lt0_7.fci
PHY_TX_INTERFACE[3]$phy_tx/n10 _al_u2947|_al_u3493.d[1]
_al_u2947_o _al_u2948|PHY_TX_INTERFACE[3]$phy_tx/reg0_b0.b[1]
_al_u2948_o _al_u3474|_al_u3475.b[1]
_al_u3474_o _al_u3478|_al_u2813.a[1]
_al_u3478_o _al_u3483|PHY_TX_INTERFACE[3]$phy_tx/reg4_b6.e[0]

Timing path: PHY_TX_INTERFACE[3]$phy_tx/reg5_b6|_al_u3498.clk->_al_u3483|PHY_TX_INTERFACE[3]$phy_tx/reg4_b6
PHY_TX_INTERFACE[3]$phy_tx/reg5_b6|_al_u3498.clk
_al_u3483|PHY_TX_INTERFACE[3]$phy_tx/reg4_b6
2525 11.380000 23.336000 11.956000 7 7
PHY_TX_INTERFACE[3]$phy_tx/cnt_reg[6] PHY_TX_INTERFACE[3]$phy_tx/lt0_6|PHY_TX_INTERFACE[3]$phy_tx/lt0_5.a[1]
PHY_TX_INTERFACE[3]$phy_tx/lt0_c7 PHY_TX_INTERFACE[3]$phy_tx/lt0_cout|PHY_TX_INTERFACE[3]$phy_tx/lt0_7.fci
PHY_TX_INTERFACE[3]$phy_tx/n10 _al_u2947|_al_u3493.d[1]
_al_u2947_o _al_u2948|PHY_TX_INTERFACE[3]$phy_tx/reg0_b0.b[1]
_al_u2948_o _al_u3474|_al_u3475.b[1]
_al_u3474_o _al_u3478|_al_u2813.a[1]
_al_u3478_o _al_u3483|PHY_TX_INTERFACE[3]$phy_tx/reg4_b6.e[0]



Hold check
2563 3
Endpoint: PHY_TX_INTERFACE[3]$phy_tx/randgen/reg0_b9|_al_u3445
2565 0.347000 1 1
Timing path: _al_u3444|PHY_TX_INTERFACE[3]$phy_tx/randgen/reg0_b8.clk->PHY_TX_INTERFACE[3]$phy_tx/randgen/reg0_b9|_al_u3445
_al_u3444|PHY_TX_INTERFACE[3]$phy_tx/randgen/reg0_b8.clk
PHY_TX_INTERFACE[3]$phy_tx/randgen/reg0_b9|_al_u3445
2567 0.347000 3.450000 3.797000 1 1
PHY_TX_INTERFACE[3]$phy_tx/randgen/mseq32[8] PHY_TX_INTERFACE[3]$phy_tx/randgen/reg0_b9|_al_u3445.mi[1]


Endpoint: PHY_RX_INTERFACE[3]$frame_fifo_rx/bram32k_impl_1/inst_4096x8_sub_000000_000
2593 0.363000 1 1
Timing path: PHY_RX_INTERFACE[3]$frame_fifo_rx/rst_w_sync/temp2_reg|PHY_RX_INTERFACE[3]$frame_fifo_rx/rst_w_sync/temp1_reg.clk->PHY_RX_INTERFACE[3]$frame_fifo_rx/bram32k_impl_1/inst_4096x8_sub_000000_000
PHY_RX_INTERFACE[3]$frame_fifo_rx/rst_w_sync/temp2_reg|PHY_RX_INTERFACE[3]$frame_fifo_rx/rst_w_sync/temp1_reg.clk
PHY_RX_INTERFACE[3]$frame_fifo_rx/bram32k_impl_1/inst_4096x8_sub_000000_000
2595 0.363000 3.817000 4.180000 1 1
PHY_RX_INTERFACE[3]$frame_fifo_rx/rst_n_w PHY_RX_INTERFACE[3]$frame_fifo_rx/bram32k_impl_1/inst_4096x8_sub_000000_000.rsta


Endpoint: PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b4|PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b3
2621 0.454000 1 1
Timing path: PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg1_b3|PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg1_b4.clk->PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b4|PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b3
PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg1_b3|PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg1_b4.clk
PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b4|PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b3
2623 0.454000 3.343000 3.797000 1 1
PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/temp1[3] PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b4|PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b3.mi[0]



Recovery check
2649 2
Endpoint: PHY_TX_INTERFACE[3]$frame_fifo_tx/bram9k_impl/inst_8192x1_sub_000000_000
2651 16.113000 1 1
Timing path: PHY_RX_INTERFACE[3]$frame_fifo_rx/rst_w_sync/temp2_reg|PHY_RX_INTERFACE[3]$frame_fifo_rx/rst_w_sync/temp1_reg.clk->PHY_TX_INTERFACE[3]$frame_fifo_tx/bram9k_impl/inst_8192x1_sub_000000_000
PHY_RX_INTERFACE[3]$frame_fifo_rx/rst_w_sync/temp2_reg|PHY_RX_INTERFACE[3]$frame_fifo_rx/rst_w_sync/temp1_reg.clk
PHY_TX_INTERFACE[3]$frame_fifo_tx/bram9k_impl/inst_8192x1_sub_000000_000
2653 16.113000 23.121000 7.008000 1 1
PHY_RX_INTERFACE[3]$frame_fifo_rx/rst_n_w PHY_TX_INTERFACE[3]$frame_fifo_tx/bram9k_impl/inst_8192x1_sub_000000_000.rstb


Endpoint: PHY_RX_INTERFACE[3]$frame_fifo_rx/bram9k_impl/inst_8192x1_sub_000000_000
2679 17.104000 1 1
Timing path: PHY_RX_INTERFACE[3]$frame_fifo_rx/rst_w_sync/temp2_reg|PHY_RX_INTERFACE[3]$frame_fifo_rx/rst_w_sync/temp1_reg.clk->PHY_RX_INTERFACE[3]$frame_fifo_rx/bram9k_impl/inst_8192x1_sub_000000_000
PHY_RX_INTERFACE[3]$frame_fifo_rx/rst_w_sync/temp2_reg|PHY_RX_INTERFACE[3]$frame_fifo_rx/rst_w_sync/temp1_reg.clk
PHY_RX_INTERFACE[3]$frame_fifo_rx/bram9k_impl/inst_8192x1_sub_000000_000
2681 17.104000 23.121000 6.017000 1 1
PHY_RX_INTERFACE[3]$frame_fifo_rx/rst_n_w PHY_RX_INTERFACE[3]$frame_fifo_rx/bram9k_impl/inst_8192x1_sub_000000_000.rsta



Removal check
2707 2
Endpoint: PHY_RX_INTERFACE[3]$frame_fifo_rx/bram9k_impl/inst_8192x1_sub_000000_000
2709 1.729000 1 1
Timing path: PHY_RX_INTERFACE[3]$frame_fifo_rx/rst_w_sync/temp2_reg|PHY_RX_INTERFACE[3]$frame_fifo_rx/rst_w_sync/temp1_reg.clk->PHY_RX_INTERFACE[3]$frame_fifo_rx/bram9k_impl/inst_8192x1_sub_000000_000
PHY_RX_INTERFACE[3]$frame_fifo_rx/rst_w_sync/temp2_reg|PHY_RX_INTERFACE[3]$frame_fifo_rx/rst_w_sync/temp1_reg.clk
PHY_RX_INTERFACE[3]$frame_fifo_rx/bram9k_impl/inst_8192x1_sub_000000_000
2711 1.729000 3.707000 5.436000 1 1
PHY_RX_INTERFACE[3]$frame_fifo_rx/rst_n_w PHY_RX_INTERFACE[3]$frame_fifo_rx/bram9k_impl/inst_8192x1_sub_000000_000.rsta


Endpoint: PHY_TX_INTERFACE[3]$frame_fifo_tx/bram9k_impl/inst_8192x1_sub_000000_000
2737 2.601000 1 1
Timing path: PHY_RX_INTERFACE[3]$frame_fifo_rx/rst_w_sync/temp2_reg|PHY_RX_INTERFACE[3]$frame_fifo_rx/rst_w_sync/temp1_reg.clk->PHY_TX_INTERFACE[3]$frame_fifo_tx/bram9k_impl/inst_8192x1_sub_000000_000
PHY_RX_INTERFACE[3]$frame_fifo_rx/rst_w_sync/temp2_reg|PHY_RX_INTERFACE[3]$frame_fifo_rx/rst_w_sync/temp1_reg.clk
PHY_TX_INTERFACE[3]$frame_fifo_tx/bram9k_impl/inst_8192x1_sub_000000_000
2739 2.601000 3.707000 6.308000 1 1
PHY_RX_INTERFACE[3]$frame_fifo_rx/rst_n_w PHY_TX_INTERFACE[3]$frame_fifo_tx/bram9k_impl/inst_8192x1_sub_000000_000.rstb




clock: raw_clock
2765 0 0 0

clock: pll_impl/pll_inst.clkc[0]
2776 232669 24643 5
Setup check
2786 3
Endpoint: mac_switch/MAC_cam/cam_inst/reg383_b6
2786 -0.698000 1117 3
Timing path: _al_u2627|mac_switch/reg3_b3.clk->mac_switch/MAC_cam/cam_inst/reg383_b6
_al_u2627|mac_switch/reg3_b3.clk
mac_switch/MAC_cam/cam_inst/reg383_b6
2788 -0.698000 11.889000 12.587000 5 5
mac_switch/table_write_addr_reg[3] _al_u2673|_al_u2676.d[0]
mac_switch/MAC_cam/cam_inst/n36_lutinv _al_u2677|_al_u2678.a[0]
mac_switch/MAC_cam/cam_inst/shift_en[6] _al_u6341.mi[0]
_al_u6341_o _al_u6382|_al_u6371.a[1]
_al_u6382_o mac_switch/MAC_cam/cam_inst/reg383_b6.a[1]

Timing path: _al_u2627|mac_switch/reg3_b3.clk->mac_switch/MAC_cam/cam_inst/reg383_b6
_al_u2627|mac_switch/reg3_b3.clk
mac_switch/MAC_cam/cam_inst/reg383_b6
2822 -0.698000 11.889000 12.587000 5 5
mac_switch/table_write_addr_reg[3] _al_u2673|_al_u2676.d[0]
mac_switch/MAC_cam/cam_inst/n36_lutinv _al_u2677|_al_u2678.a[0]
mac_switch/MAC_cam/cam_inst/shift_en[6] _al_u6341.mi[0]
_al_u6341_o _al_u6382|_al_u6371.a[1]
_al_u6382_o mac_switch/MAC_cam/cam_inst/reg383_b6.a[0]

Timing path: _al_u2621|mac_switch/reg3_b1.clk->mac_switch/MAC_cam/cam_inst/reg383_b6
_al_u2621|mac_switch/reg3_b1.clk
mac_switch/MAC_cam/cam_inst/reg383_b6
2856 0.471000 11.889000 11.418000 5 5
mac_switch/table_write_addr_reg[1] _al_u2673|_al_u2676.b[0]
mac_switch/MAC_cam/cam_inst/n36_lutinv _al_u2677|_al_u2678.a[0]
mac_switch/MAC_cam/cam_inst/shift_en[6] _al_u6341.mi[0]
_al_u6341_o _al_u6382|_al_u6371.a[1]
_al_u6382_o mac_switch/MAC_cam/cam_inst/reg383_b6.a[1]


Endpoint: mac_switch/MAC_cam/cam_inst/reg383_b30
2890 -0.695000 1431 3
Timing path: mac_switch/reg5_b35|mac_switch/reg5_b6.clk->mac_switch/MAC_cam/cam_inst/reg383_b30
mac_switch/reg5_b35|mac_switch/reg5_b6.clk
mac_switch/MAC_cam/cam_inst/reg383_b30
2892 -0.695000 11.808000 12.503000 4 4
mac_switch/table_compare_data_reg[35] _al_u5387|_al_u6136.b[0]
_al_u6136_o _al_u6141.a[1]
_al_u6141_o _al_u6146.a[1]
_al_u6146_o mac_switch/MAC_cam/cam_inst/reg383_b30.b[1]

Timing path: mac_switch/reg5_b35|mac_switch/reg5_b6.clk->mac_switch/MAC_cam/cam_inst/reg383_b30
mac_switch/reg5_b35|mac_switch/reg5_b6.clk
mac_switch/MAC_cam/cam_inst/reg383_b30
2924 -0.695000 11.808000 12.503000 4 4
mac_switch/table_compare_data_reg[35] _al_u5387|_al_u6136.b[0]
_al_u6136_o _al_u6141.a[1]
_al_u6141_o _al_u6146.a[0]
_al_u6146_o mac_switch/MAC_cam/cam_inst/reg383_b30.b[1]

Timing path: mac_switch/reg5_b35|mac_switch/reg5_b6.clk->mac_switch/MAC_cam/cam_inst/reg383_b30
mac_switch/reg5_b35|mac_switch/reg5_b6.clk
mac_switch/MAC_cam/cam_inst/reg383_b30
2956 -0.695000 11.808000 12.503000 4 4
mac_switch/table_compare_data_reg[35] _al_u5387|_al_u6136.b[0]
_al_u6136_o _al_u6141.a[1]
_al_u6141_o _al_u6146.a[1]
_al_u6146_o mac_switch/MAC_cam/cam_inst/reg383_b30.b[0]


Endpoint: mac_switch/reg0_b2
2988 0.111000 277 3
Timing path: packet_fifo_mac_b_fifo/bram9kx32_impl/inst_16384x9_sub_012288_000.clkb->mac_switch/reg0_b2
packet_fifo_mac_b_fifo/bram9kx32_impl/inst_16384x9_sub_012288_000.clkb
mac_switch/reg0_b2
2990 0.111000 11.808000 11.697000 5 5
packet_fifo_mac_b_fifo/bram9kx32_impl/inst_dob_i12_000 _al_u2644|_al_u2650.a[1]
_al_u2644_o _al_u2646.a[1]
_al_u2646_o _al_u2652|_al_u2645.b[1]
_al_u2652_o _al_u3927|_al_u3939.b[0]
_al_u3939_o mac_switch/reg0_b2.d[1]

Timing path: packet_fifo_mac_b_fifo/bram9kx32_impl/inst_16384x9_sub_012288_000.clkb->mac_switch/reg0_b2
packet_fifo_mac_b_fifo/bram9kx32_impl/inst_16384x9_sub_012288_000.clkb
mac_switch/reg0_b2
3024 0.111000 11.808000 11.697000 5 5
packet_fifo_mac_b_fifo/bram9kx32_impl/inst_dob_i12_000 _al_u2644|_al_u2650.a[1]
_al_u2644_o _al_u2646.a[0]
_al_u2646_o _al_u2652|_al_u2645.b[1]
_al_u2652_o _al_u3927|_al_u3939.b[0]
_al_u3939_o mac_switch/reg0_b2.d[1]

Timing path: packet_fifo_mac_b_fifo/bram9kx32_impl/inst_16384x9_sub_012288_000.clkb->mac_switch/reg0_b2
packet_fifo_mac_b_fifo/bram9kx32_impl/inst_16384x9_sub_012288_000.clkb
mac_switch/reg0_b2
3058 0.111000 11.808000 11.697000 5 5
packet_fifo_mac_b_fifo/bram9kx32_impl/inst_dob_i12_000 _al_u2644|_al_u2650.a[1]
_al_u2644_o _al_u2646.a[1]
_al_u2646_o _al_u2652|_al_u2645.b[1]
_al_u2652_o _al_u3927|_al_u3939.b[0]
_al_u3939_o mac_switch/reg0_b2.d[0]



Hold check
3092 3
Endpoint: packet_fifo_mac_b_fifo/bram9kx32_impl/inst_16384x9_sub_001024_000
3094 0.124000 54 3
Timing path: mac_dec/reg1_b0|mac_dec/reg1_b5.clk->packet_fifo_mac_b_fifo/bram9kx32_impl/inst_16384x9_sub_001024_000
mac_dec/reg1_b0|mac_dec/reg1_b5.clk
packet_fifo_mac_b_fifo/bram9kx32_impl/inst_16384x9_sub_001024_000
3096 0.124000 2.162000 2.286000 1 1
b_fifo_din[5] packet_fifo_mac_b_fifo/bram9kx32_impl/inst_16384x9_sub_001024_000.dia[6]

Timing path: mac_dec/b_fifo_del_reg_reg|mac_dec/reg1_b7.clk->packet_fifo_mac_b_fifo/bram9kx32_impl/inst_16384x9_sub_001024_000
mac_dec/b_fifo_del_reg_reg|mac_dec/reg1_b7.clk
packet_fifo_mac_b_fifo/bram9kx32_impl/inst_16384x9_sub_001024_000
3122 0.258000 2.162000 2.420000 1 1
b_fifo_del packet_fifo_mac_b_fifo/bram9kx32_impl/inst_16384x9_sub_001024_000.dia[0]

Timing path: mac_dec/reg1_b0|mac_dec/reg1_b5.clk->packet_fifo_mac_b_fifo/bram9kx32_impl/inst_16384x9_sub_001024_000
mac_dec/reg1_b0|mac_dec/reg1_b5.clk
packet_fifo_mac_b_fifo/bram9kx32_impl/inst_16384x9_sub_001024_000
3148 0.258000 2.162000 2.420000 1 1
b_fifo_din[0] packet_fifo_mac_b_fifo/bram9kx32_impl/inst_16384x9_sub_001024_000.dia[1]


Endpoint: auto_chipwatcher_0_logicbram_512x229_sub_000000_171
3174 0.160000 20 3
Timing path: mac_switch/MAC_cam/cam_inst/reg383_b9.clk->auto_chipwatcher_0_logicbram_512x229_sub_000000_171
mac_switch/MAC_cam/cam_inst/reg383_b9.clk
auto_chipwatcher_0_logicbram_512x229_sub_000000_171
3176 0.160000 2.243000 2.403000 1 1
mac_switch/table_match_many[9] auto_chipwatcher_0_logicbram_512x229_sub_000000_171.dia[3]

Timing path: _al_u2624|mac_switch/reg3_b2.clk->auto_chipwatcher_0_logicbram_512x229_sub_000000_171
_al_u2624|mac_switch/reg3_b2.clk
auto_chipwatcher_0_logicbram_512x229_sub_000000_171
3202 0.394000 2.243000 2.637000 1 1
mac_switch/table_write_addr_reg[2] auto_chipwatcher_0_logicbram_512x229_sub_000000_171.dia[6]

Timing path: _al_u2627|mac_switch/reg3_b3.clk->auto_chipwatcher_0_logicbram_512x229_sub_000000_171
_al_u2627|mac_switch/reg3_b3.clk
auto_chipwatcher_0_logicbram_512x229_sub_000000_171
3228 0.524000 2.243000 2.767000 1 1
mac_switch/table_write_addr_reg[3] auto_chipwatcher_0_logicbram_512x229_sub_000000_171.dia[7]


Endpoint: packet_fifo_mac_b_fifo/bram9kx32_impl/inst_16384x9_sub_001024_000
3254 0.168000 14 3
Timing path: packet_fifo_mac_b_fifo/reg0_b0|packet_fifo_mac_b_fifo/reg0_b8.clk->packet_fifo_mac_b_fifo/bram9kx32_impl/inst_16384x9_sub_001024_000
packet_fifo_mac_b_fifo/reg0_b0|packet_fifo_mac_b_fifo/reg0_b8.clk
packet_fifo_mac_b_fifo/bram9kx32_impl/inst_16384x9_sub_001024_000
3256 0.168000 2.162000 2.330000 1 1
packet_fifo_mac_b_fifo/radr[0] packet_fifo_mac_b_fifo/bram9kx32_impl/inst_16384x9_sub_001024_000.addrb[3]

Timing path: packet_fifo_mac_b_fifo/reg0_b4|packet_fifo_mac_b_fifo/reg0_b10.clk->packet_fifo_mac_b_fifo/bram9kx32_impl/inst_16384x9_sub_001024_000
packet_fifo_mac_b_fifo/reg0_b4|packet_fifo_mac_b_fifo/reg0_b10.clk
packet_fifo_mac_b_fifo/bram9kx32_impl/inst_16384x9_sub_001024_000
3282 0.321000 2.162000 2.483000 1 1
packet_fifo_mac_b_fifo/radr[4] packet_fifo_mac_b_fifo/bram9kx32_impl/inst_16384x9_sub_001024_000.addrb[7]

Timing path: packet_fifo_mac_b_fifo/reg0_b3|packet_fifo_mac_b_fifo/reg0_b6.clk->packet_fifo_mac_b_fifo/bram9kx32_impl/inst_16384x9_sub_001024_000
packet_fifo_mac_b_fifo/reg0_b3|packet_fifo_mac_b_fifo/reg0_b6.clk
packet_fifo_mac_b_fifo/bram9kx32_impl/inst_16384x9_sub_001024_000
3308 0.344000 2.162000 2.506000 1 1
packet_fifo_mac_b_fifo/radr[3] packet_fifo_mac_b_fifo/bram9kx32_impl/inst_16384x9_sub_001024_000.addrb[6]



Recovery check
3334 3
Endpoint: header_fifo/logic_fifo_2
3336 5.954000 1 1
Timing path: PHY_RX_INTERFACE[0]$frame_fifo_rx/rst_r_sync/temp2_reg|PHY_RX_INTERFACE[0]$frame_fifo_rx/rst_r_sync/temp1_reg_placeOpt_11.clk->header_fifo/logic_fifo_2
PHY_RX_INTERFACE[0]$frame_fifo_rx/rst_r_sync/temp2_reg|PHY_RX_INTERFACE[0]$frame_fifo_rx/rst_r_sync/temp1_reg_placeOpt_11.clk
header_fifo/logic_fifo_2
3338 5.954000 11.674000 5.720000 2 2
PHY_RX_INTERFACE[0]$frame_fifo_rx/rst_n_r_placeOpt_11 _al_u7933|_al_u3239.a[1]
PHY_RX_INTERFACE[0]$frame_fifo_rx/n3 header_fifo/logic_fifo_2.rprst


Endpoint: header_fifo/logic_fifo_0
3366 5.961000 1 1
Timing path: PHY_RX_INTERFACE[0]$frame_fifo_rx/rst_r_sync/temp2_reg|PHY_RX_INTERFACE[0]$frame_fifo_rx/rst_r_sync/temp1_reg_placeOpt_11.clk->header_fifo/logic_fifo_0
PHY_RX_INTERFACE[0]$frame_fifo_rx/rst_r_sync/temp2_reg|PHY_RX_INTERFACE[0]$frame_fifo_rx/rst_r_sync/temp1_reg_placeOpt_11.clk
header_fifo/logic_fifo_0
3368 5.961000 11.674000 5.713000 2 2
PHY_RX_INTERFACE[0]$frame_fifo_rx/rst_n_r_placeOpt_11 _al_u7933|_al_u3239.a[1]
PHY_RX_INTERFACE[0]$frame_fifo_rx/n3 header_fifo/logic_fifo_0.rprst


Endpoint: header_fifo/logic_fifo_5
3396 6.053000 1 1
Timing path: PHY_RX_INTERFACE[0]$frame_fifo_rx/rst_r_sync/temp2_reg|PHY_RX_INTERFACE[0]$frame_fifo_rx/rst_r_sync/temp1_reg_placeOpt_11.clk->header_fifo/logic_fifo_5
PHY_RX_INTERFACE[0]$frame_fifo_rx/rst_r_sync/temp2_reg|PHY_RX_INTERFACE[0]$frame_fifo_rx/rst_r_sync/temp1_reg_placeOpt_11.clk
header_fifo/logic_fifo_5
3398 6.053000 11.674000 5.621000 2 2
PHY_RX_INTERFACE[0]$frame_fifo_rx/rst_n_r_placeOpt_11 _al_u7933|_al_u3239.a[1]
PHY_RX_INTERFACE[0]$frame_fifo_rx/n3 header_fifo/logic_fifo_5.rst



Removal check
3426 3
Endpoint: PHY_RX_INTERFACE[2]$frame_fifo_rx/bram9k_impl/inst_8192x1_sub_000000_000
3428 0.097000 1 1
Timing path: PHY_RX_INTERFACE[0]$frame_fifo_rx/rst_r_sync/temp2_reg|PHY_RX_INTERFACE[0]$frame_fifo_rx/rst_r_sync/temp1_reg_placeOpt_15.clk->PHY_RX_INTERFACE[2]$frame_fifo_rx/bram9k_impl/inst_8192x1_sub_000000_000
PHY_RX_INTERFACE[0]$frame_fifo_rx/rst_r_sync/temp2_reg|PHY_RX_INTERFACE[0]$frame_fifo_rx/rst_r_sync/temp1_reg_placeOpt_15.clk
PHY_RX_INTERFACE[2]$frame_fifo_rx/bram9k_impl/inst_8192x1_sub_000000_000
3430 0.097000 2.212000 2.309000 1 1
PHY_RX_INTERFACE[0]$frame_fifo_rx/rst_n_r_placeOpt_15 PHY_RX_INTERFACE[2]$frame_fifo_rx/bram9k_impl/inst_8192x1_sub_000000_000.rstb


Endpoint: packet_fifo_mac_b_fifo/bram9kx32_impl/inst_16384x9_sub_013312_000
3456 0.220000 1 1
Timing path: PHY_RX_INTERFACE[0]$frame_fifo_rx/rst_r_sync/temp2_reg|PHY_RX_INTERFACE[0]$frame_fifo_rx/rst_r_sync/temp1_reg.clk->packet_fifo_mac_b_fifo/bram9kx32_impl/inst_16384x9_sub_013312_000
PHY_RX_INTERFACE[0]$frame_fifo_rx/rst_r_sync/temp2_reg|PHY_RX_INTERFACE[0]$frame_fifo_rx/rst_r_sync/temp1_reg.clk
packet_fifo_mac_b_fifo/bram9kx32_impl/inst_16384x9_sub_013312_000
3458 0.220000 2.212000 2.432000 1 1
PHY_RX_INTERFACE[0]$frame_fifo_rx/rst_n_r packet_fifo_mac_b_fifo/bram9kx32_impl/inst_16384x9_sub_013312_000.rstb


Endpoint: packet_fifo_mac_b_fifo/bram9kx32_impl/inst_16384x9_sub_004096_000
3484 0.253000 1 1
Timing path: PHY_RX_INTERFACE[0]$frame_fifo_rx/rst_r_sync/temp2_reg|PHY_RX_INTERFACE[0]$frame_fifo_rx/rst_r_sync/temp1_reg_placeOpt_15.clk->packet_fifo_mac_b_fifo/bram9kx32_impl/inst_16384x9_sub_004096_000
PHY_RX_INTERFACE[0]$frame_fifo_rx/rst_r_sync/temp2_reg|PHY_RX_INTERFACE[0]$frame_fifo_rx/rst_r_sync/temp1_reg_placeOpt_15.clk
packet_fifo_mac_b_fifo/bram9kx32_impl/inst_16384x9_sub_004096_000
3486 0.253000 2.212000 2.465000 1 1
PHY_RX_INTERFACE[0]$frame_fifo_rx/rst_n_r_placeOpt_15 packet_fifo_mac_b_fifo/bram9kx32_impl/inst_16384x9_sub_004096_000.rstb



Period check
3512 7
Endpoint: header_fifo/logic_fifo_0.clkw
3516 6.699000 1 0

Endpoint: header_fifo/logic_fifo_1.clkw
3517 6.699000 1 0

Endpoint: header_fifo/logic_fifo_2.clkw
3518 6.699000 1 0

Endpoint: header_fifo/logic_fifo_3.clkw
3519 6.699000 1 0

Endpoint: header_fifo/logic_fifo_4.clkw
3520 6.699000 1 0

Endpoint: header_fifo/logic_fifo_5.clkw
3521 6.699000 1 0

Endpoint: header_fifo/logic_fifo_6.clkw
3522 6.699000 1 0



Set input delay: , and 2ns min. 
3523 5 4 1
Hold check
3532 3
Endpoint: PHY_RX_INTERFACE[0]$phy_rx/CRS_DV_lat_reg_IN
3534 -0.402000 1 1
Timing path: PHY_CRS_DV[0]->PHY_RX_INTERFACE[0]$phy_rx/CRS_DV_lat_reg_IN
PHY_CRS_DV[0]
PHY_RX_INTERFACE[0]$phy_rx/CRS_DV_lat_reg_IN
3536 -0.402000 3.549000 3.147000 0 1
PHY_CRS_DV[0] PHY_RX_INTERFACE[0]$phy_rx/CRS_DV_lat_reg_IN.ipad


Endpoint: _al_u2303|PHY_RX_INTERFACE[0]$phy_rx/fifo_EOD_in_reg
3563 3.142000 1 1
Timing path: PHY_CRS_DV[0]->_al_u2303|PHY_RX_INTERFACE[0]$phy_rx/fifo_EOD_in_reg
PHY_CRS_DV[0]
_al_u2303|PHY_RX_INTERFACE[0]$phy_rx/fifo_EOD_in_reg
3565 3.142000 3.654000 6.796000 1 2
PHY_CRS_DV[0] PHY_RX_INTERFACE[0]$phy_rx/CRS_DV_lat_reg_IN.ipad
PHY_CRS_DV_pad[0] _al_u2303|PHY_RX_INTERFACE[0]$phy_rx/fifo_EOD_in_reg.a[0]


Endpoint: PHY_RX_INTERFACE[0]$phy_rx/reg0_b0|PHY_RX_INTERFACE[0]$phy_rx/reg0_b1
3594 3.159000 2 2
Timing path: PHY_CRS_DV[0]->PHY_RX_INTERFACE[0]$phy_rx/reg0_b0|PHY_RX_INTERFACE[0]$phy_rx/reg0_b1
PHY_CRS_DV[0]
PHY_RX_INTERFACE[0]$phy_rx/reg0_b0|PHY_RX_INTERFACE[0]$phy_rx/reg0_b1
3596 3.159000 3.654000 6.813000 1 2
PHY_CRS_DV[0] PHY_RX_INTERFACE[0]$phy_rx/CRS_DV_lat_reg_IN.ipad
PHY_CRS_DV_pad[0] PHY_RX_INTERFACE[0]$phy_rx/reg0_b0|PHY_RX_INTERFACE[0]$phy_rx/reg0_b1.c[1]

Timing path: PHY_CRS_DV[0]->PHY_RX_INTERFACE[0]$phy_rx/reg0_b0|PHY_RX_INTERFACE[0]$phy_rx/reg0_b1
PHY_CRS_DV[0]
PHY_RX_INTERFACE[0]$phy_rx/reg0_b0|PHY_RX_INTERFACE[0]$phy_rx/reg0_b1
3625 3.926000 3.654000 7.580000 2 3
PHY_CRS_DV[0] PHY_RX_INTERFACE[0]$phy_rx/CRS_DV_lat_reg_IN.ipad
PHY_CRS_DV_pad[0] _al_u2303|PHY_RX_INTERFACE[0]$phy_rx/fifo_EOD_in_reg.a[0]
PHY_RX_INTERFACE[0]$phy_rx/n36 PHY_RX_INTERFACE[0]$phy_rx/reg0_b0|PHY_RX_INTERFACE[0]$phy_rx/reg0_b1.b[1]




Set input delay: , and 2ns min. 
3656 5 4 1
Hold check
3665 3
Endpoint: PHY_RX_INTERFACE[1]$phy_rx/CRS_DV_lat_reg_IN
3667 -0.402000 1 1
Timing path: PHY_CRS_DV[1]->PHY_RX_INTERFACE[1]$phy_rx/CRS_DV_lat_reg_IN
PHY_CRS_DV[1]
PHY_RX_INTERFACE[1]$phy_rx/CRS_DV_lat_reg_IN
3669 -0.402000 3.549000 3.147000 0 1
PHY_CRS_DV[1] PHY_RX_INTERFACE[1]$phy_rx/CRS_DV_lat_reg_IN.ipad


Endpoint: PHY_RX_INTERFACE[1]$phy_rx/reg0_b0|PHY_RX_INTERFACE[1]$phy_rx/reg0_b1
3696 1.499000 1 1
Timing path: PHY_CRS_DV[1]->PHY_RX_INTERFACE[1]$phy_rx/reg0_b0|PHY_RX_INTERFACE[1]$phy_rx/reg0_b1
PHY_CRS_DV[1]
PHY_RX_INTERFACE[1]$phy_rx/reg0_b0|PHY_RX_INTERFACE[1]$phy_rx/reg0_b1
3698 1.499000 3.654000 5.153000 1 2
PHY_CRS_DV[1] PHY_RX_INTERFACE[1]$phy_rx/CRS_DV_lat_reg_IN.ipad
PHY_CRS_DV_pad[1] PHY_RX_INTERFACE[1]$phy_rx/reg0_b0|PHY_RX_INTERFACE[1]$phy_rx/reg0_b1.e[0]


Endpoint: PHY_RX_INTERFACE[1]$phy_rx/reg0_b0|PHY_RX_INTERFACE[1]$phy_rx/reg0_b1
3727 1.631000 2 2
Timing path: PHY_CRS_DV[1]->PHY_RX_INTERFACE[1]$phy_rx/reg0_b0|PHY_RX_INTERFACE[1]$phy_rx/reg0_b1
PHY_CRS_DV[1]
PHY_RX_INTERFACE[1]$phy_rx/reg0_b0|PHY_RX_INTERFACE[1]$phy_rx/reg0_b1
3729 1.631000 3.654000 5.285000 1 2
PHY_CRS_DV[1] PHY_RX_INTERFACE[1]$phy_rx/CRS_DV_lat_reg_IN.ipad
PHY_CRS_DV_pad[1] PHY_RX_INTERFACE[1]$phy_rx/reg0_b0|PHY_RX_INTERFACE[1]$phy_rx/reg0_b1.b[1]

Timing path: PHY_CRS_DV[1]->PHY_RX_INTERFACE[1]$phy_rx/reg0_b0|PHY_RX_INTERFACE[1]$phy_rx/reg0_b1
PHY_CRS_DV[1]
PHY_RX_INTERFACE[1]$phy_rx/reg0_b0|PHY_RX_INTERFACE[1]$phy_rx/reg0_b1
3758 2.379000 3.654000 6.033000 2 3
PHY_CRS_DV[1] PHY_RX_INTERFACE[1]$phy_rx/CRS_DV_lat_reg_IN.ipad
PHY_CRS_DV_pad[1] _al_u2308|PHY_RX_INTERFACE[1]$phy_rx/fifo_EOD_in_reg.c[0]
PHY_RX_INTERFACE[1]$phy_rx/n36 PHY_RX_INTERFACE[1]$phy_rx/reg0_b0|PHY_RX_INTERFACE[1]$phy_rx/reg0_b1.e[1]




Set input delay: , and 2ns min. 
3789 5 4 1
Hold check
3798 3
Endpoint: PHY_RX_INTERFACE[2]$phy_rx/CRS_DV_lat_reg_IN
3800 0.488000 1 1
Timing path: PHY_CRS_DV[2]->PHY_RX_INTERFACE[2]$phy_rx/CRS_DV_lat_reg_IN
PHY_CRS_DV[2]
PHY_RX_INTERFACE[2]$phy_rx/CRS_DV_lat_reg_IN
3802 0.488000 2.659000 3.147000 0 1
PHY_CRS_DV[2] PHY_RX_INTERFACE[2]$phy_rx/CRS_DV_lat_reg_IN.ipad


Endpoint: PHY_RX_INTERFACE[2]$phy_rx/reg0_b0|PHY_RX_INTERFACE[2]$phy_rx/reg0_b1
3829 0.698000 1 1
Timing path: PHY_CRS_DV[2]->PHY_RX_INTERFACE[2]$phy_rx/reg0_b0|PHY_RX_INTERFACE[2]$phy_rx/reg0_b1
PHY_CRS_DV[2]
PHY_RX_INTERFACE[2]$phy_rx/reg0_b0|PHY_RX_INTERFACE[2]$phy_rx/reg0_b1
3831 0.698000 4.106000 4.804000 1 2
PHY_CRS_DV[2] PHY_RX_INTERFACE[2]$phy_rx/CRS_DV_lat_reg_IN.ipad
PHY_CRS_DV_pad[2] PHY_RX_INTERFACE[2]$phy_rx/reg0_b0|PHY_RX_INTERFACE[2]$phy_rx/reg0_b1.e[0]


Endpoint: _al_u2313|PHY_RX_INTERFACE[2]$phy_rx/fifo_EOD_in_reg
3860 0.699000 1 1
Timing path: PHY_CRS_DV[2]->_al_u2313|PHY_RX_INTERFACE[2]$phy_rx/fifo_EOD_in_reg
PHY_CRS_DV[2]
_al_u2313|PHY_RX_INTERFACE[2]$phy_rx/fifo_EOD_in_reg
3862 0.699000 4.106000 4.805000 1 2
PHY_CRS_DV[2] PHY_RX_INTERFACE[2]$phy_rx/CRS_DV_lat_reg_IN.ipad
PHY_CRS_DV_pad[2] _al_u2313|PHY_RX_INTERFACE[2]$phy_rx/fifo_EOD_in_reg.b[0]




Set input delay: , and 2ns min. 
3891 5 4 1
Hold check
3900 3
Endpoint: PHY_RX_INTERFACE[3]$phy_rx/CRS_DV_lat_reg_IN
3902 -0.402000 1 1
Timing path: PHY_CRS_DV[3]->PHY_RX_INTERFACE[3]$phy_rx/CRS_DV_lat_reg_IN
PHY_CRS_DV[3]
PHY_RX_INTERFACE[3]$phy_rx/CRS_DV_lat_reg_IN
3904 -0.402000 3.549000 3.147000 0 1
PHY_CRS_DV[3] PHY_RX_INTERFACE[3]$phy_rx/CRS_DV_lat_reg_IN.ipad


Endpoint: _al_u2318|PHY_RX_INTERFACE[3]$phy_rx/fifo_EOD_in_reg
3931 1.073000 1 1
Timing path: PHY_CRS_DV[3]->_al_u2318|PHY_RX_INTERFACE[3]$phy_rx/fifo_EOD_in_reg
PHY_CRS_DV[3]
_al_u2318|PHY_RX_INTERFACE[3]$phy_rx/fifo_EOD_in_reg
3933 1.073000 3.654000 4.727000 1 2
PHY_CRS_DV[3] PHY_RX_INTERFACE[3]$phy_rx/CRS_DV_lat_reg_IN.ipad
PHY_CRS_DV_pad[3] _al_u2318|PHY_RX_INTERFACE[3]$phy_rx/fifo_EOD_in_reg.c[0]


Endpoint: PHY_RX_INTERFACE[3]$phy_rx/reg0_b0|PHY_RX_INTERFACE[3]$phy_rx/reg0_b1
3962 1.216000 2 2
Timing path: PHY_CRS_DV[3]->PHY_RX_INTERFACE[3]$phy_rx/reg0_b0|PHY_RX_INTERFACE[3]$phy_rx/reg0_b1
PHY_CRS_DV[3]
PHY_RX_INTERFACE[3]$phy_rx/reg0_b0|PHY_RX_INTERFACE[3]$phy_rx/reg0_b1
3964 1.216000 3.654000 4.870000 1 2
PHY_CRS_DV[3] PHY_RX_INTERFACE[3]$phy_rx/CRS_DV_lat_reg_IN.ipad
PHY_CRS_DV_pad[3] PHY_RX_INTERFACE[3]$phy_rx/reg0_b0|PHY_RX_INTERFACE[3]$phy_rx/reg0_b1.c[1]

Timing path: PHY_CRS_DV[3]->PHY_RX_INTERFACE[3]$phy_rx/reg0_b0|PHY_RX_INTERFACE[3]$phy_rx/reg0_b1
PHY_CRS_DV[3]
PHY_RX_INTERFACE[3]$phy_rx/reg0_b0|PHY_RX_INTERFACE[3]$phy_rx/reg0_b1
3993 1.907000 3.654000 5.561000 2 3
PHY_CRS_DV[3] PHY_RX_INTERFACE[3]$phy_rx/CRS_DV_lat_reg_IN.ipad
PHY_CRS_DV_pad[3] _al_u2318|PHY_RX_INTERFACE[3]$phy_rx/fifo_EOD_in_reg.c[0]
PHY_RX_INTERFACE[3]$phy_rx/n36 PHY_RX_INTERFACE[3]$phy_rx/reg0_b0|PHY_RX_INTERFACE[3]$phy_rx/reg0_b1.b[1]





Timing group statistics: 
	Clock constraints: 
	  Clock Name                                  Min Period     Max Freq           Skew      Fanout            TNS
	  pll_impl/pll_inst.clkc[0] (100.010MHz)        10.697ns      93.484MHz        0.491ns      4263       -1.393ns
	  phy3_ref_clk (50.000MHz)                       9.454ns     105.775MHz        0.399ns       144        0.000ns
	  phy0_ref_clk (50.000MHz)                      10.289ns      97.191MHz        0.399ns       143        0.000ns
	  phy1_ref_clk (50.000MHz)                       9.061ns     110.363MHz        0.399ns       143        0.000ns
	  phy2_ref_clk (50.000MHz)                       9.961ns     100.392MHz        1.632ns       138        0.000ns
	Minimum input arrival time before clock: no constraint path
	Maximum output required time after clock: no constraint path
	Maximum combinational path delay: no constraint path
Warning: there is 1 clock net without clock constraint.
	jtck

