[Date: 2025-06-27]
Time: 11:00 AM - 1:45 PM
Topics: Verilog Introduction (Purpose, Design Flow), Basic Syntax (Keywords, Identifiers, Data Types: reg, wire, integer), Operators (Arithmetic, Logical, Bitwise, Relational)
Resources: GeeksforGeeks Verilog Tutorial, FPGA4Student - Verilog Basics, EDA Playground (online simulator)
---
Time: 02:30 PM - 03:30 PM
Topics: Structural Modeling (Module Declaration, Port List, Gate Primitives: and, or, not), Simple Testbench (Initial block, dumpvars, monitor)
Resources: Icarus Verilog setup guide, "Verilog HDL" by Samir Palnitkar (Chapter 3, 4), Practical Verilog examples
---