$date
	Thu Oct  3 21:50:30 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module q5_test $end
$var wire 1 ! Q $end
$var reg 1 " D $end
$var reg 1 # clk $end
$scope module inst1 $end
$var wire 1 " D $end
$var wire 1 # clk $end
$var reg 1 ! Q $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0#
0"
x!
$end
#5000
0!
1#
#7000
1"
#10000
0#
#15000
1!
1#
#20000
0#
#22000
0"
#25000
0!
1#
#29000
