#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x17b5ff0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x17b6180 .scope module, "tb" "tb" 3 84;
 .timescale -12 -12;
L_0x17a72d0 .functor NOT 1, L_0x18126a0, C4<0>, C4<0>, C4<0>;
L_0x1812480 .functor XOR 2, L_0x1812320, L_0x18123e0, C4<00>, C4<00>;
L_0x1812590 .functor XOR 2, L_0x1812480, L_0x18124f0, C4<00>, C4<00>;
v0x180a2d0_0 .net *"_ivl_10", 1 0, L_0x18124f0;  1 drivers
v0x180a3d0_0 .net *"_ivl_12", 1 0, L_0x1812590;  1 drivers
v0x180a4b0_0 .net *"_ivl_2", 1 0, L_0x180d640;  1 drivers
v0x180a570_0 .net *"_ivl_4", 1 0, L_0x1812320;  1 drivers
v0x180a650_0 .net *"_ivl_6", 1 0, L_0x18123e0;  1 drivers
v0x180a780_0 .net *"_ivl_8", 1 0, L_0x1812480;  1 drivers
v0x180a860_0 .net "a", 0 0, v0x1805070_0;  1 drivers
v0x180a900_0 .net "b", 0 0, v0x1805110_0;  1 drivers
v0x180a9a0_0 .net "c", 0 0, v0x18051b0_0;  1 drivers
v0x180aa40_0 .var "clk", 0 0;
v0x180aae0_0 .net "d", 0 0, v0x18052f0_0;  1 drivers
v0x180ab80_0 .net "out_pos_dut", 0 0, L_0x18121a0;  1 drivers
v0x180ac20_0 .net "out_pos_ref", 0 0, L_0x180c150;  1 drivers
v0x180acc0_0 .net "out_sop_dut", 0 0, L_0x180d0b0;  1 drivers
v0x180ad60_0 .net "out_sop_ref", 0 0, L_0x17df820;  1 drivers
v0x180ae00_0 .var/2u "stats1", 223 0;
v0x180aea0_0 .var/2u "strobe", 0 0;
v0x180af40_0 .net "tb_match", 0 0, L_0x18126a0;  1 drivers
v0x180b010_0 .net "tb_mismatch", 0 0, L_0x17a72d0;  1 drivers
v0x180b0b0_0 .net "wavedrom_enable", 0 0, v0x18055c0_0;  1 drivers
v0x180b180_0 .net "wavedrom_title", 511 0, v0x1805660_0;  1 drivers
L_0x180d640 .concat [ 1 1 0 0], L_0x180c150, L_0x17df820;
L_0x1812320 .concat [ 1 1 0 0], L_0x180c150, L_0x17df820;
L_0x18123e0 .concat [ 1 1 0 0], L_0x18121a0, L_0x180d0b0;
L_0x18124f0 .concat [ 1 1 0 0], L_0x180c150, L_0x17df820;
L_0x18126a0 .cmp/eeq 2, L_0x180d640, L_0x1812590;
S_0x17b6310 .scope module, "good1" "reference_module" 3 133, 3 4 0, S_0x17b6180;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x17a76b0 .functor AND 1, v0x18051b0_0, v0x18052f0_0, C4<1>, C4<1>;
L_0x17a7a90 .functor NOT 1, v0x1805070_0, C4<0>, C4<0>, C4<0>;
L_0x17a7e70 .functor NOT 1, v0x1805110_0, C4<0>, C4<0>, C4<0>;
L_0x17a80f0 .functor AND 1, L_0x17a7a90, L_0x17a7e70, C4<1>, C4<1>;
L_0x17c0b80 .functor AND 1, L_0x17a80f0, v0x18051b0_0, C4<1>, C4<1>;
L_0x17df820 .functor OR 1, L_0x17a76b0, L_0x17c0b80, C4<0>, C4<0>;
L_0x180b5d0 .functor NOT 1, v0x1805110_0, C4<0>, C4<0>, C4<0>;
L_0x180b640 .functor OR 1, L_0x180b5d0, v0x18052f0_0, C4<0>, C4<0>;
L_0x180b750 .functor AND 1, v0x18051b0_0, L_0x180b640, C4<1>, C4<1>;
L_0x180b810 .functor NOT 1, v0x1805070_0, C4<0>, C4<0>, C4<0>;
L_0x180b8e0 .functor OR 1, L_0x180b810, v0x1805110_0, C4<0>, C4<0>;
L_0x180b950 .functor AND 1, L_0x180b750, L_0x180b8e0, C4<1>, C4<1>;
L_0x180bad0 .functor NOT 1, v0x1805110_0, C4<0>, C4<0>, C4<0>;
L_0x180bb40 .functor OR 1, L_0x180bad0, v0x18052f0_0, C4<0>, C4<0>;
L_0x180ba60 .functor AND 1, v0x18051b0_0, L_0x180bb40, C4<1>, C4<1>;
L_0x180bcd0 .functor NOT 1, v0x1805070_0, C4<0>, C4<0>, C4<0>;
L_0x180bdd0 .functor OR 1, L_0x180bcd0, v0x18052f0_0, C4<0>, C4<0>;
L_0x180be90 .functor AND 1, L_0x180ba60, L_0x180bdd0, C4<1>, C4<1>;
L_0x180c040 .functor XNOR 1, L_0x180b950, L_0x180be90, C4<0>, C4<0>;
v0x17a6c00_0 .net *"_ivl_0", 0 0, L_0x17a76b0;  1 drivers
v0x17a7000_0 .net *"_ivl_12", 0 0, L_0x180b5d0;  1 drivers
v0x17a73e0_0 .net *"_ivl_14", 0 0, L_0x180b640;  1 drivers
v0x17a77c0_0 .net *"_ivl_16", 0 0, L_0x180b750;  1 drivers
v0x17a7ba0_0 .net *"_ivl_18", 0 0, L_0x180b810;  1 drivers
v0x17a7f80_0 .net *"_ivl_2", 0 0, L_0x17a7a90;  1 drivers
v0x17a8200_0 .net *"_ivl_20", 0 0, L_0x180b8e0;  1 drivers
v0x18035e0_0 .net *"_ivl_24", 0 0, L_0x180bad0;  1 drivers
v0x18036c0_0 .net *"_ivl_26", 0 0, L_0x180bb40;  1 drivers
v0x18037a0_0 .net *"_ivl_28", 0 0, L_0x180ba60;  1 drivers
v0x1803880_0 .net *"_ivl_30", 0 0, L_0x180bcd0;  1 drivers
v0x1803960_0 .net *"_ivl_32", 0 0, L_0x180bdd0;  1 drivers
v0x1803a40_0 .net *"_ivl_36", 0 0, L_0x180c040;  1 drivers
L_0x7f5cde797018 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x1803b00_0 .net *"_ivl_38", 0 0, L_0x7f5cde797018;  1 drivers
v0x1803be0_0 .net *"_ivl_4", 0 0, L_0x17a7e70;  1 drivers
v0x1803cc0_0 .net *"_ivl_6", 0 0, L_0x17a80f0;  1 drivers
v0x1803da0_0 .net *"_ivl_8", 0 0, L_0x17c0b80;  1 drivers
v0x1803e80_0 .net "a", 0 0, v0x1805070_0;  alias, 1 drivers
v0x1803f40_0 .net "b", 0 0, v0x1805110_0;  alias, 1 drivers
v0x1804000_0 .net "c", 0 0, v0x18051b0_0;  alias, 1 drivers
v0x18040c0_0 .net "d", 0 0, v0x18052f0_0;  alias, 1 drivers
v0x1804180_0 .net "out_pos", 0 0, L_0x180c150;  alias, 1 drivers
v0x1804240_0 .net "out_sop", 0 0, L_0x17df820;  alias, 1 drivers
v0x1804300_0 .net "pos0", 0 0, L_0x180b950;  1 drivers
v0x18043c0_0 .net "pos1", 0 0, L_0x180be90;  1 drivers
L_0x180c150 .functor MUXZ 1, L_0x7f5cde797018, L_0x180b950, L_0x180c040, C4<>;
S_0x1804540 .scope module, "stim1" "stimulus_gen" 3 126, 3 22 0, S_0x17b6180;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
    .port_info 7 /INPUT 1 "tb_match";
v0x1805070_0 .var "a", 0 0;
v0x1805110_0 .var "b", 0 0;
v0x18051b0_0 .var "c", 0 0;
v0x1805250_0 .net "clk", 0 0, v0x180aa40_0;  1 drivers
v0x18052f0_0 .var "d", 0 0;
v0x18053e0_0 .var/2u "fail", 0 0;
v0x1805480_0 .var/2u "fail1", 0 0;
v0x1805520_0 .net "tb_match", 0 0, L_0x18126a0;  alias, 1 drivers
v0x18055c0_0 .var "wavedrom_enable", 0 0;
v0x1805660_0 .var "wavedrom_title", 511 0;
E_0x17b4960/0 .event negedge, v0x1805250_0;
E_0x17b4960/1 .event posedge, v0x1805250_0;
E_0x17b4960 .event/or E_0x17b4960/0, E_0x17b4960/1;
S_0x1804870 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 68, 3 68 0, S_0x1804540;
 .timescale -12 -12;
v0x1804ab0_0 .var/2s "i", 31 0;
E_0x17b4800 .event posedge, v0x1805250_0;
S_0x1804bb0 .scope task, "wavedrom_start" "wavedrom_start" 3 34, 3 34 0, S_0x1804540;
 .timescale -12 -12;
v0x1804db0_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x1804e90 .scope task, "wavedrom_stop" "wavedrom_stop" 3 37, 3 37 0, S_0x1804540;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x1805840 .scope module, "top_module1" "top_module" 3 141, 4 1 0, S_0x17b6180;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x180c300 .functor NOT 1, v0x1805070_0, C4<0>, C4<0>, C4<0>;
L_0x180c390 .functor NOT 1, v0x1805110_0, C4<0>, C4<0>, C4<0>;
L_0x180c530 .functor AND 1, L_0x180c300, L_0x180c390, C4<1>, C4<1>;
L_0x180c640 .functor AND 1, L_0x180c530, v0x18051b0_0, C4<1>, C4<1>;
L_0x180c840 .functor NOT 1, v0x18052f0_0, C4<0>, C4<0>, C4<0>;
L_0x180c9c0 .functor AND 1, L_0x180c640, L_0x180c840, C4<1>, C4<1>;
L_0x180cb10 .functor NOT 1, v0x1805070_0, C4<0>, C4<0>, C4<0>;
L_0x180cc90 .functor AND 1, L_0x180cb10, v0x1805110_0, C4<1>, C4<1>;
L_0x180cda0 .functor AND 1, L_0x180cc90, v0x18051b0_0, C4<1>, C4<1>;
L_0x180ce60 .functor AND 1, L_0x180cda0, v0x18052f0_0, C4<1>, C4<1>;
L_0x180cf80 .functor OR 1, L_0x180c9c0, L_0x180ce60, C4<0>, C4<0>;
L_0x180d040 .functor AND 1, v0x1805070_0, v0x1805110_0, C4<1>, C4<1>;
L_0x180d120 .functor AND 1, L_0x180d040, v0x18051b0_0, C4<1>, C4<1>;
L_0x180d1e0 .functor AND 1, L_0x180d120, v0x18052f0_0, C4<1>, C4<1>;
L_0x180d0b0 .functor OR 1, L_0x180cf80, L_0x180d1e0, C4<0>, C4<0>;
L_0x180d410 .functor OR 1, v0x1805070_0, v0x1805110_0, C4<0>, C4<0>;
L_0x180d510 .functor OR 1, L_0x180d410, v0x18051b0_0, C4<0>, C4<0>;
L_0x180d5d0 .functor NOT 1, v0x18052f0_0, C4<0>, C4<0>, C4<0>;
L_0x180d6e0 .functor OR 1, L_0x180d510, L_0x180d5d0, C4<0>, C4<0>;
L_0x180d7f0 .functor OR 1, v0x1805070_0, v0x1805110_0, C4<0>, C4<0>;
L_0x180d910 .functor NOT 1, v0x18051b0_0, C4<0>, C4<0>, C4<0>;
L_0x180d980 .functor OR 1, L_0x180d7f0, L_0x180d910, C4<0>, C4<0>;
L_0x180db50 .functor OR 1, L_0x180d980, v0x18052f0_0, C4<0>, C4<0>;
L_0x180dc10 .functor AND 1, L_0x180d6e0, L_0x180db50, C4<1>, C4<1>;
L_0x180ddf0 .functor OR 1, v0x1805070_0, v0x1805110_0, C4<0>, C4<0>;
L_0x180de60 .functor NOT 1, v0x18051b0_0, C4<0>, C4<0>, C4<0>;
L_0x180dfb0 .functor OR 1, L_0x180ddf0, L_0x180de60, C4<0>, C4<0>;
L_0x180e0c0 .functor NOT 1, v0x18052f0_0, C4<0>, C4<0>, C4<0>;
L_0x180e220 .functor OR 1, L_0x180dfb0, L_0x180e0c0, C4<0>, C4<0>;
L_0x180e330 .functor AND 1, L_0x180dc10, L_0x180e220, C4<1>, C4<1>;
L_0x180e540 .functor NOT 1, v0x1805110_0, C4<0>, C4<0>, C4<0>;
L_0x180e5b0 .functor OR 1, v0x1805070_0, L_0x180e540, C4<0>, C4<0>;
L_0x180e780 .functor OR 1, L_0x180e5b0, v0x18051b0_0, C4<0>, C4<0>;
L_0x180e840 .functor OR 1, L_0x180e780, v0x18052f0_0, C4<0>, C4<0>;
L_0x180ea20 .functor AND 1, L_0x180e330, L_0x180e840, C4<1>, C4<1>;
L_0x180eb30 .functor NOT 1, v0x1805110_0, C4<0>, C4<0>, C4<0>;
L_0x180ecd0 .functor OR 1, v0x1805070_0, L_0x180eb30, C4<0>, C4<0>;
L_0x180ed90 .functor OR 1, L_0x180ecd0, v0x18051b0_0, C4<0>, C4<0>;
L_0x180eba0 .functor NOT 1, v0x18052f0_0, C4<0>, C4<0>, C4<0>;
L_0x180ec10 .functor OR 1, L_0x180ed90, L_0x180eba0, C4<0>, C4<0>;
L_0x180f130 .functor AND 1, L_0x180ea20, L_0x180ec10, C4<1>, C4<1>;
L_0x180f240 .functor NOT 1, v0x1805110_0, C4<0>, C4<0>, C4<0>;
L_0x180f410 .functor OR 1, v0x1805070_0, L_0x180f240, C4<0>, C4<0>;
L_0x180f4d0 .functor NOT 1, v0x18051b0_0, C4<0>, C4<0>, C4<0>;
L_0x180f8c0 .functor OR 1, L_0x180f410, L_0x180f4d0, C4<0>, C4<0>;
L_0x180f9d0 .functor OR 1, L_0x180f8c0, v0x18052f0_0, C4<0>, C4<0>;
L_0x180fe20 .functor AND 1, L_0x180f130, L_0x180f9d0, C4<1>, C4<1>;
L_0x180ff30 .functor NOT 1, v0x1805070_0, C4<0>, C4<0>, C4<0>;
L_0x1810340 .functor OR 1, L_0x180ff30, v0x1805110_0, C4<0>, C4<0>;
L_0x1810400 .functor OR 1, L_0x1810340, v0x18051b0_0, C4<0>, C4<0>;
L_0x1810660 .functor NOT 1, v0x18052f0_0, C4<0>, C4<0>, C4<0>;
L_0x18106d0 .functor OR 1, L_0x1810400, L_0x1810660, C4<0>, C4<0>;
L_0x1810990 .functor AND 1, L_0x180fe20, L_0x18106d0, C4<1>, C4<1>;
L_0x1810aa0 .functor NOT 1, v0x1805070_0, C4<0>, C4<0>, C4<0>;
L_0x1810cd0 .functor NOT 1, v0x1805110_0, C4<0>, C4<0>, C4<0>;
L_0x1810d40 .functor OR 1, L_0x1810aa0, L_0x1810cd0, C4<0>, C4<0>;
L_0x1811020 .functor OR 1, L_0x1810d40, v0x18051b0_0, C4<0>, C4<0>;
L_0x18110e0 .functor NOT 1, v0x18052f0_0, C4<0>, C4<0>, C4<0>;
L_0x1811330 .functor OR 1, L_0x1811020, L_0x18110e0, C4<0>, C4<0>;
L_0x1811440 .functor AND 1, L_0x1810990, L_0x1811330, C4<1>, C4<1>;
L_0x1811740 .functor NOT 1, v0x1805070_0, C4<0>, C4<0>, C4<0>;
L_0x18117b0 .functor NOT 1, v0x1805110_0, C4<0>, C4<0>, C4<0>;
L_0x1811a20 .functor OR 1, L_0x1811740, L_0x18117b0, C4<0>, C4<0>;
L_0x1811b30 .functor NOT 1, v0x18051b0_0, C4<0>, C4<0>, C4<0>;
L_0x1811db0 .functor OR 1, L_0x1811a20, L_0x1811b30, C4<0>, C4<0>;
L_0x1811ec0 .functor OR 1, L_0x1811db0, v0x18052f0_0, C4<0>, C4<0>;
L_0x18121a0 .functor AND 1, L_0x1811440, L_0x1811ec0, C4<1>, C4<1>;
v0x1805a00_0 .net *"_ivl_0", 0 0, L_0x180c300;  1 drivers
v0x1805ae0_0 .net *"_ivl_10", 0 0, L_0x180c9c0;  1 drivers
v0x1805bc0_0 .net *"_ivl_100", 0 0, L_0x1810660;  1 drivers
v0x1805cb0_0 .net *"_ivl_102", 0 0, L_0x18106d0;  1 drivers
v0x1805d90_0 .net *"_ivl_104", 0 0, L_0x1810990;  1 drivers
v0x1805ec0_0 .net *"_ivl_106", 0 0, L_0x1810aa0;  1 drivers
v0x1805fa0_0 .net *"_ivl_108", 0 0, L_0x1810cd0;  1 drivers
v0x1806080_0 .net *"_ivl_110", 0 0, L_0x1810d40;  1 drivers
v0x1806160_0 .net *"_ivl_112", 0 0, L_0x1811020;  1 drivers
v0x18062d0_0 .net *"_ivl_114", 0 0, L_0x18110e0;  1 drivers
v0x18063b0_0 .net *"_ivl_116", 0 0, L_0x1811330;  1 drivers
v0x1806490_0 .net *"_ivl_118", 0 0, L_0x1811440;  1 drivers
v0x1806570_0 .net *"_ivl_12", 0 0, L_0x180cb10;  1 drivers
v0x1806650_0 .net *"_ivl_120", 0 0, L_0x1811740;  1 drivers
v0x1806730_0 .net *"_ivl_122", 0 0, L_0x18117b0;  1 drivers
v0x1806810_0 .net *"_ivl_124", 0 0, L_0x1811a20;  1 drivers
v0x18068f0_0 .net *"_ivl_126", 0 0, L_0x1811b30;  1 drivers
v0x1806ae0_0 .net *"_ivl_128", 0 0, L_0x1811db0;  1 drivers
v0x1806bc0_0 .net *"_ivl_130", 0 0, L_0x1811ec0;  1 drivers
v0x1806ca0_0 .net *"_ivl_14", 0 0, L_0x180cc90;  1 drivers
v0x1806d80_0 .net *"_ivl_16", 0 0, L_0x180cda0;  1 drivers
v0x1806e60_0 .net *"_ivl_18", 0 0, L_0x180ce60;  1 drivers
v0x1806f40_0 .net *"_ivl_2", 0 0, L_0x180c390;  1 drivers
v0x1807020_0 .net *"_ivl_20", 0 0, L_0x180cf80;  1 drivers
v0x1807100_0 .net *"_ivl_22", 0 0, L_0x180d040;  1 drivers
v0x18071e0_0 .net *"_ivl_24", 0 0, L_0x180d120;  1 drivers
v0x18072c0_0 .net *"_ivl_26", 0 0, L_0x180d1e0;  1 drivers
v0x18073a0_0 .net *"_ivl_30", 0 0, L_0x180d410;  1 drivers
v0x1807480_0 .net *"_ivl_32", 0 0, L_0x180d510;  1 drivers
v0x1807560_0 .net *"_ivl_34", 0 0, L_0x180d5d0;  1 drivers
v0x1807640_0 .net *"_ivl_36", 0 0, L_0x180d6e0;  1 drivers
v0x1807720_0 .net *"_ivl_38", 0 0, L_0x180d7f0;  1 drivers
v0x1807800_0 .net *"_ivl_4", 0 0, L_0x180c530;  1 drivers
v0x1807af0_0 .net *"_ivl_40", 0 0, L_0x180d910;  1 drivers
v0x1807bd0_0 .net *"_ivl_42", 0 0, L_0x180d980;  1 drivers
v0x1807cb0_0 .net *"_ivl_44", 0 0, L_0x180db50;  1 drivers
v0x1807d90_0 .net *"_ivl_46", 0 0, L_0x180dc10;  1 drivers
v0x1807e70_0 .net *"_ivl_48", 0 0, L_0x180ddf0;  1 drivers
v0x1807f50_0 .net *"_ivl_50", 0 0, L_0x180de60;  1 drivers
v0x1808030_0 .net *"_ivl_52", 0 0, L_0x180dfb0;  1 drivers
v0x1808110_0 .net *"_ivl_54", 0 0, L_0x180e0c0;  1 drivers
v0x18081f0_0 .net *"_ivl_56", 0 0, L_0x180e220;  1 drivers
v0x18082d0_0 .net *"_ivl_58", 0 0, L_0x180e330;  1 drivers
v0x18083b0_0 .net *"_ivl_6", 0 0, L_0x180c640;  1 drivers
v0x1808490_0 .net *"_ivl_60", 0 0, L_0x180e540;  1 drivers
v0x1808570_0 .net *"_ivl_62", 0 0, L_0x180e5b0;  1 drivers
v0x1808650_0 .net *"_ivl_64", 0 0, L_0x180e780;  1 drivers
v0x1808730_0 .net *"_ivl_66", 0 0, L_0x180e840;  1 drivers
v0x1808810_0 .net *"_ivl_68", 0 0, L_0x180ea20;  1 drivers
v0x18088f0_0 .net *"_ivl_70", 0 0, L_0x180eb30;  1 drivers
v0x18089d0_0 .net *"_ivl_72", 0 0, L_0x180ecd0;  1 drivers
v0x1808ab0_0 .net *"_ivl_74", 0 0, L_0x180ed90;  1 drivers
v0x1808b90_0 .net *"_ivl_76", 0 0, L_0x180eba0;  1 drivers
v0x1808c70_0 .net *"_ivl_78", 0 0, L_0x180ec10;  1 drivers
v0x1808d50_0 .net *"_ivl_8", 0 0, L_0x180c840;  1 drivers
v0x1808e30_0 .net *"_ivl_80", 0 0, L_0x180f130;  1 drivers
v0x1808f10_0 .net *"_ivl_82", 0 0, L_0x180f240;  1 drivers
v0x1808ff0_0 .net *"_ivl_84", 0 0, L_0x180f410;  1 drivers
v0x18090d0_0 .net *"_ivl_86", 0 0, L_0x180f4d0;  1 drivers
v0x18091b0_0 .net *"_ivl_88", 0 0, L_0x180f8c0;  1 drivers
v0x1809290_0 .net *"_ivl_90", 0 0, L_0x180f9d0;  1 drivers
v0x1809370_0 .net *"_ivl_92", 0 0, L_0x180fe20;  1 drivers
v0x1809450_0 .net *"_ivl_94", 0 0, L_0x180ff30;  1 drivers
v0x1809530_0 .net *"_ivl_96", 0 0, L_0x1810340;  1 drivers
v0x1809610_0 .net *"_ivl_98", 0 0, L_0x1810400;  1 drivers
v0x1809b00_0 .net "a", 0 0, v0x1805070_0;  alias, 1 drivers
v0x1809ba0_0 .net "b", 0 0, v0x1805110_0;  alias, 1 drivers
v0x1809c90_0 .net "c", 0 0, v0x18051b0_0;  alias, 1 drivers
v0x1809d80_0 .net "d", 0 0, v0x18052f0_0;  alias, 1 drivers
v0x1809e70_0 .net "out_pos", 0 0, L_0x18121a0;  alias, 1 drivers
v0x1809f30_0 .net "out_sop", 0 0, L_0x180d0b0;  alias, 1 drivers
S_0x180a0b0 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 151, 3 151 0, S_0x17b6180;
 .timescale -12 -12;
E_0x179c9f0 .event anyedge, v0x180aea0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x180aea0_0;
    %nor/r;
    %assign/vec4 v0x180aea0_0, 0;
    %wait E_0x179c9f0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x1804540;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x18053e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1805480_0, 0, 1;
    %end;
    .thread T_3, $init;
    .scope S_0x1804540;
T_4 ;
    %wait E_0x17b4960;
    %load/vec4 v0x1805520_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x18053e0_0, 0, 1;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x1804540;
T_5 ;
    %wait E_0x17b4800;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x18052f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x18051b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1805110_0, 0;
    %assign/vec4 v0x1805070_0, 0;
    %wait E_0x17b4800;
    %pushi/vec4 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x18052f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x18051b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1805110_0, 0;
    %assign/vec4 v0x1805070_0, 0;
    %wait E_0x17b4800;
    %pushi/vec4 2, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x18052f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x18051b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1805110_0, 0;
    %assign/vec4 v0x1805070_0, 0;
    %wait E_0x17b4800;
    %pushi/vec4 4, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x18052f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x18051b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1805110_0, 0;
    %assign/vec4 v0x1805070_0, 0;
    %wait E_0x17b4800;
    %pushi/vec4 5, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x18052f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x18051b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1805110_0, 0;
    %assign/vec4 v0x1805070_0, 0;
    %wait E_0x17b4800;
    %pushi/vec4 6, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x18052f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x18051b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1805110_0, 0;
    %assign/vec4 v0x1805070_0, 0;
    %wait E_0x17b4800;
    %pushi/vec4 7, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x18052f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x18051b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1805110_0, 0;
    %assign/vec4 v0x1805070_0, 0;
    %wait E_0x17b4800;
    %pushi/vec4 9, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x18052f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x18051b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1805110_0, 0;
    %assign/vec4 v0x1805070_0, 0;
    %wait E_0x17b4800;
    %pushi/vec4 10, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x18052f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x18051b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1805110_0, 0;
    %assign/vec4 v0x1805070_0, 0;
    %wait E_0x17b4800;
    %pushi/vec4 13, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x18052f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x18051b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1805110_0, 0;
    %assign/vec4 v0x1805070_0, 0;
    %wait E_0x17b4800;
    %pushi/vec4 14, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x18052f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x18051b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1805110_0, 0;
    %assign/vec4 v0x1805070_0, 0;
    %wait E_0x17b4800;
    %pushi/vec4 15, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x18052f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x18051b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1805110_0, 0;
    %assign/vec4 v0x1805070_0, 0;
    %wait E_0x17b4800;
    %load/vec4 v0x18053e0_0;
    %store/vec4 v0x1805480_0, 0, 1;
    %fork t_1, S_0x1804870;
    %jmp t_0;
    .scope S_0x1804870;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1804ab0_0, 0, 32;
T_5.0 ; Top of for-loop 
    %load/vec4 v0x1804ab0_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_5.1, 5;
    %wait E_0x17b4800;
    %load/vec4 v0x1804ab0_0;
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x18052f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x18051b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1805110_0, 0;
    %assign/vec4 v0x1805070_0, 0;
T_5.2 ; for-loop step statement
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1804ab0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x1804ab0_0, 0, 32;
    %jmp T_5.0;
T_5.1 ; for-loop exit label
    %end;
    .scope S_0x1804540;
t_0 %join;
    %pushi/vec4 50, 0, 32;
T_5.3 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.4, 5;
    %jmp/1 T_5.4, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x17b4960;
    %vpi_func 3 74 "$random" 32 {0 0 0};
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x18052f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x18051b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1805110_0, 0;
    %assign/vec4 v0x1805070_0, 0;
    %jmp T_5.3;
T_5.4 ;
    %pop/vec4 1;
    %load/vec4 v0x18053e0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.7, 9;
    %load/vec4 v0x1805480_0;
    %inv;
    %and;
T_5.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.5, 8;
    %vpi_call/w 3 77 "$display", "Hint: Your circuit passes on the 12 required input combinations, but doesn't match the don't-care cases. Are you using minimal SOP and POS?" {0 0 0};
T_5.5 ;
    %vpi_call/w 3 79 "$finish" {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x17b6180;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x180aa40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x180aea0_0, 0, 1;
    %end;
    .thread T_6, $init;
    .scope S_0x17b6180;
T_7 ;
T_7.0 ;
    %delay 5, 0;
    %load/vec4 v0x180aa40_0;
    %inv;
    %store/vec4 v0x180aa40_0, 0, 1;
    %jmp T_7.0;
T_7.1 ;
    %end;
    .thread T_7;
    .scope S_0x17b6180;
T_8 ;
    %vpi_call/w 3 118 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 119 "$dumpvars", 32'sb00000000000000000000000000000001, v0x1805250_0, v0x180b010_0, v0x180a860_0, v0x180a900_0, v0x180a9a0_0, v0x180aae0_0, v0x180ad60_0, v0x180acc0_0, v0x180ac20_0, v0x180ab80_0 {0 0 0};
    %end;
    .thread T_8;
    .scope S_0x17b6180;
T_9 ;
    %load/vec4 v0x180ae00_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.0, 4;
    %load/vec4 v0x180ae00_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x180ae00_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 160 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_sop", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.1;
T_9.0 ;
    %vpi_call/w 3 161 "$display", "Hint: Output '%s' has no mismatches.", "out_sop" {0 0 0};
T_9.1 ;
    %load/vec4 v0x180ae00_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.2, 4;
    %load/vec4 v0x180ae00_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x180ae00_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 162 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_pos", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.3;
T_9.2 ;
    %vpi_call/w 3 163 "$display", "Hint: Output '%s' has no mismatches.", "out_pos" {0 0 0};
T_9.3 ;
    %load/vec4 v0x180ae00_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x180ae00_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 165 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 166 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x180ae00_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x180ae00_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 167 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_9, $final;
    .scope S_0x17b6180;
T_10 ;
    %wait E_0x17b4960;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x180ae00_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x180ae00_0, 4, 32;
    %load/vec4 v0x180af40_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x180ae00_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.2, 4;
    %vpi_func 3 178 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x180ae00_0, 4, 32;
T_10.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x180ae00_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x180ae00_0, 4, 32;
T_10.0 ;
    %load/vec4 v0x180ad60_0;
    %load/vec4 v0x180ad60_0;
    %load/vec4 v0x180acc0_0;
    %xor;
    %load/vec4 v0x180ad60_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.4, 6;
    %load/vec4 v0x180ae00_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.6, 4;
    %vpi_func 3 182 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x180ae00_0, 4, 32;
T_10.6 ;
    %load/vec4 v0x180ae00_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x180ae00_0, 4, 32;
T_10.4 ;
    %load/vec4 v0x180ac20_0;
    %load/vec4 v0x180ac20_0;
    %load/vec4 v0x180ab80_0;
    %xor;
    %load/vec4 v0x180ac20_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.8, 6;
    %load/vec4 v0x180ae00_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.10, 4;
    %vpi_func 3 185 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x180ae00_0, 4, 32;
T_10.10 ;
    %load/vec4 v0x180ae00_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x180ae00_0, 4, 32;
T_10.8 ;
    %jmp T_10;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/ece241_2013_q2/ece241_2013_q2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt-4o/can5_depth5/human/ece241_2013_q2/iter2/response2/top_module.sv";
