

        *** GPGPU-Sim Simulator Version 4.0.0  [build gpgpu-sim_git-commit-ffe0a1a00e984ecce9bf36e17ab94c4de0de8108_modified_0.0] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim PTX: overriding embedded ptx with ptx file (PTX_SIM_USE_PTX_FILE is set)
GPGPU-Sim: Configuration options:

-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-gpgpu_occupancy_sm_number                   70 # The SM number to pass to ptxas when getting register usage for computing GPU occupancy. This parameter is required in the config.
-ptx_opcode_latency_int      4,13,4,5,145,21 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,19,25,145,32
-ptx_opcode_latency_fp          4,13,4,5,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp         8,19,8,8,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_latency_sfu                  100 # Opcode latencies for SFU instructionsDefault 8
-ptx_opcode_latency_tesnor                   64 # Opcode latencies for Tensor instructionsDefault 64
-ptx_opcode_initiation_int          2,2,2,2,8,4 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,4,4,32,4
-ptx_opcode_initiation_fp            2,2,2,2,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp          4,4,4,4,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
-ptx_opcode_initiation_sfu                    8 # Opcode initiation intervals for sfu instructionsDefault 8
-ptx_opcode_initiation_tensor                   64 # Opcode initiation intervals for tensor instructionsDefault 64
-cdp_latency         7200,8000,100,12000,1600 # CDP API latency <cudaStreamCreateWithFlags, cudaGetParameterBufferV2_init_perWarp, cudaGetParameterBufferV2_perKernel, cudaLaunchDeviceV2_init_perWarp, cudaLaunchDevicV2_perKernel>Default 7200,8000,100,12000,1600
-network_mode                           2 # Interconnection network mode
-inter_config_file                   mesh # Interconnection network config file
-icnt_in_buffer_limit                  512 # in_buffer_limit
-icnt_out_buffer_limit                  512 # out_buffer_limit
-icnt_subnets                           2 # subnets
-icnt_arbiter_algo                      1 # arbiter_algo
-icnt_verbose                           0 # inct_verbose
-icnt_grant_cycles                      1 # grant_cycles
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-checkpoint_option                      0 #  checkpointing flag (0 = no checkpoint)
-checkpoint_kernel                      1 #  checkpointing during execution of which kernel (1- 1st kernel)
-checkpoint_CTA                         0 #  checkpointing after # of CTA (< less than total CTA)
-resume_option                          0 #  resume flag (0 = no resume)
-resume_kernel                          0 #  Resume from which kernel (1= 1st kernel)
-resume_CTA                             0 #  resume from which CTA 
-checkpoint_CTA_t                       0 #  resume from which CTA 
-checkpoint_insn_Y                      0 #  resume from which CTA 
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   70 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_n_mem_for_l2wb_pcommit                   32 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel_for_l2wb_pcommit                    2 # number of memory subpartition in each memory module
-gpgpu_dl2_bsize_for_l2wb_pcommit                  128 # default 128 bytes
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              2048:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  N:4:128:256,L:R:m:N:L,T:512:8,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 N:128:64:8,L:R:f:N:L,S:2:64,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     N:64:128:16,L:R:f:N:L,S:2:48,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     S:1:128:256,L:L:s:N:L,A:256:8,16:0,32 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_l1_banks                         4 # The number of L1 cache banks
-gpgpu_l1_banks_byte_interleaving                   32 # l1 banks byte interleaving granularity
-gpgpu_l1_banks_hashing_function                    0 # l1 banks hashing function
-gpgpu_l1_latency                      20 # L1 Hit Latency
-gpgpu_smem_latency                    20 # smem Latency
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_gmem_skip_L1D                    0 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                65536 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_registers_per_block                65536 # Maximum number of registers per CTA. (default 8192)
-gpgpu_ignore_resources_limitation                    0 # gpgpu_ignore_resources_limitation (default 0)
-gpgpu_shader_cta                      32 # Maximum number of concurrent CTAs in shader (default 8)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      80 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                   32 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_per_block                65536 # Size of shared memory per thread block or CTA (default 48kB)
-gpgpu_shmem_size                   98304 # Size of shared memory per shader core (default 16kB)
-gpgpu_adaptive_cache_config            536870913 # adaptive_cache_config
-gpgpu_shmem_sizeDefault                98304 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_mem_unit_ports                    1 # The number of memory transactions allowed per core cycle
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                   16 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_sub_core_model                    1 # Sub Core Volta/Pascal model (default = off)
-gpgpu_enable_specialized_operand_collector                    0 # enable_specialized_operand_collector
-gpgpu_operand_collector_num_units_sp                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_dp                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_sfu                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_int                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_tensor_core                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    2 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    8 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   60 # Coalescing arch (GT200 = 13, Fermi = 20)
-gpgpu_num_sched_per_core                    4 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    1 # Max number of instructions that can be issued per warp in one cycle by scheduler (either 1 or 2)
-gpgpu_dual_issue_diff_exec_units                    1 # should dual issue use two different execution unit resources (Default = 1)
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths 4,4,4,4,4,4,4,4,4,4,8,4,4 # Pipeline widths ID_OC_SP,ID_OC_DP,ID_OC_INT,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_DP,OC_EX_INT,OC_EX_SFU,OC_EX_MEM,EX_WB,ID_OC_TENSOR_CORE,OC_EX_TENSOR_CORE
-gpgpu_tensor_core_avail                    1 # Tensor Core Available (default=0)
-gpgpu_num_sp_units                     4 # Number of SP units (default=1)
-gpgpu_num_dp_units                     4 # Number of DP units (default=0)
-gpgpu_num_int_units                    4 # Number of INT units (default=0)
-gpgpu_num_sfu_units                    4 # Number of SF units (default=1)
-gpgpu_num_tensor_core_units                    4 # Number of tensor_core units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      gto # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_concurrent_kernel_sm                    0 # Support concurrent kernels on a SM (default = disabled)
-gpgpu_perfect_inst_const_cache                    1 # perfect inst and const cache mode, so all inst and const hits in the cache(default = disabled)
-gpgpu_inst_fetch_throughput                    4 # the number of fetched intruction per warp each cycle
-gpgpu_reg_file_port_throughput                    2 # the number ports of the register file
-specialized_unit_1         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_2         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_3         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_4         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_5         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_6         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_7         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_8         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-gpgpu_perf_sim_memcpy                    1 # Fill the L2 cache on memcpy
-gpgpu_simple_dram_model                    0 # simple_dram_model with fixed latency and BW
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues          64:64:64:64 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     S:32:128:24,L:B:m:L:P,A:192:4,32:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                           32 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    1 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   64 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  192 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                   16 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    2 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    2 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=1:RRD=3:RCD=12:RAS=28:RP=12:RC=40: CL=12:WL=2:CDLR=3:WR=10:nbkgrp=4:CCDL=2:RTPL=3 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-gpgpu_l2_rop_latency                  160 # ROP queue latency (default 85)
-dram_latency                         200 # DRAM latency (default 30)
-dram_write_latency                   600 # DRAM write latency (default 100)
-dram_dual_bus_interface                    1 # dual_bus_interface (default = 0) 
-dram_bnk_indexing_policy                    0 # dram_bnk_indexing_policy (0 = normal indexing, 1 = Xoring with the higher bits) (Default = 0)
-dram_bnkgrp_indexing_policy                    1 # dram_bnkgrp_indexing_policy (0 = take higher bits, 1 = take lower bits) (Default = 0)
-dram_seperate_write_queue_enable                    0 # Seperate_Write_Queue_Enable
-dram_write_queue_size             32:28:16 # Write_Queue_Size
-dram_elimnate_rw_turnaround                    0 # elimnate_rw_turnaround i.e set tWTR and tRTW = 0
-icnt_flit_size                        40 # icnt_flit_size
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.RBBBCCCB.CCCSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpgpu_memory_partition_indexing                    0 # 0 = no indexing, 1 = bitwise xoring, 2 = IPoly, 3 = custom indexing
-gpuwattch_xml_file         gpuwattch.xml # GPUWattch XML file
-power_simulation_enabled                    0 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_completed_cta                 2700 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_compute_capability_major                    7 # Major compute capability version number
-gpgpu_compute_capability_minor                    0 # Minor compute capability version number
-gpgpu_flush_l1_cache                    1 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 1132.0:1132.0:1132.0:850.0 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                    8 # maximum kernels that can run concurrently on GPU
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled               48e293453df1fbca85f95b4ef3d81d0c  /home/pli11/Videos/parboil_benchmark/parboil/benchmarks/mri-gridding/build/nvm_ssort_default/mri-gridding
Extracting PTX file and ptxas options    1: mri-gridding.1.sm_70.ptx -arch=sm_70
Extracting PTX file and ptxas options    2: mri-gridding.2.sm_70.ptx -arch=sm_70
      0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-gpgpu_stack_size_limit                 1024 # GPU thread stack size
-gpgpu_heap_size_limit              8388608 # GPU malloc heap size 
-gpgpu_runtime_sync_depth_limit                    2 # GPU device runtime synchronize depth
-gpgpu_runtime_pending_launch_count_limit                 2048 # GPU device runtime pending launch count
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-gpgpu_kernel_launch_latency                 5000 # Kernel launch latency in cycles. Default: 0
-gpgpu_cdp_enabled                      0 # Turn on CDP
-gpgpu_TB_launch_latency                    0 # thread block launch latency in cycles. Default: 0
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     1 # column to column delay
RRD                                     3 # minimal delay between activation of rows in different banks
RCD                                    12 # row to column delay
RAS                                    28 # time needed to activate row
RP                                     12 # time needed to precharge (deactivate) row
RC                                     40 # row cycle time
CDLR                                    3 # switching from write to read (changes tWTR)
WR                                     10 # last data-in to row precharge
CL                                     12 # CAS latency
WL                                      2 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                    2 # column to column delay between accesses to different bank groups
RTPL                                    3 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 64
addr_dec_mask[CHIP]  = 0000000000001f00 	high:13 low:8
addr_dec_mask[BK]    = 00000000000e2000 	high:20 low:13
addr_dec_mask[ROW]   = 00000001fff00000 	high:33 low:20
addr_dec_mask[COL]   = 000000000001c0ff 	high:17 low:0
addr_dec_mask[BURST] = 000000000000001f 	high:5 low:0
sub_partition_id_mask = 0000000000002000
GPGPU-Sim uArch: clock freqs: 1132000000.000000:1132000000.000000:1132000000.000000:850000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000088339222615:0.00000000088339222615:0.00000000088339222615:0.00000000117647058824
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: performance model initialization complete.
self exe links to: /home/pli11/Videos/parboil_benchmark/parboil/benchmarks/mri-gridding/build/nvm_ssort_default/mri-gridding
self exe links to: /home/pli11/Videos/parboil_benchmark/parboil/benchmarks/mri-gridding/build/nvm_ssort_default/mri-gridding
10.1
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=default
self exe links to: /home/pli11/Videos/parboil_benchmark/parboil/benchmarks/mri-gridding/build/nvm_ssort_default/mri-gridding
Running md5sum using "md5sum /home/pli11/Videos/parboil_benchmark/parboil/benchmarks/mri-gridding/build/nvm_ssort_default/mri-gridding "
self exe links to: /home/pli11/Videos/parboil_benchmark/parboil/benchmarks/mri-gridding/build/nvm_ssort_default/mri-gridding
Extracting specific PTX file named mri-gridding.1.sm_70.ptx 
Extracting specific PTX file named mri-gridding.2.sm_70.ptx 
EExtracting PTX file and ptxas options    3: mri-gridding.3.sm_70.ptx -arch=sm_70
Extracting PTX file and ptxas options    4: mri-gridding.4.sm_70.ptx -arch=sm_70
xtracting specific PTX file named mri-gridding.3.sm_70.ptx 
Extracting specific PTX file named mri-gridding.4.sm_70.ptx 
self exe links to: /home/pli11/Videos/parboil_benchmark/parboil/benchmarks/mri-gridding/build/nvm_ssort_default/mri-gridding
self exe links to: /home/pli11/Videos/parboil_benchmark/parboil/benchmarks/mri-gridding/build/nvm_ssort_default/mri-gridding
10.1
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 2, filename=default
GPGPU-Sim PTX: __cudaRegisterFunction _Z17gridding_GPU_nvmbP20ReconstructionSamplePjP6float2Pff : hostFun 0x0x404c94, fat_cubin_handle = 2
GPGPU-Sim PTX: Parsing mri-gridding.1.sm_70.ptx
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file mri-gridding.1.sm_70.ptx
GPGPU-Sim PTX: Parsing mri-gridding.2.sm_70.ptx
GPGPU-Sim PTX: allocating constant region for "cutoff2_c" from 0x100 to 0x104 (global memory space) 1
GPGPU-Sim PTX: allocating constant region for "cutoff_c" from 0x104 to 0x108 (global memory space) 2
GPGPU-Sim PTX: allocating constant region for "gridSize_c" from 0x180 to 0x18c (global memory space) 3
GPGPU-Sim PTX: allocating constant region for "size_xy_c" from 0x18c to 0x190 (global memory space) 4
GPGPU-Sim PTX: allocating constant region for "_1overCutoff2_c" from 0x190 to 0x194 (global memory space) 5
GPGPU-Sim PTX: allocating global region for "NVM_log" from 0x200 to 0x4000200 (global memory space)
GPGPU-Sim PTX: allocating global region for "NVM_flag" from 0x4000200 to 0x4400200 (global memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z14binning_kerneljP20ReconstructionSamplePjS1_S1_jj'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z19binning_kernel_nvmbjP20ReconstructionSamplePjS1_S1_jj'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z19binning_kernel_nvmdjP20ReconstructionSamplePjS1_S1_jj'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z14reorder_kerneliPjP20ReconstructionSampleS1_'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z19reorder_kernel_nvmaiPjP20ReconstructionSampleS1_'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z19reorder_kernel_nvmbiPjP20ReconstructionSampleS1_'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z19reorder_kernel_nvmdiPjP20ReconstructionSampleS1_'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z19reorder_kernel_nvmgiPjP20ReconstructionSampleS1_'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z19reorder_kernel_nvmiiPjP20ReconstructionSampleS1_'...   done.
GPGPU-Sim PTX: allocating shared region for "_ZZ12gridding_GPUP20ReconstructionSamplePjP6float2PffE9sharedBin" from 0x0 to 0x600 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z12gridding_GPUP20ReconstructionSamplePjP6float2Pff'...   done.
GPGPU-Sim PTX: allocating stack frame region for .local "__local_depot10" from 0x0 to 0x8
GPGPU-Sim PTX: allocating shared region for "_ZZ17gridding_GPU_nvmaP20ReconstructionSamplePjP6float2PffE9sharedBin" from 0x0 to 0x600 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z17gridding_GPU_nvmaP20ReconstructionSamplePjP6float2Pff'...   done.
GPGPU-Sim PTX: allocating stack frame region for .local "__local_depot11" from 0x0 to 0x8
GPGPU-Sim PTX: allocating shared region for "_ZZ17gridding_GPU_nvmbP20ReconstructionSamplePjP6float2PffE9sharedBin" from 0x0 to 0x600 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z17gridding_GPU_nvmbP20ReconstructionSamplePjP6float2Pff'...   done.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file mri-gridding.2.sm_70.ptx
GPGPU-Sim PTX: Parsing mri-gridding.3.sm_70.ptx
GPGPU-Sim PTX: allocating shared region for "s_data" from 0x0 to 0x0 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZZ14scan_L1_kerneljPjS_E6s_data" from 0x0 to 0x1110 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z14scan_L1_kerneljPjS_'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z18scan_inter1_kernelPjj'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z18scan_inter2_kernelPjj'...   done.
GPGPU-Sim PTX: allocating shared region for "_ZZ10uniformAddjPjS_E3uni" from 0x0 to 0x4 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z10uniformAddjPjS_'...   done.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file mri-gridding.3.sm_70.ptx
GPGPU-Sim PTX: Parsing mri-gridding.4.sm_70.ptx
GPGPU-Sim PTX: allocating global region for "NVM_log1" from 0x4400200 to 0x8400200 (global memory space)
GPGPU-Sim PTX: allocating global region for "NVM_log2" from 0x8400200 to 0xc400200 (global memory space)
GPGPU-Sim PTX: allocating global region for "NVM_log3" from 0xc400200 to 0x10400200 (global memory space)
GPGPU-Sim PTX: Warning NVM_flag was declared previous at mri-gridding.2.sm_70.ptx:20 skipping new declaration
GPGPU-Sim PTX: allocating shared region for "_ZZ9splitSortiiPjS_S_E5flags" from 0x0 to 0x1144 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZZ9splitSortiiPjS_S_E7histo_s" from 0x1180 to 0x11c0 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z9splitSortiiPjS_S_'...   done.
GPGPU-Sim PTX: allocating shared region for "_ZZ14splitSort_nvmoiiPjS_S_E5flags" from 0x0 to 0x1144 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZZ14splitSort_nvmoiiPjS_S_E7histo_s" from 0x1180 to 0x11c0 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z14splitSort_nvmoiiPjS_S_'...   done.
GPGPU-Sim PTX: allocating shared region for "_ZZ14splitSort_nvmqiiPjS_S_E5flags" from 0x0 to 0x1144 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZZ14splitSort_nvmqiiPjS_S_E7histo_s" from 0x1180 to 0x11c0 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z14splitSort_nvmqiiPjS_S_'...   done.
GPGPU-Sim PTX: allocating shared region for "_ZZ14splitSort_nvmuiiPjS_S_E5flags" from 0x0 to 0x1144 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZZ14splitSort_nvmuiiPjS_S_E7histo_s" from 0x1180 to 0x11c0 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z14splitSort_nvmuiiPjS_S_'...   done.
GPGPU-Sim PTX: allocating shared region for "_ZZ14splitSort_nvmwiiPjS_S_E5flags" from 0x0 to 0x1144 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZZ14splitSort_nvmwiiPjS_S_E7histo_s" from 0x1180 to 0x11c0 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z14splitSort_nvmwiiPjS_S_'...   done.
GPGPU-Sim PTX: allocating shared region for "_ZZ14splitSort_nvm1iiPjS_S_E5flags" from 0x0 to 0x1144 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZZ14splitSort_nvm1iiPjS_S_E7histo_s" from 0x1180 to 0x11c0 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z14splitSort_nvm1iiPjS_S_'...   done.
GPGPU-Sim PTX: allocating shared region for "_ZZ14splitSort_nvm2iiPjS_S_E5flags" from 0x0 to 0x1144 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZZ14splitSort_nvm2iiPjS_S_E7histo_s" from 0x1180 to 0x11c0 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z14splitSort_nvm2iiPjS_S_'...   done.
GPGPU-Sim PTX: allocating shared region for "_ZZ14splitSort_nvmbiiPjS_S_E5flags" from 0x0 to 0x1144 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZZ14splitSort_nvmbiiPjS_S_E7histo_s" from 0x1180 to 0x11c0 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z14splitSort_nvmbiiPjS_S_'...   done.
GPGPU-Sim PTX: allocating shared region for "_ZZ14splitSort_nvmdiiPjS_S_E5flags" from 0x0 to 0x1144 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZZ14splitSort_nvmdiiPjS_S_E7histo_s" from 0x1180 to 0x11c0 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z14splitSort_nvmdiiPjS_S_'...   done.
GPGPU-Sim PTX: allocating shared region for "_ZZ19splitRearrange_nvmbiiPjS_S_S_S_E7histo_s" from 0x0 to 0x40 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZZ19splitRearrange_nvmbiiPjS_S_S_S_E7array_s" from 0x80 to 0x1080 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z19splitRearrange_nvmbiiPjS_S_S_S_'...   done.
GPGPU-Sim PTX: allocating shared region for "_ZZ19splitRearrange_nvmdiiPjS_S_S_S_E7histo_s" from 0x0 to 0x40 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZZ19splitRearrange_nvmdiiPjS_S_S_S_E7array_s" from 0x80 to 0x1080 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z19splitRearrange_nvmdiiPjS_S_S_S_'...   done.
GPGPU-Sim PTX: allocating shared region for "_ZZ19splitRearrange_nvmoiiPjS_S_S_S_E7histo_s" from 0x0 to 0x40 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZZ19splitRearrange_nvmoiiPjS_S_S_S_E7array_s" from 0x80 to 0x1080 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z19splitRearrange_nvmoiiPjS_S_S_S_'...   done.
GPGPU-Sim PTX: allocating shared region for "_ZZ19splitRearrange_nvmqiiPjS_S_S_S_E7histo_s" from 0x0 to 0x40 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZZ19splitRearrange_nvmqiiPjS_S_S_S_E7array_s" from 0x80 to 0x1080 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z19splitRearrange_nvmqiiPjS_S_S_S_'...   done.
GPGPU-Sim PTX: allocating shared region for "_ZZ19splitRearrange_nvmuiiPjS_S_S_S_E7histo_s" from 0x0 to 0x40 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZZ19splitRearrange_nvmuiiPjS_S_S_S_E7array_s" from 0x80 to 0x1080 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z19splitRearrange_nvmuiiPjS_S_S_S_'...   done.
GPGPU-Sim PTX: allocating shared region for "_ZZ19splitRearrange_nvmwiiPjS_S_S_S_E7histo_s" from 0x0 to 0x40 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZZ19splitRearrange_nvmwiiPjS_S_S_S_E7array_s" from 0x80 to 0x1080 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z19splitRearrange_nvmwiiPjS_S_S_S_'...   done.
GPGPU-Sim PTX: allocating shared region for "_ZZ19splitRearrange_nvm1iiPjS_S_S_S_E7histo_s" from 0x0 to 0x40 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZZ19splitRearrange_nvm1iiPjS_S_S_S_E7array_s" from 0x80 to 0x1080 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z19splitRearrange_nvm1iiPjS_S_S_S_'...   done.
GPGPU-Sim PTX: allocating shared region for "_ZZ19splitRearrange_nvm2iiPjS_S_S_S_E7histo_s" from 0x0 to 0x40 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZZ19splitRearrange_nvm2iiPjS_S_S_S_E7array_s" from 0x80 to 0x1080 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z19splitRearrange_nvm2iiPjS_S_S_S_'...   done.
GPGPU-Sim PTX: allocating shared region for "_ZZ14splitSort_nvmgiiPjS_S_E5flags" from 0x0 to 0x1144 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZZ14splitSort_nvmgiiPjS_S_E7histo_s" from 0x1180 to 0x11c0 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z14splitSort_nvmgiiPjS_S_'...   done.
GPGPU-Sim PTX: allocating shared region for "_ZZ14splitSort_nvm3iiPjS_S_E5flags" from 0x0 to 0x1144 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZZ14splitSort_nvm3iiPjS_S_E7histo_s" from 0x1180 to 0x11c0 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z14splitSort_nvm3iiPjS_S_'...   done.
GPGPU-Sim PTX: allocating shared region for "_ZZ14splitSort_nvm4iiPjS_S_E5flags" from 0x0 to 0x1144 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZZ14splitSort_nvm4iiPjS_S_E7histo_s" from 0x1180 to 0x11c0 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z14splitSort_nvm4iiPjS_S_'...   done.
GPGPU-Sim PTX: allocating shared region for "_ZZ14splitSort_nvmiiiPjS_S_E5flags" from 0x0 to 0x1144 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZZ14splitSort_nvmiiiPjS_S_E7histo_s" from 0x1180 to 0x11c0 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z14splitSort_nvmiiiPjS_S_'...   done.
GPGPU-Sim PTX: allocating shared region for "_ZZ14splitSort_nvm5iiPjS_S_E5flags" from 0x0 to 0x1144 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZZ14splitSort_nvm5iiPjS_S_E7histo_s" from 0x1180 to 0x11c0 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z14splitSort_nvm5iiPjS_S_'...   done.
GPGPU-Sim PTX: allocating shared region for "_ZZ14splitSort_nvm6iiPjS_S_E5flags" from 0x0 to 0x1144 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZZ14splitSort_nvm6iiPjS_S_E7histo_s" from 0x1180 to 0x11c0 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z14splitSort_nvm6iiPjS_S_'...   done.
GPGPU-Sim PTX: allocating shared region for "_ZZ19splitRearrange_nvmgiiPjS_S_S_S_E7histo_s" from 0x0 to 0x40 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZZ19splitRearrange_nvmgiiPjS_S_S_S_E7array_s" from 0x80 to 0x1080 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z19splitRearrange_nvmgiiPjS_S_S_S_'...   done.
GPGPU-Sim PTX: allocating shared region for "_ZZ19splitRearrange_nvm3iiPjS_S_S_S_E7histo_s" from 0x0 to 0x40 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZZ19splitRearrange_nvm3iiPjS_S_S_S_E7array_s" from 0x80 to 0x1080 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z19splitRearrange_nvm3iiPjS_S_S_S_'...   done.
GPGPU-Sim PTX: allocating shared region for "_ZZ19splitRearrange_nvm4iiPjS_S_S_S_E7histo_s" from 0x0 to 0x40 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZZ19splitRearrange_nvm4iiPjS_S_S_S_E7array_s" from 0x80 to 0x1080 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z19splitRearrange_nvm4iiPjS_S_S_S_'...   done.
GPGPU-Sim PTX: allocating shared region for "_ZZ19splitRearrange_nvmiiiPjS_S_S_S_E7histo_s" from 0x0 to 0x40 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZZ19splitRearrange_nvmiiiPjS_S_S_S_E7array_s" from 0x80 to 0x1080 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z19splitRearrange_nvmiiiPjS_S_S_S_'...   done.
GPGPU-Sim PTX: allocating shared region for "_ZZ19splitRearrange_nvm6iiPjS_S_S_S_E7histo_s" from 0x0 to 0x40 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZZ19splitRearrange_nvm6iiPjS_S_S_S_E7array_s" from 0x80 to 0x1080 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z19splitRearrange_nvm6iiPjS_S_S_S_'...   done.
GPGPU-Sim PTX: allocating shared region for "_ZZ19splitRearrange_nvm5iiPjS_S_S_S_E7histo_s" from 0x0 to 0x40 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZZ19splitRearrange_nvm5iiPjS_S_S_S_E7array_s" from 0x80 to 0x1080 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z19splitRearrange_nvm5iiPjS_S_S_S_'...   done.
GPGPU-Sim PTX: allocating shared region for "_ZZ14splitRearrangeiiPjS_S_S_S_E7histo_s" from 0x0 to 0x40 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZZ14splitRearrangeiiPjS_S_S_S_E7array_s" from 0x80 to 0x1080 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z14splitRearrangeiiPjS_S_S_S_'...   done.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file mri-gridding.4.sm_70.ptx
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: Loading PTXInfo from mri-gridding.1.sm_70.ptx
GPGPU-Sim PTX: Loading PTXInfo from mri-gridding.2.sm_70.ptx
GPGPU-Sim PTX: Binary info : gmem=71303168, cmem=28
GPGPU-Sim PTX: Kernel '_Z17gridding_GPU_nvmbP20ReconstructionSamplePjP6float2Pff' : regs=40, lmem=0, smem=1536, cmem=388
GPGPU-Sim PTX: Kernel '_Z17gridding_GPU_nvmaP20ReconstructionSamplePjP6float2Pff' : regs=40, lmem=0, smem=1536, cmem=388
GPGPU-Sim PTX: Kernel '_Z12gridding_GPUP20ReconstructionSamplePjP6float2Pff' : regs=39, lmem=0, smem=1536, cmem=388
GPGPU-Sim PTX: Kernel '_Z19reorder_kernel_nvmiiPjP20ReconstructionSampleS1_' : regs=24, lmem=0, smem=0, cmem=384
GPGPU-Sim PTX: Kernel '_Z19reorder_kernel_nvmgiPjP20ReconstructionSampleS1_' : regs=24, lmem=0, smem=0, cmem=384
GPGPU-Sim PTX: Kernel '_Z19reorder_kernel_nvmdiPjP20ReconstructionSampleS1_' : regs=22, lmem=0, smem=0, cmem=384
GPGPU-Sim PTX: Kernel '_Z19reorder_kernel_nvmbiPjP20ReconstructionSampleS1_' : regs=22, lmem=0, smem=0, cmem=384
GPGPU-Sim PTX: Kernel '_Z19reorder_kernel_nvmaiPjP20ReconstructionSampleS1_' : regs=22, lmem=0, smem=0, cmem=384
GPGPU-Sim PTX: Kernel '_Z14reorder_kerneliPjP20ReconstructionSampleS1_' : regs=22, lmem=0, smem=0, cmem=384
GPGPU-Sim PTX: Kernel '_Z19binning_kernel_nvmdjP20ReconstructionSamplePjS1_S1_jj' : regs=16, lmem=0, smem=0, cmem=400
GPGPU-Sim PTX: Kernel '_Z19binning_kernel_nvmbjP20ReconstructionSamplePjS1_S1_jj' : regs=16, lmem=0, smem=0, cmem=400
GPGPU-Sim PTX: Kernel '_Z14binning_kerneljP20ReconstructionSamplePjS1_S1_jj' : regs=16, lmem=0, smem=0, cmem=400
GPGPU-Sim PTX: Loading PTXInfo from mri-gridding.3.sm_70.ptx
GPGPU-Sim PTX: Kernel '_Z10uniformAddjPjS_' : regs=8, lmem=0, smem=16, cmem=376
GPGPU-Sim PTX: Kernel '_Z18scan_inter2_kernelPjj' : regs=19, lmem=0, smem=0, cmem=364
GPGPU-Sim PTX: Kernel '_Z18scan_inter1_kernelPjj' : regs=20, lmem=0, smem=0, cmem=364
GPGPU-Sim PTX: Kernel '_Z14scan_L1_kerneljPjS_' : regs=22, lmem=0, smem=4368, cmem=376
GPGPU-Sim PTX: Loading PTXInfo from mri-gridding.4.sm_70.ptx
GPGPU-Sim PTX: Kernel '_Z14splitRearrangeiiPjS_S_S_S_' : regs=28, lmem=0, smem=4160, cmem=400
GPGPU-Sim PTX: Kernel '_Z19splitRearrange_nvm5iiPjS_S_S_S_' : regs=28, lmem=0, smem=4160, cmem=400
GPGPU-Sim PTX: Kernel '_Z19splitRearrange_nvm6iiPjS_S_S_S_' : regs=28, lmem=0, smem=4160, cmem=400
GPGPU-Sim PTX: Kernel '_Z19splitRearrange_nvmiiiPjS_S_S_S_' : regs=30, lmem=0, smem=4160, cmem=400
GPGPU-Sim PTX: Kernel '_Z19splitRearrange_nvm4iiPjS_S_S_S_' : regs=32, lmem=0, smem=4160, cmem=400
GPGPU-Sim PTX: Kernel '_Z19splitRearrange_nvm3iiPjS_S_S_S_' : regs=32, lmem=0, smem=4160, cmem=400
GPGPU-Sim PTX: Kernel '_Z19splitRearrange_nvmgiiPjS_S_S_S_' : regs=32, lmem=0, smem=4160, cmem=400
GPGPU-Sim PTX: Kernel '_Z14splitSort_nvm6iiPjS_S_' : regs=48, lmem=0, smem=4484, cmem=384
GPGPU-Sim PTX: Kernel '_Z14splitSort_nvm5iiPjS_S_' : regs=48, lmem=0, smem=4484, cmem=384
GPGPU-Sim PTX: Kernel '_Z14splitSort_nvmiiiPjS_S_' : regs=48, lmem=0, smem=4484, cmem=384
GPGPU-Sim PTX: Kernel '_Z14splitSort_nvm4iiPjS_S_' : regs=48, lmem=0, smem=4484, cmem=384
GPGPU-Sim PTX: Kernel '_Z14splitSort_nvm3iiPjS_S_' : regs=48, lmem=0, smem=4484, cmem=384
GPGPU-Sim PTX: Kernel '_Z14splitSort_nvmgiiPjS_S_' : regs=43, lmem=0, smem=4484, cmem=384
GPGPU-Sim PTX: Kernel '_Z19splitRearrange_nvm2iiPjS_S_S_S_' : regs=30, lmem=0, smem=4160, cmem=400
GPGPU-Sim PTX: Kernel '_Z19splitRearrange_nvm1iiPjS_S_S_S_' : regs=30, lmem=0, smem=4160, cmem=400
GPGPU-Sim PTX: Kernel '_Z19splitRearrange_nvmwiiPjS_S_S_S_' : regs=28, lmem=0, smem=4160, cmem=400
GPGPU-Sim PTX: Kernel '_Z19splitRearrange_nvmuiiPjS_S_S_S_' : regs=26, lmem=0, smem=4160, cmem=400
GPGPU-Sim PTX: Kernel '_Z19splitRearrange_nvmqiiPjS_S_S_S_' : regs=28, lmem=0, smem=4160, cmem=400
GPGPU-Sim PTX: Kernel '_Z19splitRearrange_nvmoiiPjS_S_S_S_' : regs=26, lmem=0, smem=4160, cmem=400
GPGPU-Sim PTX: Kernel '_Z19splitRearrange_nvmdiiPjS_S_S_S_' : regs=28, lmem=0, smem=4160, cmem=400
GPGPU-Sim PTX: Kernel '_Z19splitRearrange_nvmbiiPjS_S_S_S_' : regs=26, lmem=0, smem=4160, cmem=400
GPGPU-Sim PTX: Kernel '_Z14splitSort_nvmdiiPjS_S_' : regs=43, lmem=0, smem=4484, cmem=384
GPGPU-Sim PTX: Kernel '_Z14splitSort_nvmbiiPjS_S_' : regs=43, lmem=0, smem=4484, cmem=384
GPGPU-Sim PTX: Kernel '_Z14splitSort_nvm2iiPjS_S_' : regs=43, lmem=0, smem=4484, cmem=384
GPGPU-Sim PTX: Kernel '_Z14splitSort_nvm1iiPjS_S_' : regs=43, lmem=0, smem=4484, cmem=384
GPGPU-Sim PTX: Kernel '_Z14splitSort_nvmwiiPjS_S_' : regs=43, lmem=0, smem=4484, cmem=384
GPGPU-Sim PTX: Kernel '_Z14splitSort_nvmuiiPjS_S_' : regs=43, lmem=0, smem=4484, cmem=384
GPGPU-Sim PTX: Kernel '_Z14splitSort_nvmqiiPjS_S_' : regs=43, lmem=0, smem=4484, cmem=384
GPGPU-Sim PTX: Kernel '_Z14splitSort_nvmoiiPjS_S_' : regs=43, lmem=0, smem=4484, cmem=384
GPGPU-Sim PTX: Kernel '_Z9splitSortiiPjS_S_' : regs=43, lmem=0, smem=4484, cmem=384
GPGPU-Sim PTX: __cudaRegisterFunction _Z17gridding_GPU_nvmaP20ReconstructionSamplePjP6float2Pff : hostFun 0x0x404aee, fat_cubin_handle = 2
GPGPU-Sim PTX: __cudaRegisterFunction _Z12gridding_GPUP20ReconstructionSamplePjP6float2Pff : hostFun 0x0x404948, fat_cubin_handle = 2
GPGPU-Sim PTX: __cudaRegisterFunction _Z19reorder_kernel_nvmiiPjP20ReconstructionSampleS1_ : hostFun 0x0x4047b2, fat_cubin_handle = 2
GPGPU-Sim PTX: __cudaRegisterFunction _Z19reorder_kernel_nvmgiPjP20ReconstructionSampleS1_ : hostFun 0x0x40463d, fat_cubin_handle = 2
GPGPU-Sim PTX: __cudaRegisterFunction _Z19reorder_kernel_nvmdiPjP20ReconstructionSampleS1_ : hostFun 0x0x4044c8, fat_cubin_handle = 2
GPGPU-Sim PTX: __cudaRegisterFunction _Z19reorder_kernel_nvmbiPjP20ReconstructionSampleS1_ : hostFun 0x0x404353, fat_cubin_handle = 2
GPGPU-Sim PTX: __cudaRegisterFunction _Z19reorder_kernel_nvmaiPjP20ReconstructionSampleS1_ : hostFun 0x0x4041de, fat_cubin_handle = 2
GPGPU-Sim PTX: __cudaRegisterFunction _Z14reorder_kerneliPjP20ReconstructionSampleS1_ : hostFun 0x0x404069, fat_cubin_handle = 2
GPGPU-Sim PTX: __cudaRegisterFunction _Z19binning_kernel_nvmdjP20ReconstructionSamplePjS1_S1_jj : hostFun 0x0x403ede, fat_cubin_handle = 2
GPGPU-Sim PTX: __cudaRegisterFunction _Z19binning_kernel_nvmbjP20ReconstructionSamplePjS1_S1_jj : hostFun 0x0x403ce5, fat_cubin_handle = 2
GPGPU-Sim PTX: __cudaRegisterFunction _Z14binning_kerneljP20ReconstructionSamplePjS1_S1_jj : hostFun 0x0x403aec, fat_cubin_handle = 2
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x61c470; deviceAddress = cutoff2_c; deviceName = cutoff2_c
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 4 bytes
GPGPU-Sim PTX registering constant cutoff2_c (4 bytes) to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x61c474; deviceAddress = cutoff_c; deviceName = cutoff_c
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 4 bytes
GPGPU-Sim PTX registering constant cutoff_c (4 bytes) to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x61c478; deviceAddress = gridSize_c; deviceName = gridSize_c
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 12 bytes
GPGPU-Sim PTX registering constant gridSize_c (12 bytes) to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x61c484; deviceAddress = size_xy_c; deviceName = size_xy_c
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 4 bytes
GPGPU-Sim PTX registering constant size_xy_c (4 bytes) to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x61c488; deviceAddress = _1overCutoff2_c; deviceName = _1overCutoff2_c
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 4 bytes
GPGPU-Sim PTX registering constant _1overCutoff2_c (4 bytes) to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x61c4a0; deviceAddress = NVM_log; deviceName = NVM_log
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 67108864 bytes
GPGPU-Sim PTX registering global NVM_log hostVar to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x461c4a0; deviceAddress = NVM_flag; deviceName = NVM_flag
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 4194304 bytes
GPGPU-Sim PTX registering global NVM_flag hostVar to name mapping
self exe links to: /home/pli11/Videos/parboil_benchmark/parboil/benchmarks/mri-gridding/build/nvm_ssort_default/mri-gridding
self exe links to: /home/pli11/Videos/parboil_benchmark/parboil/benchmarks/mri-gridding/build/nvm_ssort_default/mri-gridding
10.1
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 3, filename=default
GPGPU-Sim PTX: __cudaRegisterFunction _Z10uniformAddjPjS_ : hostFun 0x0x405ec1, fat_cubin_handle = 3
GPGPU-Sim PTX: __cudaRegisterFunction _Z18scan_inter2_kernelPjj : hostFun 0x0x405d6f, fat_cubin_handle = 3
GPGPU-Sim PTX: __cudaRegisterFunction _Z18scan_inter1_kernelPjj : hostFun 0x0x405c33, fat_cubin_handle = 3
GPGPU-Sim PTX: __cudaRegisterFunction _Z14scan_L1_kerneljPjS_ : hostFun 0x0x405aef, fat_cubin_handle = 3
self exe links to: /home/pli11/Videos/parboil_benchmark/parboil/benchmarks/mri-gridding/build/nvm_ssort_default/mri-gridding
self exe links to: /home/pli11/Videos/parboil_benchmark/parboil/benchmarks/mri-gridding/build/nvm_ssort_default/mri-gridding
10.1
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 4, filename=default
GPGPU-Sim PTX: __cudaRegisterFunction _Z14splitRearrangeiiPjS_S_S_S_ : hostFun 0x0x40a3f5, fat_cubin_handle = 4
GPGPU-Sim PTX: __cudaRegisterFunction _Z19splitRearrange_nvm5iiPjS_S_S_S_ : hostFun 0x0x40a1fd, fat_cubin_handle = 4
GPGPU-Sim PTX: __cudaRegisterFunction _Z19splitRearrange_nvm6iiPjS_S_S_S_ : hostFun 0x0x40a005, fat_cubin_handle = 4
GPGPU-Sim PTX: __cudaRegisterFunction _Z19splitRearrange_nvmiiiPjS_S_S_S_ : hostFun 0x0x409e0d, fat_cubin_handle = 4
GPGPU-Sim PTX: __cudaRegisterFunction _Z19splitRearrange_nvm4iiPjS_S_S_S_ : hostFun 0x0x409c15, fat_cubin_handle = 4
GPGPU-Sim PTX: __cudaRegisterFunction _Z19splitRearrange_nvm3iiPjS_S_S_S_ : hostFun 0x0x409a1d, fat_cubin_handle = 4
GPGPU-Sim PTX: __cudaRegisterFunction _Z19splitRearrange_nvmgiiPjS_S_S_S_ : hostFun 0x0x409825, fat_cubin_handle = 4
GPGPU-Sim PTX: __cudaRegisterFunction _Z14splitSort_nvm6iiPjS_S_ : hostFun 0x0x40963a, fat_cubin_handle = 4
GPGPU-Sim PTX: __cudaRegisterFunction _Z14splitSort_nvm5iiPjS_S_ : hostFun 0x0x4094a4, fat_cubin_handle = 4
GPGPU-Sim PTX: __cudaRegisterFunction _Z14splitSort_nvmiiiPjS_S_ : hostFun 0x0x40930e, fat_cubin_handle = 4
GPGPU-Sim PTX: __cudaRegisterFunction _Z14splitSort_nvm4iiPjS_S_ : hostFun 0x0x409178, fat_cubin_handle = 4
GPGPU-Sim PTX: __cudaRegisterFunction _Z14splitSort_nvm3iiPjS_S_ : hostFun 0x0x408fe2, fat_cubin_handle = 4
GPGPU-Sim PTX: __cudaRegisterFunction _Z14splitSort_nvmgiiPjS_S_ : hostFun 0x0x408e4c, fat_cubin_handle = 4
GPGPU-Sim PTX: __cudaRegisterFunction _Z19splitRearrange_nvm2iiPjS_S_S_S_ : hostFun 0x0x408ca9, fat_cubin_handle = 4
GPGPU-Sim PTX: __cudaRegisterFunction _Z19splitRearrange_nvm1iiPjS_S_S_S_ : hostFun 0x0x408ab1, fat_cubin_handle = 4
GPGPU-Sim PTX: __cudaRegisterFunction _Z19splitRearrange_nvmwiiPjS_S_S_S_ : hostFun 0x0x4088b9, fat_cubin_handle = 4
GPGPU-Sim PTX: __cudaRegisterFunction _Z19splitRearrange_nvmuiiPjS_S_S_S_ : hostFun 0x0x4086c1, fat_cubin_handle = 4
GPGPU-Sim PTX: __cudaRegisterFunction _Z19splitRearrange_nvmqiiPjS_S_S_S_ : hostFun 0x0x4084c9, fat_cubin_handle = 4
GPGPU-Sim PTX: __cudaRegisterFunction _Z19splitRearrange_nvmoiiPjS_S_S_S_ : hostFun 0x0x4082d1, fat_cubin_handle = 4
GPGPU-Sim PTX: __cudaRegisterFunction _Z19splitRearrange_nvmdiiPjS_S_S_S_ : hostFun 0x0x4080d9, fat_cubin_handle = 4
GPGPU-Sim PTX: __cudaRegisterFunction _Z19splitRearrange_nvmbiiPjS_S_S_S_ : hostFun 0x0x407ee1, fat_cubin_handle = 4
GPGPU-Sim PTX: __cudaRegisterFunction _Z14splitSort_nvmdiiPjS_S_ : hostFun 0x0x407cf6, fat_cubin_handle = 4
GPGPU-Sim PTX: __cudaRegisterFunction _Z14splitSort_nvmbiiPjS_S_ : hostFun 0x0x407b60, fat_cubin_handle = 4
GPGPU-Sim PTX: __cudaRegisterFunction _Z14splitSort_nvm2iiPjS_S_ : hostFun 0x0x4079ca, fat_cubin_handle = 4
GPGPU-Sim PTX: __cudaRegisterFunction _Z14splitSort_nvm1iiPjS_S_ : hostFun 0x0x407834, fat_cubin_handle = 4
GPGPU-Sim PTX: __cudaRegisterFunction _Z14splitSort_nvmwiiPjS_S_ : hostFun 0x0x40769e, fat_cubin_handle = 4
GPGPU-Sim PTX: __cudaRegisterFunction _Z14splitSort_nvmuiiPjS_S_ : hostFun 0x0x407508, fat_cubin_handle = 4
GPGPU-Sim PTX: __cudaRegisterFunction _Z14splitSort_nvmqiiPjS_S_ : hostFun 0x0x407372, fat_cubin_handle = 4
GPGPU-Sim PTX: __cudaRegisterFunction _Z14splitSort_nvmoiiPjS_S_ : hostFun 0x0x4071dc, fat_cubin_handle = 4
GPGPU-Sim PTX: __cudaRegisterFunction _Z9splitSortiiPjS_S_ : hostFun 0x0x407046, fat_cubin_handle = 4
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x4a1c580; deviceAddress = NVM_log1; deviceName = NVM_log1
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 67108864 bytes
GPGPU-Sim PTX registering global NVM_log1 hostVar to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x8a1c580; deviceAddress = NVM_log2; deviceName = NVM_log2
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 67108864 bytes
GPGPU-Sim PTX registering global NVM_log2 hostVar to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0xca1c580; deviceAddress = NVM_log3; deviceName = NVM_log3
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 67108864 bytes
GPGPU-Sim PTX registering global NVM_log3 hostVar to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x10a1c580; deviceAddress = NVM_flag; deviceName = NVM_flag
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 4194304 bytes
GPGPU-Sim PTX registering global NVM_flag hostVar to name mapping

Reading parameters
  Total amount of GPU memory: 2147483648 bytes
  Number of samples = 2655910
  Grid Size = 256x256x256
  Input Matrix Size = 60x60x60
  Recon Matrix Size = 60x60x60
  Kernel Width = 5.000000
  KMax = 150.00 150.00 150.00
  Oversampling = 5.000000
  GPU Binsize = 32
  Use LUT = Yes
Reading input data from files
Generating Look-Up Table
Running gold version
Running CUDA version
GPGPU-Sim PTX: cudaMemcpyToSymbol: symbol = 0x61c470
GPGPU-Sim PTX: starting gpgpu_ptx_sim_memcpy_symbol with hostVar 0x0x61c470
GPGPU-Sim PTX: gpgpu_ptx_sim_memcpy_symbol: Found PTX symbol w/ hostVar=0x61c470
GPGPU-Sim PTX: gpgpu_ptx_sim_memcpy_symbol: copying const memory 4 bytes  to  symbol cutoff2_c+0 @0x100 ...
GPGPU-Sim PTX: cudaMemcpyToSymbol: symbol = 0x61c474
GPGPU-Sim PTX: starting gpgpu_ptx_sim_memcpy_symbol with hostVar 0x0x61c474
GPGPU-Sim PTX: gpgpu_ptx_sim_memcpy_symbol: Found PTX symbol w/ hostVar=0x61c474
GPGPU-Sim PTX: gpgpu_ptx_sim_memcpy_symbol: copying const memory 4 bytes  to  symbol cutoff_c+0 @0x104 ...
GPGPU-Sim PTX: cudaMemcpyToSymbol: symbol = 0x61c478
GPGPU-Sim PTX: starting gpgpu_ptx_sim_memcpy_symbol with hostVar 0x0x61c478
GPGPU-Sim PTX: gpgpu_ptx_sim_memcpy_symbol: Found PTX symbol w/ hostVar=0x61c478
GPGPU-Sim PTX: gpgpu_ptx_sim_memcpy_symbol: copying const memory 12 bytes  to  symbol gridSize_c+0 @0x180 ...
GPGPU-Sim PTX: cudaMemcpyToSymbol: symbol = 0x61c484
GPGPU-Sim PTX: starting gpgpu_ptx_sim_memcpy_symbol with hostVar 0x0x61c484
GPGPU-Sim PTX: gpgpu_ptx_sim_memcpy_symbol: Found PTX symbol w/ hostVar=0x61c484
GPGPU-Sim PTX: gpgpu_ptx_sim_memcpy_symbol: copying const memory 4 bytes  to  symbol size_xy_c+0 @0x18c ...
GPGPU-Sim PTX: cudaMemcpyToSymbol: symbol = 0x61c488
GPGPU-Sim PTX: starting gpgpu_ptx_sim_memcpy_symbol with hostVar 0x0x61c488
GPGPU-Sim PTX: gpgpu_ptx_sim_memcpy_symbol: Found PTX symbol w/ hostVar=0x61c488
GPGPU-Sim PTX: gpgpu_ptx_sim_memcpy_symbol: copying const memory 4 bytes  to  symbol _1overCutoff2_c+0 @0x190 ...
event update
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fffff4a39ac..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fffff4a39a8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffff4a39a0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffff4a3998..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffff4a3990..

GPGPU-Sim PTX: cudaLaunch for 0x0x407372 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: finding reconvergence points for '_Z14splitSort_nvmqiiPjS_S_'...
GPGPU-Sim PTX: Finding dominators for '_Z14splitSort_nvmqiiPjS_S_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z14splitSort_nvmqiiPjS_S_'...
GPGPU-Sim PTX: Finding postdominators for '_Z14splitSort_nvmqiiPjS_S_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z14splitSort_nvmqiiPjS_S_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z14splitSort_nvmqiiPjS_S_'...
GPGPU-Sim PTX: reconvergence points for _Z14splitSort_nvmqiiPjS_S_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x6540 (mri-gridding.4.sm_70.ptx:938) @%p1 bra BB2_2;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6570 (mri-gridding.4.sm_70.ptx:947) shl.b32 %r83, %r3, 2;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x6590 (mri-gridding.4.sm_70.ptx:951) @%p2 bra BB2_4;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x65a8 (mri-gridding.4.sm_70.ptx:957) bar.sync 0;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x6a48 (mri-gridding.4.sm_70.ptx:1107) @%p3 bra BB2_9;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6b38 (mri-gridding.4.sm_70.ptx:1144) setp.ne.s32%p6, %r3, 0;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x6a60 (mri-gridding.4.sm_70.ptx:1112) @%p4 bra BB2_8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6b18 (mri-gridding.4.sm_70.ptx:1138) shl.b32 %r315, %r315, 1;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x6b30 (mri-gridding.4.sm_70.ptx:1141) @%p5 bra BB2_6;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6b38 (mri-gridding.4.sm_70.ptx:1144) setp.ne.s32%p6, %r3, 0;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x6b40 (mri-gridding.4.sm_70.ptx:1145) @%p6 bra BB2_11;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6b78 (mri-gridding.4.sm_70.ptx:1155) mov.u32 %r316, %r87;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x6b80 (mri-gridding.4.sm_70.ptx:1156) @%p3 bra BB2_15;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6c80 (mri-gridding.4.sm_70.ptx:1195) bar.sync 0;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x6ba0 (mri-gridding.4.sm_70.ptx:1162) @%p8 bra BB2_14;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6c68 (mri-gridding.4.sm_70.ptx:1190) shl.b32 %r316, %r316, 1;
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x6c78 (mri-gridding.4.sm_70.ptx:1192) @%p9 bra BB2_12;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6c80 (mri-gridding.4.sm_70.ptx:1195) bar.sync 0;
GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0x6e00 (mri-gridding.4.sm_70.ptx:1243) @%p14 bra BB2_5;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6e08 (mri-gridding.4.sm_70.ptx:1245) @%p1 bra BB2_18;
GPGPU-Sim PTX: 11 (potential) branch divergence @  PC=0x6e08 (mri-gridding.4.sm_70.ptx:1245) @%p1 bra BB2_18;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6ed0 (mri-gridding.4.sm_70.ptx:1273) mov.u32 %r274, %nctaid.x;
GPGPU-Sim PTX: 12 (potential) branch divergence @  PC=0x6ee0 (mri-gridding.4.sm_70.ptx:1275) @%p2 bra BB2_20;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6f08 (mri-gridding.4.sm_70.ptx:1283) add.s32 %r285, %r310, %r2;
GPGPU-Sim PTX: ... end of reconvergence points for _Z14splitSort_nvmqiiPjS_S_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z14splitSort_nvmqiiPjS_S_'.
GPGPU-Sim PTX: pushing kernel '_Z14splitSort_nvmqiiPjS_S_' to stream 0, gridDim= (2594,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z14splitSort_nvmqiiPjS_S_'
GPGPU-Sim uArch: CTA/core = 5, limited by: regs
GPGPU-Sim: Reconfigure L1 cache to 96KB
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z14splitSort_nvmqiiPjS_S_'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z14splitSort_nvmqiiPjS_S_'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z14splitSort_nvmqiiPjS_S_'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z14splitSort_nvmqiiPjS_S_'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z14splitSort_nvmqiiPjS_S_'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z14splitSort_nvmqiiPjS_S_'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z14splitSort_nvmqiiPjS_S_'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z14splitSort_nvmqiiPjS_S_'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z14splitSort_nvmqiiPjS_S_'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z14splitSort_nvmqiiPjS_S_'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z14splitSort_nvmqiiPjS_S_'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z14splitSort_nvmqiiPjS_S_'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z14splitSort_nvmqiiPjS_S_'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z14splitSort_nvmqiiPjS_S_'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z14splitSort_nvmqiiPjS_S_'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z14splitSort_nvmqiiPjS_S_'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z14splitSort_nvmqiiPjS_S_'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z14splitSort_nvmqiiPjS_S_'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z14splitSort_nvmqiiPjS_S_'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z14splitSort_nvmqiiPjS_S_'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z14splitSort_nvmqiiPjS_S_'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z14splitSort_nvmqiiPjS_S_'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z14splitSort_nvmqiiPjS_S_'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z14splitSort_nvmqiiPjS_S_'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z14splitSort_nvmqiiPjS_S_'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z14splitSort_nvmqiiPjS_S_'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z14splitSort_nvmqiiPjS_S_'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z14splitSort_nvmqiiPjS_S_'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z14splitSort_nvmqiiPjS_S_'
GPGPU-Sim uArch: Shader 30 bind to kernel 1 '_Z14splitSort_nvmqiiPjS_S_'
GPGPU-Sim uArch: Shader 31 bind to kernel 1 '_Z14splitSort_nvmqiiPjS_S_'
GPGPU-Sim uArch: Shader 32 bind to kernel 1 '_Z14splitSort_nvmqiiPjS_S_'
GPGPU-Sim uArch: Shader 33 bind to kernel 1 '_Z14splitSort_nvmqiiPjS_S_'
GPGPU-Sim uArch: Shader 34 bind to kernel 1 '_Z14splitSort_nvmqiiPjS_S_'
GPGPU-Sim uArch: Shader 35 bind to kernel 1 '_Z14splitSort_nvmqiiPjS_S_'
GPGPU-Sim uArch: Shader 36 bind to kernel 1 '_Z14splitSort_nvmqiiPjS_S_'
GPGPU-Sim uArch: Shader 37 bind to kernel 1 '_Z14splitSort_nvmqiiPjS_S_'
GPGPU-Sim uArch: Shader 38 bind to kernel 1 '_Z14splitSort_nvmqiiPjS_S_'
GPGPU-Sim uArch: Shader 39 bind to kernel 1 '_Z14splitSort_nvmqiiPjS_S_'
GPGPU-Sim uArch: Shader 40 bind to kernel 1 '_Z14splitSort_nvmqiiPjS_S_'
GPGPU-Sim uArch: Shader 41 bind to kernel 1 '_Z14splitSort_nvmqiiPjS_S_'
GPGPU-Sim uArch: Shader 42 bind to kernel 1 '_Z14splitSort_nvmqiiPjS_S_'
GPGPU-Sim uArch: Shader 43 bind to kernel 1 '_Z14splitSort_nvmqiiPjS_S_'
GPGPU-Sim uArch: Shader 44 bind to kernel 1 '_Z14splitSort_nvmqiiPjS_S_'
GPGPU-Sim uArch: Shader 45 bind to kernel 1 '_Z14splitSort_nvmqiiPjS_S_'
GPGPU-Sim uArch: Shader 46 bind to kernel 1 '_Z14splitSort_nvmqiiPjS_S_'
GPGPU-Sim uArch: Shader 47 bind to kernel 1 '_Z14splitSort_nvmqiiPjS_S_'
GPGPU-Sim uArch: Shader 48 bind to kernel 1 '_Z14splitSort_nvmqiiPjS_S_'
GPGPU-Sim uArch: Shader 49 bind to kernel 1 '_Z14splitSort_nvmqiiPjS_S_'
GPGPU-Sim uArch: Shader 50 bind to kernel 1 '_Z14splitSort_nvmqiiPjS_S_'
GPGPU-Sim uArch: Shader 51 bind to kernel 1 '_Z14splitSort_nvmqiiPjS_S_'
GPGPU-Sim uArch: Shader 52 bind to kernel 1 '_Z14splitSort_nvmqiiPjS_S_'
GPGPU-Sim uArch: Shader 53 bind to kernel 1 '_Z14splitSort_nvmqiiPjS_S_'
GPGPU-Sim uArch: Shader 54 bind to kernel 1 '_Z14splitSort_nvmqiiPjS_S_'
GPGPU-Sim uArch: Shader 55 bind to kernel 1 '_Z14splitSort_nvmqiiPjS_S_'
GPGPU-Sim uArch: Shader 56 bind to kernel 1 '_Z14splitSort_nvmqiiPjS_S_'
GPGPU-Sim uArch: Shader 57 bind to kernel 1 '_Z14splitSort_nvmqiiPjS_S_'
GPGPU-Sim uArch: Shader 58 bind to kernel 1 '_Z14splitSort_nvmqiiPjS_S_'
GPGPU-Sim uArch: Shader 59 bind to kernel 1 '_Z14splitSort_nvmqiiPjS_S_'
GPGPU-Sim uArch: Shader 60 bind to kernel 1 '_Z14splitSort_nvmqiiPjS_S_'
GPGPU-Sim uArch: Shader 61 bind to kernel 1 '_Z14splitSort_nvmqiiPjS_S_'
GPGPU-Sim uArch: Shader 62 bind to kernel 1 '_Z14splitSort_nvmqiiPjS_S_'
GPGPU-Sim uArch: Shader 63 bind to kernel 1 '_Z14splitSort_nvmqiiPjS_S_'
GPGPU-Sim uArch: Shader 64 bind to kernel 1 '_Z14splitSort_nvmqiiPjS_S_'
GPGPU-Sim uArch: Shader 65 bind to kernel 1 '_Z14splitSort_nvmqiiPjS_S_'
GPGPU-Sim uArch: Shader 66 bind to kernel 1 '_Z14splitSort_nvmqiiPjS_S_'
GPGPU-Sim uArch: Shader 67 bind to kernel 1 '_Z14splitSort_nvmqiiPjS_S_'
GPGPU-Sim uArch: Shader 68 bind to kernel 1 '_Z14splitSort_nvmqiiPjS_S_'
GPGPU-Sim uArch: Shader 69 bind to kernel 1 '_Z14splitSort_nvmqiiPjS_S_'
GPGPU-Sim uArch: Shader 70 bind to kernel 1 '_Z14splitSort_nvmqiiPjS_S_'
GPGPU-Sim uArch: Shader 71 bind to kernel 1 '_Z14splitSort_nvmqiiPjS_S_'
GPGPU-Sim uArch: Shader 72 bind to kernel 1 '_Z14splitSort_nvmqiiPjS_S_'
GPGPU-Sim uArch: Shader 73 bind to kernel 1 '_Z14splitSort_nvmqiiPjS_S_'
GPGPU-Sim uArch: Shader 74 bind to kernel 1 '_Z14splitSort_nvmqiiPjS_S_'
GPGPU-Sim uArch: Shader 75 bind to kernel 1 '_Z14splitSort_nvmqiiPjS_S_'
GPGPU-Sim uArch: Shader 76 bind to kernel 1 '_Z14splitSort_nvmqiiPjS_S_'
GPGPU-Sim uArch: Shader 77 bind to kernel 1 '_Z14splitSort_nvmqiiPjS_S_'
GPGPU-Sim uArch: Shader 78 bind to kernel 1 '_Z14splitSort_nvmqiiPjS_S_'
GPGPU-Sim uArch: Shader 79 bind to kernel 1 '_Z14splitSort_nvmqiiPjS_S_'
Destroy streams for kernel 1: size 0
kernel_name = _Z14splitSort_nvmqiiPjS_S_ 
kernel_launch_uid = 1 
gpu_sim_cycle = 369579
gpu_sim_insn = 981909686
gpu_ipc =    2656.8330
gpu_tot_sim_cycle = 369579
gpu_tot_sim_insn = 981909686
gpu_tot_ipc =    2656.8330
gpu_tot_issued_cta = 2594
gpu_occupancy = 59.3663% 
gpu_tot_occupancy = 59.3663% 
max_total_param_size = 0
gpu_stall_dramfull = 4984
gpu_stall_icnt2sh    = 0
partiton_level_parallism =      17.6850
partiton_level_parallism_total  =      17.6850
partiton_level_parallism_util =      21.2739
partiton_level_parallism_util_total  =      21.2739
L2_BW  =     640.6228 GB/Sec
L2_BW_total  =     640.6228 GB/Sec
gpu_total_sim_rate=260453
############## bottleneck_stats #############
cycles: core 369579, icnt 369579, l2 369579, dram 277510
gpu_ipc	2656.833
gpu_tot_issued_cta = 2594, average cycles = 142
n_dram_writes	 0, n_dram_reads	 0
n_GLOBAL_ACC_R	 663978 
n_LOCAL_ACC_R	 0 
n_CONST_ACC_R	 0 
n_TEXTURE_ACC_R	 0 
n_GLOBAL_ACC_W	 0 
n_LOCAL_ACC_W	 0 
n_L1_WRBK_ACC	 0 
n_L2_WRBK_ACC	 408365 
n_L1_WR_ALLOC_R	 0 
n_L2_WR_ALLOC_R	 0 

n_sm	 80, n_schedulers	 4
scheduler util	0.282	80
L1D data util	0.452	80	0.461	2
L1D tag util	0.136	80	0.142	53
L2 data util	0.362	64	0.372	59
L2 tag util	0.276	64	0.286	49
n_l2_access	 6536560
icnt s2m util	0.000	0	0.000	49	flits per packet: -nan
icnt m2s util	0.000	0	0.000	49	flits per packet: -nan
sum=0
n_mem	 32
dram util	0.196	32	0.200	24

latency_l1_hit:	12394300, num_l1_reqs:	25066
L1 hit latency:	494
latency_l2_hit:	-333268613, num_l2_reqs:	5645526
L2 hit latency:	701
latency_dram:	1086345588, num_dram_reqs:	865426
DRAM latency:	1255

n_reg	65536, n_smem	98304, n_thread	2048, n_tb	32
reg file	0.859
smem size	0.228
thread slot	0.625
TB slot    	0.156
L1I tag util	0.630	80	0.641	0

n_mem_pipe	1, n_sp_pipe	4, n_sfu_pipe	4
mem pipe util	0.151	80	0.153	0
sp pipe util	0.000	0	0.000	0
sfu pipe util	0.000	0	0.000	0
ldst mem cycle	0.107	80	0.109	0

smem port	0.636	80

n_reg_bank	16
reg port	0.149	16	0.238	3
L1D tag util	0.136	80	0.142	53
L1D fill util	0.022	80	0.023	0
n_l1d_mshr	4096
L1D mshr util	0.008	80
n_l1d_missq	16
L1D missq util	0.032	80
L1D hit rate	0.006
L1D miss rate	0.832
L1D rsfail rate	0.161
L2 tag util	0.276	64	0.286	49
L2 fill util	0.028	64	0.028	1
n_l2_mshr	192
n_l2_missq	32
L2 mshr util	0.085	64	0.087	7
L2 missq util	0.002	64	0.002	25
L2 hit rate	0.868
L2 miss rate	0.132
L2 rsfail rate	0.000

dram activity	0.411	32	0.422	7

load trans eff	0.250
load trans sz	32.000
load_useful_bytes 5311824, load_transaction_bytes 21247296, icnt_m2s_bytes 0
n_gmem_load_insns 41500, n_gmem_load_accesses 663978
n_smem_access_insn 3937719, n_smem_accesses 18796160

tmp_counter/12	0.278

run 0.049, fetch 0.001, sync 0.574, control 0.004, data 0.357, struct 0.015
############ end_bottleneck_stats #############

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 42768, Miss = 42384, Miss_rate = 0.991, Pending_hits = 0, Reservation_fails = 7038
	L1D_cache_core[1]: Access = 42768, Miss = 42384, Miss_rate = 0.991, Pending_hits = 0, Reservation_fails = 7183
	L1D_cache_core[2]: Access = 42768, Miss = 42512, Miss_rate = 0.994, Pending_hits = 0, Reservation_fails = 4649
	L1D_cache_core[3]: Access = 42768, Miss = 42512, Miss_rate = 0.994, Pending_hits = 0, Reservation_fails = 5285
	L1D_cache_core[4]: Access = 42768, Miss = 42384, Miss_rate = 0.991, Pending_hits = 0, Reservation_fails = 7684
	L1D_cache_core[5]: Access = 42768, Miss = 42512, Miss_rate = 0.994, Pending_hits = 0, Reservation_fails = 6857
	L1D_cache_core[6]: Access = 42768, Miss = 42512, Miss_rate = 0.994, Pending_hits = 0, Reservation_fails = 5794
	L1D_cache_core[7]: Access = 42768, Miss = 42512, Miss_rate = 0.994, Pending_hits = 0, Reservation_fails = 5030
	L1D_cache_core[8]: Access = 42768, Miss = 42512, Miss_rate = 0.994, Pending_hits = 0, Reservation_fails = 6070
	L1D_cache_core[9]: Access = 41472, Miss = 41216, Miss_rate = 0.994, Pending_hits = 0, Reservation_fails = 7346
	L1D_cache_core[10]: Access = 42768, Miss = 42384, Miss_rate = 0.991, Pending_hits = 0, Reservation_fails = 7036
	L1D_cache_core[11]: Access = 42768, Miss = 42395, Miss_rate = 0.991, Pending_hits = 0, Reservation_fails = 6752
	L1D_cache_core[12]: Access = 42768, Miss = 42381, Miss_rate = 0.991, Pending_hits = 0, Reservation_fails = 7673
	L1D_cache_core[13]: Access = 41472, Miss = 41216, Miss_rate = 0.994, Pending_hits = 0, Reservation_fails = 7662
	L1D_cache_core[14]: Access = 42768, Miss = 42512, Miss_rate = 0.994, Pending_hits = 0, Reservation_fails = 6308
	L1D_cache_core[15]: Access = 41472, Miss = 41088, Miss_rate = 0.991, Pending_hits = 0, Reservation_fails = 6867
	L1D_cache_core[16]: Access = 42768, Miss = 42512, Miss_rate = 0.994, Pending_hits = 0, Reservation_fails = 6257
	L1D_cache_core[17]: Access = 42768, Miss = 42512, Miss_rate = 0.994, Pending_hits = 0, Reservation_fails = 7432
	L1D_cache_core[18]: Access = 41472, Miss = 41216, Miss_rate = 0.994, Pending_hits = 0, Reservation_fails = 6314
	L1D_cache_core[19]: Access = 42768, Miss = 42384, Miss_rate = 0.991, Pending_hits = 0, Reservation_fails = 7120
	L1D_cache_core[20]: Access = 41472, Miss = 41199, Miss_rate = 0.993, Pending_hits = 0, Reservation_fails = 7158
	L1D_cache_core[21]: Access = 41472, Miss = 41088, Miss_rate = 0.991, Pending_hits = 0, Reservation_fails = 8066
	L1D_cache_core[22]: Access = 42768, Miss = 42384, Miss_rate = 0.991, Pending_hits = 0, Reservation_fails = 7191
	L1D_cache_core[23]: Access = 42768, Miss = 42384, Miss_rate = 0.991, Pending_hits = 0, Reservation_fails = 6952
	L1D_cache_core[24]: Access = 42768, Miss = 42371, Miss_rate = 0.991, Pending_hits = 0, Reservation_fails = 8161
	L1D_cache_core[25]: Access = 42768, Miss = 42512, Miss_rate = 0.994, Pending_hits = 0, Reservation_fails = 7114
	L1D_cache_core[26]: Access = 42768, Miss = 42384, Miss_rate = 0.991, Pending_hits = 0, Reservation_fails = 7294
	L1D_cache_core[27]: Access = 42768, Miss = 42512, Miss_rate = 0.994, Pending_hits = 0, Reservation_fails = 6379
	L1D_cache_core[28]: Access = 42768, Miss = 42384, Miss_rate = 0.991, Pending_hits = 0, Reservation_fails = 7727
	L1D_cache_core[29]: Access = 41472, Miss = 41088, Miss_rate = 0.991, Pending_hits = 0, Reservation_fails = 7269
	L1D_cache_core[30]: Access = 42338, Miss = 42082, Miss_rate = 0.994, Pending_hits = 0, Reservation_fails = 6379
	L1D_cache_core[31]: Access = 42768, Miss = 42512, Miss_rate = 0.994, Pending_hits = 0, Reservation_fails = 6095
	L1D_cache_core[32]: Access = 41472, Miss = 41088, Miss_rate = 0.991, Pending_hits = 0, Reservation_fails = 8735
	L1D_cache_core[33]: Access = 41472, Miss = 41088, Miss_rate = 0.991, Pending_hits = 0, Reservation_fails = 9127
	L1D_cache_core[34]: Access = 41472, Miss = 41216, Miss_rate = 0.994, Pending_hits = 0, Reservation_fails = 6538
	L1D_cache_core[35]: Access = 42768, Miss = 42512, Miss_rate = 0.994, Pending_hits = 0, Reservation_fails = 7497
	L1D_cache_core[36]: Access = 42768, Miss = 42384, Miss_rate = 0.991, Pending_hits = 0, Reservation_fails = 8174
	L1D_cache_core[37]: Access = 41472, Miss = 41198, Miss_rate = 0.993, Pending_hits = 0, Reservation_fails = 8450
	L1D_cache_core[38]: Access = 42768, Miss = 42512, Miss_rate = 0.994, Pending_hits = 0, Reservation_fails = 6712
	L1D_cache_core[39]: Access = 41472, Miss = 41153, Miss_rate = 0.992, Pending_hits = 0, Reservation_fails = 8940
	L1D_cache_core[40]: Access = 41472, Miss = 41180, Miss_rate = 0.993, Pending_hits = 0, Reservation_fails = 7708
	L1D_cache_core[41]: Access = 41472, Miss = 41216, Miss_rate = 0.994, Pending_hits = 0, Reservation_fails = 9293
	L1D_cache_core[42]: Access = 42768, Miss = 42384, Miss_rate = 0.991, Pending_hits = 0, Reservation_fails = 7425
	L1D_cache_core[43]: Access = 41472, Miss = 41216, Miss_rate = 0.994, Pending_hits = 0, Reservation_fails = 8176
	L1D_cache_core[44]: Access = 41472, Miss = 41088, Miss_rate = 0.991, Pending_hits = 0, Reservation_fails = 7635
	L1D_cache_core[45]: Access = 42768, Miss = 42512, Miss_rate = 0.994, Pending_hits = 0, Reservation_fails = 8190
	L1D_cache_core[46]: Access = 41472, Miss = 41088, Miss_rate = 0.991, Pending_hits = 0, Reservation_fails = 9624
	L1D_cache_core[47]: Access = 42768, Miss = 42512, Miss_rate = 0.994, Pending_hits = 0, Reservation_fails = 7676
	L1D_cache_core[48]: Access = 41472, Miss = 41088, Miss_rate = 0.991, Pending_hits = 0, Reservation_fails = 9150
	L1D_cache_core[49]: Access = 41472, Miss = 41216, Miss_rate = 0.994, Pending_hits = 0, Reservation_fails = 9673
	L1D_cache_core[50]: Access = 41472, Miss = 41088, Miss_rate = 0.991, Pending_hits = 0, Reservation_fails = 9623
	L1D_cache_core[51]: Access = 41472, Miss = 41216, Miss_rate = 0.994, Pending_hits = 0, Reservation_fails = 8690
	L1D_cache_core[52]: Access = 41472, Miss = 41088, Miss_rate = 0.991, Pending_hits = 0, Reservation_fails = 10587
	L1D_cache_core[53]: Access = 41472, Miss = 41216, Miss_rate = 0.994, Pending_hits = 0, Reservation_fails = 10896
	L1D_cache_core[54]: Access = 41472, Miss = 41088, Miss_rate = 0.991, Pending_hits = 0, Reservation_fails = 9494
	L1D_cache_core[55]: Access = 41472, Miss = 41140, Miss_rate = 0.992, Pending_hits = 0, Reservation_fails = 8952
	L1D_cache_core[56]: Access = 41472, Miss = 41158, Miss_rate = 0.992, Pending_hits = 0, Reservation_fails = 9128
	L1D_cache_core[57]: Access = 41472, Miss = 41216, Miss_rate = 0.994, Pending_hits = 0, Reservation_fails = 9750
	L1D_cache_core[58]: Access = 41472, Miss = 41216, Miss_rate = 0.994, Pending_hits = 0, Reservation_fails = 9178
	L1D_cache_core[59]: Access = 41472, Miss = 41216, Miss_rate = 0.994, Pending_hits = 0, Reservation_fails = 8372
	L1D_cache_core[60]: Access = 41472, Miss = 41216, Miss_rate = 0.994, Pending_hits = 0, Reservation_fails = 8597
	L1D_cache_core[61]: Access = 41472, Miss = 41216, Miss_rate = 0.994, Pending_hits = 0, Reservation_fails = 9336
	L1D_cache_core[62]: Access = 42768, Miss = 42512, Miss_rate = 0.994, Pending_hits = 0, Reservation_fails = 9141
	L1D_cache_core[63]: Access = 41472, Miss = 41104, Miss_rate = 0.991, Pending_hits = 0, Reservation_fails = 9415
	L1D_cache_core[64]: Access = 41472, Miss = 41216, Miss_rate = 0.994, Pending_hits = 0, Reservation_fails = 9377
	L1D_cache_core[65]: Access = 41472, Miss = 41216, Miss_rate = 0.994, Pending_hits = 0, Reservation_fails = 10210
	L1D_cache_core[66]: Access = 41472, Miss = 41088, Miss_rate = 0.991, Pending_hits = 0, Reservation_fails = 9756
	L1D_cache_core[67]: Access = 41472, Miss = 41088, Miss_rate = 0.991, Pending_hits = 0, Reservation_fails = 8878
	L1D_cache_core[68]: Access = 41472, Miss = 41088, Miss_rate = 0.991, Pending_hits = 0, Reservation_fails = 8930
	L1D_cache_core[69]: Access = 41472, Miss = 41216, Miss_rate = 0.994, Pending_hits = 0, Reservation_fails = 9592
	L1D_cache_core[70]: Access = 42768, Miss = 42512, Miss_rate = 0.994, Pending_hits = 0, Reservation_fails = 8648
	L1D_cache_core[71]: Access = 41472, Miss = 41216, Miss_rate = 0.994, Pending_hits = 0, Reservation_fails = 8350
	L1D_cache_core[72]: Access = 41472, Miss = 41088, Miss_rate = 0.991, Pending_hits = 0, Reservation_fails = 9992
	L1D_cache_core[73]: Access = 41472, Miss = 41088, Miss_rate = 0.991, Pending_hits = 0, Reservation_fails = 9637
	L1D_cache_core[74]: Access = 42768, Miss = 42384, Miss_rate = 0.991, Pending_hits = 0, Reservation_fails = 9501
	L1D_cache_core[75]: Access = 41472, Miss = 41216, Miss_rate = 0.994, Pending_hits = 0, Reservation_fails = 7993
	L1D_cache_core[76]: Access = 41472, Miss = 41111, Miss_rate = 0.991, Pending_hits = 0, Reservation_fails = 8975
	L1D_cache_core[77]: Access = 41472, Miss = 41088, Miss_rate = 0.991, Pending_hits = 0, Reservation_fails = 10118
	L1D_cache_core[78]: Access = 41472, Miss = 41216, Miss_rate = 0.994, Pending_hits = 0, Reservation_fails = 9470
	L1D_cache_core[79]: Access = 41472, Miss = 41216, Miss_rate = 0.994, Pending_hits = 0, Reservation_fails = 9101
	L1D_total_cache_accesses = 3361394
	L1D_total_cache_misses = 3336328
	L1D_total_cache_miss_rate = 0.9925
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 646552
	L1D_cache_data_port_util = 0.001
	L1D_cache_fill_port_util = 0.023
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 663978
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 581748
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 25066
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2672350
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 64804
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 663978
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 2697416

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 581748
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 64804
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 
distro:
19824, 11886, 10598, 10598, 9310, 9310, 9310, 9310, 19824, 11886, 10598, 10598, 9310, 9310, 9310, 9310, 19824, 11886, 10598, 10598, 9310, 9310, 9310, 9310, 16992, 10188, 9084, 9084, 7980, 7980, 7980, 7980, 16992, 10188, 9084, 9084, 7980, 7980, 7980, 7980, 
gpgpu_n_tot_thrd_icount = 1068975168
gpgpu_n_tot_w_icount = 33405474
gpgpu_n_stall_shd_mem = 22581245
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 663978
gpgpu_n_mem_write_global = 5872040
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 1327956
gpgpu_n_store_insn = 11329040
gpgpu_n_shmem_insn = 114251000
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 3320320
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 14858441
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 3776124
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 2987883
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:50751018	W0_Idle:3977677	W0_Scoreboard:26967639	W1:539552	W2:477296	W3:0	W4:477296	W5:0	W6:0	W7:0	W8:477296	W9:0	W10:29	W11:0	W12:0	W13:0	W14:0	W15:0	W16:492860	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:30941145
single_issue_nums: WS0:10796228	WS1:7854632	WS2:7377307	WS3:7377307	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 5311824 {8:663978,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 133293632 {8:3174624,40:2697416,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 26559120 {40:663978,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 46976320 {8:5872040,}
maxmflatency = 8844 
max_icnt2mem_latency = 8193 
maxmrqlatency = 588 
max_icnt2sh_latency = 769 
averagemflatency = 773 
avg_icnt2mem_latency = 506 
avg_mrq_latency = 39 
avg_icnt2sh_latency = 45 
mrq_lat_table:124908 	94965 	69992 	106362 	165406 	288665 	174235 	45935 	1872 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	542904 	1544003 	3149212 	1209166 	39944 	48696 	2093 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	33462 	9340 	11751 	363551 	491335 	613425 	826224 	1372766 	2377527 	361426 	30556 	44639 	16 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	1458572 	755178 	833624 	994661 	1025672 	833195 	503965 	123380 	7771 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	48 	120 	403 	38 	8 	10 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        64        64        64        64        64        64        64        64        64        64        64        64        92        64        64        64 
dram[1]:        64        64        64        64        64        64        64        64        64        64        64        64       100        64        64        64 
dram[2]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[3]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[4]:        64        64        64        64        64        64        64        72        64        64        64        64        64        64        64        64 
dram[5]:        64        64        64        64        64        64        64        72        64        64        64        64        64        64        64        64 
dram[6]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[7]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[8]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[9]:        64        64        64        64        64        64        64        64        64        64        64        64        64       100        64        64 
dram[10]:        64        64        64        64        64        64        64        64        64        64        64        64        64       103        64        64 
dram[11]:        64        64        64        64        64        64        64        64        64        64        64        64        64       100        64        64 
dram[12]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[13]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[14]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[15]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[16]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[17]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        77        64 
dram[18]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64       109        64 
dram[19]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[20]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[21]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[22]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[23]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[24]:        64        64        64        72        64        64        64        64        64        64        64        64       100        64        64        64 
dram[25]:        64        64        64        72        64        64        64        64        64        64        64        64       102        64        64        64 
dram[26]:        64        64        64        64        64        64        64        64        64        64        64        64        99        64        64        87 
dram[27]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        83 
dram[28]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[29]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[30]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[31]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
maximum service time to same row:
dram[0]:     36267     35598     36101     37182     37123     37775     38679     38809     41260     39834     30849     32415     31835     31286     33652     33837 
dram[1]:     36210     35578     36095     37304     37390     39129     39234     39621     41605     40697     30841     31969     31688     31458     30121     34114 
dram[2]:     36177     35474     36293     34689     37268     39177     38947     39489     41639     40800     30862     32036     31641     31588     35457     34414 
dram[3]:     36305     35395     36279     34697     37288     35808     38982     39857     41679     40921     30957     32139     31890     31599     35727     31257 
dram[4]:     36848     35981     36443     34902     37008     35741     41072     41822     40549     41762     31279     32269     31862     31426     36296     33154 
dram[5]:     36911     35980     36453     34893     36872     36068     41380     41913     40613     40811     31266     32224     31859     31425     33897     36162 
dram[6]:     35912     35651     36193     34504     36837     36145     40265     40495     41118     41072     30994     32122     31803     31591     30853     35542 
dram[7]:     36013     35835     36247     34545     36933     35802     40373     40636     41217     41166     31018     32146     31804     31589     33631     35527 
dram[8]:     36282     35698     36194     34756     36899     35794     39209     39838     40652     40948     31114     32254     29972     31471     33549     34619 
dram[9]:     36406     35692     36130     37275     38587     39191     39151     38331     40888     40584     31015     31936     31560     31260     34839     33940 
dram[10]:     36457     35663     36302     34580     38656     39270     39196     38412     40985     40616     31090     31967     31531     31366     33313     30278 
dram[11]:     36454     35790     36297     34583     37741     37055     39294     39038     41118     41007     31103     32015     31464     31433     33310     34537 
dram[12]:     47164     46753     48609     48718     39011     40603     39509     40056     39986     39588     41618     40290     43555     42913     33009     38965 
dram[13]:     35254     36155     36294     36520     37701     36683     38909     37598     39916     39348     31767     31984     32087     32502     35016     36313 
dram[14]:     35767     36039     35689     36588     37811     36881     37481     37027     40900     39512     31719     31711     32567     32422     35478     30166 
dram[15]:     35874     36018     35545     36533     38105     36576     37576     37091     40995     39550     31797     31659     32385     32345     35420     33582 
dram[16]:     35732     36009     35509     36691     37897     36549     37692     37009     40113     39165     31488     31699     32448     29690     34035     35000 
dram[17]:     35790     36340     35567     36700     37117     36273     38093     37975     40651     39459     30872     32224     32155     32341     33580     34999 
dram[18]:     33332     36121     35720     36593     36944     36223     38008     37877     40637     39876     30921     32206     32122     32786     30549     35008 
dram[19]:     33438     36149     35829     36601     36245     35944     38471     37872     40737     39954     31254     32519     32229     33338     33491     35762 
dram[20]:     33810     36314     35698     36921     36137     35902     40321     41387     41180     39829     30876     31614     32079     33026     34851     30838 
dram[21]:     36684     36188     35598     36920     36148     35748     40131     40322     40609     39802     30853     31608     32035     33042     35610     32222 
dram[22]:     36679     36345     35935     36639     36064     35820     39897     40643     40933     39698     31408     32127     32115     33098     34060     35334 
dram[23]:     36682     36240     35870     36635     36038     35853     39978     40555     40937     39692     31448     32173     32146     30493     32858     35682 
dram[24]:     36577     36154     35822     36710     35999     35753     38427     39936     40929     39801     30938     31663     32338     33095     33377     35566 
dram[25]:     36560     36133     35557     36675     39402     39788     37360     39271     39312     39663     30717     31590     32004     32444     29993     34658 
dram[26]:     36171     35997     35485     36818     39133     39651     38617     39404     39638     39891     30590     31704     32045     32600     34483     34928 
dram[27]:     36065     36179     35539     36819     37835     37172     38653     39887     40094     39909     30747     31901     32119     32660     33469     30740 
dram[28]:     47355     48433     48343     40165     39779     41394     39686     41219     39942     40877     40668     40429     41974     43223     42609     33674 
dram[29]:     35395     36469     37511     34792     37124     36220     38511     40843     39788     41209     32538     30540     31673     32016     29804     36050 
dram[30]:     35839     36561     37191     35318     37409     36293     38894     38342     40485     41233     32518     30933     31413     31884     33369     36233 
dram[31]:     35707     36568     37134     37096     37919     37159     38876     38174     40646     41341     32459     30784     29865     31742     33236     34863 
average row accesses per activate:
dram[0]: 18.814816 18.472727 17.824562 18.306307 16.126984 17.367521 15.051852 15.278195 16.682926 17.327730 15.092198 16.558140 16.433823 15.114865 13.286487 10.871111 
dram[1]: 17.669565 20.525253 18.142857 18.306307 16.933332 17.824562 17.075630 16.000000 15.274074 16.220472 15.532846 14.731034 15.400000 18.504131 10.650862 10.915556 
dram[2]: 18.814816 18.814816 18.642202 18.306307 15.875000 17.517241 16.387096 16.256001 15.161765 16.612904 16.121212 15.257143 17.106871 14.717105 12.009804 11.855072 
dram[3]: 17.824562 18.642202 17.075630 17.367521 15.875000 15.751938 15.875000 16.256001 15.861539 16.747967 14.985915 15.257143 15.108109 14.006250 11.985436 12.875000 
dram[4]: 16.126984 18.814816 16.655737 16.256001 15.511451 16.256001 15.051852 14.890511 15.621212 17.758621 14.476191 13.024390 15.636364 14.893333 12.128713 13.943182 
dram[5]: 18.142857 18.642202 16.520325 16.793388 15.393939 16.126984 15.751938 14.366198 15.274074 18.230089 14.881119 13.267080 14.827814 16.842106 10.409283 11.966020 
dram[6]: 17.220339 19.352381 16.933332 17.824562 16.256001 16.655737 16.520325 15.051852 15.846154 16.480000 15.647058 13.518988 15.448276 14.581699 13.122994 11.893204 
dram[7]: 17.517241 19.538462 15.751938 17.669565 16.520325 16.520325 15.751938 15.630769 16.612904 16.349207 14.985915 14.240000 15.802817 14.814569 12.656410 12.545918 
dram[8]: 16.387096 19.169811 16.520325 17.824562 17.669565 16.933332 14.618705 15.051852 15.968992 17.166666 15.532846 14.530612 15.244898 15.683099 12.520409 13.500000 
dram[9]: 17.367521 19.169811 18.142857 16.520325 15.875000 16.793388 16.387096 16.256001 15.606061 16.885246 16.496124 15.148936 14.647058 18.286884 10.489362 13.464480 
dram[10]: 18.142857 19.921568 17.669565 16.256001 16.387096 17.220339 16.126984 15.511451 16.747967 16.612904 16.000000 13.780645 13.693252 17.068703 12.093596 11.779904 
dram[11]: 17.517241 19.538462 16.000000 17.982302 15.511451 16.520325 15.393939 16.655737 17.024794 16.885246 16.121212 14.937063 13.046512 16.671642 13.112300 11.990244 
dram[12]:  8.744186  8.693642  9.960265  9.115151  8.545455  8.497175  9.400000  8.643678  7.826530  8.417583  9.263158  8.195876  8.323383  8.067307  8.602678  8.369565 
dram[13]: 17.982302 18.306307 17.220339 17.075630 17.075630 16.520325 16.000000 15.511451 17.474577 16.349207 15.984962 15.591241 14.717105 16.641790 12.751295 11.765551 
dram[14]: 18.472727 17.517241 16.793388 15.511451 16.655737 15.875000 14.941176 15.751938 17.183332 16.747967 16.229008 15.822222 15.101352 15.210884 13.101064 11.551887 
dram[15]: 19.921568 17.982302 17.669565 16.655737 16.793388 17.517241 15.393939 16.126984 18.070175 17.024794 16.480619 15.366906 15.006711 15.128378 11.136364 12.615385 
dram[16]: 18.142857 17.824562 17.517241 16.520325 16.793388 17.367521 16.387096 15.393939 17.758621 16.885246 15.632353 15.478261 16.426470 15.664335 13.047873 12.137931 
dram[17]: 18.990654 17.220339 17.367521 16.933332 16.000000 17.982302 16.000000 16.793388 15.621212 16.365080 16.625000 16.305344 15.238095 15.190476 13.209678 11.917476 
dram[18]: 18.642202 17.220339 17.517241 17.367521 16.793388 16.933332 15.875000 16.655737 15.984496 16.764227 17.586777 16.430769 15.671329 14.657895 14.426901 10.814978 
dram[19]: 18.306307 17.367521 17.075630 15.875000 17.517241 16.387096 15.278195 15.875000 16.236221 16.764227 17.882353 16.060150 14.710526 14.697369 13.483517 12.973545 
dram[20]: 15.393939 16.126984 18.142857 15.630769 16.387096 17.075630 15.393939 15.278195 15.984496 16.901640 16.755905 15.591241 15.349315 14.834437 12.484694 12.615385 
dram[21]: 17.220339 15.751938 17.517241 16.793388 17.517241 17.517241 16.655737 14.832117 15.503759 17.041323 15.880597 14.937063 14.314102 15.244898 11.273973 12.941799 
dram[22]: 17.220339 16.793388 17.220339 15.511451 18.472727 17.517241 15.630769 15.278195 16.236221 16.764227 17.300814 15.042253 14.581699 14.594771 11.846889 11.451162 
dram[23]: 17.517241 15.630769 18.472727 16.520325 17.669565 18.814816 15.875000 15.051852 15.984496 17.041323 17.024000 15.148936 13.309524 14.130435 13.622222 11.807693 
dram[24]: 17.824562 16.520325 18.142857 15.937500 17.517241 17.367521 15.875000 15.051852 16.496000 17.775862 15.092198 16.305344 15.534722 14.484076 13.391304 11.251142 
dram[25]: 18.472727 16.520325 16.793388 17.586206 17.669565 18.306307 16.655737 16.126984 18.247787 15.861539 16.755905 15.822222 18.178862 15.634482 11.490654 12.670103 
dram[26]: 18.814816 16.387096 17.982302 17.517241 17.075630 17.824562 17.142857 16.256001 16.764227 16.236221 16.121212 15.366906 15.328767 12.994286 10.398305 14.005682 
dram[27]: 18.472727 17.367521 17.824562 16.520325 17.517241 17.367521 16.451612 15.751938 16.901640 16.496000 17.137096 15.042253 13.851851 13.138728 12.654639 13.268817 
dram[28]:  8.693642  8.173913  9.830066  9.830066  8.449438  8.402235  9.579618  8.744186  8.159575  8.617977  9.372781  8.391535  9.021505  8.615000  7.869919  9.524753 
dram[29]: 18.142857 16.520325 18.142857 17.517241 17.367521 16.655737 15.278195 15.393939 16.236221 16.236221 15.591241 15.366906 17.507812 14.837663 12.029268 12.910995 
dram[30]: 18.472727 16.520325 17.982302 18.142857 16.655737 16.520325 15.278195 15.393939 16.901640 15.388060 15.591241 15.478261 16.086330 15.283784 13.505494 12.525510 
dram[31]: 18.306307 18.142857 16.655737 17.220339 16.520325 16.126984 15.751938 15.051852 16.496000 16.101562 17.652893 16.305344 15.356164 13.568862 12.053658 12.925926 
average row locality = 1072343/71382 = 15.022596
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      1280      1280      1280      1280      1280      1280      1280      1280      1296      1304      1344      1344      1328      1328      1280      1280 
dram[1]:      1280      1280      1280      1280      1280      1280      1280      1280      1304      1304      1344      1344      1328      1328      1280      1280 
dram[2]:      1280      1280      1280      1280      1280      1280      1280      1280      1304      1304      1344      1344      1328      1328      1280      1280 
dram[3]:      1280      1280      1280      1280      1280      1280      1280      1280      1304      1304      1344      1344      1328      1328      1280      1280 
dram[4]:      1280      1280      1280      1280      1280      1280      1280      1280      1304      1304      1344      1344      1328      1328      1280      1280 
dram[5]:      1280      1280      1280      1280      1280      1280      1280      1280      1304      1304      1344      1344      1328      1328      1280      1280 
dram[6]:      1280      1280      1280      1280      1280      1280      1280      1280      1304      1304      1344      1344      1328      1328      1280      1280 
dram[7]:      1280      1280      1280      1280      1280      1280      1280      1280      1304      1304      1344      1344      1328      1328      1280      1280 
dram[8]:      1280      1280      1280      1280      1280      1280      1280      1280      1304      1304      1344      1344      1328      1328      1280      1280 
dram[9]:      1280      1280      1280      1280      1280      1280      1280      1280      1304      1304      1344      1344      1328      1328      1280      1280 
dram[10]:      1280      1280      1280      1280      1280      1280      1280      1280      1304      1304      1344      1344      1328      1328      1280      1280 
dram[11]:      1280      1280      1280      1280      1280      1280      1280      1280      1304      1304      1344      1344      1328      1328      1280      1280 
dram[12]:      1280      1280      1280      1280      1280      1280      1280      1280      1304      1304      1344      1344      1328      1328      1280      1280 
dram[13]:      1280      1280      1280      1280      1280      1280      1280      1280      1304      1304      1344      1344      1328      1328      1280      1280 
dram[14]:      1280      1280      1280      1280      1280      1280      1280      1280      1304      1304      1344      1344      1328      1328      1280      1280 
dram[15]:      1280      1280      1280      1280      1280      1280      1280      1280      1304      1304      1344      1344      1328      1328      1280      1280 
dram[16]:      1280      1280      1280      1280      1280      1280      1280      1280      1304      1304      1344      1344      1328      1328      1280      1280 
dram[17]:      1280      1280      1280      1280      1280      1280      1280      1280      1304      1304      1344      1344      1328      1328      1280      1280 
dram[18]:      1280      1280      1280      1280      1280      1280      1280      1280      1304      1304      1344      1344      1328      1328      1280      1280 
dram[19]:      1280      1280      1280      1280      1280      1280      1280      1280      1304      1304      1344      1344      1328      1328      1280      1280 
dram[20]:      1280      1280      1280      1280      1280      1280      1280      1280      1304      1304      1344      1344      1328      1328      1280      1280 
dram[21]:      1280      1280      1280      1280      1280      1280      1280      1280      1304      1304      1344      1344      1328      1328      1280      1280 
dram[22]:      1280      1280      1280      1280      1280      1280      1280      1280      1304      1304      1344      1344      1328      1325      1280      1280 
dram[23]:      1280      1280      1280      1280      1280      1280      1280      1280      1304      1304      1344      1344      1328      1320      1280      1280 
dram[24]:      1280      1280      1280      1280      1280      1280      1280      1280      1304      1304      1344      1344      1328      1320      1280      1280 
dram[25]:      1280      1280      1280      1280      1280      1280      1280      1280      1304      1304      1344      1344      1328      1320      1280      1280 
dram[26]:      1280      1280      1280      1280      1280      1280      1280      1280      1304      1304      1344      1344      1328      1320      1280      1280 
dram[27]:      1280      1280      1280      1280      1280      1280      1280      1280      1304      1304      1341      1344      1328      1320      1280      1280 
dram[28]:      1280      1280      1280      1280      1280      1280      1280      1280      1304      1304      1344      1344      1328      1320      1280      1280 
dram[29]:      1280      1280      1280      1280      1280      1280      1280      1280      1304      1304      1344      1344      1328      1320      1280      1280 
dram[30]:      1280      1280      1280      1280      1280      1280      1280      1280      1304      1304      1344      1344      1328      1320      1280      1280 
dram[31]:      1280      1280      1280      1280      1280      1280      1280      1280      1304      1304      1344      1344      1328      1320      1280      1280 
total dram reads = 663978
bank skew: 1344/1280 = 1.05
chip skew: 20752/20741 = 1.00
number of total write accesses:
dram[0]:      2048      2048      2048      2048      2048      2048      2048      2048      2064      2072      2152      2172      2312      2317      2579      2609 
dram[1]:      2048      2048      2048      2048      2048      2048      2048      2048      2072      2064      2152      2172      2303      2319      2607      2584 
dram[2]:      2048      2048      2048      2048      2048      2048      2048      2048      2072      2064      2152      2172      2321      2320      2610      2597 
dram[3]:      2048      2048      2048      2048      2048      2048      2048      2048      2072      2064      2152      2172      2306      2323      2590      2602 
dram[4]:      2048      2048      2048      2048      2048      2048      2048      2068      2072      2064      2152      2172      2321      2303      2599      2630 
dram[5]:      2048      2048      2048      2048      2048      2048      2048      2068      2072      2064      2152      2172      2316      2312      2600      2589 
dram[6]:      2048      2048      2048      2048      2048      2048      2048      2048      2064      2064      2152      2172      2314      2303      2601      2604 
dram[7]:      2048      2048      2048      2048      2048      2048      2048      2048      2064      2064      2152      2172      2325      2310      2598      2601 
dram[8]:      2048      2048      2048      2048      2048      2048      2048      2048      2064      2064      2152      2172      2327      2296      2593      2590 
dram[9]:      2048      2048      2048      2048      2048      2048      2048      2048      2064      2064      2152      2172      2332      2304      2616      2619 
dram[10]:      2048      2048      2048      2048      2048      2048      2048      2048      2064      2064      2152      2172      2320      2311      2593      2574 
dram[11]:      2048      2048      2048      2048      2048      2048      2048      2048      2064      2064      2152      2172      2321      2307      2595      2618 
dram[12]:       896       896       896       896       896       896       896       896       920       912       960       984      1109      1090      1419      1444 
dram[13]:      2048      2048      2048      2048      2048      2048      2048      2048      2072      2064      2144      2172      2316      2295      2620      2594 
dram[14]:      2048      2048      2048      2048      2048      2048      2048      2048      2072      2064      2144      2172      2309      2307      2582      2586 
dram[15]:      2048      2048      2048      2048      2048      2048      2048      2048      2064      2064      2144      2172      2324      2313      2596      2602 
dram[16]:      2048      2048      2048      2048      2048      2048      2048      2048      2064      2064      2144      2172      2303      2323      2591      2587 
dram[17]:      2048      2048      2048      2048      2048      2048      2048      2048      2072      2072      2152      2172      2339      2304      2594      2615 
dram[18]:      2048      2048      2048      2048      2048      2048      2048      2048      2072      2072      2152      2172      2323      2291      2589      2580 
dram[19]:      2048      2048      2048      2048      2048      2048      2048      2048      2072      2072      2152      2172      2304      2301      2603      2616 
dram[20]:      2048      2048      2048      2048      2048      2048      2048      2048      2072      2072      2152      2172      2311      2321      2554      2576 
dram[21]:      2048      2048      2048      2048      2048      2048      2048      2048      2072      2072      2152      2172      2307      2316      2623      2578 
dram[22]:      2048      2048      2048      2048      2048      2048      2048      2048      2072      2072      2152      2172      2295      2311      2646      2587 
dram[23]:      2048      2048      2048      2048      2048      2048      2048      2048      2072      2072      2152      2172      2305      2374      2585      2613 
dram[24]:      2048      2048      2048      2074      2048      2048      2048      2048      2072      2072      2152      2172      2303      2375      2612      2607 
dram[25]:      2048      2048      2048      2074      2048      2048      2048      2048      2072      2072      2152      2172      2311      2360      2593      2581 
dram[26]:      2048      2048      2048      2048      2048      2048      2068      2048      2072      2072      2152      2172      2307      2359      2603      2615 
dram[27]:      2048      2048      2048      2048      2048      2048      2068      2048      2072      2072      2152      2172      2313      2354      2593      2577 
dram[28]:       896       896       896       896       896       896       896       896       920       920       960       968      1097      1169      1453      1481 
dram[29]:      2048      2048      2048      2048      2048      2048      2048      2048      2072      2072      2172      2172      2323      2380      2598      2597 
dram[30]:      2048      2048      2048      2048      2048      2048      2048      2048      2072      2072      2172      2172      2310      2370      2619      2594 
dram[31]:      2048      2048      2048      2048      2048      2048      2048      2048      2072      2068      2172      2172      2328      2350      2604      2577 
total dram writes = 1072729
bank skew: 2646/896 = 2.95
chip skew: 34775/16006 = 2.17
average mf latency per bank:
dram[0]:       2870      2860      2872      2990      2705      2821      2754      2855      2721      2720      2639      2643      2918      2883      3543      3769
dram[1]:       2817      2805      2799      2942      2710      2825      2751      2798      2733      2744      2655      2677      2918      2865      3294      3611
dram[2]:       2854      2809      2780      2913      2695      2811      2723      2804      2694      2756      2626      2731      2843      2911      3534      3606
dram[3]:       2875      2804      2809      2892      2731      2740      2725      2753      2692      2687      2652      2704      2811      2948      3498      3475
dram[4]:       2929      2888      2857      2971      2740      2860      2799      2859      2807      2788      2689      2760      2964      2941      3768      3564
dram[5]:       2939      2905      2885      2965      2763      2866      2770      2772      2745      2680      2697      2719      2978      2901      3593      3521
dram[6]:       2953      2868      2878      2974      2757      2825      2779      2846      2780      2704      2736      2719      3043      2918      3607      3705
dram[7]:       2889      2867      2848      2951      2799      2812      2877      2899      2851      2752      2723      2750      2942      2927      3469      3692
dram[8]:       2930      2817      2910      2983      2804      2838      2833      2790      2761      2687      2694      2693      2974      2929      3545      3548
dram[9]:       2975      2902      2917      2997      2762      2771      2741      2801      2733      2805      2706      2732      2981      2975      3647      3588
dram[10]:       2993      2890      2931      3015      2745      2870      2753      2907      2776      2763      2714      2731      3018      2915      3650      3431
dram[11]:       2970      2911      2895      2986      2745      2812      2740      2877      2721      2803      2707      2736      3049      2901      3614      3635
dram[12]:       2068      2071      2011      2026      1969      1941      1975      2020      1891      1928      1853      1846      2264      2134      3015      3294
dram[13]:       2887      2915      2899      2898      2875      2839      2858      2865      2684      2829      2708      2766      2945      2998      3534      3733
dram[14]:       2839      2887      2892      2857      2823      2816      2876      2894      2712      2782      2700      2715      2812      3011      3459      3568
dram[15]:       2836      2857      2911      2867      2794      2809      2787      2892      2634      2801      2661      2673      2842      2938      3639      3575
dram[16]:       2805      2884      2865      2812      2864      2763      2883      2847      2690      2788      2701      2722      2820      2917      3603      3418
dram[17]:       2705      2825      2792      2824      2828      2818      2860      2836      2700      2743      2659      2666      2853      2950      3574      3589
dram[18]:       2774      2816      2821      2885      2832      2853      2890      2865      2762      2744      2733      2641      2858      2922      3357      3560
dram[19]:       2810      2818      2853      2814      2809      2776      2864      2827      2685      2734      2705      2663      2860      2969      3543      3615
dram[20]:       2942      2929      2992      2914      2913      2866      2894      2797      2648      2729      2675      2720      2851      2982      3609      3566
dram[21]:       2925      2924      3009      2894      2900      2856      2853      2801      2735      2752      2813      2728      2946      3002      3794      3607
dram[22]:       3048      2953      3002      2897      2889      2889      2929      2889      2773      2807      2716      2744      2909      2968      3739      3597
dram[23]:       2830      2857      2903      2907      2892      2922      2944      2870      2733      2736      2741      2682      2946      3041      3630      3639
dram[24]:       2872      2868      2900      2875      2875      2872      2852      2828      2670      2752      2760      2695      2945      3084      3626      3649
dram[25]:       2934      2902      2986      2869      2843      2795      2848      2792      2711      2739      2802      2687      2885      3156      3609      3654
dram[26]:       2973      2918      3010      2896      2946      2810      2960      2816      2721      2774      2728      2704      2876      3078      3803      3566
dram[27]:       2894      2896      2923      2901      2873      2862      2881      2885      2728      2834      2681      2743      2820      3094      3786      3444
dram[28]:       2054      2077      2083      2035      1969      1887      2008      1978      1898      1914      1858      1830      2234      2374      3354      3110
dram[29]:       2931      2943      3002      2875      2824      2752      2845      2815      2776      2808      2770      2732      2948      2941      3558      3632
dram[30]:       2878      2912      2999      2853      2886      2683      2970      2792      2834      2744      2730      2661      2988      3062      3649      3721
dram[31]:       2848      2851      2983      2795      2952      2664      2993      2775      2811      2747      2699      2643      2851      3025      3479      3549
maximum mf latency per bank:
dram[0]:       6786      7021      6822      7030      6357      7344      6891      7991      8234      8076      8273      7997      5088      4983      5876      6015
dram[1]:       5692      6593      6293      6623      7540      7552      8391      8551      8311      8384      8216      8106      5147      5195      5379      5281
dram[2]:       5608      6030      6288      6064      7529      7561      8337      8492      8294      8367      8225      8122      5546      5516      6131      5531
dram[3]:       5991      6156      6170      6192      7379      7486      8007      8116      8318      8378      8329      8280      5869      6121      6269      5683
dram[4]:       6251      7124      7636      7786      7677      7798      8103      8120      8069      8106      6572      6213      5945      6249      5908      5779
dram[5]:       6501      7150      7613      7778      7715      7828      8237      8372      8239      8263      6747      6309      5744      5892      6475      5697
dram[6]:       6377      6961      6701      7135      7435      7450      8163      8247      8166      8230      7611      7451      5793      5958      6314      5671
dram[7]:       5861      6985      6628      7051      7417      7450      8110      8154      8103      8136      7679      7540      6039      6860      4835      4871
dram[8]:       6284      7135      7935      7898      7982      8011      8343      8318      8283      8232      6736      6403      6132      7016      5224      5274
dram[9]:       7597      7511      7955      7999      8027      8140      6611      6967      6848      6947      6898      6547      5088      5024      7119      6114
dram[10]:       7618      7395      7654      7653      7335      7761      6743      7062      7143      7032      7223      6849      3832      4088      7361      6108
dram[11]:       6947      7015      7220      7275      7256      7365      7692      7802      7696      7757      7164      6967      4559      4840      6919      5845
dram[12]:       6801      6444      6792      6479      6510      6483      7770      8190      7740      8235      7368      8175      4696      4912      6752      6011
dram[13]:       7598      7538      7629      7646      5780      6336      7155      8037      7603      8278      7560      8275      4562      4829      7125      6161
dram[14]:       7507      7413      7577      7448      6076      6820      7670      8566      8137      8615      8000      8572      4564      5354      7155      6239
dram[15]:       7196      6835      7322      6855      6018      6855      7777      8611      8131      8696      8049      8614      4639      5492      6994      6151
dram[16]:       7131      6745      7245      6766      6345      6535      7611      8163      7728      8413      7706      8361      4390      4984      6959      5934
dram[17]:       5718      5887      6761      6545      8633      7784      8844      8294      8644      8470      7741      8408      4899      5099      4507      5246
dram[18]:       5611      5873      6710      6078      8557      7781      8765      8423      8604      8510      7810      8472      5006      5545      5301      5691
dram[19]:       5985      6092      6425      6178      8179      7713      8274      8486      8511      8638      7998      8520      6163      5694      5819      5796
dram[20]:       5985      6380      7428      7885      8143      7913      8268      7838      8200      7744      6487      6729      6378      5399      5908      5779
dram[21]:       6473      6466      7312      7628      8523      7775      8665      7995      8547      8002      6120      6857      5982      5277      5889      5728
dram[22]:       6387      6288      6743      6928      8509      7744      8555      7943      8523      7946      7080      7878      6055      5085      5908      5690
dram[23]:       5797      5926      6661      6851      8449      7745      8480      7905      8475      7999      7153      7996      6417      6058      4835      4871
dram[24]:       6000      6400      7610      8190      8266      8216      8423      8136      8300      7853      6436      6904      6515      6213      5224      5274
dram[25]:       7364      7154      7546      7933      7531      7886      7163      6273      7114      7037      6027      7107      5088      5024      6213      5936
dram[26]:       7373      7098      7380      7587      7054      7638      7233      6682      7248      7339      6405      7468      3964      3699      6180      5956
dram[27]:       6743      6553      6877      7128      7689      7115      8041      7196      8032      7407      6450      7470      4604      4403      5942      5798
dram[28]:       6680      6427      6668      6449      7876      6832      8091      7356      8103      7963      7786      7877      4716      4856      6127      5844
dram[29]:       7536      7203      7618      7202      6984      5964      7460      6778      7956      8120      7922      8041      4690      4921      6288      5976
dram[30]:       7445      7140      7479      7150      7049      6137      7594      7406      8332      8398      8304      8327      5258      5281      6312      5956
dram[31]:       7017      6777      7042      6791      7181      6269      7849      7517      8354      8443      8354      8366      5420      5444      6138      5934
Memory Partition 0: 
Cache L2_bank_000:

Cache L2_bank_001:

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=277510 n_nop=219270 n_act=2160 n_pre=2144 n_ref_event=0 n_req=34010 n_rd=20744 n_rd_L2_A=0 n_write=0 n_wr_bk=34661 bw_util=0.1997
n_activity=128508 dram_eff=0.4311
bk0: 1280a 266846i bk1: 1280a 266315i bk2: 1280a 266360i bk3: 1280a 266257i bk4: 1280a 266509i bk5: 1280a 266738i bk6: 1280a 266056i bk7: 1280a 266127i bk8: 1296a 265859i bk9: 1304a 266233i bk10: 1344a 265471i bk11: 1344a 265995i bk12: 1328a 265488i bk13: 1328a 265468i bk14: 1280a 264099i bk15: 1280a 261502i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.936489
Row_Buffer_Locality_read = 0.947165
Row_Buffer_Locality_write = 0.919795
Bank_Level_Parallism = 1.936588
Bank_Level_Parallism_Col = 1.795714
Bank_Level_Parallism_Ready = 1.161466
write_to_read_ratio_blp_rw_average = 0.565554
GrpLevelPara = 1.613440 

BW Util details:
bwutil = 0.199650 
total_CMD = 277510 
util_bw = 55405 
Wasted_Col = 49866 
Wasted_Row = 9801 
Idle = 162438 

BW Util Bottlenecks: 
RCDc_limit = 8131 
RCDWRc_limit = 6809 
WTRc_limit = 20169 
RTWc_limit = 13873 
CCDLc_limit = 36392 
rwq = 0 
CCDLc_limit_alone = 32366 
WTRc_limit_alone = 16713 
RTWc_limit_alone = 13303 

Commands details: 
total_CMD = 277510 
n_nop = 219270 
Read = 20744 
Write = 0 
L2_Alloc = 0 
L2_WB = 34661 
n_act = 2160 
n_pre = 2144 
n_ref = 0 
n_req = 34010 
total_req = 55405 

Dual Bus Interface Util: 
issued_total_row = 4304 
issued_total_col = 55405 
Row_Bus_Util =  0.015509 
CoL_Bus_Util = 0.199650 
Either_Row_CoL_Bus_Util = 0.209866 
Issued_on_Two_Bus_Simul_Util = 0.005294 
issued_two_Eff = 0.025223 
queue_avg = 3.513488 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.51349
Memory Partition 1: 
Cache L2_bank_002:

Cache L2_bank_003:

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=277510 n_nop=219245 n_act=2184 n_pre=2168 n_ref_event=0 n_req=34041 n_rd=20752 n_rd_L2_A=0 n_write=0 n_wr_bk=34657 bw_util=0.1997
n_activity=128523 dram_eff=0.4311
bk0: 1280a 266716i bk1: 1280a 266948i bk2: 1280a 266938i bk3: 1280a 266498i bk4: 1280a 266536i bk5: 1280a 266684i bk6: 1280a 266653i bk7: 1280a 265640i bk8: 1304a 265808i bk9: 1304a 265772i bk10: 1344a 266024i bk11: 1344a 265544i bk12: 1328a 265419i bk13: 1328a 266274i bk14: 1280a 262107i bk15: 1280a 261565i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.935842
Row_Buffer_Locality_read = 0.947427
Row_Buffer_Locality_write = 0.917752
Bank_Level_Parallism = 1.936583
Bank_Level_Parallism_Col = 1.796077
Bank_Level_Parallism_Ready = 1.171109
write_to_read_ratio_blp_rw_average = 0.573140
GrpLevelPara = 1.618154 

BW Util details:
bwutil = 0.199665 
total_CMD = 277510 
util_bw = 55409 
Wasted_Col = 49748 
Wasted_Row = 10033 
Idle = 162320 

BW Util Bottlenecks: 
RCDc_limit = 8013 
RCDWRc_limit = 6942 
WTRc_limit = 19760 
RTWc_limit = 14392 
CCDLc_limit = 36097 
rwq = 0 
CCDLc_limit_alone = 32121 
WTRc_limit_alone = 16461 
RTWc_limit_alone = 13715 

Commands details: 
total_CMD = 277510 
n_nop = 219245 
Read = 20752 
Write = 0 
L2_Alloc = 0 
L2_WB = 34657 
n_act = 2184 
n_pre = 2168 
n_ref = 0 
n_req = 34041 
total_req = 55409 

Dual Bus Interface Util: 
issued_total_row = 4352 
issued_total_col = 55409 
Row_Bus_Util =  0.015682 
CoL_Bus_Util = 0.199665 
Either_Row_CoL_Bus_Util = 0.209956 
Issued_on_Two_Bus_Simul_Util = 0.005391 
issued_two_Eff = 0.025676 
queue_avg = 3.415149 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=50 avg=3.41515
Memory Partition 2: 
Cache L2_bank_004:

Cache L2_bank_005:

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=277510 n_nop=219308 n_act=2155 n_pre=2139 n_ref_event=0 n_req=34024 n_rd=20752 n_rd_L2_A=0 n_write=0 n_wr_bk=34692 bw_util=0.1998
n_activity=127314 dram_eff=0.4355
bk0: 1280a 267061i bk1: 1280a 266797i bk2: 1280a 266808i bk3: 1280a 266376i bk4: 1280a 265871i bk5: 1280a 266496i bk6: 1280a 266543i bk7: 1280a 265951i bk8: 1304a 266211i bk9: 1304a 266551i bk10: 1344a 266055i bk11: 1344a 265624i bk12: 1328a 265616i bk13: 1328a 264447i bk14: 1280a 263731i bk15: 1280a 262619i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.936662
Row_Buffer_Locality_read = 0.948005
Row_Buffer_Locality_write = 0.918927
Bank_Level_Parallism = 1.943007
Bank_Level_Parallism_Col = 1.801995
Bank_Level_Parallism_Ready = 1.177404
write_to_read_ratio_blp_rw_average = 0.579472
GrpLevelPara = 1.625602 

BW Util details:
bwutil = 0.199791 
total_CMD = 277510 
util_bw = 55444 
Wasted_Col = 48870 
Wasted_Row = 9647 
Idle = 163549 

BW Util Bottlenecks: 
RCDc_limit = 7640 
RCDWRc_limit = 6743 
WTRc_limit = 19342 
RTWc_limit = 14204 
CCDLc_limit = 35598 
rwq = 0 
CCDLc_limit_alone = 31787 
WTRc_limit_alone = 16298 
RTWc_limit_alone = 13437 

Commands details: 
total_CMD = 277510 
n_nop = 219308 
Read = 20752 
Write = 0 
L2_Alloc = 0 
L2_WB = 34692 
n_act = 2155 
n_pre = 2139 
n_ref = 0 
n_req = 34024 
total_req = 55444 

Dual Bus Interface Util: 
issued_total_row = 4294 
issued_total_col = 55444 
Row_Bus_Util =  0.015473 
CoL_Bus_Util = 0.199791 
Either_Row_CoL_Bus_Util = 0.209729 
Issued_on_Two_Bus_Simul_Util = 0.005535 
issued_two_Eff = 0.026391 
queue_avg = 3.447879 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=63 avg=3.44788
Memory Partition 3: 
Cache L2_bank_006:

Cache L2_bank_007:

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=277510 n_nop=219227 n_act=2210 n_pre=2194 n_ref_event=0 n_req=34060 n_rd=20752 n_rd_L2_A=0 n_write=0 n_wr_bk=34665 bw_util=0.1997
n_activity=128713 dram_eff=0.4305
bk0: 1280a 266773i bk1: 1280a 267081i bk2: 1280a 266731i bk3: 1280a 266476i bk4: 1280a 266190i bk5: 1280a 266026i bk6: 1280a 266219i bk7: 1280a 265627i bk8: 1304a 266422i bk9: 1304a 266045i bk10: 1344a 265668i bk11: 1344a 264949i bk12: 1328a 265354i bk13: 1328a 264476i bk14: 1280a 263331i bk15: 1280a 262957i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.935115
Row_Buffer_Locality_read = 0.946511
Row_Buffer_Locality_write = 0.917343
Bank_Level_Parallism = 1.948268
Bank_Level_Parallism_Col = 1.811338
Bank_Level_Parallism_Ready = 1.183373
write_to_read_ratio_blp_rw_average = 0.576093
GrpLevelPara = 1.650468 

BW Util details:
bwutil = 0.199694 
total_CMD = 277510 
util_bw = 55417 
Wasted_Col = 49300 
Wasted_Row = 10203 
Idle = 162590 

BW Util Bottlenecks: 
RCDc_limit = 8078 
RCDWRc_limit = 6884 
WTRc_limit = 19869 
RTWc_limit = 14399 
CCDLc_limit = 35086 
rwq = 0 
CCDLc_limit_alone = 31385 
WTRc_limit_alone = 16803 
RTWc_limit_alone = 13764 

Commands details: 
total_CMD = 277510 
n_nop = 219227 
Read = 20752 
Write = 0 
L2_Alloc = 0 
L2_WB = 34665 
n_act = 2210 
n_pre = 2194 
n_ref = 0 
n_req = 34060 
total_req = 55417 

Dual Bus Interface Util: 
issued_total_row = 4404 
issued_total_col = 55417 
Row_Bus_Util =  0.015870 
CoL_Bus_Util = 0.199694 
Either_Row_CoL_Bus_Util = 0.210021 
Issued_on_Two_Bus_Simul_Util = 0.005542 
issued_two_Eff = 0.026388 
queue_avg = 3.599254 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.59925
Memory Partition 4: 
Cache L2_bank_008:

Cache L2_bank_009:

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=277510 n_nop=219144 n_act=2239 n_pre=2223 n_ref_event=0 n_req=34024 n_rd=20752 n_rd_L2_A=0 n_write=0 n_wr_bk=34717 bw_util=0.1999
n_activity=129641 dram_eff=0.4279
bk0: 1280a 266353i bk1: 1280a 267564i bk2: 1280a 266507i bk3: 1280a 266158i bk4: 1280a 266362i bk5: 1280a 266334i bk6: 1280a 266090i bk7: 1280a 265665i bk8: 1304a 265520i bk9: 1304a 266513i bk10: 1344a 265567i bk11: 1344a 265185i bk12: 1328a 265650i bk13: 1328a 265517i bk14: 1280a 262308i bk15: 1280a 263439i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.934193
Row_Buffer_Locality_read = 0.943186
Row_Buffer_Locality_write = 0.920133
Bank_Level_Parallism = 1.933009
Bank_Level_Parallism_Col = 1.789276
Bank_Level_Parallism_Ready = 1.184211
write_to_read_ratio_blp_rw_average = 0.560778
GrpLevelPara = 1.625360 

BW Util details:
bwutil = 0.199881 
total_CMD = 277510 
util_bw = 55469 
Wasted_Col = 49895 
Wasted_Row = 10234 
Idle = 161912 

BW Util Bottlenecks: 
RCDc_limit = 8589 
RCDWRc_limit = 6746 
WTRc_limit = 19926 
RTWc_limit = 13303 
CCDLc_limit = 35275 
rwq = 0 
CCDLc_limit_alone = 32026 
WTRc_limit_alone = 17253 
RTWc_limit_alone = 12727 

Commands details: 
total_CMD = 277510 
n_nop = 219144 
Read = 20752 
Write = 0 
L2_Alloc = 0 
L2_WB = 34717 
n_act = 2239 
n_pre = 2223 
n_ref = 0 
n_req = 34024 
total_req = 55469 

Dual Bus Interface Util: 
issued_total_row = 4462 
issued_total_col = 55469 
Row_Bus_Util =  0.016079 
CoL_Bus_Util = 0.199881 
Either_Row_CoL_Bus_Util = 0.210320 
Issued_on_Two_Bus_Simul_Util = 0.005639 
issued_two_Eff = 0.026814 
queue_avg = 3.592216 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.59222
Memory Partition 5: 
Cache L2_bank_010:

Cache L2_bank_011:

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=277510 n_nop=219123 n_act=2273 n_pre=2257 n_ref_event=0 n_req=34061 n_rd=20752 n_rd_L2_A=0 n_write=0 n_wr_bk=34681 bw_util=0.1998
n_activity=131124 dram_eff=0.4228
bk0: 1280a 267054i bk1: 1280a 267000i bk2: 1280a 266654i bk3: 1280a 266134i bk4: 1280a 266371i bk5: 1280a 266840i bk6: 1280a 265617i bk7: 1280a 265841i bk8: 1304a 266134i bk9: 1304a 266445i bk10: 1344a 265318i bk11: 1344a 265337i bk12: 1328a 264657i bk13: 1328a 265592i bk14: 1280a 261223i bk15: 1280a 263181i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.933267
Row_Buffer_Locality_read = 0.943090
Row_Buffer_Locality_write = 0.917950
Bank_Level_Parallism = 1.923339
Bank_Level_Parallism_Col = 1.791902
Bank_Level_Parallism_Ready = 1.173958
write_to_read_ratio_blp_rw_average = 0.556594
GrpLevelPara = 1.622685 

BW Util details:
bwutil = 0.199751 
total_CMD = 277510 
util_bw = 55433 
Wasted_Col = 50379 
Wasted_Row = 11080 
Idle = 160618 

BW Util Bottlenecks: 
RCDc_limit = 8707 
RCDWRc_limit = 6931 
WTRc_limit = 20919 
RTWc_limit = 13040 
CCDLc_limit = 35898 
rwq = 0 
CCDLc_limit_alone = 32189 
WTRc_limit_alone = 17781 
RTWc_limit_alone = 12469 

Commands details: 
total_CMD = 277510 
n_nop = 219123 
Read = 20752 
Write = 0 
L2_Alloc = 0 
L2_WB = 34681 
n_act = 2273 
n_pre = 2257 
n_ref = 0 
n_req = 34061 
total_req = 55433 

Dual Bus Interface Util: 
issued_total_row = 4530 
issued_total_col = 55433 
Row_Bus_Util =  0.016324 
CoL_Bus_Util = 0.199751 
Either_Row_CoL_Bus_Util = 0.210396 
Issued_on_Two_Bus_Simul_Util = 0.005679 
issued_two_Eff = 0.026992 
queue_avg = 3.638827 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.63883
Memory Partition 6: 
Cache L2_bank_012:

Cache L2_bank_013:

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=277510 n_nop=219209 n_act=2202 n_pre=2186 n_ref_event=0 n_req=34015 n_rd=20752 n_rd_L2_A=0 n_write=0 n_wr_bk=34658 bw_util=0.1997
n_activity=130197 dram_eff=0.4256
bk0: 1280a 267172i bk1: 1280a 267006i bk2: 1280a 266748i bk3: 1280a 266077i bk4: 1280a 266956i bk5: 1280a 266272i bk6: 1280a 265760i bk7: 1280a 266102i bk8: 1304a 266245i bk9: 1304a 265814i bk10: 1344a 265714i bk11: 1344a 265111i bk12: 1328a 265076i bk13: 1328a 265510i bk14: 1280a 262883i bk15: 1280a 262758i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.935264
Row_Buffer_Locality_read = 0.946126
Row_Buffer_Locality_write = 0.918269
Bank_Level_Parallism = 1.913389
Bank_Level_Parallism_Col = 1.778852
Bank_Level_Parallism_Ready = 1.165385
write_to_read_ratio_blp_rw_average = 0.564835
GrpLevelPara = 1.612151 

BW Util details:
bwutil = 0.199668 
total_CMD = 277510 
util_bw = 55410 
Wasted_Col = 50600 
Wasted_Row = 10522 
Idle = 160978 

BW Util Bottlenecks: 
RCDc_limit = 8512 
RCDWRc_limit = 6806 
WTRc_limit = 20010 
RTWc_limit = 13721 
CCDLc_limit = 36277 
rwq = 0 
CCDLc_limit_alone = 32425 
WTRc_limit_alone = 16696 
RTWc_limit_alone = 13183 

Commands details: 
total_CMD = 277510 
n_nop = 219209 
Read = 20752 
Write = 0 
L2_Alloc = 0 
L2_WB = 34658 
n_act = 2202 
n_pre = 2186 
n_ref = 0 
n_req = 34015 
total_req = 55410 

Dual Bus Interface Util: 
issued_total_row = 4388 
issued_total_col = 55410 
Row_Bus_Util =  0.015812 
CoL_Bus_Util = 0.199668 
Either_Row_CoL_Bus_Util = 0.210086 
Issued_on_Two_Bus_Simul_Util = 0.005394 
issued_two_Eff = 0.025677 
queue_avg = 3.598854 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.59885
Memory Partition 7: 
Cache L2_bank_014:

Cache L2_bank_015:

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=277510 n_nop=219171 n_act=2195 n_pre=2179 n_ref_event=0 n_req=34048 n_rd=20752 n_rd_L2_A=0 n_write=0 n_wr_bk=34670 bw_util=0.1997
n_activity=131073 dram_eff=0.4228
bk0: 1280a 266945i bk1: 1280a 266747i bk2: 1280a 266128i bk3: 1280a 266583i bk4: 1280a 266679i bk5: 1280a 266343i bk6: 1280a 266181i bk7: 1280a 266401i bk8: 1304a 266527i bk9: 1304a 266249i bk10: 1344a 265996i bk11: 1344a 265787i bk12: 1328a 265581i bk13: 1328a 265326i bk14: 1280a 262976i bk15: 1280a 262263i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.935532
Row_Buffer_Locality_read = 0.946704
Row_Buffer_Locality_write = 0.918096
Bank_Level_Parallism = 1.892303
Bank_Level_Parallism_Col = 1.761002
Bank_Level_Parallism_Ready = 1.160532
write_to_read_ratio_blp_rw_average = 0.564231
GrpLevelPara = 1.591937 

BW Util details:
bwutil = 0.199712 
total_CMD = 277510 
util_bw = 55422 
Wasted_Col = 50997 
Wasted_Row = 10632 
Idle = 160459 

BW Util Bottlenecks: 
RCDc_limit = 8470 
RCDWRc_limit = 6835 
WTRc_limit = 19683 
RTWc_limit = 14118 
CCDLc_limit = 36564 
rwq = 0 
CCDLc_limit_alone = 32689 
WTRc_limit_alone = 16323 
RTWc_limit_alone = 13603 

Commands details: 
total_CMD = 277510 
n_nop = 219171 
Read = 20752 
Write = 0 
L2_Alloc = 0 
L2_WB = 34670 
n_act = 2195 
n_pre = 2179 
n_ref = 0 
n_req = 34048 
total_req = 55422 

Dual Bus Interface Util: 
issued_total_row = 4374 
issued_total_col = 55422 
Row_Bus_Util =  0.015762 
CoL_Bus_Util = 0.199712 
Either_Row_CoL_Bus_Util = 0.210223 
Issued_on_Two_Bus_Simul_Util = 0.005250 
issued_two_Eff = 0.024975 
queue_avg = 3.406353 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.40635
Memory Partition 8: 
Cache L2_bank_016:

Cache L2_bank_017:

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=277510 n_nop=219253 n_act=2176 n_pre=2160 n_ref_event=0 n_req=34019 n_rd=20752 n_rd_L2_A=0 n_write=0 n_wr_bk=34642 bw_util=0.1996
n_activity=129484 dram_eff=0.4278
bk0: 1280a 267105i bk1: 1280a 267102i bk2: 1280a 266192i bk3: 1280a 265670i bk4: 1280a 266379i bk5: 1280a 266296i bk6: 1280a 265923i bk7: 1280a 266126i bk8: 1304a 266096i bk9: 1304a 266721i bk10: 1344a 266083i bk11: 1344a 265658i bk12: 1328a 265424i bk13: 1328a 265328i bk14: 1280a 262486i bk15: 1280a 262673i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.936036
Row_Buffer_Locality_read = 0.946849
Row_Buffer_Locality_write = 0.919123
Bank_Level_Parallism = 1.923638
Bank_Level_Parallism_Col = 1.782949
Bank_Level_Parallism_Ready = 1.173900
write_to_read_ratio_blp_rw_average = 0.568034
GrpLevelPara = 1.619381 

BW Util details:
bwutil = 0.199611 
total_CMD = 277510 
util_bw = 55394 
Wasted_Col = 50468 
Wasted_Row = 10021 
Idle = 161627 

BW Util Bottlenecks: 
RCDc_limit = 8208 
RCDWRc_limit = 6878 
WTRc_limit = 20687 
RTWc_limit = 14093 
CCDLc_limit = 35911 
rwq = 0 
CCDLc_limit_alone = 32087 
WTRc_limit_alone = 17460 
RTWc_limit_alone = 13496 

Commands details: 
total_CMD = 277510 
n_nop = 219253 
Read = 20752 
Write = 0 
L2_Alloc = 0 
L2_WB = 34642 
n_act = 2176 
n_pre = 2160 
n_ref = 0 
n_req = 34019 
total_req = 55394 

Dual Bus Interface Util: 
issued_total_row = 4336 
issued_total_col = 55394 
Row_Bus_Util =  0.015625 
CoL_Bus_Util = 0.199611 
Either_Row_CoL_Bus_Util = 0.209928 
Issued_on_Two_Bus_Simul_Util = 0.005308 
issued_two_Eff = 0.025285 
queue_avg = 3.574653 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.57465
Memory Partition 9: 
Cache L2_bank_018:

Cache L2_bank_019:

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=277510 n_nop=219208 n_act=2173 n_pre=2157 n_ref_event=0 n_req=34041 n_rd=20752 n_rd_L2_A=0 n_write=0 n_wr_bk=34707 bw_util=0.1998
n_activity=128143 dram_eff=0.4328
bk0: 1280a 266703i bk1: 1280a 267066i bk2: 1280a 266778i bk3: 1280a 265426i bk4: 1280a 266161i bk5: 1280a 266083i bk6: 1280a 266268i bk7: 1280a 265995i bk8: 1304a 265456i bk9: 1304a 266597i bk10: 1344a 265858i bk11: 1344a 265269i bk12: 1328a 265316i bk13: 1328a 265572i bk14: 1280a 261327i bk15: 1280a 262942i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.936165
Row_Buffer_Locality_read = 0.947427
Row_Buffer_Locality_write = 0.918579
Bank_Level_Parallism = 1.968643
Bank_Level_Parallism_Col = 1.827085
Bank_Level_Parallism_Ready = 1.194360
write_to_read_ratio_blp_rw_average = 0.568476
GrpLevelPara = 1.626876 

BW Util details:
bwutil = 0.199845 
total_CMD = 277510 
util_bw = 55459 
Wasted_Col = 49302 
Wasted_Row = 9726 
Idle = 163023 

BW Util Bottlenecks: 
RCDc_limit = 7865 
RCDWRc_limit = 6690 
WTRc_limit = 19861 
RTWc_limit = 14423 
CCDLc_limit = 36286 
rwq = 0 
CCDLc_limit_alone = 32167 
WTRc_limit_alone = 16466 
RTWc_limit_alone = 13699 

Commands details: 
total_CMD = 277510 
n_nop = 219208 
Read = 20752 
Write = 0 
L2_Alloc = 0 
L2_WB = 34707 
n_act = 2173 
n_pre = 2157 
n_ref = 0 
n_req = 34041 
total_req = 55459 

Dual Bus Interface Util: 
issued_total_row = 4330 
issued_total_col = 55459 
Row_Bus_Util =  0.015603 
CoL_Bus_Util = 0.199845 
Either_Row_CoL_Bus_Util = 0.210090 
Issued_on_Two_Bus_Simul_Util = 0.005358 
issued_two_Eff = 0.025505 
queue_avg = 3.596411 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.59641
Memory Partition 10: 
Cache L2_bank_020:

Cache L2_bank_021:

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=277510 n_nop=219313 n_act=2194 n_pre=2178 n_ref_event=0 n_req=34025 n_rd=20752 n_rd_L2_A=0 n_write=0 n_wr_bk=34634 bw_util=0.1996
n_activity=126417 dram_eff=0.4381
bk0: 1280a 266883i bk1: 1280a 266726i bk2: 1280a 266361i bk3: 1280a 265945i bk4: 1280a 266543i bk5: 1280a 265954i bk6: 1280a 265876i bk7: 1280a 266231i bk8: 1304a 265562i bk9: 1304a 266536i bk10: 1344a 265807i bk11: 1344a 265429i bk12: 1328a 264569i bk13: 1328a 265596i bk14: 1280a 261996i bk15: 1280a 262763i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.935518
Row_Buffer_Locality_read = 0.948150
Row_Buffer_Locality_write = 0.915769
Bank_Level_Parallism = 1.991817
Bank_Level_Parallism_Col = 1.842802
Bank_Level_Parallism_Ready = 1.189001
write_to_read_ratio_blp_rw_average = 0.571937
GrpLevelPara = 1.645324 

BW Util details:
bwutil = 0.199582 
total_CMD = 277510 
util_bw = 55386 
Wasted_Col = 48341 
Wasted_Row = 9440 
Idle = 164343 

BW Util Bottlenecks: 
RCDc_limit = 7659 
RCDWRc_limit = 6897 
WTRc_limit = 20326 
RTWc_limit = 14414 
CCDLc_limit = 35750 
rwq = 0 
CCDLc_limit_alone = 31841 
WTRc_limit_alone = 17100 
RTWc_limit_alone = 13731 

Commands details: 
total_CMD = 277510 
n_nop = 219313 
Read = 20752 
Write = 0 
L2_Alloc = 0 
L2_WB = 34634 
n_act = 2194 
n_pre = 2178 
n_ref = 0 
n_req = 34025 
total_req = 55386 

Dual Bus Interface Util: 
issued_total_row = 4372 
issued_total_col = 55386 
Row_Bus_Util =  0.015754 
CoL_Bus_Util = 0.199582 
Either_Row_CoL_Bus_Util = 0.209711 
Issued_on_Two_Bus_Simul_Util = 0.005625 
issued_two_Eff = 0.026823 
queue_avg = 3.520028 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=57 avg=3.52003
Memory Partition 11: 
Cache L2_bank_022:

Cache L2_bank_023:

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=277510 n_nop=219309 n_act=2184 n_pre=2168 n_ref_event=0 n_req=34028 n_rd=20752 n_rd_L2_A=0 n_write=0 n_wr_bk=34677 bw_util=0.1997
n_activity=127245 dram_eff=0.4356
bk0: 1280a 266943i bk1: 1280a 266838i bk2: 1280a 266371i bk3: 1280a 266579i bk4: 1280a 266125i bk5: 1280a 266586i bk6: 1280a 266646i bk7: 1280a 266375i bk8: 1304a 266920i bk9: 1304a 266314i bk10: 1344a 265954i bk11: 1344a 265656i bk12: 1328a 263488i bk13: 1328a 265569i bk14: 1280a 262820i bk15: 1280a 262869i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.935818
Row_Buffer_Locality_read = 0.947475
Row_Buffer_Locality_write = 0.917596
Bank_Level_Parallism = 1.951086
Bank_Level_Parallism_Col = 1.807058
Bank_Level_Parallism_Ready = 1.170777
write_to_read_ratio_blp_rw_average = 0.575243
GrpLevelPara = 1.640987 

BW Util details:
bwutil = 0.199737 
total_CMD = 277510 
util_bw = 55429 
Wasted_Col = 48626 
Wasted_Row = 9797 
Idle = 163658 

BW Util Bottlenecks: 
RCDc_limit = 7860 
RCDWRc_limit = 6782 
WTRc_limit = 19433 
RTWc_limit = 14130 
CCDLc_limit = 35043 
rwq = 0 
CCDLc_limit_alone = 31404 
WTRc_limit_alone = 16476 
RTWc_limit_alone = 13448 

Commands details: 
total_CMD = 277510 
n_nop = 219309 
Read = 20752 
Write = 0 
L2_Alloc = 0 
L2_WB = 34677 
n_act = 2184 
n_pre = 2168 
n_ref = 0 
n_req = 34028 
total_req = 55429 

Dual Bus Interface Util: 
issued_total_row = 4352 
issued_total_col = 55429 
Row_Bus_Util =  0.015682 
CoL_Bus_Util = 0.199737 
Either_Row_CoL_Bus_Util = 0.209726 
Issued_on_Two_Bus_Simul_Util = 0.005693 
issued_two_Eff = 0.027147 
queue_avg = 3.530258 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.53026
Memory Partition 12: 
Cache L2_bank_024:

Cache L2_bank_025:

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=277510 n_nop=236319 n_act=2954 n_pre=2938 n_ref_event=0 n_req=25475 n_rd=20752 n_rd_L2_A=0 n_write=0 n_wr_bk=16006 bw_util=0.1325
n_activity=113629 dram_eff=0.3235
bk0: 1280a 268535i bk1: 1280a 268248i bk2: 1280a 269166i bk3: 1280a 268450i bk4: 1280a 268300i bk5: 1280a 268225i bk6: 1280a 268470i bk7: 1280a 268269i bk8: 1304a 268002i bk9: 1304a 267809i bk10: 1344a 268091i bk11: 1344a 267215i bk12: 1328a 266990i bk13: 1328a 267072i bk14: 1280a 265370i bk15: 1280a 264100i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.884043
Row_Buffer_Locality_read = 0.928682
Row_Buffer_Locality_write = 0.687910
Bank_Level_Parallism = 1.876867
Bank_Level_Parallism_Col = 1.648611
Bank_Level_Parallism_Ready = 1.135807
write_to_read_ratio_blp_rw_average = 0.462165
GrpLevelPara = 1.548715 

BW Util details:
bwutil = 0.132456 
total_CMD = 277510 
util_bw = 36758 
Wasted_Col = 45404 
Wasted_Row = 15513 
Idle = 179835 

BW Util Bottlenecks: 
RCDc_limit = 12934 
RCDWRc_limit = 9923 
WTRc_limit = 10744 
RTWc_limit = 19044 
CCDLc_limit = 21651 
rwq = 0 
CCDLc_limit_alone = 20208 
WTRc_limit_alone = 9927 
RTWc_limit_alone = 18418 

Commands details: 
total_CMD = 277510 
n_nop = 236319 
Read = 20752 
Write = 0 
L2_Alloc = 0 
L2_WB = 16006 
n_act = 2954 
n_pre = 2938 
n_ref = 0 
n_req = 25475 
total_req = 36758 

Dual Bus Interface Util: 
issued_total_row = 5892 
issued_total_col = 36758 
Row_Bus_Util =  0.021232 
CoL_Bus_Util = 0.132456 
Either_Row_CoL_Bus_Util = 0.148431 
Issued_on_Two_Bus_Simul_Util = 0.005257 
issued_two_Eff = 0.035420 
queue_avg = 2.369461 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=51 avg=2.36946
Memory Partition 13: 
Cache L2_bank_026:

Cache L2_bank_027:

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=277510 n_nop=219301 n_act=2163 n_pre=2147 n_ref_event=0 n_req=34027 n_rd=20752 n_rd_L2_A=0 n_write=0 n_wr_bk=34661 bw_util=0.1997
n_activity=127953 dram_eff=0.4331
bk0: 1280a 266821i bk1: 1280a 266680i bk2: 1280a 266977i bk3: 1280a 266584i bk4: 1280a 266469i bk5: 1280a 265756i bk6: 1280a 266230i bk7: 1280a 266102i bk8: 1304a 266786i bk9: 1304a 266458i bk10: 1344a 265711i bk11: 1344a 265302i bk12: 1328a 265409i bk13: 1328a 266035i bk14: 1280a 263177i bk15: 1280a 262162i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.936433
Row_Buffer_Locality_read = 0.946800
Row_Buffer_Locality_write = 0.920226
Bank_Level_Parallism = 1.929737
Bank_Level_Parallism_Col = 1.792660
Bank_Level_Parallism_Ready = 1.169942
write_to_read_ratio_blp_rw_average = 0.562866
GrpLevelPara = 1.625468 

BW Util details:
bwutil = 0.199679 
total_CMD = 277510 
util_bw = 55413 
Wasted_Col = 49377 
Wasted_Row = 10007 
Idle = 162713 

BW Util Bottlenecks: 
RCDc_limit = 7992 
RCDWRc_limit = 6738 
WTRc_limit = 20482 
RTWc_limit = 13408 
CCDLc_limit = 35885 
rwq = 0 
CCDLc_limit_alone = 32186 
WTRc_limit_alone = 17357 
RTWc_limit_alone = 12834 

Commands details: 
total_CMD = 277510 
n_nop = 219301 
Read = 20752 
Write = 0 
L2_Alloc = 0 
L2_WB = 34661 
n_act = 2163 
n_pre = 2147 
n_ref = 0 
n_req = 34027 
total_req = 55413 

Dual Bus Interface Util: 
issued_total_row = 4310 
issued_total_col = 55413 
Row_Bus_Util =  0.015531 
CoL_Bus_Util = 0.199679 
Either_Row_CoL_Bus_Util = 0.209755 
Issued_on_Two_Bus_Simul_Util = 0.005456 
issued_two_Eff = 0.026010 
queue_avg = 3.473749 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.47375
Memory Partition 14: 
Cache L2_bank_028:

Cache L2_bank_029:

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=277510 n_nop=219327 n_act=2197 n_pre=2181 n_ref_event=0 n_req=34023 n_rd=20752 n_rd_L2_A=0 n_write=0 n_wr_bk=34620 bw_util=0.1995
n_activity=129085 dram_eff=0.429
bk0: 1280a 266760i bk1: 1280a 266662i bk2: 1280a 266808i bk3: 1280a 266069i bk4: 1280a 266746i bk5: 1280a 265822i bk6: 1280a 265928i bk7: 1280a 266166i bk8: 1304a 266360i bk9: 1304a 266706i bk10: 1344a 266145i bk11: 1344a 265620i bk12: 1328a 265289i bk13: 1328a 264769i bk14: 1280a 263154i bk15: 1280a 262302i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.935426
Row_Buffer_Locality_read = 0.946897
Row_Buffer_Locality_write = 0.917489
Bank_Level_Parallism = 1.934595
Bank_Level_Parallism_Col = 1.789283
Bank_Level_Parallism_Ready = 1.166185
write_to_read_ratio_blp_rw_average = 0.570492
GrpLevelPara = 1.615598 

BW Util details:
bwutil = 0.199532 
total_CMD = 277510 
util_bw = 55372 
Wasted_Col = 50064 
Wasted_Row = 9770 
Idle = 162304 

BW Util Bottlenecks: 
RCDc_limit = 8200 
RCDWRc_limit = 6921 
WTRc_limit = 20412 
RTWc_limit = 14573 
CCDLc_limit = 36464 
rwq = 0 
CCDLc_limit_alone = 32427 
WTRc_limit_alone = 17141 
RTWc_limit_alone = 13807 

Commands details: 
total_CMD = 277510 
n_nop = 219327 
Read = 20752 
Write = 0 
L2_Alloc = 0 
L2_WB = 34620 
n_act = 2197 
n_pre = 2181 
n_ref = 0 
n_req = 34023 
total_req = 55372 

Dual Bus Interface Util: 
issued_total_row = 4378 
issued_total_col = 55372 
Row_Bus_Util =  0.015776 
CoL_Bus_Util = 0.199532 
Either_Row_CoL_Bus_Util = 0.209661 
Issued_on_Two_Bus_Simul_Util = 0.005647 
issued_two_Eff = 0.026932 
queue_avg = 3.488123 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=63 avg=3.48812
Memory Partition 15: 
Cache L2_bank_030:

Cache L2_bank_031:

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=277510 n_nop=219294 n_act=2162 n_pre=2146 n_ref_event=0 n_req=34023 n_rd=20752 n_rd_L2_A=0 n_write=0 n_wr_bk=34663 bw_util=0.1997
n_activity=128101 dram_eff=0.4326
bk0: 1280a 266869i bk1: 1280a 266866i bk2: 1280a 266555i bk3: 1280a 266690i bk4: 1280a 266209i bk5: 1280a 266670i bk6: 1280a 266876i bk7: 1280a 266295i bk8: 1304a 266449i bk9: 1304a 266350i bk10: 1344a 265986i bk11: 1344a 265289i bk12: 1328a 264816i bk13: 1328a 265184i bk14: 1280a 261356i bk15: 1280a 262967i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.936455
Row_Buffer_Locality_read = 0.948631
Row_Buffer_Locality_write = 0.917414
Bank_Level_Parallism = 1.948138
Bank_Level_Parallism_Col = 1.799766
Bank_Level_Parallism_Ready = 1.157105
write_to_read_ratio_blp_rw_average = 0.564593
GrpLevelPara = 1.625753 

BW Util details:
bwutil = 0.199686 
total_CMD = 277510 
util_bw = 55415 
Wasted_Col = 49562 
Wasted_Row = 9366 
Idle = 163167 

BW Util Bottlenecks: 
RCDc_limit = 7728 
RCDWRc_limit = 7019 
WTRc_limit = 21098 
RTWc_limit = 13690 
CCDLc_limit = 36612 
rwq = 0 
CCDLc_limit_alone = 32575 
WTRc_limit_alone = 17756 
RTWc_limit_alone = 12995 

Commands details: 
total_CMD = 277510 
n_nop = 219294 
Read = 20752 
Write = 0 
L2_Alloc = 0 
L2_WB = 34663 
n_act = 2162 
n_pre = 2146 
n_ref = 0 
n_req = 34023 
total_req = 55415 

Dual Bus Interface Util: 
issued_total_row = 4308 
issued_total_col = 55415 
Row_Bus_Util =  0.015524 
CoL_Bus_Util = 0.199686 
Either_Row_CoL_Bus_Util = 0.209780 
Issued_on_Two_Bus_Simul_Util = 0.005430 
issued_two_Eff = 0.025886 
queue_avg = 3.457475 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=62 avg=3.45748
Memory Partition 16: 
Cache L2_bank_032:

Cache L2_bank_033:

In Dram Latency Queue (total = 0): 
DRAM[16]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=277510 n_nop=219376 n_act=2141 n_pre=2125 n_ref_event=0 n_req=34029 n_rd=20752 n_rd_L2_A=0 n_write=0 n_wr_bk=34632 bw_util=0.1996
n_activity=127469 dram_eff=0.4345
bk0: 1280a 266883i bk1: 1280a 266512i bk2: 1280a 266504i bk3: 1280a 266429i bk4: 1280a 266752i bk5: 1280a 265759i bk6: 1280a 266524i bk7: 1280a 266335i bk8: 1304a 266600i bk9: 1304a 266150i bk10: 1344a 265419i bk11: 1344a 265648i bk12: 1328a 265661i bk13: 1328a 265233i bk14: 1280a 262859i bk15: 1280a 263326i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.937083
Row_Buffer_Locality_read = 0.948101
Row_Buffer_Locality_write = 0.919861
Bank_Level_Parallism = 1.948448
Bank_Level_Parallism_Col = 1.808753
Bank_Level_Parallism_Ready = 1.166763
write_to_read_ratio_blp_rw_average = 0.571217
GrpLevelPara = 1.626592 

BW Util details:
bwutil = 0.199575 
total_CMD = 277510 
util_bw = 55384 
Wasted_Col = 48730 
Wasted_Row = 9615 
Idle = 163781 

BW Util Bottlenecks: 
RCDc_limit = 7650 
RCDWRc_limit = 6681 
WTRc_limit = 19938 
RTWc_limit = 14015 
CCDLc_limit = 35751 
rwq = 0 
CCDLc_limit_alone = 31677 
WTRc_limit_alone = 16501 
RTWc_limit_alone = 13378 

Commands details: 
total_CMD = 277510 
n_nop = 219376 
Read = 20752 
Write = 0 
L2_Alloc = 0 
L2_WB = 34632 
n_act = 2141 
n_pre = 2125 
n_ref = 0 
n_req = 34029 
total_req = 55384 

Dual Bus Interface Util: 
issued_total_row = 4266 
issued_total_col = 55384 
Row_Bus_Util =  0.015372 
CoL_Bus_Util = 0.199575 
Either_Row_CoL_Bus_Util = 0.209484 
Issued_on_Two_Bus_Simul_Util = 0.005463 
issued_two_Eff = 0.026078 
queue_avg = 3.473248 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=62 avg=3.47325
Memory Partition 17: 
Cache L2_bank_034:

Cache L2_bank_035:

In Dram Latency Queue (total = 0): 
DRAM[17]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=277510 n_nop=219272 n_act=2153 n_pre=2137 n_ref_event=0 n_req=34029 n_rd=20752 n_rd_L2_A=0 n_write=0 n_wr_bk=34704 bw_util=0.1998
n_activity=127969 dram_eff=0.4334
bk0: 1280a 267034i bk1: 1280a 266359i bk2: 1280a 266489i bk3: 1280a 266520i bk4: 1280a 266667i bk5: 1280a 266717i bk6: 1280a 265532i bk7: 1280a 266033i bk8: 1304a 266245i bk9: 1304a 266101i bk10: 1344a 266060i bk11: 1344a 265301i bk12: 1328a 264634i bk13: 1328a 265842i bk14: 1280a 263268i bk15: 1280a 261696i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.936730
Row_Buffer_Locality_read = 0.948439
Row_Buffer_Locality_write = 0.918430
Bank_Level_Parallism = 1.950720
Bank_Level_Parallism_Col = 1.809878
Bank_Level_Parallism_Ready = 1.179331
write_to_read_ratio_blp_rw_average = 0.566891
GrpLevelPara = 1.616005 

BW Util details:
bwutil = 0.199834 
total_CMD = 277510 
util_bw = 55456 
Wasted_Col = 49470 
Wasted_Row = 9745 
Idle = 162839 

BW Util Bottlenecks: 
RCDc_limit = 7955 
RCDWRc_limit = 6816 
WTRc_limit = 20411 
RTWc_limit = 13975 
CCDLc_limit = 36725 
rwq = 0 
CCDLc_limit_alone = 32448 
WTRc_limit_alone = 16695 
RTWc_limit_alone = 13414 

Commands details: 
total_CMD = 277510 
n_nop = 219272 
Read = 20752 
Write = 0 
L2_Alloc = 0 
L2_WB = 34704 
n_act = 2153 
n_pre = 2137 
n_ref = 0 
n_req = 34029 
total_req = 55456 

Dual Bus Interface Util: 
issued_total_row = 4290 
issued_total_col = 55456 
Row_Bus_Util =  0.015459 
CoL_Bus_Util = 0.199834 
Either_Row_CoL_Bus_Util = 0.209859 
Issued_on_Two_Bus_Simul_Util = 0.005434 
issued_two_Eff = 0.025894 
queue_avg = 3.532968 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.53297
Memory Partition 18: 
Cache L2_bank_036:

Cache L2_bank_037:

In Dram Latency Queue (total = 0): 
DRAM[18]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=277510 n_nop=219305 n_act=2147 n_pre=2131 n_ref_event=0 n_req=34035 n_rd=20752 n_rd_L2_A=0 n_write=0 n_wr_bk=34635 bw_util=0.1996
n_activity=128593 dram_eff=0.4307
bk0: 1280a 266889i bk1: 1280a 266663i bk2: 1280a 266462i bk3: 1280a 266217i bk4: 1280a 267052i bk5: 1280a 266259i bk6: 1280a 265919i bk7: 1280a 266489i bk8: 1304a 265826i bk9: 1304a 266127i bk10: 1344a 266578i bk11: 1344a 265550i bk12: 1328a 264465i bk13: 1328a 265004i bk14: 1280a 263470i bk15: 1280a 261142i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.936918
Row_Buffer_Locality_read = 0.948583
Row_Buffer_Locality_write = 0.918693
Bank_Level_Parallism = 1.953440
Bank_Level_Parallism_Col = 1.807822
Bank_Level_Parallism_Ready = 1.171087
write_to_read_ratio_blp_rw_average = 0.569934
GrpLevelPara = 1.620993 

BW Util details:
bwutil = 0.199586 
total_CMD = 277510 
util_bw = 55387 
Wasted_Col = 50001 
Wasted_Row = 9324 
Idle = 162798 

BW Util Bottlenecks: 
RCDc_limit = 7910 
RCDWRc_limit = 6940 
WTRc_limit = 20910 
RTWc_limit = 14381 
CCDLc_limit = 36942 
rwq = 0 
CCDLc_limit_alone = 32771 
WTRc_limit_alone = 17395 
RTWc_limit_alone = 13725 

Commands details: 
total_CMD = 277510 
n_nop = 219305 
Read = 20752 
Write = 0 
L2_Alloc = 0 
L2_WB = 34635 
n_act = 2147 
n_pre = 2131 
n_ref = 0 
n_req = 34035 
total_req = 55387 

Dual Bus Interface Util: 
issued_total_row = 4278 
issued_total_col = 55387 
Row_Bus_Util =  0.015416 
CoL_Bus_Util = 0.199586 
Either_Row_CoL_Bus_Util = 0.209740 
Issued_on_Two_Bus_Simul_Util = 0.005261 
issued_two_Eff = 0.025084 
queue_avg = 3.524659 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.52466
Memory Partition 19: 
Cache L2_bank_038:

Cache L2_bank_039:

In Dram Latency Queue (total = 0): 
DRAM[19]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=277510 n_nop=219367 n_act=2153 n_pre=2137 n_ref_event=0 n_req=34020 n_rd=20752 n_rd_L2_A=0 n_write=0 n_wr_bk=34676 bw_util=0.1997
n_activity=126615 dram_eff=0.4378
bk0: 1280a 266811i bk1: 1280a 266834i bk2: 1280a 266546i bk3: 1280a 266727i bk4: 1280a 266732i bk5: 1280a 266084i bk6: 1280a 265902i bk7: 1280a 266486i bk8: 1304a 266439i bk9: 1304a 266144i bk10: 1344a 266280i bk11: 1344a 265763i bk12: 1328a 264438i bk13: 1328a 264625i bk14: 1280a 263637i bk15: 1280a 262343i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.936714
Row_Buffer_Locality_read = 0.948053
Row_Buffer_Locality_write = 0.918978
Bank_Level_Parallism = 1.956737
Bank_Level_Parallism_Col = 1.810556
Bank_Level_Parallism_Ready = 1.178231
write_to_read_ratio_blp_rw_average = 0.581968
GrpLevelPara = 1.639178 

BW Util details:
bwutil = 0.199733 
total_CMD = 277510 
util_bw = 55428 
Wasted_Col = 49010 
Wasted_Row = 9215 
Idle = 163857 

BW Util Bottlenecks: 
RCDc_limit = 7684 
RCDWRc_limit = 6719 
WTRc_limit = 20078 
RTWc_limit = 14523 
CCDLc_limit = 35754 
rwq = 0 
CCDLc_limit_alone = 32054 
WTRc_limit_alone = 17006 
RTWc_limit_alone = 13895 

Commands details: 
total_CMD = 277510 
n_nop = 219367 
Read = 20752 
Write = 0 
L2_Alloc = 0 
L2_WB = 34676 
n_act = 2153 
n_pre = 2137 
n_ref = 0 
n_req = 34020 
total_req = 55428 

Dual Bus Interface Util: 
issued_total_row = 4290 
issued_total_col = 55428 
Row_Bus_Util =  0.015459 
CoL_Bus_Util = 0.199733 
Either_Row_CoL_Bus_Util = 0.209517 
Issued_on_Two_Bus_Simul_Util = 0.005675 
issued_two_Eff = 0.027088 
queue_avg = 3.568171 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.56817
Memory Partition 20: 
Cache L2_bank_040:

Cache L2_bank_041:

In Dram Latency Queue (total = 0): 
DRAM[20]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=277510 n_nop=219205 n_act=2211 n_pre=2195 n_ref_event=0 n_req=34032 n_rd=20752 n_rd_L2_A=0 n_write=0 n_wr_bk=34614 bw_util=0.1995
n_activity=130894 dram_eff=0.423
bk0: 1280a 266130i bk1: 1280a 266633i bk2: 1280a 266456i bk3: 1280a 266053i bk4: 1280a 266737i bk5: 1280a 266666i bk6: 1280a 266420i bk7: 1280a 265725i bk8: 1304a 266751i bk9: 1304a 266202i bk10: 1344a 266417i bk11: 1344a 265672i bk12: 1328a 265368i bk13: 1328a 264906i bk14: 1280a 263370i bk15: 1280a 262204i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.935032
Row_Buffer_Locality_read = 0.944584
Row_Buffer_Locality_write = 0.920105
Bank_Level_Parallism = 1.900873
Bank_Level_Parallism_Col = 1.766924
Bank_Level_Parallism_Ready = 1.158093
write_to_read_ratio_blp_rw_average = 0.565452
GrpLevelPara = 1.598234 

BW Util details:
bwutil = 0.199510 
total_CMD = 277510 
util_bw = 55366 
Wasted_Col = 51326 
Wasted_Row = 10350 
Idle = 160468 

BW Util Bottlenecks: 
RCDc_limit = 8560 
RCDWRc_limit = 6916 
WTRc_limit = 20213 
RTWc_limit = 14282 
CCDLc_limit = 37213 
rwq = 0 
CCDLc_limit_alone = 33286 
WTRc_limit_alone = 16945 
RTWc_limit_alone = 13623 

Commands details: 
total_CMD = 277510 
n_nop = 219205 
Read = 20752 
Write = 0 
L2_Alloc = 0 
L2_WB = 34614 
n_act = 2211 
n_pre = 2195 
n_ref = 0 
n_req = 34032 
total_req = 55366 

Dual Bus Interface Util: 
issued_total_row = 4406 
issued_total_col = 55366 
Row_Bus_Util =  0.015877 
CoL_Bus_Util = 0.199510 
Either_Row_CoL_Bus_Util = 0.210101 
Issued_on_Two_Bus_Simul_Util = 0.005286 
issued_two_Eff = 0.025161 
queue_avg = 3.540694 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=61 avg=3.54069
Memory Partition 21: 
Cache L2_bank_042:

Cache L2_bank_043:

In Dram Latency Queue (total = 0): 
DRAM[21]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=277510 n_nop=219183 n_act=2217 n_pre=2201 n_ref_event=0 n_req=34033 n_rd=20752 n_rd_L2_A=0 n_write=0 n_wr_bk=34676 bw_util=0.1997
n_activity=130668 dram_eff=0.4242
bk0: 1280a 266976i bk1: 1280a 266813i bk2: 1280a 266256i bk3: 1280a 266556i bk4: 1280a 266866i bk5: 1280a 266684i bk6: 1280a 266043i bk7: 1280a 266076i bk8: 1304a 266484i bk9: 1304a 266349i bk10: 1344a 266266i bk11: 1344a 265871i bk12: 1328a 264907i bk13: 1328a 265387i bk14: 1280a 261613i bk15: 1280a 263048i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.934857
Row_Buffer_Locality_read = 0.944776
Row_Buffer_Locality_write = 0.919358
Bank_Level_Parallism = 1.903781
Bank_Level_Parallism_Col = 1.772252
Bank_Level_Parallism_Ready = 1.151512
write_to_read_ratio_blp_rw_average = 0.554767
GrpLevelPara = 1.606023 

BW Util details:
bwutil = 0.199733 
total_CMD = 277510 
util_bw = 55428 
Wasted_Col = 50509 
Wasted_Row = 10672 
Idle = 160901 

BW Util Bottlenecks: 
RCDc_limit = 8447 
RCDWRc_limit = 6914 
WTRc_limit = 20991 
RTWc_limit = 12755 
CCDLc_limit = 36442 
rwq = 0 
CCDLc_limit_alone = 32657 
WTRc_limit_alone = 17644 
RTWc_limit_alone = 12317 

Commands details: 
total_CMD = 277510 
n_nop = 219183 
Read = 20752 
Write = 0 
L2_Alloc = 0 
L2_WB = 34676 
n_act = 2217 
n_pre = 2201 
n_ref = 0 
n_req = 34033 
total_req = 55428 

Dual Bus Interface Util: 
issued_total_row = 4418 
issued_total_col = 55428 
Row_Bus_Util =  0.015920 
CoL_Bus_Util = 0.199733 
Either_Row_CoL_Bus_Util = 0.210180 
Issued_on_Two_Bus_Simul_Util = 0.005474 
issued_two_Eff = 0.026043 
queue_avg = 3.507885 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.50788
Memory Partition 22: 
Cache L2_bank_044:

Cache L2_bank_045:

In Dram Latency Queue (total = 0): 
DRAM[22]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=277510 n_nop=219225 n_act=2222 n_pre=2206 n_ref_event=0 n_req=34046 n_rd=20749 n_rd_L2_A=0 n_write=0 n_wr_bk=34691 bw_util=0.1998
n_activity=129817 dram_eff=0.4271
bk0: 1280a 266729i bk1: 1280a 266585i bk2: 1280a 266768i bk3: 1280a 266448i bk4: 1280a 267110i bk5: 1280a 266737i bk6: 1280a 266487i bk7: 1280a 266085i bk8: 1304a 266206i bk9: 1304a 266281i bk10: 1344a 265917i bk11: 1344a 265224i bk12: 1328a 265381i bk13: 1325a 265536i bk14: 1280a 262260i bk15: 1280a 263076i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.934735
Row_Buffer_Locality_read = 0.946021
Row_Buffer_Locality_write = 0.917124
Bank_Level_Parallism = 1.905884
Bank_Level_Parallism_Col = 1.762266
Bank_Level_Parallism_Ready = 1.154582
write_to_read_ratio_blp_rw_average = 0.558831
GrpLevelPara = 1.602425 

BW Util details:
bwutil = 0.199777 
total_CMD = 277510 
util_bw = 55440 
Wasted_Col = 50607 
Wasted_Row = 10107 
Idle = 161356 

BW Util Bottlenecks: 
RCDc_limit = 8166 
RCDWRc_limit = 7139 
WTRc_limit = 20783 
RTWc_limit = 12976 
CCDLc_limit = 36537 
rwq = 0 
CCDLc_limit_alone = 32822 
WTRc_limit_alone = 17600 
RTWc_limit_alone = 12444 

Commands details: 
total_CMD = 277510 
n_nop = 219225 
Read = 20749 
Write = 0 
L2_Alloc = 0 
L2_WB = 34691 
n_act = 2222 
n_pre = 2206 
n_ref = 0 
n_req = 34046 
total_req = 55440 

Dual Bus Interface Util: 
issued_total_row = 4428 
issued_total_col = 55440 
Row_Bus_Util =  0.015956 
CoL_Bus_Util = 0.199777 
Either_Row_CoL_Bus_Util = 0.210028 
Issued_on_Two_Bus_Simul_Util = 0.005704 
issued_two_Eff = 0.027160 
queue_avg = 3.530921 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.53092
Memory Partition 23: 
Cache L2_bank_046:

Cache L2_bank_047:

In Dram Latency Queue (total = 0): 
DRAM[23]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=277510 n_nop=219209 n_act=2198 n_pre=2182 n_ref_event=0 n_req=34063 n_rd=20744 n_rd_L2_A=0 n_write=0 n_wr_bk=34729 bw_util=0.1999
n_activity=129954 dram_eff=0.4269
bk0: 1280a 266988i bk1: 1280a 266480i bk2: 1280a 266662i bk3: 1280a 266278i bk4: 1280a 267098i bk5: 1280a 266921i bk6: 1280a 266348i bk7: 1280a 266304i bk8: 1304a 266105i bk9: 1304a 266200i bk10: 1344a 265993i bk11: 1344a 265300i bk12: 1328a 264442i bk13: 1320a 264755i bk14: 1280a 263714i bk15: 1280a 262511i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.935472
Row_Buffer_Locality_read = 0.946828
Row_Buffer_Locality_write = 0.917787
Bank_Level_Parallism = 1.913559
Bank_Level_Parallism_Col = 1.776051
Bank_Level_Parallism_Ready = 1.164026
write_to_read_ratio_blp_rw_average = 0.561836
GrpLevelPara = 1.608189 

BW Util details:
bwutil = 0.199896 
total_CMD = 277510 
util_bw = 55473 
Wasted_Col = 50242 
Wasted_Row = 10364 
Idle = 161431 

BW Util Bottlenecks: 
RCDc_limit = 8010 
RCDWRc_limit = 7002 
WTRc_limit = 20798 
RTWc_limit = 12909 
CCDLc_limit = 36524 
rwq = 0 
CCDLc_limit_alone = 32721 
WTRc_limit_alone = 17546 
RTWc_limit_alone = 12358 

Commands details: 
total_CMD = 277510 
n_nop = 219209 
Read = 20744 
Write = 0 
L2_Alloc = 0 
L2_WB = 34729 
n_act = 2198 
n_pre = 2182 
n_ref = 0 
n_req = 34063 
total_req = 55473 

Dual Bus Interface Util: 
issued_total_row = 4380 
issued_total_col = 55473 
Row_Bus_Util =  0.015783 
CoL_Bus_Util = 0.199896 
Either_Row_CoL_Bus_Util = 0.210086 
Issued_on_Two_Bus_Simul_Util = 0.005593 
issued_two_Eff = 0.026620 
queue_avg = 3.516165 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.51617
Memory Partition 24: 
Cache L2_bank_048:

Cache L2_bank_049:

In Dram Latency Queue (total = 0): 
DRAM[24]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=277510 n_nop=219103 n_act=2190 n_pre=2174 n_ref_event=0 n_req=34091 n_rd=20744 n_rd_L2_A=0 n_write=0 n_wr_bk=34775 bw_util=0.2001
n_activity=130001 dram_eff=0.4271
bk0: 1280a 266984i bk1: 1280a 267058i bk2: 1280a 266803i bk3: 1280a 265603i bk4: 1280a 266611i bk5: 1280a 266876i bk6: 1280a 266034i bk7: 1280a 265577i bk8: 1304a 266212i bk9: 1304a 266175i bk10: 1344a 265319i bk11: 1344a 265681i bk12: 1328a 264865i bk13: 1320a 264082i bk14: 1280a 263585i bk15: 1280a 261608i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.935760
Row_Buffer_Locality_read = 0.945719
Row_Buffer_Locality_write = 0.920282
Bank_Level_Parallism = 1.934319
Bank_Level_Parallism_Col = 1.799665
Bank_Level_Parallism_Ready = 1.180101
write_to_read_ratio_blp_rw_average = 0.564346
GrpLevelPara = 1.623418 

BW Util details:
bwutil = 0.200061 
total_CMD = 277510 
util_bw = 55519 
Wasted_Col = 50836 
Wasted_Row = 10057 
Idle = 161098 

BW Util Bottlenecks: 
RCDc_limit = 8386 
RCDWRc_limit = 6866 
WTRc_limit = 21419 
RTWc_limit = 14375 
CCDLc_limit = 36857 
rwq = 0 
CCDLc_limit_alone = 32986 
WTRc_limit_alone = 18128 
RTWc_limit_alone = 13795 

Commands details: 
total_CMD = 277510 
n_nop = 219103 
Read = 20744 
Write = 0 
L2_Alloc = 0 
L2_WB = 34775 
n_act = 2190 
n_pre = 2174 
n_ref = 0 
n_req = 34091 
total_req = 55519 

Dual Bus Interface Util: 
issued_total_row = 4364 
issued_total_col = 55519 
Row_Bus_Util =  0.015726 
CoL_Bus_Util = 0.200061 
Either_Row_CoL_Bus_Util = 0.210468 
Issued_on_Two_Bus_Simul_Util = 0.005319 
issued_two_Eff = 0.025271 
queue_avg = 3.606800 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.6068
Memory Partition 25: 
Cache L2_bank_050:

Cache L2_bank_051:

In Dram Latency Queue (total = 0): 
DRAM[25]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=277510 n_nop=219281 n_act=2125 n_pre=2109 n_ref_event=0 n_req=34072 n_rd=20744 n_rd_L2_A=0 n_write=0 n_wr_bk=34723 bw_util=0.1999
n_activity=129285 dram_eff=0.429
bk0: 1280a 267169i bk1: 1280a 266578i bk2: 1280a 265975i bk3: 1280a 266421i bk4: 1280a 266313i bk5: 1280a 267149i bk6: 1280a 265659i bk7: 1280a 266175i bk8: 1304a 266459i bk9: 1304a 265644i bk10: 1344a 265379i bk11: 1344a 264980i bk12: 1328a 265642i bk13: 1320a 263861i bk14: 1280a 262706i bk15: 1280a 262422i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.937632
Row_Buffer_Locality_read = 0.948949
Row_Buffer_Locality_write = 0.920018
Bank_Level_Parallism = 1.951426
Bank_Level_Parallism_Col = 1.818248
Bank_Level_Parallism_Ready = 1.185660
write_to_read_ratio_blp_rw_average = 0.564969
GrpLevelPara = 1.608230 

BW Util details:
bwutil = 0.199874 
total_CMD = 277510 
util_bw = 55467 
Wasted_Col = 50329 
Wasted_Row = 9863 
Idle = 161851 

BW Util Bottlenecks: 
RCDc_limit = 7720 
RCDWRc_limit = 6827 
WTRc_limit = 21277 
RTWc_limit = 13724 
CCDLc_limit = 38009 
rwq = 0 
CCDLc_limit_alone = 33584 
WTRc_limit_alone = 17522 
RTWc_limit_alone = 13054 

Commands details: 
total_CMD = 277510 
n_nop = 219281 
Read = 20744 
Write = 0 
L2_Alloc = 0 
L2_WB = 34723 
n_act = 2125 
n_pre = 2109 
n_ref = 0 
n_req = 34072 
total_req = 55467 

Dual Bus Interface Util: 
issued_total_row = 4234 
issued_total_col = 55467 
Row_Bus_Util =  0.015257 
CoL_Bus_Util = 0.199874 
Either_Row_CoL_Bus_Util = 0.209827 
Issued_on_Two_Bus_Simul_Util = 0.005304 
issued_two_Eff = 0.025279 
queue_avg = 3.660830 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.66083
Memory Partition 26: 
Cache L2_bank_052:

Cache L2_bank_053:

In Dram Latency Queue (total = 0): 
DRAM[26]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=277510 n_nop=219197 n_act=2192 n_pre=2176 n_ref_event=0 n_req=34083 n_rd=20744 n_rd_L2_A=0 n_write=0 n_wr_bk=34756 bw_util=0.2
n_activity=128799 dram_eff=0.4309
bk0: 1280a 267159i bk1: 1280a 265977i bk2: 1280a 266418i bk3: 1280a 266490i bk4: 1280a 266097i bk5: 1280a 266090i bk6: 1280a 266307i bk7: 1280a 265897i bk8: 1304a 266397i bk9: 1304a 265798i bk10: 1344a 266000i bk11: 1344a 264768i bk12: 1328a 265517i bk13: 1320a 263270i bk14: 1280a 261726i bk15: 1280a 263826i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.935686
Row_Buffer_Locality_read = 0.947406
Row_Buffer_Locality_write = 0.917460
Bank_Level_Parallism = 1.963624
Bank_Level_Parallism_Col = 1.813975
Bank_Level_Parallism_Ready = 1.183369
write_to_read_ratio_blp_rw_average = 0.572465
GrpLevelPara = 1.610785 

BW Util details:
bwutil = 0.199993 
total_CMD = 277510 
util_bw = 55500 
Wasted_Col = 50280 
Wasted_Row = 9571 
Idle = 162159 

BW Util Bottlenecks: 
RCDc_limit = 7951 
RCDWRc_limit = 6943 
WTRc_limit = 20341 
RTWc_limit = 14564 
CCDLc_limit = 37661 
rwq = 0 
CCDLc_limit_alone = 33430 
WTRc_limit_alone = 16852 
RTWc_limit_alone = 13822 

Commands details: 
total_CMD = 277510 
n_nop = 219197 
Read = 20744 
Write = 0 
L2_Alloc = 0 
L2_WB = 34756 
n_act = 2192 
n_pre = 2176 
n_ref = 0 
n_req = 34083 
total_req = 55500 

Dual Bus Interface Util: 
issued_total_row = 4368 
issued_total_col = 55500 
Row_Bus_Util =  0.015740 
CoL_Bus_Util = 0.199993 
Either_Row_CoL_Bus_Util = 0.210129 
Issued_on_Two_Bus_Simul_Util = 0.005603 
issued_two_Eff = 0.026666 
queue_avg = 3.591661 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.59166
Memory Partition 27: 
Cache L2_bank_054:

Cache L2_bank_055:

In Dram Latency Queue (total = 0): 
DRAM[27]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=277510 n_nop=219206 n_act=2178 n_pre=2162 n_ref_event=0 n_req=34089 n_rd=20741 n_rd_L2_A=0 n_write=0 n_wr_bk=34709 bw_util=0.1998
n_activity=129446 dram_eff=0.4284
bk0: 1280a 267185i bk1: 1280a 266887i bk2: 1280a 266716i bk3: 1280a 266510i bk4: 1280a 266970i bk5: 1280a 266334i bk6: 1280a 266360i bk7: 1280a 265701i bk8: 1304a 266017i bk9: 1304a 265693i bk10: 1341a 265911i bk11: 1344a 264706i bk12: 1328a 265254i bk13: 1320a 264204i bk14: 1280a 262650i bk15: 1280a 264090i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.936108
Row_Buffer_Locality_read = 0.947833
Row_Buffer_Locality_write = 0.917890
Bank_Level_Parallism = 1.929260
Bank_Level_Parallism_Col = 1.794521
Bank_Level_Parallism_Ready = 1.173814
write_to_read_ratio_blp_rw_average = 0.582219
GrpLevelPara = 1.620234 

BW Util details:
bwutil = 0.199813 
total_CMD = 277510 
util_bw = 55450 
Wasted_Col = 49811 
Wasted_Row = 10359 
Idle = 161890 

BW Util Bottlenecks: 
RCDc_limit = 7853 
RCDWRc_limit = 6934 
WTRc_limit = 19680 
RTWc_limit = 14744 
CCDLc_limit = 36321 
rwq = 0 
CCDLc_limit_alone = 32404 
WTRc_limit_alone = 16565 
RTWc_limit_alone = 13942 

Commands details: 
total_CMD = 277510 
n_nop = 219206 
Read = 20741 
Write = 0 
L2_Alloc = 0 
L2_WB = 34709 
n_act = 2178 
n_pre = 2162 
n_ref = 0 
n_req = 34089 
total_req = 55450 

Dual Bus Interface Util: 
issued_total_row = 4340 
issued_total_col = 55450 
Row_Bus_Util =  0.015639 
CoL_Bus_Util = 0.199813 
Either_Row_CoL_Bus_Util = 0.210097 
Issued_on_Two_Bus_Simul_Util = 0.005355 
issued_two_Eff = 0.025487 
queue_avg = 3.599766 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.59977
Memory Partition 28: 
Cache L2_bank_056:

Cache L2_bank_057:

In Dram Latency Queue (total = 0): 
DRAM[28]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=277510 n_nop=236301 n_act=2907 n_pre=2891 n_ref_event=0 n_req=25531 n_rd=20744 n_rd_L2_A=0 n_write=0 n_wr_bk=16136 bw_util=0.1329
n_activity=114059 dram_eff=0.3233
bk0: 1280a 268318i bk1: 1280a 267990i bk2: 1280a 269275i bk3: 1280a 269214i bk4: 1280a 268249i bk5: 1280a 268150i bk6: 1280a 268804i bk7: 1280a 268426i bk8: 1304a 267917i bk9: 1304a 268600i bk10: 1344a 267969i bk11: 1344a 267587i bk12: 1328a 267494i bk13: 1320a 266728i bk14: 1280a 263996i bk15: 1280a 266204i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.886138
Row_Buffer_Locality_read = 0.930100
Row_Buffer_Locality_write = 0.695634
Bank_Level_Parallism = 1.846608
Bank_Level_Parallism_Col = 1.619870
Bank_Level_Parallism_Ready = 1.126518
write_to_read_ratio_blp_rw_average = 0.465135
GrpLevelPara = 1.528017 

BW Util details:
bwutil = 0.132896 
total_CMD = 277510 
util_bw = 36880 
Wasted_Col = 45828 
Wasted_Row = 15185 
Idle = 179617 

BW Util Bottlenecks: 
RCDc_limit = 12470 
RCDWRc_limit = 10025 
WTRc_limit = 10732 
RTWc_limit = 18400 
CCDLc_limit = 22215 
rwq = 0 
CCDLc_limit_alone = 20754 
WTRc_limit_alone = 9836 
RTWc_limit_alone = 17835 

Commands details: 
total_CMD = 277510 
n_nop = 236301 
Read = 20744 
Write = 0 
L2_Alloc = 0 
L2_WB = 16136 
n_act = 2907 
n_pre = 2891 
n_ref = 0 
n_req = 25531 
total_req = 36880 

Dual Bus Interface Util: 
issued_total_row = 5798 
issued_total_col = 36880 
Row_Bus_Util =  0.020893 
CoL_Bus_Util = 0.132896 
Either_Row_CoL_Bus_Util = 0.148496 
Issued_on_Two_Bus_Simul_Util = 0.005294 
issued_two_Eff = 0.035648 
queue_avg = 2.347433 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=48 avg=2.34743
Memory Partition 29: 
Cache L2_bank_058:

Cache L2_bank_059:

In Dram Latency Queue (total = 0): 
DRAM[29]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=277510 n_nop=219226 n_act=2175 n_pre=2159 n_ref_event=0 n_req=34110 n_rd=20744 n_rd_L2_A=0 n_write=0 n_wr_bk=34770 bw_util=0.2
n_activity=127277 dram_eff=0.4362
bk0: 1280a 266688i bk1: 1280a 265933i bk2: 1280a 266721i bk3: 1280a 266540i bk4: 1280a 266158i bk5: 1280a 266116i bk6: 1280a 266022i bk7: 1280a 265788i bk8: 1304a 266251i bk9: 1304a 266290i bk10: 1344a 265448i bk11: 1344a 266113i bk12: 1328a 265481i bk13: 1320a 265152i bk14: 1280a 262887i bk15: 1280a 263313i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.936236
Row_Buffer_Locality_read = 0.946683
Row_Buffer_Locality_write = 0.920021
Bank_Level_Parallism = 1.966415
Bank_Level_Parallism_Col = 1.822693
Bank_Level_Parallism_Ready = 1.163490
write_to_read_ratio_blp_rw_average = 0.565211
GrpLevelPara = 1.640913 

BW Util details:
bwutil = 0.200043 
total_CMD = 277510 
util_bw = 55514 
Wasted_Col = 48649 
Wasted_Row = 9429 
Idle = 163918 

BW Util Bottlenecks: 
RCDc_limit = 8123 
RCDWRc_limit = 6638 
WTRc_limit = 20337 
RTWc_limit = 13783 
CCDLc_limit = 35602 
rwq = 0 
CCDLc_limit_alone = 31711 
WTRc_limit_alone = 17006 
RTWc_limit_alone = 13223 

Commands details: 
total_CMD = 277510 
n_nop = 219226 
Read = 20744 
Write = 0 
L2_Alloc = 0 
L2_WB = 34770 
n_act = 2175 
n_pre = 2159 
n_ref = 0 
n_req = 34110 
total_req = 55514 

Dual Bus Interface Util: 
issued_total_row = 4334 
issued_total_col = 55514 
Row_Bus_Util =  0.015617 
CoL_Bus_Util = 0.200043 
Either_Row_CoL_Bus_Util = 0.210025 
Issued_on_Two_Bus_Simul_Util = 0.005636 
issued_two_Eff = 0.026834 
queue_avg = 3.485233 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.48523
Memory Partition 30: 
Cache L2_bank_060:

Cache L2_bank_061:

In Dram Latency Queue (total = 0): 
DRAM[30]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=277510 n_nop=219222 n_act=2164 n_pre=2148 n_ref_event=0 n_req=34063 n_rd=20744 n_rd_L2_A=0 n_write=0 n_wr_bk=34765 bw_util=0.2
n_activity=128598 dram_eff=0.4316
bk0: 1280a 266438i bk1: 1280a 266686i bk2: 1280a 267077i bk3: 1280a 266993i bk4: 1280a 266699i bk5: 1280a 266199i bk6: 1280a 266206i bk7: 1280a 266438i bk8: 1304a 266556i bk9: 1304a 265594i bk10: 1344a 265955i bk11: 1344a 265736i bk12: 1328a 265772i bk13: 1320a 265112i bk14: 1280a 264026i bk15: 1280a 262905i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.936471
Row_Buffer_Locality_read = 0.947503
Row_Buffer_Locality_write = 0.919288
Bank_Level_Parallism = 1.907543
Bank_Level_Parallism_Col = 1.770136
Bank_Level_Parallism_Ready = 1.164063
write_to_read_ratio_blp_rw_average = 0.571493
GrpLevelPara = 1.601985 

BW Util details:
bwutil = 0.200025 
total_CMD = 277510 
util_bw = 55509 
Wasted_Col = 49752 
Wasted_Row = 9982 
Idle = 162267 

BW Util Bottlenecks: 
RCDc_limit = 7750 
RCDWRc_limit = 6848 
WTRc_limit = 19601 
RTWc_limit = 13552 
CCDLc_limit = 36046 
rwq = 0 
CCDLc_limit_alone = 32417 
WTRc_limit_alone = 16561 
RTWc_limit_alone = 12963 

Commands details: 
total_CMD = 277510 
n_nop = 219222 
Read = 20744 
Write = 0 
L2_Alloc = 0 
L2_WB = 34765 
n_act = 2164 
n_pre = 2148 
n_ref = 0 
n_req = 34063 
total_req = 55509 

Dual Bus Interface Util: 
issued_total_row = 4312 
issued_total_col = 55509 
Row_Bus_Util =  0.015538 
CoL_Bus_Util = 0.200025 
Either_Row_CoL_Bus_Util = 0.210039 
Issued_on_Two_Bus_Simul_Util = 0.005524 
issued_two_Eff = 0.026300 
queue_avg = 3.414454 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.41445
Memory Partition 31: 
Cache L2_bank_062:

Cache L2_bank_063:

In Dram Latency Queue (total = 0): 
DRAM[31]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=277510 n_nop=219178 n_act=2188 n_pre=2172 n_ref_event=0 n_req=34073 n_rd=20744 n_rd_L2_A=0 n_write=0 n_wr_bk=34727 bw_util=0.1999
n_activity=130609 dram_eff=0.4247
bk0: 1280a 266955i bk1: 1280a 267112i bk2: 1280a 266563i bk3: 1280a 267175i bk4: 1280a 266742i bk5: 1280a 266251i bk6: 1280a 266333i bk7: 1280a 266070i bk8: 1304a 266349i bk9: 1304a 265871i bk10: 1344a 265754i bk11: 1344a 265887i bk12: 1328a 265179i bk13: 1320a 264457i bk14: 1280a 262924i bk15: 1280a 263337i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.935785
Row_Buffer_Locality_read = 0.948226
Row_Buffer_Locality_write = 0.916423
Bank_Level_Parallism = 1.900375
Bank_Level_Parallism_Col = 1.768325
Bank_Level_Parallism_Ready = 1.176741
write_to_read_ratio_blp_rw_average = 0.569439
GrpLevelPara = 1.591937 

BW Util details:
bwutil = 0.199888 
total_CMD = 277510 
util_bw = 55471 
Wasted_Col = 50416 
Wasted_Row = 10550 
Idle = 161073 

BW Util Bottlenecks: 
RCDc_limit = 8002 
RCDWRc_limit = 7250 
WTRc_limit = 19515 
RTWc_limit = 13535 
CCDLc_limit = 36816 
rwq = 0 
CCDLc_limit_alone = 32851 
WTRc_limit_alone = 16169 
RTWc_limit_alone = 12916 

Commands details: 
total_CMD = 277510 
n_nop = 219178 
Read = 20744 
Write = 0 
L2_Alloc = 0 
L2_WB = 34727 
n_act = 2188 
n_pre = 2172 
n_ref = 0 
n_req = 34073 
total_req = 55471 

Dual Bus Interface Util: 
issued_total_row = 4360 
issued_total_col = 55471 
Row_Bus_Util =  0.015711 
CoL_Bus_Util = 0.199888 
Either_Row_CoL_Bus_Util = 0.210198 
Issued_on_Two_Bus_Simul_Util = 0.005402 
issued_two_Eff = 0.025698 
queue_avg = 3.437548 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.43755

========= L2 cache stats =========
L2_cache_bank[0]: Access = 104896, Miss = 13404, Miss_rate = 0.128, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 105008, Miss = 13744, Miss_rate = 0.131, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 104936, Miss = 13373, Miss_rate = 0.127, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 105008, Miss = 13444, Miss_rate = 0.128, Pending_hits = 0, Reservation_fails = 1
L2_cache_bank[4]: Access = 104936, Miss = 13328, Miss_rate = 0.127, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 105008, Miss = 13649, Miss_rate = 0.130, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 104936, Miss = 13520, Miss_rate = 0.129, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 105008, Miss = 13877, Miss_rate = 0.132, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 104936, Miss = 13293, Miss_rate = 0.127, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 105008, Miss = 13532, Miss_rate = 0.129, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 104936, Miss = 13329, Miss_rate = 0.127, Pending_hits = 0, Reservation_fails = 36
L2_cache_bank[11]: Access = 105008, Miss = 13452, Miss_rate = 0.128, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 104936, Miss = 13633, Miss_rate = 0.130, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 105008, Miss = 13485, Miss_rate = 0.128, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 104936, Miss = 13728, Miss_rate = 0.131, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 105008, Miss = 13424, Miss_rate = 0.128, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 104936, Miss = 13929, Miss_rate = 0.133, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 105008, Miss = 13301, Miss_rate = 0.127, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 104936, Miss = 13684, Miss_rate = 0.130, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 105008, Miss = 13108, Miss_rate = 0.125, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 104936, Miss = 13605, Miss_rate = 0.130, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 105008, Miss = 13045, Miss_rate = 0.124, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 104936, Miss = 13729, Miss_rate = 0.131, Pending_hits = 0, Reservation_fails = 78
L2_cache_bank[23]: Access = 105008, Miss = 13084, Miss_rate = 0.125, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 58280, Miss = 13417, Miss_rate = 0.230, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[25]: Access = 58280, Miss = 13049, Miss_rate = 0.224, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[26]: Access = 104936, Miss = 13736, Miss_rate = 0.131, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[27]: Access = 105008, Miss = 13441, Miss_rate = 0.128, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[28]: Access = 104936, Miss = 13748, Miss_rate = 0.131, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[29]: Access = 105008, Miss = 13701, Miss_rate = 0.130, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[30]: Access = 104936, Miss = 13636, Miss_rate = 0.130, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[31]: Access = 105008, Miss = 13920, Miss_rate = 0.133, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[32]: Access = 104936, Miss = 13573, Miss_rate = 0.129, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[33]: Access = 105008, Miss = 14021, Miss_rate = 0.134, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[34]: Access = 104936, Miss = 13388, Miss_rate = 0.128, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[35]: Access = 105008, Miss = 13640, Miss_rate = 0.130, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[36]: Access = 104936, Miss = 13293, Miss_rate = 0.127, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[37]: Access = 105008, Miss = 13697, Miss_rate = 0.130, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[38]: Access = 104936, Miss = 13636, Miss_rate = 0.130, Pending_hits = 0, Reservation_fails = 118
L2_cache_bank[39]: Access = 105008, Miss = 13932, Miss_rate = 0.133, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[40]: Access = 104936, Miss = 13492, Miss_rate = 0.129, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[41]: Access = 105008, Miss = 13773, Miss_rate = 0.131, Pending_hits = 0, Reservation_fails = 108
L2_cache_bank[42]: Access = 104936, Miss = 13440, Miss_rate = 0.128, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[43]: Access = 105008, Miss = 13880, Miss_rate = 0.132, Pending_hits = 0, Reservation_fails = 3
L2_cache_bank[44]: Access = 104936, Miss = 13389, Miss_rate = 0.128, Pending_hits = 0, Reservation_fails = 92
L2_cache_bank[45]: Access = 104921, Miss = 14037, Miss_rate = 0.134, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[46]: Access = 104936, Miss = 13380, Miss_rate = 0.128, Pending_hits = 0, Reservation_fails = 52
L2_cache_bank[47]: Access = 105536, Miss = 13944, Miss_rate = 0.132, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[48]: Access = 104936, Miss = 13276, Miss_rate = 0.127, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[49]: Access = 105536, Miss = 13836, Miss_rate = 0.131, Pending_hits = 0, Reservation_fails = 54
L2_cache_bank[50]: Access = 104936, Miss = 13208, Miss_rate = 0.126, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[51]: Access = 105536, Miss = 13572, Miss_rate = 0.129, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[52]: Access = 104936, Miss = 13104, Miss_rate = 0.125, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[53]: Access = 105536, Miss = 13764, Miss_rate = 0.130, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[54]: Access = 104921, Miss = 13329, Miss_rate = 0.127, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[55]: Access = 105536, Miss = 13796, Miss_rate = 0.131, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[56]: Access = 58280, Miss = 12872, Miss_rate = 0.221, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[57]: Access = 58880, Miss = 13112, Miss_rate = 0.223, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[58]: Access = 105008, Miss = 13280, Miss_rate = 0.126, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[59]: Access = 105536, Miss = 13444, Miss_rate = 0.127, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[60]: Access = 105008, Miss = 13568, Miss_rate = 0.129, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[61]: Access = 105536, Miss = 13480, Miss_rate = 0.128, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[62]: Access = 105008, Miss = 13685, Miss_rate = 0.130, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[63]: Access = 105216, Miss = 13237, Miss_rate = 0.126, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 6536018
L2_total_cache_misses = 865426
L2_total_cache_miss_rate = 0.1324
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 542
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 165996
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 542
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 497982
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 5670592
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 9709
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 191739
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 663978
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 5872040
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 542
L2_cache_data_port_util = 0.244
L2_cache_fill_port_util = 0.028

icnt_total_pkts_mem_to_simt=6536018
icnt_total_pkts_simt_to_mem=6536018
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 6536018
Req_Network_cycles = 369579
Req_Network_injected_packets_per_cycle =      17.6850 
Req_Network_conflicts_per_cycle =      11.8270
Req_Network_conflicts_per_cycle_util =      14.2270
Req_Bank_Level_Parallism =      21.2739
Req_Network_in_buffer_full_per_cycle =       4.4384
Req_Network_in_buffer_avg_util =     108.2735
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.2772

Reply_Network_injected_packets_num = 6536018
Reply_Network_cycles = 369579
Reply_Network_injected_packets_per_cycle =       17.6850
Reply_Network_conflicts_per_cycle =       20.7591
Reply_Network_conflicts_per_cycle_util =      24.9362
Reply_Bank_Level_Parallism =      21.2436
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =      11.8895
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.2211
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 2 min, 50 sec (3770 sec)
gpgpu_simulation_rate = 260453 (inst/sec)
gpgpu_simulation_rate = 98 (cycle/sec)
gpgpu_silicon_slowdown = 11551020x
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fffff4a397c..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fffff4a3978..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffff4a3970..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffff4a3968..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffff4a3960..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffff4a3958..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffff4a3a10..

GPGPU-Sim PTX: cudaLaunch for 0x0x4084c9 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: finding reconvergence points for '_Z19splitRearrange_nvmqiiPjS_S_S_S_'...
GPGPU-Sim PTX: Finding dominators for '_Z19splitRearrange_nvmqiiPjS_S_S_S_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z19splitRearrange_nvmqiiPjS_S_S_S_'...
GPGPU-Sim PTX: Finding postdominators for '_Z19splitRearrange_nvmqiiPjS_S_S_S_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z19splitRearrange_nvmqiiPjS_S_S_S_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z19splitRearrange_nvmqiiPjS_S_S_S_'...
GPGPU-Sim PTX: reconvergence points for _Z19splitRearrange_nvmqiiPjS_S_S_S_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0xbdd8 (mri-gridding.4.sm_70.ptx:4507) @%p1 bra BB12_2;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xbe28 (mri-gridding.4.sm_70.ptx:4520) mov.u32 %r101, -1;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0xbe50 (mri-gridding.4.sm_70.ptx:4525) @%p2 bra BB12_4;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xbe90 (mri-gridding.4.sm_70.ptx:4536) add.s32 %r60, %r39, 1;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0xbfa0 (mri-gridding.4.sm_70.ptx:4570) @%p3 bra BB12_7;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xbff0 (mri-gridding.4.sm_70.ptx:4585) cvta.to.global.u64 %rd1, %rd6;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0xbfc8 (mri-gridding.4.sm_70.ptx:4577) @%p4 bra BB12_7;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xbff0 (mri-gridding.4.sm_70.ptx:4585) cvta.to.global.u64 %rd1, %rd6;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0xbfe8 (mri-gridding.4.sm_70.ptx:4582) @%p5 bra BB12_5;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xbff0 (mri-gridding.4.sm_70.ptx:4585) cvta.to.global.u64 %rd1, %rd6;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0xc048 (mri-gridding.4.sm_70.ptx:4596) @%p2 bra BB12_9;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xc178 (mri-gridding.4.sm_70.ptx:4654) membar.gl;
GPGPU-Sim PTX: ... end of reconvergence points for _Z19splitRearrange_nvmqiiPjS_S_S_S_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z19splitRearrange_nvmqiiPjS_S_S_S_'.
GPGPU-Sim PTX: pushing kernel '_Z19splitRearrange_nvmqiiPjS_S_S_S_' to stream 0, gridDim= (2594,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 31 bind to kernel 2 '_Z19splitRearrange_nvmqiiPjS_S_S_S_'
GPGPU-Sim uArch: CTA/core = 8, limited by: threads
GPGPU-Sim: Reconfigure L1 cache to 64KB
GPGPU-Sim uArch: Shader 32 bind to kernel 2 '_Z19splitRearrange_nvmqiiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 33 bind to kernel 2 '_Z19splitRearrange_nvmqiiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 34 bind to kernel 2 '_Z19splitRearrange_nvmqiiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 35 bind to kernel 2 '_Z19splitRearrange_nvmqiiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 36 bind to kernel 2 '_Z19splitRearrange_nvmqiiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 37 bind to kernel 2 '_Z19splitRearrange_nvmqiiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 38 bind to kernel 2 '_Z19splitRearrange_nvmqiiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 39 bind to kernel 2 '_Z19splitRearrange_nvmqiiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 40 bind to kernel 2 '_Z19splitRearrange_nvmqiiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 41 bind to kernel 2 '_Z19splitRearrange_nvmqiiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 42 bind to kernel 2 '_Z19splitRearrange_nvmqiiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 43 bind to kernel 2 '_Z19splitRearrange_nvmqiiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 44 bind to kernel 2 '_Z19splitRearrange_nvmqiiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 45 bind to kernel 2 '_Z19splitRearrange_nvmqiiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 46 bind to kernel 2 '_Z19splitRearrange_nvmqiiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 47 bind to kernel 2 '_Z19splitRearrange_nvmqiiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 48 bind to kernel 2 '_Z19splitRearrange_nvmqiiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 49 bind to kernel 2 '_Z19splitRearrange_nvmqiiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 50 bind to kernel 2 '_Z19splitRearrange_nvmqiiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 51 bind to kernel 2 '_Z19splitRearrange_nvmqiiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 52 bind to kernel 2 '_Z19splitRearrange_nvmqiiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 53 bind to kernel 2 '_Z19splitRearrange_nvmqiiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 54 bind to kernel 2 '_Z19splitRearrange_nvmqiiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 55 bind to kernel 2 '_Z19splitRearrange_nvmqiiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 56 bind to kernel 2 '_Z19splitRearrange_nvmqiiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 57 bind to kernel 2 '_Z19splitRearrange_nvmqiiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 58 bind to kernel 2 '_Z19splitRearrange_nvmqiiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 59 bind to kernel 2 '_Z19splitRearrange_nvmqiiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 60 bind to kernel 2 '_Z19splitRearrange_nvmqiiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 61 bind to kernel 2 '_Z19splitRearrange_nvmqiiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 62 bind to kernel 2 '_Z19splitRearrange_nvmqiiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 63 bind to kernel 2 '_Z19splitRearrange_nvmqiiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 64 bind to kernel 2 '_Z19splitRearrange_nvmqiiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 65 bind to kernel 2 '_Z19splitRearrange_nvmqiiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 66 bind to kernel 2 '_Z19splitRearrange_nvmqiiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 67 bind to kernel 2 '_Z19splitRearrange_nvmqiiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 68 bind to kernel 2 '_Z19splitRearrange_nvmqiiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 69 bind to kernel 2 '_Z19splitRearrange_nvmqiiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 70 bind to kernel 2 '_Z19splitRearrange_nvmqiiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 71 bind to kernel 2 '_Z19splitRearrange_nvmqiiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 72 bind to kernel 2 '_Z19splitRearrange_nvmqiiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 73 bind to kernel 2 '_Z19splitRearrange_nvmqiiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 74 bind to kernel 2 '_Z19splitRearrange_nvmqiiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 75 bind to kernel 2 '_Z19splitRearrange_nvmqiiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 76 bind to kernel 2 '_Z19splitRearrange_nvmqiiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 77 bind to kernel 2 '_Z19splitRearrange_nvmqiiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 78 bind to kernel 2 '_Z19splitRearrange_nvmqiiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 79 bind to kernel 2 '_Z19splitRearrange_nvmqiiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 0 bind to kernel 2 '_Z19splitRearrange_nvmqiiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 1 bind to kernel 2 '_Z19splitRearrange_nvmqiiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 2 bind to kernel 2 '_Z19splitRearrange_nvmqiiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 3 bind to kernel 2 '_Z19splitRearrange_nvmqiiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 4 bind to kernel 2 '_Z19splitRearrange_nvmqiiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 5 bind to kernel 2 '_Z19splitRearrange_nvmqiiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 6 bind to kernel 2 '_Z19splitRearrange_nvmqiiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 7 bind to kernel 2 '_Z19splitRearrange_nvmqiiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 8 bind to kernel 2 '_Z19splitRearrange_nvmqiiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 9 bind to kernel 2 '_Z19splitRearrange_nvmqiiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 10 bind to kernel 2 '_Z19splitRearrange_nvmqiiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 11 bind to kernel 2 '_Z19splitRearrange_nvmqiiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 12 bind to kernel 2 '_Z19splitRearrange_nvmqiiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 13 bind to kernel 2 '_Z19splitRearrange_nvmqiiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 14 bind to kernel 2 '_Z19splitRearrange_nvmqiiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 15 bind to kernel 2 '_Z19splitRearrange_nvmqiiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 16 bind to kernel 2 '_Z19splitRearrange_nvmqiiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 17 bind to kernel 2 '_Z19splitRearrange_nvmqiiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 18 bind to kernel 2 '_Z19splitRearrange_nvmqiiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 19 bind to kernel 2 '_Z19splitRearrange_nvmqiiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 20 bind to kernel 2 '_Z19splitRearrange_nvmqiiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 21 bind to kernel 2 '_Z19splitRearrange_nvmqiiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 22 bind to kernel 2 '_Z19splitRearrange_nvmqiiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 23 bind to kernel 2 '_Z19splitRearrange_nvmqiiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 24 bind to kernel 2 '_Z19splitRearrange_nvmqiiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 25 bind to kernel 2 '_Z19splitRearrange_nvmqiiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 26 bind to kernel 2 '_Z19splitRearrange_nvmqiiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 27 bind to kernel 2 '_Z19splitRearrange_nvmqiiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 28 bind to kernel 2 '_Z19splitRearrange_nvmqiiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 29 bind to kernel 2 '_Z19splitRearrange_nvmqiiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 30 bind to kernel 2 '_Z19splitRearrange_nvmqiiPjS_S_S_S_'
Destroy streams for kernel 2: size 0
kernel_name = _Z19splitRearrange_nvmqiiPjS_S_S_S_ 
kernel_launch_uid = 2 
gpu_sim_cycle = 754072
gpu_sim_insn = 2781631756
gpu_ipc =    3688.8145
gpu_tot_sim_cycle = 1123651
gpu_tot_sim_insn = 3763541442
gpu_tot_ipc =    3349.3865
gpu_tot_issued_cta = 5188
gpu_occupancy = 54.6958% 
gpu_tot_occupancy = 56.2257% 
max_total_param_size = 0
gpu_stall_dramfull = 1399361
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       8.2173
partiton_level_parallism_total  =      11.3313
partiton_level_parallism_util =       8.4232
partiton_level_parallism_util_total  =      12.2091
L2_BW  =     297.6630 GB/Sec
L2_BW_total  =     410.4656 GB/Sec
gpu_total_sim_rate=282717
############## bottleneck_stats #############
cycles: core 754072, icnt 754072, l2 754072, dram 566220
gpu_ipc	3688.815
gpu_tot_issued_cta = 5188, average cycles = 145
n_dram_writes	 0, n_dram_reads	 0
n_GLOBAL_ACC_R	 669166 
n_LOCAL_ACC_R	 0 
n_CONST_ACC_R	 0 
n_TEXTURE_ACC_R	 0 
n_GLOBAL_ACC_W	 0 
n_LOCAL_ACC_W	 0 
n_L1_WRBK_ACC	 0 
n_L2_WRBK_ACC	 826375 
n_L1_WR_ALLOC_R	 0 
n_L2_WR_ALLOC_R	 0 

n_sm	 80, n_schedulers	 4
scheduler util	0.452	80
L1D data util	0.228	80	0.239	20
L1D tag util	0.079	80	0.095	66
L2 data util	0.180	64	0.575	7
L2 tag util	0.141	64	0.390	19
n_l2_access	 6790330
icnt s2m util	0.000	0	0.000	19	flits per packet: -nan
icnt m2s util	0.000	0	0.000	19	flits per packet: -nan
sum=0
n_mem	 32
dram util	0.144	32	0.250	5

latency_l1_hit:	100, num_l1_reqs:	5
L1 hit latency:	20
latency_l2_hit:	-570538133, num_l2_reqs:	2791582
L2 hit latency:	1334
latency_dram:	126278630, num_dram_reqs:	3404844
DRAM latency:	1298

n_reg	65536, n_smem	98304, n_thread	2048, n_tb	32
reg file	0.875
smem size	0.339
thread slot	1.000
TB slot    	0.250
L1I tag util	1.003	80	1.052	9

n_mem_pipe	1, n_sp_pipe	4, n_sfu_pipe	4
mem pipe util	0.207	80	0.218	9
sp pipe util	0.000	0	0.000	9
sfu pipe util	0.000	0	0.000	9
ldst mem cycle	0.046	80	0.048	20

smem port	0.724	80

n_reg_bank	16
reg port	0.206	16	0.537	12
L1D tag util	0.079	80	0.095	66
L1D fill util	0.012	80	0.012	9
n_l1d_mshr	4096
L1D mshr util	0.006	80
n_l1d_missq	16
L1D missq util	0.030	80
L1D hit rate	0.000
L1D miss rate	0.718
L1D rsfail rate	0.282
L2 tag util	0.141	64	0.390	19
L2 fill util	0.014	64	0.014	1
n_l2_mshr	192
n_l2_missq	32
L2 mshr util	0.044	64	0.060	6
L2 missq util	0.001	64	0.003	11
L2 hit rate	0.411
L2 miss rate	0.501
L2 rsfail rate	0.087

dram activity	0.287	32	0.497	9

load trans eff	0.243
load trans sz	32.000
load_useful_bytes 5477840, load_transaction_bytes 22575424, icnt_m2s_bytes 0
n_gmem_load_insns 44094, n_gmem_load_accesses 705482
n_smem_access_insn 11975056, n_smem_accesses 43657936

tmp_counter/12	0.162

run 0.103, fetch 0.001, sync 0.077, control 0.011, data 0.803, struct 0.004
############ end_bottleneck_stats #############

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 86432, Miss = 86048, Miss_rate = 0.996, Pending_hits = 0, Reservation_fails = 17156
	L1D_cache_core[1]: Access = 86528, Miss = 86144, Miss_rate = 0.996, Pending_hits = 0, Reservation_fails = 20920
	L1D_cache_core[2]: Access = 85248, Miss = 84992, Miss_rate = 0.997, Pending_hits = 0, Reservation_fails = 19791
	L1D_cache_core[3]: Access = 84000, Miss = 83744, Miss_rate = 0.997, Pending_hits = 0, Reservation_fails = 24277
	L1D_cache_core[4]: Access = 86496, Miss = 86112, Miss_rate = 0.996, Pending_hits = 0, Reservation_fails = 24447
	L1D_cache_core[5]: Access = 83984, Miss = 83728, Miss_rate = 0.997, Pending_hits = 0, Reservation_fails = 32829
	L1D_cache_core[6]: Access = 83680, Miss = 83424, Miss_rate = 0.997, Pending_hits = 0, Reservation_fails = 24369
	L1D_cache_core[7]: Access = 83680, Miss = 83424, Miss_rate = 0.997, Pending_hits = 0, Reservation_fails = 28181
	L1D_cache_core[8]: Access = 86464, Miss = 86208, Miss_rate = 0.997, Pending_hits = 0, Reservation_fails = 21538
	L1D_cache_core[9]: Access = 86432, Miss = 86176, Miss_rate = 0.997, Pending_hits = 0, Reservation_fails = 21692
	L1D_cache_core[10]: Access = 84706, Miss = 84322, Miss_rate = 0.995, Pending_hits = 0, Reservation_fails = 26969
	L1D_cache_core[11]: Access = 85264, Miss = 84891, Miss_rate = 0.996, Pending_hits = 0, Reservation_fails = 21896
	L1D_cache_core[12]: Access = 83728, Miss = 83341, Miss_rate = 0.995, Pending_hits = 0, Reservation_fails = 30526
	L1D_cache_core[13]: Access = 85360, Miss = 85104, Miss_rate = 0.997, Pending_hits = 0, Reservation_fails = 22476
	L1D_cache_core[14]: Access = 83856, Miss = 83600, Miss_rate = 0.997, Pending_hits = 0, Reservation_fails = 28846
	L1D_cache_core[15]: Access = 83648, Miss = 83264, Miss_rate = 0.995, Pending_hits = 0, Reservation_fails = 26541
	L1D_cache_core[16]: Access = 83904, Miss = 83648, Miss_rate = 0.997, Pending_hits = 0, Reservation_fails = 24001
	L1D_cache_core[17]: Access = 86400, Miss = 86144, Miss_rate = 0.997, Pending_hits = 0, Reservation_fails = 22654
	L1D_cache_core[18]: Access = 82448, Miss = 82192, Miss_rate = 0.997, Pending_hits = 0, Reservation_fails = 27759
	L1D_cache_core[19]: Access = 83696, Miss = 83312, Miss_rate = 0.995, Pending_hits = 0, Reservation_fails = 24902
	L1D_cache_core[20]: Access = 86560, Miss = 86287, Miss_rate = 0.997, Pending_hits = 0, Reservation_fails = 16119
	L1D_cache_core[21]: Access = 85136, Miss = 84752, Miss_rate = 0.995, Pending_hits = 0, Reservation_fails = 24504
	L1D_cache_core[22]: Access = 86480, Miss = 86096, Miss_rate = 0.996, Pending_hits = 0, Reservation_fails = 19608
	L1D_cache_core[23]: Access = 85216, Miss = 84832, Miss_rate = 0.995, Pending_hits = 0, Reservation_fails = 19153
	L1D_cache_core[24]: Access = 87840, Miss = 87443, Miss_rate = 0.995, Pending_hits = 0, Reservation_fails = 19278
	L1D_cache_core[25]: Access = 86560, Miss = 86304, Miss_rate = 0.997, Pending_hits = 0, Reservation_fails = 22948
	L1D_cache_core[26]: Access = 83952, Miss = 83568, Miss_rate = 0.995, Pending_hits = 0, Reservation_fails = 29966
	L1D_cache_core[27]: Access = 87680, Miss = 87424, Miss_rate = 0.997, Pending_hits = 0, Reservation_fails = 27249
	L1D_cache_core[28]: Access = 83808, Miss = 83424, Miss_rate = 0.995, Pending_hits = 0, Reservation_fails = 30832
	L1D_cache_core[29]: Access = 83744, Miss = 83360, Miss_rate = 0.995, Pending_hits = 0, Reservation_fails = 25455
	L1D_cache_core[30]: Access = 84610, Miss = 84354, Miss_rate = 0.997, Pending_hits = 0, Reservation_fails = 32107
	L1D_cache_core[31]: Access = 86496, Miss = 86240, Miss_rate = 0.997, Pending_hits = 0, Reservation_fails = 22582
	L1D_cache_core[32]: Access = 86480, Miss = 86096, Miss_rate = 0.996, Pending_hits = 0, Reservation_fails = 16034
	L1D_cache_core[33]: Access = 83744, Miss = 83360, Miss_rate = 0.995, Pending_hits = 0, Reservation_fails = 25523
	L1D_cache_core[34]: Access = 83792, Miss = 83536, Miss_rate = 0.997, Pending_hits = 0, Reservation_fails = 25558
	L1D_cache_core[35]: Access = 86544, Miss = 86288, Miss_rate = 0.997, Pending_hits = 0, Reservation_fails = 21395
	L1D_cache_core[36]: Access = 85168, Miss = 84784, Miss_rate = 0.995, Pending_hits = 0, Reservation_fails = 25319
	L1D_cache_core[37]: Access = 83776, Miss = 83502, Miss_rate = 0.997, Pending_hits = 0, Reservation_fails = 24058
	L1D_cache_core[38]: Access = 83856, Miss = 83600, Miss_rate = 0.997, Pending_hits = 0, Reservation_fails = 27808
	L1D_cache_core[39]: Access = 85104, Miss = 84785, Miss_rate = 0.996, Pending_hits = 0, Reservation_fails = 23663
	L1D_cache_core[40]: Access = 85232, Miss = 84940, Miss_rate = 0.997, Pending_hits = 0, Reservation_fails = 25313
	L1D_cache_core[41]: Access = 86336, Miss = 86080, Miss_rate = 0.997, Pending_hits = 0, Reservation_fails = 24222
	L1D_cache_core[42]: Access = 83824, Miss = 83440, Miss_rate = 0.995, Pending_hits = 0, Reservation_fails = 32496
	L1D_cache_core[43]: Access = 83696, Miss = 83440, Miss_rate = 0.997, Pending_hits = 0, Reservation_fails = 20580
	L1D_cache_core[44]: Access = 86288, Miss = 85904, Miss_rate = 0.996, Pending_hits = 0, Reservation_fails = 18432
	L1D_cache_core[45]: Access = 85136, Miss = 84880, Miss_rate = 0.997, Pending_hits = 0, Reservation_fails = 29514
	L1D_cache_core[46]: Access = 82496, Miss = 82112, Miss_rate = 0.995, Pending_hits = 0, Reservation_fails = 27318
	L1D_cache_core[47]: Access = 84944, Miss = 84688, Miss_rate = 0.997, Pending_hits = 0, Reservation_fails = 26554
	L1D_cache_core[48]: Access = 85088, Miss = 84704, Miss_rate = 0.995, Pending_hits = 0, Reservation_fails = 29261
	L1D_cache_core[49]: Access = 85056, Miss = 84800, Miss_rate = 0.997, Pending_hits = 0, Reservation_fails = 21138
	L1D_cache_core[50]: Access = 82464, Miss = 82080, Miss_rate = 0.995, Pending_hits = 0, Reservation_fails = 27967
	L1D_cache_core[51]: Access = 85152, Miss = 84896, Miss_rate = 0.997, Pending_hits = 0, Reservation_fails = 18577
	L1D_cache_core[52]: Access = 85264, Miss = 84880, Miss_rate = 0.995, Pending_hits = 0, Reservation_fails = 27783
	L1D_cache_core[53]: Access = 85152, Miss = 84896, Miss_rate = 0.997, Pending_hits = 0, Reservation_fails = 28010
	L1D_cache_core[54]: Access = 82496, Miss = 82112, Miss_rate = 0.995, Pending_hits = 0, Reservation_fails = 26099
	L1D_cache_core[55]: Access = 85216, Miss = 84884, Miss_rate = 0.996, Pending_hits = 0, Reservation_fails = 24916
	L1D_cache_core[56]: Access = 85088, Miss = 84774, Miss_rate = 0.996, Pending_hits = 0, Reservation_fails = 19675
	L1D_cache_core[57]: Access = 85136, Miss = 84880, Miss_rate = 0.997, Pending_hits = 0, Reservation_fails = 22027
	L1D_cache_core[58]: Access = 85424, Miss = 85168, Miss_rate = 0.997, Pending_hits = 0, Reservation_fails = 30798
	L1D_cache_core[59]: Access = 85024, Miss = 84768, Miss_rate = 0.997, Pending_hits = 0, Reservation_fails = 25287
	L1D_cache_core[60]: Access = 85088, Miss = 84832, Miss_rate = 0.997, Pending_hits = 0, Reservation_fails = 21609
	L1D_cache_core[61]: Access = 85312, Miss = 85056, Miss_rate = 0.997, Pending_hits = 0, Reservation_fails = 22111
	L1D_cache_core[62]: Access = 87776, Miss = 87520, Miss_rate = 0.997, Pending_hits = 0, Reservation_fails = 19461
	L1D_cache_core[63]: Access = 84960, Miss = 84592, Miss_rate = 0.996, Pending_hits = 0, Reservation_fails = 24404
	L1D_cache_core[64]: Access = 85232, Miss = 84976, Miss_rate = 0.997, Pending_hits = 0, Reservation_fails = 21002
	L1D_cache_core[65]: Access = 84992, Miss = 84736, Miss_rate = 0.997, Pending_hits = 0, Reservation_fails = 31376
	L1D_cache_core[66]: Access = 82592, Miss = 82208, Miss_rate = 0.995, Pending_hits = 0, Reservation_fails = 40557
	L1D_cache_core[67]: Access = 85152, Miss = 84768, Miss_rate = 0.995, Pending_hits = 0, Reservation_fails = 24688
	L1D_cache_core[68]: Access = 84912, Miss = 84528, Miss_rate = 0.995, Pending_hits = 0, Reservation_fails = 23897
	L1D_cache_core[69]: Access = 85232, Miss = 84976, Miss_rate = 0.997, Pending_hits = 0, Reservation_fails = 22966
	L1D_cache_core[70]: Access = 83728, Miss = 83472, Miss_rate = 0.997, Pending_hits = 0, Reservation_fails = 32853
	L1D_cache_core[71]: Access = 85088, Miss = 84827, Miss_rate = 0.997, Pending_hits = 0, Reservation_fails = 21988
	L1D_cache_core[72]: Access = 83888, Miss = 83504, Miss_rate = 0.995, Pending_hits = 0, Reservation_fails = 30573
	L1D_cache_core[73]: Access = 83680, Miss = 83296, Miss_rate = 0.995, Pending_hits = 0, Reservation_fails = 25708
	L1D_cache_core[74]: Access = 86464, Miss = 86080, Miss_rate = 0.996, Pending_hits = 0, Reservation_fails = 23721
	L1D_cache_core[75]: Access = 85088, Miss = 84832, Miss_rate = 0.997, Pending_hits = 0, Reservation_fails = 21261
	L1D_cache_core[76]: Access = 86400, Miss = 86039, Miss_rate = 0.996, Pending_hits = 0, Reservation_fails = 19532
	L1D_cache_core[77]: Access = 82544, Miss = 82160, Miss_rate = 0.995, Pending_hits = 0, Reservation_fails = 31659
	L1D_cache_core[78]: Access = 84000, Miss = 83744, Miss_rate = 0.997, Pending_hits = 0, Reservation_fails = 33711
	L1D_cache_core[79]: Access = 85056, Miss = 84800, Miss_rate = 0.997, Pending_hits = 0, Reservation_fails = 26967
	L1D_total_cache_accesses = 6794196
	L1D_total_cache_misses = 6769125
	L1D_total_cache_miss_rate = 0.9963
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 1996940
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.016
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 5
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1369423
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 1282676
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 32
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 25066
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 5399670
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 714264
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1369460
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 5424736

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 1282676
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 714264
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
26014, 23791, 28263, 34023, 38495, 44255, 50015, 55775, 24776, 21410, 24730, 29338, 32658, 37266, 41874, 46482, 24776, 21410, 24730, 29338, 32658, 37266, 41874, 46482, 21944, 19712, 23216, 27824, 31328, 35936, 40544, 45152, 21944, 19712, 23216, 27824, 31328, 35936, 40544, 45152, 4952, 9524, 14132, 18740, 23348, 27956, 32564, 37172, 4952, 9524, 14132, 18740, 23348, 27956, 32564, 37172, 4952, 9524, 14132, 18740, 23348, 27956, 32564, 37172, 
gpgpu_n_tot_thrd_icount = 4562944576
gpgpu_n_tot_w_icount = 142592018
gpgpu_n_stall_shd_mem = 65460478
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1369452
gpgpu_n_mem_write_global = 11362992
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 2697416
gpgpu_n_store_insn = 21952688
gpgpu_n_shmem_insn = 456227242
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 7968768
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 46541321
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 8011924
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 5585515
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:120508121	W0_Idle:13139440	W0_Scoreboard:75155533	W1:1286624	W2:1224368	W3:747072	W4:1224368	W5:747072	W6:747072	W7:747072	W8:1224368	W9:747072	W10:752090	W11:747072	W12:747072	W13:747072	W14:747072	W15:747072	W16:1263278	W17:747072	W18:747072	W19:747072	W20:747072	W21:747072	W22:747072	W23:747072	W24:747072	W25:747072	W26:747072	W27:747072	W28:747072	W29:747072	W30:747072	W31:747072	W32:116940122
single_issue_nums: WS0:29148778	WS1:32159620	WS2:37653522	WS3:43630098	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 10955616 {8:1369452,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 264495488 {8:5938256,40:5424736,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 54778080 {40:1369452,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 90903936 {8:11362992,}
maxmflatency = 24358 
max_icnt2mem_latency = 24187 
maxmrqlatency = 10028 
max_icnt2sh_latency = 769 
averagemflatency = 1036 
avg_icnt2mem_latency = 767 
avg_mrq_latency = 66 
avg_icnt2sh_latency = 26 
mrq_lat_table:269766 	194097 	192037 	228506 	309139 	567957 	465104 	254618 	60074 	17630 	7977 	936 	29 	14 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	3262601 	2877629 	3916125 	1703271 	340383 	409291 	180881 	42263 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	292149 	132127 	167352 	2285403 	1235598 	1155587 	1290093 	1823953 	2780435 	690733 	311293 	369630 	158133 	39958 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	5835841 	1476687 	1308121 	1334202 	1216421 	902589 	523878 	126924 	7781 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	172 	824 	577 	192 	131 	114 	100 	13 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        64        64        64      7197        64        64        64        64        64        64        64        64        92        64        64        64 
dram[1]:        64        64        64      6794        64        64        64        64        64        64        64        64       100        64        64        64 
dram[2]:        64        64        64      5979        64        64        64        64        64        64        64        64        64        64        64        64 
dram[3]:        64        64        64      5764        64        64        64        64        64        64        64        64        64        64        64        64 
dram[4]:        64        64        64      5031        64        64        64        72        64        64        64        64        86        64        64        64 
dram[5]:        64        64        64      4977        64        64        64        72        64        64        64        64       106        64        64        64 
dram[6]:        64        64        64      4676        64        64        64        64        64        64        64        64       102        64        64        64 
dram[7]:        64        64        64      4576        64        64        64        64        64        64        64        64       102        64        64        64 
dram[8]:        64        64        64      4443        64        64        64        64        64        64        64        64        64        64        64        64 
dram[9]:        64        64        64      4453        64        64        64        64        64        64        64        64        64       100        64        64 
dram[10]:        64        64        64      4290        64        64        64        64        64        64        64        64        64       103        64        64 
dram[11]:        64        64        64       807        64        64        64        64        64        64        64        64        64       100        64        64 
dram[12]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        76       108 
dram[13]:        64        64        64        64        64        64        64        64        64        64        64        64        64       104        64        64 
dram[14]:        64        64        64        64        64        64        64        64        64        64        64        64        64       101        64        64 
dram[15]:        64        64        64        64        64        64        64        64        64        64        64        64        64        99        64        64 
dram[16]:        64        64        64        64        64        64        64        64        64        64        64        64        64        86        64        64 
dram[17]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        77        64 
dram[18]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64       109        64 
dram[19]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[20]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[21]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        71        64 
dram[22]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64       109        64 
dram[23]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[24]:        64        64        64        72        64        64        64        64        64        64        64        64       100        64        64        64 
dram[25]:        64        64        64        72        64        64        64        64        64        64        64        64       102        64        64        64 
dram[26]:        64        64        64        64        64        64        72        64        64        64        64        64        99        64        64        87 
dram[27]:        64        64      8822        64        64        64        72        64        64        64        64        64        64        64        64        83 
dram[28]:        64        64      9962        64        64        64        64        64        64        64        64        64        64        64       108        88 
dram[29]:        64        64     11077        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[30]:        64        64      9796        64        64        64        64        64        64        64        64        64       100        64        64        87 
dram[31]:        64        64      8302        64        64        64        64        64        64        64        64        64        84        64        64        89 
maximum service time to same row:
dram[0]:    195800    196422    141424     81774    152724    151364    156580    108537    168345    166892    164262    171380    183701    181775    165759    189098 
dram[1]:    193588    192974    140199     81831    131038    147926    156568    153381    150280    148913    160559    165972    130615    177878    177954    137513 
dram[2]:    192503    194132    139001     68901    147173    149875    155819     90074    149469    149936    160404    167419    161572    179284    184640    162624 
dram[3]:    133254    197993    142537     72869    151192    155042    139406     90533    166488    155039    163301    171541    179120    183830    188421    134535 
dram[4]:    197499    196194    143351     87512    152816    152403    139164     89157    168353    153158    163577    163240    183013    181616    189471    162951 
dram[5]:    133303    196898    141939     88186    150907    152709    154649     90219    166524    153302    161598    165629    180752    182055    132835    178060 
dram[6]:    133118    142894    141824    103021    150737    154763    153419    105759    166878    155273    161924    166841    180627    183452    160043    190250 
dram[7]:    134570    196226    144507    102098    152243    152310    155587    103020    168854    167780    174325    164272    183458    181667    177017    132610 
dram[8]:    134287    142197    144425    115362    151704    152968    155195    116503    168218    153006    173873    169478    182010    182338    189403    158720 
dram[9]:    132658    143109    141806    115047    150496    154481    153162    118212    151057    154989    171790    171474    180962    147823    188104    172960 
dram[10]:    133744    140770    143117    132605    152739    152527    155786    133453    153678    152927    174732    169685    185540    157215    191011    186706 
dram[11]:    195696    141893    141493    132359    150545    154411    152890    135272    151258    154032    169281    171158    182874    173147    145073    190824 
dram[12]:    126846    137346    141023    144575    141764    142114    146156    145254    128543    139782    158126    158343    169074    170507    147444    186147 
dram[13]:    129337    139096    146474    150415    144696    148293    150623    151955    163369    166494    167116    171674    179978    181272    166874    142995 
dram[14]:    133399    141211    147684    140958    152885    151884    155565    154506    159706    167860    171967    173454    181155    181174    182875    150500 
dram[15]:    195434    141323    147684    141171    151102    149954    153936    157110    157903    169718    170524    175890    180951    183320    189044    169102 
dram[16]:    194968    141375    147697    152382    151141    151380    153779    156143    157885    169836    170181    174288    181002    183518    145066    181926 
dram[17]:    145215    194249    143219    140785    148789    148316    157587    142716    163690    167143    170577    175176    177414    179111    162524    187757 
dram[18]:    145111    194884    143174    147935    149104    149087    157374    149798    163476    167876    170460    176408    139606    179900    175683    189085 
dram[19]:    140246    196819    147809    148249    151671    150501    161197    150661    166854    167130    170424    173124    164955    182097    189360    189341 
dram[20]:    140640    195825    146678    143204    150604    151102    156287    145561    166103    168611    169704    175019    178539    183438    188844    144333 
dram[21]:    157827    194921    146947    141767    152484    149954    153290    145400    166432    168203    170112    174385    181305    180490    189141    161435 
dram[22]:    140580    195178    145307    140405    152043    149914    152057    144887    166675    169455    171008    178088    180494    180495    142878    175700 
dram[23]:    147996    146422    145302    140445    151101    149942    152230    144318    166584    167980    170635    178136    180513    181594    158703    188141 
dram[24]:    148324    146637    144963    143062    151110    150111    151943    151825    166664    166815    173181    177695    180966    181326    173820    142763 
dram[25]:    139984    146566    144963    149066    154416    151264    161691    153331    168195    167647    175122    177375    181910    181231    187811    157895 
dram[26]:    140142    147261    145788    149139    152543    152045    161844    155404    167073    168500    174025    176127    181748    141625    189466    172845 
dram[27]:    140137    154008    144394    148736    151193    150911    160700    155585    166213    166108    173296    172787    181531    154845    189121    184246 
dram[28]:    136708    139530    138535    139153    115307    146953    141476    144704    155508    149265    159941    161670    170040    165313    137338    182562 
dram[29]:    143841    196545    139028    147508    147298    151939    157010    160403    162668    156749    166443    172606    179913    182397    147935    188111 
dram[30]:    196574    196186    107243    141204    152717    151692    139137    161142    169151    158061    171430    173837    182481    182076    171024    140934 
dram[31]:    196278    195546    107395    141611    152692    151894    139254    160752    169277    157907    172931    173692    181743    181598    183946    149182 
average row accesses per activate:
dram[0]: 20.487804 20.119761 20.000000 150.199997 18.360655 19.421965 18.876404 18.461538 18.659340 18.966667 17.668343 18.248705 17.099056 16.264574 14.365672 12.031348 
dram[1]: 19.200001 22.857143 19.090910 158.065338 18.360655 20.363636 20.869566 19.310345 17.507692 17.968422 17.847715 17.969387 17.945545 18.803108 11.996895 12.616393 
dram[2]: 18.064516 21.132076 18.666666 160.300308 18.162163 19.764706 19.200001 19.764706 17.329948 18.758242 17.847715 18.634920 17.541063 16.714285 12.514658 13.447553 
dram[3]: 17.684210 18.666666 17.967915 149.538467 17.319588 16.884422 17.777779 17.967915 17.689119 17.781250 16.822966 17.264706 15.903509 15.855895 12.956376 13.463414 
dram[4]: 17.967915 19.421965 18.666666 138.060211 17.500000 16.884422 17.409327 15.738317 17.597939 18.554348 17.580000 15.051282 17.184834 15.364407 13.433566 13.934783 
dram[5]: 19.881657 18.563536 19.310345 139.199509 17.872341 16.884422 18.666666 14.771930 17.418367 17.689119 17.757576 14.259109 17.531401 15.196652 11.910494 11.904321 
dram[6]: 18.360655 20.740740 19.090910 156.017960 18.162163 18.983051 19.200001 18.563536 18.063492 19.179775 18.505262 16.457945 18.236181 17.418270 14.735632 12.555555 
dram[7]: 18.260870 21.132076 17.684210 150.552841 18.770950 18.064516 17.684210 18.162163 18.063492 17.874346 17.320196 16.535212 17.545895 16.570776 13.591549 12.836667 
dram[8]: 18.064516 20.240963 18.162163 153.849106 19.649122 19.534883 17.142857 17.872341 18.063492 19.288136 18.505262 17.097088 16.570776 16.911215 13.081633 14.361940 
dram[9]: 18.876404 20.119761 19.200001 148.759354 17.230770 20.240963 19.310345 17.967915 17.781250 18.758242 18.217617 18.061539 16.495455 19.797813 11.377582 14.550943 
dram[10]: 18.876404 19.764706 17.500000 153.265488 18.360655 19.090910 17.872341 16.716417 18.966667 18.256685 18.123711 16.457945 15.807860 19.195766 13.593639 12.392282 
dram[11]: 18.064516 19.421965 16.716417 33.705723 17.409327 18.360655 17.142857 18.260870 17.874346 17.781250 17.668343 17.264706 14.470119 18.221106 13.583039 12.339744 
dram[12]: 10.627306 10.867925 11.566265 11.206225 11.206225 11.076923 11.707317 11.383399 10.082474 10.669091 11.283582 10.761566 10.754325  9.955272 10.020833  9.219178 
dram[13]: 18.666666 18.162163 18.360655 17.684210 18.666666 17.872341 18.360655 17.500000 17.874346 17.781250 17.405941 17.522388 17.606796 17.247620 13.760715 12.422581 
dram[14]: 20.363636 19.310345 18.876404 18.064516 18.461538 17.055838 17.409327 18.260870 19.072626 18.758242 19.318682 18.734043 17.427885 17.960396 13.293103 12.718543 
dram[15]: 21.677420 19.534883 19.881657 19.310345 18.666666 19.649122 18.162163 18.876404 20.566265 18.354839 18.702127 18.834225 16.044249 17.363636 11.713414 13.708185 
dram[16]: 20.869566 18.770950 18.770950 18.461538 18.260870 18.876404 18.666666 18.260870 19.620689 17.968422 17.757576 18.061539 18.489796 16.883720 13.732142 12.853333 
dram[17]: 20.363636 18.162163 19.764706 19.200001 18.563536 19.649122 18.064516 19.200001 18.159575 17.689119 17.580000 18.834225 16.053097 17.597088 14.202952 13.265517 
dram[18]: 20.119761 17.967915 18.461538 20.240963 18.260870 19.090910 17.967915 19.090910 17.874346 18.354839 19.425415 19.351648 16.957945 17.075472 14.507519 12.251593 
dram[19]: 19.649122 18.770950 17.967915 17.777779 17.409327 17.230770 16.716417 17.500000 17.597939 17.155779 18.217617 18.154638 15.108334 16.333334 14.191882 14.184502 
dram[20]: 15.203620 17.967915 16.969696 18.360655 15.000000 18.360655 16.633663 18.461538 16.257143 18.256685 15.286957 18.248705 14.881147 16.205357 11.848765 13.328720 
dram[21]: 17.967915 17.872341 18.461538 19.649122 16.551723 18.770950 17.230770 17.319588 17.070000 18.758242 16.822966 17.180489 15.683983 16.728111 11.700000 14.428572 
dram[22]: 18.563536 18.983051 18.666666 18.064516 19.200001 18.983051 17.409327 18.770950 18.354839 18.554348 19.752810 18.061539 17.492754 17.238094 12.477419 12.432258 
dram[23]: 18.876404 18.461538 18.983051 18.064516 18.563536 20.240963 17.967915 18.260870 18.354839 19.288136 18.603174 17.698492 14.856558 16.352678 14.727969 12.254777 
dram[24]: 18.983051 18.563536 19.534883 18.607735 18.563536 18.876404 17.142857 17.142857 17.781250 19.848837 17.405941 18.061539 16.191965 16.132158 14.281482 12.125786 
dram[25]: 18.876404 17.684210 18.666666 18.921349 19.090910 18.162163 17.967915 17.967915 20.082354 17.329948 19.533333 18.439791 19.814207 16.939816 12.709571 14.528302 
dram[26]: 18.360655 16.969696 17.872341 18.260870 17.319588 18.563536 17.360825 17.591623 17.597939 17.507692 18.217617 17.435644 17.784313 14.264591 11.446428 14.391791 
dram[27]: 18.983051 18.260870 137.959122 18.666666 17.684210 18.461538 18.404371 17.777779 17.507692 18.256685 19.076086 17.435644 15.800000 14.951020 13.219932 13.639576 
dram[28]: 10.786517 10.666667 130.547867 11.707317 10.827067 10.588235 11.520000 10.472727 10.630435 10.866667 11.541985 10.685513 10.957747 10.323529  9.099730 10.741214 
dram[29]: 18.770950 17.967915 152.630554 18.461538 18.360655 18.064516 16.716417 18.064516 17.070000 18.655737 17.264706 17.522388 16.962616 15.638298 12.860000 13.778571 
dram[30]: 19.881657 18.461538 150.177841 19.310345 19.534883 16.969696 18.360655 17.319588 19.288136 17.874346 18.439791 18.154638 17.774509 17.390476 14.206642 12.696369 
dram[31]: 20.240963 19.200001 143.154053 18.770950 19.090910 17.777779 18.876404 17.777779 19.072626 18.354839 20.717648 18.734043 17.213270 15.361344 12.665574 13.682143 
average row locality = 2567884/109375 = 23.477797
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      2560      2560      2560      2560      2560      2560      2560      2560      2592      2608      2688      2688      2672      2672      2624      2624 
dram[1]:      2560      2560      2560      2560      2560      2560      2560      2560      2608      2608      2688      2688      2672      2672      2624      2624 
dram[2]:      2560      2560      2560      2560      2560      2560      2560      2560      2608      2608      2688      2688      2672      2672      2624      2624 
dram[3]:      2560      2560      2560      2560      2560      2560      2560      2560      2608      2608      2688      2688      2672      2672      2624      2624 
dram[4]:      2560      2560      2560      2560      2560      2560      2560      2560      2608      2608      2688      2688      2672      2672      2624      2624 
dram[5]:      2560      2560      2560      2560      2560      2560      2560      2560      2608      2608      2688      2688      2672      2672      2624      2624 
dram[6]:      2560      2560      2560      2560      2560      2560      2560      2560      2608      2608      2688      2688      2672      2672      2624      2624 
dram[7]:      2560      2560      2560      2560      2560      2560      2560      2560      2608      2608      2688      2688      2672      2672      2624      2624 
dram[8]:      2560      2560      2560      2560      2560      2560      2560      2560      2608      2608      2688      2688      2672      2672      2624      2624 
dram[9]:      2560      2560      2560      2560      2560      2560      2560      2560      2608      2608      2688      2688      2672      2672      2624      2624 
dram[10]:      2560      2560      2560      2560      2560      2560      2560      2560      2608      2608      2688      2688      2672      2672      2624      2624 
dram[11]:      2560      2560      2560      2560      2560      2560      2560      2560      2608      2608      2688      2688      2672      2672      2624      2624 
dram[12]:      2560      2560      2560      2560      2560      2560      2560      2560      2608      2608      2688      2688      2672      2672      2624      2624 
dram[13]:      2560      2560      2560      2560      2560      2560      2560      2560      2608      2608      2688      2688      2672      2672      2624      2624 
dram[14]:      2560      2560      2560      2560      2560      2560      2560      2560      2608      2608      2688      2688      2672      2672      2624      2624 
dram[15]:      2560      2560      2560      2560      2560      2560      2560      2560      2608      2608      2688      2688      2672      2672      2624      2624 
dram[16]:      2560      2560      2560      2560      2560      2560      2560      2560      2608      2608      2688      2688      2672      2672      2624      2624 
dram[17]:      2560      2560      2560      2560      2560      2560      2560      2560      2608      2608      2688      2688      2672      2672      2624      2624 
dram[18]:      2560      2560      2560      2560      2560      2560      2560      2560      2608      2608      2688      2688      2672      2672      2624      2624 
dram[19]:      2560      2560      2560      2560      2560      2560      2560      2560      2608      2608      2688      2688      2672      2672      2624      2624 
dram[20]:      2560      2560      2560      2560      2560      2560      2560      2560      2608      2608      2688      2688      2672      2672      2624      2624 
dram[21]:      2560      2560      2560      2560      2560      2560      2560      2560      2608      2608      2688      2688      2672      2672      2624      2624 
dram[22]:      2560      2560      2560      2560      2560      2560      2560      2560      2608      2608      2688      2688      2672      2666      2624      2624 
dram[23]:      2560      2560      2560      2560      2560      2560      2560      2560      2608      2608      2688      2688      2672      2664      2624      2624 
dram[24]:      2560      2560      2560      2560      2560      2560      2560      2560      2608      2608      2688      2688      2672      2664      2624      2624 
dram[25]:      2560      2560      2560      2560      2560      2560      2560      2560      2608      2608      2688      2688      2672      2664      2624      2624 
dram[26]:      2560      2560      2560      2560      2560      2560      2560      2560      2608      2608      2688      2688      2672      2664      2624      2624 
dram[27]:      2560      2560      2560      2560      2560      2560      2560      2560      2608      2608      2682      2688      2672      2664      2624      2624 
dram[28]:      2560      2560      2560      2560      2560      2560      2560      2560      2608      2608      2688      2688      2672      2664      2624      2624 
dram[29]:      2560      2560      2560      2560      2560      2560      2560      2560      2608      2608      2688      2688      2672      2664      2624      2624 
dram[30]:      2560      2560      2560      2560      2560      2560      2560      2560      2608      2608      2688      2688      2672      2664      2624      2624 
dram[31]:      2560      2560      2560      2560      2560      2560      2560      2560      2608      2608      2688      2688      2672      2664      2624      2620 
total dram reads = 1333144
bank skew: 2688/2560 = 1.05
chip skew: 41664/41648 = 1.00
number of total write accesses:
dram[0]:      2240      2240      2240    116154      2240      2240      2240      2240      2256      2264      2328      2340      2496      2501      2771      2801 
dram[1]:      2240      2240      2240    119610      2240      2240      2240      2240      2264      2264      2328      2340      2495      2503      2799      2776 
dram[2]:      2240      2240      2240    116974      2240      2240      2240      2240      2264      2264      2328      2340      2505      2504      2802      2789 
dram[3]:      2240      2240      2240    119536      2240      2240      2240      2240      2264      2264      2328      2340      2490      2507      2782      2794 
dram[4]:      2240      2240      2240    117321      2240      2240      2240      2260      2264      2264      2328      2340      2505      2495      2791      2822 
dram[5]:      2240      2240      2240    119678      2240      2240      2240      2260      2264      2264      2328      2340      2500      2504      2792      2781 
dram[6]:      2240      2240      2240    117934      2240      2240      2240      2240      2264      2264      2328      2340      2494      2495      2793      2796 
dram[7]:      2240      2240      2240    119165      2240      2240      2240      2240      2264      2264      2328      2340      2501      2502      2790      2793 
dram[8]:      2240      2240      2240    117726      2240      2240      2240      2240      2264      2264      2328      2340      2503      2488      2785      2782 
dram[9]:      2240      2240      2240    119246      2240      2240      2240      2240      2264      2264      2328      2340      2508      2496      2808      2811 
dram[10]:      2240      2240      2240    116321      2240      2240      2240      2240      2264      2264      2328      2340      2496      2503      2785      2766 
dram[11]:      2240      2240      2240     14260      2240      2240      2240      2240      2264      2264      2328      2340      2497      2499      2787      2810 
dram[12]:      1280      1280      1280      1280      1280      1280      1280      1280      1304      1304      1344      1344      1473      1466      1803      1828 
dram[13]:      2240      2240      2240      2240      2240      2240      2240      2240      2264      2264      2328      2340      2500      2487      2812      2786 
dram[14]:      2240      2240      2240      2240      2240      2240      2240      2240      2264      2264      2328      2340      2493      2499      2774      2778 
dram[15]:      2240      2240      2240      2240      2240      2240      2240      2240      2264      2264      2328      2340      2508      2497      2788      2794 
dram[16]:      2240      2240      2240      2240      2240      2240      2240      2240      2264      2264      2328      2340      2487      2507      2783      2779 
dram[17]:      2240      2240      2240      2240      2240      2240      2240      2240      2264      2264      2328      2340      2515      2496      2786      2807 
dram[18]:      2240      2240      2240      2240      2240      2240      2240      2240      2264      2264      2328      2340      2499      2483      2781      2772 
dram[19]:      2240      2240      2240      2240      2240      2240      2240      2240      2264      2264      2328      2340      2488      2493      2795      2808 
dram[20]:      2240      2240      2240      2240      2240      2240      2240      2240      2264      2264      2328      2340      2495      2505      2746      2768 
dram[21]:      2240      2240      2240      2240      2240      2240      2240      2240      2264      2264      2328      2340      2491      2496      2815      2770 
dram[22]:      2240      2240      2240      2240      2240      2240      2240      2240      2264      2264      2328      2340      2479      2492      2838      2779 
dram[23]:      2240      2240      2240      2240      2240      2240      2240      2240      2264      2264      2328      2340      2485      2550      2777      2805 
dram[24]:      2240      2240      2240      2266      2240      2240      2240      2240      2264      2264      2328      2340      2487      2551      2804      2799 
dram[25]:      2240      2240      2240      2266      2240      2240      2240      2240      2264      2264      2328      2340      2495      2552      2785      2773 
dram[26]:      2240      2240      2240      2240      2240      2240      2260      2240      2264      2264      2328      2340      2491      2551      2795      2807 
dram[27]:      2240      2240    106892      2240      2240      2240      2260      2240      2264      2264      2325      2340      2497      2538      2785      2769 
dram[28]:      1280      1280    109196      1280      1280      1280      1280      1280      1304      1304      1344      1344      1457      1537      1837      1857 
dram[29]:      2240      2240    117409      2240      2240      2240      2240      2240      2264      2264      2340      2340      2503      2564      2790      2789 
dram[30]:      2240      2240    115951      2240      2240      2240      2240      2240      2264      2264      2340      2340      2494      2554      2811      2786 
dram[31]:      2240      2240    117775      2240      2240      2240      2240      2240      2264      2264      2340      2340      2512      2534      2796      2769 
total dram writes = 3019655
bank skew: 119678/1280 = 93.50
chip skew: 155151/22106 = 7.02
average mf latency per bank:
dram[0]:      35219      2590      2532      2988      2429      2542      2464      2572      2435      2492      2347      2451      2629      2601      3145      3492
dram[1]:      39962      2577      2481      1990      2418      2515      2416      2496      2399      2441      2416      2467      2638      2642      2950      3305
dram[2]:      37315      2534      2500      1817      2436      2474      2429      2493      2395      2404      2423      2465      2620      2631      3223      3237
dram[3]:      32613      2526      2536      2503      2498      2446      2502      2497      2492      2400      2431      2419      2606      2653      3219      3154
dram[4]:      24242      2647      2592      2630      2517      2562      2581      2604      2577      2539      2449      2526      2688      2719      3398      3298
dram[5]:      20767      2727      2567      2133      2478      2670      2485      2621      2465      2538      2442      2567      2640      2795      3182      3342
dram[6]:      14779      2594      2586      1947      2521      2583      2537      2562      2501      2450      2482      2458      2709      2697      3216      3333
dram[7]:      13050      2587      2546      1841      2537      2503      2599      2575      2590      2481      2491      2507      2664      2705      3185      3300
dram[8]:      12281      2558      2611      1679      2547      2481      2557      2500      2505      2402      2455      2422      2690      2673      3260      3179
dram[9]:      11826      2572      2658      1653      2546      2412      2562      2488      2558      2472      2543      2412      2809      2663      3447      3209
dram[10]:      13710      2628      2601      1521      2489      2499      2492      2600      2528      2477      2466      2459      2743      2644      3336      3184
dram[11]:      13077      2559      2484      2172      2377      2436      2375      2519      2401      2426      2371      2388      2684      2539      3186      3228
dram[12]:      13312      1838      1798      1781      1724      1661      1713      1776      1704      1675      1667      1634      2043      1907      2636      2767
dram[13]:      10595      2493      2469      2473      2447      2384      2411      2451      2316      2389      2327      2351      2594      2590      3125      3216
dram[14]:       9624      2539      2486      2481      2383      2408      2453      2502      2300      2401      2306      2367      2497      2589      3011      3115
dram[15]:       8956      2461      2511      2458      2397      2385      2399      2468      2263      2378      2305      2300      2563      2510      3166      3087
dram[16]:       3537      2497      2466      2448      2457      2369      2472      2456      2309      2375      2317      2348      2531      2516      3086      2996
dram[17]:       2438      2462      2437      2420      2417      2337      2446      2391      2305      2290      2348      2305      2586      2530      3094      3087
dram[18]:       2513      2427      2474      2455      2447      2344      2505      2405      2379      2288      2428      2281      2554      2501      2970      3042
dram[19]:       2456      2519      2462      2463      2385      2393      2460      2458      2313      2393      2317      2368      2464      2628      3109      3242
dram[20]:       2682      2546      2657      2444      2576      2401      2620      2361      2419      2319      2436      2310      2576      2560      3286      3057
dram[21]:       2665      2559      2670      2435      2550      2399      2558      2361      2451      2327      2506      2344      2631      2601      3420      3121
dram[22]:       2609      2599      2565      2486      2415      2464      2469      2457      2334      2378      2320      2360      2486      2622      3230      3149
dram[23]:       2490      2559      2486      2516      2433      2489      2493      2446      2320      2355      2343      2317      2526      2711      3138      3191
dram[24]:       2560      2539      2525      2495      2464      2438      2468      2416      2321      2370      2381      2343      2559      2746      3196      3168
dram[25]:       2549      2599      2542      2522      2401      2436      2420      2449      2311      2411      2393      2395      2475      2852      3189      3216
dram[26]:       2625      2515      2600      2462      2537      2368      2545      2388      2400      2362      2400      2321      2513      2662      3412      3057
dram[27]:       2687      2613      5542      2570      2577      2456      2616      2519      2488      2481      2418      2442      2570      2754      3500      3107
dram[28]:       1944      2100      6457      1973      1789      1779      1860      1849      1772      1821      1696      1827      2087      2289      2987      2920
dram[29]:       2682      2634      5118      2511      2511      2401      2559      2441      2517      2435      2515      2428      2710      2680      3296      3250
dram[30]:       2556      2679      4529      2561      2510      2451      2588      2511      2483      2505      2448      2471      2604      2847      3297      3360
dram[31]:       2587      2621      3396      2494      2629      2411      2672      2479      2530      2468      2477      2431      2555      2765      3260      3177
maximum mf latency per bank:
dram[0]:      20237      8768      8623     16397      8761      9196      9044      9134      8234     10846      8535      9853      8670      9687      7996      9258
dram[1]:      20231      8902      7961     16208      8853      8657      8532      8921      8311      9502      8216      8923     12257      9390      8565      9642
dram[2]:      20216      8471      8796     13979      9615      8185      9357      8492      8294      8719      8563      8318     12258      8516      9277      7799
dram[3]:      19616      8408      9038     16889      9259      8918     10028      8592      9061      8585      8892      8280      8803      8419      9484      8396
dram[4]:      19616     10820      9380     17519      9369     10792      9262     10269      8973     12426      9682     10944      9649     10725      9377     10611
dram[5]:      16230     10797      8655     16457     10168     10673     10254     10464      8823     11441      8647     10300      9133     10561      9208     10809
dram[6]:      16225      8525     10238     12679     10554      8094     11568      8247      9881      8230      9272      7585      8983      8466      9304      8398
dram[7]:      14337      8585      8754     12645      8251     10198      8503      9696      8103      8678      8690      9463      8719      8809      8666      8747
dram[8]:      14333      8476      8430      9512      8142      8452      8655      8318      8283      8281      8674      7700      8990      8850      8590      8504
dram[9]:      13715      8940      9858      9545     12250      8235     12036      9404     10950      9041     11292      7693     10573      9201     10698      9092
dram[10]:      13702     10207      8555     11698      9398     10029      9612      9512      8953      9808      8926      9689      9383      9148      8943      9516
dram[11]:      12689      8904      8801      9494      8275      8167      8241      8165      9054      9285      7790      8949      8256      9154      8355      8893
dram[12]:      12691     10177     11186      9117     10992      9495     10451      9664     10866      8830     10680      9132     11075      9782     11391      9757
dram[13]:       9311      8596      9818      7692      8952      8328      8013      9032      9841      8278      9246      9050      8683      8501      9130      8997
dram[14]:       9389      9302      9266      8442      9165     10003      8427      9969      8137      9960      8663      8666      8814      9026      8570     10030
dram[15]:       9608      8667      9805      8375     10006      8406      8232      8611      9476      8889      8304      8614      9136      8310      9153      8785
dram[16]:       9720      8782     10084      8919     10047      8906     10201      8393      9688      8765      7817      8560      9896      8664      8213      9188
dram[17]:       9211      8753      9366      8329      8722      8382      9298      8294      9057      8470      9269      8408      9298      8676      9887      9018
dram[18]:       9699      8551      9843      8204     10366      8286     10598      8423      9503      8510     10096      8472      9886      8525     10127      8687
dram[19]:       9406      9905     10100      9758     10118      9653     10779      9356      8916      8833      8649      9042      9028      9336      9600      9995
dram[20]:      11464      9026     11892      7885     12323      9720     12413      9764     11834      9231     11719      8529     11785      8700     11492      8927
dram[21]:      10536      9136     10861      8759     10866      9374     10749      9317     11030      9025     10015      8262     10993      8394     10439      9194
dram[22]:       9485      8727     10188      8743     10041      8248     10038      8043      8523      7946      9042      7974      9868      8182      9109      8644
dram[23]:       9474      9000     10030      8991     10324      8283     10328      8487      9167      7999      8799      7996      9762      8624      9425      8845
dram[24]:       8731      9591     10479      9412     10640      9009     10640      8764      9052      8537      8899      8670      9369      8988      9800      9406
dram[25]:       8052     10364      9627     11292      9367     10783      9162     10266      8611      9916      8857      9716      8895     10338      9303     10428
dram[26]:       9718      8807     11054      8739     10739      8888     10523      8728      9967      7907     10276      8107     10445      7585     10564      9005
dram[27]:       8936      8718     23822      8879      9136      7922      8768      8311      8431      8037      8832      8244      9239      8259      9450      8890
dram[28]:       9014     12144     24358      9877      7993     10388      8441     10343      9948     10755      8610     11594      9738     11763     12533     16843
dram[29]:      10030      8345     23230      8740      8757      7991     10031      7798     10723      8120      9881      8481     10354      8604     11463      7814
dram[30]:       8509      9472     20667      8741      7692      8650      7634      8966      8332      8698      8304      8987      8723      9114      8459      8635
dram[31]:       8737     10067     19696      8624      8708      8985      8012      9033      8354      9434      8354      8849      8894      9501      8785      9147
Memory Partition 0: 
Cache L2_bank_000:

Cache L2_bank_001:

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=843730 n_nop=646487 n_act=3331 n_pre=3315 n_ref_event=0 n_req=103376 n_rd=41648 n_rd_L2_A=0 n_write=0 n_wr_bk=151591 bw_util=0.229
n_activity=413412 dram_eff=0.4674
bk0: 2560a 814060i bk1: 2560a 815426i bk2: 2560a 812489i bk3: 2560a 640689i bk4: 2560a 812337i bk5: 2560a 808775i bk6: 2560a 810055i bk7: 2560a 808290i bk8: 2592a 807665i bk9: 2608a 808374i bk10: 2688a 812258i bk11: 2688a 809586i bk12: 2672a 812061i bk13: 2672a 812778i bk14: 2624a 799935i bk15: 2624a 803607i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.967778
Row_Buffer_Locality_read = 0.953611
Row_Buffer_Locality_write = 0.977336
Bank_Level_Parallism = 2.113547
Bank_Level_Parallism_Col = 2.042683
Bank_Level_Parallism_Ready = 1.116208
write_to_read_ratio_blp_rw_average = 0.601271
GrpLevelPara = 1.753205 

BW Util details:
bwutil = 0.229029 
total_CMD = 843730 
util_bw = 193239 
Wasted_Col = 179211 
Wasted_Row = 13002 
Idle = 458278 

BW Util Bottlenecks: 
RCDc_limit = 13219 
RCDWRc_limit = 8572 
WTRc_limit = 153879 
RTWc_limit = 21523 
CCDLc_limit = 184900 
rwq = 0 
CCDLc_limit_alone = 152928 
WTRc_limit_alone = 123093 
RTWc_limit_alone = 20337 

Commands details: 
total_CMD = 843730 
n_nop = 646487 
Read = 41648 
Write = 0 
L2_Alloc = 0 
L2_WB = 151591 
n_act = 3331 
n_pre = 3315 
n_ref = 0 
n_req = 103376 
total_req = 193239 

Dual Bus Interface Util: 
issued_total_row = 6646 
issued_total_col = 193239 
Row_Bus_Util =  0.007877 
CoL_Bus_Util = 0.229029 
Either_Row_CoL_Bus_Util = 0.233775 
Issued_on_Two_Bus_Simul_Util = 0.003131 
issued_two_Eff = 0.013395 
queue_avg = 7.822295 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=7.8223
Memory Partition 1: 
Cache L2_bank_002:

Cache L2_bank_003:

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=843730 n_nop=642901 n_act=3333 n_pre=3317 n_ref_event=0 n_req=107990 n_rd=41664 n_rd_L2_A=0 n_write=0 n_wr_bk=155059 bw_util=0.2332
n_activity=437223 dram_eff=0.4499
bk0: 2560a 815923i bk1: 2560a 818153i bk2: 2560a 818573i bk3: 2560a 637040i bk4: 2560a 815952i bk5: 2560a 813319i bk6: 2560a 821324i bk7: 2560a 816869i bk8: 2608a 816869i bk9: 2608a 816298i bk10: 2688a 816266i bk11: 2688a 818556i bk12: 2672a 814228i bk13: 2672a 814073i bk14: 2624a 807732i bk15: 2624a 807712i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.969136
Row_Buffer_Locality_read = 0.954181
Row_Buffer_Locality_write = 0.978530
Bank_Level_Parallism = 1.863769
Bank_Level_Parallism_Col = 1.791557
Bank_Level_Parallism_Ready = 1.107481
write_to_read_ratio_blp_rw_average = 0.659203
GrpLevelPara = 1.579737 

BW Util details:
bwutil = 0.233159 
total_CMD = 843730 
util_bw = 196723 
Wasted_Col = 185729 
Wasted_Row = 13940 
Idle = 447338 

BW Util Bottlenecks: 
RCDc_limit = 13397 
RCDWRc_limit = 8839 
WTRc_limit = 110785 
RTWc_limit = 27647 
CCDLc_limit = 175389 
rwq = 0 
CCDLc_limit_alone = 153843 
WTRc_limit_alone = 91083 
RTWc_limit_alone = 25803 

Commands details: 
total_CMD = 843730 
n_nop = 642901 
Read = 41664 
Write = 0 
L2_Alloc = 0 
L2_WB = 155059 
n_act = 3333 
n_pre = 3317 
n_ref = 0 
n_req = 107990 
total_req = 196723 

Dual Bus Interface Util: 
issued_total_row = 6650 
issued_total_col = 196723 
Row_Bus_Util =  0.007882 
CoL_Bus_Util = 0.233159 
Either_Row_CoL_Bus_Util = 0.238025 
Issued_on_Two_Bus_Simul_Util = 0.003015 
issued_two_Eff = 0.012667 
queue_avg = 6.531519 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=6.53152
Memory Partition 2: 
Cache L2_bank_004:

Cache L2_bank_005:

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=843730 n_nop=645706 n_act=3330 n_pre=3314 n_ref_event=0 n_req=104109 n_rd=41664 n_rd_L2_A=0 n_write=0 n_wr_bk=152450 bw_util=0.2301
n_activity=412354 dram_eff=0.4707
bk0: 2560a 813412i bk1: 2560a 816015i bk2: 2560a 818054i bk3: 2560a 641417i bk4: 2560a 809850i bk5: 2560a 812284i bk6: 2560a 812170i bk7: 2560a 813004i bk8: 2608a 814836i bk9: 2608a 813977i bk10: 2688a 813301i bk11: 2688a 814191i bk12: 2672a 812369i bk13: 2672a 809844i bk14: 2624a 803732i bk15: 2624a 804208i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968014
Row_Buffer_Locality_read = 0.953605
Row_Buffer_Locality_write = 0.977628
Bank_Level_Parallism = 2.030431
Bank_Level_Parallism_Col = 1.955479
Bank_Level_Parallism_Ready = 1.126348
write_to_read_ratio_blp_rw_average = 0.635334
GrpLevelPara = 1.693172 

BW Util details:
bwutil = 0.230066 
total_CMD = 843730 
util_bw = 194114 
Wasted_Col = 177918 
Wasted_Row = 12677 
Idle = 459021 

BW Util Bottlenecks: 
RCDc_limit = 12748 
RCDWRc_limit = 8468 
WTRc_limit = 132326 
RTWc_limit = 23921 
CCDLc_limit = 179639 
rwq = 0 
CCDLc_limit_alone = 152284 
WTRc_limit_alone = 106566 
RTWc_limit_alone = 22326 

Commands details: 
total_CMD = 843730 
n_nop = 645706 
Read = 41664 
Write = 0 
L2_Alloc = 0 
L2_WB = 152450 
n_act = 3330 
n_pre = 3314 
n_ref = 0 
n_req = 104109 
total_req = 194114 

Dual Bus Interface Util: 
issued_total_row = 6644 
issued_total_col = 194114 
Row_Bus_Util =  0.007875 
CoL_Bus_Util = 0.230066 
Either_Row_CoL_Bus_Util = 0.234701 
Issued_on_Two_Bus_Simul_Util = 0.003240 
issued_two_Eff = 0.013806 
queue_avg = 7.578810 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=7.57881
Memory Partition 3: 
Cache L2_bank_006:

Cache L2_bank_007:

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=843730 n_nop=642790 n_act=3543 n_pre=3527 n_ref_event=0 n_req=108744 n_rd=41664 n_rd_L2_A=0 n_write=0 n_wr_bk=154985 bw_util=0.2331
n_activity=436046 dram_eff=0.451
bk0: 2560a 810561i bk1: 2560a 816253i bk2: 2560a 816995i bk3: 2560a 636344i bk4: 2560a 808010i bk5: 2560a 807969i bk6: 2560a 810470i bk7: 2560a 812753i bk8: 2608a 814823i bk9: 2608a 814948i bk10: 2688a 812286i bk11: 2688a 814267i bk12: 2672a 808701i bk13: 2672a 810107i bk14: 2624a 804778i bk15: 2624a 802703i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.967419
Row_Buffer_Locality_read = 0.950317
Row_Buffer_Locality_write = 0.978041
Bank_Level_Parallism = 2.036567
Bank_Level_Parallism_Col = 1.964537
Bank_Level_Parallism_Ready = 1.106830
write_to_read_ratio_blp_rw_average = 0.619871
GrpLevelPara = 1.738537 

BW Util details:
bwutil = 0.233071 
total_CMD = 843730 
util_bw = 196649 
Wasted_Col = 184960 
Wasted_Row = 14379 
Idle = 447742 

BW Util Bottlenecks: 
RCDc_limit = 14273 
RCDWRc_limit = 8847 
WTRc_limit = 143513 
RTWc_limit = 27438 
CCDLc_limit = 180284 
rwq = 0 
CCDLc_limit_alone = 152264 
WTRc_limit_alone = 117103 
RTWc_limit_alone = 25828 

Commands details: 
total_CMD = 843730 
n_nop = 642790 
Read = 41664 
Write = 0 
L2_Alloc = 0 
L2_WB = 154985 
n_act = 3543 
n_pre = 3527 
n_ref = 0 
n_req = 108744 
total_req = 196649 

Dual Bus Interface Util: 
issued_total_row = 7070 
issued_total_col = 196649 
Row_Bus_Util =  0.008379 
CoL_Bus_Util = 0.233071 
Either_Row_CoL_Bus_Util = 0.238157 
Issued_on_Two_Bus_Simul_Util = 0.003294 
issued_two_Eff = 0.013830 
queue_avg = 7.483666 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=7.48367
Memory Partition 4: 
Cache L2_bank_008:

Cache L2_bank_009:

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=843730 n_nop=645102 n_act=3541 n_pre=3525 n_ref_event=0 n_req=105073 n_rd=41664 n_rd_L2_A=0 n_write=0 n_wr_bk=152830 bw_util=0.2305
n_activity=411834 dram_eff=0.4723
bk0: 2560a 807202i bk1: 2560a 813450i bk2: 2560a 809503i bk3: 2560a 638117i bk4: 2560a 808342i bk5: 2560a 802066i bk6: 2560a 803779i bk7: 2560a 805001i bk8: 2608a 807164i bk9: 2608a 810260i bk10: 2688a 812069i bk11: 2688a 809719i bk12: 2672a 811331i bk13: 2672a 810823i bk14: 2624a 799928i bk15: 2624a 803039i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.966300
Row_Buffer_Locality_read = 0.949165
Row_Buffer_Locality_write = 0.977558
Bank_Level_Parallism = 2.212733
Bank_Level_Parallism_Col = 2.133338
Bank_Level_Parallism_Ready = 1.131320
write_to_read_ratio_blp_rw_average = 0.601507
GrpLevelPara = 1.853892 

BW Util details:
bwutil = 0.230517 
total_CMD = 843730 
util_bw = 194494 
Wasted_Col = 178115 
Wasted_Row = 12869 
Idle = 458252 

BW Util Bottlenecks: 
RCDc_limit = 13934 
RCDWRc_limit = 8583 
WTRc_limit = 166813 
RTWc_limit = 22620 
CCDLc_limit = 184109 
rwq = 0 
CCDLc_limit_alone = 152114 
WTRc_limit_alone = 136158 
RTWc_limit_alone = 21280 

Commands details: 
total_CMD = 843730 
n_nop = 645102 
Read = 41664 
Write = 0 
L2_Alloc = 0 
L2_WB = 152830 
n_act = 3541 
n_pre = 3525 
n_ref = 0 
n_req = 105073 
total_req = 194494 

Dual Bus Interface Util: 
issued_total_row = 7066 
issued_total_col = 194494 
Row_Bus_Util =  0.008375 
CoL_Bus_Util = 0.230517 
Either_Row_CoL_Bus_Util = 0.235417 
Issued_on_Two_Bus_Simul_Util = 0.003475 
issued_two_Eff = 0.014761 
queue_avg = 8.548765 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=8.54877
Memory Partition 5: 
Cache L2_bank_010:

Cache L2_bank_011:

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=843730 n_nop=642653 n_act=3648 n_pre=3632 n_ref_event=0 n_req=108190 n_rd=41664 n_rd_L2_A=0 n_write=0 n_wr_bk=155151 bw_util=0.2333
n_activity=434980 dram_eff=0.4525
bk0: 2560a 819944i bk1: 2560a 818737i bk2: 2560a 811015i bk3: 2560a 632855i bk4: 2560a 807712i bk5: 2560a 808797i bk6: 2560a 802886i bk7: 2560a 808491i bk8: 2608a 811647i bk9: 2608a 810041i bk10: 2688a 810989i bk11: 2688a 815191i bk12: 2672a 811892i bk13: 2672a 811997i bk14: 2624a 809714i bk15: 2624a 806980i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.966282
Row_Buffer_Locality_read = 0.947341
Row_Buffer_Locality_write = 0.978144
Bank_Level_Parallism = 2.036527
Bank_Level_Parallism_Col = 1.957014
Bank_Level_Parallism_Ready = 1.114077
write_to_read_ratio_blp_rw_average = 0.621943
GrpLevelPara = 1.723443 

BW Util details:
bwutil = 0.233268 
total_CMD = 843730 
util_bw = 196815 
Wasted_Col = 186101 
Wasted_Row = 14320 
Idle = 446494 

BW Util Bottlenecks: 
RCDc_limit = 14679 
RCDWRc_limit = 8797 
WTRc_limit = 142328 
RTWc_limit = 26049 
CCDLc_limit = 179640 
rwq = 0 
CCDLc_limit_alone = 153407 
WTRc_limit_alone = 117676 
RTWc_limit_alone = 24468 

Commands details: 
total_CMD = 843730 
n_nop = 642653 
Read = 41664 
Write = 0 
L2_Alloc = 0 
L2_WB = 155151 
n_act = 3648 
n_pre = 3632 
n_ref = 0 
n_req = 108190 
total_req = 196815 

Dual Bus Interface Util: 
issued_total_row = 7280 
issued_total_col = 196815 
Row_Bus_Util =  0.008628 
CoL_Bus_Util = 0.233268 
Either_Row_CoL_Bus_Util = 0.238319 
Issued_on_Two_Bus_Simul_Util = 0.003577 
issued_two_Eff = 0.015009 
queue_avg = 7.106743 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=7.10674
Memory Partition 6: 
Cache L2_bank_012:

Cache L2_bank_013:

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=843730 n_nop=644670 n_act=3318 n_pre=3302 n_ref_event=0 n_req=104436 n_rd=41664 n_rd_L2_A=0 n_write=0 n_wr_bk=153388 bw_util=0.2312
n_activity=411977 dram_eff=0.4735
bk0: 2560a 815381i bk1: 2560a 816155i bk2: 2560a 809006i bk3: 2560a 637685i bk4: 2560a 805657i bk5: 2560a 802516i bk6: 2560a 801236i bk7: 2560a 806664i bk8: 2608a 808619i bk9: 2608a 806563i bk10: 2688a 806227i bk11: 2688a 811921i bk12: 2672a 807556i bk13: 2672a 806306i bk14: 2624a 797906i bk15: 2624a 807143i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968229
Row_Buffer_Locality_read = 0.954133
Row_Buffer_Locality_write = 0.977586
Bank_Level_Parallism = 2.212549
Bank_Level_Parallism_Col = 2.144541
Bank_Level_Parallism_Ready = 1.119445
write_to_read_ratio_blp_rw_average = 0.595451
GrpLevelPara = 1.857195 

BW Util details:
bwutil = 0.231178 
total_CMD = 843730 
util_bw = 195052 
Wasted_Col = 179763 
Wasted_Row = 12781 
Idle = 456134 

BW Util Bottlenecks: 
RCDc_limit = 13193 
RCDWRc_limit = 8550 
WTRc_limit = 173425 
RTWc_limit = 21164 
CCDLc_limit = 183146 
rwq = 0 
CCDLc_limit_alone = 153438 
WTRc_limit_alone = 144905 
RTWc_limit_alone = 19976 

Commands details: 
total_CMD = 843730 
n_nop = 644670 
Read = 41664 
Write = 0 
L2_Alloc = 0 
L2_WB = 153388 
n_act = 3318 
n_pre = 3302 
n_ref = 0 
n_req = 104436 
total_req = 195052 

Dual Bus Interface Util: 
issued_total_row = 6620 
issued_total_col = 195052 
Row_Bus_Util =  0.007846 
CoL_Bus_Util = 0.231178 
Either_Row_CoL_Bus_Util = 0.235929 
Issued_on_Two_Bus_Simul_Util = 0.003096 
issued_two_Eff = 0.013122 
queue_avg = 8.861524 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=8.86152
Memory Partition 7: 
Cache L2_bank_014:

Cache L2_bank_015:

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=843730 n_nop=643202 n_act=3448 n_pre=3432 n_ref_event=0 n_req=107912 n_rd=41664 n_rd_L2_A=0 n_write=0 n_wr_bk=154627 bw_util=0.2326
n_activity=433850 dram_eff=0.4524
bk0: 2560a 816366i bk1: 2560a 817736i bk2: 2560a 815360i bk3: 2560a 634167i bk4: 2560a 815239i bk5: 2560a 814455i bk6: 2560a 809329i bk7: 2560a 815764i bk8: 2608a 810856i bk9: 2608a 811443i bk10: 2688a 808781i bk11: 2688a 809122i bk12: 2672a 813696i bk13: 2672a 810663i bk14: 2624a 800284i bk15: 2624a 807378i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968048
Row_Buffer_Locality_read = 0.951853
Row_Buffer_Locality_write = 0.978233
Bank_Level_Parallism = 2.005221
Bank_Level_Parallism_Col = 1.932635
Bank_Level_Parallism_Ready = 1.103795
write_to_read_ratio_blp_rw_average = 0.624900
GrpLevelPara = 1.676265 

BW Util details:
bwutil = 0.232647 
total_CMD = 843730 
util_bw = 196291 
Wasted_Col = 187166 
Wasted_Row = 13982 
Idle = 446291 

BW Util Bottlenecks: 
RCDc_limit = 14134 
RCDWRc_limit = 8727 
WTRc_limit = 139240 
RTWc_limit = 27640 
CCDLc_limit = 181251 
rwq = 0 
CCDLc_limit_alone = 154426 
WTRc_limit_alone = 113975 
RTWc_limit_alone = 26080 

Commands details: 
total_CMD = 843730 
n_nop = 643202 
Read = 41664 
Write = 0 
L2_Alloc = 0 
L2_WB = 154627 
n_act = 3448 
n_pre = 3432 
n_ref = 0 
n_req = 107912 
total_req = 196291 

Dual Bus Interface Util: 
issued_total_row = 6880 
issued_total_col = 196291 
Row_Bus_Util =  0.008154 
CoL_Bus_Util = 0.232647 
Either_Row_CoL_Bus_Util = 0.237668 
Issued_on_Two_Bus_Simul_Util = 0.003133 
issued_two_Eff = 0.013180 
queue_avg = 7.002694 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=7.00269
Memory Partition 8: 
Cache L2_bank_016:

Cache L2_bank_017:

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=843730 n_nop=644852 n_act=3359 n_pre=3343 n_ref_event=0 n_req=104330 n_rd=41664 n_rd_L2_A=0 n_write=0 n_wr_bk=153160 bw_util=0.2309
n_activity=414057 dram_eff=0.4705
bk0: 2560a 810968i bk1: 2560a 812540i bk2: 2560a 812803i bk3: 2560a 636250i bk4: 2560a 812779i bk5: 2560a 812887i bk6: 2560a 808175i bk7: 2560a 808213i bk8: 2608a 808621i bk9: 2608a 807029i bk10: 2688a 806847i bk11: 2688a 806516i bk12: 2672a 808897i bk13: 2672a 807478i bk14: 2624a 799399i bk15: 2624a 800069i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.967804
Row_Buffer_Locality_read = 0.953221
Row_Buffer_Locality_write = 0.977500
Bank_Level_Parallism = 2.171520
Bank_Level_Parallism_Col = 2.103112
Bank_Level_Parallism_Ready = 1.120576
write_to_read_ratio_blp_rw_average = 0.596335
GrpLevelPara = 1.805323 

BW Util details:
bwutil = 0.230908 
total_CMD = 843730 
util_bw = 194824 
Wasted_Col = 181178 
Wasted_Row = 12914 
Idle = 454814 

BW Util Bottlenecks: 
RCDc_limit = 13411 
RCDWRc_limit = 8691 
WTRc_limit = 165425 
RTWc_limit = 23769 
CCDLc_limit = 188799 
rwq = 0 
CCDLc_limit_alone = 153591 
WTRc_limit_alone = 131476 
RTWc_limit_alone = 22510 

Commands details: 
total_CMD = 843730 
n_nop = 644852 
Read = 41664 
Write = 0 
L2_Alloc = 0 
L2_WB = 153160 
n_act = 3359 
n_pre = 3343 
n_ref = 0 
n_req = 104330 
total_req = 194824 

Dual Bus Interface Util: 
issued_total_row = 6702 
issued_total_col = 194824 
Row_Bus_Util =  0.007943 
CoL_Bus_Util = 0.230908 
Either_Row_CoL_Bus_Util = 0.235713 
Issued_on_Two_Bus_Simul_Util = 0.003138 
issued_two_Eff = 0.013315 
queue_avg = 8.772127 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=8.77213
Memory Partition 9: 
Cache L2_bank_018:

Cache L2_bank_019:

In Dram Latency Queue (total = 42): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=843730 n_nop=643134 n_act=3385 n_pre=3369 n_ref_event=0 n_req=107987 n_rd=41664 n_rd_L2_A=0 n_write=0 n_wr_bk=154744 bw_util=0.2328
n_activity=433259 dram_eff=0.4533
bk0: 2560a 817881i bk1: 2560a 817043i bk2: 2560a 816126i bk3: 2560a 634000i bk4: 2560a 815798i bk5: 2560a 816422i bk6: 2560a 813996i bk7: 2560a 815406i bk8: 2608a 814434i bk9: 2608a 814769i bk10: 2688a 811940i bk11: 2688a 815758i bk12: 2672a 810566i bk13: 2672a 811379i bk14: 2624a 803008i bk15: 2624a 801742i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968654
Row_Buffer_Locality_read = 0.952789
Row_Buffer_Locality_write = 0.978620
Bank_Level_Parallism = 1.962997
Bank_Level_Parallism_Col = 1.888443
Bank_Level_Parallism_Ready = 1.111742
write_to_read_ratio_blp_rw_average = 0.636618
GrpLevelPara = 1.662474 

BW Util details:
bwutil = 0.232785 
total_CMD = 843730 
util_bw = 196408 
Wasted_Col = 186019 
Wasted_Row = 13599 
Idle = 447704 

BW Util Bottlenecks: 
RCDc_limit = 13583 
RCDWRc_limit = 8547 
WTRc_limit = 129077 
RTWc_limit = 27589 
CCDLc_limit = 181043 
rwq = 0 
CCDLc_limit_alone = 153800 
WTRc_limit_alone = 103539 
RTWc_limit_alone = 25884 

Commands details: 
total_CMD = 843730 
n_nop = 643134 
Read = 41664 
Write = 0 
L2_Alloc = 0 
L2_WB = 154744 
n_act = 3385 
n_pre = 3369 
n_ref = 0 
n_req = 107987 
total_req = 196408 

Dual Bus Interface Util: 
issued_total_row = 6754 
issued_total_col = 196408 
Row_Bus_Util =  0.008005 
CoL_Bus_Util = 0.232785 
Either_Row_CoL_Bus_Util = 0.237749 
Issued_on_Two_Bus_Simul_Util = 0.003041 
issued_two_Eff = 0.012792 
queue_avg = 7.115856 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=7.11586
Memory Partition 10: 
Cache L2_bank_020:

Cache L2_bank_021:

In Dram Latency Queue (total = 48): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=843730 n_nop=646285 n_act=3414 n_pre=3398 n_ref_event=0 n_req=104292 n_rd=41664 n_rd_L2_A=0 n_write=0 n_wr_bk=151747 bw_util=0.2292
n_activity=409917 dram_eff=0.4718
bk0: 2560a 812294i bk1: 2560a 813761i bk2: 2560a 815100i bk3: 2560a 639393i bk4: 2560a 813096i bk5: 2560a 814707i bk6: 2560a 813142i bk7: 2560a 812743i bk8: 2608a 811145i bk9: 2608a 813586i bk10: 2688a 810378i bk11: 2688a 811790i bk12: 2672a 808358i bk13: 2672a 808341i bk14: 2624a 801449i bk15: 2624a 799267i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.967265
Row_Buffer_Locality_read = 0.952165
Row_Buffer_Locality_write = 0.977310
Bank_Level_Parallism = 2.092337
Bank_Level_Parallism_Col = 2.016397
Bank_Level_Parallism_Ready = 1.119099
write_to_read_ratio_blp_rw_average = 0.608894
GrpLevelPara = 1.760809 

BW Util details:
bwutil = 0.229233 
total_CMD = 843730 
util_bw = 193411 
Wasted_Col = 179033 
Wasted_Row = 12495 
Idle = 458791 

BW Util Bottlenecks: 
RCDc_limit = 13546 
RCDWRc_limit = 8486 
WTRc_limit = 146660 
RTWc_limit = 23541 
CCDLc_limit = 184231 
rwq = 0 
CCDLc_limit_alone = 153331 
WTRc_limit_alone = 117135 
RTWc_limit_alone = 22166 

Commands details: 
total_CMD = 843730 
n_nop = 646285 
Read = 41664 
Write = 0 
L2_Alloc = 0 
L2_WB = 151747 
n_act = 3414 
n_pre = 3398 
n_ref = 0 
n_req = 104292 
total_req = 193411 

Dual Bus Interface Util: 
issued_total_row = 6812 
issued_total_col = 193411 
Row_Bus_Util =  0.008074 
CoL_Bus_Util = 0.229233 
Either_Row_CoL_Bus_Util = 0.234014 
Issued_on_Two_Bus_Simul_Util = 0.003293 
issued_two_Eff = 0.014070 
queue_avg = 8.566235 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=8.56623
Memory Partition 11: 
Cache L2_bank_022:

Cache L2_bank_023:

In Dram Latency Queue (total = 9): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=843730 n_nop=747919 n_act=3514 n_pre=3498 n_ref_event=0 n_req=64708 n_rd=41664 n_rd_L2_A=0 n_write=0 n_wr_bk=49729 bw_util=0.1083
n_activity=243081 dram_eff=0.376
bk0: 2560a 828014i bk1: 2560a 827331i bk2: 2560a 827256i bk3: 2560a 808570i bk4: 2560a 827698i bk5: 2560a 828173i bk6: 2560a 828010i bk7: 2560a 827633i bk8: 2608a 828074i bk9: 2608a 827527i bk10: 2688a 827239i bk11: 2688a 826780i bk12: 2672a 824159i bk13: 2672a 826370i bk14: 2624a 822702i bk15: 2624a 822570i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.945695
Row_Buffer_Locality_read = 0.950293
Row_Buffer_Locality_write = 0.937381
Bank_Level_Parallism = 1.874330
Bank_Level_Parallism_Col = 1.729676
Bank_Level_Parallism_Ready = 1.166304
write_to_read_ratio_blp_rw_average = 0.510057
GrpLevelPara = 1.549709 

BW Util details:
bwutil = 0.108320 
total_CMD = 843730 
util_bw = 91393 
Wasted_Col = 82195 
Wasted_Row = 16497 
Idle = 653645 

BW Util Bottlenecks: 
RCDc_limit = 15520 
RCDWRc_limit = 8736 
WTRc_limit = 27578 
RTWc_limit = 25152 
CCDLc_limit = 55133 
rwq = 0 
CCDLc_limit_alone = 49723 
WTRc_limit_alone = 23739 
RTWc_limit_alone = 23581 

Commands details: 
total_CMD = 843730 
n_nop = 747919 
Read = 41664 
Write = 0 
L2_Alloc = 0 
L2_WB = 49729 
n_act = 3514 
n_pre = 3498 
n_ref = 0 
n_req = 64708 
total_req = 91393 

Dual Bus Interface Util: 
issued_total_row = 7012 
issued_total_col = 91393 
Row_Bus_Util =  0.008311 
CoL_Bus_Util = 0.108320 
Either_Row_CoL_Bus_Util = 0.113556 
Issued_on_Two_Bus_Simul_Util = 0.003074 
issued_two_Eff = 0.027074 
queue_avg = 1.815913 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.81591
Memory Partition 12: 
Cache L2_bank_024:

Cache L2_bank_025:

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=843730 n_nop=773766 n_act=4476 n_pre=4460 n_ref_event=0 n_req=47912 n_rd=41664 n_rd_L2_A=0 n_write=0 n_wr_bk=22106 bw_util=0.07558
n_activity=191626 dram_eff=0.3328
bk0: 2560a 826324i bk1: 2560a 826651i bk2: 2560a 828402i bk3: 2560a 826319i bk4: 2560a 827608i bk5: 2560a 827494i bk6: 2560a 828050i bk7: 2560a 827693i bk8: 2608a 826384i bk9: 2608a 826656i bk10: 2688a 826300i bk11: 2688a 825994i bk12: 2672a 825915i bk13: 2672a 825302i bk14: 2624a 822102i bk15: 2624a 820703i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.906579
Row_Buffer_Locality_read = 0.939540
Row_Buffer_Locality_write = 0.686780
Bank_Level_Parallism = 2.138086
Bank_Level_Parallism_Col = 1.935698
Bank_Level_Parallism_Ready = 1.284554
write_to_read_ratio_blp_rw_average = 0.363530
GrpLevelPara = 1.600766 

BW Util details:
bwutil = 0.075581 
total_CMD = 843730 
util_bw = 63770 
Wasted_Col = 68604 
Wasted_Row = 21827 
Idle = 689529 

BW Util Bottlenecks: 
RCDc_limit = 20862 
RCDWRc_limit = 11797 
WTRc_limit = 16282 
RTWc_limit = 30904 
CCDLc_limit = 38764 
rwq = 0 
CCDLc_limit_alone = 35266 
WTRc_limit_alone = 14618 
RTWc_limit_alone = 29070 

Commands details: 
total_CMD = 843730 
n_nop = 773766 
Read = 41664 
Write = 0 
L2_Alloc = 0 
L2_WB = 22106 
n_act = 4476 
n_pre = 4460 
n_ref = 0 
n_req = 47912 
total_req = 63770 

Dual Bus Interface Util: 
issued_total_row = 8936 
issued_total_col = 63770 
Row_Bus_Util =  0.010591 
CoL_Bus_Util = 0.075581 
Either_Row_CoL_Bus_Util = 0.082922 
Issued_on_Two_Bus_Simul_Util = 0.003250 
issued_two_Eff = 0.039192 
queue_avg = 1.543733 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.54373
Memory Partition 13: 
Cache L2_bank_026:

Cache L2_bank_027:

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=843730 n_nop=760108 n_act=3273 n_pre=3257 n_ref_event=0 n_req=55699 n_rd=41664 n_rd_L2_A=0 n_write=0 n_wr_bk=37701 bw_util=0.09406
n_activity=200109 dram_eff=0.3966
bk0: 2560a 828294i bk1: 2560a 827443i bk2: 2560a 828332i bk3: 2560a 827504i bk4: 2560a 828044i bk5: 2560a 827154i bk6: 2560a 828279i bk7: 2560a 827620i bk8: 2608a 827787i bk9: 2608a 827393i bk10: 2688a 826815i bk11: 2688a 826510i bk12: 2672a 826518i bk13: 2672a 826971i bk14: 2624a 823022i bk15: 2624a 821858i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.941238
Row_Buffer_Locality_read = 0.951973
Row_Buffer_Locality_write = 0.909369
Bank_Level_Parallism = 1.965929
Bank_Level_Parallism_Col = 1.830118
Bank_Level_Parallism_Ready = 1.206943
write_to_read_ratio_blp_rw_average = 0.437543
GrpLevelPara = 1.594057 

BW Util details:
bwutil = 0.094064 
total_CMD = 843730 
util_bw = 79365 
Wasted_Col = 70789 
Wasted_Row = 15587 
Idle = 677989 

BW Util Bottlenecks: 
RCDc_limit = 15335 
RCDWRc_limit = 7767 
WTRc_limit = 23952 
RTWc_limit = 21025 
CCDLc_limit = 51517 
rwq = 0 
CCDLc_limit_alone = 46600 
WTRc_limit_alone = 20292 
RTWc_limit_alone = 19768 

Commands details: 
total_CMD = 843730 
n_nop = 760108 
Read = 41664 
Write = 0 
L2_Alloc = 0 
L2_WB = 37701 
n_act = 3273 
n_pre = 3257 
n_ref = 0 
n_req = 55699 
total_req = 79365 

Dual Bus Interface Util: 
issued_total_row = 6530 
issued_total_col = 79365 
Row_Bus_Util =  0.007739 
CoL_Bus_Util = 0.094064 
Either_Row_CoL_Bus_Util = 0.099110 
Issued_on_Two_Bus_Simul_Util = 0.002694 
issued_two_Eff = 0.027182 
queue_avg = 1.628085 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.62808
Memory Partition 14: 
Cache L2_bank_028:

Cache L2_bank_029:

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=843730 n_nop=760308 n_act=3192 n_pre=3176 n_ref_event=0 n_req=55695 n_rd=41664 n_rd_L2_A=0 n_write=0 n_wr_bk=37660 bw_util=0.09402
n_activity=201224 dram_eff=0.3942
bk0: 2560a 827974i bk1: 2560a 827953i bk2: 2560a 828552i bk3: 2560a 828134i bk4: 2560a 828439i bk5: 2560a 827300i bk6: 2560a 827787i bk7: 2560a 828188i bk8: 2608a 827814i bk9: 2608a 827929i bk10: 2688a 828314i bk11: 2688a 827260i bk12: 2672a 826749i bk13: 2672a 826494i bk14: 2624a 822905i bk15: 2624a 822546i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.942688
Row_Buffer_Locality_read = 0.955549
Row_Buffer_Locality_write = 0.904497
Bank_Level_Parallism = 1.949531
Bank_Level_Parallism_Col = 1.799520
Bank_Level_Parallism_Ready = 1.187030
write_to_read_ratio_blp_rw_average = 0.444914
GrpLevelPara = 1.580329 

BW Util details:
bwutil = 0.094016 
total_CMD = 843730 
util_bw = 79324 
Wasted_Col = 70943 
Wasted_Row = 14407 
Idle = 679056 

BW Util Bottlenecks: 
RCDc_limit = 14222 
RCDWRc_limit = 7984 
WTRc_limit = 23300 
RTWc_limit = 21505 
CCDLc_limit = 52377 
rwq = 0 
CCDLc_limit_alone = 47318 
WTRc_limit_alone = 19700 
RTWc_limit_alone = 20046 

Commands details: 
total_CMD = 843730 
n_nop = 760308 
Read = 41664 
Write = 0 
L2_Alloc = 0 
L2_WB = 37660 
n_act = 3192 
n_pre = 3176 
n_ref = 0 
n_req = 55695 
total_req = 79324 

Dual Bus Interface Util: 
issued_total_row = 6368 
issued_total_col = 79324 
Row_Bus_Util =  0.007547 
CoL_Bus_Util = 0.094016 
Either_Row_CoL_Bus_Util = 0.098873 
Issued_on_Two_Bus_Simul_Util = 0.002690 
issued_two_Eff = 0.027211 
queue_avg = 1.633039 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.63304
Memory Partition 15: 
Cache L2_bank_030:

Cache L2_bank_031:

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=843730 n_nop=760336 n_act=3155 n_pre=3139 n_ref_event=0 n_req=55695 n_rd=41664 n_rd_L2_A=0 n_write=0 n_wr_bk=37703 bw_util=0.09407
n_activity=200761 dram_eff=0.3953
bk0: 2560a 828392i bk1: 2560a 828489i bk2: 2560a 828692i bk3: 2560a 828228i bk4: 2560a 827658i bk5: 2560a 828229i bk6: 2560a 828846i bk7: 2560a 828602i bk8: 2608a 827997i bk9: 2608a 827547i bk10: 2688a 827499i bk11: 2688a 827562i bk12: 2672a 825630i bk13: 2672a 826345i bk14: 2624a 821521i bk15: 2624a 822944i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.943352
Row_Buffer_Locality_read = 0.956437
Row_Buffer_Locality_write = 0.904497
Bank_Level_Parallism = 1.954151
Bank_Level_Parallism_Col = 1.802512
Bank_Level_Parallism_Ready = 1.185694
write_to_read_ratio_blp_rw_average = 0.440141
GrpLevelPara = 1.581357 

BW Util details:
bwutil = 0.094067 
total_CMD = 843730 
util_bw = 79367 
Wasted_Col = 70864 
Wasted_Row = 14134 
Idle = 679365 

BW Util Bottlenecks: 
RCDc_limit = 13665 
RCDWRc_limit = 8049 
WTRc_limit = 24100 
RTWc_limit = 20613 
CCDLc_limit = 53311 
rwq = 0 
CCDLc_limit_alone = 48081 
WTRc_limit_alone = 20265 
RTWc_limit_alone = 19218 

Commands details: 
total_CMD = 843730 
n_nop = 760336 
Read = 41664 
Write = 0 
L2_Alloc = 0 
L2_WB = 37703 
n_act = 3155 
n_pre = 3139 
n_ref = 0 
n_req = 55695 
total_req = 79367 

Dual Bus Interface Util: 
issued_total_row = 6294 
issued_total_col = 79367 
Row_Bus_Util =  0.007460 
CoL_Bus_Util = 0.094067 
Either_Row_CoL_Bus_Util = 0.098840 
Issued_on_Two_Bus_Simul_Util = 0.002687 
issued_two_Eff = 0.027184 
queue_avg = 1.605329 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.60533
Memory Partition 16: 
Cache L2_bank_032:

Cache L2_bank_033:

In Dram Latency Queue (total = 0): 
DRAM[16]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=843730 n_nop=760365 n_act=3175 n_pre=3159 n_ref_event=0 n_req=55701 n_rd=41664 n_rd_L2_A=0 n_write=0 n_wr_bk=37672 bw_util=0.09403
n_activity=200115 dram_eff=0.3965
bk0: 2560a 828654i bk1: 2560a 827748i bk2: 2560a 827811i bk3: 2560a 827662i bk4: 2560a 828501i bk5: 2560a 827088i bk6: 2560a 828560i bk7: 2560a 828156i bk8: 2608a 828278i bk9: 2608a 827237i bk10: 2688a 826839i bk11: 2688a 827113i bk12: 2672a 827120i bk13: 2672a 826204i bk14: 2624a 823146i bk15: 2624a 823076i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.942999
Row_Buffer_Locality_read = 0.955549
Row_Buffer_Locality_write = 0.905749
Bank_Level_Parallism = 1.966972
Bank_Level_Parallism_Col = 1.819273
Bank_Level_Parallism_Ready = 1.195876
write_to_read_ratio_blp_rw_average = 0.444111
GrpLevelPara = 1.583750 

BW Util details:
bwutil = 0.094030 
total_CMD = 843730 
util_bw = 79336 
Wasted_Col = 70024 
Wasted_Row = 14439 
Idle = 679931 

BW Util Bottlenecks: 
RCDc_limit = 13657 
RCDWRc_limit = 7785 
WTRc_limit = 23174 
RTWc_limit = 21167 
CCDLc_limit = 52697 
rwq = 0 
CCDLc_limit_alone = 47284 
WTRc_limit_alone = 19162 
RTWc_limit_alone = 19766 

Commands details: 
total_CMD = 843730 
n_nop = 760365 
Read = 41664 
Write = 0 
L2_Alloc = 0 
L2_WB = 37672 
n_act = 3175 
n_pre = 3159 
n_ref = 0 
n_req = 55701 
total_req = 79336 

Dual Bus Interface Util: 
issued_total_row = 6334 
issued_total_col = 79336 
Row_Bus_Util =  0.007507 
CoL_Bus_Util = 0.094030 
Either_Row_CoL_Bus_Util = 0.098805 
Issued_on_Two_Bus_Simul_Util = 0.002732 
issued_two_Eff = 0.027649 
queue_avg = 1.637243 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.63724
Memory Partition 17: 
Cache L2_bank_034:

Cache L2_bank_035:

In Dram Latency Queue (total = 0): 
DRAM[17]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=843730 n_nop=760348 n_act=3169 n_pre=3153 n_ref_event=0 n_req=55695 n_rd=41664 n_rd_L2_A=0 n_write=0 n_wr_bk=37720 bw_util=0.09409
n_activity=197038 dram_eff=0.4029
bk0: 2560a 828585i bk1: 2560a 827346i bk2: 2560a 828084i bk3: 2560a 827729i bk4: 2560a 828793i bk5: 2560a 828050i bk6: 2560a 826956i bk7: 2560a 827968i bk8: 2608a 828259i bk9: 2608a 827130i bk10: 2688a 826931i bk11: 2688a 827310i bk12: 2672a 825130i bk13: 2672a 826974i bk14: 2624a 823237i bk15: 2624a 822062i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.943101
Row_Buffer_Locality_read = 0.955765
Row_Buffer_Locality_write = 0.905495
Bank_Level_Parallism = 1.996306
Bank_Level_Parallism_Col = 1.845583
Bank_Level_Parallism_Ready = 1.206906
write_to_read_ratio_blp_rw_average = 0.446113
GrpLevelPara = 1.592659 

BW Util details:
bwutil = 0.094087 
total_CMD = 843730 
util_bw = 79384 
Wasted_Col = 69276 
Wasted_Row = 14056 
Idle = 681014 

BW Util Bottlenecks: 
RCDc_limit = 13660 
RCDWRc_limit = 7892 
WTRc_limit = 23527 
RTWc_limit = 21550 
CCDLc_limit = 51906 
rwq = 0 
CCDLc_limit_alone = 46412 
WTRc_limit_alone = 19277 
RTWc_limit_alone = 20306 

Commands details: 
total_CMD = 843730 
n_nop = 760348 
Read = 41664 
Write = 0 
L2_Alloc = 0 
L2_WB = 37720 
n_act = 3169 
n_pre = 3153 
n_ref = 0 
n_req = 55695 
total_req = 79384 

Dual Bus Interface Util: 
issued_total_row = 6322 
issued_total_col = 79384 
Row_Bus_Util =  0.007493 
CoL_Bus_Util = 0.094087 
Either_Row_CoL_Bus_Util = 0.098825 
Issued_on_Two_Bus_Simul_Util = 0.002754 
issued_two_Eff = 0.027872 
queue_avg = 1.617532 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.61753
Memory Partition 18: 
Cache L2_bank_036:

Cache L2_bank_037:

In Dram Latency Queue (total = 0): 
DRAM[18]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=843730 n_nop=760315 n_act=3171 n_pre=3155 n_ref_event=0 n_req=55701 n_rd=41664 n_rd_L2_A=0 n_write=0 n_wr_bk=37651 bw_util=0.09401
n_activity=198500 dram_eff=0.3996
bk0: 2560a 827501i bk1: 2560a 827600i bk2: 2560a 827335i bk3: 2560a 827791i bk4: 2560a 828557i bk5: 2560a 827890i bk6: 2560a 827285i bk7: 2560a 828194i bk8: 2608a 827338i bk9: 2608a 827217i bk10: 2688a 828396i bk11: 2688a 827036i bk12: 2672a 824809i bk13: 2672a 826040i bk14: 2624a 823663i bk15: 2624a 821067i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.943071
Row_Buffer_Locality_read = 0.955477
Row_Buffer_Locality_write = 0.906248
Bank_Level_Parallism = 2.001821
Bank_Level_Parallism_Col = 1.849596
Bank_Level_Parallism_Ready = 1.215861
write_to_read_ratio_blp_rw_average = 0.447919
GrpLevelPara = 1.585249 

BW Util details:
bwutil = 0.094005 
total_CMD = 843730 
util_bw = 79315 
Wasted_Col = 70390 
Wasted_Row = 13977 
Idle = 680048 

BW Util Bottlenecks: 
RCDc_limit = 14099 
RCDWRc_limit = 7945 
WTRc_limit = 23992 
RTWc_limit = 21952 
CCDLc_limit = 53071 
rwq = 0 
CCDLc_limit_alone = 47648 
WTRc_limit_alone = 19975 
RTWc_limit_alone = 20546 

Commands details: 
total_CMD = 843730 
n_nop = 760315 
Read = 41664 
Write = 0 
L2_Alloc = 0 
L2_WB = 37651 
n_act = 3171 
n_pre = 3155 
n_ref = 0 
n_req = 55701 
total_req = 79315 

Dual Bus Interface Util: 
issued_total_row = 6326 
issued_total_col = 79315 
Row_Bus_Util =  0.007498 
CoL_Bus_Util = 0.094005 
Either_Row_CoL_Bus_Util = 0.098865 
Issued_on_Two_Bus_Simul_Util = 0.002638 
issued_two_Eff = 0.026686 
queue_avg = 1.639276 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.63928
Memory Partition 19: 
Cache L2_bank_038:

Cache L2_bank_039:

In Dram Latency Queue (total = 0): 
DRAM[19]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=843730 n_nop=760236 n_act=3291 n_pre=3275 n_ref_event=0 n_req=55688 n_rd=41664 n_rd_L2_A=0 n_write=0 n_wr_bk=37700 bw_util=0.09406
n_activity=200195 dram_eff=0.3964
bk0: 2560a 828170i bk1: 2560a 827981i bk2: 2560a 827789i bk3: 2560a 827175i bk4: 2560a 827676i bk5: 2560a 827571i bk6: 2560a 827093i bk7: 2560a 827930i bk8: 2608a 827783i bk9: 2608a 827244i bk10: 2688a 827310i bk11: 2688a 827351i bk12: 2672a 824998i bk13: 2672a 825866i bk14: 2624a 824129i bk15: 2624a 822607i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.940903
Row_Buffer_Locality_read = 0.953221
Row_Buffer_Locality_write = 0.904307
Bank_Level_Parallism = 1.981026
Bank_Level_Parallism_Col = 1.827443
Bank_Level_Parallism_Ready = 1.212351
write_to_read_ratio_blp_rw_average = 0.449380
GrpLevelPara = 1.598060 

BW Util details:
bwutil = 0.094063 
total_CMD = 843730 
util_bw = 79364 
Wasted_Col = 70886 
Wasted_Row = 14662 
Idle = 678818 

BW Util Bottlenecks: 
RCDc_limit = 14459 
RCDWRc_limit = 7937 
WTRc_limit = 23222 
RTWc_limit = 22201 
CCDLc_limit = 52107 
rwq = 0 
CCDLc_limit_alone = 47202 
WTRc_limit_alone = 19668 
RTWc_limit_alone = 20850 

Commands details: 
total_CMD = 843730 
n_nop = 760236 
Read = 41664 
Write = 0 
L2_Alloc = 0 
L2_WB = 37700 
n_act = 3291 
n_pre = 3275 
n_ref = 0 
n_req = 55688 
total_req = 79364 

Dual Bus Interface Util: 
issued_total_row = 6566 
issued_total_col = 79364 
Row_Bus_Util =  0.007782 
CoL_Bus_Util = 0.094063 
Either_Row_CoL_Bus_Util = 0.098958 
Issued_on_Two_Bus_Simul_Util = 0.002887 
issued_two_Eff = 0.029176 
queue_avg = 1.669797 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.6698
Memory Partition 20: 
Cache L2_bank_040:

Cache L2_bank_041:

In Dram Latency Queue (total = 0): 
DRAM[20]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=843730 n_nop=760051 n_act=3481 n_pre=3465 n_ref_event=0 n_req=55698 n_rd=41664 n_rd_L2_A=0 n_write=0 n_wr_bk=37630 bw_util=0.09398
n_activity=197948 dram_eff=0.4006
bk0: 2560a 825710i bk1: 2560a 827721i bk2: 2560a 826475i bk3: 2560a 827216i bk4: 2560a 826637i bk5: 2560a 828205i bk6: 2560a 827713i bk7: 2560a 827863i bk8: 2608a 827315i bk9: 2608a 827769i bk10: 2688a 826052i bk11: 2688a 827302i bk12: 2672a 825301i bk13: 2672a 825865i bk14: 2624a 821902i bk15: 2624a 822774i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.937502
Row_Buffer_Locality_read = 0.948541
Row_Buffer_Locality_write = 0.904731
Bank_Level_Parallism = 2.018676
Bank_Level_Parallism_Col = 1.834210
Bank_Level_Parallism_Ready = 1.199057
write_to_read_ratio_blp_rw_average = 0.443689
GrpLevelPara = 1.580617 

BW Util details:
bwutil = 0.093980 
total_CMD = 843730 
util_bw = 79294 
Wasted_Col = 71438 
Wasted_Row = 14504 
Idle = 678494 

BW Util Bottlenecks: 
RCDc_limit = 15444 
RCDWRc_limit = 8016 
WTRc_limit = 24332 
RTWc_limit = 22048 
CCDLc_limit = 53005 
rwq = 0 
CCDLc_limit_alone = 47823 
WTRc_limit_alone = 20442 
RTWc_limit_alone = 20756 

Commands details: 
total_CMD = 843730 
n_nop = 760051 
Read = 41664 
Write = 0 
L2_Alloc = 0 
L2_WB = 37630 
n_act = 3481 
n_pre = 3465 
n_ref = 0 
n_req = 55698 
total_req = 79294 

Dual Bus Interface Util: 
issued_total_row = 6946 
issued_total_col = 79294 
Row_Bus_Util =  0.008232 
CoL_Bus_Util = 0.093980 
Either_Row_CoL_Bus_Util = 0.099177 
Issued_on_Two_Bus_Simul_Util = 0.003035 
issued_two_Eff = 0.030605 
queue_avg = 1.685038 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.68504
Memory Partition 21: 
Cache L2_bank_042:

Cache L2_bank_043:

In Dram Latency Queue (total = 0): 
DRAM[21]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=843730 n_nop=760185 n_act=3339 n_pre=3323 n_ref_event=0 n_req=55698 n_rd=41664 n_rd_L2_A=0 n_write=0 n_wr_bk=37688 bw_util=0.09405
n_activity=201723 dram_eff=0.3934
bk0: 2560a 827644i bk1: 2560a 827950i bk2: 2560a 827022i bk3: 2560a 828307i bk4: 2560a 827255i bk5: 2560a 827939i bk6: 2560a 826589i bk7: 2560a 827490i bk8: 2608a 827265i bk9: 2608a 827964i bk10: 2688a 827152i bk11: 2688a 827068i bk12: 2672a 825985i bk13: 2672a 826145i bk14: 2624a 820877i bk15: 2624a 823599i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.940052
Row_Buffer_Locality_read = 0.951733
Row_Buffer_Locality_write = 0.905373
Bank_Level_Parallism = 1.986115
Bank_Level_Parallism_Col = 1.826393
Bank_Level_Parallism_Ready = 1.198130
write_to_read_ratio_blp_rw_average = 0.435879
GrpLevelPara = 1.576989 

BW Util details:
bwutil = 0.094049 
total_CMD = 843730 
util_bw = 79352 
Wasted_Col = 71196 
Wasted_Row = 15166 
Idle = 678016 

BW Util Bottlenecks: 
RCDc_limit = 14694 
RCDWRc_limit = 8026 
WTRc_limit = 23907 
RTWc_limit = 20580 
CCDLc_limit = 52556 
rwq = 0 
CCDLc_limit_alone = 47662 
WTRc_limit_alone = 20139 
RTWc_limit_alone = 19454 

Commands details: 
total_CMD = 843730 
n_nop = 760185 
Read = 41664 
Write = 0 
L2_Alloc = 0 
L2_WB = 37688 
n_act = 3339 
n_pre = 3323 
n_ref = 0 
n_req = 55698 
total_req = 79352 

Dual Bus Interface Util: 
issued_total_row = 6662 
issued_total_col = 79352 
Row_Bus_Util =  0.007896 
CoL_Bus_Util = 0.094049 
Either_Row_CoL_Bus_Util = 0.099019 
Issued_on_Two_Bus_Simul_Util = 0.002926 
issued_two_Eff = 0.029553 
queue_avg = 1.659913 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.65991
Memory Partition 22: 
Cache L2_bank_044:

Cache L2_bank_045:

In Dram Latency Queue (total = 0): 
DRAM[22]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=843730 n_nop=760288 n_act=3228 n_pre=3212 n_ref_event=0 n_req=55709 n_rd=41658 n_rd_L2_A=0 n_write=0 n_wr_bk=37704 bw_util=0.09406
n_activity=198070 dram_eff=0.4007
bk0: 2560a 827834i bk1: 2560a 827586i bk2: 2560a 827946i bk3: 2560a 827834i bk4: 2560a 828476i bk5: 2560a 828487i bk6: 2560a 828102i bk7: 2560a 828509i bk8: 2608a 827750i bk9: 2608a 828052i bk10: 2688a 827607i bk11: 2688a 827094i bk12: 2672a 827293i bk13: 2666a 826982i bk14: 2624a 822499i bk15: 2624a 822748i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.942056
Row_Buffer_Locality_read = 0.954775
Row_Buffer_Locality_write = 0.904348
Bank_Level_Parallism = 1.948792
Bank_Level_Parallism_Col = 1.795801
Bank_Level_Parallism_Ready = 1.184673
write_to_read_ratio_blp_rw_average = 0.441435
GrpLevelPara = 1.577473 

BW Util details:
bwutil = 0.094061 
total_CMD = 843730 
util_bw = 79362 
Wasted_Col = 70533 
Wasted_Row = 14612 
Idle = 679223 

BW Util Bottlenecks: 
RCDc_limit = 13983 
RCDWRc_limit = 8160 
WTRc_limit = 23915 
RTWc_limit = 20277 
CCDLc_limit = 52074 
rwq = 0 
CCDLc_limit_alone = 47107 
WTRc_limit_alone = 20199 
RTWc_limit_alone = 19026 

Commands details: 
total_CMD = 843730 
n_nop = 760288 
Read = 41658 
Write = 0 
L2_Alloc = 0 
L2_WB = 37704 
n_act = 3228 
n_pre = 3212 
n_ref = 0 
n_req = 55709 
total_req = 79362 

Dual Bus Interface Util: 
issued_total_row = 6440 
issued_total_col = 79362 
Row_Bus_Util =  0.007633 
CoL_Bus_Util = 0.094061 
Either_Row_CoL_Bus_Util = 0.098897 
Issued_on_Two_Bus_Simul_Util = 0.002797 
issued_two_Eff = 0.028283 
queue_avg = 1.650154 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.65015
Memory Partition 23: 
Cache L2_bank_046:

Cache L2_bank_047:

In Dram Latency Queue (total = 0): 
DRAM[23]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=843730 n_nop=760234 n_act=3235 n_pre=3219 n_ref_event=0 n_req=55726 n_rd=41656 n_rd_L2_A=0 n_write=0 n_wr_bk=37733 bw_util=0.09409
n_activity=203005 dram_eff=0.3911
bk0: 2560a 828286i bk1: 2560a 827715i bk2: 2560a 827976i bk3: 2560a 827850i bk4: 2560a 828670i bk5: 2560a 828811i bk6: 2560a 828148i bk7: 2560a 828462i bk8: 2608a 827589i bk9: 2608a 827882i bk10: 2688a 827156i bk11: 2688a 826799i bk12: 2672a 825156i bk13: 2664a 825707i bk14: 2624a 824557i bk15: 2624a 822216i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.941948
Row_Buffer_Locality_read = 0.954652
Row_Buffer_Locality_write = 0.904335
Bank_Level_Parallism = 1.936958
Bank_Level_Parallism_Col = 1.789506
Bank_Level_Parallism_Ready = 1.188855
write_to_read_ratio_blp_rw_average = 0.439349
GrpLevelPara = 1.568490 

BW Util details:
bwutil = 0.094093 
total_CMD = 843730 
util_bw = 79389 
Wasted_Col = 71938 
Wasted_Row = 15133 
Idle = 677270 

BW Util Bottlenecks: 
RCDc_limit = 14255 
RCDWRc_limit = 8111 
WTRc_limit = 23804 
RTWc_limit = 20656 
CCDLc_limit = 53594 
rwq = 0 
CCDLc_limit_alone = 48539 
WTRc_limit_alone = 20030 
RTWc_limit_alone = 19375 

Commands details: 
total_CMD = 843730 
n_nop = 760234 
Read = 41656 
Write = 0 
L2_Alloc = 0 
L2_WB = 37733 
n_act = 3235 
n_pre = 3219 
n_ref = 0 
n_req = 55726 
total_req = 79389 

Dual Bus Interface Util: 
issued_total_row = 6454 
issued_total_col = 79389 
Row_Bus_Util =  0.007649 
CoL_Bus_Util = 0.094093 
Either_Row_CoL_Bus_Util = 0.098961 
Issued_on_Two_Bus_Simul_Util = 0.002782 
issued_two_Eff = 0.028109 
queue_avg = 1.673580 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.67358
Memory Partition 24: 
Cache L2_bank_048:

Cache L2_bank_049:

In Dram Latency Queue (total = 0): 
DRAM[24]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=843730 n_nop=760080 n_act=3262 n_pre=3246 n_ref_event=0 n_req=55755 n_rd=41656 n_rd_L2_A=0 n_write=0 n_wr_bk=37783 bw_util=0.09415
n_activity=202397 dram_eff=0.3925
bk0: 2560a 828267i bk1: 2560a 828522i bk2: 2560a 828038i bk3: 2560a 827219i bk4: 2560a 828011i bk5: 2560a 828236i bk6: 2560a 826890i bk7: 2560a 827199i bk8: 2608a 827513i bk9: 2608a 827357i bk10: 2688a 827121i bk11: 2688a 827266i bk12: 2672a 825684i bk13: 2664a 825447i bk14: 2624a 824203i bk15: 2624a 822091i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.941494
Row_Buffer_Locality_read = 0.953236
Row_Buffer_Locality_write = 0.906802
Bank_Level_Parallism = 1.959833
Bank_Level_Parallism_Col = 1.809468
Bank_Level_Parallism_Ready = 1.203464
write_to_read_ratio_blp_rw_average = 0.439795
GrpLevelPara = 1.580827 

BW Util details:
bwutil = 0.094152 
total_CMD = 843730 
util_bw = 79439 
Wasted_Col = 72209 
Wasted_Row = 14882 
Idle = 677200 

BW Util Bottlenecks: 
RCDc_limit = 14782 
RCDWRc_limit = 7964 
WTRc_limit = 24747 
RTWc_limit = 21487 
CCDLc_limit = 53311 
rwq = 0 
CCDLc_limit_alone = 48222 
WTRc_limit_alone = 20874 
RTWc_limit_alone = 20271 

Commands details: 
total_CMD = 843730 
n_nop = 760080 
Read = 41656 
Write = 0 
L2_Alloc = 0 
L2_WB = 37783 
n_act = 3262 
n_pre = 3246 
n_ref = 0 
n_req = 55755 
total_req = 79439 

Dual Bus Interface Util: 
issued_total_row = 6508 
issued_total_col = 79439 
Row_Bus_Util =  0.007713 
CoL_Bus_Util = 0.094152 
Either_Row_CoL_Bus_Util = 0.099143 
Issued_on_Two_Bus_Simul_Util = 0.002722 
issued_two_Eff = 0.027460 
queue_avg = 1.711932 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.71193
Memory Partition 25: 
Cache L2_bank_050:

Cache L2_bank_051:

In Dram Latency Queue (total = 0): 
DRAM[25]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=843730 n_nop=760265 n_act=3166 n_pre=3150 n_ref_event=0 n_req=55740 n_rd=41656 n_rd_L2_A=0 n_write=0 n_wr_bk=37747 bw_util=0.09411
n_activity=201633 dram_eff=0.3938
bk0: 2560a 828265i bk1: 2560a 827892i bk2: 2560a 827343i bk3: 2560a 827291i bk4: 2560a 828196i bk5: 2560a 828120i bk6: 2560a 826742i bk7: 2560a 827912i bk8: 2608a 828308i bk9: 2608a 827125i bk10: 2688a 827559i bk11: 2688a 826886i bk12: 2672a 827111i bk13: 2664a 824760i bk14: 2624a 823015i bk15: 2624a 822918i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.943201
Row_Buffer_Locality_read = 0.955517
Row_Buffer_Locality_write = 0.906774
Bank_Level_Parallism = 1.970197
Bank_Level_Parallism_Col = 1.828884
Bank_Level_Parallism_Ready = 1.212586
write_to_read_ratio_blp_rw_average = 0.441569
GrpLevelPara = 1.582424 

BW Util details:
bwutil = 0.094109 
total_CMD = 843730 
util_bw = 79403 
Wasted_Col = 71462 
Wasted_Row = 14589 
Idle = 678276 

BW Util Bottlenecks: 
RCDc_limit = 13767 
RCDWRc_limit = 7917 
WTRc_limit = 24298 
RTWc_limit = 21003 
CCDLc_limit = 53874 
rwq = 0 
CCDLc_limit_alone = 48510 
WTRc_limit_alone = 20202 
RTWc_limit_alone = 19735 

Commands details: 
total_CMD = 843730 
n_nop = 760265 
Read = 41656 
Write = 0 
L2_Alloc = 0 
L2_WB = 37747 
n_act = 3166 
n_pre = 3150 
n_ref = 0 
n_req = 55740 
total_req = 79403 

Dual Bus Interface Util: 
issued_total_row = 6316 
issued_total_col = 79403 
Row_Bus_Util =  0.007486 
CoL_Bus_Util = 0.094109 
Either_Row_CoL_Bus_Util = 0.098924 
Issued_on_Two_Bus_Simul_Util = 0.002671 
issued_two_Eff = 0.027005 
queue_avg = 1.644226 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.64423
Memory Partition 26: 
Cache L2_bank_052:

Cache L2_bank_053:

In Dram Latency Queue (total = 0): 
DRAM[26]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=843730 n_nop=759917 n_act=3362 n_pre=3346 n_ref_event=0 n_req=55751 n_rd=41656 n_rd_L2_A=0 n_write=0 n_wr_bk=37780 bw_util=0.09415
n_activity=204735 dram_eff=0.388
bk0: 2560a 828105i bk1: 2560a 826341i bk2: 2560a 827178i bk3: 2560a 827769i bk4: 2560a 827568i bk5: 2560a 827295i bk6: 2560a 827838i bk7: 2560a 826904i bk8: 2608a 827638i bk9: 2608a 827385i bk10: 2688a 827806i bk11: 2688a 826251i bk12: 2672a 826848i bk13: 2664a 823858i bk14: 2624a 821580i bk15: 2624a 824696i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.939696
Row_Buffer_Locality_read = 0.951724
Row_Buffer_Locality_write = 0.904150
Bank_Level_Parallism = 1.959275
Bank_Level_Parallism_Col = 1.819447
Bank_Level_Parallism_Ready = 1.215406
write_to_read_ratio_blp_rw_average = 0.441705
GrpLevelPara = 1.579391 

BW Util details:
bwutil = 0.094149 
total_CMD = 843730 
util_bw = 79436 
Wasted_Col = 73185 
Wasted_Row = 15998 
Idle = 675111 

BW Util Bottlenecks: 
RCDc_limit = 15736 
RCDWRc_limit = 7992 
WTRc_limit = 23862 
RTWc_limit = 21345 
CCDLc_limit = 53705 
rwq = 0 
CCDLc_limit_alone = 48447 
WTRc_limit_alone = 19838 
RTWc_limit_alone = 20111 

Commands details: 
total_CMD = 843730 
n_nop = 759917 
Read = 41656 
Write = 0 
L2_Alloc = 0 
L2_WB = 37780 
n_act = 3362 
n_pre = 3346 
n_ref = 0 
n_req = 55751 
total_req = 79436 

Dual Bus Interface Util: 
issued_total_row = 6708 
issued_total_col = 79436 
Row_Bus_Util =  0.007950 
CoL_Bus_Util = 0.094149 
Either_Row_CoL_Bus_Util = 0.099336 
Issued_on_Two_Bus_Simul_Util = 0.002763 
issued_two_Eff = 0.027812 
queue_avg = 1.677598 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.6776
Memory Partition 27: 
Cache L2_bank_054:

Cache L2_bank_055:

In Dram Latency Queue (total = 0): 
DRAM[27]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=843730 n_nop=655566 n_act=3420 n_pre=3404 n_ref_event=0 n_req=96263 n_rd=41650 n_rd_L2_A=0 n_write=0 n_wr_bk=142374 bw_util=0.2181
n_activity=397724 dram_eff=0.4627
bk0: 2560a 815639i bk1: 2560a 814223i bk2: 2560a 653259i bk3: 2560a 813089i bk4: 2560a 814987i bk5: 2560a 812558i bk6: 2560a 808730i bk7: 2560a 809908i bk8: 2608a 812959i bk9: 2608a 812918i bk10: 2682a 814440i bk11: 2688a 812782i bk12: 2672a 808035i bk13: 2664a 807850i bk14: 2624a 804609i bk15: 2624a 804297i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.964472
Row_Buffer_Locality_read = 0.951501
Row_Buffer_Locality_write = 0.974365
Bank_Level_Parallism = 2.106873
Bank_Level_Parallism_Col = 2.032681
Bank_Level_Parallism_Ready = 1.116164
write_to_read_ratio_blp_rw_average = 0.598188
GrpLevelPara = 1.772320 

BW Util details:
bwutil = 0.218108 
total_CMD = 843730 
util_bw = 184024 
Wasted_Col = 170384 
Wasted_Row = 13749 
Idle = 475573 

BW Util Bottlenecks: 
RCDc_limit = 14039 
RCDWRc_limit = 8539 
WTRc_limit = 141704 
RTWc_limit = 23433 
CCDLc_limit = 173761 
rwq = 0 
CCDLc_limit_alone = 144138 
WTRc_limit_alone = 113658 
RTWc_limit_alone = 21856 

Commands details: 
total_CMD = 843730 
n_nop = 655566 
Read = 41650 
Write = 0 
L2_Alloc = 0 
L2_WB = 142374 
n_act = 3420 
n_pre = 3404 
n_ref = 0 
n_req = 96263 
total_req = 184024 

Dual Bus Interface Util: 
issued_total_row = 6824 
issued_total_col = 184024 
Row_Bus_Util =  0.008088 
CoL_Bus_Util = 0.218108 
Either_Row_CoL_Bus_Util = 0.223014 
Issued_on_Two_Bus_Simul_Util = 0.003181 
issued_two_Eff = 0.014264 
queue_avg = 7.724427 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=7.72443
Memory Partition 28: 
Cache L2_bank_056:

Cache L2_bank_057:

In Dram Latency Queue (total = 0): 
DRAM[28]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=843730 n_nop=666067 n_act=4587 n_pre=4571 n_ref_event=0 n_req=94171 n_rd=41656 n_rd_L2_A=0 n_write=0 n_wr_bk=130140 bw_util=0.2036
n_activity=394008 dram_eff=0.436
bk0: 2560a 814511i bk1: 2560a 812992i bk2: 2560a 653332i bk3: 2560a 816565i bk4: 2560a 814654i bk5: 2560a 813866i bk6: 2560a 813458i bk7: 2560a 810975i bk8: 2608a 814591i bk9: 2608a 813621i bk10: 2688a 814952i bk11: 2688a 810136i bk12: 2672a 813940i bk13: 2664a 807996i bk14: 2624a 804776i bk15: 2624a 795612i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.951291
Row_Buffer_Locality_read = 0.939000
Row_Buffer_Locality_write = 0.961040
Bank_Level_Parallism = 2.131906
Bank_Level_Parallism_Col = 2.025509
Bank_Level_Parallism_Ready = 1.136278
write_to_read_ratio_blp_rw_average = 0.580424
GrpLevelPara = 1.757282 

BW Util details:
bwutil = 0.203615 
total_CMD = 843730 
util_bw = 171796 
Wasted_Col = 169672 
Wasted_Row = 18714 
Idle = 483548 

BW Util Bottlenecks: 
RCDc_limit = 18879 
RCDWRc_limit = 12484 
WTRc_limit = 126897 
RTWc_limit = 31807 
CCDLc_limit = 157889 
rwq = 0 
CCDLc_limit_alone = 134294 
WTRc_limit_alone = 104943 
RTWc_limit_alone = 30166 

Commands details: 
total_CMD = 843730 
n_nop = 666067 
Read = 41656 
Write = 0 
L2_Alloc = 0 
L2_WB = 130140 
n_act = 4587 
n_pre = 4571 
n_ref = 0 
n_req = 94171 
total_req = 171796 

Dual Bus Interface Util: 
issued_total_row = 9158 
issued_total_col = 171796 
Row_Bus_Util =  0.010854 
CoL_Bus_Util = 0.203615 
Either_Row_CoL_Bus_Util = 0.210569 
Issued_on_Two_Bus_Simul_Util = 0.003901 
issued_two_Eff = 0.018524 
queue_avg = 7.519771 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=7.51977
Memory Partition 29: 
Cache L2_bank_058:

Cache L2_bank_059:

In Dram Latency Queue (total = 0): 
DRAM[29]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=843730 n_nop=644923 n_act=3481 n_pre=3465 n_ref_event=0 n_req=107360 n_rd=41656 n_rd_L2_A=0 n_write=0 n_wr_bk=152943 bw_util=0.2306
n_activity=433175 dram_eff=0.4492
bk0: 2560a 818219i bk1: 2560a 816008i bk2: 2560a 640322i bk3: 2560a 818272i bk4: 2560a 817293i bk5: 2560a 816907i bk6: 2560a 813280i bk7: 2560a 815110i bk8: 2608a 815850i bk9: 2608a 815909i bk10: 2688a 811809i bk11: 2688a 815239i bk12: 2672a 815924i bk13: 2664a 815552i bk14: 2624a 809563i bk15: 2624a 811861i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.967576
Row_Buffer_Locality_read = 0.949779
Row_Buffer_Locality_write = 0.978860
Bank_Level_Parallism = 1.892858
Bank_Level_Parallism_Col = 1.814824
Bank_Level_Parallism_Ready = 1.095576
write_to_read_ratio_blp_rw_average = 0.650070
GrpLevelPara = 1.597500 

BW Util details:
bwutil = 0.230641 
total_CMD = 843730 
util_bw = 194599 
Wasted_Col = 182633 
Wasted_Row = 13670 
Idle = 452828 

BW Util Bottlenecks: 
RCDc_limit = 14907 
RCDWRc_limit = 8415 
WTRc_limit = 112822 
RTWc_limit = 27223 
CCDLc_limit = 177680 
rwq = 0 
CCDLc_limit_alone = 151468 
WTRc_limit_alone = 88487 
RTWc_limit_alone = 25346 

Commands details: 
total_CMD = 843730 
n_nop = 644923 
Read = 41656 
Write = 0 
L2_Alloc = 0 
L2_WB = 152943 
n_act = 3481 
n_pre = 3465 
n_ref = 0 
n_req = 107360 
total_req = 194599 

Dual Bus Interface Util: 
issued_total_row = 6946 
issued_total_col = 194599 
Row_Bus_Util =  0.008232 
CoL_Bus_Util = 0.230641 
Either_Row_CoL_Bus_Util = 0.235629 
Issued_on_Two_Bus_Simul_Util = 0.003245 
issued_two_Eff = 0.013772 
queue_avg = 6.454546 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=6.45455
Memory Partition 30: 
Cache L2_bank_060:

Cache L2_bank_061:

In Dram Latency Queue (total = 0): 
DRAM[30]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=843730 n_nop=646584 n_act=3356 n_pre=3340 n_ref_event=0 n_req=103878 n_rd=41656 n_rd_L2_A=0 n_write=0 n_wr_bk=151484 bw_util=0.2289
n_activity=413685 dram_eff=0.4669
bk0: 2560a 817581i bk1: 2560a 816996i bk2: 2560a 643668i bk3: 2560a 812088i bk4: 2560a 813291i bk5: 2560a 809669i bk6: 2560a 808897i bk7: 2560a 810412i bk8: 2608a 812025i bk9: 2608a 806135i bk10: 2688a 809347i bk11: 2688a 810330i bk12: 2672a 812152i bk13: 2664a 806773i bk14: 2624a 808724i bk15: 2624a 802770i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.967693
Row_Buffer_Locality_read = 0.953668
Row_Buffer_Locality_write = 0.977082
Bank_Level_Parallism = 2.088787
Bank_Level_Parallism_Col = 2.016109
Bank_Level_Parallism_Ready = 1.115797
write_to_read_ratio_blp_rw_average = 0.613561
GrpLevelPara = 1.736467 

BW Util details:
bwutil = 0.228912 
total_CMD = 843730 
util_bw = 193140 
Wasted_Col = 178154 
Wasted_Row = 12996 
Idle = 459440 

BW Util Bottlenecks: 
RCDc_limit = 12743 
RCDWRc_limit = 8690 
WTRc_limit = 148504 
RTWc_limit = 21726 
CCDLc_limit = 183195 
rwq = 0 
CCDLc_limit_alone = 152388 
WTRc_limit_alone = 118971 
RTWc_limit_alone = 20452 

Commands details: 
total_CMD = 843730 
n_nop = 646584 
Read = 41656 
Write = 0 
L2_Alloc = 0 
L2_WB = 151484 
n_act = 3356 
n_pre = 3340 
n_ref = 0 
n_req = 103878 
total_req = 193140 

Dual Bus Interface Util: 
issued_total_row = 6696 
issued_total_col = 193140 
Row_Bus_Util =  0.007936 
CoL_Bus_Util = 0.228912 
Either_Row_CoL_Bus_Util = 0.233660 
Issued_on_Two_Bus_Simul_Util = 0.003188 
issued_two_Eff = 0.013645 
queue_avg = 7.811775 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=7.81178
Memory Partition 31: 
Cache L2_bank_062:

Cache L2_bank_063:

In Dram Latency Queue (total = 0): 
DRAM[31]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=843730 n_nop=644665 n_act=3392 n_pre=3376 n_ref_event=0 n_req=107202 n_rd=41652 n_rd_L2_A=0 n_write=0 n_wr_bk=153274 bw_util=0.231
n_activity=434737 dram_eff=0.4484
bk0: 2560a 820589i bk1: 2560a 815871i bk2: 2560a 639088i bk3: 2560a 814144i bk4: 2560a 813413i bk5: 2560a 814719i bk6: 2560a 813755i bk7: 2560a 813822i bk8: 2608a 812444i bk9: 2608a 812688i bk10: 2688a 812722i bk11: 2688a 811869i bk12: 2672a 811789i bk13: 2664a 811526i bk14: 2624a 809391i bk15: 2620a 804708i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968359
Row_Buffer_Locality_read = 0.953856
Row_Buffer_Locality_write = 0.977574
Bank_Level_Parallism = 1.968753
Bank_Level_Parallism_Col = 1.897634
Bank_Level_Parallism_Ready = 1.107574
write_to_read_ratio_blp_rw_average = 0.629869
GrpLevelPara = 1.642150 

BW Util details:
bwutil = 0.231029 
total_CMD = 843730 
util_bw = 194926 
Wasted_Col = 184014 
Wasted_Row = 14377 
Idle = 450413 

BW Util Bottlenecks: 
RCDc_limit = 13488 
RCDWRc_limit = 9277 
WTRc_limit = 131138 
RTWc_limit = 25891 
CCDLc_limit = 179110 
rwq = 0 
CCDLc_limit_alone = 152932 
WTRc_limit_alone = 106508 
RTWc_limit_alone = 24343 

Commands details: 
total_CMD = 843730 
n_nop = 644665 
Read = 41652 
Write = 0 
L2_Alloc = 0 
L2_WB = 153274 
n_act = 3392 
n_pre = 3376 
n_ref = 0 
n_req = 107202 
total_req = 194926 

Dual Bus Interface Util: 
issued_total_row = 6768 
issued_total_col = 194926 
Row_Bus_Util =  0.008022 
CoL_Bus_Util = 0.231029 
Either_Row_CoL_Bus_Util = 0.235934 
Issued_on_Two_Bus_Simul_Util = 0.003116 
issued_two_Eff = 0.013207 
queue_avg = 6.490823 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=6.49082

========= L2 cache stats =========
L2_cache_bank[0]: Access = 188908, Miss = 96856, Miss_rate = 0.513, Pending_hits = 155, Reservation_fails = 15675
L2_cache_bank[1]: Access = 365048, Miss = 107216, Miss_rate = 0.294, Pending_hits = 148, Reservation_fails = 9655
L2_cache_bank[2]: Access = 198960, Miss = 106837, Miss_rate = 0.537, Pending_hits = 153, Reservation_fails = 6382
L2_cache_bank[3]: Access = 382975, Miss = 111378, Miss_rate = 0.291, Pending_hits = 152, Reservation_fails = 7436
L2_cache_bank[4]: Access = 203423, Miss = 111255, Miss_rate = 0.547, Pending_hits = 151, Reservation_fails = 15911
L2_cache_bank[5]: Access = 365048, Miss = 107121, Miss_rate = 0.293, Pending_hits = 159, Reservation_fails = 10272
L2_cache_bank[6]: Access = 198960, Miss = 106984, Miss_rate = 0.538, Pending_hits = 157, Reservation_fails = 14083
L2_cache_bank[7]: Access = 382975, Miss = 111812, Miss_rate = 0.292, Pending_hits = 172, Reservation_fails = 13639
L2_cache_bank[8]: Access = 203423, Miss = 111220, Miss_rate = 0.547, Pending_hits = 158, Reservation_fails = 15786
L2_cache_bank[9]: Access = 365048, Miss = 107004, Miss_rate = 0.293, Pending_hits = 166, Reservation_fails = 14620
L2_cache_bank[10]: Access = 198960, Miss = 106793, Miss_rate = 0.537, Pending_hits = 169, Reservation_fails = 12317
L2_cache_bank[11]: Access = 382951, Miss = 111378, Miss_rate = 0.291, Pending_hits = 164, Reservation_fails = 12487
L2_cache_bank[12]: Access = 203423, Miss = 111560, Miss_rate = 0.548, Pending_hits = 178, Reservation_fails = 25001
L2_cache_bank[13]: Access = 364952, Miss = 106925, Miss_rate = 0.293, Pending_hits = 153, Reservation_fails = 12886
L2_cache_bank[14]: Access = 198960, Miss = 107192, Miss_rate = 0.539, Pending_hits = 185, Reservation_fails = 30793
L2_cache_bank[15]: Access = 382878, Miss = 111325, Miss_rate = 0.291, Pending_hits = 161, Reservation_fails = 13078
L2_cache_bank[16]: Access = 203423, Miss = 111856, Miss_rate = 0.550, Pending_hits = 165, Reservation_fails = 14075
L2_cache_bank[17]: Access = 364952, Miss = 106741, Miss_rate = 0.292, Pending_hits = 166, Reservation_fails = 14972
L2_cache_bank[18]: Access = 198960, Miss = 107148, Miss_rate = 0.539, Pending_hits = 170, Reservation_fails = 20422
L2_cache_bank[19]: Access = 382878, Miss = 111009, Miss_rate = 0.290, Pending_hits = 169, Reservation_fails = 16358
L2_cache_bank[20]: Access = 203415, Miss = 111524, Miss_rate = 0.548, Pending_hits = 170, Reservation_fails = 16523
L2_cache_bank[21]: Access = 364951, Miss = 106485, Miss_rate = 0.292, Pending_hits = 173, Reservation_fails = 15698
L2_cache_bank[22]: Access = 198928, Miss = 107161, Miss_rate = 0.539, Pending_hits = 142, Reservation_fails = 4416
L2_cache_bank[23]: Access = 165697, Miss = 38008, Miss_rate = 0.229, Pending_hits = 148, Reservation_fails = 7905
L2_cache_bank[24]: Access = 156733, Miss = 111311, Miss_rate = 0.710, Pending_hits = 96, Reservation_fails = 3558
L2_cache_bank[25]: Access = 69296, Miss = 23505, Miss_rate = 0.339, Pending_hits = 101, Reservation_fails = 2220
L2_cache_bank[26]: Access = 198928, Miss = 107168, Miss_rate = 0.539, Pending_hits = 85, Reservation_fails = 2490
L2_cache_bank[27]: Access = 116024, Miss = 23897, Miss_rate = 0.206, Pending_hits = 85, Reservation_fails = 1722
L2_cache_bank[28]: Access = 203390, Miss = 111642, Miss_rate = 0.549, Pending_hits = 103, Reservation_fails = 4133
L2_cache_bank[29]: Access = 116023, Miss = 24157, Miss_rate = 0.208, Pending_hits = 92, Reservation_fails = 2905
L2_cache_bank[30]: Access = 198928, Miss = 107068, Miss_rate = 0.538, Pending_hits = 90, Reservation_fails = 4506
L2_cache_bank[31]: Access = 116024, Miss = 24376, Miss_rate = 0.210, Pending_hits = 98, Reservation_fails = 4110
L2_cache_bank[32]: Access = 130416, Miss = 38494, Miss_rate = 0.295, Pending_hits = 89, Reservation_fails = 2375
L2_cache_bank[33]: Access = 116024, Miss = 24477, Miss_rate = 0.211, Pending_hits = 85, Reservation_fails = 4230
L2_cache_bank[34]: Access = 115952, Miss = 23844, Miss_rate = 0.206, Pending_hits = 89, Reservation_fails = 1548
L2_cache_bank[35]: Access = 116024, Miss = 24096, Miss_rate = 0.208, Pending_hits = 92, Reservation_fails = 2148
L2_cache_bank[36]: Access = 115951, Miss = 23749, Miss_rate = 0.205, Pending_hits = 76, Reservation_fails = 2171
L2_cache_bank[37]: Access = 116024, Miss = 24153, Miss_rate = 0.208, Pending_hits = 80, Reservation_fails = 6153
L2_cache_bank[38]: Access = 115952, Miss = 24092, Miss_rate = 0.208, Pending_hits = 82, Reservation_fails = 4625
L2_cache_bank[39]: Access = 116024, Miss = 24388, Miss_rate = 0.210, Pending_hits = 99, Reservation_fails = 4464
L2_cache_bank[40]: Access = 115952, Miss = 23948, Miss_rate = 0.207, Pending_hits = 80, Reservation_fails = 5447
L2_cache_bank[41]: Access = 116023, Miss = 24229, Miss_rate = 0.209, Pending_hits = 100, Reservation_fails = 6401
L2_cache_bank[42]: Access = 115952, Miss = 23896, Miss_rate = 0.206, Pending_hits = 90, Reservation_fails = 2607
L2_cache_bank[43]: Access = 116024, Miss = 24336, Miss_rate = 0.210, Pending_hits = 86, Reservation_fails = 2849
L2_cache_bank[44]: Access = 115951, Miss = 23845, Miss_rate = 0.206, Pending_hits = 83, Reservation_fails = 4205
L2_cache_bank[45]: Access = 115934, Miss = 24490, Miss_rate = 0.211, Pending_hits = 94, Reservation_fails = 6667
L2_cache_bank[46]: Access = 115952, Miss = 23836, Miss_rate = 0.206, Pending_hits = 79, Reservation_fails = 3969
L2_cache_bank[47]: Access = 116608, Miss = 24400, Miss_rate = 0.209, Pending_hits = 109, Reservation_fails = 7316
L2_cache_bank[48]: Access = 115952, Miss = 23732, Miss_rate = 0.205, Pending_hits = 103, Reservation_fails = 6156
L2_cache_bank[49]: Access = 116607, Miss = 24292, Miss_rate = 0.208, Pending_hits = 94, Reservation_fails = 5541
L2_cache_bank[50]: Access = 115952, Miss = 23664, Miss_rate = 0.204, Pending_hits = 102, Reservation_fails = 4541
L2_cache_bank[51]: Access = 116608, Miss = 24028, Miss_rate = 0.206, Pending_hits = 100, Reservation_fails = 2418
L2_cache_bank[52]: Access = 115952, Miss = 23560, Miss_rate = 0.203, Pending_hits = 84, Reservation_fails = 2525
L2_cache_bank[53]: Access = 116608, Miss = 24220, Miss_rate = 0.208, Pending_hits = 101, Reservation_fails = 1244
L2_cache_bank[54]: Access = 333210, Miss = 96793, Miss_rate = 0.290, Pending_hits = 163, Reservation_fails = 14838
L2_cache_bank[55]: Access = 116608, Miss = 24252, Miss_rate = 0.208, Pending_hits = 145, Reservation_fails = 17880
L2_cache_bank[56]: Access = 318320, Miss = 106344, Miss_rate = 0.334, Pending_hits = 154, Reservation_fails = 9017
L2_cache_bank[57]: Access = 69952, Miss = 23568, Miss_rate = 0.337, Pending_hits = 174, Reservation_fails = 18592
L2_cache_bank[58]: Access = 382975, Miss = 111214, Miss_rate = 0.290, Pending_hits = 158, Reservation_fails = 10100
L2_cache_bank[59]: Access = 116608, Miss = 23900, Miss_rate = 0.205, Pending_hits = 158, Reservation_fails = 15454
L2_cache_bank[60]: Access = 365048, Miss = 107040, Miss_rate = 0.293, Pending_hits = 168, Reservation_fails = 13073
L2_cache_bank[61]: Access = 116608, Miss = 23936, Miss_rate = 0.205, Pending_hits = 176, Reservation_fails = 14415
L2_cache_bank[62]: Access = 382975, Miss = 111619, Miss_rate = 0.291, Pending_hits = 148, Reservation_fails = 12183
L2_cache_bank[63]: Access = 116256, Miss = 23689, Miss_rate = 0.204, Pending_hits = 159, Reservation_fails = 13260
L2_total_cache_accesses = 12732444
L2_total_cache_misses = 4262036
L2_total_cache_miss_rate = 0.3347
L2_total_cache_pending_hits = 8234
L2_total_cache_reservation_fails = 594446
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 28074
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 8234
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 333289
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 594446
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 999855
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 8434100
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 9775
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 2919117
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1369452
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 11362992
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 192595
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 401851
L2_cache_data_port_util = 0.145
L2_cache_fill_port_util = 0.019

icnt_total_pkts_mem_to_simt=12732444
icnt_total_pkts_simt_to_mem=12732444
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 12732444
Req_Network_cycles = 1123651
Req_Network_injected_packets_per_cycle =      11.3313 
Req_Network_conflicts_per_cycle =      18.8445
Req_Network_conflicts_per_cycle_util =      20.2090
Req_Bank_Level_Parallism =      12.1518
Req_Network_in_buffer_full_per_cycle =       6.8924
Req_Network_in_buffer_avg_util =      98.8430
Req_Network_out_buffer_full_per_cycle =       0.1434
Req_Network_out_buffer_avg_util =       9.0991

Reply_Network_injected_packets_num = 12732444
Reply_Network_cycles = 1123651
Reply_Network_injected_packets_per_cycle =       11.3313
Reply_Network_conflicts_per_cycle =        8.5880
Reply_Network_conflicts_per_cycle_util =       9.2329
Reply_Bank_Level_Parallism =      12.1821
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       4.3574
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.1416
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 3 hrs, 41 min, 52 sec (13312 sec)
gpgpu_simulation_rate = 282717 (inst/sec)
gpgpu_simulation_rate = 84 (cycle/sec)
gpgpu_silicon_slowdown = 13476190x
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
GPGPU-Sim: *** exit detected ***
