/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [5:0] celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire [4:0] celloutsig_1_0z;
  wire [5:0] celloutsig_1_10z;
  wire [7:0] celloutsig_1_11z;
  wire [2:0] celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire [5:0] celloutsig_1_14z;
  wire [20:0] celloutsig_1_15z;
  wire celloutsig_1_16z;
  wire celloutsig_1_17z;
  wire [9:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire [3:0] celloutsig_1_7z;
  wire [2:0] celloutsig_1_8z;
  input [63:0] clkin_data;
  wire [63:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_1z = celloutsig_1_0z[4] | ~(in_data[111]);
  assign celloutsig_1_8z = { in_data[154:153], celloutsig_1_2z } + celloutsig_1_7z[2:0];
  assign celloutsig_1_14z = celloutsig_1_10z & { celloutsig_1_10z[5:1], celloutsig_1_4z };
  assign celloutsig_1_4z = { celloutsig_1_0z[3:0], celloutsig_1_0z, celloutsig_1_2z } > { in_data[165:157], celloutsig_1_2z };
  assign celloutsig_0_16z = ! celloutsig_0_14z[5:3];
  assign celloutsig_1_2z = ! { in_data[171:159], celloutsig_1_0z };
  assign celloutsig_1_5z = ! { in_data[179], celloutsig_1_4z, celloutsig_1_1z, celloutsig_1_2z, celloutsig_1_2z };
  assign celloutsig_0_15z = celloutsig_0_14z[4] & ~(in_data[0]);
  assign celloutsig_1_10z = in_data[183:178] % { 1'h1, in_data[184:183], celloutsig_1_8z };
  assign celloutsig_1_12z = { celloutsig_1_8z[1:0], celloutsig_1_4z } % { 1'h1, in_data[144:143] };
  assign celloutsig_1_15z = { in_data[172:153], celloutsig_1_5z } % { 1'h1, celloutsig_1_5z, celloutsig_1_1z, celloutsig_1_6z, celloutsig_1_4z, celloutsig_1_13z, celloutsig_1_4z, celloutsig_1_7z, celloutsig_1_14z, celloutsig_1_12z, celloutsig_1_6z };
  assign celloutsig_1_3z = { in_data[116:110], celloutsig_1_1z } != { in_data[145:144], celloutsig_1_2z, celloutsig_1_0z };
  assign celloutsig_1_16z = & celloutsig_1_14z[4:2];
  assign celloutsig_1_6z = | { in_data[163:161], celloutsig_1_4z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_5z, celloutsig_1_0z, celloutsig_1_3z, celloutsig_1_0z, celloutsig_1_3z };
  assign celloutsig_1_19z = ^ { in_data[110], celloutsig_1_1z, celloutsig_1_8z, celloutsig_1_6z };
  assign celloutsig_1_13z = ^ in_data[142:129];
  assign celloutsig_1_17z = ^ celloutsig_1_11z[4:2];
  assign celloutsig_1_0z = in_data[186:182] << in_data[191:187];
  assign celloutsig_1_7z = in_data[100:97] << { in_data[135:133], celloutsig_1_6z };
  assign celloutsig_1_11z = { in_data[119:117], celloutsig_1_1z, celloutsig_1_8z, celloutsig_1_4z } << { celloutsig_1_10z[5:1], celloutsig_1_1z, celloutsig_1_5z, celloutsig_1_1z };
  assign celloutsig_1_18z = { celloutsig_1_14z[1:0], celloutsig_1_17z, celloutsig_1_16z, celloutsig_1_12z, celloutsig_1_12z } - { celloutsig_1_15z[7:0], celloutsig_1_5z, celloutsig_1_6z };
  always_latch
    if (celloutsig_1_19z) celloutsig_0_14z = 6'h00;
    else if (clkin_data[0]) celloutsig_0_14z = in_data[52:47];
  assign { out_data[137:128], out_data[96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_15z, celloutsig_0_16z };
endmodule
