# Reading C:/intelFPGA_lite/18.1/modelsim_ase/tcl/vsim/pref.tcl
# ERROR: No extended dataflow license exists
# do FP_Adder_32_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+D:/IIT\ BOMBAY/M.Tech\ Projects/Floating\ Point\ Arithmetic/Floating\ Point\ Adder {D:/IIT BOMBAY/M.Tech Projects/Floating Point Arithmetic/Floating Point Adder/FP_Adder_32.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:32:31 on Jul 24,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/IIT BOMBAY/M.Tech Projects/Floating Point Arithmetic/Floating Point Adder" D:/IIT BOMBAY/M.Tech Projects/Floating Point Arithmetic/Floating Point Adder/FP_Adder_32.v 
# -- Compiling module FP_Adder_32
# 
# Top level modules:
# 	FP_Adder_32
# End time: 23:32:31 on Jul 24,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+D:/IIT\ BOMBAY/M.Tech\ Projects/Floating\ Point\ Arithmetic/Floating\ Point\ Adder {D:/IIT BOMBAY/M.Tech Projects/Floating Point Arithmetic/Floating Point Adder/Tb_FP_adder.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:32:31 on Jul 24,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/IIT BOMBAY/M.Tech Projects/Floating Point Arithmetic/Floating Point Adder" D:/IIT BOMBAY/M.Tech Projects/Floating Point Arithmetic/Floating Point Adder/Tb_FP_adder.v 
# -- Compiling module Tb_FP_adder
# 
# Top level modules:
# 	Tb_FP_adder
# End time: 23:32:31 on Jul 24,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs="+acc"  Tb_FP_adder
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs=""+acc"" Tb_FP_adder 
# Start time: 23:32:31 on Jul 24,2022
# Loading work.Tb_FP_adder
# Loading work.FP_Adder_32
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# ** Note: $stop    : D:/IIT BOMBAY/M.Tech Projects/Floating Point Arithmetic/Floating Point Adder/Tb_FP_adder.v(50)
#    Time: 4100 ns  Iteration: 0  Instance: /Tb_FP_adder
# Break in Module Tb_FP_adder at D:/IIT BOMBAY/M.Tech Projects/Floating Point Arithmetic/Floating Point Adder/Tb_FP_adder.v line 50
# End time: 23:34:08 on Jul 24,2022, Elapsed time: 0:01:37
# Errors: 0, Warnings: 0
