;buildInfoPackage: chisel3, version: 3.3-SNAPSHOT, scalaVersion: 2.12.10, sbtVersion: 1.3.2
circuit SPadDataModule : 
  module SPadDataModule : 
    input clock : Clock
    input reset : UInt<1>
    output io : {commonIO : {columnNum : UInt<4>, readOutData : UInt<12>, flip readEn : UInt<1>, writeIdx : UInt<4>, dataLenFinIO : {flip writeInDataIO : {flip ready : UInt<1>, valid : UInt<1>, bits : {data : UInt<12>}}, flip streamLen : UInt<4>, writeFin : UInt<1>}}, addrIO : {flip readInIdx : UInt<4>, flip indexInc : UInt<1>}, dataIO : {flip readInIdx : UInt<4>, flip indexInc : UInt<1>, flip readInIdxEn : UInt<1>}}
    
    reg dataLenReg : UInt<4>, clock with : (reset => (reset, UInt<4>("h09"))) @[ProcessingElement.scala 534:33]
    wire dataWire : UInt<12> @[ProcessingElement.scala 535:28]
    dataLenReg <= io.commonIO.dataLenFinIO.streamLen @[ProcessingElement.scala 536:14]
    reg padWriteIndexReg : UInt<4>, clock with : (reset => (reset, UInt<4>("h00"))) @[ProcessingElement.scala 537:39]
    reg padReadIndexReg : UInt<4>, clock with : (reset => (reset, UInt<4>("h00"))) @[ProcessingElement.scala 538:38]
    wire writeWrapWire : UInt<1> @[ProcessingElement.scala 540:33]
    wire readWrapWire : UInt<1> @[ProcessingElement.scala 541:32]
    wire readIndexInc : UInt<1> @[ProcessingElement.scala 542:32]
    node _T = sub(dataLenReg, UInt<1>("h01")) @[ProcessingElement.scala 543:53]
    node _T_1 = tail(_T, 1) @[ProcessingElement.scala 543:53]
    node _T_2 = eq(padWriteIndexReg, _T_1) @[ProcessingElement.scala 543:37]
    writeWrapWire <= _T_2 @[ProcessingElement.scala 543:17]
    node _T_3 = sub(dataLenReg, UInt<1>("h01")) @[ProcessingElement.scala 544:51]
    node _T_4 = tail(_T_3, 1) @[ProcessingElement.scala 544:51]
    node _T_5 = eq(padReadIndexReg, _T_4) @[ProcessingElement.scala 544:35]
    readWrapWire <= _T_5 @[ProcessingElement.scala 544:16]
    when io.commonIO.dataLenFinIO.writeInDataIO.valid : @[ProcessingElement.scala 546:32]
      io.commonIO.dataLenFinIO.writeInDataIO.ready <= UInt<1>("h01") @[ProcessingElement.scala 547:27]
      node _T_6 = add(padWriteIndexReg, UInt<1>("h01")) @[ProcessingElement.scala 548:42]
      node _T_7 = tail(_T_6, 1) @[ProcessingElement.scala 548:42]
      padWriteIndexReg <= _T_7 @[ProcessingElement.scala 548:22]
      when writeWrapWire : @[ProcessingElement.scala 549:26]
        padWriteIndexReg <= UInt<1>("h00") @[ProcessingElement.scala 550:24]
        skip @[ProcessingElement.scala 549:26]
      skip @[ProcessingElement.scala 546:32]
    else : @[ProcessingElement.scala 552:15]
      io.commonIO.dataLenFinIO.writeInDataIO.ready <= UInt<1>("h00") @[ProcessingElement.scala 553:27]
      skip @[ProcessingElement.scala 552:15]
    io.commonIO.writeIdx <= padWriteIndexReg @[ProcessingElement.scala 556:24]
    node _T_8 = and(io.commonIO.dataLenFinIO.writeInDataIO.valid, writeWrapWire) @[ProcessingElement.scala 557:62]
    io.commonIO.dataLenFinIO.writeFin <= _T_8 @[ProcessingElement.scala 557:37]
    io.commonIO.columnNum <= padReadIndexReg @[ProcessingElement.scala 558:25]
    wire _T_9 : UInt<12>[16] @[ProcessingElement.scala 509:46]
    _T_9[0] <= UInt<12>("h00") @[ProcessingElement.scala 509:46]
    _T_9[1] <= UInt<12>("h00") @[ProcessingElement.scala 509:46]
    _T_9[2] <= UInt<12>("h00") @[ProcessingElement.scala 509:46]
    _T_9[3] <= UInt<12>("h00") @[ProcessingElement.scala 509:46]
    _T_9[4] <= UInt<12>("h00") @[ProcessingElement.scala 509:46]
    _T_9[5] <= UInt<12>("h00") @[ProcessingElement.scala 509:46]
    _T_9[6] <= UInt<12>("h00") @[ProcessingElement.scala 509:46]
    _T_9[7] <= UInt<12>("h00") @[ProcessingElement.scala 509:46]
    _T_9[8] <= UInt<12>("h00") @[ProcessingElement.scala 509:46]
    _T_9[9] <= UInt<12>("h00") @[ProcessingElement.scala 509:46]
    _T_9[10] <= UInt<12>("h00") @[ProcessingElement.scala 509:46]
    _T_9[11] <= UInt<12>("h00") @[ProcessingElement.scala 509:46]
    _T_9[12] <= UInt<12>("h00") @[ProcessingElement.scala 509:46]
    _T_9[13] <= UInt<12>("h00") @[ProcessingElement.scala 509:46]
    _T_9[14] <= UInt<12>("h00") @[ProcessingElement.scala 509:46]
    _T_9[15] <= UInt<12>("h00") @[ProcessingElement.scala 509:46]
    reg _T_10 : UInt<12>[16], clock with : (reset => (reset, _T_9)) @[ProcessingElement.scala 509:38]
    when io.commonIO.dataLenFinIO.writeInDataIO.valid : @[ProcessingElement.scala 510:34]
      _T_10[padWriteIndexReg] <= io.commonIO.dataLenFinIO.writeInDataIO.bits.data @[ProcessingElement.scala 511:34]
      skip @[ProcessingElement.scala 510:34]
    when readIndexInc : @[ProcessingElement.scala 514:25]
      node _T_11 = add(padReadIndexReg, UInt<1>("h01")) @[ProcessingElement.scala 515:42]
      node _T_12 = tail(_T_11, 1) @[ProcessingElement.scala 515:42]
      padReadIndexReg <= _T_12 @[ProcessingElement.scala 515:23]
      when readWrapWire : @[ProcessingElement.scala 516:27]
        padReadIndexReg <= UInt<1>("h00") @[ProcessingElement.scala 517:25]
        skip @[ProcessingElement.scala 516:27]
      skip @[ProcessingElement.scala 514:25]
    dataWire <= _T_10[padReadIndexReg] @[ProcessingElement.scala 521:14]
    readIndexInc <= io.dataIO.indexInc @[ProcessingElement.scala 523:16]
    io.commonIO.readOutData <= dataWire @[ProcessingElement.scala 524:27]
    
