<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p3392" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_3392{left:69px;bottom:68px;letter-spacing:0.11px;}
#t2_3392{left:103px;bottom:68px;letter-spacing:0.09px;}
#t3_3392{left:69px;bottom:1141px;letter-spacing:-0.15px;word-spacing:0.01px;}
#t4_3392{left:95px;bottom:1088px;}
#t5_3392{left:121px;bottom:1088px;letter-spacing:-0.14px;word-spacing:-0.65px;}
#t6_3392{left:121px;bottom:1071px;letter-spacing:-0.13px;word-spacing:-1.13px;}
#t7_3392{left:121px;bottom:1054px;letter-spacing:-0.13px;word-spacing:-0.46px;}
#t8_3392{left:95px;bottom:1030px;}
#t9_3392{left:121px;bottom:1030px;letter-spacing:-0.15px;word-spacing:-0.77px;}
#ta_3392{left:121px;bottom:1013px;letter-spacing:-0.14px;word-spacing:-1.13px;}
#tb_3392{left:121px;bottom:996px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#tc_3392{left:121px;bottom:979px;letter-spacing:-0.15px;word-spacing:-0.44px;}
#td_3392{left:95px;bottom:955px;}
#te_3392{left:121px;bottom:955px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#tf_3392{left:121px;bottom:938px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#tg_3392{left:121px;bottom:921px;letter-spacing:-0.16px;word-spacing:-0.44px;}
#th_3392{left:121px;bottom:904px;letter-spacing:-0.15px;}
#ti_3392{left:95px;bottom:880px;}
#tj_3392{left:121px;bottom:880px;letter-spacing:-0.14px;word-spacing:-0.88px;}
#tk_3392{left:121px;bottom:863px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#tl_3392{left:69px;bottom:839px;letter-spacing:-0.15px;}
#tm_3392{left:95px;bottom:839px;letter-spacing:-0.14px;word-spacing:-0.4px;}
#tn_3392{left:95px;bottom:814px;}
#to_3392{left:121px;bottom:814px;letter-spacing:-0.14px;word-spacing:-1.05px;}
#tp_3392{left:121px;bottom:797px;letter-spacing:-0.14px;word-spacing:-0.44px;}
#tq_3392{left:121px;bottom:781px;letter-spacing:-0.13px;word-spacing:-0.47px;}
#tr_3392{left:121px;bottom:764px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#ts_3392{left:95px;bottom:739px;}
#tt_3392{left:121px;bottom:739px;letter-spacing:-0.14px;word-spacing:-0.52px;}
#tu_3392{left:121px;bottom:723px;letter-spacing:-0.14px;word-spacing:-0.49px;}
#tv_3392{left:69px;bottom:698px;letter-spacing:-0.17px;word-spacing:-0.44px;}
#tw_3392{left:69px;bottom:681px;letter-spacing:-0.13px;word-spacing:-0.47px;}
#tx_3392{left:69px;bottom:657px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#ty_3392{left:69px;bottom:640px;letter-spacing:-0.16px;word-spacing:-0.57px;}
#tz_3392{left:69px;bottom:623px;letter-spacing:-0.13px;word-spacing:-0.52px;}
#t10_3392{left:215px;bottom:630px;}
#t11_3392{left:230px;bottom:623px;letter-spacing:-0.19px;word-spacing:-0.42px;}
#t12_3392{left:69px;bottom:565px;letter-spacing:0.13px;}
#t13_3392{left:151px;bottom:565px;letter-spacing:0.14px;word-spacing:0.01px;}
#t14_3392{left:69px;bottom:541px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#t15_3392{left:685px;bottom:541px;letter-spacing:-0.14px;}
#t16_3392{left:765px;bottom:541px;letter-spacing:-0.12px;word-spacing:-0.51px;}
#t17_3392{left:69px;bottom:524px;letter-spacing:-0.14px;word-spacing:-0.49px;}
#t18_3392{left:69px;bottom:498px;}
#t19_3392{left:95px;bottom:501px;letter-spacing:-0.14px;word-spacing:-0.44px;}
#t1a_3392{left:207px;bottom:501px;}
#t1b_3392{left:223px;bottom:501px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#t1c_3392{left:95px;bottom:484px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t1d_3392{left:95px;bottom:467px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t1e_3392{left:69px;bottom:441px;}
#t1f_3392{left:95px;bottom:444px;letter-spacing:-0.15px;word-spacing:-0.43px;}
#t1g_3392{left:333px;bottom:444px;}
#t1h_3392{left:350px;bottom:444px;letter-spacing:-0.13px;word-spacing:-0.48px;}
#t1i_3392{left:95px;bottom:428px;letter-spacing:-0.15px;word-spacing:-1.07px;}
#t1j_3392{left:95px;bottom:411px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#t1k_3392{left:69px;bottom:385px;}
#t1l_3392{left:95px;bottom:388px;letter-spacing:-0.14px;word-spacing:-0.67px;}
#t1m_3392{left:366px;bottom:388px;}
#t1n_3392{left:383px;bottom:388px;letter-spacing:-0.13px;word-spacing:-0.7px;}
#t1o_3392{left:95px;bottom:371px;letter-spacing:-0.13px;word-spacing:-1.35px;}
#t1p_3392{left:95px;bottom:354px;letter-spacing:-0.16px;word-spacing:-0.45px;}
#t1q_3392{left:69px;bottom:328px;}
#t1r_3392{left:95px;bottom:331px;letter-spacing:-0.16px;word-spacing:-0.64px;}
#t1s_3392{left:468px;bottom:338px;}
#t1t_3392{left:479px;bottom:331px;letter-spacing:-0.15px;word-spacing:-0.64px;}
#t1u_3392{left:69px;bottom:133px;letter-spacing:-0.16px;}
#t1v_3392{left:91px;bottom:133px;letter-spacing:-0.12px;}
#t1w_3392{left:91px;bottom:116px;letter-spacing:-0.12px;}

.s1_3392{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_3392{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_3392{font-size:14px;font-family:Verdana_b5t;color:#000;}
.s4_3392{font-size:11px;font-family:Verdana_b5t;color:#000;}
.s5_3392{font-size:18px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s6_3392{font-size:14px;font-family:Verdana_b5t;color:#0860A8;}
.s7_3392{font-size:21px;font-family:TimesNewRoman_b5y;color:#000;}
.s8_3392{font-size:14px;font-family:Verdana-Bold_b5u;color:#000;}
.s9_3392{font-size:14px;font-family:Symbol_b5z;color:#000;}
.sa_3392{font-size:14px;font-family:NeoSansIntel_6wv3;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts3392" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

@font-face {
	font-family: Symbol_b5z;
	src: url("fonts/Symbol_b5z.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_b5y;
	src: url("fonts/TimesNewRoman_b5y.woff") format("woff");
}

@font-face {
	font-family: Verdana-Bold_b5u;
	src: url("fonts/Verdana-Bold_b5u.woff") format("woff");
}

@font-face {
	font-family: Verdana_b5t;
	src: url("fonts/Verdana_b5t.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg3392Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg3392" style="-webkit-user-select: none;"><object width="935" height="1210" data="3392/3392.svg" type="image/svg+xml" id="pdf3392" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_3392" class="t s1_3392">11-8 </span><span id="t2_3392" class="t s1_3392">Vol. 3A </span>
<span id="t3_3392" class="t s2_3392">ADVANCED PROGRAMMABLE INTERRUPT CONTROLLER (APIC) </span>
<span id="t4_3392" class="t s3_3392">— </span><span id="t5_3392" class="t s3_3392">When IA32_APIC_BASE[11] is 0, the processor is functionally equivalent to an IA-32 processor without an </span>
<span id="t6_3392" class="t s3_3392">on-chip APIC. The CPUID feature flag for the APIC (see Section 11.4.2, “Presence of the Local APIC”) is also </span>
<span id="t7_3392" class="t s3_3392">set to 0. </span>
<span id="t8_3392" class="t s3_3392">— </span><span id="t9_3392" class="t s3_3392">When IA32_APIC_BASE[11] is set to 0, processor APICs based on the 3-wire APIC bus cannot be generally </span>
<span id="ta_3392" class="t s3_3392">re-enabled until a system hardware reset. The 3-wire bus loses track of arbitration that would be necessary </span>
<span id="tb_3392" class="t s3_3392">for complete re-enabling. Certain APIC functionality can be enabled (for example: performance and </span>
<span id="tc_3392" class="t s3_3392">thermal monitoring interrupt generation). </span>
<span id="td_3392" class="t s3_3392">— </span><span id="te_3392" class="t s3_3392">For processors that use Front Side Bus (FSB) delivery of interrupts, software may disable or enable the </span>
<span id="tf_3392" class="t s3_3392">APIC by setting and resetting IA32_APIC_BASE[11]. A hardware reset is not required to re-start APIC </span>
<span id="tg_3392" class="t s3_3392">functionality, if software guarantees no interrupt will be sent to the APIC as IA32_APIC_BASE[11] is </span>
<span id="th_3392" class="t s3_3392">cleared. </span>
<span id="ti_3392" class="t s3_3392">— </span><span id="tj_3392" class="t s3_3392">When IA32_APIC_BASE[11] is set to 0, prior initialization to the APIC may be lost and the APIC may return </span>
<span id="tk_3392" class="t s3_3392">to the state described in Section 11.4.7.1, “Local APIC State After Power-Up or Reset.” </span>
<span id="tl_3392" class="t s3_3392">2. </span><span id="tm_3392" class="t s3_3392">Using the APIC software enable/disable flag in the spurious-interrupt vector register (see Figure 11-23): </span>
<span id="tn_3392" class="t s3_3392">— </span><span id="to_3392" class="t s3_3392">If IA32_APIC_BASE[11] is 1, software can temporarily disable a local APIC at any time by clearing the APIC </span>
<span id="tp_3392" class="t s3_3392">software enable/disable flag in the spurious-interrupt vector register (see Figure 11-23). The state of the </span>
<span id="tq_3392" class="t s3_3392">local APIC when in this software-disabled state is described in Section 11.4.7.2, “Local APIC State After It </span>
<span id="tr_3392" class="t s3_3392">Has Been Software Disabled.” </span>
<span id="ts_3392" class="t s3_3392">— </span><span id="tt_3392" class="t s3_3392">When the local APIC is in the software-disabled state, it can be re-enabled at any time by setting the APIC </span>
<span id="tu_3392" class="t s3_3392">software enable/disable flag to 1. </span>
<span id="tv_3392" class="t s3_3392">For the Pentium processor, the APICEN pin (which is shared with the PICD1 pin) is used during power-up or reset </span>
<span id="tw_3392" class="t s3_3392">to disable the local APIC. </span>
<span id="tx_3392" class="t s3_3392">Note that each entry in the LVT has a mask bit that can be used to inhibit interrupts from being delivered to the </span>
<span id="ty_3392" class="t s3_3392">processor from selected local interrupt sources (the LINT0 and LINT1 pins, the APIC timer, the performance-moni- </span>
<span id="tz_3392" class="t s3_3392">toring counters, Intel </span>
<span id="t10_3392" class="t s4_3392">® </span>
<span id="t11_3392" class="t s3_3392">Processor Trace, the thermal sensor, and/or the internal APIC error detector). </span>
<span id="t12_3392" class="t s5_3392">11.4.4 </span><span id="t13_3392" class="t s5_3392">Local APIC Status and Location </span>
<span id="t14_3392" class="t s3_3392">The status and location of the local APIC are contained in the IA32_APIC_BASE MSR (see </span><span id="t15_3392" class="t s6_3392">Figure 11-5</span><span id="t16_3392" class="t s3_3392">). MSR bit </span>
<span id="t17_3392" class="t s3_3392">functions are described below: </span>
<span id="t18_3392" class="t s7_3392">• </span><span id="t19_3392" class="t s8_3392">BSP flag, bit 8 </span><span id="t1a_3392" class="t s9_3392">⎯ </span><span id="t1b_3392" class="t s3_3392">Indicates if the processor is the bootstrap processor (BSP). See Section 9.4, “Multiple- </span>
<span id="t1c_3392" class="t s3_3392">Processor (MP) Initialization.” Following a power-up or reset, this flag is set to 1 for the processor selected as </span>
<span id="t1d_3392" class="t s3_3392">the BSP and set to 0 for the remaining processors (APs). </span>
<span id="t1e_3392" class="t s7_3392">• </span><span id="t1f_3392" class="t s8_3392">APIC Global Enable flag, bit 11 </span><span id="t1g_3392" class="t s9_3392">⎯ </span><span id="t1h_3392" class="t s3_3392">Enables or disables the local APIC (see Section 11.4.3, “Enabling or </span>
<span id="t1i_3392" class="t s3_3392">Disabling the Local APIC”). This flag is available in the Pentium 4, Intel Xeon, and P6 family processors. It is not </span>
<span id="t1j_3392" class="t s3_3392">guaranteed to be available or available at the same location in future Intel 64 or IA-32 processors. </span>
<span id="t1k_3392" class="t s7_3392">• </span><span id="t1l_3392" class="t s8_3392">APIC Base field, bits 12 through 35 </span><span id="t1m_3392" class="t s9_3392">⎯ </span><span id="t1n_3392" class="t s3_3392">Specifies the base address of the APIC registers. This 24-bit value is </span>
<span id="t1o_3392" class="t s3_3392">extended by 12 bits at the low end to form the base address. This automatically aligns the address on a 4-KByte </span>
<span id="t1p_3392" class="t s3_3392">boundary. Following a power-up or reset, the field is set to FEE0 0000H. </span>
<span id="t1q_3392" class="t s7_3392">• </span><span id="t1r_3392" class="t s3_3392">Bits 0 through 7, bits 9 and 10, and bits MAXPHYADDR </span>
<span id="t1s_3392" class="t s4_3392">2 </span>
<span id="t1t_3392" class="t s3_3392">through 63 in the IA32_APIC_BASE MSR are reserved. </span>
<span id="t1u_3392" class="t sa_3392">2. </span><span id="t1v_3392" class="t sa_3392">The MAXPHYADDR is 36 bits for processors that do not support CPUID leaf 80000008H, or indicated by </span>
<span id="t1w_3392" class="t sa_3392">CPUID.80000008H:EAX[bits 7:0] for processors that support CPUID leaf 80000008H. </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
