{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1657856432159 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.1.0 Build 185 10/21/2015 SJ Standard Edition " "Version 15.1.0 Build 185 10/21/2015 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1657856432160 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jul 14 23:40:32 2022 " "Processing started: Thu Jul 14 23:40:32 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1657856432160 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1657856432160 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off LogicalStep_Lab4 -c LogicalStep_Lab4_top " "Command: quartus_map --read_settings_files=on --write_settings_files=off LogicalStep_Lab4 -c LogicalStep_Lab4_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1657856432160 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1657856432542 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "logicalstep_lab4_top.vhd 2 1 " "Found 2 design units, including 1 entities, in source file logicalstep_lab4_top.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LogicalStep_Lab4_top-Circuit " "Found design unit 1: LogicalStep_Lab4_top-Circuit" {  } { { "LogicalStep_Lab4_top.vhd" "" { Text "N:/ECE-124/Lab4 Ruguonibugongzuo wo ba ni ren dao trash li to/ta ma de dong si/Lab4/LogicalStep_Lab4_top.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1657856444711 ""} { "Info" "ISGN_ENTITY_NAME" "1 LogicalStep_Lab4_top " "Found entity 1: LogicalStep_Lab4_top" {  } { { "LogicalStep_Lab4_top.vhd" "" { Text "N:/ECE-124/Lab4 Ruguonibugongzuo wo ba ni ren dao trash li to/ta ma de dong si/Lab4/LogicalStep_Lab4_top.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1657856444711 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1657856444711 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "segment7_mux.vhd 2 1 " "Found 2 design units, including 1 entities, in source file segment7_mux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 segment7_mux-syn " "Found design unit 1: segment7_mux-syn" {  } { { "segment7_mux.vhd" "" { Text "N:/ECE-124/Lab4 Ruguonibugongzuo wo ba ni ren dao trash li to/ta ma de dong si/Lab4/segment7_mux.vhd" 67 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1657856444716 ""} { "Info" "ISGN_ENTITY_NAME" "1 segment7_mux " "Found entity 1: segment7_mux" {  } { { "segment7_mux.vhd" "" { Text "N:/ECE-124/Lab4 Ruguonibugongzuo wo ba ni ren dao trash li to/ta ma de dong si/Lab4/segment7_mux.vhd" 52 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1657856444716 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1657856444716 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sevensegment.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sevensegment.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SevenSegment-Behavioral " "Found design unit 1: SevenSegment-Behavioral" {  } { { "SevenSegment.vhd" "" { Text "N:/ECE-124/Lab4 Ruguonibugongzuo wo ba ni ren dao trash li to/ta ma de dong si/Lab4/SevenSegment.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1657856444720 ""} { "Info" "ISGN_ENTITY_NAME" "1 SevenSegment " "Found entity 1: SevenSegment" {  } { { "SevenSegment.vhd" "" { Text "N:/ECE-124/Lab4 Ruguonibugongzuo wo ba ni ren dao trash li to/ta ma de dong si/Lab4/SevenSegment.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1657856444720 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1657856444720 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "state_machine_extender.vhd 2 1 " "Found 2 design units, including 1 entities, in source file state_machine_extender.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 State_Machine_Extender-SM " "Found design unit 1: State_Machine_Extender-SM" {  } { { "State_Machine_Extender.vhd" "" { Text "N:/ECE-124/Lab4 Ruguonibugongzuo wo ba ni ren dao trash li to/ta ma de dong si/Lab4/State_Machine_Extender.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1657856444725 ""} { "Info" "ISGN_ENTITY_NAME" "1 State_Machine_Extender " "Found entity 1: State_Machine_Extender" {  } { { "State_Machine_Extender.vhd" "" { Text "N:/ECE-124/Lab4 Ruguonibugongzuo wo ba ni ren dao trash li to/ta ma de dong si/Lab4/State_Machine_Extender.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1657856444725 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1657856444725 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "grappler.vhd 2 1 " "Found 2 design units, including 1 entities, in source file grappler.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 State_Machine_Grabber-SM " "Found design unit 1: State_Machine_Grabber-SM" {  } { { "grappler.vhd" "" { Text "N:/ECE-124/Lab4 Ruguonibugongzuo wo ba ni ren dao trash li to/ta ma de dong si/Lab4/grappler.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1657856444729 ""} { "Info" "ISGN_ENTITY_NAME" "1 State_Machine_Grabber " "Found entity 1: State_Machine_Grabber" {  } { { "grappler.vhd" "" { Text "N:/ECE-124/Lab4 Ruguonibugongzuo wo ba ni ren dao trash li to/ta ma de dong si/Lab4/grappler.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1657856444729 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1657856444729 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bidir_shift_reg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bidir_shift_reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Bidir_shift_reg-one " "Found design unit 1: Bidir_shift_reg-one" {  } { { "Bidir_shift_reg.vhd" "" { Text "N:/ECE-124/Lab4 Ruguonibugongzuo wo ba ni ren dao trash li to/ta ma de dong si/Lab4/Bidir_shift_reg.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1657856444733 ""} { "Info" "ISGN_ENTITY_NAME" "1 Bidir_shift_reg " "Found entity 1: Bidir_shift_reg" {  } { { "Bidir_shift_reg.vhd" "" { Text "N:/ECE-124/Lab4 Ruguonibugongzuo wo ba ni ren dao trash li to/ta ma de dong si/Lab4/Bidir_shift_reg.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1657856444733 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1657856444733 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register.vhd 2 1 " "Found 2 design units, including 1 entities, in source file register.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Shift_Register-SR " "Found design unit 1: Shift_Register-SR" {  } { { "register.vhd" "" { Text "N:/ECE-124/Lab4 Ruguonibugongzuo wo ba ni ren dao trash li to/ta ma de dong si/Lab4/register.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1657856444737 ""} { "Info" "ISGN_ENTITY_NAME" "1 Shift_Register " "Found entity 1: Shift_Register" {  } { { "register.vhd" "" { Text "N:/ECE-124/Lab4 Ruguonibugongzuo wo ba ni ren dao trash li to/ta ma de dong si/Lab4/register.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1657856444737 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1657856444737 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "updownbinarycounter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file updownbinarycounter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 U_D_Bin_Counter4bit-one " "Found design unit 1: U_D_Bin_Counter4bit-one" {  } { { "updownbinarycounter.vhd" "" { Text "N:/ECE-124/Lab4 Ruguonibugongzuo wo ba ni ren dao trash li to/ta ma de dong si/Lab4/updownbinarycounter.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1657856444742 ""} { "Info" "ISGN_ENTITY_NAME" "1 U_D_Bin_Counter4bit " "Found entity 1: U_D_Bin_Counter4bit" {  } { { "updownbinarycounter.vhd" "" { Text "N:/ECE-124/Lab4 Ruguonibugongzuo wo ba ni ren dao trash li to/ta ma de dong si/Lab4/updownbinarycounter.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1657856444742 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1657856444742 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comp_motion.vhd 2 1 " "Found 2 design units, including 1 entities, in source file comp_motion.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Component_Motion-LOGIC " "Found design unit 1: Component_Motion-LOGIC" {  } { { "Comp_Motion.vhd" "" { Text "N:/ECE-124/Lab4 Ruguonibugongzuo wo ba ni ren dao trash li to/ta ma de dong si/Lab4/Comp_Motion.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1657856444746 ""} { "Info" "ISGN_ENTITY_NAME" "1 Component_Motion " "Found entity 1: Component_Motion" {  } { { "Comp_Motion.vhd" "" { Text "N:/ECE-124/Lab4 Ruguonibugongzuo wo ba ni ren dao trash li to/ta ma de dong si/Lab4/Comp_Motion.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1657856444746 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1657856444746 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "xymotion2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file xymotion2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 XYMotion_Component_2-SM " "Found design unit 1: XYMotion_Component_2-SM" {  } { { "XYMotion2.vhd" "" { Text "N:/ECE-124/Lab4 Ruguonibugongzuo wo ba ni ren dao trash li to/ta ma de dong si/Lab4/XYMotion2.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1657856444750 ""} { "Info" "ISGN_ENTITY_NAME" "1 XYMotion_Component_2 " "Found entity 1: XYMotion_Component_2" {  } { { "XYMotion2.vhd" "" { Text "N:/ECE-124/Lab4 Ruguonibugongzuo wo ba ni ren dao trash li to/ta ma de dong si/Lab4/XYMotion2.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1657856444750 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1657856444750 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "output_files/XYMotionFinal.vhd " "Can't analyze file -- file output_files/XYMotionFinal.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1657856444754 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "xymotionfinal2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file xymotionfinal2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 XYMotion-Circuit " "Found design unit 1: XYMotion-Circuit" {  } { { "XYMotionFinal2.vhd" "" { Text "N:/ECE-124/Lab4 Ruguonibugongzuo wo ba ni ren dao trash li to/ta ma de dong si/Lab4/XYMotionFinal2.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1657856444759 ""} { "Info" "ISGN_ENTITY_NAME" "1 XYMotion " "Found entity 1: XYMotion" {  } { { "XYMotionFinal2.vhd" "" { Text "N:/ECE-124/Lab4 Ruguonibugongzuo wo ba ni ren dao trash li to/ta ma de dong si/Lab4/XYMotionFinal2.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1657856444759 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1657856444759 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "LogicalStep_Lab4_top " "Elaborating entity \"LogicalStep_Lab4_top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1657856444836 ""}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "leds\[7..6\] LogicalStep_Lab4_top.vhd(11) " "Using initial value X (don't care) for net \"leds\[7..6\]\" at LogicalStep_Lab4_top.vhd(11)" {  } { { "LogicalStep_Lab4_top.vhd" "" { Text "N:/ECE-124/Lab4 Ruguonibugongzuo wo ba ni ren dao trash li to/ta ma de dong si/Lab4/LogicalStep_Lab4_top.vhd" 11 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1657856444839 "|LogicalStep_Lab4_top"}
{ "Warning" "WSGN_SEARCH_FILE" "clock_source.vhd 2 1 " "Using design file clock_source.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Clock_Source-rtl " "Found design unit 1: Clock_Source-rtl" {  } { { "clock_source.vhd" "" { Text "N:/ECE-124/Lab4 Ruguonibugongzuo wo ba ni ren dao trash li to/ta ma de dong si/Lab4/clock_source.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1657856444874 ""} { "Info" "ISGN_ENTITY_NAME" "1 Clock_Source " "Found entity 1: Clock_Source" {  } { { "clock_source.vhd" "" { Text "N:/ECE-124/Lab4 Ruguonibugongzuo wo ba ni ren dao trash li to/ta ma de dong si/Lab4/clock_source.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1657856444874 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1657856444874 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Clock_Source Clock_Source:Clock_Selector " "Elaborating entity \"Clock_Source\" for hierarchy \"Clock_Source:Clock_Selector\"" {  } { { "LogicalStep_Lab4_top.vhd" "Clock_Selector" { Text "N:/ECE-124/Lab4 Ruguonibugongzuo wo ba ni ren dao trash li to/ta ma de dong si/Lab4/LogicalStep_Lab4_top.vhd" 185 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1657856444875 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "clk_input clock_source.vhd(44) " "VHDL Process Statement warning at clock_source.vhd(44): signal \"clk_input\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "clock_source.vhd" "" { Text "N:/ECE-124/Lab4 Ruguonibugongzuo wo ba ni ren dao trash li to/ta ma de dong si/Lab4/clock_source.vhd" 44 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1657856444879 "|LogicalStep_Lab4_top|Clock_Source:Clock_Selector"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "clk_2hz clock_source.vhd(46) " "VHDL Process Statement warning at clock_source.vhd(46): signal \"clk_2hz\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "clock_source.vhd" "" { Text "N:/ECE-124/Lab4 Ruguonibugongzuo wo ba ni ren dao trash li to/ta ma de dong si/Lab4/clock_source.vhd" 46 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1657856444879 "|LogicalStep_Lab4_top|Clock_Source:Clock_Selector"}
{ "Warning" "WSGN_SEARCH_FILE" "synch_inverter.vhd 2 1 " "Using design file synch_inverter.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 synch_inverter-synchronize " "Found design unit 1: synch_inverter-synchronize" {  } { { "synch_inverter.vhd" "" { Text "N:/ECE-124/Lab4 Ruguonibugongzuo wo ba ni ren dao trash li to/ta ma de dong si/Lab4/synch_inverter.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1657856444889 ""} { "Info" "ISGN_ENTITY_NAME" "1 Synch_inverter " "Found entity 1: Synch_inverter" {  } { { "synch_inverter.vhd" "" { Text "N:/ECE-124/Lab4 Ruguonibugongzuo wo ba ni ren dao trash li to/ta ma de dong si/Lab4/synch_inverter.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1657856444889 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1657856444889 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Synch_inverter Synch_inverter:INST1 " "Elaborating entity \"Synch_inverter\" for hierarchy \"Synch_inverter:INST1\"" {  } { { "LogicalStep_Lab4_top.vhd" "INST1" { Text "N:/ECE-124/Lab4 Ruguonibugongzuo wo ba ni ren dao trash li to/ta ma de dong si/Lab4/LogicalStep_Lab4_top.vhd" 196 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1657856444889 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "U_D_Bin_Counter4bit U_D_Bin_Counter4bit:INST2 " "Elaborating entity \"U_D_Bin_Counter4bit\" for hierarchy \"U_D_Bin_Counter4bit:INST2\"" {  } { { "LogicalStep_Lab4_top.vhd" "INST2" { Text "N:/ECE-124/Lab4 Ruguonibugongzuo wo ba ni ren dao trash li to/ta ma de dong si/Lab4/LogicalStep_Lab4_top.vhd" 198 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1657856444898 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ud_bin_counter updownbinarycounter.vhd(39) " "VHDL Process Statement warning at updownbinarycounter.vhd(39): signal \"ud_bin_counter\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "updownbinarycounter.vhd" "" { Text "N:/ECE-124/Lab4 Ruguonibugongzuo wo ba ni ren dao trash li to/ta ma de dong si/Lab4/updownbinarycounter.vhd" 39 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1657856444902 "|LogicalStep_Lab4_top|U_D_Bin_Counter4bit:INST2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Shift_Register Shift_Register:INST4 " "Elaborating entity \"Shift_Register\" for hierarchy \"Shift_Register:INST4\"" {  } { { "LogicalStep_Lab4_top.vhd" "INST4" { Text "N:/ECE-124/Lab4 Ruguonibugongzuo wo ba ni ren dao trash li to/ta ma de dong si/Lab4/LogicalStep_Lab4_top.vhd" 201 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1657856444903 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "registers register.vhd(32) " "VHDL Process Statement warning at register.vhd(32): signal \"registers\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "register.vhd" "" { Text "N:/ECE-124/Lab4 Ruguonibugongzuo wo ba ni ren dao trash li to/ta ma de dong si/Lab4/register.vhd" 32 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1657856444908 "|LogicalStep_Lab4_top|Shift_Register:INST7"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "XYMotion XYMotion:INST6 " "Elaborating entity \"XYMotion\" for hierarchy \"XYMotion:INST6\"" {  } { { "LogicalStep_Lab4_top.vhd" "INST6" { Text "N:/ECE-124/Lab4 Ruguonibugongzuo wo ba ni ren dao trash li to/ta ma de dong si/Lab4/LogicalStep_Lab4_top.vhd" 203 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1657856444909 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Capture_X XYMotionFinal2.vhd(32) " "Verilog HDL or VHDL warning at XYMotionFinal2.vhd(32): object \"Capture_X\" assigned a value but never read" {  } { { "XYMotionFinal2.vhd" "" { Text "N:/ECE-124/Lab4 Ruguonibugongzuo wo ba ni ren dao trash li to/ta ma de dong si/Lab4/XYMotionFinal2.vhd" 32 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1657856444914 "|LogicalStep_Lab4_top|XYMotion:INST6"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Capture_Y XYMotionFinal2.vhd(33) " "Verilog HDL or VHDL warning at XYMotionFinal2.vhd(33): object \"Capture_Y\" assigned a value but never read" {  } { { "XYMotionFinal2.vhd" "" { Text "N:/ECE-124/Lab4 Ruguonibugongzuo wo ba ni ren dao trash li to/ta ma de dong si/Lab4/XYMotionFinal2.vhd" 33 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1657856444914 "|LogicalStep_Lab4_top|XYMotion:INST6"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_ext_en XYMotionFinal2.vhd(46) " "VHDL Process Statement warning at XYMotionFinal2.vhd(46): signal \"X_ext_en\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XYMotionFinal2.vhd" "" { Text "N:/ECE-124/Lab4 Ruguonibugongzuo wo ba ni ren dao trash li to/ta ma de dong si/Lab4/XYMotionFinal2.vhd" 46 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1657856444914 "|LogicalStep_Lab4_top|XYMotion:INST6"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Y_ext_en XYMotionFinal2.vhd(46) " "VHDL Process Statement warning at XYMotionFinal2.vhd(46): signal \"Y_ext_en\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XYMotionFinal2.vhd" "" { Text "N:/ECE-124/Lab4 Ruguonibugongzuo wo ba ni ren dao trash li to/ta ma de dong si/Lab4/XYMotionFinal2.vhd" 46 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1657856444914 "|LogicalStep_Lab4_top|XYMotion:INST6"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "motion XYMotionFinal2.vhd(53) " "VHDL Process Statement warning at XYMotionFinal2.vhd(53): signal \"motion\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XYMotionFinal2.vhd" "" { Text "N:/ECE-124/Lab4 Ruguonibugongzuo wo ba ni ren dao trash li to/ta ma de dong si/Lab4/XYMotionFinal2.vhd" 53 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1657856444914 "|LogicalStep_Lab4_top|XYMotion:INST6"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_error XYMotionFinal2.vhd(60) " "VHDL Process Statement warning at XYMotionFinal2.vhd(60): signal \"X_error\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XYMotionFinal2.vhd" "" { Text "N:/ECE-124/Lab4 Ruguonibugongzuo wo ba ni ren dao trash li to/ta ma de dong si/Lab4/XYMotionFinal2.vhd" 60 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1657856444914 "|LogicalStep_Lab4_top|XYMotion:INST6"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Y_error XYMotionFinal2.vhd(60) " "VHDL Process Statement warning at XYMotionFinal2.vhd(60): signal \"Y_error\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XYMotionFinal2.vhd" "" { Text "N:/ECE-124/Lab4 Ruguonibugongzuo wo ba ni ren dao trash li to/ta ma de dong si/Lab4/XYMotionFinal2.vhd" 60 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1657856444914 "|LogicalStep_Lab4_top|XYMotion:INST6"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "XYMotion_Component_2 XYMotion:INST6\|XYMotion_Component_2:INST1 " "Elaborating entity \"XYMotion_Component_2\" for hierarchy \"XYMotion:INST6\|XYMotion_Component_2:INST1\"" {  } { { "XYMotionFinal2.vhd" "INST1" { Text "N:/ECE-124/Lab4 Ruguonibugongzuo wo ba ni ren dao trash li to/ta ma de dong si/Lab4/XYMotionFinal2.vhd" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1657856444916 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "next_state XYMotion2.vhd(45) " "VHDL Process Statement warning at XYMotion2.vhd(45): inferring latch(es) for signal or variable \"next_state\", which holds its previous value in one or more paths through the process" {  } { { "XYMotion2.vhd" "" { Text "N:/ECE-124/Lab4 Ruguonibugongzuo wo ba ni ren dao trash li to/ta ma de dong si/Lab4/XYMotion2.vhd" 45 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1657856444922 "|LogicalStep_Lab4_top|XYMotion:INST6|XYMotion_Component_2:INST1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "clk_en XYMotion2.vhd(82) " "VHDL Process Statement warning at XYMotion2.vhd(82): inferring latch(es) for signal or variable \"clk_en\", which holds its previous value in one or more paths through the process" {  } { { "XYMotion2.vhd" "" { Text "N:/ECE-124/Lab4 Ruguonibugongzuo wo ba ni ren dao trash li to/ta ma de dong si/Lab4/XYMotion2.vhd" 82 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1657856444922 "|LogicalStep_Lab4_top|XYMotion:INST6|XYMotion_Component_2:INST1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "up_down XYMotion2.vhd(82) " "VHDL Process Statement warning at XYMotion2.vhd(82): inferring latch(es) for signal or variable \"up_down\", which holds its previous value in one or more paths through the process" {  } { { "XYMotion2.vhd" "" { Text "N:/ECE-124/Lab4 Ruguonibugongzuo wo ba ni ren dao trash li to/ta ma de dong si/Lab4/XYMotion2.vhd" 82 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1657856444922 "|LogicalStep_Lab4_top|XYMotion:INST6|XYMotion_Component_2:INST1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Capture_XY XYMotion2.vhd(82) " "VHDL Process Statement warning at XYMotion2.vhd(82): inferring latch(es) for signal or variable \"Capture_XY\", which holds its previous value in one or more paths through the process" {  } { { "XYMotion2.vhd" "" { Text "N:/ECE-124/Lab4 Ruguonibugongzuo wo ba ni ren dao trash li to/ta ma de dong si/Lab4/XYMotion2.vhd" 82 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1657856444922 "|LogicalStep_Lab4_top|XYMotion:INST6|XYMotion_Component_2:INST1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "extender_en XYMotion2.vhd(82) " "VHDL Process Statement warning at XYMotion2.vhd(82): inferring latch(es) for signal or variable \"extender_en\", which holds its previous value in one or more paths through the process" {  } { { "XYMotion2.vhd" "" { Text "N:/ECE-124/Lab4 Ruguonibugongzuo wo ba ni ren dao trash li to/ta ma de dong si/Lab4/XYMotion2.vhd" 82 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1657856444922 "|LogicalStep_Lab4_top|XYMotion:INST6|XYMotion_Component_2:INST1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "error XYMotion2.vhd(82) " "VHDL Process Statement warning at XYMotion2.vhd(82): inferring latch(es) for signal or variable \"error\", which holds its previous value in one or more paths through the process" {  } { { "XYMotion2.vhd" "" { Text "N:/ECE-124/Lab4 Ruguonibugongzuo wo ba ni ren dao trash li to/ta ma de dong si/Lab4/XYMotion2.vhd" 82 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1657856444923 "|LogicalStep_Lab4_top|XYMotion:INST6|XYMotion_Component_2:INST1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "up_down XYMotion2.vhd(82) " "Inferred latch for \"up_down\" at XYMotion2.vhd(82)" {  } { { "XYMotion2.vhd" "" { Text "N:/ECE-124/Lab4 Ruguonibugongzuo wo ba ni ren dao trash li to/ta ma de dong si/Lab4/XYMotion2.vhd" 82 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1657856444923 "|LogicalStep_Lab4_top|XYMotion:INST6|XYMotion_Component_2:INST1"}
{ "Warning" "WSGN_SEARCH_FILE" "compx4.vhd 2 1 " "Using design file compx4.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 compx4-comparator " "Found design unit 1: compx4-comparator" {  } { { "compx4.vhd" "" { Text "N:/ECE-124/Lab4 Ruguonibugongzuo wo ba ni ren dao trash li to/ta ma de dong si/Lab4/compx4.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1657856444938 ""} { "Info" "ISGN_ENTITY_NAME" "1 compx4 " "Found entity 1: compx4" {  } { { "compx4.vhd" "" { Text "N:/ECE-124/Lab4 Ruguonibugongzuo wo ba ni ren dao trash li to/ta ma de dong si/Lab4/compx4.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1657856444938 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1657856444938 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "compx4 compx4:INST7 " "Elaborating entity \"compx4\" for hierarchy \"compx4:INST7\"" {  } { { "LogicalStep_Lab4_top.vhd" "INST7" { Text "N:/ECE-124/Lab4 Ruguonibugongzuo wo ba ni ren dao trash li to/ta ma de dong si/Lab4/LogicalStep_Lab4_top.vhd" 205 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1657856444938 ""}
{ "Warning" "WSGN_SEARCH_FILE" "compx1.vhd 2 1 " "Using design file compx1.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 compx1-comparator " "Found design unit 1: compx1-comparator" {  } { { "compx1.vhd" "" { Text "N:/ECE-124/Lab4 Ruguonibugongzuo wo ba ni ren dao trash li to/ta ma de dong si/Lab4/compx1.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1657856444953 ""} { "Info" "ISGN_ENTITY_NAME" "1 compx1 " "Found entity 1: compx1" {  } { { "compx1.vhd" "" { Text "N:/ECE-124/Lab4 Ruguonibugongzuo wo ba ni ren dao trash li to/ta ma de dong si/Lab4/compx1.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1657856444953 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1657856444953 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "compx1 compx4:INST7\|compx1:INST1 " "Elaborating entity \"compx1\" for hierarchy \"compx4:INST7\|compx1:INST1\"" {  } { { "compx4.vhd" "INST1" { Text "N:/ECE-124/Lab4 Ruguonibugongzuo wo ba ni ren dao trash li to/ta ma de dong si/Lab4/compx4.vhd" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1657856444953 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SevenSegment SevenSegment:INST9 " "Elaborating entity \"SevenSegment\" for hierarchy \"SevenSegment:INST9\"" {  } { { "LogicalStep_Lab4_top.vhd" "INST9" { Text "N:/ECE-124/Lab4 Ruguonibugongzuo wo ba ni ren dao trash li to/ta ma de dong si/Lab4/LogicalStep_Lab4_top.vhd" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1657856444959 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "segment7_mux segment7_mux:INST11 " "Elaborating entity \"segment7_mux\" for hierarchy \"segment7_mux:INST11\"" {  } { { "LogicalStep_Lab4_top.vhd" "INST11" { Text "N:/ECE-124/Lab4 Ruguonibugongzuo wo ba ni ren dao trash li to/ta ma de dong si/Lab4/LogicalStep_Lab4_top.vhd" 210 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1657856444964 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "State_Machine_Extender State_Machine_Extender:INST12 " "Elaborating entity \"State_Machine_Extender\" for hierarchy \"State_Machine_Extender:INST12\"" {  } { { "LogicalStep_Lab4_top.vhd" "INST12" { Text "N:/ECE-124/Lab4 Ruguonibugongzuo wo ba ni ren dao trash li to/ta ma de dong si/Lab4/LogicalStep_Lab4_top.vhd" 212 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1657856444969 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "next_state State_Machine_Extender.vhd(43) " "VHDL Process Statement warning at State_Machine_Extender.vhd(43): inferring latch(es) for signal or variable \"next_state\", which holds its previous value in one or more paths through the process" {  } { { "State_Machine_Extender.vhd" "" { Text "N:/ECE-124/Lab4 Ruguonibugongzuo wo ba ni ren dao trash li to/ta ma de dong si/Lab4/State_Machine_Extender.vhd" 43 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1657856444972 "|LogicalStep_Lab4_top|State_Machine_Extender:INST12"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "grappler_en State_Machine_Extender.vhd(91) " "VHDL Process Statement warning at State_Machine_Extender.vhd(91): inferring latch(es) for signal or variable \"grappler_en\", which holds its previous value in one or more paths through the process" {  } { { "State_Machine_Extender.vhd" "" { Text "N:/ECE-124/Lab4 Ruguonibugongzuo wo ba ni ren dao trash li to/ta ma de dong si/Lab4/State_Machine_Extender.vhd" 91 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1657856444972 "|LogicalStep_Lab4_top|State_Machine_Extender:INST12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "grappler_en State_Machine_Extender.vhd(91) " "Inferred latch for \"grappler_en\" at State_Machine_Extender.vhd(91)" {  } { { "State_Machine_Extender.vhd" "" { Text "N:/ECE-124/Lab4 Ruguonibugongzuo wo ba ni ren dao trash li to/ta ma de dong si/Lab4/State_Machine_Extender.vhd" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1657856444972 "|LogicalStep_Lab4_top|State_Machine_Extender:INST12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.MRIGHT State_Machine_Extender.vhd(43) " "Inferred latch for \"next_state.MRIGHT\" at State_Machine_Extender.vhd(43)" {  } { { "State_Machine_Extender.vhd" "" { Text "N:/ECE-124/Lab4 Ruguonibugongzuo wo ba ni ren dao trash li to/ta ma de dong si/Lab4/State_Machine_Extender.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1657856444972 "|LogicalStep_Lab4_top|State_Machine_Extender:INST12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.MLEFT State_Machine_Extender.vhd(43) " "Inferred latch for \"next_state.MLEFT\" at State_Machine_Extender.vhd(43)" {  } { { "State_Machine_Extender.vhd" "" { Text "N:/ECE-124/Lab4 Ruguonibugongzuo wo ba ni ren dao trash li to/ta ma de dong si/Lab4/State_Machine_Extender.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1657856444973 "|LogicalStep_Lab4_top|State_Machine_Extender:INST12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.BC State_Machine_Extender.vhd(43) " "Inferred latch for \"next_state.BC\" at State_Machine_Extender.vhd(43)" {  } { { "State_Machine_Extender.vhd" "" { Text "N:/ECE-124/Lab4 Ruguonibugongzuo wo ba ni ren dao trash li to/ta ma de dong si/Lab4/State_Machine_Extender.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1657856444973 "|LogicalStep_Lab4_top|State_Machine_Extender:INST12"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Bidir_shift_reg Bidir_shift_reg:INST13 " "Elaborating entity \"Bidir_shift_reg\" for hierarchy \"Bidir_shift_reg:INST13\"" {  } { { "LogicalStep_Lab4_top.vhd" "INST13" { Text "N:/ECE-124/Lab4 Ruguonibugongzuo wo ba ni ren dao trash li to/ta ma de dong si/Lab4/LogicalStep_Lab4_top.vhd" 213 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1657856444973 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "CLK_EN Bidir_shift_reg.vhd(26) " "VHDL Process Statement warning at Bidir_shift_reg.vhd(26): signal \"CLK_EN\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Bidir_shift_reg.vhd" "" { Text "N:/ECE-124/Lab4 Ruguonibugongzuo wo ba ni ren dao trash li to/ta ma de dong si/Lab4/Bidir_shift_reg.vhd" 26 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1657856444978 "|LogicalStep_Lab4_top|Bidir_shift_reg:INST5"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sreg Bidir_shift_reg.vhd(33) " "VHDL Process Statement warning at Bidir_shift_reg.vhd(33): signal \"sreg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Bidir_shift_reg.vhd" "" { Text "N:/ECE-124/Lab4 Ruguonibugongzuo wo ba ni ren dao trash li to/ta ma de dong si/Lab4/Bidir_shift_reg.vhd" 33 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1657856444978 "|LogicalStep_Lab4_top|Bidir_shift_reg:INST5"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "State_Machine_Grabber State_Machine_Grabber:INST14 " "Elaborating entity \"State_Machine_Grabber\" for hierarchy \"State_Machine_Grabber:INST14\"" {  } { { "LogicalStep_Lab4_top.vhd" "INST14" { Text "N:/ECE-124/Lab4 Ruguonibugongzuo wo ba ni ren dao trash li to/ta ma de dong si/Lab4/LogicalStep_Lab4_top.vhd" 214 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1657856444979 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "next_state grappler.vhd(42) " "VHDL Process Statement warning at grappler.vhd(42): inferring latch(es) for signal or variable \"next_state\", which holds its previous value in one or more paths through the process" {  } { { "grappler.vhd" "" { Text "N:/ECE-124/Lab4 Ruguonibugongzuo wo ba ni ren dao trash li to/ta ma de dong si/Lab4/grappler.vhd" 42 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1657856444982 "|LogicalStep_Lab4_top|State_Machine_Grabber:INST14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.GCLOSEDHOLD grappler.vhd(42) " "Inferred latch for \"next_state.GCLOSEDHOLD\" at grappler.vhd(42)" {  } { { "grappler.vhd" "" { Text "N:/ECE-124/Lab4 Ruguonibugongzuo wo ba ni ren dao trash li to/ta ma de dong si/Lab4/grappler.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1657856444983 "|LogicalStep_Lab4_top|State_Machine_Grabber:INST14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.GCLOSED grappler.vhd(42) " "Inferred latch for \"next_state.GCLOSED\" at grappler.vhd(42)" {  } { { "grappler.vhd" "" { Text "N:/ECE-124/Lab4 Ruguonibugongzuo wo ba ni ren dao trash li to/ta ma de dong si/Lab4/grappler.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1657856444983 "|LogicalStep_Lab4_top|State_Machine_Grabber:INST14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.GOPENHOLD grappler.vhd(42) " "Inferred latch for \"next_state.GOPENHOLD\" at grappler.vhd(42)" {  } { { "grappler.vhd" "" { Text "N:/ECE-124/Lab4 Ruguonibugongzuo wo ba ni ren dao trash li to/ta ma de dong si/Lab4/grappler.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1657856444983 "|LogicalStep_Lab4_top|State_Machine_Grabber:INST14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.GOPEN grappler.vhd(42) " "Inferred latch for \"next_state.GOPEN\" at grappler.vhd(42)" {  } { { "grappler.vhd" "" { Text "N:/ECE-124/Lab4 Ruguonibugongzuo wo ba ni ren dao trash li to/ta ma de dong si/Lab4/grappler.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1657856444983 "|LogicalStep_Lab4_top|State_Machine_Grabber:INST14"}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "XYMotion:INST6\|XYMotion_Component_2:INST1\|up_down " "Latch XYMotion:INST6\|XYMotion_Component_2:INST1\|up_down has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA compx4:INST7\|AGTB " "Ports D and ENA on the latch are fed by the same signal compx4:INST7\|AGTB" {  } { { "compx4.vhd" "" { Text "N:/ECE-124/Lab4 Ruguonibugongzuo wo ba ni ren dao trash li to/ta ma de dong si/Lab4/compx4.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1657856445419 ""}  } { { "XYMotion2.vhd" "" { Text "N:/ECE-124/Lab4 Ruguonibugongzuo wo ba ni ren dao trash li to/ta ma de dong si/Lab4/XYMotion2.vhd" 10 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1657856445419 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "XYMotion:INST6\|XYMotion_Component_2:INST2\|up_down " "Latch XYMotion:INST6\|XYMotion_Component_2:INST2\|up_down has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA compx4:INST8\|AGTB " "Ports D and ENA on the latch are fed by the same signal compx4:INST8\|AGTB" {  } { { "compx4.vhd" "" { Text "N:/ECE-124/Lab4 Ruguonibugongzuo wo ba ni ren dao trash li to/ta ma de dong si/Lab4/compx4.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1657856445419 ""}  } { { "XYMotion2.vhd" "" { Text "N:/ECE-124/Lab4 Ruguonibugongzuo wo ba ni ren dao trash li to/ta ma de dong si/Lab4/XYMotion2.vhd" 10 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1657856445419 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "State_Machine_Extender:INST12\|next_state.MRIGHT_120 " "Latch State_Machine_Extender:INST12\|next_state.MRIGHT_120 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Synch_inverter:INST1\|sync_extender " "Ports D and ENA on the latch are fed by the same signal Synch_inverter:INST1\|sync_extender" {  } { { "synch_inverter.vhd" "" { Text "N:/ECE-124/Lab4 Ruguonibugongzuo wo ba ni ren dao trash li to/ta ma de dong si/Lab4/synch_inverter.vhd" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1657856445420 ""}  } { { "State_Machine_Extender.vhd" "" { Text "N:/ECE-124/Lab4 Ruguonibugongzuo wo ba ni ren dao trash li to/ta ma de dong si/Lab4/State_Machine_Extender.vhd" 43 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1657856445420 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "State_Machine_Extender:INST12\|next_state.BC_154 " "Latch State_Machine_Extender:INST12\|next_state.BC_154 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA State_Machine_Extender:INST12\|current_state.BC " "Ports D and ENA on the latch are fed by the same signal State_Machine_Extender:INST12\|current_state.BC" {  } { { "State_Machine_Extender.vhd" "" { Text "N:/ECE-124/Lab4 Ruguonibugongzuo wo ba ni ren dao trash li to/ta ma de dong si/Lab4/State_Machine_Extender.vhd" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1657856445420 ""}  } { { "State_Machine_Extender.vhd" "" { Text "N:/ECE-124/Lab4 Ruguonibugongzuo wo ba ni ren dao trash li to/ta ma de dong si/Lab4/State_Machine_Extender.vhd" 43 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1657856445420 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "leds\[6\] GND " "Pin \"leds\[6\]\" is stuck at GND" {  } { { "LogicalStep_Lab4_top.vhd" "" { Text "N:/ECE-124/Lab4 Ruguonibugongzuo wo ba ni ren dao trash li to/ta ma de dong si/Lab4/LogicalStep_Lab4_top.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1657856445455 "|LogicalStep_Lab4_top|leds[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "leds\[7\] GND " "Pin \"leds\[7\]\" is stuck at GND" {  } { { "LogicalStep_Lab4_top.vhd" "" { Text "N:/ECE-124/Lab4 Ruguonibugongzuo wo ba ni ren dao trash li to/ta ma de dong si/Lab4/LogicalStep_Lab4_top.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1657856445455 "|LogicalStep_Lab4_top|leds[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1657856445455 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1657856445511 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "3 " "3 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1657856445759 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1657856446156 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1657856446156 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "172 " "Implemented 172 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "13 " "Implemented 13 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1657856446276 ""} { "Info" "ICUT_CUT_TM_OPINS" "17 " "Implemented 17 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1657856446276 ""} { "Info" "ICUT_CUT_TM_LCELLS" "142 " "Implemented 142 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1657856446276 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1657856446276 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 39 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 39 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4967 " "Peak virtual memory: 4967 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1657856446314 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jul 14 23:40:46 2022 " "Processing ended: Thu Jul 14 23:40:46 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1657856446314 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1657856446314 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:23 " "Total CPU time (on all processors): 00:00:23" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1657856446314 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1657856446314 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1657856450133 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.1.0 Build 185 10/21/2015 SJ Standard Edition " "Version 15.1.0 Build 185 10/21/2015 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1657856450135 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jul 14 23:40:49 2022 " "Processing started: Thu Jul 14 23:40:49 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1657856450135 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1657856450135 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off LogicalStep_Lab4 -c LogicalStep_Lab4_top " "Command: quartus_fit --read_settings_files=off --write_settings_files=off LogicalStep_Lab4 -c LogicalStep_Lab4_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1657856450135 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1657856450244 ""}
{ "Info" "0" "" "Project  = LogicalStep_Lab4" {  } {  } 0 0 "Project  = LogicalStep_Lab4" 0 0 "Fitter" 0 0 1657856450245 ""}
{ "Info" "0" "" "Revision = LogicalStep_Lab4_top" {  } {  } 0 0 "Revision = LogicalStep_Lab4_top" 0 0 "Fitter" 0 0 1657856450245 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1657856450340 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "LogicalStep_Lab4_top 10M08SAE144C8G " "Selected device 10M08SAE144C8G for design \"LogicalStep_Lab4_top\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1657856450393 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1657856450424 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1657856450424 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1657856450507 ""}
{ "Critical Warning" "WFCUDA_FCUDA_SPS_DEVICE_POWER_LIMITATION" "" "Run the PowerPlay Early Power Estimator File to ensure your design is within the maximum power utilization limit of the single power-supply target device and to avoid functional failures." {  } {  } 1 16562 "Run the PowerPlay Early Power Estimator File to ensure your design is within the maximum power utilization limit of the single power-supply target device and to avoid functional failures." 0 0 "Fitter" 0 -1 1657856450603 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08SAE144C8GES " "Device 10M08SAE144C8GES is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1657856450612 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16SAE144C8G " "Device 10M16SAE144C8G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1657856450612 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25SAE144C8GES " "Device 10M25SAE144C8GES is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1657856450612 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25SAE144C8G " "Device 10M25SAE144C8G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1657856450612 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1657856450612 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "4 " "Fitter converted 4 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TMS~ 16 " "Pin ~ALTERA_TMS~ is reserved at location 16" {  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TMS~ } } } { "temporary_test_loc" "" { Generic "N:/ECE-124/Lab4 Ruguonibugongzuo wo ba ni ren dao trash li to/ta ma de dong si/Lab4/" { { 0 { 0 ""} 0 481 10611 11489 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1657856450615 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TCK~ 18 " "Pin ~ALTERA_TCK~ is reserved at location 18" {  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TCK~ } } } { "temporary_test_loc" "" { Generic "N:/ECE-124/Lab4 Ruguonibugongzuo wo ba ni ren dao trash li to/ta ma de dong si/Lab4/" { { 0 { 0 ""} 0 483 10611 11489 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1657856450615 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDI~ 19 " "Pin ~ALTERA_TDI~ is reserved at location 19" {  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TDI~ } } } { "temporary_test_loc" "" { Generic "N:/ECE-124/Lab4 Ruguonibugongzuo wo ba ni ren dao trash li to/ta ma de dong si/Lab4/" { { 0 { 0 ""} 0 485 10611 11489 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1657856450615 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDO~ 20 " "Pin ~ALTERA_TDO~ is reserved at location 20" {  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TDO~ } } } { "temporary_test_loc" "" { Generic "N:/ECE-124/Lab4 Ruguonibugongzuo wo ba ni ren dao trash li to/ta ma de dong si/Lab4/" { { 0 { 0 ""} 0 487 10611 11489 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1657856450615 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1657856450615 ""}
{ "Info" "IFIOMGR_RESERVE_PIN_NO_DATA0" "" "DATA\[0\] dual-purpose pin not reserved" {  } {  } 0 169141 "DATA\[0\] dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1657856450616 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "Data\[1\]/ASDO " "Data\[1\]/ASDO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1657856450616 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "nCSO " "nCSO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1657856450616 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "DCLK " "DCLK dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1657856450616 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1657856450617 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "5 " "TimeQuest Timing Analyzer is analyzing 5 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Fitter" 0 -1 1657856451086 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "LogicalStep_Lab4_top.sdc " "Synopsys Design Constraints File file not found: 'LogicalStep_Lab4_top.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1657856451087 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1657856451087 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1657856451090 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1657856451091 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1657856451091 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Clkin_50~input (placed in PIN 29 (CLK1p, DIFFIO_RX_L20p, DIFFOUT_L20p, High_Speed)) " "Automatically promoted node Clkin_50~input (placed in PIN 29 (CLK1p, DIFFIO_RX_L20p, DIFFOUT_L20p, High_Speed))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1657856451104 ""}  } { { "LogicalStep_Lab4_top.vhd" "" { Text "N:/ECE-124/Lab4 Ruguonibugongzuo wo ba ni ren dao trash li to/ta ma de dong si/Lab4/LogicalStep_Lab4_top.vhd" 8 0 0 } } { "temporary_test_loc" "" { Generic "N:/ECE-124/Lab4 Ruguonibugongzuo wo ba ni ren dao trash li to/ta ma de dong si/Lab4/" { { 0 { 0 ""} 0 463 10611 11489 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1657856451104 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Clock_Source:Clock_Selector\|\\clk_divider:counter\[23\]  " "Automatically promoted node Clock_Source:Clock_Selector\|\\clk_divider:counter\[23\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1657856451104 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "U_D_Bin_Counter4bit:INST3\|ud_bin_counter\[1\] " "Destination node U_D_Bin_Counter4bit:INST3\|ud_bin_counter\[1\]" {  } { { "updownbinarycounter.vhd" "" { Text "N:/ECE-124/Lab4 Ruguonibugongzuo wo ba ni ren dao trash li to/ta ma de dong si/Lab4/updownbinarycounter.vhd" 24 -1 0 } } { "temporary_test_loc" "" { Generic "N:/ECE-124/Lab4 Ruguonibugongzuo wo ba ni ren dao trash li to/ta ma de dong si/Lab4/" { { 0 { 0 ""} 0 266 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1657856451104 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "U_D_Bin_Counter4bit:INST3\|ud_bin_counter\[2\] " "Destination node U_D_Bin_Counter4bit:INST3\|ud_bin_counter\[2\]" {  } { { "updownbinarycounter.vhd" "" { Text "N:/ECE-124/Lab4 Ruguonibugongzuo wo ba ni ren dao trash li to/ta ma de dong si/Lab4/updownbinarycounter.vhd" 24 -1 0 } } { "temporary_test_loc" "" { Generic "N:/ECE-124/Lab4 Ruguonibugongzuo wo ba ni ren dao trash li to/ta ma de dong si/Lab4/" { { 0 { 0 ""} 0 265 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1657856451104 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "U_D_Bin_Counter4bit:INST3\|ud_bin_counter\[3\] " "Destination node U_D_Bin_Counter4bit:INST3\|ud_bin_counter\[3\]" {  } { { "updownbinarycounter.vhd" "" { Text "N:/ECE-124/Lab4 Ruguonibugongzuo wo ba ni ren dao trash li to/ta ma de dong si/Lab4/updownbinarycounter.vhd" 24 -1 0 } } { "temporary_test_loc" "" { Generic "N:/ECE-124/Lab4 Ruguonibugongzuo wo ba ni ren dao trash li to/ta ma de dong si/Lab4/" { { 0 { 0 ""} 0 264 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1657856451104 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "U_D_Bin_Counter4bit:INST2\|ud_bin_counter\[1\] " "Destination node U_D_Bin_Counter4bit:INST2\|ud_bin_counter\[1\]" {  } { { "updownbinarycounter.vhd" "" { Text "N:/ECE-124/Lab4 Ruguonibugongzuo wo ba ni ren dao trash li to/ta ma de dong si/Lab4/updownbinarycounter.vhd" 24 -1 0 } } { "temporary_test_loc" "" { Generic "N:/ECE-124/Lab4 Ruguonibugongzuo wo ba ni ren dao trash li to/ta ma de dong si/Lab4/" { { 0 { 0 ""} 0 198 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1657856451104 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "U_D_Bin_Counter4bit:INST2\|ud_bin_counter\[2\] " "Destination node U_D_Bin_Counter4bit:INST2\|ud_bin_counter\[2\]" {  } { { "updownbinarycounter.vhd" "" { Text "N:/ECE-124/Lab4 Ruguonibugongzuo wo ba ni ren dao trash li to/ta ma de dong si/Lab4/updownbinarycounter.vhd" 24 -1 0 } } { "temporary_test_loc" "" { Generic "N:/ECE-124/Lab4 Ruguonibugongzuo wo ba ni ren dao trash li to/ta ma de dong si/Lab4/" { { 0 { 0 ""} 0 197 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1657856451104 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "U_D_Bin_Counter4bit:INST2\|ud_bin_counter\[3\] " "Destination node U_D_Bin_Counter4bit:INST2\|ud_bin_counter\[3\]" {  } { { "updownbinarycounter.vhd" "" { Text "N:/ECE-124/Lab4 Ruguonibugongzuo wo ba ni ren dao trash li to/ta ma de dong si/Lab4/updownbinarycounter.vhd" 24 -1 0 } } { "temporary_test_loc" "" { Generic "N:/ECE-124/Lab4 Ruguonibugongzuo wo ba ni ren dao trash li to/ta ma de dong si/Lab4/" { { 0 { 0 ""} 0 196 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1657856451104 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Clock_Source:Clock_Selector\|\\clk_divider:counter\[23\]~1 " "Destination node Clock_Source:Clock_Selector\|\\clk_divider:counter\[23\]~1" {  } { { "temporary_test_loc" "" { Generic "N:/ECE-124/Lab4 Ruguonibugongzuo wo ba ni ren dao trash li to/ta ma de dong si/Lab4/" { { 0 { 0 ""} 0 343 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1657856451104 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Bidir_shift_reg:INST13\|sreg\[2\] " "Destination node Bidir_shift_reg:INST13\|sreg\[2\]" {  } { { "Bidir_shift_reg.vhd" "" { Text "N:/ECE-124/Lab4 Ruguonibugongzuo wo ba ni ren dao trash li to/ta ma de dong si/Lab4/Bidir_shift_reg.vhd" 23 -1 0 } } { "temporary_test_loc" "" { Generic "N:/ECE-124/Lab4 Ruguonibugongzuo wo ba ni ren dao trash li to/ta ma de dong si/Lab4/" { { 0 { 0 ""} 0 143 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1657856451104 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Bidir_shift_reg:INST13\|sreg\[1\] " "Destination node Bidir_shift_reg:INST13\|sreg\[1\]" {  } { { "Bidir_shift_reg.vhd" "" { Text "N:/ECE-124/Lab4 Ruguonibugongzuo wo ba ni ren dao trash li to/ta ma de dong si/Lab4/Bidir_shift_reg.vhd" 23 -1 0 } } { "temporary_test_loc" "" { Generic "N:/ECE-124/Lab4 Ruguonibugongzuo wo ba ni ren dao trash li to/ta ma de dong si/Lab4/" { { 0 { 0 ""} 0 144 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1657856451104 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Bidir_shift_reg:INST13\|sreg\[3\] " "Destination node Bidir_shift_reg:INST13\|sreg\[3\]" {  } { { "Bidir_shift_reg.vhd" "" { Text "N:/ECE-124/Lab4 Ruguonibugongzuo wo ba ni ren dao trash li to/ta ma de dong si/Lab4/Bidir_shift_reg.vhd" 23 -1 0 } } { "temporary_test_loc" "" { Generic "N:/ECE-124/Lab4 Ruguonibugongzuo wo ba ni ren dao trash li to/ta ma de dong si/Lab4/" { { 0 { 0 ""} 0 146 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1657856451104 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1657856451104 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1657856451104 ""}  } { { "temporary_test_loc" "" { Generic "N:/ECE-124/Lab4 Ruguonibugongzuo wo ba ni ren dao trash li to/ta ma de dong si/Lab4/" { { 0 { 0 ""} 0 237 10611 11489 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1657856451104 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "State_Machine_Extender:INST12\|Selector3~0  " "Automatically promoted node State_Machine_Extender:INST12\|Selector3~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1657856451105 ""}  } { { "State_Machine_Extender.vhd" "" { Text "N:/ECE-124/Lab4 Ruguonibugongzuo wo ba ni ren dao trash li to/ta ma de dong si/Lab4/State_Machine_Extender.vhd" 46 -1 0 } } { "temporary_test_loc" "" { Generic "N:/ECE-124/Lab4 Ruguonibugongzuo wo ba ni ren dao trash li to/ta ma de dong si/Lab4/" { { 0 { 0 ""} 0 429 10611 11489 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1657856451105 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1657856451710 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1657856451710 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1657856451711 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1657856451712 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1657856451712 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1657856451713 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1657856451713 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1657856451713 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1657856451727 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1657856451728 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1657856451728 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "aud_adc_dat " "Node \"aud_adc_dat\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "aud_adc_dat" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1657856451771 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "aud_adc_lrck " "Node \"aud_adc_lrck\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "aud_adc_lrck" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1657856451771 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "aud_bclk " "Node \"aud_bclk\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "aud_bclk" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1657856451771 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "aud_dac_dat " "Node \"aud_dac_dat\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "aud_dac_dat" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1657856451771 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "aud_dac_lrck " "Node \"aud_dac_lrck\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "aud_dac_lrck" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1657856451771 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "aud_mclk " "Node \"aud_mclk\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "aud_mclk" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1657856451771 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "aud_scl " "Node \"aud_scl\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "aud_scl" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1657856451771 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "aud_sda " "Node \"aud_sda\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "aud_sda" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1657856451771 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "lcd_d\[0\] " "Node \"lcd_d\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "lcd_d\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1657856451771 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "lcd_d\[1\] " "Node \"lcd_d\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "lcd_d\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1657856451771 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "lcd_d\[2\] " "Node \"lcd_d\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "lcd_d\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1657856451771 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "lcd_d\[3\] " "Node \"lcd_d\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "lcd_d\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1657856451771 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "lcd_d\[4\] " "Node \"lcd_d\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "lcd_d\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1657856451771 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "lcd_d\[5\] " "Node \"lcd_d\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "lcd_d\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1657856451771 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "lcd_d\[6\] " "Node \"lcd_d\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "lcd_d\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1657856451771 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "lcd_d\[7\] " "Node \"lcd_d\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "lcd_d\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1657856451771 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "lcd_en " "Node \"lcd_en\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "lcd_en" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1657856451771 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "lcd_rs " "Node \"lcd_rs\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "lcd_rs" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1657856451771 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "lcd_rw " "Node \"lcd_rw\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "lcd_rw" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1657856451771 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sd_clk " "Node \"sd_clk\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sd_clk" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1657856451771 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sd_cmd " "Node \"sd_cmd\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sd_cmd" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1657856451771 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sd_dat0 " "Node \"sd_dat0\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sd_dat0" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1657856451771 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sd_dat3 " "Node \"sd_dat3\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sd_dat3" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1657856451771 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sdram_a\[0\] " "Node \"sdram_a\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_a\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1657856451771 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sdram_a\[10\] " "Node \"sdram_a\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_a\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1657856451771 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sdram_a\[11\] " "Node \"sdram_a\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_a\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1657856451771 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sdram_a\[12\] " "Node \"sdram_a\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_a\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1657856451771 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sdram_a\[1\] " "Node \"sdram_a\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_a\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1657856451771 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sdram_a\[2\] " "Node \"sdram_a\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_a\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1657856451771 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sdram_a\[3\] " "Node \"sdram_a\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_a\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1657856451771 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sdram_a\[4\] " "Node \"sdram_a\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_a\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1657856451771 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sdram_a\[5\] " "Node \"sdram_a\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_a\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1657856451771 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sdram_a\[6\] " "Node \"sdram_a\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_a\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1657856451771 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sdram_a\[7\] " "Node \"sdram_a\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_a\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1657856451771 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sdram_a\[8\] " "Node \"sdram_a\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_a\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1657856451771 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sdram_a\[9\] " "Node \"sdram_a\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_a\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1657856451771 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sdram_ba\[0\] " "Node \"sdram_ba\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_ba\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1657856451771 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sdram_ba\[1\] " "Node \"sdram_ba\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_ba\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1657856451771 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sdram_cas_n " "Node \"sdram_cas_n\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_cas_n" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1657856451771 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sdram_cke " "Node \"sdram_cke\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_cke" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1657856451771 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sdram_clk " "Node \"sdram_clk\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_clk" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1657856451771 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sdram_cs_n " "Node \"sdram_cs_n\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_cs_n" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1657856451771 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sdram_dq\[0\] " "Node \"sdram_dq\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_dq\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1657856451771 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sdram_dq\[10\] " "Node \"sdram_dq\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_dq\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1657856451771 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sdram_dq\[11\] " "Node \"sdram_dq\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_dq\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1657856451771 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sdram_dq\[12\] " "Node \"sdram_dq\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_dq\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1657856451771 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sdram_dq\[13\] " "Node \"sdram_dq\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_dq\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1657856451771 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sdram_dq\[14\] " "Node \"sdram_dq\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_dq\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1657856451771 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sdram_dq\[15\] " "Node \"sdram_dq\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_dq\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1657856451771 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sdram_dq\[1\] " "Node \"sdram_dq\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_dq\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1657856451771 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sdram_dq\[2\] " "Node \"sdram_dq\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_dq\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1657856451771 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sdram_dq\[3\] " "Node \"sdram_dq\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_dq\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1657856451771 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sdram_dq\[4\] " "Node \"sdram_dq\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_dq\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1657856451771 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sdram_dq\[5\] " "Node \"sdram_dq\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_dq\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1657856451771 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sdram_dq\[6\] " "Node \"sdram_dq\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_dq\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1657856451771 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sdram_dq\[7\] " "Node \"sdram_dq\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_dq\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1657856451771 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sdram_dq\[8\] " "Node \"sdram_dq\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_dq\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1657856451771 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sdram_dq\[9\] " "Node \"sdram_dq\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_dq\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1657856451771 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sdram_dqm\[0\] " "Node \"sdram_dqm\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_dqm\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1657856451771 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sdram_dqm\[1\] " "Node \"sdram_dqm\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_dqm\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1657856451771 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sdram_ras_n " "Node \"sdram_ras_n\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_ras_n" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1657856451771 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sdram_we_n " "Node \"sdram_we_n\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_we_n" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1657856451771 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "seg7_data\[7\] " "Node \"seg7_data\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "seg7_data\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1657856451771 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "uart_rx " "Node \"uart_rx\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "uart_rx" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1657856451771 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "uart_tx " "Node \"uart_tx\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "uart_tx" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1657856451771 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1657856451771 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1657856451778 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1657856451793 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1657856452659 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1657856452708 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1657856452718 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1657856453258 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1657856453258 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1657856453838 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "2 X10_Y0 X20_Y12 " "Router estimated peak interconnect usage is 2% of the available device resources in the region that extends from location X10_Y0 to location X20_Y12" {  } { { "loc" "" { Generic "N:/ECE-124/Lab4 Ruguonibugongzuo wo ba ni ren dao trash li to/ta ma de dong si/Lab4/" { { 1 { 0 "Router estimated peak interconnect usage is 2% of the available device resources in the region that extends from location X10_Y0 to location X20_Y12"} { { 12 { 0 ""} 10 0 11 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1657856454226 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1657856454226 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1657856454954 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1657856454954 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1657856454957 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.34 " "Total time spent on timing analysis during the Fitter is 0.34 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1657856454967 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1657856455112 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1657856455357 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1657856455472 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1657856455808 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:02 " "Fitter post-fit operations ending: elapsed time is 00:00:02" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1657856456203 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1657856456319 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "13 MAX 10 " "13 pins must meet Altera requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing MAX 10 Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "Clkin_50 3.3-V LVCMOS 29 " "Pin Clkin_50 uses I/O standard 3.3-V LVCMOS at 29" {  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { Clkin_50 } } } { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Clkin_50" } } } } { "LogicalStep_Lab4_top.vhd" "" { Text "N:/ECE-124/Lab4 Ruguonibugongzuo wo ba ni ren dao trash li to/ta ma de dong si/Lab4/LogicalStep_Lab4_top.vhd" 8 0 0 } } { "temporary_test_loc" "" { Generic "N:/ECE-124/Lab4 Ruguonibugongzuo wo ba ni ren dao trash li to/ta ma de dong si/Lab4/" { { 0 { 0 ""} 0 59 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1657856456324 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sw\[0\] 3.3-V LVCMOS 30 " "Pin sw\[0\] uses I/O standard 3.3-V LVCMOS at 30" {  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { sw[0] } } } { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sw\[0\]" } } } } { "LogicalStep_Lab4_top.vhd" "" { Text "N:/ECE-124/Lab4 Ruguonibugongzuo wo ba ni ren dao trash li to/ta ma de dong si/Lab4/LogicalStep_Lab4_top.vhd" 10 0 0 } } { "temporary_test_loc" "" { Generic "N:/ECE-124/Lab4 Ruguonibugongzuo wo ba ni ren dao trash li to/ta ma de dong si/Lab4/" { { 0 { 0 ""} 0 36 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1657856456324 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sw\[1\] 3.3-V LVCMOS 13 " "Pin sw\[1\] uses I/O standard 3.3-V LVCMOS at 13" {  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { sw[1] } } } { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sw\[1\]" } } } } { "LogicalStep_Lab4_top.vhd" "" { Text "N:/ECE-124/Lab4 Ruguonibugongzuo wo ba ni ren dao trash li to/ta ma de dong si/Lab4/LogicalStep_Lab4_top.vhd" 10 0 0 } } { "temporary_test_loc" "" { Generic "N:/ECE-124/Lab4 Ruguonibugongzuo wo ba ni ren dao trash li to/ta ma de dong si/Lab4/" { { 0 { 0 ""} 0 37 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1657856456324 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sw\[3\] 3.3-V LVCMOS 11 " "Pin sw\[3\] uses I/O standard 3.3-V LVCMOS at 11" {  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { sw[3] } } } { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sw\[3\]" } } } } { "LogicalStep_Lab4_top.vhd" "" { Text "N:/ECE-124/Lab4 Ruguonibugongzuo wo ba ni ren dao trash li to/ta ma de dong si/Lab4/LogicalStep_Lab4_top.vhd" 10 0 0 } } { "temporary_test_loc" "" { Generic "N:/ECE-124/Lab4 Ruguonibugongzuo wo ba ni ren dao trash li to/ta ma de dong si/Lab4/" { { 0 { 0 ""} 0 39 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1657856456324 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sw\[2\] 3.3-V LVCMOS 14 " "Pin sw\[2\] uses I/O standard 3.3-V LVCMOS at 14" {  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { sw[2] } } } { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sw\[2\]" } } } } { "LogicalStep_Lab4_top.vhd" "" { Text "N:/ECE-124/Lab4 Ruguonibugongzuo wo ba ni ren dao trash li to/ta ma de dong si/Lab4/LogicalStep_Lab4_top.vhd" 10 0 0 } } { "temporary_test_loc" "" { Generic "N:/ECE-124/Lab4 Ruguonibugongzuo wo ba ni ren dao trash li to/ta ma de dong si/Lab4/" { { 0 { 0 ""} 0 38 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1657856456324 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sw\[4\] 3.3-V LVCMOS 8 " "Pin sw\[4\] uses I/O standard 3.3-V LVCMOS at 8" {  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { sw[4] } } } { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sw\[4\]" } } } } { "LogicalStep_Lab4_top.vhd" "" { Text "N:/ECE-124/Lab4 Ruguonibugongzuo wo ba ni ren dao trash li to/ta ma de dong si/Lab4/LogicalStep_Lab4_top.vhd" 10 0 0 } } { "temporary_test_loc" "" { Generic "N:/ECE-124/Lab4 Ruguonibugongzuo wo ba ni ren dao trash li to/ta ma de dong si/Lab4/" { { 0 { 0 ""} 0 40 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1657856456324 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sw\[5\] 3.3-V LVCMOS 6 " "Pin sw\[5\] uses I/O standard 3.3-V LVCMOS at 6" {  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { sw[5] } } } { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sw\[5\]" } } } } { "LogicalStep_Lab4_top.vhd" "" { Text "N:/ECE-124/Lab4 Ruguonibugongzuo wo ba ni ren dao trash li to/ta ma de dong si/Lab4/LogicalStep_Lab4_top.vhd" 10 0 0 } } { "temporary_test_loc" "" { Generic "N:/ECE-124/Lab4 Ruguonibugongzuo wo ba ni ren dao trash li to/ta ma de dong si/Lab4/" { { 0 { 0 ""} 0 41 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1657856456324 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sw\[7\] 3.3-V LVCMOS 141 " "Pin sw\[7\] uses I/O standard 3.3-V LVCMOS at 141" {  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { sw[7] } } } { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sw\[7\]" } } } } { "LogicalStep_Lab4_top.vhd" "" { Text "N:/ECE-124/Lab4 Ruguonibugongzuo wo ba ni ren dao trash li to/ta ma de dong si/Lab4/LogicalStep_Lab4_top.vhd" 10 0 0 } } { "temporary_test_loc" "" { Generic "N:/ECE-124/Lab4 Ruguonibugongzuo wo ba ni ren dao trash li to/ta ma de dong si/Lab4/" { { 0 { 0 ""} 0 43 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1657856456324 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sw\[6\] 3.3-V LVCMOS 39 " "Pin sw\[6\] uses I/O standard 3.3-V LVCMOS at 39" {  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { sw[6] } } } { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sw\[6\]" } } } } { "LogicalStep_Lab4_top.vhd" "" { Text "N:/ECE-124/Lab4 Ruguonibugongzuo wo ba ni ren dao trash li to/ta ma de dong si/Lab4/LogicalStep_Lab4_top.vhd" 10 0 0 } } { "temporary_test_loc" "" { Generic "N:/ECE-124/Lab4 Ruguonibugongzuo wo ba ni ren dao trash li to/ta ma de dong si/Lab4/" { { 0 { 0 ""} 0 42 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1657856456324 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "pb_n\[3\] 3.3-V LVCMOS 43 " "Pin pb_n\[3\] uses I/O standard 3.3-V LVCMOS at 43" {  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { pb_n[3] } } } { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "pb_n\[3\]" } } } } { "LogicalStep_Lab4_top.vhd" "" { Text "N:/ECE-124/Lab4 Ruguonibugongzuo wo ba ni ren dao trash li to/ta ma de dong si/Lab4/LogicalStep_Lab4_top.vhd" 9 0 0 } } { "temporary_test_loc" "" { Generic "N:/ECE-124/Lab4 Ruguonibugongzuo wo ba ni ren dao trash li to/ta ma de dong si/Lab4/" { { 0 { 0 ""} 0 35 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1657856456324 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "pb_n\[1\] 3.3-V LVCMOS 45 " "Pin pb_n\[1\] uses I/O standard 3.3-V LVCMOS at 45" {  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { pb_n[1] } } } { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "pb_n\[1\]" } } } } { "LogicalStep_Lab4_top.vhd" "" { Text "N:/ECE-124/Lab4 Ruguonibugongzuo wo ba ni ren dao trash li to/ta ma de dong si/Lab4/LogicalStep_Lab4_top.vhd" 9 0 0 } } { "temporary_test_loc" "" { Generic "N:/ECE-124/Lab4 Ruguonibugongzuo wo ba ni ren dao trash li to/ta ma de dong si/Lab4/" { { 0 { 0 ""} 0 33 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1657856456324 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "pb_n\[2\] 3.3-V LVCMOS 44 " "Pin pb_n\[2\] uses I/O standard 3.3-V LVCMOS at 44" {  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { pb_n[2] } } } { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "pb_n\[2\]" } } } } { "LogicalStep_Lab4_top.vhd" "" { Text "N:/ECE-124/Lab4 Ruguonibugongzuo wo ba ni ren dao trash li to/ta ma de dong si/Lab4/LogicalStep_Lab4_top.vhd" 9 0 0 } } { "temporary_test_loc" "" { Generic "N:/ECE-124/Lab4 Ruguonibugongzuo wo ba ni ren dao trash li to/ta ma de dong si/Lab4/" { { 0 { 0 ""} 0 34 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1657856456324 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "pb_n\[0\] 3.3-V LVCMOS 46 " "Pin pb_n\[0\] uses I/O standard 3.3-V LVCMOS at 46" {  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { pb_n[0] } } } { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "pb_n\[0\]" } } } } { "LogicalStep_Lab4_top.vhd" "" { Text "N:/ECE-124/Lab4 Ruguonibugongzuo wo ba ni ren dao trash li to/ta ma de dong si/Lab4/LogicalStep_Lab4_top.vhd" 9 0 0 } } { "temporary_test_loc" "" { Generic "N:/ECE-124/Lab4 Ruguonibugongzuo wo ba ni ren dao trash li to/ta ma de dong si/Lab4/" { { 0 { 0 ""} 0 32 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1657856456324 ""}  } {  } 0 169177 "%1!d! pins must meet Altera requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1657856456324 ""}
{ "Warning" "WFIOMGR_LOW_SPEED_IO_PLACEMENT_WARNING" "leds\[2\] 3.3-V LVCMOS 17 " "Pin leds\[2\] uses I/O standard 3.3-V LVCMOS located at 17 will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." {  } {  } 0 14579 "Pin %1!s! uses I/O standard %2!s! located at %3!s! will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." 0 0 "Fitter" 0 -1 1657856456326 ""}
{ "Warning" "WFIOMGR_LOW_SPEED_IO_PLACEMENT_WARNING" "leds\[3\] 3.3-V LVCMOS 12 " "Pin leds\[3\] uses I/O standard 3.3-V LVCMOS located at 12 will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." {  } {  } 0 14579 "Pin %1!s! uses I/O standard %2!s! located at %3!s! will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." 0 0 "Fitter" 0 -1 1657856456326 ""}
{ "Warning" "WFIOMGR_LOW_SPEED_IO_PLACEMENT_WARNING" "leds\[4\] 3.3-V LVCMOS 10 " "Pin leds\[4\] uses I/O standard 3.3-V LVCMOS located at 10 will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." {  } {  } 0 14579 "Pin %1!s! uses I/O standard %2!s! located at %3!s! will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." 0 0 "Fitter" 0 -1 1657856456326 ""}
{ "Warning" "WFIOMGR_LOW_SPEED_IO_PLACEMENT_WARNING" "leds\[5\] 3.3-V LVCMOS 7 " "Pin leds\[5\] uses I/O standard 3.3-V LVCMOS located at 7 will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." {  } {  } 0 14579 "Pin %1!s! uses I/O standard %2!s! located at %3!s! will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." 0 0 "Fitter" 0 -1 1657856456326 ""}
{ "Warning" "WFIOMGR_LOW_SPEED_IO_PLACEMENT_WARNING" "seg7_data\[0\] 3.3-V LVCMOS 123 " "Pin seg7_data\[0\] uses I/O standard 3.3-V LVCMOS located at 123 will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." {  } {  } 0 14579 "Pin %1!s! uses I/O standard %2!s! located at %3!s! will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." 0 0 "Fitter" 0 -1 1657856456326 ""}
{ "Warning" "WFIOMGR_LOW_SPEED_IO_PLACEMENT_WARNING" "seg7_data\[1\] 3.3-V LVCMOS 138 " "Pin seg7_data\[1\] uses I/O standard 3.3-V LVCMOS located at 138 will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." {  } {  } 0 14579 "Pin %1!s! uses I/O standard %2!s! located at %3!s! will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." 0 0 "Fitter" 0 -1 1657856456327 ""}
{ "Warning" "WFIOMGR_LOW_SPEED_IO_PLACEMENT_WARNING" "seg7_data\[2\] 3.3-V LVCMOS 140 " "Pin seg7_data\[2\] uses I/O standard 3.3-V LVCMOS located at 140 will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." {  } {  } 0 14579 "Pin %1!s! uses I/O standard %2!s! located at %3!s! will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." 0 0 "Fitter" 0 -1 1657856456327 ""}
{ "Warning" "WFIOMGR_LOW_SPEED_IO_PLACEMENT_WARNING" "seg7_data\[4\] 3.3-V LVCMOS 121 " "Pin seg7_data\[4\] uses I/O standard 3.3-V LVCMOS located at 121 will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." {  } {  } 0 14579 "Pin %1!s! uses I/O standard %2!s! located at %3!s! will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." 0 0 "Fitter" 0 -1 1657856456327 ""}
{ "Warning" "WFIOMGR_LOW_SPEED_IO_PLACEMENT_WARNING" "seg7_data\[5\] 3.3-V LVCMOS 134 " "Pin seg7_data\[5\] uses I/O standard 3.3-V LVCMOS located at 134 will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." {  } {  } 0 14579 "Pin %1!s! uses I/O standard %2!s! located at %3!s! will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." 0 0 "Fitter" 0 -1 1657856456327 ""}
{ "Warning" "WFIOMGR_LOW_SPEED_IO_PLACEMENT_WARNING" "seg7_data\[6\] 3.3-V LVCMOS 136 " "Pin seg7_data\[6\] uses I/O standard 3.3-V LVCMOS located at 136 will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." {  } {  } 0 14579 "Pin %1!s! uses I/O standard %2!s! located at %3!s! will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." 0 0 "Fitter" 0 -1 1657856456327 ""}
{ "Warning" "WFIOMGR_LOW_SPEED_IO_PLACEMENT_WARNING" "seg7_char1 3.3-V LVCMOS 122 " "Pin seg7_char1 uses I/O standard 3.3-V LVCMOS located at 122 will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." {  } {  } 0 14579 "Pin %1!s! uses I/O standard %2!s! located at %3!s! will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." 0 0 "Fitter" 0 -1 1657856456327 ""}
{ "Warning" "WFIOMGR_LOW_SPEED_IO_PLACEMENT_WARNING" "seg7_char2 3.3-V LVCMOS 120 " "Pin seg7_char2 uses I/O standard 3.3-V LVCMOS located at 120 will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." {  } {  } 0 14579 "Pin %1!s! uses I/O standard %2!s! located at %3!s! will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." 0 0 "Fitter" 0 -1 1657856456327 ""}
{ "Warning" "WFIOMGR_LOW_SPEED_IO_PLACEMENT_WARNING" "sw\[1\] 3.3-V LVCMOS 13 " "Pin sw\[1\] uses I/O standard 3.3-V LVCMOS located at 13 will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." {  } {  } 0 14579 "Pin %1!s! uses I/O standard %2!s! located at %3!s! will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." 0 0 "Fitter" 0 -1 1657856456327 ""}
{ "Warning" "WFIOMGR_LOW_SPEED_IO_PLACEMENT_WARNING" "sw\[3\] 3.3-V LVCMOS 11 " "Pin sw\[3\] uses I/O standard 3.3-V LVCMOS located at 11 will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." {  } {  } 0 14579 "Pin %1!s! uses I/O standard %2!s! located at %3!s! will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." 0 0 "Fitter" 0 -1 1657856456327 ""}
{ "Warning" "WFIOMGR_LOW_SPEED_IO_PLACEMENT_WARNING" "sw\[2\] 3.3-V LVCMOS 14 " "Pin sw\[2\] uses I/O standard 3.3-V LVCMOS located at 14 will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." {  } {  } 0 14579 "Pin %1!s! uses I/O standard %2!s! located at %3!s! will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." 0 0 "Fitter" 0 -1 1657856456327 ""}
{ "Warning" "WFIOMGR_LOW_SPEED_IO_PLACEMENT_WARNING" "sw\[4\] 3.3-V LVCMOS 8 " "Pin sw\[4\] uses I/O standard 3.3-V LVCMOS located at 8 will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." {  } {  } 0 14579 "Pin %1!s! uses I/O standard %2!s! located at %3!s! will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." 0 0 "Fitter" 0 -1 1657856456327 ""}
{ "Warning" "WFIOMGR_LOW_SPEED_IO_PLACEMENT_WARNING" "sw\[5\] 3.3-V LVCMOS 6 " "Pin sw\[5\] uses I/O standard 3.3-V LVCMOS located at 6 will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." {  } {  } 0 14579 "Pin %1!s! uses I/O standard %2!s! located at %3!s! will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." 0 0 "Fitter" 0 -1 1657856456327 ""}
{ "Warning" "WFIOMGR_LOW_SPEED_IO_PLACEMENT_WARNING" "sw\[7\] 3.3-V LVCMOS 141 " "Pin sw\[7\] uses I/O standard 3.3-V LVCMOS located at 141 will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." {  } {  } 0 14579 "Pin %1!s! uses I/O standard %2!s! located at %3!s! will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." 0 0 "Fitter" 0 -1 1657856456327 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "N:/ECE-124/Lab4 Ruguonibugongzuo wo ba ni ren dao trash li to/ta ma de dong si/Lab4/output_files/LogicalStep_Lab4_top.fit.smsg " "Generated suppressed messages file N:/ECE-124/Lab4 Ruguonibugongzuo wo ba ni ren dao trash li to/ta ma de dong si/Lab4/output_files/LogicalStep_Lab4_top.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1657856456386 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 90 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 90 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5567 " "Peak virtual memory: 5567 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1657856457123 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jul 14 23:40:57 2022 " "Processing ended: Thu Jul 14 23:40:57 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1657856457123 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1657856457123 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1657856457123 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1657856457123 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1657856460905 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.1.0 Build 185 10/21/2015 SJ Standard Edition " "Version 15.1.0 Build 185 10/21/2015 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1657856460906 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jul 14 23:41:00 2022 " "Processing started: Thu Jul 14 23:41:00 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1657856460906 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1657856460906 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off LogicalStep_Lab4 -c LogicalStep_Lab4_top " "Command: quartus_asm --read_settings_files=off --write_settings_files=off LogicalStep_Lab4 -c LogicalStep_Lab4_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1657856460906 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1657856461512 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1657856461552 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4846 " "Peak virtual memory: 4846 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1657856461950 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jul 14 23:41:01 2022 " "Processing ended: Thu Jul 14 23:41:01 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1657856461950 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1657856461950 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1657856461950 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1657856461950 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1657856465450 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "PowerPlay Power Analyzer Quartus Prime " "Running Quartus Prime PowerPlay Power Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.1.0 Build 185 10/21/2015 SJ Standard Edition " "Version 15.1.0 Build 185 10/21/2015 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1657856465451 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jul 14 23:41:05 2022 " "Processing started: Thu Jul 14 23:41:05 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1657856465451 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "PowerPlay Power Analyzer" 0 -1 1657856465451 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_pow --read_settings_files=off --write_settings_files=off LogicalStep_Lab4 -c LogicalStep_Lab4_top " "Command: quartus_pow --read_settings_files=off --write_settings_files=off LogicalStep_Lab4 -c LogicalStep_Lab4_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "PowerPlay Power Analyzer" 0 -1 1657856465451 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "PowerPlay Power Analyzer" 0 -1 1657856465711 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "PowerPlay Power Analyzer" 0 -1 1657856465711 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "5 " "TimeQuest Timing Analyzer is analyzing 5 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "PowerPlay Power Analyzer" 0 -1 1657856465985 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "LogicalStep_Lab4_top.sdc " "Synopsys Design Constraints File file not found: 'LogicalStep_Lab4_top.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "PowerPlay Power Analyzer" 0 -1 1657856466002 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Clkin_50 " "Node: Clkin_50 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Clock_Source:Clock_Selector\|\\clk_divider:counter\[23\] Clkin_50 " "Register Clock_Source:Clock_Selector\|\\clk_divider:counter\[23\] is being clocked by Clkin_50" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1657856466003 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "PowerPlay Power Analyzer" 0 -1 1657856466003 "|LogicalStep_Lab4_top|Clkin_50"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Clock_Source:Clock_Selector\|\\clk_divider:counter\[23\] " "Node: Clock_Source:Clock_Selector\|\\clk_divider:counter\[23\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register U_D_Bin_Counter4bit:INST3\|ud_bin_counter\[1\] Clock_Source:Clock_Selector\|\\clk_divider:counter\[23\] " "Register U_D_Bin_Counter4bit:INST3\|ud_bin_counter\[1\] is being clocked by Clock_Source:Clock_Selector\|\\clk_divider:counter\[23\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1657856466003 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "PowerPlay Power Analyzer" 0 -1 1657856466003 "|LogicalStep_Lab4_top|Clock_Source:Clock_Selector|clk_divider:counter[23]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Bidir_shift_reg:INST13\|sreg\[0\] " "Node: Bidir_shift_reg:INST13\|sreg\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch State_Machine_Extender:INST12\|next_state.BC_154 Bidir_shift_reg:INST13\|sreg\[0\] " "Latch State_Machine_Extender:INST12\|next_state.BC_154 is being clocked by Bidir_shift_reg:INST13\|sreg\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1657856466004 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "PowerPlay Power Analyzer" 0 -1 1657856466004 "|LogicalStep_Lab4_top|Bidir_shift_reg:INST13|sreg[0]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "State_Machine_Extender:INST12\|current_state.BC " "Node: State_Machine_Extender:INST12\|current_state.BC was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch State_Machine_Extender:INST12\|grappler_en State_Machine_Extender:INST12\|current_state.BC " "Latch State_Machine_Extender:INST12\|grappler_en is being clocked by State_Machine_Extender:INST12\|current_state.BC" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1657856466004 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "PowerPlay Power Analyzer" 0 -1 1657856466004 "|LogicalStep_Lab4_top|State_Machine_Extender:INST12|current_state.BC"}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "PowerPlay Power Analyzer" 0 -1 1657856466004 ""}
{ "Info" "IPVA_PVA_START_CALCULATION" "" "Starting Vectorless Power Activity Estimation" {  } {  } 0 223000 "Starting Vectorless Power Activity Estimation" 0 0 "PowerPlay Power Analyzer" 0 -1 1657856466009 ""}
{ "Warning" "WPUTIL_PUTIL_NO_CLK_DOMAINS_FOUND" "" "Relative toggle rates could not be calculated because no clock domain could be identified for some nodes" {  } {  } 0 222013 "Relative toggle rates could not be calculated because no clock domain could be identified for some nodes" 0 0 "PowerPlay Power Analyzer" 0 -1 1657856466010 ""}
{ "Info" "IPVA_PVA_END_CALCULATION" "" "Completed Vectorless Power Activity Estimation" {  } {  } 0 223001 "Completed Vectorless Power Activity Estimation" 0 0 "PowerPlay Power Analyzer" 0 -1 1657856466013 ""}
{ "Info" "IPATFAM_USING_ADVANCED_IO_POWER" "" "Using Advanced I/O Power to simulate I/O buffers with the specified board trace model" {  } {  } 0 218000 "Using Advanced I/O Power to simulate I/O buffers with the specified board trace model" 0 0 "PowerPlay Power Analyzer" 0 -1 1657856466192 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "PowerPlay Power Analyzer" 0 -1 1657856466231 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "PowerPlay Power Analyzer" 0 -1 1657856466609 ""}
{ "Info" "IPAN_AVG_TOGGLE_RATE_PER_DESIGN" "0.000 millions of transitions / sec " "Average toggle rate for this design is 0.000 millions of transitions / sec" {  } {  } 0 215049 "Average toggle rate for this design is %1!s!" 0 0 "PowerPlay Power Analyzer" 0 -1 1657856466928 ""}
{ "Info" "IPAN_PAN_TOTAL_POWER_ESTIMATION" "159.79 mW " "Total thermal power estimate for the design is 159.79 mW" {  } { { "c:/software/altera/15.1/quartus/bin64/Report_Window_01.qrpt" "" { Report "c:/software/altera/15.1/quartus/bin64/Report_Window_01.qrpt" "Compiler" "" "" "" "" { } "PowerPlay Power Analyzer Summary" } }  } 0 215031 "Total thermal power estimate for the design is %1!s!" 0 0 "PowerPlay Power Analyzer" 0 -1 1657856466996 ""}
{ "Info" "IQEXE_ERROR_COUNT" "PowerPlay Power Analyzer 0 s 8 s Quartus Prime " "Quartus Prime PowerPlay Power Analyzer was successful. 0 errors, 8 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4956 " "Peak virtual memory: 4956 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1657856467306 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jul 14 23:41:07 2022 " "Processing ended: Thu Jul 14 23:41:07 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1657856467306 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1657856467306 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1657856467306 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "PowerPlay Power Analyzer" 0 -1 1657856467306 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "PowerPlay Power Analyzer" 0 -1 1657856470991 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus Prime " "Running Quartus Prime TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.1.0 Build 185 10/21/2015 SJ Standard Edition " "Version 15.1.0 Build 185 10/21/2015 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1657856470993 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jul 14 23:41:10 2022 " "Processing started: Thu Jul 14 23:41:10 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1657856470993 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1657856470993 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta LogicalStep_Lab4 -c LogicalStep_Lab4_top " "Command: quartus_sta LogicalStep_Lab4 -c LogicalStep_Lab4_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1657856470993 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "TimeQuest Timing Analyzer" 0 0 1657856471119 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "TimeQuest Timing Analyzer" 0 -1 1657856471274 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1657856471297 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1657856471297 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "5 " "TimeQuest Timing Analyzer is analyzing 5 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "TimeQuest Timing Analyzer" 0 -1 1657856471356 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "LogicalStep_Lab4_top.sdc " "Synopsys Design Constraints File file not found: 'LogicalStep_Lab4_top.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "TimeQuest Timing Analyzer" 0 -1 1657856471412 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1657856471413 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Clkin_50 Clkin_50 " "create_clock -period 1.000 -name Clkin_50 Clkin_50" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1657856471414 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Clock_Source:Clock_Selector\|\\clk_divider:counter\[23\] Clock_Source:Clock_Selector\|\\clk_divider:counter\[23\] " "create_clock -period 1.000 -name Clock_Source:Clock_Selector\|\\clk_divider:counter\[23\] Clock_Source:Clock_Selector\|\\clk_divider:counter\[23\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1657856471414 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Bidir_shift_reg:INST13\|sreg\[0\] Bidir_shift_reg:INST13\|sreg\[0\] " "create_clock -period 1.000 -name Bidir_shift_reg:INST13\|sreg\[0\] Bidir_shift_reg:INST13\|sreg\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1657856471414 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name State_Machine_Extender:INST12\|current_state.BC State_Machine_Extender:INST12\|current_state.BC " "create_clock -period 1.000 -name State_Machine_Extender:INST12\|current_state.BC State_Machine_Extender:INST12\|current_state.BC" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1657856471414 ""}  } {  } 0 332105 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1657856471414 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1657856471449 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1657856471450 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "TimeQuest Timing Analyzer" 0 0 1657856471451 ""}
{ "Info" "0" "" "Can't run Report Timing Closure Recommendations. The current device family is not supported." {  } {  } 0 0 "Can't run Report Timing Closure Recommendations. The current device family is not supported." 0 0 "TimeQuest Timing Analyzer" 0 0 1657856471502 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1657856471504 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -7.155 " "Worst-case setup slack is -7.155" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1657856471513 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1657856471513 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.155             -19.673 State_Machine_Extender:INST12\|current_state.BC  " "   -7.155             -19.673 State_Machine_Extender:INST12\|current_state.BC " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1657856471513 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.845             -21.296 Bidir_shift_reg:INST13\|sreg\[0\]  " "   -6.845             -21.296 Bidir_shift_reg:INST13\|sreg\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1657856471513 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.525             -90.763 Clock_Source:Clock_Selector\|\\clk_divider:counter\[23\]  " "   -4.525             -90.763 Clock_Source:Clock_Selector\|\\clk_divider:counter\[23\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1657856471513 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.358             -37.157 Clkin_50  " "   -2.358             -37.157 Clkin_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1657856471513 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1657856471513 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.027 " "Worst-case hold slack is 0.027" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1657856471523 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1657856471523 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.027               0.000 Bidir_shift_reg:INST13\|sreg\[0\]  " "    0.027               0.000 Bidir_shift_reg:INST13\|sreg\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1657856471523 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.360               0.000 Clock_Source:Clock_Selector\|\\clk_divider:counter\[23\]  " "    0.360               0.000 Clock_Source:Clock_Selector\|\\clk_divider:counter\[23\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1657856471523 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.378               0.000 Clkin_50  " "    0.378               0.000 Clkin_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1657856471523 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.936               0.000 State_Machine_Extender:INST12\|current_state.BC  " "    0.936               0.000 State_Machine_Extender:INST12\|current_state.BC " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1657856471523 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1657856471523 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -2.524 " "Worst-case recovery slack is -2.524" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1657856471531 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1657856471531 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.524             -64.426 Clock_Source:Clock_Selector\|\\clk_divider:counter\[23\]  " "   -2.524             -64.426 Clock_Source:Clock_Selector\|\\clk_divider:counter\[23\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1657856471531 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1657856471531 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.936 " "Worst-case removal slack is 0.936" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1657856471539 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1657856471539 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.936               0.000 Clock_Source:Clock_Selector\|\\clk_divider:counter\[23\]  " "    0.936               0.000 Clock_Source:Clock_Selector\|\\clk_divider:counter\[23\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1657856471539 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1657856471539 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1657856471546 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1657856471546 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -38.688 Clkin_50  " "   -3.000             -38.688 Clkin_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1657856471546 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.734             -22.117 Bidir_shift_reg:INST13\|sreg\[0\]  " "   -1.734             -22.117 Bidir_shift_reg:INST13\|sreg\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1657856471546 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487             -62.454 Clock_Source:Clock_Selector\|\\clk_divider:counter\[23\]  " "   -1.487             -62.454 Clock_Source:Clock_Selector\|\\clk_divider:counter\[23\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1657856471546 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.408               0.000 State_Machine_Extender:INST12\|current_state.BC  " "    0.408               0.000 State_Machine_Extender:INST12\|current_state.BC " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1657856471546 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1657856471546 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 4 synchronizer chains. " "Report Metastability: Found 4 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1657856471553 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1657856471553 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1657856471885 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1657856471886 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 3 s Quartus Prime " "Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4874 " "Peak virtual memory: 4874 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1657856471980 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jul 14 23:41:11 2022 " "Processing ended: Thu Jul 14 23:41:11 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1657856471980 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1657856471980 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1657856471980 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1657856471980 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "TimeQuest Timing Analyzer" 0 -1 1657856475604 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.1.0 Build 185 10/21/2015 SJ Standard Edition " "Version 15.1.0 Build 185 10/21/2015 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1657856475605 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jul 14 23:41:15 2022 " "Processing started: Thu Jul 14 23:41:15 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1657856475605 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1657856475605 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off LogicalStep_Lab4 -c LogicalStep_Lab4_top " "Command: quartus_eda --read_settings_files=off --write_settings_files=off LogicalStep_Lab4 -c LogicalStep_Lab4_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1657856475605 ""}
{ "Warning" "WQNETO_SWITCH_TO_FUNCTIONAL_SIMULATION" "" "Generated the EDA functional simulation files although EDA timing simulation option is chosen." {  } {  } 0 10905 "Generated the EDA functional simulation files although EDA timing simulation option is chosen." 0 0 "EDA Netlist Writer" 0 -1 1657856476014 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "LogicalStep_Lab4_top.vho N:/ECE-124/Lab4 Ruguonibugongzuo wo ba ni ren dao trash li to/ta ma de dong si/Lab4/simulation/modelsim/ simulation " "Generated file LogicalStep_Lab4_top.vho in folder \"N:/ECE-124/Lab4 Ruguonibugongzuo wo ba ni ren dao trash li to/ta ma de dong si/Lab4/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1657856476132 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4817 " "Peak virtual memory: 4817 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1657856476182 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jul 14 23:41:16 2022 " "Processing ended: Thu Jul 14 23:41:16 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1657856476182 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1657856476182 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1657856476182 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1657856476182 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 141 s " "Quartus Prime Full Compilation was successful. 0 errors, 141 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1657856476852 ""}
