Flow report for register_bank
Fri Nov 22 15:18:31 2019
Quartus II 32-bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Flow Summary
  3. Flow Settings
  4. Flow Non-Default Global Settings
  5. Flow Elapsed Time
  6. Flow OS Summary
  7. Flow Log
  8. Flow Messages
  9. Flow Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------------------+
; Flow Summary                                                                         ;
+------------------------------------+-------------------------------------------------+
; Flow Status                        ; Successful - Fri Nov 22 15:18:31 2019           ;
; Quartus II 32-bit Version          ; 13.0.1 Build 232 06/12/2013 SP 1 SJ Web Edition ;
; Revision Name                      ; register_bank                                   ;
; Top-level Entity Name              ; register_bank                                   ;
; Family                             ; Cyclone II                                      ;
; Total logic elements               ; 324 / 33,216 ( < 1 % )                          ;
;     Total combinational functions  ; 208 / 33,216 ( < 1 % )                          ;
;     Dedicated logic registers      ; 256 / 33,216 ( < 1 % )                          ;
; Total registers                    ; 256                                             ;
; Total pins                         ; 30 / 475 ( 6 % )                                ;
; Total virtual pins                 ; 0                                               ;
; Total memory bits                  ; 0 / 483,840 ( 0 % )                             ;
; Embedded Multiplier 9-bit elements ; 0 / 70 ( 0 % )                                  ;
; Total PLLs                         ; 0 / 4 ( 0 % )                                   ;
; Device                             ; EP2C35F672C6                                    ;
; Timing Models                      ; Final                                           ;
+------------------------------------+-------------------------------------------------+


+-----------------------------------------+
; Flow Settings                           ;
+-------------------+---------------------+
; Option            ; Setting             ;
+-------------------+---------------------+
; Start date & time ; 11/22/2019 15:17:01 ;
; Main task         ; Compilation         ;
; Revision Name     ; register_bank       ;
+-------------------+---------------------+


+----------------------------------------------------------------------------------------------------------------+
; Flow Non-Default Global Settings                                                                               ;
+-------------------------------------+---------------------------+---------------+-------------+----------------+
; Assignment Name                     ; Value                     ; Default Value ; Entity Name ; Section Id     ;
+-------------------------------------+---------------------------+---------------+-------------+----------------+
; COMPILER_SIGNATURE_ID               ; 0.157444662101689         ; --            ; --          ; --             ;
; EDA_GENERATE_FUNCTIONAL_NETLIST     ; On                        ; --            ; --          ; eda_simulation ;
; EDA_OUTPUT_DATA_FORMAT              ; Verilog Hdl               ; --            ; --          ; eda_simulation ;
; EDA_SIMULATION_TOOL                 ; ModelSim-Altera (Verilog) ; <None>        ; --          ; --             ;
; PARTITION_COLOR                     ; 16764057                  ; --            ; --          ; Top            ;
; PARTITION_FITTER_PRESERVATION_LEVEL ; PLACEMENT_AND_ROUTING     ; --            ; --          ; Top            ;
; PARTITION_NETLIST_TYPE              ; SOURCE                    ; --            ; --          ; Top            ;
; PROJECT_OUTPUT_DIRECTORY            ; output_files              ; --            ; --          ; --             ;
+-------------------------------------+---------------------------+---------------+-------------+----------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Flow Elapsed Time                                                                                                             ;
+---------------------------+--------------+-------------------------+---------------------+------------------------------------+
; Module Name               ; Elapsed Time ; Average Processors Used ; Peak Virtual Memory ; Total CPU Time (on all processors) ;
+---------------------------+--------------+-------------------------+---------------------+------------------------------------+
; Analysis & Synthesis      ; 00:00:03     ; 1.0                     ; 366 MB              ; 00:00:03                           ;
; Fitter                    ; 00:00:10     ; 1.0                     ; 481 MB              ; 00:00:10                           ;
; Assembler                 ; 00:00:02     ; 1.0                     ; 348 MB              ; 00:00:02                           ;
; TimeQuest Timing Analyzer ; 00:00:01     ; 1.0                     ; 316 MB              ; 00:00:01                           ;
; EDA Netlist Writer        ; 00:00:01     ; 1.0                     ; 304 MB              ; 00:00:01                           ;
; EDA Netlist Writer        ; 00:00:01     ; 1.0                     ; 322 MB              ; 00:00:01                           ;
; EDA Netlist Writer        ; 00:00:01     ; 1.0                     ; 322 MB              ; 00:00:01                           ;
; Total                     ; 00:00:19     ; --                      ; --                  ; 00:00:19                           ;
+---------------------------+--------------+-------------------------+---------------------+------------------------------------+


+-----------------------------------------------------------------------------------------+
; Flow OS Summary                                                                         ;
+---------------------------+------------------+------------+------------+----------------+
; Module Name               ; Machine Hostname ; OS Name    ; OS Version ; Processor type ;
+---------------------------+------------------+------------+------------+----------------+
; Analysis & Synthesis      ; Archlinux        ; Arch Linux ; Arch Linux ; x86_64         ;
; Fitter                    ; Archlinux        ; Arch Linux ; Arch Linux ; x86_64         ;
; Assembler                 ; Archlinux        ; Arch Linux ; Arch Linux ; x86_64         ;
; TimeQuest Timing Analyzer ; Archlinux        ; Arch Linux ; Arch Linux ; x86_64         ;
; EDA Netlist Writer        ; Archlinux        ; Arch Linux ; Arch Linux ; x86_64         ;
; EDA Netlist Writer        ; Archlinux        ; Arch Linux ; Arch Linux ; x86_64         ;
; EDA Netlist Writer        ; Archlinux        ; Arch Linux ; Arch Linux ; x86_64         ;
+---------------------------+------------------+------------+------------+----------------+


------------
; Flow Log ;
------------
quartus_map --read_settings_files=on --write_settings_files=off register_bank -c register_bank
quartus_fit --read_settings_files=off --write_settings_files=off register_bank -c register_bank
quartus_asm --read_settings_files=off --write_settings_files=off register_bank -c register_bank
quartus_sta register_bank -c register_bank
quartus_eda --read_settings_files=off --write_settings_files=off register_bank -c register_bank
quartus_eda --gen_testbench --check_outputs=on --tool=modelsim_oem --format=verilog register_bank -c register_bank --vector_source="/home/samuel/Documents/UFRN/CIRCUITOS DIGITAIS/pratica/QuartusProjects/atividades/register_bank/simulation/Waveform.vwf" --testbench_file=./simulation/qsim/register_bank.vt
quartus_eda --functional=on --simulation=on --tool=modelsim_oem --format=verilog register_bank -c register_bank



