strict digraph "" {
	node [label="\N"];
	"1300:CA"	 [ast="<pyverilog.vparser.ast.Case object at 0x7f0a38eaeb10>",
		fillcolor=lightcyan,
		label="1300:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"1300:BS"	 [ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f0a38eae950>",
		fillcolor=cadetblue,
		label="1300:BS
dout = int;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f0a38eae950>]",
		style=filled,
		typ=BlockingSubstitution];
	"1300:CA" -> "1300:BS"	 [cond="[]",
		lineno=None];
	"1302:CA"	 [ast="<pyverilog.vparser.ast.Case object at 0x7f0a38eaea10>",
		fillcolor=lightcyan,
		label="1302:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"1302:BS"	 [ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f0a38ecf650>",
		fillcolor=cadetblue,
		label="1302:BS
dout = buf1;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f0a38ecf650>]",
		style=filled,
		typ=BlockingSubstitution];
	"1302:CA" -> "1302:BS"	 [cond="[]",
		lineno=None];
	"1299:BS"	 [ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f0a38ecf8d0>",
		fillcolor=cadetblue,
		label="1299:BS
dout = csr;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f0a38ecf8d0>]",
		style=filled,
		typ=BlockingSubstitution];
	"Leaf_1297:AL"	 [def_var="['dout']",
		label="Leaf_1297:AL"];
	"1299:BS" -> "Leaf_1297:AL"	 [cond="[]",
		lineno=None];
	"1301:BS"	 [ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f0a38ecfcd0>",
		fillcolor=cadetblue,
		label="1301:BS
dout = buf0;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f0a38ecfcd0>]",
		style=filled,
		typ=BlockingSubstitution];
	"1301:BS" -> "Leaf_1297:AL"	 [cond="[]",
		lineno=None];
	"1300:BS" -> "Leaf_1297:AL"	 [cond="[]",
		lineno=None];
	"1298:CS"	 [ast="<pyverilog.vparser.ast.CaseStatement object at 0x7f0a38ecfe10>",
		fillcolor=linen,
		label="1298:CS",
		statements="[]",
		style=filled,
		typ=CaseStatement];
	"1298:CS" -> "1300:CA"	 [cond="['adr']",
		label=adr,
		lineno=1298];
	"1298:CS" -> "1302:CA"	 [cond="['adr']",
		label=adr,
		lineno=1298];
	"1299:CA"	 [ast="<pyverilog.vparser.ast.Case object at 0x7f0a38ecf9d0>",
		fillcolor=lightcyan,
		label="1299:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"1298:CS" -> "1299:CA"	 [cond="['adr']",
		label=adr,
		lineno=1298];
	"1301:CA"	 [ast="<pyverilog.vparser.ast.Case object at 0x7f0a38ecfed0>",
		fillcolor=lightcyan,
		label="1301:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"1298:CS" -> "1301:CA"	 [cond="['adr']",
		label=adr,
		lineno=1298];
	"1302:BS" -> "Leaf_1297:AL"	 [cond="[]",
		lineno=None];
	"1299:CA" -> "1299:BS"	 [cond="[]",
		lineno=None];
	"1297:AL"	 [ast="<pyverilog.vparser.ast.Always object at 0x7f0a38ecfd90>",
		clk_sens=False,
		fillcolor=gold,
		label="1297:AL",
		sens="['adr', 'csr', 'int', 'buf0', 'buf1']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['buf1', 'buf0', 'int', 'adr', 'csr']"];
	"1297:AL" -> "1298:CS"	 [cond="[]",
		lineno=None];
	"1301:CA" -> "1301:BS"	 [cond="[]",
		lineno=None];
}
