// SPDX-License-Identifier: GPL-2.0-or-later
/*
 * Copyright (C) 2022-2025, X-Ring technologies Inc., All rights reserved.
 */
#define NPU_DW_DMAC_COMMON_REGISTERS_ADDRESS_BLOCK_BASEADDRESS 0X0



#define NPU_DW_DMAC_DMAC_IDREG (NPU_DW_DMAC_COMMON_REGISTERS_ADDRESS_BLOCK_BASEADDRESS + 0X0)
#define NPU_DW_DMAC_DMAC_IDREG_REGISTERSIZE 64
#define NPU_DW_DMAC_DMAC_IDREG_REGISTERRESETVALUE 0X0
#define NPU_DW_DMAC_DMAC_IDREG_REGISTERRESETMASK 0XFFFFFFFFFFFFFFFF





#define NPU_DW_DMAC_DMAC_IDREG_DMAC_ID_BITADDRESSOFFSET 0
#define NPU_DW_DMAC_DMAC_IDREG_DMAC_ID_REGISTERSIZE 32



#define NPU_DW_DMAC_DMAC_IDREG_RSVD_DMAC_IDREG_BITADDRESSOFFSET 32
#define NPU_DW_DMAC_DMAC_IDREG_RSVD_DMAC_IDREG_REGISTERSIZE 32





#define NPU_DW_DMAC_DMAC_COMPVERREG (NPU_DW_DMAC_COMMON_REGISTERS_ADDRESS_BLOCK_BASEADDRESS + 0X8)
#define NPU_DW_DMAC_DMAC_COMPVERREG_REGISTERSIZE 64
#define NPU_DW_DMAC_DMAC_COMPVERREG_REGISTERRESETVALUE 0X3230312A
#define NPU_DW_DMAC_DMAC_COMPVERREG_REGISTERRESETMASK 0XFFFFFFFFFFFFFFFF





#define NPU_DW_DMAC_DMAC_COMPVERREG_DMAC_COMPVER_BITADDRESSOFFSET 0
#define NPU_DW_DMAC_DMAC_COMPVERREG_DMAC_COMPVER_REGISTERSIZE 32



#define NPU_DW_DMAC_DMAC_COMPVERREG_RSVD_DMAC_COMPVERREG_BITADDRESSOFFSET 32
#define NPU_DW_DMAC_DMAC_COMPVERREG_RSVD_DMAC_COMPVERREG_REGISTERSIZE 32





#define NPU_DW_DMAC_DMAC_CFGREG (NPU_DW_DMAC_COMMON_REGISTERS_ADDRESS_BLOCK_BASEADDRESS + 0X10)
#define NPU_DW_DMAC_DMAC_CFGREG_REGISTERSIZE 64
#define NPU_DW_DMAC_DMAC_CFGREG_REGISTERRESETVALUE 0X0
#define NPU_DW_DMAC_DMAC_CFGREG_REGISTERRESETMASK 0XFFFFFFFFFFFFFFFF





#define NPU_DW_DMAC_DMAC_CFGREG_DMAC_EN_BITADDRESSOFFSET 0
#define NPU_DW_DMAC_DMAC_CFGREG_DMAC_EN_REGISTERSIZE 1



#define NPU_DW_DMAC_DMAC_CFGREG_INT_EN_BITADDRESSOFFSET 1
#define NPU_DW_DMAC_DMAC_CFGREG_INT_EN_REGISTERSIZE 1



#define NPU_DW_DMAC_DMAC_CFGREG_RSVD_DMAC_CFGREG_BITADDRESSOFFSET 2
#define NPU_DW_DMAC_DMAC_CFGREG_RSVD_DMAC_CFGREG_REGISTERSIZE 62





#define NPU_DW_DMAC_DMAC_CHENREG (NPU_DW_DMAC_COMMON_REGISTERS_ADDRESS_BLOCK_BASEADDRESS + 0X18)
#define NPU_DW_DMAC_DMAC_CHENREG_REGISTERSIZE 64
#define NPU_DW_DMAC_DMAC_CHENREG_REGISTERRESETVALUE 0X0
#define NPU_DW_DMAC_DMAC_CHENREG_REGISTERRESETMASK 0XFFFFFFFFFFFFFFFF





#define NPU_DW_DMAC_DMAC_CHENREG_CH1_EN_BITADDRESSOFFSET 0
#define NPU_DW_DMAC_DMAC_CHENREG_CH1_EN_REGISTERSIZE 1



#define NPU_DW_DMAC_DMAC_CHENREG_CH2_EN_BITADDRESSOFFSET 1
#define NPU_DW_DMAC_DMAC_CHENREG_CH2_EN_REGISTERSIZE 1



#define NPU_DW_DMAC_DMAC_CHENREG_CH3_EN_BITADDRESSOFFSET 2
#define NPU_DW_DMAC_DMAC_CHENREG_CH3_EN_REGISTERSIZE 1



#define NPU_DW_DMAC_DMAC_CHENREG_CH4_EN_BITADDRESSOFFSET 3
#define NPU_DW_DMAC_DMAC_CHENREG_CH4_EN_REGISTERSIZE 1



#define NPU_DW_DMAC_DMAC_CHENREG_RSVD_DMAC_CHENREG_CH_EN_BITADDRESSOFFSET 4
#define NPU_DW_DMAC_DMAC_CHENREG_RSVD_DMAC_CHENREG_CH_EN_REGISTERSIZE 4



#define NPU_DW_DMAC_DMAC_CHENREG_CH1_EN_WE_BITADDRESSOFFSET 8
#define NPU_DW_DMAC_DMAC_CHENREG_CH1_EN_WE_REGISTERSIZE 1



#define NPU_DW_DMAC_DMAC_CHENREG_CH2_EN_WE_BITADDRESSOFFSET 9
#define NPU_DW_DMAC_DMAC_CHENREG_CH2_EN_WE_REGISTERSIZE 1



#define NPU_DW_DMAC_DMAC_CHENREG_CH3_EN_WE_BITADDRESSOFFSET 10
#define NPU_DW_DMAC_DMAC_CHENREG_CH3_EN_WE_REGISTERSIZE 1



#define NPU_DW_DMAC_DMAC_CHENREG_CH4_EN_WE_BITADDRESSOFFSET 11
#define NPU_DW_DMAC_DMAC_CHENREG_CH4_EN_WE_REGISTERSIZE 1



#define NPU_DW_DMAC_DMAC_CHENREG_RSVD_DMAC_CHENREG_CH_WE_EN_BITADDRESSOFFSET 12
#define NPU_DW_DMAC_DMAC_CHENREG_RSVD_DMAC_CHENREG_CH_WE_EN_REGISTERSIZE 4



#define NPU_DW_DMAC_DMAC_CHENREG_CH1_SUSP_BITADDRESSOFFSET 16
#define NPU_DW_DMAC_DMAC_CHENREG_CH1_SUSP_REGISTERSIZE 1



#define NPU_DW_DMAC_DMAC_CHENREG_CH2_SUSP_BITADDRESSOFFSET 17
#define NPU_DW_DMAC_DMAC_CHENREG_CH2_SUSP_REGISTERSIZE 1



#define NPU_DW_DMAC_DMAC_CHENREG_CH3_SUSP_BITADDRESSOFFSET 18
#define NPU_DW_DMAC_DMAC_CHENREG_CH3_SUSP_REGISTERSIZE 1



#define NPU_DW_DMAC_DMAC_CHENREG_CH4_SUSP_BITADDRESSOFFSET 19
#define NPU_DW_DMAC_DMAC_CHENREG_CH4_SUSP_REGISTERSIZE 1



#define NPU_DW_DMAC_DMAC_CHENREG_RSVD_DMAC_CHENREG_CH_SUSP_BITADDRESSOFFSET 20
#define NPU_DW_DMAC_DMAC_CHENREG_RSVD_DMAC_CHENREG_CH_SUSP_REGISTERSIZE 4



#define NPU_DW_DMAC_DMAC_CHENREG_CH1_SUSP_WE_BITADDRESSOFFSET 24
#define NPU_DW_DMAC_DMAC_CHENREG_CH1_SUSP_WE_REGISTERSIZE 1



#define NPU_DW_DMAC_DMAC_CHENREG_CH2_SUSP_WE_BITADDRESSOFFSET 25
#define NPU_DW_DMAC_DMAC_CHENREG_CH2_SUSP_WE_REGISTERSIZE 1



#define NPU_DW_DMAC_DMAC_CHENREG_CH3_SUSP_WE_BITADDRESSOFFSET 26
#define NPU_DW_DMAC_DMAC_CHENREG_CH3_SUSP_WE_REGISTERSIZE 1



#define NPU_DW_DMAC_DMAC_CHENREG_CH4_SUSP_WE_BITADDRESSOFFSET 27
#define NPU_DW_DMAC_DMAC_CHENREG_CH4_SUSP_WE_REGISTERSIZE 1



#define NPU_DW_DMAC_DMAC_CHENREG_RSVD_DMAC_CHENREG_CH_SUSP_WE_BITADDRESSOFFSET 28
#define NPU_DW_DMAC_DMAC_CHENREG_RSVD_DMAC_CHENREG_CH_SUSP_WE_REGISTERSIZE 4



#define NPU_DW_DMAC_DMAC_CHENREG_CH1_ABORT_BITADDRESSOFFSET 32
#define NPU_DW_DMAC_DMAC_CHENREG_CH1_ABORT_REGISTERSIZE 1



#define NPU_DW_DMAC_DMAC_CHENREG_CH2_ABORT_BITADDRESSOFFSET 33
#define NPU_DW_DMAC_DMAC_CHENREG_CH2_ABORT_REGISTERSIZE 1



#define NPU_DW_DMAC_DMAC_CHENREG_CH3_ABORT_BITADDRESSOFFSET 34
#define NPU_DW_DMAC_DMAC_CHENREG_CH3_ABORT_REGISTERSIZE 1



#define NPU_DW_DMAC_DMAC_CHENREG_CH4_ABORT_BITADDRESSOFFSET 35
#define NPU_DW_DMAC_DMAC_CHENREG_CH4_ABORT_REGISTERSIZE 1



#define NPU_DW_DMAC_DMAC_CHENREG_RSVD_DMAC_CHENREG_CH_ABORT_BITADDRESSOFFSET 36
#define NPU_DW_DMAC_DMAC_CHENREG_RSVD_DMAC_CHENREG_CH_ABORT_REGISTERSIZE 4



#define NPU_DW_DMAC_DMAC_CHENREG_CH1_ABORT_WE_BITADDRESSOFFSET 40
#define NPU_DW_DMAC_DMAC_CHENREG_CH1_ABORT_WE_REGISTERSIZE 1



#define NPU_DW_DMAC_DMAC_CHENREG_CH2_ABORT_WE_BITADDRESSOFFSET 41
#define NPU_DW_DMAC_DMAC_CHENREG_CH2_ABORT_WE_REGISTERSIZE 1



#define NPU_DW_DMAC_DMAC_CHENREG_CH3_ABORT_WE_BITADDRESSOFFSET 42
#define NPU_DW_DMAC_DMAC_CHENREG_CH3_ABORT_WE_REGISTERSIZE 1



#define NPU_DW_DMAC_DMAC_CHENREG_CH4_ABORT_WE_BITADDRESSOFFSET 43
#define NPU_DW_DMAC_DMAC_CHENREG_CH4_ABORT_WE_REGISTERSIZE 1



#define NPU_DW_DMAC_DMAC_CHENREG_RSVD_DMAC_CHENREG_CH_ABORT_WE_BITADDRESSOFFSET 44
#define NPU_DW_DMAC_DMAC_CHENREG_RSVD_DMAC_CHENREG_CH_ABORT_WE_REGISTERSIZE 4



#define NPU_DW_DMAC_DMAC_CHENREG_RSVD_DMAC_CHENREG_BITADDRESSOFFSET 48
#define NPU_DW_DMAC_DMAC_CHENREG_RSVD_DMAC_CHENREG_REGISTERSIZE 16





#define NPU_DW_DMAC_DMAC_INTSTATUSREG (NPU_DW_DMAC_COMMON_REGISTERS_ADDRESS_BLOCK_BASEADDRESS + 0X30)
#define NPU_DW_DMAC_DMAC_INTSTATUSREG_REGISTERSIZE 64
#define NPU_DW_DMAC_DMAC_INTSTATUSREG_REGISTERRESETVALUE 0X0
#define NPU_DW_DMAC_DMAC_INTSTATUSREG_REGISTERRESETMASK 0XFFFFFFFFFFFFFFFF





#define NPU_DW_DMAC_DMAC_INTSTATUSREG_CH1_INTSTAT_BITADDRESSOFFSET 0
#define NPU_DW_DMAC_DMAC_INTSTATUSREG_CH1_INTSTAT_REGISTERSIZE 1



#define NPU_DW_DMAC_DMAC_INTSTATUSREG_CH2_INTSTAT_BITADDRESSOFFSET 1
#define NPU_DW_DMAC_DMAC_INTSTATUSREG_CH2_INTSTAT_REGISTERSIZE 1



#define NPU_DW_DMAC_DMAC_INTSTATUSREG_CH3_INTSTAT_BITADDRESSOFFSET 2
#define NPU_DW_DMAC_DMAC_INTSTATUSREG_CH3_INTSTAT_REGISTERSIZE 1



#define NPU_DW_DMAC_DMAC_INTSTATUSREG_CH4_INTSTAT_BITADDRESSOFFSET 3
#define NPU_DW_DMAC_DMAC_INTSTATUSREG_CH4_INTSTAT_REGISTERSIZE 1



#define NPU_DW_DMAC_DMAC_INTSTATUSREG_RSVD_DMAC_INTSTATUSREG_8TO1_BITADDRESSOFFSET 4
#define NPU_DW_DMAC_DMAC_INTSTATUSREG_RSVD_DMAC_INTSTATUSREG_8TO1_REGISTERSIZE 4



#define NPU_DW_DMAC_DMAC_INTSTATUSREG_RSVD_DMAC_INTSTATUSREG_BITADDRESSOFFSET 8
#define NPU_DW_DMAC_DMAC_INTSTATUSREG_RSVD_DMAC_INTSTATUSREG_REGISTERSIZE 8



#define NPU_DW_DMAC_DMAC_INTSTATUSREG_COMMONREG_INTSTAT_BITADDRESSOFFSET 16
#define NPU_DW_DMAC_DMAC_INTSTATUSREG_COMMONREG_INTSTAT_REGISTERSIZE 1



#define NPU_DW_DMAC_DMAC_INTSTATUSREG_RSVD_DMAC_INTSTATUSREG_63TO17_BITADDRESSOFFSET 17
#define NPU_DW_DMAC_DMAC_INTSTATUSREG_RSVD_DMAC_INTSTATUSREG_63TO17_REGISTERSIZE 47





#define NPU_DW_DMAC_DMAC_COMMONREG_INTCLEARREG (NPU_DW_DMAC_COMMON_REGISTERS_ADDRESS_BLOCK_BASEADDRESS + 0X38)
#define NPU_DW_DMAC_DMAC_COMMONREG_INTCLEARREG_REGISTERSIZE 64
#define NPU_DW_DMAC_DMAC_COMMONREG_INTCLEARREG_REGISTERRESETVALUE 0X0
#define NPU_DW_DMAC_DMAC_COMMONREG_INTCLEARREG_REGISTERRESETMASK 0XFFFFFFFFFFFFFFFF





#define NPU_DW_DMAC_DMAC_COMMONREG_INTCLEARREG_CLEAR_SLVIF_COMMONREG_DEC_ERR_INTSTAT_BITADDRESSOFFSET 0
#define NPU_DW_DMAC_DMAC_COMMONREG_INTCLEARREG_CLEAR_SLVIF_COMMONREG_DEC_ERR_INTSTAT_REGISTERSIZE 1



#define NPU_DW_DMAC_DMAC_COMMONREG_INTCLEARREG_CLEAR_SLVIF_COMMONREG_WR2RO_ERR_INTSTAT_BITADDRESSOFFSET 1
#define NPU_DW_DMAC_DMAC_COMMONREG_INTCLEARREG_CLEAR_SLVIF_COMMONREG_WR2RO_ERR_INTSTAT_REGISTERSIZE 1



#define NPU_DW_DMAC_DMAC_COMMONREG_INTCLEARREG_CLEAR_SLVIF_COMMONREG_RD2WO_ERR_INTSTAT_BITADDRESSOFFSET 2
#define NPU_DW_DMAC_DMAC_COMMONREG_INTCLEARREG_CLEAR_SLVIF_COMMONREG_RD2WO_ERR_INTSTAT_REGISTERSIZE 1



#define NPU_DW_DMAC_DMAC_COMMONREG_INTCLEARREG_CLEAR_SLVIF_COMMONREG_WRONHOLD_ERR_INTSTAT_BITADDRESSOFFSET 3
#define NPU_DW_DMAC_DMAC_COMMONREG_INTCLEARREG_CLEAR_SLVIF_COMMONREG_WRONHOLD_ERR_INTSTAT_REGISTERSIZE 1



#define NPU_DW_DMAC_DMAC_COMMONREG_INTCLEARREG_RSVD_DMAC_COMMONREG_INTCLEARREG_5TO4_BITADDRESSOFFSET 4
#define NPU_DW_DMAC_DMAC_COMMONREG_INTCLEARREG_RSVD_DMAC_COMMONREG_INTCLEARREG_5TO4_REGISTERSIZE 2



#define NPU_DW_DMAC_DMAC_COMMONREG_INTCLEARREG_CLEAR_SLVIF_COMMONREG_ADDRPARITY_ERR_INTSTAT_BITADDRESSOFFSET 6
#define NPU_DW_DMAC_DMAC_COMMONREG_INTCLEARREG_CLEAR_SLVIF_COMMONREG_ADDRPARITY_ERR_INTSTAT_REGISTERSIZE 1



#define NPU_DW_DMAC_DMAC_COMMONREG_INTCLEARREG_CLEAR_SLVIF_COMMONREG_WRPARITY_ERR_INTSTAT_BITADDRESSOFFSET 7
#define NPU_DW_DMAC_DMAC_COMMONREG_INTCLEARREG_CLEAR_SLVIF_COMMONREG_WRPARITY_ERR_INTSTAT_REGISTERSIZE 1



#define NPU_DW_DMAC_DMAC_COMMONREG_INTCLEARREG_CLEAR_SLVIF_UNDEFINEDREG_DEC_ERR_INTSTAT_BITADDRESSOFFSET 8
#define NPU_DW_DMAC_DMAC_COMMONREG_INTCLEARREG_CLEAR_SLVIF_UNDEFINEDREG_DEC_ERR_INTSTAT_REGISTERSIZE 1



#define NPU_DW_DMAC_DMAC_COMMONREG_INTCLEARREG_CLEAR_MXIF1_RCH0_PROT_CORRERR_INTSTAT_BITADDRESSOFFSET 9
#define NPU_DW_DMAC_DMAC_COMMONREG_INTCLEARREG_CLEAR_MXIF1_RCH0_PROT_CORRERR_INTSTAT_REGISTERSIZE 1



#define NPU_DW_DMAC_DMAC_COMMONREG_INTCLEARREG_CLEAR_MXIF1_RCH0_PROT_UNCORRERR_INTSTAT_BITADDRESSOFFSET 10
#define NPU_DW_DMAC_DMAC_COMMONREG_INTCLEARREG_CLEAR_MXIF1_RCH0_PROT_UNCORRERR_INTSTAT_REGISTERSIZE 1



#define NPU_DW_DMAC_DMAC_COMMONREG_INTCLEARREG_CLEAR_MXIF1_RCH1_PROT_CORRERR_INTSTAT_BITADDRESSOFFSET 11
#define NPU_DW_DMAC_DMAC_COMMONREG_INTCLEARREG_CLEAR_MXIF1_RCH1_PROT_CORRERR_INTSTAT_REGISTERSIZE 1



#define NPU_DW_DMAC_DMAC_COMMONREG_INTCLEARREG_CLEAR_MXIF1_RCH1_PROT_UNCORRERR_INTSTAT_BITADDRESSOFFSET 12
#define NPU_DW_DMAC_DMAC_COMMONREG_INTCLEARREG_CLEAR_MXIF1_RCH1_PROT_UNCORRERR_INTSTAT_REGISTERSIZE 1



#define NPU_DW_DMAC_DMAC_COMMONREG_INTCLEARREG_CLEAR_MXIF1_BCH_PROT_CORRERR_INTSTAT_BITADDRESSOFFSET 13
#define NPU_DW_DMAC_DMAC_COMMONREG_INTCLEARREG_CLEAR_MXIF1_BCH_PROT_CORRERR_INTSTAT_REGISTERSIZE 1



#define NPU_DW_DMAC_DMAC_COMMONREG_INTCLEARREG_CLEAR_MXIF1_BCH_PROT_UNCORRERR_INTSTAT_BITADDRESSOFFSET 14
#define NPU_DW_DMAC_DMAC_COMMONREG_INTCLEARREG_CLEAR_MXIF1_BCH_PROT_UNCORRERR_INTSTAT_REGISTERSIZE 1



#define NPU_DW_DMAC_DMAC_COMMONREG_INTCLEARREG_CLEAR_MXIF2_RCH0_PROT_CORRERR_INTSTAT_BITADDRESSOFFSET 15
#define NPU_DW_DMAC_DMAC_COMMONREG_INTCLEARREG_CLEAR_MXIF2_RCH0_PROT_CORRERR_INTSTAT_REGISTERSIZE 1



#define NPU_DW_DMAC_DMAC_COMMONREG_INTCLEARREG_CLEAR_MXIF2_RCH0_PROT_UNCORRERR_INTSTAT_BITADDRESSOFFSET 16
#define NPU_DW_DMAC_DMAC_COMMONREG_INTCLEARREG_CLEAR_MXIF2_RCH0_PROT_UNCORRERR_INTSTAT_REGISTERSIZE 1



#define NPU_DW_DMAC_DMAC_COMMONREG_INTCLEARREG_CLEAR_MXIF2_RCH1_PROT_CORRERR_INTSTAT_BITADDRESSOFFSET 17
#define NPU_DW_DMAC_DMAC_COMMONREG_INTCLEARREG_CLEAR_MXIF2_RCH1_PROT_CORRERR_INTSTAT_REGISTERSIZE 1



#define NPU_DW_DMAC_DMAC_COMMONREG_INTCLEARREG_CLEAR_MXIF2_RCH1_PROT_UNCORRERR_INTSTAT_BITADDRESSOFFSET 18
#define NPU_DW_DMAC_DMAC_COMMONREG_INTCLEARREG_CLEAR_MXIF2_RCH1_PROT_UNCORRERR_INTSTAT_REGISTERSIZE 1



#define NPU_DW_DMAC_DMAC_COMMONREG_INTCLEARREG_CLEAR_MXIF2_BCH_PROT_CORRERR_INTSTAT_BITADDRESSOFFSET 19
#define NPU_DW_DMAC_DMAC_COMMONREG_INTCLEARREG_CLEAR_MXIF2_BCH_PROT_CORRERR_INTSTAT_REGISTERSIZE 1



#define NPU_DW_DMAC_DMAC_COMMONREG_INTCLEARREG_CLEAR_MXIF2_BCH_PROT_UNCORRERR_INTSTAT_BITADDRESSOFFSET 20
#define NPU_DW_DMAC_DMAC_COMMONREG_INTCLEARREG_CLEAR_MXIF2_BCH_PROT_UNCORRERR_INTSTAT_REGISTERSIZE 1



#define NPU_DW_DMAC_DMAC_COMMONREG_INTCLEARREG_CLEAR_MXIF1_ARCH_PROT_ARREADY_PARERR_INTSTAT_BITADDRESSOFFSET 21
#define NPU_DW_DMAC_DMAC_COMMONREG_INTCLEARREG_CLEAR_MXIF1_ARCH_PROT_ARREADY_PARERR_INTSTAT_REGISTERSIZE 1



#define NPU_DW_DMAC_DMAC_COMMONREG_INTCLEARREG_CLEAR_MXIF1_AWCH_PROT_AWREADY_PARERR_INTSTAT_BITADDRESSOFFSET 22
#define NPU_DW_DMAC_DMAC_COMMONREG_INTCLEARREG_CLEAR_MXIF1_AWCH_PROT_AWREADY_PARERR_INTSTAT_REGISTERSIZE 1



#define NPU_DW_DMAC_DMAC_COMMONREG_INTCLEARREG_CLEAR_MXIF1_WCH_PROT_WREADY_PARERR_INTSTAT_BITADDRESSOFFSET 23
#define NPU_DW_DMAC_DMAC_COMMONREG_INTCLEARREG_CLEAR_MXIF1_WCH_PROT_WREADY_PARERR_INTSTAT_REGISTERSIZE 1



#define NPU_DW_DMAC_DMAC_COMMONREG_INTCLEARREG_CLEAR_MXIF1_RCH_PROT_RVALID_PARERR_INTSTAT_BITADDRESSOFFSET 24
#define NPU_DW_DMAC_DMAC_COMMONREG_INTCLEARREG_CLEAR_MXIF1_RCH_PROT_RVALID_PARERR_INTSTAT_REGISTERSIZE 1



#define NPU_DW_DMAC_DMAC_COMMONREG_INTCLEARREG_CLEAR_MXIF1_BCH_PROT_BVALID_PARERR_INTSTAT_BITADDRESSOFFSET 25
#define NPU_DW_DMAC_DMAC_COMMONREG_INTCLEARREG_CLEAR_MXIF1_BCH_PROT_BVALID_PARERR_INTSTAT_REGISTERSIZE 1



#define NPU_DW_DMAC_DMAC_COMMONREG_INTCLEARREG_CLEAR_MXIF2_ARCH_PROT_ARREADY_PARERR_INTSTAT_BITADDRESSOFFSET 26
#define NPU_DW_DMAC_DMAC_COMMONREG_INTCLEARREG_CLEAR_MXIF2_ARCH_PROT_ARREADY_PARERR_INTSTAT_REGISTERSIZE 1



#define NPU_DW_DMAC_DMAC_COMMONREG_INTCLEARREG_CLEAR_MXIF2_AWCH_PROT_AWREADY_PARERR_INTSTAT_BITADDRESSOFFSET 27
#define NPU_DW_DMAC_DMAC_COMMONREG_INTCLEARREG_CLEAR_MXIF2_AWCH_PROT_AWREADY_PARERR_INTSTAT_REGISTERSIZE 1



#define NPU_DW_DMAC_DMAC_COMMONREG_INTCLEARREG_CLEAR_MXIF2_WCH_PROT_WREADY_PARERR_INTSTAT_BITADDRESSOFFSET 28
#define NPU_DW_DMAC_DMAC_COMMONREG_INTCLEARREG_CLEAR_MXIF2_WCH_PROT_WREADY_PARERR_INTSTAT_REGISTERSIZE 1



#define NPU_DW_DMAC_DMAC_COMMONREG_INTCLEARREG_CLEAR_MXIF2_RCH_PROT_RVALID_PARERR_INTSTAT_BITADDRESSOFFSET 29
#define NPU_DW_DMAC_DMAC_COMMONREG_INTCLEARREG_CLEAR_MXIF2_RCH_PROT_RVALID_PARERR_INTSTAT_REGISTERSIZE 1



#define NPU_DW_DMAC_DMAC_COMMONREG_INTCLEARREG_CLEAR_MXIF2_BCH_PROT_BVALID_PARERR_INTSTAT_BITADDRESSOFFSET 30
#define NPU_DW_DMAC_DMAC_COMMONREG_INTCLEARREG_CLEAR_MXIF2_BCH_PROT_BVALID_PARERR_INTSTAT_REGISTERSIZE 1



#define NPU_DW_DMAC_DMAC_COMMONREG_INTCLEARREG_RSVD_DMAC_COMMONREG_INTCLEARREG_63TO31_BITADDRESSOFFSET 31
#define NPU_DW_DMAC_DMAC_COMMONREG_INTCLEARREG_RSVD_DMAC_COMMONREG_INTCLEARREG_63TO31_REGISTERSIZE 33





#define NPU_DW_DMAC_DMAC_COMMONREG_INTSTATUS_ENABLEREG (NPU_DW_DMAC_COMMON_REGISTERS_ADDRESS_BLOCK_BASEADDRESS + 0X40)
#define NPU_DW_DMAC_DMAC_COMMONREG_INTSTATUS_ENABLEREG_REGISTERSIZE 64
#define NPU_DW_DMAC_DMAC_COMMONREG_INTSTATUS_ENABLEREG_REGISTERRESETVALUE 0XFFFFFFFFFFFFFFFF
#define NPU_DW_DMAC_DMAC_COMMONREG_INTSTATUS_ENABLEREG_REGISTERRESETMASK 0XFFFFFFFFFFFFFFFF





#define NPU_DW_DMAC_DMAC_COMMONREG_INTSTATUS_ENABLEREG_ENABLE_SLVIF_COMMONREG_DEC_ERR_INTSTAT_BITADDRESSOFFSET 0
#define NPU_DW_DMAC_DMAC_COMMONREG_INTSTATUS_ENABLEREG_ENABLE_SLVIF_COMMONREG_DEC_ERR_INTSTAT_REGISTERSIZE 1



#define NPU_DW_DMAC_DMAC_COMMONREG_INTSTATUS_ENABLEREG_ENABLE_SLVIF_COMMONREG_WR2RO_ERR_INTSTAT_BITADDRESSOFFSET 1
#define NPU_DW_DMAC_DMAC_COMMONREG_INTSTATUS_ENABLEREG_ENABLE_SLVIF_COMMONREG_WR2RO_ERR_INTSTAT_REGISTERSIZE 1



#define NPU_DW_DMAC_DMAC_COMMONREG_INTSTATUS_ENABLEREG_ENABLE_SLVIF_COMMONREG_RD2WO_ERR_INTSTAT_BITADDRESSOFFSET 2
#define NPU_DW_DMAC_DMAC_COMMONREG_INTSTATUS_ENABLEREG_ENABLE_SLVIF_COMMONREG_RD2WO_ERR_INTSTAT_REGISTERSIZE 1



#define NPU_DW_DMAC_DMAC_COMMONREG_INTSTATUS_ENABLEREG_ENABLE_SLVIF_COMMONREG_WRONHOLD_ERR_INTSTAT_BITADDRESSOFFSET 3
#define NPU_DW_DMAC_DMAC_COMMONREG_INTSTATUS_ENABLEREG_ENABLE_SLVIF_COMMONREG_WRONHOLD_ERR_INTSTAT_REGISTERSIZE 1



#define NPU_DW_DMAC_DMAC_COMMONREG_INTSTATUS_ENABLEREG_RSVD_DMAC_COMMONREG_INTSTATUS_ENABLEREG_5TO4_BITADDRESSOFFSET 4
#define NPU_DW_DMAC_DMAC_COMMONREG_INTSTATUS_ENABLEREG_RSVD_DMAC_COMMONREG_INTSTATUS_ENABLEREG_5TO4_REGISTERSIZE 2



#define NPU_DW_DMAC_DMAC_COMMONREG_INTSTATUS_ENABLEREG_ENABLE_SLVIF_COMMONREG_ADDRPARITY_ERR_INTSTAT_BITADDRESSOFFSET 6
#define NPU_DW_DMAC_DMAC_COMMONREG_INTSTATUS_ENABLEREG_ENABLE_SLVIF_COMMONREG_ADDRPARITY_ERR_INTSTAT_REGISTERSIZE 1



#define NPU_DW_DMAC_DMAC_COMMONREG_INTSTATUS_ENABLEREG_ENABLE_SLVIF_COMMONREG_WRPARITY_ERR_INTSTAT_BITADDRESSOFFSET 7
#define NPU_DW_DMAC_DMAC_COMMONREG_INTSTATUS_ENABLEREG_ENABLE_SLVIF_COMMONREG_WRPARITY_ERR_INTSTAT_REGISTERSIZE 1



#define NPU_DW_DMAC_DMAC_COMMONREG_INTSTATUS_ENABLEREG_ENABLE_SLVIF_UNDEFINEDREG_DEC_ERR_INTSTAT_BITADDRESSOFFSET 8
#define NPU_DW_DMAC_DMAC_COMMONREG_INTSTATUS_ENABLEREG_ENABLE_SLVIF_UNDEFINEDREG_DEC_ERR_INTSTAT_REGISTERSIZE 1



#define NPU_DW_DMAC_DMAC_COMMONREG_INTSTATUS_ENABLEREG_ENABLE_MXIF1_RCH0_PROT_CORRERR_INTSTAT_BITADDRESSOFFSET 9
#define NPU_DW_DMAC_DMAC_COMMONREG_INTSTATUS_ENABLEREG_ENABLE_MXIF1_RCH0_PROT_CORRERR_INTSTAT_REGISTERSIZE 1



#define NPU_DW_DMAC_DMAC_COMMONREG_INTSTATUS_ENABLEREG_ENABLE_MXIF1_RCH0_PROT_UNCORRERR_INTSTAT_BITADDRESSOFFSET 10
#define NPU_DW_DMAC_DMAC_COMMONREG_INTSTATUS_ENABLEREG_ENABLE_MXIF1_RCH0_PROT_UNCORRERR_INTSTAT_REGISTERSIZE 1



#define NPU_DW_DMAC_DMAC_COMMONREG_INTSTATUS_ENABLEREG_ENABLE_MXIF1_RCH1_PROT_CORRERR_INTSTAT_BITADDRESSOFFSET 11
#define NPU_DW_DMAC_DMAC_COMMONREG_INTSTATUS_ENABLEREG_ENABLE_MXIF1_RCH1_PROT_CORRERR_INTSTAT_REGISTERSIZE 1



#define NPU_DW_DMAC_DMAC_COMMONREG_INTSTATUS_ENABLEREG_ENABLE_MXIF1_RCH1_PROT_UNCORRERR_INTSTAT_BITADDRESSOFFSET 12
#define NPU_DW_DMAC_DMAC_COMMONREG_INTSTATUS_ENABLEREG_ENABLE_MXIF1_RCH1_PROT_UNCORRERR_INTSTAT_REGISTERSIZE 1



#define NPU_DW_DMAC_DMAC_COMMONREG_INTSTATUS_ENABLEREG_ENABLE_MXIF1_BCH_PROT_CORRERR_INTSTAT_BITADDRESSOFFSET 13
#define NPU_DW_DMAC_DMAC_COMMONREG_INTSTATUS_ENABLEREG_ENABLE_MXIF1_BCH_PROT_CORRERR_INTSTAT_REGISTERSIZE 1



#define NPU_DW_DMAC_DMAC_COMMONREG_INTSTATUS_ENABLEREG_ENABLE_MXIF1_BCH_PROT_UNCORRERR_INTSTAT_BITADDRESSOFFSET 14
#define NPU_DW_DMAC_DMAC_COMMONREG_INTSTATUS_ENABLEREG_ENABLE_MXIF1_BCH_PROT_UNCORRERR_INTSTAT_REGISTERSIZE 1



#define NPU_DW_DMAC_DMAC_COMMONREG_INTSTATUS_ENABLEREG_ENABLE_MXIF2_RCH0_PROT_CORRERR_INTSTAT_BITADDRESSOFFSET 15
#define NPU_DW_DMAC_DMAC_COMMONREG_INTSTATUS_ENABLEREG_ENABLE_MXIF2_RCH0_PROT_CORRERR_INTSTAT_REGISTERSIZE 1



#define NPU_DW_DMAC_DMAC_COMMONREG_INTSTATUS_ENABLEREG_ENABLE_MXIF2_RCH0_PROT_UNCORRERR_INTSTAT_BITADDRESSOFFSET 16
#define NPU_DW_DMAC_DMAC_COMMONREG_INTSTATUS_ENABLEREG_ENABLE_MXIF2_RCH0_PROT_UNCORRERR_INTSTAT_REGISTERSIZE 1



#define NPU_DW_DMAC_DMAC_COMMONREG_INTSTATUS_ENABLEREG_ENABLE_MXIF2_RCH1_PROT_CORRERR_INTSTAT_BITADDRESSOFFSET 17
#define NPU_DW_DMAC_DMAC_COMMONREG_INTSTATUS_ENABLEREG_ENABLE_MXIF2_RCH1_PROT_CORRERR_INTSTAT_REGISTERSIZE 1



#define NPU_DW_DMAC_DMAC_COMMONREG_INTSTATUS_ENABLEREG_ENABLE_MXIF2_RCH1_PROT_UNCORRERR_INTSTAT_BITADDRESSOFFSET 18
#define NPU_DW_DMAC_DMAC_COMMONREG_INTSTATUS_ENABLEREG_ENABLE_MXIF2_RCH1_PROT_UNCORRERR_INTSTAT_REGISTERSIZE 1



#define NPU_DW_DMAC_DMAC_COMMONREG_INTSTATUS_ENABLEREG_ENABLE_MXIF2_BCH_PROT_CORRERR_INTSTAT_BITADDRESSOFFSET 19
#define NPU_DW_DMAC_DMAC_COMMONREG_INTSTATUS_ENABLEREG_ENABLE_MXIF2_BCH_PROT_CORRERR_INTSTAT_REGISTERSIZE 1



#define NPU_DW_DMAC_DMAC_COMMONREG_INTSTATUS_ENABLEREG_ENABLE_MXIF2_BCH_PROT_UNCORRERR_INTSTAT_BITADDRESSOFFSET 20
#define NPU_DW_DMAC_DMAC_COMMONREG_INTSTATUS_ENABLEREG_ENABLE_MXIF2_BCH_PROT_UNCORRERR_INTSTAT_REGISTERSIZE 1



#define NPU_DW_DMAC_DMAC_COMMONREG_INTSTATUS_ENABLEREG_ENABLE_MXIF1_ARCH_PROT_ARREADY_PARERR_INTSTAT_BITADDRESSOFFSET 21
#define NPU_DW_DMAC_DMAC_COMMONREG_INTSTATUS_ENABLEREG_ENABLE_MXIF1_ARCH_PROT_ARREADY_PARERR_INTSTAT_REGISTERSIZE 1



#define NPU_DW_DMAC_DMAC_COMMONREG_INTSTATUS_ENABLEREG_ENABLE_MXIF1_AWCH_PROT_AWREADY_PARERR_INTSTAT_BITADDRESSOFFSET 22
#define NPU_DW_DMAC_DMAC_COMMONREG_INTSTATUS_ENABLEREG_ENABLE_MXIF1_AWCH_PROT_AWREADY_PARERR_INTSTAT_REGISTERSIZE 1



#define NPU_DW_DMAC_DMAC_COMMONREG_INTSTATUS_ENABLEREG_ENABLE_MXIF1_WCH_PROT_WREADY_PARERR_INTSTAT_BITADDRESSOFFSET 23
#define NPU_DW_DMAC_DMAC_COMMONREG_INTSTATUS_ENABLEREG_ENABLE_MXIF1_WCH_PROT_WREADY_PARERR_INTSTAT_REGISTERSIZE 1



#define NPU_DW_DMAC_DMAC_COMMONREG_INTSTATUS_ENABLEREG_ENABLE_MXIF1_RCH_PROT_RVALID_PARERR_INTSTAT_BITADDRESSOFFSET 24
#define NPU_DW_DMAC_DMAC_COMMONREG_INTSTATUS_ENABLEREG_ENABLE_MXIF1_RCH_PROT_RVALID_PARERR_INTSTAT_REGISTERSIZE 1



#define NPU_DW_DMAC_DMAC_COMMONREG_INTSTATUS_ENABLEREG_ENABLE_MXIF1_BCH_PROT_BVALID_PARERR_INTSTAT_BITADDRESSOFFSET 25
#define NPU_DW_DMAC_DMAC_COMMONREG_INTSTATUS_ENABLEREG_ENABLE_MXIF1_BCH_PROT_BVALID_PARERR_INTSTAT_REGISTERSIZE 1



#define NPU_DW_DMAC_DMAC_COMMONREG_INTSTATUS_ENABLEREG_ENABLE_MXIF2_ARCH_PROT_ARREADY_PARERR_INTSTAT_BITADDRESSOFFSET 26
#define NPU_DW_DMAC_DMAC_COMMONREG_INTSTATUS_ENABLEREG_ENABLE_MXIF2_ARCH_PROT_ARREADY_PARERR_INTSTAT_REGISTERSIZE 1



#define NPU_DW_DMAC_DMAC_COMMONREG_INTSTATUS_ENABLEREG_ENABLE_MXIF2_AWCH_PROT_AWREADY_PARERR_INTSTAT_BITADDRESSOFFSET 27
#define NPU_DW_DMAC_DMAC_COMMONREG_INTSTATUS_ENABLEREG_ENABLE_MXIF2_AWCH_PROT_AWREADY_PARERR_INTSTAT_REGISTERSIZE 1



#define NPU_DW_DMAC_DMAC_COMMONREG_INTSTATUS_ENABLEREG_ENABLE_MXIF2_WCH_PROT_WREADY_PARERR_INTSTAT_BITADDRESSOFFSET 28
#define NPU_DW_DMAC_DMAC_COMMONREG_INTSTATUS_ENABLEREG_ENABLE_MXIF2_WCH_PROT_WREADY_PARERR_INTSTAT_REGISTERSIZE 1



#define NPU_DW_DMAC_DMAC_COMMONREG_INTSTATUS_ENABLEREG_ENABLE_MXIF2_RCH_PROT_RVALID_PARERR_INTSTAT_BITADDRESSOFFSET 29
#define NPU_DW_DMAC_DMAC_COMMONREG_INTSTATUS_ENABLEREG_ENABLE_MXIF2_RCH_PROT_RVALID_PARERR_INTSTAT_REGISTERSIZE 1



#define NPU_DW_DMAC_DMAC_COMMONREG_INTSTATUS_ENABLEREG_ENABLE_MXIF2_BCH_PROT_BVALID_PARERR_INTSTAT_BITADDRESSOFFSET 30
#define NPU_DW_DMAC_DMAC_COMMONREG_INTSTATUS_ENABLEREG_ENABLE_MXIF2_BCH_PROT_BVALID_PARERR_INTSTAT_REGISTERSIZE 1



#define NPU_DW_DMAC_DMAC_COMMONREG_INTSTATUS_ENABLEREG_RSVD_DMAC_COMMONREG_INTSTATUS_ENABLEREG_63TO31_BITADDRESSOFFSET 31
#define NPU_DW_DMAC_DMAC_COMMONREG_INTSTATUS_ENABLEREG_RSVD_DMAC_COMMONREG_INTSTATUS_ENABLEREG_63TO31_REGISTERSIZE 33





#define NPU_DW_DMAC_DMAC_COMMONREG_INTSIGNAL_ENABLEREG (NPU_DW_DMAC_COMMON_REGISTERS_ADDRESS_BLOCK_BASEADDRESS + 0X48)
#define NPU_DW_DMAC_DMAC_COMMONREG_INTSIGNAL_ENABLEREG_REGISTERSIZE 64
#define NPU_DW_DMAC_DMAC_COMMONREG_INTSIGNAL_ENABLEREG_REGISTERRESETVALUE 0XFFFFFFFFFFFFFFFF
#define NPU_DW_DMAC_DMAC_COMMONREG_INTSIGNAL_ENABLEREG_REGISTERRESETMASK 0XFFFFFFFFFFFFFFFF





#define NPU_DW_DMAC_DMAC_COMMONREG_INTSIGNAL_ENABLEREG_ENABLE_SLVIF_COMMONREG_DEC_ERR_INTSIGNAL_BITADDRESSOFFSET 0
#define NPU_DW_DMAC_DMAC_COMMONREG_INTSIGNAL_ENABLEREG_ENABLE_SLVIF_COMMONREG_DEC_ERR_INTSIGNAL_REGISTERSIZE 1



#define NPU_DW_DMAC_DMAC_COMMONREG_INTSIGNAL_ENABLEREG_ENABLE_SLVIF_COMMONREG_WR2RO_ERR_INTSIGNAL_BITADDRESSOFFSET 1
#define NPU_DW_DMAC_DMAC_COMMONREG_INTSIGNAL_ENABLEREG_ENABLE_SLVIF_COMMONREG_WR2RO_ERR_INTSIGNAL_REGISTERSIZE 1



#define NPU_DW_DMAC_DMAC_COMMONREG_INTSIGNAL_ENABLEREG_ENABLE_SLVIF_COMMONREG_RD2WO_ERR_INTSIGNAL_BITADDRESSOFFSET 2
#define NPU_DW_DMAC_DMAC_COMMONREG_INTSIGNAL_ENABLEREG_ENABLE_SLVIF_COMMONREG_RD2WO_ERR_INTSIGNAL_REGISTERSIZE 1



#define NPU_DW_DMAC_DMAC_COMMONREG_INTSIGNAL_ENABLEREG_ENABLE_SLVIF_COMMONREG_WRONHOLD_ERR_INTSIGNAL_BITADDRESSOFFSET 3
#define NPU_DW_DMAC_DMAC_COMMONREG_INTSIGNAL_ENABLEREG_ENABLE_SLVIF_COMMONREG_WRONHOLD_ERR_INTSIGNAL_REGISTERSIZE 1



#define NPU_DW_DMAC_DMAC_COMMONREG_INTSIGNAL_ENABLEREG_RSVD_DMAC_COMMONREG_INTSIGNAL_ENABLEREG_5TO4_BITADDRESSOFFSET 4
#define NPU_DW_DMAC_DMAC_COMMONREG_INTSIGNAL_ENABLEREG_RSVD_DMAC_COMMONREG_INTSIGNAL_ENABLEREG_5TO4_REGISTERSIZE 2



#define NPU_DW_DMAC_DMAC_COMMONREG_INTSIGNAL_ENABLEREG_ENABLE_SLVIF_COMMONREG_ADDRPARITY_ERR_INTSIGNAL_BITADDRESSOFFSET 6
#define NPU_DW_DMAC_DMAC_COMMONREG_INTSIGNAL_ENABLEREG_ENABLE_SLVIF_COMMONREG_ADDRPARITY_ERR_INTSIGNAL_REGISTERSIZE 1



#define NPU_DW_DMAC_DMAC_COMMONREG_INTSIGNAL_ENABLEREG_ENABLE_SLVIF_COMMONREG_WRPARITY_ERR_INTSIGNAL_BITADDRESSOFFSET 7
#define NPU_DW_DMAC_DMAC_COMMONREG_INTSIGNAL_ENABLEREG_ENABLE_SLVIF_COMMONREG_WRPARITY_ERR_INTSIGNAL_REGISTERSIZE 1



#define NPU_DW_DMAC_DMAC_COMMONREG_INTSIGNAL_ENABLEREG_ENABLE_SLVIF_UNDEFINEDREG_DEC_ERR_INTSIGNAL_BITADDRESSOFFSET 8
#define NPU_DW_DMAC_DMAC_COMMONREG_INTSIGNAL_ENABLEREG_ENABLE_SLVIF_UNDEFINEDREG_DEC_ERR_INTSIGNAL_REGISTERSIZE 1



#define NPU_DW_DMAC_DMAC_COMMONREG_INTSIGNAL_ENABLEREG_ENABLE_MXIF1_RCH0_PROT_CORRERR_INTSIGNAL_BITADDRESSOFFSET 9
#define NPU_DW_DMAC_DMAC_COMMONREG_INTSIGNAL_ENABLEREG_ENABLE_MXIF1_RCH0_PROT_CORRERR_INTSIGNAL_REGISTERSIZE 1



#define NPU_DW_DMAC_DMAC_COMMONREG_INTSIGNAL_ENABLEREG_ENABLE_MXIF1_RCH0_PROT_UNCORRERR_INTSIGNAL_BITADDRESSOFFSET 10
#define NPU_DW_DMAC_DMAC_COMMONREG_INTSIGNAL_ENABLEREG_ENABLE_MXIF1_RCH0_PROT_UNCORRERR_INTSIGNAL_REGISTERSIZE 1



#define NPU_DW_DMAC_DMAC_COMMONREG_INTSIGNAL_ENABLEREG_ENABLE_MXIF1_RCH1_PROT_CORRERR_INTSIGNAL_BITADDRESSOFFSET 11
#define NPU_DW_DMAC_DMAC_COMMONREG_INTSIGNAL_ENABLEREG_ENABLE_MXIF1_RCH1_PROT_CORRERR_INTSIGNAL_REGISTERSIZE 1



#define NPU_DW_DMAC_DMAC_COMMONREG_INTSIGNAL_ENABLEREG_ENABLE_MXIF1_RCH1_PROT_UNCORRERR_INTSIGNAL_BITADDRESSOFFSET 12
#define NPU_DW_DMAC_DMAC_COMMONREG_INTSIGNAL_ENABLEREG_ENABLE_MXIF1_RCH1_PROT_UNCORRERR_INTSIGNAL_REGISTERSIZE 1



#define NPU_DW_DMAC_DMAC_COMMONREG_INTSIGNAL_ENABLEREG_ENABLE_MXIF1_BCH_PROT_CORRERR_INTSIGNAL_BITADDRESSOFFSET 13
#define NPU_DW_DMAC_DMAC_COMMONREG_INTSIGNAL_ENABLEREG_ENABLE_MXIF1_BCH_PROT_CORRERR_INTSIGNAL_REGISTERSIZE 1



#define NPU_DW_DMAC_DMAC_COMMONREG_INTSIGNAL_ENABLEREG_ENABLE_MXIF1_BCH_PROT_UNCORRERR_INTSIGNAL_BITADDRESSOFFSET 14
#define NPU_DW_DMAC_DMAC_COMMONREG_INTSIGNAL_ENABLEREG_ENABLE_MXIF1_BCH_PROT_UNCORRERR_INTSIGNAL_REGISTERSIZE 1



#define NPU_DW_DMAC_DMAC_COMMONREG_INTSIGNAL_ENABLEREG_ENABLE_MXIF2_RCH0_PROT_CORRERR_INTSIGNAL_BITADDRESSOFFSET 15
#define NPU_DW_DMAC_DMAC_COMMONREG_INTSIGNAL_ENABLEREG_ENABLE_MXIF2_RCH0_PROT_CORRERR_INTSIGNAL_REGISTERSIZE 1



#define NPU_DW_DMAC_DMAC_COMMONREG_INTSIGNAL_ENABLEREG_ENABLE_MXIF2_RCH0_PROT_UNCORRERR_INTSIGNAL_BITADDRESSOFFSET 16
#define NPU_DW_DMAC_DMAC_COMMONREG_INTSIGNAL_ENABLEREG_ENABLE_MXIF2_RCH0_PROT_UNCORRERR_INTSIGNAL_REGISTERSIZE 1



#define NPU_DW_DMAC_DMAC_COMMONREG_INTSIGNAL_ENABLEREG_ENABLE_MXIF2_RCH1_PROT_CORRERR_INTSIGNAL_BITADDRESSOFFSET 17
#define NPU_DW_DMAC_DMAC_COMMONREG_INTSIGNAL_ENABLEREG_ENABLE_MXIF2_RCH1_PROT_CORRERR_INTSIGNAL_REGISTERSIZE 1



#define NPU_DW_DMAC_DMAC_COMMONREG_INTSIGNAL_ENABLEREG_ENABLE_MXIF2_RCH1_PROT_UNCORRERR_INTSIGNAL_BITADDRESSOFFSET 18
#define NPU_DW_DMAC_DMAC_COMMONREG_INTSIGNAL_ENABLEREG_ENABLE_MXIF2_RCH1_PROT_UNCORRERR_INTSIGNAL_REGISTERSIZE 1



#define NPU_DW_DMAC_DMAC_COMMONREG_INTSIGNAL_ENABLEREG_ENABLE_MXIF2_BCH_PROT_CORRERR_INTSIGNAL_BITADDRESSOFFSET 19
#define NPU_DW_DMAC_DMAC_COMMONREG_INTSIGNAL_ENABLEREG_ENABLE_MXIF2_BCH_PROT_CORRERR_INTSIGNAL_REGISTERSIZE 1



#define NPU_DW_DMAC_DMAC_COMMONREG_INTSIGNAL_ENABLEREG_ENABLE_MXIF2_BCH_PROT_UNCORRERR_INTSIGNAL_BITADDRESSOFFSET 20
#define NPU_DW_DMAC_DMAC_COMMONREG_INTSIGNAL_ENABLEREG_ENABLE_MXIF2_BCH_PROT_UNCORRERR_INTSIGNAL_REGISTERSIZE 1



#define NPU_DW_DMAC_DMAC_COMMONREG_INTSIGNAL_ENABLEREG_ENABLE_MXIF1_ARCH_PROT_ARREADY_PARERR_INTSIGNAL_BITADDRESSOFFSET 21
#define NPU_DW_DMAC_DMAC_COMMONREG_INTSIGNAL_ENABLEREG_ENABLE_MXIF1_ARCH_PROT_ARREADY_PARERR_INTSIGNAL_REGISTERSIZE 1



#define NPU_DW_DMAC_DMAC_COMMONREG_INTSIGNAL_ENABLEREG_ENABLE_MXIF1_AWCH_PROT_AWREADY_PARERR_INTSIGNAL_BITADDRESSOFFSET 22
#define NPU_DW_DMAC_DMAC_COMMONREG_INTSIGNAL_ENABLEREG_ENABLE_MXIF1_AWCH_PROT_AWREADY_PARERR_INTSIGNAL_REGISTERSIZE 1



#define NPU_DW_DMAC_DMAC_COMMONREG_INTSIGNAL_ENABLEREG_ENABLE_MXIF1_WCH_PROT_WREADY_PARERR_INTSIGNAL_BITADDRESSOFFSET 23
#define NPU_DW_DMAC_DMAC_COMMONREG_INTSIGNAL_ENABLEREG_ENABLE_MXIF1_WCH_PROT_WREADY_PARERR_INTSIGNAL_REGISTERSIZE 1



#define NPU_DW_DMAC_DMAC_COMMONREG_INTSIGNAL_ENABLEREG_ENABLE_MXIF1_RCH_PROT_RVALID_PARERR_INTSIGNAL_BITADDRESSOFFSET 24
#define NPU_DW_DMAC_DMAC_COMMONREG_INTSIGNAL_ENABLEREG_ENABLE_MXIF1_RCH_PROT_RVALID_PARERR_INTSIGNAL_REGISTERSIZE 1



#define NPU_DW_DMAC_DMAC_COMMONREG_INTSIGNAL_ENABLEREG_ENABLE_MXIF1_BCH_PROT_BVALID_PARERR_INTSIGNAL_BITADDRESSOFFSET 25
#define NPU_DW_DMAC_DMAC_COMMONREG_INTSIGNAL_ENABLEREG_ENABLE_MXIF1_BCH_PROT_BVALID_PARERR_INTSIGNAL_REGISTERSIZE 1



#define NPU_DW_DMAC_DMAC_COMMONREG_INTSIGNAL_ENABLEREG_ENABLE_MXIF2_ARCH_PROT_ARREADY_PARERR_INTSIGNAL_BITADDRESSOFFSET 26
#define NPU_DW_DMAC_DMAC_COMMONREG_INTSIGNAL_ENABLEREG_ENABLE_MXIF2_ARCH_PROT_ARREADY_PARERR_INTSIGNAL_REGISTERSIZE 1



#define NPU_DW_DMAC_DMAC_COMMONREG_INTSIGNAL_ENABLEREG_ENABLE_MXIF2_AWCH_PROT_AWREADY_PARERR_INTSIGNAL_BITADDRESSOFFSET 27
#define NPU_DW_DMAC_DMAC_COMMONREG_INTSIGNAL_ENABLEREG_ENABLE_MXIF2_AWCH_PROT_AWREADY_PARERR_INTSIGNAL_REGISTERSIZE 1



#define NPU_DW_DMAC_DMAC_COMMONREG_INTSIGNAL_ENABLEREG_ENABLE_MXIF2_WCH_PROT_WREADY_PARERR_INTSIGNAL_BITADDRESSOFFSET 28
#define NPU_DW_DMAC_DMAC_COMMONREG_INTSIGNAL_ENABLEREG_ENABLE_MXIF2_WCH_PROT_WREADY_PARERR_INTSIGNAL_REGISTERSIZE 1



#define NPU_DW_DMAC_DMAC_COMMONREG_INTSIGNAL_ENABLEREG_ENABLE_MXIF2_RCH_PROT_RVALID_PARERR_INTSIGNAL_BITADDRESSOFFSET 29
#define NPU_DW_DMAC_DMAC_COMMONREG_INTSIGNAL_ENABLEREG_ENABLE_MXIF2_RCH_PROT_RVALID_PARERR_INTSIGNAL_REGISTERSIZE 1



#define NPU_DW_DMAC_DMAC_COMMONREG_INTSIGNAL_ENABLEREG_ENABLE_MXIF2_BCH_PROT_BVALID_PARERR_INTSIGNAL_BITADDRESSOFFSET 30
#define NPU_DW_DMAC_DMAC_COMMONREG_INTSIGNAL_ENABLEREG_ENABLE_MXIF2_BCH_PROT_BVALID_PARERR_INTSIGNAL_REGISTERSIZE 1



#define NPU_DW_DMAC_DMAC_COMMONREG_INTSIGNAL_ENABLEREG_RSVD_DMAC_COMMONREG_INTSIGNAL_ENABLEREG_63TO31_BITADDRESSOFFSET 31
#define NPU_DW_DMAC_DMAC_COMMONREG_INTSIGNAL_ENABLEREG_RSVD_DMAC_COMMONREG_INTSIGNAL_ENABLEREG_63TO31_REGISTERSIZE 33





#define NPU_DW_DMAC_DMAC_COMMONREG_INTSTATUSREG (NPU_DW_DMAC_COMMON_REGISTERS_ADDRESS_BLOCK_BASEADDRESS + 0X50)
#define NPU_DW_DMAC_DMAC_COMMONREG_INTSTATUSREG_REGISTERSIZE 64
#define NPU_DW_DMAC_DMAC_COMMONREG_INTSTATUSREG_REGISTERRESETVALUE 0X0
#define NPU_DW_DMAC_DMAC_COMMONREG_INTSTATUSREG_REGISTERRESETMASK 0XFFFFFFFFFFFFFFFF





#define NPU_DW_DMAC_DMAC_COMMONREG_INTSTATUSREG_SLVIF_COMMONREG_DEC_ERR_INTSTAT_BITADDRESSOFFSET 0
#define NPU_DW_DMAC_DMAC_COMMONREG_INTSTATUSREG_SLVIF_COMMONREG_DEC_ERR_INTSTAT_REGISTERSIZE 1



#define NPU_DW_DMAC_DMAC_COMMONREG_INTSTATUSREG_SLVIF_COMMONREG_WR2RO_ERR_INTSTAT_BITADDRESSOFFSET 1
#define NPU_DW_DMAC_DMAC_COMMONREG_INTSTATUSREG_SLVIF_COMMONREG_WR2RO_ERR_INTSTAT_REGISTERSIZE 1



#define NPU_DW_DMAC_DMAC_COMMONREG_INTSTATUSREG_SLVIF_COMMONREG_RD2WO_ERR_INTSTAT_BITADDRESSOFFSET 2
#define NPU_DW_DMAC_DMAC_COMMONREG_INTSTATUSREG_SLVIF_COMMONREG_RD2WO_ERR_INTSTAT_REGISTERSIZE 1



#define NPU_DW_DMAC_DMAC_COMMONREG_INTSTATUSREG_SLVIF_COMMONREG_WRONHOLD_ERR_INTSTAT_BITADDRESSOFFSET 3
#define NPU_DW_DMAC_DMAC_COMMONREG_INTSTATUSREG_SLVIF_COMMONREG_WRONHOLD_ERR_INTSTAT_REGISTERSIZE 1



#define NPU_DW_DMAC_DMAC_COMMONREG_INTSTATUSREG_RSVD_DMAC_COMMONREG_INTSTATUSREG_5TO4_BITADDRESSOFFSET 4
#define NPU_DW_DMAC_DMAC_COMMONREG_INTSTATUSREG_RSVD_DMAC_COMMONREG_INTSTATUSREG_5TO4_REGISTERSIZE 2



#define NPU_DW_DMAC_DMAC_COMMONREG_INTSTATUSREG_SLVIF_COMMONREG_ADDRPARITY_ERR_INTSTAT_BITADDRESSOFFSET 6
#define NPU_DW_DMAC_DMAC_COMMONREG_INTSTATUSREG_SLVIF_COMMONREG_ADDRPARITY_ERR_INTSTAT_REGISTERSIZE 1



#define NPU_DW_DMAC_DMAC_COMMONREG_INTSTATUSREG_SLVIF_COMMONREG_WRPARITY_ERR_INTSTAT_BITADDRESSOFFSET 7
#define NPU_DW_DMAC_DMAC_COMMONREG_INTSTATUSREG_SLVIF_COMMONREG_WRPARITY_ERR_INTSTAT_REGISTERSIZE 1



#define NPU_DW_DMAC_DMAC_COMMONREG_INTSTATUSREG_SLVIF_UNDEFINEDREG_DEC_ERR_INTSTAT_BITADDRESSOFFSET 8
#define NPU_DW_DMAC_DMAC_COMMONREG_INTSTATUSREG_SLVIF_UNDEFINEDREG_DEC_ERR_INTSTAT_REGISTERSIZE 1



#define NPU_DW_DMAC_DMAC_COMMONREG_INTSTATUSREG_MXIF1_RCH0_PROT_CORRERR_INTSTAT_BITADDRESSOFFSET 9
#define NPU_DW_DMAC_DMAC_COMMONREG_INTSTATUSREG_MXIF1_RCH0_PROT_CORRERR_INTSTAT_REGISTERSIZE 1



#define NPU_DW_DMAC_DMAC_COMMONREG_INTSTATUSREG_MXIF1_RCH0_PROT_UNCORRERR_INTSTAT_BITADDRESSOFFSET 10
#define NPU_DW_DMAC_DMAC_COMMONREG_INTSTATUSREG_MXIF1_RCH0_PROT_UNCORRERR_INTSTAT_REGISTERSIZE 1



#define NPU_DW_DMAC_DMAC_COMMONREG_INTSTATUSREG_MXIF1_RCH1_PROT_CORRERR_INTSTAT_BITADDRESSOFFSET 11
#define NPU_DW_DMAC_DMAC_COMMONREG_INTSTATUSREG_MXIF1_RCH1_PROT_CORRERR_INTSTAT_REGISTERSIZE 1



#define NPU_DW_DMAC_DMAC_COMMONREG_INTSTATUSREG_MXIF1_RCH1_PROT_UNCORRERR_INTSTAT_BITADDRESSOFFSET 12
#define NPU_DW_DMAC_DMAC_COMMONREG_INTSTATUSREG_MXIF1_RCH1_PROT_UNCORRERR_INTSTAT_REGISTERSIZE 1



#define NPU_DW_DMAC_DMAC_COMMONREG_INTSTATUSREG_MXIF1_BCH_PROT_CORRERR_INTSTAT_BITADDRESSOFFSET 13
#define NPU_DW_DMAC_DMAC_COMMONREG_INTSTATUSREG_MXIF1_BCH_PROT_CORRERR_INTSTAT_REGISTERSIZE 1



#define NPU_DW_DMAC_DMAC_COMMONREG_INTSTATUSREG_MXIF1_BCH_PROT_UNCORRERR_INTSTAT_BITADDRESSOFFSET 14
#define NPU_DW_DMAC_DMAC_COMMONREG_INTSTATUSREG_MXIF1_BCH_PROT_UNCORRERR_INTSTAT_REGISTERSIZE 1



#define NPU_DW_DMAC_DMAC_COMMONREG_INTSTATUSREG_MXIF2_RCH0_PROT_CORRERR_INTSTAT_BITADDRESSOFFSET 15
#define NPU_DW_DMAC_DMAC_COMMONREG_INTSTATUSREG_MXIF2_RCH0_PROT_CORRERR_INTSTAT_REGISTERSIZE 1



#define NPU_DW_DMAC_DMAC_COMMONREG_INTSTATUSREG_MXIF2_RCH0_PROT_UNCORRERR_INTSTAT_BITADDRESSOFFSET 16
#define NPU_DW_DMAC_DMAC_COMMONREG_INTSTATUSREG_MXIF2_RCH0_PROT_UNCORRERR_INTSTAT_REGISTERSIZE 1



#define NPU_DW_DMAC_DMAC_COMMONREG_INTSTATUSREG_MXIF2_RCH1_PROT_CORRERR_INTSTAT_BITADDRESSOFFSET 17
#define NPU_DW_DMAC_DMAC_COMMONREG_INTSTATUSREG_MXIF2_RCH1_PROT_CORRERR_INTSTAT_REGISTERSIZE 1



#define NPU_DW_DMAC_DMAC_COMMONREG_INTSTATUSREG_MXIF2_RCH1_PROT_UNCORRERR_INTSTAT_BITADDRESSOFFSET 18
#define NPU_DW_DMAC_DMAC_COMMONREG_INTSTATUSREG_MXIF2_RCH1_PROT_UNCORRERR_INTSTAT_REGISTERSIZE 1



#define NPU_DW_DMAC_DMAC_COMMONREG_INTSTATUSREG_MXIF2_BCH_PROT_CORRERR_INTSTAT_BITADDRESSOFFSET 19
#define NPU_DW_DMAC_DMAC_COMMONREG_INTSTATUSREG_MXIF2_BCH_PROT_CORRERR_INTSTAT_REGISTERSIZE 1



#define NPU_DW_DMAC_DMAC_COMMONREG_INTSTATUSREG_MXIF2_BCH_PROT_UNCORRERR_INTSTAT_BITADDRESSOFFSET 20
#define NPU_DW_DMAC_DMAC_COMMONREG_INTSTATUSREG_MXIF2_BCH_PROT_UNCORRERR_INTSTAT_REGISTERSIZE 1



#define NPU_DW_DMAC_DMAC_COMMONREG_INTSTATUSREG_MXIF1_ARCH_PROT_ARREADY_PARERR_INTSTAT_BITADDRESSOFFSET 21
#define NPU_DW_DMAC_DMAC_COMMONREG_INTSTATUSREG_MXIF1_ARCH_PROT_ARREADY_PARERR_INTSTAT_REGISTERSIZE 1



#define NPU_DW_DMAC_DMAC_COMMONREG_INTSTATUSREG_MXIF1_AWCH_PROT_AWREADY_PARERR_INTSTAT_BITADDRESSOFFSET 22
#define NPU_DW_DMAC_DMAC_COMMONREG_INTSTATUSREG_MXIF1_AWCH_PROT_AWREADY_PARERR_INTSTAT_REGISTERSIZE 1



#define NPU_DW_DMAC_DMAC_COMMONREG_INTSTATUSREG_MXIF1_WCH_PROT_WREADY_PARERR_INTSTAT_BITADDRESSOFFSET 23
#define NPU_DW_DMAC_DMAC_COMMONREG_INTSTATUSREG_MXIF1_WCH_PROT_WREADY_PARERR_INTSTAT_REGISTERSIZE 1



#define NPU_DW_DMAC_DMAC_COMMONREG_INTSTATUSREG_MXIF1_RCH_PROT_RVALID_PARERR_INTSTAT_BITADDRESSOFFSET 24
#define NPU_DW_DMAC_DMAC_COMMONREG_INTSTATUSREG_MXIF1_RCH_PROT_RVALID_PARERR_INTSTAT_REGISTERSIZE 1



#define NPU_DW_DMAC_DMAC_COMMONREG_INTSTATUSREG_MXIF1_BCH_PROT_BVALID_PARERR_INTSTAT_BITADDRESSOFFSET 25
#define NPU_DW_DMAC_DMAC_COMMONREG_INTSTATUSREG_MXIF1_BCH_PROT_BVALID_PARERR_INTSTAT_REGISTERSIZE 1



#define NPU_DW_DMAC_DMAC_COMMONREG_INTSTATUSREG_MXIF2_ARCH_PROT_ARREADY_PARERR_INTSTAT_BITADDRESSOFFSET 26
#define NPU_DW_DMAC_DMAC_COMMONREG_INTSTATUSREG_MXIF2_ARCH_PROT_ARREADY_PARERR_INTSTAT_REGISTERSIZE 1



#define NPU_DW_DMAC_DMAC_COMMONREG_INTSTATUSREG_MXIF2_AWCH_PROT_AWREADY_PARERR_INTSTAT_BITADDRESSOFFSET 27
#define NPU_DW_DMAC_DMAC_COMMONREG_INTSTATUSREG_MXIF2_AWCH_PROT_AWREADY_PARERR_INTSTAT_REGISTERSIZE 1



#define NPU_DW_DMAC_DMAC_COMMONREG_INTSTATUSREG_MXIF2_WCH_PROT_WREADY_PARERR_INTSTAT_BITADDRESSOFFSET 28
#define NPU_DW_DMAC_DMAC_COMMONREG_INTSTATUSREG_MXIF2_WCH_PROT_WREADY_PARERR_INTSTAT_REGISTERSIZE 1



#define NPU_DW_DMAC_DMAC_COMMONREG_INTSTATUSREG_MXIF2_RCH_PROT_RVALID_PARERR_INTSTAT_BITADDRESSOFFSET 29
#define NPU_DW_DMAC_DMAC_COMMONREG_INTSTATUSREG_MXIF2_RCH_PROT_RVALID_PARERR_INTSTAT_REGISTERSIZE 1



#define NPU_DW_DMAC_DMAC_COMMONREG_INTSTATUSREG_MXIF2_BCH_PROT_BVALID_PARERR_INTSTAT_BITADDRESSOFFSET 30
#define NPU_DW_DMAC_DMAC_COMMONREG_INTSTATUSREG_MXIF2_BCH_PROT_BVALID_PARERR_INTSTAT_REGISTERSIZE 1



#define NPU_DW_DMAC_DMAC_COMMONREG_INTSTATUSREG_RSVD_DMAC_COMMONREG_INTSTATUSREG_63TO31_BITADDRESSOFFSET 31
#define NPU_DW_DMAC_DMAC_COMMONREG_INTSTATUSREG_RSVD_DMAC_COMMONREG_INTSTATUSREG_63TO31_REGISTERSIZE 33





#define NPU_DW_DMAC_DMAC_RESETREG (NPU_DW_DMAC_COMMON_REGISTERS_ADDRESS_BLOCK_BASEADDRESS + 0X58)
#define NPU_DW_DMAC_DMAC_RESETREG_REGISTERSIZE 64
#define NPU_DW_DMAC_DMAC_RESETREG_REGISTERRESETVALUE 0X0
#define NPU_DW_DMAC_DMAC_RESETREG_REGISTERRESETMASK 0XFFFFFFFFFFFFFFFF





#define NPU_DW_DMAC_DMAC_RESETREG_DMAC_RST_BITADDRESSOFFSET 0
#define NPU_DW_DMAC_DMAC_RESETREG_DMAC_RST_REGISTERSIZE 1



#define NPU_DW_DMAC_DMAC_RESETREG_RSVD_DMAC_RESETREG_1TO63_BITADDRESSOFFSET 1
#define NPU_DW_DMAC_DMAC_RESETREG_RSVD_DMAC_RESETREG_1TO63_REGISTERSIZE 63





#define NPU_DW_DMAC_DMAC_LOWPOWER_CFGREG (NPU_DW_DMAC_COMMON_REGISTERS_ADDRESS_BLOCK_BASEADDRESS + 0X60)
#define NPU_DW_DMAC_DMAC_LOWPOWER_CFGREG_REGISTERSIZE 64
#define NPU_DW_DMAC_DMAC_LOWPOWER_CFGREG_REGISTERRESETVALUE 0X404040000000F
#define NPU_DW_DMAC_DMAC_LOWPOWER_CFGREG_REGISTERRESETMASK 0XFFFFFFFFFFFFFFFF





#define NPU_DW_DMAC_DMAC_LOWPOWER_CFGREG_GBL_CSLP_EN_BITADDRESSOFFSET 0
#define NPU_DW_DMAC_DMAC_LOWPOWER_CFGREG_GBL_CSLP_EN_REGISTERSIZE 1



#define NPU_DW_DMAC_DMAC_LOWPOWER_CFGREG_CHNL_CSLP_EN_BITADDRESSOFFSET 1
#define NPU_DW_DMAC_DMAC_LOWPOWER_CFGREG_CHNL_CSLP_EN_REGISTERSIZE 1



#define NPU_DW_DMAC_DMAC_LOWPOWER_CFGREG_SBIU_CSLP_EN_BITADDRESSOFFSET 2
#define NPU_DW_DMAC_DMAC_LOWPOWER_CFGREG_SBIU_CSLP_EN_REGISTERSIZE 1



#define NPU_DW_DMAC_DMAC_LOWPOWER_CFGREG_MXIF_CSLP_EN_BITADDRESSOFFSET 3
#define NPU_DW_DMAC_DMAC_LOWPOWER_CFGREG_MXIF_CSLP_EN_REGISTERSIZE 1



#define NPU_DW_DMAC_DMAC_LOWPOWER_CFGREG_RSVD_DMAC_LOWPOWER_CFGREG_31TO4_BITADDRESSOFFSET 4
#define NPU_DW_DMAC_DMAC_LOWPOWER_CFGREG_RSVD_DMAC_LOWPOWER_CFGREG_31TO4_REGISTERSIZE 28



#define NPU_DW_DMAC_DMAC_LOWPOWER_CFGREG_GLCH_LPDLY_BITADDRESSOFFSET 32
#define NPU_DW_DMAC_DMAC_LOWPOWER_CFGREG_GLCH_LPDLY_REGISTERSIZE 8



#define NPU_DW_DMAC_DMAC_LOWPOWER_CFGREG_SBIU_LPDLY_BITADDRESSOFFSET 40
#define NPU_DW_DMAC_DMAC_LOWPOWER_CFGREG_SBIU_LPDLY_REGISTERSIZE 8



#define NPU_DW_DMAC_DMAC_LOWPOWER_CFGREG_MXIF_LPDLY_BITADDRESSOFFSET 48
#define NPU_DW_DMAC_DMAC_LOWPOWER_CFGREG_MXIF_LPDLY_REGISTERSIZE 8



#define NPU_DW_DMAC_DMAC_LOWPOWER_CFGREG_RSVD_DMAC_LOWPOWER_CFGREG_63TO56_BITADDRESSOFFSET 56
#define NPU_DW_DMAC_DMAC_LOWPOWER_CFGREG_RSVD_DMAC_LOWPOWER_CFGREG_63TO56_REGISTERSIZE 8



#define NPU_DW_DMAC_CHANNEL1_REGISTERS_ADDRESS_BLOCK_BASEADDRESS 0X100



#define NPU_DW_DMAC_CH1_SAR (NPU_DW_DMAC_CHANNEL1_REGISTERS_ADDRESS_BLOCK_BASEADDRESS + 0X0)
#define NPU_DW_DMAC_CH1_SAR_REGISTERSIZE 64
#define NPU_DW_DMAC_CH1_SAR_REGISTERRESETVALUE 0X0
#define NPU_DW_DMAC_CH1_SAR_REGISTERRESETMASK 0XFFFFFFFFFFFFFFFF





#define NPU_DW_DMAC_CH1_SAR_SAR_BITADDRESSOFFSET 0
#define NPU_DW_DMAC_CH1_SAR_SAR_REGISTERSIZE 64





#define NPU_DW_DMAC_CH1_DAR (NPU_DW_DMAC_CHANNEL1_REGISTERS_ADDRESS_BLOCK_BASEADDRESS + 0X8)
#define NPU_DW_DMAC_CH1_DAR_REGISTERSIZE 64
#define NPU_DW_DMAC_CH1_DAR_REGISTERRESETVALUE 0X0
#define NPU_DW_DMAC_CH1_DAR_REGISTERRESETMASK 0XFFFFFFFFFFFFFFFF





#define NPU_DW_DMAC_CH1_DAR_DAR_BITADDRESSOFFSET 0
#define NPU_DW_DMAC_CH1_DAR_DAR_REGISTERSIZE 64





#define NPU_DW_DMAC_CH1_BLOCK_TS (NPU_DW_DMAC_CHANNEL1_REGISTERS_ADDRESS_BLOCK_BASEADDRESS + 0X10)
#define NPU_DW_DMAC_CH1_BLOCK_TS_REGISTERSIZE 64
#define NPU_DW_DMAC_CH1_BLOCK_TS_REGISTERRESETVALUE 0X0
#define NPU_DW_DMAC_CH1_BLOCK_TS_REGISTERRESETMASK 0XFFFFFFFFFFFFFFFF





#define NPU_DW_DMAC_CH1_BLOCK_TS_BLOCK_TS_BITADDRESSOFFSET 0
#define NPU_DW_DMAC_CH1_BLOCK_TS_BLOCK_TS_REGISTERSIZE 22



#define NPU_DW_DMAC_CH1_BLOCK_TS_RSVD_DMAC_CHX_BLOCK_TSREG_63TO22_BITADDRESSOFFSET 22
#define NPU_DW_DMAC_CH1_BLOCK_TS_RSVD_DMAC_CHX_BLOCK_TSREG_63TO22_REGISTERSIZE 42





#define NPU_DW_DMAC_CH1_CTL (NPU_DW_DMAC_CHANNEL1_REGISTERS_ADDRESS_BLOCK_BASEADDRESS + 0X18)
#define NPU_DW_DMAC_CH1_CTL_REGISTERSIZE 64
#define NPU_DW_DMAC_CH1_CTL_REGISTERRESETVALUE 0X1200
#define NPU_DW_DMAC_CH1_CTL_REGISTERRESETMASK 0XFFFFFFFFFFFFFFFF





#define NPU_DW_DMAC_CH1_CTL_SMS_BITADDRESSOFFSET 0
#define NPU_DW_DMAC_CH1_CTL_SMS_REGISTERSIZE 1



#define NPU_DW_DMAC_CH1_CTL_RSVD_DMAC_CHX_CTL_1_BITADDRESSOFFSET 1
#define NPU_DW_DMAC_CH1_CTL_RSVD_DMAC_CHX_CTL_1_REGISTERSIZE 1



#define NPU_DW_DMAC_CH1_CTL_DMS_BITADDRESSOFFSET 2
#define NPU_DW_DMAC_CH1_CTL_DMS_REGISTERSIZE 1



#define NPU_DW_DMAC_CH1_CTL_RSVD_DMAC_CHX_CTL_3_BITADDRESSOFFSET 3
#define NPU_DW_DMAC_CH1_CTL_RSVD_DMAC_CHX_CTL_3_REGISTERSIZE 1



#define NPU_DW_DMAC_CH1_CTL_SINC_BITADDRESSOFFSET 4
#define NPU_DW_DMAC_CH1_CTL_SINC_REGISTERSIZE 1



#define NPU_DW_DMAC_CH1_CTL_RSVD_DMAC_CHX_CTL_5_BITADDRESSOFFSET 5
#define NPU_DW_DMAC_CH1_CTL_RSVD_DMAC_CHX_CTL_5_REGISTERSIZE 1



#define NPU_DW_DMAC_CH1_CTL_DINC_BITADDRESSOFFSET 6
#define NPU_DW_DMAC_CH1_CTL_DINC_REGISTERSIZE 1



#define NPU_DW_DMAC_CH1_CTL_RSVD_DMAC_CHX_CTL_7_BITADDRESSOFFSET 7
#define NPU_DW_DMAC_CH1_CTL_RSVD_DMAC_CHX_CTL_7_REGISTERSIZE 1



#define NPU_DW_DMAC_CH1_CTL_SRC_TR_WIDTH_BITADDRESSOFFSET 8
#define NPU_DW_DMAC_CH1_CTL_SRC_TR_WIDTH_REGISTERSIZE 3



#define NPU_DW_DMAC_CH1_CTL_DST_TR_WIDTH_BITADDRESSOFFSET 11
#define NPU_DW_DMAC_CH1_CTL_DST_TR_WIDTH_REGISTERSIZE 3



#define NPU_DW_DMAC_CH1_CTL_SRC_MSIZE_BITADDRESSOFFSET 14
#define NPU_DW_DMAC_CH1_CTL_SRC_MSIZE_REGISTERSIZE 4



#define NPU_DW_DMAC_CH1_CTL_DST_MSIZE_BITADDRESSOFFSET 18
#define NPU_DW_DMAC_CH1_CTL_DST_MSIZE_REGISTERSIZE 4



#define NPU_DW_DMAC_CH1_CTL_AR_CACHE_BITADDRESSOFFSET 22
#define NPU_DW_DMAC_CH1_CTL_AR_CACHE_REGISTERSIZE 4



#define NPU_DW_DMAC_CH1_CTL_AW_CACHE_BITADDRESSOFFSET 26
#define NPU_DW_DMAC_CH1_CTL_AW_CACHE_REGISTERSIZE 4



#define NPU_DW_DMAC_CH1_CTL_NONPOSTED_LASTWRITE_EN_BITADDRESSOFFSET 30
#define NPU_DW_DMAC_CH1_CTL_NONPOSTED_LASTWRITE_EN_REGISTERSIZE 1



#define NPU_DW_DMAC_CH1_CTL_RSVD_DMAC_CHX_CTL_31_BITADDRESSOFFSET 31
#define NPU_DW_DMAC_CH1_CTL_RSVD_DMAC_CHX_CTL_31_REGISTERSIZE 1



#define NPU_DW_DMAC_CH1_CTL_AR_PROT_BITADDRESSOFFSET 32
#define NPU_DW_DMAC_CH1_CTL_AR_PROT_REGISTERSIZE 3



#define NPU_DW_DMAC_CH1_CTL_AW_PROT_BITADDRESSOFFSET 35
#define NPU_DW_DMAC_CH1_CTL_AW_PROT_REGISTERSIZE 3



#define NPU_DW_DMAC_CH1_CTL_ARLEN_EN_BITADDRESSOFFSET 38
#define NPU_DW_DMAC_CH1_CTL_ARLEN_EN_REGISTERSIZE 1



#define NPU_DW_DMAC_CH1_CTL_ARLEN_BITADDRESSOFFSET 39
#define NPU_DW_DMAC_CH1_CTL_ARLEN_REGISTERSIZE 8



#define NPU_DW_DMAC_CH1_CTL_AWLEN_EN_BITADDRESSOFFSET 47
#define NPU_DW_DMAC_CH1_CTL_AWLEN_EN_REGISTERSIZE 1



#define NPU_DW_DMAC_CH1_CTL_AWLEN_BITADDRESSOFFSET 48
#define NPU_DW_DMAC_CH1_CTL_AWLEN_REGISTERSIZE 8



#define NPU_DW_DMAC_CH1_CTL_SRC_STAT_EN_BITADDRESSOFFSET 56
#define NPU_DW_DMAC_CH1_CTL_SRC_STAT_EN_REGISTERSIZE 1



#define NPU_DW_DMAC_CH1_CTL_DST_STAT_EN_BITADDRESSOFFSET 57
#define NPU_DW_DMAC_CH1_CTL_DST_STAT_EN_REGISTERSIZE 1



#define NPU_DW_DMAC_CH1_CTL_IOC_BLKTFR_BITADDRESSOFFSET 58
#define NPU_DW_DMAC_CH1_CTL_IOC_BLKTFR_REGISTERSIZE 1



#define NPU_DW_DMAC_CH1_CTL_RSVD_DMAC_CHX_CTL_59TO61_BITADDRESSOFFSET 59
#define NPU_DW_DMAC_CH1_CTL_RSVD_DMAC_CHX_CTL_59TO61_REGISTERSIZE 3



#define NPU_DW_DMAC_CH1_CTL_SHADOWREG_OR_LLI_LAST_BITADDRESSOFFSET 62
#define NPU_DW_DMAC_CH1_CTL_SHADOWREG_OR_LLI_LAST_REGISTERSIZE 1



#define NPU_DW_DMAC_CH1_CTL_SHADOWREG_OR_LLI_VALID_BITADDRESSOFFSET 63
#define NPU_DW_DMAC_CH1_CTL_SHADOWREG_OR_LLI_VALID_REGISTERSIZE 1





#define NPU_DW_DMAC_CH1_CFG (NPU_DW_DMAC_CHANNEL1_REGISTERS_ADDRESS_BLOCK_BASEADDRESS + 0X20)
#define NPU_DW_DMAC_CH1_CFG_REGISTERSIZE 64
#define NPU_DW_DMAC_CH1_CFG_REGISTERRESETVALUE 0X6001B00000000
#define NPU_DW_DMAC_CH1_CFG_REGISTERRESETMASK 0XFFFFFFFFFFFFFFFF





#define NPU_DW_DMAC_CH1_CFG_SRC_MULTBLK_TYPE_BITADDRESSOFFSET 0
#define NPU_DW_DMAC_CH1_CFG_SRC_MULTBLK_TYPE_REGISTERSIZE 2



#define NPU_DW_DMAC_CH1_CFG_DST_MULTBLK_TYPE_BITADDRESSOFFSET 2
#define NPU_DW_DMAC_CH1_CFG_DST_MULTBLK_TYPE_REGISTERSIZE 2



#define NPU_DW_DMAC_CH1_CFG_RSVD_DMAC_CHX_CFG_4TO17_BITADDRESSOFFSET 4
#define NPU_DW_DMAC_CH1_CFG_RSVD_DMAC_CHX_CFG_4TO17_REGISTERSIZE 14



#define NPU_DW_DMAC_CH1_CFG_RD_UID_BITADDRESSOFFSET 18
#define NPU_DW_DMAC_CH1_CFG_RD_UID_REGISTERSIZE 4



#define NPU_DW_DMAC_CH1_CFG_RSVD_DMAC_CHX_CFG_22TO24_BITADDRESSOFFSET 22
#define NPU_DW_DMAC_CH1_CFG_RSVD_DMAC_CHX_CFG_22TO24_REGISTERSIZE 3



#define NPU_DW_DMAC_CH1_CFG_WR_UID_BITADDRESSOFFSET 25
#define NPU_DW_DMAC_CH1_CFG_WR_UID_REGISTERSIZE 4



#define NPU_DW_DMAC_CH1_CFG_RSVD_DMAC_CHX_CFG_29TO31_BITADDRESSOFFSET 29
#define NPU_DW_DMAC_CH1_CFG_RSVD_DMAC_CHX_CFG_29TO31_REGISTERSIZE 3



#define NPU_DW_DMAC_CH1_CFG_TT_FC_BITADDRESSOFFSET 32
#define NPU_DW_DMAC_CH1_CFG_TT_FC_REGISTERSIZE 3



#define NPU_DW_DMAC_CH1_CFG_HS_SEL_SRC_BITADDRESSOFFSET 35
#define NPU_DW_DMAC_CH1_CFG_HS_SEL_SRC_REGISTERSIZE 1



#define NPU_DW_DMAC_CH1_CFG_HS_SEL_DST_BITADDRESSOFFSET 36
#define NPU_DW_DMAC_CH1_CFG_HS_SEL_DST_REGISTERSIZE 1



#define NPU_DW_DMAC_CH1_CFG_SRC_HWHS_POL_BITADDRESSOFFSET 37
#define NPU_DW_DMAC_CH1_CFG_SRC_HWHS_POL_REGISTERSIZE 1



#define NPU_DW_DMAC_CH1_CFG_DST_HWHS_POL_BITADDRESSOFFSET 38
#define NPU_DW_DMAC_CH1_CFG_DST_HWHS_POL_REGISTERSIZE 1



#define NPU_DW_DMAC_CH1_CFG_SRC_PER_BITADDRESSOFFSET 39
#define NPU_DW_DMAC_CH1_CFG_SRC_PER_REGISTERSIZE 1



#define NPU_DW_DMAC_CH1_CFG_RSVD_DMAC_CHX_CFG_42_39_BITADDRESSOFFSET 40
#define NPU_DW_DMAC_CH1_CFG_RSVD_DMAC_CHX_CFG_42_39_REGISTERSIZE 3



#define NPU_DW_DMAC_CH1_CFG_RSVD_DMAC_CHX_CFG_43_BITADDRESSOFFSET 43
#define NPU_DW_DMAC_CH1_CFG_RSVD_DMAC_CHX_CFG_43_REGISTERSIZE 1



#define NPU_DW_DMAC_CH1_CFG_DST_PER_BITADDRESSOFFSET 44
#define NPU_DW_DMAC_CH1_CFG_DST_PER_REGISTERSIZE 1



#define NPU_DW_DMAC_CH1_CFG_RSVD_DMAC_CHX_CFG_47_44_BITADDRESSOFFSET 45
#define NPU_DW_DMAC_CH1_CFG_RSVD_DMAC_CHX_CFG_47_44_REGISTERSIZE 3



#define NPU_DW_DMAC_CH1_CFG_RSVD_DMAC_CHX_CFG_48_BITADDRESSOFFSET 48
#define NPU_DW_DMAC_CH1_CFG_RSVD_DMAC_CHX_CFG_48_REGISTERSIZE 1



#define NPU_DW_DMAC_CH1_CFG_CH_PRIOR_BITADDRESSOFFSET 49
#define NPU_DW_DMAC_CH1_CFG_CH_PRIOR_REGISTERSIZE 3



#define NPU_DW_DMAC_CH1_CFG_LOCK_CH_BITADDRESSOFFSET 52
#define NPU_DW_DMAC_CH1_CFG_LOCK_CH_REGISTERSIZE 1



#define NPU_DW_DMAC_CH1_CFG_LOCK_CH_L_BITADDRESSOFFSET 53
#define NPU_DW_DMAC_CH1_CFG_LOCK_CH_L_REGISTERSIZE 2



#define NPU_DW_DMAC_CH1_CFG_SRC_OSR_LMT_BITADDRESSOFFSET 55
#define NPU_DW_DMAC_CH1_CFG_SRC_OSR_LMT_REGISTERSIZE 4



#define NPU_DW_DMAC_CH1_CFG_DST_OSR_LMT_BITADDRESSOFFSET 59
#define NPU_DW_DMAC_CH1_CFG_DST_OSR_LMT_REGISTERSIZE 4



#define NPU_DW_DMAC_CH1_CFG_RSVD_DMAC_CHX_CFG_63_BITADDRESSOFFSET 63
#define NPU_DW_DMAC_CH1_CFG_RSVD_DMAC_CHX_CFG_63_REGISTERSIZE 1





#define NPU_DW_DMAC_CH1_LLP (NPU_DW_DMAC_CHANNEL1_REGISTERS_ADDRESS_BLOCK_BASEADDRESS + 0X28)
#define NPU_DW_DMAC_CH1_LLP_REGISTERSIZE 64
#define NPU_DW_DMAC_CH1_LLP_REGISTERRESETVALUE 0X0
#define NPU_DW_DMAC_CH1_LLP_REGISTERRESETMASK 0XFFFFFFFFFFFFFFFF





#define NPU_DW_DMAC_CH1_LLP_LMS_BITADDRESSOFFSET 0
#define NPU_DW_DMAC_CH1_LLP_LMS_REGISTERSIZE 1



#define NPU_DW_DMAC_CH1_LLP_RSVD_DMAC_CHX_LLP_1TO5_BITADDRESSOFFSET 1
#define NPU_DW_DMAC_CH1_LLP_RSVD_DMAC_CHX_LLP_1TO5_REGISTERSIZE 5



#define NPU_DW_DMAC_CH1_LLP_LOC_BITADDRESSOFFSET 6
#define NPU_DW_DMAC_CH1_LLP_LOC_REGISTERSIZE 58





#define NPU_DW_DMAC_CH1_STATUSREG (NPU_DW_DMAC_CHANNEL1_REGISTERS_ADDRESS_BLOCK_BASEADDRESS + 0X30)
#define NPU_DW_DMAC_CH1_STATUSREG_REGISTERSIZE 64
#define NPU_DW_DMAC_CH1_STATUSREG_REGISTERRESETVALUE 0X0
#define NPU_DW_DMAC_CH1_STATUSREG_REGISTERRESETMASK 0XFFFFFFFFFFFFFFFF





#define NPU_DW_DMAC_CH1_STATUSREG_CMPLTD_BLK_TFR_SIZE_BITADDRESSOFFSET 0
#define NPU_DW_DMAC_CH1_STATUSREG_CMPLTD_BLK_TFR_SIZE_REGISTERSIZE 22



#define NPU_DW_DMAC_CH1_STATUSREG_RSVD_DMAC_CHX_STATUSREG_22TO31_BITADDRESSOFFSET 22
#define NPU_DW_DMAC_CH1_STATUSREG_RSVD_DMAC_CHX_STATUSREG_22TO31_REGISTERSIZE 10



#define NPU_DW_DMAC_CH1_STATUSREG_DATA_LEFT_IN_FIFO_BITADDRESSOFFSET 32
#define NPU_DW_DMAC_CH1_STATUSREG_DATA_LEFT_IN_FIFO_REGISTERSIZE 15



#define NPU_DW_DMAC_CH1_STATUSREG_RSVD_DMAC_CHX_STATUSREG_47TO63_BITADDRESSOFFSET 47
#define NPU_DW_DMAC_CH1_STATUSREG_RSVD_DMAC_CHX_STATUSREG_47TO63_REGISTERSIZE 17





#define NPU_DW_DMAC_CH1_SWHSSRCREG (NPU_DW_DMAC_CHANNEL1_REGISTERS_ADDRESS_BLOCK_BASEADDRESS + 0X38)
#define NPU_DW_DMAC_CH1_SWHSSRCREG_REGISTERSIZE 64
#define NPU_DW_DMAC_CH1_SWHSSRCREG_REGISTERRESETVALUE 0X0
#define NPU_DW_DMAC_CH1_SWHSSRCREG_REGISTERRESETMASK 0XFFFFFFFFFFFFFFFF





#define NPU_DW_DMAC_CH1_SWHSSRCREG_SWHS_REQ_SRC_BITADDRESSOFFSET 0
#define NPU_DW_DMAC_CH1_SWHSSRCREG_SWHS_REQ_SRC_REGISTERSIZE 1



#define NPU_DW_DMAC_CH1_SWHSSRCREG_SWHS_REQ_SRC_WE_BITADDRESSOFFSET 1
#define NPU_DW_DMAC_CH1_SWHSSRCREG_SWHS_REQ_SRC_WE_REGISTERSIZE 1



#define NPU_DW_DMAC_CH1_SWHSSRCREG_SWHS_SGLREQ_SRC_BITADDRESSOFFSET 2
#define NPU_DW_DMAC_CH1_SWHSSRCREG_SWHS_SGLREQ_SRC_REGISTERSIZE 1



#define NPU_DW_DMAC_CH1_SWHSSRCREG_SWHS_SGLREQ_SRC_WE_BITADDRESSOFFSET 3
#define NPU_DW_DMAC_CH1_SWHSSRCREG_SWHS_SGLREQ_SRC_WE_REGISTERSIZE 1



#define NPU_DW_DMAC_CH1_SWHSSRCREG_SWHS_LST_SRC_BITADDRESSOFFSET 4
#define NPU_DW_DMAC_CH1_SWHSSRCREG_SWHS_LST_SRC_REGISTERSIZE 1



#define NPU_DW_DMAC_CH1_SWHSSRCREG_SWHS_LST_SRC_WE_BITADDRESSOFFSET 5
#define NPU_DW_DMAC_CH1_SWHSSRCREG_SWHS_LST_SRC_WE_REGISTERSIZE 1



#define NPU_DW_DMAC_CH1_SWHSSRCREG_RSVD_DMAC_CHX_SWHSSRCREG_6TO63_BITADDRESSOFFSET 6
#define NPU_DW_DMAC_CH1_SWHSSRCREG_RSVD_DMAC_CHX_SWHSSRCREG_6TO63_REGISTERSIZE 58





#define NPU_DW_DMAC_CH1_SWHSDSTREG (NPU_DW_DMAC_CHANNEL1_REGISTERS_ADDRESS_BLOCK_BASEADDRESS + 0X40)
#define NPU_DW_DMAC_CH1_SWHSDSTREG_REGISTERSIZE 64
#define NPU_DW_DMAC_CH1_SWHSDSTREG_REGISTERRESETVALUE 0X0
#define NPU_DW_DMAC_CH1_SWHSDSTREG_REGISTERRESETMASK 0XFFFFFFFFFFFFFFFF





#define NPU_DW_DMAC_CH1_SWHSDSTREG_SWHS_REQ_DST_BITADDRESSOFFSET 0
#define NPU_DW_DMAC_CH1_SWHSDSTREG_SWHS_REQ_DST_REGISTERSIZE 1



#define NPU_DW_DMAC_CH1_SWHSDSTREG_SWHS_REQ_DST_WE_BITADDRESSOFFSET 1
#define NPU_DW_DMAC_CH1_SWHSDSTREG_SWHS_REQ_DST_WE_REGISTERSIZE 1



#define NPU_DW_DMAC_CH1_SWHSDSTREG_SWHS_SGLREQ_DST_BITADDRESSOFFSET 2
#define NPU_DW_DMAC_CH1_SWHSDSTREG_SWHS_SGLREQ_DST_REGISTERSIZE 1



#define NPU_DW_DMAC_CH1_SWHSDSTREG_SWHS_SGLREQ_DST_WE_BITADDRESSOFFSET 3
#define NPU_DW_DMAC_CH1_SWHSDSTREG_SWHS_SGLREQ_DST_WE_REGISTERSIZE 1



#define NPU_DW_DMAC_CH1_SWHSDSTREG_SWHS_LST_DST_BITADDRESSOFFSET 4
#define NPU_DW_DMAC_CH1_SWHSDSTREG_SWHS_LST_DST_REGISTERSIZE 1



#define NPU_DW_DMAC_CH1_SWHSDSTREG_SWHS_LST_DST_WE_BITADDRESSOFFSET 5
#define NPU_DW_DMAC_CH1_SWHSDSTREG_SWHS_LST_DST_WE_REGISTERSIZE 1



#define NPU_DW_DMAC_CH1_SWHSDSTREG_RSVD_DMAC_CHX_SWHSDSTREG_6TO63_BITADDRESSOFFSET 6
#define NPU_DW_DMAC_CH1_SWHSDSTREG_RSVD_DMAC_CHX_SWHSDSTREG_6TO63_REGISTERSIZE 58





#define NPU_DW_DMAC_CH1_BLK_TFR_RESUMEREQREG (NPU_DW_DMAC_CHANNEL1_REGISTERS_ADDRESS_BLOCK_BASEADDRESS + 0X48)
#define NPU_DW_DMAC_CH1_BLK_TFR_RESUMEREQREG_REGISTERSIZE 64
#define NPU_DW_DMAC_CH1_BLK_TFR_RESUMEREQREG_REGISTERRESETVALUE 0X0
#define NPU_DW_DMAC_CH1_BLK_TFR_RESUMEREQREG_REGISTERRESETMASK 0XFFFFFFFFFFFFFFFF





#define NPU_DW_DMAC_CH1_BLK_TFR_RESUMEREQREG_BLK_TFR_RESUMEREQ_BITADDRESSOFFSET 0
#define NPU_DW_DMAC_CH1_BLK_TFR_RESUMEREQREG_BLK_TFR_RESUMEREQ_REGISTERSIZE 1



#define NPU_DW_DMAC_CH1_BLK_TFR_RESUMEREQREG_RSVD_DMAC_CHX_BLK_TFR_RESUMEREQREG_1TO63_BITADDRESSOFFSET 1
#define NPU_DW_DMAC_CH1_BLK_TFR_RESUMEREQREG_RSVD_DMAC_CHX_BLK_TFR_RESUMEREQREG_1TO63_REGISTERSIZE 63





#define NPU_DW_DMAC_CH1_AXI_IDREG (NPU_DW_DMAC_CHANNEL1_REGISTERS_ADDRESS_BLOCK_BASEADDRESS + 0X50)
#define NPU_DW_DMAC_CH1_AXI_IDREG_REGISTERSIZE 64
#define NPU_DW_DMAC_CH1_AXI_IDREG_REGISTERRESETVALUE 0X0
#define NPU_DW_DMAC_CH1_AXI_IDREG_REGISTERRESETMASK 0XFFFFFFFFFFFFFFFF





#define NPU_DW_DMAC_CH1_AXI_IDREG_AXI_READ_ID_SUFFIX_BITADDRESSOFFSET 0
#define NPU_DW_DMAC_CH1_AXI_IDREG_AXI_READ_ID_SUFFIX_REGISTERSIZE 2



#define NPU_DW_DMAC_CH1_AXI_IDREG_RSVD_DMAC_CHX_AXI_IDREG_IDW_L2NCM1TO31_BITADDRESSOFFSET 2
#define NPU_DW_DMAC_CH1_AXI_IDREG_RSVD_DMAC_CHX_AXI_IDREG_IDW_L2NCM1TO31_REGISTERSIZE 14



#define NPU_DW_DMAC_CH1_AXI_IDREG_AXI_WRITE_ID_SUFFIX_BITADDRESSOFFSET 16
#define NPU_DW_DMAC_CH1_AXI_IDREG_AXI_WRITE_ID_SUFFIX_REGISTERSIZE 2



#define NPU_DW_DMAC_CH1_AXI_IDREG_RSVD_DMAC_CHX_AXI_IDREG_IDW_L2NCM32TO63_BITADDRESSOFFSET 18
#define NPU_DW_DMAC_CH1_AXI_IDREG_RSVD_DMAC_CHX_AXI_IDREG_IDW_L2NCM32TO63_REGISTERSIZE 14



#define NPU_DW_DMAC_CH1_AXI_IDREG_RSVD_DMAC_CHX_AXI_IDREG_32TO63_BITADDRESSOFFSET 32
#define NPU_DW_DMAC_CH1_AXI_IDREG_RSVD_DMAC_CHX_AXI_IDREG_32TO63_REGISTERSIZE 32





#define NPU_DW_DMAC_CH1_AXI_QOSREG (NPU_DW_DMAC_CHANNEL1_REGISTERS_ADDRESS_BLOCK_BASEADDRESS + 0X58)
#define NPU_DW_DMAC_CH1_AXI_QOSREG_REGISTERSIZE 64
#define NPU_DW_DMAC_CH1_AXI_QOSREG_REGISTERRESETVALUE 0X0
#define NPU_DW_DMAC_CH1_AXI_QOSREG_REGISTERRESETMASK 0XFFFFFFFFFFFFFFFF





#define NPU_DW_DMAC_CH1_AXI_QOSREG_AXI_AWQOS_BITADDRESSOFFSET 0
#define NPU_DW_DMAC_CH1_AXI_QOSREG_AXI_AWQOS_REGISTERSIZE 4



#define NPU_DW_DMAC_CH1_AXI_QOSREG_AXI_ARQOS_BITADDRESSOFFSET 4
#define NPU_DW_DMAC_CH1_AXI_QOSREG_AXI_ARQOS_REGISTERSIZE 4



#define NPU_DW_DMAC_CH1_AXI_QOSREG_RSVD_DMAC_CHX_AXI_QOSREG_8TO63_BITADDRESSOFFSET 8
#define NPU_DW_DMAC_CH1_AXI_QOSREG_RSVD_DMAC_CHX_AXI_QOSREG_8TO63_REGISTERSIZE 56





#define NPU_DW_DMAC_CH1_SSTAT (NPU_DW_DMAC_CHANNEL1_REGISTERS_ADDRESS_BLOCK_BASEADDRESS + 0X60)
#define NPU_DW_DMAC_CH1_SSTAT_REGISTERSIZE 64
#define NPU_DW_DMAC_CH1_SSTAT_REGISTERRESETVALUE 0X0
#define NPU_DW_DMAC_CH1_SSTAT_REGISTERRESETMASK 0XFFFFFFFFFFFFFFFF





#define NPU_DW_DMAC_CH1_SSTAT_SSTAT_BITADDRESSOFFSET 0
#define NPU_DW_DMAC_CH1_SSTAT_SSTAT_REGISTERSIZE 32



#define NPU_DW_DMAC_CH1_SSTAT_RSVD_DMAC_CHX_SSTAT_32TO63_BITADDRESSOFFSET 32
#define NPU_DW_DMAC_CH1_SSTAT_RSVD_DMAC_CHX_SSTAT_32TO63_REGISTERSIZE 32





#define NPU_DW_DMAC_CH1_DSTAT (NPU_DW_DMAC_CHANNEL1_REGISTERS_ADDRESS_BLOCK_BASEADDRESS + 0X68)
#define NPU_DW_DMAC_CH1_DSTAT_REGISTERSIZE 64
#define NPU_DW_DMAC_CH1_DSTAT_REGISTERRESETVALUE 0X0
#define NPU_DW_DMAC_CH1_DSTAT_REGISTERRESETMASK 0XFFFFFFFFFFFFFFFF





#define NPU_DW_DMAC_CH1_DSTAT_DSTAT_BITADDRESSOFFSET 0
#define NPU_DW_DMAC_CH1_DSTAT_DSTAT_REGISTERSIZE 32



#define NPU_DW_DMAC_CH1_DSTAT_RSVD_DMAC_CHX_DSTAT_32TO63_BITADDRESSOFFSET 32
#define NPU_DW_DMAC_CH1_DSTAT_RSVD_DMAC_CHX_DSTAT_32TO63_REGISTERSIZE 32





#define NPU_DW_DMAC_CH1_SSTATAR (NPU_DW_DMAC_CHANNEL1_REGISTERS_ADDRESS_BLOCK_BASEADDRESS + 0X70)
#define NPU_DW_DMAC_CH1_SSTATAR_REGISTERSIZE 64
#define NPU_DW_DMAC_CH1_SSTATAR_REGISTERRESETVALUE 0X0
#define NPU_DW_DMAC_CH1_SSTATAR_REGISTERRESETMASK 0XFFFFFFFFFFFFFFFF





#define NPU_DW_DMAC_CH1_SSTATAR_SSTATAR_BITADDRESSOFFSET 0
#define NPU_DW_DMAC_CH1_SSTATAR_SSTATAR_REGISTERSIZE 64





#define NPU_DW_DMAC_CH1_DSTATAR (NPU_DW_DMAC_CHANNEL1_REGISTERS_ADDRESS_BLOCK_BASEADDRESS + 0X78)
#define NPU_DW_DMAC_CH1_DSTATAR_REGISTERSIZE 64
#define NPU_DW_DMAC_CH1_DSTATAR_REGISTERRESETVALUE 0X0
#define NPU_DW_DMAC_CH1_DSTATAR_REGISTERRESETMASK 0XFFFFFFFFFFFFFFFF





#define NPU_DW_DMAC_CH1_DSTATAR_DSTATAR_BITADDRESSOFFSET 0
#define NPU_DW_DMAC_CH1_DSTATAR_DSTATAR_REGISTERSIZE 64





#define NPU_DW_DMAC_CH1_INTSTATUS_ENABLEREG (NPU_DW_DMAC_CHANNEL1_REGISTERS_ADDRESS_BLOCK_BASEADDRESS + 0X80)
#define NPU_DW_DMAC_CH1_INTSTATUS_ENABLEREG_REGISTERSIZE 64
#define NPU_DW_DMAC_CH1_INTSTATUS_ENABLEREG_REGISTERRESETVALUE 0XFFFFFFFFFFFFFFFF
#define NPU_DW_DMAC_CH1_INTSTATUS_ENABLEREG_REGISTERRESETMASK 0XFFFFFFFFFFFFFFFF





#define NPU_DW_DMAC_CH1_INTSTATUS_ENABLEREG_ENABLE_BLOCK_TFR_DONE_INTSTAT_BITADDRESSOFFSET 0
#define NPU_DW_DMAC_CH1_INTSTATUS_ENABLEREG_ENABLE_BLOCK_TFR_DONE_INTSTAT_REGISTERSIZE 1



#define NPU_DW_DMAC_CH1_INTSTATUS_ENABLEREG_ENABLE_DMA_TFR_DONE_INTSTAT_BITADDRESSOFFSET 1
#define NPU_DW_DMAC_CH1_INTSTATUS_ENABLEREG_ENABLE_DMA_TFR_DONE_INTSTAT_REGISTERSIZE 1



#define NPU_DW_DMAC_CH1_INTSTATUS_ENABLEREG_RSVD_DMAC_CHX_INTSTATUS_ENABLEREG_2_BITADDRESSOFFSET 2
#define NPU_DW_DMAC_CH1_INTSTATUS_ENABLEREG_RSVD_DMAC_CHX_INTSTATUS_ENABLEREG_2_REGISTERSIZE 1



#define NPU_DW_DMAC_CH1_INTSTATUS_ENABLEREG_ENABLE_SRC_TRANSCOMP_INTSTAT_BITADDRESSOFFSET 3
#define NPU_DW_DMAC_CH1_INTSTATUS_ENABLEREG_ENABLE_SRC_TRANSCOMP_INTSTAT_REGISTERSIZE 1



#define NPU_DW_DMAC_CH1_INTSTATUS_ENABLEREG_ENABLE_DST_TRANSCOMP_INTSTAT_BITADDRESSOFFSET 4
#define NPU_DW_DMAC_CH1_INTSTATUS_ENABLEREG_ENABLE_DST_TRANSCOMP_INTSTAT_REGISTERSIZE 1



#define NPU_DW_DMAC_CH1_INTSTATUS_ENABLEREG_ENABLE_SRC_DEC_ERR_INTSTAT_BITADDRESSOFFSET 5
#define NPU_DW_DMAC_CH1_INTSTATUS_ENABLEREG_ENABLE_SRC_DEC_ERR_INTSTAT_REGISTERSIZE 1



#define NPU_DW_DMAC_CH1_INTSTATUS_ENABLEREG_ENABLE_DST_DEC_ERR_INTSTAT_BITADDRESSOFFSET 6
#define NPU_DW_DMAC_CH1_INTSTATUS_ENABLEREG_ENABLE_DST_DEC_ERR_INTSTAT_REGISTERSIZE 1



#define NPU_DW_DMAC_CH1_INTSTATUS_ENABLEREG_ENABLE_SRC_SLV_ERR_INTSTAT_BITADDRESSOFFSET 7
#define NPU_DW_DMAC_CH1_INTSTATUS_ENABLEREG_ENABLE_SRC_SLV_ERR_INTSTAT_REGISTERSIZE 1



#define NPU_DW_DMAC_CH1_INTSTATUS_ENABLEREG_ENABLE_DST_SLV_ERR_INTSTAT_BITADDRESSOFFSET 8
#define NPU_DW_DMAC_CH1_INTSTATUS_ENABLEREG_ENABLE_DST_SLV_ERR_INTSTAT_REGISTERSIZE 1



#define NPU_DW_DMAC_CH1_INTSTATUS_ENABLEREG_ENABLE_LLI_RD_DEC_ERR_INTSTAT_BITADDRESSOFFSET 9
#define NPU_DW_DMAC_CH1_INTSTATUS_ENABLEREG_ENABLE_LLI_RD_DEC_ERR_INTSTAT_REGISTERSIZE 1



#define NPU_DW_DMAC_CH1_INTSTATUS_ENABLEREG_ENABLE_LLI_WR_DEC_ERR_INTSTAT_BITADDRESSOFFSET 10
#define NPU_DW_DMAC_CH1_INTSTATUS_ENABLEREG_ENABLE_LLI_WR_DEC_ERR_INTSTAT_REGISTERSIZE 1



#define NPU_DW_DMAC_CH1_INTSTATUS_ENABLEREG_ENABLE_LLI_RD_SLV_ERR_INTSTAT_BITADDRESSOFFSET 11
#define NPU_DW_DMAC_CH1_INTSTATUS_ENABLEREG_ENABLE_LLI_RD_SLV_ERR_INTSTAT_REGISTERSIZE 1



#define NPU_DW_DMAC_CH1_INTSTATUS_ENABLEREG_ENABLE_LLI_WR_SLV_ERR_INTSTAT_BITADDRESSOFFSET 12
#define NPU_DW_DMAC_CH1_INTSTATUS_ENABLEREG_ENABLE_LLI_WR_SLV_ERR_INTSTAT_REGISTERSIZE 1



#define NPU_DW_DMAC_CH1_INTSTATUS_ENABLEREG_ENABLE_SHADOWREG_OR_LLI_INVALID_ERR_INTSTAT_BITADDRESSOFFSET 13
#define NPU_DW_DMAC_CH1_INTSTATUS_ENABLEREG_ENABLE_SHADOWREG_OR_LLI_INVALID_ERR_INTSTAT_REGISTERSIZE 1



#define NPU_DW_DMAC_CH1_INTSTATUS_ENABLEREG_ENABLE_SLVIF_MULTIBLKTYPE_ERR_INTSTAT_BITADDRESSOFFSET 14
#define NPU_DW_DMAC_CH1_INTSTATUS_ENABLEREG_ENABLE_SLVIF_MULTIBLKTYPE_ERR_INTSTAT_REGISTERSIZE 1



#define NPU_DW_DMAC_CH1_INTSTATUS_ENABLEREG_RSVD_DMAC_CHX_INTSTATUS_ENABLEREG_15_BITADDRESSOFFSET 15
#define NPU_DW_DMAC_CH1_INTSTATUS_ENABLEREG_RSVD_DMAC_CHX_INTSTATUS_ENABLEREG_15_REGISTERSIZE 1



#define NPU_DW_DMAC_CH1_INTSTATUS_ENABLEREG_ENABLE_SLVIF_DEC_ERR_INTSTAT_BITADDRESSOFFSET 16
#define NPU_DW_DMAC_CH1_INTSTATUS_ENABLEREG_ENABLE_SLVIF_DEC_ERR_INTSTAT_REGISTERSIZE 1



#define NPU_DW_DMAC_CH1_INTSTATUS_ENABLEREG_ENABLE_SLVIF_WR2RO_ERR_INTSTAT_BITADDRESSOFFSET 17
#define NPU_DW_DMAC_CH1_INTSTATUS_ENABLEREG_ENABLE_SLVIF_WR2RO_ERR_INTSTAT_REGISTERSIZE 1



#define NPU_DW_DMAC_CH1_INTSTATUS_ENABLEREG_ENABLE_SLVIF_RD2RWO_ERR_INTSTAT_BITADDRESSOFFSET 18
#define NPU_DW_DMAC_CH1_INTSTATUS_ENABLEREG_ENABLE_SLVIF_RD2RWO_ERR_INTSTAT_REGISTERSIZE 1



#define NPU_DW_DMAC_CH1_INTSTATUS_ENABLEREG_ENABLE_SLVIF_WRONCHEN_ERR_INTSTAT_BITADDRESSOFFSET 19
#define NPU_DW_DMAC_CH1_INTSTATUS_ENABLEREG_ENABLE_SLVIF_WRONCHEN_ERR_INTSTAT_REGISTERSIZE 1



#define NPU_DW_DMAC_CH1_INTSTATUS_ENABLEREG_ENABLE_SLVIF_SHADOWREG_WRON_VALID_ERR_INTSTAT_BITADDRESSOFFSET 20
#define NPU_DW_DMAC_CH1_INTSTATUS_ENABLEREG_ENABLE_SLVIF_SHADOWREG_WRON_VALID_ERR_INTSTAT_REGISTERSIZE 1



#define NPU_DW_DMAC_CH1_INTSTATUS_ENABLEREG_ENABLE_SLVIF_WRONHOLD_ERR_INTSTAT_BITADDRESSOFFSET 21
#define NPU_DW_DMAC_CH1_INTSTATUS_ENABLEREG_ENABLE_SLVIF_WRONHOLD_ERR_INTSTAT_REGISTERSIZE 1



#define NPU_DW_DMAC_CH1_INTSTATUS_ENABLEREG_RSVD_DMAC_CHX_INTSTATUS_ENABLEREG_22TO23_BITADDRESSOFFSET 22
#define NPU_DW_DMAC_CH1_INTSTATUS_ENABLEREG_RSVD_DMAC_CHX_INTSTATUS_ENABLEREG_22TO23_REGISTERSIZE 2



#define NPU_DW_DMAC_CH1_INTSTATUS_ENABLEREG_ENABLE_SLVIF_ADDRPARITY_ERR_INTSTAT_BITADDRESSOFFSET 24
#define NPU_DW_DMAC_CH1_INTSTATUS_ENABLEREG_ENABLE_SLVIF_ADDRPARITY_ERR_INTSTAT_REGISTERSIZE 1



#define NPU_DW_DMAC_CH1_INTSTATUS_ENABLEREG_ENABLE_SLVIF_WRPARITY_ERR_INTSTAT_BITADDRESSOFFSET 25
#define NPU_DW_DMAC_CH1_INTSTATUS_ENABLEREG_ENABLE_SLVIF_WRPARITY_ERR_INTSTAT_REGISTERSIZE 1



#define NPU_DW_DMAC_CH1_INTSTATUS_ENABLEREG_RSVD_DMAC_CHX_INTSTATUS_ENABLEREG_26_BITADDRESSOFFSET 26
#define NPU_DW_DMAC_CH1_INTSTATUS_ENABLEREG_RSVD_DMAC_CHX_INTSTATUS_ENABLEREG_26_REGISTERSIZE 1



#define NPU_DW_DMAC_CH1_INTSTATUS_ENABLEREG_ENABLE_CH_LOCK_CLEARED_INTSTAT_BITADDRESSOFFSET 27
#define NPU_DW_DMAC_CH1_INTSTATUS_ENABLEREG_ENABLE_CH_LOCK_CLEARED_INTSTAT_REGISTERSIZE 1



#define NPU_DW_DMAC_CH1_INTSTATUS_ENABLEREG_ENABLE_CH_SRC_SUSPENDED_INTSTAT_BITADDRESSOFFSET 28
#define NPU_DW_DMAC_CH1_INTSTATUS_ENABLEREG_ENABLE_CH_SRC_SUSPENDED_INTSTAT_REGISTERSIZE 1



#define NPU_DW_DMAC_CH1_INTSTATUS_ENABLEREG_ENABLE_CH_SUSPENDED_INTSTAT_BITADDRESSOFFSET 29
#define NPU_DW_DMAC_CH1_INTSTATUS_ENABLEREG_ENABLE_CH_SUSPENDED_INTSTAT_REGISTERSIZE 1



#define NPU_DW_DMAC_CH1_INTSTATUS_ENABLEREG_ENABLE_CH_DISABLED_INTSTAT_BITADDRESSOFFSET 30
#define NPU_DW_DMAC_CH1_INTSTATUS_ENABLEREG_ENABLE_CH_DISABLED_INTSTAT_REGISTERSIZE 1



#define NPU_DW_DMAC_CH1_INTSTATUS_ENABLEREG_ENABLE_CH_ABORTED_INTSTAT_BITADDRESSOFFSET 31
#define NPU_DW_DMAC_CH1_INTSTATUS_ENABLEREG_ENABLE_CH_ABORTED_INTSTAT_REGISTERSIZE 1



#define NPU_DW_DMAC_CH1_INTSTATUS_ENABLEREG_ENABLE_ECC_PROT_CHMEM_CORRERR_INTSTAT_BITADDRESSOFFSET 32
#define NPU_DW_DMAC_CH1_INTSTATUS_ENABLEREG_ENABLE_ECC_PROT_CHMEM_CORRERR_INTSTAT_REGISTERSIZE 1



#define NPU_DW_DMAC_CH1_INTSTATUS_ENABLEREG_ENABLE_ECC_PROT_CHMEM_UNCORRERR_INTSTAT_BITADDRESSOFFSET 33
#define NPU_DW_DMAC_CH1_INTSTATUS_ENABLEREG_ENABLE_ECC_PROT_CHMEM_UNCORRERR_INTSTAT_REGISTERSIZE 1



#define NPU_DW_DMAC_CH1_INTSTATUS_ENABLEREG_ENABLE_ECC_PROT_UIDMEM_CORRERR_INTSTAT_BITADDRESSOFFSET 34
#define NPU_DW_DMAC_CH1_INTSTATUS_ENABLEREG_ENABLE_ECC_PROT_UIDMEM_CORRERR_INTSTAT_REGISTERSIZE 1



#define NPU_DW_DMAC_CH1_INTSTATUS_ENABLEREG_ENABLE_ECC_PROT_UIDMEM_UNCORRERR_INTSTAT_BITADDRESSOFFSET 35
#define NPU_DW_DMAC_CH1_INTSTATUS_ENABLEREG_ENABLE_ECC_PROT_UIDMEM_UNCORRERR_INTSTAT_REGISTERSIZE 1



#define NPU_DW_DMAC_CH1_INTSTATUS_ENABLEREG_RSVD_DMAC_CHX_INTSTATUS_ENABLEREG_32TO63_BITADDRESSOFFSET 36
#define NPU_DW_DMAC_CH1_INTSTATUS_ENABLEREG_RSVD_DMAC_CHX_INTSTATUS_ENABLEREG_32TO63_REGISTERSIZE 28





#define NPU_DW_DMAC_CH1_INTSTATUS (NPU_DW_DMAC_CHANNEL1_REGISTERS_ADDRESS_BLOCK_BASEADDRESS + 0X88)
#define NPU_DW_DMAC_CH1_INTSTATUS_REGISTERSIZE 64
#define NPU_DW_DMAC_CH1_INTSTATUS_REGISTERRESETVALUE 0X0
#define NPU_DW_DMAC_CH1_INTSTATUS_REGISTERRESETMASK 0XFFFFFFFFFFFFFFFF





#define NPU_DW_DMAC_CH1_INTSTATUS_BLOCK_TFR_DONE_INTSTAT_BITADDRESSOFFSET 0
#define NPU_DW_DMAC_CH1_INTSTATUS_BLOCK_TFR_DONE_INTSTAT_REGISTERSIZE 1



#define NPU_DW_DMAC_CH1_INTSTATUS_DMA_TFR_DONE_INTSTAT_BITADDRESSOFFSET 1
#define NPU_DW_DMAC_CH1_INTSTATUS_DMA_TFR_DONE_INTSTAT_REGISTERSIZE 1



#define NPU_DW_DMAC_CH1_INTSTATUS_RSVD_DMAC_CHX_INTSTATUSREG_2_BITADDRESSOFFSET 2
#define NPU_DW_DMAC_CH1_INTSTATUS_RSVD_DMAC_CHX_INTSTATUSREG_2_REGISTERSIZE 1



#define NPU_DW_DMAC_CH1_INTSTATUS_SRC_TRANSCOMP_INTSTAT_BITADDRESSOFFSET 3
#define NPU_DW_DMAC_CH1_INTSTATUS_SRC_TRANSCOMP_INTSTAT_REGISTERSIZE 1



#define NPU_DW_DMAC_CH1_INTSTATUS_DST_TRANSCOMP_INTSTAT_BITADDRESSOFFSET 4
#define NPU_DW_DMAC_CH1_INTSTATUS_DST_TRANSCOMP_INTSTAT_REGISTERSIZE 1



#define NPU_DW_DMAC_CH1_INTSTATUS_SRC_DEC_ERR_INTSTAT_BITADDRESSOFFSET 5
#define NPU_DW_DMAC_CH1_INTSTATUS_SRC_DEC_ERR_INTSTAT_REGISTERSIZE 1



#define NPU_DW_DMAC_CH1_INTSTATUS_DST_DEC_ERR_INTSTAT_BITADDRESSOFFSET 6
#define NPU_DW_DMAC_CH1_INTSTATUS_DST_DEC_ERR_INTSTAT_REGISTERSIZE 1



#define NPU_DW_DMAC_CH1_INTSTATUS_SRC_SLV_ERR_INTSTAT_BITADDRESSOFFSET 7
#define NPU_DW_DMAC_CH1_INTSTATUS_SRC_SLV_ERR_INTSTAT_REGISTERSIZE 1



#define NPU_DW_DMAC_CH1_INTSTATUS_DST_SLV_ERR_INTSTAT_BITADDRESSOFFSET 8
#define NPU_DW_DMAC_CH1_INTSTATUS_DST_SLV_ERR_INTSTAT_REGISTERSIZE 1



#define NPU_DW_DMAC_CH1_INTSTATUS_LLI_RD_DEC_ERR_INTSTAT_BITADDRESSOFFSET 9
#define NPU_DW_DMAC_CH1_INTSTATUS_LLI_RD_DEC_ERR_INTSTAT_REGISTERSIZE 1



#define NPU_DW_DMAC_CH1_INTSTATUS_LLI_WR_DEC_ERR_INTSTAT_BITADDRESSOFFSET 10
#define NPU_DW_DMAC_CH1_INTSTATUS_LLI_WR_DEC_ERR_INTSTAT_REGISTERSIZE 1



#define NPU_DW_DMAC_CH1_INTSTATUS_LLI_RD_SLV_ERR_INTSTAT_BITADDRESSOFFSET 11
#define NPU_DW_DMAC_CH1_INTSTATUS_LLI_RD_SLV_ERR_INTSTAT_REGISTERSIZE 1



#define NPU_DW_DMAC_CH1_INTSTATUS_LLI_WR_SLV_ERR_INTSTAT_BITADDRESSOFFSET 12
#define NPU_DW_DMAC_CH1_INTSTATUS_LLI_WR_SLV_ERR_INTSTAT_REGISTERSIZE 1



#define NPU_DW_DMAC_CH1_INTSTATUS_SHADOWREG_OR_LLI_INVALID_ERR_INTSTAT_BITADDRESSOFFSET 13
#define NPU_DW_DMAC_CH1_INTSTATUS_SHADOWREG_OR_LLI_INVALID_ERR_INTSTAT_REGISTERSIZE 1



#define NPU_DW_DMAC_CH1_INTSTATUS_SLVIF_MULTIBLKTYPE_ERR_INTSTAT_BITADDRESSOFFSET 14
#define NPU_DW_DMAC_CH1_INTSTATUS_SLVIF_MULTIBLKTYPE_ERR_INTSTAT_REGISTERSIZE 1



#define NPU_DW_DMAC_CH1_INTSTATUS_RSVD_DMAC_CHX_INTSTATUSREG_15_BITADDRESSOFFSET 15
#define NPU_DW_DMAC_CH1_INTSTATUS_RSVD_DMAC_CHX_INTSTATUSREG_15_REGISTERSIZE 1



#define NPU_DW_DMAC_CH1_INTSTATUS_SLVIF_DEC_ERR_INTSTAT_BITADDRESSOFFSET 16
#define NPU_DW_DMAC_CH1_INTSTATUS_SLVIF_DEC_ERR_INTSTAT_REGISTERSIZE 1



#define NPU_DW_DMAC_CH1_INTSTATUS_SLVIF_WR2RO_ERR_INTSTAT_BITADDRESSOFFSET 17
#define NPU_DW_DMAC_CH1_INTSTATUS_SLVIF_WR2RO_ERR_INTSTAT_REGISTERSIZE 1



#define NPU_DW_DMAC_CH1_INTSTATUS_SLVIF_RD2RWO_ERR_INTSTAT_BITADDRESSOFFSET 18
#define NPU_DW_DMAC_CH1_INTSTATUS_SLVIF_RD2RWO_ERR_INTSTAT_REGISTERSIZE 1



#define NPU_DW_DMAC_CH1_INTSTATUS_SLVIF_WRONCHEN_ERR_INTSTAT_BITADDRESSOFFSET 19
#define NPU_DW_DMAC_CH1_INTSTATUS_SLVIF_WRONCHEN_ERR_INTSTAT_REGISTERSIZE 1



#define NPU_DW_DMAC_CH1_INTSTATUS_SLVIF_SHADOWREG_WRON_VALID_ERR_INTSTAT_BITADDRESSOFFSET 20
#define NPU_DW_DMAC_CH1_INTSTATUS_SLVIF_SHADOWREG_WRON_VALID_ERR_INTSTAT_REGISTERSIZE 1



#define NPU_DW_DMAC_CH1_INTSTATUS_SLVIF_WRONHOLD_ERR_INTSTAT_BITADDRESSOFFSET 21
#define NPU_DW_DMAC_CH1_INTSTATUS_SLVIF_WRONHOLD_ERR_INTSTAT_REGISTERSIZE 1



#define NPU_DW_DMAC_CH1_INTSTATUS_RSVD_DMAC_CHX_INTSTATUSREG_22TO23_BITADDRESSOFFSET 22
#define NPU_DW_DMAC_CH1_INTSTATUS_RSVD_DMAC_CHX_INTSTATUSREG_22TO23_REGISTERSIZE 2



#define NPU_DW_DMAC_CH1_INTSTATUS_SLVIF_ADDRPARITY_ERR_INTSTAT_BITADDRESSOFFSET 24
#define NPU_DW_DMAC_CH1_INTSTATUS_SLVIF_ADDRPARITY_ERR_INTSTAT_REGISTERSIZE 1



#define NPU_DW_DMAC_CH1_INTSTATUS_SLVIF_WRPARITY_ERR_INTSTAT_BITADDRESSOFFSET 25
#define NPU_DW_DMAC_CH1_INTSTATUS_SLVIF_WRPARITY_ERR_INTSTAT_REGISTERSIZE 1



#define NPU_DW_DMAC_CH1_INTSTATUS_RSVD_DMAC_CHX_INTSTATUSREG_26_BITADDRESSOFFSET 26
#define NPU_DW_DMAC_CH1_INTSTATUS_RSVD_DMAC_CHX_INTSTATUSREG_26_REGISTERSIZE 1



#define NPU_DW_DMAC_CH1_INTSTATUS_CH_LOCK_CLEARED_INTSTAT_BITADDRESSOFFSET 27
#define NPU_DW_DMAC_CH1_INTSTATUS_CH_LOCK_CLEARED_INTSTAT_REGISTERSIZE 1



#define NPU_DW_DMAC_CH1_INTSTATUS_CH_SRC_SUSPENDED_INTSTAT_BITADDRESSOFFSET 28
#define NPU_DW_DMAC_CH1_INTSTATUS_CH_SRC_SUSPENDED_INTSTAT_REGISTERSIZE 1



#define NPU_DW_DMAC_CH1_INTSTATUS_CH_SUSPENDED_INTSTAT_BITADDRESSOFFSET 29
#define NPU_DW_DMAC_CH1_INTSTATUS_CH_SUSPENDED_INTSTAT_REGISTERSIZE 1



#define NPU_DW_DMAC_CH1_INTSTATUS_CH_DISABLED_INTSTAT_BITADDRESSOFFSET 30
#define NPU_DW_DMAC_CH1_INTSTATUS_CH_DISABLED_INTSTAT_REGISTERSIZE 1



#define NPU_DW_DMAC_CH1_INTSTATUS_CH_ABORTED_INTSTAT_BITADDRESSOFFSET 31
#define NPU_DW_DMAC_CH1_INTSTATUS_CH_ABORTED_INTSTAT_REGISTERSIZE 1



#define NPU_DW_DMAC_CH1_INTSTATUS_ECC_PROT_CHMEM_CORRERR_INTSTAT_BITADDRESSOFFSET 32
#define NPU_DW_DMAC_CH1_INTSTATUS_ECC_PROT_CHMEM_CORRERR_INTSTAT_REGISTERSIZE 1



#define NPU_DW_DMAC_CH1_INTSTATUS_ECC_PROT_CHMEM_UNCORRERR_INTSTAT_BITADDRESSOFFSET 33
#define NPU_DW_DMAC_CH1_INTSTATUS_ECC_PROT_CHMEM_UNCORRERR_INTSTAT_REGISTERSIZE 1



#define NPU_DW_DMAC_CH1_INTSTATUS_ECC_PROT_UIDMEM_CORRERR_INTSTAT_BITADDRESSOFFSET 34
#define NPU_DW_DMAC_CH1_INTSTATUS_ECC_PROT_UIDMEM_CORRERR_INTSTAT_REGISTERSIZE 1



#define NPU_DW_DMAC_CH1_INTSTATUS_ECC_PROT_UIDMEM_UNCORRERR_INTSTAT_BITADDRESSOFFSET 35
#define NPU_DW_DMAC_CH1_INTSTATUS_ECC_PROT_UIDMEM_UNCORRERR_INTSTAT_REGISTERSIZE 1



#define NPU_DW_DMAC_CH1_INTSTATUS_RSVD_DMAC_CHX_INTSTATUSREG_36TO63_BITADDRESSOFFSET 36
#define NPU_DW_DMAC_CH1_INTSTATUS_RSVD_DMAC_CHX_INTSTATUSREG_36TO63_REGISTERSIZE 28





#define NPU_DW_DMAC_CH1_INTSIGNAL_ENABLEREG (NPU_DW_DMAC_CHANNEL1_REGISTERS_ADDRESS_BLOCK_BASEADDRESS + 0X90)
#define NPU_DW_DMAC_CH1_INTSIGNAL_ENABLEREG_REGISTERSIZE 64
#define NPU_DW_DMAC_CH1_INTSIGNAL_ENABLEREG_REGISTERRESETVALUE 0XFFFFFFFFFFFFFFFF
#define NPU_DW_DMAC_CH1_INTSIGNAL_ENABLEREG_REGISTERRESETMASK 0XFFFFFFFFFFFFFFFF





#define NPU_DW_DMAC_CH1_INTSIGNAL_ENABLEREG_ENABLE_BLOCK_TFR_DONE_INTSIGNAL_BITADDRESSOFFSET 0
#define NPU_DW_DMAC_CH1_INTSIGNAL_ENABLEREG_ENABLE_BLOCK_TFR_DONE_INTSIGNAL_REGISTERSIZE 1



#define NPU_DW_DMAC_CH1_INTSIGNAL_ENABLEREG_ENABLE_DMA_TFR_DONE_INTSIGNAL_BITADDRESSOFFSET 1
#define NPU_DW_DMAC_CH1_INTSIGNAL_ENABLEREG_ENABLE_DMA_TFR_DONE_INTSIGNAL_REGISTERSIZE 1



#define NPU_DW_DMAC_CH1_INTSIGNAL_ENABLEREG_RSVD_DMAC_CHX_INTSTATUS_ENABLEREG_2_BITADDRESSOFFSET 2
#define NPU_DW_DMAC_CH1_INTSIGNAL_ENABLEREG_RSVD_DMAC_CHX_INTSTATUS_ENABLEREG_2_REGISTERSIZE 1



#define NPU_DW_DMAC_CH1_INTSIGNAL_ENABLEREG_ENABLE_SRC_TRANSCOMP_INTSIGNAL_BITADDRESSOFFSET 3
#define NPU_DW_DMAC_CH1_INTSIGNAL_ENABLEREG_ENABLE_SRC_TRANSCOMP_INTSIGNAL_REGISTERSIZE 1



#define NPU_DW_DMAC_CH1_INTSIGNAL_ENABLEREG_ENABLE_DST_TRANSCOMP_INTSIGNAL_BITADDRESSOFFSET 4
#define NPU_DW_DMAC_CH1_INTSIGNAL_ENABLEREG_ENABLE_DST_TRANSCOMP_INTSIGNAL_REGISTERSIZE 1



#define NPU_DW_DMAC_CH1_INTSIGNAL_ENABLEREG_ENABLE_SRC_DEC_ERR_INTSIGNAL_BITADDRESSOFFSET 5
#define NPU_DW_DMAC_CH1_INTSIGNAL_ENABLEREG_ENABLE_SRC_DEC_ERR_INTSIGNAL_REGISTERSIZE 1



#define NPU_DW_DMAC_CH1_INTSIGNAL_ENABLEREG_ENABLE_DST_DEC_ERR_INTSIGNAL_BITADDRESSOFFSET 6
#define NPU_DW_DMAC_CH1_INTSIGNAL_ENABLEREG_ENABLE_DST_DEC_ERR_INTSIGNAL_REGISTERSIZE 1



#define NPU_DW_DMAC_CH1_INTSIGNAL_ENABLEREG_ENABLE_SRC_SLV_ERR_INTSIGNAL_BITADDRESSOFFSET 7
#define NPU_DW_DMAC_CH1_INTSIGNAL_ENABLEREG_ENABLE_SRC_SLV_ERR_INTSIGNAL_REGISTERSIZE 1



#define NPU_DW_DMAC_CH1_INTSIGNAL_ENABLEREG_ENABLE_DST_SLV_ERR_INTSIGNAL_BITADDRESSOFFSET 8
#define NPU_DW_DMAC_CH1_INTSIGNAL_ENABLEREG_ENABLE_DST_SLV_ERR_INTSIGNAL_REGISTERSIZE 1



#define NPU_DW_DMAC_CH1_INTSIGNAL_ENABLEREG_ENABLE_LLI_RD_DEC_ERR_INTSIGNAL_BITADDRESSOFFSET 9
#define NPU_DW_DMAC_CH1_INTSIGNAL_ENABLEREG_ENABLE_LLI_RD_DEC_ERR_INTSIGNAL_REGISTERSIZE 1



#define NPU_DW_DMAC_CH1_INTSIGNAL_ENABLEREG_ENABLE_LLI_WR_DEC_ERR_INTSIGNAL_BITADDRESSOFFSET 10
#define NPU_DW_DMAC_CH1_INTSIGNAL_ENABLEREG_ENABLE_LLI_WR_DEC_ERR_INTSIGNAL_REGISTERSIZE 1



#define NPU_DW_DMAC_CH1_INTSIGNAL_ENABLEREG_ENABLE_LLI_RD_SLV_ERR_INTSIGNAL_BITADDRESSOFFSET 11
#define NPU_DW_DMAC_CH1_INTSIGNAL_ENABLEREG_ENABLE_LLI_RD_SLV_ERR_INTSIGNAL_REGISTERSIZE 1



#define NPU_DW_DMAC_CH1_INTSIGNAL_ENABLEREG_ENABLE_LLI_WR_SLV_ERR_INTSIGNAL_BITADDRESSOFFSET 12
#define NPU_DW_DMAC_CH1_INTSIGNAL_ENABLEREG_ENABLE_LLI_WR_SLV_ERR_INTSIGNAL_REGISTERSIZE 1



#define NPU_DW_DMAC_CH1_INTSIGNAL_ENABLEREG_ENABLE_SHADOWREG_OR_LLI_INVALID_ERR_INTSIGNAL_BITADDRESSOFFSET 13
#define NPU_DW_DMAC_CH1_INTSIGNAL_ENABLEREG_ENABLE_SHADOWREG_OR_LLI_INVALID_ERR_INTSIGNAL_REGISTERSIZE 1



#define NPU_DW_DMAC_CH1_INTSIGNAL_ENABLEREG_ENABLE_SLVIF_MULTIBLKTYPE_ERR_INTSIGNAL_BITADDRESSOFFSET 14
#define NPU_DW_DMAC_CH1_INTSIGNAL_ENABLEREG_ENABLE_SLVIF_MULTIBLKTYPE_ERR_INTSIGNAL_REGISTERSIZE 1



#define NPU_DW_DMAC_CH1_INTSIGNAL_ENABLEREG_RSVD_DMAC_CHX_INTSTATUS_ENABLEREG_15_BITADDRESSOFFSET 15
#define NPU_DW_DMAC_CH1_INTSIGNAL_ENABLEREG_RSVD_DMAC_CHX_INTSTATUS_ENABLEREG_15_REGISTERSIZE 1



#define NPU_DW_DMAC_CH1_INTSIGNAL_ENABLEREG_ENABLE_SLVIF_DEC_ERR_INTSIGNAL_BITADDRESSOFFSET 16
#define NPU_DW_DMAC_CH1_INTSIGNAL_ENABLEREG_ENABLE_SLVIF_DEC_ERR_INTSIGNAL_REGISTERSIZE 1



#define NPU_DW_DMAC_CH1_INTSIGNAL_ENABLEREG_ENABLE_SLVIF_WR2RO_ERR_INTSIGNAL_BITADDRESSOFFSET 17
#define NPU_DW_DMAC_CH1_INTSIGNAL_ENABLEREG_ENABLE_SLVIF_WR2RO_ERR_INTSIGNAL_REGISTERSIZE 1



#define NPU_DW_DMAC_CH1_INTSIGNAL_ENABLEREG_ENABLE_SLVIF_RD2RWO_ERR_INTSIGNAL_BITADDRESSOFFSET 18
#define NPU_DW_DMAC_CH1_INTSIGNAL_ENABLEREG_ENABLE_SLVIF_RD2RWO_ERR_INTSIGNAL_REGISTERSIZE 1



#define NPU_DW_DMAC_CH1_INTSIGNAL_ENABLEREG_ENABLE_SLVIF_WRONCHEN_ERR_INTSIGNAL_BITADDRESSOFFSET 19
#define NPU_DW_DMAC_CH1_INTSIGNAL_ENABLEREG_ENABLE_SLVIF_WRONCHEN_ERR_INTSIGNAL_REGISTERSIZE 1



#define NPU_DW_DMAC_CH1_INTSIGNAL_ENABLEREG_ENABLE_SLVIF_SHADOWREG_WRON_VALID_ERR_INTSIGNAL_BITADDRESSOFFSET 20
#define NPU_DW_DMAC_CH1_INTSIGNAL_ENABLEREG_ENABLE_SLVIF_SHADOWREG_WRON_VALID_ERR_INTSIGNAL_REGISTERSIZE 1



#define NPU_DW_DMAC_CH1_INTSIGNAL_ENABLEREG_ENABLE_SLVIF_WRONHOLD_ERR_INTSIGNAL_BITADDRESSOFFSET 21
#define NPU_DW_DMAC_CH1_INTSIGNAL_ENABLEREG_ENABLE_SLVIF_WRONHOLD_ERR_INTSIGNAL_REGISTERSIZE 1



#define NPU_DW_DMAC_CH1_INTSIGNAL_ENABLEREG_RSVD_DMAC_CHX_INTSIGNAL_ENABLEREG_22TO23_BITADDRESSOFFSET 22
#define NPU_DW_DMAC_CH1_INTSIGNAL_ENABLEREG_RSVD_DMAC_CHX_INTSIGNAL_ENABLEREG_22TO23_REGISTERSIZE 2



#define NPU_DW_DMAC_CH1_INTSIGNAL_ENABLEREG_ENABLE_SLVIF_ADDRPARITY_ERR_INTSIGNAL_BITADDRESSOFFSET 24
#define NPU_DW_DMAC_CH1_INTSIGNAL_ENABLEREG_ENABLE_SLVIF_ADDRPARITY_ERR_INTSIGNAL_REGISTERSIZE 1



#define NPU_DW_DMAC_CH1_INTSIGNAL_ENABLEREG_ENABLE_SLVIF_WRPARITY_ERR_INTSIGNAL_BITADDRESSOFFSET 25
#define NPU_DW_DMAC_CH1_INTSIGNAL_ENABLEREG_ENABLE_SLVIF_WRPARITY_ERR_INTSIGNAL_REGISTERSIZE 1



#define NPU_DW_DMAC_CH1_INTSIGNAL_ENABLEREG_RSVD_DMAC_CHX_INTSIGNAL_ENABLEREG_26_BITADDRESSOFFSET 26
#define NPU_DW_DMAC_CH1_INTSIGNAL_ENABLEREG_RSVD_DMAC_CHX_INTSIGNAL_ENABLEREG_26_REGISTERSIZE 1



#define NPU_DW_DMAC_CH1_INTSIGNAL_ENABLEREG_ENABLE_CH_LOCK_CLEARED_INTSIGNAL_BITADDRESSOFFSET 27
#define NPU_DW_DMAC_CH1_INTSIGNAL_ENABLEREG_ENABLE_CH_LOCK_CLEARED_INTSIGNAL_REGISTERSIZE 1



#define NPU_DW_DMAC_CH1_INTSIGNAL_ENABLEREG_ENABLE_CH_SRC_SUSPENDED_INTSIGNAL_BITADDRESSOFFSET 28
#define NPU_DW_DMAC_CH1_INTSIGNAL_ENABLEREG_ENABLE_CH_SRC_SUSPENDED_INTSIGNAL_REGISTERSIZE 1



#define NPU_DW_DMAC_CH1_INTSIGNAL_ENABLEREG_ENABLE_CH_SUSPENDED_INTSIGNAL_BITADDRESSOFFSET 29
#define NPU_DW_DMAC_CH1_INTSIGNAL_ENABLEREG_ENABLE_CH_SUSPENDED_INTSIGNAL_REGISTERSIZE 1



#define NPU_DW_DMAC_CH1_INTSIGNAL_ENABLEREG_ENABLE_CH_DISABLED_INTSIGNAL_BITADDRESSOFFSET 30
#define NPU_DW_DMAC_CH1_INTSIGNAL_ENABLEREG_ENABLE_CH_DISABLED_INTSIGNAL_REGISTERSIZE 1



#define NPU_DW_DMAC_CH1_INTSIGNAL_ENABLEREG_ENABLE_CH_ABORTED_INTSIGNAL_BITADDRESSOFFSET 31
#define NPU_DW_DMAC_CH1_INTSIGNAL_ENABLEREG_ENABLE_CH_ABORTED_INTSIGNAL_REGISTERSIZE 1



#define NPU_DW_DMAC_CH1_INTSIGNAL_ENABLEREG_ENABLE_ECC_PROT_CHMEM_CORRERR_INTSIGNAL_BITADDRESSOFFSET 32
#define NPU_DW_DMAC_CH1_INTSIGNAL_ENABLEREG_ENABLE_ECC_PROT_CHMEM_CORRERR_INTSIGNAL_REGISTERSIZE 1



#define NPU_DW_DMAC_CH1_INTSIGNAL_ENABLEREG_ENABLE_ECC_PROT_CHMEM_UNCORRERR_INTSIGNAL_BITADDRESSOFFSET 33
#define NPU_DW_DMAC_CH1_INTSIGNAL_ENABLEREG_ENABLE_ECC_PROT_CHMEM_UNCORRERR_INTSIGNAL_REGISTERSIZE 1



#define NPU_DW_DMAC_CH1_INTSIGNAL_ENABLEREG_ENABLE_ECC_PROT_UIDMEM_CORRERR_INTSIGNAL_BITADDRESSOFFSET 34
#define NPU_DW_DMAC_CH1_INTSIGNAL_ENABLEREG_ENABLE_ECC_PROT_UIDMEM_CORRERR_INTSIGNAL_REGISTERSIZE 1



#define NPU_DW_DMAC_CH1_INTSIGNAL_ENABLEREG_ENABLE_ECC_PROT_UIDMEM_UNCORRERR_INTSIGNAL_BITADDRESSOFFSET 35
#define NPU_DW_DMAC_CH1_INTSIGNAL_ENABLEREG_ENABLE_ECC_PROT_UIDMEM_UNCORRERR_INTSIGNAL_REGISTERSIZE 1



#define NPU_DW_DMAC_CH1_INTSIGNAL_ENABLEREG_RSVD_DMAC_CHX_INTSIGNAL_ENABLEREG_36TO63_BITADDRESSOFFSET 36
#define NPU_DW_DMAC_CH1_INTSIGNAL_ENABLEREG_RSVD_DMAC_CHX_INTSIGNAL_ENABLEREG_36TO63_REGISTERSIZE 28





#define NPU_DW_DMAC_CH1_INTCLEARREG (NPU_DW_DMAC_CHANNEL1_REGISTERS_ADDRESS_BLOCK_BASEADDRESS + 0X98)
#define NPU_DW_DMAC_CH1_INTCLEARREG_REGISTERSIZE 64
#define NPU_DW_DMAC_CH1_INTCLEARREG_REGISTERRESETVALUE 0X0
#define NPU_DW_DMAC_CH1_INTCLEARREG_REGISTERRESETMASK 0XFFFFFFFFFFFFFFFF





#define NPU_DW_DMAC_CH1_INTCLEARREG_CLEAR_BLOCK_TFR_DONE_INTSTAT_BITADDRESSOFFSET 0
#define NPU_DW_DMAC_CH1_INTCLEARREG_CLEAR_BLOCK_TFR_DONE_INTSTAT_REGISTERSIZE 1



#define NPU_DW_DMAC_CH1_INTCLEARREG_CLEAR_DMA_TFR_DONE_INTSTAT_BITADDRESSOFFSET 1
#define NPU_DW_DMAC_CH1_INTCLEARREG_CLEAR_DMA_TFR_DONE_INTSTAT_REGISTERSIZE 1



#define NPU_DW_DMAC_CH1_INTCLEARREG_RSVD_DMAC_CHX_INTCLEARREG_2_BITADDRESSOFFSET 2
#define NPU_DW_DMAC_CH1_INTCLEARREG_RSVD_DMAC_CHX_INTCLEARREG_2_REGISTERSIZE 1



#define NPU_DW_DMAC_CH1_INTCLEARREG_CLEAR_SRC_TRANSCOMP_INTSTAT_BITADDRESSOFFSET 3
#define NPU_DW_DMAC_CH1_INTCLEARREG_CLEAR_SRC_TRANSCOMP_INTSTAT_REGISTERSIZE 1



#define NPU_DW_DMAC_CH1_INTCLEARREG_CLEAR_DST_TRANSCOMP_INTSTAT_BITADDRESSOFFSET 4
#define NPU_DW_DMAC_CH1_INTCLEARREG_CLEAR_DST_TRANSCOMP_INTSTAT_REGISTERSIZE 1



#define NPU_DW_DMAC_CH1_INTCLEARREG_CLEAR_SRC_DEC_ERR_INTSTAT_BITADDRESSOFFSET 5
#define NPU_DW_DMAC_CH1_INTCLEARREG_CLEAR_SRC_DEC_ERR_INTSTAT_REGISTERSIZE 1



#define NPU_DW_DMAC_CH1_INTCLEARREG_CLEAR_DST_DEC_ERR_INTSTAT_BITADDRESSOFFSET 6
#define NPU_DW_DMAC_CH1_INTCLEARREG_CLEAR_DST_DEC_ERR_INTSTAT_REGISTERSIZE 1



#define NPU_DW_DMAC_CH1_INTCLEARREG_CLEAR_SRC_SLV_ERR_INTSTAT_BITADDRESSOFFSET 7
#define NPU_DW_DMAC_CH1_INTCLEARREG_CLEAR_SRC_SLV_ERR_INTSTAT_REGISTERSIZE 1



#define NPU_DW_DMAC_CH1_INTCLEARREG_CLEAR_DST_SLV_ERR_INTSTAT_BITADDRESSOFFSET 8
#define NPU_DW_DMAC_CH1_INTCLEARREG_CLEAR_DST_SLV_ERR_INTSTAT_REGISTERSIZE 1



#define NPU_DW_DMAC_CH1_INTCLEARREG_CLEAR_LLI_RD_DEC_ERR_INTSTAT_BITADDRESSOFFSET 9
#define NPU_DW_DMAC_CH1_INTCLEARREG_CLEAR_LLI_RD_DEC_ERR_INTSTAT_REGISTERSIZE 1



#define NPU_DW_DMAC_CH1_INTCLEARREG_CLEAR_LLI_WR_DEC_ERR_INTSTAT_BITADDRESSOFFSET 10
#define NPU_DW_DMAC_CH1_INTCLEARREG_CLEAR_LLI_WR_DEC_ERR_INTSTAT_REGISTERSIZE 1



#define NPU_DW_DMAC_CH1_INTCLEARREG_CLEAR_LLI_RD_SLV_ERR_INTSTAT_BITADDRESSOFFSET 11
#define NPU_DW_DMAC_CH1_INTCLEARREG_CLEAR_LLI_RD_SLV_ERR_INTSTAT_REGISTERSIZE 1



#define NPU_DW_DMAC_CH1_INTCLEARREG_CLEAR_LLI_WR_SLV_ERR_INTSTAT_BITADDRESSOFFSET 12
#define NPU_DW_DMAC_CH1_INTCLEARREG_CLEAR_LLI_WR_SLV_ERR_INTSTAT_REGISTERSIZE 1



#define NPU_DW_DMAC_CH1_INTCLEARREG_CLEAR_SHADOWREG_OR_LLI_INVALID_ERR_INTSTAT_BITADDRESSOFFSET 13
#define NPU_DW_DMAC_CH1_INTCLEARREG_CLEAR_SHADOWREG_OR_LLI_INVALID_ERR_INTSTAT_REGISTERSIZE 1



#define NPU_DW_DMAC_CH1_INTCLEARREG_CLEAR_SLVIF_MULTIBLKTYPE_ERR_INTSTAT_BITADDRESSOFFSET 14
#define NPU_DW_DMAC_CH1_INTCLEARREG_CLEAR_SLVIF_MULTIBLKTYPE_ERR_INTSTAT_REGISTERSIZE 1



#define NPU_DW_DMAC_CH1_INTCLEARREG_RSVD_DMAC_CHX_INTCLEARREG_15_BITADDRESSOFFSET 15
#define NPU_DW_DMAC_CH1_INTCLEARREG_RSVD_DMAC_CHX_INTCLEARREG_15_REGISTERSIZE 1



#define NPU_DW_DMAC_CH1_INTCLEARREG_CLEAR_SLVIF_DEC_ERR_INTSTAT_BITADDRESSOFFSET 16
#define NPU_DW_DMAC_CH1_INTCLEARREG_CLEAR_SLVIF_DEC_ERR_INTSTAT_REGISTERSIZE 1



#define NPU_DW_DMAC_CH1_INTCLEARREG_CLEAR_SLVIF_WR2RO_ERR_INTSTAT_BITADDRESSOFFSET 17
#define NPU_DW_DMAC_CH1_INTCLEARREG_CLEAR_SLVIF_WR2RO_ERR_INTSTAT_REGISTERSIZE 1



#define NPU_DW_DMAC_CH1_INTCLEARREG_CLEAR_SLVIF_RD2RWO_ERR_INTSTAT_BITADDRESSOFFSET 18
#define NPU_DW_DMAC_CH1_INTCLEARREG_CLEAR_SLVIF_RD2RWO_ERR_INTSTAT_REGISTERSIZE 1



#define NPU_DW_DMAC_CH1_INTCLEARREG_CLEAR_SLVIF_WRONCHEN_ERR_INTSTAT_BITADDRESSOFFSET 19
#define NPU_DW_DMAC_CH1_INTCLEARREG_CLEAR_SLVIF_WRONCHEN_ERR_INTSTAT_REGISTERSIZE 1



#define NPU_DW_DMAC_CH1_INTCLEARREG_CLEAR_SLVIF_SHADOWREG_WRON_VALID_ERR_INTSTAT_BITADDRESSOFFSET 20
#define NPU_DW_DMAC_CH1_INTCLEARREG_CLEAR_SLVIF_SHADOWREG_WRON_VALID_ERR_INTSTAT_REGISTERSIZE 1



#define NPU_DW_DMAC_CH1_INTCLEARREG_CLEAR_SLVIF_WRONHOLD_ERR_INTSTAT_BITADDRESSOFFSET 21
#define NPU_DW_DMAC_CH1_INTCLEARREG_CLEAR_SLVIF_WRONHOLD_ERR_INTSTAT_REGISTERSIZE 1



#define NPU_DW_DMAC_CH1_INTCLEARREG_RSVD_DMAC_CHX_INTCLEARREG_22TO23_BITADDRESSOFFSET 22
#define NPU_DW_DMAC_CH1_INTCLEARREG_RSVD_DMAC_CHX_INTCLEARREG_22TO23_REGISTERSIZE 2



#define NPU_DW_DMAC_CH1_INTCLEARREG_CLEAR_SLVIF_ADDRPARITY_ERR_INTSTAT_BITADDRESSOFFSET 24
#define NPU_DW_DMAC_CH1_INTCLEARREG_CLEAR_SLVIF_ADDRPARITY_ERR_INTSTAT_REGISTERSIZE 1



#define NPU_DW_DMAC_CH1_INTCLEARREG_CLEAR_SLVIF_WRPARITY_ERR_INTSTAT_BITADDRESSOFFSET 25
#define NPU_DW_DMAC_CH1_INTCLEARREG_CLEAR_SLVIF_WRPARITY_ERR_INTSTAT_REGISTERSIZE 1



#define NPU_DW_DMAC_CH1_INTCLEARREG_RSVD_DMAC_CHX_INTCLEARREG_26_BITADDRESSOFFSET 26
#define NPU_DW_DMAC_CH1_INTCLEARREG_RSVD_DMAC_CHX_INTCLEARREG_26_REGISTERSIZE 1



#define NPU_DW_DMAC_CH1_INTCLEARREG_CLEAR_CH_LOCK_CLEARED_INTSTAT_BITADDRESSOFFSET 27
#define NPU_DW_DMAC_CH1_INTCLEARREG_CLEAR_CH_LOCK_CLEARED_INTSTAT_REGISTERSIZE 1



#define NPU_DW_DMAC_CH1_INTCLEARREG_CLEAR_CH_SRC_SUSPENDED_INTSTAT_BITADDRESSOFFSET 28
#define NPU_DW_DMAC_CH1_INTCLEARREG_CLEAR_CH_SRC_SUSPENDED_INTSTAT_REGISTERSIZE 1



#define NPU_DW_DMAC_CH1_INTCLEARREG_CLEAR_CH_SUSPENDED_INTSTAT_BITADDRESSOFFSET 29
#define NPU_DW_DMAC_CH1_INTCLEARREG_CLEAR_CH_SUSPENDED_INTSTAT_REGISTERSIZE 1



#define NPU_DW_DMAC_CH1_INTCLEARREG_CLEAR_CH_DISABLED_INTSTAT_BITADDRESSOFFSET 30
#define NPU_DW_DMAC_CH1_INTCLEARREG_CLEAR_CH_DISABLED_INTSTAT_REGISTERSIZE 1



#define NPU_DW_DMAC_CH1_INTCLEARREG_CLEAR_CH_ABORTED_INTSTAT_BITADDRESSOFFSET 31
#define NPU_DW_DMAC_CH1_INTCLEARREG_CLEAR_CH_ABORTED_INTSTAT_REGISTERSIZE 1



#define NPU_DW_DMAC_CH1_INTCLEARREG_CLEAR_ECC_PROT_CHMEM_CORRERR_INTSTAT_BITADDRESSOFFSET 32
#define NPU_DW_DMAC_CH1_INTCLEARREG_CLEAR_ECC_PROT_CHMEM_CORRERR_INTSTAT_REGISTERSIZE 1



#define NPU_DW_DMAC_CH1_INTCLEARREG_CLEAR_ECC_PROT_CHMEM_UNCORRERR_INTSTAT_BITADDRESSOFFSET 33
#define NPU_DW_DMAC_CH1_INTCLEARREG_CLEAR_ECC_PROT_CHMEM_UNCORRERR_INTSTAT_REGISTERSIZE 1



#define NPU_DW_DMAC_CH1_INTCLEARREG_CLEAR_ECC_PROT_UIDMEM_CORRERR_INTSTAT_BITADDRESSOFFSET 34
#define NPU_DW_DMAC_CH1_INTCLEARREG_CLEAR_ECC_PROT_UIDMEM_CORRERR_INTSTAT_REGISTERSIZE 1



#define NPU_DW_DMAC_CH1_INTCLEARREG_CLEAR_ECC_PROT_UIDMEM_UNCORRERR_INTSTAT_BITADDRESSOFFSET 35
#define NPU_DW_DMAC_CH1_INTCLEARREG_CLEAR_ECC_PROT_UIDMEM_UNCORRERR_INTSTAT_REGISTERSIZE 1



#define NPU_DW_DMAC_CH1_INTCLEARREG_RSVD_DMAC_CHX_INTCLEARREG_36TO63_BITADDRESSOFFSET 36
#define NPU_DW_DMAC_CH1_INTCLEARREG_RSVD_DMAC_CHX_INTCLEARREG_36TO63_REGISTERSIZE 28





#define NPU_DW_DMAC_CH1_CFG_EXTD (NPU_DW_DMAC_CHANNEL1_REGISTERS_ADDRESS_BLOCK_BASEADDRESS + 0XA0)
#define NPU_DW_DMAC_CH1_CFG_EXTD_REGISTERSIZE 64
#define NPU_DW_DMAC_CH1_CFG_EXTD_REGISTERRESETVALUE 0X0
#define NPU_DW_DMAC_CH1_CFG_EXTD_REGISTERRESETMASK 0XFFFFFFFFFFFFFFFF





#define NPU_DW_DMAC_CH1_CFG_EXTD_LLI_AXPROT_BITADDRESSOFFSET 0
#define NPU_DW_DMAC_CH1_CFG_EXTD_LLI_AXPROT_REGISTERSIZE 3



#define NPU_DW_DMAC_CH1_CFG_EXTD_LLI_AXCACHE_BITADDRESSOFFSET 3
#define NPU_DW_DMAC_CH1_CFG_EXTD_LLI_AXCACHE_REGISTERSIZE 4



#define NPU_DW_DMAC_CH1_CFG_EXTD_RSVD_DMAC_CHX_CFG_EXTD_7TO63_BITADDRESSOFFSET 7
#define NPU_DW_DMAC_CH1_CFG_EXTD_RSVD_DMAC_CHX_CFG_EXTD_7TO63_REGISTERSIZE 57



#define NPU_DW_DMAC_CHANNEL2_REGISTERS_ADDRESS_BLOCK_BASEADDRESS 0X200



#define NPU_DW_DMAC_CH2_SAR (NPU_DW_DMAC_CHANNEL2_REGISTERS_ADDRESS_BLOCK_BASEADDRESS + 0X0)
#define NPU_DW_DMAC_CH2_SAR_REGISTERSIZE 64
#define NPU_DW_DMAC_CH2_SAR_REGISTERRESETVALUE 0X0
#define NPU_DW_DMAC_CH2_SAR_REGISTERRESETMASK 0XFFFFFFFFFFFFFFFF





#define NPU_DW_DMAC_CH2_SAR_SAR_BITADDRESSOFFSET 0
#define NPU_DW_DMAC_CH2_SAR_SAR_REGISTERSIZE 64





#define NPU_DW_DMAC_CH2_DAR (NPU_DW_DMAC_CHANNEL2_REGISTERS_ADDRESS_BLOCK_BASEADDRESS + 0X8)
#define NPU_DW_DMAC_CH2_DAR_REGISTERSIZE 64
#define NPU_DW_DMAC_CH2_DAR_REGISTERRESETVALUE 0X0
#define NPU_DW_DMAC_CH2_DAR_REGISTERRESETMASK 0XFFFFFFFFFFFFFFFF





#define NPU_DW_DMAC_CH2_DAR_DAR_BITADDRESSOFFSET 0
#define NPU_DW_DMAC_CH2_DAR_DAR_REGISTERSIZE 64





#define NPU_DW_DMAC_CH2_BLOCK_TS (NPU_DW_DMAC_CHANNEL2_REGISTERS_ADDRESS_BLOCK_BASEADDRESS + 0X10)
#define NPU_DW_DMAC_CH2_BLOCK_TS_REGISTERSIZE 64
#define NPU_DW_DMAC_CH2_BLOCK_TS_REGISTERRESETVALUE 0X0
#define NPU_DW_DMAC_CH2_BLOCK_TS_REGISTERRESETMASK 0XFFFFFFFFFFFFFFFF





#define NPU_DW_DMAC_CH2_BLOCK_TS_BLOCK_TS_BITADDRESSOFFSET 0
#define NPU_DW_DMAC_CH2_BLOCK_TS_BLOCK_TS_REGISTERSIZE 22



#define NPU_DW_DMAC_CH2_BLOCK_TS_RSVD_DMAC_CHX_BLOCK_TSREG_63TO22_BITADDRESSOFFSET 22
#define NPU_DW_DMAC_CH2_BLOCK_TS_RSVD_DMAC_CHX_BLOCK_TSREG_63TO22_REGISTERSIZE 42





#define NPU_DW_DMAC_CH2_CTL (NPU_DW_DMAC_CHANNEL2_REGISTERS_ADDRESS_BLOCK_BASEADDRESS + 0X18)
#define NPU_DW_DMAC_CH2_CTL_REGISTERSIZE 64
#define NPU_DW_DMAC_CH2_CTL_REGISTERRESETVALUE 0X1200
#define NPU_DW_DMAC_CH2_CTL_REGISTERRESETMASK 0XFFFFFFFFFFFFFFFF





#define NPU_DW_DMAC_CH2_CTL_SMS_BITADDRESSOFFSET 0
#define NPU_DW_DMAC_CH2_CTL_SMS_REGISTERSIZE 1



#define NPU_DW_DMAC_CH2_CTL_RSVD_DMAC_CHX_CTL_1_BITADDRESSOFFSET 1
#define NPU_DW_DMAC_CH2_CTL_RSVD_DMAC_CHX_CTL_1_REGISTERSIZE 1



#define NPU_DW_DMAC_CH2_CTL_DMS_BITADDRESSOFFSET 2
#define NPU_DW_DMAC_CH2_CTL_DMS_REGISTERSIZE 1



#define NPU_DW_DMAC_CH2_CTL_RSVD_DMAC_CHX_CTL_3_BITADDRESSOFFSET 3
#define NPU_DW_DMAC_CH2_CTL_RSVD_DMAC_CHX_CTL_3_REGISTERSIZE 1



#define NPU_DW_DMAC_CH2_CTL_SINC_BITADDRESSOFFSET 4
#define NPU_DW_DMAC_CH2_CTL_SINC_REGISTERSIZE 1



#define NPU_DW_DMAC_CH2_CTL_RSVD_DMAC_CHX_CTL_5_BITADDRESSOFFSET 5
#define NPU_DW_DMAC_CH2_CTL_RSVD_DMAC_CHX_CTL_5_REGISTERSIZE 1



#define NPU_DW_DMAC_CH2_CTL_DINC_BITADDRESSOFFSET 6
#define NPU_DW_DMAC_CH2_CTL_DINC_REGISTERSIZE 1



#define NPU_DW_DMAC_CH2_CTL_RSVD_DMAC_CHX_CTL_7_BITADDRESSOFFSET 7
#define NPU_DW_DMAC_CH2_CTL_RSVD_DMAC_CHX_CTL_7_REGISTERSIZE 1



#define NPU_DW_DMAC_CH2_CTL_SRC_TR_WIDTH_BITADDRESSOFFSET 8
#define NPU_DW_DMAC_CH2_CTL_SRC_TR_WIDTH_REGISTERSIZE 3



#define NPU_DW_DMAC_CH2_CTL_DST_TR_WIDTH_BITADDRESSOFFSET 11
#define NPU_DW_DMAC_CH2_CTL_DST_TR_WIDTH_REGISTERSIZE 3



#define NPU_DW_DMAC_CH2_CTL_SRC_MSIZE_BITADDRESSOFFSET 14
#define NPU_DW_DMAC_CH2_CTL_SRC_MSIZE_REGISTERSIZE 4



#define NPU_DW_DMAC_CH2_CTL_DST_MSIZE_BITADDRESSOFFSET 18
#define NPU_DW_DMAC_CH2_CTL_DST_MSIZE_REGISTERSIZE 4



#define NPU_DW_DMAC_CH2_CTL_AR_CACHE_BITADDRESSOFFSET 22
#define NPU_DW_DMAC_CH2_CTL_AR_CACHE_REGISTERSIZE 4



#define NPU_DW_DMAC_CH2_CTL_AW_CACHE_BITADDRESSOFFSET 26
#define NPU_DW_DMAC_CH2_CTL_AW_CACHE_REGISTERSIZE 4



#define NPU_DW_DMAC_CH2_CTL_NONPOSTED_LASTWRITE_EN_BITADDRESSOFFSET 30
#define NPU_DW_DMAC_CH2_CTL_NONPOSTED_LASTWRITE_EN_REGISTERSIZE 1



#define NPU_DW_DMAC_CH2_CTL_RSVD_DMAC_CHX_CTL_31_BITADDRESSOFFSET 31
#define NPU_DW_DMAC_CH2_CTL_RSVD_DMAC_CHX_CTL_31_REGISTERSIZE 1



#define NPU_DW_DMAC_CH2_CTL_AR_PROT_BITADDRESSOFFSET 32
#define NPU_DW_DMAC_CH2_CTL_AR_PROT_REGISTERSIZE 3



#define NPU_DW_DMAC_CH2_CTL_AW_PROT_BITADDRESSOFFSET 35
#define NPU_DW_DMAC_CH2_CTL_AW_PROT_REGISTERSIZE 3



#define NPU_DW_DMAC_CH2_CTL_ARLEN_EN_BITADDRESSOFFSET 38
#define NPU_DW_DMAC_CH2_CTL_ARLEN_EN_REGISTERSIZE 1



#define NPU_DW_DMAC_CH2_CTL_ARLEN_BITADDRESSOFFSET 39
#define NPU_DW_DMAC_CH2_CTL_ARLEN_REGISTERSIZE 8



#define NPU_DW_DMAC_CH2_CTL_AWLEN_EN_BITADDRESSOFFSET 47
#define NPU_DW_DMAC_CH2_CTL_AWLEN_EN_REGISTERSIZE 1



#define NPU_DW_DMAC_CH2_CTL_AWLEN_BITADDRESSOFFSET 48
#define NPU_DW_DMAC_CH2_CTL_AWLEN_REGISTERSIZE 8



#define NPU_DW_DMAC_CH2_CTL_SRC_STAT_EN_BITADDRESSOFFSET 56
#define NPU_DW_DMAC_CH2_CTL_SRC_STAT_EN_REGISTERSIZE 1



#define NPU_DW_DMAC_CH2_CTL_DST_STAT_EN_BITADDRESSOFFSET 57
#define NPU_DW_DMAC_CH2_CTL_DST_STAT_EN_REGISTERSIZE 1



#define NPU_DW_DMAC_CH2_CTL_IOC_BLKTFR_BITADDRESSOFFSET 58
#define NPU_DW_DMAC_CH2_CTL_IOC_BLKTFR_REGISTERSIZE 1



#define NPU_DW_DMAC_CH2_CTL_RSVD_DMAC_CHX_CTL_59TO61_BITADDRESSOFFSET 59
#define NPU_DW_DMAC_CH2_CTL_RSVD_DMAC_CHX_CTL_59TO61_REGISTERSIZE 3



#define NPU_DW_DMAC_CH2_CTL_SHADOWREG_OR_LLI_LAST_BITADDRESSOFFSET 62
#define NPU_DW_DMAC_CH2_CTL_SHADOWREG_OR_LLI_LAST_REGISTERSIZE 1



#define NPU_DW_DMAC_CH2_CTL_SHADOWREG_OR_LLI_VALID_BITADDRESSOFFSET 63
#define NPU_DW_DMAC_CH2_CTL_SHADOWREG_OR_LLI_VALID_REGISTERSIZE 1





#define NPU_DW_DMAC_CH2_CFG (NPU_DW_DMAC_CHANNEL2_REGISTERS_ADDRESS_BLOCK_BASEADDRESS + 0X20)
#define NPU_DW_DMAC_CH2_CFG_REGISTERSIZE 64
#define NPU_DW_DMAC_CH2_CFG_REGISTERRESETVALUE 0X4001B00000000
#define NPU_DW_DMAC_CH2_CFG_REGISTERRESETMASK 0XFFFFFFFFFFFFFFFF





#define NPU_DW_DMAC_CH2_CFG_SRC_MULTBLK_TYPE_BITADDRESSOFFSET 0
#define NPU_DW_DMAC_CH2_CFG_SRC_MULTBLK_TYPE_REGISTERSIZE 2



#define NPU_DW_DMAC_CH2_CFG_DST_MULTBLK_TYPE_BITADDRESSOFFSET 2
#define NPU_DW_DMAC_CH2_CFG_DST_MULTBLK_TYPE_REGISTERSIZE 2



#define NPU_DW_DMAC_CH2_CFG_RSVD_DMAC_CHX_CFG_4TO17_BITADDRESSOFFSET 4
#define NPU_DW_DMAC_CH2_CFG_RSVD_DMAC_CHX_CFG_4TO17_REGISTERSIZE 14



#define NPU_DW_DMAC_CH2_CFG_RD_UID_BITADDRESSOFFSET 18
#define NPU_DW_DMAC_CH2_CFG_RD_UID_REGISTERSIZE 4



#define NPU_DW_DMAC_CH2_CFG_RSVD_DMAC_CHX_CFG_22TO24_BITADDRESSOFFSET 22
#define NPU_DW_DMAC_CH2_CFG_RSVD_DMAC_CHX_CFG_22TO24_REGISTERSIZE 3



#define NPU_DW_DMAC_CH2_CFG_WR_UID_BITADDRESSOFFSET 25
#define NPU_DW_DMAC_CH2_CFG_WR_UID_REGISTERSIZE 4



#define NPU_DW_DMAC_CH2_CFG_RSVD_DMAC_CHX_CFG_29TO31_BITADDRESSOFFSET 29
#define NPU_DW_DMAC_CH2_CFG_RSVD_DMAC_CHX_CFG_29TO31_REGISTERSIZE 3



#define NPU_DW_DMAC_CH2_CFG_TT_FC_BITADDRESSOFFSET 32
#define NPU_DW_DMAC_CH2_CFG_TT_FC_REGISTERSIZE 3



#define NPU_DW_DMAC_CH2_CFG_HS_SEL_SRC_BITADDRESSOFFSET 35
#define NPU_DW_DMAC_CH2_CFG_HS_SEL_SRC_REGISTERSIZE 1



#define NPU_DW_DMAC_CH2_CFG_HS_SEL_DST_BITADDRESSOFFSET 36
#define NPU_DW_DMAC_CH2_CFG_HS_SEL_DST_REGISTERSIZE 1



#define NPU_DW_DMAC_CH2_CFG_SRC_HWHS_POL_BITADDRESSOFFSET 37
#define NPU_DW_DMAC_CH2_CFG_SRC_HWHS_POL_REGISTERSIZE 1



#define NPU_DW_DMAC_CH2_CFG_DST_HWHS_POL_BITADDRESSOFFSET 38
#define NPU_DW_DMAC_CH2_CFG_DST_HWHS_POL_REGISTERSIZE 1



#define NPU_DW_DMAC_CH2_CFG_SRC_PER_BITADDRESSOFFSET 39
#define NPU_DW_DMAC_CH2_CFG_SRC_PER_REGISTERSIZE 1



#define NPU_DW_DMAC_CH2_CFG_RSVD_DMAC_CHX_CFG_42_39_BITADDRESSOFFSET 40
#define NPU_DW_DMAC_CH2_CFG_RSVD_DMAC_CHX_CFG_42_39_REGISTERSIZE 3



#define NPU_DW_DMAC_CH2_CFG_RSVD_DMAC_CHX_CFG_43_BITADDRESSOFFSET 43
#define NPU_DW_DMAC_CH2_CFG_RSVD_DMAC_CHX_CFG_43_REGISTERSIZE 1



#define NPU_DW_DMAC_CH2_CFG_DST_PER_BITADDRESSOFFSET 44
#define NPU_DW_DMAC_CH2_CFG_DST_PER_REGISTERSIZE 1



#define NPU_DW_DMAC_CH2_CFG_RSVD_DMAC_CHX_CFG_47_44_BITADDRESSOFFSET 45
#define NPU_DW_DMAC_CH2_CFG_RSVD_DMAC_CHX_CFG_47_44_REGISTERSIZE 3



#define NPU_DW_DMAC_CH2_CFG_RSVD_DMAC_CHX_CFG_48_BITADDRESSOFFSET 48
#define NPU_DW_DMAC_CH2_CFG_RSVD_DMAC_CHX_CFG_48_REGISTERSIZE 1



#define NPU_DW_DMAC_CH2_CFG_CH_PRIOR_BITADDRESSOFFSET 49
#define NPU_DW_DMAC_CH2_CFG_CH_PRIOR_REGISTERSIZE 3



#define NPU_DW_DMAC_CH2_CFG_LOCK_CH_BITADDRESSOFFSET 52
#define NPU_DW_DMAC_CH2_CFG_LOCK_CH_REGISTERSIZE 1



#define NPU_DW_DMAC_CH2_CFG_LOCK_CH_L_BITADDRESSOFFSET 53
#define NPU_DW_DMAC_CH2_CFG_LOCK_CH_L_REGISTERSIZE 2



#define NPU_DW_DMAC_CH2_CFG_SRC_OSR_LMT_BITADDRESSOFFSET 55
#define NPU_DW_DMAC_CH2_CFG_SRC_OSR_LMT_REGISTERSIZE 4



#define NPU_DW_DMAC_CH2_CFG_DST_OSR_LMT_BITADDRESSOFFSET 59
#define NPU_DW_DMAC_CH2_CFG_DST_OSR_LMT_REGISTERSIZE 4



#define NPU_DW_DMAC_CH2_CFG_RSVD_DMAC_CHX_CFG_63_BITADDRESSOFFSET 63
#define NPU_DW_DMAC_CH2_CFG_RSVD_DMAC_CHX_CFG_63_REGISTERSIZE 1





#define NPU_DW_DMAC_CH2_LLP (NPU_DW_DMAC_CHANNEL2_REGISTERS_ADDRESS_BLOCK_BASEADDRESS + 0X28)
#define NPU_DW_DMAC_CH2_LLP_REGISTERSIZE 64
#define NPU_DW_DMAC_CH2_LLP_REGISTERRESETVALUE 0X0
#define NPU_DW_DMAC_CH2_LLP_REGISTERRESETMASK 0XFFFFFFFFFFFFFFFF





#define NPU_DW_DMAC_CH2_LLP_LMS_BITADDRESSOFFSET 0
#define NPU_DW_DMAC_CH2_LLP_LMS_REGISTERSIZE 1



#define NPU_DW_DMAC_CH2_LLP_RSVD_DMAC_CHX_LLP_1TO5_BITADDRESSOFFSET 1
#define NPU_DW_DMAC_CH2_LLP_RSVD_DMAC_CHX_LLP_1TO5_REGISTERSIZE 5



#define NPU_DW_DMAC_CH2_LLP_LOC_BITADDRESSOFFSET 6
#define NPU_DW_DMAC_CH2_LLP_LOC_REGISTERSIZE 58





#define NPU_DW_DMAC_CH2_STATUSREG (NPU_DW_DMAC_CHANNEL2_REGISTERS_ADDRESS_BLOCK_BASEADDRESS + 0X30)
#define NPU_DW_DMAC_CH2_STATUSREG_REGISTERSIZE 64
#define NPU_DW_DMAC_CH2_STATUSREG_REGISTERRESETVALUE 0X0
#define NPU_DW_DMAC_CH2_STATUSREG_REGISTERRESETMASK 0XFFFFFFFFFFFFFFFF





#define NPU_DW_DMAC_CH2_STATUSREG_CMPLTD_BLK_TFR_SIZE_BITADDRESSOFFSET 0
#define NPU_DW_DMAC_CH2_STATUSREG_CMPLTD_BLK_TFR_SIZE_REGISTERSIZE 22



#define NPU_DW_DMAC_CH2_STATUSREG_RSVD_DMAC_CHX_STATUSREG_22TO31_BITADDRESSOFFSET 22
#define NPU_DW_DMAC_CH2_STATUSREG_RSVD_DMAC_CHX_STATUSREG_22TO31_REGISTERSIZE 10



#define NPU_DW_DMAC_CH2_STATUSREG_DATA_LEFT_IN_FIFO_BITADDRESSOFFSET 32
#define NPU_DW_DMAC_CH2_STATUSREG_DATA_LEFT_IN_FIFO_REGISTERSIZE 15



#define NPU_DW_DMAC_CH2_STATUSREG_RSVD_DMAC_CHX_STATUSREG_47TO63_BITADDRESSOFFSET 47
#define NPU_DW_DMAC_CH2_STATUSREG_RSVD_DMAC_CHX_STATUSREG_47TO63_REGISTERSIZE 17





#define NPU_DW_DMAC_CH2_SWHSSRCREG (NPU_DW_DMAC_CHANNEL2_REGISTERS_ADDRESS_BLOCK_BASEADDRESS + 0X38)
#define NPU_DW_DMAC_CH2_SWHSSRCREG_REGISTERSIZE 64
#define NPU_DW_DMAC_CH2_SWHSSRCREG_REGISTERRESETVALUE 0X0
#define NPU_DW_DMAC_CH2_SWHSSRCREG_REGISTERRESETMASK 0XFFFFFFFFFFFFFFFF





#define NPU_DW_DMAC_CH2_SWHSSRCREG_SWHS_REQ_SRC_BITADDRESSOFFSET 0
#define NPU_DW_DMAC_CH2_SWHSSRCREG_SWHS_REQ_SRC_REGISTERSIZE 1



#define NPU_DW_DMAC_CH2_SWHSSRCREG_SWHS_REQ_SRC_WE_BITADDRESSOFFSET 1
#define NPU_DW_DMAC_CH2_SWHSSRCREG_SWHS_REQ_SRC_WE_REGISTERSIZE 1



#define NPU_DW_DMAC_CH2_SWHSSRCREG_SWHS_SGLREQ_SRC_BITADDRESSOFFSET 2
#define NPU_DW_DMAC_CH2_SWHSSRCREG_SWHS_SGLREQ_SRC_REGISTERSIZE 1



#define NPU_DW_DMAC_CH2_SWHSSRCREG_SWHS_SGLREQ_SRC_WE_BITADDRESSOFFSET 3
#define NPU_DW_DMAC_CH2_SWHSSRCREG_SWHS_SGLREQ_SRC_WE_REGISTERSIZE 1



#define NPU_DW_DMAC_CH2_SWHSSRCREG_SWHS_LST_SRC_BITADDRESSOFFSET 4
#define NPU_DW_DMAC_CH2_SWHSSRCREG_SWHS_LST_SRC_REGISTERSIZE 1



#define NPU_DW_DMAC_CH2_SWHSSRCREG_SWHS_LST_SRC_WE_BITADDRESSOFFSET 5
#define NPU_DW_DMAC_CH2_SWHSSRCREG_SWHS_LST_SRC_WE_REGISTERSIZE 1



#define NPU_DW_DMAC_CH2_SWHSSRCREG_RSVD_DMAC_CHX_SWHSSRCREG_6TO63_BITADDRESSOFFSET 6
#define NPU_DW_DMAC_CH2_SWHSSRCREG_RSVD_DMAC_CHX_SWHSSRCREG_6TO63_REGISTERSIZE 58





#define NPU_DW_DMAC_CH2_SWHSDSTREG (NPU_DW_DMAC_CHANNEL2_REGISTERS_ADDRESS_BLOCK_BASEADDRESS + 0X40)
#define NPU_DW_DMAC_CH2_SWHSDSTREG_REGISTERSIZE 64
#define NPU_DW_DMAC_CH2_SWHSDSTREG_REGISTERRESETVALUE 0X0
#define NPU_DW_DMAC_CH2_SWHSDSTREG_REGISTERRESETMASK 0XFFFFFFFFFFFFFFFF





#define NPU_DW_DMAC_CH2_SWHSDSTREG_SWHS_REQ_DST_BITADDRESSOFFSET 0
#define NPU_DW_DMAC_CH2_SWHSDSTREG_SWHS_REQ_DST_REGISTERSIZE 1



#define NPU_DW_DMAC_CH2_SWHSDSTREG_SWHS_REQ_DST_WE_BITADDRESSOFFSET 1
#define NPU_DW_DMAC_CH2_SWHSDSTREG_SWHS_REQ_DST_WE_REGISTERSIZE 1



#define NPU_DW_DMAC_CH2_SWHSDSTREG_SWHS_SGLREQ_DST_BITADDRESSOFFSET 2
#define NPU_DW_DMAC_CH2_SWHSDSTREG_SWHS_SGLREQ_DST_REGISTERSIZE 1



#define NPU_DW_DMAC_CH2_SWHSDSTREG_SWHS_SGLREQ_DST_WE_BITADDRESSOFFSET 3
#define NPU_DW_DMAC_CH2_SWHSDSTREG_SWHS_SGLREQ_DST_WE_REGISTERSIZE 1



#define NPU_DW_DMAC_CH2_SWHSDSTREG_SWHS_LST_DST_BITADDRESSOFFSET 4
#define NPU_DW_DMAC_CH2_SWHSDSTREG_SWHS_LST_DST_REGISTERSIZE 1



#define NPU_DW_DMAC_CH2_SWHSDSTREG_SWHS_LST_DST_WE_BITADDRESSOFFSET 5
#define NPU_DW_DMAC_CH2_SWHSDSTREG_SWHS_LST_DST_WE_REGISTERSIZE 1



#define NPU_DW_DMAC_CH2_SWHSDSTREG_RSVD_DMAC_CHX_SWHSDSTREG_6TO63_BITADDRESSOFFSET 6
#define NPU_DW_DMAC_CH2_SWHSDSTREG_RSVD_DMAC_CHX_SWHSDSTREG_6TO63_REGISTERSIZE 58





#define NPU_DW_DMAC_CH2_BLK_TFR_RESUMEREQREG (NPU_DW_DMAC_CHANNEL2_REGISTERS_ADDRESS_BLOCK_BASEADDRESS + 0X48)
#define NPU_DW_DMAC_CH2_BLK_TFR_RESUMEREQREG_REGISTERSIZE 64
#define NPU_DW_DMAC_CH2_BLK_TFR_RESUMEREQREG_REGISTERRESETVALUE 0X0
#define NPU_DW_DMAC_CH2_BLK_TFR_RESUMEREQREG_REGISTERRESETMASK 0XFFFFFFFFFFFFFFFF





#define NPU_DW_DMAC_CH2_BLK_TFR_RESUMEREQREG_BLK_TFR_RESUMEREQ_BITADDRESSOFFSET 0
#define NPU_DW_DMAC_CH2_BLK_TFR_RESUMEREQREG_BLK_TFR_RESUMEREQ_REGISTERSIZE 1



#define NPU_DW_DMAC_CH2_BLK_TFR_RESUMEREQREG_RSVD_DMAC_CHX_BLK_TFR_RESUMEREQREG_1TO63_BITADDRESSOFFSET 1
#define NPU_DW_DMAC_CH2_BLK_TFR_RESUMEREQREG_RSVD_DMAC_CHX_BLK_TFR_RESUMEREQREG_1TO63_REGISTERSIZE 63





#define NPU_DW_DMAC_CH2_AXI_IDREG (NPU_DW_DMAC_CHANNEL2_REGISTERS_ADDRESS_BLOCK_BASEADDRESS + 0X50)
#define NPU_DW_DMAC_CH2_AXI_IDREG_REGISTERSIZE 64
#define NPU_DW_DMAC_CH2_AXI_IDREG_REGISTERRESETVALUE 0X0
#define NPU_DW_DMAC_CH2_AXI_IDREG_REGISTERRESETMASK 0XFFFFFFFFFFFFFFFF





#define NPU_DW_DMAC_CH2_AXI_IDREG_AXI_READ_ID_SUFFIX_BITADDRESSOFFSET 0
#define NPU_DW_DMAC_CH2_AXI_IDREG_AXI_READ_ID_SUFFIX_REGISTERSIZE 2



#define NPU_DW_DMAC_CH2_AXI_IDREG_RSVD_DMAC_CHX_AXI_IDREG_IDW_L2NCM1TO31_BITADDRESSOFFSET 2
#define NPU_DW_DMAC_CH2_AXI_IDREG_RSVD_DMAC_CHX_AXI_IDREG_IDW_L2NCM1TO31_REGISTERSIZE 14



#define NPU_DW_DMAC_CH2_AXI_IDREG_AXI_WRITE_ID_SUFFIX_BITADDRESSOFFSET 16
#define NPU_DW_DMAC_CH2_AXI_IDREG_AXI_WRITE_ID_SUFFIX_REGISTERSIZE 2



#define NPU_DW_DMAC_CH2_AXI_IDREG_RSVD_DMAC_CHX_AXI_IDREG_IDW_L2NCM32TO63_BITADDRESSOFFSET 18
#define NPU_DW_DMAC_CH2_AXI_IDREG_RSVD_DMAC_CHX_AXI_IDREG_IDW_L2NCM32TO63_REGISTERSIZE 14



#define NPU_DW_DMAC_CH2_AXI_IDREG_RSVD_DMAC_CHX_AXI_IDREG_32TO63_BITADDRESSOFFSET 32
#define NPU_DW_DMAC_CH2_AXI_IDREG_RSVD_DMAC_CHX_AXI_IDREG_32TO63_REGISTERSIZE 32





#define NPU_DW_DMAC_CH2_AXI_QOSREG (NPU_DW_DMAC_CHANNEL2_REGISTERS_ADDRESS_BLOCK_BASEADDRESS + 0X58)
#define NPU_DW_DMAC_CH2_AXI_QOSREG_REGISTERSIZE 64
#define NPU_DW_DMAC_CH2_AXI_QOSREG_REGISTERRESETVALUE 0X0
#define NPU_DW_DMAC_CH2_AXI_QOSREG_REGISTERRESETMASK 0XFFFFFFFFFFFFFFFF





#define NPU_DW_DMAC_CH2_AXI_QOSREG_AXI_AWQOS_BITADDRESSOFFSET 0
#define NPU_DW_DMAC_CH2_AXI_QOSREG_AXI_AWQOS_REGISTERSIZE 4



#define NPU_DW_DMAC_CH2_AXI_QOSREG_AXI_ARQOS_BITADDRESSOFFSET 4
#define NPU_DW_DMAC_CH2_AXI_QOSREG_AXI_ARQOS_REGISTERSIZE 4



#define NPU_DW_DMAC_CH2_AXI_QOSREG_RSVD_DMAC_CHX_AXI_QOSREG_8TO63_BITADDRESSOFFSET 8
#define NPU_DW_DMAC_CH2_AXI_QOSREG_RSVD_DMAC_CHX_AXI_QOSREG_8TO63_REGISTERSIZE 56





#define NPU_DW_DMAC_CH2_SSTAT (NPU_DW_DMAC_CHANNEL2_REGISTERS_ADDRESS_BLOCK_BASEADDRESS + 0X60)
#define NPU_DW_DMAC_CH2_SSTAT_REGISTERSIZE 64
#define NPU_DW_DMAC_CH2_SSTAT_REGISTERRESETVALUE 0X0
#define NPU_DW_DMAC_CH2_SSTAT_REGISTERRESETMASK 0XFFFFFFFFFFFFFFFF





#define NPU_DW_DMAC_CH2_SSTAT_SSTAT_BITADDRESSOFFSET 0
#define NPU_DW_DMAC_CH2_SSTAT_SSTAT_REGISTERSIZE 32



#define NPU_DW_DMAC_CH2_SSTAT_RSVD_DMAC_CHX_SSTAT_32TO63_BITADDRESSOFFSET 32
#define NPU_DW_DMAC_CH2_SSTAT_RSVD_DMAC_CHX_SSTAT_32TO63_REGISTERSIZE 32





#define NPU_DW_DMAC_CH2_DSTAT (NPU_DW_DMAC_CHANNEL2_REGISTERS_ADDRESS_BLOCK_BASEADDRESS + 0X68)
#define NPU_DW_DMAC_CH2_DSTAT_REGISTERSIZE 64
#define NPU_DW_DMAC_CH2_DSTAT_REGISTERRESETVALUE 0X0
#define NPU_DW_DMAC_CH2_DSTAT_REGISTERRESETMASK 0XFFFFFFFFFFFFFFFF





#define NPU_DW_DMAC_CH2_DSTAT_DSTAT_BITADDRESSOFFSET 0
#define NPU_DW_DMAC_CH2_DSTAT_DSTAT_REGISTERSIZE 32



#define NPU_DW_DMAC_CH2_DSTAT_RSVD_DMAC_CHX_DSTAT_32TO63_BITADDRESSOFFSET 32
#define NPU_DW_DMAC_CH2_DSTAT_RSVD_DMAC_CHX_DSTAT_32TO63_REGISTERSIZE 32





#define NPU_DW_DMAC_CH2_SSTATAR (NPU_DW_DMAC_CHANNEL2_REGISTERS_ADDRESS_BLOCK_BASEADDRESS + 0X70)
#define NPU_DW_DMAC_CH2_SSTATAR_REGISTERSIZE 64
#define NPU_DW_DMAC_CH2_SSTATAR_REGISTERRESETVALUE 0X0
#define NPU_DW_DMAC_CH2_SSTATAR_REGISTERRESETMASK 0XFFFFFFFFFFFFFFFF





#define NPU_DW_DMAC_CH2_SSTATAR_SSTATAR_BITADDRESSOFFSET 0
#define NPU_DW_DMAC_CH2_SSTATAR_SSTATAR_REGISTERSIZE 64





#define NPU_DW_DMAC_CH2_DSTATAR (NPU_DW_DMAC_CHANNEL2_REGISTERS_ADDRESS_BLOCK_BASEADDRESS + 0X78)
#define NPU_DW_DMAC_CH2_DSTATAR_REGISTERSIZE 64
#define NPU_DW_DMAC_CH2_DSTATAR_REGISTERRESETVALUE 0X0
#define NPU_DW_DMAC_CH2_DSTATAR_REGISTERRESETMASK 0XFFFFFFFFFFFFFFFF





#define NPU_DW_DMAC_CH2_DSTATAR_DSTATAR_BITADDRESSOFFSET 0
#define NPU_DW_DMAC_CH2_DSTATAR_DSTATAR_REGISTERSIZE 64





#define NPU_DW_DMAC_CH2_INTSTATUS_ENABLEREG (NPU_DW_DMAC_CHANNEL2_REGISTERS_ADDRESS_BLOCK_BASEADDRESS + 0X80)
#define NPU_DW_DMAC_CH2_INTSTATUS_ENABLEREG_REGISTERSIZE 64
#define NPU_DW_DMAC_CH2_INTSTATUS_ENABLEREG_REGISTERRESETVALUE 0XFFFFFFFFFFFFFFFF
#define NPU_DW_DMAC_CH2_INTSTATUS_ENABLEREG_REGISTERRESETMASK 0XFFFFFFFFFFFFFFFF





#define NPU_DW_DMAC_CH2_INTSTATUS_ENABLEREG_ENABLE_BLOCK_TFR_DONE_INTSTAT_BITADDRESSOFFSET 0
#define NPU_DW_DMAC_CH2_INTSTATUS_ENABLEREG_ENABLE_BLOCK_TFR_DONE_INTSTAT_REGISTERSIZE 1



#define NPU_DW_DMAC_CH2_INTSTATUS_ENABLEREG_ENABLE_DMA_TFR_DONE_INTSTAT_BITADDRESSOFFSET 1
#define NPU_DW_DMAC_CH2_INTSTATUS_ENABLEREG_ENABLE_DMA_TFR_DONE_INTSTAT_REGISTERSIZE 1



#define NPU_DW_DMAC_CH2_INTSTATUS_ENABLEREG_RSVD_DMAC_CHX_INTSTATUS_ENABLEREG_2_BITADDRESSOFFSET 2
#define NPU_DW_DMAC_CH2_INTSTATUS_ENABLEREG_RSVD_DMAC_CHX_INTSTATUS_ENABLEREG_2_REGISTERSIZE 1



#define NPU_DW_DMAC_CH2_INTSTATUS_ENABLEREG_ENABLE_SRC_TRANSCOMP_INTSTAT_BITADDRESSOFFSET 3
#define NPU_DW_DMAC_CH2_INTSTATUS_ENABLEREG_ENABLE_SRC_TRANSCOMP_INTSTAT_REGISTERSIZE 1



#define NPU_DW_DMAC_CH2_INTSTATUS_ENABLEREG_ENABLE_DST_TRANSCOMP_INTSTAT_BITADDRESSOFFSET 4
#define NPU_DW_DMAC_CH2_INTSTATUS_ENABLEREG_ENABLE_DST_TRANSCOMP_INTSTAT_REGISTERSIZE 1



#define NPU_DW_DMAC_CH2_INTSTATUS_ENABLEREG_ENABLE_SRC_DEC_ERR_INTSTAT_BITADDRESSOFFSET 5
#define NPU_DW_DMAC_CH2_INTSTATUS_ENABLEREG_ENABLE_SRC_DEC_ERR_INTSTAT_REGISTERSIZE 1



#define NPU_DW_DMAC_CH2_INTSTATUS_ENABLEREG_ENABLE_DST_DEC_ERR_INTSTAT_BITADDRESSOFFSET 6
#define NPU_DW_DMAC_CH2_INTSTATUS_ENABLEREG_ENABLE_DST_DEC_ERR_INTSTAT_REGISTERSIZE 1



#define NPU_DW_DMAC_CH2_INTSTATUS_ENABLEREG_ENABLE_SRC_SLV_ERR_INTSTAT_BITADDRESSOFFSET 7
#define NPU_DW_DMAC_CH2_INTSTATUS_ENABLEREG_ENABLE_SRC_SLV_ERR_INTSTAT_REGISTERSIZE 1



#define NPU_DW_DMAC_CH2_INTSTATUS_ENABLEREG_ENABLE_DST_SLV_ERR_INTSTAT_BITADDRESSOFFSET 8
#define NPU_DW_DMAC_CH2_INTSTATUS_ENABLEREG_ENABLE_DST_SLV_ERR_INTSTAT_REGISTERSIZE 1



#define NPU_DW_DMAC_CH2_INTSTATUS_ENABLEREG_ENABLE_LLI_RD_DEC_ERR_INTSTAT_BITADDRESSOFFSET 9
#define NPU_DW_DMAC_CH2_INTSTATUS_ENABLEREG_ENABLE_LLI_RD_DEC_ERR_INTSTAT_REGISTERSIZE 1



#define NPU_DW_DMAC_CH2_INTSTATUS_ENABLEREG_ENABLE_LLI_WR_DEC_ERR_INTSTAT_BITADDRESSOFFSET 10
#define NPU_DW_DMAC_CH2_INTSTATUS_ENABLEREG_ENABLE_LLI_WR_DEC_ERR_INTSTAT_REGISTERSIZE 1



#define NPU_DW_DMAC_CH2_INTSTATUS_ENABLEREG_ENABLE_LLI_RD_SLV_ERR_INTSTAT_BITADDRESSOFFSET 11
#define NPU_DW_DMAC_CH2_INTSTATUS_ENABLEREG_ENABLE_LLI_RD_SLV_ERR_INTSTAT_REGISTERSIZE 1



#define NPU_DW_DMAC_CH2_INTSTATUS_ENABLEREG_ENABLE_LLI_WR_SLV_ERR_INTSTAT_BITADDRESSOFFSET 12
#define NPU_DW_DMAC_CH2_INTSTATUS_ENABLEREG_ENABLE_LLI_WR_SLV_ERR_INTSTAT_REGISTERSIZE 1



#define NPU_DW_DMAC_CH2_INTSTATUS_ENABLEREG_ENABLE_SHADOWREG_OR_LLI_INVALID_ERR_INTSTAT_BITADDRESSOFFSET 13
#define NPU_DW_DMAC_CH2_INTSTATUS_ENABLEREG_ENABLE_SHADOWREG_OR_LLI_INVALID_ERR_INTSTAT_REGISTERSIZE 1



#define NPU_DW_DMAC_CH2_INTSTATUS_ENABLEREG_ENABLE_SLVIF_MULTIBLKTYPE_ERR_INTSTAT_BITADDRESSOFFSET 14
#define NPU_DW_DMAC_CH2_INTSTATUS_ENABLEREG_ENABLE_SLVIF_MULTIBLKTYPE_ERR_INTSTAT_REGISTERSIZE 1



#define NPU_DW_DMAC_CH2_INTSTATUS_ENABLEREG_RSVD_DMAC_CHX_INTSTATUS_ENABLEREG_15_BITADDRESSOFFSET 15
#define NPU_DW_DMAC_CH2_INTSTATUS_ENABLEREG_RSVD_DMAC_CHX_INTSTATUS_ENABLEREG_15_REGISTERSIZE 1



#define NPU_DW_DMAC_CH2_INTSTATUS_ENABLEREG_ENABLE_SLVIF_DEC_ERR_INTSTAT_BITADDRESSOFFSET 16
#define NPU_DW_DMAC_CH2_INTSTATUS_ENABLEREG_ENABLE_SLVIF_DEC_ERR_INTSTAT_REGISTERSIZE 1



#define NPU_DW_DMAC_CH2_INTSTATUS_ENABLEREG_ENABLE_SLVIF_WR2RO_ERR_INTSTAT_BITADDRESSOFFSET 17
#define NPU_DW_DMAC_CH2_INTSTATUS_ENABLEREG_ENABLE_SLVIF_WR2RO_ERR_INTSTAT_REGISTERSIZE 1



#define NPU_DW_DMAC_CH2_INTSTATUS_ENABLEREG_ENABLE_SLVIF_RD2RWO_ERR_INTSTAT_BITADDRESSOFFSET 18
#define NPU_DW_DMAC_CH2_INTSTATUS_ENABLEREG_ENABLE_SLVIF_RD2RWO_ERR_INTSTAT_REGISTERSIZE 1



#define NPU_DW_DMAC_CH2_INTSTATUS_ENABLEREG_ENABLE_SLVIF_WRONCHEN_ERR_INTSTAT_BITADDRESSOFFSET 19
#define NPU_DW_DMAC_CH2_INTSTATUS_ENABLEREG_ENABLE_SLVIF_WRONCHEN_ERR_INTSTAT_REGISTERSIZE 1



#define NPU_DW_DMAC_CH2_INTSTATUS_ENABLEREG_ENABLE_SLVIF_SHADOWREG_WRON_VALID_ERR_INTSTAT_BITADDRESSOFFSET 20
#define NPU_DW_DMAC_CH2_INTSTATUS_ENABLEREG_ENABLE_SLVIF_SHADOWREG_WRON_VALID_ERR_INTSTAT_REGISTERSIZE 1



#define NPU_DW_DMAC_CH2_INTSTATUS_ENABLEREG_ENABLE_SLVIF_WRONHOLD_ERR_INTSTAT_BITADDRESSOFFSET 21
#define NPU_DW_DMAC_CH2_INTSTATUS_ENABLEREG_ENABLE_SLVIF_WRONHOLD_ERR_INTSTAT_REGISTERSIZE 1



#define NPU_DW_DMAC_CH2_INTSTATUS_ENABLEREG_RSVD_DMAC_CHX_INTSTATUS_ENABLEREG_22TO23_BITADDRESSOFFSET 22
#define NPU_DW_DMAC_CH2_INTSTATUS_ENABLEREG_RSVD_DMAC_CHX_INTSTATUS_ENABLEREG_22TO23_REGISTERSIZE 2



#define NPU_DW_DMAC_CH2_INTSTATUS_ENABLEREG_ENABLE_SLVIF_ADDRPARITY_ERR_INTSTAT_BITADDRESSOFFSET 24
#define NPU_DW_DMAC_CH2_INTSTATUS_ENABLEREG_ENABLE_SLVIF_ADDRPARITY_ERR_INTSTAT_REGISTERSIZE 1



#define NPU_DW_DMAC_CH2_INTSTATUS_ENABLEREG_ENABLE_SLVIF_WRPARITY_ERR_INTSTAT_BITADDRESSOFFSET 25
#define NPU_DW_DMAC_CH2_INTSTATUS_ENABLEREG_ENABLE_SLVIF_WRPARITY_ERR_INTSTAT_REGISTERSIZE 1



#define NPU_DW_DMAC_CH2_INTSTATUS_ENABLEREG_RSVD_DMAC_CHX_INTSTATUS_ENABLEREG_26_BITADDRESSOFFSET 26
#define NPU_DW_DMAC_CH2_INTSTATUS_ENABLEREG_RSVD_DMAC_CHX_INTSTATUS_ENABLEREG_26_REGISTERSIZE 1



#define NPU_DW_DMAC_CH2_INTSTATUS_ENABLEREG_ENABLE_CH_LOCK_CLEARED_INTSTAT_BITADDRESSOFFSET 27
#define NPU_DW_DMAC_CH2_INTSTATUS_ENABLEREG_ENABLE_CH_LOCK_CLEARED_INTSTAT_REGISTERSIZE 1



#define NPU_DW_DMAC_CH2_INTSTATUS_ENABLEREG_ENABLE_CH_SRC_SUSPENDED_INTSTAT_BITADDRESSOFFSET 28
#define NPU_DW_DMAC_CH2_INTSTATUS_ENABLEREG_ENABLE_CH_SRC_SUSPENDED_INTSTAT_REGISTERSIZE 1



#define NPU_DW_DMAC_CH2_INTSTATUS_ENABLEREG_ENABLE_CH_SUSPENDED_INTSTAT_BITADDRESSOFFSET 29
#define NPU_DW_DMAC_CH2_INTSTATUS_ENABLEREG_ENABLE_CH_SUSPENDED_INTSTAT_REGISTERSIZE 1



#define NPU_DW_DMAC_CH2_INTSTATUS_ENABLEREG_ENABLE_CH_DISABLED_INTSTAT_BITADDRESSOFFSET 30
#define NPU_DW_DMAC_CH2_INTSTATUS_ENABLEREG_ENABLE_CH_DISABLED_INTSTAT_REGISTERSIZE 1



#define NPU_DW_DMAC_CH2_INTSTATUS_ENABLEREG_ENABLE_CH_ABORTED_INTSTAT_BITADDRESSOFFSET 31
#define NPU_DW_DMAC_CH2_INTSTATUS_ENABLEREG_ENABLE_CH_ABORTED_INTSTAT_REGISTERSIZE 1



#define NPU_DW_DMAC_CH2_INTSTATUS_ENABLEREG_ENABLE_ECC_PROT_CHMEM_CORRERR_INTSTAT_BITADDRESSOFFSET 32
#define NPU_DW_DMAC_CH2_INTSTATUS_ENABLEREG_ENABLE_ECC_PROT_CHMEM_CORRERR_INTSTAT_REGISTERSIZE 1



#define NPU_DW_DMAC_CH2_INTSTATUS_ENABLEREG_ENABLE_ECC_PROT_CHMEM_UNCORRERR_INTSTAT_BITADDRESSOFFSET 33
#define NPU_DW_DMAC_CH2_INTSTATUS_ENABLEREG_ENABLE_ECC_PROT_CHMEM_UNCORRERR_INTSTAT_REGISTERSIZE 1



#define NPU_DW_DMAC_CH2_INTSTATUS_ENABLEREG_ENABLE_ECC_PROT_UIDMEM_CORRERR_INTSTAT_BITADDRESSOFFSET 34
#define NPU_DW_DMAC_CH2_INTSTATUS_ENABLEREG_ENABLE_ECC_PROT_UIDMEM_CORRERR_INTSTAT_REGISTERSIZE 1



#define NPU_DW_DMAC_CH2_INTSTATUS_ENABLEREG_ENABLE_ECC_PROT_UIDMEM_UNCORRERR_INTSTAT_BITADDRESSOFFSET 35
#define NPU_DW_DMAC_CH2_INTSTATUS_ENABLEREG_ENABLE_ECC_PROT_UIDMEM_UNCORRERR_INTSTAT_REGISTERSIZE 1



#define NPU_DW_DMAC_CH2_INTSTATUS_ENABLEREG_RSVD_DMAC_CHX_INTSTATUS_ENABLEREG_32TO63_BITADDRESSOFFSET 36
#define NPU_DW_DMAC_CH2_INTSTATUS_ENABLEREG_RSVD_DMAC_CHX_INTSTATUS_ENABLEREG_32TO63_REGISTERSIZE 28





#define NPU_DW_DMAC_CH2_INTSTATUS (NPU_DW_DMAC_CHANNEL2_REGISTERS_ADDRESS_BLOCK_BASEADDRESS + 0X88)
#define NPU_DW_DMAC_CH2_INTSTATUS_REGISTERSIZE 64
#define NPU_DW_DMAC_CH2_INTSTATUS_REGISTERRESETVALUE 0X0
#define NPU_DW_DMAC_CH2_INTSTATUS_REGISTERRESETMASK 0XFFFFFFFFFFFFFFFF





#define NPU_DW_DMAC_CH2_INTSTATUS_BLOCK_TFR_DONE_INTSTAT_BITADDRESSOFFSET 0
#define NPU_DW_DMAC_CH2_INTSTATUS_BLOCK_TFR_DONE_INTSTAT_REGISTERSIZE 1



#define NPU_DW_DMAC_CH2_INTSTATUS_DMA_TFR_DONE_INTSTAT_BITADDRESSOFFSET 1
#define NPU_DW_DMAC_CH2_INTSTATUS_DMA_TFR_DONE_INTSTAT_REGISTERSIZE 1



#define NPU_DW_DMAC_CH2_INTSTATUS_RSVD_DMAC_CHX_INTSTATUSREG_2_BITADDRESSOFFSET 2
#define NPU_DW_DMAC_CH2_INTSTATUS_RSVD_DMAC_CHX_INTSTATUSREG_2_REGISTERSIZE 1



#define NPU_DW_DMAC_CH2_INTSTATUS_SRC_TRANSCOMP_INTSTAT_BITADDRESSOFFSET 3
#define NPU_DW_DMAC_CH2_INTSTATUS_SRC_TRANSCOMP_INTSTAT_REGISTERSIZE 1



#define NPU_DW_DMAC_CH2_INTSTATUS_DST_TRANSCOMP_INTSTAT_BITADDRESSOFFSET 4
#define NPU_DW_DMAC_CH2_INTSTATUS_DST_TRANSCOMP_INTSTAT_REGISTERSIZE 1



#define NPU_DW_DMAC_CH2_INTSTATUS_SRC_DEC_ERR_INTSTAT_BITADDRESSOFFSET 5
#define NPU_DW_DMAC_CH2_INTSTATUS_SRC_DEC_ERR_INTSTAT_REGISTERSIZE 1



#define NPU_DW_DMAC_CH2_INTSTATUS_DST_DEC_ERR_INTSTAT_BITADDRESSOFFSET 6
#define NPU_DW_DMAC_CH2_INTSTATUS_DST_DEC_ERR_INTSTAT_REGISTERSIZE 1



#define NPU_DW_DMAC_CH2_INTSTATUS_SRC_SLV_ERR_INTSTAT_BITADDRESSOFFSET 7
#define NPU_DW_DMAC_CH2_INTSTATUS_SRC_SLV_ERR_INTSTAT_REGISTERSIZE 1



#define NPU_DW_DMAC_CH2_INTSTATUS_DST_SLV_ERR_INTSTAT_BITADDRESSOFFSET 8
#define NPU_DW_DMAC_CH2_INTSTATUS_DST_SLV_ERR_INTSTAT_REGISTERSIZE 1



#define NPU_DW_DMAC_CH2_INTSTATUS_LLI_RD_DEC_ERR_INTSTAT_BITADDRESSOFFSET 9
#define NPU_DW_DMAC_CH2_INTSTATUS_LLI_RD_DEC_ERR_INTSTAT_REGISTERSIZE 1



#define NPU_DW_DMAC_CH2_INTSTATUS_LLI_WR_DEC_ERR_INTSTAT_BITADDRESSOFFSET 10
#define NPU_DW_DMAC_CH2_INTSTATUS_LLI_WR_DEC_ERR_INTSTAT_REGISTERSIZE 1



#define NPU_DW_DMAC_CH2_INTSTATUS_LLI_RD_SLV_ERR_INTSTAT_BITADDRESSOFFSET 11
#define NPU_DW_DMAC_CH2_INTSTATUS_LLI_RD_SLV_ERR_INTSTAT_REGISTERSIZE 1



#define NPU_DW_DMAC_CH2_INTSTATUS_LLI_WR_SLV_ERR_INTSTAT_BITADDRESSOFFSET 12
#define NPU_DW_DMAC_CH2_INTSTATUS_LLI_WR_SLV_ERR_INTSTAT_REGISTERSIZE 1



#define NPU_DW_DMAC_CH2_INTSTATUS_SHADOWREG_OR_LLI_INVALID_ERR_INTSTAT_BITADDRESSOFFSET 13
#define NPU_DW_DMAC_CH2_INTSTATUS_SHADOWREG_OR_LLI_INVALID_ERR_INTSTAT_REGISTERSIZE 1



#define NPU_DW_DMAC_CH2_INTSTATUS_SLVIF_MULTIBLKTYPE_ERR_INTSTAT_BITADDRESSOFFSET 14
#define NPU_DW_DMAC_CH2_INTSTATUS_SLVIF_MULTIBLKTYPE_ERR_INTSTAT_REGISTERSIZE 1



#define NPU_DW_DMAC_CH2_INTSTATUS_RSVD_DMAC_CHX_INTSTATUSREG_15_BITADDRESSOFFSET 15
#define NPU_DW_DMAC_CH2_INTSTATUS_RSVD_DMAC_CHX_INTSTATUSREG_15_REGISTERSIZE 1



#define NPU_DW_DMAC_CH2_INTSTATUS_SLVIF_DEC_ERR_INTSTAT_BITADDRESSOFFSET 16
#define NPU_DW_DMAC_CH2_INTSTATUS_SLVIF_DEC_ERR_INTSTAT_REGISTERSIZE 1



#define NPU_DW_DMAC_CH2_INTSTATUS_SLVIF_WR2RO_ERR_INTSTAT_BITADDRESSOFFSET 17
#define NPU_DW_DMAC_CH2_INTSTATUS_SLVIF_WR2RO_ERR_INTSTAT_REGISTERSIZE 1



#define NPU_DW_DMAC_CH2_INTSTATUS_SLVIF_RD2RWO_ERR_INTSTAT_BITADDRESSOFFSET 18
#define NPU_DW_DMAC_CH2_INTSTATUS_SLVIF_RD2RWO_ERR_INTSTAT_REGISTERSIZE 1



#define NPU_DW_DMAC_CH2_INTSTATUS_SLVIF_WRONCHEN_ERR_INTSTAT_BITADDRESSOFFSET 19
#define NPU_DW_DMAC_CH2_INTSTATUS_SLVIF_WRONCHEN_ERR_INTSTAT_REGISTERSIZE 1



#define NPU_DW_DMAC_CH2_INTSTATUS_SLVIF_SHADOWREG_WRON_VALID_ERR_INTSTAT_BITADDRESSOFFSET 20
#define NPU_DW_DMAC_CH2_INTSTATUS_SLVIF_SHADOWREG_WRON_VALID_ERR_INTSTAT_REGISTERSIZE 1



#define NPU_DW_DMAC_CH2_INTSTATUS_SLVIF_WRONHOLD_ERR_INTSTAT_BITADDRESSOFFSET 21
#define NPU_DW_DMAC_CH2_INTSTATUS_SLVIF_WRONHOLD_ERR_INTSTAT_REGISTERSIZE 1



#define NPU_DW_DMAC_CH2_INTSTATUS_RSVD_DMAC_CHX_INTSTATUSREG_22TO23_BITADDRESSOFFSET 22
#define NPU_DW_DMAC_CH2_INTSTATUS_RSVD_DMAC_CHX_INTSTATUSREG_22TO23_REGISTERSIZE 2



#define NPU_DW_DMAC_CH2_INTSTATUS_SLVIF_ADDRPARITY_ERR_INTSTAT_BITADDRESSOFFSET 24
#define NPU_DW_DMAC_CH2_INTSTATUS_SLVIF_ADDRPARITY_ERR_INTSTAT_REGISTERSIZE 1



#define NPU_DW_DMAC_CH2_INTSTATUS_SLVIF_WRPARITY_ERR_INTSTAT_BITADDRESSOFFSET 25
#define NPU_DW_DMAC_CH2_INTSTATUS_SLVIF_WRPARITY_ERR_INTSTAT_REGISTERSIZE 1



#define NPU_DW_DMAC_CH2_INTSTATUS_RSVD_DMAC_CHX_INTSTATUSREG_26_BITADDRESSOFFSET 26
#define NPU_DW_DMAC_CH2_INTSTATUS_RSVD_DMAC_CHX_INTSTATUSREG_26_REGISTERSIZE 1



#define NPU_DW_DMAC_CH2_INTSTATUS_CH_LOCK_CLEARED_INTSTAT_BITADDRESSOFFSET 27
#define NPU_DW_DMAC_CH2_INTSTATUS_CH_LOCK_CLEARED_INTSTAT_REGISTERSIZE 1



#define NPU_DW_DMAC_CH2_INTSTATUS_CH_SRC_SUSPENDED_INTSTAT_BITADDRESSOFFSET 28
#define NPU_DW_DMAC_CH2_INTSTATUS_CH_SRC_SUSPENDED_INTSTAT_REGISTERSIZE 1



#define NPU_DW_DMAC_CH2_INTSTATUS_CH_SUSPENDED_INTSTAT_BITADDRESSOFFSET 29
#define NPU_DW_DMAC_CH2_INTSTATUS_CH_SUSPENDED_INTSTAT_REGISTERSIZE 1



#define NPU_DW_DMAC_CH2_INTSTATUS_CH_DISABLED_INTSTAT_BITADDRESSOFFSET 30
#define NPU_DW_DMAC_CH2_INTSTATUS_CH_DISABLED_INTSTAT_REGISTERSIZE 1



#define NPU_DW_DMAC_CH2_INTSTATUS_CH_ABORTED_INTSTAT_BITADDRESSOFFSET 31
#define NPU_DW_DMAC_CH2_INTSTATUS_CH_ABORTED_INTSTAT_REGISTERSIZE 1



#define NPU_DW_DMAC_CH2_INTSTATUS_ECC_PROT_CHMEM_CORRERR_INTSTAT_BITADDRESSOFFSET 32
#define NPU_DW_DMAC_CH2_INTSTATUS_ECC_PROT_CHMEM_CORRERR_INTSTAT_REGISTERSIZE 1



#define NPU_DW_DMAC_CH2_INTSTATUS_ECC_PROT_CHMEM_UNCORRERR_INTSTAT_BITADDRESSOFFSET 33
#define NPU_DW_DMAC_CH2_INTSTATUS_ECC_PROT_CHMEM_UNCORRERR_INTSTAT_REGISTERSIZE 1



#define NPU_DW_DMAC_CH2_INTSTATUS_ECC_PROT_UIDMEM_CORRERR_INTSTAT_BITADDRESSOFFSET 34
#define NPU_DW_DMAC_CH2_INTSTATUS_ECC_PROT_UIDMEM_CORRERR_INTSTAT_REGISTERSIZE 1



#define NPU_DW_DMAC_CH2_INTSTATUS_ECC_PROT_UIDMEM_UNCORRERR_INTSTAT_BITADDRESSOFFSET 35
#define NPU_DW_DMAC_CH2_INTSTATUS_ECC_PROT_UIDMEM_UNCORRERR_INTSTAT_REGISTERSIZE 1



#define NPU_DW_DMAC_CH2_INTSTATUS_RSVD_DMAC_CHX_INTSTATUSREG_36TO63_BITADDRESSOFFSET 36
#define NPU_DW_DMAC_CH2_INTSTATUS_RSVD_DMAC_CHX_INTSTATUSREG_36TO63_REGISTERSIZE 28





#define NPU_DW_DMAC_CH2_INTSIGNAL_ENABLEREG (NPU_DW_DMAC_CHANNEL2_REGISTERS_ADDRESS_BLOCK_BASEADDRESS + 0X90)
#define NPU_DW_DMAC_CH2_INTSIGNAL_ENABLEREG_REGISTERSIZE 64
#define NPU_DW_DMAC_CH2_INTSIGNAL_ENABLEREG_REGISTERRESETVALUE 0XFFFFFFFFFFFFFFFF
#define NPU_DW_DMAC_CH2_INTSIGNAL_ENABLEREG_REGISTERRESETMASK 0XFFFFFFFFFFFFFFFF





#define NPU_DW_DMAC_CH2_INTSIGNAL_ENABLEREG_ENABLE_BLOCK_TFR_DONE_INTSIGNAL_BITADDRESSOFFSET 0
#define NPU_DW_DMAC_CH2_INTSIGNAL_ENABLEREG_ENABLE_BLOCK_TFR_DONE_INTSIGNAL_REGISTERSIZE 1



#define NPU_DW_DMAC_CH2_INTSIGNAL_ENABLEREG_ENABLE_DMA_TFR_DONE_INTSIGNAL_BITADDRESSOFFSET 1
#define NPU_DW_DMAC_CH2_INTSIGNAL_ENABLEREG_ENABLE_DMA_TFR_DONE_INTSIGNAL_REGISTERSIZE 1



#define NPU_DW_DMAC_CH2_INTSIGNAL_ENABLEREG_RSVD_DMAC_CHX_INTSTATUS_ENABLEREG_2_BITADDRESSOFFSET 2
#define NPU_DW_DMAC_CH2_INTSIGNAL_ENABLEREG_RSVD_DMAC_CHX_INTSTATUS_ENABLEREG_2_REGISTERSIZE 1



#define NPU_DW_DMAC_CH2_INTSIGNAL_ENABLEREG_ENABLE_SRC_TRANSCOMP_INTSIGNAL_BITADDRESSOFFSET 3
#define NPU_DW_DMAC_CH2_INTSIGNAL_ENABLEREG_ENABLE_SRC_TRANSCOMP_INTSIGNAL_REGISTERSIZE 1



#define NPU_DW_DMAC_CH2_INTSIGNAL_ENABLEREG_ENABLE_DST_TRANSCOMP_INTSIGNAL_BITADDRESSOFFSET 4
#define NPU_DW_DMAC_CH2_INTSIGNAL_ENABLEREG_ENABLE_DST_TRANSCOMP_INTSIGNAL_REGISTERSIZE 1



#define NPU_DW_DMAC_CH2_INTSIGNAL_ENABLEREG_ENABLE_SRC_DEC_ERR_INTSIGNAL_BITADDRESSOFFSET 5
#define NPU_DW_DMAC_CH2_INTSIGNAL_ENABLEREG_ENABLE_SRC_DEC_ERR_INTSIGNAL_REGISTERSIZE 1



#define NPU_DW_DMAC_CH2_INTSIGNAL_ENABLEREG_ENABLE_DST_DEC_ERR_INTSIGNAL_BITADDRESSOFFSET 6
#define NPU_DW_DMAC_CH2_INTSIGNAL_ENABLEREG_ENABLE_DST_DEC_ERR_INTSIGNAL_REGISTERSIZE 1



#define NPU_DW_DMAC_CH2_INTSIGNAL_ENABLEREG_ENABLE_SRC_SLV_ERR_INTSIGNAL_BITADDRESSOFFSET 7
#define NPU_DW_DMAC_CH2_INTSIGNAL_ENABLEREG_ENABLE_SRC_SLV_ERR_INTSIGNAL_REGISTERSIZE 1



#define NPU_DW_DMAC_CH2_INTSIGNAL_ENABLEREG_ENABLE_DST_SLV_ERR_INTSIGNAL_BITADDRESSOFFSET 8
#define NPU_DW_DMAC_CH2_INTSIGNAL_ENABLEREG_ENABLE_DST_SLV_ERR_INTSIGNAL_REGISTERSIZE 1



#define NPU_DW_DMAC_CH2_INTSIGNAL_ENABLEREG_ENABLE_LLI_RD_DEC_ERR_INTSIGNAL_BITADDRESSOFFSET 9
#define NPU_DW_DMAC_CH2_INTSIGNAL_ENABLEREG_ENABLE_LLI_RD_DEC_ERR_INTSIGNAL_REGISTERSIZE 1



#define NPU_DW_DMAC_CH2_INTSIGNAL_ENABLEREG_ENABLE_LLI_WR_DEC_ERR_INTSIGNAL_BITADDRESSOFFSET 10
#define NPU_DW_DMAC_CH2_INTSIGNAL_ENABLEREG_ENABLE_LLI_WR_DEC_ERR_INTSIGNAL_REGISTERSIZE 1



#define NPU_DW_DMAC_CH2_INTSIGNAL_ENABLEREG_ENABLE_LLI_RD_SLV_ERR_INTSIGNAL_BITADDRESSOFFSET 11
#define NPU_DW_DMAC_CH2_INTSIGNAL_ENABLEREG_ENABLE_LLI_RD_SLV_ERR_INTSIGNAL_REGISTERSIZE 1



#define NPU_DW_DMAC_CH2_INTSIGNAL_ENABLEREG_ENABLE_LLI_WR_SLV_ERR_INTSIGNAL_BITADDRESSOFFSET 12
#define NPU_DW_DMAC_CH2_INTSIGNAL_ENABLEREG_ENABLE_LLI_WR_SLV_ERR_INTSIGNAL_REGISTERSIZE 1



#define NPU_DW_DMAC_CH2_INTSIGNAL_ENABLEREG_ENABLE_SHADOWREG_OR_LLI_INVALID_ERR_INTSIGNAL_BITADDRESSOFFSET 13
#define NPU_DW_DMAC_CH2_INTSIGNAL_ENABLEREG_ENABLE_SHADOWREG_OR_LLI_INVALID_ERR_INTSIGNAL_REGISTERSIZE 1



#define NPU_DW_DMAC_CH2_INTSIGNAL_ENABLEREG_ENABLE_SLVIF_MULTIBLKTYPE_ERR_INTSIGNAL_BITADDRESSOFFSET 14
#define NPU_DW_DMAC_CH2_INTSIGNAL_ENABLEREG_ENABLE_SLVIF_MULTIBLKTYPE_ERR_INTSIGNAL_REGISTERSIZE 1



#define NPU_DW_DMAC_CH2_INTSIGNAL_ENABLEREG_RSVD_DMAC_CHX_INTSTATUS_ENABLEREG_15_BITADDRESSOFFSET 15
#define NPU_DW_DMAC_CH2_INTSIGNAL_ENABLEREG_RSVD_DMAC_CHX_INTSTATUS_ENABLEREG_15_REGISTERSIZE 1



#define NPU_DW_DMAC_CH2_INTSIGNAL_ENABLEREG_ENABLE_SLVIF_DEC_ERR_INTSIGNAL_BITADDRESSOFFSET 16
#define NPU_DW_DMAC_CH2_INTSIGNAL_ENABLEREG_ENABLE_SLVIF_DEC_ERR_INTSIGNAL_REGISTERSIZE 1



#define NPU_DW_DMAC_CH2_INTSIGNAL_ENABLEREG_ENABLE_SLVIF_WR2RO_ERR_INTSIGNAL_BITADDRESSOFFSET 17
#define NPU_DW_DMAC_CH2_INTSIGNAL_ENABLEREG_ENABLE_SLVIF_WR2RO_ERR_INTSIGNAL_REGISTERSIZE 1



#define NPU_DW_DMAC_CH2_INTSIGNAL_ENABLEREG_ENABLE_SLVIF_RD2RWO_ERR_INTSIGNAL_BITADDRESSOFFSET 18
#define NPU_DW_DMAC_CH2_INTSIGNAL_ENABLEREG_ENABLE_SLVIF_RD2RWO_ERR_INTSIGNAL_REGISTERSIZE 1



#define NPU_DW_DMAC_CH2_INTSIGNAL_ENABLEREG_ENABLE_SLVIF_WRONCHEN_ERR_INTSIGNAL_BITADDRESSOFFSET 19
#define NPU_DW_DMAC_CH2_INTSIGNAL_ENABLEREG_ENABLE_SLVIF_WRONCHEN_ERR_INTSIGNAL_REGISTERSIZE 1



#define NPU_DW_DMAC_CH2_INTSIGNAL_ENABLEREG_ENABLE_SLVIF_SHADOWREG_WRON_VALID_ERR_INTSIGNAL_BITADDRESSOFFSET 20
#define NPU_DW_DMAC_CH2_INTSIGNAL_ENABLEREG_ENABLE_SLVIF_SHADOWREG_WRON_VALID_ERR_INTSIGNAL_REGISTERSIZE 1



#define NPU_DW_DMAC_CH2_INTSIGNAL_ENABLEREG_ENABLE_SLVIF_WRONHOLD_ERR_INTSIGNAL_BITADDRESSOFFSET 21
#define NPU_DW_DMAC_CH2_INTSIGNAL_ENABLEREG_ENABLE_SLVIF_WRONHOLD_ERR_INTSIGNAL_REGISTERSIZE 1



#define NPU_DW_DMAC_CH2_INTSIGNAL_ENABLEREG_RSVD_DMAC_CHX_INTSIGNAL_ENABLEREG_22TO23_BITADDRESSOFFSET 22
#define NPU_DW_DMAC_CH2_INTSIGNAL_ENABLEREG_RSVD_DMAC_CHX_INTSIGNAL_ENABLEREG_22TO23_REGISTERSIZE 2



#define NPU_DW_DMAC_CH2_INTSIGNAL_ENABLEREG_ENABLE_SLVIF_ADDRPARITY_ERR_INTSIGNAL_BITADDRESSOFFSET 24
#define NPU_DW_DMAC_CH2_INTSIGNAL_ENABLEREG_ENABLE_SLVIF_ADDRPARITY_ERR_INTSIGNAL_REGISTERSIZE 1



#define NPU_DW_DMAC_CH2_INTSIGNAL_ENABLEREG_ENABLE_SLVIF_WRPARITY_ERR_INTSIGNAL_BITADDRESSOFFSET 25
#define NPU_DW_DMAC_CH2_INTSIGNAL_ENABLEREG_ENABLE_SLVIF_WRPARITY_ERR_INTSIGNAL_REGISTERSIZE 1



#define NPU_DW_DMAC_CH2_INTSIGNAL_ENABLEREG_RSVD_DMAC_CHX_INTSIGNAL_ENABLEREG_26_BITADDRESSOFFSET 26
#define NPU_DW_DMAC_CH2_INTSIGNAL_ENABLEREG_RSVD_DMAC_CHX_INTSIGNAL_ENABLEREG_26_REGISTERSIZE 1



#define NPU_DW_DMAC_CH2_INTSIGNAL_ENABLEREG_ENABLE_CH_LOCK_CLEARED_INTSIGNAL_BITADDRESSOFFSET 27
#define NPU_DW_DMAC_CH2_INTSIGNAL_ENABLEREG_ENABLE_CH_LOCK_CLEARED_INTSIGNAL_REGISTERSIZE 1



#define NPU_DW_DMAC_CH2_INTSIGNAL_ENABLEREG_ENABLE_CH_SRC_SUSPENDED_INTSIGNAL_BITADDRESSOFFSET 28
#define NPU_DW_DMAC_CH2_INTSIGNAL_ENABLEREG_ENABLE_CH_SRC_SUSPENDED_INTSIGNAL_REGISTERSIZE 1



#define NPU_DW_DMAC_CH2_INTSIGNAL_ENABLEREG_ENABLE_CH_SUSPENDED_INTSIGNAL_BITADDRESSOFFSET 29
#define NPU_DW_DMAC_CH2_INTSIGNAL_ENABLEREG_ENABLE_CH_SUSPENDED_INTSIGNAL_REGISTERSIZE 1



#define NPU_DW_DMAC_CH2_INTSIGNAL_ENABLEREG_ENABLE_CH_DISABLED_INTSIGNAL_BITADDRESSOFFSET 30
#define NPU_DW_DMAC_CH2_INTSIGNAL_ENABLEREG_ENABLE_CH_DISABLED_INTSIGNAL_REGISTERSIZE 1



#define NPU_DW_DMAC_CH2_INTSIGNAL_ENABLEREG_ENABLE_CH_ABORTED_INTSIGNAL_BITADDRESSOFFSET 31
#define NPU_DW_DMAC_CH2_INTSIGNAL_ENABLEREG_ENABLE_CH_ABORTED_INTSIGNAL_REGISTERSIZE 1



#define NPU_DW_DMAC_CH2_INTSIGNAL_ENABLEREG_ENABLE_ECC_PROT_CHMEM_CORRERR_INTSIGNAL_BITADDRESSOFFSET 32
#define NPU_DW_DMAC_CH2_INTSIGNAL_ENABLEREG_ENABLE_ECC_PROT_CHMEM_CORRERR_INTSIGNAL_REGISTERSIZE 1



#define NPU_DW_DMAC_CH2_INTSIGNAL_ENABLEREG_ENABLE_ECC_PROT_CHMEM_UNCORRERR_INTSIGNAL_BITADDRESSOFFSET 33
#define NPU_DW_DMAC_CH2_INTSIGNAL_ENABLEREG_ENABLE_ECC_PROT_CHMEM_UNCORRERR_INTSIGNAL_REGISTERSIZE 1



#define NPU_DW_DMAC_CH2_INTSIGNAL_ENABLEREG_ENABLE_ECC_PROT_UIDMEM_CORRERR_INTSIGNAL_BITADDRESSOFFSET 34
#define NPU_DW_DMAC_CH2_INTSIGNAL_ENABLEREG_ENABLE_ECC_PROT_UIDMEM_CORRERR_INTSIGNAL_REGISTERSIZE 1



#define NPU_DW_DMAC_CH2_INTSIGNAL_ENABLEREG_ENABLE_ECC_PROT_UIDMEM_UNCORRERR_INTSIGNAL_BITADDRESSOFFSET 35
#define NPU_DW_DMAC_CH2_INTSIGNAL_ENABLEREG_ENABLE_ECC_PROT_UIDMEM_UNCORRERR_INTSIGNAL_REGISTERSIZE 1



#define NPU_DW_DMAC_CH2_INTSIGNAL_ENABLEREG_RSVD_DMAC_CHX_INTSIGNAL_ENABLEREG_36TO63_BITADDRESSOFFSET 36
#define NPU_DW_DMAC_CH2_INTSIGNAL_ENABLEREG_RSVD_DMAC_CHX_INTSIGNAL_ENABLEREG_36TO63_REGISTERSIZE 28





#define NPU_DW_DMAC_CH2_INTCLEARREG (NPU_DW_DMAC_CHANNEL2_REGISTERS_ADDRESS_BLOCK_BASEADDRESS + 0X98)
#define NPU_DW_DMAC_CH2_INTCLEARREG_REGISTERSIZE 64
#define NPU_DW_DMAC_CH2_INTCLEARREG_REGISTERRESETVALUE 0X0
#define NPU_DW_DMAC_CH2_INTCLEARREG_REGISTERRESETMASK 0XFFFFFFFFFFFFFFFF





#define NPU_DW_DMAC_CH2_INTCLEARREG_CLEAR_BLOCK_TFR_DONE_INTSTAT_BITADDRESSOFFSET 0
#define NPU_DW_DMAC_CH2_INTCLEARREG_CLEAR_BLOCK_TFR_DONE_INTSTAT_REGISTERSIZE 1



#define NPU_DW_DMAC_CH2_INTCLEARREG_CLEAR_DMA_TFR_DONE_INTSTAT_BITADDRESSOFFSET 1
#define NPU_DW_DMAC_CH2_INTCLEARREG_CLEAR_DMA_TFR_DONE_INTSTAT_REGISTERSIZE 1



#define NPU_DW_DMAC_CH2_INTCLEARREG_RSVD_DMAC_CHX_INTCLEARREG_2_BITADDRESSOFFSET 2
#define NPU_DW_DMAC_CH2_INTCLEARREG_RSVD_DMAC_CHX_INTCLEARREG_2_REGISTERSIZE 1



#define NPU_DW_DMAC_CH2_INTCLEARREG_CLEAR_SRC_TRANSCOMP_INTSTAT_BITADDRESSOFFSET 3
#define NPU_DW_DMAC_CH2_INTCLEARREG_CLEAR_SRC_TRANSCOMP_INTSTAT_REGISTERSIZE 1



#define NPU_DW_DMAC_CH2_INTCLEARREG_CLEAR_DST_TRANSCOMP_INTSTAT_BITADDRESSOFFSET 4
#define NPU_DW_DMAC_CH2_INTCLEARREG_CLEAR_DST_TRANSCOMP_INTSTAT_REGISTERSIZE 1



#define NPU_DW_DMAC_CH2_INTCLEARREG_CLEAR_SRC_DEC_ERR_INTSTAT_BITADDRESSOFFSET 5
#define NPU_DW_DMAC_CH2_INTCLEARREG_CLEAR_SRC_DEC_ERR_INTSTAT_REGISTERSIZE 1



#define NPU_DW_DMAC_CH2_INTCLEARREG_CLEAR_DST_DEC_ERR_INTSTAT_BITADDRESSOFFSET 6
#define NPU_DW_DMAC_CH2_INTCLEARREG_CLEAR_DST_DEC_ERR_INTSTAT_REGISTERSIZE 1



#define NPU_DW_DMAC_CH2_INTCLEARREG_CLEAR_SRC_SLV_ERR_INTSTAT_BITADDRESSOFFSET 7
#define NPU_DW_DMAC_CH2_INTCLEARREG_CLEAR_SRC_SLV_ERR_INTSTAT_REGISTERSIZE 1



#define NPU_DW_DMAC_CH2_INTCLEARREG_CLEAR_DST_SLV_ERR_INTSTAT_BITADDRESSOFFSET 8
#define NPU_DW_DMAC_CH2_INTCLEARREG_CLEAR_DST_SLV_ERR_INTSTAT_REGISTERSIZE 1



#define NPU_DW_DMAC_CH2_INTCLEARREG_CLEAR_LLI_RD_DEC_ERR_INTSTAT_BITADDRESSOFFSET 9
#define NPU_DW_DMAC_CH2_INTCLEARREG_CLEAR_LLI_RD_DEC_ERR_INTSTAT_REGISTERSIZE 1



#define NPU_DW_DMAC_CH2_INTCLEARREG_CLEAR_LLI_WR_DEC_ERR_INTSTAT_BITADDRESSOFFSET 10
#define NPU_DW_DMAC_CH2_INTCLEARREG_CLEAR_LLI_WR_DEC_ERR_INTSTAT_REGISTERSIZE 1



#define NPU_DW_DMAC_CH2_INTCLEARREG_CLEAR_LLI_RD_SLV_ERR_INTSTAT_BITADDRESSOFFSET 11
#define NPU_DW_DMAC_CH2_INTCLEARREG_CLEAR_LLI_RD_SLV_ERR_INTSTAT_REGISTERSIZE 1



#define NPU_DW_DMAC_CH2_INTCLEARREG_CLEAR_LLI_WR_SLV_ERR_INTSTAT_BITADDRESSOFFSET 12
#define NPU_DW_DMAC_CH2_INTCLEARREG_CLEAR_LLI_WR_SLV_ERR_INTSTAT_REGISTERSIZE 1



#define NPU_DW_DMAC_CH2_INTCLEARREG_CLEAR_SHADOWREG_OR_LLI_INVALID_ERR_INTSTAT_BITADDRESSOFFSET 13
#define NPU_DW_DMAC_CH2_INTCLEARREG_CLEAR_SHADOWREG_OR_LLI_INVALID_ERR_INTSTAT_REGISTERSIZE 1



#define NPU_DW_DMAC_CH2_INTCLEARREG_CLEAR_SLVIF_MULTIBLKTYPE_ERR_INTSTAT_BITADDRESSOFFSET 14
#define NPU_DW_DMAC_CH2_INTCLEARREG_CLEAR_SLVIF_MULTIBLKTYPE_ERR_INTSTAT_REGISTERSIZE 1



#define NPU_DW_DMAC_CH2_INTCLEARREG_RSVD_DMAC_CHX_INTCLEARREG_15_BITADDRESSOFFSET 15
#define NPU_DW_DMAC_CH2_INTCLEARREG_RSVD_DMAC_CHX_INTCLEARREG_15_REGISTERSIZE 1



#define NPU_DW_DMAC_CH2_INTCLEARREG_CLEAR_SLVIF_DEC_ERR_INTSTAT_BITADDRESSOFFSET 16
#define NPU_DW_DMAC_CH2_INTCLEARREG_CLEAR_SLVIF_DEC_ERR_INTSTAT_REGISTERSIZE 1



#define NPU_DW_DMAC_CH2_INTCLEARREG_CLEAR_SLVIF_WR2RO_ERR_INTSTAT_BITADDRESSOFFSET 17
#define NPU_DW_DMAC_CH2_INTCLEARREG_CLEAR_SLVIF_WR2RO_ERR_INTSTAT_REGISTERSIZE 1



#define NPU_DW_DMAC_CH2_INTCLEARREG_CLEAR_SLVIF_RD2RWO_ERR_INTSTAT_BITADDRESSOFFSET 18
#define NPU_DW_DMAC_CH2_INTCLEARREG_CLEAR_SLVIF_RD2RWO_ERR_INTSTAT_REGISTERSIZE 1



#define NPU_DW_DMAC_CH2_INTCLEARREG_CLEAR_SLVIF_WRONCHEN_ERR_INTSTAT_BITADDRESSOFFSET 19
#define NPU_DW_DMAC_CH2_INTCLEARREG_CLEAR_SLVIF_WRONCHEN_ERR_INTSTAT_REGISTERSIZE 1



#define NPU_DW_DMAC_CH2_INTCLEARREG_CLEAR_SLVIF_SHADOWREG_WRON_VALID_ERR_INTSTAT_BITADDRESSOFFSET 20
#define NPU_DW_DMAC_CH2_INTCLEARREG_CLEAR_SLVIF_SHADOWREG_WRON_VALID_ERR_INTSTAT_REGISTERSIZE 1



#define NPU_DW_DMAC_CH2_INTCLEARREG_CLEAR_SLVIF_WRONHOLD_ERR_INTSTAT_BITADDRESSOFFSET 21
#define NPU_DW_DMAC_CH2_INTCLEARREG_CLEAR_SLVIF_WRONHOLD_ERR_INTSTAT_REGISTERSIZE 1



#define NPU_DW_DMAC_CH2_INTCLEARREG_RSVD_DMAC_CHX_INTCLEARREG_22TO23_BITADDRESSOFFSET 22
#define NPU_DW_DMAC_CH2_INTCLEARREG_RSVD_DMAC_CHX_INTCLEARREG_22TO23_REGISTERSIZE 2



#define NPU_DW_DMAC_CH2_INTCLEARREG_CLEAR_SLVIF_ADDRPARITY_ERR_INTSTAT_BITADDRESSOFFSET 24
#define NPU_DW_DMAC_CH2_INTCLEARREG_CLEAR_SLVIF_ADDRPARITY_ERR_INTSTAT_REGISTERSIZE 1



#define NPU_DW_DMAC_CH2_INTCLEARREG_CLEAR_SLVIF_WRPARITY_ERR_INTSTAT_BITADDRESSOFFSET 25
#define NPU_DW_DMAC_CH2_INTCLEARREG_CLEAR_SLVIF_WRPARITY_ERR_INTSTAT_REGISTERSIZE 1



#define NPU_DW_DMAC_CH2_INTCLEARREG_RSVD_DMAC_CHX_INTCLEARREG_26_BITADDRESSOFFSET 26
#define NPU_DW_DMAC_CH2_INTCLEARREG_RSVD_DMAC_CHX_INTCLEARREG_26_REGISTERSIZE 1



#define NPU_DW_DMAC_CH2_INTCLEARREG_CLEAR_CH_LOCK_CLEARED_INTSTAT_BITADDRESSOFFSET 27
#define NPU_DW_DMAC_CH2_INTCLEARREG_CLEAR_CH_LOCK_CLEARED_INTSTAT_REGISTERSIZE 1



#define NPU_DW_DMAC_CH2_INTCLEARREG_CLEAR_CH_SRC_SUSPENDED_INTSTAT_BITADDRESSOFFSET 28
#define NPU_DW_DMAC_CH2_INTCLEARREG_CLEAR_CH_SRC_SUSPENDED_INTSTAT_REGISTERSIZE 1



#define NPU_DW_DMAC_CH2_INTCLEARREG_CLEAR_CH_SUSPENDED_INTSTAT_BITADDRESSOFFSET 29
#define NPU_DW_DMAC_CH2_INTCLEARREG_CLEAR_CH_SUSPENDED_INTSTAT_REGISTERSIZE 1



#define NPU_DW_DMAC_CH2_INTCLEARREG_CLEAR_CH_DISABLED_INTSTAT_BITADDRESSOFFSET 30
#define NPU_DW_DMAC_CH2_INTCLEARREG_CLEAR_CH_DISABLED_INTSTAT_REGISTERSIZE 1



#define NPU_DW_DMAC_CH2_INTCLEARREG_CLEAR_CH_ABORTED_INTSTAT_BITADDRESSOFFSET 31
#define NPU_DW_DMAC_CH2_INTCLEARREG_CLEAR_CH_ABORTED_INTSTAT_REGISTERSIZE 1



#define NPU_DW_DMAC_CH2_INTCLEARREG_CLEAR_ECC_PROT_CHMEM_CORRERR_INTSTAT_BITADDRESSOFFSET 32
#define NPU_DW_DMAC_CH2_INTCLEARREG_CLEAR_ECC_PROT_CHMEM_CORRERR_INTSTAT_REGISTERSIZE 1



#define NPU_DW_DMAC_CH2_INTCLEARREG_CLEAR_ECC_PROT_CHMEM_UNCORRERR_INTSTAT_BITADDRESSOFFSET 33
#define NPU_DW_DMAC_CH2_INTCLEARREG_CLEAR_ECC_PROT_CHMEM_UNCORRERR_INTSTAT_REGISTERSIZE 1



#define NPU_DW_DMAC_CH2_INTCLEARREG_CLEAR_ECC_PROT_UIDMEM_CORRERR_INTSTAT_BITADDRESSOFFSET 34
#define NPU_DW_DMAC_CH2_INTCLEARREG_CLEAR_ECC_PROT_UIDMEM_CORRERR_INTSTAT_REGISTERSIZE 1



#define NPU_DW_DMAC_CH2_INTCLEARREG_CLEAR_ECC_PROT_UIDMEM_UNCORRERR_INTSTAT_BITADDRESSOFFSET 35
#define NPU_DW_DMAC_CH2_INTCLEARREG_CLEAR_ECC_PROT_UIDMEM_UNCORRERR_INTSTAT_REGISTERSIZE 1



#define NPU_DW_DMAC_CH2_INTCLEARREG_RSVD_DMAC_CHX_INTCLEARREG_36TO63_BITADDRESSOFFSET 36
#define NPU_DW_DMAC_CH2_INTCLEARREG_RSVD_DMAC_CHX_INTCLEARREG_36TO63_REGISTERSIZE 28





#define NPU_DW_DMAC_CH2_CFG_EXTD (NPU_DW_DMAC_CHANNEL2_REGISTERS_ADDRESS_BLOCK_BASEADDRESS + 0XA0)
#define NPU_DW_DMAC_CH2_CFG_EXTD_REGISTERSIZE 64
#define NPU_DW_DMAC_CH2_CFG_EXTD_REGISTERRESETVALUE 0X0
#define NPU_DW_DMAC_CH2_CFG_EXTD_REGISTERRESETMASK 0XFFFFFFFFFFFFFFFF





#define NPU_DW_DMAC_CH2_CFG_EXTD_LLI_AXPROT_BITADDRESSOFFSET 0
#define NPU_DW_DMAC_CH2_CFG_EXTD_LLI_AXPROT_REGISTERSIZE 3



#define NPU_DW_DMAC_CH2_CFG_EXTD_LLI_AXCACHE_BITADDRESSOFFSET 3
#define NPU_DW_DMAC_CH2_CFG_EXTD_LLI_AXCACHE_REGISTERSIZE 4



#define NPU_DW_DMAC_CH2_CFG_EXTD_RSVD_DMAC_CHX_CFG_EXTD_7TO63_BITADDRESSOFFSET 7
#define NPU_DW_DMAC_CH2_CFG_EXTD_RSVD_DMAC_CHX_CFG_EXTD_7TO63_REGISTERSIZE 57



#define NPU_DW_DMAC_CHANNEL3_REGISTERS_ADDRESS_BLOCK_BASEADDRESS 0X300



#define NPU_DW_DMAC_CH3_SAR (NPU_DW_DMAC_CHANNEL3_REGISTERS_ADDRESS_BLOCK_BASEADDRESS + 0X0)
#define NPU_DW_DMAC_CH3_SAR_REGISTERSIZE 64
#define NPU_DW_DMAC_CH3_SAR_REGISTERRESETVALUE 0X0
#define NPU_DW_DMAC_CH3_SAR_REGISTERRESETMASK 0XFFFFFFFFFFFFFFFF





#define NPU_DW_DMAC_CH3_SAR_SAR_BITADDRESSOFFSET 0
#define NPU_DW_DMAC_CH3_SAR_SAR_REGISTERSIZE 64





#define NPU_DW_DMAC_CH3_DAR (NPU_DW_DMAC_CHANNEL3_REGISTERS_ADDRESS_BLOCK_BASEADDRESS + 0X8)
#define NPU_DW_DMAC_CH3_DAR_REGISTERSIZE 64
#define NPU_DW_DMAC_CH3_DAR_REGISTERRESETVALUE 0X0
#define NPU_DW_DMAC_CH3_DAR_REGISTERRESETMASK 0XFFFFFFFFFFFFFFFF





#define NPU_DW_DMAC_CH3_DAR_DAR_BITADDRESSOFFSET 0
#define NPU_DW_DMAC_CH3_DAR_DAR_REGISTERSIZE 64





#define NPU_DW_DMAC_CH3_BLOCK_TS (NPU_DW_DMAC_CHANNEL3_REGISTERS_ADDRESS_BLOCK_BASEADDRESS + 0X10)
#define NPU_DW_DMAC_CH3_BLOCK_TS_REGISTERSIZE 64
#define NPU_DW_DMAC_CH3_BLOCK_TS_REGISTERRESETVALUE 0X0
#define NPU_DW_DMAC_CH3_BLOCK_TS_REGISTERRESETMASK 0XFFFFFFFFFFFFFFFF





#define NPU_DW_DMAC_CH3_BLOCK_TS_BLOCK_TS_BITADDRESSOFFSET 0
#define NPU_DW_DMAC_CH3_BLOCK_TS_BLOCK_TS_REGISTERSIZE 22



#define NPU_DW_DMAC_CH3_BLOCK_TS_RSVD_DMAC_CHX_BLOCK_TSREG_63TO22_BITADDRESSOFFSET 22
#define NPU_DW_DMAC_CH3_BLOCK_TS_RSVD_DMAC_CHX_BLOCK_TSREG_63TO22_REGISTERSIZE 42





#define NPU_DW_DMAC_CH3_CTL (NPU_DW_DMAC_CHANNEL3_REGISTERS_ADDRESS_BLOCK_BASEADDRESS + 0X18)
#define NPU_DW_DMAC_CH3_CTL_REGISTERSIZE 64
#define NPU_DW_DMAC_CH3_CTL_REGISTERRESETVALUE 0X1200
#define NPU_DW_DMAC_CH3_CTL_REGISTERRESETMASK 0XFFFFFFFFFFFFFFFF





#define NPU_DW_DMAC_CH3_CTL_SMS_BITADDRESSOFFSET 0
#define NPU_DW_DMAC_CH3_CTL_SMS_REGISTERSIZE 1



#define NPU_DW_DMAC_CH3_CTL_RSVD_DMAC_CHX_CTL_1_BITADDRESSOFFSET 1
#define NPU_DW_DMAC_CH3_CTL_RSVD_DMAC_CHX_CTL_1_REGISTERSIZE 1



#define NPU_DW_DMAC_CH3_CTL_DMS_BITADDRESSOFFSET 2
#define NPU_DW_DMAC_CH3_CTL_DMS_REGISTERSIZE 1



#define NPU_DW_DMAC_CH3_CTL_RSVD_DMAC_CHX_CTL_3_BITADDRESSOFFSET 3
#define NPU_DW_DMAC_CH3_CTL_RSVD_DMAC_CHX_CTL_3_REGISTERSIZE 1



#define NPU_DW_DMAC_CH3_CTL_SINC_BITADDRESSOFFSET 4
#define NPU_DW_DMAC_CH3_CTL_SINC_REGISTERSIZE 1



#define NPU_DW_DMAC_CH3_CTL_RSVD_DMAC_CHX_CTL_5_BITADDRESSOFFSET 5
#define NPU_DW_DMAC_CH3_CTL_RSVD_DMAC_CHX_CTL_5_REGISTERSIZE 1



#define NPU_DW_DMAC_CH3_CTL_DINC_BITADDRESSOFFSET 6
#define NPU_DW_DMAC_CH3_CTL_DINC_REGISTERSIZE 1



#define NPU_DW_DMAC_CH3_CTL_RSVD_DMAC_CHX_CTL_7_BITADDRESSOFFSET 7
#define NPU_DW_DMAC_CH3_CTL_RSVD_DMAC_CHX_CTL_7_REGISTERSIZE 1



#define NPU_DW_DMAC_CH3_CTL_SRC_TR_WIDTH_BITADDRESSOFFSET 8
#define NPU_DW_DMAC_CH3_CTL_SRC_TR_WIDTH_REGISTERSIZE 3



#define NPU_DW_DMAC_CH3_CTL_DST_TR_WIDTH_BITADDRESSOFFSET 11
#define NPU_DW_DMAC_CH3_CTL_DST_TR_WIDTH_REGISTERSIZE 3



#define NPU_DW_DMAC_CH3_CTL_SRC_MSIZE_BITADDRESSOFFSET 14
#define NPU_DW_DMAC_CH3_CTL_SRC_MSIZE_REGISTERSIZE 4



#define NPU_DW_DMAC_CH3_CTL_DST_MSIZE_BITADDRESSOFFSET 18
#define NPU_DW_DMAC_CH3_CTL_DST_MSIZE_REGISTERSIZE 4



#define NPU_DW_DMAC_CH3_CTL_AR_CACHE_BITADDRESSOFFSET 22
#define NPU_DW_DMAC_CH3_CTL_AR_CACHE_REGISTERSIZE 4



#define NPU_DW_DMAC_CH3_CTL_AW_CACHE_BITADDRESSOFFSET 26
#define NPU_DW_DMAC_CH3_CTL_AW_CACHE_REGISTERSIZE 4



#define NPU_DW_DMAC_CH3_CTL_NONPOSTED_LASTWRITE_EN_BITADDRESSOFFSET 30
#define NPU_DW_DMAC_CH3_CTL_NONPOSTED_LASTWRITE_EN_REGISTERSIZE 1



#define NPU_DW_DMAC_CH3_CTL_RSVD_DMAC_CHX_CTL_31_BITADDRESSOFFSET 31
#define NPU_DW_DMAC_CH3_CTL_RSVD_DMAC_CHX_CTL_31_REGISTERSIZE 1



#define NPU_DW_DMAC_CH3_CTL_AR_PROT_BITADDRESSOFFSET 32
#define NPU_DW_DMAC_CH3_CTL_AR_PROT_REGISTERSIZE 3



#define NPU_DW_DMAC_CH3_CTL_AW_PROT_BITADDRESSOFFSET 35
#define NPU_DW_DMAC_CH3_CTL_AW_PROT_REGISTERSIZE 3



#define NPU_DW_DMAC_CH3_CTL_ARLEN_EN_BITADDRESSOFFSET 38
#define NPU_DW_DMAC_CH3_CTL_ARLEN_EN_REGISTERSIZE 1



#define NPU_DW_DMAC_CH3_CTL_ARLEN_BITADDRESSOFFSET 39
#define NPU_DW_DMAC_CH3_CTL_ARLEN_REGISTERSIZE 8



#define NPU_DW_DMAC_CH3_CTL_AWLEN_EN_BITADDRESSOFFSET 47
#define NPU_DW_DMAC_CH3_CTL_AWLEN_EN_REGISTERSIZE 1



#define NPU_DW_DMAC_CH3_CTL_AWLEN_BITADDRESSOFFSET 48
#define NPU_DW_DMAC_CH3_CTL_AWLEN_REGISTERSIZE 8



#define NPU_DW_DMAC_CH3_CTL_SRC_STAT_EN_BITADDRESSOFFSET 56
#define NPU_DW_DMAC_CH3_CTL_SRC_STAT_EN_REGISTERSIZE 1



#define NPU_DW_DMAC_CH3_CTL_DST_STAT_EN_BITADDRESSOFFSET 57
#define NPU_DW_DMAC_CH3_CTL_DST_STAT_EN_REGISTERSIZE 1



#define NPU_DW_DMAC_CH3_CTL_IOC_BLKTFR_BITADDRESSOFFSET 58
#define NPU_DW_DMAC_CH3_CTL_IOC_BLKTFR_REGISTERSIZE 1



#define NPU_DW_DMAC_CH3_CTL_RSVD_DMAC_CHX_CTL_59TO61_BITADDRESSOFFSET 59
#define NPU_DW_DMAC_CH3_CTL_RSVD_DMAC_CHX_CTL_59TO61_REGISTERSIZE 3



#define NPU_DW_DMAC_CH3_CTL_SHADOWREG_OR_LLI_LAST_BITADDRESSOFFSET 62
#define NPU_DW_DMAC_CH3_CTL_SHADOWREG_OR_LLI_LAST_REGISTERSIZE 1



#define NPU_DW_DMAC_CH3_CTL_SHADOWREG_OR_LLI_VALID_BITADDRESSOFFSET 63
#define NPU_DW_DMAC_CH3_CTL_SHADOWREG_OR_LLI_VALID_REGISTERSIZE 1





#define NPU_DW_DMAC_CH3_CFG (NPU_DW_DMAC_CHANNEL3_REGISTERS_ADDRESS_BLOCK_BASEADDRESS + 0X20)
#define NPU_DW_DMAC_CH3_CFG_REGISTERSIZE 64
#define NPU_DW_DMAC_CH3_CFG_REGISTERRESETVALUE 0X2001B00000000
#define NPU_DW_DMAC_CH3_CFG_REGISTERRESETMASK 0XFFFFFFFFFFFFFFFF





#define NPU_DW_DMAC_CH3_CFG_SRC_MULTBLK_TYPE_BITADDRESSOFFSET 0
#define NPU_DW_DMAC_CH3_CFG_SRC_MULTBLK_TYPE_REGISTERSIZE 2



#define NPU_DW_DMAC_CH3_CFG_DST_MULTBLK_TYPE_BITADDRESSOFFSET 2
#define NPU_DW_DMAC_CH3_CFG_DST_MULTBLK_TYPE_REGISTERSIZE 2



#define NPU_DW_DMAC_CH3_CFG_RSVD_DMAC_CHX_CFG_4TO17_BITADDRESSOFFSET 4
#define NPU_DW_DMAC_CH3_CFG_RSVD_DMAC_CHX_CFG_4TO17_REGISTERSIZE 14



#define NPU_DW_DMAC_CH3_CFG_RD_UID_BITADDRESSOFFSET 18
#define NPU_DW_DMAC_CH3_CFG_RD_UID_REGISTERSIZE 4



#define NPU_DW_DMAC_CH3_CFG_RSVD_DMAC_CHX_CFG_22TO24_BITADDRESSOFFSET 22
#define NPU_DW_DMAC_CH3_CFG_RSVD_DMAC_CHX_CFG_22TO24_REGISTERSIZE 3



#define NPU_DW_DMAC_CH3_CFG_WR_UID_BITADDRESSOFFSET 25
#define NPU_DW_DMAC_CH3_CFG_WR_UID_REGISTERSIZE 4



#define NPU_DW_DMAC_CH3_CFG_RSVD_DMAC_CHX_CFG_29TO31_BITADDRESSOFFSET 29
#define NPU_DW_DMAC_CH3_CFG_RSVD_DMAC_CHX_CFG_29TO31_REGISTERSIZE 3



#define NPU_DW_DMAC_CH3_CFG_TT_FC_BITADDRESSOFFSET 32
#define NPU_DW_DMAC_CH3_CFG_TT_FC_REGISTERSIZE 3



#define NPU_DW_DMAC_CH3_CFG_HS_SEL_SRC_BITADDRESSOFFSET 35
#define NPU_DW_DMAC_CH3_CFG_HS_SEL_SRC_REGISTERSIZE 1



#define NPU_DW_DMAC_CH3_CFG_HS_SEL_DST_BITADDRESSOFFSET 36
#define NPU_DW_DMAC_CH3_CFG_HS_SEL_DST_REGISTERSIZE 1



#define NPU_DW_DMAC_CH3_CFG_SRC_HWHS_POL_BITADDRESSOFFSET 37
#define NPU_DW_DMAC_CH3_CFG_SRC_HWHS_POL_REGISTERSIZE 1



#define NPU_DW_DMAC_CH3_CFG_DST_HWHS_POL_BITADDRESSOFFSET 38
#define NPU_DW_DMAC_CH3_CFG_DST_HWHS_POL_REGISTERSIZE 1



#define NPU_DW_DMAC_CH3_CFG_SRC_PER_BITADDRESSOFFSET 39
#define NPU_DW_DMAC_CH3_CFG_SRC_PER_REGISTERSIZE 1



#define NPU_DW_DMAC_CH3_CFG_RSVD_DMAC_CHX_CFG_42_39_BITADDRESSOFFSET 40
#define NPU_DW_DMAC_CH3_CFG_RSVD_DMAC_CHX_CFG_42_39_REGISTERSIZE 3



#define NPU_DW_DMAC_CH3_CFG_RSVD_DMAC_CHX_CFG_43_BITADDRESSOFFSET 43
#define NPU_DW_DMAC_CH3_CFG_RSVD_DMAC_CHX_CFG_43_REGISTERSIZE 1



#define NPU_DW_DMAC_CH3_CFG_DST_PER_BITADDRESSOFFSET 44
#define NPU_DW_DMAC_CH3_CFG_DST_PER_REGISTERSIZE 1



#define NPU_DW_DMAC_CH3_CFG_RSVD_DMAC_CHX_CFG_47_44_BITADDRESSOFFSET 45
#define NPU_DW_DMAC_CH3_CFG_RSVD_DMAC_CHX_CFG_47_44_REGISTERSIZE 3



#define NPU_DW_DMAC_CH3_CFG_RSVD_DMAC_CHX_CFG_48_BITADDRESSOFFSET 48
#define NPU_DW_DMAC_CH3_CFG_RSVD_DMAC_CHX_CFG_48_REGISTERSIZE 1



#define NPU_DW_DMAC_CH3_CFG_CH_PRIOR_BITADDRESSOFFSET 49
#define NPU_DW_DMAC_CH3_CFG_CH_PRIOR_REGISTERSIZE 3



#define NPU_DW_DMAC_CH3_CFG_LOCK_CH_BITADDRESSOFFSET 52
#define NPU_DW_DMAC_CH3_CFG_LOCK_CH_REGISTERSIZE 1



#define NPU_DW_DMAC_CH3_CFG_LOCK_CH_L_BITADDRESSOFFSET 53
#define NPU_DW_DMAC_CH3_CFG_LOCK_CH_L_REGISTERSIZE 2



#define NPU_DW_DMAC_CH3_CFG_SRC_OSR_LMT_BITADDRESSOFFSET 55
#define NPU_DW_DMAC_CH3_CFG_SRC_OSR_LMT_REGISTERSIZE 4



#define NPU_DW_DMAC_CH3_CFG_DST_OSR_LMT_BITADDRESSOFFSET 59
#define NPU_DW_DMAC_CH3_CFG_DST_OSR_LMT_REGISTERSIZE 4



#define NPU_DW_DMAC_CH3_CFG_RSVD_DMAC_CHX_CFG_63_BITADDRESSOFFSET 63
#define NPU_DW_DMAC_CH3_CFG_RSVD_DMAC_CHX_CFG_63_REGISTERSIZE 1





#define NPU_DW_DMAC_CH3_LLP (NPU_DW_DMAC_CHANNEL3_REGISTERS_ADDRESS_BLOCK_BASEADDRESS + 0X28)
#define NPU_DW_DMAC_CH3_LLP_REGISTERSIZE 64
#define NPU_DW_DMAC_CH3_LLP_REGISTERRESETVALUE 0X0
#define NPU_DW_DMAC_CH3_LLP_REGISTERRESETMASK 0XFFFFFFFFFFFFFFFF





#define NPU_DW_DMAC_CH3_LLP_LMS_BITADDRESSOFFSET 0
#define NPU_DW_DMAC_CH3_LLP_LMS_REGISTERSIZE 1



#define NPU_DW_DMAC_CH3_LLP_RSVD_DMAC_CHX_LLP_1TO5_BITADDRESSOFFSET 1
#define NPU_DW_DMAC_CH3_LLP_RSVD_DMAC_CHX_LLP_1TO5_REGISTERSIZE 5



#define NPU_DW_DMAC_CH3_LLP_LOC_BITADDRESSOFFSET 6
#define NPU_DW_DMAC_CH3_LLP_LOC_REGISTERSIZE 58





#define NPU_DW_DMAC_CH3_STATUSREG (NPU_DW_DMAC_CHANNEL3_REGISTERS_ADDRESS_BLOCK_BASEADDRESS + 0X30)
#define NPU_DW_DMAC_CH3_STATUSREG_REGISTERSIZE 64
#define NPU_DW_DMAC_CH3_STATUSREG_REGISTERRESETVALUE 0X0
#define NPU_DW_DMAC_CH3_STATUSREG_REGISTERRESETMASK 0XFFFFFFFFFFFFFFFF





#define NPU_DW_DMAC_CH3_STATUSREG_CMPLTD_BLK_TFR_SIZE_BITADDRESSOFFSET 0
#define NPU_DW_DMAC_CH3_STATUSREG_CMPLTD_BLK_TFR_SIZE_REGISTERSIZE 22



#define NPU_DW_DMAC_CH3_STATUSREG_RSVD_DMAC_CHX_STATUSREG_22TO31_BITADDRESSOFFSET 22
#define NPU_DW_DMAC_CH3_STATUSREG_RSVD_DMAC_CHX_STATUSREG_22TO31_REGISTERSIZE 10



#define NPU_DW_DMAC_CH3_STATUSREG_DATA_LEFT_IN_FIFO_BITADDRESSOFFSET 32
#define NPU_DW_DMAC_CH3_STATUSREG_DATA_LEFT_IN_FIFO_REGISTERSIZE 15



#define NPU_DW_DMAC_CH3_STATUSREG_RSVD_DMAC_CHX_STATUSREG_47TO63_BITADDRESSOFFSET 47
#define NPU_DW_DMAC_CH3_STATUSREG_RSVD_DMAC_CHX_STATUSREG_47TO63_REGISTERSIZE 17





#define NPU_DW_DMAC_CH3_SWHSSRCREG (NPU_DW_DMAC_CHANNEL3_REGISTERS_ADDRESS_BLOCK_BASEADDRESS + 0X38)
#define NPU_DW_DMAC_CH3_SWHSSRCREG_REGISTERSIZE 64
#define NPU_DW_DMAC_CH3_SWHSSRCREG_REGISTERRESETVALUE 0X0
#define NPU_DW_DMAC_CH3_SWHSSRCREG_REGISTERRESETMASK 0XFFFFFFFFFFFFFFFF





#define NPU_DW_DMAC_CH3_SWHSSRCREG_SWHS_REQ_SRC_BITADDRESSOFFSET 0
#define NPU_DW_DMAC_CH3_SWHSSRCREG_SWHS_REQ_SRC_REGISTERSIZE 1



#define NPU_DW_DMAC_CH3_SWHSSRCREG_SWHS_REQ_SRC_WE_BITADDRESSOFFSET 1
#define NPU_DW_DMAC_CH3_SWHSSRCREG_SWHS_REQ_SRC_WE_REGISTERSIZE 1



#define NPU_DW_DMAC_CH3_SWHSSRCREG_SWHS_SGLREQ_SRC_BITADDRESSOFFSET 2
#define NPU_DW_DMAC_CH3_SWHSSRCREG_SWHS_SGLREQ_SRC_REGISTERSIZE 1



#define NPU_DW_DMAC_CH3_SWHSSRCREG_SWHS_SGLREQ_SRC_WE_BITADDRESSOFFSET 3
#define NPU_DW_DMAC_CH3_SWHSSRCREG_SWHS_SGLREQ_SRC_WE_REGISTERSIZE 1



#define NPU_DW_DMAC_CH3_SWHSSRCREG_SWHS_LST_SRC_BITADDRESSOFFSET 4
#define NPU_DW_DMAC_CH3_SWHSSRCREG_SWHS_LST_SRC_REGISTERSIZE 1



#define NPU_DW_DMAC_CH3_SWHSSRCREG_SWHS_LST_SRC_WE_BITADDRESSOFFSET 5
#define NPU_DW_DMAC_CH3_SWHSSRCREG_SWHS_LST_SRC_WE_REGISTERSIZE 1



#define NPU_DW_DMAC_CH3_SWHSSRCREG_RSVD_DMAC_CHX_SWHSSRCREG_6TO63_BITADDRESSOFFSET 6
#define NPU_DW_DMAC_CH3_SWHSSRCREG_RSVD_DMAC_CHX_SWHSSRCREG_6TO63_REGISTERSIZE 58





#define NPU_DW_DMAC_CH3_SWHSDSTREG (NPU_DW_DMAC_CHANNEL3_REGISTERS_ADDRESS_BLOCK_BASEADDRESS + 0X40)
#define NPU_DW_DMAC_CH3_SWHSDSTREG_REGISTERSIZE 64
#define NPU_DW_DMAC_CH3_SWHSDSTREG_REGISTERRESETVALUE 0X0
#define NPU_DW_DMAC_CH3_SWHSDSTREG_REGISTERRESETMASK 0XFFFFFFFFFFFFFFFF





#define NPU_DW_DMAC_CH3_SWHSDSTREG_SWHS_REQ_DST_BITADDRESSOFFSET 0
#define NPU_DW_DMAC_CH3_SWHSDSTREG_SWHS_REQ_DST_REGISTERSIZE 1



#define NPU_DW_DMAC_CH3_SWHSDSTREG_SWHS_REQ_DST_WE_BITADDRESSOFFSET 1
#define NPU_DW_DMAC_CH3_SWHSDSTREG_SWHS_REQ_DST_WE_REGISTERSIZE 1



#define NPU_DW_DMAC_CH3_SWHSDSTREG_SWHS_SGLREQ_DST_BITADDRESSOFFSET 2
#define NPU_DW_DMAC_CH3_SWHSDSTREG_SWHS_SGLREQ_DST_REGISTERSIZE 1



#define NPU_DW_DMAC_CH3_SWHSDSTREG_SWHS_SGLREQ_DST_WE_BITADDRESSOFFSET 3
#define NPU_DW_DMAC_CH3_SWHSDSTREG_SWHS_SGLREQ_DST_WE_REGISTERSIZE 1



#define NPU_DW_DMAC_CH3_SWHSDSTREG_SWHS_LST_DST_BITADDRESSOFFSET 4
#define NPU_DW_DMAC_CH3_SWHSDSTREG_SWHS_LST_DST_REGISTERSIZE 1



#define NPU_DW_DMAC_CH3_SWHSDSTREG_SWHS_LST_DST_WE_BITADDRESSOFFSET 5
#define NPU_DW_DMAC_CH3_SWHSDSTREG_SWHS_LST_DST_WE_REGISTERSIZE 1



#define NPU_DW_DMAC_CH3_SWHSDSTREG_RSVD_DMAC_CHX_SWHSDSTREG_6TO63_BITADDRESSOFFSET 6
#define NPU_DW_DMAC_CH3_SWHSDSTREG_RSVD_DMAC_CHX_SWHSDSTREG_6TO63_REGISTERSIZE 58





#define NPU_DW_DMAC_CH3_BLK_TFR_RESUMEREQREG (NPU_DW_DMAC_CHANNEL3_REGISTERS_ADDRESS_BLOCK_BASEADDRESS + 0X48)
#define NPU_DW_DMAC_CH3_BLK_TFR_RESUMEREQREG_REGISTERSIZE 64
#define NPU_DW_DMAC_CH3_BLK_TFR_RESUMEREQREG_REGISTERRESETVALUE 0X0
#define NPU_DW_DMAC_CH3_BLK_TFR_RESUMEREQREG_REGISTERRESETMASK 0XFFFFFFFFFFFFFFFF





#define NPU_DW_DMAC_CH3_BLK_TFR_RESUMEREQREG_BLK_TFR_RESUMEREQ_BITADDRESSOFFSET 0
#define NPU_DW_DMAC_CH3_BLK_TFR_RESUMEREQREG_BLK_TFR_RESUMEREQ_REGISTERSIZE 1



#define NPU_DW_DMAC_CH3_BLK_TFR_RESUMEREQREG_RSVD_DMAC_CHX_BLK_TFR_RESUMEREQREG_1TO63_BITADDRESSOFFSET 1
#define NPU_DW_DMAC_CH3_BLK_TFR_RESUMEREQREG_RSVD_DMAC_CHX_BLK_TFR_RESUMEREQREG_1TO63_REGISTERSIZE 63





#define NPU_DW_DMAC_CH3_AXI_IDREG (NPU_DW_DMAC_CHANNEL3_REGISTERS_ADDRESS_BLOCK_BASEADDRESS + 0X50)
#define NPU_DW_DMAC_CH3_AXI_IDREG_REGISTERSIZE 64
#define NPU_DW_DMAC_CH3_AXI_IDREG_REGISTERRESETVALUE 0X0
#define NPU_DW_DMAC_CH3_AXI_IDREG_REGISTERRESETMASK 0XFFFFFFFFFFFFFFFF





#define NPU_DW_DMAC_CH3_AXI_IDREG_AXI_READ_ID_SUFFIX_BITADDRESSOFFSET 0
#define NPU_DW_DMAC_CH3_AXI_IDREG_AXI_READ_ID_SUFFIX_REGISTERSIZE 2



#define NPU_DW_DMAC_CH3_AXI_IDREG_RSVD_DMAC_CHX_AXI_IDREG_IDW_L2NCM1TO31_BITADDRESSOFFSET 2
#define NPU_DW_DMAC_CH3_AXI_IDREG_RSVD_DMAC_CHX_AXI_IDREG_IDW_L2NCM1TO31_REGISTERSIZE 14



#define NPU_DW_DMAC_CH3_AXI_IDREG_AXI_WRITE_ID_SUFFIX_BITADDRESSOFFSET 16
#define NPU_DW_DMAC_CH3_AXI_IDREG_AXI_WRITE_ID_SUFFIX_REGISTERSIZE 2



#define NPU_DW_DMAC_CH3_AXI_IDREG_RSVD_DMAC_CHX_AXI_IDREG_IDW_L2NCM32TO63_BITADDRESSOFFSET 18
#define NPU_DW_DMAC_CH3_AXI_IDREG_RSVD_DMAC_CHX_AXI_IDREG_IDW_L2NCM32TO63_REGISTERSIZE 14



#define NPU_DW_DMAC_CH3_AXI_IDREG_RSVD_DMAC_CHX_AXI_IDREG_32TO63_BITADDRESSOFFSET 32
#define NPU_DW_DMAC_CH3_AXI_IDREG_RSVD_DMAC_CHX_AXI_IDREG_32TO63_REGISTERSIZE 32





#define NPU_DW_DMAC_CH3_AXI_QOSREG (NPU_DW_DMAC_CHANNEL3_REGISTERS_ADDRESS_BLOCK_BASEADDRESS + 0X58)
#define NPU_DW_DMAC_CH3_AXI_QOSREG_REGISTERSIZE 64
#define NPU_DW_DMAC_CH3_AXI_QOSREG_REGISTERRESETVALUE 0X0
#define NPU_DW_DMAC_CH3_AXI_QOSREG_REGISTERRESETMASK 0XFFFFFFFFFFFFFFFF





#define NPU_DW_DMAC_CH3_AXI_QOSREG_AXI_AWQOS_BITADDRESSOFFSET 0
#define NPU_DW_DMAC_CH3_AXI_QOSREG_AXI_AWQOS_REGISTERSIZE 4



#define NPU_DW_DMAC_CH3_AXI_QOSREG_AXI_ARQOS_BITADDRESSOFFSET 4
#define NPU_DW_DMAC_CH3_AXI_QOSREG_AXI_ARQOS_REGISTERSIZE 4



#define NPU_DW_DMAC_CH3_AXI_QOSREG_RSVD_DMAC_CHX_AXI_QOSREG_8TO63_BITADDRESSOFFSET 8
#define NPU_DW_DMAC_CH3_AXI_QOSREG_RSVD_DMAC_CHX_AXI_QOSREG_8TO63_REGISTERSIZE 56





#define NPU_DW_DMAC_CH3_SSTAT (NPU_DW_DMAC_CHANNEL3_REGISTERS_ADDRESS_BLOCK_BASEADDRESS + 0X60)
#define NPU_DW_DMAC_CH3_SSTAT_REGISTERSIZE 64
#define NPU_DW_DMAC_CH3_SSTAT_REGISTERRESETVALUE 0X0
#define NPU_DW_DMAC_CH3_SSTAT_REGISTERRESETMASK 0XFFFFFFFFFFFFFFFF





#define NPU_DW_DMAC_CH3_SSTAT_SSTAT_BITADDRESSOFFSET 0
#define NPU_DW_DMAC_CH3_SSTAT_SSTAT_REGISTERSIZE 32



#define NPU_DW_DMAC_CH3_SSTAT_RSVD_DMAC_CHX_SSTAT_32TO63_BITADDRESSOFFSET 32
#define NPU_DW_DMAC_CH3_SSTAT_RSVD_DMAC_CHX_SSTAT_32TO63_REGISTERSIZE 32





#define NPU_DW_DMAC_CH3_DSTAT (NPU_DW_DMAC_CHANNEL3_REGISTERS_ADDRESS_BLOCK_BASEADDRESS + 0X68)
#define NPU_DW_DMAC_CH3_DSTAT_REGISTERSIZE 64
#define NPU_DW_DMAC_CH3_DSTAT_REGISTERRESETVALUE 0X0
#define NPU_DW_DMAC_CH3_DSTAT_REGISTERRESETMASK 0XFFFFFFFFFFFFFFFF





#define NPU_DW_DMAC_CH3_DSTAT_DSTAT_BITADDRESSOFFSET 0
#define NPU_DW_DMAC_CH3_DSTAT_DSTAT_REGISTERSIZE 32



#define NPU_DW_DMAC_CH3_DSTAT_RSVD_DMAC_CHX_DSTAT_32TO63_BITADDRESSOFFSET 32
#define NPU_DW_DMAC_CH3_DSTAT_RSVD_DMAC_CHX_DSTAT_32TO63_REGISTERSIZE 32





#define NPU_DW_DMAC_CH3_SSTATAR (NPU_DW_DMAC_CHANNEL3_REGISTERS_ADDRESS_BLOCK_BASEADDRESS + 0X70)
#define NPU_DW_DMAC_CH3_SSTATAR_REGISTERSIZE 64
#define NPU_DW_DMAC_CH3_SSTATAR_REGISTERRESETVALUE 0X0
#define NPU_DW_DMAC_CH3_SSTATAR_REGISTERRESETMASK 0XFFFFFFFFFFFFFFFF





#define NPU_DW_DMAC_CH3_SSTATAR_SSTATAR_BITADDRESSOFFSET 0
#define NPU_DW_DMAC_CH3_SSTATAR_SSTATAR_REGISTERSIZE 64





#define NPU_DW_DMAC_CH3_DSTATAR (NPU_DW_DMAC_CHANNEL3_REGISTERS_ADDRESS_BLOCK_BASEADDRESS + 0X78)
#define NPU_DW_DMAC_CH3_DSTATAR_REGISTERSIZE 64
#define NPU_DW_DMAC_CH3_DSTATAR_REGISTERRESETVALUE 0X0
#define NPU_DW_DMAC_CH3_DSTATAR_REGISTERRESETMASK 0XFFFFFFFFFFFFFFFF





#define NPU_DW_DMAC_CH3_DSTATAR_DSTATAR_BITADDRESSOFFSET 0
#define NPU_DW_DMAC_CH3_DSTATAR_DSTATAR_REGISTERSIZE 64





#define NPU_DW_DMAC_CH3_INTSTATUS_ENABLEREG (NPU_DW_DMAC_CHANNEL3_REGISTERS_ADDRESS_BLOCK_BASEADDRESS + 0X80)
#define NPU_DW_DMAC_CH3_INTSTATUS_ENABLEREG_REGISTERSIZE 64
#define NPU_DW_DMAC_CH3_INTSTATUS_ENABLEREG_REGISTERRESETVALUE 0XFFFFFFFFFFFFFFFF
#define NPU_DW_DMAC_CH3_INTSTATUS_ENABLEREG_REGISTERRESETMASK 0XFFFFFFFFFFFFFFFF





#define NPU_DW_DMAC_CH3_INTSTATUS_ENABLEREG_ENABLE_BLOCK_TFR_DONE_INTSTAT_BITADDRESSOFFSET 0
#define NPU_DW_DMAC_CH3_INTSTATUS_ENABLEREG_ENABLE_BLOCK_TFR_DONE_INTSTAT_REGISTERSIZE 1



#define NPU_DW_DMAC_CH3_INTSTATUS_ENABLEREG_ENABLE_DMA_TFR_DONE_INTSTAT_BITADDRESSOFFSET 1
#define NPU_DW_DMAC_CH3_INTSTATUS_ENABLEREG_ENABLE_DMA_TFR_DONE_INTSTAT_REGISTERSIZE 1



#define NPU_DW_DMAC_CH3_INTSTATUS_ENABLEREG_RSVD_DMAC_CHX_INTSTATUS_ENABLEREG_2_BITADDRESSOFFSET 2
#define NPU_DW_DMAC_CH3_INTSTATUS_ENABLEREG_RSVD_DMAC_CHX_INTSTATUS_ENABLEREG_2_REGISTERSIZE 1



#define NPU_DW_DMAC_CH3_INTSTATUS_ENABLEREG_ENABLE_SRC_TRANSCOMP_INTSTAT_BITADDRESSOFFSET 3
#define NPU_DW_DMAC_CH3_INTSTATUS_ENABLEREG_ENABLE_SRC_TRANSCOMP_INTSTAT_REGISTERSIZE 1



#define NPU_DW_DMAC_CH3_INTSTATUS_ENABLEREG_ENABLE_DST_TRANSCOMP_INTSTAT_BITADDRESSOFFSET 4
#define NPU_DW_DMAC_CH3_INTSTATUS_ENABLEREG_ENABLE_DST_TRANSCOMP_INTSTAT_REGISTERSIZE 1



#define NPU_DW_DMAC_CH3_INTSTATUS_ENABLEREG_ENABLE_SRC_DEC_ERR_INTSTAT_BITADDRESSOFFSET 5
#define NPU_DW_DMAC_CH3_INTSTATUS_ENABLEREG_ENABLE_SRC_DEC_ERR_INTSTAT_REGISTERSIZE 1



#define NPU_DW_DMAC_CH3_INTSTATUS_ENABLEREG_ENABLE_DST_DEC_ERR_INTSTAT_BITADDRESSOFFSET 6
#define NPU_DW_DMAC_CH3_INTSTATUS_ENABLEREG_ENABLE_DST_DEC_ERR_INTSTAT_REGISTERSIZE 1



#define NPU_DW_DMAC_CH3_INTSTATUS_ENABLEREG_ENABLE_SRC_SLV_ERR_INTSTAT_BITADDRESSOFFSET 7
#define NPU_DW_DMAC_CH3_INTSTATUS_ENABLEREG_ENABLE_SRC_SLV_ERR_INTSTAT_REGISTERSIZE 1



#define NPU_DW_DMAC_CH3_INTSTATUS_ENABLEREG_ENABLE_DST_SLV_ERR_INTSTAT_BITADDRESSOFFSET 8
#define NPU_DW_DMAC_CH3_INTSTATUS_ENABLEREG_ENABLE_DST_SLV_ERR_INTSTAT_REGISTERSIZE 1



#define NPU_DW_DMAC_CH3_INTSTATUS_ENABLEREG_ENABLE_LLI_RD_DEC_ERR_INTSTAT_BITADDRESSOFFSET 9
#define NPU_DW_DMAC_CH3_INTSTATUS_ENABLEREG_ENABLE_LLI_RD_DEC_ERR_INTSTAT_REGISTERSIZE 1



#define NPU_DW_DMAC_CH3_INTSTATUS_ENABLEREG_ENABLE_LLI_WR_DEC_ERR_INTSTAT_BITADDRESSOFFSET 10
#define NPU_DW_DMAC_CH3_INTSTATUS_ENABLEREG_ENABLE_LLI_WR_DEC_ERR_INTSTAT_REGISTERSIZE 1



#define NPU_DW_DMAC_CH3_INTSTATUS_ENABLEREG_ENABLE_LLI_RD_SLV_ERR_INTSTAT_BITADDRESSOFFSET 11
#define NPU_DW_DMAC_CH3_INTSTATUS_ENABLEREG_ENABLE_LLI_RD_SLV_ERR_INTSTAT_REGISTERSIZE 1



#define NPU_DW_DMAC_CH3_INTSTATUS_ENABLEREG_ENABLE_LLI_WR_SLV_ERR_INTSTAT_BITADDRESSOFFSET 12
#define NPU_DW_DMAC_CH3_INTSTATUS_ENABLEREG_ENABLE_LLI_WR_SLV_ERR_INTSTAT_REGISTERSIZE 1



#define NPU_DW_DMAC_CH3_INTSTATUS_ENABLEREG_ENABLE_SHADOWREG_OR_LLI_INVALID_ERR_INTSTAT_BITADDRESSOFFSET 13
#define NPU_DW_DMAC_CH3_INTSTATUS_ENABLEREG_ENABLE_SHADOWREG_OR_LLI_INVALID_ERR_INTSTAT_REGISTERSIZE 1



#define NPU_DW_DMAC_CH3_INTSTATUS_ENABLEREG_ENABLE_SLVIF_MULTIBLKTYPE_ERR_INTSTAT_BITADDRESSOFFSET 14
#define NPU_DW_DMAC_CH3_INTSTATUS_ENABLEREG_ENABLE_SLVIF_MULTIBLKTYPE_ERR_INTSTAT_REGISTERSIZE 1



#define NPU_DW_DMAC_CH3_INTSTATUS_ENABLEREG_RSVD_DMAC_CHX_INTSTATUS_ENABLEREG_15_BITADDRESSOFFSET 15
#define NPU_DW_DMAC_CH3_INTSTATUS_ENABLEREG_RSVD_DMAC_CHX_INTSTATUS_ENABLEREG_15_REGISTERSIZE 1



#define NPU_DW_DMAC_CH3_INTSTATUS_ENABLEREG_ENABLE_SLVIF_DEC_ERR_INTSTAT_BITADDRESSOFFSET 16
#define NPU_DW_DMAC_CH3_INTSTATUS_ENABLEREG_ENABLE_SLVIF_DEC_ERR_INTSTAT_REGISTERSIZE 1



#define NPU_DW_DMAC_CH3_INTSTATUS_ENABLEREG_ENABLE_SLVIF_WR2RO_ERR_INTSTAT_BITADDRESSOFFSET 17
#define NPU_DW_DMAC_CH3_INTSTATUS_ENABLEREG_ENABLE_SLVIF_WR2RO_ERR_INTSTAT_REGISTERSIZE 1



#define NPU_DW_DMAC_CH3_INTSTATUS_ENABLEREG_ENABLE_SLVIF_RD2RWO_ERR_INTSTAT_BITADDRESSOFFSET 18
#define NPU_DW_DMAC_CH3_INTSTATUS_ENABLEREG_ENABLE_SLVIF_RD2RWO_ERR_INTSTAT_REGISTERSIZE 1



#define NPU_DW_DMAC_CH3_INTSTATUS_ENABLEREG_ENABLE_SLVIF_WRONCHEN_ERR_INTSTAT_BITADDRESSOFFSET 19
#define NPU_DW_DMAC_CH3_INTSTATUS_ENABLEREG_ENABLE_SLVIF_WRONCHEN_ERR_INTSTAT_REGISTERSIZE 1



#define NPU_DW_DMAC_CH3_INTSTATUS_ENABLEREG_ENABLE_SLVIF_SHADOWREG_WRON_VALID_ERR_INTSTAT_BITADDRESSOFFSET 20
#define NPU_DW_DMAC_CH3_INTSTATUS_ENABLEREG_ENABLE_SLVIF_SHADOWREG_WRON_VALID_ERR_INTSTAT_REGISTERSIZE 1



#define NPU_DW_DMAC_CH3_INTSTATUS_ENABLEREG_ENABLE_SLVIF_WRONHOLD_ERR_INTSTAT_BITADDRESSOFFSET 21
#define NPU_DW_DMAC_CH3_INTSTATUS_ENABLEREG_ENABLE_SLVIF_WRONHOLD_ERR_INTSTAT_REGISTERSIZE 1



#define NPU_DW_DMAC_CH3_INTSTATUS_ENABLEREG_RSVD_DMAC_CHX_INTSTATUS_ENABLEREG_22TO23_BITADDRESSOFFSET 22
#define NPU_DW_DMAC_CH3_INTSTATUS_ENABLEREG_RSVD_DMAC_CHX_INTSTATUS_ENABLEREG_22TO23_REGISTERSIZE 2



#define NPU_DW_DMAC_CH3_INTSTATUS_ENABLEREG_ENABLE_SLVIF_ADDRPARITY_ERR_INTSTAT_BITADDRESSOFFSET 24
#define NPU_DW_DMAC_CH3_INTSTATUS_ENABLEREG_ENABLE_SLVIF_ADDRPARITY_ERR_INTSTAT_REGISTERSIZE 1



#define NPU_DW_DMAC_CH3_INTSTATUS_ENABLEREG_ENABLE_SLVIF_WRPARITY_ERR_INTSTAT_BITADDRESSOFFSET 25
#define NPU_DW_DMAC_CH3_INTSTATUS_ENABLEREG_ENABLE_SLVIF_WRPARITY_ERR_INTSTAT_REGISTERSIZE 1



#define NPU_DW_DMAC_CH3_INTSTATUS_ENABLEREG_RSVD_DMAC_CHX_INTSTATUS_ENABLEREG_26_BITADDRESSOFFSET 26
#define NPU_DW_DMAC_CH3_INTSTATUS_ENABLEREG_RSVD_DMAC_CHX_INTSTATUS_ENABLEREG_26_REGISTERSIZE 1



#define NPU_DW_DMAC_CH3_INTSTATUS_ENABLEREG_ENABLE_CH_LOCK_CLEARED_INTSTAT_BITADDRESSOFFSET 27
#define NPU_DW_DMAC_CH3_INTSTATUS_ENABLEREG_ENABLE_CH_LOCK_CLEARED_INTSTAT_REGISTERSIZE 1



#define NPU_DW_DMAC_CH3_INTSTATUS_ENABLEREG_ENABLE_CH_SRC_SUSPENDED_INTSTAT_BITADDRESSOFFSET 28
#define NPU_DW_DMAC_CH3_INTSTATUS_ENABLEREG_ENABLE_CH_SRC_SUSPENDED_INTSTAT_REGISTERSIZE 1



#define NPU_DW_DMAC_CH3_INTSTATUS_ENABLEREG_ENABLE_CH_SUSPENDED_INTSTAT_BITADDRESSOFFSET 29
#define NPU_DW_DMAC_CH3_INTSTATUS_ENABLEREG_ENABLE_CH_SUSPENDED_INTSTAT_REGISTERSIZE 1



#define NPU_DW_DMAC_CH3_INTSTATUS_ENABLEREG_ENABLE_CH_DISABLED_INTSTAT_BITADDRESSOFFSET 30
#define NPU_DW_DMAC_CH3_INTSTATUS_ENABLEREG_ENABLE_CH_DISABLED_INTSTAT_REGISTERSIZE 1



#define NPU_DW_DMAC_CH3_INTSTATUS_ENABLEREG_ENABLE_CH_ABORTED_INTSTAT_BITADDRESSOFFSET 31
#define NPU_DW_DMAC_CH3_INTSTATUS_ENABLEREG_ENABLE_CH_ABORTED_INTSTAT_REGISTERSIZE 1



#define NPU_DW_DMAC_CH3_INTSTATUS_ENABLEREG_ENABLE_ECC_PROT_CHMEM_CORRERR_INTSTAT_BITADDRESSOFFSET 32
#define NPU_DW_DMAC_CH3_INTSTATUS_ENABLEREG_ENABLE_ECC_PROT_CHMEM_CORRERR_INTSTAT_REGISTERSIZE 1



#define NPU_DW_DMAC_CH3_INTSTATUS_ENABLEREG_ENABLE_ECC_PROT_CHMEM_UNCORRERR_INTSTAT_BITADDRESSOFFSET 33
#define NPU_DW_DMAC_CH3_INTSTATUS_ENABLEREG_ENABLE_ECC_PROT_CHMEM_UNCORRERR_INTSTAT_REGISTERSIZE 1



#define NPU_DW_DMAC_CH3_INTSTATUS_ENABLEREG_ENABLE_ECC_PROT_UIDMEM_CORRERR_INTSTAT_BITADDRESSOFFSET 34
#define NPU_DW_DMAC_CH3_INTSTATUS_ENABLEREG_ENABLE_ECC_PROT_UIDMEM_CORRERR_INTSTAT_REGISTERSIZE 1



#define NPU_DW_DMAC_CH3_INTSTATUS_ENABLEREG_ENABLE_ECC_PROT_UIDMEM_UNCORRERR_INTSTAT_BITADDRESSOFFSET 35
#define NPU_DW_DMAC_CH3_INTSTATUS_ENABLEREG_ENABLE_ECC_PROT_UIDMEM_UNCORRERR_INTSTAT_REGISTERSIZE 1



#define NPU_DW_DMAC_CH3_INTSTATUS_ENABLEREG_RSVD_DMAC_CHX_INTSTATUS_ENABLEREG_32TO63_BITADDRESSOFFSET 36
#define NPU_DW_DMAC_CH3_INTSTATUS_ENABLEREG_RSVD_DMAC_CHX_INTSTATUS_ENABLEREG_32TO63_REGISTERSIZE 28





#define NPU_DW_DMAC_CH3_INTSTATUS (NPU_DW_DMAC_CHANNEL3_REGISTERS_ADDRESS_BLOCK_BASEADDRESS + 0X88)
#define NPU_DW_DMAC_CH3_INTSTATUS_REGISTERSIZE 64
#define NPU_DW_DMAC_CH3_INTSTATUS_REGISTERRESETVALUE 0X0
#define NPU_DW_DMAC_CH3_INTSTATUS_REGISTERRESETMASK 0XFFFFFFFFFFFFFFFF





#define NPU_DW_DMAC_CH3_INTSTATUS_BLOCK_TFR_DONE_INTSTAT_BITADDRESSOFFSET 0
#define NPU_DW_DMAC_CH3_INTSTATUS_BLOCK_TFR_DONE_INTSTAT_REGISTERSIZE 1



#define NPU_DW_DMAC_CH3_INTSTATUS_DMA_TFR_DONE_INTSTAT_BITADDRESSOFFSET 1
#define NPU_DW_DMAC_CH3_INTSTATUS_DMA_TFR_DONE_INTSTAT_REGISTERSIZE 1



#define NPU_DW_DMAC_CH3_INTSTATUS_RSVD_DMAC_CHX_INTSTATUSREG_2_BITADDRESSOFFSET 2
#define NPU_DW_DMAC_CH3_INTSTATUS_RSVD_DMAC_CHX_INTSTATUSREG_2_REGISTERSIZE 1



#define NPU_DW_DMAC_CH3_INTSTATUS_SRC_TRANSCOMP_INTSTAT_BITADDRESSOFFSET 3
#define NPU_DW_DMAC_CH3_INTSTATUS_SRC_TRANSCOMP_INTSTAT_REGISTERSIZE 1



#define NPU_DW_DMAC_CH3_INTSTATUS_DST_TRANSCOMP_INTSTAT_BITADDRESSOFFSET 4
#define NPU_DW_DMAC_CH3_INTSTATUS_DST_TRANSCOMP_INTSTAT_REGISTERSIZE 1



#define NPU_DW_DMAC_CH3_INTSTATUS_SRC_DEC_ERR_INTSTAT_BITADDRESSOFFSET 5
#define NPU_DW_DMAC_CH3_INTSTATUS_SRC_DEC_ERR_INTSTAT_REGISTERSIZE 1



#define NPU_DW_DMAC_CH3_INTSTATUS_DST_DEC_ERR_INTSTAT_BITADDRESSOFFSET 6
#define NPU_DW_DMAC_CH3_INTSTATUS_DST_DEC_ERR_INTSTAT_REGISTERSIZE 1



#define NPU_DW_DMAC_CH3_INTSTATUS_SRC_SLV_ERR_INTSTAT_BITADDRESSOFFSET 7
#define NPU_DW_DMAC_CH3_INTSTATUS_SRC_SLV_ERR_INTSTAT_REGISTERSIZE 1



#define NPU_DW_DMAC_CH3_INTSTATUS_DST_SLV_ERR_INTSTAT_BITADDRESSOFFSET 8
#define NPU_DW_DMAC_CH3_INTSTATUS_DST_SLV_ERR_INTSTAT_REGISTERSIZE 1



#define NPU_DW_DMAC_CH3_INTSTATUS_LLI_RD_DEC_ERR_INTSTAT_BITADDRESSOFFSET 9
#define NPU_DW_DMAC_CH3_INTSTATUS_LLI_RD_DEC_ERR_INTSTAT_REGISTERSIZE 1



#define NPU_DW_DMAC_CH3_INTSTATUS_LLI_WR_DEC_ERR_INTSTAT_BITADDRESSOFFSET 10
#define NPU_DW_DMAC_CH3_INTSTATUS_LLI_WR_DEC_ERR_INTSTAT_REGISTERSIZE 1



#define NPU_DW_DMAC_CH3_INTSTATUS_LLI_RD_SLV_ERR_INTSTAT_BITADDRESSOFFSET 11
#define NPU_DW_DMAC_CH3_INTSTATUS_LLI_RD_SLV_ERR_INTSTAT_REGISTERSIZE 1



#define NPU_DW_DMAC_CH3_INTSTATUS_LLI_WR_SLV_ERR_INTSTAT_BITADDRESSOFFSET 12
#define NPU_DW_DMAC_CH3_INTSTATUS_LLI_WR_SLV_ERR_INTSTAT_REGISTERSIZE 1



#define NPU_DW_DMAC_CH3_INTSTATUS_SHADOWREG_OR_LLI_INVALID_ERR_INTSTAT_BITADDRESSOFFSET 13
#define NPU_DW_DMAC_CH3_INTSTATUS_SHADOWREG_OR_LLI_INVALID_ERR_INTSTAT_REGISTERSIZE 1



#define NPU_DW_DMAC_CH3_INTSTATUS_SLVIF_MULTIBLKTYPE_ERR_INTSTAT_BITADDRESSOFFSET 14
#define NPU_DW_DMAC_CH3_INTSTATUS_SLVIF_MULTIBLKTYPE_ERR_INTSTAT_REGISTERSIZE 1



#define NPU_DW_DMAC_CH3_INTSTATUS_RSVD_DMAC_CHX_INTSTATUSREG_15_BITADDRESSOFFSET 15
#define NPU_DW_DMAC_CH3_INTSTATUS_RSVD_DMAC_CHX_INTSTATUSREG_15_REGISTERSIZE 1



#define NPU_DW_DMAC_CH3_INTSTATUS_SLVIF_DEC_ERR_INTSTAT_BITADDRESSOFFSET 16
#define NPU_DW_DMAC_CH3_INTSTATUS_SLVIF_DEC_ERR_INTSTAT_REGISTERSIZE 1



#define NPU_DW_DMAC_CH3_INTSTATUS_SLVIF_WR2RO_ERR_INTSTAT_BITADDRESSOFFSET 17
#define NPU_DW_DMAC_CH3_INTSTATUS_SLVIF_WR2RO_ERR_INTSTAT_REGISTERSIZE 1



#define NPU_DW_DMAC_CH3_INTSTATUS_SLVIF_RD2RWO_ERR_INTSTAT_BITADDRESSOFFSET 18
#define NPU_DW_DMAC_CH3_INTSTATUS_SLVIF_RD2RWO_ERR_INTSTAT_REGISTERSIZE 1



#define NPU_DW_DMAC_CH3_INTSTATUS_SLVIF_WRONCHEN_ERR_INTSTAT_BITADDRESSOFFSET 19
#define NPU_DW_DMAC_CH3_INTSTATUS_SLVIF_WRONCHEN_ERR_INTSTAT_REGISTERSIZE 1



#define NPU_DW_DMAC_CH3_INTSTATUS_SLVIF_SHADOWREG_WRON_VALID_ERR_INTSTAT_BITADDRESSOFFSET 20
#define NPU_DW_DMAC_CH3_INTSTATUS_SLVIF_SHADOWREG_WRON_VALID_ERR_INTSTAT_REGISTERSIZE 1



#define NPU_DW_DMAC_CH3_INTSTATUS_SLVIF_WRONHOLD_ERR_INTSTAT_BITADDRESSOFFSET 21
#define NPU_DW_DMAC_CH3_INTSTATUS_SLVIF_WRONHOLD_ERR_INTSTAT_REGISTERSIZE 1



#define NPU_DW_DMAC_CH3_INTSTATUS_RSVD_DMAC_CHX_INTSTATUSREG_22TO23_BITADDRESSOFFSET 22
#define NPU_DW_DMAC_CH3_INTSTATUS_RSVD_DMAC_CHX_INTSTATUSREG_22TO23_REGISTERSIZE 2



#define NPU_DW_DMAC_CH3_INTSTATUS_SLVIF_ADDRPARITY_ERR_INTSTAT_BITADDRESSOFFSET 24
#define NPU_DW_DMAC_CH3_INTSTATUS_SLVIF_ADDRPARITY_ERR_INTSTAT_REGISTERSIZE 1



#define NPU_DW_DMAC_CH3_INTSTATUS_SLVIF_WRPARITY_ERR_INTSTAT_BITADDRESSOFFSET 25
#define NPU_DW_DMAC_CH3_INTSTATUS_SLVIF_WRPARITY_ERR_INTSTAT_REGISTERSIZE 1



#define NPU_DW_DMAC_CH3_INTSTATUS_RSVD_DMAC_CHX_INTSTATUSREG_26_BITADDRESSOFFSET 26
#define NPU_DW_DMAC_CH3_INTSTATUS_RSVD_DMAC_CHX_INTSTATUSREG_26_REGISTERSIZE 1



#define NPU_DW_DMAC_CH3_INTSTATUS_CH_LOCK_CLEARED_INTSTAT_BITADDRESSOFFSET 27
#define NPU_DW_DMAC_CH3_INTSTATUS_CH_LOCK_CLEARED_INTSTAT_REGISTERSIZE 1



#define NPU_DW_DMAC_CH3_INTSTATUS_CH_SRC_SUSPENDED_INTSTAT_BITADDRESSOFFSET 28
#define NPU_DW_DMAC_CH3_INTSTATUS_CH_SRC_SUSPENDED_INTSTAT_REGISTERSIZE 1



#define NPU_DW_DMAC_CH3_INTSTATUS_CH_SUSPENDED_INTSTAT_BITADDRESSOFFSET 29
#define NPU_DW_DMAC_CH3_INTSTATUS_CH_SUSPENDED_INTSTAT_REGISTERSIZE 1



#define NPU_DW_DMAC_CH3_INTSTATUS_CH_DISABLED_INTSTAT_BITADDRESSOFFSET 30
#define NPU_DW_DMAC_CH3_INTSTATUS_CH_DISABLED_INTSTAT_REGISTERSIZE 1



#define NPU_DW_DMAC_CH3_INTSTATUS_CH_ABORTED_INTSTAT_BITADDRESSOFFSET 31
#define NPU_DW_DMAC_CH3_INTSTATUS_CH_ABORTED_INTSTAT_REGISTERSIZE 1



#define NPU_DW_DMAC_CH3_INTSTATUS_ECC_PROT_CHMEM_CORRERR_INTSTAT_BITADDRESSOFFSET 32
#define NPU_DW_DMAC_CH3_INTSTATUS_ECC_PROT_CHMEM_CORRERR_INTSTAT_REGISTERSIZE 1



#define NPU_DW_DMAC_CH3_INTSTATUS_ECC_PROT_CHMEM_UNCORRERR_INTSTAT_BITADDRESSOFFSET 33
#define NPU_DW_DMAC_CH3_INTSTATUS_ECC_PROT_CHMEM_UNCORRERR_INTSTAT_REGISTERSIZE 1



#define NPU_DW_DMAC_CH3_INTSTATUS_ECC_PROT_UIDMEM_CORRERR_INTSTAT_BITADDRESSOFFSET 34
#define NPU_DW_DMAC_CH3_INTSTATUS_ECC_PROT_UIDMEM_CORRERR_INTSTAT_REGISTERSIZE 1



#define NPU_DW_DMAC_CH3_INTSTATUS_ECC_PROT_UIDMEM_UNCORRERR_INTSTAT_BITADDRESSOFFSET 35
#define NPU_DW_DMAC_CH3_INTSTATUS_ECC_PROT_UIDMEM_UNCORRERR_INTSTAT_REGISTERSIZE 1



#define NPU_DW_DMAC_CH3_INTSTATUS_RSVD_DMAC_CHX_INTSTATUSREG_36TO63_BITADDRESSOFFSET 36
#define NPU_DW_DMAC_CH3_INTSTATUS_RSVD_DMAC_CHX_INTSTATUSREG_36TO63_REGISTERSIZE 28





#define NPU_DW_DMAC_CH3_INTSIGNAL_ENABLEREG (NPU_DW_DMAC_CHANNEL3_REGISTERS_ADDRESS_BLOCK_BASEADDRESS + 0X90)
#define NPU_DW_DMAC_CH3_INTSIGNAL_ENABLEREG_REGISTERSIZE 64
#define NPU_DW_DMAC_CH3_INTSIGNAL_ENABLEREG_REGISTERRESETVALUE 0XFFFFFFFFFFFFFFFF
#define NPU_DW_DMAC_CH3_INTSIGNAL_ENABLEREG_REGISTERRESETMASK 0XFFFFFFFFFFFFFFFF





#define NPU_DW_DMAC_CH3_INTSIGNAL_ENABLEREG_ENABLE_BLOCK_TFR_DONE_INTSIGNAL_BITADDRESSOFFSET 0
#define NPU_DW_DMAC_CH3_INTSIGNAL_ENABLEREG_ENABLE_BLOCK_TFR_DONE_INTSIGNAL_REGISTERSIZE 1



#define NPU_DW_DMAC_CH3_INTSIGNAL_ENABLEREG_ENABLE_DMA_TFR_DONE_INTSIGNAL_BITADDRESSOFFSET 1
#define NPU_DW_DMAC_CH3_INTSIGNAL_ENABLEREG_ENABLE_DMA_TFR_DONE_INTSIGNAL_REGISTERSIZE 1



#define NPU_DW_DMAC_CH3_INTSIGNAL_ENABLEREG_RSVD_DMAC_CHX_INTSTATUS_ENABLEREG_2_BITADDRESSOFFSET 2
#define NPU_DW_DMAC_CH3_INTSIGNAL_ENABLEREG_RSVD_DMAC_CHX_INTSTATUS_ENABLEREG_2_REGISTERSIZE 1



#define NPU_DW_DMAC_CH3_INTSIGNAL_ENABLEREG_ENABLE_SRC_TRANSCOMP_INTSIGNAL_BITADDRESSOFFSET 3
#define NPU_DW_DMAC_CH3_INTSIGNAL_ENABLEREG_ENABLE_SRC_TRANSCOMP_INTSIGNAL_REGISTERSIZE 1



#define NPU_DW_DMAC_CH3_INTSIGNAL_ENABLEREG_ENABLE_DST_TRANSCOMP_INTSIGNAL_BITADDRESSOFFSET 4
#define NPU_DW_DMAC_CH3_INTSIGNAL_ENABLEREG_ENABLE_DST_TRANSCOMP_INTSIGNAL_REGISTERSIZE 1



#define NPU_DW_DMAC_CH3_INTSIGNAL_ENABLEREG_ENABLE_SRC_DEC_ERR_INTSIGNAL_BITADDRESSOFFSET 5
#define NPU_DW_DMAC_CH3_INTSIGNAL_ENABLEREG_ENABLE_SRC_DEC_ERR_INTSIGNAL_REGISTERSIZE 1



#define NPU_DW_DMAC_CH3_INTSIGNAL_ENABLEREG_ENABLE_DST_DEC_ERR_INTSIGNAL_BITADDRESSOFFSET 6
#define NPU_DW_DMAC_CH3_INTSIGNAL_ENABLEREG_ENABLE_DST_DEC_ERR_INTSIGNAL_REGISTERSIZE 1



#define NPU_DW_DMAC_CH3_INTSIGNAL_ENABLEREG_ENABLE_SRC_SLV_ERR_INTSIGNAL_BITADDRESSOFFSET 7
#define NPU_DW_DMAC_CH3_INTSIGNAL_ENABLEREG_ENABLE_SRC_SLV_ERR_INTSIGNAL_REGISTERSIZE 1



#define NPU_DW_DMAC_CH3_INTSIGNAL_ENABLEREG_ENABLE_DST_SLV_ERR_INTSIGNAL_BITADDRESSOFFSET 8
#define NPU_DW_DMAC_CH3_INTSIGNAL_ENABLEREG_ENABLE_DST_SLV_ERR_INTSIGNAL_REGISTERSIZE 1



#define NPU_DW_DMAC_CH3_INTSIGNAL_ENABLEREG_ENABLE_LLI_RD_DEC_ERR_INTSIGNAL_BITADDRESSOFFSET 9
#define NPU_DW_DMAC_CH3_INTSIGNAL_ENABLEREG_ENABLE_LLI_RD_DEC_ERR_INTSIGNAL_REGISTERSIZE 1



#define NPU_DW_DMAC_CH3_INTSIGNAL_ENABLEREG_ENABLE_LLI_WR_DEC_ERR_INTSIGNAL_BITADDRESSOFFSET 10
#define NPU_DW_DMAC_CH3_INTSIGNAL_ENABLEREG_ENABLE_LLI_WR_DEC_ERR_INTSIGNAL_REGISTERSIZE 1



#define NPU_DW_DMAC_CH3_INTSIGNAL_ENABLEREG_ENABLE_LLI_RD_SLV_ERR_INTSIGNAL_BITADDRESSOFFSET 11
#define NPU_DW_DMAC_CH3_INTSIGNAL_ENABLEREG_ENABLE_LLI_RD_SLV_ERR_INTSIGNAL_REGISTERSIZE 1



#define NPU_DW_DMAC_CH3_INTSIGNAL_ENABLEREG_ENABLE_LLI_WR_SLV_ERR_INTSIGNAL_BITADDRESSOFFSET 12
#define NPU_DW_DMAC_CH3_INTSIGNAL_ENABLEREG_ENABLE_LLI_WR_SLV_ERR_INTSIGNAL_REGISTERSIZE 1



#define NPU_DW_DMAC_CH3_INTSIGNAL_ENABLEREG_ENABLE_SHADOWREG_OR_LLI_INVALID_ERR_INTSIGNAL_BITADDRESSOFFSET 13
#define NPU_DW_DMAC_CH3_INTSIGNAL_ENABLEREG_ENABLE_SHADOWREG_OR_LLI_INVALID_ERR_INTSIGNAL_REGISTERSIZE 1



#define NPU_DW_DMAC_CH3_INTSIGNAL_ENABLEREG_ENABLE_SLVIF_MULTIBLKTYPE_ERR_INTSIGNAL_BITADDRESSOFFSET 14
#define NPU_DW_DMAC_CH3_INTSIGNAL_ENABLEREG_ENABLE_SLVIF_MULTIBLKTYPE_ERR_INTSIGNAL_REGISTERSIZE 1



#define NPU_DW_DMAC_CH3_INTSIGNAL_ENABLEREG_RSVD_DMAC_CHX_INTSTATUS_ENABLEREG_15_BITADDRESSOFFSET 15
#define NPU_DW_DMAC_CH3_INTSIGNAL_ENABLEREG_RSVD_DMAC_CHX_INTSTATUS_ENABLEREG_15_REGISTERSIZE 1



#define NPU_DW_DMAC_CH3_INTSIGNAL_ENABLEREG_ENABLE_SLVIF_DEC_ERR_INTSIGNAL_BITADDRESSOFFSET 16
#define NPU_DW_DMAC_CH3_INTSIGNAL_ENABLEREG_ENABLE_SLVIF_DEC_ERR_INTSIGNAL_REGISTERSIZE 1



#define NPU_DW_DMAC_CH3_INTSIGNAL_ENABLEREG_ENABLE_SLVIF_WR2RO_ERR_INTSIGNAL_BITADDRESSOFFSET 17
#define NPU_DW_DMAC_CH3_INTSIGNAL_ENABLEREG_ENABLE_SLVIF_WR2RO_ERR_INTSIGNAL_REGISTERSIZE 1



#define NPU_DW_DMAC_CH3_INTSIGNAL_ENABLEREG_ENABLE_SLVIF_RD2RWO_ERR_INTSIGNAL_BITADDRESSOFFSET 18
#define NPU_DW_DMAC_CH3_INTSIGNAL_ENABLEREG_ENABLE_SLVIF_RD2RWO_ERR_INTSIGNAL_REGISTERSIZE 1



#define NPU_DW_DMAC_CH3_INTSIGNAL_ENABLEREG_ENABLE_SLVIF_WRONCHEN_ERR_INTSIGNAL_BITADDRESSOFFSET 19
#define NPU_DW_DMAC_CH3_INTSIGNAL_ENABLEREG_ENABLE_SLVIF_WRONCHEN_ERR_INTSIGNAL_REGISTERSIZE 1



#define NPU_DW_DMAC_CH3_INTSIGNAL_ENABLEREG_ENABLE_SLVIF_SHADOWREG_WRON_VALID_ERR_INTSIGNAL_BITADDRESSOFFSET 20
#define NPU_DW_DMAC_CH3_INTSIGNAL_ENABLEREG_ENABLE_SLVIF_SHADOWREG_WRON_VALID_ERR_INTSIGNAL_REGISTERSIZE 1



#define NPU_DW_DMAC_CH3_INTSIGNAL_ENABLEREG_ENABLE_SLVIF_WRONHOLD_ERR_INTSIGNAL_BITADDRESSOFFSET 21
#define NPU_DW_DMAC_CH3_INTSIGNAL_ENABLEREG_ENABLE_SLVIF_WRONHOLD_ERR_INTSIGNAL_REGISTERSIZE 1



#define NPU_DW_DMAC_CH3_INTSIGNAL_ENABLEREG_RSVD_DMAC_CHX_INTSIGNAL_ENABLEREG_22TO23_BITADDRESSOFFSET 22
#define NPU_DW_DMAC_CH3_INTSIGNAL_ENABLEREG_RSVD_DMAC_CHX_INTSIGNAL_ENABLEREG_22TO23_REGISTERSIZE 2



#define NPU_DW_DMAC_CH3_INTSIGNAL_ENABLEREG_ENABLE_SLVIF_ADDRPARITY_ERR_INTSIGNAL_BITADDRESSOFFSET 24
#define NPU_DW_DMAC_CH3_INTSIGNAL_ENABLEREG_ENABLE_SLVIF_ADDRPARITY_ERR_INTSIGNAL_REGISTERSIZE 1



#define NPU_DW_DMAC_CH3_INTSIGNAL_ENABLEREG_ENABLE_SLVIF_WRPARITY_ERR_INTSIGNAL_BITADDRESSOFFSET 25
#define NPU_DW_DMAC_CH3_INTSIGNAL_ENABLEREG_ENABLE_SLVIF_WRPARITY_ERR_INTSIGNAL_REGISTERSIZE 1



#define NPU_DW_DMAC_CH3_INTSIGNAL_ENABLEREG_RSVD_DMAC_CHX_INTSIGNAL_ENABLEREG_26_BITADDRESSOFFSET 26
#define NPU_DW_DMAC_CH3_INTSIGNAL_ENABLEREG_RSVD_DMAC_CHX_INTSIGNAL_ENABLEREG_26_REGISTERSIZE 1



#define NPU_DW_DMAC_CH3_INTSIGNAL_ENABLEREG_ENABLE_CH_LOCK_CLEARED_INTSIGNAL_BITADDRESSOFFSET 27
#define NPU_DW_DMAC_CH3_INTSIGNAL_ENABLEREG_ENABLE_CH_LOCK_CLEARED_INTSIGNAL_REGISTERSIZE 1



#define NPU_DW_DMAC_CH3_INTSIGNAL_ENABLEREG_ENABLE_CH_SRC_SUSPENDED_INTSIGNAL_BITADDRESSOFFSET 28
#define NPU_DW_DMAC_CH3_INTSIGNAL_ENABLEREG_ENABLE_CH_SRC_SUSPENDED_INTSIGNAL_REGISTERSIZE 1



#define NPU_DW_DMAC_CH3_INTSIGNAL_ENABLEREG_ENABLE_CH_SUSPENDED_INTSIGNAL_BITADDRESSOFFSET 29
#define NPU_DW_DMAC_CH3_INTSIGNAL_ENABLEREG_ENABLE_CH_SUSPENDED_INTSIGNAL_REGISTERSIZE 1



#define NPU_DW_DMAC_CH3_INTSIGNAL_ENABLEREG_ENABLE_CH_DISABLED_INTSIGNAL_BITADDRESSOFFSET 30
#define NPU_DW_DMAC_CH3_INTSIGNAL_ENABLEREG_ENABLE_CH_DISABLED_INTSIGNAL_REGISTERSIZE 1



#define NPU_DW_DMAC_CH3_INTSIGNAL_ENABLEREG_ENABLE_CH_ABORTED_INTSIGNAL_BITADDRESSOFFSET 31
#define NPU_DW_DMAC_CH3_INTSIGNAL_ENABLEREG_ENABLE_CH_ABORTED_INTSIGNAL_REGISTERSIZE 1



#define NPU_DW_DMAC_CH3_INTSIGNAL_ENABLEREG_ENABLE_ECC_PROT_CHMEM_CORRERR_INTSIGNAL_BITADDRESSOFFSET 32
#define NPU_DW_DMAC_CH3_INTSIGNAL_ENABLEREG_ENABLE_ECC_PROT_CHMEM_CORRERR_INTSIGNAL_REGISTERSIZE 1



#define NPU_DW_DMAC_CH3_INTSIGNAL_ENABLEREG_ENABLE_ECC_PROT_CHMEM_UNCORRERR_INTSIGNAL_BITADDRESSOFFSET 33
#define NPU_DW_DMAC_CH3_INTSIGNAL_ENABLEREG_ENABLE_ECC_PROT_CHMEM_UNCORRERR_INTSIGNAL_REGISTERSIZE 1



#define NPU_DW_DMAC_CH3_INTSIGNAL_ENABLEREG_ENABLE_ECC_PROT_UIDMEM_CORRERR_INTSIGNAL_BITADDRESSOFFSET 34
#define NPU_DW_DMAC_CH3_INTSIGNAL_ENABLEREG_ENABLE_ECC_PROT_UIDMEM_CORRERR_INTSIGNAL_REGISTERSIZE 1



#define NPU_DW_DMAC_CH3_INTSIGNAL_ENABLEREG_ENABLE_ECC_PROT_UIDMEM_UNCORRERR_INTSIGNAL_BITADDRESSOFFSET 35
#define NPU_DW_DMAC_CH3_INTSIGNAL_ENABLEREG_ENABLE_ECC_PROT_UIDMEM_UNCORRERR_INTSIGNAL_REGISTERSIZE 1



#define NPU_DW_DMAC_CH3_INTSIGNAL_ENABLEREG_RSVD_DMAC_CHX_INTSIGNAL_ENABLEREG_36TO63_BITADDRESSOFFSET 36
#define NPU_DW_DMAC_CH3_INTSIGNAL_ENABLEREG_RSVD_DMAC_CHX_INTSIGNAL_ENABLEREG_36TO63_REGISTERSIZE 28





#define NPU_DW_DMAC_CH3_INTCLEARREG (NPU_DW_DMAC_CHANNEL3_REGISTERS_ADDRESS_BLOCK_BASEADDRESS + 0X98)
#define NPU_DW_DMAC_CH3_INTCLEARREG_REGISTERSIZE 64
#define NPU_DW_DMAC_CH3_INTCLEARREG_REGISTERRESETVALUE 0X0
#define NPU_DW_DMAC_CH3_INTCLEARREG_REGISTERRESETMASK 0XFFFFFFFFFFFFFFFF





#define NPU_DW_DMAC_CH3_INTCLEARREG_CLEAR_BLOCK_TFR_DONE_INTSTAT_BITADDRESSOFFSET 0
#define NPU_DW_DMAC_CH3_INTCLEARREG_CLEAR_BLOCK_TFR_DONE_INTSTAT_REGISTERSIZE 1



#define NPU_DW_DMAC_CH3_INTCLEARREG_CLEAR_DMA_TFR_DONE_INTSTAT_BITADDRESSOFFSET 1
#define NPU_DW_DMAC_CH3_INTCLEARREG_CLEAR_DMA_TFR_DONE_INTSTAT_REGISTERSIZE 1



#define NPU_DW_DMAC_CH3_INTCLEARREG_RSVD_DMAC_CHX_INTCLEARREG_2_BITADDRESSOFFSET 2
#define NPU_DW_DMAC_CH3_INTCLEARREG_RSVD_DMAC_CHX_INTCLEARREG_2_REGISTERSIZE 1



#define NPU_DW_DMAC_CH3_INTCLEARREG_CLEAR_SRC_TRANSCOMP_INTSTAT_BITADDRESSOFFSET 3
#define NPU_DW_DMAC_CH3_INTCLEARREG_CLEAR_SRC_TRANSCOMP_INTSTAT_REGISTERSIZE 1



#define NPU_DW_DMAC_CH3_INTCLEARREG_CLEAR_DST_TRANSCOMP_INTSTAT_BITADDRESSOFFSET 4
#define NPU_DW_DMAC_CH3_INTCLEARREG_CLEAR_DST_TRANSCOMP_INTSTAT_REGISTERSIZE 1



#define NPU_DW_DMAC_CH3_INTCLEARREG_CLEAR_SRC_DEC_ERR_INTSTAT_BITADDRESSOFFSET 5
#define NPU_DW_DMAC_CH3_INTCLEARREG_CLEAR_SRC_DEC_ERR_INTSTAT_REGISTERSIZE 1



#define NPU_DW_DMAC_CH3_INTCLEARREG_CLEAR_DST_DEC_ERR_INTSTAT_BITADDRESSOFFSET 6
#define NPU_DW_DMAC_CH3_INTCLEARREG_CLEAR_DST_DEC_ERR_INTSTAT_REGISTERSIZE 1



#define NPU_DW_DMAC_CH3_INTCLEARREG_CLEAR_SRC_SLV_ERR_INTSTAT_BITADDRESSOFFSET 7
#define NPU_DW_DMAC_CH3_INTCLEARREG_CLEAR_SRC_SLV_ERR_INTSTAT_REGISTERSIZE 1



#define NPU_DW_DMAC_CH3_INTCLEARREG_CLEAR_DST_SLV_ERR_INTSTAT_BITADDRESSOFFSET 8
#define NPU_DW_DMAC_CH3_INTCLEARREG_CLEAR_DST_SLV_ERR_INTSTAT_REGISTERSIZE 1



#define NPU_DW_DMAC_CH3_INTCLEARREG_CLEAR_LLI_RD_DEC_ERR_INTSTAT_BITADDRESSOFFSET 9
#define NPU_DW_DMAC_CH3_INTCLEARREG_CLEAR_LLI_RD_DEC_ERR_INTSTAT_REGISTERSIZE 1



#define NPU_DW_DMAC_CH3_INTCLEARREG_CLEAR_LLI_WR_DEC_ERR_INTSTAT_BITADDRESSOFFSET 10
#define NPU_DW_DMAC_CH3_INTCLEARREG_CLEAR_LLI_WR_DEC_ERR_INTSTAT_REGISTERSIZE 1



#define NPU_DW_DMAC_CH3_INTCLEARREG_CLEAR_LLI_RD_SLV_ERR_INTSTAT_BITADDRESSOFFSET 11
#define NPU_DW_DMAC_CH3_INTCLEARREG_CLEAR_LLI_RD_SLV_ERR_INTSTAT_REGISTERSIZE 1



#define NPU_DW_DMAC_CH3_INTCLEARREG_CLEAR_LLI_WR_SLV_ERR_INTSTAT_BITADDRESSOFFSET 12
#define NPU_DW_DMAC_CH3_INTCLEARREG_CLEAR_LLI_WR_SLV_ERR_INTSTAT_REGISTERSIZE 1



#define NPU_DW_DMAC_CH3_INTCLEARREG_CLEAR_SHADOWREG_OR_LLI_INVALID_ERR_INTSTAT_BITADDRESSOFFSET 13
#define NPU_DW_DMAC_CH3_INTCLEARREG_CLEAR_SHADOWREG_OR_LLI_INVALID_ERR_INTSTAT_REGISTERSIZE 1



#define NPU_DW_DMAC_CH3_INTCLEARREG_CLEAR_SLVIF_MULTIBLKTYPE_ERR_INTSTAT_BITADDRESSOFFSET 14
#define NPU_DW_DMAC_CH3_INTCLEARREG_CLEAR_SLVIF_MULTIBLKTYPE_ERR_INTSTAT_REGISTERSIZE 1



#define NPU_DW_DMAC_CH3_INTCLEARREG_RSVD_DMAC_CHX_INTCLEARREG_15_BITADDRESSOFFSET 15
#define NPU_DW_DMAC_CH3_INTCLEARREG_RSVD_DMAC_CHX_INTCLEARREG_15_REGISTERSIZE 1



#define NPU_DW_DMAC_CH3_INTCLEARREG_CLEAR_SLVIF_DEC_ERR_INTSTAT_BITADDRESSOFFSET 16
#define NPU_DW_DMAC_CH3_INTCLEARREG_CLEAR_SLVIF_DEC_ERR_INTSTAT_REGISTERSIZE 1



#define NPU_DW_DMAC_CH3_INTCLEARREG_CLEAR_SLVIF_WR2RO_ERR_INTSTAT_BITADDRESSOFFSET 17
#define NPU_DW_DMAC_CH3_INTCLEARREG_CLEAR_SLVIF_WR2RO_ERR_INTSTAT_REGISTERSIZE 1



#define NPU_DW_DMAC_CH3_INTCLEARREG_CLEAR_SLVIF_RD2RWO_ERR_INTSTAT_BITADDRESSOFFSET 18
#define NPU_DW_DMAC_CH3_INTCLEARREG_CLEAR_SLVIF_RD2RWO_ERR_INTSTAT_REGISTERSIZE 1



#define NPU_DW_DMAC_CH3_INTCLEARREG_CLEAR_SLVIF_WRONCHEN_ERR_INTSTAT_BITADDRESSOFFSET 19
#define NPU_DW_DMAC_CH3_INTCLEARREG_CLEAR_SLVIF_WRONCHEN_ERR_INTSTAT_REGISTERSIZE 1



#define NPU_DW_DMAC_CH3_INTCLEARREG_CLEAR_SLVIF_SHADOWREG_WRON_VALID_ERR_INTSTAT_BITADDRESSOFFSET 20
#define NPU_DW_DMAC_CH3_INTCLEARREG_CLEAR_SLVIF_SHADOWREG_WRON_VALID_ERR_INTSTAT_REGISTERSIZE 1



#define NPU_DW_DMAC_CH3_INTCLEARREG_CLEAR_SLVIF_WRONHOLD_ERR_INTSTAT_BITADDRESSOFFSET 21
#define NPU_DW_DMAC_CH3_INTCLEARREG_CLEAR_SLVIF_WRONHOLD_ERR_INTSTAT_REGISTERSIZE 1



#define NPU_DW_DMAC_CH3_INTCLEARREG_RSVD_DMAC_CHX_INTCLEARREG_22TO23_BITADDRESSOFFSET 22
#define NPU_DW_DMAC_CH3_INTCLEARREG_RSVD_DMAC_CHX_INTCLEARREG_22TO23_REGISTERSIZE 2



#define NPU_DW_DMAC_CH3_INTCLEARREG_CLEAR_SLVIF_ADDRPARITY_ERR_INTSTAT_BITADDRESSOFFSET 24
#define NPU_DW_DMAC_CH3_INTCLEARREG_CLEAR_SLVIF_ADDRPARITY_ERR_INTSTAT_REGISTERSIZE 1



#define NPU_DW_DMAC_CH3_INTCLEARREG_CLEAR_SLVIF_WRPARITY_ERR_INTSTAT_BITADDRESSOFFSET 25
#define NPU_DW_DMAC_CH3_INTCLEARREG_CLEAR_SLVIF_WRPARITY_ERR_INTSTAT_REGISTERSIZE 1



#define NPU_DW_DMAC_CH3_INTCLEARREG_RSVD_DMAC_CHX_INTCLEARREG_26_BITADDRESSOFFSET 26
#define NPU_DW_DMAC_CH3_INTCLEARREG_RSVD_DMAC_CHX_INTCLEARREG_26_REGISTERSIZE 1



#define NPU_DW_DMAC_CH3_INTCLEARREG_CLEAR_CH_LOCK_CLEARED_INTSTAT_BITADDRESSOFFSET 27
#define NPU_DW_DMAC_CH3_INTCLEARREG_CLEAR_CH_LOCK_CLEARED_INTSTAT_REGISTERSIZE 1



#define NPU_DW_DMAC_CH3_INTCLEARREG_CLEAR_CH_SRC_SUSPENDED_INTSTAT_BITADDRESSOFFSET 28
#define NPU_DW_DMAC_CH3_INTCLEARREG_CLEAR_CH_SRC_SUSPENDED_INTSTAT_REGISTERSIZE 1



#define NPU_DW_DMAC_CH3_INTCLEARREG_CLEAR_CH_SUSPENDED_INTSTAT_BITADDRESSOFFSET 29
#define NPU_DW_DMAC_CH3_INTCLEARREG_CLEAR_CH_SUSPENDED_INTSTAT_REGISTERSIZE 1



#define NPU_DW_DMAC_CH3_INTCLEARREG_CLEAR_CH_DISABLED_INTSTAT_BITADDRESSOFFSET 30
#define NPU_DW_DMAC_CH3_INTCLEARREG_CLEAR_CH_DISABLED_INTSTAT_REGISTERSIZE 1



#define NPU_DW_DMAC_CH3_INTCLEARREG_CLEAR_CH_ABORTED_INTSTAT_BITADDRESSOFFSET 31
#define NPU_DW_DMAC_CH3_INTCLEARREG_CLEAR_CH_ABORTED_INTSTAT_REGISTERSIZE 1



#define NPU_DW_DMAC_CH3_INTCLEARREG_CLEAR_ECC_PROT_CHMEM_CORRERR_INTSTAT_BITADDRESSOFFSET 32
#define NPU_DW_DMAC_CH3_INTCLEARREG_CLEAR_ECC_PROT_CHMEM_CORRERR_INTSTAT_REGISTERSIZE 1



#define NPU_DW_DMAC_CH3_INTCLEARREG_CLEAR_ECC_PROT_CHMEM_UNCORRERR_INTSTAT_BITADDRESSOFFSET 33
#define NPU_DW_DMAC_CH3_INTCLEARREG_CLEAR_ECC_PROT_CHMEM_UNCORRERR_INTSTAT_REGISTERSIZE 1



#define NPU_DW_DMAC_CH3_INTCLEARREG_CLEAR_ECC_PROT_UIDMEM_CORRERR_INTSTAT_BITADDRESSOFFSET 34
#define NPU_DW_DMAC_CH3_INTCLEARREG_CLEAR_ECC_PROT_UIDMEM_CORRERR_INTSTAT_REGISTERSIZE 1



#define NPU_DW_DMAC_CH3_INTCLEARREG_CLEAR_ECC_PROT_UIDMEM_UNCORRERR_INTSTAT_BITADDRESSOFFSET 35
#define NPU_DW_DMAC_CH3_INTCLEARREG_CLEAR_ECC_PROT_UIDMEM_UNCORRERR_INTSTAT_REGISTERSIZE 1



#define NPU_DW_DMAC_CH3_INTCLEARREG_RSVD_DMAC_CHX_INTCLEARREG_36TO63_BITADDRESSOFFSET 36
#define NPU_DW_DMAC_CH3_INTCLEARREG_RSVD_DMAC_CHX_INTCLEARREG_36TO63_REGISTERSIZE 28





#define NPU_DW_DMAC_CH3_CFG_EXTD (NPU_DW_DMAC_CHANNEL3_REGISTERS_ADDRESS_BLOCK_BASEADDRESS + 0XA0)
#define NPU_DW_DMAC_CH3_CFG_EXTD_REGISTERSIZE 64
#define NPU_DW_DMAC_CH3_CFG_EXTD_REGISTERRESETVALUE 0X0
#define NPU_DW_DMAC_CH3_CFG_EXTD_REGISTERRESETMASK 0XFFFFFFFFFFFFFFFF





#define NPU_DW_DMAC_CH3_CFG_EXTD_LLI_AXPROT_BITADDRESSOFFSET 0
#define NPU_DW_DMAC_CH3_CFG_EXTD_LLI_AXPROT_REGISTERSIZE 3



#define NPU_DW_DMAC_CH3_CFG_EXTD_LLI_AXCACHE_BITADDRESSOFFSET 3
#define NPU_DW_DMAC_CH3_CFG_EXTD_LLI_AXCACHE_REGISTERSIZE 4



#define NPU_DW_DMAC_CH3_CFG_EXTD_RSVD_DMAC_CHX_CFG_EXTD_7TO63_BITADDRESSOFFSET 7
#define NPU_DW_DMAC_CH3_CFG_EXTD_RSVD_DMAC_CHX_CFG_EXTD_7TO63_REGISTERSIZE 57



#define NPU_DW_DMAC_CHANNEL4_REGISTERS_ADDRESS_BLOCK_BASEADDRESS 0X400



#define NPU_DW_DMAC_CH4_SAR (NPU_DW_DMAC_CHANNEL4_REGISTERS_ADDRESS_BLOCK_BASEADDRESS + 0X0)
#define NPU_DW_DMAC_CH4_SAR_REGISTERSIZE 64
#define NPU_DW_DMAC_CH4_SAR_REGISTERRESETVALUE 0X0
#define NPU_DW_DMAC_CH4_SAR_REGISTERRESETMASK 0XFFFFFFFFFFFFFFFF





#define NPU_DW_DMAC_CH4_SAR_SAR_BITADDRESSOFFSET 0
#define NPU_DW_DMAC_CH4_SAR_SAR_REGISTERSIZE 64





#define NPU_DW_DMAC_CH4_DAR (NPU_DW_DMAC_CHANNEL4_REGISTERS_ADDRESS_BLOCK_BASEADDRESS + 0X8)
#define NPU_DW_DMAC_CH4_DAR_REGISTERSIZE 64
#define NPU_DW_DMAC_CH4_DAR_REGISTERRESETVALUE 0X0
#define NPU_DW_DMAC_CH4_DAR_REGISTERRESETMASK 0XFFFFFFFFFFFFFFFF





#define NPU_DW_DMAC_CH4_DAR_DAR_BITADDRESSOFFSET 0
#define NPU_DW_DMAC_CH4_DAR_DAR_REGISTERSIZE 64





#define NPU_DW_DMAC_CH4_BLOCK_TS (NPU_DW_DMAC_CHANNEL4_REGISTERS_ADDRESS_BLOCK_BASEADDRESS + 0X10)
#define NPU_DW_DMAC_CH4_BLOCK_TS_REGISTERSIZE 64
#define NPU_DW_DMAC_CH4_BLOCK_TS_REGISTERRESETVALUE 0X0
#define NPU_DW_DMAC_CH4_BLOCK_TS_REGISTERRESETMASK 0XFFFFFFFFFFFFFFFF





#define NPU_DW_DMAC_CH4_BLOCK_TS_BLOCK_TS_BITADDRESSOFFSET 0
#define NPU_DW_DMAC_CH4_BLOCK_TS_BLOCK_TS_REGISTERSIZE 22



#define NPU_DW_DMAC_CH4_BLOCK_TS_RSVD_DMAC_CHX_BLOCK_TSREG_63TO22_BITADDRESSOFFSET 22
#define NPU_DW_DMAC_CH4_BLOCK_TS_RSVD_DMAC_CHX_BLOCK_TSREG_63TO22_REGISTERSIZE 42





#define NPU_DW_DMAC_CH4_CTL (NPU_DW_DMAC_CHANNEL4_REGISTERS_ADDRESS_BLOCK_BASEADDRESS + 0X18)
#define NPU_DW_DMAC_CH4_CTL_REGISTERSIZE 64
#define NPU_DW_DMAC_CH4_CTL_REGISTERRESETVALUE 0X1200
#define NPU_DW_DMAC_CH4_CTL_REGISTERRESETMASK 0XFFFFFFFFFFFFFFFF





#define NPU_DW_DMAC_CH4_CTL_SMS_BITADDRESSOFFSET 0
#define NPU_DW_DMAC_CH4_CTL_SMS_REGISTERSIZE 1



#define NPU_DW_DMAC_CH4_CTL_RSVD_DMAC_CHX_CTL_1_BITADDRESSOFFSET 1
#define NPU_DW_DMAC_CH4_CTL_RSVD_DMAC_CHX_CTL_1_REGISTERSIZE 1



#define NPU_DW_DMAC_CH4_CTL_DMS_BITADDRESSOFFSET 2
#define NPU_DW_DMAC_CH4_CTL_DMS_REGISTERSIZE 1



#define NPU_DW_DMAC_CH4_CTL_RSVD_DMAC_CHX_CTL_3_BITADDRESSOFFSET 3
#define NPU_DW_DMAC_CH4_CTL_RSVD_DMAC_CHX_CTL_3_REGISTERSIZE 1



#define NPU_DW_DMAC_CH4_CTL_SINC_BITADDRESSOFFSET 4
#define NPU_DW_DMAC_CH4_CTL_SINC_REGISTERSIZE 1



#define NPU_DW_DMAC_CH4_CTL_RSVD_DMAC_CHX_CTL_5_BITADDRESSOFFSET 5
#define NPU_DW_DMAC_CH4_CTL_RSVD_DMAC_CHX_CTL_5_REGISTERSIZE 1



#define NPU_DW_DMAC_CH4_CTL_DINC_BITADDRESSOFFSET 6
#define NPU_DW_DMAC_CH4_CTL_DINC_REGISTERSIZE 1



#define NPU_DW_DMAC_CH4_CTL_RSVD_DMAC_CHX_CTL_7_BITADDRESSOFFSET 7
#define NPU_DW_DMAC_CH4_CTL_RSVD_DMAC_CHX_CTL_7_REGISTERSIZE 1



#define NPU_DW_DMAC_CH4_CTL_SRC_TR_WIDTH_BITADDRESSOFFSET 8
#define NPU_DW_DMAC_CH4_CTL_SRC_TR_WIDTH_REGISTERSIZE 3



#define NPU_DW_DMAC_CH4_CTL_DST_TR_WIDTH_BITADDRESSOFFSET 11
#define NPU_DW_DMAC_CH4_CTL_DST_TR_WIDTH_REGISTERSIZE 3



#define NPU_DW_DMAC_CH4_CTL_SRC_MSIZE_BITADDRESSOFFSET 14
#define NPU_DW_DMAC_CH4_CTL_SRC_MSIZE_REGISTERSIZE 4



#define NPU_DW_DMAC_CH4_CTL_DST_MSIZE_BITADDRESSOFFSET 18
#define NPU_DW_DMAC_CH4_CTL_DST_MSIZE_REGISTERSIZE 4



#define NPU_DW_DMAC_CH4_CTL_AR_CACHE_BITADDRESSOFFSET 22
#define NPU_DW_DMAC_CH4_CTL_AR_CACHE_REGISTERSIZE 4



#define NPU_DW_DMAC_CH4_CTL_AW_CACHE_BITADDRESSOFFSET 26
#define NPU_DW_DMAC_CH4_CTL_AW_CACHE_REGISTERSIZE 4



#define NPU_DW_DMAC_CH4_CTL_NONPOSTED_LASTWRITE_EN_BITADDRESSOFFSET 30
#define NPU_DW_DMAC_CH4_CTL_NONPOSTED_LASTWRITE_EN_REGISTERSIZE 1



#define NPU_DW_DMAC_CH4_CTL_RSVD_DMAC_CHX_CTL_31_BITADDRESSOFFSET 31
#define NPU_DW_DMAC_CH4_CTL_RSVD_DMAC_CHX_CTL_31_REGISTERSIZE 1



#define NPU_DW_DMAC_CH4_CTL_AR_PROT_BITADDRESSOFFSET 32
#define NPU_DW_DMAC_CH4_CTL_AR_PROT_REGISTERSIZE 3



#define NPU_DW_DMAC_CH4_CTL_AW_PROT_BITADDRESSOFFSET 35
#define NPU_DW_DMAC_CH4_CTL_AW_PROT_REGISTERSIZE 3



#define NPU_DW_DMAC_CH4_CTL_ARLEN_EN_BITADDRESSOFFSET 38
#define NPU_DW_DMAC_CH4_CTL_ARLEN_EN_REGISTERSIZE 1



#define NPU_DW_DMAC_CH4_CTL_ARLEN_BITADDRESSOFFSET 39
#define NPU_DW_DMAC_CH4_CTL_ARLEN_REGISTERSIZE 8



#define NPU_DW_DMAC_CH4_CTL_AWLEN_EN_BITADDRESSOFFSET 47
#define NPU_DW_DMAC_CH4_CTL_AWLEN_EN_REGISTERSIZE 1



#define NPU_DW_DMAC_CH4_CTL_AWLEN_BITADDRESSOFFSET 48
#define NPU_DW_DMAC_CH4_CTL_AWLEN_REGISTERSIZE 8



#define NPU_DW_DMAC_CH4_CTL_SRC_STAT_EN_BITADDRESSOFFSET 56
#define NPU_DW_DMAC_CH4_CTL_SRC_STAT_EN_REGISTERSIZE 1



#define NPU_DW_DMAC_CH4_CTL_DST_STAT_EN_BITADDRESSOFFSET 57
#define NPU_DW_DMAC_CH4_CTL_DST_STAT_EN_REGISTERSIZE 1



#define NPU_DW_DMAC_CH4_CTL_IOC_BLKTFR_BITADDRESSOFFSET 58
#define NPU_DW_DMAC_CH4_CTL_IOC_BLKTFR_REGISTERSIZE 1



#define NPU_DW_DMAC_CH4_CTL_RSVD_DMAC_CHX_CTL_59TO61_BITADDRESSOFFSET 59
#define NPU_DW_DMAC_CH4_CTL_RSVD_DMAC_CHX_CTL_59TO61_REGISTERSIZE 3



#define NPU_DW_DMAC_CH4_CTL_SHADOWREG_OR_LLI_LAST_BITADDRESSOFFSET 62
#define NPU_DW_DMAC_CH4_CTL_SHADOWREG_OR_LLI_LAST_REGISTERSIZE 1



#define NPU_DW_DMAC_CH4_CTL_SHADOWREG_OR_LLI_VALID_BITADDRESSOFFSET 63
#define NPU_DW_DMAC_CH4_CTL_SHADOWREG_OR_LLI_VALID_REGISTERSIZE 1





#define NPU_DW_DMAC_CH4_CFG (NPU_DW_DMAC_CHANNEL4_REGISTERS_ADDRESS_BLOCK_BASEADDRESS + 0X20)
#define NPU_DW_DMAC_CH4_CFG_REGISTERSIZE 64
#define NPU_DW_DMAC_CH4_CFG_REGISTERRESETVALUE 0X1B00000000
#define NPU_DW_DMAC_CH4_CFG_REGISTERRESETMASK 0XFFFFFFFFFFFFFFFF





#define NPU_DW_DMAC_CH4_CFG_SRC_MULTBLK_TYPE_BITADDRESSOFFSET 0
#define NPU_DW_DMAC_CH4_CFG_SRC_MULTBLK_TYPE_REGISTERSIZE 2



#define NPU_DW_DMAC_CH4_CFG_DST_MULTBLK_TYPE_BITADDRESSOFFSET 2
#define NPU_DW_DMAC_CH4_CFG_DST_MULTBLK_TYPE_REGISTERSIZE 2



#define NPU_DW_DMAC_CH4_CFG_RSVD_DMAC_CHX_CFG_4TO17_BITADDRESSOFFSET 4
#define NPU_DW_DMAC_CH4_CFG_RSVD_DMAC_CHX_CFG_4TO17_REGISTERSIZE 14



#define NPU_DW_DMAC_CH4_CFG_RD_UID_BITADDRESSOFFSET 18
#define NPU_DW_DMAC_CH4_CFG_RD_UID_REGISTERSIZE 4



#define NPU_DW_DMAC_CH4_CFG_RSVD_DMAC_CHX_CFG_22TO24_BITADDRESSOFFSET 22
#define NPU_DW_DMAC_CH4_CFG_RSVD_DMAC_CHX_CFG_22TO24_REGISTERSIZE 3



#define NPU_DW_DMAC_CH4_CFG_WR_UID_BITADDRESSOFFSET 25
#define NPU_DW_DMAC_CH4_CFG_WR_UID_REGISTERSIZE 4



#define NPU_DW_DMAC_CH4_CFG_RSVD_DMAC_CHX_CFG_29TO31_BITADDRESSOFFSET 29
#define NPU_DW_DMAC_CH4_CFG_RSVD_DMAC_CHX_CFG_29TO31_REGISTERSIZE 3



#define NPU_DW_DMAC_CH4_CFG_TT_FC_BITADDRESSOFFSET 32
#define NPU_DW_DMAC_CH4_CFG_TT_FC_REGISTERSIZE 3



#define NPU_DW_DMAC_CH4_CFG_HS_SEL_SRC_BITADDRESSOFFSET 35
#define NPU_DW_DMAC_CH4_CFG_HS_SEL_SRC_REGISTERSIZE 1



#define NPU_DW_DMAC_CH4_CFG_HS_SEL_DST_BITADDRESSOFFSET 36
#define NPU_DW_DMAC_CH4_CFG_HS_SEL_DST_REGISTERSIZE 1



#define NPU_DW_DMAC_CH4_CFG_SRC_HWHS_POL_BITADDRESSOFFSET 37
#define NPU_DW_DMAC_CH4_CFG_SRC_HWHS_POL_REGISTERSIZE 1



#define NPU_DW_DMAC_CH4_CFG_DST_HWHS_POL_BITADDRESSOFFSET 38
#define NPU_DW_DMAC_CH4_CFG_DST_HWHS_POL_REGISTERSIZE 1



#define NPU_DW_DMAC_CH4_CFG_SRC_PER_BITADDRESSOFFSET 39
#define NPU_DW_DMAC_CH4_CFG_SRC_PER_REGISTERSIZE 1



#define NPU_DW_DMAC_CH4_CFG_RSVD_DMAC_CHX_CFG_42_39_BITADDRESSOFFSET 40
#define NPU_DW_DMAC_CH4_CFG_RSVD_DMAC_CHX_CFG_42_39_REGISTERSIZE 3



#define NPU_DW_DMAC_CH4_CFG_RSVD_DMAC_CHX_CFG_43_BITADDRESSOFFSET 43
#define NPU_DW_DMAC_CH4_CFG_RSVD_DMAC_CHX_CFG_43_REGISTERSIZE 1



#define NPU_DW_DMAC_CH4_CFG_DST_PER_BITADDRESSOFFSET 44
#define NPU_DW_DMAC_CH4_CFG_DST_PER_REGISTERSIZE 1



#define NPU_DW_DMAC_CH4_CFG_RSVD_DMAC_CHX_CFG_47_44_BITADDRESSOFFSET 45
#define NPU_DW_DMAC_CH4_CFG_RSVD_DMAC_CHX_CFG_47_44_REGISTERSIZE 3



#define NPU_DW_DMAC_CH4_CFG_RSVD_DMAC_CHX_CFG_48_BITADDRESSOFFSET 48
#define NPU_DW_DMAC_CH4_CFG_RSVD_DMAC_CHX_CFG_48_REGISTERSIZE 1



#define NPU_DW_DMAC_CH4_CFG_CH_PRIOR_BITADDRESSOFFSET 49
#define NPU_DW_DMAC_CH4_CFG_CH_PRIOR_REGISTERSIZE 3



#define NPU_DW_DMAC_CH4_CFG_LOCK_CH_BITADDRESSOFFSET 52
#define NPU_DW_DMAC_CH4_CFG_LOCK_CH_REGISTERSIZE 1



#define NPU_DW_DMAC_CH4_CFG_LOCK_CH_L_BITADDRESSOFFSET 53
#define NPU_DW_DMAC_CH4_CFG_LOCK_CH_L_REGISTERSIZE 2



#define NPU_DW_DMAC_CH4_CFG_SRC_OSR_LMT_BITADDRESSOFFSET 55
#define NPU_DW_DMAC_CH4_CFG_SRC_OSR_LMT_REGISTERSIZE 4



#define NPU_DW_DMAC_CH4_CFG_DST_OSR_LMT_BITADDRESSOFFSET 59
#define NPU_DW_DMAC_CH4_CFG_DST_OSR_LMT_REGISTERSIZE 4



#define NPU_DW_DMAC_CH4_CFG_RSVD_DMAC_CHX_CFG_63_BITADDRESSOFFSET 63
#define NPU_DW_DMAC_CH4_CFG_RSVD_DMAC_CHX_CFG_63_REGISTERSIZE 1





#define NPU_DW_DMAC_CH4_LLP (NPU_DW_DMAC_CHANNEL4_REGISTERS_ADDRESS_BLOCK_BASEADDRESS + 0X28)
#define NPU_DW_DMAC_CH4_LLP_REGISTERSIZE 64
#define NPU_DW_DMAC_CH4_LLP_REGISTERRESETVALUE 0X0
#define NPU_DW_DMAC_CH4_LLP_REGISTERRESETMASK 0XFFFFFFFFFFFFFFFF





#define NPU_DW_DMAC_CH4_LLP_LMS_BITADDRESSOFFSET 0
#define NPU_DW_DMAC_CH4_LLP_LMS_REGISTERSIZE 1



#define NPU_DW_DMAC_CH4_LLP_RSVD_DMAC_CHX_LLP_1TO5_BITADDRESSOFFSET 1
#define NPU_DW_DMAC_CH4_LLP_RSVD_DMAC_CHX_LLP_1TO5_REGISTERSIZE 5



#define NPU_DW_DMAC_CH4_LLP_LOC_BITADDRESSOFFSET 6
#define NPU_DW_DMAC_CH4_LLP_LOC_REGISTERSIZE 58





#define NPU_DW_DMAC_CH4_STATUSREG (NPU_DW_DMAC_CHANNEL4_REGISTERS_ADDRESS_BLOCK_BASEADDRESS + 0X30)
#define NPU_DW_DMAC_CH4_STATUSREG_REGISTERSIZE 64
#define NPU_DW_DMAC_CH4_STATUSREG_REGISTERRESETVALUE 0X0
#define NPU_DW_DMAC_CH4_STATUSREG_REGISTERRESETMASK 0XFFFFFFFFFFFFFFFF





#define NPU_DW_DMAC_CH4_STATUSREG_CMPLTD_BLK_TFR_SIZE_BITADDRESSOFFSET 0
#define NPU_DW_DMAC_CH4_STATUSREG_CMPLTD_BLK_TFR_SIZE_REGISTERSIZE 22



#define NPU_DW_DMAC_CH4_STATUSREG_RSVD_DMAC_CHX_STATUSREG_22TO31_BITADDRESSOFFSET 22
#define NPU_DW_DMAC_CH4_STATUSREG_RSVD_DMAC_CHX_STATUSREG_22TO31_REGISTERSIZE 10



#define NPU_DW_DMAC_CH4_STATUSREG_DATA_LEFT_IN_FIFO_BITADDRESSOFFSET 32
#define NPU_DW_DMAC_CH4_STATUSREG_DATA_LEFT_IN_FIFO_REGISTERSIZE 15



#define NPU_DW_DMAC_CH4_STATUSREG_RSVD_DMAC_CHX_STATUSREG_47TO63_BITADDRESSOFFSET 47
#define NPU_DW_DMAC_CH4_STATUSREG_RSVD_DMAC_CHX_STATUSREG_47TO63_REGISTERSIZE 17





#define NPU_DW_DMAC_CH4_SWHSSRCREG (NPU_DW_DMAC_CHANNEL4_REGISTERS_ADDRESS_BLOCK_BASEADDRESS + 0X38)
#define NPU_DW_DMAC_CH4_SWHSSRCREG_REGISTERSIZE 64
#define NPU_DW_DMAC_CH4_SWHSSRCREG_REGISTERRESETVALUE 0X0
#define NPU_DW_DMAC_CH4_SWHSSRCREG_REGISTERRESETMASK 0XFFFFFFFFFFFFFFFF





#define NPU_DW_DMAC_CH4_SWHSSRCREG_SWHS_REQ_SRC_BITADDRESSOFFSET 0
#define NPU_DW_DMAC_CH4_SWHSSRCREG_SWHS_REQ_SRC_REGISTERSIZE 1



#define NPU_DW_DMAC_CH4_SWHSSRCREG_SWHS_REQ_SRC_WE_BITADDRESSOFFSET 1
#define NPU_DW_DMAC_CH4_SWHSSRCREG_SWHS_REQ_SRC_WE_REGISTERSIZE 1



#define NPU_DW_DMAC_CH4_SWHSSRCREG_SWHS_SGLREQ_SRC_BITADDRESSOFFSET 2
#define NPU_DW_DMAC_CH4_SWHSSRCREG_SWHS_SGLREQ_SRC_REGISTERSIZE 1



#define NPU_DW_DMAC_CH4_SWHSSRCREG_SWHS_SGLREQ_SRC_WE_BITADDRESSOFFSET 3
#define NPU_DW_DMAC_CH4_SWHSSRCREG_SWHS_SGLREQ_SRC_WE_REGISTERSIZE 1



#define NPU_DW_DMAC_CH4_SWHSSRCREG_SWHS_LST_SRC_BITADDRESSOFFSET 4
#define NPU_DW_DMAC_CH4_SWHSSRCREG_SWHS_LST_SRC_REGISTERSIZE 1



#define NPU_DW_DMAC_CH4_SWHSSRCREG_SWHS_LST_SRC_WE_BITADDRESSOFFSET 5
#define NPU_DW_DMAC_CH4_SWHSSRCREG_SWHS_LST_SRC_WE_REGISTERSIZE 1



#define NPU_DW_DMAC_CH4_SWHSSRCREG_RSVD_DMAC_CHX_SWHSSRCREG_6TO63_BITADDRESSOFFSET 6
#define NPU_DW_DMAC_CH4_SWHSSRCREG_RSVD_DMAC_CHX_SWHSSRCREG_6TO63_REGISTERSIZE 58





#define NPU_DW_DMAC_CH4_SWHSDSTREG (NPU_DW_DMAC_CHANNEL4_REGISTERS_ADDRESS_BLOCK_BASEADDRESS + 0X40)
#define NPU_DW_DMAC_CH4_SWHSDSTREG_REGISTERSIZE 64
#define NPU_DW_DMAC_CH4_SWHSDSTREG_REGISTERRESETVALUE 0X0
#define NPU_DW_DMAC_CH4_SWHSDSTREG_REGISTERRESETMASK 0XFFFFFFFFFFFFFFFF





#define NPU_DW_DMAC_CH4_SWHSDSTREG_SWHS_REQ_DST_BITADDRESSOFFSET 0
#define NPU_DW_DMAC_CH4_SWHSDSTREG_SWHS_REQ_DST_REGISTERSIZE 1



#define NPU_DW_DMAC_CH4_SWHSDSTREG_SWHS_REQ_DST_WE_BITADDRESSOFFSET 1
#define NPU_DW_DMAC_CH4_SWHSDSTREG_SWHS_REQ_DST_WE_REGISTERSIZE 1



#define NPU_DW_DMAC_CH4_SWHSDSTREG_SWHS_SGLREQ_DST_BITADDRESSOFFSET 2
#define NPU_DW_DMAC_CH4_SWHSDSTREG_SWHS_SGLREQ_DST_REGISTERSIZE 1



#define NPU_DW_DMAC_CH4_SWHSDSTREG_SWHS_SGLREQ_DST_WE_BITADDRESSOFFSET 3
#define NPU_DW_DMAC_CH4_SWHSDSTREG_SWHS_SGLREQ_DST_WE_REGISTERSIZE 1



#define NPU_DW_DMAC_CH4_SWHSDSTREG_SWHS_LST_DST_BITADDRESSOFFSET 4
#define NPU_DW_DMAC_CH4_SWHSDSTREG_SWHS_LST_DST_REGISTERSIZE 1



#define NPU_DW_DMAC_CH4_SWHSDSTREG_SWHS_LST_DST_WE_BITADDRESSOFFSET 5
#define NPU_DW_DMAC_CH4_SWHSDSTREG_SWHS_LST_DST_WE_REGISTERSIZE 1



#define NPU_DW_DMAC_CH4_SWHSDSTREG_RSVD_DMAC_CHX_SWHSDSTREG_6TO63_BITADDRESSOFFSET 6
#define NPU_DW_DMAC_CH4_SWHSDSTREG_RSVD_DMAC_CHX_SWHSDSTREG_6TO63_REGISTERSIZE 58





#define NPU_DW_DMAC_CH4_BLK_TFR_RESUMEREQREG (NPU_DW_DMAC_CHANNEL4_REGISTERS_ADDRESS_BLOCK_BASEADDRESS + 0X48)
#define NPU_DW_DMAC_CH4_BLK_TFR_RESUMEREQREG_REGISTERSIZE 64
#define NPU_DW_DMAC_CH4_BLK_TFR_RESUMEREQREG_REGISTERRESETVALUE 0X0
#define NPU_DW_DMAC_CH4_BLK_TFR_RESUMEREQREG_REGISTERRESETMASK 0XFFFFFFFFFFFFFFFF





#define NPU_DW_DMAC_CH4_BLK_TFR_RESUMEREQREG_BLK_TFR_RESUMEREQ_BITADDRESSOFFSET 0
#define NPU_DW_DMAC_CH4_BLK_TFR_RESUMEREQREG_BLK_TFR_RESUMEREQ_REGISTERSIZE 1



#define NPU_DW_DMAC_CH4_BLK_TFR_RESUMEREQREG_RSVD_DMAC_CHX_BLK_TFR_RESUMEREQREG_1TO63_BITADDRESSOFFSET 1
#define NPU_DW_DMAC_CH4_BLK_TFR_RESUMEREQREG_RSVD_DMAC_CHX_BLK_TFR_RESUMEREQREG_1TO63_REGISTERSIZE 63





#define NPU_DW_DMAC_CH4_AXI_IDREG (NPU_DW_DMAC_CHANNEL4_REGISTERS_ADDRESS_BLOCK_BASEADDRESS + 0X50)
#define NPU_DW_DMAC_CH4_AXI_IDREG_REGISTERSIZE 64
#define NPU_DW_DMAC_CH4_AXI_IDREG_REGISTERRESETVALUE 0X0
#define NPU_DW_DMAC_CH4_AXI_IDREG_REGISTERRESETMASK 0XFFFFFFFFFFFFFFFF





#define NPU_DW_DMAC_CH4_AXI_IDREG_AXI_READ_ID_SUFFIX_BITADDRESSOFFSET 0
#define NPU_DW_DMAC_CH4_AXI_IDREG_AXI_READ_ID_SUFFIX_REGISTERSIZE 2



#define NPU_DW_DMAC_CH4_AXI_IDREG_RSVD_DMAC_CHX_AXI_IDREG_IDW_L2NCM1TO31_BITADDRESSOFFSET 2
#define NPU_DW_DMAC_CH4_AXI_IDREG_RSVD_DMAC_CHX_AXI_IDREG_IDW_L2NCM1TO31_REGISTERSIZE 14



#define NPU_DW_DMAC_CH4_AXI_IDREG_AXI_WRITE_ID_SUFFIX_BITADDRESSOFFSET 16
#define NPU_DW_DMAC_CH4_AXI_IDREG_AXI_WRITE_ID_SUFFIX_REGISTERSIZE 2



#define NPU_DW_DMAC_CH4_AXI_IDREG_RSVD_DMAC_CHX_AXI_IDREG_IDW_L2NCM32TO63_BITADDRESSOFFSET 18
#define NPU_DW_DMAC_CH4_AXI_IDREG_RSVD_DMAC_CHX_AXI_IDREG_IDW_L2NCM32TO63_REGISTERSIZE 14



#define NPU_DW_DMAC_CH4_AXI_IDREG_RSVD_DMAC_CHX_AXI_IDREG_32TO63_BITADDRESSOFFSET 32
#define NPU_DW_DMAC_CH4_AXI_IDREG_RSVD_DMAC_CHX_AXI_IDREG_32TO63_REGISTERSIZE 32





#define NPU_DW_DMAC_CH4_AXI_QOSREG (NPU_DW_DMAC_CHANNEL4_REGISTERS_ADDRESS_BLOCK_BASEADDRESS + 0X58)
#define NPU_DW_DMAC_CH4_AXI_QOSREG_REGISTERSIZE 64
#define NPU_DW_DMAC_CH4_AXI_QOSREG_REGISTERRESETVALUE 0X0
#define NPU_DW_DMAC_CH4_AXI_QOSREG_REGISTERRESETMASK 0XFFFFFFFFFFFFFFFF





#define NPU_DW_DMAC_CH4_AXI_QOSREG_AXI_AWQOS_BITADDRESSOFFSET 0
#define NPU_DW_DMAC_CH4_AXI_QOSREG_AXI_AWQOS_REGISTERSIZE 4



#define NPU_DW_DMAC_CH4_AXI_QOSREG_AXI_ARQOS_BITADDRESSOFFSET 4
#define NPU_DW_DMAC_CH4_AXI_QOSREG_AXI_ARQOS_REGISTERSIZE 4



#define NPU_DW_DMAC_CH4_AXI_QOSREG_RSVD_DMAC_CHX_AXI_QOSREG_8TO63_BITADDRESSOFFSET 8
#define NPU_DW_DMAC_CH4_AXI_QOSREG_RSVD_DMAC_CHX_AXI_QOSREG_8TO63_REGISTERSIZE 56





#define NPU_DW_DMAC_CH4_SSTAT (NPU_DW_DMAC_CHANNEL4_REGISTERS_ADDRESS_BLOCK_BASEADDRESS + 0X60)
#define NPU_DW_DMAC_CH4_SSTAT_REGISTERSIZE 64
#define NPU_DW_DMAC_CH4_SSTAT_REGISTERRESETVALUE 0X0
#define NPU_DW_DMAC_CH4_SSTAT_REGISTERRESETMASK 0XFFFFFFFFFFFFFFFF





#define NPU_DW_DMAC_CH4_SSTAT_SSTAT_BITADDRESSOFFSET 0
#define NPU_DW_DMAC_CH4_SSTAT_SSTAT_REGISTERSIZE 32



#define NPU_DW_DMAC_CH4_SSTAT_RSVD_DMAC_CHX_SSTAT_32TO63_BITADDRESSOFFSET 32
#define NPU_DW_DMAC_CH4_SSTAT_RSVD_DMAC_CHX_SSTAT_32TO63_REGISTERSIZE 32





#define NPU_DW_DMAC_CH4_DSTAT (NPU_DW_DMAC_CHANNEL4_REGISTERS_ADDRESS_BLOCK_BASEADDRESS + 0X68)
#define NPU_DW_DMAC_CH4_DSTAT_REGISTERSIZE 64
#define NPU_DW_DMAC_CH4_DSTAT_REGISTERRESETVALUE 0X0
#define NPU_DW_DMAC_CH4_DSTAT_REGISTERRESETMASK 0XFFFFFFFFFFFFFFFF





#define NPU_DW_DMAC_CH4_DSTAT_DSTAT_BITADDRESSOFFSET 0
#define NPU_DW_DMAC_CH4_DSTAT_DSTAT_REGISTERSIZE 32



#define NPU_DW_DMAC_CH4_DSTAT_RSVD_DMAC_CHX_DSTAT_32TO63_BITADDRESSOFFSET 32
#define NPU_DW_DMAC_CH4_DSTAT_RSVD_DMAC_CHX_DSTAT_32TO63_REGISTERSIZE 32





#define NPU_DW_DMAC_CH4_SSTATAR (NPU_DW_DMAC_CHANNEL4_REGISTERS_ADDRESS_BLOCK_BASEADDRESS + 0X70)
#define NPU_DW_DMAC_CH4_SSTATAR_REGISTERSIZE 64
#define NPU_DW_DMAC_CH4_SSTATAR_REGISTERRESETVALUE 0X0
#define NPU_DW_DMAC_CH4_SSTATAR_REGISTERRESETMASK 0XFFFFFFFFFFFFFFFF





#define NPU_DW_DMAC_CH4_SSTATAR_SSTATAR_BITADDRESSOFFSET 0
#define NPU_DW_DMAC_CH4_SSTATAR_SSTATAR_REGISTERSIZE 64





#define NPU_DW_DMAC_CH4_DSTATAR (NPU_DW_DMAC_CHANNEL4_REGISTERS_ADDRESS_BLOCK_BASEADDRESS + 0X78)
#define NPU_DW_DMAC_CH4_DSTATAR_REGISTERSIZE 64
#define NPU_DW_DMAC_CH4_DSTATAR_REGISTERRESETVALUE 0X0
#define NPU_DW_DMAC_CH4_DSTATAR_REGISTERRESETMASK 0XFFFFFFFFFFFFFFFF





#define NPU_DW_DMAC_CH4_DSTATAR_DSTATAR_BITADDRESSOFFSET 0
#define NPU_DW_DMAC_CH4_DSTATAR_DSTATAR_REGISTERSIZE 64





#define NPU_DW_DMAC_CH4_INTSTATUS_ENABLEREG (NPU_DW_DMAC_CHANNEL4_REGISTERS_ADDRESS_BLOCK_BASEADDRESS + 0X80)
#define NPU_DW_DMAC_CH4_INTSTATUS_ENABLEREG_REGISTERSIZE 64
#define NPU_DW_DMAC_CH4_INTSTATUS_ENABLEREG_REGISTERRESETVALUE 0XFFFFFFFFFFFFFFFF
#define NPU_DW_DMAC_CH4_INTSTATUS_ENABLEREG_REGISTERRESETMASK 0XFFFFFFFFFFFFFFFF





#define NPU_DW_DMAC_CH4_INTSTATUS_ENABLEREG_ENABLE_BLOCK_TFR_DONE_INTSTAT_BITADDRESSOFFSET 0
#define NPU_DW_DMAC_CH4_INTSTATUS_ENABLEREG_ENABLE_BLOCK_TFR_DONE_INTSTAT_REGISTERSIZE 1



#define NPU_DW_DMAC_CH4_INTSTATUS_ENABLEREG_ENABLE_DMA_TFR_DONE_INTSTAT_BITADDRESSOFFSET 1
#define NPU_DW_DMAC_CH4_INTSTATUS_ENABLEREG_ENABLE_DMA_TFR_DONE_INTSTAT_REGISTERSIZE 1



#define NPU_DW_DMAC_CH4_INTSTATUS_ENABLEREG_RSVD_DMAC_CHX_INTSTATUS_ENABLEREG_2_BITADDRESSOFFSET 2
#define NPU_DW_DMAC_CH4_INTSTATUS_ENABLEREG_RSVD_DMAC_CHX_INTSTATUS_ENABLEREG_2_REGISTERSIZE 1



#define NPU_DW_DMAC_CH4_INTSTATUS_ENABLEREG_ENABLE_SRC_TRANSCOMP_INTSTAT_BITADDRESSOFFSET 3
#define NPU_DW_DMAC_CH4_INTSTATUS_ENABLEREG_ENABLE_SRC_TRANSCOMP_INTSTAT_REGISTERSIZE 1



#define NPU_DW_DMAC_CH4_INTSTATUS_ENABLEREG_ENABLE_DST_TRANSCOMP_INTSTAT_BITADDRESSOFFSET 4
#define NPU_DW_DMAC_CH4_INTSTATUS_ENABLEREG_ENABLE_DST_TRANSCOMP_INTSTAT_REGISTERSIZE 1



#define NPU_DW_DMAC_CH4_INTSTATUS_ENABLEREG_ENABLE_SRC_DEC_ERR_INTSTAT_BITADDRESSOFFSET 5
#define NPU_DW_DMAC_CH4_INTSTATUS_ENABLEREG_ENABLE_SRC_DEC_ERR_INTSTAT_REGISTERSIZE 1



#define NPU_DW_DMAC_CH4_INTSTATUS_ENABLEREG_ENABLE_DST_DEC_ERR_INTSTAT_BITADDRESSOFFSET 6
#define NPU_DW_DMAC_CH4_INTSTATUS_ENABLEREG_ENABLE_DST_DEC_ERR_INTSTAT_REGISTERSIZE 1



#define NPU_DW_DMAC_CH4_INTSTATUS_ENABLEREG_ENABLE_SRC_SLV_ERR_INTSTAT_BITADDRESSOFFSET 7
#define NPU_DW_DMAC_CH4_INTSTATUS_ENABLEREG_ENABLE_SRC_SLV_ERR_INTSTAT_REGISTERSIZE 1



#define NPU_DW_DMAC_CH4_INTSTATUS_ENABLEREG_ENABLE_DST_SLV_ERR_INTSTAT_BITADDRESSOFFSET 8
#define NPU_DW_DMAC_CH4_INTSTATUS_ENABLEREG_ENABLE_DST_SLV_ERR_INTSTAT_REGISTERSIZE 1



#define NPU_DW_DMAC_CH4_INTSTATUS_ENABLEREG_ENABLE_LLI_RD_DEC_ERR_INTSTAT_BITADDRESSOFFSET 9
#define NPU_DW_DMAC_CH4_INTSTATUS_ENABLEREG_ENABLE_LLI_RD_DEC_ERR_INTSTAT_REGISTERSIZE 1



#define NPU_DW_DMAC_CH4_INTSTATUS_ENABLEREG_ENABLE_LLI_WR_DEC_ERR_INTSTAT_BITADDRESSOFFSET 10
#define NPU_DW_DMAC_CH4_INTSTATUS_ENABLEREG_ENABLE_LLI_WR_DEC_ERR_INTSTAT_REGISTERSIZE 1



#define NPU_DW_DMAC_CH4_INTSTATUS_ENABLEREG_ENABLE_LLI_RD_SLV_ERR_INTSTAT_BITADDRESSOFFSET 11
#define NPU_DW_DMAC_CH4_INTSTATUS_ENABLEREG_ENABLE_LLI_RD_SLV_ERR_INTSTAT_REGISTERSIZE 1



#define NPU_DW_DMAC_CH4_INTSTATUS_ENABLEREG_ENABLE_LLI_WR_SLV_ERR_INTSTAT_BITADDRESSOFFSET 12
#define NPU_DW_DMAC_CH4_INTSTATUS_ENABLEREG_ENABLE_LLI_WR_SLV_ERR_INTSTAT_REGISTERSIZE 1



#define NPU_DW_DMAC_CH4_INTSTATUS_ENABLEREG_ENABLE_SHADOWREG_OR_LLI_INVALID_ERR_INTSTAT_BITADDRESSOFFSET 13
#define NPU_DW_DMAC_CH4_INTSTATUS_ENABLEREG_ENABLE_SHADOWREG_OR_LLI_INVALID_ERR_INTSTAT_REGISTERSIZE 1



#define NPU_DW_DMAC_CH4_INTSTATUS_ENABLEREG_ENABLE_SLVIF_MULTIBLKTYPE_ERR_INTSTAT_BITADDRESSOFFSET 14
#define NPU_DW_DMAC_CH4_INTSTATUS_ENABLEREG_ENABLE_SLVIF_MULTIBLKTYPE_ERR_INTSTAT_REGISTERSIZE 1



#define NPU_DW_DMAC_CH4_INTSTATUS_ENABLEREG_RSVD_DMAC_CHX_INTSTATUS_ENABLEREG_15_BITADDRESSOFFSET 15
#define NPU_DW_DMAC_CH4_INTSTATUS_ENABLEREG_RSVD_DMAC_CHX_INTSTATUS_ENABLEREG_15_REGISTERSIZE 1



#define NPU_DW_DMAC_CH4_INTSTATUS_ENABLEREG_ENABLE_SLVIF_DEC_ERR_INTSTAT_BITADDRESSOFFSET 16
#define NPU_DW_DMAC_CH4_INTSTATUS_ENABLEREG_ENABLE_SLVIF_DEC_ERR_INTSTAT_REGISTERSIZE 1



#define NPU_DW_DMAC_CH4_INTSTATUS_ENABLEREG_ENABLE_SLVIF_WR2RO_ERR_INTSTAT_BITADDRESSOFFSET 17
#define NPU_DW_DMAC_CH4_INTSTATUS_ENABLEREG_ENABLE_SLVIF_WR2RO_ERR_INTSTAT_REGISTERSIZE 1



#define NPU_DW_DMAC_CH4_INTSTATUS_ENABLEREG_ENABLE_SLVIF_RD2RWO_ERR_INTSTAT_BITADDRESSOFFSET 18
#define NPU_DW_DMAC_CH4_INTSTATUS_ENABLEREG_ENABLE_SLVIF_RD2RWO_ERR_INTSTAT_REGISTERSIZE 1



#define NPU_DW_DMAC_CH4_INTSTATUS_ENABLEREG_ENABLE_SLVIF_WRONCHEN_ERR_INTSTAT_BITADDRESSOFFSET 19
#define NPU_DW_DMAC_CH4_INTSTATUS_ENABLEREG_ENABLE_SLVIF_WRONCHEN_ERR_INTSTAT_REGISTERSIZE 1



#define NPU_DW_DMAC_CH4_INTSTATUS_ENABLEREG_ENABLE_SLVIF_SHADOWREG_WRON_VALID_ERR_INTSTAT_BITADDRESSOFFSET 20
#define NPU_DW_DMAC_CH4_INTSTATUS_ENABLEREG_ENABLE_SLVIF_SHADOWREG_WRON_VALID_ERR_INTSTAT_REGISTERSIZE 1



#define NPU_DW_DMAC_CH4_INTSTATUS_ENABLEREG_ENABLE_SLVIF_WRONHOLD_ERR_INTSTAT_BITADDRESSOFFSET 21
#define NPU_DW_DMAC_CH4_INTSTATUS_ENABLEREG_ENABLE_SLVIF_WRONHOLD_ERR_INTSTAT_REGISTERSIZE 1



#define NPU_DW_DMAC_CH4_INTSTATUS_ENABLEREG_RSVD_DMAC_CHX_INTSTATUS_ENABLEREG_22TO23_BITADDRESSOFFSET 22
#define NPU_DW_DMAC_CH4_INTSTATUS_ENABLEREG_RSVD_DMAC_CHX_INTSTATUS_ENABLEREG_22TO23_REGISTERSIZE 2



#define NPU_DW_DMAC_CH4_INTSTATUS_ENABLEREG_ENABLE_SLVIF_ADDRPARITY_ERR_INTSTAT_BITADDRESSOFFSET 24
#define NPU_DW_DMAC_CH4_INTSTATUS_ENABLEREG_ENABLE_SLVIF_ADDRPARITY_ERR_INTSTAT_REGISTERSIZE 1



#define NPU_DW_DMAC_CH4_INTSTATUS_ENABLEREG_ENABLE_SLVIF_WRPARITY_ERR_INTSTAT_BITADDRESSOFFSET 25
#define NPU_DW_DMAC_CH4_INTSTATUS_ENABLEREG_ENABLE_SLVIF_WRPARITY_ERR_INTSTAT_REGISTERSIZE 1



#define NPU_DW_DMAC_CH4_INTSTATUS_ENABLEREG_RSVD_DMAC_CHX_INTSTATUS_ENABLEREG_26_BITADDRESSOFFSET 26
#define NPU_DW_DMAC_CH4_INTSTATUS_ENABLEREG_RSVD_DMAC_CHX_INTSTATUS_ENABLEREG_26_REGISTERSIZE 1



#define NPU_DW_DMAC_CH4_INTSTATUS_ENABLEREG_ENABLE_CH_LOCK_CLEARED_INTSTAT_BITADDRESSOFFSET 27
#define NPU_DW_DMAC_CH4_INTSTATUS_ENABLEREG_ENABLE_CH_LOCK_CLEARED_INTSTAT_REGISTERSIZE 1



#define NPU_DW_DMAC_CH4_INTSTATUS_ENABLEREG_ENABLE_CH_SRC_SUSPENDED_INTSTAT_BITADDRESSOFFSET 28
#define NPU_DW_DMAC_CH4_INTSTATUS_ENABLEREG_ENABLE_CH_SRC_SUSPENDED_INTSTAT_REGISTERSIZE 1



#define NPU_DW_DMAC_CH4_INTSTATUS_ENABLEREG_ENABLE_CH_SUSPENDED_INTSTAT_BITADDRESSOFFSET 29
#define NPU_DW_DMAC_CH4_INTSTATUS_ENABLEREG_ENABLE_CH_SUSPENDED_INTSTAT_REGISTERSIZE 1



#define NPU_DW_DMAC_CH4_INTSTATUS_ENABLEREG_ENABLE_CH_DISABLED_INTSTAT_BITADDRESSOFFSET 30
#define NPU_DW_DMAC_CH4_INTSTATUS_ENABLEREG_ENABLE_CH_DISABLED_INTSTAT_REGISTERSIZE 1



#define NPU_DW_DMAC_CH4_INTSTATUS_ENABLEREG_ENABLE_CH_ABORTED_INTSTAT_BITADDRESSOFFSET 31
#define NPU_DW_DMAC_CH4_INTSTATUS_ENABLEREG_ENABLE_CH_ABORTED_INTSTAT_REGISTERSIZE 1



#define NPU_DW_DMAC_CH4_INTSTATUS_ENABLEREG_ENABLE_ECC_PROT_CHMEM_CORRERR_INTSTAT_BITADDRESSOFFSET 32
#define NPU_DW_DMAC_CH4_INTSTATUS_ENABLEREG_ENABLE_ECC_PROT_CHMEM_CORRERR_INTSTAT_REGISTERSIZE 1



#define NPU_DW_DMAC_CH4_INTSTATUS_ENABLEREG_ENABLE_ECC_PROT_CHMEM_UNCORRERR_INTSTAT_BITADDRESSOFFSET 33
#define NPU_DW_DMAC_CH4_INTSTATUS_ENABLEREG_ENABLE_ECC_PROT_CHMEM_UNCORRERR_INTSTAT_REGISTERSIZE 1



#define NPU_DW_DMAC_CH4_INTSTATUS_ENABLEREG_ENABLE_ECC_PROT_UIDMEM_CORRERR_INTSTAT_BITADDRESSOFFSET 34
#define NPU_DW_DMAC_CH4_INTSTATUS_ENABLEREG_ENABLE_ECC_PROT_UIDMEM_CORRERR_INTSTAT_REGISTERSIZE 1



#define NPU_DW_DMAC_CH4_INTSTATUS_ENABLEREG_ENABLE_ECC_PROT_UIDMEM_UNCORRERR_INTSTAT_BITADDRESSOFFSET 35
#define NPU_DW_DMAC_CH4_INTSTATUS_ENABLEREG_ENABLE_ECC_PROT_UIDMEM_UNCORRERR_INTSTAT_REGISTERSIZE 1



#define NPU_DW_DMAC_CH4_INTSTATUS_ENABLEREG_RSVD_DMAC_CHX_INTSTATUS_ENABLEREG_32TO63_BITADDRESSOFFSET 36
#define NPU_DW_DMAC_CH4_INTSTATUS_ENABLEREG_RSVD_DMAC_CHX_INTSTATUS_ENABLEREG_32TO63_REGISTERSIZE 28





#define NPU_DW_DMAC_CH4_INTSTATUS (NPU_DW_DMAC_CHANNEL4_REGISTERS_ADDRESS_BLOCK_BASEADDRESS + 0X88)
#define NPU_DW_DMAC_CH4_INTSTATUS_REGISTERSIZE 64
#define NPU_DW_DMAC_CH4_INTSTATUS_REGISTERRESETVALUE 0X0
#define NPU_DW_DMAC_CH4_INTSTATUS_REGISTERRESETMASK 0XFFFFFFFFFFFFFFFF





#define NPU_DW_DMAC_CH4_INTSTATUS_BLOCK_TFR_DONE_INTSTAT_BITADDRESSOFFSET 0
#define NPU_DW_DMAC_CH4_INTSTATUS_BLOCK_TFR_DONE_INTSTAT_REGISTERSIZE 1



#define NPU_DW_DMAC_CH4_INTSTATUS_DMA_TFR_DONE_INTSTAT_BITADDRESSOFFSET 1
#define NPU_DW_DMAC_CH4_INTSTATUS_DMA_TFR_DONE_INTSTAT_REGISTERSIZE 1



#define NPU_DW_DMAC_CH4_INTSTATUS_RSVD_DMAC_CHX_INTSTATUSREG_2_BITADDRESSOFFSET 2
#define NPU_DW_DMAC_CH4_INTSTATUS_RSVD_DMAC_CHX_INTSTATUSREG_2_REGISTERSIZE 1



#define NPU_DW_DMAC_CH4_INTSTATUS_SRC_TRANSCOMP_INTSTAT_BITADDRESSOFFSET 3
#define NPU_DW_DMAC_CH4_INTSTATUS_SRC_TRANSCOMP_INTSTAT_REGISTERSIZE 1



#define NPU_DW_DMAC_CH4_INTSTATUS_DST_TRANSCOMP_INTSTAT_BITADDRESSOFFSET 4
#define NPU_DW_DMAC_CH4_INTSTATUS_DST_TRANSCOMP_INTSTAT_REGISTERSIZE 1



#define NPU_DW_DMAC_CH4_INTSTATUS_SRC_DEC_ERR_INTSTAT_BITADDRESSOFFSET 5
#define NPU_DW_DMAC_CH4_INTSTATUS_SRC_DEC_ERR_INTSTAT_REGISTERSIZE 1



#define NPU_DW_DMAC_CH4_INTSTATUS_DST_DEC_ERR_INTSTAT_BITADDRESSOFFSET 6
#define NPU_DW_DMAC_CH4_INTSTATUS_DST_DEC_ERR_INTSTAT_REGISTERSIZE 1



#define NPU_DW_DMAC_CH4_INTSTATUS_SRC_SLV_ERR_INTSTAT_BITADDRESSOFFSET 7
#define NPU_DW_DMAC_CH4_INTSTATUS_SRC_SLV_ERR_INTSTAT_REGISTERSIZE 1



#define NPU_DW_DMAC_CH4_INTSTATUS_DST_SLV_ERR_INTSTAT_BITADDRESSOFFSET 8
#define NPU_DW_DMAC_CH4_INTSTATUS_DST_SLV_ERR_INTSTAT_REGISTERSIZE 1



#define NPU_DW_DMAC_CH4_INTSTATUS_LLI_RD_DEC_ERR_INTSTAT_BITADDRESSOFFSET 9
#define NPU_DW_DMAC_CH4_INTSTATUS_LLI_RD_DEC_ERR_INTSTAT_REGISTERSIZE 1



#define NPU_DW_DMAC_CH4_INTSTATUS_LLI_WR_DEC_ERR_INTSTAT_BITADDRESSOFFSET 10
#define NPU_DW_DMAC_CH4_INTSTATUS_LLI_WR_DEC_ERR_INTSTAT_REGISTERSIZE 1



#define NPU_DW_DMAC_CH4_INTSTATUS_LLI_RD_SLV_ERR_INTSTAT_BITADDRESSOFFSET 11
#define NPU_DW_DMAC_CH4_INTSTATUS_LLI_RD_SLV_ERR_INTSTAT_REGISTERSIZE 1



#define NPU_DW_DMAC_CH4_INTSTATUS_LLI_WR_SLV_ERR_INTSTAT_BITADDRESSOFFSET 12
#define NPU_DW_DMAC_CH4_INTSTATUS_LLI_WR_SLV_ERR_INTSTAT_REGISTERSIZE 1



#define NPU_DW_DMAC_CH4_INTSTATUS_SHADOWREG_OR_LLI_INVALID_ERR_INTSTAT_BITADDRESSOFFSET 13
#define NPU_DW_DMAC_CH4_INTSTATUS_SHADOWREG_OR_LLI_INVALID_ERR_INTSTAT_REGISTERSIZE 1



#define NPU_DW_DMAC_CH4_INTSTATUS_SLVIF_MULTIBLKTYPE_ERR_INTSTAT_BITADDRESSOFFSET 14
#define NPU_DW_DMAC_CH4_INTSTATUS_SLVIF_MULTIBLKTYPE_ERR_INTSTAT_REGISTERSIZE 1



#define NPU_DW_DMAC_CH4_INTSTATUS_RSVD_DMAC_CHX_INTSTATUSREG_15_BITADDRESSOFFSET 15
#define NPU_DW_DMAC_CH4_INTSTATUS_RSVD_DMAC_CHX_INTSTATUSREG_15_REGISTERSIZE 1



#define NPU_DW_DMAC_CH4_INTSTATUS_SLVIF_DEC_ERR_INTSTAT_BITADDRESSOFFSET 16
#define NPU_DW_DMAC_CH4_INTSTATUS_SLVIF_DEC_ERR_INTSTAT_REGISTERSIZE 1



#define NPU_DW_DMAC_CH4_INTSTATUS_SLVIF_WR2RO_ERR_INTSTAT_BITADDRESSOFFSET 17
#define NPU_DW_DMAC_CH4_INTSTATUS_SLVIF_WR2RO_ERR_INTSTAT_REGISTERSIZE 1



#define NPU_DW_DMAC_CH4_INTSTATUS_SLVIF_RD2RWO_ERR_INTSTAT_BITADDRESSOFFSET 18
#define NPU_DW_DMAC_CH4_INTSTATUS_SLVIF_RD2RWO_ERR_INTSTAT_REGISTERSIZE 1



#define NPU_DW_DMAC_CH4_INTSTATUS_SLVIF_WRONCHEN_ERR_INTSTAT_BITADDRESSOFFSET 19
#define NPU_DW_DMAC_CH4_INTSTATUS_SLVIF_WRONCHEN_ERR_INTSTAT_REGISTERSIZE 1



#define NPU_DW_DMAC_CH4_INTSTATUS_SLVIF_SHADOWREG_WRON_VALID_ERR_INTSTAT_BITADDRESSOFFSET 20
#define NPU_DW_DMAC_CH4_INTSTATUS_SLVIF_SHADOWREG_WRON_VALID_ERR_INTSTAT_REGISTERSIZE 1



#define NPU_DW_DMAC_CH4_INTSTATUS_SLVIF_WRONHOLD_ERR_INTSTAT_BITADDRESSOFFSET 21
#define NPU_DW_DMAC_CH4_INTSTATUS_SLVIF_WRONHOLD_ERR_INTSTAT_REGISTERSIZE 1



#define NPU_DW_DMAC_CH4_INTSTATUS_RSVD_DMAC_CHX_INTSTATUSREG_22TO23_BITADDRESSOFFSET 22
#define NPU_DW_DMAC_CH4_INTSTATUS_RSVD_DMAC_CHX_INTSTATUSREG_22TO23_REGISTERSIZE 2



#define NPU_DW_DMAC_CH4_INTSTATUS_SLVIF_ADDRPARITY_ERR_INTSTAT_BITADDRESSOFFSET 24
#define NPU_DW_DMAC_CH4_INTSTATUS_SLVIF_ADDRPARITY_ERR_INTSTAT_REGISTERSIZE 1



#define NPU_DW_DMAC_CH4_INTSTATUS_SLVIF_WRPARITY_ERR_INTSTAT_BITADDRESSOFFSET 25
#define NPU_DW_DMAC_CH4_INTSTATUS_SLVIF_WRPARITY_ERR_INTSTAT_REGISTERSIZE 1



#define NPU_DW_DMAC_CH4_INTSTATUS_RSVD_DMAC_CHX_INTSTATUSREG_26_BITADDRESSOFFSET 26
#define NPU_DW_DMAC_CH4_INTSTATUS_RSVD_DMAC_CHX_INTSTATUSREG_26_REGISTERSIZE 1



#define NPU_DW_DMAC_CH4_INTSTATUS_CH_LOCK_CLEARED_INTSTAT_BITADDRESSOFFSET 27
#define NPU_DW_DMAC_CH4_INTSTATUS_CH_LOCK_CLEARED_INTSTAT_REGISTERSIZE 1



#define NPU_DW_DMAC_CH4_INTSTATUS_CH_SRC_SUSPENDED_INTSTAT_BITADDRESSOFFSET 28
#define NPU_DW_DMAC_CH4_INTSTATUS_CH_SRC_SUSPENDED_INTSTAT_REGISTERSIZE 1



#define NPU_DW_DMAC_CH4_INTSTATUS_CH_SUSPENDED_INTSTAT_BITADDRESSOFFSET 29
#define NPU_DW_DMAC_CH4_INTSTATUS_CH_SUSPENDED_INTSTAT_REGISTERSIZE 1



#define NPU_DW_DMAC_CH4_INTSTATUS_CH_DISABLED_INTSTAT_BITADDRESSOFFSET 30
#define NPU_DW_DMAC_CH4_INTSTATUS_CH_DISABLED_INTSTAT_REGISTERSIZE 1



#define NPU_DW_DMAC_CH4_INTSTATUS_CH_ABORTED_INTSTAT_BITADDRESSOFFSET 31
#define NPU_DW_DMAC_CH4_INTSTATUS_CH_ABORTED_INTSTAT_REGISTERSIZE 1



#define NPU_DW_DMAC_CH4_INTSTATUS_ECC_PROT_CHMEM_CORRERR_INTSTAT_BITADDRESSOFFSET 32
#define NPU_DW_DMAC_CH4_INTSTATUS_ECC_PROT_CHMEM_CORRERR_INTSTAT_REGISTERSIZE 1



#define NPU_DW_DMAC_CH4_INTSTATUS_ECC_PROT_CHMEM_UNCORRERR_INTSTAT_BITADDRESSOFFSET 33
#define NPU_DW_DMAC_CH4_INTSTATUS_ECC_PROT_CHMEM_UNCORRERR_INTSTAT_REGISTERSIZE 1



#define NPU_DW_DMAC_CH4_INTSTATUS_ECC_PROT_UIDMEM_CORRERR_INTSTAT_BITADDRESSOFFSET 34
#define NPU_DW_DMAC_CH4_INTSTATUS_ECC_PROT_UIDMEM_CORRERR_INTSTAT_REGISTERSIZE 1



#define NPU_DW_DMAC_CH4_INTSTATUS_ECC_PROT_UIDMEM_UNCORRERR_INTSTAT_BITADDRESSOFFSET 35
#define NPU_DW_DMAC_CH4_INTSTATUS_ECC_PROT_UIDMEM_UNCORRERR_INTSTAT_REGISTERSIZE 1



#define NPU_DW_DMAC_CH4_INTSTATUS_RSVD_DMAC_CHX_INTSTATUSREG_36TO63_BITADDRESSOFFSET 36
#define NPU_DW_DMAC_CH4_INTSTATUS_RSVD_DMAC_CHX_INTSTATUSREG_36TO63_REGISTERSIZE 28





#define NPU_DW_DMAC_CH4_INTSIGNAL_ENABLEREG (NPU_DW_DMAC_CHANNEL4_REGISTERS_ADDRESS_BLOCK_BASEADDRESS + 0X90)
#define NPU_DW_DMAC_CH4_INTSIGNAL_ENABLEREG_REGISTERSIZE 64
#define NPU_DW_DMAC_CH4_INTSIGNAL_ENABLEREG_REGISTERRESETVALUE 0XFFFFFFFFFFFFFFFF
#define NPU_DW_DMAC_CH4_INTSIGNAL_ENABLEREG_REGISTERRESETMASK 0XFFFFFFFFFFFFFFFF





#define NPU_DW_DMAC_CH4_INTSIGNAL_ENABLEREG_ENABLE_BLOCK_TFR_DONE_INTSIGNAL_BITADDRESSOFFSET 0
#define NPU_DW_DMAC_CH4_INTSIGNAL_ENABLEREG_ENABLE_BLOCK_TFR_DONE_INTSIGNAL_REGISTERSIZE 1



#define NPU_DW_DMAC_CH4_INTSIGNAL_ENABLEREG_ENABLE_DMA_TFR_DONE_INTSIGNAL_BITADDRESSOFFSET 1
#define NPU_DW_DMAC_CH4_INTSIGNAL_ENABLEREG_ENABLE_DMA_TFR_DONE_INTSIGNAL_REGISTERSIZE 1



#define NPU_DW_DMAC_CH4_INTSIGNAL_ENABLEREG_RSVD_DMAC_CHX_INTSTATUS_ENABLEREG_2_BITADDRESSOFFSET 2
#define NPU_DW_DMAC_CH4_INTSIGNAL_ENABLEREG_RSVD_DMAC_CHX_INTSTATUS_ENABLEREG_2_REGISTERSIZE 1



#define NPU_DW_DMAC_CH4_INTSIGNAL_ENABLEREG_ENABLE_SRC_TRANSCOMP_INTSIGNAL_BITADDRESSOFFSET 3
#define NPU_DW_DMAC_CH4_INTSIGNAL_ENABLEREG_ENABLE_SRC_TRANSCOMP_INTSIGNAL_REGISTERSIZE 1



#define NPU_DW_DMAC_CH4_INTSIGNAL_ENABLEREG_ENABLE_DST_TRANSCOMP_INTSIGNAL_BITADDRESSOFFSET 4
#define NPU_DW_DMAC_CH4_INTSIGNAL_ENABLEREG_ENABLE_DST_TRANSCOMP_INTSIGNAL_REGISTERSIZE 1



#define NPU_DW_DMAC_CH4_INTSIGNAL_ENABLEREG_ENABLE_SRC_DEC_ERR_INTSIGNAL_BITADDRESSOFFSET 5
#define NPU_DW_DMAC_CH4_INTSIGNAL_ENABLEREG_ENABLE_SRC_DEC_ERR_INTSIGNAL_REGISTERSIZE 1



#define NPU_DW_DMAC_CH4_INTSIGNAL_ENABLEREG_ENABLE_DST_DEC_ERR_INTSIGNAL_BITADDRESSOFFSET 6
#define NPU_DW_DMAC_CH4_INTSIGNAL_ENABLEREG_ENABLE_DST_DEC_ERR_INTSIGNAL_REGISTERSIZE 1



#define NPU_DW_DMAC_CH4_INTSIGNAL_ENABLEREG_ENABLE_SRC_SLV_ERR_INTSIGNAL_BITADDRESSOFFSET 7
#define NPU_DW_DMAC_CH4_INTSIGNAL_ENABLEREG_ENABLE_SRC_SLV_ERR_INTSIGNAL_REGISTERSIZE 1



#define NPU_DW_DMAC_CH4_INTSIGNAL_ENABLEREG_ENABLE_DST_SLV_ERR_INTSIGNAL_BITADDRESSOFFSET 8
#define NPU_DW_DMAC_CH4_INTSIGNAL_ENABLEREG_ENABLE_DST_SLV_ERR_INTSIGNAL_REGISTERSIZE 1



#define NPU_DW_DMAC_CH4_INTSIGNAL_ENABLEREG_ENABLE_LLI_RD_DEC_ERR_INTSIGNAL_BITADDRESSOFFSET 9
#define NPU_DW_DMAC_CH4_INTSIGNAL_ENABLEREG_ENABLE_LLI_RD_DEC_ERR_INTSIGNAL_REGISTERSIZE 1



#define NPU_DW_DMAC_CH4_INTSIGNAL_ENABLEREG_ENABLE_LLI_WR_DEC_ERR_INTSIGNAL_BITADDRESSOFFSET 10
#define NPU_DW_DMAC_CH4_INTSIGNAL_ENABLEREG_ENABLE_LLI_WR_DEC_ERR_INTSIGNAL_REGISTERSIZE 1



#define NPU_DW_DMAC_CH4_INTSIGNAL_ENABLEREG_ENABLE_LLI_RD_SLV_ERR_INTSIGNAL_BITADDRESSOFFSET 11
#define NPU_DW_DMAC_CH4_INTSIGNAL_ENABLEREG_ENABLE_LLI_RD_SLV_ERR_INTSIGNAL_REGISTERSIZE 1



#define NPU_DW_DMAC_CH4_INTSIGNAL_ENABLEREG_ENABLE_LLI_WR_SLV_ERR_INTSIGNAL_BITADDRESSOFFSET 12
#define NPU_DW_DMAC_CH4_INTSIGNAL_ENABLEREG_ENABLE_LLI_WR_SLV_ERR_INTSIGNAL_REGISTERSIZE 1



#define NPU_DW_DMAC_CH4_INTSIGNAL_ENABLEREG_ENABLE_SHADOWREG_OR_LLI_INVALID_ERR_INTSIGNAL_BITADDRESSOFFSET 13
#define NPU_DW_DMAC_CH4_INTSIGNAL_ENABLEREG_ENABLE_SHADOWREG_OR_LLI_INVALID_ERR_INTSIGNAL_REGISTERSIZE 1



#define NPU_DW_DMAC_CH4_INTSIGNAL_ENABLEREG_ENABLE_SLVIF_MULTIBLKTYPE_ERR_INTSIGNAL_BITADDRESSOFFSET 14
#define NPU_DW_DMAC_CH4_INTSIGNAL_ENABLEREG_ENABLE_SLVIF_MULTIBLKTYPE_ERR_INTSIGNAL_REGISTERSIZE 1



#define NPU_DW_DMAC_CH4_INTSIGNAL_ENABLEREG_RSVD_DMAC_CHX_INTSTATUS_ENABLEREG_15_BITADDRESSOFFSET 15
#define NPU_DW_DMAC_CH4_INTSIGNAL_ENABLEREG_RSVD_DMAC_CHX_INTSTATUS_ENABLEREG_15_REGISTERSIZE 1



#define NPU_DW_DMAC_CH4_INTSIGNAL_ENABLEREG_ENABLE_SLVIF_DEC_ERR_INTSIGNAL_BITADDRESSOFFSET 16
#define NPU_DW_DMAC_CH4_INTSIGNAL_ENABLEREG_ENABLE_SLVIF_DEC_ERR_INTSIGNAL_REGISTERSIZE 1



#define NPU_DW_DMAC_CH4_INTSIGNAL_ENABLEREG_ENABLE_SLVIF_WR2RO_ERR_INTSIGNAL_BITADDRESSOFFSET 17
#define NPU_DW_DMAC_CH4_INTSIGNAL_ENABLEREG_ENABLE_SLVIF_WR2RO_ERR_INTSIGNAL_REGISTERSIZE 1



#define NPU_DW_DMAC_CH4_INTSIGNAL_ENABLEREG_ENABLE_SLVIF_RD2RWO_ERR_INTSIGNAL_BITADDRESSOFFSET 18
#define NPU_DW_DMAC_CH4_INTSIGNAL_ENABLEREG_ENABLE_SLVIF_RD2RWO_ERR_INTSIGNAL_REGISTERSIZE 1



#define NPU_DW_DMAC_CH4_INTSIGNAL_ENABLEREG_ENABLE_SLVIF_WRONCHEN_ERR_INTSIGNAL_BITADDRESSOFFSET 19
#define NPU_DW_DMAC_CH4_INTSIGNAL_ENABLEREG_ENABLE_SLVIF_WRONCHEN_ERR_INTSIGNAL_REGISTERSIZE 1



#define NPU_DW_DMAC_CH4_INTSIGNAL_ENABLEREG_ENABLE_SLVIF_SHADOWREG_WRON_VALID_ERR_INTSIGNAL_BITADDRESSOFFSET 20
#define NPU_DW_DMAC_CH4_INTSIGNAL_ENABLEREG_ENABLE_SLVIF_SHADOWREG_WRON_VALID_ERR_INTSIGNAL_REGISTERSIZE 1



#define NPU_DW_DMAC_CH4_INTSIGNAL_ENABLEREG_ENABLE_SLVIF_WRONHOLD_ERR_INTSIGNAL_BITADDRESSOFFSET 21
#define NPU_DW_DMAC_CH4_INTSIGNAL_ENABLEREG_ENABLE_SLVIF_WRONHOLD_ERR_INTSIGNAL_REGISTERSIZE 1



#define NPU_DW_DMAC_CH4_INTSIGNAL_ENABLEREG_RSVD_DMAC_CHX_INTSIGNAL_ENABLEREG_22TO23_BITADDRESSOFFSET 22
#define NPU_DW_DMAC_CH4_INTSIGNAL_ENABLEREG_RSVD_DMAC_CHX_INTSIGNAL_ENABLEREG_22TO23_REGISTERSIZE 2



#define NPU_DW_DMAC_CH4_INTSIGNAL_ENABLEREG_ENABLE_SLVIF_ADDRPARITY_ERR_INTSIGNAL_BITADDRESSOFFSET 24
#define NPU_DW_DMAC_CH4_INTSIGNAL_ENABLEREG_ENABLE_SLVIF_ADDRPARITY_ERR_INTSIGNAL_REGISTERSIZE 1



#define NPU_DW_DMAC_CH4_INTSIGNAL_ENABLEREG_ENABLE_SLVIF_WRPARITY_ERR_INTSIGNAL_BITADDRESSOFFSET 25
#define NPU_DW_DMAC_CH4_INTSIGNAL_ENABLEREG_ENABLE_SLVIF_WRPARITY_ERR_INTSIGNAL_REGISTERSIZE 1



#define NPU_DW_DMAC_CH4_INTSIGNAL_ENABLEREG_RSVD_DMAC_CHX_INTSIGNAL_ENABLEREG_26_BITADDRESSOFFSET 26
#define NPU_DW_DMAC_CH4_INTSIGNAL_ENABLEREG_RSVD_DMAC_CHX_INTSIGNAL_ENABLEREG_26_REGISTERSIZE 1



#define NPU_DW_DMAC_CH4_INTSIGNAL_ENABLEREG_ENABLE_CH_LOCK_CLEARED_INTSIGNAL_BITADDRESSOFFSET 27
#define NPU_DW_DMAC_CH4_INTSIGNAL_ENABLEREG_ENABLE_CH_LOCK_CLEARED_INTSIGNAL_REGISTERSIZE 1



#define NPU_DW_DMAC_CH4_INTSIGNAL_ENABLEREG_ENABLE_CH_SRC_SUSPENDED_INTSIGNAL_BITADDRESSOFFSET 28
#define NPU_DW_DMAC_CH4_INTSIGNAL_ENABLEREG_ENABLE_CH_SRC_SUSPENDED_INTSIGNAL_REGISTERSIZE 1



#define NPU_DW_DMAC_CH4_INTSIGNAL_ENABLEREG_ENABLE_CH_SUSPENDED_INTSIGNAL_BITADDRESSOFFSET 29
#define NPU_DW_DMAC_CH4_INTSIGNAL_ENABLEREG_ENABLE_CH_SUSPENDED_INTSIGNAL_REGISTERSIZE 1



#define NPU_DW_DMAC_CH4_INTSIGNAL_ENABLEREG_ENABLE_CH_DISABLED_INTSIGNAL_BITADDRESSOFFSET 30
#define NPU_DW_DMAC_CH4_INTSIGNAL_ENABLEREG_ENABLE_CH_DISABLED_INTSIGNAL_REGISTERSIZE 1



#define NPU_DW_DMAC_CH4_INTSIGNAL_ENABLEREG_ENABLE_CH_ABORTED_INTSIGNAL_BITADDRESSOFFSET 31
#define NPU_DW_DMAC_CH4_INTSIGNAL_ENABLEREG_ENABLE_CH_ABORTED_INTSIGNAL_REGISTERSIZE 1



#define NPU_DW_DMAC_CH4_INTSIGNAL_ENABLEREG_ENABLE_ECC_PROT_CHMEM_CORRERR_INTSIGNAL_BITADDRESSOFFSET 32
#define NPU_DW_DMAC_CH4_INTSIGNAL_ENABLEREG_ENABLE_ECC_PROT_CHMEM_CORRERR_INTSIGNAL_REGISTERSIZE 1



#define NPU_DW_DMAC_CH4_INTSIGNAL_ENABLEREG_ENABLE_ECC_PROT_CHMEM_UNCORRERR_INTSIGNAL_BITADDRESSOFFSET 33
#define NPU_DW_DMAC_CH4_INTSIGNAL_ENABLEREG_ENABLE_ECC_PROT_CHMEM_UNCORRERR_INTSIGNAL_REGISTERSIZE 1



#define NPU_DW_DMAC_CH4_INTSIGNAL_ENABLEREG_ENABLE_ECC_PROT_UIDMEM_CORRERR_INTSIGNAL_BITADDRESSOFFSET 34
#define NPU_DW_DMAC_CH4_INTSIGNAL_ENABLEREG_ENABLE_ECC_PROT_UIDMEM_CORRERR_INTSIGNAL_REGISTERSIZE 1



#define NPU_DW_DMAC_CH4_INTSIGNAL_ENABLEREG_ENABLE_ECC_PROT_UIDMEM_UNCORRERR_INTSIGNAL_BITADDRESSOFFSET 35
#define NPU_DW_DMAC_CH4_INTSIGNAL_ENABLEREG_ENABLE_ECC_PROT_UIDMEM_UNCORRERR_INTSIGNAL_REGISTERSIZE 1



#define NPU_DW_DMAC_CH4_INTSIGNAL_ENABLEREG_RSVD_DMAC_CHX_INTSIGNAL_ENABLEREG_36TO63_BITADDRESSOFFSET 36
#define NPU_DW_DMAC_CH4_INTSIGNAL_ENABLEREG_RSVD_DMAC_CHX_INTSIGNAL_ENABLEREG_36TO63_REGISTERSIZE 28





#define NPU_DW_DMAC_CH4_INTCLEARREG (NPU_DW_DMAC_CHANNEL4_REGISTERS_ADDRESS_BLOCK_BASEADDRESS + 0X98)
#define NPU_DW_DMAC_CH4_INTCLEARREG_REGISTERSIZE 64
#define NPU_DW_DMAC_CH4_INTCLEARREG_REGISTERRESETVALUE 0X0
#define NPU_DW_DMAC_CH4_INTCLEARREG_REGISTERRESETMASK 0XFFFFFFFFFFFFFFFF





#define NPU_DW_DMAC_CH4_INTCLEARREG_CLEAR_BLOCK_TFR_DONE_INTSTAT_BITADDRESSOFFSET 0
#define NPU_DW_DMAC_CH4_INTCLEARREG_CLEAR_BLOCK_TFR_DONE_INTSTAT_REGISTERSIZE 1



#define NPU_DW_DMAC_CH4_INTCLEARREG_CLEAR_DMA_TFR_DONE_INTSTAT_BITADDRESSOFFSET 1
#define NPU_DW_DMAC_CH4_INTCLEARREG_CLEAR_DMA_TFR_DONE_INTSTAT_REGISTERSIZE 1



#define NPU_DW_DMAC_CH4_INTCLEARREG_RSVD_DMAC_CHX_INTCLEARREG_2_BITADDRESSOFFSET 2
#define NPU_DW_DMAC_CH4_INTCLEARREG_RSVD_DMAC_CHX_INTCLEARREG_2_REGISTERSIZE 1



#define NPU_DW_DMAC_CH4_INTCLEARREG_CLEAR_SRC_TRANSCOMP_INTSTAT_BITADDRESSOFFSET 3
#define NPU_DW_DMAC_CH4_INTCLEARREG_CLEAR_SRC_TRANSCOMP_INTSTAT_REGISTERSIZE 1



#define NPU_DW_DMAC_CH4_INTCLEARREG_CLEAR_DST_TRANSCOMP_INTSTAT_BITADDRESSOFFSET 4
#define NPU_DW_DMAC_CH4_INTCLEARREG_CLEAR_DST_TRANSCOMP_INTSTAT_REGISTERSIZE 1



#define NPU_DW_DMAC_CH4_INTCLEARREG_CLEAR_SRC_DEC_ERR_INTSTAT_BITADDRESSOFFSET 5
#define NPU_DW_DMAC_CH4_INTCLEARREG_CLEAR_SRC_DEC_ERR_INTSTAT_REGISTERSIZE 1



#define NPU_DW_DMAC_CH4_INTCLEARREG_CLEAR_DST_DEC_ERR_INTSTAT_BITADDRESSOFFSET 6
#define NPU_DW_DMAC_CH4_INTCLEARREG_CLEAR_DST_DEC_ERR_INTSTAT_REGISTERSIZE 1



#define NPU_DW_DMAC_CH4_INTCLEARREG_CLEAR_SRC_SLV_ERR_INTSTAT_BITADDRESSOFFSET 7
#define NPU_DW_DMAC_CH4_INTCLEARREG_CLEAR_SRC_SLV_ERR_INTSTAT_REGISTERSIZE 1



#define NPU_DW_DMAC_CH4_INTCLEARREG_CLEAR_DST_SLV_ERR_INTSTAT_BITADDRESSOFFSET 8
#define NPU_DW_DMAC_CH4_INTCLEARREG_CLEAR_DST_SLV_ERR_INTSTAT_REGISTERSIZE 1



#define NPU_DW_DMAC_CH4_INTCLEARREG_CLEAR_LLI_RD_DEC_ERR_INTSTAT_BITADDRESSOFFSET 9
#define NPU_DW_DMAC_CH4_INTCLEARREG_CLEAR_LLI_RD_DEC_ERR_INTSTAT_REGISTERSIZE 1



#define NPU_DW_DMAC_CH4_INTCLEARREG_CLEAR_LLI_WR_DEC_ERR_INTSTAT_BITADDRESSOFFSET 10
#define NPU_DW_DMAC_CH4_INTCLEARREG_CLEAR_LLI_WR_DEC_ERR_INTSTAT_REGISTERSIZE 1



#define NPU_DW_DMAC_CH4_INTCLEARREG_CLEAR_LLI_RD_SLV_ERR_INTSTAT_BITADDRESSOFFSET 11
#define NPU_DW_DMAC_CH4_INTCLEARREG_CLEAR_LLI_RD_SLV_ERR_INTSTAT_REGISTERSIZE 1



#define NPU_DW_DMAC_CH4_INTCLEARREG_CLEAR_LLI_WR_SLV_ERR_INTSTAT_BITADDRESSOFFSET 12
#define NPU_DW_DMAC_CH4_INTCLEARREG_CLEAR_LLI_WR_SLV_ERR_INTSTAT_REGISTERSIZE 1



#define NPU_DW_DMAC_CH4_INTCLEARREG_CLEAR_SHADOWREG_OR_LLI_INVALID_ERR_INTSTAT_BITADDRESSOFFSET 13
#define NPU_DW_DMAC_CH4_INTCLEARREG_CLEAR_SHADOWREG_OR_LLI_INVALID_ERR_INTSTAT_REGISTERSIZE 1



#define NPU_DW_DMAC_CH4_INTCLEARREG_CLEAR_SLVIF_MULTIBLKTYPE_ERR_INTSTAT_BITADDRESSOFFSET 14
#define NPU_DW_DMAC_CH4_INTCLEARREG_CLEAR_SLVIF_MULTIBLKTYPE_ERR_INTSTAT_REGISTERSIZE 1



#define NPU_DW_DMAC_CH4_INTCLEARREG_RSVD_DMAC_CHX_INTCLEARREG_15_BITADDRESSOFFSET 15
#define NPU_DW_DMAC_CH4_INTCLEARREG_RSVD_DMAC_CHX_INTCLEARREG_15_REGISTERSIZE 1



#define NPU_DW_DMAC_CH4_INTCLEARREG_CLEAR_SLVIF_DEC_ERR_INTSTAT_BITADDRESSOFFSET 16
#define NPU_DW_DMAC_CH4_INTCLEARREG_CLEAR_SLVIF_DEC_ERR_INTSTAT_REGISTERSIZE 1



#define NPU_DW_DMAC_CH4_INTCLEARREG_CLEAR_SLVIF_WR2RO_ERR_INTSTAT_BITADDRESSOFFSET 17
#define NPU_DW_DMAC_CH4_INTCLEARREG_CLEAR_SLVIF_WR2RO_ERR_INTSTAT_REGISTERSIZE 1



#define NPU_DW_DMAC_CH4_INTCLEARREG_CLEAR_SLVIF_RD2RWO_ERR_INTSTAT_BITADDRESSOFFSET 18
#define NPU_DW_DMAC_CH4_INTCLEARREG_CLEAR_SLVIF_RD2RWO_ERR_INTSTAT_REGISTERSIZE 1



#define NPU_DW_DMAC_CH4_INTCLEARREG_CLEAR_SLVIF_WRONCHEN_ERR_INTSTAT_BITADDRESSOFFSET 19
#define NPU_DW_DMAC_CH4_INTCLEARREG_CLEAR_SLVIF_WRONCHEN_ERR_INTSTAT_REGISTERSIZE 1



#define NPU_DW_DMAC_CH4_INTCLEARREG_CLEAR_SLVIF_SHADOWREG_WRON_VALID_ERR_INTSTAT_BITADDRESSOFFSET 20
#define NPU_DW_DMAC_CH4_INTCLEARREG_CLEAR_SLVIF_SHADOWREG_WRON_VALID_ERR_INTSTAT_REGISTERSIZE 1



#define NPU_DW_DMAC_CH4_INTCLEARREG_CLEAR_SLVIF_WRONHOLD_ERR_INTSTAT_BITADDRESSOFFSET 21
#define NPU_DW_DMAC_CH4_INTCLEARREG_CLEAR_SLVIF_WRONHOLD_ERR_INTSTAT_REGISTERSIZE 1



#define NPU_DW_DMAC_CH4_INTCLEARREG_RSVD_DMAC_CHX_INTCLEARREG_22TO23_BITADDRESSOFFSET 22
#define NPU_DW_DMAC_CH4_INTCLEARREG_RSVD_DMAC_CHX_INTCLEARREG_22TO23_REGISTERSIZE 2



#define NPU_DW_DMAC_CH4_INTCLEARREG_CLEAR_SLVIF_ADDRPARITY_ERR_INTSTAT_BITADDRESSOFFSET 24
#define NPU_DW_DMAC_CH4_INTCLEARREG_CLEAR_SLVIF_ADDRPARITY_ERR_INTSTAT_REGISTERSIZE 1



#define NPU_DW_DMAC_CH4_INTCLEARREG_CLEAR_SLVIF_WRPARITY_ERR_INTSTAT_BITADDRESSOFFSET 25
#define NPU_DW_DMAC_CH4_INTCLEARREG_CLEAR_SLVIF_WRPARITY_ERR_INTSTAT_REGISTERSIZE 1



#define NPU_DW_DMAC_CH4_INTCLEARREG_RSVD_DMAC_CHX_INTCLEARREG_26_BITADDRESSOFFSET 26
#define NPU_DW_DMAC_CH4_INTCLEARREG_RSVD_DMAC_CHX_INTCLEARREG_26_REGISTERSIZE 1



#define NPU_DW_DMAC_CH4_INTCLEARREG_CLEAR_CH_LOCK_CLEARED_INTSTAT_BITADDRESSOFFSET 27
#define NPU_DW_DMAC_CH4_INTCLEARREG_CLEAR_CH_LOCK_CLEARED_INTSTAT_REGISTERSIZE 1



#define NPU_DW_DMAC_CH4_INTCLEARREG_CLEAR_CH_SRC_SUSPENDED_INTSTAT_BITADDRESSOFFSET 28
#define NPU_DW_DMAC_CH4_INTCLEARREG_CLEAR_CH_SRC_SUSPENDED_INTSTAT_REGISTERSIZE 1



#define NPU_DW_DMAC_CH4_INTCLEARREG_CLEAR_CH_SUSPENDED_INTSTAT_BITADDRESSOFFSET 29
#define NPU_DW_DMAC_CH4_INTCLEARREG_CLEAR_CH_SUSPENDED_INTSTAT_REGISTERSIZE 1



#define NPU_DW_DMAC_CH4_INTCLEARREG_CLEAR_CH_DISABLED_INTSTAT_BITADDRESSOFFSET 30
#define NPU_DW_DMAC_CH4_INTCLEARREG_CLEAR_CH_DISABLED_INTSTAT_REGISTERSIZE 1



#define NPU_DW_DMAC_CH4_INTCLEARREG_CLEAR_CH_ABORTED_INTSTAT_BITADDRESSOFFSET 31
#define NPU_DW_DMAC_CH4_INTCLEARREG_CLEAR_CH_ABORTED_INTSTAT_REGISTERSIZE 1



#define NPU_DW_DMAC_CH4_INTCLEARREG_CLEAR_ECC_PROT_CHMEM_CORRERR_INTSTAT_BITADDRESSOFFSET 32
#define NPU_DW_DMAC_CH4_INTCLEARREG_CLEAR_ECC_PROT_CHMEM_CORRERR_INTSTAT_REGISTERSIZE 1



#define NPU_DW_DMAC_CH4_INTCLEARREG_CLEAR_ECC_PROT_CHMEM_UNCORRERR_INTSTAT_BITADDRESSOFFSET 33
#define NPU_DW_DMAC_CH4_INTCLEARREG_CLEAR_ECC_PROT_CHMEM_UNCORRERR_INTSTAT_REGISTERSIZE 1



#define NPU_DW_DMAC_CH4_INTCLEARREG_CLEAR_ECC_PROT_UIDMEM_CORRERR_INTSTAT_BITADDRESSOFFSET 34
#define NPU_DW_DMAC_CH4_INTCLEARREG_CLEAR_ECC_PROT_UIDMEM_CORRERR_INTSTAT_REGISTERSIZE 1



#define NPU_DW_DMAC_CH4_INTCLEARREG_CLEAR_ECC_PROT_UIDMEM_UNCORRERR_INTSTAT_BITADDRESSOFFSET 35
#define NPU_DW_DMAC_CH4_INTCLEARREG_CLEAR_ECC_PROT_UIDMEM_UNCORRERR_INTSTAT_REGISTERSIZE 1



#define NPU_DW_DMAC_CH4_INTCLEARREG_RSVD_DMAC_CHX_INTCLEARREG_36TO63_BITADDRESSOFFSET 36
#define NPU_DW_DMAC_CH4_INTCLEARREG_RSVD_DMAC_CHX_INTCLEARREG_36TO63_REGISTERSIZE 28





#define NPU_DW_DMAC_CH4_CFG_EXTD (NPU_DW_DMAC_CHANNEL4_REGISTERS_ADDRESS_BLOCK_BASEADDRESS + 0XA0)
#define NPU_DW_DMAC_CH4_CFG_EXTD_REGISTERSIZE 64
#define NPU_DW_DMAC_CH4_CFG_EXTD_REGISTERRESETVALUE 0X0
#define NPU_DW_DMAC_CH4_CFG_EXTD_REGISTERRESETMASK 0XFFFFFFFFFFFFFFFF





#define NPU_DW_DMAC_CH4_CFG_EXTD_LLI_AXPROT_BITADDRESSOFFSET 0
#define NPU_DW_DMAC_CH4_CFG_EXTD_LLI_AXPROT_REGISTERSIZE 3



#define NPU_DW_DMAC_CH4_CFG_EXTD_LLI_AXCACHE_BITADDRESSOFFSET 3
#define NPU_DW_DMAC_CH4_CFG_EXTD_LLI_AXCACHE_REGISTERSIZE 4



#define NPU_DW_DMAC_CH4_CFG_EXTD_RSVD_DMAC_CHX_CFG_EXTD_7TO63_BITADDRESSOFFSET 7
#define NPU_DW_DMAC_CH4_CFG_EXTD_RSVD_DMAC_CHX_CFG_EXTD_7TO63_REGISTERSIZE 57



#define NPU_DW_DMAC_TEMPORARY_BASEADDRESS 0X2100
