<?xml version="1.0" encoding="UTF-8" ?>
<soccfg>
    <template_tile_cfg>
        <tile_id>0</tile_id>
        <pos_x>0</pos_x>
        <pos_y>0</pos_y>
        <ni_id>0</ni_id>
        <ni_phy>0</ni_phy>
        <ni_pos>3</ni_pos>
        <tile_type>0</tile_type>
        <tile_enable>0</tile_enable>
        <tile_freq>1000</tile_freq>
        <mpi_id>0</mpi_id>
        <core_isa_type>0</core_isa_type>
        <core_app_dir>testmpi/cl.BNC</core_app_dir>
        <core_max_inst>0</core_max_inst>
        <core_fetch_speed>1</core_fetch_speed>
        <pred_update_type>ID</pred_update_type>
        <pred_predict_type>bimod</pred_predict_type>
        <pred_bimod_size>2048</pred_bimod_size>
        <pred_l1_size>1</pred_l1_size>
        <pred_l2_size>1024</pred_l2_size>
        <pred_l2_hist_size>8</pred_l2_hist_size>
        <pred_l2_xor_enable>0</pred_l2_xor_enable>
        <meta_size>1024</meta_size>
        <return_stack_size>8</return_stack_size>
        <btb_set>512</btb_set>
        <btb_comb>4</btb_comb>
        <first_chunk_delay>18</first_chunk_delay>
        <neiber_chunk_delay>2</neiber_chunk_delay>
        <tlb_itlb_cfg>itlb:16:4096:4:l</tlb_itlb_cfg>
        <tlb_dtlb_cfg>dtlb:32:4096:4:l</tlb_dtlb_cfg>
        <tlb_miss_delay>30</tlb_miss_delay>
        <memory_bus_width>4</memory_bus_width>
        <ruu_ifq_size>4</ruu_ifq_size>
        <ruu_branch_penalt>3</ruu_branch_penalt>
        <ruu_decoder_width>4</ruu_decoder_width>
        <ruu_issue_width>4</ruu_issue_width>
        <ruu_inorder_issu>1</ruu_inorder_issu>
        <ruu_include_spec>1</ruu_include_spec>
        <ruu_commit_width>4</ruu_commit_width>
        <ruu_size>16</ruu_size>
        <lsq_size>8</lsq_size>
        <cache_dl1_cfg>dl1:128:32:4:l</cache_dl1_cfg>
        <cache_dl1_delay>1</cache_dl1_delay>
        <cache_dl2_cfg>ul2:1024:64:4:l</cache_dl2_cfg>
        <cache_dl2_delay>6</cache_dl2_delay>
        <cache_il1_cfg>il1:512:32:1:l</cache_il1_cfg>
        <cache_il1_delay>1</cache_il1_delay>
        <cache_il2_cfg>dl2</cache_il2_cfg>
        <cache_il2_delay>6</cache_il2_delay>
        <cache_i_compress_enable>0</cache_i_compress_enable>
        <integar_adder_unit>1</integar_adder_unit>
        <integar_multi_unit>1</integar_multi_unit>
        <float_addr_unit>1</float_addr_unit>
        <float_multi_unit>1</float_multi_unit>
        <float_memory_port>1</float_memory_port>
        <asic_name>asic_fft_128</asic_name>
        <asic_type>0</asic_type>
        <asic_delay>32</asic_delay>
    </template_tile_cfg>
    <tile_cfg size="8">
        <data index="0">
            <tile_id>0</tile_id>
            <pos_x>116.214</pos_x>
            <pos_y>-132.678</pos_y>
            <ni_id>1</ni_id>
            <ni_phy>0</ni_phy>
            <ni_pos>3</ni_pos>
            <tile_type>0</tile_type>
            <tile_enable>1</tile_enable>
            <tile_freq>500</tile_freq>
            <mpi_id>0</mpi_id>
            <core_isa_type>0</core_isa_type>
            <core_app_dir>testmpi/c2.BNC</core_app_dir>
            <core_max_inst>0</core_max_inst>
            <core_fetch_speed>1</core_fetch_speed>
            <pred_update_type>ID</pred_update_type>
            <pred_predict_type>bimod</pred_predict_type>
            <pred_bimod_size>2048</pred_bimod_size>
            <pred_l1_size>1</pred_l1_size>
            <pred_l2_size>1024</pred_l2_size>
            <pred_l2_hist_size>8</pred_l2_hist_size>
            <pred_l2_xor_enable>0</pred_l2_xor_enable>
            <meta_size>1024</meta_size>
            <return_stack_size>8</return_stack_size>
            <btb_set>512</btb_set>
            <btb_comb>4</btb_comb>
            <first_chunk_delay>18</first_chunk_delay>
            <neiber_chunk_delay>2</neiber_chunk_delay>
            <tlb_itlb_cfg>itlb:16:4096:4:l</tlb_itlb_cfg>
            <tlb_dtlb_cfg>dtlb:32:4096:4:l</tlb_dtlb_cfg>
            <tlb_miss_delay>30</tlb_miss_delay>
            <memory_bus_width>4</memory_bus_width>
            <ruu_ifq_size>4</ruu_ifq_size>
            <ruu_branch_penalt>3</ruu_branch_penalt>
            <ruu_decoder_width>4</ruu_decoder_width>
            <ruu_issue_width>4</ruu_issue_width>
            <ruu_inorder_issu>1</ruu_inorder_issu>
            <ruu_include_spec>1</ruu_include_spec>
            <ruu_commit_width>4</ruu_commit_width>
            <ruu_size>16</ruu_size>
            <lsq_size>8</lsq_size>
            <cache_dl1_cfg>dl1:128:32:4:l</cache_dl1_cfg>
            <cache_dl1_delay>1</cache_dl1_delay>
            <cache_dl2_cfg>ul2:1024:64:4:l</cache_dl2_cfg>
            <cache_dl2_delay>6</cache_dl2_delay>
            <cache_il1_cfg>il1:512:32:1:l</cache_il1_cfg>
            <cache_il1_delay>1</cache_il1_delay>
            <cache_il2_cfg>dl2</cache_il2_cfg>
            <cache_il2_delay>6</cache_il2_delay>
            <cache_i_compress_enable>0</cache_i_compress_enable>
            <integar_adder_unit>1</integar_adder_unit>
            <integar_multi_unit>1</integar_multi_unit>
            <float_addr_unit>1</float_addr_unit>
            <float_multi_unit>1</float_multi_unit>
            <float_memory_port>1</float_memory_port>
            <asic_name>asic_fft_128</asic_name>
            <asic_type>0</asic_type>
            <asic_delay>32</asic_delay>
        </data>
        <data index="1">
            <tile_id>1</tile_id>
            <pos_x>340.107</pos_x>
            <pos_y>-132.678</pos_y>
            <ni_id>2</ni_id>
            <ni_phy>0</ni_phy>
            <ni_pos>3</ni_pos>
            <tile_type>2</tile_type>
            <tile_enable>0</tile_enable>
            <tile_freq>200</tile_freq>
            <mpi_id>0</mpi_id>
            <core_isa_type>0</core_isa_type>
            <core_app_dir>testmpi/cl.BNC</core_app_dir>
            <core_max_inst>0</core_max_inst>
            <core_fetch_speed>1</core_fetch_speed>
            <pred_update_type>ID</pred_update_type>
            <pred_predict_type>bimod</pred_predict_type>
            <pred_bimod_size>2048</pred_bimod_size>
            <pred_l1_size>1</pred_l1_size>
            <pred_l2_size>1024</pred_l2_size>
            <pred_l2_hist_size>8</pred_l2_hist_size>
            <pred_l2_xor_enable>0</pred_l2_xor_enable>
            <meta_size>1024</meta_size>
            <return_stack_size>8</return_stack_size>
            <btb_set>512</btb_set>
            <btb_comb>4</btb_comb>
            <first_chunk_delay>18</first_chunk_delay>
            <neiber_chunk_delay>2</neiber_chunk_delay>
            <tlb_itlb_cfg>itlb:16:4096:4:l</tlb_itlb_cfg>
            <tlb_dtlb_cfg>dtlb:32:4096:4:l</tlb_dtlb_cfg>
            <tlb_miss_delay>30</tlb_miss_delay>
            <memory_bus_width>4</memory_bus_width>
            <ruu_ifq_size>4</ruu_ifq_size>
            <ruu_branch_penalt>3</ruu_branch_penalt>
            <ruu_decoder_width>4</ruu_decoder_width>
            <ruu_issue_width>4</ruu_issue_width>
            <ruu_inorder_issu>1</ruu_inorder_issu>
            <ruu_include_spec>1</ruu_include_spec>
            <ruu_commit_width>4</ruu_commit_width>
            <ruu_size>16</ruu_size>
            <lsq_size>8</lsq_size>
            <cache_dl1_cfg>dl1:128:32:4:l</cache_dl1_cfg>
            <cache_dl1_delay>1</cache_dl1_delay>
            <cache_dl2_cfg>ul2:1024:64:4:l</cache_dl2_cfg>
            <cache_dl2_delay>6</cache_dl2_delay>
            <cache_il1_cfg>il1:512:32:1:l</cache_il1_cfg>
            <cache_il1_delay>1</cache_il1_delay>
            <cache_il2_cfg>dl2</cache_il2_cfg>
            <cache_il2_delay>6</cache_il2_delay>
            <cache_i_compress_enable>0</cache_i_compress_enable>
            <integar_adder_unit>1</integar_adder_unit>
            <integar_multi_unit>1</integar_multi_unit>
            <float_addr_unit>1</float_addr_unit>
            <float_multi_unit>1</float_multi_unit>
            <float_memory_port>1</float_memory_port>
            <asic_name>asic_fft_128</asic_name>
            <asic_type>0</asic_type>
            <asic_delay>32</asic_delay>
        </data>
        <data index="2">
            <tile_id>2</tile_id>
            <pos_x>116.214</pos_x>
            <pos_y>141.214</pos_y>
            <ni_id>5</ni_id>
            <ni_phy>0</ni_phy>
            <ni_pos>3</ni_pos>
            <tile_type>0</tile_type>
            <tile_enable>1</tile_enable>
            <tile_freq>500</tile_freq>
            <mpi_id>0</mpi_id>
            <core_isa_type>0</core_isa_type>
            <core_app_dir>testmpi/c2.BNC</core_app_dir>
            <core_max_inst>0</core_max_inst>
            <core_fetch_speed>1</core_fetch_speed>
            <pred_update_type>ID</pred_update_type>
            <pred_predict_type>bimod</pred_predict_type>
            <pred_bimod_size>2048</pred_bimod_size>
            <pred_l1_size>1</pred_l1_size>
            <pred_l2_size>1024</pred_l2_size>
            <pred_l2_hist_size>8</pred_l2_hist_size>
            <pred_l2_xor_enable>0</pred_l2_xor_enable>
            <meta_size>1024</meta_size>
            <return_stack_size>8</return_stack_size>
            <btb_set>512</btb_set>
            <btb_comb>4</btb_comb>
            <first_chunk_delay>18</first_chunk_delay>
            <neiber_chunk_delay>2</neiber_chunk_delay>
            <tlb_itlb_cfg>itlb:16:4096:4:l</tlb_itlb_cfg>
            <tlb_dtlb_cfg>dtlb:32:4096:4:l</tlb_dtlb_cfg>
            <tlb_miss_delay>30</tlb_miss_delay>
            <memory_bus_width>4</memory_bus_width>
            <ruu_ifq_size>4</ruu_ifq_size>
            <ruu_branch_penalt>3</ruu_branch_penalt>
            <ruu_decoder_width>4</ruu_decoder_width>
            <ruu_issue_width>4</ruu_issue_width>
            <ruu_inorder_issu>1</ruu_inorder_issu>
            <ruu_include_spec>1</ruu_include_spec>
            <ruu_commit_width>4</ruu_commit_width>
            <ruu_size>16</ruu_size>
            <lsq_size>8</lsq_size>
            <cache_dl1_cfg>dl1:128:32:4:l</cache_dl1_cfg>
            <cache_dl1_delay>1</cache_dl1_delay>
            <cache_dl2_cfg>ul2:1024:64:4:l</cache_dl2_cfg>
            <cache_dl2_delay>6</cache_dl2_delay>
            <cache_il1_cfg>il1:512:32:1:l</cache_il1_cfg>
            <cache_il1_delay>1</cache_il1_delay>
            <cache_il2_cfg>dl2</cache_il2_cfg>
            <cache_il2_delay>6</cache_il2_delay>
            <cache_i_compress_enable>0</cache_i_compress_enable>
            <integar_adder_unit>1</integar_adder_unit>
            <integar_multi_unit>1</integar_multi_unit>
            <float_addr_unit>1</float_addr_unit>
            <float_multi_unit>1</float_multi_unit>
            <float_memory_port>1</float_memory_port>
            <asic_name>asic_fft_128</asic_name>
            <asic_type>0</asic_type>
            <asic_delay>32</asic_delay>
        </data>
        <data index="3">
            <tile_id>3</tile_id>
            <pos_x>340.107</pos_x>
            <pos_y>141.214</pos_y>
            <ni_id>6</ni_id>
            <ni_phy>0</ni_phy>
            <ni_pos>3</ni_pos>
            <tile_type>0</tile_type>
            <tile_enable>1</tile_enable>
            <tile_freq>1000</tile_freq>
            <mpi_id>0</mpi_id>
            <core_isa_type>0</core_isa_type>
            <core_app_dir>testmpi/c2.BNC</core_app_dir>
            <core_max_inst>0</core_max_inst>
            <core_fetch_speed>1</core_fetch_speed>
            <pred_update_type>ID</pred_update_type>
            <pred_predict_type>bimod</pred_predict_type>
            <pred_bimod_size>2048</pred_bimod_size>
            <pred_l1_size>1</pred_l1_size>
            <pred_l2_size>1024</pred_l2_size>
            <pred_l2_hist_size>8</pred_l2_hist_size>
            <pred_l2_xor_enable>0</pred_l2_xor_enable>
            <meta_size>1024</meta_size>
            <return_stack_size>8</return_stack_size>
            <btb_set>512</btb_set>
            <btb_comb>4</btb_comb>
            <first_chunk_delay>18</first_chunk_delay>
            <neiber_chunk_delay>2</neiber_chunk_delay>
            <tlb_itlb_cfg>itlb:16:4096:4:l</tlb_itlb_cfg>
            <tlb_dtlb_cfg>dtlb:32:4096:4:l</tlb_dtlb_cfg>
            <tlb_miss_delay>30</tlb_miss_delay>
            <memory_bus_width>4</memory_bus_width>
            <ruu_ifq_size>4</ruu_ifq_size>
            <ruu_branch_penalt>3</ruu_branch_penalt>
            <ruu_decoder_width>4</ruu_decoder_width>
            <ruu_issue_width>4</ruu_issue_width>
            <ruu_inorder_issu>1</ruu_inorder_issu>
            <ruu_include_spec>1</ruu_include_spec>
            <ruu_commit_width>4</ruu_commit_width>
            <ruu_size>16</ruu_size>
            <lsq_size>8</lsq_size>
            <cache_dl1_cfg>dl1:128:32:4:l</cache_dl1_cfg>
            <cache_dl1_delay>1</cache_dl1_delay>
            <cache_dl2_cfg>ul2:1024:64:4:l</cache_dl2_cfg>
            <cache_dl2_delay>6</cache_dl2_delay>
            <cache_il1_cfg>il1:512:32:1:l</cache_il1_cfg>
            <cache_il1_delay>1</cache_il1_delay>
            <cache_il2_cfg>dl2</cache_il2_cfg>
            <cache_il2_delay>6</cache_il2_delay>
            <cache_i_compress_enable>0</cache_i_compress_enable>
            <integar_adder_unit>1</integar_adder_unit>
            <integar_multi_unit>1</integar_multi_unit>
            <float_addr_unit>1</float_addr_unit>
            <float_multi_unit>1</float_multi_unit>
            <float_memory_port>1</float_memory_port>
            <asic_name>asic_fft_128</asic_name>
            <asic_type>0</asic_type>
            <asic_delay>32</asic_delay>
        </data>
        <data index="4">
            <tile_id>4</tile_id>
            <pos_x>564</pos_x>
            <pos_y>141.214</pos_y>
            <ni_id>7</ni_id>
            <ni_phy>0</ni_phy>
            <ni_pos>3</ni_pos>
            <tile_type>0</tile_type>
            <tile_enable>0</tile_enable>
            <tile_freq>1300</tile_freq>
            <mpi_id>0</mpi_id>
            <core_isa_type>0</core_isa_type>
            <core_app_dir>testmpi/c1.BNC</core_app_dir>
            <core_max_inst>0</core_max_inst>
            <core_fetch_speed>1</core_fetch_speed>
            <pred_update_type>ID</pred_update_type>
            <pred_predict_type>bimod</pred_predict_type>
            <pred_bimod_size>2048</pred_bimod_size>
            <pred_l1_size>1</pred_l1_size>
            <pred_l2_size>1024</pred_l2_size>
            <pred_l2_hist_size>8</pred_l2_hist_size>
            <pred_l2_xor_enable>0</pred_l2_xor_enable>
            <meta_size>1024</meta_size>
            <return_stack_size>8</return_stack_size>
            <btb_set>512</btb_set>
            <btb_comb>4</btb_comb>
            <first_chunk_delay>18</first_chunk_delay>
            <neiber_chunk_delay>2</neiber_chunk_delay>
            <tlb_itlb_cfg>itlb:16:4096:4:l</tlb_itlb_cfg>
            <tlb_dtlb_cfg>dtlb:32:4096:4:l</tlb_dtlb_cfg>
            <tlb_miss_delay>30</tlb_miss_delay>
            <memory_bus_width>4</memory_bus_width>
            <ruu_ifq_size>4</ruu_ifq_size>
            <ruu_branch_penalt>3</ruu_branch_penalt>
            <ruu_decoder_width>4</ruu_decoder_width>
            <ruu_issue_width>4</ruu_issue_width>
            <ruu_inorder_issu>1</ruu_inorder_issu>
            <ruu_include_spec>1</ruu_include_spec>
            <ruu_commit_width>4</ruu_commit_width>
            <ruu_size>16</ruu_size>
            <lsq_size>8</lsq_size>
            <cache_dl1_cfg>dl1:128:32:4:l</cache_dl1_cfg>
            <cache_dl1_delay>1</cache_dl1_delay>
            <cache_dl2_cfg>ul2:1024:64:4:l</cache_dl2_cfg>
            <cache_dl2_delay>6</cache_dl2_delay>
            <cache_il1_cfg>il1:512:32:1:l</cache_il1_cfg>
            <cache_il1_delay>1</cache_il1_delay>
            <cache_il2_cfg>dl2</cache_il2_cfg>
            <cache_il2_delay>6</cache_il2_delay>
            <cache_i_compress_enable>0</cache_i_compress_enable>
            <integar_adder_unit>1</integar_adder_unit>
            <integar_multi_unit>1</integar_multi_unit>
            <float_addr_unit>1</float_addr_unit>
            <float_multi_unit>1</float_multi_unit>
            <float_memory_port>1</float_memory_port>
            <asic_name>asic_fft_128</asic_name>
            <asic_type>0</asic_type>
            <asic_delay>32</asic_delay>
        </data>
        <data index="5">
            <tile_id>5</tile_id>
            <pos_x>564</pos_x>
            <pos_y>415.107</pos_y>
            <ni_id>11</ni_id>
            <ni_phy>0</ni_phy>
            <ni_pos>3</ni_pos>
            <tile_type>0</tile_type>
            <tile_enable>1</tile_enable>
            <tile_freq>600</tile_freq>
            <mpi_id>0</mpi_id>
            <core_isa_type>0</core_isa_type>
            <core_app_dir>testmpi/c2.BNC</core_app_dir>
            <core_max_inst>0</core_max_inst>
            <core_fetch_speed>1</core_fetch_speed>
            <pred_update_type>ID</pred_update_type>
            <pred_predict_type>bimod</pred_predict_type>
            <pred_bimod_size>2048</pred_bimod_size>
            <pred_l1_size>1</pred_l1_size>
            <pred_l2_size>1024</pred_l2_size>
            <pred_l2_hist_size>8</pred_l2_hist_size>
            <pred_l2_xor_enable>0</pred_l2_xor_enable>
            <meta_size>1024</meta_size>
            <return_stack_size>8</return_stack_size>
            <btb_set>512</btb_set>
            <btb_comb>4</btb_comb>
            <first_chunk_delay>18</first_chunk_delay>
            <neiber_chunk_delay>2</neiber_chunk_delay>
            <tlb_itlb_cfg>itlb:16:4096:4:l</tlb_itlb_cfg>
            <tlb_dtlb_cfg>dtlb:32:4096:4:l</tlb_dtlb_cfg>
            <tlb_miss_delay>30</tlb_miss_delay>
            <memory_bus_width>4</memory_bus_width>
            <ruu_ifq_size>4</ruu_ifq_size>
            <ruu_branch_penalt>3</ruu_branch_penalt>
            <ruu_decoder_width>4</ruu_decoder_width>
            <ruu_issue_width>4</ruu_issue_width>
            <ruu_inorder_issu>1</ruu_inorder_issu>
            <ruu_include_spec>1</ruu_include_spec>
            <ruu_commit_width>4</ruu_commit_width>
            <ruu_size>16</ruu_size>
            <lsq_size>8</lsq_size>
            <cache_dl1_cfg>dl1:128:32:4:l</cache_dl1_cfg>
            <cache_dl1_delay>1</cache_dl1_delay>
            <cache_dl2_cfg>ul2:1024:64:4:l</cache_dl2_cfg>
            <cache_dl2_delay>6</cache_dl2_delay>
            <cache_il1_cfg>il1:512:32:1:l</cache_il1_cfg>
            <cache_il1_delay>1</cache_il1_delay>
            <cache_il2_cfg>dl2</cache_il2_cfg>
            <cache_il2_delay>6</cache_il2_delay>
            <cache_i_compress_enable>0</cache_i_compress_enable>
            <integar_adder_unit>1</integar_adder_unit>
            <integar_multi_unit>1</integar_multi_unit>
            <float_addr_unit>1</float_addr_unit>
            <float_multi_unit>1</float_multi_unit>
            <float_memory_port>1</float_memory_port>
            <asic_name>asic_fft_128</asic_name>
            <asic_type>0</asic_type>
            <asic_delay>32</asic_delay>
        </data>
        <data index="6">
            <tile_id>6</tile_id>
            <pos_x>-107.678</pos_x>
            <pos_y>689</pos_y>
            <ni_id>12</ni_id>
            <ni_phy>0</ni_phy>
            <ni_pos>3</ni_pos>
            <tile_type>0</tile_type>
            <tile_enable>0</tile_enable>
            <tile_freq>800</tile_freq>
            <mpi_id>0</mpi_id>
            <core_isa_type>0</core_isa_type>
            <core_app_dir>testmpi/c1.BNC</core_app_dir>
            <core_max_inst>0</core_max_inst>
            <core_fetch_speed>1</core_fetch_speed>
            <pred_update_type>ID</pred_update_type>
            <pred_predict_type>bimod</pred_predict_type>
            <pred_bimod_size>2048</pred_bimod_size>
            <pred_l1_size>1</pred_l1_size>
            <pred_l2_size>1024</pred_l2_size>
            <pred_l2_hist_size>8</pred_l2_hist_size>
            <pred_l2_xor_enable>0</pred_l2_xor_enable>
            <meta_size>1024</meta_size>
            <return_stack_size>8</return_stack_size>
            <btb_set>512</btb_set>
            <btb_comb>4</btb_comb>
            <first_chunk_delay>18</first_chunk_delay>
            <neiber_chunk_delay>2</neiber_chunk_delay>
            <tlb_itlb_cfg>itlb:16:4096:4:l</tlb_itlb_cfg>
            <tlb_dtlb_cfg>dtlb:32:4096:4:l</tlb_dtlb_cfg>
            <tlb_miss_delay>30</tlb_miss_delay>
            <memory_bus_width>4</memory_bus_width>
            <ruu_ifq_size>4</ruu_ifq_size>
            <ruu_branch_penalt>3</ruu_branch_penalt>
            <ruu_decoder_width>4</ruu_decoder_width>
            <ruu_issue_width>4</ruu_issue_width>
            <ruu_inorder_issu>1</ruu_inorder_issu>
            <ruu_include_spec>1</ruu_include_spec>
            <ruu_commit_width>4</ruu_commit_width>
            <ruu_size>16</ruu_size>
            <lsq_size>8</lsq_size>
            <cache_dl1_cfg>dl1:128:32:4:l</cache_dl1_cfg>
            <cache_dl1_delay>1</cache_dl1_delay>
            <cache_dl2_cfg>ul2:1024:64:4:l</cache_dl2_cfg>
            <cache_dl2_delay>6</cache_dl2_delay>
            <cache_il1_cfg>il1:512:32:1:l</cache_il1_cfg>
            <cache_il1_delay>1</cache_il1_delay>
            <cache_il2_cfg>dl2</cache_il2_cfg>
            <cache_il2_delay>6</cache_il2_delay>
            <cache_i_compress_enable>0</cache_i_compress_enable>
            <integar_adder_unit>1</integar_adder_unit>
            <integar_multi_unit>1</integar_multi_unit>
            <float_addr_unit>1</float_addr_unit>
            <float_multi_unit>1</float_multi_unit>
            <float_memory_port>1</float_memory_port>
            <asic_name>asic_fft_128</asic_name>
            <asic_type>0</asic_type>
            <asic_delay>32</asic_delay>
        </data>
        <data index="7">
            <tile_id>7</tile_id>
            <pos_x>340.107</pos_x>
            <pos_y>689</pos_y>
            <ni_id>14</ni_id>
            <ni_phy>0</ni_phy>
            <ni_pos>3</ni_pos>
            <tile_type>0</tile_type>
            <tile_enable>1</tile_enable>
            <tile_freq>1300</tile_freq>
            <mpi_id>0</mpi_id>
            <core_isa_type>0</core_isa_type>
            <core_app_dir>testmpi/c2.BNC</core_app_dir>
            <core_max_inst>0</core_max_inst>
            <core_fetch_speed>1</core_fetch_speed>
            <pred_update_type>ID</pred_update_type>
            <pred_predict_type>bimod</pred_predict_type>
            <pred_bimod_size>2048</pred_bimod_size>
            <pred_l1_size>1</pred_l1_size>
            <pred_l2_size>1024</pred_l2_size>
            <pred_l2_hist_size>8</pred_l2_hist_size>
            <pred_l2_xor_enable>0</pred_l2_xor_enable>
            <meta_size>1024</meta_size>
            <return_stack_size>8</return_stack_size>
            <btb_set>512</btb_set>
            <btb_comb>4</btb_comb>
            <first_chunk_delay>18</first_chunk_delay>
            <neiber_chunk_delay>2</neiber_chunk_delay>
            <tlb_itlb_cfg>itlb:16:4096:4:l</tlb_itlb_cfg>
            <tlb_dtlb_cfg>dtlb:32:4096:4:l</tlb_dtlb_cfg>
            <tlb_miss_delay>30</tlb_miss_delay>
            <memory_bus_width>4</memory_bus_width>
            <ruu_ifq_size>4</ruu_ifq_size>
            <ruu_branch_penalt>3</ruu_branch_penalt>
            <ruu_decoder_width>4</ruu_decoder_width>
            <ruu_issue_width>4</ruu_issue_width>
            <ruu_inorder_issu>1</ruu_inorder_issu>
            <ruu_include_spec>1</ruu_include_spec>
            <ruu_commit_width>4</ruu_commit_width>
            <ruu_size>16</ruu_size>
            <lsq_size>8</lsq_size>
            <cache_dl1_cfg>dl1:128:32:4:l</cache_dl1_cfg>
            <cache_dl1_delay>1</cache_dl1_delay>
            <cache_dl2_cfg>ul2:1024:64:4:l</cache_dl2_cfg>
            <cache_dl2_delay>6</cache_dl2_delay>
            <cache_il1_cfg>il1:512:32:1:l</cache_il1_cfg>
            <cache_il1_delay>1</cache_il1_delay>
            <cache_il2_cfg>dl2</cache_il2_cfg>
            <cache_il2_delay>6</cache_il2_delay>
            <cache_i_compress_enable>0</cache_i_compress_enable>
            <integar_adder_unit>1</integar_adder_unit>
            <integar_multi_unit>1</integar_multi_unit>
            <float_addr_unit>1</float_addr_unit>
            <float_multi_unit>1</float_multi_unit>
            <float_memory_port>1</float_memory_port>
            <asic_name>asic_fft_128</asic_name>
            <asic_type>0</asic_type>
            <asic_delay>32</asic_delay>
        </data>
    </tile_cfg>
    <network_cfg>
        <topology>1</topology>
        <size size="2">
            <data index="0">4</data>
            <data index="1">4</data>
        </size>
        <data_width>32</data_width>
        <template_router_cfg>
            <id>0</id>
            <position>
                <x>0</x>
                <y>0</y>
            </position>
            <port_cfg size="5">
                <data index="0">
                    <input_vc>1</input_vc>
                    <output_vc>1</output_vc>
                    <port_dir>4</port_dir>
                    <neighbor_id>-1</neighbor_id>
                    <neighbor_port>-1</neighbor_port>
                    <input_buffer>12</input_buffer>
                    <output_buffer>12</output_buffer>
                    <ni>1</ni>
                </data>
                <data index="1">
                    <input_vc>1</input_vc>
                    <output_vc>1</output_vc>
                    <port_dir>0</port_dir>
                    <neighbor_id>-1</neighbor_id>
                    <neighbor_port>-1</neighbor_port>
                    <input_buffer>12</input_buffer>
                    <output_buffer>12</output_buffer>
                    <ni>0</ni>
                </data>
                <data index="2">
                    <input_vc>1</input_vc>
                    <output_vc>1</output_vc>
                    <port_dir>1</port_dir>
                    <neighbor_id>-1</neighbor_id>
                    <neighbor_port>-1</neighbor_port>
                    <input_buffer>12</input_buffer>
                    <output_buffer>12</output_buffer>
                    <ni>0</ni>
                </data>
                <data index="3">
                    <input_vc>1</input_vc>
                    <output_vc>1</output_vc>
                    <port_dir>2</port_dir>
                    <neighbor_id>-1</neighbor_id>
                    <neighbor_port>-1</neighbor_port>
                    <input_buffer>12</input_buffer>
                    <output_buffer>12</output_buffer>
                    <ni>0</ni>
                </data>
                <data index="4">
                    <input_vc>1</input_vc>
                    <output_vc>1</output_vc>
                    <port_dir>3</port_dir>
                    <neighbor_id>-1</neighbor_id>
                    <neighbor_port>-1</neighbor_port>
                    <input_buffer>12</input_buffer>
                    <output_buffer>12</output_buffer>
                    <ni>0</ni>
                </data>
            </port_cfg>
            <pipe_cycle>1</pipe_cycle>
        </template_router_cfg>
        <router_cfg size="16">
            <data index="0">
                <id>0</id>
                <position>
                    <x>0</x>
                    <y>0</y>
                </position>
                <port_cfg size="5">
                    <data index="0">
                        <input_vc>1</input_vc>
                        <output_vc>1</output_vc>
                        <port_dir>4</port_dir>
                        <neighbor_id>0</neighbor_id>
                        <neighbor_port>0</neighbor_port>
                        <input_buffer>12</input_buffer>
                        <output_buffer>12</output_buffer>
                        <ni>0</ni>
                    </data>
                    <data index="1">
                        <input_vc>0</input_vc>
                        <output_vc>0</output_vc>
                        <port_dir>0</port_dir>
                        <neighbor_id>-1</neighbor_id>
                        <neighbor_port>-1</neighbor_port>
                        <input_buffer>12</input_buffer>
                        <output_buffer>12</output_buffer>
                        <ni>0</ni>
                    </data>
                    <data index="2">
                        <input_vc>1</input_vc>
                        <output_vc>1</output_vc>
                        <port_dir>1</port_dir>
                        <neighbor_id>4</neighbor_id>
                        <neighbor_port>1</neighbor_port>
                        <input_buffer>12</input_buffer>
                        <output_buffer>12</output_buffer>
                        <ni>0</ni>
                    </data>
                    <data index="3">
                        <input_vc>0</input_vc>
                        <output_vc>0</output_vc>
                        <port_dir>2</port_dir>
                        <neighbor_id>-1</neighbor_id>
                        <neighbor_port>-1</neighbor_port>
                        <input_buffer>12</input_buffer>
                        <output_buffer>12</output_buffer>
                        <ni>0</ni>
                    </data>
                    <data index="4">
                        <input_vc>1</input_vc>
                        <output_vc>1</output_vc>
                        <port_dir>3</port_dir>
                        <neighbor_id>1</neighbor_id>
                        <neighbor_port>3</neighbor_port>
                        <input_buffer>12</input_buffer>
                        <output_buffer>12</output_buffer>
                        <ni>0</ni>
                    </data>
                </port_cfg>
                <pipe_cycle>1</pipe_cycle>
            </data>
            <data index="3">
                <id>3</id>
                <position>
                    <x>671.678</x>
                    <y>0</y>
                </position>
                <port_cfg size="5">
                    <data index="0">
                        <input_vc>1</input_vc>
                        <output_vc>1</output_vc>
                        <port_dir>4</port_dir>
                        <neighbor_id>3</neighbor_id>
                        <neighbor_port>0</neighbor_port>
                        <input_buffer>12</input_buffer>
                        <output_buffer>12</output_buffer>
                        <ni>0</ni>
                    </data>
                    <data index="1">
                        <input_vc>0</input_vc>
                        <output_vc>0</output_vc>
                        <port_dir>0</port_dir>
                        <neighbor_id>-1</neighbor_id>
                        <neighbor_port>-1</neighbor_port>
                        <input_buffer>12</input_buffer>
                        <output_buffer>12</output_buffer>
                        <ni>0</ni>
                    </data>
                    <data index="2">
                        <input_vc>1</input_vc>
                        <output_vc>1</output_vc>
                        <port_dir>1</port_dir>
                        <neighbor_id>7</neighbor_id>
                        <neighbor_port>1</neighbor_port>
                        <input_buffer>12</input_buffer>
                        <output_buffer>12</output_buffer>
                        <ni>0</ni>
                    </data>
                    <data index="3">
                        <input_vc>1</input_vc>
                        <output_vc>1</output_vc>
                        <port_dir>2</port_dir>
                        <neighbor_id>2</neighbor_id>
                        <neighbor_port>4</neighbor_port>
                        <input_buffer>12</input_buffer>
                        <output_buffer>12</output_buffer>
                        <ni>0</ni>
                    </data>
                    <data index="4">
                        <input_vc>0</input_vc>
                        <output_vc>0</output_vc>
                        <port_dir>3</port_dir>
                        <neighbor_id>-1</neighbor_id>
                        <neighbor_port>-1</neighbor_port>
                        <input_buffer>12</input_buffer>
                        <output_buffer>12</output_buffer>
                        <ni>0</ni>
                    </data>
                </port_cfg>
                <pipe_cycle>1</pipe_cycle>
            </data>
            <data index="4">
                <id>4</id>
                <position>
                    <x>0</x>
                    <y>273.893</y>
                </position>
                <port_cfg size="5">
                    <data index="0">
                        <input_vc>1</input_vc>
                        <output_vc>1</output_vc>
                        <port_dir>4</port_dir>
                        <neighbor_id>4</neighbor_id>
                        <neighbor_port>0</neighbor_port>
                        <input_buffer>12</input_buffer>
                        <output_buffer>12</output_buffer>
                        <ni>0</ni>
                    </data>
                    <data index="1">
                        <input_vc>1</input_vc>
                        <output_vc>1</output_vc>
                        <port_dir>0</port_dir>
                        <neighbor_id>0</neighbor_id>
                        <neighbor_port>2</neighbor_port>
                        <input_buffer>12</input_buffer>
                        <output_buffer>12</output_buffer>
                        <ni>0</ni>
                    </data>
                    <data index="2">
                        <input_vc>1</input_vc>
                        <output_vc>1</output_vc>
                        <port_dir>1</port_dir>
                        <neighbor_id>8</neighbor_id>
                        <neighbor_port>1</neighbor_port>
                        <input_buffer>12</input_buffer>
                        <output_buffer>12</output_buffer>
                        <ni>0</ni>
                    </data>
                    <data index="3">
                        <input_vc>0</input_vc>
                        <output_vc>0</output_vc>
                        <port_dir>2</port_dir>
                        <neighbor_id>-1</neighbor_id>
                        <neighbor_port>-1</neighbor_port>
                        <input_buffer>12</input_buffer>
                        <output_buffer>12</output_buffer>
                        <ni>0</ni>
                    </data>
                    <data index="4">
                        <input_vc>1</input_vc>
                        <output_vc>1</output_vc>
                        <port_dir>3</port_dir>
                        <neighbor_id>5</neighbor_id>
                        <neighbor_port>3</neighbor_port>
                        <input_buffer>12</input_buffer>
                        <output_buffer>12</output_buffer>
                        <ni>0</ni>
                    </data>
                </port_cfg>
                <pipe_cycle>1</pipe_cycle>
            </data>
            <data index="8">
                <id>8</id>
                <position>
                    <x>0</x>
                    <y>547.785</y>
                </position>
                <port_cfg size="5">
                    <data index="0">
                        <input_vc>1</input_vc>
                        <output_vc>1</output_vc>
                        <port_dir>4</port_dir>
                        <neighbor_id>8</neighbor_id>
                        <neighbor_port>0</neighbor_port>
                        <input_buffer>12</input_buffer>
                        <output_buffer>12</output_buffer>
                        <ni>0</ni>
                    </data>
                    <data index="1">
                        <input_vc>1</input_vc>
                        <output_vc>1</output_vc>
                        <port_dir>0</port_dir>
                        <neighbor_id>4</neighbor_id>
                        <neighbor_port>2</neighbor_port>
                        <input_buffer>12</input_buffer>
                        <output_buffer>12</output_buffer>
                        <ni>0</ni>
                    </data>
                    <data index="2">
                        <input_vc>1</input_vc>
                        <output_vc>1</output_vc>
                        <port_dir>1</port_dir>
                        <neighbor_id>12</neighbor_id>
                        <neighbor_port>1</neighbor_port>
                        <input_buffer>12</input_buffer>
                        <output_buffer>12</output_buffer>
                        <ni>0</ni>
                    </data>
                    <data index="3">
                        <input_vc>0</input_vc>
                        <output_vc>0</output_vc>
                        <port_dir>2</port_dir>
                        <neighbor_id>-1</neighbor_id>
                        <neighbor_port>-1</neighbor_port>
                        <input_buffer>12</input_buffer>
                        <output_buffer>12</output_buffer>
                        <ni>0</ni>
                    </data>
                    <data index="4">
                        <input_vc>1</input_vc>
                        <output_vc>1</output_vc>
                        <port_dir>3</port_dir>
                        <neighbor_id>9</neighbor_id>
                        <neighbor_port>3</neighbor_port>
                        <input_buffer>12</input_buffer>
                        <output_buffer>12</output_buffer>
                        <ni>0</ni>
                    </data>
                </port_cfg>
                <pipe_cycle>1</pipe_cycle>
            </data>
            <data index="9">
                <id>9</id>
                <position>
                    <x>223.893</x>
                    <y>547.785</y>
                </position>
                <port_cfg size="5">
                    <data index="0">
                        <input_vc>1</input_vc>
                        <output_vc>1</output_vc>
                        <port_dir>4</port_dir>
                        <neighbor_id>9</neighbor_id>
                        <neighbor_port>0</neighbor_port>
                        <input_buffer>12</input_buffer>
                        <output_buffer>12</output_buffer>
                        <ni>0</ni>
                    </data>
                    <data index="1">
                        <input_vc>1</input_vc>
                        <output_vc>1</output_vc>
                        <port_dir>0</port_dir>
                        <neighbor_id>5</neighbor_id>
                        <neighbor_port>2</neighbor_port>
                        <input_buffer>12</input_buffer>
                        <output_buffer>12</output_buffer>
                        <ni>0</ni>
                    </data>
                    <data index="2">
                        <input_vc>1</input_vc>
                        <output_vc>1</output_vc>
                        <port_dir>1</port_dir>
                        <neighbor_id>13</neighbor_id>
                        <neighbor_port>1</neighbor_port>
                        <input_buffer>12</input_buffer>
                        <output_buffer>12</output_buffer>
                        <ni>0</ni>
                    </data>
                    <data index="3">
                        <input_vc>1</input_vc>
                        <output_vc>1</output_vc>
                        <port_dir>2</port_dir>
                        <neighbor_id>8</neighbor_id>
                        <neighbor_port>4</neighbor_port>
                        <input_buffer>12</input_buffer>
                        <output_buffer>12</output_buffer>
                        <ni>0</ni>
                    </data>
                    <data index="4">
                        <input_vc>1</input_vc>
                        <output_vc>1</output_vc>
                        <port_dir>3</port_dir>
                        <neighbor_id>10</neighbor_id>
                        <neighbor_port>3</neighbor_port>
                        <input_buffer>12</input_buffer>
                        <output_buffer>12</output_buffer>
                        <ni>0</ni>
                    </data>
                </port_cfg>
                <pipe_cycle>1</pipe_cycle>
            </data>
            <data index="10">
                <id>10</id>
                <position>
                    <x>447.785</x>
                    <y>547.785</y>
                </position>
                <port_cfg size="5">
                    <data index="0">
                        <input_vc>1</input_vc>
                        <output_vc>1</output_vc>
                        <port_dir>4</port_dir>
                        <neighbor_id>10</neighbor_id>
                        <neighbor_port>0</neighbor_port>
                        <input_buffer>12</input_buffer>
                        <output_buffer>12</output_buffer>
                        <ni>0</ni>
                    </data>
                    <data index="1">
                        <input_vc>1</input_vc>
                        <output_vc>1</output_vc>
                        <port_dir>0</port_dir>
                        <neighbor_id>6</neighbor_id>
                        <neighbor_port>2</neighbor_port>
                        <input_buffer>12</input_buffer>
                        <output_buffer>12</output_buffer>
                        <ni>0</ni>
                    </data>
                    <data index="2">
                        <input_vc>1</input_vc>
                        <output_vc>1</output_vc>
                        <port_dir>1</port_dir>
                        <neighbor_id>14</neighbor_id>
                        <neighbor_port>1</neighbor_port>
                        <input_buffer>12</input_buffer>
                        <output_buffer>12</output_buffer>
                        <ni>0</ni>
                    </data>
                    <data index="3">
                        <input_vc>1</input_vc>
                        <output_vc>1</output_vc>
                        <port_dir>2</port_dir>
                        <neighbor_id>9</neighbor_id>
                        <neighbor_port>4</neighbor_port>
                        <input_buffer>12</input_buffer>
                        <output_buffer>12</output_buffer>
                        <ni>0</ni>
                    </data>
                    <data index="4">
                        <input_vc>1</input_vc>
                        <output_vc>1</output_vc>
                        <port_dir>3</port_dir>
                        <neighbor_id>11</neighbor_id>
                        <neighbor_port>3</neighbor_port>
                        <input_buffer>12</input_buffer>
                        <output_buffer>12</output_buffer>
                        <ni>0</ni>
                    </data>
                </port_cfg>
                <pipe_cycle>1</pipe_cycle>
            </data>
            <data index="13">
                <id>13</id>
                <position>
                    <x>223.893</x>
                    <y>821.678</y>
                </position>
                <port_cfg size="5">
                    <data index="0">
                        <input_vc>1</input_vc>
                        <output_vc>1</output_vc>
                        <port_dir>4</port_dir>
                        <neighbor_id>13</neighbor_id>
                        <neighbor_port>0</neighbor_port>
                        <input_buffer>12</input_buffer>
                        <output_buffer>12</output_buffer>
                        <ni>0</ni>
                    </data>
                    <data index="1">
                        <input_vc>1</input_vc>
                        <output_vc>1</output_vc>
                        <port_dir>0</port_dir>
                        <neighbor_id>9</neighbor_id>
                        <neighbor_port>2</neighbor_port>
                        <input_buffer>12</input_buffer>
                        <output_buffer>12</output_buffer>
                        <ni>0</ni>
                    </data>
                    <data index="2">
                        <input_vc>0</input_vc>
                        <output_vc>0</output_vc>
                        <port_dir>1</port_dir>
                        <neighbor_id>-1</neighbor_id>
                        <neighbor_port>-1</neighbor_port>
                        <input_buffer>12</input_buffer>
                        <output_buffer>12</output_buffer>
                        <ni>0</ni>
                    </data>
                    <data index="3">
                        <input_vc>1</input_vc>
                        <output_vc>1</output_vc>
                        <port_dir>2</port_dir>
                        <neighbor_id>12</neighbor_id>
                        <neighbor_port>4</neighbor_port>
                        <input_buffer>12</input_buffer>
                        <output_buffer>12</output_buffer>
                        <ni>0</ni>
                    </data>
                    <data index="4">
                        <input_vc>1</input_vc>
                        <output_vc>1</output_vc>
                        <port_dir>3</port_dir>
                        <neighbor_id>14</neighbor_id>
                        <neighbor_port>3</neighbor_port>
                        <input_buffer>12</input_buffer>
                        <output_buffer>12</output_buffer>
                        <ni>0</ni>
                    </data>
                </port_cfg>
                <pipe_cycle>1</pipe_cycle>
            </data>
            <data index="15">
                <id>15</id>
                <position>
                    <x>671.678</x>
                    <y>821.678</y>
                </position>
                <port_cfg size="5">
                    <data index="0">
                        <input_vc>1</input_vc>
                        <output_vc>1</output_vc>
                        <port_dir>4</port_dir>
                        <neighbor_id>15</neighbor_id>
                        <neighbor_port>0</neighbor_port>
                        <input_buffer>12</input_buffer>
                        <output_buffer>12</output_buffer>
                        <ni>0</ni>
                    </data>
                    <data index="1">
                        <input_vc>1</input_vc>
                        <output_vc>1</output_vc>
                        <port_dir>0</port_dir>
                        <neighbor_id>11</neighbor_id>
                        <neighbor_port>2</neighbor_port>
                        <input_buffer>12</input_buffer>
                        <output_buffer>12</output_buffer>
                        <ni>0</ni>
                    </data>
                    <data index="2">
                        <input_vc>0</input_vc>
                        <output_vc>0</output_vc>
                        <port_dir>1</port_dir>
                        <neighbor_id>-1</neighbor_id>
                        <neighbor_port>-1</neighbor_port>
                        <input_buffer>12</input_buffer>
                        <output_buffer>12</output_buffer>
                        <ni>0</ni>
                    </data>
                    <data index="3">
                        <input_vc>1</input_vc>
                        <output_vc>1</output_vc>
                        <port_dir>2</port_dir>
                        <neighbor_id>14</neighbor_id>
                        <neighbor_port>4</neighbor_port>
                        <input_buffer>12</input_buffer>
                        <output_buffer>12</output_buffer>
                        <ni>0</ni>
                    </data>
                    <data index="4">
                        <input_vc>0</input_vc>
                        <output_vc>0</output_vc>
                        <port_dir>3</port_dir>
                        <neighbor_id>-1</neighbor_id>
                        <neighbor_port>-1</neighbor_port>
                        <input_buffer>12</input_buffer>
                        <output_buffer>12</output_buffer>
                        <ni>0</ni>
                    </data>
                </port_cfg>
                <pipe_cycle>1</pipe_cycle>
            </data>
        </router_cfg>
        <network_freq>400</network_freq>
    </network_cfg>
</soccfg>
