;buildInfoPackage: chisel3, version: 3.4.3, scalaVersion: 2.12.12, sbtVersion: 1.3.10
circuit Top : 
  module PC : 
    input clock : Clock
    input reset : Reset
    output io : {flip in : SInt<32>, out : SInt<32>}
    
    reg reg : SInt<32>, clock with : (reset => (reset, asSInt(UInt<32>("h00")))) @[PC.scala 11:18]
    io.out <= reg @[PC.scala 12:8]
    reg <= io.in @[PC.scala 13:5]
    
  module Program_Counter : 
    input clock : Clock
    input reset : Reset
    output io : {flip pc : UInt<32>, out : UInt<32>}
    
    io.out <= UInt<1>("h00") @[PC4.scala 11:8]
    node _io_out_T = add(io.pc, UInt<32>("h04")) @[PC4.scala 12:17]
    node _io_out_T_1 = tail(_io_out_T, 1) @[PC4.scala 12:17]
    io.out <= _io_out_T_1 @[PC4.scala 12:8]
    
  module InstMem1 : 
    input clock : Clock
    input reset : Reset
    output io : {flip addr : UInt<32>, data : UInt<32>}
    
    cmem imem : UInt<32>[1024] @[INST_MEM.scala 17:16]
    node _io_data_T = bits(io.addr, 9, 0) @[INST_MEM.scala 20:17]
    infer mport io_data_MPORT = imem[_io_data_T], clock @[INST_MEM.scala 20:17]
    io.data <= io_data_MPORT @[INST_MEM.scala 20:9]
    
  module Control : 
    input clock : Clock
    input reset : Reset
    output io : {flip opcode : UInt<7>, flip rs1_no : UInt<5>, flip rd_no : UInt<5>, flip fun3 : UInt<3>, flip fun6 : UInt<6>, mem_write : UInt<1>, branch : UInt<1>, mem_read : UInt<1>, reg_write : UInt<1>, men_to_reg : UInt<1>, alu_operation : UInt<4>, operand_A : UInt<3>, operand_B : UInt<2>, extend : UInt<2>, next_pc_sel : UInt<2>, avl_ope : UInt<2>, is_I : UInt<1>, is_V : UInt<1>, csr_reg_write : UInt<1>, vlcsr_reg_Write : UInt<1>, V_opeA : UInt<2>, V_opeB : UInt<2>, V_imm : UInt<2>, V_men_to_reg : UInt<1>}
    
    io.men_to_reg <= UInt<1>("h00") @[CONTROL.scala 36:15]
    node _T = eq(io.opcode, UInt<6>("h033")) @[CONTROL.scala 38:18]
    when _T : @[CONTROL.scala 38:29]
      io.mem_write <= UInt<1>("h00") @[CONTROL.scala 39:18]
      io.branch <= UInt<1>("h00") @[CONTROL.scala 40:15]
      io.mem_read <= UInt<1>("h00") @[CONTROL.scala 41:17]
      io.reg_write <= UInt<1>("h01") @[CONTROL.scala 42:18]
      io.men_to_reg <= UInt<1>("h00") @[CONTROL.scala 43:19]
      io.alu_operation <= UInt<1>("h00") @[CONTROL.scala 44:22]
      io.operand_A <= UInt<1>("h00") @[CONTROL.scala 45:18]
      io.operand_B <= UInt<1>("h00") @[CONTROL.scala 46:18]
      io.extend <= UInt<1>("h00") @[CONTROL.scala 47:15]
      io.next_pc_sel <= UInt<1>("h00") @[CONTROL.scala 48:20]
      io.avl_ope <= UInt<1>("h00") @[CONTROL.scala 49:16]
      io.is_I <= UInt<1>("h01") @[CONTROL.scala 50:13]
      io.is_V <= UInt<1>("h00") @[CONTROL.scala 51:13]
      io.csr_reg_write <= UInt<1>("h00") @[CONTROL.scala 52:22]
      io.vlcsr_reg_Write <= UInt<1>("h00") @[CONTROL.scala 53:24]
      io.V_opeA <= UInt<1>("h00") @[CONTROL.scala 54:15]
      io.V_opeB <= UInt<1>("h00") @[CONTROL.scala 55:15]
      io.V_imm <= UInt<1>("h00") @[CONTROL.scala 56:14]
      io.V_men_to_reg <= UInt<1>("h00") @[CONTROL.scala 57:21]
      skip @[CONTROL.scala 38:29]
    else : @[CONTROL.scala 60:35]
      node _T_1 = eq(io.opcode, UInt<5>("h013")) @[CONTROL.scala 60:24]
      when _T_1 : @[CONTROL.scala 60:35]
        io.mem_write <= UInt<1>("h00") @[CONTROL.scala 61:18]
        io.branch <= UInt<1>("h00") @[CONTROL.scala 62:15]
        io.mem_read <= UInt<1>("h00") @[CONTROL.scala 63:17]
        io.reg_write <= UInt<1>("h01") @[CONTROL.scala 64:18]
        io.men_to_reg <= UInt<1>("h00") @[CONTROL.scala 65:19]
        io.alu_operation <= UInt<1>("h01") @[CONTROL.scala 66:22]
        io.operand_A <= UInt<1>("h00") @[CONTROL.scala 67:18]
        io.operand_B <= UInt<1>("h01") @[CONTROL.scala 68:18]
        io.extend <= UInt<1>("h00") @[CONTROL.scala 69:15]
        io.next_pc_sel <= UInt<1>("h00") @[CONTROL.scala 70:20]
        io.avl_ope <= UInt<1>("h00") @[CONTROL.scala 71:16]
        io.is_I <= UInt<1>("h01") @[CONTROL.scala 72:13]
        io.is_V <= UInt<1>("h00") @[CONTROL.scala 73:13]
        io.csr_reg_write <= UInt<1>("h00") @[CONTROL.scala 74:22]
        io.vlcsr_reg_Write <= UInt<1>("h00") @[CONTROL.scala 75:24]
        io.V_opeA <= UInt<1>("h00") @[CONTROL.scala 76:15]
        io.V_opeB <= UInt<1>("h00") @[CONTROL.scala 77:15]
        io.V_imm <= UInt<1>("h00") @[CONTROL.scala 78:14]
        io.V_men_to_reg <= UInt<1>("h00") @[CONTROL.scala 79:21]
        skip @[CONTROL.scala 60:35]
      else : @[CONTROL.scala 82:35]
        node _T_2 = eq(io.opcode, UInt<6>("h023")) @[CONTROL.scala 82:24]
        when _T_2 : @[CONTROL.scala 82:35]
          io.mem_write <= UInt<1>("h01") @[CONTROL.scala 83:18]
          io.branch <= UInt<1>("h00") @[CONTROL.scala 84:15]
          io.mem_read <= UInt<1>("h00") @[CONTROL.scala 85:17]
          io.reg_write <= UInt<1>("h00") @[CONTROL.scala 86:18]
          io.men_to_reg <= UInt<1>("h00") @[CONTROL.scala 87:19]
          io.alu_operation <= UInt<3>("h05") @[CONTROL.scala 88:22]
          io.operand_A <= UInt<1>("h00") @[CONTROL.scala 89:18]
          io.operand_B <= UInt<1>("h01") @[CONTROL.scala 90:18]
          io.extend <= UInt<1>("h01") @[CONTROL.scala 91:15]
          io.next_pc_sel <= UInt<1>("h00") @[CONTROL.scala 92:20]
          io.avl_ope <= UInt<1>("h00") @[CONTROL.scala 93:16]
          io.is_I <= UInt<1>("h01") @[CONTROL.scala 94:13]
          io.is_V <= UInt<1>("h00") @[CONTROL.scala 95:13]
          io.csr_reg_write <= UInt<1>("h00") @[CONTROL.scala 96:22]
          io.vlcsr_reg_Write <= UInt<1>("h00") @[CONTROL.scala 97:24]
          io.V_opeA <= UInt<1>("h00") @[CONTROL.scala 98:15]
          io.V_opeB <= UInt<1>("h00") @[CONTROL.scala 99:15]
          io.V_imm <= UInt<1>("h00") @[CONTROL.scala 100:14]
          io.V_men_to_reg <= UInt<1>("h00") @[CONTROL.scala 101:21]
          skip @[CONTROL.scala 82:35]
        else : @[CONTROL.scala 104:34]
          node _T_3 = eq(io.opcode, UInt<2>("h03")) @[CONTROL.scala 104:24]
          when _T_3 : @[CONTROL.scala 104:34]
            io.mem_write <= UInt<1>("h00") @[CONTROL.scala 105:18]
            io.branch <= UInt<1>("h00") @[CONTROL.scala 106:15]
            io.mem_read <= UInt<1>("h01") @[CONTROL.scala 107:17]
            io.reg_write <= UInt<1>("h01") @[CONTROL.scala 108:18]
            io.men_to_reg <= UInt<1>("h01") @[CONTROL.scala 109:19]
            io.alu_operation <= UInt<3>("h04") @[CONTROL.scala 110:22]
            io.operand_A <= UInt<1>("h00") @[CONTROL.scala 111:18]
            io.operand_B <= UInt<1>("h01") @[CONTROL.scala 112:18]
            io.extend <= UInt<1>("h00") @[CONTROL.scala 113:15]
            io.next_pc_sel <= UInt<1>("h00") @[CONTROL.scala 114:20]
            io.avl_ope <= UInt<1>("h00") @[CONTROL.scala 115:16]
            io.is_I <= UInt<1>("h01") @[CONTROL.scala 116:13]
            io.is_V <= UInt<1>("h00") @[CONTROL.scala 117:13]
            io.csr_reg_write <= UInt<1>("h00") @[CONTROL.scala 118:22]
            io.vlcsr_reg_Write <= UInt<1>("h00") @[CONTROL.scala 119:24]
            io.V_opeA <= UInt<1>("h00") @[CONTROL.scala 120:15]
            io.V_opeB <= UInt<1>("h00") @[CONTROL.scala 121:15]
            io.V_imm <= UInt<1>("h00") @[CONTROL.scala 122:14]
            io.V_men_to_reg <= UInt<1>("h00") @[CONTROL.scala 123:21]
            skip @[CONTROL.scala 104:34]
          else : @[CONTROL.scala 126:35]
            node _T_4 = eq(io.opcode, UInt<7>("h063")) @[CONTROL.scala 126:24]
            when _T_4 : @[CONTROL.scala 126:35]
              io.mem_write <= UInt<1>("h00") @[CONTROL.scala 127:18]
              io.branch <= UInt<1>("h01") @[CONTROL.scala 128:15]
              io.mem_read <= UInt<1>("h00") @[CONTROL.scala 129:17]
              io.reg_write <= UInt<1>("h00") @[CONTROL.scala 130:18]
              io.men_to_reg <= UInt<1>("h00") @[CONTROL.scala 131:19]
              io.alu_operation <= UInt<2>("h02") @[CONTROL.scala 132:22]
              io.operand_A <= UInt<1>("h00") @[CONTROL.scala 133:18]
              io.operand_B <= UInt<1>("h00") @[CONTROL.scala 134:18]
              io.extend <= UInt<1>("h00") @[CONTROL.scala 135:15]
              io.next_pc_sel <= UInt<1>("h01") @[CONTROL.scala 136:20]
              io.avl_ope <= UInt<1>("h00") @[CONTROL.scala 137:16]
              io.is_I <= UInt<1>("h01") @[CONTROL.scala 138:13]
              io.is_V <= UInt<1>("h00") @[CONTROL.scala 139:13]
              io.csr_reg_write <= UInt<1>("h00") @[CONTROL.scala 140:22]
              io.vlcsr_reg_Write <= UInt<1>("h00") @[CONTROL.scala 141:24]
              io.V_opeA <= UInt<1>("h00") @[CONTROL.scala 142:15]
              io.V_opeB <= UInt<1>("h00") @[CONTROL.scala 143:15]
              io.V_imm <= UInt<1>("h00") @[CONTROL.scala 144:14]
              io.V_men_to_reg <= UInt<1>("h00") @[CONTROL.scala 145:21]
              skip @[CONTROL.scala 126:35]
            else : @[CONTROL.scala 148:36]
              node _T_5 = eq(io.opcode, UInt<7>("h06f")) @[CONTROL.scala 148:24]
              when _T_5 : @[CONTROL.scala 148:36]
                io.mem_write <= UInt<1>("h00") @[CONTROL.scala 149:18]
                io.branch <= UInt<1>("h00") @[CONTROL.scala 150:15]
                io.mem_read <= UInt<1>("h00") @[CONTROL.scala 151:17]
                io.reg_write <= UInt<1>("h01") @[CONTROL.scala 152:18]
                io.men_to_reg <= UInt<1>("h00") @[CONTROL.scala 153:19]
                io.alu_operation <= UInt<2>("h03") @[CONTROL.scala 154:22]
                io.operand_A <= UInt<1>("h01") @[CONTROL.scala 155:18]
                io.operand_B <= UInt<1>("h00") @[CONTROL.scala 156:18]
                io.extend <= UInt<1>("h00") @[CONTROL.scala 157:15]
                io.next_pc_sel <= UInt<2>("h02") @[CONTROL.scala 158:20]
                io.avl_ope <= UInt<1>("h00") @[CONTROL.scala 159:16]
                io.is_I <= UInt<1>("h01") @[CONTROL.scala 160:13]
                io.is_V <= UInt<1>("h00") @[CONTROL.scala 161:13]
                io.csr_reg_write <= UInt<1>("h00") @[CONTROL.scala 162:22]
                io.vlcsr_reg_Write <= UInt<1>("h00") @[CONTROL.scala 163:24]
                io.V_opeA <= UInt<1>("h00") @[CONTROL.scala 164:15]
                io.V_opeB <= UInt<1>("h00") @[CONTROL.scala 165:15]
                io.V_imm <= UInt<1>("h00") @[CONTROL.scala 166:14]
                io.V_men_to_reg <= UInt<1>("h00") @[CONTROL.scala 167:21]
                skip @[CONTROL.scala 148:36]
              else : @[CONTROL.scala 170:36]
                node _T_6 = eq(io.opcode, UInt<7>("h067")) @[CONTROL.scala 170:24]
                when _T_6 : @[CONTROL.scala 170:36]
                  io.mem_write <= UInt<1>("h00") @[CONTROL.scala 171:18]
                  io.branch <= UInt<1>("h00") @[CONTROL.scala 172:15]
                  io.mem_read <= UInt<1>("h00") @[CONTROL.scala 173:17]
                  io.reg_write <= UInt<1>("h01") @[CONTROL.scala 174:18]
                  io.men_to_reg <= UInt<1>("h00") @[CONTROL.scala 175:19]
                  io.alu_operation <= UInt<2>("h03") @[CONTROL.scala 176:22]
                  io.operand_A <= UInt<1>("h01") @[CONTROL.scala 177:18]
                  io.operand_B <= UInt<1>("h00") @[CONTROL.scala 178:18]
                  io.extend <= UInt<1>("h00") @[CONTROL.scala 179:15]
                  io.next_pc_sel <= UInt<2>("h03") @[CONTROL.scala 180:20]
                  io.avl_ope <= UInt<1>("h00") @[CONTROL.scala 181:16]
                  io.is_I <= UInt<1>("h01") @[CONTROL.scala 182:13]
                  io.is_V <= UInt<1>("h00") @[CONTROL.scala 183:13]
                  io.csr_reg_write <= UInt<1>("h00") @[CONTROL.scala 184:22]
                  io.vlcsr_reg_Write <= UInt<1>("h00") @[CONTROL.scala 185:24]
                  io.V_opeA <= UInt<1>("h00") @[CONTROL.scala 186:15]
                  io.V_opeB <= UInt<1>("h00") @[CONTROL.scala 187:15]
                  io.V_imm <= UInt<1>("h00") @[CONTROL.scala 188:14]
                  io.V_men_to_reg <= UInt<1>("h00") @[CONTROL.scala 189:21]
                  skip @[CONTROL.scala 170:36]
                else : @[CONTROL.scala 192:35]
                  node _T_7 = eq(io.opcode, UInt<6>("h037")) @[CONTROL.scala 192:24]
                  when _T_7 : @[CONTROL.scala 192:35]
                    io.mem_write <= UInt<1>("h00") @[CONTROL.scala 193:18]
                    io.branch <= UInt<1>("h00") @[CONTROL.scala 194:15]
                    io.mem_read <= UInt<1>("h00") @[CONTROL.scala 195:17]
                    io.reg_write <= UInt<1>("h01") @[CONTROL.scala 196:18]
                    io.men_to_reg <= UInt<1>("h00") @[CONTROL.scala 197:19]
                    io.alu_operation <= UInt<3>("h06") @[CONTROL.scala 198:22]
                    io.operand_A <= UInt<2>("h03") @[CONTROL.scala 199:18]
                    io.operand_B <= UInt<1>("h01") @[CONTROL.scala 200:18]
                    io.extend <= UInt<2>("h02") @[CONTROL.scala 201:15]
                    io.next_pc_sel <= UInt<1>("h00") @[CONTROL.scala 202:20]
                    io.avl_ope <= UInt<1>("h00") @[CONTROL.scala 203:16]
                    io.is_I <= UInt<1>("h01") @[CONTROL.scala 204:13]
                    io.is_V <= UInt<1>("h00") @[CONTROL.scala 205:13]
                    io.csr_reg_write <= UInt<1>("h00") @[CONTROL.scala 206:22]
                    io.vlcsr_reg_Write <= UInt<1>("h00") @[CONTROL.scala 207:24]
                    io.V_opeA <= UInt<1>("h00") @[CONTROL.scala 208:15]
                    io.V_opeB <= UInt<1>("h00") @[CONTROL.scala 209:15]
                    io.V_imm <= UInt<1>("h00") @[CONTROL.scala 210:14]
                    io.V_men_to_reg <= UInt<1>("h00") @[CONTROL.scala 211:21]
                    skip @[CONTROL.scala 192:35]
                  else : @[CONTROL.scala 214:35]
                    node _T_8 = eq(io.opcode, UInt<5>("h017")) @[CONTROL.scala 214:24]
                    when _T_8 : @[CONTROL.scala 214:35]
                      io.mem_write <= UInt<1>("h00") @[CONTROL.scala 215:18]
                      io.branch <= UInt<1>("h00") @[CONTROL.scala 216:15]
                      io.mem_read <= UInt<1>("h00") @[CONTROL.scala 217:17]
                      io.reg_write <= UInt<1>("h01") @[CONTROL.scala 218:18]
                      io.men_to_reg <= UInt<1>("h00") @[CONTROL.scala 219:19]
                      io.alu_operation <= UInt<3>("h07") @[CONTROL.scala 220:22]
                      io.operand_A <= UInt<2>("h02") @[CONTROL.scala 221:18]
                      io.operand_B <= UInt<1>("h01") @[CONTROL.scala 222:18]
                      io.extend <= UInt<2>("h02") @[CONTROL.scala 223:15]
                      io.next_pc_sel <= UInt<1>("h00") @[CONTROL.scala 224:20]
                      io.avl_ope <= UInt<1>("h00") @[CONTROL.scala 225:16]
                      io.is_I <= UInt<1>("h01") @[CONTROL.scala 226:13]
                      io.is_V <= UInt<1>("h00") @[CONTROL.scala 227:13]
                      io.csr_reg_write <= UInt<1>("h00") @[CONTROL.scala 228:22]
                      io.vlcsr_reg_Write <= UInt<1>("h00") @[CONTROL.scala 229:24]
                      io.V_opeA <= UInt<1>("h00") @[CONTROL.scala 230:15]
                      io.V_opeB <= UInt<1>("h00") @[CONTROL.scala 231:15]
                      io.V_imm <= UInt<1>("h00") @[CONTROL.scala 232:14]
                      io.V_men_to_reg <= UInt<1>("h00") @[CONTROL.scala 233:21]
                      skip @[CONTROL.scala 214:35]
                    else : @[CONTROL.scala 237:53]
                      node _T_9 = eq(io.opcode, UInt<7>("h057")) @[CONTROL.scala 237:24]
                      node _T_10 = eq(io.fun3, UInt<3>("h07")) @[CONTROL.scala 237:44]
                      node _T_11 = and(_T_9, _T_10) @[CONTROL.scala 237:33]
                      when _T_11 : @[CONTROL.scala 237:53]
                        io.mem_write <= UInt<1>("h00") @[CONTROL.scala 238:18]
                        io.branch <= UInt<1>("h00") @[CONTROL.scala 239:15]
                        io.mem_read <= UInt<1>("h00") @[CONTROL.scala 240:17]
                        io.reg_write <= UInt<1>("h01") @[CONTROL.scala 241:18]
                        io.men_to_reg <= UInt<1>("h00") @[CONTROL.scala 242:19]
                        io.alu_operation <= UInt<1>("h00") @[CONTROL.scala 243:22]
                        io.operand_A <= UInt<3>("h04") @[CONTROL.scala 244:18]
                        io.operand_B <= UInt<2>("h02") @[CONTROL.scala 245:18]
                        io.extend <= UInt<1>("h00") @[CONTROL.scala 246:15]
                        io.next_pc_sel <= UInt<1>("h00") @[CONTROL.scala 247:20]
                        io.is_I <= UInt<1>("h00") @[CONTROL.scala 248:13]
                        io.is_V <= UInt<1>("h01") @[CONTROL.scala 249:13]
                        io.csr_reg_write <= UInt<1>("h01") @[CONTROL.scala 250:22]
                        io.vlcsr_reg_Write <= UInt<1>("h01") @[CONTROL.scala 251:24]
                        io.V_opeA <= UInt<1>("h00") @[CONTROL.scala 252:15]
                        io.V_opeB <= UInt<1>("h00") @[CONTROL.scala 253:15]
                        io.V_imm <= UInt<1>("h00") @[CONTROL.scala 254:14]
                        io.V_men_to_reg <= UInt<1>("h00") @[CONTROL.scala 255:21]
                        node _T_12 = neq(io.rs1_no, UInt<1>("h00")) @[CONTROL.scala 257:21]
                        when _T_12 : @[CONTROL.scala 257:30]
                          io.avl_ope <= UInt<1>("h00") @[CONTROL.scala 258:20]
                          skip @[CONTROL.scala 257:30]
                        else : @[CONTROL.scala 259:57]
                          node _T_13 = eq(io.rs1_no, UInt<1>("h00")) @[CONTROL.scala 259:28]
                          node _T_14 = neq(io.rd_no, UInt<1>("h00")) @[CONTROL.scala 259:48]
                          node _T_15 = and(_T_13, _T_14) @[CONTROL.scala 259:36]
                          when _T_15 : @[CONTROL.scala 259:57]
                            io.avl_ope <= UInt<1>("h01") @[CONTROL.scala 260:20]
                            skip @[CONTROL.scala 259:57]
                          else : @[CONTROL.scala 261:57]
                            node _T_16 = eq(io.rs1_no, UInt<1>("h00")) @[CONTROL.scala 261:28]
                            node _T_17 = eq(io.rd_no, UInt<1>("h00")) @[CONTROL.scala 261:48]
                            node _T_18 = and(_T_16, _T_17) @[CONTROL.scala 261:36]
                            when _T_18 : @[CONTROL.scala 261:57]
                              io.avl_ope <= UInt<2>("h02") @[CONTROL.scala 262:20]
                              skip @[CONTROL.scala 261:57]
                            else : @[CONTROL.scala 263:17]
                              io.avl_ope <= UInt<1>("h00") @[CONTROL.scala 264:20]
                              skip @[CONTROL.scala 263:17]
                        skip @[CONTROL.scala 237:53]
                      else : @[CONTROL.scala 269:53]
                        node _T_19 = eq(io.opcode, UInt<7>("h057")) @[CONTROL.scala 269:24]
                        node _T_20 = eq(io.fun3, UInt<2>("h03")) @[CONTROL.scala 269:44]
                        node _T_21 = and(_T_19, _T_20) @[CONTROL.scala 269:33]
                        when _T_21 : @[CONTROL.scala 269:53]
                          io.mem_write <= UInt<1>("h00") @[CONTROL.scala 270:18]
                          io.branch <= UInt<1>("h00") @[CONTROL.scala 271:15]
                          io.mem_read <= UInt<1>("h00") @[CONTROL.scala 272:17]
                          io.reg_write <= UInt<1>("h01") @[CONTROL.scala 273:18]
                          io.men_to_reg <= UInt<1>("h00") @[CONTROL.scala 274:19]
                          io.alu_operation <= UInt<1>("h01") @[CONTROL.scala 275:22]
                          io.operand_A <= UInt<1>("h00") @[CONTROL.scala 276:18]
                          io.operand_B <= UInt<1>("h00") @[CONTROL.scala 277:18]
                          io.extend <= UInt<1>("h00") @[CONTROL.scala 278:15]
                          io.next_pc_sel <= UInt<1>("h00") @[CONTROL.scala 279:20]
                          io.avl_ope <= UInt<1>("h00") @[CONTROL.scala 280:16]
                          io.is_I <= UInt<1>("h00") @[CONTROL.scala 281:13]
                          io.is_V <= UInt<1>("h01") @[CONTROL.scala 282:13]
                          io.csr_reg_write <= UInt<1>("h00") @[CONTROL.scala 283:22]
                          io.vlcsr_reg_Write <= UInt<1>("h00") @[CONTROL.scala 284:24]
                          io.V_opeA <= UInt<1>("h00") @[CONTROL.scala 285:15]
                          io.V_opeB <= UInt<1>("h01") @[CONTROL.scala 286:15]
                          io.V_imm <= UInt<1>("h01") @[CONTROL.scala 287:14]
                          io.V_men_to_reg <= UInt<1>("h00") @[CONTROL.scala 288:21]
                          skip @[CONTROL.scala 269:53]
                        else : @[CONTROL.scala 291:53]
                          node _T_22 = eq(io.opcode, UInt<7>("h057")) @[CONTROL.scala 291:24]
                          node _T_23 = eq(io.fun3, UInt<1>("h00")) @[CONTROL.scala 291:44]
                          node _T_24 = and(_T_22, _T_23) @[CONTROL.scala 291:33]
                          when _T_24 : @[CONTROL.scala 291:53]
                            io.mem_write <= UInt<1>("h00") @[CONTROL.scala 292:18]
                            io.branch <= UInt<1>("h00") @[CONTROL.scala 293:15]
                            io.mem_read <= UInt<1>("h00") @[CONTROL.scala 294:17]
                            io.reg_write <= UInt<1>("h01") @[CONTROL.scala 295:18]
                            io.men_to_reg <= UInt<1>("h00") @[CONTROL.scala 296:19]
                            io.alu_operation <= UInt<2>("h02") @[CONTROL.scala 297:22]
                            io.operand_A <= UInt<1>("h00") @[CONTROL.scala 298:18]
                            io.operand_B <= UInt<1>("h00") @[CONTROL.scala 299:18]
                            io.extend <= UInt<1>("h00") @[CONTROL.scala 300:15]
                            io.next_pc_sel <= UInt<1>("h00") @[CONTROL.scala 301:20]
                            io.avl_ope <= UInt<1>("h00") @[CONTROL.scala 302:16]
                            io.is_I <= UInt<1>("h00") @[CONTROL.scala 303:13]
                            io.is_V <= UInt<1>("h01") @[CONTROL.scala 304:13]
                            io.csr_reg_write <= UInt<1>("h00") @[CONTROL.scala 305:22]
                            io.vlcsr_reg_Write <= UInt<1>("h00") @[CONTROL.scala 306:24]
                            io.V_opeA <= UInt<1>("h01") @[CONTROL.scala 307:15]
                            io.V_opeB <= UInt<1>("h01") @[CONTROL.scala 308:15]
                            io.V_imm <= UInt<1>("h00") @[CONTROL.scala 309:14]
                            io.V_men_to_reg <= UInt<1>("h00") @[CONTROL.scala 310:21]
                            skip @[CONTROL.scala 291:53]
                          else : @[CONTROL.scala 313:53]
                            node _T_25 = eq(io.opcode, UInt<7>("h057")) @[CONTROL.scala 313:24]
                            node _T_26 = eq(io.fun3, UInt<3>("h04")) @[CONTROL.scala 313:44]
                            node _T_27 = and(_T_25, _T_26) @[CONTROL.scala 313:33]
                            when _T_27 : @[CONTROL.scala 313:53]
                              io.mem_write <= UInt<1>("h00") @[CONTROL.scala 314:18]
                              io.branch <= UInt<1>("h00") @[CONTROL.scala 315:15]
                              io.mem_read <= UInt<1>("h00") @[CONTROL.scala 316:17]
                              io.reg_write <= UInt<1>("h01") @[CONTROL.scala 317:18]
                              io.men_to_reg <= UInt<1>("h00") @[CONTROL.scala 318:19]
                              io.alu_operation <= UInt<2>("h03") @[CONTROL.scala 319:22]
                              io.operand_A <= UInt<1>("h00") @[CONTROL.scala 320:18]
                              io.operand_B <= UInt<1>("h00") @[CONTROL.scala 321:18]
                              io.extend <= UInt<1>("h00") @[CONTROL.scala 322:15]
                              io.next_pc_sel <= UInt<1>("h00") @[CONTROL.scala 323:20]
                              io.avl_ope <= UInt<1>("h00") @[CONTROL.scala 324:16]
                              io.is_I <= UInt<1>("h00") @[CONTROL.scala 325:13]
                              io.is_V <= UInt<1>("h01") @[CONTROL.scala 326:13]
                              io.csr_reg_write <= UInt<1>("h00") @[CONTROL.scala 327:22]
                              io.vlcsr_reg_Write <= UInt<1>("h00") @[CONTROL.scala 328:24]
                              io.V_opeA <= UInt<1>("h00") @[CONTROL.scala 329:15]
                              io.V_opeB <= UInt<1>("h01") @[CONTROL.scala 330:15]
                              io.V_imm <= UInt<1>("h00") @[CONTROL.scala 331:14]
                              io.V_men_to_reg <= UInt<1>("h00") @[CONTROL.scala 332:21]
                              skip @[CONTROL.scala 313:53]
                            else : @[CONTROL.scala 335:72]
                              node _T_28 = eq(io.opcode, UInt<7>("h057")) @[CONTROL.scala 335:24]
                              node _T_29 = eq(io.fun3, UInt<3>("h04")) @[CONTROL.scala 335:44]
                              node _T_30 = and(_T_28, _T_29) @[CONTROL.scala 335:33]
                              node _T_31 = eq(io.fun6, UInt<2>("h02")) @[CONTROL.scala 335:63]
                              node _T_32 = and(_T_30, _T_31) @[CONTROL.scala 335:52]
                              when _T_32 : @[CONTROL.scala 335:72]
                                io.mem_write <= UInt<1>("h00") @[CONTROL.scala 336:18]
                                io.branch <= UInt<1>("h00") @[CONTROL.scala 337:15]
                                io.mem_read <= UInt<1>("h00") @[CONTROL.scala 338:17]
                                io.reg_write <= UInt<1>("h01") @[CONTROL.scala 339:18]
                                io.men_to_reg <= UInt<1>("h00") @[CONTROL.scala 340:19]
                                io.alu_operation <= UInt<3>("h04") @[CONTROL.scala 341:22]
                                io.operand_A <= UInt<1>("h00") @[CONTROL.scala 342:18]
                                io.operand_B <= UInt<1>("h00") @[CONTROL.scala 343:18]
                                io.extend <= UInt<1>("h00") @[CONTROL.scala 344:15]
                                io.next_pc_sel <= UInt<1>("h00") @[CONTROL.scala 345:20]
                                io.avl_ope <= UInt<1>("h00") @[CONTROL.scala 346:16]
                                io.is_I <= UInt<1>("h00") @[CONTROL.scala 347:13]
                                io.is_V <= UInt<1>("h01") @[CONTROL.scala 348:13]
                                io.csr_reg_write <= UInt<1>("h00") @[CONTROL.scala 349:22]
                                io.vlcsr_reg_Write <= UInt<1>("h00") @[CONTROL.scala 350:24]
                                io.V_opeA <= UInt<1>("h00") @[CONTROL.scala 351:15]
                                io.V_opeB <= UInt<1>("h01") @[CONTROL.scala 352:15]
                                io.V_imm <= UInt<1>("h00") @[CONTROL.scala 353:14]
                                io.V_men_to_reg <= UInt<1>("h00") @[CONTROL.scala 354:21]
                                skip @[CONTROL.scala 335:72]
                              else : @[CONTROL.scala 357:72]
                                node _T_33 = eq(io.opcode, UInt<7>("h057")) @[CONTROL.scala 357:24]
                                node _T_34 = eq(io.fun3, UInt<1>("h00")) @[CONTROL.scala 357:44]
                                node _T_35 = and(_T_33, _T_34) @[CONTROL.scala 357:33]
                                node _T_36 = eq(io.fun6, UInt<2>("h02")) @[CONTROL.scala 357:63]
                                node _T_37 = and(_T_35, _T_36) @[CONTROL.scala 357:52]
                                when _T_37 : @[CONTROL.scala 357:72]
                                  io.mem_write <= UInt<1>("h00") @[CONTROL.scala 358:18]
                                  io.branch <= UInt<1>("h00") @[CONTROL.scala 359:15]
                                  io.mem_read <= UInt<1>("h00") @[CONTROL.scala 360:17]
                                  io.reg_write <= UInt<1>("h01") @[CONTROL.scala 361:18]
                                  io.men_to_reg <= UInt<1>("h00") @[CONTROL.scala 362:19]
                                  io.alu_operation <= UInt<3>("h05") @[CONTROL.scala 363:22]
                                  io.operand_A <= UInt<1>("h00") @[CONTROL.scala 364:18]
                                  io.operand_B <= UInt<1>("h00") @[CONTROL.scala 365:18]
                                  io.extend <= UInt<1>("h00") @[CONTROL.scala 366:15]
                                  io.next_pc_sel <= UInt<1>("h00") @[CONTROL.scala 367:20]
                                  io.avl_ope <= UInt<1>("h00") @[CONTROL.scala 368:16]
                                  io.is_I <= UInt<1>("h00") @[CONTROL.scala 369:13]
                                  io.is_V <= UInt<1>("h01") @[CONTROL.scala 370:13]
                                  io.csr_reg_write <= UInt<1>("h00") @[CONTROL.scala 371:22]
                                  io.vlcsr_reg_Write <= UInt<1>("h00") @[CONTROL.scala 372:24]
                                  io.V_opeA <= UInt<1>("h01") @[CONTROL.scala 373:15]
                                  io.V_opeB <= UInt<1>("h01") @[CONTROL.scala 374:15]
                                  io.V_imm <= UInt<1>("h00") @[CONTROL.scala 375:14]
                                  io.V_men_to_reg <= UInt<1>("h00") @[CONTROL.scala 376:21]
                                  skip @[CONTROL.scala 357:72]
                                else : @[CONTROL.scala 379:73]
                                  node _T_38 = eq(io.opcode, UInt<7>("h057")) @[CONTROL.scala 379:24]
                                  node _T_39 = eq(io.fun3, UInt<3>("h04")) @[CONTROL.scala 379:44]
                                  node _T_40 = and(_T_38, _T_39) @[CONTROL.scala 379:33]
                                  node _T_41 = eq(io.fun6, UInt<5>("h017")) @[CONTROL.scala 379:63]
                                  node _T_42 = and(_T_40, _T_41) @[CONTROL.scala 379:52]
                                  when _T_42 : @[CONTROL.scala 379:73]
                                    io.mem_write <= UInt<1>("h00") @[CONTROL.scala 380:18]
                                    io.branch <= UInt<1>("h00") @[CONTROL.scala 381:15]
                                    io.mem_read <= UInt<1>("h00") @[CONTROL.scala 382:17]
                                    io.reg_write <= UInt<1>("h01") @[CONTROL.scala 383:18]
                                    io.men_to_reg <= UInt<1>("h00") @[CONTROL.scala 384:19]
                                    io.alu_operation <= UInt<3>("h06") @[CONTROL.scala 385:22]
                                    io.operand_A <= UInt<1>("h00") @[CONTROL.scala 386:18]
                                    io.operand_B <= UInt<1>("h00") @[CONTROL.scala 387:18]
                                    io.extend <= UInt<1>("h00") @[CONTROL.scala 388:15]
                                    io.next_pc_sel <= UInt<1>("h00") @[CONTROL.scala 389:20]
                                    io.avl_ope <= UInt<1>("h00") @[CONTROL.scala 390:16]
                                    io.is_I <= UInt<1>("h00") @[CONTROL.scala 391:13]
                                    io.is_V <= UInt<1>("h01") @[CONTROL.scala 392:13]
                                    io.csr_reg_write <= UInt<1>("h00") @[CONTROL.scala 393:22]
                                    io.vlcsr_reg_Write <= UInt<1>("h00") @[CONTROL.scala 394:24]
                                    io.V_opeA <= UInt<1>("h00") @[CONTROL.scala 395:15]
                                    io.V_opeB <= UInt<1>("h01") @[CONTROL.scala 396:15]
                                    io.V_imm <= UInt<1>("h00") @[CONTROL.scala 397:14]
                                    io.V_men_to_reg <= UInt<1>("h00") @[CONTROL.scala 398:21]
                                    skip @[CONTROL.scala 379:73]
                                  else : @[CONTROL.scala 401:73]
                                    node _T_43 = eq(io.opcode, UInt<7>("h057")) @[CONTROL.scala 401:24]
                                    node _T_44 = eq(io.fun3, UInt<2>("h03")) @[CONTROL.scala 401:44]
                                    node _T_45 = and(_T_43, _T_44) @[CONTROL.scala 401:33]
                                    node _T_46 = eq(io.fun6, UInt<5>("h017")) @[CONTROL.scala 401:63]
                                    node _T_47 = and(_T_45, _T_46) @[CONTROL.scala 401:52]
                                    when _T_47 : @[CONTROL.scala 401:73]
                                      io.mem_write <= UInt<1>("h00") @[CONTROL.scala 402:18]
                                      io.branch <= UInt<1>("h00") @[CONTROL.scala 403:15]
                                      io.mem_read <= UInt<1>("h00") @[CONTROL.scala 404:17]
                                      io.reg_write <= UInt<1>("h01") @[CONTROL.scala 405:18]
                                      io.men_to_reg <= UInt<1>("h00") @[CONTROL.scala 406:19]
                                      io.alu_operation <= UInt<3>("h07") @[CONTROL.scala 407:22]
                                      io.operand_A <= UInt<1>("h00") @[CONTROL.scala 408:18]
                                      io.operand_B <= UInt<1>("h00") @[CONTROL.scala 409:18]
                                      io.extend <= UInt<1>("h00") @[CONTROL.scala 410:15]
                                      io.next_pc_sel <= UInt<1>("h00") @[CONTROL.scala 411:20]
                                      io.avl_ope <= UInt<1>("h00") @[CONTROL.scala 412:16]
                                      io.is_I <= UInt<1>("h00") @[CONTROL.scala 413:13]
                                      io.is_V <= UInt<1>("h01") @[CONTROL.scala 414:13]
                                      io.csr_reg_write <= UInt<1>("h00") @[CONTROL.scala 415:22]
                                      io.vlcsr_reg_Write <= UInt<1>("h00") @[CONTROL.scala 416:24]
                                      io.V_opeA <= UInt<1>("h00") @[CONTROL.scala 417:15]
                                      io.V_opeB <= UInt<1>("h00") @[CONTROL.scala 418:15]
                                      io.V_imm <= UInt<1>("h01") @[CONTROL.scala 419:14]
                                      io.V_men_to_reg <= UInt<1>("h00") @[CONTROL.scala 420:21]
                                      skip @[CONTROL.scala 401:73]
                                    else : @[CONTROL.scala 423:73]
                                      node _T_48 = eq(io.opcode, UInt<7>("h057")) @[CONTROL.scala 423:24]
                                      node _T_49 = eq(io.fun3, UInt<1>("h00")) @[CONTROL.scala 423:44]
                                      node _T_50 = and(_T_48, _T_49) @[CONTROL.scala 423:33]
                                      node _T_51 = eq(io.fun6, UInt<5>("h017")) @[CONTROL.scala 423:63]
                                      node _T_52 = and(_T_50, _T_51) @[CONTROL.scala 423:52]
                                      when _T_52 : @[CONTROL.scala 423:73]
                                        io.mem_write <= UInt<1>("h00") @[CONTROL.scala 424:18]
                                        io.branch <= UInt<1>("h00") @[CONTROL.scala 425:15]
                                        io.mem_read <= UInt<1>("h00") @[CONTROL.scala 426:17]
                                        io.reg_write <= UInt<1>("h01") @[CONTROL.scala 427:18]
                                        io.men_to_reg <= UInt<1>("h00") @[CONTROL.scala 428:19]
                                        io.alu_operation <= UInt<4>("h08") @[CONTROL.scala 429:22]
                                        io.operand_A <= UInt<1>("h00") @[CONTROL.scala 430:18]
                                        io.operand_B <= UInt<1>("h00") @[CONTROL.scala 431:18]
                                        io.extend <= UInt<1>("h00") @[CONTROL.scala 432:15]
                                        io.next_pc_sel <= UInt<1>("h00") @[CONTROL.scala 433:20]
                                        io.avl_ope <= UInt<1>("h00") @[CONTROL.scala 434:16]
                                        io.is_I <= UInt<1>("h00") @[CONTROL.scala 435:13]
                                        io.is_V <= UInt<1>("h01") @[CONTROL.scala 436:13]
                                        io.csr_reg_write <= UInt<1>("h00") @[CONTROL.scala 437:22]
                                        io.vlcsr_reg_Write <= UInt<1>("h00") @[CONTROL.scala 438:24]
                                        io.V_opeA <= UInt<1>("h01") @[CONTROL.scala 439:15]
                                        io.V_opeB <= UInt<1>("h00") @[CONTROL.scala 440:15]
                                        io.V_imm <= UInt<1>("h00") @[CONTROL.scala 441:14]
                                        io.V_men_to_reg <= UInt<1>("h00") @[CONTROL.scala 442:21]
                                        skip @[CONTROL.scala 423:73]
                                      else : @[CONTROL.scala 445:72]
                                        node _T_53 = eq(io.opcode, UInt<7>("h057")) @[CONTROL.scala 445:24]
                                        node _T_54 = eq(io.fun3, UInt<2>("h03")) @[CONTROL.scala 445:44]
                                        node _T_55 = and(_T_53, _T_54) @[CONTROL.scala 445:33]
                                        node _T_56 = eq(io.fun6, UInt<4>("h09")) @[CONTROL.scala 445:63]
                                        node _T_57 = and(_T_55, _T_56) @[CONTROL.scala 445:52]
                                        when _T_57 : @[CONTROL.scala 445:72]
                                          io.mem_write <= UInt<1>("h00") @[CONTROL.scala 446:18]
                                          io.branch <= UInt<1>("h00") @[CONTROL.scala 447:15]
                                          io.mem_read <= UInt<1>("h00") @[CONTROL.scala 448:17]
                                          io.reg_write <= UInt<1>("h01") @[CONTROL.scala 449:18]
                                          io.men_to_reg <= UInt<1>("h00") @[CONTROL.scala 450:19]
                                          io.alu_operation <= UInt<4>("h09") @[CONTROL.scala 451:22]
                                          io.operand_A <= UInt<1>("h00") @[CONTROL.scala 452:18]
                                          io.operand_B <= UInt<1>("h00") @[CONTROL.scala 453:18]
                                          io.extend <= UInt<1>("h00") @[CONTROL.scala 454:15]
                                          io.next_pc_sel <= UInt<1>("h00") @[CONTROL.scala 455:20]
                                          io.avl_ope <= UInt<1>("h00") @[CONTROL.scala 456:16]
                                          io.is_I <= UInt<1>("h00") @[CONTROL.scala 457:13]
                                          io.is_V <= UInt<1>("h01") @[CONTROL.scala 458:13]
                                          io.csr_reg_write <= UInt<1>("h00") @[CONTROL.scala 459:22]
                                          io.vlcsr_reg_Write <= UInt<1>("h00") @[CONTROL.scala 460:24]
                                          io.V_opeA <= UInt<1>("h00") @[CONTROL.scala 461:15]
                                          io.V_opeB <= UInt<1>("h01") @[CONTROL.scala 462:15]
                                          io.V_imm <= UInt<1>("h01") @[CONTROL.scala 463:14]
                                          io.V_men_to_reg <= UInt<1>("h00") @[CONTROL.scala 464:21]
                                          skip @[CONTROL.scala 445:72]
                                        else : @[CONTROL.scala 467:72]
                                          node _T_58 = eq(io.opcode, UInt<7>("h057")) @[CONTROL.scala 467:24]
                                          node _T_59 = eq(io.fun3, UInt<3>("h04")) @[CONTROL.scala 467:44]
                                          node _T_60 = and(_T_58, _T_59) @[CONTROL.scala 467:33]
                                          node _T_61 = eq(io.fun6, UInt<4>("h09")) @[CONTROL.scala 467:63]
                                          node _T_62 = and(_T_60, _T_61) @[CONTROL.scala 467:52]
                                          when _T_62 : @[CONTROL.scala 467:72]
                                            io.mem_write <= UInt<1>("h00") @[CONTROL.scala 468:18]
                                            io.branch <= UInt<1>("h00") @[CONTROL.scala 469:15]
                                            io.mem_read <= UInt<1>("h00") @[CONTROL.scala 470:17]
                                            io.reg_write <= UInt<1>("h01") @[CONTROL.scala 471:18]
                                            io.men_to_reg <= UInt<1>("h00") @[CONTROL.scala 472:19]
                                            io.alu_operation <= UInt<4>("h0a") @[CONTROL.scala 473:22]
                                            io.operand_A <= UInt<1>("h00") @[CONTROL.scala 474:18]
                                            io.operand_B <= UInt<1>("h00") @[CONTROL.scala 475:18]
                                            io.extend <= UInt<1>("h00") @[CONTROL.scala 476:15]
                                            io.next_pc_sel <= UInt<1>("h00") @[CONTROL.scala 477:20]
                                            io.avl_ope <= UInt<1>("h00") @[CONTROL.scala 478:16]
                                            io.is_I <= UInt<1>("h00") @[CONTROL.scala 479:13]
                                            io.is_V <= UInt<1>("h01") @[CONTROL.scala 480:13]
                                            io.csr_reg_write <= UInt<1>("h00") @[CONTROL.scala 481:22]
                                            io.vlcsr_reg_Write <= UInt<1>("h00") @[CONTROL.scala 482:24]
                                            io.V_opeA <= UInt<1>("h00") @[CONTROL.scala 483:15]
                                            io.V_opeB <= UInt<1>("h01") @[CONTROL.scala 484:15]
                                            io.V_imm <= UInt<1>("h00") @[CONTROL.scala 485:14]
                                            io.V_men_to_reg <= UInt<1>("h00") @[CONTROL.scala 486:21]
                                            skip @[CONTROL.scala 467:72]
                                          else : @[CONTROL.scala 489:72]
                                            node _T_63 = eq(io.opcode, UInt<7>("h057")) @[CONTROL.scala 489:24]
                                            node _T_64 = eq(io.fun3, UInt<1>("h00")) @[CONTROL.scala 489:44]
                                            node _T_65 = and(_T_63, _T_64) @[CONTROL.scala 489:33]
                                            node _T_66 = eq(io.fun6, UInt<4>("h09")) @[CONTROL.scala 489:63]
                                            node _T_67 = and(_T_65, _T_66) @[CONTROL.scala 489:52]
                                            when _T_67 : @[CONTROL.scala 489:72]
                                              io.mem_write <= UInt<1>("h00") @[CONTROL.scala 490:18]
                                              io.branch <= UInt<1>("h00") @[CONTROL.scala 491:15]
                                              io.mem_read <= UInt<1>("h00") @[CONTROL.scala 492:17]
                                              io.reg_write <= UInt<1>("h01") @[CONTROL.scala 493:18]
                                              io.men_to_reg <= UInt<1>("h00") @[CONTROL.scala 494:19]
                                              io.alu_operation <= UInt<4>("h0b") @[CONTROL.scala 495:22]
                                              io.operand_A <= UInt<1>("h00") @[CONTROL.scala 496:18]
                                              io.operand_B <= UInt<1>("h00") @[CONTROL.scala 497:18]
                                              io.extend <= UInt<1>("h00") @[CONTROL.scala 498:15]
                                              io.next_pc_sel <= UInt<1>("h00") @[CONTROL.scala 499:20]
                                              io.avl_ope <= UInt<1>("h00") @[CONTROL.scala 500:16]
                                              io.is_I <= UInt<1>("h00") @[CONTROL.scala 501:13]
                                              io.is_V <= UInt<1>("h01") @[CONTROL.scala 502:13]
                                              io.csr_reg_write <= UInt<1>("h00") @[CONTROL.scala 503:22]
                                              io.vlcsr_reg_Write <= UInt<1>("h00") @[CONTROL.scala 504:24]
                                              io.V_opeA <= UInt<1>("h01") @[CONTROL.scala 505:15]
                                              io.V_opeB <= UInt<1>("h01") @[CONTROL.scala 506:15]
                                              io.V_imm <= UInt<1>("h00") @[CONTROL.scala 507:14]
                                              io.V_men_to_reg <= UInt<1>("h00") @[CONTROL.scala 508:21]
                                              skip @[CONTROL.scala 489:72]
                                            else : @[CONTROL.scala 511:73]
                                              node _T_68 = eq(io.opcode, UInt<7>("h057")) @[CONTROL.scala 511:24]
                                              node _T_69 = eq(io.fun3, UInt<2>("h03")) @[CONTROL.scala 511:44]
                                              node _T_70 = and(_T_68, _T_69) @[CONTROL.scala 511:33]
                                              node _T_71 = eq(io.fun6, UInt<4>("h0a")) @[CONTROL.scala 511:63]
                                              node _T_72 = and(_T_70, _T_71) @[CONTROL.scala 511:52]
                                              when _T_72 : @[CONTROL.scala 511:73]
                                                io.mem_write <= UInt<1>("h00") @[CONTROL.scala 512:18]
                                                io.branch <= UInt<1>("h00") @[CONTROL.scala 513:15]
                                                io.mem_read <= UInt<1>("h00") @[CONTROL.scala 514:17]
                                                io.reg_write <= UInt<1>("h01") @[CONTROL.scala 515:18]
                                                io.men_to_reg <= UInt<1>("h00") @[CONTROL.scala 516:19]
                                                io.alu_operation <= UInt<4>("h0c") @[CONTROL.scala 517:22]
                                                io.operand_A <= UInt<1>("h00") @[CONTROL.scala 518:18]
                                                io.operand_B <= UInt<1>("h00") @[CONTROL.scala 519:18]
                                                io.extend <= UInt<1>("h00") @[CONTROL.scala 520:15]
                                                io.next_pc_sel <= UInt<1>("h00") @[CONTROL.scala 521:20]
                                                io.avl_ope <= UInt<1>("h00") @[CONTROL.scala 522:16]
                                                io.is_I <= UInt<1>("h00") @[CONTROL.scala 523:13]
                                                io.is_V <= UInt<1>("h01") @[CONTROL.scala 524:13]
                                                io.csr_reg_write <= UInt<1>("h00") @[CONTROL.scala 525:22]
                                                io.vlcsr_reg_Write <= UInt<1>("h00") @[CONTROL.scala 526:24]
                                                io.V_opeA <= UInt<1>("h00") @[CONTROL.scala 527:15]
                                                io.V_opeB <= UInt<1>("h01") @[CONTROL.scala 528:15]
                                                io.V_imm <= UInt<1>("h01") @[CONTROL.scala 529:14]
                                                io.V_men_to_reg <= UInt<1>("h00") @[CONTROL.scala 530:21]
                                                skip @[CONTROL.scala 511:73]
                                              else : @[CONTROL.scala 533:73]
                                                node _T_73 = eq(io.opcode, UInt<7>("h057")) @[CONTROL.scala 533:24]
                                                node _T_74 = eq(io.fun3, UInt<3>("h04")) @[CONTROL.scala 533:44]
                                                node _T_75 = and(_T_73, _T_74) @[CONTROL.scala 533:33]
                                                node _T_76 = eq(io.fun6, UInt<4>("h0a")) @[CONTROL.scala 533:63]
                                                node _T_77 = and(_T_75, _T_76) @[CONTROL.scala 533:52]
                                                when _T_77 : @[CONTROL.scala 533:73]
                                                  io.mem_write <= UInt<1>("h00") @[CONTROL.scala 534:18]
                                                  io.branch <= UInt<1>("h00") @[CONTROL.scala 535:15]
                                                  io.mem_read <= UInt<1>("h00") @[CONTROL.scala 536:17]
                                                  io.reg_write <= UInt<1>("h01") @[CONTROL.scala 537:18]
                                                  io.men_to_reg <= UInt<1>("h00") @[CONTROL.scala 538:19]
                                                  io.alu_operation <= UInt<4>("h0d") @[CONTROL.scala 539:22]
                                                  io.operand_A <= UInt<1>("h00") @[CONTROL.scala 540:18]
                                                  io.operand_B <= UInt<1>("h00") @[CONTROL.scala 541:18]
                                                  io.extend <= UInt<1>("h00") @[CONTROL.scala 542:15]
                                                  io.next_pc_sel <= UInt<1>("h00") @[CONTROL.scala 543:20]
                                                  io.avl_ope <= UInt<1>("h00") @[CONTROL.scala 544:16]
                                                  io.is_I <= UInt<1>("h00") @[CONTROL.scala 545:13]
                                                  io.is_V <= UInt<1>("h01") @[CONTROL.scala 546:13]
                                                  io.csr_reg_write <= UInt<1>("h00") @[CONTROL.scala 547:22]
                                                  io.vlcsr_reg_Write <= UInt<1>("h00") @[CONTROL.scala 548:24]
                                                  io.V_opeA <= UInt<1>("h00") @[CONTROL.scala 549:15]
                                                  io.V_opeB <= UInt<1>("h01") @[CONTROL.scala 550:15]
                                                  io.V_imm <= UInt<1>("h00") @[CONTROL.scala 551:14]
                                                  io.V_men_to_reg <= UInt<1>("h00") @[CONTROL.scala 552:21]
                                                  skip @[CONTROL.scala 533:73]
                                                else : @[CONTROL.scala 555:73]
                                                  node _T_78 = eq(io.opcode, UInt<7>("h057")) @[CONTROL.scala 555:24]
                                                  node _T_79 = eq(io.fun3, UInt<1>("h00")) @[CONTROL.scala 555:44]
                                                  node _T_80 = and(_T_78, _T_79) @[CONTROL.scala 555:33]
                                                  node _T_81 = eq(io.fun6, UInt<4>("h0a")) @[CONTROL.scala 555:63]
                                                  node _T_82 = and(_T_80, _T_81) @[CONTROL.scala 555:52]
                                                  when _T_82 : @[CONTROL.scala 555:73]
                                                    io.mem_write <= UInt<1>("h00") @[CONTROL.scala 556:18]
                                                    io.branch <= UInt<1>("h00") @[CONTROL.scala 557:15]
                                                    io.mem_read <= UInt<1>("h00") @[CONTROL.scala 558:17]
                                                    io.reg_write <= UInt<1>("h01") @[CONTROL.scala 559:18]
                                                    io.men_to_reg <= UInt<1>("h00") @[CONTROL.scala 560:19]
                                                    io.alu_operation <= UInt<4>("h0e") @[CONTROL.scala 561:22]
                                                    io.operand_A <= UInt<1>("h00") @[CONTROL.scala 562:18]
                                                    io.operand_B <= UInt<1>("h00") @[CONTROL.scala 563:18]
                                                    io.extend <= UInt<1>("h00") @[CONTROL.scala 564:15]
                                                    io.next_pc_sel <= UInt<1>("h00") @[CONTROL.scala 565:20]
                                                    io.avl_ope <= UInt<1>("h00") @[CONTROL.scala 566:16]
                                                    io.is_I <= UInt<1>("h00") @[CONTROL.scala 567:13]
                                                    io.is_V <= UInt<1>("h01") @[CONTROL.scala 568:13]
                                                    io.csr_reg_write <= UInt<1>("h00") @[CONTROL.scala 569:22]
                                                    io.vlcsr_reg_Write <= UInt<1>("h00") @[CONTROL.scala 570:24]
                                                    io.V_opeA <= UInt<1>("h01") @[CONTROL.scala 571:15]
                                                    io.V_opeB <= UInt<1>("h01") @[CONTROL.scala 572:15]
                                                    io.V_imm <= UInt<1>("h00") @[CONTROL.scala 573:14]
                                                    io.V_men_to_reg <= UInt<1>("h00") @[CONTROL.scala 574:21]
                                                    skip @[CONTROL.scala 555:73]
                                                  else : @[CONTROL.scala 577:73]
                                                    node _T_83 = eq(io.opcode, UInt<7>("h057")) @[CONTROL.scala 577:24]
                                                    node _T_84 = eq(io.fun3, UInt<2>("h03")) @[CONTROL.scala 577:44]
                                                    node _T_85 = and(_T_83, _T_84) @[CONTROL.scala 577:33]
                                                    node _T_86 = eq(io.fun6, UInt<4>("h0b")) @[CONTROL.scala 577:63]
                                                    node _T_87 = and(_T_85, _T_86) @[CONTROL.scala 577:52]
                                                    when _T_87 : @[CONTROL.scala 577:73]
                                                      io.mem_write <= UInt<1>("h00") @[CONTROL.scala 578:18]
                                                      io.branch <= UInt<1>("h00") @[CONTROL.scala 579:15]
                                                      io.mem_read <= UInt<1>("h00") @[CONTROL.scala 580:17]
                                                      io.reg_write <= UInt<1>("h01") @[CONTROL.scala 581:18]
                                                      io.men_to_reg <= UInt<1>("h00") @[CONTROL.scala 582:19]
                                                      io.alu_operation <= UInt<4>("h0f") @[CONTROL.scala 583:22]
                                                      io.operand_A <= UInt<1>("h00") @[CONTROL.scala 584:18]
                                                      io.operand_B <= UInt<1>("h00") @[CONTROL.scala 585:18]
                                                      io.extend <= UInt<1>("h00") @[CONTROL.scala 586:15]
                                                      io.next_pc_sel <= UInt<1>("h00") @[CONTROL.scala 587:20]
                                                      io.avl_ope <= UInt<1>("h00") @[CONTROL.scala 588:16]
                                                      io.is_I <= UInt<1>("h00") @[CONTROL.scala 589:13]
                                                      io.is_V <= UInt<1>("h01") @[CONTROL.scala 590:13]
                                                      io.csr_reg_write <= UInt<1>("h00") @[CONTROL.scala 591:22]
                                                      io.vlcsr_reg_Write <= UInt<1>("h00") @[CONTROL.scala 592:24]
                                                      io.V_opeA <= UInt<1>("h00") @[CONTROL.scala 593:15]
                                                      io.V_opeB <= UInt<1>("h01") @[CONTROL.scala 594:15]
                                                      io.V_imm <= UInt<1>("h01") @[CONTROL.scala 595:14]
                                                      io.V_men_to_reg <= UInt<1>("h00") @[CONTROL.scala 596:21]
                                                      skip @[CONTROL.scala 577:73]
                                                    else : @[CONTROL.scala 599:73]
                                                      node _T_88 = eq(io.opcode, UInt<7>("h057")) @[CONTROL.scala 599:24]
                                                      node _T_89 = eq(io.fun3, UInt<3>("h04")) @[CONTROL.scala 599:44]
                                                      node _T_90 = and(_T_88, _T_89) @[CONTROL.scala 599:33]
                                                      node _T_91 = eq(io.fun6, UInt<4>("h0b")) @[CONTROL.scala 599:63]
                                                      node _T_92 = and(_T_90, _T_91) @[CONTROL.scala 599:52]
                                                      when _T_92 : @[CONTROL.scala 599:73]
                                                        io.mem_write <= UInt<1>("h00") @[CONTROL.scala 600:18]
                                                        io.branch <= UInt<1>("h00") @[CONTROL.scala 601:15]
                                                        io.mem_read <= UInt<1>("h00") @[CONTROL.scala 602:17]
                                                        io.reg_write <= UInt<1>("h01") @[CONTROL.scala 603:18]
                                                        io.men_to_reg <= UInt<1>("h00") @[CONTROL.scala 604:19]
                                                        io.alu_operation <= UInt<5>("h010") @[CONTROL.scala 605:22]
                                                        io.operand_A <= UInt<1>("h00") @[CONTROL.scala 606:18]
                                                        io.operand_B <= UInt<1>("h00") @[CONTROL.scala 607:18]
                                                        io.extend <= UInt<1>("h00") @[CONTROL.scala 608:15]
                                                        io.next_pc_sel <= UInt<1>("h00") @[CONTROL.scala 609:20]
                                                        io.avl_ope <= UInt<1>("h00") @[CONTROL.scala 610:16]
                                                        io.is_I <= UInt<1>("h00") @[CONTROL.scala 611:13]
                                                        io.is_V <= UInt<1>("h01") @[CONTROL.scala 612:13]
                                                        io.csr_reg_write <= UInt<1>("h00") @[CONTROL.scala 613:22]
                                                        io.vlcsr_reg_Write <= UInt<1>("h00") @[CONTROL.scala 614:24]
                                                        io.V_opeA <= UInt<1>("h00") @[CONTROL.scala 615:15]
                                                        io.V_opeB <= UInt<1>("h01") @[CONTROL.scala 616:15]
                                                        io.V_imm <= UInt<1>("h00") @[CONTROL.scala 617:14]
                                                        io.V_men_to_reg <= UInt<1>("h00") @[CONTROL.scala 618:21]
                                                        skip @[CONTROL.scala 599:73]
                                                      else : @[CONTROL.scala 621:73]
                                                        node _T_93 = eq(io.opcode, UInt<7>("h057")) @[CONTROL.scala 621:24]
                                                        node _T_94 = eq(io.fun3, UInt<1>("h00")) @[CONTROL.scala 621:44]
                                                        node _T_95 = and(_T_93, _T_94) @[CONTROL.scala 621:33]
                                                        node _T_96 = eq(io.fun6, UInt<4>("h0b")) @[CONTROL.scala 621:63]
                                                        node _T_97 = and(_T_95, _T_96) @[CONTROL.scala 621:52]
                                                        when _T_97 : @[CONTROL.scala 621:73]
                                                          io.mem_write <= UInt<1>("h00") @[CONTROL.scala 622:18]
                                                          io.branch <= UInt<1>("h00") @[CONTROL.scala 623:15]
                                                          io.mem_read <= UInt<1>("h00") @[CONTROL.scala 624:17]
                                                          io.reg_write <= UInt<1>("h01") @[CONTROL.scala 625:18]
                                                          io.men_to_reg <= UInt<1>("h00") @[CONTROL.scala 626:19]
                                                          io.alu_operation <= UInt<5>("h011") @[CONTROL.scala 627:22]
                                                          io.operand_A <= UInt<1>("h00") @[CONTROL.scala 628:18]
                                                          io.operand_B <= UInt<1>("h00") @[CONTROL.scala 629:18]
                                                          io.extend <= UInt<1>("h00") @[CONTROL.scala 630:15]
                                                          io.next_pc_sel <= UInt<1>("h00") @[CONTROL.scala 631:20]
                                                          io.avl_ope <= UInt<1>("h00") @[CONTROL.scala 632:16]
                                                          io.is_I <= UInt<1>("h00") @[CONTROL.scala 633:13]
                                                          io.is_V <= UInt<1>("h01") @[CONTROL.scala 634:13]
                                                          io.csr_reg_write <= UInt<1>("h00") @[CONTROL.scala 635:22]
                                                          io.vlcsr_reg_Write <= UInt<1>("h00") @[CONTROL.scala 636:24]
                                                          io.V_opeA <= UInt<1>("h01") @[CONTROL.scala 637:15]
                                                          io.V_opeB <= UInt<1>("h01") @[CONTROL.scala 638:15]
                                                          io.V_imm <= UInt<1>("h00") @[CONTROL.scala 639:14]
                                                          io.V_men_to_reg <= UInt<1>("h00") @[CONTROL.scala 640:21]
                                                          skip @[CONTROL.scala 621:73]
                                                        else : @[CONTROL.scala 643:13]
                                                          io.mem_write <= UInt<1>("h00") @[CONTROL.scala 644:18]
                                                          io.branch <= UInt<1>("h00") @[CONTROL.scala 645:15]
                                                          io.mem_read <= UInt<1>("h00") @[CONTROL.scala 646:17]
                                                          io.reg_write <= UInt<1>("h00") @[CONTROL.scala 647:18]
                                                          io.men_to_reg <= UInt<1>("h00") @[CONTROL.scala 648:19]
                                                          io.alu_operation <= UInt<1>("h00") @[CONTROL.scala 649:22]
                                                          io.operand_A <= UInt<1>("h00") @[CONTROL.scala 650:18]
                                                          io.operand_B <= UInt<1>("h00") @[CONTROL.scala 651:18]
                                                          io.extend <= UInt<1>("h00") @[CONTROL.scala 652:15]
                                                          io.next_pc_sel <= UInt<1>("h00") @[CONTROL.scala 653:20]
                                                          io.avl_ope <= UInt<1>("h00") @[CONTROL.scala 654:16]
                                                          io.is_I <= UInt<1>("h00") @[CONTROL.scala 655:13]
                                                          io.is_V <= UInt<1>("h00") @[CONTROL.scala 656:13]
                                                          io.csr_reg_write <= UInt<1>("h00") @[CONTROL.scala 657:22]
                                                          io.vlcsr_reg_Write <= UInt<1>("h00") @[CONTROL.scala 658:24]
                                                          io.V_opeA <= UInt<1>("h00") @[CONTROL.scala 659:15]
                                                          io.V_opeB <= UInt<1>("h00") @[CONTROL.scala 660:15]
                                                          io.V_imm <= UInt<1>("h00") @[CONTROL.scala 661:14]
                                                          io.V_men_to_reg <= UInt<1>("h00") @[CONTROL.scala 662:21]
                                                          skip @[CONTROL.scala 643:13]
    
  module Immde : 
    input clock : Clock
    input reset : Reset
    output io : {flip instr : UInt<32>, flip pc : UInt<32>, flip I_instruction : UInt<1>, flip V_instruction : UInt<1>, I_type : SInt<32>, S_type : SInt<32>, SB_type : SInt<32>, U_type : SInt<32>, UJ_type : SInt<32>, V_I_type : SInt<64>}
    
    node _T = eq(io.I_instruction, UInt<1>("h01")) @[IMMEDIATE.scala 21:24]
    when _T : @[IMMEDIATE.scala 21:33]
      node _io_I_type_T = bits(io.instr, 31, 31) @[IMMEDIATE.scala 22:39]
      node _io_I_type_T_1 = bits(_io_I_type_T, 0, 0) @[Bitwise.scala 72:15]
      node io_I_type_hi = mux(_io_I_type_T_1, UInt<20>("h0fffff"), UInt<20>("h00")) @[Bitwise.scala 72:12]
      node io_I_type_lo = bits(io.instr, 31, 20) @[IMMEDIATE.scala 22:54]
      node _io_I_type_T_2 = cat(io_I_type_hi, io_I_type_lo) @[Cat.scala 30:58]
      node _io_I_type_T_3 = asSInt(_io_I_type_T_2) @[IMMEDIATE.scala 22:63]
      io.I_type <= _io_I_type_T_3 @[IMMEDIATE.scala 22:15]
      node _io_S_type_T = bits(io.instr, 31, 31) @[IMMEDIATE.scala 24:39]
      node _io_S_type_T_1 = bits(_io_S_type_T, 0, 0) @[Bitwise.scala 72:15]
      node io_S_type_hi_hi = mux(_io_S_type_T_1, UInt<20>("h0fffff"), UInt<20>("h00")) @[Bitwise.scala 72:12]
      node io_S_type_hi_lo = bits(io.instr, 31, 25) @[IMMEDIATE.scala 24:54]
      node io_S_type_lo = bits(io.instr, 11, 7) @[IMMEDIATE.scala 24:71]
      node io_S_type_hi = cat(io_S_type_hi_hi, io_S_type_hi_lo) @[Cat.scala 30:58]
      node _io_S_type_T_2 = cat(io_S_type_hi, io_S_type_lo) @[Cat.scala 30:58]
      node _io_S_type_T_3 = asSInt(_io_S_type_T_2) @[IMMEDIATE.scala 24:79]
      io.S_type <= _io_S_type_T_3 @[IMMEDIATE.scala 24:15]
      node _a_T = bits(io.instr, 31, 31) @[IMMEDIATE.scala 26:34]
      node _a_T_1 = bits(_a_T, 0, 0) @[Bitwise.scala 72:15]
      node a_hi_hi_hi = mux(_a_T_1, UInt<19>("h07ffff"), UInt<19>("h00")) @[Bitwise.scala 72:12]
      node a_hi_hi_lo = bits(io.instr, 31, 31) @[IMMEDIATE.scala 26:49]
      node a_hi_lo = bits(io.instr, 7, 7) @[IMMEDIATE.scala 26:63]
      node a_lo_hi_hi = bits(io.instr, 30, 25) @[IMMEDIATE.scala 26:76]
      node a_lo_hi_lo = bits(io.instr, 11, 8) @[IMMEDIATE.scala 26:93]
      node a_lo_hi = cat(a_lo_hi_hi, a_lo_hi_lo) @[Cat.scala 30:58]
      node a_lo = cat(a_lo_hi, UInt<1>("h00")) @[Cat.scala 30:58]
      node a_hi_hi = cat(a_hi_hi_hi, a_hi_hi_lo) @[Cat.scala 30:58]
      node a_hi = cat(a_hi_hi, a_hi_lo) @[Cat.scala 30:58]
      node _a_T_2 = cat(a_hi, a_lo) @[Cat.scala 30:58]
      node a = asSInt(_a_T_2) @[IMMEDIATE.scala 26:106]
      node _io_SB_type_T = asSInt(io.pc) @[IMMEDIATE.scala 27:29]
      node _io_SB_type_T_1 = add(a, _io_SB_type_T) @[IMMEDIATE.scala 27:21]
      node _io_SB_type_T_2 = tail(_io_SB_type_T_1, 1) @[IMMEDIATE.scala 27:21]
      node _io_SB_type_T_3 = asSInt(_io_SB_type_T_2) @[IMMEDIATE.scala 27:21]
      io.SB_type <= _io_SB_type_T_3 @[IMMEDIATE.scala 27:16]
      node io_U_type_hi = bits(io.instr, 31, 12) @[IMMEDIATE.scala 29:30]
      node io_U_type_lo = mux(UInt<1>("h00"), UInt<12>("h0fff"), UInt<12>("h00")) @[Bitwise.scala 72:12]
      node _io_U_type_T = cat(io_U_type_hi, io_U_type_lo) @[Cat.scala 30:58]
      node _io_U_type_T_1 = asSInt(_io_U_type_T) @[IMMEDIATE.scala 29:57]
      io.U_type <= _io_U_type_T_1 @[IMMEDIATE.scala 29:15]
      node _b_T = bits(io.instr, 31, 31) @[IMMEDIATE.scala 31:34]
      node _b_T_1 = bits(_b_T, 0, 0) @[Bitwise.scala 72:15]
      node b_hi_hi_hi = mux(_b_T_1, UInt<11>("h07ff"), UInt<11>("h00")) @[Bitwise.scala 72:12]
      node b_hi_hi_lo = bits(io.instr, 31, 31) @[IMMEDIATE.scala 31:49]
      node b_hi_lo = bits(io.instr, 19, 12) @[IMMEDIATE.scala 31:63]
      node b_lo_hi_hi = bits(io.instr, 20, 20) @[IMMEDIATE.scala 31:80]
      node b_lo_hi_lo = bits(io.instr, 30, 21) @[IMMEDIATE.scala 31:94]
      node b_lo_hi = cat(b_lo_hi_hi, b_lo_hi_lo) @[Cat.scala 30:58]
      node b_lo = cat(b_lo_hi, UInt<1>("h00")) @[Cat.scala 30:58]
      node b_hi_hi = cat(b_hi_hi_hi, b_hi_hi_lo) @[Cat.scala 30:58]
      node b_hi = cat(b_hi_hi, b_hi_lo) @[Cat.scala 30:58]
      node _b_T_2 = cat(b_hi, b_lo) @[Cat.scala 30:58]
      node b = asSInt(_b_T_2) @[IMMEDIATE.scala 31:108]
      node _io_UJ_type_T = asSInt(io.pc) @[IMMEDIATE.scala 32:29]
      node _io_UJ_type_T_1 = add(b, _io_UJ_type_T) @[IMMEDIATE.scala 32:21]
      node _io_UJ_type_T_2 = tail(_io_UJ_type_T_1, 1) @[IMMEDIATE.scala 32:21]
      node _io_UJ_type_T_3 = asSInt(_io_UJ_type_T_2) @[IMMEDIATE.scala 32:21]
      io.UJ_type <= _io_UJ_type_T_3 @[IMMEDIATE.scala 32:16]
      io.V_I_type <= asSInt(UInt<1>("h00")) @[IMMEDIATE.scala 34:17]
      skip @[IMMEDIATE.scala 21:33]
    else : @[IMMEDIATE.scala 36:39]
      node _T_1 = eq(io.V_instruction, UInt<1>("h01")) @[IMMEDIATE.scala 36:30]
      when _T_1 : @[IMMEDIATE.scala 36:39]
        io.I_type <= asSInt(UInt<1>("h00")) @[IMMEDIATE.scala 37:15]
        io.S_type <= asSInt(UInt<1>("h00")) @[IMMEDIATE.scala 38:15]
        io.SB_type <= asSInt(UInt<1>("h00")) @[IMMEDIATE.scala 39:16]
        io.U_type <= asSInt(UInt<1>("h00")) @[IMMEDIATE.scala 40:15]
        io.UJ_type <= asSInt(UInt<1>("h00")) @[IMMEDIATE.scala 41:16]
        node io_V_I_type_hi = mux(UInt<1>("h00"), UInt<59>("h07ffffffffffffff"), UInt<59>("h00")) @[Bitwise.scala 72:12]
        node io_V_I_type_lo = bits(io.instr, 19, 15) @[IMMEDIATE.scala 42:47]
        node _io_V_I_type_T = cat(io_V_I_type_hi, io_V_I_type_lo) @[Cat.scala 30:58]
        node _io_V_I_type_T_1 = asSInt(_io_V_I_type_T) @[IMMEDIATE.scala 42:57]
        io.V_I_type <= _io_V_I_type_T_1 @[IMMEDIATE.scala 42:17]
        skip @[IMMEDIATE.scala 36:39]
      else : @[IMMEDIATE.scala 44:13]
        io.I_type <= asSInt(UInt<1>("h00")) @[IMMEDIATE.scala 45:15]
        io.S_type <= asSInt(UInt<1>("h00")) @[IMMEDIATE.scala 46:15]
        io.SB_type <= asSInt(UInt<1>("h00")) @[IMMEDIATE.scala 47:16]
        io.U_type <= asSInt(UInt<1>("h00")) @[IMMEDIATE.scala 48:15]
        io.UJ_type <= asSInt(UInt<1>("h00")) @[IMMEDIATE.scala 49:16]
        io.V_I_type <= asSInt(UInt<1>("h00")) @[IMMEDIATE.scala 50:17]
        skip @[IMMEDIATE.scala 44:13]
    
  module RegFile : 
    input clock : Clock
    input reset : Reset
    output io : {flip rs1 : UInt<5>, flip rs2 : UInt<5>, flip reg_write : UInt<1>, flip w_reg : UInt<5>, flip w_data : SInt<32>, rdata1 : SInt<32>, rdata2 : SInt<32>}
    
    wire _regs_WIRE : SInt<32>[32] @[SCALAR_REGISTER.scala 16:28]
    _regs_WIRE[0] <= asSInt(UInt<32>("h00")) @[SCALAR_REGISTER.scala 16:28]
    _regs_WIRE[1] <= asSInt(UInt<32>("h00")) @[SCALAR_REGISTER.scala 16:28]
    _regs_WIRE[2] <= asSInt(UInt<32>("h00")) @[SCALAR_REGISTER.scala 16:28]
    _regs_WIRE[3] <= asSInt(UInt<32>("h00")) @[SCALAR_REGISTER.scala 16:28]
    _regs_WIRE[4] <= asSInt(UInt<32>("h00")) @[SCALAR_REGISTER.scala 16:28]
    _regs_WIRE[5] <= asSInt(UInt<32>("h00")) @[SCALAR_REGISTER.scala 16:28]
    _regs_WIRE[6] <= asSInt(UInt<32>("h00")) @[SCALAR_REGISTER.scala 16:28]
    _regs_WIRE[7] <= asSInt(UInt<32>("h00")) @[SCALAR_REGISTER.scala 16:28]
    _regs_WIRE[8] <= asSInt(UInt<32>("h00")) @[SCALAR_REGISTER.scala 16:28]
    _regs_WIRE[9] <= asSInt(UInt<32>("h00")) @[SCALAR_REGISTER.scala 16:28]
    _regs_WIRE[10] <= asSInt(UInt<32>("h00")) @[SCALAR_REGISTER.scala 16:28]
    _regs_WIRE[11] <= asSInt(UInt<32>("h00")) @[SCALAR_REGISTER.scala 16:28]
    _regs_WIRE[12] <= asSInt(UInt<32>("h00")) @[SCALAR_REGISTER.scala 16:28]
    _regs_WIRE[13] <= asSInt(UInt<32>("h00")) @[SCALAR_REGISTER.scala 16:28]
    _regs_WIRE[14] <= asSInt(UInt<32>("h00")) @[SCALAR_REGISTER.scala 16:28]
    _regs_WIRE[15] <= asSInt(UInt<32>("h00")) @[SCALAR_REGISTER.scala 16:28]
    _regs_WIRE[16] <= asSInt(UInt<32>("h00")) @[SCALAR_REGISTER.scala 16:28]
    _regs_WIRE[17] <= asSInt(UInt<32>("h00")) @[SCALAR_REGISTER.scala 16:28]
    _regs_WIRE[18] <= asSInt(UInt<32>("h00")) @[SCALAR_REGISTER.scala 16:28]
    _regs_WIRE[19] <= asSInt(UInt<32>("h00")) @[SCALAR_REGISTER.scala 16:28]
    _regs_WIRE[20] <= asSInt(UInt<32>("h00")) @[SCALAR_REGISTER.scala 16:28]
    _regs_WIRE[21] <= asSInt(UInt<32>("h00")) @[SCALAR_REGISTER.scala 16:28]
    _regs_WIRE[22] <= asSInt(UInt<32>("h00")) @[SCALAR_REGISTER.scala 16:28]
    _regs_WIRE[23] <= asSInt(UInt<32>("h00")) @[SCALAR_REGISTER.scala 16:28]
    _regs_WIRE[24] <= asSInt(UInt<32>("h00")) @[SCALAR_REGISTER.scala 16:28]
    _regs_WIRE[25] <= asSInt(UInt<32>("h00")) @[SCALAR_REGISTER.scala 16:28]
    _regs_WIRE[26] <= asSInt(UInt<32>("h00")) @[SCALAR_REGISTER.scala 16:28]
    _regs_WIRE[27] <= asSInt(UInt<32>("h00")) @[SCALAR_REGISTER.scala 16:28]
    _regs_WIRE[28] <= asSInt(UInt<32>("h00")) @[SCALAR_REGISTER.scala 16:28]
    _regs_WIRE[29] <= asSInt(UInt<32>("h00")) @[SCALAR_REGISTER.scala 16:28]
    _regs_WIRE[30] <= asSInt(UInt<32>("h00")) @[SCALAR_REGISTER.scala 16:28]
    _regs_WIRE[31] <= asSInt(UInt<32>("h00")) @[SCALAR_REGISTER.scala 16:28]
    reg regs : SInt<32>[32], clock with : (reset => (reset, _regs_WIRE)) @[SCALAR_REGISTER.scala 16:19]
    node _io_rdata1_T = orr(io.rs1) @[SCALAR_REGISTER.scala 18:29]
    node _io_rdata1_T_1 = mux(_io_rdata1_T, regs[io.rs1], asSInt(UInt<1>("h00"))) @[SCALAR_REGISTER.scala 18:18]
    io.rdata1 <= _io_rdata1_T_1 @[SCALAR_REGISTER.scala 18:11]
    node _io_rdata2_T = orr(io.rs2) @[SCALAR_REGISTER.scala 19:29]
    node _io_rdata2_T_1 = mux(_io_rdata2_T, regs[io.rs2], asSInt(UInt<1>("h00"))) @[SCALAR_REGISTER.scala 19:18]
    io.rdata2 <= _io_rdata2_T_1 @[SCALAR_REGISTER.scala 19:11]
    node _T = orr(io.w_reg) @[SCALAR_REGISTER.scala 21:33]
    node _T_1 = and(io.reg_write, _T) @[SCALAR_REGISTER.scala 21:21]
    when _T_1 : @[SCALAR_REGISTER.scala 21:39]
      regs[io.w_reg] <= io.w_data @[SCALAR_REGISTER.scala 22:23]
      skip @[SCALAR_REGISTER.scala 21:39]
    
  module Alu_Control : 
    input clock : Clock
    input reset : Reset
    output io : {flip func3 : UInt<3>, flip func7 : UInt<1>, flip aluOp : UInt<4>, flip I_inst : UInt<1>, flip V_inst : UInt<1>, flip func6 : UInt<6>, out : UInt<9>, out_V : UInt<1>}
    
    node _T = eq(io.I_inst, UInt<1>("h01")) @[ALUCONTROL.scala 18:17]
    when _T : @[ALUCONTROL.scala 18:26]
      node _T_1 = eq(io.aluOp, UInt<1>("h00")) @[ALUCONTROL.scala 20:20]
      when _T_1 : @[ALUCONTROL.scala 20:29]
        node io_out_hi = cat(UInt<1>("h00"), io.func7) @[Cat.scala 30:58]
        node _io_out_T = cat(io_out_hi, io.func3) @[Cat.scala 30:58]
        io.out <= _io_out_T @[ALUCONTROL.scala 21:16]
        io.out_V <= UInt<1>("h00") @[ALUCONTROL.scala 22:18]
        skip @[ALUCONTROL.scala 20:29]
      else : @[ALUCONTROL.scala 25:35]
        node _T_2 = eq(io.aluOp, UInt<1>("h01")) @[ALUCONTROL.scala 25:26]
        when _T_2 : @[ALUCONTROL.scala 25:35]
          node _io_out_T_1 = cat(UInt<1>("h00"), io.func3) @[Cat.scala 30:58]
          io.out <= _io_out_T_1 @[ALUCONTROL.scala 26:16]
          io.out_V <= UInt<1>("h00") @[ALUCONTROL.scala 27:18]
          skip @[ALUCONTROL.scala 25:35]
        else : @[ALUCONTROL.scala 30:35]
          node _T_3 = eq(io.aluOp, UInt<2>("h02")) @[ALUCONTROL.scala 30:26]
          when _T_3 : @[ALUCONTROL.scala 30:35]
            node io_out_lo = cat(UInt<1>("h00"), io.func3) @[Cat.scala 30:58]
            node io_out_hi_1 = cat(UInt<1>("h00"), UInt<1>("h01")) @[Cat.scala 30:58]
            node _io_out_T_2 = cat(io_out_hi_1, io_out_lo) @[Cat.scala 30:58]
            io.out <= _io_out_T_2 @[ALUCONTROL.scala 31:16]
            io.out_V <= UInt<1>("h00") @[ALUCONTROL.scala 32:18]
            skip @[ALUCONTROL.scala 30:35]
          else : @[ALUCONTROL.scala 35:35]
            node _T_4 = eq(io.aluOp, UInt<2>("h03")) @[ALUCONTROL.scala 35:26]
            when _T_4 : @[ALUCONTROL.scala 35:35]
              io.out <= UInt<5>("h01f") @[ALUCONTROL.scala 36:16]
              io.out_V <= UInt<1>("h00") @[ALUCONTROL.scala 37:18]
              skip @[ALUCONTROL.scala 35:35]
            else : @[ALUCONTROL.scala 40:35]
              node _T_5 = eq(io.aluOp, UInt<3>("h04")) @[ALUCONTROL.scala 40:26]
              when _T_5 : @[ALUCONTROL.scala 40:35]
                io.out <= UInt<1>("h00") @[ALUCONTROL.scala 41:16]
                io.out_V <= UInt<1>("h00") @[ALUCONTROL.scala 42:18]
                skip @[ALUCONTROL.scala 40:35]
              else : @[ALUCONTROL.scala 45:35]
                node _T_6 = eq(io.aluOp, UInt<3>("h05")) @[ALUCONTROL.scala 45:26]
                when _T_6 : @[ALUCONTROL.scala 45:35]
                  io.out <= UInt<1>("h00") @[ALUCONTROL.scala 46:16]
                  io.out_V <= UInt<1>("h00") @[ALUCONTROL.scala 47:18]
                  skip @[ALUCONTROL.scala 45:35]
                else : @[ALUCONTROL.scala 50:35]
                  node _T_7 = eq(io.aluOp, UInt<3>("h06")) @[ALUCONTROL.scala 50:26]
                  when _T_7 : @[ALUCONTROL.scala 50:35]
                    io.out <= UInt<1>("h00") @[ALUCONTROL.scala 51:16]
                    io.out_V <= UInt<1>("h00") @[ALUCONTROL.scala 52:18]
                    skip @[ALUCONTROL.scala 50:35]
                  else : @[ALUCONTROL.scala 55:35]
                    node _T_8 = eq(io.aluOp, UInt<3>("h07")) @[ALUCONTROL.scala 55:26]
                    when _T_8 : @[ALUCONTROL.scala 55:35]
                      io.out <= UInt<1>("h00") @[ALUCONTROL.scala 56:16]
                      io.out_V <= UInt<1>("h00") @[ALUCONTROL.scala 57:18]
                      skip @[ALUCONTROL.scala 55:35]
                    else : @[ALUCONTROL.scala 59:16]
                      io.out <= UInt<1>("h00") @[ALUCONTROL.scala 60:16]
                      io.out_V <= UInt<1>("h00") @[ALUCONTROL.scala 61:18]
                      skip @[ALUCONTROL.scala 59:16]
      skip @[ALUCONTROL.scala 18:26]
    else : @[ALUCONTROL.scala 64:32]
      node _T_9 = eq(io.V_inst, UInt<1>("h01")) @[ALUCONTROL.scala 64:23]
      when _T_9 : @[ALUCONTROL.scala 64:32]
        node _T_10 = eq(io.aluOp, UInt<1>("h00")) @[ALUCONTROL.scala 66:20]
        when _T_10 : @[ALUCONTROL.scala 66:29]
          node _io_out_T_3 = cat(UInt<1>("h00"), io.func3) @[Cat.scala 30:58]
          io.out <= _io_out_T_3 @[ALUCONTROL.scala 67:16]
          io.out_V <= UInt<1>("h01") @[ALUCONTROL.scala 68:18]
          skip @[ALUCONTROL.scala 66:29]
        else : @[ALUCONTROL.scala 85:36]
          node _T_11 = eq(io.aluOp, UInt<1>("h01")) @[ALUCONTROL.scala 71:26]
          node _T_12 = eq(io.aluOp, UInt<2>("h02")) @[ALUCONTROL.scala 71:46]
          node _T_13 = or(_T_11, _T_12) @[ALUCONTROL.scala 71:34]
          node _T_14 = eq(io.aluOp, UInt<2>("h03")) @[ALUCONTROL.scala 71:66]
          node _T_15 = or(_T_13, _T_14) @[ALUCONTROL.scala 71:54]
          node _T_16 = eq(io.aluOp, UInt<3>("h04")) @[ALUCONTROL.scala 71:87]
          node _T_17 = or(_T_15, _T_16) @[ALUCONTROL.scala 71:75]
          node _T_18 = eq(io.aluOp, UInt<3>("h05")) @[ALUCONTROL.scala 73:26]
          node _T_19 = or(_T_17, _T_18) @[ALUCONTROL.scala 71:95]
          node _T_20 = eq(io.aluOp, UInt<3>("h06")) @[ALUCONTROL.scala 73:46]
          node _T_21 = or(_T_19, _T_20) @[ALUCONTROL.scala 73:34]
          node _T_22 = eq(io.aluOp, UInt<3>("h07")) @[ALUCONTROL.scala 75:26]
          node _T_23 = or(_T_21, _T_22) @[ALUCONTROL.scala 73:54]
          node _T_24 = eq(io.aluOp, UInt<4>("h08")) @[ALUCONTROL.scala 75:66]
          node _T_25 = or(_T_23, _T_24) @[ALUCONTROL.scala 75:54]
          node _T_26 = eq(io.aluOp, UInt<4>("h09")) @[ALUCONTROL.scala 77:26]
          node _T_27 = or(_T_25, _T_26) @[ALUCONTROL.scala 75:75]
          node _T_28 = eq(io.aluOp, UInt<4>("h0a")) @[ALUCONTROL.scala 77:66]
          node _T_29 = or(_T_27, _T_28) @[ALUCONTROL.scala 77:54]
          node _T_30 = eq(io.aluOp, UInt<4>("h0b")) @[ALUCONTROL.scala 79:26]
          node _T_31 = or(_T_29, _T_30) @[ALUCONTROL.scala 77:75]
          node _T_32 = eq(io.aluOp, UInt<4>("h0c")) @[ALUCONTROL.scala 79:66]
          node _T_33 = or(_T_31, _T_32) @[ALUCONTROL.scala 79:54]
          node _T_34 = eq(io.aluOp, UInt<4>("h0d")) @[ALUCONTROL.scala 81:26]
          node _T_35 = or(_T_33, _T_34) @[ALUCONTROL.scala 79:75]
          node _T_36 = eq(io.aluOp, UInt<4>("h0e")) @[ALUCONTROL.scala 81:66]
          node _T_37 = or(_T_35, _T_36) @[ALUCONTROL.scala 81:54]
          node _T_38 = eq(io.aluOp, UInt<4>("h0f")) @[ALUCONTROL.scala 83:26]
          node _T_39 = or(_T_37, _T_38) @[ALUCONTROL.scala 81:75]
          node _T_40 = eq(io.aluOp, UInt<5>("h010")) @[ALUCONTROL.scala 83:67]
          node _T_41 = or(_T_39, _T_40) @[ALUCONTROL.scala 83:55]
          node _T_42 = eq(io.aluOp, UInt<5>("h011")) @[ALUCONTROL.scala 85:26]
          node _T_43 = or(_T_41, _T_42) @[ALUCONTROL.scala 83:76]
          when _T_43 : @[ALUCONTROL.scala 85:36]
            node _io_out_T_4 = cat(io.func6, io.func3) @[Cat.scala 30:58]
            io.out <= _io_out_T_4 @[ALUCONTROL.scala 87:16]
            io.out_V <= UInt<1>("h01") @[ALUCONTROL.scala 88:18]
            skip @[ALUCONTROL.scala 85:36]
          else : @[ALUCONTROL.scala 90:17]
            io.out <= UInt<1>("h00") @[ALUCONTROL.scala 91:16]
            io.out_V <= UInt<1>("h00") @[ALUCONTROL.scala 92:18]
            skip @[ALUCONTROL.scala 90:17]
        skip @[ALUCONTROL.scala 64:32]
      else : @[ALUCONTROL.scala 95:13]
        io.out <= UInt<1>("h00") @[ALUCONTROL.scala 96:12]
        io.out_V <= UInt<1>("h00") @[ALUCONTROL.scala 97:14]
        skip @[ALUCONTROL.scala 95:13]
    
  module ALU_1 : 
    input clock : Clock
    input reset : Reset
    output io : {flip in_A : SInt<32>, flip in_B : SInt<32>, flip alu_Op : UInt<9>, flip in_I : UInt<1>, flip in_V : UInt<1>, flip V_in_A : SInt<128>, flip V_in_B : SInt<128>, flip alu_sew : UInt<3>, flip alu_lmul : UInt<3>, flip alu_imm : SInt<64>, out : SInt<32>, V_out : SInt<128>}
    
    io.out <= asSInt(UInt<1>("h00")) @[ALU.scala 76:8]
    io.V_out <= asSInt(UInt<1>("h00")) @[ALU.scala 77:10]
    node inA_extend_hi = mux(UInt<1>("h00"), UInt<96>("h0ffffffffffffffffffffffff"), UInt<96>("h00")) @[Bitwise.scala 72:12]
    node inA_extend_lo = asUInt(io.in_A) @[Cat.scala 30:58]
    node _inA_extend_T = cat(inA_extend_hi, inA_extend_lo) @[Cat.scala 30:58]
    node inA_extend = asSInt(_inA_extend_T) @[ALU.scala 81:46]
    node inB_extend_hi = mux(UInt<1>("h00"), UInt<96>("h0ffffffffffffffffffffffff"), UInt<96>("h00")) @[Bitwise.scala 72:12]
    node inB_extend_lo = asUInt(io.in_B) @[Cat.scala 30:58]
    node _inB_extend_T = cat(inB_extend_hi, inB_extend_lo) @[Cat.scala 30:58]
    node inB_extend = asSInt(_inB_extend_T) @[ALU.scala 82:46]
    wire inA_8 : SInt<8>[16] @[ALU.scala 86:20]
    inA_8[0] <= asSInt(UInt<8>("h00")) @[ALU.scala 86:20]
    inA_8[1] <= asSInt(UInt<8>("h00")) @[ALU.scala 86:20]
    inA_8[2] <= asSInt(UInt<8>("h00")) @[ALU.scala 86:20]
    inA_8[3] <= asSInt(UInt<8>("h00")) @[ALU.scala 86:20]
    inA_8[4] <= asSInt(UInt<8>("h00")) @[ALU.scala 86:20]
    inA_8[5] <= asSInt(UInt<8>("h00")) @[ALU.scala 86:20]
    inA_8[6] <= asSInt(UInt<8>("h00")) @[ALU.scala 86:20]
    inA_8[7] <= asSInt(UInt<8>("h00")) @[ALU.scala 86:20]
    inA_8[8] <= asSInt(UInt<8>("h00")) @[ALU.scala 86:20]
    inA_8[9] <= asSInt(UInt<8>("h00")) @[ALU.scala 86:20]
    inA_8[10] <= asSInt(UInt<8>("h00")) @[ALU.scala 86:20]
    inA_8[11] <= asSInt(UInt<8>("h00")) @[ALU.scala 86:20]
    inA_8[12] <= asSInt(UInt<8>("h00")) @[ALU.scala 86:20]
    inA_8[13] <= asSInt(UInt<8>("h00")) @[ALU.scala 86:20]
    inA_8[14] <= asSInt(UInt<8>("h00")) @[ALU.scala 86:20]
    inA_8[15] <= asSInt(UInt<8>("h00")) @[ALU.scala 86:20]
    wire inA_16 : SInt<16>[8] @[ALU.scala 87:21]
    inA_16[0] <= asSInt(UInt<16>("h00")) @[ALU.scala 87:21]
    inA_16[1] <= asSInt(UInt<16>("h00")) @[ALU.scala 87:21]
    inA_16[2] <= asSInt(UInt<16>("h00")) @[ALU.scala 87:21]
    inA_16[3] <= asSInt(UInt<16>("h00")) @[ALU.scala 87:21]
    inA_16[4] <= asSInt(UInt<16>("h00")) @[ALU.scala 87:21]
    inA_16[5] <= asSInt(UInt<16>("h00")) @[ALU.scala 87:21]
    inA_16[6] <= asSInt(UInt<16>("h00")) @[ALU.scala 87:21]
    inA_16[7] <= asSInt(UInt<16>("h00")) @[ALU.scala 87:21]
    wire inA_32 : SInt<32>[4] @[ALU.scala 88:21]
    inA_32[0] <= asSInt(UInt<32>("h00")) @[ALU.scala 88:21]
    inA_32[1] <= asSInt(UInt<32>("h00")) @[ALU.scala 88:21]
    inA_32[2] <= asSInt(UInt<32>("h00")) @[ALU.scala 88:21]
    inA_32[3] <= asSInt(UInt<32>("h00")) @[ALU.scala 88:21]
    wire inA_64 : SInt<64>[2] @[ALU.scala 89:21]
    inA_64[0] <= asSInt(UInt<64>("h00")) @[ALU.scala 89:21]
    inA_64[1] <= asSInt(UInt<64>("h00")) @[ALU.scala 89:21]
    wire inB_8 : SInt<8>[16] @[ALU.scala 91:20]
    inB_8[0] <= asSInt(UInt<8>("h00")) @[ALU.scala 91:20]
    inB_8[1] <= asSInt(UInt<8>("h00")) @[ALU.scala 91:20]
    inB_8[2] <= asSInt(UInt<8>("h00")) @[ALU.scala 91:20]
    inB_8[3] <= asSInt(UInt<8>("h00")) @[ALU.scala 91:20]
    inB_8[4] <= asSInt(UInt<8>("h00")) @[ALU.scala 91:20]
    inB_8[5] <= asSInt(UInt<8>("h00")) @[ALU.scala 91:20]
    inB_8[6] <= asSInt(UInt<8>("h00")) @[ALU.scala 91:20]
    inB_8[7] <= asSInt(UInt<8>("h00")) @[ALU.scala 91:20]
    inB_8[8] <= asSInt(UInt<8>("h00")) @[ALU.scala 91:20]
    inB_8[9] <= asSInt(UInt<8>("h00")) @[ALU.scala 91:20]
    inB_8[10] <= asSInt(UInt<8>("h00")) @[ALU.scala 91:20]
    inB_8[11] <= asSInt(UInt<8>("h00")) @[ALU.scala 91:20]
    inB_8[12] <= asSInt(UInt<8>("h00")) @[ALU.scala 91:20]
    inB_8[13] <= asSInt(UInt<8>("h00")) @[ALU.scala 91:20]
    inB_8[14] <= asSInt(UInt<8>("h00")) @[ALU.scala 91:20]
    inB_8[15] <= asSInt(UInt<8>("h00")) @[ALU.scala 91:20]
    wire inB_16 : SInt<16>[8] @[ALU.scala 92:21]
    inB_16[0] <= asSInt(UInt<16>("h00")) @[ALU.scala 92:21]
    inB_16[1] <= asSInt(UInt<16>("h00")) @[ALU.scala 92:21]
    inB_16[2] <= asSInt(UInt<16>("h00")) @[ALU.scala 92:21]
    inB_16[3] <= asSInt(UInt<16>("h00")) @[ALU.scala 92:21]
    inB_16[4] <= asSInt(UInt<16>("h00")) @[ALU.scala 92:21]
    inB_16[5] <= asSInt(UInt<16>("h00")) @[ALU.scala 92:21]
    inB_16[6] <= asSInt(UInt<16>("h00")) @[ALU.scala 92:21]
    inB_16[7] <= asSInt(UInt<16>("h00")) @[ALU.scala 92:21]
    wire inB_32 : SInt<32>[4] @[ALU.scala 93:21]
    inB_32[0] <= asSInt(UInt<32>("h00")) @[ALU.scala 93:21]
    inB_32[1] <= asSInt(UInt<32>("h00")) @[ALU.scala 93:21]
    inB_32[2] <= asSInt(UInt<32>("h00")) @[ALU.scala 93:21]
    inB_32[3] <= asSInt(UInt<32>("h00")) @[ALU.scala 93:21]
    wire inB_64 : SInt<64>[2] @[ALU.scala 94:21]
    inB_64[0] <= asSInt(UInt<64>("h00")) @[ALU.scala 94:21]
    inB_64[1] <= asSInt(UInt<64>("h00")) @[ALU.scala 94:21]
    wire V_inA_8 : SInt<8>[16] @[ALU.scala 97:22]
    V_inA_8[0] <= asSInt(UInt<8>("h00")) @[ALU.scala 97:22]
    V_inA_8[1] <= asSInt(UInt<8>("h00")) @[ALU.scala 97:22]
    V_inA_8[2] <= asSInt(UInt<8>("h00")) @[ALU.scala 97:22]
    V_inA_8[3] <= asSInt(UInt<8>("h00")) @[ALU.scala 97:22]
    V_inA_8[4] <= asSInt(UInt<8>("h00")) @[ALU.scala 97:22]
    V_inA_8[5] <= asSInt(UInt<8>("h00")) @[ALU.scala 97:22]
    V_inA_8[6] <= asSInt(UInt<8>("h00")) @[ALU.scala 97:22]
    V_inA_8[7] <= asSInt(UInt<8>("h00")) @[ALU.scala 97:22]
    V_inA_8[8] <= asSInt(UInt<8>("h00")) @[ALU.scala 97:22]
    V_inA_8[9] <= asSInt(UInt<8>("h00")) @[ALU.scala 97:22]
    V_inA_8[10] <= asSInt(UInt<8>("h00")) @[ALU.scala 97:22]
    V_inA_8[11] <= asSInt(UInt<8>("h00")) @[ALU.scala 97:22]
    V_inA_8[12] <= asSInt(UInt<8>("h00")) @[ALU.scala 97:22]
    V_inA_8[13] <= asSInt(UInt<8>("h00")) @[ALU.scala 97:22]
    V_inA_8[14] <= asSInt(UInt<8>("h00")) @[ALU.scala 97:22]
    V_inA_8[15] <= asSInt(UInt<8>("h00")) @[ALU.scala 97:22]
    wire V_inA_16 : SInt<16>[8] @[ALU.scala 98:23]
    V_inA_16[0] <= asSInt(UInt<16>("h00")) @[ALU.scala 98:23]
    V_inA_16[1] <= asSInt(UInt<16>("h00")) @[ALU.scala 98:23]
    V_inA_16[2] <= asSInt(UInt<16>("h00")) @[ALU.scala 98:23]
    V_inA_16[3] <= asSInt(UInt<16>("h00")) @[ALU.scala 98:23]
    V_inA_16[4] <= asSInt(UInt<16>("h00")) @[ALU.scala 98:23]
    V_inA_16[5] <= asSInt(UInt<16>("h00")) @[ALU.scala 98:23]
    V_inA_16[6] <= asSInt(UInt<16>("h00")) @[ALU.scala 98:23]
    V_inA_16[7] <= asSInt(UInt<16>("h00")) @[ALU.scala 98:23]
    wire V_inA_32 : SInt<32>[4] @[ALU.scala 99:23]
    V_inA_32[0] <= asSInt(UInt<32>("h00")) @[ALU.scala 99:23]
    V_inA_32[1] <= asSInt(UInt<32>("h00")) @[ALU.scala 99:23]
    V_inA_32[2] <= asSInt(UInt<32>("h00")) @[ALU.scala 99:23]
    V_inA_32[3] <= asSInt(UInt<32>("h00")) @[ALU.scala 99:23]
    wire V_inA_64 : SInt<64>[2] @[ALU.scala 100:23]
    V_inA_64[0] <= asSInt(UInt<64>("h00")) @[ALU.scala 100:23]
    V_inA_64[1] <= asSInt(UInt<64>("h00")) @[ALU.scala 100:23]
    wire V_inB_8 : SInt<8>[16] @[ALU.scala 102:22]
    V_inB_8[0] <= asSInt(UInt<8>("h00")) @[ALU.scala 102:22]
    V_inB_8[1] <= asSInt(UInt<8>("h00")) @[ALU.scala 102:22]
    V_inB_8[2] <= asSInt(UInt<8>("h00")) @[ALU.scala 102:22]
    V_inB_8[3] <= asSInt(UInt<8>("h00")) @[ALU.scala 102:22]
    V_inB_8[4] <= asSInt(UInt<8>("h00")) @[ALU.scala 102:22]
    V_inB_8[5] <= asSInt(UInt<8>("h00")) @[ALU.scala 102:22]
    V_inB_8[6] <= asSInt(UInt<8>("h00")) @[ALU.scala 102:22]
    V_inB_8[7] <= asSInt(UInt<8>("h00")) @[ALU.scala 102:22]
    V_inB_8[8] <= asSInt(UInt<8>("h00")) @[ALU.scala 102:22]
    V_inB_8[9] <= asSInt(UInt<8>("h00")) @[ALU.scala 102:22]
    V_inB_8[10] <= asSInt(UInt<8>("h00")) @[ALU.scala 102:22]
    V_inB_8[11] <= asSInt(UInt<8>("h00")) @[ALU.scala 102:22]
    V_inB_8[12] <= asSInt(UInt<8>("h00")) @[ALU.scala 102:22]
    V_inB_8[13] <= asSInt(UInt<8>("h00")) @[ALU.scala 102:22]
    V_inB_8[14] <= asSInt(UInt<8>("h00")) @[ALU.scala 102:22]
    V_inB_8[15] <= asSInt(UInt<8>("h00")) @[ALU.scala 102:22]
    wire V_inB_16 : SInt<16>[8] @[ALU.scala 103:23]
    V_inB_16[0] <= asSInt(UInt<16>("h00")) @[ALU.scala 103:23]
    V_inB_16[1] <= asSInt(UInt<16>("h00")) @[ALU.scala 103:23]
    V_inB_16[2] <= asSInt(UInt<16>("h00")) @[ALU.scala 103:23]
    V_inB_16[3] <= asSInt(UInt<16>("h00")) @[ALU.scala 103:23]
    V_inB_16[4] <= asSInt(UInt<16>("h00")) @[ALU.scala 103:23]
    V_inB_16[5] <= asSInt(UInt<16>("h00")) @[ALU.scala 103:23]
    V_inB_16[6] <= asSInt(UInt<16>("h00")) @[ALU.scala 103:23]
    V_inB_16[7] <= asSInt(UInt<16>("h00")) @[ALU.scala 103:23]
    wire V_inB_32 : SInt<32>[4] @[ALU.scala 104:23]
    V_inB_32[0] <= asSInt(UInt<32>("h00")) @[ALU.scala 104:23]
    V_inB_32[1] <= asSInt(UInt<32>("h00")) @[ALU.scala 104:23]
    V_inB_32[2] <= asSInt(UInt<32>("h00")) @[ALU.scala 104:23]
    V_inB_32[3] <= asSInt(UInt<32>("h00")) @[ALU.scala 104:23]
    wire V_inB_64 : SInt<64>[2] @[ALU.scala 105:23]
    V_inB_64[0] <= asSInt(UInt<64>("h00")) @[ALU.scala 105:23]
    V_inB_64[1] <= asSInt(UInt<64>("h00")) @[ALU.scala 105:23]
    wire out8 : SInt<8>[16] @[ALU.scala 108:19]
    out8[0] <= asSInt(UInt<8>("h00")) @[ALU.scala 108:19]
    out8[1] <= asSInt(UInt<8>("h00")) @[ALU.scala 108:19]
    out8[2] <= asSInt(UInt<8>("h00")) @[ALU.scala 108:19]
    out8[3] <= asSInt(UInt<8>("h00")) @[ALU.scala 108:19]
    out8[4] <= asSInt(UInt<8>("h00")) @[ALU.scala 108:19]
    out8[5] <= asSInt(UInt<8>("h00")) @[ALU.scala 108:19]
    out8[6] <= asSInt(UInt<8>("h00")) @[ALU.scala 108:19]
    out8[7] <= asSInt(UInt<8>("h00")) @[ALU.scala 108:19]
    out8[8] <= asSInt(UInt<8>("h00")) @[ALU.scala 108:19]
    out8[9] <= asSInt(UInt<8>("h00")) @[ALU.scala 108:19]
    out8[10] <= asSInt(UInt<8>("h00")) @[ALU.scala 108:19]
    out8[11] <= asSInt(UInt<8>("h00")) @[ALU.scala 108:19]
    out8[12] <= asSInt(UInt<8>("h00")) @[ALU.scala 108:19]
    out8[13] <= asSInt(UInt<8>("h00")) @[ALU.scala 108:19]
    out8[14] <= asSInt(UInt<8>("h00")) @[ALU.scala 108:19]
    out8[15] <= asSInt(UInt<8>("h00")) @[ALU.scala 108:19]
    wire out16 : SInt<16>[8] @[ALU.scala 109:20]
    out16[0] <= asSInt(UInt<16>("h00")) @[ALU.scala 109:20]
    out16[1] <= asSInt(UInt<16>("h00")) @[ALU.scala 109:20]
    out16[2] <= asSInt(UInt<16>("h00")) @[ALU.scala 109:20]
    out16[3] <= asSInt(UInt<16>("h00")) @[ALU.scala 109:20]
    out16[4] <= asSInt(UInt<16>("h00")) @[ALU.scala 109:20]
    out16[5] <= asSInt(UInt<16>("h00")) @[ALU.scala 109:20]
    out16[6] <= asSInt(UInt<16>("h00")) @[ALU.scala 109:20]
    out16[7] <= asSInt(UInt<16>("h00")) @[ALU.scala 109:20]
    wire out32 : SInt<32>[4] @[ALU.scala 110:20]
    out32[0] <= asSInt(UInt<32>("h00")) @[ALU.scala 110:20]
    out32[1] <= asSInt(UInt<32>("h00")) @[ALU.scala 110:20]
    out32[2] <= asSInt(UInt<32>("h00")) @[ALU.scala 110:20]
    out32[3] <= asSInt(UInt<32>("h00")) @[ALU.scala 110:20]
    wire out64 : SInt<64>[2] @[ALU.scala 111:20]
    out64[0] <= asSInt(UInt<64>("h00")) @[ALU.scala 111:20]
    out64[1] <= asSInt(UInt<64>("h00")) @[ALU.scala 111:20]
    node _inA_8_0_T = bits(inA_extend, 7, 0) @[ALU.scala 116:23]
    node _inA_8_0_T_1 = asSInt(_inA_8_0_T) @[ALU.scala 116:29]
    inA_8[0] <= _inA_8_0_T_1 @[ALU.scala 116:10]
    node _inA_8_1_T = bits(inA_extend, 15, 8) @[ALU.scala 117:23]
    node _inA_8_1_T_1 = asSInt(_inA_8_1_T) @[ALU.scala 117:30]
    inA_8[1] <= _inA_8_1_T_1 @[ALU.scala 117:10]
    node _inA_8_2_T = bits(inA_extend, 23, 16) @[ALU.scala 118:23]
    node _inA_8_2_T_1 = asSInt(_inA_8_2_T) @[ALU.scala 118:31]
    inA_8[2] <= _inA_8_2_T_1 @[ALU.scala 118:10]
    node _inA_8_3_T = bits(inA_extend, 31, 24) @[ALU.scala 119:23]
    node _inA_8_3_T_1 = asSInt(_inA_8_3_T) @[ALU.scala 119:31]
    inA_8[3] <= _inA_8_3_T_1 @[ALU.scala 119:10]
    node _inA_8_4_T = bits(inA_extend, 39, 32) @[ALU.scala 120:23]
    node _inA_8_4_T_1 = asSInt(_inA_8_4_T) @[ALU.scala 120:31]
    inA_8[4] <= _inA_8_4_T_1 @[ALU.scala 120:10]
    node _inA_8_5_T = bits(inA_extend, 47, 40) @[ALU.scala 121:23]
    node _inA_8_5_T_1 = asSInt(_inA_8_5_T) @[ALU.scala 121:31]
    inA_8[5] <= _inA_8_5_T_1 @[ALU.scala 121:10]
    node _inA_8_6_T = bits(inA_extend, 55, 48) @[ALU.scala 122:23]
    node _inA_8_6_T_1 = asSInt(_inA_8_6_T) @[ALU.scala 122:31]
    inA_8[6] <= _inA_8_6_T_1 @[ALU.scala 122:10]
    node _inA_8_7_T = bits(inA_extend, 63, 56) @[ALU.scala 123:23]
    node _inA_8_7_T_1 = asSInt(_inA_8_7_T) @[ALU.scala 123:31]
    inA_8[7] <= _inA_8_7_T_1 @[ALU.scala 123:10]
    node _inA_8_8_T = bits(inA_extend, 71, 64) @[ALU.scala 124:23]
    node _inA_8_8_T_1 = asSInt(_inA_8_8_T) @[ALU.scala 124:31]
    inA_8[8] <= _inA_8_8_T_1 @[ALU.scala 124:10]
    node _inA_8_9_T = bits(inA_extend, 79, 72) @[ALU.scala 125:23]
    node _inA_8_9_T_1 = asSInt(_inA_8_9_T) @[ALU.scala 125:31]
    inA_8[9] <= _inA_8_9_T_1 @[ALU.scala 125:10]
    node _inA_8_10_T = bits(inA_extend, 87, 80) @[ALU.scala 126:24]
    node _inA_8_10_T_1 = asSInt(_inA_8_10_T) @[ALU.scala 126:32]
    inA_8[10] <= _inA_8_10_T_1 @[ALU.scala 126:11]
    node _inA_8_11_T = bits(inA_extend, 95, 88) @[ALU.scala 127:24]
    node _inA_8_11_T_1 = asSInt(_inA_8_11_T) @[ALU.scala 127:32]
    inA_8[11] <= _inA_8_11_T_1 @[ALU.scala 127:11]
    node _inA_8_12_T = bits(inA_extend, 103, 96) @[ALU.scala 128:24]
    node _inA_8_12_T_1 = asSInt(_inA_8_12_T) @[ALU.scala 128:33]
    inA_8[12] <= _inA_8_12_T_1 @[ALU.scala 128:11]
    node _inA_8_13_T = bits(inA_extend, 111, 104) @[ALU.scala 129:24]
    node _inA_8_13_T_1 = asSInt(_inA_8_13_T) @[ALU.scala 129:34]
    inA_8[13] <= _inA_8_13_T_1 @[ALU.scala 129:11]
    node _inA_8_14_T = bits(inA_extend, 119, 112) @[ALU.scala 130:24]
    node _inA_8_14_T_1 = asSInt(_inA_8_14_T) @[ALU.scala 130:34]
    inA_8[14] <= _inA_8_14_T_1 @[ALU.scala 130:11]
    node _inA_8_15_T = bits(inA_extend, 127, 120) @[ALU.scala 131:24]
    node _inA_8_15_T_1 = asSInt(_inA_8_15_T) @[ALU.scala 131:34]
    inA_8[15] <= _inA_8_15_T_1 @[ALU.scala 131:11]
    node _inB_8_0_T = bits(inB_extend, 7, 0) @[ALU.scala 133:23]
    node _inB_8_0_T_1 = asSInt(_inB_8_0_T) @[ALU.scala 133:29]
    inB_8[0] <= _inB_8_0_T_1 @[ALU.scala 133:10]
    node _inB_8_1_T = bits(inB_extend, 15, 8) @[ALU.scala 134:23]
    node _inB_8_1_T_1 = asSInt(_inB_8_1_T) @[ALU.scala 134:30]
    inB_8[1] <= _inB_8_1_T_1 @[ALU.scala 134:10]
    node _inB_8_2_T = bits(inB_extend, 23, 16) @[ALU.scala 135:23]
    node _inB_8_2_T_1 = asSInt(_inB_8_2_T) @[ALU.scala 135:31]
    inB_8[2] <= _inB_8_2_T_1 @[ALU.scala 135:10]
    node _inB_8_3_T = bits(inB_extend, 31, 24) @[ALU.scala 136:23]
    node _inB_8_3_T_1 = asSInt(_inB_8_3_T) @[ALU.scala 136:31]
    inB_8[3] <= _inB_8_3_T_1 @[ALU.scala 136:10]
    node _inB_8_4_T = bits(inB_extend, 39, 32) @[ALU.scala 137:23]
    node _inB_8_4_T_1 = asSInt(_inB_8_4_T) @[ALU.scala 137:31]
    inB_8[4] <= _inB_8_4_T_1 @[ALU.scala 137:10]
    node _inB_8_5_T = bits(inB_extend, 47, 40) @[ALU.scala 138:23]
    node _inB_8_5_T_1 = asSInt(_inB_8_5_T) @[ALU.scala 138:31]
    inB_8[5] <= _inB_8_5_T_1 @[ALU.scala 138:10]
    node _inB_8_6_T = bits(inB_extend, 55, 48) @[ALU.scala 139:23]
    node _inB_8_6_T_1 = asSInt(_inB_8_6_T) @[ALU.scala 139:31]
    inB_8[6] <= _inB_8_6_T_1 @[ALU.scala 139:10]
    node _inB_8_7_T = bits(inB_extend, 63, 56) @[ALU.scala 140:23]
    node _inB_8_7_T_1 = asSInt(_inB_8_7_T) @[ALU.scala 140:31]
    inB_8[7] <= _inB_8_7_T_1 @[ALU.scala 140:10]
    node _inB_8_8_T = bits(inB_extend, 71, 64) @[ALU.scala 141:23]
    node _inB_8_8_T_1 = asSInt(_inB_8_8_T) @[ALU.scala 141:31]
    inB_8[8] <= _inB_8_8_T_1 @[ALU.scala 141:10]
    node _inB_8_9_T = bits(inB_extend, 79, 72) @[ALU.scala 142:23]
    node _inB_8_9_T_1 = asSInt(_inB_8_9_T) @[ALU.scala 142:31]
    inB_8[9] <= _inB_8_9_T_1 @[ALU.scala 142:10]
    node _inB_8_10_T = bits(inB_extend, 87, 80) @[ALU.scala 143:24]
    node _inB_8_10_T_1 = asSInt(_inB_8_10_T) @[ALU.scala 143:32]
    inB_8[10] <= _inB_8_10_T_1 @[ALU.scala 143:11]
    node _inB_8_11_T = bits(inB_extend, 95, 88) @[ALU.scala 144:24]
    node _inB_8_11_T_1 = asSInt(_inB_8_11_T) @[ALU.scala 144:32]
    inB_8[11] <= _inB_8_11_T_1 @[ALU.scala 144:11]
    node _inB_8_12_T = bits(inB_extend, 103, 96) @[ALU.scala 145:24]
    node _inB_8_12_T_1 = asSInt(_inB_8_12_T) @[ALU.scala 145:33]
    inB_8[12] <= _inB_8_12_T_1 @[ALU.scala 145:11]
    node _inB_8_13_T = bits(inB_extend, 111, 104) @[ALU.scala 146:24]
    node _inB_8_13_T_1 = asSInt(_inB_8_13_T) @[ALU.scala 146:34]
    inB_8[13] <= _inB_8_13_T_1 @[ALU.scala 146:11]
    node _inB_8_14_T = bits(inB_extend, 119, 112) @[ALU.scala 147:24]
    node _inB_8_14_T_1 = asSInt(_inB_8_14_T) @[ALU.scala 147:34]
    inB_8[14] <= _inB_8_14_T_1 @[ALU.scala 147:11]
    node _inB_8_15_T = bits(inB_extend, 127, 120) @[ALU.scala 148:24]
    node _inB_8_15_T_1 = asSInt(_inB_8_15_T) @[ALU.scala 148:34]
    inB_8[15] <= _inB_8_15_T_1 @[ALU.scala 148:11]
    node _V_inA_8_0_T = bits(io.V_in_A, 7, 0) @[ALU.scala 151:24]
    node _V_inA_8_0_T_1 = asSInt(_V_inA_8_0_T) @[ALU.scala 151:30]
    V_inA_8[0] <= _V_inA_8_0_T_1 @[ALU.scala 151:12]
    node _V_inA_8_1_T = bits(io.V_in_A, 15, 8) @[ALU.scala 152:24]
    node _V_inA_8_1_T_1 = asSInt(_V_inA_8_1_T) @[ALU.scala 152:31]
    V_inA_8[1] <= _V_inA_8_1_T_1 @[ALU.scala 152:12]
    node _V_inA_8_2_T = bits(io.V_in_A, 23, 16) @[ALU.scala 153:24]
    node _V_inA_8_2_T_1 = asSInt(_V_inA_8_2_T) @[ALU.scala 153:32]
    V_inA_8[2] <= _V_inA_8_2_T_1 @[ALU.scala 153:12]
    node _V_inA_8_3_T = bits(io.V_in_A, 31, 24) @[ALU.scala 154:24]
    node _V_inA_8_3_T_1 = asSInt(_V_inA_8_3_T) @[ALU.scala 154:32]
    V_inA_8[3] <= _V_inA_8_3_T_1 @[ALU.scala 154:12]
    node _V_inA_8_4_T = bits(io.V_in_A, 39, 32) @[ALU.scala 155:24]
    node _V_inA_8_4_T_1 = asSInt(_V_inA_8_4_T) @[ALU.scala 155:32]
    V_inA_8[4] <= _V_inA_8_4_T_1 @[ALU.scala 155:12]
    node _V_inA_8_5_T = bits(io.V_in_A, 47, 40) @[ALU.scala 156:24]
    node _V_inA_8_5_T_1 = asSInt(_V_inA_8_5_T) @[ALU.scala 156:32]
    V_inA_8[5] <= _V_inA_8_5_T_1 @[ALU.scala 156:12]
    node _V_inA_8_6_T = bits(io.V_in_A, 55, 48) @[ALU.scala 157:24]
    node _V_inA_8_6_T_1 = asSInt(_V_inA_8_6_T) @[ALU.scala 157:32]
    V_inA_8[6] <= _V_inA_8_6_T_1 @[ALU.scala 157:12]
    node _V_inA_8_7_T = bits(io.V_in_A, 63, 56) @[ALU.scala 158:24]
    node _V_inA_8_7_T_1 = asSInt(_V_inA_8_7_T) @[ALU.scala 158:32]
    V_inA_8[7] <= _V_inA_8_7_T_1 @[ALU.scala 158:12]
    node _V_inA_8_8_T = bits(io.V_in_A, 71, 64) @[ALU.scala 159:24]
    node _V_inA_8_8_T_1 = asSInt(_V_inA_8_8_T) @[ALU.scala 159:32]
    V_inA_8[8] <= _V_inA_8_8_T_1 @[ALU.scala 159:12]
    node _V_inA_8_9_T = bits(io.V_in_A, 79, 72) @[ALU.scala 160:24]
    node _V_inA_8_9_T_1 = asSInt(_V_inA_8_9_T) @[ALU.scala 160:32]
    V_inA_8[9] <= _V_inA_8_9_T_1 @[ALU.scala 160:12]
    node _V_inA_8_10_T = bits(io.V_in_A, 87, 80) @[ALU.scala 161:25]
    node _V_inA_8_10_T_1 = asSInt(_V_inA_8_10_T) @[ALU.scala 161:33]
    V_inA_8[10] <= _V_inA_8_10_T_1 @[ALU.scala 161:13]
    node _V_inA_8_11_T = bits(io.V_in_A, 95, 88) @[ALU.scala 162:25]
    node _V_inA_8_11_T_1 = asSInt(_V_inA_8_11_T) @[ALU.scala 162:33]
    V_inA_8[11] <= _V_inA_8_11_T_1 @[ALU.scala 162:13]
    node _V_inA_8_12_T = bits(io.V_in_A, 103, 96) @[ALU.scala 163:25]
    node _V_inA_8_12_T_1 = asSInt(_V_inA_8_12_T) @[ALU.scala 163:34]
    V_inA_8[12] <= _V_inA_8_12_T_1 @[ALU.scala 163:13]
    node _V_inA_8_13_T = bits(io.V_in_A, 111, 104) @[ALU.scala 164:25]
    node _V_inA_8_13_T_1 = asSInt(_V_inA_8_13_T) @[ALU.scala 164:35]
    V_inA_8[13] <= _V_inA_8_13_T_1 @[ALU.scala 164:13]
    node _V_inA_8_14_T = bits(io.V_in_A, 119, 112) @[ALU.scala 165:25]
    node _V_inA_8_14_T_1 = asSInt(_V_inA_8_14_T) @[ALU.scala 165:35]
    V_inA_8[14] <= _V_inA_8_14_T_1 @[ALU.scala 165:13]
    node _V_inA_8_15_T = bits(io.V_in_A, 127, 120) @[ALU.scala 166:25]
    node _V_inA_8_15_T_1 = asSInt(_V_inA_8_15_T) @[ALU.scala 166:35]
    V_inA_8[15] <= _V_inA_8_15_T_1 @[ALU.scala 166:13]
    node _V_inB_8_0_T = bits(io.V_in_B, 7, 0) @[ALU.scala 168:24]
    node _V_inB_8_0_T_1 = asSInt(_V_inB_8_0_T) @[ALU.scala 168:30]
    V_inB_8[0] <= _V_inB_8_0_T_1 @[ALU.scala 168:12]
    node _V_inB_8_1_T = bits(io.V_in_B, 15, 8) @[ALU.scala 169:24]
    node _V_inB_8_1_T_1 = asSInt(_V_inB_8_1_T) @[ALU.scala 169:31]
    V_inB_8[1] <= _V_inB_8_1_T_1 @[ALU.scala 169:12]
    node _V_inB_8_2_T = bits(io.V_in_B, 23, 16) @[ALU.scala 170:24]
    node _V_inB_8_2_T_1 = asSInt(_V_inB_8_2_T) @[ALU.scala 170:32]
    V_inB_8[2] <= _V_inB_8_2_T_1 @[ALU.scala 170:12]
    node _V_inB_8_3_T = bits(io.V_in_B, 31, 24) @[ALU.scala 171:24]
    node _V_inB_8_3_T_1 = asSInt(_V_inB_8_3_T) @[ALU.scala 171:32]
    V_inB_8[3] <= _V_inB_8_3_T_1 @[ALU.scala 171:12]
    node _V_inB_8_4_T = bits(io.V_in_B, 39, 32) @[ALU.scala 172:24]
    node _V_inB_8_4_T_1 = asSInt(_V_inB_8_4_T) @[ALU.scala 172:32]
    V_inB_8[4] <= _V_inB_8_4_T_1 @[ALU.scala 172:12]
    node _V_inB_8_5_T = bits(io.V_in_B, 47, 40) @[ALU.scala 173:24]
    node _V_inB_8_5_T_1 = asSInt(_V_inB_8_5_T) @[ALU.scala 173:32]
    V_inB_8[5] <= _V_inB_8_5_T_1 @[ALU.scala 173:12]
    node _V_inB_8_6_T = bits(io.V_in_B, 55, 48) @[ALU.scala 174:24]
    node _V_inB_8_6_T_1 = asSInt(_V_inB_8_6_T) @[ALU.scala 174:32]
    V_inB_8[6] <= _V_inB_8_6_T_1 @[ALU.scala 174:12]
    node _V_inB_8_7_T = bits(io.V_in_B, 63, 56) @[ALU.scala 175:24]
    node _V_inB_8_7_T_1 = asSInt(_V_inB_8_7_T) @[ALU.scala 175:32]
    V_inB_8[7] <= _V_inB_8_7_T_1 @[ALU.scala 175:12]
    node _V_inB_8_8_T = bits(io.V_in_B, 71, 64) @[ALU.scala 176:24]
    node _V_inB_8_8_T_1 = asSInt(_V_inB_8_8_T) @[ALU.scala 176:32]
    V_inB_8[8] <= _V_inB_8_8_T_1 @[ALU.scala 176:12]
    node _V_inB_8_9_T = bits(io.V_in_B, 79, 72) @[ALU.scala 177:24]
    node _V_inB_8_9_T_1 = asSInt(_V_inB_8_9_T) @[ALU.scala 177:32]
    V_inB_8[9] <= _V_inB_8_9_T_1 @[ALU.scala 177:12]
    node _V_inB_8_10_T = bits(io.V_in_B, 87, 80) @[ALU.scala 178:25]
    node _V_inB_8_10_T_1 = asSInt(_V_inB_8_10_T) @[ALU.scala 178:33]
    V_inB_8[10] <= _V_inB_8_10_T_1 @[ALU.scala 178:13]
    node _V_inB_8_11_T = bits(io.V_in_B, 95, 88) @[ALU.scala 179:25]
    node _V_inB_8_11_T_1 = asSInt(_V_inB_8_11_T) @[ALU.scala 179:33]
    V_inB_8[11] <= _V_inB_8_11_T_1 @[ALU.scala 179:13]
    node _V_inB_8_12_T = bits(io.V_in_B, 103, 96) @[ALU.scala 180:25]
    node _V_inB_8_12_T_1 = asSInt(_V_inB_8_12_T) @[ALU.scala 180:34]
    V_inB_8[12] <= _V_inB_8_12_T_1 @[ALU.scala 180:13]
    node _V_inB_8_13_T = bits(io.V_in_B, 111, 104) @[ALU.scala 181:25]
    node _V_inB_8_13_T_1 = asSInt(_V_inB_8_13_T) @[ALU.scala 181:35]
    V_inB_8[13] <= _V_inB_8_13_T_1 @[ALU.scala 181:13]
    node _V_inB_8_14_T = bits(io.V_in_B, 119, 112) @[ALU.scala 182:25]
    node _V_inB_8_14_T_1 = asSInt(_V_inB_8_14_T) @[ALU.scala 182:35]
    V_inB_8[14] <= _V_inB_8_14_T_1 @[ALU.scala 182:13]
    node _V_inB_8_15_T = bits(io.V_in_B, 127, 120) @[ALU.scala 183:25]
    node _V_inB_8_15_T_1 = asSInt(_V_inB_8_15_T) @[ALU.scala 183:35]
    V_inB_8[15] <= _V_inB_8_15_T_1 @[ALU.scala 183:13]
    node _inA_16_0_T = bits(inA_extend, 15, 0) @[ALU.scala 187:24]
    node _inA_16_0_T_1 = asSInt(_inA_16_0_T) @[ALU.scala 187:31]
    inA_16[0] <= _inA_16_0_T_1 @[ALU.scala 187:11]
    node _inA_16_1_T = bits(inA_extend, 31, 16) @[ALU.scala 188:24]
    node _inA_16_1_T_1 = asSInt(_inA_16_1_T) @[ALU.scala 188:32]
    inA_16[1] <= _inA_16_1_T_1 @[ALU.scala 188:11]
    node _inA_16_2_T = bits(inA_extend, 47, 32) @[ALU.scala 189:24]
    node _inA_16_2_T_1 = asSInt(_inA_16_2_T) @[ALU.scala 189:32]
    inA_16[2] <= _inA_16_2_T_1 @[ALU.scala 189:11]
    node _inA_16_3_T = bits(inA_extend, 63, 48) @[ALU.scala 190:24]
    node _inA_16_3_T_1 = asSInt(_inA_16_3_T) @[ALU.scala 190:32]
    inA_16[3] <= _inA_16_3_T_1 @[ALU.scala 190:11]
    node _inA_16_4_T = bits(inA_extend, 79, 64) @[ALU.scala 191:24]
    node _inA_16_4_T_1 = asSInt(_inA_16_4_T) @[ALU.scala 191:32]
    inA_16[4] <= _inA_16_4_T_1 @[ALU.scala 191:11]
    node _inA_16_5_T = bits(inA_extend, 95, 80) @[ALU.scala 192:24]
    node _inA_16_5_T_1 = asSInt(_inA_16_5_T) @[ALU.scala 192:32]
    inA_16[5] <= _inA_16_5_T_1 @[ALU.scala 192:11]
    node _inA_16_6_T = bits(inA_extend, 111, 96) @[ALU.scala 193:24]
    node _inA_16_6_T_1 = asSInt(_inA_16_6_T) @[ALU.scala 193:33]
    inA_16[6] <= _inA_16_6_T_1 @[ALU.scala 193:11]
    node _inA_16_7_T = bits(inA_extend, 127, 112) @[ALU.scala 194:24]
    node _inA_16_7_T_1 = asSInt(_inA_16_7_T) @[ALU.scala 194:34]
    inA_16[7] <= _inA_16_7_T_1 @[ALU.scala 194:11]
    node _inB_16_0_T = bits(inB_extend, 15, 0) @[ALU.scala 196:24]
    node _inB_16_0_T_1 = asSInt(_inB_16_0_T) @[ALU.scala 196:31]
    inB_16[0] <= _inB_16_0_T_1 @[ALU.scala 196:11]
    node _inB_16_1_T = bits(inB_extend, 31, 16) @[ALU.scala 197:24]
    node _inB_16_1_T_1 = asSInt(_inB_16_1_T) @[ALU.scala 197:32]
    inB_16[1] <= _inB_16_1_T_1 @[ALU.scala 197:11]
    node _inB_16_2_T = bits(inB_extend, 47, 32) @[ALU.scala 198:24]
    node _inB_16_2_T_1 = asSInt(_inB_16_2_T) @[ALU.scala 198:32]
    inB_16[2] <= _inB_16_2_T_1 @[ALU.scala 198:11]
    node _inB_16_3_T = bits(inB_extend, 63, 48) @[ALU.scala 199:24]
    node _inB_16_3_T_1 = asSInt(_inB_16_3_T) @[ALU.scala 199:32]
    inB_16[3] <= _inB_16_3_T_1 @[ALU.scala 199:11]
    node _inB_16_4_T = bits(inB_extend, 79, 64) @[ALU.scala 200:24]
    node _inB_16_4_T_1 = asSInt(_inB_16_4_T) @[ALU.scala 200:32]
    inB_16[4] <= _inB_16_4_T_1 @[ALU.scala 200:11]
    node _inB_16_5_T = bits(inB_extend, 95, 80) @[ALU.scala 201:24]
    node _inB_16_5_T_1 = asSInt(_inB_16_5_T) @[ALU.scala 201:32]
    inB_16[5] <= _inB_16_5_T_1 @[ALU.scala 201:11]
    node _inB_16_6_T = bits(inB_extend, 111, 96) @[ALU.scala 202:24]
    node _inB_16_6_T_1 = asSInt(_inB_16_6_T) @[ALU.scala 202:33]
    inB_16[6] <= _inB_16_6_T_1 @[ALU.scala 202:11]
    node _inB_16_7_T = bits(inB_extend, 127, 112) @[ALU.scala 203:24]
    node _inB_16_7_T_1 = asSInt(_inB_16_7_T) @[ALU.scala 203:34]
    inB_16[7] <= _inB_16_7_T_1 @[ALU.scala 203:11]
    node _V_inA_16_0_T = bits(io.V_in_A, 15, 0) @[ALU.scala 206:25]
    node _V_inA_16_0_T_1 = asSInt(_V_inA_16_0_T) @[ALU.scala 206:32]
    V_inA_16[0] <= _V_inA_16_0_T_1 @[ALU.scala 206:13]
    node _V_inA_16_1_T = bits(io.V_in_A, 31, 16) @[ALU.scala 207:25]
    node _V_inA_16_1_T_1 = asSInt(_V_inA_16_1_T) @[ALU.scala 207:33]
    V_inA_16[1] <= _V_inA_16_1_T_1 @[ALU.scala 207:13]
    node _V_inA_16_2_T = bits(io.V_in_A, 47, 32) @[ALU.scala 208:25]
    node _V_inA_16_2_T_1 = asSInt(_V_inA_16_2_T) @[ALU.scala 208:33]
    V_inA_16[2] <= _V_inA_16_2_T_1 @[ALU.scala 208:13]
    node _V_inA_16_3_T = bits(io.V_in_A, 63, 48) @[ALU.scala 209:25]
    node _V_inA_16_3_T_1 = asSInt(_V_inA_16_3_T) @[ALU.scala 209:33]
    V_inA_16[3] <= _V_inA_16_3_T_1 @[ALU.scala 209:13]
    node _V_inA_16_4_T = bits(io.V_in_A, 79, 64) @[ALU.scala 210:25]
    node _V_inA_16_4_T_1 = asSInt(_V_inA_16_4_T) @[ALU.scala 210:33]
    V_inA_16[4] <= _V_inA_16_4_T_1 @[ALU.scala 210:13]
    node _V_inA_16_5_T = bits(io.V_in_A, 95, 80) @[ALU.scala 211:25]
    node _V_inA_16_5_T_1 = asSInt(_V_inA_16_5_T) @[ALU.scala 211:33]
    V_inA_16[5] <= _V_inA_16_5_T_1 @[ALU.scala 211:13]
    node _V_inA_16_6_T = bits(io.V_in_A, 111, 96) @[ALU.scala 212:25]
    node _V_inA_16_6_T_1 = asSInt(_V_inA_16_6_T) @[ALU.scala 212:34]
    V_inA_16[6] <= _V_inA_16_6_T_1 @[ALU.scala 212:13]
    node _V_inA_16_7_T = bits(io.V_in_A, 127, 112) @[ALU.scala 213:25]
    node _V_inA_16_7_T_1 = asSInt(_V_inA_16_7_T) @[ALU.scala 213:35]
    V_inA_16[7] <= _V_inA_16_7_T_1 @[ALU.scala 213:13]
    node _V_inB_16_0_T = bits(io.V_in_B, 15, 0) @[ALU.scala 215:25]
    node _V_inB_16_0_T_1 = asSInt(_V_inB_16_0_T) @[ALU.scala 215:32]
    V_inB_16[0] <= _V_inB_16_0_T_1 @[ALU.scala 215:13]
    node _V_inB_16_1_T = bits(io.V_in_B, 31, 16) @[ALU.scala 216:25]
    node _V_inB_16_1_T_1 = asSInt(_V_inB_16_1_T) @[ALU.scala 216:33]
    V_inB_16[1] <= _V_inB_16_1_T_1 @[ALU.scala 216:13]
    node _V_inB_16_2_T = bits(io.V_in_B, 47, 32) @[ALU.scala 217:25]
    node _V_inB_16_2_T_1 = asSInt(_V_inB_16_2_T) @[ALU.scala 217:33]
    V_inB_16[2] <= _V_inB_16_2_T_1 @[ALU.scala 217:13]
    node _V_inB_16_3_T = bits(io.V_in_B, 63, 48) @[ALU.scala 218:25]
    node _V_inB_16_3_T_1 = asSInt(_V_inB_16_3_T) @[ALU.scala 218:33]
    V_inB_16[3] <= _V_inB_16_3_T_1 @[ALU.scala 218:13]
    node _V_inB_16_4_T = bits(io.V_in_B, 79, 64) @[ALU.scala 219:25]
    node _V_inB_16_4_T_1 = asSInt(_V_inB_16_4_T) @[ALU.scala 219:33]
    V_inB_16[4] <= _V_inB_16_4_T_1 @[ALU.scala 219:13]
    node _V_inB_16_5_T = bits(io.V_in_B, 95, 80) @[ALU.scala 220:25]
    node _V_inB_16_5_T_1 = asSInt(_V_inB_16_5_T) @[ALU.scala 220:33]
    V_inB_16[5] <= _V_inB_16_5_T_1 @[ALU.scala 220:13]
    node _V_inB_16_6_T = bits(io.V_in_B, 111, 96) @[ALU.scala 221:25]
    node _V_inB_16_6_T_1 = asSInt(_V_inB_16_6_T) @[ALU.scala 221:34]
    V_inB_16[6] <= _V_inB_16_6_T_1 @[ALU.scala 221:13]
    node _V_inB_16_7_T = bits(io.V_in_B, 127, 112) @[ALU.scala 222:25]
    node _V_inB_16_7_T_1 = asSInt(_V_inB_16_7_T) @[ALU.scala 222:35]
    V_inB_16[7] <= _V_inB_16_7_T_1 @[ALU.scala 222:13]
    node _inA_32_0_T = bits(inA_extend, 31, 0) @[ALU.scala 226:24]
    node _inA_32_0_T_1 = asSInt(_inA_32_0_T) @[ALU.scala 226:31]
    inA_32[0] <= _inA_32_0_T_1 @[ALU.scala 226:11]
    node _inA_32_1_T = bits(inA_extend, 63, 32) @[ALU.scala 227:24]
    node _inA_32_1_T_1 = asSInt(_inA_32_1_T) @[ALU.scala 227:32]
    inA_32[1] <= _inA_32_1_T_1 @[ALU.scala 227:11]
    node _inA_32_2_T = bits(inA_extend, 95, 64) @[ALU.scala 228:24]
    node _inA_32_2_T_1 = asSInt(_inA_32_2_T) @[ALU.scala 228:32]
    inA_32[2] <= _inA_32_2_T_1 @[ALU.scala 228:11]
    node _inA_32_3_T = bits(inA_extend, 127, 96) @[ALU.scala 229:24]
    node _inA_32_3_T_1 = asSInt(_inA_32_3_T) @[ALU.scala 229:33]
    inA_32[3] <= _inA_32_3_T_1 @[ALU.scala 229:11]
    node _inB_32_0_T = bits(inB_extend, 31, 0) @[ALU.scala 231:24]
    node _inB_32_0_T_1 = asSInt(_inB_32_0_T) @[ALU.scala 231:31]
    inB_32[0] <= _inB_32_0_T_1 @[ALU.scala 231:11]
    node _inB_32_1_T = bits(inB_extend, 63, 32) @[ALU.scala 232:24]
    node _inB_32_1_T_1 = asSInt(_inB_32_1_T) @[ALU.scala 232:32]
    inB_32[1] <= _inB_32_1_T_1 @[ALU.scala 232:11]
    node _inB_32_2_T = bits(inB_extend, 95, 64) @[ALU.scala 233:24]
    node _inB_32_2_T_1 = asSInt(_inB_32_2_T) @[ALU.scala 233:32]
    inB_32[2] <= _inB_32_2_T_1 @[ALU.scala 233:11]
    node _inB_32_3_T = bits(inB_extend, 127, 96) @[ALU.scala 234:24]
    node _inB_32_3_T_1 = asSInt(_inB_32_3_T) @[ALU.scala 234:33]
    inB_32[3] <= _inB_32_3_T_1 @[ALU.scala 234:11]
    node _V_inA_32_0_T = bits(io.V_in_A, 31, 0) @[ALU.scala 237:25]
    node _V_inA_32_0_T_1 = asSInt(_V_inA_32_0_T) @[ALU.scala 237:32]
    V_inA_32[0] <= _V_inA_32_0_T_1 @[ALU.scala 237:13]
    node _V_inA_32_1_T = bits(io.V_in_A, 63, 32) @[ALU.scala 238:25]
    node _V_inA_32_1_T_1 = asSInt(_V_inA_32_1_T) @[ALU.scala 238:33]
    V_inA_32[1] <= _V_inA_32_1_T_1 @[ALU.scala 238:13]
    node _V_inA_32_2_T = bits(io.V_in_A, 95, 64) @[ALU.scala 239:25]
    node _V_inA_32_2_T_1 = asSInt(_V_inA_32_2_T) @[ALU.scala 239:33]
    V_inA_32[2] <= _V_inA_32_2_T_1 @[ALU.scala 239:13]
    node _V_inA_32_3_T = bits(io.V_in_A, 127, 96) @[ALU.scala 240:25]
    node _V_inA_32_3_T_1 = asSInt(_V_inA_32_3_T) @[ALU.scala 240:34]
    V_inA_32[3] <= _V_inA_32_3_T_1 @[ALU.scala 240:13]
    node _V_inB_32_0_T = bits(io.V_in_B, 31, 0) @[ALU.scala 242:25]
    node _V_inB_32_0_T_1 = asSInt(_V_inB_32_0_T) @[ALU.scala 242:32]
    V_inB_32[0] <= _V_inB_32_0_T_1 @[ALU.scala 242:13]
    node _V_inB_32_1_T = bits(io.V_in_B, 63, 32) @[ALU.scala 243:25]
    node _V_inB_32_1_T_1 = asSInt(_V_inB_32_1_T) @[ALU.scala 243:33]
    V_inB_32[1] <= _V_inB_32_1_T_1 @[ALU.scala 243:13]
    node _V_inB_32_2_T = bits(io.V_in_B, 95, 64) @[ALU.scala 244:25]
    node _V_inB_32_2_T_1 = asSInt(_V_inB_32_2_T) @[ALU.scala 244:33]
    V_inB_32[2] <= _V_inB_32_2_T_1 @[ALU.scala 244:13]
    node _V_inB_32_3_T = bits(io.V_in_B, 127, 96) @[ALU.scala 245:25]
    node _V_inB_32_3_T_1 = asSInt(_V_inB_32_3_T) @[ALU.scala 245:34]
    V_inB_32[3] <= _V_inB_32_3_T_1 @[ALU.scala 245:13]
    node _inA_64_0_T = bits(inA_extend, 63, 0) @[ALU.scala 249:24]
    node _inA_64_0_T_1 = asSInt(_inA_64_0_T) @[ALU.scala 249:31]
    inA_64[0] <= _inA_64_0_T_1 @[ALU.scala 249:11]
    node _inA_64_1_T = bits(inA_extend, 127, 64) @[ALU.scala 250:24]
    node _inA_64_1_T_1 = asSInt(_inA_64_1_T) @[ALU.scala 250:33]
    inA_64[1] <= _inA_64_1_T_1 @[ALU.scala 250:11]
    node _inB_64_0_T = bits(inB_extend, 63, 0) @[ALU.scala 252:24]
    node _inB_64_0_T_1 = asSInt(_inB_64_0_T) @[ALU.scala 252:31]
    inB_64[0] <= _inB_64_0_T_1 @[ALU.scala 252:11]
    node _inB_64_1_T = bits(inB_extend, 127, 64) @[ALU.scala 253:24]
    node _inB_64_1_T_1 = asSInt(_inB_64_1_T) @[ALU.scala 253:33]
    inB_64[1] <= _inB_64_1_T_1 @[ALU.scala 253:11]
    node _V_inA_64_0_T = bits(io.V_in_A, 63, 0) @[ALU.scala 256:25]
    node _V_inA_64_0_T_1 = asSInt(_V_inA_64_0_T) @[ALU.scala 256:32]
    V_inA_64[0] <= _V_inA_64_0_T_1 @[ALU.scala 256:13]
    node _V_inA_64_1_T = bits(io.V_in_A, 127, 64) @[ALU.scala 257:25]
    node _V_inA_64_1_T_1 = asSInt(_V_inA_64_1_T) @[ALU.scala 257:34]
    V_inA_64[1] <= _V_inA_64_1_T_1 @[ALU.scala 257:13]
    node _V_inB_64_0_T = bits(io.V_in_B, 63, 0) @[ALU.scala 259:25]
    node _V_inB_64_0_T_1 = asSInt(_V_inB_64_0_T) @[ALU.scala 259:32]
    V_inB_64[0] <= _V_inB_64_0_T_1 @[ALU.scala 259:13]
    node _V_inB_64_1_T = bits(io.V_in_B, 127, 64) @[ALU.scala 260:25]
    node _V_inB_64_1_T_1 = asSInt(_V_inB_64_1_T) @[ALU.scala 260:34]
    V_inB_64[1] <= _V_inB_64_1_T_1 @[ALU.scala 260:13]
    node _T = eq(io.in_I, UInt<1>("h01")) @[ALU.scala 264:15]
    when _T : @[ALU.scala 264:25]
      node _out_T = eq(io.alu_Op, UInt<9>("h00")) @[ALU.scala 266:23]
      node _out_T_1 = eq(io.alu_Op, UInt<9>("h00")) @[ALU.scala 266:48]
      node _out_T_2 = or(_out_T, _out_T_1) @[ALU.scala 266:35]
      node _out_T_3 = eq(io.alu_Op, UInt<9>("h00")) @[ALU.scala 266:74]
      node _out_T_4 = or(_out_T_2, _out_T_3) @[ALU.scala 266:61]
      node _out_T_5 = eq(io.alu_Op, UInt<9>("h00")) @[ALU.scala 266:98]
      node _out_T_6 = or(_out_T_4, _out_T_5) @[ALU.scala 266:85]
      node _out_T_7 = eq(io.alu_Op, UInt<9>("h00")) @[ALU.scala 266:122]
      node _out_T_8 = or(_out_T_6, _out_T_7) @[ALU.scala 266:109]
      node _out_T_9 = eq(io.alu_Op, UInt<9>("h00")) @[ALU.scala 266:147]
      node _out_T_10 = or(_out_T_8, _out_T_9) @[ALU.scala 266:134]
      node _out_T_11 = add(io.in_A, io.in_B) @[ALU.scala 266:171]
      node _out_T_12 = tail(_out_T_11, 1) @[ALU.scala 266:171]
      node _out_T_13 = asSInt(_out_T_12) @[ALU.scala 266:171]
      node _out_T_14 = eq(io.alu_Op, UInt<9>("h01")) @[ALU.scala 267:23]
      node _out_T_15 = eq(io.alu_Op, UInt<9>("h01")) @[ALU.scala 267:48]
      node _out_T_16 = or(_out_T_14, _out_T_15) @[ALU.scala 267:35]
      node _out_T_17 = asUInt(io.in_A) @[ALU.scala 267:71]
      node _out_T_18 = bits(io.in_B, 18, 0) @[ALU.scala 267:88]
      node _out_T_19 = dshl(_out_T_17, _out_T_18) @[ALU.scala 267:78]
      node _out_T_20 = asSInt(_out_T_19) @[ALU.scala 267:104]
      node _out_T_21 = eq(io.alu_Op, UInt<9>("h02")) @[ALU.scala 268:23]
      node _out_T_22 = eq(io.alu_Op, UInt<9>("h02")) @[ALU.scala 268:48]
      node _out_T_23 = or(_out_T_21, _out_T_22) @[ALU.scala 268:35]
      node _out_T_24 = lt(io.in_A, io.in_B) @[ALU.scala 268:74]
      node _out_T_25 = mux(_out_T_24, asSInt(UInt<2>("h01")), asSInt(UInt<1>("h00"))) @[ALU.scala 268:65]
      node _out_T_26 = eq(io.alu_Op, UInt<9>("h03")) @[ALU.scala 269:23]
      node _out_T_27 = eq(io.alu_Op, UInt<9>("h03")) @[ALU.scala 269:49]
      node _out_T_28 = or(_out_T_26, _out_T_27) @[ALU.scala 269:36]
      node _out_T_29 = lt(io.in_A, io.in_B) @[ALU.scala 269:76]
      node _out_T_30 = mux(_out_T_29, asSInt(UInt<2>("h01")), asSInt(UInt<1>("h00"))) @[ALU.scala 269:67]
      node _out_T_31 = eq(io.alu_Op, UInt<9>("h04")) @[ALU.scala 270:23]
      node _out_T_32 = eq(io.alu_Op, UInt<9>("h04")) @[ALU.scala 270:48]
      node _out_T_33 = or(_out_T_31, _out_T_32) @[ALU.scala 270:35]
      node _out_T_34 = xor(io.in_A, io.in_B) @[ALU.scala 270:71]
      node _out_T_35 = asSInt(_out_T_34) @[ALU.scala 270:71]
      node _out_T_36 = eq(io.alu_Op, UInt<9>("h05")) @[ALU.scala 271:23]
      node _out_T_37 = eq(io.alu_Op, UInt<9>("h05")) @[ALU.scala 271:48]
      node _out_T_38 = or(_out_T_36, _out_T_37) @[ALU.scala 271:35]
      node _out_T_39 = asUInt(io.in_A) @[ALU.scala 271:71]
      node _out_T_40 = bits(io.in_B, 18, 0) @[ALU.scala 271:88]
      node _out_T_41 = dshr(_out_T_39, _out_T_40) @[ALU.scala 271:78]
      node _out_T_42 = asSInt(_out_T_41) @[ALU.scala 271:104]
      node _out_T_43 = eq(io.alu_Op, UInt<9>("h06")) @[ALU.scala 272:23]
      node _out_T_44 = eq(io.alu_Op, UInt<9>("h06")) @[ALU.scala 272:47]
      node _out_T_45 = or(_out_T_43, _out_T_44) @[ALU.scala 272:34]
      node _out_T_46 = or(io.in_A, io.in_B) @[ALU.scala 272:69]
      node _out_T_47 = asSInt(_out_T_46) @[ALU.scala 272:69]
      node _out_T_48 = eq(io.alu_Op, UInt<9>("h07")) @[ALU.scala 273:23]
      node _out_T_49 = eq(io.alu_Op, UInt<9>("h07")) @[ALU.scala 273:48]
      node _out_T_50 = or(_out_T_48, _out_T_49) @[ALU.scala 273:35]
      node _out_T_51 = and(io.in_A, io.in_B) @[ALU.scala 273:71]
      node _out_T_52 = asSInt(_out_T_51) @[ALU.scala 273:71]
      node _out_T_53 = eq(io.alu_Op, UInt<9>("h08")) @[ALU.scala 274:23]
      node _out_T_54 = sub(io.in_A, io.in_B) @[ALU.scala 274:45]
      node _out_T_55 = tail(_out_T_54, 1) @[ALU.scala 274:45]
      node _out_T_56 = asSInt(_out_T_55) @[ALU.scala 274:45]
      node _out_T_57 = eq(io.alu_Op, UInt<9>("h0d")) @[ALU.scala 275:23]
      node _out_T_58 = eq(io.alu_Op, UInt<9>("h0d")) @[ALU.scala 275:48]
      node _out_T_59 = or(_out_T_57, _out_T_58) @[ALU.scala 275:35]
      node _out_T_60 = asUInt(io.in_A) @[ALU.scala 275:71]
      node _out_T_61 = bits(io.in_B, 18, 0) @[ALU.scala 275:88]
      node _out_T_62 = dshr(_out_T_60, _out_T_61) @[ALU.scala 275:78]
      node _out_T_63 = asSInt(_out_T_62) @[ALU.scala 275:104]
      node _out_T_64 = eq(io.alu_Op, UInt<9>("h01f")) @[ALU.scala 276:23]
      node _out_T_65 = eq(io.alu_Op, UInt<9>("h01f")) @[ALU.scala 276:48]
      node _out_T_66 = or(_out_T_64, _out_T_65) @[ALU.scala 276:35]
      node _out_T_67 = mux(_out_T_66, io.in_A, asSInt(UInt<1>("h00"))) @[ALU.scala 276:12]
      node _out_T_68 = mux(_out_T_59, _out_T_63, _out_T_67) @[ALU.scala 275:12]
      node _out_T_69 = mux(_out_T_53, _out_T_56, _out_T_68) @[ALU.scala 274:12]
      node _out_T_70 = mux(_out_T_50, _out_T_52, _out_T_69) @[ALU.scala 273:12]
      node _out_T_71 = mux(_out_T_45, _out_T_47, _out_T_70) @[ALU.scala 272:12]
      node _out_T_72 = mux(_out_T_38, _out_T_42, _out_T_71) @[ALU.scala 271:12]
      node _out_T_73 = mux(_out_T_33, _out_T_35, _out_T_72) @[ALU.scala 270:12]
      node _out_T_74 = mux(_out_T_28, _out_T_30, _out_T_73) @[ALU.scala 269:12]
      node _out_T_75 = mux(_out_T_23, _out_T_25, _out_T_74) @[ALU.scala 268:12]
      node _out_T_76 = mux(_out_T_16, _out_T_20, _out_T_75) @[ALU.scala 267:12]
      node out = mux(_out_T_10, _out_T_13, _out_T_76) @[ALU.scala 266:12]
      io.out <= out @[ALU.scala 278:12]
      skip @[ALU.scala 264:25]
    else : @[ALU.scala 281:31]
      node _T_1 = eq(io.in_V, UInt<1>("h01")) @[ALU.scala 281:21]
      when _T_1 : @[ALU.scala 281:31]
        node _T_2 = eq(io.alu_Op, UInt<9>("h07")) @[ALU.scala 284:21]
        when _T_2 : @[ALU.scala 284:38]
          node _T_3 = leq(io.in_A, io.in_B) @[ALU.scala 285:22]
          when _T_3 : @[ALU.scala 285:33]
            io.out <= io.in_A @[ALU.scala 286:20]
            skip @[ALU.scala 285:33]
          else : @[ALU.scala 287:38]
            node _T_4 = gt(io.in_A, io.in_B) @[ALU.scala 287:28]
            when _T_4 : @[ALU.scala 287:38]
              io.out <= io.in_B @[ALU.scala 288:20]
              skip @[ALU.scala 287:38]
            else : @[ALU.scala 289:20]
              io.out <= asSInt(UInt<1>("h00")) @[ALU.scala 290:20]
              skip @[ALU.scala 289:20]
          skip @[ALU.scala 284:38]
        else : @[ALU.scala 297:70]
          node _T_5 = eq(io.alu_Op, UInt<9>("h03")) @[ALU.scala 297:27]
          node _T_6 = eq(io.alu_lmul, UInt<1>("h00")) @[ALU.scala 297:56]
          node _T_7 = and(_T_5, _T_6) @[ALU.scala 297:41]
          when _T_7 : @[ALU.scala 297:70]
            node _T_8 = eq(io.alu_sew, UInt<2>("h03")) @[ALU.scala 298:26]
            when _T_8 : @[ALU.scala 298:40]
              node _h_T = bits(io.alu_imm, 63, 0) @[ALU.scala 299:32]
              node h = asSInt(_h_T) @[ALU.scala 299:39]
              node _out64_0_T = add(V_inB_64[0], h) @[ALU.scala 301:42]
              node _out64_0_T_1 = tail(_out64_0_T, 1) @[ALU.scala 301:42]
              node _out64_0_T_2 = asSInt(_out64_0_T_1) @[ALU.scala 301:42]
              out64[0] <= _out64_0_T_2 @[ALU.scala 301:26]
              node _out64_1_T = add(V_inB_64[1], h) @[ALU.scala 301:42]
              node _out64_1_T_1 = tail(_out64_1_T, 1) @[ALU.scala 301:42]
              node _out64_1_T_2 = asSInt(_out64_1_T_1) @[ALU.scala 301:42]
              out64[1] <= _out64_1_T_2 @[ALU.scala 301:26]
              node io_V_out_lo = asUInt(out64[0]) @[Cat.scala 30:58]
              node io_V_out_hi = asUInt(out64[1]) @[Cat.scala 30:58]
              node _io_V_out_T = cat(io_V_out_hi, io_V_out_lo) @[Cat.scala 30:58]
              node _io_V_out_T_1 = asSInt(_io_V_out_T) @[ALU.scala 303:51]
              io.V_out <= _io_V_out_T_1 @[ALU.scala 303:22]
              skip @[ALU.scala 298:40]
            else : @[ALU.scala 304:46]
              node _T_9 = eq(io.alu_sew, UInt<2>("h02")) @[ALU.scala 304:32]
              when _T_9 : @[ALU.scala 304:46]
                node _h_T_1 = bits(io.alu_imm, 31, 0) @[ALU.scala 305:32]
                node h_1 = asSInt(_h_T_1) @[ALU.scala 305:39]
                node _out32_0_T = add(V_inB_32[0], h_1) @[ALU.scala 307:42]
                node _out32_0_T_1 = tail(_out32_0_T, 1) @[ALU.scala 307:42]
                node _out32_0_T_2 = asSInt(_out32_0_T_1) @[ALU.scala 307:42]
                out32[0] <= _out32_0_T_2 @[ALU.scala 307:26]
                node _out32_1_T = add(V_inB_32[1], h_1) @[ALU.scala 307:42]
                node _out32_1_T_1 = tail(_out32_1_T, 1) @[ALU.scala 307:42]
                node _out32_1_T_2 = asSInt(_out32_1_T_1) @[ALU.scala 307:42]
                out32[1] <= _out32_1_T_2 @[ALU.scala 307:26]
                node _out32_2_T = add(V_inB_32[2], h_1) @[ALU.scala 307:42]
                node _out32_2_T_1 = tail(_out32_2_T, 1) @[ALU.scala 307:42]
                node _out32_2_T_2 = asSInt(_out32_2_T_1) @[ALU.scala 307:42]
                out32[2] <= _out32_2_T_2 @[ALU.scala 307:26]
                node _out32_3_T = add(V_inB_32[3], h_1) @[ALU.scala 307:42]
                node _out32_3_T_1 = tail(_out32_3_T, 1) @[ALU.scala 307:42]
                node _out32_3_T_2 = asSInt(_out32_3_T_1) @[ALU.scala 307:42]
                out32[3] <= _out32_3_T_2 @[ALU.scala 307:26]
                node io_V_out_lo_lo = asUInt(out32[0]) @[Cat.scala 30:58]
                node io_V_out_lo_hi = asUInt(out32[1]) @[Cat.scala 30:58]
                node io_V_out_lo_1 = cat(io_V_out_lo_hi, io_V_out_lo_lo) @[Cat.scala 30:58]
                node io_V_out_hi_lo = asUInt(out32[2]) @[Cat.scala 30:58]
                node io_V_out_hi_hi = asUInt(out32[3]) @[Cat.scala 30:58]
                node io_V_out_hi_1 = cat(io_V_out_hi_hi, io_V_out_hi_lo) @[Cat.scala 30:58]
                node _io_V_out_T_2 = cat(io_V_out_hi_1, io_V_out_lo_1) @[Cat.scala 30:58]
                node _io_V_out_T_3 = asSInt(_io_V_out_T_2) @[ALU.scala 309:71]
                io.V_out <= _io_V_out_T_3 @[ALU.scala 309:22]
                skip @[ALU.scala 304:46]
              else : @[ALU.scala 310:46]
                node _T_10 = eq(io.alu_sew, UInt<1>("h01")) @[ALU.scala 310:32]
                when _T_10 : @[ALU.scala 310:46]
                  node _h_T_2 = bits(io.alu_imm, 15, 0) @[ALU.scala 311:32]
                  node h_2 = asSInt(_h_T_2) @[ALU.scala 311:39]
                  node _out16_0_T = add(V_inB_16[0], h_2) @[ALU.scala 313:42]
                  node _out16_0_T_1 = tail(_out16_0_T, 1) @[ALU.scala 313:42]
                  node _out16_0_T_2 = asSInt(_out16_0_T_1) @[ALU.scala 313:42]
                  out16[0] <= _out16_0_T_2 @[ALU.scala 313:26]
                  node _out16_1_T = add(V_inB_16[1], h_2) @[ALU.scala 313:42]
                  node _out16_1_T_1 = tail(_out16_1_T, 1) @[ALU.scala 313:42]
                  node _out16_1_T_2 = asSInt(_out16_1_T_1) @[ALU.scala 313:42]
                  out16[1] <= _out16_1_T_2 @[ALU.scala 313:26]
                  node _out16_2_T = add(V_inB_16[2], h_2) @[ALU.scala 313:42]
                  node _out16_2_T_1 = tail(_out16_2_T, 1) @[ALU.scala 313:42]
                  node _out16_2_T_2 = asSInt(_out16_2_T_1) @[ALU.scala 313:42]
                  out16[2] <= _out16_2_T_2 @[ALU.scala 313:26]
                  node _out16_3_T = add(V_inB_16[3], h_2) @[ALU.scala 313:42]
                  node _out16_3_T_1 = tail(_out16_3_T, 1) @[ALU.scala 313:42]
                  node _out16_3_T_2 = asSInt(_out16_3_T_1) @[ALU.scala 313:42]
                  out16[3] <= _out16_3_T_2 @[ALU.scala 313:26]
                  node _out16_4_T = add(V_inB_16[4], h_2) @[ALU.scala 313:42]
                  node _out16_4_T_1 = tail(_out16_4_T, 1) @[ALU.scala 313:42]
                  node _out16_4_T_2 = asSInt(_out16_4_T_1) @[ALU.scala 313:42]
                  out16[4] <= _out16_4_T_2 @[ALU.scala 313:26]
                  node _out16_5_T = add(V_inB_16[5], h_2) @[ALU.scala 313:42]
                  node _out16_5_T_1 = tail(_out16_5_T, 1) @[ALU.scala 313:42]
                  node _out16_5_T_2 = asSInt(_out16_5_T_1) @[ALU.scala 313:42]
                  out16[5] <= _out16_5_T_2 @[ALU.scala 313:26]
                  node _out16_6_T = add(V_inB_16[6], h_2) @[ALU.scala 313:42]
                  node _out16_6_T_1 = tail(_out16_6_T, 1) @[ALU.scala 313:42]
                  node _out16_6_T_2 = asSInt(_out16_6_T_1) @[ALU.scala 313:42]
                  out16[6] <= _out16_6_T_2 @[ALU.scala 313:26]
                  node _out16_7_T = add(V_inB_16[7], h_2) @[ALU.scala 313:42]
                  node _out16_7_T_1 = tail(_out16_7_T, 1) @[ALU.scala 313:42]
                  node _out16_7_T_2 = asSInt(_out16_7_T_1) @[ALU.scala 313:42]
                  out16[7] <= _out16_7_T_2 @[ALU.scala 313:26]
                  node io_V_out_lo_lo_lo = asUInt(out16[0]) @[Cat.scala 30:58]
                  node io_V_out_lo_lo_hi = asUInt(out16[1]) @[Cat.scala 30:58]
                  node io_V_out_lo_lo_1 = cat(io_V_out_lo_lo_hi, io_V_out_lo_lo_lo) @[Cat.scala 30:58]
                  node io_V_out_lo_hi_lo = asUInt(out16[2]) @[Cat.scala 30:58]
                  node io_V_out_lo_hi_hi = asUInt(out16[3]) @[Cat.scala 30:58]
                  node io_V_out_lo_hi_1 = cat(io_V_out_lo_hi_hi, io_V_out_lo_hi_lo) @[Cat.scala 30:58]
                  node io_V_out_lo_2 = cat(io_V_out_lo_hi_1, io_V_out_lo_lo_1) @[Cat.scala 30:58]
                  node io_V_out_hi_lo_lo = asUInt(out16[4]) @[Cat.scala 30:58]
                  node io_V_out_hi_lo_hi = asUInt(out16[5]) @[Cat.scala 30:58]
                  node io_V_out_hi_lo_1 = cat(io_V_out_hi_lo_hi, io_V_out_hi_lo_lo) @[Cat.scala 30:58]
                  node io_V_out_hi_hi_lo = asUInt(out16[6]) @[Cat.scala 30:58]
                  node io_V_out_hi_hi_hi = asUInt(out16[7]) @[Cat.scala 30:58]
                  node io_V_out_hi_hi_1 = cat(io_V_out_hi_hi_hi, io_V_out_hi_hi_lo) @[Cat.scala 30:58]
                  node io_V_out_hi_2 = cat(io_V_out_hi_hi_1, io_V_out_hi_lo_1) @[Cat.scala 30:58]
                  node _io_V_out_T_4 = cat(io_V_out_hi_2, io_V_out_lo_2) @[Cat.scala 30:58]
                  node _io_V_out_T_5 = asSInt(_io_V_out_T_4) @[ALU.scala 315:111]
                  io.V_out <= _io_V_out_T_5 @[ALU.scala 315:22]
                  skip @[ALU.scala 310:46]
                else : @[ALU.scala 316:46]
                  node _T_11 = eq(io.alu_sew, UInt<1>("h00")) @[ALU.scala 316:32]
                  when _T_11 : @[ALU.scala 316:46]
                    node _h_T_3 = bits(io.alu_imm, 7, 0) @[ALU.scala 317:32]
                    node h_3 = asSInt(_h_T_3) @[ALU.scala 317:38]
                    node _out8_0_T = add(V_inB_8[0], h_3) @[ALU.scala 319:40]
                    node _out8_0_T_1 = tail(_out8_0_T, 1) @[ALU.scala 319:40]
                    node _out8_0_T_2 = asSInt(_out8_0_T_1) @[ALU.scala 319:40]
                    out8[0] <= _out8_0_T_2 @[ALU.scala 319:25]
                    node _out8_1_T = add(V_inB_8[1], h_3) @[ALU.scala 319:40]
                    node _out8_1_T_1 = tail(_out8_1_T, 1) @[ALU.scala 319:40]
                    node _out8_1_T_2 = asSInt(_out8_1_T_1) @[ALU.scala 319:40]
                    out8[1] <= _out8_1_T_2 @[ALU.scala 319:25]
                    node _out8_2_T = add(V_inB_8[2], h_3) @[ALU.scala 319:40]
                    node _out8_2_T_1 = tail(_out8_2_T, 1) @[ALU.scala 319:40]
                    node _out8_2_T_2 = asSInt(_out8_2_T_1) @[ALU.scala 319:40]
                    out8[2] <= _out8_2_T_2 @[ALU.scala 319:25]
                    node _out8_3_T = add(V_inB_8[3], h_3) @[ALU.scala 319:40]
                    node _out8_3_T_1 = tail(_out8_3_T, 1) @[ALU.scala 319:40]
                    node _out8_3_T_2 = asSInt(_out8_3_T_1) @[ALU.scala 319:40]
                    out8[3] <= _out8_3_T_2 @[ALU.scala 319:25]
                    node _out8_4_T = add(V_inB_8[4], h_3) @[ALU.scala 319:40]
                    node _out8_4_T_1 = tail(_out8_4_T, 1) @[ALU.scala 319:40]
                    node _out8_4_T_2 = asSInt(_out8_4_T_1) @[ALU.scala 319:40]
                    out8[4] <= _out8_4_T_2 @[ALU.scala 319:25]
                    node _out8_5_T = add(V_inB_8[5], h_3) @[ALU.scala 319:40]
                    node _out8_5_T_1 = tail(_out8_5_T, 1) @[ALU.scala 319:40]
                    node _out8_5_T_2 = asSInt(_out8_5_T_1) @[ALU.scala 319:40]
                    out8[5] <= _out8_5_T_2 @[ALU.scala 319:25]
                    node _out8_6_T = add(V_inB_8[6], h_3) @[ALU.scala 319:40]
                    node _out8_6_T_1 = tail(_out8_6_T, 1) @[ALU.scala 319:40]
                    node _out8_6_T_2 = asSInt(_out8_6_T_1) @[ALU.scala 319:40]
                    out8[6] <= _out8_6_T_2 @[ALU.scala 319:25]
                    node _out8_7_T = add(V_inB_8[7], h_3) @[ALU.scala 319:40]
                    node _out8_7_T_1 = tail(_out8_7_T, 1) @[ALU.scala 319:40]
                    node _out8_7_T_2 = asSInt(_out8_7_T_1) @[ALU.scala 319:40]
                    out8[7] <= _out8_7_T_2 @[ALU.scala 319:25]
                    node _out8_8_T = add(V_inB_8[8], h_3) @[ALU.scala 319:40]
                    node _out8_8_T_1 = tail(_out8_8_T, 1) @[ALU.scala 319:40]
                    node _out8_8_T_2 = asSInt(_out8_8_T_1) @[ALU.scala 319:40]
                    out8[8] <= _out8_8_T_2 @[ALU.scala 319:25]
                    node _out8_9_T = add(V_inB_8[9], h_3) @[ALU.scala 319:40]
                    node _out8_9_T_1 = tail(_out8_9_T, 1) @[ALU.scala 319:40]
                    node _out8_9_T_2 = asSInt(_out8_9_T_1) @[ALU.scala 319:40]
                    out8[9] <= _out8_9_T_2 @[ALU.scala 319:25]
                    node _out8_10_T = add(V_inB_8[10], h_3) @[ALU.scala 319:40]
                    node _out8_10_T_1 = tail(_out8_10_T, 1) @[ALU.scala 319:40]
                    node _out8_10_T_2 = asSInt(_out8_10_T_1) @[ALU.scala 319:40]
                    out8[10] <= _out8_10_T_2 @[ALU.scala 319:25]
                    node _out8_11_T = add(V_inB_8[11], h_3) @[ALU.scala 319:40]
                    node _out8_11_T_1 = tail(_out8_11_T, 1) @[ALU.scala 319:40]
                    node _out8_11_T_2 = asSInt(_out8_11_T_1) @[ALU.scala 319:40]
                    out8[11] <= _out8_11_T_2 @[ALU.scala 319:25]
                    node _out8_12_T = add(V_inB_8[12], h_3) @[ALU.scala 319:40]
                    node _out8_12_T_1 = tail(_out8_12_T, 1) @[ALU.scala 319:40]
                    node _out8_12_T_2 = asSInt(_out8_12_T_1) @[ALU.scala 319:40]
                    out8[12] <= _out8_12_T_2 @[ALU.scala 319:25]
                    node _out8_13_T = add(V_inB_8[13], h_3) @[ALU.scala 319:40]
                    node _out8_13_T_1 = tail(_out8_13_T, 1) @[ALU.scala 319:40]
                    node _out8_13_T_2 = asSInt(_out8_13_T_1) @[ALU.scala 319:40]
                    out8[13] <= _out8_13_T_2 @[ALU.scala 319:25]
                    node _out8_14_T = add(V_inB_8[14], h_3) @[ALU.scala 319:40]
                    node _out8_14_T_1 = tail(_out8_14_T, 1) @[ALU.scala 319:40]
                    node _out8_14_T_2 = asSInt(_out8_14_T_1) @[ALU.scala 319:40]
                    out8[14] <= _out8_14_T_2 @[ALU.scala 319:25]
                    node _out8_15_T = add(V_inB_8[15], h_3) @[ALU.scala 319:40]
                    node _out8_15_T_1 = tail(_out8_15_T, 1) @[ALU.scala 319:40]
                    node _out8_15_T_2 = asSInt(_out8_15_T_1) @[ALU.scala 319:40]
                    out8[15] <= _out8_15_T_2 @[ALU.scala 319:25]
                    node io_V_out_lo_lo_lo_lo = asUInt(out8[0]) @[Cat.scala 30:58]
                    node io_V_out_lo_lo_lo_hi = asUInt(out8[1]) @[Cat.scala 30:58]
                    node io_V_out_lo_lo_lo_1 = cat(io_V_out_lo_lo_lo_hi, io_V_out_lo_lo_lo_lo) @[Cat.scala 30:58]
                    node io_V_out_lo_lo_hi_lo = asUInt(out8[2]) @[Cat.scala 30:58]
                    node io_V_out_lo_lo_hi_hi = asUInt(out8[3]) @[Cat.scala 30:58]
                    node io_V_out_lo_lo_hi_1 = cat(io_V_out_lo_lo_hi_hi, io_V_out_lo_lo_hi_lo) @[Cat.scala 30:58]
                    node io_V_out_lo_lo_2 = cat(io_V_out_lo_lo_hi_1, io_V_out_lo_lo_lo_1) @[Cat.scala 30:58]
                    node io_V_out_lo_hi_lo_lo = asUInt(out8[4]) @[Cat.scala 30:58]
                    node io_V_out_lo_hi_lo_hi = asUInt(out8[5]) @[Cat.scala 30:58]
                    node io_V_out_lo_hi_lo_1 = cat(io_V_out_lo_hi_lo_hi, io_V_out_lo_hi_lo_lo) @[Cat.scala 30:58]
                    node io_V_out_lo_hi_hi_lo = asUInt(out8[6]) @[Cat.scala 30:58]
                    node io_V_out_lo_hi_hi_hi = asUInt(out8[7]) @[Cat.scala 30:58]
                    node io_V_out_lo_hi_hi_1 = cat(io_V_out_lo_hi_hi_hi, io_V_out_lo_hi_hi_lo) @[Cat.scala 30:58]
                    node io_V_out_lo_hi_2 = cat(io_V_out_lo_hi_hi_1, io_V_out_lo_hi_lo_1) @[Cat.scala 30:58]
                    node io_V_out_lo_3 = cat(io_V_out_lo_hi_2, io_V_out_lo_lo_2) @[Cat.scala 30:58]
                    node io_V_out_hi_lo_lo_lo = asUInt(out8[8]) @[Cat.scala 30:58]
                    node io_V_out_hi_lo_lo_hi = asUInt(out8[9]) @[Cat.scala 30:58]
                    node io_V_out_hi_lo_lo_1 = cat(io_V_out_hi_lo_lo_hi, io_V_out_hi_lo_lo_lo) @[Cat.scala 30:58]
                    node io_V_out_hi_lo_hi_lo = asUInt(out8[10]) @[Cat.scala 30:58]
                    node io_V_out_hi_lo_hi_hi = asUInt(out8[11]) @[Cat.scala 30:58]
                    node io_V_out_hi_lo_hi_1 = cat(io_V_out_hi_lo_hi_hi, io_V_out_hi_lo_hi_lo) @[Cat.scala 30:58]
                    node io_V_out_hi_lo_2 = cat(io_V_out_hi_lo_hi_1, io_V_out_hi_lo_lo_1) @[Cat.scala 30:58]
                    node io_V_out_hi_hi_lo_lo = asUInt(out8[12]) @[Cat.scala 30:58]
                    node io_V_out_hi_hi_lo_hi = asUInt(out8[13]) @[Cat.scala 30:58]
                    node io_V_out_hi_hi_lo_1 = cat(io_V_out_hi_hi_lo_hi, io_V_out_hi_hi_lo_lo) @[Cat.scala 30:58]
                    node io_V_out_hi_hi_hi_lo = asUInt(out8[14]) @[Cat.scala 30:58]
                    node io_V_out_hi_hi_hi_hi = asUInt(out8[15]) @[Cat.scala 30:58]
                    node io_V_out_hi_hi_hi_1 = cat(io_V_out_hi_hi_hi_hi, io_V_out_hi_hi_hi_lo) @[Cat.scala 30:58]
                    node io_V_out_hi_hi_2 = cat(io_V_out_hi_hi_hi_1, io_V_out_hi_hi_lo_1) @[Cat.scala 30:58]
                    node io_V_out_hi_3 = cat(io_V_out_hi_hi_2, io_V_out_hi_lo_2) @[Cat.scala 30:58]
                    node _io_V_out_T_6 = cat(io_V_out_hi_3, io_V_out_lo_3) @[Cat.scala 30:58]
                    node _io_V_out_T_7 = asSInt(_io_V_out_T_6) @[ALU.scala 321:181]
                    io.V_out <= _io_V_out_T_7 @[ALU.scala 321:22]
                    skip @[ALU.scala 316:46]
                  else : @[ALU.scala 322:21]
                    io.V_out <= asSInt(UInt<1>("h00")) @[ALU.scala 323:22]
                    skip @[ALU.scala 322:21]
            skip @[ALU.scala 297:70]
          else : @[ALU.scala 327:70]
            node _T_12 = eq(io.alu_Op, UInt<9>("h00")) @[ALU.scala 327:27]
            node _T_13 = eq(io.alu_lmul, UInt<1>("h00")) @[ALU.scala 327:56]
            node _T_14 = and(_T_12, _T_13) @[ALU.scala 327:41]
            when _T_14 : @[ALU.scala 327:70]
              node _T_15 = eq(io.alu_sew, UInt<2>("h03")) @[ALU.scala 328:26]
              when _T_15 : @[ALU.scala 328:40]
                node _out64_0_T_3 = add(V_inA_64[0], V_inB_64[0]) @[ALU.scala 330:42]
                node _out64_0_T_4 = tail(_out64_0_T_3, 1) @[ALU.scala 330:42]
                node _out64_0_T_5 = asSInt(_out64_0_T_4) @[ALU.scala 330:42]
                out64[0] <= _out64_0_T_5 @[ALU.scala 330:26]
                node _out64_1_T_3 = add(V_inA_64[1], V_inB_64[1]) @[ALU.scala 330:42]
                node _out64_1_T_4 = tail(_out64_1_T_3, 1) @[ALU.scala 330:42]
                node _out64_1_T_5 = asSInt(_out64_1_T_4) @[ALU.scala 330:42]
                out64[1] <= _out64_1_T_5 @[ALU.scala 330:26]
                node io_V_out_lo_4 = asUInt(out64[0]) @[Cat.scala 30:58]
                node io_V_out_hi_4 = asUInt(out64[1]) @[Cat.scala 30:58]
                node _io_V_out_T_8 = cat(io_V_out_hi_4, io_V_out_lo_4) @[Cat.scala 30:58]
                node _io_V_out_T_9 = asSInt(_io_V_out_T_8) @[ALU.scala 332:51]
                io.V_out <= _io_V_out_T_9 @[ALU.scala 332:22]
                skip @[ALU.scala 328:40]
              else : @[ALU.scala 333:46]
                node _T_16 = eq(io.alu_sew, UInt<2>("h02")) @[ALU.scala 333:32]
                when _T_16 : @[ALU.scala 333:46]
                  node _out32_0_T_3 = add(V_inA_32[0], V_inB_32[0]) @[ALU.scala 335:42]
                  node _out32_0_T_4 = tail(_out32_0_T_3, 1) @[ALU.scala 335:42]
                  node _out32_0_T_5 = asSInt(_out32_0_T_4) @[ALU.scala 335:42]
                  out32[0] <= _out32_0_T_5 @[ALU.scala 335:26]
                  node _out32_1_T_3 = add(V_inA_32[1], V_inB_32[1]) @[ALU.scala 335:42]
                  node _out32_1_T_4 = tail(_out32_1_T_3, 1) @[ALU.scala 335:42]
                  node _out32_1_T_5 = asSInt(_out32_1_T_4) @[ALU.scala 335:42]
                  out32[1] <= _out32_1_T_5 @[ALU.scala 335:26]
                  node _out32_2_T_3 = add(V_inA_32[2], V_inB_32[2]) @[ALU.scala 335:42]
                  node _out32_2_T_4 = tail(_out32_2_T_3, 1) @[ALU.scala 335:42]
                  node _out32_2_T_5 = asSInt(_out32_2_T_4) @[ALU.scala 335:42]
                  out32[2] <= _out32_2_T_5 @[ALU.scala 335:26]
                  node _out32_3_T_3 = add(V_inA_32[3], V_inB_32[3]) @[ALU.scala 335:42]
                  node _out32_3_T_4 = tail(_out32_3_T_3, 1) @[ALU.scala 335:42]
                  node _out32_3_T_5 = asSInt(_out32_3_T_4) @[ALU.scala 335:42]
                  out32[3] <= _out32_3_T_5 @[ALU.scala 335:26]
                  node io_V_out_lo_lo_3 = asUInt(out32[0]) @[Cat.scala 30:58]
                  node io_V_out_lo_hi_3 = asUInt(out32[1]) @[Cat.scala 30:58]
                  node io_V_out_lo_5 = cat(io_V_out_lo_hi_3, io_V_out_lo_lo_3) @[Cat.scala 30:58]
                  node io_V_out_hi_lo_3 = asUInt(out32[2]) @[Cat.scala 30:58]
                  node io_V_out_hi_hi_3 = asUInt(out32[3]) @[Cat.scala 30:58]
                  node io_V_out_hi_5 = cat(io_V_out_hi_hi_3, io_V_out_hi_lo_3) @[Cat.scala 30:58]
                  node _io_V_out_T_10 = cat(io_V_out_hi_5, io_V_out_lo_5) @[Cat.scala 30:58]
                  node _io_V_out_T_11 = asSInt(_io_V_out_T_10) @[ALU.scala 337:71]
                  io.V_out <= _io_V_out_T_11 @[ALU.scala 337:22]
                  skip @[ALU.scala 333:46]
                else : @[ALU.scala 338:46]
                  node _T_17 = eq(io.alu_sew, UInt<1>("h01")) @[ALU.scala 338:32]
                  when _T_17 : @[ALU.scala 338:46]
                    node _out16_0_T_3 = add(V_inA_16[0], V_inB_16[0]) @[ALU.scala 340:42]
                    node _out16_0_T_4 = tail(_out16_0_T_3, 1) @[ALU.scala 340:42]
                    node _out16_0_T_5 = asSInt(_out16_0_T_4) @[ALU.scala 340:42]
                    out16[0] <= _out16_0_T_5 @[ALU.scala 340:26]
                    node _out16_1_T_3 = add(V_inA_16[1], V_inB_16[1]) @[ALU.scala 340:42]
                    node _out16_1_T_4 = tail(_out16_1_T_3, 1) @[ALU.scala 340:42]
                    node _out16_1_T_5 = asSInt(_out16_1_T_4) @[ALU.scala 340:42]
                    out16[1] <= _out16_1_T_5 @[ALU.scala 340:26]
                    node _out16_2_T_3 = add(V_inA_16[2], V_inB_16[2]) @[ALU.scala 340:42]
                    node _out16_2_T_4 = tail(_out16_2_T_3, 1) @[ALU.scala 340:42]
                    node _out16_2_T_5 = asSInt(_out16_2_T_4) @[ALU.scala 340:42]
                    out16[2] <= _out16_2_T_5 @[ALU.scala 340:26]
                    node _out16_3_T_3 = add(V_inA_16[3], V_inB_16[3]) @[ALU.scala 340:42]
                    node _out16_3_T_4 = tail(_out16_3_T_3, 1) @[ALU.scala 340:42]
                    node _out16_3_T_5 = asSInt(_out16_3_T_4) @[ALU.scala 340:42]
                    out16[3] <= _out16_3_T_5 @[ALU.scala 340:26]
                    node _out16_4_T_3 = add(V_inA_16[4], V_inB_16[4]) @[ALU.scala 340:42]
                    node _out16_4_T_4 = tail(_out16_4_T_3, 1) @[ALU.scala 340:42]
                    node _out16_4_T_5 = asSInt(_out16_4_T_4) @[ALU.scala 340:42]
                    out16[4] <= _out16_4_T_5 @[ALU.scala 340:26]
                    node _out16_5_T_3 = add(V_inA_16[5], V_inB_16[5]) @[ALU.scala 340:42]
                    node _out16_5_T_4 = tail(_out16_5_T_3, 1) @[ALU.scala 340:42]
                    node _out16_5_T_5 = asSInt(_out16_5_T_4) @[ALU.scala 340:42]
                    out16[5] <= _out16_5_T_5 @[ALU.scala 340:26]
                    node _out16_6_T_3 = add(V_inA_16[6], V_inB_16[6]) @[ALU.scala 340:42]
                    node _out16_6_T_4 = tail(_out16_6_T_3, 1) @[ALU.scala 340:42]
                    node _out16_6_T_5 = asSInt(_out16_6_T_4) @[ALU.scala 340:42]
                    out16[6] <= _out16_6_T_5 @[ALU.scala 340:26]
                    node _out16_7_T_3 = add(V_inA_16[7], V_inB_16[7]) @[ALU.scala 340:42]
                    node _out16_7_T_4 = tail(_out16_7_T_3, 1) @[ALU.scala 340:42]
                    node _out16_7_T_5 = asSInt(_out16_7_T_4) @[ALU.scala 340:42]
                    out16[7] <= _out16_7_T_5 @[ALU.scala 340:26]
                    node io_V_out_lo_lo_lo_2 = asUInt(out16[0]) @[Cat.scala 30:58]
                    node io_V_out_lo_lo_hi_2 = asUInt(out16[1]) @[Cat.scala 30:58]
                    node io_V_out_lo_lo_4 = cat(io_V_out_lo_lo_hi_2, io_V_out_lo_lo_lo_2) @[Cat.scala 30:58]
                    node io_V_out_lo_hi_lo_2 = asUInt(out16[2]) @[Cat.scala 30:58]
                    node io_V_out_lo_hi_hi_2 = asUInt(out16[3]) @[Cat.scala 30:58]
                    node io_V_out_lo_hi_4 = cat(io_V_out_lo_hi_hi_2, io_V_out_lo_hi_lo_2) @[Cat.scala 30:58]
                    node io_V_out_lo_6 = cat(io_V_out_lo_hi_4, io_V_out_lo_lo_4) @[Cat.scala 30:58]
                    node io_V_out_hi_lo_lo_2 = asUInt(out16[4]) @[Cat.scala 30:58]
                    node io_V_out_hi_lo_hi_2 = asUInt(out16[5]) @[Cat.scala 30:58]
                    node io_V_out_hi_lo_4 = cat(io_V_out_hi_lo_hi_2, io_V_out_hi_lo_lo_2) @[Cat.scala 30:58]
                    node io_V_out_hi_hi_lo_2 = asUInt(out16[6]) @[Cat.scala 30:58]
                    node io_V_out_hi_hi_hi_2 = asUInt(out16[7]) @[Cat.scala 30:58]
                    node io_V_out_hi_hi_4 = cat(io_V_out_hi_hi_hi_2, io_V_out_hi_hi_lo_2) @[Cat.scala 30:58]
                    node io_V_out_hi_6 = cat(io_V_out_hi_hi_4, io_V_out_hi_lo_4) @[Cat.scala 30:58]
                    node _io_V_out_T_12 = cat(io_V_out_hi_6, io_V_out_lo_6) @[Cat.scala 30:58]
                    node _io_V_out_T_13 = asSInt(_io_V_out_T_12) @[ALU.scala 342:111]
                    io.V_out <= _io_V_out_T_13 @[ALU.scala 342:22]
                    skip @[ALU.scala 338:46]
                  else : @[ALU.scala 343:46]
                    node _T_18 = eq(io.alu_sew, UInt<1>("h00")) @[ALU.scala 343:32]
                    when _T_18 : @[ALU.scala 343:46]
                      node _out8_0_T_3 = add(V_inA_8[0], V_inB_8[0]) @[ALU.scala 345:40]
                      node _out8_0_T_4 = tail(_out8_0_T_3, 1) @[ALU.scala 345:40]
                      node _out8_0_T_5 = asSInt(_out8_0_T_4) @[ALU.scala 345:40]
                      out8[0] <= _out8_0_T_5 @[ALU.scala 345:25]
                      node _out8_1_T_3 = add(V_inA_8[1], V_inB_8[1]) @[ALU.scala 345:40]
                      node _out8_1_T_4 = tail(_out8_1_T_3, 1) @[ALU.scala 345:40]
                      node _out8_1_T_5 = asSInt(_out8_1_T_4) @[ALU.scala 345:40]
                      out8[1] <= _out8_1_T_5 @[ALU.scala 345:25]
                      node _out8_2_T_3 = add(V_inA_8[2], V_inB_8[2]) @[ALU.scala 345:40]
                      node _out8_2_T_4 = tail(_out8_2_T_3, 1) @[ALU.scala 345:40]
                      node _out8_2_T_5 = asSInt(_out8_2_T_4) @[ALU.scala 345:40]
                      out8[2] <= _out8_2_T_5 @[ALU.scala 345:25]
                      node _out8_3_T_3 = add(V_inA_8[3], V_inB_8[3]) @[ALU.scala 345:40]
                      node _out8_3_T_4 = tail(_out8_3_T_3, 1) @[ALU.scala 345:40]
                      node _out8_3_T_5 = asSInt(_out8_3_T_4) @[ALU.scala 345:40]
                      out8[3] <= _out8_3_T_5 @[ALU.scala 345:25]
                      node _out8_4_T_3 = add(V_inA_8[4], V_inB_8[4]) @[ALU.scala 345:40]
                      node _out8_4_T_4 = tail(_out8_4_T_3, 1) @[ALU.scala 345:40]
                      node _out8_4_T_5 = asSInt(_out8_4_T_4) @[ALU.scala 345:40]
                      out8[4] <= _out8_4_T_5 @[ALU.scala 345:25]
                      node _out8_5_T_3 = add(V_inA_8[5], V_inB_8[5]) @[ALU.scala 345:40]
                      node _out8_5_T_4 = tail(_out8_5_T_3, 1) @[ALU.scala 345:40]
                      node _out8_5_T_5 = asSInt(_out8_5_T_4) @[ALU.scala 345:40]
                      out8[5] <= _out8_5_T_5 @[ALU.scala 345:25]
                      node _out8_6_T_3 = add(V_inA_8[6], V_inB_8[6]) @[ALU.scala 345:40]
                      node _out8_6_T_4 = tail(_out8_6_T_3, 1) @[ALU.scala 345:40]
                      node _out8_6_T_5 = asSInt(_out8_6_T_4) @[ALU.scala 345:40]
                      out8[6] <= _out8_6_T_5 @[ALU.scala 345:25]
                      node _out8_7_T_3 = add(V_inA_8[7], V_inB_8[7]) @[ALU.scala 345:40]
                      node _out8_7_T_4 = tail(_out8_7_T_3, 1) @[ALU.scala 345:40]
                      node _out8_7_T_5 = asSInt(_out8_7_T_4) @[ALU.scala 345:40]
                      out8[7] <= _out8_7_T_5 @[ALU.scala 345:25]
                      node _out8_8_T_3 = add(V_inA_8[8], V_inB_8[8]) @[ALU.scala 345:40]
                      node _out8_8_T_4 = tail(_out8_8_T_3, 1) @[ALU.scala 345:40]
                      node _out8_8_T_5 = asSInt(_out8_8_T_4) @[ALU.scala 345:40]
                      out8[8] <= _out8_8_T_5 @[ALU.scala 345:25]
                      node _out8_9_T_3 = add(V_inA_8[9], V_inB_8[9]) @[ALU.scala 345:40]
                      node _out8_9_T_4 = tail(_out8_9_T_3, 1) @[ALU.scala 345:40]
                      node _out8_9_T_5 = asSInt(_out8_9_T_4) @[ALU.scala 345:40]
                      out8[9] <= _out8_9_T_5 @[ALU.scala 345:25]
                      node _out8_10_T_3 = add(V_inA_8[10], V_inB_8[10]) @[ALU.scala 345:40]
                      node _out8_10_T_4 = tail(_out8_10_T_3, 1) @[ALU.scala 345:40]
                      node _out8_10_T_5 = asSInt(_out8_10_T_4) @[ALU.scala 345:40]
                      out8[10] <= _out8_10_T_5 @[ALU.scala 345:25]
                      node _out8_11_T_3 = add(V_inA_8[11], V_inB_8[11]) @[ALU.scala 345:40]
                      node _out8_11_T_4 = tail(_out8_11_T_3, 1) @[ALU.scala 345:40]
                      node _out8_11_T_5 = asSInt(_out8_11_T_4) @[ALU.scala 345:40]
                      out8[11] <= _out8_11_T_5 @[ALU.scala 345:25]
                      node _out8_12_T_3 = add(V_inA_8[12], V_inB_8[12]) @[ALU.scala 345:40]
                      node _out8_12_T_4 = tail(_out8_12_T_3, 1) @[ALU.scala 345:40]
                      node _out8_12_T_5 = asSInt(_out8_12_T_4) @[ALU.scala 345:40]
                      out8[12] <= _out8_12_T_5 @[ALU.scala 345:25]
                      node _out8_13_T_3 = add(V_inA_8[13], V_inB_8[13]) @[ALU.scala 345:40]
                      node _out8_13_T_4 = tail(_out8_13_T_3, 1) @[ALU.scala 345:40]
                      node _out8_13_T_5 = asSInt(_out8_13_T_4) @[ALU.scala 345:40]
                      out8[13] <= _out8_13_T_5 @[ALU.scala 345:25]
                      node _out8_14_T_3 = add(V_inA_8[14], V_inB_8[14]) @[ALU.scala 345:40]
                      node _out8_14_T_4 = tail(_out8_14_T_3, 1) @[ALU.scala 345:40]
                      node _out8_14_T_5 = asSInt(_out8_14_T_4) @[ALU.scala 345:40]
                      out8[14] <= _out8_14_T_5 @[ALU.scala 345:25]
                      node _out8_15_T_3 = add(V_inA_8[15], V_inB_8[15]) @[ALU.scala 345:40]
                      node _out8_15_T_4 = tail(_out8_15_T_3, 1) @[ALU.scala 345:40]
                      node _out8_15_T_5 = asSInt(_out8_15_T_4) @[ALU.scala 345:40]
                      out8[15] <= _out8_15_T_5 @[ALU.scala 345:25]
                      node io_V_out_lo_lo_lo_lo_1 = asUInt(out8[0]) @[Cat.scala 30:58]
                      node io_V_out_lo_lo_lo_hi_1 = asUInt(out8[1]) @[Cat.scala 30:58]
                      node io_V_out_lo_lo_lo_3 = cat(io_V_out_lo_lo_lo_hi_1, io_V_out_lo_lo_lo_lo_1) @[Cat.scala 30:58]
                      node io_V_out_lo_lo_hi_lo_1 = asUInt(out8[2]) @[Cat.scala 30:58]
                      node io_V_out_lo_lo_hi_hi_1 = asUInt(out8[3]) @[Cat.scala 30:58]
                      node io_V_out_lo_lo_hi_3 = cat(io_V_out_lo_lo_hi_hi_1, io_V_out_lo_lo_hi_lo_1) @[Cat.scala 30:58]
                      node io_V_out_lo_lo_5 = cat(io_V_out_lo_lo_hi_3, io_V_out_lo_lo_lo_3) @[Cat.scala 30:58]
                      node io_V_out_lo_hi_lo_lo_1 = asUInt(out8[4]) @[Cat.scala 30:58]
                      node io_V_out_lo_hi_lo_hi_1 = asUInt(out8[5]) @[Cat.scala 30:58]
                      node io_V_out_lo_hi_lo_3 = cat(io_V_out_lo_hi_lo_hi_1, io_V_out_lo_hi_lo_lo_1) @[Cat.scala 30:58]
                      node io_V_out_lo_hi_hi_lo_1 = asUInt(out8[6]) @[Cat.scala 30:58]
                      node io_V_out_lo_hi_hi_hi_1 = asUInt(out8[7]) @[Cat.scala 30:58]
                      node io_V_out_lo_hi_hi_3 = cat(io_V_out_lo_hi_hi_hi_1, io_V_out_lo_hi_hi_lo_1) @[Cat.scala 30:58]
                      node io_V_out_lo_hi_5 = cat(io_V_out_lo_hi_hi_3, io_V_out_lo_hi_lo_3) @[Cat.scala 30:58]
                      node io_V_out_lo_7 = cat(io_V_out_lo_hi_5, io_V_out_lo_lo_5) @[Cat.scala 30:58]
                      node io_V_out_hi_lo_lo_lo_1 = asUInt(out8[8]) @[Cat.scala 30:58]
                      node io_V_out_hi_lo_lo_hi_1 = asUInt(out8[9]) @[Cat.scala 30:58]
                      node io_V_out_hi_lo_lo_3 = cat(io_V_out_hi_lo_lo_hi_1, io_V_out_hi_lo_lo_lo_1) @[Cat.scala 30:58]
                      node io_V_out_hi_lo_hi_lo_1 = asUInt(out8[10]) @[Cat.scala 30:58]
                      node io_V_out_hi_lo_hi_hi_1 = asUInt(out8[11]) @[Cat.scala 30:58]
                      node io_V_out_hi_lo_hi_3 = cat(io_V_out_hi_lo_hi_hi_1, io_V_out_hi_lo_hi_lo_1) @[Cat.scala 30:58]
                      node io_V_out_hi_lo_5 = cat(io_V_out_hi_lo_hi_3, io_V_out_hi_lo_lo_3) @[Cat.scala 30:58]
                      node io_V_out_hi_hi_lo_lo_1 = asUInt(out8[12]) @[Cat.scala 30:58]
                      node io_V_out_hi_hi_lo_hi_1 = asUInt(out8[13]) @[Cat.scala 30:58]
                      node io_V_out_hi_hi_lo_3 = cat(io_V_out_hi_hi_lo_hi_1, io_V_out_hi_hi_lo_lo_1) @[Cat.scala 30:58]
                      node io_V_out_hi_hi_hi_lo_1 = asUInt(out8[14]) @[Cat.scala 30:58]
                      node io_V_out_hi_hi_hi_hi_1 = asUInt(out8[15]) @[Cat.scala 30:58]
                      node io_V_out_hi_hi_hi_3 = cat(io_V_out_hi_hi_hi_hi_1, io_V_out_hi_hi_hi_lo_1) @[Cat.scala 30:58]
                      node io_V_out_hi_hi_5 = cat(io_V_out_hi_hi_hi_3, io_V_out_hi_hi_lo_3) @[Cat.scala 30:58]
                      node io_V_out_hi_7 = cat(io_V_out_hi_hi_5, io_V_out_hi_lo_5) @[Cat.scala 30:58]
                      node _io_V_out_T_14 = cat(io_V_out_hi_7, io_V_out_lo_7) @[Cat.scala 30:58]
                      node _io_V_out_T_15 = asSInt(_io_V_out_T_14) @[ALU.scala 347:181]
                      io.V_out <= _io_V_out_T_15 @[ALU.scala 347:22]
                      skip @[ALU.scala 343:46]
                    else : @[ALU.scala 348:21]
                      io.V_out <= asSInt(UInt<1>("h00")) @[ALU.scala 349:22]
                      skip @[ALU.scala 348:21]
              skip @[ALU.scala 327:70]
            else : @[ALU.scala 353:70]
              node _T_19 = eq(io.alu_Op, UInt<9>("h04")) @[ALU.scala 353:27]
              node _T_20 = eq(io.alu_lmul, UInt<1>("h00")) @[ALU.scala 353:56]
              node _T_21 = and(_T_19, _T_20) @[ALU.scala 353:41]
              when _T_21 : @[ALU.scala 353:70]
                node _T_22 = eq(io.alu_sew, UInt<2>("h03")) @[ALU.scala 354:26]
                when _T_22 : @[ALU.scala 354:40]
                  node _out64_0_T_6 = add(V_inB_64[0], inA_64[0]) @[ALU.scala 356:42]
                  node _out64_0_T_7 = tail(_out64_0_T_6, 1) @[ALU.scala 356:42]
                  node _out64_0_T_8 = asSInt(_out64_0_T_7) @[ALU.scala 356:42]
                  out64[0] <= _out64_0_T_8 @[ALU.scala 356:26]
                  node _out64_1_T_6 = add(V_inB_64[1], inA_64[1]) @[ALU.scala 356:42]
                  node _out64_1_T_7 = tail(_out64_1_T_6, 1) @[ALU.scala 356:42]
                  node _out64_1_T_8 = asSInt(_out64_1_T_7) @[ALU.scala 356:42]
                  out64[1] <= _out64_1_T_8 @[ALU.scala 356:26]
                  node io_V_out_lo_8 = asUInt(out64[0]) @[Cat.scala 30:58]
                  node io_V_out_hi_8 = asUInt(out64[1]) @[Cat.scala 30:58]
                  node _io_V_out_T_16 = cat(io_V_out_hi_8, io_V_out_lo_8) @[Cat.scala 30:58]
                  node _io_V_out_T_17 = asSInt(_io_V_out_T_16) @[ALU.scala 358:51]
                  io.V_out <= _io_V_out_T_17 @[ALU.scala 358:22]
                  skip @[ALU.scala 354:40]
                else : @[ALU.scala 359:46]
                  node _T_23 = eq(io.alu_sew, UInt<2>("h02")) @[ALU.scala 359:32]
                  when _T_23 : @[ALU.scala 359:46]
                    node _out32_0_T_6 = add(V_inB_32[0], inA_32[0]) @[ALU.scala 361:42]
                    node _out32_0_T_7 = tail(_out32_0_T_6, 1) @[ALU.scala 361:42]
                    node _out32_0_T_8 = asSInt(_out32_0_T_7) @[ALU.scala 361:42]
                    out32[0] <= _out32_0_T_8 @[ALU.scala 361:26]
                    node _out32_1_T_6 = add(V_inB_32[1], inA_32[1]) @[ALU.scala 361:42]
                    node _out32_1_T_7 = tail(_out32_1_T_6, 1) @[ALU.scala 361:42]
                    node _out32_1_T_8 = asSInt(_out32_1_T_7) @[ALU.scala 361:42]
                    out32[1] <= _out32_1_T_8 @[ALU.scala 361:26]
                    node _out32_2_T_6 = add(V_inB_32[2], inA_32[2]) @[ALU.scala 361:42]
                    node _out32_2_T_7 = tail(_out32_2_T_6, 1) @[ALU.scala 361:42]
                    node _out32_2_T_8 = asSInt(_out32_2_T_7) @[ALU.scala 361:42]
                    out32[2] <= _out32_2_T_8 @[ALU.scala 361:26]
                    node _out32_3_T_6 = add(V_inB_32[3], inA_32[3]) @[ALU.scala 361:42]
                    node _out32_3_T_7 = tail(_out32_3_T_6, 1) @[ALU.scala 361:42]
                    node _out32_3_T_8 = asSInt(_out32_3_T_7) @[ALU.scala 361:42]
                    out32[3] <= _out32_3_T_8 @[ALU.scala 361:26]
                    node io_V_out_lo_lo_6 = asUInt(out32[0]) @[Cat.scala 30:58]
                    node io_V_out_lo_hi_6 = asUInt(out32[1]) @[Cat.scala 30:58]
                    node io_V_out_lo_9 = cat(io_V_out_lo_hi_6, io_V_out_lo_lo_6) @[Cat.scala 30:58]
                    node io_V_out_hi_lo_6 = asUInt(out32[2]) @[Cat.scala 30:58]
                    node io_V_out_hi_hi_6 = asUInt(out32[3]) @[Cat.scala 30:58]
                    node io_V_out_hi_9 = cat(io_V_out_hi_hi_6, io_V_out_hi_lo_6) @[Cat.scala 30:58]
                    node _io_V_out_T_18 = cat(io_V_out_hi_9, io_V_out_lo_9) @[Cat.scala 30:58]
                    node _io_V_out_T_19 = asSInt(_io_V_out_T_18) @[ALU.scala 363:71]
                    io.V_out <= _io_V_out_T_19 @[ALU.scala 363:22]
                    skip @[ALU.scala 359:46]
                  else : @[ALU.scala 364:46]
                    node _T_24 = eq(io.alu_sew, UInt<1>("h01")) @[ALU.scala 364:32]
                    when _T_24 : @[ALU.scala 364:46]
                      node _out16_0_T_6 = add(V_inB_16[0], inA_16[0]) @[ALU.scala 366:42]
                      node _out16_0_T_7 = tail(_out16_0_T_6, 1) @[ALU.scala 366:42]
                      node _out16_0_T_8 = asSInt(_out16_0_T_7) @[ALU.scala 366:42]
                      out16[0] <= _out16_0_T_8 @[ALU.scala 366:26]
                      node _out16_1_T_6 = add(V_inB_16[1], inA_16[1]) @[ALU.scala 366:42]
                      node _out16_1_T_7 = tail(_out16_1_T_6, 1) @[ALU.scala 366:42]
                      node _out16_1_T_8 = asSInt(_out16_1_T_7) @[ALU.scala 366:42]
                      out16[1] <= _out16_1_T_8 @[ALU.scala 366:26]
                      node _out16_2_T_6 = add(V_inB_16[2], inA_16[2]) @[ALU.scala 366:42]
                      node _out16_2_T_7 = tail(_out16_2_T_6, 1) @[ALU.scala 366:42]
                      node _out16_2_T_8 = asSInt(_out16_2_T_7) @[ALU.scala 366:42]
                      out16[2] <= _out16_2_T_8 @[ALU.scala 366:26]
                      node _out16_3_T_6 = add(V_inB_16[3], inA_16[3]) @[ALU.scala 366:42]
                      node _out16_3_T_7 = tail(_out16_3_T_6, 1) @[ALU.scala 366:42]
                      node _out16_3_T_8 = asSInt(_out16_3_T_7) @[ALU.scala 366:42]
                      out16[3] <= _out16_3_T_8 @[ALU.scala 366:26]
                      node _out16_4_T_6 = add(V_inB_16[4], inA_16[4]) @[ALU.scala 366:42]
                      node _out16_4_T_7 = tail(_out16_4_T_6, 1) @[ALU.scala 366:42]
                      node _out16_4_T_8 = asSInt(_out16_4_T_7) @[ALU.scala 366:42]
                      out16[4] <= _out16_4_T_8 @[ALU.scala 366:26]
                      node _out16_5_T_6 = add(V_inB_16[5], inA_16[5]) @[ALU.scala 366:42]
                      node _out16_5_T_7 = tail(_out16_5_T_6, 1) @[ALU.scala 366:42]
                      node _out16_5_T_8 = asSInt(_out16_5_T_7) @[ALU.scala 366:42]
                      out16[5] <= _out16_5_T_8 @[ALU.scala 366:26]
                      node _out16_6_T_6 = add(V_inB_16[6], inA_16[6]) @[ALU.scala 366:42]
                      node _out16_6_T_7 = tail(_out16_6_T_6, 1) @[ALU.scala 366:42]
                      node _out16_6_T_8 = asSInt(_out16_6_T_7) @[ALU.scala 366:42]
                      out16[6] <= _out16_6_T_8 @[ALU.scala 366:26]
                      node _out16_7_T_6 = add(V_inB_16[7], inA_16[7]) @[ALU.scala 366:42]
                      node _out16_7_T_7 = tail(_out16_7_T_6, 1) @[ALU.scala 366:42]
                      node _out16_7_T_8 = asSInt(_out16_7_T_7) @[ALU.scala 366:42]
                      out16[7] <= _out16_7_T_8 @[ALU.scala 366:26]
                      node io_V_out_lo_lo_lo_4 = asUInt(out16[0]) @[Cat.scala 30:58]
                      node io_V_out_lo_lo_hi_4 = asUInt(out16[1]) @[Cat.scala 30:58]
                      node io_V_out_lo_lo_7 = cat(io_V_out_lo_lo_hi_4, io_V_out_lo_lo_lo_4) @[Cat.scala 30:58]
                      node io_V_out_lo_hi_lo_4 = asUInt(out16[2]) @[Cat.scala 30:58]
                      node io_V_out_lo_hi_hi_4 = asUInt(out16[3]) @[Cat.scala 30:58]
                      node io_V_out_lo_hi_7 = cat(io_V_out_lo_hi_hi_4, io_V_out_lo_hi_lo_4) @[Cat.scala 30:58]
                      node io_V_out_lo_10 = cat(io_V_out_lo_hi_7, io_V_out_lo_lo_7) @[Cat.scala 30:58]
                      node io_V_out_hi_lo_lo_4 = asUInt(out16[4]) @[Cat.scala 30:58]
                      node io_V_out_hi_lo_hi_4 = asUInt(out16[5]) @[Cat.scala 30:58]
                      node io_V_out_hi_lo_7 = cat(io_V_out_hi_lo_hi_4, io_V_out_hi_lo_lo_4) @[Cat.scala 30:58]
                      node io_V_out_hi_hi_lo_4 = asUInt(out16[6]) @[Cat.scala 30:58]
                      node io_V_out_hi_hi_hi_4 = asUInt(out16[7]) @[Cat.scala 30:58]
                      node io_V_out_hi_hi_7 = cat(io_V_out_hi_hi_hi_4, io_V_out_hi_hi_lo_4) @[Cat.scala 30:58]
                      node io_V_out_hi_10 = cat(io_V_out_hi_hi_7, io_V_out_hi_lo_7) @[Cat.scala 30:58]
                      node _io_V_out_T_20 = cat(io_V_out_hi_10, io_V_out_lo_10) @[Cat.scala 30:58]
                      node _io_V_out_T_21 = asSInt(_io_V_out_T_20) @[ALU.scala 368:111]
                      io.V_out <= _io_V_out_T_21 @[ALU.scala 368:22]
                      skip @[ALU.scala 364:46]
                    else : @[ALU.scala 369:46]
                      node _T_25 = eq(io.alu_sew, UInt<1>("h00")) @[ALU.scala 369:32]
                      when _T_25 : @[ALU.scala 369:46]
                        node _out8_0_T_6 = add(V_inB_8[0], inA_8[0]) @[ALU.scala 371:40]
                        node _out8_0_T_7 = tail(_out8_0_T_6, 1) @[ALU.scala 371:40]
                        node _out8_0_T_8 = asSInt(_out8_0_T_7) @[ALU.scala 371:40]
                        out8[0] <= _out8_0_T_8 @[ALU.scala 371:25]
                        node _out8_1_T_6 = add(V_inB_8[1], inA_8[1]) @[ALU.scala 371:40]
                        node _out8_1_T_7 = tail(_out8_1_T_6, 1) @[ALU.scala 371:40]
                        node _out8_1_T_8 = asSInt(_out8_1_T_7) @[ALU.scala 371:40]
                        out8[1] <= _out8_1_T_8 @[ALU.scala 371:25]
                        node _out8_2_T_6 = add(V_inB_8[2], inA_8[2]) @[ALU.scala 371:40]
                        node _out8_2_T_7 = tail(_out8_2_T_6, 1) @[ALU.scala 371:40]
                        node _out8_2_T_8 = asSInt(_out8_2_T_7) @[ALU.scala 371:40]
                        out8[2] <= _out8_2_T_8 @[ALU.scala 371:25]
                        node _out8_3_T_6 = add(V_inB_8[3], inA_8[3]) @[ALU.scala 371:40]
                        node _out8_3_T_7 = tail(_out8_3_T_6, 1) @[ALU.scala 371:40]
                        node _out8_3_T_8 = asSInt(_out8_3_T_7) @[ALU.scala 371:40]
                        out8[3] <= _out8_3_T_8 @[ALU.scala 371:25]
                        node _out8_4_T_6 = add(V_inB_8[4], inA_8[4]) @[ALU.scala 371:40]
                        node _out8_4_T_7 = tail(_out8_4_T_6, 1) @[ALU.scala 371:40]
                        node _out8_4_T_8 = asSInt(_out8_4_T_7) @[ALU.scala 371:40]
                        out8[4] <= _out8_4_T_8 @[ALU.scala 371:25]
                        node _out8_5_T_6 = add(V_inB_8[5], inA_8[5]) @[ALU.scala 371:40]
                        node _out8_5_T_7 = tail(_out8_5_T_6, 1) @[ALU.scala 371:40]
                        node _out8_5_T_8 = asSInt(_out8_5_T_7) @[ALU.scala 371:40]
                        out8[5] <= _out8_5_T_8 @[ALU.scala 371:25]
                        node _out8_6_T_6 = add(V_inB_8[6], inA_8[6]) @[ALU.scala 371:40]
                        node _out8_6_T_7 = tail(_out8_6_T_6, 1) @[ALU.scala 371:40]
                        node _out8_6_T_8 = asSInt(_out8_6_T_7) @[ALU.scala 371:40]
                        out8[6] <= _out8_6_T_8 @[ALU.scala 371:25]
                        node _out8_7_T_6 = add(V_inB_8[7], inA_8[7]) @[ALU.scala 371:40]
                        node _out8_7_T_7 = tail(_out8_7_T_6, 1) @[ALU.scala 371:40]
                        node _out8_7_T_8 = asSInt(_out8_7_T_7) @[ALU.scala 371:40]
                        out8[7] <= _out8_7_T_8 @[ALU.scala 371:25]
                        node _out8_8_T_6 = add(V_inB_8[8], inA_8[8]) @[ALU.scala 371:40]
                        node _out8_8_T_7 = tail(_out8_8_T_6, 1) @[ALU.scala 371:40]
                        node _out8_8_T_8 = asSInt(_out8_8_T_7) @[ALU.scala 371:40]
                        out8[8] <= _out8_8_T_8 @[ALU.scala 371:25]
                        node _out8_9_T_6 = add(V_inB_8[9], inA_8[9]) @[ALU.scala 371:40]
                        node _out8_9_T_7 = tail(_out8_9_T_6, 1) @[ALU.scala 371:40]
                        node _out8_9_T_8 = asSInt(_out8_9_T_7) @[ALU.scala 371:40]
                        out8[9] <= _out8_9_T_8 @[ALU.scala 371:25]
                        node _out8_10_T_6 = add(V_inB_8[10], inA_8[10]) @[ALU.scala 371:40]
                        node _out8_10_T_7 = tail(_out8_10_T_6, 1) @[ALU.scala 371:40]
                        node _out8_10_T_8 = asSInt(_out8_10_T_7) @[ALU.scala 371:40]
                        out8[10] <= _out8_10_T_8 @[ALU.scala 371:25]
                        node _out8_11_T_6 = add(V_inB_8[11], inA_8[11]) @[ALU.scala 371:40]
                        node _out8_11_T_7 = tail(_out8_11_T_6, 1) @[ALU.scala 371:40]
                        node _out8_11_T_8 = asSInt(_out8_11_T_7) @[ALU.scala 371:40]
                        out8[11] <= _out8_11_T_8 @[ALU.scala 371:25]
                        node _out8_12_T_6 = add(V_inB_8[12], inA_8[12]) @[ALU.scala 371:40]
                        node _out8_12_T_7 = tail(_out8_12_T_6, 1) @[ALU.scala 371:40]
                        node _out8_12_T_8 = asSInt(_out8_12_T_7) @[ALU.scala 371:40]
                        out8[12] <= _out8_12_T_8 @[ALU.scala 371:25]
                        node _out8_13_T_6 = add(V_inB_8[13], inA_8[13]) @[ALU.scala 371:40]
                        node _out8_13_T_7 = tail(_out8_13_T_6, 1) @[ALU.scala 371:40]
                        node _out8_13_T_8 = asSInt(_out8_13_T_7) @[ALU.scala 371:40]
                        out8[13] <= _out8_13_T_8 @[ALU.scala 371:25]
                        node _out8_14_T_6 = add(V_inB_8[14], inA_8[14]) @[ALU.scala 371:40]
                        node _out8_14_T_7 = tail(_out8_14_T_6, 1) @[ALU.scala 371:40]
                        node _out8_14_T_8 = asSInt(_out8_14_T_7) @[ALU.scala 371:40]
                        out8[14] <= _out8_14_T_8 @[ALU.scala 371:25]
                        node _out8_15_T_6 = add(V_inB_8[15], inA_8[15]) @[ALU.scala 371:40]
                        node _out8_15_T_7 = tail(_out8_15_T_6, 1) @[ALU.scala 371:40]
                        node _out8_15_T_8 = asSInt(_out8_15_T_7) @[ALU.scala 371:40]
                        out8[15] <= _out8_15_T_8 @[ALU.scala 371:25]
                        node io_V_out_lo_lo_lo_lo_2 = asUInt(out8[0]) @[Cat.scala 30:58]
                        node io_V_out_lo_lo_lo_hi_2 = asUInt(out8[1]) @[Cat.scala 30:58]
                        node io_V_out_lo_lo_lo_5 = cat(io_V_out_lo_lo_lo_hi_2, io_V_out_lo_lo_lo_lo_2) @[Cat.scala 30:58]
                        node io_V_out_lo_lo_hi_lo_2 = asUInt(out8[2]) @[Cat.scala 30:58]
                        node io_V_out_lo_lo_hi_hi_2 = asUInt(out8[3]) @[Cat.scala 30:58]
                        node io_V_out_lo_lo_hi_5 = cat(io_V_out_lo_lo_hi_hi_2, io_V_out_lo_lo_hi_lo_2) @[Cat.scala 30:58]
                        node io_V_out_lo_lo_8 = cat(io_V_out_lo_lo_hi_5, io_V_out_lo_lo_lo_5) @[Cat.scala 30:58]
                        node io_V_out_lo_hi_lo_lo_2 = asUInt(out8[4]) @[Cat.scala 30:58]
                        node io_V_out_lo_hi_lo_hi_2 = asUInt(out8[5]) @[Cat.scala 30:58]
                        node io_V_out_lo_hi_lo_5 = cat(io_V_out_lo_hi_lo_hi_2, io_V_out_lo_hi_lo_lo_2) @[Cat.scala 30:58]
                        node io_V_out_lo_hi_hi_lo_2 = asUInt(out8[6]) @[Cat.scala 30:58]
                        node io_V_out_lo_hi_hi_hi_2 = asUInt(out8[7]) @[Cat.scala 30:58]
                        node io_V_out_lo_hi_hi_5 = cat(io_V_out_lo_hi_hi_hi_2, io_V_out_lo_hi_hi_lo_2) @[Cat.scala 30:58]
                        node io_V_out_lo_hi_8 = cat(io_V_out_lo_hi_hi_5, io_V_out_lo_hi_lo_5) @[Cat.scala 30:58]
                        node io_V_out_lo_11 = cat(io_V_out_lo_hi_8, io_V_out_lo_lo_8) @[Cat.scala 30:58]
                        node io_V_out_hi_lo_lo_lo_2 = asUInt(out8[8]) @[Cat.scala 30:58]
                        node io_V_out_hi_lo_lo_hi_2 = asUInt(out8[9]) @[Cat.scala 30:58]
                        node io_V_out_hi_lo_lo_5 = cat(io_V_out_hi_lo_lo_hi_2, io_V_out_hi_lo_lo_lo_2) @[Cat.scala 30:58]
                        node io_V_out_hi_lo_hi_lo_2 = asUInt(out8[10]) @[Cat.scala 30:58]
                        node io_V_out_hi_lo_hi_hi_2 = asUInt(out8[11]) @[Cat.scala 30:58]
                        node io_V_out_hi_lo_hi_5 = cat(io_V_out_hi_lo_hi_hi_2, io_V_out_hi_lo_hi_lo_2) @[Cat.scala 30:58]
                        node io_V_out_hi_lo_8 = cat(io_V_out_hi_lo_hi_5, io_V_out_hi_lo_lo_5) @[Cat.scala 30:58]
                        node io_V_out_hi_hi_lo_lo_2 = asUInt(out8[12]) @[Cat.scala 30:58]
                        node io_V_out_hi_hi_lo_hi_2 = asUInt(out8[13]) @[Cat.scala 30:58]
                        node io_V_out_hi_hi_lo_5 = cat(io_V_out_hi_hi_lo_hi_2, io_V_out_hi_hi_lo_lo_2) @[Cat.scala 30:58]
                        node io_V_out_hi_hi_hi_lo_2 = asUInt(out8[14]) @[Cat.scala 30:58]
                        node io_V_out_hi_hi_hi_hi_2 = asUInt(out8[15]) @[Cat.scala 30:58]
                        node io_V_out_hi_hi_hi_5 = cat(io_V_out_hi_hi_hi_hi_2, io_V_out_hi_hi_hi_lo_2) @[Cat.scala 30:58]
                        node io_V_out_hi_hi_8 = cat(io_V_out_hi_hi_hi_5, io_V_out_hi_hi_lo_5) @[Cat.scala 30:58]
                        node io_V_out_hi_11 = cat(io_V_out_hi_hi_8, io_V_out_hi_lo_8) @[Cat.scala 30:58]
                        node _io_V_out_T_22 = cat(io_V_out_hi_11, io_V_out_lo_11) @[Cat.scala 30:58]
                        node _io_V_out_T_23 = asSInt(_io_V_out_T_22) @[ALU.scala 373:181]
                        io.V_out <= _io_V_out_T_23 @[ALU.scala 373:22]
                        skip @[ALU.scala 369:46]
                      else : @[ALU.scala 374:21]
                        io.V_out <= asSInt(UInt<1>("h00")) @[ALU.scala 375:22]
                        skip @[ALU.scala 374:21]
                skip @[ALU.scala 353:70]
              else : @[ALU.scala 379:74]
                node _T_26 = eq(io.alu_Op, UInt<9>("h014")) @[ALU.scala 379:27]
                node _T_27 = eq(io.alu_lmul, UInt<1>("h00")) @[ALU.scala 379:60]
                node _T_28 = and(_T_26, _T_27) @[ALU.scala 379:45]
                when _T_28 : @[ALU.scala 379:74]
                  node _T_29 = eq(io.alu_sew, UInt<2>("h03")) @[ALU.scala 380:26]
                  when _T_29 : @[ALU.scala 380:40]
                    node _out64_0_T_9 = sub(inA_64[0], V_inB_32[0]) @[ALU.scala 382:40]
                    node _out64_0_T_10 = tail(_out64_0_T_9, 1) @[ALU.scala 382:40]
                    node _out64_0_T_11 = asSInt(_out64_0_T_10) @[ALU.scala 382:40]
                    out64[0] <= _out64_0_T_11 @[ALU.scala 382:26]
                    node _out64_1_T_9 = sub(inA_64[1], V_inB_32[1]) @[ALU.scala 382:40]
                    node _out64_1_T_10 = tail(_out64_1_T_9, 1) @[ALU.scala 382:40]
                    node _out64_1_T_11 = asSInt(_out64_1_T_10) @[ALU.scala 382:40]
                    out64[1] <= _out64_1_T_11 @[ALU.scala 382:26]
                    node io_V_out_lo_12 = asUInt(out64[0]) @[Cat.scala 30:58]
                    node io_V_out_hi_12 = asUInt(out64[1]) @[Cat.scala 30:58]
                    node _io_V_out_T_24 = cat(io_V_out_hi_12, io_V_out_lo_12) @[Cat.scala 30:58]
                    node _io_V_out_T_25 = asSInt(_io_V_out_T_24) @[ALU.scala 384:51]
                    io.V_out <= _io_V_out_T_25 @[ALU.scala 384:22]
                    skip @[ALU.scala 380:40]
                  else : @[ALU.scala 385:46]
                    node _T_30 = eq(io.alu_sew, UInt<2>("h02")) @[ALU.scala 385:32]
                    when _T_30 : @[ALU.scala 385:46]
                      node _out32_0_T_9 = sub(inA_32[0], V_inB_32[0]) @[ALU.scala 387:40]
                      node _out32_0_T_10 = tail(_out32_0_T_9, 1) @[ALU.scala 387:40]
                      node _out32_0_T_11 = asSInt(_out32_0_T_10) @[ALU.scala 387:40]
                      out32[0] <= _out32_0_T_11 @[ALU.scala 387:26]
                      node _out32_1_T_9 = sub(inA_32[1], V_inB_32[1]) @[ALU.scala 387:40]
                      node _out32_1_T_10 = tail(_out32_1_T_9, 1) @[ALU.scala 387:40]
                      node _out32_1_T_11 = asSInt(_out32_1_T_10) @[ALU.scala 387:40]
                      out32[1] <= _out32_1_T_11 @[ALU.scala 387:26]
                      node _out32_2_T_9 = sub(inA_32[2], V_inB_32[2]) @[ALU.scala 387:40]
                      node _out32_2_T_10 = tail(_out32_2_T_9, 1) @[ALU.scala 387:40]
                      node _out32_2_T_11 = asSInt(_out32_2_T_10) @[ALU.scala 387:40]
                      out32[2] <= _out32_2_T_11 @[ALU.scala 387:26]
                      node _out32_3_T_9 = sub(inA_32[3], V_inB_32[3]) @[ALU.scala 387:40]
                      node _out32_3_T_10 = tail(_out32_3_T_9, 1) @[ALU.scala 387:40]
                      node _out32_3_T_11 = asSInt(_out32_3_T_10) @[ALU.scala 387:40]
                      out32[3] <= _out32_3_T_11 @[ALU.scala 387:26]
                      node io_V_out_lo_lo_9 = asUInt(out32[0]) @[Cat.scala 30:58]
                      node io_V_out_lo_hi_9 = asUInt(out32[1]) @[Cat.scala 30:58]
                      node io_V_out_lo_13 = cat(io_V_out_lo_hi_9, io_V_out_lo_lo_9) @[Cat.scala 30:58]
                      node io_V_out_hi_lo_9 = asUInt(out32[2]) @[Cat.scala 30:58]
                      node io_V_out_hi_hi_9 = asUInt(out32[3]) @[Cat.scala 30:58]
                      node io_V_out_hi_13 = cat(io_V_out_hi_hi_9, io_V_out_hi_lo_9) @[Cat.scala 30:58]
                      node _io_V_out_T_26 = cat(io_V_out_hi_13, io_V_out_lo_13) @[Cat.scala 30:58]
                      node _io_V_out_T_27 = asSInt(_io_V_out_T_26) @[ALU.scala 389:71]
                      io.V_out <= _io_V_out_T_27 @[ALU.scala 389:22]
                      skip @[ALU.scala 385:46]
                    else : @[ALU.scala 390:46]
                      node _T_31 = eq(io.alu_sew, UInt<1>("h01")) @[ALU.scala 390:32]
                      when _T_31 : @[ALU.scala 390:46]
                        node _out16_0_T_9 = sub(inA_16[0], V_inB_16[0]) @[ALU.scala 392:40]
                        node _out16_0_T_10 = tail(_out16_0_T_9, 1) @[ALU.scala 392:40]
                        node _out16_0_T_11 = asSInt(_out16_0_T_10) @[ALU.scala 392:40]
                        out16[0] <= _out16_0_T_11 @[ALU.scala 392:26]
                        node _out16_1_T_9 = sub(inA_16[1], V_inB_16[1]) @[ALU.scala 392:40]
                        node _out16_1_T_10 = tail(_out16_1_T_9, 1) @[ALU.scala 392:40]
                        node _out16_1_T_11 = asSInt(_out16_1_T_10) @[ALU.scala 392:40]
                        out16[1] <= _out16_1_T_11 @[ALU.scala 392:26]
                        node _out16_2_T_9 = sub(inA_16[2], V_inB_16[2]) @[ALU.scala 392:40]
                        node _out16_2_T_10 = tail(_out16_2_T_9, 1) @[ALU.scala 392:40]
                        node _out16_2_T_11 = asSInt(_out16_2_T_10) @[ALU.scala 392:40]
                        out16[2] <= _out16_2_T_11 @[ALU.scala 392:26]
                        node _out16_3_T_9 = sub(inA_16[3], V_inB_16[3]) @[ALU.scala 392:40]
                        node _out16_3_T_10 = tail(_out16_3_T_9, 1) @[ALU.scala 392:40]
                        node _out16_3_T_11 = asSInt(_out16_3_T_10) @[ALU.scala 392:40]
                        out16[3] <= _out16_3_T_11 @[ALU.scala 392:26]
                        node _out16_4_T_9 = sub(inA_16[4], V_inB_16[4]) @[ALU.scala 392:40]
                        node _out16_4_T_10 = tail(_out16_4_T_9, 1) @[ALU.scala 392:40]
                        node _out16_4_T_11 = asSInt(_out16_4_T_10) @[ALU.scala 392:40]
                        out16[4] <= _out16_4_T_11 @[ALU.scala 392:26]
                        node _out16_5_T_9 = sub(inA_16[5], V_inB_16[5]) @[ALU.scala 392:40]
                        node _out16_5_T_10 = tail(_out16_5_T_9, 1) @[ALU.scala 392:40]
                        node _out16_5_T_11 = asSInt(_out16_5_T_10) @[ALU.scala 392:40]
                        out16[5] <= _out16_5_T_11 @[ALU.scala 392:26]
                        node _out16_6_T_9 = sub(inA_16[6], V_inB_16[6]) @[ALU.scala 392:40]
                        node _out16_6_T_10 = tail(_out16_6_T_9, 1) @[ALU.scala 392:40]
                        node _out16_6_T_11 = asSInt(_out16_6_T_10) @[ALU.scala 392:40]
                        out16[6] <= _out16_6_T_11 @[ALU.scala 392:26]
                        node _out16_7_T_9 = sub(inA_16[7], V_inB_16[7]) @[ALU.scala 392:40]
                        node _out16_7_T_10 = tail(_out16_7_T_9, 1) @[ALU.scala 392:40]
                        node _out16_7_T_11 = asSInt(_out16_7_T_10) @[ALU.scala 392:40]
                        out16[7] <= _out16_7_T_11 @[ALU.scala 392:26]
                        node io_V_out_lo_lo_lo_6 = asUInt(out16[0]) @[Cat.scala 30:58]
                        node io_V_out_lo_lo_hi_6 = asUInt(out16[1]) @[Cat.scala 30:58]
                        node io_V_out_lo_lo_10 = cat(io_V_out_lo_lo_hi_6, io_V_out_lo_lo_lo_6) @[Cat.scala 30:58]
                        node io_V_out_lo_hi_lo_6 = asUInt(out16[2]) @[Cat.scala 30:58]
                        node io_V_out_lo_hi_hi_6 = asUInt(out16[3]) @[Cat.scala 30:58]
                        node io_V_out_lo_hi_10 = cat(io_V_out_lo_hi_hi_6, io_V_out_lo_hi_lo_6) @[Cat.scala 30:58]
                        node io_V_out_lo_14 = cat(io_V_out_lo_hi_10, io_V_out_lo_lo_10) @[Cat.scala 30:58]
                        node io_V_out_hi_lo_lo_6 = asUInt(out16[4]) @[Cat.scala 30:58]
                        node io_V_out_hi_lo_hi_6 = asUInt(out16[5]) @[Cat.scala 30:58]
                        node io_V_out_hi_lo_10 = cat(io_V_out_hi_lo_hi_6, io_V_out_hi_lo_lo_6) @[Cat.scala 30:58]
                        node io_V_out_hi_hi_lo_6 = asUInt(out16[6]) @[Cat.scala 30:58]
                        node io_V_out_hi_hi_hi_6 = asUInt(out16[7]) @[Cat.scala 30:58]
                        node io_V_out_hi_hi_10 = cat(io_V_out_hi_hi_hi_6, io_V_out_hi_hi_lo_6) @[Cat.scala 30:58]
                        node io_V_out_hi_14 = cat(io_V_out_hi_hi_10, io_V_out_hi_lo_10) @[Cat.scala 30:58]
                        node _io_V_out_T_28 = cat(io_V_out_hi_14, io_V_out_lo_14) @[Cat.scala 30:58]
                        node _io_V_out_T_29 = asSInt(_io_V_out_T_28) @[ALU.scala 394:111]
                        io.V_out <= _io_V_out_T_29 @[ALU.scala 394:22]
                        skip @[ALU.scala 390:46]
                      else : @[ALU.scala 395:46]
                        node _T_32 = eq(io.alu_sew, UInt<1>("h00")) @[ALU.scala 395:32]
                        when _T_32 : @[ALU.scala 395:46]
                          node _out8_0_T_9 = sub(inA_8[0], V_inB_8[0]) @[ALU.scala 397:38]
                          node _out8_0_T_10 = tail(_out8_0_T_9, 1) @[ALU.scala 397:38]
                          node _out8_0_T_11 = asSInt(_out8_0_T_10) @[ALU.scala 397:38]
                          out8[0] <= _out8_0_T_11 @[ALU.scala 397:25]
                          node _out8_1_T_9 = sub(inA_8[1], V_inB_8[1]) @[ALU.scala 397:38]
                          node _out8_1_T_10 = tail(_out8_1_T_9, 1) @[ALU.scala 397:38]
                          node _out8_1_T_11 = asSInt(_out8_1_T_10) @[ALU.scala 397:38]
                          out8[1] <= _out8_1_T_11 @[ALU.scala 397:25]
                          node _out8_2_T_9 = sub(inA_8[2], V_inB_8[2]) @[ALU.scala 397:38]
                          node _out8_2_T_10 = tail(_out8_2_T_9, 1) @[ALU.scala 397:38]
                          node _out8_2_T_11 = asSInt(_out8_2_T_10) @[ALU.scala 397:38]
                          out8[2] <= _out8_2_T_11 @[ALU.scala 397:25]
                          node _out8_3_T_9 = sub(inA_8[3], V_inB_8[3]) @[ALU.scala 397:38]
                          node _out8_3_T_10 = tail(_out8_3_T_9, 1) @[ALU.scala 397:38]
                          node _out8_3_T_11 = asSInt(_out8_3_T_10) @[ALU.scala 397:38]
                          out8[3] <= _out8_3_T_11 @[ALU.scala 397:25]
                          node _out8_4_T_9 = sub(inA_8[4], V_inB_8[4]) @[ALU.scala 397:38]
                          node _out8_4_T_10 = tail(_out8_4_T_9, 1) @[ALU.scala 397:38]
                          node _out8_4_T_11 = asSInt(_out8_4_T_10) @[ALU.scala 397:38]
                          out8[4] <= _out8_4_T_11 @[ALU.scala 397:25]
                          node _out8_5_T_9 = sub(inA_8[5], V_inB_8[5]) @[ALU.scala 397:38]
                          node _out8_5_T_10 = tail(_out8_5_T_9, 1) @[ALU.scala 397:38]
                          node _out8_5_T_11 = asSInt(_out8_5_T_10) @[ALU.scala 397:38]
                          out8[5] <= _out8_5_T_11 @[ALU.scala 397:25]
                          node _out8_6_T_9 = sub(inA_8[6], V_inB_8[6]) @[ALU.scala 397:38]
                          node _out8_6_T_10 = tail(_out8_6_T_9, 1) @[ALU.scala 397:38]
                          node _out8_6_T_11 = asSInt(_out8_6_T_10) @[ALU.scala 397:38]
                          out8[6] <= _out8_6_T_11 @[ALU.scala 397:25]
                          node _out8_7_T_9 = sub(inA_8[7], V_inB_8[7]) @[ALU.scala 397:38]
                          node _out8_7_T_10 = tail(_out8_7_T_9, 1) @[ALU.scala 397:38]
                          node _out8_7_T_11 = asSInt(_out8_7_T_10) @[ALU.scala 397:38]
                          out8[7] <= _out8_7_T_11 @[ALU.scala 397:25]
                          node _out8_8_T_9 = sub(inA_8[8], V_inB_8[8]) @[ALU.scala 397:38]
                          node _out8_8_T_10 = tail(_out8_8_T_9, 1) @[ALU.scala 397:38]
                          node _out8_8_T_11 = asSInt(_out8_8_T_10) @[ALU.scala 397:38]
                          out8[8] <= _out8_8_T_11 @[ALU.scala 397:25]
                          node _out8_9_T_9 = sub(inA_8[9], V_inB_8[9]) @[ALU.scala 397:38]
                          node _out8_9_T_10 = tail(_out8_9_T_9, 1) @[ALU.scala 397:38]
                          node _out8_9_T_11 = asSInt(_out8_9_T_10) @[ALU.scala 397:38]
                          out8[9] <= _out8_9_T_11 @[ALU.scala 397:25]
                          node _out8_10_T_9 = sub(inA_8[10], V_inB_8[10]) @[ALU.scala 397:38]
                          node _out8_10_T_10 = tail(_out8_10_T_9, 1) @[ALU.scala 397:38]
                          node _out8_10_T_11 = asSInt(_out8_10_T_10) @[ALU.scala 397:38]
                          out8[10] <= _out8_10_T_11 @[ALU.scala 397:25]
                          node _out8_11_T_9 = sub(inA_8[11], V_inB_8[11]) @[ALU.scala 397:38]
                          node _out8_11_T_10 = tail(_out8_11_T_9, 1) @[ALU.scala 397:38]
                          node _out8_11_T_11 = asSInt(_out8_11_T_10) @[ALU.scala 397:38]
                          out8[11] <= _out8_11_T_11 @[ALU.scala 397:25]
                          node _out8_12_T_9 = sub(inA_8[12], V_inB_8[12]) @[ALU.scala 397:38]
                          node _out8_12_T_10 = tail(_out8_12_T_9, 1) @[ALU.scala 397:38]
                          node _out8_12_T_11 = asSInt(_out8_12_T_10) @[ALU.scala 397:38]
                          out8[12] <= _out8_12_T_11 @[ALU.scala 397:25]
                          node _out8_13_T_9 = sub(inA_8[13], V_inB_8[13]) @[ALU.scala 397:38]
                          node _out8_13_T_10 = tail(_out8_13_T_9, 1) @[ALU.scala 397:38]
                          node _out8_13_T_11 = asSInt(_out8_13_T_10) @[ALU.scala 397:38]
                          out8[13] <= _out8_13_T_11 @[ALU.scala 397:25]
                          node _out8_14_T_9 = sub(inA_8[14], V_inB_8[14]) @[ALU.scala 397:38]
                          node _out8_14_T_10 = tail(_out8_14_T_9, 1) @[ALU.scala 397:38]
                          node _out8_14_T_11 = asSInt(_out8_14_T_10) @[ALU.scala 397:38]
                          out8[14] <= _out8_14_T_11 @[ALU.scala 397:25]
                          node _out8_15_T_9 = sub(inA_8[15], V_inB_8[15]) @[ALU.scala 397:38]
                          node _out8_15_T_10 = tail(_out8_15_T_9, 1) @[ALU.scala 397:38]
                          node _out8_15_T_11 = asSInt(_out8_15_T_10) @[ALU.scala 397:38]
                          out8[15] <= _out8_15_T_11 @[ALU.scala 397:25]
                          node io_V_out_lo_lo_lo_lo_3 = asUInt(out8[0]) @[Cat.scala 30:58]
                          node io_V_out_lo_lo_lo_hi_3 = asUInt(out8[1]) @[Cat.scala 30:58]
                          node io_V_out_lo_lo_lo_7 = cat(io_V_out_lo_lo_lo_hi_3, io_V_out_lo_lo_lo_lo_3) @[Cat.scala 30:58]
                          node io_V_out_lo_lo_hi_lo_3 = asUInt(out8[2]) @[Cat.scala 30:58]
                          node io_V_out_lo_lo_hi_hi_3 = asUInt(out8[3]) @[Cat.scala 30:58]
                          node io_V_out_lo_lo_hi_7 = cat(io_V_out_lo_lo_hi_hi_3, io_V_out_lo_lo_hi_lo_3) @[Cat.scala 30:58]
                          node io_V_out_lo_lo_11 = cat(io_V_out_lo_lo_hi_7, io_V_out_lo_lo_lo_7) @[Cat.scala 30:58]
                          node io_V_out_lo_hi_lo_lo_3 = asUInt(out8[4]) @[Cat.scala 30:58]
                          node io_V_out_lo_hi_lo_hi_3 = asUInt(out8[5]) @[Cat.scala 30:58]
                          node io_V_out_lo_hi_lo_7 = cat(io_V_out_lo_hi_lo_hi_3, io_V_out_lo_hi_lo_lo_3) @[Cat.scala 30:58]
                          node io_V_out_lo_hi_hi_lo_3 = asUInt(out8[6]) @[Cat.scala 30:58]
                          node io_V_out_lo_hi_hi_hi_3 = asUInt(out8[7]) @[Cat.scala 30:58]
                          node io_V_out_lo_hi_hi_7 = cat(io_V_out_lo_hi_hi_hi_3, io_V_out_lo_hi_hi_lo_3) @[Cat.scala 30:58]
                          node io_V_out_lo_hi_11 = cat(io_V_out_lo_hi_hi_7, io_V_out_lo_hi_lo_7) @[Cat.scala 30:58]
                          node io_V_out_lo_15 = cat(io_V_out_lo_hi_11, io_V_out_lo_lo_11) @[Cat.scala 30:58]
                          node io_V_out_hi_lo_lo_lo_3 = asUInt(out8[8]) @[Cat.scala 30:58]
                          node io_V_out_hi_lo_lo_hi_3 = asUInt(out8[9]) @[Cat.scala 30:58]
                          node io_V_out_hi_lo_lo_7 = cat(io_V_out_hi_lo_lo_hi_3, io_V_out_hi_lo_lo_lo_3) @[Cat.scala 30:58]
                          node io_V_out_hi_lo_hi_lo_3 = asUInt(out8[10]) @[Cat.scala 30:58]
                          node io_V_out_hi_lo_hi_hi_3 = asUInt(out8[11]) @[Cat.scala 30:58]
                          node io_V_out_hi_lo_hi_7 = cat(io_V_out_hi_lo_hi_hi_3, io_V_out_hi_lo_hi_lo_3) @[Cat.scala 30:58]
                          node io_V_out_hi_lo_11 = cat(io_V_out_hi_lo_hi_7, io_V_out_hi_lo_lo_7) @[Cat.scala 30:58]
                          node io_V_out_hi_hi_lo_lo_3 = asUInt(out8[12]) @[Cat.scala 30:58]
                          node io_V_out_hi_hi_lo_hi_3 = asUInt(out8[13]) @[Cat.scala 30:58]
                          node io_V_out_hi_hi_lo_7 = cat(io_V_out_hi_hi_lo_hi_3, io_V_out_hi_hi_lo_lo_3) @[Cat.scala 30:58]
                          node io_V_out_hi_hi_hi_lo_3 = asUInt(out8[14]) @[Cat.scala 30:58]
                          node io_V_out_hi_hi_hi_hi_3 = asUInt(out8[15]) @[Cat.scala 30:58]
                          node io_V_out_hi_hi_hi_7 = cat(io_V_out_hi_hi_hi_hi_3, io_V_out_hi_hi_hi_lo_3) @[Cat.scala 30:58]
                          node io_V_out_hi_hi_11 = cat(io_V_out_hi_hi_hi_7, io_V_out_hi_hi_lo_7) @[Cat.scala 30:58]
                          node io_V_out_hi_15 = cat(io_V_out_hi_hi_11, io_V_out_hi_lo_11) @[Cat.scala 30:58]
                          node _io_V_out_T_30 = cat(io_V_out_hi_15, io_V_out_lo_15) @[Cat.scala 30:58]
                          node _io_V_out_T_31 = asSInt(_io_V_out_T_30) @[ALU.scala 399:181]
                          io.V_out <= _io_V_out_T_31 @[ALU.scala 399:22]
                          skip @[ALU.scala 395:46]
                        else : @[ALU.scala 400:21]
                          io.V_out <= asSInt(UInt<1>("h00")) @[ALU.scala 401:22]
                          skip @[ALU.scala 400:21]
                  skip @[ALU.scala 379:74]
                else : @[ALU.scala 405:74]
                  node _T_33 = eq(io.alu_Op, UInt<9>("h010")) @[ALU.scala 405:27]
                  node _T_34 = eq(io.alu_lmul, UInt<1>("h00")) @[ALU.scala 405:60]
                  node _T_35 = and(_T_33, _T_34) @[ALU.scala 405:45]
                  when _T_35 : @[ALU.scala 405:74]
                    node _T_36 = eq(io.alu_sew, UInt<2>("h03")) @[ALU.scala 406:26]
                    when _T_36 : @[ALU.scala 406:40]
                      node _out64_0_T_12 = sub(V_inA_64[0], V_inB_64[0]) @[ALU.scala 408:42]
                      node _out64_0_T_13 = tail(_out64_0_T_12, 1) @[ALU.scala 408:42]
                      node _out64_0_T_14 = asSInt(_out64_0_T_13) @[ALU.scala 408:42]
                      out64[0] <= _out64_0_T_14 @[ALU.scala 408:26]
                      node _out64_1_T_12 = sub(V_inA_64[1], V_inB_64[1]) @[ALU.scala 408:42]
                      node _out64_1_T_13 = tail(_out64_1_T_12, 1) @[ALU.scala 408:42]
                      node _out64_1_T_14 = asSInt(_out64_1_T_13) @[ALU.scala 408:42]
                      out64[1] <= _out64_1_T_14 @[ALU.scala 408:26]
                      node io_V_out_lo_16 = asUInt(out64[0]) @[Cat.scala 30:58]
                      node io_V_out_hi_16 = asUInt(out64[1]) @[Cat.scala 30:58]
                      node _io_V_out_T_32 = cat(io_V_out_hi_16, io_V_out_lo_16) @[Cat.scala 30:58]
                      node _io_V_out_T_33 = asSInt(_io_V_out_T_32) @[ALU.scala 410:51]
                      io.V_out <= _io_V_out_T_33 @[ALU.scala 410:22]
                      skip @[ALU.scala 406:40]
                    else : @[ALU.scala 411:46]
                      node _T_37 = eq(io.alu_sew, UInt<2>("h02")) @[ALU.scala 411:32]
                      when _T_37 : @[ALU.scala 411:46]
                        node _out32_0_T_12 = sub(V_inA_32[0], V_inB_32[0]) @[ALU.scala 413:42]
                        node _out32_0_T_13 = tail(_out32_0_T_12, 1) @[ALU.scala 413:42]
                        node _out32_0_T_14 = asSInt(_out32_0_T_13) @[ALU.scala 413:42]
                        out32[0] <= _out32_0_T_14 @[ALU.scala 413:26]
                        node _out32_1_T_12 = sub(V_inA_32[1], V_inB_32[1]) @[ALU.scala 413:42]
                        node _out32_1_T_13 = tail(_out32_1_T_12, 1) @[ALU.scala 413:42]
                        node _out32_1_T_14 = asSInt(_out32_1_T_13) @[ALU.scala 413:42]
                        out32[1] <= _out32_1_T_14 @[ALU.scala 413:26]
                        node _out32_2_T_12 = sub(V_inA_32[2], V_inB_32[2]) @[ALU.scala 413:42]
                        node _out32_2_T_13 = tail(_out32_2_T_12, 1) @[ALU.scala 413:42]
                        node _out32_2_T_14 = asSInt(_out32_2_T_13) @[ALU.scala 413:42]
                        out32[2] <= _out32_2_T_14 @[ALU.scala 413:26]
                        node _out32_3_T_12 = sub(V_inA_32[3], V_inB_32[3]) @[ALU.scala 413:42]
                        node _out32_3_T_13 = tail(_out32_3_T_12, 1) @[ALU.scala 413:42]
                        node _out32_3_T_14 = asSInt(_out32_3_T_13) @[ALU.scala 413:42]
                        out32[3] <= _out32_3_T_14 @[ALU.scala 413:26]
                        node io_V_out_lo_lo_12 = asUInt(out32[0]) @[Cat.scala 30:58]
                        node io_V_out_lo_hi_12 = asUInt(out32[1]) @[Cat.scala 30:58]
                        node io_V_out_lo_17 = cat(io_V_out_lo_hi_12, io_V_out_lo_lo_12) @[Cat.scala 30:58]
                        node io_V_out_hi_lo_12 = asUInt(out32[2]) @[Cat.scala 30:58]
                        node io_V_out_hi_hi_12 = asUInt(out32[3]) @[Cat.scala 30:58]
                        node io_V_out_hi_17 = cat(io_V_out_hi_hi_12, io_V_out_hi_lo_12) @[Cat.scala 30:58]
                        node _io_V_out_T_34 = cat(io_V_out_hi_17, io_V_out_lo_17) @[Cat.scala 30:58]
                        node _io_V_out_T_35 = asSInt(_io_V_out_T_34) @[ALU.scala 415:71]
                        io.V_out <= _io_V_out_T_35 @[ALU.scala 415:22]
                        skip @[ALU.scala 411:46]
                      else : @[ALU.scala 416:46]
                        node _T_38 = eq(io.alu_sew, UInt<1>("h01")) @[ALU.scala 416:32]
                        when _T_38 : @[ALU.scala 416:46]
                          node _out16_0_T_12 = sub(V_inA_16[0], V_inB_16[0]) @[ALU.scala 418:42]
                          node _out16_0_T_13 = tail(_out16_0_T_12, 1) @[ALU.scala 418:42]
                          node _out16_0_T_14 = asSInt(_out16_0_T_13) @[ALU.scala 418:42]
                          out16[0] <= _out16_0_T_14 @[ALU.scala 418:26]
                          node _out16_1_T_12 = sub(V_inA_16[1], V_inB_16[1]) @[ALU.scala 418:42]
                          node _out16_1_T_13 = tail(_out16_1_T_12, 1) @[ALU.scala 418:42]
                          node _out16_1_T_14 = asSInt(_out16_1_T_13) @[ALU.scala 418:42]
                          out16[1] <= _out16_1_T_14 @[ALU.scala 418:26]
                          node _out16_2_T_12 = sub(V_inA_16[2], V_inB_16[2]) @[ALU.scala 418:42]
                          node _out16_2_T_13 = tail(_out16_2_T_12, 1) @[ALU.scala 418:42]
                          node _out16_2_T_14 = asSInt(_out16_2_T_13) @[ALU.scala 418:42]
                          out16[2] <= _out16_2_T_14 @[ALU.scala 418:26]
                          node _out16_3_T_12 = sub(V_inA_16[3], V_inB_16[3]) @[ALU.scala 418:42]
                          node _out16_3_T_13 = tail(_out16_3_T_12, 1) @[ALU.scala 418:42]
                          node _out16_3_T_14 = asSInt(_out16_3_T_13) @[ALU.scala 418:42]
                          out16[3] <= _out16_3_T_14 @[ALU.scala 418:26]
                          node _out16_4_T_12 = sub(V_inA_16[4], V_inB_16[4]) @[ALU.scala 418:42]
                          node _out16_4_T_13 = tail(_out16_4_T_12, 1) @[ALU.scala 418:42]
                          node _out16_4_T_14 = asSInt(_out16_4_T_13) @[ALU.scala 418:42]
                          out16[4] <= _out16_4_T_14 @[ALU.scala 418:26]
                          node _out16_5_T_12 = sub(V_inA_16[5], V_inB_16[5]) @[ALU.scala 418:42]
                          node _out16_5_T_13 = tail(_out16_5_T_12, 1) @[ALU.scala 418:42]
                          node _out16_5_T_14 = asSInt(_out16_5_T_13) @[ALU.scala 418:42]
                          out16[5] <= _out16_5_T_14 @[ALU.scala 418:26]
                          node _out16_6_T_12 = sub(V_inA_16[6], V_inB_16[6]) @[ALU.scala 418:42]
                          node _out16_6_T_13 = tail(_out16_6_T_12, 1) @[ALU.scala 418:42]
                          node _out16_6_T_14 = asSInt(_out16_6_T_13) @[ALU.scala 418:42]
                          out16[6] <= _out16_6_T_14 @[ALU.scala 418:26]
                          node _out16_7_T_12 = sub(V_inA_16[7], V_inB_16[7]) @[ALU.scala 418:42]
                          node _out16_7_T_13 = tail(_out16_7_T_12, 1) @[ALU.scala 418:42]
                          node _out16_7_T_14 = asSInt(_out16_7_T_13) @[ALU.scala 418:42]
                          out16[7] <= _out16_7_T_14 @[ALU.scala 418:26]
                          node io_V_out_lo_lo_lo_8 = asUInt(out16[0]) @[Cat.scala 30:58]
                          node io_V_out_lo_lo_hi_8 = asUInt(out16[1]) @[Cat.scala 30:58]
                          node io_V_out_lo_lo_13 = cat(io_V_out_lo_lo_hi_8, io_V_out_lo_lo_lo_8) @[Cat.scala 30:58]
                          node io_V_out_lo_hi_lo_8 = asUInt(out16[2]) @[Cat.scala 30:58]
                          node io_V_out_lo_hi_hi_8 = asUInt(out16[3]) @[Cat.scala 30:58]
                          node io_V_out_lo_hi_13 = cat(io_V_out_lo_hi_hi_8, io_V_out_lo_hi_lo_8) @[Cat.scala 30:58]
                          node io_V_out_lo_18 = cat(io_V_out_lo_hi_13, io_V_out_lo_lo_13) @[Cat.scala 30:58]
                          node io_V_out_hi_lo_lo_8 = asUInt(out16[4]) @[Cat.scala 30:58]
                          node io_V_out_hi_lo_hi_8 = asUInt(out16[5]) @[Cat.scala 30:58]
                          node io_V_out_hi_lo_13 = cat(io_V_out_hi_lo_hi_8, io_V_out_hi_lo_lo_8) @[Cat.scala 30:58]
                          node io_V_out_hi_hi_lo_8 = asUInt(out16[6]) @[Cat.scala 30:58]
                          node io_V_out_hi_hi_hi_8 = asUInt(out16[7]) @[Cat.scala 30:58]
                          node io_V_out_hi_hi_13 = cat(io_V_out_hi_hi_hi_8, io_V_out_hi_hi_lo_8) @[Cat.scala 30:58]
                          node io_V_out_hi_18 = cat(io_V_out_hi_hi_13, io_V_out_hi_lo_13) @[Cat.scala 30:58]
                          node _io_V_out_T_36 = cat(io_V_out_hi_18, io_V_out_lo_18) @[Cat.scala 30:58]
                          node _io_V_out_T_37 = asSInt(_io_V_out_T_36) @[ALU.scala 420:111]
                          io.V_out <= _io_V_out_T_37 @[ALU.scala 420:22]
                          skip @[ALU.scala 416:46]
                        else : @[ALU.scala 421:46]
                          node _T_39 = eq(io.alu_sew, UInt<1>("h00")) @[ALU.scala 421:32]
                          when _T_39 : @[ALU.scala 421:46]
                            node _out8_0_T_12 = sub(V_inA_8[0], V_inB_8[0]) @[ALU.scala 423:40]
                            node _out8_0_T_13 = tail(_out8_0_T_12, 1) @[ALU.scala 423:40]
                            node _out8_0_T_14 = asSInt(_out8_0_T_13) @[ALU.scala 423:40]
                            out8[0] <= _out8_0_T_14 @[ALU.scala 423:25]
                            node _out8_1_T_12 = sub(V_inA_8[1], V_inB_8[1]) @[ALU.scala 423:40]
                            node _out8_1_T_13 = tail(_out8_1_T_12, 1) @[ALU.scala 423:40]
                            node _out8_1_T_14 = asSInt(_out8_1_T_13) @[ALU.scala 423:40]
                            out8[1] <= _out8_1_T_14 @[ALU.scala 423:25]
                            node _out8_2_T_12 = sub(V_inA_8[2], V_inB_8[2]) @[ALU.scala 423:40]
                            node _out8_2_T_13 = tail(_out8_2_T_12, 1) @[ALU.scala 423:40]
                            node _out8_2_T_14 = asSInt(_out8_2_T_13) @[ALU.scala 423:40]
                            out8[2] <= _out8_2_T_14 @[ALU.scala 423:25]
                            node _out8_3_T_12 = sub(V_inA_8[3], V_inB_8[3]) @[ALU.scala 423:40]
                            node _out8_3_T_13 = tail(_out8_3_T_12, 1) @[ALU.scala 423:40]
                            node _out8_3_T_14 = asSInt(_out8_3_T_13) @[ALU.scala 423:40]
                            out8[3] <= _out8_3_T_14 @[ALU.scala 423:25]
                            node _out8_4_T_12 = sub(V_inA_8[4], V_inB_8[4]) @[ALU.scala 423:40]
                            node _out8_4_T_13 = tail(_out8_4_T_12, 1) @[ALU.scala 423:40]
                            node _out8_4_T_14 = asSInt(_out8_4_T_13) @[ALU.scala 423:40]
                            out8[4] <= _out8_4_T_14 @[ALU.scala 423:25]
                            node _out8_5_T_12 = sub(V_inA_8[5], V_inB_8[5]) @[ALU.scala 423:40]
                            node _out8_5_T_13 = tail(_out8_5_T_12, 1) @[ALU.scala 423:40]
                            node _out8_5_T_14 = asSInt(_out8_5_T_13) @[ALU.scala 423:40]
                            out8[5] <= _out8_5_T_14 @[ALU.scala 423:25]
                            node _out8_6_T_12 = sub(V_inA_8[6], V_inB_8[6]) @[ALU.scala 423:40]
                            node _out8_6_T_13 = tail(_out8_6_T_12, 1) @[ALU.scala 423:40]
                            node _out8_6_T_14 = asSInt(_out8_6_T_13) @[ALU.scala 423:40]
                            out8[6] <= _out8_6_T_14 @[ALU.scala 423:25]
                            node _out8_7_T_12 = sub(V_inA_8[7], V_inB_8[7]) @[ALU.scala 423:40]
                            node _out8_7_T_13 = tail(_out8_7_T_12, 1) @[ALU.scala 423:40]
                            node _out8_7_T_14 = asSInt(_out8_7_T_13) @[ALU.scala 423:40]
                            out8[7] <= _out8_7_T_14 @[ALU.scala 423:25]
                            node _out8_8_T_12 = sub(V_inA_8[8], V_inB_8[8]) @[ALU.scala 423:40]
                            node _out8_8_T_13 = tail(_out8_8_T_12, 1) @[ALU.scala 423:40]
                            node _out8_8_T_14 = asSInt(_out8_8_T_13) @[ALU.scala 423:40]
                            out8[8] <= _out8_8_T_14 @[ALU.scala 423:25]
                            node _out8_9_T_12 = sub(V_inA_8[9], V_inB_8[9]) @[ALU.scala 423:40]
                            node _out8_9_T_13 = tail(_out8_9_T_12, 1) @[ALU.scala 423:40]
                            node _out8_9_T_14 = asSInt(_out8_9_T_13) @[ALU.scala 423:40]
                            out8[9] <= _out8_9_T_14 @[ALU.scala 423:25]
                            node _out8_10_T_12 = sub(V_inA_8[10], V_inB_8[10]) @[ALU.scala 423:40]
                            node _out8_10_T_13 = tail(_out8_10_T_12, 1) @[ALU.scala 423:40]
                            node _out8_10_T_14 = asSInt(_out8_10_T_13) @[ALU.scala 423:40]
                            out8[10] <= _out8_10_T_14 @[ALU.scala 423:25]
                            node _out8_11_T_12 = sub(V_inA_8[11], V_inB_8[11]) @[ALU.scala 423:40]
                            node _out8_11_T_13 = tail(_out8_11_T_12, 1) @[ALU.scala 423:40]
                            node _out8_11_T_14 = asSInt(_out8_11_T_13) @[ALU.scala 423:40]
                            out8[11] <= _out8_11_T_14 @[ALU.scala 423:25]
                            node _out8_12_T_12 = sub(V_inA_8[12], V_inB_8[12]) @[ALU.scala 423:40]
                            node _out8_12_T_13 = tail(_out8_12_T_12, 1) @[ALU.scala 423:40]
                            node _out8_12_T_14 = asSInt(_out8_12_T_13) @[ALU.scala 423:40]
                            out8[12] <= _out8_12_T_14 @[ALU.scala 423:25]
                            node _out8_13_T_12 = sub(V_inA_8[13], V_inB_8[13]) @[ALU.scala 423:40]
                            node _out8_13_T_13 = tail(_out8_13_T_12, 1) @[ALU.scala 423:40]
                            node _out8_13_T_14 = asSInt(_out8_13_T_13) @[ALU.scala 423:40]
                            out8[13] <= _out8_13_T_14 @[ALU.scala 423:25]
                            node _out8_14_T_12 = sub(V_inA_8[14], V_inB_8[14]) @[ALU.scala 423:40]
                            node _out8_14_T_13 = tail(_out8_14_T_12, 1) @[ALU.scala 423:40]
                            node _out8_14_T_14 = asSInt(_out8_14_T_13) @[ALU.scala 423:40]
                            out8[14] <= _out8_14_T_14 @[ALU.scala 423:25]
                            node _out8_15_T_12 = sub(V_inA_8[15], V_inB_8[15]) @[ALU.scala 423:40]
                            node _out8_15_T_13 = tail(_out8_15_T_12, 1) @[ALU.scala 423:40]
                            node _out8_15_T_14 = asSInt(_out8_15_T_13) @[ALU.scala 423:40]
                            out8[15] <= _out8_15_T_14 @[ALU.scala 423:25]
                            node io_V_out_lo_lo_lo_lo_4 = asUInt(out8[0]) @[Cat.scala 30:58]
                            node io_V_out_lo_lo_lo_hi_4 = asUInt(out8[1]) @[Cat.scala 30:58]
                            node io_V_out_lo_lo_lo_9 = cat(io_V_out_lo_lo_lo_hi_4, io_V_out_lo_lo_lo_lo_4) @[Cat.scala 30:58]
                            node io_V_out_lo_lo_hi_lo_4 = asUInt(out8[2]) @[Cat.scala 30:58]
                            node io_V_out_lo_lo_hi_hi_4 = asUInt(out8[3]) @[Cat.scala 30:58]
                            node io_V_out_lo_lo_hi_9 = cat(io_V_out_lo_lo_hi_hi_4, io_V_out_lo_lo_hi_lo_4) @[Cat.scala 30:58]
                            node io_V_out_lo_lo_14 = cat(io_V_out_lo_lo_hi_9, io_V_out_lo_lo_lo_9) @[Cat.scala 30:58]
                            node io_V_out_lo_hi_lo_lo_4 = asUInt(out8[4]) @[Cat.scala 30:58]
                            node io_V_out_lo_hi_lo_hi_4 = asUInt(out8[5]) @[Cat.scala 30:58]
                            node io_V_out_lo_hi_lo_9 = cat(io_V_out_lo_hi_lo_hi_4, io_V_out_lo_hi_lo_lo_4) @[Cat.scala 30:58]
                            node io_V_out_lo_hi_hi_lo_4 = asUInt(out8[6]) @[Cat.scala 30:58]
                            node io_V_out_lo_hi_hi_hi_4 = asUInt(out8[7]) @[Cat.scala 30:58]
                            node io_V_out_lo_hi_hi_9 = cat(io_V_out_lo_hi_hi_hi_4, io_V_out_lo_hi_hi_lo_4) @[Cat.scala 30:58]
                            node io_V_out_lo_hi_14 = cat(io_V_out_lo_hi_hi_9, io_V_out_lo_hi_lo_9) @[Cat.scala 30:58]
                            node io_V_out_lo_19 = cat(io_V_out_lo_hi_14, io_V_out_lo_lo_14) @[Cat.scala 30:58]
                            node io_V_out_hi_lo_lo_lo_4 = asUInt(out8[8]) @[Cat.scala 30:58]
                            node io_V_out_hi_lo_lo_hi_4 = asUInt(out8[9]) @[Cat.scala 30:58]
                            node io_V_out_hi_lo_lo_9 = cat(io_V_out_hi_lo_lo_hi_4, io_V_out_hi_lo_lo_lo_4) @[Cat.scala 30:58]
                            node io_V_out_hi_lo_hi_lo_4 = asUInt(out8[10]) @[Cat.scala 30:58]
                            node io_V_out_hi_lo_hi_hi_4 = asUInt(out8[11]) @[Cat.scala 30:58]
                            node io_V_out_hi_lo_hi_9 = cat(io_V_out_hi_lo_hi_hi_4, io_V_out_hi_lo_hi_lo_4) @[Cat.scala 30:58]
                            node io_V_out_hi_lo_14 = cat(io_V_out_hi_lo_hi_9, io_V_out_hi_lo_lo_9) @[Cat.scala 30:58]
                            node io_V_out_hi_hi_lo_lo_4 = asUInt(out8[12]) @[Cat.scala 30:58]
                            node io_V_out_hi_hi_lo_hi_4 = asUInt(out8[13]) @[Cat.scala 30:58]
                            node io_V_out_hi_hi_lo_9 = cat(io_V_out_hi_hi_lo_hi_4, io_V_out_hi_hi_lo_lo_4) @[Cat.scala 30:58]
                            node io_V_out_hi_hi_hi_lo_4 = asUInt(out8[14]) @[Cat.scala 30:58]
                            node io_V_out_hi_hi_hi_hi_4 = asUInt(out8[15]) @[Cat.scala 30:58]
                            node io_V_out_hi_hi_hi_9 = cat(io_V_out_hi_hi_hi_hi_4, io_V_out_hi_hi_hi_lo_4) @[Cat.scala 30:58]
                            node io_V_out_hi_hi_14 = cat(io_V_out_hi_hi_hi_9, io_V_out_hi_hi_lo_9) @[Cat.scala 30:58]
                            node io_V_out_hi_19 = cat(io_V_out_hi_hi_14, io_V_out_hi_lo_14) @[Cat.scala 30:58]
                            node _io_V_out_T_38 = cat(io_V_out_hi_19, io_V_out_lo_19) @[Cat.scala 30:58]
                            node _io_V_out_T_39 = asSInt(_io_V_out_T_38) @[ALU.scala 425:181]
                            io.V_out <= _io_V_out_T_39 @[ALU.scala 425:22]
                            skip @[ALU.scala 421:46]
                          else : @[ALU.scala 426:21]
                            io.V_out <= asSInt(UInt<1>("h00")) @[ALU.scala 427:22]
                            skip @[ALU.scala 426:21]
                    skip @[ALU.scala 405:74]
                  else : @[ALU.scala 433:78]
                    node _T_40 = eq(io.alu_Op, UInt<9>("h0bc")) @[ALU.scala 433:27]
                    node _T_41 = eq(io.alu_lmul, UInt<1>("h00")) @[ALU.scala 433:64]
                    node _T_42 = and(_T_40, _T_41) @[ALU.scala 433:49]
                    when _T_42 : @[ALU.scala 433:78]
                      node _T_43 = eq(io.alu_sew, UInt<2>("h03")) @[ALU.scala 434:26]
                      when _T_43 : @[ALU.scala 434:40]
                        out64[0] <= inA_64[0] @[ALU.scala 436:26]
                        out64[1] <= inA_64[1] @[ALU.scala 436:26]
                        node io_V_out_lo_20 = asUInt(out64[0]) @[Cat.scala 30:58]
                        node io_V_out_hi_20 = asUInt(out64[1]) @[Cat.scala 30:58]
                        node _io_V_out_T_40 = cat(io_V_out_hi_20, io_V_out_lo_20) @[Cat.scala 30:58]
                        node _io_V_out_T_41 = asSInt(_io_V_out_T_40) @[ALU.scala 438:51]
                        io.V_out <= _io_V_out_T_41 @[ALU.scala 438:22]
                        skip @[ALU.scala 434:40]
                      else : @[ALU.scala 439:46]
                        node _T_44 = eq(io.alu_sew, UInt<2>("h02")) @[ALU.scala 439:32]
                        when _T_44 : @[ALU.scala 439:46]
                          out32[0] <= inA_32[0] @[ALU.scala 441:26]
                          out32[1] <= inA_32[1] @[ALU.scala 441:26]
                          out32[2] <= inA_32[2] @[ALU.scala 441:26]
                          out32[3] <= inA_32[3] @[ALU.scala 441:26]
                          node io_V_out_lo_lo_15 = asUInt(out32[0]) @[Cat.scala 30:58]
                          node io_V_out_lo_hi_15 = asUInt(out32[1]) @[Cat.scala 30:58]
                          node io_V_out_lo_21 = cat(io_V_out_lo_hi_15, io_V_out_lo_lo_15) @[Cat.scala 30:58]
                          node io_V_out_hi_lo_15 = asUInt(out32[2]) @[Cat.scala 30:58]
                          node io_V_out_hi_hi_15 = asUInt(out32[3]) @[Cat.scala 30:58]
                          node io_V_out_hi_21 = cat(io_V_out_hi_hi_15, io_V_out_hi_lo_15) @[Cat.scala 30:58]
                          node _io_V_out_T_42 = cat(io_V_out_hi_21, io_V_out_lo_21) @[Cat.scala 30:58]
                          node _io_V_out_T_43 = asSInt(_io_V_out_T_42) @[ALU.scala 443:71]
                          io.V_out <= _io_V_out_T_43 @[ALU.scala 443:22]
                          skip @[ALU.scala 439:46]
                        else : @[ALU.scala 444:46]
                          node _T_45 = eq(io.alu_sew, UInt<1>("h01")) @[ALU.scala 444:32]
                          when _T_45 : @[ALU.scala 444:46]
                            out16[0] <= inA_16[0] @[ALU.scala 446:26]
                            out16[1] <= inA_16[1] @[ALU.scala 446:26]
                            out16[2] <= inA_16[2] @[ALU.scala 446:26]
                            out16[3] <= inA_16[3] @[ALU.scala 446:26]
                            out16[4] <= inA_16[4] @[ALU.scala 446:26]
                            out16[5] <= inA_16[5] @[ALU.scala 446:26]
                            out16[6] <= inA_16[6] @[ALU.scala 446:26]
                            out16[7] <= inA_16[7] @[ALU.scala 446:26]
                            node io_V_out_lo_lo_lo_10 = asUInt(out16[0]) @[Cat.scala 30:58]
                            node io_V_out_lo_lo_hi_10 = asUInt(out16[1]) @[Cat.scala 30:58]
                            node io_V_out_lo_lo_16 = cat(io_V_out_lo_lo_hi_10, io_V_out_lo_lo_lo_10) @[Cat.scala 30:58]
                            node io_V_out_lo_hi_lo_10 = asUInt(out16[2]) @[Cat.scala 30:58]
                            node io_V_out_lo_hi_hi_10 = asUInt(out16[3]) @[Cat.scala 30:58]
                            node io_V_out_lo_hi_16 = cat(io_V_out_lo_hi_hi_10, io_V_out_lo_hi_lo_10) @[Cat.scala 30:58]
                            node io_V_out_lo_22 = cat(io_V_out_lo_hi_16, io_V_out_lo_lo_16) @[Cat.scala 30:58]
                            node io_V_out_hi_lo_lo_10 = asUInt(out16[4]) @[Cat.scala 30:58]
                            node io_V_out_hi_lo_hi_10 = asUInt(out16[5]) @[Cat.scala 30:58]
                            node io_V_out_hi_lo_16 = cat(io_V_out_hi_lo_hi_10, io_V_out_hi_lo_lo_10) @[Cat.scala 30:58]
                            node io_V_out_hi_hi_lo_10 = asUInt(out16[6]) @[Cat.scala 30:58]
                            node io_V_out_hi_hi_hi_10 = asUInt(out16[7]) @[Cat.scala 30:58]
                            node io_V_out_hi_hi_16 = cat(io_V_out_hi_hi_hi_10, io_V_out_hi_hi_lo_10) @[Cat.scala 30:58]
                            node io_V_out_hi_22 = cat(io_V_out_hi_hi_16, io_V_out_hi_lo_16) @[Cat.scala 30:58]
                            node _io_V_out_T_44 = cat(io_V_out_hi_22, io_V_out_lo_22) @[Cat.scala 30:58]
                            node _io_V_out_T_45 = asSInt(_io_V_out_T_44) @[ALU.scala 448:111]
                            io.V_out <= _io_V_out_T_45 @[ALU.scala 448:22]
                            skip @[ALU.scala 444:46]
                          else : @[ALU.scala 449:46]
                            node _T_46 = eq(io.alu_sew, UInt<1>("h00")) @[ALU.scala 449:32]
                            when _T_46 : @[ALU.scala 449:46]
                              out8[0] <= inA_8[0] @[ALU.scala 451:25]
                              out8[1] <= inA_8[1] @[ALU.scala 451:25]
                              out8[2] <= inA_8[2] @[ALU.scala 451:25]
                              out8[3] <= inA_8[3] @[ALU.scala 451:25]
                              out8[4] <= inA_8[4] @[ALU.scala 451:25]
                              out8[5] <= inA_8[5] @[ALU.scala 451:25]
                              out8[6] <= inA_8[6] @[ALU.scala 451:25]
                              out8[7] <= inA_8[7] @[ALU.scala 451:25]
                              out8[8] <= inA_8[8] @[ALU.scala 451:25]
                              out8[9] <= inA_8[9] @[ALU.scala 451:25]
                              out8[10] <= inA_8[10] @[ALU.scala 451:25]
                              out8[11] <= inA_8[11] @[ALU.scala 451:25]
                              out8[12] <= inA_8[12] @[ALU.scala 451:25]
                              out8[13] <= inA_8[13] @[ALU.scala 451:25]
                              out8[14] <= inA_8[14] @[ALU.scala 451:25]
                              out8[15] <= inA_8[15] @[ALU.scala 451:25]
                              node io_V_out_lo_lo_lo_lo_5 = asUInt(out8[0]) @[Cat.scala 30:58]
                              node io_V_out_lo_lo_lo_hi_5 = asUInt(out8[1]) @[Cat.scala 30:58]
                              node io_V_out_lo_lo_lo_11 = cat(io_V_out_lo_lo_lo_hi_5, io_V_out_lo_lo_lo_lo_5) @[Cat.scala 30:58]
                              node io_V_out_lo_lo_hi_lo_5 = asUInt(out8[2]) @[Cat.scala 30:58]
                              node io_V_out_lo_lo_hi_hi_5 = asUInt(out8[3]) @[Cat.scala 30:58]
                              node io_V_out_lo_lo_hi_11 = cat(io_V_out_lo_lo_hi_hi_5, io_V_out_lo_lo_hi_lo_5) @[Cat.scala 30:58]
                              node io_V_out_lo_lo_17 = cat(io_V_out_lo_lo_hi_11, io_V_out_lo_lo_lo_11) @[Cat.scala 30:58]
                              node io_V_out_lo_hi_lo_lo_5 = asUInt(out8[4]) @[Cat.scala 30:58]
                              node io_V_out_lo_hi_lo_hi_5 = asUInt(out8[5]) @[Cat.scala 30:58]
                              node io_V_out_lo_hi_lo_11 = cat(io_V_out_lo_hi_lo_hi_5, io_V_out_lo_hi_lo_lo_5) @[Cat.scala 30:58]
                              node io_V_out_lo_hi_hi_lo_5 = asUInt(out8[6]) @[Cat.scala 30:58]
                              node io_V_out_lo_hi_hi_hi_5 = asUInt(out8[7]) @[Cat.scala 30:58]
                              node io_V_out_lo_hi_hi_11 = cat(io_V_out_lo_hi_hi_hi_5, io_V_out_lo_hi_hi_lo_5) @[Cat.scala 30:58]
                              node io_V_out_lo_hi_17 = cat(io_V_out_lo_hi_hi_11, io_V_out_lo_hi_lo_11) @[Cat.scala 30:58]
                              node io_V_out_lo_23 = cat(io_V_out_lo_hi_17, io_V_out_lo_lo_17) @[Cat.scala 30:58]
                              node io_V_out_hi_lo_lo_lo_5 = asUInt(out8[8]) @[Cat.scala 30:58]
                              node io_V_out_hi_lo_lo_hi_5 = asUInt(out8[9]) @[Cat.scala 30:58]
                              node io_V_out_hi_lo_lo_11 = cat(io_V_out_hi_lo_lo_hi_5, io_V_out_hi_lo_lo_lo_5) @[Cat.scala 30:58]
                              node io_V_out_hi_lo_hi_lo_5 = asUInt(out8[10]) @[Cat.scala 30:58]
                              node io_V_out_hi_lo_hi_hi_5 = asUInt(out8[11]) @[Cat.scala 30:58]
                              node io_V_out_hi_lo_hi_11 = cat(io_V_out_hi_lo_hi_hi_5, io_V_out_hi_lo_hi_lo_5) @[Cat.scala 30:58]
                              node io_V_out_hi_lo_17 = cat(io_V_out_hi_lo_hi_11, io_V_out_hi_lo_lo_11) @[Cat.scala 30:58]
                              node io_V_out_hi_hi_lo_lo_5 = asUInt(out8[12]) @[Cat.scala 30:58]
                              node io_V_out_hi_hi_lo_hi_5 = asUInt(out8[13]) @[Cat.scala 30:58]
                              node io_V_out_hi_hi_lo_11 = cat(io_V_out_hi_hi_lo_hi_5, io_V_out_hi_hi_lo_lo_5) @[Cat.scala 30:58]
                              node io_V_out_hi_hi_hi_lo_5 = asUInt(out8[14]) @[Cat.scala 30:58]
                              node io_V_out_hi_hi_hi_hi_5 = asUInt(out8[15]) @[Cat.scala 30:58]
                              node io_V_out_hi_hi_hi_11 = cat(io_V_out_hi_hi_hi_hi_5, io_V_out_hi_hi_hi_lo_5) @[Cat.scala 30:58]
                              node io_V_out_hi_hi_17 = cat(io_V_out_hi_hi_hi_11, io_V_out_hi_hi_lo_11) @[Cat.scala 30:58]
                              node io_V_out_hi_23 = cat(io_V_out_hi_hi_17, io_V_out_hi_lo_17) @[Cat.scala 30:58]
                              node _io_V_out_T_46 = cat(io_V_out_hi_23, io_V_out_lo_23) @[Cat.scala 30:58]
                              node _io_V_out_T_47 = asSInt(_io_V_out_T_46) @[ALU.scala 453:181]
                              io.V_out <= _io_V_out_T_47 @[ALU.scala 453:22]
                              skip @[ALU.scala 449:46]
                            else : @[ALU.scala 454:21]
                              io.V_out <= asSInt(UInt<1>("h00")) @[ALU.scala 455:22]
                              skip @[ALU.scala 454:21]
                      skip @[ALU.scala 433:78]
                    else : @[ALU.scala 459:78]
                      node _T_47 = eq(io.alu_Op, UInt<9>("h0bb")) @[ALU.scala 459:27]
                      node _T_48 = eq(io.alu_lmul, UInt<1>("h00")) @[ALU.scala 459:64]
                      node _T_49 = and(_T_47, _T_48) @[ALU.scala 459:49]
                      when _T_49 : @[ALU.scala 459:78]
                        node _T_50 = eq(io.alu_sew, UInt<2>("h03")) @[ALU.scala 460:26]
                        when _T_50 : @[ALU.scala 460:40]
                          node _h_T_4 = bits(io.alu_imm, 63, 0) @[ALU.scala 461:32]
                          node h_4 = asSInt(_h_T_4) @[ALU.scala 461:39]
                          out64[0] <= h_4 @[ALU.scala 463:26]
                          out64[1] <= h_4 @[ALU.scala 463:26]
                          node io_V_out_lo_24 = asUInt(out64[0]) @[Cat.scala 30:58]
                          node io_V_out_hi_24 = asUInt(out64[1]) @[Cat.scala 30:58]
                          node _io_V_out_T_48 = cat(io_V_out_hi_24, io_V_out_lo_24) @[Cat.scala 30:58]
                          node _io_V_out_T_49 = asSInt(_io_V_out_T_48) @[ALU.scala 465:51]
                          io.V_out <= _io_V_out_T_49 @[ALU.scala 465:22]
                          skip @[ALU.scala 460:40]
                        else : @[ALU.scala 466:46]
                          node _T_51 = eq(io.alu_sew, UInt<2>("h02")) @[ALU.scala 466:32]
                          when _T_51 : @[ALU.scala 466:46]
                            node _h_T_5 = bits(io.alu_imm, 31, 0) @[ALU.scala 467:32]
                            node h_5 = asSInt(_h_T_5) @[ALU.scala 467:39]
                            out32[0] <= h_5 @[ALU.scala 469:26]
                            out32[1] <= h_5 @[ALU.scala 469:26]
                            out32[2] <= h_5 @[ALU.scala 469:26]
                            out32[3] <= h_5 @[ALU.scala 469:26]
                            node io_V_out_lo_lo_18 = asUInt(out32[0]) @[Cat.scala 30:58]
                            node io_V_out_lo_hi_18 = asUInt(out32[1]) @[Cat.scala 30:58]
                            node io_V_out_lo_25 = cat(io_V_out_lo_hi_18, io_V_out_lo_lo_18) @[Cat.scala 30:58]
                            node io_V_out_hi_lo_18 = asUInt(out32[2]) @[Cat.scala 30:58]
                            node io_V_out_hi_hi_18 = asUInt(out32[3]) @[Cat.scala 30:58]
                            node io_V_out_hi_25 = cat(io_V_out_hi_hi_18, io_V_out_hi_lo_18) @[Cat.scala 30:58]
                            node _io_V_out_T_50 = cat(io_V_out_hi_25, io_V_out_lo_25) @[Cat.scala 30:58]
                            node _io_V_out_T_51 = asSInt(_io_V_out_T_50) @[ALU.scala 471:71]
                            io.V_out <= _io_V_out_T_51 @[ALU.scala 471:22]
                            skip @[ALU.scala 466:46]
                          else : @[ALU.scala 472:46]
                            node _T_52 = eq(io.alu_sew, UInt<1>("h01")) @[ALU.scala 472:32]
                            when _T_52 : @[ALU.scala 472:46]
                              node _h_T_6 = bits(io.alu_imm, 15, 0) @[ALU.scala 473:32]
                              node h_6 = asSInt(_h_T_6) @[ALU.scala 473:39]
                              out16[0] <= h_6 @[ALU.scala 475:26]
                              out16[1] <= h_6 @[ALU.scala 475:26]
                              out16[2] <= h_6 @[ALU.scala 475:26]
                              out16[3] <= h_6 @[ALU.scala 475:26]
                              out16[4] <= h_6 @[ALU.scala 475:26]
                              out16[5] <= h_6 @[ALU.scala 475:26]
                              out16[6] <= h_6 @[ALU.scala 475:26]
                              out16[7] <= h_6 @[ALU.scala 475:26]
                              node io_V_out_lo_lo_lo_12 = asUInt(out16[0]) @[Cat.scala 30:58]
                              node io_V_out_lo_lo_hi_12 = asUInt(out16[1]) @[Cat.scala 30:58]
                              node io_V_out_lo_lo_19 = cat(io_V_out_lo_lo_hi_12, io_V_out_lo_lo_lo_12) @[Cat.scala 30:58]
                              node io_V_out_lo_hi_lo_12 = asUInt(out16[2]) @[Cat.scala 30:58]
                              node io_V_out_lo_hi_hi_12 = asUInt(out16[3]) @[Cat.scala 30:58]
                              node io_V_out_lo_hi_19 = cat(io_V_out_lo_hi_hi_12, io_V_out_lo_hi_lo_12) @[Cat.scala 30:58]
                              node io_V_out_lo_26 = cat(io_V_out_lo_hi_19, io_V_out_lo_lo_19) @[Cat.scala 30:58]
                              node io_V_out_hi_lo_lo_12 = asUInt(out16[4]) @[Cat.scala 30:58]
                              node io_V_out_hi_lo_hi_12 = asUInt(out16[5]) @[Cat.scala 30:58]
                              node io_V_out_hi_lo_19 = cat(io_V_out_hi_lo_hi_12, io_V_out_hi_lo_lo_12) @[Cat.scala 30:58]
                              node io_V_out_hi_hi_lo_12 = asUInt(out16[6]) @[Cat.scala 30:58]
                              node io_V_out_hi_hi_hi_12 = asUInt(out16[7]) @[Cat.scala 30:58]
                              node io_V_out_hi_hi_19 = cat(io_V_out_hi_hi_hi_12, io_V_out_hi_hi_lo_12) @[Cat.scala 30:58]
                              node io_V_out_hi_26 = cat(io_V_out_hi_hi_19, io_V_out_hi_lo_19) @[Cat.scala 30:58]
                              node _io_V_out_T_52 = cat(io_V_out_hi_26, io_V_out_lo_26) @[Cat.scala 30:58]
                              node _io_V_out_T_53 = asSInt(_io_V_out_T_52) @[ALU.scala 477:111]
                              io.V_out <= _io_V_out_T_53 @[ALU.scala 477:22]
                              skip @[ALU.scala 472:46]
                            else : @[ALU.scala 478:46]
                              node _T_53 = eq(io.alu_sew, UInt<1>("h00")) @[ALU.scala 478:32]
                              when _T_53 : @[ALU.scala 478:46]
                                node _h_T_7 = bits(io.alu_imm, 7, 0) @[ALU.scala 479:32]
                                node h_7 = asSInt(_h_T_7) @[ALU.scala 479:38]
                                out8[0] <= h_7 @[ALU.scala 481:25]
                                out8[1] <= h_7 @[ALU.scala 481:25]
                                out8[2] <= h_7 @[ALU.scala 481:25]
                                out8[3] <= h_7 @[ALU.scala 481:25]
                                out8[4] <= h_7 @[ALU.scala 481:25]
                                out8[5] <= h_7 @[ALU.scala 481:25]
                                out8[6] <= h_7 @[ALU.scala 481:25]
                                out8[7] <= h_7 @[ALU.scala 481:25]
                                out8[8] <= h_7 @[ALU.scala 481:25]
                                out8[9] <= h_7 @[ALU.scala 481:25]
                                out8[10] <= h_7 @[ALU.scala 481:25]
                                out8[11] <= h_7 @[ALU.scala 481:25]
                                out8[12] <= h_7 @[ALU.scala 481:25]
                                out8[13] <= h_7 @[ALU.scala 481:25]
                                out8[14] <= h_7 @[ALU.scala 481:25]
                                out8[15] <= h_7 @[ALU.scala 481:25]
                                node io_V_out_lo_lo_lo_lo_6 = asUInt(out8[0]) @[Cat.scala 30:58]
                                node io_V_out_lo_lo_lo_hi_6 = asUInt(out8[1]) @[Cat.scala 30:58]
                                node io_V_out_lo_lo_lo_13 = cat(io_V_out_lo_lo_lo_hi_6, io_V_out_lo_lo_lo_lo_6) @[Cat.scala 30:58]
                                node io_V_out_lo_lo_hi_lo_6 = asUInt(out8[2]) @[Cat.scala 30:58]
                                node io_V_out_lo_lo_hi_hi_6 = asUInt(out8[3]) @[Cat.scala 30:58]
                                node io_V_out_lo_lo_hi_13 = cat(io_V_out_lo_lo_hi_hi_6, io_V_out_lo_lo_hi_lo_6) @[Cat.scala 30:58]
                                node io_V_out_lo_lo_20 = cat(io_V_out_lo_lo_hi_13, io_V_out_lo_lo_lo_13) @[Cat.scala 30:58]
                                node io_V_out_lo_hi_lo_lo_6 = asUInt(out8[4]) @[Cat.scala 30:58]
                                node io_V_out_lo_hi_lo_hi_6 = asUInt(out8[5]) @[Cat.scala 30:58]
                                node io_V_out_lo_hi_lo_13 = cat(io_V_out_lo_hi_lo_hi_6, io_V_out_lo_hi_lo_lo_6) @[Cat.scala 30:58]
                                node io_V_out_lo_hi_hi_lo_6 = asUInt(out8[6]) @[Cat.scala 30:58]
                                node io_V_out_lo_hi_hi_hi_6 = asUInt(out8[7]) @[Cat.scala 30:58]
                                node io_V_out_lo_hi_hi_13 = cat(io_V_out_lo_hi_hi_hi_6, io_V_out_lo_hi_hi_lo_6) @[Cat.scala 30:58]
                                node io_V_out_lo_hi_20 = cat(io_V_out_lo_hi_hi_13, io_V_out_lo_hi_lo_13) @[Cat.scala 30:58]
                                node io_V_out_lo_27 = cat(io_V_out_lo_hi_20, io_V_out_lo_lo_20) @[Cat.scala 30:58]
                                node io_V_out_hi_lo_lo_lo_6 = asUInt(out8[8]) @[Cat.scala 30:58]
                                node io_V_out_hi_lo_lo_hi_6 = asUInt(out8[9]) @[Cat.scala 30:58]
                                node io_V_out_hi_lo_lo_13 = cat(io_V_out_hi_lo_lo_hi_6, io_V_out_hi_lo_lo_lo_6) @[Cat.scala 30:58]
                                node io_V_out_hi_lo_hi_lo_6 = asUInt(out8[10]) @[Cat.scala 30:58]
                                node io_V_out_hi_lo_hi_hi_6 = asUInt(out8[11]) @[Cat.scala 30:58]
                                node io_V_out_hi_lo_hi_13 = cat(io_V_out_hi_lo_hi_hi_6, io_V_out_hi_lo_hi_lo_6) @[Cat.scala 30:58]
                                node io_V_out_hi_lo_20 = cat(io_V_out_hi_lo_hi_13, io_V_out_hi_lo_lo_13) @[Cat.scala 30:58]
                                node io_V_out_hi_hi_lo_lo_6 = asUInt(out8[12]) @[Cat.scala 30:58]
                                node io_V_out_hi_hi_lo_hi_6 = asUInt(out8[13]) @[Cat.scala 30:58]
                                node io_V_out_hi_hi_lo_13 = cat(io_V_out_hi_hi_lo_hi_6, io_V_out_hi_hi_lo_lo_6) @[Cat.scala 30:58]
                                node io_V_out_hi_hi_hi_lo_6 = asUInt(out8[14]) @[Cat.scala 30:58]
                                node io_V_out_hi_hi_hi_hi_6 = asUInt(out8[15]) @[Cat.scala 30:58]
                                node io_V_out_hi_hi_hi_13 = cat(io_V_out_hi_hi_hi_hi_6, io_V_out_hi_hi_hi_lo_6) @[Cat.scala 30:58]
                                node io_V_out_hi_hi_20 = cat(io_V_out_hi_hi_hi_13, io_V_out_hi_hi_lo_13) @[Cat.scala 30:58]
                                node io_V_out_hi_27 = cat(io_V_out_hi_hi_20, io_V_out_hi_lo_20) @[Cat.scala 30:58]
                                node _io_V_out_T_54 = cat(io_V_out_hi_27, io_V_out_lo_27) @[Cat.scala 30:58]
                                node _io_V_out_T_55 = asSInt(_io_V_out_T_54) @[ALU.scala 483:181]
                                io.V_out <= _io_V_out_T_55 @[ALU.scala 483:22]
                                skip @[ALU.scala 478:46]
                              else : @[ALU.scala 484:21]
                                io.V_out <= asSInt(UInt<1>("h00")) @[ALU.scala 485:22]
                                skip @[ALU.scala 484:21]
                        skip @[ALU.scala 459:78]
                      else : @[ALU.scala 489:78]
                        node _T_54 = eq(io.alu_Op, UInt<9>("h0b8")) @[ALU.scala 489:27]
                        node _T_55 = eq(io.alu_lmul, UInt<1>("h00")) @[ALU.scala 489:64]
                        node _T_56 = and(_T_54, _T_55) @[ALU.scala 489:49]
                        when _T_56 : @[ALU.scala 489:78]
                          node _T_57 = eq(io.alu_sew, UInt<2>("h03")) @[ALU.scala 490:26]
                          when _T_57 : @[ALU.scala 490:40]
                            out64[0] <= V_inA_64[0] @[ALU.scala 492:26]
                            out64[1] <= V_inA_64[1] @[ALU.scala 492:26]
                            node io_V_out_lo_28 = asUInt(out64[0]) @[Cat.scala 30:58]
                            node io_V_out_hi_28 = asUInt(out64[1]) @[Cat.scala 30:58]
                            node _io_V_out_T_56 = cat(io_V_out_hi_28, io_V_out_lo_28) @[Cat.scala 30:58]
                            node _io_V_out_T_57 = asSInt(_io_V_out_T_56) @[ALU.scala 494:51]
                            io.V_out <= _io_V_out_T_57 @[ALU.scala 494:22]
                            skip @[ALU.scala 490:40]
                          else : @[ALU.scala 495:46]
                            node _T_58 = eq(io.alu_sew, UInt<2>("h02")) @[ALU.scala 495:32]
                            when _T_58 : @[ALU.scala 495:46]
                              out32[0] <= V_inA_32[0] @[ALU.scala 497:26]
                              out32[1] <= V_inA_32[1] @[ALU.scala 497:26]
                              out32[2] <= V_inA_32[2] @[ALU.scala 497:26]
                              out32[3] <= V_inA_32[3] @[ALU.scala 497:26]
                              node io_V_out_lo_lo_21 = asUInt(out32[0]) @[Cat.scala 30:58]
                              node io_V_out_lo_hi_21 = asUInt(out32[1]) @[Cat.scala 30:58]
                              node io_V_out_lo_29 = cat(io_V_out_lo_hi_21, io_V_out_lo_lo_21) @[Cat.scala 30:58]
                              node io_V_out_hi_lo_21 = asUInt(out32[2]) @[Cat.scala 30:58]
                              node io_V_out_hi_hi_21 = asUInt(out32[3]) @[Cat.scala 30:58]
                              node io_V_out_hi_29 = cat(io_V_out_hi_hi_21, io_V_out_hi_lo_21) @[Cat.scala 30:58]
                              node _io_V_out_T_58 = cat(io_V_out_hi_29, io_V_out_lo_29) @[Cat.scala 30:58]
                              node _io_V_out_T_59 = asSInt(_io_V_out_T_58) @[ALU.scala 499:71]
                              io.V_out <= _io_V_out_T_59 @[ALU.scala 499:22]
                              skip @[ALU.scala 495:46]
                            else : @[ALU.scala 500:46]
                              node _T_59 = eq(io.alu_sew, UInt<1>("h01")) @[ALU.scala 500:32]
                              when _T_59 : @[ALU.scala 500:46]
                                out16[0] <= V_inA_16[0] @[ALU.scala 502:26]
                                out16[1] <= V_inA_16[1] @[ALU.scala 502:26]
                                out16[2] <= V_inA_16[2] @[ALU.scala 502:26]
                                out16[3] <= V_inA_16[3] @[ALU.scala 502:26]
                                out16[4] <= V_inA_16[4] @[ALU.scala 502:26]
                                out16[5] <= V_inA_16[5] @[ALU.scala 502:26]
                                out16[6] <= V_inA_16[6] @[ALU.scala 502:26]
                                out16[7] <= V_inA_16[7] @[ALU.scala 502:26]
                                node io_V_out_lo_lo_lo_14 = asUInt(out16[0]) @[Cat.scala 30:58]
                                node io_V_out_lo_lo_hi_14 = asUInt(out16[1]) @[Cat.scala 30:58]
                                node io_V_out_lo_lo_22 = cat(io_V_out_lo_lo_hi_14, io_V_out_lo_lo_lo_14) @[Cat.scala 30:58]
                                node io_V_out_lo_hi_lo_14 = asUInt(out16[2]) @[Cat.scala 30:58]
                                node io_V_out_lo_hi_hi_14 = asUInt(out16[3]) @[Cat.scala 30:58]
                                node io_V_out_lo_hi_22 = cat(io_V_out_lo_hi_hi_14, io_V_out_lo_hi_lo_14) @[Cat.scala 30:58]
                                node io_V_out_lo_30 = cat(io_V_out_lo_hi_22, io_V_out_lo_lo_22) @[Cat.scala 30:58]
                                node io_V_out_hi_lo_lo_14 = asUInt(out16[4]) @[Cat.scala 30:58]
                                node io_V_out_hi_lo_hi_14 = asUInt(out16[5]) @[Cat.scala 30:58]
                                node io_V_out_hi_lo_22 = cat(io_V_out_hi_lo_hi_14, io_V_out_hi_lo_lo_14) @[Cat.scala 30:58]
                                node io_V_out_hi_hi_lo_14 = asUInt(out16[6]) @[Cat.scala 30:58]
                                node io_V_out_hi_hi_hi_14 = asUInt(out16[7]) @[Cat.scala 30:58]
                                node io_V_out_hi_hi_22 = cat(io_V_out_hi_hi_hi_14, io_V_out_hi_hi_lo_14) @[Cat.scala 30:58]
                                node io_V_out_hi_30 = cat(io_V_out_hi_hi_22, io_V_out_hi_lo_22) @[Cat.scala 30:58]
                                node _io_V_out_T_60 = cat(io_V_out_hi_30, io_V_out_lo_30) @[Cat.scala 30:58]
                                node _io_V_out_T_61 = asSInt(_io_V_out_T_60) @[ALU.scala 504:111]
                                io.V_out <= _io_V_out_T_61 @[ALU.scala 504:22]
                                skip @[ALU.scala 500:46]
                              else : @[ALU.scala 505:46]
                                node _T_60 = eq(io.alu_sew, UInt<1>("h00")) @[ALU.scala 505:32]
                                when _T_60 : @[ALU.scala 505:46]
                                  out8[0] <= V_inA_8[0] @[ALU.scala 507:25]
                                  out8[1] <= V_inA_8[1] @[ALU.scala 507:25]
                                  out8[2] <= V_inA_8[2] @[ALU.scala 507:25]
                                  out8[3] <= V_inA_8[3] @[ALU.scala 507:25]
                                  out8[4] <= V_inA_8[4] @[ALU.scala 507:25]
                                  out8[5] <= V_inA_8[5] @[ALU.scala 507:25]
                                  out8[6] <= V_inA_8[6] @[ALU.scala 507:25]
                                  out8[7] <= V_inA_8[7] @[ALU.scala 507:25]
                                  out8[8] <= V_inA_8[8] @[ALU.scala 507:25]
                                  out8[9] <= V_inA_8[9] @[ALU.scala 507:25]
                                  out8[10] <= V_inA_8[10] @[ALU.scala 507:25]
                                  out8[11] <= V_inA_8[11] @[ALU.scala 507:25]
                                  out8[12] <= V_inA_8[12] @[ALU.scala 507:25]
                                  out8[13] <= V_inA_8[13] @[ALU.scala 507:25]
                                  out8[14] <= V_inA_8[14] @[ALU.scala 507:25]
                                  out8[15] <= V_inA_8[15] @[ALU.scala 507:25]
                                  node io_V_out_lo_lo_lo_lo_7 = asUInt(out8[0]) @[Cat.scala 30:58]
                                  node io_V_out_lo_lo_lo_hi_7 = asUInt(out8[1]) @[Cat.scala 30:58]
                                  node io_V_out_lo_lo_lo_15 = cat(io_V_out_lo_lo_lo_hi_7, io_V_out_lo_lo_lo_lo_7) @[Cat.scala 30:58]
                                  node io_V_out_lo_lo_hi_lo_7 = asUInt(out8[2]) @[Cat.scala 30:58]
                                  node io_V_out_lo_lo_hi_hi_7 = asUInt(out8[3]) @[Cat.scala 30:58]
                                  node io_V_out_lo_lo_hi_15 = cat(io_V_out_lo_lo_hi_hi_7, io_V_out_lo_lo_hi_lo_7) @[Cat.scala 30:58]
                                  node io_V_out_lo_lo_23 = cat(io_V_out_lo_lo_hi_15, io_V_out_lo_lo_lo_15) @[Cat.scala 30:58]
                                  node io_V_out_lo_hi_lo_lo_7 = asUInt(out8[4]) @[Cat.scala 30:58]
                                  node io_V_out_lo_hi_lo_hi_7 = asUInt(out8[5]) @[Cat.scala 30:58]
                                  node io_V_out_lo_hi_lo_15 = cat(io_V_out_lo_hi_lo_hi_7, io_V_out_lo_hi_lo_lo_7) @[Cat.scala 30:58]
                                  node io_V_out_lo_hi_hi_lo_7 = asUInt(out8[6]) @[Cat.scala 30:58]
                                  node io_V_out_lo_hi_hi_hi_7 = asUInt(out8[7]) @[Cat.scala 30:58]
                                  node io_V_out_lo_hi_hi_15 = cat(io_V_out_lo_hi_hi_hi_7, io_V_out_lo_hi_hi_lo_7) @[Cat.scala 30:58]
                                  node io_V_out_lo_hi_23 = cat(io_V_out_lo_hi_hi_15, io_V_out_lo_hi_lo_15) @[Cat.scala 30:58]
                                  node io_V_out_lo_31 = cat(io_V_out_lo_hi_23, io_V_out_lo_lo_23) @[Cat.scala 30:58]
                                  node io_V_out_hi_lo_lo_lo_7 = asUInt(out8[8]) @[Cat.scala 30:58]
                                  node io_V_out_hi_lo_lo_hi_7 = asUInt(out8[9]) @[Cat.scala 30:58]
                                  node io_V_out_hi_lo_lo_15 = cat(io_V_out_hi_lo_lo_hi_7, io_V_out_hi_lo_lo_lo_7) @[Cat.scala 30:58]
                                  node io_V_out_hi_lo_hi_lo_7 = asUInt(out8[10]) @[Cat.scala 30:58]
                                  node io_V_out_hi_lo_hi_hi_7 = asUInt(out8[11]) @[Cat.scala 30:58]
                                  node io_V_out_hi_lo_hi_15 = cat(io_V_out_hi_lo_hi_hi_7, io_V_out_hi_lo_hi_lo_7) @[Cat.scala 30:58]
                                  node io_V_out_hi_lo_23 = cat(io_V_out_hi_lo_hi_15, io_V_out_hi_lo_lo_15) @[Cat.scala 30:58]
                                  node io_V_out_hi_hi_lo_lo_7 = asUInt(out8[12]) @[Cat.scala 30:58]
                                  node io_V_out_hi_hi_lo_hi_7 = asUInt(out8[13]) @[Cat.scala 30:58]
                                  node io_V_out_hi_hi_lo_15 = cat(io_V_out_hi_hi_lo_hi_7, io_V_out_hi_hi_lo_lo_7) @[Cat.scala 30:58]
                                  node io_V_out_hi_hi_hi_lo_7 = asUInt(out8[14]) @[Cat.scala 30:58]
                                  node io_V_out_hi_hi_hi_hi_7 = asUInt(out8[15]) @[Cat.scala 30:58]
                                  node io_V_out_hi_hi_hi_15 = cat(io_V_out_hi_hi_hi_hi_7, io_V_out_hi_hi_hi_lo_7) @[Cat.scala 30:58]
                                  node io_V_out_hi_hi_23 = cat(io_V_out_hi_hi_hi_15, io_V_out_hi_hi_lo_15) @[Cat.scala 30:58]
                                  node io_V_out_hi_31 = cat(io_V_out_hi_hi_23, io_V_out_hi_lo_23) @[Cat.scala 30:58]
                                  node _io_V_out_T_62 = cat(io_V_out_hi_31, io_V_out_lo_31) @[Cat.scala 30:58]
                                  node _io_V_out_T_63 = asSInt(_io_V_out_T_62) @[ALU.scala 509:181]
                                  io.V_out <= _io_V_out_T_63 @[ALU.scala 509:22]
                                  skip @[ALU.scala 505:46]
                                else : @[ALU.scala 510:21]
                                  io.V_out <= asSInt(UInt<1>("h00")) @[ALU.scala 511:22]
                                  skip @[ALU.scala 510:21]
                          skip @[ALU.scala 489:78]
                        else : @[ALU.scala 518:81]
                          node _T_61 = eq(io.alu_Op, UInt<9>("h04b")) @[ALU.scala 518:27]
                          node _T_62 = eq(io.alu_lmul, UInt<1>("h00")) @[ALU.scala 518:67]
                          node _T_63 = and(_T_61, _T_62) @[ALU.scala 518:52]
                          when _T_63 : @[ALU.scala 518:81]
                            node _T_64 = eq(io.alu_sew, UInt<2>("h03")) @[ALU.scala 519:26]
                            when _T_64 : @[ALU.scala 519:40]
                              node _h_T_8 = bits(io.alu_imm, 63, 0) @[ALU.scala 520:32]
                              node h_8 = asSInt(_h_T_8) @[ALU.scala 520:39]
                              node _out64_0_T_15 = and(V_inB_64[0], h_8) @[ALU.scala 522:42]
                              node _out64_0_T_16 = asSInt(_out64_0_T_15) @[ALU.scala 522:42]
                              out64[0] <= _out64_0_T_16 @[ALU.scala 522:26]
                              node _out64_1_T_15 = and(V_inB_64[1], h_8) @[ALU.scala 522:42]
                              node _out64_1_T_16 = asSInt(_out64_1_T_15) @[ALU.scala 522:42]
                              out64[1] <= _out64_1_T_16 @[ALU.scala 522:26]
                              node io_V_out_lo_32 = asUInt(out64[0]) @[Cat.scala 30:58]
                              node io_V_out_hi_32 = asUInt(out64[1]) @[Cat.scala 30:58]
                              node _io_V_out_T_64 = cat(io_V_out_hi_32, io_V_out_lo_32) @[Cat.scala 30:58]
                              node _io_V_out_T_65 = asSInt(_io_V_out_T_64) @[ALU.scala 524:51]
                              io.V_out <= _io_V_out_T_65 @[ALU.scala 524:22]
                              skip @[ALU.scala 519:40]
                            else : @[ALU.scala 525:46]
                              node _T_65 = eq(io.alu_sew, UInt<2>("h02")) @[ALU.scala 525:32]
                              when _T_65 : @[ALU.scala 525:46]
                                node _h_T_9 = bits(io.alu_imm, 31, 0) @[ALU.scala 526:32]
                                node h_9 = asSInt(_h_T_9) @[ALU.scala 526:39]
                                node _out32_0_T_15 = and(V_inB_32[0], h_9) @[ALU.scala 528:42]
                                node _out32_0_T_16 = asSInt(_out32_0_T_15) @[ALU.scala 528:42]
                                out32[0] <= _out32_0_T_16 @[ALU.scala 528:26]
                                node _out32_1_T_15 = and(V_inB_32[1], h_9) @[ALU.scala 528:42]
                                node _out32_1_T_16 = asSInt(_out32_1_T_15) @[ALU.scala 528:42]
                                out32[1] <= _out32_1_T_16 @[ALU.scala 528:26]
                                node _out32_2_T_15 = and(V_inB_32[2], h_9) @[ALU.scala 528:42]
                                node _out32_2_T_16 = asSInt(_out32_2_T_15) @[ALU.scala 528:42]
                                out32[2] <= _out32_2_T_16 @[ALU.scala 528:26]
                                node _out32_3_T_15 = and(V_inB_32[3], h_9) @[ALU.scala 528:42]
                                node _out32_3_T_16 = asSInt(_out32_3_T_15) @[ALU.scala 528:42]
                                out32[3] <= _out32_3_T_16 @[ALU.scala 528:26]
                                node io_V_out_lo_lo_24 = asUInt(out32[0]) @[Cat.scala 30:58]
                                node io_V_out_lo_hi_24 = asUInt(out32[1]) @[Cat.scala 30:58]
                                node io_V_out_lo_33 = cat(io_V_out_lo_hi_24, io_V_out_lo_lo_24) @[Cat.scala 30:58]
                                node io_V_out_hi_lo_24 = asUInt(out32[2]) @[Cat.scala 30:58]
                                node io_V_out_hi_hi_24 = asUInt(out32[3]) @[Cat.scala 30:58]
                                node io_V_out_hi_33 = cat(io_V_out_hi_hi_24, io_V_out_hi_lo_24) @[Cat.scala 30:58]
                                node _io_V_out_T_66 = cat(io_V_out_hi_33, io_V_out_lo_33) @[Cat.scala 30:58]
                                node _io_V_out_T_67 = asSInt(_io_V_out_T_66) @[ALU.scala 530:71]
                                io.V_out <= _io_V_out_T_67 @[ALU.scala 530:22]
                                skip @[ALU.scala 525:46]
                              else : @[ALU.scala 531:46]
                                node _T_66 = eq(io.alu_sew, UInt<1>("h01")) @[ALU.scala 531:32]
                                when _T_66 : @[ALU.scala 531:46]
                                  node _h_T_10 = bits(io.alu_imm, 15, 0) @[ALU.scala 532:32]
                                  node h_10 = asSInt(_h_T_10) @[ALU.scala 532:39]
                                  node _out16_0_T_15 = and(V_inB_16[0], h_10) @[ALU.scala 534:42]
                                  node _out16_0_T_16 = asSInt(_out16_0_T_15) @[ALU.scala 534:42]
                                  out16[0] <= _out16_0_T_16 @[ALU.scala 534:26]
                                  node _out16_1_T_15 = and(V_inB_16[1], h_10) @[ALU.scala 534:42]
                                  node _out16_1_T_16 = asSInt(_out16_1_T_15) @[ALU.scala 534:42]
                                  out16[1] <= _out16_1_T_16 @[ALU.scala 534:26]
                                  node _out16_2_T_15 = and(V_inB_16[2], h_10) @[ALU.scala 534:42]
                                  node _out16_2_T_16 = asSInt(_out16_2_T_15) @[ALU.scala 534:42]
                                  out16[2] <= _out16_2_T_16 @[ALU.scala 534:26]
                                  node _out16_3_T_15 = and(V_inB_16[3], h_10) @[ALU.scala 534:42]
                                  node _out16_3_T_16 = asSInt(_out16_3_T_15) @[ALU.scala 534:42]
                                  out16[3] <= _out16_3_T_16 @[ALU.scala 534:26]
                                  node _out16_4_T_15 = and(V_inB_16[4], h_10) @[ALU.scala 534:42]
                                  node _out16_4_T_16 = asSInt(_out16_4_T_15) @[ALU.scala 534:42]
                                  out16[4] <= _out16_4_T_16 @[ALU.scala 534:26]
                                  node _out16_5_T_15 = and(V_inB_16[5], h_10) @[ALU.scala 534:42]
                                  node _out16_5_T_16 = asSInt(_out16_5_T_15) @[ALU.scala 534:42]
                                  out16[5] <= _out16_5_T_16 @[ALU.scala 534:26]
                                  node _out16_6_T_15 = and(V_inB_16[6], h_10) @[ALU.scala 534:42]
                                  node _out16_6_T_16 = asSInt(_out16_6_T_15) @[ALU.scala 534:42]
                                  out16[6] <= _out16_6_T_16 @[ALU.scala 534:26]
                                  node _out16_7_T_15 = and(V_inB_16[7], h_10) @[ALU.scala 534:42]
                                  node _out16_7_T_16 = asSInt(_out16_7_T_15) @[ALU.scala 534:42]
                                  out16[7] <= _out16_7_T_16 @[ALU.scala 534:26]
                                  node io_V_out_lo_lo_lo_16 = asUInt(out16[0]) @[Cat.scala 30:58]
                                  node io_V_out_lo_lo_hi_16 = asUInt(out16[1]) @[Cat.scala 30:58]
                                  node io_V_out_lo_lo_25 = cat(io_V_out_lo_lo_hi_16, io_V_out_lo_lo_lo_16) @[Cat.scala 30:58]
                                  node io_V_out_lo_hi_lo_16 = asUInt(out16[2]) @[Cat.scala 30:58]
                                  node io_V_out_lo_hi_hi_16 = asUInt(out16[3]) @[Cat.scala 30:58]
                                  node io_V_out_lo_hi_25 = cat(io_V_out_lo_hi_hi_16, io_V_out_lo_hi_lo_16) @[Cat.scala 30:58]
                                  node io_V_out_lo_34 = cat(io_V_out_lo_hi_25, io_V_out_lo_lo_25) @[Cat.scala 30:58]
                                  node io_V_out_hi_lo_lo_16 = asUInt(out16[4]) @[Cat.scala 30:58]
                                  node io_V_out_hi_lo_hi_16 = asUInt(out16[5]) @[Cat.scala 30:58]
                                  node io_V_out_hi_lo_25 = cat(io_V_out_hi_lo_hi_16, io_V_out_hi_lo_lo_16) @[Cat.scala 30:58]
                                  node io_V_out_hi_hi_lo_16 = asUInt(out16[6]) @[Cat.scala 30:58]
                                  node io_V_out_hi_hi_hi_16 = asUInt(out16[7]) @[Cat.scala 30:58]
                                  node io_V_out_hi_hi_25 = cat(io_V_out_hi_hi_hi_16, io_V_out_hi_hi_lo_16) @[Cat.scala 30:58]
                                  node io_V_out_hi_34 = cat(io_V_out_hi_hi_25, io_V_out_hi_lo_25) @[Cat.scala 30:58]
                                  node _io_V_out_T_68 = cat(io_V_out_hi_34, io_V_out_lo_34) @[Cat.scala 30:58]
                                  node _io_V_out_T_69 = asSInt(_io_V_out_T_68) @[ALU.scala 536:111]
                                  io.V_out <= _io_V_out_T_69 @[ALU.scala 536:22]
                                  skip @[ALU.scala 531:46]
                                else : @[ALU.scala 537:46]
                                  node _T_67 = eq(io.alu_sew, UInt<1>("h00")) @[ALU.scala 537:32]
                                  when _T_67 : @[ALU.scala 537:46]
                                    node _h_T_11 = bits(io.alu_imm, 7, 0) @[ALU.scala 538:32]
                                    node h_11 = asSInt(_h_T_11) @[ALU.scala 538:38]
                                    node _out8_0_T_15 = and(V_inB_8[0], h_11) @[ALU.scala 540:40]
                                    node _out8_0_T_16 = asSInt(_out8_0_T_15) @[ALU.scala 540:40]
                                    out8[0] <= _out8_0_T_16 @[ALU.scala 540:25]
                                    node _out8_1_T_15 = and(V_inB_8[1], h_11) @[ALU.scala 540:40]
                                    node _out8_1_T_16 = asSInt(_out8_1_T_15) @[ALU.scala 540:40]
                                    out8[1] <= _out8_1_T_16 @[ALU.scala 540:25]
                                    node _out8_2_T_15 = and(V_inB_8[2], h_11) @[ALU.scala 540:40]
                                    node _out8_2_T_16 = asSInt(_out8_2_T_15) @[ALU.scala 540:40]
                                    out8[2] <= _out8_2_T_16 @[ALU.scala 540:25]
                                    node _out8_3_T_15 = and(V_inB_8[3], h_11) @[ALU.scala 540:40]
                                    node _out8_3_T_16 = asSInt(_out8_3_T_15) @[ALU.scala 540:40]
                                    out8[3] <= _out8_3_T_16 @[ALU.scala 540:25]
                                    node _out8_4_T_15 = and(V_inB_8[4], h_11) @[ALU.scala 540:40]
                                    node _out8_4_T_16 = asSInt(_out8_4_T_15) @[ALU.scala 540:40]
                                    out8[4] <= _out8_4_T_16 @[ALU.scala 540:25]
                                    node _out8_5_T_15 = and(V_inB_8[5], h_11) @[ALU.scala 540:40]
                                    node _out8_5_T_16 = asSInt(_out8_5_T_15) @[ALU.scala 540:40]
                                    out8[5] <= _out8_5_T_16 @[ALU.scala 540:25]
                                    node _out8_6_T_15 = and(V_inB_8[6], h_11) @[ALU.scala 540:40]
                                    node _out8_6_T_16 = asSInt(_out8_6_T_15) @[ALU.scala 540:40]
                                    out8[6] <= _out8_6_T_16 @[ALU.scala 540:25]
                                    node _out8_7_T_15 = and(V_inB_8[7], h_11) @[ALU.scala 540:40]
                                    node _out8_7_T_16 = asSInt(_out8_7_T_15) @[ALU.scala 540:40]
                                    out8[7] <= _out8_7_T_16 @[ALU.scala 540:25]
                                    node _out8_8_T_15 = and(V_inB_8[8], h_11) @[ALU.scala 540:40]
                                    node _out8_8_T_16 = asSInt(_out8_8_T_15) @[ALU.scala 540:40]
                                    out8[8] <= _out8_8_T_16 @[ALU.scala 540:25]
                                    node _out8_9_T_15 = and(V_inB_8[9], h_11) @[ALU.scala 540:40]
                                    node _out8_9_T_16 = asSInt(_out8_9_T_15) @[ALU.scala 540:40]
                                    out8[9] <= _out8_9_T_16 @[ALU.scala 540:25]
                                    node _out8_10_T_15 = and(V_inB_8[10], h_11) @[ALU.scala 540:40]
                                    node _out8_10_T_16 = asSInt(_out8_10_T_15) @[ALU.scala 540:40]
                                    out8[10] <= _out8_10_T_16 @[ALU.scala 540:25]
                                    node _out8_11_T_15 = and(V_inB_8[11], h_11) @[ALU.scala 540:40]
                                    node _out8_11_T_16 = asSInt(_out8_11_T_15) @[ALU.scala 540:40]
                                    out8[11] <= _out8_11_T_16 @[ALU.scala 540:25]
                                    node _out8_12_T_15 = and(V_inB_8[12], h_11) @[ALU.scala 540:40]
                                    node _out8_12_T_16 = asSInt(_out8_12_T_15) @[ALU.scala 540:40]
                                    out8[12] <= _out8_12_T_16 @[ALU.scala 540:25]
                                    node _out8_13_T_15 = and(V_inB_8[13], h_11) @[ALU.scala 540:40]
                                    node _out8_13_T_16 = asSInt(_out8_13_T_15) @[ALU.scala 540:40]
                                    out8[13] <= _out8_13_T_16 @[ALU.scala 540:25]
                                    node _out8_14_T_15 = and(V_inB_8[14], h_11) @[ALU.scala 540:40]
                                    node _out8_14_T_16 = asSInt(_out8_14_T_15) @[ALU.scala 540:40]
                                    out8[14] <= _out8_14_T_16 @[ALU.scala 540:25]
                                    node _out8_15_T_15 = and(V_inB_8[15], h_11) @[ALU.scala 540:40]
                                    node _out8_15_T_16 = asSInt(_out8_15_T_15) @[ALU.scala 540:40]
                                    out8[15] <= _out8_15_T_16 @[ALU.scala 540:25]
                                    node io_V_out_lo_lo_lo_lo_8 = asUInt(out8[0]) @[Cat.scala 30:58]
                                    node io_V_out_lo_lo_lo_hi_8 = asUInt(out8[1]) @[Cat.scala 30:58]
                                    node io_V_out_lo_lo_lo_17 = cat(io_V_out_lo_lo_lo_hi_8, io_V_out_lo_lo_lo_lo_8) @[Cat.scala 30:58]
                                    node io_V_out_lo_lo_hi_lo_8 = asUInt(out8[2]) @[Cat.scala 30:58]
                                    node io_V_out_lo_lo_hi_hi_8 = asUInt(out8[3]) @[Cat.scala 30:58]
                                    node io_V_out_lo_lo_hi_17 = cat(io_V_out_lo_lo_hi_hi_8, io_V_out_lo_lo_hi_lo_8) @[Cat.scala 30:58]
                                    node io_V_out_lo_lo_26 = cat(io_V_out_lo_lo_hi_17, io_V_out_lo_lo_lo_17) @[Cat.scala 30:58]
                                    node io_V_out_lo_hi_lo_lo_8 = asUInt(out8[4]) @[Cat.scala 30:58]
                                    node io_V_out_lo_hi_lo_hi_8 = asUInt(out8[5]) @[Cat.scala 30:58]
                                    node io_V_out_lo_hi_lo_17 = cat(io_V_out_lo_hi_lo_hi_8, io_V_out_lo_hi_lo_lo_8) @[Cat.scala 30:58]
                                    node io_V_out_lo_hi_hi_lo_8 = asUInt(out8[6]) @[Cat.scala 30:58]
                                    node io_V_out_lo_hi_hi_hi_8 = asUInt(out8[7]) @[Cat.scala 30:58]
                                    node io_V_out_lo_hi_hi_17 = cat(io_V_out_lo_hi_hi_hi_8, io_V_out_lo_hi_hi_lo_8) @[Cat.scala 30:58]
                                    node io_V_out_lo_hi_26 = cat(io_V_out_lo_hi_hi_17, io_V_out_lo_hi_lo_17) @[Cat.scala 30:58]
                                    node io_V_out_lo_35 = cat(io_V_out_lo_hi_26, io_V_out_lo_lo_26) @[Cat.scala 30:58]
                                    node io_V_out_hi_lo_lo_lo_8 = asUInt(out8[8]) @[Cat.scala 30:58]
                                    node io_V_out_hi_lo_lo_hi_8 = asUInt(out8[9]) @[Cat.scala 30:58]
                                    node io_V_out_hi_lo_lo_17 = cat(io_V_out_hi_lo_lo_hi_8, io_V_out_hi_lo_lo_lo_8) @[Cat.scala 30:58]
                                    node io_V_out_hi_lo_hi_lo_8 = asUInt(out8[10]) @[Cat.scala 30:58]
                                    node io_V_out_hi_lo_hi_hi_8 = asUInt(out8[11]) @[Cat.scala 30:58]
                                    node io_V_out_hi_lo_hi_17 = cat(io_V_out_hi_lo_hi_hi_8, io_V_out_hi_lo_hi_lo_8) @[Cat.scala 30:58]
                                    node io_V_out_hi_lo_26 = cat(io_V_out_hi_lo_hi_17, io_V_out_hi_lo_lo_17) @[Cat.scala 30:58]
                                    node io_V_out_hi_hi_lo_lo_8 = asUInt(out8[12]) @[Cat.scala 30:58]
                                    node io_V_out_hi_hi_lo_hi_8 = asUInt(out8[13]) @[Cat.scala 30:58]
                                    node io_V_out_hi_hi_lo_17 = cat(io_V_out_hi_hi_lo_hi_8, io_V_out_hi_hi_lo_lo_8) @[Cat.scala 30:58]
                                    node io_V_out_hi_hi_hi_lo_8 = asUInt(out8[14]) @[Cat.scala 30:58]
                                    node io_V_out_hi_hi_hi_hi_8 = asUInt(out8[15]) @[Cat.scala 30:58]
                                    node io_V_out_hi_hi_hi_17 = cat(io_V_out_hi_hi_hi_hi_8, io_V_out_hi_hi_hi_lo_8) @[Cat.scala 30:58]
                                    node io_V_out_hi_hi_26 = cat(io_V_out_hi_hi_hi_17, io_V_out_hi_hi_lo_17) @[Cat.scala 30:58]
                                    node io_V_out_hi_35 = cat(io_V_out_hi_hi_26, io_V_out_hi_lo_26) @[Cat.scala 30:58]
                                    node _io_V_out_T_70 = cat(io_V_out_hi_35, io_V_out_lo_35) @[Cat.scala 30:58]
                                    node _io_V_out_T_71 = asSInt(_io_V_out_T_70) @[ALU.scala 542:181]
                                    io.V_out <= _io_V_out_T_71 @[ALU.scala 542:22]
                                    skip @[ALU.scala 537:46]
                                  else : @[ALU.scala 543:21]
                                    io.V_out <= asSInt(UInt<1>("h00")) @[ALU.scala 544:22]
                                    skip @[ALU.scala 543:21]
                            skip @[ALU.scala 518:81]
                          else : @[ALU.scala 548:81]
                            node _T_68 = eq(io.alu_Op, UInt<9>("h04c")) @[ALU.scala 548:27]
                            node _T_69 = eq(io.alu_lmul, UInt<1>("h00")) @[ALU.scala 548:67]
                            node _T_70 = and(_T_68, _T_69) @[ALU.scala 548:52]
                            when _T_70 : @[ALU.scala 548:81]
                              node _T_71 = eq(io.alu_sew, UInt<2>("h03")) @[ALU.scala 549:26]
                              when _T_71 : @[ALU.scala 549:40]
                                node _out64_0_T_17 = and(V_inB_64[0], inA_64[0]) @[ALU.scala 551:42]
                                node _out64_0_T_18 = asSInt(_out64_0_T_17) @[ALU.scala 551:42]
                                out64[0] <= _out64_0_T_18 @[ALU.scala 551:26]
                                node _out64_1_T_17 = and(V_inB_64[1], inA_64[1]) @[ALU.scala 551:42]
                                node _out64_1_T_18 = asSInt(_out64_1_T_17) @[ALU.scala 551:42]
                                out64[1] <= _out64_1_T_18 @[ALU.scala 551:26]
                                node io_V_out_lo_36 = asUInt(out64[0]) @[Cat.scala 30:58]
                                node io_V_out_hi_36 = asUInt(out64[1]) @[Cat.scala 30:58]
                                node _io_V_out_T_72 = cat(io_V_out_hi_36, io_V_out_lo_36) @[Cat.scala 30:58]
                                node _io_V_out_T_73 = asSInt(_io_V_out_T_72) @[ALU.scala 553:51]
                                io.V_out <= _io_V_out_T_73 @[ALU.scala 553:22]
                                skip @[ALU.scala 549:40]
                              else : @[ALU.scala 554:46]
                                node _T_72 = eq(io.alu_sew, UInt<2>("h02")) @[ALU.scala 554:32]
                                when _T_72 : @[ALU.scala 554:46]
                                  node _out32_0_T_17 = and(V_inB_32[0], inA_32[0]) @[ALU.scala 556:42]
                                  node _out32_0_T_18 = asSInt(_out32_0_T_17) @[ALU.scala 556:42]
                                  out32[0] <= _out32_0_T_18 @[ALU.scala 556:26]
                                  node _out32_1_T_17 = and(V_inB_32[1], inA_32[1]) @[ALU.scala 556:42]
                                  node _out32_1_T_18 = asSInt(_out32_1_T_17) @[ALU.scala 556:42]
                                  out32[1] <= _out32_1_T_18 @[ALU.scala 556:26]
                                  node _out32_2_T_17 = and(V_inB_32[2], inA_32[2]) @[ALU.scala 556:42]
                                  node _out32_2_T_18 = asSInt(_out32_2_T_17) @[ALU.scala 556:42]
                                  out32[2] <= _out32_2_T_18 @[ALU.scala 556:26]
                                  node _out32_3_T_17 = and(V_inB_32[3], inA_32[3]) @[ALU.scala 556:42]
                                  node _out32_3_T_18 = asSInt(_out32_3_T_17) @[ALU.scala 556:42]
                                  out32[3] <= _out32_3_T_18 @[ALU.scala 556:26]
                                  node io_V_out_lo_lo_27 = asUInt(out32[0]) @[Cat.scala 30:58]
                                  node io_V_out_lo_hi_27 = asUInt(out32[1]) @[Cat.scala 30:58]
                                  node io_V_out_lo_37 = cat(io_V_out_lo_hi_27, io_V_out_lo_lo_27) @[Cat.scala 30:58]
                                  node io_V_out_hi_lo_27 = asUInt(out32[2]) @[Cat.scala 30:58]
                                  node io_V_out_hi_hi_27 = asUInt(out32[3]) @[Cat.scala 30:58]
                                  node io_V_out_hi_37 = cat(io_V_out_hi_hi_27, io_V_out_hi_lo_27) @[Cat.scala 30:58]
                                  node _io_V_out_T_74 = cat(io_V_out_hi_37, io_V_out_lo_37) @[Cat.scala 30:58]
                                  node _io_V_out_T_75 = asSInt(_io_V_out_T_74) @[ALU.scala 558:71]
                                  io.V_out <= _io_V_out_T_75 @[ALU.scala 558:22]
                                  skip @[ALU.scala 554:46]
                                else : @[ALU.scala 559:46]
                                  node _T_73 = eq(io.alu_sew, UInt<1>("h01")) @[ALU.scala 559:32]
                                  when _T_73 : @[ALU.scala 559:46]
                                    node _out16_0_T_17 = and(V_inB_16[0], inA_16[0]) @[ALU.scala 561:42]
                                    node _out16_0_T_18 = asSInt(_out16_0_T_17) @[ALU.scala 561:42]
                                    out16[0] <= _out16_0_T_18 @[ALU.scala 561:26]
                                    node _out16_1_T_17 = and(V_inB_16[1], inA_16[1]) @[ALU.scala 561:42]
                                    node _out16_1_T_18 = asSInt(_out16_1_T_17) @[ALU.scala 561:42]
                                    out16[1] <= _out16_1_T_18 @[ALU.scala 561:26]
                                    node _out16_2_T_17 = and(V_inB_16[2], inA_16[2]) @[ALU.scala 561:42]
                                    node _out16_2_T_18 = asSInt(_out16_2_T_17) @[ALU.scala 561:42]
                                    out16[2] <= _out16_2_T_18 @[ALU.scala 561:26]
                                    node _out16_3_T_17 = and(V_inB_16[3], inA_16[3]) @[ALU.scala 561:42]
                                    node _out16_3_T_18 = asSInt(_out16_3_T_17) @[ALU.scala 561:42]
                                    out16[3] <= _out16_3_T_18 @[ALU.scala 561:26]
                                    node _out16_4_T_17 = and(V_inB_16[4], inA_16[4]) @[ALU.scala 561:42]
                                    node _out16_4_T_18 = asSInt(_out16_4_T_17) @[ALU.scala 561:42]
                                    out16[4] <= _out16_4_T_18 @[ALU.scala 561:26]
                                    node _out16_5_T_17 = and(V_inB_16[5], inA_16[5]) @[ALU.scala 561:42]
                                    node _out16_5_T_18 = asSInt(_out16_5_T_17) @[ALU.scala 561:42]
                                    out16[5] <= _out16_5_T_18 @[ALU.scala 561:26]
                                    node _out16_6_T_17 = and(V_inB_16[6], inA_16[6]) @[ALU.scala 561:42]
                                    node _out16_6_T_18 = asSInt(_out16_6_T_17) @[ALU.scala 561:42]
                                    out16[6] <= _out16_6_T_18 @[ALU.scala 561:26]
                                    node _out16_7_T_17 = and(V_inB_16[7], inA_16[7]) @[ALU.scala 561:42]
                                    node _out16_7_T_18 = asSInt(_out16_7_T_17) @[ALU.scala 561:42]
                                    out16[7] <= _out16_7_T_18 @[ALU.scala 561:26]
                                    node io_V_out_lo_lo_lo_18 = asUInt(out16[0]) @[Cat.scala 30:58]
                                    node io_V_out_lo_lo_hi_18 = asUInt(out16[1]) @[Cat.scala 30:58]
                                    node io_V_out_lo_lo_28 = cat(io_V_out_lo_lo_hi_18, io_V_out_lo_lo_lo_18) @[Cat.scala 30:58]
                                    node io_V_out_lo_hi_lo_18 = asUInt(out16[2]) @[Cat.scala 30:58]
                                    node io_V_out_lo_hi_hi_18 = asUInt(out16[3]) @[Cat.scala 30:58]
                                    node io_V_out_lo_hi_28 = cat(io_V_out_lo_hi_hi_18, io_V_out_lo_hi_lo_18) @[Cat.scala 30:58]
                                    node io_V_out_lo_38 = cat(io_V_out_lo_hi_28, io_V_out_lo_lo_28) @[Cat.scala 30:58]
                                    node io_V_out_hi_lo_lo_18 = asUInt(out16[4]) @[Cat.scala 30:58]
                                    node io_V_out_hi_lo_hi_18 = asUInt(out16[5]) @[Cat.scala 30:58]
                                    node io_V_out_hi_lo_28 = cat(io_V_out_hi_lo_hi_18, io_V_out_hi_lo_lo_18) @[Cat.scala 30:58]
                                    node io_V_out_hi_hi_lo_18 = asUInt(out16[6]) @[Cat.scala 30:58]
                                    node io_V_out_hi_hi_hi_18 = asUInt(out16[7]) @[Cat.scala 30:58]
                                    node io_V_out_hi_hi_28 = cat(io_V_out_hi_hi_hi_18, io_V_out_hi_hi_lo_18) @[Cat.scala 30:58]
                                    node io_V_out_hi_38 = cat(io_V_out_hi_hi_28, io_V_out_hi_lo_28) @[Cat.scala 30:58]
                                    node _io_V_out_T_76 = cat(io_V_out_hi_38, io_V_out_lo_38) @[Cat.scala 30:58]
                                    node _io_V_out_T_77 = asSInt(_io_V_out_T_76) @[ALU.scala 563:111]
                                    io.V_out <= _io_V_out_T_77 @[ALU.scala 563:22]
                                    skip @[ALU.scala 559:46]
                                  else : @[ALU.scala 564:46]
                                    node _T_74 = eq(io.alu_sew, UInt<1>("h00")) @[ALU.scala 564:32]
                                    when _T_74 : @[ALU.scala 564:46]
                                      node _out8_0_T_17 = and(V_inB_8[0], inA_8[0]) @[ALU.scala 566:40]
                                      node _out8_0_T_18 = asSInt(_out8_0_T_17) @[ALU.scala 566:40]
                                      out8[0] <= _out8_0_T_18 @[ALU.scala 566:25]
                                      node _out8_1_T_17 = and(V_inB_8[1], inA_8[1]) @[ALU.scala 566:40]
                                      node _out8_1_T_18 = asSInt(_out8_1_T_17) @[ALU.scala 566:40]
                                      out8[1] <= _out8_1_T_18 @[ALU.scala 566:25]
                                      node _out8_2_T_17 = and(V_inB_8[2], inA_8[2]) @[ALU.scala 566:40]
                                      node _out8_2_T_18 = asSInt(_out8_2_T_17) @[ALU.scala 566:40]
                                      out8[2] <= _out8_2_T_18 @[ALU.scala 566:25]
                                      node _out8_3_T_17 = and(V_inB_8[3], inA_8[3]) @[ALU.scala 566:40]
                                      node _out8_3_T_18 = asSInt(_out8_3_T_17) @[ALU.scala 566:40]
                                      out8[3] <= _out8_3_T_18 @[ALU.scala 566:25]
                                      node _out8_4_T_17 = and(V_inB_8[4], inA_8[4]) @[ALU.scala 566:40]
                                      node _out8_4_T_18 = asSInt(_out8_4_T_17) @[ALU.scala 566:40]
                                      out8[4] <= _out8_4_T_18 @[ALU.scala 566:25]
                                      node _out8_5_T_17 = and(V_inB_8[5], inA_8[5]) @[ALU.scala 566:40]
                                      node _out8_5_T_18 = asSInt(_out8_5_T_17) @[ALU.scala 566:40]
                                      out8[5] <= _out8_5_T_18 @[ALU.scala 566:25]
                                      node _out8_6_T_17 = and(V_inB_8[6], inA_8[6]) @[ALU.scala 566:40]
                                      node _out8_6_T_18 = asSInt(_out8_6_T_17) @[ALU.scala 566:40]
                                      out8[6] <= _out8_6_T_18 @[ALU.scala 566:25]
                                      node _out8_7_T_17 = and(V_inB_8[7], inA_8[7]) @[ALU.scala 566:40]
                                      node _out8_7_T_18 = asSInt(_out8_7_T_17) @[ALU.scala 566:40]
                                      out8[7] <= _out8_7_T_18 @[ALU.scala 566:25]
                                      node _out8_8_T_17 = and(V_inB_8[8], inA_8[8]) @[ALU.scala 566:40]
                                      node _out8_8_T_18 = asSInt(_out8_8_T_17) @[ALU.scala 566:40]
                                      out8[8] <= _out8_8_T_18 @[ALU.scala 566:25]
                                      node _out8_9_T_17 = and(V_inB_8[9], inA_8[9]) @[ALU.scala 566:40]
                                      node _out8_9_T_18 = asSInt(_out8_9_T_17) @[ALU.scala 566:40]
                                      out8[9] <= _out8_9_T_18 @[ALU.scala 566:25]
                                      node _out8_10_T_17 = and(V_inB_8[10], inA_8[10]) @[ALU.scala 566:40]
                                      node _out8_10_T_18 = asSInt(_out8_10_T_17) @[ALU.scala 566:40]
                                      out8[10] <= _out8_10_T_18 @[ALU.scala 566:25]
                                      node _out8_11_T_17 = and(V_inB_8[11], inA_8[11]) @[ALU.scala 566:40]
                                      node _out8_11_T_18 = asSInt(_out8_11_T_17) @[ALU.scala 566:40]
                                      out8[11] <= _out8_11_T_18 @[ALU.scala 566:25]
                                      node _out8_12_T_17 = and(V_inB_8[12], inA_8[12]) @[ALU.scala 566:40]
                                      node _out8_12_T_18 = asSInt(_out8_12_T_17) @[ALU.scala 566:40]
                                      out8[12] <= _out8_12_T_18 @[ALU.scala 566:25]
                                      node _out8_13_T_17 = and(V_inB_8[13], inA_8[13]) @[ALU.scala 566:40]
                                      node _out8_13_T_18 = asSInt(_out8_13_T_17) @[ALU.scala 566:40]
                                      out8[13] <= _out8_13_T_18 @[ALU.scala 566:25]
                                      node _out8_14_T_17 = and(V_inB_8[14], inA_8[14]) @[ALU.scala 566:40]
                                      node _out8_14_T_18 = asSInt(_out8_14_T_17) @[ALU.scala 566:40]
                                      out8[14] <= _out8_14_T_18 @[ALU.scala 566:25]
                                      node _out8_15_T_17 = and(V_inB_8[15], inA_8[15]) @[ALU.scala 566:40]
                                      node _out8_15_T_18 = asSInt(_out8_15_T_17) @[ALU.scala 566:40]
                                      out8[15] <= _out8_15_T_18 @[ALU.scala 566:25]
                                      node io_V_out_lo_lo_lo_lo_9 = asUInt(out8[0]) @[Cat.scala 30:58]
                                      node io_V_out_lo_lo_lo_hi_9 = asUInt(out8[1]) @[Cat.scala 30:58]
                                      node io_V_out_lo_lo_lo_19 = cat(io_V_out_lo_lo_lo_hi_9, io_V_out_lo_lo_lo_lo_9) @[Cat.scala 30:58]
                                      node io_V_out_lo_lo_hi_lo_9 = asUInt(out8[2]) @[Cat.scala 30:58]
                                      node io_V_out_lo_lo_hi_hi_9 = asUInt(out8[3]) @[Cat.scala 30:58]
                                      node io_V_out_lo_lo_hi_19 = cat(io_V_out_lo_lo_hi_hi_9, io_V_out_lo_lo_hi_lo_9) @[Cat.scala 30:58]
                                      node io_V_out_lo_lo_29 = cat(io_V_out_lo_lo_hi_19, io_V_out_lo_lo_lo_19) @[Cat.scala 30:58]
                                      node io_V_out_lo_hi_lo_lo_9 = asUInt(out8[4]) @[Cat.scala 30:58]
                                      node io_V_out_lo_hi_lo_hi_9 = asUInt(out8[5]) @[Cat.scala 30:58]
                                      node io_V_out_lo_hi_lo_19 = cat(io_V_out_lo_hi_lo_hi_9, io_V_out_lo_hi_lo_lo_9) @[Cat.scala 30:58]
                                      node io_V_out_lo_hi_hi_lo_9 = asUInt(out8[6]) @[Cat.scala 30:58]
                                      node io_V_out_lo_hi_hi_hi_9 = asUInt(out8[7]) @[Cat.scala 30:58]
                                      node io_V_out_lo_hi_hi_19 = cat(io_V_out_lo_hi_hi_hi_9, io_V_out_lo_hi_hi_lo_9) @[Cat.scala 30:58]
                                      node io_V_out_lo_hi_29 = cat(io_V_out_lo_hi_hi_19, io_V_out_lo_hi_lo_19) @[Cat.scala 30:58]
                                      node io_V_out_lo_39 = cat(io_V_out_lo_hi_29, io_V_out_lo_lo_29) @[Cat.scala 30:58]
                                      node io_V_out_hi_lo_lo_lo_9 = asUInt(out8[8]) @[Cat.scala 30:58]
                                      node io_V_out_hi_lo_lo_hi_9 = asUInt(out8[9]) @[Cat.scala 30:58]
                                      node io_V_out_hi_lo_lo_19 = cat(io_V_out_hi_lo_lo_hi_9, io_V_out_hi_lo_lo_lo_9) @[Cat.scala 30:58]
                                      node io_V_out_hi_lo_hi_lo_9 = asUInt(out8[10]) @[Cat.scala 30:58]
                                      node io_V_out_hi_lo_hi_hi_9 = asUInt(out8[11]) @[Cat.scala 30:58]
                                      node io_V_out_hi_lo_hi_19 = cat(io_V_out_hi_lo_hi_hi_9, io_V_out_hi_lo_hi_lo_9) @[Cat.scala 30:58]
                                      node io_V_out_hi_lo_29 = cat(io_V_out_hi_lo_hi_19, io_V_out_hi_lo_lo_19) @[Cat.scala 30:58]
                                      node io_V_out_hi_hi_lo_lo_9 = asUInt(out8[12]) @[Cat.scala 30:58]
                                      node io_V_out_hi_hi_lo_hi_9 = asUInt(out8[13]) @[Cat.scala 30:58]
                                      node io_V_out_hi_hi_lo_19 = cat(io_V_out_hi_hi_lo_hi_9, io_V_out_hi_hi_lo_lo_9) @[Cat.scala 30:58]
                                      node io_V_out_hi_hi_hi_lo_9 = asUInt(out8[14]) @[Cat.scala 30:58]
                                      node io_V_out_hi_hi_hi_hi_9 = asUInt(out8[15]) @[Cat.scala 30:58]
                                      node io_V_out_hi_hi_hi_19 = cat(io_V_out_hi_hi_hi_hi_9, io_V_out_hi_hi_hi_lo_9) @[Cat.scala 30:58]
                                      node io_V_out_hi_hi_29 = cat(io_V_out_hi_hi_hi_19, io_V_out_hi_hi_lo_19) @[Cat.scala 30:58]
                                      node io_V_out_hi_39 = cat(io_V_out_hi_hi_29, io_V_out_hi_lo_29) @[Cat.scala 30:58]
                                      node _io_V_out_T_78 = cat(io_V_out_hi_39, io_V_out_lo_39) @[Cat.scala 30:58]
                                      node _io_V_out_T_79 = asSInt(_io_V_out_T_78) @[ALU.scala 568:181]
                                      io.V_out <= _io_V_out_T_79 @[ALU.scala 568:22]
                                      skip @[ALU.scala 564:46]
                                    else : @[ALU.scala 569:21]
                                      io.V_out <= asSInt(UInt<1>("h00")) @[ALU.scala 570:22]
                                      skip @[ALU.scala 569:21]
                              skip @[ALU.scala 548:81]
                            else : @[ALU.scala 574:81]
                              node _T_75 = eq(io.alu_Op, UInt<9>("h048")) @[ALU.scala 574:27]
                              node _T_76 = eq(io.alu_lmul, UInt<1>("h00")) @[ALU.scala 574:67]
                              node _T_77 = and(_T_75, _T_76) @[ALU.scala 574:52]
                              when _T_77 : @[ALU.scala 574:81]
                                node _T_78 = eq(io.alu_sew, UInt<2>("h03")) @[ALU.scala 575:26]
                                when _T_78 : @[ALU.scala 575:40]
                                  node _out64_0_T_19 = and(V_inA_64[0], V_inB_64[0]) @[ALU.scala 577:42]
                                  node _out64_0_T_20 = asSInt(_out64_0_T_19) @[ALU.scala 577:42]
                                  out64[0] <= _out64_0_T_20 @[ALU.scala 577:26]
                                  node _out64_1_T_19 = and(V_inA_64[1], V_inB_64[1]) @[ALU.scala 577:42]
                                  node _out64_1_T_20 = asSInt(_out64_1_T_19) @[ALU.scala 577:42]
                                  out64[1] <= _out64_1_T_20 @[ALU.scala 577:26]
                                  node io_V_out_lo_40 = asUInt(out64[0]) @[Cat.scala 30:58]
                                  node io_V_out_hi_40 = asUInt(out64[1]) @[Cat.scala 30:58]
                                  node _io_V_out_T_80 = cat(io_V_out_hi_40, io_V_out_lo_40) @[Cat.scala 30:58]
                                  node _io_V_out_T_81 = asSInt(_io_V_out_T_80) @[ALU.scala 579:51]
                                  io.V_out <= _io_V_out_T_81 @[ALU.scala 579:22]
                                  skip @[ALU.scala 575:40]
                                else : @[ALU.scala 580:46]
                                  node _T_79 = eq(io.alu_sew, UInt<2>("h02")) @[ALU.scala 580:32]
                                  when _T_79 : @[ALU.scala 580:46]
                                    node _out32_0_T_19 = and(V_inA_32[0], V_inB_32[0]) @[ALU.scala 582:42]
                                    node _out32_0_T_20 = asSInt(_out32_0_T_19) @[ALU.scala 582:42]
                                    out32[0] <= _out32_0_T_20 @[ALU.scala 582:26]
                                    node _out32_1_T_19 = and(V_inA_32[1], V_inB_32[1]) @[ALU.scala 582:42]
                                    node _out32_1_T_20 = asSInt(_out32_1_T_19) @[ALU.scala 582:42]
                                    out32[1] <= _out32_1_T_20 @[ALU.scala 582:26]
                                    node _out32_2_T_19 = and(V_inA_32[2], V_inB_32[2]) @[ALU.scala 582:42]
                                    node _out32_2_T_20 = asSInt(_out32_2_T_19) @[ALU.scala 582:42]
                                    out32[2] <= _out32_2_T_20 @[ALU.scala 582:26]
                                    node _out32_3_T_19 = and(V_inA_32[3], V_inB_32[3]) @[ALU.scala 582:42]
                                    node _out32_3_T_20 = asSInt(_out32_3_T_19) @[ALU.scala 582:42]
                                    out32[3] <= _out32_3_T_20 @[ALU.scala 582:26]
                                    node io_V_out_lo_lo_30 = asUInt(out32[0]) @[Cat.scala 30:58]
                                    node io_V_out_lo_hi_30 = asUInt(out32[1]) @[Cat.scala 30:58]
                                    node io_V_out_lo_41 = cat(io_V_out_lo_hi_30, io_V_out_lo_lo_30) @[Cat.scala 30:58]
                                    node io_V_out_hi_lo_30 = asUInt(out32[2]) @[Cat.scala 30:58]
                                    node io_V_out_hi_hi_30 = asUInt(out32[3]) @[Cat.scala 30:58]
                                    node io_V_out_hi_41 = cat(io_V_out_hi_hi_30, io_V_out_hi_lo_30) @[Cat.scala 30:58]
                                    node _io_V_out_T_82 = cat(io_V_out_hi_41, io_V_out_lo_41) @[Cat.scala 30:58]
                                    node _io_V_out_T_83 = asSInt(_io_V_out_T_82) @[ALU.scala 584:71]
                                    io.V_out <= _io_V_out_T_83 @[ALU.scala 584:22]
                                    skip @[ALU.scala 580:46]
                                  else : @[ALU.scala 585:46]
                                    node _T_80 = eq(io.alu_sew, UInt<1>("h01")) @[ALU.scala 585:32]
                                    when _T_80 : @[ALU.scala 585:46]
                                      node _out16_0_T_19 = and(V_inA_16[0], V_inB_16[0]) @[ALU.scala 587:42]
                                      node _out16_0_T_20 = asSInt(_out16_0_T_19) @[ALU.scala 587:42]
                                      out16[0] <= _out16_0_T_20 @[ALU.scala 587:26]
                                      node _out16_1_T_19 = and(V_inA_16[1], V_inB_16[1]) @[ALU.scala 587:42]
                                      node _out16_1_T_20 = asSInt(_out16_1_T_19) @[ALU.scala 587:42]
                                      out16[1] <= _out16_1_T_20 @[ALU.scala 587:26]
                                      node _out16_2_T_19 = and(V_inA_16[2], V_inB_16[2]) @[ALU.scala 587:42]
                                      node _out16_2_T_20 = asSInt(_out16_2_T_19) @[ALU.scala 587:42]
                                      out16[2] <= _out16_2_T_20 @[ALU.scala 587:26]
                                      node _out16_3_T_19 = and(V_inA_16[3], V_inB_16[3]) @[ALU.scala 587:42]
                                      node _out16_3_T_20 = asSInt(_out16_3_T_19) @[ALU.scala 587:42]
                                      out16[3] <= _out16_3_T_20 @[ALU.scala 587:26]
                                      node _out16_4_T_19 = and(V_inA_16[4], V_inB_16[4]) @[ALU.scala 587:42]
                                      node _out16_4_T_20 = asSInt(_out16_4_T_19) @[ALU.scala 587:42]
                                      out16[4] <= _out16_4_T_20 @[ALU.scala 587:26]
                                      node _out16_5_T_19 = and(V_inA_16[5], V_inB_16[5]) @[ALU.scala 587:42]
                                      node _out16_5_T_20 = asSInt(_out16_5_T_19) @[ALU.scala 587:42]
                                      out16[5] <= _out16_5_T_20 @[ALU.scala 587:26]
                                      node _out16_6_T_19 = and(V_inA_16[6], V_inB_16[6]) @[ALU.scala 587:42]
                                      node _out16_6_T_20 = asSInt(_out16_6_T_19) @[ALU.scala 587:42]
                                      out16[6] <= _out16_6_T_20 @[ALU.scala 587:26]
                                      node _out16_7_T_19 = and(V_inA_16[7], V_inB_16[7]) @[ALU.scala 587:42]
                                      node _out16_7_T_20 = asSInt(_out16_7_T_19) @[ALU.scala 587:42]
                                      out16[7] <= _out16_7_T_20 @[ALU.scala 587:26]
                                      node io_V_out_lo_lo_lo_20 = asUInt(out16[0]) @[Cat.scala 30:58]
                                      node io_V_out_lo_lo_hi_20 = asUInt(out16[1]) @[Cat.scala 30:58]
                                      node io_V_out_lo_lo_31 = cat(io_V_out_lo_lo_hi_20, io_V_out_lo_lo_lo_20) @[Cat.scala 30:58]
                                      node io_V_out_lo_hi_lo_20 = asUInt(out16[2]) @[Cat.scala 30:58]
                                      node io_V_out_lo_hi_hi_20 = asUInt(out16[3]) @[Cat.scala 30:58]
                                      node io_V_out_lo_hi_31 = cat(io_V_out_lo_hi_hi_20, io_V_out_lo_hi_lo_20) @[Cat.scala 30:58]
                                      node io_V_out_lo_42 = cat(io_V_out_lo_hi_31, io_V_out_lo_lo_31) @[Cat.scala 30:58]
                                      node io_V_out_hi_lo_lo_20 = asUInt(out16[4]) @[Cat.scala 30:58]
                                      node io_V_out_hi_lo_hi_20 = asUInt(out16[5]) @[Cat.scala 30:58]
                                      node io_V_out_hi_lo_31 = cat(io_V_out_hi_lo_hi_20, io_V_out_hi_lo_lo_20) @[Cat.scala 30:58]
                                      node io_V_out_hi_hi_lo_20 = asUInt(out16[6]) @[Cat.scala 30:58]
                                      node io_V_out_hi_hi_hi_20 = asUInt(out16[7]) @[Cat.scala 30:58]
                                      node io_V_out_hi_hi_31 = cat(io_V_out_hi_hi_hi_20, io_V_out_hi_hi_lo_20) @[Cat.scala 30:58]
                                      node io_V_out_hi_42 = cat(io_V_out_hi_hi_31, io_V_out_hi_lo_31) @[Cat.scala 30:58]
                                      node _io_V_out_T_84 = cat(io_V_out_hi_42, io_V_out_lo_42) @[Cat.scala 30:58]
                                      node _io_V_out_T_85 = asSInt(_io_V_out_T_84) @[ALU.scala 589:111]
                                      io.V_out <= _io_V_out_T_85 @[ALU.scala 589:22]
                                      skip @[ALU.scala 585:46]
                                    else : @[ALU.scala 590:46]
                                      node _T_81 = eq(io.alu_sew, UInt<1>("h00")) @[ALU.scala 590:32]
                                      when _T_81 : @[ALU.scala 590:46]
                                        node _out8_0_T_19 = and(V_inA_8[0], V_inB_8[0]) @[ALU.scala 592:40]
                                        node _out8_0_T_20 = asSInt(_out8_0_T_19) @[ALU.scala 592:40]
                                        out8[0] <= _out8_0_T_20 @[ALU.scala 592:25]
                                        node _out8_1_T_19 = and(V_inA_8[1], V_inB_8[1]) @[ALU.scala 592:40]
                                        node _out8_1_T_20 = asSInt(_out8_1_T_19) @[ALU.scala 592:40]
                                        out8[1] <= _out8_1_T_20 @[ALU.scala 592:25]
                                        node _out8_2_T_19 = and(V_inA_8[2], V_inB_8[2]) @[ALU.scala 592:40]
                                        node _out8_2_T_20 = asSInt(_out8_2_T_19) @[ALU.scala 592:40]
                                        out8[2] <= _out8_2_T_20 @[ALU.scala 592:25]
                                        node _out8_3_T_19 = and(V_inA_8[3], V_inB_8[3]) @[ALU.scala 592:40]
                                        node _out8_3_T_20 = asSInt(_out8_3_T_19) @[ALU.scala 592:40]
                                        out8[3] <= _out8_3_T_20 @[ALU.scala 592:25]
                                        node _out8_4_T_19 = and(V_inA_8[4], V_inB_8[4]) @[ALU.scala 592:40]
                                        node _out8_4_T_20 = asSInt(_out8_4_T_19) @[ALU.scala 592:40]
                                        out8[4] <= _out8_4_T_20 @[ALU.scala 592:25]
                                        node _out8_5_T_19 = and(V_inA_8[5], V_inB_8[5]) @[ALU.scala 592:40]
                                        node _out8_5_T_20 = asSInt(_out8_5_T_19) @[ALU.scala 592:40]
                                        out8[5] <= _out8_5_T_20 @[ALU.scala 592:25]
                                        node _out8_6_T_19 = and(V_inA_8[6], V_inB_8[6]) @[ALU.scala 592:40]
                                        node _out8_6_T_20 = asSInt(_out8_6_T_19) @[ALU.scala 592:40]
                                        out8[6] <= _out8_6_T_20 @[ALU.scala 592:25]
                                        node _out8_7_T_19 = and(V_inA_8[7], V_inB_8[7]) @[ALU.scala 592:40]
                                        node _out8_7_T_20 = asSInt(_out8_7_T_19) @[ALU.scala 592:40]
                                        out8[7] <= _out8_7_T_20 @[ALU.scala 592:25]
                                        node _out8_8_T_19 = and(V_inA_8[8], V_inB_8[8]) @[ALU.scala 592:40]
                                        node _out8_8_T_20 = asSInt(_out8_8_T_19) @[ALU.scala 592:40]
                                        out8[8] <= _out8_8_T_20 @[ALU.scala 592:25]
                                        node _out8_9_T_19 = and(V_inA_8[9], V_inB_8[9]) @[ALU.scala 592:40]
                                        node _out8_9_T_20 = asSInt(_out8_9_T_19) @[ALU.scala 592:40]
                                        out8[9] <= _out8_9_T_20 @[ALU.scala 592:25]
                                        node _out8_10_T_19 = and(V_inA_8[10], V_inB_8[10]) @[ALU.scala 592:40]
                                        node _out8_10_T_20 = asSInt(_out8_10_T_19) @[ALU.scala 592:40]
                                        out8[10] <= _out8_10_T_20 @[ALU.scala 592:25]
                                        node _out8_11_T_19 = and(V_inA_8[11], V_inB_8[11]) @[ALU.scala 592:40]
                                        node _out8_11_T_20 = asSInt(_out8_11_T_19) @[ALU.scala 592:40]
                                        out8[11] <= _out8_11_T_20 @[ALU.scala 592:25]
                                        node _out8_12_T_19 = and(V_inA_8[12], V_inB_8[12]) @[ALU.scala 592:40]
                                        node _out8_12_T_20 = asSInt(_out8_12_T_19) @[ALU.scala 592:40]
                                        out8[12] <= _out8_12_T_20 @[ALU.scala 592:25]
                                        node _out8_13_T_19 = and(V_inA_8[13], V_inB_8[13]) @[ALU.scala 592:40]
                                        node _out8_13_T_20 = asSInt(_out8_13_T_19) @[ALU.scala 592:40]
                                        out8[13] <= _out8_13_T_20 @[ALU.scala 592:25]
                                        node _out8_14_T_19 = and(V_inA_8[14], V_inB_8[14]) @[ALU.scala 592:40]
                                        node _out8_14_T_20 = asSInt(_out8_14_T_19) @[ALU.scala 592:40]
                                        out8[14] <= _out8_14_T_20 @[ALU.scala 592:25]
                                        node _out8_15_T_19 = and(V_inA_8[15], V_inB_8[15]) @[ALU.scala 592:40]
                                        node _out8_15_T_20 = asSInt(_out8_15_T_19) @[ALU.scala 592:40]
                                        out8[15] <= _out8_15_T_20 @[ALU.scala 592:25]
                                        node io_V_out_lo_lo_lo_lo_10 = asUInt(out8[0]) @[Cat.scala 30:58]
                                        node io_V_out_lo_lo_lo_hi_10 = asUInt(out8[1]) @[Cat.scala 30:58]
                                        node io_V_out_lo_lo_lo_21 = cat(io_V_out_lo_lo_lo_hi_10, io_V_out_lo_lo_lo_lo_10) @[Cat.scala 30:58]
                                        node io_V_out_lo_lo_hi_lo_10 = asUInt(out8[2]) @[Cat.scala 30:58]
                                        node io_V_out_lo_lo_hi_hi_10 = asUInt(out8[3]) @[Cat.scala 30:58]
                                        node io_V_out_lo_lo_hi_21 = cat(io_V_out_lo_lo_hi_hi_10, io_V_out_lo_lo_hi_lo_10) @[Cat.scala 30:58]
                                        node io_V_out_lo_lo_32 = cat(io_V_out_lo_lo_hi_21, io_V_out_lo_lo_lo_21) @[Cat.scala 30:58]
                                        node io_V_out_lo_hi_lo_lo_10 = asUInt(out8[4]) @[Cat.scala 30:58]
                                        node io_V_out_lo_hi_lo_hi_10 = asUInt(out8[5]) @[Cat.scala 30:58]
                                        node io_V_out_lo_hi_lo_21 = cat(io_V_out_lo_hi_lo_hi_10, io_V_out_lo_hi_lo_lo_10) @[Cat.scala 30:58]
                                        node io_V_out_lo_hi_hi_lo_10 = asUInt(out8[6]) @[Cat.scala 30:58]
                                        node io_V_out_lo_hi_hi_hi_10 = asUInt(out8[7]) @[Cat.scala 30:58]
                                        node io_V_out_lo_hi_hi_21 = cat(io_V_out_lo_hi_hi_hi_10, io_V_out_lo_hi_hi_lo_10) @[Cat.scala 30:58]
                                        node io_V_out_lo_hi_32 = cat(io_V_out_lo_hi_hi_21, io_V_out_lo_hi_lo_21) @[Cat.scala 30:58]
                                        node io_V_out_lo_43 = cat(io_V_out_lo_hi_32, io_V_out_lo_lo_32) @[Cat.scala 30:58]
                                        node io_V_out_hi_lo_lo_lo_10 = asUInt(out8[8]) @[Cat.scala 30:58]
                                        node io_V_out_hi_lo_lo_hi_10 = asUInt(out8[9]) @[Cat.scala 30:58]
                                        node io_V_out_hi_lo_lo_21 = cat(io_V_out_hi_lo_lo_hi_10, io_V_out_hi_lo_lo_lo_10) @[Cat.scala 30:58]
                                        node io_V_out_hi_lo_hi_lo_10 = asUInt(out8[10]) @[Cat.scala 30:58]
                                        node io_V_out_hi_lo_hi_hi_10 = asUInt(out8[11]) @[Cat.scala 30:58]
                                        node io_V_out_hi_lo_hi_21 = cat(io_V_out_hi_lo_hi_hi_10, io_V_out_hi_lo_hi_lo_10) @[Cat.scala 30:58]
                                        node io_V_out_hi_lo_32 = cat(io_V_out_hi_lo_hi_21, io_V_out_hi_lo_lo_21) @[Cat.scala 30:58]
                                        node io_V_out_hi_hi_lo_lo_10 = asUInt(out8[12]) @[Cat.scala 30:58]
                                        node io_V_out_hi_hi_lo_hi_10 = asUInt(out8[13]) @[Cat.scala 30:58]
                                        node io_V_out_hi_hi_lo_21 = cat(io_V_out_hi_hi_lo_hi_10, io_V_out_hi_hi_lo_lo_10) @[Cat.scala 30:58]
                                        node io_V_out_hi_hi_hi_lo_10 = asUInt(out8[14]) @[Cat.scala 30:58]
                                        node io_V_out_hi_hi_hi_hi_10 = asUInt(out8[15]) @[Cat.scala 30:58]
                                        node io_V_out_hi_hi_hi_21 = cat(io_V_out_hi_hi_hi_hi_10, io_V_out_hi_hi_hi_lo_10) @[Cat.scala 30:58]
                                        node io_V_out_hi_hi_32 = cat(io_V_out_hi_hi_hi_21, io_V_out_hi_hi_lo_21) @[Cat.scala 30:58]
                                        node io_V_out_hi_43 = cat(io_V_out_hi_hi_32, io_V_out_hi_lo_32) @[Cat.scala 30:58]
                                        node _io_V_out_T_86 = cat(io_V_out_hi_43, io_V_out_lo_43) @[Cat.scala 30:58]
                                        node _io_V_out_T_87 = asSInt(_io_V_out_T_86) @[ALU.scala 594:181]
                                        io.V_out <= _io_V_out_T_87 @[ALU.scala 594:22]
                                        skip @[ALU.scala 590:46]
                                      else : @[ALU.scala 595:21]
                                        io.V_out <= asSInt(UInt<1>("h00")) @[ALU.scala 596:22]
                                        skip @[ALU.scala 595:21]
                                skip @[ALU.scala 574:81]
                              else : @[ALU.scala 601:80]
                                node _T_82 = eq(io.alu_Op, UInt<9>("h053")) @[ALU.scala 601:27]
                                node _T_83 = eq(io.alu_lmul, UInt<1>("h00")) @[ALU.scala 601:66]
                                node _T_84 = and(_T_82, _T_83) @[ALU.scala 601:51]
                                when _T_84 : @[ALU.scala 601:80]
                                  node _T_85 = eq(io.alu_sew, UInt<2>("h03")) @[ALU.scala 602:26]
                                  when _T_85 : @[ALU.scala 602:40]
                                    node _h_T_12 = bits(io.alu_imm, 63, 0) @[ALU.scala 603:32]
                                    node h_12 = asSInt(_h_T_12) @[ALU.scala 603:39]
                                    node _out64_0_T_21 = or(V_inB_64[0], h_12) @[ALU.scala 605:42]
                                    node _out64_0_T_22 = asSInt(_out64_0_T_21) @[ALU.scala 605:42]
                                    out64[0] <= _out64_0_T_22 @[ALU.scala 605:26]
                                    node _out64_1_T_21 = or(V_inB_64[1], h_12) @[ALU.scala 605:42]
                                    node _out64_1_T_22 = asSInt(_out64_1_T_21) @[ALU.scala 605:42]
                                    out64[1] <= _out64_1_T_22 @[ALU.scala 605:26]
                                    node io_V_out_lo_44 = asUInt(out64[0]) @[Cat.scala 30:58]
                                    node io_V_out_hi_44 = asUInt(out64[1]) @[Cat.scala 30:58]
                                    node _io_V_out_T_88 = cat(io_V_out_hi_44, io_V_out_lo_44) @[Cat.scala 30:58]
                                    node _io_V_out_T_89 = asSInt(_io_V_out_T_88) @[ALU.scala 607:51]
                                    io.V_out <= _io_V_out_T_89 @[ALU.scala 607:22]
                                    skip @[ALU.scala 602:40]
                                  else : @[ALU.scala 608:46]
                                    node _T_86 = eq(io.alu_sew, UInt<2>("h02")) @[ALU.scala 608:32]
                                    when _T_86 : @[ALU.scala 608:46]
                                      node _h_T_13 = bits(io.alu_imm, 31, 0) @[ALU.scala 609:32]
                                      node h_13 = asSInt(_h_T_13) @[ALU.scala 609:39]
                                      node _out32_0_T_21 = or(V_inB_32[0], h_13) @[ALU.scala 611:42]
                                      node _out32_0_T_22 = asSInt(_out32_0_T_21) @[ALU.scala 611:42]
                                      out32[0] <= _out32_0_T_22 @[ALU.scala 611:26]
                                      node _out32_1_T_21 = or(V_inB_32[1], h_13) @[ALU.scala 611:42]
                                      node _out32_1_T_22 = asSInt(_out32_1_T_21) @[ALU.scala 611:42]
                                      out32[1] <= _out32_1_T_22 @[ALU.scala 611:26]
                                      node _out32_2_T_21 = or(V_inB_32[2], h_13) @[ALU.scala 611:42]
                                      node _out32_2_T_22 = asSInt(_out32_2_T_21) @[ALU.scala 611:42]
                                      out32[2] <= _out32_2_T_22 @[ALU.scala 611:26]
                                      node _out32_3_T_21 = or(V_inB_32[3], h_13) @[ALU.scala 611:42]
                                      node _out32_3_T_22 = asSInt(_out32_3_T_21) @[ALU.scala 611:42]
                                      out32[3] <= _out32_3_T_22 @[ALU.scala 611:26]
                                      node io_V_out_lo_lo_33 = asUInt(out32[0]) @[Cat.scala 30:58]
                                      node io_V_out_lo_hi_33 = asUInt(out32[1]) @[Cat.scala 30:58]
                                      node io_V_out_lo_45 = cat(io_V_out_lo_hi_33, io_V_out_lo_lo_33) @[Cat.scala 30:58]
                                      node io_V_out_hi_lo_33 = asUInt(out32[2]) @[Cat.scala 30:58]
                                      node io_V_out_hi_hi_33 = asUInt(out32[3]) @[Cat.scala 30:58]
                                      node io_V_out_hi_45 = cat(io_V_out_hi_hi_33, io_V_out_hi_lo_33) @[Cat.scala 30:58]
                                      node _io_V_out_T_90 = cat(io_V_out_hi_45, io_V_out_lo_45) @[Cat.scala 30:58]
                                      node _io_V_out_T_91 = asSInt(_io_V_out_T_90) @[ALU.scala 613:71]
                                      io.V_out <= _io_V_out_T_91 @[ALU.scala 613:22]
                                      skip @[ALU.scala 608:46]
                                    else : @[ALU.scala 614:46]
                                      node _T_87 = eq(io.alu_sew, UInt<1>("h01")) @[ALU.scala 614:32]
                                      when _T_87 : @[ALU.scala 614:46]
                                        node _h_T_14 = bits(io.alu_imm, 15, 0) @[ALU.scala 615:32]
                                        node h_14 = asSInt(_h_T_14) @[ALU.scala 615:39]
                                        node _out16_0_T_21 = or(V_inB_16[0], h_14) @[ALU.scala 617:42]
                                        node _out16_0_T_22 = asSInt(_out16_0_T_21) @[ALU.scala 617:42]
                                        out16[0] <= _out16_0_T_22 @[ALU.scala 617:26]
                                        node _out16_1_T_21 = or(V_inB_16[1], h_14) @[ALU.scala 617:42]
                                        node _out16_1_T_22 = asSInt(_out16_1_T_21) @[ALU.scala 617:42]
                                        out16[1] <= _out16_1_T_22 @[ALU.scala 617:26]
                                        node _out16_2_T_21 = or(V_inB_16[2], h_14) @[ALU.scala 617:42]
                                        node _out16_2_T_22 = asSInt(_out16_2_T_21) @[ALU.scala 617:42]
                                        out16[2] <= _out16_2_T_22 @[ALU.scala 617:26]
                                        node _out16_3_T_21 = or(V_inB_16[3], h_14) @[ALU.scala 617:42]
                                        node _out16_3_T_22 = asSInt(_out16_3_T_21) @[ALU.scala 617:42]
                                        out16[3] <= _out16_3_T_22 @[ALU.scala 617:26]
                                        node _out16_4_T_21 = or(V_inB_16[4], h_14) @[ALU.scala 617:42]
                                        node _out16_4_T_22 = asSInt(_out16_4_T_21) @[ALU.scala 617:42]
                                        out16[4] <= _out16_4_T_22 @[ALU.scala 617:26]
                                        node _out16_5_T_21 = or(V_inB_16[5], h_14) @[ALU.scala 617:42]
                                        node _out16_5_T_22 = asSInt(_out16_5_T_21) @[ALU.scala 617:42]
                                        out16[5] <= _out16_5_T_22 @[ALU.scala 617:26]
                                        node _out16_6_T_21 = or(V_inB_16[6], h_14) @[ALU.scala 617:42]
                                        node _out16_6_T_22 = asSInt(_out16_6_T_21) @[ALU.scala 617:42]
                                        out16[6] <= _out16_6_T_22 @[ALU.scala 617:26]
                                        node _out16_7_T_21 = or(V_inB_16[7], h_14) @[ALU.scala 617:42]
                                        node _out16_7_T_22 = asSInt(_out16_7_T_21) @[ALU.scala 617:42]
                                        out16[7] <= _out16_7_T_22 @[ALU.scala 617:26]
                                        node io_V_out_lo_lo_lo_22 = asUInt(out16[0]) @[Cat.scala 30:58]
                                        node io_V_out_lo_lo_hi_22 = asUInt(out16[1]) @[Cat.scala 30:58]
                                        node io_V_out_lo_lo_34 = cat(io_V_out_lo_lo_hi_22, io_V_out_lo_lo_lo_22) @[Cat.scala 30:58]
                                        node io_V_out_lo_hi_lo_22 = asUInt(out16[2]) @[Cat.scala 30:58]
                                        node io_V_out_lo_hi_hi_22 = asUInt(out16[3]) @[Cat.scala 30:58]
                                        node io_V_out_lo_hi_34 = cat(io_V_out_lo_hi_hi_22, io_V_out_lo_hi_lo_22) @[Cat.scala 30:58]
                                        node io_V_out_lo_46 = cat(io_V_out_lo_hi_34, io_V_out_lo_lo_34) @[Cat.scala 30:58]
                                        node io_V_out_hi_lo_lo_22 = asUInt(out16[4]) @[Cat.scala 30:58]
                                        node io_V_out_hi_lo_hi_22 = asUInt(out16[5]) @[Cat.scala 30:58]
                                        node io_V_out_hi_lo_34 = cat(io_V_out_hi_lo_hi_22, io_V_out_hi_lo_lo_22) @[Cat.scala 30:58]
                                        node io_V_out_hi_hi_lo_22 = asUInt(out16[6]) @[Cat.scala 30:58]
                                        node io_V_out_hi_hi_hi_22 = asUInt(out16[7]) @[Cat.scala 30:58]
                                        node io_V_out_hi_hi_34 = cat(io_V_out_hi_hi_hi_22, io_V_out_hi_hi_lo_22) @[Cat.scala 30:58]
                                        node io_V_out_hi_46 = cat(io_V_out_hi_hi_34, io_V_out_hi_lo_34) @[Cat.scala 30:58]
                                        node _io_V_out_T_92 = cat(io_V_out_hi_46, io_V_out_lo_46) @[Cat.scala 30:58]
                                        node _io_V_out_T_93 = asSInt(_io_V_out_T_92) @[ALU.scala 619:111]
                                        io.V_out <= _io_V_out_T_93 @[ALU.scala 619:22]
                                        skip @[ALU.scala 614:46]
                                      else : @[ALU.scala 620:46]
                                        node _T_88 = eq(io.alu_sew, UInt<1>("h00")) @[ALU.scala 620:32]
                                        when _T_88 : @[ALU.scala 620:46]
                                          node _h_T_15 = bits(io.alu_imm, 7, 0) @[ALU.scala 621:32]
                                          node h_15 = asSInt(_h_T_15) @[ALU.scala 621:38]
                                          node _out8_0_T_21 = or(V_inB_8[0], h_15) @[ALU.scala 623:40]
                                          node _out8_0_T_22 = asSInt(_out8_0_T_21) @[ALU.scala 623:40]
                                          out8[0] <= _out8_0_T_22 @[ALU.scala 623:25]
                                          node _out8_1_T_21 = or(V_inB_8[1], h_15) @[ALU.scala 623:40]
                                          node _out8_1_T_22 = asSInt(_out8_1_T_21) @[ALU.scala 623:40]
                                          out8[1] <= _out8_1_T_22 @[ALU.scala 623:25]
                                          node _out8_2_T_21 = or(V_inB_8[2], h_15) @[ALU.scala 623:40]
                                          node _out8_2_T_22 = asSInt(_out8_2_T_21) @[ALU.scala 623:40]
                                          out8[2] <= _out8_2_T_22 @[ALU.scala 623:25]
                                          node _out8_3_T_21 = or(V_inB_8[3], h_15) @[ALU.scala 623:40]
                                          node _out8_3_T_22 = asSInt(_out8_3_T_21) @[ALU.scala 623:40]
                                          out8[3] <= _out8_3_T_22 @[ALU.scala 623:25]
                                          node _out8_4_T_21 = or(V_inB_8[4], h_15) @[ALU.scala 623:40]
                                          node _out8_4_T_22 = asSInt(_out8_4_T_21) @[ALU.scala 623:40]
                                          out8[4] <= _out8_4_T_22 @[ALU.scala 623:25]
                                          node _out8_5_T_21 = or(V_inB_8[5], h_15) @[ALU.scala 623:40]
                                          node _out8_5_T_22 = asSInt(_out8_5_T_21) @[ALU.scala 623:40]
                                          out8[5] <= _out8_5_T_22 @[ALU.scala 623:25]
                                          node _out8_6_T_21 = or(V_inB_8[6], h_15) @[ALU.scala 623:40]
                                          node _out8_6_T_22 = asSInt(_out8_6_T_21) @[ALU.scala 623:40]
                                          out8[6] <= _out8_6_T_22 @[ALU.scala 623:25]
                                          node _out8_7_T_21 = or(V_inB_8[7], h_15) @[ALU.scala 623:40]
                                          node _out8_7_T_22 = asSInt(_out8_7_T_21) @[ALU.scala 623:40]
                                          out8[7] <= _out8_7_T_22 @[ALU.scala 623:25]
                                          node _out8_8_T_21 = or(V_inB_8[8], h_15) @[ALU.scala 623:40]
                                          node _out8_8_T_22 = asSInt(_out8_8_T_21) @[ALU.scala 623:40]
                                          out8[8] <= _out8_8_T_22 @[ALU.scala 623:25]
                                          node _out8_9_T_21 = or(V_inB_8[9], h_15) @[ALU.scala 623:40]
                                          node _out8_9_T_22 = asSInt(_out8_9_T_21) @[ALU.scala 623:40]
                                          out8[9] <= _out8_9_T_22 @[ALU.scala 623:25]
                                          node _out8_10_T_21 = or(V_inB_8[10], h_15) @[ALU.scala 623:40]
                                          node _out8_10_T_22 = asSInt(_out8_10_T_21) @[ALU.scala 623:40]
                                          out8[10] <= _out8_10_T_22 @[ALU.scala 623:25]
                                          node _out8_11_T_21 = or(V_inB_8[11], h_15) @[ALU.scala 623:40]
                                          node _out8_11_T_22 = asSInt(_out8_11_T_21) @[ALU.scala 623:40]
                                          out8[11] <= _out8_11_T_22 @[ALU.scala 623:25]
                                          node _out8_12_T_21 = or(V_inB_8[12], h_15) @[ALU.scala 623:40]
                                          node _out8_12_T_22 = asSInt(_out8_12_T_21) @[ALU.scala 623:40]
                                          out8[12] <= _out8_12_T_22 @[ALU.scala 623:25]
                                          node _out8_13_T_21 = or(V_inB_8[13], h_15) @[ALU.scala 623:40]
                                          node _out8_13_T_22 = asSInt(_out8_13_T_21) @[ALU.scala 623:40]
                                          out8[13] <= _out8_13_T_22 @[ALU.scala 623:25]
                                          node _out8_14_T_21 = or(V_inB_8[14], h_15) @[ALU.scala 623:40]
                                          node _out8_14_T_22 = asSInt(_out8_14_T_21) @[ALU.scala 623:40]
                                          out8[14] <= _out8_14_T_22 @[ALU.scala 623:25]
                                          node _out8_15_T_21 = or(V_inB_8[15], h_15) @[ALU.scala 623:40]
                                          node _out8_15_T_22 = asSInt(_out8_15_T_21) @[ALU.scala 623:40]
                                          out8[15] <= _out8_15_T_22 @[ALU.scala 623:25]
                                          node io_V_out_lo_lo_lo_lo_11 = asUInt(out8[0]) @[Cat.scala 30:58]
                                          node io_V_out_lo_lo_lo_hi_11 = asUInt(out8[1]) @[Cat.scala 30:58]
                                          node io_V_out_lo_lo_lo_23 = cat(io_V_out_lo_lo_lo_hi_11, io_V_out_lo_lo_lo_lo_11) @[Cat.scala 30:58]
                                          node io_V_out_lo_lo_hi_lo_11 = asUInt(out8[2]) @[Cat.scala 30:58]
                                          node io_V_out_lo_lo_hi_hi_11 = asUInt(out8[3]) @[Cat.scala 30:58]
                                          node io_V_out_lo_lo_hi_23 = cat(io_V_out_lo_lo_hi_hi_11, io_V_out_lo_lo_hi_lo_11) @[Cat.scala 30:58]
                                          node io_V_out_lo_lo_35 = cat(io_V_out_lo_lo_hi_23, io_V_out_lo_lo_lo_23) @[Cat.scala 30:58]
                                          node io_V_out_lo_hi_lo_lo_11 = asUInt(out8[4]) @[Cat.scala 30:58]
                                          node io_V_out_lo_hi_lo_hi_11 = asUInt(out8[5]) @[Cat.scala 30:58]
                                          node io_V_out_lo_hi_lo_23 = cat(io_V_out_lo_hi_lo_hi_11, io_V_out_lo_hi_lo_lo_11) @[Cat.scala 30:58]
                                          node io_V_out_lo_hi_hi_lo_11 = asUInt(out8[6]) @[Cat.scala 30:58]
                                          node io_V_out_lo_hi_hi_hi_11 = asUInt(out8[7]) @[Cat.scala 30:58]
                                          node io_V_out_lo_hi_hi_23 = cat(io_V_out_lo_hi_hi_hi_11, io_V_out_lo_hi_hi_lo_11) @[Cat.scala 30:58]
                                          node io_V_out_lo_hi_35 = cat(io_V_out_lo_hi_hi_23, io_V_out_lo_hi_lo_23) @[Cat.scala 30:58]
                                          node io_V_out_lo_47 = cat(io_V_out_lo_hi_35, io_V_out_lo_lo_35) @[Cat.scala 30:58]
                                          node io_V_out_hi_lo_lo_lo_11 = asUInt(out8[8]) @[Cat.scala 30:58]
                                          node io_V_out_hi_lo_lo_hi_11 = asUInt(out8[9]) @[Cat.scala 30:58]
                                          node io_V_out_hi_lo_lo_23 = cat(io_V_out_hi_lo_lo_hi_11, io_V_out_hi_lo_lo_lo_11) @[Cat.scala 30:58]
                                          node io_V_out_hi_lo_hi_lo_11 = asUInt(out8[10]) @[Cat.scala 30:58]
                                          node io_V_out_hi_lo_hi_hi_11 = asUInt(out8[11]) @[Cat.scala 30:58]
                                          node io_V_out_hi_lo_hi_23 = cat(io_V_out_hi_lo_hi_hi_11, io_V_out_hi_lo_hi_lo_11) @[Cat.scala 30:58]
                                          node io_V_out_hi_lo_35 = cat(io_V_out_hi_lo_hi_23, io_V_out_hi_lo_lo_23) @[Cat.scala 30:58]
                                          node io_V_out_hi_hi_lo_lo_11 = asUInt(out8[12]) @[Cat.scala 30:58]
                                          node io_V_out_hi_hi_lo_hi_11 = asUInt(out8[13]) @[Cat.scala 30:58]
                                          node io_V_out_hi_hi_lo_23 = cat(io_V_out_hi_hi_lo_hi_11, io_V_out_hi_hi_lo_lo_11) @[Cat.scala 30:58]
                                          node io_V_out_hi_hi_hi_lo_11 = asUInt(out8[14]) @[Cat.scala 30:58]
                                          node io_V_out_hi_hi_hi_hi_11 = asUInt(out8[15]) @[Cat.scala 30:58]
                                          node io_V_out_hi_hi_hi_23 = cat(io_V_out_hi_hi_hi_hi_11, io_V_out_hi_hi_hi_lo_11) @[Cat.scala 30:58]
                                          node io_V_out_hi_hi_35 = cat(io_V_out_hi_hi_hi_23, io_V_out_hi_hi_lo_23) @[Cat.scala 30:58]
                                          node io_V_out_hi_47 = cat(io_V_out_hi_hi_35, io_V_out_hi_lo_35) @[Cat.scala 30:58]
                                          node _io_V_out_T_94 = cat(io_V_out_hi_47, io_V_out_lo_47) @[Cat.scala 30:58]
                                          node _io_V_out_T_95 = asSInt(_io_V_out_T_94) @[ALU.scala 625:181]
                                          io.V_out <= _io_V_out_T_95 @[ALU.scala 625:22]
                                          skip @[ALU.scala 620:46]
                                        else : @[ALU.scala 626:21]
                                          io.V_out <= asSInt(UInt<1>("h00")) @[ALU.scala 627:22]
                                          skip @[ALU.scala 626:21]
                                  skip @[ALU.scala 601:80]
                                else : @[ALU.scala 631:80]
                                  node _T_89 = eq(io.alu_Op, UInt<9>("h054")) @[ALU.scala 631:27]
                                  node _T_90 = eq(io.alu_lmul, UInt<1>("h00")) @[ALU.scala 631:66]
                                  node _T_91 = and(_T_89, _T_90) @[ALU.scala 631:51]
                                  when _T_91 : @[ALU.scala 631:80]
                                    node _T_92 = eq(io.alu_sew, UInt<2>("h03")) @[ALU.scala 632:26]
                                    when _T_92 : @[ALU.scala 632:40]
                                      node _out64_0_T_23 = or(V_inB_64[0], inA_64[0]) @[ALU.scala 634:42]
                                      node _out64_0_T_24 = asSInt(_out64_0_T_23) @[ALU.scala 634:42]
                                      out64[0] <= _out64_0_T_24 @[ALU.scala 634:26]
                                      node _out64_1_T_23 = or(V_inB_64[1], inA_64[1]) @[ALU.scala 634:42]
                                      node _out64_1_T_24 = asSInt(_out64_1_T_23) @[ALU.scala 634:42]
                                      out64[1] <= _out64_1_T_24 @[ALU.scala 634:26]
                                      node io_V_out_lo_48 = asUInt(out64[0]) @[Cat.scala 30:58]
                                      node io_V_out_hi_48 = asUInt(out64[1]) @[Cat.scala 30:58]
                                      node _io_V_out_T_96 = cat(io_V_out_hi_48, io_V_out_lo_48) @[Cat.scala 30:58]
                                      node _io_V_out_T_97 = asSInt(_io_V_out_T_96) @[ALU.scala 636:51]
                                      io.V_out <= _io_V_out_T_97 @[ALU.scala 636:22]
                                      skip @[ALU.scala 632:40]
                                    else : @[ALU.scala 637:46]
                                      node _T_93 = eq(io.alu_sew, UInt<2>("h02")) @[ALU.scala 637:32]
                                      when _T_93 : @[ALU.scala 637:46]
                                        node _out32_0_T_23 = or(V_inB_32[0], inA_32[0]) @[ALU.scala 639:42]
                                        node _out32_0_T_24 = asSInt(_out32_0_T_23) @[ALU.scala 639:42]
                                        out32[0] <= _out32_0_T_24 @[ALU.scala 639:26]
                                        node _out32_1_T_23 = or(V_inB_32[1], inA_32[1]) @[ALU.scala 639:42]
                                        node _out32_1_T_24 = asSInt(_out32_1_T_23) @[ALU.scala 639:42]
                                        out32[1] <= _out32_1_T_24 @[ALU.scala 639:26]
                                        node _out32_2_T_23 = or(V_inB_32[2], inA_32[2]) @[ALU.scala 639:42]
                                        node _out32_2_T_24 = asSInt(_out32_2_T_23) @[ALU.scala 639:42]
                                        out32[2] <= _out32_2_T_24 @[ALU.scala 639:26]
                                        node _out32_3_T_23 = or(V_inB_32[3], inA_32[3]) @[ALU.scala 639:42]
                                        node _out32_3_T_24 = asSInt(_out32_3_T_23) @[ALU.scala 639:42]
                                        out32[3] <= _out32_3_T_24 @[ALU.scala 639:26]
                                        node io_V_out_lo_lo_36 = asUInt(out32[0]) @[Cat.scala 30:58]
                                        node io_V_out_lo_hi_36 = asUInt(out32[1]) @[Cat.scala 30:58]
                                        node io_V_out_lo_49 = cat(io_V_out_lo_hi_36, io_V_out_lo_lo_36) @[Cat.scala 30:58]
                                        node io_V_out_hi_lo_36 = asUInt(out32[2]) @[Cat.scala 30:58]
                                        node io_V_out_hi_hi_36 = asUInt(out32[3]) @[Cat.scala 30:58]
                                        node io_V_out_hi_49 = cat(io_V_out_hi_hi_36, io_V_out_hi_lo_36) @[Cat.scala 30:58]
                                        node _io_V_out_T_98 = cat(io_V_out_hi_49, io_V_out_lo_49) @[Cat.scala 30:58]
                                        node _io_V_out_T_99 = asSInt(_io_V_out_T_98) @[ALU.scala 641:71]
                                        io.V_out <= _io_V_out_T_99 @[ALU.scala 641:22]
                                        skip @[ALU.scala 637:46]
                                      else : @[ALU.scala 642:46]
                                        node _T_94 = eq(io.alu_sew, UInt<1>("h01")) @[ALU.scala 642:32]
                                        when _T_94 : @[ALU.scala 642:46]
                                          node _out16_0_T_23 = or(V_inB_16[0], inA_16[0]) @[ALU.scala 644:42]
                                          node _out16_0_T_24 = asSInt(_out16_0_T_23) @[ALU.scala 644:42]
                                          out16[0] <= _out16_0_T_24 @[ALU.scala 644:26]
                                          node _out16_1_T_23 = or(V_inB_16[1], inA_16[1]) @[ALU.scala 644:42]
                                          node _out16_1_T_24 = asSInt(_out16_1_T_23) @[ALU.scala 644:42]
                                          out16[1] <= _out16_1_T_24 @[ALU.scala 644:26]
                                          node _out16_2_T_23 = or(V_inB_16[2], inA_16[2]) @[ALU.scala 644:42]
                                          node _out16_2_T_24 = asSInt(_out16_2_T_23) @[ALU.scala 644:42]
                                          out16[2] <= _out16_2_T_24 @[ALU.scala 644:26]
                                          node _out16_3_T_23 = or(V_inB_16[3], inA_16[3]) @[ALU.scala 644:42]
                                          node _out16_3_T_24 = asSInt(_out16_3_T_23) @[ALU.scala 644:42]
                                          out16[3] <= _out16_3_T_24 @[ALU.scala 644:26]
                                          node _out16_4_T_23 = or(V_inB_16[4], inA_16[4]) @[ALU.scala 644:42]
                                          node _out16_4_T_24 = asSInt(_out16_4_T_23) @[ALU.scala 644:42]
                                          out16[4] <= _out16_4_T_24 @[ALU.scala 644:26]
                                          node _out16_5_T_23 = or(V_inB_16[5], inA_16[5]) @[ALU.scala 644:42]
                                          node _out16_5_T_24 = asSInt(_out16_5_T_23) @[ALU.scala 644:42]
                                          out16[5] <= _out16_5_T_24 @[ALU.scala 644:26]
                                          node _out16_6_T_23 = or(V_inB_16[6], inA_16[6]) @[ALU.scala 644:42]
                                          node _out16_6_T_24 = asSInt(_out16_6_T_23) @[ALU.scala 644:42]
                                          out16[6] <= _out16_6_T_24 @[ALU.scala 644:26]
                                          node _out16_7_T_23 = or(V_inB_16[7], inA_16[7]) @[ALU.scala 644:42]
                                          node _out16_7_T_24 = asSInt(_out16_7_T_23) @[ALU.scala 644:42]
                                          out16[7] <= _out16_7_T_24 @[ALU.scala 644:26]
                                          node io_V_out_lo_lo_lo_24 = asUInt(out16[0]) @[Cat.scala 30:58]
                                          node io_V_out_lo_lo_hi_24 = asUInt(out16[1]) @[Cat.scala 30:58]
                                          node io_V_out_lo_lo_37 = cat(io_V_out_lo_lo_hi_24, io_V_out_lo_lo_lo_24) @[Cat.scala 30:58]
                                          node io_V_out_lo_hi_lo_24 = asUInt(out16[2]) @[Cat.scala 30:58]
                                          node io_V_out_lo_hi_hi_24 = asUInt(out16[3]) @[Cat.scala 30:58]
                                          node io_V_out_lo_hi_37 = cat(io_V_out_lo_hi_hi_24, io_V_out_lo_hi_lo_24) @[Cat.scala 30:58]
                                          node io_V_out_lo_50 = cat(io_V_out_lo_hi_37, io_V_out_lo_lo_37) @[Cat.scala 30:58]
                                          node io_V_out_hi_lo_lo_24 = asUInt(out16[4]) @[Cat.scala 30:58]
                                          node io_V_out_hi_lo_hi_24 = asUInt(out16[5]) @[Cat.scala 30:58]
                                          node io_V_out_hi_lo_37 = cat(io_V_out_hi_lo_hi_24, io_V_out_hi_lo_lo_24) @[Cat.scala 30:58]
                                          node io_V_out_hi_hi_lo_24 = asUInt(out16[6]) @[Cat.scala 30:58]
                                          node io_V_out_hi_hi_hi_24 = asUInt(out16[7]) @[Cat.scala 30:58]
                                          node io_V_out_hi_hi_37 = cat(io_V_out_hi_hi_hi_24, io_V_out_hi_hi_lo_24) @[Cat.scala 30:58]
                                          node io_V_out_hi_50 = cat(io_V_out_hi_hi_37, io_V_out_hi_lo_37) @[Cat.scala 30:58]
                                          node _io_V_out_T_100 = cat(io_V_out_hi_50, io_V_out_lo_50) @[Cat.scala 30:58]
                                          node _io_V_out_T_101 = asSInt(_io_V_out_T_100) @[ALU.scala 646:111]
                                          io.V_out <= _io_V_out_T_101 @[ALU.scala 646:22]
                                          skip @[ALU.scala 642:46]
                                        else : @[ALU.scala 647:46]
                                          node _T_95 = eq(io.alu_sew, UInt<1>("h00")) @[ALU.scala 647:32]
                                          when _T_95 : @[ALU.scala 647:46]
                                            node _out8_0_T_23 = or(V_inB_8[0], inA_8[0]) @[ALU.scala 649:40]
                                            node _out8_0_T_24 = asSInt(_out8_0_T_23) @[ALU.scala 649:40]
                                            out8[0] <= _out8_0_T_24 @[ALU.scala 649:25]
                                            node _out8_1_T_23 = or(V_inB_8[1], inA_8[1]) @[ALU.scala 649:40]
                                            node _out8_1_T_24 = asSInt(_out8_1_T_23) @[ALU.scala 649:40]
                                            out8[1] <= _out8_1_T_24 @[ALU.scala 649:25]
                                            node _out8_2_T_23 = or(V_inB_8[2], inA_8[2]) @[ALU.scala 649:40]
                                            node _out8_2_T_24 = asSInt(_out8_2_T_23) @[ALU.scala 649:40]
                                            out8[2] <= _out8_2_T_24 @[ALU.scala 649:25]
                                            node _out8_3_T_23 = or(V_inB_8[3], inA_8[3]) @[ALU.scala 649:40]
                                            node _out8_3_T_24 = asSInt(_out8_3_T_23) @[ALU.scala 649:40]
                                            out8[3] <= _out8_3_T_24 @[ALU.scala 649:25]
                                            node _out8_4_T_23 = or(V_inB_8[4], inA_8[4]) @[ALU.scala 649:40]
                                            node _out8_4_T_24 = asSInt(_out8_4_T_23) @[ALU.scala 649:40]
                                            out8[4] <= _out8_4_T_24 @[ALU.scala 649:25]
                                            node _out8_5_T_23 = or(V_inB_8[5], inA_8[5]) @[ALU.scala 649:40]
                                            node _out8_5_T_24 = asSInt(_out8_5_T_23) @[ALU.scala 649:40]
                                            out8[5] <= _out8_5_T_24 @[ALU.scala 649:25]
                                            node _out8_6_T_23 = or(V_inB_8[6], inA_8[6]) @[ALU.scala 649:40]
                                            node _out8_6_T_24 = asSInt(_out8_6_T_23) @[ALU.scala 649:40]
                                            out8[6] <= _out8_6_T_24 @[ALU.scala 649:25]
                                            node _out8_7_T_23 = or(V_inB_8[7], inA_8[7]) @[ALU.scala 649:40]
                                            node _out8_7_T_24 = asSInt(_out8_7_T_23) @[ALU.scala 649:40]
                                            out8[7] <= _out8_7_T_24 @[ALU.scala 649:25]
                                            node _out8_8_T_23 = or(V_inB_8[8], inA_8[8]) @[ALU.scala 649:40]
                                            node _out8_8_T_24 = asSInt(_out8_8_T_23) @[ALU.scala 649:40]
                                            out8[8] <= _out8_8_T_24 @[ALU.scala 649:25]
                                            node _out8_9_T_23 = or(V_inB_8[9], inA_8[9]) @[ALU.scala 649:40]
                                            node _out8_9_T_24 = asSInt(_out8_9_T_23) @[ALU.scala 649:40]
                                            out8[9] <= _out8_9_T_24 @[ALU.scala 649:25]
                                            node _out8_10_T_23 = or(V_inB_8[10], inA_8[10]) @[ALU.scala 649:40]
                                            node _out8_10_T_24 = asSInt(_out8_10_T_23) @[ALU.scala 649:40]
                                            out8[10] <= _out8_10_T_24 @[ALU.scala 649:25]
                                            node _out8_11_T_23 = or(V_inB_8[11], inA_8[11]) @[ALU.scala 649:40]
                                            node _out8_11_T_24 = asSInt(_out8_11_T_23) @[ALU.scala 649:40]
                                            out8[11] <= _out8_11_T_24 @[ALU.scala 649:25]
                                            node _out8_12_T_23 = or(V_inB_8[12], inA_8[12]) @[ALU.scala 649:40]
                                            node _out8_12_T_24 = asSInt(_out8_12_T_23) @[ALU.scala 649:40]
                                            out8[12] <= _out8_12_T_24 @[ALU.scala 649:25]
                                            node _out8_13_T_23 = or(V_inB_8[13], inA_8[13]) @[ALU.scala 649:40]
                                            node _out8_13_T_24 = asSInt(_out8_13_T_23) @[ALU.scala 649:40]
                                            out8[13] <= _out8_13_T_24 @[ALU.scala 649:25]
                                            node _out8_14_T_23 = or(V_inB_8[14], inA_8[14]) @[ALU.scala 649:40]
                                            node _out8_14_T_24 = asSInt(_out8_14_T_23) @[ALU.scala 649:40]
                                            out8[14] <= _out8_14_T_24 @[ALU.scala 649:25]
                                            node _out8_15_T_23 = or(V_inB_8[15], inA_8[15]) @[ALU.scala 649:40]
                                            node _out8_15_T_24 = asSInt(_out8_15_T_23) @[ALU.scala 649:40]
                                            out8[15] <= _out8_15_T_24 @[ALU.scala 649:25]
                                            node io_V_out_lo_lo_lo_lo_12 = asUInt(out8[0]) @[Cat.scala 30:58]
                                            node io_V_out_lo_lo_lo_hi_12 = asUInt(out8[1]) @[Cat.scala 30:58]
                                            node io_V_out_lo_lo_lo_25 = cat(io_V_out_lo_lo_lo_hi_12, io_V_out_lo_lo_lo_lo_12) @[Cat.scala 30:58]
                                            node io_V_out_lo_lo_hi_lo_12 = asUInt(out8[2]) @[Cat.scala 30:58]
                                            node io_V_out_lo_lo_hi_hi_12 = asUInt(out8[3]) @[Cat.scala 30:58]
                                            node io_V_out_lo_lo_hi_25 = cat(io_V_out_lo_lo_hi_hi_12, io_V_out_lo_lo_hi_lo_12) @[Cat.scala 30:58]
                                            node io_V_out_lo_lo_38 = cat(io_V_out_lo_lo_hi_25, io_V_out_lo_lo_lo_25) @[Cat.scala 30:58]
                                            node io_V_out_lo_hi_lo_lo_12 = asUInt(out8[4]) @[Cat.scala 30:58]
                                            node io_V_out_lo_hi_lo_hi_12 = asUInt(out8[5]) @[Cat.scala 30:58]
                                            node io_V_out_lo_hi_lo_25 = cat(io_V_out_lo_hi_lo_hi_12, io_V_out_lo_hi_lo_lo_12) @[Cat.scala 30:58]
                                            node io_V_out_lo_hi_hi_lo_12 = asUInt(out8[6]) @[Cat.scala 30:58]
                                            node io_V_out_lo_hi_hi_hi_12 = asUInt(out8[7]) @[Cat.scala 30:58]
                                            node io_V_out_lo_hi_hi_25 = cat(io_V_out_lo_hi_hi_hi_12, io_V_out_lo_hi_hi_lo_12) @[Cat.scala 30:58]
                                            node io_V_out_lo_hi_38 = cat(io_V_out_lo_hi_hi_25, io_V_out_lo_hi_lo_25) @[Cat.scala 30:58]
                                            node io_V_out_lo_51 = cat(io_V_out_lo_hi_38, io_V_out_lo_lo_38) @[Cat.scala 30:58]
                                            node io_V_out_hi_lo_lo_lo_12 = asUInt(out8[8]) @[Cat.scala 30:58]
                                            node io_V_out_hi_lo_lo_hi_12 = asUInt(out8[9]) @[Cat.scala 30:58]
                                            node io_V_out_hi_lo_lo_25 = cat(io_V_out_hi_lo_lo_hi_12, io_V_out_hi_lo_lo_lo_12) @[Cat.scala 30:58]
                                            node io_V_out_hi_lo_hi_lo_12 = asUInt(out8[10]) @[Cat.scala 30:58]
                                            node io_V_out_hi_lo_hi_hi_12 = asUInt(out8[11]) @[Cat.scala 30:58]
                                            node io_V_out_hi_lo_hi_25 = cat(io_V_out_hi_lo_hi_hi_12, io_V_out_hi_lo_hi_lo_12) @[Cat.scala 30:58]
                                            node io_V_out_hi_lo_38 = cat(io_V_out_hi_lo_hi_25, io_V_out_hi_lo_lo_25) @[Cat.scala 30:58]
                                            node io_V_out_hi_hi_lo_lo_12 = asUInt(out8[12]) @[Cat.scala 30:58]
                                            node io_V_out_hi_hi_lo_hi_12 = asUInt(out8[13]) @[Cat.scala 30:58]
                                            node io_V_out_hi_hi_lo_25 = cat(io_V_out_hi_hi_lo_hi_12, io_V_out_hi_hi_lo_lo_12) @[Cat.scala 30:58]
                                            node io_V_out_hi_hi_hi_lo_12 = asUInt(out8[14]) @[Cat.scala 30:58]
                                            node io_V_out_hi_hi_hi_hi_12 = asUInt(out8[15]) @[Cat.scala 30:58]
                                            node io_V_out_hi_hi_hi_25 = cat(io_V_out_hi_hi_hi_hi_12, io_V_out_hi_hi_hi_lo_12) @[Cat.scala 30:58]
                                            node io_V_out_hi_hi_38 = cat(io_V_out_hi_hi_hi_25, io_V_out_hi_hi_lo_25) @[Cat.scala 30:58]
                                            node io_V_out_hi_51 = cat(io_V_out_hi_hi_38, io_V_out_hi_lo_38) @[Cat.scala 30:58]
                                            node _io_V_out_T_102 = cat(io_V_out_hi_51, io_V_out_lo_51) @[Cat.scala 30:58]
                                            node _io_V_out_T_103 = asSInt(_io_V_out_T_102) @[ALU.scala 651:181]
                                            io.V_out <= _io_V_out_T_103 @[ALU.scala 651:22]
                                            skip @[ALU.scala 647:46]
                                          else : @[ALU.scala 652:21]
                                            io.V_out <= asSInt(UInt<1>("h00")) @[ALU.scala 653:22]
                                            skip @[ALU.scala 652:21]
                                    skip @[ALU.scala 631:80]
                                  else : @[ALU.scala 657:80]
                                    node _T_96 = eq(io.alu_Op, UInt<9>("h050")) @[ALU.scala 657:27]
                                    node _T_97 = eq(io.alu_lmul, UInt<1>("h00")) @[ALU.scala 657:66]
                                    node _T_98 = and(_T_96, _T_97) @[ALU.scala 657:51]
                                    when _T_98 : @[ALU.scala 657:80]
                                      node _T_99 = eq(io.alu_sew, UInt<2>("h03")) @[ALU.scala 658:26]
                                      when _T_99 : @[ALU.scala 658:40]
                                        node _out64_0_T_25 = or(V_inA_64[0], V_inB_64[0]) @[ALU.scala 660:42]
                                        node _out64_0_T_26 = asSInt(_out64_0_T_25) @[ALU.scala 660:42]
                                        out64[0] <= _out64_0_T_26 @[ALU.scala 660:26]
                                        node _out64_1_T_25 = or(V_inA_64[1], V_inB_64[1]) @[ALU.scala 660:42]
                                        node _out64_1_T_26 = asSInt(_out64_1_T_25) @[ALU.scala 660:42]
                                        out64[1] <= _out64_1_T_26 @[ALU.scala 660:26]
                                        node io_V_out_lo_52 = asUInt(out64[0]) @[Cat.scala 30:58]
                                        node io_V_out_hi_52 = asUInt(out64[1]) @[Cat.scala 30:58]
                                        node _io_V_out_T_104 = cat(io_V_out_hi_52, io_V_out_lo_52) @[Cat.scala 30:58]
                                        node _io_V_out_T_105 = asSInt(_io_V_out_T_104) @[ALU.scala 662:51]
                                        io.V_out <= _io_V_out_T_105 @[ALU.scala 662:22]
                                        skip @[ALU.scala 658:40]
                                      else : @[ALU.scala 663:46]
                                        node _T_100 = eq(io.alu_sew, UInt<2>("h02")) @[ALU.scala 663:32]
                                        when _T_100 : @[ALU.scala 663:46]
                                          node _out32_0_T_25 = or(V_inA_32[0], V_inB_32[0]) @[ALU.scala 665:42]
                                          node _out32_0_T_26 = asSInt(_out32_0_T_25) @[ALU.scala 665:42]
                                          out32[0] <= _out32_0_T_26 @[ALU.scala 665:26]
                                          node _out32_1_T_25 = or(V_inA_32[1], V_inB_32[1]) @[ALU.scala 665:42]
                                          node _out32_1_T_26 = asSInt(_out32_1_T_25) @[ALU.scala 665:42]
                                          out32[1] <= _out32_1_T_26 @[ALU.scala 665:26]
                                          node _out32_2_T_25 = or(V_inA_32[2], V_inB_32[2]) @[ALU.scala 665:42]
                                          node _out32_2_T_26 = asSInt(_out32_2_T_25) @[ALU.scala 665:42]
                                          out32[2] <= _out32_2_T_26 @[ALU.scala 665:26]
                                          node _out32_3_T_25 = or(V_inA_32[3], V_inB_32[3]) @[ALU.scala 665:42]
                                          node _out32_3_T_26 = asSInt(_out32_3_T_25) @[ALU.scala 665:42]
                                          out32[3] <= _out32_3_T_26 @[ALU.scala 665:26]
                                          node io_V_out_lo_lo_39 = asUInt(out32[0]) @[Cat.scala 30:58]
                                          node io_V_out_lo_hi_39 = asUInt(out32[1]) @[Cat.scala 30:58]
                                          node io_V_out_lo_53 = cat(io_V_out_lo_hi_39, io_V_out_lo_lo_39) @[Cat.scala 30:58]
                                          node io_V_out_hi_lo_39 = asUInt(out32[2]) @[Cat.scala 30:58]
                                          node io_V_out_hi_hi_39 = asUInt(out32[3]) @[Cat.scala 30:58]
                                          node io_V_out_hi_53 = cat(io_V_out_hi_hi_39, io_V_out_hi_lo_39) @[Cat.scala 30:58]
                                          node _io_V_out_T_106 = cat(io_V_out_hi_53, io_V_out_lo_53) @[Cat.scala 30:58]
                                          node _io_V_out_T_107 = asSInt(_io_V_out_T_106) @[ALU.scala 667:71]
                                          io.V_out <= _io_V_out_T_107 @[ALU.scala 667:22]
                                          skip @[ALU.scala 663:46]
                                        else : @[ALU.scala 668:46]
                                          node _T_101 = eq(io.alu_sew, UInt<1>("h01")) @[ALU.scala 668:32]
                                          when _T_101 : @[ALU.scala 668:46]
                                            node _out16_0_T_25 = or(V_inA_16[0], V_inB_16[0]) @[ALU.scala 670:42]
                                            node _out16_0_T_26 = asSInt(_out16_0_T_25) @[ALU.scala 670:42]
                                            out16[0] <= _out16_0_T_26 @[ALU.scala 670:26]
                                            node _out16_1_T_25 = or(V_inA_16[1], V_inB_16[1]) @[ALU.scala 670:42]
                                            node _out16_1_T_26 = asSInt(_out16_1_T_25) @[ALU.scala 670:42]
                                            out16[1] <= _out16_1_T_26 @[ALU.scala 670:26]
                                            node _out16_2_T_25 = or(V_inA_16[2], V_inB_16[2]) @[ALU.scala 670:42]
                                            node _out16_2_T_26 = asSInt(_out16_2_T_25) @[ALU.scala 670:42]
                                            out16[2] <= _out16_2_T_26 @[ALU.scala 670:26]
                                            node _out16_3_T_25 = or(V_inA_16[3], V_inB_16[3]) @[ALU.scala 670:42]
                                            node _out16_3_T_26 = asSInt(_out16_3_T_25) @[ALU.scala 670:42]
                                            out16[3] <= _out16_3_T_26 @[ALU.scala 670:26]
                                            node _out16_4_T_25 = or(V_inA_16[4], V_inB_16[4]) @[ALU.scala 670:42]
                                            node _out16_4_T_26 = asSInt(_out16_4_T_25) @[ALU.scala 670:42]
                                            out16[4] <= _out16_4_T_26 @[ALU.scala 670:26]
                                            node _out16_5_T_25 = or(V_inA_16[5], V_inB_16[5]) @[ALU.scala 670:42]
                                            node _out16_5_T_26 = asSInt(_out16_5_T_25) @[ALU.scala 670:42]
                                            out16[5] <= _out16_5_T_26 @[ALU.scala 670:26]
                                            node _out16_6_T_25 = or(V_inA_16[6], V_inB_16[6]) @[ALU.scala 670:42]
                                            node _out16_6_T_26 = asSInt(_out16_6_T_25) @[ALU.scala 670:42]
                                            out16[6] <= _out16_6_T_26 @[ALU.scala 670:26]
                                            node _out16_7_T_25 = or(V_inA_16[7], V_inB_16[7]) @[ALU.scala 670:42]
                                            node _out16_7_T_26 = asSInt(_out16_7_T_25) @[ALU.scala 670:42]
                                            out16[7] <= _out16_7_T_26 @[ALU.scala 670:26]
                                            node io_V_out_lo_lo_lo_26 = asUInt(out16[0]) @[Cat.scala 30:58]
                                            node io_V_out_lo_lo_hi_26 = asUInt(out16[1]) @[Cat.scala 30:58]
                                            node io_V_out_lo_lo_40 = cat(io_V_out_lo_lo_hi_26, io_V_out_lo_lo_lo_26) @[Cat.scala 30:58]
                                            node io_V_out_lo_hi_lo_26 = asUInt(out16[2]) @[Cat.scala 30:58]
                                            node io_V_out_lo_hi_hi_26 = asUInt(out16[3]) @[Cat.scala 30:58]
                                            node io_V_out_lo_hi_40 = cat(io_V_out_lo_hi_hi_26, io_V_out_lo_hi_lo_26) @[Cat.scala 30:58]
                                            node io_V_out_lo_54 = cat(io_V_out_lo_hi_40, io_V_out_lo_lo_40) @[Cat.scala 30:58]
                                            node io_V_out_hi_lo_lo_26 = asUInt(out16[4]) @[Cat.scala 30:58]
                                            node io_V_out_hi_lo_hi_26 = asUInt(out16[5]) @[Cat.scala 30:58]
                                            node io_V_out_hi_lo_40 = cat(io_V_out_hi_lo_hi_26, io_V_out_hi_lo_lo_26) @[Cat.scala 30:58]
                                            node io_V_out_hi_hi_lo_26 = asUInt(out16[6]) @[Cat.scala 30:58]
                                            node io_V_out_hi_hi_hi_26 = asUInt(out16[7]) @[Cat.scala 30:58]
                                            node io_V_out_hi_hi_40 = cat(io_V_out_hi_hi_hi_26, io_V_out_hi_hi_lo_26) @[Cat.scala 30:58]
                                            node io_V_out_hi_54 = cat(io_V_out_hi_hi_40, io_V_out_hi_lo_40) @[Cat.scala 30:58]
                                            node _io_V_out_T_108 = cat(io_V_out_hi_54, io_V_out_lo_54) @[Cat.scala 30:58]
                                            node _io_V_out_T_109 = asSInt(_io_V_out_T_108) @[ALU.scala 672:111]
                                            io.V_out <= _io_V_out_T_109 @[ALU.scala 672:22]
                                            skip @[ALU.scala 668:46]
                                          else : @[ALU.scala 673:46]
                                            node _T_102 = eq(io.alu_sew, UInt<1>("h00")) @[ALU.scala 673:32]
                                            when _T_102 : @[ALU.scala 673:46]
                                              node _out8_0_T_25 = or(V_inA_8[0], V_inB_8[0]) @[ALU.scala 675:40]
                                              node _out8_0_T_26 = asSInt(_out8_0_T_25) @[ALU.scala 675:40]
                                              out8[0] <= _out8_0_T_26 @[ALU.scala 675:25]
                                              node _out8_1_T_25 = or(V_inA_8[1], V_inB_8[1]) @[ALU.scala 675:40]
                                              node _out8_1_T_26 = asSInt(_out8_1_T_25) @[ALU.scala 675:40]
                                              out8[1] <= _out8_1_T_26 @[ALU.scala 675:25]
                                              node _out8_2_T_25 = or(V_inA_8[2], V_inB_8[2]) @[ALU.scala 675:40]
                                              node _out8_2_T_26 = asSInt(_out8_2_T_25) @[ALU.scala 675:40]
                                              out8[2] <= _out8_2_T_26 @[ALU.scala 675:25]
                                              node _out8_3_T_25 = or(V_inA_8[3], V_inB_8[3]) @[ALU.scala 675:40]
                                              node _out8_3_T_26 = asSInt(_out8_3_T_25) @[ALU.scala 675:40]
                                              out8[3] <= _out8_3_T_26 @[ALU.scala 675:25]
                                              node _out8_4_T_25 = or(V_inA_8[4], V_inB_8[4]) @[ALU.scala 675:40]
                                              node _out8_4_T_26 = asSInt(_out8_4_T_25) @[ALU.scala 675:40]
                                              out8[4] <= _out8_4_T_26 @[ALU.scala 675:25]
                                              node _out8_5_T_25 = or(V_inA_8[5], V_inB_8[5]) @[ALU.scala 675:40]
                                              node _out8_5_T_26 = asSInt(_out8_5_T_25) @[ALU.scala 675:40]
                                              out8[5] <= _out8_5_T_26 @[ALU.scala 675:25]
                                              node _out8_6_T_25 = or(V_inA_8[6], V_inB_8[6]) @[ALU.scala 675:40]
                                              node _out8_6_T_26 = asSInt(_out8_6_T_25) @[ALU.scala 675:40]
                                              out8[6] <= _out8_6_T_26 @[ALU.scala 675:25]
                                              node _out8_7_T_25 = or(V_inA_8[7], V_inB_8[7]) @[ALU.scala 675:40]
                                              node _out8_7_T_26 = asSInt(_out8_7_T_25) @[ALU.scala 675:40]
                                              out8[7] <= _out8_7_T_26 @[ALU.scala 675:25]
                                              node _out8_8_T_25 = or(V_inA_8[8], V_inB_8[8]) @[ALU.scala 675:40]
                                              node _out8_8_T_26 = asSInt(_out8_8_T_25) @[ALU.scala 675:40]
                                              out8[8] <= _out8_8_T_26 @[ALU.scala 675:25]
                                              node _out8_9_T_25 = or(V_inA_8[9], V_inB_8[9]) @[ALU.scala 675:40]
                                              node _out8_9_T_26 = asSInt(_out8_9_T_25) @[ALU.scala 675:40]
                                              out8[9] <= _out8_9_T_26 @[ALU.scala 675:25]
                                              node _out8_10_T_25 = or(V_inA_8[10], V_inB_8[10]) @[ALU.scala 675:40]
                                              node _out8_10_T_26 = asSInt(_out8_10_T_25) @[ALU.scala 675:40]
                                              out8[10] <= _out8_10_T_26 @[ALU.scala 675:25]
                                              node _out8_11_T_25 = or(V_inA_8[11], V_inB_8[11]) @[ALU.scala 675:40]
                                              node _out8_11_T_26 = asSInt(_out8_11_T_25) @[ALU.scala 675:40]
                                              out8[11] <= _out8_11_T_26 @[ALU.scala 675:25]
                                              node _out8_12_T_25 = or(V_inA_8[12], V_inB_8[12]) @[ALU.scala 675:40]
                                              node _out8_12_T_26 = asSInt(_out8_12_T_25) @[ALU.scala 675:40]
                                              out8[12] <= _out8_12_T_26 @[ALU.scala 675:25]
                                              node _out8_13_T_25 = or(V_inA_8[13], V_inB_8[13]) @[ALU.scala 675:40]
                                              node _out8_13_T_26 = asSInt(_out8_13_T_25) @[ALU.scala 675:40]
                                              out8[13] <= _out8_13_T_26 @[ALU.scala 675:25]
                                              node _out8_14_T_25 = or(V_inA_8[14], V_inB_8[14]) @[ALU.scala 675:40]
                                              node _out8_14_T_26 = asSInt(_out8_14_T_25) @[ALU.scala 675:40]
                                              out8[14] <= _out8_14_T_26 @[ALU.scala 675:25]
                                              node _out8_15_T_25 = or(V_inA_8[15], V_inB_8[15]) @[ALU.scala 675:40]
                                              node _out8_15_T_26 = asSInt(_out8_15_T_25) @[ALU.scala 675:40]
                                              out8[15] <= _out8_15_T_26 @[ALU.scala 675:25]
                                              node io_V_out_lo_lo_lo_lo_13 = asUInt(out8[0]) @[Cat.scala 30:58]
                                              node io_V_out_lo_lo_lo_hi_13 = asUInt(out8[1]) @[Cat.scala 30:58]
                                              node io_V_out_lo_lo_lo_27 = cat(io_V_out_lo_lo_lo_hi_13, io_V_out_lo_lo_lo_lo_13) @[Cat.scala 30:58]
                                              node io_V_out_lo_lo_hi_lo_13 = asUInt(out8[2]) @[Cat.scala 30:58]
                                              node io_V_out_lo_lo_hi_hi_13 = asUInt(out8[3]) @[Cat.scala 30:58]
                                              node io_V_out_lo_lo_hi_27 = cat(io_V_out_lo_lo_hi_hi_13, io_V_out_lo_lo_hi_lo_13) @[Cat.scala 30:58]
                                              node io_V_out_lo_lo_41 = cat(io_V_out_lo_lo_hi_27, io_V_out_lo_lo_lo_27) @[Cat.scala 30:58]
                                              node io_V_out_lo_hi_lo_lo_13 = asUInt(out8[4]) @[Cat.scala 30:58]
                                              node io_V_out_lo_hi_lo_hi_13 = asUInt(out8[5]) @[Cat.scala 30:58]
                                              node io_V_out_lo_hi_lo_27 = cat(io_V_out_lo_hi_lo_hi_13, io_V_out_lo_hi_lo_lo_13) @[Cat.scala 30:58]
                                              node io_V_out_lo_hi_hi_lo_13 = asUInt(out8[6]) @[Cat.scala 30:58]
                                              node io_V_out_lo_hi_hi_hi_13 = asUInt(out8[7]) @[Cat.scala 30:58]
                                              node io_V_out_lo_hi_hi_27 = cat(io_V_out_lo_hi_hi_hi_13, io_V_out_lo_hi_hi_lo_13) @[Cat.scala 30:58]
                                              node io_V_out_lo_hi_41 = cat(io_V_out_lo_hi_hi_27, io_V_out_lo_hi_lo_27) @[Cat.scala 30:58]
                                              node io_V_out_lo_55 = cat(io_V_out_lo_hi_41, io_V_out_lo_lo_41) @[Cat.scala 30:58]
                                              node io_V_out_hi_lo_lo_lo_13 = asUInt(out8[8]) @[Cat.scala 30:58]
                                              node io_V_out_hi_lo_lo_hi_13 = asUInt(out8[9]) @[Cat.scala 30:58]
                                              node io_V_out_hi_lo_lo_27 = cat(io_V_out_hi_lo_lo_hi_13, io_V_out_hi_lo_lo_lo_13) @[Cat.scala 30:58]
                                              node io_V_out_hi_lo_hi_lo_13 = asUInt(out8[10]) @[Cat.scala 30:58]
                                              node io_V_out_hi_lo_hi_hi_13 = asUInt(out8[11]) @[Cat.scala 30:58]
                                              node io_V_out_hi_lo_hi_27 = cat(io_V_out_hi_lo_hi_hi_13, io_V_out_hi_lo_hi_lo_13) @[Cat.scala 30:58]
                                              node io_V_out_hi_lo_41 = cat(io_V_out_hi_lo_hi_27, io_V_out_hi_lo_lo_27) @[Cat.scala 30:58]
                                              node io_V_out_hi_hi_lo_lo_13 = asUInt(out8[12]) @[Cat.scala 30:58]
                                              node io_V_out_hi_hi_lo_hi_13 = asUInt(out8[13]) @[Cat.scala 30:58]
                                              node io_V_out_hi_hi_lo_27 = cat(io_V_out_hi_hi_lo_hi_13, io_V_out_hi_hi_lo_lo_13) @[Cat.scala 30:58]
                                              node io_V_out_hi_hi_hi_lo_13 = asUInt(out8[14]) @[Cat.scala 30:58]
                                              node io_V_out_hi_hi_hi_hi_13 = asUInt(out8[15]) @[Cat.scala 30:58]
                                              node io_V_out_hi_hi_hi_27 = cat(io_V_out_hi_hi_hi_hi_13, io_V_out_hi_hi_hi_lo_13) @[Cat.scala 30:58]
                                              node io_V_out_hi_hi_41 = cat(io_V_out_hi_hi_hi_27, io_V_out_hi_hi_lo_27) @[Cat.scala 30:58]
                                              node io_V_out_hi_55 = cat(io_V_out_hi_hi_41, io_V_out_hi_lo_41) @[Cat.scala 30:58]
                                              node _io_V_out_T_110 = cat(io_V_out_hi_55, io_V_out_lo_55) @[Cat.scala 30:58]
                                              node _io_V_out_T_111 = asSInt(_io_V_out_T_110) @[ALU.scala 677:181]
                                              io.V_out <= _io_V_out_T_111 @[ALU.scala 677:22]
                                              skip @[ALU.scala 673:46]
                                            else : @[ALU.scala 678:21]
                                              io.V_out <= asSInt(UInt<1>("h00")) @[ALU.scala 679:22]
                                              skip @[ALU.scala 678:21]
                                      skip @[ALU.scala 657:80]
                                    else : @[ALU.scala 684:81]
                                      node _T_103 = eq(io.alu_Op, UInt<9>("h05b")) @[ALU.scala 684:27]
                                      node _T_104 = eq(io.alu_lmul, UInt<1>("h00")) @[ALU.scala 684:67]
                                      node _T_105 = and(_T_103, _T_104) @[ALU.scala 684:52]
                                      when _T_105 : @[ALU.scala 684:81]
                                        node _T_106 = eq(io.alu_sew, UInt<2>("h03")) @[ALU.scala 685:26]
                                        when _T_106 : @[ALU.scala 685:40]
                                          node _h_T_16 = bits(io.alu_imm, 63, 0) @[ALU.scala 686:32]
                                          node h_16 = asSInt(_h_T_16) @[ALU.scala 686:39]
                                          node _out64_0_T_27 = xor(V_inB_64[0], h_16) @[ALU.scala 688:42]
                                          node _out64_0_T_28 = asSInt(_out64_0_T_27) @[ALU.scala 688:42]
                                          out64[0] <= _out64_0_T_28 @[ALU.scala 688:26]
                                          node _out64_1_T_27 = xor(V_inB_64[1], h_16) @[ALU.scala 688:42]
                                          node _out64_1_T_28 = asSInt(_out64_1_T_27) @[ALU.scala 688:42]
                                          out64[1] <= _out64_1_T_28 @[ALU.scala 688:26]
                                          node io_V_out_lo_56 = asUInt(out64[0]) @[Cat.scala 30:58]
                                          node io_V_out_hi_56 = asUInt(out64[1]) @[Cat.scala 30:58]
                                          node _io_V_out_T_112 = cat(io_V_out_hi_56, io_V_out_lo_56) @[Cat.scala 30:58]
                                          node _io_V_out_T_113 = asSInt(_io_V_out_T_112) @[ALU.scala 690:51]
                                          io.V_out <= _io_V_out_T_113 @[ALU.scala 690:22]
                                          skip @[ALU.scala 685:40]
                                        else : @[ALU.scala 691:46]
                                          node _T_107 = eq(io.alu_sew, UInt<2>("h02")) @[ALU.scala 691:32]
                                          when _T_107 : @[ALU.scala 691:46]
                                            node _h_T_17 = bits(io.alu_imm, 31, 0) @[ALU.scala 692:32]
                                            node h_17 = asSInt(_h_T_17) @[ALU.scala 692:39]
                                            node _out32_0_T_27 = xor(V_inB_32[0], h_17) @[ALU.scala 694:42]
                                            node _out32_0_T_28 = asSInt(_out32_0_T_27) @[ALU.scala 694:42]
                                            out32[0] <= _out32_0_T_28 @[ALU.scala 694:26]
                                            node _out32_1_T_27 = xor(V_inB_32[1], h_17) @[ALU.scala 694:42]
                                            node _out32_1_T_28 = asSInt(_out32_1_T_27) @[ALU.scala 694:42]
                                            out32[1] <= _out32_1_T_28 @[ALU.scala 694:26]
                                            node _out32_2_T_27 = xor(V_inB_32[2], h_17) @[ALU.scala 694:42]
                                            node _out32_2_T_28 = asSInt(_out32_2_T_27) @[ALU.scala 694:42]
                                            out32[2] <= _out32_2_T_28 @[ALU.scala 694:26]
                                            node _out32_3_T_27 = xor(V_inB_32[3], h_17) @[ALU.scala 694:42]
                                            node _out32_3_T_28 = asSInt(_out32_3_T_27) @[ALU.scala 694:42]
                                            out32[3] <= _out32_3_T_28 @[ALU.scala 694:26]
                                            node io_V_out_lo_lo_42 = asUInt(out32[0]) @[Cat.scala 30:58]
                                            node io_V_out_lo_hi_42 = asUInt(out32[1]) @[Cat.scala 30:58]
                                            node io_V_out_lo_57 = cat(io_V_out_lo_hi_42, io_V_out_lo_lo_42) @[Cat.scala 30:58]
                                            node io_V_out_hi_lo_42 = asUInt(out32[2]) @[Cat.scala 30:58]
                                            node io_V_out_hi_hi_42 = asUInt(out32[3]) @[Cat.scala 30:58]
                                            node io_V_out_hi_57 = cat(io_V_out_hi_hi_42, io_V_out_hi_lo_42) @[Cat.scala 30:58]
                                            node _io_V_out_T_114 = cat(io_V_out_hi_57, io_V_out_lo_57) @[Cat.scala 30:58]
                                            node _io_V_out_T_115 = asSInt(_io_V_out_T_114) @[ALU.scala 696:71]
                                            io.V_out <= _io_V_out_T_115 @[ALU.scala 696:22]
                                            skip @[ALU.scala 691:46]
                                          else : @[ALU.scala 697:46]
                                            node _T_108 = eq(io.alu_sew, UInt<1>("h01")) @[ALU.scala 697:32]
                                            when _T_108 : @[ALU.scala 697:46]
                                              node _h_T_18 = bits(io.alu_imm, 15, 0) @[ALU.scala 698:32]
                                              node h_18 = asSInt(_h_T_18) @[ALU.scala 698:39]
                                              node _out16_0_T_27 = xor(V_inB_16[0], h_18) @[ALU.scala 700:42]
                                              node _out16_0_T_28 = asSInt(_out16_0_T_27) @[ALU.scala 700:42]
                                              out16[0] <= _out16_0_T_28 @[ALU.scala 700:26]
                                              node _out16_1_T_27 = xor(V_inB_16[1], h_18) @[ALU.scala 700:42]
                                              node _out16_1_T_28 = asSInt(_out16_1_T_27) @[ALU.scala 700:42]
                                              out16[1] <= _out16_1_T_28 @[ALU.scala 700:26]
                                              node _out16_2_T_27 = xor(V_inB_16[2], h_18) @[ALU.scala 700:42]
                                              node _out16_2_T_28 = asSInt(_out16_2_T_27) @[ALU.scala 700:42]
                                              out16[2] <= _out16_2_T_28 @[ALU.scala 700:26]
                                              node _out16_3_T_27 = xor(V_inB_16[3], h_18) @[ALU.scala 700:42]
                                              node _out16_3_T_28 = asSInt(_out16_3_T_27) @[ALU.scala 700:42]
                                              out16[3] <= _out16_3_T_28 @[ALU.scala 700:26]
                                              node _out16_4_T_27 = xor(V_inB_16[4], h_18) @[ALU.scala 700:42]
                                              node _out16_4_T_28 = asSInt(_out16_4_T_27) @[ALU.scala 700:42]
                                              out16[4] <= _out16_4_T_28 @[ALU.scala 700:26]
                                              node _out16_5_T_27 = xor(V_inB_16[5], h_18) @[ALU.scala 700:42]
                                              node _out16_5_T_28 = asSInt(_out16_5_T_27) @[ALU.scala 700:42]
                                              out16[5] <= _out16_5_T_28 @[ALU.scala 700:26]
                                              node _out16_6_T_27 = xor(V_inB_16[6], h_18) @[ALU.scala 700:42]
                                              node _out16_6_T_28 = asSInt(_out16_6_T_27) @[ALU.scala 700:42]
                                              out16[6] <= _out16_6_T_28 @[ALU.scala 700:26]
                                              node _out16_7_T_27 = xor(V_inB_16[7], h_18) @[ALU.scala 700:42]
                                              node _out16_7_T_28 = asSInt(_out16_7_T_27) @[ALU.scala 700:42]
                                              out16[7] <= _out16_7_T_28 @[ALU.scala 700:26]
                                              node io_V_out_lo_lo_lo_28 = asUInt(out16[0]) @[Cat.scala 30:58]
                                              node io_V_out_lo_lo_hi_28 = asUInt(out16[1]) @[Cat.scala 30:58]
                                              node io_V_out_lo_lo_43 = cat(io_V_out_lo_lo_hi_28, io_V_out_lo_lo_lo_28) @[Cat.scala 30:58]
                                              node io_V_out_lo_hi_lo_28 = asUInt(out16[2]) @[Cat.scala 30:58]
                                              node io_V_out_lo_hi_hi_28 = asUInt(out16[3]) @[Cat.scala 30:58]
                                              node io_V_out_lo_hi_43 = cat(io_V_out_lo_hi_hi_28, io_V_out_lo_hi_lo_28) @[Cat.scala 30:58]
                                              node io_V_out_lo_58 = cat(io_V_out_lo_hi_43, io_V_out_lo_lo_43) @[Cat.scala 30:58]
                                              node io_V_out_hi_lo_lo_28 = asUInt(out16[4]) @[Cat.scala 30:58]
                                              node io_V_out_hi_lo_hi_28 = asUInt(out16[5]) @[Cat.scala 30:58]
                                              node io_V_out_hi_lo_43 = cat(io_V_out_hi_lo_hi_28, io_V_out_hi_lo_lo_28) @[Cat.scala 30:58]
                                              node io_V_out_hi_hi_lo_28 = asUInt(out16[6]) @[Cat.scala 30:58]
                                              node io_V_out_hi_hi_hi_28 = asUInt(out16[7]) @[Cat.scala 30:58]
                                              node io_V_out_hi_hi_43 = cat(io_V_out_hi_hi_hi_28, io_V_out_hi_hi_lo_28) @[Cat.scala 30:58]
                                              node io_V_out_hi_58 = cat(io_V_out_hi_hi_43, io_V_out_hi_lo_43) @[Cat.scala 30:58]
                                              node _io_V_out_T_116 = cat(io_V_out_hi_58, io_V_out_lo_58) @[Cat.scala 30:58]
                                              node _io_V_out_T_117 = asSInt(_io_V_out_T_116) @[ALU.scala 702:111]
                                              io.V_out <= _io_V_out_T_117 @[ALU.scala 702:22]
                                              skip @[ALU.scala 697:46]
                                            else : @[ALU.scala 703:46]
                                              node _T_109 = eq(io.alu_sew, UInt<1>("h00")) @[ALU.scala 703:32]
                                              when _T_109 : @[ALU.scala 703:46]
                                                node _h_T_19 = bits(io.alu_imm, 7, 0) @[ALU.scala 704:32]
                                                node h_19 = asSInt(_h_T_19) @[ALU.scala 704:38]
                                                node _out8_0_T_27 = xor(V_inB_8[0], h_19) @[ALU.scala 706:40]
                                                node _out8_0_T_28 = asSInt(_out8_0_T_27) @[ALU.scala 706:40]
                                                out8[0] <= _out8_0_T_28 @[ALU.scala 706:25]
                                                node _out8_1_T_27 = xor(V_inB_8[1], h_19) @[ALU.scala 706:40]
                                                node _out8_1_T_28 = asSInt(_out8_1_T_27) @[ALU.scala 706:40]
                                                out8[1] <= _out8_1_T_28 @[ALU.scala 706:25]
                                                node _out8_2_T_27 = xor(V_inB_8[2], h_19) @[ALU.scala 706:40]
                                                node _out8_2_T_28 = asSInt(_out8_2_T_27) @[ALU.scala 706:40]
                                                out8[2] <= _out8_2_T_28 @[ALU.scala 706:25]
                                                node _out8_3_T_27 = xor(V_inB_8[3], h_19) @[ALU.scala 706:40]
                                                node _out8_3_T_28 = asSInt(_out8_3_T_27) @[ALU.scala 706:40]
                                                out8[3] <= _out8_3_T_28 @[ALU.scala 706:25]
                                                node _out8_4_T_27 = xor(V_inB_8[4], h_19) @[ALU.scala 706:40]
                                                node _out8_4_T_28 = asSInt(_out8_4_T_27) @[ALU.scala 706:40]
                                                out8[4] <= _out8_4_T_28 @[ALU.scala 706:25]
                                                node _out8_5_T_27 = xor(V_inB_8[5], h_19) @[ALU.scala 706:40]
                                                node _out8_5_T_28 = asSInt(_out8_5_T_27) @[ALU.scala 706:40]
                                                out8[5] <= _out8_5_T_28 @[ALU.scala 706:25]
                                                node _out8_6_T_27 = xor(V_inB_8[6], h_19) @[ALU.scala 706:40]
                                                node _out8_6_T_28 = asSInt(_out8_6_T_27) @[ALU.scala 706:40]
                                                out8[6] <= _out8_6_T_28 @[ALU.scala 706:25]
                                                node _out8_7_T_27 = xor(V_inB_8[7], h_19) @[ALU.scala 706:40]
                                                node _out8_7_T_28 = asSInt(_out8_7_T_27) @[ALU.scala 706:40]
                                                out8[7] <= _out8_7_T_28 @[ALU.scala 706:25]
                                                node _out8_8_T_27 = xor(V_inB_8[8], h_19) @[ALU.scala 706:40]
                                                node _out8_8_T_28 = asSInt(_out8_8_T_27) @[ALU.scala 706:40]
                                                out8[8] <= _out8_8_T_28 @[ALU.scala 706:25]
                                                node _out8_9_T_27 = xor(V_inB_8[9], h_19) @[ALU.scala 706:40]
                                                node _out8_9_T_28 = asSInt(_out8_9_T_27) @[ALU.scala 706:40]
                                                out8[9] <= _out8_9_T_28 @[ALU.scala 706:25]
                                                node _out8_10_T_27 = xor(V_inB_8[10], h_19) @[ALU.scala 706:40]
                                                node _out8_10_T_28 = asSInt(_out8_10_T_27) @[ALU.scala 706:40]
                                                out8[10] <= _out8_10_T_28 @[ALU.scala 706:25]
                                                node _out8_11_T_27 = xor(V_inB_8[11], h_19) @[ALU.scala 706:40]
                                                node _out8_11_T_28 = asSInt(_out8_11_T_27) @[ALU.scala 706:40]
                                                out8[11] <= _out8_11_T_28 @[ALU.scala 706:25]
                                                node _out8_12_T_27 = xor(V_inB_8[12], h_19) @[ALU.scala 706:40]
                                                node _out8_12_T_28 = asSInt(_out8_12_T_27) @[ALU.scala 706:40]
                                                out8[12] <= _out8_12_T_28 @[ALU.scala 706:25]
                                                node _out8_13_T_27 = xor(V_inB_8[13], h_19) @[ALU.scala 706:40]
                                                node _out8_13_T_28 = asSInt(_out8_13_T_27) @[ALU.scala 706:40]
                                                out8[13] <= _out8_13_T_28 @[ALU.scala 706:25]
                                                node _out8_14_T_27 = xor(V_inB_8[14], h_19) @[ALU.scala 706:40]
                                                node _out8_14_T_28 = asSInt(_out8_14_T_27) @[ALU.scala 706:40]
                                                out8[14] <= _out8_14_T_28 @[ALU.scala 706:25]
                                                node _out8_15_T_27 = xor(V_inB_8[15], h_19) @[ALU.scala 706:40]
                                                node _out8_15_T_28 = asSInt(_out8_15_T_27) @[ALU.scala 706:40]
                                                out8[15] <= _out8_15_T_28 @[ALU.scala 706:25]
                                                node io_V_out_lo_lo_lo_lo_14 = asUInt(out8[0]) @[Cat.scala 30:58]
                                                node io_V_out_lo_lo_lo_hi_14 = asUInt(out8[1]) @[Cat.scala 30:58]
                                                node io_V_out_lo_lo_lo_29 = cat(io_V_out_lo_lo_lo_hi_14, io_V_out_lo_lo_lo_lo_14) @[Cat.scala 30:58]
                                                node io_V_out_lo_lo_hi_lo_14 = asUInt(out8[2]) @[Cat.scala 30:58]
                                                node io_V_out_lo_lo_hi_hi_14 = asUInt(out8[3]) @[Cat.scala 30:58]
                                                node io_V_out_lo_lo_hi_29 = cat(io_V_out_lo_lo_hi_hi_14, io_V_out_lo_lo_hi_lo_14) @[Cat.scala 30:58]
                                                node io_V_out_lo_lo_44 = cat(io_V_out_lo_lo_hi_29, io_V_out_lo_lo_lo_29) @[Cat.scala 30:58]
                                                node io_V_out_lo_hi_lo_lo_14 = asUInt(out8[4]) @[Cat.scala 30:58]
                                                node io_V_out_lo_hi_lo_hi_14 = asUInt(out8[5]) @[Cat.scala 30:58]
                                                node io_V_out_lo_hi_lo_29 = cat(io_V_out_lo_hi_lo_hi_14, io_V_out_lo_hi_lo_lo_14) @[Cat.scala 30:58]
                                                node io_V_out_lo_hi_hi_lo_14 = asUInt(out8[6]) @[Cat.scala 30:58]
                                                node io_V_out_lo_hi_hi_hi_14 = asUInt(out8[7]) @[Cat.scala 30:58]
                                                node io_V_out_lo_hi_hi_29 = cat(io_V_out_lo_hi_hi_hi_14, io_V_out_lo_hi_hi_lo_14) @[Cat.scala 30:58]
                                                node io_V_out_lo_hi_44 = cat(io_V_out_lo_hi_hi_29, io_V_out_lo_hi_lo_29) @[Cat.scala 30:58]
                                                node io_V_out_lo_59 = cat(io_V_out_lo_hi_44, io_V_out_lo_lo_44) @[Cat.scala 30:58]
                                                node io_V_out_hi_lo_lo_lo_14 = asUInt(out8[8]) @[Cat.scala 30:58]
                                                node io_V_out_hi_lo_lo_hi_14 = asUInt(out8[9]) @[Cat.scala 30:58]
                                                node io_V_out_hi_lo_lo_29 = cat(io_V_out_hi_lo_lo_hi_14, io_V_out_hi_lo_lo_lo_14) @[Cat.scala 30:58]
                                                node io_V_out_hi_lo_hi_lo_14 = asUInt(out8[10]) @[Cat.scala 30:58]
                                                node io_V_out_hi_lo_hi_hi_14 = asUInt(out8[11]) @[Cat.scala 30:58]
                                                node io_V_out_hi_lo_hi_29 = cat(io_V_out_hi_lo_hi_hi_14, io_V_out_hi_lo_hi_lo_14) @[Cat.scala 30:58]
                                                node io_V_out_hi_lo_44 = cat(io_V_out_hi_lo_hi_29, io_V_out_hi_lo_lo_29) @[Cat.scala 30:58]
                                                node io_V_out_hi_hi_lo_lo_14 = asUInt(out8[12]) @[Cat.scala 30:58]
                                                node io_V_out_hi_hi_lo_hi_14 = asUInt(out8[13]) @[Cat.scala 30:58]
                                                node io_V_out_hi_hi_lo_29 = cat(io_V_out_hi_hi_lo_hi_14, io_V_out_hi_hi_lo_lo_14) @[Cat.scala 30:58]
                                                node io_V_out_hi_hi_hi_lo_14 = asUInt(out8[14]) @[Cat.scala 30:58]
                                                node io_V_out_hi_hi_hi_hi_14 = asUInt(out8[15]) @[Cat.scala 30:58]
                                                node io_V_out_hi_hi_hi_29 = cat(io_V_out_hi_hi_hi_hi_14, io_V_out_hi_hi_hi_lo_14) @[Cat.scala 30:58]
                                                node io_V_out_hi_hi_44 = cat(io_V_out_hi_hi_hi_29, io_V_out_hi_hi_lo_29) @[Cat.scala 30:58]
                                                node io_V_out_hi_59 = cat(io_V_out_hi_hi_44, io_V_out_hi_lo_44) @[Cat.scala 30:58]
                                                node _io_V_out_T_118 = cat(io_V_out_hi_59, io_V_out_lo_59) @[Cat.scala 30:58]
                                                node _io_V_out_T_119 = asSInt(_io_V_out_T_118) @[ALU.scala 708:181]
                                                io.V_out <= _io_V_out_T_119 @[ALU.scala 708:22]
                                                skip @[ALU.scala 703:46]
                                              else : @[ALU.scala 709:21]
                                                io.V_out <= asSInt(UInt<1>("h00")) @[ALU.scala 710:22]
                                                skip @[ALU.scala 709:21]
                                        skip @[ALU.scala 684:81]
                                      else : @[ALU.scala 714:81]
                                        node _T_110 = eq(io.alu_Op, UInt<9>("h05c")) @[ALU.scala 714:27]
                                        node _T_111 = eq(io.alu_lmul, UInt<1>("h00")) @[ALU.scala 714:67]
                                        node _T_112 = and(_T_110, _T_111) @[ALU.scala 714:52]
                                        when _T_112 : @[ALU.scala 714:81]
                                          node _T_113 = eq(io.alu_sew, UInt<2>("h03")) @[ALU.scala 715:26]
                                          when _T_113 : @[ALU.scala 715:40]
                                            node _out64_0_T_29 = xor(V_inB_64[0], inA_64[0]) @[ALU.scala 717:42]
                                            node _out64_0_T_30 = asSInt(_out64_0_T_29) @[ALU.scala 717:42]
                                            out64[0] <= _out64_0_T_30 @[ALU.scala 717:26]
                                            node _out64_1_T_29 = xor(V_inB_64[1], inA_64[1]) @[ALU.scala 717:42]
                                            node _out64_1_T_30 = asSInt(_out64_1_T_29) @[ALU.scala 717:42]
                                            out64[1] <= _out64_1_T_30 @[ALU.scala 717:26]
                                            node io_V_out_lo_60 = asUInt(out64[0]) @[Cat.scala 30:58]
                                            node io_V_out_hi_60 = asUInt(out64[1]) @[Cat.scala 30:58]
                                            node _io_V_out_T_120 = cat(io_V_out_hi_60, io_V_out_lo_60) @[Cat.scala 30:58]
                                            node _io_V_out_T_121 = asSInt(_io_V_out_T_120) @[ALU.scala 719:51]
                                            io.V_out <= _io_V_out_T_121 @[ALU.scala 719:22]
                                            skip @[ALU.scala 715:40]
                                          else : @[ALU.scala 720:46]
                                            node _T_114 = eq(io.alu_sew, UInt<2>("h02")) @[ALU.scala 720:32]
                                            when _T_114 : @[ALU.scala 720:46]
                                              node _out32_0_T_29 = xor(V_inB_32[0], inA_32[0]) @[ALU.scala 722:42]
                                              node _out32_0_T_30 = asSInt(_out32_0_T_29) @[ALU.scala 722:42]
                                              out32[0] <= _out32_0_T_30 @[ALU.scala 722:26]
                                              node _out32_1_T_29 = xor(V_inB_32[1], inA_32[1]) @[ALU.scala 722:42]
                                              node _out32_1_T_30 = asSInt(_out32_1_T_29) @[ALU.scala 722:42]
                                              out32[1] <= _out32_1_T_30 @[ALU.scala 722:26]
                                              node _out32_2_T_29 = xor(V_inB_32[2], inA_32[2]) @[ALU.scala 722:42]
                                              node _out32_2_T_30 = asSInt(_out32_2_T_29) @[ALU.scala 722:42]
                                              out32[2] <= _out32_2_T_30 @[ALU.scala 722:26]
                                              node _out32_3_T_29 = xor(V_inB_32[3], inA_32[3]) @[ALU.scala 722:42]
                                              node _out32_3_T_30 = asSInt(_out32_3_T_29) @[ALU.scala 722:42]
                                              out32[3] <= _out32_3_T_30 @[ALU.scala 722:26]
                                              node io_V_out_lo_lo_45 = asUInt(out32[0]) @[Cat.scala 30:58]
                                              node io_V_out_lo_hi_45 = asUInt(out32[1]) @[Cat.scala 30:58]
                                              node io_V_out_lo_61 = cat(io_V_out_lo_hi_45, io_V_out_lo_lo_45) @[Cat.scala 30:58]
                                              node io_V_out_hi_lo_45 = asUInt(out32[2]) @[Cat.scala 30:58]
                                              node io_V_out_hi_hi_45 = asUInt(out32[3]) @[Cat.scala 30:58]
                                              node io_V_out_hi_61 = cat(io_V_out_hi_hi_45, io_V_out_hi_lo_45) @[Cat.scala 30:58]
                                              node _io_V_out_T_122 = cat(io_V_out_hi_61, io_V_out_lo_61) @[Cat.scala 30:58]
                                              node _io_V_out_T_123 = asSInt(_io_V_out_T_122) @[ALU.scala 724:71]
                                              io.V_out <= _io_V_out_T_123 @[ALU.scala 724:22]
                                              skip @[ALU.scala 720:46]
                                            else : @[ALU.scala 725:46]
                                              node _T_115 = eq(io.alu_sew, UInt<1>("h01")) @[ALU.scala 725:32]
                                              when _T_115 : @[ALU.scala 725:46]
                                                node _out16_0_T_29 = xor(V_inB_16[0], inA_16[0]) @[ALU.scala 727:42]
                                                node _out16_0_T_30 = asSInt(_out16_0_T_29) @[ALU.scala 727:42]
                                                out16[0] <= _out16_0_T_30 @[ALU.scala 727:26]
                                                node _out16_1_T_29 = xor(V_inB_16[1], inA_16[1]) @[ALU.scala 727:42]
                                                node _out16_1_T_30 = asSInt(_out16_1_T_29) @[ALU.scala 727:42]
                                                out16[1] <= _out16_1_T_30 @[ALU.scala 727:26]
                                                node _out16_2_T_29 = xor(V_inB_16[2], inA_16[2]) @[ALU.scala 727:42]
                                                node _out16_2_T_30 = asSInt(_out16_2_T_29) @[ALU.scala 727:42]
                                                out16[2] <= _out16_2_T_30 @[ALU.scala 727:26]
                                                node _out16_3_T_29 = xor(V_inB_16[3], inA_16[3]) @[ALU.scala 727:42]
                                                node _out16_3_T_30 = asSInt(_out16_3_T_29) @[ALU.scala 727:42]
                                                out16[3] <= _out16_3_T_30 @[ALU.scala 727:26]
                                                node _out16_4_T_29 = xor(V_inB_16[4], inA_16[4]) @[ALU.scala 727:42]
                                                node _out16_4_T_30 = asSInt(_out16_4_T_29) @[ALU.scala 727:42]
                                                out16[4] <= _out16_4_T_30 @[ALU.scala 727:26]
                                                node _out16_5_T_29 = xor(V_inB_16[5], inA_16[5]) @[ALU.scala 727:42]
                                                node _out16_5_T_30 = asSInt(_out16_5_T_29) @[ALU.scala 727:42]
                                                out16[5] <= _out16_5_T_30 @[ALU.scala 727:26]
                                                node _out16_6_T_29 = xor(V_inB_16[6], inA_16[6]) @[ALU.scala 727:42]
                                                node _out16_6_T_30 = asSInt(_out16_6_T_29) @[ALU.scala 727:42]
                                                out16[6] <= _out16_6_T_30 @[ALU.scala 727:26]
                                                node _out16_7_T_29 = xor(V_inB_16[7], inA_16[7]) @[ALU.scala 727:42]
                                                node _out16_7_T_30 = asSInt(_out16_7_T_29) @[ALU.scala 727:42]
                                                out16[7] <= _out16_7_T_30 @[ALU.scala 727:26]
                                                node io_V_out_lo_lo_lo_30 = asUInt(out16[0]) @[Cat.scala 30:58]
                                                node io_V_out_lo_lo_hi_30 = asUInt(out16[1]) @[Cat.scala 30:58]
                                                node io_V_out_lo_lo_46 = cat(io_V_out_lo_lo_hi_30, io_V_out_lo_lo_lo_30) @[Cat.scala 30:58]
                                                node io_V_out_lo_hi_lo_30 = asUInt(out16[2]) @[Cat.scala 30:58]
                                                node io_V_out_lo_hi_hi_30 = asUInt(out16[3]) @[Cat.scala 30:58]
                                                node io_V_out_lo_hi_46 = cat(io_V_out_lo_hi_hi_30, io_V_out_lo_hi_lo_30) @[Cat.scala 30:58]
                                                node io_V_out_lo_62 = cat(io_V_out_lo_hi_46, io_V_out_lo_lo_46) @[Cat.scala 30:58]
                                                node io_V_out_hi_lo_lo_30 = asUInt(out16[4]) @[Cat.scala 30:58]
                                                node io_V_out_hi_lo_hi_30 = asUInt(out16[5]) @[Cat.scala 30:58]
                                                node io_V_out_hi_lo_46 = cat(io_V_out_hi_lo_hi_30, io_V_out_hi_lo_lo_30) @[Cat.scala 30:58]
                                                node io_V_out_hi_hi_lo_30 = asUInt(out16[6]) @[Cat.scala 30:58]
                                                node io_V_out_hi_hi_hi_30 = asUInt(out16[7]) @[Cat.scala 30:58]
                                                node io_V_out_hi_hi_46 = cat(io_V_out_hi_hi_hi_30, io_V_out_hi_hi_lo_30) @[Cat.scala 30:58]
                                                node io_V_out_hi_62 = cat(io_V_out_hi_hi_46, io_V_out_hi_lo_46) @[Cat.scala 30:58]
                                                node _io_V_out_T_124 = cat(io_V_out_hi_62, io_V_out_lo_62) @[Cat.scala 30:58]
                                                node _io_V_out_T_125 = asSInt(_io_V_out_T_124) @[ALU.scala 729:111]
                                                io.V_out <= _io_V_out_T_125 @[ALU.scala 729:22]
                                                skip @[ALU.scala 725:46]
                                              else : @[ALU.scala 730:46]
                                                node _T_116 = eq(io.alu_sew, UInt<1>("h00")) @[ALU.scala 730:32]
                                                when _T_116 : @[ALU.scala 730:46]
                                                  node _out8_0_T_29 = xor(V_inB_8[0], inA_8[0]) @[ALU.scala 732:40]
                                                  node _out8_0_T_30 = asSInt(_out8_0_T_29) @[ALU.scala 732:40]
                                                  out8[0] <= _out8_0_T_30 @[ALU.scala 732:25]
                                                  node _out8_1_T_29 = xor(V_inB_8[1], inA_8[1]) @[ALU.scala 732:40]
                                                  node _out8_1_T_30 = asSInt(_out8_1_T_29) @[ALU.scala 732:40]
                                                  out8[1] <= _out8_1_T_30 @[ALU.scala 732:25]
                                                  node _out8_2_T_29 = xor(V_inB_8[2], inA_8[2]) @[ALU.scala 732:40]
                                                  node _out8_2_T_30 = asSInt(_out8_2_T_29) @[ALU.scala 732:40]
                                                  out8[2] <= _out8_2_T_30 @[ALU.scala 732:25]
                                                  node _out8_3_T_29 = xor(V_inB_8[3], inA_8[3]) @[ALU.scala 732:40]
                                                  node _out8_3_T_30 = asSInt(_out8_3_T_29) @[ALU.scala 732:40]
                                                  out8[3] <= _out8_3_T_30 @[ALU.scala 732:25]
                                                  node _out8_4_T_29 = xor(V_inB_8[4], inA_8[4]) @[ALU.scala 732:40]
                                                  node _out8_4_T_30 = asSInt(_out8_4_T_29) @[ALU.scala 732:40]
                                                  out8[4] <= _out8_4_T_30 @[ALU.scala 732:25]
                                                  node _out8_5_T_29 = xor(V_inB_8[5], inA_8[5]) @[ALU.scala 732:40]
                                                  node _out8_5_T_30 = asSInt(_out8_5_T_29) @[ALU.scala 732:40]
                                                  out8[5] <= _out8_5_T_30 @[ALU.scala 732:25]
                                                  node _out8_6_T_29 = xor(V_inB_8[6], inA_8[6]) @[ALU.scala 732:40]
                                                  node _out8_6_T_30 = asSInt(_out8_6_T_29) @[ALU.scala 732:40]
                                                  out8[6] <= _out8_6_T_30 @[ALU.scala 732:25]
                                                  node _out8_7_T_29 = xor(V_inB_8[7], inA_8[7]) @[ALU.scala 732:40]
                                                  node _out8_7_T_30 = asSInt(_out8_7_T_29) @[ALU.scala 732:40]
                                                  out8[7] <= _out8_7_T_30 @[ALU.scala 732:25]
                                                  node _out8_8_T_29 = xor(V_inB_8[8], inA_8[8]) @[ALU.scala 732:40]
                                                  node _out8_8_T_30 = asSInt(_out8_8_T_29) @[ALU.scala 732:40]
                                                  out8[8] <= _out8_8_T_30 @[ALU.scala 732:25]
                                                  node _out8_9_T_29 = xor(V_inB_8[9], inA_8[9]) @[ALU.scala 732:40]
                                                  node _out8_9_T_30 = asSInt(_out8_9_T_29) @[ALU.scala 732:40]
                                                  out8[9] <= _out8_9_T_30 @[ALU.scala 732:25]
                                                  node _out8_10_T_29 = xor(V_inB_8[10], inA_8[10]) @[ALU.scala 732:40]
                                                  node _out8_10_T_30 = asSInt(_out8_10_T_29) @[ALU.scala 732:40]
                                                  out8[10] <= _out8_10_T_30 @[ALU.scala 732:25]
                                                  node _out8_11_T_29 = xor(V_inB_8[11], inA_8[11]) @[ALU.scala 732:40]
                                                  node _out8_11_T_30 = asSInt(_out8_11_T_29) @[ALU.scala 732:40]
                                                  out8[11] <= _out8_11_T_30 @[ALU.scala 732:25]
                                                  node _out8_12_T_29 = xor(V_inB_8[12], inA_8[12]) @[ALU.scala 732:40]
                                                  node _out8_12_T_30 = asSInt(_out8_12_T_29) @[ALU.scala 732:40]
                                                  out8[12] <= _out8_12_T_30 @[ALU.scala 732:25]
                                                  node _out8_13_T_29 = xor(V_inB_8[13], inA_8[13]) @[ALU.scala 732:40]
                                                  node _out8_13_T_30 = asSInt(_out8_13_T_29) @[ALU.scala 732:40]
                                                  out8[13] <= _out8_13_T_30 @[ALU.scala 732:25]
                                                  node _out8_14_T_29 = xor(V_inB_8[14], inA_8[14]) @[ALU.scala 732:40]
                                                  node _out8_14_T_30 = asSInt(_out8_14_T_29) @[ALU.scala 732:40]
                                                  out8[14] <= _out8_14_T_30 @[ALU.scala 732:25]
                                                  node _out8_15_T_29 = xor(V_inB_8[15], inA_8[15]) @[ALU.scala 732:40]
                                                  node _out8_15_T_30 = asSInt(_out8_15_T_29) @[ALU.scala 732:40]
                                                  out8[15] <= _out8_15_T_30 @[ALU.scala 732:25]
                                                  node io_V_out_lo_lo_lo_lo_15 = asUInt(out8[0]) @[Cat.scala 30:58]
                                                  node io_V_out_lo_lo_lo_hi_15 = asUInt(out8[1]) @[Cat.scala 30:58]
                                                  node io_V_out_lo_lo_lo_31 = cat(io_V_out_lo_lo_lo_hi_15, io_V_out_lo_lo_lo_lo_15) @[Cat.scala 30:58]
                                                  node io_V_out_lo_lo_hi_lo_15 = asUInt(out8[2]) @[Cat.scala 30:58]
                                                  node io_V_out_lo_lo_hi_hi_15 = asUInt(out8[3]) @[Cat.scala 30:58]
                                                  node io_V_out_lo_lo_hi_31 = cat(io_V_out_lo_lo_hi_hi_15, io_V_out_lo_lo_hi_lo_15) @[Cat.scala 30:58]
                                                  node io_V_out_lo_lo_47 = cat(io_V_out_lo_lo_hi_31, io_V_out_lo_lo_lo_31) @[Cat.scala 30:58]
                                                  node io_V_out_lo_hi_lo_lo_15 = asUInt(out8[4]) @[Cat.scala 30:58]
                                                  node io_V_out_lo_hi_lo_hi_15 = asUInt(out8[5]) @[Cat.scala 30:58]
                                                  node io_V_out_lo_hi_lo_31 = cat(io_V_out_lo_hi_lo_hi_15, io_V_out_lo_hi_lo_lo_15) @[Cat.scala 30:58]
                                                  node io_V_out_lo_hi_hi_lo_15 = asUInt(out8[6]) @[Cat.scala 30:58]
                                                  node io_V_out_lo_hi_hi_hi_15 = asUInt(out8[7]) @[Cat.scala 30:58]
                                                  node io_V_out_lo_hi_hi_31 = cat(io_V_out_lo_hi_hi_hi_15, io_V_out_lo_hi_hi_lo_15) @[Cat.scala 30:58]
                                                  node io_V_out_lo_hi_47 = cat(io_V_out_lo_hi_hi_31, io_V_out_lo_hi_lo_31) @[Cat.scala 30:58]
                                                  node io_V_out_lo_63 = cat(io_V_out_lo_hi_47, io_V_out_lo_lo_47) @[Cat.scala 30:58]
                                                  node io_V_out_hi_lo_lo_lo_15 = asUInt(out8[8]) @[Cat.scala 30:58]
                                                  node io_V_out_hi_lo_lo_hi_15 = asUInt(out8[9]) @[Cat.scala 30:58]
                                                  node io_V_out_hi_lo_lo_31 = cat(io_V_out_hi_lo_lo_hi_15, io_V_out_hi_lo_lo_lo_15) @[Cat.scala 30:58]
                                                  node io_V_out_hi_lo_hi_lo_15 = asUInt(out8[10]) @[Cat.scala 30:58]
                                                  node io_V_out_hi_lo_hi_hi_15 = asUInt(out8[11]) @[Cat.scala 30:58]
                                                  node io_V_out_hi_lo_hi_31 = cat(io_V_out_hi_lo_hi_hi_15, io_V_out_hi_lo_hi_lo_15) @[Cat.scala 30:58]
                                                  node io_V_out_hi_lo_47 = cat(io_V_out_hi_lo_hi_31, io_V_out_hi_lo_lo_31) @[Cat.scala 30:58]
                                                  node io_V_out_hi_hi_lo_lo_15 = asUInt(out8[12]) @[Cat.scala 30:58]
                                                  node io_V_out_hi_hi_lo_hi_15 = asUInt(out8[13]) @[Cat.scala 30:58]
                                                  node io_V_out_hi_hi_lo_31 = cat(io_V_out_hi_hi_lo_hi_15, io_V_out_hi_hi_lo_lo_15) @[Cat.scala 30:58]
                                                  node io_V_out_hi_hi_hi_lo_15 = asUInt(out8[14]) @[Cat.scala 30:58]
                                                  node io_V_out_hi_hi_hi_hi_15 = asUInt(out8[15]) @[Cat.scala 30:58]
                                                  node io_V_out_hi_hi_hi_31 = cat(io_V_out_hi_hi_hi_hi_15, io_V_out_hi_hi_hi_lo_15) @[Cat.scala 30:58]
                                                  node io_V_out_hi_hi_47 = cat(io_V_out_hi_hi_hi_31, io_V_out_hi_hi_lo_31) @[Cat.scala 30:58]
                                                  node io_V_out_hi_63 = cat(io_V_out_hi_hi_47, io_V_out_hi_lo_47) @[Cat.scala 30:58]
                                                  node _io_V_out_T_126 = cat(io_V_out_hi_63, io_V_out_lo_63) @[Cat.scala 30:58]
                                                  node _io_V_out_T_127 = asSInt(_io_V_out_T_126) @[ALU.scala 734:181]
                                                  io.V_out <= _io_V_out_T_127 @[ALU.scala 734:22]
                                                  skip @[ALU.scala 730:46]
                                                else : @[ALU.scala 735:21]
                                                  io.V_out <= asSInt(UInt<1>("h00")) @[ALU.scala 736:22]
                                                  skip @[ALU.scala 735:21]
                                          skip @[ALU.scala 714:81]
                                        else : @[ALU.scala 740:81]
                                          node _T_117 = eq(io.alu_Op, UInt<9>("h058")) @[ALU.scala 740:27]
                                          node _T_118 = eq(io.alu_lmul, UInt<1>("h00")) @[ALU.scala 740:67]
                                          node _T_119 = and(_T_117, _T_118) @[ALU.scala 740:52]
                                          when _T_119 : @[ALU.scala 740:81]
                                            node _T_120 = eq(io.alu_sew, UInt<2>("h03")) @[ALU.scala 741:26]
                                            when _T_120 : @[ALU.scala 741:40]
                                              node _out64_0_T_31 = xor(V_inA_64[0], V_inB_64[0]) @[ALU.scala 743:42]
                                              node _out64_0_T_32 = asSInt(_out64_0_T_31) @[ALU.scala 743:42]
                                              out64[0] <= _out64_0_T_32 @[ALU.scala 743:26]
                                              node _out64_1_T_31 = xor(V_inA_64[1], V_inB_64[1]) @[ALU.scala 743:42]
                                              node _out64_1_T_32 = asSInt(_out64_1_T_31) @[ALU.scala 743:42]
                                              out64[1] <= _out64_1_T_32 @[ALU.scala 743:26]
                                              node io_V_out_lo_64 = asUInt(out64[0]) @[Cat.scala 30:58]
                                              node io_V_out_hi_64 = asUInt(out64[1]) @[Cat.scala 30:58]
                                              node _io_V_out_T_128 = cat(io_V_out_hi_64, io_V_out_lo_64) @[Cat.scala 30:58]
                                              node _io_V_out_T_129 = asSInt(_io_V_out_T_128) @[ALU.scala 745:51]
                                              io.V_out <= _io_V_out_T_129 @[ALU.scala 745:22]
                                              skip @[ALU.scala 741:40]
                                            else : @[ALU.scala 746:46]
                                              node _T_121 = eq(io.alu_sew, UInt<2>("h02")) @[ALU.scala 746:32]
                                              when _T_121 : @[ALU.scala 746:46]
                                                node _out32_0_T_31 = xor(V_inA_32[0], V_inB_32[0]) @[ALU.scala 748:42]
                                                node _out32_0_T_32 = asSInt(_out32_0_T_31) @[ALU.scala 748:42]
                                                out32[0] <= _out32_0_T_32 @[ALU.scala 748:26]
                                                node _out32_1_T_31 = xor(V_inA_32[1], V_inB_32[1]) @[ALU.scala 748:42]
                                                node _out32_1_T_32 = asSInt(_out32_1_T_31) @[ALU.scala 748:42]
                                                out32[1] <= _out32_1_T_32 @[ALU.scala 748:26]
                                                node _out32_2_T_31 = xor(V_inA_32[2], V_inB_32[2]) @[ALU.scala 748:42]
                                                node _out32_2_T_32 = asSInt(_out32_2_T_31) @[ALU.scala 748:42]
                                                out32[2] <= _out32_2_T_32 @[ALU.scala 748:26]
                                                node _out32_3_T_31 = xor(V_inA_32[3], V_inB_32[3]) @[ALU.scala 748:42]
                                                node _out32_3_T_32 = asSInt(_out32_3_T_31) @[ALU.scala 748:42]
                                                out32[3] <= _out32_3_T_32 @[ALU.scala 748:26]
                                                node io_V_out_lo_lo_48 = asUInt(out32[0]) @[Cat.scala 30:58]
                                                node io_V_out_lo_hi_48 = asUInt(out32[1]) @[Cat.scala 30:58]
                                                node io_V_out_lo_65 = cat(io_V_out_lo_hi_48, io_V_out_lo_lo_48) @[Cat.scala 30:58]
                                                node io_V_out_hi_lo_48 = asUInt(out32[2]) @[Cat.scala 30:58]
                                                node io_V_out_hi_hi_48 = asUInt(out32[3]) @[Cat.scala 30:58]
                                                node io_V_out_hi_65 = cat(io_V_out_hi_hi_48, io_V_out_hi_lo_48) @[Cat.scala 30:58]
                                                node _io_V_out_T_130 = cat(io_V_out_hi_65, io_V_out_lo_65) @[Cat.scala 30:58]
                                                node _io_V_out_T_131 = asSInt(_io_V_out_T_130) @[ALU.scala 750:71]
                                                io.V_out <= _io_V_out_T_131 @[ALU.scala 750:22]
                                                skip @[ALU.scala 746:46]
                                              else : @[ALU.scala 751:46]
                                                node _T_122 = eq(io.alu_sew, UInt<1>("h01")) @[ALU.scala 751:32]
                                                when _T_122 : @[ALU.scala 751:46]
                                                  node _out16_0_T_31 = xor(V_inA_16[0], V_inB_16[0]) @[ALU.scala 753:42]
                                                  node _out16_0_T_32 = asSInt(_out16_0_T_31) @[ALU.scala 753:42]
                                                  out16[0] <= _out16_0_T_32 @[ALU.scala 753:26]
                                                  node _out16_1_T_31 = xor(V_inA_16[1], V_inB_16[1]) @[ALU.scala 753:42]
                                                  node _out16_1_T_32 = asSInt(_out16_1_T_31) @[ALU.scala 753:42]
                                                  out16[1] <= _out16_1_T_32 @[ALU.scala 753:26]
                                                  node _out16_2_T_31 = xor(V_inA_16[2], V_inB_16[2]) @[ALU.scala 753:42]
                                                  node _out16_2_T_32 = asSInt(_out16_2_T_31) @[ALU.scala 753:42]
                                                  out16[2] <= _out16_2_T_32 @[ALU.scala 753:26]
                                                  node _out16_3_T_31 = xor(V_inA_16[3], V_inB_16[3]) @[ALU.scala 753:42]
                                                  node _out16_3_T_32 = asSInt(_out16_3_T_31) @[ALU.scala 753:42]
                                                  out16[3] <= _out16_3_T_32 @[ALU.scala 753:26]
                                                  node _out16_4_T_31 = xor(V_inA_16[4], V_inB_16[4]) @[ALU.scala 753:42]
                                                  node _out16_4_T_32 = asSInt(_out16_4_T_31) @[ALU.scala 753:42]
                                                  out16[4] <= _out16_4_T_32 @[ALU.scala 753:26]
                                                  node _out16_5_T_31 = xor(V_inA_16[5], V_inB_16[5]) @[ALU.scala 753:42]
                                                  node _out16_5_T_32 = asSInt(_out16_5_T_31) @[ALU.scala 753:42]
                                                  out16[5] <= _out16_5_T_32 @[ALU.scala 753:26]
                                                  node _out16_6_T_31 = xor(V_inA_16[6], V_inB_16[6]) @[ALU.scala 753:42]
                                                  node _out16_6_T_32 = asSInt(_out16_6_T_31) @[ALU.scala 753:42]
                                                  out16[6] <= _out16_6_T_32 @[ALU.scala 753:26]
                                                  node _out16_7_T_31 = xor(V_inA_16[7], V_inB_16[7]) @[ALU.scala 753:42]
                                                  node _out16_7_T_32 = asSInt(_out16_7_T_31) @[ALU.scala 753:42]
                                                  out16[7] <= _out16_7_T_32 @[ALU.scala 753:26]
                                                  node io_V_out_lo_lo_lo_32 = asUInt(out16[0]) @[Cat.scala 30:58]
                                                  node io_V_out_lo_lo_hi_32 = asUInt(out16[1]) @[Cat.scala 30:58]
                                                  node io_V_out_lo_lo_49 = cat(io_V_out_lo_lo_hi_32, io_V_out_lo_lo_lo_32) @[Cat.scala 30:58]
                                                  node io_V_out_lo_hi_lo_32 = asUInt(out16[2]) @[Cat.scala 30:58]
                                                  node io_V_out_lo_hi_hi_32 = asUInt(out16[3]) @[Cat.scala 30:58]
                                                  node io_V_out_lo_hi_49 = cat(io_V_out_lo_hi_hi_32, io_V_out_lo_hi_lo_32) @[Cat.scala 30:58]
                                                  node io_V_out_lo_66 = cat(io_V_out_lo_hi_49, io_V_out_lo_lo_49) @[Cat.scala 30:58]
                                                  node io_V_out_hi_lo_lo_32 = asUInt(out16[4]) @[Cat.scala 30:58]
                                                  node io_V_out_hi_lo_hi_32 = asUInt(out16[5]) @[Cat.scala 30:58]
                                                  node io_V_out_hi_lo_49 = cat(io_V_out_hi_lo_hi_32, io_V_out_hi_lo_lo_32) @[Cat.scala 30:58]
                                                  node io_V_out_hi_hi_lo_32 = asUInt(out16[6]) @[Cat.scala 30:58]
                                                  node io_V_out_hi_hi_hi_32 = asUInt(out16[7]) @[Cat.scala 30:58]
                                                  node io_V_out_hi_hi_49 = cat(io_V_out_hi_hi_hi_32, io_V_out_hi_hi_lo_32) @[Cat.scala 30:58]
                                                  node io_V_out_hi_66 = cat(io_V_out_hi_hi_49, io_V_out_hi_lo_49) @[Cat.scala 30:58]
                                                  node _io_V_out_T_132 = cat(io_V_out_hi_66, io_V_out_lo_66) @[Cat.scala 30:58]
                                                  node _io_V_out_T_133 = asSInt(_io_V_out_T_132) @[ALU.scala 755:111]
                                                  io.V_out <= _io_V_out_T_133 @[ALU.scala 755:22]
                                                  skip @[ALU.scala 751:46]
                                                else : @[ALU.scala 756:46]
                                                  node _T_123 = eq(io.alu_sew, UInt<1>("h00")) @[ALU.scala 756:32]
                                                  when _T_123 : @[ALU.scala 756:46]
                                                    node _out8_0_T_31 = xor(V_inA_8[0], V_inB_8[0]) @[ALU.scala 758:40]
                                                    node _out8_0_T_32 = asSInt(_out8_0_T_31) @[ALU.scala 758:40]
                                                    out8[0] <= _out8_0_T_32 @[ALU.scala 758:25]
                                                    node _out8_1_T_31 = xor(V_inA_8[1], V_inB_8[1]) @[ALU.scala 758:40]
                                                    node _out8_1_T_32 = asSInt(_out8_1_T_31) @[ALU.scala 758:40]
                                                    out8[1] <= _out8_1_T_32 @[ALU.scala 758:25]
                                                    node _out8_2_T_31 = xor(V_inA_8[2], V_inB_8[2]) @[ALU.scala 758:40]
                                                    node _out8_2_T_32 = asSInt(_out8_2_T_31) @[ALU.scala 758:40]
                                                    out8[2] <= _out8_2_T_32 @[ALU.scala 758:25]
                                                    node _out8_3_T_31 = xor(V_inA_8[3], V_inB_8[3]) @[ALU.scala 758:40]
                                                    node _out8_3_T_32 = asSInt(_out8_3_T_31) @[ALU.scala 758:40]
                                                    out8[3] <= _out8_3_T_32 @[ALU.scala 758:25]
                                                    node _out8_4_T_31 = xor(V_inA_8[4], V_inB_8[4]) @[ALU.scala 758:40]
                                                    node _out8_4_T_32 = asSInt(_out8_4_T_31) @[ALU.scala 758:40]
                                                    out8[4] <= _out8_4_T_32 @[ALU.scala 758:25]
                                                    node _out8_5_T_31 = xor(V_inA_8[5], V_inB_8[5]) @[ALU.scala 758:40]
                                                    node _out8_5_T_32 = asSInt(_out8_5_T_31) @[ALU.scala 758:40]
                                                    out8[5] <= _out8_5_T_32 @[ALU.scala 758:25]
                                                    node _out8_6_T_31 = xor(V_inA_8[6], V_inB_8[6]) @[ALU.scala 758:40]
                                                    node _out8_6_T_32 = asSInt(_out8_6_T_31) @[ALU.scala 758:40]
                                                    out8[6] <= _out8_6_T_32 @[ALU.scala 758:25]
                                                    node _out8_7_T_31 = xor(V_inA_8[7], V_inB_8[7]) @[ALU.scala 758:40]
                                                    node _out8_7_T_32 = asSInt(_out8_7_T_31) @[ALU.scala 758:40]
                                                    out8[7] <= _out8_7_T_32 @[ALU.scala 758:25]
                                                    node _out8_8_T_31 = xor(V_inA_8[8], V_inB_8[8]) @[ALU.scala 758:40]
                                                    node _out8_8_T_32 = asSInt(_out8_8_T_31) @[ALU.scala 758:40]
                                                    out8[8] <= _out8_8_T_32 @[ALU.scala 758:25]
                                                    node _out8_9_T_31 = xor(V_inA_8[9], V_inB_8[9]) @[ALU.scala 758:40]
                                                    node _out8_9_T_32 = asSInt(_out8_9_T_31) @[ALU.scala 758:40]
                                                    out8[9] <= _out8_9_T_32 @[ALU.scala 758:25]
                                                    node _out8_10_T_31 = xor(V_inA_8[10], V_inB_8[10]) @[ALU.scala 758:40]
                                                    node _out8_10_T_32 = asSInt(_out8_10_T_31) @[ALU.scala 758:40]
                                                    out8[10] <= _out8_10_T_32 @[ALU.scala 758:25]
                                                    node _out8_11_T_31 = xor(V_inA_8[11], V_inB_8[11]) @[ALU.scala 758:40]
                                                    node _out8_11_T_32 = asSInt(_out8_11_T_31) @[ALU.scala 758:40]
                                                    out8[11] <= _out8_11_T_32 @[ALU.scala 758:25]
                                                    node _out8_12_T_31 = xor(V_inA_8[12], V_inB_8[12]) @[ALU.scala 758:40]
                                                    node _out8_12_T_32 = asSInt(_out8_12_T_31) @[ALU.scala 758:40]
                                                    out8[12] <= _out8_12_T_32 @[ALU.scala 758:25]
                                                    node _out8_13_T_31 = xor(V_inA_8[13], V_inB_8[13]) @[ALU.scala 758:40]
                                                    node _out8_13_T_32 = asSInt(_out8_13_T_31) @[ALU.scala 758:40]
                                                    out8[13] <= _out8_13_T_32 @[ALU.scala 758:25]
                                                    node _out8_14_T_31 = xor(V_inA_8[14], V_inB_8[14]) @[ALU.scala 758:40]
                                                    node _out8_14_T_32 = asSInt(_out8_14_T_31) @[ALU.scala 758:40]
                                                    out8[14] <= _out8_14_T_32 @[ALU.scala 758:25]
                                                    node _out8_15_T_31 = xor(V_inA_8[15], V_inB_8[15]) @[ALU.scala 758:40]
                                                    node _out8_15_T_32 = asSInt(_out8_15_T_31) @[ALU.scala 758:40]
                                                    out8[15] <= _out8_15_T_32 @[ALU.scala 758:25]
                                                    node io_V_out_lo_lo_lo_lo_16 = asUInt(out8[0]) @[Cat.scala 30:58]
                                                    node io_V_out_lo_lo_lo_hi_16 = asUInt(out8[1]) @[Cat.scala 30:58]
                                                    node io_V_out_lo_lo_lo_33 = cat(io_V_out_lo_lo_lo_hi_16, io_V_out_lo_lo_lo_lo_16) @[Cat.scala 30:58]
                                                    node io_V_out_lo_lo_hi_lo_16 = asUInt(out8[2]) @[Cat.scala 30:58]
                                                    node io_V_out_lo_lo_hi_hi_16 = asUInt(out8[3]) @[Cat.scala 30:58]
                                                    node io_V_out_lo_lo_hi_33 = cat(io_V_out_lo_lo_hi_hi_16, io_V_out_lo_lo_hi_lo_16) @[Cat.scala 30:58]
                                                    node io_V_out_lo_lo_50 = cat(io_V_out_lo_lo_hi_33, io_V_out_lo_lo_lo_33) @[Cat.scala 30:58]
                                                    node io_V_out_lo_hi_lo_lo_16 = asUInt(out8[4]) @[Cat.scala 30:58]
                                                    node io_V_out_lo_hi_lo_hi_16 = asUInt(out8[5]) @[Cat.scala 30:58]
                                                    node io_V_out_lo_hi_lo_33 = cat(io_V_out_lo_hi_lo_hi_16, io_V_out_lo_hi_lo_lo_16) @[Cat.scala 30:58]
                                                    node io_V_out_lo_hi_hi_lo_16 = asUInt(out8[6]) @[Cat.scala 30:58]
                                                    node io_V_out_lo_hi_hi_hi_16 = asUInt(out8[7]) @[Cat.scala 30:58]
                                                    node io_V_out_lo_hi_hi_33 = cat(io_V_out_lo_hi_hi_hi_16, io_V_out_lo_hi_hi_lo_16) @[Cat.scala 30:58]
                                                    node io_V_out_lo_hi_50 = cat(io_V_out_lo_hi_hi_33, io_V_out_lo_hi_lo_33) @[Cat.scala 30:58]
                                                    node io_V_out_lo_67 = cat(io_V_out_lo_hi_50, io_V_out_lo_lo_50) @[Cat.scala 30:58]
                                                    node io_V_out_hi_lo_lo_lo_16 = asUInt(out8[8]) @[Cat.scala 30:58]
                                                    node io_V_out_hi_lo_lo_hi_16 = asUInt(out8[9]) @[Cat.scala 30:58]
                                                    node io_V_out_hi_lo_lo_33 = cat(io_V_out_hi_lo_lo_hi_16, io_V_out_hi_lo_lo_lo_16) @[Cat.scala 30:58]
                                                    node io_V_out_hi_lo_hi_lo_16 = asUInt(out8[10]) @[Cat.scala 30:58]
                                                    node io_V_out_hi_lo_hi_hi_16 = asUInt(out8[11]) @[Cat.scala 30:58]
                                                    node io_V_out_hi_lo_hi_33 = cat(io_V_out_hi_lo_hi_hi_16, io_V_out_hi_lo_hi_lo_16) @[Cat.scala 30:58]
                                                    node io_V_out_hi_lo_50 = cat(io_V_out_hi_lo_hi_33, io_V_out_hi_lo_lo_33) @[Cat.scala 30:58]
                                                    node io_V_out_hi_hi_lo_lo_16 = asUInt(out8[12]) @[Cat.scala 30:58]
                                                    node io_V_out_hi_hi_lo_hi_16 = asUInt(out8[13]) @[Cat.scala 30:58]
                                                    node io_V_out_hi_hi_lo_33 = cat(io_V_out_hi_hi_lo_hi_16, io_V_out_hi_hi_lo_lo_16) @[Cat.scala 30:58]
                                                    node io_V_out_hi_hi_hi_lo_16 = asUInt(out8[14]) @[Cat.scala 30:58]
                                                    node io_V_out_hi_hi_hi_hi_16 = asUInt(out8[15]) @[Cat.scala 30:58]
                                                    node io_V_out_hi_hi_hi_33 = cat(io_V_out_hi_hi_hi_hi_16, io_V_out_hi_hi_hi_lo_16) @[Cat.scala 30:58]
                                                    node io_V_out_hi_hi_50 = cat(io_V_out_hi_hi_hi_33, io_V_out_hi_hi_lo_33) @[Cat.scala 30:58]
                                                    node io_V_out_hi_67 = cat(io_V_out_hi_hi_50, io_V_out_hi_lo_50) @[Cat.scala 30:58]
                                                    node _io_V_out_T_134 = cat(io_V_out_hi_67, io_V_out_lo_67) @[Cat.scala 30:58]
                                                    node _io_V_out_T_135 = asSInt(_io_V_out_T_134) @[ALU.scala 760:181]
                                                    io.V_out <= _io_V_out_T_135 @[ALU.scala 760:22]
                                                    skip @[ALU.scala 756:46]
                                                  else : @[ALU.scala 761:21]
                                                    io.V_out <= asSInt(UInt<1>("h00")) @[ALU.scala 762:22]
                                                    skip @[ALU.scala 761:21]
                                            skip @[ALU.scala 740:81]
                                          else : @[ALU.scala 766:17]
                                            io.out <= asSInt(UInt<1>("h00")) @[ALU.scala 767:16]
                                            io.V_out <= asSInt(UInt<1>("h00")) @[ALU.scala 768:18]
                                            skip @[ALU.scala 766:17]
        skip @[ALU.scala 281:31]
      else : @[ALU.scala 772:13]
        io.out <= asSInt(UInt<1>("h00")) @[ALU.scala 773:12]
        io.V_out <= asSInt(UInt<1>("h00")) @[ALU.scala 774:14]
        skip @[ALU.scala 772:13]
    
  module BranchControl : 
    input clock : Clock
    input reset : Reset
    output io : {flip fnct3 : UInt<3>, flip branch : UInt<1>, flip arg_x : SInt<32>, flip arg_y : SInt<32>, br_taken : UInt<1>}
    
    node _T = eq(io.branch, UInt<1>("h01")) @[BRANCH.scala 15:16]
    when _T : @[BRANCH.scala 15:24]
      node _T_1 = eq(io.fnct3, UInt<1>("h00")) @[BRANCH.scala 17:21]
      when _T_1 : @[BRANCH.scala 17:31]
        node _io_br_taken_T = eq(io.arg_x, io.arg_y) @[BRANCH.scala 18:33]
        io.br_taken <= _io_br_taken_T @[BRANCH.scala 18:21]
        skip @[BRANCH.scala 17:31]
      else : @[BRANCH.scala 20:37]
        node _T_2 = eq(io.fnct3, UInt<1>("h01")) @[BRANCH.scala 20:27]
        when _T_2 : @[BRANCH.scala 20:37]
          node _io_br_taken_T_1 = neq(io.arg_x, io.arg_y) @[BRANCH.scala 21:33]
          io.br_taken <= _io_br_taken_T_1 @[BRANCH.scala 21:21]
          skip @[BRANCH.scala 20:37]
        else : @[BRANCH.scala 23:37]
          node _T_3 = eq(io.fnct3, UInt<3>("h04")) @[BRANCH.scala 23:27]
          when _T_3 : @[BRANCH.scala 23:37]
            node _io_br_taken_T_2 = lt(io.arg_x, io.arg_y) @[BRANCH.scala 24:33]
            io.br_taken <= _io_br_taken_T_2 @[BRANCH.scala 24:21]
            skip @[BRANCH.scala 23:37]
          else : @[BRANCH.scala 26:37]
            node _T_4 = eq(io.fnct3, UInt<3>("h05")) @[BRANCH.scala 26:27]
            when _T_4 : @[BRANCH.scala 26:37]
              node _io_br_taken_T_3 = geq(io.arg_x, io.arg_y) @[BRANCH.scala 27:33]
              io.br_taken <= _io_br_taken_T_3 @[BRANCH.scala 27:21]
              skip @[BRANCH.scala 26:37]
            else : @[BRANCH.scala 29:37]
              node _T_5 = eq(io.fnct3, UInt<3>("h07")) @[BRANCH.scala 29:27]
              when _T_5 : @[BRANCH.scala 29:37]
                node _io_br_taken_T_4 = geq(io.arg_x, io.arg_y) @[BRANCH.scala 30:34]
                io.br_taken <= _io_br_taken_T_4 @[BRANCH.scala 30:21]
                skip @[BRANCH.scala 29:37]
              else : @[BRANCH.scala 32:37]
                node _T_6 = eq(io.fnct3, UInt<3>("h06")) @[BRANCH.scala 32:27]
                when _T_6 : @[BRANCH.scala 32:37]
                  node _io_br_taken_T_5 = leq(io.arg_x, io.arg_y) @[BRANCH.scala 33:34]
                  io.br_taken <= _io_br_taken_T_5 @[BRANCH.scala 33:21]
                  skip @[BRANCH.scala 32:37]
                else : @[BRANCH.scala 34:16]
                  io.br_taken <= UInt<1>("h00") @[BRANCH.scala 35:21]
                  skip @[BRANCH.scala 34:16]
      skip @[BRANCH.scala 15:24]
    else : @[BRANCH.scala 38:12]
      io.br_taken <= UInt<1>("h00") @[BRANCH.scala 39:17]
      skip @[BRANCH.scala 38:12]
    
  module DataMem : 
    input clock : Clock
    input reset : Reset
    output io : {flip addr : UInt<32>, flip dataIn : SInt<32>, flip mem_read : UInt<1>, flip mem_write : UInt<1>, dataOut : SInt<32>}
    
    cmem imem1 : SInt<32>[1024] @[DATA_MEM.scala 14:17]
    io.dataOut <= asSInt(UInt<1>("h00")) @[DATA_MEM.scala 16:12]
    node _T = eq(io.mem_write, UInt<1>("h01")) @[DATA_MEM.scala 18:21]
    when _T : @[DATA_MEM.scala 18:30]
      node _T_1 = bits(io.addr, 9, 0)
      write mport MPORT = imem1[_T_1], clock
      MPORT <= io.dataIn
      skip @[DATA_MEM.scala 18:30]
    node _T_2 = eq(io.mem_read, UInt<1>("h01")) @[DATA_MEM.scala 22:20]
    when _T_2 : @[DATA_MEM.scala 22:30]
      node _io_dataOut_T = bits(io.addr, 9, 0) @[DATA_MEM.scala 23:30]
      read mport io_dataOut_MPORT = imem1[_io_dataOut_T], clock @[DATA_MEM.scala 23:30]
      io.dataOut <= io_dataOut_MPORT @[DATA_MEM.scala 23:16]
      skip @[DATA_MEM.scala 22:30]
    
  module Jalr : 
    input clock : Clock
    input reset : Reset
    output io : {flip imme : UInt<32>, flip rdata1 : UInt<32>, out : UInt<32>}
    
    node _a_T = add(io.imme, io.rdata1) @[JALR.scala 12:17]
    node a = tail(_a_T, 1) @[JALR.scala 12:17]
    node b = and(UInt<32>("h0fffffffe"), a) @[JALR.scala 13:23]
    io.out <= b @[JALR.scala 14:8]
    
  module V_Csr : 
    input clock : Clock
    input reset : Reset
    output io : {flip Vtype_inst : UInt<11>, flip vl_writeback : UInt<32>, flip csr_regWrite : UInt<1>, flip vlcsr_regWrite : UInt<1>, vl_out : UInt<32>, vtype_out : UInt<32>}
    
    node vtype_encod_hi = mux(UInt<1>("h00"), UInt<21>("h01fffff"), UInt<21>("h00")) @[Bitwise.scala 72:12]
    node vtype_encod = cat(vtype_encod_hi, io.Vtype_inst) @[Cat.scala 30:58]
    reg vtypeReg : UInt<32>, clock with : (reset => (reset, UInt<32>("h00"))) @[V_CSR.scala 19:23]
    node _T = eq(io.csr_regWrite, UInt<1>("h01")) @[V_CSR.scala 21:23]
    when _T : @[V_CSR.scala 21:32]
      vtypeReg <= vtype_encod @[V_CSR.scala 22:14]
      skip @[V_CSR.scala 21:32]
    reg vlReg : UInt<32>, clock with : (reset => (reset, UInt<32>("h00"))) @[V_CSR.scala 25:20]
    node _T_1 = eq(io.vlcsr_regWrite, UInt<1>("h01")) @[V_CSR.scala 27:25]
    when _T_1 : @[V_CSR.scala 27:34]
      vlReg <= io.vl_writeback @[V_CSR.scala 28:11]
      skip @[V_CSR.scala 27:34]
    io.vl_out <= vlReg @[V_CSR.scala 31:11]
    io.vtype_out <= vtypeReg @[V_CSR.scala 32:14]
    
  module Vlmax : 
    input clock : Clock
    input reset : Reset
    output io : {flip v_lmul : UInt<3>, flip v_sew : UInt<3>, vlmax : UInt<32>}
    
    wire lmul : UInt<4> @[VLMAX.scala 14:16]
    wire sew : UInt<7> @[VLMAX.scala 15:15]
    node _T = eq(io.v_lmul, UInt<1>("h00")) @[VLMAX.scala 18:17]
    when _T : @[VLMAX.scala 18:31]
      lmul <= UInt<1>("h01") @[VLMAX.scala 19:10]
      skip @[VLMAX.scala 18:31]
    else : @[VLMAX.scala 20:37]
      node _T_1 = eq(io.v_lmul, UInt<1>("h01")) @[VLMAX.scala 20:23]
      when _T_1 : @[VLMAX.scala 20:37]
        lmul <= UInt<2>("h02") @[VLMAX.scala 21:10]
        skip @[VLMAX.scala 20:37]
      else : @[VLMAX.scala 22:37]
        node _T_2 = eq(io.v_lmul, UInt<2>("h02")) @[VLMAX.scala 22:23]
        when _T_2 : @[VLMAX.scala 22:37]
          lmul <= UInt<3>("h04") @[VLMAX.scala 23:10]
          skip @[VLMAX.scala 22:37]
        else : @[VLMAX.scala 24:37]
          node _T_3 = eq(io.v_lmul, UInt<2>("h03")) @[VLMAX.scala 24:23]
          when _T_3 : @[VLMAX.scala 24:37]
            lmul <= UInt<4>("h08") @[VLMAX.scala 25:10]
            skip @[VLMAX.scala 24:37]
          else : @[VLMAX.scala 26:13]
            lmul <= UInt<1>("h00") @[VLMAX.scala 27:10]
            skip @[VLMAX.scala 26:13]
    node _T_4 = eq(io.v_sew, UInt<1>("h00")) @[VLMAX.scala 31:16]
    when _T_4 : @[VLMAX.scala 31:30]
      sew <= UInt<4>("h08") @[VLMAX.scala 32:9]
      skip @[VLMAX.scala 31:30]
    else : @[VLMAX.scala 33:36]
      node _T_5 = eq(io.v_sew, UInt<1>("h01")) @[VLMAX.scala 33:22]
      when _T_5 : @[VLMAX.scala 33:36]
        sew <= UInt<5>("h010") @[VLMAX.scala 34:9]
        skip @[VLMAX.scala 33:36]
      else : @[VLMAX.scala 35:36]
        node _T_6 = eq(io.v_sew, UInt<2>("h02")) @[VLMAX.scala 35:22]
        when _T_6 : @[VLMAX.scala 35:36]
          sew <= UInt<6>("h020") @[VLMAX.scala 36:9]
          skip @[VLMAX.scala 35:36]
        else : @[VLMAX.scala 37:36]
          node _T_7 = eq(io.v_sew, UInt<2>("h03")) @[VLMAX.scala 37:22]
          when _T_7 : @[VLMAX.scala 37:36]
            sew <= UInt<7>("h040") @[VLMAX.scala 38:9]
            skip @[VLMAX.scala 37:36]
          else : @[VLMAX.scala 39:13]
            sew <= UInt<1>("h00") @[VLMAX.scala 40:9]
            skip @[VLMAX.scala 39:13]
    node _T_8 = eq(lmul, UInt<1>("h01")) @[VLMAX.scala 45:12]
    node _T_9 = eq(sew, UInt<4>("h08")) @[VLMAX.scala 45:27]
    node _T_10 = and(_T_8, _T_9) @[VLMAX.scala 45:20]
    when _T_10 : @[VLMAX.scala 45:36]
      io.vlmax <= UInt<5>("h010") @[VLMAX.scala 46:14]
      skip @[VLMAX.scala 45:36]
    else : @[VLMAX.scala 47:42]
      node _T_11 = eq(lmul, UInt<2>("h02")) @[VLMAX.scala 47:18]
      node _T_12 = eq(sew, UInt<4>("h08")) @[VLMAX.scala 47:33]
      node _T_13 = and(_T_11, _T_12) @[VLMAX.scala 47:26]
      when _T_13 : @[VLMAX.scala 47:42]
        io.vlmax <= UInt<6>("h020") @[VLMAX.scala 48:14]
        skip @[VLMAX.scala 47:42]
      else : @[VLMAX.scala 49:42]
        node _T_14 = eq(lmul, UInt<3>("h04")) @[VLMAX.scala 49:18]
        node _T_15 = eq(sew, UInt<4>("h08")) @[VLMAX.scala 49:33]
        node _T_16 = and(_T_14, _T_15) @[VLMAX.scala 49:26]
        when _T_16 : @[VLMAX.scala 49:42]
          io.vlmax <= UInt<7>("h040") @[VLMAX.scala 50:14]
          skip @[VLMAX.scala 49:42]
        else : @[VLMAX.scala 51:42]
          node _T_17 = eq(lmul, UInt<4>("h08")) @[VLMAX.scala 51:18]
          node _T_18 = eq(sew, UInt<4>("h08")) @[VLMAX.scala 51:33]
          node _T_19 = and(_T_17, _T_18) @[VLMAX.scala 51:26]
          when _T_19 : @[VLMAX.scala 51:42]
            io.vlmax <= UInt<8>("h080") @[VLMAX.scala 52:14]
            skip @[VLMAX.scala 51:42]
          else : @[VLMAX.scala 53:43]
            node _T_20 = eq(lmul, UInt<1>("h01")) @[VLMAX.scala 53:18]
            node _T_21 = eq(sew, UInt<5>("h010")) @[VLMAX.scala 53:33]
            node _T_22 = and(_T_20, _T_21) @[VLMAX.scala 53:26]
            when _T_22 : @[VLMAX.scala 53:43]
              io.vlmax <= UInt<4>("h08") @[VLMAX.scala 54:14]
              skip @[VLMAX.scala 53:43]
            else : @[VLMAX.scala 55:43]
              node _T_23 = eq(lmul, UInt<2>("h02")) @[VLMAX.scala 55:18]
              node _T_24 = eq(sew, UInt<5>("h010")) @[VLMAX.scala 55:33]
              node _T_25 = and(_T_23, _T_24) @[VLMAX.scala 55:26]
              when _T_25 : @[VLMAX.scala 55:43]
                io.vlmax <= UInt<5>("h010") @[VLMAX.scala 56:14]
                skip @[VLMAX.scala 55:43]
              else : @[VLMAX.scala 57:43]
                node _T_26 = eq(lmul, UInt<3>("h04")) @[VLMAX.scala 57:18]
                node _T_27 = eq(sew, UInt<5>("h010")) @[VLMAX.scala 57:33]
                node _T_28 = and(_T_26, _T_27) @[VLMAX.scala 57:26]
                when _T_28 : @[VLMAX.scala 57:43]
                  io.vlmax <= UInt<6>("h020") @[VLMAX.scala 58:14]
                  skip @[VLMAX.scala 57:43]
                else : @[VLMAX.scala 59:43]
                  node _T_29 = eq(lmul, UInt<4>("h08")) @[VLMAX.scala 59:18]
                  node _T_30 = eq(sew, UInt<5>("h010")) @[VLMAX.scala 59:33]
                  node _T_31 = and(_T_29, _T_30) @[VLMAX.scala 59:26]
                  when _T_31 : @[VLMAX.scala 59:43]
                    io.vlmax <= UInt<7>("h040") @[VLMAX.scala 60:14]
                    skip @[VLMAX.scala 59:43]
                  else : @[VLMAX.scala 61:43]
                    node _T_32 = eq(lmul, UInt<1>("h01")) @[VLMAX.scala 61:18]
                    node _T_33 = eq(sew, UInt<6>("h020")) @[VLMAX.scala 61:33]
                    node _T_34 = and(_T_32, _T_33) @[VLMAX.scala 61:26]
                    when _T_34 : @[VLMAX.scala 61:43]
                      io.vlmax <= UInt<3>("h04") @[VLMAX.scala 62:14]
                      skip @[VLMAX.scala 61:43]
                    else : @[VLMAX.scala 63:43]
                      node _T_35 = eq(lmul, UInt<2>("h02")) @[VLMAX.scala 63:18]
                      node _T_36 = eq(sew, UInt<6>("h020")) @[VLMAX.scala 63:33]
                      node _T_37 = and(_T_35, _T_36) @[VLMAX.scala 63:26]
                      when _T_37 : @[VLMAX.scala 63:43]
                        io.vlmax <= UInt<4>("h08") @[VLMAX.scala 64:14]
                        skip @[VLMAX.scala 63:43]
                      else : @[VLMAX.scala 65:43]
                        node _T_38 = eq(lmul, UInt<3>("h04")) @[VLMAX.scala 65:18]
                        node _T_39 = eq(sew, UInt<6>("h020")) @[VLMAX.scala 65:33]
                        node _T_40 = and(_T_38, _T_39) @[VLMAX.scala 65:26]
                        when _T_40 : @[VLMAX.scala 65:43]
                          io.vlmax <= UInt<5>("h010") @[VLMAX.scala 66:14]
                          skip @[VLMAX.scala 65:43]
                        else : @[VLMAX.scala 67:43]
                          node _T_41 = eq(lmul, UInt<4>("h08")) @[VLMAX.scala 67:18]
                          node _T_42 = eq(sew, UInt<6>("h020")) @[VLMAX.scala 67:33]
                          node _T_43 = and(_T_41, _T_42) @[VLMAX.scala 67:26]
                          when _T_43 : @[VLMAX.scala 67:43]
                            io.vlmax <= UInt<6>("h020") @[VLMAX.scala 68:14]
                            skip @[VLMAX.scala 67:43]
                          else : @[VLMAX.scala 69:43]
                            node _T_44 = eq(lmul, UInt<1>("h01")) @[VLMAX.scala 69:18]
                            node _T_45 = eq(sew, UInt<7>("h040")) @[VLMAX.scala 69:33]
                            node _T_46 = and(_T_44, _T_45) @[VLMAX.scala 69:26]
                            when _T_46 : @[VLMAX.scala 69:43]
                              io.vlmax <= UInt<2>("h02") @[VLMAX.scala 70:14]
                              skip @[VLMAX.scala 69:43]
                            else : @[VLMAX.scala 71:43]
                              node _T_47 = eq(lmul, UInt<2>("h02")) @[VLMAX.scala 71:18]
                              node _T_48 = eq(sew, UInt<7>("h040")) @[VLMAX.scala 71:33]
                              node _T_49 = and(_T_47, _T_48) @[VLMAX.scala 71:26]
                              when _T_49 : @[VLMAX.scala 71:43]
                                io.vlmax <= UInt<3>("h04") @[VLMAX.scala 72:14]
                                skip @[VLMAX.scala 71:43]
                              else : @[VLMAX.scala 73:43]
                                node _T_50 = eq(lmul, UInt<3>("h04")) @[VLMAX.scala 73:18]
                                node _T_51 = eq(sew, UInt<7>("h040")) @[VLMAX.scala 73:33]
                                node _T_52 = and(_T_50, _T_51) @[VLMAX.scala 73:26]
                                when _T_52 : @[VLMAX.scala 73:43]
                                  io.vlmax <= UInt<4>("h08") @[VLMAX.scala 74:14]
                                  skip @[VLMAX.scala 73:43]
                                else : @[VLMAX.scala 75:43]
                                  node _T_53 = eq(lmul, UInt<4>("h08")) @[VLMAX.scala 75:18]
                                  node _T_54 = eq(sew, UInt<7>("h040")) @[VLMAX.scala 75:33]
                                  node _T_55 = and(_T_53, _T_54) @[VLMAX.scala 75:26]
                                  when _T_55 : @[VLMAX.scala 75:43]
                                    io.vlmax <= UInt<5>("h010") @[VLMAX.scala 76:14]
                                    skip @[VLMAX.scala 75:43]
                                  else : @[VLMAX.scala 77:13]
                                    io.vlmax <= UInt<1>("h00") @[VLMAX.scala 78:14]
                                    skip @[VLMAX.scala 77:13]
    
  module V_RegFile : 
    input clock : Clock
    input reset : Reset
    output io : {flip vs1 : UInt<5>, flip vs2 : UInt<5>, flip V_reg_write : UInt<1>, flip vd : UInt<5>, flip V_w_data : SInt<128>, vdata1 : SInt<128>, vdata2 : SInt<128>, vs0 : SInt<128>, vd_data_previous : SInt<128>}
    
    wire _register_WIRE : SInt<128>[32] @[VECTOR_REGISTER.scala 22:31]
    _register_WIRE[0] <= asSInt(UInt<128>("h00")) @[VECTOR_REGISTER.scala 22:31]
    _register_WIRE[1] <= asSInt(UInt<128>("h00")) @[VECTOR_REGISTER.scala 22:31]
    _register_WIRE[2] <= asSInt(UInt<128>("h00")) @[VECTOR_REGISTER.scala 22:31]
    _register_WIRE[3] <= asSInt(UInt<128>("h00")) @[VECTOR_REGISTER.scala 22:31]
    _register_WIRE[4] <= asSInt(UInt<128>("h00")) @[VECTOR_REGISTER.scala 22:31]
    _register_WIRE[5] <= asSInt(UInt<128>("h00")) @[VECTOR_REGISTER.scala 22:31]
    _register_WIRE[6] <= asSInt(UInt<128>("h00")) @[VECTOR_REGISTER.scala 22:31]
    _register_WIRE[7] <= asSInt(UInt<128>("h00")) @[VECTOR_REGISTER.scala 22:31]
    _register_WIRE[8] <= asSInt(UInt<128>("h00")) @[VECTOR_REGISTER.scala 22:31]
    _register_WIRE[9] <= asSInt(UInt<128>("h00")) @[VECTOR_REGISTER.scala 22:31]
    _register_WIRE[10] <= asSInt(UInt<128>("h00")) @[VECTOR_REGISTER.scala 22:31]
    _register_WIRE[11] <= asSInt(UInt<128>("h00")) @[VECTOR_REGISTER.scala 22:31]
    _register_WIRE[12] <= asSInt(UInt<128>("h00")) @[VECTOR_REGISTER.scala 22:31]
    _register_WIRE[13] <= asSInt(UInt<128>("h00")) @[VECTOR_REGISTER.scala 22:31]
    _register_WIRE[14] <= asSInt(UInt<128>("h00")) @[VECTOR_REGISTER.scala 22:31]
    _register_WIRE[15] <= asSInt(UInt<128>("h00")) @[VECTOR_REGISTER.scala 22:31]
    _register_WIRE[16] <= asSInt(UInt<128>("h00")) @[VECTOR_REGISTER.scala 22:31]
    _register_WIRE[17] <= asSInt(UInt<128>("h00")) @[VECTOR_REGISTER.scala 22:31]
    _register_WIRE[18] <= asSInt(UInt<128>("h00")) @[VECTOR_REGISTER.scala 22:31]
    _register_WIRE[19] <= asSInt(UInt<128>("h00")) @[VECTOR_REGISTER.scala 22:31]
    _register_WIRE[20] <= asSInt(UInt<128>("h00")) @[VECTOR_REGISTER.scala 22:31]
    _register_WIRE[21] <= asSInt(UInt<128>("h00")) @[VECTOR_REGISTER.scala 22:31]
    _register_WIRE[22] <= asSInt(UInt<128>("h00")) @[VECTOR_REGISTER.scala 22:31]
    _register_WIRE[23] <= asSInt(UInt<128>("h00")) @[VECTOR_REGISTER.scala 22:31]
    _register_WIRE[24] <= asSInt(UInt<128>("h00")) @[VECTOR_REGISTER.scala 22:31]
    _register_WIRE[25] <= asSInt(UInt<128>("h00")) @[VECTOR_REGISTER.scala 22:31]
    _register_WIRE[26] <= asSInt(UInt<128>("h00")) @[VECTOR_REGISTER.scala 22:31]
    _register_WIRE[27] <= asSInt(UInt<128>("h00")) @[VECTOR_REGISTER.scala 22:31]
    _register_WIRE[28] <= asSInt(UInt<128>("h00")) @[VECTOR_REGISTER.scala 22:31]
    _register_WIRE[29] <= asSInt(UInt<128>("h00")) @[VECTOR_REGISTER.scala 22:31]
    _register_WIRE[30] <= asSInt(UInt<128>("h00")) @[VECTOR_REGISTER.scala 22:31]
    _register_WIRE[31] <= asSInt(UInt<128>("h00")) @[VECTOR_REGISTER.scala 22:31]
    reg register : SInt<128>[32], clock with : (reset => (reset, _register_WIRE)) @[VECTOR_REGISTER.scala 22:23]
    io.vdata1 <= register[io.vs1] @[VECTOR_REGISTER.scala 24:11]
    io.vdata2 <= register[io.vs2] @[VECTOR_REGISTER.scala 25:11]
    io.vs0 <= register[UInt<1>("h00")] @[VECTOR_REGISTER.scala 27:8]
    io.vd_data_previous <= register[io.vd] @[VECTOR_REGISTER.scala 28:21]
    when io.V_reg_write : @[VECTOR_REGISTER.scala 30:25]
      register[io.vd] <= io.V_w_data @[VECTOR_REGISTER.scala 31:24]
      skip @[VECTOR_REGISTER.scala 30:25]
    
  module Tail_Mask : 
    input clock : Clock
    input reset : Reset
    output io : {flip V_out_alu : SInt<128>, flip v0 : SInt<128>, flip alu_vd_data_pre : SInt<128>, flip tm_sew : UInt<3>, flip tm_vl : UInt<32>, flip tm_vm : UInt<1>, flip tm_vta : UInt<1>, flip tm_vma : UInt<1>, Vector_Out : SInt<128>}
    
    wire tm_out8 : SInt<8>[16] @[TAIL_MASK.scala 21:22]
    tm_out8[0] <= asSInt(UInt<8>("h00")) @[TAIL_MASK.scala 21:22]
    tm_out8[1] <= asSInt(UInt<8>("h00")) @[TAIL_MASK.scala 21:22]
    tm_out8[2] <= asSInt(UInt<8>("h00")) @[TAIL_MASK.scala 21:22]
    tm_out8[3] <= asSInt(UInt<8>("h00")) @[TAIL_MASK.scala 21:22]
    tm_out8[4] <= asSInt(UInt<8>("h00")) @[TAIL_MASK.scala 21:22]
    tm_out8[5] <= asSInt(UInt<8>("h00")) @[TAIL_MASK.scala 21:22]
    tm_out8[6] <= asSInt(UInt<8>("h00")) @[TAIL_MASK.scala 21:22]
    tm_out8[7] <= asSInt(UInt<8>("h00")) @[TAIL_MASK.scala 21:22]
    tm_out8[8] <= asSInt(UInt<8>("h00")) @[TAIL_MASK.scala 21:22]
    tm_out8[9] <= asSInt(UInt<8>("h00")) @[TAIL_MASK.scala 21:22]
    tm_out8[10] <= asSInt(UInt<8>("h00")) @[TAIL_MASK.scala 21:22]
    tm_out8[11] <= asSInt(UInt<8>("h00")) @[TAIL_MASK.scala 21:22]
    tm_out8[12] <= asSInt(UInt<8>("h00")) @[TAIL_MASK.scala 21:22]
    tm_out8[13] <= asSInt(UInt<8>("h00")) @[TAIL_MASK.scala 21:22]
    tm_out8[14] <= asSInt(UInt<8>("h00")) @[TAIL_MASK.scala 21:22]
    tm_out8[15] <= asSInt(UInt<8>("h00")) @[TAIL_MASK.scala 21:22]
    wire tm_out16 : SInt<16>[8] @[TAIL_MASK.scala 22:23]
    tm_out16[0] <= asSInt(UInt<16>("h00")) @[TAIL_MASK.scala 22:23]
    tm_out16[1] <= asSInt(UInt<16>("h00")) @[TAIL_MASK.scala 22:23]
    tm_out16[2] <= asSInt(UInt<16>("h00")) @[TAIL_MASK.scala 22:23]
    tm_out16[3] <= asSInt(UInt<16>("h00")) @[TAIL_MASK.scala 22:23]
    tm_out16[4] <= asSInt(UInt<16>("h00")) @[TAIL_MASK.scala 22:23]
    tm_out16[5] <= asSInt(UInt<16>("h00")) @[TAIL_MASK.scala 22:23]
    tm_out16[6] <= asSInt(UInt<16>("h00")) @[TAIL_MASK.scala 22:23]
    tm_out16[7] <= asSInt(UInt<16>("h00")) @[TAIL_MASK.scala 22:23]
    wire tm_out32 : SInt<32>[4] @[TAIL_MASK.scala 23:23]
    tm_out32[0] <= asSInt(UInt<32>("h00")) @[TAIL_MASK.scala 23:23]
    tm_out32[1] <= asSInt(UInt<32>("h00")) @[TAIL_MASK.scala 23:23]
    tm_out32[2] <= asSInt(UInt<32>("h00")) @[TAIL_MASK.scala 23:23]
    tm_out32[3] <= asSInt(UInt<32>("h00")) @[TAIL_MASK.scala 23:23]
    wire tm_out64 : SInt<64>[2] @[TAIL_MASK.scala 24:23]
    tm_out64[0] <= asSInt(UInt<64>("h00")) @[TAIL_MASK.scala 24:23]
    tm_out64[1] <= asSInt(UInt<64>("h00")) @[TAIL_MASK.scala 24:23]
    wire vd8 : SInt<8>[16] @[TAIL_MASK.scala 26:18]
    vd8[0] <= asSInt(UInt<8>("h00")) @[TAIL_MASK.scala 26:18]
    vd8[1] <= asSInt(UInt<8>("h00")) @[TAIL_MASK.scala 26:18]
    vd8[2] <= asSInt(UInt<8>("h00")) @[TAIL_MASK.scala 26:18]
    vd8[3] <= asSInt(UInt<8>("h00")) @[TAIL_MASK.scala 26:18]
    vd8[4] <= asSInt(UInt<8>("h00")) @[TAIL_MASK.scala 26:18]
    vd8[5] <= asSInt(UInt<8>("h00")) @[TAIL_MASK.scala 26:18]
    vd8[6] <= asSInt(UInt<8>("h00")) @[TAIL_MASK.scala 26:18]
    vd8[7] <= asSInt(UInt<8>("h00")) @[TAIL_MASK.scala 26:18]
    vd8[8] <= asSInt(UInt<8>("h00")) @[TAIL_MASK.scala 26:18]
    vd8[9] <= asSInt(UInt<8>("h00")) @[TAIL_MASK.scala 26:18]
    vd8[10] <= asSInt(UInt<8>("h00")) @[TAIL_MASK.scala 26:18]
    vd8[11] <= asSInt(UInt<8>("h00")) @[TAIL_MASK.scala 26:18]
    vd8[12] <= asSInt(UInt<8>("h00")) @[TAIL_MASK.scala 26:18]
    vd8[13] <= asSInt(UInt<8>("h00")) @[TAIL_MASK.scala 26:18]
    vd8[14] <= asSInt(UInt<8>("h00")) @[TAIL_MASK.scala 26:18]
    vd8[15] <= asSInt(UInt<8>("h00")) @[TAIL_MASK.scala 26:18]
    wire vd16 : SInt<16>[8] @[TAIL_MASK.scala 27:19]
    vd16[0] <= asSInt(UInt<16>("h00")) @[TAIL_MASK.scala 27:19]
    vd16[1] <= asSInt(UInt<16>("h00")) @[TAIL_MASK.scala 27:19]
    vd16[2] <= asSInt(UInt<16>("h00")) @[TAIL_MASK.scala 27:19]
    vd16[3] <= asSInt(UInt<16>("h00")) @[TAIL_MASK.scala 27:19]
    vd16[4] <= asSInt(UInt<16>("h00")) @[TAIL_MASK.scala 27:19]
    vd16[5] <= asSInt(UInt<16>("h00")) @[TAIL_MASK.scala 27:19]
    vd16[6] <= asSInt(UInt<16>("h00")) @[TAIL_MASK.scala 27:19]
    vd16[7] <= asSInt(UInt<16>("h00")) @[TAIL_MASK.scala 27:19]
    wire vd32 : SInt<32>[4] @[TAIL_MASK.scala 28:19]
    vd32[0] <= asSInt(UInt<32>("h00")) @[TAIL_MASK.scala 28:19]
    vd32[1] <= asSInt(UInt<32>("h00")) @[TAIL_MASK.scala 28:19]
    vd32[2] <= asSInt(UInt<32>("h00")) @[TAIL_MASK.scala 28:19]
    vd32[3] <= asSInt(UInt<32>("h00")) @[TAIL_MASK.scala 28:19]
    wire vd64 : SInt<64>[2] @[TAIL_MASK.scala 29:19]
    vd64[0] <= asSInt(UInt<64>("h00")) @[TAIL_MASK.scala 29:19]
    vd64[1] <= asSInt(UInt<64>("h00")) @[TAIL_MASK.scala 29:19]
    wire v_out8 : SInt<8>[16] @[TAIL_MASK.scala 31:21]
    v_out8[0] <= asSInt(UInt<8>("h00")) @[TAIL_MASK.scala 31:21]
    v_out8[1] <= asSInt(UInt<8>("h00")) @[TAIL_MASK.scala 31:21]
    v_out8[2] <= asSInt(UInt<8>("h00")) @[TAIL_MASK.scala 31:21]
    v_out8[3] <= asSInt(UInt<8>("h00")) @[TAIL_MASK.scala 31:21]
    v_out8[4] <= asSInt(UInt<8>("h00")) @[TAIL_MASK.scala 31:21]
    v_out8[5] <= asSInt(UInt<8>("h00")) @[TAIL_MASK.scala 31:21]
    v_out8[6] <= asSInt(UInt<8>("h00")) @[TAIL_MASK.scala 31:21]
    v_out8[7] <= asSInt(UInt<8>("h00")) @[TAIL_MASK.scala 31:21]
    v_out8[8] <= asSInt(UInt<8>("h00")) @[TAIL_MASK.scala 31:21]
    v_out8[9] <= asSInt(UInt<8>("h00")) @[TAIL_MASK.scala 31:21]
    v_out8[10] <= asSInt(UInt<8>("h00")) @[TAIL_MASK.scala 31:21]
    v_out8[11] <= asSInt(UInt<8>("h00")) @[TAIL_MASK.scala 31:21]
    v_out8[12] <= asSInt(UInt<8>("h00")) @[TAIL_MASK.scala 31:21]
    v_out8[13] <= asSInt(UInt<8>("h00")) @[TAIL_MASK.scala 31:21]
    v_out8[14] <= asSInt(UInt<8>("h00")) @[TAIL_MASK.scala 31:21]
    v_out8[15] <= asSInt(UInt<8>("h00")) @[TAIL_MASK.scala 31:21]
    wire v_out16 : SInt<16>[8] @[TAIL_MASK.scala 32:22]
    v_out16[0] <= asSInt(UInt<16>("h00")) @[TAIL_MASK.scala 32:22]
    v_out16[1] <= asSInt(UInt<16>("h00")) @[TAIL_MASK.scala 32:22]
    v_out16[2] <= asSInt(UInt<16>("h00")) @[TAIL_MASK.scala 32:22]
    v_out16[3] <= asSInt(UInt<16>("h00")) @[TAIL_MASK.scala 32:22]
    v_out16[4] <= asSInt(UInt<16>("h00")) @[TAIL_MASK.scala 32:22]
    v_out16[5] <= asSInt(UInt<16>("h00")) @[TAIL_MASK.scala 32:22]
    v_out16[6] <= asSInt(UInt<16>("h00")) @[TAIL_MASK.scala 32:22]
    v_out16[7] <= asSInt(UInt<16>("h00")) @[TAIL_MASK.scala 32:22]
    wire v_out32 : SInt<32>[4] @[TAIL_MASK.scala 33:22]
    v_out32[0] <= asSInt(UInt<32>("h00")) @[TAIL_MASK.scala 33:22]
    v_out32[1] <= asSInt(UInt<32>("h00")) @[TAIL_MASK.scala 33:22]
    v_out32[2] <= asSInt(UInt<32>("h00")) @[TAIL_MASK.scala 33:22]
    v_out32[3] <= asSInt(UInt<32>("h00")) @[TAIL_MASK.scala 33:22]
    wire v_out64 : SInt<64>[2] @[TAIL_MASK.scala 34:22]
    v_out64[0] <= asSInt(UInt<64>("h00")) @[TAIL_MASK.scala 34:22]
    v_out64[1] <= asSInt(UInt<64>("h00")) @[TAIL_MASK.scala 34:22]
    node _T = eq(io.tm_sew, UInt<2>("h03")) @[TAIL_MASK.scala 37:17]
    when _T : @[TAIL_MASK.scala 37:31]
      node _tm_out64_0_T = bits(io.V_out_alu, 63, 0) @[TAIL_MASK.scala 38:32]
      node _tm_out64_0_T_1 = asSInt(_tm_out64_0_T) @[TAIL_MASK.scala 38:39]
      tm_out64[0] <= _tm_out64_0_T_1 @[TAIL_MASK.scala 38:17]
      node _tm_out64_1_T = bits(io.V_out_alu, 127, 64) @[TAIL_MASK.scala 39:32]
      node _tm_out64_1_T_1 = asSInt(_tm_out64_1_T) @[TAIL_MASK.scala 39:41]
      tm_out64[1] <= _tm_out64_1_T_1 @[TAIL_MASK.scala 39:17]
      node _vd64_0_T = bits(io.alu_vd_data_pre, 63, 0) @[TAIL_MASK.scala 41:34]
      node _vd64_0_T_1 = asSInt(_vd64_0_T) @[TAIL_MASK.scala 41:41]
      vd64[0] <= _vd64_0_T_1 @[TAIL_MASK.scala 41:13]
      node _vd64_1_T = bits(io.alu_vd_data_pre, 127, 64) @[TAIL_MASK.scala 42:34]
      node _vd64_1_T_1 = asSInt(_vd64_1_T) @[TAIL_MASK.scala 42:43]
      vd64[1] <= _vd64_1_T_1 @[TAIL_MASK.scala 42:13]
      skip @[TAIL_MASK.scala 37:31]
    else : @[TAIL_MASK.scala 44:37]
      node _T_1 = eq(io.tm_sew, UInt<2>("h02")) @[TAIL_MASK.scala 44:23]
      when _T_1 : @[TAIL_MASK.scala 44:37]
        node _tm_out32_0_T = bits(io.V_out_alu, 31, 0) @[TAIL_MASK.scala 45:32]
        node _tm_out32_0_T_1 = asSInt(_tm_out32_0_T) @[TAIL_MASK.scala 45:39]
        tm_out32[0] <= _tm_out32_0_T_1 @[TAIL_MASK.scala 45:17]
        node _tm_out32_1_T = bits(io.V_out_alu, 63, 32) @[TAIL_MASK.scala 46:32]
        node _tm_out32_1_T_1 = asSInt(_tm_out32_1_T) @[TAIL_MASK.scala 46:40]
        tm_out32[1] <= _tm_out32_1_T_1 @[TAIL_MASK.scala 46:17]
        node _tm_out32_2_T = bits(io.V_out_alu, 95, 64) @[TAIL_MASK.scala 47:32]
        node _tm_out32_2_T_1 = asSInt(_tm_out32_2_T) @[TAIL_MASK.scala 47:40]
        tm_out32[2] <= _tm_out32_2_T_1 @[TAIL_MASK.scala 47:17]
        node _tm_out32_3_T = bits(io.V_out_alu, 127, 96) @[TAIL_MASK.scala 48:32]
        node _tm_out32_3_T_1 = asSInt(_tm_out32_3_T) @[TAIL_MASK.scala 48:41]
        tm_out32[3] <= _tm_out32_3_T_1 @[TAIL_MASK.scala 48:17]
        node _vd32_0_T = bits(io.alu_vd_data_pre, 31, 0) @[TAIL_MASK.scala 50:34]
        node _vd32_0_T_1 = asSInt(_vd32_0_T) @[TAIL_MASK.scala 50:41]
        vd32[0] <= _vd32_0_T_1 @[TAIL_MASK.scala 50:13]
        node _vd32_1_T = bits(io.alu_vd_data_pre, 63, 32) @[TAIL_MASK.scala 51:34]
        node _vd32_1_T_1 = asSInt(_vd32_1_T) @[TAIL_MASK.scala 51:42]
        vd32[1] <= _vd32_1_T_1 @[TAIL_MASK.scala 51:13]
        node _vd32_2_T = bits(io.alu_vd_data_pre, 95, 64) @[TAIL_MASK.scala 52:34]
        node _vd32_2_T_1 = asSInt(_vd32_2_T) @[TAIL_MASK.scala 52:42]
        vd32[2] <= _vd32_2_T_1 @[TAIL_MASK.scala 52:13]
        node _vd32_3_T = bits(io.alu_vd_data_pre, 127, 96) @[TAIL_MASK.scala 53:34]
        node _vd32_3_T_1 = asSInt(_vd32_3_T) @[TAIL_MASK.scala 53:43]
        vd32[3] <= _vd32_3_T_1 @[TAIL_MASK.scala 53:13]
        skip @[TAIL_MASK.scala 44:37]
      else : @[TAIL_MASK.scala 55:37]
        node _T_2 = eq(io.tm_sew, UInt<1>("h01")) @[TAIL_MASK.scala 55:23]
        when _T_2 : @[TAIL_MASK.scala 55:37]
          node _tm_out16_0_T = bits(io.V_out_alu, 15, 0) @[TAIL_MASK.scala 56:32]
          node _tm_out16_0_T_1 = asSInt(_tm_out16_0_T) @[TAIL_MASK.scala 56:39]
          tm_out16[0] <= _tm_out16_0_T_1 @[TAIL_MASK.scala 56:17]
          node _tm_out16_1_T = bits(io.V_out_alu, 31, 16) @[TAIL_MASK.scala 57:32]
          node _tm_out16_1_T_1 = asSInt(_tm_out16_1_T) @[TAIL_MASK.scala 57:40]
          tm_out16[1] <= _tm_out16_1_T_1 @[TAIL_MASK.scala 57:17]
          node _tm_out16_2_T = bits(io.V_out_alu, 47, 32) @[TAIL_MASK.scala 58:32]
          node _tm_out16_2_T_1 = asSInt(_tm_out16_2_T) @[TAIL_MASK.scala 58:40]
          tm_out16[2] <= _tm_out16_2_T_1 @[TAIL_MASK.scala 58:17]
          node _tm_out16_3_T = bits(io.V_out_alu, 63, 48) @[TAIL_MASK.scala 59:32]
          node _tm_out16_3_T_1 = asSInt(_tm_out16_3_T) @[TAIL_MASK.scala 59:40]
          tm_out16[3] <= _tm_out16_3_T_1 @[TAIL_MASK.scala 59:17]
          node _tm_out16_4_T = bits(io.V_out_alu, 79, 64) @[TAIL_MASK.scala 60:32]
          node _tm_out16_4_T_1 = asSInt(_tm_out16_4_T) @[TAIL_MASK.scala 60:40]
          tm_out16[4] <= _tm_out16_4_T_1 @[TAIL_MASK.scala 60:17]
          node _tm_out16_5_T = bits(io.V_out_alu, 95, 80) @[TAIL_MASK.scala 61:32]
          node _tm_out16_5_T_1 = asSInt(_tm_out16_5_T) @[TAIL_MASK.scala 61:40]
          tm_out16[5] <= _tm_out16_5_T_1 @[TAIL_MASK.scala 61:17]
          node _tm_out16_6_T = bits(io.V_out_alu, 111, 96) @[TAIL_MASK.scala 62:32]
          node _tm_out16_6_T_1 = asSInt(_tm_out16_6_T) @[TAIL_MASK.scala 62:41]
          tm_out16[6] <= _tm_out16_6_T_1 @[TAIL_MASK.scala 62:17]
          node _tm_out16_7_T = bits(io.V_out_alu, 127, 112) @[TAIL_MASK.scala 63:32]
          node _tm_out16_7_T_1 = asSInt(_tm_out16_7_T) @[TAIL_MASK.scala 63:42]
          tm_out16[7] <= _tm_out16_7_T_1 @[TAIL_MASK.scala 63:17]
          node _vd16_0_T = bits(io.alu_vd_data_pre, 15, 0) @[TAIL_MASK.scala 65:34]
          node _vd16_0_T_1 = asSInt(_vd16_0_T) @[TAIL_MASK.scala 65:41]
          vd16[0] <= _vd16_0_T_1 @[TAIL_MASK.scala 65:13]
          node _vd16_1_T = bits(io.alu_vd_data_pre, 31, 16) @[TAIL_MASK.scala 66:34]
          node _vd16_1_T_1 = asSInt(_vd16_1_T) @[TAIL_MASK.scala 66:42]
          vd16[1] <= _vd16_1_T_1 @[TAIL_MASK.scala 66:13]
          node _vd16_2_T = bits(io.alu_vd_data_pre, 47, 32) @[TAIL_MASK.scala 67:34]
          node _vd16_2_T_1 = asSInt(_vd16_2_T) @[TAIL_MASK.scala 67:42]
          vd16[2] <= _vd16_2_T_1 @[TAIL_MASK.scala 67:13]
          node _vd16_3_T = bits(io.alu_vd_data_pre, 63, 48) @[TAIL_MASK.scala 68:34]
          node _vd16_3_T_1 = asSInt(_vd16_3_T) @[TAIL_MASK.scala 68:42]
          vd16[3] <= _vd16_3_T_1 @[TAIL_MASK.scala 68:13]
          node _vd16_4_T = bits(io.alu_vd_data_pre, 79, 64) @[TAIL_MASK.scala 69:34]
          node _vd16_4_T_1 = asSInt(_vd16_4_T) @[TAIL_MASK.scala 69:42]
          vd16[4] <= _vd16_4_T_1 @[TAIL_MASK.scala 69:13]
          node _vd16_5_T = bits(io.alu_vd_data_pre, 95, 80) @[TAIL_MASK.scala 70:34]
          node _vd16_5_T_1 = asSInt(_vd16_5_T) @[TAIL_MASK.scala 70:42]
          vd16[5] <= _vd16_5_T_1 @[TAIL_MASK.scala 70:13]
          node _vd16_6_T = bits(io.alu_vd_data_pre, 111, 96) @[TAIL_MASK.scala 71:34]
          node _vd16_6_T_1 = asSInt(_vd16_6_T) @[TAIL_MASK.scala 71:43]
          vd16[6] <= _vd16_6_T_1 @[TAIL_MASK.scala 71:13]
          node _vd16_7_T = bits(io.alu_vd_data_pre, 127, 112) @[TAIL_MASK.scala 72:34]
          node _vd16_7_T_1 = asSInt(_vd16_7_T) @[TAIL_MASK.scala 72:44]
          vd16[7] <= _vd16_7_T_1 @[TAIL_MASK.scala 72:13]
          skip @[TAIL_MASK.scala 55:37]
        else : @[TAIL_MASK.scala 74:37]
          node _T_3 = eq(io.tm_sew, UInt<1>("h00")) @[TAIL_MASK.scala 74:23]
          when _T_3 : @[TAIL_MASK.scala 74:37]
            node _tm_out8_0_T = bits(io.V_out_alu, 7, 0) @[TAIL_MASK.scala 75:31]
            node _tm_out8_0_T_1 = asSInt(_tm_out8_0_T) @[TAIL_MASK.scala 75:37]
            tm_out8[0] <= _tm_out8_0_T_1 @[TAIL_MASK.scala 75:16]
            node _tm_out8_1_T = bits(io.V_out_alu, 15, 8) @[TAIL_MASK.scala 76:31]
            node _tm_out8_1_T_1 = asSInt(_tm_out8_1_T) @[TAIL_MASK.scala 76:38]
            tm_out8[1] <= _tm_out8_1_T_1 @[TAIL_MASK.scala 76:16]
            node _tm_out8_2_T = bits(io.V_out_alu, 23, 16) @[TAIL_MASK.scala 77:31]
            node _tm_out8_2_T_1 = asSInt(_tm_out8_2_T) @[TAIL_MASK.scala 77:39]
            tm_out8[2] <= _tm_out8_2_T_1 @[TAIL_MASK.scala 77:16]
            node _tm_out8_3_T = bits(io.V_out_alu, 31, 24) @[TAIL_MASK.scala 78:31]
            node _tm_out8_3_T_1 = asSInt(_tm_out8_3_T) @[TAIL_MASK.scala 78:39]
            tm_out8[3] <= _tm_out8_3_T_1 @[TAIL_MASK.scala 78:16]
            node _tm_out8_4_T = bits(io.V_out_alu, 39, 32) @[TAIL_MASK.scala 79:31]
            node _tm_out8_4_T_1 = asSInt(_tm_out8_4_T) @[TAIL_MASK.scala 79:39]
            tm_out8[4] <= _tm_out8_4_T_1 @[TAIL_MASK.scala 79:16]
            node _tm_out8_5_T = bits(io.V_out_alu, 47, 40) @[TAIL_MASK.scala 80:31]
            node _tm_out8_5_T_1 = asSInt(_tm_out8_5_T) @[TAIL_MASK.scala 80:39]
            tm_out8[5] <= _tm_out8_5_T_1 @[TAIL_MASK.scala 80:16]
            node _tm_out8_6_T = bits(io.V_out_alu, 55, 48) @[TAIL_MASK.scala 81:31]
            node _tm_out8_6_T_1 = asSInt(_tm_out8_6_T) @[TAIL_MASK.scala 81:39]
            tm_out8[6] <= _tm_out8_6_T_1 @[TAIL_MASK.scala 81:16]
            node _tm_out8_7_T = bits(io.V_out_alu, 63, 56) @[TAIL_MASK.scala 82:31]
            node _tm_out8_7_T_1 = asSInt(_tm_out8_7_T) @[TAIL_MASK.scala 82:39]
            tm_out8[7] <= _tm_out8_7_T_1 @[TAIL_MASK.scala 82:16]
            node _tm_out8_8_T = bits(io.V_out_alu, 71, 64) @[TAIL_MASK.scala 83:31]
            node _tm_out8_8_T_1 = asSInt(_tm_out8_8_T) @[TAIL_MASK.scala 83:39]
            tm_out8[8] <= _tm_out8_8_T_1 @[TAIL_MASK.scala 83:16]
            node _tm_out8_9_T = bits(io.V_out_alu, 79, 72) @[TAIL_MASK.scala 84:31]
            node _tm_out8_9_T_1 = asSInt(_tm_out8_9_T) @[TAIL_MASK.scala 84:39]
            tm_out8[9] <= _tm_out8_9_T_1 @[TAIL_MASK.scala 84:16]
            node _tm_out8_10_T = bits(io.V_out_alu, 87, 80) @[TAIL_MASK.scala 85:32]
            node _tm_out8_10_T_1 = asSInt(_tm_out8_10_T) @[TAIL_MASK.scala 85:40]
            tm_out8[10] <= _tm_out8_10_T_1 @[TAIL_MASK.scala 85:17]
            node _tm_out8_11_T = bits(io.V_out_alu, 95, 88) @[TAIL_MASK.scala 86:32]
            node _tm_out8_11_T_1 = asSInt(_tm_out8_11_T) @[TAIL_MASK.scala 86:40]
            tm_out8[11] <= _tm_out8_11_T_1 @[TAIL_MASK.scala 86:17]
            node _tm_out8_12_T = bits(io.V_out_alu, 103, 96) @[TAIL_MASK.scala 87:32]
            node _tm_out8_12_T_1 = asSInt(_tm_out8_12_T) @[TAIL_MASK.scala 87:41]
            tm_out8[12] <= _tm_out8_12_T_1 @[TAIL_MASK.scala 87:17]
            node _tm_out8_13_T = bits(io.V_out_alu, 111, 104) @[TAIL_MASK.scala 88:32]
            node _tm_out8_13_T_1 = asSInt(_tm_out8_13_T) @[TAIL_MASK.scala 88:42]
            tm_out8[13] <= _tm_out8_13_T_1 @[TAIL_MASK.scala 88:17]
            node _tm_out8_14_T = bits(io.V_out_alu, 119, 112) @[TAIL_MASK.scala 89:32]
            node _tm_out8_14_T_1 = asSInt(_tm_out8_14_T) @[TAIL_MASK.scala 89:42]
            tm_out8[14] <= _tm_out8_14_T_1 @[TAIL_MASK.scala 89:17]
            node _tm_out8_15_T = bits(io.V_out_alu, 127, 120) @[TAIL_MASK.scala 90:32]
            node _tm_out8_15_T_1 = asSInt(_tm_out8_15_T) @[TAIL_MASK.scala 90:42]
            tm_out8[15] <= _tm_out8_15_T_1 @[TAIL_MASK.scala 90:17]
            node _vd8_0_T = bits(io.alu_vd_data_pre, 7, 0) @[TAIL_MASK.scala 92:33]
            node _vd8_0_T_1 = asSInt(_vd8_0_T) @[TAIL_MASK.scala 92:39]
            vd8[0] <= _vd8_0_T_1 @[TAIL_MASK.scala 92:12]
            node _vd8_1_T = bits(io.alu_vd_data_pre, 15, 8) @[TAIL_MASK.scala 93:33]
            node _vd8_1_T_1 = asSInt(_vd8_1_T) @[TAIL_MASK.scala 93:40]
            vd8[1] <= _vd8_1_T_1 @[TAIL_MASK.scala 93:12]
            node _vd8_2_T = bits(io.alu_vd_data_pre, 23, 16) @[TAIL_MASK.scala 94:33]
            node _vd8_2_T_1 = asSInt(_vd8_2_T) @[TAIL_MASK.scala 94:41]
            vd8[2] <= _vd8_2_T_1 @[TAIL_MASK.scala 94:12]
            node _vd8_3_T = bits(io.alu_vd_data_pre, 31, 24) @[TAIL_MASK.scala 95:33]
            node _vd8_3_T_1 = asSInt(_vd8_3_T) @[TAIL_MASK.scala 95:41]
            vd8[3] <= _vd8_3_T_1 @[TAIL_MASK.scala 95:12]
            node _vd8_4_T = bits(io.alu_vd_data_pre, 39, 32) @[TAIL_MASK.scala 96:33]
            node _vd8_4_T_1 = asSInt(_vd8_4_T) @[TAIL_MASK.scala 96:41]
            vd8[4] <= _vd8_4_T_1 @[TAIL_MASK.scala 96:12]
            node _vd8_5_T = bits(io.alu_vd_data_pre, 47, 40) @[TAIL_MASK.scala 97:33]
            node _vd8_5_T_1 = asSInt(_vd8_5_T) @[TAIL_MASK.scala 97:41]
            vd8[5] <= _vd8_5_T_1 @[TAIL_MASK.scala 97:12]
            node _vd8_6_T = bits(io.alu_vd_data_pre, 55, 48) @[TAIL_MASK.scala 98:33]
            node _vd8_6_T_1 = asSInt(_vd8_6_T) @[TAIL_MASK.scala 98:41]
            vd8[6] <= _vd8_6_T_1 @[TAIL_MASK.scala 98:12]
            node _vd8_7_T = bits(io.alu_vd_data_pre, 63, 56) @[TAIL_MASK.scala 99:33]
            node _vd8_7_T_1 = asSInt(_vd8_7_T) @[TAIL_MASK.scala 99:41]
            vd8[7] <= _vd8_7_T_1 @[TAIL_MASK.scala 99:12]
            node _vd8_8_T = bits(io.alu_vd_data_pre, 71, 64) @[TAIL_MASK.scala 100:33]
            node _vd8_8_T_1 = asSInt(_vd8_8_T) @[TAIL_MASK.scala 100:41]
            vd8[8] <= _vd8_8_T_1 @[TAIL_MASK.scala 100:12]
            node _vd8_9_T = bits(io.alu_vd_data_pre, 79, 72) @[TAIL_MASK.scala 101:33]
            node _vd8_9_T_1 = asSInt(_vd8_9_T) @[TAIL_MASK.scala 101:41]
            vd8[9] <= _vd8_9_T_1 @[TAIL_MASK.scala 101:12]
            node _vd8_10_T = bits(io.alu_vd_data_pre, 87, 80) @[TAIL_MASK.scala 102:34]
            node _vd8_10_T_1 = asSInt(_vd8_10_T) @[TAIL_MASK.scala 102:42]
            vd8[10] <= _vd8_10_T_1 @[TAIL_MASK.scala 102:13]
            node _vd8_11_T = bits(io.alu_vd_data_pre, 95, 88) @[TAIL_MASK.scala 103:34]
            node _vd8_11_T_1 = asSInt(_vd8_11_T) @[TAIL_MASK.scala 103:42]
            vd8[11] <= _vd8_11_T_1 @[TAIL_MASK.scala 103:13]
            node _vd8_12_T = bits(io.alu_vd_data_pre, 103, 96) @[TAIL_MASK.scala 104:34]
            node _vd8_12_T_1 = asSInt(_vd8_12_T) @[TAIL_MASK.scala 104:43]
            vd8[12] <= _vd8_12_T_1 @[TAIL_MASK.scala 104:13]
            node _vd8_13_T = bits(io.alu_vd_data_pre, 111, 104) @[TAIL_MASK.scala 105:34]
            node _vd8_13_T_1 = asSInt(_vd8_13_T) @[TAIL_MASK.scala 105:44]
            vd8[13] <= _vd8_13_T_1 @[TAIL_MASK.scala 105:13]
            node _vd8_14_T = bits(io.alu_vd_data_pre, 119, 112) @[TAIL_MASK.scala 106:34]
            node _vd8_14_T_1 = asSInt(_vd8_14_T) @[TAIL_MASK.scala 106:44]
            vd8[14] <= _vd8_14_T_1 @[TAIL_MASK.scala 106:13]
            node _vd8_15_T = bits(io.alu_vd_data_pre, 127, 120) @[TAIL_MASK.scala 107:34]
            node _vd8_15_T_1 = asSInt(_vd8_15_T) @[TAIL_MASK.scala 107:44]
            vd8[15] <= _vd8_15_T_1 @[TAIL_MASK.scala 107:13]
            skip @[TAIL_MASK.scala 74:37]
    node _T_4 = eq(io.tm_sew, UInt<2>("h03")) @[TAIL_MASK.scala 112:17]
    when _T_4 : @[TAIL_MASK.scala 112:31]
      node _T_5 = lt(UInt<1>("h00"), UInt<1>("h00")) @[TAIL_MASK.scala 114:19]
      when _T_5 : @[TAIL_MASK.scala 114:29]
        v_out64[0] <= tm_out64[0] @[TAIL_MASK.scala 115:24]
        skip @[TAIL_MASK.scala 114:29]
      else : @[TAIL_MASK.scala 117:54]
        node _T_6 = geq(UInt<1>("h00"), UInt<1>("h00")) @[TAIL_MASK.scala 117:25]
        node _T_7 = lt(UInt<1>("h00"), io.tm_vl) @[TAIL_MASK.scala 117:42]
        node _T_8 = and(_T_6, _T_7) @[TAIL_MASK.scala 117:35]
        when _T_8 : @[TAIL_MASK.scala 117:54]
          node _T_9 = eq(io.tm_vm, UInt<1>("h00")) @[TAIL_MASK.scala 118:28]
          when _T_9 : @[TAIL_MASK.scala 118:37]
            node _T_10 = bits(io.v0, 0, 0) @[TAIL_MASK.scala 119:28]
            node _T_11 = eq(_T_10, UInt<1>("h00")) @[TAIL_MASK.scala 119:32]
            node _T_12 = eq(io.tm_vma, UInt<1>("h00")) @[TAIL_MASK.scala 119:53]
            node _T_13 = and(_T_11, _T_12) @[TAIL_MASK.scala 119:40]
            when _T_13 : @[TAIL_MASK.scala 119:62]
              v_out64[0] <= vd64[0] @[TAIL_MASK.scala 120:32]
              skip @[TAIL_MASK.scala 119:62]
            else : @[TAIL_MASK.scala 121:68]
              node _T_14 = bits(io.v0, 0, 0) @[TAIL_MASK.scala 121:34]
              node _T_15 = eq(_T_14, UInt<1>("h00")) @[TAIL_MASK.scala 121:38]
              node _T_16 = eq(io.tm_vma, UInt<1>("h01")) @[TAIL_MASK.scala 121:59]
              node _T_17 = and(_T_15, _T_16) @[TAIL_MASK.scala 121:46]
              when _T_17 : @[TAIL_MASK.scala 121:68]
                node _v_out64_0_T = asSInt(UInt<64>("h0ffffffffffffffff")) @[TAIL_MASK.scala 122:107]
                v_out64[0] <= _v_out64_0_T @[TAIL_MASK.scala 122:32]
                skip @[TAIL_MASK.scala 121:68]
              else : @[TAIL_MASK.scala 123:48]
                node _T_18 = bits(io.v0, 0, 0) @[TAIL_MASK.scala 123:34]
                node _T_19 = eq(_T_18, UInt<1>("h01")) @[TAIL_MASK.scala 123:38]
                when _T_19 : @[TAIL_MASK.scala 123:48]
                  v_out64[0] <= tm_out64[0] @[TAIL_MASK.scala 124:32]
                  skip @[TAIL_MASK.scala 123:48]
            skip @[TAIL_MASK.scala 118:37]
          else : @[TAIL_MASK.scala 126:25]
            v_out64[0] <= tm_out64[0] @[TAIL_MASK.scala 127:28]
            skip @[TAIL_MASK.scala 126:25]
          skip @[TAIL_MASK.scala 117:54]
        else : @[TAIL_MASK.scala 130:51]
          node _T_20 = geq(UInt<1>("h00"), io.tm_vl) @[TAIL_MASK.scala 130:25]
          node _T_21 = lt(UInt<1>("h00"), UInt<2>("h02")) @[TAIL_MASK.scala 130:44]
          node _T_22 = and(_T_20, _T_21) @[TAIL_MASK.scala 130:37]
          when _T_22 : @[TAIL_MASK.scala 130:51]
            node _T_23 = eq(io.tm_vta, UInt<1>("h00")) @[TAIL_MASK.scala 131:29]
            when _T_23 : @[TAIL_MASK.scala 131:38]
              v_out64[0] <= vd64[0] @[TAIL_MASK.scala 132:28]
              skip @[TAIL_MASK.scala 131:38]
            else : @[TAIL_MASK.scala 133:25]
              node _v_out64_0_T_1 = asSInt(UInt<64>("h0ffffffffffffffff")) @[TAIL_MASK.scala 134:103]
              v_out64[0] <= _v_out64_0_T_1 @[TAIL_MASK.scala 134:28]
              skip @[TAIL_MASK.scala 133:25]
            skip @[TAIL_MASK.scala 130:51]
          else : @[TAIL_MASK.scala 137:21]
            v_out64[0] <= asSInt(UInt<1>("h00")) @[TAIL_MASK.scala 138:24]
            skip @[TAIL_MASK.scala 137:21]
      node _T_24 = lt(UInt<1>("h01"), UInt<1>("h00")) @[TAIL_MASK.scala 114:19]
      when _T_24 : @[TAIL_MASK.scala 114:29]
        v_out64[1] <= tm_out64[1] @[TAIL_MASK.scala 115:24]
        skip @[TAIL_MASK.scala 114:29]
      else : @[TAIL_MASK.scala 117:54]
        node _T_25 = geq(UInt<1>("h01"), UInt<1>("h00")) @[TAIL_MASK.scala 117:25]
        node _T_26 = lt(UInt<1>("h01"), io.tm_vl) @[TAIL_MASK.scala 117:42]
        node _T_27 = and(_T_25, _T_26) @[TAIL_MASK.scala 117:35]
        when _T_27 : @[TAIL_MASK.scala 117:54]
          node _T_28 = eq(io.tm_vm, UInt<1>("h00")) @[TAIL_MASK.scala 118:28]
          when _T_28 : @[TAIL_MASK.scala 118:37]
            node _T_29 = bits(io.v0, 1, 1) @[TAIL_MASK.scala 119:28]
            node _T_30 = eq(_T_29, UInt<1>("h00")) @[TAIL_MASK.scala 119:32]
            node _T_31 = eq(io.tm_vma, UInt<1>("h00")) @[TAIL_MASK.scala 119:53]
            node _T_32 = and(_T_30, _T_31) @[TAIL_MASK.scala 119:40]
            when _T_32 : @[TAIL_MASK.scala 119:62]
              v_out64[1] <= vd64[1] @[TAIL_MASK.scala 120:32]
              skip @[TAIL_MASK.scala 119:62]
            else : @[TAIL_MASK.scala 121:68]
              node _T_33 = bits(io.v0, 1, 1) @[TAIL_MASK.scala 121:34]
              node _T_34 = eq(_T_33, UInt<1>("h00")) @[TAIL_MASK.scala 121:38]
              node _T_35 = eq(io.tm_vma, UInt<1>("h01")) @[TAIL_MASK.scala 121:59]
              node _T_36 = and(_T_34, _T_35) @[TAIL_MASK.scala 121:46]
              when _T_36 : @[TAIL_MASK.scala 121:68]
                node _v_out64_1_T = asSInt(UInt<64>("h0ffffffffffffffff")) @[TAIL_MASK.scala 122:107]
                v_out64[1] <= _v_out64_1_T @[TAIL_MASK.scala 122:32]
                skip @[TAIL_MASK.scala 121:68]
              else : @[TAIL_MASK.scala 123:48]
                node _T_37 = bits(io.v0, 1, 1) @[TAIL_MASK.scala 123:34]
                node _T_38 = eq(_T_37, UInt<1>("h01")) @[TAIL_MASK.scala 123:38]
                when _T_38 : @[TAIL_MASK.scala 123:48]
                  v_out64[1] <= tm_out64[1] @[TAIL_MASK.scala 124:32]
                  skip @[TAIL_MASK.scala 123:48]
            skip @[TAIL_MASK.scala 118:37]
          else : @[TAIL_MASK.scala 126:25]
            v_out64[1] <= tm_out64[1] @[TAIL_MASK.scala 127:28]
            skip @[TAIL_MASK.scala 126:25]
          skip @[TAIL_MASK.scala 117:54]
        else : @[TAIL_MASK.scala 130:51]
          node _T_39 = geq(UInt<1>("h01"), io.tm_vl) @[TAIL_MASK.scala 130:25]
          node _T_40 = lt(UInt<1>("h01"), UInt<2>("h02")) @[TAIL_MASK.scala 130:44]
          node _T_41 = and(_T_39, _T_40) @[TAIL_MASK.scala 130:37]
          when _T_41 : @[TAIL_MASK.scala 130:51]
            node _T_42 = eq(io.tm_vta, UInt<1>("h00")) @[TAIL_MASK.scala 131:29]
            when _T_42 : @[TAIL_MASK.scala 131:38]
              v_out64[1] <= vd64[1] @[TAIL_MASK.scala 132:28]
              skip @[TAIL_MASK.scala 131:38]
            else : @[TAIL_MASK.scala 133:25]
              node _v_out64_1_T_1 = asSInt(UInt<64>("h0ffffffffffffffff")) @[TAIL_MASK.scala 134:103]
              v_out64[1] <= _v_out64_1_T_1 @[TAIL_MASK.scala 134:28]
              skip @[TAIL_MASK.scala 133:25]
            skip @[TAIL_MASK.scala 130:51]
          else : @[TAIL_MASK.scala 137:21]
            v_out64[1] <= asSInt(UInt<1>("h00")) @[TAIL_MASK.scala 138:24]
            skip @[TAIL_MASK.scala 137:21]
      node io_Vector_Out_lo = asUInt(v_out64[0]) @[Cat.scala 30:58]
      node io_Vector_Out_hi = asUInt(v_out64[1]) @[Cat.scala 30:58]
      node _io_Vector_Out_T = cat(io_Vector_Out_hi, io_Vector_Out_lo) @[Cat.scala 30:58]
      node _io_Vector_Out_T_1 = asSInt(_io_Vector_Out_T) @[TAIL_MASK.scala 142:52]
      io.Vector_Out <= _io_Vector_Out_T_1 @[TAIL_MASK.scala 142:19]
      skip @[TAIL_MASK.scala 112:31]
    else : @[TAIL_MASK.scala 144:37]
      node _T_43 = eq(io.tm_sew, UInt<2>("h02")) @[TAIL_MASK.scala 144:23]
      when _T_43 : @[TAIL_MASK.scala 144:37]
        node _T_44 = lt(UInt<1>("h00"), UInt<1>("h00")) @[TAIL_MASK.scala 146:19]
        when _T_44 : @[TAIL_MASK.scala 146:29]
          v_out32[0] <= tm_out32[0] @[TAIL_MASK.scala 147:24]
          skip @[TAIL_MASK.scala 146:29]
        else : @[TAIL_MASK.scala 149:54]
          node _T_45 = geq(UInt<1>("h00"), UInt<1>("h00")) @[TAIL_MASK.scala 149:25]
          node _T_46 = lt(UInt<1>("h00"), io.tm_vl) @[TAIL_MASK.scala 149:42]
          node _T_47 = and(_T_45, _T_46) @[TAIL_MASK.scala 149:35]
          when _T_47 : @[TAIL_MASK.scala 149:54]
            node _T_48 = eq(io.tm_vm, UInt<1>("h00")) @[TAIL_MASK.scala 150:28]
            when _T_48 : @[TAIL_MASK.scala 150:37]
              node _T_49 = bits(io.v0, 0, 0) @[TAIL_MASK.scala 151:28]
              node _T_50 = eq(_T_49, UInt<1>("h00")) @[TAIL_MASK.scala 151:32]
              node _T_51 = eq(io.tm_vma, UInt<1>("h00")) @[TAIL_MASK.scala 151:53]
              node _T_52 = and(_T_50, _T_51) @[TAIL_MASK.scala 151:40]
              when _T_52 : @[TAIL_MASK.scala 151:62]
                v_out32[0] <= vd32[0] @[TAIL_MASK.scala 152:32]
                skip @[TAIL_MASK.scala 151:62]
              else : @[TAIL_MASK.scala 153:68]
                node _T_53 = bits(io.v0, 0, 0) @[TAIL_MASK.scala 153:34]
                node _T_54 = eq(_T_53, UInt<1>("h00")) @[TAIL_MASK.scala 153:38]
                node _T_55 = eq(io.tm_vma, UInt<1>("h01")) @[TAIL_MASK.scala 153:59]
                node _T_56 = and(_T_54, _T_55) @[TAIL_MASK.scala 153:46]
                when _T_56 : @[TAIL_MASK.scala 153:68]
                  node _v_out32_0_T = asSInt(UInt<32>("h0ffffffff")) @[TAIL_MASK.scala 154:75]
                  v_out32[0] <= _v_out32_0_T @[TAIL_MASK.scala 154:32]
                  skip @[TAIL_MASK.scala 153:68]
                else : @[TAIL_MASK.scala 155:48]
                  node _T_57 = bits(io.v0, 0, 0) @[TAIL_MASK.scala 155:34]
                  node _T_58 = eq(_T_57, UInt<1>("h01")) @[TAIL_MASK.scala 155:38]
                  when _T_58 : @[TAIL_MASK.scala 155:48]
                    v_out32[0] <= tm_out32[0] @[TAIL_MASK.scala 156:32]
                    skip @[TAIL_MASK.scala 155:48]
              skip @[TAIL_MASK.scala 150:37]
            else : @[TAIL_MASK.scala 158:25]
              v_out32[0] <= tm_out32[0] @[TAIL_MASK.scala 159:28]
              skip @[TAIL_MASK.scala 158:25]
            skip @[TAIL_MASK.scala 149:54]
          else : @[TAIL_MASK.scala 162:51]
            node _T_59 = geq(UInt<1>("h00"), io.tm_vl) @[TAIL_MASK.scala 162:25]
            node _T_60 = lt(UInt<1>("h00"), UInt<3>("h04")) @[TAIL_MASK.scala 162:44]
            node _T_61 = and(_T_59, _T_60) @[TAIL_MASK.scala 162:37]
            when _T_61 : @[TAIL_MASK.scala 162:51]
              node _T_62 = eq(io.tm_vta, UInt<1>("h00")) @[TAIL_MASK.scala 163:29]
              when _T_62 : @[TAIL_MASK.scala 163:38]
                v_out32[0] <= vd32[0] @[TAIL_MASK.scala 164:28]
                skip @[TAIL_MASK.scala 163:38]
              else : @[TAIL_MASK.scala 165:25]
                node _v_out32_0_T_1 = asSInt(UInt<32>("h0ffffffff")) @[TAIL_MASK.scala 166:71]
                v_out32[0] <= _v_out32_0_T_1 @[TAIL_MASK.scala 166:28]
                skip @[TAIL_MASK.scala 165:25]
              skip @[TAIL_MASK.scala 162:51]
            else : @[TAIL_MASK.scala 169:21]
              v_out32[0] <= asSInt(UInt<1>("h00")) @[TAIL_MASK.scala 170:24]
              skip @[TAIL_MASK.scala 169:21]
        node _T_63 = lt(UInt<1>("h01"), UInt<1>("h00")) @[TAIL_MASK.scala 146:19]
        when _T_63 : @[TAIL_MASK.scala 146:29]
          v_out32[1] <= tm_out32[1] @[TAIL_MASK.scala 147:24]
          skip @[TAIL_MASK.scala 146:29]
        else : @[TAIL_MASK.scala 149:54]
          node _T_64 = geq(UInt<1>("h01"), UInt<1>("h00")) @[TAIL_MASK.scala 149:25]
          node _T_65 = lt(UInt<1>("h01"), io.tm_vl) @[TAIL_MASK.scala 149:42]
          node _T_66 = and(_T_64, _T_65) @[TAIL_MASK.scala 149:35]
          when _T_66 : @[TAIL_MASK.scala 149:54]
            node _T_67 = eq(io.tm_vm, UInt<1>("h00")) @[TAIL_MASK.scala 150:28]
            when _T_67 : @[TAIL_MASK.scala 150:37]
              node _T_68 = bits(io.v0, 1, 1) @[TAIL_MASK.scala 151:28]
              node _T_69 = eq(_T_68, UInt<1>("h00")) @[TAIL_MASK.scala 151:32]
              node _T_70 = eq(io.tm_vma, UInt<1>("h00")) @[TAIL_MASK.scala 151:53]
              node _T_71 = and(_T_69, _T_70) @[TAIL_MASK.scala 151:40]
              when _T_71 : @[TAIL_MASK.scala 151:62]
                v_out32[1] <= vd32[1] @[TAIL_MASK.scala 152:32]
                skip @[TAIL_MASK.scala 151:62]
              else : @[TAIL_MASK.scala 153:68]
                node _T_72 = bits(io.v0, 1, 1) @[TAIL_MASK.scala 153:34]
                node _T_73 = eq(_T_72, UInt<1>("h00")) @[TAIL_MASK.scala 153:38]
                node _T_74 = eq(io.tm_vma, UInt<1>("h01")) @[TAIL_MASK.scala 153:59]
                node _T_75 = and(_T_73, _T_74) @[TAIL_MASK.scala 153:46]
                when _T_75 : @[TAIL_MASK.scala 153:68]
                  node _v_out32_1_T = asSInt(UInt<32>("h0ffffffff")) @[TAIL_MASK.scala 154:75]
                  v_out32[1] <= _v_out32_1_T @[TAIL_MASK.scala 154:32]
                  skip @[TAIL_MASK.scala 153:68]
                else : @[TAIL_MASK.scala 155:48]
                  node _T_76 = bits(io.v0, 1, 1) @[TAIL_MASK.scala 155:34]
                  node _T_77 = eq(_T_76, UInt<1>("h01")) @[TAIL_MASK.scala 155:38]
                  when _T_77 : @[TAIL_MASK.scala 155:48]
                    v_out32[1] <= tm_out32[1] @[TAIL_MASK.scala 156:32]
                    skip @[TAIL_MASK.scala 155:48]
              skip @[TAIL_MASK.scala 150:37]
            else : @[TAIL_MASK.scala 158:25]
              v_out32[1] <= tm_out32[1] @[TAIL_MASK.scala 159:28]
              skip @[TAIL_MASK.scala 158:25]
            skip @[TAIL_MASK.scala 149:54]
          else : @[TAIL_MASK.scala 162:51]
            node _T_78 = geq(UInt<1>("h01"), io.tm_vl) @[TAIL_MASK.scala 162:25]
            node _T_79 = lt(UInt<1>("h01"), UInt<3>("h04")) @[TAIL_MASK.scala 162:44]
            node _T_80 = and(_T_78, _T_79) @[TAIL_MASK.scala 162:37]
            when _T_80 : @[TAIL_MASK.scala 162:51]
              node _T_81 = eq(io.tm_vta, UInt<1>("h00")) @[TAIL_MASK.scala 163:29]
              when _T_81 : @[TAIL_MASK.scala 163:38]
                v_out32[1] <= vd32[1] @[TAIL_MASK.scala 164:28]
                skip @[TAIL_MASK.scala 163:38]
              else : @[TAIL_MASK.scala 165:25]
                node _v_out32_1_T_1 = asSInt(UInt<32>("h0ffffffff")) @[TAIL_MASK.scala 166:71]
                v_out32[1] <= _v_out32_1_T_1 @[TAIL_MASK.scala 166:28]
                skip @[TAIL_MASK.scala 165:25]
              skip @[TAIL_MASK.scala 162:51]
            else : @[TAIL_MASK.scala 169:21]
              v_out32[1] <= asSInt(UInt<1>("h00")) @[TAIL_MASK.scala 170:24]
              skip @[TAIL_MASK.scala 169:21]
        node _T_82 = lt(UInt<2>("h02"), UInt<1>("h00")) @[TAIL_MASK.scala 146:19]
        when _T_82 : @[TAIL_MASK.scala 146:29]
          v_out32[2] <= tm_out32[2] @[TAIL_MASK.scala 147:24]
          skip @[TAIL_MASK.scala 146:29]
        else : @[TAIL_MASK.scala 149:54]
          node _T_83 = geq(UInt<2>("h02"), UInt<1>("h00")) @[TAIL_MASK.scala 149:25]
          node _T_84 = lt(UInt<2>("h02"), io.tm_vl) @[TAIL_MASK.scala 149:42]
          node _T_85 = and(_T_83, _T_84) @[TAIL_MASK.scala 149:35]
          when _T_85 : @[TAIL_MASK.scala 149:54]
            node _T_86 = eq(io.tm_vm, UInt<1>("h00")) @[TAIL_MASK.scala 150:28]
            when _T_86 : @[TAIL_MASK.scala 150:37]
              node _T_87 = bits(io.v0, 2, 2) @[TAIL_MASK.scala 151:28]
              node _T_88 = eq(_T_87, UInt<1>("h00")) @[TAIL_MASK.scala 151:32]
              node _T_89 = eq(io.tm_vma, UInt<1>("h00")) @[TAIL_MASK.scala 151:53]
              node _T_90 = and(_T_88, _T_89) @[TAIL_MASK.scala 151:40]
              when _T_90 : @[TAIL_MASK.scala 151:62]
                v_out32[2] <= vd32[2] @[TAIL_MASK.scala 152:32]
                skip @[TAIL_MASK.scala 151:62]
              else : @[TAIL_MASK.scala 153:68]
                node _T_91 = bits(io.v0, 2, 2) @[TAIL_MASK.scala 153:34]
                node _T_92 = eq(_T_91, UInt<1>("h00")) @[TAIL_MASK.scala 153:38]
                node _T_93 = eq(io.tm_vma, UInt<1>("h01")) @[TAIL_MASK.scala 153:59]
                node _T_94 = and(_T_92, _T_93) @[TAIL_MASK.scala 153:46]
                when _T_94 : @[TAIL_MASK.scala 153:68]
                  node _v_out32_2_T = asSInt(UInt<32>("h0ffffffff")) @[TAIL_MASK.scala 154:75]
                  v_out32[2] <= _v_out32_2_T @[TAIL_MASK.scala 154:32]
                  skip @[TAIL_MASK.scala 153:68]
                else : @[TAIL_MASK.scala 155:48]
                  node _T_95 = bits(io.v0, 2, 2) @[TAIL_MASK.scala 155:34]
                  node _T_96 = eq(_T_95, UInt<1>("h01")) @[TAIL_MASK.scala 155:38]
                  when _T_96 : @[TAIL_MASK.scala 155:48]
                    v_out32[2] <= tm_out32[2] @[TAIL_MASK.scala 156:32]
                    skip @[TAIL_MASK.scala 155:48]
              skip @[TAIL_MASK.scala 150:37]
            else : @[TAIL_MASK.scala 158:25]
              v_out32[2] <= tm_out32[2] @[TAIL_MASK.scala 159:28]
              skip @[TAIL_MASK.scala 158:25]
            skip @[TAIL_MASK.scala 149:54]
          else : @[TAIL_MASK.scala 162:51]
            node _T_97 = geq(UInt<2>("h02"), io.tm_vl) @[TAIL_MASK.scala 162:25]
            node _T_98 = lt(UInt<2>("h02"), UInt<3>("h04")) @[TAIL_MASK.scala 162:44]
            node _T_99 = and(_T_97, _T_98) @[TAIL_MASK.scala 162:37]
            when _T_99 : @[TAIL_MASK.scala 162:51]
              node _T_100 = eq(io.tm_vta, UInt<1>("h00")) @[TAIL_MASK.scala 163:29]
              when _T_100 : @[TAIL_MASK.scala 163:38]
                v_out32[2] <= vd32[2] @[TAIL_MASK.scala 164:28]
                skip @[TAIL_MASK.scala 163:38]
              else : @[TAIL_MASK.scala 165:25]
                node _v_out32_2_T_1 = asSInt(UInt<32>("h0ffffffff")) @[TAIL_MASK.scala 166:71]
                v_out32[2] <= _v_out32_2_T_1 @[TAIL_MASK.scala 166:28]
                skip @[TAIL_MASK.scala 165:25]
              skip @[TAIL_MASK.scala 162:51]
            else : @[TAIL_MASK.scala 169:21]
              v_out32[2] <= asSInt(UInt<1>("h00")) @[TAIL_MASK.scala 170:24]
              skip @[TAIL_MASK.scala 169:21]
        node _T_101 = lt(UInt<2>("h03"), UInt<1>("h00")) @[TAIL_MASK.scala 146:19]
        when _T_101 : @[TAIL_MASK.scala 146:29]
          v_out32[3] <= tm_out32[3] @[TAIL_MASK.scala 147:24]
          skip @[TAIL_MASK.scala 146:29]
        else : @[TAIL_MASK.scala 149:54]
          node _T_102 = geq(UInt<2>("h03"), UInt<1>("h00")) @[TAIL_MASK.scala 149:25]
          node _T_103 = lt(UInt<2>("h03"), io.tm_vl) @[TAIL_MASK.scala 149:42]
          node _T_104 = and(_T_102, _T_103) @[TAIL_MASK.scala 149:35]
          when _T_104 : @[TAIL_MASK.scala 149:54]
            node _T_105 = eq(io.tm_vm, UInt<1>("h00")) @[TAIL_MASK.scala 150:28]
            when _T_105 : @[TAIL_MASK.scala 150:37]
              node _T_106 = bits(io.v0, 3, 3) @[TAIL_MASK.scala 151:28]
              node _T_107 = eq(_T_106, UInt<1>("h00")) @[TAIL_MASK.scala 151:32]
              node _T_108 = eq(io.tm_vma, UInt<1>("h00")) @[TAIL_MASK.scala 151:53]
              node _T_109 = and(_T_107, _T_108) @[TAIL_MASK.scala 151:40]
              when _T_109 : @[TAIL_MASK.scala 151:62]
                v_out32[3] <= vd32[3] @[TAIL_MASK.scala 152:32]
                skip @[TAIL_MASK.scala 151:62]
              else : @[TAIL_MASK.scala 153:68]
                node _T_110 = bits(io.v0, 3, 3) @[TAIL_MASK.scala 153:34]
                node _T_111 = eq(_T_110, UInt<1>("h00")) @[TAIL_MASK.scala 153:38]
                node _T_112 = eq(io.tm_vma, UInt<1>("h01")) @[TAIL_MASK.scala 153:59]
                node _T_113 = and(_T_111, _T_112) @[TAIL_MASK.scala 153:46]
                when _T_113 : @[TAIL_MASK.scala 153:68]
                  node _v_out32_3_T = asSInt(UInt<32>("h0ffffffff")) @[TAIL_MASK.scala 154:75]
                  v_out32[3] <= _v_out32_3_T @[TAIL_MASK.scala 154:32]
                  skip @[TAIL_MASK.scala 153:68]
                else : @[TAIL_MASK.scala 155:48]
                  node _T_114 = bits(io.v0, 3, 3) @[TAIL_MASK.scala 155:34]
                  node _T_115 = eq(_T_114, UInt<1>("h01")) @[TAIL_MASK.scala 155:38]
                  when _T_115 : @[TAIL_MASK.scala 155:48]
                    v_out32[3] <= tm_out32[3] @[TAIL_MASK.scala 156:32]
                    skip @[TAIL_MASK.scala 155:48]
              skip @[TAIL_MASK.scala 150:37]
            else : @[TAIL_MASK.scala 158:25]
              v_out32[3] <= tm_out32[3] @[TAIL_MASK.scala 159:28]
              skip @[TAIL_MASK.scala 158:25]
            skip @[TAIL_MASK.scala 149:54]
          else : @[TAIL_MASK.scala 162:51]
            node _T_116 = geq(UInt<2>("h03"), io.tm_vl) @[TAIL_MASK.scala 162:25]
            node _T_117 = lt(UInt<2>("h03"), UInt<3>("h04")) @[TAIL_MASK.scala 162:44]
            node _T_118 = and(_T_116, _T_117) @[TAIL_MASK.scala 162:37]
            when _T_118 : @[TAIL_MASK.scala 162:51]
              node _T_119 = eq(io.tm_vta, UInt<1>("h00")) @[TAIL_MASK.scala 163:29]
              when _T_119 : @[TAIL_MASK.scala 163:38]
                v_out32[3] <= vd32[3] @[TAIL_MASK.scala 164:28]
                skip @[TAIL_MASK.scala 163:38]
              else : @[TAIL_MASK.scala 165:25]
                node _v_out32_3_T_1 = asSInt(UInt<32>("h0ffffffff")) @[TAIL_MASK.scala 166:71]
                v_out32[3] <= _v_out32_3_T_1 @[TAIL_MASK.scala 166:28]
                skip @[TAIL_MASK.scala 165:25]
              skip @[TAIL_MASK.scala 162:51]
            else : @[TAIL_MASK.scala 169:21]
              v_out32[3] <= asSInt(UInt<1>("h00")) @[TAIL_MASK.scala 170:24]
              skip @[TAIL_MASK.scala 169:21]
        node io_Vector_Out_lo_lo = asUInt(v_out32[0]) @[Cat.scala 30:58]
        node io_Vector_Out_lo_hi = asUInt(v_out32[1]) @[Cat.scala 30:58]
        node io_Vector_Out_lo_1 = cat(io_Vector_Out_lo_hi, io_Vector_Out_lo_lo) @[Cat.scala 30:58]
        node io_Vector_Out_hi_lo = asUInt(v_out32[2]) @[Cat.scala 30:58]
        node io_Vector_Out_hi_hi = asUInt(v_out32[3]) @[Cat.scala 30:58]
        node io_Vector_Out_hi_1 = cat(io_Vector_Out_hi_hi, io_Vector_Out_hi_lo) @[Cat.scala 30:58]
        node _io_Vector_Out_T_2 = cat(io_Vector_Out_hi_1, io_Vector_Out_lo_1) @[Cat.scala 30:58]
        node _io_Vector_Out_T_3 = asSInt(_io_Vector_Out_T_2) @[TAIL_MASK.scala 174:76]
        io.Vector_Out <= _io_Vector_Out_T_3 @[TAIL_MASK.scala 174:19]
        skip @[TAIL_MASK.scala 144:37]
      else : @[TAIL_MASK.scala 177:37]
        node _T_120 = eq(io.tm_sew, UInt<1>("h01")) @[TAIL_MASK.scala 177:23]
        when _T_120 : @[TAIL_MASK.scala 177:37]
          node _T_121 = lt(UInt<1>("h00"), UInt<1>("h00")) @[TAIL_MASK.scala 179:19]
          when _T_121 : @[TAIL_MASK.scala 179:29]
            v_out16[0] <= tm_out16[0] @[TAIL_MASK.scala 180:24]
            skip @[TAIL_MASK.scala 179:29]
          else : @[TAIL_MASK.scala 182:54]
            node _T_122 = geq(UInt<1>("h00"), UInt<1>("h00")) @[TAIL_MASK.scala 182:25]
            node _T_123 = lt(UInt<1>("h00"), io.tm_vl) @[TAIL_MASK.scala 182:42]
            node _T_124 = and(_T_122, _T_123) @[TAIL_MASK.scala 182:35]
            when _T_124 : @[TAIL_MASK.scala 182:54]
              node _T_125 = eq(io.tm_vm, UInt<1>("h00")) @[TAIL_MASK.scala 183:28]
              when _T_125 : @[TAIL_MASK.scala 183:37]
                node _T_126 = bits(io.v0, 0, 0) @[TAIL_MASK.scala 184:28]
                node _T_127 = eq(_T_126, UInt<1>("h00")) @[TAIL_MASK.scala 184:32]
                node _T_128 = eq(io.tm_vma, UInt<1>("h00")) @[TAIL_MASK.scala 184:53]
                node _T_129 = and(_T_127, _T_128) @[TAIL_MASK.scala 184:40]
                when _T_129 : @[TAIL_MASK.scala 184:62]
                  v_out16[0] <= vd16[0] @[TAIL_MASK.scala 185:32]
                  skip @[TAIL_MASK.scala 184:62]
                else : @[TAIL_MASK.scala 186:68]
                  node _T_130 = bits(io.v0, 0, 0) @[TAIL_MASK.scala 186:34]
                  node _T_131 = eq(_T_130, UInt<1>("h00")) @[TAIL_MASK.scala 186:38]
                  node _T_132 = eq(io.tm_vma, UInt<1>("h01")) @[TAIL_MASK.scala 186:59]
                  node _T_133 = and(_T_131, _T_132) @[TAIL_MASK.scala 186:46]
                  when _T_133 : @[TAIL_MASK.scala 186:68]
                    node _v_out16_0_T = asSInt(UInt<16>("h0ffff")) @[TAIL_MASK.scala 187:59]
                    v_out16[0] <= _v_out16_0_T @[TAIL_MASK.scala 187:32]
                    skip @[TAIL_MASK.scala 186:68]
                  else : @[TAIL_MASK.scala 188:48]
                    node _T_134 = bits(io.v0, 0, 0) @[TAIL_MASK.scala 188:34]
                    node _T_135 = eq(_T_134, UInt<1>("h01")) @[TAIL_MASK.scala 188:38]
                    when _T_135 : @[TAIL_MASK.scala 188:48]
                      v_out16[0] <= tm_out16[0] @[TAIL_MASK.scala 189:32]
                      skip @[TAIL_MASK.scala 188:48]
                skip @[TAIL_MASK.scala 183:37]
              else : @[TAIL_MASK.scala 191:25]
                v_out16[0] <= tm_out16[0] @[TAIL_MASK.scala 192:28]
                skip @[TAIL_MASK.scala 191:25]
              skip @[TAIL_MASK.scala 182:54]
            else : @[TAIL_MASK.scala 195:51]
              node _T_136 = geq(UInt<1>("h00"), io.tm_vl) @[TAIL_MASK.scala 195:25]
              node _T_137 = lt(UInt<1>("h00"), UInt<3>("h04")) @[TAIL_MASK.scala 195:44]
              node _T_138 = and(_T_136, _T_137) @[TAIL_MASK.scala 195:37]
              when _T_138 : @[TAIL_MASK.scala 195:51]
                node _T_139 = eq(io.tm_vta, UInt<1>("h00")) @[TAIL_MASK.scala 196:29]
                when _T_139 : @[TAIL_MASK.scala 196:38]
                  v_out16[0] <= vd16[0] @[TAIL_MASK.scala 197:28]
                  skip @[TAIL_MASK.scala 196:38]
                else : @[TAIL_MASK.scala 198:25]
                  node _v_out16_0_T_1 = asSInt(UInt<16>("h0ffff")) @[TAIL_MASK.scala 199:55]
                  v_out16[0] <= _v_out16_0_T_1 @[TAIL_MASK.scala 199:28]
                  skip @[TAIL_MASK.scala 198:25]
                skip @[TAIL_MASK.scala 195:51]
              else : @[TAIL_MASK.scala 202:21]
                v_out16[0] <= asSInt(UInt<1>("h00")) @[TAIL_MASK.scala 203:24]
                skip @[TAIL_MASK.scala 202:21]
          node _T_140 = lt(UInt<1>("h01"), UInt<1>("h00")) @[TAIL_MASK.scala 179:19]
          when _T_140 : @[TAIL_MASK.scala 179:29]
            v_out16[1] <= tm_out16[1] @[TAIL_MASK.scala 180:24]
            skip @[TAIL_MASK.scala 179:29]
          else : @[TAIL_MASK.scala 182:54]
            node _T_141 = geq(UInt<1>("h01"), UInt<1>("h00")) @[TAIL_MASK.scala 182:25]
            node _T_142 = lt(UInt<1>("h01"), io.tm_vl) @[TAIL_MASK.scala 182:42]
            node _T_143 = and(_T_141, _T_142) @[TAIL_MASK.scala 182:35]
            when _T_143 : @[TAIL_MASK.scala 182:54]
              node _T_144 = eq(io.tm_vm, UInt<1>("h00")) @[TAIL_MASK.scala 183:28]
              when _T_144 : @[TAIL_MASK.scala 183:37]
                node _T_145 = bits(io.v0, 1, 1) @[TAIL_MASK.scala 184:28]
                node _T_146 = eq(_T_145, UInt<1>("h00")) @[TAIL_MASK.scala 184:32]
                node _T_147 = eq(io.tm_vma, UInt<1>("h00")) @[TAIL_MASK.scala 184:53]
                node _T_148 = and(_T_146, _T_147) @[TAIL_MASK.scala 184:40]
                when _T_148 : @[TAIL_MASK.scala 184:62]
                  v_out16[1] <= vd16[1] @[TAIL_MASK.scala 185:32]
                  skip @[TAIL_MASK.scala 184:62]
                else : @[TAIL_MASK.scala 186:68]
                  node _T_149 = bits(io.v0, 1, 1) @[TAIL_MASK.scala 186:34]
                  node _T_150 = eq(_T_149, UInt<1>("h00")) @[TAIL_MASK.scala 186:38]
                  node _T_151 = eq(io.tm_vma, UInt<1>("h01")) @[TAIL_MASK.scala 186:59]
                  node _T_152 = and(_T_150, _T_151) @[TAIL_MASK.scala 186:46]
                  when _T_152 : @[TAIL_MASK.scala 186:68]
                    node _v_out16_1_T = asSInt(UInt<16>("h0ffff")) @[TAIL_MASK.scala 187:59]
                    v_out16[1] <= _v_out16_1_T @[TAIL_MASK.scala 187:32]
                    skip @[TAIL_MASK.scala 186:68]
                  else : @[TAIL_MASK.scala 188:48]
                    node _T_153 = bits(io.v0, 1, 1) @[TAIL_MASK.scala 188:34]
                    node _T_154 = eq(_T_153, UInt<1>("h01")) @[TAIL_MASK.scala 188:38]
                    when _T_154 : @[TAIL_MASK.scala 188:48]
                      v_out16[1] <= tm_out16[1] @[TAIL_MASK.scala 189:32]
                      skip @[TAIL_MASK.scala 188:48]
                skip @[TAIL_MASK.scala 183:37]
              else : @[TAIL_MASK.scala 191:25]
                v_out16[1] <= tm_out16[1] @[TAIL_MASK.scala 192:28]
                skip @[TAIL_MASK.scala 191:25]
              skip @[TAIL_MASK.scala 182:54]
            else : @[TAIL_MASK.scala 195:51]
              node _T_155 = geq(UInt<1>("h01"), io.tm_vl) @[TAIL_MASK.scala 195:25]
              node _T_156 = lt(UInt<1>("h01"), UInt<3>("h04")) @[TAIL_MASK.scala 195:44]
              node _T_157 = and(_T_155, _T_156) @[TAIL_MASK.scala 195:37]
              when _T_157 : @[TAIL_MASK.scala 195:51]
                node _T_158 = eq(io.tm_vta, UInt<1>("h00")) @[TAIL_MASK.scala 196:29]
                when _T_158 : @[TAIL_MASK.scala 196:38]
                  v_out16[1] <= vd16[1] @[TAIL_MASK.scala 197:28]
                  skip @[TAIL_MASK.scala 196:38]
                else : @[TAIL_MASK.scala 198:25]
                  node _v_out16_1_T_1 = asSInt(UInt<16>("h0ffff")) @[TAIL_MASK.scala 199:55]
                  v_out16[1] <= _v_out16_1_T_1 @[TAIL_MASK.scala 199:28]
                  skip @[TAIL_MASK.scala 198:25]
                skip @[TAIL_MASK.scala 195:51]
              else : @[TAIL_MASK.scala 202:21]
                v_out16[1] <= asSInt(UInt<1>("h00")) @[TAIL_MASK.scala 203:24]
                skip @[TAIL_MASK.scala 202:21]
          node _T_159 = lt(UInt<2>("h02"), UInt<1>("h00")) @[TAIL_MASK.scala 179:19]
          when _T_159 : @[TAIL_MASK.scala 179:29]
            v_out16[2] <= tm_out16[2] @[TAIL_MASK.scala 180:24]
            skip @[TAIL_MASK.scala 179:29]
          else : @[TAIL_MASK.scala 182:54]
            node _T_160 = geq(UInt<2>("h02"), UInt<1>("h00")) @[TAIL_MASK.scala 182:25]
            node _T_161 = lt(UInt<2>("h02"), io.tm_vl) @[TAIL_MASK.scala 182:42]
            node _T_162 = and(_T_160, _T_161) @[TAIL_MASK.scala 182:35]
            when _T_162 : @[TAIL_MASK.scala 182:54]
              node _T_163 = eq(io.tm_vm, UInt<1>("h00")) @[TAIL_MASK.scala 183:28]
              when _T_163 : @[TAIL_MASK.scala 183:37]
                node _T_164 = bits(io.v0, 2, 2) @[TAIL_MASK.scala 184:28]
                node _T_165 = eq(_T_164, UInt<1>("h00")) @[TAIL_MASK.scala 184:32]
                node _T_166 = eq(io.tm_vma, UInt<1>("h00")) @[TAIL_MASK.scala 184:53]
                node _T_167 = and(_T_165, _T_166) @[TAIL_MASK.scala 184:40]
                when _T_167 : @[TAIL_MASK.scala 184:62]
                  v_out16[2] <= vd16[2] @[TAIL_MASK.scala 185:32]
                  skip @[TAIL_MASK.scala 184:62]
                else : @[TAIL_MASK.scala 186:68]
                  node _T_168 = bits(io.v0, 2, 2) @[TAIL_MASK.scala 186:34]
                  node _T_169 = eq(_T_168, UInt<1>("h00")) @[TAIL_MASK.scala 186:38]
                  node _T_170 = eq(io.tm_vma, UInt<1>("h01")) @[TAIL_MASK.scala 186:59]
                  node _T_171 = and(_T_169, _T_170) @[TAIL_MASK.scala 186:46]
                  when _T_171 : @[TAIL_MASK.scala 186:68]
                    node _v_out16_2_T = asSInt(UInt<16>("h0ffff")) @[TAIL_MASK.scala 187:59]
                    v_out16[2] <= _v_out16_2_T @[TAIL_MASK.scala 187:32]
                    skip @[TAIL_MASK.scala 186:68]
                  else : @[TAIL_MASK.scala 188:48]
                    node _T_172 = bits(io.v0, 2, 2) @[TAIL_MASK.scala 188:34]
                    node _T_173 = eq(_T_172, UInt<1>("h01")) @[TAIL_MASK.scala 188:38]
                    when _T_173 : @[TAIL_MASK.scala 188:48]
                      v_out16[2] <= tm_out16[2] @[TAIL_MASK.scala 189:32]
                      skip @[TAIL_MASK.scala 188:48]
                skip @[TAIL_MASK.scala 183:37]
              else : @[TAIL_MASK.scala 191:25]
                v_out16[2] <= tm_out16[2] @[TAIL_MASK.scala 192:28]
                skip @[TAIL_MASK.scala 191:25]
              skip @[TAIL_MASK.scala 182:54]
            else : @[TAIL_MASK.scala 195:51]
              node _T_174 = geq(UInt<2>("h02"), io.tm_vl) @[TAIL_MASK.scala 195:25]
              node _T_175 = lt(UInt<2>("h02"), UInt<3>("h04")) @[TAIL_MASK.scala 195:44]
              node _T_176 = and(_T_174, _T_175) @[TAIL_MASK.scala 195:37]
              when _T_176 : @[TAIL_MASK.scala 195:51]
                node _T_177 = eq(io.tm_vta, UInt<1>("h00")) @[TAIL_MASK.scala 196:29]
                when _T_177 : @[TAIL_MASK.scala 196:38]
                  v_out16[2] <= vd16[2] @[TAIL_MASK.scala 197:28]
                  skip @[TAIL_MASK.scala 196:38]
                else : @[TAIL_MASK.scala 198:25]
                  node _v_out16_2_T_1 = asSInt(UInt<16>("h0ffff")) @[TAIL_MASK.scala 199:55]
                  v_out16[2] <= _v_out16_2_T_1 @[TAIL_MASK.scala 199:28]
                  skip @[TAIL_MASK.scala 198:25]
                skip @[TAIL_MASK.scala 195:51]
              else : @[TAIL_MASK.scala 202:21]
                v_out16[2] <= asSInt(UInt<1>("h00")) @[TAIL_MASK.scala 203:24]
                skip @[TAIL_MASK.scala 202:21]
          node _T_178 = lt(UInt<2>("h03"), UInt<1>("h00")) @[TAIL_MASK.scala 179:19]
          when _T_178 : @[TAIL_MASK.scala 179:29]
            v_out16[3] <= tm_out16[3] @[TAIL_MASK.scala 180:24]
            skip @[TAIL_MASK.scala 179:29]
          else : @[TAIL_MASK.scala 182:54]
            node _T_179 = geq(UInt<2>("h03"), UInt<1>("h00")) @[TAIL_MASK.scala 182:25]
            node _T_180 = lt(UInt<2>("h03"), io.tm_vl) @[TAIL_MASK.scala 182:42]
            node _T_181 = and(_T_179, _T_180) @[TAIL_MASK.scala 182:35]
            when _T_181 : @[TAIL_MASK.scala 182:54]
              node _T_182 = eq(io.tm_vm, UInt<1>("h00")) @[TAIL_MASK.scala 183:28]
              when _T_182 : @[TAIL_MASK.scala 183:37]
                node _T_183 = bits(io.v0, 3, 3) @[TAIL_MASK.scala 184:28]
                node _T_184 = eq(_T_183, UInt<1>("h00")) @[TAIL_MASK.scala 184:32]
                node _T_185 = eq(io.tm_vma, UInt<1>("h00")) @[TAIL_MASK.scala 184:53]
                node _T_186 = and(_T_184, _T_185) @[TAIL_MASK.scala 184:40]
                when _T_186 : @[TAIL_MASK.scala 184:62]
                  v_out16[3] <= vd16[3] @[TAIL_MASK.scala 185:32]
                  skip @[TAIL_MASK.scala 184:62]
                else : @[TAIL_MASK.scala 186:68]
                  node _T_187 = bits(io.v0, 3, 3) @[TAIL_MASK.scala 186:34]
                  node _T_188 = eq(_T_187, UInt<1>("h00")) @[TAIL_MASK.scala 186:38]
                  node _T_189 = eq(io.tm_vma, UInt<1>("h01")) @[TAIL_MASK.scala 186:59]
                  node _T_190 = and(_T_188, _T_189) @[TAIL_MASK.scala 186:46]
                  when _T_190 : @[TAIL_MASK.scala 186:68]
                    node _v_out16_3_T = asSInt(UInt<16>("h0ffff")) @[TAIL_MASK.scala 187:59]
                    v_out16[3] <= _v_out16_3_T @[TAIL_MASK.scala 187:32]
                    skip @[TAIL_MASK.scala 186:68]
                  else : @[TAIL_MASK.scala 188:48]
                    node _T_191 = bits(io.v0, 3, 3) @[TAIL_MASK.scala 188:34]
                    node _T_192 = eq(_T_191, UInt<1>("h01")) @[TAIL_MASK.scala 188:38]
                    when _T_192 : @[TAIL_MASK.scala 188:48]
                      v_out16[3] <= tm_out16[3] @[TAIL_MASK.scala 189:32]
                      skip @[TAIL_MASK.scala 188:48]
                skip @[TAIL_MASK.scala 183:37]
              else : @[TAIL_MASK.scala 191:25]
                v_out16[3] <= tm_out16[3] @[TAIL_MASK.scala 192:28]
                skip @[TAIL_MASK.scala 191:25]
              skip @[TAIL_MASK.scala 182:54]
            else : @[TAIL_MASK.scala 195:51]
              node _T_193 = geq(UInt<2>("h03"), io.tm_vl) @[TAIL_MASK.scala 195:25]
              node _T_194 = lt(UInt<2>("h03"), UInt<3>("h04")) @[TAIL_MASK.scala 195:44]
              node _T_195 = and(_T_193, _T_194) @[TAIL_MASK.scala 195:37]
              when _T_195 : @[TAIL_MASK.scala 195:51]
                node _T_196 = eq(io.tm_vta, UInt<1>("h00")) @[TAIL_MASK.scala 196:29]
                when _T_196 : @[TAIL_MASK.scala 196:38]
                  v_out16[3] <= vd16[3] @[TAIL_MASK.scala 197:28]
                  skip @[TAIL_MASK.scala 196:38]
                else : @[TAIL_MASK.scala 198:25]
                  node _v_out16_3_T_1 = asSInt(UInt<16>("h0ffff")) @[TAIL_MASK.scala 199:55]
                  v_out16[3] <= _v_out16_3_T_1 @[TAIL_MASK.scala 199:28]
                  skip @[TAIL_MASK.scala 198:25]
                skip @[TAIL_MASK.scala 195:51]
              else : @[TAIL_MASK.scala 202:21]
                v_out16[3] <= asSInt(UInt<1>("h00")) @[TAIL_MASK.scala 203:24]
                skip @[TAIL_MASK.scala 202:21]
          node _T_197 = lt(UInt<3>("h04"), UInt<1>("h00")) @[TAIL_MASK.scala 179:19]
          when _T_197 : @[TAIL_MASK.scala 179:29]
            v_out16[4] <= tm_out16[4] @[TAIL_MASK.scala 180:24]
            skip @[TAIL_MASK.scala 179:29]
          else : @[TAIL_MASK.scala 182:54]
            node _T_198 = geq(UInt<3>("h04"), UInt<1>("h00")) @[TAIL_MASK.scala 182:25]
            node _T_199 = lt(UInt<3>("h04"), io.tm_vl) @[TAIL_MASK.scala 182:42]
            node _T_200 = and(_T_198, _T_199) @[TAIL_MASK.scala 182:35]
            when _T_200 : @[TAIL_MASK.scala 182:54]
              node _T_201 = eq(io.tm_vm, UInt<1>("h00")) @[TAIL_MASK.scala 183:28]
              when _T_201 : @[TAIL_MASK.scala 183:37]
                node _T_202 = bits(io.v0, 4, 4) @[TAIL_MASK.scala 184:28]
                node _T_203 = eq(_T_202, UInt<1>("h00")) @[TAIL_MASK.scala 184:32]
                node _T_204 = eq(io.tm_vma, UInt<1>("h00")) @[TAIL_MASK.scala 184:53]
                node _T_205 = and(_T_203, _T_204) @[TAIL_MASK.scala 184:40]
                when _T_205 : @[TAIL_MASK.scala 184:62]
                  v_out16[4] <= vd16[4] @[TAIL_MASK.scala 185:32]
                  skip @[TAIL_MASK.scala 184:62]
                else : @[TAIL_MASK.scala 186:68]
                  node _T_206 = bits(io.v0, 4, 4) @[TAIL_MASK.scala 186:34]
                  node _T_207 = eq(_T_206, UInt<1>("h00")) @[TAIL_MASK.scala 186:38]
                  node _T_208 = eq(io.tm_vma, UInt<1>("h01")) @[TAIL_MASK.scala 186:59]
                  node _T_209 = and(_T_207, _T_208) @[TAIL_MASK.scala 186:46]
                  when _T_209 : @[TAIL_MASK.scala 186:68]
                    node _v_out16_4_T = asSInt(UInt<16>("h0ffff")) @[TAIL_MASK.scala 187:59]
                    v_out16[4] <= _v_out16_4_T @[TAIL_MASK.scala 187:32]
                    skip @[TAIL_MASK.scala 186:68]
                  else : @[TAIL_MASK.scala 188:48]
                    node _T_210 = bits(io.v0, 4, 4) @[TAIL_MASK.scala 188:34]
                    node _T_211 = eq(_T_210, UInt<1>("h01")) @[TAIL_MASK.scala 188:38]
                    when _T_211 : @[TAIL_MASK.scala 188:48]
                      v_out16[4] <= tm_out16[4] @[TAIL_MASK.scala 189:32]
                      skip @[TAIL_MASK.scala 188:48]
                skip @[TAIL_MASK.scala 183:37]
              else : @[TAIL_MASK.scala 191:25]
                v_out16[4] <= tm_out16[4] @[TAIL_MASK.scala 192:28]
                skip @[TAIL_MASK.scala 191:25]
              skip @[TAIL_MASK.scala 182:54]
            else : @[TAIL_MASK.scala 195:51]
              node _T_212 = geq(UInt<3>("h04"), io.tm_vl) @[TAIL_MASK.scala 195:25]
              node _T_213 = lt(UInt<3>("h04"), UInt<3>("h04")) @[TAIL_MASK.scala 195:44]
              node _T_214 = and(_T_212, _T_213) @[TAIL_MASK.scala 195:37]
              when _T_214 : @[TAIL_MASK.scala 195:51]
                node _T_215 = eq(io.tm_vta, UInt<1>("h00")) @[TAIL_MASK.scala 196:29]
                when _T_215 : @[TAIL_MASK.scala 196:38]
                  v_out16[4] <= vd16[4] @[TAIL_MASK.scala 197:28]
                  skip @[TAIL_MASK.scala 196:38]
                else : @[TAIL_MASK.scala 198:25]
                  node _v_out16_4_T_1 = asSInt(UInt<16>("h0ffff")) @[TAIL_MASK.scala 199:55]
                  v_out16[4] <= _v_out16_4_T_1 @[TAIL_MASK.scala 199:28]
                  skip @[TAIL_MASK.scala 198:25]
                skip @[TAIL_MASK.scala 195:51]
              else : @[TAIL_MASK.scala 202:21]
                v_out16[4] <= asSInt(UInt<1>("h00")) @[TAIL_MASK.scala 203:24]
                skip @[TAIL_MASK.scala 202:21]
          node _T_216 = lt(UInt<3>("h05"), UInt<1>("h00")) @[TAIL_MASK.scala 179:19]
          when _T_216 : @[TAIL_MASK.scala 179:29]
            v_out16[5] <= tm_out16[5] @[TAIL_MASK.scala 180:24]
            skip @[TAIL_MASK.scala 179:29]
          else : @[TAIL_MASK.scala 182:54]
            node _T_217 = geq(UInt<3>("h05"), UInt<1>("h00")) @[TAIL_MASK.scala 182:25]
            node _T_218 = lt(UInt<3>("h05"), io.tm_vl) @[TAIL_MASK.scala 182:42]
            node _T_219 = and(_T_217, _T_218) @[TAIL_MASK.scala 182:35]
            when _T_219 : @[TAIL_MASK.scala 182:54]
              node _T_220 = eq(io.tm_vm, UInt<1>("h00")) @[TAIL_MASK.scala 183:28]
              when _T_220 : @[TAIL_MASK.scala 183:37]
                node _T_221 = bits(io.v0, 5, 5) @[TAIL_MASK.scala 184:28]
                node _T_222 = eq(_T_221, UInt<1>("h00")) @[TAIL_MASK.scala 184:32]
                node _T_223 = eq(io.tm_vma, UInt<1>("h00")) @[TAIL_MASK.scala 184:53]
                node _T_224 = and(_T_222, _T_223) @[TAIL_MASK.scala 184:40]
                when _T_224 : @[TAIL_MASK.scala 184:62]
                  v_out16[5] <= vd16[5] @[TAIL_MASK.scala 185:32]
                  skip @[TAIL_MASK.scala 184:62]
                else : @[TAIL_MASK.scala 186:68]
                  node _T_225 = bits(io.v0, 5, 5) @[TAIL_MASK.scala 186:34]
                  node _T_226 = eq(_T_225, UInt<1>("h00")) @[TAIL_MASK.scala 186:38]
                  node _T_227 = eq(io.tm_vma, UInt<1>("h01")) @[TAIL_MASK.scala 186:59]
                  node _T_228 = and(_T_226, _T_227) @[TAIL_MASK.scala 186:46]
                  when _T_228 : @[TAIL_MASK.scala 186:68]
                    node _v_out16_5_T = asSInt(UInt<16>("h0ffff")) @[TAIL_MASK.scala 187:59]
                    v_out16[5] <= _v_out16_5_T @[TAIL_MASK.scala 187:32]
                    skip @[TAIL_MASK.scala 186:68]
                  else : @[TAIL_MASK.scala 188:48]
                    node _T_229 = bits(io.v0, 5, 5) @[TAIL_MASK.scala 188:34]
                    node _T_230 = eq(_T_229, UInt<1>("h01")) @[TAIL_MASK.scala 188:38]
                    when _T_230 : @[TAIL_MASK.scala 188:48]
                      v_out16[5] <= tm_out16[5] @[TAIL_MASK.scala 189:32]
                      skip @[TAIL_MASK.scala 188:48]
                skip @[TAIL_MASK.scala 183:37]
              else : @[TAIL_MASK.scala 191:25]
                v_out16[5] <= tm_out16[5] @[TAIL_MASK.scala 192:28]
                skip @[TAIL_MASK.scala 191:25]
              skip @[TAIL_MASK.scala 182:54]
            else : @[TAIL_MASK.scala 195:51]
              node _T_231 = geq(UInt<3>("h05"), io.tm_vl) @[TAIL_MASK.scala 195:25]
              node _T_232 = lt(UInt<3>("h05"), UInt<3>("h04")) @[TAIL_MASK.scala 195:44]
              node _T_233 = and(_T_231, _T_232) @[TAIL_MASK.scala 195:37]
              when _T_233 : @[TAIL_MASK.scala 195:51]
                node _T_234 = eq(io.tm_vta, UInt<1>("h00")) @[TAIL_MASK.scala 196:29]
                when _T_234 : @[TAIL_MASK.scala 196:38]
                  v_out16[5] <= vd16[5] @[TAIL_MASK.scala 197:28]
                  skip @[TAIL_MASK.scala 196:38]
                else : @[TAIL_MASK.scala 198:25]
                  node _v_out16_5_T_1 = asSInt(UInt<16>("h0ffff")) @[TAIL_MASK.scala 199:55]
                  v_out16[5] <= _v_out16_5_T_1 @[TAIL_MASK.scala 199:28]
                  skip @[TAIL_MASK.scala 198:25]
                skip @[TAIL_MASK.scala 195:51]
              else : @[TAIL_MASK.scala 202:21]
                v_out16[5] <= asSInt(UInt<1>("h00")) @[TAIL_MASK.scala 203:24]
                skip @[TAIL_MASK.scala 202:21]
          node _T_235 = lt(UInt<3>("h06"), UInt<1>("h00")) @[TAIL_MASK.scala 179:19]
          when _T_235 : @[TAIL_MASK.scala 179:29]
            v_out16[6] <= tm_out16[6] @[TAIL_MASK.scala 180:24]
            skip @[TAIL_MASK.scala 179:29]
          else : @[TAIL_MASK.scala 182:54]
            node _T_236 = geq(UInt<3>("h06"), UInt<1>("h00")) @[TAIL_MASK.scala 182:25]
            node _T_237 = lt(UInt<3>("h06"), io.tm_vl) @[TAIL_MASK.scala 182:42]
            node _T_238 = and(_T_236, _T_237) @[TAIL_MASK.scala 182:35]
            when _T_238 : @[TAIL_MASK.scala 182:54]
              node _T_239 = eq(io.tm_vm, UInt<1>("h00")) @[TAIL_MASK.scala 183:28]
              when _T_239 : @[TAIL_MASK.scala 183:37]
                node _T_240 = bits(io.v0, 6, 6) @[TAIL_MASK.scala 184:28]
                node _T_241 = eq(_T_240, UInt<1>("h00")) @[TAIL_MASK.scala 184:32]
                node _T_242 = eq(io.tm_vma, UInt<1>("h00")) @[TAIL_MASK.scala 184:53]
                node _T_243 = and(_T_241, _T_242) @[TAIL_MASK.scala 184:40]
                when _T_243 : @[TAIL_MASK.scala 184:62]
                  v_out16[6] <= vd16[6] @[TAIL_MASK.scala 185:32]
                  skip @[TAIL_MASK.scala 184:62]
                else : @[TAIL_MASK.scala 186:68]
                  node _T_244 = bits(io.v0, 6, 6) @[TAIL_MASK.scala 186:34]
                  node _T_245 = eq(_T_244, UInt<1>("h00")) @[TAIL_MASK.scala 186:38]
                  node _T_246 = eq(io.tm_vma, UInt<1>("h01")) @[TAIL_MASK.scala 186:59]
                  node _T_247 = and(_T_245, _T_246) @[TAIL_MASK.scala 186:46]
                  when _T_247 : @[TAIL_MASK.scala 186:68]
                    node _v_out16_6_T = asSInt(UInt<16>("h0ffff")) @[TAIL_MASK.scala 187:59]
                    v_out16[6] <= _v_out16_6_T @[TAIL_MASK.scala 187:32]
                    skip @[TAIL_MASK.scala 186:68]
                  else : @[TAIL_MASK.scala 188:48]
                    node _T_248 = bits(io.v0, 6, 6) @[TAIL_MASK.scala 188:34]
                    node _T_249 = eq(_T_248, UInt<1>("h01")) @[TAIL_MASK.scala 188:38]
                    when _T_249 : @[TAIL_MASK.scala 188:48]
                      v_out16[6] <= tm_out16[6] @[TAIL_MASK.scala 189:32]
                      skip @[TAIL_MASK.scala 188:48]
                skip @[TAIL_MASK.scala 183:37]
              else : @[TAIL_MASK.scala 191:25]
                v_out16[6] <= tm_out16[6] @[TAIL_MASK.scala 192:28]
                skip @[TAIL_MASK.scala 191:25]
              skip @[TAIL_MASK.scala 182:54]
            else : @[TAIL_MASK.scala 195:51]
              node _T_250 = geq(UInt<3>("h06"), io.tm_vl) @[TAIL_MASK.scala 195:25]
              node _T_251 = lt(UInt<3>("h06"), UInt<3>("h04")) @[TAIL_MASK.scala 195:44]
              node _T_252 = and(_T_250, _T_251) @[TAIL_MASK.scala 195:37]
              when _T_252 : @[TAIL_MASK.scala 195:51]
                node _T_253 = eq(io.tm_vta, UInt<1>("h00")) @[TAIL_MASK.scala 196:29]
                when _T_253 : @[TAIL_MASK.scala 196:38]
                  v_out16[6] <= vd16[6] @[TAIL_MASK.scala 197:28]
                  skip @[TAIL_MASK.scala 196:38]
                else : @[TAIL_MASK.scala 198:25]
                  node _v_out16_6_T_1 = asSInt(UInt<16>("h0ffff")) @[TAIL_MASK.scala 199:55]
                  v_out16[6] <= _v_out16_6_T_1 @[TAIL_MASK.scala 199:28]
                  skip @[TAIL_MASK.scala 198:25]
                skip @[TAIL_MASK.scala 195:51]
              else : @[TAIL_MASK.scala 202:21]
                v_out16[6] <= asSInt(UInt<1>("h00")) @[TAIL_MASK.scala 203:24]
                skip @[TAIL_MASK.scala 202:21]
          node _T_254 = lt(UInt<3>("h07"), UInt<1>("h00")) @[TAIL_MASK.scala 179:19]
          when _T_254 : @[TAIL_MASK.scala 179:29]
            v_out16[7] <= tm_out16[7] @[TAIL_MASK.scala 180:24]
            skip @[TAIL_MASK.scala 179:29]
          else : @[TAIL_MASK.scala 182:54]
            node _T_255 = geq(UInt<3>("h07"), UInt<1>("h00")) @[TAIL_MASK.scala 182:25]
            node _T_256 = lt(UInt<3>("h07"), io.tm_vl) @[TAIL_MASK.scala 182:42]
            node _T_257 = and(_T_255, _T_256) @[TAIL_MASK.scala 182:35]
            when _T_257 : @[TAIL_MASK.scala 182:54]
              node _T_258 = eq(io.tm_vm, UInt<1>("h00")) @[TAIL_MASK.scala 183:28]
              when _T_258 : @[TAIL_MASK.scala 183:37]
                node _T_259 = bits(io.v0, 7, 7) @[TAIL_MASK.scala 184:28]
                node _T_260 = eq(_T_259, UInt<1>("h00")) @[TAIL_MASK.scala 184:32]
                node _T_261 = eq(io.tm_vma, UInt<1>("h00")) @[TAIL_MASK.scala 184:53]
                node _T_262 = and(_T_260, _T_261) @[TAIL_MASK.scala 184:40]
                when _T_262 : @[TAIL_MASK.scala 184:62]
                  v_out16[7] <= vd16[7] @[TAIL_MASK.scala 185:32]
                  skip @[TAIL_MASK.scala 184:62]
                else : @[TAIL_MASK.scala 186:68]
                  node _T_263 = bits(io.v0, 7, 7) @[TAIL_MASK.scala 186:34]
                  node _T_264 = eq(_T_263, UInt<1>("h00")) @[TAIL_MASK.scala 186:38]
                  node _T_265 = eq(io.tm_vma, UInt<1>("h01")) @[TAIL_MASK.scala 186:59]
                  node _T_266 = and(_T_264, _T_265) @[TAIL_MASK.scala 186:46]
                  when _T_266 : @[TAIL_MASK.scala 186:68]
                    node _v_out16_7_T = asSInt(UInt<16>("h0ffff")) @[TAIL_MASK.scala 187:59]
                    v_out16[7] <= _v_out16_7_T @[TAIL_MASK.scala 187:32]
                    skip @[TAIL_MASK.scala 186:68]
                  else : @[TAIL_MASK.scala 188:48]
                    node _T_267 = bits(io.v0, 7, 7) @[TAIL_MASK.scala 188:34]
                    node _T_268 = eq(_T_267, UInt<1>("h01")) @[TAIL_MASK.scala 188:38]
                    when _T_268 : @[TAIL_MASK.scala 188:48]
                      v_out16[7] <= tm_out16[7] @[TAIL_MASK.scala 189:32]
                      skip @[TAIL_MASK.scala 188:48]
                skip @[TAIL_MASK.scala 183:37]
              else : @[TAIL_MASK.scala 191:25]
                v_out16[7] <= tm_out16[7] @[TAIL_MASK.scala 192:28]
                skip @[TAIL_MASK.scala 191:25]
              skip @[TAIL_MASK.scala 182:54]
            else : @[TAIL_MASK.scala 195:51]
              node _T_269 = geq(UInt<3>("h07"), io.tm_vl) @[TAIL_MASK.scala 195:25]
              node _T_270 = lt(UInt<3>("h07"), UInt<3>("h04")) @[TAIL_MASK.scala 195:44]
              node _T_271 = and(_T_269, _T_270) @[TAIL_MASK.scala 195:37]
              when _T_271 : @[TAIL_MASK.scala 195:51]
                node _T_272 = eq(io.tm_vta, UInt<1>("h00")) @[TAIL_MASK.scala 196:29]
                when _T_272 : @[TAIL_MASK.scala 196:38]
                  v_out16[7] <= vd16[7] @[TAIL_MASK.scala 197:28]
                  skip @[TAIL_MASK.scala 196:38]
                else : @[TAIL_MASK.scala 198:25]
                  node _v_out16_7_T_1 = asSInt(UInt<16>("h0ffff")) @[TAIL_MASK.scala 199:55]
                  v_out16[7] <= _v_out16_7_T_1 @[TAIL_MASK.scala 199:28]
                  skip @[TAIL_MASK.scala 198:25]
                skip @[TAIL_MASK.scala 195:51]
              else : @[TAIL_MASK.scala 202:21]
                v_out16[7] <= asSInt(UInt<1>("h00")) @[TAIL_MASK.scala 203:24]
                skip @[TAIL_MASK.scala 202:21]
          node io_Vector_Out_lo_lo_lo = asUInt(v_out16[0]) @[Cat.scala 30:58]
          node io_Vector_Out_lo_lo_hi = asUInt(v_out16[1]) @[Cat.scala 30:58]
          node io_Vector_Out_lo_lo_1 = cat(io_Vector_Out_lo_lo_hi, io_Vector_Out_lo_lo_lo) @[Cat.scala 30:58]
          node io_Vector_Out_lo_hi_lo = asUInt(v_out16[2]) @[Cat.scala 30:58]
          node io_Vector_Out_lo_hi_hi = asUInt(v_out16[3]) @[Cat.scala 30:58]
          node io_Vector_Out_lo_hi_1 = cat(io_Vector_Out_lo_hi_hi, io_Vector_Out_lo_hi_lo) @[Cat.scala 30:58]
          node io_Vector_Out_lo_2 = cat(io_Vector_Out_lo_hi_1, io_Vector_Out_lo_lo_1) @[Cat.scala 30:58]
          node io_Vector_Out_hi_lo_lo = asUInt(v_out16[4]) @[Cat.scala 30:58]
          node io_Vector_Out_hi_lo_hi = asUInt(v_out16[5]) @[Cat.scala 30:58]
          node io_Vector_Out_hi_lo_1 = cat(io_Vector_Out_hi_lo_hi, io_Vector_Out_hi_lo_lo) @[Cat.scala 30:58]
          node io_Vector_Out_hi_hi_lo = asUInt(v_out16[6]) @[Cat.scala 30:58]
          node io_Vector_Out_hi_hi_hi = asUInt(v_out16[7]) @[Cat.scala 30:58]
          node io_Vector_Out_hi_hi_1 = cat(io_Vector_Out_hi_hi_hi, io_Vector_Out_hi_hi_lo) @[Cat.scala 30:58]
          node io_Vector_Out_hi_2 = cat(io_Vector_Out_hi_hi_1, io_Vector_Out_hi_lo_1) @[Cat.scala 30:58]
          node _io_Vector_Out_T_4 = cat(io_Vector_Out_hi_2, io_Vector_Out_lo_2) @[Cat.scala 30:58]
          node _io_Vector_Out_T_5 = asSInt(_io_Vector_Out_T_4) @[TAIL_MASK.scala 207:124]
          io.Vector_Out <= _io_Vector_Out_T_5 @[TAIL_MASK.scala 207:19]
          skip @[TAIL_MASK.scala 177:37]
        else : @[TAIL_MASK.scala 209:37]
          node _T_273 = eq(io.tm_sew, UInt<1>("h00")) @[TAIL_MASK.scala 209:23]
          when _T_273 : @[TAIL_MASK.scala 209:37]
            node _T_274 = lt(UInt<1>("h00"), UInt<1>("h00")) @[TAIL_MASK.scala 211:19]
            when _T_274 : @[TAIL_MASK.scala 211:29]
              v_out8[0] <= tm_out8[0] @[TAIL_MASK.scala 212:23]
              skip @[TAIL_MASK.scala 211:29]
            else : @[TAIL_MASK.scala 214:54]
              node _T_275 = geq(UInt<1>("h00"), UInt<1>("h00")) @[TAIL_MASK.scala 214:25]
              node _T_276 = lt(UInt<1>("h00"), io.tm_vl) @[TAIL_MASK.scala 214:42]
              node _T_277 = and(_T_275, _T_276) @[TAIL_MASK.scala 214:35]
              when _T_277 : @[TAIL_MASK.scala 214:54]
                node _T_278 = eq(io.tm_vm, UInt<1>("h00")) @[TAIL_MASK.scala 215:28]
                when _T_278 : @[TAIL_MASK.scala 215:37]
                  node _T_279 = bits(io.v0, 0, 0) @[TAIL_MASK.scala 216:28]
                  node _T_280 = eq(_T_279, UInt<1>("h00")) @[TAIL_MASK.scala 216:32]
                  node _T_281 = eq(io.tm_vma, UInt<1>("h00")) @[TAIL_MASK.scala 216:53]
                  node _T_282 = and(_T_280, _T_281) @[TAIL_MASK.scala 216:40]
                  when _T_282 : @[TAIL_MASK.scala 216:62]
                    v_out8[0] <= vd8[0] @[TAIL_MASK.scala 217:31]
                    skip @[TAIL_MASK.scala 216:62]
                  else : @[TAIL_MASK.scala 218:68]
                    node _T_283 = bits(io.v0, 0, 0) @[TAIL_MASK.scala 218:34]
                    node _T_284 = eq(_T_283, UInt<1>("h00")) @[TAIL_MASK.scala 218:38]
                    node _T_285 = eq(io.tm_vma, UInt<1>("h01")) @[TAIL_MASK.scala 218:59]
                    node _T_286 = and(_T_284, _T_285) @[TAIL_MASK.scala 218:46]
                    when _T_286 : @[TAIL_MASK.scala 218:68]
                      node _v_out8_0_T = asSInt(UInt<8>("h0ff")) @[TAIL_MASK.scala 219:50]
                      v_out8[0] <= _v_out8_0_T @[TAIL_MASK.scala 219:31]
                      skip @[TAIL_MASK.scala 218:68]
                    else : @[TAIL_MASK.scala 220:48]
                      node _T_287 = bits(io.v0, 0, 0) @[TAIL_MASK.scala 220:34]
                      node _T_288 = eq(_T_287, UInt<1>("h01")) @[TAIL_MASK.scala 220:38]
                      when _T_288 : @[TAIL_MASK.scala 220:48]
                        v_out8[0] <= tm_out8[0] @[TAIL_MASK.scala 221:31]
                        skip @[TAIL_MASK.scala 220:48]
                  skip @[TAIL_MASK.scala 215:37]
                else : @[TAIL_MASK.scala 223:25]
                  v_out8[0] <= tm_out8[0] @[TAIL_MASK.scala 224:27]
                  skip @[TAIL_MASK.scala 223:25]
                skip @[TAIL_MASK.scala 214:54]
              else : @[TAIL_MASK.scala 227:51]
                node _T_289 = geq(UInt<1>("h00"), io.tm_vl) @[TAIL_MASK.scala 227:25]
                node _T_290 = lt(UInt<1>("h00"), UInt<3>("h04")) @[TAIL_MASK.scala 227:44]
                node _T_291 = and(_T_289, _T_290) @[TAIL_MASK.scala 227:37]
                when _T_291 : @[TAIL_MASK.scala 227:51]
                  node _T_292 = eq(io.tm_vta, UInt<1>("h00")) @[TAIL_MASK.scala 228:29]
                  when _T_292 : @[TAIL_MASK.scala 228:38]
                    v_out8[0] <= vd8[0] @[TAIL_MASK.scala 229:27]
                    skip @[TAIL_MASK.scala 228:38]
                  else : @[TAIL_MASK.scala 230:25]
                    node _v_out8_0_T_1 = asSInt(UInt<8>("h0ff")) @[TAIL_MASK.scala 231:46]
                    v_out8[0] <= _v_out8_0_T_1 @[TAIL_MASK.scala 231:27]
                    skip @[TAIL_MASK.scala 230:25]
                  skip @[TAIL_MASK.scala 227:51]
                else : @[TAIL_MASK.scala 234:21]
                  v_out8[0] <= asSInt(UInt<1>("h00")) @[TAIL_MASK.scala 235:23]
                  skip @[TAIL_MASK.scala 234:21]
            node _T_293 = lt(UInt<1>("h01"), UInt<1>("h00")) @[TAIL_MASK.scala 211:19]
            when _T_293 : @[TAIL_MASK.scala 211:29]
              v_out8[1] <= tm_out8[1] @[TAIL_MASK.scala 212:23]
              skip @[TAIL_MASK.scala 211:29]
            else : @[TAIL_MASK.scala 214:54]
              node _T_294 = geq(UInt<1>("h01"), UInt<1>("h00")) @[TAIL_MASK.scala 214:25]
              node _T_295 = lt(UInt<1>("h01"), io.tm_vl) @[TAIL_MASK.scala 214:42]
              node _T_296 = and(_T_294, _T_295) @[TAIL_MASK.scala 214:35]
              when _T_296 : @[TAIL_MASK.scala 214:54]
                node _T_297 = eq(io.tm_vm, UInt<1>("h00")) @[TAIL_MASK.scala 215:28]
                when _T_297 : @[TAIL_MASK.scala 215:37]
                  node _T_298 = bits(io.v0, 1, 1) @[TAIL_MASK.scala 216:28]
                  node _T_299 = eq(_T_298, UInt<1>("h00")) @[TAIL_MASK.scala 216:32]
                  node _T_300 = eq(io.tm_vma, UInt<1>("h00")) @[TAIL_MASK.scala 216:53]
                  node _T_301 = and(_T_299, _T_300) @[TAIL_MASK.scala 216:40]
                  when _T_301 : @[TAIL_MASK.scala 216:62]
                    v_out8[1] <= vd8[1] @[TAIL_MASK.scala 217:31]
                    skip @[TAIL_MASK.scala 216:62]
                  else : @[TAIL_MASK.scala 218:68]
                    node _T_302 = bits(io.v0, 1, 1) @[TAIL_MASK.scala 218:34]
                    node _T_303 = eq(_T_302, UInt<1>("h00")) @[TAIL_MASK.scala 218:38]
                    node _T_304 = eq(io.tm_vma, UInt<1>("h01")) @[TAIL_MASK.scala 218:59]
                    node _T_305 = and(_T_303, _T_304) @[TAIL_MASK.scala 218:46]
                    when _T_305 : @[TAIL_MASK.scala 218:68]
                      node _v_out8_1_T = asSInt(UInt<8>("h0ff")) @[TAIL_MASK.scala 219:50]
                      v_out8[1] <= _v_out8_1_T @[TAIL_MASK.scala 219:31]
                      skip @[TAIL_MASK.scala 218:68]
                    else : @[TAIL_MASK.scala 220:48]
                      node _T_306 = bits(io.v0, 1, 1) @[TAIL_MASK.scala 220:34]
                      node _T_307 = eq(_T_306, UInt<1>("h01")) @[TAIL_MASK.scala 220:38]
                      when _T_307 : @[TAIL_MASK.scala 220:48]
                        v_out8[1] <= tm_out8[1] @[TAIL_MASK.scala 221:31]
                        skip @[TAIL_MASK.scala 220:48]
                  skip @[TAIL_MASK.scala 215:37]
                else : @[TAIL_MASK.scala 223:25]
                  v_out8[1] <= tm_out8[1] @[TAIL_MASK.scala 224:27]
                  skip @[TAIL_MASK.scala 223:25]
                skip @[TAIL_MASK.scala 214:54]
              else : @[TAIL_MASK.scala 227:51]
                node _T_308 = geq(UInt<1>("h01"), io.tm_vl) @[TAIL_MASK.scala 227:25]
                node _T_309 = lt(UInt<1>("h01"), UInt<3>("h04")) @[TAIL_MASK.scala 227:44]
                node _T_310 = and(_T_308, _T_309) @[TAIL_MASK.scala 227:37]
                when _T_310 : @[TAIL_MASK.scala 227:51]
                  node _T_311 = eq(io.tm_vta, UInt<1>("h00")) @[TAIL_MASK.scala 228:29]
                  when _T_311 : @[TAIL_MASK.scala 228:38]
                    v_out8[1] <= vd8[1] @[TAIL_MASK.scala 229:27]
                    skip @[TAIL_MASK.scala 228:38]
                  else : @[TAIL_MASK.scala 230:25]
                    node _v_out8_1_T_1 = asSInt(UInt<8>("h0ff")) @[TAIL_MASK.scala 231:46]
                    v_out8[1] <= _v_out8_1_T_1 @[TAIL_MASK.scala 231:27]
                    skip @[TAIL_MASK.scala 230:25]
                  skip @[TAIL_MASK.scala 227:51]
                else : @[TAIL_MASK.scala 234:21]
                  v_out8[1] <= asSInt(UInt<1>("h00")) @[TAIL_MASK.scala 235:23]
                  skip @[TAIL_MASK.scala 234:21]
            node _T_312 = lt(UInt<2>("h02"), UInt<1>("h00")) @[TAIL_MASK.scala 211:19]
            when _T_312 : @[TAIL_MASK.scala 211:29]
              v_out8[2] <= tm_out8[2] @[TAIL_MASK.scala 212:23]
              skip @[TAIL_MASK.scala 211:29]
            else : @[TAIL_MASK.scala 214:54]
              node _T_313 = geq(UInt<2>("h02"), UInt<1>("h00")) @[TAIL_MASK.scala 214:25]
              node _T_314 = lt(UInt<2>("h02"), io.tm_vl) @[TAIL_MASK.scala 214:42]
              node _T_315 = and(_T_313, _T_314) @[TAIL_MASK.scala 214:35]
              when _T_315 : @[TAIL_MASK.scala 214:54]
                node _T_316 = eq(io.tm_vm, UInt<1>("h00")) @[TAIL_MASK.scala 215:28]
                when _T_316 : @[TAIL_MASK.scala 215:37]
                  node _T_317 = bits(io.v0, 2, 2) @[TAIL_MASK.scala 216:28]
                  node _T_318 = eq(_T_317, UInt<1>("h00")) @[TAIL_MASK.scala 216:32]
                  node _T_319 = eq(io.tm_vma, UInt<1>("h00")) @[TAIL_MASK.scala 216:53]
                  node _T_320 = and(_T_318, _T_319) @[TAIL_MASK.scala 216:40]
                  when _T_320 : @[TAIL_MASK.scala 216:62]
                    v_out8[2] <= vd8[2] @[TAIL_MASK.scala 217:31]
                    skip @[TAIL_MASK.scala 216:62]
                  else : @[TAIL_MASK.scala 218:68]
                    node _T_321 = bits(io.v0, 2, 2) @[TAIL_MASK.scala 218:34]
                    node _T_322 = eq(_T_321, UInt<1>("h00")) @[TAIL_MASK.scala 218:38]
                    node _T_323 = eq(io.tm_vma, UInt<1>("h01")) @[TAIL_MASK.scala 218:59]
                    node _T_324 = and(_T_322, _T_323) @[TAIL_MASK.scala 218:46]
                    when _T_324 : @[TAIL_MASK.scala 218:68]
                      node _v_out8_2_T = asSInt(UInt<8>("h0ff")) @[TAIL_MASK.scala 219:50]
                      v_out8[2] <= _v_out8_2_T @[TAIL_MASK.scala 219:31]
                      skip @[TAIL_MASK.scala 218:68]
                    else : @[TAIL_MASK.scala 220:48]
                      node _T_325 = bits(io.v0, 2, 2) @[TAIL_MASK.scala 220:34]
                      node _T_326 = eq(_T_325, UInt<1>("h01")) @[TAIL_MASK.scala 220:38]
                      when _T_326 : @[TAIL_MASK.scala 220:48]
                        v_out8[2] <= tm_out8[2] @[TAIL_MASK.scala 221:31]
                        skip @[TAIL_MASK.scala 220:48]
                  skip @[TAIL_MASK.scala 215:37]
                else : @[TAIL_MASK.scala 223:25]
                  v_out8[2] <= tm_out8[2] @[TAIL_MASK.scala 224:27]
                  skip @[TAIL_MASK.scala 223:25]
                skip @[TAIL_MASK.scala 214:54]
              else : @[TAIL_MASK.scala 227:51]
                node _T_327 = geq(UInt<2>("h02"), io.tm_vl) @[TAIL_MASK.scala 227:25]
                node _T_328 = lt(UInt<2>("h02"), UInt<3>("h04")) @[TAIL_MASK.scala 227:44]
                node _T_329 = and(_T_327, _T_328) @[TAIL_MASK.scala 227:37]
                when _T_329 : @[TAIL_MASK.scala 227:51]
                  node _T_330 = eq(io.tm_vta, UInt<1>("h00")) @[TAIL_MASK.scala 228:29]
                  when _T_330 : @[TAIL_MASK.scala 228:38]
                    v_out8[2] <= vd8[2] @[TAIL_MASK.scala 229:27]
                    skip @[TAIL_MASK.scala 228:38]
                  else : @[TAIL_MASK.scala 230:25]
                    node _v_out8_2_T_1 = asSInt(UInt<8>("h0ff")) @[TAIL_MASK.scala 231:46]
                    v_out8[2] <= _v_out8_2_T_1 @[TAIL_MASK.scala 231:27]
                    skip @[TAIL_MASK.scala 230:25]
                  skip @[TAIL_MASK.scala 227:51]
                else : @[TAIL_MASK.scala 234:21]
                  v_out8[2] <= asSInt(UInt<1>("h00")) @[TAIL_MASK.scala 235:23]
                  skip @[TAIL_MASK.scala 234:21]
            node _T_331 = lt(UInt<2>("h03"), UInt<1>("h00")) @[TAIL_MASK.scala 211:19]
            when _T_331 : @[TAIL_MASK.scala 211:29]
              v_out8[3] <= tm_out8[3] @[TAIL_MASK.scala 212:23]
              skip @[TAIL_MASK.scala 211:29]
            else : @[TAIL_MASK.scala 214:54]
              node _T_332 = geq(UInt<2>("h03"), UInt<1>("h00")) @[TAIL_MASK.scala 214:25]
              node _T_333 = lt(UInt<2>("h03"), io.tm_vl) @[TAIL_MASK.scala 214:42]
              node _T_334 = and(_T_332, _T_333) @[TAIL_MASK.scala 214:35]
              when _T_334 : @[TAIL_MASK.scala 214:54]
                node _T_335 = eq(io.tm_vm, UInt<1>("h00")) @[TAIL_MASK.scala 215:28]
                when _T_335 : @[TAIL_MASK.scala 215:37]
                  node _T_336 = bits(io.v0, 3, 3) @[TAIL_MASK.scala 216:28]
                  node _T_337 = eq(_T_336, UInt<1>("h00")) @[TAIL_MASK.scala 216:32]
                  node _T_338 = eq(io.tm_vma, UInt<1>("h00")) @[TAIL_MASK.scala 216:53]
                  node _T_339 = and(_T_337, _T_338) @[TAIL_MASK.scala 216:40]
                  when _T_339 : @[TAIL_MASK.scala 216:62]
                    v_out8[3] <= vd8[3] @[TAIL_MASK.scala 217:31]
                    skip @[TAIL_MASK.scala 216:62]
                  else : @[TAIL_MASK.scala 218:68]
                    node _T_340 = bits(io.v0, 3, 3) @[TAIL_MASK.scala 218:34]
                    node _T_341 = eq(_T_340, UInt<1>("h00")) @[TAIL_MASK.scala 218:38]
                    node _T_342 = eq(io.tm_vma, UInt<1>("h01")) @[TAIL_MASK.scala 218:59]
                    node _T_343 = and(_T_341, _T_342) @[TAIL_MASK.scala 218:46]
                    when _T_343 : @[TAIL_MASK.scala 218:68]
                      node _v_out8_3_T = asSInt(UInt<8>("h0ff")) @[TAIL_MASK.scala 219:50]
                      v_out8[3] <= _v_out8_3_T @[TAIL_MASK.scala 219:31]
                      skip @[TAIL_MASK.scala 218:68]
                    else : @[TAIL_MASK.scala 220:48]
                      node _T_344 = bits(io.v0, 3, 3) @[TAIL_MASK.scala 220:34]
                      node _T_345 = eq(_T_344, UInt<1>("h01")) @[TAIL_MASK.scala 220:38]
                      when _T_345 : @[TAIL_MASK.scala 220:48]
                        v_out8[3] <= tm_out8[3] @[TAIL_MASK.scala 221:31]
                        skip @[TAIL_MASK.scala 220:48]
                  skip @[TAIL_MASK.scala 215:37]
                else : @[TAIL_MASK.scala 223:25]
                  v_out8[3] <= tm_out8[3] @[TAIL_MASK.scala 224:27]
                  skip @[TAIL_MASK.scala 223:25]
                skip @[TAIL_MASK.scala 214:54]
              else : @[TAIL_MASK.scala 227:51]
                node _T_346 = geq(UInt<2>("h03"), io.tm_vl) @[TAIL_MASK.scala 227:25]
                node _T_347 = lt(UInt<2>("h03"), UInt<3>("h04")) @[TAIL_MASK.scala 227:44]
                node _T_348 = and(_T_346, _T_347) @[TAIL_MASK.scala 227:37]
                when _T_348 : @[TAIL_MASK.scala 227:51]
                  node _T_349 = eq(io.tm_vta, UInt<1>("h00")) @[TAIL_MASK.scala 228:29]
                  when _T_349 : @[TAIL_MASK.scala 228:38]
                    v_out8[3] <= vd8[3] @[TAIL_MASK.scala 229:27]
                    skip @[TAIL_MASK.scala 228:38]
                  else : @[TAIL_MASK.scala 230:25]
                    node _v_out8_3_T_1 = asSInt(UInt<8>("h0ff")) @[TAIL_MASK.scala 231:46]
                    v_out8[3] <= _v_out8_3_T_1 @[TAIL_MASK.scala 231:27]
                    skip @[TAIL_MASK.scala 230:25]
                  skip @[TAIL_MASK.scala 227:51]
                else : @[TAIL_MASK.scala 234:21]
                  v_out8[3] <= asSInt(UInt<1>("h00")) @[TAIL_MASK.scala 235:23]
                  skip @[TAIL_MASK.scala 234:21]
            node _T_350 = lt(UInt<3>("h04"), UInt<1>("h00")) @[TAIL_MASK.scala 211:19]
            when _T_350 : @[TAIL_MASK.scala 211:29]
              v_out8[4] <= tm_out8[4] @[TAIL_MASK.scala 212:23]
              skip @[TAIL_MASK.scala 211:29]
            else : @[TAIL_MASK.scala 214:54]
              node _T_351 = geq(UInt<3>("h04"), UInt<1>("h00")) @[TAIL_MASK.scala 214:25]
              node _T_352 = lt(UInt<3>("h04"), io.tm_vl) @[TAIL_MASK.scala 214:42]
              node _T_353 = and(_T_351, _T_352) @[TAIL_MASK.scala 214:35]
              when _T_353 : @[TAIL_MASK.scala 214:54]
                node _T_354 = eq(io.tm_vm, UInt<1>("h00")) @[TAIL_MASK.scala 215:28]
                when _T_354 : @[TAIL_MASK.scala 215:37]
                  node _T_355 = bits(io.v0, 4, 4) @[TAIL_MASK.scala 216:28]
                  node _T_356 = eq(_T_355, UInt<1>("h00")) @[TAIL_MASK.scala 216:32]
                  node _T_357 = eq(io.tm_vma, UInt<1>("h00")) @[TAIL_MASK.scala 216:53]
                  node _T_358 = and(_T_356, _T_357) @[TAIL_MASK.scala 216:40]
                  when _T_358 : @[TAIL_MASK.scala 216:62]
                    v_out8[4] <= vd8[4] @[TAIL_MASK.scala 217:31]
                    skip @[TAIL_MASK.scala 216:62]
                  else : @[TAIL_MASK.scala 218:68]
                    node _T_359 = bits(io.v0, 4, 4) @[TAIL_MASK.scala 218:34]
                    node _T_360 = eq(_T_359, UInt<1>("h00")) @[TAIL_MASK.scala 218:38]
                    node _T_361 = eq(io.tm_vma, UInt<1>("h01")) @[TAIL_MASK.scala 218:59]
                    node _T_362 = and(_T_360, _T_361) @[TAIL_MASK.scala 218:46]
                    when _T_362 : @[TAIL_MASK.scala 218:68]
                      node _v_out8_4_T = asSInt(UInt<8>("h0ff")) @[TAIL_MASK.scala 219:50]
                      v_out8[4] <= _v_out8_4_T @[TAIL_MASK.scala 219:31]
                      skip @[TAIL_MASK.scala 218:68]
                    else : @[TAIL_MASK.scala 220:48]
                      node _T_363 = bits(io.v0, 4, 4) @[TAIL_MASK.scala 220:34]
                      node _T_364 = eq(_T_363, UInt<1>("h01")) @[TAIL_MASK.scala 220:38]
                      when _T_364 : @[TAIL_MASK.scala 220:48]
                        v_out8[4] <= tm_out8[4] @[TAIL_MASK.scala 221:31]
                        skip @[TAIL_MASK.scala 220:48]
                  skip @[TAIL_MASK.scala 215:37]
                else : @[TAIL_MASK.scala 223:25]
                  v_out8[4] <= tm_out8[4] @[TAIL_MASK.scala 224:27]
                  skip @[TAIL_MASK.scala 223:25]
                skip @[TAIL_MASK.scala 214:54]
              else : @[TAIL_MASK.scala 227:51]
                node _T_365 = geq(UInt<3>("h04"), io.tm_vl) @[TAIL_MASK.scala 227:25]
                node _T_366 = lt(UInt<3>("h04"), UInt<3>("h04")) @[TAIL_MASK.scala 227:44]
                node _T_367 = and(_T_365, _T_366) @[TAIL_MASK.scala 227:37]
                when _T_367 : @[TAIL_MASK.scala 227:51]
                  node _T_368 = eq(io.tm_vta, UInt<1>("h00")) @[TAIL_MASK.scala 228:29]
                  when _T_368 : @[TAIL_MASK.scala 228:38]
                    v_out8[4] <= vd8[4] @[TAIL_MASK.scala 229:27]
                    skip @[TAIL_MASK.scala 228:38]
                  else : @[TAIL_MASK.scala 230:25]
                    node _v_out8_4_T_1 = asSInt(UInt<8>("h0ff")) @[TAIL_MASK.scala 231:46]
                    v_out8[4] <= _v_out8_4_T_1 @[TAIL_MASK.scala 231:27]
                    skip @[TAIL_MASK.scala 230:25]
                  skip @[TAIL_MASK.scala 227:51]
                else : @[TAIL_MASK.scala 234:21]
                  v_out8[4] <= asSInt(UInt<1>("h00")) @[TAIL_MASK.scala 235:23]
                  skip @[TAIL_MASK.scala 234:21]
            node _T_369 = lt(UInt<3>("h05"), UInt<1>("h00")) @[TAIL_MASK.scala 211:19]
            when _T_369 : @[TAIL_MASK.scala 211:29]
              v_out8[5] <= tm_out8[5] @[TAIL_MASK.scala 212:23]
              skip @[TAIL_MASK.scala 211:29]
            else : @[TAIL_MASK.scala 214:54]
              node _T_370 = geq(UInt<3>("h05"), UInt<1>("h00")) @[TAIL_MASK.scala 214:25]
              node _T_371 = lt(UInt<3>("h05"), io.tm_vl) @[TAIL_MASK.scala 214:42]
              node _T_372 = and(_T_370, _T_371) @[TAIL_MASK.scala 214:35]
              when _T_372 : @[TAIL_MASK.scala 214:54]
                node _T_373 = eq(io.tm_vm, UInt<1>("h00")) @[TAIL_MASK.scala 215:28]
                when _T_373 : @[TAIL_MASK.scala 215:37]
                  node _T_374 = bits(io.v0, 5, 5) @[TAIL_MASK.scala 216:28]
                  node _T_375 = eq(_T_374, UInt<1>("h00")) @[TAIL_MASK.scala 216:32]
                  node _T_376 = eq(io.tm_vma, UInt<1>("h00")) @[TAIL_MASK.scala 216:53]
                  node _T_377 = and(_T_375, _T_376) @[TAIL_MASK.scala 216:40]
                  when _T_377 : @[TAIL_MASK.scala 216:62]
                    v_out8[5] <= vd8[5] @[TAIL_MASK.scala 217:31]
                    skip @[TAIL_MASK.scala 216:62]
                  else : @[TAIL_MASK.scala 218:68]
                    node _T_378 = bits(io.v0, 5, 5) @[TAIL_MASK.scala 218:34]
                    node _T_379 = eq(_T_378, UInt<1>("h00")) @[TAIL_MASK.scala 218:38]
                    node _T_380 = eq(io.tm_vma, UInt<1>("h01")) @[TAIL_MASK.scala 218:59]
                    node _T_381 = and(_T_379, _T_380) @[TAIL_MASK.scala 218:46]
                    when _T_381 : @[TAIL_MASK.scala 218:68]
                      node _v_out8_5_T = asSInt(UInt<8>("h0ff")) @[TAIL_MASK.scala 219:50]
                      v_out8[5] <= _v_out8_5_T @[TAIL_MASK.scala 219:31]
                      skip @[TAIL_MASK.scala 218:68]
                    else : @[TAIL_MASK.scala 220:48]
                      node _T_382 = bits(io.v0, 5, 5) @[TAIL_MASK.scala 220:34]
                      node _T_383 = eq(_T_382, UInt<1>("h01")) @[TAIL_MASK.scala 220:38]
                      when _T_383 : @[TAIL_MASK.scala 220:48]
                        v_out8[5] <= tm_out8[5] @[TAIL_MASK.scala 221:31]
                        skip @[TAIL_MASK.scala 220:48]
                  skip @[TAIL_MASK.scala 215:37]
                else : @[TAIL_MASK.scala 223:25]
                  v_out8[5] <= tm_out8[5] @[TAIL_MASK.scala 224:27]
                  skip @[TAIL_MASK.scala 223:25]
                skip @[TAIL_MASK.scala 214:54]
              else : @[TAIL_MASK.scala 227:51]
                node _T_384 = geq(UInt<3>("h05"), io.tm_vl) @[TAIL_MASK.scala 227:25]
                node _T_385 = lt(UInt<3>("h05"), UInt<3>("h04")) @[TAIL_MASK.scala 227:44]
                node _T_386 = and(_T_384, _T_385) @[TAIL_MASK.scala 227:37]
                when _T_386 : @[TAIL_MASK.scala 227:51]
                  node _T_387 = eq(io.tm_vta, UInt<1>("h00")) @[TAIL_MASK.scala 228:29]
                  when _T_387 : @[TAIL_MASK.scala 228:38]
                    v_out8[5] <= vd8[5] @[TAIL_MASK.scala 229:27]
                    skip @[TAIL_MASK.scala 228:38]
                  else : @[TAIL_MASK.scala 230:25]
                    node _v_out8_5_T_1 = asSInt(UInt<8>("h0ff")) @[TAIL_MASK.scala 231:46]
                    v_out8[5] <= _v_out8_5_T_1 @[TAIL_MASK.scala 231:27]
                    skip @[TAIL_MASK.scala 230:25]
                  skip @[TAIL_MASK.scala 227:51]
                else : @[TAIL_MASK.scala 234:21]
                  v_out8[5] <= asSInt(UInt<1>("h00")) @[TAIL_MASK.scala 235:23]
                  skip @[TAIL_MASK.scala 234:21]
            node _T_388 = lt(UInt<3>("h06"), UInt<1>("h00")) @[TAIL_MASK.scala 211:19]
            when _T_388 : @[TAIL_MASK.scala 211:29]
              v_out8[6] <= tm_out8[6] @[TAIL_MASK.scala 212:23]
              skip @[TAIL_MASK.scala 211:29]
            else : @[TAIL_MASK.scala 214:54]
              node _T_389 = geq(UInt<3>("h06"), UInt<1>("h00")) @[TAIL_MASK.scala 214:25]
              node _T_390 = lt(UInt<3>("h06"), io.tm_vl) @[TAIL_MASK.scala 214:42]
              node _T_391 = and(_T_389, _T_390) @[TAIL_MASK.scala 214:35]
              when _T_391 : @[TAIL_MASK.scala 214:54]
                node _T_392 = eq(io.tm_vm, UInt<1>("h00")) @[TAIL_MASK.scala 215:28]
                when _T_392 : @[TAIL_MASK.scala 215:37]
                  node _T_393 = bits(io.v0, 6, 6) @[TAIL_MASK.scala 216:28]
                  node _T_394 = eq(_T_393, UInt<1>("h00")) @[TAIL_MASK.scala 216:32]
                  node _T_395 = eq(io.tm_vma, UInt<1>("h00")) @[TAIL_MASK.scala 216:53]
                  node _T_396 = and(_T_394, _T_395) @[TAIL_MASK.scala 216:40]
                  when _T_396 : @[TAIL_MASK.scala 216:62]
                    v_out8[6] <= vd8[6] @[TAIL_MASK.scala 217:31]
                    skip @[TAIL_MASK.scala 216:62]
                  else : @[TAIL_MASK.scala 218:68]
                    node _T_397 = bits(io.v0, 6, 6) @[TAIL_MASK.scala 218:34]
                    node _T_398 = eq(_T_397, UInt<1>("h00")) @[TAIL_MASK.scala 218:38]
                    node _T_399 = eq(io.tm_vma, UInt<1>("h01")) @[TAIL_MASK.scala 218:59]
                    node _T_400 = and(_T_398, _T_399) @[TAIL_MASK.scala 218:46]
                    when _T_400 : @[TAIL_MASK.scala 218:68]
                      node _v_out8_6_T = asSInt(UInt<8>("h0ff")) @[TAIL_MASK.scala 219:50]
                      v_out8[6] <= _v_out8_6_T @[TAIL_MASK.scala 219:31]
                      skip @[TAIL_MASK.scala 218:68]
                    else : @[TAIL_MASK.scala 220:48]
                      node _T_401 = bits(io.v0, 6, 6) @[TAIL_MASK.scala 220:34]
                      node _T_402 = eq(_T_401, UInt<1>("h01")) @[TAIL_MASK.scala 220:38]
                      when _T_402 : @[TAIL_MASK.scala 220:48]
                        v_out8[6] <= tm_out8[6] @[TAIL_MASK.scala 221:31]
                        skip @[TAIL_MASK.scala 220:48]
                  skip @[TAIL_MASK.scala 215:37]
                else : @[TAIL_MASK.scala 223:25]
                  v_out8[6] <= tm_out8[6] @[TAIL_MASK.scala 224:27]
                  skip @[TAIL_MASK.scala 223:25]
                skip @[TAIL_MASK.scala 214:54]
              else : @[TAIL_MASK.scala 227:51]
                node _T_403 = geq(UInt<3>("h06"), io.tm_vl) @[TAIL_MASK.scala 227:25]
                node _T_404 = lt(UInt<3>("h06"), UInt<3>("h04")) @[TAIL_MASK.scala 227:44]
                node _T_405 = and(_T_403, _T_404) @[TAIL_MASK.scala 227:37]
                when _T_405 : @[TAIL_MASK.scala 227:51]
                  node _T_406 = eq(io.tm_vta, UInt<1>("h00")) @[TAIL_MASK.scala 228:29]
                  when _T_406 : @[TAIL_MASK.scala 228:38]
                    v_out8[6] <= vd8[6] @[TAIL_MASK.scala 229:27]
                    skip @[TAIL_MASK.scala 228:38]
                  else : @[TAIL_MASK.scala 230:25]
                    node _v_out8_6_T_1 = asSInt(UInt<8>("h0ff")) @[TAIL_MASK.scala 231:46]
                    v_out8[6] <= _v_out8_6_T_1 @[TAIL_MASK.scala 231:27]
                    skip @[TAIL_MASK.scala 230:25]
                  skip @[TAIL_MASK.scala 227:51]
                else : @[TAIL_MASK.scala 234:21]
                  v_out8[6] <= asSInt(UInt<1>("h00")) @[TAIL_MASK.scala 235:23]
                  skip @[TAIL_MASK.scala 234:21]
            node _T_407 = lt(UInt<3>("h07"), UInt<1>("h00")) @[TAIL_MASK.scala 211:19]
            when _T_407 : @[TAIL_MASK.scala 211:29]
              v_out8[7] <= tm_out8[7] @[TAIL_MASK.scala 212:23]
              skip @[TAIL_MASK.scala 211:29]
            else : @[TAIL_MASK.scala 214:54]
              node _T_408 = geq(UInt<3>("h07"), UInt<1>("h00")) @[TAIL_MASK.scala 214:25]
              node _T_409 = lt(UInt<3>("h07"), io.tm_vl) @[TAIL_MASK.scala 214:42]
              node _T_410 = and(_T_408, _T_409) @[TAIL_MASK.scala 214:35]
              when _T_410 : @[TAIL_MASK.scala 214:54]
                node _T_411 = eq(io.tm_vm, UInt<1>("h00")) @[TAIL_MASK.scala 215:28]
                when _T_411 : @[TAIL_MASK.scala 215:37]
                  node _T_412 = bits(io.v0, 7, 7) @[TAIL_MASK.scala 216:28]
                  node _T_413 = eq(_T_412, UInt<1>("h00")) @[TAIL_MASK.scala 216:32]
                  node _T_414 = eq(io.tm_vma, UInt<1>("h00")) @[TAIL_MASK.scala 216:53]
                  node _T_415 = and(_T_413, _T_414) @[TAIL_MASK.scala 216:40]
                  when _T_415 : @[TAIL_MASK.scala 216:62]
                    v_out8[7] <= vd8[7] @[TAIL_MASK.scala 217:31]
                    skip @[TAIL_MASK.scala 216:62]
                  else : @[TAIL_MASK.scala 218:68]
                    node _T_416 = bits(io.v0, 7, 7) @[TAIL_MASK.scala 218:34]
                    node _T_417 = eq(_T_416, UInt<1>("h00")) @[TAIL_MASK.scala 218:38]
                    node _T_418 = eq(io.tm_vma, UInt<1>("h01")) @[TAIL_MASK.scala 218:59]
                    node _T_419 = and(_T_417, _T_418) @[TAIL_MASK.scala 218:46]
                    when _T_419 : @[TAIL_MASK.scala 218:68]
                      node _v_out8_7_T = asSInt(UInt<8>("h0ff")) @[TAIL_MASK.scala 219:50]
                      v_out8[7] <= _v_out8_7_T @[TAIL_MASK.scala 219:31]
                      skip @[TAIL_MASK.scala 218:68]
                    else : @[TAIL_MASK.scala 220:48]
                      node _T_420 = bits(io.v0, 7, 7) @[TAIL_MASK.scala 220:34]
                      node _T_421 = eq(_T_420, UInt<1>("h01")) @[TAIL_MASK.scala 220:38]
                      when _T_421 : @[TAIL_MASK.scala 220:48]
                        v_out8[7] <= tm_out8[7] @[TAIL_MASK.scala 221:31]
                        skip @[TAIL_MASK.scala 220:48]
                  skip @[TAIL_MASK.scala 215:37]
                else : @[TAIL_MASK.scala 223:25]
                  v_out8[7] <= tm_out8[7] @[TAIL_MASK.scala 224:27]
                  skip @[TAIL_MASK.scala 223:25]
                skip @[TAIL_MASK.scala 214:54]
              else : @[TAIL_MASK.scala 227:51]
                node _T_422 = geq(UInt<3>("h07"), io.tm_vl) @[TAIL_MASK.scala 227:25]
                node _T_423 = lt(UInt<3>("h07"), UInt<3>("h04")) @[TAIL_MASK.scala 227:44]
                node _T_424 = and(_T_422, _T_423) @[TAIL_MASK.scala 227:37]
                when _T_424 : @[TAIL_MASK.scala 227:51]
                  node _T_425 = eq(io.tm_vta, UInt<1>("h00")) @[TAIL_MASK.scala 228:29]
                  when _T_425 : @[TAIL_MASK.scala 228:38]
                    v_out8[7] <= vd8[7] @[TAIL_MASK.scala 229:27]
                    skip @[TAIL_MASK.scala 228:38]
                  else : @[TAIL_MASK.scala 230:25]
                    node _v_out8_7_T_1 = asSInt(UInt<8>("h0ff")) @[TAIL_MASK.scala 231:46]
                    v_out8[7] <= _v_out8_7_T_1 @[TAIL_MASK.scala 231:27]
                    skip @[TAIL_MASK.scala 230:25]
                  skip @[TAIL_MASK.scala 227:51]
                else : @[TAIL_MASK.scala 234:21]
                  v_out8[7] <= asSInt(UInt<1>("h00")) @[TAIL_MASK.scala 235:23]
                  skip @[TAIL_MASK.scala 234:21]
            node _T_426 = lt(UInt<4>("h08"), UInt<1>("h00")) @[TAIL_MASK.scala 211:19]
            when _T_426 : @[TAIL_MASK.scala 211:29]
              v_out8[8] <= tm_out8[8] @[TAIL_MASK.scala 212:23]
              skip @[TAIL_MASK.scala 211:29]
            else : @[TAIL_MASK.scala 214:54]
              node _T_427 = geq(UInt<4>("h08"), UInt<1>("h00")) @[TAIL_MASK.scala 214:25]
              node _T_428 = lt(UInt<4>("h08"), io.tm_vl) @[TAIL_MASK.scala 214:42]
              node _T_429 = and(_T_427, _T_428) @[TAIL_MASK.scala 214:35]
              when _T_429 : @[TAIL_MASK.scala 214:54]
                node _T_430 = eq(io.tm_vm, UInt<1>("h00")) @[TAIL_MASK.scala 215:28]
                when _T_430 : @[TAIL_MASK.scala 215:37]
                  node _T_431 = bits(io.v0, 8, 8) @[TAIL_MASK.scala 216:28]
                  node _T_432 = eq(_T_431, UInt<1>("h00")) @[TAIL_MASK.scala 216:32]
                  node _T_433 = eq(io.tm_vma, UInt<1>("h00")) @[TAIL_MASK.scala 216:53]
                  node _T_434 = and(_T_432, _T_433) @[TAIL_MASK.scala 216:40]
                  when _T_434 : @[TAIL_MASK.scala 216:62]
                    v_out8[8] <= vd8[8] @[TAIL_MASK.scala 217:31]
                    skip @[TAIL_MASK.scala 216:62]
                  else : @[TAIL_MASK.scala 218:68]
                    node _T_435 = bits(io.v0, 8, 8) @[TAIL_MASK.scala 218:34]
                    node _T_436 = eq(_T_435, UInt<1>("h00")) @[TAIL_MASK.scala 218:38]
                    node _T_437 = eq(io.tm_vma, UInt<1>("h01")) @[TAIL_MASK.scala 218:59]
                    node _T_438 = and(_T_436, _T_437) @[TAIL_MASK.scala 218:46]
                    when _T_438 : @[TAIL_MASK.scala 218:68]
                      node _v_out8_8_T = asSInt(UInt<8>("h0ff")) @[TAIL_MASK.scala 219:50]
                      v_out8[8] <= _v_out8_8_T @[TAIL_MASK.scala 219:31]
                      skip @[TAIL_MASK.scala 218:68]
                    else : @[TAIL_MASK.scala 220:48]
                      node _T_439 = bits(io.v0, 8, 8) @[TAIL_MASK.scala 220:34]
                      node _T_440 = eq(_T_439, UInt<1>("h01")) @[TAIL_MASK.scala 220:38]
                      when _T_440 : @[TAIL_MASK.scala 220:48]
                        v_out8[8] <= tm_out8[8] @[TAIL_MASK.scala 221:31]
                        skip @[TAIL_MASK.scala 220:48]
                  skip @[TAIL_MASK.scala 215:37]
                else : @[TAIL_MASK.scala 223:25]
                  v_out8[8] <= tm_out8[8] @[TAIL_MASK.scala 224:27]
                  skip @[TAIL_MASK.scala 223:25]
                skip @[TAIL_MASK.scala 214:54]
              else : @[TAIL_MASK.scala 227:51]
                node _T_441 = geq(UInt<4>("h08"), io.tm_vl) @[TAIL_MASK.scala 227:25]
                node _T_442 = lt(UInt<4>("h08"), UInt<3>("h04")) @[TAIL_MASK.scala 227:44]
                node _T_443 = and(_T_441, _T_442) @[TAIL_MASK.scala 227:37]
                when _T_443 : @[TAIL_MASK.scala 227:51]
                  node _T_444 = eq(io.tm_vta, UInt<1>("h00")) @[TAIL_MASK.scala 228:29]
                  when _T_444 : @[TAIL_MASK.scala 228:38]
                    v_out8[8] <= vd8[8] @[TAIL_MASK.scala 229:27]
                    skip @[TAIL_MASK.scala 228:38]
                  else : @[TAIL_MASK.scala 230:25]
                    node _v_out8_8_T_1 = asSInt(UInt<8>("h0ff")) @[TAIL_MASK.scala 231:46]
                    v_out8[8] <= _v_out8_8_T_1 @[TAIL_MASK.scala 231:27]
                    skip @[TAIL_MASK.scala 230:25]
                  skip @[TAIL_MASK.scala 227:51]
                else : @[TAIL_MASK.scala 234:21]
                  v_out8[8] <= asSInt(UInt<1>("h00")) @[TAIL_MASK.scala 235:23]
                  skip @[TAIL_MASK.scala 234:21]
            node _T_445 = lt(UInt<4>("h09"), UInt<1>("h00")) @[TAIL_MASK.scala 211:19]
            when _T_445 : @[TAIL_MASK.scala 211:29]
              v_out8[9] <= tm_out8[9] @[TAIL_MASK.scala 212:23]
              skip @[TAIL_MASK.scala 211:29]
            else : @[TAIL_MASK.scala 214:54]
              node _T_446 = geq(UInt<4>("h09"), UInt<1>("h00")) @[TAIL_MASK.scala 214:25]
              node _T_447 = lt(UInt<4>("h09"), io.tm_vl) @[TAIL_MASK.scala 214:42]
              node _T_448 = and(_T_446, _T_447) @[TAIL_MASK.scala 214:35]
              when _T_448 : @[TAIL_MASK.scala 214:54]
                node _T_449 = eq(io.tm_vm, UInt<1>("h00")) @[TAIL_MASK.scala 215:28]
                when _T_449 : @[TAIL_MASK.scala 215:37]
                  node _T_450 = bits(io.v0, 9, 9) @[TAIL_MASK.scala 216:28]
                  node _T_451 = eq(_T_450, UInt<1>("h00")) @[TAIL_MASK.scala 216:32]
                  node _T_452 = eq(io.tm_vma, UInt<1>("h00")) @[TAIL_MASK.scala 216:53]
                  node _T_453 = and(_T_451, _T_452) @[TAIL_MASK.scala 216:40]
                  when _T_453 : @[TAIL_MASK.scala 216:62]
                    v_out8[9] <= vd8[9] @[TAIL_MASK.scala 217:31]
                    skip @[TAIL_MASK.scala 216:62]
                  else : @[TAIL_MASK.scala 218:68]
                    node _T_454 = bits(io.v0, 9, 9) @[TAIL_MASK.scala 218:34]
                    node _T_455 = eq(_T_454, UInt<1>("h00")) @[TAIL_MASK.scala 218:38]
                    node _T_456 = eq(io.tm_vma, UInt<1>("h01")) @[TAIL_MASK.scala 218:59]
                    node _T_457 = and(_T_455, _T_456) @[TAIL_MASK.scala 218:46]
                    when _T_457 : @[TAIL_MASK.scala 218:68]
                      node _v_out8_9_T = asSInt(UInt<8>("h0ff")) @[TAIL_MASK.scala 219:50]
                      v_out8[9] <= _v_out8_9_T @[TAIL_MASK.scala 219:31]
                      skip @[TAIL_MASK.scala 218:68]
                    else : @[TAIL_MASK.scala 220:48]
                      node _T_458 = bits(io.v0, 9, 9) @[TAIL_MASK.scala 220:34]
                      node _T_459 = eq(_T_458, UInt<1>("h01")) @[TAIL_MASK.scala 220:38]
                      when _T_459 : @[TAIL_MASK.scala 220:48]
                        v_out8[9] <= tm_out8[9] @[TAIL_MASK.scala 221:31]
                        skip @[TAIL_MASK.scala 220:48]
                  skip @[TAIL_MASK.scala 215:37]
                else : @[TAIL_MASK.scala 223:25]
                  v_out8[9] <= tm_out8[9] @[TAIL_MASK.scala 224:27]
                  skip @[TAIL_MASK.scala 223:25]
                skip @[TAIL_MASK.scala 214:54]
              else : @[TAIL_MASK.scala 227:51]
                node _T_460 = geq(UInt<4>("h09"), io.tm_vl) @[TAIL_MASK.scala 227:25]
                node _T_461 = lt(UInt<4>("h09"), UInt<3>("h04")) @[TAIL_MASK.scala 227:44]
                node _T_462 = and(_T_460, _T_461) @[TAIL_MASK.scala 227:37]
                when _T_462 : @[TAIL_MASK.scala 227:51]
                  node _T_463 = eq(io.tm_vta, UInt<1>("h00")) @[TAIL_MASK.scala 228:29]
                  when _T_463 : @[TAIL_MASK.scala 228:38]
                    v_out8[9] <= vd8[9] @[TAIL_MASK.scala 229:27]
                    skip @[TAIL_MASK.scala 228:38]
                  else : @[TAIL_MASK.scala 230:25]
                    node _v_out8_9_T_1 = asSInt(UInt<8>("h0ff")) @[TAIL_MASK.scala 231:46]
                    v_out8[9] <= _v_out8_9_T_1 @[TAIL_MASK.scala 231:27]
                    skip @[TAIL_MASK.scala 230:25]
                  skip @[TAIL_MASK.scala 227:51]
                else : @[TAIL_MASK.scala 234:21]
                  v_out8[9] <= asSInt(UInt<1>("h00")) @[TAIL_MASK.scala 235:23]
                  skip @[TAIL_MASK.scala 234:21]
            node _T_464 = lt(UInt<4>("h0a"), UInt<1>("h00")) @[TAIL_MASK.scala 211:19]
            when _T_464 : @[TAIL_MASK.scala 211:29]
              v_out8[10] <= tm_out8[10] @[TAIL_MASK.scala 212:23]
              skip @[TAIL_MASK.scala 211:29]
            else : @[TAIL_MASK.scala 214:54]
              node _T_465 = geq(UInt<4>("h0a"), UInt<1>("h00")) @[TAIL_MASK.scala 214:25]
              node _T_466 = lt(UInt<4>("h0a"), io.tm_vl) @[TAIL_MASK.scala 214:42]
              node _T_467 = and(_T_465, _T_466) @[TAIL_MASK.scala 214:35]
              when _T_467 : @[TAIL_MASK.scala 214:54]
                node _T_468 = eq(io.tm_vm, UInt<1>("h00")) @[TAIL_MASK.scala 215:28]
                when _T_468 : @[TAIL_MASK.scala 215:37]
                  node _T_469 = bits(io.v0, 10, 10) @[TAIL_MASK.scala 216:28]
                  node _T_470 = eq(_T_469, UInt<1>("h00")) @[TAIL_MASK.scala 216:32]
                  node _T_471 = eq(io.tm_vma, UInt<1>("h00")) @[TAIL_MASK.scala 216:53]
                  node _T_472 = and(_T_470, _T_471) @[TAIL_MASK.scala 216:40]
                  when _T_472 : @[TAIL_MASK.scala 216:62]
                    v_out8[10] <= vd8[10] @[TAIL_MASK.scala 217:31]
                    skip @[TAIL_MASK.scala 216:62]
                  else : @[TAIL_MASK.scala 218:68]
                    node _T_473 = bits(io.v0, 10, 10) @[TAIL_MASK.scala 218:34]
                    node _T_474 = eq(_T_473, UInt<1>("h00")) @[TAIL_MASK.scala 218:38]
                    node _T_475 = eq(io.tm_vma, UInt<1>("h01")) @[TAIL_MASK.scala 218:59]
                    node _T_476 = and(_T_474, _T_475) @[TAIL_MASK.scala 218:46]
                    when _T_476 : @[TAIL_MASK.scala 218:68]
                      node _v_out8_10_T = asSInt(UInt<8>("h0ff")) @[TAIL_MASK.scala 219:50]
                      v_out8[10] <= _v_out8_10_T @[TAIL_MASK.scala 219:31]
                      skip @[TAIL_MASK.scala 218:68]
                    else : @[TAIL_MASK.scala 220:48]
                      node _T_477 = bits(io.v0, 10, 10) @[TAIL_MASK.scala 220:34]
                      node _T_478 = eq(_T_477, UInt<1>("h01")) @[TAIL_MASK.scala 220:38]
                      when _T_478 : @[TAIL_MASK.scala 220:48]
                        v_out8[10] <= tm_out8[10] @[TAIL_MASK.scala 221:31]
                        skip @[TAIL_MASK.scala 220:48]
                  skip @[TAIL_MASK.scala 215:37]
                else : @[TAIL_MASK.scala 223:25]
                  v_out8[10] <= tm_out8[10] @[TAIL_MASK.scala 224:27]
                  skip @[TAIL_MASK.scala 223:25]
                skip @[TAIL_MASK.scala 214:54]
              else : @[TAIL_MASK.scala 227:51]
                node _T_479 = geq(UInt<4>("h0a"), io.tm_vl) @[TAIL_MASK.scala 227:25]
                node _T_480 = lt(UInt<4>("h0a"), UInt<3>("h04")) @[TAIL_MASK.scala 227:44]
                node _T_481 = and(_T_479, _T_480) @[TAIL_MASK.scala 227:37]
                when _T_481 : @[TAIL_MASK.scala 227:51]
                  node _T_482 = eq(io.tm_vta, UInt<1>("h00")) @[TAIL_MASK.scala 228:29]
                  when _T_482 : @[TAIL_MASK.scala 228:38]
                    v_out8[10] <= vd8[10] @[TAIL_MASK.scala 229:27]
                    skip @[TAIL_MASK.scala 228:38]
                  else : @[TAIL_MASK.scala 230:25]
                    node _v_out8_10_T_1 = asSInt(UInt<8>("h0ff")) @[TAIL_MASK.scala 231:46]
                    v_out8[10] <= _v_out8_10_T_1 @[TAIL_MASK.scala 231:27]
                    skip @[TAIL_MASK.scala 230:25]
                  skip @[TAIL_MASK.scala 227:51]
                else : @[TAIL_MASK.scala 234:21]
                  v_out8[10] <= asSInt(UInt<1>("h00")) @[TAIL_MASK.scala 235:23]
                  skip @[TAIL_MASK.scala 234:21]
            node _T_483 = lt(UInt<4>("h0b"), UInt<1>("h00")) @[TAIL_MASK.scala 211:19]
            when _T_483 : @[TAIL_MASK.scala 211:29]
              v_out8[11] <= tm_out8[11] @[TAIL_MASK.scala 212:23]
              skip @[TAIL_MASK.scala 211:29]
            else : @[TAIL_MASK.scala 214:54]
              node _T_484 = geq(UInt<4>("h0b"), UInt<1>("h00")) @[TAIL_MASK.scala 214:25]
              node _T_485 = lt(UInt<4>("h0b"), io.tm_vl) @[TAIL_MASK.scala 214:42]
              node _T_486 = and(_T_484, _T_485) @[TAIL_MASK.scala 214:35]
              when _T_486 : @[TAIL_MASK.scala 214:54]
                node _T_487 = eq(io.tm_vm, UInt<1>("h00")) @[TAIL_MASK.scala 215:28]
                when _T_487 : @[TAIL_MASK.scala 215:37]
                  node _T_488 = bits(io.v0, 11, 11) @[TAIL_MASK.scala 216:28]
                  node _T_489 = eq(_T_488, UInt<1>("h00")) @[TAIL_MASK.scala 216:32]
                  node _T_490 = eq(io.tm_vma, UInt<1>("h00")) @[TAIL_MASK.scala 216:53]
                  node _T_491 = and(_T_489, _T_490) @[TAIL_MASK.scala 216:40]
                  when _T_491 : @[TAIL_MASK.scala 216:62]
                    v_out8[11] <= vd8[11] @[TAIL_MASK.scala 217:31]
                    skip @[TAIL_MASK.scala 216:62]
                  else : @[TAIL_MASK.scala 218:68]
                    node _T_492 = bits(io.v0, 11, 11) @[TAIL_MASK.scala 218:34]
                    node _T_493 = eq(_T_492, UInt<1>("h00")) @[TAIL_MASK.scala 218:38]
                    node _T_494 = eq(io.tm_vma, UInt<1>("h01")) @[TAIL_MASK.scala 218:59]
                    node _T_495 = and(_T_493, _T_494) @[TAIL_MASK.scala 218:46]
                    when _T_495 : @[TAIL_MASK.scala 218:68]
                      node _v_out8_11_T = asSInt(UInt<8>("h0ff")) @[TAIL_MASK.scala 219:50]
                      v_out8[11] <= _v_out8_11_T @[TAIL_MASK.scala 219:31]
                      skip @[TAIL_MASK.scala 218:68]
                    else : @[TAIL_MASK.scala 220:48]
                      node _T_496 = bits(io.v0, 11, 11) @[TAIL_MASK.scala 220:34]
                      node _T_497 = eq(_T_496, UInt<1>("h01")) @[TAIL_MASK.scala 220:38]
                      when _T_497 : @[TAIL_MASK.scala 220:48]
                        v_out8[11] <= tm_out8[11] @[TAIL_MASK.scala 221:31]
                        skip @[TAIL_MASK.scala 220:48]
                  skip @[TAIL_MASK.scala 215:37]
                else : @[TAIL_MASK.scala 223:25]
                  v_out8[11] <= tm_out8[11] @[TAIL_MASK.scala 224:27]
                  skip @[TAIL_MASK.scala 223:25]
                skip @[TAIL_MASK.scala 214:54]
              else : @[TAIL_MASK.scala 227:51]
                node _T_498 = geq(UInt<4>("h0b"), io.tm_vl) @[TAIL_MASK.scala 227:25]
                node _T_499 = lt(UInt<4>("h0b"), UInt<3>("h04")) @[TAIL_MASK.scala 227:44]
                node _T_500 = and(_T_498, _T_499) @[TAIL_MASK.scala 227:37]
                when _T_500 : @[TAIL_MASK.scala 227:51]
                  node _T_501 = eq(io.tm_vta, UInt<1>("h00")) @[TAIL_MASK.scala 228:29]
                  when _T_501 : @[TAIL_MASK.scala 228:38]
                    v_out8[11] <= vd8[11] @[TAIL_MASK.scala 229:27]
                    skip @[TAIL_MASK.scala 228:38]
                  else : @[TAIL_MASK.scala 230:25]
                    node _v_out8_11_T_1 = asSInt(UInt<8>("h0ff")) @[TAIL_MASK.scala 231:46]
                    v_out8[11] <= _v_out8_11_T_1 @[TAIL_MASK.scala 231:27]
                    skip @[TAIL_MASK.scala 230:25]
                  skip @[TAIL_MASK.scala 227:51]
                else : @[TAIL_MASK.scala 234:21]
                  v_out8[11] <= asSInt(UInt<1>("h00")) @[TAIL_MASK.scala 235:23]
                  skip @[TAIL_MASK.scala 234:21]
            node _T_502 = lt(UInt<4>("h0c"), UInt<1>("h00")) @[TAIL_MASK.scala 211:19]
            when _T_502 : @[TAIL_MASK.scala 211:29]
              v_out8[12] <= tm_out8[12] @[TAIL_MASK.scala 212:23]
              skip @[TAIL_MASK.scala 211:29]
            else : @[TAIL_MASK.scala 214:54]
              node _T_503 = geq(UInt<4>("h0c"), UInt<1>("h00")) @[TAIL_MASK.scala 214:25]
              node _T_504 = lt(UInt<4>("h0c"), io.tm_vl) @[TAIL_MASK.scala 214:42]
              node _T_505 = and(_T_503, _T_504) @[TAIL_MASK.scala 214:35]
              when _T_505 : @[TAIL_MASK.scala 214:54]
                node _T_506 = eq(io.tm_vm, UInt<1>("h00")) @[TAIL_MASK.scala 215:28]
                when _T_506 : @[TAIL_MASK.scala 215:37]
                  node _T_507 = bits(io.v0, 12, 12) @[TAIL_MASK.scala 216:28]
                  node _T_508 = eq(_T_507, UInt<1>("h00")) @[TAIL_MASK.scala 216:32]
                  node _T_509 = eq(io.tm_vma, UInt<1>("h00")) @[TAIL_MASK.scala 216:53]
                  node _T_510 = and(_T_508, _T_509) @[TAIL_MASK.scala 216:40]
                  when _T_510 : @[TAIL_MASK.scala 216:62]
                    v_out8[12] <= vd8[12] @[TAIL_MASK.scala 217:31]
                    skip @[TAIL_MASK.scala 216:62]
                  else : @[TAIL_MASK.scala 218:68]
                    node _T_511 = bits(io.v0, 12, 12) @[TAIL_MASK.scala 218:34]
                    node _T_512 = eq(_T_511, UInt<1>("h00")) @[TAIL_MASK.scala 218:38]
                    node _T_513 = eq(io.tm_vma, UInt<1>("h01")) @[TAIL_MASK.scala 218:59]
                    node _T_514 = and(_T_512, _T_513) @[TAIL_MASK.scala 218:46]
                    when _T_514 : @[TAIL_MASK.scala 218:68]
                      node _v_out8_12_T = asSInt(UInt<8>("h0ff")) @[TAIL_MASK.scala 219:50]
                      v_out8[12] <= _v_out8_12_T @[TAIL_MASK.scala 219:31]
                      skip @[TAIL_MASK.scala 218:68]
                    else : @[TAIL_MASK.scala 220:48]
                      node _T_515 = bits(io.v0, 12, 12) @[TAIL_MASK.scala 220:34]
                      node _T_516 = eq(_T_515, UInt<1>("h01")) @[TAIL_MASK.scala 220:38]
                      when _T_516 : @[TAIL_MASK.scala 220:48]
                        v_out8[12] <= tm_out8[12] @[TAIL_MASK.scala 221:31]
                        skip @[TAIL_MASK.scala 220:48]
                  skip @[TAIL_MASK.scala 215:37]
                else : @[TAIL_MASK.scala 223:25]
                  v_out8[12] <= tm_out8[12] @[TAIL_MASK.scala 224:27]
                  skip @[TAIL_MASK.scala 223:25]
                skip @[TAIL_MASK.scala 214:54]
              else : @[TAIL_MASK.scala 227:51]
                node _T_517 = geq(UInt<4>("h0c"), io.tm_vl) @[TAIL_MASK.scala 227:25]
                node _T_518 = lt(UInt<4>("h0c"), UInt<3>("h04")) @[TAIL_MASK.scala 227:44]
                node _T_519 = and(_T_517, _T_518) @[TAIL_MASK.scala 227:37]
                when _T_519 : @[TAIL_MASK.scala 227:51]
                  node _T_520 = eq(io.tm_vta, UInt<1>("h00")) @[TAIL_MASK.scala 228:29]
                  when _T_520 : @[TAIL_MASK.scala 228:38]
                    v_out8[12] <= vd8[12] @[TAIL_MASK.scala 229:27]
                    skip @[TAIL_MASK.scala 228:38]
                  else : @[TAIL_MASK.scala 230:25]
                    node _v_out8_12_T_1 = asSInt(UInt<8>("h0ff")) @[TAIL_MASK.scala 231:46]
                    v_out8[12] <= _v_out8_12_T_1 @[TAIL_MASK.scala 231:27]
                    skip @[TAIL_MASK.scala 230:25]
                  skip @[TAIL_MASK.scala 227:51]
                else : @[TAIL_MASK.scala 234:21]
                  v_out8[12] <= asSInt(UInt<1>("h00")) @[TAIL_MASK.scala 235:23]
                  skip @[TAIL_MASK.scala 234:21]
            node _T_521 = lt(UInt<4>("h0d"), UInt<1>("h00")) @[TAIL_MASK.scala 211:19]
            when _T_521 : @[TAIL_MASK.scala 211:29]
              v_out8[13] <= tm_out8[13] @[TAIL_MASK.scala 212:23]
              skip @[TAIL_MASK.scala 211:29]
            else : @[TAIL_MASK.scala 214:54]
              node _T_522 = geq(UInt<4>("h0d"), UInt<1>("h00")) @[TAIL_MASK.scala 214:25]
              node _T_523 = lt(UInt<4>("h0d"), io.tm_vl) @[TAIL_MASK.scala 214:42]
              node _T_524 = and(_T_522, _T_523) @[TAIL_MASK.scala 214:35]
              when _T_524 : @[TAIL_MASK.scala 214:54]
                node _T_525 = eq(io.tm_vm, UInt<1>("h00")) @[TAIL_MASK.scala 215:28]
                when _T_525 : @[TAIL_MASK.scala 215:37]
                  node _T_526 = bits(io.v0, 13, 13) @[TAIL_MASK.scala 216:28]
                  node _T_527 = eq(_T_526, UInt<1>("h00")) @[TAIL_MASK.scala 216:32]
                  node _T_528 = eq(io.tm_vma, UInt<1>("h00")) @[TAIL_MASK.scala 216:53]
                  node _T_529 = and(_T_527, _T_528) @[TAIL_MASK.scala 216:40]
                  when _T_529 : @[TAIL_MASK.scala 216:62]
                    v_out8[13] <= vd8[13] @[TAIL_MASK.scala 217:31]
                    skip @[TAIL_MASK.scala 216:62]
                  else : @[TAIL_MASK.scala 218:68]
                    node _T_530 = bits(io.v0, 13, 13) @[TAIL_MASK.scala 218:34]
                    node _T_531 = eq(_T_530, UInt<1>("h00")) @[TAIL_MASK.scala 218:38]
                    node _T_532 = eq(io.tm_vma, UInt<1>("h01")) @[TAIL_MASK.scala 218:59]
                    node _T_533 = and(_T_531, _T_532) @[TAIL_MASK.scala 218:46]
                    when _T_533 : @[TAIL_MASK.scala 218:68]
                      node _v_out8_13_T = asSInt(UInt<8>("h0ff")) @[TAIL_MASK.scala 219:50]
                      v_out8[13] <= _v_out8_13_T @[TAIL_MASK.scala 219:31]
                      skip @[TAIL_MASK.scala 218:68]
                    else : @[TAIL_MASK.scala 220:48]
                      node _T_534 = bits(io.v0, 13, 13) @[TAIL_MASK.scala 220:34]
                      node _T_535 = eq(_T_534, UInt<1>("h01")) @[TAIL_MASK.scala 220:38]
                      when _T_535 : @[TAIL_MASK.scala 220:48]
                        v_out8[13] <= tm_out8[13] @[TAIL_MASK.scala 221:31]
                        skip @[TAIL_MASK.scala 220:48]
                  skip @[TAIL_MASK.scala 215:37]
                else : @[TAIL_MASK.scala 223:25]
                  v_out8[13] <= tm_out8[13] @[TAIL_MASK.scala 224:27]
                  skip @[TAIL_MASK.scala 223:25]
                skip @[TAIL_MASK.scala 214:54]
              else : @[TAIL_MASK.scala 227:51]
                node _T_536 = geq(UInt<4>("h0d"), io.tm_vl) @[TAIL_MASK.scala 227:25]
                node _T_537 = lt(UInt<4>("h0d"), UInt<3>("h04")) @[TAIL_MASK.scala 227:44]
                node _T_538 = and(_T_536, _T_537) @[TAIL_MASK.scala 227:37]
                when _T_538 : @[TAIL_MASK.scala 227:51]
                  node _T_539 = eq(io.tm_vta, UInt<1>("h00")) @[TAIL_MASK.scala 228:29]
                  when _T_539 : @[TAIL_MASK.scala 228:38]
                    v_out8[13] <= vd8[13] @[TAIL_MASK.scala 229:27]
                    skip @[TAIL_MASK.scala 228:38]
                  else : @[TAIL_MASK.scala 230:25]
                    node _v_out8_13_T_1 = asSInt(UInt<8>("h0ff")) @[TAIL_MASK.scala 231:46]
                    v_out8[13] <= _v_out8_13_T_1 @[TAIL_MASK.scala 231:27]
                    skip @[TAIL_MASK.scala 230:25]
                  skip @[TAIL_MASK.scala 227:51]
                else : @[TAIL_MASK.scala 234:21]
                  v_out8[13] <= asSInt(UInt<1>("h00")) @[TAIL_MASK.scala 235:23]
                  skip @[TAIL_MASK.scala 234:21]
            node _T_540 = lt(UInt<4>("h0e"), UInt<1>("h00")) @[TAIL_MASK.scala 211:19]
            when _T_540 : @[TAIL_MASK.scala 211:29]
              v_out8[14] <= tm_out8[14] @[TAIL_MASK.scala 212:23]
              skip @[TAIL_MASK.scala 211:29]
            else : @[TAIL_MASK.scala 214:54]
              node _T_541 = geq(UInt<4>("h0e"), UInt<1>("h00")) @[TAIL_MASK.scala 214:25]
              node _T_542 = lt(UInt<4>("h0e"), io.tm_vl) @[TAIL_MASK.scala 214:42]
              node _T_543 = and(_T_541, _T_542) @[TAIL_MASK.scala 214:35]
              when _T_543 : @[TAIL_MASK.scala 214:54]
                node _T_544 = eq(io.tm_vm, UInt<1>("h00")) @[TAIL_MASK.scala 215:28]
                when _T_544 : @[TAIL_MASK.scala 215:37]
                  node _T_545 = bits(io.v0, 14, 14) @[TAIL_MASK.scala 216:28]
                  node _T_546 = eq(_T_545, UInt<1>("h00")) @[TAIL_MASK.scala 216:32]
                  node _T_547 = eq(io.tm_vma, UInt<1>("h00")) @[TAIL_MASK.scala 216:53]
                  node _T_548 = and(_T_546, _T_547) @[TAIL_MASK.scala 216:40]
                  when _T_548 : @[TAIL_MASK.scala 216:62]
                    v_out8[14] <= vd8[14] @[TAIL_MASK.scala 217:31]
                    skip @[TAIL_MASK.scala 216:62]
                  else : @[TAIL_MASK.scala 218:68]
                    node _T_549 = bits(io.v0, 14, 14) @[TAIL_MASK.scala 218:34]
                    node _T_550 = eq(_T_549, UInt<1>("h00")) @[TAIL_MASK.scala 218:38]
                    node _T_551 = eq(io.tm_vma, UInt<1>("h01")) @[TAIL_MASK.scala 218:59]
                    node _T_552 = and(_T_550, _T_551) @[TAIL_MASK.scala 218:46]
                    when _T_552 : @[TAIL_MASK.scala 218:68]
                      node _v_out8_14_T = asSInt(UInt<8>("h0ff")) @[TAIL_MASK.scala 219:50]
                      v_out8[14] <= _v_out8_14_T @[TAIL_MASK.scala 219:31]
                      skip @[TAIL_MASK.scala 218:68]
                    else : @[TAIL_MASK.scala 220:48]
                      node _T_553 = bits(io.v0, 14, 14) @[TAIL_MASK.scala 220:34]
                      node _T_554 = eq(_T_553, UInt<1>("h01")) @[TAIL_MASK.scala 220:38]
                      when _T_554 : @[TAIL_MASK.scala 220:48]
                        v_out8[14] <= tm_out8[14] @[TAIL_MASK.scala 221:31]
                        skip @[TAIL_MASK.scala 220:48]
                  skip @[TAIL_MASK.scala 215:37]
                else : @[TAIL_MASK.scala 223:25]
                  v_out8[14] <= tm_out8[14] @[TAIL_MASK.scala 224:27]
                  skip @[TAIL_MASK.scala 223:25]
                skip @[TAIL_MASK.scala 214:54]
              else : @[TAIL_MASK.scala 227:51]
                node _T_555 = geq(UInt<4>("h0e"), io.tm_vl) @[TAIL_MASK.scala 227:25]
                node _T_556 = lt(UInt<4>("h0e"), UInt<3>("h04")) @[TAIL_MASK.scala 227:44]
                node _T_557 = and(_T_555, _T_556) @[TAIL_MASK.scala 227:37]
                when _T_557 : @[TAIL_MASK.scala 227:51]
                  node _T_558 = eq(io.tm_vta, UInt<1>("h00")) @[TAIL_MASK.scala 228:29]
                  when _T_558 : @[TAIL_MASK.scala 228:38]
                    v_out8[14] <= vd8[14] @[TAIL_MASK.scala 229:27]
                    skip @[TAIL_MASK.scala 228:38]
                  else : @[TAIL_MASK.scala 230:25]
                    node _v_out8_14_T_1 = asSInt(UInt<8>("h0ff")) @[TAIL_MASK.scala 231:46]
                    v_out8[14] <= _v_out8_14_T_1 @[TAIL_MASK.scala 231:27]
                    skip @[TAIL_MASK.scala 230:25]
                  skip @[TAIL_MASK.scala 227:51]
                else : @[TAIL_MASK.scala 234:21]
                  v_out8[14] <= asSInt(UInt<1>("h00")) @[TAIL_MASK.scala 235:23]
                  skip @[TAIL_MASK.scala 234:21]
            node _T_559 = lt(UInt<4>("h0f"), UInt<1>("h00")) @[TAIL_MASK.scala 211:19]
            when _T_559 : @[TAIL_MASK.scala 211:29]
              v_out8[15] <= tm_out8[15] @[TAIL_MASK.scala 212:23]
              skip @[TAIL_MASK.scala 211:29]
            else : @[TAIL_MASK.scala 214:54]
              node _T_560 = geq(UInt<4>("h0f"), UInt<1>("h00")) @[TAIL_MASK.scala 214:25]
              node _T_561 = lt(UInt<4>("h0f"), io.tm_vl) @[TAIL_MASK.scala 214:42]
              node _T_562 = and(_T_560, _T_561) @[TAIL_MASK.scala 214:35]
              when _T_562 : @[TAIL_MASK.scala 214:54]
                node _T_563 = eq(io.tm_vm, UInt<1>("h00")) @[TAIL_MASK.scala 215:28]
                when _T_563 : @[TAIL_MASK.scala 215:37]
                  node _T_564 = bits(io.v0, 15, 15) @[TAIL_MASK.scala 216:28]
                  node _T_565 = eq(_T_564, UInt<1>("h00")) @[TAIL_MASK.scala 216:32]
                  node _T_566 = eq(io.tm_vma, UInt<1>("h00")) @[TAIL_MASK.scala 216:53]
                  node _T_567 = and(_T_565, _T_566) @[TAIL_MASK.scala 216:40]
                  when _T_567 : @[TAIL_MASK.scala 216:62]
                    v_out8[15] <= vd8[15] @[TAIL_MASK.scala 217:31]
                    skip @[TAIL_MASK.scala 216:62]
                  else : @[TAIL_MASK.scala 218:68]
                    node _T_568 = bits(io.v0, 15, 15) @[TAIL_MASK.scala 218:34]
                    node _T_569 = eq(_T_568, UInt<1>("h00")) @[TAIL_MASK.scala 218:38]
                    node _T_570 = eq(io.tm_vma, UInt<1>("h01")) @[TAIL_MASK.scala 218:59]
                    node _T_571 = and(_T_569, _T_570) @[TAIL_MASK.scala 218:46]
                    when _T_571 : @[TAIL_MASK.scala 218:68]
                      node _v_out8_15_T = asSInt(UInt<8>("h0ff")) @[TAIL_MASK.scala 219:50]
                      v_out8[15] <= _v_out8_15_T @[TAIL_MASK.scala 219:31]
                      skip @[TAIL_MASK.scala 218:68]
                    else : @[TAIL_MASK.scala 220:48]
                      node _T_572 = bits(io.v0, 15, 15) @[TAIL_MASK.scala 220:34]
                      node _T_573 = eq(_T_572, UInt<1>("h01")) @[TAIL_MASK.scala 220:38]
                      when _T_573 : @[TAIL_MASK.scala 220:48]
                        v_out8[15] <= tm_out8[15] @[TAIL_MASK.scala 221:31]
                        skip @[TAIL_MASK.scala 220:48]
                  skip @[TAIL_MASK.scala 215:37]
                else : @[TAIL_MASK.scala 223:25]
                  v_out8[15] <= tm_out8[15] @[TAIL_MASK.scala 224:27]
                  skip @[TAIL_MASK.scala 223:25]
                skip @[TAIL_MASK.scala 214:54]
              else : @[TAIL_MASK.scala 227:51]
                node _T_574 = geq(UInt<4>("h0f"), io.tm_vl) @[TAIL_MASK.scala 227:25]
                node _T_575 = lt(UInt<4>("h0f"), UInt<3>("h04")) @[TAIL_MASK.scala 227:44]
                node _T_576 = and(_T_574, _T_575) @[TAIL_MASK.scala 227:37]
                when _T_576 : @[TAIL_MASK.scala 227:51]
                  node _T_577 = eq(io.tm_vta, UInt<1>("h00")) @[TAIL_MASK.scala 228:29]
                  when _T_577 : @[TAIL_MASK.scala 228:38]
                    v_out8[15] <= vd8[15] @[TAIL_MASK.scala 229:27]
                    skip @[TAIL_MASK.scala 228:38]
                  else : @[TAIL_MASK.scala 230:25]
                    node _v_out8_15_T_1 = asSInt(UInt<8>("h0ff")) @[TAIL_MASK.scala 231:46]
                    v_out8[15] <= _v_out8_15_T_1 @[TAIL_MASK.scala 231:27]
                    skip @[TAIL_MASK.scala 230:25]
                  skip @[TAIL_MASK.scala 227:51]
                else : @[TAIL_MASK.scala 234:21]
                  v_out8[15] <= asSInt(UInt<1>("h00")) @[TAIL_MASK.scala 235:23]
                  skip @[TAIL_MASK.scala 234:21]
            node io_Vector_Out_lo_lo_lo_lo = asUInt(v_out8[0]) @[Cat.scala 30:58]
            node io_Vector_Out_lo_lo_lo_hi = asUInt(v_out8[1]) @[Cat.scala 30:58]
            node io_Vector_Out_lo_lo_lo_1 = cat(io_Vector_Out_lo_lo_lo_hi, io_Vector_Out_lo_lo_lo_lo) @[Cat.scala 30:58]
            node io_Vector_Out_lo_lo_hi_lo = asUInt(v_out8[2]) @[Cat.scala 30:58]
            node io_Vector_Out_lo_lo_hi_hi = asUInt(v_out8[3]) @[Cat.scala 30:58]
            node io_Vector_Out_lo_lo_hi_1 = cat(io_Vector_Out_lo_lo_hi_hi, io_Vector_Out_lo_lo_hi_lo) @[Cat.scala 30:58]
            node io_Vector_Out_lo_lo_2 = cat(io_Vector_Out_lo_lo_hi_1, io_Vector_Out_lo_lo_lo_1) @[Cat.scala 30:58]
            node io_Vector_Out_lo_hi_lo_lo = asUInt(v_out8[4]) @[Cat.scala 30:58]
            node io_Vector_Out_lo_hi_lo_hi = asUInt(v_out8[5]) @[Cat.scala 30:58]
            node io_Vector_Out_lo_hi_lo_1 = cat(io_Vector_Out_lo_hi_lo_hi, io_Vector_Out_lo_hi_lo_lo) @[Cat.scala 30:58]
            node io_Vector_Out_lo_hi_hi_lo = asUInt(v_out8[6]) @[Cat.scala 30:58]
            node io_Vector_Out_lo_hi_hi_hi = asUInt(v_out8[7]) @[Cat.scala 30:58]
            node io_Vector_Out_lo_hi_hi_1 = cat(io_Vector_Out_lo_hi_hi_hi, io_Vector_Out_lo_hi_hi_lo) @[Cat.scala 30:58]
            node io_Vector_Out_lo_hi_2 = cat(io_Vector_Out_lo_hi_hi_1, io_Vector_Out_lo_hi_lo_1) @[Cat.scala 30:58]
            node io_Vector_Out_lo_3 = cat(io_Vector_Out_lo_hi_2, io_Vector_Out_lo_lo_2) @[Cat.scala 30:58]
            node io_Vector_Out_hi_lo_lo_lo = asUInt(v_out8[8]) @[Cat.scala 30:58]
            node io_Vector_Out_hi_lo_lo_hi = asUInt(v_out8[9]) @[Cat.scala 30:58]
            node io_Vector_Out_hi_lo_lo_1 = cat(io_Vector_Out_hi_lo_lo_hi, io_Vector_Out_hi_lo_lo_lo) @[Cat.scala 30:58]
            node io_Vector_Out_hi_lo_hi_lo = asUInt(v_out8[10]) @[Cat.scala 30:58]
            node io_Vector_Out_hi_lo_hi_hi = asUInt(v_out8[11]) @[Cat.scala 30:58]
            node io_Vector_Out_hi_lo_hi_1 = cat(io_Vector_Out_hi_lo_hi_hi, io_Vector_Out_hi_lo_hi_lo) @[Cat.scala 30:58]
            node io_Vector_Out_hi_lo_2 = cat(io_Vector_Out_hi_lo_hi_1, io_Vector_Out_hi_lo_lo_1) @[Cat.scala 30:58]
            node io_Vector_Out_hi_hi_lo_lo = asUInt(v_out8[12]) @[Cat.scala 30:58]
            node io_Vector_Out_hi_hi_lo_hi = asUInt(v_out8[13]) @[Cat.scala 30:58]
            node io_Vector_Out_hi_hi_lo_1 = cat(io_Vector_Out_hi_hi_lo_hi, io_Vector_Out_hi_hi_lo_lo) @[Cat.scala 30:58]
            node io_Vector_Out_hi_hi_hi_lo = asUInt(v_out8[14]) @[Cat.scala 30:58]
            node io_Vector_Out_hi_hi_hi_hi = asUInt(v_out8[15]) @[Cat.scala 30:58]
            node io_Vector_Out_hi_hi_hi_1 = cat(io_Vector_Out_hi_hi_hi_hi, io_Vector_Out_hi_hi_hi_lo) @[Cat.scala 30:58]
            node io_Vector_Out_hi_hi_2 = cat(io_Vector_Out_hi_hi_hi_1, io_Vector_Out_hi_hi_lo_1) @[Cat.scala 30:58]
            node io_Vector_Out_hi_3 = cat(io_Vector_Out_hi_hi_2, io_Vector_Out_hi_lo_2) @[Cat.scala 30:58]
            node _io_Vector_Out_T_6 = cat(io_Vector_Out_hi_3, io_Vector_Out_lo_3) @[Cat.scala 30:58]
            node _io_Vector_Out_T_7 = asSInt(_io_Vector_Out_T_6) @[TAIL_MASK.scala 239:210]
            io.Vector_Out <= _io_Vector_Out_T_7 @[TAIL_MASK.scala 239:19]
            skip @[TAIL_MASK.scala 209:37]
          else : @[TAIL_MASK.scala 241:13]
            io.Vector_Out <= asSInt(UInt<1>("h00")) @[TAIL_MASK.scala 242:19]
            skip @[TAIL_MASK.scala 241:13]
    
  module Top : 
    input clock : Clock
    input reset : UInt<1>
    output io : {out : SInt<4>}
    
    inst PC_module of PC @[RISC5.scala 11:23]
    PC_module.clock <= clock
    PC_module.reset <= reset
    inst Program_Counter_module of Program_Counter @[RISC5.scala 12:36]
    Program_Counter_module.clock <= clock
    Program_Counter_module.reset <= reset
    inst InstMem1_module of InstMem1 @[RISC5.scala 13:30]
    InstMem1_module.clock <= clock
    InstMem1_module.reset <= reset
    inst Control_module of Control @[RISC5.scala 14:28]
    Control_module.clock <= clock
    Control_module.reset <= reset
    inst Immde_module of Immde @[RISC5.scala 15:27]
    Immde_module.clock <= clock
    Immde_module.reset <= reset
    inst RegFile_module of RegFile @[RISC5.scala 16:28]
    RegFile_module.clock <= clock
    RegFile_module.reset <= reset
    inst Alu_Control_module of Alu_Control @[RISC5.scala 17:32]
    Alu_Control_module.clock <= clock
    Alu_Control_module.reset <= reset
    inst ALU_1_module of ALU_1 @[RISC5.scala 18:26]
    ALU_1_module.clock <= clock
    ALU_1_module.reset <= reset
    inst Branch_module of BranchControl @[RISC5.scala 19:27]
    Branch_module.clock <= clock
    Branch_module.reset <= reset
    inst DataMem_module of DataMem @[RISC5.scala 20:28]
    DataMem_module.clock <= clock
    DataMem_module.reset <= reset
    inst Jalr_module of Jalr @[RISC5.scala 21:25]
    Jalr_module.clock <= clock
    Jalr_module.reset <= reset
    inst V_Csr_module of V_Csr @[RISC5.scala 22:26]
    V_Csr_module.clock <= clock
    V_Csr_module.reset <= reset
    inst Vlmax_module of Vlmax @[RISC5.scala 23:26]
    Vlmax_module.clock <= clock
    Vlmax_module.reset <= reset
    inst V_RegFile_module of V_RegFile @[RISC5.scala 24:30]
    V_RegFile_module.clock <= clock
    V_RegFile_module.reset <= reset
    inst Tail_Mask of Tail_Mask @[RISC5.scala 26:23]
    Tail_Mask.clock <= clock
    Tail_Mask.reset <= reset
    node _Program_Counter_module_io_pc_T = asUInt(PC_module.io.out) @[RISC5.scala 29:50]
    Program_Counter_module.io.pc <= _Program_Counter_module_io_pc_T @[RISC5.scala 29:30]
    node _InstMem1_module_io_addr_T = bits(PC_module.io.out, 21, 2) @[RISC5.scala 30:44]
    InstMem1_module.io.addr <= _InstMem1_module_io_addr_T @[RISC5.scala 30:25]
    node _Immde_module_io_pc_T = asUInt(PC_module.io.out) @[RISC5.scala 31:40]
    Immde_module.io.pc <= _Immde_module_io_pc_T @[RISC5.scala 31:20]
    node _Control_module_io_opcode_T = bits(InstMem1_module.io.data, 6, 0) @[RISC5.scala 34:52]
    Control_module.io.opcode <= _Control_module_io_opcode_T @[RISC5.scala 34:26]
    node _Control_module_io_rs1_no_T = bits(InstMem1_module.io.data, 19, 15) @[RISC5.scala 35:52]
    Control_module.io.rs1_no <= _Control_module_io_rs1_no_T @[RISC5.scala 35:26]
    node _Control_module_io_rd_no_T = bits(InstMem1_module.io.data, 11, 7) @[RISC5.scala 36:51]
    Control_module.io.rd_no <= _Control_module_io_rd_no_T @[RISC5.scala 36:25]
    node _Control_module_io_fun3_T = bits(InstMem1_module.io.data, 14, 12) @[RISC5.scala 37:50]
    Control_module.io.fun3 <= _Control_module_io_fun3_T @[RISC5.scala 37:24]
    node _Control_module_io_fun6_T = bits(InstMem1_module.io.data, 31, 26) @[RISC5.scala 38:50]
    Control_module.io.fun6 <= _Control_module_io_fun6_T @[RISC5.scala 38:24]
    node _RegFile_module_io_rs1_T = eq(Control_module.io.opcode, UInt<6>("h033")) @[RISC5.scala 40:55]
    node _RegFile_module_io_rs1_T_1 = eq(Control_module.io.opcode, UInt<5>("h013")) @[RISC5.scala 40:92]
    node _RegFile_module_io_rs1_T_2 = or(_RegFile_module_io_rs1_T, _RegFile_module_io_rs1_T_1) @[RISC5.scala 40:64]
    node _RegFile_module_io_rs1_T_3 = eq(Control_module.io.opcode, UInt<6>("h023")) @[RISC5.scala 40:129]
    node _RegFile_module_io_rs1_T_4 = or(_RegFile_module_io_rs1_T_2, _RegFile_module_io_rs1_T_3) @[RISC5.scala 40:101]
    node _RegFile_module_io_rs1_T_5 = eq(Control_module.io.opcode, UInt<2>("h03")) @[RISC5.scala 40:166]
    node _RegFile_module_io_rs1_T_6 = or(_RegFile_module_io_rs1_T_4, _RegFile_module_io_rs1_T_5) @[RISC5.scala 40:138]
    node _RegFile_module_io_rs1_T_7 = eq(Control_module.io.opcode, UInt<7>("h063")) @[RISC5.scala 40:202]
    node _RegFile_module_io_rs1_T_8 = or(_RegFile_module_io_rs1_T_6, _RegFile_module_io_rs1_T_7) @[RISC5.scala 40:174]
    node _RegFile_module_io_rs1_T_9 = eq(Control_module.io.opcode, UInt<7>("h067")) @[RISC5.scala 40:239]
    node _RegFile_module_io_rs1_T_10 = or(_RegFile_module_io_rs1_T_8, _RegFile_module_io_rs1_T_9) @[RISC5.scala 40:211]
    node _RegFile_module_io_rs1_T_11 = eq(Control_module.io.opcode, UInt<7>("h057")) @[RISC5.scala 40:277]
    node _RegFile_module_io_rs1_T_12 = eq(Control_module.io.fun3, UInt<3>("h07")) @[RISC5.scala 40:312]
    node _RegFile_module_io_rs1_T_13 = and(_RegFile_module_io_rs1_T_11, _RegFile_module_io_rs1_T_12) @[RISC5.scala 40:286]
    node _RegFile_module_io_rs1_T_14 = or(_RegFile_module_io_rs1_T_10, _RegFile_module_io_rs1_T_13) @[RISC5.scala 40:249]
    node _RegFile_module_io_rs1_T_15 = eq(Control_module.io.opcode, UInt<7>("h057")) @[RISC5.scala 40:348]
    node _RegFile_module_io_rs1_T_16 = eq(Control_module.io.fun3, UInt<3>("h04")) @[RISC5.scala 40:383]
    node _RegFile_module_io_rs1_T_17 = and(_RegFile_module_io_rs1_T_15, _RegFile_module_io_rs1_T_16) @[RISC5.scala 40:357]
    node _RegFile_module_io_rs1_T_18 = or(_RegFile_module_io_rs1_T_14, _RegFile_module_io_rs1_T_17) @[RISC5.scala 40:320]
    node _RegFile_module_io_rs1_T_19 = bits(InstMem1_module.io.data, 19, 15) @[RISC5.scala 40:415]
    node _RegFile_module_io_rs1_T_20 = mux(_RegFile_module_io_rs1_T_18, _RegFile_module_io_rs1_T_19, UInt<1>("h00")) @[RISC5.scala 40:29]
    RegFile_module.io.rs1 <= _RegFile_module_io_rs1_T_20 @[RISC5.scala 40:23]
    node _RegFile_module_io_rs2_T = eq(Control_module.io.opcode, UInt<6>("h033")) @[RISC5.scala 41:55]
    node _RegFile_module_io_rs2_T_1 = eq(Control_module.io.opcode, UInt<6>("h023")) @[RISC5.scala 41:92]
    node _RegFile_module_io_rs2_T_2 = or(_RegFile_module_io_rs2_T, _RegFile_module_io_rs2_T_1) @[RISC5.scala 41:64]
    node _RegFile_module_io_rs2_T_3 = eq(Control_module.io.opcode, UInt<7>("h063")) @[RISC5.scala 41:129]
    node _RegFile_module_io_rs2_T_4 = or(_RegFile_module_io_rs2_T_2, _RegFile_module_io_rs2_T_3) @[RISC5.scala 41:101]
    node _RegFile_module_io_rs2_T_5 = bits(InstMem1_module.io.data, 24, 20) @[RISC5.scala 41:162]
    node _RegFile_module_io_rs2_T_6 = mux(_RegFile_module_io_rs2_T_4, _RegFile_module_io_rs2_T_5, UInt<1>("h00")) @[RISC5.scala 41:29]
    RegFile_module.io.rs2 <= _RegFile_module_io_rs2_T_6 @[RISC5.scala 41:23]
    node _RegFile_module_io_w_reg_T = bits(InstMem1_module.io.data, 11, 7) @[RISC5.scala 42:51]
    RegFile_module.io.w_reg <= _RegFile_module_io_w_reg_T @[RISC5.scala 42:25]
    RegFile_module.io.reg_write <= Control_module.io.reg_write @[RISC5.scala 43:29]
    Immde_module.io.instr <= InstMem1_module.io.data @[RISC5.scala 45:23]
    Immde_module.io.I_instruction <= Control_module.io.is_I @[RISC5.scala 46:31]
    Immde_module.io.V_instruction <= Control_module.io.is_V @[RISC5.scala 47:31]
    node _Alu_Control_module_io_func3_T = bits(InstMem1_module.io.data, 14, 12) @[RISC5.scala 49:55]
    Alu_Control_module.io.func3 <= _Alu_Control_module_io_func3_T @[RISC5.scala 49:29]
    node _Alu_Control_module_io_func7_T = bits(InstMem1_module.io.data, 30, 30) @[RISC5.scala 50:55]
    Alu_Control_module.io.func7 <= _Alu_Control_module_io_func7_T @[RISC5.scala 50:29]
    node _Alu_Control_module_io_func6_T = bits(InstMem1_module.io.data, 31, 26) @[RISC5.scala 51:55]
    Alu_Control_module.io.func6 <= _Alu_Control_module_io_func6_T @[RISC5.scala 51:29]
    Alu_Control_module.io.I_inst <= Control_module.io.is_I @[RISC5.scala 52:30]
    Alu_Control_module.io.V_inst <= Control_module.io.is_V @[RISC5.scala 53:30]
    Alu_Control_module.io.aluOp <= Control_module.io.alu_operation @[RISC5.scala 54:29]
    node _V_Csr_module_io_Vtype_inst_T = eq(Control_module.io.opcode, UInt<7>("h057")) @[RISC5.scala 56:60]
    node _V_Csr_module_io_Vtype_inst_T_1 = eq(Control_module.io.fun3, UInt<3>("h07")) @[RISC5.scala 56:95]
    node _V_Csr_module_io_Vtype_inst_T_2 = and(_V_Csr_module_io_Vtype_inst_T, _V_Csr_module_io_Vtype_inst_T_1) @[RISC5.scala 56:69]
    node _V_Csr_module_io_Vtype_inst_T_3 = bits(InstMem1_module.io.data, 30, 20) @[RISC5.scala 56:127]
    node _V_Csr_module_io_Vtype_inst_T_4 = mux(_V_Csr_module_io_Vtype_inst_T_2, _V_Csr_module_io_Vtype_inst_T_3, UInt<1>("h00")) @[RISC5.scala 56:34]
    V_Csr_module.io.Vtype_inst <= _V_Csr_module_io_Vtype_inst_T_4 @[RISC5.scala 56:28]
    V_Csr_module.io.csr_regWrite <= Control_module.io.csr_reg_write @[RISC5.scala 57:30]
    V_Csr_module.io.vlcsr_regWrite <= Control_module.io.vlcsr_reg_Write @[RISC5.scala 58:32]
    node _a_T = eq(UInt<1>("h00"), Control_module.io.extend) @[Mux.scala 80:60]
    node _a_T_1 = mux(_a_T, Immde_module.io.I_type, asSInt(UInt<1>("h00"))) @[Mux.scala 80:57]
    node _a_T_2 = eq(UInt<1>("h01"), Control_module.io.extend) @[Mux.scala 80:60]
    node _a_T_3 = mux(_a_T_2, Immde_module.io.S_type, _a_T_1) @[Mux.scala 80:57]
    node _a_T_4 = eq(UInt<2>("h02"), Control_module.io.extend) @[Mux.scala 80:60]
    node a = mux(_a_T_4, Immde_module.io.U_type, _a_T_3) @[Mux.scala 80:57]
    node _Vlmax_module_io_v_lmul_T = bits(V_Csr_module.io.Vtype_inst, 2, 0) @[RISC5.scala 65:53]
    Vlmax_module.io.v_lmul <= _Vlmax_module_io_v_lmul_T @[RISC5.scala 65:24]
    node _Vlmax_module_io_v_sew_T = bits(V_Csr_module.io.Vtype_inst, 5, 3) @[RISC5.scala 66:52]
    Vlmax_module.io.v_sew <= _Vlmax_module_io_v_sew_T @[RISC5.scala 66:23]
    node _V_RegFile_module_io_vs1_T = eq(Control_module.io.opcode, UInt<7>("h057")) @[RISC5.scala 69:57]
    node _V_RegFile_module_io_vs1_T_1 = eq(Control_module.io.fun3, UInt<1>("h00")) @[RISC5.scala 69:92]
    node _V_RegFile_module_io_vs1_T_2 = and(_V_RegFile_module_io_vs1_T, _V_RegFile_module_io_vs1_T_1) @[RISC5.scala 69:66]
    node _V_RegFile_module_io_vs1_T_3 = bits(InstMem1_module.io.data, 19, 15) @[RISC5.scala 69:124]
    node _V_RegFile_module_io_vs1_T_4 = mux(_V_RegFile_module_io_vs1_T_2, _V_RegFile_module_io_vs1_T_3, UInt<1>("h00")) @[RISC5.scala 69:31]
    V_RegFile_module.io.vs1 <= _V_RegFile_module_io_vs1_T_4 @[RISC5.scala 69:25]
    node _V_RegFile_module_io_vs2_T = eq(Control_module.io.opcode, UInt<7>("h057")) @[RISC5.scala 70:57]
    node _V_RegFile_module_io_vs2_T_1 = eq(Control_module.io.fun3, UInt<2>("h03")) @[RISC5.scala 70:92]
    node _V_RegFile_module_io_vs2_T_2 = and(_V_RegFile_module_io_vs2_T, _V_RegFile_module_io_vs2_T_1) @[RISC5.scala 70:66]
    node _V_RegFile_module_io_vs2_T_3 = eq(Control_module.io.opcode, UInt<7>("h057")) @[RISC5.scala 70:128]
    node _V_RegFile_module_io_vs2_T_4 = eq(Control_module.io.fun3, UInt<1>("h00")) @[RISC5.scala 70:163]
    node _V_RegFile_module_io_vs2_T_5 = and(_V_RegFile_module_io_vs2_T_3, _V_RegFile_module_io_vs2_T_4) @[RISC5.scala 70:137]
    node _V_RegFile_module_io_vs2_T_6 = or(_V_RegFile_module_io_vs2_T_2, _V_RegFile_module_io_vs2_T_5) @[RISC5.scala 70:100]
    node _V_RegFile_module_io_vs2_T_7 = eq(Control_module.io.opcode, UInt<7>("h057")) @[RISC5.scala 70:199]
    node _V_RegFile_module_io_vs2_T_8 = eq(Control_module.io.fun3, UInt<3>("h04")) @[RISC5.scala 70:234]
    node _V_RegFile_module_io_vs2_T_9 = and(_V_RegFile_module_io_vs2_T_7, _V_RegFile_module_io_vs2_T_8) @[RISC5.scala 70:208]
    node _V_RegFile_module_io_vs2_T_10 = or(_V_RegFile_module_io_vs2_T_6, _V_RegFile_module_io_vs2_T_9) @[RISC5.scala 70:171]
    node _V_RegFile_module_io_vs2_T_11 = bits(InstMem1_module.io.data, 24, 20) @[RISC5.scala 70:266]
    node _V_RegFile_module_io_vs2_T_12 = mux(_V_RegFile_module_io_vs2_T_10, _V_RegFile_module_io_vs2_T_11, UInt<1>("h00")) @[RISC5.scala 70:31]
    V_RegFile_module.io.vs2 <= _V_RegFile_module_io_vs2_T_12 @[RISC5.scala 70:25]
    node _V_RegFile_module_io_vd_T = bits(InstMem1_module.io.data, 11, 7) @[RISC5.scala 71:50]
    V_RegFile_module.io.vd <= _V_RegFile_module_io_vd_T @[RISC5.scala 71:24]
    V_RegFile_module.io.V_reg_write <= Control_module.io.reg_write @[RISC5.scala 72:33]
    Tail_Mask.io.V_out_alu <= ALU_1_module.io.V_out @[RISC5.scala 75:24]
    Tail_Mask.io.v0 <= V_RegFile_module.io.vs0 @[RISC5.scala 76:17]
    Tail_Mask.io.alu_vd_data_pre <= V_RegFile_module.io.vd_data_previous @[RISC5.scala 77:30]
    node _Tail_Mask_io_tm_sew_T = bits(V_Csr_module.io.vtype_out, 5, 3) @[RISC5.scala 78:49]
    Tail_Mask.io.tm_sew <= _Tail_Mask_io_tm_sew_T @[RISC5.scala 78:21]
    Tail_Mask.io.tm_vl <= V_Csr_module.io.vl_out @[RISC5.scala 79:20]
    node _Tail_Mask_io_tm_vm_T = bits(InstMem1_module.io.data, 25, 25) @[RISC5.scala 80:46]
    Tail_Mask.io.tm_vm <= _Tail_Mask_io_tm_vm_T @[RISC5.scala 80:20]
    node _Tail_Mask_io_tm_vta_T = bits(V_Csr_module.io.vtype_out, 6, 6) @[RISC5.scala 81:49]
    Tail_Mask.io.tm_vta <= _Tail_Mask_io_tm_vta_T @[RISC5.scala 81:21]
    node _Tail_Mask_io_tm_vma_T = bits(V_Csr_module.io.vtype_out, 7, 7) @[RISC5.scala 82:49]
    Tail_Mask.io.tm_vma <= _Tail_Mask_io_tm_vma_T @[RISC5.scala 82:21]
    node _d_T = asSInt(UInt<32>("h0ffffffff")) @[RISC5.scala 87:52]
    node _d_T_1 = asSInt(V_Csr_module.io.vl_out) @[RISC5.scala 88:37]
    node _d_T_2 = eq(UInt<1>("h00"), Control_module.io.avl_ope) @[Mux.scala 80:60]
    node _d_T_3 = mux(_d_T_2, RegFile_module.io.rdata1, asSInt(UInt<1>("h00"))) @[Mux.scala 80:57]
    node _d_T_4 = eq(UInt<1>("h01"), Control_module.io.avl_ope) @[Mux.scala 80:60]
    node _d_T_5 = mux(_d_T_4, _d_T, _d_T_3) @[Mux.scala 80:57]
    node _d_T_6 = eq(UInt<2>("h02"), Control_module.io.avl_ope) @[Mux.scala 80:60]
    node d = mux(_d_T_6, _d_T_1, _d_T_5) @[Mux.scala 80:57]
    node _ALU_1_module_io_in_A_T = asSInt(Program_Counter_module.io.out) @[RISC5.scala 93:44]
    node _ALU_1_module_io_in_A_T_1 = eq(UInt<1>("h00"), Control_module.io.operand_A) @[Mux.scala 80:60]
    node _ALU_1_module_io_in_A_T_2 = mux(_ALU_1_module_io_in_A_T_1, RegFile_module.io.rdata1, asSInt(UInt<1>("h00"))) @[Mux.scala 80:57]
    node _ALU_1_module_io_in_A_T_3 = eq(UInt<1>("h01"), Control_module.io.operand_A) @[Mux.scala 80:60]
    node _ALU_1_module_io_in_A_T_4 = mux(_ALU_1_module_io_in_A_T_3, _ALU_1_module_io_in_A_T, _ALU_1_module_io_in_A_T_2) @[Mux.scala 80:57]
    node _ALU_1_module_io_in_A_T_5 = eq(UInt<2>("h02"), Control_module.io.operand_A) @[Mux.scala 80:60]
    node _ALU_1_module_io_in_A_T_6 = mux(_ALU_1_module_io_in_A_T_5, PC_module.io.out, _ALU_1_module_io_in_A_T_4) @[Mux.scala 80:57]
    node _ALU_1_module_io_in_A_T_7 = eq(UInt<2>("h03"), Control_module.io.operand_A) @[Mux.scala 80:60]
    node _ALU_1_module_io_in_A_T_8 = mux(_ALU_1_module_io_in_A_T_7, RegFile_module.io.rdata1, _ALU_1_module_io_in_A_T_6) @[Mux.scala 80:57]
    node _ALU_1_module_io_in_A_T_9 = eq(UInt<3>("h04"), Control_module.io.operand_A) @[Mux.scala 80:60]
    node _ALU_1_module_io_in_A_T_10 = mux(_ALU_1_module_io_in_A_T_9, d, _ALU_1_module_io_in_A_T_8) @[Mux.scala 80:57]
    ALU_1_module.io.in_A <= _ALU_1_module_io_in_A_T_10 @[RISC5.scala 91:22]
    node _ALU_1_module_io_in_B_T = asSInt(Vlmax_module.io.vlmax) @[RISC5.scala 102:36]
    node _ALU_1_module_io_in_B_T_1 = eq(UInt<1>("h00"), Control_module.io.operand_B) @[Mux.scala 80:60]
    node _ALU_1_module_io_in_B_T_2 = mux(_ALU_1_module_io_in_B_T_1, RegFile_module.io.rdata2, asSInt(UInt<1>("h00"))) @[Mux.scala 80:57]
    node _ALU_1_module_io_in_B_T_3 = eq(UInt<1>("h01"), Control_module.io.operand_B) @[Mux.scala 80:60]
    node _ALU_1_module_io_in_B_T_4 = mux(_ALU_1_module_io_in_B_T_3, a, _ALU_1_module_io_in_B_T_2) @[Mux.scala 80:57]
    node _ALU_1_module_io_in_B_T_5 = eq(UInt<2>("h02"), Control_module.io.operand_B) @[Mux.scala 80:60]
    node _ALU_1_module_io_in_B_T_6 = mux(_ALU_1_module_io_in_B_T_5, _ALU_1_module_io_in_B_T, _ALU_1_module_io_in_B_T_4) @[Mux.scala 80:57]
    ALU_1_module.io.in_B <= _ALU_1_module_io_in_B_T_6 @[RISC5.scala 99:22]
    node _ALU_1_module_io_V_in_A_T = eq(UInt<1>("h00"), Control_module.io.V_opeA) @[Mux.scala 80:60]
    node _ALU_1_module_io_V_in_A_T_1 = mux(_ALU_1_module_io_V_in_A_T, asSInt(UInt<1>("h00")), asSInt(UInt<1>("h00"))) @[Mux.scala 80:57]
    node _ALU_1_module_io_V_in_A_T_2 = eq(UInt<1>("h01"), Control_module.io.V_opeA) @[Mux.scala 80:60]
    node _ALU_1_module_io_V_in_A_T_3 = mux(_ALU_1_module_io_V_in_A_T_2, V_RegFile_module.io.vdata1, _ALU_1_module_io_V_in_A_T_1) @[Mux.scala 80:57]
    ALU_1_module.io.V_in_A <= _ALU_1_module_io_V_in_A_T_3 @[RISC5.scala 105:24]
    node _ALU_1_module_io_V_in_B_T = eq(UInt<1>("h00"), Control_module.io.V_opeB) @[Mux.scala 80:60]
    node _ALU_1_module_io_V_in_B_T_1 = mux(_ALU_1_module_io_V_in_B_T, asSInt(UInt<1>("h00")), asSInt(UInt<1>("h00"))) @[Mux.scala 80:57]
    node _ALU_1_module_io_V_in_B_T_2 = eq(UInt<1>("h01"), Control_module.io.V_opeB) @[Mux.scala 80:60]
    node _ALU_1_module_io_V_in_B_T_3 = mux(_ALU_1_module_io_V_in_B_T_2, V_RegFile_module.io.vdata2, _ALU_1_module_io_V_in_B_T_1) @[Mux.scala 80:57]
    ALU_1_module.io.V_in_B <= _ALU_1_module_io_V_in_B_T_3 @[RISC5.scala 110:24]
    node _ALU_1_module_io_alu_imm_T = eq(UInt<1>("h00"), Control_module.io.V_imm) @[Mux.scala 80:60]
    node _ALU_1_module_io_alu_imm_T_1 = mux(_ALU_1_module_io_alu_imm_T, asSInt(UInt<1>("h00")), asSInt(UInt<1>("h00"))) @[Mux.scala 80:57]
    node _ALU_1_module_io_alu_imm_T_2 = eq(UInt<1>("h01"), Control_module.io.V_imm) @[Mux.scala 80:60]
    node _ALU_1_module_io_alu_imm_T_3 = mux(_ALU_1_module_io_alu_imm_T_2, Immde_module.io.V_I_type, _ALU_1_module_io_alu_imm_T_1) @[Mux.scala 80:57]
    ALU_1_module.io.alu_imm <= _ALU_1_module_io_alu_imm_T_3 @[RISC5.scala 115:25]
    ALU_1_module.io.in_I <= Control_module.io.is_I @[RISC5.scala 120:22]
    ALU_1_module.io.in_V <= Control_module.io.is_V @[RISC5.scala 121:22]
    ALU_1_module.io.alu_Op <= Alu_Control_module.io.out @[RISC5.scala 122:24]
    node _ALU_1_module_io_alu_sew_T = bits(V_Csr_module.io.vtype_out, 5, 3) @[RISC5.scala 123:53]
    ALU_1_module.io.alu_sew <= _ALU_1_module_io_alu_sew_T @[RISC5.scala 123:25]
    node _ALU_1_module_io_alu_lmul_T = bits(V_Csr_module.io.vtype_out, 2, 0) @[RISC5.scala 124:54]
    ALU_1_module.io.alu_lmul <= _ALU_1_module_io_alu_lmul_T @[RISC5.scala 124:26]
    node _DataMem_module_io_addr_T = asUInt(ALU_1_module.io.out) @[RISC5.scala 127:47]
    DataMem_module.io.addr <= _DataMem_module_io_addr_T @[RISC5.scala 127:24]
    DataMem_module.io.dataIn <= RegFile_module.io.rdata2 @[RISC5.scala 128:26]
    DataMem_module.io.mem_read <= Control_module.io.mem_read @[RISC5.scala 129:28]
    DataMem_module.io.mem_write <= Control_module.io.mem_write @[RISC5.scala 130:29]
    node c = and(Branch_module.io.br_taken, Control_module.io.branch) @[RISC5.scala 133:35]
    node _b_T = asUInt(Immde_module.io.SB_type) @[RISC5.scala 138:38]
    node _b_T_1 = eq(UInt<1>("h01"), c) @[Mux.scala 80:60]
    node b = mux(_b_T_1, _b_T, Program_Counter_module.io.out) @[Mux.scala 80:57]
    node _PC_module_io_in_T = asSInt(Program_Counter_module.io.out) @[RISC5.scala 142:44]
    node _PC_module_io_in_T_1 = asSInt(b) @[RISC5.scala 143:16]
    node _PC_module_io_in_T_2 = asSInt(Jalr_module.io.out) @[RISC5.scala 145:33]
    node _PC_module_io_in_T_3 = eq(UInt<1>("h01"), Control_module.io.next_pc_sel) @[Mux.scala 80:60]
    node _PC_module_io_in_T_4 = mux(_PC_module_io_in_T_3, _PC_module_io_in_T_1, _PC_module_io_in_T) @[Mux.scala 80:57]
    node _PC_module_io_in_T_5 = eq(UInt<2>("h02"), Control_module.io.next_pc_sel) @[Mux.scala 80:60]
    node _PC_module_io_in_T_6 = mux(_PC_module_io_in_T_5, Immde_module.io.UJ_type, _PC_module_io_in_T_4) @[Mux.scala 80:57]
    node _PC_module_io_in_T_7 = eq(UInt<2>("h03"), Control_module.io.next_pc_sel) @[Mux.scala 80:60]
    node _PC_module_io_in_T_8 = mux(_PC_module_io_in_T_7, _PC_module_io_in_T_2, _PC_module_io_in_T_6) @[Mux.scala 80:57]
    PC_module.io.in <= _PC_module_io_in_T_8 @[RISC5.scala 141:17]
    node _Jalr_module_io_imme_T = asUInt(a) @[RISC5.scala 148:26]
    Jalr_module.io.imme <= _Jalr_module_io_imme_T @[RISC5.scala 148:21]
    node _Jalr_module_io_rdata1_T = asUInt(RegFile_module.io.rdata1) @[RISC5.scala 149:51]
    Jalr_module.io.rdata1 <= _Jalr_module_io_rdata1_T @[RISC5.scala 149:23]
    Branch_module.io.fnct3 <= Alu_Control_module.io.func3 @[RISC5.scala 152:24]
    Branch_module.io.branch <= Control_module.io.branch @[RISC5.scala 153:25]
    Branch_module.io.arg_x <= RegFile_module.io.rdata1 @[RISC5.scala 154:24]
    Branch_module.io.arg_y <= RegFile_module.io.rdata2 @[RISC5.scala 155:24]
    node _RegFile_module_io_w_data_T = eq(UInt<1>("h01"), Control_module.io.men_to_reg) @[Mux.scala 80:60]
    node _RegFile_module_io_w_data_T_1 = mux(_RegFile_module_io_w_data_T, DataMem_module.io.dataOut, ALU_1_module.io.out) @[Mux.scala 80:57]
    RegFile_module.io.w_data <= _RegFile_module_io_w_data_T_1 @[RISC5.scala 158:26]
    node _V_RegFile_module_io_V_w_data_T = eq(UInt<1>("h01"), Control_module.io.V_men_to_reg) @[Mux.scala 80:60]
    node _V_RegFile_module_io_V_w_data_T_1 = mux(_V_RegFile_module_io_V_w_data_T, asSInt(UInt<1>("h00")), Tail_Mask.io.Vector_Out) @[Mux.scala 80:57]
    V_RegFile_module.io.V_w_data <= _V_RegFile_module_io_V_w_data_T_1 @[RISC5.scala 163:30]
    node _V_Csr_module_io_vl_writeback_T = asUInt(ALU_1_module.io.out) @[RISC5.scala 168:53]
    V_Csr_module.io.vl_writeback <= _V_Csr_module_io_vl_writeback_T @[RISC5.scala 168:30]
    io.out <= asSInt(UInt<1>("h00")) @[RISC5.scala 172:8]
    
