CommandLine
C:\Xilinx\10.1\ISE\bin\nt\unwrapped\bitgen.exe -ise C:/Documents and Settings/student/My Documents/verilog_alu/verilog_alu.ise -intstyle ise -f alu_32b.ut alu_32b.ncd
s
FormatString
bitgen [-d] [-j] [-b] [-w] [-l] [-m] [-t] [-n] [-u] [-a] [--p] [-r <bitFile>] [-intstyle ise|xflow|silent] [-ise <projectrepositoryfile>] {-bd <BRAM_data_file> [tag <tagname>]} {-g <setting_value>} <infile[.ncd]> [<outfile>] [<pcffile[.pcf]>]
s
