<root><simulation><result_generated_time />2023-05-12 16:22:55<layer><layer_spec />{'B': 1, 'K': 128, 'C': 128, 'OY': 28, 'OX': 28, 'IY': 30, 'IX': 30, 'FY': 3, 'FX': 3, 'SY': 1, 'SX': 1, 'SFY': 1, 'SFX': 1, 'G': 1}<im2col_enable />False<total_MAC_operation />115605504<total_data_size_element />{'W': 147456, 'I': 115200, 'O': 100352}<total_data_reuse />{'W': 784, 'I': 1003.52, 'O': 1152}</layer><search_engine><mem_hierarchy_search><mode />fixed<mem_scheme_index />1/1</mem_hierarchy_search><spatial_mapping_search><mode />heuristic search v2<spatial_utilization_threshold />0.0<unrolling_scheme_index />83/95</spatial_mapping_search><temporal_mapping_search><mode />loma search<valid_temporal_mapping_found />20160</temporal_mapping_search></search_engine><hw_spec><PE_array><precision_bit />{'W': 8, 'I': 8, 'O_partial': 8, 'O_final': 8}<MAC_array_size />{'Col': 32, 'Row': 32}</PE_array><memory_hierarchy><mem_name_in_the_hierarchy><W />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<I />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<O />['spad_32byte', 'buffer_2Mbyte', 'sram_big']</mem_name_in_the_hierarchy><mem_size_bit />{'W': [512, 33554432, 34359738368], 'I': [512, 33554432, 34359738368], 'O': [512, 33554432, 34359738368]}<mem_bw_bit_per_cycle_or_mem_wordlength />{'W': [[64, 64], [512, 512], [2048, 2048]], 'I': [[64, 64], [512, 512], [2048, 2048]], 'O': [[64, 64], [512, 512], [2048, 2048]]}<mem_access_energy_per_word />{'W': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]], 'I': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]], 'O': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]]}<mem_type />{'W': ['dp_sb', 'dp_db', 'dp_sb'], 'I': ['dp_sb', 'dp_db', 'dp_sb'], 'O': ['dp_sb', 'dp_db', 'dp_sb']}<mem_share />{0: [('W', 'buffer_2Mbyte'), ('I', 'buffer_2Mbyte'), ('O', 'buffer_2Mbyte')], 1: [('W', 'sram_big'), ('I', 'sram_big'), ('O', 'sram_big')]}<mem_area_single_module />{'W': [0.000693826, 27.0113, 93.2871], 'I': [0.000693826, 27.0113, 93.2871], 'O': [0.000693826, 27.0113, 93.2871]}<mem_unroll />{'W': [128, 1, 1], 'I': [8, 1, 1], 'O': [1024, 1, 1]}</memory_hierarchy></hw_spec><results><basic_info><spatial_unrolling><W />[[[], [('OX', 2), ('OY', 4)]], [[('K', 32)], [('K', 4)]], [], []]<I />[[[('K', 32)], [('K', 4)]], [[], [('OX', 2), ('OY', 4)]], [], []]<O />[[], [[('K', 32)], [('OX', 2), ('OY', 4), ('K', 4)]], [], []]<greedy_mapping />False</spatial_unrolling><temporal_mapping><W />[[], [('FX', 3), ('C', 32), ('FY', 3), ('C', 4), ('OX', 14), ('OY', 7)], []]<I />[[('FX', 3)], [('C', 32), ('FY', 3), ('C', 4), ('OX', 14), ('OY', 7)], []]<O />[[('FX', 3), ('C', 32), ('FY', 3), ('C', 4)], [('OX', 14), ('OY', 7)], []]<fully_PE_level_output_stationary />True</temporal_mapping><data_reuse />{'W': [8.0, 1, 98, 1], 'I': [128.0, 1.5, 5.23, 1.0], 'O': [1.0, 1152, 1, 1]}<I_pr_diagonally_broadcast_or_fifo_effect />'I': [False, False, False, False]<used_mem_size_bit />{'W': [8, 1179648, 1179648], 'I': [24, 921600, 921600], 'O': [8, 802816, 802816], 'O_partial': [8, 0, 0], 'O_final': [0, 802816, 802816]}<actual_mem_utilization_individual />{'W': [0.02, 0.04, 0.0], 'I': [0.05, 0.03, 0.0], 'O': [0.02, 0.02, 0.0]}<actual_mem_utilization_shared />{'W': [0.02, 0.09, 0.0], 'I': [0.05, 0.09, 0.0], 'O': [0.02, 0.09, 0.0]}<effective_mem_size_bit />{'W': [8, 1179648, 1179648], 'I': [24, 921600, 921600], 'O': [8, 57344, 802816], 'O_partial': [8, 0, 0], 'O_final': [0, 57344, 802816]}<total_unit_count />{'W': [1024, 128, 1, 1], 'I': [1024, 8, 1, 1], 'O': [1024, 1024, 1, 1]}<unique_unit_count />{'W': [128, 128, 1, 1], 'I': [8, 8, 1, 1], 'O': [1024, 1024, 1, 1]}<duplicate_unit_count />{'W': [8.0, 1.0, 1.0, 1.0], 'I': [128.0, 1.0, 1.0, 1.0], 'O': [1.0, 1.0, 1.0, 1.0]}<mem_access_count_elem><W />[[14450688, 14450688], [14450688, 147456], [147456, 0]]<I />[[903168, 602112], [602112, 115200], [115200, 0]]<O />[[(115505152, 115605504), (100352, 0)], [(0, 100352), (100352, 0)], [(0, 100352), (0, 0)]]<O_partial />[[(115505152, 115605504), (0, 0)], [(0, 0), (0, 0)], [(0, 0), (0, 0)]]<O_final />[[(0, 0), (100352, 0)], [(0, 100352), (100352, 0)], [(0, 100352), (0, 0)]]</mem_access_count_elem><mem_access_count_word><W />[[1806336, 1806336], [225792, 2304], [576, 0]]<I />[[112896, 75264], [9408, 1800], [450, 0]]<O />[[(14438144, 14450688), (12544, 0)], [(0, 1568), (1568, 0)], [(0, 392), (0, 0)]]<O_partial />[([14438144, 14450688], [0, 0]), ([0, 0], [0, 0]), ([0, 0], [0, 0])]<O_final />[([0, 0], [12544, 0]), ([0, 1568], [1568, 0]), ([0, 392], [0, 0])]</mem_access_count_word><mac_count><active />115605504<idle />0</mac_count></basic_info><energy><total_energy />252752428.7<mem_energy_breakdown><W />[1265.5, 23985.2, 767.1]<I />[65.4, 1157.7, 599.3]<O />[10123.9, 310.8, 522.1]</mem_energy_breakdown><MAC_energy><active_MAC />252713631.7<idle_MAC />0.0<total />252713631.7</MAC_energy></energy><performance><mac_array_utilization><utilization_with_data_loading />0.4911<utilization_without_data_loading />0.5<utilization_spatial />1.0<utilization_temporal_with_data_loading />0.4911<mac_utilize_temporal_without_data_loading />0.5</mac_array_utilization><latency><latency_cycle_with_data_loading />229896<latency_cycle_without_data_loading />225791<ideal_computing_cycle />112896<data_loading><load_cycle_total />4105<load_cycle_individual />{'W': [2, 2304, 0], 'I': [1, 1800, 0]}<load_cycle_combined />{'W': 2304, 'I': 1800}</data_loading><mem_stalling><mem_stall_cycle_total />112895<mem_stall_cycle_individual />{'W': [[-112895], [-112895, 112895], [-112896, -112896]], 'I': [[-112895], [-112893, -112893], [-112896, -112896]], 'O': [[-112896], [-112896, -111328], [-111328, -112504]]}<mem_stall_cycle_shared />{'W': [[-112895], [-112895, 112895], [0, 0]], 'I': [[-112895], [-112893, 112895], [0, 0]], 'O': [[-112896], [-112896, -111328], [-111328, -112504]]}<latency_deep_analysis><data_size_each_level_unrolled />{'W': [8, 1179648, 1179648], 'I': [24, 921600, 921600], 'O': [8, 802816, 802816], 'O_partial': [8, 0, 0], 'O_final': [0, 802816, 802816]}<data_size_each_level_total />{'W': [1024, 1179648, 1179648], 'I': [192, 921600, 921600], 'O': [8192, 802816, 802816]}<loop_cycles_each_level />{'W': [1, 112896, 112896], 'I': [3, 112896, 112896], 'O': [1152, 112896, 112896]}<top_ir_loop_size />{'W': [1, 98, 1], 'I': [3, 1, 1], 'O': [1152, 1, 1]}<req_aver_mem_bw />{'W': [[8.0, 8.0], [1024.0, 10.4], [10.4, 10.4]], 'I': [[8.0, 8.0], [64.0, 8.2], [8.2, 8.2]], 'O': [[8.0, 0.0], [7.1, 7.1], [7.1, 7.1]]}<req_inst_mem_bw />{'W': [[8.0, 8.0], [1024.0, 1024.0], [1024.0, 10.4]], 'I': [[8.0, 24.0], [192.0, 8.2], [8.2, 8.2]], 'O': [[8.0, 8.0], [8192.0, 7.1], [7.1, 7.1]]}<req_mem_bw_bit_per_cycle_individual />{'W': [[8.0, 8.0], [1024.0, 10.4], [10.4, 0]], 'I': [[8.0, 8.0], [64.0, 8.2], [8.2, 0]], 'O': [[8.0, 0.0], [7.1, 7.1], [7.1, 0]]}<req_mem_bw_bit_per_cycle_shared />{'W': [[8.0, 8.0], [1095.1, 25.7], [18.6, 7.1]], 'I': [[8.0, 8.0], [1095.1, 25.7], [18.6, 7.1]], 'O': [[8.0, 0.0], [1095.1, 25.7], [18.6, 7.1]]}<output_distinguish />[('psum', 'fsum'), ('fsum', 'fsum'), ('fsum', 'fsum')]<mem_bw_requirement_meet />{'W': [[True, True], [False, True], [True, True]], 'I': [[True, True], [False, True], [True, True]], 'O': [[True, True], [False, True], [True, True]]}<trans_time_ideal />{'W': [[1, 1, 112896], [1, 1, 112896], [112896, 112896, 1]], 'I': [[1, 1, 112896], [3, 3, 37632], [112896, 112896, 1]], 'O': [[1, 1, 112896], [1152, 1152, 98], [112896, 112896, 1]]}<trans_time_real />{'W': [[0, 1, 112896], [[0, 1, 112896], [2, 1, 112896]], [[2304, 112896, 1], [576, 112896, 1]]], 'I': [[0, 1, 112896], [[0, 3, 37632], [0, 3, 37632]], [[1800, 112896, 1], [450, 112896, 1]]], 'O': [[0, 1, 112896], [[0, 1152, 98], [16, 1152, 98]], [[1568, 112896, 1], [392, 112896, 1]]]}<single_stall_cycle />{'W': [[-1], [-1, 1], [-110592, -112320]], 'I': [[-1], [-3, -3], [-111096, -112446]], 'O': [[-1], [-1152, -1136], [-111328, -112504]]}<single_stall_count />{'W': [112895, 112895, 0], 'I': [112895, 37631, 0], 'O': [112896, 98, 1]}<mem_compute_overlap_cc_for_shared_mem />{0: {'W': [112895, 0], 'I': [0, 0], 'O': [1568, 1568]}, 1: {'W': [0, 0], 'I': [0, 0], 'O': [1568, 0]}}<mem_compute_overlap_stall_for_shared_mem_LH />{0: [[-1, -112896], [-111328, -111328]], 1: [[-112896, -112896], [-111328, -112896]]}</latency_deep_analysis></mem_stalling></latency></performance><area><total_area />121.1<mem_area />121.1<mem_area_percentage />100.0 %</area></results><elapsed_time_second />2</simulation></root>