Running: xsim.dir/bram_test_fpga_func_synth/xsimk.exe -simmode gui -wdb bram_test_fpga_func_synth.wdb -simrunnum 0 -socket 54722
Design successfully loaded
Design Loading Memory Usage: 13708 KB (Peak: 13708 KB)
Design Loading CPU Usage: 30 ms
Simulation completed
Simulation Memory Usage: 15292 KB (Peak: 15292 KB)
Simulation CPU Usage: 249 ms
