# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../RISV.gen/sources_1/ip/CLK_PLL" \
"../../../../RISV.gen/sources_1/ip/DRAM/sim/DRAM.v" \
"../../../../RISV.srcs/sim_1/new/tb_dmem.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
