// ==============================================================
// Generated by Vitis HLS v2025.2
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

(* DowngradeIPIdentifiedWarnings="yes" *)
module hdmi_tx_bd_v_tpg_0_0_tpgForeground (
        ap_clk,
        ap_rst,
        ap_start,
        start_full_n,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        start_out,
        start_write,
        bckgndYUV_dout,
        bckgndYUV_empty_n,
        bckgndYUV_read,
        bckgndYUV_num_data_valid,
        bckgndYUV_fifo_cap,
        height_val,
        width_val,
        patternId_val,
        maskId_val,
        colorFormat_val,
        crossHairX_val,
        crossHairY_val,
        boxSize_val,
        boxColorR_val,
        boxColorG_val,
        boxColorB_val,
        motionSpeed_val,
        ovrlayYUV_din,
        ovrlayYUV_full_n,
        ovrlayYUV_write,
        ovrlayYUV_num_data_valid,
        ovrlayYUV_fifo_cap
);

parameter    ap_ST_fsm_state1 = 5'd1;
parameter    ap_ST_fsm_state2 = 5'd2;
parameter    ap_ST_fsm_state3 = 5'd4;
parameter    ap_ST_fsm_state4 = 5'd8;
parameter    ap_ST_fsm_state5 = 5'd16;

input   ap_clk;
input   ap_rst;
input   ap_start;
input   start_full_n;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
output   start_out;
output   start_write;
input  [95:0] bckgndYUV_dout;
input   bckgndYUV_empty_n;
output   bckgndYUV_read;
input  [4:0] bckgndYUV_num_data_valid;
input  [4:0] bckgndYUV_fifo_cap;
input  [15:0] height_val;
input  [15:0] width_val;
input  [7:0] patternId_val;
input  [7:0] maskId_val;
input  [7:0] colorFormat_val;
input  [15:0] crossHairX_val;
input  [15:0] crossHairY_val;
input  [15:0] boxSize_val;
input  [7:0] boxColorR_val;
input  [7:0] boxColorG_val;
input  [7:0] boxColorB_val;
input  [7:0] motionSpeed_val;
output  [95:0] ovrlayYUV_din;
input   ovrlayYUV_full_n;
output   ovrlayYUV_write;
input  [31:0] ovrlayYUV_num_data_valid;
input  [31:0] ovrlayYUV_fifo_cap;

reg ap_done;
reg ap_idle;
reg start_write;

reg    real_start;
reg    start_once_reg;
reg    ap_done_reg;
(* fsm_encoding = "none" *) reg   [4:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg    internal_ap_ready;
wire   [1:0] whiYuv_2_address0;
wire   [7:0] whiYuv_2_q0;
reg   [15:0] boxHCoord;
reg   [15:0] boxVCoord;
reg   [7:0] colorFormat_val_read_reg_416;
reg    ap_block_state1;
wire   [0:0] icmp_ln1947_fu_266_p2;
reg   [0:0] icmp_ln1947_reg_427;
reg   [7:0] motionSpeed_val_read_reg_432;
wire    ap_CS_fsm_state2;
reg   [7:0] boxColorB_val_read_reg_437;
reg   [7:0] boxColorG_val_read_reg_442;
reg   [7:0] boxColorR_val_read_reg_447;
reg   [15:0] boxSize_val_read_reg_452;
reg   [15:0] crossHairY_val_read_reg_457;
reg   [15:0] crossHairX_val_read_reg_462;
reg   [7:0] maskId_val_read_reg_468;
reg   [7:0] patternId_val_read_reg_473;
reg   [15:0] width_val_read_reg_478;
reg   [15:0] height_val_read_reg_483;
wire   [7:0] select_ln1977_fu_300_p3;
reg   [7:0] select_ln1977_reg_488;
wire   [15:0] sub_ln1881_fu_308_p2;
reg   [15:0] sub_ln1881_reg_493;
wire   [15:0] sub_ln1882_fu_314_p2;
reg   [15:0] sub_ln1882_reg_498;
wire   [0:0] and_ln1989_fu_324_p2;
reg   [0:0] and_ln1989_reg_503;
wire   [0:0] and_ln1991_fu_338_p2;
reg   [0:0] and_ln1991_reg_508;
wire   [0:0] and_ln1993_fu_352_p2;
reg   [0:0] and_ln1993_reg_513;
wire   [7:0] select_ln1947_fu_358_p3;
reg   [7:0] select_ln1947_reg_518;
wire   [8:0] shl_ln_fu_365_p3;
reg   [8:0] shl_ln_reg_523;
reg   [7:0] whiYuv_2_load_reg_528;
reg   [15:0] y_1_reg_533;
wire    ap_CS_fsm_state3;
wire   [0:0] icmp_ln1963_fu_387_p2;
reg   [0:0] icmp_ln1963_reg_541;
wire    grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_201_ap_start;
wire    grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_201_ap_done;
wire    grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_201_ap_idle;
wire    grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_201_ap_ready;
wire    grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_201_bckgndYUV_read;
wire   [95:0] grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_201_ovrlayYUV_din;
wire    grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_201_ovrlayYUV_write;
wire   [15:0] grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_201_boxHCoord_loc_1_out_o;
wire    grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_201_boxHCoord_loc_1_out_o_ap_vld;
wire   [15:0] grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_201_boxVCoord_loc_1_out_o;
wire    grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_201_boxVCoord_loc_1_out_o_ap_vld;
wire   [15:0] grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_201_boxVCoord;
wire    grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_201_boxVCoord_ap_vld;
wire   [15:0] grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_201_boxHCoord;
wire    grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_201_boxHCoord_ap_vld;
reg    grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_201_ap_start_reg;
wire    ap_CS_fsm_state4;
wire    ap_CS_fsm_state5;
reg   [15:0] boxHCoord_loc_0_fu_112;
reg   [15:0] boxVCoord_loc_0_fu_108;
wire   [63:0] select_ln1975_fu_247_p3;
reg   [15:0] y_fu_104;
wire   [15:0] y_2_fu_381_p2;
wire   [0:0] icmp_ln772_fu_376_p2;
reg    whiYuv_2_ce0_local;
wire   [0:0] icmp_ln1975_fu_241_p2;
wire   [6:0] tmp_3_fu_256_p4;
wire   [0:0] icmp_ln1974_fu_295_p2;
wire   [0:0] trunc_ln1989_fu_320_p1;
wire   [0:0] tmp_fu_330_p3;
wire   [0:0] tmp_2_fu_344_p3;
reg   [4:0] ap_NS_fsm;
reg    ap_ST_fsm_state1_blk;
wire    ap_ST_fsm_state2_blk;
wire    ap_ST_fsm_state3_blk;
wire    ap_ST_fsm_state4_blk;
reg    ap_ST_fsm_state5_blk;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 start_once_reg = 1'b0;
#0 ap_done_reg = 1'b0;
#0 ap_CS_fsm = 5'd1;
#0 boxHCoord = 16'd0;
#0 boxVCoord = 16'd0;
#0 grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_201_ap_start_reg = 1'b0;
#0 boxHCoord_loc_0_fu_112 = 16'd0;
#0 boxVCoord_loc_0_fu_108 = 16'd0;
#0 y_fu_104 = 16'd0;
end

hdmi_tx_bd_v_tpg_0_0_tpgForeground_whiYuv_2_ROM_AUTO_1R #(
    .DataWidth( 8 ),
    .AddressRange( 3 ),
    .AddressWidth( 2 ))
whiYuv_2_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(whiYuv_2_address0),
    .ce0(whiYuv_2_ce0_local),
    .q0(whiYuv_2_q0)
);

hdmi_tx_bd_v_tpg_0_0_tpgForeground_Pipeline_VITIS_LOOP_774_2 grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_201(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_201_ap_start),
    .ap_done(grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_201_ap_done),
    .ap_idle(grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_201_ap_idle),
    .ap_ready(grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_201_ap_ready),
    .bckgndYUV_dout(bckgndYUV_dout),
    .bckgndYUV_empty_n(bckgndYUV_empty_n),
    .bckgndYUV_read(grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_201_bckgndYUV_read),
    .bckgndYUV_num_data_valid(5'd0),
    .bckgndYUV_fifo_cap(5'd0),
    .ovrlayYUV_din(grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_201_ovrlayYUV_din),
    .ovrlayYUV_full_n(ovrlayYUV_full_n),
    .ovrlayYUV_write(grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_201_ovrlayYUV_write),
    .ovrlayYUV_num_data_valid(ovrlayYUV_num_data_valid),
    .ovrlayYUV_fifo_cap(ovrlayYUV_fifo_cap),
    .colorFormat_val(colorFormat_val_read_reg_416),
    .shl_ln(shl_ln_reg_523),
    .maskId_val(maskId_val_read_reg_468),
    .width_val(width_val_read_reg_478),
    .select_ln1977(select_ln1977_reg_488),
    .and_ln1989(and_ln1989_reg_503),
    .and_ln1993(and_ln1993_reg_513),
    .and_ln1991(and_ln1991_reg_508),
    .patternId_val(patternId_val_read_reg_473),
    .boxSize_val(boxSize_val_read_reg_452),
    .y(y_1_reg_533),
    .boxColorB_val(boxColorB_val_read_reg_437),
    .boxColorG_val(boxColorG_val_read_reg_442),
    .boxColorR_val(boxColorR_val_read_reg_447),
    .pixOut_35(select_ln1947_reg_518),
    .vMax(sub_ln1882_reg_498),
    .zext_ln789(motionSpeed_val_read_reg_432),
    .hMax(sub_ln1881_reg_493),
    .zext_ln1974(crossHairX_val_read_reg_462),
    .icmp_ln1963(icmp_ln1963_reg_541),
    .crossHairX_val(crossHairX_val_read_reg_462),
    .whiYuv_2_load(whiYuv_2_load_reg_528),
    .boxHCoord_loc_1_out_i(boxHCoord_loc_0_fu_112),
    .boxHCoord_loc_1_out_o(grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_201_boxHCoord_loc_1_out_o),
    .boxHCoord_loc_1_out_o_ap_vld(grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_201_boxHCoord_loc_1_out_o_ap_vld),
    .boxVCoord_loc_1_out_i(boxVCoord_loc_0_fu_108),
    .boxVCoord_loc_1_out_o(grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_201_boxVCoord_loc_1_out_o),
    .boxVCoord_loc_1_out_o_ap_vld(grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_201_boxVCoord_loc_1_out_o_ap_vld),
    .boxVCoord(grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_201_boxVCoord),
    .boxVCoord_ap_vld(grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_201_boxVCoord_ap_vld),
    .boxHCoord(grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_201_boxHCoord),
    .boxHCoord_ap_vld(grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_201_boxHCoord_ap_vld)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((icmp_ln772_fu_376_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state3))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_201_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state4)) begin
            grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_201_ap_start_reg <= 1'b1;
        end else if ((grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_201_ap_ready == 1'b1)) begin
            grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_201_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        start_once_reg <= 1'b0;
    end else begin
        if (((internal_ap_ready == 1'b0) & (real_start == 1'b1))) begin
            start_once_reg <= 1'b1;
        end else if ((internal_ap_ready == 1'b1)) begin
            start_once_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_state1) & (1'b1 == ap_CS_fsm_state1))) begin
        boxHCoord_loc_0_fu_112 <= boxHCoord;
    end else if (((1'b1 == ap_CS_fsm_state5) & (grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_201_boxHCoord_loc_1_out_o_ap_vld == 1'b1))) begin
        boxHCoord_loc_0_fu_112 <= grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_201_boxHCoord_loc_1_out_o;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_state1) & (1'b1 == ap_CS_fsm_state1))) begin
        boxVCoord_loc_0_fu_108 <= boxVCoord;
    end else if (((1'b1 == ap_CS_fsm_state5) & (grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_201_boxVCoord_loc_1_out_o_ap_vld == 1'b1))) begin
        boxVCoord_loc_0_fu_108 <= grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_201_boxVCoord_loc_1_out_o;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_state1) & (1'b1 == ap_CS_fsm_state1))) begin
        y_fu_104 <= 16'd0;
    end else if (((icmp_ln772_fu_376_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        y_fu_104 <= y_2_fu_381_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        and_ln1989_reg_503 <= and_ln1989_fu_324_p2;
        and_ln1991_reg_508 <= and_ln1991_fu_338_p2;
        and_ln1993_reg_513 <= and_ln1993_fu_352_p2;
        boxColorB_val_read_reg_437 <= boxColorB_val;
        boxColorG_val_read_reg_442 <= boxColorG_val;
        boxColorR_val_read_reg_447 <= boxColorR_val;
        boxSize_val_read_reg_452 <= boxSize_val;
        crossHairX_val_read_reg_462 <= crossHairX_val;
        crossHairY_val_read_reg_457 <= crossHairY_val;
        height_val_read_reg_483 <= height_val;
        maskId_val_read_reg_468 <= maskId_val;
        motionSpeed_val_read_reg_432 <= motionSpeed_val;
        patternId_val_read_reg_473 <= patternId_val;
        select_ln1947_reg_518 <= select_ln1947_fu_358_p3;
        select_ln1977_reg_488[6 : 4] <= select_ln1977_fu_300_p3[6 : 4];
        shl_ln_reg_523[8 : 1] <= shl_ln_fu_365_p3[8 : 1];
        sub_ln1881_reg_493 <= sub_ln1881_fu_308_p2;
        sub_ln1882_reg_498 <= sub_ln1882_fu_314_p2;
        whiYuv_2_load_reg_528 <= whiYuv_2_q0;
        width_val_read_reg_478 <= width_val;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state5) & (grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_201_boxHCoord_ap_vld == 1'b1))) begin
        boxHCoord <= grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_201_boxHCoord;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state5) & (grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_201_boxVCoord_ap_vld == 1'b1))) begin
        boxVCoord <= grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_201_boxVCoord;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_state1) & (1'b1 == ap_CS_fsm_state1))) begin
        colorFormat_val_read_reg_416 <= colorFormat_val;
        icmp_ln1947_reg_427 <= icmp_ln1947_fu_266_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        icmp_ln1963_reg_541 <= icmp_ln1963_fu_387_p2;
        y_1_reg_533 <= y_fu_104;
    end
end

always @ (*) begin
    if ((1'b1 == ap_block_state1)) begin
        ap_ST_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_fsm_state1_blk = 1'b0;
    end
end

assign ap_ST_fsm_state2_blk = 1'b0;

assign ap_ST_fsm_state3_blk = 1'b0;

assign ap_ST_fsm_state4_blk = 1'b0;

always @ (*) begin
    if ((grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_201_ap_done == 1'b0)) begin
        ap_ST_fsm_state5_blk = 1'b1;
    end else begin
        ap_ST_fsm_state5_blk = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln772_fu_376_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state3))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = ap_done_reg;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state1) & (real_start == 1'b0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln772_fu_376_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state3))) begin
        internal_ap_ready = 1'b1;
    end else begin
        internal_ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((start_once_reg == 1'b0) & (start_full_n == 1'b0))) begin
        real_start = 1'b0;
    end else begin
        real_start = ap_start;
    end
end

always @ (*) begin
    if (((start_once_reg == 1'b0) & (real_start == 1'b1))) begin
        start_write = 1'b1;
    end else begin
        start_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_state1) & (1'b1 == ap_CS_fsm_state1))) begin
        whiYuv_2_ce0_local = 1'b1;
    end else begin
        whiYuv_2_ce0_local = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((1'b0 == ap_block_state1) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            ap_NS_fsm = ap_ST_fsm_state3;
        end
        ap_ST_fsm_state3 : begin
            if (((icmp_ln772_fu_376_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state3))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end
        end
        ap_ST_fsm_state4 : begin
            ap_NS_fsm = ap_ST_fsm_state5;
        end
        ap_ST_fsm_state5 : begin
            if (((1'b1 == ap_CS_fsm_state5) & (grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_201_ap_done == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign and_ln1989_fu_324_p2 = (trunc_ln1989_fu_320_p1 & icmp_ln1974_fu_295_p2);

assign and_ln1991_fu_338_p2 = (tmp_fu_330_p3 & icmp_ln1974_fu_295_p2);

assign and_ln1993_fu_352_p2 = (tmp_2_fu_344_p3 & icmp_ln1974_fu_295_p2);

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd4];

always @ (*) begin
    ap_block_state1 = ((ap_done_reg == 1'b1) | (real_start == 1'b0));
end

assign ap_ready = internal_ap_ready;

assign bckgndYUV_read = grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_201_bckgndYUV_read;

assign grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_201_ap_start = grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_201_ap_start_reg;

assign icmp_ln1947_fu_266_p2 = ((tmp_3_fu_256_p4 != 7'd0) ? 1'b1 : 1'b0);

assign icmp_ln1963_fu_387_p2 = ((y_fu_104 == crossHairY_val_read_reg_457) ? 1'b1 : 1'b0);

assign icmp_ln1974_fu_295_p2 = ((colorFormat_val_read_reg_416 == 8'd0) ? 1'b1 : 1'b0);

assign icmp_ln1975_fu_241_p2 = ((colorFormat_val == 8'd1) ? 1'b1 : 1'b0);

assign icmp_ln772_fu_376_p2 = ((y_fu_104 == height_val_read_reg_483) ? 1'b1 : 1'b0);

assign ovrlayYUV_din = grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_201_ovrlayYUV_din;

assign ovrlayYUV_write = grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_201_ovrlayYUV_write;

assign select_ln1947_fu_358_p3 = ((icmp_ln1947_reg_427[0:0] == 1'b1) ? boxColorB_val : boxColorG_val);

assign select_ln1975_fu_247_p3 = ((icmp_ln1975_fu_241_p2[0:0] == 1'b1) ? 64'd1 : 64'd2);

assign select_ln1977_fu_300_p3 = ((icmp_ln1974_fu_295_p2[0:0] == 1'b1) ? 8'd240 : 8'd128);

assign shl_ln_fu_365_p3 = {{motionSpeed_val}, {1'd0}};

assign start_out = real_start;

assign sub_ln1881_fu_308_p2 = (width_val - boxSize_val);

assign sub_ln1882_fu_314_p2 = (height_val - boxSize_val);

assign tmp_2_fu_344_p3 = maskId_val[32'd2];

assign tmp_3_fu_256_p4 = {{colorFormat_val[7:1]}};

assign tmp_fu_330_p3 = maskId_val[32'd1];

assign trunc_ln1989_fu_320_p1 = maskId_val[0:0];

assign whiYuv_2_address0 = select_ln1975_fu_247_p3;

assign y_2_fu_381_p2 = (y_fu_104 + 16'd1);

always @ (posedge ap_clk) begin
    select_ln1977_reg_488[3:0] <= 4'b0000;
    select_ln1977_reg_488[7] <= 1'b1;
    shl_ln_reg_523[0] <= 1'b0;
end

endmodule //hdmi_tx_bd_v_tpg_0_0_tpgForeground
