m255
K4
z2
!s11f vlog 2020.1 2020.02, Feb 28 2020
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 d/home/dylanggf/Documents/Arqui1/RIDA-architecture/CPU/simulation/modelsim
vALU
Z1 DXx6 sv_std 3 std 0 22 VYECXdT12H8WgbUP_5Y6:3
Z2 !s110 1729457770
!i10b 1
!s100 `iz?gWhfS8zXbL?OVY88V0
Z3 !s11b Dg1SIo80bB@j0V0VzS_@n1
IjcH<UA_3IL>hQVm2PY1863
Z4 VDg1SIo80bB@j0V0VzS_@n1
S1
R0
Z5 w1729445531
8/home/dylanggf/Documents/Arqui1/RIDA-architecture/CPU/ALU.sv
F/home/dylanggf/Documents/Arqui1/RIDA-architecture/CPU/ALU.sv
!i122 1
L0 1 26
Z6 OV;L;2020.1;71
r1
!s85 0
31
Z7 !s108 1729457770.000000
!s107 /home/dylanggf/Documents/Arqui1/RIDA-architecture/CPU/ALU.sv|
!s90 -reportprogress|300|-sv|-work|work|+incdir+/home/dylanggf/Documents/Arqui1/RIDA-architecture/CPU|/home/dylanggf/Documents/Arqui1/RIDA-architecture/CPU/ALU.sv|
!i113 1
Z8 o-sv -work work
Z9 !s92 -sv -work work +incdir+/home/dylanggf/Documents/Arqui1/RIDA-architecture/CPU
Z10 tCvgOpt 0
n@a@l@u
vALU_Decoder
R1
R2
!i10b 1
!s100 5haK5g6OZRCFGFfj:`2hd2
R3
IX;E9YhWlhcYEL>zKBE1<N1
R4
S1
R0
R5
8/home/dylanggf/Documents/Arqui1/RIDA-architecture/CPU/ALU_Decoder.sv
F/home/dylanggf/Documents/Arqui1/RIDA-architecture/CPU/ALU_Decoder.sv
!i122 2
L0 1 29
R6
r1
!s85 0
31
R7
!s107 /home/dylanggf/Documents/Arqui1/RIDA-architecture/CPU/ALU_Decoder.sv|
!s90 -reportprogress|300|-sv|-work|work|+incdir+/home/dylanggf/Documents/Arqui1/RIDA-architecture/CPU|/home/dylanggf/Documents/Arqui1/RIDA-architecture/CPU/ALU_Decoder.sv|
!i113 1
R8
R9
R10
n@a@l@u_@decoder
vControl_Unit
R1
R2
!i10b 1
!s100 9_Xe9MPfK>VfZ7fKzfh^P3
R3
IH1DB;Z5PYK43RgFoXTn<F1
R4
S1
R0
R5
8/home/dylanggf/Documents/Arqui1/RIDA-architecture/CPU/Control_Unit.sv
F/home/dylanggf/Documents/Arqui1/RIDA-architecture/CPU/Control_Unit.sv
!i122 3
L0 1 34
R6
r1
!s85 0
31
R7
!s107 /home/dylanggf/Documents/Arqui1/RIDA-architecture/CPU/Control_Unit.sv|
!s90 -reportprogress|300|-sv|-work|work|+incdir+/home/dylanggf/Documents/Arqui1/RIDA-architecture/CPU|/home/dylanggf/Documents/Arqui1/RIDA-architecture/CPU/Control_Unit.sv|
!i113 1
R8
R9
R10
n@control_@unit
vcpu
R1
Z11 !s110 1729457771
!i10b 1
!s100 GUba^;eJ:n3b5O=Y7YNi[1
R3
IKLDjmFCV78O0Fb^doiZ^g3
R4
S1
R0
R5
8/home/dylanggf/Documents/Arqui1/RIDA-architecture/CPU/cpu.sv
F/home/dylanggf/Documents/Arqui1/RIDA-architecture/CPU/cpu.sv
!i122 19
L0 1 126
R6
r1
!s85 0
31
Z12 !s108 1729457771.000000
!s107 /home/dylanggf/Documents/Arqui1/RIDA-architecture/CPU/cpu.sv|
!s90 -reportprogress|300|-sv|-work|work|+incdir+/home/dylanggf/Documents/Arqui1/RIDA-architecture/CPU|/home/dylanggf/Documents/Arqui1/RIDA-architecture/CPU/cpu.sv|
!i113 1
R8
R9
R10
vcpu_tb
R1
R11
!i10b 1
!s100 N4H?Uj3Bm<ImWi:gZiNeB1
R3
IPDJWnTF4JGiH_A;ANN_`K3
R4
S1
R0
w1729457745
8/home/dylanggf/Documents/Arqui1/RIDA-architecture/CPU/cpu_tb.sv
F/home/dylanggf/Documents/Arqui1/RIDA-architecture/CPU/cpu_tb.sv
!i122 20
L0 3 113
R6
r1
!s85 0
31
R12
!s107 /home/dylanggf/Documents/Arqui1/RIDA-architecture/CPU/cpu_tb.sv|
!s90 -reportprogress|300|-sv|-work|work|+incdir+/home/dylanggf/Documents/Arqui1/RIDA-architecture/CPU|/home/dylanggf/Documents/Arqui1/RIDA-architecture/CPU/cpu_tb.sv|
!i113 1
R8
R9
R10
vData_Memory
R1
R2
!i10b 1
!s100 M5<LN4``<@OfHzJ=bhhm?0
R3
IVZkTLenGYCE3H[n`99Mi10
R4
S1
R0
R5
8/home/dylanggf/Documents/Arqui1/RIDA-architecture/CPU/Data_Memory.sv
F/home/dylanggf/Documents/Arqui1/RIDA-architecture/CPU/Data_Memory.sv
!i122 4
Z13 L0 1 23
R6
r1
!s85 0
31
R7
!s107 /home/dylanggf/Documents/Arqui1/RIDA-architecture/CPU/Data_Memory.sv|
!s90 -reportprogress|300|-sv|-work|work|+incdir+/home/dylanggf/Documents/Arqui1/RIDA-architecture/CPU|/home/dylanggf/Documents/Arqui1/RIDA-architecture/CPU/Data_Memory.sv|
!i113 1
R8
R9
R10
n@data_@memory
vDecode_Cycle
R1
R2
!i10b 1
!s100 oiOGTZLZEI>O1O[C>oYaZ0
R3
I_L60A?3dNFD8ABa28fS@U1
R4
S1
R0
R5
8/home/dylanggf/Documents/Arqui1/RIDA-architecture/CPU/Decode_Cycle.sv
F/home/dylanggf/Documents/Arqui1/RIDA-architecture/CPU/Decode_Cycle.sv
!i122 5
L0 1 134
R6
r1
!s85 0
31
R7
!s107 /home/dylanggf/Documents/Arqui1/RIDA-architecture/CPU/Decode_Cycle.sv|
!s90 -reportprogress|300|-sv|-work|work|+incdir+/home/dylanggf/Documents/Arqui1/RIDA-architecture/CPU|/home/dylanggf/Documents/Arqui1/RIDA-architecture/CPU/Decode_Cycle.sv|
!i113 1
R8
R9
R10
n@decode_@cycle
vExecute_Cycle
R1
R11
!i10b 1
!s100 [a3Ml?_94R5UP<Fla6P?Z1
R3
IYeai>hb9168o8MB7oYm=03
R4
S1
R0
R5
8/home/dylanggf/Documents/Arqui1/RIDA-architecture/CPU/Execute_Cycle.sv
F/home/dylanggf/Documents/Arqui1/RIDA-architecture/CPU/Execute_Cycle.sv
!i122 6
L0 1 105
R6
r1
!s85 0
31
R12
!s107 /home/dylanggf/Documents/Arqui1/RIDA-architecture/CPU/Execute_Cycle.sv|
!s90 -reportprogress|300|-sv|-work|work|+incdir+/home/dylanggf/Documents/Arqui1/RIDA-architecture/CPU|/home/dylanggf/Documents/Arqui1/RIDA-architecture/CPU/Execute_Cycle.sv|
!i113 1
R8
R9
R10
n@execute_@cycle
vFetch_Cycle
R1
R11
!i10b 1
!s100 MYCALI:NbJ;9blb5jhH;e0
R3
I@4lURd5@ajIaaLl>hKhnE0
R4
S1
R0
w1729453163
8/home/dylanggf/Documents/Arqui1/RIDA-architecture/CPU/Fetch_Cycle.sv
F/home/dylanggf/Documents/Arqui1/RIDA-architecture/CPU/Fetch_Cycle.sv
!i122 7
L0 1 70
R6
r1
!s85 0
31
R12
!s107 /home/dylanggf/Documents/Arqui1/RIDA-architecture/CPU/Fetch_Cycle.sv|
!s90 -reportprogress|300|-sv|-work|work|+incdir+/home/dylanggf/Documents/Arqui1/RIDA-architecture/CPU|/home/dylanggf/Documents/Arqui1/RIDA-architecture/CPU/Fetch_Cycle.sv|
!i113 1
R8
R9
R10
n@fetch_@cycle
vHazard_Unit
R1
R11
!i10b 1
!s100 o`B_RB4[<WB[>H7LDBF>60
R3
I1OEOZNo7R6iV^UnjfXYUW3
R4
S1
R0
R5
8/home/dylanggf/Documents/Arqui1/RIDA-architecture/CPU/Hazard_Unit.sv
F/home/dylanggf/Documents/Arqui1/RIDA-architecture/CPU/Hazard_Unit.sv
!i122 8
Z14 L0 1 16
R6
r1
!s85 0
31
R12
!s107 /home/dylanggf/Documents/Arqui1/RIDA-architecture/CPU/Hazard_Unit.sv|
!s90 -reportprogress|300|-sv|-work|work|+incdir+/home/dylanggf/Documents/Arqui1/RIDA-architecture/CPU|/home/dylanggf/Documents/Arqui1/RIDA-architecture/CPU/Hazard_Unit.sv|
!i113 1
R8
R9
R10
n@hazard_@unit
vinstrROM
R2
!i10b 1
!s100 zo?R@_^z@8@C[9cGl9_oj2
R3
I2SS?cj@EaoB?PCTS4LgVK1
R4
R0
w1729446867
8/home/dylanggf/Documents/Arqui1/RIDA-architecture/CPU/instrROM.v
F/home/dylanggf/Documents/Arqui1/RIDA-architecture/CPU/instrROM.v
!i122 0
L0 40 61
R6
r1
!s85 0
31
R7
!s107 /home/dylanggf/Documents/Arqui1/RIDA-architecture/CPU/instrROM.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+/home/dylanggf/Documents/Arqui1/RIDA-architecture/CPU|/home/dylanggf/Documents/Arqui1/RIDA-architecture/CPU/instrROM.v|
!i113 1
o-vlog01compat -work work
!s92 -vlog01compat -work work +incdir+/home/dylanggf/Documents/Arqui1/RIDA-architecture/CPU
R10
ninstr@r@o@m
vInstruction_Memory
R1
R11
!i10b 1
!s100 Q9PCkBL>`IabTiFGjIPO;0
R3
Iio4P=19>MaJ4P[b:[R4Ea1
R4
S1
R0
w1729453993
8/home/dylanggf/Documents/Arqui1/RIDA-architecture/CPU/Instruction_Memory.sv
F/home/dylanggf/Documents/Arqui1/RIDA-architecture/CPU/Instruction_Memory.sv
!i122 9
L0 1 24
R6
r1
!s85 0
31
R12
!s107 /home/dylanggf/Documents/Arqui1/RIDA-architecture/CPU/Instruction_Memory.sv|
!s90 -reportprogress|300|-sv|-work|work|+incdir+/home/dylanggf/Documents/Arqui1/RIDA-architecture/CPU|/home/dylanggf/Documents/Arqui1/RIDA-architecture/CPU/Instruction_Memory.sv|
!i113 1
R8
R9
R10
n@instruction_@memory
vMain_Decoder
R1
R11
!i10b 1
!s100 Fbj>^BfHR?Y:C=`h=3zoR0
R3
IdT9UCB_1aGITVgEb<lW]b3
R4
S1
R0
R5
8/home/dylanggf/Documents/Arqui1/RIDA-architecture/CPU/Main_Decoder.sv
F/home/dylanggf/Documents/Arqui1/RIDA-architecture/CPU/Main_Decoder.sv
!i122 10
L0 1 33
R6
r1
!s85 0
31
R12
!s107 /home/dylanggf/Documents/Arqui1/RIDA-architecture/CPU/Main_Decoder.sv|
!s90 -reportprogress|300|-sv|-work|work|+incdir+/home/dylanggf/Documents/Arqui1/RIDA-architecture/CPU|/home/dylanggf/Documents/Arqui1/RIDA-architecture/CPU/Main_Decoder.sv|
!i113 1
R8
R9
R10
n@main_@decoder
vMemory_Cycle
R1
R11
!i10b 1
!s100 W3c3SzjoWBEi>E4kD87CE1
R3
IelgXa9KgZmM72?M@ImN[G0
R4
S1
R0
R5
8/home/dylanggf/Documents/Arqui1/RIDA-architecture/CPU/Memory_Cycle.sv
F/home/dylanggf/Documents/Arqui1/RIDA-architecture/CPU/Memory_Cycle.sv
!i122 11
L0 1 59
R6
r1
!s85 0
31
R12
!s107 /home/dylanggf/Documents/Arqui1/RIDA-architecture/CPU/Memory_Cycle.sv|
!s90 -reportprogress|300|-sv|-work|work|+incdir+/home/dylanggf/Documents/Arqui1/RIDA-architecture/CPU|/home/dylanggf/Documents/Arqui1/RIDA-architecture/CPU/Memory_Cycle.sv|
!i113 1
R8
R9
R10
n@memory_@cycle
vMux
R1
R11
!i10b 1
!s100 F52bCOG^3:P]=@o4do^_m3
R3
ILmdZ`AM@:fNz]F8QXm8mR0
R4
S1
R0
R5
8/home/dylanggf/Documents/Arqui1/RIDA-architecture/CPU/Mux.sv
F/home/dylanggf/Documents/Arqui1/RIDA-architecture/CPU/Mux.sv
!i122 12
L0 1 9
R6
r1
!s85 0
31
R12
!s107 /home/dylanggf/Documents/Arqui1/RIDA-architecture/CPU/Mux.sv|
!s90 -reportprogress|300|-sv|-work|work|+incdir+/home/dylanggf/Documents/Arqui1/RIDA-architecture/CPU|/home/dylanggf/Documents/Arqui1/RIDA-architecture/CPU/Mux.sv|
!i113 1
R8
R9
R10
n@mux
vMux_3_by_1
R1
R11
!i10b 1
!s100 89OG>fm2IQ>Eb;kM0e89J2
R3
IV<69Qa02j7;J5>fI;XS:32
R4
S1
R0
R5
8/home/dylanggf/Documents/Arqui1/RIDA-architecture/CPU/Mux_3_by_1.sv
F/home/dylanggf/Documents/Arqui1/RIDA-architecture/CPU/Mux_3_by_1.sv
!i122 13
Z15 L0 1 8
R6
r1
!s85 0
31
R12
!s107 /home/dylanggf/Documents/Arqui1/RIDA-architecture/CPU/Mux_3_by_1.sv|
!s90 -reportprogress|300|-sv|-work|work|+incdir+/home/dylanggf/Documents/Arqui1/RIDA-architecture/CPU|/home/dylanggf/Documents/Arqui1/RIDA-architecture/CPU/Mux_3_by_1.sv|
!i113 1
R8
R9
R10
n@mux_3_by_1
vPC_Adder
R1
R11
!i10b 1
!s100 Ye0`JV:V;k5:O>nodHkCg1
R3
I4?DzcgcE5H8OlZS5o]K:m1
R4
S1
R0
R5
8/home/dylanggf/Documents/Arqui1/RIDA-architecture/CPU/PC_Adder.sv
F/home/dylanggf/Documents/Arqui1/RIDA-architecture/CPU/PC_Adder.sv
!i122 15
R15
R6
r1
!s85 0
31
R12
!s107 /home/dylanggf/Documents/Arqui1/RIDA-architecture/CPU/PC_Adder.sv|
!s90 -reportprogress|300|-sv|-work|work|+incdir+/home/dylanggf/Documents/Arqui1/RIDA-architecture/CPU|/home/dylanggf/Documents/Arqui1/RIDA-architecture/CPU/PC_Adder.sv|
!i113 1
R8
R9
R10
n@p@c_@adder
vPC_Module
R1
R11
!i10b 1
!s100 4hWN>Zh7]YeNhOhQ[<A`M1
R3
IlYYcU^l=HCVhQHEdkTKED3
R4
S1
R0
R5
8/home/dylanggf/Documents/Arqui1/RIDA-architecture/CPU/PC_Module.sv
F/home/dylanggf/Documents/Arqui1/RIDA-architecture/CPU/PC_Module.sv
!i122 14
L0 1 14
R6
r1
!s85 0
31
R12
!s107 /home/dylanggf/Documents/Arqui1/RIDA-architecture/CPU/PC_Module.sv|
!s90 -reportprogress|300|-sv|-work|work|+incdir+/home/dylanggf/Documents/Arqui1/RIDA-architecture/CPU|/home/dylanggf/Documents/Arqui1/RIDA-architecture/CPU/PC_Module.sv|
!i113 1
R8
R9
R10
n@p@c_@module
vRegister_File
R1
R11
!i10b 1
!s100 d7T]o?8_RjgFVgXi=0=ZX3
R3
I4ddPKDzH?k48_AK97[T7^2
R4
S1
R0
R5
8/home/dylanggf/Documents/Arqui1/RIDA-architecture/CPU/Register_File.sv
F/home/dylanggf/Documents/Arqui1/RIDA-architecture/CPU/Register_File.sv
!i122 16
R13
R6
r1
!s85 0
31
R12
!s107 /home/dylanggf/Documents/Arqui1/RIDA-architecture/CPU/Register_File.sv|
!s90 -reportprogress|300|-sv|-work|work|+incdir+/home/dylanggf/Documents/Arqui1/RIDA-architecture/CPU|/home/dylanggf/Documents/Arqui1/RIDA-architecture/CPU/Register_File.sv|
!i113 1
R8
R9
R10
n@register_@file
vSign_Extend
R1
R11
!i10b 1
!s100 XaUW?E0;[YdTo0FDHJF2Z0
R3
I@J@[7>KBf?>bPMF@F?gAf2
R4
S1
R0
R5
8/home/dylanggf/Documents/Arqui1/RIDA-architecture/CPU/Sign_Extend.sv
F/home/dylanggf/Documents/Arqui1/RIDA-architecture/CPU/Sign_Extend.sv
!i122 17
R14
R6
r1
!s85 0
31
R12
!s107 /home/dylanggf/Documents/Arqui1/RIDA-architecture/CPU/Sign_Extend.sv|
!s90 -reportprogress|300|-sv|-work|work|+incdir+/home/dylanggf/Documents/Arqui1/RIDA-architecture/CPU|/home/dylanggf/Documents/Arqui1/RIDA-architecture/CPU/Sign_Extend.sv|
!i113 1
R8
R9
R10
n@sign_@extend
vWriteback_Cycle
R1
R11
!i10b 1
!s100 B8:i^h_>NJN:OO4>bDBf`0
R3
IZC`TaXB3l7R9jQAlWYUC33
R4
S1
R0
R5
8/home/dylanggf/Documents/Arqui1/RIDA-architecture/CPU/Writeback_Cycle.sv
F/home/dylanggf/Documents/Arqui1/RIDA-architecture/CPU/Writeback_Cycle.sv
!i122 18
R14
R6
r1
!s85 0
31
R12
!s107 /home/dylanggf/Documents/Arqui1/RIDA-architecture/CPU/Writeback_Cycle.sv|
!s90 -reportprogress|300|-sv|-work|work|+incdir+/home/dylanggf/Documents/Arqui1/RIDA-architecture/CPU|/home/dylanggf/Documents/Arqui1/RIDA-architecture/CPU/Writeback_Cycle.sv|
!i113 1
R8
R9
R10
n@writeback_@cycle
