ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//ccDN8IqO.s 			page 1


   1              		.cpu cortex-m4
   2              		.arch armv7e-m
   3              		.fpu fpv4-sp-d16
   4              		.eabi_attribute 27, 1
   5              		.eabi_attribute 28, 1
   6              		.eabi_attribute 20, 1
   7              		.eabi_attribute 21, 1
   8              		.eabi_attribute 23, 3
   9              		.eabi_attribute 24, 1
  10              		.eabi_attribute 25, 1
  11              		.eabi_attribute 26, 1
  12              		.eabi_attribute 30, 1
  13              		.eabi_attribute 34, 1
  14              		.eabi_attribute 18, 4
  15              		.file	"arm_conv_partial_fast_q15.c"
  16              		.text
  17              	.Ltext0:
  18              		.cfi_sections	.debug_frame
  19              		.file 1 "DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c"
  20              		.section	.text.arm_conv_partial_fast_q15,"ax",%progbits
  21              		.align	1
  22              		.global	arm_conv_partial_fast_q15
  23              		.syntax unified
  24              		.thumb
  25              		.thumb_func
  27              	arm_conv_partial_fast_q15:
  28              	.LVL0:
  29              	.LFB139:
   1:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c **** /* ----------------------------------------------------------------------
   2:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****  * Project:      CMSIS DSP Library
   3:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****  * Title:        arm_conv_partial_fast_q15.c
   4:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****  * Description:  Fast Q15 Partial convolution
   5:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****  *
   6:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****  * $Date:        27. January 2017
   7:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****  * $Revision:    V.1.5.1
   8:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****  *
   9:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****  * Target Processor: Cortex-M cores
  10:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****  * -------------------------------------------------------------------- */
  11:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c **** /*
  12:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****  * Copyright (C) 2010-2017 ARM Limited or its affiliates. All rights reserved.
  13:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****  *
  14:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****  * SPDX-License-Identifier: Apache-2.0
  15:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****  *
  16:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  17:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****  * not use this file except in compliance with the License.
  18:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****  * You may obtain a copy of the License at
  19:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****  *
  20:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****  * www.apache.org/licenses/LICENSE-2.0
  21:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****  *
  22:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****  * Unless required by applicable law or agreed to in writing, software
  23:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  24:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  25:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****  * See the License for the specific language governing permissions and
  26:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****  * limitations under the License.
  27:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****  */
  28:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c **** 
  29:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c **** #include "arm_math.h"
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//ccDN8IqO.s 			page 2


  30:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c **** 
  31:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c **** /**
  32:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****  * @ingroup groupFilters
  33:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****  */
  34:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c **** 
  35:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c **** /**
  36:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****  * @addtogroup PartialConv
  37:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****  * @{
  38:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****  */
  39:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c **** 
  40:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c **** /**
  41:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****  * @brief Partial convolution of Q15 sequences (fast version) for Cortex-M3 and Cortex-M4.
  42:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****  * @param[in]       *pSrcA points to the first input sequence.
  43:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****  * @param[in]       srcALen length of the first input sequence.
  44:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****  * @param[in]       *pSrcB points to the second input sequence.
  45:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****  * @param[in]       srcBLen length of the second input sequence.
  46:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****  * @param[out]      *pDst points to the location where the output result is written.
  47:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****  * @param[in]       firstIndex is the first output sample to start with.
  48:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****  * @param[in]       numPoints is the number of output points to be computed.
  49:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****  * @return Returns either ARM_MATH_SUCCESS if the function completed correctly or ARM_MATH_ARGUMENT
  50:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****  *
  51:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****  * See <code>arm_conv_partial_q15()</code> for a slower implementation of this function which uses 
  52:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****  */
  53:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c **** 
  54:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c **** 
  55:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c **** arm_status arm_conv_partial_fast_q15(
  56:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****   q15_t * pSrcA,
  57:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****   uint32_t srcALen,
  58:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****   q15_t * pSrcB,
  59:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****   uint32_t srcBLen,
  60:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****   q15_t * pDst,
  61:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****   uint32_t firstIndex,
  62:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****   uint32_t numPoints)
  63:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c **** {
  30              		.loc 1 63 1 view -0
  31              		.cfi_startproc
  32              		@ args = 12, pretend = 0, frame = 56
  33              		@ frame_needed = 0, uses_anonymous_args = 0
  34              		.loc 1 63 1 is_stmt 0 view .LVU1
  35 0000 2DE9F04F 		push	{r4, r5, r6, r7, r8, r9, r10, fp, lr}
  36              	.LCFI0:
  37              		.cfi_def_cfa_offset 36
  38              		.cfi_offset 4, -36
  39              		.cfi_offset 5, -32
  40              		.cfi_offset 6, -28
  41              		.cfi_offset 7, -24
  42              		.cfi_offset 8, -20
  43              		.cfi_offset 9, -16
  44              		.cfi_offset 10, -12
  45              		.cfi_offset 11, -8
  46              		.cfi_offset 14, -4
  47 0004 8FB0     		sub	sp, sp, #60
  48              	.LCFI1:
  49              		.cfi_def_cfa_offset 96
  50 0006 8046     		mov	r8, r0
  51 0008 0C46     		mov	r4, r1
  52 000a 0791     		str	r1, [sp, #28]
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//ccDN8IqO.s 			page 3


  53 000c 1546     		mov	r5, r2
  54 000e 0592     		str	r2, [sp, #20]
  55 0010 9946     		mov	r9, r3
  56 0012 1998     		ldr	r0, [sp, #100]
  57              	.LVL1:
  58              		.loc 1 63 1 view .LVU2
  59 0014 1A9B     		ldr	r3, [sp, #104]
  60              	.LVL2:
  64:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c **** #ifndef UNALIGNED_SUPPORT_DISABLE
  65:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c **** 
  66:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****   q15_t *pIn1;                                   /* inputA pointer               */
  61              		.loc 1 66 3 is_stmt 1 view .LVU3
  67:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****   q15_t *pIn2;                                   /* inputB pointer               */
  62              		.loc 1 67 3 view .LVU4
  68:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****   q15_t *pOut = pDst;                            /* output pointer               */
  63              		.loc 1 68 3 view .LVU5
  69:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****   q31_t sum, acc0, acc1, acc2, acc3;             /* Accumulator                  */
  64              		.loc 1 69 3 view .LVU6
  70:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****   q15_t *px;                                     /* Intermediate inputA pointer  */
  65              		.loc 1 70 3 view .LVU7
  71:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****   q15_t *py;                                     /* Intermediate inputB pointer  */
  66              		.loc 1 71 3 view .LVU8
  72:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****   q15_t *pSrc1, *pSrc2;                          /* Intermediate pointers        */
  67              		.loc 1 72 3 view .LVU9
  73:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****   q31_t x0, x1, x2, x3, c0;
  68              		.loc 1 73 3 view .LVU10
  74:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****   uint32_t j, k, count, check, blkCnt;
  69              		.loc 1 74 3 view .LVU11
  75:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****   int32_t blockSize1, blockSize2, blockSize3;    /* loop counters                 */
  70              		.loc 1 75 3 view .LVU12
  76:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****   arm_status status;                             /* status of Partial convolution */
  71              		.loc 1 76 3 view .LVU13
  77:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c **** 
  78:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****   /* Check for range of output samples to be calculated */
  79:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****   if ((firstIndex + numPoints) > ((srcALen + (srcBLen - 1U))))
  72              		.loc 1 79 3 view .LVU14
  73              		.loc 1 79 19 is_stmt 0 view .LVU15
  74 0016 C218     		adds	r2, r0, r3
  75              	.LVL3:
  76              		.loc 1 79 44 view .LVU16
  77 0018 4944     		add	r1, r9, r1
  78              	.LVL4:
  79              		.loc 1 79 44 view .LVU17
  80 001a 0139     		subs	r1, r1, #1
  81              		.loc 1 79 6 view .LVU18
  82 001c 8A42     		cmp	r2, r1
  83 001e 00F23D82 		bhi	.L49
  80:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****   {
  81:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****     /* Set status as ARM_MATH_ARGUMENT_ERROR */
  82:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****     status = ARM_MATH_ARGUMENT_ERROR;
  83:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****   }
  84:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****   else
  85:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****   {
  86:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c **** 
  87:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****     /* The algorithm implementation is based on the lengths of the inputs. */
  88:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****     /* srcB is always made to slide across srcA. */
  89:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****     /* So srcBLen is always considered as shorter or equal to srcALen */
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//ccDN8IqO.s 			page 4


  90:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****     if (srcALen >=srcBLen)
  84              		.loc 1 90 5 is_stmt 1 view .LVU19
  85              		.loc 1 90 8 is_stmt 0 view .LVU20
  86 0022 A145     		cmp	r9, r4
  87 0024 05D8     		bhi	.L3
  91:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****     {
  92:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****       /* Initialization of inputA pointer */
  93:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****       pIn1 = pSrcA;
  88              		.loc 1 93 12 view .LVU21
  89 0026 CDF81480 		str	r8, [sp, #20]
  94:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c **** 
  95:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****       /* Initialization of inputB pointer */
  96:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****       pIn2 = pSrcB;
  90              		.loc 1 96 12 view .LVU22
  91 002a A846     		mov	r8, r5
  92              	.LVL5:
  90:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****     {
  93              		.loc 1 90 8 view .LVU23
  94 002c 4946     		mov	r1, r9
  95 002e A146     		mov	r9, r4
  96              	.LVL6:
  90:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****     {
  97              		.loc 1 90 8 view .LVU24
  98 0030 0791     		str	r1, [sp, #28]
  99              	.LVL7:
 100              	.L3:
  97:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****     }
  98:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****     else
  99:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****     {
 100:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****       /* Initialization of inputA pointer */
 101:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****       pIn1 = pSrcB;
 102:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c **** 
 103:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****       /* Initialization of inputB pointer */
 104:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****       pIn2 = pSrcA;
 105:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c **** 
 106:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****       /* srcBLen is always considered as shorter or equal to srcALen */
 107:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****       j = srcBLen;
 108:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****       srcBLen = srcALen;
 109:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****       srcALen = j;
 110:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****     }
 111:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c **** 
 112:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****     /* Conditions to check which loopCounter holds
 113:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****      * the first and last indices of the output samples to be calculated. */
 114:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****     check = firstIndex + numPoints;
 101              		.loc 1 114 5 is_stmt 1 view .LVU25
 115:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****     blockSize3 = ((int32_t)check > (int32_t)srcALen) ? (int32_t)check - (int32_t)srcALen : 0;
 102              		.loc 1 115 5 view .LVU26
 103              		.loc 1 115 36 is_stmt 0 view .LVU27
 104 0032 4946     		mov	r1, r9
 105              		.loc 1 115 90 view .LVU28
 106 0034 4A45     		cmp	r2, r9
 107 0036 02DD     		ble	.L50
 108              		.loc 1 115 90 discriminator 1 view .LVU29
 109 0038 A2EB0905 		sub	r5, r2, r9
 110              	.LVL8:
 111              		.loc 1 115 90 discriminator 1 view .LVU30
 112 003c 00E0     		b	.L4
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//ccDN8IqO.s 			page 5


 113              	.LVL9:
 114              	.L50:
 115              		.loc 1 115 90 discriminator 2 view .LVU31
 116 003e 0025     		movs	r5, #0
 117              	.LVL10:
 118              	.L4:
 116:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****     blockSize3 = ((int32_t)firstIndex > (int32_t)srcALen - 1) ? blockSize3 - (int32_t)firstIndex + 
 119              		.loc 1 116 5 is_stmt 1 view .LVU32
 120              		.loc 1 116 117 is_stmt 0 view .LVU33
 121 0040 8142     		cmp	r1, r0
 122 0042 01DC     		bgt	.L5
 123              		.loc 1 116 76 discriminator 1 view .LVU34
 124 0044 2C1A     		subs	r4, r5, r0
 125              		.loc 1 116 117 discriminator 1 view .LVU35
 126 0046 0D19     		adds	r5, r1, r4
 127              	.LVL11:
 128              	.L5:
 117:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****     blockSize1 = (((int32_t) srcBLen - 1) - (int32_t) firstIndex);
 129              		.loc 1 117 5 is_stmt 1 view .LVU36
 130              		.loc 1 117 43 is_stmt 0 view .LVU37
 131 0048 0799     		ldr	r1, [sp, #28]
 132 004a A1EB000C 		sub	ip, r1, r0
 133 004e 0CF1FF3C 		add	ip, ip, #-1
 134              	.LVL12:
 118:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****     blockSize1 = (blockSize1 > 0) ? ((check > (srcBLen - 1U)) ? blockSize1 :
 135              		.loc 1 118 5 is_stmt 1 view .LVU38
 119:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****                                      (int32_t) numPoints) : 0;
 136              		.loc 1 119 59 is_stmt 0 view .LVU39
 137 0052 BCF1000F 		cmp	ip, #0
 138 0056 04DD     		ble	.L51
 118:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****     blockSize1 = (blockSize1 > 0) ? ((check > (srcBLen - 1U)) ? blockSize1 :
 139              		.loc 1 118 56 view .LVU40
 140 0058 0139     		subs	r1, r1, #1
 118:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****     blockSize1 = (blockSize1 > 0) ? ((check > (srcBLen - 1U)) ? blockSize1 :
 141              		.loc 1 118 76 view .LVU41
 142 005a 8A42     		cmp	r2, r1
 143 005c 03D8     		bhi	.L6
 118:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****     blockSize1 = (blockSize1 > 0) ? ((check > (srcBLen - 1U)) ? blockSize1 :
 144              		.loc 1 118 76 discriminator 2 view .LVU42
 145 005e 9C46     		mov	ip, r3
 146              	.LVL13:
 118:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****     blockSize1 = (blockSize1 > 0) ? ((check > (srcBLen - 1U)) ? blockSize1 :
 147              		.loc 1 118 76 discriminator 2 view .LVU43
 148 0060 01E0     		b	.L6
 149              	.LVL14:
 150              	.L51:
 151              		.loc 1 119 59 discriminator 1 view .LVU44
 152 0062 4FF0000C 		mov	ip, #0
 153              	.LVL15:
 154              	.L6:
 120:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****     blockSize2 = (int32_t) check - ((blockSize3 + blockSize1) +
 155              		.loc 1 120 5 is_stmt 1 view .LVU45
 156              		.loc 1 120 49 is_stmt 0 view .LVU46
 157 0066 05EB0C03 		add	r3, r5, ip
 158              		.loc 1 120 63 view .LVU47
 159 006a 0344     		add	r3, r3, r0
 160              		.loc 1 120 16 view .LVU48
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//ccDN8IqO.s 			page 6


 161 006c D21A     		subs	r2, r2, r3
 162              	.LVL16:
 121:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****                                     (int32_t) firstIndex);
 122:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****     blockSize2 = (blockSize2 > 0) ? blockSize2 : 0;
 163              		.loc 1 122 5 is_stmt 1 view .LVU49
 164              		.loc 1 122 16 is_stmt 0 view .LVU50
 165 006e 22EAE277 		bic	r7, r2, r2, asr #31
 166              	.LVL17:
 123:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c **** 
 124:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****     /* conv(x,y) at n = x[n] * y[0] + x[n-1] * y[1] + x[n-2] * y[2] + ...+ x[n-N+1] * y[N -1] */
 125:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****     /* The function is internally
 126:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****      * divided into three stages according to the number of multiplications that has to be
 127:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****      * taken place between inputA samples and inputB samples. In the first stage of the
 128:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****      * algorithm, the multiplications increase by one for every iteration.
 129:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****      * In the second stage of the algorithm, srcBLen number of multiplications are done.
 130:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****      * In the third stage of the algorithm, the multiplications decrease by one
 131:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****      * for every iteration. */
 132:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c **** 
 133:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****     /* Set the output pointer to point to the firstIndex
 134:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****      * of the output sample to be calculated. */
 135:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****     pOut = pDst + firstIndex;
 167              		.loc 1 135 5 is_stmt 1 view .LVU51
 168              		.loc 1 135 17 is_stmt 0 view .LVU52
 169 0072 189B     		ldr	r3, [sp, #96]
 170 0074 03EB4003 		add	r3, r3, r0, lsl #1
 171 0078 0193     		str	r3, [sp, #4]
 172              	.LVL18:
 136:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c **** 
 137:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****     /* --------------------------
 138:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****      * Initializations of stage1
 139:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****      * -------------------------*/
 140:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c **** 
 141:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****     /* sum = x[0] * y[0]
 142:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****      * sum = x[0] * y[1] + x[1] * y[0]
 143:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****      * ....
 144:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****      * sum = x[0] * y[srcBlen - 1] + x[1] * y[srcBlen - 2] +...+ x[srcBLen - 1] * y[0]
 145:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****      */
 146:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c **** 
 147:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****     /* In this stage the MAC operations are increased by 1 for every iteration.
 148:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****        The count variable holds the number of MAC operations performed.
 149:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****        Since the partial convolution starts from firstIndex
 150:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****        Number of Macs to be performed is firstIndex + 1 */
 151:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****     count = 1U + firstIndex;
 173              		.loc 1 151 5 is_stmt 1 view .LVU53
 174              		.loc 1 151 11 is_stmt 0 view .LVU54
 175 007a 441C     		adds	r4, r0, #1
 176              	.LVL19:
 152:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c **** 
 153:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****     /* Working pointer of inputA */
 154:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****     px = pIn1;
 177              		.loc 1 154 5 is_stmt 1 view .LVU55
 155:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c **** 
 156:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****     /* Working pointer of inputB */
 157:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****     pSrc2 = pIn2 + firstIndex;
 178              		.loc 1 157 5 view .LVU56
 179              		.loc 1 157 11 is_stmt 0 view .LVU57
 180 007c 08EB400E 		add	lr, r8, r0, lsl #1
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//ccDN8IqO.s 			page 7


 181              	.LVL20:
 158:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****     py = pSrc2;
 182              		.loc 1 158 5 is_stmt 1 view .LVU58
 159:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c **** 
 160:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****     /* ------------------------
 161:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****      * Stage1 process
 162:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****      * ----------------------*/
 163:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c **** 
 164:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****     /* For loop unrolling by 4, this stage is divided into two. */
 165:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****     /* First part of this stage computes the MAC operations less than 4 */
 166:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****     /* Second part of this stage computes the MAC operations greater than or equal to 4 */
 167:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c **** 
 168:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****     /* The first part of the stage starts here */
 169:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****     while ((count < 4U) && (blockSize1 > 0))
 183              		.loc 1 169 5 view .LVU59
 184              		.loc 1 169 11 is_stmt 0 view .LVU60
 185 0080 13E0     		b	.L7
 186              	.LVL21:
 187              	.L8:
 170:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****     {
 171:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****       /* Accumulator is made zero for every iteration */
 172:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****       sum = 0;
 173:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c **** 
 174:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****       /* Loop over number of MAC operations between
 175:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****        * inputA samples and inputB samples */
 176:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****       k = count;
 177:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c **** 
 178:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****       while (k > 0U)
 179:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****       {
 180:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****         /* Perform the multiply-accumulates */
 181:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****         sum = __SMLAD(*px++, *py--, sum);
 188              		.loc 1 181 9 is_stmt 1 view .LVU61
 189              		.loc 1 181 23 is_stmt 0 view .LVU62
 190 0082 32F902AB 		ldrsh	r10, [r2], #2
 191              	.LVL22:
 192              		.loc 1 181 30 view .LVU63
 193 0086 31F902B9 		ldrsh	fp, [r1], #-2
 194              	.LVL23:
 195              	.LBB68:
 196              	.LBI68:
 197              		.file 2 "Drivers/CMSIS/Include/cmsis_gcc.h"
   1:Drivers/CMSIS/Include/cmsis_gcc.h **** /**************************************************************************//**
   2:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @file     cmsis_gcc.h
   3:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @brief    CMSIS compiler GCC header file
   4:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @version  V5.4.1
   5:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @date     27. May 2021
   6:Drivers/CMSIS/Include/cmsis_gcc.h ****  ******************************************************************************/
   7:Drivers/CMSIS/Include/cmsis_gcc.h **** /*
   8:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Copyright (c) 2009-2021 Arm Limited. All rights reserved.
   9:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  10:Drivers/CMSIS/Include/cmsis_gcc.h ****  * SPDX-License-Identifier: Apache-2.0
  11:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  12:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  13:Drivers/CMSIS/Include/cmsis_gcc.h ****  * not use this file except in compliance with the License.
  14:Drivers/CMSIS/Include/cmsis_gcc.h ****  * You may obtain a copy of the License at
  15:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  16:Drivers/CMSIS/Include/cmsis_gcc.h ****  * www.apache.org/licenses/LICENSE-2.0
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//ccDN8IqO.s 			page 8


  17:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  18:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Unless required by applicable law or agreed to in writing, software
  19:Drivers/CMSIS/Include/cmsis_gcc.h ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  20:Drivers/CMSIS/Include/cmsis_gcc.h ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  21:Drivers/CMSIS/Include/cmsis_gcc.h ****  * See the License for the specific language governing permissions and
  22:Drivers/CMSIS/Include/cmsis_gcc.h ****  * limitations under the License.
  23:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
  24:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  25:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __CMSIS_GCC_H
  26:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_H
  27:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  28:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ignore some GCC warnings */
  29:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic push
  30:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wsign-conversion"
  31:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wconversion"
  32:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wunused-parameter"
  33:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  34:Drivers/CMSIS/Include/cmsis_gcc.h **** /* Fallback for __has_builtin */
  35:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __has_builtin
  36:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __has_builtin(x) (0)
  37:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  38:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  39:Drivers/CMSIS/Include/cmsis_gcc.h **** /* CMSIS compiler specific defines */
  40:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ASM
  41:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ASM                                  __asm
  42:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  43:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __INLINE
  44:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __INLINE                               inline
  45:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  46:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_INLINE
  47:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_INLINE                        static inline
  48:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  49:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_FORCEINLINE
  50:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_FORCEINLINE                   __attribute__((always_inline)) static inline
  51:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  52:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __NO_RETURN
  53:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __NO_RETURN                            __attribute__((__noreturn__))
  54:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  55:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __USED
  56:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __USED                                 __attribute__((used))
  57:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  58:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __WEAK
  59:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __WEAK                                 __attribute__((weak))
  60:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  61:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED
  62:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED                               __attribute__((packed, aligned(1)))
  63:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  64:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_STRUCT
  65:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_STRUCT                        struct __attribute__((packed, aligned(1)))
  66:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  67:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_UNION
  68:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_UNION                         union __attribute__((packed, aligned(1)))
  69:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  70:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32        /* deprecated */
  71:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  72:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  73:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//ccDN8IqO.s 			page 9


  74:Drivers/CMSIS/Include/cmsis_gcc.h ****   struct __attribute__((packed)) T_UINT32 { uint32_t v; };
  75:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  76:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32(x)                  (((struct T_UINT32 *)(x))->v)
  77:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  78:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_WRITE
  79:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  80:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  81:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  82:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_WRITE { uint16_t v; };
  83:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  84:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_WRITE(addr, val)    (void)((((struct T_UINT16_WRITE *)(void *)(addr))-
  85:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  86:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_READ
  87:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  88:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  89:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  90:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_READ { uint16_t v; };
  91:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  92:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_READ(addr)          (((const struct T_UINT16_READ *)(const void *)(add
  93:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  94:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_WRITE
  95:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  96:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  97:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  98:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_WRITE { uint32_t v; };
  99:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 100:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_WRITE(addr, val)    (void)((((struct T_UINT32_WRITE *)(void *)(addr))-
 101:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 102:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_READ
 103:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
 104:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
 105:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
 106:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_READ { uint32_t v; };
 107:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 108:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_READ(addr)          (((const struct T_UINT32_READ *)(const void *)(add
 109:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 110:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ALIGNED
 111:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ALIGNED(x)                           __attribute__((aligned(x)))
 112:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 113:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __RESTRICT
 114:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __RESTRICT                             __restrict
 115:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 116:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __COMPILER_BARRIER
 117:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __COMPILER_BARRIER()                   __ASM volatile("":::"memory")
 118:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 119:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 120:Drivers/CMSIS/Include/cmsis_gcc.h **** /* #########################  Startup and Lowlevel Init  ######################## */
 121:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 122:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __PROGRAM_START
 123:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 124:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 125:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Initializes data and bss sections
 126:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details This default implementations initialized all data and additional bss
 127:Drivers/CMSIS/Include/cmsis_gcc.h ****            sections relying on .copy.table and .zero.table specified properly
 128:Drivers/CMSIS/Include/cmsis_gcc.h ****            in the used linker script.
 129:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 130:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//ccDN8IqO.s 			page 10


 131:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE __NO_RETURN void __cmsis_start(void)
 132:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 133:Drivers/CMSIS/Include/cmsis_gcc.h ****   extern void _start(void) __NO_RETURN;
 134:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 135:Drivers/CMSIS/Include/cmsis_gcc.h ****   typedef struct {
 136:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t const* src;
 137:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t* dest;
 138:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t  wlen;
 139:Drivers/CMSIS/Include/cmsis_gcc.h ****   } __copy_table_t;
 140:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 141:Drivers/CMSIS/Include/cmsis_gcc.h ****   typedef struct {
 142:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t* dest;
 143:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t  wlen;
 144:Drivers/CMSIS/Include/cmsis_gcc.h ****   } __zero_table_t;
 145:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 146:Drivers/CMSIS/Include/cmsis_gcc.h ****   extern const __copy_table_t __copy_table_start__;
 147:Drivers/CMSIS/Include/cmsis_gcc.h ****   extern const __copy_table_t __copy_table_end__;
 148:Drivers/CMSIS/Include/cmsis_gcc.h ****   extern const __zero_table_t __zero_table_start__;
 149:Drivers/CMSIS/Include/cmsis_gcc.h ****   extern const __zero_table_t __zero_table_end__;
 150:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 151:Drivers/CMSIS/Include/cmsis_gcc.h ****   for (__copy_table_t const* pTable = &__copy_table_start__; pTable < &__copy_table_end__; ++pTable
 152:Drivers/CMSIS/Include/cmsis_gcc.h ****     for(uint32_t i=0u; i<pTable->wlen; ++i) {
 153:Drivers/CMSIS/Include/cmsis_gcc.h ****       pTable->dest[i] = pTable->src[i];
 154:Drivers/CMSIS/Include/cmsis_gcc.h ****     }
 155:Drivers/CMSIS/Include/cmsis_gcc.h ****   }
 156:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 157:Drivers/CMSIS/Include/cmsis_gcc.h ****   for (__zero_table_t const* pTable = &__zero_table_start__; pTable < &__zero_table_end__; ++pTable
 158:Drivers/CMSIS/Include/cmsis_gcc.h ****     for(uint32_t i=0u; i<pTable->wlen; ++i) {
 159:Drivers/CMSIS/Include/cmsis_gcc.h ****       pTable->dest[i] = 0u;
 160:Drivers/CMSIS/Include/cmsis_gcc.h ****     }
 161:Drivers/CMSIS/Include/cmsis_gcc.h ****   }
 162:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 163:Drivers/CMSIS/Include/cmsis_gcc.h ****   _start();
 164:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 165:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 166:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __PROGRAM_START           __cmsis_start
 167:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 168:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 169:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __INITIAL_SP
 170:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __INITIAL_SP              __StackTop
 171:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 172:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 173:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __STACK_LIMIT
 174:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __STACK_LIMIT             __StackLimit
 175:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 176:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 177:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __VECTOR_TABLE
 178:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __VECTOR_TABLE            __Vectors
 179:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 180:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 181:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __VECTOR_TABLE_ATTRIBUTE
 182:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __VECTOR_TABLE_ATTRIBUTE  __attribute__((used, section(".vectors")))
 183:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 184:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 185:Drivers/CMSIS/Include/cmsis_gcc.h **** #if defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U)
 186:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __STACK_SEAL
 187:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __STACK_SEAL              __StackSeal
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//ccDN8IqO.s 			page 11


 188:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 189:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 190:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __TZ_STACK_SEAL_SIZE
 191:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __TZ_STACK_SEAL_SIZE      8U
 192:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 193:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 194:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __TZ_STACK_SEAL_VALUE
 195:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __TZ_STACK_SEAL_VALUE     0xFEF5EDA5FEF5EDA5ULL
 196:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 197:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 198:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 199:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_STACKSEAL_S (uint32_t* stackTop) {
 200:Drivers/CMSIS/Include/cmsis_gcc.h ****   *((uint64_t *)stackTop) = __TZ_STACK_SEAL_VALUE;
 201:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 202:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 203:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 204:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 205:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ##########################  Core Instruction Access  ######################### */
 206:Drivers/CMSIS/Include/cmsis_gcc.h **** /** \defgroup CMSIS_Core_InstructionInterface CMSIS Core Instruction Interface
 207:Drivers/CMSIS/Include/cmsis_gcc.h ****   Access to dedicated instructions
 208:Drivers/CMSIS/Include/cmsis_gcc.h ****   @{
 209:Drivers/CMSIS/Include/cmsis_gcc.h **** */
 210:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 211:Drivers/CMSIS/Include/cmsis_gcc.h **** /* Define macros for porting to both thumb1 and thumb2.
 212:Drivers/CMSIS/Include/cmsis_gcc.h ****  * For thumb1, use low register (r0-r7), specified by constraint "l"
 213:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Otherwise, use general registers, specified by constraint "r" */
 214:Drivers/CMSIS/Include/cmsis_gcc.h **** #if defined (__thumb__) && !defined (__thumb2__)
 215:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_OUT_REG(r) "=l" (r)
 216:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_RW_REG(r) "+l" (r)
 217:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_USE_REG(r) "l" (r)
 218:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 219:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_OUT_REG(r) "=r" (r)
 220:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_RW_REG(r) "+r" (r)
 221:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_USE_REG(r) "r" (r)
 222:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 223:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 224:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 225:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   No Operation
 226:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details No Operation does nothing. This instruction can be used for code alignment purposes.
 227:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 228:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __NOP()                             __ASM volatile ("nop")
 229:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 230:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 231:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Wait For Interrupt
 232:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Wait For Interrupt is a hint instruction that suspends execution until one of a number o
 233:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 234:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __WFI()                             __ASM volatile ("wfi":::"memory")
 235:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 236:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 237:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 238:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Wait For Event
 239:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Wait For Event is a hint instruction that permits the processor to enter
 240:Drivers/CMSIS/Include/cmsis_gcc.h ****            a low-power state until one of a number of events occurs.
 241:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 242:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __WFE()                             __ASM volatile ("wfe":::"memory")
 243:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 244:Drivers/CMSIS/Include/cmsis_gcc.h **** 
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//ccDN8IqO.s 			page 12


 245:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 246:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Send Event
 247:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Send Event is a hint instruction. It causes an event to be signaled to the CPU.
 248:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 249:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __SEV()                             __ASM volatile ("sev")
 250:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 251:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 252:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 253:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Instruction Synchronization Barrier
 254:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Instruction Synchronization Barrier flushes the pipeline in the processor,
 255:Drivers/CMSIS/Include/cmsis_gcc.h ****            so that all instructions following the ISB are fetched from cache or memory,
 256:Drivers/CMSIS/Include/cmsis_gcc.h ****            after the instruction has been completed.
 257:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 258:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __ISB(void)
 259:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 260:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("isb 0xF":::"memory");
 261:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 262:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 263:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 264:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 265:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Data Synchronization Barrier
 266:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Acts as a special kind of Data Memory Barrier.
 267:Drivers/CMSIS/Include/cmsis_gcc.h ****            It completes when all explicit memory accesses before this instruction complete.
 268:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 269:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __DSB(void)
 270:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 271:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("dsb 0xF":::"memory");
 272:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 273:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 274:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 275:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 276:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Data Memory Barrier
 277:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Ensures the apparent order of the explicit memory operations before
 278:Drivers/CMSIS/Include/cmsis_gcc.h ****            and after the instruction, without ensuring their completion.
 279:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 280:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __DMB(void)
 281:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 282:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("dmb 0xF":::"memory");
 283:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 284:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 285:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 286:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 287:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Reverse byte order (32 bit)
 288:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Reverses the byte order in unsigned integer value. For example, 0x12345678 becomes 0x785
 289:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    value  Value to reverse
 290:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Reversed value
 291:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 292:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __REV(uint32_t value)
 293:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 294:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (__GNUC__ > 4) || (__GNUC__ == 4 && __GNUC_MINOR__ >= 5)
 295:Drivers/CMSIS/Include/cmsis_gcc.h ****   return __builtin_bswap32(value);
 296:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 297:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 298:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 299:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM ("rev %0, %1" : __CMSIS_GCC_OUT_REG (result) : __CMSIS_GCC_USE_REG (value) );
 300:Drivers/CMSIS/Include/cmsis_gcc.h ****   return result;
 301:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//ccDN8IqO.s 			page 13


 302:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 303:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 304:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 305:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 306:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Reverse byte order (16 bit)
 307:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Reverses the byte order within each halfword of a word. For example, 0x12345678 becomes 
 308:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    value  Value to reverse
 309:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Reversed value
 310:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 311:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __REV16(uint32_t value)
 312:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 313:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 314:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 315:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM ("rev16 %0, %1" : __CMSIS_GCC_OUT_REG (result) : __CMSIS_GCC_USE_REG (value) );
 316:Drivers/CMSIS/Include/cmsis_gcc.h ****   return result;
 317:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 318:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 319:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 320:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 321:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Reverse byte order (16 bit)
 322:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Reverses the byte order in a 16-bit value and returns the signed 16-bit result. For exam
 323:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    value  Value to reverse
 324:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Reversed value
 325:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 326:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE int16_t __REVSH(int16_t value)
 327:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 328:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (__GNUC__ > 4) || (__GNUC__ == 4 && __GNUC_MINOR__ >= 8)
 329:Drivers/CMSIS/Include/cmsis_gcc.h ****   return (int16_t)__builtin_bswap16(value);
 330:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 331:Drivers/CMSIS/Include/cmsis_gcc.h ****   int16_t result;
 332:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 333:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM ("revsh %0, %1" : __CMSIS_GCC_OUT_REG (result) : __CMSIS_GCC_USE_REG (value) );
 334:Drivers/CMSIS/Include/cmsis_gcc.h ****   return result;
 335:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 336:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 337:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 338:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 339:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 340:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Rotate Right in unsigned value (32 bit)
 341:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Rotate Right (immediate) provides the value of the contents of a register rotated by a v
 342:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    op1  Value to rotate
 343:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    op2  Number of Bits to rotate
 344:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Rotated value
 345:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 346:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __ROR(uint32_t op1, uint32_t op2)
 347:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 348:Drivers/CMSIS/Include/cmsis_gcc.h ****   op2 %= 32U;
 349:Drivers/CMSIS/Include/cmsis_gcc.h ****   if (op2 == 0U)
 350:Drivers/CMSIS/Include/cmsis_gcc.h ****   {
 351:Drivers/CMSIS/Include/cmsis_gcc.h ****     return op1;
 352:Drivers/CMSIS/Include/cmsis_gcc.h ****   }
 353:Drivers/CMSIS/Include/cmsis_gcc.h ****   return (op1 >> op2) | (op1 << (32U - op2));
 354:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 355:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 356:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 357:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 358:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Breakpoint
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//ccDN8IqO.s 			page 14


 359:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Causes the processor to enter Debug state.
 360:Drivers/CMSIS/Include/cmsis_gcc.h ****            Debug tools can use this to investigate system state when the instruction at a particula
 361:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    value  is ignored by the processor.
 362:Drivers/CMSIS/Include/cmsis_gcc.h ****                  If required, a debugger can use it to store additional information about the break
 363:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 364:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __BKPT(value)                       __ASM volatile ("bkpt "#value)
 365:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 366:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 367:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 368:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Reverse bit order of value
 369:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Reverses the bit order of the given value.
 370:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    value  Value to reverse
 371:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Reversed value
 372:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 373:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __RBIT(uint32_t value)
 374:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 375:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 376:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 377:Drivers/CMSIS/Include/cmsis_gcc.h **** #if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
 378:Drivers/CMSIS/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
 379:Drivers/CMSIS/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
 380:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 381:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 382:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t s = (4U /*sizeof(v)*/ * 8U) - 1U; /* extra shift needed at end */
 383:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 384:Drivers/CMSIS/Include/cmsis_gcc.h ****   result = value;                      /* r will be reversed bits of v; first get LSB of v */
 385:Drivers/CMSIS/Include/cmsis_gcc.h ****   for (value >>= 1U; value != 0U; value >>= 1U)
 386:Drivers/CMSIS/Include/cmsis_gcc.h ****   {
 387:Drivers/CMSIS/Include/cmsis_gcc.h ****     result <<= 1U;
 388:Drivers/CMSIS/Include/cmsis_gcc.h ****     result |= value & 1U;
 389:Drivers/CMSIS/Include/cmsis_gcc.h ****     s--;
 390:Drivers/CMSIS/Include/cmsis_gcc.h ****   }
 391:Drivers/CMSIS/Include/cmsis_gcc.h ****   result <<= s;                        /* shift when v's highest bits are zero */
 392:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 393:Drivers/CMSIS/Include/cmsis_gcc.h ****   return result;
 394:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 395:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 396:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 397:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 398:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Count leading zeros
 399:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Counts the number of leading zeros of a data value.
 400:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  value  Value to count the leading zeros
 401:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return             number of leading zeros in value
 402:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 403:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint8_t __CLZ(uint32_t value)
 404:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 405:Drivers/CMSIS/Include/cmsis_gcc.h ****   /* Even though __builtin_clz produces a CLZ instruction on ARM, formally
 406:Drivers/CMSIS/Include/cmsis_gcc.h ****      __builtin_clz(0) is undefined behaviour, so handle this case specially.
 407:Drivers/CMSIS/Include/cmsis_gcc.h ****      This guarantees ARM-compatible results if happening to compile on a non-ARM
 408:Drivers/CMSIS/Include/cmsis_gcc.h ****      target, and ensures the compiler doesn't decide to activate any
 409:Drivers/CMSIS/Include/cmsis_gcc.h ****      optimisations using the logic "value was passed to __builtin_clz, so it
 410:Drivers/CMSIS/Include/cmsis_gcc.h ****      is non-zero".
 411:Drivers/CMSIS/Include/cmsis_gcc.h ****      ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
 412:Drivers/CMSIS/Include/cmsis_gcc.h ****      single CLZ instruction.
 413:Drivers/CMSIS/Include/cmsis_gcc.h ****    */
 414:Drivers/CMSIS/Include/cmsis_gcc.h ****   if (value == 0U)
 415:Drivers/CMSIS/Include/cmsis_gcc.h ****   {
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//ccDN8IqO.s 			page 15


 416:Drivers/CMSIS/Include/cmsis_gcc.h ****     return 32U;
 417:Drivers/CMSIS/Include/cmsis_gcc.h ****   }
 418:Drivers/CMSIS/Include/cmsis_gcc.h ****   return __builtin_clz(value);
 419:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 420:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 421:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 422:Drivers/CMSIS/Include/cmsis_gcc.h **** #if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
 423:Drivers/CMSIS/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
 424:Drivers/CMSIS/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) || \
 425:Drivers/CMSIS/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_8M_BASE__ ) && (__ARM_ARCH_8M_BASE__ == 1))    )
 426:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 427:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   LDR Exclusive (8 bit)
 428:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a exclusive LDR instruction for 8 bit value.
 429:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
 430:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return             value of type uint8_t at (*ptr)
 431:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 432:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint8_t __LDREXB(volatile uint8_t *addr)
 433:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 434:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t result;
 435:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 436:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (__GNUC__ > 4) || (__GNUC__ == 4 && __GNUC_MINOR__ >= 8)
 437:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("ldrexb %0, %1" : "=r" (result) : "Q" (*addr) );
 438:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 439:Drivers/CMSIS/Include/cmsis_gcc.h ****     /* Prior to GCC 4.8, "Q" will be expanded to [rx, #0] which is not
 440:Drivers/CMSIS/Include/cmsis_gcc.h ****        accepted by assembler. So has to use following less efficient pattern.
 441:Drivers/CMSIS/Include/cmsis_gcc.h ****     */
 442:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("ldrexb %0, [%1]" : "=r" (result) : "r" (addr) : "memory" );
 443:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 444:Drivers/CMSIS/Include/cmsis_gcc.h ****    return ((uint8_t) result);    /* Add explicit type cast here */
 445:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 446:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 447:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 448:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 449:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   LDR Exclusive (16 bit)
 450:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a exclusive LDR instruction for 16 bit values.
 451:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
 452:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return        value of type uint16_t at (*ptr)
 453:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 454:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint16_t __LDREXH(volatile uint16_t *addr)
 455:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 456:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t result;
 457:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 458:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (__GNUC__ > 4) || (__GNUC__ == 4 && __GNUC_MINOR__ >= 8)
 459:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("ldrexh %0, %1" : "=r" (result) : "Q" (*addr) );
 460:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 461:Drivers/CMSIS/Include/cmsis_gcc.h ****     /* Prior to GCC 4.8, "Q" will be expanded to [rx, #0] which is not
 462:Drivers/CMSIS/Include/cmsis_gcc.h ****        accepted by assembler. So has to use following less efficient pattern.
 463:Drivers/CMSIS/Include/cmsis_gcc.h ****     */
 464:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("ldrexh %0, [%1]" : "=r" (result) : "r" (addr) : "memory" );
 465:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 466:Drivers/CMSIS/Include/cmsis_gcc.h ****    return ((uint16_t) result);    /* Add explicit type cast here */
 467:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 468:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 469:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 470:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 471:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   LDR Exclusive (32 bit)
 472:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a exclusive LDR instruction for 32 bit values.
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//ccDN8IqO.s 			page 16


 473:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
 474:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return        value of type uint32_t at (*ptr)
 475:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 476:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
 477:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 478:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t result;
 479:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 480:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 481:Drivers/CMSIS/Include/cmsis_gcc.h ****    return(result);
 482:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 483:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 484:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 485:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 486:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   STR Exclusive (8 bit)
 487:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a exclusive STR instruction for 8 bit values.
 488:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  value  Value to store
 489:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
 490:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return          0  Function succeeded
 491:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return          1  Function failed
 492:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 493:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __STREXB(uint8_t value, volatile uint8_t *addr)
 494:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 495:Drivers/CMSIS/Include/cmsis_gcc.h ****    uint32_t result;
 496:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 497:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("strexb %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" ((uint32_t)value) );
 498:Drivers/CMSIS/Include/cmsis_gcc.h ****    return(result);
 499:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 500:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 501:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 502:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 503:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   STR Exclusive (16 bit)
 504:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a exclusive STR instruction for 16 bit values.
 505:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  value  Value to store
 506:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
 507:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return          0  Function succeeded
 508:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return          1  Function failed
 509:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 510:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __STREXH(uint16_t value, volatile uint16_t *addr)
 511:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 512:Drivers/CMSIS/Include/cmsis_gcc.h ****    uint32_t result;
 513:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 514:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("strexh %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" ((uint32_t)value) );
 515:Drivers/CMSIS/Include/cmsis_gcc.h ****    return(result);
 516:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 517:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 518:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 519:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 520:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   STR Exclusive (32 bit)
 521:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a exclusive STR instruction for 32 bit values.
 522:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  value  Value to store
 523:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
 524:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return          0  Function succeeded
 525:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return          1  Function failed
 526:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 527:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
 528:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 529:Drivers/CMSIS/Include/cmsis_gcc.h ****    uint32_t result;
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//ccDN8IqO.s 			page 17


 530:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 531:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 532:Drivers/CMSIS/Include/cmsis_gcc.h ****    return(result);
 533:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 534:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 535:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 536:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 537:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Remove the exclusive lock
 538:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Removes the exclusive lock which is created by LDREX.
 539:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 540:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __CLREX(void)
 541:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 542:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("clrex" ::: "memory");
 543:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 544:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 545:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif /* ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
 546:Drivers/CMSIS/Include/cmsis_gcc.h ****            (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
 547:Drivers/CMSIS/Include/cmsis_gcc.h ****            (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) || \
 548:Drivers/CMSIS/Include/cmsis_gcc.h ****            (defined (__ARM_ARCH_8M_BASE__ ) && (__ARM_ARCH_8M_BASE__ == 1))    ) */
 549:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 550:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 551:Drivers/CMSIS/Include/cmsis_gcc.h **** #if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
 552:Drivers/CMSIS/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
 553:Drivers/CMSIS/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
 554:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 555:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Signed Saturate
 556:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Saturates a signed value.
 557:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  ARG1  Value to be saturated
 558:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  ARG2  Bit position to saturate to (1..32)
 559:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return             Saturated value
 560:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 561:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __SSAT(ARG1, ARG2) \
 562:Drivers/CMSIS/Include/cmsis_gcc.h **** __extension__ \
 563:Drivers/CMSIS/Include/cmsis_gcc.h **** ({                          \
 564:Drivers/CMSIS/Include/cmsis_gcc.h ****   int32_t __RES, __ARG1 = (ARG1); \
 565:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("ssat %0, %1, %2" : "=r" (__RES) :  "I" (ARG2), "r" (__ARG1) : "cc" ); \
 566:Drivers/CMSIS/Include/cmsis_gcc.h ****   __RES; \
 567:Drivers/CMSIS/Include/cmsis_gcc.h ****  })
 568:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 569:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 570:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 571:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Unsigned Saturate
 572:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Saturates an unsigned value.
 573:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  ARG1  Value to be saturated
 574:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  ARG2  Bit position to saturate to (0..31)
 575:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return             Saturated value
 576:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 577:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __USAT(ARG1, ARG2) \
 578:Drivers/CMSIS/Include/cmsis_gcc.h **** __extension__ \
 579:Drivers/CMSIS/Include/cmsis_gcc.h **** ({                          \
 580:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t __RES, __ARG1 = (ARG1); \
 581:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("usat %0, %1, %2" : "=r" (__RES) :  "I" (ARG2), "r" (__ARG1) : "cc" ); \
 582:Drivers/CMSIS/Include/cmsis_gcc.h ****   __RES; \
 583:Drivers/CMSIS/Include/cmsis_gcc.h ****  })
 584:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 585:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 586:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//ccDN8IqO.s 			page 18


 587:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Rotate Right with Extend (32 bit)
 588:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Moves each bit of a bitstring right by one bit.
 589:Drivers/CMSIS/Include/cmsis_gcc.h ****            The carry input is shifted in at the left end of the bitstring.
 590:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    value  Value to rotate
 591:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Rotated value
 592:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 593:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __RRX(uint32_t value)
 594:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 595:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 596:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 597:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("rrx %0, %1" : __CMSIS_GCC_OUT_REG (result) : __CMSIS_GCC_USE_REG (value) );
 598:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 599:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 600:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 601:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 602:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 603:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   LDRT Unprivileged (8 bit)
 604:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a Unprivileged LDRT instruction for 8 bit value.
 605:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
 606:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return             value of type uint8_t at (*ptr)
 607:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 608:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint8_t __LDRBT(volatile uint8_t *ptr)
 609:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 610:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t result;
 611:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 612:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (__GNUC__ > 4) || (__GNUC__ == 4 && __GNUC_MINOR__ >= 8)
 613:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("ldrbt %0, %1" : "=r" (result) : "Q" (*ptr) );
 614:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 615:Drivers/CMSIS/Include/cmsis_gcc.h ****     /* Prior to GCC 4.8, "Q" will be expanded to [rx, #0] which is not
 616:Drivers/CMSIS/Include/cmsis_gcc.h ****        accepted by assembler. So has to use following less efficient pattern.
 617:Drivers/CMSIS/Include/cmsis_gcc.h ****     */
 618:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("ldrbt %0, [%1]" : "=r" (result) : "r" (ptr) : "memory" );
 619:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 620:Drivers/CMSIS/Include/cmsis_gcc.h ****    return ((uint8_t) result);    /* Add explicit type cast here */
 621:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 622:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 623:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 624:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 625:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   LDRT Unprivileged (16 bit)
 626:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a Unprivileged LDRT instruction for 16 bit values.
 627:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
 628:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return        value of type uint16_t at (*ptr)
 629:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 630:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint16_t __LDRHT(volatile uint16_t *ptr)
 631:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 632:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t result;
 633:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 634:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (__GNUC__ > 4) || (__GNUC__ == 4 && __GNUC_MINOR__ >= 8)
 635:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("ldrht %0, %1" : "=r" (result) : "Q" (*ptr) );
 636:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 637:Drivers/CMSIS/Include/cmsis_gcc.h ****     /* Prior to GCC 4.8, "Q" will be expanded to [rx, #0] which is not
 638:Drivers/CMSIS/Include/cmsis_gcc.h ****        accepted by assembler. So has to use following less efficient pattern.
 639:Drivers/CMSIS/Include/cmsis_gcc.h ****     */
 640:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("ldrht %0, [%1]" : "=r" (result) : "r" (ptr) : "memory" );
 641:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 642:Drivers/CMSIS/Include/cmsis_gcc.h ****    return ((uint16_t) result);    /* Add explicit type cast here */
 643:Drivers/CMSIS/Include/cmsis_gcc.h **** }
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//ccDN8IqO.s 			page 19


 644:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 645:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 646:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 647:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   LDRT Unprivileged (32 bit)
 648:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a Unprivileged LDRT instruction for 32 bit values.
 649:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
 650:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return        value of type uint32_t at (*ptr)
 651:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 652:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __LDRT(volatile uint32_t *ptr)
 653:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 654:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t result;
 655:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 656:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("ldrt %0, %1" : "=r" (result) : "Q" (*ptr) );
 657:Drivers/CMSIS/Include/cmsis_gcc.h ****    return(result);
 658:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 659:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 660:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 661:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 662:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   STRT Unprivileged (8 bit)
 663:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a Unprivileged STRT instruction for 8 bit values.
 664:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  value  Value to store
 665:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
 666:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 667:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __STRBT(uint8_t value, volatile uint8_t *ptr)
 668:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 669:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("strbt %1, %0" : "=Q" (*ptr) : "r" ((uint32_t)value) );
 670:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 671:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 672:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 673:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 674:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   STRT Unprivileged (16 bit)
 675:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a Unprivileged STRT instruction for 16 bit values.
 676:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  value  Value to store
 677:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
 678:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 679:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __STRHT(uint16_t value, volatile uint16_t *ptr)
 680:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 681:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("strht %1, %0" : "=Q" (*ptr) : "r" ((uint32_t)value) );
 682:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 683:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 684:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 685:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 686:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   STRT Unprivileged (32 bit)
 687:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a Unprivileged STRT instruction for 32 bit values.
 688:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  value  Value to store
 689:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
 690:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 691:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __STRT(uint32_t value, volatile uint32_t *ptr)
 692:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 693:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("strt %1, %0" : "=Q" (*ptr) : "r" (value) );
 694:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 695:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 696:Drivers/CMSIS/Include/cmsis_gcc.h **** #else  /* ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
 697:Drivers/CMSIS/Include/cmsis_gcc.h ****            (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
 698:Drivers/CMSIS/Include/cmsis_gcc.h ****            (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    ) */
 699:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 700:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//ccDN8IqO.s 			page 20


 701:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Signed Saturate
 702:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Saturates a signed value.
 703:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  value  Value to be saturated
 704:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    sat  Bit position to saturate to (1..32)
 705:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return             Saturated value
 706:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 707:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE int32_t __SSAT(int32_t val, uint32_t sat)
 708:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 709:Drivers/CMSIS/Include/cmsis_gcc.h ****   if ((sat >= 1U) && (sat <= 32U))
 710:Drivers/CMSIS/Include/cmsis_gcc.h ****   {
 711:Drivers/CMSIS/Include/cmsis_gcc.h ****     const int32_t max = (int32_t)((1U << (sat - 1U)) - 1U);
 712:Drivers/CMSIS/Include/cmsis_gcc.h ****     const int32_t min = -1 - max ;
 713:Drivers/CMSIS/Include/cmsis_gcc.h ****     if (val > max)
 714:Drivers/CMSIS/Include/cmsis_gcc.h ****     {
 715:Drivers/CMSIS/Include/cmsis_gcc.h ****       return max;
 716:Drivers/CMSIS/Include/cmsis_gcc.h ****     }
 717:Drivers/CMSIS/Include/cmsis_gcc.h ****     else if (val < min)
 718:Drivers/CMSIS/Include/cmsis_gcc.h ****     {
 719:Drivers/CMSIS/Include/cmsis_gcc.h ****       return min;
 720:Drivers/CMSIS/Include/cmsis_gcc.h ****     }
 721:Drivers/CMSIS/Include/cmsis_gcc.h ****   }
 722:Drivers/CMSIS/Include/cmsis_gcc.h ****   return val;
 723:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 724:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 725:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 726:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Unsigned Saturate
 727:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Saturates an unsigned value.
 728:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  value  Value to be saturated
 729:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    sat  Bit position to saturate to (0..31)
 730:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return             Saturated value
 731:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 732:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __USAT(int32_t val, uint32_t sat)
 733:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 734:Drivers/CMSIS/Include/cmsis_gcc.h ****   if (sat <= 31U)
 735:Drivers/CMSIS/Include/cmsis_gcc.h ****   {
 736:Drivers/CMSIS/Include/cmsis_gcc.h ****     const uint32_t max = ((1U << sat) - 1U);
 737:Drivers/CMSIS/Include/cmsis_gcc.h ****     if (val > (int32_t)max)
 738:Drivers/CMSIS/Include/cmsis_gcc.h ****     {
 739:Drivers/CMSIS/Include/cmsis_gcc.h ****       return max;
 740:Drivers/CMSIS/Include/cmsis_gcc.h ****     }
 741:Drivers/CMSIS/Include/cmsis_gcc.h ****     else if (val < 0)
 742:Drivers/CMSIS/Include/cmsis_gcc.h ****     {
 743:Drivers/CMSIS/Include/cmsis_gcc.h ****       return 0U;
 744:Drivers/CMSIS/Include/cmsis_gcc.h ****     }
 745:Drivers/CMSIS/Include/cmsis_gcc.h ****   }
 746:Drivers/CMSIS/Include/cmsis_gcc.h ****   return (uint32_t)val;
 747:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 748:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 749:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif /* ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
 750:Drivers/CMSIS/Include/cmsis_gcc.h ****            (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
 751:Drivers/CMSIS/Include/cmsis_gcc.h ****            (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    ) */
 752:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 753:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 754:Drivers/CMSIS/Include/cmsis_gcc.h **** #if ((defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) || \
 755:Drivers/CMSIS/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_8M_BASE__ ) && (__ARM_ARCH_8M_BASE__ == 1))    )
 756:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 757:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Load-Acquire (8 bit)
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//ccDN8IqO.s 			page 21


 758:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a LDAB instruction for 8 bit value.
 759:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
 760:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return             value of type uint8_t at (*ptr)
 761:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 762:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint8_t __LDAB(volatile uint8_t *ptr)
 763:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 764:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t result;
 765:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 766:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("ldab %0, %1" : "=r" (result) : "Q" (*ptr) : "memory" );
 767:Drivers/CMSIS/Include/cmsis_gcc.h ****    return ((uint8_t) result);
 768:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 769:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 770:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 771:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 772:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Load-Acquire (16 bit)
 773:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a LDAH instruction for 16 bit values.
 774:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
 775:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return        value of type uint16_t at (*ptr)
 776:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 777:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint16_t __LDAH(volatile uint16_t *ptr)
 778:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 779:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t result;
 780:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 781:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("ldah %0, %1" : "=r" (result) : "Q" (*ptr) : "memory" );
 782:Drivers/CMSIS/Include/cmsis_gcc.h ****    return ((uint16_t) result);
 783:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 784:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 785:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 786:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 787:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Load-Acquire (32 bit)
 788:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a LDA instruction for 32 bit values.
 789:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
 790:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return        value of type uint32_t at (*ptr)
 791:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 792:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __LDA(volatile uint32_t *ptr)
 793:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 794:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t result;
 795:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 796:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("lda %0, %1" : "=r" (result) : "Q" (*ptr) : "memory" );
 797:Drivers/CMSIS/Include/cmsis_gcc.h ****    return(result);
 798:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 799:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 800:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 801:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 802:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Store-Release (8 bit)
 803:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a STLB instruction for 8 bit values.
 804:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  value  Value to store
 805:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
 806:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 807:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __STLB(uint8_t value, volatile uint8_t *ptr)
 808:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 809:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("stlb %1, %0" : "=Q" (*ptr) : "r" ((uint32_t)value) : "memory" );
 810:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 811:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 812:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 813:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 814:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Store-Release (16 bit)
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//ccDN8IqO.s 			page 22


 815:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a STLH instruction for 16 bit values.
 816:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  value  Value to store
 817:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
 818:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 819:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __STLH(uint16_t value, volatile uint16_t *ptr)
 820:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 821:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("stlh %1, %0" : "=Q" (*ptr) : "r" ((uint32_t)value) : "memory" );
 822:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 823:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 824:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 825:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 826:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Store-Release (32 bit)
 827:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a STL instruction for 32 bit values.
 828:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  value  Value to store
 829:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
 830:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 831:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __STL(uint32_t value, volatile uint32_t *ptr)
 832:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 833:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("stl %1, %0" : "=Q" (*ptr) : "r" ((uint32_t)value) : "memory" );
 834:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 835:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 836:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 837:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 838:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Load-Acquire Exclusive (8 bit)
 839:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a LDAB exclusive instruction for 8 bit value.
 840:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
 841:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return             value of type uint8_t at (*ptr)
 842:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 843:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint8_t __LDAEXB(volatile uint8_t *ptr)
 844:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 845:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t result;
 846:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 847:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("ldaexb %0, %1" : "=r" (result) : "Q" (*ptr) : "memory" );
 848:Drivers/CMSIS/Include/cmsis_gcc.h ****    return ((uint8_t) result);
 849:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 850:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 851:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 852:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 853:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Load-Acquire Exclusive (16 bit)
 854:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a LDAH exclusive instruction for 16 bit values.
 855:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
 856:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return        value of type uint16_t at (*ptr)
 857:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 858:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint16_t __LDAEXH(volatile uint16_t *ptr)
 859:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 860:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t result;
 861:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 862:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("ldaexh %0, %1" : "=r" (result) : "Q" (*ptr) : "memory" );
 863:Drivers/CMSIS/Include/cmsis_gcc.h ****    return ((uint16_t) result);
 864:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 865:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 866:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 867:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 868:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Load-Acquire Exclusive (32 bit)
 869:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a LDA exclusive instruction for 32 bit values.
 870:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
 871:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return        value of type uint32_t at (*ptr)
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//ccDN8IqO.s 			page 23


 872:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 873:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __LDAEX(volatile uint32_t *ptr)
 874:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 875:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t result;
 876:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 877:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("ldaex %0, %1" : "=r" (result) : "Q" (*ptr) : "memory" );
 878:Drivers/CMSIS/Include/cmsis_gcc.h ****    return(result);
 879:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 880:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 881:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 882:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 883:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Store-Release Exclusive (8 bit)
 884:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a STLB exclusive instruction for 8 bit values.
 885:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  value  Value to store
 886:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
 887:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return          0  Function succeeded
 888:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return          1  Function failed
 889:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 890:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __STLEXB(uint8_t value, volatile uint8_t *ptr)
 891:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 892:Drivers/CMSIS/Include/cmsis_gcc.h ****    uint32_t result;
 893:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 894:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("stlexb %0, %2, %1" : "=&r" (result), "=Q" (*ptr) : "r" ((uint32_t)value) : "mem
 895:Drivers/CMSIS/Include/cmsis_gcc.h ****    return(result);
 896:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 897:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 898:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 899:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 900:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Store-Release Exclusive (16 bit)
 901:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a STLH exclusive instruction for 16 bit values.
 902:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  value  Value to store
 903:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
 904:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return          0  Function succeeded
 905:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return          1  Function failed
 906:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 907:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __STLEXH(uint16_t value, volatile uint16_t *ptr)
 908:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 909:Drivers/CMSIS/Include/cmsis_gcc.h ****    uint32_t result;
 910:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 911:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("stlexh %0, %2, %1" : "=&r" (result), "=Q" (*ptr) : "r" ((uint32_t)value) : "mem
 912:Drivers/CMSIS/Include/cmsis_gcc.h ****    return(result);
 913:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 914:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 915:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 916:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 917:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Store-Release Exclusive (32 bit)
 918:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a STL exclusive instruction for 32 bit values.
 919:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  value  Value to store
 920:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
 921:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return          0  Function succeeded
 922:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return          1  Function failed
 923:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 924:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __STLEX(uint32_t value, volatile uint32_t *ptr)
 925:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 926:Drivers/CMSIS/Include/cmsis_gcc.h ****    uint32_t result;
 927:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 928:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("stlex %0, %2, %1" : "=&r" (result), "=Q" (*ptr) : "r" ((uint32_t)value) : "memo
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//ccDN8IqO.s 			page 24


 929:Drivers/CMSIS/Include/cmsis_gcc.h ****    return(result);
 930:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 931:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 932:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif /* ((defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) || \
 933:Drivers/CMSIS/Include/cmsis_gcc.h ****            (defined (__ARM_ARCH_8M_BASE__ ) && (__ARM_ARCH_8M_BASE__ == 1))    ) */
 934:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 935:Drivers/CMSIS/Include/cmsis_gcc.h **** /*@}*/ /* end of group CMSIS_Core_InstructionInterface */
 936:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 937:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 938:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ###########################  Core Function Access  ########################### */
 939:Drivers/CMSIS/Include/cmsis_gcc.h **** /** \ingroup  CMSIS_Core_FunctionInterface
 940:Drivers/CMSIS/Include/cmsis_gcc.h ****     \defgroup CMSIS_Core_RegAccFunctions CMSIS Core Register Access Functions
 941:Drivers/CMSIS/Include/cmsis_gcc.h ****   @{
 942:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 943:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 944:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 945:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Enable IRQ Interrupts
 946:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Enables IRQ interrupts by clearing special-purpose register PRIMASK.
 947:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 948:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 949:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __enable_irq(void)
 950:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 951:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsie i" : : : "memory");
 952:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 953:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 954:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 955:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 956:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Disable IRQ Interrupts
 957:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
 958:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 959:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 960:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __disable_irq(void)
 961:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 962:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsid i" : : : "memory");
 963:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 964:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 965:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 966:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 967:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Control Register
 968:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the content of the Control Register.
 969:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Control Register value
 970:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 971:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_CONTROL(void)
 972:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 973:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 974:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 975:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, control" : "=r" (result) );
 976:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 977:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 978:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 979:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 980:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 981:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 982:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Control Register (non-secure)
 983:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the content of the non-secure Control Register when in secure mode.
 984:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               non-secure Control Register value
 985:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//ccDN8IqO.s 			page 25


 986:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_CONTROL_NS(void)
 987:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 988:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 989:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 990:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, control_ns" : "=r" (result) );
 991:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 992:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 993:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 994:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 995:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 996:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 997:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Control Register
 998:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Writes the given value to the Control Register.
 999:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    control  Control Register value to set
1000:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
1001:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_CONTROL(uint32_t control)
1002:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1003:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR control, %0" : : "r" (control) : "memory");
1004:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ISB();
1005:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1006:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1007:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1008:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
1009:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
1010:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Control Register (non-secure)
1011:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Writes the given value to the non-secure Control Register when in secure state.
1012:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    control  Control Register value to set
1013:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
1014:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_CONTROL_NS(uint32_t control)
1015:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1016:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR control_ns, %0" : : "r" (control) : "memory");
1017:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ISB();
1018:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1019:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
1020:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1021:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1022:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
1023:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get IPSR Register
1024:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the content of the IPSR Register.
1025:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               IPSR Register value
1026:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
1027:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_IPSR(void)
1028:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1029:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
1030:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1031:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
1032:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
1033:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1034:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1035:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1036:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
1037:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get APSR Register
1038:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the content of the APSR Register.
1039:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               APSR Register value
1040:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
1041:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_APSR(void)
1042:Drivers/CMSIS/Include/cmsis_gcc.h **** {
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//ccDN8IqO.s 			page 26


1043:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
1044:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1045:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, apsr" : "=r" (result) );
1046:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
1047:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1048:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1049:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1050:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
1051:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get xPSR Register
1052:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the content of the xPSR Register.
1053:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               xPSR Register value
1054:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
1055:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_xPSR(void)
1056:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1057:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
1058:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1059:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, xpsr" : "=r" (result) );
1060:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
1061:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1062:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1063:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1064:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
1065:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Process Stack Pointer
1066:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the Process Stack Pointer (PSP).
1067:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               PSP Register value
1068:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
1069:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_PSP(void)
1070:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1071:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
1072:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1073:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, psp"  : "=r" (result) );
1074:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
1075:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1076:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1077:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1078:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
1079:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
1080:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Process Stack Pointer (non-secure)
1081:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the non-secure Process Stack Pointer (PSP) when in secure s
1082:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               PSP Register value
1083:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
1084:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_PSP_NS(void)
1085:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1086:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
1087:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1088:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, psp_ns"  : "=r" (result) );
1089:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
1090:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1091:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
1092:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1093:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1094:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
1095:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Process Stack Pointer
1096:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the Process Stack Pointer (PSP).
1097:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    topOfProcStack  Process Stack Pointer value to set
1098:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
1099:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_PSP(uint32_t topOfProcStack)
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//ccDN8IqO.s 			page 27


1100:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1101:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR psp, %0" : : "r" (topOfProcStack) : );
1102:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1103:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1104:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1105:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
1106:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
1107:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Process Stack Pointer (non-secure)
1108:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Process Stack Pointer (PSP) when in secure sta
1109:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    topOfProcStack  Process Stack Pointer value to set
1110:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
1111:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_PSP_NS(uint32_t topOfProcStack)
1112:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1113:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR psp_ns, %0" : : "r" (topOfProcStack) : );
1114:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1115:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
1116:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1117:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1118:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
1119:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Main Stack Pointer
1120:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the Main Stack Pointer (MSP).
1121:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               MSP Register value
1122:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
1123:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_MSP(void)
1124:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1125:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
1126:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1127:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, msp" : "=r" (result) );
1128:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
1129:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1130:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1131:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1132:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
1133:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
1134:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Main Stack Pointer (non-secure)
1135:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the non-secure Main Stack Pointer (MSP) when in secure stat
1136:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               MSP Register value
1137:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
1138:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_MSP_NS(void)
1139:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1140:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
1141:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1142:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, msp_ns" : "=r" (result) );
1143:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
1144:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1145:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
1146:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1147:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1148:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
1149:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Main Stack Pointer
1150:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the Main Stack Pointer (MSP).
1151:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    topOfMainStack  Main Stack Pointer value to set
1152:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
1153:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_MSP(uint32_t topOfMainStack)
1154:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1155:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR msp, %0" : : "r" (topOfMainStack) : );
1156:Drivers/CMSIS/Include/cmsis_gcc.h **** }
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//ccDN8IqO.s 			page 28


1157:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1158:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1159:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
1160:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
1161:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Main Stack Pointer (non-secure)
1162:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Main Stack Pointer (MSP) when in secure state.
1163:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    topOfMainStack  Main Stack Pointer value to set
1164:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
1165:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_MSP_NS(uint32_t topOfMainStack)
1166:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1167:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR msp_ns, %0" : : "r" (topOfMainStack) : );
1168:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1169:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
1170:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1171:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1172:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
1173:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
1174:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Stack Pointer (non-secure)
1175:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the non-secure Stack Pointer (SP) when in secure state.
1176:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               SP Register value
1177:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
1178:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_SP_NS(void)
1179:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1180:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
1181:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1182:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, sp_ns" : "=r" (result) );
1183:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
1184:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1185:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1186:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1187:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
1188:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Stack Pointer (non-secure)
1189:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Stack Pointer (SP) when in secure state.
1190:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    topOfStack  Stack Pointer value to set
1191:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
1192:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_SP_NS(uint32_t topOfStack)
1193:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1194:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR sp_ns, %0" : : "r" (topOfStack) : );
1195:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1196:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
1197:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1198:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1199:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
1200:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Priority Mask
1201:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current state of the priority mask bit from the Priority Mask Register.
1202:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Priority Mask value
1203:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
1204:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
1205:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1206:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
1207:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1208:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, primask" : "=r" (result) );
1209:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
1210:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1211:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1212:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1213:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//ccDN8IqO.s 			page 29


1214:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
1215:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Priority Mask (non-secure)
1216:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current state of the non-secure priority mask bit from the Priority Mask Reg
1217:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Priority Mask value
1218:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
1219:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_PRIMASK_NS(void)
1220:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1221:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
1222:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1223:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, primask_ns" : "=r" (result) );
1224:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
1225:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1226:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
1227:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1228:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1229:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
1230:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Priority Mask
1231:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the Priority Mask Register.
1232:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    priMask  Priority Mask
1233:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
1234:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
1235:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1236:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
1237:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1238:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1239:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1240:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
1241:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
1242:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Priority Mask (non-secure)
1243:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Priority Mask Register when in secure state.
1244:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    priMask  Priority Mask
1245:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
1246:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_PRIMASK_NS(uint32_t priMask)
1247:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1248:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR primask_ns, %0" : : "r" (priMask) : "memory");
1249:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1250:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
1251:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1252:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1253:Drivers/CMSIS/Include/cmsis_gcc.h **** #if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
1254:Drivers/CMSIS/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
1255:Drivers/CMSIS/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
1256:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
1257:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Enable FIQ
1258:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Enables FIQ interrupts by clearing special-purpose register FAULTMASK.
1259:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
1260:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
1261:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __enable_fault_irq(void)
1262:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1263:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsie f" : : : "memory");
1264:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1265:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1266:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1267:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
1268:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Disable FIQ
1269:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Disables FIQ interrupts by setting special-purpose register FAULTMASK.
1270:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//ccDN8IqO.s 			page 30


1271:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
1272:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __disable_fault_irq(void)
1273:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1274:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsid f" : : : "memory");
1275:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1276:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1277:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1278:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
1279:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Base Priority
1280:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the Base Priority register.
1281:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Base Priority register value
1282:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
1283:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_BASEPRI(void)
1284:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1285:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
1286:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1287:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, basepri" : "=r" (result) );
1288:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
1289:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1290:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1291:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1292:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
1293:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
1294:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Base Priority (non-secure)
1295:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the non-secure Base Priority register when in secure state.
1296:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Base Priority register value
1297:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
1298:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_BASEPRI_NS(void)
1299:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1300:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
1301:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1302:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, basepri_ns" : "=r" (result) );
1303:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
1304:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1305:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
1306:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1307:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1308:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
1309:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Base Priority
1310:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the Base Priority register.
1311:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    basePri  Base Priority value to set
1312:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
1313:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_BASEPRI(uint32_t basePri)
1314:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1315:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR basepri, %0" : : "r" (basePri) : "memory");
1316:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1317:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1318:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1319:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
1320:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
1321:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Base Priority (non-secure)
1322:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Base Priority register when in secure state.
1323:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    basePri  Base Priority value to set
1324:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
1325:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_BASEPRI_NS(uint32_t basePri)
1326:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1327:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR basepri_ns, %0" : : "r" (basePri) : "memory");
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//ccDN8IqO.s 			page 31


1328:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1329:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
1330:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1331:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1332:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
1333:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Base Priority with condition
1334:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the Base Priority register only if BASEPRI masking is disable
1335:Drivers/CMSIS/Include/cmsis_gcc.h ****            or the new value increases the BASEPRI priority level.
1336:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    basePri  Base Priority value to set
1337:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
1338:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_BASEPRI_MAX(uint32_t basePri)
1339:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1340:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR basepri_max, %0" : : "r" (basePri) : "memory");
1341:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1342:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1343:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1344:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
1345:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Fault Mask
1346:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the Fault Mask register.
1347:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Fault Mask register value
1348:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
1349:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_FAULTMASK(void)
1350:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1351:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
1352:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1353:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, faultmask" : "=r" (result) );
1354:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
1355:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1356:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1357:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1358:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
1359:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
1360:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Fault Mask (non-secure)
1361:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the non-secure Fault Mask register when in secure state.
1362:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Fault Mask register value
1363:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
1364:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_FAULTMASK_NS(void)
1365:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1366:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
1367:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1368:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, faultmask_ns" : "=r" (result) );
1369:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
1370:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1371:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
1372:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1373:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1374:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
1375:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Fault Mask
1376:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the Fault Mask register.
1377:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    faultMask  Fault Mask value to set
1378:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
1379:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_FAULTMASK(uint32_t faultMask)
1380:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1381:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR faultmask, %0" : : "r" (faultMask) : "memory");
1382:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1383:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1384:Drivers/CMSIS/Include/cmsis_gcc.h **** 
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//ccDN8IqO.s 			page 32


1385:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
1386:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
1387:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Fault Mask (non-secure)
1388:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Fault Mask register when in secure state.
1389:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    faultMask  Fault Mask value to set
1390:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
1391:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_FAULTMASK_NS(uint32_t faultMask)
1392:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1393:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR faultmask_ns, %0" : : "r" (faultMask) : "memory");
1394:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1395:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
1396:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1397:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif /* ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
1398:Drivers/CMSIS/Include/cmsis_gcc.h ****            (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
1399:Drivers/CMSIS/Include/cmsis_gcc.h ****            (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    ) */
1400:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1401:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1402:Drivers/CMSIS/Include/cmsis_gcc.h **** #if ((defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) || \
1403:Drivers/CMSIS/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_8M_BASE__ ) && (__ARM_ARCH_8M_BASE__ == 1))    )
1404:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1405:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
1406:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Process Stack Pointer Limit
1407:Drivers/CMSIS/Include/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
1408:Drivers/CMSIS/Include/cmsis_gcc.h ****   Stack Pointer Limit register hence zero is returned always in non-secure
1409:Drivers/CMSIS/Include/cmsis_gcc.h ****   mode.
1410:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1411:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the Process Stack Pointer Limit (PSPLIM).
1412:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               PSPLIM Register value
1413:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
1414:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_PSPLIM(void)
1415:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1416:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) && \
1417:Drivers/CMSIS/Include/cmsis_gcc.h ****     (!defined (__ARM_FEATURE_CMSE) || (__ARM_FEATURE_CMSE < 3)))
1418:Drivers/CMSIS/Include/cmsis_gcc.h ****     // without main extensions, the non-secure PSPLIM is RAZ/WI
1419:Drivers/CMSIS/Include/cmsis_gcc.h ****   return 0U;
1420:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
1421:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
1422:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, psplim"  : "=r" (result) );
1423:Drivers/CMSIS/Include/cmsis_gcc.h ****   return result;
1424:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
1425:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1426:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1427:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3))
1428:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
1429:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Process Stack Pointer Limit (non-secure)
1430:Drivers/CMSIS/Include/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
1431:Drivers/CMSIS/Include/cmsis_gcc.h ****   Stack Pointer Limit register hence zero is returned always.
1432:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1433:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the non-secure Process Stack Pointer Limit (PSPLIM) when in
1434:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               PSPLIM Register value
1435:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
1436:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_PSPLIM_NS(void)
1437:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1438:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)))
1439:Drivers/CMSIS/Include/cmsis_gcc.h ****   // without main extensions, the non-secure PSPLIM is RAZ/WI
1440:Drivers/CMSIS/Include/cmsis_gcc.h ****   return 0U;
1441:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//ccDN8IqO.s 			page 33


1442:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
1443:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, psplim_ns"  : "=r" (result) );
1444:Drivers/CMSIS/Include/cmsis_gcc.h ****   return result;
1445:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
1446:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1447:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
1448:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1449:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1450:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
1451:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Process Stack Pointer Limit
1452:Drivers/CMSIS/Include/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
1453:Drivers/CMSIS/Include/cmsis_gcc.h ****   Stack Pointer Limit register hence the write is silently ignored in non-secure
1454:Drivers/CMSIS/Include/cmsis_gcc.h ****   mode.
1455:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1456:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the Process Stack Pointer Limit (PSPLIM).
1457:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ProcStackPtrLimit  Process Stack Pointer Limit value to set
1458:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
1459:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_PSPLIM(uint32_t ProcStackPtrLimit)
1460:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1461:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) && \
1462:Drivers/CMSIS/Include/cmsis_gcc.h ****     (!defined (__ARM_FEATURE_CMSE) || (__ARM_FEATURE_CMSE < 3)))
1463:Drivers/CMSIS/Include/cmsis_gcc.h ****   // without main extensions, the non-secure PSPLIM is RAZ/WI
1464:Drivers/CMSIS/Include/cmsis_gcc.h ****   (void)ProcStackPtrLimit;
1465:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
1466:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR psplim, %0" : : "r" (ProcStackPtrLimit));
1467:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
1468:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1469:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1470:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1471:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE  ) && (__ARM_FEATURE_CMSE   == 3))
1472:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
1473:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Process Stack Pointer (non-secure)
1474:Drivers/CMSIS/Include/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
1475:Drivers/CMSIS/Include/cmsis_gcc.h ****   Stack Pointer Limit register hence the write is silently ignored.
1476:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1477:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Process Stack Pointer Limit (PSPLIM) when in s
1478:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ProcStackPtrLimit  Process Stack Pointer Limit value to set
1479:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
1480:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_PSPLIM_NS(uint32_t ProcStackPtrLimit)
1481:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1482:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)))
1483:Drivers/CMSIS/Include/cmsis_gcc.h ****   // without main extensions, the non-secure PSPLIM is RAZ/WI
1484:Drivers/CMSIS/Include/cmsis_gcc.h ****   (void)ProcStackPtrLimit;
1485:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
1486:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR psplim_ns, %0\n" : : "r" (ProcStackPtrLimit));
1487:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
1488:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1489:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
1490:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1491:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1492:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
1493:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Main Stack Pointer Limit
1494:Drivers/CMSIS/Include/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
1495:Drivers/CMSIS/Include/cmsis_gcc.h ****   Stack Pointer Limit register hence zero is returned always in non-secure
1496:Drivers/CMSIS/Include/cmsis_gcc.h ****   mode.
1497:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1498:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the Main Stack Pointer Limit (MSPLIM).
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//ccDN8IqO.s 			page 34


1499:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               MSPLIM Register value
1500:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
1501:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_MSPLIM(void)
1502:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1503:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) && \
1504:Drivers/CMSIS/Include/cmsis_gcc.h ****     (!defined (__ARM_FEATURE_CMSE) || (__ARM_FEATURE_CMSE < 3)))
1505:Drivers/CMSIS/Include/cmsis_gcc.h ****   // without main extensions, the non-secure MSPLIM is RAZ/WI
1506:Drivers/CMSIS/Include/cmsis_gcc.h ****   return 0U;
1507:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
1508:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
1509:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, msplim" : "=r" (result) );
1510:Drivers/CMSIS/Include/cmsis_gcc.h ****   return result;
1511:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
1512:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1513:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1514:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1515:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE  ) && (__ARM_FEATURE_CMSE   == 3))
1516:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
1517:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Main Stack Pointer Limit (non-secure)
1518:Drivers/CMSIS/Include/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
1519:Drivers/CMSIS/Include/cmsis_gcc.h ****   Stack Pointer Limit register hence zero is returned always.
1520:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1521:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the non-secure Main Stack Pointer Limit(MSPLIM) when in sec
1522:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               MSPLIM Register value
1523:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
1524:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_MSPLIM_NS(void)
1525:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1526:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)))
1527:Drivers/CMSIS/Include/cmsis_gcc.h ****   // without main extensions, the non-secure MSPLIM is RAZ/WI
1528:Drivers/CMSIS/Include/cmsis_gcc.h ****   return 0U;
1529:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
1530:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
1531:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, msplim_ns" : "=r" (result) );
1532:Drivers/CMSIS/Include/cmsis_gcc.h ****   return result;
1533:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
1534:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1535:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
1536:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1537:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1538:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
1539:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Main Stack Pointer Limit
1540:Drivers/CMSIS/Include/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
1541:Drivers/CMSIS/Include/cmsis_gcc.h ****   Stack Pointer Limit register hence the write is silently ignored in non-secure
1542:Drivers/CMSIS/Include/cmsis_gcc.h ****   mode.
1543:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1544:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the Main Stack Pointer Limit (MSPLIM).
1545:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    MainStackPtrLimit  Main Stack Pointer Limit value to set
1546:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
1547:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_MSPLIM(uint32_t MainStackPtrLimit)
1548:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1549:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) && \
1550:Drivers/CMSIS/Include/cmsis_gcc.h ****     (!defined (__ARM_FEATURE_CMSE) || (__ARM_FEATURE_CMSE < 3)))
1551:Drivers/CMSIS/Include/cmsis_gcc.h ****   // without main extensions, the non-secure MSPLIM is RAZ/WI
1552:Drivers/CMSIS/Include/cmsis_gcc.h ****   (void)MainStackPtrLimit;
1553:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
1554:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR msplim, %0" : : "r" (MainStackPtrLimit));
1555:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//ccDN8IqO.s 			page 35


1556:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1557:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1558:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1559:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE  ) && (__ARM_FEATURE_CMSE   == 3))
1560:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
1561:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Main Stack Pointer Limit (non-secure)
1562:Drivers/CMSIS/Include/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
1563:Drivers/CMSIS/Include/cmsis_gcc.h ****   Stack Pointer Limit register hence the write is silently ignored.
1564:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1565:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Main Stack Pointer Limit (MSPLIM) when in secu
1566:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    MainStackPtrLimit  Main Stack Pointer value to set
1567:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
1568:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_MSPLIM_NS(uint32_t MainStackPtrLimit)
1569:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1570:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)))
1571:Drivers/CMSIS/Include/cmsis_gcc.h ****   // without main extensions, the non-secure MSPLIM is RAZ/WI
1572:Drivers/CMSIS/Include/cmsis_gcc.h ****   (void)MainStackPtrLimit;
1573:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
1574:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR msplim_ns, %0" : : "r" (MainStackPtrLimit));
1575:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
1576:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1577:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
1578:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1579:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif /* ((defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) || \
1580:Drivers/CMSIS/Include/cmsis_gcc.h ****            (defined (__ARM_ARCH_8M_BASE__ ) && (__ARM_ARCH_8M_BASE__ == 1))    ) */
1581:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1582:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1583:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
1584:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get FPSCR
1585:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the Floating Point Status/Control register.
1586:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Floating Point Status/Control register value
1587:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
1588:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_FPSCR(void)
1589:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1590:Drivers/CMSIS/Include/cmsis_gcc.h **** #if ((defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)) && \
1591:Drivers/CMSIS/Include/cmsis_gcc.h ****      (defined (__FPU_USED   ) && (__FPU_USED    == 1U))     )
1592:Drivers/CMSIS/Include/cmsis_gcc.h **** #if __has_builtin(__builtin_arm_get_fpscr)
1593:Drivers/CMSIS/Include/cmsis_gcc.h **** // Re-enable using built-in when GCC has been fixed
1594:Drivers/CMSIS/Include/cmsis_gcc.h **** // || (__GNUC__ > 7) || (__GNUC__ == 7 && __GNUC_MINOR__ >= 2)
1595:Drivers/CMSIS/Include/cmsis_gcc.h ****   /* see https://gcc.gnu.org/ml/gcc-patches/2017-04/msg00443.html */
1596:Drivers/CMSIS/Include/cmsis_gcc.h ****   return __builtin_arm_get_fpscr();
1597:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
1598:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
1599:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1600:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("VMRS %0, fpscr" : "=r" (result) );
1601:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
1602:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
1603:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
1604:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(0U);
1605:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
1606:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1607:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1608:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1609:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
1610:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set FPSCR
1611:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the Floating Point Status/Control register.
1612:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    fpscr  Floating Point Status/Control value to set
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//ccDN8IqO.s 			page 36


1613:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
1614:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_FPSCR(uint32_t fpscr)
1615:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1616:Drivers/CMSIS/Include/cmsis_gcc.h **** #if ((defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)) && \
1617:Drivers/CMSIS/Include/cmsis_gcc.h ****      (defined (__FPU_USED   ) && (__FPU_USED    == 1U))     )
1618:Drivers/CMSIS/Include/cmsis_gcc.h **** #if __has_builtin(__builtin_arm_set_fpscr)
1619:Drivers/CMSIS/Include/cmsis_gcc.h **** // Re-enable using built-in when GCC has been fixed
1620:Drivers/CMSIS/Include/cmsis_gcc.h **** // || (__GNUC__ > 7) || (__GNUC__ == 7 && __GNUC_MINOR__ >= 2)
1621:Drivers/CMSIS/Include/cmsis_gcc.h ****   /* see https://gcc.gnu.org/ml/gcc-patches/2017-04/msg00443.html */
1622:Drivers/CMSIS/Include/cmsis_gcc.h ****   __builtin_arm_set_fpscr(fpscr);
1623:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
1624:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("VMSR fpscr, %0" : : "r" (fpscr) : "vfpcc", "memory");
1625:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
1626:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
1627:Drivers/CMSIS/Include/cmsis_gcc.h ****   (void)fpscr;
1628:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
1629:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1630:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1631:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1632:Drivers/CMSIS/Include/cmsis_gcc.h **** /*@} end of CMSIS_Core_RegAccFunctions */
1633:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1634:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1635:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ###################  Compiler specific Intrinsics  ########################### */
1636:Drivers/CMSIS/Include/cmsis_gcc.h **** /** \defgroup CMSIS_SIMD_intrinsics CMSIS SIMD Intrinsics
1637:Drivers/CMSIS/Include/cmsis_gcc.h ****   Access to dedicated SIMD instructions
1638:Drivers/CMSIS/Include/cmsis_gcc.h ****   @{
1639:Drivers/CMSIS/Include/cmsis_gcc.h **** */
1640:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1641:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_DSP) && (__ARM_FEATURE_DSP == 1))
1642:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1643:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __SADD8(uint32_t op1, uint32_t op2)
1644:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1645:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
1646:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1647:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("sadd8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1648:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
1649:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1650:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1651:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __QADD8(uint32_t op1, uint32_t op2)
1652:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1653:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
1654:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1655:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM ("qadd8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1656:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
1657:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1658:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1659:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __SHADD8(uint32_t op1, uint32_t op2)
1660:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1661:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
1662:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1663:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM ("shadd8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1664:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
1665:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1666:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1667:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __UADD8(uint32_t op1, uint32_t op2)
1668:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1669:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//ccDN8IqO.s 			page 37


1670:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1671:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("uadd8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1672:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
1673:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1674:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1675:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __UQADD8(uint32_t op1, uint32_t op2)
1676:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1677:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
1678:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1679:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM ("uqadd8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1680:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
1681:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1682:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1683:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __UHADD8(uint32_t op1, uint32_t op2)
1684:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1685:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
1686:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1687:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM ("uhadd8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1688:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
1689:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1690:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1691:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1692:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __SSUB8(uint32_t op1, uint32_t op2)
1693:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1694:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
1695:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1696:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("ssub8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1697:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
1698:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1699:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1700:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __QSUB8(uint32_t op1, uint32_t op2)
1701:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1702:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
1703:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1704:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM ("qsub8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1705:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
1706:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1707:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1708:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __SHSUB8(uint32_t op1, uint32_t op2)
1709:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1710:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
1711:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1712:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM ("shsub8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1713:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
1714:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1715:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1716:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __USUB8(uint32_t op1, uint32_t op2)
1717:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1718:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
1719:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1720:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("usub8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1721:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
1722:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1723:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1724:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __UQSUB8(uint32_t op1, uint32_t op2)
1725:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1726:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//ccDN8IqO.s 			page 38


1727:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1728:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM ("uqsub8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1729:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
1730:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1731:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1732:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __UHSUB8(uint32_t op1, uint32_t op2)
1733:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1734:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
1735:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1736:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM ("uhsub8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1737:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
1738:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1739:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1740:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1741:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __SADD16(uint32_t op1, uint32_t op2)
1742:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1743:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
1744:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1745:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("sadd16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1746:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
1747:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1748:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1749:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __QADD16(uint32_t op1, uint32_t op2)
1750:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1751:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
1752:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1753:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM ("qadd16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1754:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
1755:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1756:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1757:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __SHADD16(uint32_t op1, uint32_t op2)
1758:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1759:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
1760:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1761:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM ("shadd16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1762:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
1763:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1764:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1765:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __UADD16(uint32_t op1, uint32_t op2)
1766:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1767:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
1768:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1769:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("uadd16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1770:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
1771:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1772:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1773:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __UQADD16(uint32_t op1, uint32_t op2)
1774:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1775:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
1776:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1777:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM ("uqadd16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1778:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
1779:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1780:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1781:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __UHADD16(uint32_t op1, uint32_t op2)
1782:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1783:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//ccDN8IqO.s 			page 39


1784:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1785:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM ("uhadd16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1786:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
1787:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1788:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1789:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __SSUB16(uint32_t op1, uint32_t op2)
1790:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1791:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
1792:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1793:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("ssub16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1794:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
1795:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1796:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1797:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __QSUB16(uint32_t op1, uint32_t op2)
1798:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1799:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
1800:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1801:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM ("qsub16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1802:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
1803:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1804:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1805:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __SHSUB16(uint32_t op1, uint32_t op2)
1806:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1807:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
1808:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1809:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM ("shsub16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1810:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
1811:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1812:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1813:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __USUB16(uint32_t op1, uint32_t op2)
1814:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1815:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
1816:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1817:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("usub16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1818:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
1819:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1820:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1821:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __UQSUB16(uint32_t op1, uint32_t op2)
1822:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1823:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
1824:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1825:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM ("uqsub16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1826:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
1827:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1828:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1829:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __UHSUB16(uint32_t op1, uint32_t op2)
1830:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1831:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
1832:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1833:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM ("uhsub16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1834:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
1835:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1836:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1837:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __SASX(uint32_t op1, uint32_t op2)
1838:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1839:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
1840:Drivers/CMSIS/Include/cmsis_gcc.h **** 
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//ccDN8IqO.s 			page 40


1841:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("sasx %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1842:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
1843:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1844:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1845:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __QASX(uint32_t op1, uint32_t op2)
1846:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1847:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
1848:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1849:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM ("qasx %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1850:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
1851:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1852:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1853:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __SHASX(uint32_t op1, uint32_t op2)
1854:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1855:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
1856:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1857:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM ("shasx %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1858:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
1859:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1860:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1861:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __UASX(uint32_t op1, uint32_t op2)
1862:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1863:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
1864:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1865:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("uasx %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1866:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
1867:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1868:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1869:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __UQASX(uint32_t op1, uint32_t op2)
1870:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1871:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
1872:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1873:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM ("uqasx %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1874:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
1875:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1876:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1877:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __UHASX(uint32_t op1, uint32_t op2)
1878:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1879:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
1880:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1881:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM ("uhasx %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1882:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
1883:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1884:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1885:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __SSAX(uint32_t op1, uint32_t op2)
1886:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1887:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
1888:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1889:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("ssax %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1890:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
1891:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1892:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1893:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __QSAX(uint32_t op1, uint32_t op2)
1894:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1895:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
1896:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1897:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM ("qsax %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//ccDN8IqO.s 			page 41


1898:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
1899:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1900:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1901:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __SHSAX(uint32_t op1, uint32_t op2)
1902:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1903:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
1904:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1905:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM ("shsax %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1906:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
1907:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1908:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1909:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __USAX(uint32_t op1, uint32_t op2)
1910:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1911:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
1912:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1913:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("usax %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1914:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
1915:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1916:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1917:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __UQSAX(uint32_t op1, uint32_t op2)
1918:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1919:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
1920:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1921:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM ("uqsax %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1922:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
1923:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1924:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1925:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __UHSAX(uint32_t op1, uint32_t op2)
1926:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1927:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
1928:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1929:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM ("uhsax %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1930:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
1931:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1932:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1933:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __USAD8(uint32_t op1, uint32_t op2)
1934:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1935:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
1936:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1937:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM ("usad8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1938:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
1939:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1940:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1941:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __USADA8(uint32_t op1, uint32_t op2, uint32_t op3)
1942:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1943:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
1944:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1945:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM ("usada8 %0, %1, %2, %3" : "=r" (result) : "r" (op1), "r" (op2), "r" (op3) );
1946:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
1947:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1948:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1949:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __SSAT16(ARG1, ARG2) \
1950:Drivers/CMSIS/Include/cmsis_gcc.h **** __extension__ \
1951:Drivers/CMSIS/Include/cmsis_gcc.h **** ({                          \
1952:Drivers/CMSIS/Include/cmsis_gcc.h ****   int32_t __RES, __ARG1 = (ARG1); \
1953:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("ssat16 %0, %1, %2" : "=r" (__RES) :  "I" (ARG2), "r" (__ARG1) : "cc" ); \
1954:Drivers/CMSIS/Include/cmsis_gcc.h ****   __RES; \
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//ccDN8IqO.s 			page 42


1955:Drivers/CMSIS/Include/cmsis_gcc.h ****  })
1956:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1957:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __USAT16(ARG1, ARG2) \
1958:Drivers/CMSIS/Include/cmsis_gcc.h **** __extension__ \
1959:Drivers/CMSIS/Include/cmsis_gcc.h **** ({                          \
1960:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t __RES, __ARG1 = (ARG1); \
1961:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("usat16 %0, %1, %2" : "=r" (__RES) :  "I" (ARG2), "r" (__ARG1) : "cc" ); \
1962:Drivers/CMSIS/Include/cmsis_gcc.h ****   __RES; \
1963:Drivers/CMSIS/Include/cmsis_gcc.h ****  })
1964:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1965:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __UXTB16(uint32_t op1)
1966:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1967:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
1968:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1969:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM ("uxtb16 %0, %1" : "=r" (result) : "r" (op1));
1970:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
1971:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1972:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1973:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __UXTAB16(uint32_t op1, uint32_t op2)
1974:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1975:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
1976:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1977:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM ("uxtab16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1978:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
1979:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1980:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1981:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __SXTB16(uint32_t op1)
1982:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1983:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
1984:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1985:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM ("sxtb16 %0, %1" : "=r" (result) : "r" (op1));
1986:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
1987:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1988:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1989:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __SXTB16_RORn(uint32_t op1, uint32_t rotate)
1990:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1991:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
1992:Drivers/CMSIS/Include/cmsis_gcc.h ****   if (__builtin_constant_p(rotate) && ((rotate == 8U) || (rotate == 16U) || (rotate == 24U))) {
1993:Drivers/CMSIS/Include/cmsis_gcc.h ****     __ASM volatile ("sxtb16 %0, %1, ROR %2" : "=r" (result) : "r" (op1), "i" (rotate) );
1994:Drivers/CMSIS/Include/cmsis_gcc.h ****   } else {
1995:Drivers/CMSIS/Include/cmsis_gcc.h ****     result = __SXTB16(__ROR(op1, rotate)) ;
1996:Drivers/CMSIS/Include/cmsis_gcc.h ****   }
1997:Drivers/CMSIS/Include/cmsis_gcc.h ****   return result;
1998:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1999:Drivers/CMSIS/Include/cmsis_gcc.h **** 
2000:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __SXTAB16(uint32_t op1, uint32_t op2)
2001:Drivers/CMSIS/Include/cmsis_gcc.h **** {
2002:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
2003:Drivers/CMSIS/Include/cmsis_gcc.h **** 
2004:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM ("sxtab16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
2005:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
2006:Drivers/CMSIS/Include/cmsis_gcc.h **** }
2007:Drivers/CMSIS/Include/cmsis_gcc.h **** 
2008:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __SXTAB16_RORn(uint32_t op1, uint32_t op2, uint32_t rotate)
2009:Drivers/CMSIS/Include/cmsis_gcc.h **** {
2010:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
2011:Drivers/CMSIS/Include/cmsis_gcc.h ****   if (__builtin_constant_p(rotate) && ((rotate == 8U) || (rotate == 16U) || (rotate == 24U))) {
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//ccDN8IqO.s 			page 43


2012:Drivers/CMSIS/Include/cmsis_gcc.h ****     __ASM volatile ("sxtab16 %0, %1, %2, ROR %3" : "=r" (result) : "r" (op1) , "r" (op2) , "i" (rot
2013:Drivers/CMSIS/Include/cmsis_gcc.h ****   } else {
2014:Drivers/CMSIS/Include/cmsis_gcc.h ****     result = __SXTAB16(op1, __ROR(op2, rotate));
2015:Drivers/CMSIS/Include/cmsis_gcc.h ****   }
2016:Drivers/CMSIS/Include/cmsis_gcc.h ****   return result;
2017:Drivers/CMSIS/Include/cmsis_gcc.h **** }
2018:Drivers/CMSIS/Include/cmsis_gcc.h **** 
2019:Drivers/CMSIS/Include/cmsis_gcc.h **** 
2020:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __SMUAD  (uint32_t op1, uint32_t op2)
2021:Drivers/CMSIS/Include/cmsis_gcc.h **** {
2022:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
2023:Drivers/CMSIS/Include/cmsis_gcc.h **** 
2024:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("smuad %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
2025:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
2026:Drivers/CMSIS/Include/cmsis_gcc.h **** }
2027:Drivers/CMSIS/Include/cmsis_gcc.h **** 
2028:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __SMUADX (uint32_t op1, uint32_t op2)
2029:Drivers/CMSIS/Include/cmsis_gcc.h **** {
2030:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
2031:Drivers/CMSIS/Include/cmsis_gcc.h **** 
2032:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("smuadx %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
2033:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
2034:Drivers/CMSIS/Include/cmsis_gcc.h **** }
2035:Drivers/CMSIS/Include/cmsis_gcc.h **** 
2036:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __SMLAD (uint32_t op1, uint32_t op2, uint32_t op3)
 198              		.loc 2 2036 31 is_stmt 1 view .LVU64
 199              	.LBB69:
2037:Drivers/CMSIS/Include/cmsis_gcc.h **** {
2038:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 200              		.loc 2 2038 3 view .LVU65
2039:Drivers/CMSIS/Include/cmsis_gcc.h **** 
2040:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("smlad %0, %1, %2, %3" : "=r" (result) : "r" (op1), "r" (op2), "r" (op3) );
 201              		.loc 2 2040 3 view .LVU66
 202              		.syntax unified
 203              	@ 2040 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 204 008a 2AFB0B33 		smlad r3, r10, fp, r3
 205              	@ 0 "" 2
 206              	.LVL24:
2041:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 207              		.loc 2 2041 3 view .LVU67
 208              		.loc 2 2041 3 is_stmt 0 view .LVU68
 209              		.thumb
 210              		.syntax unified
 211              	.LBE69:
 212              	.LBE68:
 182:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c **** 
 183:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****         /* Decrement the loop counter */
 184:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****         k--;
 213              		.loc 1 184 9 is_stmt 1 view .LVU69
 214              		.loc 1 184 10 is_stmt 0 view .LVU70
 215 008e 013E     		subs	r6, r6, #1
 216              	.LVL25:
 217              	.L10:
 178:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****       {
 218              		.loc 1 178 16 is_stmt 1 view .LVU71
 219 0090 002E     		cmp	r6, #0
 220 0092 F6D1     		bne	.L8
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//ccDN8IqO.s 			page 44


 185:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****       }
 186:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c **** 
 187:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****       /* Store the result in the accumulator in the destination buffer. */
 188:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****       *pOut++ = (q15_t) (sum >> 15);
 221              		.loc 1 188 7 view .LVU72
 222              		.loc 1 188 12 is_stmt 0 view .LVU73
 223 0094 019A     		ldr	r2, [sp, #4]
 224              	.LVL26:
 225              		.loc 1 188 17 view .LVU74
 226 0096 43F3CF33 		sbfx	r3, r3, #15, #16
 227              	.LVL27:
 228              		.loc 1 188 15 view .LVU75
 229 009a 22F8023B 		strh	r3, [r2], #2	@ movhi
 230              	.LVL28:
 189:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c **** 
 190:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****       /* Update the inputA and inputB pointers for next MAC calculation */
 191:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****       py = ++pSrc2;
 231              		.loc 1 191 7 is_stmt 1 view .LVU76
 232              		.loc 1 191 10 is_stmt 0 view .LVU77
 233 009e 0EF1020E 		add	lr, lr, #2
 234              	.LVL29:
 192:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****       px = pIn1;
 235              		.loc 1 192 7 is_stmt 1 view .LVU78
 193:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c **** 
 194:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****       /* Increment the MAC count */
 195:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****       count++;
 236              		.loc 1 195 7 view .LVU79
 237              		.loc 1 195 12 is_stmt 0 view .LVU80
 238 00a2 0134     		adds	r4, r4, #1
 239              	.LVL30:
 196:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c **** 
 197:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****       /* Decrement the loop counter */
 198:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****       blockSize1--;
 240              		.loc 1 198 7 is_stmt 1 view .LVU81
 241              		.loc 1 198 17 is_stmt 0 view .LVU82
 242 00a4 0CF1FF3C 		add	ip, ip, #-1
 243              	.LVL31:
 188:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c **** 
 244              		.loc 1 188 12 view .LVU83
 245 00a8 0192     		str	r2, [sp, #4]
 246              	.LVL32:
 247              	.L7:
 169:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****     {
 248              		.loc 1 169 25 is_stmt 1 view .LVU84
 249 00aa 032C     		cmp	r4, #3
 250 00ac 07D8     		bhi	.L9
 169:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****     {
 251              		.loc 1 169 25 is_stmt 0 discriminator 1 view .LVU85
 252 00ae BCF1000F 		cmp	ip, #0
 253 00b2 04DD     		ble	.L9
 254 00b4 7146     		mov	r1, lr
 255 00b6 059A     		ldr	r2, [sp, #20]
 176:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c **** 
 256              		.loc 1 176 9 view .LVU86
 257 00b8 2646     		mov	r6, r4
 172:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c **** 
 258              		.loc 1 172 11 view .LVU87
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//ccDN8IqO.s 			page 45


 259 00ba 0023     		movs	r3, #0
 260 00bc E8E7     		b	.L10
 261              	.L9:
 199:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****     }
 200:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c **** 
 201:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****     /* The second part of the stage starts here */
 202:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****     /* The internal loop, over count, is unrolled by 4 */
 203:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****     /* To, read the last two inputB samples using SIMD:
 204:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****      * y[srcBLen] and y[srcBLen-1] coefficients, py is decremented by 1 */
 205:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****     py = py - 1;
 262              		.loc 1 205 5 is_stmt 1 view .LVU88
 263              		.loc 1 205 13 is_stmt 0 view .LVU89
 264 00be AEF10202 		sub	r2, lr, #2
 265              	.LVL33:
 206:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c **** 
 207:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****     while (blockSize1 > 0)
 266              		.loc 1 207 5 is_stmt 1 view .LVU90
 267 00c2 2646     		mov	r6, r4
 268 00c4 AB46     		mov	fp, r5
 269 00c6 BA46     		mov	r10, r7
 270              		.loc 1 207 11 is_stmt 0 view .LVU91
 271 00c8 2EE0     		b	.L11
 272              	.LVL34:
 273              	.L13:
 208:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****     {
 209:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****       /* Accumulator is made zero for every iteration */
 210:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****       sum = 0;
 211:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c **** 
 212:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****       /* Apply loop unrolling and compute 4 MACs simultaneously. */
 213:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****       k = count >> 2U;
 214:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c **** 
 215:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****       /* First part of the processing with loop unrolling.  Compute 4 MACs at a time.
 216:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****        ** a second loop below computes MACs for the remaining 1 to 3 samples. */
 217:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****       while (k > 0U)
 218:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****       {
 219:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****         /* Perform the multiply-accumulates */
 220:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****         /* x[0], x[1] are multiplied with y[srcBLen - 1], y[srcBLen - 2] respectively */
 221:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****         sum = __SMLADX(*__SIMD32(px)++, *__SIMD32(py)--, sum);
 274              		.loc 1 221 9 is_stmt 1 view .LVU92
 275              		.loc 1 221 24 is_stmt 0 view .LVU93
 276 00ca 0D46     		mov	r5, r1
 277 00cc 55F8087B 		ldr	r7, [r5], #8
 278              	.LVL35:
 279              		.loc 1 221 41 view .LVU94
 280 00d0 1646     		mov	r6, r2
 281 00d2 56F80809 		ldr	r0, [r6], #-8
 282              	.LVL36:
 283              	.LBB70:
 284              	.LBI70:
2042:Drivers/CMSIS/Include/cmsis_gcc.h **** }
2043:Drivers/CMSIS/Include/cmsis_gcc.h **** 
2044:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __SMLADX (uint32_t op1, uint32_t op2, uint32_t op3)
 285              		.loc 2 2044 31 is_stmt 1 view .LVU95
 286              	.LBB71:
2045:Drivers/CMSIS/Include/cmsis_gcc.h **** {
2046:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 287              		.loc 2 2046 3 view .LVU96
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//ccDN8IqO.s 			page 46


2047:Drivers/CMSIS/Include/cmsis_gcc.h **** 
2048:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("smladx %0, %1, %2, %3" : "=r" (result) : "r" (op1), "r" (op2), "r" (op3) );
 288              		.loc 2 2048 3 view .LVU97
 289              		.syntax unified
 290              	@ 2048 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 291 00d6 27FB1037 		smladx r7, r7, r0, r3
 292              	@ 0 "" 2
 293              	.LVL37:
2049:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 294              		.loc 2 2049 3 view .LVU98
 295              		.loc 2 2049 3 is_stmt 0 view .LVU99
 296              		.thumb
 297              		.syntax unified
 298              	.LBE71:
 299              	.LBE70:
 222:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****         /* x[2], x[3] are multiplied with y[srcBLen - 3], y[srcBLen - 4] respectively */
 223:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****         sum = __SMLADX(*__SIMD32(px)++, *__SIMD32(py)--, sum);
 300              		.loc 1 223 9 is_stmt 1 view .LVU100
 301              		.loc 1 223 24 is_stmt 0 view .LVU101
 302 00da 4B68     		ldr	r3, [r1, #4]
 303              	.LVL38:
 304              		.loc 1 223 41 view .LVU102
 305 00dc 52F8042C 		ldr	r2, [r2, #-4]
 306              	.LVL39:
 307              	.LBB72:
 308              	.LBI72:
2044:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 309              		.loc 2 2044 31 is_stmt 1 view .LVU103
 310              	.LBB73:
2046:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 311              		.loc 2 2046 3 view .LVU104
2048:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 312              		.loc 2 2048 3 view .LVU105
 313              		.syntax unified
 314              	@ 2048 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 315 00e0 23FB1273 		smladx r3, r3, r2, r7
 316              	@ 0 "" 2
 317              	.LVL40:
 318              		.loc 2 2049 3 view .LVU106
 319              		.loc 2 2049 3 is_stmt 0 view .LVU107
 320              		.thumb
 321              		.syntax unified
 322              	.LBE73:
 323              	.LBE72:
 224:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c **** 
 225:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****         /* Decrement the loop counter */
 226:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****         k--;
 324              		.loc 1 226 9 is_stmt 1 view .LVU108
 325              		.loc 1 226 10 is_stmt 0 view .LVU109
 326 00e4 013C     		subs	r4, r4, #1
 327              	.LVL41:
 223:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c **** 
 328              		.loc 1 223 54 view .LVU110
 329 00e6 3246     		mov	r2, r6
 223:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c **** 
 330              		.loc 1 223 37 view .LVU111
 331 00e8 2946     		mov	r1, r5
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//ccDN8IqO.s 			page 47


 332              	.LVL42:
 333              	.L12:
 217:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****       {
 334              		.loc 1 217 16 is_stmt 1 view .LVU112
 335 00ea 002C     		cmp	r4, #0
 336 00ec EDD1     		bne	.L13
 227:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****       }
 228:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c **** 
 229:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****       /* For the next MAC operations, the pointer py is used without SIMD
 230:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****        * So, py is incremented by 1 */
 231:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****       py = py + 1U;
 337              		.loc 1 231 15 is_stmt 0 view .LVU113
 338 00ee 039E     		ldr	r6, [sp, #12]
 339 00f0 7046     		mov	r0, lr
 340 00f2 DDF808E0 		ldr	lr, [sp, #8]
 341              	.LVL43:
 342              		.loc 1 231 7 is_stmt 1 view .LVU114
 343              		.loc 1 231 15 is_stmt 0 view .LVU115
 344 00f6 0232     		adds	r2, r2, #2
 345              	.LVL44:
 232:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c **** 
 233:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****       /* If the count is not a multiple of 4, compute any remaining MACs here.
 234:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****        ** No loop unrolling is used. */
 235:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****       k = count % 0x4U;
 346              		.loc 1 235 7 is_stmt 1 view .LVU116
 347              		.loc 1 235 9 is_stmt 0 view .LVU117
 348 00f8 06F00304 		and	r4, r6, #3
 349              	.LVL45:
 236:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c **** 
 237:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****       while (k > 0U)
 350              		.loc 1 237 7 is_stmt 1 view .LVU118
 351              		.loc 1 237 13 is_stmt 0 view .LVU119
 352 00fc 06E0     		b	.L14
 353              	.LVL46:
 354              	.L15:
 238:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****       {
 239:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****         /* Perform the multiply-accumulates */
 240:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****         sum = __SMLAD(*px++, *py--, sum);
 355              		.loc 1 240 9 is_stmt 1 view .LVU120
 356              		.loc 1 240 23 is_stmt 0 view .LVU121
 357 00fe 31F9025B 		ldrsh	r5, [r1], #2
 358              	.LVL47:
 359              		.loc 1 240 30 view .LVU122
 360 0102 32F90279 		ldrsh	r7, [r2], #-2
 361              	.LVL48:
 362              	.LBB74:
 363              	.LBI74:
2036:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 364              		.loc 2 2036 31 is_stmt 1 view .LVU123
 365              	.LBB75:
2038:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 366              		.loc 2 2038 3 view .LVU124
2040:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 367              		.loc 2 2040 3 view .LVU125
 368              		.syntax unified
 369              	@ 2040 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 370 0106 25FB0733 		smlad r3, r5, r7, r3
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//ccDN8IqO.s 			page 48


 371              	@ 0 "" 2
 372              	.LVL49:
2041:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 373              		.loc 2 2041 3 view .LVU126
2041:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 374              		.loc 2 2041 3 is_stmt 0 view .LVU127
 375              		.thumb
 376              		.syntax unified
 377              	.LBE75:
 378              	.LBE74:
 241:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c **** 
 242:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****         /* Decrement the loop counter */
 243:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****         k--;
 379              		.loc 1 243 9 is_stmt 1 view .LVU128
 380              		.loc 1 243 10 is_stmt 0 view .LVU129
 381 010a 013C     		subs	r4, r4, #1
 382              	.LVL50:
 383              	.L14:
 237:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****       {
 384              		.loc 1 237 16 is_stmt 1 view .LVU130
 385 010c 002C     		cmp	r4, #0
 386 010e F6D1     		bne	.L15
 244:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****       }
 245:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c **** 
 246:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****       /* Store the result in the accumulator in the destination buffer. */
 247:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****       *pOut++ = (q15_t) (sum >> 15);
 387              		.loc 1 247 7 view .LVU131
 388              		.loc 1 247 12 is_stmt 0 view .LVU132
 389 0110 0199     		ldr	r1, [sp, #4]
 390              	.LVL51:
 391              		.loc 1 247 17 view .LVU133
 392 0112 43F3CF33 		sbfx	r3, r3, #15, #16
 393              	.LVL52:
 394              		.loc 1 247 15 view .LVU134
 395 0116 21F8023B 		strh	r3, [r1], #2	@ movhi
 396              	.LVL53:
 248:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c **** 
 249:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****       /* Update the inputA and inputB pointers for next MAC calculation */
 250:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****       py = ++pSrc2 - 1U;
 397              		.loc 1 250 7 is_stmt 1 view .LVU135
 251:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****       px = pIn1;
 398              		.loc 1 251 7 view .LVU136
 252:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c **** 
 253:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****       /* Increment the MAC count */
 254:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****       count++;
 399              		.loc 1 254 7 view .LVU137
 400              		.loc 1 254 12 is_stmt 0 view .LVU138
 401 011a 0136     		adds	r6, r6, #1
 402              	.LVL54:
 255:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c **** 
 256:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****       /* Decrement the loop counter */
 257:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****       blockSize1--;
 403              		.loc 1 257 7 is_stmt 1 view .LVU139
 404              		.loc 1 257 17 is_stmt 0 view .LVU140
 405 011c 0CF1FF3C 		add	ip, ip, #-1
 406              	.LVL55:
 250:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****       px = pIn1;
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//ccDN8IqO.s 			page 49


 407              		.loc 1 250 10 view .LVU141
 408 0120 7246     		mov	r2, lr
 247:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c **** 
 409              		.loc 1 247 12 view .LVU142
 410 0122 0191     		str	r1, [sp, #4]
 250:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****       px = pIn1;
 411              		.loc 1 250 10 view .LVU143
 412 0124 0EF1020E 		add	lr, lr, #2
 413              	.LVL56:
 414              	.L11:
 207:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****     {
 415              		.loc 1 207 23 is_stmt 1 view .LVU144
 416 0128 BCF1000F 		cmp	ip, #0
 417 012c 07DD     		ble	.L58
 210:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c **** 
 418              		.loc 1 210 7 view .LVU145
 419              	.LVL57:
 213:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c **** 
 420              		.loc 1 213 7 view .LVU146
 213:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c **** 
 421              		.loc 1 213 9 is_stmt 0 view .LVU147
 422 012e B408     		lsrs	r4, r6, #2
 423              	.LVL58:
 217:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****       {
 424              		.loc 1 217 7 is_stmt 1 view .LVU148
 217:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****       {
 425              		.loc 1 217 13 is_stmt 0 view .LVU149
 426 0130 0599     		ldr	r1, [sp, #20]
 210:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c **** 
 427              		.loc 1 210 11 view .LVU150
 428 0132 0023     		movs	r3, #0
 429 0134 CDF808E0 		str	lr, [sp, #8]
 430 0138 0396     		str	r6, [sp, #12]
 431 013a 8646     		mov	lr, r0
 432              	.LVL59:
 217:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****       {
 433              		.loc 1 217 13 view .LVU151
 434 013c D5E7     		b	.L12
 435              	.LVL60:
 436              	.L58:
 258:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****     }
 259:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c **** 
 260:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****     /* --------------------------
 261:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****      * Initializations of stage2
 262:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****      * ------------------------*/
 263:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c **** 
 264:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****     /* sum = x[0] * y[srcBLen-1] + x[1] * y[srcBLen-2] +...+ x[srcBLen-1] * y[0]
 265:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****      * sum = x[1] * y[srcBLen-1] + x[2] * y[srcBLen-2] +...+ x[srcBLen] * y[0]
 266:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****      * ....
 267:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****      * sum = x[srcALen-srcBLen-2] * y[srcBLen-1] + x[srcALen] * y[srcBLen-2] +...+ x[srcALen-1] * y
 268:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****      */
 269:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c **** 
 270:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****     /* Working pointer of inputA */
 271:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****     if ((int32_t)firstIndex - (int32_t)srcBLen + 1 > 0)
 437              		.loc 1 271 8 view .LVU152
 438 013e 5D46     		mov	r5, fp
 439 0140 5746     		mov	r7, r10
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//ccDN8IqO.s 			page 50


 440              		.loc 1 271 5 is_stmt 1 view .LVU153
 441              		.loc 1 271 8 is_stmt 0 view .LVU154
 442 0142 079B     		ldr	r3, [sp, #28]
 443 0144 C11A     		subs	r1, r0, r3
 444 0146 19D4     		bmi	.L53
 445              	.LVL61:
 272:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****     {
 273:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****       px = pIn1 + firstIndex - srcBLen + 1;
 446              		.loc 1 273 7 is_stmt 1 view .LVU155
 447              		.loc 1 273 30 is_stmt 0 view .LVU156
 448 0148 0B46     		mov	r3, r1
 449              		.loc 1 273 40 view .LVU157
 450 014a 0133     		adds	r3, r3, #1
 451 014c 059A     		ldr	r2, [sp, #20]
 452              	.LVL62:
 453              		.loc 1 273 40 view .LVU158
 454 014e 02EB4303 		add	r3, r2, r3, lsl #1
 455              	.LVL63:
 456              	.L17:
 274:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****     }
 275:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****     else
 276:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****     {
 277:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****       px = pIn1;
 278:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****     }
 279:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c **** 
 280:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****     /* Working pointer of inputB */
 281:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****     pSrc2 = pIn2 + (srcBLen - 1U);
 457              		.loc 1 281 5 is_stmt 1 view .LVU159
 458              		.loc 1 281 18 is_stmt 0 view .LVU160
 459 0152 079C     		ldr	r4, [sp, #28]
 460 0154 04F10042 		add	r2, r4, #-2147483648
 461 0158 013A     		subs	r2, r2, #1
 462              		.loc 1 281 11 view .LVU161
 463 015a 08EB4202 		add	r2, r8, r2, lsl #1
 464 015e 0692     		str	r2, [sp, #24]
 465              	.LVL64:
 282:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****     py = pSrc2;
 466              		.loc 1 282 5 is_stmt 1 view .LVU162
 283:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c **** 
 284:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****     /* count is the index by which the pointer pIn1 to be incremented */
 285:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****     count = 0U;
 467              		.loc 1 285 5 view .LVU163
 286:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c **** 
 287:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c **** 
 288:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****     /* --------------------
 289:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****      * Stage2 process
 290:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****      * -------------------*/
 291:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c **** 
 292:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****     /* Stage2 depends on srcBLen as in this stage srcBLen number of MACS are performed.
 293:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****      * So, to loop unroll over blockSize2,
 294:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****      * srcBLen should be greater than or equal to 4 */
 295:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****     if (srcBLen >= 4U)
 468              		.loc 1 295 5 view .LVU164
 469              		.loc 1 295 8 is_stmt 0 view .LVU165
 470 0160 032C     		cmp	r4, #3
 471 0162 40F20881 		bls	.L18
 296:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****     {
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//ccDN8IqO.s 			page 51


 297:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****       /* Loop unroll over blockSize2, by 4 */
 298:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****       blkCnt = ((uint32_t) blockSize2 >> 2U);
 472              		.loc 1 298 7 is_stmt 1 view .LVU166
 473              		.loc 1 298 14 is_stmt 0 view .LVU167
 474 0166 BA08     		lsrs	r2, r7, #2
 475              	.LVL65:
 476              		.loc 1 298 14 view .LVU168
 477 0168 0892     		str	r2, [sp, #32]
 478              	.LVL66:
 299:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c **** 
 300:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****       while (blkCnt > 0U)
 479              		.loc 1 300 7 is_stmt 1 view .LVU169
 285:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c **** 
 480              		.loc 1 285 11 is_stmt 0 view .LVU170
 481 016a 0022     		movs	r2, #0
 482              	.LVL67:
 285:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c **** 
 483              		.loc 1 285 11 view .LVU171
 484 016c 0992     		str	r2, [sp, #36]
 485 016e 0A91     		str	r1, [sp, #40]
 486 0170 0B95     		str	r5, [sp, #44]
 487 0172 0C97     		str	r7, [sp, #48]
 488 0174 CDF83490 		str	r9, [sp, #52]
 489 0178 1990     		str	r0, [sp, #100]
 490              	.LVL68:
 491              		.loc 1 300 13 view .LVU172
 492 017a 42E0     		b	.L19
 493              	.LVL69:
 494              	.L53:
 277:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****     }
 495              		.loc 1 277 10 view .LVU173
 496 017c 059B     		ldr	r3, [sp, #20]
 497 017e E8E7     		b	.L17
 498              	.LVL70:
 499              	.L60:
 301:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****       {
 302:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****       py = py - 1U;
 303:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c **** 
 304:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****         /* Set all accumulators to zero */
 305:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****         acc0 = 0;
 306:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****         acc1 = 0;
 307:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****         acc2 = 0;
 308:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****         acc3 = 0;
 309:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c **** 
 310:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c **** 
 311:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****         /* read x[0], x[1] samples */
 312:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****       x0 = *__SIMD32(px);
 313:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****         /* read x[1], x[2] samples */
 314:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****       x1 = _SIMD32_OFFSET(px+1);
 315:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c **** 	  px+= 2U;
 316:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c **** 
 317:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c **** 
 318:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****         /* Apply loop unrolling and compute 4 MACs simultaneously. */
 319:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****         k = srcBLen >> 2U;
 320:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c **** 
 321:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****         /* First part of the processing with loop unrolling.  Compute 4 MACs at a time.
 322:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****          ** a second loop below computes MACs for the remaining 1 to 3 samples. */
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//ccDN8IqO.s 			page 52


 323:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****         do
 324:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****         {
 325:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****           /* Read the last two inputB samples using SIMD:
 326:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****            * y[srcBLen - 1] and y[srcBLen - 2] */
 327:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****         c0 = *__SIMD32(py)--;
 328:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c **** 
 329:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****           /* acc0 +=  x[0] * y[srcBLen - 1] + x[1] * y[srcBLen - 2] */
 330:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****           acc0 = __SMLADX(x0, c0, acc0);
 331:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c **** 
 332:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****           /* acc1 +=  x[1] * y[srcBLen - 1] + x[2] * y[srcBLen - 2] */
 333:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****           acc1 = __SMLADX(x1, c0, acc1);
 334:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c **** 
 335:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****           /* Read x[2], x[3] */
 336:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****         x2 = *__SIMD32(px);
 337:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c **** 
 338:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****           /* Read x[3], x[4] */
 339:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****         x3 = _SIMD32_OFFSET(px+1);
 340:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c **** 
 341:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****           /* acc2 +=  x[2] * y[srcBLen - 1] + x[3] * y[srcBLen - 2] */
 342:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****           acc2 = __SMLADX(x2, c0, acc2);
 343:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c **** 
 344:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****           /* acc3 +=  x[3] * y[srcBLen - 1] + x[4] * y[srcBLen - 2] */
 345:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****           acc3 = __SMLADX(x3, c0, acc3);
 346:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c **** 
 347:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****           /* Read y[srcBLen - 3] and y[srcBLen - 4] */
 348:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****         c0 = *__SIMD32(py)--;
 349:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c **** 
 350:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****           /* acc0 +=  x[2] * y[srcBLen - 3] + x[3] * y[srcBLen - 4] */
 351:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****           acc0 = __SMLADX(x2, c0, acc0);
 352:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c **** 
 353:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****           /* acc1 +=  x[3] * y[srcBLen - 3] + x[4] * y[srcBLen - 4] */
 354:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****           acc1 = __SMLADX(x3, c0, acc1);
 355:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c **** 
 356:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****           /* Read x[4], x[5] */
 357:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****         x0 = _SIMD32_OFFSET(px+2);
 358:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c **** 
 359:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****           /* Read x[5], x[6] */
 360:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****         x1 = _SIMD32_OFFSET(px+3);
 361:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c **** 		px += 4U;
 362:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c **** 
 363:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****           /* acc2 +=  x[4] * y[srcBLen - 3] + x[5] * y[srcBLen - 4] */
 364:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****           acc2 = __SMLADX(x0, c0, acc2);
 365:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c **** 
 366:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****           /* acc3 +=  x[5] * y[srcBLen - 3] + x[6] * y[srcBLen - 4] */
 367:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****           acc3 = __SMLADX(x1, c0, acc3);
 368:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c **** 
 369:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****         } while (--k);
 370:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c **** 
 371:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****         /* For the next MAC operations, SIMD is not used
 372:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****          * So, the 16 bit pointer if inputB, py is updated */
 373:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c **** 
 374:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****         /* If the srcBLen is not a multiple of 4, compute any remaining MACs here.
 375:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****          ** No loop unrolling is used. */
 376:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****         k = srcBLen % 0x4U;
 377:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c **** 
 378:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****         if (k == 1U)
 379:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****         {
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//ccDN8IqO.s 			page 53


 380:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****           /* Read y[srcBLen - 5] */
 381:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****         c0 = *(py+1);
 500              		.loc 1 381 9 is_stmt 1 view .LVU174
 501              		.loc 1 381 14 is_stmt 0 view .LVU175
 502 0180 39F906CC 		ldrsh	ip, [r9, #-6]
 503              	.LVL71:
 382:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c **** #ifdef  ARM_MATH_BIG_ENDIAN
 383:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c **** 
 384:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****         c0 = c0 << 16U;
 385:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c **** 
 386:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c **** #else
 387:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c **** 
 388:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****         c0 = c0 & 0x0000FFFF;
 504              		.loc 1 388 9 is_stmt 1 view .LVU176
 505              		.loc 1 388 12 is_stmt 0 view .LVU177
 506 0184 1FFA8CFC 		uxth	ip, ip
 507              	.LVL72:
 389:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c **** 
 390:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c **** #endif /*      #ifdef  ARM_MATH_BIG_ENDIAN     */
 391:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c **** 
 392:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****           /* Read x[7] */
 393:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****         x3 = *__SIMD32(px);
 508              		.loc 1 393 9 is_stmt 1 view .LVU178
 509              		.loc 1 393 12 is_stmt 0 view .LVU179
 510 0188 049B     		ldr	r3, [sp, #16]
 511              	.LVL73:
 512              		.loc 1 393 12 view .LVU180
 513 018a D3F808B0 		ldr	fp, [r3, #8]
 514              	.LVL74:
 394:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c **** 		px++;
 515              		.loc 1 394 3 is_stmt 1 view .LVU181
 516              		.loc 1 394 5 is_stmt 0 view .LVU182
 517 018e 0A33     		adds	r3, r3, #10
 518              	.LVL75:
 395:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c **** 
 396:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****           /* Perform the multiply-accumulates */
 397:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****           acc0 = __SMLAD(x0, c0, acc0);
 519              		.loc 1 397 11 is_stmt 1 view .LVU183
 520              	.LBB76:
 521              	.LBI76:
2036:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 522              		.loc 2 2036 31 view .LVU184
 523              	.LBB77:
2038:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 524              		.loc 2 2038 3 view .LVU185
2040:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 525              		.loc 2 2040 3 view .LVU186
 526 0190 039C     		ldr	r4, [sp, #12]
 527              		.syntax unified
 528              	@ 2040 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 529 0192 24FB0C00 		smlad r0, r4, ip, r0
 530              	@ 0 "" 2
 531              	.LVL76:
2041:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 532              		.loc 2 2041 3 view .LVU187
2041:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 533              		.loc 2 2041 3 is_stmt 0 view .LVU188
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//ccDN8IqO.s 			page 54


 534              		.thumb
 535              		.syntax unified
 536              	.LBE77:
 537              	.LBE76:
 538              		.loc 1 397 16 discriminator 1 view .LVU189
 539 0196 0646     		mov	r6, r0
 540              	.LVL77:
 398:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****           acc1 = __SMLAD(x1, c0, acc1);
 541              		.loc 1 398 11 is_stmt 1 view .LVU190
 542              	.LBB78:
 543              	.LBI78:
2036:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 544              		.loc 2 2036 31 view .LVU191
 545              	.LBB79:
2038:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 546              		.loc 2 2038 3 view .LVU192
2040:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 547              		.loc 2 2040 3 view .LVU193
 548 0198 0298     		ldr	r0, [sp, #8]
 549              	.LVL78:
2040:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 550              		.loc 2 2040 3 is_stmt 0 view .LVU194
 551              		.syntax unified
 552              	@ 2040 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 553 019a 20FB0C11 		smlad r1, r0, ip, r1
 554              	@ 0 "" 2
 555              	.LVL79:
2041:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 556              		.loc 2 2041 3 is_stmt 1 view .LVU195
2041:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 557              		.loc 2 2041 3 is_stmt 0 view .LVU196
 558              		.thumb
 559              		.syntax unified
 560              	.LBE79:
 561              	.LBE78:
 562              		.loc 1 398 16 discriminator 1 view .LVU197
 563 019e 0C46     		mov	r4, r1
 564              	.LVL80:
 399:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****           acc2 = __SMLADX(x1, c0, acc2);
 565              		.loc 1 399 11 is_stmt 1 view .LVU198
 566              	.LBB80:
 567              	.LBI80:
2044:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 568              		.loc 2 2044 31 view .LVU199
 569              	.LBB81:
2046:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 570              		.loc 2 2046 3 view .LVU200
2048:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 571              		.loc 2 2048 3 view .LVU201
 572              		.syntax unified
 573              	@ 2048 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 574 01a0 20FB1CAA 		smladx r10, r0, ip, r10
 575              	@ 0 "" 2
 576              	.LVL81:
 577              		.loc 2 2049 3 view .LVU202
 578              		.loc 2 2049 3 is_stmt 0 view .LVU203
 579              		.thumb
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//ccDN8IqO.s 			page 55


 580              		.syntax unified
 581              	.LBE81:
 582              	.LBE80:
 583              		.loc 1 399 16 discriminator 1 view .LVU204
 584 01a4 5546     		mov	r5, r10
 585              	.LVL82:
 400:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****           acc3 = __SMLADX(x3, c0, acc3);
 586              		.loc 1 400 11 is_stmt 1 view .LVU205
 587              	.LBB82:
 588              	.LBI82:
2044:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 589              		.loc 2 2044 31 view .LVU206
 590              	.LBB83:
2046:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 591              		.loc 2 2046 3 view .LVU207
2048:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 592              		.loc 2 2048 3 view .LVU208
 593              		.syntax unified
 594              	@ 2048 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 595 01a6 2BFB1C2B 		smladx fp, fp, ip, r2
 596              	@ 0 "" 2
 597              	.LVL83:
 598              		.loc 2 2049 3 view .LVU209
 599              		.loc 2 2049 3 is_stmt 0 view .LVU210
 600              		.thumb
 601              		.syntax unified
 602 01aa 6FE0     		b	.L21
 603              	.LVL84:
 604              	.L61:
 605              		.loc 2 2049 3 view .LVU211
 606              	.LBE83:
 607              	.LBE82:
 401:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****         }
 402:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c **** 
 403:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****         if (k == 2U)
 404:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****         {
 405:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****           /* Read y[srcBLen - 5], y[srcBLen - 6] */
 406:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****         c0 = _SIMD32_OFFSET(py);
 608              		.loc 1 406 9 is_stmt 1 view .LVU212
 609              		.loc 1 406 12 is_stmt 0 view .LVU213
 610 01ac 59F8082C 		ldr	r2, [r9, #-8]
 611              	.LVL85:
 407:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c **** 
 408:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****           /* Read x[7], x[8] */
 409:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****         x3 = *__SIMD32(px);
 612              		.loc 1 409 9 is_stmt 1 view .LVU214
 613              		.loc 1 409 12 is_stmt 0 view .LVU215
 614 01b0 1868     		ldr	r0, [r3]
 615              	.LVL86:
 410:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c **** 
 411:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****         /* Read x[9] */
 412:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****         x2 = _SIMD32_OFFSET(px+1);
 616              		.loc 1 412 9 is_stmt 1 view .LVU216
 617              		.loc 1 412 12 is_stmt 0 view .LVU217
 618 01b2 D3F802C0 		ldr	ip, [r3, #2]
 619              	.LVL87:
 413:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c **** 		px += 2U;
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//ccDN8IqO.s 			page 56


 620              		.loc 1 413 3 is_stmt 1 view .LVU218
 621              		.loc 1 413 6 is_stmt 0 view .LVU219
 622 01b6 0433     		adds	r3, r3, #4
 623              	.LVL88:
 414:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c **** 
 415:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****           /* Perform the multiply-accumulates */
 416:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****           acc0 = __SMLADX(x0, c0, acc0);
 624              		.loc 1 416 11 is_stmt 1 view .LVU220
 625              	.LBB84:
 626              	.LBI84:
2044:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 627              		.loc 2 2044 31 view .LVU221
 628              	.LBB85:
2046:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 629              		.loc 2 2046 3 view .LVU222
2048:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 630              		.loc 2 2048 3 view .LVU223
 631 01b8 0399     		ldr	r1, [sp, #12]
 632              		.syntax unified
 633              	@ 2048 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 634 01ba 21FB1266 		smladx r6, r1, r2, r6
 635              	@ 0 "" 2
 636              	.LVL89:
 637              		.loc 2 2049 3 view .LVU224
 638              		.loc 2 2049 3 is_stmt 0 view .LVU225
 639              		.thumb
 640              		.syntax unified
 641              	.LBE85:
 642              	.LBE84:
 417:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****           acc1 = __SMLADX(x1, c0, acc1);
 643              		.loc 1 417 11 is_stmt 1 view .LVU226
 644              	.LBB86:
 645              	.LBI86:
2044:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 646              		.loc 2 2044 31 view .LVU227
 647              	.LBB87:
2046:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 648              		.loc 2 2046 3 view .LVU228
2048:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 649              		.loc 2 2048 3 view .LVU229
 650 01be 0299     		ldr	r1, [sp, #8]
 651              		.syntax unified
 652              	@ 2048 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 653 01c0 21FB1244 		smladx r4, r1, r2, r4
 654              	@ 0 "" 2
 655              	.LVL90:
 656              		.loc 2 2049 3 view .LVU230
 657              		.loc 2 2049 3 is_stmt 0 view .LVU231
 658              		.thumb
 659              		.syntax unified
 660              	.LBE87:
 661              	.LBE86:
 418:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****           acc2 = __SMLADX(x3, c0, acc2);
 662              		.loc 1 418 11 is_stmt 1 view .LVU232
 663              	.LBB88:
 664              	.LBI88:
2044:Drivers/CMSIS/Include/cmsis_gcc.h **** {
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//ccDN8IqO.s 			page 57


 665              		.loc 2 2044 31 view .LVU233
 666              	.LBB89:
2046:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 667              		.loc 2 2046 3 view .LVU234
2048:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 668              		.loc 2 2048 3 view .LVU235
 669              		.syntax unified
 670              	@ 2048 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 671 01c4 20FB1250 		smladx r0, r0, r2, r5
 672              	@ 0 "" 2
 673              	.LVL91:
 674              		.loc 2 2049 3 view .LVU236
 675              		.loc 2 2049 3 is_stmt 0 view .LVU237
 676              		.thumb
 677              		.syntax unified
 678              	.LBE89:
 679              	.LBE88:
 680              		.loc 1 418 16 discriminator 1 view .LVU238
 681 01c8 0546     		mov	r5, r0
 682              	.LVL92:
 419:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****           acc3 = __SMLADX(x2, c0, acc3);
 683              		.loc 1 419 11 is_stmt 1 view .LVU239
 684              	.LBB90:
 685              	.LBI90:
2044:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 686              		.loc 2 2044 31 view .LVU240
 687              	.LBB91:
2046:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 688              		.loc 2 2046 3 view .LVU241
2048:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 689              		.loc 2 2048 3 view .LVU242
 690              		.syntax unified
 691              	@ 2048 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 692 01ca 2CFB12B1 		smladx r1, ip, r2, fp
 693              	@ 0 "" 2
 694              	.LVL93:
 695              		.loc 2 2049 3 view .LVU243
 696              		.loc 2 2049 3 is_stmt 0 view .LVU244
 697              		.thumb
 698              		.syntax unified
 699              	.LBE91:
 700              	.LBE90:
 701              		.loc 1 419 16 discriminator 1 view .LVU245
 702 01ce 8B46     		mov	fp, r1
 703              	.LVL94:
 704              		.loc 1 419 16 discriminator 1 view .LVU246
 705 01d0 5EE0     		b	.L22
 706              	.LVL95:
 707              	.L23:
 420:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****         }
 421:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c **** 
 422:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****         if (k == 3U)
 423:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****         {
 424:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****           /* Read y[srcBLen - 5], y[srcBLen - 6] */
 425:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****         c0 = _SIMD32_OFFSET(py);
 426:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c **** 
 427:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****           /* Read x[7], x[8] */
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//ccDN8IqO.s 			page 58


 428:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****         x3 = *__SIMD32(px);
 429:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c **** 
 430:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****           /* Read x[9] */
 431:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****         x2 = _SIMD32_OFFSET(px+1);
 432:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c **** 
 433:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****           /* Perform the multiply-accumulates */
 434:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****           acc0 = __SMLADX(x0, c0, acc0);
 435:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****           acc1 = __SMLADX(x1, c0, acc1);
 436:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****           acc2 = __SMLADX(x3, c0, acc2);
 437:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****           acc3 = __SMLADX(x2, c0, acc3);
 438:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c **** 
 439:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c **** 		c0 = *(py-1);
 440:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c **** #ifdef  ARM_MATH_BIG_ENDIAN
 441:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c **** 
 442:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****         c0 = c0 << 16U;
 443:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c **** #else
 444:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c **** 
 445:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****         c0 = c0 & 0x0000FFFF;
 446:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c **** #endif /*      #ifdef  ARM_MATH_BIG_ENDIAN     */
 447:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c **** 
 448:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****           /* Read x[10] */
 449:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****         x3 =  _SIMD32_OFFSET(px+2);
 450:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c **** 		px += 3U;
 451:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c **** 
 452:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****           /* Perform the multiply-accumulates */
 453:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****           acc0 = __SMLADX(x1, c0, acc0);
 454:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****           acc1 = __SMLAD(x2, c0, acc1);
 455:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****           acc2 = __SMLADX(x2, c0, acc2);
 456:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****           acc3 = __SMLADX(x3, c0, acc3);
 457:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****         }
 458:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c **** 
 459:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****         /* Store the results in the accumulators in the destination buffer. */
 460:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c **** #ifndef ARM_MATH_BIG_ENDIAN
 461:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c **** 
 462:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****         *__SIMD32(pOut)++ = __PKHBT(acc0 >> 15, acc1 >> 15, 16);
 708              		.loc 1 462 9 is_stmt 1 view .LVU247
 709              	.LBB92:
 710              		.loc 1 462 29 view .LVU248
 711 01d2 F613     		asrs	r6, r6, #15
 712              	.LVL96:
 713              		.loc 1 462 29 is_stmt 0 view .LVU249
 714 01d4 E413     		asrs	r4, r4, #15
 715              	.LVL97:
 716              		.loc 1 462 29 is_stmt 1 view .LVU250
 717              		.syntax unified
 718              	@ 462 "DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c" 1
 719 01d6 C6EA0444 		pkhbt r4, r6, r4, lsl #16
 720              	@ 0 "" 2
 721              	.LVL98:
 722              		.loc 1 462 29 view .LVU251
 723              		.loc 1 462 29 is_stmt 0 view .LVU252
 724              		.thumb
 725              		.syntax unified
 726              	.LBE92:
 727              		.loc 1 462 27 view .LVU253
 728 01da 019B     		ldr	r3, [sp, #4]
 729 01dc 1A46     		mov	r2, r3
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//ccDN8IqO.s 			page 59


 730 01de 42F8084B 		str	r4, [r2], #8
 463:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****         *__SIMD32(pOut)++ = __PKHBT(acc2 >> 15, acc3 >> 15, 16);
 731              		.loc 1 463 9 is_stmt 1 view .LVU254
 732              	.LBB93:
 733              		.loc 1 463 29 view .LVU255
 734 01e2 ED13     		asrs	r5, r5, #15
 735              	.LVL99:
 736              		.loc 1 463 29 is_stmt 0 view .LVU256
 737 01e4 4FEAEB3B 		asr	fp, fp, #15
 738              	.LVL100:
 739              		.loc 1 463 29 is_stmt 1 view .LVU257
 740              		.syntax unified
 741              	@ 463 "DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c" 1
 742 01e8 C5EA0B45 		pkhbt r5, r5, fp, lsl #16
 743              	@ 0 "" 2
 744              	.LVL101:
 745              		.loc 1 463 29 view .LVU258
 746              		.loc 1 463 29 is_stmt 0 view .LVU259
 747              		.thumb
 748              		.syntax unified
 749              	.LBE93:
 750              		.loc 1 463 27 view .LVU260
 751 01ec 5D60     		str	r5, [r3, #4]
 464:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c **** 
 465:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c **** #else
 466:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c **** 
 467:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****         *__SIMD32(pOut)++ = __PKHBT(acc1 >> 15, acc0 >> 15, 16);
 468:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****         *__SIMD32(pOut)++ = __PKHBT(acc3 >> 15, acc2 >> 15, 16);
 469:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c **** 
 470:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c **** #endif /*      #ifndef  ARM_MATH_BIG_ENDIAN    */
 471:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c **** 
 472:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****         /* Increment the pointer pIn1 index, count by 4 */
 473:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****         count += 4U;
 752              		.loc 1 473 9 is_stmt 1 view .LVU261
 753              		.loc 1 473 15 is_stmt 0 view .LVU262
 754 01ee 099B     		ldr	r3, [sp, #36]
 755 01f0 0433     		adds	r3, r3, #4
 756 01f2 0993     		str	r3, [sp, #36]
 757              	.LVL102:
 474:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c **** 
 475:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****         /* Update the inputA and inputB pointers for next MAC calculation */
 476:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****         px = pIn1 + count;
 758              		.loc 1 476 9 is_stmt 1 view .LVU263
 759              		.loc 1 476 19 is_stmt 0 view .LVU264
 760 01f4 0599     		ldr	r1, [sp, #20]
 761 01f6 01EB4303 		add	r3, r1, r3, lsl #1
 762              	.LVL103:
 477:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****         py = pSrc2;
 763              		.loc 1 477 9 is_stmt 1 view .LVU265
 478:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c **** 
 479:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****         /* Decrement the loop counter */
 480:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****         blkCnt--;
 764              		.loc 1 480 9 view .LVU266
 765              		.loc 1 480 15 is_stmt 0 view .LVU267
 766 01fa 0899     		ldr	r1, [sp, #32]
 767 01fc 0139     		subs	r1, r1, #1
 768 01fe 0891     		str	r1, [sp, #32]
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//ccDN8IqO.s 			page 60


 769              	.LVL104:
 463:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c **** 
 770              		.loc 1 463 24 view .LVU268
 771 0200 0192     		str	r2, [sp, #4]
 772              	.LVL105:
 773              	.L19:
 300:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****       {
 774              		.loc 1 300 21 is_stmt 1 view .LVU269
 775 0202 089A     		ldr	r2, [sp, #32]
 776 0204 002A     		cmp	r2, #0
 777 0206 64D0     		beq	.L59
 302:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c **** 
 778              		.loc 1 302 7 view .LVU270
 302:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c **** 
 779              		.loc 1 302 15 is_stmt 0 view .LVU271
 780 0208 069A     		ldr	r2, [sp, #24]
 781 020a A2F1020E 		sub	lr, r2, #2
 782              	.LVL106:
 305:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****         acc1 = 0;
 783              		.loc 1 305 9 is_stmt 1 view .LVU272
 306:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****         acc2 = 0;
 784              		.loc 1 306 9 view .LVU273
 307:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****         acc3 = 0;
 785              		.loc 1 307 9 view .LVU274
 308:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c **** 
 786              		.loc 1 308 9 view .LVU275
 312:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****         /* read x[1], x[2] samples */
 787              		.loc 1 312 7 view .LVU276
 312:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****         /* read x[1], x[2] samples */
 788              		.loc 1 312 10 is_stmt 0 view .LVU277
 789 020e D3F800C0 		ldr	ip, [r3]
 790              	.LVL107:
 314:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c **** 	  px+= 2U;
 791              		.loc 1 314 7 is_stmt 1 view .LVU278
 314:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c **** 	  px+= 2U;
 792              		.loc 1 314 10 is_stmt 0 view .LVU279
 793 0212 D3F80270 		ldr	r7, [r3, #2]
 794              	.LVL108:
 315:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c **** 
 795              		.loc 1 315 4 is_stmt 1 view .LVU280
 315:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c **** 
 796              		.loc 1 315 6 is_stmt 0 view .LVU281
 797 0216 0433     		adds	r3, r3, #4
 798              	.LVL109:
 319:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c **** 
 799              		.loc 1 319 9 is_stmt 1 view .LVU282
 319:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c **** 
 800              		.loc 1 319 11 is_stmt 0 view .LVU283
 801 0218 079A     		ldr	r2, [sp, #28]
 802 021a 4FEA9208 		lsr	r8, r2, #2
 803              	.LVL110:
 308:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c **** 
 804              		.loc 1 308 14 view .LVU284
 805 021e 4FF0000B 		mov	fp, #0
 306:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****         acc2 = 0;
 806              		.loc 1 306 14 view .LVU285
 807 0222 5C46     		mov	r4, fp
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//ccDN8IqO.s 			page 61


 305:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****         acc1 = 0;
 808              		.loc 1 305 14 view .LVU286
 809 0224 5E46     		mov	r6, fp
 810 0226 3A46     		mov	r2, r7
 811 0228 6746     		mov	r7, ip
 812              	.LVL111:
 305:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****         acc1 = 0;
 813              		.loc 1 305 14 view .LVU287
 814 022a DC46     		mov	ip, fp
 815              	.LVL112:
 305:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****         acc1 = 0;
 816              		.loc 1 305 14 view .LVU288
 817 022c 1546     		mov	r5, r2
 818              	.LVL113:
 819              	.L20:
 323:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****         {
 820              		.loc 1 323 9 is_stmt 1 view .LVU289
 327:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c **** 
 821              		.loc 1 327 9 view .LVU290
 327:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c **** 
 822              		.loc 1 327 12 is_stmt 0 view .LVU291
 823 022e DEF80020 		ldr	r2, [lr]
 824              	.LVL114:
 330:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c **** 
 825              		.loc 1 330 11 is_stmt 1 view .LVU292
 826              	.LBB94:
 827              	.LBI94:
2044:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 828              		.loc 2 2044 31 view .LVU293
 829              	.LBB95:
2046:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 830              		.loc 2 2046 3 view .LVU294
2048:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 831              		.loc 2 2048 3 view .LVU295
 832              		.syntax unified
 833              	@ 2048 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 834 0232 27FB1266 		smladx r6, r7, r2, r6
 835              	@ 0 "" 2
 836              	.LVL115:
 837              		.loc 2 2049 3 view .LVU296
 838              		.loc 2 2049 3 is_stmt 0 view .LVU297
 839              		.thumb
 840              		.syntax unified
 841              	.LBE95:
 842              	.LBE94:
 333:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c **** 
 843              		.loc 1 333 11 is_stmt 1 view .LVU298
 844              	.LBB96:
 845              	.LBI96:
2044:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 846              		.loc 2 2044 31 view .LVU299
 847              	.LBB97:
2046:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 848              		.loc 2 2046 3 view .LVU300
2048:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 849              		.loc 2 2048 3 view .LVU301
 850              		.syntax unified
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//ccDN8IqO.s 			page 62


 851              	@ 2048 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 852 0236 25FB1244 		smladx r4, r5, r2, r4
 853              	@ 0 "" 2
 854              	.LVL116:
 855              		.loc 2 2049 3 view .LVU302
 856              		.loc 2 2049 3 is_stmt 0 view .LVU303
 857              		.thumb
 858              		.syntax unified
 859              	.LBE97:
 860              	.LBE96:
 336:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c **** 
 861              		.loc 1 336 9 is_stmt 1 view .LVU304
 336:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c **** 
 862              		.loc 1 336 12 is_stmt 0 view .LVU305
 863 023a 1868     		ldr	r0, [r3]
 864              	.LVL117:
 339:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c **** 
 865              		.loc 1 339 9 is_stmt 1 view .LVU306
 339:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c **** 
 866              		.loc 1 339 12 is_stmt 0 view .LVU307
 867 023c D3F80210 		ldr	r1, [r3, #2]
 868              	.LVL118:
 342:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c **** 
 869              		.loc 1 342 11 is_stmt 1 view .LVU308
 870              	.LBB98:
 871              	.LBI98:
2044:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 872              		.loc 2 2044 31 view .LVU309
 873              	.LBB99:
2046:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 874              		.loc 2 2046 3 view .LVU310
2048:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 875              		.loc 2 2048 3 view .LVU311
 876              		.syntax unified
 877              	@ 2048 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 878 0240 20FB12CA 		smladx r10, r0, r2, ip
 879              	@ 0 "" 2
 880              	.LVL119:
 881              		.loc 2 2049 3 view .LVU312
 882              		.loc 2 2049 3 is_stmt 0 view .LVU313
 883              		.thumb
 884              		.syntax unified
 885              	.LBE99:
 886              	.LBE98:
 345:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c **** 
 887              		.loc 1 345 11 is_stmt 1 view .LVU314
 888              	.LBB100:
 889              	.LBI100:
2044:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 890              		.loc 2 2044 31 view .LVU315
 891              	.LBB101:
2046:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 892              		.loc 2 2046 3 view .LVU316
2048:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 893              		.loc 2 2048 3 view .LVU317
 894              		.syntax unified
 895              	@ 2048 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//ccDN8IqO.s 			page 63


 896 0244 21FB12BB 		smladx fp, r1, r2, fp
 897              	@ 0 "" 2
 898              	.LVL120:
 899              		.loc 2 2049 3 view .LVU318
 900              		.loc 2 2049 3 is_stmt 0 view .LVU319
 901              		.thumb
 902              		.syntax unified
 903              	.LBE101:
 904              	.LBE100:
 348:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c **** 
 905              		.loc 1 348 9 is_stmt 1 view .LVU320
 906 0248 F146     		mov	r9, lr
 348:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c **** 
 907              		.loc 1 348 27 is_stmt 0 view .LVU321
 908 024a AEF1080E 		sub	lr, lr, #8
 909              	.LVL121:
 348:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c **** 
 910              		.loc 1 348 12 view .LVU322
 911 024e 59F8042C 		ldr	r2, [r9, #-4]
 912              	.LVL122:
 351:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c **** 
 913              		.loc 1 351 11 is_stmt 1 view .LVU323
 914              	.LBB102:
 915              	.LBI102:
2044:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 916              		.loc 2 2044 31 view .LVU324
 917              	.LBB103:
2046:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 918              		.loc 2 2046 3 view .LVU325
2048:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 919              		.loc 2 2048 3 view .LVU326
 920              		.syntax unified
 921              	@ 2048 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 922 0252 20FB1260 		smladx r0, r0, r2, r6
 923              	@ 0 "" 2
 924              	.LVL123:
 925              		.loc 2 2049 3 view .LVU327
 926              		.loc 2 2049 3 is_stmt 0 view .LVU328
 927              		.thumb
 928              		.syntax unified
 929              	.LBE103:
 930              	.LBE102:
 351:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c **** 
 931              		.loc 1 351 16 discriminator 1 view .LVU329
 932 0256 0646     		mov	r6, r0
 933              	.LVL124:
 354:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c **** 
 934              		.loc 1 354 11 is_stmt 1 view .LVU330
 935              	.LBB104:
 936              	.LBI104:
2044:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 937              		.loc 2 2044 31 view .LVU331
 938              	.LBB105:
2046:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 939              		.loc 2 2046 3 view .LVU332
2048:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 940              		.loc 2 2048 3 view .LVU333
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//ccDN8IqO.s 			page 64


 941              		.syntax unified
 942              	@ 2048 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 943 0258 21FB1241 		smladx r1, r1, r2, r4
 944              	@ 0 "" 2
 945              	.LVL125:
 946              		.loc 2 2049 3 view .LVU334
 947              		.loc 2 2049 3 is_stmt 0 view .LVU335
 948              		.thumb
 949              		.syntax unified
 950              	.LBE105:
 951              	.LBE104:
 354:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c **** 
 952              		.loc 1 354 16 discriminator 1 view .LVU336
 953 025c 0C46     		mov	r4, r1
 954              	.LVL126:
 357:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c **** 
 955              		.loc 1 357 9 is_stmt 1 view .LVU337
 357:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c **** 
 956              		.loc 1 357 12 is_stmt 0 view .LVU338
 957 025e 5F68     		ldr	r7, [r3, #4]
 958              	.LVL127:
 360:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c **** 		px += 4U;
 959              		.loc 1 360 9 is_stmt 1 view .LVU339
 360:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c **** 		px += 4U;
 960              		.loc 1 360 12 is_stmt 0 view .LVU340
 961 0260 D3F80650 		ldr	r5, [r3, #6]
 962              	.LVL128:
 361:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c **** 
 963              		.loc 1 361 3 is_stmt 1 view .LVU341
 964 0264 0493     		str	r3, [sp, #16]
 965              	.LVL129:
 361:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c **** 
 966              		.loc 1 361 6 is_stmt 0 view .LVU342
 967 0266 0833     		adds	r3, r3, #8
 968              	.LVL130:
 364:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c **** 
 969              		.loc 1 364 11 is_stmt 1 view .LVU343
 364:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c **** 
 970              		.loc 1 364 18 is_stmt 0 view .LVU344
 971 0268 0397     		str	r7, [sp, #12]
 972              	.LVL131:
 973              	.LBB106:
 974              	.LBI106:
2044:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 975              		.loc 2 2044 31 is_stmt 1 view .LVU345
 976              	.LBB107:
2046:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 977              		.loc 2 2046 3 view .LVU346
2048:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 978              		.loc 2 2048 3 view .LVU347
 979              		.syntax unified
 980              	@ 2048 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 981 026a 27FB12AA 		smladx r10, r7, r2, r10
 982              	@ 0 "" 2
 983              	.LVL132:
 984              		.loc 2 2049 3 view .LVU348
 985              		.loc 2 2049 3 is_stmt 0 view .LVU349
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//ccDN8IqO.s 			page 65


 986              		.thumb
 987              		.syntax unified
 988              	.LBE107:
 989              	.LBE106:
 364:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c **** 
 990              		.loc 1 364 16 discriminator 1 view .LVU350
 991 026e D446     		mov	ip, r10
 992              	.LVL133:
 367:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c **** 
 993              		.loc 1 367 11 is_stmt 1 view .LVU351
 367:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c **** 
 994              		.loc 1 367 18 is_stmt 0 view .LVU352
 995 0270 0295     		str	r5, [sp, #8]
 996              	.LVL134:
 997              	.LBB108:
 998              	.LBI108:
2044:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 999              		.loc 2 2044 31 is_stmt 1 view .LVU353
 1000              	.LBB109:
2046:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 1001              		.loc 2 2046 3 view .LVU354
2048:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 1002              		.loc 2 2048 3 view .LVU355
 1003              		.syntax unified
 1004              	@ 2048 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 1005 0272 25FB12B2 		smladx r2, r5, r2, fp
 1006              	@ 0 "" 2
 1007              	.LVL135:
 1008              		.loc 2 2049 3 view .LVU356
 1009              		.loc 2 2049 3 is_stmt 0 view .LVU357
 1010              		.thumb
 1011              		.syntax unified
 1012              	.LBE109:
 1013              	.LBE108:
 367:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c **** 
 1014              		.loc 1 367 16 discriminator 1 view .LVU358
 1015 0276 9346     		mov	fp, r2
 1016              	.LVL136:
 369:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c **** 
 1017              		.loc 1 369 18 is_stmt 1 discriminator 1 view .LVU359
 369:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c **** 
 1018              		.loc 1 369 18 is_stmt 0 discriminator 1 view .LVU360
 1019 0278 B8F10108 		subs	r8, r8, #1
 1020              	.LVL137:
 369:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c **** 
 1021              		.loc 1 369 18 discriminator 1 view .LVU361
 1022 027c D7D1     		bne	.L20
 376:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c **** 
 1023              		.loc 1 376 11 view .LVU362
 1024 027e 5546     		mov	r5, r10
 1025              	.LVL138:
 376:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c **** 
 1026              		.loc 1 376 9 is_stmt 1 view .LVU363
 376:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c **** 
 1027              		.loc 1 376 11 is_stmt 0 view .LVU364
 1028 0280 079F     		ldr	r7, [sp, #28]
 1029              	.LVL139:
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//ccDN8IqO.s 			page 66


 376:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c **** 
 1030              		.loc 1 376 11 view .LVU365
 1031 0282 07F00307 		and	r7, r7, #3
 1032              	.LVL140:
 378:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****         {
 1033              		.loc 1 378 9 is_stmt 1 view .LVU366
 378:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****         {
 1034              		.loc 1 378 12 is_stmt 0 view .LVU367
 1035 0286 012F     		cmp	r7, #1
 1036 0288 3FF47AAF 		beq	.L60
 1037              	.LVL141:
 1038              	.L21:
 403:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****         {
 1039              		.loc 1 403 9 is_stmt 1 view .LVU368
 403:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****         {
 1040              		.loc 1 403 12 is_stmt 0 view .LVU369
 1041 028c 022F     		cmp	r7, #2
 1042 028e 8DD0     		beq	.L61
 1043              	.LVL142:
 1044              	.L22:
 422:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****         {
 1045              		.loc 1 422 9 is_stmt 1 view .LVU370
 422:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****         {
 1046              		.loc 1 422 12 is_stmt 0 view .LVU371
 1047 0290 032F     		cmp	r7, #3
 1048 0292 9ED1     		bne	.L23
 425:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c **** 
 1049              		.loc 1 425 9 is_stmt 1 view .LVU372
 425:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c **** 
 1050              		.loc 1 425 12 is_stmt 0 view .LVU373
 1051 0294 59F8081C 		ldr	r1, [r9, #-8]
 1052              	.LVL143:
 428:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c **** 
 1053              		.loc 1 428 9 is_stmt 1 view .LVU374
 428:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c **** 
 1054              		.loc 1 428 12 is_stmt 0 view .LVU375
 1055 0298 1A68     		ldr	r2, [r3]
 1056              	.LVL144:
 431:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c **** 
 1057              		.loc 1 431 9 is_stmt 1 view .LVU376
 431:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c **** 
 1058              		.loc 1 431 12 is_stmt 0 view .LVU377
 1059 029a D3F80200 		ldr	r0, [r3, #2]
 1060              	.LVL145:
 434:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****           acc1 = __SMLADX(x1, c0, acc1);
 1061              		.loc 1 434 11 is_stmt 1 view .LVU378
 1062              	.LBB110:
 1063              	.LBI110:
2044:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 1064              		.loc 2 2044 31 view .LVU379
 1065              	.LBB111:
2046:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 1066              		.loc 2 2046 3 view .LVU380
2048:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 1067              		.loc 2 2048 3 view .LVU381
 1068 029e 039F     		ldr	r7, [sp, #12]
 1069              	.LVL146:
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//ccDN8IqO.s 			page 67


2048:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 1070              		.loc 2 2048 3 is_stmt 0 view .LVU382
 1071              		.syntax unified
 1072              	@ 2048 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 1073 02a0 27FB1166 		smladx r6, r7, r1, r6
 1074              	@ 0 "" 2
 1075              	.LVL147:
 1076              		.loc 2 2049 3 is_stmt 1 view .LVU383
 1077              		.loc 2 2049 3 is_stmt 0 view .LVU384
 1078              		.thumb
 1079              		.syntax unified
 1080              	.LBE111:
 1081              	.LBE110:
 435:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****           acc2 = __SMLADX(x3, c0, acc2);
 1082              		.loc 1 435 11 is_stmt 1 view .LVU385
 1083              	.LBB112:
 1084              	.LBI112:
2044:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 1085              		.loc 2 2044 31 view .LVU386
 1086              	.LBB113:
2046:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 1087              		.loc 2 2046 3 view .LVU387
2048:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 1088              		.loc 2 2048 3 view .LVU388
 1089 02a4 029F     		ldr	r7, [sp, #8]
 1090              		.syntax unified
 1091              	@ 2048 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 1092 02a6 27FB1144 		smladx r4, r7, r1, r4
 1093              	@ 0 "" 2
 1094              	.LVL148:
 1095              		.loc 2 2049 3 view .LVU389
 1096              		.loc 2 2049 3 is_stmt 0 view .LVU390
 1097              		.thumb
 1098              		.syntax unified
 1099              	.LBE113:
 1100              	.LBE112:
 436:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****           acc3 = __SMLADX(x2, c0, acc3);
 1101              		.loc 1 436 11 is_stmt 1 view .LVU391
 1102              	.LBB114:
 1103              	.LBI114:
2044:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 1104              		.loc 2 2044 31 view .LVU392
 1105              	.LBB115:
2046:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 1106              		.loc 2 2046 3 view .LVU393
2048:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 1107              		.loc 2 2048 3 view .LVU394
 1108              		.syntax unified
 1109              	@ 2048 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 1110 02aa 22FB1152 		smladx r2, r2, r1, r5
 1111              	@ 0 "" 2
 1112              	.LVL149:
 1113              		.loc 2 2049 3 view .LVU395
 1114              		.loc 2 2049 3 is_stmt 0 view .LVU396
 1115              		.thumb
 1116              		.syntax unified
 1117              	.LBE115:
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//ccDN8IqO.s 			page 68


 1118              	.LBE114:
 437:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c **** 
 1119              		.loc 1 437 11 is_stmt 1 view .LVU397
 1120              	.LBB116:
 1121              	.LBI116:
2044:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 1122              		.loc 2 2044 31 view .LVU398
 1123              	.LBB117:
2046:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 1124              		.loc 2 2046 3 view .LVU399
2048:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 1125              		.loc 2 2048 3 view .LVU400
 1126              		.syntax unified
 1127              	@ 2048 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 1128 02ae 20FB11B1 		smladx r1, r0, r1, fp
 1129              	@ 0 "" 2
 1130              	.LVL150:
 1131              		.loc 2 2049 3 view .LVU401
 1132              		.loc 2 2049 3 is_stmt 0 view .LVU402
 1133              		.thumb
 1134              		.syntax unified
 1135              	.LBE117:
 1136              	.LBE116:
 439:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c **** #ifdef  ARM_MATH_BIG_ENDIAN
 1137              		.loc 1 439 3 is_stmt 1 view .LVU403
 439:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c **** #ifdef  ARM_MATH_BIG_ENDIAN
 1138              		.loc 1 439 8 is_stmt 0 view .LVU404
 1139 02b2 39F90A7C 		ldrsh	r7, [r9, #-10]
 1140              	.LVL151:
 445:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c **** #endif /*      #ifdef  ARM_MATH_BIG_ENDIAN     */
 1141              		.loc 1 445 9 is_stmt 1 view .LVU405
 445:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c **** #endif /*      #ifdef  ARM_MATH_BIG_ENDIAN     */
 1142              		.loc 1 445 12 is_stmt 0 view .LVU406
 1143 02b6 BFB2     		uxth	r7, r7
 1144              	.LVL152:
 449:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c **** 		px += 3U;
 1145              		.loc 1 449 9 is_stmt 1 view .LVU407
 449:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c **** 		px += 3U;
 1146              		.loc 1 449 12 is_stmt 0 view .LVU408
 1147 02b8 5B68     		ldr	r3, [r3, #4]
 1148              	.LVL153:
 450:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c **** 
 1149              		.loc 1 450 3 is_stmt 1 view .LVU409
 453:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****           acc1 = __SMLAD(x2, c0, acc1);
 1150              		.loc 1 453 11 view .LVU410
 1151              	.LBB118:
 1152              	.LBI118:
2044:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 1153              		.loc 2 2044 31 view .LVU411
 1154              	.LBB119:
2046:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 1155              		.loc 2 2046 3 view .LVU412
2048:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 1156              		.loc 2 2048 3 view .LVU413
 1157 02ba 029D     		ldr	r5, [sp, #8]
 1158              		.syntax unified
 1159              	@ 2048 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//ccDN8IqO.s 			page 69


 1160 02bc 25FB1765 		smladx r5, r5, r7, r6
 1161              	@ 0 "" 2
 1162              	.LVL154:
 1163              		.loc 2 2049 3 view .LVU414
 1164              		.loc 2 2049 3 is_stmt 0 view .LVU415
 1165              		.thumb
 1166              		.syntax unified
 1167              	.LBE119:
 1168              	.LBE118:
 453:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****           acc1 = __SMLAD(x2, c0, acc1);
 1169              		.loc 1 453 16 discriminator 1 view .LVU416
 1170 02c0 2E46     		mov	r6, r5
 1171              	.LVL155:
 454:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****           acc2 = __SMLADX(x2, c0, acc2);
 1172              		.loc 1 454 11 is_stmt 1 view .LVU417
 1173              	.LBB120:
 1174              	.LBI120:
2036:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 1175              		.loc 2 2036 31 view .LVU418
 1176              	.LBB121:
2038:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 1177              		.loc 2 2038 3 view .LVU419
2040:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 1178              		.loc 2 2040 3 view .LVU420
 1179              		.syntax unified
 1180              	@ 2040 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 1181 02c2 20FB0744 		smlad r4, r0, r7, r4
 1182              	@ 0 "" 2
 1183              	.LVL156:
2041:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 1184              		.loc 2 2041 3 view .LVU421
2041:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 1185              		.loc 2 2041 3 is_stmt 0 view .LVU422
 1186              		.thumb
 1187              		.syntax unified
 1188              	.LBE121:
 1189              	.LBE120:
 455:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****           acc3 = __SMLADX(x3, c0, acc3);
 1190              		.loc 1 455 11 is_stmt 1 view .LVU423
 1191              	.LBB122:
 1192              	.LBI122:
2044:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 1193              		.loc 2 2044 31 view .LVU424
 1194              	.LBB123:
2046:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 1195              		.loc 2 2046 3 view .LVU425
2048:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 1196              		.loc 2 2048 3 view .LVU426
 1197              		.syntax unified
 1198              	@ 2048 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 1199 02c6 20FB1720 		smladx r0, r0, r7, r2
 1200              	@ 0 "" 2
 1201              	.LVL157:
 1202              		.loc 2 2049 3 view .LVU427
 1203              		.loc 2 2049 3 is_stmt 0 view .LVU428
 1204              		.thumb
 1205              		.syntax unified
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//ccDN8IqO.s 			page 70


 1206              	.LBE123:
 1207              	.LBE122:
 455:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****           acc3 = __SMLADX(x3, c0, acc3);
 1208              		.loc 1 455 16 discriminator 1 view .LVU429
 1209 02ca 0546     		mov	r5, r0
 1210              	.LVL158:
 456:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****         }
 1211              		.loc 1 456 11 is_stmt 1 view .LVU430
 1212              	.LBB124:
 1213              	.LBI124:
2044:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 1214              		.loc 2 2044 31 view .LVU431
 1215              	.LBB125:
2046:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 1216              		.loc 2 2046 3 view .LVU432
2048:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 1217              		.loc 2 2048 3 view .LVU433
 1218              		.syntax unified
 1219              	@ 2048 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 1220 02cc 23FB171B 		smladx fp, r3, r7, r1
 1221              	@ 0 "" 2
 1222              	.LVL159:
 1223              		.loc 2 2049 3 view .LVU434
 1224              		.loc 2 2049 3 is_stmt 0 view .LVU435
 1225              		.thumb
 1226              		.syntax unified
 1227 02d0 7FE7     		b	.L23
 1228              	.LVL160:
 1229              	.L59:
 1230              		.loc 2 2049 3 view .LVU436
 1231              	.LBE125:
 1232              	.LBE124:
 481:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****       }
 482:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c **** 
 483:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****       /* If the blockSize2 is not a multiple of 4, compute any remaining output samples here.
 484:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****        ** No loop unrolling is used. */
 485:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****       blkCnt = (uint32_t) blockSize2 % 0x4U;
 1233              		.loc 1 485 14 view .LVU437
 1234 02d2 0A99     		ldr	r1, [sp, #40]
 1235 02d4 0B9D     		ldr	r5, [sp, #44]
 1236 02d6 0C9F     		ldr	r7, [sp, #48]
 1237 02d8 DDF83490 		ldr	r9, [sp, #52]
 1238 02dc 1998     		ldr	r0, [sp, #100]
 1239              		.loc 1 485 7 is_stmt 1 view .LVU438
 1240              		.loc 1 485 14 is_stmt 0 view .LVU439
 1241 02de 07F00307 		and	r7, r7, #3
 1242              	.LVL161:
 486:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c **** 
 487:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****       while (blkCnt > 0U)
 1243              		.loc 1 487 7 is_stmt 1 view .LVU440
 1244 02e2 DDF824C0 		ldr	ip, [sp, #36]
 1245 02e6 DDF81CE0 		ldr	lr, [sp, #28]
 1246 02ea DDF81480 		ldr	r8, [sp, #20]
 1247              		.loc 1 487 13 is_stmt 0 view .LVU441
 1248 02ee 39E0     		b	.L25
 1249              	.LVL162:
 1250              	.L27:
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//ccDN8IqO.s 			page 71


 488:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****       {
 489:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****         /* Accumulator is made zero for every iteration */
 490:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****         sum = 0;
 491:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c **** 
 492:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****         /* Apply loop unrolling and compute 4 MACs simultaneously. */
 493:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****         k = srcBLen >> 2U;
 494:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c **** 
 495:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****         /* First part of the processing with loop unrolling.  Compute 4 MACs at a time.
 496:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****          ** a second loop below computes MACs for the remaining 1 to 3 samples. */
 497:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****         while (k > 0U)
 498:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****         {
 499:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****           /* Perform the multiply-accumulates */
 500:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****           sum += ((q31_t) * px++ * *py--);
 1251              		.loc 1 500 11 is_stmt 1 view .LVU442
 1252              		.loc 1 500 27 is_stmt 0 view .LVU443
 1253 02f0 B3F900A0 		ldrsh	r10, [r3]
 1254              	.LVL163:
 1255              		.loc 1 500 36 view .LVU444
 1256 02f4 B4F900B0 		ldrsh	fp, [r4]
 1257              		.loc 1 500 15 view .LVU445
 1258 02f8 0BFB0A22 		mla	r2, fp, r10, r2
 1259              	.LVL164:
 501:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****           sum += ((q31_t) * px++ * *py--);
 1260              		.loc 1 501 11 is_stmt 1 view .LVU446
 1261              		.loc 1 501 27 is_stmt 0 view .LVU447
 1262 02fc B3F902A0 		ldrsh	r10, [r3, #2]
 1263              	.LVL165:
 1264              		.loc 1 501 36 view .LVU448
 1265 0300 34F902BC 		ldrsh	fp, [r4, #-2]
 1266              		.loc 1 501 15 view .LVU449
 1267 0304 0BFB0A22 		mla	r2, fp, r10, r2
 1268              	.LVL166:
 502:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****           sum += ((q31_t) * px++ * *py--);
 1269              		.loc 1 502 11 is_stmt 1 view .LVU450
 1270              		.loc 1 502 27 is_stmt 0 view .LVU451
 1271 0308 B3F904A0 		ldrsh	r10, [r3, #4]
 1272              	.LVL167:
 1273              		.loc 1 502 36 view .LVU452
 1274 030c 34F904BC 		ldrsh	fp, [r4, #-4]
 1275              		.loc 1 502 15 view .LVU453
 1276 0310 0BFB0A22 		mla	r2, fp, r10, r2
 1277              	.LVL168:
 503:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****           sum += ((q31_t) * px++ * *py--);
 1278              		.loc 1 503 11 is_stmt 1 view .LVU454
 1279              		.loc 1 503 27 is_stmt 0 view .LVU455
 1280 0314 B3F906A0 		ldrsh	r10, [r3, #6]
 1281              	.LVL169:
 1282              		.loc 1 503 36 view .LVU456
 1283 0318 34F906BC 		ldrsh	fp, [r4, #-6]
 1284              		.loc 1 503 15 view .LVU457
 1285 031c 0BFB0A22 		mla	r2, fp, r10, r2
 1286              	.LVL170:
 504:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c **** 
 505:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****           /* Decrement the loop counter */
 506:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****           k--;
 1287              		.loc 1 506 11 is_stmt 1 view .LVU458
 1288              		.loc 1 506 12 is_stmt 0 view .LVU459
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//ccDN8IqO.s 			page 72


 1289 0320 013E     		subs	r6, r6, #1
 1290              	.LVL171:
 503:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****           sum += ((q31_t) * px++ * *py--);
 1291              		.loc 1 503 39 view .LVU460
 1292 0322 083C     		subs	r4, r4, #8
 1293              	.LVL172:
 503:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****           sum += ((q31_t) * px++ * *py--);
 1294              		.loc 1 503 31 view .LVU461
 1295 0324 0833     		adds	r3, r3, #8
 1296              	.LVL173:
 1297              	.L26:
 497:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****         {
 1298              		.loc 1 497 18 is_stmt 1 view .LVU462
 1299 0326 002E     		cmp	r6, #0
 1300 0328 E2D1     		bne	.L27
 507:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****         }
 508:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c **** 
 509:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****         /* If the srcBLen is not a multiple of 4, compute any remaining MACs here.
 510:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****          ** No loop unrolling is used. */
 511:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****         k = srcBLen % 0x4U;
 1301              		.loc 1 511 9 view .LVU463
 1302              		.loc 1 511 11 is_stmt 0 view .LVU464
 1303 032a 0EF00306 		and	r6, lr, #3
 1304              	.LVL174:
 512:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c **** 
 513:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****         while (k > 0U)
 1305              		.loc 1 513 9 is_stmt 1 view .LVU465
 1306              		.loc 1 513 15 is_stmt 0 view .LVU466
 1307 032e 06E0     		b	.L28
 1308              	.L29:
 514:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****         {
 515:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****           /* Perform the multiply-accumulates */
 516:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****           sum += ((q31_t) * px++ * *py--);
 1309              		.loc 1 516 11 is_stmt 1 view .LVU467
 1310              	.LVL175:
 1311              		.loc 1 516 27 is_stmt 0 view .LVU468
 1312 0330 33F902AB 		ldrsh	r10, [r3], #2
 1313              	.LVL176:
 1314              		.loc 1 516 36 view .LVU469
 1315 0334 34F902B9 		ldrsh	fp, [r4], #-2
 1316              	.LVL177:
 1317              		.loc 1 516 15 view .LVU470
 1318 0338 0BFB0A22 		mla	r2, fp, r10, r2
 1319              	.LVL178:
 517:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c **** 
 518:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****           /* Decrement the loop counter */
 519:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****           k--;
 1320              		.loc 1 519 11 is_stmt 1 view .LVU471
 1321              		.loc 1 519 12 is_stmt 0 view .LVU472
 1322 033c 013E     		subs	r6, r6, #1
 1323              	.LVL179:
 1324              	.L28:
 513:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****         {
 1325              		.loc 1 513 18 is_stmt 1 view .LVU473
 1326 033e 002E     		cmp	r6, #0
 1327 0340 F6D1     		bne	.L29
 520:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****         }
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//ccDN8IqO.s 			page 73


 521:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c **** 
 522:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****         /* Store the result in the accumulator in the destination buffer. */
 523:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****         *pOut++ = (q15_t) (sum >> 15);
 1328              		.loc 1 523 9 view .LVU474
 1329              		.loc 1 523 14 is_stmt 0 view .LVU475
 1330 0342 019C     		ldr	r4, [sp, #4]
 1331              	.LVL180:
 1332              		.loc 1 523 19 view .LVU476
 1333 0344 42F3CF32 		sbfx	r2, r2, #15, #16
 1334              	.LVL181:
 1335              		.loc 1 523 17 view .LVU477
 1336 0348 24F8022B 		strh	r2, [r4], #2	@ movhi
 1337              	.LVL182:
 524:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c **** 
 525:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****         /* Increment the pointer pIn1 index, count by 1 */
 526:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****         count++;
 1338              		.loc 1 526 9 is_stmt 1 view .LVU478
 1339              		.loc 1 526 14 is_stmt 0 view .LVU479
 1340 034c 0CF1010C 		add	ip, ip, #1
 1341              	.LVL183:
 527:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c **** 
 528:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****         /* Update the inputA and inputB pointers for next MAC calculation */
 529:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****         if ((int32_t)firstIndex - (int32_t)srcBLen + 1 > 0)
 1342              		.loc 1 529 9 is_stmt 1 view .LVU480
 1343              		.loc 1 529 12 is_stmt 0 view .LVU481
 1344 0350 0029     		cmp	r1, #0
 1345 0352 0DDB     		blt	.L30
 530:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****         {
 531:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****           px = pIn1 + firstIndex - srcBLen + 1 + count;
 1346              		.loc 1 531 11 is_stmt 1 view .LVU482
 1347              		.loc 1 531 34 is_stmt 0 view .LVU483
 1348 0354 A0EB0E03 		sub	r3, r0, lr
 1349              	.LVL184:
 1350              		.loc 1 531 48 view .LVU484
 1351 0358 6344     		add	r3, r3, ip
 1352 035a 0133     		adds	r3, r3, #1
 1353 035c 08EB4303 		add	r3, r8, r3, lsl #1
 1354              	.LVL185:
 1355              	.L31:
 532:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****         }
 533:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****         else
 534:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****         {
 535:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****           px = pIn1 + count;
 536:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****         }
 537:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****         py = pSrc2;
 1356              		.loc 1 537 9 is_stmt 1 view .LVU485
 538:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c **** 
 539:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****         /* Decrement the loop counter */
 540:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****         blkCnt--;
 1357              		.loc 1 540 9 view .LVU486
 1358              		.loc 1 540 15 is_stmt 0 view .LVU487
 1359 0360 013F     		subs	r7, r7, #1
 1360              	.LVL186:
 523:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c **** 
 1361              		.loc 1 523 14 view .LVU488
 1362 0362 0194     		str	r4, [sp, #4]
 1363              	.LVL187:
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//ccDN8IqO.s 			page 74


 1364              	.L25:
 487:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****       {
 1365              		.loc 1 487 21 is_stmt 1 view .LVU489
 1366 0364 87B3     		cbz	r7, .L33
 490:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c **** 
 1367              		.loc 1 490 9 view .LVU490
 1368              	.LVL188:
 493:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c **** 
 1369              		.loc 1 493 9 view .LVU491
 493:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c **** 
 1370              		.loc 1 493 11 is_stmt 0 view .LVU492
 1371 0366 4FEA9E06 		lsr	r6, lr, #2
 1372              	.LVL189:
 497:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****         {
 1373              		.loc 1 497 9 is_stmt 1 view .LVU493
 497:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****         {
 1374              		.loc 1 497 15 is_stmt 0 view .LVU494
 1375 036a 069C     		ldr	r4, [sp, #24]
 490:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c **** 
 1376              		.loc 1 490 13 view .LVU495
 1377 036c 0022     		movs	r2, #0
 497:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****         {
 1378              		.loc 1 497 15 view .LVU496
 1379 036e DAE7     		b	.L26
 1380              	.LVL190:
 1381              	.L30:
 535:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****         }
 1382              		.loc 1 535 11 is_stmt 1 view .LVU497
 535:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****         }
 1383              		.loc 1 535 21 is_stmt 0 view .LVU498
 1384 0370 08EB4C03 		add	r3, r8, ip, lsl #1
 1385              	.LVL191:
 535:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****         }
 1386              		.loc 1 535 21 view .LVU499
 1387 0374 F4E7     		b	.L31
 1388              	.LVL192:
 1389              	.L18:
 541:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****       }
 542:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****     }
 543:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****     else
 544:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****     {
 545:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****       /* If the srcBLen is not a multiple of 4,
 546:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****        * the blockSize2 loop cannot be unrolled by 4 */
 547:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****       blkCnt = (uint32_t) blockSize2;
 1390              		.loc 1 547 7 is_stmt 1 view .LVU500
 548:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c **** 
 549:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****       while (blkCnt > 0U)
 1391              		.loc 1 549 7 view .LVU501
 285:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c **** 
 1392              		.loc 1 285 11 is_stmt 0 view .LVU502
 1393 0376 4FF0000C 		mov	ip, #0
 1394              	.LVL193:
 285:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c **** 
 1395              		.loc 1 285 11 view .LVU503
 1396 037a AE46     		mov	lr, r5
 1397 037c 079C     		ldr	r4, [sp, #28]
 1398 037e 059E     		ldr	r6, [sp, #20]
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//ccDN8IqO.s 			page 75


 1399              		.loc 1 549 13 view .LVU504
 1400 0380 18E0     		b	.L34
 1401              	.LVL194:
 1402              	.L35:
 550:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****       {
 551:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****         /* Accumulator is made zero for every iteration */
 552:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****         sum = 0;
 553:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c **** 
 554:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****         /* srcBLen number of MACS should be performed */
 555:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****         k = srcBLen;
 556:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c **** 
 557:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****         while (k > 0U)
 558:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****         {
 559:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****           /* Perform the multiply-accumulate */
 560:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****           sum += ((q31_t) * px++ * *py--);
 1403              		.loc 1 560 11 is_stmt 1 view .LVU505
 1404              		.loc 1 560 27 is_stmt 0 view .LVU506
 1405 0382 33F902AB 		ldrsh	r10, [r3], #2
 1406              	.LVL195:
 1407              		.loc 1 560 36 view .LVU507
 1408 0386 32F902B9 		ldrsh	fp, [r2], #-2
 1409              	.LVL196:
 1410              		.loc 1 560 15 view .LVU508
 1411 038a 0BFB0A88 		mla	r8, fp, r10, r8
 1412              	.LVL197:
 561:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c **** 
 562:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****           /* Decrement the loop counter */
 563:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****           k--;
 1413              		.loc 1 563 11 is_stmt 1 view .LVU509
 1414              		.loc 1 563 12 is_stmt 0 view .LVU510
 1415 038e 013D     		subs	r5, r5, #1
 1416              	.LVL198:
 1417              	.L38:
 557:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****         {
 1418              		.loc 1 557 18 is_stmt 1 view .LVU511
 1419 0390 002D     		cmp	r5, #0
 1420 0392 F6D1     		bne	.L35
 564:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****         }
 565:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c **** 
 566:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****         /* Store the result in the accumulator in the destination buffer. */
 567:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****         *pOut++ = (q15_t) (sum >> 15);
 1421              		.loc 1 567 9 view .LVU512
 1422              		.loc 1 567 14 is_stmt 0 view .LVU513
 1423 0394 019A     		ldr	r2, [sp, #4]
 1424              	.LVL199:
 1425              		.loc 1 567 19 view .LVU514
 1426 0396 48F3CF38 		sbfx	r8, r8, #15, #16
 1427              	.LVL200:
 1428              		.loc 1 567 17 view .LVU515
 1429 039a 22F8028B 		strh	r8, [r2], #2	@ movhi
 1430              	.LVL201:
 568:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c **** 
 569:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****         /* Increment the MAC count */
 570:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****         count++;
 1431              		.loc 1 570 9 is_stmt 1 view .LVU516
 1432              		.loc 1 570 14 is_stmt 0 view .LVU517
 1433 039e 0CF1010C 		add	ip, ip, #1
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//ccDN8IqO.s 			page 76


 1434              	.LVL202:
 571:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c **** 
 572:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****         /* Update the inputA and inputB pointers for next MAC calculation */
 573:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****         if ((int32_t)firstIndex - (int32_t)srcBLen + 1 > 0)
 1435              		.loc 1 573 9 is_stmt 1 view .LVU518
 1436              		.loc 1 573 12 is_stmt 0 view .LVU519
 1437 03a2 0029     		cmp	r1, #0
 1438 03a4 0CDB     		blt	.L36
 574:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****         {
 575:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****           px = pIn1 + firstIndex - srcBLen + 1 + count;
 1439              		.loc 1 575 11 is_stmt 1 view .LVU520
 1440              		.loc 1 575 34 is_stmt 0 view .LVU521
 1441 03a6 031B     		subs	r3, r0, r4
 1442              	.LVL203:
 1443              		.loc 1 575 48 view .LVU522
 1444 03a8 6344     		add	r3, r3, ip
 1445 03aa 0133     		adds	r3, r3, #1
 1446 03ac 06EB4303 		add	r3, r6, r3, lsl #1
 1447              	.LVL204:
 1448              	.L37:
 576:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****         }
 577:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****         else
 578:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****         {
 579:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****           px = pIn1 + count;
 580:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****         }
 581:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****         py = pSrc2;
 1449              		.loc 1 581 9 is_stmt 1 view .LVU523
 582:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c **** 
 583:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****         /* Decrement the loop counter */
 584:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****         blkCnt--;
 1450              		.loc 1 584 9 view .LVU524
 1451              		.loc 1 584 15 is_stmt 0 view .LVU525
 1452 03b0 013F     		subs	r7, r7, #1
 1453              	.LVL205:
 567:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c **** 
 1454              		.loc 1 567 14 view .LVU526
 1455 03b2 0192     		str	r2, [sp, #4]
 1456              	.LVL206:
 1457              	.L34:
 549:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****       {
 1458              		.loc 1 549 21 is_stmt 1 view .LVU527
 1459 03b4 3FB1     		cbz	r7, .L62
 549:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****       {
 1460              		.loc 1 549 21 is_stmt 0 view .LVU528
 1461 03b6 069A     		ldr	r2, [sp, #24]
 555:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c **** 
 1462              		.loc 1 555 11 view .LVU529
 1463 03b8 2546     		mov	r5, r4
 552:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c **** 
 1464              		.loc 1 552 13 view .LVU530
 1465 03ba 4FF00008 		mov	r8, #0
 1466 03be E7E7     		b	.L38
 1467              	.LVL207:
 1468              	.L36:
 579:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****         }
 1469              		.loc 1 579 11 is_stmt 1 view .LVU531
 579:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****         }
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//ccDN8IqO.s 			page 77


 1470              		.loc 1 579 21 is_stmt 0 view .LVU532
 1471 03c0 06EB4C03 		add	r3, r6, ip, lsl #1
 1472              	.LVL208:
 579:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****         }
 1473              		.loc 1 579 21 view .LVU533
 1474 03c4 F4E7     		b	.L37
 1475              	.LVL209:
 1476              	.L62:
 579:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****         }
 1477              		.loc 1 579 21 view .LVU534
 1478 03c6 7546     		mov	r5, lr
 1479              	.LVL210:
 1480              	.L33:
 585:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****       }
 586:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****     }
 587:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c **** 
 588:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c **** 
 589:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****     /* --------------------------
 590:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****      * Initializations of stage3
 591:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****      * -------------------------*/
 592:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c **** 
 593:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****     /* sum += x[srcALen-srcBLen+1] * y[srcBLen-1] + x[srcALen-srcBLen+2] * y[srcBLen-2] +...+ x[src
 594:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****      * sum += x[srcALen-srcBLen+2] * y[srcBLen-1] + x[srcALen-srcBLen+3] * y[srcBLen-2] +...+ x[src
 595:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****      * ....
 596:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****      * sum +=  x[srcALen-2] * y[srcBLen-1] + x[srcALen-1] * y[srcBLen-2]
 597:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****      * sum +=  x[srcALen-1] * y[srcBLen-1]
 598:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****      */
 599:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c **** 
 600:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****     /* In this stage the MAC operations are decreased by 1 for every iteration.
 601:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****        The count variable holds the number of MAC operations performed */
 602:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****     count = srcBLen - 1U;
 1481              		.loc 1 602 5 is_stmt 1 view .LVU535
 1482              		.loc 1 602 11 is_stmt 0 view .LVU536
 1483 03c8 079B     		ldr	r3, [sp, #28]
 1484              	.LVL211:
 1485              		.loc 1 602 11 view .LVU537
 1486 03ca 03F1FF3C 		add	ip, r3, #-1
 1487              	.LVL212:
 603:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c **** 
 604:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****     /* Working pointer of inputA */
 605:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****     pSrc1 = (pIn1 + srcALen) - (srcBLen - 1U);
 1488              		.loc 1 605 5 is_stmt 1 view .LVU538
 1489              		.loc 1 605 30 is_stmt 0 view .LVU539
 1490 03ce A9EB0304 		sub	r4, r9, r3
 1491 03d2 0134     		adds	r4, r4, #1
 1492              		.loc 1 605 11 view .LVU540
 1493 03d4 059B     		ldr	r3, [sp, #20]
 1494 03d6 03EB4404 		add	r4, r3, r4, lsl #1
 1495              	.LVL213:
 606:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****     px = pSrc1;
 1496              		.loc 1 606 5 is_stmt 1 view .LVU541
 607:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c **** 
 608:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****     /* Working pointer of inputB */
 609:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****     pSrc2 = pIn2 + (srcBLen - 1U);
 1497              		.loc 1 609 5 view .LVU542
 610:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****     pIn2 = pSrc2 - 1U;
 1498              		.loc 1 610 5 view .LVU543
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//ccDN8IqO.s 			page 78


 1499              		.loc 1 610 10 is_stmt 0 view .LVU544
 1500 03da 069B     		ldr	r3, [sp, #24]
 1501 03dc A3F1020E 		sub	lr, r3, #2
 1502              	.LVL214:
 611:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****     py = pIn2;
 1503              		.loc 1 611 5 is_stmt 1 view .LVU545
 612:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c **** 
 613:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****     /* -------------------
 614:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****      * Stage3 process
 615:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****      * ------------------*/
 616:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c **** 
 617:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****     /* For loop unrolling by 4, this stage is divided into two. */
 618:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****     /* First part of this stage computes the MAC operations greater than 4 */
 619:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****     /* Second part of this stage computes the MAC operations less than or equal to 4 */
 620:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c **** 
 621:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****     /* The first part of the stage starts here */
 622:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****     j = count >> 2U;
 1504              		.loc 1 622 5 view .LVU546
 1505              		.loc 1 622 7 is_stmt 0 view .LVU547
 1506 03e0 4FEA9C06 		lsr	r6, ip, #2
 1507              	.LVL215:
 623:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c **** 
 624:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****     while ((j > 0U) && (blockSize3 > 0))
 1508              		.loc 1 624 5 is_stmt 1 view .LVU548
 1509              		.loc 1 624 11 is_stmt 0 view .LVU549
 1510 03e4 2CE0     		b	.L39
 1511              	.LVL216:
 1512              	.L41:
 625:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****     {
 626:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****       /* Accumulator is made zero for every iteration */
 627:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****       sum = 0;
 628:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c **** 
 629:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****       /* Apply loop unrolling and compute 4 MACs simultaneously. */
 630:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****       k = count >> 2U;
 631:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c **** 
 632:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****       /* First part of the processing with loop unrolling.  Compute 4 MACs at a time.
 633:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****        ** a second loop below computes MACs for the remaining 1 to 3 samples. */
 634:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****       while (k > 0U)
 635:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****       {
 636:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****         /* x[srcALen - srcBLen + 1], x[srcALen - srcBLen + 2] are multiplied
 637:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****          * with y[srcBLen - 1], y[srcBLen - 2] respectively */
 638:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****         sum = __SMLADX(*__SIMD32(px)++, *__SIMD32(py)--, sum);
 1513              		.loc 1 638 9 is_stmt 1 view .LVU550
 1514              		.loc 1 638 24 is_stmt 0 view .LVU551
 1515 03e6 4846     		mov	r0, r9
 1516 03e8 50F8082B 		ldr	r2, [r0], #8
 1517              	.LVL217:
 1518              		.loc 1 638 41 view .LVU552
 1519 03ec 5746     		mov	r7, r10
 1520 03ee 57F80889 		ldr	r8, [r7], #-8
 1521              	.LVL218:
 1522              	.LBB126:
 1523              	.LBI126:
2044:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 1524              		.loc 2 2044 31 is_stmt 1 view .LVU553
 1525              	.LBB127:
2046:Drivers/CMSIS/Include/cmsis_gcc.h **** 
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//ccDN8IqO.s 			page 79


 1526              		.loc 2 2046 3 view .LVU554
2048:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 1527              		.loc 2 2048 3 view .LVU555
 1528              		.syntax unified
 1529              	@ 2048 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 1530 03f2 22FB1838 		smladx r8, r2, r8, r3
 1531              	@ 0 "" 2
 1532              	.LVL219:
 1533              		.loc 2 2049 3 view .LVU556
 1534              		.loc 2 2049 3 is_stmt 0 view .LVU557
 1535              		.thumb
 1536              		.syntax unified
 1537              	.LBE127:
 1538              	.LBE126:
 639:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****         /* x[srcALen - srcBLen + 3], x[srcALen - srcBLen + 4] are multiplied
 640:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****          * with y[srcBLen - 3], y[srcBLen - 4] respectively */
 641:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****         sum = __SMLADX(*__SIMD32(px)++, *__SIMD32(py)--, sum);
 1539              		.loc 1 641 9 is_stmt 1 view .LVU558
 1540              		.loc 1 641 24 is_stmt 0 view .LVU559
 1541 03f6 D9F80430 		ldr	r3, [r9, #4]
 1542              	.LVL220:
 1543              		.loc 1 641 41 view .LVU560
 1544 03fa 5AF8042C 		ldr	r2, [r10, #-4]
 1545              	.LVL221:
 1546              	.LBB128:
 1547              	.LBI128:
2044:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 1548              		.loc 2 2044 31 is_stmt 1 view .LVU561
 1549              	.LBB129:
2046:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 1550              		.loc 2 2046 3 view .LVU562
2048:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 1551              		.loc 2 2048 3 view .LVU563
 1552              		.syntax unified
 1553              	@ 2048 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 1554 03fe 23FB1283 		smladx r3, r3, r2, r8
 1555              	@ 0 "" 2
 1556              	.LVL222:
 1557              		.loc 2 2049 3 view .LVU564
 1558              		.loc 2 2049 3 is_stmt 0 view .LVU565
 1559              		.thumb
 1560              		.syntax unified
 1561              	.LBE129:
 1562              	.LBE128:
 642:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c **** 
 643:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****         /* Decrement the loop counter */
 644:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****         k--;
 1563              		.loc 1 644 9 is_stmt 1 view .LVU566
 1564              		.loc 1 644 10 is_stmt 0 view .LVU567
 1565 0402 0139     		subs	r1, r1, #1
 1566              	.LVL223:
 641:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c **** 
 1567              		.loc 1 641 54 view .LVU568
 1568 0404 BA46     		mov	r10, r7
 641:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c **** 
 1569              		.loc 1 641 37 view .LVU569
 1570 0406 8146     		mov	r9, r0
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//ccDN8IqO.s 			page 80


 1571              	.LVL224:
 1572              	.L40:
 634:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****       {
 1573              		.loc 1 634 16 is_stmt 1 view .LVU570
 1574 0408 0029     		cmp	r1, #0
 1575 040a ECD1     		bne	.L41
 645:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****       }
 646:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c **** 
 647:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****       /* For the next MAC operations, the pointer py is used without SIMD
 648:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****        * So, py is incremented by 1 */
 649:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****       py = py + 1U;
 1576              		.loc 1 649 15 is_stmt 0 view .LVU571
 1577 040c 4946     		mov	r1, r9
 1578              	.LVL225:
 1579              		.loc 1 649 15 view .LVU572
 1580 040e 5246     		mov	r2, r10
 1581              		.loc 1 649 7 is_stmt 1 view .LVU573
 1582              		.loc 1 649 15 is_stmt 0 view .LVU574
 1583 0410 0232     		adds	r2, r2, #2
 1584              	.LVL226:
 650:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c **** 
 651:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****       /* If the count is not a multiple of 4, compute any remaining MACs here.
 652:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****        ** No loop unrolling is used. */
 653:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****       k = count % 0x4U;
 1585              		.loc 1 653 7 is_stmt 1 view .LVU575
 1586              		.loc 1 653 9 is_stmt 0 view .LVU576
 1587 0412 0CF00307 		and	r7, ip, #3
 1588              	.LVL227:
 654:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c **** 
 655:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****       while (k > 0U)
 1589              		.loc 1 655 7 is_stmt 1 view .LVU577
 1590              		.loc 1 655 13 is_stmt 0 view .LVU578
 1591 0416 06E0     		b	.L42
 1592              	.LVL228:
 1593              	.L43:
 656:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****       {
 657:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****         /* sum += x[srcALen - srcBLen + 5] * y[srcBLen - 5] */
 658:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****         sum = __SMLAD(*px++, *py--, sum);
 1594              		.loc 1 658 9 is_stmt 1 view .LVU579
 1595              		.loc 1 658 23 is_stmt 0 view .LVU580
 1596 0418 31F9020B 		ldrsh	r0, [r1], #2
 1597              	.LVL229:
 1598              		.loc 1 658 30 view .LVU581
 1599 041c 32F90289 		ldrsh	r8, [r2], #-2
 1600              	.LVL230:
 1601              	.LBB130:
 1602              	.LBI130:
2036:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 1603              		.loc 2 2036 31 is_stmt 1 view .LVU582
 1604              	.LBB131:
2038:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 1605              		.loc 2 2038 3 view .LVU583
2040:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 1606              		.loc 2 2040 3 view .LVU584
 1607              		.syntax unified
 1608              	@ 2040 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 1609 0420 20FB0833 		smlad r3, r0, r8, r3
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//ccDN8IqO.s 			page 81


 1610              	@ 0 "" 2
 1611              	.LVL231:
2041:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 1612              		.loc 2 2041 3 view .LVU585
2041:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 1613              		.loc 2 2041 3 is_stmt 0 view .LVU586
 1614              		.thumb
 1615              		.syntax unified
 1616              	.LBE131:
 1617              	.LBE130:
 659:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c **** 
 660:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****         /* Decrement the loop counter */
 661:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****         k--;
 1618              		.loc 1 661 9 is_stmt 1 view .LVU587
 1619              		.loc 1 661 10 is_stmt 0 view .LVU588
 1620 0424 013F     		subs	r7, r7, #1
 1621              	.LVL232:
 1622              	.L42:
 655:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****       {
 1623              		.loc 1 655 16 is_stmt 1 view .LVU589
 1624 0426 002F     		cmp	r7, #0
 1625 0428 F6D1     		bne	.L43
 662:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****       }
 663:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c **** 
 664:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****       /* Store the result in the accumulator in the destination buffer. */
 665:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****       *pOut++ = (q15_t) (sum >> 15);
 1626              		.loc 1 665 7 view .LVU590
 1627              		.loc 1 665 12 is_stmt 0 view .LVU591
 1628 042a 019A     		ldr	r2, [sp, #4]
 1629              	.LVL233:
 1630              		.loc 1 665 17 view .LVU592
 1631 042c 43F3CF33 		sbfx	r3, r3, #15, #16
 1632              	.LVL234:
 1633              		.loc 1 665 15 view .LVU593
 1634 0430 22F8023B 		strh	r3, [r2], #2	@ movhi
 1635              	.LVL235:
 666:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c **** 
 667:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****       /* Update the inputA and inputB pointers for next MAC calculation */
 668:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****       px = ++pSrc1;
 1636              		.loc 1 668 7 is_stmt 1 view .LVU594
 1637              		.loc 1 668 10 is_stmt 0 view .LVU595
 1638 0434 0234     		adds	r4, r4, #2
 1639              	.LVL236:
 669:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****       py = pIn2;
 1640              		.loc 1 669 7 is_stmt 1 view .LVU596
 670:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c **** 
 671:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****       /* Decrement the MAC count */
 672:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****       count--;
 1641              		.loc 1 672 7 view .LVU597
 1642              		.loc 1 672 12 is_stmt 0 view .LVU598
 1643 0436 0CF1FF3C 		add	ip, ip, #-1
 1644              	.LVL237:
 673:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c **** 
 674:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****       /* Decrement the loop counter */
 675:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****       blockSize3--;
 1645              		.loc 1 675 7 is_stmt 1 view .LVU599
 1646              		.loc 1 675 17 is_stmt 0 view .LVU600
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//ccDN8IqO.s 			page 82


 1647 043a 013D     		subs	r5, r5, #1
 1648              	.LVL238:
 676:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c **** 
 677:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****       j--;
 1649              		.loc 1 677 7 is_stmt 1 view .LVU601
 1650              		.loc 1 677 8 is_stmt 0 view .LVU602
 1651 043c 013E     		subs	r6, r6, #1
 1652              	.LVL239:
 665:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c **** 
 1653              		.loc 1 665 12 view .LVU603
 1654 043e 0192     		str	r2, [sp, #4]
 1655              	.LVL240:
 1656              	.L39:
 624:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****     {
 1657              		.loc 1 624 21 is_stmt 1 view .LVU604
 1658 0440 2EB3     		cbz	r6, .L56
 624:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****     {
 1659              		.loc 1 624 21 is_stmt 0 discriminator 1 view .LVU605
 1660 0442 002D     		cmp	r5, #0
 1661 0444 06DD     		ble	.L63
 627:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c **** 
 1662              		.loc 1 627 7 is_stmt 1 view .LVU606
 1663              	.LVL241:
 630:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c **** 
 1664              		.loc 1 630 7 view .LVU607
 630:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c **** 
 1665              		.loc 1 630 9 is_stmt 0 view .LVU608
 1666 0446 4FEA9C09 		lsr	r9, ip, #2
 1667              	.LVL242:
 634:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****       {
 1668              		.loc 1 634 7 is_stmt 1 view .LVU609
 627:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c **** 
 1669              		.loc 1 627 11 is_stmt 0 view .LVU610
 1670 044a 0023     		movs	r3, #0
 1671 044c 4946     		mov	r1, r9
 1672 044e F246     		mov	r10, lr
 1673 0450 A146     		mov	r9, r4
 1674              	.LVL243:
 634:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****       {
 1675              		.loc 1 634 13 view .LVU611
 1676 0452 D9E7     		b	.L40
 1677              	.LVL244:
 1678              	.L63:
 634:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****       {
 1679              		.loc 1 634 13 view .LVU612
 1680 0454 DDF804E0 		ldr	lr, [sp, #4]
 1681              	.LVL245:
 634:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****       {
 1682              		.loc 1 634 13 view .LVU613
 1683 0458 12E0     		b	.L47
 1684              	.LVL246:
 1685              	.L46:
 678:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****     }
 679:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c **** 
 680:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****     /* The second part of the stage starts here */
 681:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****     /* SIMD is not used for the next MAC operations,
 682:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****      * so pointer py is updated to read only one sample at a time */
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//ccDN8IqO.s 			page 83


 683:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****     py = py + 1U;
 684:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c **** 
 685:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****     while (blockSize3 > 0)
 686:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****     {
 687:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****       /* Accumulator is made zero for every iteration */
 688:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****       sum = 0;
 689:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c **** 
 690:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****       /* Apply loop unrolling and compute 4 MACs simultaneously. */
 691:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****       k = count;
 692:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c **** 
 693:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****       while (k > 0U)
 694:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****       {
 695:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****         /* Perform the multiply-accumulates */
 696:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****         /* sum +=  x[srcALen-1] * y[srcBLen-1] */
 697:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****         sum = __SMLAD(*px++, *py--, sum);
 1686              		.loc 1 697 9 is_stmt 1 view .LVU614
 1687              		.loc 1 697 23 is_stmt 0 view .LVU615
 1688 045a 33F9026B 		ldrsh	r6, [r3], #2
 1689              	.LVL247:
 1690              		.loc 1 697 30 view .LVU616
 1691 045e 32F90279 		ldrsh	r7, [r2], #-2
 1692              	.LVL248:
 1693              	.LBB132:
 1694              	.LBI132:
2036:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 1695              		.loc 2 2036 31 is_stmt 1 view .LVU617
 1696              	.LBB133:
2038:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 1697              		.loc 2 2038 3 view .LVU618
2040:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 1698              		.loc 2 2040 3 view .LVU619
 1699              		.syntax unified
 1700              	@ 2040 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 1701 0462 26FB0711 		smlad r1, r6, r7, r1
 1702              	@ 0 "" 2
 1703              	.LVL249:
2041:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 1704              		.loc 2 2041 3 view .LVU620
2041:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 1705              		.loc 2 2041 3 is_stmt 0 view .LVU621
 1706              		.thumb
 1707              		.syntax unified
 1708              	.LBE133:
 1709              	.LBE132:
 698:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c **** 
 699:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****         /* Decrement the loop counter */
 700:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****         k--;
 1710              		.loc 1 700 9 is_stmt 1 view .LVU622
 1711              		.loc 1 700 10 is_stmt 0 view .LVU623
 1712 0466 0138     		subs	r0, r0, #1
 1713              	.LVL250:
 1714              	.L48:
 693:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****       {
 1715              		.loc 1 693 16 is_stmt 1 view .LVU624
 1716 0468 0028     		cmp	r0, #0
 1717 046a F6D1     		bne	.L46
 701:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****       }
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//ccDN8IqO.s 			page 84


 702:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c **** 
 703:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****       /* Store the result in the accumulator in the destination buffer. */
 704:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****       *pOut++ = (q15_t) (sum >> 15);
 1718              		.loc 1 704 7 view .LVU625
 1719              		.loc 1 704 12 is_stmt 0 view .LVU626
 1720 046c 7346     		mov	r3, lr
 1721              	.LVL251:
 1722              		.loc 1 704 17 view .LVU627
 1723 046e 41F3CF31 		sbfx	r1, r1, #15, #16
 1724              	.LVL252:
 1725              		.loc 1 704 15 view .LVU628
 1726 0472 23F8021B 		strh	r1, [r3], #2	@ movhi
 1727              	.LVL253:
 705:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c **** 
 706:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****       /* Update the inputA and inputB pointers for next MAC calculation */
 707:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****       px = ++pSrc1;
 1728              		.loc 1 707 7 is_stmt 1 view .LVU629
 1729              		.loc 1 707 10 is_stmt 0 view .LVU630
 1730 0476 0234     		adds	r4, r4, #2
 1731              	.LVL254:
 708:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****       py = pSrc2;
 1732              		.loc 1 708 7 is_stmt 1 view .LVU631
 709:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c **** 
 710:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****       /* Decrement the MAC count */
 711:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****       count--;
 1733              		.loc 1 711 7 view .LVU632
 1734              		.loc 1 711 12 is_stmt 0 view .LVU633
 1735 0478 0CF1FF3C 		add	ip, ip, #-1
 1736              	.LVL255:
 712:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c **** 
 713:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****       /* Decrement the loop counter */
 714:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****       blockSize3--;
 1737              		.loc 1 714 7 is_stmt 1 view .LVU634
 1738              		.loc 1 714 17 is_stmt 0 view .LVU635
 1739 047c 013D     		subs	r5, r5, #1
 1740              	.LVL256:
 704:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c **** 
 1741              		.loc 1 704 12 view .LVU636
 1742 047e 9E46     		mov	lr, r3
 1743              	.LVL257:
 1744              	.L47:
 685:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****     {
 1745              		.loc 1 685 23 is_stmt 1 view .LVU637
 1746 0480 002D     		cmp	r5, #0
 1747 0482 07DD     		ble	.L64
 685:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****     {
 1748              		.loc 1 685 23 is_stmt 0 view .LVU638
 1749 0484 069A     		ldr	r2, [sp, #24]
 1750 0486 2346     		mov	r3, r4
 691:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c **** 
 1751              		.loc 1 691 9 view .LVU639
 1752 0488 6046     		mov	r0, ip
 688:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c **** 
 1753              		.loc 1 688 11 view .LVU640
 1754 048a 0021     		movs	r1, #0
 1755 048c ECE7     		b	.L48
 1756              	.LVL258:
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//ccDN8IqO.s 			page 85


 1757              	.L56:
 688:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c **** 
 1758              		.loc 1 688 11 view .LVU641
 1759 048e DDF804E0 		ldr	lr, [sp, #4]
 1760              	.LVL259:
 688:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c **** 
 1761              		.loc 1 688 11 view .LVU642
 1762 0492 F5E7     		b	.L47
 1763              	.LVL260:
 1764              	.L64:
 715:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****     }
 716:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c **** 
 717:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****     /* set status as ARM_MATH_SUCCESS */
 718:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****     status = ARM_MATH_SUCCESS;
 1765              		.loc 1 718 12 view .LVU643
 1766 0494 0020     		movs	r0, #0
 1767              	.LVL261:
 1768              	.L2:
 719:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****   }
 720:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c **** 
 721:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****   /* Return to application */
 722:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****   return (status);
 1769              		.loc 1 722 3 is_stmt 1 view .LVU644
 723:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c **** 
 724:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c **** #else
 725:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c **** 
 726:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****   q15_t *pIn1;                                   /* inputA pointer               */
 727:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****   q15_t *pIn2;                                   /* inputB pointer               */
 728:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****   q15_t *pOut = pDst;                            /* output pointer               */
 729:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****   q31_t sum, acc0, acc1, acc2, acc3;             /* Accumulator                  */
 730:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****   q15_t *px;                                     /* Intermediate inputA pointer  */
 731:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****   q15_t *py;                                     /* Intermediate inputB pointer  */
 732:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****   q15_t *pSrc1, *pSrc2;                          /* Intermediate pointers        */
 733:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****   q31_t x0, x1, x2, x3, c0;
 734:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****   uint32_t j, k, count, check, blkCnt;
 735:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****   int32_t blockSize1, blockSize2, blockSize3;    /* loop counters                 */
 736:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****   arm_status status;                             /* status of Partial convolution */
 737:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****   q15_t a, b;
 738:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c **** 
 739:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****   /* Check for range of output samples to be calculated */
 740:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****   if ((firstIndex + numPoints) > ((srcALen + (srcBLen - 1U))))
 741:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****   {
 742:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****     /* Set status as ARM_MATH_ARGUMENT_ERROR */
 743:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****     status = ARM_MATH_ARGUMENT_ERROR;
 744:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****   }
 745:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****   else
 746:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****   {
 747:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c **** 
 748:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****     /* The algorithm implementation is based on the lengths of the inputs. */
 749:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****     /* srcB is always made to slide across srcA. */
 750:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****     /* So srcBLen is always considered as shorter or equal to srcALen */
 751:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****     if (srcALen >=srcBLen)
 752:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****     {
 753:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****       /* Initialization of inputA pointer */
 754:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****       pIn1 = pSrcA;
 755:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c **** 
 756:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****       /* Initialization of inputB pointer */
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//ccDN8IqO.s 			page 86


 757:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****       pIn2 = pSrcB;
 758:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****     }
 759:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****     else
 760:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****     {
 761:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****       /* Initialization of inputA pointer */
 762:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****       pIn1 = pSrcB;
 763:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c **** 
 764:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****       /* Initialization of inputB pointer */
 765:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****       pIn2 = pSrcA;
 766:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c **** 
 767:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****       /* srcBLen is always considered as shorter or equal to srcALen */
 768:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****       j = srcBLen;
 769:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****       srcBLen = srcALen;
 770:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****       srcALen = j;
 771:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****     }
 772:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c **** 
 773:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****     /* Conditions to check which loopCounter holds
 774:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****      * the first and last indices of the output samples to be calculated. */
 775:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****     check = firstIndex + numPoints;
 776:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****     blockSize3 = ((int32_t)check > (int32_t)srcALen) ? (int32_t)check - (int32_t)srcALen : 0;
 777:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****     blockSize3 = ((int32_t)firstIndex > (int32_t)srcALen - 1) ? blockSize3 - (int32_t)firstIndex + 
 778:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****     blockSize1 = ((int32_t) srcBLen - 1) - (int32_t) firstIndex;
 779:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****     blockSize1 = (blockSize1 > 0) ? ((check > (srcBLen - 1U)) ? blockSize1 :
 780:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****                                      (int32_t) numPoints) : 0;
 781:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****     blockSize2 = ((int32_t) check - blockSize3) -
 782:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****       (blockSize1 + (int32_t) firstIndex);
 783:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****     blockSize2 = (blockSize2 > 0) ? blockSize2 : 0;
 784:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c **** 
 785:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****     /* conv(x,y) at n = x[n] * y[0] + x[n-1] * y[1] + x[n-2] * y[2] + ...+ x[n-N+1] * y[N -1] */
 786:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****     /* The function is internally
 787:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****      * divided into three stages according to the number of multiplications that has to be
 788:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****      * taken place between inputA samples and inputB samples. In the first stage of the
 789:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****      * algorithm, the multiplications increase by one for every iteration.
 790:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****      * In the second stage of the algorithm, srcBLen number of multiplications are done.
 791:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****      * In the third stage of the algorithm, the multiplications decrease by one
 792:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****      * for every iteration. */
 793:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c **** 
 794:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****     /* Set the output pointer to point to the firstIndex
 795:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****      * of the output sample to be calculated. */
 796:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****     pOut = pDst + firstIndex;
 797:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c **** 
 798:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****     /* --------------------------
 799:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****      * Initializations of stage1
 800:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****      * -------------------------*/
 801:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c **** 
 802:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****     /* sum = x[0] * y[0]
 803:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****      * sum = x[0] * y[1] + x[1] * y[0]
 804:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****      * ....
 805:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****      * sum = x[0] * y[srcBlen - 1] + x[1] * y[srcBlen - 2] +...+ x[srcBLen - 1] * y[0]
 806:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****      */
 807:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c **** 
 808:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****     /* In this stage the MAC operations are increased by 1 for every iteration.
 809:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****        The count variable holds the number of MAC operations performed.
 810:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****        Since the partial convolution starts from firstIndex
 811:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****        Number of Macs to be performed is firstIndex + 1 */
 812:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****     count = 1U + firstIndex;
 813:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c **** 
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//ccDN8IqO.s 			page 87


 814:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****     /* Working pointer of inputA */
 815:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****     px = pIn1;
 816:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c **** 
 817:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****     /* Working pointer of inputB */
 818:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****     pSrc2 = pIn2 + firstIndex;
 819:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****     py = pSrc2;
 820:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c **** 
 821:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****     /* ------------------------
 822:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****      * Stage1 process
 823:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****      * ----------------------*/
 824:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c **** 
 825:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****     /* For loop unrolling by 4, this stage is divided into two. */
 826:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****     /* First part of this stage computes the MAC operations less than 4 */
 827:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****     /* Second part of this stage computes the MAC operations greater than or equal to 4 */
 828:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c **** 
 829:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****     /* The first part of the stage starts here */
 830:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****   while ((count < 4U) && (blockSize1 > 0))
 831:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****     {
 832:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****       /* Accumulator is made zero for every iteration */
 833:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****       sum = 0;
 834:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c **** 
 835:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****       /* Loop over number of MAC operations between
 836:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****        * inputA samples and inputB samples */
 837:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****       k = count;
 838:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c **** 
 839:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****       while (k > 0U)
 840:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****       {
 841:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****         /* Perform the multiply-accumulates */
 842:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****       sum += ((q31_t) * px++ * *py--);
 843:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c **** 
 844:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****         /* Decrement the loop counter */
 845:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****         k--;
 846:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****       }
 847:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c **** 
 848:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****       /* Store the result in the accumulator in the destination buffer. */
 849:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****       *pOut++ = (q15_t) (sum >> 15);
 850:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c **** 
 851:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****       /* Update the inputA and inputB pointers for next MAC calculation */
 852:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****       py = ++pSrc2;
 853:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****       px = pIn1;
 854:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c **** 
 855:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****       /* Increment the MAC count */
 856:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****       count++;
 857:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c **** 
 858:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****       /* Decrement the loop counter */
 859:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****       blockSize1--;
 860:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****     }
 861:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c **** 
 862:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****     /* The second part of the stage starts here */
 863:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****     /* The internal loop, over count, is unrolled by 4 */
 864:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****     /* To, read the last two inputB samples using SIMD:
 865:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****      * y[srcBLen] and y[srcBLen-1] coefficients, py is decremented by 1 */
 866:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****     py = py - 1;
 867:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c **** 
 868:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****   while (blockSize1 > 0)
 869:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****     {
 870:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****       /* Accumulator is made zero for every iteration */
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//ccDN8IqO.s 			page 88


 871:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****       sum = 0;
 872:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c **** 
 873:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****       /* Apply loop unrolling and compute 4 MACs simultaneously. */
 874:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****       k = count >> 2U;
 875:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c **** 
 876:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****       /* First part of the processing with loop unrolling.  Compute 4 MACs at a time.
 877:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****        ** a second loop below computes MACs for the remaining 1 to 3 samples. */
 878:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c **** 	py++;
 879:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c **** 
 880:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****     while (k > 0U)
 881:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****     {
 882:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****       /* Perform the multiply-accumulates */
 883:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****         sum += ((q31_t) * px++ * *py--);
 884:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****         sum += ((q31_t) * px++ * *py--);
 885:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****         sum += ((q31_t) * px++ * *py--);
 886:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****         sum += ((q31_t) * px++ * *py--);
 887:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c **** 
 888:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****       /* Decrement the loop counter */
 889:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****       k--;
 890:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****     }
 891:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c **** 
 892:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****       /* If the count is not a multiple of 4, compute any remaining MACs here.
 893:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****        ** No loop unrolling is used. */
 894:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****       k = count % 0x4U;
 895:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c **** 
 896:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****       while (k > 0U)
 897:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****       {
 898:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****         /* Perform the multiply-accumulates */
 899:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****       sum += ((q31_t) * px++ * *py--);
 900:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c **** 
 901:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****         /* Decrement the loop counter */
 902:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****         k--;
 903:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****       }
 904:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c **** 
 905:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****       /* Store the result in the accumulator in the destination buffer. */
 906:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****       *pOut++ = (q15_t) (sum >> 15);
 907:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c **** 
 908:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****       /* Update the inputA and inputB pointers for next MAC calculation */
 909:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****       py = ++pSrc2 - 1U;
 910:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****       px = pIn1;
 911:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c **** 
 912:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****       /* Increment the MAC count */
 913:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****       count++;
 914:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c **** 
 915:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****       /* Decrement the loop counter */
 916:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****       blockSize1--;
 917:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****     }
 918:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c **** 
 919:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****     /* --------------------------
 920:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****      * Initializations of stage2
 921:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****      * ------------------------*/
 922:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c **** 
 923:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****     /* sum = x[0] * y[srcBLen-1] + x[1] * y[srcBLen-2] +...+ x[srcBLen-1] * y[0]
 924:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****      * sum = x[1] * y[srcBLen-1] + x[2] * y[srcBLen-2] +...+ x[srcBLen] * y[0]
 925:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****      * ....
 926:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****      * sum = x[srcALen-srcBLen-2] * y[srcBLen-1] + x[srcALen] * y[srcBLen-2] +...+ x[srcALen-1] * y
 927:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****      */
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//ccDN8IqO.s 			page 89


 928:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c **** 
 929:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****     /* Working pointer of inputA */
 930:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****     if ((int32_t)firstIndex - (int32_t)srcBLen + 1 > 0)
 931:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****     {
 932:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****       px = pIn1 + firstIndex - srcBLen + 1;
 933:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****     }
 934:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****     else
 935:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****     {
 936:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****       px = pIn1;
 937:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****     }
 938:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c **** 
 939:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****     /* Working pointer of inputB */
 940:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****     pSrc2 = pIn2 + (srcBLen - 1U);
 941:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****     py = pSrc2;
 942:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c **** 
 943:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****     /* count is the index by which the pointer pIn1 to be incremented */
 944:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****     count = 0U;
 945:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c **** 
 946:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c **** 
 947:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****     /* --------------------
 948:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****      * Stage2 process
 949:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****      * -------------------*/
 950:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c **** 
 951:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****     /* Stage2 depends on srcBLen as in this stage srcBLen number of MACS are performed.
 952:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****      * So, to loop unroll over blockSize2,
 953:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****      * srcBLen should be greater than or equal to 4 */
 954:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****     if (srcBLen >= 4U)
 955:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****     {
 956:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****       /* Loop unroll over blockSize2, by 4 */
 957:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****       blkCnt = ((uint32_t) blockSize2 >> 2U);
 958:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c **** 
 959:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****       while (blkCnt > 0U)
 960:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****       {
 961:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****       py = py - 1U;
 962:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c **** 
 963:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****         /* Set all accumulators to zero */
 964:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****         acc0 = 0;
 965:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****         acc1 = 0;
 966:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****         acc2 = 0;
 967:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****         acc3 = 0;
 968:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c **** 
 969:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****       /* read x[0], x[1] samples */
 970:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c **** 	  a = *px++;
 971:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c **** 	  b = *px++;
 972:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c **** 
 973:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c **** #ifndef ARM_MATH_BIG_ENDIAN
 974:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c **** 
 975:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c **** 	  x0 = __PKHBT(a, b, 16);
 976:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c **** 	  a = *px;
 977:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c **** 	  x1 = __PKHBT(b, a, 16);
 978:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c **** 
 979:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c **** #else
 980:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c **** 
 981:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c **** 	  x0 = __PKHBT(b, a, 16);
 982:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c **** 	  a = *px;
 983:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c **** 	  x1 = __PKHBT(a, b, 16);
 984:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c **** 
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//ccDN8IqO.s 			page 90


 985:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c **** #endif	/*	#ifndef ARM_MATH_BIG_ENDIAN	   */
 986:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c **** 
 987:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****       /* Apply loop unrolling and compute 4 MACs simultaneously. */
 988:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****       k = srcBLen >> 2U;
 989:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c **** 
 990:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****       /* First part of the processing with loop unrolling.  Compute 4 MACs at a time.
 991:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****        ** a second loop below computes MACs for the remaining 1 to 3 samples. */
 992:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****       do
 993:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****       {
 994:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****         /* Read the last two inputB samples using SIMD:
 995:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****          * y[srcBLen - 1] and y[srcBLen - 2] */
 996:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c **** 		a = *py;
 997:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c **** 		b = *(py+1);
 998:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c **** 		py -= 2;
 999:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c **** 
1000:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c **** #ifndef ARM_MATH_BIG_ENDIAN
1001:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c **** 
1002:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c **** 		c0 = __PKHBT(a, b, 16);
1003:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c **** 
1004:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c **** #else
1005:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c **** 
1006:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****  		c0 = __PKHBT(b, a, 16);;
1007:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c **** 
1008:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c **** #endif	/*	#ifndef ARM_MATH_BIG_ENDIAN	*/
1009:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c **** 
1010:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****         /* acc0 +=  x[0] * y[srcBLen - 1] + x[1] * y[srcBLen - 2] */
1011:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****         acc0 = __SMLADX(x0, c0, acc0);
1012:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c **** 
1013:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****         /* acc1 +=  x[1] * y[srcBLen - 1] + x[2] * y[srcBLen - 2] */
1014:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****         acc1 = __SMLADX(x1, c0, acc1);
1015:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c **** 
1016:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c **** 	  a = *px;
1017:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c **** 	  b = *(px + 1);
1018:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c **** 
1019:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c **** #ifndef ARM_MATH_BIG_ENDIAN
1020:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c **** 
1021:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c **** 	  x2 = __PKHBT(a, b, 16);
1022:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c **** 	  a = *(px + 2);
1023:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c **** 	  x3 = __PKHBT(b, a, 16);
1024:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c **** 
1025:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c **** #else
1026:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c **** 
1027:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c **** 	  x2 = __PKHBT(b, a, 16);
1028:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c **** 	  a = *(px + 2);
1029:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c **** 	  x3 = __PKHBT(a, b, 16);
1030:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c **** 
1031:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c **** #endif	/*	#ifndef ARM_MATH_BIG_ENDIAN	   */
1032:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c **** 
1033:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****         /* acc2 +=  x[2] * y[srcBLen - 1] + x[3] * y[srcBLen - 2] */
1034:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****         acc2 = __SMLADX(x2, c0, acc2);
1035:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c **** 
1036:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****         /* acc3 +=  x[3] * y[srcBLen - 1] + x[4] * y[srcBLen - 2] */
1037:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****         acc3 = __SMLADX(x3, c0, acc3);
1038:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c **** 
1039:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****         /* Read y[srcBLen - 3] and y[srcBLen - 4] */
1040:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c **** 		a = *py;
1041:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c **** 		b = *(py+1);
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//ccDN8IqO.s 			page 91


1042:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c **** 		py -= 2;
1043:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c **** 
1044:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c **** #ifndef ARM_MATH_BIG_ENDIAN
1045:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c **** 
1046:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c **** 		c0 = __PKHBT(a, b, 16);
1047:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c **** 
1048:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c **** #else
1049:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c **** 
1050:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****  		c0 = __PKHBT(b, a, 16);;
1051:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c **** 
1052:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c **** #endif	/*	#ifndef ARM_MATH_BIG_ENDIAN	*/
1053:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c **** 
1054:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****         /* acc0 +=  x[2] * y[srcBLen - 3] + x[3] * y[srcBLen - 4] */
1055:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****         acc0 = __SMLADX(x2, c0, acc0);
1056:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c **** 
1057:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****         /* acc1 +=  x[3] * y[srcBLen - 3] + x[4] * y[srcBLen - 4] */
1058:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****         acc1 = __SMLADX(x3, c0, acc1);
1059:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c **** 
1060:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****         /* Read x[4], x[5], x[6] */
1061:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c **** 	  a = *(px + 2);
1062:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c **** 	  b = *(px + 3);
1063:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c **** 
1064:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c **** #ifndef ARM_MATH_BIG_ENDIAN
1065:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c **** 
1066:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c **** 	  x0 = __PKHBT(a, b, 16);
1067:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c **** 	  a = *(px + 4);
1068:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c **** 	  x1 = __PKHBT(b, a, 16);
1069:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c **** 
1070:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c **** #else
1071:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c **** 
1072:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c **** 	  x0 = __PKHBT(b, a, 16);
1073:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c **** 	  a = *(px + 4);
1074:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c **** 	  x1 = __PKHBT(a, b, 16);
1075:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c **** 
1076:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c **** #endif	/*	#ifndef ARM_MATH_BIG_ENDIAN	   */
1077:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c **** 
1078:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c **** 		px += 4U;
1079:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c **** 
1080:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****         /* acc2 +=  x[4] * y[srcBLen - 3] + x[5] * y[srcBLen - 4] */
1081:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****         acc2 = __SMLADX(x0, c0, acc2);
1082:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c **** 
1083:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****         /* acc3 +=  x[5] * y[srcBLen - 3] + x[6] * y[srcBLen - 4] */
1084:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****         acc3 = __SMLADX(x1, c0, acc3);
1085:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c **** 
1086:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****       } while (--k);
1087:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c **** 
1088:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****       /* For the next MAC operations, SIMD is not used
1089:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****        * So, the 16 bit pointer if inputB, py is updated */
1090:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c **** 
1091:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****       /* If the srcBLen is not a multiple of 4, compute any remaining MACs here.
1092:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****        ** No loop unrolling is used. */
1093:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****       k = srcBLen % 0x4U;
1094:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c **** 
1095:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****       if (k == 1U)
1096:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****       {
1097:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****         /* Read y[srcBLen - 5] */
1098:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****         c0 = *(py+1);
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//ccDN8IqO.s 			page 92


1099:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c **** 
1100:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c **** #ifdef  ARM_MATH_BIG_ENDIAN
1101:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c **** 
1102:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****         c0 = c0 << 16U;
1103:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c **** 
1104:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c **** #else
1105:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c **** 
1106:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****         c0 = c0 & 0x0000FFFF;
1107:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c **** 
1108:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c **** #endif /*      #ifdef  ARM_MATH_BIG_ENDIAN     */
1109:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c **** 
1110:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****         /* Read x[7] */
1111:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c **** 		a = *px;
1112:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c **** 		b = *(px+1);
1113:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c **** 		px++;
1114:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c **** 
1115:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c **** #ifndef ARM_MATH_BIG_ENDIAN
1116:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c **** 
1117:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c **** 		x3 = __PKHBT(a, b, 16);
1118:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c **** 
1119:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c **** #else
1120:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c **** 
1121:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****  		x3 = __PKHBT(b, a, 16);;
1122:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c **** 
1123:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c **** #endif	/*	#ifndef ARM_MATH_BIG_ENDIAN	*/
1124:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c **** 
1125:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c **** 
1126:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****         /* Perform the multiply-accumulates */
1127:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****         acc0 = __SMLAD(x0, c0, acc0);
1128:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****         acc1 = __SMLAD(x1, c0, acc1);
1129:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****         acc2 = __SMLADX(x1, c0, acc2);
1130:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****         acc3 = __SMLADX(x3, c0, acc3);
1131:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****       }
1132:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c **** 
1133:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****       if (k == 2U)
1134:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****       {
1135:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****         /* Read y[srcBLen - 5], y[srcBLen - 6] */
1136:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c **** 		a = *py;
1137:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c **** 		b = *(py+1);
1138:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c **** 
1139:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c **** #ifndef ARM_MATH_BIG_ENDIAN
1140:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c **** 
1141:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c **** 		c0 = __PKHBT(a, b, 16);
1142:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c **** 
1143:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c **** #else
1144:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c **** 
1145:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****  		c0 = __PKHBT(b, a, 16);;
1146:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c **** 
1147:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c **** #endif	/*	#ifndef ARM_MATH_BIG_ENDIAN	*/
1148:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c **** 
1149:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****         /* Read x[7], x[8], x[9] */
1150:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c **** 	  a = *px;
1151:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c **** 	  b = *(px + 1);
1152:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c **** 
1153:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c **** #ifndef ARM_MATH_BIG_ENDIAN
1154:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c **** 
1155:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c **** 	  x3 = __PKHBT(a, b, 16);
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//ccDN8IqO.s 			page 93


1156:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c **** 	  a = *(px + 2);
1157:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c **** 	  x2 = __PKHBT(b, a, 16);
1158:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c **** 
1159:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c **** #else
1160:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c **** 
1161:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c **** 	  x3 = __PKHBT(b, a, 16);
1162:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c **** 	  a = *(px + 2);
1163:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c **** 	  x2 = __PKHBT(a, b, 16);
1164:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c **** 
1165:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c **** #endif	/*	#ifndef ARM_MATH_BIG_ENDIAN	   */
1166:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c **** 		px += 2U;
1167:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c **** 
1168:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****         /* Perform the multiply-accumulates */
1169:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****         acc0 = __SMLADX(x0, c0, acc0);
1170:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****         acc1 = __SMLADX(x1, c0, acc1);
1171:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****         acc2 = __SMLADX(x3, c0, acc2);
1172:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****         acc3 = __SMLADX(x2, c0, acc3);
1173:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****       }
1174:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c **** 
1175:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****       if (k == 3U)
1176:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****       {
1177:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****         /* Read y[srcBLen - 5], y[srcBLen - 6] */
1178:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c **** 		a = *py;
1179:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c **** 		b = *(py+1);
1180:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c **** 
1181:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c **** #ifndef ARM_MATH_BIG_ENDIAN
1182:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c **** 
1183:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c **** 		c0 = __PKHBT(a, b, 16);
1184:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c **** 
1185:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c **** #else
1186:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c **** 
1187:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****  		c0 = __PKHBT(b, a, 16);;
1188:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c **** 
1189:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c **** #endif	/*	#ifndef ARM_MATH_BIG_ENDIAN	*/
1190:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c **** 
1191:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****         /* Read x[7], x[8], x[9] */
1192:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c **** 	  a = *px;
1193:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c **** 	  b = *(px + 1);
1194:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c **** 
1195:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c **** #ifndef ARM_MATH_BIG_ENDIAN
1196:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c **** 
1197:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c **** 	  x3 = __PKHBT(a, b, 16);
1198:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c **** 	  a = *(px + 2);
1199:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c **** 	  x2 = __PKHBT(b, a, 16);
1200:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c **** 
1201:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c **** #else
1202:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c **** 
1203:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c **** 	  x3 = __PKHBT(b, a, 16);
1204:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c **** 	  a = *(px + 2);
1205:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c **** 	  x2 = __PKHBT(a, b, 16);
1206:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c **** 
1207:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c **** #endif	/*	#ifndef ARM_MATH_BIG_ENDIAN	   */
1208:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c **** 
1209:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****         /* Perform the multiply-accumulates */
1210:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****         acc0 = __SMLADX(x0, c0, acc0);
1211:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****         acc1 = __SMLADX(x1, c0, acc1);
1212:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****         acc2 = __SMLADX(x3, c0, acc2);
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//ccDN8IqO.s 			page 94


1213:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****         acc3 = __SMLADX(x2, c0, acc3);
1214:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c **** 
1215:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****         /* Read y[srcBLen - 7] */
1216:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c **** 		c0 = *(py-1);
1217:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c **** #ifdef  ARM_MATH_BIG_ENDIAN
1218:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c **** 
1219:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****         c0 = c0 << 16U;
1220:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c **** #else
1221:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c **** 
1222:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****         c0 = c0 & 0x0000FFFF;
1223:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c **** #endif /*      #ifdef  ARM_MATH_BIG_ENDIAN     */
1224:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c **** 
1225:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****         /* Read x[10] */
1226:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c **** 		a = *(px+2);
1227:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c **** 		b = *(px+3);
1228:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c **** 
1229:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c **** #ifndef ARM_MATH_BIG_ENDIAN
1230:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c **** 
1231:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c **** 		x3 = __PKHBT(a, b, 16);
1232:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c **** 
1233:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c **** #else
1234:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c **** 
1235:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****  		x3 = __PKHBT(b, a, 16);;
1236:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c **** 
1237:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c **** #endif	/*	#ifndef ARM_MATH_BIG_ENDIAN	*/
1238:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c **** 
1239:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c **** 		px += 3U;
1240:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c **** 
1241:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****         /* Perform the multiply-accumulates */
1242:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****         acc0 = __SMLADX(x1, c0, acc0);
1243:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****         acc1 = __SMLAD(x2, c0, acc1);
1244:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****         acc2 = __SMLADX(x2, c0, acc2);
1245:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****         acc3 = __SMLADX(x3, c0, acc3);
1246:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****       }
1247:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c **** 
1248:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****       /* Store the results in the accumulators in the destination buffer. */
1249:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c **** 	  *pOut++ = (q15_t)(acc0 >> 15);
1250:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c **** 	  *pOut++ = (q15_t)(acc1 >> 15);
1251:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c **** 	  *pOut++ = (q15_t)(acc2 >> 15);
1252:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c **** 	  *pOut++ = (q15_t)(acc3 >> 15);
1253:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c **** 
1254:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****         /* Increment the pointer pIn1 index, count by 4 */
1255:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****         count += 4U;
1256:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c **** 
1257:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****         /* Update the inputA and inputB pointers for next MAC calculation */
1258:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****         px = pIn1 + count;
1259:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****         py = pSrc2;
1260:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c **** 
1261:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****         /* Decrement the loop counter */
1262:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****         blkCnt--;
1263:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****       }
1264:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c **** 
1265:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****       /* If the blockSize2 is not a multiple of 4, compute any remaining output samples here.
1266:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****        ** No loop unrolling is used. */
1267:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****       blkCnt = (uint32_t) blockSize2 % 0x4U;
1268:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c **** 
1269:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****       while (blkCnt > 0U)
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//ccDN8IqO.s 			page 95


1270:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****       {
1271:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****         /* Accumulator is made zero for every iteration */
1272:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****         sum = 0;
1273:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c **** 
1274:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****         /* Apply loop unrolling and compute 4 MACs simultaneously. */
1275:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****         k = srcBLen >> 2U;
1276:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c **** 
1277:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****         /* First part of the processing with loop unrolling.  Compute 4 MACs at a time.
1278:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****          ** a second loop below computes MACs for the remaining 1 to 3 samples. */
1279:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****         while (k > 0U)
1280:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****         {
1281:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****           /* Perform the multiply-accumulates */
1282:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****           sum += ((q31_t) * px++ * *py--);
1283:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****           sum += ((q31_t) * px++ * *py--);
1284:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****           sum += ((q31_t) * px++ * *py--);
1285:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****           sum += ((q31_t) * px++ * *py--);
1286:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c **** 
1287:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****           /* Decrement the loop counter */
1288:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****           k--;
1289:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****         }
1290:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c **** 
1291:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****         /* If the srcBLen is not a multiple of 4, compute any remaining MACs here.
1292:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****          ** No loop unrolling is used. */
1293:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****         k = srcBLen % 0x4U;
1294:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c **** 
1295:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****         while (k > 0U)
1296:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****         {
1297:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****           /* Perform the multiply-accumulates */
1298:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****           sum += ((q31_t) * px++ * *py--);
1299:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c **** 
1300:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****           /* Decrement the loop counter */
1301:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****           k--;
1302:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****         }
1303:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c **** 
1304:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****         /* Store the result in the accumulator in the destination buffer. */
1305:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****         *pOut++ = (q15_t) (sum >> 15);
1306:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c **** 
1307:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****         /* Increment the pointer pIn1 index, count by 1 */
1308:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****         count++;
1309:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c **** 
1310:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****         /* Update the inputA and inputB pointers for next MAC calculation */
1311:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****         px = pIn1 + count;
1312:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****         py = pSrc2;
1313:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c **** 
1314:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****         /* Decrement the loop counter */
1315:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****         blkCnt--;
1316:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****       }
1317:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****     }
1318:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****     else
1319:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****     {
1320:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****       /* If the srcBLen is not a multiple of 4,
1321:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****        * the blockSize2 loop cannot be unrolled by 4 */
1322:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****       blkCnt = (uint32_t) blockSize2;
1323:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c **** 
1324:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****       while (blkCnt > 0U)
1325:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****       {
1326:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****         /* Accumulator is made zero for every iteration */
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//ccDN8IqO.s 			page 96


1327:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****         sum = 0;
1328:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c **** 
1329:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****         /* srcBLen number of MACS should be performed */
1330:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****         k = srcBLen;
1331:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c **** 
1332:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****         while (k > 0U)
1333:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****         {
1334:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****           /* Perform the multiply-accumulate */
1335:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****           sum += ((q31_t) * px++ * *py--);
1336:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c **** 
1337:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****           /* Decrement the loop counter */
1338:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****           k--;
1339:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****         }
1340:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c **** 
1341:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****         /* Store the result in the accumulator in the destination buffer. */
1342:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****         *pOut++ = (q15_t) (sum >> 15);
1343:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c **** 
1344:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****         /* Increment the MAC count */
1345:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****         count++;
1346:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c **** 
1347:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****         /* Update the inputA and inputB pointers for next MAC calculation */
1348:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****         px = pIn1 + count;
1349:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****         py = pSrc2;
1350:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c **** 
1351:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****         /* Decrement the loop counter */
1352:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****         blkCnt--;
1353:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****       }
1354:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****     }
1355:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c **** 
1356:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c **** 
1357:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****     /* --------------------------
1358:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****      * Initializations of stage3
1359:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****      * -------------------------*/
1360:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c **** 
1361:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****     /* sum += x[srcALen-srcBLen+1] * y[srcBLen-1] + x[srcALen-srcBLen+2] * y[srcBLen-2] +...+ x[src
1362:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****      * sum += x[srcALen-srcBLen+2] * y[srcBLen-1] + x[srcALen-srcBLen+3] * y[srcBLen-2] +...+ x[src
1363:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****      * ....
1364:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****      * sum +=  x[srcALen-2] * y[srcBLen-1] + x[srcALen-1] * y[srcBLen-2]
1365:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****      * sum +=  x[srcALen-1] * y[srcBLen-1]
1366:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****      */
1367:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c **** 
1368:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****     /* In this stage the MAC operations are decreased by 1 for every iteration.
1369:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****        The count variable holds the number of MAC operations performed */
1370:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****     count = srcBLen - 1U;
1371:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c **** 
1372:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****     /* Working pointer of inputA */
1373:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****     pSrc1 = (pIn1 + srcALen) - (srcBLen - 1U);
1374:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****     px = pSrc1;
1375:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c **** 
1376:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****     /* Working pointer of inputB */
1377:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****     pSrc2 = pIn2 + (srcBLen - 1U);
1378:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****     pIn2 = pSrc2 - 1U;
1379:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****     py = pIn2;
1380:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c **** 
1381:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****     /* -------------------
1382:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****      * Stage3 process
1383:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****      * ------------------*/
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//ccDN8IqO.s 			page 97


1384:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c **** 
1385:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****     /* For loop unrolling by 4, this stage is divided into two. */
1386:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****     /* First part of this stage computes the MAC operations greater than 4 */
1387:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****     /* Second part of this stage computes the MAC operations less than or equal to 4 */
1388:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c **** 
1389:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****     /* The first part of the stage starts here */
1390:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****     j = count >> 2U;
1391:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c **** 
1392:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****     while ((j > 0U) && (blockSize3 > 0))
1393:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****     {
1394:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****       /* Accumulator is made zero for every iteration */
1395:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****       sum = 0;
1396:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c **** 
1397:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****       /* Apply loop unrolling and compute 4 MACs simultaneously. */
1398:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****       k = count >> 2U;
1399:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c **** 
1400:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****       /* First part of the processing with loop unrolling.  Compute 4 MACs at a time.
1401:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****        ** a second loop below computes MACs for the remaining 1 to 3 samples. */
1402:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c **** 	py++;
1403:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c **** 
1404:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****     while (k > 0U)
1405:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****     {
1406:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****       /* Perform the multiply-accumulates */
1407:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****         sum += ((q31_t) * px++ * *py--);
1408:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****         sum += ((q31_t) * px++ * *py--);
1409:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****         sum += ((q31_t) * px++ * *py--);
1410:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****         sum += ((q31_t) * px++ * *py--);
1411:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****       /* Decrement the loop counter */
1412:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****       k--;
1413:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****     }
1414:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c **** 
1415:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c **** 
1416:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****       /* If the count is not a multiple of 4, compute any remaining MACs here.
1417:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****        ** No loop unrolling is used. */
1418:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****       k = count % 0x4U;
1419:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c **** 
1420:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****       while (k > 0U)
1421:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****       {
1422:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****       /* Perform the multiply-accumulates */
1423:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****         sum += ((q31_t) * px++ * *py--);
1424:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c **** 
1425:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****         /* Decrement the loop counter */
1426:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****         k--;
1427:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****       }
1428:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c **** 
1429:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****       /* Store the result in the accumulator in the destination buffer. */
1430:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****       *pOut++ = (q15_t) (sum >> 15);
1431:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c **** 
1432:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****       /* Update the inputA and inputB pointers for next MAC calculation */
1433:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****       px = ++pSrc1;
1434:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****       py = pIn2;
1435:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c **** 
1436:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****       /* Decrement the MAC count */
1437:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****       count--;
1438:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c **** 
1439:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****       /* Decrement the loop counter */
1440:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****       blockSize3--;
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//ccDN8IqO.s 			page 98


1441:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c **** 
1442:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****       j--;
1443:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****     }
1444:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c **** 
1445:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****     /* The second part of the stage starts here */
1446:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****     /* SIMD is not used for the next MAC operations,
1447:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****      * so pointer py is updated to read only one sample at a time */
1448:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****     py = py + 1U;
1449:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c **** 
1450:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****   while (blockSize3 > 0)
1451:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****     {
1452:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****       /* Accumulator is made zero for every iteration */
1453:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****       sum = 0;
1454:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c **** 
1455:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****       /* Apply loop unrolling and compute 4 MACs simultaneously. */
1456:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****       k = count;
1457:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c **** 
1458:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****       while (k > 0U)
1459:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****       {
1460:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****         /* Perform the multiply-accumulates */
1461:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****         /* sum +=  x[srcALen-1] * y[srcBLen-1] */
1462:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****         sum += ((q31_t) * px++ * *py--);
1463:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c **** 
1464:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****         /* Decrement the loop counter */
1465:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****         k--;
1466:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****       }
1467:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c **** 
1468:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****       /* Store the result in the accumulator in the destination buffer. */
1469:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****       *pOut++ = (q15_t) (sum >> 15);
1470:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c **** 
1471:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****       /* Update the inputA and inputB pointers for next MAC calculation */
1472:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****       px = ++pSrc1;
1473:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****       py = pSrc2;
1474:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c **** 
1475:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****       /* Decrement the MAC count */
1476:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****       count--;
1477:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c **** 
1478:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****       /* Decrement the loop counter */
1479:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****       blockSize3--;
1480:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****     }
1481:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c **** 
1482:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****     /* set status as ARM_MATH_SUCCESS */
1483:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****     status = ARM_MATH_SUCCESS;
1484:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****   }
1485:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c **** 
1486:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****   /* Return to application */
1487:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****   return (status);
1488:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c **** 
1489:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c **** #endif /*     #ifndef UNALIGNED_SUPPORT_DISABLE      */
1490:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c **** }
 1770              		.loc 1 1490 1 is_stmt 0 view .LVU645
 1771 0496 0FB0     		add	sp, sp, #60
 1772              	.LCFI2:
 1773              		.cfi_remember_state
 1774              		.cfi_def_cfa_offset 36
 1775              		@ sp needed
 1776 0498 BDE8F08F 		pop	{r4, r5, r6, r7, r8, r9, r10, fp, pc}
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//ccDN8IqO.s 			page 99


 1777              	.LVL262:
 1778              	.L49:
 1779              	.LCFI3:
 1780              		.cfi_restore_state
  82:DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c ****   }
 1781              		.loc 1 82 12 view .LVU646
 1782 049c 4FF0FF30 		mov	r0, #-1
 1783 04a0 F9E7     		b	.L2
 1784              		.cfi_endproc
 1785              	.LFE139:
 1787              		.text
 1788              	.Letext0:
 1789              		.file 3 "/Users/luban/.local/xPacks/arm-none-eabi-gcc/xpack-arm-none-eabi-gcc-13.2.1-1.1/arm-none-
 1790              		.file 4 "/Users/luban/.local/xPacks/arm-none-eabi-gcc/xpack-arm-none-eabi-gcc-13.2.1-1.1/arm-none-
 1791              		.file 5 "DSP/Inc/arm_math.h"
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//ccDN8IqO.s 			page 100


DEFINED SYMBOLS
                            *ABS*:00000000 arm_conv_partial_fast_q15.c
/var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//ccDN8IqO.s:21     .text.arm_conv_partial_fast_q15:00000000 $t
/var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//ccDN8IqO.s:27     .text.arm_conv_partial_fast_q15:00000000 arm_conv_partial_fast_q15

NO UNDEFINED SYMBOLS
