
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//cp_gcc_-O1:     file format elf64-littleaarch64


Disassembly of section .init:

00000000004027b0 <.init>:
  4027b0:	stp	x29, x30, [sp, #-16]!
  4027b4:	mov	x29, sp
  4027b8:	bl	403020 <__fxstatat@plt+0x60>
  4027bc:	ldp	x29, x30, [sp], #16
  4027c0:	ret

Disassembly of section .plt:

00000000004027d0 <mbrtowc@plt-0x20>:
  4027d0:	stp	x16, x30, [sp, #-16]!
  4027d4:	adrp	x16, 428000 <__fxstatat@plt+0x25040>
  4027d8:	ldr	x17, [x16, #4088]
  4027dc:	add	x16, x16, #0xff8
  4027e0:	br	x17
  4027e4:	nop
  4027e8:	nop
  4027ec:	nop

00000000004027f0 <mbrtowc@plt>:
  4027f0:	adrp	x16, 429000 <__fxstatat@plt+0x26040>
  4027f4:	ldr	x17, [x16]
  4027f8:	add	x16, x16, #0x0
  4027fc:	br	x17

0000000000402800 <memcpy@plt>:
  402800:	adrp	x16, 429000 <__fxstatat@plt+0x26040>
  402804:	ldr	x17, [x16, #8]
  402808:	add	x16, x16, #0x8
  40280c:	br	x17

0000000000402810 <_exit@plt>:
  402810:	adrp	x16, 429000 <__fxstatat@plt+0x26040>
  402814:	ldr	x17, [x16, #16]
  402818:	add	x16, x16, #0x10
  40281c:	br	x17

0000000000402820 <strlen@plt>:
  402820:	adrp	x16, 429000 <__fxstatat@plt+0x26040>
  402824:	ldr	x17, [x16, #24]
  402828:	add	x16, x16, #0x18
  40282c:	br	x17

0000000000402830 <acl_set_fd@plt>:
  402830:	adrp	x16, 429000 <__fxstatat@plt+0x26040>
  402834:	ldr	x17, [x16, #32]
  402838:	add	x16, x16, #0x20
  40283c:	br	x17

0000000000402840 <exit@plt>:
  402840:	adrp	x16, 429000 <__fxstatat@plt+0x26040>
  402844:	ldr	x17, [x16, #40]
  402848:	add	x16, x16, #0x28
  40284c:	br	x17

0000000000402850 <error@plt>:
  402850:	adrp	x16, 429000 <__fxstatat@plt+0x26040>
  402854:	ldr	x17, [x16, #48]
  402858:	add	x16, x16, #0x30
  40285c:	br	x17

0000000000402860 <rpmatch@plt>:
  402860:	adrp	x16, 429000 <__fxstatat@plt+0x26040>
  402864:	ldr	x17, [x16, #56]
  402868:	add	x16, x16, #0x38
  40286c:	br	x17

0000000000402870 <acl_entries@plt>:
  402870:	adrp	x16, 429000 <__fxstatat@plt+0x26040>
  402874:	ldr	x17, [x16, #64]
  402878:	add	x16, x16, #0x40
  40287c:	br	x17

0000000000402880 <geteuid@plt>:
  402880:	adrp	x16, 429000 <__fxstatat@plt+0x26040>
  402884:	ldr	x17, [x16, #72]
  402888:	add	x16, x16, #0x48
  40288c:	br	x17

0000000000402890 <__xmknod@plt>:
  402890:	adrp	x16, 429000 <__fxstatat@plt+0x26040>
  402894:	ldr	x17, [x16, #80]
  402898:	add	x16, x16, #0x50
  40289c:	br	x17

00000000004028a0 <linkat@plt>:
  4028a0:	adrp	x16, 429000 <__fxstatat@plt+0x26040>
  4028a4:	ldr	x17, [x16, #88]
  4028a8:	add	x16, x16, #0x58
  4028ac:	br	x17

00000000004028b0 <readlink@plt>:
  4028b0:	adrp	x16, 429000 <__fxstatat@plt+0x26040>
  4028b4:	ldr	x17, [x16, #96]
  4028b8:	add	x16, x16, #0x60
  4028bc:	br	x17

00000000004028c0 <getuid@plt>:
  4028c0:	adrp	x16, 429000 <__fxstatat@plt+0x26040>
  4028c4:	ldr	x17, [x16, #104]
  4028c8:	add	x16, x16, #0x68
  4028cc:	br	x17

00000000004028d0 <opendir@plt>:
  4028d0:	adrp	x16, 429000 <__fxstatat@plt+0x26040>
  4028d4:	ldr	x17, [x16, #112]
  4028d8:	add	x16, x16, #0x70
  4028dc:	br	x17

00000000004028e0 <__cxa_atexit@plt>:
  4028e0:	adrp	x16, 429000 <__fxstatat@plt+0x26040>
  4028e4:	ldr	x17, [x16, #120]
  4028e8:	add	x16, x16, #0x78
  4028ec:	br	x17

00000000004028f0 <unlinkat@plt>:
  4028f0:	adrp	x16, 429000 <__fxstatat@plt+0x26040>
  4028f4:	ldr	x17, [x16, #128]
  4028f8:	add	x16, x16, #0x80
  4028fc:	br	x17

0000000000402900 <clock_gettime@plt>:
  402900:	adrp	x16, 429000 <__fxstatat@plt+0x26040>
  402904:	ldr	x17, [x16, #136]
  402908:	add	x16, x16, #0x88
  40290c:	br	x17

0000000000402910 <qsort@plt>:
  402910:	adrp	x16, 429000 <__fxstatat@plt+0x26040>
  402914:	ldr	x17, [x16, #144]
  402918:	add	x16, x16, #0x90
  40291c:	br	x17

0000000000402920 <setvbuf@plt>:
  402920:	adrp	x16, 429000 <__fxstatat@plt+0x26040>
  402924:	ldr	x17, [x16, #152]
  402928:	add	x16, x16, #0x98
  40292c:	br	x17

0000000000402930 <pathconf@plt>:
  402930:	adrp	x16, 429000 <__fxstatat@plt+0x26040>
  402934:	ldr	x17, [x16, #160]
  402938:	add	x16, x16, #0xa0
  40293c:	br	x17

0000000000402940 <euidaccess@plt>:
  402940:	adrp	x16, 429000 <__fxstatat@plt+0x26040>
  402944:	ldr	x17, [x16, #168]
  402948:	add	x16, x16, #0xa8
  40294c:	br	x17

0000000000402950 <lseek@plt>:
  402950:	adrp	x16, 429000 <__fxstatat@plt+0x26040>
  402954:	ldr	x17, [x16, #176]
  402958:	add	x16, x16, #0xb0
  40295c:	br	x17

0000000000402960 <mkfifo@plt>:
  402960:	adrp	x16, 429000 <__fxstatat@plt+0x26040>
  402964:	ldr	x17, [x16, #184]
  402968:	add	x16, x16, #0xb8
  40296c:	br	x17

0000000000402970 <__fpending@plt>:
  402970:	adrp	x16, 429000 <__fxstatat@plt+0x26040>
  402974:	ldr	x17, [x16, #192]
  402978:	add	x16, x16, #0xc0
  40297c:	br	x17

0000000000402980 <stpcpy@plt>:
  402980:	adrp	x16, 429000 <__fxstatat@plt+0x26040>
  402984:	ldr	x17, [x16, #200]
  402988:	add	x16, x16, #0xc8
  40298c:	br	x17

0000000000402990 <fileno@plt>:
  402990:	adrp	x16, 429000 <__fxstatat@plt+0x26040>
  402994:	ldr	x17, [x16, #208]
  402998:	add	x16, x16, #0xd0
  40299c:	br	x17

00000000004029a0 <acl_delete_def_file@plt>:
  4029a0:	adrp	x16, 429000 <__fxstatat@plt+0x26040>
  4029a4:	ldr	x17, [x16, #216]
  4029a8:	add	x16, x16, #0xd8
  4029ac:	br	x17

00000000004029b0 <fclose@plt>:
  4029b0:	adrp	x16, 429000 <__fxstatat@plt+0x26040>
  4029b4:	ldr	x17, [x16, #224]
  4029b8:	add	x16, x16, #0xe0
  4029bc:	br	x17

00000000004029c0 <getpid@plt>:
  4029c0:	adrp	x16, 429000 <__fxstatat@plt+0x26040>
  4029c4:	ldr	x17, [x16, #232]
  4029c8:	add	x16, x16, #0xe8
  4029cc:	br	x17

00000000004029d0 <nl_langinfo@plt>:
  4029d0:	adrp	x16, 429000 <__fxstatat@plt+0x26040>
  4029d4:	ldr	x17, [x16, #240]
  4029d8:	add	x16, x16, #0xf0
  4029dc:	br	x17

00000000004029e0 <fopen@plt>:
  4029e0:	adrp	x16, 429000 <__fxstatat@plt+0x26040>
  4029e4:	ldr	x17, [x16, #248]
  4029e8:	add	x16, x16, #0xf8
  4029ec:	br	x17

00000000004029f0 <malloc@plt>:
  4029f0:	adrp	x16, 429000 <__fxstatat@plt+0x26040>
  4029f4:	ldr	x17, [x16, #256]
  4029f8:	add	x16, x16, #0x100
  4029fc:	br	x17

0000000000402a00 <futimesat@plt>:
  402a00:	adrp	x16, 429000 <__fxstatat@plt+0x26040>
  402a04:	ldr	x17, [x16, #264]
  402a08:	add	x16, x16, #0x108
  402a0c:	br	x17

0000000000402a10 <chmod@plt>:
  402a10:	adrp	x16, 429000 <__fxstatat@plt+0x26040>
  402a14:	ldr	x17, [x16, #272]
  402a18:	add	x16, x16, #0x110
  402a1c:	br	x17

0000000000402a20 <open@plt>:
  402a20:	adrp	x16, 429000 <__fxstatat@plt+0x26040>
  402a24:	ldr	x17, [x16, #280]
  402a28:	add	x16, x16, #0x118
  402a2c:	br	x17

0000000000402a30 <__vasprintf_chk@plt>:
  402a30:	adrp	x16, 429000 <__fxstatat@plt+0x26040>
  402a34:	ldr	x17, [x16, #288]
  402a38:	add	x16, x16, #0x120
  402a3c:	br	x17

0000000000402a40 <getppid@plt>:
  402a40:	adrp	x16, 429000 <__fxstatat@plt+0x26040>
  402a44:	ldr	x17, [x16, #296]
  402a48:	add	x16, x16, #0x128
  402a4c:	br	x17

0000000000402a50 <futimens@plt>:
  402a50:	adrp	x16, 429000 <__fxstatat@plt+0x26040>
  402a54:	ldr	x17, [x16, #304]
  402a58:	add	x16, x16, #0x130
  402a5c:	br	x17

0000000000402a60 <strncmp@plt>:
  402a60:	adrp	x16, 429000 <__fxstatat@plt+0x26040>
  402a64:	ldr	x17, [x16, #312]
  402a68:	add	x16, x16, #0x138
  402a6c:	br	x17

0000000000402a70 <bindtextdomain@plt>:
  402a70:	adrp	x16, 429000 <__fxstatat@plt+0x26040>
  402a74:	ldr	x17, [x16, #320]
  402a78:	add	x16, x16, #0x140
  402a7c:	br	x17

0000000000402a80 <__libc_start_main@plt>:
  402a80:	adrp	x16, 429000 <__fxstatat@plt+0x26040>
  402a84:	ldr	x17, [x16, #328]
  402a88:	add	x16, x16, #0x148
  402a8c:	br	x17

0000000000402a90 <__printf_chk@plt>:
  402a90:	adrp	x16, 429000 <__fxstatat@plt+0x26040>
  402a94:	ldr	x17, [x16, #336]
  402a98:	add	x16, x16, #0x150
  402a9c:	br	x17

0000000000402aa0 <acl_get_tag_type@plt>:
  402aa0:	adrp	x16, 429000 <__fxstatat@plt+0x26040>
  402aa4:	ldr	x17, [x16, #344]
  402aa8:	add	x16, x16, #0x158
  402aac:	br	x17

0000000000402ab0 <memset@plt>:
  402ab0:	adrp	x16, 429000 <__fxstatat@plt+0x26040>
  402ab4:	ldr	x17, [x16, #352]
  402ab8:	add	x16, x16, #0x160
  402abc:	br	x17

0000000000402ac0 <fdopen@plt>:
  402ac0:	adrp	x16, 429000 <__fxstatat@plt+0x26040>
  402ac4:	ldr	x17, [x16, #360]
  402ac8:	add	x16, x16, #0x168
  402acc:	br	x17

0000000000402ad0 <gettimeofday@plt>:
  402ad0:	adrp	x16, 429000 <__fxstatat@plt+0x26040>
  402ad4:	ldr	x17, [x16, #368]
  402ad8:	add	x16, x16, #0x170
  402adc:	br	x17

0000000000402ae0 <fchmod@plt>:
  402ae0:	adrp	x16, 429000 <__fxstatat@plt+0x26040>
  402ae4:	ldr	x17, [x16, #376]
  402ae8:	add	x16, x16, #0x178
  402aec:	br	x17

0000000000402af0 <calloc@plt>:
  402af0:	adrp	x16, 429000 <__fxstatat@plt+0x26040>
  402af4:	ldr	x17, [x16, #384]
  402af8:	add	x16, x16, #0x180
  402afc:	br	x17

0000000000402b00 <readdir@plt>:
  402b00:	adrp	x16, 429000 <__fxstatat@plt+0x26040>
  402b04:	ldr	x17, [x16, #392]
  402b08:	add	x16, x16, #0x188
  402b0c:	br	x17

0000000000402b10 <realloc@plt>:
  402b10:	adrp	x16, 429000 <__fxstatat@plt+0x26040>
  402b14:	ldr	x17, [x16, #400]
  402b18:	add	x16, x16, #0x190
  402b1c:	br	x17

0000000000402b20 <acl_set_file@plt>:
  402b20:	adrp	x16, 429000 <__fxstatat@plt+0x26040>
  402b24:	ldr	x17, [x16, #408]
  402b28:	add	x16, x16, #0x198
  402b2c:	br	x17

0000000000402b30 <getpagesize@plt>:
  402b30:	adrp	x16, 429000 <__fxstatat@plt+0x26040>
  402b34:	ldr	x17, [x16, #416]
  402b38:	add	x16, x16, #0x1a0
  402b3c:	br	x17

0000000000402b40 <acl_from_mode@plt>:
  402b40:	adrp	x16, 429000 <__fxstatat@plt+0x26040>
  402b44:	ldr	x17, [x16, #424]
  402b48:	add	x16, x16, #0x1a8
  402b4c:	br	x17

0000000000402b50 <acl_get_fd@plt>:
  402b50:	adrp	x16, 429000 <__fxstatat@plt+0x26040>
  402b54:	ldr	x17, [x16, #432]
  402b58:	add	x16, x16, #0x1b0
  402b5c:	br	x17

0000000000402b60 <closedir@plt>:
  402b60:	adrp	x16, 429000 <__fxstatat@plt+0x26040>
  402b64:	ldr	x17, [x16, #440]
  402b68:	add	x16, x16, #0x1b8
  402b6c:	br	x17

0000000000402b70 <close@plt>:
  402b70:	adrp	x16, 429000 <__fxstatat@plt+0x26040>
  402b74:	ldr	x17, [x16, #448]
  402b78:	add	x16, x16, #0x1c0
  402b7c:	br	x17

0000000000402b80 <strrchr@plt>:
  402b80:	adrp	x16, 429000 <__fxstatat@plt+0x26040>
  402b84:	ldr	x17, [x16, #456]
  402b88:	add	x16, x16, #0x1c8
  402b8c:	br	x17

0000000000402b90 <__gmon_start__@plt>:
  402b90:	adrp	x16, 429000 <__fxstatat@plt+0x26040>
  402b94:	ldr	x17, [x16, #464]
  402b98:	add	x16, x16, #0x1d0
  402b9c:	br	x17

0000000000402ba0 <fdopendir@plt>:
  402ba0:	adrp	x16, 429000 <__fxstatat@plt+0x26040>
  402ba4:	ldr	x17, [x16, #472]
  402ba8:	add	x16, x16, #0x1d8
  402bac:	br	x17

0000000000402bb0 <write@plt>:
  402bb0:	adrp	x16, 429000 <__fxstatat@plt+0x26040>
  402bb4:	ldr	x17, [x16, #480]
  402bb8:	add	x16, x16, #0x1e0
  402bbc:	br	x17

0000000000402bc0 <abort@plt>:
  402bc0:	adrp	x16, 429000 <__fxstatat@plt+0x26040>
  402bc4:	ldr	x17, [x16, #488]
  402bc8:	add	x16, x16, #0x1e8
  402bcc:	br	x17

0000000000402bd0 <posix_fadvise@plt>:
  402bd0:	adrp	x16, 429000 <__fxstatat@plt+0x26040>
  402bd4:	ldr	x17, [x16, #496]
  402bd8:	add	x16, x16, #0x1f0
  402bdc:	br	x17

0000000000402be0 <mbsinit@plt>:
  402be0:	adrp	x16, 429000 <__fxstatat@plt+0x26040>
  402be4:	ldr	x17, [x16, #504]
  402be8:	add	x16, x16, #0x1f8
  402bec:	br	x17

0000000000402bf0 <__overflow@plt>:
  402bf0:	adrp	x16, 429000 <__fxstatat@plt+0x26040>
  402bf4:	ldr	x17, [x16, #512]
  402bf8:	add	x16, x16, #0x200
  402bfc:	br	x17

0000000000402c00 <fpathconf@plt>:
  402c00:	adrp	x16, 429000 <__fxstatat@plt+0x26040>
  402c04:	ldr	x17, [x16, #520]
  402c08:	add	x16, x16, #0x208
  402c0c:	br	x17

0000000000402c10 <fread_unlocked@plt>:
  402c10:	adrp	x16, 429000 <__fxstatat@plt+0x26040>
  402c14:	ldr	x17, [x16, #528]
  402c18:	add	x16, x16, #0x210
  402c1c:	br	x17

0000000000402c20 <canonicalize_file_name@plt>:
  402c20:	adrp	x16, 429000 <__fxstatat@plt+0x26040>
  402c24:	ldr	x17, [x16, #536]
  402c28:	add	x16, x16, #0x218
  402c2c:	br	x17

0000000000402c30 <memcmp@plt>:
  402c30:	adrp	x16, 429000 <__fxstatat@plt+0x26040>
  402c34:	ldr	x17, [x16, #544]
  402c38:	add	x16, x16, #0x220
  402c3c:	br	x17

0000000000402c40 <textdomain@plt>:
  402c40:	adrp	x16, 429000 <__fxstatat@plt+0x26040>
  402c44:	ldr	x17, [x16, #552]
  402c48:	add	x16, x16, #0x228
  402c4c:	br	x17

0000000000402c50 <getopt_long@plt>:
  402c50:	adrp	x16, 429000 <__fxstatat@plt+0x26040>
  402c54:	ldr	x17, [x16, #560]
  402c58:	add	x16, x16, #0x230
  402c5c:	br	x17

0000000000402c60 <__fprintf_chk@plt>:
  402c60:	adrp	x16, 429000 <__fxstatat@plt+0x26040>
  402c64:	ldr	x17, [x16, #568]
  402c68:	add	x16, x16, #0x238
  402c6c:	br	x17

0000000000402c70 <strcmp@plt>:
  402c70:	adrp	x16, 429000 <__fxstatat@plt+0x26040>
  402c74:	ldr	x17, [x16, #576]
  402c78:	add	x16, x16, #0x240
  402c7c:	br	x17

0000000000402c80 <__ctype_b_loc@plt>:
  402c80:	adrp	x16, 429000 <__fxstatat@plt+0x26040>
  402c84:	ldr	x17, [x16, #584]
  402c88:	add	x16, x16, #0x248
  402c8c:	br	x17

0000000000402c90 <rewinddir@plt>:
  402c90:	adrp	x16, 429000 <__fxstatat@plt+0x26040>
  402c94:	ldr	x17, [x16, #592]
  402c98:	add	x16, x16, #0x250
  402c9c:	br	x17

0000000000402ca0 <rmdir@plt>:
  402ca0:	adrp	x16, 429000 <__fxstatat@plt+0x26040>
  402ca4:	ldr	x17, [x16, #600]
  402ca8:	add	x16, x16, #0x258
  402cac:	br	x17

0000000000402cb0 <lchown@plt>:
  402cb0:	adrp	x16, 429000 <__fxstatat@plt+0x26040>
  402cb4:	ldr	x17, [x16, #608]
  402cb8:	add	x16, x16, #0x260
  402cbc:	br	x17

0000000000402cc0 <acl_get_file@plt>:
  402cc0:	adrp	x16, 429000 <__fxstatat@plt+0x26040>
  402cc4:	ldr	x17, [x16, #616]
  402cc8:	add	x16, x16, #0x268
  402ccc:	br	x17

0000000000402cd0 <fseeko@plt>:
  402cd0:	adrp	x16, 429000 <__fxstatat@plt+0x26040>
  402cd4:	ldr	x17, [x16, #624]
  402cd8:	add	x16, x16, #0x270
  402cdc:	br	x17

0000000000402ce0 <free@plt>:
  402ce0:	adrp	x16, 429000 <__fxstatat@plt+0x26040>
  402ce4:	ldr	x17, [x16, #632]
  402ce8:	add	x16, x16, #0x278
  402cec:	br	x17

0000000000402cf0 <renameat2@plt>:
  402cf0:	adrp	x16, 429000 <__fxstatat@plt+0x26040>
  402cf4:	ldr	x17, [x16, #640]
  402cf8:	add	x16, x16, #0x280
  402cfc:	br	x17

0000000000402d00 <__ctype_get_mb_cur_max@plt>:
  402d00:	adrp	x16, 429000 <__fxstatat@plt+0x26040>
  402d04:	ldr	x17, [x16, #648]
  402d08:	add	x16, x16, #0x288
  402d0c:	br	x17

0000000000402d10 <getgid@plt>:
  402d10:	adrp	x16, 429000 <__fxstatat@plt+0x26040>
  402d14:	ldr	x17, [x16, #656]
  402d18:	add	x16, x16, #0x290
  402d1c:	br	x17

0000000000402d20 <attr_copy_fd@plt>:
  402d20:	adrp	x16, 429000 <__fxstatat@plt+0x26040>
  402d24:	ldr	x17, [x16, #664]
  402d28:	add	x16, x16, #0x298
  402d2c:	br	x17

0000000000402d30 <renameat@plt>:
  402d30:	adrp	x16, 429000 <__fxstatat@plt+0x26040>
  402d34:	ldr	x17, [x16, #672]
  402d38:	add	x16, x16, #0x2a0
  402d3c:	br	x17

0000000000402d40 <mempcpy@plt>:
  402d40:	adrp	x16, 429000 <__fxstatat@plt+0x26040>
  402d44:	ldr	x17, [x16, #680]
  402d48:	add	x16, x16, #0x2a8
  402d4c:	br	x17

0000000000402d50 <acl_get_entry@plt>:
  402d50:	adrp	x16, 429000 <__fxstatat@plt+0x26040>
  402d54:	ldr	x17, [x16, #688]
  402d58:	add	x16, x16, #0x2b0
  402d5c:	br	x17

0000000000402d60 <strspn@plt>:
  402d60:	adrp	x16, 429000 <__fxstatat@plt+0x26040>
  402d64:	ldr	x17, [x16, #696]
  402d68:	add	x16, x16, #0x2b8
  402d6c:	br	x17

0000000000402d70 <strchr@plt>:
  402d70:	adrp	x16, 429000 <__fxstatat@plt+0x26040>
  402d74:	ldr	x17, [x16, #704]
  402d78:	add	x16, x16, #0x2c0
  402d7c:	br	x17

0000000000402d80 <utimensat@plt>:
  402d80:	adrp	x16, 429000 <__fxstatat@plt+0x26040>
  402d84:	ldr	x17, [x16, #712]
  402d88:	add	x16, x16, #0x2c8
  402d8c:	br	x17

0000000000402d90 <rename@plt>:
  402d90:	adrp	x16, 429000 <__fxstatat@plt+0x26040>
  402d94:	ldr	x17, [x16, #720]
  402d98:	add	x16, x16, #0x2d0
  402d9c:	br	x17

0000000000402da0 <fwrite@plt>:
  402da0:	adrp	x16, 429000 <__fxstatat@plt+0x26040>
  402da4:	ldr	x17, [x16, #728]
  402da8:	add	x16, x16, #0x2d8
  402dac:	br	x17

0000000000402db0 <__read_chk@plt>:
  402db0:	adrp	x16, 429000 <__fxstatat@plt+0x26040>
  402db4:	ldr	x17, [x16, #736]
  402db8:	add	x16, x16, #0x2e0
  402dbc:	br	x17

0000000000402dc0 <fcntl@plt>:
  402dc0:	adrp	x16, 429000 <__fxstatat@plt+0x26040>
  402dc4:	ldr	x17, [x16, #744]
  402dc8:	add	x16, x16, #0x2e8
  402dcc:	br	x17

0000000000402dd0 <attr_copy_file@plt>:
  402dd0:	adrp	x16, 429000 <__fxstatat@plt+0x26040>
  402dd4:	ldr	x17, [x16, #752]
  402dd8:	add	x16, x16, #0x2f0
  402ddc:	br	x17

0000000000402de0 <fflush@plt>:
  402de0:	adrp	x16, 429000 <__fxstatat@plt+0x26040>
  402de4:	ldr	x17, [x16, #760]
  402de8:	add	x16, x16, #0x2f8
  402dec:	br	x17

0000000000402df0 <attr_copy_check_permissions@plt>:
  402df0:	adrp	x16, 429000 <__fxstatat@plt+0x26040>
  402df4:	ldr	x17, [x16, #768]
  402df8:	add	x16, x16, #0x300
  402dfc:	br	x17

0000000000402e00 <strcpy@plt>:
  402e00:	adrp	x16, 429000 <__fxstatat@plt+0x26040>
  402e04:	ldr	x17, [x16, #776]
  402e08:	add	x16, x16, #0x308
  402e0c:	br	x17

0000000000402e10 <dirfd@plt>:
  402e10:	adrp	x16, 429000 <__fxstatat@plt+0x26040>
  402e14:	ldr	x17, [x16, #784]
  402e18:	add	x16, x16, #0x310
  402e1c:	br	x17

0000000000402e20 <__explicit_bzero_chk@plt>:
  402e20:	adrp	x16, 429000 <__fxstatat@plt+0x26040>
  402e24:	ldr	x17, [x16, #792]
  402e28:	add	x16, x16, #0x318
  402e2c:	br	x17

0000000000402e30 <__lxstat@plt>:
  402e30:	adrp	x16, 429000 <__fxstatat@plt+0x26040>
  402e34:	ldr	x17, [x16, #800]
  402e38:	add	x16, x16, #0x320
  402e3c:	br	x17

0000000000402e40 <read@plt>:
  402e40:	adrp	x16, 429000 <__fxstatat@plt+0x26040>
  402e44:	ldr	x17, [x16, #808]
  402e48:	add	x16, x16, #0x328
  402e4c:	br	x17

0000000000402e50 <utimes@plt>:
  402e50:	adrp	x16, 429000 <__fxstatat@plt+0x26040>
  402e54:	ldr	x17, [x16, #816]
  402e58:	add	x16, x16, #0x330
  402e5c:	br	x17

0000000000402e60 <__fxstat@plt>:
  402e60:	adrp	x16, 429000 <__fxstatat@plt+0x26040>
  402e64:	ldr	x17, [x16, #824]
  402e68:	add	x16, x16, #0x338
  402e6c:	br	x17

0000000000402e70 <dcgettext@plt>:
  402e70:	adrp	x16, 429000 <__fxstatat@plt+0x26040>
  402e74:	ldr	x17, [x16, #832]
  402e78:	add	x16, x16, #0x340
  402e7c:	br	x17

0000000000402e80 <fputs_unlocked@plt>:
  402e80:	adrp	x16, 429000 <__fxstatat@plt+0x26040>
  402e84:	ldr	x17, [x16, #840]
  402e88:	add	x16, x16, #0x348
  402e8c:	br	x17

0000000000402e90 <__freading@plt>:
  402e90:	adrp	x16, 429000 <__fxstatat@plt+0x26040>
  402e94:	ldr	x17, [x16, #848]
  402e98:	add	x16, x16, #0x350
  402e9c:	br	x17

0000000000402ea0 <ftruncate@plt>:
  402ea0:	adrp	x16, 429000 <__fxstatat@plt+0x26040>
  402ea4:	ldr	x17, [x16, #856]
  402ea8:	add	x16, x16, #0x358
  402eac:	br	x17

0000000000402eb0 <symlinkat@plt>:
  402eb0:	adrp	x16, 429000 <__fxstatat@plt+0x26040>
  402eb4:	ldr	x17, [x16, #864]
  402eb8:	add	x16, x16, #0x360
  402ebc:	br	x17

0000000000402ec0 <fallocate@plt>:
  402ec0:	adrp	x16, 429000 <__fxstatat@plt+0x26040>
  402ec4:	ldr	x17, [x16, #872]
  402ec8:	add	x16, x16, #0x368
  402ecc:	br	x17

0000000000402ed0 <iswprint@plt>:
  402ed0:	adrp	x16, 429000 <__fxstatat@plt+0x26040>
  402ed4:	ldr	x17, [x16, #880]
  402ed8:	add	x16, x16, #0x370
  402edc:	br	x17

0000000000402ee0 <umask@plt>:
  402ee0:	adrp	x16, 429000 <__fxstatat@plt+0x26040>
  402ee4:	ldr	x17, [x16, #888]
  402ee8:	add	x16, x16, #0x378
  402eec:	br	x17

0000000000402ef0 <openat@plt>:
  402ef0:	adrp	x16, 429000 <__fxstatat@plt+0x26040>
  402ef4:	ldr	x17, [x16, #896]
  402ef8:	add	x16, x16, #0x380
  402efc:	br	x17

0000000000402f00 <__assert_fail@plt>:
  402f00:	adrp	x16, 429000 <__fxstatat@plt+0x26040>
  402f04:	ldr	x17, [x16, #904]
  402f08:	add	x16, x16, #0x388
  402f0c:	br	x17

0000000000402f10 <__errno_location@plt>:
  402f10:	adrp	x16, 429000 <__fxstatat@plt+0x26040>
  402f14:	ldr	x17, [x16, #912]
  402f18:	add	x16, x16, #0x390
  402f1c:	br	x17

0000000000402f20 <getenv@plt>:
  402f20:	adrp	x16, 429000 <__fxstatat@plt+0x26040>
  402f24:	ldr	x17, [x16, #920]
  402f28:	add	x16, x16, #0x398
  402f2c:	br	x17

0000000000402f30 <__xstat@plt>:
  402f30:	adrp	x16, 429000 <__fxstatat@plt+0x26040>
  402f34:	ldr	x17, [x16, #928]
  402f38:	add	x16, x16, #0x3a0
  402f3c:	br	x17

0000000000402f40 <__getdelim@plt>:
  402f40:	adrp	x16, 429000 <__fxstatat@plt+0x26040>
  402f44:	ldr	x17, [x16, #936]
  402f48:	add	x16, x16, #0x3a8
  402f4c:	br	x17

0000000000402f50 <unlink@plt>:
  402f50:	adrp	x16, 429000 <__fxstatat@plt+0x26040>
  402f54:	ldr	x17, [x16, #944]
  402f58:	add	x16, x16, #0x3b0
  402f5c:	br	x17

0000000000402f60 <fchown@plt>:
  402f60:	adrp	x16, 429000 <__fxstatat@plt+0x26040>
  402f64:	ldr	x17, [x16, #952]
  402f68:	add	x16, x16, #0x3b8
  402f6c:	br	x17

0000000000402f70 <mkdir@plt>:
  402f70:	adrp	x16, 429000 <__fxstatat@plt+0x26040>
  402f74:	ldr	x17, [x16, #960]
  402f78:	add	x16, x16, #0x3c0
  402f7c:	br	x17

0000000000402f80 <error_at_line@plt>:
  402f80:	adrp	x16, 429000 <__fxstatat@plt+0x26040>
  402f84:	ldr	x17, [x16, #968]
  402f88:	add	x16, x16, #0x3c8
  402f8c:	br	x17

0000000000402f90 <ioctl@plt>:
  402f90:	adrp	x16, 429000 <__fxstatat@plt+0x26040>
  402f94:	ldr	x17, [x16, #976]
  402f98:	add	x16, x16, #0x3d0
  402f9c:	br	x17

0000000000402fa0 <setlocale@plt>:
  402fa0:	adrp	x16, 429000 <__fxstatat@plt+0x26040>
  402fa4:	ldr	x17, [x16, #984]
  402fa8:	add	x16, x16, #0x3d8
  402fac:	br	x17

0000000000402fb0 <acl_free@plt>:
  402fb0:	adrp	x16, 429000 <__fxstatat@plt+0x26040>
  402fb4:	ldr	x17, [x16, #992]
  402fb8:	add	x16, x16, #0x3e0
  402fbc:	br	x17

0000000000402fc0 <__fxstatat@plt>:
  402fc0:	adrp	x16, 429000 <__fxstatat@plt+0x26040>
  402fc4:	ldr	x17, [x16, #1000]
  402fc8:	add	x16, x16, #0x3e8
  402fcc:	br	x17

Disassembly of section .text:

0000000000402fd0 <.text>:
  402fd0:	mov	x29, #0x0                   	// #0
  402fd4:	mov	x30, #0x0                   	// #0
  402fd8:	mov	x5, x0
  402fdc:	ldr	x1, [sp]
  402fe0:	add	x2, sp, #0x8
  402fe4:	mov	x6, sp
  402fe8:	movz	x0, #0x0, lsl #48
  402fec:	movk	x0, #0x0, lsl #32
  402ff0:	movk	x0, #0x40, lsl #16
  402ff4:	movk	x0, #0x4468
  402ff8:	movz	x3, #0x0, lsl #48
  402ffc:	movk	x3, #0x0, lsl #32
  403000:	movk	x3, #0x41, lsl #16
  403004:	movk	x3, #0x1b70
  403008:	movz	x4, #0x0, lsl #48
  40300c:	movk	x4, #0x0, lsl #32
  403010:	movk	x4, #0x41, lsl #16
  403014:	movk	x4, #0x1bf0
  403018:	bl	402a80 <__libc_start_main@plt>
  40301c:	bl	402bc0 <abort@plt>
  403020:	adrp	x0, 428000 <__fxstatat@plt+0x25040>
  403024:	ldr	x0, [x0, #4064]
  403028:	cbz	x0, 403030 <__fxstatat@plt+0x70>
  40302c:	b	402b90 <__gmon_start__@plt>
  403030:	ret
  403034:	adrp	x0, 429000 <__fxstatat@plt+0x26040>
  403038:	add	x0, x0, #0x480
  40303c:	adrp	x1, 429000 <__fxstatat@plt+0x26040>
  403040:	add	x1, x1, #0x480
  403044:	cmp	x0, x1
  403048:	b.eq	40307c <__fxstatat@plt+0xbc>  // b.none
  40304c:	stp	x29, x30, [sp, #-32]!
  403050:	mov	x29, sp
  403054:	adrp	x0, 411000 <__fxstatat@plt+0xe040>
  403058:	ldr	x0, [x0, #3104]
  40305c:	str	x0, [sp, #24]
  403060:	mov	x1, x0
  403064:	cbz	x1, 403074 <__fxstatat@plt+0xb4>
  403068:	adrp	x0, 429000 <__fxstatat@plt+0x26040>
  40306c:	add	x0, x0, #0x480
  403070:	blr	x1
  403074:	ldp	x29, x30, [sp], #32
  403078:	ret
  40307c:	ret
  403080:	adrp	x0, 429000 <__fxstatat@plt+0x26040>
  403084:	add	x0, x0, #0x480
  403088:	adrp	x1, 429000 <__fxstatat@plt+0x26040>
  40308c:	add	x1, x1, #0x480
  403090:	sub	x0, x0, x1
  403094:	lsr	x1, x0, #63
  403098:	add	x0, x1, x0, asr #3
  40309c:	cmp	xzr, x0, asr #1
  4030a0:	b.eq	4030d8 <__fxstatat@plt+0x118>  // b.none
  4030a4:	stp	x29, x30, [sp, #-32]!
  4030a8:	mov	x29, sp
  4030ac:	asr	x1, x0, #1
  4030b0:	adrp	x0, 411000 <__fxstatat@plt+0xe040>
  4030b4:	ldr	x0, [x0, #3112]
  4030b8:	str	x0, [sp, #24]
  4030bc:	mov	x2, x0
  4030c0:	cbz	x2, 4030d0 <__fxstatat@plt+0x110>
  4030c4:	adrp	x0, 429000 <__fxstatat@plt+0x26040>
  4030c8:	add	x0, x0, #0x480
  4030cc:	blr	x2
  4030d0:	ldp	x29, x30, [sp], #32
  4030d4:	ret
  4030d8:	ret
  4030dc:	adrp	x0, 429000 <__fxstatat@plt+0x26040>
  4030e0:	ldrb	w0, [x0, #1208]
  4030e4:	cbnz	w0, 403108 <__fxstatat@plt+0x148>
  4030e8:	stp	x29, x30, [sp, #-16]!
  4030ec:	mov	x29, sp
  4030f0:	bl	403034 <__fxstatat@plt+0x74>
  4030f4:	adrp	x0, 429000 <__fxstatat@plt+0x26040>
  4030f8:	mov	w1, #0x1                   	// #1
  4030fc:	strb	w1, [x0, #1208]
  403100:	ldp	x29, x30, [sp], #16
  403104:	ret
  403108:	ret
  40310c:	stp	x29, x30, [sp, #-16]!
  403110:	mov	x29, sp
  403114:	bl	403080 <__fxstatat@plt+0xc0>
  403118:	ldp	x29, x30, [sp], #16
  40311c:	ret
  403120:	stp	x29, x30, [sp, #-96]!
  403124:	mov	x29, sp
  403128:	stp	x19, x20, [sp, #16]
  40312c:	stp	x21, x22, [sp, #32]
  403130:	stp	x23, x24, [sp, #48]
  403134:	stp	x25, x26, [sp, #64]
  403138:	stp	x27, x28, [sp, #80]
  40313c:	mov	x20, x1
  403140:	and	w22, w2, #0xff
  403144:	bl	40ff98 <__fxstatat@plt+0xcfd8>
  403148:	mov	x26, x0
  40314c:	cmp	w22, #0x0
  403150:	adrp	x23, 411000 <__fxstatat@plt+0xe040>
  403154:	add	x23, x23, #0xcc0
  403158:	adrp	x0, 411000 <__fxstatat@plt+0xe040>
  40315c:	add	x0, x0, #0xcd0
  403160:	csel	x23, x23, x0, ne  // ne = any
  403164:	mov	x28, x26
  403168:	mov	w25, #0x2c                  	// #44
  40316c:	adrp	x21, 413000 <__fxstatat@plt+0x10040>
  403170:	add	x21, x21, #0x880
  403174:	add	x24, x21, #0x20
  403178:	adrp	x27, 429000 <__fxstatat@plt+0x26040>
  40317c:	add	x27, x27, #0x4c0
  403180:	b	40319c <__fxstatat@plt+0x1dc>
  403184:	cbnz	w2, 403268 <__fxstatat@plt+0x2a8>
  403188:	strb	w22, [x20, #30]
  40318c:	eor	w0, w22, #0x1
  403190:	strb	w0, [x20, #32]
  403194:	cbz	x19, 40326c <__fxstatat@plt+0x2ac>
  403198:	mov	x28, x19
  40319c:	mov	w1, w25
  4031a0:	mov	x0, x28
  4031a4:	bl	402d70 <strchr@plt>
  4031a8:	mov	x19, x0
  4031ac:	cbz	x0, 4031b4 <__fxstatat@plt+0x1f4>
  4031b0:	strb	wzr, [x19], #1
  4031b4:	adrp	x0, 429000 <__fxstatat@plt+0x26040>
  4031b8:	ldr	x5, [x0, #1048]
  4031bc:	mov	x4, #0x4                   	// #4
  4031c0:	mov	x3, x21
  4031c4:	mov	x2, x24
  4031c8:	mov	x1, x28
  4031cc:	mov	x0, x23
  4031d0:	bl	40a1ac <__fxstatat@plt+0x71ec>
  4031d4:	ldr	w2, [x21, x0, lsl #2]
  4031d8:	cmp	w2, #0x3
  4031dc:	b.eq	403254 <__fxstatat@plt+0x294>  // b.none
  4031e0:	b.hi	4031fc <__fxstatat@plt+0x23c>  // b.pmore
  4031e4:	cmp	w2, #0x1
  4031e8:	b.eq	40324c <__fxstatat@plt+0x28c>  // b.none
  4031ec:	cmp	w2, #0x2
  4031f0:	b.ne	403184 <__fxstatat@plt+0x1c4>  // b.any
  4031f4:	strb	w22, [x20, #29]
  4031f8:	b	403194 <__fxstatat@plt+0x1d4>
  4031fc:	cmp	w2, #0x5
  403200:	b.eq	40325c <__fxstatat@plt+0x29c>  // b.none
  403204:	cmp	w2, #0x6
  403208:	b.ne	403238 <__fxstatat@plt+0x278>  // b.any
  40320c:	strb	w22, [x20, #30]
  403210:	strb	w22, [x20, #31]
  403214:	strb	w22, [x20, #29]
  403218:	strb	w22, [x20, #34]
  40321c:	eor	w0, w22, #0x1
  403220:	strb	w0, [x20, #32]
  403224:	ldrb	w0, [x27]
  403228:	cbz	w0, 403230 <__fxstatat@plt+0x270>
  40322c:	strb	w22, [x20, #37]
  403230:	strb	w22, [x20, #39]
  403234:	b	403194 <__fxstatat@plt+0x1d4>
  403238:	cmp	w2, #0x4
  40323c:	b.ne	403268 <__fxstatat@plt+0x2a8>  // b.any
  403240:	strb	w22, [x20, #38]
  403244:	strb	w22, [x20, #37]
  403248:	b	403194 <__fxstatat@plt+0x1d4>
  40324c:	strb	w22, [x20, #31]
  403250:	b	403194 <__fxstatat@plt+0x1d4>
  403254:	strb	w22, [x20, #34]
  403258:	b	403194 <__fxstatat@plt+0x1d4>
  40325c:	strb	w22, [x20, #39]
  403260:	strb	w22, [x20, #40]
  403264:	b	403194 <__fxstatat@plt+0x1d4>
  403268:	bl	402bc0 <abort@plt>
  40326c:	mov	x0, x26
  403270:	bl	402ce0 <free@plt>
  403274:	ldp	x19, x20, [sp, #16]
  403278:	ldp	x21, x22, [sp, #32]
  40327c:	ldp	x23, x24, [sp, #48]
  403280:	ldp	x25, x26, [sp, #64]
  403284:	ldp	x27, x28, [sp, #80]
  403288:	ldp	x29, x30, [sp], #96
  40328c:	ret
  403290:	stp	x29, x30, [sp, #-64]!
  403294:	mov	x29, sp
  403298:	stp	x19, x20, [sp, #16]
  40329c:	stp	x21, x22, [sp, #32]
  4032a0:	str	x23, [sp, #48]
  4032a4:	mov	x20, x0
  4032a8:	mov	x19, x1
  4032ac:	mov	x21, x2
  4032b0:	and	w23, w3, #0xff
  4032b4:	mov	x2, x1
  4032b8:	mov	x1, x0
  4032bc:	mov	w0, #0x0                   	// #0
  4032c0:	bl	402f30 <__xstat@plt>
  4032c4:	cbz	w0, 4032d4 <__fxstatat@plt+0x314>
  4032c8:	bl	402f10 <__errno_location@plt>
  4032cc:	ldr	w22, [x0]
  4032d0:	cbnz	w22, 403340 <__fxstatat@plt+0x380>
  4032d4:	ldr	w0, [x19, #16]
  4032d8:	and	w0, w0, #0xf000
  4032dc:	cmp	w0, #0x4, lsl #12
  4032e0:	cset	w0, eq  // eq = none
  4032e4:	ldp	x19, x20, [sp, #16]
  4032e8:	ldp	x21, x22, [sp, #32]
  4032ec:	ldr	x23, [sp, #48]
  4032f0:	ldp	x29, x30, [sp], #64
  4032f4:	ret
  4032f8:	mov	w0, #0x1                   	// #1
  4032fc:	strb	w0, [x21]
  403300:	mov	w0, #0x0                   	// #0
  403304:	b	4032e4 <__fxstatat@plt+0x324>
  403308:	mov	w2, #0x5                   	// #5
  40330c:	adrp	x1, 411000 <__fxstatat@plt+0xe040>
  403310:	add	x1, x1, #0xce0
  403314:	mov	x0, #0x0                   	// #0
  403318:	bl	402e70 <dcgettext@plt>
  40331c:	mov	x19, x0
  403320:	mov	x1, x20
  403324:	mov	w0, #0x4                   	// #4
  403328:	bl	40daf8 <__fxstatat@plt+0xab38>
  40332c:	mov	x3, x0
  403330:	mov	x2, x19
  403334:	mov	w1, w22
  403338:	mov	w0, #0x1                   	// #1
  40333c:	bl	402850 <error@plt>
  403340:	cmp	w22, #0x2
  403344:	b.eq	4032f8 <__fxstatat@plt+0x338>  // b.none
  403348:	cbz	w23, 403308 <__fxstatat@plt+0x348>
  40334c:	str	wzr, [x19, #16]
  403350:	mov	w0, #0x0                   	// #0
  403354:	b	4032e4 <__fxstatat@plt+0x324>
  403358:	stp	x29, x30, [sp, #-368]!
  40335c:	mov	x29, sp
  403360:	stp	x19, x20, [sp, #16]
  403364:	stp	x21, x22, [sp, #32]
  403368:	stp	x23, x24, [sp, #48]
  40336c:	stp	x25, x26, [sp, #64]
  403370:	stp	x27, x28, [sp, #80]
  403374:	mov	x19, x0
  403378:	mov	x20, x1
  40337c:	str	x2, [x29, #104]
  403380:	mov	x26, x3
  403384:	mov	x25, x4
  403388:	mov	x23, x5
  40338c:	bl	402820 <strlen@plt>
  403390:	add	x1, x0, #0x10
  403394:	and	x1, x1, #0xfffffffffffffff0
  403398:	sub	sp, sp, x1
  40339c:	add	x2, x0, #0x1
  4033a0:	mov	x1, x19
  4033a4:	mov	x0, sp
  4033a8:	bl	402800 <memcpy@plt>
  4033ac:	mov	x22, x0
  4033b0:	bl	40abb8 <__fxstatat@plt+0x7bf8>
  4033b4:	mov	x19, x0
  4033b8:	add	x0, x0, #0x10
  4033bc:	and	x0, x0, #0xfffffffffffffff0
  4033c0:	sub	sp, sp, x0
  4033c4:	mov	x21, sp
  4033c8:	mov	x2, x19
  4033cc:	mov	x1, x22
  4033d0:	mov	x0, x21
  4033d4:	bl	402800 <memcpy@plt>
  4033d8:	strb	wzr, [x21, x19]
  4033dc:	str	xzr, [x26]
  4033e0:	add	x2, x29, #0xf0
  4033e4:	mov	x1, x21
  4033e8:	mov	w0, #0x0                   	// #0
  4033ec:	bl	402f30 <__xstat@plt>
  4033f0:	cbz	w0, 40378c <__fxstatat@plt+0x7cc>
  4033f4:	add	x24, x22, x20
  4033f8:	ldrb	w0, [x22, x20]
  4033fc:	cmp	w0, #0x2f
  403400:	b.ne	40341c <__fxstatat@plt+0x45c>  // b.any
  403404:	mov	x0, x24
  403408:	ldrb	w1, [x0, #1]!
  40340c:	cmp	w1, #0x2f
  403410:	b.eq	403408 <__fxstatat@plt+0x448>  // b.none
  403414:	mov	w28, #0x1                   	// #1
  403418:	b	403574 <__fxstatat@plt+0x5b4>
  40341c:	mov	x0, x24
  403420:	b	403414 <__fxstatat@plt+0x454>
  403424:	ldr	w0, [x29, #128]
  403428:	and	w0, w0, #0xf000
  40342c:	cmp	w0, #0x4, lsl #12
  403430:	b.eq	4035d4 <__fxstatat@plt+0x614>  // b.none
  403434:	mov	w19, #0x14                  	// #20
  403438:	mov	w2, #0x5                   	// #5
  40343c:	adrp	x1, 411000 <__fxstatat@plt+0xe040>
  403440:	add	x1, x1, #0xcf8
  403444:	mov	x0, #0x0                   	// #0
  403448:	bl	402e70 <dcgettext@plt>
  40344c:	mov	x20, x0
  403450:	mov	x1, x24
  403454:	mov	w0, #0x4                   	// #4
  403458:	bl	40daf8 <__fxstatat@plt+0xab38>
  40345c:	mov	x3, x0
  403460:	mov	x2, x20
  403464:	mov	w1, w19
  403468:	mov	w0, #0x0                   	// #0
  40346c:	bl	402850 <error@plt>
  403470:	mov	w0, #0x0                   	// #0
  403474:	b	4037a4 <__fxstatat@plt+0x7e4>
  403478:	bl	402f10 <__errno_location@plt>
  40347c:	ldr	w20, [x0]
  403480:	mov	w2, #0x5                   	// #5
  403484:	adrp	x1, 411000 <__fxstatat@plt+0xe040>
  403488:	add	x1, x1, #0xd18
  40348c:	mov	x0, #0x0                   	// #0
  403490:	bl	402e70 <dcgettext@plt>
  403494:	mov	x19, x0
  403498:	mov	x1, x22
  40349c:	mov	w0, #0x4                   	// #4
  4034a0:	bl	40daf8 <__fxstatat@plt+0xab38>
  4034a4:	mov	x3, x0
  4034a8:	mov	x2, x19
  4034ac:	mov	w1, w20
  4034b0:	mov	w0, #0x0                   	// #0
  4034b4:	bl	402850 <error@plt>
  4034b8:	mov	w0, #0x0                   	// #0
  4034bc:	b	4037a4 <__fxstatat@plt+0x7e4>
  4034c0:	bl	402f10 <__errno_location@plt>
  4034c4:	ldr	w20, [x0]
  4034c8:	mov	w2, #0x5                   	// #5
  4034cc:	adrp	x1, 411000 <__fxstatat@plt+0xe040>
  4034d0:	add	x1, x1, #0xcf8
  4034d4:	mov	x0, #0x0                   	// #0
  4034d8:	bl	402e70 <dcgettext@plt>
  4034dc:	mov	x19, x0
  4034e0:	mov	x1, x22
  4034e4:	mov	w0, #0x4                   	// #4
  4034e8:	bl	40daf8 <__fxstatat@plt+0xab38>
  4034ec:	mov	x3, x0
  4034f0:	mov	x2, x19
  4034f4:	mov	w1, w20
  4034f8:	mov	w0, #0x0                   	// #0
  4034fc:	bl	402850 <error@plt>
  403500:	mov	w0, #0x0                   	// #0
  403504:	b	4037a4 <__fxstatat@plt+0x7e4>
  403508:	bl	405d30 <__fxstatat@plt+0x2d70>
  40350c:	bic	w21, w21, w0
  403510:	ldr	w0, [x29, #256]
  403514:	bics	wzr, w21, w0
  403518:	b.eq	4036ec <__fxstatat@plt+0x72c>  // b.none
  40351c:	orr	w0, w0, w21
  403520:	str	w0, [x19, #16]
  403524:	strb	w28, [x19, #128]
  403528:	ldr	w1, [x29, #256]
  40352c:	and	w0, w1, #0x1c0
  403530:	cmp	w0, #0x1c0
  403534:	b.eq	403548 <__fxstatat@plt+0x588>  // b.none
  403538:	orr	w1, w1, #0x1c0
  40353c:	mov	x0, x22
  403540:	bl	402a10 <chmod@plt>
  403544:	cbnz	w0, 4036fc <__fxstatat@plt+0x73c>
  403548:	ldrb	w0, [x25]
  40354c:	cbz	w0, 403838 <__fxstatat@plt+0x878>
  403550:	mov	x0, x20
  403554:	mov	w1, #0x2f                  	// #47
  403558:	strb	w1, [x0], #1
  40355c:	ldrb	w1, [x20, #1]
  403560:	cmp	w1, #0x2f
  403564:	b.ne	403574 <__fxstatat@plt+0x5b4>  // b.any
  403568:	ldrb	w1, [x0, #1]!
  40356c:	cmp	w1, #0x2f
  403570:	b.eq	403568 <__fxstatat@plt+0x5a8>  // b.none
  403574:	mov	w1, #0x2f                  	// #47
  403578:	bl	402d70 <strchr@plt>
  40357c:	mov	x20, x0
  403580:	cbz	x0, 403784 <__fxstatat@plt+0x7c4>
  403584:	strb	wzr, [x20]
  403588:	add	x2, x29, #0xf0
  40358c:	mov	x1, x22
  403590:	mov	w0, #0x0                   	// #0
  403594:	bl	402f30 <__xstat@plt>
  403598:	mov	w21, w0
  40359c:	cmp	w0, #0x0
  4035a0:	cset	w27, ne  // ne = any
  4035a4:	cbnz	w0, 4035b4 <__fxstatat@plt+0x5f4>
  4035a8:	ldr	w0, [x23, #28]
  4035ac:	tst	w0, #0xffffff00
  4035b0:	b.eq	403804 <__fxstatat@plt+0x844>  // b.none
  4035b4:	add	x2, x29, #0x70
  4035b8:	mov	x1, x24
  4035bc:	mov	w0, #0x0                   	// #0
  4035c0:	bl	402f30 <__xstat@plt>
  4035c4:	cbz	w0, 403424 <__fxstatat@plt+0x464>
  4035c8:	bl	402f10 <__errno_location@plt>
  4035cc:	ldr	w19, [x0]
  4035d0:	cbnz	w19, 403438 <__fxstatat@plt+0x478>
  4035d4:	mov	x0, #0x98                  	// #152
  4035d8:	bl	40fd38 <__fxstatat@plt+0xcd78>
  4035dc:	mov	x19, x0
  4035e0:	ldp	x0, x1, [x29, #112]
  4035e4:	stp	x0, x1, [x19]
  4035e8:	ldp	x0, x1, [x29, #128]
  4035ec:	stp	x0, x1, [x19, #16]
  4035f0:	ldp	x0, x1, [x29, #144]
  4035f4:	stp	x0, x1, [x19, #32]
  4035f8:	ldp	x0, x1, [x29, #160]
  4035fc:	stp	x0, x1, [x19, #48]
  403600:	ldp	x0, x1, [x29, #176]
  403604:	stp	x0, x1, [x19, #64]
  403608:	ldp	x0, x1, [x29, #192]
  40360c:	stp	x0, x1, [x19, #80]
  403610:	ldp	x0, x1, [x29, #208]
  403614:	stp	x0, x1, [x19, #96]
  403618:	ldp	x0, x1, [x29, #224]
  40361c:	stp	x0, x1, [x19, #112]
  403620:	sub	x0, x20, x22
  403624:	str	x0, [x19, #136]
  403628:	strb	wzr, [x19, #128]
  40362c:	ldr	x0, [x26]
  403630:	str	x0, [x19, #144]
  403634:	str	x19, [x26]
  403638:	cbz	w21, 403804 <__fxstatat@plt+0x844>
  40363c:	mov	x4, x23
  403640:	mov	w3, w28
  403644:	ldr	w2, [x19, #16]
  403648:	mov	x1, x22
  40364c:	mov	x0, x24
  403650:	bl	4058dc <__fxstatat@plt+0x291c>
  403654:	ands	w0, w0, #0xff
  403658:	b.eq	4037a4 <__fxstatat@plt+0x7e4>  // b.none
  40365c:	strb	w28, [x25]
  403660:	ldr	w1, [x19, #16]
  403664:	ldrb	w0, [x23, #29]
  403668:	mov	w21, #0x3f                  	// #63
  40366c:	cbnz	w0, 403680 <__fxstatat@plt+0x6c0>
  403670:	ldrb	w0, [x23, #30]
  403674:	cmp	w0, #0x0
  403678:	mov	w21, #0x12                  	// #18
  40367c:	csel	w21, w21, wzr, ne  // ne = any
  403680:	and	w21, w21, w1
  403684:	ldrb	w0, [x23, #32]
  403688:	cmp	w0, #0x0
  40368c:	mov	w0, #0x1ff                 	// #511
  403690:	csel	w1, w1, w0, eq  // eq = none
  403694:	bic	w1, w1, w21
  403698:	and	w1, w1, #0xfff
  40369c:	mov	x0, x22
  4036a0:	bl	402f70 <mkdir@plt>
  4036a4:	cbnz	w0, 403478 <__fxstatat@plt+0x4b8>
  4036a8:	ldr	x0, [x29, #104]
  4036ac:	cbz	x0, 4036c4 <__fxstatat@plt+0x704>
  4036b0:	mov	x3, x22
  4036b4:	mov	x2, x24
  4036b8:	mov	x1, x0
  4036bc:	mov	w0, #0x1                   	// #1
  4036c0:	bl	402a90 <__printf_chk@plt>
  4036c4:	add	x2, x29, #0xf0
  4036c8:	mov	x1, x22
  4036cc:	mov	w0, #0x0                   	// #0
  4036d0:	bl	402e30 <__lxstat@plt>
  4036d4:	cbnz	w0, 4034c0 <__fxstatat@plt+0x500>
  4036d8:	ldrb	w0, [x23, #30]
  4036dc:	cbnz	w0, 403528 <__fxstatat@plt+0x568>
  4036e0:	ldr	w0, [x29, #256]
  4036e4:	bics	wzr, w21, w0
  4036e8:	b.ne	403508 <__fxstatat@plt+0x548>  // b.any
  4036ec:	and	w1, w0, #0x1c0
  4036f0:	cmp	w1, #0x1c0
  4036f4:	b.ne	40351c <__fxstatat@plt+0x55c>  // b.any
  4036f8:	b	403548 <__fxstatat@plt+0x588>
  4036fc:	bl	402f10 <__errno_location@plt>
  403700:	ldr	w20, [x0]
  403704:	mov	w2, #0x5                   	// #5
  403708:	adrp	x1, 411000 <__fxstatat@plt+0xe040>
  40370c:	add	x1, x1, #0xd38
  403710:	mov	x0, #0x0                   	// #0
  403714:	bl	402e70 <dcgettext@plt>
  403718:	mov	x19, x0
  40371c:	mov	x1, x22
  403720:	mov	w0, #0x4                   	// #4
  403724:	bl	40daf8 <__fxstatat@plt+0xab38>
  403728:	mov	x3, x0
  40372c:	mov	x2, x19
  403730:	mov	w1, w20
  403734:	mov	w0, #0x0                   	// #0
  403738:	bl	402850 <error@plt>
  40373c:	mov	w0, #0x0                   	// #0
  403740:	b	4037a4 <__fxstatat@plt+0x7e4>
  403744:	mov	w2, #0x5                   	// #5
  403748:	adrp	x1, 411000 <__fxstatat@plt+0xe040>
  40374c:	add	x1, x1, #0xd58
  403750:	mov	x0, #0x0                   	// #0
  403754:	bl	402e70 <dcgettext@plt>
  403758:	mov	x19, x0
  40375c:	mov	x1, x22
  403760:	mov	w0, #0x4                   	// #4
  403764:	bl	40daf8 <__fxstatat@plt+0xab38>
  403768:	mov	x3, x0
  40376c:	mov	x2, x19
  403770:	mov	w1, #0x0                   	// #0
  403774:	mov	w0, #0x0                   	// #0
  403778:	bl	402850 <error@plt>
  40377c:	mov	w0, #0x0                   	// #0
  403780:	b	4037a4 <__fxstatat@plt+0x7e4>
  403784:	mov	w0, #0x1                   	// #1
  403788:	b	4037a4 <__fxstatat@plt+0x7e4>
  40378c:	ldr	w0, [x29, #256]
  403790:	and	w0, w0, #0xf000
  403794:	cmp	w0, #0x4, lsl #12
  403798:	b.ne	4037c4 <__fxstatat@plt+0x804>  // b.any
  40379c:	strb	wzr, [x25]
  4037a0:	mov	w0, #0x1                   	// #1
  4037a4:	mov	sp, x29
  4037a8:	ldp	x19, x20, [sp, #16]
  4037ac:	ldp	x21, x22, [sp, #32]
  4037b0:	ldp	x23, x24, [sp, #48]
  4037b4:	ldp	x25, x26, [sp, #64]
  4037b8:	ldp	x27, x28, [sp, #80]
  4037bc:	ldp	x29, x30, [sp], #368
  4037c0:	ret
  4037c4:	mov	w2, #0x5                   	// #5
  4037c8:	adrp	x1, 411000 <__fxstatat@plt+0xe040>
  4037cc:	add	x1, x1, #0xd58
  4037d0:	mov	x0, #0x0                   	// #0
  4037d4:	bl	402e70 <dcgettext@plt>
  4037d8:	mov	x19, x0
  4037dc:	mov	x1, x21
  4037e0:	mov	w0, #0x4                   	// #4
  4037e4:	bl	40daf8 <__fxstatat@plt+0xab38>
  4037e8:	mov	x3, x0
  4037ec:	mov	x2, x19
  4037f0:	mov	w1, #0x0                   	// #0
  4037f4:	mov	w0, #0x0                   	// #0
  4037f8:	bl	402850 <error@plt>
  4037fc:	mov	w0, #0x0                   	// #0
  403800:	b	4037a4 <__fxstatat@plt+0x7e4>
  403804:	mov	x4, x23
  403808:	mov	w3, w27
  40380c:	mov	w2, #0x0                   	// #0
  403810:	mov	x1, x22
  403814:	mov	x0, x24
  403818:	bl	4058dc <__fxstatat@plt+0x291c>
  40381c:	ands	w0, w0, #0xff
  403820:	b.eq	4037a4 <__fxstatat@plt+0x7e4>  // b.none
  403824:	ldr	w0, [x29, #256]
  403828:	and	w0, w0, #0xf000
  40382c:	cmp	w0, #0x4, lsl #12
  403830:	b.ne	403744 <__fxstatat@plt+0x784>  // b.any
  403834:	strb	wzr, [x25]
  403838:	ldr	x0, [x23, #32]
  40383c:	tst	x0, #0xff000000ff00
  403840:	b.eq	403550 <__fxstatat@plt+0x590>  // b.none
  403844:	mov	x3, x23
  403848:	mov	w2, #0x0                   	// #0
  40384c:	ldrb	w1, [x23, #37]
  403850:	mov	x0, x22
  403854:	bl	4059a4 <__fxstatat@plt+0x29e4>
  403858:	ands	w0, w0, #0xff
  40385c:	b.ne	403550 <__fxstatat@plt+0x590>  // b.any
  403860:	ldrb	w1, [x23, #38]
  403864:	cbz	w1, 403550 <__fxstatat@plt+0x590>
  403868:	b	4037a4 <__fxstatat@plt+0x7e4>
  40386c:	stp	x29, x30, [sp, #-112]!
  403870:	mov	x29, sp
  403874:	stp	x19, x20, [sp, #16]
  403878:	stp	x21, x22, [sp, #32]
  40387c:	stp	x23, x24, [sp, #48]
  403880:	str	x25, [sp, #64]
  403884:	mov	x20, x0
  403888:	mov	x24, x1
  40388c:	mov	x19, x2
  403890:	mov	x21, x3
  403894:	bl	402820 <strlen@plt>
  403898:	add	x1, x0, #0x10
  40389c:	and	x1, x1, #0xfffffffffffffff0
  4038a0:	sub	sp, sp, x1
  4038a4:	add	x2, x0, #0x1
  4038a8:	mov	x1, x20
  4038ac:	mov	x0, sp
  4038b0:	bl	402800 <memcpy@plt>
  4038b4:	add	x24, x0, x24
  4038b8:	cbz	x19, 403a8c <__fxstatat@plt+0xacc>
  4038bc:	mov	x20, x0
  4038c0:	mov	w25, #0xffffffff            	// #-1
  4038c4:	mov	w23, #0x2f                  	// #47
  4038c8:	b	4039ec <__fxstatat@plt+0xa2c>
  4038cc:	ldr	x0, [x19, #80]
  4038d0:	ldr	x1, [x19, #72]
  4038d4:	str	x1, [x29, #80]
  4038d8:	str	x0, [x29, #88]
  4038dc:	ldr	x0, [x19, #96]
  4038e0:	ldr	x1, [x19, #88]
  4038e4:	str	x1, [x29, #96]
  4038e8:	str	x0, [x29, #104]
  4038ec:	add	x1, x29, #0x50
  4038f0:	mov	x0, x20
  4038f4:	bl	40f458 <__fxstatat@plt+0xc498>
  4038f8:	cbz	w0, 4039fc <__fxstatat@plt+0xa3c>
  4038fc:	bl	402f10 <__errno_location@plt>
  403900:	ldr	w21, [x0]
  403904:	mov	w2, #0x5                   	// #5
  403908:	adrp	x1, 411000 <__fxstatat@plt+0xe040>
  40390c:	add	x1, x1, #0xd80
  403910:	mov	x0, #0x0                   	// #0
  403914:	bl	402e70 <dcgettext@plt>
  403918:	mov	x19, x0
  40391c:	mov	x1, x20
  403920:	mov	w0, #0x4                   	// #4
  403924:	bl	40daf8 <__fxstatat@plt+0xab38>
  403928:	mov	x3, x0
  40392c:	mov	x2, x19
  403930:	mov	w1, w21
  403934:	mov	w0, #0x0                   	// #0
  403938:	bl	402850 <error@plt>
  40393c:	mov	w22, #0x0                   	// #0
  403940:	b	403a6c <__fxstatat@plt+0xaac>
  403944:	ldr	w2, [x19, #28]
  403948:	ldr	w1, [x19, #24]
  40394c:	mov	x0, x20
  403950:	bl	402cb0 <lchown@plt>
  403954:	cbz	w0, 403a04 <__fxstatat@plt+0xa44>
  403958:	mov	x0, x21
  40395c:	bl	405b08 <__fxstatat@plt+0x2b48>
  403960:	ands	w22, w0, #0xff
  403964:	b.eq	40397c <__fxstatat@plt+0x9bc>  // b.none
  403968:	ldr	w2, [x19, #28]
  40396c:	mov	w1, w25
  403970:	mov	x0, x20
  403974:	bl	402cb0 <lchown@plt>
  403978:	b	403a04 <__fxstatat@plt+0xa44>
  40397c:	bl	402f10 <__errno_location@plt>
  403980:	ldr	w21, [x0]
  403984:	mov	w2, #0x5                   	// #5
  403988:	adrp	x1, 411000 <__fxstatat@plt+0xe040>
  40398c:	add	x1, x1, #0xda0
  403990:	mov	x0, #0x0                   	// #0
  403994:	bl	402e70 <dcgettext@plt>
  403998:	mov	x19, x0
  40399c:	mov	x1, x20
  4039a0:	mov	w0, #0x4                   	// #4
  4039a4:	bl	40daf8 <__fxstatat@plt+0xab38>
  4039a8:	mov	x3, x0
  4039ac:	mov	x2, x19
  4039b0:	mov	w1, w21
  4039b4:	mov	w0, #0x0                   	// #0
  4039b8:	bl	402850 <error@plt>
  4039bc:	b	403a6c <__fxstatat@plt+0xaac>
  4039c0:	ldr	w4, [x19, #16]
  4039c4:	mov	w3, w25
  4039c8:	mov	x2, x20
  4039cc:	mov	w1, w25
  4039d0:	mov	x0, x24
  4039d4:	bl	409cd8 <__fxstatat@plt+0x6d18>
  4039d8:	cbnz	w0, 403a94 <__fxstatat@plt+0xad4>
  4039dc:	ldr	x0, [x19, #136]
  4039e0:	strb	w23, [x20, x0]
  4039e4:	ldr	x19, [x19, #144]
  4039e8:	cbz	x19, 403a68 <__fxstatat@plt+0xaa8>
  4039ec:	ldr	x0, [x19, #136]
  4039f0:	strb	wzr, [x20, x0]
  4039f4:	ldrb	w0, [x21, #31]
  4039f8:	cbnz	w0, 4038cc <__fxstatat@plt+0x90c>
  4039fc:	ldrb	w0, [x21, #29]
  403a00:	cbnz	w0, 403944 <__fxstatat@plt+0x984>
  403a04:	ldrb	w22, [x21, #30]
  403a08:	cbnz	w22, 4039c0 <__fxstatat@plt+0xa00>
  403a0c:	ldrb	w0, [x19, #128]
  403a10:	cbz	w0, 4039dc <__fxstatat@plt+0xa1c>
  403a14:	ldr	w1, [x19, #16]
  403a18:	mov	x0, x20
  403a1c:	bl	402a10 <chmod@plt>
  403a20:	cbz	w0, 4039dc <__fxstatat@plt+0xa1c>
  403a24:	bl	402f10 <__errno_location@plt>
  403a28:	ldr	w21, [x0]
  403a2c:	mov	w2, #0x5                   	// #5
  403a30:	adrp	x1, 411000 <__fxstatat@plt+0xe040>
  403a34:	add	x1, x1, #0xdc8
  403a38:	mov	x0, #0x0                   	// #0
  403a3c:	bl	402e70 <dcgettext@plt>
  403a40:	mov	x19, x0
  403a44:	mov	x1, x20
  403a48:	mov	w0, #0x4                   	// #4
  403a4c:	bl	40daf8 <__fxstatat@plt+0xab38>
  403a50:	mov	x3, x0
  403a54:	mov	x2, x19
  403a58:	mov	w1, w21
  403a5c:	mov	w0, #0x0                   	// #0
  403a60:	bl	402850 <error@plt>
  403a64:	b	403a6c <__fxstatat@plt+0xaac>
  403a68:	mov	w22, #0x1                   	// #1
  403a6c:	mov	w0, w22
  403a70:	mov	sp, x29
  403a74:	ldp	x19, x20, [sp, #16]
  403a78:	ldp	x21, x22, [sp, #32]
  403a7c:	ldp	x23, x24, [sp, #48]
  403a80:	ldr	x25, [sp, #64]
  403a84:	ldp	x29, x30, [sp], #112
  403a88:	ret
  403a8c:	mov	w22, #0x1                   	// #1
  403a90:	b	403a6c <__fxstatat@plt+0xaac>
  403a94:	mov	w22, #0x0                   	// #0
  403a98:	b	403a6c <__fxstatat@plt+0xaac>
  403a9c:	stp	x29, x30, [sp, #-160]!
  403aa0:	mov	x29, sp
  403aa4:	stp	x19, x20, [sp, #16]
  403aa8:	str	x21, [sp, #32]
  403aac:	mov	w20, w0
  403ab0:	cbz	w0, 403af0 <__fxstatat@plt+0xb30>
  403ab4:	adrp	x0, 429000 <__fxstatat@plt+0x26040>
  403ab8:	ldr	x19, [x0, #1160]
  403abc:	mov	w2, #0x5                   	// #5
  403ac0:	adrp	x1, 411000 <__fxstatat@plt+0xe040>
  403ac4:	add	x1, x1, #0xe08
  403ac8:	mov	x0, #0x0                   	// #0
  403acc:	bl	402e70 <dcgettext@plt>
  403ad0:	adrp	x1, 429000 <__fxstatat@plt+0x26040>
  403ad4:	ldr	x3, [x1, #2400]
  403ad8:	mov	x2, x0
  403adc:	mov	w1, #0x1                   	// #1
  403ae0:	mov	x0, x19
  403ae4:	bl	402c60 <__fprintf_chk@plt>
  403ae8:	mov	w0, w20
  403aec:	bl	402840 <exit@plt>
  403af0:	mov	w2, #0x5                   	// #5
  403af4:	adrp	x1, 411000 <__fxstatat@plt+0xe040>
  403af8:	add	x1, x1, #0xe30
  403afc:	mov	x0, #0x0                   	// #0
  403b00:	bl	402e70 <dcgettext@plt>
  403b04:	adrp	x1, 429000 <__fxstatat@plt+0x26040>
  403b08:	ldr	x2, [x1, #2400]
  403b0c:	mov	x4, x2
  403b10:	mov	x3, x2
  403b14:	mov	x1, x0
  403b18:	mov	w0, #0x1                   	// #1
  403b1c:	bl	402a90 <__printf_chk@plt>
  403b20:	mov	w2, #0x5                   	// #5
  403b24:	adrp	x1, 411000 <__fxstatat@plt+0xe040>
  403b28:	add	x1, x1, #0xeb0
  403b2c:	mov	x0, #0x0                   	// #0
  403b30:	bl	402e70 <dcgettext@plt>
  403b34:	adrp	x19, 429000 <__fxstatat@plt+0x26040>
  403b38:	ldr	x1, [x19, #1184]
  403b3c:	bl	402e80 <fputs_unlocked@plt>
  403b40:	mov	w2, #0x5                   	// #5
  403b44:	adrp	x1, 411000 <__fxstatat@plt+0xe040>
  403b48:	add	x1, x1, #0xef0
  403b4c:	mov	x0, #0x0                   	// #0
  403b50:	bl	402e70 <dcgettext@plt>
  403b54:	ldr	x1, [x19, #1184]
  403b58:	bl	402e80 <fputs_unlocked@plt>
  403b5c:	mov	w2, #0x5                   	// #5
  403b60:	adrp	x1, 411000 <__fxstatat@plt+0xe040>
  403b64:	add	x1, x1, #0xf40
  403b68:	mov	x0, #0x0                   	// #0
  403b6c:	bl	402e70 <dcgettext@plt>
  403b70:	ldr	x1, [x19, #1184]
  403b74:	bl	402e80 <fputs_unlocked@plt>
  403b78:	mov	w2, #0x5                   	// #5
  403b7c:	adrp	x1, 412000 <__fxstatat@plt+0xf040>
  403b80:	add	x1, x1, #0x100
  403b84:	mov	x0, #0x0                   	// #0
  403b88:	bl	402e70 <dcgettext@plt>
  403b8c:	ldr	x1, [x19, #1184]
  403b90:	bl	402e80 <fputs_unlocked@plt>
  403b94:	mov	w2, #0x5                   	// #5
  403b98:	adrp	x1, 412000 <__fxstatat@plt+0xf040>
  403b9c:	add	x1, x1, #0x2b0
  403ba0:	mov	x0, #0x0                   	// #0
  403ba4:	bl	402e70 <dcgettext@plt>
  403ba8:	ldr	x1, [x19, #1184]
  403bac:	bl	402e80 <fputs_unlocked@plt>
  403bb0:	mov	w2, #0x5                   	// #5
  403bb4:	adrp	x1, 412000 <__fxstatat@plt+0xf040>
  403bb8:	add	x1, x1, #0x340
  403bbc:	mov	x0, #0x0                   	// #0
  403bc0:	bl	402e70 <dcgettext@plt>
  403bc4:	ldr	x1, [x19, #1184]
  403bc8:	bl	402e80 <fputs_unlocked@plt>
  403bcc:	mov	w2, #0x5                   	// #5
  403bd0:	adrp	x1, 412000 <__fxstatat@plt+0xf040>
  403bd4:	add	x1, x1, #0x410
  403bd8:	mov	x0, #0x0                   	// #0
  403bdc:	bl	402e70 <dcgettext@plt>
  403be0:	ldr	x1, [x19, #1184]
  403be4:	bl	402e80 <fputs_unlocked@plt>
  403be8:	mov	w2, #0x5                   	// #5
  403bec:	adrp	x1, 412000 <__fxstatat@plt+0xf040>
  403bf0:	add	x1, x1, #0x568
  403bf4:	mov	x0, #0x0                   	// #0
  403bf8:	bl	402e70 <dcgettext@plt>
  403bfc:	ldr	x1, [x19, #1184]
  403c00:	bl	402e80 <fputs_unlocked@plt>
  403c04:	mov	w2, #0x5                   	// #5
  403c08:	adrp	x1, 412000 <__fxstatat@plt+0xf040>
  403c0c:	add	x1, x1, #0x600
  403c10:	mov	x0, #0x0                   	// #0
  403c14:	bl	402e70 <dcgettext@plt>
  403c18:	ldr	x1, [x19, #1184]
  403c1c:	bl	402e80 <fputs_unlocked@plt>
  403c20:	mov	w2, #0x5                   	// #5
  403c24:	adrp	x1, 412000 <__fxstatat@plt+0xf040>
  403c28:	add	x1, x1, #0x720
  403c2c:	mov	x0, #0x0                   	// #0
  403c30:	bl	402e70 <dcgettext@plt>
  403c34:	ldr	x1, [x19, #1184]
  403c38:	bl	402e80 <fputs_unlocked@plt>
  403c3c:	mov	w2, #0x5                   	// #5
  403c40:	adrp	x1, 412000 <__fxstatat@plt+0xf040>
  403c44:	add	x1, x1, #0x7e8
  403c48:	mov	x0, #0x0                   	// #0
  403c4c:	bl	402e70 <dcgettext@plt>
  403c50:	ldr	x1, [x19, #1184]
  403c54:	bl	402e80 <fputs_unlocked@plt>
  403c58:	mov	w2, #0x5                   	// #5
  403c5c:	adrp	x1, 412000 <__fxstatat@plt+0xf040>
  403c60:	add	x1, x1, #0x8f8
  403c64:	mov	x0, #0x0                   	// #0
  403c68:	bl	402e70 <dcgettext@plt>
  403c6c:	ldr	x1, [x19, #1184]
  403c70:	bl	402e80 <fputs_unlocked@plt>
  403c74:	mov	w2, #0x5                   	// #5
  403c78:	adrp	x1, 412000 <__fxstatat@plt+0xf040>
  403c7c:	add	x1, x1, #0xa38
  403c80:	mov	x0, #0x0                   	// #0
  403c84:	bl	402e70 <dcgettext@plt>
  403c88:	ldr	x1, [x19, #1184]
  403c8c:	bl	402e80 <fputs_unlocked@plt>
  403c90:	mov	w2, #0x5                   	// #5
  403c94:	adrp	x1, 412000 <__fxstatat@plt+0xf040>
  403c98:	add	x1, x1, #0xb50
  403c9c:	mov	x0, #0x0                   	// #0
  403ca0:	bl	402e70 <dcgettext@plt>
  403ca4:	ldr	x1, [x19, #1184]
  403ca8:	bl	402e80 <fputs_unlocked@plt>
  403cac:	mov	w2, #0x5                   	// #5
  403cb0:	adrp	x1, 412000 <__fxstatat@plt+0xf040>
  403cb4:	add	x1, x1, #0xb80
  403cb8:	mov	x0, #0x0                   	// #0
  403cbc:	bl	402e70 <dcgettext@plt>
  403cc0:	ldr	x1, [x19, #1184]
  403cc4:	bl	402e80 <fputs_unlocked@plt>
  403cc8:	mov	w2, #0x5                   	// #5
  403ccc:	adrp	x1, 412000 <__fxstatat@plt+0xf040>
  403cd0:	add	x1, x1, #0xbb8
  403cd4:	mov	x0, #0x0                   	// #0
  403cd8:	bl	402e70 <dcgettext@plt>
  403cdc:	ldr	x1, [x19, #1184]
  403ce0:	bl	402e80 <fputs_unlocked@plt>
  403ce4:	mov	w2, #0x5                   	// #5
  403ce8:	adrp	x1, 412000 <__fxstatat@plt+0xf040>
  403cec:	add	x1, x1, #0xd20
  403cf0:	mov	x0, #0x0                   	// #0
  403cf4:	bl	402e70 <dcgettext@plt>
  403cf8:	ldr	x1, [x19, #1184]
  403cfc:	bl	402e80 <fputs_unlocked@plt>
  403d00:	mov	w2, #0x5                   	// #5
  403d04:	adrp	x1, 412000 <__fxstatat@plt+0xf040>
  403d08:	add	x1, x1, #0xe40
  403d0c:	mov	x0, #0x0                   	// #0
  403d10:	bl	402e70 <dcgettext@plt>
  403d14:	ldr	x1, [x19, #1184]
  403d18:	bl	402e80 <fputs_unlocked@plt>
  403d1c:	mov	w2, #0x5                   	// #5
  403d20:	adrp	x1, 412000 <__fxstatat@plt+0xf040>
  403d24:	add	x1, x1, #0xf20
  403d28:	mov	x0, #0x0                   	// #0
  403d2c:	bl	402e70 <dcgettext@plt>
  403d30:	ldr	x1, [x19, #1184]
  403d34:	bl	402e80 <fputs_unlocked@plt>
  403d38:	mov	w2, #0x5                   	// #5
  403d3c:	adrp	x1, 413000 <__fxstatat@plt+0x10040>
  403d40:	add	x1, x1, #0x0
  403d44:	mov	x0, #0x0                   	// #0
  403d48:	bl	402e70 <dcgettext@plt>
  403d4c:	ldr	x1, [x19, #1184]
  403d50:	bl	402e80 <fputs_unlocked@plt>
  403d54:	adrp	x2, 413000 <__fxstatat@plt+0x10040>
  403d58:	add	x2, x2, #0x880
  403d5c:	add	x0, x2, #0x60
  403d60:	ldr	x1, [x2, #96]
  403d64:	ldr	x2, [x2, #104]
  403d68:	str	x1, [sp, #48]
  403d6c:	str	x2, [sp, #56]
  403d70:	ldp	x2, x3, [x0, #16]
  403d74:	stp	x2, x3, [sp, #64]
  403d78:	ldp	x2, x3, [x0, #32]
  403d7c:	stp	x2, x3, [sp, #80]
  403d80:	ldp	x2, x3, [x0, #48]
  403d84:	stp	x2, x3, [sp, #96]
  403d88:	ldp	x2, x3, [x0, #64]
  403d8c:	stp	x2, x3, [sp, #112]
  403d90:	ldp	x2, x3, [x0, #80]
  403d94:	stp	x2, x3, [sp, #128]
  403d98:	ldp	x2, x3, [x0, #96]
  403d9c:	stp	x2, x3, [sp, #144]
  403da0:	add	x19, sp, #0x30
  403da4:	cbz	x1, 403dc8 <__fxstatat@plt+0xe08>
  403da8:	add	x19, sp, #0x30
  403dac:	adrp	x21, 411000 <__fxstatat@plt+0xe040>
  403db0:	add	x21, x21, #0xdf0
  403db4:	mov	x0, x21
  403db8:	bl	402c70 <strcmp@plt>
  403dbc:	cbz	w0, 403dc8 <__fxstatat@plt+0xe08>
  403dc0:	ldr	x1, [x19, #16]!
  403dc4:	cbnz	x1, 403db4 <__fxstatat@plt+0xdf4>
  403dc8:	ldr	x19, [x19, #8]
  403dcc:	cbz	x19, 403f1c <__fxstatat@plt+0xf5c>
  403dd0:	mov	w2, #0x5                   	// #5
  403dd4:	adrp	x1, 413000 <__fxstatat@plt+0x10040>
  403dd8:	add	x1, x1, #0xa8
  403ddc:	mov	x0, #0x0                   	// #0
  403de0:	bl	402e70 <dcgettext@plt>
  403de4:	adrp	x3, 413000 <__fxstatat@plt+0x10040>
  403de8:	add	x3, x3, #0xc0
  403dec:	adrp	x2, 413000 <__fxstatat@plt+0x10040>
  403df0:	add	x2, x2, #0xe8
  403df4:	mov	x1, x0
  403df8:	mov	w0, #0x1                   	// #1
  403dfc:	bl	402a90 <__printf_chk@plt>
  403e00:	mov	x1, #0x0                   	// #0
  403e04:	mov	w0, #0x5                   	// #5
  403e08:	bl	402fa0 <setlocale@plt>
  403e0c:	cbz	x0, 403e24 <__fxstatat@plt+0xe64>
  403e10:	mov	x2, #0x3                   	// #3
  403e14:	adrp	x1, 413000 <__fxstatat@plt+0x10040>
  403e18:	add	x1, x1, #0xf8
  403e1c:	bl	402a60 <strncmp@plt>
  403e20:	cbnz	w0, 403ea0 <__fxstatat@plt+0xee0>
  403e24:	mov	w2, #0x5                   	// #5
  403e28:	adrp	x1, 413000 <__fxstatat@plt+0x10040>
  403e2c:	add	x1, x1, #0x148
  403e30:	mov	x0, #0x0                   	// #0
  403e34:	bl	402e70 <dcgettext@plt>
  403e38:	adrp	x21, 411000 <__fxstatat@plt+0xe040>
  403e3c:	add	x21, x21, #0xdf0
  403e40:	mov	x3, x21
  403e44:	adrp	x2, 413000 <__fxstatat@plt+0x10040>
  403e48:	add	x2, x2, #0xc0
  403e4c:	mov	x1, x0
  403e50:	mov	w0, #0x1                   	// #1
  403e54:	bl	402a90 <__printf_chk@plt>
  403e58:	mov	w2, #0x5                   	// #5
  403e5c:	adrp	x1, 413000 <__fxstatat@plt+0x10040>
  403e60:	add	x1, x1, #0x168
  403e64:	mov	x0, #0x0                   	// #0
  403e68:	bl	402e70 <dcgettext@plt>
  403e6c:	mov	x1, x0
  403e70:	adrp	x3, 414000 <__fxstatat@plt+0x11040>
  403e74:	add	x0, x3, #0x9e8
  403e78:	adrp	x3, 411000 <__fxstatat@plt+0xe040>
  403e7c:	add	x3, x3, #0xdf8
  403e80:	cmp	x19, x21
  403e84:	csel	x3, x3, x0, eq  // eq = none
  403e88:	mov	x2, x19
  403e8c:	mov	w0, #0x1                   	// #1
  403e90:	bl	402a90 <__printf_chk@plt>
  403e94:	b	403ae8 <__fxstatat@plt+0xb28>
  403e98:	adrp	x19, 411000 <__fxstatat@plt+0xe040>
  403e9c:	add	x19, x19, #0xdf0
  403ea0:	mov	w2, #0x5                   	// #5
  403ea4:	adrp	x1, 413000 <__fxstatat@plt+0x10040>
  403ea8:	add	x1, x1, #0x100
  403eac:	mov	x0, #0x0                   	// #0
  403eb0:	bl	402e70 <dcgettext@plt>
  403eb4:	adrp	x1, 429000 <__fxstatat@plt+0x26040>
  403eb8:	ldr	x1, [x1, #1184]
  403ebc:	bl	402e80 <fputs_unlocked@plt>
  403ec0:	b	403e24 <__fxstatat@plt+0xe64>
  403ec4:	mov	w2, #0x5                   	// #5
  403ec8:	adrp	x1, 413000 <__fxstatat@plt+0x10040>
  403ecc:	add	x1, x1, #0x148
  403ed0:	mov	x0, #0x0                   	// #0
  403ed4:	bl	402e70 <dcgettext@plt>
  403ed8:	adrp	x19, 411000 <__fxstatat@plt+0xe040>
  403edc:	add	x19, x19, #0xdf0
  403ee0:	mov	x3, x19
  403ee4:	adrp	x2, 413000 <__fxstatat@plt+0x10040>
  403ee8:	add	x2, x2, #0xc0
  403eec:	mov	x1, x0
  403ef0:	mov	w0, #0x1                   	// #1
  403ef4:	bl	402a90 <__printf_chk@plt>
  403ef8:	mov	w2, #0x5                   	// #5
  403efc:	adrp	x1, 413000 <__fxstatat@plt+0x10040>
  403f00:	add	x1, x1, #0x168
  403f04:	mov	x0, #0x0                   	// #0
  403f08:	bl	402e70 <dcgettext@plt>
  403f0c:	mov	x1, x0
  403f10:	adrp	x2, 411000 <__fxstatat@plt+0xe040>
  403f14:	add	x3, x2, #0xdf8
  403f18:	b	403e88 <__fxstatat@plt+0xec8>
  403f1c:	mov	w2, #0x5                   	// #5
  403f20:	adrp	x1, 413000 <__fxstatat@plt+0x10040>
  403f24:	add	x1, x1, #0xa8
  403f28:	mov	x0, #0x0                   	// #0
  403f2c:	bl	402e70 <dcgettext@plt>
  403f30:	adrp	x3, 413000 <__fxstatat@plt+0x10040>
  403f34:	add	x3, x3, #0xc0
  403f38:	adrp	x2, 413000 <__fxstatat@plt+0x10040>
  403f3c:	add	x2, x2, #0xe8
  403f40:	mov	x1, x0
  403f44:	mov	w0, #0x1                   	// #1
  403f48:	bl	402a90 <__printf_chk@plt>
  403f4c:	mov	x1, #0x0                   	// #0
  403f50:	mov	w0, #0x5                   	// #5
  403f54:	bl	402fa0 <setlocale@plt>
  403f58:	cbz	x0, 403ec4 <__fxstatat@plt+0xf04>
  403f5c:	mov	x2, #0x3                   	// #3
  403f60:	adrp	x1, 413000 <__fxstatat@plt+0x10040>
  403f64:	add	x1, x1, #0xf8
  403f68:	bl	402a60 <strncmp@plt>
  403f6c:	cbnz	w0, 403e98 <__fxstatat@plt+0xed8>
  403f70:	mov	w2, #0x5                   	// #5
  403f74:	adrp	x1, 413000 <__fxstatat@plt+0x10040>
  403f78:	add	x1, x1, #0x148
  403f7c:	mov	x0, #0x0                   	// #0
  403f80:	bl	402e70 <dcgettext@plt>
  403f84:	adrp	x19, 411000 <__fxstatat@plt+0xe040>
  403f88:	add	x19, x19, #0xdf0
  403f8c:	mov	x3, x19
  403f90:	adrp	x2, 413000 <__fxstatat@plt+0x10040>
  403f94:	add	x2, x2, #0xc0
  403f98:	mov	x1, x0
  403f9c:	mov	w0, #0x1                   	// #1
  403fa0:	bl	402a90 <__printf_chk@plt>
  403fa4:	mov	w2, #0x5                   	// #5
  403fa8:	adrp	x1, 413000 <__fxstatat@plt+0x10040>
  403fac:	add	x1, x1, #0x168
  403fb0:	mov	x0, #0x0                   	// #0
  403fb4:	bl	402e70 <dcgettext@plt>
  403fb8:	mov	x1, x0
  403fbc:	adrp	x3, 411000 <__fxstatat@plt+0xe040>
  403fc0:	add	x3, x3, #0xdf8
  403fc4:	b	403e88 <__fxstatat@plt+0xec8>
  403fc8:	stp	x29, x30, [sp, #-256]!
  403fcc:	mov	x29, sp
  403fd0:	stp	x19, x20, [sp, #16]
  403fd4:	stp	x21, x22, [sp, #32]
  403fd8:	stp	x23, x24, [sp, #48]
  403fdc:	stp	x25, x26, [sp, #64]
  403fe0:	stp	x27, x28, [sp, #80]
  403fe4:	mov	w22, w0
  403fe8:	mov	x26, x1
  403fec:	and	w0, w3, #0xff
  403ff0:	strb	wzr, [x29, #127]
  403ff4:	ldr	w1, [x4, #20]
  403ff8:	tst	w1, #0xffff00
  403ffc:	cset	w3, ne  // ne = any
  404000:	cmp	x2, #0x0
  404004:	cset	w1, eq  // eq = none
  404008:	cmp	w1, w22
  40400c:	b.ge	4040cc <__fxstatat@plt+0x110c>  // b.tcont
  404010:	mov	x24, x2
  404014:	mov	x23, x4
  404018:	cbz	w0, 4041a0 <__fxstatat@plt+0x11e0>
  40401c:	cbnz	x2, 40413c <__fxstatat@plt+0x117c>
  404020:	cmp	w22, #0x2
  404024:	b.gt	404160 <__fxstatat@plt+0x11a0>
  404028:	add	x22, x26, w22, sxtw #3
  40402c:	add	x2, x29, #0x7f
  404030:	add	x1, x29, #0x80
  404034:	ldur	x0, [x22, #-8]
  404038:	bl	403290 <__fxstatat@plt+0x2d0>
  40403c:	ldr	x20, [x26]
  404040:	ldr	x19, [x26, #8]
  404044:	adrp	x0, 429000 <__fxstatat@plt+0x26040>
  404048:	ldrb	w0, [x0, #1305]
  40404c:	cbnz	w0, 4043e8 <__fxstatat@plt+0x1428>
  404050:	ldrb	w0, [x23, #22]
  404054:	cbz	w0, 404088 <__fxstatat@plt+0x10c8>
  404058:	ldr	w21, [x23]
  40405c:	cbz	w21, 404088 <__fxstatat@plt+0x10c8>
  404060:	mov	x1, x19
  404064:	mov	x0, x20
  404068:	bl	402c70 <strcmp@plt>
  40406c:	cbnz	w0, 404088 <__fxstatat@plt+0x10c8>
  404070:	ldrb	w0, [x29, #127]
  404074:	cbnz	w0, 404088 <__fxstatat@plt+0x10c8>
  404078:	ldr	w0, [x29, #144]
  40407c:	and	w0, w0, #0xf000
  404080:	cmp	w0, #0x8, lsl #12
  404084:	b.eq	404414 <__fxstatat@plt+0x1454>  // b.none
  404088:	mov	x5, #0x0                   	// #0
  40408c:	add	x4, x29, #0x70
  404090:	mov	x3, x23
  404094:	mov	w2, #0x0                   	// #0
  404098:	mov	x1, x19
  40409c:	mov	x0, x20
  4040a0:	bl	4093b8 <__fxstatat@plt+0x63f8>
  4040a4:	and	w25, w0, #0xff
  4040a8:	mov	w0, w25
  4040ac:	mov	sp, x29
  4040b0:	ldp	x19, x20, [sp, #16]
  4040b4:	ldp	x21, x22, [sp, #32]
  4040b8:	ldp	x23, x24, [sp, #48]
  4040bc:	ldp	x25, x26, [sp, #64]
  4040c0:	ldp	x27, x28, [sp, #80]
  4040c4:	ldp	x29, x30, [sp], #256
  4040c8:	ret
  4040cc:	cmp	w22, #0x0
  4040d0:	b.le	404114 <__fxstatat@plt+0x1154>
  4040d4:	mov	w2, #0x5                   	// #5
  4040d8:	adrp	x1, 413000 <__fxstatat@plt+0x10040>
  4040dc:	add	x1, x1, #0x1c8
  4040e0:	mov	x0, #0x0                   	// #0
  4040e4:	bl	402e70 <dcgettext@plt>
  4040e8:	mov	x19, x0
  4040ec:	ldr	x1, [x26]
  4040f0:	mov	w0, #0x4                   	// #4
  4040f4:	bl	40daf8 <__fxstatat@plt+0xab38>
  4040f8:	mov	x3, x0
  4040fc:	mov	x2, x19
  404100:	mov	w1, #0x0                   	// #0
  404104:	mov	w0, #0x0                   	// #0
  404108:	bl	402850 <error@plt>
  40410c:	mov	w0, #0x1                   	// #1
  404110:	bl	403a9c <__fxstatat@plt+0xadc>
  404114:	mov	w2, #0x5                   	// #5
  404118:	adrp	x1, 413000 <__fxstatat@plt+0x10040>
  40411c:	add	x1, x1, #0x1b0
  404120:	mov	x0, #0x0                   	// #0
  404124:	bl	402e70 <dcgettext@plt>
  404128:	mov	x2, x0
  40412c:	mov	w1, #0x0                   	// #0
  404130:	mov	w0, #0x0                   	// #0
  404134:	bl	402850 <error@plt>
  404138:	b	40410c <__fxstatat@plt+0x114c>
  40413c:	mov	w2, #0x5                   	// #5
  404140:	adrp	x1, 413000 <__fxstatat@plt+0x10040>
  404144:	add	x1, x1, #0x1f8
  404148:	mov	x0, #0x0                   	// #0
  40414c:	bl	402e70 <dcgettext@plt>
  404150:	mov	x2, x0
  404154:	mov	w1, #0x0                   	// #0
  404158:	mov	w0, #0x1                   	// #1
  40415c:	bl	402850 <error@plt>
  404160:	mov	w2, #0x5                   	// #5
  404164:	adrp	x1, 413000 <__fxstatat@plt+0x10040>
  404168:	add	x1, x1, #0x240
  40416c:	mov	x0, #0x0                   	// #0
  404170:	bl	402e70 <dcgettext@plt>
  404174:	mov	x19, x0
  404178:	ldr	x1, [x26, #16]
  40417c:	mov	w0, #0x4                   	// #4
  404180:	bl	40daf8 <__fxstatat@plt+0xab38>
  404184:	mov	x3, x0
  404188:	mov	x2, x19
  40418c:	mov	w1, #0x0                   	// #0
  404190:	mov	w0, #0x0                   	// #0
  404194:	bl	402850 <error@plt>
  404198:	mov	w0, #0x1                   	// #1
  40419c:	bl	403a9c <__fxstatat@plt+0xadc>
  4041a0:	cbz	x2, 4041c8 <__fxstatat@plt+0x1208>
  4041a4:	cmp	w22, #0x1
  4041a8:	b.gt	404240 <__fxstatat@plt+0x1280>
  4041ac:	mov	x20, #0x0                   	// #0
  4041b0:	mov	w25, #0x1                   	// #1
  4041b4:	adrp	x21, 429000 <__fxstatat@plt+0x26040>
  4041b8:	add	x21, x21, #0x4c0
  4041bc:	adrp	x27, 413000 <__fxstatat@plt+0x10040>
  4041c0:	add	x27, x27, #0x278
  4041c4:	b	404280 <__fxstatat@plt+0x12c0>
  4041c8:	cmp	w22, #0x1
  4041cc:	b.gt	404214 <__fxstatat@plt+0x1254>
  4041d0:	cmp	w22, #0x2
  4041d4:	b.le	40403c <__fxstatat@plt+0x107c>
  4041d8:	mov	w2, #0x5                   	// #5
  4041dc:	adrp	x1, 413000 <__fxstatat@plt+0x10040>
  4041e0:	add	x1, x1, #0x258
  4041e4:	mov	x0, #0x0                   	// #0
  4041e8:	bl	402e70 <dcgettext@plt>
  4041ec:	mov	x19, x0
  4041f0:	add	x22, x26, w22, sxtw #3
  4041f4:	ldur	x1, [x22, #-8]
  4041f8:	mov	w0, #0x4                   	// #4
  4041fc:	bl	40daf8 <__fxstatat@plt+0xab38>
  404200:	mov	x3, x0
  404204:	mov	x2, x19
  404208:	mov	w1, #0x0                   	// #0
  40420c:	mov	w0, #0x1                   	// #1
  404210:	bl	402850 <error@plt>
  404214:	add	x0, x26, w22, sxtw #3
  404218:	add	x2, x29, #0x7f
  40421c:	add	x1, x29, #0x80
  404220:	ldur	x0, [x0, #-8]
  404224:	bl	403290 <__fxstatat@plt+0x2d0>
  404228:	and	w0, w0, #0xff
  40422c:	cbz	w0, 4041d0 <__fxstatat@plt+0x1210>
  404230:	sub	w22, w22, #0x1
  404234:	ldr	x24, [x26, w22, sxtw #3]
  404238:	cbnz	x24, 4041a4 <__fxstatat@plt+0x11e4>
  40423c:	b	40403c <__fxstatat@plt+0x107c>
  404240:	mov	x0, x23
  404244:	bl	405a34 <__fxstatat@plt+0x2a74>
  404248:	mov	x0, x23
  40424c:	bl	405a78 <__fxstatat@plt+0x2ab8>
  404250:	b	4041ac <__fxstatat@plt+0x11ec>
  404254:	mov	x0, x28
  404258:	bl	40ad0c <__fxstatat@plt+0x7d4c>
  40425c:	b	404290 <__fxstatat@plt+0x12d0>
  404260:	mov	w25, w0
  404264:	ldrb	w0, [x21, #89]
  404268:	cbnz	w0, 4043c8 <__fxstatat@plt+0x1408>
  40426c:	mov	x0, x19
  404270:	bl	402ce0 <free@plt>
  404274:	add	x20, x20, #0x1
  404278:	cmp	w22, w20
  40427c:	b.le	4040a8 <__fxstatat@plt+0x10e8>
  404280:	str	xzr, [x29, #112]
  404284:	ldr	x28, [x26, x20, lsl #3]
  404288:	ldrb	w0, [x21, #88]
  40428c:	cbnz	w0, 404254 <__fxstatat@plt+0x1294>
  404290:	ldrb	w0, [x21, #89]
  404294:	cbz	w0, 404314 <__fxstatat@plt+0x1354>
  404298:	mov	x0, x28
  40429c:	bl	402820 <strlen@plt>
  4042a0:	add	x1, x0, #0x10
  4042a4:	and	x1, x1, #0xfffffffffffffff0
  4042a8:	sub	sp, sp, x1
  4042ac:	add	x2, x0, #0x1
  4042b0:	mov	x1, x28
  4042b4:	mov	x0, sp
  4042b8:	bl	402800 <memcpy@plt>
  4042bc:	mov	x19, x0
  4042c0:	bl	40ad0c <__fxstatat@plt+0x7d4c>
  4042c4:	add	x2, x29, #0x70
  4042c8:	mov	x1, x19
  4042cc:	mov	x0, x24
  4042d0:	bl	40b024 <__fxstatat@plt+0x8064>
  4042d4:	mov	x19, x0
  4042d8:	ldrb	w0, [x23, #46]
  4042dc:	adrp	x2, 413000 <__fxstatat@plt+0x10040>
  4042e0:	add	x2, x2, #0x1a0
  4042e4:	cmp	w0, #0x0
  4042e8:	mov	x5, x23
  4042ec:	add	x4, x29, #0x7f
  4042f0:	add	x3, x29, #0x68
  4042f4:	csel	x2, x2, xzr, ne  // ne = any
  4042f8:	ldr	x1, [x29, #112]
  4042fc:	sub	x1, x1, x19
  404300:	mov	x0, x19
  404304:	bl	403358 <__fxstatat@plt+0x398>
  404308:	ands	w0, w0, #0xff
  40430c:	b.eq	404260 <__fxstatat@plt+0x12a0>  // b.none
  404310:	b	404364 <__fxstatat@plt+0x13a4>
  404314:	mov	x0, x28
  404318:	bl	40ac70 <__fxstatat@plt+0x7cb0>
  40431c:	mov	x19, x0
  404320:	bl	402820 <strlen@plt>
  404324:	add	x1, x0, #0x10
  404328:	and	x1, x1, #0xfffffffffffffff0
  40432c:	sub	sp, sp, x1
  404330:	add	x2, x0, #0x1
  404334:	mov	x1, x19
  404338:	mov	x0, sp
  40433c:	bl	402800 <memcpy@plt>
  404340:	mov	x19, x0
  404344:	bl	40ad0c <__fxstatat@plt+0x7d4c>
  404348:	mov	x1, x27
  40434c:	mov	x0, x19
  404350:	bl	402c70 <strcmp@plt>
  404354:	cbnz	w0, 4043b0 <__fxstatat@plt+0x13f0>
  404358:	mov	x0, x24
  40435c:	bl	40ff98 <__fxstatat@plt+0xcfd8>
  404360:	mov	x19, x0
  404364:	mov	x5, #0x0                   	// #0
  404368:	add	x4, x29, #0x67
  40436c:	mov	x3, x23
  404370:	ldrb	w2, [x29, #127]
  404374:	mov	x1, x19
  404378:	mov	x0, x28
  40437c:	bl	4093b8 <__fxstatat@plt+0x63f8>
  404380:	and	w25, w25, w0
  404384:	ldrb	w0, [x21, #89]
  404388:	cbz	w0, 404264 <__fxstatat@plt+0x12a4>
  40438c:	mov	x3, x23
  404390:	ldr	x2, [x29, #104]
  404394:	ldr	x1, [x29, #112]
  404398:	sub	x1, x1, x19
  40439c:	mov	x0, x19
  4043a0:	bl	40386c <__fxstatat@plt+0x8ac>
  4043a4:	and	w0, w0, #0xff
  4043a8:	and	w25, w25, w0
  4043ac:	b	404264 <__fxstatat@plt+0x12a4>
  4043b0:	mov	x2, #0x0                   	// #0
  4043b4:	mov	x1, x19
  4043b8:	mov	x0, x24
  4043bc:	bl	40b024 <__fxstatat@plt+0x8064>
  4043c0:	mov	x19, x0
  4043c4:	b	404364 <__fxstatat@plt+0x13a4>
  4043c8:	ldr	x0, [x29, #104]
  4043cc:	cbz	x0, 40426c <__fxstatat@plt+0x12ac>
  4043d0:	ldr	x1, [x0, #144]
  4043d4:	str	x1, [x29, #104]
  4043d8:	bl	402ce0 <free@plt>
  4043dc:	ldr	x0, [x29, #104]
  4043e0:	cbnz	x0, 4043d0 <__fxstatat@plt+0x1410>
  4043e4:	b	40426c <__fxstatat@plt+0x12ac>
  4043e8:	mov	w2, #0x5                   	// #5
  4043ec:	adrp	x1, 413000 <__fxstatat@plt+0x10040>
  4043f0:	add	x1, x1, #0x280
  4043f4:	mov	x0, #0x0                   	// #0
  4043f8:	bl	402e70 <dcgettext@plt>
  4043fc:	mov	x2, x0
  404400:	mov	w1, #0x0                   	// #0
  404404:	mov	w0, #0x0                   	// #0
  404408:	bl	402850 <error@plt>
  40440c:	mov	w0, #0x1                   	// #1
  404410:	bl	403a9c <__fxstatat@plt+0xadc>
  404414:	mov	w2, w21
  404418:	mov	x1, x19
  40441c:	mov	w0, #0xffffff9c            	// #-100
  404420:	bl	40a878 <__fxstatat@plt+0x78b8>
  404424:	mov	x19, x0
  404428:	adrp	x1, 429000 <__fxstatat@plt+0x26040>
  40442c:	add	x1, x1, #0x4c0
  404430:	add	x0, x1, #0x8
  404434:	ldp	x2, x3, [x23]
  404438:	stp	x2, x3, [x1, #8]
  40443c:	ldp	x2, x3, [x23, #16]
  404440:	stp	x2, x3, [x1, #24]
  404444:	ldp	x2, x3, [x23, #32]
  404448:	stp	x2, x3, [x1, #40]
  40444c:	ldp	x2, x3, [x23, #48]
  404450:	stp	x2, x3, [x1, #56]
  404454:	ldp	x2, x3, [x23, #64]
  404458:	stp	x2, x3, [x1, #72]
  40445c:	str	wzr, [x1, #8]
  404460:	mov	x23, x0
  404464:	b	404088 <__fxstatat@plt+0x10c8>
  404468:	stp	x29, x30, [sp, #-336]!
  40446c:	mov	x29, sp
  404470:	stp	x19, x20, [sp, #16]
  404474:	stp	x21, x22, [sp, #32]
  404478:	stp	x23, x24, [sp, #48]
  40447c:	stp	x25, x26, [sp, #64]
  404480:	stp	x27, x28, [sp, #80]
  404484:	mov	w20, w0
  404488:	mov	x19, x1
  40448c:	ldr	x0, [x1]
  404490:	bl	40c244 <__fxstatat@plt+0x9284>
  404494:	adrp	x1, 414000 <__fxstatat@plt+0x11040>
  404498:	add	x1, x1, #0x9e8
  40449c:	mov	w0, #0x6                   	// #6
  4044a0:	bl	402fa0 <setlocale@plt>
  4044a4:	adrp	x21, 411000 <__fxstatat@plt+0xe040>
  4044a8:	add	x21, x21, #0xc48
  4044ac:	adrp	x1, 413000 <__fxstatat@plt+0x10040>
  4044b0:	add	x1, x1, #0x2b8
  4044b4:	mov	x0, x21
  4044b8:	bl	402a70 <bindtextdomain@plt>
  4044bc:	mov	x0, x21
  4044c0:	bl	402c40 <textdomain@plt>
  4044c4:	adrp	x0, 40a000 <__fxstatat@plt+0x7040>
  4044c8:	add	x0, x0, #0x9a8
  4044cc:	bl	411bf8 <__fxstatat@plt+0xec38>
  4044d0:	adrp	x0, 429000 <__fxstatat@plt+0x26040>
  4044d4:	strb	wzr, [x0, #1216]
  4044d8:	add	x0, sp, #0x100
  4044dc:	bl	405abc <__fxstatat@plt+0x2afc>
  4044e0:	mov	w0, #0x1                   	// #1
  4044e4:	strb	w0, [sp, #276]
  4044e8:	mov	w1, #0x1                   	// #1
  4044ec:	str	w1, [sp, #260]
  4044f0:	strb	wzr, [sp, #277]
  4044f4:	strb	wzr, [sp, #278]
  4044f8:	strb	wzr, [sp, #279]
  4044fc:	mov	w1, #0x4                   	// #4
  404500:	str	w1, [sp, #264]
  404504:	strb	wzr, [sp, #280]
  404508:	strb	wzr, [sp, #281]
  40450c:	strb	wzr, [sp, #284]
  404510:	str	wzr, [sp, #312]
  404514:	strb	wzr, [sp, #285]
  404518:	strb	wzr, [sp, #290]
  40451c:	strb	wzr, [sp, #286]
  404520:	strb	wzr, [sp, #287]
  404524:	strb	wzr, [sp, #288]
  404528:	strb	wzr, [sp, #293]
  40452c:	strb	wzr, [sp, #294]
  404530:	strb	wzr, [sp, #289]
  404534:	strb	wzr, [sp, #295]
  404538:	strb	wzr, [sp, #297]
  40453c:	strb	wzr, [sp, #296]
  404540:	strb	w0, [sp, #291]
  404544:	strb	wzr, [sp, #292]
  404548:	strb	wzr, [sp, #298]
  40454c:	mov	w0, #0x2                   	// #2
  404550:	str	w0, [sp, #268]
  404554:	strb	wzr, [sp, #300]
  404558:	strb	wzr, [sp, #299]
  40455c:	str	wzr, [sp, #272]
  404560:	strb	wzr, [sp, #303]
  404564:	strb	wzr, [sp, #301]
  404568:	strb	wzr, [sp, #302]
  40456c:	adrp	x0, 413000 <__fxstatat@plt+0x10040>
  404570:	add	x0, x0, #0x2d0
  404574:	bl	402f20 <getenv@plt>
  404578:	cmp	x0, #0x0
  40457c:	cset	w0, ne  // ne = any
  404580:	strb	w0, [sp, #304]
  404584:	str	xzr, [sp, #320]
  404588:	str	xzr, [sp, #328]
  40458c:	str	xzr, [sp, #120]
  404590:	mov	w23, #0x0                   	// #0
  404594:	str	xzr, [sp, #96]
  404598:	mov	w24, #0x0                   	// #0
  40459c:	str	xzr, [sp, #104]
  4045a0:	str	xzr, [sp, #112]
  4045a4:	mov	w27, #0x0                   	// #0
  4045a8:	adrp	x26, 413000 <__fxstatat@plt+0x10040>
  4045ac:	add	x26, x26, #0x880
  4045b0:	add	x25, x26, #0x130
  4045b4:	adrp	x22, 413000 <__fxstatat@plt+0x10040>
  4045b8:	add	x22, x22, #0x3a8
  4045bc:	adrp	x21, 413000 <__fxstatat@plt+0x10040>
  4045c0:	add	x21, x21, #0x6f8
  4045c4:	mov	x4, #0x0                   	// #0
  4045c8:	mov	x3, x25
  4045cc:	mov	x2, x22
  4045d0:	mov	x1, x19
  4045d4:	mov	w0, w20
  4045d8:	bl	402c50 <getopt_long@plt>
  4045dc:	cmn	w0, #0x1
  4045e0:	b.eq	4049fc <__fxstatat@plt+0x1a3c>  // b.none
  4045e4:	cmp	w0, #0x108
  4045e8:	b.gt	4049ec <__fxstatat@plt+0x1a2c>
  4045ec:	cmp	w0, #0x47
  4045f0:	b.le	404610 <__fxstatat@plt+0x1650>
  4045f4:	sub	w0, w0, #0x48
  4045f8:	cmp	w0, #0xc0
  4045fc:	b.hi	4049ec <__fxstatat@plt+0x1a2c>  // b.pmore
  404600:	ldrh	w0, [x21, w0, uxtw #1]
  404604:	adr	x1, 404610 <__fxstatat@plt+0x1650>
  404608:	add	x0, x1, w0, sxth #2
  40460c:	br	x0
  404610:	cmn	w0, #0x3
  404614:	b.ne	404660 <__fxstatat@plt+0x16a0>  // b.any
  404618:	mov	x7, #0x0                   	// #0
  40461c:	adrp	x6, 413000 <__fxstatat@plt+0x10040>
  404620:	add	x6, x6, #0x370
  404624:	adrp	x5, 413000 <__fxstatat@plt+0x10040>
  404628:	add	x5, x5, #0x380
  40462c:	adrp	x4, 413000 <__fxstatat@plt+0x10040>
  404630:	add	x4, x4, #0x390
  404634:	adrp	x0, 429000 <__fxstatat@plt+0x26040>
  404638:	ldr	x3, [x0, #1040]
  40463c:	adrp	x2, 413000 <__fxstatat@plt+0x10040>
  404640:	add	x2, x2, #0xe8
  404644:	adrp	x1, 411000 <__fxstatat@plt+0xe040>
  404648:	add	x1, x1, #0xdf0
  40464c:	adrp	x0, 429000 <__fxstatat@plt+0x26040>
  404650:	ldr	x0, [x0, #1184]
  404654:	bl	40fbe4 <__fxstatat@plt+0xcc24>
  404658:	mov	w0, #0x0                   	// #0
  40465c:	bl	402840 <exit@plt>
  404660:	cmn	w0, #0x2
  404664:	b.ne	4049ec <__fxstatat@plt+0x1a2c>  // b.any
  404668:	mov	w0, #0x0                   	// #0
  40466c:	bl	403a9c <__fxstatat@plt+0xadc>
  404670:	mov	w23, #0x1                   	// #1
  404674:	b	4045c4 <__fxstatat@plt+0x1604>
  404678:	add	x0, x26, #0xd0
  40467c:	adrp	x1, 429000 <__fxstatat@plt+0x26040>
  404680:	ldr	x5, [x1, #1048]
  404684:	mov	x4, #0x4                   	// #4
  404688:	mov	x28, x0
  40468c:	mov	x3, x0
  404690:	add	x2, x26, #0xe0
  404694:	adrp	x0, 429000 <__fxstatat@plt+0x26040>
  404698:	ldr	x1, [x0, #1168]
  40469c:	adrp	x0, 413000 <__fxstatat@plt+0x10040>
  4046a0:	add	x0, x0, #0x2e0
  4046a4:	bl	40a1ac <__fxstatat@plt+0x71ec>
  4046a8:	ldr	w0, [x28, x0, lsl #2]
  4046ac:	str	w0, [sp, #268]
  4046b0:	b	4045c4 <__fxstatat@plt+0x1604>
  4046b4:	adrp	x0, 429000 <__fxstatat@plt+0x26040>
  4046b8:	ldr	x1, [x0, #1168]
  4046bc:	cbz	x1, 4046f4 <__fxstatat@plt+0x1734>
  4046c0:	add	x0, x26, #0x100
  4046c4:	adrp	x2, 429000 <__fxstatat@plt+0x26040>
  4046c8:	ldr	x5, [x2, #1048]
  4046cc:	mov	x4, #0x4                   	// #4
  4046d0:	mov	x28, x0
  4046d4:	mov	x3, x0
  4046d8:	add	x2, x26, #0x110
  4046dc:	adrp	x0, 413000 <__fxstatat@plt+0x10040>
  4046e0:	add	x0, x0, #0x2f0
  4046e4:	bl	40a1ac <__fxstatat@plt+0x71ec>
  4046e8:	ldr	w0, [x28, x0, lsl #2]
  4046ec:	str	w0, [sp, #312]
  4046f0:	b	4045c4 <__fxstatat@plt+0x1604>
  4046f4:	mov	w0, #0x2                   	// #2
  4046f8:	str	w0, [sp, #312]
  4046fc:	b	4045c4 <__fxstatat@plt+0x1604>
  404700:	mov	w0, #0x2                   	// #2
  404704:	str	w0, [sp, #260]
  404708:	mov	w0, #0x1                   	// #1
  40470c:	strb	w0, [sp, #290]
  404710:	strb	w0, [sp, #285]
  404714:	strb	w0, [sp, #286]
  404718:	strb	w0, [sp, #287]
  40471c:	strb	w0, [sp, #292]
  404720:	adrp	x0, 429000 <__fxstatat@plt+0x26040>
  404724:	ldrb	w0, [x0, #1216]
  404728:	cbz	w0, 404734 <__fxstatat@plt+0x1774>
  40472c:	mov	w0, #0x1                   	// #1
  404730:	strb	w0, [sp, #293]
  404734:	mov	w0, #0x1                   	// #1
  404738:	strb	w0, [sp, #295]
  40473c:	strb	w0, [sp, #297]
  404740:	strb	w0, [sp, #298]
  404744:	b	4045c4 <__fxstatat@plt+0x1604>
  404748:	adrp	x0, 429000 <__fxstatat@plt+0x26040>
  40474c:	ldr	x0, [x0, #1168]
  404750:	cmp	x0, #0x0
  404754:	ldr	x1, [sp, #104]
  404758:	csel	x0, x1, x0, eq  // eq = none
  40475c:	str	x0, [sp, #104]
  404760:	mov	w27, #0x1                   	// #1
  404764:	b	4045c4 <__fxstatat@plt+0x1604>
  404768:	strb	wzr, [sp, #291]
  40476c:	b	4045c4 <__fxstatat@plt+0x1604>
  404770:	mov	w0, #0x1                   	// #1
  404774:	strb	w0, [sp, #290]
  404778:	mov	w0, #0x2                   	// #2
  40477c:	str	w0, [sp, #260]
  404780:	b	4045c4 <__fxstatat@plt+0x1604>
  404784:	mov	w0, #0x1                   	// #1
  404788:	strb	w0, [sp, #278]
  40478c:	b	4045c4 <__fxstatat@plt+0x1604>
  404790:	mov	w0, #0x3                   	// #3
  404794:	str	w0, [sp, #260]
  404798:	b	4045c4 <__fxstatat@plt+0x1604>
  40479c:	mov	w0, #0x3                   	// #3
  4047a0:	str	w0, [sp, #264]
  4047a4:	b	4045c4 <__fxstatat@plt+0x1604>
  4047a8:	mov	w0, #0x1                   	// #1
  4047ac:	strb	w0, [sp, #279]
  4047b0:	b	4045c4 <__fxstatat@plt+0x1604>
  4047b4:	mov	w0, #0x4                   	// #4
  4047b8:	str	w0, [sp, #260]
  4047bc:	b	4045c4 <__fxstatat@plt+0x1604>
  4047c0:	mov	w0, #0x2                   	// #2
  4047c4:	str	w0, [sp, #264]
  4047c8:	b	4045c4 <__fxstatat@plt+0x1604>
  4047cc:	mov	w0, #0x2                   	// #2
  4047d0:	str	w0, [sp, #260]
  4047d4:	b	4045c4 <__fxstatat@plt+0x1604>
  4047d8:	mov	w2, #0x0                   	// #0
  4047dc:	add	x1, sp, #0x100
  4047e0:	adrp	x0, 429000 <__fxstatat@plt+0x26040>
  4047e4:	ldr	x0, [x0, #1168]
  4047e8:	bl	403120 <__fxstatat@plt+0x160>
  4047ec:	b	4045c4 <__fxstatat@plt+0x1604>
  4047f0:	adrp	x0, 429000 <__fxstatat@plt+0x26040>
  4047f4:	ldr	x0, [x0, #1168]
  4047f8:	cbz	x0, 404814 <__fxstatat@plt+0x1854>
  4047fc:	mov	w2, #0x1                   	// #1
  404800:	add	x1, sp, #0x100
  404804:	bl	403120 <__fxstatat@plt+0x160>
  404808:	mov	w0, #0x1                   	// #1
  40480c:	strb	w0, [sp, #292]
  404810:	b	4045c4 <__fxstatat@plt+0x1604>
  404814:	mov	w0, #0x1                   	// #1
  404818:	strb	w0, [sp, #285]
  40481c:	strb	w0, [sp, #286]
  404820:	strb	w0, [sp, #287]
  404824:	strb	w0, [sp, #292]
  404828:	b	4045c4 <__fxstatat@plt+0x1604>
  40482c:	adrp	x0, 429000 <__fxstatat@plt+0x26040>
  404830:	mov	w1, #0x1                   	// #1
  404834:	strb	w1, [x0, #1305]
  404838:	b	4045c4 <__fxstatat@plt+0x1604>
  40483c:	mov	w0, #0x1                   	// #1
  404840:	strb	w0, [sp, #298]
  404844:	b	4045c4 <__fxstatat@plt+0x1604>
  404848:	mov	w0, #0x1                   	// #1
  40484c:	strb	w0, [sp, #277]
  404850:	b	4045c4 <__fxstatat@plt+0x1604>
  404854:	adrp	x0, 429000 <__fxstatat@plt+0x26040>
  404858:	mov	w1, #0x1                   	// #1
  40485c:	strb	w1, [x0, #1304]
  404860:	b	4045c4 <__fxstatat@plt+0x1604>
  404864:	mov	w0, #0x1                   	// #1
  404868:	strb	w0, [sp, #300]
  40486c:	b	4045c4 <__fxstatat@plt+0x1604>
  404870:	ldr	x0, [sp, #96]
  404874:	cbnz	x0, 4048b0 <__fxstatat@plt+0x18f0>
  404878:	add	x2, sp, #0x80
  40487c:	adrp	x0, 429000 <__fxstatat@plt+0x26040>
  404880:	ldr	x1, [x0, #1168]
  404884:	mov	w0, #0x0                   	// #0
  404888:	bl	402f30 <__xstat@plt>
  40488c:	cbnz	w0, 4048d4 <__fxstatat@plt+0x1914>
  404890:	ldr	w0, [sp, #144]
  404894:	and	w0, w0, #0xf000
  404898:	cmp	w0, #0x4, lsl #12
  40489c:	b.ne	404918 <__fxstatat@plt+0x1958>  // b.any
  4048a0:	adrp	x0, 429000 <__fxstatat@plt+0x26040>
  4048a4:	ldr	x0, [x0, #1168]
  4048a8:	str	x0, [sp, #96]
  4048ac:	b	4045c4 <__fxstatat@plt+0x1604>
  4048b0:	mov	w2, #0x5                   	// #5
  4048b4:	adrp	x1, 413000 <__fxstatat@plt+0x10040>
  4048b8:	add	x1, x1, #0x300
  4048bc:	mov	x0, #0x0                   	// #0
  4048c0:	bl	402e70 <dcgettext@plt>
  4048c4:	mov	x2, x0
  4048c8:	mov	w1, #0x0                   	// #0
  4048cc:	mov	w0, #0x1                   	// #1
  4048d0:	bl	402850 <error@plt>
  4048d4:	bl	402f10 <__errno_location@plt>
  4048d8:	ldr	w20, [x0]
  4048dc:	mov	w2, #0x5                   	// #5
  4048e0:	adrp	x1, 411000 <__fxstatat@plt+0xe040>
  4048e4:	add	x1, x1, #0xce0
  4048e8:	mov	x0, #0x0                   	// #0
  4048ec:	bl	402e70 <dcgettext@plt>
  4048f0:	mov	x19, x0
  4048f4:	adrp	x0, 429000 <__fxstatat@plt+0x26040>
  4048f8:	ldr	x1, [x0, #1168]
  4048fc:	mov	w0, #0x4                   	// #4
  404900:	bl	40daf8 <__fxstatat@plt+0xab38>
  404904:	mov	x3, x0
  404908:	mov	x2, x19
  40490c:	mov	w1, w20
  404910:	mov	w0, #0x1                   	// #1
  404914:	bl	402850 <error@plt>
  404918:	mov	w2, #0x5                   	// #5
  40491c:	adrp	x1, 413000 <__fxstatat@plt+0x10040>
  404920:	add	x1, x1, #0x258
  404924:	mov	x0, #0x0                   	// #0
  404928:	bl	402e70 <dcgettext@plt>
  40492c:	mov	x19, x0
  404930:	adrp	x0, 429000 <__fxstatat@plt+0x26040>
  404934:	ldr	x1, [x0, #1168]
  404938:	mov	w0, #0x4                   	// #4
  40493c:	bl	40daf8 <__fxstatat@plt+0xab38>
  404940:	mov	x3, x0
  404944:	mov	x2, x19
  404948:	mov	w1, #0x0                   	// #0
  40494c:	mov	w0, #0x1                   	// #1
  404950:	bl	402850 <error@plt>
  404954:	mov	w0, #0x1                   	// #1
  404958:	strb	w0, [sp, #301]
  40495c:	b	4045c4 <__fxstatat@plt+0x1604>
  404960:	mov	w0, #0x1                   	// #1
  404964:	strb	w0, [sp, #302]
  404968:	b	4045c4 <__fxstatat@plt+0x1604>
  40496c:	mov	w0, #0x1                   	// #1
  404970:	strb	w0, [sp, #284]
  404974:	b	4045c4 <__fxstatat@plt+0x1604>
  404978:	adrp	x0, 429000 <__fxstatat@plt+0x26040>
  40497c:	ldrb	w0, [x0, #1216]
  404980:	cbz	w0, 4049a4 <__fxstatat@plt+0x19e4>
  404984:	adrp	x0, 429000 <__fxstatat@plt+0x26040>
  404988:	ldr	x0, [x0, #1168]
  40498c:	cbz	x0, 404998 <__fxstatat@plt+0x19d8>
  404990:	str	x0, [sp, #120]
  404994:	b	4045c4 <__fxstatat@plt+0x1604>
  404998:	mov	w0, #0x1                   	// #1
  40499c:	strb	w0, [sp, #289]
  4049a0:	b	4045c4 <__fxstatat@plt+0x1604>
  4049a4:	adrp	x0, 429000 <__fxstatat@plt+0x26040>
  4049a8:	ldr	x0, [x0, #1168]
  4049ac:	cbz	x0, 4045c4 <__fxstatat@plt+0x1604>
  4049b0:	mov	w2, #0x5                   	// #5
  4049b4:	adrp	x1, 413000 <__fxstatat@plt+0x10040>
  4049b8:	add	x1, x1, #0x328
  4049bc:	mov	x0, #0x0                   	// #0
  4049c0:	bl	402e70 <dcgettext@plt>
  4049c4:	mov	x2, x0
  4049c8:	mov	w1, #0x0                   	// #0
  4049cc:	mov	w0, #0x0                   	// #0
  4049d0:	bl	402850 <error@plt>
  4049d4:	b	4045c4 <__fxstatat@plt+0x1604>
  4049d8:	adrp	x0, 429000 <__fxstatat@plt+0x26040>
  4049dc:	ldr	x0, [x0, #1168]
  4049e0:	str	x0, [sp, #112]
  4049e4:	mov	w27, #0x1                   	// #1
  4049e8:	b	4045c4 <__fxstatat@plt+0x1604>
  4049ec:	mov	w0, #0x1                   	// #1
  4049f0:	bl	403a9c <__fxstatat@plt+0xadc>
  4049f4:	mov	w24, #0x1                   	// #1
  4049f8:	b	4045c4 <__fxstatat@plt+0x1604>
  4049fc:	ldrb	w0, [sp, #279]
  404a00:	cbz	w0, 404a0c <__fxstatat@plt+0x1a4c>
  404a04:	ldrb	w0, [sp, #300]
  404a08:	cbnz	w0, 404ac0 <__fxstatat@plt+0x1b00>
  404a0c:	ldr	w0, [sp, #264]
  404a10:	cmp	w0, #0x2
  404a14:	b.eq	404aec <__fxstatat@plt+0x1b2c>  // b.none
  404a18:	ldr	w0, [sp, #312]
  404a1c:	cmp	w0, #0x2
  404a20:	b.eq	404b34 <__fxstatat@plt+0x1b74>  // b.none
  404a24:	cbnz	w27, 404b6c <__fxstatat@plt+0x1bac>
  404a28:	mov	w0, #0x0                   	// #0
  404a2c:	str	w0, [sp, #256]
  404a30:	ldr	x0, [sp, #112]
  404a34:	bl	40a2a0 <__fxstatat@plt+0x72e0>
  404a38:	ldr	w0, [sp, #260]
  404a3c:	cmp	w0, #0x1
  404a40:	b.eq	404b8c <__fxstatat@plt+0x1bcc>  // b.none
  404a44:	ldrb	w0, [sp, #298]
  404a48:	cbnz	w0, 404ba4 <__fxstatat@plt+0x1be4>
  404a4c:	ldr	x0, [sp, #120]
  404a50:	cmp	x0, #0x0
  404a54:	cset	w1, ne  // ne = any
  404a58:	ldrb	w0, [sp, #289]
  404a5c:	orr	w0, w0, w1
  404a60:	cbz	w0, 404bb8 <__fxstatat@plt+0x1bf8>
  404a64:	ldrb	w0, [sp, #294]
  404a68:	cbnz	w0, 404c3c <__fxstatat@plt+0x1c7c>
  404a6c:	strb	wzr, [sp, #293]
  404a70:	ldr	x0, [sp, #120]
  404a74:	cbnz	x0, 404bfc <__fxstatat@plt+0x1c3c>
  404a78:	bl	40965c <__fxstatat@plt+0x669c>
  404a7c:	adrp	x0, 429000 <__fxstatat@plt+0x26040>
  404a80:	ldr	w0, [x0, #1176]
  404a84:	add	x4, sp, #0x100
  404a88:	mov	w3, w23
  404a8c:	ldr	x2, [sp, #96]
  404a90:	add	x1, x19, w0, sxtw #3
  404a94:	sub	w0, w20, w0
  404a98:	bl	403fc8 <__fxstatat@plt+0x1008>
  404a9c:	and	w0, w0, #0xff
  404aa0:	eor	w0, w0, #0x1
  404aa4:	ldp	x19, x20, [sp, #16]
  404aa8:	ldp	x21, x22, [sp, #32]
  404aac:	ldp	x23, x24, [sp, #48]
  404ab0:	ldp	x25, x26, [sp, #64]
  404ab4:	ldp	x27, x28, [sp, #80]
  404ab8:	ldp	x29, x30, [sp], #336
  404abc:	ret
  404ac0:	mov	w2, #0x5                   	// #5
  404ac4:	adrp	x1, 413000 <__fxstatat@plt+0x10040>
  404ac8:	add	x1, x1, #0x3c0
  404acc:	mov	x0, #0x0                   	// #0
  404ad0:	bl	402e70 <dcgettext@plt>
  404ad4:	mov	x2, x0
  404ad8:	mov	w1, #0x0                   	// #0
  404adc:	mov	w0, #0x0                   	// #0
  404ae0:	bl	402850 <error@plt>
  404ae4:	mov	w0, #0x1                   	// #1
  404ae8:	bl	403a9c <__fxstatat@plt+0xadc>
  404aec:	strb	wzr, [sp, #301]
  404af0:	cbnz	w27, 404b08 <__fxstatat@plt+0x1b48>
  404af4:	ldr	w0, [sp, #312]
  404af8:	cmp	w0, #0x2
  404afc:	b.eq	404b34 <__fxstatat@plt+0x1b74>  // b.none
  404b00:	mov	w0, #0x0                   	// #0
  404b04:	b	404a2c <__fxstatat@plt+0x1a6c>
  404b08:	mov	w2, #0x5                   	// #5
  404b0c:	adrp	x1, 413000 <__fxstatat@plt+0x10040>
  404b10:	add	x1, x1, #0x3f0
  404b14:	mov	x0, #0x0                   	// #0
  404b18:	bl	402e70 <dcgettext@plt>
  404b1c:	mov	x2, x0
  404b20:	mov	w1, #0x0                   	// #0
  404b24:	mov	w0, #0x0                   	// #0
  404b28:	bl	402850 <error@plt>
  404b2c:	mov	w0, #0x1                   	// #1
  404b30:	bl	403a9c <__fxstatat@plt+0xadc>
  404b34:	ldr	w0, [sp, #268]
  404b38:	cmp	w0, #0x2
  404b3c:	b.eq	404a24 <__fxstatat@plt+0x1a64>  // b.none
  404b40:	mov	w2, #0x5                   	// #5
  404b44:	adrp	x1, 413000 <__fxstatat@plt+0x10040>
  404b48:	add	x1, x1, #0x430
  404b4c:	mov	x0, #0x0                   	// #0
  404b50:	bl	402e70 <dcgettext@plt>
  404b54:	mov	x2, x0
  404b58:	mov	w1, #0x0                   	// #0
  404b5c:	mov	w0, #0x0                   	// #0
  404b60:	bl	402850 <error@plt>
  404b64:	mov	w0, #0x1                   	// #1
  404b68:	bl	403a9c <__fxstatat@plt+0xadc>
  404b6c:	mov	w2, #0x5                   	// #5
  404b70:	adrp	x1, 413000 <__fxstatat@plt+0x10040>
  404b74:	add	x1, x1, #0x460
  404b78:	mov	x0, #0x0                   	// #0
  404b7c:	bl	402e70 <dcgettext@plt>
  404b80:	ldr	x1, [sp, #104]
  404b84:	bl	40a8f8 <__fxstatat@plt+0x7938>
  404b88:	b	404a2c <__fxstatat@plt+0x1a6c>
  404b8c:	ldrb	w0, [sp, #298]
  404b90:	cbz	w0, 404bac <__fxstatat@plt+0x1bec>
  404b94:	ldrb	w0, [sp, #279]
  404b98:	cbnz	w0, 404bac <__fxstatat@plt+0x1bec>
  404b9c:	mov	w0, #0x2                   	// #2
  404ba0:	str	w0, [sp, #260]
  404ba4:	strb	w24, [sp, #276]
  404ba8:	b	404a4c <__fxstatat@plt+0x1a8c>
  404bac:	mov	w0, #0x4                   	// #4
  404bb0:	str	w0, [sp, #260]
  404bb4:	b	404a44 <__fxstatat@plt+0x1a84>
  404bb8:	ldrb	w0, [sp, #293]
  404bbc:	cbz	w0, 404c74 <__fxstatat@plt+0x1cb4>
  404bc0:	ldrb	w0, [sp, #294]
  404bc4:	cbz	w0, 404a78 <__fxstatat@plt+0x1ab8>
  404bc8:	adrp	x0, 429000 <__fxstatat@plt+0x26040>
  404bcc:	ldrb	w0, [x0, #1216]
  404bd0:	cbnz	w0, 404a78 <__fxstatat@plt+0x1ab8>
  404bd4:	b	404c50 <__fxstatat@plt+0x1c90>
  404bd8:	mov	w2, #0x5                   	// #5
  404bdc:	adrp	x1, 413000 <__fxstatat@plt+0x10040>
  404be0:	add	x1, x1, #0x470
  404be4:	mov	x0, #0x0                   	// #0
  404be8:	bl	402e70 <dcgettext@plt>
  404bec:	mov	x2, x0
  404bf0:	mov	w1, #0x0                   	// #0
  404bf4:	mov	w0, #0x1                   	// #1
  404bf8:	bl	402850 <error@plt>
  404bfc:	bl	402f10 <__errno_location@plt>
  404c00:	mov	w20, #0x5f                  	// #95
  404c04:	str	w20, [x0]
  404c08:	mov	w2, #0x5                   	// #5
  404c0c:	adrp	x1, 413000 <__fxstatat@plt+0x10040>
  404c10:	add	x1, x1, #0x4e8
  404c14:	mov	x0, #0x0                   	// #0
  404c18:	bl	402e70 <dcgettext@plt>
  404c1c:	mov	x19, x0
  404c20:	ldr	x0, [sp, #120]
  404c24:	bl	40dd98 <__fxstatat@plt+0xadd8>
  404c28:	mov	x3, x0
  404c2c:	mov	x2, x19
  404c30:	mov	w1, w20
  404c34:	mov	w0, #0x1                   	// #1
  404c38:	bl	402850 <error@plt>
  404c3c:	ldrb	w0, [sp, #293]
  404c40:	cbnz	w0, 404bd8 <__fxstatat@plt+0x1c18>
  404c44:	adrp	x0, 429000 <__fxstatat@plt+0x26040>
  404c48:	ldrb	w0, [x0, #1216]
  404c4c:	cbnz	w0, 404a70 <__fxstatat@plt+0x1ab0>
  404c50:	mov	w2, #0x5                   	// #5
  404c54:	adrp	x1, 413000 <__fxstatat@plt+0x10040>
  404c58:	add	x1, x1, #0x4a0
  404c5c:	mov	x0, #0x0                   	// #0
  404c60:	bl	402e70 <dcgettext@plt>
  404c64:	mov	x2, x0
  404c68:	mov	w1, #0x0                   	// #0
  404c6c:	mov	w0, #0x1                   	// #1
  404c70:	bl	402850 <error@plt>
  404c74:	ldrb	w0, [sp, #294]
  404c78:	cbz	w0, 404a78 <__fxstatat@plt+0x1ab8>
  404c7c:	b	404c44 <__fxstatat@plt+0x1c84>
  404c80:	ret
  404c84:	stp	x29, x30, [sp, #-16]!
  404c88:	mov	x29, sp
  404c8c:	mov	w0, #0x4                   	// #4
  404c90:	bl	40daf8 <__fxstatat@plt+0xab38>
  404c94:	ldp	x29, x30, [sp], #16
  404c98:	ret
  404c9c:	and	w1, w1, #0xf000
  404ca0:	cmp	w1, #0xa, lsl #12
  404ca4:	b.ne	404cb0 <__fxstatat@plt+0x1cf0>  // b.any
  404ca8:	mov	w0, #0x1                   	// #1
  404cac:	ret
  404cb0:	stp	x29, x30, [sp, #-32]!
  404cb4:	mov	x29, sp
  404cb8:	str	x19, [sp, #16]
  404cbc:	mov	x19, x0
  404cc0:	bl	40fce8 <__fxstatat@plt+0xcd28>
  404cc4:	and	w1, w0, #0xff
  404cc8:	mov	w0, #0x1                   	// #1
  404ccc:	cbz	w1, 404cdc <__fxstatat@plt+0x1d1c>
  404cd0:	ldr	x19, [sp, #16]
  404cd4:	ldp	x29, x30, [sp], #32
  404cd8:	ret
  404cdc:	mov	w1, #0x2                   	// #2
  404ce0:	mov	x0, x19
  404ce4:	bl	402940 <euidaccess@plt>
  404ce8:	cmp	w0, #0x0
  404cec:	cset	w0, eq  // eq = none
  404cf0:	b	404cd0 <__fxstatat@plt+0x1d10>
  404cf4:	stp	x29, x30, [sp, #-80]!
  404cf8:	mov	x29, sp
  404cfc:	stp	x19, x20, [sp, #16]
  404d00:	stp	x21, x22, [sp, #32]
  404d04:	mov	x21, x0
  404d08:	mov	x19, x1
  404d0c:	mov	x20, x2
  404d10:	ldr	w1, [x2, #16]
  404d14:	mov	x0, x19
  404d18:	bl	404c9c <__fxstatat@plt+0x1cdc>
  404d1c:	and	w1, w0, #0xff
  404d20:	cbnz	w1, 404dd8 <__fxstatat@plt+0x1e18>
  404d24:	str	x23, [sp, #48]
  404d28:	add	x1, sp, #0x40
  404d2c:	ldr	w0, [x20, #16]
  404d30:	bl	40aeac <__fxstatat@plt+0x7eec>
  404d34:	strb	wzr, [sp, #74]
  404d38:	adrp	x0, 429000 <__fxstatat@plt+0x26040>
  404d3c:	ldr	x22, [x0, #1160]
  404d40:	ldrb	w0, [x21, #24]
  404d44:	cbnz	w0, 404d54 <__fxstatat@plt+0x1d94>
  404d48:	ldr	w0, [x21, #20]
  404d4c:	tst	w0, #0xffff00
  404d50:	b.eq	404dbc <__fxstatat@plt+0x1dfc>  // b.none
  404d54:	mov	w2, #0x5                   	// #5
  404d58:	adrp	x1, 413000 <__fxstatat@plt+0x10040>
  404d5c:	add	x1, x1, #0xd70
  404d60:	mov	x0, #0x0                   	// #0
  404d64:	bl	402e70 <dcgettext@plt>
  404d68:	mov	x21, x0
  404d6c:	adrp	x0, 429000 <__fxstatat@plt+0x26040>
  404d70:	ldr	x23, [x0, #2400]
  404d74:	mov	x1, x19
  404d78:	mov	w0, #0x4                   	// #4
  404d7c:	bl	40daf8 <__fxstatat@plt+0xab38>
  404d80:	ldr	w5, [x20, #16]
  404d84:	add	x6, sp, #0x41
  404d88:	and	x5, x5, #0xfff
  404d8c:	mov	x4, x0
  404d90:	mov	x3, x23
  404d94:	mov	x2, x21
  404d98:	mov	w1, #0x1                   	// #1
  404d9c:	mov	x0, x22
  404da0:	bl	402c60 <__fprintf_chk@plt>
  404da4:	ldr	x23, [sp, #48]
  404da8:	bl	410228 <__fxstatat@plt+0xd268>
  404dac:	ldp	x19, x20, [sp, #16]
  404db0:	ldp	x21, x22, [sp, #32]
  404db4:	ldp	x29, x30, [sp], #80
  404db8:	ret
  404dbc:	mov	w2, #0x5                   	// #5
  404dc0:	adrp	x1, 413000 <__fxstatat@plt+0x10040>
  404dc4:	add	x1, x1, #0xda0
  404dc8:	mov	x0, #0x0                   	// #0
  404dcc:	bl	402e70 <dcgettext@plt>
  404dd0:	mov	x21, x0
  404dd4:	b	404d6c <__fxstatat@plt+0x1dac>
  404dd8:	adrp	x0, 429000 <__fxstatat@plt+0x26040>
  404ddc:	ldr	x21, [x0, #1160]
  404de0:	mov	w2, #0x5                   	// #5
  404de4:	adrp	x1, 413000 <__fxstatat@plt+0x10040>
  404de8:	add	x1, x1, #0xdd8
  404dec:	mov	x0, #0x0                   	// #0
  404df0:	bl	402e70 <dcgettext@plt>
  404df4:	mov	x20, x0
  404df8:	adrp	x0, 429000 <__fxstatat@plt+0x26040>
  404dfc:	ldr	x22, [x0, #2400]
  404e00:	mov	x1, x19
  404e04:	mov	w0, #0x4                   	// #4
  404e08:	bl	40daf8 <__fxstatat@plt+0xab38>
  404e0c:	mov	x4, x0
  404e10:	mov	x3, x22
  404e14:	mov	x2, x20
  404e18:	mov	w1, #0x1                   	// #1
  404e1c:	mov	x0, x21
  404e20:	bl	402c60 <__fprintf_chk@plt>
  404e24:	b	404da8 <__fxstatat@plt+0x1de8>
  404e28:	stp	x29, x30, [sp, #-64]!
  404e2c:	mov	x29, sp
  404e30:	stp	x19, x20, [sp, #16]
  404e34:	str	x23, [sp, #48]
  404e38:	mov	w23, w0
  404e3c:	mov	x20, x1
  404e40:	adrp	x1, 429000 <__fxstatat@plt+0x26040>
  404e44:	ldr	x1, [x1, #1312]
  404e48:	cbz	x1, 404e94 <__fxstatat@plt+0x1ed4>
  404e4c:	cbz	x20, 404ecc <__fxstatat@plt+0x1f0c>
  404e50:	stp	x21, x22, [sp, #32]
  404e54:	adrp	x22, 429000 <__fxstatat@plt+0x26040>
  404e58:	adrp	x21, 429000 <__fxstatat@plt+0x26040>
  404e5c:	ldr	x19, [x22, #1024]
  404e60:	cmp	x19, x20
  404e64:	csel	x19, x19, x20, ls  // ls = plast
  404e68:	mov	x2, x19
  404e6c:	ldr	x1, [x21, #1312]
  404e70:	mov	w0, w23
  404e74:	bl	40b12c <__fxstatat@plt+0x816c>
  404e78:	cmp	x0, x19
  404e7c:	b.ne	404ed4 <__fxstatat@plt+0x1f14>  // b.any
  404e80:	subs	x20, x20, x19
  404e84:	b.ne	404e5c <__fxstatat@plt+0x1e9c>  // b.any
  404e88:	mov	w0, #0x1                   	// #1
  404e8c:	ldp	x21, x22, [sp, #32]
  404e90:	b	404edc <__fxstatat@plt+0x1f1c>
  404e94:	mov	x1, #0x1                   	// #1
  404e98:	adrp	x0, 429000 <__fxstatat@plt+0x26040>
  404e9c:	ldr	x0, [x0, #1024]
  404ea0:	bl	402af0 <calloc@plt>
  404ea4:	adrp	x1, 429000 <__fxstatat@plt+0x26040>
  404ea8:	str	x0, [x1, #1312]
  404eac:	cbnz	x0, 404e4c <__fxstatat@plt+0x1e8c>
  404eb0:	add	x0, x1, #0x520
  404eb4:	add	x0, x0, #0x8
  404eb8:	str	x0, [x1, #1312]
  404ebc:	adrp	x0, 429000 <__fxstatat@plt+0x26040>
  404ec0:	mov	x1, #0x400                 	// #1024
  404ec4:	str	x1, [x0, #1024]
  404ec8:	b	404e4c <__fxstatat@plt+0x1e8c>
  404ecc:	mov	w0, #0x1                   	// #1
  404ed0:	b	404edc <__fxstatat@plt+0x1f1c>
  404ed4:	mov	w0, #0x0                   	// #0
  404ed8:	ldp	x21, x22, [sp, #32]
  404edc:	ldp	x19, x20, [sp, #16]
  404ee0:	ldr	x23, [sp, #48]
  404ee4:	ldp	x29, x30, [sp], #64
  404ee8:	ret
  404eec:	stp	x29, x30, [sp, #-32]!
  404ef0:	mov	x29, sp
  404ef4:	str	x19, [sp, #16]
  404ef8:	mov	x3, x2
  404efc:	mov	x2, x1
  404f00:	mov	w1, #0x3                   	// #3
  404f04:	bl	402ec0 <fallocate@plt>
  404f08:	mov	w19, w0
  404f0c:	tbnz	w0, #31, 404f20 <__fxstatat@plt+0x1f60>
  404f10:	mov	w0, w19
  404f14:	ldr	x19, [sp, #16]
  404f18:	ldp	x29, x30, [sp], #32
  404f1c:	ret
  404f20:	bl	402f10 <__errno_location@plt>
  404f24:	ldr	w0, [x0]
  404f28:	cmp	w0, #0x26
  404f2c:	mov	w1, #0x5f                  	// #95
  404f30:	ccmp	w0, w1, #0x4, ne  // ne = any
  404f34:	csel	w19, w19, wzr, ne  // ne = any
  404f38:	b	404f10 <__fxstatat@plt+0x1f50>
  404f3c:	stp	x29, x30, [sp, #-48]!
  404f40:	mov	x29, sp
  404f44:	stp	x19, x20, [sp, #16]
  404f48:	stp	x21, x22, [sp, #32]
  404f4c:	mov	w21, w0
  404f50:	mov	x22, x1
  404f54:	and	w20, w2, #0xff
  404f58:	mov	x19, x3
  404f5c:	mov	w2, #0x1                   	// #1
  404f60:	mov	x1, x3
  404f64:	bl	402950 <lseek@plt>
  404f68:	tbnz	x0, #63, 404f88 <__fxstatat@plt+0x1fc8>
  404f6c:	cbnz	w20, 404fd0 <__fxstatat@plt+0x2010>
  404f70:	mov	w20, #0x1                   	// #1
  404f74:	mov	w0, w20
  404f78:	ldp	x19, x20, [sp, #16]
  404f7c:	ldp	x21, x22, [sp, #32]
  404f80:	ldp	x29, x30, [sp], #48
  404f84:	ret
  404f88:	bl	402f10 <__errno_location@plt>
  404f8c:	ldr	w20, [x0]
  404f90:	mov	w2, #0x5                   	// #5
  404f94:	adrp	x1, 413000 <__fxstatat@plt+0x10040>
  404f98:	add	x1, x1, #0xdf0
  404f9c:	mov	x0, #0x0                   	// #0
  404fa0:	bl	402e70 <dcgettext@plt>
  404fa4:	mov	x19, x0
  404fa8:	mov	x1, x22
  404fac:	mov	w0, #0x4                   	// #4
  404fb0:	bl	40daf8 <__fxstatat@plt+0xab38>
  404fb4:	mov	x3, x0
  404fb8:	mov	x2, x19
  404fbc:	mov	w1, w20
  404fc0:	mov	w0, #0x0                   	// #0
  404fc4:	bl	402850 <error@plt>
  404fc8:	mov	w20, #0x0                   	// #0
  404fcc:	b	404f74 <__fxstatat@plt+0x1fb4>
  404fd0:	mov	x2, x19
  404fd4:	sub	x1, x0, x19
  404fd8:	mov	w0, w21
  404fdc:	bl	404eec <__fxstatat@plt+0x1f2c>
  404fe0:	tbz	w0, #31, 404f74 <__fxstatat@plt+0x1fb4>
  404fe4:	bl	402f10 <__errno_location@plt>
  404fe8:	ldr	w20, [x0]
  404fec:	mov	w2, #0x5                   	// #5
  404ff0:	adrp	x1, 413000 <__fxstatat@plt+0x10040>
  404ff4:	add	x1, x1, #0xe00
  404ff8:	mov	x0, #0x0                   	// #0
  404ffc:	bl	402e70 <dcgettext@plt>
  405000:	mov	x19, x0
  405004:	mov	x1, x22
  405008:	mov	w0, #0x4                   	// #4
  40500c:	bl	40daf8 <__fxstatat@plt+0xab38>
  405010:	mov	x3, x0
  405014:	mov	x2, x19
  405018:	mov	w1, w20
  40501c:	mov	w0, #0x0                   	// #0
  405020:	bl	402850 <error@plt>
  405024:	mov	w20, #0x0                   	// #0
  405028:	b	404f74 <__fxstatat@plt+0x1fb4>
  40502c:	stp	x29, x30, [sp, #-176]!
  405030:	mov	x29, sp
  405034:	stp	x23, x24, [sp, #48]
  405038:	str	w0, [sp, #140]
  40503c:	str	w1, [sp, #116]
  405040:	str	x2, [sp, #128]
  405044:	str	x3, [sp, #144]
  405048:	and	w0, w5, #0xff
  40504c:	str	w0, [sp, #136]
  405050:	str	x6, [sp, #160]
  405054:	str	x7, [sp, #120]
  405058:	ldr	x0, [sp, #192]
  40505c:	strb	wzr, [x0]
  405060:	ldr	x0, [sp, #184]
  405064:	str	xzr, [x0]
  405068:	ldr	x0, [sp, #176]
  40506c:	cbz	x0, 405354 <__fxstatat@plt+0x2394>
  405070:	stp	x19, x20, [sp, #16]
  405074:	stp	x25, x26, [sp, #64]
  405078:	stp	x27, x28, [sp, #80]
  40507c:	mov	x28, x4
  405080:	cmp	x4, #0x0
  405084:	csel	x0, x3, x4, eq  // eq = none
  405088:	str	x0, [sp, #168]
  40508c:	mov	x25, #0x0                   	// #0
  405090:	mov	w23, #0x0                   	// #0
  405094:	ldr	x0, [sp, #144]
  405098:	ldr	x1, [sp, #176]
  40509c:	cmp	x0, x1
  4050a0:	csel	x2, x0, x1, ls  // ls = plast
  4050a4:	ldr	x1, [sp, #128]
  4050a8:	ldr	w0, [sp, #140]
  4050ac:	bl	402e40 <read@plt>
  4050b0:	str	x0, [sp, #152]
  4050b4:	tbz	x0, #63, 405120 <__fxstatat@plt+0x2160>
  4050b8:	bl	402f10 <__errno_location@plt>
  4050bc:	ldr	w19, [x0]
  4050c0:	cmp	w19, #0x4
  4050c4:	b.eq	405318 <__fxstatat@plt+0x2358>  // b.none
  4050c8:	mov	w2, #0x5                   	// #5
  4050cc:	adrp	x1, 413000 <__fxstatat@plt+0x10040>
  4050d0:	add	x1, x1, #0xe18
  4050d4:	mov	x0, #0x0                   	// #0
  4050d8:	bl	402e70 <dcgettext@plt>
  4050dc:	mov	x20, x0
  4050e0:	ldr	x1, [sp, #160]
  4050e4:	mov	w0, #0x4                   	// #4
  4050e8:	bl	40daf8 <__fxstatat@plt+0xab38>
  4050ec:	mov	x3, x0
  4050f0:	mov	x2, x20
  4050f4:	mov	w1, w19
  4050f8:	mov	w0, #0x0                   	// #0
  4050fc:	bl	402850 <error@plt>
  405100:	mov	w23, #0x0                   	// #0
  405104:	ldp	x19, x20, [sp, #16]
  405108:	ldp	x25, x26, [sp, #64]
  40510c:	ldp	x27, x28, [sp, #80]
  405110:	mov	w0, w23
  405114:	ldp	x23, x24, [sp, #48]
  405118:	ldp	x29, x30, [sp], #176
  40511c:	ret
  405120:	stp	x21, x22, [sp, #32]
  405124:	ldr	x21, [sp, #152]
  405128:	cbz	x21, 40534c <__fxstatat@plt+0x238c>
  40512c:	ldr	x0, [sp, #184]
  405130:	ldr	x0, [x0]
  405134:	add	x0, x0, x21
  405138:	ldr	x1, [sp, #184]
  40513c:	str	x0, [x1]
  405140:	ldr	x24, [sp, #128]
  405144:	str	x24, [sp, #104]
  405148:	ldr	x19, [sp, #168]
  40514c:	b	405200 <__fxstatat@plt+0x2240>
  405150:	mov	w20, #0x0                   	// #0
  405154:	b	405250 <__fxstatat@plt+0x2290>
  405158:	bl	402f10 <__errno_location@plt>
  40515c:	ldr	w20, [x0]
  405160:	mov	w2, #0x5                   	// #5
  405164:	adrp	x1, 413000 <__fxstatat@plt+0x10040>
  405168:	add	x1, x1, #0xe30
  40516c:	mov	x0, #0x0                   	// #0
  405170:	bl	402e70 <dcgettext@plt>
  405174:	mov	x19, x0
  405178:	ldr	x1, [sp, #120]
  40517c:	mov	w0, #0x4                   	// #4
  405180:	bl	40daf8 <__fxstatat@plt+0xab38>
  405184:	mov	x3, x0
  405188:	mov	x2, x19
  40518c:	mov	w1, w20
  405190:	mov	w0, #0x0                   	// #0
  405194:	bl	402850 <error@plt>
  405198:	ldp	x19, x20, [sp, #16]
  40519c:	ldp	x21, x22, [sp, #32]
  4051a0:	ldp	x25, x26, [sp, #64]
  4051a4:	ldp	x27, x28, [sp, #80]
  4051a8:	b	405110 <__fxstatat@plt+0x2150>
  4051ac:	ldr	x3, [sp, #96]
  4051b0:	ldrb	w2, [sp, #136]
  4051b4:	ldr	x1, [sp, #120]
  4051b8:	ldr	w0, [sp, #116]
  4051bc:	bl	404f3c <__fxstatat@plt+0x1f7c>
  4051c0:	ands	w23, w0, #0xff
  4051c4:	b.ne	4053e0 <__fxstatat@plt+0x2420>  // b.any
  4051c8:	ldp	x19, x20, [sp, #16]
  4051cc:	ldp	x21, x22, [sp, #32]
  4051d0:	ldp	x25, x26, [sp, #64]
  4051d4:	ldp	x27, x28, [sp, #80]
  4051d8:	b	405110 <__fxstatat@plt+0x2150>
  4051dc:	mov	x0, #0x7fffffffffffffff    	// #9223372036854775807
  4051e0:	sub	x0, x0, x19
  4051e4:	cmp	x0, x25
  4051e8:	b.cc	405298 <__fxstatat@plt+0x22d8>  // b.lo, b.ul, b.last
  4051ec:	add	x25, x25, x19
  4051f0:	mov	w23, w20
  4051f4:	add	x24, x24, x19
  4051f8:	subs	x21, x21, x19
  4051fc:	b.eq	4052f4 <__fxstatat@plt+0x2334>  // b.none
  405200:	cmp	x19, x21
  405204:	csel	x19, x19, x21, ls  // ls = plast
  405208:	cmp	x28, #0x0
  40520c:	cset	w20, ne  // ne = any
  405210:	cmp	x19, #0x0
  405214:	csel	w20, w20, wzr, ne  // ne = any
  405218:	cbz	w20, 405388 <__fxstatat@plt+0x23c8>
  40521c:	mov	x1, x24
  405220:	mov	x2, x19
  405224:	ldrb	w0, [x1]
  405228:	cbnz	w0, 405150 <__fxstatat@plt+0x2190>
  40522c:	add	x1, x1, #0x1
  405230:	subs	x2, x2, #0x1
  405234:	b.eq	405250 <__fxstatat@plt+0x2290>  // b.none
  405238:	tst	x2, #0xf
  40523c:	b.ne	405224 <__fxstatat@plt+0x2264>  // b.any
  405240:	mov	x0, x24
  405244:	bl	402c30 <memcmp@plt>
  405248:	cmp	w0, #0x0
  40524c:	cset	w20, eq  // eq = none
  405250:	cmp	w20, w23
  405254:	cset	w26, ne  // ne = any
  405258:	cmp	x25, #0x0
  40525c:	csel	w26, w26, wzr, ne  // ne = any
  405260:	mov	x0, x19
  405264:	cmp	x19, x21
  405268:	cset	w22, eq  // eq = none
  40526c:	eor	w1, w20, #0x1
  405270:	and	w22, w22, w1
  405274:	cmp	w26, #0x0
  405278:	ccmp	w22, #0x0, #0x0, eq  // eq = none
  40527c:	b.eq	4051dc <__fxstatat@plt+0x221c>  // b.none
  405280:	mov	w27, w26
  405284:	cbz	w26, 4053b0 <__fxstatat@plt+0x23f0>
  405288:	str	x25, [sp, #96]
  40528c:	mov	x25, x19
  405290:	mov	w27, #0x0                   	// #0
  405294:	b	4053c0 <__fxstatat@plt+0x2400>
  405298:	mov	w2, #0x5                   	// #5
  40529c:	adrp	x1, 413000 <__fxstatat@plt+0x10040>
  4052a0:	add	x1, x1, #0xe48
  4052a4:	mov	x0, #0x0                   	// #0
  4052a8:	bl	402e70 <dcgettext@plt>
  4052ac:	mov	x19, x0
  4052b0:	ldr	x1, [sp, #160]
  4052b4:	mov	w0, #0x4                   	// #4
  4052b8:	bl	40daf8 <__fxstatat@plt+0xab38>
  4052bc:	mov	x3, x0
  4052c0:	mov	x2, x19
  4052c4:	mov	w1, #0x0                   	// #0
  4052c8:	mov	w0, #0x0                   	// #0
  4052cc:	bl	402850 <error@plt>
  4052d0:	mov	w23, #0x0                   	// #0
  4052d4:	ldp	x19, x20, [sp, #16]
  4052d8:	ldp	x21, x22, [sp, #32]
  4052dc:	ldp	x25, x26, [sp, #64]
  4052e0:	ldp	x27, x28, [sp, #80]
  4052e4:	b	405110 <__fxstatat@plt+0x2150>
  4052e8:	mov	w23, w20
  4052ec:	str	x24, [sp, #104]
  4052f0:	b	4051f4 <__fxstatat@plt+0x2234>
  4052f4:	mov	w20, w23
  4052f8:	ldr	x0, [sp, #176]
  4052fc:	ldr	x1, [sp, #152]
  405300:	sub	x0, x0, x1
  405304:	str	x0, [sp, #176]
  405308:	ldr	x0, [sp, #192]
  40530c:	strb	w20, [x0]
  405310:	mov	w23, w20
  405314:	ldp	x21, x22, [sp, #32]
  405318:	ldr	x0, [sp, #176]
  40531c:	cbnz	x0, 405094 <__fxstatat@plt+0x20d4>
  405320:	cbz	w23, 40535c <__fxstatat@plt+0x239c>
  405324:	mov	x3, x25
  405328:	ldrb	w2, [sp, #136]
  40532c:	ldr	x1, [sp, #120]
  405330:	ldr	w0, [sp, #116]
  405334:	bl	404f3c <__fxstatat@plt+0x1f7c>
  405338:	and	w23, w0, #0xff
  40533c:	ldp	x19, x20, [sp, #16]
  405340:	ldp	x25, x26, [sp, #64]
  405344:	ldp	x27, x28, [sp, #80]
  405348:	b	405110 <__fxstatat@plt+0x2150>
  40534c:	ldp	x21, x22, [sp, #32]
  405350:	b	405320 <__fxstatat@plt+0x2360>
  405354:	mov	w23, #0x1                   	// #1
  405358:	b	405110 <__fxstatat@plt+0x2150>
  40535c:	mov	w23, #0x1                   	// #1
  405360:	ldp	x19, x20, [sp, #16]
  405364:	ldp	x25, x26, [sp, #64]
  405368:	ldp	x27, x28, [sp, #80]
  40536c:	b	405110 <__fxstatat@plt+0x2150>
  405370:	cbnz	w26, 4052f8 <__fxstatat@plt+0x2338>
  405374:	mov	x21, #0x0                   	// #0
  405378:	mov	w23, w20
  40537c:	str	x24, [sp, #104]
  405380:	mov	x25, #0x0                   	// #0
  405384:	b	4051f4 <__fxstatat@plt+0x2234>
  405388:	mov	x0, x19
  40538c:	cset	w27, eq  // eq = none
  405390:	cmp	x19, x21
  405394:	cset	w22, eq  // eq = none
  405398:	eor	w1, w23, #0x1
  40539c:	and	w22, w22, w1
  4053a0:	orr	w22, w27, w22
  4053a4:	mov	w20, w23
  4053a8:	cbz	w22, 4051dc <__fxstatat@plt+0x221c>
  4053ac:	mov	w20, w23
  4053b0:	add	x1, x25, x19
  4053b4:	str	x1, [sp, #96]
  4053b8:	mov	x25, x0
  4053bc:	mov	w26, #0x0                   	// #0
  4053c0:	cbnz	w23, 4051ac <__fxstatat@plt+0x21ec>
  4053c4:	ldr	x2, [sp, #96]
  4053c8:	ldr	x1, [sp, #104]
  4053cc:	ldr	w0, [sp, #116]
  4053d0:	bl	40b12c <__fxstatat@plt+0x816c>
  4053d4:	ldr	x1, [sp, #96]
  4053d8:	cmp	x1, x0
  4053dc:	b.ne	405158 <__fxstatat@plt+0x2198>  // b.any
  4053e0:	cbz	w22, 4052e8 <__fxstatat@plt+0x2328>
  4053e4:	cbnz	w27, 405370 <__fxstatat@plt+0x23b0>
  4053e8:	cbz	w26, 405378 <__fxstatat@plt+0x23b8>
  4053ec:	mov	w23, w20
  4053f0:	str	x24, [sp, #104]
  4053f4:	mov	x19, #0x0                   	// #0
  4053f8:	b	4051f4 <__fxstatat@plt+0x2234>
  4053fc:	stp	x29, x30, [sp, #-16]!
  405400:	mov	x29, sp
  405404:	mov	w3, w0
  405408:	mov	x0, x1
  40540c:	mov	w1, w2
  405410:	tbz	w3, #31, 405420 <__fxstatat@plt+0x2460>
  405414:	bl	402a10 <chmod@plt>
  405418:	ldp	x29, x30, [sp], #16
  40541c:	ret
  405420:	mov	w0, w3
  405424:	bl	402ae0 <fchmod@plt>
  405428:	b	405418 <__fxstatat@plt+0x2458>
  40542c:	stp	x29, x30, [sp, #-48]!
  405430:	mov	x29, sp
  405434:	mov	x7, x2
  405438:	ldrb	w2, [x4, #35]
  40543c:	cbz	w2, 405498 <__fxstatat@plt+0x24d8>
  405440:	ldrb	w5, [x4, #40]
  405444:	cbnz	w5, 40549c <__fxstatat@plt+0x24dc>
  405448:	ldrb	w2, [x4, #41]
  40544c:	cbnz	w2, 405510 <__fxstatat@plt+0x2550>
  405450:	ldr	x6, [x4, #32]
  405454:	and	x6, x6, #0xff000000ff00
  405458:	mov	w8, #0x1                   	// #1
  40545c:	mov	w5, #0x0                   	// #0
  405460:	adrp	x4, 405000 <__fxstatat@plt+0x2040>
  405464:	add	x4, x4, #0x578
  405468:	b	4054b0 <__fxstatat@plt+0x24f0>
  40546c:	adrp	x2, 405000 <__fxstatat@plt+0x2040>
  405470:	add	x2, x2, #0x52c
  405474:	cmp	x6, #0x0
  405478:	csel	x2, x2, xzr, ne  // ne = any
  40547c:	orr	w5, w5, w8
  405480:	tst	x5, #0x1
  405484:	add	x3, sp, #0x18
  405488:	csel	x3, x3, xzr, ne  // ne = any
  40548c:	mov	x1, x7
  405490:	bl	402dd0 <attr_copy_file@plt>
  405494:	b	405500 <__fxstatat@plt+0x2540>
  405498:	mov	w5, #0x1                   	// #1
  40549c:	ldr	x6, [x4, #32]
  4054a0:	and	x6, x6, #0xff000000ff00
  4054a4:	mov	w8, #0x0                   	// #0
  4054a8:	adrp	x4, 405000 <__fxstatat@plt+0x2040>
  4054ac:	add	x4, x4, #0x62c
  4054b0:	str	x4, [sp, #24]
  4054b4:	adrp	x2, 404000 <__fxstatat@plt+0x1040>
  4054b8:	add	x2, x2, #0xc84
  4054bc:	str	x2, [sp, #32]
  4054c0:	adrp	x2, 404000 <__fxstatat@plt+0x1040>
  4054c4:	add	x2, x2, #0xc80
  4054c8:	str	x2, [sp, #40]
  4054cc:	cmp	w1, #0x0
  4054d0:	ccmp	w3, #0x0, #0x1, ge  // ge = tcont
  4054d4:	b.lt	40546c <__fxstatat@plt+0x24ac>  // b.tstop
  4054d8:	adrp	x4, 405000 <__fxstatat@plt+0x2040>
  4054dc:	add	x4, x4, #0x52c
  4054e0:	cmp	x6, #0x0
  4054e4:	csel	x4, x4, xzr, ne  // ne = any
  4054e8:	orr	w5, w5, w8
  4054ec:	tst	x5, #0x1
  4054f0:	add	x5, sp, #0x18
  4054f4:	csel	x5, x5, xzr, ne  // ne = any
  4054f8:	mov	x2, x7
  4054fc:	bl	402d20 <attr_copy_fd@plt>
  405500:	cmp	w0, #0x0
  405504:	cset	w0, eq  // eq = none
  405508:	ldp	x29, x30, [sp], #48
  40550c:	ret
  405510:	ldr	x6, [x4, #32]
  405514:	and	x6, x6, #0xff000000ff00
  405518:	mov	w8, #0x0                   	// #0
  40551c:	mov	w5, #0x0                   	// #0
  405520:	adrp	x4, 405000 <__fxstatat@plt+0x2040>
  405524:	add	x4, x4, #0x578
  405528:	b	4054b0 <__fxstatat@plt+0x24f0>
  40552c:	stp	x29, x30, [sp, #-32]!
  405530:	mov	x29, sp
  405534:	stp	x19, x20, [sp, #16]
  405538:	mov	x19, x0
  40553c:	mov	x20, x1
  405540:	mov	x2, #0x10                  	// #16
  405544:	adrp	x1, 413000 <__fxstatat@plt+0x10040>
  405548:	add	x1, x1, #0xe60
  40554c:	bl	402a60 <strncmp@plt>
  405550:	cbnz	w0, 405560 <__fxstatat@plt+0x25a0>
  405554:	ldp	x19, x20, [sp, #16]
  405558:	ldp	x29, x30, [sp], #32
  40555c:	ret
  405560:	mov	x1, x20
  405564:	mov	x0, x19
  405568:	bl	402df0 <attr_copy_check_permissions@plt>
  40556c:	cmp	w0, #0x0
  405570:	cset	w0, ne  // ne = any
  405574:	b	405554 <__fxstatat@plt+0x2594>
  405578:	stp	x29, x30, [sp, #-272]!
  40557c:	mov	x29, sp
  405580:	str	x19, [sp, #16]
  405584:	mov	x19, x1
  405588:	str	x2, [sp, #224]
  40558c:	str	x3, [sp, #232]
  405590:	str	x4, [sp, #240]
  405594:	str	x5, [sp, #248]
  405598:	str	x6, [sp, #256]
  40559c:	str	x7, [sp, #264]
  4055a0:	str	q0, [sp, #96]
  4055a4:	str	q1, [sp, #112]
  4055a8:	str	q2, [sp, #128]
  4055ac:	str	q3, [sp, #144]
  4055b0:	str	q4, [sp, #160]
  4055b4:	str	q5, [sp, #176]
  4055b8:	str	q6, [sp, #192]
  4055bc:	str	q7, [sp, #208]
  4055c0:	bl	402f10 <__errno_location@plt>
  4055c4:	ldr	w1, [x0]
  4055c8:	cmp	w1, #0x5f
  4055cc:	mov	w0, #0x3d                  	// #61
  4055d0:	ccmp	w1, w0, #0x4, ne  // ne = any
  4055d4:	b.ne	4055e4 <__fxstatat@plt+0x2624>  // b.any
  4055d8:	ldr	x19, [sp, #16]
  4055dc:	ldp	x29, x30, [sp], #272
  4055e0:	ret
  4055e4:	add	x0, sp, #0x110
  4055e8:	str	x0, [sp, #64]
  4055ec:	str	x0, [sp, #72]
  4055f0:	add	x0, sp, #0xe0
  4055f4:	str	x0, [sp, #80]
  4055f8:	mov	w0, #0xffffffd0            	// #-48
  4055fc:	str	w0, [sp, #88]
  405600:	mov	w0, #0xffffff80            	// #-128
  405604:	str	w0, [sp, #92]
  405608:	ldp	x2, x3, [sp, #64]
  40560c:	stp	x2, x3, [sp, #32]
  405610:	ldp	x2, x3, [sp, #80]
  405614:	stp	x2, x3, [sp, #48]
  405618:	add	x3, sp, #0x20
  40561c:	mov	x2, x19
  405620:	mov	w0, #0x0                   	// #0
  405624:	bl	40f74c <__fxstatat@plt+0xc78c>
  405628:	b	4055d8 <__fxstatat@plt+0x2618>
  40562c:	stp	x29, x30, [sp, #-272]!
  405630:	mov	x29, sp
  405634:	str	x19, [sp, #16]
  405638:	mov	x19, x1
  40563c:	str	x2, [sp, #224]
  405640:	str	x3, [sp, #232]
  405644:	str	x4, [sp, #240]
  405648:	str	x5, [sp, #248]
  40564c:	str	x6, [sp, #256]
  405650:	str	x7, [sp, #264]
  405654:	str	q0, [sp, #96]
  405658:	str	q1, [sp, #112]
  40565c:	str	q2, [sp, #128]
  405660:	str	q3, [sp, #144]
  405664:	str	q4, [sp, #160]
  405668:	str	q5, [sp, #176]
  40566c:	str	q6, [sp, #192]
  405670:	str	q7, [sp, #208]
  405674:	bl	402f10 <__errno_location@plt>
  405678:	ldr	w1, [x0]
  40567c:	add	x0, sp, #0x110
  405680:	str	x0, [sp, #64]
  405684:	str	x0, [sp, #72]
  405688:	add	x0, sp, #0xe0
  40568c:	str	x0, [sp, #80]
  405690:	mov	w0, #0xffffffd0            	// #-48
  405694:	str	w0, [sp, #88]
  405698:	mov	w0, #0xffffff80            	// #-128
  40569c:	str	w0, [sp, #92]
  4056a0:	ldp	x2, x3, [sp, #64]
  4056a4:	stp	x2, x3, [sp, #32]
  4056a8:	ldp	x2, x3, [sp, #80]
  4056ac:	stp	x2, x3, [sp, #48]
  4056b0:	add	x3, sp, #0x20
  4056b4:	mov	x2, x19
  4056b8:	mov	w0, #0x0                   	// #0
  4056bc:	bl	40f74c <__fxstatat@plt+0xc78c>
  4056c0:	ldr	x19, [sp, #16]
  4056c4:	ldp	x29, x30, [sp], #272
  4056c8:	ret
  4056cc:	stp	x29, x30, [sp, #-32]!
  4056d0:	mov	x29, sp
  4056d4:	str	x19, [sp, #16]
  4056d8:	bl	402f10 <__errno_location@plt>
  4056dc:	mov	w19, #0x5f                  	// #95
  4056e0:	str	w19, [x0]
  4056e4:	mov	w2, #0x5                   	// #5
  4056e8:	adrp	x1, 413000 <__fxstatat@plt+0x10040>
  4056ec:	add	x1, x1, #0xe78
  4056f0:	mov	x0, #0x0                   	// #0
  4056f4:	bl	402e70 <dcgettext@plt>
  4056f8:	mov	x2, x0
  4056fc:	mov	w1, w19
  405700:	mov	w0, #0x1                   	// #1
  405704:	bl	402850 <error@plt>
  405708:	stp	x29, x30, [sp, #-48]!
  40570c:	mov	x29, sp
  405710:	stp	x19, x20, [sp, #16]
  405714:	str	x21, [sp, #32]
  405718:	mov	x21, x1
  40571c:	mov	x19, x2
  405720:	mov	x2, x0
  405724:	mov	w1, #0x4                   	// #4
  405728:	mov	w0, #0x0                   	// #0
  40572c:	bl	40da6c <__fxstatat@plt+0xaaac>
  405730:	mov	x20, x0
  405734:	mov	x2, x21
  405738:	mov	w1, #0x4                   	// #4
  40573c:	mov	w0, #0x1                   	// #1
  405740:	bl	40da6c <__fxstatat@plt+0xaaac>
  405744:	mov	x3, x0
  405748:	mov	x2, x20
  40574c:	adrp	x1, 413000 <__fxstatat@plt+0x10040>
  405750:	add	x1, x1, #0xeb0
  405754:	mov	w0, #0x1                   	// #1
  405758:	bl	402a90 <__printf_chk@plt>
  40575c:	cbz	x19, 405794 <__fxstatat@plt+0x27d4>
  405760:	mov	w2, #0x5                   	// #5
  405764:	adrp	x1, 413000 <__fxstatat@plt+0x10040>
  405768:	add	x1, x1, #0xec0
  40576c:	mov	x0, #0x0                   	// #0
  405770:	bl	402e70 <dcgettext@plt>
  405774:	mov	x20, x0
  405778:	mov	x1, x19
  40577c:	mov	w0, #0x4                   	// #4
  405780:	bl	40daf8 <__fxstatat@plt+0xab38>
  405784:	mov	x2, x0
  405788:	mov	x1, x20
  40578c:	mov	w0, #0x1                   	// #1
  405790:	bl	402a90 <__printf_chk@plt>
  405794:	adrp	x0, 429000 <__fxstatat@plt+0x26040>
  405798:	ldr	x0, [x0, #1184]
  40579c:	ldr	x1, [x0, #40]
  4057a0:	ldr	x2, [x0, #48]
  4057a4:	cmp	x1, x2
  4057a8:	b.cs	4057cc <__fxstatat@plt+0x280c>  // b.hs, b.nlast
  4057ac:	add	x2, x1, #0x1
  4057b0:	str	x2, [x0, #40]
  4057b4:	mov	w0, #0xa                   	// #10
  4057b8:	strb	w0, [x1]
  4057bc:	ldp	x19, x20, [sp, #16]
  4057c0:	ldr	x21, [sp, #32]
  4057c4:	ldp	x29, x30, [sp], #48
  4057c8:	ret
  4057cc:	mov	w1, #0xa                   	// #10
  4057d0:	bl	402bf0 <__overflow@plt>
  4057d4:	b	4057bc <__fxstatat@plt+0x27fc>
  4057d8:	stp	x29, x30, [sp, #-48]!
  4057dc:	mov	x29, sp
  4057e0:	stp	x19, x20, [sp, #16]
  4057e4:	stp	x21, x22, [sp, #32]
  4057e8:	mov	x22, x0
  4057ec:	mov	x20, x1
  4057f0:	and	w21, w3, #0xff
  4057f4:	tst	w4, #0xff
  4057f8:	cset	w4, ne  // ne = any
  4057fc:	mov	w6, #0xffffffff            	// #-1
  405800:	mov	w5, w2
  405804:	lsl	w4, w4, #10
  405808:	mov	x3, x1
  40580c:	mov	w2, #0xffffff9c            	// #-100
  405810:	mov	x1, x0
  405814:	mov	w0, w2
  405818:	bl	409ab0 <__fxstatat@plt+0x6af0>
  40581c:	mov	w19, w0
  405820:	cmp	w0, #0x0
  405824:	b.gt	405848 <__fxstatat@plt+0x2888>
  405828:	ands	w19, w21, w0, lsr #31
  40582c:	b.ne	4058a4 <__fxstatat@plt+0x28e4>  // b.any
  405830:	mov	w19, #0x1                   	// #1
  405834:	mov	w0, w19
  405838:	ldp	x19, x20, [sp, #16]
  40583c:	ldp	x21, x22, [sp, #32]
  405840:	ldp	x29, x30, [sp], #48
  405844:	ret
  405848:	mov	w2, #0x5                   	// #5
  40584c:	adrp	x1, 413000 <__fxstatat@plt+0x10040>
  405850:	add	x1, x1, #0xed0
  405854:	mov	x0, #0x0                   	// #0
  405858:	bl	402e70 <dcgettext@plt>
  40585c:	mov	x21, x0
  405860:	mov	x2, x20
  405864:	mov	w1, #0x4                   	// #4
  405868:	mov	w0, #0x0                   	// #0
  40586c:	bl	40da6c <__fxstatat@plt+0xaaac>
  405870:	mov	x20, x0
  405874:	mov	x2, x22
  405878:	mov	w1, #0x4                   	// #4
  40587c:	mov	w0, #0x1                   	// #1
  405880:	bl	40da6c <__fxstatat@plt+0xaaac>
  405884:	mov	x4, x0
  405888:	mov	x3, x20
  40588c:	mov	x2, x21
  405890:	mov	w1, w19
  405894:	mov	w0, #0x0                   	// #0
  405898:	bl	402850 <error@plt>
  40589c:	mov	w19, #0x0                   	// #0
  4058a0:	b	405834 <__fxstatat@plt+0x2874>
  4058a4:	mov	w2, #0x5                   	// #5
  4058a8:	adrp	x1, 413000 <__fxstatat@plt+0x10040>
  4058ac:	add	x1, x1, #0xef8
  4058b0:	mov	x0, #0x0                   	// #0
  4058b4:	bl	402e70 <dcgettext@plt>
  4058b8:	mov	x21, x0
  4058bc:	mov	x1, x20
  4058c0:	mov	w0, #0x4                   	// #4
  4058c4:	bl	40daf8 <__fxstatat@plt+0xab38>
  4058c8:	mov	x2, x0
  4058cc:	mov	x1, x21
  4058d0:	mov	w0, #0x1                   	// #1
  4058d4:	bl	402a90 <__printf_chk@plt>
  4058d8:	b	405834 <__fxstatat@plt+0x2874>
  4058dc:	stp	x29, x30, [sp, #-48]!
  4058e0:	mov	x29, sp
  4058e4:	stp	x19, x20, [sp, #16]
  4058e8:	mov	x19, x4
  4058ec:	ldrb	w1, [x4, #37]
  4058f0:	cbz	w1, 40592c <__fxstatat@plt+0x296c>
  4058f4:	mov	x20, x0
  4058f8:	ldrb	w0, [x4, #35]
  4058fc:	cbz	w0, 405954 <__fxstatat@plt+0x2994>
  405900:	ldrb	w0, [x4, #38]
  405904:	cbnz	w0, 405954 <__fxstatat@plt+0x2994>
  405908:	bl	402f10 <__errno_location@plt>
  40590c:	mov	w1, #0x5f                  	// #95
  405910:	str	w1, [x0]
  405914:	ldrb	w19, [x19, #38]
  405918:	eor	w19, w19, #0x1
  40591c:	mov	w0, w19
  405920:	ldp	x19, x20, [sp, #16]
  405924:	ldp	x29, x30, [sp], #48
  405928:	ret
  40592c:	and	w3, w3, #0xff
  405930:	ldrb	w19, [x4, #33]
  405934:	ands	w19, w3, w19
  405938:	b.ne	405944 <__fxstatat@plt+0x2984>  // b.any
  40593c:	mov	w19, #0x1                   	// #1
  405940:	b	40591c <__fxstatat@plt+0x295c>
  405944:	bl	402f10 <__errno_location@plt>
  405948:	mov	w1, #0x5f                  	// #95
  40594c:	str	w1, [x0]
  405950:	b	40591c <__fxstatat@plt+0x295c>
  405954:	stp	x21, x22, [sp, #32]
  405958:	bl	402f10 <__errno_location@plt>
  40595c:	mov	w22, #0x5f                  	// #95
  405960:	str	w22, [x0]
  405964:	mov	w2, #0x5                   	// #5
  405968:	adrp	x1, 413000 <__fxstatat@plt+0x10040>
  40596c:	add	x1, x1, #0xf08
  405970:	mov	x0, #0x0                   	// #0
  405974:	bl	402e70 <dcgettext@plt>
  405978:	mov	x21, x0
  40597c:	mov	x1, x20
  405980:	mov	w0, #0x4                   	// #4
  405984:	bl	40daf8 <__fxstatat@plt+0xab38>
  405988:	mov	x3, x0
  40598c:	mov	x2, x21
  405990:	mov	w1, w22
  405994:	mov	w0, #0x0                   	// #0
  405998:	bl	402850 <error@plt>
  40599c:	ldp	x21, x22, [sp, #32]
  4059a0:	b	405914 <__fxstatat@plt+0x2954>
  4059a4:	stp	x29, x30, [sp, #-48]!
  4059a8:	mov	x29, sp
  4059ac:	stp	x19, x20, [sp, #16]
  4059b0:	mov	x19, x0
  4059b4:	ldrb	w0, [x3, #35]
  4059b8:	cbz	w0, 4059e0 <__fxstatat@plt+0x2a20>
  4059bc:	ldrb	w0, [x3, #38]
  4059c0:	cbnz	w0, 4059e0 <__fxstatat@plt+0x2a20>
  4059c4:	bl	402f10 <__errno_location@plt>
  4059c8:	mov	w1, #0x5f                  	// #95
  4059cc:	str	w1, [x0]
  4059d0:	mov	w0, #0x0                   	// #0
  4059d4:	ldp	x19, x20, [sp, #16]
  4059d8:	ldp	x29, x30, [sp], #48
  4059dc:	ret
  4059e0:	str	x21, [sp, #32]
  4059e4:	bl	402f10 <__errno_location@plt>
  4059e8:	mov	w21, #0x5f                  	// #95
  4059ec:	str	w21, [x0]
  4059f0:	mov	w2, #0x5                   	// #5
  4059f4:	adrp	x1, 413000 <__fxstatat@plt+0x10040>
  4059f8:	add	x1, x1, #0xf30
  4059fc:	mov	x0, #0x0                   	// #0
  405a00:	bl	402e70 <dcgettext@plt>
  405a04:	mov	x20, x0
  405a08:	mov	x2, x19
  405a0c:	mov	w1, #0x4                   	// #4
  405a10:	mov	w0, #0x0                   	// #0
  405a14:	bl	40da6c <__fxstatat@plt+0xaaac>
  405a18:	mov	x3, x0
  405a1c:	mov	x2, x20
  405a20:	mov	w1, w21
  405a24:	mov	w0, #0x0                   	// #0
  405a28:	bl	402850 <error@plt>
  405a2c:	ldr	x21, [sp, #32]
  405a30:	b	4059d0 <__fxstatat@plt+0x2a10>
  405a34:	stp	x29, x30, [sp, #-32]!
  405a38:	mov	x29, sp
  405a3c:	str	x19, [sp, #16]
  405a40:	mov	x19, x0
  405a44:	adrp	x4, 40c000 <__fxstatat@plt+0x9040>
  405a48:	add	x4, x4, #0x1a8
  405a4c:	adrp	x3, 40c000 <__fxstatat@plt+0x9040>
  405a50:	add	x3, x3, #0xfc
  405a54:	adrp	x2, 40c000 <__fxstatat@plt+0x9040>
  405a58:	add	x2, x2, #0xb4
  405a5c:	mov	x1, #0x0                   	// #0
  405a60:	mov	x0, #0x3d                  	// #61
  405a64:	bl	40ba34 <__fxstatat@plt+0x8a74>
  405a68:	str	x0, [x19, #64]
  405a6c:	ldr	x19, [sp, #16]
  405a70:	ldp	x29, x30, [sp], #32
  405a74:	ret
  405a78:	stp	x29, x30, [sp, #-32]!
  405a7c:	mov	x29, sp
  405a80:	str	x19, [sp, #16]
  405a84:	mov	x19, x0
  405a88:	adrp	x4, 40c000 <__fxstatat@plt+0x9040>
  405a8c:	add	x4, x4, #0x1a8
  405a90:	adrp	x3, 40c000 <__fxstatat@plt+0x9040>
  405a94:	add	x3, x3, #0xfc
  405a98:	adrp	x2, 40c000 <__fxstatat@plt+0x9040>
  405a9c:	add	x2, x2, #0xec
  405aa0:	mov	x1, #0x0                   	// #0
  405aa4:	mov	x0, #0x3d                  	// #61
  405aa8:	bl	40ba34 <__fxstatat@plt+0x8a74>
  405aac:	str	x0, [x19, #72]
  405ab0:	ldr	x19, [sp, #16]
  405ab4:	ldp	x29, x30, [sp], #32
  405ab8:	ret
  405abc:	stp	x29, x30, [sp, #-32]!
  405ac0:	mov	x29, sp
  405ac4:	str	x19, [sp, #16]
  405ac8:	mov	x19, x0
  405acc:	stp	xzr, xzr, [x0]
  405ad0:	stp	xzr, xzr, [x0, #16]
  405ad4:	stp	xzr, xzr, [x0, #32]
  405ad8:	stp	xzr, xzr, [x0, #48]
  405adc:	stp	xzr, xzr, [x0, #64]
  405ae0:	bl	402880 <geteuid@plt>
  405ae4:	cmp	w0, #0x0
  405ae8:	cset	w0, eq  // eq = none
  405aec:	strb	w0, [x19, #27]
  405af0:	strb	w0, [x19, #26]
  405af4:	mov	w0, #0xffffffff            	// #-1
  405af8:	str	w0, [x19, #52]
  405afc:	ldr	x19, [sp, #16]
  405b00:	ldp	x29, x30, [sp], #32
  405b04:	ret
  405b08:	stp	x29, x30, [sp, #-32]!
  405b0c:	mov	x29, sp
  405b10:	str	x19, [sp, #16]
  405b14:	mov	x19, x0
  405b18:	bl	402f10 <__errno_location@plt>
  405b1c:	ldr	w0, [x0]
  405b20:	cmp	w0, #0x1
  405b24:	ccmp	w0, #0x16, #0x4, ne  // ne = any
  405b28:	mov	w0, #0x0                   	// #0
  405b2c:	b.ne	405b38 <__fxstatat@plt+0x2b78>  // b.any
  405b30:	ldrb	w0, [x19, #26]
  405b34:	eor	w0, w0, #0x1
  405b38:	and	w0, w0, #0x1
  405b3c:	ldr	x19, [sp, #16]
  405b40:	ldp	x29, x30, [sp], #32
  405b44:	ret
  405b48:	stp	x29, x30, [sp, #-64]!
  405b4c:	mov	x29, sp
  405b50:	stp	x19, x20, [sp, #16]
  405b54:	stp	x21, x22, [sp, #32]
  405b58:	stp	x23, x24, [sp, #48]
  405b5c:	mov	x20, x0
  405b60:	mov	x21, x1
  405b64:	mov	w19, w2
  405b68:	ldr	w23, [x3, #24]
  405b6c:	ldr	w22, [x3, #28]
  405b70:	tst	w4, #0xff
  405b74:	b.ne	405bb0 <__fxstatat@plt+0x2bf0>  // b.any
  405b78:	ldr	x0, [x0, #24]
  405b7c:	and	x0, x0, #0xffffffffffffff
  405b80:	and	x0, x0, #0xffff0000000000ff
  405b84:	cbnz	x0, 405d24 <__fxstatat@plt+0x2d64>
  405b88:	ldrb	w0, [x20, #43]
  405b8c:	cbz	w0, 405bb0 <__fxstatat@plt+0x2bf0>
  405b90:	ldr	w0, [x5, #16]
  405b94:	ldr	w2, [x20, #16]
  405b98:	and	w2, w2, w0
  405b9c:	and	w2, w2, #0x1c0
  405ba0:	mov	w1, w19
  405ba4:	mov	x0, x21
  405ba8:	bl	40c374 <__fxstatat@plt+0x93b4>
  405bac:	cbnz	w0, 405c14 <__fxstatat@plt+0x2c54>
  405bb0:	cmn	w19, #0x1
  405bb4:	b.eq	405c8c <__fxstatat@plt+0x2ccc>  // b.none
  405bb8:	mov	w2, w22
  405bbc:	mov	w1, w23
  405bc0:	mov	w0, w19
  405bc4:	bl	402f60 <fchown@plt>
  405bc8:	mov	w1, w0
  405bcc:	mov	w0, #0x1                   	// #1
  405bd0:	cbz	w1, 405c00 <__fxstatat@plt+0x2c40>
  405bd4:	bl	402f10 <__errno_location@plt>
  405bd8:	mov	x23, x0
  405bdc:	ldr	w24, [x0]
  405be0:	cmp	w24, #0x1
  405be4:	ccmp	w24, #0x16, #0x4, ne  // ne = any
  405be8:	b.eq	405c74 <__fxstatat@plt+0x2cb4>  // b.none
  405bec:	mov	x0, x20
  405bf0:	bl	405b08 <__fxstatat@plt+0x2b48>
  405bf4:	and	w1, w0, #0xff
  405bf8:	mov	w0, #0x0                   	// #0
  405bfc:	cbz	w1, 405cd8 <__fxstatat@plt+0x2d18>
  405c00:	ldp	x19, x20, [sp, #16]
  405c04:	ldp	x21, x22, [sp, #32]
  405c08:	ldp	x23, x24, [sp, #48]
  405c0c:	ldp	x29, x30, [sp], #64
  405c10:	ret
  405c14:	bl	402f10 <__errno_location@plt>
  405c18:	ldr	w19, [x0]
  405c1c:	cmp	w19, #0x1
  405c20:	ccmp	w19, #0x16, #0x4, ne  // ne = any
  405c24:	b.ne	405c30 <__fxstatat@plt+0x2c70>  // b.any
  405c28:	ldrb	w0, [x20, #27]
  405c2c:	cbz	w0, 405c68 <__fxstatat@plt+0x2ca8>
  405c30:	mov	w2, #0x5                   	// #5
  405c34:	adrp	x1, 413000 <__fxstatat@plt+0x10040>
  405c38:	add	x1, x1, #0xf60
  405c3c:	mov	x0, #0x0                   	// #0
  405c40:	bl	402e70 <dcgettext@plt>
  405c44:	mov	x22, x0
  405c48:	mov	x1, x21
  405c4c:	mov	w0, #0x4                   	// #4
  405c50:	bl	40daf8 <__fxstatat@plt+0xab38>
  405c54:	mov	x3, x0
  405c58:	mov	x2, x22
  405c5c:	mov	w1, w19
  405c60:	mov	w0, #0x0                   	// #0
  405c64:	bl	402850 <error@plt>
  405c68:	ldrb	w0, [x20, #36]
  405c6c:	neg	w0, w0
  405c70:	b	405c00 <__fxstatat@plt+0x2c40>
  405c74:	mov	w2, w22
  405c78:	mov	w1, #0xffffffff            	// #-1
  405c7c:	mov	w0, w19
  405c80:	bl	402f60 <fchown@plt>
  405c84:	str	w24, [x23]
  405c88:	b	405bec <__fxstatat@plt+0x2c2c>
  405c8c:	mov	w2, w22
  405c90:	mov	w1, w23
  405c94:	mov	x0, x21
  405c98:	bl	402cb0 <lchown@plt>
  405c9c:	mov	w1, w0
  405ca0:	mov	w0, #0x1                   	// #1
  405ca4:	cbz	w1, 405c00 <__fxstatat@plt+0x2c40>
  405ca8:	bl	402f10 <__errno_location@plt>
  405cac:	mov	x19, x0
  405cb0:	ldr	w23, [x0]
  405cb4:	cmp	w23, #0x1
  405cb8:	ccmp	w23, #0x16, #0x4, ne  // ne = any
  405cbc:	b.ne	405bec <__fxstatat@plt+0x2c2c>  // b.any
  405cc0:	mov	w2, w22
  405cc4:	mov	w1, #0xffffffff            	// #-1
  405cc8:	mov	x0, x21
  405ccc:	bl	402cb0 <lchown@plt>
  405cd0:	str	w23, [x19]
  405cd4:	b	405bec <__fxstatat@plt+0x2c2c>
  405cd8:	bl	402f10 <__errno_location@plt>
  405cdc:	ldr	w22, [x0]
  405ce0:	mov	w2, #0x5                   	// #5
  405ce4:	adrp	x1, 411000 <__fxstatat@plt+0xe040>
  405ce8:	add	x1, x1, #0xda0
  405cec:	mov	x0, #0x0                   	// #0
  405cf0:	bl	402e70 <dcgettext@plt>
  405cf4:	mov	x19, x0
  405cf8:	mov	x1, x21
  405cfc:	mov	w0, #0x4                   	// #4
  405d00:	bl	40daf8 <__fxstatat@plt+0xab38>
  405d04:	mov	x3, x0
  405d08:	mov	x2, x19
  405d0c:	mov	w1, w22
  405d10:	mov	w0, #0x0                   	// #0
  405d14:	bl	402850 <error@plt>
  405d18:	ldrb	w0, [x20, #36]
  405d1c:	neg	w0, w0
  405d20:	b	405c00 <__fxstatat@plt+0x2c40>
  405d24:	ldr	w0, [x5, #16]
  405d28:	ldr	w2, [x3, #16]
  405d2c:	b	405b98 <__fxstatat@plt+0x2bd8>
  405d30:	adrp	x0, 429000 <__fxstatat@plt+0x26040>
  405d34:	ldr	w0, [x0, #1032]
  405d38:	cmn	w0, #0x1
  405d3c:	b.eq	405d4c <__fxstatat@plt+0x2d8c>  // b.none
  405d40:	adrp	x0, 429000 <__fxstatat@plt+0x26040>
  405d44:	ldr	w0, [x0, #1032]
  405d48:	ret
  405d4c:	stp	x29, x30, [sp, #-16]!
  405d50:	mov	x29, sp
  405d54:	mov	w0, #0x0                   	// #0
  405d58:	bl	402ee0 <umask@plt>
  405d5c:	adrp	x1, 429000 <__fxstatat@plt+0x26040>
  405d60:	str	w0, [x1, #1032]
  405d64:	bl	402ee0 <umask@plt>
  405d68:	adrp	x0, 429000 <__fxstatat@plt+0x26040>
  405d6c:	ldr	w0, [x0, #1032]
  405d70:	ldp	x29, x30, [sp], #16
  405d74:	ret
  405d78:	sub	sp, sp, #0x350
  405d7c:	stp	x29, x30, [sp, #32]
  405d80:	add	x29, sp, #0x20
  405d84:	stp	x19, x20, [sp, #48]
  405d88:	stp	x21, x22, [sp, #64]
  405d8c:	stp	x23, x24, [sp, #80]
  405d90:	stp	x25, x26, [sp, #96]
  405d94:	stp	x27, x28, [sp, #112]
  405d98:	mov	x28, x0
  405d9c:	mov	x26, x1
  405da0:	and	w24, w2, #0xff
  405da4:	str	x3, [x29, #216]
  405da8:	str	x4, [x29, #232]
  405dac:	mov	x19, x5
  405db0:	and	w25, w6, #0xff
  405db4:	str	x7, [x29, #224]
  405db8:	ldr	x0, [x29, #816]
  405dbc:	strb	wzr, [x0]
  405dc0:	ldr	w27, [x5, #52]
  405dc4:	ldrb	w21, [x5, #24]
  405dc8:	cbz	w21, 405de8 <__fxstatat@plt+0x2e28>
  405dcc:	tbnz	w27, #31, 405f0c <__fxstatat@plt+0x2f4c>
  405dd0:	cmp	w27, #0x0
  405dd4:	cset	w24, eq  // eq = none
  405dd8:	ldr	x0, [x29, #824]
  405ddc:	cbz	x0, 405de8 <__fxstatat@plt+0x2e28>
  405de0:	ldr	x0, [x29, #824]
  405de4:	strb	w24, [x0]
  405de8:	cbz	w27, 4092d0 <__fxstatat@plt+0x6310>
  405dec:	mov	x21, x28
  405df0:	cmp	w27, #0x11
  405df4:	b.eq	405f38 <__fxstatat@plt+0x2f78>  // b.none
  405df8:	ldr	w0, [x19, #4]
  405dfc:	cmp	w0, #0x2
  405e00:	b.eq	405f48 <__fxstatat@plt+0x2f88>  // b.none
  405e04:	add	x2, x29, #0x2b0
  405e08:	mov	x1, x21
  405e0c:	mov	w0, #0x0                   	// #0
  405e10:	bl	402f30 <__xstat@plt>
  405e14:	cmp	w0, #0x0
  405e18:	cset	w0, ne  // ne = any
  405e1c:	cbnz	w0, 405f64 <__fxstatat@plt+0x2fa4>
  405e20:	ldr	w23, [x29, #704]
  405e24:	and	w0, w23, #0xf000
  405e28:	cmp	w0, #0x4, lsl #12
  405e2c:	b.eq	405fd0 <__fxstatat@plt+0x3010>  // b.none
  405e30:	cbz	w25, 405e60 <__fxstatat@plt+0x2ea0>
  405e34:	ldr	x0, [x19, #72]
  405e38:	cbz	x0, 405e60 <__fxstatat@plt+0x2ea0>
  405e3c:	and	w1, w23, #0xf000
  405e40:	cmp	w1, #0x4, lsl #12
  405e44:	b.eq	405e50 <__fxstatat@plt+0x2e90>  // b.none
  405e48:	ldr	w1, [x19]
  405e4c:	cbz	w1, 406044 <__fxstatat@plt+0x3084>
  405e50:	add	x2, x29, #0x2b0
  405e54:	mov	x1, x28
  405e58:	ldr	x0, [x19, #72]
  405e5c:	bl	40adec <__fxstatat@plt+0x7e2c>
  405e60:	ldr	w0, [x19, #4]
  405e64:	mov	w21, #0x1                   	// #1
  405e68:	cmp	w0, #0x4
  405e6c:	b.eq	405e7c <__fxstatat@plt+0x2ebc>  // b.none
  405e70:	cmp	w25, #0x0
  405e74:	ccmp	w0, #0x3, #0x0, ne  // ne = any
  405e78:	cset	w21, eq  // eq = none
  405e7c:	cbnz	w24, 406c18 <__fxstatat@plt+0x3c58>
  405e80:	cmp	w27, #0x11
  405e84:	b.eq	406098 <__fxstatat@plt+0x30d8>  // b.none
  405e88:	and	w0, w23, #0xf000
  405e8c:	cmp	w0, #0x8, lsl #12
  405e90:	b.eq	40614c <__fxstatat@plt+0x318c>  // b.none
  405e94:	cmp	w0, #0x4, lsl #12
  405e98:	mov	w1, #0xa000                	// #40960
  405e9c:	ccmp	w0, w1, #0x4, ne  // ne = any
  405ea0:	cset	w22, eq  // eq = none
  405ea4:	ldrb	w0, [x19, #20]
  405ea8:	eor	w0, w0, #0x1
  405eac:	orr	w22, w22, w0
  405eb0:	mov	w4, #0x100                 	// #256
  405eb4:	ands	w22, w22, #0xff
  405eb8:	b.eq	40614c <__fxstatat@plt+0x318c>  // b.none
  405ebc:	add	x3, x29, #0x230
  405ec0:	mov	x2, x26
  405ec4:	mov	w1, #0xffffff9c            	// #-100
  405ec8:	mov	w0, #0x0                   	// #0
  405ecc:	bl	402fc0 <__fxstatat@plt>
  405ed0:	cbz	w0, 4061dc <__fxstatat@plt+0x321c>
  405ed4:	bl	402f10 <__errno_location@plt>
  405ed8:	ldr	w22, [x0]
  405edc:	cmp	w22, #0x28
  405ee0:	b.eq	406190 <__fxstatat@plt+0x31d0>  // b.none
  405ee4:	mov	w0, #0x1                   	// #1
  405ee8:	str	w0, [x29, #208]
  405eec:	cmp	w22, #0x2
  405ef0:	b.ne	406198 <__fxstatat@plt+0x31d8>  // b.any
  405ef4:	mov	w22, w24
  405ef8:	cmp	w27, #0x11
  405efc:	b.eq	4061e0 <__fxstatat@plt+0x3220>  // b.none
  405f00:	ldr	w24, [x29, #208]
  405f04:	str	xzr, [x29, #208]
  405f08:	b	406c20 <__fxstatat@plt+0x3c60>
  405f0c:	mov	w4, #0x1                   	// #1
  405f10:	mov	x3, x1
  405f14:	mov	w2, #0xffffff9c            	// #-100
  405f18:	mov	x1, x28
  405f1c:	mov	w0, w2
  405f20:	bl	40ddb4 <__fxstatat@plt+0xadf4>
  405f24:	mov	w27, w0
  405f28:	cbz	w0, 4092c4 <__fxstatat@plt+0x6304>
  405f2c:	bl	402f10 <__errno_location@plt>
  405f30:	ldr	w27, [x0]
  405f34:	b	405dd0 <__fxstatat@plt+0x2e10>
  405f38:	ldr	w0, [x19, #8]
  405f3c:	cmp	w0, #0x2
  405f40:	b.eq	405e30 <__fxstatat@plt+0x2e70>  // b.none
  405f44:	b	405df8 <__fxstatat@plt+0x2e38>
  405f48:	add	x2, x29, #0x2b0
  405f4c:	mov	x1, x21
  405f50:	mov	w0, #0x0                   	// #0
  405f54:	bl	402e30 <__lxstat@plt>
  405f58:	cmp	w0, #0x0
  405f5c:	cset	w0, ne  // ne = any
  405f60:	b	405e1c <__fxstatat@plt+0x2e5c>
  405f64:	bl	402f10 <__errno_location@plt>
  405f68:	ldr	w20, [x0]
  405f6c:	mov	w2, #0x5                   	// #5
  405f70:	adrp	x1, 413000 <__fxstatat@plt+0x10040>
  405f74:	add	x1, x1, #0xf80
  405f78:	mov	x0, #0x0                   	// #0
  405f7c:	bl	402e70 <dcgettext@plt>
  405f80:	mov	x19, x0
  405f84:	mov	x1, x21
  405f88:	mov	w0, #0x4                   	// #4
  405f8c:	bl	40daf8 <__fxstatat@plt+0xab38>
  405f90:	mov	x3, x0
  405f94:	mov	x2, x19
  405f98:	mov	w1, w20
  405f9c:	mov	w0, #0x0                   	// #0
  405fa0:	bl	402850 <error@plt>
  405fa4:	mov	w24, #0x0                   	// #0
  405fa8:	mov	w0, w24
  405fac:	sub	sp, x29, #0x20
  405fb0:	ldp	x19, x20, [sp, #48]
  405fb4:	ldp	x21, x22, [sp, #64]
  405fb8:	ldp	x23, x24, [sp, #80]
  405fbc:	ldp	x25, x26, [sp, #96]
  405fc0:	ldp	x27, x28, [sp, #112]
  405fc4:	ldp	x29, x30, [sp, #32]
  405fc8:	add	sp, sp, #0x350
  405fcc:	ret
  405fd0:	ldrb	w21, [x19, #42]
  405fd4:	cbnz	w21, 405e30 <__fxstatat@plt+0x2e70>
  405fd8:	ldrb	w0, [x19, #25]
  405fdc:	cbnz	w0, 406020 <__fxstatat@plt+0x3060>
  405fe0:	mov	w2, #0x5                   	// #5
  405fe4:	adrp	x1, 413000 <__fxstatat@plt+0x10040>
  405fe8:	add	x1, x1, #0xf90
  405fec:	mov	x0, #0x0                   	// #0
  405ff0:	bl	402e70 <dcgettext@plt>
  405ff4:	mov	x19, x0
  405ff8:	mov	x1, x28
  405ffc:	mov	w0, #0x4                   	// #4
  406000:	bl	40daf8 <__fxstatat@plt+0xab38>
  406004:	mov	x3, x0
  406008:	mov	x2, x19
  40600c:	mov	w1, #0x0                   	// #0
  406010:	mov	w0, #0x0                   	// #0
  406014:	bl	402850 <error@plt>
  406018:	mov	w24, w21
  40601c:	b	405fa8 <__fxstatat@plt+0x2fe8>
  406020:	mov	w2, #0x5                   	// #5
  406024:	adrp	x1, 413000 <__fxstatat@plt+0x10040>
  406028:	add	x1, x1, #0xfb8
  40602c:	mov	x0, #0x0                   	// #0
  406030:	bl	402e70 <dcgettext@plt>
  406034:	mov	x19, x0
  406038:	b	405ff8 <__fxstatat@plt+0x3038>
  40603c:	mov	w27, #0x0                   	// #0
  406040:	b	405e30 <__fxstatat@plt+0x2e70>
  406044:	add	x2, x29, #0x2b0
  406048:	mov	x1, x28
  40604c:	bl	40ae6c <__fxstatat@plt+0x7eac>
  406050:	ands	w21, w0, #0xff
  406054:	b.eq	405e50 <__fxstatat@plt+0x2e90>  // b.none
  406058:	mov	w2, #0x5                   	// #5
  40605c:	adrp	x1, 413000 <__fxstatat@plt+0x10040>
  406060:	add	x1, x1, #0xfd0
  406064:	mov	x0, #0x0                   	// #0
  406068:	bl	402e70 <dcgettext@plt>
  40606c:	mov	x19, x0
  406070:	mov	x1, x28
  406074:	mov	w0, #0x4                   	// #4
  406078:	bl	40daf8 <__fxstatat@plt+0xab38>
  40607c:	mov	x3, x0
  406080:	mov	x2, x19
  406084:	mov	w1, #0x0                   	// #0
  406088:	mov	w0, #0x0                   	// #0
  40608c:	bl	402850 <error@plt>
  406090:	mov	w24, w21
  406094:	b	405fa8 <__fxstatat@plt+0x2fe8>
  406098:	ldr	w0, [x19, #8]
  40609c:	cmp	w0, #0x2
  4060a0:	b.ne	405e88 <__fxstatat@plt+0x2ec8>  // b.any
  4060a4:	str	w24, [x29, #208]
  4060a8:	mov	w22, w24
  4060ac:	ldrb	w27, [x19, #45]
  4060b0:	cbz	w27, 406664 <__fxstatat@plt+0x36a4>
  4060b4:	and	w0, w23, #0xf000
  4060b8:	cmp	w0, #0x4, lsl #12
  4060bc:	b.eq	4091d4 <__fxstatat@plt+0x6214>  // b.none
  4060c0:	ldrb	w0, [x19, #31]
  4060c4:	mov	w3, #0x0                   	// #0
  4060c8:	cbz	w0, 4060e8 <__fxstatat@plt+0x3128>
  4060cc:	ldrb	w0, [x19, #24]
  4060d0:	mov	w3, #0x1                   	// #1
  4060d4:	cbz	w0, 4060e8 <__fxstatat@plt+0x3128>
  4060d8:	ldr	x1, [x29, #560]
  4060dc:	ldr	x0, [x29, #688]
  4060e0:	cmp	x1, x0
  4060e4:	cset	w3, ne  // ne = any
  4060e8:	add	x2, x29, #0x2b0
  4060ec:	add	x1, x29, #0x230
  4060f0:	mov	x0, x26
  4060f4:	bl	40eea4 <__fxstatat@plt+0xbee4>
  4060f8:	tbnz	w0, #31, 409248 <__fxstatat@plt+0x6288>
  4060fc:	ldr	x0, [x29, #824]
  406100:	cbz	x0, 406110 <__fxstatat@plt+0x3150>
  406104:	mov	w0, #0x1                   	// #1
  406108:	ldr	x1, [x29, #824]
  40610c:	strb	w0, [x1]
  406110:	ldr	x2, [x29, #688]
  406114:	ldr	x1, [x29, #696]
  406118:	mov	x0, x26
  40611c:	bl	4095dc <__fxstatat@plt+0x661c>
  406120:	cbz	x0, 408ba0 <__fxstatat@plt+0x5be0>
  406124:	mov	w4, w21
  406128:	ldrb	w3, [x19, #46]
  40612c:	mov	w2, #0x1                   	// #1
  406130:	mov	x1, x26
  406134:	bl	4057d8 <__fxstatat@plt+0x2818>
  406138:	ands	w24, w0, #0xff
  40613c:	b.ne	405fa8 <__fxstatat@plt+0x2fe8>  // b.any
  406140:	ldrb	w24, [x19, #37]
  406144:	cbz	w24, 405fa8 <__fxstatat@plt+0x2fe8>
  406148:	b	40913c <__fxstatat@plt+0x617c>
  40614c:	ldrb	w22, [x19, #24]
  406150:	mov	w4, #0x100                 	// #256
  406154:	cbnz	w22, 405ebc <__fxstatat@plt+0x2efc>
  406158:	ldrb	w22, [x19, #44]
  40615c:	cbnz	w22, 405ebc <__fxstatat@plt+0x2efc>
  406160:	ldrb	w22, [x19, #23]
  406164:	cbnz	w22, 405ebc <__fxstatat@plt+0x2efc>
  406168:	ldr	w0, [x19]
  40616c:	cbnz	w0, 406184 <__fxstatat@plt+0x31c4>
  406170:	ldrb	w22, [x19, #21]
  406174:	cmp	w22, #0x0
  406178:	cset	w4, ne  // ne = any
  40617c:	lsl	w4, w4, #8
  406180:	b	405ebc <__fxstatat@plt+0x2efc>
  406184:	mov	w22, #0x1                   	// #1
  406188:	mov	w4, #0x100                 	// #256
  40618c:	b	405ebc <__fxstatat@plt+0x2efc>
  406190:	ldrb	w0, [x19, #22]
  406194:	cbnz	w0, 4061d4 <__fxstatat@plt+0x3214>
  406198:	mov	w2, #0x5                   	// #5
  40619c:	adrp	x1, 413000 <__fxstatat@plt+0x10040>
  4061a0:	add	x1, x1, #0xf80
  4061a4:	mov	x0, #0x0                   	// #0
  4061a8:	bl	402e70 <dcgettext@plt>
  4061ac:	mov	x19, x0
  4061b0:	mov	x1, x26
  4061b4:	mov	w0, #0x4                   	// #4
  4061b8:	bl	40daf8 <__fxstatat@plt+0xab38>
  4061bc:	mov	x3, x0
  4061c0:	mov	x2, x19
  4061c4:	mov	w1, w22
  4061c8:	mov	w0, #0x0                   	// #0
  4061cc:	bl	402850 <error@plt>
  4061d0:	b	405fa8 <__fxstatat@plt+0x2fe8>
  4061d4:	str	w24, [x29, #208]
  4061d8:	b	405ef4 <__fxstatat@plt+0x2f34>
  4061dc:	str	w24, [x29, #208]
  4061e0:	ldr	w0, [x19, #8]
  4061e4:	cmp	w0, #0x2
  4061e8:	b.eq	4060ac <__fxstatat@plt+0x30ec>  // b.none
  4061ec:	ldr	x1, [x29, #696]
  4061f0:	ldr	x0, [x29, #568]
  4061f4:	cmp	x1, x0
  4061f8:	b.eq	406274 <__fxstatat@plt+0x32b4>  // b.none
  4061fc:	ldr	w0, [x19, #4]
  406200:	cmp	w0, #0x2
  406204:	b.ne	4060ac <__fxstatat@plt+0x30ec>  // b.any
  406208:	mov	w20, w24
  40620c:	ldr	w0, [x29, #704]
  406210:	and	w0, w0, #0xf000
  406214:	cmp	w0, #0xa, lsl #12
  406218:	b.eq	4062c0 <__fxstatat@plt+0x3300>  // b.none
  40621c:	add	x27, x29, #0x230
  406220:	add	x0, x29, #0x2b0
  406224:	str	x0, [x29, #200]
  406228:	ldr	w0, [x19]
  40622c:	cbz	w0, 406414 <__fxstatat@plt+0x3454>
  406230:	cbnz	w20, 4063a0 <__fxstatat@plt+0x33e0>
  406234:	ldrb	w0, [x19, #24]
  406238:	cbnz	w0, 409274 <__fxstatat@plt+0x62b4>
  40623c:	ldr	w1, [x19, #4]
  406240:	cmp	w1, #0x2
  406244:	b.eq	40927c <__fxstatat@plt+0x62bc>  // b.none
  406248:	ldr	x1, [x29, #200]
  40624c:	ldr	w1, [x1, #16]
  406250:	and	w1, w1, #0xf000
  406254:	cmp	w1, #0xa, lsl #12
  406258:	b.ne	409284 <__fxstatat@plt+0x62c4>  // b.any
  40625c:	ldr	w1, [x27, #16]
  406260:	and	w1, w1, #0xf000
  406264:	cmp	w1, #0xa, lsl #12
  406268:	b.ne	4063bc <__fxstatat@plt+0x33fc>  // b.any
  40626c:	mov	w24, w0
  406270:	b	4060ac <__fxstatat@plt+0x30ec>
  406274:	ldr	x1, [x29, #688]
  406278:	ldr	x0, [x29, #560]
  40627c:	cmp	x1, x0
  406280:	b.ne	4061fc <__fxstatat@plt+0x323c>  // b.any
  406284:	ldrb	w27, [x19, #23]
  406288:	cbnz	w27, 409294 <__fxstatat@plt+0x62d4>
  40628c:	ldr	w0, [x19, #4]
  406290:	cmp	w0, #0x2
  406294:	b.eq	4062b4 <__fxstatat@plt+0x32f4>  // b.none
  406298:	add	x2, x29, #0x130
  40629c:	mov	x1, x26
  4062a0:	mov	w0, #0x0                   	// #0
  4062a4:	bl	402e30 <__lxstat@plt>
  4062a8:	cbz	w0, 40630c <__fxstatat@plt+0x334c>
  4062ac:	mov	w24, w27
  4062b0:	b	4060ac <__fxstatat@plt+0x30ec>
  4062b4:	mov	w0, #0x1                   	// #1
  4062b8:	mov	w20, w0
  4062bc:	b	40620c <__fxstatat@plt+0x324c>
  4062c0:	ldr	w0, [x29, #576]
  4062c4:	and	w0, w0, #0xf000
  4062c8:	cmp	w0, #0xa, lsl #12
  4062cc:	b.eq	4062e0 <__fxstatat@plt+0x3320>  // b.none
  4062d0:	add	x27, x29, #0x230
  4062d4:	add	x0, x29, #0x2b0
  4062d8:	str	x0, [x29, #200]
  4062dc:	b	406228 <__fxstatat@plt+0x3268>
  4062e0:	mov	x1, x26
  4062e4:	mov	x0, x28
  4062e8:	bl	40e200 <__fxstatat@plt+0xb240>
  4062ec:	ands	w0, w0, #0xff
  4062f0:	b.ne	4063bc <__fxstatat@plt+0x33fc>  // b.any
  4062f4:	ldr	w1, [x19]
  4062f8:	cbnz	w1, 409254 <__fxstatat@plt+0x6294>
  4062fc:	cbz	w20, 40925c <__fxstatat@plt+0x629c>
  406300:	ldrb	w27, [x19, #24]
  406304:	eor	w27, w27, #0x1
  406308:	b	4063b8 <__fxstatat@plt+0x33f8>
  40630c:	add	x2, x29, #0x1b0
  406310:	mov	x1, x28
  406314:	bl	402e30 <__lxstat@plt>
  406318:	cbnz	w0, 409264 <__fxstatat@plt+0x62a4>
  40631c:	ldr	x2, [x29, #440]
  406320:	ldr	x1, [x29, #312]
  406324:	cmp	x2, x1
  406328:	b.eq	406354 <__fxstatat@plt+0x3394>  // b.none
  40632c:	and	w0, w0, #0x1
  406330:	mov	w20, w0
  406334:	ldr	w0, [x29, #448]
  406338:	and	w0, w0, #0xf000
  40633c:	cmp	w0, #0xa, lsl #12
  406340:	b.eq	406368 <__fxstatat@plt+0x33a8>  // b.none
  406344:	add	x27, x29, #0x130
  406348:	add	x0, x29, #0x1b0
  40634c:	str	x0, [x29, #200]
  406350:	b	406228 <__fxstatat@plt+0x3268>
  406354:	ldr	x1, [x29, #432]
  406358:	ldr	x0, [x29, #304]
  40635c:	cmp	x1, x0
  406360:	cset	w0, eq  // eq = none
  406364:	b	40632c <__fxstatat@plt+0x336c>
  406368:	ldr	w0, [x29, #320]
  40636c:	and	w0, w0, #0xf000
  406370:	cmp	w0, #0xa, lsl #12
  406374:	b.eq	406388 <__fxstatat@plt+0x33c8>  // b.none
  406378:	add	x27, x29, #0x130
  40637c:	add	x0, x29, #0x1b0
  406380:	str	x0, [x29, #200]
  406384:	b	406228 <__fxstatat@plt+0x3268>
  406388:	ldrb	w0, [x19, #21]
  40638c:	cbnz	w0, 40926c <__fxstatat@plt+0x62ac>
  406390:	add	x27, x29, #0x130
  406394:	add	x0, x29, #0x1b0
  406398:	str	x0, [x29, #200]
  40639c:	b	406228 <__fxstatat@plt+0x3268>
  4063a0:	mov	x1, x26
  4063a4:	mov	x0, x28
  4063a8:	bl	40e200 <__fxstatat@plt+0xb240>
  4063ac:	and	w27, w0, #0xff
  4063b0:	eor	w27, w27, #0x1
  4063b4:	mov	w20, w24
  4063b8:	cbnz	w27, 40665c <__fxstatat@plt+0x369c>
  4063bc:	mov	w2, #0x5                   	// #5
  4063c0:	adrp	x1, 414000 <__fxstatat@plt+0x11040>
  4063c4:	add	x1, x1, #0x8
  4063c8:	mov	x0, #0x0                   	// #0
  4063cc:	bl	402e70 <dcgettext@plt>
  4063d0:	mov	x19, x0
  4063d4:	mov	x2, x28
  4063d8:	mov	w1, #0x4                   	// #4
  4063dc:	mov	w0, #0x0                   	// #0
  4063e0:	bl	40da6c <__fxstatat@plt+0xaaac>
  4063e4:	mov	x20, x0
  4063e8:	mov	x2, x26
  4063ec:	mov	w1, #0x4                   	// #4
  4063f0:	mov	w0, #0x1                   	// #1
  4063f4:	bl	40da6c <__fxstatat@plt+0xaaac>
  4063f8:	mov	x4, x0
  4063fc:	mov	x3, x20
  406400:	mov	x2, x19
  406404:	mov	w1, #0x0                   	// #0
  406408:	mov	w0, #0x0                   	// #0
  40640c:	bl	402850 <error@plt>
  406410:	b	405fa8 <__fxstatat@plt+0x2fe8>
  406414:	ldrb	w0, [x19, #24]
  406418:	cbnz	w0, 406424 <__fxstatat@plt+0x3464>
  40641c:	ldrb	w0, [x19, #21]
  406420:	cbz	w0, 40929c <__fxstatat@plt+0x62dc>
  406424:	ldr	w0, [x27, #16]
  406428:	and	w0, w0, #0xf000
  40642c:	cmp	w0, #0xa, lsl #12
  406430:	b.eq	4060ac <__fxstatat@plt+0x30ec>  // b.none
  406434:	cbz	w20, 406444 <__fxstatat@plt+0x3484>
  406438:	ldr	w0, [x27, #20]
  40643c:	cmp	w0, #0x1
  406440:	b.hi	4065a4 <__fxstatat@plt+0x35e4>  // b.pmore
  406444:	ldr	x0, [x29, #200]
  406448:	ldr	w0, [x0, #16]
  40644c:	and	w0, w0, #0xf000
  406450:	cmp	w0, #0xa, lsl #12
  406454:	b.eq	406484 <__fxstatat@plt+0x34c4>  // b.none
  406458:	ldr	x2, [x29, #200]
  40645c:	ldr	x1, [x2, #8]
  406460:	ldr	x0, [x27, #8]
  406464:	cmp	x1, x0
  406468:	b.ne	4060ac <__fxstatat@plt+0x30ec>  // b.any
  40646c:	ldr	x1, [x2]
  406470:	ldr	x0, [x27]
  406474:	cmp	x1, x0
  406478:	b.ne	4060ac <__fxstatat@plt+0x30ec>  // b.any
  40647c:	ldrb	w0, [x19, #23]
  406480:	cbnz	w0, 40928c <__fxstatat@plt+0x62cc>
  406484:	ldrb	w0, [x19, #24]
  406488:	cbz	w0, 40649c <__fxstatat@plt+0x34dc>
  40648c:	ldr	w0, [x29, #704]
  406490:	and	w0, w0, #0xf000
  406494:	cmp	w0, #0xa, lsl #12
  406498:	b.eq	4065f0 <__fxstatat@plt+0x3630>  // b.none
  40649c:	ldrb	w0, [x19, #44]
  4064a0:	cbz	w0, 4064b4 <__fxstatat@plt+0x34f4>
  4064a4:	ldr	w0, [x27, #16]
  4064a8:	and	w0, w0, #0xf000
  4064ac:	cmp	w0, #0xa, lsl #12
  4064b0:	b.eq	4060ac <__fxstatat@plt+0x30ec>  // b.none
  4064b4:	ldr	w0, [x19, #4]
  4064b8:	cmp	w0, #0x2
  4064bc:	b.ne	4063bc <__fxstatat@plt+0x33fc>  // b.any
  4064c0:	ldr	x2, [x29, #200]
  4064c4:	ldr	w0, [x2, #16]
  4064c8:	and	w0, w0, #0xf000
  4064cc:	cmp	w0, #0xa, lsl #12
  4064d0:	b.eq	40662c <__fxstatat@plt+0x366c>  // b.none
  4064d4:	ldp	x0, x1, [x2]
  4064d8:	stp	x0, x1, [x29, #432]
  4064dc:	ldp	x0, x1, [x2, #16]
  4064e0:	stp	x0, x1, [x29, #448]
  4064e4:	ldp	x0, x1, [x2, #32]
  4064e8:	stp	x0, x1, [x29, #464]
  4064ec:	ldp	x0, x1, [x2, #48]
  4064f0:	stp	x0, x1, [x29, #480]
  4064f4:	ldp	x0, x1, [x2, #64]
  4064f8:	stp	x0, x1, [x29, #496]
  4064fc:	ldp	x0, x1, [x2, #80]
  406500:	add	x3, x29, #0x200
  406504:	stp	x0, x1, [x3]
  406508:	ldp	x0, x1, [x2, #96]
  40650c:	stp	x0, x1, [x3, #16]
  406510:	ldp	x0, x1, [x2, #112]
  406514:	stp	x0, x1, [x3, #32]
  406518:	ldr	w0, [x27, #16]
  40651c:	and	w0, w0, #0xf000
  406520:	cmp	w0, #0xa, lsl #12
  406524:	b.eq	406644 <__fxstatat@plt+0x3684>  // b.none
  406528:	ldp	x0, x1, [x27]
  40652c:	stp	x0, x1, [x29, #304]
  406530:	ldp	x0, x1, [x27, #16]
  406534:	stp	x0, x1, [x29, #320]
  406538:	ldp	x0, x1, [x27, #32]
  40653c:	stp	x0, x1, [x29, #336]
  406540:	ldp	x0, x1, [x27, #48]
  406544:	stp	x0, x1, [x29, #352]
  406548:	ldp	x0, x1, [x27, #64]
  40654c:	stp	x0, x1, [x29, #368]
  406550:	ldp	x0, x1, [x27, #80]
  406554:	stp	x0, x1, [x29, #384]
  406558:	ldp	x0, x1, [x27, #96]
  40655c:	stp	x0, x1, [x29, #400]
  406560:	ldp	x0, x1, [x27, #112]
  406564:	stp	x0, x1, [x29, #416]
  406568:	ldr	x1, [x29, #440]
  40656c:	ldr	x0, [x29, #312]
  406570:	cmp	x1, x0
  406574:	b.ne	4060ac <__fxstatat@plt+0x30ec>  // b.any
  406578:	ldr	x1, [x29, #432]
  40657c:	ldr	x0, [x29, #304]
  406580:	cmp	x1, x0
  406584:	b.ne	4060ac <__fxstatat@plt+0x30ec>  // b.any
  406588:	ldrb	w0, [x19, #23]
  40658c:	cbz	w0, 4063bc <__fxstatat@plt+0x33fc>
  406590:	ldr	w0, [x27, #16]
  406594:	and	w0, w0, #0xf000
  406598:	cmp	w0, #0xa, lsl #12
  40659c:	cset	w24, ne  // ne = any
  4065a0:	b	4060ac <__fxstatat@plt+0x30ec>
  4065a4:	mov	x1, x26
  4065a8:	mov	x0, x28
  4065ac:	bl	40e200 <__fxstatat@plt+0xb240>
  4065b0:	ands	w0, w0, #0xff
  4065b4:	mov	w20, w0
  4065b8:	b.eq	4065e4 <__fxstatat@plt+0x3624>  // b.none
  4065bc:	ldr	x0, [x29, #200]
  4065c0:	ldr	w0, [x0, #16]
  4065c4:	and	w0, w0, #0xf000
  4065c8:	cmp	w0, #0xa, lsl #12
  4065cc:	b.eq	406484 <__fxstatat@plt+0x34c4>  // b.none
  4065d0:	ldr	w0, [x27, #16]
  4065d4:	and	w0, w0, #0xf000
  4065d8:	cmp	w0, #0xa, lsl #12
  4065dc:	b.eq	406484 <__fxstatat@plt+0x34c4>  // b.none
  4065e0:	b	406458 <__fxstatat@plt+0x3498>
  4065e4:	ldrb	w27, [x19, #24]
  4065e8:	eor	w27, w27, #0x1
  4065ec:	b	4063b8 <__fxstatat@plt+0x33f8>
  4065f0:	ldr	w0, [x27, #20]
  4065f4:	cmp	w0, #0x1
  4065f8:	b.ls	40649c <__fxstatat@plt+0x34dc>  // b.plast
  4065fc:	mov	x0, x28
  406600:	bl	402c20 <canonicalize_file_name@plt>
  406604:	mov	x20, x0
  406608:	cbz	x0, 40649c <__fxstatat@plt+0x34dc>
  40660c:	mov	x1, x26
  406610:	bl	40e200 <__fxstatat@plt+0xb240>
  406614:	and	w27, w0, #0xff
  406618:	eor	w27, w27, #0x1
  40661c:	mov	x0, x20
  406620:	bl	402ce0 <free@plt>
  406624:	mov	w20, w24
  406628:	b	4063b8 <__fxstatat@plt+0x33f8>
  40662c:	add	x2, x29, #0x1b0
  406630:	mov	x1, x28
  406634:	mov	w0, #0x0                   	// #0
  406638:	bl	402f30 <__xstat@plt>
  40663c:	cbz	w0, 406518 <__fxstatat@plt+0x3558>
  406640:	b	4060ac <__fxstatat@plt+0x30ec>
  406644:	add	x2, x29, #0x130
  406648:	mov	x1, x26
  40664c:	mov	w0, #0x0                   	// #0
  406650:	bl	402f30 <__xstat@plt>
  406654:	cbz	w0, 406568 <__fxstatat@plt+0x35a8>
  406658:	b	4060ac <__fxstatat@plt+0x30ec>
  40665c:	mov	w24, w20
  406660:	b	4060ac <__fxstatat@plt+0x30ec>
  406664:	ldrb	w0, [x19, #24]
  406668:	cbnz	w0, 4091dc <__fxstatat@plt+0x621c>
  40666c:	and	w0, w23, #0xf000
  406670:	cmp	w0, #0x4, lsl #12
  406674:	b.eq	40668c <__fxstatat@plt+0x36cc>  // b.none
  406678:	ldr	w0, [x19, #8]
  40667c:	cmp	w0, #0x2
  406680:	b.eq	408ba8 <__fxstatat@plt+0x5be8>  // b.none
  406684:	cmp	w0, #0x3
  406688:	b.eq	406738 <__fxstatat@plt+0x3778>  // b.none
  40668c:	cbnz	w24, 405fa8 <__fxstatat@plt+0x2fe8>
  406690:	ldr	w0, [x29, #576]
  406694:	and	w0, w0, #0xf000
  406698:	cmp	w0, #0x4, lsl #12
  40669c:	b.eq	409190 <__fxstatat@plt+0x61d0>  // b.none
  4066a0:	and	w27, w23, #0xf000
  4066a4:	cmp	w27, #0x4, lsl #12
  4066a8:	b.eq	406758 <__fxstatat@plt+0x3798>  // b.none
  4066ac:	cbz	w25, 4066bc <__fxstatat@plt+0x36fc>
  4066b0:	ldr	w0, [x19]
  4066b4:	cmp	w0, #0x3
  4066b8:	b.ne	4067c8 <__fxstatat@plt+0x3808>  // b.any
  4066bc:	ldrb	w20, [x19, #24]
  4066c0:	cbnz	w20, 4091ac <__fxstatat@plt+0x61ec>
  4066c4:	ldr	w27, [x19]
  4066c8:	cbnz	w27, 409380 <__fxstatat@plt+0x63c0>
  4066cc:	ldr	w0, [x29, #576]
  4066d0:	and	w0, w0, #0xf000
  4066d4:	cmp	w0, #0x4, lsl #12
  4066d8:	cset	w0, eq  // eq = none
  4066dc:	orr	w24, w20, w0
  4066e0:	cbnz	w24, 406cbc <__fxstatat@plt+0x3cfc>
  4066e4:	ldrb	w0, [x19, #21]
  4066e8:	cbnz	w0, 406700 <__fxstatat@plt+0x3740>
  4066ec:	ldrb	w0, [x19, #34]
  4066f0:	cbz	w0, 406b60 <__fxstatat@plt+0x3ba0>
  4066f4:	ldr	w0, [x29, #580]
  4066f8:	cmp	w0, #0x1
  4066fc:	b.ls	406b60 <__fxstatat@plt+0x3ba0>  // b.plast
  406700:	mov	x0, x26
  406704:	bl	402f50 <unlink@plt>
  406708:	cbz	w0, 40671c <__fxstatat@plt+0x375c>
  40670c:	bl	402f10 <__errno_location@plt>
  406710:	ldr	w20, [x0]
  406714:	cmp	w20, #0x2
  406718:	b.ne	406b9c <__fxstatat@plt+0x3bdc>  // b.any
  40671c:	ldrb	w24, [x19, #46]
  406720:	cbnz	w24, 406bd8 <__fxstatat@plt+0x3c18>
  406724:	cbnz	w25, 40935c <__fxstatat@plt+0x639c>
  406728:	mov	w24, #0x1                   	// #1
  40672c:	mov	w27, #0x11                  	// #17
  406730:	str	xzr, [x29, #208]
  406734:	b	409158 <__fxstatat@plt+0x6198>
  406738:	add	x2, x29, #0x230
  40673c:	mov	x1, x26
  406740:	mov	x0, x19
  406744:	bl	404cf4 <__fxstatat@plt+0x1d34>
  406748:	and	w0, w0, #0xff
  40674c:	cbnz	w0, 40668c <__fxstatat@plt+0x36cc>
  406750:	mov	w24, #0x1                   	// #1
  406754:	b	405fa8 <__fxstatat@plt+0x2fe8>
  406758:	ldrb	w0, [x19, #24]
  40675c:	cbz	w0, 406770 <__fxstatat@plt+0x37b0>
  406760:	ldr	w0, [x19]
  406764:	cbz	w0, 406770 <__fxstatat@plt+0x37b0>
  406768:	cbnz	w25, 4066b0 <__fxstatat@plt+0x36f0>
  40676c:	b	4091ac <__fxstatat@plt+0x61ec>
  406770:	mov	w2, #0x5                   	// #5
  406774:	adrp	x1, 414000 <__fxstatat@plt+0x11040>
  406778:	add	x1, x1, #0x28
  40677c:	mov	x0, #0x0                   	// #0
  406780:	bl	402e70 <dcgettext@plt>
  406784:	mov	x19, x0
  406788:	mov	x2, x26
  40678c:	mov	w1, #0x4                   	// #4
  406790:	mov	w0, #0x0                   	// #0
  406794:	bl	40da6c <__fxstatat@plt+0xaaac>
  406798:	mov	x20, x0
  40679c:	mov	x2, x28
  4067a0:	mov	w1, #0x4                   	// #4
  4067a4:	mov	w0, #0x1                   	// #1
  4067a8:	bl	40da6c <__fxstatat@plt+0xaaac>
  4067ac:	mov	x4, x0
  4067b0:	mov	x3, x20
  4067b4:	mov	x2, x19
  4067b8:	mov	w1, #0x0                   	// #0
  4067bc:	mov	w0, #0x0                   	// #0
  4067c0:	bl	402850 <error@plt>
  4067c4:	b	405fa8 <__fxstatat@plt+0x2fe8>
  4067c8:	add	x2, x29, #0x230
  4067cc:	mov	x1, x26
  4067d0:	ldr	x0, [x19, #64]
  4067d4:	bl	40ae6c <__fxstatat@plt+0x7eac>
  4067d8:	and	w0, w0, #0xff
  4067dc:	cbnz	w0, 4067fc <__fxstatat@plt+0x383c>
  4067e0:	cmp	w27, #0x4, lsl #12
  4067e4:	b.eq	4066bc <__fxstatat@plt+0x36fc>  // b.none
  4067e8:	ldr	w0, [x29, #576]
  4067ec:	and	w0, w0, #0xf000
  4067f0:	cmp	w0, #0x4, lsl #12
  4067f4:	b.ne	4066bc <__fxstatat@plt+0x36fc>  // b.any
  4067f8:	b	40919c <__fxstatat@plt+0x61dc>
  4067fc:	mov	w2, #0x5                   	// #5
  406800:	adrp	x1, 414000 <__fxstatat@plt+0x11040>
  406804:	add	x1, x1, #0x60
  406808:	mov	x0, #0x0                   	// #0
  40680c:	bl	402e70 <dcgettext@plt>
  406810:	mov	x19, x0
  406814:	mov	x2, x26
  406818:	mov	w1, #0x4                   	// #4
  40681c:	mov	w0, #0x0                   	// #0
  406820:	bl	40da6c <__fxstatat@plt+0xaaac>
  406824:	mov	x20, x0
  406828:	mov	x2, x28
  40682c:	mov	w1, #0x4                   	// #4
  406830:	mov	w0, #0x1                   	// #1
  406834:	bl	40da6c <__fxstatat@plt+0xaaac>
  406838:	mov	x4, x0
  40683c:	mov	x3, x20
  406840:	mov	x2, x19
  406844:	mov	w1, #0x0                   	// #0
  406848:	mov	w0, #0x0                   	// #0
  40684c:	bl	402850 <error@plt>
  406850:	b	405fa8 <__fxstatat@plt+0x2fe8>
  406854:	mov	w2, #0x5                   	// #5
  406858:	adrp	x1, 414000 <__fxstatat@plt+0x11040>
  40685c:	add	x1, x1, #0x90
  406860:	mov	x0, #0x0                   	// #0
  406864:	bl	402e70 <dcgettext@plt>
  406868:	mov	x19, x0
  40686c:	mov	x1, x26
  406870:	mov	w0, #0x4                   	// #4
  406874:	bl	40daf8 <__fxstatat@plt+0xab38>
  406878:	mov	x3, x0
  40687c:	mov	x2, x19
  406880:	mov	w1, #0x0                   	// #0
  406884:	mov	w0, #0x0                   	// #0
  406888:	bl	402850 <error@plt>
  40688c:	b	405fa8 <__fxstatat@plt+0x2fe8>
  406890:	ldr	w0, [x29, #576]
  406894:	and	w0, w0, #0xf000
  406898:	cmp	w0, #0x4, lsl #12
  40689c:	b.eq	4091bc <__fxstatat@plt+0x61fc>  // b.none
  4068a0:	ldr	w27, [x19]
  4068a4:	cbz	w27, 406990 <__fxstatat@plt+0x39d0>
  4068a8:	mov	x0, x28
  4068ac:	bl	40ac70 <__fxstatat@plt+0x7cb0>
  4068b0:	str	x0, [x29, #200]
  4068b4:	ldrb	w0, [x0]
  4068b8:	cmp	w0, #0x2e
  4068bc:	b.eq	4069e8 <__fxstatat@plt+0x3a28>  // b.none
  4068c0:	cmp	w27, #0x3
  4068c4:	b.eq	406934 <__fxstatat@plt+0x3974>  // b.none
  4068c8:	ldr	x0, [x29, #200]
  4068cc:	bl	402820 <strlen@plt>
  4068d0:	str	x0, [x29, #208]
  4068d4:	mov	x0, x26
  4068d8:	bl	40ac70 <__fxstatat@plt+0x7cb0>
  4068dc:	str	x0, [x29, #192]
  4068e0:	bl	402820 <strlen@plt>
  4068e4:	mov	x27, x0
  4068e8:	adrp	x0, 429000 <__fxstatat@plt+0x26040>
  4068ec:	ldr	x20, [x0, #2368]
  4068f0:	mov	x0, x20
  4068f4:	bl	402820 <strlen@plt>
  4068f8:	str	x0, [x29, #184]
  4068fc:	add	x0, x27, x0
  406900:	ldr	x3, [x29, #208]
  406904:	cmp	x3, x0
  406908:	b.ne	406934 <__fxstatat@plt+0x3974>  // b.any
  40690c:	mov	x2, x27
  406910:	ldr	x1, [x29, #192]
  406914:	ldr	x0, [x29, #200]
  406918:	bl	402c30 <memcmp@plt>
  40691c:	cbnz	w0, 406934 <__fxstatat@plt+0x3974>
  406920:	mov	x1, x20
  406924:	ldr	x0, [x29, #200]
  406928:	add	x0, x0, x27
  40692c:	bl	402c70 <strcmp@plt>
  406930:	cbz	w0, 406a14 <__fxstatat@plt+0x3a54>
  406934:	ldr	w2, [x19]
  406938:	mov	x1, x26
  40693c:	mov	w0, #0xffffff9c            	// #-100
  406940:	bl	40a860 <__fxstatat@plt+0x78a0>
  406944:	mov	x20, x0
  406948:	str	x0, [x29, #208]
  40694c:	cbz	x0, 406b08 <__fxstatat@plt+0x3b48>
  406950:	mov	x24, x0
  406954:	bl	402820 <strlen@plt>
  406958:	add	x1, x0, #0x10
  40695c:	and	x1, x1, #0xfffffffffffffff0
  406960:	sub	sp, sp, x1
  406964:	add	x2, x0, #0x1
  406968:	mov	x1, x20
  40696c:	add	x0, sp, #0x20
  406970:	bl	402800 <memcpy@plt>
  406974:	mov	x20, x0
  406978:	mov	x0, x24
  40697c:	bl	402ce0 <free@plt>
  406980:	str	x20, [x29, #208]
  406984:	mov	w24, #0x1                   	// #1
  406988:	mov	w27, #0x11                  	// #17
  40698c:	b	406c20 <__fxstatat@plt+0x3c60>
  406990:	mov	w2, #0x5                   	// #5
  406994:	adrp	x1, 414000 <__fxstatat@plt+0x11040>
  406998:	add	x1, x1, #0xc8
  40699c:	mov	x0, #0x0                   	// #0
  4069a0:	bl	402e70 <dcgettext@plt>
  4069a4:	mov	x19, x0
  4069a8:	mov	x2, x28
  4069ac:	mov	w1, #0x3                   	// #3
  4069b0:	mov	w0, #0x0                   	// #0
  4069b4:	bl	40dbf8 <__fxstatat@plt+0xac38>
  4069b8:	mov	x20, x0
  4069bc:	mov	x2, x26
  4069c0:	mov	w1, #0x3                   	// #3
  4069c4:	mov	w0, #0x0                   	// #0
  4069c8:	bl	40dbf8 <__fxstatat@plt+0xac38>
  4069cc:	mov	x4, x0
  4069d0:	mov	x3, x20
  4069d4:	mov	x2, x19
  4069d8:	mov	w1, #0x0                   	// #0
  4069dc:	mov	w0, #0x0                   	// #0
  4069e0:	bl	402850 <error@plt>
  4069e4:	b	405fa8 <__fxstatat@plt+0x2fe8>
  4069e8:	mov	w20, #0x1                   	// #1
  4069ec:	ldr	x1, [x29, #200]
  4069f0:	ldrb	w0, [x1, #1]
  4069f4:	cmp	w0, #0x2e
  4069f8:	cinc	x0, x1, eq  // eq = none
  4069fc:	ldrb	w0, [x0, #1]
  406a00:	cmp	w0, #0x2f
  406a04:	ccmp	w0, #0x0, #0x4, ne  // ne = any
  406a08:	b.eq	4066cc <__fxstatat@plt+0x370c>  // b.none
  406a0c:	cbz	w20, 409398 <__fxstatat@plt+0x63d8>
  406a10:	b	4068c0 <__fxstatat@plt+0x3900>
  406a14:	mov	x0, x26
  406a18:	bl	402820 <strlen@plt>
  406a1c:	mov	x20, x0
  406a20:	ldr	x2, [x29, #184]
  406a24:	add	x0, x2, #0x1
  406a28:	add	x0, x0, x20
  406a2c:	bl	40fd38 <__fxstatat@plt+0xcd78>
  406a30:	mov	x27, x0
  406a34:	mov	x2, x20
  406a38:	mov	x1, x26
  406a3c:	bl	402d40 <mempcpy@plt>
  406a40:	adrp	x1, 429000 <__fxstatat@plt+0x26040>
  406a44:	ldr	x1, [x1, #2368]
  406a48:	bl	402e00 <strcpy@plt>
  406a4c:	add	x2, x29, #0x1b0
  406a50:	mov	x1, x27
  406a54:	mov	w0, #0x0                   	// #0
  406a58:	bl	402f30 <__xstat@plt>
  406a5c:	mov	w20, w0
  406a60:	mov	x0, x27
  406a64:	bl	402ce0 <free@plt>
  406a68:	cbnz	w20, 406934 <__fxstatat@plt+0x3974>
  406a6c:	ldr	x1, [x29, #696]
  406a70:	ldr	x0, [x29, #440]
  406a74:	cmp	x1, x0
  406a78:	b.ne	406934 <__fxstatat@plt+0x3974>  // b.any
  406a7c:	ldr	x1, [x29, #688]
  406a80:	ldr	x0, [x29, #432]
  406a84:	cmp	x1, x0
  406a88:	b.ne	406934 <__fxstatat@plt+0x3974>  // b.any
  406a8c:	ldrb	w0, [x19, #24]
  406a90:	cbnz	w0, 406ab0 <__fxstatat@plt+0x3af0>
  406a94:	mov	w2, #0x5                   	// #5
  406a98:	adrp	x1, 414000 <__fxstatat@plt+0x11040>
  406a9c:	add	x1, x1, #0x138
  406aa0:	mov	x0, #0x0                   	// #0
  406aa4:	bl	402e70 <dcgettext@plt>
  406aa8:	mov	x20, x0
  406aac:	b	406ac8 <__fxstatat@plt+0x3b08>
  406ab0:	mov	w2, #0x5                   	// #5
  406ab4:	adrp	x1, 414000 <__fxstatat@plt+0x11040>
  406ab8:	add	x1, x1, #0x100
  406abc:	mov	x0, #0x0                   	// #0
  406ac0:	bl	402e70 <dcgettext@plt>
  406ac4:	mov	x20, x0
  406ac8:	mov	x2, x26
  406acc:	mov	w1, #0x4                   	// #4
  406ad0:	mov	w0, #0x0                   	// #0
  406ad4:	bl	40da6c <__fxstatat@plt+0xaaac>
  406ad8:	mov	x19, x0
  406adc:	mov	x2, x28
  406ae0:	mov	w1, #0x4                   	// #4
  406ae4:	mov	w0, #0x1                   	// #1
  406ae8:	bl	40da6c <__fxstatat@plt+0xaaac>
  406aec:	mov	x4, x0
  406af0:	mov	x3, x19
  406af4:	mov	x2, x20
  406af8:	mov	w1, #0x0                   	// #0
  406afc:	mov	w0, #0x0                   	// #0
  406b00:	bl	402850 <error@plt>
  406b04:	b	405fa8 <__fxstatat@plt+0x2fe8>
  406b08:	bl	402f10 <__errno_location@plt>
  406b0c:	ldr	w20, [x0]
  406b10:	cmp	w20, #0x2
  406b14:	b.ne	406b24 <__fxstatat@plt+0x3b64>  // b.any
  406b18:	mov	w24, #0x1                   	// #1
  406b1c:	mov	w27, #0x11                  	// #17
  406b20:	b	406c20 <__fxstatat@plt+0x3c60>
  406b24:	mov	w2, #0x5                   	// #5
  406b28:	adrp	x1, 414000 <__fxstatat@plt+0x11040>
  406b2c:	add	x1, x1, #0x170
  406b30:	mov	x0, #0x0                   	// #0
  406b34:	bl	402e70 <dcgettext@plt>
  406b38:	mov	x19, x0
  406b3c:	mov	x1, x26
  406b40:	mov	w0, #0x4                   	// #4
  406b44:	bl	40daf8 <__fxstatat@plt+0xab38>
  406b48:	mov	x3, x0
  406b4c:	mov	x2, x19
  406b50:	mov	w1, w20
  406b54:	mov	w0, #0x0                   	// #0
  406b58:	bl	402850 <error@plt>
  406b5c:	b	405fa8 <__fxstatat@plt+0x2fe8>
  406b60:	ldr	w0, [x19, #4]
  406b64:	cmp	w0, #0x2
  406b68:	b.eq	406b7c <__fxstatat@plt+0x3bbc>  // b.none
  406b6c:	ldr	w24, [x29, #208]
  406b70:	mov	w27, #0x11                  	// #17
  406b74:	str	xzr, [x29, #208]
  406b78:	b	406c20 <__fxstatat@plt+0x3c60>
  406b7c:	ldr	w0, [x29, #704]
  406b80:	and	w0, w0, #0xf000
  406b84:	cmp	w0, #0x8, lsl #12
  406b88:	b.ne	406700 <__fxstatat@plt+0x3740>  // b.any
  406b8c:	ldr	w24, [x29, #208]
  406b90:	mov	w27, #0x11                  	// #17
  406b94:	str	xzr, [x29, #208]
  406b98:	b	406c20 <__fxstatat@plt+0x3c60>
  406b9c:	mov	w2, #0x5                   	// #5
  406ba0:	adrp	x1, 414000 <__fxstatat@plt+0x11040>
  406ba4:	add	x1, x1, #0x188
  406ba8:	mov	x0, #0x0                   	// #0
  406bac:	bl	402e70 <dcgettext@plt>
  406bb0:	mov	x19, x0
  406bb4:	mov	x1, x26
  406bb8:	mov	w0, #0x4                   	// #4
  406bbc:	bl	40daf8 <__fxstatat@plt+0xab38>
  406bc0:	mov	x3, x0
  406bc4:	mov	x2, x19
  406bc8:	mov	w1, w20
  406bcc:	mov	w0, #0x0                   	// #0
  406bd0:	bl	402850 <error@plt>
  406bd4:	b	405fa8 <__fxstatat@plt+0x2fe8>
  406bd8:	mov	w2, #0x5                   	// #5
  406bdc:	adrp	x1, 413000 <__fxstatat@plt+0x10040>
  406be0:	add	x1, x1, #0xef8
  406be4:	mov	x0, #0x0                   	// #0
  406be8:	bl	402e70 <dcgettext@plt>
  406bec:	mov	x20, x0
  406bf0:	mov	x1, x26
  406bf4:	mov	w0, #0x4                   	// #4
  406bf8:	bl	40daf8 <__fxstatat@plt+0xab38>
  406bfc:	mov	x2, x0
  406c00:	mov	x1, x20
  406c04:	mov	w0, #0x1                   	// #1
  406c08:	bl	402a90 <__printf_chk@plt>
  406c0c:	mov	w27, #0x11                  	// #17
  406c10:	str	xzr, [x29, #208]
  406c14:	b	406c20 <__fxstatat@plt+0x3c60>
  406c18:	mov	w22, #0x0                   	// #0
  406c1c:	str	xzr, [x29, #208]
  406c20:	cbz	w25, 406c54 <__fxstatat@plt+0x3c94>
  406c24:	ldr	x0, [x19, #64]
  406c28:	cbz	x0, 406c54 <__fxstatat@plt+0x3c94>
  406c2c:	ldrb	w20, [x19, #24]
  406c30:	cbnz	w20, 406c54 <__fxstatat@plt+0x3c94>
  406c34:	ldr	w0, [x19]
  406c38:	cbnz	w0, 409148 <__fxstatat@plt+0x6188>
  406c3c:	add	x2, x29, #0x230
  406c40:	cbz	w22, 406ccc <__fxstatat@plt+0x3d0c>
  406c44:	ldr	w0, [x2, #16]
  406c48:	and	w0, w0, #0xf000
  406c4c:	cmp	w0, #0xa, lsl #12
  406c50:	b.eq	406ce4 <__fxstatat@plt+0x3d24>  // b.none
  406c54:	ldrb	w0, [x19, #46]
  406c58:	cbz	w0, 406c64 <__fxstatat@plt+0x3ca4>
  406c5c:	ldrb	w0, [x19, #24]
  406c60:	cbz	w0, 406d54 <__fxstatat@plt+0x3d94>
  406c64:	cbnz	w27, 409158 <__fxstatat@plt+0x6198>
  406c68:	ldrb	w0, [x19, #24]
  406c6c:	cbz	w0, 408e68 <__fxstatat@plt+0x5ea8>
  406c70:	ldrb	w0, [x19, #46]
  406c74:	cbnz	w0, 406fb8 <__fxstatat@plt+0x3ff8>
  406c78:	ldrb	w0, [x19, #33]
  406c7c:	cbnz	w0, 406fec <__fxstatat@plt+0x402c>
  406c80:	ldr	x0, [x29, #824]
  406c84:	cbz	x0, 406c94 <__fxstatat@plt+0x3cd4>
  406c88:	mov	w0, #0x1                   	// #1
  406c8c:	ldr	x1, [x29, #824]
  406c90:	strb	w0, [x1]
  406c94:	mov	w24, #0x1                   	// #1
  406c98:	cbz	w25, 405fa8 <__fxstatat@plt+0x2fe8>
  406c9c:	ldrb	w24, [x19, #49]
  406ca0:	cbnz	w24, 405fa8 <__fxstatat@plt+0x2fe8>
  406ca4:	add	x2, x29, #0x2b0
  406ca8:	mov	x1, x26
  406cac:	ldr	x0, [x19, #64]
  406cb0:	bl	40adec <__fxstatat@plt+0x7e2c>
  406cb4:	mov	w24, w25
  406cb8:	b	405fa8 <__fxstatat@plt+0x2fe8>
  406cbc:	ldr	w24, [x29, #208]
  406cc0:	mov	w27, #0x11                  	// #17
  406cc4:	str	xzr, [x29, #208]
  406cc8:	b	406c20 <__fxstatat@plt+0x3c60>
  406ccc:	add	x2, x29, #0x1b0
  406cd0:	mov	x1, x26
  406cd4:	bl	402e30 <__lxstat@plt>
  406cd8:	cbnz	w0, 406c54 <__fxstatat@plt+0x3c94>
  406cdc:	add	x2, x29, #0x1b0
  406ce0:	b	406c44 <__fxstatat@plt+0x3c84>
  406ce4:	mov	x1, x26
  406ce8:	ldr	x0, [x19, #64]
  406cec:	bl	40ae6c <__fxstatat@plt+0x7eac>
  406cf0:	and	w0, w0, #0xff
  406cf4:	cbz	w0, 406c54 <__fxstatat@plt+0x3c94>
  406cf8:	mov	w2, #0x5                   	// #5
  406cfc:	adrp	x1, 414000 <__fxstatat@plt+0x11040>
  406d00:	add	x1, x1, #0x1a0
  406d04:	mov	x0, #0x0                   	// #0
  406d08:	bl	402e70 <dcgettext@plt>
  406d0c:	mov	x19, x0
  406d10:	mov	x2, x28
  406d14:	mov	w1, #0x4                   	// #4
  406d18:	mov	w0, #0x0                   	// #0
  406d1c:	bl	40da6c <__fxstatat@plt+0xaaac>
  406d20:	mov	x21, x0
  406d24:	mov	x2, x26
  406d28:	mov	w1, #0x4                   	// #4
  406d2c:	mov	w0, #0x1                   	// #1
  406d30:	bl	40da6c <__fxstatat@plt+0xaaac>
  406d34:	mov	x4, x0
  406d38:	mov	x3, x21
  406d3c:	mov	x2, x19
  406d40:	mov	w1, #0x0                   	// #0
  406d44:	mov	w0, #0x0                   	// #0
  406d48:	bl	402850 <error@plt>
  406d4c:	mov	w24, w20
  406d50:	b	405fa8 <__fxstatat@plt+0x2fe8>
  406d54:	and	w0, w23, #0xf000
  406d58:	cmp	w0, #0x4, lsl #12
  406d5c:	b.eq	406c64 <__fxstatat@plt+0x3ca4>  // b.none
  406d60:	ldr	x2, [x29, #208]
  406d64:	mov	x1, x26
  406d68:	mov	x0, x28
  406d6c:	bl	405708 <__fxstatat@plt+0x2748>
  406d70:	b	406c64 <__fxstatat@plt+0x3ca4>
  406d74:	cbz	w25, 406e2c <__fxstatat@plt+0x3e6c>
  406d78:	ldr	x2, [x29, #688]
  406d7c:	ldr	x1, [x29, #696]
  406d80:	mov	x0, x26
  406d84:	bl	4095dc <__fxstatat@plt+0x661c>
  406d88:	str	x0, [x29, #200]
  406d8c:	ldr	x0, [x29, #200]
  406d90:	cbz	x0, 406e60 <__fxstatat@plt+0x3ea0>
  406d94:	ldr	x1, [x29, #200]
  406d98:	mov	x0, x28
  406d9c:	bl	40e200 <__fxstatat@plt+0xb240>
  406da0:	and	w0, w0, #0xff
  406da4:	cbnz	w0, 406ee0 <__fxstatat@plt+0x3f20>
  406da8:	ldr	x1, [x29, #200]
  406dac:	mov	x0, x26
  406db0:	bl	40e200 <__fxstatat@plt+0xb240>
  406db4:	ands	w22, w0, #0xff
  406db8:	b.ne	406f4c <__fxstatat@plt+0x3f8c>  // b.any
  406dbc:	ldr	w0, [x19, #4]
  406dc0:	cmp	w0, #0x4
  406dc4:	b.eq	406e60 <__fxstatat@plt+0x3ea0>  // b.none
  406dc8:	cmp	w25, #0x0
  406dcc:	ccmp	w0, #0x3, #0x0, ne  // ne = any
  406dd0:	b.eq	406e60 <__fxstatat@plt+0x3ea0>  // b.none
  406dd4:	mov	w2, #0x5                   	// #5
  406dd8:	adrp	x1, 414000 <__fxstatat@plt+0x11040>
  406ddc:	add	x1, x1, #0x240
  406de0:	mov	x0, #0x0                   	// #0
  406de4:	bl	402e70 <dcgettext@plt>
  406de8:	mov	x21, x0
  406dec:	mov	x2, x26
  406df0:	mov	w1, #0x4                   	// #4
  406df4:	mov	w0, #0x0                   	// #0
  406df8:	bl	40da6c <__fxstatat@plt+0xaaac>
  406dfc:	mov	x20, x0
  406e00:	ldr	x2, [x29, #200]
  406e04:	mov	w1, #0x4                   	// #4
  406e08:	mov	w0, #0x1                   	// #1
  406e0c:	bl	40da6c <__fxstatat@plt+0xaaac>
  406e10:	mov	x4, x0
  406e14:	mov	x3, x20
  406e18:	mov	x2, x21
  406e1c:	mov	w1, #0x0                   	// #0
  406e20:	mov	w0, #0x0                   	// #0
  406e24:	bl	402850 <error@plt>
  406e28:	b	409134 <__fxstatat@plt+0x6174>
  406e2c:	ldr	x1, [x29, #688]
  406e30:	ldr	x0, [x29, #696]
  406e34:	bl	4095ac <__fxstatat@plt+0x65ec>
  406e38:	str	x0, [x29, #200]
  406e3c:	b	406d8c <__fxstatat@plt+0x3dcc>
  406e40:	ldr	x1, [x29, #688]
  406e44:	ldr	x0, [x29, #696]
  406e48:	bl	4095ac <__fxstatat@plt+0x65ec>
  406e4c:	str	x0, [x29, #200]
  406e50:	b	409100 <__fxstatat@plt+0x6140>
  406e54:	ldrb	w0, [x19, #23]
  406e58:	cbz	w0, 4090c0 <__fxstatat@plt+0x6100>
  406e5c:	str	xzr, [x29, #200]
  406e60:	ldrb	w0, [x19, #24]
  406e64:	cbz	w0, 408e6c <__fxstatat@plt+0x5eac>
  406e68:	cmp	w27, #0x11
  406e6c:	b.ne	406e8c <__fxstatat@plt+0x3ecc>  // b.any
  406e70:	mov	x1, x26
  406e74:	mov	x0, x28
  406e78:	bl	402d90 <rename@plt>
  406e7c:	cbz	w0, 406c70 <__fxstatat@plt+0x3cb0>
  406e80:	bl	402f10 <__errno_location@plt>
  406e84:	ldr	w27, [x0]
  406e88:	cbz	w27, 406c70 <__fxstatat@plt+0x3cb0>
  406e8c:	cmp	w27, #0x16
  406e90:	b.eq	407004 <__fxstatat@plt+0x4044>  // b.none
  406e94:	cmp	w27, #0x12
  406e98:	b.ne	407074 <__fxstatat@plt+0x40b4>  // b.any
  406e9c:	and	w22, w23, #0xf000
  406ea0:	cmp	w22, #0x4, lsl #12
  406ea4:	b.eq	4070dc <__fxstatat@plt+0x411c>  // b.none
  406ea8:	mov	x0, x26
  406eac:	bl	402f50 <unlink@plt>
  406eb0:	cbz	w0, 406ec4 <__fxstatat@plt+0x3f04>
  406eb4:	bl	402f10 <__errno_location@plt>
  406eb8:	ldr	w24, [x0]
  406ebc:	cmp	w24, #0x2
  406ec0:	b.ne	407104 <__fxstatat@plt+0x4144>  // b.any
  406ec4:	cmp	w22, #0x4, lsl #12
  406ec8:	cset	w1, ne  // ne = any
  406ecc:	ldrb	w0, [x19, #46]
  406ed0:	ands	w24, w1, w0
  406ed4:	b.ne	40716c <__fxstatat@plt+0x41ac>  // b.any
  406ed8:	mov	w24, #0x1                   	// #1
  406edc:	b	408e6c <__fxstatat@plt+0x5eac>
  406ee0:	mov	w2, #0x5                   	// #5
  406ee4:	adrp	x1, 414000 <__fxstatat@plt+0x11040>
  406ee8:	add	x1, x1, #0x1d8
  406eec:	mov	x0, #0x0                   	// #0
  406ef0:	bl	402e70 <dcgettext@plt>
  406ef4:	mov	x20, x0
  406ef8:	adrp	x0, 429000 <__fxstatat@plt+0x26040>
  406efc:	add	x22, x0, #0x520
  406f00:	ldr	x2, [x22, #1032]
  406f04:	mov	w1, #0x4                   	// #4
  406f08:	mov	w0, #0x0                   	// #0
  406f0c:	bl	40da6c <__fxstatat@plt+0xaaac>
  406f10:	mov	x21, x0
  406f14:	ldr	x2, [x22, #1040]
  406f18:	mov	w1, #0x4                   	// #4
  406f1c:	mov	w0, #0x1                   	// #1
  406f20:	bl	40da6c <__fxstatat@plt+0xaaac>
  406f24:	mov	x4, x0
  406f28:	mov	x3, x21
  406f2c:	mov	x2, x20
  406f30:	mov	w1, #0x0                   	// #0
  406f34:	mov	w0, #0x0                   	// #0
  406f38:	bl	402850 <error@plt>
  406f3c:	mov	w0, #0x1                   	// #1
  406f40:	ldr	x1, [x29, #816]
  406f44:	strb	w0, [x1]
  406f48:	b	409134 <__fxstatat@plt+0x6174>
  406f4c:	mov	w2, #0x5                   	// #5
  406f50:	adrp	x1, 414000 <__fxstatat@plt+0x11040>
  406f54:	add	x1, x1, #0x208
  406f58:	mov	x0, #0x0                   	// #0
  406f5c:	bl	402e70 <dcgettext@plt>
  406f60:	mov	x20, x0
  406f64:	adrp	x0, 429000 <__fxstatat@plt+0x26040>
  406f68:	ldr	x1, [x0, #2344]
  406f6c:	mov	w0, #0x4                   	// #4
  406f70:	bl	40daf8 <__fxstatat@plt+0xab38>
  406f74:	mov	x3, x0
  406f78:	mov	x2, x20
  406f7c:	mov	w1, #0x0                   	// #0
  406f80:	mov	w0, #0x0                   	// #0
  406f84:	bl	402850 <error@plt>
  406f88:	ldr	x0, [x29, #824]
  406f8c:	cmp	x0, #0x0
  406f90:	cset	w1, ne  // ne = any
  406f94:	ldrb	w0, [x19, #24]
  406f98:	ands	w24, w1, w0
  406f9c:	b.ne	406fa8 <__fxstatat@plt+0x3fe8>  // b.any
  406fa0:	mov	w24, w22
  406fa4:	b	405fa8 <__fxstatat@plt+0x2fe8>
  406fa8:	mov	w0, #0x1                   	// #1
  406fac:	ldr	x1, [x29, #824]
  406fb0:	strb	w0, [x1]
  406fb4:	b	405fa8 <__fxstatat@plt+0x2fe8>
  406fb8:	mov	w2, #0x5                   	// #5
  406fbc:	adrp	x1, 414000 <__fxstatat@plt+0x11040>
  406fc0:	add	x1, x1, #0x270
  406fc4:	mov	x0, #0x0                   	// #0
  406fc8:	bl	402e70 <dcgettext@plt>
  406fcc:	mov	x1, x0
  406fd0:	mov	w0, #0x1                   	// #1
  406fd4:	bl	402a90 <__printf_chk@plt>
  406fd8:	ldr	x2, [x29, #208]
  406fdc:	mov	x1, x26
  406fe0:	mov	x0, x28
  406fe4:	bl	405708 <__fxstatat@plt+0x2748>
  406fe8:	b	406c78 <__fxstatat@plt+0x3cb8>
  406fec:	mov	x3, x19
  406ff0:	mov	w2, #0x1                   	// #1
  406ff4:	mov	w1, #0x0                   	// #0
  406ff8:	mov	x0, x26
  406ffc:	bl	4059a4 <__fxstatat@plt+0x29e4>
  407000:	b	406c80 <__fxstatat@plt+0x3cc0>
  407004:	mov	w2, #0x5                   	// #5
  407008:	adrp	x1, 414000 <__fxstatat@plt+0x11040>
  40700c:	add	x1, x1, #0x280
  407010:	mov	x0, #0x0                   	// #0
  407014:	bl	402e70 <dcgettext@plt>
  407018:	mov	x20, x0
  40701c:	adrp	x19, 429000 <__fxstatat@plt+0x26040>
  407020:	add	x19, x19, #0x520
  407024:	ldr	x2, [x19, #1032]
  407028:	mov	w1, #0x4                   	// #4
  40702c:	mov	w0, #0x0                   	// #0
  407030:	bl	40da6c <__fxstatat@plt+0xaaac>
  407034:	mov	x21, x0
  407038:	ldr	x2, [x19, #1040]
  40703c:	mov	w1, #0x4                   	// #4
  407040:	mov	w0, #0x1                   	// #1
  407044:	bl	40da6c <__fxstatat@plt+0xaaac>
  407048:	mov	x4, x0
  40704c:	mov	x3, x21
  407050:	mov	x2, x20
  407054:	mov	w1, #0x0                   	// #0
  407058:	mov	w0, #0x0                   	// #0
  40705c:	bl	402850 <error@plt>
  407060:	mov	w0, #0x1                   	// #1
  407064:	ldr	x1, [x29, #816]
  407068:	strb	w0, [x1]
  40706c:	mov	w24, #0x1                   	// #1
  407070:	b	405fa8 <__fxstatat@plt+0x2fe8>
  407074:	mov	w2, #0x5                   	// #5
  407078:	adrp	x1, 414000 <__fxstatat@plt+0x11040>
  40707c:	add	x1, x1, #0x2b0
  407080:	mov	x0, #0x0                   	// #0
  407084:	bl	402e70 <dcgettext@plt>
  407088:	mov	x19, x0
  40708c:	mov	x2, x28
  407090:	mov	w1, #0x4                   	// #4
  407094:	mov	w0, #0x0                   	// #0
  407098:	bl	40da6c <__fxstatat@plt+0xaaac>
  40709c:	mov	x20, x0
  4070a0:	mov	x2, x26
  4070a4:	mov	w1, #0x4                   	// #4
  4070a8:	mov	w0, #0x1                   	// #1
  4070ac:	bl	40da6c <__fxstatat@plt+0xaaac>
  4070b0:	mov	x4, x0
  4070b4:	mov	x3, x20
  4070b8:	mov	x2, x19
  4070bc:	mov	w1, w27
  4070c0:	mov	w0, #0x0                   	// #0
  4070c4:	bl	402850 <error@plt>
  4070c8:	ldr	x1, [x29, #688]
  4070cc:	ldr	x0, [x29, #696]
  4070d0:	bl	409578 <__fxstatat@plt+0x65b8>
  4070d4:	mov	w24, #0x0                   	// #0
  4070d8:	b	405fa8 <__fxstatat@plt+0x2fe8>
  4070dc:	mov	x0, x26
  4070e0:	bl	402ca0 <rmdir@plt>
  4070e4:	mov	w24, #0x1                   	// #1
  4070e8:	cbz	w0, 408e6c <__fxstatat@plt+0x5eac>
  4070ec:	bl	402f10 <__errno_location@plt>
  4070f0:	ldr	w24, [x0]
  4070f4:	cmp	w24, #0x2
  4070f8:	b.ne	407104 <__fxstatat@plt+0x4144>  // b.any
  4070fc:	mov	w24, #0x1                   	// #1
  407100:	b	408e6c <__fxstatat@plt+0x5eac>
  407104:	mov	w2, #0x5                   	// #5
  407108:	adrp	x1, 414000 <__fxstatat@plt+0x11040>
  40710c:	add	x1, x1, #0x2c8
  407110:	mov	x0, #0x0                   	// #0
  407114:	bl	402e70 <dcgettext@plt>
  407118:	mov	x19, x0
  40711c:	mov	x2, x28
  407120:	mov	w1, #0x4                   	// #4
  407124:	mov	w0, #0x0                   	// #0
  407128:	bl	40da6c <__fxstatat@plt+0xaaac>
  40712c:	mov	x20, x0
  407130:	mov	x2, x26
  407134:	mov	w1, #0x4                   	// #4
  407138:	mov	w0, #0x1                   	// #1
  40713c:	bl	40da6c <__fxstatat@plt+0xaaac>
  407140:	mov	x4, x0
  407144:	mov	x3, x20
  407148:	mov	x2, x19
  40714c:	mov	w1, w24
  407150:	mov	w0, #0x0                   	// #0
  407154:	bl	402850 <error@plt>
  407158:	ldr	x1, [x29, #688]
  40715c:	ldr	x0, [x29, #696]
  407160:	bl	409578 <__fxstatat@plt+0x65b8>
  407164:	mov	w24, #0x0                   	// #0
  407168:	b	405fa8 <__fxstatat@plt+0x2fe8>
  40716c:	mov	w2, #0x5                   	// #5
  407170:	adrp	x1, 414000 <__fxstatat@plt+0x11040>
  407174:	add	x1, x1, #0x308
  407178:	mov	x0, #0x0                   	// #0
  40717c:	bl	402e70 <dcgettext@plt>
  407180:	mov	x1, x0
  407184:	mov	w0, #0x1                   	// #1
  407188:	bl	402a90 <__printf_chk@plt>
  40718c:	ldr	x2, [x29, #208]
  407190:	mov	x1, x26
  407194:	mov	x0, x28
  407198:	bl	405708 <__fxstatat@plt+0x2748>
  40719c:	b	408e6c <__fxstatat@plt+0x5eac>
  4071a0:	mov	x4, x19
  4071a4:	mov	w3, w24
  4071a8:	mov	w2, w23
  4071ac:	mov	x1, x26
  4071b0:	mov	x0, x28
  4071b4:	bl	4058dc <__fxstatat@plt+0x291c>
  4071b8:	ands	w0, w0, #0xff
  4071bc:	b.eq	408bb0 <__fxstatat@plt+0x5bf0>  // b.none
  4071c0:	and	w0, w22, #0x3f
  4071c4:	str	w0, [x29, #192]
  4071c8:	and	w27, w23, #0xf000
  4071cc:	cmp	w27, #0x4, lsl #12
  4071d0:	b.ne	408eb8 <__fxstatat@plt+0x5ef8>  // b.any
  4071d4:	ldr	x0, [x29, #232]
  4071d8:	cbz	x0, 408c14 <__fxstatat@plt+0x5c54>
  4071dc:	ldr	x2, [x29, #696]
  4071e0:	ldr	x3, [x29, #688]
  4071e4:	b	4071f0 <__fxstatat@plt+0x4230>
  4071e8:	ldr	x0, [x0]
  4071ec:	cbz	x0, 408c14 <__fxstatat@plt+0x5c54>
  4071f0:	ldr	x1, [x0, #8]
  4071f4:	cmp	x1, x2
  4071f8:	b.ne	4071e8 <__fxstatat@plt+0x4228>  // b.any
  4071fc:	ldr	x1, [x0, #16]
  407200:	cmp	x1, x3
  407204:	b.ne	4071e8 <__fxstatat@plt+0x4228>  // b.any
  407208:	mov	w2, #0x5                   	// #5
  40720c:	adrp	x1, 414000 <__fxstatat@plt+0x11040>
  407210:	add	x1, x1, #0x608
  407214:	mov	x0, #0x0                   	// #0
  407218:	bl	402e70 <dcgettext@plt>
  40721c:	mov	x20, x0
  407220:	mov	x1, x28
  407224:	mov	w0, #0x4                   	// #4
  407228:	bl	40daf8 <__fxstatat@plt+0xab38>
  40722c:	mov	x3, x0
  407230:	mov	x2, x20
  407234:	mov	w1, #0x0                   	// #0
  407238:	mov	w0, #0x0                   	// #0
  40723c:	bl	402850 <error@plt>
  407240:	b	4076a8 <__fxstatat@plt+0x46e8>
  407244:	bl	402f10 <__errno_location@plt>
  407248:	ldr	w20, [x0]
  40724c:	mov	w2, #0x5                   	// #5
  407250:	adrp	x1, 414000 <__fxstatat@plt+0x11040>
  407254:	add	x1, x1, #0x310
  407258:	mov	x0, #0x0                   	// #0
  40725c:	bl	402e70 <dcgettext@plt>
  407260:	mov	x21, x0
  407264:	mov	x1, x26
  407268:	mov	w0, #0x4                   	// #4
  40726c:	bl	40daf8 <__fxstatat@plt+0xab38>
  407270:	mov	x3, x0
  407274:	mov	x2, x21
  407278:	mov	w1, w20
  40727c:	mov	w0, #0x0                   	// #0
  407280:	bl	402850 <error@plt>
  407284:	b	4076a8 <__fxstatat@plt+0x46e8>
  407288:	bl	402f10 <__errno_location@plt>
  40728c:	ldr	w20, [x0]
  407290:	mov	w2, #0x5                   	// #5
  407294:	adrp	x1, 413000 <__fxstatat@plt+0x10040>
  407298:	add	x1, x1, #0xf80
  40729c:	mov	x0, #0x0                   	// #0
  4072a0:	bl	402e70 <dcgettext@plt>
  4072a4:	mov	x21, x0
  4072a8:	mov	x1, x26
  4072ac:	mov	w0, #0x4                   	// #4
  4072b0:	bl	40daf8 <__fxstatat@plt+0xab38>
  4072b4:	mov	x3, x0
  4072b8:	mov	x2, x21
  4072bc:	mov	w1, w20
  4072c0:	mov	w0, #0x0                   	// #0
  4072c4:	bl	402850 <error@plt>
  4072c8:	b	4076a8 <__fxstatat@plt+0x46e8>
  4072cc:	orr	w1, w20, #0x1c0
  4072d0:	mov	x0, x26
  4072d4:	bl	402a10 <chmod@plt>
  4072d8:	str	w20, [x29, #168]
  4072dc:	mov	w1, #0x1                   	// #1
  4072e0:	str	w1, [x29, #184]
  4072e4:	cbz	w0, 408c84 <__fxstatat@plt+0x5cc4>
  4072e8:	bl	402f10 <__errno_location@plt>
  4072ec:	ldr	w20, [x0]
  4072f0:	mov	w2, #0x5                   	// #5
  4072f4:	adrp	x1, 411000 <__fxstatat@plt+0xe040>
  4072f8:	add	x1, x1, #0xd38
  4072fc:	mov	x0, #0x0                   	// #0
  407300:	bl	402e70 <dcgettext@plt>
  407304:	mov	x21, x0
  407308:	mov	x1, x26
  40730c:	mov	w0, #0x4                   	// #4
  407310:	bl	40daf8 <__fxstatat@plt+0xab38>
  407314:	mov	x3, x0
  407318:	mov	x2, x21
  40731c:	mov	w1, w20
  407320:	mov	w0, #0x0                   	// #0
  407324:	bl	402850 <error@plt>
  407328:	b	4076a8 <__fxstatat@plt+0x46e8>
  40732c:	ldr	x2, [x29, #560]
  407330:	ldr	x1, [x29, #568]
  407334:	mov	x0, x26
  407338:	bl	4095dc <__fxstatat@plt+0x661c>
  40733c:	mov	w0, #0x1                   	// #1
  407340:	ldr	x1, [x29, #224]
  407344:	strb	w0, [x1]
  407348:	b	408c90 <__fxstatat@plt+0x5cd0>
  40734c:	mov	x2, #0x0                   	// #0
  407350:	mov	x1, x26
  407354:	mov	x0, x28
  407358:	bl	405708 <__fxstatat@plt+0x2748>
  40735c:	b	407374 <__fxstatat@plt+0x43b4>
  407360:	ldr	x0, [x19, #32]
  407364:	str	w24, [x29, #184]
  407368:	str	wzr, [x29, #192]
  40736c:	tst	x0, #0xff000000ff00
  407370:	b.ne	4074c0 <__fxstatat@plt+0x4500>  // b.any
  407374:	ldr	x2, [x29, #216]
  407378:	cmp	x2, #0x0
  40737c:	cset	w1, ne  // ne = any
  407380:	ldrb	w0, [x19, #28]
  407384:	ands	w21, w1, w0
  407388:	b.ne	4074fc <__fxstatat@plt+0x453c>  // b.any
  40738c:	ldp	x0, x1, [x19]
  407390:	stp	x0, x1, [x29, #432]
  407394:	ldp	x0, x1, [x19, #16]
  407398:	stp	x0, x1, [x29, #448]
  40739c:	ldp	x0, x1, [x19, #32]
  4073a0:	stp	x0, x1, [x29, #464]
  4073a4:	ldp	x0, x1, [x19, #48]
  4073a8:	stp	x0, x1, [x29, #480]
  4073ac:	ldp	x0, x1, [x19, #64]
  4073b0:	stp	x0, x1, [x29, #496]
  4073b4:	mov	w1, #0x2                   	// #2
  4073b8:	mov	x0, x28
  4073bc:	bl	40e540 <__fxstatat@plt+0xb580>
  4073c0:	str	x0, [x29, #216]
  4073c4:	cbz	x0, 407510 <__fxstatat@plt+0x4550>
  4073c8:	ldr	w0, [x19, #4]
  4073cc:	cmp	w0, #0x3
  4073d0:	b.eq	407558 <__fxstatat@plt+0x4598>  // b.none
  4073d4:	ldr	x20, [x29, #216]
  4073d8:	ldrb	w0, [x20]
  4073dc:	mov	w22, #0x0                   	// #0
  4073e0:	mov	w21, #0x1                   	// #1
  4073e4:	cbz	w0, 407564 <__fxstatat@plt+0x45a4>
  4073e8:	str	w23, [x29, #208]
  4073ec:	str	w24, [x29, #232]
  4073f0:	str	x19, [x29, #200]
  4073f4:	str	w25, [x29, #176]
  4073f8:	ldr	x25, [x29, #224]
  4073fc:	ldr	x24, [x29, #816]
  407400:	mov	x2, #0x0                   	// #0
  407404:	mov	x1, x20
  407408:	mov	x0, x28
  40740c:	bl	40b024 <__fxstatat@plt+0x8064>
  407410:	mov	x19, x0
  407414:	mov	x2, #0x0                   	// #0
  407418:	mov	x1, x20
  40741c:	mov	x0, x26
  407420:	bl	40b024 <__fxstatat@plt+0x8064>
  407424:	mov	x23, x0
  407428:	ldrb	w0, [x25]
  40742c:	strb	w0, [x29, #304]
  407430:	str	xzr, [sp, #8]
  407434:	add	x0, x29, #0x100
  407438:	str	x0, [sp]
  40743c:	add	x7, x29, #0x130
  407440:	mov	w6, #0x0                   	// #0
  407444:	add	x5, x29, #0x1b0
  407448:	mov	x4, x27
  40744c:	add	x3, x29, #0x2b0
  407450:	ldrb	w2, [x29, #232]
  407454:	mov	x1, x23
  407458:	mov	x0, x19
  40745c:	bl	405d78 <__fxstatat@plt+0x2db8>
  407460:	and	w21, w21, w0
  407464:	ldrb	w0, [x24]
  407468:	ldrb	w1, [x29, #256]
  40746c:	orr	w0, w0, w1
  407470:	strb	w0, [x24]
  407474:	mov	x0, x23
  407478:	bl	402ce0 <free@plt>
  40747c:	mov	x0, x19
  407480:	bl	402ce0 <free@plt>
  407484:	ldrb	w0, [x29, #256]
  407488:	cbnz	w0, 407570 <__fxstatat@plt+0x45b0>
  40748c:	ldrb	w0, [x29, #304]
  407490:	orr	w22, w0, w22
  407494:	mov	x0, x20
  407498:	bl	402820 <strlen@plt>
  40749c:	add	x0, x0, #0x1
  4074a0:	add	x20, x20, x0
  4074a4:	ldrb	w0, [x20]
  4074a8:	cbnz	w0, 407400 <__fxstatat@plt+0x4440>
  4074ac:	ldr	w23, [x29, #208]
  4074b0:	ldr	w24, [x29, #232]
  4074b4:	ldr	x19, [x29, #200]
  4074b8:	ldr	w25, [x29, #176]
  4074bc:	b	407580 <__fxstatat@plt+0x45c0>
  4074c0:	mov	x3, x19
  4074c4:	mov	w2, #0x0                   	// #0
  4074c8:	ldrb	w1, [x19, #37]
  4074cc:	mov	x0, x26
  4074d0:	bl	4059a4 <__fxstatat@plt+0x29e4>
  4074d4:	and	w0, w0, #0xff
  4074d8:	cbnz	w0, 4074f0 <__fxstatat@plt+0x4530>
  4074dc:	ldrb	w0, [x19, #38]
  4074e0:	str	w0, [x29, #184]
  4074e4:	cbnz	w0, 4076a8 <__fxstatat@plt+0x46e8>
  4074e8:	str	wzr, [x29, #192]
  4074ec:	b	407374 <__fxstatat@plt+0x43b4>
  4074f0:	str	w24, [x29, #184]
  4074f4:	str	wzr, [x29, #192]
  4074f8:	b	407374 <__fxstatat@plt+0x43b4>
  4074fc:	ldr	x1, [x2]
  407500:	ldr	x0, [x29, #688]
  407504:	cmp	x1, x0
  407508:	b.ne	407590 <__fxstatat@plt+0x45d0>  // b.any
  40750c:	b	40738c <__fxstatat@plt+0x43cc>
  407510:	bl	402f10 <__errno_location@plt>
  407514:	ldr	w20, [x0]
  407518:	mov	w2, #0x5                   	// #5
  40751c:	adrp	x1, 414000 <__fxstatat@plt+0x11040>
  407520:	add	x1, x1, #0x348
  407524:	mov	x0, #0x0                   	// #0
  407528:	bl	402e70 <dcgettext@plt>
  40752c:	mov	x21, x0
  407530:	mov	x1, x28
  407534:	mov	w0, #0x4                   	// #4
  407538:	bl	40daf8 <__fxstatat@plt+0xab38>
  40753c:	mov	x3, x0
  407540:	mov	x2, x21
  407544:	mov	w1, w20
  407548:	mov	w0, #0x0                   	// #0
  40754c:	bl	402850 <error@plt>
  407550:	mov	w21, #0x0                   	// #0
  407554:	b	407590 <__fxstatat@plt+0x45d0>
  407558:	mov	w0, #0x2                   	// #2
  40755c:	str	w0, [x29, #436]
  407560:	b	4073d4 <__fxstatat@plt+0x4414>
  407564:	mov	w22, #0x0                   	// #0
  407568:	mov	w21, #0x1                   	// #1
  40756c:	b	407580 <__fxstatat@plt+0x45c0>
  407570:	ldr	w23, [x29, #208]
  407574:	ldr	w24, [x29, #232]
  407578:	ldr	x19, [x29, #200]
  40757c:	ldr	w25, [x29, #176]
  407580:	ldr	x0, [x29, #216]
  407584:	bl	402ce0 <free@plt>
  407588:	ldr	x0, [x29, #224]
  40758c:	strb	w22, [x0]
  407590:	cbz	w25, 408c00 <__fxstatat@plt+0x5c40>
  407594:	mov	w22, w24
  407598:	mov	w24, w21
  40759c:	ldr	w25, [x29, #184]
  4075a0:	mov	w20, #0x0                   	// #0
  4075a4:	mov	w21, #0x0                   	// #0
  4075a8:	mov	w27, #0x4000                	// #16384
  4075ac:	b	408974 <__fxstatat@plt+0x59b4>
  4075b0:	add	x2, x29, #0x130
  4075b4:	adrp	x1, 414000 <__fxstatat@plt+0x11040>
  4075b8:	add	x1, x1, #0x360
  4075bc:	mov	w0, #0x0                   	// #0
  4075c0:	bl	402f30 <__xstat@plt>
  4075c4:	cbnz	w0, 408eec <__fxstatat@plt+0x5f2c>
  4075c8:	add	x2, x29, #0x1b0
  4075cc:	mov	x1, x21
  4075d0:	bl	402f30 <__xstat@plt>
  4075d4:	cbnz	w0, 408eec <__fxstatat@plt+0x5f2c>
  4075d8:	ldr	x1, [x29, #312]
  4075dc:	ldr	x0, [x29, #440]
  4075e0:	cmp	x1, x0
  4075e4:	b.eq	4075f4 <__fxstatat@plt+0x4634>  // b.none
  4075e8:	mov	x0, x21
  4075ec:	bl	402ce0 <free@plt>
  4075f0:	b	407614 <__fxstatat@plt+0x4654>
  4075f4:	ldr	x22, [x29, #304]
  4075f8:	ldr	x0, [x29, #432]
  4075fc:	str	x0, [x29, #232]
  407600:	mov	x0, x21
  407604:	bl	402ce0 <free@plt>
  407608:	ldr	x0, [x29, #232]
  40760c:	cmp	x22, x0
  407610:	b.eq	408ef4 <__fxstatat@plt+0x5f34>  // b.none
  407614:	mov	w2, #0x5                   	// #5
  407618:	adrp	x1, 414000 <__fxstatat@plt+0x11040>
  40761c:	add	x1, x1, #0x368
  407620:	mov	x0, #0x0                   	// #0
  407624:	bl	402e70 <dcgettext@plt>
  407628:	mov	x20, x0
  40762c:	mov	x2, x26
  407630:	mov	w1, #0x3                   	// #3
  407634:	mov	w0, #0x0                   	// #0
  407638:	bl	40dbf8 <__fxstatat@plt+0xac38>
  40763c:	mov	x3, x0
  407640:	mov	x2, x20
  407644:	mov	w1, #0x0                   	// #0
  407648:	mov	w0, #0x0                   	// #0
  40764c:	bl	402850 <error@plt>
  407650:	b	4076a8 <__fxstatat@plt+0x46e8>
  407654:	mov	w2, #0x5                   	// #5
  407658:	adrp	x1, 414000 <__fxstatat@plt+0x11040>
  40765c:	add	x1, x1, #0x3a8
  407660:	mov	x0, #0x0                   	// #0
  407664:	bl	402e70 <dcgettext@plt>
  407668:	mov	x20, x0
  40766c:	mov	x2, x26
  407670:	mov	w1, #0x4                   	// #4
  407674:	mov	w0, #0x0                   	// #0
  407678:	bl	40da6c <__fxstatat@plt+0xaaac>
  40767c:	mov	x21, x0
  407680:	mov	x2, x28
  407684:	mov	w1, #0x4                   	// #4
  407688:	mov	w0, #0x1                   	// #1
  40768c:	bl	40da6c <__fxstatat@plt+0xaaac>
  407690:	mov	x4, x0
  407694:	mov	x3, x21
  407698:	mov	x2, x20
  40769c:	mov	w1, w22
  4076a0:	mov	w0, #0x0                   	// #0
  4076a4:	bl	402850 <error@plt>
  4076a8:	ldrb	w0, [x19, #37]
  4076ac:	cbnz	w0, 40913c <__fxstatat@plt+0x617c>
  4076b0:	ldr	x0, [x29, #200]
  4076b4:	cbz	x0, 408b4c <__fxstatat@plt+0x5b8c>
  4076b8:	mov	w24, #0x0                   	// #0
  4076bc:	ldr	x0, [x29, #208]
  4076c0:	cbz	x0, 405fa8 <__fxstatat@plt+0x2fe8>
  4076c4:	mov	x1, x26
  4076c8:	bl	402d90 <rename@plt>
  4076cc:	cbnz	w0, 408b5c <__fxstatat@plt+0x5b9c>
  4076d0:	ldrb	w24, [x19, #46]
  4076d4:	cbz	w24, 405fa8 <__fxstatat@plt+0x2fe8>
  4076d8:	mov	w2, #0x5                   	// #5
  4076dc:	adrp	x1, 414000 <__fxstatat@plt+0x11040>
  4076e0:	add	x1, x1, #0x5f0
  4076e4:	mov	x0, #0x0                   	// #0
  4076e8:	bl	402e70 <dcgettext@plt>
  4076ec:	mov	x19, x0
  4076f0:	ldr	x2, [x29, #208]
  4076f4:	mov	w1, #0x4                   	// #4
  4076f8:	mov	w0, #0x0                   	// #0
  4076fc:	bl	40da6c <__fxstatat@plt+0xaaac>
  407700:	mov	x20, x0
  407704:	mov	x2, x26
  407708:	mov	w1, #0x4                   	// #4
  40770c:	mov	w0, #0x1                   	// #1
  407710:	bl	40da6c <__fxstatat@plt+0xaaac>
  407714:	mov	x3, x0
  407718:	mov	x2, x20
  40771c:	mov	x1, x19
  407720:	mov	w0, #0x1                   	// #1
  407724:	bl	402a90 <__printf_chk@plt>
  407728:	mov	w24, #0x0                   	// #0
  40772c:	b	405fa8 <__fxstatat@plt+0x2fe8>
  407730:	ldrb	w0, [x19, #23]
  407734:	str	w0, [x29, #232]
  407738:	cbz	w0, 407778 <__fxstatat@plt+0x47b8>
  40773c:	ldrb	w0, [x19, #22]
  407740:	mov	w2, #0x1                   	// #1
  407744:	cbnz	w0, 407754 <__fxstatat@plt+0x4794>
  407748:	ldr	w0, [x19, #8]
  40774c:	cmp	w0, #0x3
  407750:	cset	w2, eq  // eq = none
  407754:	mov	w4, w21
  407758:	mov	w3, #0x0                   	// #0
  40775c:	mov	x1, x26
  407760:	mov	x0, x28
  407764:	bl	4057d8 <__fxstatat@plt+0x2818>
  407768:	and	w0, w0, #0xff
  40776c:	mov	w21, w20
  407770:	cbnz	w0, 408f1c <__fxstatat@plt+0x5f5c>
  407774:	b	4076a8 <__fxstatat@plt+0x46e8>
  407778:	cmp	w27, #0x8, lsl #12
  40777c:	b.eq	407810 <__fxstatat@plt+0x4850>  // b.none
  407780:	cmp	w27, #0xa, lsl #12
  407784:	cset	w21, ne  // ne = any
  407788:	ldrb	w0, [x19, #20]
  40778c:	ands	w21, w21, w0
  407790:	b.ne	407810 <__fxstatat@plt+0x4850>  // b.any
  407794:	cmp	w27, #0x1, lsl #12
  407798:	b.eq	408700 <__fxstatat@plt+0x5740>  // b.none
  40779c:	and	w0, w27, #0xffffbfff
  4077a0:	cmp	w0, #0x2, lsl #12
  4077a4:	mov	w0, #0xc000                	// #49152
  4077a8:	ccmp	w27, w0, #0x4, ne  // ne = any
  4077ac:	b.ne	408774 <__fxstatat@plt+0x57b4>  // b.any
  4077b0:	ldr	x2, [x29, #720]
  4077b4:	ldr	w0, [x29, #192]
  4077b8:	bic	w1, w23, w0
  4077bc:	mov	x0, x26
  4077c0:	bl	410454 <__fxstatat@plt+0xd494>
  4077c4:	mov	w20, w21
  4077c8:	cbz	w0, 408f1c <__fxstatat@plt+0x5f5c>
  4077cc:	bl	402f10 <__errno_location@plt>
  4077d0:	ldr	w20, [x0]
  4077d4:	mov	w2, #0x5                   	// #5
  4077d8:	adrp	x1, 414000 <__fxstatat@plt+0x11040>
  4077dc:	add	x1, x1, #0x558
  4077e0:	mov	x0, #0x0                   	// #0
  4077e4:	bl	402e70 <dcgettext@plt>
  4077e8:	mov	x21, x0
  4077ec:	mov	x1, x26
  4077f0:	mov	w0, #0x4                   	// #4
  4077f4:	bl	40daf8 <__fxstatat@plt+0xab38>
  4077f8:	mov	x3, x0
  4077fc:	mov	x2, x21
  407800:	mov	w1, w20
  407804:	mov	w0, #0x0                   	// #0
  407808:	bl	402850 <error@plt>
  40780c:	b	4076a8 <__fxstatat@plt+0x46e8>
  407810:	ldr	w0, [x29, #704]
  407814:	str	w0, [x29, #172]
  407818:	ldrb	w0, [x19, #35]
  40781c:	str	w0, [x29, #184]
  407820:	ldr	w0, [x19, #4]
  407824:	cmp	w0, #0x2
  407828:	cset	w1, eq  // eq = none
  40782c:	lsl	w1, w1, #15
  407830:	mov	x0, x28
  407834:	bl	40ad9c <__fxstatat@plt+0x7ddc>
  407838:	str	w0, [x29, #224]
  40783c:	tbnz	w0, #31, 407908 <__fxstatat@plt+0x4948>
  407840:	add	x2, x29, #0x130
  407844:	ldr	w1, [x29, #224]
  407848:	mov	w0, #0x0                   	// #0
  40784c:	bl	402e60 <__fxstat@plt>
  407850:	cbnz	w0, 40794c <__fxstatat@plt+0x498c>
  407854:	ldr	x1, [x29, #696]
  407858:	ldr	x0, [x29, #312]
  40785c:	cmp	x1, x0
  407860:	b.ne	407874 <__fxstatat@plt+0x48b4>  // b.any
  407864:	ldr	x1, [x29, #688]
  407868:	ldr	x0, [x29, #304]
  40786c:	cmp	x1, x0
  407870:	b.eq	407994 <__fxstatat@plt+0x49d4>  // b.none
  407874:	mov	w2, #0x5                   	// #5
  407878:	adrp	x1, 414000 <__fxstatat@plt+0x11040>
  40787c:	add	x1, x1, #0x400
  407880:	mov	x0, #0x0                   	// #0
  407884:	bl	402e70 <dcgettext@plt>
  407888:	mov	x20, x0
  40788c:	mov	x1, x28
  407890:	mov	w0, #0x4                   	// #4
  407894:	bl	40daf8 <__fxstatat@plt+0xab38>
  407898:	mov	x3, x0
  40789c:	mov	x2, x20
  4078a0:	mov	w1, #0x0                   	// #0
  4078a4:	mov	w0, #0x0                   	// #0
  4078a8:	bl	402850 <error@plt>
  4078ac:	str	xzr, [x29, #216]
  4078b0:	ldr	w0, [x29, #224]
  4078b4:	bl	402b70 <close@plt>
  4078b8:	tbz	w0, #31, 4092e4 <__fxstatat@plt+0x6324>
  4078bc:	bl	402f10 <__errno_location@plt>
  4078c0:	ldr	w20, [x0]
  4078c4:	mov	w2, #0x5                   	// #5
  4078c8:	adrp	x1, 414000 <__fxstatat@plt+0x11040>
  4078cc:	add	x1, x1, #0x528
  4078d0:	mov	x0, #0x0                   	// #0
  4078d4:	bl	402e70 <dcgettext@plt>
  4078d8:	mov	x21, x0
  4078dc:	mov	x1, x28
  4078e0:	mov	w0, #0x4                   	// #4
  4078e4:	bl	40daf8 <__fxstatat@plt+0xab38>
  4078e8:	mov	x3, x0
  4078ec:	mov	x2, x21
  4078f0:	mov	w1, w20
  4078f4:	mov	w0, #0x0                   	// #0
  4078f8:	bl	402850 <error@plt>
  4078fc:	ldr	x0, [x29, #216]
  407900:	bl	402ce0 <free@plt>
  407904:	b	4076a8 <__fxstatat@plt+0x46e8>
  407908:	bl	402f10 <__errno_location@plt>
  40790c:	ldr	w20, [x0]
  407910:	mov	w2, #0x5                   	// #5
  407914:	adrp	x1, 414000 <__fxstatat@plt+0x11040>
  407918:	add	x1, x1, #0x3d0
  40791c:	mov	x0, #0x0                   	// #0
  407920:	bl	402e70 <dcgettext@plt>
  407924:	mov	x21, x0
  407928:	mov	x1, x28
  40792c:	mov	w0, #0x4                   	// #4
  407930:	bl	40daf8 <__fxstatat@plt+0xab38>
  407934:	mov	x3, x0
  407938:	mov	x2, x21
  40793c:	mov	w1, w20
  407940:	mov	w0, #0x0                   	// #0
  407944:	bl	402850 <error@plt>
  407948:	b	4076a8 <__fxstatat@plt+0x46e8>
  40794c:	bl	402f10 <__errno_location@plt>
  407950:	ldr	w20, [x0]
  407954:	mov	w2, #0x5                   	// #5
  407958:	adrp	x1, 414000 <__fxstatat@plt+0x11040>
  40795c:	add	x1, x1, #0x3f0
  407960:	mov	x0, #0x0                   	// #0
  407964:	bl	402e70 <dcgettext@plt>
  407968:	mov	x21, x0
  40796c:	mov	x1, x28
  407970:	mov	w0, #0x4                   	// #4
  407974:	bl	40daf8 <__fxstatat@plt+0xab38>
  407978:	mov	x3, x0
  40797c:	mov	x2, x21
  407980:	mov	w1, w20
  407984:	mov	w0, #0x0                   	// #0
  407988:	bl	402850 <error@plt>
  40798c:	str	xzr, [x29, #216]
  407990:	b	4078b0 <__fxstatat@plt+0x48f0>
  407994:	and	w0, w22, #0x1ff
  407998:	str	w0, [x29, #148]
  40799c:	cbnz	w24, 407c3c <__fxstatat@plt+0x4c7c>
  4079a0:	ldrb	w0, [x19, #35]
  4079a4:	cmp	w0, #0x0
  4079a8:	mov	w1, #0x201                 	// #513
  4079ac:	csinc	w1, w1, wzr, ne  // ne = any
  4079b0:	mov	x0, x26
  4079b4:	bl	40ad9c <__fxstatat@plt+0x7ddc>
  4079b8:	mov	w22, w0
  4079bc:	bl	402f10 <__errno_location@plt>
  4079c0:	mov	x21, x0
  4079c4:	ldr	w20, [x0]
  4079c8:	ldr	x0, [x19, #32]
  4079cc:	tst	x0, #0xff000000ff00
  4079d0:	ccmp	w22, #0x0, #0x1, ne  // ne = any
  4079d4:	b.ge	407b8c <__fxstatat@plt+0x4bcc>  // b.tcont
  4079d8:	tbnz	w22, #31, 407bbc <__fxstatat@plt+0x4bfc>
  4079dc:	str	wzr, [x29, #144]
  4079e0:	add	x2, x29, #0x1b0
  4079e4:	mov	w1, w22
  4079e8:	mov	w0, #0x0                   	// #0
  4079ec:	bl	402e60 <__fxstat@plt>
  4079f0:	cbnz	w0, 407df8 <__fxstatat@plt+0x4e38>
  4079f4:	ldr	w0, [x29, #184]
  4079f8:	cbz	w0, 408400 <__fxstatat@plt+0x5440>
  4079fc:	ldr	w0, [x19, #56]
  407a00:	cbnz	w0, 407e6c <__fxstatat@plt+0x4eac>
  407a04:	bl	402b30 <getpagesize@plt>
  407a08:	sxtw	x21, w0
  407a0c:	ldr	w0, [x29, #488]
  407a10:	mov	w1, #0x1ffff               	// #131071
  407a14:	cmp	w0, w1
  407a18:	b.le	407ef8 <__fxstatat@plt+0x4f38>
  407a1c:	sxtw	x1, w0
  407a20:	str	x1, [x29, #176]
  407a24:	sxtw	x0, w0
  407a28:	str	x0, [x29, #160]
  407a2c:	mov	w3, #0x2                   	// #2
  407a30:	mov	x2, #0x0                   	// #0
  407a34:	mov	x1, #0x0                   	// #0
  407a38:	ldr	w0, [x29, #224]
  407a3c:	bl	40ad50 <__fxstatat@plt+0x7d90>
  407a40:	ldr	w0, [x29, #320]
  407a44:	and	w20, w0, #0xf000
  407a48:	cmp	w20, #0x8, lsl #12
  407a4c:	b.eq	407f1c <__fxstatat@plt+0x4f5c>  // b.none
  407a50:	ldr	w0, [x29, #448]
  407a54:	and	w0, w0, #0xf000
  407a58:	cmp	w0, #0x8, lsl #12
  407a5c:	b.eq	408d8c <__fxstatat@plt+0x5dcc>  // b.none
  407a60:	mov	x0, #0x7fffffffffffffff    	// #9223372036854775807
  407a64:	sub	x2, x0, x21
  407a68:	str	x2, [x29, #216]
  407a6c:	ldr	w0, [x29, #360]
  407a70:	cmp	w0, #0x20, lsl #12
  407a74:	mov	w1, #0x20000               	// #131072
  407a78:	csel	w0, w0, w1, ge  // ge = tcont
  407a7c:	ldr	x1, [x29, #176]
  407a80:	sxtw	x0, w0
  407a84:	bl	40a938 <__fxstatat@plt+0x7978>
  407a88:	ldr	w20, [x29, #232]
  407a8c:	sub	x1, x0, #0x1
  407a90:	ldr	x2, [x29, #176]
  407a94:	add	x1, x1, x2
  407a98:	udiv	x2, x1, x0
  407a9c:	msub	x2, x2, x0, x1
  407aa0:	subs	x1, x1, x2
  407aa4:	ldr	x2, [x29, #216]
  407aa8:	ccmp	x2, x1, #0x0, ne  // ne = any
  407aac:	csel	x0, x1, x0, cs  // cs = hs, nlast
  407ab0:	str	x0, [x29, #176]
  407ab4:	add	x0, x21, x0
  407ab8:	bl	40fd38 <__fxstatat@plt+0xcd78>
  407abc:	mov	x1, x0
  407ac0:	str	x0, [x29, #216]
  407ac4:	sub	x0, x21, #0x1
  407ac8:	add	x0, x1, x0
  407acc:	udiv	x1, x0, x21
  407ad0:	msub	x1, x1, x21, x0
  407ad4:	sub	x0, x0, x1
  407ad8:	str	x0, [x29, #152]
  407adc:	cbnz	w20, 408d74 <__fxstatat@plt+0x5db4>
  407ae0:	str	xzr, [x29, #160]
  407ae4:	ldr	w0, [x19, #12]
  407ae8:	cmp	w0, #0x3
  407aec:	add	x0, x29, #0xf8
  407af0:	str	x0, [sp, #16]
  407af4:	add	x0, x29, #0x100
  407af8:	str	x0, [sp, #8]
  407afc:	mov	x0, #0xffffffffffffffff    	// #-1
  407b00:	str	x0, [sp]
  407b04:	mov	x7, x26
  407b08:	mov	x6, x28
  407b0c:	cset	w5, eq  // eq = none
  407b10:	ldr	x4, [x29, #160]
  407b14:	ldr	x3, [x29, #176]
  407b18:	ldr	x2, [x29, #152]
  407b1c:	mov	w1, w22
  407b20:	ldr	w0, [x29, #224]
  407b24:	bl	40502c <__fxstatat@plt+0x206c>
  407b28:	and	w0, w0, #0xff
  407b2c:	cbz	w0, 408208 <__fxstatat@plt+0x5248>
  407b30:	ldrb	w0, [x29, #248]
  407b34:	cbz	w0, 408404 <__fxstatat@plt+0x5444>
  407b38:	ldr	x1, [x29, #256]
  407b3c:	mov	w0, w22
  407b40:	bl	402ea0 <ftruncate@plt>
  407b44:	tbz	w0, #31, 408404 <__fxstatat@plt+0x5444>
  407b48:	bl	402f10 <__errno_location@plt>
  407b4c:	ldr	w20, [x0]
  407b50:	mov	w2, #0x5                   	// #5
  407b54:	adrp	x1, 414000 <__fxstatat@plt+0x11040>
  407b58:	add	x1, x1, #0x4d8
  407b5c:	mov	x0, #0x0                   	// #0
  407b60:	bl	402e70 <dcgettext@plt>
  407b64:	mov	x21, x0
  407b68:	mov	x1, x26
  407b6c:	mov	w0, #0x4                   	// #4
  407b70:	bl	40daf8 <__fxstatat@plt+0xab38>
  407b74:	mov	x3, x0
  407b78:	mov	x2, x21
  407b7c:	mov	w1, w20
  407b80:	mov	w0, #0x0                   	// #0
  407b84:	bl	402850 <error@plt>
  407b88:	b	408208 <__fxstatat@plt+0x5248>
  407b8c:	mov	x3, x19
  407b90:	mov	w2, #0x0                   	// #0
  407b94:	ldrb	w1, [x19, #37]
  407b98:	mov	x0, x26
  407b9c:	bl	4059a4 <__fxstatat@plt+0x29e4>
  407ba0:	ands	w21, w0, #0xff
  407ba4:	b.ne	4079dc <__fxstatat@plt+0x4a1c>  // b.any
  407ba8:	ldrb	w0, [x19, #38]
  407bac:	cbz	w0, 4079dc <__fxstatat@plt+0x4a1c>
  407bb0:	mov	w24, w21
  407bb4:	str	xzr, [x29, #216]
  407bb8:	b	407e40 <__fxstatat@plt+0x4e80>
  407bbc:	ldrb	w24, [x19, #22]
  407bc0:	cbnz	w24, 407c20 <__fxstatat@plt+0x4c60>
  407bc4:	str	wzr, [x29, #144]
  407bc8:	cmp	w24, #0x0
  407bcc:	ccmp	w20, #0x2, #0x0, eq  // eq = none
  407bd0:	b.ne	407be0 <__fxstatat@plt+0x4c20>  // b.any
  407bd4:	ldrb	w0, [x19, #24]
  407bd8:	cbz	w0, 407c44 <__fxstatat@plt+0x4c84>
  407bdc:	mov	w20, #0x2                   	// #2
  407be0:	mov	w2, #0x5                   	// #5
  407be4:	adrp	x1, 414000 <__fxstatat@plt+0x11040>
  407be8:	add	x1, x1, #0x460
  407bec:	mov	x0, #0x0                   	// #0
  407bf0:	bl	402e70 <dcgettext@plt>
  407bf4:	mov	x21, x0
  407bf8:	mov	x1, x26
  407bfc:	mov	w0, #0x4                   	// #4
  407c00:	bl	40daf8 <__fxstatat@plt+0xab38>
  407c04:	mov	x3, x0
  407c08:	mov	x2, x21
  407c0c:	mov	w1, w20
  407c10:	mov	w0, #0x0                   	// #0
  407c14:	bl	402850 <error@plt>
  407c18:	str	xzr, [x29, #216]
  407c1c:	b	4078b0 <__fxstatat@plt+0x48f0>
  407c20:	mov	x0, x26
  407c24:	bl	402f50 <unlink@plt>
  407c28:	cbnz	w0, 407c8c <__fxstatat@plt+0x4ccc>
  407c2c:	ldrb	w0, [x19, #46]
  407c30:	cbnz	w0, 407cd0 <__fxstatat@plt+0x4d10>
  407c34:	ldrb	w0, [x19, #33]
  407c38:	cbnz	w0, 407d08 <__fxstatat@plt+0x4d48>
  407c3c:	ldr	w0, [x29, #192]
  407c40:	str	w0, [x29, #144]
  407c44:	ldr	w0, [x29, #144]
  407c48:	ldr	w1, [x29, #148]
  407c4c:	bic	w24, w1, w0
  407c50:	mov	w2, w24
  407c54:	mov	w1, #0xc1                  	// #193
  407c58:	mov	x0, x26
  407c5c:	bl	40ad9c <__fxstatat@plt+0x7ddc>
  407c60:	mov	w22, w0
  407c64:	bl	402f10 <__errno_location@plt>
  407c68:	mov	x21, x0
  407c6c:	ldr	w20, [x0]
  407c70:	cmp	w22, #0x0
  407c74:	ccmp	w20, #0x11, #0x0, lt  // lt = tstop
  407c78:	b.ne	407dc0 <__fxstatat@plt+0x4e00>  // b.any
  407c7c:	ldrb	w0, [x19, #24]
  407c80:	cbz	w0, 407d30 <__fxstatat@plt+0x4d70>
  407c84:	mov	w20, #0x11                  	// #17
  407c88:	b	407be0 <__fxstatat@plt+0x4c20>
  407c8c:	ldr	w20, [x21]
  407c90:	mov	w2, #0x5                   	// #5
  407c94:	adrp	x1, 414000 <__fxstatat@plt+0x11040>
  407c98:	add	x1, x1, #0x188
  407c9c:	mov	x0, #0x0                   	// #0
  407ca0:	bl	402e70 <dcgettext@plt>
  407ca4:	mov	x21, x0
  407ca8:	mov	x1, x26
  407cac:	mov	w0, #0x4                   	// #4
  407cb0:	bl	40daf8 <__fxstatat@plt+0xab38>
  407cb4:	mov	x3, x0
  407cb8:	mov	x2, x21
  407cbc:	mov	w1, w20
  407cc0:	mov	w0, #0x0                   	// #0
  407cc4:	bl	402850 <error@plt>
  407cc8:	str	xzr, [x29, #216]
  407ccc:	b	4078b0 <__fxstatat@plt+0x48f0>
  407cd0:	mov	w2, #0x5                   	// #5
  407cd4:	adrp	x1, 413000 <__fxstatat@plt+0x10040>
  407cd8:	add	x1, x1, #0xef8
  407cdc:	mov	x0, #0x0                   	// #0
  407ce0:	bl	402e70 <dcgettext@plt>
  407ce4:	mov	x20, x0
  407ce8:	mov	x1, x26
  407cec:	mov	w0, #0x4                   	// #4
  407cf0:	bl	40daf8 <__fxstatat@plt+0xab38>
  407cf4:	mov	x2, x0
  407cf8:	mov	x1, x20
  407cfc:	mov	w0, #0x1                   	// #1
  407d00:	bl	402a90 <__printf_chk@plt>
  407d04:	b	407c34 <__fxstatat@plt+0x4c74>
  407d08:	mov	x4, x19
  407d0c:	mov	w3, #0x1                   	// #1
  407d10:	ldr	w2, [x29, #148]
  407d14:	mov	x1, x26
  407d18:	mov	x0, x28
  407d1c:	bl	4058dc <__fxstatat@plt+0x291c>
  407d20:	and	w0, w0, #0xff
  407d24:	cbnz	w0, 407c3c <__fxstatat@plt+0x4c7c>
  407d28:	str	xzr, [x29, #216]
  407d2c:	b	4078b0 <__fxstatat@plt+0x48f0>
  407d30:	add	x2, x29, #0x1b0
  407d34:	mov	x1, x26
  407d38:	bl	402e30 <__lxstat@plt>
  407d3c:	cbnz	w0, 407dbc <__fxstatat@plt+0x4dfc>
  407d40:	ldr	w0, [x29, #448]
  407d44:	and	w0, w0, #0xf000
  407d48:	cmp	w0, #0xa, lsl #12
  407d4c:	b.eq	407d58 <__fxstatat@plt+0x4d98>  // b.none
  407d50:	mov	w20, #0x11                  	// #17
  407d54:	b	407dc0 <__fxstatat@plt+0x4e00>
  407d58:	ldrb	w0, [x19, #48]
  407d5c:	cbz	w0, 407d7c <__fxstatat@plt+0x4dbc>
  407d60:	mov	w2, w24
  407d64:	mov	w1, #0x41                  	// #65
  407d68:	mov	x0, x26
  407d6c:	bl	40ad9c <__fxstatat@plt+0x7ddc>
  407d70:	mov	w22, w0
  407d74:	ldr	w20, [x21]
  407d78:	b	407dc0 <__fxstatat@plt+0x4e00>
  407d7c:	mov	w2, #0x5                   	// #5
  407d80:	adrp	x1, 414000 <__fxstatat@plt+0x11040>
  407d84:	add	x1, x1, #0x438
  407d88:	mov	x0, #0x0                   	// #0
  407d8c:	bl	402e70 <dcgettext@plt>
  407d90:	mov	x20, x0
  407d94:	mov	x1, x26
  407d98:	mov	w0, #0x4                   	// #4
  407d9c:	bl	40daf8 <__fxstatat@plt+0xab38>
  407da0:	mov	x3, x0
  407da4:	mov	x2, x20
  407da8:	mov	w1, #0x0                   	// #0
  407dac:	mov	w0, #0x0                   	// #0
  407db0:	bl	402850 <error@plt>
  407db4:	str	xzr, [x29, #216]
  407db8:	b	4078b0 <__fxstatat@plt+0x48f0>
  407dbc:	mov	w20, #0x11                  	// #17
  407dc0:	cmp	w20, #0x15
  407dc4:	cset	w0, eq  // eq = none
  407dc8:	ands	w24, w0, w22, lsr #31
  407dcc:	b.eq	408dd8 <__fxstatat@plt+0x5e18>  // b.none
  407dd0:	ldrb	w0, [x26]
  407dd4:	cbz	w0, 408dd0 <__fxstatat@plt+0x5e10>
  407dd8:	mov	x0, x26
  407ddc:	bl	402820 <strlen@plt>
  407de0:	add	x0, x26, x0
  407de4:	ldurb	w0, [x0, #-1]
  407de8:	cmp	w0, #0x2f
  407dec:	cset	w0, ne  // ne = any
  407df0:	add	w20, w0, #0x14
  407df4:	b	407bc8 <__fxstatat@plt+0x4c08>
  407df8:	bl	402f10 <__errno_location@plt>
  407dfc:	ldr	w20, [x0]
  407e00:	mov	w2, #0x5                   	// #5
  407e04:	adrp	x1, 414000 <__fxstatat@plt+0x11040>
  407e08:	add	x1, x1, #0x3f0
  407e0c:	mov	x0, #0x0                   	// #0
  407e10:	bl	402e70 <dcgettext@plt>
  407e14:	mov	x21, x0
  407e18:	mov	x1, x26
  407e1c:	mov	w0, #0x4                   	// #4
  407e20:	bl	40daf8 <__fxstatat@plt+0xab38>
  407e24:	mov	x3, x0
  407e28:	mov	x2, x21
  407e2c:	mov	w1, w20
  407e30:	mov	w0, #0x0                   	// #0
  407e34:	bl	402850 <error@plt>
  407e38:	ldr	w21, [x29, #232]
  407e3c:	str	xzr, [x29, #216]
  407e40:	mov	w0, w22
  407e44:	bl	402b70 <close@plt>
  407e48:	tbnz	w0, #31, 4086bc <__fxstatat@plt+0x56fc>
  407e4c:	ldr	w0, [x29, #224]
  407e50:	bl	402b70 <close@plt>
  407e54:	tbnz	w0, #31, 4078bc <__fxstatat@plt+0x48fc>
  407e58:	ldr	x0, [x29, #216]
  407e5c:	bl	402ce0 <free@plt>
  407e60:	ldr	w20, [x29, #232]
  407e64:	cbnz	w21, 408f1c <__fxstatat@plt+0x5f5c>
  407e68:	b	4076a8 <__fxstatat@plt+0x46e8>
  407e6c:	ldr	w2, [x29, #224]
  407e70:	mov	x1, #0x9409                	// #37897
  407e74:	movk	x1, #0x4004, lsl #16
  407e78:	mov	w0, w22
  407e7c:	bl	402f90 <ioctl@plt>
  407e80:	cbz	w0, 40845c <__fxstatat@plt+0x549c>
  407e84:	ldr	w0, [x19, #56]
  407e88:	cmp	w0, #0x2
  407e8c:	b.ne	407a04 <__fxstatat@plt+0x4a44>  // b.any
  407e90:	bl	402f10 <__errno_location@plt>
  407e94:	ldr	w20, [x0]
  407e98:	mov	w2, #0x5                   	// #5
  407e9c:	adrp	x1, 414000 <__fxstatat@plt+0x11040>
  407ea0:	add	x1, x1, #0x480
  407ea4:	mov	x0, #0x0                   	// #0
  407ea8:	bl	402e70 <dcgettext@plt>
  407eac:	str	x0, [x29, #216]
  407eb0:	mov	x2, x26
  407eb4:	mov	w1, #0x4                   	// #4
  407eb8:	mov	w0, #0x0                   	// #0
  407ebc:	bl	40da6c <__fxstatat@plt+0xaaac>
  407ec0:	mov	x21, x0
  407ec4:	mov	x2, x28
  407ec8:	mov	w1, #0x4                   	// #4
  407ecc:	mov	w0, #0x1                   	// #1
  407ed0:	bl	40da6c <__fxstatat@plt+0xaaac>
  407ed4:	mov	x4, x0
  407ed8:	mov	x3, x21
  407edc:	ldr	x2, [x29, #216]
  407ee0:	mov	w1, w20
  407ee4:	mov	w0, #0x0                   	// #0
  407ee8:	bl	402850 <error@plt>
  407eec:	ldr	w21, [x29, #232]
  407ef0:	str	xzr, [x29, #216]
  407ef4:	b	407e40 <__fxstatat@plt+0x4e80>
  407ef8:	cmp	w0, #0x0
  407efc:	b.gt	407f10 <__fxstatat@plt+0x4f50>
  407f00:	mov	x0, #0x20000               	// #131072
  407f04:	str	x0, [x29, #176]
  407f08:	mov	w0, #0x200                 	// #512
  407f0c:	b	407a24 <__fxstatat@plt+0x4a64>
  407f10:	mov	x1, #0x20000               	// #131072
  407f14:	str	x1, [x29, #176]
  407f18:	b	407a24 <__fxstatat@plt+0x4a64>
  407f1c:	ldr	x0, [x29, #352]
  407f20:	mov	x1, #0x200                 	// #512
  407f24:	sdiv	x0, x0, x1
  407f28:	ldr	x1, [x29, #368]
  407f2c:	cmp	x1, x0
  407f30:	b.ge	4092f0 <__fxstatat@plt+0x6330>  // b.tcont
  407f34:	ldr	w0, [x29, #448]
  407f38:	and	w0, w0, #0xf000
  407f3c:	cmp	w0, #0x8, lsl #12
  407f40:	b.eq	407f74 <__fxstatat@plt+0x4fb4>  // b.none
  407f44:	mov	x0, #0x7fffffffffffffff    	// #9223372036854775807
  407f48:	sub	x2, x0, x21
  407f4c:	str	x2, [x29, #216]
  407f50:	ldr	w0, [x29, #360]
  407f54:	cmp	w0, #0x20, lsl #12
  407f58:	mov	w1, #0x20000               	// #131072
  407f5c:	csel	w0, w0, w1, ge  // ge = tcont
  407f60:	ldr	x1, [x29, #176]
  407f64:	sxtw	x0, w0
  407f68:	bl	40a938 <__fxstatat@plt+0x7978>
  407f6c:	ldr	w20, [x29, #184]
  407f70:	b	40932c <__fxstatat@plt+0x636c>
  407f74:	ldr	w0, [x19, #12]
  407f78:	cmp	w0, #0x2
  407f7c:	b.ne	407fb4 <__fxstatat@plt+0x4ff4>  // b.any
  407f80:	ldr	x0, [x29, #176]
  407f84:	add	x0, x21, x0
  407f88:	bl	40fd38 <__fxstatat@plt+0xcd78>
  407f8c:	mov	x1, x0
  407f90:	str	x0, [x29, #216]
  407f94:	sub	x0, x21, #0x1
  407f98:	add	x0, x1, x0
  407f9c:	udiv	x1, x0, x21
  407fa0:	msub	x1, x1, x21, x0
  407fa4:	sub	x0, x0, x1
  407fa8:	str	x0, [x29, #152]
  407fac:	ldr	x20, [x29, #352]
  407fb0:	b	408d24 <__fxstatat@plt+0x5d64>
  407fb4:	cmp	w0, #0x3
  407fb8:	b.eq	408cd8 <__fxstatat@plt+0x5d18>  // b.none
  407fbc:	mov	x0, #0x7fffffffffffffff    	// #9223372036854775807
  407fc0:	sub	x2, x0, x21
  407fc4:	str	x2, [x29, #216]
  407fc8:	ldr	w0, [x29, #360]
  407fcc:	cmp	w0, #0x20, lsl #12
  407fd0:	mov	w1, #0x20000               	// #131072
  407fd4:	csel	w0, w0, w1, ge  // ge = tcont
  407fd8:	ldr	x1, [x29, #176]
  407fdc:	sxtw	x0, w0
  407fe0:	bl	40a938 <__fxstatat@plt+0x7978>
  407fe4:	ldr	w20, [x29, #184]
  407fe8:	b	40932c <__fxstatat@plt+0x636c>
  407fec:	ldr	w20, [x29, #232]
  407ff0:	b	40932c <__fxstatat@plt+0x636c>
  407ff4:	ldr	w27, [x29, #136]
  407ff8:	str	x23, [x29, #136]
  407ffc:	ldr	w23, [x29, #132]
  408000:	str	w25, [x29, #184]
  408004:	ldr	w24, [x29, #128]
  408008:	ldr	x19, [x29, #120]
  40800c:	ldr	w25, [x29, #116]
  408010:	ldrb	w0, [x29, #289]
  408014:	cbnz	w0, 408300 <__fxstatat@plt+0x5340>
  408018:	ldrb	w0, [x29, #288]
  40801c:	cbz	w0, 408038 <__fxstatat@plt+0x5078>
  408020:	ldr	w0, [x29, #108]
  408024:	cmp	w0, #0x0
  408028:	ldr	x0, [x29, #160]
  40802c:	csel	x0, x0, xzr, ne  // ne = any
  408030:	str	x0, [x29, #160]
  408034:	b	407ae4 <__fxstatat@plt+0x4b24>
  408038:	bl	402f10 <__errno_location@plt>
  40803c:	ldr	w20, [x0]
  408040:	mov	w2, #0x5                   	// #5
  408044:	adrp	x1, 414000 <__fxstatat@plt+0x11040>
  408048:	add	x1, x1, #0x4a0
  40804c:	mov	x0, #0x0                   	// #0
  408050:	bl	402e70 <dcgettext@plt>
  408054:	mov	x21, x0
  408058:	mov	x2, x28
  40805c:	mov	w1, #0x3                   	// #3
  408060:	mov	w0, #0x0                   	// #0
  408064:	bl	40dbf8 <__fxstatat@plt+0xac38>
  408068:	mov	x3, x0
  40806c:	mov	x2, x21
  408070:	mov	w1, w20
  408074:	mov	w0, #0x0                   	// #0
  408078:	bl	402850 <error@plt>
  40807c:	b	408208 <__fxstatat@plt+0x5248>
  408080:	sub	x0, x21, x1
  408084:	ldr	w25, [x29, #184]
  408088:	subs	x23, x0, x23
  40808c:	b.ne	408140 <__fxstatat@plt+0x5180>  // b.any
  408090:	cmp	w27, #0x3
  408094:	ldr	x0, [x29, #160]
  408098:	csel	x4, x0, xzr, eq  // eq = none
  40809c:	add	x0, x29, #0xf7
  4080a0:	str	x0, [sp, #16]
  4080a4:	add	x0, x29, #0xf8
  4080a8:	str	x0, [sp, #8]
  4080ac:	str	x19, [sp]
  4080b0:	mov	x7, x26
  4080b4:	mov	x6, x28
  4080b8:	mov	w5, #0x1                   	// #1
  4080bc:	ldr	x3, [x29, #176]
  4080c0:	ldr	x2, [x29, #152]
  4080c4:	mov	w1, w22
  4080c8:	ldr	w0, [x29, #224]
  4080cc:	bl	40502c <__fxstatat@plt+0x206c>
  4080d0:	and	w0, w0, #0xff
  4080d4:	cbz	w0, 4081ec <__fxstatat@plt+0x522c>
  4080d8:	ldr	x0, [x29, #248]
  4080dc:	add	x23, x21, x0
  4080e0:	ldrb	w1, [x29, #247]
  4080e4:	cmp	x0, #0x0
  4080e8:	csel	w25, w1, w25, ne  // ne = any
  4080ec:	cmp	x23, x20
  4080f0:	b.eq	40828c <__fxstatat@plt+0x52cc>  // b.none
  4080f4:	add	w24, w24, #0x1
  4080f8:	mov	w0, w24
  4080fc:	ldr	x1, [x29, #280]
  408100:	cmp	x1, w24, uxtw
  408104:	b.ls	408298 <__fxstatat@plt+0x52d8>  // b.plast
  408108:	mov	x23, x19
  40810c:	mov	x1, x21
  408110:	add	x0, x0, x0, lsl #1
  408114:	ldr	x2, [x29, #296]
  408118:	add	x3, x2, x0, lsl #3
  40811c:	ldr	x21, [x2, x0, lsl #3]
  408120:	ldr	x19, [x3, #8]
  408124:	add	x0, x21, x19
  408128:	cmp	x0, x20
  40812c:	b.le	408080 <__fxstatat@plt+0x50c0>
  408130:	cmp	x21, x20
  408134:	csel	x21, x21, x20, le
  408138:	sub	x19, x20, x21
  40813c:	b	408080 <__fxstatat@plt+0x50c0>
  408140:	mov	w2, #0x0                   	// #0
  408144:	mov	x1, x21
  408148:	ldr	w0, [x29, #224]
  40814c:	bl	402950 <lseek@plt>
  408150:	tbnz	x0, #63, 408194 <__fxstatat@plt+0x51d4>
  408154:	cmp	w27, #0x1
  408158:	b.eq	408210 <__fxstatat@plt+0x5250>  // b.none
  40815c:	cmp	w27, #0x3
  408160:	mov	x3, x23
  408164:	cset	w2, eq  // eq = none
  408168:	mov	x1, x26
  40816c:	mov	w0, w22
  408170:	bl	404f3c <__fxstatat@plt+0x1f7c>
  408174:	ands	w25, w0, #0xff
  408178:	b.ne	408090 <__fxstatat@plt+0x50d0>  // b.any
  40817c:	ldr	w27, [x29, #136]
  408180:	ldr	w23, [x29, #132]
  408184:	ldr	w24, [x29, #128]
  408188:	ldr	x19, [x29, #120]
  40818c:	ldr	w25, [x29, #116]
  408190:	b	408200 <__fxstatat@plt+0x5240>
  408194:	ldr	w27, [x29, #136]
  408198:	ldr	w23, [x29, #132]
  40819c:	ldr	w24, [x29, #128]
  4081a0:	ldr	x19, [x29, #120]
  4081a4:	ldr	w25, [x29, #116]
  4081a8:	bl	402f10 <__errno_location@plt>
  4081ac:	ldr	w20, [x0]
  4081b0:	mov	w2, #0x5                   	// #5
  4081b4:	adrp	x1, 413000 <__fxstatat@plt+0x10040>
  4081b8:	add	x1, x1, #0xdf0
  4081bc:	mov	x0, #0x0                   	// #0
  4081c0:	bl	402e70 <dcgettext@plt>
  4081c4:	mov	x21, x0
  4081c8:	mov	x1, x28
  4081cc:	mov	w0, #0x4                   	// #4
  4081d0:	bl	40daf8 <__fxstatat@plt+0xab38>
  4081d4:	mov	x3, x0
  4081d8:	mov	x2, x21
  4081dc:	mov	w1, w20
  4081e0:	mov	w0, #0x0                   	// #0
  4081e4:	bl	402850 <error@plt>
  4081e8:	b	408200 <__fxstatat@plt+0x5240>
  4081ec:	ldr	w27, [x29, #136]
  4081f0:	ldr	w23, [x29, #132]
  4081f4:	ldr	w24, [x29, #128]
  4081f8:	ldr	x19, [x29, #120]
  4081fc:	ldr	w25, [x29, #116]
  408200:	ldr	x0, [x29, #296]
  408204:	bl	402ce0 <free@plt>
  408208:	ldr	w21, [x29, #232]
  40820c:	b	407e40 <__fxstatat@plt+0x4e80>
  408210:	mov	x1, x23
  408214:	mov	w0, w22
  408218:	bl	404e28 <__fxstatat@plt+0x1e68>
  40821c:	and	w0, w0, #0xff
  408220:	cbz	w0, 408230 <__fxstatat@plt+0x5270>
  408224:	ldr	w25, [x29, #184]
  408228:	mov	x4, #0x0                   	// #0
  40822c:	b	40809c <__fxstatat@plt+0x50dc>
  408230:	ldr	w27, [x29, #136]
  408234:	ldr	w23, [x29, #132]
  408238:	ldr	w24, [x29, #128]
  40823c:	ldr	x19, [x29, #120]
  408240:	ldr	w25, [x29, #116]
  408244:	bl	402f10 <__errno_location@plt>
  408248:	ldr	w20, [x0]
  40824c:	mov	w2, #0x5                   	// #5
  408250:	adrp	x1, 414000 <__fxstatat@plt+0x11040>
  408254:	add	x1, x1, #0x4c0
  408258:	mov	x0, #0x0                   	// #0
  40825c:	bl	402e70 <dcgettext@plt>
  408260:	mov	x21, x0
  408264:	mov	x2, x26
  408268:	mov	w1, #0x3                   	// #3
  40826c:	mov	w0, #0x0                   	// #0
  408270:	bl	40dbf8 <__fxstatat@plt+0xac38>
  408274:	mov	x3, x0
  408278:	mov	x2, x21
  40827c:	mov	w1, w20
  408280:	mov	w0, #0x0                   	// #0
  408284:	bl	402850 <error@plt>
  408288:	b	408200 <__fxstatat@plt+0x5240>
  40828c:	mov	w0, #0x1                   	// #1
  408290:	strb	w0, [x29, #289]
  408294:	mov	x23, x20
  408298:	ldr	x0, [x29, #296]
  40829c:	bl	402ce0 <free@plt>
  4082a0:	str	xzr, [x29, #296]
  4082a4:	str	xzr, [x29, #280]
  4082a8:	ldrb	w0, [x29, #289]
  4082ac:	cbnz	w0, 4082e4 <__fxstatat@plt+0x5324>
  4082b0:	add	x0, x29, #0x100
  4082b4:	bl	4096e0 <__fxstatat@plt+0x6720>
  4082b8:	and	w0, w0, #0xff
  4082bc:	cbz	w0, 407ff4 <__fxstatat@plt+0x5034>
  4082c0:	ldr	x0, [x29, #280]
  4082c4:	cbz	x0, 408298 <__fxstatat@plt+0x52d8>
  4082c8:	mov	x23, x19
  4082cc:	mov	x1, x21
  4082d0:	mov	w24, #0x0                   	// #0
  4082d4:	mov	x0, #0x0                   	// #0
  4082d8:	ldr	w2, [x29, #232]
  4082dc:	str	w2, [x29, #184]
  4082e0:	b	408110 <__fxstatat@plt+0x5150>
  4082e4:	ldr	w27, [x29, #136]
  4082e8:	str	x23, [x29, #136]
  4082ec:	ldr	w23, [x29, #132]
  4082f0:	str	w25, [x29, #184]
  4082f4:	ldr	w24, [x29, #128]
  4082f8:	ldr	x19, [x29, #120]
  4082fc:	ldr	w25, [x29, #116]
  408300:	ldr	x0, [x29, #136]
  408304:	cmp	x0, x20
  408308:	cset	w21, lt  // lt = tstop
  40830c:	cmp	w21, #0x0
  408310:	ldr	w0, [x29, #184]
  408314:	ccmp	w0, #0x0, #0x0, eq  // eq = none
  408318:	b.eq	408404 <__fxstatat@plt+0x5444>  // b.none
  40831c:	ldr	w0, [x29, #112]
  408320:	cmp	w0, #0x1
  408324:	b.eq	4083a4 <__fxstatat@plt+0x53e4>  // b.none
  408328:	mov	x1, x20
  40832c:	mov	w0, w22
  408330:	bl	402ea0 <ftruncate@plt>
  408334:	cbnz	w0, 4083bc <__fxstatat@plt+0x53fc>
  408338:	cmp	w21, #0x0
  40833c:	ldr	w0, [x29, #112]
  408340:	ccmp	w0, #0x3, #0x0, ne  // ne = any
  408344:	b.ne	408404 <__fxstatat@plt+0x5444>  // b.any
  408348:	ldr	x0, [x29, #136]
  40834c:	sub	x2, x20, x0
  408350:	mov	x1, x0
  408354:	mov	w0, w22
  408358:	bl	404eec <__fxstatat@plt+0x1f2c>
  40835c:	tbz	w0, #31, 408404 <__fxstatat@plt+0x5444>
  408360:	bl	402f10 <__errno_location@plt>
  408364:	ldr	w20, [x0]
  408368:	mov	w2, #0x5                   	// #5
  40836c:	adrp	x1, 413000 <__fxstatat@plt+0x10040>
  408370:	add	x1, x1, #0xe00
  408374:	mov	x0, #0x0                   	// #0
  408378:	bl	402e70 <dcgettext@plt>
  40837c:	mov	x21, x0
  408380:	mov	x1, x26
  408384:	mov	w0, #0x4                   	// #4
  408388:	bl	40daf8 <__fxstatat@plt+0xab38>
  40838c:	mov	x3, x0
  408390:	mov	x2, x21
  408394:	mov	w1, w20
  408398:	mov	w0, #0x0                   	// #0
  40839c:	bl	402850 <error@plt>
  4083a0:	b	408208 <__fxstatat@plt+0x5248>
  4083a4:	ldr	x0, [x29, #136]
  4083a8:	sub	x1, x20, x0
  4083ac:	mov	w0, w22
  4083b0:	bl	404e28 <__fxstatat@plt+0x1e68>
  4083b4:	and	w0, w0, #0xff
  4083b8:	cbnz	w0, 408404 <__fxstatat@plt+0x5444>
  4083bc:	bl	402f10 <__errno_location@plt>
  4083c0:	ldr	w20, [x0]
  4083c4:	mov	w2, #0x5                   	// #5
  4083c8:	adrp	x1, 414000 <__fxstatat@plt+0x11040>
  4083cc:	add	x1, x1, #0x4d8
  4083d0:	mov	x0, #0x0                   	// #0
  4083d4:	bl	402e70 <dcgettext@plt>
  4083d8:	mov	x21, x0
  4083dc:	mov	x1, x26
  4083e0:	mov	w0, #0x4                   	// #4
  4083e4:	bl	40daf8 <__fxstatat@plt+0xab38>
  4083e8:	mov	x3, x0
  4083ec:	mov	x2, x21
  4083f0:	mov	w1, w20
  4083f4:	mov	w0, #0x0                   	// #0
  4083f8:	bl	402850 <error@plt>
  4083fc:	b	408208 <__fxstatat@plt+0x5248>
  408400:	str	xzr, [x29, #216]
  408404:	ldrb	w0, [x19, #31]
  408408:	cbnz	w0, 408464 <__fxstatat@plt+0x54a4>
  40840c:	ldrb	w0, [x19, #29]
  408410:	cbz	w0, 408424 <__fxstatat@plt+0x5464>
  408414:	ldr	x1, [x29, #712]
  408418:	ldr	x0, [x29, #456]
  40841c:	cmp	x1, x0
  408420:	b.ne	4084e8 <__fxstatat@plt+0x5528>  // b.any
  408424:	ldrb	w0, [x19, #39]
  408428:	cbz	w0, 408588 <__fxstatat@plt+0x55c8>
  40842c:	ldr	w0, [x29, #448]
  408430:	tbz	w0, #7, 408520 <__fxstatat@plt+0x5560>
  408434:	mov	x4, x19
  408438:	mov	w3, w22
  40843c:	mov	x2, x26
  408440:	ldr	w1, [x29, #224]
  408444:	mov	x0, x28
  408448:	bl	40542c <__fxstatat@plt+0x246c>
  40844c:	ands	w20, w0, #0xff
  408450:	b.eq	408560 <__fxstatat@plt+0x55a0>  // b.none
  408454:	mov	w21, w20
  408458:	b	40858c <__fxstatat@plt+0x55cc>
  40845c:	str	xzr, [x29, #216]
  408460:	b	408404 <__fxstatat@plt+0x5444>
  408464:	ldr	x0, [x29, #760]
  408468:	str	x0, [x29, #256]
  40846c:	ldr	x0, [x29, #768]
  408470:	str	x0, [x29, #264]
  408474:	ldr	x0, [x29, #776]
  408478:	str	x0, [x29, #272]
  40847c:	ldr	x0, [x29, #784]
  408480:	str	x0, [x29, #280]
  408484:	add	x2, x29, #0x100
  408488:	mov	x1, x26
  40848c:	mov	w0, w22
  408490:	bl	40f078 <__fxstatat@plt+0xc0b8>
  408494:	cbz	w0, 40840c <__fxstatat@plt+0x544c>
  408498:	bl	402f10 <__errno_location@plt>
  40849c:	ldr	w20, [x0]
  4084a0:	mov	w2, #0x5                   	// #5
  4084a4:	adrp	x1, 414000 <__fxstatat@plt+0x11040>
  4084a8:	add	x1, x1, #0x4f0
  4084ac:	mov	x0, #0x0                   	// #0
  4084b0:	bl	402e70 <dcgettext@plt>
  4084b4:	mov	x21, x0
  4084b8:	mov	x1, x26
  4084bc:	mov	w0, #0x4                   	// #4
  4084c0:	bl	40daf8 <__fxstatat@plt+0xab38>
  4084c4:	mov	x3, x0
  4084c8:	mov	x2, x21
  4084cc:	mov	w1, w20
  4084d0:	mov	w0, #0x0                   	// #0
  4084d4:	bl	402850 <error@plt>
  4084d8:	ldrb	w0, [x19, #36]
  4084dc:	cbz	w0, 40840c <__fxstatat@plt+0x544c>
  4084e0:	ldr	w21, [x29, #232]
  4084e4:	b	407e40 <__fxstatat@plt+0x4e80>
  4084e8:	add	x5, x29, #0x1b0
  4084ec:	mov	w4, w24
  4084f0:	add	x3, x29, #0x2b0
  4084f4:	mov	w2, w22
  4084f8:	mov	x1, x26
  4084fc:	mov	x0, x19
  408500:	bl	405b48 <__fxstatat@plt+0x2b88>
  408504:	cmn	w0, #0x1
  408508:	b.eq	4086b4 <__fxstatat@plt+0x56f4>  // b.none
  40850c:	cbnz	w0, 408424 <__fxstatat@plt+0x5464>
  408510:	ldr	w0, [x29, #172]
  408514:	and	w0, w0, #0xfffff1ff
  408518:	str	w0, [x29, #172]
  40851c:	b	408424 <__fxstatat@plt+0x5464>
  408520:	bl	402880 <geteuid@plt>
  408524:	cbz	w0, 408434 <__fxstatat@plt+0x5474>
  408528:	mov	w2, #0x180                 	// #384
  40852c:	mov	x1, x26
  408530:	mov	w0, w22
  408534:	bl	4053fc <__fxstatat@plt+0x243c>
  408538:	cmp	w0, #0x0
  40853c:	cset	w20, eq  // eq = none
  408540:	mov	x4, x19
  408544:	mov	w3, w22
  408548:	mov	x2, x26
  40854c:	ldr	w1, [x29, #224]
  408550:	mov	x0, x28
  408554:	bl	40542c <__fxstatat@plt+0x246c>
  408558:	ands	w21, w0, #0xff
  40855c:	b.ne	408568 <__fxstatat@plt+0x55a8>  // b.any
  408560:	ldrb	w21, [x19, #40]
  408564:	eor	w21, w21, #0x1
  408568:	cbz	w20, 40858c <__fxstatat@plt+0x55cc>
  40856c:	ldr	w0, [x29, #144]
  408570:	ldr	w1, [x29, #148]
  408574:	bic	w2, w1, w0
  408578:	mov	x1, x26
  40857c:	mov	w0, w22
  408580:	bl	4053fc <__fxstatat@plt+0x243c>
  408584:	b	40858c <__fxstatat@plt+0x55cc>
  408588:	mov	w21, #0x1                   	// #1
  40858c:	ldr	x0, [x19, #24]
  408590:	and	x0, x0, #0xffffffffffffff
  408594:	and	x0, x0, #0xffff0000000000ff
  408598:	cbnz	x0, 40863c <__fxstatat@plt+0x567c>
  40859c:	ldrb	w20, [x19, #43]
  4085a0:	cbnz	w20, 40866c <__fxstatat@plt+0x56ac>
  4085a4:	ldrb	w0, [x19, #32]
  4085a8:	and	w0, w24, w0
  4085ac:	ands	w0, w0, #0xff
  4085b0:	str	w0, [x29, #184]
  4085b4:	b.ne	40868c <__fxstatat@plt+0x56cc>  // b.any
  4085b8:	ldr	w0, [x29, #144]
  4085bc:	cbz	w0, 407e40 <__fxstatat@plt+0x4e80>
  4085c0:	bl	405d30 <__fxstatat@plt+0x2d70>
  4085c4:	ldr	w1, [x29, #144]
  4085c8:	bics	wzr, w1, w0
  4085cc:	b.eq	407e40 <__fxstatat@plt+0x4e80>  // b.none
  4085d0:	ldr	w2, [x29, #148]
  4085d4:	mov	x1, x26
  4085d8:	mov	w0, w22
  4085dc:	bl	4053fc <__fxstatat@plt+0x243c>
  4085e0:	cbz	w0, 407e40 <__fxstatat@plt+0x4e80>
  4085e4:	bl	402f10 <__errno_location@plt>
  4085e8:	ldr	w0, [x0]
  4085ec:	str	w0, [x29, #176]
  4085f0:	mov	w2, #0x5                   	// #5
  4085f4:	adrp	x1, 414000 <__fxstatat@plt+0x11040>
  4085f8:	add	x1, x1, #0x508
  4085fc:	mov	x0, #0x0                   	// #0
  408600:	bl	402e70 <dcgettext@plt>
  408604:	mov	x20, x0
  408608:	mov	x1, x26
  40860c:	mov	w0, #0x4                   	// #4
  408610:	bl	40daf8 <__fxstatat@plt+0xab38>
  408614:	mov	x3, x0
  408618:	mov	x2, x20
  40861c:	ldr	w1, [x29, #176]
  408620:	mov	w0, #0x0                   	// #0
  408624:	bl	402850 <error@plt>
  408628:	ldrb	w0, [x19, #36]
  40862c:	cmp	w0, #0x0
  408630:	ldr	w0, [x29, #184]
  408634:	csel	w21, w21, w0, eq  // eq = none
  408638:	b	407e40 <__fxstatat@plt+0x4e80>
  40863c:	ldr	w4, [x29, #172]
  408640:	mov	w3, w22
  408644:	mov	x2, x26
  408648:	ldr	w1, [x29, #224]
  40864c:	mov	x0, x28
  408650:	bl	409cd8 <__fxstatat@plt+0x6d18>
  408654:	cbz	w0, 407e40 <__fxstatat@plt+0x4e80>
  408658:	ldrb	w0, [x19, #36]
  40865c:	cmp	w0, #0x0
  408660:	ldr	w0, [x29, #232]
  408664:	csel	w21, w21, w0, eq  // eq = none
  408668:	b	407e40 <__fxstatat@plt+0x4e80>
  40866c:	ldr	w2, [x19, #16]
  408670:	mov	w1, w22
  408674:	mov	x0, x26
  408678:	bl	409d88 <__fxstatat@plt+0x6dc8>
  40867c:	cmp	w0, #0x0
  408680:	ldr	w0, [x29, #232]
  408684:	csel	w21, w21, w0, eq  // eq = none
  408688:	b	407e40 <__fxstatat@plt+0x4e80>
  40868c:	bl	405d30 <__fxstatat@plt+0x2d70>
  408690:	mov	w2, #0x1b6                 	// #438
  408694:	bic	w2, w2, w0
  408698:	mov	w1, w22
  40869c:	mov	x0, x26
  4086a0:	bl	409d88 <__fxstatat@plt+0x6dc8>
  4086a4:	ldr	w24, [x29, #184]
  4086a8:	cmp	w0, #0x0
  4086ac:	csel	w21, w21, w20, eq  // eq = none
  4086b0:	b	407e40 <__fxstatat@plt+0x4e80>
  4086b4:	ldr	w21, [x29, #232]
  4086b8:	b	407e40 <__fxstatat@plt+0x4e80>
  4086bc:	bl	402f10 <__errno_location@plt>
  4086c0:	ldr	w20, [x0]
  4086c4:	mov	w2, #0x5                   	// #5
  4086c8:	adrp	x1, 414000 <__fxstatat@plt+0x11040>
  4086cc:	add	x1, x1, #0x528
  4086d0:	mov	x0, #0x0                   	// #0
  4086d4:	bl	402e70 <dcgettext@plt>
  4086d8:	mov	x21, x0
  4086dc:	mov	x1, x26
  4086e0:	mov	w0, #0x4                   	// #4
  4086e4:	bl	40daf8 <__fxstatat@plt+0xab38>
  4086e8:	mov	x3, x0
  4086ec:	mov	x2, x21
  4086f0:	mov	w1, w20
  4086f4:	mov	w0, #0x0                   	// #0
  4086f8:	bl	402850 <error@plt>
  4086fc:	b	4078b0 <__fxstatat@plt+0x48f0>
  408700:	ldr	w0, [x29, #192]
  408704:	bic	w22, w23, w0
  408708:	mov	x2, #0x0                   	// #0
  40870c:	mov	w1, w22
  408710:	mov	x0, x26
  408714:	bl	410454 <__fxstatat@plt+0xd494>
  408718:	mov	w20, w21
  40871c:	cbz	w0, 408f1c <__fxstatat@plt+0x5f5c>
  408720:	and	w1, w22, #0xffffefff
  408724:	mov	x0, x26
  408728:	bl	402960 <mkfifo@plt>
  40872c:	cbz	w0, 408f1c <__fxstatat@plt+0x5f5c>
  408730:	bl	402f10 <__errno_location@plt>
  408734:	ldr	w20, [x0]
  408738:	mov	w2, #0x5                   	// #5
  40873c:	adrp	x1, 414000 <__fxstatat@plt+0x11040>
  408740:	add	x1, x1, #0x540
  408744:	mov	x0, #0x0                   	// #0
  408748:	bl	402e70 <dcgettext@plt>
  40874c:	mov	x21, x0
  408750:	mov	x1, x26
  408754:	mov	w0, #0x4                   	// #4
  408758:	bl	40daf8 <__fxstatat@plt+0xab38>
  40875c:	mov	x3, x0
  408760:	mov	x2, x21
  408764:	mov	w1, w20
  408768:	mov	w0, #0x0                   	// #0
  40876c:	bl	402850 <error@plt>
  408770:	b	4076a8 <__fxstatat@plt+0x46e8>
  408774:	cmp	w27, #0xa, lsl #12
  408778:	b.ne	4088ec <__fxstatat@plt+0x592c>  // b.any
  40877c:	ldr	x1, [x29, #736]
  408780:	mov	x0, x28
  408784:	bl	409dfc <__fxstatat@plt+0x6e3c>
  408788:	mov	x22, x0
  40878c:	cbz	x0, 408808 <__fxstatat@plt+0x5848>
  408790:	mov	w4, #0xffffffff            	// #-1
  408794:	ldrb	w3, [x19, #22]
  408798:	mov	x2, x26
  40879c:	mov	w1, #0xffffff9c            	// #-100
  4087a0:	bl	409bd0 <__fxstatat@plt+0x6c10>
  4087a4:	mov	w20, w0
  4087a8:	cmp	w0, #0x0
  4087ac:	b.le	408de4 <__fxstatat@plt+0x5e24>
  4087b0:	ldrb	w0, [x19, #45]
  4087b4:	eor	w0, w0, #0x1
  4087b8:	orr	w0, w24, w0
  4087bc:	tst	w0, #0xff
  4087c0:	b.eq	40884c <__fxstatat@plt+0x588c>  // b.none
  4087c4:	mov	x0, x22
  4087c8:	bl	402ce0 <free@plt>
  4087cc:	mov	w2, #0x5                   	// #5
  4087d0:	adrp	x1, 414000 <__fxstatat@plt+0x11040>
  4087d4:	add	x1, x1, #0x598
  4087d8:	mov	x0, #0x0                   	// #0
  4087dc:	bl	402e70 <dcgettext@plt>
  4087e0:	mov	x21, x0
  4087e4:	mov	x1, x26
  4087e8:	mov	w0, #0x4                   	// #4
  4087ec:	bl	40daf8 <__fxstatat@plt+0xab38>
  4087f0:	mov	x3, x0
  4087f4:	mov	x2, x21
  4087f8:	mov	w1, w20
  4087fc:	mov	w0, #0x0                   	// #0
  408800:	bl	402850 <error@plt>
  408804:	b	4076a8 <__fxstatat@plt+0x46e8>
  408808:	bl	402f10 <__errno_location@plt>
  40880c:	ldr	w20, [x0]
  408810:	mov	w2, #0x5                   	// #5
  408814:	adrp	x1, 414000 <__fxstatat@plt+0x11040>
  408818:	add	x1, x1, #0x578
  40881c:	mov	x0, #0x0                   	// #0
  408820:	bl	402e70 <dcgettext@plt>
  408824:	mov	x21, x0
  408828:	mov	x1, x28
  40882c:	mov	w0, #0x4                   	// #4
  408830:	bl	40daf8 <__fxstatat@plt+0xab38>
  408834:	mov	x3, x0
  408838:	mov	x2, x21
  40883c:	mov	w1, w20
  408840:	mov	w0, #0x0                   	// #0
  408844:	bl	402850 <error@plt>
  408848:	b	4076a8 <__fxstatat@plt+0x46e8>
  40884c:	ldr	w0, [x29, #576]
  408850:	and	w0, w0, #0xf000
  408854:	cmp	w0, #0xa, lsl #12
  408858:	b.ne	4087c4 <__fxstatat@plt+0x5804>  // b.any
  40885c:	ldr	x21, [x29, #608]
  408860:	mov	x0, x22
  408864:	bl	402820 <strlen@plt>
  408868:	cmp	x21, x0
  40886c:	b.ne	4087c4 <__fxstatat@plt+0x5804>  // b.any
  408870:	mov	x1, x21
  408874:	mov	x0, x26
  408878:	bl	409dfc <__fxstatat@plt+0x6e3c>
  40887c:	mov	x21, x0
  408880:	cbz	x0, 4087c4 <__fxstatat@plt+0x5804>
  408884:	mov	x1, x22
  408888:	bl	402c70 <strcmp@plt>
  40888c:	cbz	w0, 409348 <__fxstatat@plt+0x6388>
  408890:	mov	x0, x21
  408894:	bl	402ce0 <free@plt>
  408898:	mov	x0, x22
  40889c:	bl	402ce0 <free@plt>
  4088a0:	b	4087cc <__fxstatat@plt+0x580c>
  4088a4:	bl	4056cc <__fxstatat@plt+0x270c>
  4088a8:	bl	402f10 <__errno_location@plt>
  4088ac:	ldr	w20, [x0]
  4088b0:	mov	w2, #0x5                   	// #5
  4088b4:	adrp	x1, 411000 <__fxstatat@plt+0xe040>
  4088b8:	add	x1, x1, #0xda0
  4088bc:	mov	x0, #0x0                   	// #0
  4088c0:	bl	402e70 <dcgettext@plt>
  4088c4:	mov	x3, x26
  4088c8:	mov	x2, x0
  4088cc:	mov	w1, w20
  4088d0:	mov	w0, #0x0                   	// #0
  4088d4:	bl	402850 <error@plt>
  4088d8:	ldrb	w0, [x19, #36]
  4088dc:	cbnz	w0, 4076a8 <__fxstatat@plt+0x46e8>
  4088e0:	mov	w20, w21
  4088e4:	mov	w21, w0
  4088e8:	b	408f1c <__fxstatat@plt+0x5f5c>
  4088ec:	mov	w2, #0x5                   	// #5
  4088f0:	adrp	x1, 414000 <__fxstatat@plt+0x11040>
  4088f4:	add	x1, x1, #0x5b8
  4088f8:	mov	x0, #0x0                   	// #0
  4088fc:	bl	402e70 <dcgettext@plt>
  408900:	mov	x20, x0
  408904:	mov	x1, x28
  408908:	mov	w0, #0x4                   	// #4
  40890c:	bl	40daf8 <__fxstatat@plt+0xab38>
  408910:	mov	x3, x0
  408914:	mov	x2, x20
  408918:	mov	w1, #0x0                   	// #0
  40891c:	mov	w0, #0x0                   	// #0
  408920:	bl	402850 <error@plt>
  408924:	b	4076a8 <__fxstatat@plt+0x46e8>
  408928:	mov	w20, w21
  40892c:	mov	w21, w22
  408930:	b	408f1c <__fxstatat@plt+0x5f5c>
  408934:	ldr	x0, [x19, #32]
  408938:	tst	x0, #0xff000000ff00
  40893c:	b.eq	408f3c <__fxstatat@plt+0x5f7c>  // b.none
  408940:	mov	x3, x19
  408944:	mov	w2, #0x0                   	// #0
  408948:	ldrb	w1, [x19, #37]
  40894c:	mov	x0, x26
  408950:	bl	4059a4 <__fxstatat@plt+0x29e4>
  408954:	and	w0, w0, #0xff
  408958:	cbnz	w0, 408f3c <__fxstatat@plt+0x5f7c>
  40895c:	ldrb	w24, [x19, #38]
  408960:	cbz	w24, 408f3c <__fxstatat@plt+0x5f7c>
  408964:	b	4076a8 <__fxstatat@plt+0x46e8>
  408968:	mov	w22, w24
  40896c:	mov	w24, w25
  408970:	mov	w25, #0x0                   	// #0
  408974:	ldr	x0, [x19, #64]
  408978:	cbz	x0, 408f48 <__fxstatat@plt+0x5f88>
  40897c:	add	x2, x29, #0x1b0
  408980:	mov	x1, x26
  408984:	mov	w0, #0x0                   	// #0
  408988:	bl	402e30 <__lxstat@plt>
  40898c:	cbnz	w0, 408f48 <__fxstatat@plt+0x5f88>
  408990:	add	x2, x29, #0x1b0
  408994:	mov	x1, x26
  408998:	ldr	x0, [x19, #64]
  40899c:	bl	40adec <__fxstatat@plt+0x7e2c>
  4089a0:	b	408f48 <__fxstatat@plt+0x5f88>
  4089a4:	add	x1, x29, #0x1b0
  4089a8:	mov	x0, x26
  4089ac:	bl	40f458 <__fxstatat@plt+0xc498>
  4089b0:	cmp	w0, #0x0
  4089b4:	cset	w0, ne  // ne = any
  4089b8:	b	408fb8 <__fxstatat@plt+0x5ff8>
  4089bc:	bl	402f10 <__errno_location@plt>
  4089c0:	ldr	w27, [x0]
  4089c4:	mov	w2, #0x5                   	// #5
  4089c8:	adrp	x1, 414000 <__fxstatat@plt+0x11040>
  4089cc:	add	x1, x1, #0x4f0
  4089d0:	mov	x0, #0x0                   	// #0
  4089d4:	bl	402e70 <dcgettext@plt>
  4089d8:	mov	x21, x0
  4089dc:	mov	x1, x26
  4089e0:	mov	w0, #0x4                   	// #4
  4089e4:	bl	40daf8 <__fxstatat@plt+0xab38>
  4089e8:	mov	x3, x0
  4089ec:	mov	x2, x21
  4089f0:	mov	w1, w27
  4089f4:	mov	w0, #0x0                   	// #0
  4089f8:	bl	402850 <error@plt>
  4089fc:	ldrb	w0, [x19, #36]
  408a00:	cbz	w0, 408fbc <__fxstatat@plt+0x5ffc>
  408a04:	mov	w24, #0x0                   	// #0
  408a08:	b	405fa8 <__fxstatat@plt+0x2fe8>
  408a0c:	ldrb	w0, [x19, #39]
  408a10:	cbz	w0, 409010 <__fxstatat@plt+0x6050>
  408a14:	mov	x4, x19
  408a18:	mov	w3, #0xffffffff            	// #-1
  408a1c:	mov	x2, x26
  408a20:	mov	w1, w3
  408a24:	mov	x0, x28
  408a28:	bl	40542c <__fxstatat@plt+0x246c>
  408a2c:	and	w0, w0, #0xff
  408a30:	cbnz	w0, 409010 <__fxstatat@plt+0x6050>
  408a34:	b	408bf0 <__fxstatat@plt+0x5c30>
  408a38:	mov	w4, w23
  408a3c:	mov	w3, #0xffffffff            	// #-1
  408a40:	mov	x2, x26
  408a44:	mov	w1, w3
  408a48:	mov	x0, x28
  408a4c:	bl	409cd8 <__fxstatat@plt+0x6d18>
  408a50:	cbz	w0, 405fa8 <__fxstatat@plt+0x2fe8>
  408a54:	ldrb	w0, [x19, #36]
  408a58:	cmp	w0, #0x0
  408a5c:	csel	w24, w24, wzr, eq  // eq = none
  408a60:	b	405fa8 <__fxstatat@plt+0x2fe8>
  408a64:	ldr	w2, [x19, #16]
  408a68:	mov	w1, #0xffffffff            	// #-1
  408a6c:	mov	x0, x26
  408a70:	bl	409d88 <__fxstatat@plt+0x6dc8>
  408a74:	cmp	w0, #0x0
  408a78:	csel	w24, w24, wzr, eq  // eq = none
  408a7c:	b	405fa8 <__fxstatat@plt+0x2fe8>
  408a80:	and	w0, w23, #0x7000
  408a84:	cmp	w0, #0x4, lsl #12
  408a88:	mov	w20, #0x1ff                 	// #511
  408a8c:	mov	w0, #0x1b6                 	// #438
  408a90:	csel	w20, w20, w0, eq  // eq = none
  408a94:	bl	405d30 <__fxstatat@plt+0x2d70>
  408a98:	bic	w2, w20, w0
  408a9c:	mov	w1, #0xffffffff            	// #-1
  408aa0:	mov	x0, x26
  408aa4:	bl	409d88 <__fxstatat@plt+0x6dc8>
  408aa8:	cmp	w0, #0x0
  408aac:	csel	w24, w24, w27, eq  // eq = none
  408ab0:	b	405fa8 <__fxstatat@plt+0x2fe8>
  408ab4:	bl	405d30 <__fxstatat@plt+0x2d70>
  408ab8:	ldr	w1, [x29, #192]
  408abc:	bics	w0, w1, w0
  408ac0:	str	w0, [x29, #192]
  408ac4:	cset	w1, ne  // ne = any
  408ac8:	eor	w0, w25, #0x1
  408acc:	tst	w1, w0
  408ad0:	b.eq	409040 <__fxstatat@plt+0x6080>  // b.none
  408ad4:	cbnz	w22, 408af0 <__fxstatat@plt+0x5b30>
  408ad8:	ldr	w0, [x29, #576]
  408adc:	str	w0, [x29, #168]
  408ae0:	ldr	w1, [x29, #192]
  408ae4:	bics	wzr, w1, w0
  408ae8:	b.ne	409044 <__fxstatat@plt+0x6084>  // b.any
  408aec:	b	405fa8 <__fxstatat@plt+0x2fe8>
  408af0:	add	x2, x29, #0x230
  408af4:	mov	x1, x26
  408af8:	mov	w0, #0x0                   	// #0
  408afc:	bl	402e30 <__lxstat@plt>
  408b00:	cbz	w0, 408ad8 <__fxstatat@plt+0x5b18>
  408b04:	bl	402f10 <__errno_location@plt>
  408b08:	ldr	w20, [x0]
  408b0c:	mov	w2, #0x5                   	// #5
  408b10:	adrp	x1, 413000 <__fxstatat@plt+0x10040>
  408b14:	add	x1, x1, #0xf80
  408b18:	mov	x0, #0x0                   	// #0
  408b1c:	bl	402e70 <dcgettext@plt>
  408b20:	mov	x19, x0
  408b24:	mov	x1, x26
  408b28:	mov	w0, #0x4                   	// #4
  408b2c:	bl	40daf8 <__fxstatat@plt+0xab38>
  408b30:	mov	x3, x0
  408b34:	mov	x2, x19
  408b38:	mov	w1, w20
  408b3c:	mov	w0, #0x0                   	// #0
  408b40:	bl	402850 <error@plt>
  408b44:	mov	w24, w21
  408b48:	b	405fa8 <__fxstatat@plt+0x2fe8>
  408b4c:	ldr	x1, [x29, #688]
  408b50:	ldr	x0, [x29, #696]
  408b54:	bl	409578 <__fxstatat@plt+0x65b8>
  408b58:	b	4076b8 <__fxstatat@plt+0x46f8>
  408b5c:	bl	402f10 <__errno_location@plt>
  408b60:	ldr	w20, [x0]
  408b64:	mov	w2, #0x5                   	// #5
  408b68:	adrp	x1, 414000 <__fxstatat@plt+0x11040>
  408b6c:	add	x1, x1, #0x5d8
  408b70:	mov	x0, #0x0                   	// #0
  408b74:	bl	402e70 <dcgettext@plt>
  408b78:	mov	x19, x0
  408b7c:	mov	x1, x26
  408b80:	mov	w0, #0x4                   	// #4
  408b84:	bl	40daf8 <__fxstatat@plt+0xab38>
  408b88:	mov	x3, x0
  408b8c:	mov	x2, x19
  408b90:	mov	w1, w20
  408b94:	mov	w0, #0x0                   	// #0
  408b98:	bl	402850 <error@plt>
  408b9c:	b	405fa8 <__fxstatat@plt+0x2fe8>
  408ba0:	mov	w24, w27
  408ba4:	b	405fa8 <__fxstatat@plt+0x2fe8>
  408ba8:	mov	w24, #0x1                   	// #1
  408bac:	b	405fa8 <__fxstatat@plt+0x2fe8>
  408bb0:	mov	w24, w0
  408bb4:	b	405fa8 <__fxstatat@plt+0x2fe8>
  408bb8:	mov	w24, w20
  408bbc:	b	405fa8 <__fxstatat@plt+0x2fe8>
  408bc0:	mov	w24, #0x0                   	// #0
  408bc4:	b	405fa8 <__fxstatat@plt+0x2fe8>
  408bc8:	ldrb	w0, [x19, #39]
  408bcc:	cbz	w0, 405fa8 <__fxstatat@plt+0x2fe8>
  408bd0:	mov	x4, x19
  408bd4:	mov	w3, #0xffffffff            	// #-1
  408bd8:	mov	x2, x26
  408bdc:	mov	w1, w3
  408be0:	mov	x0, x28
  408be4:	bl	40542c <__fxstatat@plt+0x246c>
  408be8:	and	w0, w0, #0xff
  408bec:	cbnz	w0, 405fa8 <__fxstatat@plt+0x2fe8>
  408bf0:	ldrb	w0, [x19, #40]
  408bf4:	cbnz	w0, 408bc0 <__fxstatat@plt+0x5c00>
  408bf8:	cbz	w20, 409010 <__fxstatat@plt+0x6050>
  408bfc:	b	405fa8 <__fxstatat@plt+0x2fe8>
  408c00:	mov	w22, w24
  408c04:	mov	w20, w25
  408c08:	mov	w24, w21
  408c0c:	ldr	w25, [x29, #184]
  408c10:	b	408f60 <__fxstatat@plt+0x5fa0>
  408c14:	sub	sp, sp, #0x20
  408c18:	add	x27, sp, #0x20
  408c1c:	ldr	x0, [x29, #232]
  408c20:	str	x0, [x27]
  408c24:	ldr	x0, [x29, #696]
  408c28:	str	x0, [x27, #8]
  408c2c:	ldr	x0, [x29, #688]
  408c30:	str	x0, [x27, #16]
  408c34:	cbnz	w24, 408c48 <__fxstatat@plt+0x5c88>
  408c38:	ldr	w0, [x29, #576]
  408c3c:	and	w0, w0, #0xf000
  408c40:	cmp	w0, #0x4, lsl #12
  408c44:	b.eq	407360 <__fxstatat@plt+0x43a0>  // b.none
  408c48:	ldr	w0, [x29, #192]
  408c4c:	bic	w1, w22, w0
  408c50:	mov	x0, x26
  408c54:	bl	402f70 <mkdir@plt>
  408c58:	cbnz	w0, 407244 <__fxstatat@plt+0x4284>
  408c5c:	add	x2, x29, #0x230
  408c60:	mov	x1, x26
  408c64:	mov	w0, #0x0                   	// #0
  408c68:	bl	402e30 <__lxstat@plt>
  408c6c:	cbnz	w0, 407288 <__fxstatat@plt+0x42c8>
  408c70:	ldr	w20, [x29, #576]
  408c74:	and	w0, w20, #0x1c0
  408c78:	str	wzr, [x29, #184]
  408c7c:	cmp	w0, #0x1c0
  408c80:	b.ne	4072cc <__fxstatat@plt+0x430c>  // b.any
  408c84:	ldr	x0, [x29, #224]
  408c88:	ldrb	w0, [x0]
  408c8c:	cbz	w0, 40732c <__fxstatat@plt+0x436c>
  408c90:	ldrb	w0, [x19, #46]
  408c94:	cbz	w0, 407374 <__fxstatat@plt+0x43b4>
  408c98:	ldrb	w0, [x19, #24]
  408c9c:	cbz	w0, 40734c <__fxstatat@plt+0x438c>
  408ca0:	mov	w2, #0x5                   	// #5
  408ca4:	adrp	x1, 414000 <__fxstatat@plt+0x11040>
  408ca8:	add	x1, x1, #0x330
  408cac:	mov	x0, #0x0                   	// #0
  408cb0:	bl	402e70 <dcgettext@plt>
  408cb4:	mov	x20, x0
  408cb8:	mov	x1, x26
  408cbc:	mov	w0, #0x4                   	// #4
  408cc0:	bl	40daf8 <__fxstatat@plt+0xab38>
  408cc4:	mov	x2, x0
  408cc8:	mov	x1, x20
  408ccc:	mov	w0, #0x1                   	// #1
  408cd0:	bl	402a90 <__printf_chk@plt>
  408cd4:	b	407374 <__fxstatat@plt+0x43b4>
  408cd8:	ldr	w0, [x29, #184]
  408cdc:	str	w0, [x29, #136]
  408ce0:	b	408cec <__fxstatat@plt+0x5d2c>
  408ce4:	ldr	w0, [x29, #232]
  408ce8:	str	w0, [x29, #136]
  408cec:	ldr	x0, [x29, #176]
  408cf0:	add	x0, x21, x0
  408cf4:	bl	40fd38 <__fxstatat@plt+0xcd78>
  408cf8:	mov	x1, x0
  408cfc:	str	x0, [x29, #216]
  408d00:	sub	x0, x21, #0x1
  408d04:	add	x0, x1, x0
  408d08:	udiv	x1, x0, x21
  408d0c:	msub	x1, x1, x21, x0
  408d10:	sub	x0, x0, x1
  408d14:	str	x0, [x29, #152]
  408d18:	ldr	x20, [x29, #352]
  408d1c:	ldr	w0, [x29, #136]
  408d20:	cbz	w0, 407ae4 <__fxstatat@plt+0x4b24>
  408d24:	ldr	w0, [x19, #12]
  408d28:	str	w0, [x29, #112]
  408d2c:	ldr	w0, [x29, #184]
  408d30:	str	w0, [x29, #108]
  408d34:	add	x1, x29, #0x100
  408d38:	ldr	w0, [x29, #224]
  408d3c:	bl	4096bc <__fxstatat@plt+0x66fc>
  408d40:	mov	x1, #0x0                   	// #0
  408d44:	mov	x0, #0x0                   	// #0
  408d48:	mov	x21, #0x0                   	// #0
  408d4c:	str	w27, [x29, #136]
  408d50:	str	w23, [x29, #132]
  408d54:	ldr	w27, [x29, #112]
  408d58:	mov	x23, x1
  408d5c:	str	w24, [x29, #128]
  408d60:	str	x19, [x29, #120]
  408d64:	mov	x19, x0
  408d68:	str	w25, [x29, #116]
  408d6c:	ldr	w25, [x29, #184]
  408d70:	b	4082b0 <__fxstatat@plt+0x52f0>
  408d74:	ldr	x20, [x29, #352]
  408d78:	ldr	w0, [x29, #232]
  408d7c:	str	w0, [x29, #108]
  408d80:	mov	w0, #0x1                   	// #1
  408d84:	str	w0, [x29, #112]
  408d88:	b	408d34 <__fxstatat@plt+0x5d74>
  408d8c:	ldr	w0, [x19, #12]
  408d90:	cmp	w0, #0x3
  408d94:	b.eq	408ce4 <__fxstatat@plt+0x5d24>  // b.none
  408d98:	mov	x0, #0x7fffffffffffffff    	// #9223372036854775807
  408d9c:	sub	x2, x0, x21
  408da0:	str	x2, [x29, #216]
  408da4:	ldr	w0, [x29, #360]
  408da8:	cmp	w0, #0x20, lsl #12
  408dac:	mov	w1, #0x20000               	// #131072
  408db0:	csel	w0, w0, w1, ge  // ge = tcont
  408db4:	ldr	x1, [x29, #176]
  408db8:	sxtw	x0, w0
  408dbc:	bl	40a938 <__fxstatat@plt+0x7978>
  408dc0:	cmp	w20, #0x8, lsl #12
  408dc4:	b.eq	407fec <__fxstatat@plt+0x502c>  // b.none
  408dc8:	ldr	w20, [x29, #232]
  408dcc:	b	407a8c <__fxstatat@plt+0x4acc>
  408dd0:	mov	w20, #0x15                  	// #21
  408dd4:	b	407bc8 <__fxstatat@plt+0x4c08>
  408dd8:	tbnz	w22, #31, 407be0 <__fxstatat@plt+0x4c20>
  408ddc:	mov	w24, #0x1                   	// #1
  408de0:	b	4079e0 <__fxstatat@plt+0x4a20>
  408de4:	mov	x0, x22
  408de8:	bl	402ce0 <free@plt>
  408dec:	ldrb	w22, [x19, #37]
  408df0:	cbnz	w22, 4088a4 <__fxstatat@plt+0x58e4>
  408df4:	ldrb	w21, [x19, #29]
  408df8:	mov	w20, #0x1                   	// #1
  408dfc:	cbz	w21, 408f1c <__fxstatat@plt+0x5f5c>
  408e00:	ldr	w2, [x29, #716]
  408e04:	ldr	w1, [x29, #712]
  408e08:	mov	x0, x26
  408e0c:	bl	402cb0 <lchown@plt>
  408e10:	cbz	w0, 408928 <__fxstatat@plt+0x5968>
  408e14:	mov	x0, x19
  408e18:	bl	405b08 <__fxstatat@plt+0x2b48>
  408e1c:	ands	w20, w0, #0xff
  408e20:	b.eq	4088a8 <__fxstatat@plt+0x58e8>  // b.none
  408e24:	mov	w21, w22
  408e28:	b	408f1c <__fxstatat@plt+0x5f5c>
  408e2c:	mov	w24, w0
  408e30:	b	405fa8 <__fxstatat@plt+0x2fe8>
  408e34:	mov	x4, x19
  408e38:	mov	w3, w24
  408e3c:	mov	w2, w23
  408e40:	mov	x1, x26
  408e44:	mov	x0, x28
  408e48:	bl	4058dc <__fxstatat@plt+0x291c>
  408e4c:	mov	w1, #0x12                  	// #18
  408e50:	and	w1, w22, w1
  408e54:	str	w1, [x29, #192]
  408e58:	ands	w0, w0, #0xff
  408e5c:	b.ne	4071d4 <__fxstatat@plt+0x4214>  // b.any
  408e60:	mov	w24, w0
  408e64:	b	405fa8 <__fxstatat@plt+0x2fe8>
  408e68:	str	xzr, [x29, #200]
  408e6c:	ldrb	w0, [x19, #43]
  408e70:	and	w22, w23, #0xfff
  408e74:	cbz	w0, 408e80 <__fxstatat@plt+0x5ec0>
  408e78:	ldr	w22, [x19, #16]
  408e7c:	and	w22, w22, #0xfff
  408e80:	ldrb	w0, [x19, #29]
  408e84:	cbnz	w0, 4071a0 <__fxstatat@plt+0x41e0>
  408e88:	and	w27, w23, #0xf000
  408e8c:	cmp	w27, #0x4, lsl #12
  408e90:	b.eq	408e34 <__fxstatat@plt+0x5e74>  // b.none
  408e94:	mov	x4, x19
  408e98:	mov	w3, w24
  408e9c:	mov	w2, w23
  408ea0:	mov	x1, x26
  408ea4:	mov	x0, x28
  408ea8:	bl	4058dc <__fxstatat@plt+0x291c>
  408eac:	str	wzr, [x29, #192]
  408eb0:	ands	w0, w0, #0xff
  408eb4:	b.eq	408e2c <__fxstatat@plt+0x5e6c>  // b.none
  408eb8:	ldrb	w20, [x19, #44]
  408ebc:	cbz	w20, 407730 <__fxstatat@plt+0x4770>
  408ec0:	ldrb	w0, [x28]
  408ec4:	cmp	w0, #0x2f
  408ec8:	b.eq	408ef4 <__fxstatat@plt+0x5f34>  // b.none
  408ecc:	mov	x0, x26
  408ed0:	bl	40ab9c <__fxstatat@plt+0x7bdc>
  408ed4:	mov	x21, x0
  408ed8:	mov	x1, x0
  408edc:	adrp	x0, 414000 <__fxstatat@plt+0x11040>
  408ee0:	add	x0, x0, #0x360
  408ee4:	bl	402c70 <strcmp@plt>
  408ee8:	cbnz	w0, 4075b0 <__fxstatat@plt+0x45f0>
  408eec:	mov	x0, x21
  408ef0:	bl	402ce0 <free@plt>
  408ef4:	mov	w4, #0xffffffff            	// #-1
  408ef8:	ldrb	w3, [x19, #22]
  408efc:	mov	x2, x26
  408f00:	mov	w1, #0xffffff9c            	// #-100
  408f04:	mov	x0, x28
  408f08:	bl	409bd0 <__fxstatat@plt+0x6c10>
  408f0c:	mov	w22, w0
  408f10:	mov	w21, #0x0                   	// #0
  408f14:	cmp	w0, #0x0
  408f18:	b.gt	407654 <__fxstatat@plt+0x4694>
  408f1c:	cbnz	w24, 408f3c <__fxstatat@plt+0x5f7c>
  408f20:	ldrb	w0, [x19, #20]
  408f24:	eor	w0, w0, #0x1
  408f28:	cmp	w27, #0x4, lsl #12
  408f2c:	cset	w1, ne  // ne = any
  408f30:	ands	w0, w1, w0
  408f34:	b.ne	408934 <__fxstatat@plt+0x5974>  // b.any
  408f38:	mov	w24, w0
  408f3c:	cbnz	w25, 408968 <__fxstatat@plt+0x59a8>
  408f40:	mov	w22, w24
  408f44:	mov	w24, #0x1                   	// #1
  408f48:	cmp	w27, #0x4, lsl #12
  408f4c:	cset	w1, ne  // ne = any
  408f50:	ldrb	w0, [x19, #23]
  408f54:	tst	w1, w0
  408f58:	b.ne	405fa8 <__fxstatat@plt+0x2fe8>  // b.any
  408f5c:	cbnz	w21, 405fa8 <__fxstatat@plt+0x2fe8>
  408f60:	ldrb	w0, [x19, #31]
  408f64:	cbz	w0, 408fbc <__fxstatat@plt+0x5ffc>
  408f68:	ldr	x0, [x29, #760]
  408f6c:	str	x0, [x29, #432]
  408f70:	ldr	x0, [x29, #768]
  408f74:	str	x0, [x29, #440]
  408f78:	ldr	x0, [x29, #776]
  408f7c:	str	x0, [x29, #448]
  408f80:	ldr	x0, [x29, #784]
  408f84:	str	x0, [x29, #456]
  408f88:	cbz	w20, 4089a4 <__fxstatat@plt+0x59e4>
  408f8c:	add	x1, x29, #0x1b0
  408f90:	mov	x0, x26
  408f94:	bl	40f478 <__fxstatat@plt+0xc4b8>
  408f98:	mov	w21, w0
  408f9c:	cbz	w0, 408fb0 <__fxstatat@plt+0x5ff0>
  408fa0:	bl	402f10 <__errno_location@plt>
  408fa4:	ldr	w0, [x0]
  408fa8:	cmp	w0, #0x26
  408fac:	csel	w21, w21, wzr, ne  // ne = any
  408fb0:	cmp	w21, #0x0
  408fb4:	cset	w0, ne  // ne = any
  408fb8:	cbnz	w0, 4089bc <__fxstatat@plt+0x59fc>
  408fbc:	cbnz	w20, 408bc8 <__fxstatat@plt+0x5c08>
  408fc0:	ldrb	w0, [x19, #29]
  408fc4:	cbz	w0, 409008 <__fxstatat@plt+0x6048>
  408fc8:	cbnz	w22, 408fdc <__fxstatat@plt+0x601c>
  408fcc:	ldr	x1, [x29, #712]
  408fd0:	ldr	x0, [x29, #584]
  408fd4:	cmp	x1, x0
  408fd8:	b.eq	409008 <__fxstatat@plt+0x6048>  // b.none
  408fdc:	add	x5, x29, #0x230
  408fe0:	mov	w4, w22
  408fe4:	add	x3, x29, #0x2b0
  408fe8:	mov	w2, #0xffffffff            	// #-1
  408fec:	mov	x1, x26
  408ff0:	mov	x0, x19
  408ff4:	bl	405b48 <__fxstatat@plt+0x2b88>
  408ff8:	cmn	w0, #0x1
  408ffc:	b.eq	408bb8 <__fxstatat@plt+0x5bf8>  // b.none
  409000:	cbnz	w0, 408a0c <__fxstatat@plt+0x5a4c>
  409004:	and	w23, w23, #0xfffff1ff
  409008:	ldrb	w0, [x19, #39]
  40900c:	cbnz	w0, 408a14 <__fxstatat@plt+0x5a54>
  409010:	ldr	x0, [x19, #24]
  409014:	and	x0, x0, #0xffffffffffffff
  409018:	and	x0, x0, #0xffff0000000000ff
  40901c:	cbnz	x0, 408a38 <__fxstatat@plt+0x5a78>
  409020:	ldrb	w27, [x19, #43]
  409024:	cbnz	w27, 408a64 <__fxstatat@plt+0x5aa4>
  409028:	ldrb	w0, [x19, #32]
  40902c:	and	w0, w22, w0
  409030:	ands	w21, w0, #0xff
  409034:	b.ne	408a80 <__fxstatat@plt+0x5ac0>  // b.any
  409038:	ldr	w0, [x29, #192]
  40903c:	cbnz	w0, 408ab4 <__fxstatat@plt+0x5af4>
  409040:	cbz	w25, 405fa8 <__fxstatat@plt+0x2fe8>
  409044:	ldr	w0, [x29, #168]
  409048:	ldr	w1, [x29, #192]
  40904c:	orr	w1, w0, w1
  409050:	mov	x0, x26
  409054:	bl	402a10 <chmod@plt>
  409058:	cbz	w0, 405fa8 <__fxstatat@plt+0x2fe8>
  40905c:	bl	402f10 <__errno_location@plt>
  409060:	ldr	w20, [x0]
  409064:	mov	w2, #0x5                   	// #5
  409068:	adrp	x1, 414000 <__fxstatat@plt+0x11040>
  40906c:	add	x1, x1, #0x508
  409070:	mov	x0, #0x0                   	// #0
  409074:	bl	402e70 <dcgettext@plt>
  409078:	mov	x22, x0
  40907c:	mov	x1, x26
  409080:	mov	w0, #0x4                   	// #4
  409084:	bl	40daf8 <__fxstatat@plt+0xab38>
  409088:	mov	x3, x0
  40908c:	mov	x2, x22
  409090:	mov	w1, w20
  409094:	mov	w0, #0x0                   	// #0
  409098:	bl	402850 <error@plt>
  40909c:	ldrb	w0, [x19, #36]
  4090a0:	cmp	w0, #0x0
  4090a4:	csel	w24, w24, w21, eq  // eq = none
  4090a8:	b	405fa8 <__fxstatat@plt+0x2fe8>
  4090ac:	ldrb	w0, [x19, #34]
  4090b0:	cbz	w0, 409140 <__fxstatat@plt+0x6180>
  4090b4:	ldrb	w0, [x19, #23]
  4090b8:	str	xzr, [x29, #200]
  4090bc:	cbnz	w0, 408e6c <__fxstatat@plt+0x5eac>
  4090c0:	ldr	w0, [x29, #708]
  4090c4:	cmp	w0, #0x1
  4090c8:	b.hi	4090ec <__fxstatat@plt+0x612c>  // b.pmore
  4090cc:	cbz	w25, 4090dc <__fxstatat@plt+0x611c>
  4090d0:	ldr	w0, [x19, #4]
  4090d4:	cmp	w0, #0x3
  4090d8:	b.eq	4090ec <__fxstatat@plt+0x612c>  // b.none
  4090dc:	ldr	w0, [x19, #4]
  4090e0:	str	xzr, [x29, #200]
  4090e4:	cmp	w0, #0x4
  4090e8:	b.ne	406e60 <__fxstatat@plt+0x3ea0>  // b.any
  4090ec:	ldr	x2, [x29, #688]
  4090f0:	ldr	x1, [x29, #696]
  4090f4:	mov	x0, x26
  4090f8:	bl	4095dc <__fxstatat@plt+0x661c>
  4090fc:	str	x0, [x29, #200]
  409100:	ldr	x0, [x29, #200]
  409104:	cbz	x0, 406e60 <__fxstatat@plt+0x3ea0>
  409108:	and	w0, w23, #0xf000
  40910c:	cmp	w0, #0x4, lsl #12
  409110:	b.eq	406d94 <__fxstatat@plt+0x3dd4>  // b.none
  409114:	mov	w4, w21
  409118:	ldrb	w3, [x19, #46]
  40911c:	mov	w2, #0x1                   	// #1
  409120:	mov	x1, x26
  409124:	ldr	x0, [x29, #200]
  409128:	bl	4057d8 <__fxstatat@plt+0x2818>
  40912c:	ands	w24, w0, #0xff
  409130:	b.ne	405fa8 <__fxstatat@plt+0x2fe8>  // b.any
  409134:	ldrb	w0, [x19, #37]
  409138:	cbz	w0, 4076b8 <__fxstatat@plt+0x46f8>
  40913c:	bl	4056cc <__fxstatat@plt+0x270c>
  409140:	str	xzr, [x29, #200]
  409144:	b	408e6c <__fxstatat@plt+0x5eac>
  409148:	ldrb	w0, [x19, #46]
  40914c:	cbnz	w0, 406d54 <__fxstatat@plt+0x3d94>
  409150:	str	xzr, [x29, #200]
  409154:	cbz	w27, 408e6c <__fxstatat@plt+0x5eac>
  409158:	ldrb	w0, [x19, #42]
  40915c:	cbz	w0, 40916c <__fxstatat@plt+0x61ac>
  409160:	and	w0, w23, #0xf000
  409164:	cmp	w0, #0x4, lsl #12
  409168:	b.eq	406d74 <__fxstatat@plt+0x3db4>  // b.none
  40916c:	ldrb	w0, [x19, #24]
  409170:	cbz	w0, 4090ac <__fxstatat@plt+0x60ec>
  409174:	ldr	w0, [x29, #708]
  409178:	cmp	w0, #0x1
  40917c:	b.eq	406e40 <__fxstatat@plt+0x3e80>  // b.none
  409180:	ldrb	w0, [x19, #34]
  409184:	cbnz	w0, 406e54 <__fxstatat@plt+0x3e94>
  409188:	str	xzr, [x29, #200]
  40918c:	b	406e68 <__fxstatat@plt+0x3ea8>
  409190:	and	w0, w23, #0xf000
  409194:	cmp	w0, #0x4, lsl #12
  409198:	b.eq	4066bc <__fxstatat@plt+0x36fc>  // b.none
  40919c:	ldrb	w0, [x19, #24]
  4091a0:	cbz	w0, 406854 <__fxstatat@plt+0x3894>
  4091a4:	ldr	w0, [x19]
  4091a8:	cbz	w0, 406854 <__fxstatat@plt+0x3894>
  4091ac:	ldr	w0, [x29, #704]
  4091b0:	and	w0, w0, #0xf000
  4091b4:	cmp	w0, #0x4, lsl #12
  4091b8:	b.eq	406890 <__fxstatat@plt+0x38d0>  // b.none
  4091bc:	ldr	w27, [x19]
  4091c0:	cbnz	w27, 4068a8 <__fxstatat@plt+0x38e8>
  4091c4:	ldr	w24, [x29, #208]
  4091c8:	mov	w27, #0x11                  	// #17
  4091cc:	str	xzr, [x29, #208]
  4091d0:	b	406c20 <__fxstatat@plt+0x3c60>
  4091d4:	ldrb	w0, [x19, #24]
  4091d8:	cbz	w0, 40668c <__fxstatat@plt+0x36cc>
  4091dc:	ldr	w0, [x19, #8]
  4091e0:	cmp	w0, #0x2
  4091e4:	b.eq	40922c <__fxstatat@plt+0x626c>  // b.none
  4091e8:	cmp	w0, #0x3
  4091ec:	b.eq	409214 <__fxstatat@plt+0x6254>  // b.none
  4091f0:	cmp	w0, #0x4
  4091f4:	b.ne	40668c <__fxstatat@plt+0x36cc>  // b.any
  4091f8:	ldrb	w0, [x19, #47]
  4091fc:	cbz	w0, 40668c <__fxstatat@plt+0x36cc>
  409200:	ldr	w1, [x29, #576]
  409204:	mov	x0, x26
  409208:	bl	404c9c <__fxstatat@plt+0x1cdc>
  40920c:	and	w0, w0, #0xff
  409210:	cbnz	w0, 40668c <__fxstatat@plt+0x36cc>
  409214:	add	x2, x29, #0x230
  409218:	mov	x1, x26
  40921c:	mov	x0, x19
  409220:	bl	404cf4 <__fxstatat@plt+0x1d34>
  409224:	and	w0, w0, #0xff
  409228:	cbnz	w0, 40668c <__fxstatat@plt+0x36cc>
  40922c:	mov	w24, #0x1                   	// #1
  409230:	ldr	x0, [x29, #824]
  409234:	cbz	x0, 405fa8 <__fxstatat@plt+0x2fe8>
  409238:	mov	w0, #0x1                   	// #1
  40923c:	ldr	x1, [x29, #824]
  409240:	strb	w0, [x1]
  409244:	b	405fa8 <__fxstatat@plt+0x2fe8>
  409248:	ldrb	w0, [x19, #24]
  40924c:	cbz	w0, 406678 <__fxstatat@plt+0x36b8>
  409250:	b	4091dc <__fxstatat@plt+0x621c>
  409254:	mov	w24, w0
  409258:	b	4060ac <__fxstatat@plt+0x30ec>
  40925c:	mov	w24, w20
  409260:	b	4060ac <__fxstatat@plt+0x30ec>
  409264:	mov	w24, w27
  409268:	b	4060ac <__fxstatat@plt+0x30ec>
  40926c:	mov	w24, w27
  409270:	b	4060ac <__fxstatat@plt+0x30ec>
  409274:	mov	w24, w20
  409278:	b	4060ac <__fxstatat@plt+0x30ec>
  40927c:	mov	w24, w0
  409280:	b	4060ac <__fxstatat@plt+0x30ec>
  409284:	mov	w24, w0
  409288:	b	4060ac <__fxstatat@plt+0x30ec>
  40928c:	mov	w24, w0
  409290:	b	4060ac <__fxstatat@plt+0x30ec>
  409294:	mov	w24, w27
  409298:	b	4060ac <__fxstatat@plt+0x30ec>
  40929c:	ldr	x0, [x29, #200]
  4092a0:	ldr	w0, [x0, #16]
  4092a4:	and	w0, w0, #0xf000
  4092a8:	cmp	w0, #0xa, lsl #12
  4092ac:	b.eq	40649c <__fxstatat@plt+0x34dc>  // b.none
  4092b0:	ldr	w0, [x27, #16]
  4092b4:	and	w0, w0, #0xf000
  4092b8:	cmp	w0, #0xa, lsl #12
  4092bc:	b.eq	40649c <__fxstatat@plt+0x34dc>  // b.none
  4092c0:	b	406458 <__fxstatat@plt+0x3498>
  4092c4:	mov	w24, w21
  4092c8:	ldr	x0, [x29, #824]
  4092cc:	cbnz	x0, 405de0 <__fxstatat@plt+0x2e20>
  4092d0:	ldrb	w0, [x19, #49]
  4092d4:	cbnz	w0, 40603c <__fxstatat@plt+0x307c>
  4092d8:	mov	x21, x26
  4092dc:	mov	w27, #0x0                   	// #0
  4092e0:	b	405df8 <__fxstatat@plt+0x2e38>
  4092e4:	ldr	x0, [x29, #216]
  4092e8:	bl	402ce0 <free@plt>
  4092ec:	b	4076a8 <__fxstatat@plt+0x46e8>
  4092f0:	ldr	w0, [x29, #448]
  4092f4:	and	w0, w0, #0xf000
  4092f8:	cmp	w0, #0x8, lsl #12
  4092fc:	b.eq	408d8c <__fxstatat@plt+0x5dcc>  // b.none
  409300:	mov	x0, #0x7fffffffffffffff    	// #9223372036854775807
  409304:	sub	x2, x0, x21
  409308:	str	x2, [x29, #216]
  40930c:	ldr	w0, [x29, #360]
  409310:	cmp	w0, #0x20, lsl #12
  409314:	mov	w1, #0x20000               	// #131072
  409318:	csel	w0, w0, w1, ge  // ge = tcont
  40931c:	ldr	x1, [x29, #176]
  409320:	sxtw	x0, w0
  409324:	bl	40a938 <__fxstatat@plt+0x7978>
  409328:	ldr	w20, [x29, #232]
  40932c:	ldr	x1, [x29, #352]
  409330:	ldr	x2, [x29, #176]
  409334:	cmp	x1, x2
  409338:	b.cs	407a8c <__fxstatat@plt+0x4acc>  // b.hs, b.nlast
  40933c:	add	x1, x1, #0x1
  409340:	str	x1, [x29, #176]
  409344:	b	407a8c <__fxstatat@plt+0x4acc>
  409348:	mov	x0, x21
  40934c:	bl	402ce0 <free@plt>
  409350:	mov	x0, x22
  409354:	bl	402ce0 <free@plt>
  409358:	b	408dec <__fxstatat@plt+0x5e2c>
  40935c:	ldr	x0, [x19, #64]
  409360:	str	x0, [x29, #208]
  409364:	mov	w24, w25
  409368:	mov	w27, #0x11                  	// #17
  40936c:	cbz	x0, 406c64 <__fxstatat@plt+0x3ca4>
  409370:	mov	w24, w25
  409374:	mov	w27, #0x11                  	// #17
  409378:	str	xzr, [x29, #208]
  40937c:	b	406c2c <__fxstatat@plt+0x3c6c>
  409380:	mov	x0, x28
  409384:	bl	40ac70 <__fxstatat@plt+0x7cb0>
  409388:	str	x0, [x29, #200]
  40938c:	ldrb	w0, [x0]
  409390:	cmp	w0, #0x2e
  409394:	b.eq	4069ec <__fxstatat@plt+0x3a2c>  // b.none
  409398:	ldr	w0, [x29, #576]
  40939c:	and	w0, w0, #0xf000
  4093a0:	cmp	w0, #0x4, lsl #12
  4093a4:	b.ne	4068c0 <__fxstatat@plt+0x3900>  // b.any
  4093a8:	ldr	w24, [x29, #208]
  4093ac:	mov	w27, #0x11                  	// #17
  4093b0:	str	xzr, [x29, #208]
  4093b4:	b	406c20 <__fxstatat@plt+0x3c60>
  4093b8:	sub	sp, sp, #0x30
  4093bc:	stp	x29, x30, [sp, #16]
  4093c0:	add	x29, sp, #0x10
  4093c4:	cbz	x3, 409450 <__fxstatat@plt+0x6490>
  4093c8:	and	w2, w2, #0xff
  4093cc:	ldr	w6, [x3]
  4093d0:	cmp	w6, #0x3
  4093d4:	b.hi	409470 <__fxstatat@plt+0x64b0>  // b.pmore
  4093d8:	ldr	w6, [x3, #12]
  4093dc:	sub	w7, w6, #0x1
  4093e0:	cmp	w7, #0x2
  4093e4:	b.hi	409490 <__fxstatat@plt+0x64d0>  // b.pmore
  4093e8:	ldr	w7, [x3, #56]
  4093ec:	cmp	w7, #0x2
  4093f0:	b.hi	4094b0 <__fxstatat@plt+0x64f0>  // b.pmore
  4093f4:	ldrb	w8, [x3, #23]
  4093f8:	cbz	w8, 409404 <__fxstatat@plt+0x6444>
  4093fc:	ldrb	w8, [x3, #44]
  409400:	cbnz	w8, 4094d0 <__fxstatat@plt+0x6510>
  409404:	cmp	w6, #0x2
  409408:	ccmp	w7, #0x2, #0x0, ne  // ne = any
  40940c:	b.eq	4094f0 <__fxstatat@plt+0x6530>  // b.none
  409410:	adrp	x6, 429000 <__fxstatat@plt+0x26040>
  409414:	add	x6, x6, #0x520
  409418:	str	x0, [x6, #1032]
  40941c:	str	x1, [x6, #1040]
  409420:	strb	wzr, [sp, #47]
  409424:	str	x5, [sp, #8]
  409428:	str	x4, [sp]
  40942c:	add	x7, sp, #0x2f
  409430:	mov	w6, #0x1                   	// #1
  409434:	mov	x5, x3
  409438:	mov	x4, #0x0                   	// #0
  40943c:	mov	x3, #0x0                   	// #0
  409440:	bl	405d78 <__fxstatat@plt+0x2db8>
  409444:	ldp	x29, x30, [sp, #16]
  409448:	add	sp, sp, #0x30
  40944c:	ret
  409450:	adrp	x3, 414000 <__fxstatat@plt+0x11040>
  409454:	add	x3, x3, #0x740
  409458:	mov	w2, #0xb86                 	// #2950
  40945c:	adrp	x1, 414000 <__fxstatat@plt+0x11040>
  409460:	add	x1, x1, #0x630
  409464:	adrp	x0, 414000 <__fxstatat@plt+0x11040>
  409468:	add	x0, x0, #0x640
  40946c:	bl	402f00 <__assert_fail@plt>
  409470:	adrp	x3, 414000 <__fxstatat@plt+0x11040>
  409474:	add	x3, x3, #0x740
  409478:	mov	w2, #0xb87                 	// #2951
  40947c:	adrp	x1, 414000 <__fxstatat@plt+0x11040>
  409480:	add	x1, x1, #0x630
  409484:	adrp	x0, 414000 <__fxstatat@plt+0x11040>
  409488:	add	x0, x0, #0x650
  40948c:	bl	402f00 <__assert_fail@plt>
  409490:	adrp	x3, 414000 <__fxstatat@plt+0x11040>
  409494:	add	x3, x3, #0x740
  409498:	mov	w2, #0xb88                 	// #2952
  40949c:	adrp	x1, 414000 <__fxstatat@plt+0x11040>
  4094a0:	add	x1, x1, #0x630
  4094a4:	adrp	x0, 414000 <__fxstatat@plt+0x11040>
  4094a8:	add	x0, x0, #0x678
  4094ac:	bl	402f00 <__assert_fail@plt>
  4094b0:	adrp	x3, 414000 <__fxstatat@plt+0x11040>
  4094b4:	add	x3, x3, #0x740
  4094b8:	mov	w2, #0xb89                 	// #2953
  4094bc:	adrp	x1, 414000 <__fxstatat@plt+0x11040>
  4094c0:	add	x1, x1, #0x630
  4094c4:	adrp	x0, 414000 <__fxstatat@plt+0x11040>
  4094c8:	add	x0, x0, #0x6a0
  4094cc:	bl	402f00 <__assert_fail@plt>
  4094d0:	adrp	x3, 414000 <__fxstatat@plt+0x11040>
  4094d4:	add	x3, x3, #0x740
  4094d8:	mov	w2, #0xb8a                 	// #2954
  4094dc:	adrp	x1, 414000 <__fxstatat@plt+0x11040>
  4094e0:	add	x1, x1, #0x630
  4094e4:	adrp	x0, 414000 <__fxstatat@plt+0x11040>
  4094e8:	add	x0, x0, #0x6c8
  4094ec:	bl	402f00 <__assert_fail@plt>
  4094f0:	adrp	x3, 414000 <__fxstatat@plt+0x11040>
  4094f4:	add	x3, x3, #0x740
  4094f8:	mov	w2, #0xb8b                 	// #2955
  4094fc:	adrp	x1, 414000 <__fxstatat@plt+0x11040>
  409500:	add	x1, x1, #0x630
  409504:	adrp	x0, 414000 <__fxstatat@plt+0x11040>
  409508:	add	x0, x0, #0x6f0
  40950c:	bl	402f00 <__assert_fail@plt>
  409510:	ldr	x0, [x0]
  409514:	udiv	x2, x0, x1
  409518:	msub	x0, x2, x1, x0
  40951c:	ret
  409520:	ldr	x3, [x0]
  409524:	ldr	x2, [x1]
  409528:	cmp	x3, x2
  40952c:	b.eq	409538 <__fxstatat@plt+0x6578>  // b.none
  409530:	mov	w0, #0x0                   	// #0
  409534:	ret
  409538:	ldr	x2, [x0, #8]
  40953c:	ldr	x0, [x1, #8]
  409540:	cmp	x2, x0
  409544:	cset	w0, eq  // eq = none
  409548:	b	409534 <__fxstatat@plt+0x6574>
  40954c:	stp	x29, x30, [sp, #-32]!
  409550:	mov	x29, sp
  409554:	str	x19, [sp, #16]
  409558:	mov	x19, x0
  40955c:	ldr	x0, [x0, #16]
  409560:	bl	402ce0 <free@plt>
  409564:	mov	x0, x19
  409568:	bl	402ce0 <free@plt>
  40956c:	ldr	x19, [sp, #16]
  409570:	ldp	x29, x30, [sp], #32
  409574:	ret
  409578:	stp	x29, x30, [sp, #-48]!
  40957c:	mov	x29, sp
  409580:	str	x0, [sp, #24]
  409584:	str	x1, [sp, #32]
  409588:	str	xzr, [sp, #40]
  40958c:	add	x1, sp, #0x18
  409590:	adrp	x0, 429000 <__fxstatat@plt+0x26040>
  409594:	ldr	x0, [x0, #2360]
  409598:	bl	40bfac <__fxstatat@plt+0x8fec>
  40959c:	cbz	x0, 4095a4 <__fxstatat@plt+0x65e4>
  4095a0:	bl	40954c <__fxstatat@plt+0x658c>
  4095a4:	ldp	x29, x30, [sp], #48
  4095a8:	ret
  4095ac:	stp	x29, x30, [sp, #-48]!
  4095b0:	mov	x29, sp
  4095b4:	str	x0, [sp, #24]
  4095b8:	str	x1, [sp, #32]
  4095bc:	add	x1, sp, #0x18
  4095c0:	adrp	x0, 429000 <__fxstatat@plt+0x26040>
  4095c4:	ldr	x0, [x0, #2360]
  4095c8:	bl	40b7ac <__fxstatat@plt+0x87ec>
  4095cc:	cbz	x0, 4095d4 <__fxstatat@plt+0x6614>
  4095d0:	ldr	x0, [x0, #16]
  4095d4:	ldp	x29, x30, [sp], #48
  4095d8:	ret
  4095dc:	stp	x29, x30, [sp, #-48]!
  4095e0:	mov	x29, sp
  4095e4:	stp	x19, x20, [sp, #16]
  4095e8:	stp	x21, x22, [sp, #32]
  4095ec:	mov	x22, x0
  4095f0:	mov	x21, x1
  4095f4:	mov	x20, x2
  4095f8:	mov	x0, #0x18                  	// #24
  4095fc:	bl	40fd38 <__fxstatat@plt+0xcd78>
  409600:	mov	x19, x0
  409604:	mov	x0, x22
  409608:	bl	40ff98 <__fxstatat@plt+0xcfd8>
  40960c:	str	x0, [x19, #16]
  409610:	str	x21, [x19]
  409614:	str	x20, [x19, #8]
  409618:	mov	x1, x19
  40961c:	adrp	x0, 429000 <__fxstatat@plt+0x26040>
  409620:	ldr	x0, [x0, #2360]
  409624:	bl	40bf6c <__fxstatat@plt+0x8fac>
  409628:	cbz	x0, 409658 <__fxstatat@plt+0x6698>
  40962c:	mov	x20, x0
  409630:	mov	x0, #0x0                   	// #0
  409634:	cmp	x19, x20
  409638:	b.eq	409648 <__fxstatat@plt+0x6688>  // b.none
  40963c:	mov	x0, x19
  409640:	bl	40954c <__fxstatat@plt+0x658c>
  409644:	ldr	x0, [x20, #16]
  409648:	ldp	x19, x20, [sp, #16]
  40964c:	ldp	x21, x22, [sp, #32]
  409650:	ldp	x29, x30, [sp], #48
  409654:	ret
  409658:	bl	40ffc4 <__fxstatat@plt+0xd004>
  40965c:	stp	x29, x30, [sp, #-16]!
  409660:	mov	x29, sp
  409664:	adrp	x4, 409000 <__fxstatat@plt+0x6040>
  409668:	add	x4, x4, #0x54c
  40966c:	adrp	x3, 409000 <__fxstatat@plt+0x6040>
  409670:	add	x3, x3, #0x520
  409674:	adrp	x2, 409000 <__fxstatat@plt+0x6040>
  409678:	add	x2, x2, #0x510
  40967c:	mov	x1, #0x0                   	// #0
  409680:	mov	x0, #0x67                  	// #103
  409684:	bl	40ba34 <__fxstatat@plt+0x8a74>
  409688:	adrp	x1, 429000 <__fxstatat@plt+0x26040>
  40968c:	str	x0, [x1, #2360]
  409690:	cbz	x0, 40969c <__fxstatat@plt+0x66dc>
  409694:	ldp	x29, x30, [sp], #16
  409698:	ret
  40969c:	bl	40ffc4 <__fxstatat@plt+0xd004>
  4096a0:	stp	x29, x30, [sp, #-16]!
  4096a4:	mov	x29, sp
  4096a8:	adrp	x0, 429000 <__fxstatat@plt+0x26040>
  4096ac:	ldr	x0, [x0, #2360]
  4096b0:	bl	40bbc0 <__fxstatat@plt+0x8c00>
  4096b4:	ldp	x29, x30, [sp], #16
  4096b8:	ret
  4096bc:	str	w0, [x1]
  4096c0:	str	xzr, [x1, #24]
  4096c4:	str	xzr, [x1, #40]
  4096c8:	str	xzr, [x1, #8]
  4096cc:	strb	wzr, [x1, #32]
  4096d0:	strb	wzr, [x1, #33]
  4096d4:	mov	w0, #0x1                   	// #1
  4096d8:	str	w0, [x1, #16]
  4096dc:	ret
  4096e0:	mov	x12, #0x1050                	// #4176
  4096e4:	sub	sp, sp, x12
  4096e8:	stp	x29, x30, [sp]
  4096ec:	mov	x29, sp
  4096f0:	stp	x20, x21, [sp, #16]
  4096f4:	stp	x22, x23, [sp, #32]
  4096f8:	stp	x24, x25, [sp, #48]
  4096fc:	stp	x26, x27, [sp, #64]
  409700:	mov	x20, x0
  409704:	ldr	x27, [x0, #40]
  409708:	mov	w21, #0x0                   	// #0
  40970c:	mov	x26, #0x1000                	// #4096
  409710:	mov	w25, #0x48                  	// #72
  409714:	mov	x24, #0x660b                	// #26123
  409718:	movk	x24, #0xc020, lsl #16
  40971c:	add	x22, sp, #0x70
  409720:	mov	x2, x26
  409724:	mov	w1, #0x0                   	// #0
  409728:	add	x0, sp, #0x50
  40972c:	bl	402ab0 <memset@plt>
  409730:	ldr	x0, [x20, #8]
  409734:	str	x0, [sp, #80]
  409738:	ldr	w1, [x20, #16]
  40973c:	str	w1, [sp, #96]
  409740:	str	w25, [sp, #104]
  409744:	mvn	x0, x0
  409748:	str	x0, [sp, #88]
  40974c:	add	x2, sp, #0x50
  409750:	mov	x1, x24
  409754:	ldr	w0, [x20]
  409758:	bl	402f90 <ioctl@plt>
  40975c:	tbnz	w0, #31, 4097d4 <__fxstatat@plt+0x6814>
  409760:	ldr	w0, [sp, #100]
  409764:	cbz	w0, 4097ec <__fxstatat@plt+0x682c>
  409768:	ldr	x1, [x20, #24]
  40976c:	mov	w0, w0
  409770:	mvn	x2, x0
  409774:	cmp	x1, x2
  409778:	b.hi	409804 <__fxstatat@plt+0x6844>  // b.pmore
  40977c:	add	x1, x1, x0
  409780:	str	x1, [x20, #24]
  409784:	ldr	x0, [x20, #40]
  409788:	sub	x27, x27, x0
  40978c:	mov	x2, #0x18                  	// #24
  409790:	mul	x3, x1, x2
  409794:	umulh	x2, x1, x2
  409798:	cmp	x2, #0x0
  40979c:	cset	x23, ne  // ne = any
  4097a0:	cmp	x3, #0x0
  4097a4:	csinc	x23, x23, xzr, ge  // ge = tcont
  4097a8:	cbnz	w23, 409824 <__fxstatat@plt+0x6864>
  4097ac:	add	x1, x1, x1, lsl #1
  4097b0:	lsl	x1, x1, #3
  4097b4:	bl	40fdb4 <__fxstatat@plt+0xcdf4>
  4097b8:	str	x0, [x20, #40]
  4097bc:	add	x27, x0, x27
  4097c0:	ldr	w0, [sp, #100]
  4097c4:	cbz	w0, 409958 <__fxstatat@plt+0x6998>
  4097c8:	mov	w0, #0x0                   	// #0
  4097cc:	mov	x6, #0x7fffffffffffffff    	// #9223372036854775807
  4097d0:	b	4098b4 <__fxstatat@plt+0x68f4>
  4097d4:	ldr	x0, [x20, #8]
  4097d8:	mov	w23, #0x0                   	// #0
  4097dc:	cbnz	x0, 40991c <__fxstatat@plt+0x695c>
  4097e0:	mov	w0, #0x1                   	// #1
  4097e4:	strb	w0, [x20, #32]
  4097e8:	b	40991c <__fxstatat@plt+0x695c>
  4097ec:	mov	w0, #0x1                   	// #1
  4097f0:	strb	w0, [x20, #33]
  4097f4:	ldr	x0, [x20, #8]
  4097f8:	cmp	x0, #0x0
  4097fc:	cset	w23, ne  // ne = any
  409800:	b	40991c <__fxstatat@plt+0x695c>
  409804:	adrp	x3, 414000 <__fxstatat@plt+0x11040>
  409808:	add	x3, x3, #0x7e0
  40980c:	mov	w2, #0x7e                  	// #126
  409810:	adrp	x1, 414000 <__fxstatat@plt+0x11040>
  409814:	add	x1, x1, #0x750
  409818:	adrp	x0, 414000 <__fxstatat@plt+0x11040>
  40981c:	add	x0, x0, #0x768
  409820:	bl	402f00 <__assert_fail@plt>
  409824:	bl	40ffc4 <__fxstatat@plt+0xd004>
  409828:	adrp	x3, 414000 <__fxstatat@plt+0x11040>
  40982c:	add	x3, x3, #0x7e0
  409830:	mov	w2, #0x8c                  	// #140
  409834:	adrp	x1, 414000 <__fxstatat@plt+0x11040>
  409838:	add	x1, x1, #0x750
  40983c:	adrp	x0, 414000 <__fxstatat@plt+0x11040>
  409840:	add	x0, x0, #0x7a0
  409844:	bl	402f00 <__assert_fail@plt>
  409848:	ldr	x7, [x27, #8]
  40984c:	ldr	x4, [x27]
  409850:	add	x4, x7, x4
  409854:	cmp	x4, x2
  409858:	b.ne	4098ec <__fxstatat@plt+0x692c>  // b.any
  40985c:	add	x2, x7, x5
  409860:	str	x2, [x27, #8]
  409864:	ldr	w1, [x3, #40]
  409868:	str	w1, [x27, #16]
  40986c:	b	4098a4 <__fxstatat@plt+0x68e4>
  409870:	ldr	x4, [x20, #8]
  409874:	cmp	x2, x4
  409878:	b.cc	409900 <__fxstatat@plt+0x6940>  // b.lo, b.ul, b.last
  40987c:	ubfiz	x1, x21, #1, #32
  409880:	add	x1, x1, w21, uxtw
  409884:	ldr	x4, [x20, #40]
  409888:	add	x27, x4, x1, lsl #3
  40988c:	str	x2, [x4, x1, lsl #3]
  409890:	ldr	x1, [x3, #16]
  409894:	str	x1, [x27, #8]
  409898:	ldr	w1, [x3, #40]
  40989c:	str	w1, [x27, #16]
  4098a0:	add	w21, w21, #0x1
  4098a4:	add	w0, w0, #0x1
  4098a8:	ldr	w1, [sp, #100]
  4098ac:	cmp	w1, w0
  4098b0:	b.ls	409958 <__fxstatat@plt+0x6998>  // b.plast
  4098b4:	ubfiz	x1, x0, #3, #32
  4098b8:	sub	x1, x1, w0, uxtw
  4098bc:	add	x3, x22, x1, lsl #3
  4098c0:	ldr	x2, [x22, x1, lsl #3]
  4098c4:	ldr	x5, [x3, #16]
  4098c8:	sub	x4, x6, x5
  4098cc:	cmp	x2, x4
  4098d0:	b.hi	409828 <__fxstatat@plt+0x6868>  // b.pmore
  4098d4:	cbz	w21, 409870 <__fxstatat@plt+0x68b0>
  4098d8:	ldr	w4, [x3, #40]
  4098dc:	and	w4, w4, #0xfffffffe
  4098e0:	ldr	w7, [x27, #16]
  4098e4:	cmp	w7, w4
  4098e8:	b.eq	409848 <__fxstatat@plt+0x6888>  // b.none
  4098ec:	ldr	x4, [x27]
  4098f0:	ldr	x7, [x27, #8]
  4098f4:	add	x4, x4, x7
  4098f8:	cmp	x2, x4
  4098fc:	b.cs	40987c <__fxstatat@plt+0x68bc>  // b.hs, b.nlast
  409900:	sub	x7, x4, x2
  409904:	cmp	x5, x7
  409908:	b.ls	409940 <__fxstatat@plt+0x6980>  // b.plast
  40990c:	ldr	x0, [x20, #8]
  409910:	cbnz	x0, 40991c <__fxstatat@plt+0x695c>
  409914:	mov	w0, #0x1                   	// #1
  409918:	strb	w0, [x20, #32]
  40991c:	mov	w0, w23
  409920:	ldp	x20, x21, [sp, #16]
  409924:	ldp	x22, x23, [sp, #32]
  409928:	ldp	x24, x25, [sp, #48]
  40992c:	ldp	x26, x27, [sp, #64]
  409930:	ldp	x29, x30, [sp]
  409934:	mov	x12, #0x1050                	// #4176
  409938:	add	sp, sp, x12
  40993c:	ret
  409940:	str	x4, [x22, x1, lsl #3]
  409944:	add	x2, x2, x5
  409948:	sub	x2, x2, x4
  40994c:	str	x2, [x3, #16]
  409950:	sub	w0, w0, #0x1
  409954:	b	4098a4 <__fxstatat@plt+0x68e4>
  409958:	ldr	w0, [x27, #16]
  40995c:	tbz	w0, #0, 40997c <__fxstatat@plt+0x69bc>
  409960:	mov	w0, #0x1                   	// #1
  409964:	strb	w0, [x20, #33]
  409968:	cmp	w21, #0x48
  40996c:	b.ls	4099c0 <__fxstatat@plt+0x6a00>  // b.plast
  409970:	mov	w21, w21
  409974:	str	x21, [x20, #24]
  409978:	b	4099b8 <__fxstatat@plt+0x69f8>
  40997c:	cmp	w21, #0x48
  409980:	b.ls	4099c0 <__fxstatat@plt+0x6a00>  // b.plast
  409984:	ldrb	w0, [x20, #33]
  409988:	cbnz	w0, 409970 <__fxstatat@plt+0x69b0>
  40998c:	sub	w21, w21, #0x1
  409990:	add	x0, x21, x21, lsl #1
  409994:	lsl	x0, x0, #3
  409998:	sub	x0, x0, #0x18
  40999c:	ldr	x1, [x20, #40]
  4099a0:	add	x2, x1, x0
  4099a4:	str	x21, [x20, #24]
  4099a8:	ldr	x0, [x1, x0]
  4099ac:	ldr	x1, [x2, #8]
  4099b0:	add	x0, x0, x1
  4099b4:	str	x0, [x20, #8]
  4099b8:	mov	w23, #0x1                   	// #1
  4099bc:	b	40991c <__fxstatat@plt+0x695c>
  4099c0:	mov	w0, w21
  4099c4:	str	x0, [x20, #24]
  4099c8:	ldrb	w0, [x20, #33]
  4099cc:	cbnz	w0, 4099b8 <__fxstatat@plt+0x69f8>
  4099d0:	ldr	x0, [x27]
  4099d4:	ldr	x1, [x27, #8]
  4099d8:	add	x0, x0, x1
  4099dc:	str	x0, [x20, #8]
  4099e0:	cmp	w21, #0x47
  4099e4:	b.ls	409720 <__fxstatat@plt+0x6760>  // b.plast
  4099e8:	b	4099b8 <__fxstatat@plt+0x69f8>
  4099ec:	stp	x29, x30, [sp, #-16]!
  4099f0:	mov	x29, sp
  4099f4:	mov	x5, x1
  4099f8:	ldr	w4, [x1, #20]
  4099fc:	mov	x3, x0
  409a00:	ldr	w2, [x1, #16]
  409a04:	ldr	x1, [x1, #8]
  409a08:	ldr	w0, [x5]
  409a0c:	bl	4028a0 <linkat@plt>
  409a10:	ldp	x29, x30, [sp], #16
  409a14:	ret
  409a18:	stp	x29, x30, [sp, #-48]!
  409a1c:	mov	x29, sp
  409a20:	stp	x19, x20, [sp, #16]
  409a24:	str	x21, [sp, #32]
  409a28:	mov	x20, x0
  409a2c:	mov	x19, x1
  409a30:	bl	40ac70 <__fxstatat@plt+0x7cb0>
  409a34:	sub	x21, x0, x20
  409a38:	add	x0, x21, #0x9
  409a3c:	cmp	x0, #0x100
  409a40:	b.ls	409a50 <__fxstatat@plt+0x6a90>  // b.plast
  409a44:	bl	4029f0 <malloc@plt>
  409a48:	mov	x19, x0
  409a4c:	cbz	x0, 409a7c <__fxstatat@plt+0x6abc>
  409a50:	mov	x2, x21
  409a54:	mov	x1, x20
  409a58:	mov	x0, x19
  409a5c:	bl	402d40 <mempcpy@plt>
  409a60:	adrp	x1, 414000 <__fxstatat@plt+0x11040>
  409a64:	add	x1, x1, #0x7f8
  409a68:	ldr	x2, [x1]
  409a6c:	str	x2, [x0]
  409a70:	ldrb	w1, [x1, #8]
  409a74:	strb	w1, [x0, #8]
  409a78:	mov	x0, x19
  409a7c:	ldp	x19, x20, [sp, #16]
  409a80:	ldr	x21, [sp, #32]
  409a84:	ldp	x29, x30, [sp], #48
  409a88:	ret
  409a8c:	stp	x29, x30, [sp, #-16]!
  409a90:	mov	x29, sp
  409a94:	mov	x3, x1
  409a98:	mov	x2, x0
  409a9c:	ldr	w1, [x1, #8]
  409aa0:	ldr	x0, [x3]
  409aa4:	bl	402eb0 <symlinkat@plt>
  409aa8:	ldp	x29, x30, [sp], #16
  409aac:	ret
  409ab0:	stp	x29, x30, [sp, #-368]!
  409ab4:	mov	x29, sp
  409ab8:	stp	x19, x20, [sp, #16]
  409abc:	stp	x21, x22, [sp, #32]
  409ac0:	stp	x23, x24, [sp, #48]
  409ac4:	str	x25, [sp, #64]
  409ac8:	mov	w24, w0
  409acc:	mov	x23, x1
  409ad0:	mov	w20, w2
  409ad4:	mov	x21, x3
  409ad8:	mov	w22, w4
  409adc:	and	w25, w5, #0xff
  409ae0:	tbnz	w6, #31, 409b74 <__fxstatat@plt+0x6bb4>
  409ae4:	eor	w5, w25, #0x1
  409ae8:	cmp	w6, #0x11
  409aec:	cset	w0, ne  // ne = any
  409af0:	orr	w5, w0, w5
  409af4:	mov	w19, w6
  409af8:	cbnz	w5, 409b58 <__fxstatat@plt+0x6b98>
  409afc:	add	x1, sp, #0x70
  409b00:	mov	x0, x21
  409b04:	bl	409a18 <__fxstatat@plt+0x6a58>
  409b08:	mov	x25, x0
  409b0c:	cbz	x0, 409b8c <__fxstatat@plt+0x6bcc>
  409b10:	str	w24, [sp, #88]
  409b14:	str	x23, [sp, #96]
  409b18:	str	w20, [sp, #104]
  409b1c:	str	w22, [sp, #108]
  409b20:	mov	x4, #0x6                   	// #6
  409b24:	adrp	x3, 409000 <__fxstatat@plt+0x6040>
  409b28:	add	x3, x3, #0x9ec
  409b2c:	add	x2, sp, #0x58
  409b30:	mov	w1, #0x0                   	// #0
  409b34:	bl	40e648 <__fxstatat@plt+0xb688>
  409b38:	cbz	w0, 409b98 <__fxstatat@plt+0x6bd8>
  409b3c:	bl	402f10 <__errno_location@plt>
  409b40:	ldr	w19, [x0]
  409b44:	add	x0, sp, #0x70
  409b48:	cmp	x25, x0
  409b4c:	b.eq	409b58 <__fxstatat@plt+0x6b98>  // b.none
  409b50:	mov	x0, x25
  409b54:	bl	402ce0 <free@plt>
  409b58:	mov	w0, w19
  409b5c:	ldp	x19, x20, [sp, #16]
  409b60:	ldp	x21, x22, [sp, #32]
  409b64:	ldp	x23, x24, [sp, #48]
  409b68:	ldr	x25, [sp, #64]
  409b6c:	ldp	x29, x30, [sp], #368
  409b70:	ret
  409b74:	bl	4028a0 <linkat@plt>
  409b78:	mov	w19, w0
  409b7c:	cbz	w0, 409b58 <__fxstatat@plt+0x6b98>
  409b80:	bl	402f10 <__errno_location@plt>
  409b84:	ldr	w6, [x0]
  409b88:	b	409ae4 <__fxstatat@plt+0x6b24>
  409b8c:	bl	402f10 <__errno_location@plt>
  409b90:	ldr	w19, [x0]
  409b94:	b	409b58 <__fxstatat@plt+0x6b98>
  409b98:	mov	x3, x21
  409b9c:	mov	w2, w20
  409ba0:	mov	x1, x25
  409ba4:	mov	w0, w20
  409ba8:	bl	402d30 <renameat@plt>
  409bac:	mov	w19, #0xffffffff            	// #-1
  409bb0:	cbz	w0, 409bbc <__fxstatat@plt+0x6bfc>
  409bb4:	bl	402f10 <__errno_location@plt>
  409bb8:	ldr	w19, [x0]
  409bbc:	mov	w2, #0x0                   	// #0
  409bc0:	mov	x1, x25
  409bc4:	mov	w0, w20
  409bc8:	bl	4028f0 <unlinkat@plt>
  409bcc:	b	409b44 <__fxstatat@plt+0x6b84>
  409bd0:	stp	x29, x30, [sp, #-336]!
  409bd4:	mov	x29, sp
  409bd8:	stp	x19, x20, [sp, #16]
  409bdc:	stp	x21, x22, [sp, #32]
  409be0:	str	x23, [sp, #48]
  409be4:	mov	x23, x0
  409be8:	mov	w21, w1
  409bec:	mov	x20, x2
  409bf0:	and	w22, w3, #0xff
  409bf4:	tbnz	w4, #31, 409c7c <__fxstatat@plt+0x6cbc>
  409bf8:	eor	w22, w22, #0x1
  409bfc:	cmp	w4, #0x11
  409c00:	cset	w0, ne  // ne = any
  409c04:	orr	w22, w0, w22
  409c08:	mov	w19, w4
  409c0c:	cbnz	w22, 409c64 <__fxstatat@plt+0x6ca4>
  409c10:	add	x1, sp, #0x50
  409c14:	mov	x0, x20
  409c18:	bl	409a18 <__fxstatat@plt+0x6a58>
  409c1c:	mov	x22, x0
  409c20:	cbz	x0, 409c94 <__fxstatat@plt+0x6cd4>
  409c24:	str	x23, [sp, #64]
  409c28:	str	w21, [sp, #72]
  409c2c:	mov	x4, #0x6                   	// #6
  409c30:	adrp	x3, 409000 <__fxstatat@plt+0x6040>
  409c34:	add	x3, x3, #0xa8c
  409c38:	add	x2, sp, #0x40
  409c3c:	mov	w1, #0x0                   	// #0
  409c40:	bl	40e648 <__fxstatat@plt+0xb688>
  409c44:	cbz	w0, 409ca0 <__fxstatat@plt+0x6ce0>
  409c48:	bl	402f10 <__errno_location@plt>
  409c4c:	ldr	w19, [x0]
  409c50:	add	x0, sp, #0x50
  409c54:	cmp	x22, x0
  409c58:	b.eq	409c64 <__fxstatat@plt+0x6ca4>  // b.none
  409c5c:	mov	x0, x22
  409c60:	bl	402ce0 <free@plt>
  409c64:	mov	w0, w19
  409c68:	ldp	x19, x20, [sp, #16]
  409c6c:	ldp	x21, x22, [sp, #32]
  409c70:	ldr	x23, [sp, #48]
  409c74:	ldp	x29, x30, [sp], #336
  409c78:	ret
  409c7c:	bl	402eb0 <symlinkat@plt>
  409c80:	mov	w19, w0
  409c84:	cbz	w0, 409c64 <__fxstatat@plt+0x6ca4>
  409c88:	bl	402f10 <__errno_location@plt>
  409c8c:	ldr	w4, [x0]
  409c90:	b	409bf8 <__fxstatat@plt+0x6c38>
  409c94:	bl	402f10 <__errno_location@plt>
  409c98:	ldr	w19, [x0]
  409c9c:	b	409c64 <__fxstatat@plt+0x6ca4>
  409ca0:	mov	x3, x20
  409ca4:	mov	w2, w21
  409ca8:	mov	x1, x22
  409cac:	mov	w0, w21
  409cb0:	bl	402d30 <renameat@plt>
  409cb4:	mov	w19, #0xffffffff            	// #-1
  409cb8:	cbz	w0, 409c50 <__fxstatat@plt+0x6c90>
  409cbc:	bl	402f10 <__errno_location@plt>
  409cc0:	ldr	w19, [x0]
  409cc4:	mov	w2, #0x0                   	// #0
  409cc8:	mov	x1, x22
  409ccc:	mov	w0, w21
  409cd0:	bl	4028f0 <unlinkat@plt>
  409cd4:	b	409c50 <__fxstatat@plt+0x6c90>
  409cd8:	stp	x29, x30, [sp, #-48]!
  409cdc:	mov	x29, sp
  409ce0:	stp	x19, x20, [sp, #16]
  409ce4:	stp	x21, x22, [sp, #32]
  409ce8:	mov	x21, x0
  409cec:	mov	x20, x2
  409cf0:	bl	40c31c <__fxstatat@plt+0x935c>
  409cf4:	mov	w19, w0
  409cf8:	cmn	w0, #0x2
  409cfc:	b.eq	409d1c <__fxstatat@plt+0x6d5c>  // b.none
  409d00:	cmn	w0, #0x1
  409d04:	b.eq	409d48 <__fxstatat@plt+0x6d88>  // b.none
  409d08:	mov	w0, w19
  409d0c:	ldp	x19, x20, [sp, #16]
  409d10:	ldp	x21, x22, [sp, #32]
  409d14:	ldp	x29, x30, [sp], #48
  409d18:	ret
  409d1c:	bl	402f10 <__errno_location@plt>
  409d20:	ldr	w20, [x0]
  409d24:	mov	x0, x21
  409d28:	bl	40dd98 <__fxstatat@plt+0xadd8>
  409d2c:	mov	x3, x0
  409d30:	adrp	x2, 414000 <__fxstatat@plt+0x11040>
  409d34:	add	x2, x2, #0xf8
  409d38:	mov	w1, w20
  409d3c:	mov	w0, #0x0                   	// #0
  409d40:	bl	402850 <error@plt>
  409d44:	b	409d08 <__fxstatat@plt+0x6d48>
  409d48:	bl	402f10 <__errno_location@plt>
  409d4c:	ldr	w22, [x0]
  409d50:	mov	w2, #0x5                   	// #5
  409d54:	adrp	x1, 414000 <__fxstatat@plt+0x11040>
  409d58:	add	x1, x1, #0x508
  409d5c:	mov	x0, #0x0                   	// #0
  409d60:	bl	402e70 <dcgettext@plt>
  409d64:	mov	x21, x0
  409d68:	mov	x0, x20
  409d6c:	bl	40dd98 <__fxstatat@plt+0xadd8>
  409d70:	mov	x3, x0
  409d74:	mov	x2, x21
  409d78:	mov	w1, w22
  409d7c:	mov	w0, #0x0                   	// #0
  409d80:	bl	402850 <error@plt>
  409d84:	b	409d08 <__fxstatat@plt+0x6d48>
  409d88:	stp	x29, x30, [sp, #-48]!
  409d8c:	mov	x29, sp
  409d90:	stp	x19, x20, [sp, #16]
  409d94:	mov	x20, x0
  409d98:	bl	40c374 <__fxstatat@plt+0x93b4>
  409d9c:	mov	w19, w0
  409da0:	cbnz	w0, 409db4 <__fxstatat@plt+0x6df4>
  409da4:	mov	w0, w19
  409da8:	ldp	x19, x20, [sp, #16]
  409dac:	ldp	x29, x30, [sp], #48
  409db0:	ret
  409db4:	stp	x21, x22, [sp, #32]
  409db8:	bl	402f10 <__errno_location@plt>
  409dbc:	ldr	w22, [x0]
  409dc0:	mov	w2, #0x5                   	// #5
  409dc4:	adrp	x1, 411000 <__fxstatat@plt+0xe040>
  409dc8:	add	x1, x1, #0xd38
  409dcc:	mov	x0, #0x0                   	// #0
  409dd0:	bl	402e70 <dcgettext@plt>
  409dd4:	mov	x21, x0
  409dd8:	mov	x0, x20
  409ddc:	bl	40dd98 <__fxstatat@plt+0xadd8>
  409de0:	mov	x3, x0
  409de4:	mov	x2, x21
  409de8:	mov	w1, w22
  409dec:	mov	w0, #0x0                   	// #0
  409df0:	bl	402850 <error@plt>
  409df4:	ldp	x21, x22, [sp, #32]
  409df8:	b	409da4 <__fxstatat@plt+0x6de4>
  409dfc:	stp	x29, x30, [sp, #-64]!
  409e00:	mov	x29, sp
  409e04:	stp	x19, x20, [sp, #16]
  409e08:	stp	x21, x22, [sp, #32]
  409e0c:	stp	x23, x24, [sp, #48]
  409e10:	mov	x22, x0
  409e14:	cmp	x1, #0x401
  409e18:	mov	x19, #0x401                 	// #1025
  409e1c:	csinc	x19, x19, x1, cs  // cs = hs, nlast
  409e20:	mov	x23, #0x3fffffffffffffff    	// #4611686018427387903
  409e24:	mov	x24, #0x7ffffffffffffffe    	// #9223372036854775806
  409e28:	b	409e74 <__fxstatat@plt+0x6eb4>
  409e2c:	bl	402f10 <__errno_location@plt>
  409e30:	ldr	w0, [x0]
  409e34:	cmp	w0, #0x22
  409e38:	b.eq	409e9c <__fxstatat@plt+0x6edc>  // b.none
  409e3c:	mov	x0, x20
  409e40:	bl	402ce0 <free@plt>
  409e44:	mov	x20, #0x0                   	// #0
  409e48:	b	409e50 <__fxstatat@plt+0x6e90>
  409e4c:	strb	wzr, [x20, x21]
  409e50:	mov	x0, x20
  409e54:	ldp	x19, x20, [sp, #16]
  409e58:	ldp	x21, x22, [sp, #32]
  409e5c:	ldp	x23, x24, [sp, #48]
  409e60:	ldp	x29, x30, [sp], #64
  409e64:	ret
  409e68:	cmp	x19, x24
  409e6c:	b.hi	409ebc <__fxstatat@plt+0x6efc>  // b.pmore
  409e70:	mov	x19, #0x7fffffffffffffff    	// #9223372036854775807
  409e74:	mov	x0, x19
  409e78:	bl	4029f0 <malloc@plt>
  409e7c:	mov	x20, x0
  409e80:	cbz	x0, 409e50 <__fxstatat@plt+0x6e90>
  409e84:	mov	x2, x19
  409e88:	mov	x1, x0
  409e8c:	mov	x0, x22
  409e90:	bl	4028b0 <readlink@plt>
  409e94:	mov	x21, x0
  409e98:	tbnz	x0, #63, 409e2c <__fxstatat@plt+0x6e6c>
  409e9c:	cmp	x19, x21
  409ea0:	b.hi	409e4c <__fxstatat@plt+0x6e8c>  // b.pmore
  409ea4:	mov	x0, x20
  409ea8:	bl	402ce0 <free@plt>
  409eac:	cmp	x19, x23
  409eb0:	b.hi	409e68 <__fxstatat@plt+0x6ea8>  // b.pmore
  409eb4:	lsl	x19, x19, #1
  409eb8:	b	409e74 <__fxstatat@plt+0x6eb4>
  409ebc:	bl	402f10 <__errno_location@plt>
  409ec0:	mov	w1, #0xc                   	// #12
  409ec4:	str	w1, [x0]
  409ec8:	mov	x20, #0x0                   	// #0
  409ecc:	b	409e50 <__fxstatat@plt+0x6e90>
  409ed0:	stp	x29, x30, [sp, #-16]!
  409ed4:	mov	x29, sp
  409ed8:	mov	w0, #0x1                   	// #1
  409edc:	bl	403a9c <__fxstatat@plt+0xadc>
  409ee0:	ldp	x29, x30, [sp], #16
  409ee4:	ret
  409ee8:	stp	x29, x30, [sp, #-96]!
  409eec:	mov	x29, sp
  409ef0:	stp	x19, x20, [sp, #16]
  409ef4:	stp	x23, x24, [sp, #48]
  409ef8:	stp	x25, x26, [sp, #64]
  409efc:	stp	x27, x28, [sp, #80]
  409f00:	mov	x25, x0
  409f04:	mov	x24, x1
  409f08:	mov	x27, x2
  409f0c:	mov	x23, x3
  409f10:	bl	402820 <strlen@plt>
  409f14:	ldr	x19, [x24]
  409f18:	cbz	x19, 409fd8 <__fxstatat@plt+0x7018>
  409f1c:	stp	x21, x22, [sp, #32]
  409f20:	mov	x22, x0
  409f24:	mov	x21, x27
  409f28:	mov	w28, #0x0                   	// #0
  409f2c:	mov	x26, #0xffffffffffffffff    	// #-1
  409f30:	mov	x20, #0x0                   	// #0
  409f34:	b	409f58 <__fxstatat@plt+0x6f98>
  409f38:	mov	x26, x20
  409f3c:	ldp	x21, x22, [sp, #32]
  409f40:	b	409fbc <__fxstatat@plt+0x6ffc>
  409f44:	mov	x26, x20
  409f48:	add	x20, x20, #0x1
  409f4c:	ldr	x19, [x24, x20, lsl #3]
  409f50:	add	x21, x21, x23
  409f54:	cbz	x19, 409fac <__fxstatat@plt+0x6fec>
  409f58:	mov	x2, x22
  409f5c:	mov	x1, x25
  409f60:	mov	x0, x19
  409f64:	bl	402a60 <strncmp@plt>
  409f68:	cbnz	w0, 409f48 <__fxstatat@plt+0x6f88>
  409f6c:	mov	x0, x19
  409f70:	bl	402820 <strlen@plt>
  409f74:	cmp	x0, x22
  409f78:	b.eq	409f38 <__fxstatat@plt+0x6f78>  // b.none
  409f7c:	cmn	x26, #0x1
  409f80:	b.eq	409f44 <__fxstatat@plt+0x6f84>  // b.none
  409f84:	cbz	x27, 409fa4 <__fxstatat@plt+0x6fe4>
  409f88:	mov	x2, x23
  409f8c:	mov	x1, x21
  409f90:	madd	x0, x26, x23, x27
  409f94:	bl	402c30 <memcmp@plt>
  409f98:	cmp	w0, #0x0
  409f9c:	csinc	w28, w28, wzr, eq  // eq = none
  409fa0:	b	409f48 <__fxstatat@plt+0x6f88>
  409fa4:	mov	w28, #0x1                   	// #1
  409fa8:	b	409f48 <__fxstatat@plt+0x6f88>
  409fac:	cmp	w28, #0x0
  409fb0:	mov	x0, #0xfffffffffffffffe    	// #-2
  409fb4:	csel	x26, x26, x0, eq  // eq = none
  409fb8:	ldp	x21, x22, [sp, #32]
  409fbc:	mov	x0, x26
  409fc0:	ldp	x19, x20, [sp, #16]
  409fc4:	ldp	x23, x24, [sp, #48]
  409fc8:	ldp	x25, x26, [sp, #64]
  409fcc:	ldp	x27, x28, [sp, #80]
  409fd0:	ldp	x29, x30, [sp], #96
  409fd4:	ret
  409fd8:	mov	x26, #0xffffffffffffffff    	// #-1
  409fdc:	b	409fbc <__fxstatat@plt+0x6ffc>
  409fe0:	stp	x29, x30, [sp, #-48]!
  409fe4:	mov	x29, sp
  409fe8:	stp	x19, x20, [sp, #16]
  409fec:	str	x21, [sp, #32]
  409ff0:	mov	x21, x0
  409ff4:	mov	x20, x1
  409ff8:	cmn	x2, #0x1
  409ffc:	b.eq	40a060 <__fxstatat@plt+0x70a0>  // b.none
  40a000:	mov	w2, #0x5                   	// #5
  40a004:	adrp	x1, 414000 <__fxstatat@plt+0x11040>
  40a008:	add	x1, x1, #0x830
  40a00c:	mov	x0, #0x0                   	// #0
  40a010:	bl	402e70 <dcgettext@plt>
  40a014:	mov	x19, x0
  40a018:	mov	x2, x20
  40a01c:	mov	w1, #0x8                   	// #8
  40a020:	mov	w0, #0x0                   	// #0
  40a024:	bl	40da6c <__fxstatat@plt+0xaaac>
  40a028:	mov	x20, x0
  40a02c:	mov	x1, x21
  40a030:	mov	w0, #0x1                   	// #1
  40a034:	bl	40dd80 <__fxstatat@plt+0xadc0>
  40a038:	mov	x4, x0
  40a03c:	mov	x3, x20
  40a040:	mov	x2, x19
  40a044:	mov	w1, #0x0                   	// #0
  40a048:	mov	w0, #0x0                   	// #0
  40a04c:	bl	402850 <error@plt>
  40a050:	ldp	x19, x20, [sp, #16]
  40a054:	ldr	x21, [sp, #32]
  40a058:	ldp	x29, x30, [sp], #48
  40a05c:	ret
  40a060:	mov	w2, #0x5                   	// #5
  40a064:	adrp	x1, 414000 <__fxstatat@plt+0x11040>
  40a068:	add	x1, x1, #0x810
  40a06c:	mov	x0, #0x0                   	// #0
  40a070:	bl	402e70 <dcgettext@plt>
  40a074:	mov	x19, x0
  40a078:	b	40a018 <__fxstatat@plt+0x7058>
  40a07c:	stp	x29, x30, [sp, #-96]!
  40a080:	mov	x29, sp
  40a084:	stp	x19, x20, [sp, #16]
  40a088:	stp	x21, x22, [sp, #32]
  40a08c:	stp	x23, x24, [sp, #48]
  40a090:	mov	x24, x0
  40a094:	mov	x20, x1
  40a098:	mov	x22, x2
  40a09c:	mov	w2, #0x5                   	// #5
  40a0a0:	adrp	x1, 414000 <__fxstatat@plt+0x11040>
  40a0a4:	add	x1, x1, #0x850
  40a0a8:	mov	x0, #0x0                   	// #0
  40a0ac:	bl	402e70 <dcgettext@plt>
  40a0b0:	adrp	x1, 429000 <__fxstatat@plt+0x26040>
  40a0b4:	ldr	x1, [x1, #1160]
  40a0b8:	bl	402e80 <fputs_unlocked@plt>
  40a0bc:	ldr	x21, [x24]
  40a0c0:	cbz	x21, 40a164 <__fxstatat@plt+0x71a4>
  40a0c4:	stp	x25, x26, [sp, #64]
  40a0c8:	stp	x27, x28, [sp, #80]
  40a0cc:	mov	x23, #0x0                   	// #0
  40a0d0:	mov	x19, #0x0                   	// #0
  40a0d4:	adrp	x25, 429000 <__fxstatat@plt+0x26040>
  40a0d8:	adrp	x26, 414000 <__fxstatat@plt+0x11040>
  40a0dc:	add	x26, x26, #0x868
  40a0e0:	adrp	x27, 414000 <__fxstatat@plt+0x11040>
  40a0e4:	add	x27, x27, #0x200
  40a0e8:	b	40a120 <__fxstatat@plt+0x7160>
  40a0ec:	ldr	x23, [x25, #1160]
  40a0f0:	mov	x0, x21
  40a0f4:	bl	40dd98 <__fxstatat@plt+0xadd8>
  40a0f8:	mov	x3, x0
  40a0fc:	mov	x2, x26
  40a100:	mov	w1, #0x1                   	// #1
  40a104:	mov	x0, x23
  40a108:	bl	402c60 <__fprintf_chk@plt>
  40a10c:	mov	x23, x20
  40a110:	add	x19, x19, #0x1
  40a114:	ldr	x21, [x24, x19, lsl #3]
  40a118:	add	x20, x20, x22
  40a11c:	cbz	x21, 40a15c <__fxstatat@plt+0x719c>
  40a120:	cbz	x19, 40a0ec <__fxstatat@plt+0x712c>
  40a124:	mov	x2, x22
  40a128:	mov	x1, x20
  40a12c:	mov	x0, x23
  40a130:	bl	402c30 <memcmp@plt>
  40a134:	cbnz	w0, 40a0ec <__fxstatat@plt+0x712c>
  40a138:	ldr	x28, [x25, #1160]
  40a13c:	mov	x0, x21
  40a140:	bl	40dd98 <__fxstatat@plt+0xadd8>
  40a144:	mov	x3, x0
  40a148:	mov	x2, x27
  40a14c:	mov	w1, #0x1                   	// #1
  40a150:	mov	x0, x28
  40a154:	bl	402c60 <__fprintf_chk@plt>
  40a158:	b	40a110 <__fxstatat@plt+0x7150>
  40a15c:	ldp	x25, x26, [sp, #64]
  40a160:	ldp	x27, x28, [sp, #80]
  40a164:	adrp	x0, 429000 <__fxstatat@plt+0x26040>
  40a168:	ldr	x0, [x0, #1160]
  40a16c:	ldr	x1, [x0, #40]
  40a170:	ldr	x2, [x0, #48]
  40a174:	cmp	x1, x2
  40a178:	b.cs	40a1a0 <__fxstatat@plt+0x71e0>  // b.hs, b.nlast
  40a17c:	add	x2, x1, #0x1
  40a180:	str	x2, [x0, #40]
  40a184:	mov	w0, #0xa                   	// #10
  40a188:	strb	w0, [x1]
  40a18c:	ldp	x19, x20, [sp, #16]
  40a190:	ldp	x21, x22, [sp, #32]
  40a194:	ldp	x23, x24, [sp, #48]
  40a198:	ldp	x29, x30, [sp], #96
  40a19c:	ret
  40a1a0:	mov	w1, #0xa                   	// #10
  40a1a4:	bl	402bf0 <__overflow@plt>
  40a1a8:	b	40a18c <__fxstatat@plt+0x71cc>
  40a1ac:	stp	x29, x30, [sp, #-64]!
  40a1b0:	mov	x29, sp
  40a1b4:	stp	x19, x20, [sp, #16]
  40a1b8:	stp	x21, x22, [sp, #32]
  40a1bc:	stp	x23, x24, [sp, #48]
  40a1c0:	mov	x23, x0
  40a1c4:	mov	x22, x1
  40a1c8:	mov	x19, x2
  40a1cc:	mov	x20, x3
  40a1d0:	mov	x21, x4
  40a1d4:	mov	x24, x5
  40a1d8:	mov	x3, x4
  40a1dc:	mov	x2, x20
  40a1e0:	mov	x1, x19
  40a1e4:	mov	x0, x22
  40a1e8:	bl	409ee8 <__fxstatat@plt+0x6f28>
  40a1ec:	tbnz	x0, #63, 40a204 <__fxstatat@plt+0x7244>
  40a1f0:	ldp	x19, x20, [sp, #16]
  40a1f4:	ldp	x21, x22, [sp, #32]
  40a1f8:	ldp	x23, x24, [sp, #48]
  40a1fc:	ldp	x29, x30, [sp], #64
  40a200:	ret
  40a204:	mov	x2, x0
  40a208:	mov	x1, x22
  40a20c:	mov	x0, x23
  40a210:	bl	409fe0 <__fxstatat@plt+0x7020>
  40a214:	mov	x2, x21
  40a218:	mov	x1, x20
  40a21c:	mov	x0, x19
  40a220:	bl	40a07c <__fxstatat@plt+0x70bc>
  40a224:	blr	x24
  40a228:	mov	x0, #0xffffffffffffffff    	// #-1
  40a22c:	b	40a1f0 <__fxstatat@plt+0x7230>
  40a230:	stp	x29, x30, [sp, #-64]!
  40a234:	mov	x29, sp
  40a238:	stp	x21, x22, [sp, #32]
  40a23c:	ldr	x22, [x1]
  40a240:	cbz	x22, 40a290 <__fxstatat@plt+0x72d0>
  40a244:	stp	x19, x20, [sp, #16]
  40a248:	str	x23, [sp, #48]
  40a24c:	mov	x23, x0
  40a250:	mov	x21, x3
  40a254:	mov	x19, x2
  40a258:	add	x20, x1, #0x8
  40a25c:	mov	x2, x21
  40a260:	mov	x1, x19
  40a264:	mov	x0, x23
  40a268:	bl	402c30 <memcmp@plt>
  40a26c:	cbz	w0, 40a288 <__fxstatat@plt+0x72c8>
  40a270:	ldr	x22, [x20], #8
  40a274:	add	x19, x19, x21
  40a278:	cbnz	x22, 40a25c <__fxstatat@plt+0x729c>
  40a27c:	ldp	x19, x20, [sp, #16]
  40a280:	ldr	x23, [sp, #48]
  40a284:	b	40a290 <__fxstatat@plt+0x72d0>
  40a288:	ldp	x19, x20, [sp, #16]
  40a28c:	ldr	x23, [sp, #48]
  40a290:	mov	x0, x22
  40a294:	ldp	x21, x22, [sp, #32]
  40a298:	ldp	x29, x30, [sp], #64
  40a29c:	ret
  40a2a0:	stp	x29, x30, [sp, #-32]!
  40a2a4:	mov	x29, sp
  40a2a8:	str	x19, [sp, #16]
  40a2ac:	mov	x19, x0
  40a2b0:	cbz	x0, 40a2d0 <__fxstatat@plt+0x7310>
  40a2b4:	ldrb	w0, [x19]
  40a2b8:	cbz	w0, 40a2e4 <__fxstatat@plt+0x7324>
  40a2bc:	mov	x0, x19
  40a2c0:	bl	40ac70 <__fxstatat@plt+0x7cb0>
  40a2c4:	cmp	x19, x0
  40a2c8:	b.ne	40a2e4 <__fxstatat@plt+0x7324>  // b.any
  40a2cc:	b	40a2ec <__fxstatat@plt+0x732c>
  40a2d0:	adrp	x0, 414000 <__fxstatat@plt+0x11040>
  40a2d4:	add	x0, x0, #0x878
  40a2d8:	bl	402f20 <getenv@plt>
  40a2dc:	mov	x19, x0
  40a2e0:	cbnz	x0, 40a2b4 <__fxstatat@plt+0x72f4>
  40a2e4:	adrp	x19, 414000 <__fxstatat@plt+0x11040>
  40a2e8:	add	x19, x19, #0x870
  40a2ec:	adrp	x0, 429000 <__fxstatat@plt+0x26040>
  40a2f0:	str	x19, [x0, #2368]
  40a2f4:	ldr	x19, [sp, #16]
  40a2f8:	ldp	x29, x30, [sp], #32
  40a2fc:	ret
  40a300:	stp	x29, x30, [sp, #-224]!
  40a304:	mov	x29, sp
  40a308:	stp	x19, x20, [sp, #16]
  40a30c:	stp	x25, x26, [sp, #64]
  40a310:	stp	x27, x28, [sp, #80]
  40a314:	str	w0, [sp, #196]
  40a318:	mov	x19, x1
  40a31c:	str	x1, [sp, #120]
  40a320:	str	w2, [sp, #108]
  40a324:	and	w0, w3, #0xff
  40a328:	str	w0, [sp, #192]
  40a32c:	mov	x0, x1
  40a330:	bl	40ac70 <__fxstatat@plt+0x7cb0>
  40a334:	sub	x26, x0, x19
  40a338:	bl	402820 <strlen@plt>
  40a33c:	add	x27, x26, x0
  40a340:	adrp	x0, 429000 <__fxstatat@plt+0x26040>
  40a344:	ldr	x0, [x0, #2368]
  40a348:	cbz	x0, 40a3b4 <__fxstatat@plt+0x73f4>
  40a34c:	adrp	x0, 429000 <__fxstatat@plt+0x26040>
  40a350:	ldr	x0, [x0, #2368]
  40a354:	bl	402820 <strlen@plt>
  40a358:	add	x1, x0, #0x1
  40a35c:	str	x1, [sp, #176]
  40a360:	add	x2, x27, #0x1
  40a364:	str	x2, [sp, #152]
  40a368:	cmp	x1, #0x9
  40a36c:	mov	x0, #0x9                   	// #9
  40a370:	csel	x0, x1, x0, cs  // cs = hs, nlast
  40a374:	add	x0, x0, x2
  40a378:	str	x0, [sp, #160]
  40a37c:	bl	4029f0 <malloc@plt>
  40a380:	mov	x20, x0
  40a384:	cbz	x0, 40a7e8 <__fxstatat@plt+0x7828>
  40a388:	stp	x21, x22, [sp, #32]
  40a38c:	stp	x23, x24, [sp, #48]
  40a390:	mov	w0, #0xffffffff            	// #-1
  40a394:	str	w0, [sp, #220]
  40a398:	str	xzr, [sp, #184]
  40a39c:	str	xzr, [sp, #112]
  40a3a0:	mov	x0, #0xe                   	// #14
  40a3a4:	str	x0, [sp, #200]
  40a3a8:	add	x0, x27, #0x4
  40a3ac:	str	x0, [sp, #168]
  40a3b0:	b	40a4b0 <__fxstatat@plt+0x74f0>
  40a3b4:	bl	40a2a0 <__fxstatat@plt+0x72e0>
  40a3b8:	b	40a34c <__fxstatat@plt+0x738c>
  40a3bc:	ldr	x2, [sp, #176]
  40a3c0:	adrp	x0, 429000 <__fxstatat@plt+0x26040>
  40a3c4:	ldr	x1, [x0, #2368]
  40a3c8:	add	x0, x20, x27
  40a3cc:	bl	402800 <memcpy@plt>
  40a3d0:	b	40a46c <__fxstatat@plt+0x74ac>
  40a3d4:	ldrh	w22, [x20, x26]
  40a3d8:	mov	w0, #0x2e                  	// #46
  40a3dc:	strh	w0, [x20, x26]
  40a3e0:	add	x3, sp, #0xdc
  40a3e4:	mov	w2, #0x0                   	// #0
  40a3e8:	mov	x1, x20
  40a3ec:	ldr	w0, [sp, #196]
  40a3f0:	bl	40c1d4 <__fxstatat@plt+0x9214>
  40a3f4:	str	x0, [sp, #112]
  40a3f8:	cbz	x0, 40a420 <__fxstatat@plt+0x7460>
  40a3fc:	strh	w22, [x19]
  40a400:	add	x1, x19, x21
  40a404:	adrp	x0, 414000 <__fxstatat@plt+0x11040>
  40a408:	add	x0, x0, #0x890
  40a40c:	ldr	w2, [x0]
  40a410:	str	w2, [x19, x21]
  40a414:	ldrb	w0, [x0, #4]
  40a418:	strb	w0, [x1, #4]
  40a41c:	b	40a4ec <__fxstatat@plt+0x752c>
  40a420:	bl	402f10 <__errno_location@plt>
  40a424:	ldr	w0, [x0]
  40a428:	cmp	w0, #0xc
  40a42c:	cset	w24, eq  // eq = none
  40a430:	add	w24, w24, #0x2
  40a434:	strh	w22, [x19]
  40a438:	add	x1, x19, x21
  40a43c:	adrp	x0, 414000 <__fxstatat@plt+0x11040>
  40a440:	add	x0, x0, #0x890
  40a444:	ldr	w2, [x0]
  40a448:	str	w2, [x19, x21]
  40a44c:	ldrb	w0, [x0, #4]
  40a450:	strb	w0, [x1, #4]
  40a454:	cmp	w24, #0x2
  40a458:	b.eq	40a6a0 <__fxstatat@plt+0x76e0>  // b.none
  40a45c:	cmp	w24, #0x3
  40a460:	b.eq	40a7c8 <__fxstatat@plt+0x7808>  // b.none
  40a464:	cmp	w24, #0x1
  40a468:	b.eq	40a6ac <__fxstatat@plt+0x76ec>  // b.none
  40a46c:	ldr	w0, [sp, #192]
  40a470:	cbz	w0, 40a83c <__fxstatat@plt+0x787c>
  40a474:	ldr	w0, [sp, #220]
  40a478:	tbnz	w0, #31, 40a800 <__fxstatat@plt+0x7840>
  40a47c:	ldr	w0, [sp, #108]
  40a480:	cmp	w0, #0x1
  40a484:	cset	w4, ne  // ne = any
  40a488:	add	x3, x20, x26
  40a48c:	ldr	w2, [sp, #220]
  40a490:	ldr	x1, [sp, #120]
  40a494:	mov	w0, #0xffffff9c            	// #-100
  40a498:	bl	40ddb4 <__fxstatat@plt+0xadf4>
  40a49c:	cbz	w0, 40a83c <__fxstatat@plt+0x787c>
  40a4a0:	bl	402f10 <__errno_location@plt>
  40a4a4:	ldr	w21, [x0]
  40a4a8:	cmp	w21, #0x11
  40a4ac:	b.ne	40a810 <__fxstatat@plt+0x7850>  // b.any
  40a4b0:	ldr	x2, [sp, #152]
  40a4b4:	ldr	x1, [sp, #120]
  40a4b8:	mov	x0, x20
  40a4bc:	bl	402800 <memcpy@plt>
  40a4c0:	ldr	w0, [sp, #108]
  40a4c4:	cmp	w0, #0x1
  40a4c8:	b.eq	40a3bc <__fxstatat@plt+0x73fc>  // b.none
  40a4cc:	str	x26, [sp, #128]
  40a4d0:	add	x19, x20, x26
  40a4d4:	mov	x0, x19
  40a4d8:	bl	40accc <__fxstatat@plt+0x7d0c>
  40a4dc:	mov	x21, x0
  40a4e0:	ldr	x0, [sp, #112]
  40a4e4:	cbz	x0, 40a3d4 <__fxstatat@plt+0x7414>
  40a4e8:	bl	402c90 <rewinddir@plt>
  40a4ec:	ldr	x0, [sp, #160]
  40a4f0:	str	x0, [sp, #144]
  40a4f4:	mov	x25, #0x1                   	// #1
  40a4f8:	mov	w24, #0x2                   	// #2
  40a4fc:	add	x0, x21, #0x4
  40a500:	str	x0, [sp, #136]
  40a504:	add	x21, x21, #0x2
  40a508:	ldr	x0, [sp, #112]
  40a50c:	bl	402b00 <readdir@plt>
  40a510:	cbz	x0, 40a454 <__fxstatat@plt+0x7494>
  40a514:	add	x19, x0, #0x13
  40a518:	mov	x0, x19
  40a51c:	bl	402820 <strlen@plt>
  40a520:	ldr	x1, [sp, #136]
  40a524:	cmp	x0, x1
  40a528:	b.cc	40a508 <__fxstatat@plt+0x7548>  // b.lo, b.ul, b.last
  40a52c:	mov	x2, x21
  40a530:	mov	x1, x19
  40a534:	ldr	x0, [sp, #128]
  40a538:	add	x0, x20, x0
  40a53c:	bl	402c30 <memcmp@plt>
  40a540:	cbnz	w0, 40a508 <__fxstatat@plt+0x7548>
  40a544:	add	x22, x19, x21
  40a548:	ldrb	w1, [x19, x21]
  40a54c:	sub	w0, w1, #0x31
  40a550:	and	w0, w0, #0xff
  40a554:	cmp	w0, #0x8
  40a558:	b.hi	40a508 <__fxstatat@plt+0x7548>  // b.pmore
  40a55c:	cmp	w1, #0x39
  40a560:	cset	w23, eq  // eq = none
  40a564:	ldrb	w0, [x22, #1]
  40a568:	sub	w1, w0, #0x30
  40a56c:	cmp	w1, #0x9
  40a570:	b.hi	40a690 <__fxstatat@plt+0x76d0>  // b.pmore
  40a574:	mov	x19, #0x1                   	// #1
  40a578:	cmp	w0, #0x39
  40a57c:	csel	w23, w23, wzr, eq  // eq = none
  40a580:	add	x19, x19, #0x1
  40a584:	ldrb	w0, [x22, x19]
  40a588:	sub	w1, w0, #0x30
  40a58c:	cmp	w1, #0x9
  40a590:	b.ls	40a578 <__fxstatat@plt+0x75b8>  // b.plast
  40a594:	cmp	w0, #0x7e
  40a598:	b.ne	40a508 <__fxstatat@plt+0x7548>  // b.any
  40a59c:	add	x0, x22, x19
  40a5a0:	ldrb	w0, [x0, #1]
  40a5a4:	cbnz	w0, 40a508 <__fxstatat@plt+0x7548>
  40a5a8:	cmp	x19, x25
  40a5ac:	b.hi	40a5d0 <__fxstatat@plt+0x7610>  // b.pmore
  40a5b0:	b.ne	40a508 <__fxstatat@plt+0x7548>  // b.any
  40a5b4:	add	x0, x27, #0x2
  40a5b8:	mov	x2, x19
  40a5bc:	mov	x1, x22
  40a5c0:	add	x0, x20, x0
  40a5c4:	bl	402c30 <memcmp@plt>
  40a5c8:	cmp	w0, #0x0
  40a5cc:	b.gt	40a508 <__fxstatat@plt+0x7548>
  40a5d0:	and	x28, x23, #0xff
  40a5d4:	add	x25, x19, x28
  40a5d8:	mov	w24, w23
  40a5dc:	ldr	x0, [sp, #168]
  40a5e0:	add	x0, x0, x25
  40a5e4:	ldr	x1, [sp, #144]
  40a5e8:	cmp	x0, x1
  40a5ec:	b.ls	40a698 <__fxstatat@plt+0x76d8>  // b.plast
  40a5f0:	cmp	x0, #0x0
  40a5f4:	cset	x1, lt  // lt = tstop
  40a5f8:	tst	x0, #0x4000000000000000
  40a5fc:	csinc	w1, w1, wzr, eq  // eq = none
  40a600:	lsl	x2, x0, #1
  40a604:	cmp	w1, #0x0
  40a608:	csel	x0, x2, x0, eq  // eq = none
  40a60c:	str	x0, [sp, #144]
  40a610:	mov	x1, x0
  40a614:	mov	x0, x20
  40a618:	bl	402b10 <realloc@plt>
  40a61c:	mov	x23, x0
  40a620:	cbz	x0, 40a7c8 <__fxstatat@plt+0x7808>
  40a624:	add	x1, x23, x27
  40a628:	mov	w0, #0x2e                  	// #46
  40a62c:	strb	w0, [x23, x27]
  40a630:	add	x0, x1, #0x2
  40a634:	mov	w2, #0x7e                  	// #126
  40a638:	strb	w2, [x1, #1]
  40a63c:	mov	w2, #0x30                  	// #48
  40a640:	strb	w2, [x1, #2]
  40a644:	add	x28, x0, x28
  40a648:	add	x2, x19, #0x2
  40a64c:	mov	x1, x22
  40a650:	mov	x0, x28
  40a654:	bl	402800 <memcpy@plt>
  40a658:	add	x28, x28, x19
  40a65c:	sub	x1, x28, #0x1
  40a660:	ldurb	w0, [x28, #-1]
  40a664:	cmp	w0, #0x39
  40a668:	b.ne	40a680 <__fxstatat@plt+0x76c0>  // b.any
  40a66c:	mov	w2, #0x30                  	// #48
  40a670:	strb	w2, [x1]
  40a674:	ldrb	w0, [x1, #-1]!
  40a678:	cmp	w0, #0x39
  40a67c:	b.eq	40a670 <__fxstatat@plt+0x76b0>  // b.none
  40a680:	add	w0, w0, #0x1
  40a684:	strb	w0, [x1]
  40a688:	mov	x20, x23
  40a68c:	b	40a508 <__fxstatat@plt+0x7548>
  40a690:	mov	x19, #0x1                   	// #1
  40a694:	b	40a594 <__fxstatat@plt+0x75d4>
  40a698:	mov	x23, x20
  40a69c:	b	40a624 <__fxstatat@plt+0x7664>
  40a6a0:	ldr	w0, [sp, #108]
  40a6a4:	cmp	w0, #0x2
  40a6a8:	b.eq	40a720 <__fxstatat@plt+0x7760>  // b.none
  40a6ac:	mov	x0, x20
  40a6b0:	bl	40ac70 <__fxstatat@plt+0x7cb0>
  40a6b4:	mov	x19, x0
  40a6b8:	bl	40accc <__fxstatat@plt+0x7d0c>
  40a6bc:	mov	x21, x0
  40a6c0:	cmp	x0, #0xe
  40a6c4:	b.ls	40a77c <__fxstatat@plt+0x77bc>  // b.plast
  40a6c8:	ldr	x0, [sp, #184]
  40a6cc:	cbnz	x0, 40a7b0 <__fxstatat@plt+0x77f0>
  40a6d0:	ldr	w23, [sp, #220]
  40a6d4:	tbnz	w23, #31, 40a740 <__fxstatat@plt+0x7780>
  40a6d8:	bl	402f10 <__errno_location@plt>
  40a6dc:	mov	x22, x0
  40a6e0:	str	wzr, [x0]
  40a6e4:	mov	w1, #0x3                   	// #3
  40a6e8:	mov	w0, w23
  40a6ec:	bl	402c00 <fpathconf@plt>
  40a6f0:	ldr	w1, [x22]
  40a6f4:	cmp	w1, #0x0
  40a6f8:	cset	x1, eq  // eq = none
  40a6fc:	sub	x0, x0, x1
  40a700:	mov	x1, x0
  40a704:	str	x0, [sp, #184]
  40a708:	tbz	x0, #63, 40a780 <__fxstatat@plt+0x77c0>
  40a70c:	cmn	x0, #0x1
  40a710:	b.lt	40a7b8 <__fxstatat@plt+0x77f8>  // b.tstop
  40a714:	mov	x0, #0xffffffffffffffff    	// #-1
  40a718:	str	x0, [sp, #184]
  40a71c:	b	40a46c <__fxstatat@plt+0x74ac>
  40a720:	ldr	x2, [sp, #176]
  40a724:	adrp	x0, 429000 <__fxstatat@plt+0x26040>
  40a728:	ldr	x1, [x0, #2368]
  40a72c:	add	x0, x20, x27
  40a730:	bl	402800 <memcpy@plt>
  40a734:	mov	w0, #0x1                   	// #1
  40a738:	str	w0, [sp, #108]
  40a73c:	b	40a6ac <__fxstatat@plt+0x76ec>
  40a740:	ldrh	w23, [x19]
  40a744:	mov	w0, #0x2e                  	// #46
  40a748:	strh	w0, [x19]
  40a74c:	bl	402f10 <__errno_location@plt>
  40a750:	mov	x22, x0
  40a754:	str	wzr, [x0]
  40a758:	mov	w1, #0x3                   	// #3
  40a75c:	mov	x0, x20
  40a760:	bl	402930 <pathconf@plt>
  40a764:	ldr	w1, [x22]
  40a768:	cmp	w1, #0x0
  40a76c:	cset	x1, eq  // eq = none
  40a770:	sub	x0, x0, x1
  40a774:	strh	w23, [x19]
  40a778:	b	40a700 <__fxstatat@plt+0x7740>
  40a77c:	mov	x1, #0xff                  	// #255
  40a780:	cmp	x21, x1
  40a784:	b.ls	40a46c <__fxstatat@plt+0x74ac>  // b.plast
  40a788:	add	x0, x20, x27
  40a78c:	sub	x0, x0, x19
  40a790:	sub	x2, x1, #0x1
  40a794:	cmp	x1, x0
  40a798:	csel	x0, x2, x0, ls  // ls = plast
  40a79c:	mov	w1, #0x7e                  	// #126
  40a7a0:	strb	w1, [x19, x0]
  40a7a4:	add	x0, x19, x0
  40a7a8:	strb	wzr, [x0, #1]
  40a7ac:	b	40a46c <__fxstatat@plt+0x74ac>
  40a7b0:	ldr	x1, [sp, #184]
  40a7b4:	b	40a780 <__fxstatat@plt+0x77c0>
  40a7b8:	mov	x0, #0xe                   	// #14
  40a7bc:	str	x0, [sp, #184]
  40a7c0:	ldr	x1, [sp, #200]
  40a7c4:	b	40a788 <__fxstatat@plt+0x77c8>
  40a7c8:	mov	x0, x20
  40a7cc:	bl	402ce0 <free@plt>
  40a7d0:	bl	402f10 <__errno_location@plt>
  40a7d4:	mov	w1, #0xc                   	// #12
  40a7d8:	str	w1, [x0]
  40a7dc:	mov	x20, #0x0                   	// #0
  40a7e0:	ldp	x21, x22, [sp, #32]
  40a7e4:	ldp	x23, x24, [sp, #48]
  40a7e8:	mov	x0, x20
  40a7ec:	ldp	x19, x20, [sp, #16]
  40a7f0:	ldp	x25, x26, [sp, #64]
  40a7f4:	ldp	x27, x28, [sp, #80]
  40a7f8:	ldp	x29, x30, [sp], #224
  40a7fc:	ret
  40a800:	mov	w0, #0xffffff9c            	// #-100
  40a804:	str	w0, [sp, #220]
  40a808:	mov	x26, #0x0                   	// #0
  40a80c:	b	40a47c <__fxstatat@plt+0x74bc>
  40a810:	mov	x19, x0
  40a814:	ldr	x0, [sp, #112]
  40a818:	cbz	x0, 40a820 <__fxstatat@plt+0x7860>
  40a81c:	bl	402b60 <closedir@plt>
  40a820:	mov	x0, x20
  40a824:	bl	402ce0 <free@plt>
  40a828:	str	w21, [x19]
  40a82c:	mov	x20, #0x0                   	// #0
  40a830:	ldp	x21, x22, [sp, #32]
  40a834:	ldp	x23, x24, [sp, #48]
  40a838:	b	40a7e8 <__fxstatat@plt+0x7828>
  40a83c:	ldr	x0, [sp, #112]
  40a840:	cbz	x0, 40a854 <__fxstatat@plt+0x7894>
  40a844:	bl	402b60 <closedir@plt>
  40a848:	ldp	x21, x22, [sp, #32]
  40a84c:	ldp	x23, x24, [sp, #48]
  40a850:	b	40a7e8 <__fxstatat@plt+0x7828>
  40a854:	ldp	x21, x22, [sp, #32]
  40a858:	ldp	x23, x24, [sp, #48]
  40a85c:	b	40a7e8 <__fxstatat@plt+0x7828>
  40a860:	stp	x29, x30, [sp, #-16]!
  40a864:	mov	x29, sp
  40a868:	mov	w3, #0x1                   	// #1
  40a86c:	bl	40a300 <__fxstatat@plt+0x7340>
  40a870:	ldp	x29, x30, [sp], #16
  40a874:	ret
  40a878:	stp	x29, x30, [sp, #-16]!
  40a87c:	mov	x29, sp
  40a880:	mov	w3, #0x0                   	// #0
  40a884:	bl	40a300 <__fxstatat@plt+0x7340>
  40a888:	cbz	x0, 40a894 <__fxstatat@plt+0x78d4>
  40a88c:	ldp	x29, x30, [sp], #16
  40a890:	ret
  40a894:	bl	40ffc4 <__fxstatat@plt+0xd004>
  40a898:	cbz	x1, 40a8f0 <__fxstatat@plt+0x7930>
  40a89c:	ldrb	w3, [x1]
  40a8a0:	mov	w2, #0x2                   	// #2
  40a8a4:	cbnz	w3, 40a8b0 <__fxstatat@plt+0x78f0>
  40a8a8:	mov	w0, w2
  40a8ac:	ret
  40a8b0:	stp	x29, x30, [sp, #-32]!
  40a8b4:	mov	x29, sp
  40a8b8:	str	x19, [sp, #16]
  40a8bc:	adrp	x19, 414000 <__fxstatat@plt+0x11040>
  40a8c0:	add	x19, x19, #0x900
  40a8c4:	adrp	x2, 429000 <__fxstatat@plt+0x26040>
  40a8c8:	ldr	x5, [x2, #1048]
  40a8cc:	mov	x4, #0x4                   	// #4
  40a8d0:	mov	x3, x19
  40a8d4:	add	x2, x19, #0x20
  40a8d8:	bl	40a1ac <__fxstatat@plt+0x71ec>
  40a8dc:	ldr	w2, [x19, x0, lsl #2]
  40a8e0:	mov	w0, w2
  40a8e4:	ldr	x19, [sp, #16]
  40a8e8:	ldp	x29, x30, [sp], #32
  40a8ec:	ret
  40a8f0:	mov	w2, #0x2                   	// #2
  40a8f4:	b	40a8a8 <__fxstatat@plt+0x78e8>
  40a8f8:	stp	x29, x30, [sp, #-16]!
  40a8fc:	mov	x29, sp
  40a900:	cbz	x1, 40a90c <__fxstatat@plt+0x794c>
  40a904:	ldrb	w2, [x1]
  40a908:	cbnz	w2, 40a930 <__fxstatat@plt+0x7970>
  40a90c:	adrp	x0, 414000 <__fxstatat@plt+0x11040>
  40a910:	add	x0, x0, #0x898
  40a914:	bl	402f20 <getenv@plt>
  40a918:	mov	x1, x0
  40a91c:	adrp	x0, 414000 <__fxstatat@plt+0x11040>
  40a920:	add	x0, x0, #0x8a8
  40a924:	bl	40a898 <__fxstatat@plt+0x78d8>
  40a928:	ldp	x29, x30, [sp], #16
  40a92c:	ret
  40a930:	bl	40a898 <__fxstatat@plt+0x78d8>
  40a934:	b	40a928 <__fxstatat@plt+0x7968>
  40a938:	mov	x3, x0
  40a93c:	cbnz	x0, 40a958 <__fxstatat@plt+0x7998>
  40a940:	cmp	x1, #0x0
  40a944:	mov	x3, #0x2000                	// #8192
  40a948:	csel	x3, x1, x3, ne  // ne = any
  40a94c:	cmp	x3, x2
  40a950:	csel	x0, x3, x2, ls  // ls = plast
  40a954:	ret
  40a958:	cbz	x1, 40a94c <__fxstatat@plt+0x798c>
  40a95c:	mov	x0, x1
  40a960:	mov	x5, x3
  40a964:	udiv	x4, x5, x0
  40a968:	msub	x4, x4, x0, x5
  40a96c:	cbnz	x4, 40a990 <__fxstatat@plt+0x79d0>
  40a970:	udiv	x4, x3, x0
  40a974:	mul	x0, x1, x4
  40a978:	cmp	x0, x2
  40a97c:	b.hi	40a94c <__fxstatat@plt+0x798c>  // b.pmore
  40a980:	udiv	x1, x0, x1
  40a984:	cmp	x1, x4
  40a988:	b.ne	40a94c <__fxstatat@plt+0x798c>  // b.any
  40a98c:	b	40a954 <__fxstatat@plt+0x7994>
  40a990:	mov	x5, x0
  40a994:	mov	x0, x4
  40a998:	b	40a964 <__fxstatat@plt+0x79a4>
  40a99c:	adrp	x1, 429000 <__fxstatat@plt+0x26040>
  40a9a0:	str	x0, [x1, #2376]
  40a9a4:	ret
  40a9a8:	stp	x29, x30, [sp, #-48]!
  40a9ac:	mov	x29, sp
  40a9b0:	stp	x19, x20, [sp, #16]
  40a9b4:	adrp	x0, 429000 <__fxstatat@plt+0x26040>
  40a9b8:	ldr	x19, [x0, #1192]
  40a9bc:	mov	x0, x19
  40a9c0:	bl	4102fc <__fxstatat@plt+0xd33c>
  40a9c4:	cbnz	x0, 40aa3c <__fxstatat@plt+0x7a7c>
  40a9c8:	adrp	x0, 429000 <__fxstatat@plt+0x26040>
  40a9cc:	ldr	x0, [x0, #1192]
  40a9d0:	bl	410978 <__fxstatat@plt+0xd9b8>
  40a9d4:	cbz	w0, 40aa70 <__fxstatat@plt+0x7ab0>
  40a9d8:	str	x21, [sp, #32]
  40a9dc:	mov	w2, #0x5                   	// #5
  40a9e0:	adrp	x1, 414000 <__fxstatat@plt+0x11040>
  40a9e4:	add	x1, x1, #0x968
  40a9e8:	mov	x0, #0x0                   	// #0
  40a9ec:	bl	402e70 <dcgettext@plt>
  40a9f0:	mov	x19, x0
  40a9f4:	adrp	x0, 429000 <__fxstatat@plt+0x26040>
  40a9f8:	ldr	x20, [x0, #2376]
  40a9fc:	cbz	x20, 40aa80 <__fxstatat@plt+0x7ac0>
  40aa00:	bl	402f10 <__errno_location@plt>
  40aa04:	ldr	w21, [x0]
  40aa08:	mov	x0, x20
  40aa0c:	bl	40dbc8 <__fxstatat@plt+0xac08>
  40aa10:	mov	x4, x19
  40aa14:	mov	x3, x0
  40aa18:	adrp	x2, 414000 <__fxstatat@plt+0x11040>
  40aa1c:	add	x2, x2, #0x980
  40aa20:	mov	w1, w21
  40aa24:	mov	w0, #0x0                   	// #0
  40aa28:	bl	402850 <error@plt>
  40aa2c:	bl	40aab8 <__fxstatat@plt+0x7af8>
  40aa30:	adrp	x0, 429000 <__fxstatat@plt+0x26040>
  40aa34:	ldr	w0, [x0, #1056]
  40aa38:	bl	402810 <_exit@plt>
  40aa3c:	mov	w2, #0x1                   	// #1
  40aa40:	mov	x1, #0x0                   	// #0
  40aa44:	mov	x0, x19
  40aa48:	bl	410340 <__fxstatat@plt+0xd380>
  40aa4c:	cbnz	w0, 40a9c8 <__fxstatat@plt+0x7a08>
  40aa50:	adrp	x20, 429000 <__fxstatat@plt+0x26040>
  40aa54:	ldr	x0, [x20, #1192]
  40aa58:	bl	4102a4 <__fxstatat@plt+0xd2e4>
  40aa5c:	mov	w19, w0
  40aa60:	ldr	x0, [x20, #1192]
  40aa64:	bl	410978 <__fxstatat@plt+0xd9b8>
  40aa68:	cbnz	w0, 40a9d8 <__fxstatat@plt+0x7a18>
  40aa6c:	cbnz	w19, 40a9d8 <__fxstatat@plt+0x7a18>
  40aa70:	bl	40aab8 <__fxstatat@plt+0x7af8>
  40aa74:	ldp	x19, x20, [sp, #16]
  40aa78:	ldp	x29, x30, [sp], #48
  40aa7c:	ret
  40aa80:	bl	402f10 <__errno_location@plt>
  40aa84:	mov	x3, x19
  40aa88:	adrp	x2, 414000 <__fxstatat@plt+0x11040>
  40aa8c:	add	x2, x2, #0xf8
  40aa90:	ldr	w1, [x0]
  40aa94:	mov	w0, #0x0                   	// #0
  40aa98:	bl	402850 <error@plt>
  40aa9c:	b	40aa2c <__fxstatat@plt+0x7a6c>
  40aaa0:	adrp	x1, 429000 <__fxstatat@plt+0x26040>
  40aaa4:	str	x0, [x1, #2384]
  40aaa8:	ret
  40aaac:	adrp	x1, 429000 <__fxstatat@plt+0x26040>
  40aab0:	strb	w0, [x1, #2392]
  40aab4:	ret
  40aab8:	stp	x29, x30, [sp, #-48]!
  40aabc:	mov	x29, sp
  40aac0:	adrp	x0, 429000 <__fxstatat@plt+0x26040>
  40aac4:	ldr	x0, [x0, #1184]
  40aac8:	bl	410978 <__fxstatat@plt+0xd9b8>
  40aacc:	cbz	w0, 40aaec <__fxstatat@plt+0x7b2c>
  40aad0:	adrp	x0, 429000 <__fxstatat@plt+0x26040>
  40aad4:	ldrb	w0, [x0, #2392]
  40aad8:	cbz	w0, 40ab04 <__fxstatat@plt+0x7b44>
  40aadc:	bl	402f10 <__errno_location@plt>
  40aae0:	ldr	w0, [x0]
  40aae4:	cmp	w0, #0x20
  40aae8:	b.ne	40ab04 <__fxstatat@plt+0x7b44>  // b.any
  40aaec:	adrp	x0, 429000 <__fxstatat@plt+0x26040>
  40aaf0:	ldr	x0, [x0, #1160]
  40aaf4:	bl	410978 <__fxstatat@plt+0xd9b8>
  40aaf8:	cbnz	w0, 40ab88 <__fxstatat@plt+0x7bc8>
  40aafc:	ldp	x29, x30, [sp], #48
  40ab00:	ret
  40ab04:	stp	x19, x20, [sp, #16]
  40ab08:	str	x21, [sp, #32]
  40ab0c:	mov	w2, #0x5                   	// #5
  40ab10:	adrp	x1, 414000 <__fxstatat@plt+0x11040>
  40ab14:	add	x1, x1, #0x988
  40ab18:	mov	x0, #0x0                   	// #0
  40ab1c:	bl	402e70 <dcgettext@plt>
  40ab20:	mov	x19, x0
  40ab24:	adrp	x0, 429000 <__fxstatat@plt+0x26040>
  40ab28:	ldr	x20, [x0, #2384]
  40ab2c:	cbz	x20, 40ab68 <__fxstatat@plt+0x7ba8>
  40ab30:	bl	402f10 <__errno_location@plt>
  40ab34:	ldr	w21, [x0]
  40ab38:	mov	x0, x20
  40ab3c:	bl	40dbc8 <__fxstatat@plt+0xac08>
  40ab40:	mov	x4, x19
  40ab44:	mov	x3, x0
  40ab48:	adrp	x2, 414000 <__fxstatat@plt+0x11040>
  40ab4c:	add	x2, x2, #0x980
  40ab50:	mov	w1, w21
  40ab54:	mov	w0, #0x0                   	// #0
  40ab58:	bl	402850 <error@plt>
  40ab5c:	adrp	x0, 429000 <__fxstatat@plt+0x26040>
  40ab60:	ldr	w0, [x0, #1056]
  40ab64:	bl	402810 <_exit@plt>
  40ab68:	bl	402f10 <__errno_location@plt>
  40ab6c:	mov	x3, x19
  40ab70:	adrp	x2, 414000 <__fxstatat@plt+0x11040>
  40ab74:	add	x2, x2, #0xf8
  40ab78:	ldr	w1, [x0]
  40ab7c:	mov	w0, #0x0                   	// #0
  40ab80:	bl	402850 <error@plt>
  40ab84:	b	40ab5c <__fxstatat@plt+0x7b9c>
  40ab88:	stp	x19, x20, [sp, #16]
  40ab8c:	str	x21, [sp, #32]
  40ab90:	adrp	x0, 429000 <__fxstatat@plt+0x26040>
  40ab94:	ldr	w0, [x0, #1056]
  40ab98:	bl	402810 <_exit@plt>
  40ab9c:	stp	x29, x30, [sp, #-16]!
  40aba0:	mov	x29, sp
  40aba4:	bl	40ac08 <__fxstatat@plt+0x7c48>
  40aba8:	cbz	x0, 40abb4 <__fxstatat@plt+0x7bf4>
  40abac:	ldp	x29, x30, [sp], #16
  40abb0:	ret
  40abb4:	bl	40ffc4 <__fxstatat@plt+0xd004>
  40abb8:	stp	x29, x30, [sp, #-32]!
  40abbc:	mov	x29, sp
  40abc0:	stp	x19, x20, [sp, #16]
  40abc4:	mov	x19, x0
  40abc8:	ldrb	w1, [x0]
  40abcc:	cmp	w1, #0x2f
  40abd0:	cset	x20, eq  // eq = none
  40abd4:	bl	40ac70 <__fxstatat@plt+0x7cb0>
  40abd8:	sub	x0, x0, x19
  40abdc:	cmp	x0, x20
  40abe0:	b.ls	40abfc <__fxstatat@plt+0x7c3c>  // b.plast
  40abe4:	sub	x1, x0, #0x1
  40abe8:	ldrb	w2, [x19, x1]
  40abec:	cmp	w2, #0x2f
  40abf0:	b.ne	40abfc <__fxstatat@plt+0x7c3c>  // b.any
  40abf4:	mov	x0, x1
  40abf8:	b	40abdc <__fxstatat@plt+0x7c1c>
  40abfc:	ldp	x19, x20, [sp, #16]
  40ac00:	ldp	x29, x30, [sp], #32
  40ac04:	ret
  40ac08:	stp	x29, x30, [sp, #-48]!
  40ac0c:	mov	x29, sp
  40ac10:	stp	x19, x20, [sp, #16]
  40ac14:	str	x21, [sp, #32]
  40ac18:	mov	x21, x0
  40ac1c:	bl	40abb8 <__fxstatat@plt+0x7bf8>
  40ac20:	mov	x19, x0
  40ac24:	cmp	x0, #0x0
  40ac28:	add	x0, x0, #0x1
  40ac2c:	cinc	x0, x0, eq  // eq = none
  40ac30:	bl	4029f0 <malloc@plt>
  40ac34:	mov	x20, x0
  40ac38:	cbz	x0, 40ac5c <__fxstatat@plt+0x7c9c>
  40ac3c:	mov	x2, x19
  40ac40:	mov	x1, x21
  40ac44:	bl	402800 <memcpy@plt>
  40ac48:	cbnz	x19, 40ac58 <__fxstatat@plt+0x7c98>
  40ac4c:	mov	w0, #0x2e                  	// #46
  40ac50:	strb	w0, [x20]
  40ac54:	mov	x19, #0x1                   	// #1
  40ac58:	strb	wzr, [x20, x19]
  40ac5c:	mov	x0, x20
  40ac60:	ldp	x19, x20, [sp, #16]
  40ac64:	ldr	x21, [sp, #32]
  40ac68:	ldp	x29, x30, [sp], #48
  40ac6c:	ret
  40ac70:	ldrb	w1, [x0]
  40ac74:	cmp	w1, #0x2f
  40ac78:	b.ne	40ac88 <__fxstatat@plt+0x7cc8>  // b.any
  40ac7c:	ldrb	w1, [x0, #1]!
  40ac80:	cmp	w1, #0x2f
  40ac84:	b.eq	40ac7c <__fxstatat@plt+0x7cbc>  // b.none
  40ac88:	ldrb	w2, [x0]
  40ac8c:	cbz	w2, 40acc8 <__fxstatat@plt+0x7d08>
  40ac90:	mov	x3, x0
  40ac94:	mov	w1, #0x0                   	// #0
  40ac98:	mov	w5, #0x1                   	// #1
  40ac9c:	mov	w4, #0x0                   	// #0
  40aca0:	b	40acb8 <__fxstatat@plt+0x7cf8>
  40aca4:	cmp	w1, #0x0
  40aca8:	csel	x0, x0, x3, eq  // eq = none
  40acac:	csel	w1, w1, w4, eq  // eq = none
  40acb0:	ldrb	w2, [x3, #1]!
  40acb4:	cbz	w2, 40acc8 <__fxstatat@plt+0x7d08>
  40acb8:	cmp	w2, #0x2f
  40acbc:	b.ne	40aca4 <__fxstatat@plt+0x7ce4>  // b.any
  40acc0:	mov	w1, w5
  40acc4:	b	40acb0 <__fxstatat@plt+0x7cf0>
  40acc8:	ret
  40accc:	stp	x29, x30, [sp, #-32]!
  40acd0:	mov	x29, sp
  40acd4:	str	x19, [sp, #16]
  40acd8:	mov	x19, x0
  40acdc:	bl	402820 <strlen@plt>
  40ace0:	cmp	x0, #0x1
  40ace4:	b.ls	40acf8 <__fxstatat@plt+0x7d38>  // b.plast
  40ace8:	sub	x1, x0, #0x1
  40acec:	ldrb	w2, [x19, x1]
  40acf0:	cmp	w2, #0x2f
  40acf4:	b.eq	40ad04 <__fxstatat@plt+0x7d44>  // b.none
  40acf8:	ldr	x19, [sp, #16]
  40acfc:	ldp	x29, x30, [sp], #32
  40ad00:	ret
  40ad04:	mov	x0, x1
  40ad08:	b	40ace0 <__fxstatat@plt+0x7d20>
  40ad0c:	stp	x29, x30, [sp, #-32]!
  40ad10:	mov	x29, sp
  40ad14:	str	x19, [sp, #16]
  40ad18:	mov	x19, x0
  40ad1c:	bl	40ac70 <__fxstatat@plt+0x7cb0>
  40ad20:	ldrb	w1, [x0]
  40ad24:	cmp	w1, #0x0
  40ad28:	csel	x19, x19, x0, eq  // eq = none
  40ad2c:	mov	x0, x19
  40ad30:	bl	40accc <__fxstatat@plt+0x7d0c>
  40ad34:	ldrb	w1, [x19, x0]
  40ad38:	cmp	w1, #0x0
  40ad3c:	strb	wzr, [x19, x0]
  40ad40:	cset	w0, ne  // ne = any
  40ad44:	ldr	x19, [sp, #16]
  40ad48:	ldp	x29, x30, [sp], #32
  40ad4c:	ret
  40ad50:	stp	x29, x30, [sp, #-16]!
  40ad54:	mov	x29, sp
  40ad58:	bl	402bd0 <posix_fadvise@plt>
  40ad5c:	ldp	x29, x30, [sp], #16
  40ad60:	ret
  40ad64:	cbz	x0, 40ad98 <__fxstatat@plt+0x7dd8>
  40ad68:	stp	x29, x30, [sp, #-32]!
  40ad6c:	mov	x29, sp
  40ad70:	str	x19, [sp, #16]
  40ad74:	mov	w19, w1
  40ad78:	bl	402990 <fileno@plt>
  40ad7c:	mov	w3, w19
  40ad80:	mov	x2, #0x0                   	// #0
  40ad84:	mov	x1, #0x0                   	// #0
  40ad88:	bl	402bd0 <posix_fadvise@plt>
  40ad8c:	ldr	x19, [sp, #16]
  40ad90:	ldp	x29, x30, [sp], #32
  40ad94:	ret
  40ad98:	ret
  40ad9c:	stp	x29, x30, [sp, #-64]!
  40ada0:	mov	x29, sp
  40ada4:	str	x2, [sp, #56]
  40ada8:	mov	w2, #0x0                   	// #0
  40adac:	tbnz	w1, #6, 40adc0 <__fxstatat@plt+0x7e00>
  40adb0:	bl	402a20 <open@plt>
  40adb4:	bl	40e85c <__fxstatat@plt+0xb89c>
  40adb8:	ldp	x29, x30, [sp], #64
  40adbc:	ret
  40adc0:	add	x2, sp, #0x40
  40adc4:	str	x2, [sp, #16]
  40adc8:	str	x2, [sp, #24]
  40adcc:	add	x2, sp, #0x30
  40add0:	str	x2, [sp, #32]
  40add4:	str	wzr, [sp, #44]
  40add8:	str	wzr, [sp, #40]
  40addc:	ldr	x2, [sp, #24]
  40ade0:	sub	x2, x2, #0x8
  40ade4:	ldr	w2, [x2]
  40ade8:	b	40adb0 <__fxstatat@plt+0x7df0>
  40adec:	cbz	x0, 40ae68 <__fxstatat@plt+0x7ea8>
  40adf0:	stp	x29, x30, [sp, #-48]!
  40adf4:	mov	x29, sp
  40adf8:	stp	x19, x20, [sp, #16]
  40adfc:	stp	x21, x22, [sp, #32]
  40ae00:	mov	x20, x0
  40ae04:	mov	x22, x1
  40ae08:	mov	x21, x2
  40ae0c:	mov	x0, #0x18                  	// #24
  40ae10:	bl	40fd38 <__fxstatat@plt+0xcd78>
  40ae14:	mov	x19, x0
  40ae18:	mov	x0, x22
  40ae1c:	bl	40ff98 <__fxstatat@plt+0xcfd8>
  40ae20:	str	x0, [x19]
  40ae24:	ldr	x0, [x21, #8]
  40ae28:	str	x0, [x19, #8]
  40ae2c:	ldr	x0, [x21]
  40ae30:	str	x0, [x19, #16]
  40ae34:	mov	x1, x19
  40ae38:	mov	x0, x20
  40ae3c:	bl	40bf6c <__fxstatat@plt+0x8fac>
  40ae40:	cbz	x0, 40ae64 <__fxstatat@plt+0x7ea4>
  40ae44:	cmp	x19, x0
  40ae48:	b.eq	40ae54 <__fxstatat@plt+0x7e94>  // b.none
  40ae4c:	mov	x0, x19
  40ae50:	bl	40c1a8 <__fxstatat@plt+0x91e8>
  40ae54:	ldp	x19, x20, [sp, #16]
  40ae58:	ldp	x21, x22, [sp, #32]
  40ae5c:	ldp	x29, x30, [sp], #48
  40ae60:	ret
  40ae64:	bl	40ffc4 <__fxstatat@plt+0xd004>
  40ae68:	ret
  40ae6c:	cbz	x0, 40aea4 <__fxstatat@plt+0x7ee4>
  40ae70:	stp	x29, x30, [sp, #-48]!
  40ae74:	mov	x29, sp
  40ae78:	str	x1, [sp, #24]
  40ae7c:	ldr	x1, [x2, #8]
  40ae80:	str	x1, [sp, #32]
  40ae84:	ldr	x1, [x2]
  40ae88:	str	x1, [sp, #40]
  40ae8c:	add	x1, sp, #0x18
  40ae90:	bl	40b7ac <__fxstatat@plt+0x87ec>
  40ae94:	cmp	x0, #0x0
  40ae98:	cset	w0, ne  // ne = any
  40ae9c:	ldp	x29, x30, [sp], #48
  40aea0:	ret
  40aea4:	mov	w0, #0x0                   	// #0
  40aea8:	ret
  40aeac:	and	w3, w0, #0xf000
  40aeb0:	mov	w2, #0x2d                  	// #45
  40aeb4:	cmp	w3, #0x8, lsl #12
  40aeb8:	b.eq	40af08 <__fxstatat@plt+0x7f48>  // b.none
  40aebc:	mov	w2, #0x64                  	// #100
  40aec0:	cmp	w3, #0x4, lsl #12
  40aec4:	b.eq	40af08 <__fxstatat@plt+0x7f48>  // b.none
  40aec8:	mov	w2, #0x62                  	// #98
  40aecc:	cmp	w3, #0x6, lsl #12
  40aed0:	b.eq	40af08 <__fxstatat@plt+0x7f48>  // b.none
  40aed4:	mov	w2, #0x63                  	// #99
  40aed8:	cmp	w3, #0x2, lsl #12
  40aedc:	b.eq	40af08 <__fxstatat@plt+0x7f48>  // b.none
  40aee0:	mov	w2, #0x6c                  	// #108
  40aee4:	cmp	w3, #0xa, lsl #12
  40aee8:	b.eq	40af08 <__fxstatat@plt+0x7f48>  // b.none
  40aeec:	mov	w2, #0x70                  	// #112
  40aef0:	cmp	w3, #0x1, lsl #12
  40aef4:	b.eq	40af08 <__fxstatat@plt+0x7f48>  // b.none
  40aef8:	cmp	w3, #0xc, lsl #12
  40aefc:	mov	w2, #0x3f                  	// #63
  40af00:	mov	w3, #0x73                  	// #115
  40af04:	csel	w2, w2, w3, ne  // ne = any
  40af08:	strb	w2, [x1]
  40af0c:	tst	x0, #0x100
  40af10:	mov	w2, #0x72                  	// #114
  40af14:	mov	w3, #0x2d                  	// #45
  40af18:	csel	w2, w2, w3, ne  // ne = any
  40af1c:	strb	w2, [x1, #1]
  40af20:	tst	x0, #0x80
  40af24:	mov	w2, #0x77                  	// #119
  40af28:	csel	w2, w2, w3, ne  // ne = any
  40af2c:	strb	w2, [x1, #2]
  40af30:	tbz	w0, #11, 40afd0 <__fxstatat@plt+0x8010>
  40af34:	tst	x0, #0x40
  40af38:	mov	w2, #0x73                  	// #115
  40af3c:	mov	w3, #0x53                  	// #83
  40af40:	csel	w2, w2, w3, ne  // ne = any
  40af44:	strb	w2, [x1, #3]
  40af48:	tst	x0, #0x20
  40af4c:	mov	w2, #0x72                  	// #114
  40af50:	mov	w3, #0x2d                  	// #45
  40af54:	csel	w2, w2, w3, ne  // ne = any
  40af58:	strb	w2, [x1, #4]
  40af5c:	tst	x0, #0x10
  40af60:	mov	w2, #0x77                  	// #119
  40af64:	csel	w2, w2, w3, ne  // ne = any
  40af68:	strb	w2, [x1, #5]
  40af6c:	tbz	w0, #10, 40afe4 <__fxstatat@plt+0x8024>
  40af70:	tst	x0, #0x8
  40af74:	mov	w2, #0x73                  	// #115
  40af78:	mov	w3, #0x53                  	// #83
  40af7c:	csel	w2, w2, w3, ne  // ne = any
  40af80:	strb	w2, [x1, #6]
  40af84:	tst	x0, #0x4
  40af88:	mov	w2, #0x72                  	// #114
  40af8c:	mov	w3, #0x2d                  	// #45
  40af90:	csel	w2, w2, w3, ne  // ne = any
  40af94:	strb	w2, [x1, #7]
  40af98:	tst	x0, #0x2
  40af9c:	mov	w2, #0x77                  	// #119
  40afa0:	csel	w2, w2, w3, ne  // ne = any
  40afa4:	strb	w2, [x1, #8]
  40afa8:	tbz	w0, #9, 40aff8 <__fxstatat@plt+0x8038>
  40afac:	tst	x0, #0x1
  40afb0:	mov	w0, #0x74                  	// #116
  40afb4:	mov	w2, #0x54                  	// #84
  40afb8:	csel	w0, w0, w2, ne  // ne = any
  40afbc:	strb	w0, [x1, #9]
  40afc0:	mov	w0, #0x20                  	// #32
  40afc4:	strb	w0, [x1, #10]
  40afc8:	strb	wzr, [x1, #11]
  40afcc:	ret
  40afd0:	tst	x0, #0x40
  40afd4:	mov	w2, #0x78                  	// #120
  40afd8:	mov	w3, #0x2d                  	// #45
  40afdc:	csel	w2, w2, w3, ne  // ne = any
  40afe0:	b	40af44 <__fxstatat@plt+0x7f84>
  40afe4:	tst	x0, #0x8
  40afe8:	mov	w2, #0x78                  	// #120
  40afec:	mov	w3, #0x2d                  	// #45
  40aff0:	csel	w2, w2, w3, ne  // ne = any
  40aff4:	b	40af80 <__fxstatat@plt+0x7fc0>
  40aff8:	tst	x0, #0x1
  40affc:	mov	w0, #0x78                  	// #120
  40b000:	mov	w2, #0x2d                  	// #45
  40b004:	csel	w0, w0, w2, ne  // ne = any
  40b008:	b	40afbc <__fxstatat@plt+0x7ffc>
  40b00c:	stp	x29, x30, [sp, #-16]!
  40b010:	mov	x29, sp
  40b014:	ldr	w0, [x0, #16]
  40b018:	bl	40aeac <__fxstatat@plt+0x7eec>
  40b01c:	ldp	x29, x30, [sp], #16
  40b020:	ret
  40b024:	stp	x29, x30, [sp, #-16]!
  40b028:	mov	x29, sp
  40b02c:	bl	40b040 <__fxstatat@plt+0x8080>
  40b030:	cbz	x0, 40b03c <__fxstatat@plt+0x807c>
  40b034:	ldp	x29, x30, [sp], #16
  40b038:	ret
  40b03c:	bl	40ffc4 <__fxstatat@plt+0xd004>
  40b040:	stp	x29, x30, [sp, #-80]!
  40b044:	mov	x29, sp
  40b048:	stp	x19, x20, [sp, #16]
  40b04c:	stp	x21, x22, [sp, #32]
  40b050:	stp	x23, x24, [sp, #48]
  40b054:	stp	x25, x26, [sp, #64]
  40b058:	mov	x23, x0
  40b05c:	mov	x21, x1
  40b060:	mov	x22, x2
  40b064:	bl	40ac70 <__fxstatat@plt+0x7cb0>
  40b068:	mov	x19, x0
  40b06c:	bl	40accc <__fxstatat@plt+0x7d0c>
  40b070:	mov	x20, x0
  40b074:	sub	x19, x19, x23
  40b078:	add	x19, x19, x0
  40b07c:	mov	x0, x21
  40b080:	bl	402820 <strlen@plt>
  40b084:	mov	x24, x0
  40b088:	add	x0, x0, #0x1
  40b08c:	cbz	x20, 40b0b8 <__fxstatat@plt+0x80f8>
  40b090:	add	x1, x23, x19
  40b094:	ldurb	w1, [x1, #-1]
  40b098:	mov	w25, #0x0                   	// #0
  40b09c:	cmp	w1, #0x2f
  40b0a0:	b.eq	40b0c8 <__fxstatat@plt+0x8108>  // b.none
  40b0a4:	ldrb	w1, [x21]
  40b0a8:	cmp	w1, #0x2f
  40b0ac:	mov	w25, #0x2f                  	// #47
  40b0b0:	csel	w25, w25, wzr, ne  // ne = any
  40b0b4:	b	40b0c8 <__fxstatat@plt+0x8108>
  40b0b8:	ldrb	w1, [x21]
  40b0bc:	cmp	w1, #0x2f
  40b0c0:	mov	w25, #0x2e                  	// #46
  40b0c4:	csel	w25, w25, wzr, eq  // eq = none
  40b0c8:	cmp	w25, #0x0
  40b0cc:	cset	x26, ne  // ne = any
  40b0d0:	cinc	x1, x19, ne  // ne = any
  40b0d4:	add	x0, x1, x0
  40b0d8:	bl	4029f0 <malloc@plt>
  40b0dc:	mov	x20, x0
  40b0e0:	cbz	x0, 40b110 <__fxstatat@plt+0x8150>
  40b0e4:	mov	x2, x19
  40b0e8:	mov	x1, x23
  40b0ec:	bl	402d40 <mempcpy@plt>
  40b0f0:	strb	w25, [x0]
  40b0f4:	add	x0, x0, x26
  40b0f8:	cbz	x22, 40b100 <__fxstatat@plt+0x8140>
  40b0fc:	str	x0, [x22]
  40b100:	mov	x2, x24
  40b104:	mov	x1, x21
  40b108:	bl	402d40 <mempcpy@plt>
  40b10c:	strb	wzr, [x0]
  40b110:	mov	x0, x20
  40b114:	ldp	x19, x20, [sp, #16]
  40b118:	ldp	x21, x22, [sp, #32]
  40b11c:	ldp	x23, x24, [sp, #48]
  40b120:	ldp	x25, x26, [sp, #64]
  40b124:	ldp	x29, x30, [sp], #80
  40b128:	ret
  40b12c:	stp	x29, x30, [sp, #-48]!
  40b130:	mov	x29, sp
  40b134:	stp	x19, x20, [sp, #16]
  40b138:	stp	x21, x22, [sp, #32]
  40b13c:	mov	x19, x2
  40b140:	cbz	x2, 40b1a0 <__fxstatat@plt+0x81e0>
  40b144:	mov	w22, w0
  40b148:	mov	x20, x1
  40b14c:	mov	x21, #0x0                   	// #0
  40b150:	mov	x2, x19
  40b154:	mov	x1, x20
  40b158:	mov	w0, w22
  40b15c:	bl	40e020 <__fxstatat@plt+0xb060>
  40b160:	cmn	x0, #0x1
  40b164:	b.eq	40b18c <__fxstatat@plt+0x81cc>  // b.none
  40b168:	cbz	x0, 40b180 <__fxstatat@plt+0x81c0>
  40b16c:	add	x21, x21, x0
  40b170:	add	x20, x20, x0
  40b174:	subs	x19, x19, x0
  40b178:	b.ne	40b150 <__fxstatat@plt+0x8190>  // b.any
  40b17c:	b	40b18c <__fxstatat@plt+0x81cc>
  40b180:	bl	402f10 <__errno_location@plt>
  40b184:	mov	w1, #0x1c                  	// #28
  40b188:	str	w1, [x0]
  40b18c:	mov	x0, x21
  40b190:	ldp	x19, x20, [sp, #16]
  40b194:	ldp	x21, x22, [sp, #32]
  40b198:	ldp	x29, x30, [sp], #48
  40b19c:	ret
  40b1a0:	mov	x21, x2
  40b1a4:	b	40b18c <__fxstatat@plt+0x81cc>
  40b1a8:	ror	x2, x0, #3
  40b1ac:	udiv	x0, x2, x1
  40b1b0:	msub	x0, x0, x1, x2
  40b1b4:	ret
  40b1b8:	cmp	x1, x0
  40b1bc:	cset	w0, eq  // eq = none
  40b1c0:	ret
  40b1c4:	mov	x1, x0
  40b1c8:	ldr	x2, [x0, #40]
  40b1cc:	adrp	x0, 414000 <__fxstatat@plt+0x11040>
  40b1d0:	add	x0, x0, #0xa08
  40b1d4:	cmp	x2, x0
  40b1d8:	b.eq	40b278 <__fxstatat@plt+0x82b8>  // b.none
  40b1dc:	ldr	s0, [x2, #8]
  40b1e0:	mov	w0, #0xcccd                	// #52429
  40b1e4:	movk	w0, #0x3dcc, lsl #16
  40b1e8:	fmov	s1, w0
  40b1ec:	fcmpe	s0, s1
  40b1f0:	b.le	40b254 <__fxstatat@plt+0x8294>
  40b1f4:	mov	w0, #0x6666                	// #26214
  40b1f8:	movk	w0, #0x3f66, lsl #16
  40b1fc:	fmov	s1, w0
  40b200:	fcmpe	s0, s1
  40b204:	b.pl	40b254 <__fxstatat@plt+0x8294>  // b.nfrst
  40b208:	mov	w0, #0xcccd                	// #52429
  40b20c:	movk	w0, #0x3f8c, lsl #16
  40b210:	fmov	s1, w0
  40b214:	ldr	s2, [x2, #12]
  40b218:	fcmpe	s2, s1
  40b21c:	b.le	40b254 <__fxstatat@plt+0x8294>
  40b220:	ldr	s1, [x2]
  40b224:	fcmpe	s1, #0.0
  40b228:	b.lt	40b254 <__fxstatat@plt+0x8294>  // b.tstop
  40b22c:	mov	w0, #0xcccd                	// #52429
  40b230:	movk	w0, #0x3dcc, lsl #16
  40b234:	fmov	s2, w0
  40b238:	fadd	s1, s1, s2
  40b23c:	ldr	s2, [x2, #4]
  40b240:	fcmpe	s1, s2
  40b244:	b.pl	40b254 <__fxstatat@plt+0x8294>  // b.nfrst
  40b248:	fmov	s3, #1.000000000000000000e+00
  40b24c:	fcmpe	s2, s3
  40b250:	b.ls	40b268 <__fxstatat@plt+0x82a8>  // b.plast
  40b254:	adrp	x0, 414000 <__fxstatat@plt+0x11040>
  40b258:	add	x0, x0, #0xa08
  40b25c:	str	x0, [x1, #40]
  40b260:	mov	w0, #0x0                   	// #0
  40b264:	ret
  40b268:	mov	w0, #0x1                   	// #1
  40b26c:	fcmpe	s0, s1
  40b270:	b.le	40b254 <__fxstatat@plt+0x8294>
  40b274:	b	40b264 <__fxstatat@plt+0x82a4>
  40b278:	mov	w0, #0x1                   	// #1
  40b27c:	b	40b264 <__fxstatat@plt+0x82a4>
  40b280:	ldrb	w2, [x1, #16]
  40b284:	cbnz	w2, 40b2ac <__fxstatat@plt+0x82ec>
  40b288:	ucvtf	s0, x0
  40b28c:	ldr	s1, [x1, #8]
  40b290:	fdiv	s0, s0, s1
  40b294:	mov	w0, #0x5f800000            	// #1602224128
  40b298:	fmov	s1, w0
  40b29c:	mov	x0, #0x0                   	// #0
  40b2a0:	fcmpe	s0, s1
  40b2a4:	b.ge	40b354 <__fxstatat@plt+0x8394>  // b.tcont
  40b2a8:	fcvtzu	x0, s0
  40b2ac:	cmp	x0, #0xa
  40b2b0:	mov	x1, #0xa                   	// #10
  40b2b4:	csel	x0, x0, x1, cs  // cs = hs, nlast
  40b2b8:	orr	x0, x0, #0x1
  40b2bc:	mov	x5, #0xaaaaaaaaaaaaaaaa    	// #-6148914691236517206
  40b2c0:	movk	x5, #0xaaab
  40b2c4:	cmn	x0, #0x1
  40b2c8:	b.ne	40b2f0 <__fxstatat@plt+0x8330>  // b.any
  40b2cc:	mov	x0, #0x0                   	// #0
  40b2d0:	b	40b354 <__fxstatat@plt+0x8394>
  40b2d4:	mov	x1, #0x3                   	// #3
  40b2d8:	udiv	x2, x0, x1
  40b2dc:	msub	x1, x2, x1, x0
  40b2e0:	cbnz	x1, 40b33c <__fxstatat@plt+0x837c>
  40b2e4:	add	x0, x0, #0x2
  40b2e8:	cmn	x0, #0x1
  40b2ec:	b.eq	40b358 <__fxstatat@plt+0x8398>  // b.none
  40b2f0:	cmp	x0, #0x9
  40b2f4:	b.ls	40b2d4 <__fxstatat@plt+0x8314>  // b.plast
  40b2f8:	umulh	x1, x0, x5
  40b2fc:	and	x2, x1, #0xfffffffffffffffe
  40b300:	add	x1, x2, x1, lsr #1
  40b304:	cmp	x0, x1
  40b308:	b.eq	40b2e4 <__fxstatat@plt+0x8324>  // b.none
  40b30c:	mov	x3, #0x10                  	// #16
  40b310:	mov	x2, #0x9                   	// #9
  40b314:	mov	x1, #0x3                   	// #3
  40b318:	add	x2, x2, x3
  40b31c:	add	x1, x1, #0x2
  40b320:	cmp	x2, x0
  40b324:	b.cs	40b2d8 <__fxstatat@plt+0x8318>  // b.hs, b.nlast
  40b328:	add	x3, x3, #0x8
  40b32c:	udiv	x4, x0, x1
  40b330:	msub	x4, x4, x1, x0
  40b334:	cbnz	x4, 40b318 <__fxstatat@plt+0x8358>
  40b338:	b	40b2e4 <__fxstatat@plt+0x8324>
  40b33c:	cmp	xzr, x0, lsr #61
  40b340:	cset	x1, ne  // ne = any
  40b344:	tst	x0, #0x1000000000000000
  40b348:	csinc	w1, w1, wzr, eq  // eq = none
  40b34c:	cmp	w1, #0x0
  40b350:	csel	x0, x0, xzr, eq  // eq = none
  40b354:	ret
  40b358:	mov	x0, #0x0                   	// #0
  40b35c:	b	40b354 <__fxstatat@plt+0x8394>
  40b360:	stp	x29, x30, [sp, #-32]!
  40b364:	mov	x29, sp
  40b368:	str	x19, [sp, #16]
  40b36c:	mov	x19, x0
  40b370:	mov	x0, x1
  40b374:	ldr	x2, [x19, #48]
  40b378:	ldr	x1, [x19, #16]
  40b37c:	blr	x2
  40b380:	ldr	x1, [x19, #16]
  40b384:	cmp	x1, x0
  40b388:	b.ls	40b3a0 <__fxstatat@plt+0x83e0>  // b.plast
  40b38c:	ldr	x1, [x19]
  40b390:	add	x0, x1, x0, lsl #4
  40b394:	ldr	x19, [sp, #16]
  40b398:	ldp	x29, x30, [sp], #32
  40b39c:	ret
  40b3a0:	bl	402bc0 <abort@plt>
  40b3a4:	stp	x29, x30, [sp, #-80]!
  40b3a8:	mov	x29, sp
  40b3ac:	stp	x21, x22, [sp, #32]
  40b3b0:	stp	x23, x24, [sp, #48]
  40b3b4:	mov	x21, x0
  40b3b8:	ldr	x22, [x1]
  40b3bc:	ldr	x0, [x1, #8]
  40b3c0:	cmp	x22, x0
  40b3c4:	b.cs	40b4f8 <__fxstatat@plt+0x8538>  // b.hs, b.nlast
  40b3c8:	stp	x19, x20, [sp, #16]
  40b3cc:	str	x25, [sp, #64]
  40b3d0:	mov	x23, x1
  40b3d4:	and	w24, w2, #0xff
  40b3d8:	mov	x25, #0x10                  	// #16
  40b3dc:	b	40b498 <__fxstatat@plt+0x84d8>
  40b3e0:	str	x20, [x0]
  40b3e4:	ldr	x0, [x21, #24]
  40b3e8:	add	x0, x0, #0x1
  40b3ec:	str	x0, [x21, #24]
  40b3f0:	str	xzr, [x2]
  40b3f4:	ldr	x0, [x21, #72]
  40b3f8:	str	x0, [x2, #8]
  40b3fc:	str	x2, [x21, #72]
  40b400:	cbz	x19, 40b434 <__fxstatat@plt+0x8474>
  40b404:	ldr	x20, [x19]
  40b408:	mov	x1, x20
  40b40c:	mov	x0, x21
  40b410:	bl	40b360 <__fxstatat@plt+0x83a0>
  40b414:	mov	x2, x19
  40b418:	ldr	x19, [x19, #8]
  40b41c:	ldr	x1, [x0]
  40b420:	cbz	x1, 40b3e0 <__fxstatat@plt+0x8420>
  40b424:	ldr	x1, [x0, #8]
  40b428:	str	x1, [x2, #8]
  40b42c:	str	x2, [x0, #8]
  40b430:	b	40b400 <__fxstatat@plt+0x8440>
  40b434:	ldr	x20, [x22]
  40b438:	str	xzr, [x22, #8]
  40b43c:	cbnz	w24, 40b488 <__fxstatat@plt+0x84c8>
  40b440:	mov	x1, x20
  40b444:	mov	x0, x21
  40b448:	bl	40b360 <__fxstatat@plt+0x83a0>
  40b44c:	mov	x19, x0
  40b450:	ldr	x0, [x0]
  40b454:	cbz	x0, 40b4c4 <__fxstatat@plt+0x8504>
  40b458:	ldr	x0, [x21, #72]
  40b45c:	cbz	x0, 40b4ac <__fxstatat@plt+0x84ec>
  40b460:	ldr	x1, [x0, #8]
  40b464:	str	x1, [x21, #72]
  40b468:	str	x20, [x0]
  40b46c:	ldr	x1, [x19, #8]
  40b470:	str	x1, [x0, #8]
  40b474:	str	x0, [x19, #8]
  40b478:	str	xzr, [x22]
  40b47c:	ldr	x0, [x23, #24]
  40b480:	sub	x0, x0, #0x1
  40b484:	str	x0, [x23, #24]
  40b488:	add	x22, x22, #0x10
  40b48c:	ldr	x0, [x23, #8]
  40b490:	cmp	x0, x22
  40b494:	b.ls	40b4d8 <__fxstatat@plt+0x8518>  // b.plast
  40b498:	ldr	x0, [x22]
  40b49c:	cbz	x0, 40b488 <__fxstatat@plt+0x84c8>
  40b4a0:	ldr	x19, [x22, #8]
  40b4a4:	cbnz	x19, 40b404 <__fxstatat@plt+0x8444>
  40b4a8:	b	40b434 <__fxstatat@plt+0x8474>
  40b4ac:	mov	x0, x25
  40b4b0:	bl	4029f0 <malloc@plt>
  40b4b4:	cbnz	x0, 40b468 <__fxstatat@plt+0x84a8>
  40b4b8:	ldp	x19, x20, [sp, #16]
  40b4bc:	ldr	x25, [sp, #64]
  40b4c0:	b	40b4e4 <__fxstatat@plt+0x8524>
  40b4c4:	str	x20, [x19]
  40b4c8:	ldr	x0, [x21, #24]
  40b4cc:	add	x0, x0, #0x1
  40b4d0:	str	x0, [x21, #24]
  40b4d4:	b	40b478 <__fxstatat@plt+0x84b8>
  40b4d8:	mov	w24, #0x1                   	// #1
  40b4dc:	ldp	x19, x20, [sp, #16]
  40b4e0:	ldr	x25, [sp, #64]
  40b4e4:	mov	w0, w24
  40b4e8:	ldp	x21, x22, [sp, #32]
  40b4ec:	ldp	x23, x24, [sp, #48]
  40b4f0:	ldp	x29, x30, [sp], #80
  40b4f4:	ret
  40b4f8:	mov	w24, #0x1                   	// #1
  40b4fc:	b	40b4e4 <__fxstatat@plt+0x8524>
  40b500:	stp	x29, x30, [sp, #-64]!
  40b504:	mov	x29, sp
  40b508:	stp	x19, x20, [sp, #16]
  40b50c:	stp	x21, x22, [sp, #32]
  40b510:	str	x23, [sp, #48]
  40b514:	mov	x21, x0
  40b518:	mov	x20, x1
  40b51c:	mov	x22, x2
  40b520:	and	w23, w3, #0xff
  40b524:	bl	40b360 <__fxstatat@plt+0x83a0>
  40b528:	mov	x19, x0
  40b52c:	str	x0, [x22]
  40b530:	ldr	x0, [x0]
  40b534:	cbz	x0, 40b5d0 <__fxstatat@plt+0x8610>
  40b538:	cmp	x0, x20
  40b53c:	b.eq	40b590 <__fxstatat@plt+0x85d0>  // b.none
  40b540:	ldr	x2, [x21, #56]
  40b544:	mov	x1, x0
  40b548:	mov	x0, x20
  40b54c:	blr	x2
  40b550:	and	w0, w0, #0xff
  40b554:	cbnz	w0, 40b590 <__fxstatat@plt+0x85d0>
  40b558:	ldr	x0, [x19, #8]
  40b55c:	cbz	x0, 40b5d0 <__fxstatat@plt+0x8610>
  40b560:	ldr	x1, [x0]
  40b564:	cmp	x1, x20
  40b568:	b.eq	40b5c4 <__fxstatat@plt+0x8604>  // b.none
  40b56c:	ldr	x2, [x21, #56]
  40b570:	mov	x0, x20
  40b574:	blr	x2
  40b578:	and	w0, w0, #0xff
  40b57c:	cbnz	w0, 40b5c4 <__fxstatat@plt+0x8604>
  40b580:	ldr	x19, [x19, #8]
  40b584:	ldr	x0, [x19, #8]
  40b588:	cbnz	x0, 40b560 <__fxstatat@plt+0x85a0>
  40b58c:	b	40b5d0 <__fxstatat@plt+0x8610>
  40b590:	ldr	x0, [x19]
  40b594:	cbz	w23, 40b5d0 <__fxstatat@plt+0x8610>
  40b598:	ldr	x1, [x19, #8]
  40b59c:	cbz	x1, 40b5bc <__fxstatat@plt+0x85fc>
  40b5a0:	ldp	x2, x3, [x1]
  40b5a4:	stp	x2, x3, [x19]
  40b5a8:	str	xzr, [x1]
  40b5ac:	ldr	x2, [x21, #72]
  40b5b0:	str	x2, [x1, #8]
  40b5b4:	str	x1, [x21, #72]
  40b5b8:	b	40b5d0 <__fxstatat@plt+0x8610>
  40b5bc:	str	xzr, [x19]
  40b5c0:	b	40b5d0 <__fxstatat@plt+0x8610>
  40b5c4:	ldr	x1, [x19, #8]
  40b5c8:	ldr	x0, [x1]
  40b5cc:	cbnz	w23, 40b5e4 <__fxstatat@plt+0x8624>
  40b5d0:	ldp	x19, x20, [sp, #16]
  40b5d4:	ldp	x21, x22, [sp, #32]
  40b5d8:	ldr	x23, [sp, #48]
  40b5dc:	ldp	x29, x30, [sp], #64
  40b5e0:	ret
  40b5e4:	ldr	x2, [x1, #8]
  40b5e8:	str	x2, [x19, #8]
  40b5ec:	str	xzr, [x1]
  40b5f0:	ldr	x2, [x21, #72]
  40b5f4:	str	x2, [x1, #8]
  40b5f8:	str	x1, [x21, #72]
  40b5fc:	b	40b5d0 <__fxstatat@plt+0x8610>
  40b600:	ldr	x0, [x0, #16]
  40b604:	ret
  40b608:	ldr	x0, [x0, #24]
  40b60c:	ret
  40b610:	ldr	x0, [x0, #32]
  40b614:	ret
  40b618:	ldr	x3, [x0]
  40b61c:	ldr	x4, [x0, #8]
  40b620:	cmp	x3, x4
  40b624:	b.cs	40b66c <__fxstatat@plt+0x86ac>  // b.hs, b.nlast
  40b628:	mov	x0, #0x0                   	// #0
  40b62c:	b	40b648 <__fxstatat@plt+0x8688>
  40b630:	mov	x2, #0x1                   	// #1
  40b634:	cmp	x0, x2
  40b638:	csel	x0, x0, x2, cs  // cs = hs, nlast
  40b63c:	add	x3, x3, #0x10
  40b640:	cmp	x3, x4
  40b644:	b.cs	40b670 <__fxstatat@plt+0x86b0>  // b.hs, b.nlast
  40b648:	ldr	x1, [x3]
  40b64c:	cbz	x1, 40b63c <__fxstatat@plt+0x867c>
  40b650:	ldr	x1, [x3, #8]
  40b654:	cbz	x1, 40b630 <__fxstatat@plt+0x8670>
  40b658:	mov	x2, #0x1                   	// #1
  40b65c:	add	x2, x2, #0x1
  40b660:	ldr	x1, [x1, #8]
  40b664:	cbnz	x1, 40b65c <__fxstatat@plt+0x869c>
  40b668:	b	40b634 <__fxstatat@plt+0x8674>
  40b66c:	mov	x0, #0x0                   	// #0
  40b670:	ret
  40b674:	mov	x6, x0
  40b678:	ldr	x3, [x0]
  40b67c:	ldr	x4, [x0, #8]
  40b680:	cmp	x3, x4
  40b684:	b.cs	40b6c8 <__fxstatat@plt+0x8708>  // b.hs, b.nlast
  40b688:	mov	x2, #0x0                   	// #0
  40b68c:	mov	x5, #0x0                   	// #0
  40b690:	b	40b6a0 <__fxstatat@plt+0x86e0>
  40b694:	add	x3, x3, #0x10
  40b698:	cmp	x3, x4
  40b69c:	b.cs	40b6d0 <__fxstatat@plt+0x8710>  // b.hs, b.nlast
  40b6a0:	ldr	x1, [x3]
  40b6a4:	cbz	x1, 40b694 <__fxstatat@plt+0x86d4>
  40b6a8:	add	x5, x5, #0x1
  40b6ac:	add	x2, x2, #0x1
  40b6b0:	ldr	x1, [x3, #8]
  40b6b4:	cbz	x1, 40b694 <__fxstatat@plt+0x86d4>
  40b6b8:	add	x2, x2, #0x1
  40b6bc:	ldr	x1, [x1, #8]
  40b6c0:	cbnz	x1, 40b6b8 <__fxstatat@plt+0x86f8>
  40b6c4:	b	40b694 <__fxstatat@plt+0x86d4>
  40b6c8:	mov	x2, #0x0                   	// #0
  40b6cc:	mov	x5, #0x0                   	// #0
  40b6d0:	ldr	x1, [x6, #24]
  40b6d4:	mov	w0, #0x0                   	// #0
  40b6d8:	cmp	x1, x5
  40b6dc:	b.eq	40b6e4 <__fxstatat@plt+0x8724>  // b.none
  40b6e0:	ret
  40b6e4:	ldr	x0, [x6, #32]
  40b6e8:	cmp	x0, x2
  40b6ec:	cset	w0, eq  // eq = none
  40b6f0:	b	40b6e0 <__fxstatat@plt+0x8720>
  40b6f4:	stp	x29, x30, [sp, #-64]!
  40b6f8:	mov	x29, sp
  40b6fc:	stp	x19, x20, [sp, #16]
  40b700:	stp	x21, x22, [sp, #32]
  40b704:	str	x23, [sp, #48]
  40b708:	mov	x20, x0
  40b70c:	mov	x19, x1
  40b710:	ldr	x21, [x0, #16]
  40b714:	ldr	x23, [x0, #24]
  40b718:	bl	40b618 <__fxstatat@plt+0x8658>
  40b71c:	mov	x22, x0
  40b720:	ldr	x3, [x20, #32]
  40b724:	adrp	x2, 414000 <__fxstatat@plt+0x11040>
  40b728:	add	x2, x2, #0x998
  40b72c:	mov	w1, #0x1                   	// #1
  40b730:	mov	x0, x19
  40b734:	bl	402c60 <__fprintf_chk@plt>
  40b738:	mov	x3, x21
  40b73c:	adrp	x2, 414000 <__fxstatat@plt+0x11040>
  40b740:	add	x2, x2, #0x9b0
  40b744:	mov	w1, #0x1                   	// #1
  40b748:	mov	x0, x19
  40b74c:	bl	402c60 <__fprintf_chk@plt>
  40b750:	ucvtf	d1, x23
  40b754:	mov	x0, #0x4059000000000000    	// #4636737291354636288
  40b758:	fmov	d0, x0
  40b75c:	fmul	d1, d1, d0
  40b760:	ucvtf	d0, x21
  40b764:	fdiv	d0, d1, d0
  40b768:	mov	x3, x23
  40b76c:	adrp	x2, 414000 <__fxstatat@plt+0x11040>
  40b770:	add	x2, x2, #0x9c8
  40b774:	mov	w1, #0x1                   	// #1
  40b778:	mov	x0, x19
  40b77c:	bl	402c60 <__fprintf_chk@plt>
  40b780:	mov	x3, x22
  40b784:	adrp	x2, 414000 <__fxstatat@plt+0x11040>
  40b788:	add	x2, x2, #0x9f0
  40b78c:	mov	w1, #0x1                   	// #1
  40b790:	mov	x0, x19
  40b794:	bl	402c60 <__fprintf_chk@plt>
  40b798:	ldp	x19, x20, [sp, #16]
  40b79c:	ldp	x21, x22, [sp, #32]
  40b7a0:	ldr	x23, [sp, #48]
  40b7a4:	ldp	x29, x30, [sp], #64
  40b7a8:	ret
  40b7ac:	stp	x29, x30, [sp, #-48]!
  40b7b0:	mov	x29, sp
  40b7b4:	stp	x19, x20, [sp, #16]
  40b7b8:	str	x21, [sp, #32]
  40b7bc:	mov	x21, x0
  40b7c0:	mov	x20, x1
  40b7c4:	bl	40b360 <__fxstatat@plt+0x83a0>
  40b7c8:	mov	x19, x0
  40b7cc:	ldr	x0, [x0]
  40b7d0:	cbz	x0, 40b818 <__fxstatat@plt+0x8858>
  40b7d4:	ldr	x1, [x19]
  40b7d8:	cmp	x1, x20
  40b7dc:	b.eq	40b800 <__fxstatat@plt+0x8840>  // b.none
  40b7e0:	ldr	x2, [x21, #56]
  40b7e4:	mov	x0, x20
  40b7e8:	blr	x2
  40b7ec:	and	w0, w0, #0xff
  40b7f0:	cbnz	w0, 40b800 <__fxstatat@plt+0x8840>
  40b7f4:	ldr	x19, [x19, #8]
  40b7f8:	cbnz	x19, 40b7d4 <__fxstatat@plt+0x8814>
  40b7fc:	b	40b804 <__fxstatat@plt+0x8844>
  40b800:	ldr	x19, [x19]
  40b804:	mov	x0, x19
  40b808:	ldp	x19, x20, [sp, #16]
  40b80c:	ldr	x21, [sp, #32]
  40b810:	ldp	x29, x30, [sp], #48
  40b814:	ret
  40b818:	mov	x19, x0
  40b81c:	b	40b804 <__fxstatat@plt+0x8844>
  40b820:	ldr	x1, [x0, #32]
  40b824:	cbz	x1, 40b858 <__fxstatat@plt+0x8898>
  40b828:	ldr	x1, [x0]
  40b82c:	ldr	x2, [x0, #8]
  40b830:	cmp	x1, x2
  40b834:	b.cs	40b84c <__fxstatat@plt+0x888c>  // b.hs, b.nlast
  40b838:	ldr	x0, [x1]
  40b83c:	cbnz	x0, 40b85c <__fxstatat@plt+0x889c>
  40b840:	add	x1, x1, #0x10
  40b844:	cmp	x1, x2
  40b848:	b.cc	40b838 <__fxstatat@plt+0x8878>  // b.lo, b.ul, b.last
  40b84c:	stp	x29, x30, [sp, #-16]!
  40b850:	mov	x29, sp
  40b854:	bl	402bc0 <abort@plt>
  40b858:	mov	x0, #0x0                   	// #0
  40b85c:	ret
  40b860:	stp	x29, x30, [sp, #-32]!
  40b864:	mov	x29, sp
  40b868:	stp	x19, x20, [sp, #16]
  40b86c:	mov	x20, x0
  40b870:	mov	x19, x1
  40b874:	bl	40b360 <__fxstatat@plt+0x83a0>
  40b878:	mov	x3, x0
  40b87c:	mov	x2, x0
  40b880:	b	40b894 <__fxstatat@plt+0x88d4>
  40b884:	ldr	x0, [x1]
  40b888:	b	40b8c8 <__fxstatat@plt+0x8908>
  40b88c:	ldr	x2, [x2, #8]
  40b890:	cbz	x2, 40b8a8 <__fxstatat@plt+0x88e8>
  40b894:	ldr	x4, [x2]
  40b898:	cmp	x4, x19
  40b89c:	b.ne	40b88c <__fxstatat@plt+0x88cc>  // b.any
  40b8a0:	ldr	x1, [x2, #8]
  40b8a4:	cbnz	x1, 40b884 <__fxstatat@plt+0x88c4>
  40b8a8:	ldr	x1, [x20, #8]
  40b8ac:	add	x3, x3, #0x10
  40b8b0:	cmp	x1, x3
  40b8b4:	b.ls	40b8c4 <__fxstatat@plt+0x8904>  // b.plast
  40b8b8:	ldr	x0, [x3]
  40b8bc:	cbz	x0, 40b8ac <__fxstatat@plt+0x88ec>
  40b8c0:	b	40b8c8 <__fxstatat@plt+0x8908>
  40b8c4:	mov	x0, #0x0                   	// #0
  40b8c8:	ldp	x19, x20, [sp, #16]
  40b8cc:	ldp	x29, x30, [sp], #32
  40b8d0:	ret
  40b8d4:	mov	x6, x0
  40b8d8:	ldr	x5, [x0]
  40b8dc:	ldr	x0, [x0, #8]
  40b8e0:	cmp	x5, x0
  40b8e4:	b.cs	40b938 <__fxstatat@plt+0x8978>  // b.hs, b.nlast
  40b8e8:	mov	x0, #0x0                   	// #0
  40b8ec:	sub	x4, x1, #0x8
  40b8f0:	b	40b904 <__fxstatat@plt+0x8944>
  40b8f4:	add	x5, x5, #0x10
  40b8f8:	ldr	x1, [x6, #8]
  40b8fc:	cmp	x1, x5
  40b900:	b.ls	40b934 <__fxstatat@plt+0x8974>  // b.plast
  40b904:	ldr	x1, [x5]
  40b908:	cbz	x1, 40b8f4 <__fxstatat@plt+0x8934>
  40b90c:	cmp	x2, x0
  40b910:	b.ls	40b934 <__fxstatat@plt+0x8974>  // b.plast
  40b914:	mov	x1, x5
  40b918:	add	x0, x0, #0x1
  40b91c:	ldr	x3, [x1]
  40b920:	str	x3, [x4, x0, lsl #3]
  40b924:	ldr	x1, [x1, #8]
  40b928:	cbz	x1, 40b8f4 <__fxstatat@plt+0x8934>
  40b92c:	cmp	x2, x0
  40b930:	b.ne	40b918 <__fxstatat@plt+0x8958>  // b.any
  40b934:	ret
  40b938:	mov	x0, #0x0                   	// #0
  40b93c:	b	40b934 <__fxstatat@plt+0x8974>
  40b940:	stp	x29, x30, [sp, #-64]!
  40b944:	mov	x29, sp
  40b948:	stp	x19, x20, [sp, #16]
  40b94c:	stp	x23, x24, [sp, #48]
  40b950:	mov	x24, x0
  40b954:	ldr	x23, [x0]
  40b958:	ldr	x0, [x0, #8]
  40b95c:	cmp	x23, x0
  40b960:	b.cs	40b9c0 <__fxstatat@plt+0x8a00>  // b.hs, b.nlast
  40b964:	stp	x21, x22, [sp, #32]
  40b968:	mov	x21, x1
  40b96c:	mov	x22, x2
  40b970:	mov	x20, #0x0                   	// #0
  40b974:	b	40b988 <__fxstatat@plt+0x89c8>
  40b978:	add	x23, x23, #0x10
  40b97c:	ldr	x0, [x24, #8]
  40b980:	cmp	x0, x23
  40b984:	b.ls	40b9b8 <__fxstatat@plt+0x89f8>  // b.plast
  40b988:	ldr	x0, [x23]
  40b98c:	cbz	x0, 40b978 <__fxstatat@plt+0x89b8>
  40b990:	mov	x19, x23
  40b994:	mov	x1, x22
  40b998:	ldr	x0, [x19]
  40b99c:	blr	x21
  40b9a0:	and	w0, w0, #0xff
  40b9a4:	cbz	w0, 40b9c8 <__fxstatat@plt+0x8a08>
  40b9a8:	add	x20, x20, #0x1
  40b9ac:	ldr	x19, [x19, #8]
  40b9b0:	cbnz	x19, 40b994 <__fxstatat@plt+0x89d4>
  40b9b4:	b	40b978 <__fxstatat@plt+0x89b8>
  40b9b8:	ldp	x21, x22, [sp, #32]
  40b9bc:	b	40b9cc <__fxstatat@plt+0x8a0c>
  40b9c0:	mov	x20, #0x0                   	// #0
  40b9c4:	b	40b9cc <__fxstatat@plt+0x8a0c>
  40b9c8:	ldp	x21, x22, [sp, #32]
  40b9cc:	mov	x0, x20
  40b9d0:	ldp	x19, x20, [sp, #16]
  40b9d4:	ldp	x23, x24, [sp, #48]
  40b9d8:	ldp	x29, x30, [sp], #64
  40b9dc:	ret
  40b9e0:	mov	x4, x0
  40b9e4:	ldrb	w2, [x0]
  40b9e8:	cbz	w2, 40ba10 <__fxstatat@plt+0x8a50>
  40b9ec:	mov	x0, #0x0                   	// #0
  40b9f0:	lsl	x3, x0, #5
  40b9f4:	sub	x0, x3, x0
  40b9f8:	add	x2, x0, w2, uxtb
  40b9fc:	udiv	x0, x2, x1
  40ba00:	msub	x0, x0, x1, x2
  40ba04:	ldrb	w2, [x4, #1]!
  40ba08:	cbnz	w2, 40b9f0 <__fxstatat@plt+0x8a30>
  40ba0c:	ret
  40ba10:	mov	x0, #0x0                   	// #0
  40ba14:	b	40ba0c <__fxstatat@plt+0x8a4c>
  40ba18:	adrp	x1, 414000 <__fxstatat@plt+0x11040>
  40ba1c:	add	x1, x1, #0xa08
  40ba20:	ldp	x2, x3, [x1]
  40ba24:	stp	x2, x3, [x0]
  40ba28:	ldr	w1, [x1, #16]
  40ba2c:	str	w1, [x0, #16]
  40ba30:	ret
  40ba34:	stp	x29, x30, [sp, #-64]!
  40ba38:	mov	x29, sp
  40ba3c:	stp	x19, x20, [sp, #16]
  40ba40:	stp	x21, x22, [sp, #32]
  40ba44:	stp	x23, x24, [sp, #48]
  40ba48:	mov	x24, x0
  40ba4c:	mov	x20, x1
  40ba50:	mov	x23, x4
  40ba54:	adrp	x1, 40b000 <__fxstatat@plt+0x8040>
  40ba58:	add	x1, x1, #0x1a8
  40ba5c:	cmp	x2, #0x0
  40ba60:	csel	x22, x1, x2, eq  // eq = none
  40ba64:	adrp	x1, 40b000 <__fxstatat@plt+0x8040>
  40ba68:	add	x1, x1, #0x1b8
  40ba6c:	cmp	x3, #0x0
  40ba70:	csel	x21, x1, x3, eq  // eq = none
  40ba74:	mov	x0, #0x50                  	// #80
  40ba78:	bl	4029f0 <malloc@plt>
  40ba7c:	mov	x19, x0
  40ba80:	cbz	x0, 40baf0 <__fxstatat@plt+0x8b30>
  40ba84:	adrp	x0, 414000 <__fxstatat@plt+0x11040>
  40ba88:	add	x0, x0, #0xa08
  40ba8c:	cmp	x20, #0x0
  40ba90:	csel	x20, x0, x20, eq  // eq = none
  40ba94:	str	x20, [x19, #40]
  40ba98:	mov	x0, x19
  40ba9c:	bl	40b1c4 <__fxstatat@plt+0x8204>
  40baa0:	and	w0, w0, #0xff
  40baa4:	cbz	w0, 40bb08 <__fxstatat@plt+0x8b48>
  40baa8:	mov	x1, x20
  40baac:	mov	x0, x24
  40bab0:	bl	40b280 <__fxstatat@plt+0x82c0>
  40bab4:	mov	x20, x0
  40bab8:	str	x0, [x19, #16]
  40babc:	cbz	x0, 40bb08 <__fxstatat@plt+0x8b48>
  40bac0:	mov	x1, #0x10                  	// #16
  40bac4:	bl	402af0 <calloc@plt>
  40bac8:	str	x0, [x19]
  40bacc:	cbz	x0, 40bb08 <__fxstatat@plt+0x8b48>
  40bad0:	add	x20, x0, x20, lsl #4
  40bad4:	str	x20, [x19, #8]
  40bad8:	str	xzr, [x19, #24]
  40badc:	str	xzr, [x19, #32]
  40bae0:	str	x22, [x19, #48]
  40bae4:	str	x21, [x19, #56]
  40bae8:	str	x23, [x19, #64]
  40baec:	str	xzr, [x19, #72]
  40baf0:	mov	x0, x19
  40baf4:	ldp	x19, x20, [sp, #16]
  40baf8:	ldp	x21, x22, [sp, #32]
  40bafc:	ldp	x23, x24, [sp, #48]
  40bb00:	ldp	x29, x30, [sp], #64
  40bb04:	ret
  40bb08:	mov	x0, x19
  40bb0c:	bl	402ce0 <free@plt>
  40bb10:	mov	x19, #0x0                   	// #0
  40bb14:	b	40baf0 <__fxstatat@plt+0x8b30>
  40bb18:	stp	x29, x30, [sp, #-48]!
  40bb1c:	mov	x29, sp
  40bb20:	stp	x19, x20, [sp, #16]
  40bb24:	str	x21, [sp, #32]
  40bb28:	mov	x20, x0
  40bb2c:	ldr	x21, [x0]
  40bb30:	ldr	x0, [x0, #8]
  40bb34:	cmp	x21, x0
  40bb38:	b.cc	40bbac <__fxstatat@plt+0x8bec>  // b.lo, b.ul, b.last
  40bb3c:	str	xzr, [x20, #24]
  40bb40:	str	xzr, [x20, #32]
  40bb44:	ldp	x19, x20, [sp, #16]
  40bb48:	ldr	x21, [sp, #32]
  40bb4c:	ldp	x29, x30, [sp], #48
  40bb50:	ret
  40bb54:	str	xzr, [x19]
  40bb58:	ldr	x0, [x19, #8]
  40bb5c:	ldr	x1, [x20, #72]
  40bb60:	str	x1, [x19, #8]
  40bb64:	str	x19, [x20, #72]
  40bb68:	cbz	x0, 40bb84 <__fxstatat@plt+0x8bc4>
  40bb6c:	mov	x19, x0
  40bb70:	ldr	x1, [x20, #64]
  40bb74:	cbz	x1, 40bb54 <__fxstatat@plt+0x8b94>
  40bb78:	ldr	x0, [x19]
  40bb7c:	blr	x1
  40bb80:	b	40bb54 <__fxstatat@plt+0x8b94>
  40bb84:	ldr	x1, [x20, #64]
  40bb88:	cbz	x1, 40bb94 <__fxstatat@plt+0x8bd4>
  40bb8c:	ldr	x0, [x21]
  40bb90:	blr	x1
  40bb94:	str	xzr, [x21]
  40bb98:	str	xzr, [x21, #8]
  40bb9c:	add	x21, x21, #0x10
  40bba0:	ldr	x0, [x20, #8]
  40bba4:	cmp	x0, x21
  40bba8:	b.ls	40bb3c <__fxstatat@plt+0x8b7c>  // b.plast
  40bbac:	ldr	x0, [x21]
  40bbb0:	cbz	x0, 40bb9c <__fxstatat@plt+0x8bdc>
  40bbb4:	ldr	x19, [x21, #8]
  40bbb8:	cbnz	x19, 40bb70 <__fxstatat@plt+0x8bb0>
  40bbbc:	b	40bb84 <__fxstatat@plt+0x8bc4>
  40bbc0:	stp	x29, x30, [sp, #-48]!
  40bbc4:	mov	x29, sp
  40bbc8:	stp	x19, x20, [sp, #16]
  40bbcc:	str	x21, [sp, #32]
  40bbd0:	mov	x21, x0
  40bbd4:	ldr	x0, [x0, #64]
  40bbd8:	cbz	x0, 40bc2c <__fxstatat@plt+0x8c6c>
  40bbdc:	ldr	x0, [x21, #32]
  40bbe0:	cbz	x0, 40bc2c <__fxstatat@plt+0x8c6c>
  40bbe4:	ldr	x20, [x21]
  40bbe8:	ldr	x0, [x21, #8]
  40bbec:	cmp	x20, x0
  40bbf0:	b.cc	40bc08 <__fxstatat@plt+0x8c48>  // b.lo, b.ul, b.last
  40bbf4:	b	40bc3c <__fxstatat@plt+0x8c7c>
  40bbf8:	add	x20, x20, #0x10
  40bbfc:	ldr	x0, [x21, #8]
  40bc00:	cmp	x0, x20
  40bc04:	b.ls	40bc2c <__fxstatat@plt+0x8c6c>  // b.plast
  40bc08:	ldr	x0, [x20]
  40bc0c:	cbz	x0, 40bbf8 <__fxstatat@plt+0x8c38>
  40bc10:	mov	x19, x20
  40bc14:	ldr	x1, [x21, #64]
  40bc18:	ldr	x0, [x19]
  40bc1c:	blr	x1
  40bc20:	ldr	x19, [x19, #8]
  40bc24:	cbnz	x19, 40bc14 <__fxstatat@plt+0x8c54>
  40bc28:	b	40bbf8 <__fxstatat@plt+0x8c38>
  40bc2c:	ldr	x20, [x21]
  40bc30:	ldr	x0, [x21, #8]
  40bc34:	cmp	x20, x0
  40bc38:	b.cc	40bc84 <__fxstatat@plt+0x8cc4>  // b.lo, b.ul, b.last
  40bc3c:	ldr	x19, [x21, #72]
  40bc40:	cbz	x19, 40bc54 <__fxstatat@plt+0x8c94>
  40bc44:	mov	x0, x19
  40bc48:	ldr	x19, [x19, #8]
  40bc4c:	bl	402ce0 <free@plt>
  40bc50:	cbnz	x19, 40bc44 <__fxstatat@plt+0x8c84>
  40bc54:	ldr	x0, [x21]
  40bc58:	bl	402ce0 <free@plt>
  40bc5c:	mov	x0, x21
  40bc60:	bl	402ce0 <free@plt>
  40bc64:	ldp	x19, x20, [sp, #16]
  40bc68:	ldr	x21, [sp, #32]
  40bc6c:	ldp	x29, x30, [sp], #48
  40bc70:	ret
  40bc74:	add	x20, x20, #0x10
  40bc78:	ldr	x0, [x21, #8]
  40bc7c:	cmp	x0, x20
  40bc80:	b.ls	40bc3c <__fxstatat@plt+0x8c7c>  // b.plast
  40bc84:	ldr	x19, [x20, #8]
  40bc88:	cbz	x19, 40bc74 <__fxstatat@plt+0x8cb4>
  40bc8c:	mov	x0, x19
  40bc90:	ldr	x19, [x19, #8]
  40bc94:	bl	402ce0 <free@plt>
  40bc98:	cbnz	x19, 40bc8c <__fxstatat@plt+0x8ccc>
  40bc9c:	b	40bc74 <__fxstatat@plt+0x8cb4>
  40bca0:	stp	x29, x30, [sp, #-128]!
  40bca4:	mov	x29, sp
  40bca8:	stp	x19, x20, [sp, #16]
  40bcac:	str	x21, [sp, #32]
  40bcb0:	mov	x19, x0
  40bcb4:	mov	x0, x1
  40bcb8:	ldr	x21, [x19, #40]
  40bcbc:	mov	x1, x21
  40bcc0:	bl	40b280 <__fxstatat@plt+0x82c0>
  40bcc4:	cbz	x0, 40bdb8 <__fxstatat@plt+0x8df8>
  40bcc8:	mov	x20, x0
  40bccc:	ldr	x0, [x19, #16]
  40bcd0:	cmp	x0, x20
  40bcd4:	b.eq	40bdd0 <__fxstatat@plt+0x8e10>  // b.none
  40bcd8:	mov	x1, #0x10                  	// #16
  40bcdc:	mov	x0, x20
  40bce0:	bl	402af0 <calloc@plt>
  40bce4:	str	x0, [sp, #48]
  40bce8:	cbz	x0, 40bdd8 <__fxstatat@plt+0x8e18>
  40bcec:	str	x20, [sp, #64]
  40bcf0:	add	x20, x0, x20, lsl #4
  40bcf4:	str	x20, [sp, #56]
  40bcf8:	str	xzr, [sp, #72]
  40bcfc:	str	xzr, [sp, #80]
  40bd00:	str	x21, [sp, #88]
  40bd04:	ldr	x0, [x19, #48]
  40bd08:	str	x0, [sp, #96]
  40bd0c:	ldr	x0, [x19, #56]
  40bd10:	str	x0, [sp, #104]
  40bd14:	ldr	x0, [x19, #64]
  40bd18:	str	x0, [sp, #112]
  40bd1c:	ldr	x0, [x19, #72]
  40bd20:	str	x0, [sp, #120]
  40bd24:	mov	w2, #0x0                   	// #0
  40bd28:	mov	x1, x19
  40bd2c:	add	x0, sp, #0x30
  40bd30:	bl	40b3a4 <__fxstatat@plt+0x83e4>
  40bd34:	ands	w20, w0, #0xff
  40bd38:	b.ne	40bd80 <__fxstatat@plt+0x8dc0>  // b.any
  40bd3c:	ldr	x0, [sp, #120]
  40bd40:	str	x0, [x19, #72]
  40bd44:	mov	w2, #0x1                   	// #1
  40bd48:	add	x1, sp, #0x30
  40bd4c:	mov	x0, x19
  40bd50:	bl	40b3a4 <__fxstatat@plt+0x83e4>
  40bd54:	and	w0, w0, #0xff
  40bd58:	cbz	w0, 40bdb4 <__fxstatat@plt+0x8df4>
  40bd5c:	mov	w2, #0x0                   	// #0
  40bd60:	add	x1, sp, #0x30
  40bd64:	mov	x0, x19
  40bd68:	bl	40b3a4 <__fxstatat@plt+0x83e4>
  40bd6c:	and	w0, w0, #0xff
  40bd70:	cbz	w0, 40bdb4 <__fxstatat@plt+0x8df4>
  40bd74:	ldr	x0, [sp, #48]
  40bd78:	bl	402ce0 <free@plt>
  40bd7c:	b	40bdbc <__fxstatat@plt+0x8dfc>
  40bd80:	ldr	x0, [x19]
  40bd84:	bl	402ce0 <free@plt>
  40bd88:	ldr	x0, [sp, #48]
  40bd8c:	str	x0, [x19]
  40bd90:	ldr	x0, [sp, #56]
  40bd94:	str	x0, [x19, #8]
  40bd98:	ldr	x0, [sp, #64]
  40bd9c:	str	x0, [x19, #16]
  40bda0:	ldr	x0, [sp, #72]
  40bda4:	str	x0, [x19, #24]
  40bda8:	ldr	x0, [sp, #120]
  40bdac:	str	x0, [x19, #72]
  40bdb0:	b	40bdbc <__fxstatat@plt+0x8dfc>
  40bdb4:	bl	402bc0 <abort@plt>
  40bdb8:	mov	w20, #0x0                   	// #0
  40bdbc:	mov	w0, w20
  40bdc0:	ldp	x19, x20, [sp, #16]
  40bdc4:	ldr	x21, [sp, #32]
  40bdc8:	ldp	x29, x30, [sp], #128
  40bdcc:	ret
  40bdd0:	mov	w20, #0x1                   	// #1
  40bdd4:	b	40bdbc <__fxstatat@plt+0x8dfc>
  40bdd8:	mov	w20, #0x0                   	// #0
  40bddc:	b	40bdbc <__fxstatat@plt+0x8dfc>
  40bde0:	stp	x29, x30, [sp, #-64]!
  40bde4:	mov	x29, sp
  40bde8:	stp	x19, x20, [sp, #16]
  40bdec:	str	x21, [sp, #32]
  40bdf0:	cbz	x1, 40be30 <__fxstatat@plt+0x8e70>
  40bdf4:	mov	x19, x0
  40bdf8:	mov	x20, x1
  40bdfc:	mov	x21, x2
  40be00:	mov	w3, #0x0                   	// #0
  40be04:	add	x2, sp, #0x38
  40be08:	bl	40b500 <__fxstatat@plt+0x8540>
  40be0c:	mov	x1, x0
  40be10:	cbz	x0, 40be34 <__fxstatat@plt+0x8e74>
  40be14:	mov	w0, #0x0                   	// #0
  40be18:	cbz	x21, 40be20 <__fxstatat@plt+0x8e60>
  40be1c:	str	x1, [x21]
  40be20:	ldp	x19, x20, [sp, #16]
  40be24:	ldr	x21, [sp, #32]
  40be28:	ldp	x29, x30, [sp], #64
  40be2c:	ret
  40be30:	bl	402bc0 <abort@plt>
  40be34:	ldr	x0, [x19, #24]
  40be38:	ucvtf	s1, x0
  40be3c:	ldr	x1, [x19, #40]
  40be40:	ldr	x0, [x19, #16]
  40be44:	ucvtf	s0, x0
  40be48:	ldr	s2, [x1, #8]
  40be4c:	fmul	s0, s0, s2
  40be50:	fcmpe	s1, s0
  40be54:	b.gt	40be9c <__fxstatat@plt+0x8edc>
  40be58:	ldr	x0, [sp, #56]
  40be5c:	ldr	x1, [x0]
  40be60:	cbz	x1, 40bf48 <__fxstatat@plt+0x8f88>
  40be64:	ldr	x1, [x19, #72]
  40be68:	cbz	x1, 40bf30 <__fxstatat@plt+0x8f70>
  40be6c:	ldr	x0, [x1, #8]
  40be70:	str	x0, [x19, #72]
  40be74:	str	x20, [x1]
  40be78:	ldr	x0, [sp, #56]
  40be7c:	ldr	x2, [x0, #8]
  40be80:	str	x2, [x1, #8]
  40be84:	str	x1, [x0, #8]
  40be88:	ldr	x0, [x19, #32]
  40be8c:	add	x0, x0, #0x1
  40be90:	str	x0, [x19, #32]
  40be94:	mov	w0, #0x1                   	// #1
  40be98:	b	40be20 <__fxstatat@plt+0x8e60>
  40be9c:	mov	x0, x19
  40bea0:	bl	40b1c4 <__fxstatat@plt+0x8204>
  40bea4:	ldr	x1, [x19, #40]
  40bea8:	ldr	s2, [x1, #8]
  40beac:	ldr	x0, [x19, #16]
  40beb0:	ucvtf	s0, x0
  40beb4:	ldr	x0, [x19, #24]
  40beb8:	ucvtf	s1, x0
  40bebc:	fmul	s3, s2, s0
  40bec0:	fcmpe	s1, s3
  40bec4:	b.le	40be58 <__fxstatat@plt+0x8e98>
  40bec8:	ldrb	w0, [x1, #16]
  40becc:	cbz	w0, 40bf20 <__fxstatat@plt+0x8f60>
  40bed0:	ldr	s1, [x1, #12]
  40bed4:	fmul	s0, s0, s1
  40bed8:	mov	w0, #0x5f800000            	// #1602224128
  40bedc:	fmov	s1, w0
  40bee0:	mov	w0, #0xffffffff            	// #-1
  40bee4:	fcmpe	s0, s1
  40bee8:	b.ge	40be20 <__fxstatat@plt+0x8e60>  // b.tcont
  40beec:	fcvtzu	x1, s0
  40bef0:	mov	x0, x19
  40bef4:	bl	40bca0 <__fxstatat@plt+0x8ce0>
  40bef8:	and	w1, w0, #0xff
  40befc:	mov	w0, #0xffffffff            	// #-1
  40bf00:	cbz	w1, 40be20 <__fxstatat@plt+0x8e60>
  40bf04:	mov	w3, #0x0                   	// #0
  40bf08:	add	x2, sp, #0x38
  40bf0c:	mov	x1, x20
  40bf10:	mov	x0, x19
  40bf14:	bl	40b500 <__fxstatat@plt+0x8540>
  40bf18:	cbz	x0, 40be58 <__fxstatat@plt+0x8e98>
  40bf1c:	bl	402bc0 <abort@plt>
  40bf20:	ldr	s1, [x1, #12]
  40bf24:	fmul	s0, s0, s1
  40bf28:	fmul	s0, s0, s2
  40bf2c:	b	40bed8 <__fxstatat@plt+0x8f18>
  40bf30:	mov	x0, #0x10                  	// #16
  40bf34:	bl	4029f0 <malloc@plt>
  40bf38:	mov	x1, x0
  40bf3c:	mov	w0, #0xffffffff            	// #-1
  40bf40:	cbz	x1, 40be20 <__fxstatat@plt+0x8e60>
  40bf44:	b	40be74 <__fxstatat@plt+0x8eb4>
  40bf48:	str	x20, [x0]
  40bf4c:	ldr	x0, [x19, #32]
  40bf50:	add	x0, x0, #0x1
  40bf54:	str	x0, [x19, #32]
  40bf58:	ldr	x0, [x19, #24]
  40bf5c:	add	x0, x0, #0x1
  40bf60:	str	x0, [x19, #24]
  40bf64:	mov	w0, #0x1                   	// #1
  40bf68:	b	40be20 <__fxstatat@plt+0x8e60>
  40bf6c:	stp	x29, x30, [sp, #-48]!
  40bf70:	mov	x29, sp
  40bf74:	str	x19, [sp, #16]
  40bf78:	mov	x19, x1
  40bf7c:	add	x2, sp, #0x28
  40bf80:	bl	40bde0 <__fxstatat@plt+0x8e20>
  40bf84:	cmn	w0, #0x1
  40bf88:	b.eq	40bfa4 <__fxstatat@plt+0x8fe4>  // b.none
  40bf8c:	cmp	w0, #0x0
  40bf90:	ldr	x0, [sp, #40]
  40bf94:	csel	x0, x0, x19, eq  // eq = none
  40bf98:	ldr	x19, [sp, #16]
  40bf9c:	ldp	x29, x30, [sp], #48
  40bfa0:	ret
  40bfa4:	mov	x0, #0x0                   	// #0
  40bfa8:	b	40bf98 <__fxstatat@plt+0x8fd8>
  40bfac:	stp	x29, x30, [sp, #-64]!
  40bfb0:	mov	x29, sp
  40bfb4:	stp	x19, x20, [sp, #16]
  40bfb8:	mov	x19, x0
  40bfbc:	mov	w3, #0x1                   	// #1
  40bfc0:	add	x2, sp, #0x38
  40bfc4:	bl	40b500 <__fxstatat@plt+0x8540>
  40bfc8:	mov	x20, x0
  40bfcc:	cbz	x0, 40bfe8 <__fxstatat@plt+0x9028>
  40bfd0:	ldr	x0, [x19, #32]
  40bfd4:	sub	x0, x0, #0x1
  40bfd8:	str	x0, [x19, #32]
  40bfdc:	ldr	x0, [sp, #56]
  40bfe0:	ldr	x0, [x0]
  40bfe4:	cbz	x0, 40bff8 <__fxstatat@plt+0x9038>
  40bfe8:	mov	x0, x20
  40bfec:	ldp	x19, x20, [sp, #16]
  40bff0:	ldp	x29, x30, [sp], #64
  40bff4:	ret
  40bff8:	ldr	x0, [x19, #24]
  40bffc:	sub	x0, x0, #0x1
  40c000:	str	x0, [x19, #24]
  40c004:	ucvtf	s0, x0
  40c008:	ldr	x1, [x19, #40]
  40c00c:	ldr	x0, [x19, #16]
  40c010:	ucvtf	s1, x0
  40c014:	ldr	s2, [x1]
  40c018:	fmul	s1, s1, s2
  40c01c:	fcmpe	s0, s1
  40c020:	b.pl	40bfe8 <__fxstatat@plt+0x9028>  // b.nfrst
  40c024:	mov	x0, x19
  40c028:	bl	40b1c4 <__fxstatat@plt+0x8204>
  40c02c:	ldr	x1, [x19, #40]
  40c030:	ldr	x0, [x19, #16]
  40c034:	ucvtf	s0, x0
  40c038:	ldr	x0, [x19, #24]
  40c03c:	ucvtf	s2, x0
  40c040:	ldr	s1, [x1]
  40c044:	fmul	s1, s0, s1
  40c048:	fcmpe	s2, s1
  40c04c:	b.pl	40bfe8 <__fxstatat@plt+0x9028>  // b.nfrst
  40c050:	ldrb	w0, [x1, #16]
  40c054:	cbz	w0, 40c09c <__fxstatat@plt+0x90dc>
  40c058:	ldr	s1, [x1, #4]
  40c05c:	fmul	s0, s0, s1
  40c060:	fcvtzu	x1, s0
  40c064:	mov	x0, x19
  40c068:	bl	40bca0 <__fxstatat@plt+0x8ce0>
  40c06c:	and	w0, w0, #0xff
  40c070:	cbnz	w0, 40bfe8 <__fxstatat@plt+0x9028>
  40c074:	str	x21, [sp, #32]
  40c078:	ldr	x21, [x19, #72]
  40c07c:	cbz	x21, 40c090 <__fxstatat@plt+0x90d0>
  40c080:	mov	x0, x21
  40c084:	ldr	x21, [x21, #8]
  40c088:	bl	402ce0 <free@plt>
  40c08c:	cbnz	x21, 40c080 <__fxstatat@plt+0x90c0>
  40c090:	str	xzr, [x19, #72]
  40c094:	ldr	x21, [sp, #32]
  40c098:	b	40bfe8 <__fxstatat@plt+0x9028>
  40c09c:	ldr	s1, [x1, #4]
  40c0a0:	fmul	s0, s0, s1
  40c0a4:	ldr	s1, [x1, #8]
  40c0a8:	fmul	s0, s0, s1
  40c0ac:	fcvtzu	x1, s0
  40c0b0:	b	40c064 <__fxstatat@plt+0x90a4>
  40c0b4:	stp	x29, x30, [sp, #-32]!
  40c0b8:	mov	x29, sp
  40c0bc:	stp	x19, x20, [sp, #16]
  40c0c0:	mov	x20, x0
  40c0c4:	mov	x19, x1
  40c0c8:	ldr	x0, [x0]
  40c0cc:	bl	410b24 <__fxstatat@plt+0xdb64>
  40c0d0:	ldr	x1, [x20, #8]
  40c0d4:	eor	x0, x0, x1
  40c0d8:	udiv	x1, x0, x19
  40c0dc:	msub	x0, x1, x19, x0
  40c0e0:	ldp	x19, x20, [sp, #16]
  40c0e4:	ldp	x29, x30, [sp], #32
  40c0e8:	ret
  40c0ec:	ldr	x0, [x0, #8]
  40c0f0:	udiv	x2, x0, x1
  40c0f4:	msub	x0, x2, x1, x0
  40c0f8:	ret
  40c0fc:	ldr	x3, [x0, #8]
  40c100:	ldr	x2, [x1, #8]
  40c104:	cmp	x3, x2
  40c108:	b.eq	40c118 <__fxstatat@plt+0x9158>  // b.none
  40c10c:	mov	w2, #0x0                   	// #0
  40c110:	and	w0, w2, #0x1
  40c114:	ret
  40c118:	ldr	x4, [x0, #16]
  40c11c:	ldr	x3, [x1, #16]
  40c120:	mov	w2, #0x0                   	// #0
  40c124:	cmp	x4, x3
  40c128:	b.ne	40c110 <__fxstatat@plt+0x9150>  // b.any
  40c12c:	stp	x29, x30, [sp, #-16]!
  40c130:	mov	x29, sp
  40c134:	ldr	x1, [x1]
  40c138:	ldr	x0, [x0]
  40c13c:	bl	40e200 <__fxstatat@plt+0xb240>
  40c140:	and	w2, w0, #0xff
  40c144:	and	w0, w2, #0x1
  40c148:	ldp	x29, x30, [sp], #16
  40c14c:	ret
  40c150:	mov	x2, x0
  40c154:	ldr	x3, [x0, #8]
  40c158:	ldr	x0, [x1, #8]
  40c15c:	cmp	x3, x0
  40c160:	b.eq	40c16c <__fxstatat@plt+0x91ac>  // b.none
  40c164:	mov	w0, #0x0                   	// #0
  40c168:	ret
  40c16c:	ldr	x4, [x2, #16]
  40c170:	ldr	x3, [x1, #16]
  40c174:	mov	w0, #0x0                   	// #0
  40c178:	cmp	x4, x3
  40c17c:	b.eq	40c184 <__fxstatat@plt+0x91c4>  // b.none
  40c180:	ret
  40c184:	stp	x29, x30, [sp, #-16]!
  40c188:	mov	x29, sp
  40c18c:	ldr	x1, [x1]
  40c190:	ldr	x0, [x2]
  40c194:	bl	402c70 <strcmp@plt>
  40c198:	cmp	w0, #0x0
  40c19c:	cset	w0, eq  // eq = none
  40c1a0:	ldp	x29, x30, [sp], #16
  40c1a4:	ret
  40c1a8:	stp	x29, x30, [sp, #-32]!
  40c1ac:	mov	x29, sp
  40c1b0:	str	x19, [sp, #16]
  40c1b4:	mov	x19, x0
  40c1b8:	ldr	x0, [x0]
  40c1bc:	bl	402ce0 <free@plt>
  40c1c0:	mov	x0, x19
  40c1c4:	bl	402ce0 <free@plt>
  40c1c8:	ldr	x19, [sp, #16]
  40c1cc:	ldp	x29, x30, [sp], #32
  40c1d0:	ret
  40c1d4:	stp	x29, x30, [sp, #-48]!
  40c1d8:	mov	x29, sp
  40c1dc:	stp	x19, x20, [sp, #16]
  40c1e0:	stp	x21, x22, [sp, #32]
  40c1e4:	mov	x21, x3
  40c1e8:	mov	w3, #0x4900                	// #18688
  40c1ec:	movk	w3, #0x8, lsl #16
  40c1f0:	orr	w2, w2, w3
  40c1f4:	bl	410b90 <__fxstatat@plt+0xdbd0>
  40c1f8:	mov	x20, #0x0                   	// #0
  40c1fc:	tbnz	w0, #31, 40c214 <__fxstatat@plt+0x9254>
  40c200:	mov	w19, w0
  40c204:	bl	402ba0 <fdopendir@plt>
  40c208:	mov	x20, x0
  40c20c:	cbz	x0, 40c228 <__fxstatat@plt+0x9268>
  40c210:	str	w19, [x21]
  40c214:	mov	x0, x20
  40c218:	ldp	x19, x20, [sp, #16]
  40c21c:	ldp	x21, x22, [sp, #32]
  40c220:	ldp	x29, x30, [sp], #48
  40c224:	ret
  40c228:	bl	402f10 <__errno_location@plt>
  40c22c:	mov	x21, x0
  40c230:	ldr	w22, [x0]
  40c234:	mov	w0, w19
  40c238:	bl	402b70 <close@plt>
  40c23c:	str	w22, [x21]
  40c240:	b	40c214 <__fxstatat@plt+0x9254>
  40c244:	stp	x29, x30, [sp, #-48]!
  40c248:	mov	x29, sp
  40c24c:	cbz	x0, 40c2c4 <__fxstatat@plt+0x9304>
  40c250:	stp	x19, x20, [sp, #16]
  40c254:	mov	x19, x0
  40c258:	mov	w1, #0x2f                  	// #47
  40c25c:	bl	402b80 <strrchr@plt>
  40c260:	mov	x20, x0
  40c264:	cbz	x0, 40c2f8 <__fxstatat@plt+0x9338>
  40c268:	str	x21, [sp, #32]
  40c26c:	add	x21, x0, #0x1
  40c270:	sub	x0, x21, x19
  40c274:	cmp	x0, #0x6
  40c278:	b.le	40c2ec <__fxstatat@plt+0x932c>
  40c27c:	mov	x2, #0x7                   	// #7
  40c280:	adrp	x1, 414000 <__fxstatat@plt+0x11040>
  40c284:	add	x1, x1, #0xa58
  40c288:	sub	x0, x20, #0x6
  40c28c:	bl	402a60 <strncmp@plt>
  40c290:	cbnz	w0, 40c2f4 <__fxstatat@plt+0x9334>
  40c294:	mov	x2, #0x3                   	// #3
  40c298:	adrp	x1, 414000 <__fxstatat@plt+0x11040>
  40c29c:	add	x1, x1, #0xa60
  40c2a0:	mov	x0, x21
  40c2a4:	bl	402a60 <strncmp@plt>
  40c2a8:	mov	x19, x21
  40c2ac:	cbnz	w0, 40c314 <__fxstatat@plt+0x9354>
  40c2b0:	add	x19, x20, #0x4
  40c2b4:	adrp	x0, 429000 <__fxstatat@plt+0x26040>
  40c2b8:	str	x19, [x0, #1200]
  40c2bc:	ldr	x21, [sp, #32]
  40c2c0:	b	40c2f8 <__fxstatat@plt+0x9338>
  40c2c4:	stp	x19, x20, [sp, #16]
  40c2c8:	str	x21, [sp, #32]
  40c2cc:	adrp	x0, 429000 <__fxstatat@plt+0x26040>
  40c2d0:	ldr	x3, [x0, #1160]
  40c2d4:	mov	x2, #0x37                  	// #55
  40c2d8:	mov	x1, #0x1                   	// #1
  40c2dc:	adrp	x0, 414000 <__fxstatat@plt+0x11040>
  40c2e0:	add	x0, x0, #0xa20
  40c2e4:	bl	402da0 <fwrite@plt>
  40c2e8:	bl	402bc0 <abort@plt>
  40c2ec:	ldr	x21, [sp, #32]
  40c2f0:	b	40c2f8 <__fxstatat@plt+0x9338>
  40c2f4:	ldr	x21, [sp, #32]
  40c2f8:	adrp	x0, 429000 <__fxstatat@plt+0x26040>
  40c2fc:	str	x19, [x0, #2400]
  40c300:	adrp	x0, 429000 <__fxstatat@plt+0x26040>
  40c304:	str	x19, [x0, #1152]
  40c308:	ldp	x19, x20, [sp, #16]
  40c30c:	ldp	x29, x30, [sp], #48
  40c310:	ret
  40c314:	ldr	x21, [sp, #32]
  40c318:	b	40c2f8 <__fxstatat@plt+0x9338>
  40c31c:	stp	x29, x30, [sp, #-64]!
  40c320:	mov	x29, sp
  40c324:	stp	x19, x20, [sp, #16]
  40c328:	mov	x19, x2
  40c32c:	mov	w20, w3
  40c330:	mov	w2, w4
  40c334:	add	x3, sp, #0x20
  40c338:	bl	41057c <__fxstatat@plt+0xd5bc>
  40c33c:	cbnz	w0, 40c36c <__fxstatat@plt+0x93ac>
  40c340:	mov	w2, w20
  40c344:	mov	x1, x19
  40c348:	add	x0, sp, #0x20
  40c34c:	bl	4107dc <__fxstatat@plt+0xd81c>
  40c350:	mov	w19, w0
  40c354:	add	x0, sp, #0x20
  40c358:	bl	410548 <__fxstatat@plt+0xd588>
  40c35c:	mov	w0, w19
  40c360:	ldp	x19, x20, [sp, #16]
  40c364:	ldp	x29, x30, [sp], #64
  40c368:	ret
  40c36c:	mov	w19, #0xfffffffe            	// #-2
  40c370:	b	40c35c <__fxstatat@plt+0x939c>
  40c374:	stp	x29, x30, [sp, #-64]!
  40c378:	mov	x29, sp
  40c37c:	str	x19, [sp, #16]
  40c380:	stp	xzr, xzr, [sp, #32]
  40c384:	stp	xzr, xzr, [sp, #48]
  40c388:	str	w2, [sp, #32]
  40c38c:	mov	w2, w1
  40c390:	mov	x1, x0
  40c394:	add	x0, sp, #0x20
  40c398:	bl	4107dc <__fxstatat@plt+0xd81c>
  40c39c:	mov	w19, w0
  40c3a0:	add	x0, sp, #0x20
  40c3a4:	bl	410548 <__fxstatat@plt+0xd588>
  40c3a8:	mov	w0, w19
  40c3ac:	ldr	x19, [sp, #16]
  40c3b0:	ldp	x29, x30, [sp], #64
  40c3b4:	ret
  40c3b8:	stp	xzr, xzr, [x8]
  40c3bc:	stp	xzr, xzr, [x8, #16]
  40c3c0:	stp	xzr, xzr, [x8, #32]
  40c3c4:	str	xzr, [x8, #48]
  40c3c8:	cmp	w0, #0xa
  40c3cc:	b.eq	40c3d8 <__fxstatat@plt+0x9418>  // b.none
  40c3d0:	str	w0, [x8]
  40c3d4:	ret
  40c3d8:	stp	x29, x30, [sp, #-16]!
  40c3dc:	mov	x29, sp
  40c3e0:	bl	402bc0 <abort@plt>
  40c3e4:	stp	x29, x30, [sp, #-48]!
  40c3e8:	mov	x29, sp
  40c3ec:	stp	x19, x20, [sp, #16]
  40c3f0:	str	x21, [sp, #32]
  40c3f4:	mov	x20, x0
  40c3f8:	mov	w21, w1
  40c3fc:	mov	w2, #0x5                   	// #5
  40c400:	mov	x1, x0
  40c404:	mov	x0, #0x0                   	// #0
  40c408:	bl	402e70 <dcgettext@plt>
  40c40c:	mov	x19, x0
  40c410:	cmp	x20, x0
  40c414:	b.eq	40c42c <__fxstatat@plt+0x946c>  // b.none
  40c418:	mov	x0, x19
  40c41c:	ldp	x19, x20, [sp, #16]
  40c420:	ldr	x21, [sp, #32]
  40c424:	ldp	x29, x30, [sp], #48
  40c428:	ret
  40c42c:	bl	410b54 <__fxstatat@plt+0xdb94>
  40c430:	ldrb	w1, [x0]
  40c434:	and	w1, w1, #0xffffffdf
  40c438:	cmp	w1, #0x55
  40c43c:	b.ne	40c4bc <__fxstatat@plt+0x94fc>  // b.any
  40c440:	ldrb	w1, [x0, #1]
  40c444:	and	w1, w1, #0xffffffdf
  40c448:	cmp	w1, #0x54
  40c44c:	b.ne	40c480 <__fxstatat@plt+0x94c0>  // b.any
  40c450:	ldrb	w1, [x0, #2]
  40c454:	and	w1, w1, #0xffffffdf
  40c458:	cmp	w1, #0x46
  40c45c:	b.ne	40c480 <__fxstatat@plt+0x94c0>  // b.any
  40c460:	ldrb	w1, [x0, #3]
  40c464:	cmp	w1, #0x2d
  40c468:	b.ne	40c480 <__fxstatat@plt+0x94c0>  // b.any
  40c46c:	ldrb	w1, [x0, #4]
  40c470:	cmp	w1, #0x38
  40c474:	b.ne	40c480 <__fxstatat@plt+0x94c0>  // b.any
  40c478:	ldrb	w0, [x0, #5]
  40c47c:	cbz	w0, 40c49c <__fxstatat@plt+0x94dc>
  40c480:	adrp	x19, 414000 <__fxstatat@plt+0x11040>
  40c484:	add	x0, x19, #0xa90
  40c488:	adrp	x19, 414000 <__fxstatat@plt+0x11040>
  40c48c:	add	x19, x19, #0xa68
  40c490:	cmp	w21, #0x9
  40c494:	csel	x19, x19, x0, eq  // eq = none
  40c498:	b	40c418 <__fxstatat@plt+0x9458>
  40c49c:	ldrb	w1, [x19]
  40c4a0:	adrp	x19, 414000 <__fxstatat@plt+0x11040>
  40c4a4:	add	x0, x19, #0xa70
  40c4a8:	adrp	x19, 414000 <__fxstatat@plt+0x11040>
  40c4ac:	add	x19, x19, #0xa88
  40c4b0:	cmp	w1, #0x60
  40c4b4:	csel	x19, x19, x0, eq  // eq = none
  40c4b8:	b	40c418 <__fxstatat@plt+0x9458>
  40c4bc:	cmp	w1, #0x47
  40c4c0:	b.ne	40c480 <__fxstatat@plt+0x94c0>  // b.any
  40c4c4:	ldrb	w1, [x0, #1]
  40c4c8:	and	w1, w1, #0xffffffdf
  40c4cc:	cmp	w1, #0x42
  40c4d0:	b.ne	40c480 <__fxstatat@plt+0x94c0>  // b.any
  40c4d4:	ldrb	w1, [x0, #2]
  40c4d8:	cmp	w1, #0x31
  40c4dc:	b.ne	40c480 <__fxstatat@plt+0x94c0>  // b.any
  40c4e0:	ldrb	w1, [x0, #3]
  40c4e4:	cmp	w1, #0x38
  40c4e8:	b.ne	40c480 <__fxstatat@plt+0x94c0>  // b.any
  40c4ec:	ldrb	w1, [x0, #4]
  40c4f0:	cmp	w1, #0x30
  40c4f4:	b.ne	40c480 <__fxstatat@plt+0x94c0>  // b.any
  40c4f8:	ldrb	w1, [x0, #5]
  40c4fc:	cmp	w1, #0x33
  40c500:	b.ne	40c480 <__fxstatat@plt+0x94c0>  // b.any
  40c504:	ldrb	w1, [x0, #6]
  40c508:	cmp	w1, #0x30
  40c50c:	b.ne	40c480 <__fxstatat@plt+0x94c0>  // b.any
  40c510:	ldrb	w0, [x0, #7]
  40c514:	cbnz	w0, 40c480 <__fxstatat@plt+0x94c0>
  40c518:	ldrb	w1, [x19]
  40c51c:	adrp	x19, 414000 <__fxstatat@plt+0x11040>
  40c520:	add	x0, x19, #0xa78
  40c524:	adrp	x19, 414000 <__fxstatat@plt+0x11040>
  40c528:	add	x19, x19, #0xa80
  40c52c:	cmp	w1, #0x60
  40c530:	csel	x19, x19, x0, eq  // eq = none
  40c534:	b	40c418 <__fxstatat@plt+0x9458>
  40c538:	sub	sp, sp, #0xf0
  40c53c:	stp	x29, x30, [sp, #16]
  40c540:	add	x29, sp, #0x10
  40c544:	stp	x19, x20, [sp, #32]
  40c548:	stp	x21, x22, [sp, #48]
  40c54c:	stp	x23, x24, [sp, #64]
  40c550:	stp	x25, x26, [sp, #80]
  40c554:	stp	x27, x28, [sp, #96]
  40c558:	mov	x28, x0
  40c55c:	mov	x26, x1
  40c560:	str	x2, [sp, #136]
  40c564:	mov	x24, x3
  40c568:	mov	w25, w4
  40c56c:	mov	w19, w5
  40c570:	str	w5, [sp, #184]
  40c574:	str	x6, [sp, #152]
  40c578:	str	x7, [sp, #200]
  40c57c:	bl	402d00 <__ctype_get_mb_cur_max@plt>
  40c580:	str	x0, [sp, #168]
  40c584:	mov	x0, x19
  40c588:	ubfx	x0, x0, #1, #1
  40c58c:	str	x0, [sp, #112]
  40c590:	mov	w0, #0x1                   	// #1
  40c594:	str	w0, [sp, #128]
  40c598:	str	wzr, [sp, #180]
  40c59c:	str	wzr, [sp, #124]
  40c5a0:	str	wzr, [sp, #132]
  40c5a4:	str	xzr, [sp, #144]
  40c5a8:	str	xzr, [sp, #160]
  40c5ac:	str	xzr, [sp, #192]
  40c5b0:	mov	w23, w25
  40c5b4:	mov	x25, x24
  40c5b8:	cmp	w23, #0x4
  40c5bc:	b.eq	40c72c <__fxstatat@plt+0x976c>  // b.none
  40c5c0:	b.ls	40c610 <__fxstatat@plt+0x9650>  // b.plast
  40c5c4:	cmp	w23, #0x7
  40c5c8:	b.eq	40c79c <__fxstatat@plt+0x97dc>  // b.none
  40c5cc:	b.ls	40c65c <__fxstatat@plt+0x969c>  // b.plast
  40c5d0:	sub	w0, w23, #0x8
  40c5d4:	cmp	w0, #0x2
  40c5d8:	b.hi	40c78c <__fxstatat@plt+0x97cc>  // b.pmore
  40c5dc:	cmp	w23, #0xa
  40c5e0:	b.ne	40c6d0 <__fxstatat@plt+0x9710>  // b.any
  40c5e4:	mov	x27, #0x0                   	// #0
  40c5e8:	ldr	w0, [sp, #112]
  40c5ec:	cbz	w0, 40c6fc <__fxstatat@plt+0x973c>
  40c5f0:	ldr	x0, [sp, #240]
  40c5f4:	bl	402820 <strlen@plt>
  40c5f8:	str	x0, [sp, #144]
  40c5fc:	ldr	x0, [sp, #240]
  40c600:	str	x0, [sp, #160]
  40c604:	mov	w0, #0x1                   	// #1
  40c608:	str	w0, [sp, #132]
  40c60c:	b	40c694 <__fxstatat@plt+0x96d4>
  40c610:	cmp	w23, #0x2
  40c614:	b.eq	40c768 <__fxstatat@plt+0x97a8>  // b.none
  40c618:	b.ls	40c628 <__fxstatat@plt+0x9668>  // b.plast
  40c61c:	mov	w0, #0x1                   	// #1
  40c620:	str	w0, [sp, #132]
  40c624:	b	40c634 <__fxstatat@plt+0x9674>
  40c628:	cbz	w23, 40c790 <__fxstatat@plt+0x97d0>
  40c62c:	cmp	w23, #0x1
  40c630:	b.ne	40c78c <__fxstatat@plt+0x97cc>  // b.any
  40c634:	mov	w0, #0x1                   	// #1
  40c638:	str	w0, [sp, #112]
  40c63c:	mov	x0, #0x1                   	// #1
  40c640:	str	x0, [sp, #144]
  40c644:	adrp	x0, 414000 <__fxstatat@plt+0x11040>
  40c648:	add	x0, x0, #0xa90
  40c64c:	str	x0, [sp, #160]
  40c650:	mov	x27, #0x0                   	// #0
  40c654:	mov	w23, #0x2                   	// #2
  40c658:	b	40c694 <__fxstatat@plt+0x96d4>
  40c65c:	cmp	w23, #0x5
  40c660:	b.eq	40c69c <__fxstatat@plt+0x96dc>  // b.none
  40c664:	cmp	w23, #0x6
  40c668:	b.ne	40c78c <__fxstatat@plt+0x97cc>  // b.any
  40c66c:	mov	w0, #0x1                   	// #1
  40c670:	str	w0, [sp, #112]
  40c674:	str	w0, [sp, #132]
  40c678:	mov	x0, #0x1                   	// #1
  40c67c:	str	x0, [sp, #144]
  40c680:	adrp	x0, 414000 <__fxstatat@plt+0x11040>
  40c684:	add	x0, x0, #0xa68
  40c688:	str	x0, [sp, #160]
  40c68c:	mov	x27, #0x0                   	// #0
  40c690:	mov	w23, #0x5                   	// #5
  40c694:	mov	x24, #0x0                   	// #0
  40c698:	b	40d188 <__fxstatat@plt+0xa1c8>
  40c69c:	ldr	w0, [sp, #112]
  40c6a0:	cbnz	w0, 40c7b0 <__fxstatat@plt+0x97f0>
  40c6a4:	cbz	x26, 40c7d4 <__fxstatat@plt+0x9814>
  40c6a8:	mov	w0, #0x22                  	// #34
  40c6ac:	strb	w0, [x28]
  40c6b0:	mov	w0, #0x1                   	// #1
  40c6b4:	str	w0, [sp, #132]
  40c6b8:	mov	x27, #0x1                   	// #1
  40c6bc:	str	x27, [sp, #144]
  40c6c0:	adrp	x0, 414000 <__fxstatat@plt+0x11040>
  40c6c4:	add	x0, x0, #0xa68
  40c6c8:	str	x0, [sp, #160]
  40c6cc:	b	40c694 <__fxstatat@plt+0x96d4>
  40c6d0:	mov	w1, w23
  40c6d4:	adrp	x0, 414000 <__fxstatat@plt+0x11040>
  40c6d8:	add	x0, x0, #0xa98
  40c6dc:	bl	40c3e4 <__fxstatat@plt+0x9424>
  40c6e0:	str	x0, [sp, #200]
  40c6e4:	mov	w1, w23
  40c6e8:	adrp	x0, 414000 <__fxstatat@plt+0x11040>
  40c6ec:	add	x0, x0, #0xa90
  40c6f0:	bl	40c3e4 <__fxstatat@plt+0x9424>
  40c6f4:	str	x0, [sp, #240]
  40c6f8:	b	40c5e4 <__fxstatat@plt+0x9624>
  40c6fc:	ldr	x1, [sp, #200]
  40c700:	ldrb	w0, [x1]
  40c704:	cbnz	w0, 40c71c <__fxstatat@plt+0x975c>
  40c708:	mov	x27, #0x0                   	// #0
  40c70c:	b	40c5f0 <__fxstatat@plt+0x9630>
  40c710:	add	x27, x27, #0x1
  40c714:	ldrb	w0, [x1, x27]
  40c718:	cbz	w0, 40c5f0 <__fxstatat@plt+0x9630>
  40c71c:	cmp	x26, x27
  40c720:	b.ls	40c710 <__fxstatat@plt+0x9750>  // b.plast
  40c724:	strb	w0, [x28, x27]
  40c728:	b	40c710 <__fxstatat@plt+0x9750>
  40c72c:	ldr	w0, [sp, #112]
  40c730:	cbnz	w0, 40c634 <__fxstatat@plt+0x9674>
  40c734:	mov	w0, #0x1                   	// #1
  40c738:	str	w0, [sp, #132]
  40c73c:	cbz	x26, 40c7f4 <__fxstatat@plt+0x9834>
  40c740:	mov	w0, #0x27                  	// #39
  40c744:	strb	w0, [x28]
  40c748:	str	wzr, [sp, #112]
  40c74c:	mov	x27, #0x1                   	// #1
  40c750:	str	x27, [sp, #144]
  40c754:	adrp	x0, 414000 <__fxstatat@plt+0x11040>
  40c758:	add	x0, x0, #0xa90
  40c75c:	str	x0, [sp, #160]
  40c760:	mov	w23, #0x2                   	// #2
  40c764:	b	40c694 <__fxstatat@plt+0x96d4>
  40c768:	ldr	w0, [sp, #112]
  40c76c:	cbz	w0, 40c73c <__fxstatat@plt+0x977c>
  40c770:	mov	x0, #0x1                   	// #1
  40c774:	str	x0, [sp, #144]
  40c778:	adrp	x0, 414000 <__fxstatat@plt+0x11040>
  40c77c:	add	x0, x0, #0xa90
  40c780:	str	x0, [sp, #160]
  40c784:	mov	x27, #0x0                   	// #0
  40c788:	b	40c694 <__fxstatat@plt+0x96d4>
  40c78c:	bl	402bc0 <abort@plt>
  40c790:	str	wzr, [sp, #112]
  40c794:	mov	x27, #0x0                   	// #0
  40c798:	b	40c694 <__fxstatat@plt+0x96d4>
  40c79c:	str	wzr, [sp, #112]
  40c7a0:	mov	w0, #0x1                   	// #1
  40c7a4:	str	w0, [sp, #132]
  40c7a8:	mov	x27, #0x0                   	// #0
  40c7ac:	b	40c694 <__fxstatat@plt+0x96d4>
  40c7b0:	ldr	w0, [sp, #112]
  40c7b4:	str	w0, [sp, #132]
  40c7b8:	mov	x0, #0x1                   	// #1
  40c7bc:	str	x0, [sp, #144]
  40c7c0:	adrp	x0, 414000 <__fxstatat@plt+0x11040>
  40c7c4:	add	x0, x0, #0xa68
  40c7c8:	str	x0, [sp, #160]
  40c7cc:	mov	x27, #0x0                   	// #0
  40c7d0:	b	40c694 <__fxstatat@plt+0x96d4>
  40c7d4:	mov	w0, #0x1                   	// #1
  40c7d8:	str	w0, [sp, #132]
  40c7dc:	mov	x27, #0x1                   	// #1
  40c7e0:	str	x27, [sp, #144]
  40c7e4:	adrp	x0, 414000 <__fxstatat@plt+0x11040>
  40c7e8:	add	x0, x0, #0xa68
  40c7ec:	str	x0, [sp, #160]
  40c7f0:	b	40c694 <__fxstatat@plt+0x96d4>
  40c7f4:	str	wzr, [sp, #112]
  40c7f8:	mov	x27, #0x1                   	// #1
  40c7fc:	str	x27, [sp, #144]
  40c800:	adrp	x0, 414000 <__fxstatat@plt+0x11040>
  40c804:	add	x0, x0, #0xa90
  40c808:	str	x0, [sp, #160]
  40c80c:	mov	w23, #0x2                   	// #2
  40c810:	b	40c694 <__fxstatat@plt+0x96d4>
  40c814:	ldr	x0, [sp, #144]
  40c818:	add	x20, x24, x0
  40c81c:	cmp	x0, #0x1
  40c820:	ccmn	x25, #0x1, #0x0, hi  // hi = pmore
  40c824:	b.ne	40c834 <__fxstatat@plt+0x9874>  // b.any
  40c828:	ldr	x0, [sp, #136]
  40c82c:	bl	402820 <strlen@plt>
  40c830:	mov	x25, x0
  40c834:	cmp	x20, x25
  40c838:	b.hi	40d464 <__fxstatat@plt+0xa4a4>  // b.pmore
  40c83c:	ldr	x0, [sp, #136]
  40c840:	add	x20, x0, x24
  40c844:	ldr	x2, [sp, #144]
  40c848:	ldr	x1, [sp, #160]
  40c84c:	mov	x0, x20
  40c850:	bl	402c30 <memcmp@plt>
  40c854:	cbnz	w0, 40d464 <__fxstatat@plt+0xa4a4>
  40c858:	ldr	w0, [sp, #112]
  40c85c:	cbnz	w0, 40c884 <__fxstatat@plt+0x98c4>
  40c860:	ldrb	w20, [x20]
  40c864:	cmp	w20, #0x7e
  40c868:	b.hi	40cd50 <__fxstatat@plt+0x9d90>  // b.pmore
  40c86c:	adrp	x0, 414000 <__fxstatat@plt+0x11040>
  40c870:	add	x0, x0, #0xb08
  40c874:	ldrh	w0, [x0, w20, uxtw #1]
  40c878:	adr	x1, 40c884 <__fxstatat@plt+0x98c4>
  40c87c:	add	x0, x1, w0, sxth #2
  40c880:	br	x0
  40c884:	mov	x24, x25
  40c888:	mov	w25, w23
  40c88c:	b	40d3ec <__fxstatat@plt+0xa42c>
  40c890:	ldr	w0, [sp, #132]
  40c894:	cbnz	w0, 40c8b0 <__fxstatat@plt+0x98f0>
  40c898:	ldr	x0, [sp, #184]
  40c89c:	tbnz	w0, #0, 40d184 <__fxstatat@plt+0xa1c4>
  40c8a0:	ldr	w0, [sp, #132]
  40c8a4:	mov	w22, w0
  40c8a8:	mov	w19, w0
  40c8ac:	b	40d0c4 <__fxstatat@plt+0xa104>
  40c8b0:	ldr	w0, [sp, #112]
  40c8b4:	cbnz	w0, 40d3a0 <__fxstatat@plt+0xa3e0>
  40c8b8:	mov	w22, w0
  40c8bc:	cmp	w23, #0x2
  40c8c0:	cset	w1, eq  // eq = none
  40c8c4:	ldr	w0, [sp, #124]
  40c8c8:	eor	w0, w0, #0x1
  40c8cc:	ands	w0, w1, w0
  40c8d0:	b.eq	40c934 <__fxstatat@plt+0x9974>  // b.none
  40c8d4:	cmp	x26, x27
  40c8d8:	b.ls	40c8e4 <__fxstatat@plt+0x9924>  // b.plast
  40c8dc:	mov	w1, #0x27                  	// #39
  40c8e0:	strb	w1, [x28, x27]
  40c8e4:	add	x1, x27, #0x1
  40c8e8:	cmp	x26, x1
  40c8ec:	b.ls	40c8f8 <__fxstatat@plt+0x9938>  // b.plast
  40c8f0:	mov	w2, #0x24                  	// #36
  40c8f4:	strb	w2, [x28, x1]
  40c8f8:	add	x1, x27, #0x2
  40c8fc:	cmp	x26, x1
  40c900:	b.ls	40c90c <__fxstatat@plt+0x994c>  // b.plast
  40c904:	mov	w2, #0x27                  	// #39
  40c908:	strb	w2, [x28, x1]
  40c90c:	add	x1, x27, #0x3
  40c910:	cmp	x26, x1
  40c914:	b.ls	40d450 <__fxstatat@plt+0xa490>  // b.plast
  40c918:	mov	w2, #0x5c                  	// #92
  40c91c:	strb	w2, [x28, x1]
  40c920:	add	x27, x27, #0x4
  40c924:	str	w0, [sp, #124]
  40c928:	mov	w19, #0x0                   	// #0
  40c92c:	mov	w20, #0x30                  	// #48
  40c930:	b	40d0ec <__fxstatat@plt+0xa12c>
  40c934:	cmp	x26, x27
  40c938:	b.hi	40c958 <__fxstatat@plt+0x9998>  // b.pmore
  40c93c:	add	x2, x27, #0x1
  40c940:	cbnz	w21, 40c968 <__fxstatat@plt+0x99a8>
  40c944:	mov	w0, w19
  40c948:	mov	w19, w21
  40c94c:	mov	x27, x2
  40c950:	mov	w20, #0x30                  	// #48
  40c954:	b	40d0c4 <__fxstatat@plt+0xa104>
  40c958:	mov	w1, #0x5c                  	// #92
  40c95c:	strb	w1, [x28, x27]
  40c960:	add	x2, x27, #0x1
  40c964:	cbz	w21, 40c9a4 <__fxstatat@plt+0x99e4>
  40c968:	add	x1, x24, #0x1
  40c96c:	cmp	x1, x25
  40c970:	b.cs	40c98c <__fxstatat@plt+0x99cc>  // b.hs, b.nlast
  40c974:	ldr	x3, [sp, #136]
  40c978:	ldrb	w1, [x3, x1]
  40c97c:	sub	w1, w1, #0x30
  40c980:	and	w1, w1, #0xff
  40c984:	cmp	w1, #0x9
  40c988:	b.ls	40c9b8 <__fxstatat@plt+0x99f8>  // b.plast
  40c98c:	mov	w1, w0
  40c990:	mov	w0, w19
  40c994:	mov	w19, w1
  40c998:	mov	x27, x2
  40c99c:	mov	w20, #0x30                  	// #48
  40c9a0:	b	40d0d4 <__fxstatat@plt+0xa114>
  40c9a4:	mov	w0, w19
  40c9a8:	mov	w19, w21
  40c9ac:	mov	x27, x2
  40c9b0:	mov	w20, #0x30                  	// #48
  40c9b4:	b	40d0ec <__fxstatat@plt+0xa12c>
  40c9b8:	cmp	x26, x2
  40c9bc:	b.ls	40c9c8 <__fxstatat@plt+0x9a08>  // b.plast
  40c9c0:	mov	w1, #0x30                  	// #48
  40c9c4:	strb	w1, [x28, x2]
  40c9c8:	add	x1, x27, #0x2
  40c9cc:	cmp	x26, x1
  40c9d0:	b.ls	40c9dc <__fxstatat@plt+0x9a1c>  // b.plast
  40c9d4:	mov	w2, #0x30                  	// #48
  40c9d8:	strb	w2, [x28, x1]
  40c9dc:	add	x2, x27, #0x3
  40c9e0:	b	40c98c <__fxstatat@plt+0x99cc>
  40c9e4:	mov	w22, #0x0                   	// #0
  40c9e8:	cmp	w23, #0x2
  40c9ec:	b.eq	40ca08 <__fxstatat@plt+0x9a48>  // b.none
  40c9f0:	cmp	w23, #0x5
  40c9f4:	b.eq	40ca1c <__fxstatat@plt+0x9a5c>  // b.none
  40c9f8:	mov	w19, #0x0                   	// #0
  40c9fc:	mov	w0, #0x0                   	// #0
  40ca00:	mov	w20, #0x3f                  	// #63
  40ca04:	b	40d0c4 <__fxstatat@plt+0xa104>
  40ca08:	ldr	w0, [sp, #112]
  40ca0c:	cbnz	w0, 40d3ac <__fxstatat@plt+0xa3ec>
  40ca10:	mov	w19, w0
  40ca14:	mov	w20, #0x3f                  	// #63
  40ca18:	b	40cd38 <__fxstatat@plt+0x9d78>
  40ca1c:	ldr	x0, [sp, #184]
  40ca20:	tbz	w0, #2, 40d1ec <__fxstatat@plt+0xa22c>
  40ca24:	add	x4, x24, #0x2
  40ca28:	cmp	x4, x25
  40ca2c:	b.cs	40d1fc <__fxstatat@plt+0xa23c>  // b.hs, b.nlast
  40ca30:	ldr	x0, [sp, #136]
  40ca34:	add	x0, x0, x24
  40ca38:	ldrb	w20, [x0, #1]
  40ca3c:	cmp	w20, #0x3f
  40ca40:	b.eq	40ca54 <__fxstatat@plt+0x9a94>  // b.none
  40ca44:	mov	w19, #0x0                   	// #0
  40ca48:	mov	w0, #0x0                   	// #0
  40ca4c:	mov	w20, #0x3f                  	// #63
  40ca50:	b	40d0c4 <__fxstatat@plt+0xa104>
  40ca54:	ldr	x0, [sp, #136]
  40ca58:	ldrb	w3, [x0, x4]
  40ca5c:	cmp	w3, #0x3e
  40ca60:	b.hi	40d20c <__fxstatat@plt+0xa24c>  // b.pmore
  40ca64:	mov	x1, #0x1                   	// #1
  40ca68:	lsl	x1, x1, x3
  40ca6c:	mov	w19, #0x0                   	// #0
  40ca70:	mov	w0, #0x0                   	// #0
  40ca74:	mov	x2, #0xa38200000000        	// #179778741075968
  40ca78:	movk	x2, #0x7000, lsl #48
  40ca7c:	tst	x1, x2
  40ca80:	b.eq	40d0c4 <__fxstatat@plt+0xa104>  // b.none
  40ca84:	ldr	w0, [sp, #112]
  40ca88:	cbnz	w0, 40d444 <__fxstatat@plt+0xa484>
  40ca8c:	cmp	x26, x27
  40ca90:	b.ls	40ca9c <__fxstatat@plt+0x9adc>  // b.plast
  40ca94:	mov	w0, #0x3f                  	// #63
  40ca98:	strb	w0, [x28, x27]
  40ca9c:	add	x0, x27, #0x1
  40caa0:	cmp	x26, x0
  40caa4:	b.ls	40cab0 <__fxstatat@plt+0x9af0>  // b.plast
  40caa8:	mov	w1, #0x22                  	// #34
  40caac:	strb	w1, [x28, x0]
  40cab0:	add	x0, x27, #0x2
  40cab4:	cmp	x26, x0
  40cab8:	b.ls	40cac4 <__fxstatat@plt+0x9b04>  // b.plast
  40cabc:	mov	w1, #0x22                  	// #34
  40cac0:	strb	w1, [x28, x0]
  40cac4:	add	x0, x27, #0x3
  40cac8:	cmp	x26, x0
  40cacc:	b.ls	40cad8 <__fxstatat@plt+0x9b18>  // b.plast
  40cad0:	mov	w1, #0x3f                  	// #63
  40cad4:	strb	w1, [x28, x0]
  40cad8:	add	x27, x27, #0x4
  40cadc:	ldr	w0, [sp, #112]
  40cae0:	mov	w19, w0
  40cae4:	mov	w20, w3
  40cae8:	mov	x24, x4
  40caec:	b	40d0c4 <__fxstatat@plt+0xa104>
  40caf0:	mov	w22, #0x0                   	// #0
  40caf4:	mov	w20, #0x8                   	// #8
  40caf8:	mov	w0, #0x62                  	// #98
  40cafc:	b	40cb2c <__fxstatat@plt+0x9b6c>
  40cb00:	mov	w22, #0x0                   	// #0
  40cb04:	mov	w20, #0xc                   	// #12
  40cb08:	mov	w0, #0x66                  	// #102
  40cb0c:	b	40cb2c <__fxstatat@plt+0x9b6c>
  40cb10:	mov	w22, #0x0                   	// #0
  40cb14:	mov	w20, #0xd                   	// #13
  40cb18:	mov	w0, #0x72                  	// #114
  40cb1c:	ldr	w1, [sp, #112]
  40cb20:	cmp	w1, #0x0
  40cb24:	ccmp	w23, #0x2, #0x0, ne  // ne = any
  40cb28:	b.eq	40cc04 <__fxstatat@plt+0x9c44>  // b.none
  40cb2c:	ldr	w1, [sp, #132]
  40cb30:	cbnz	w1, 40d240 <__fxstatat@plt+0xa280>
  40cb34:	mov	w19, w1
  40cb38:	mov	w0, w1
  40cb3c:	b	40d0c4 <__fxstatat@plt+0xa104>
  40cb40:	mov	w22, #0x0                   	// #0
  40cb44:	mov	w20, #0x9                   	// #9
  40cb48:	mov	w0, #0x74                  	// #116
  40cb4c:	b	40cb1c <__fxstatat@plt+0x9b5c>
  40cb50:	mov	w22, #0x0                   	// #0
  40cb54:	mov	w20, #0xb                   	// #11
  40cb58:	mov	w0, #0x76                  	// #118
  40cb5c:	b	40cb2c <__fxstatat@plt+0x9b6c>
  40cb60:	mov	w22, #0x0                   	// #0
  40cb64:	cmp	w23, #0x2
  40cb68:	b.eq	40cb94 <__fxstatat@plt+0x9bd4>  // b.none
  40cb6c:	ldr	w0, [sp, #132]
  40cb70:	cmp	w0, #0x0
  40cb74:	ldr	w0, [sp, #112]
  40cb78:	ccmp	w0, #0x0, #0x4, ne  // ne = any
  40cb7c:	ldr	w0, [sp, #176]
  40cb80:	ccmp	w0, #0x0, #0x4, ne  // ne = any
  40cb84:	b.ne	40d258 <__fxstatat@plt+0xa298>  // b.any
  40cb88:	mov	w20, #0x5c                  	// #92
  40cb8c:	mov	w0, w20
  40cb90:	b	40cb2c <__fxstatat@plt+0x9b6c>
  40cb94:	ldr	w0, [sp, #112]
  40cb98:	cbnz	w0, 40d3b8 <__fxstatat@plt+0xa3f8>
  40cb9c:	mov	w19, w0
  40cba0:	mov	w20, #0x5c                  	// #92
  40cba4:	eor	w0, w0, #0x1
  40cba8:	ldr	w1, [sp, #124]
  40cbac:	and	w0, w1, w0
  40cbb0:	tst	w0, #0xff
  40cbb4:	b.eq	40d164 <__fxstatat@plt+0xa1a4>  // b.none
  40cbb8:	cmp	x26, x27
  40cbbc:	b.ls	40cbc8 <__fxstatat@plt+0x9c08>  // b.plast
  40cbc0:	mov	w0, #0x27                  	// #39
  40cbc4:	strb	w0, [x28, x27]
  40cbc8:	add	x0, x27, #0x1
  40cbcc:	cmp	x26, x0
  40cbd0:	b.ls	40cbdc <__fxstatat@plt+0x9c1c>  // b.plast
  40cbd4:	mov	w1, #0x27                  	// #39
  40cbd8:	strb	w1, [x28, x0]
  40cbdc:	add	x27, x27, #0x2
  40cbe0:	str	wzr, [sp, #124]
  40cbe4:	b	40d164 <__fxstatat@plt+0xa1a4>
  40cbe8:	mov	w0, #0x6e                  	// #110
  40cbec:	b	40cb1c <__fxstatat@plt+0x9b5c>
  40cbf0:	mov	w0, #0x6e                  	// #110
  40cbf4:	b	40cb1c <__fxstatat@plt+0x9b5c>
  40cbf8:	mov	w22, #0x0                   	// #0
  40cbfc:	mov	w0, #0x6e                  	// #110
  40cc00:	b	40cb1c <__fxstatat@plt+0x9b5c>
  40cc04:	mov	x24, x25
  40cc08:	mov	w25, #0x2                   	// #2
  40cc0c:	b	40d3d8 <__fxstatat@plt+0xa418>
  40cc10:	mov	w0, #0x61                  	// #97
  40cc14:	b	40cb2c <__fxstatat@plt+0x9b6c>
  40cc18:	mov	w0, #0x61                  	// #97
  40cc1c:	b	40cb2c <__fxstatat@plt+0x9b6c>
  40cc20:	mov	w22, #0x0                   	// #0
  40cc24:	cmp	x25, #0x1
  40cc28:	cset	w0, ne  // ne = any
  40cc2c:	cmn	x25, #0x1
  40cc30:	b.eq	40cc48 <__fxstatat@plt+0x9c88>  // b.none
  40cc34:	cbnz	w0, 40d218 <__fxstatat@plt+0xa258>
  40cc38:	cbz	x24, 40cc70 <__fxstatat@plt+0x9cb0>
  40cc3c:	mov	w19, #0x0                   	// #0
  40cc40:	mov	w0, #0x0                   	// #0
  40cc44:	b	40d0c4 <__fxstatat@plt+0xa104>
  40cc48:	ldr	x0, [sp, #136]
  40cc4c:	ldrb	w0, [x0, #1]
  40cc50:	cmp	w0, #0x0
  40cc54:	cset	w0, ne  // ne = any
  40cc58:	b	40cc34 <__fxstatat@plt+0x9c74>
  40cc5c:	mov	w22, #0x0                   	// #0
  40cc60:	b	40cc38 <__fxstatat@plt+0x9c78>
  40cc64:	mov	w22, #0x0                   	// #0
  40cc68:	b	40cc70 <__fxstatat@plt+0x9cb0>
  40cc6c:	mov	w19, w22
  40cc70:	cmp	w23, #0x2
  40cc74:	cset	w0, eq  // eq = none
  40cc78:	ldr	w1, [sp, #112]
  40cc7c:	ands	w0, w1, w0
  40cc80:	b.eq	40d0c4 <__fxstatat@plt+0xa104>  // b.none
  40cc84:	mov	x24, x25
  40cc88:	mov	w25, #0x2                   	// #2
  40cc8c:	b	40d3d8 <__fxstatat@plt+0xa418>
  40cc90:	ldr	w19, [sp, #112]
  40cc94:	b	40cc70 <__fxstatat@plt+0x9cb0>
  40cc98:	mov	w22, #0x0                   	// #0
  40cc9c:	mov	w19, #0x0                   	// #0
  40cca0:	b	40cc70 <__fxstatat@plt+0x9cb0>
  40cca4:	mov	w22, #0x0                   	// #0
  40cca8:	cmp	w23, #0x2
  40ccac:	b.eq	40ccc0 <__fxstatat@plt+0x9d00>  // b.none
  40ccb0:	str	w19, [sp, #180]
  40ccb4:	mov	w0, #0x0                   	// #0
  40ccb8:	mov	w20, #0x27                  	// #39
  40ccbc:	b	40d0c4 <__fxstatat@plt+0xa104>
  40ccc0:	ldr	w0, [sp, #112]
  40ccc4:	cbnz	w0, 40d3c4 <__fxstatat@plt+0xa404>
  40ccc8:	cmp	x26, #0x0
  40cccc:	mov	x0, #0x0                   	// #0
  40ccd0:	ldr	x1, [sp, #192]
  40ccd4:	ccmp	x1, #0x0, #0x0, ne  // ne = any
  40ccd8:	b.eq	40cd08 <__fxstatat@plt+0x9d48>  // b.none
  40ccdc:	cmp	x26, x27
  40cce0:	b.ls	40ccec <__fxstatat@plt+0x9d2c>  // b.plast
  40cce4:	mov	w0, #0x27                  	// #39
  40cce8:	strb	w0, [x28, x27]
  40ccec:	add	x0, x27, #0x1
  40ccf0:	cmp	x26, x0
  40ccf4:	b.ls	40cd40 <__fxstatat@plt+0x9d80>  // b.plast
  40ccf8:	mov	w1, #0x5c                  	// #92
  40ccfc:	strb	w1, [x28, x0]
  40cd00:	mov	x0, x26
  40cd04:	ldr	x26, [sp, #192]
  40cd08:	add	x1, x27, #0x2
  40cd0c:	cmp	x1, x0
  40cd10:	b.cs	40cd1c <__fxstatat@plt+0x9d5c>  // b.hs, b.nlast
  40cd14:	mov	w2, #0x27                  	// #39
  40cd18:	strb	w2, [x28, x1]
  40cd1c:	add	x27, x27, #0x3
  40cd20:	str	w19, [sp, #180]
  40cd24:	ldr	w1, [sp, #112]
  40cd28:	str	w1, [sp, #124]
  40cd2c:	str	x26, [sp, #192]
  40cd30:	mov	x26, x0
  40cd34:	mov	w20, #0x27                  	// #39
  40cd38:	mov	w0, #0x0                   	// #0
  40cd3c:	b	40d0ec <__fxstatat@plt+0xa12c>
  40cd40:	mov	x0, x26
  40cd44:	ldr	x26, [sp, #192]
  40cd48:	b	40cd08 <__fxstatat@plt+0x9d48>
  40cd4c:	mov	w22, #0x0                   	// #0
  40cd50:	ldr	x0, [sp, #168]
  40cd54:	cmp	x0, #0x1
  40cd58:	b.ne	40cd94 <__fxstatat@plt+0x9dd4>  // b.any
  40cd5c:	bl	402c80 <__ctype_b_loc@plt>
  40cd60:	and	x1, x20, #0xff
  40cd64:	ldr	x0, [x0]
  40cd68:	ldrh	w19, [x0, x1, lsl #1]
  40cd6c:	ubfx	x19, x19, #14, #1
  40cd70:	ldr	x0, [sp, #168]
  40cd74:	mov	x2, x0
  40cd78:	eor	w0, w19, #0x1
  40cd7c:	ldr	w1, [sp, #132]
  40cd80:	and	w0, w1, w0
  40cd84:	ands	w0, w0, #0xff
  40cd88:	b.eq	40d0c4 <__fxstatat@plt+0xa104>  // b.none
  40cd8c:	mov	w19, #0x0                   	// #0
  40cd90:	b	40cf40 <__fxstatat@plt+0x9f80>
  40cd94:	str	xzr, [sp, #232]
  40cd98:	cmn	x25, #0x1
  40cd9c:	b.eq	40cdc0 <__fxstatat@plt+0x9e00>  // b.none
  40cda0:	mov	x0, #0x0                   	// #0
  40cda4:	str	w21, [sp, #176]
  40cda8:	str	w20, [sp, #208]
  40cdac:	str	w22, [sp, #212]
  40cdb0:	mov	x22, x0
  40cdb4:	str	x27, [sp, #216]
  40cdb8:	ldr	w27, [sp, #112]
  40cdbc:	b	40ce90 <__fxstatat@plt+0x9ed0>
  40cdc0:	ldr	x0, [sp, #136]
  40cdc4:	bl	402820 <strlen@plt>
  40cdc8:	mov	x25, x0
  40cdcc:	b	40cda0 <__fxstatat@plt+0x9de0>
  40cdd0:	ldr	w20, [sp, #208]
  40cdd4:	mov	x2, x22
  40cdd8:	mov	x0, x21
  40cddc:	ldr	w21, [sp, #176]
  40cde0:	ldr	w22, [sp, #212]
  40cde4:	ldr	x27, [sp, #216]
  40cde8:	mov	w19, #0x0                   	// #0
  40cdec:	cmp	x0, x25
  40cdf0:	b.cs	40cf38 <__fxstatat@plt+0x9f78>  // b.hs, b.nlast
  40cdf4:	mov	x1, x2
  40cdf8:	ldr	x2, [sp, #136]
  40cdfc:	ldrb	w0, [x2, x0]
  40ce00:	cbz	w0, 40ce20 <__fxstatat@plt+0x9e60>
  40ce04:	add	x1, x1, #0x1
  40ce08:	add	x0, x24, x1
  40ce0c:	cmp	x25, x0
  40ce10:	b.hi	40cdfc <__fxstatat@plt+0x9e3c>  // b.pmore
  40ce14:	mov	x2, x1
  40ce18:	mov	w19, #0x0                   	// #0
  40ce1c:	b	40cf38 <__fxstatat@plt+0x9f78>
  40ce20:	mov	x2, x1
  40ce24:	mov	w19, #0x0                   	// #0
  40ce28:	b	40cf38 <__fxstatat@plt+0x9f78>
  40ce2c:	add	x1, x1, #0x1
  40ce30:	cmp	x1, x21
  40ce34:	b.eq	40ce70 <__fxstatat@plt+0x9eb0>  // b.none
  40ce38:	ldrb	w0, [x1]
  40ce3c:	sub	w0, w0, #0x5b
  40ce40:	and	w0, w0, #0xff
  40ce44:	cmp	w0, #0x21
  40ce48:	b.hi	40ce2c <__fxstatat@plt+0x9e6c>  // b.pmore
  40ce4c:	mov	x2, #0x1                   	// #1
  40ce50:	lsl	x0, x2, x0
  40ce54:	mov	x2, #0x2b                  	// #43
  40ce58:	movk	x2, #0x2, lsl #32
  40ce5c:	tst	x0, x2
  40ce60:	b.eq	40ce2c <__fxstatat@plt+0x9e6c>  // b.none
  40ce64:	mov	x24, x25
  40ce68:	mov	w25, #0x2                   	// #2
  40ce6c:	b	40d3d8 <__fxstatat@plt+0xa418>
  40ce70:	ldr	w0, [sp, #228]
  40ce74:	bl	402ed0 <iswprint@plt>
  40ce78:	cmp	w0, #0x0
  40ce7c:	csel	w19, w19, wzr, ne  // ne = any
  40ce80:	add	x22, x22, x20
  40ce84:	add	x0, sp, #0xe8
  40ce88:	bl	402be0 <mbsinit@plt>
  40ce8c:	cbnz	w0, 40cef0 <__fxstatat@plt+0x9f30>
  40ce90:	add	x21, x24, x22
  40ce94:	add	x3, sp, #0xe8
  40ce98:	sub	x2, x25, x21
  40ce9c:	ldr	x0, [sp, #136]
  40cea0:	add	x1, x0, x21
  40cea4:	add	x0, sp, #0xe4
  40cea8:	bl	4103e0 <__fxstatat@plt+0xd420>
  40ceac:	mov	x20, x0
  40ceb0:	cbz	x0, 40cf24 <__fxstatat@plt+0x9f64>
  40ceb4:	cmn	x0, #0x1
  40ceb8:	b.eq	40cf08 <__fxstatat@plt+0x9f48>  // b.none
  40cebc:	cmn	x0, #0x2
  40cec0:	b.eq	40cdd0 <__fxstatat@plt+0x9e10>  // b.none
  40cec4:	cmp	w27, #0x0
  40cec8:	ccmp	w23, #0x2, #0x0, ne  // ne = any
  40cecc:	b.ne	40ce70 <__fxstatat@plt+0x9eb0>  // b.any
  40ced0:	cmp	x0, #0x1
  40ced4:	b.ls	40ce70 <__fxstatat@plt+0x9eb0>  // b.plast
  40ced8:	add	x1, x21, #0x1
  40cedc:	ldr	x0, [sp, #136]
  40cee0:	add	x1, x0, x1
  40cee4:	add	x0, x0, x20
  40cee8:	add	x21, x0, x21
  40ceec:	b	40ce38 <__fxstatat@plt+0x9e78>
  40cef0:	ldr	w21, [sp, #176]
  40cef4:	ldr	w20, [sp, #208]
  40cef8:	mov	x2, x22
  40cefc:	ldr	w22, [sp, #212]
  40cf00:	ldr	x27, [sp, #216]
  40cf04:	b	40cf38 <__fxstatat@plt+0x9f78>
  40cf08:	ldr	w21, [sp, #176]
  40cf0c:	ldr	w20, [sp, #208]
  40cf10:	mov	x2, x22
  40cf14:	ldr	w22, [sp, #212]
  40cf18:	ldr	x27, [sp, #216]
  40cf1c:	mov	w19, #0x0                   	// #0
  40cf20:	b	40cf38 <__fxstatat@plt+0x9f78>
  40cf24:	ldr	w21, [sp, #176]
  40cf28:	ldr	w20, [sp, #208]
  40cf2c:	mov	x2, x22
  40cf30:	ldr	w22, [sp, #212]
  40cf34:	ldr	x27, [sp, #216]
  40cf38:	cmp	x2, #0x1
  40cf3c:	b.ls	40cd78 <__fxstatat@plt+0x9db8>  // b.plast
  40cf40:	add	x5, x24, x2
  40cf44:	mov	w0, #0x0                   	// #0
  40cf48:	eor	w1, w19, #0x1
  40cf4c:	ldr	w2, [sp, #132]
  40cf50:	and	w1, w2, w1
  40cf54:	and	w1, w1, #0xff
  40cf58:	mov	w3, w1
  40cf5c:	mov	w6, #0x5c                  	// #92
  40cf60:	mov	w7, #0x24                  	// #36
  40cf64:	ldr	w9, [sp, #112]
  40cf68:	ldr	w4, [sp, #124]
  40cf6c:	ldr	x8, [sp, #136]
  40cf70:	b	40cfec <__fxstatat@plt+0xa02c>
  40cf74:	cbz	w22, 40cf88 <__fxstatat@plt+0x9fc8>
  40cf78:	cmp	x26, x27
  40cf7c:	b.ls	40cf84 <__fxstatat@plt+0x9fc4>  // b.plast
  40cf80:	strb	w6, [x28, x27]
  40cf84:	add	x27, x27, #0x1
  40cf88:	add	x2, x24, #0x1
  40cf8c:	cmp	x2, x5
  40cf90:	b.cs	40d0a4 <__fxstatat@plt+0xa0e4>  // b.hs, b.nlast
  40cf94:	eor	w22, w0, #0x1
  40cf98:	and	w22, w4, w22
  40cf9c:	ands	w22, w22, #0xff
  40cfa0:	b.eq	40d0b8 <__fxstatat@plt+0xa0f8>  // b.none
  40cfa4:	cmp	x26, x27
  40cfa8:	b.ls	40cfb4 <__fxstatat@plt+0x9ff4>  // b.plast
  40cfac:	mov	w4, #0x27                  	// #39
  40cfb0:	strb	w4, [x28, x27]
  40cfb4:	add	x4, x27, #0x1
  40cfb8:	cmp	x26, x4
  40cfbc:	b.ls	40cfc8 <__fxstatat@plt+0xa008>  // b.plast
  40cfc0:	mov	w10, #0x27                  	// #39
  40cfc4:	strb	w10, [x28, x4]
  40cfc8:	add	x27, x27, #0x2
  40cfcc:	mov	w22, w3
  40cfd0:	mov	x24, x2
  40cfd4:	mov	w4, w3
  40cfd8:	cmp	x26, x27
  40cfdc:	b.ls	40cfe4 <__fxstatat@plt+0xa024>  // b.plast
  40cfe0:	strb	w20, [x28, x27]
  40cfe4:	add	x27, x27, #0x1
  40cfe8:	ldrb	w20, [x8, x24]
  40cfec:	cbz	w1, 40cf74 <__fxstatat@plt+0x9fb4>
  40cff0:	cbnz	w9, 40d380 <__fxstatat@plt+0xa3c0>
  40cff4:	cmp	w23, #0x2
  40cff8:	cset	w0, eq  // eq = none
  40cffc:	eor	w2, w4, #0x1
  40d000:	ands	w0, w0, w2
  40d004:	b.eq	40d044 <__fxstatat@plt+0xa084>  // b.none
  40d008:	cmp	x26, x27
  40d00c:	b.ls	40d018 <__fxstatat@plt+0xa058>  // b.plast
  40d010:	mov	w2, #0x27                  	// #39
  40d014:	strb	w2, [x28, x27]
  40d018:	add	x2, x27, #0x1
  40d01c:	cmp	x26, x2
  40d020:	b.ls	40d028 <__fxstatat@plt+0xa068>  // b.plast
  40d024:	strb	w7, [x28, x2]
  40d028:	add	x2, x27, #0x2
  40d02c:	cmp	x26, x2
  40d030:	b.ls	40d03c <__fxstatat@plt+0xa07c>  // b.plast
  40d034:	mov	w4, #0x27                  	// #39
  40d038:	strb	w4, [x28, x2]
  40d03c:	add	x27, x27, #0x3
  40d040:	mov	w4, w0
  40d044:	cmp	x26, x27
  40d048:	b.ls	40d050 <__fxstatat@plt+0xa090>  // b.plast
  40d04c:	strb	w6, [x28, x27]
  40d050:	add	x0, x27, #0x1
  40d054:	cmp	x26, x0
  40d058:	b.ls	40d068 <__fxstatat@plt+0xa0a8>  // b.plast
  40d05c:	lsr	w2, w20, #6
  40d060:	add	w2, w2, #0x30
  40d064:	strb	w2, [x28, x0]
  40d068:	add	x0, x27, #0x2
  40d06c:	cmp	x26, x0
  40d070:	b.ls	40d080 <__fxstatat@plt+0xa0c0>  // b.plast
  40d074:	ubfx	x2, x20, #3, #3
  40d078:	add	w2, w2, #0x30
  40d07c:	strb	w2, [x28, x0]
  40d080:	add	x27, x27, #0x3
  40d084:	and	w20, w20, #0x7
  40d088:	add	w20, w20, #0x30
  40d08c:	add	x2, x24, #0x1
  40d090:	cmp	x5, x2
  40d094:	b.ls	40d0ac <__fxstatat@plt+0xa0ec>  // b.plast
  40d098:	mov	w0, w3
  40d09c:	mov	x24, x2
  40d0a0:	b	40cfd8 <__fxstatat@plt+0xa018>
  40d0a4:	str	w4, [sp, #124]
  40d0a8:	b	40cba4 <__fxstatat@plt+0x9be4>
  40d0ac:	str	w4, [sp, #124]
  40d0b0:	mov	w0, w1
  40d0b4:	b	40cba4 <__fxstatat@plt+0x9be4>
  40d0b8:	mov	x24, x2
  40d0bc:	b	40cfd8 <__fxstatat@plt+0xa018>
  40d0c0:	mov	w0, w22
  40d0c4:	cmp	w21, #0x0
  40d0c8:	ldr	w1, [sp, #112]
  40d0cc:	ccmp	w1, #0x0, #0x0, eq  // eq = none
  40d0d0:	b.eq	40d0ec <__fxstatat@plt+0xa12c>  // b.none
  40d0d4:	ldr	x2, [sp, #152]
  40d0d8:	cbz	x2, 40d0ec <__fxstatat@plt+0xa12c>
  40d0dc:	ubfx	x1, x20, #5, #8
  40d0e0:	ldr	w1, [x2, x1, lsl #2]
  40d0e4:	lsr	w1, w1, w20
  40d0e8:	tbnz	w1, #0, 40d0f0 <__fxstatat@plt+0xa130>
  40d0ec:	cbz	w22, 40cba4 <__fxstatat@plt+0x9be4>
  40d0f0:	ldr	w0, [sp, #112]
  40d0f4:	cbnz	w0, 40d3d0 <__fxstatat@plt+0xa410>
  40d0f8:	cmp	w23, #0x2
  40d0fc:	cset	w0, eq  // eq = none
  40d100:	ldr	w1, [sp, #124]
  40d104:	eor	w1, w1, #0x1
  40d108:	ands	w0, w0, w1
  40d10c:	b.eq	40d150 <__fxstatat@plt+0xa190>  // b.none
  40d110:	cmp	x26, x27
  40d114:	b.ls	40d120 <__fxstatat@plt+0xa160>  // b.plast
  40d118:	mov	w1, #0x27                  	// #39
  40d11c:	strb	w1, [x28, x27]
  40d120:	add	x1, x27, #0x1
  40d124:	cmp	x26, x1
  40d128:	b.ls	40d134 <__fxstatat@plt+0xa174>  // b.plast
  40d12c:	mov	w2, #0x24                  	// #36
  40d130:	strb	w2, [x28, x1]
  40d134:	add	x1, x27, #0x2
  40d138:	cmp	x26, x1
  40d13c:	b.ls	40d148 <__fxstatat@plt+0xa188>  // b.plast
  40d140:	mov	w2, #0x27                  	// #39
  40d144:	strb	w2, [x28, x1]
  40d148:	add	x27, x27, #0x3
  40d14c:	str	w0, [sp, #124]
  40d150:	cmp	x26, x27
  40d154:	b.ls	40d160 <__fxstatat@plt+0xa1a0>  // b.plast
  40d158:	mov	w0, #0x5c                  	// #92
  40d15c:	strb	w0, [x28, x27]
  40d160:	add	x27, x27, #0x1
  40d164:	cmp	x27, x26
  40d168:	b.cs	40d170 <__fxstatat@plt+0xa1b0>  // b.hs, b.nlast
  40d16c:	strb	w20, [x28, x27]
  40d170:	add	x27, x27, #0x1
  40d174:	cmp	w19, #0x0
  40d178:	ldr	w0, [sp, #128]
  40d17c:	csel	w0, w0, w19, ne  // ne = any
  40d180:	str	w0, [sp, #128]
  40d184:	add	x24, x24, #0x1
  40d188:	cmp	x25, x24
  40d18c:	cset	w19, ne  // ne = any
  40d190:	cmn	x25, #0x1
  40d194:	b.eq	40d268 <__fxstatat@plt+0xa2a8>  // b.none
  40d198:	cbz	w19, 40d27c <__fxstatat@plt+0xa2bc>
  40d19c:	cmp	w23, #0x2
  40d1a0:	cset	w21, ne  // ne = any
  40d1a4:	ldr	w0, [sp, #132]
  40d1a8:	and	w21, w0, w21
  40d1ac:	ldr	x0, [sp, #144]
  40d1b0:	cmp	x0, #0x0
  40d1b4:	cset	w0, ne  // ne = any
  40d1b8:	str	w0, [sp, #176]
  40d1bc:	csel	w22, w21, wzr, ne  // ne = any
  40d1c0:	cbnz	w22, 40c814 <__fxstatat@plt+0x9854>
  40d1c4:	ldr	x0, [sp, #136]
  40d1c8:	ldrb	w20, [x0, x24]
  40d1cc:	cmp	w20, #0x7e
  40d1d0:	b.hi	40cd50 <__fxstatat@plt+0x9d90>  // b.pmore
  40d1d4:	adrp	x0, 414000 <__fxstatat@plt+0x11040>
  40d1d8:	add	x0, x0, #0xc08
  40d1dc:	ldrh	w0, [x0, w20, uxtw #1]
  40d1e0:	adr	x1, 40d1ec <__fxstatat@plt+0xa22c>
  40d1e4:	add	x0, x1, w0, sxth #2
  40d1e8:	br	x0
  40d1ec:	mov	w19, #0x0                   	// #0
  40d1f0:	mov	w0, #0x0                   	// #0
  40d1f4:	mov	w20, #0x3f                  	// #63
  40d1f8:	b	40d0c4 <__fxstatat@plt+0xa104>
  40d1fc:	mov	w19, #0x0                   	// #0
  40d200:	mov	w0, #0x0                   	// #0
  40d204:	mov	w20, #0x3f                  	// #63
  40d208:	b	40d0c4 <__fxstatat@plt+0xa104>
  40d20c:	mov	w19, #0x0                   	// #0
  40d210:	mov	w0, #0x0                   	// #0
  40d214:	b	40d0c4 <__fxstatat@plt+0xa104>
  40d218:	mov	w19, #0x0                   	// #0
  40d21c:	mov	w0, #0x0                   	// #0
  40d220:	b	40d0c4 <__fxstatat@plt+0xa104>
  40d224:	mov	w19, w22
  40d228:	ldr	w0, [sp, #112]
  40d22c:	b	40d0c4 <__fxstatat@plt+0xa104>
  40d230:	mov	w19, w22
  40d234:	mov	w22, #0x0                   	// #0
  40d238:	mov	w0, #0x0                   	// #0
  40d23c:	b	40d0c4 <__fxstatat@plt+0xa104>
  40d240:	mov	w20, w0
  40d244:	mov	w19, #0x0                   	// #0
  40d248:	b	40d0f0 <__fxstatat@plt+0xa130>
  40d24c:	mov	w19, #0x0                   	// #0
  40d250:	mov	w20, #0x61                  	// #97
  40d254:	b	40d0f0 <__fxstatat@plt+0xa130>
  40d258:	mov	w19, #0x0                   	// #0
  40d25c:	mov	w0, #0x0                   	// #0
  40d260:	mov	w20, #0x5c                  	// #92
  40d264:	b	40cba4 <__fxstatat@plt+0x9be4>
  40d268:	ldr	x0, [sp, #136]
  40d26c:	ldrb	w0, [x0, x24]
  40d270:	cmp	w0, #0x0
  40d274:	cset	w19, ne  // ne = any
  40d278:	b	40d198 <__fxstatat@plt+0xa1d8>
  40d27c:	cmp	w23, #0x2
  40d280:	cset	w1, eq  // eq = none
  40d284:	cmp	w1, #0x0
  40d288:	ldr	w0, [sp, #112]
  40d28c:	ccmp	w0, #0x0, #0x4, ne  // ne = any
  40d290:	ccmp	x27, #0x0, #0x0, ne  // ne = any
  40d294:	b.eq	40d394 <__fxstatat@plt+0xa3d4>  // b.none
  40d298:	eor	w0, w0, #0x1
  40d29c:	and	w0, w0, #0xff
  40d2a0:	cmp	w1, #0x0
  40d2a4:	ccmp	w0, #0x0, #0x4, ne  // ne = any
  40d2a8:	cset	w1, ne  // ne = any
  40d2ac:	ldr	w2, [sp, #180]
  40d2b0:	ands	w1, w2, w1
  40d2b4:	b.eq	40d328 <__fxstatat@plt+0xa368>  // b.none
  40d2b8:	ldr	w0, [sp, #128]
  40d2bc:	cbnz	w0, 40d2f0 <__fxstatat@plt+0xa330>
  40d2c0:	cmp	x26, #0x0
  40d2c4:	cset	w0, eq  // eq = none
  40d2c8:	ldr	x2, [sp, #192]
  40d2cc:	cmp	x2, #0x0
  40d2d0:	csel	w0, w0, wzr, ne  // ne = any
  40d2d4:	str	w0, [sp, #180]
  40d2d8:	mov	w23, #0x2                   	// #2
  40d2dc:	cbz	w0, 40d324 <__fxstatat@plt+0xa364>
  40d2e0:	ldr	w0, [sp, #128]
  40d2e4:	str	w0, [sp, #112]
  40d2e8:	ldr	x26, [sp, #192]
  40d2ec:	b	40c5b8 <__fxstatat@plt+0x95f8>
  40d2f0:	ldr	x0, [sp, #240]
  40d2f4:	str	x0, [sp]
  40d2f8:	ldr	x7, [sp, #200]
  40d2fc:	ldr	x6, [sp, #152]
  40d300:	ldr	w5, [sp, #184]
  40d304:	mov	w4, #0x5                   	// #5
  40d308:	mov	x3, x25
  40d30c:	ldr	x2, [sp, #136]
  40d310:	ldr	x1, [sp, #192]
  40d314:	mov	x0, x28
  40d318:	bl	40c538 <__fxstatat@plt+0x9578>
  40d31c:	mov	x27, x0
  40d320:	b	40d420 <__fxstatat@plt+0xa460>
  40d324:	mov	w0, w1
  40d328:	ldr	x1, [sp, #160]
  40d32c:	cmp	x1, #0x0
  40d330:	ccmp	w0, #0x0, #0x4, ne  // ne = any
  40d334:	b.eq	40d370 <__fxstatat@plt+0xa3b0>  // b.none
  40d338:	mov	x0, x1
  40d33c:	ldrb	w2, [x1]
  40d340:	cbz	w2, 40d370 <__fxstatat@plt+0xa3b0>
  40d344:	mov	x1, x27
  40d348:	sub	x0, x0, x27
  40d34c:	b	40d35c <__fxstatat@plt+0xa39c>
  40d350:	add	x1, x1, #0x1
  40d354:	ldrb	w2, [x0, x1]
  40d358:	cbz	w2, 40d36c <__fxstatat@plt+0xa3ac>
  40d35c:	cmp	x26, x1
  40d360:	b.ls	40d350 <__fxstatat@plt+0xa390>  // b.plast
  40d364:	strb	w2, [x28, x1]
  40d368:	b	40d350 <__fxstatat@plt+0xa390>
  40d36c:	mov	x27, x1
  40d370:	cmp	x26, x27
  40d374:	b.ls	40d420 <__fxstatat@plt+0xa460>  // b.plast
  40d378:	strb	wzr, [x28, x27]
  40d37c:	b	40d420 <__fxstatat@plt+0xa460>
  40d380:	mov	x24, x25
  40d384:	mov	w25, w23
  40d388:	ldr	w0, [sp, #112]
  40d38c:	str	w0, [sp, #132]
  40d390:	b	40d3d8 <__fxstatat@plt+0xa418>
  40d394:	mov	x24, x25
  40d398:	mov	w25, #0x2                   	// #2
  40d39c:	b	40d3d8 <__fxstatat@plt+0xa418>
  40d3a0:	mov	x24, x25
  40d3a4:	mov	w25, w23
  40d3a8:	b	40d3d8 <__fxstatat@plt+0xa418>
  40d3ac:	mov	x24, x25
  40d3b0:	mov	w25, w23
  40d3b4:	b	40d3d8 <__fxstatat@plt+0xa418>
  40d3b8:	mov	x24, x25
  40d3bc:	mov	w25, w23
  40d3c0:	b	40d3d8 <__fxstatat@plt+0xa418>
  40d3c4:	mov	x24, x25
  40d3c8:	mov	w25, w23
  40d3cc:	b	40d3d8 <__fxstatat@plt+0xa418>
  40d3d0:	mov	x24, x25
  40d3d4:	mov	w25, w23
  40d3d8:	ldr	w0, [sp, #132]
  40d3dc:	cmp	w0, #0x0
  40d3e0:	ccmp	w25, #0x2, #0x0, ne  // ne = any
  40d3e4:	mov	w0, #0x4                   	// #4
  40d3e8:	csel	w25, w25, w0, ne  // ne = any
  40d3ec:	ldr	x0, [sp, #240]
  40d3f0:	str	x0, [sp]
  40d3f4:	ldr	x7, [sp, #200]
  40d3f8:	mov	x6, #0x0                   	// #0
  40d3fc:	ldr	w0, [sp, #184]
  40d400:	and	w5, w0, #0xfffffffd
  40d404:	mov	w4, w25
  40d408:	mov	x3, x24
  40d40c:	ldr	x2, [sp, #136]
  40d410:	mov	x1, x26
  40d414:	mov	x0, x28
  40d418:	bl	40c538 <__fxstatat@plt+0x9578>
  40d41c:	mov	x27, x0
  40d420:	mov	x0, x27
  40d424:	ldp	x19, x20, [sp, #32]
  40d428:	ldp	x21, x22, [sp, #48]
  40d42c:	ldp	x23, x24, [sp, #64]
  40d430:	ldp	x25, x26, [sp, #80]
  40d434:	ldp	x27, x28, [sp, #96]
  40d438:	ldp	x29, x30, [sp, #16]
  40d43c:	add	sp, sp, #0xf0
  40d440:	ret
  40d444:	mov	x24, x25
  40d448:	mov	w25, w23
  40d44c:	b	40d3ec <__fxstatat@plt+0xa42c>
  40d450:	add	x27, x27, #0x4
  40d454:	str	w0, [sp, #124]
  40d458:	mov	w19, #0x0                   	// #0
  40d45c:	mov	w20, #0x30                  	// #48
  40d460:	b	40d0c4 <__fxstatat@plt+0xa104>
  40d464:	ldr	x0, [sp, #136]
  40d468:	ldrb	w20, [x0, x24]
  40d46c:	cmp	w20, #0x7e
  40d470:	b.hi	40cd4c <__fxstatat@plt+0x9d8c>  // b.pmore
  40d474:	adrp	x0, 414000 <__fxstatat@plt+0x11040>
  40d478:	add	x0, x0, #0xd08
  40d47c:	ldrh	w0, [x0, w20, uxtw #1]
  40d480:	adr	x1, 40d48c <__fxstatat@plt+0xa4cc>
  40d484:	add	x0, x1, w0, sxth #2
  40d488:	br	x0
  40d48c:	sub	sp, sp, #0x80
  40d490:	stp	x29, x30, [sp, #16]
  40d494:	add	x29, sp, #0x10
  40d498:	stp	x19, x20, [sp, #32]
  40d49c:	stp	x21, x22, [sp, #48]
  40d4a0:	stp	x23, x24, [sp, #64]
  40d4a4:	stp	x25, x26, [sp, #80]
  40d4a8:	stp	x27, x28, [sp, #96]
  40d4ac:	mov	w19, w0
  40d4b0:	str	x1, [sp, #112]
  40d4b4:	str	x2, [sp, #120]
  40d4b8:	mov	x20, x3
  40d4bc:	bl	402f10 <__errno_location@plt>
  40d4c0:	mov	x23, x0
  40d4c4:	ldr	w28, [x0]
  40d4c8:	adrp	x0, 429000 <__fxstatat@plt+0x26040>
  40d4cc:	ldr	x21, [x0, #1064]
  40d4d0:	tbnz	w19, #31, 40d614 <__fxstatat@plt+0xa654>
  40d4d4:	adrp	x0, 429000 <__fxstatat@plt+0x26040>
  40d4d8:	ldr	w0, [x0, #1072]
  40d4dc:	cmp	w0, w19
  40d4e0:	b.gt	40d544 <__fxstatat@plt+0xa584>
  40d4e4:	mov	w0, #0x7fffffff            	// #2147483647
  40d4e8:	cmp	w19, w0
  40d4ec:	b.eq	40d618 <__fxstatat@plt+0xa658>  // b.none
  40d4f0:	adrp	x0, 429000 <__fxstatat@plt+0x26040>
  40d4f4:	add	x0, x0, #0x428
  40d4f8:	add	x0, x0, #0x10
  40d4fc:	cmp	x21, x0
  40d500:	b.eq	40d61c <__fxstatat@plt+0xa65c>  // b.none
  40d504:	add	w24, w19, #0x1
  40d508:	sbfiz	x1, x24, #4, #32
  40d50c:	mov	x0, x21
  40d510:	bl	40fdb4 <__fxstatat@plt+0xcdf4>
  40d514:	mov	x21, x0
  40d518:	adrp	x0, 429000 <__fxstatat@plt+0x26040>
  40d51c:	str	x21, [x0, #1064]
  40d520:	adrp	x22, 429000 <__fxstatat@plt+0x26040>
  40d524:	add	x22, x22, #0x428
  40d528:	ldr	w0, [x22, #8]
  40d52c:	sub	w2, w24, w0
  40d530:	sbfiz	x2, x2, #4, #32
  40d534:	mov	w1, #0x0                   	// #0
  40d538:	add	x0, x21, w0, sxtw #4
  40d53c:	bl	402ab0 <memset@plt>
  40d540:	str	w24, [x22, #8]
  40d544:	sbfiz	x19, x19, #4, #32
  40d548:	add	x27, x21, x19
  40d54c:	ldr	x25, [x21, x19]
  40d550:	ldr	x22, [x27, #8]
  40d554:	ldr	w24, [x20, #4]
  40d558:	orr	w24, w24, #0x1
  40d55c:	add	x26, x20, #0x8
  40d560:	ldr	x0, [x20, #48]
  40d564:	str	x0, [sp]
  40d568:	ldr	x7, [x20, #40]
  40d56c:	mov	x6, x26
  40d570:	mov	w5, w24
  40d574:	ldr	w4, [x20]
  40d578:	ldr	x3, [sp, #120]
  40d57c:	ldr	x2, [sp, #112]
  40d580:	mov	x1, x25
  40d584:	mov	x0, x22
  40d588:	bl	40c538 <__fxstatat@plt+0x9578>
  40d58c:	cmp	x25, x0
  40d590:	b.hi	40d5ec <__fxstatat@plt+0xa62c>  // b.pmore
  40d594:	add	x25, x0, #0x1
  40d598:	str	x25, [x21, x19]
  40d59c:	adrp	x0, 429000 <__fxstatat@plt+0x26040>
  40d5a0:	add	x0, x0, #0x968
  40d5a4:	cmp	x22, x0
  40d5a8:	b.eq	40d5b4 <__fxstatat@plt+0xa5f4>  // b.none
  40d5ac:	mov	x0, x22
  40d5b0:	bl	402ce0 <free@plt>
  40d5b4:	mov	x0, x25
  40d5b8:	bl	40fd38 <__fxstatat@plt+0xcd78>
  40d5bc:	mov	x22, x0
  40d5c0:	str	x0, [x27, #8]
  40d5c4:	ldr	x1, [x20, #48]
  40d5c8:	str	x1, [sp]
  40d5cc:	ldr	x7, [x20, #40]
  40d5d0:	mov	x6, x26
  40d5d4:	mov	w5, w24
  40d5d8:	ldr	w4, [x20]
  40d5dc:	ldr	x3, [sp, #120]
  40d5e0:	ldr	x2, [sp, #112]
  40d5e4:	mov	x1, x25
  40d5e8:	bl	40c538 <__fxstatat@plt+0x9578>
  40d5ec:	str	w28, [x23]
  40d5f0:	mov	x0, x22
  40d5f4:	ldp	x19, x20, [sp, #32]
  40d5f8:	ldp	x21, x22, [sp, #48]
  40d5fc:	ldp	x23, x24, [sp, #64]
  40d600:	ldp	x25, x26, [sp, #80]
  40d604:	ldp	x27, x28, [sp, #96]
  40d608:	ldp	x29, x30, [sp, #16]
  40d60c:	add	sp, sp, #0x80
  40d610:	ret
  40d614:	bl	402bc0 <abort@plt>
  40d618:	bl	40ffc4 <__fxstatat@plt+0xd004>
  40d61c:	add	w24, w19, #0x1
  40d620:	sbfiz	x1, x24, #4, #32
  40d624:	mov	x0, #0x0                   	// #0
  40d628:	bl	40fdb4 <__fxstatat@plt+0xcdf4>
  40d62c:	mov	x21, x0
  40d630:	adrp	x0, 429000 <__fxstatat@plt+0x26040>
  40d634:	add	x1, x0, #0x428
  40d638:	str	x21, [x0, #1064]
  40d63c:	ldp	x0, x1, [x1, #16]
  40d640:	stp	x0, x1, [x21]
  40d644:	b	40d520 <__fxstatat@plt+0xa560>
  40d648:	stp	x29, x30, [sp, #-48]!
  40d64c:	mov	x29, sp
  40d650:	stp	x19, x20, [sp, #16]
  40d654:	str	x21, [sp, #32]
  40d658:	mov	x20, x0
  40d65c:	bl	402f10 <__errno_location@plt>
  40d660:	mov	x19, x0
  40d664:	ldr	w21, [x0]
  40d668:	adrp	x2, 429000 <__fxstatat@plt+0x26040>
  40d66c:	add	x2, x2, #0x968
  40d670:	add	x2, x2, #0x100
  40d674:	cmp	x20, #0x0
  40d678:	mov	x1, #0x38                  	// #56
  40d67c:	csel	x0, x2, x20, eq  // eq = none
  40d680:	bl	40ff64 <__fxstatat@plt+0xcfa4>
  40d684:	str	w21, [x19]
  40d688:	ldp	x19, x20, [sp, #16]
  40d68c:	ldr	x21, [sp, #32]
  40d690:	ldp	x29, x30, [sp], #48
  40d694:	ret
  40d698:	adrp	x1, 429000 <__fxstatat@plt+0x26040>
  40d69c:	add	x1, x1, #0x968
  40d6a0:	add	x1, x1, #0x100
  40d6a4:	cmp	x0, #0x0
  40d6a8:	csel	x0, x1, x0, eq  // eq = none
  40d6ac:	ldr	w0, [x0]
  40d6b0:	ret
  40d6b4:	adrp	x2, 429000 <__fxstatat@plt+0x26040>
  40d6b8:	add	x2, x2, #0x968
  40d6bc:	add	x2, x2, #0x100
  40d6c0:	cmp	x0, #0x0
  40d6c4:	csel	x0, x2, x0, eq  // eq = none
  40d6c8:	str	w1, [x0]
  40d6cc:	ret
  40d6d0:	adrp	x3, 429000 <__fxstatat@plt+0x26040>
  40d6d4:	add	x3, x3, #0x968
  40d6d8:	add	x3, x3, #0x100
  40d6dc:	cmp	x0, #0x0
  40d6e0:	csel	x0, x3, x0, eq  // eq = none
  40d6e4:	add	x0, x0, #0x8
  40d6e8:	ubfx	x4, x1, #5, #3
  40d6ec:	and	w1, w1, #0x1f
  40d6f0:	ldr	w5, [x0, x4, lsl #2]
  40d6f4:	lsr	w3, w5, w1
  40d6f8:	eor	w2, w3, w2
  40d6fc:	and	w2, w2, #0x1
  40d700:	lsl	w2, w2, w1
  40d704:	eor	w2, w2, w5
  40d708:	str	w2, [x0, x4, lsl #2]
  40d70c:	and	w0, w3, #0x1
  40d710:	ret
  40d714:	mov	x2, x0
  40d718:	adrp	x0, 429000 <__fxstatat@plt+0x26040>
  40d71c:	add	x0, x0, #0x968
  40d720:	add	x0, x0, #0x100
  40d724:	cmp	x2, #0x0
  40d728:	csel	x2, x0, x2, eq  // eq = none
  40d72c:	ldr	w0, [x2, #4]
  40d730:	str	w1, [x2, #4]
  40d734:	ret
  40d738:	adrp	x3, 429000 <__fxstatat@plt+0x26040>
  40d73c:	add	x3, x3, #0x968
  40d740:	add	x3, x3, #0x100
  40d744:	cmp	x0, #0x0
  40d748:	csel	x0, x3, x0, eq  // eq = none
  40d74c:	mov	w3, #0xa                   	// #10
  40d750:	str	w3, [x0]
  40d754:	cmp	x1, #0x0
  40d758:	ccmp	x2, #0x0, #0x4, ne  // ne = any
  40d75c:	b.eq	40d76c <__fxstatat@plt+0xa7ac>  // b.none
  40d760:	str	x1, [x0, #40]
  40d764:	str	x2, [x0, #48]
  40d768:	ret
  40d76c:	stp	x29, x30, [sp, #-16]!
  40d770:	mov	x29, sp
  40d774:	bl	402bc0 <abort@plt>
  40d778:	sub	sp, sp, #0x60
  40d77c:	stp	x29, x30, [sp, #16]
  40d780:	add	x29, sp, #0x10
  40d784:	stp	x19, x20, [sp, #32]
  40d788:	stp	x21, x22, [sp, #48]
  40d78c:	stp	x23, x24, [sp, #64]
  40d790:	str	x25, [sp, #80]
  40d794:	mov	x21, x0
  40d798:	mov	x22, x1
  40d79c:	mov	x23, x2
  40d7a0:	mov	x24, x3
  40d7a4:	mov	x19, x4
  40d7a8:	adrp	x4, 429000 <__fxstatat@plt+0x26040>
  40d7ac:	add	x4, x4, #0x968
  40d7b0:	add	x4, x4, #0x100
  40d7b4:	cmp	x19, #0x0
  40d7b8:	csel	x19, x4, x19, eq  // eq = none
  40d7bc:	bl	402f10 <__errno_location@plt>
  40d7c0:	mov	x20, x0
  40d7c4:	ldr	w25, [x0]
  40d7c8:	ldr	x7, [x19, #40]
  40d7cc:	ldr	w5, [x19, #4]
  40d7d0:	ldr	w4, [x19]
  40d7d4:	ldr	x0, [x19, #48]
  40d7d8:	str	x0, [sp]
  40d7dc:	add	x6, x19, #0x8
  40d7e0:	mov	x3, x24
  40d7e4:	mov	x2, x23
  40d7e8:	mov	x1, x22
  40d7ec:	mov	x0, x21
  40d7f0:	bl	40c538 <__fxstatat@plt+0x9578>
  40d7f4:	str	w25, [x20]
  40d7f8:	ldp	x19, x20, [sp, #32]
  40d7fc:	ldp	x21, x22, [sp, #48]
  40d800:	ldp	x23, x24, [sp, #64]
  40d804:	ldr	x25, [sp, #80]
  40d808:	ldp	x29, x30, [sp, #16]
  40d80c:	add	sp, sp, #0x60
  40d810:	ret
  40d814:	sub	sp, sp, #0x80
  40d818:	stp	x29, x30, [sp, #16]
  40d81c:	add	x29, sp, #0x10
  40d820:	stp	x19, x20, [sp, #32]
  40d824:	stp	x21, x22, [sp, #48]
  40d828:	stp	x23, x24, [sp, #64]
  40d82c:	stp	x25, x26, [sp, #80]
  40d830:	stp	x27, x28, [sp, #96]
  40d834:	mov	x22, x0
  40d838:	mov	x23, x1
  40d83c:	mov	x20, x2
  40d840:	adrp	x0, 429000 <__fxstatat@plt+0x26040>
  40d844:	add	x0, x0, #0x968
  40d848:	add	x0, x0, #0x100
  40d84c:	cmp	x3, #0x0
  40d850:	csel	x19, x0, x3, eq  // eq = none
  40d854:	bl	402f10 <__errno_location@plt>
  40d858:	mov	x21, x0
  40d85c:	ldr	w28, [x0]
  40d860:	cmp	x20, #0x0
  40d864:	cset	w24, eq  // eq = none
  40d868:	ldr	w0, [x19, #4]
  40d86c:	orr	w24, w24, w0
  40d870:	add	x27, x19, #0x8
  40d874:	ldr	x7, [x19, #40]
  40d878:	ldr	w4, [x19]
  40d87c:	ldr	x0, [x19, #48]
  40d880:	str	x0, [sp]
  40d884:	mov	x6, x27
  40d888:	mov	w5, w24
  40d88c:	mov	x3, x23
  40d890:	mov	x2, x22
  40d894:	mov	x1, #0x0                   	// #0
  40d898:	mov	x0, #0x0                   	// #0
  40d89c:	bl	40c538 <__fxstatat@plt+0x9578>
  40d8a0:	mov	x25, x0
  40d8a4:	add	x26, x0, #0x1
  40d8a8:	mov	x0, x26
  40d8ac:	bl	40fd38 <__fxstatat@plt+0xcd78>
  40d8b0:	str	x0, [sp, #120]
  40d8b4:	ldr	x7, [x19, #40]
  40d8b8:	ldr	w4, [x19]
  40d8bc:	ldr	x1, [x19, #48]
  40d8c0:	str	x1, [sp]
  40d8c4:	mov	x6, x27
  40d8c8:	mov	w5, w24
  40d8cc:	mov	x3, x23
  40d8d0:	mov	x2, x22
  40d8d4:	mov	x1, x26
  40d8d8:	bl	40c538 <__fxstatat@plt+0x9578>
  40d8dc:	str	w28, [x21]
  40d8e0:	cbz	x20, 40d8e8 <__fxstatat@plt+0xa928>
  40d8e4:	str	x25, [x20]
  40d8e8:	ldr	x0, [sp, #120]
  40d8ec:	ldp	x19, x20, [sp, #32]
  40d8f0:	ldp	x21, x22, [sp, #48]
  40d8f4:	ldp	x23, x24, [sp, #64]
  40d8f8:	ldp	x25, x26, [sp, #80]
  40d8fc:	ldp	x27, x28, [sp, #96]
  40d900:	ldp	x29, x30, [sp, #16]
  40d904:	add	sp, sp, #0x80
  40d908:	ret
  40d90c:	stp	x29, x30, [sp, #-16]!
  40d910:	mov	x29, sp
  40d914:	mov	x3, x2
  40d918:	mov	x2, #0x0                   	// #0
  40d91c:	bl	40d814 <__fxstatat@plt+0xa854>
  40d920:	ldp	x29, x30, [sp], #16
  40d924:	ret
  40d928:	stp	x29, x30, [sp, #-48]!
  40d92c:	mov	x29, sp
  40d930:	stp	x19, x20, [sp, #16]
  40d934:	str	x21, [sp, #32]
  40d938:	adrp	x0, 429000 <__fxstatat@plt+0x26040>
  40d93c:	add	x1, x0, #0x428
  40d940:	ldr	x21, [x0, #1064]
  40d944:	ldr	w20, [x1, #8]
  40d948:	cmp	w20, #0x1
  40d94c:	b.le	40d970 <__fxstatat@plt+0xa9b0>
  40d950:	add	x19, x21, #0x18
  40d954:	sub	w20, w20, #0x2
  40d958:	add	x0, x21, #0x28
  40d95c:	add	x20, x0, x20, lsl #4
  40d960:	ldr	x0, [x19], #16
  40d964:	bl	402ce0 <free@plt>
  40d968:	cmp	x19, x20
  40d96c:	b.ne	40d960 <__fxstatat@plt+0xa9a0>  // b.any
  40d970:	ldr	x0, [x21, #8]
  40d974:	adrp	x1, 429000 <__fxstatat@plt+0x26040>
  40d978:	add	x1, x1, #0x968
  40d97c:	cmp	x0, x1
  40d980:	b.eq	40d9a4 <__fxstatat@plt+0xa9e4>  // b.none
  40d984:	bl	402ce0 <free@plt>
  40d988:	adrp	x0, 429000 <__fxstatat@plt+0x26040>
  40d98c:	add	x0, x0, #0x428
  40d990:	mov	x1, #0x100                 	// #256
  40d994:	str	x1, [x0, #16]
  40d998:	adrp	x1, 429000 <__fxstatat@plt+0x26040>
  40d99c:	add	x1, x1, #0x968
  40d9a0:	str	x1, [x0, #24]
  40d9a4:	adrp	x0, 429000 <__fxstatat@plt+0x26040>
  40d9a8:	add	x0, x0, #0x428
  40d9ac:	add	x0, x0, #0x10
  40d9b0:	cmp	x21, x0
  40d9b4:	b.eq	40d9d0 <__fxstatat@plt+0xaa10>  // b.none
  40d9b8:	mov	x0, x21
  40d9bc:	bl	402ce0 <free@plt>
  40d9c0:	adrp	x1, 429000 <__fxstatat@plt+0x26040>
  40d9c4:	add	x0, x1, #0x428
  40d9c8:	add	x0, x0, #0x10
  40d9cc:	str	x0, [x1, #1064]
  40d9d0:	adrp	x0, 429000 <__fxstatat@plt+0x26040>
  40d9d4:	mov	w1, #0x1                   	// #1
  40d9d8:	str	w1, [x0, #1072]
  40d9dc:	ldp	x19, x20, [sp, #16]
  40d9e0:	ldr	x21, [sp, #32]
  40d9e4:	ldp	x29, x30, [sp], #48
  40d9e8:	ret
  40d9ec:	stp	x29, x30, [sp, #-16]!
  40d9f0:	mov	x29, sp
  40d9f4:	adrp	x3, 429000 <__fxstatat@plt+0x26040>
  40d9f8:	add	x3, x3, #0x968
  40d9fc:	add	x3, x3, #0x100
  40da00:	mov	x2, #0xffffffffffffffff    	// #-1
  40da04:	bl	40d48c <__fxstatat@plt+0xa4cc>
  40da08:	ldp	x29, x30, [sp], #16
  40da0c:	ret
  40da10:	stp	x29, x30, [sp, #-16]!
  40da14:	mov	x29, sp
  40da18:	adrp	x3, 429000 <__fxstatat@plt+0x26040>
  40da1c:	add	x3, x3, #0x968
  40da20:	add	x3, x3, #0x100
  40da24:	bl	40d48c <__fxstatat@plt+0xa4cc>
  40da28:	ldp	x29, x30, [sp], #16
  40da2c:	ret
  40da30:	stp	x29, x30, [sp, #-16]!
  40da34:	mov	x29, sp
  40da38:	mov	x1, x0
  40da3c:	mov	w0, #0x0                   	// #0
  40da40:	bl	40d9ec <__fxstatat@plt+0xaa2c>
  40da44:	ldp	x29, x30, [sp], #16
  40da48:	ret
  40da4c:	stp	x29, x30, [sp, #-16]!
  40da50:	mov	x29, sp
  40da54:	mov	x2, x1
  40da58:	mov	x1, x0
  40da5c:	mov	w0, #0x0                   	// #0
  40da60:	bl	40da10 <__fxstatat@plt+0xaa50>
  40da64:	ldp	x29, x30, [sp], #16
  40da68:	ret
  40da6c:	stp	x29, x30, [sp, #-96]!
  40da70:	mov	x29, sp
  40da74:	stp	x19, x20, [sp, #16]
  40da78:	mov	w19, w0
  40da7c:	mov	w0, w1
  40da80:	mov	x20, x2
  40da84:	add	x8, sp, #0x28
  40da88:	bl	40c3b8 <__fxstatat@plt+0x93f8>
  40da8c:	add	x3, sp, #0x28
  40da90:	mov	x2, #0xffffffffffffffff    	// #-1
  40da94:	mov	x1, x20
  40da98:	mov	w0, w19
  40da9c:	bl	40d48c <__fxstatat@plt+0xa4cc>
  40daa0:	ldp	x19, x20, [sp, #16]
  40daa4:	ldp	x29, x30, [sp], #96
  40daa8:	ret
  40daac:	stp	x29, x30, [sp, #-112]!
  40dab0:	mov	x29, sp
  40dab4:	stp	x19, x20, [sp, #16]
  40dab8:	str	x21, [sp, #32]
  40dabc:	mov	w19, w0
  40dac0:	mov	w0, w1
  40dac4:	mov	x20, x2
  40dac8:	mov	x21, x3
  40dacc:	add	x8, sp, #0x38
  40dad0:	bl	40c3b8 <__fxstatat@plt+0x93f8>
  40dad4:	add	x3, sp, #0x38
  40dad8:	mov	x2, x21
  40dadc:	mov	x1, x20
  40dae0:	mov	w0, w19
  40dae4:	bl	40d48c <__fxstatat@plt+0xa4cc>
  40dae8:	ldp	x19, x20, [sp, #16]
  40daec:	ldr	x21, [sp, #32]
  40daf0:	ldp	x29, x30, [sp], #112
  40daf4:	ret
  40daf8:	stp	x29, x30, [sp, #-16]!
  40dafc:	mov	x29, sp
  40db00:	mov	x2, x1
  40db04:	mov	w1, w0
  40db08:	mov	w0, #0x0                   	// #0
  40db0c:	bl	40da6c <__fxstatat@plt+0xaaac>
  40db10:	ldp	x29, x30, [sp], #16
  40db14:	ret
  40db18:	stp	x29, x30, [sp, #-16]!
  40db1c:	mov	x29, sp
  40db20:	mov	x3, x2
  40db24:	mov	x2, x1
  40db28:	mov	w1, w0
  40db2c:	mov	w0, #0x0                   	// #0
  40db30:	bl	40daac <__fxstatat@plt+0xaaec>
  40db34:	ldp	x29, x30, [sp], #16
  40db38:	ret
  40db3c:	stp	x29, x30, [sp, #-96]!
  40db40:	mov	x29, sp
  40db44:	stp	x19, x20, [sp, #16]
  40db48:	mov	x19, x0
  40db4c:	mov	x20, x1
  40db50:	and	w1, w2, #0xff
  40db54:	adrp	x2, 429000 <__fxstatat@plt+0x26040>
  40db58:	add	x2, x2, #0x968
  40db5c:	add	x0, x2, #0x100
  40db60:	ldp	x2, x3, [x2, #256]
  40db64:	stp	x2, x3, [sp, #40]
  40db68:	ldp	x2, x3, [x0, #16]
  40db6c:	stp	x2, x3, [sp, #56]
  40db70:	ldp	x2, x3, [x0, #32]
  40db74:	stp	x2, x3, [sp, #72]
  40db78:	ldr	x0, [x0, #48]
  40db7c:	str	x0, [sp, #88]
  40db80:	mov	w2, #0x1                   	// #1
  40db84:	add	x0, sp, #0x28
  40db88:	bl	40d6d0 <__fxstatat@plt+0xa710>
  40db8c:	add	x3, sp, #0x28
  40db90:	mov	x2, x20
  40db94:	mov	x1, x19
  40db98:	mov	w0, #0x0                   	// #0
  40db9c:	bl	40d48c <__fxstatat@plt+0xa4cc>
  40dba0:	ldp	x19, x20, [sp, #16]
  40dba4:	ldp	x29, x30, [sp], #96
  40dba8:	ret
  40dbac:	stp	x29, x30, [sp, #-16]!
  40dbb0:	mov	x29, sp
  40dbb4:	mov	w2, w1
  40dbb8:	mov	x1, #0xffffffffffffffff    	// #-1
  40dbbc:	bl	40db3c <__fxstatat@plt+0xab7c>
  40dbc0:	ldp	x29, x30, [sp], #16
  40dbc4:	ret
  40dbc8:	stp	x29, x30, [sp, #-16]!
  40dbcc:	mov	x29, sp
  40dbd0:	mov	w1, #0x3a                  	// #58
  40dbd4:	bl	40dbac <__fxstatat@plt+0xabec>
  40dbd8:	ldp	x29, x30, [sp], #16
  40dbdc:	ret
  40dbe0:	stp	x29, x30, [sp, #-16]!
  40dbe4:	mov	x29, sp
  40dbe8:	mov	w2, #0x3a                  	// #58
  40dbec:	bl	40db3c <__fxstatat@plt+0xab7c>
  40dbf0:	ldp	x29, x30, [sp], #16
  40dbf4:	ret
  40dbf8:	stp	x29, x30, [sp, #-160]!
  40dbfc:	mov	x29, sp
  40dc00:	stp	x19, x20, [sp, #16]
  40dc04:	mov	w19, w0
  40dc08:	mov	w0, w1
  40dc0c:	mov	x20, x2
  40dc10:	add	x8, sp, #0x20
  40dc14:	bl	40c3b8 <__fxstatat@plt+0x93f8>
  40dc18:	ldp	x0, x1, [sp, #32]
  40dc1c:	stp	x0, x1, [sp, #104]
  40dc20:	ldp	x0, x1, [sp, #48]
  40dc24:	stp	x0, x1, [sp, #120]
  40dc28:	ldp	x0, x1, [sp, #64]
  40dc2c:	stp	x0, x1, [sp, #136]
  40dc30:	ldr	x0, [sp, #80]
  40dc34:	str	x0, [sp, #152]
  40dc38:	mov	w2, #0x1                   	// #1
  40dc3c:	mov	w1, #0x3a                  	// #58
  40dc40:	add	x0, sp, #0x68
  40dc44:	bl	40d6d0 <__fxstatat@plt+0xa710>
  40dc48:	add	x3, sp, #0x68
  40dc4c:	mov	x2, #0xffffffffffffffff    	// #-1
  40dc50:	mov	x1, x20
  40dc54:	mov	w0, w19
  40dc58:	bl	40d48c <__fxstatat@plt+0xa4cc>
  40dc5c:	ldp	x19, x20, [sp, #16]
  40dc60:	ldp	x29, x30, [sp], #160
  40dc64:	ret
  40dc68:	stp	x29, x30, [sp, #-112]!
  40dc6c:	mov	x29, sp
  40dc70:	stp	x19, x20, [sp, #16]
  40dc74:	str	x21, [sp, #32]
  40dc78:	mov	w19, w0
  40dc7c:	mov	x20, x3
  40dc80:	mov	x21, x4
  40dc84:	adrp	x5, 429000 <__fxstatat@plt+0x26040>
  40dc88:	add	x5, x5, #0x968
  40dc8c:	add	x0, x5, #0x100
  40dc90:	ldp	x4, x5, [x5, #256]
  40dc94:	stp	x4, x5, [sp, #56]
  40dc98:	ldp	x4, x5, [x0, #16]
  40dc9c:	stp	x4, x5, [sp, #72]
  40dca0:	ldp	x4, x5, [x0, #32]
  40dca4:	stp	x4, x5, [sp, #88]
  40dca8:	ldr	x0, [x0, #48]
  40dcac:	str	x0, [sp, #104]
  40dcb0:	add	x0, sp, #0x38
  40dcb4:	bl	40d738 <__fxstatat@plt+0xa778>
  40dcb8:	add	x3, sp, #0x38
  40dcbc:	mov	x2, x21
  40dcc0:	mov	x1, x20
  40dcc4:	mov	w0, w19
  40dcc8:	bl	40d48c <__fxstatat@plt+0xa4cc>
  40dccc:	ldp	x19, x20, [sp, #16]
  40dcd0:	ldr	x21, [sp, #32]
  40dcd4:	ldp	x29, x30, [sp], #112
  40dcd8:	ret
  40dcdc:	stp	x29, x30, [sp, #-16]!
  40dce0:	mov	x29, sp
  40dce4:	mov	x4, #0xffffffffffffffff    	// #-1
  40dce8:	bl	40dc68 <__fxstatat@plt+0xaca8>
  40dcec:	ldp	x29, x30, [sp], #16
  40dcf0:	ret
  40dcf4:	stp	x29, x30, [sp, #-16]!
  40dcf8:	mov	x29, sp
  40dcfc:	mov	x3, x2
  40dd00:	mov	x2, x1
  40dd04:	mov	x1, x0
  40dd08:	mov	w0, #0x0                   	// #0
  40dd0c:	bl	40dcdc <__fxstatat@plt+0xad1c>
  40dd10:	ldp	x29, x30, [sp], #16
  40dd14:	ret
  40dd18:	stp	x29, x30, [sp, #-16]!
  40dd1c:	mov	x29, sp
  40dd20:	mov	x4, x3
  40dd24:	mov	x3, x2
  40dd28:	mov	x2, x1
  40dd2c:	mov	x1, x0
  40dd30:	mov	w0, #0x0                   	// #0
  40dd34:	bl	40dc68 <__fxstatat@plt+0xaca8>
  40dd38:	ldp	x29, x30, [sp], #16
  40dd3c:	ret
  40dd40:	stp	x29, x30, [sp, #-16]!
  40dd44:	mov	x29, sp
  40dd48:	adrp	x3, 429000 <__fxstatat@plt+0x26040>
  40dd4c:	add	x3, x3, #0x428
  40dd50:	add	x3, x3, #0x20
  40dd54:	bl	40d48c <__fxstatat@plt+0xa4cc>
  40dd58:	ldp	x29, x30, [sp], #16
  40dd5c:	ret
  40dd60:	stp	x29, x30, [sp, #-16]!
  40dd64:	mov	x29, sp
  40dd68:	mov	x2, x1
  40dd6c:	mov	x1, x0
  40dd70:	mov	w0, #0x0                   	// #0
  40dd74:	bl	40dd40 <__fxstatat@plt+0xad80>
  40dd78:	ldp	x29, x30, [sp], #16
  40dd7c:	ret
  40dd80:	stp	x29, x30, [sp, #-16]!
  40dd84:	mov	x29, sp
  40dd88:	mov	x2, #0xffffffffffffffff    	// #-1
  40dd8c:	bl	40dd40 <__fxstatat@plt+0xad80>
  40dd90:	ldp	x29, x30, [sp], #16
  40dd94:	ret
  40dd98:	stp	x29, x30, [sp, #-16]!
  40dd9c:	mov	x29, sp
  40dda0:	mov	x1, x0
  40dda4:	mov	w0, #0x0                   	// #0
  40dda8:	bl	40dd80 <__fxstatat@plt+0xadc0>
  40ddac:	ldp	x29, x30, [sp], #16
  40ddb0:	ret
  40ddb4:	stp	x29, x30, [sp, #-336]!
  40ddb8:	mov	x29, sp
  40ddbc:	stp	x19, x20, [sp, #16]
  40ddc0:	stp	x23, x24, [sp, #48]
  40ddc4:	stp	x25, x26, [sp, #64]
  40ddc8:	mov	w25, w0
  40ddcc:	mov	x23, x1
  40ddd0:	mov	w24, w2
  40ddd4:	mov	x26, x3
  40ddd8:	mov	w20, w4
  40dddc:	bl	402cf0 <renameat2@plt>
  40dde0:	mov	w19, w0
  40dde4:	tbz	w0, #31, 40dff0 <__fxstatat@plt+0xb030>
  40dde8:	stp	x21, x22, [sp, #32]
  40ddec:	bl	402f10 <__errno_location@plt>
  40ddf0:	mov	x21, x0
  40ddf4:	ldr	w0, [x0]
  40ddf8:	sub	w1, w0, #0x16
  40ddfc:	tst	w1, #0xffffffef
  40de00:	cset	w22, ne  // ne = any
  40de04:	cmp	w0, #0x5f
  40de08:	csel	w22, w22, wzr, ne  // ne = any
  40de0c:	cbnz	w22, 40dfec <__fxstatat@plt+0xb02c>
  40de10:	cbz	w20, 40de54 <__fxstatat@plt+0xae94>
  40de14:	tst	w20, #0xfffffffe
  40de18:	b.ne	40dee8 <__fxstatat@plt+0xaf28>  // b.any
  40de1c:	mov	w4, #0x100                 	// #256
  40de20:	add	x3, sp, #0xd0
  40de24:	mov	x2, x26
  40de28:	mov	w1, w24
  40de2c:	mov	w0, #0x0                   	// #0
  40de30:	bl	402fc0 <__fxstatat@plt>
  40de34:	cbz	w0, 40defc <__fxstatat@plt+0xaf3c>
  40de38:	ldr	w0, [x21]
  40de3c:	cmp	w0, #0x4b
  40de40:	b.eq	40defc <__fxstatat@plt+0xaf3c>  // b.none
  40de44:	mov	w19, #0xffffffff            	// #-1
  40de48:	cmp	w0, #0x2
  40de4c:	b.ne	40e008 <__fxstatat@plt+0xb048>  // b.any
  40de50:	mov	w22, #0x1                   	// #1
  40de54:	mov	x0, x23
  40de58:	bl	402820 <strlen@plt>
  40de5c:	mov	x19, x0
  40de60:	mov	x0, x26
  40de64:	bl	402820 <strlen@plt>
  40de68:	cmp	x19, #0x0
  40de6c:	ccmp	x0, #0x0, #0x4, ne  // ne = any
  40de70:	b.eq	40df10 <__fxstatat@plt+0xaf50>  // b.none
  40de74:	add	x19, x23, x19
  40de78:	ldurb	w2, [x19, #-1]
  40de7c:	add	x0, x26, x0
  40de80:	ldurb	w1, [x0, #-1]
  40de84:	cmp	w2, #0x2f
  40de88:	mov	w0, #0x2f                  	// #47
  40de8c:	ccmp	w1, w0, #0x4, ne  // ne = any
  40de90:	b.ne	40df30 <__fxstatat@plt+0xaf70>  // b.any
  40de94:	mov	w4, #0x100                 	// #256
  40de98:	add	x3, sp, #0x50
  40de9c:	mov	x2, x23
  40dea0:	mov	w1, w25
  40dea4:	mov	w0, #0x0                   	// #0
  40dea8:	bl	402fc0 <__fxstatat@plt>
  40deac:	mov	w19, #0xffffffff            	// #-1
  40deb0:	cbnz	w0, 40e010 <__fxstatat@plt+0xb050>
  40deb4:	cbz	w22, 40df60 <__fxstatat@plt+0xafa0>
  40deb8:	ldr	w0, [sp, #96]
  40debc:	and	w0, w0, #0xf000
  40dec0:	cmp	w0, #0x4, lsl #12
  40dec4:	b.ne	40df50 <__fxstatat@plt+0xaf90>  // b.any
  40dec8:	mov	x3, x26
  40decc:	mov	w2, w24
  40ded0:	mov	x1, x23
  40ded4:	mov	w0, w25
  40ded8:	bl	402d30 <renameat@plt>
  40dedc:	mov	w19, w0
  40dee0:	ldp	x21, x22, [sp, #32]
  40dee4:	b	40dff0 <__fxstatat@plt+0xb030>
  40dee8:	mov	w0, #0x5f                  	// #95
  40deec:	str	w0, [x21]
  40def0:	mov	w19, #0xffffffff            	// #-1
  40def4:	ldp	x21, x22, [sp, #32]
  40def8:	b	40dff0 <__fxstatat@plt+0xb030>
  40defc:	mov	w0, #0x11                  	// #17
  40df00:	str	w0, [x21]
  40df04:	mov	w19, #0xffffffff            	// #-1
  40df08:	ldp	x21, x22, [sp, #32]
  40df0c:	b	40dff0 <__fxstatat@plt+0xb030>
  40df10:	mov	x3, x26
  40df14:	mov	w2, w24
  40df18:	mov	x1, x23
  40df1c:	mov	w0, w25
  40df20:	bl	402d30 <renameat@plt>
  40df24:	mov	w19, w0
  40df28:	ldp	x21, x22, [sp, #32]
  40df2c:	b	40dff0 <__fxstatat@plt+0xb030>
  40df30:	mov	x3, x26
  40df34:	mov	w2, w24
  40df38:	mov	x1, x23
  40df3c:	mov	w0, w25
  40df40:	bl	402d30 <renameat@plt>
  40df44:	mov	w19, w0
  40df48:	ldp	x21, x22, [sp, #32]
  40df4c:	b	40dff0 <__fxstatat@plt+0xb030>
  40df50:	mov	w0, #0x2                   	// #2
  40df54:	str	w0, [x21]
  40df58:	ldp	x21, x22, [sp, #32]
  40df5c:	b	40dff0 <__fxstatat@plt+0xb030>
  40df60:	mov	w4, #0x100                 	// #256
  40df64:	add	x3, sp, #0xd0
  40df68:	mov	x2, x26
  40df6c:	mov	w1, w24
  40df70:	mov	w0, #0x0                   	// #0
  40df74:	bl	402fc0 <__fxstatat@plt>
  40df78:	cbz	w0, 40dfa4 <__fxstatat@plt+0xafe4>
  40df7c:	ldr	w0, [x21]
  40df80:	mov	w19, #0xffffffff            	// #-1
  40df84:	cmp	w0, #0x2
  40df88:	b.ne	40e018 <__fxstatat@plt+0xb058>  // b.any
  40df8c:	ldr	w0, [sp, #96]
  40df90:	and	w0, w0, #0xf000
  40df94:	cmp	w0, #0x4, lsl #12
  40df98:	b.eq	40dec8 <__fxstatat@plt+0xaf08>  // b.none
  40df9c:	ldp	x21, x22, [sp, #32]
  40dfa0:	b	40dff0 <__fxstatat@plt+0xb030>
  40dfa4:	ldr	w0, [sp, #224]
  40dfa8:	and	w0, w0, #0xf000
  40dfac:	cmp	w0, #0x4, lsl #12
  40dfb0:	b.ne	40dfd8 <__fxstatat@plt+0xb018>  // b.any
  40dfb4:	ldr	w0, [sp, #96]
  40dfb8:	and	w0, w0, #0xf000
  40dfbc:	cmp	w0, #0x4, lsl #12
  40dfc0:	b.eq	40dec8 <__fxstatat@plt+0xaf08>  // b.none
  40dfc4:	mov	w0, #0x15                  	// #21
  40dfc8:	str	w0, [x21]
  40dfcc:	mov	w19, #0xffffffff            	// #-1
  40dfd0:	ldp	x21, x22, [sp, #32]
  40dfd4:	b	40dff0 <__fxstatat@plt+0xb030>
  40dfd8:	mov	w0, #0x14                  	// #20
  40dfdc:	str	w0, [x21]
  40dfe0:	mov	w19, #0xffffffff            	// #-1
  40dfe4:	ldp	x21, x22, [sp, #32]
  40dfe8:	b	40dff0 <__fxstatat@plt+0xb030>
  40dfec:	ldp	x21, x22, [sp, #32]
  40dff0:	mov	w0, w19
  40dff4:	ldp	x19, x20, [sp, #16]
  40dff8:	ldp	x23, x24, [sp, #48]
  40dffc:	ldp	x25, x26, [sp, #64]
  40e000:	ldp	x29, x30, [sp], #336
  40e004:	ret
  40e008:	ldp	x21, x22, [sp, #32]
  40e00c:	b	40dff0 <__fxstatat@plt+0xb030>
  40e010:	ldp	x21, x22, [sp, #32]
  40e014:	b	40dff0 <__fxstatat@plt+0xb030>
  40e018:	ldp	x21, x22, [sp, #32]
  40e01c:	b	40dff0 <__fxstatat@plt+0xb030>
  40e020:	stp	x29, x30, [sp, #-64]!
  40e024:	mov	x29, sp
  40e028:	stp	x19, x20, [sp, #16]
  40e02c:	stp	x21, x22, [sp, #32]
  40e030:	str	x23, [sp, #48]
  40e034:	mov	w23, w0
  40e038:	mov	x22, x1
  40e03c:	mov	x20, x2
  40e040:	mov	x21, #0x7ff00000            	// #2146435072
  40e044:	b	40e04c <__fxstatat@plt+0xb08c>
  40e048:	mov	x20, x21
  40e04c:	mov	x2, x20
  40e050:	mov	x1, x22
  40e054:	mov	w0, w23
  40e058:	bl	402bb0 <write@plt>
  40e05c:	mov	x19, x0
  40e060:	tbz	x0, #63, 40e084 <__fxstatat@plt+0xb0c4>
  40e064:	bl	402f10 <__errno_location@plt>
  40e068:	ldr	w2, [x0]
  40e06c:	cmp	w2, #0x4
  40e070:	b.eq	40e04c <__fxstatat@plt+0xb08c>  // b.none
  40e074:	cmp	x20, x21
  40e078:	ccmp	w2, #0x16, #0x0, hi  // hi = pmore
  40e07c:	b.eq	40e048 <__fxstatat@plt+0xb088>  // b.none
  40e080:	mov	x0, x19
  40e084:	ldp	x19, x20, [sp, #16]
  40e088:	ldp	x21, x22, [sp, #32]
  40e08c:	ldr	x23, [sp, #48]
  40e090:	ldp	x29, x30, [sp], #64
  40e094:	ret
  40e098:	stp	x29, x30, [sp, #-336]!
  40e09c:	mov	x29, sp
  40e0a0:	stp	x19, x20, [sp, #16]
  40e0a4:	stp	x21, x22, [sp, #32]
  40e0a8:	stp	x23, x24, [sp, #48]
  40e0ac:	str	x25, [sp, #64]
  40e0b0:	mov	w25, w0
  40e0b4:	mov	x22, x1
  40e0b8:	mov	w24, w2
  40e0bc:	mov	x21, x3
  40e0c0:	mov	x0, x1
  40e0c4:	bl	40ac70 <__fxstatat@plt+0x7cb0>
  40e0c8:	mov	x19, x0
  40e0cc:	mov	x0, x21
  40e0d0:	bl	40ac70 <__fxstatat@plt+0x7cb0>
  40e0d4:	mov	x20, x0
  40e0d8:	mov	x0, x19
  40e0dc:	bl	40accc <__fxstatat@plt+0x7d0c>
  40e0e0:	mov	x23, x0
  40e0e4:	mov	x0, x20
  40e0e8:	bl	40accc <__fxstatat@plt+0x7d0c>
  40e0ec:	cmp	x23, x0
  40e0f0:	b.eq	40e114 <__fxstatat@plt+0xb154>  // b.none
  40e0f4:	mov	w19, #0x0                   	// #0
  40e0f8:	mov	w0, w19
  40e0fc:	ldp	x19, x20, [sp, #16]
  40e100:	ldp	x21, x22, [sp, #32]
  40e104:	ldp	x23, x24, [sp, #48]
  40e108:	ldr	x25, [sp, #64]
  40e10c:	ldp	x29, x30, [sp], #336
  40e110:	ret
  40e114:	mov	x2, x0
  40e118:	mov	x1, x20
  40e11c:	mov	x0, x19
  40e120:	bl	402c30 <memcmp@plt>
  40e124:	mov	w19, w0
  40e128:	cbz	w0, 40e188 <__fxstatat@plt+0xb1c8>
  40e12c:	mov	w19, #0x0                   	// #0
  40e130:	b	40e0f8 <__fxstatat@plt+0xb138>
  40e134:	bl	402f10 <__errno_location@plt>
  40e138:	mov	x3, x20
  40e13c:	adrp	x2, 414000 <__fxstatat@plt+0x11040>
  40e140:	add	x2, x2, #0xf8
  40e144:	ldr	w1, [x0]
  40e148:	mov	w0, #0x1                   	// #1
  40e14c:	bl	402850 <error@plt>
  40e150:	b	40e1b0 <__fxstatat@plt+0xb1f0>
  40e154:	bl	402f10 <__errno_location@plt>
  40e158:	mov	x3, x20
  40e15c:	adrp	x2, 414000 <__fxstatat@plt+0x11040>
  40e160:	add	x2, x2, #0xf8
  40e164:	ldr	w1, [x0]
  40e168:	mov	w0, #0x1                   	// #1
  40e16c:	bl	402850 <error@plt>
  40e170:	b	40e1e0 <__fxstatat@plt+0xb220>
  40e174:	ldr	x1, [sp, #80]
  40e178:	ldr	x0, [sp, #208]
  40e17c:	cmp	x1, x0
  40e180:	cset	w19, eq  // eq = none
  40e184:	b	40e1f0 <__fxstatat@plt+0xb230>
  40e188:	mov	x0, x22
  40e18c:	bl	40ab9c <__fxstatat@plt+0x7bdc>
  40e190:	mov	x20, x0
  40e194:	mov	w4, #0x100                 	// #256
  40e198:	add	x3, sp, #0x50
  40e19c:	mov	x2, x0
  40e1a0:	mov	w1, w25
  40e1a4:	mov	w0, #0x0                   	// #0
  40e1a8:	bl	402fc0 <__fxstatat@plt>
  40e1ac:	cbnz	w0, 40e134 <__fxstatat@plt+0xb174>
  40e1b0:	mov	x0, x20
  40e1b4:	bl	402ce0 <free@plt>
  40e1b8:	mov	x0, x21
  40e1bc:	bl	40ab9c <__fxstatat@plt+0x7bdc>
  40e1c0:	mov	x20, x0
  40e1c4:	mov	w4, #0x100                 	// #256
  40e1c8:	add	x3, sp, #0xd0
  40e1cc:	mov	x2, x0
  40e1d0:	mov	w1, w24
  40e1d4:	mov	w0, #0x0                   	// #0
  40e1d8:	bl	402fc0 <__fxstatat@plt>
  40e1dc:	cbnz	w0, 40e154 <__fxstatat@plt+0xb194>
  40e1e0:	ldr	x1, [sp, #88]
  40e1e4:	ldr	x0, [sp, #216]
  40e1e8:	cmp	x1, x0
  40e1ec:	b.eq	40e174 <__fxstatat@plt+0xb1b4>  // b.none
  40e1f0:	and	w19, w19, #0x1
  40e1f4:	mov	x0, x20
  40e1f8:	bl	402ce0 <free@plt>
  40e1fc:	b	40e0f8 <__fxstatat@plt+0xb138>
  40e200:	stp	x29, x30, [sp, #-16]!
  40e204:	mov	x29, sp
  40e208:	mov	x3, x1
  40e20c:	mov	w2, #0xffffff9c            	// #-100
  40e210:	mov	x1, x0
  40e214:	mov	w0, w2
  40e218:	bl	40e098 <__fxstatat@plt+0xb0d8>
  40e21c:	ldp	x29, x30, [sp], #16
  40e220:	ret
  40e224:	ldr	x2, [x0, #8]
  40e228:	ldr	x0, [x1, #8]
  40e22c:	cmp	x2, x0
  40e230:	b.cc	40e240 <__fxstatat@plt+0xb280>  // b.lo, b.ul, b.last
  40e234:	cmp	x2, x0
  40e238:	cset	w0, hi  // hi = pmore
  40e23c:	ret
  40e240:	mov	w0, #0xffffffff            	// #-1
  40e244:	b	40e23c <__fxstatat@plt+0xb27c>
  40e248:	stp	x29, x30, [sp, #-16]!
  40e24c:	mov	x29, sp
  40e250:	ldr	x1, [x1]
  40e254:	ldr	x0, [x0]
  40e258:	bl	402c70 <strcmp@plt>
  40e25c:	ldp	x29, x30, [sp], #16
  40e260:	ret
  40e264:	stp	x29, x30, [sp, #-128]!
  40e268:	mov	x29, sp
  40e26c:	stp	x21, x22, [sp, #32]
  40e270:	stp	x23, x24, [sp, #48]
  40e274:	stp	x27, x28, [sp, #80]
  40e278:	mov	x21, x0
  40e27c:	adrp	x0, 414000 <__fxstatat@plt+0x11040>
  40e280:	add	x0, x0, #0xe88
  40e284:	ldr	x28, [x0, w1, uxtw #3]
  40e288:	cbz	x21, 40e538 <__fxstatat@plt+0xb578>
  40e28c:	stp	x19, x20, [sp, #16]
  40e290:	stp	x25, x26, [sp, #64]
  40e294:	bl	402f10 <__errno_location@plt>
  40e298:	mov	x22, x0
  40e29c:	mov	x23, #0x0                   	// #0
  40e2a0:	mov	x25, #0x0                   	// #0
  40e2a4:	str	xzr, [sp, #104]
  40e2a8:	mov	x26, #0x0                   	// #0
  40e2ac:	str	xzr, [sp, #96]
  40e2b0:	mov	x24, #0x0                   	// #0
  40e2b4:	b	40e2c0 <__fxstatat@plt+0xb300>
  40e2b8:	ldrb	w0, [x20, x0]
  40e2bc:	cbnz	w0, 40e2fc <__fxstatat@plt+0xb33c>
  40e2c0:	str	wzr, [x22]
  40e2c4:	mov	x0, x21
  40e2c8:	bl	402b00 <readdir@plt>
  40e2cc:	mov	x19, x0
  40e2d0:	cbz	x0, 40e44c <__fxstatat@plt+0xb48c>
  40e2d4:	add	x20, x0, #0x13
  40e2d8:	ldrb	w1, [x0, #19]
  40e2dc:	mov	x0, #0x0                   	// #0
  40e2e0:	cmp	w1, #0x2e
  40e2e4:	b.ne	40e2b8 <__fxstatat@plt+0xb2f8>  // b.any
  40e2e8:	ldrb	w0, [x19, #20]
  40e2ec:	cmp	w0, #0x2e
  40e2f0:	cset	x0, eq  // eq = none
  40e2f4:	add	x0, x0, #0x1
  40e2f8:	b	40e2b8 <__fxstatat@plt+0xb2f8>
  40e2fc:	mov	x0, x20
  40e300:	bl	402820 <strlen@plt>
  40e304:	add	x27, x0, #0x1
  40e308:	cbz	x28, 40e3c0 <__fxstatat@plt+0xb400>
  40e30c:	ldr	x0, [sp, #104]
  40e310:	cmp	x0, x25
  40e314:	b.eq	40e350 <__fxstatat@plt+0xb390>  // b.none
  40e318:	lsl	x0, x25, #4
  40e31c:	str	x0, [sp, #120]
  40e320:	add	x2, x26, x0
  40e324:	str	x2, [sp, #112]
  40e328:	mov	x0, x20
  40e32c:	bl	40ff98 <__fxstatat@plt+0xcfd8>
  40e330:	ldr	x1, [sp, #120]
  40e334:	str	x0, [x26, x1]
  40e338:	ldr	x0, [x19]
  40e33c:	ldr	x2, [sp, #112]
  40e340:	str	x0, [x2, #8]
  40e344:	add	x25, x25, #0x1
  40e348:	add	x23, x23, x27
  40e34c:	b	40e2c0 <__fxstatat@plt+0xb300>
  40e350:	cbz	x26, 40e390 <__fxstatat@plt+0xb3d0>
  40e354:	ldr	x0, [sp, #104]
  40e358:	mov	x1, #0x5555555555555555    	// #6148914691236517205
  40e35c:	movk	x1, #0x555, lsl #48
  40e360:	cmp	x0, x1
  40e364:	b.cs	40e3b0 <__fxstatat@plt+0xb3f0>  // b.hs, b.nlast
  40e368:	ldr	x1, [sp, #104]
  40e36c:	add	x0, x1, #0x1
  40e370:	add	x0, x0, x1, lsr #1
  40e374:	str	x0, [sp, #104]
  40e378:	ldr	x0, [sp, #104]
  40e37c:	lsl	x1, x0, #4
  40e380:	mov	x0, x26
  40e384:	bl	40fdb4 <__fxstatat@plt+0xcdf4>
  40e388:	mov	x26, x0
  40e38c:	b	40e318 <__fxstatat@plt+0xb358>
  40e390:	mov	x1, x0
  40e394:	cbz	x0, 40e3b4 <__fxstatat@plt+0xb3f4>
  40e398:	cmp	xzr, x0, lsr #60
  40e39c:	cset	x0, ne  // ne = any
  40e3a0:	tst	x1, #0x800000000000000
  40e3a4:	csinc	w0, w0, wzr, eq  // eq = none
  40e3a8:	cbz	w0, 40e378 <__fxstatat@plt+0xb3b8>
  40e3ac:	bl	40ffc4 <__fxstatat@plt+0xd004>
  40e3b0:	bl	40ffc4 <__fxstatat@plt+0xd004>
  40e3b4:	mov	x0, #0x8                   	// #8
  40e3b8:	str	x0, [sp, #104]
  40e3bc:	b	40e378 <__fxstatat@plt+0xb3b8>
  40e3c0:	ldr	x0, [sp, #96]
  40e3c4:	sub	x0, x0, x23
  40e3c8:	cmp	x0, x27
  40e3cc:	b.hi	40e414 <__fxstatat@plt+0xb454>  // b.pmore
  40e3d0:	adds	x0, x27, x23
  40e3d4:	str	x0, [sp, #96]
  40e3d8:	b.cs	40e428 <__fxstatat@plt+0xb468>  // b.hs, b.nlast
  40e3dc:	cbz	x24, 40e42c <__fxstatat@plt+0xb46c>
  40e3e0:	ldr	x0, [sp, #96]
  40e3e4:	mov	x1, #0x5555555555555555    	// #6148914691236517205
  40e3e8:	movk	x1, #0x5553
  40e3ec:	cmp	x0, x1
  40e3f0:	b.hi	40e43c <__fxstatat@plt+0xb47c>  // b.pmore
  40e3f4:	ldr	x1, [sp, #96]
  40e3f8:	add	x0, x1, #0x1
  40e3fc:	add	x0, x0, x1, lsr #1
  40e400:	str	x0, [sp, #96]
  40e404:	ldr	x1, [sp, #96]
  40e408:	mov	x0, x24
  40e40c:	bl	40fdb4 <__fxstatat@plt+0xcdf4>
  40e410:	mov	x24, x0
  40e414:	mov	x2, x27
  40e418:	mov	x1, x20
  40e41c:	add	x0, x24, x23
  40e420:	bl	402800 <memcpy@plt>
  40e424:	b	40e348 <__fxstatat@plt+0xb388>
  40e428:	bl	40ffc4 <__fxstatat@plt+0xd004>
  40e42c:	ldr	x0, [sp, #96]
  40e430:	cbz	x0, 40e440 <__fxstatat@plt+0xb480>
  40e434:	tbz	x0, #63, 40e404 <__fxstatat@plt+0xb444>
  40e438:	bl	40ffc4 <__fxstatat@plt+0xd004>
  40e43c:	bl	40ffc4 <__fxstatat@plt+0xd004>
  40e440:	mov	x0, #0x80                  	// #128
  40e444:	str	x0, [sp, #96]
  40e448:	b	40e404 <__fxstatat@plt+0xb444>
  40e44c:	ldr	w20, [x22]
  40e450:	cbnz	w20, 40e470 <__fxstatat@plt+0xb4b0>
  40e454:	cbz	x28, 40e518 <__fxstatat@plt+0xb558>
  40e458:	cbnz	x25, 40e494 <__fxstatat@plt+0xb4d4>
  40e45c:	add	x0, x23, #0x1
  40e460:	bl	40fd38 <__fxstatat@plt+0xcd78>
  40e464:	mov	x24, x0
  40e468:	mov	x23, x25
  40e46c:	b	40e4ec <__fxstatat@plt+0xb52c>
  40e470:	mov	x0, x26
  40e474:	bl	402ce0 <free@plt>
  40e478:	mov	x0, x24
  40e47c:	bl	402ce0 <free@plt>
  40e480:	str	w20, [x22]
  40e484:	mov	x24, x19
  40e488:	ldp	x19, x20, [sp, #16]
  40e48c:	ldp	x25, x26, [sp, #64]
  40e490:	b	40e500 <__fxstatat@plt+0xb540>
  40e494:	mov	x3, x28
  40e498:	mov	x2, #0x10                  	// #16
  40e49c:	mov	x1, x25
  40e4a0:	mov	x0, x26
  40e4a4:	bl	402910 <qsort@plt>
  40e4a8:	add	x0, x23, #0x1
  40e4ac:	bl	40fd38 <__fxstatat@plt+0xcd78>
  40e4b0:	mov	x24, x0
  40e4b4:	mov	x19, x26
  40e4b8:	add	x25, x26, x25, lsl #4
  40e4bc:	mov	x23, #0x0                   	// #0
  40e4c0:	add	x20, x24, x23
  40e4c4:	ldr	x1, [x19]
  40e4c8:	mov	x0, x20
  40e4cc:	bl	402980 <stpcpy@plt>
  40e4d0:	sub	x0, x0, x20
  40e4d4:	add	x0, x0, #0x1
  40e4d8:	add	x23, x23, x0
  40e4dc:	ldr	x0, [x19], #16
  40e4e0:	bl	402ce0 <free@plt>
  40e4e4:	cmp	x19, x25
  40e4e8:	b.ne	40e4c0 <__fxstatat@plt+0xb500>  // b.any
  40e4ec:	mov	x0, x26
  40e4f0:	bl	402ce0 <free@plt>
  40e4f4:	strb	wzr, [x24, x23]
  40e4f8:	ldp	x19, x20, [sp, #16]
  40e4fc:	ldp	x25, x26, [sp, #64]
  40e500:	mov	x0, x24
  40e504:	ldp	x21, x22, [sp, #32]
  40e508:	ldp	x23, x24, [sp, #48]
  40e50c:	ldp	x27, x28, [sp, #80]
  40e510:	ldp	x29, x30, [sp], #128
  40e514:	ret
  40e518:	ldr	x0, [sp, #96]
  40e51c:	cmp	x0, x23
  40e520:	b.ne	40e4f4 <__fxstatat@plt+0xb534>  // b.any
  40e524:	add	x1, x23, #0x1
  40e528:	mov	x0, x24
  40e52c:	bl	40fdb4 <__fxstatat@plt+0xcdf4>
  40e530:	mov	x24, x0
  40e534:	b	40e4f4 <__fxstatat@plt+0xb534>
  40e538:	mov	x24, x21
  40e53c:	b	40e500 <__fxstatat@plt+0xb540>
  40e540:	stp	x29, x30, [sp, #-48]!
  40e544:	mov	x29, sp
  40e548:	stp	x19, x20, [sp, #16]
  40e54c:	mov	w20, w1
  40e550:	bl	4109f4 <__fxstatat@plt+0xda34>
  40e554:	mov	x19, x0
  40e558:	cbz	x0, 40e5ac <__fxstatat@plt+0xb5ec>
  40e55c:	mov	w1, w20
  40e560:	bl	40e264 <__fxstatat@plt+0xb2a4>
  40e564:	mov	x20, x0
  40e568:	mov	x0, x19
  40e56c:	bl	402b60 <closedir@plt>
  40e570:	cbnz	w0, 40e584 <__fxstatat@plt+0xb5c4>
  40e574:	mov	x0, x20
  40e578:	ldp	x19, x20, [sp, #16]
  40e57c:	ldp	x29, x30, [sp], #48
  40e580:	ret
  40e584:	str	x21, [sp, #32]
  40e588:	bl	402f10 <__errno_location@plt>
  40e58c:	mov	x19, x0
  40e590:	ldr	w21, [x0]
  40e594:	mov	x0, x20
  40e598:	bl	402ce0 <free@plt>
  40e59c:	str	w21, [x19]
  40e5a0:	mov	x20, #0x0                   	// #0
  40e5a4:	ldr	x21, [sp, #32]
  40e5a8:	b	40e574 <__fxstatat@plt+0xb5b4>
  40e5ac:	mov	x20, x0
  40e5b0:	b	40e574 <__fxstatat@plt+0xb5b4>
  40e5b4:	stp	x29, x30, [sp, #-144]!
  40e5b8:	mov	x29, sp
  40e5bc:	add	x2, sp, #0x10
  40e5c0:	mov	x1, x0
  40e5c4:	mov	w0, #0x0                   	// #0
  40e5c8:	bl	402e30 <__lxstat@plt>
  40e5cc:	cbz	w0, 40e5e0 <__fxstatat@plt+0xb620>
  40e5d0:	bl	402f10 <__errno_location@plt>
  40e5d4:	ldr	w0, [x0]
  40e5d8:	cmp	w0, #0x4b
  40e5dc:	b.ne	40e5ec <__fxstatat@plt+0xb62c>  // b.any
  40e5e0:	bl	402f10 <__errno_location@plt>
  40e5e4:	mov	w1, #0x11                  	// #17
  40e5e8:	str	w1, [x0]
  40e5ec:	bl	402f10 <__errno_location@plt>
  40e5f0:	ldr	w0, [x0]
  40e5f4:	cmp	w0, #0x2
  40e5f8:	csetm	w0, ne  // ne = any
  40e5fc:	ldp	x29, x30, [sp], #144
  40e600:	ret
  40e604:	stp	x29, x30, [sp, #-16]!
  40e608:	mov	x29, sp
  40e60c:	mov	w1, #0x1c0                 	// #448
  40e610:	bl	402f70 <mkdir@plt>
  40e614:	ldp	x29, x30, [sp], #16
  40e618:	ret
  40e61c:	stp	x29, x30, [sp, #-16]!
  40e620:	mov	x29, sp
  40e624:	ldr	w1, [x1]
  40e628:	mov	w2, #0xffffff3c            	// #-196
  40e62c:	and	w1, w1, w2
  40e630:	mov	w2, #0x180                 	// #384
  40e634:	mov	w3, #0xc2                  	// #194
  40e638:	orr	w1, w1, w3
  40e63c:	bl	402a20 <open@plt>
  40e640:	ldp	x29, x30, [sp], #16
  40e644:	ret
  40e648:	stp	x29, x30, [sp, #-128]!
  40e64c:	mov	x29, sp
  40e650:	stp	x19, x20, [sp, #16]
  40e654:	stp	x25, x26, [sp, #64]
  40e658:	stp	x27, x28, [sp, #80]
  40e65c:	mov	x26, x0
  40e660:	mov	w20, w1
  40e664:	str	x2, [sp, #112]
  40e668:	mov	x28, x3
  40e66c:	mov	x25, x4
  40e670:	bl	402f10 <__errno_location@plt>
  40e674:	mov	x27, x0
  40e678:	ldr	w0, [x0]
  40e67c:	str	w0, [sp, #124]
  40e680:	mov	x0, x26
  40e684:	bl	402820 <strlen@plt>
  40e688:	add	x1, x25, w20, sxtw
  40e68c:	cmp	x1, x0
  40e690:	b.hi	40e6f0 <__fxstatat@plt+0xb730>  // b.pmore
  40e694:	sub	x19, x0, x1
  40e698:	add	x0, x26, x19
  40e69c:	str	x0, [sp, #104]
  40e6a0:	adrp	x1, 414000 <__fxstatat@plt+0x11040>
  40e6a4:	add	x1, x1, #0xea0
  40e6a8:	bl	402d60 <strspn@plt>
  40e6ac:	cmp	x25, x0
  40e6b0:	b.hi	40e6f0 <__fxstatat@plt+0xb730>  // b.pmore
  40e6b4:	mov	x1, x25
  40e6b8:	mov	x0, #0x0                   	// #0
  40e6bc:	bl	410c10 <__fxstatat@plt+0xdc50>
  40e6c0:	mov	x20, x0
  40e6c4:	cbz	x0, 40e7b0 <__fxstatat@plt+0xb7f0>
  40e6c8:	stp	x21, x22, [sp, #32]
  40e6cc:	stp	x23, x24, [sp, #48]
  40e6d0:	mov	w24, #0xa2f8                	// #41720
  40e6d4:	movk	w24, #0x3, lsl #16
  40e6d8:	add	x22, x26, x25
  40e6dc:	add	x22, x22, x19
  40e6e0:	mov	x23, #0x3d                  	// #61
  40e6e4:	adrp	x21, 414000 <__fxstatat@plt+0x11040>
  40e6e8:	add	x21, x21, #0xee0
  40e6ec:	b	40e744 <__fxstatat@plt+0xb784>
  40e6f0:	mov	w0, #0x16                  	// #22
  40e6f4:	str	w0, [x27]
  40e6f8:	mov	w19, #0xffffffff            	// #-1
  40e6fc:	b	40e770 <__fxstatat@plt+0xb7b0>
  40e700:	mov	x1, x23
  40e704:	mov	x0, x20
  40e708:	bl	410c34 <__fxstatat@plt+0xdc74>
  40e70c:	ldrb	w0, [x21, x0]
  40e710:	strb	w0, [x19], #1
  40e714:	cmp	x19, x22
  40e718:	b.ne	40e700 <__fxstatat@plt+0xb740>  // b.any
  40e71c:	ldr	x1, [sp, #112]
  40e720:	mov	x0, x26
  40e724:	blr	x28
  40e728:	mov	w19, w0
  40e72c:	tbz	w0, #31, 40e750 <__fxstatat@plt+0xb790>
  40e730:	ldr	w0, [x27]
  40e734:	cmp	w0, #0x11
  40e738:	b.ne	40e7a8 <__fxstatat@plt+0xb7e8>  // b.any
  40e73c:	subs	w24, w24, #0x1
  40e740:	b.eq	40e788 <__fxstatat@plt+0xb7c8>  // b.none
  40e744:	ldr	x19, [sp, #104]
  40e748:	cbnz	x25, 40e700 <__fxstatat@plt+0xb740>
  40e74c:	b	40e71c <__fxstatat@plt+0xb75c>
  40e750:	ldr	w0, [sp, #124]
  40e754:	str	w0, [x27]
  40e758:	ldr	w21, [x27]
  40e75c:	mov	x0, x20
  40e760:	bl	410d4c <__fxstatat@plt+0xdd8c>
  40e764:	str	w21, [x27]
  40e768:	ldp	x21, x22, [sp, #32]
  40e76c:	ldp	x23, x24, [sp, #48]
  40e770:	mov	w0, w19
  40e774:	ldp	x19, x20, [sp, #16]
  40e778:	ldp	x25, x26, [sp, #64]
  40e77c:	ldp	x27, x28, [sp, #80]
  40e780:	ldp	x29, x30, [sp], #128
  40e784:	ret
  40e788:	mov	x0, x20
  40e78c:	bl	410d4c <__fxstatat@plt+0xdd8c>
  40e790:	mov	w0, #0x11                  	// #17
  40e794:	str	w0, [x27]
  40e798:	mov	w19, #0xffffffff            	// #-1
  40e79c:	ldp	x21, x22, [sp, #32]
  40e7a0:	ldp	x23, x24, [sp, #48]
  40e7a4:	b	40e770 <__fxstatat@plt+0xb7b0>
  40e7a8:	mov	w19, #0xffffffff            	// #-1
  40e7ac:	b	40e758 <__fxstatat@plt+0xb798>
  40e7b0:	mov	w19, #0xffffffff            	// #-1
  40e7b4:	b	40e770 <__fxstatat@plt+0xb7b0>
  40e7b8:	stp	x29, x30, [sp, #-32]!
  40e7bc:	mov	x29, sp
  40e7c0:	str	w2, [sp, #28]
  40e7c4:	cmp	w3, #0x1
  40e7c8:	b.eq	40e7fc <__fxstatat@plt+0xb83c>  // b.none
  40e7cc:	cmp	w3, #0x2
  40e7d0:	b.eq	40e808 <__fxstatat@plt+0xb848>  // b.none
  40e7d4:	cbz	w3, 40e820 <__fxstatat@plt+0xb860>
  40e7d8:	adrp	x3, 414000 <__fxstatat@plt+0x11040>
  40e7dc:	add	x3, x3, #0xee0
  40e7e0:	add	x3, x3, #0x40
  40e7e4:	mov	w2, #0x147                 	// #327
  40e7e8:	adrp	x1, 414000 <__fxstatat@plt+0x11040>
  40e7ec:	add	x1, x1, #0xea8
  40e7f0:	adrp	x0, 414000 <__fxstatat@plt+0x11040>
  40e7f4:	add	x0, x0, #0xeb8
  40e7f8:	bl	402f00 <__assert_fail@plt>
  40e7fc:	adrp	x3, 40e000 <__fxstatat@plt+0xb040>
  40e800:	add	x3, x3, #0x604
  40e804:	b	40e810 <__fxstatat@plt+0xb850>
  40e808:	adrp	x3, 40e000 <__fxstatat@plt+0xb040>
  40e80c:	add	x3, x3, #0x5b4
  40e810:	add	x2, sp, #0x1c
  40e814:	bl	40e648 <__fxstatat@plt+0xb688>
  40e818:	ldp	x29, x30, [sp], #32
  40e81c:	ret
  40e820:	adrp	x3, 40e000 <__fxstatat@plt+0xb040>
  40e824:	add	x3, x3, #0x61c
  40e828:	b	40e810 <__fxstatat@plt+0xb850>
  40e82c:	stp	x29, x30, [sp, #-16]!
  40e830:	mov	x29, sp
  40e834:	mov	x4, #0x6                   	// #6
  40e838:	bl	40e7b8 <__fxstatat@plt+0xb7f8>
  40e83c:	ldp	x29, x30, [sp], #16
  40e840:	ret
  40e844:	stp	x29, x30, [sp, #-16]!
  40e848:	mov	x29, sp
  40e84c:	mov	x4, #0x6                   	// #6
  40e850:	bl	40e648 <__fxstatat@plt+0xb688>
  40e854:	ldp	x29, x30, [sp], #16
  40e858:	ret
  40e85c:	stp	x29, x30, [sp, #-48]!
  40e860:	mov	x29, sp
  40e864:	stp	x19, x20, [sp, #16]
  40e868:	mov	w19, w0
  40e86c:	cmp	w0, #0x2
  40e870:	b.ls	40e884 <__fxstatat@plt+0xb8c4>  // b.plast
  40e874:	mov	w0, w19
  40e878:	ldp	x19, x20, [sp, #16]
  40e87c:	ldp	x29, x30, [sp], #48
  40e880:	ret
  40e884:	stp	x21, x22, [sp, #32]
  40e888:	bl	4116a0 <__fxstatat@plt+0xe6e0>
  40e88c:	mov	w21, w0
  40e890:	bl	402f10 <__errno_location@plt>
  40e894:	mov	x20, x0
  40e898:	ldr	w22, [x0]
  40e89c:	mov	w0, w19
  40e8a0:	bl	402b70 <close@plt>
  40e8a4:	str	w22, [x20]
  40e8a8:	mov	w19, w21
  40e8ac:	ldp	x21, x22, [sp, #32]
  40e8b0:	b	40e874 <__fxstatat@plt+0xb8b4>
  40e8b4:	ldr	x0, [x0]
  40e8b8:	udiv	x2, x0, x1
  40e8bc:	msub	x0, x2, x1, x0
  40e8c0:	ret
  40e8c4:	ldr	x2, [x0]
  40e8c8:	ldr	x0, [x1]
  40e8cc:	cmp	x2, x0
  40e8d0:	cset	w0, eq  // eq = none
  40e8d4:	ret
  40e8d8:	stp	x29, x30, [sp, #-272]!
  40e8dc:	mov	x29, sp
  40e8e0:	stp	x19, x20, [sp, #16]
  40e8e4:	stp	x21, x22, [sp, #32]
  40e8e8:	stp	x23, x24, [sp, #48]
  40e8ec:	stp	x25, x26, [sp, #64]
  40e8f0:	mov	w23, w0
  40e8f4:	ldr	x22, [x2, #88]
  40e8f8:	ldr	x20, [x3, #88]
  40e8fc:	ldr	x26, [x2, #96]
  40e900:	ldr	x25, [x3, #96]
  40e904:	mov	w0, w25
  40e908:	tbz	w4, #0, 40e9c8 <__fxstatat@plt+0xba08>
  40e90c:	stp	x27, x28, [sp, #80]
  40e910:	mov	x24, x1
  40e914:	mov	x19, x2
  40e918:	and	w21, w4, #0x1
  40e91c:	cmp	x22, x20
  40e920:	cset	w28, eq  // eq = none
  40e924:	cmp	w28, #0x0
  40e928:	ccmp	w26, w25, #0x0, ne  // ne = any
  40e92c:	b.eq	40ee50 <__fxstatat@plt+0xbe90>  // b.none
  40e930:	sub	x0, x20, #0x1
  40e934:	cmp	x0, x22
  40e938:	b.gt	40ee5c <__fxstatat@plt+0xbe9c>
  40e93c:	sub	x0, x22, #0x1
  40e940:	cmp	x0, x20
  40e944:	b.gt	40ee8c <__fxstatat@plt+0xbecc>
  40e948:	adrp	x0, 429000 <__fxstatat@plt+0x26040>
  40e94c:	ldr	x27, [x0, #2720]
  40e950:	cbz	x27, 40ea00 <__fxstatat@plt+0xba40>
  40e954:	adrp	x0, 429000 <__fxstatat@plt+0x26040>
  40e958:	ldr	x0, [x0, #2728]
  40e95c:	cbz	x0, 40ec90 <__fxstatat@plt+0xbcd0>
  40e960:	adrp	x0, 429000 <__fxstatat@plt+0x26040>
  40e964:	ldr	x1, [x0, #2728]
  40e968:	ldr	x0, [x19]
  40e96c:	str	x0, [x1]
  40e970:	mov	x0, x27
  40e974:	bl	40bf6c <__fxstatat@plt+0x8fac>
  40e978:	mov	x27, x0
  40e97c:	cbz	x0, 40ecc4 <__fxstatat@plt+0xbd04>
  40e980:	adrp	x0, 429000 <__fxstatat@plt+0x26040>
  40e984:	ldr	x0, [x0, #2728]
  40e988:	cmp	x0, x27
  40e98c:	b.eq	40ecb8 <__fxstatat@plt+0xbcf8>  // b.none
  40e990:	ldr	w7, [x27, #8]
  40e994:	ldrb	w0, [x27, #12]
  40e998:	cbz	w0, 40ea4c <__fxstatat@plt+0xba8c>
  40e99c:	mov	w0, #0x9400                	// #37888
  40e9a0:	movk	w0, #0x7735, lsl #16
  40e9a4:	cmp	w7, w0
  40e9a8:	cset	w0, eq  // eq = none
  40e9ac:	mvn	w0, w0
  40e9b0:	sxtw	x0, w0
  40e9b4:	and	x20, x20, x0
  40e9b8:	sdiv	w0, w25, w7
  40e9bc:	msub	w0, w0, w7, w25
  40e9c0:	sub	w0, w25, w0
  40e9c4:	ldp	x27, x28, [sp, #80]
  40e9c8:	cmp	x20, x22
  40e9cc:	b.gt	40ee68 <__fxstatat@plt+0xbea8>
  40e9d0:	mov	w21, #0x1                   	// #1
  40e9d4:	b.ne	40e9e4 <__fxstatat@plt+0xba24>  // b.any
  40e9d8:	cmp	w0, w26
  40e9dc:	b.gt	40ee70 <__fxstatat@plt+0xbeb0>
  40e9e0:	cset	w21, lt  // lt = tstop
  40e9e4:	mov	w0, w21
  40e9e8:	ldp	x19, x20, [sp, #16]
  40e9ec:	ldp	x21, x22, [sp, #32]
  40e9f0:	ldp	x23, x24, [sp, #48]
  40e9f4:	ldp	x25, x26, [sp, #64]
  40e9f8:	ldp	x29, x30, [sp], #272
  40e9fc:	ret
  40ea00:	adrp	x4, 402000 <mbrtowc@plt-0x7f0>
  40ea04:	add	x4, x4, #0xce0
  40ea08:	adrp	x3, 40e000 <__fxstatat@plt+0xb040>
  40ea0c:	add	x3, x3, #0x8c4
  40ea10:	adrp	x2, 40e000 <__fxstatat@plt+0xb040>
  40ea14:	add	x2, x2, #0x8b4
  40ea18:	mov	x1, #0x0                   	// #0
  40ea1c:	mov	x0, #0x10                  	// #16
  40ea20:	bl	40ba34 <__fxstatat@plt+0x8a74>
  40ea24:	mov	x27, x0
  40ea28:	adrp	x0, 429000 <__fxstatat@plt+0x26040>
  40ea2c:	str	x27, [x0, #2720]
  40ea30:	cbnz	x27, 40e954 <__fxstatat@plt+0xb994>
  40ea34:	mov	w0, #0x9400                	// #37888
  40ea38:	movk	w0, #0x7735, lsl #16
  40ea3c:	str	w0, [sp, #104]
  40ea40:	strb	wzr, [sp, #108]
  40ea44:	mov	w7, w0
  40ea48:	add	x27, sp, #0x60
  40ea4c:	ldr	x8, [x19, #80]
  40ea50:	ldr	x2, [x19, #112]
  40ea54:	mov	w1, #0x6667                	// #26215
  40ea58:	movk	w1, #0x6666, lsl #16
  40ea5c:	smull	x0, w8, w1
  40ea60:	asr	x0, x0, #34
  40ea64:	sub	w0, w0, w8, asr #31
  40ea68:	add	w0, w0, w0, lsl #2
  40ea6c:	sub	w0, w8, w0, lsl #1
  40ea70:	smull	x3, w2, w1
  40ea74:	asr	x3, x3, #34
  40ea78:	sub	w3, w3, w2, asr #31
  40ea7c:	add	w3, w3, w3, lsl #2
  40ea80:	sub	w3, w2, w3, lsl #1
  40ea84:	orr	w0, w0, w3
  40ea88:	smull	x1, w26, w1
  40ea8c:	asr	x1, x1, #34
  40ea90:	sub	w1, w1, w26, asr #31
  40ea94:	add	w1, w1, w1, lsl #2
  40ea98:	sub	w1, w26, w1, lsl #1
  40ea9c:	orr	w0, w0, w1
  40eaa0:	cbnz	w0, 40ed0c <__fxstatat@plt+0xbd4c>
  40eaa4:	ldr	x10, [x19, #72]
  40eaa8:	mov	w0, #0x6667                	// #26215
  40eaac:	movk	w0, #0x6666, lsl #16
  40eab0:	smull	x4, w8, w0
  40eab4:	asr	x4, x4, #34
  40eab8:	sub	w4, w4, w8, asr #31
  40eabc:	smull	x1, w2, w0
  40eac0:	asr	x1, x1, #34
  40eac4:	sub	w2, w1, w2, asr #31
  40eac8:	smull	x3, w26, w0
  40eacc:	asr	x3, x3, #34
  40ead0:	sub	w3, w3, w26, asr #31
  40ead4:	cmp	w7, #0xa
  40ead8:	b.le	40ee78 <__fxstatat@plt+0xbeb8>
  40eadc:	mov	w1, w0
  40eae0:	smull	x0, w4, w0
  40eae4:	asr	x0, x0, #34
  40eae8:	sub	w0, w0, w4, asr #31
  40eaec:	add	w0, w0, w0, lsl #2
  40eaf0:	sub	w0, w4, w0, lsl #1
  40eaf4:	smull	x5, w2, w1
  40eaf8:	asr	x5, x5, #34
  40eafc:	sub	w5, w5, w2, asr #31
  40eb00:	add	w5, w5, w5, lsl #2
  40eb04:	sub	w5, w2, w5, lsl #1
  40eb08:	orr	w0, w0, w5
  40eb0c:	smull	x1, w3, w1
  40eb10:	asr	x1, x1, #34
  40eb14:	sub	w1, w1, w3, asr #31
  40eb18:	add	w1, w1, w1, lsl #2
  40eb1c:	sub	w1, w3, w1, lsl #1
  40eb20:	orr	w0, w0, w1
  40eb24:	cbnz	w0, 40ecec <__fxstatat@plt+0xbd2c>
  40eb28:	ldr	x11, [x19, #104]
  40eb2c:	mov	w19, #0xa                   	// #10
  40eb30:	mov	w5, #0x6667                	// #26215
  40eb34:	movk	w5, #0x6666, lsl #16
  40eb38:	mov	w9, #0xca00                	// #51712
  40eb3c:	movk	w9, #0x3b9a, lsl #16
  40eb40:	add	w19, w19, w19, lsl #2
  40eb44:	lsl	w6, w19, #1
  40eb48:	mov	w19, w6
  40eb4c:	smull	x0, w4, w5
  40eb50:	asr	x0, x0, #34
  40eb54:	sub	w4, w0, w4, asr #31
  40eb58:	smull	x0, w2, w5
  40eb5c:	asr	x0, x0, #34
  40eb60:	sub	w2, w0, w2, asr #31
  40eb64:	smull	x0, w3, w5
  40eb68:	asr	x0, x0, #34
  40eb6c:	sub	w3, w0, w3, asr #31
  40eb70:	cmp	w6, w7
  40eb74:	b.ge	40ecf4 <__fxstatat@plt+0xbd34>  // b.tcont
  40eb78:	smull	x0, w4, w5
  40eb7c:	asr	x0, x0, #34
  40eb80:	sub	w0, w0, w4, asr #31
  40eb84:	add	w0, w0, w0, lsl #2
  40eb88:	sub	w0, w4, w0, lsl #1
  40eb8c:	smull	x1, w2, w5
  40eb90:	asr	x1, x1, #34
  40eb94:	sub	w1, w1, w2, asr #31
  40eb98:	add	w1, w1, w1, lsl #2
  40eb9c:	sub	w1, w2, w1, lsl #1
  40eba0:	orr	w0, w0, w1
  40eba4:	smull	x1, w3, w5
  40eba8:	asr	x1, x1, #34
  40ebac:	sub	w1, w1, w3, asr #31
  40ebb0:	add	w1, w1, w1, lsl #2
  40ebb4:	sub	w1, w3, w1, lsl #1
  40ebb8:	orr	w0, w0, w1
  40ebbc:	cbnz	w0, 40ecfc <__fxstatat@plt+0xbd3c>
  40ebc0:	cmp	w6, w9
  40ebc4:	b.ne	40eb40 <__fxstatat@plt+0xbb80>  // b.any
  40ebc8:	orr	x0, x22, x10
  40ebcc:	orr	x11, x0, x11
  40ebd0:	tst	x11, #0x1
  40ebd4:	mov	w0, #0x9400                	// #37888
  40ebd8:	movk	w0, #0x7735, lsl #16
  40ebdc:	csel	w19, w19, w0, ne  // ne = any
  40ebe0:	str	w19, [x27, #8]
  40ebe4:	cmp	x22, x20
  40ebe8:	b.gt	40ee94 <__fxstatat@plt+0xbed4>
  40ebec:	cmp	w28, #0x0
  40ebf0:	ccmp	w26, w25, #0x1, ne  // ne = any
  40ebf4:	b.ge	40ee9c <__fxstatat@plt+0xbedc>  // b.tcont
  40ebf8:	mov	w0, #0x9400                	// #37888
  40ebfc:	movk	w0, #0x7735, lsl #16
  40ec00:	cmp	w19, w0
  40ec04:	cset	w1, eq  // eq = none
  40ec08:	mvn	w0, w1
  40ec0c:	sxtw	x0, w0
  40ec10:	and	x0, x0, x20
  40ec14:	cmp	x22, x0
  40ec18:	b.lt	40ee38 <__fxstatat@plt+0xbe78>  // b.tstop
  40ec1c:	b.ne	40ec34 <__fxstatat@plt+0xbc74>  // b.any
  40ec20:	sdiv	w0, w25, w19
  40ec24:	msub	w0, w0, w19, w25
  40ec28:	sub	w0, w25, w0
  40ec2c:	cmp	w0, w26
  40ec30:	b.gt	40ee44 <__fxstatat@plt+0xbe84>
  40ec34:	str	x10, [sp, #112]
  40ec38:	sxtw	x8, w8
  40ec3c:	str	x8, [sp, #120]
  40ec40:	and	x0, x1, #0xff
  40ec44:	orr	x0, x0, x22
  40ec48:	str	x0, [sp, #128]
  40ec4c:	mov	w0, #0x8e39                	// #36409
  40ec50:	movk	w0, #0x38e3, lsl #16
  40ec54:	smull	x0, w19, w0
  40ec58:	asr	x0, x0, #33
  40ec5c:	sub	w0, w0, w19, asr #31
  40ec60:	add	w0, w0, w26
  40ec64:	sxtw	x0, w0
  40ec68:	str	x0, [sp, #136]
  40ec6c:	mov	w3, #0x100                 	// #256
  40ec70:	add	x2, sp, #0x70
  40ec74:	mov	x1, x24
  40ec78:	mov	w0, w23
  40ec7c:	bl	402d80 <utimensat@plt>
  40ec80:	cbz	w0, 40ed20 <__fxstatat@plt+0xbd60>
  40ec84:	mov	w21, #0xfffffffe            	// #-2
  40ec88:	ldp	x27, x28, [sp, #80]
  40ec8c:	b	40e9e4 <__fxstatat@plt+0xba24>
  40ec90:	mov	x0, #0x10                  	// #16
  40ec94:	bl	4029f0 <malloc@plt>
  40ec98:	adrp	x1, 429000 <__fxstatat@plt+0x26040>
  40ec9c:	str	x0, [x1, #2728]
  40eca0:	cbz	x0, 40ee80 <__fxstatat@plt+0xbec0>
  40eca4:	mov	w1, #0x9400                	// #37888
  40eca8:	movk	w1, #0x7735, lsl #16
  40ecac:	str	w1, [x0, #8]
  40ecb0:	strb	wzr, [x0, #12]
  40ecb4:	b	40e960 <__fxstatat@plt+0xb9a0>
  40ecb8:	adrp	x0, 429000 <__fxstatat@plt+0x26040>
  40ecbc:	str	xzr, [x0, #2728]
  40ecc0:	b	40e990 <__fxstatat@plt+0xb9d0>
  40ecc4:	adrp	x0, 429000 <__fxstatat@plt+0x26040>
  40ecc8:	ldr	x0, [x0, #2720]
  40eccc:	cbz	x0, 40ea34 <__fxstatat@plt+0xba74>
  40ecd0:	ldr	x1, [x19]
  40ecd4:	str	x1, [sp, #96]
  40ecd8:	add	x1, sp, #0x60
  40ecdc:	bl	40b7ac <__fxstatat@plt+0x87ec>
  40ece0:	mov	x27, x0
  40ece4:	cbnz	x0, 40e990 <__fxstatat@plt+0xb9d0>
  40ece8:	b	40ea34 <__fxstatat@plt+0xba74>
  40ecec:	mov	w19, #0xa                   	// #10
  40ecf0:	b	40ebe0 <__fxstatat@plt+0xbc20>
  40ecf4:	str	w6, [x27, #8]
  40ecf8:	b	40ebe4 <__fxstatat@plt+0xbc24>
  40ecfc:	str	w6, [x27, #8]
  40ed00:	cmp	w6, #0x1
  40ed04:	b.gt	40ebe4 <__fxstatat@plt+0xbc24>
  40ed08:	mov	w21, w6
  40ed0c:	str	w21, [x27, #8]
  40ed10:	mov	w0, #0x1                   	// #1
  40ed14:	strb	w0, [x27, #12]
  40ed18:	mov	w7, w21
  40ed1c:	b	40e99c <__fxstatat@plt+0xb9dc>
  40ed20:	mov	w4, #0x100                 	// #256
  40ed24:	add	x3, sp, #0x90
  40ed28:	mov	x2, x24
  40ed2c:	mov	w1, w23
  40ed30:	bl	402fc0 <__fxstatat@plt>
  40ed34:	mov	w28, w0
  40ed38:	sxtw	x2, w26
  40ed3c:	ldr	x0, [sp, #232]
  40ed40:	eor	x0, x22, x0
  40ed44:	ldr	x1, [sp, #240]
  40ed48:	eor	x1, x2, x1
  40ed4c:	orr	x0, x0, x1
  40ed50:	sxtw	x1, w28
  40ed54:	orr	x0, x0, x1
  40ed58:	cbnz	x0, 40edf8 <__fxstatat@plt+0xbe38>
  40ed5c:	ldr	x1, [sp, #232]
  40ed60:	and	w1, w1, #0x1
  40ed64:	mov	w2, #0xca00                	// #51712
  40ed68:	movk	w2, #0x3b9a, lsl #16
  40ed6c:	ldr	x0, [sp, #240]
  40ed70:	madd	w1, w1, w2, w0
  40ed74:	mov	w0, #0x6667                	// #26215
  40ed78:	movk	w0, #0x6666, lsl #16
  40ed7c:	smull	x0, w1, w0
  40ed80:	asr	x0, x0, #34
  40ed84:	sub	w0, w0, w1, asr #31
  40ed88:	add	w0, w0, w0, lsl #2
  40ed8c:	cmp	w1, w0, lsl #1
  40ed90:	b.ne	40ed0c <__fxstatat@plt+0xbd4c>  // b.any
  40ed94:	cmp	w19, #0xa
  40ed98:	b.eq	40ee24 <__fxstatat@plt+0xbe64>  // b.none
  40ed9c:	mov	w21, #0xa                   	// #10
  40eda0:	mov	w2, #0x6667                	// #26215
  40eda4:	movk	w2, #0x6666, lsl #16
  40eda8:	mov	w3, #0xca00                	// #51712
  40edac:	movk	w3, #0x3b9a, lsl #16
  40edb0:	smull	x0, w1, w2
  40edb4:	asr	x0, x0, #34
  40edb8:	sub	w1, w0, w1, asr #31
  40edbc:	smull	x0, w1, w2
  40edc0:	asr	x0, x0, #34
  40edc4:	sub	w0, w0, w1, asr #31
  40edc8:	add	w0, w0, w0, lsl #2
  40edcc:	cmp	w1, w0, lsl #1
  40edd0:	b.ne	40ed0c <__fxstatat@plt+0xbd4c>  // b.any
  40edd4:	cmp	w21, w3
  40edd8:	b.eq	40ee2c <__fxstatat@plt+0xbe6c>  // b.none
  40eddc:	add	w21, w21, w21, lsl #2
  40ede0:	lsl	w0, w21, #1
  40ede4:	mov	w21, w0
  40ede8:	cmp	w0, w19
  40edec:	b.ne	40edb0 <__fxstatat@plt+0xbdf0>  // b.any
  40edf0:	mov	w21, w19
  40edf4:	b	40ed0c <__fxstatat@plt+0xbd4c>
  40edf8:	str	x22, [sp, #128]
  40edfc:	str	x2, [sp, #136]
  40ee00:	mov	w3, #0x100                 	// #256
  40ee04:	add	x2, sp, #0x70
  40ee08:	mov	x1, x24
  40ee0c:	mov	w0, w23
  40ee10:	bl	402d80 <utimensat@plt>
  40ee14:	cbz	w28, 40ed5c <__fxstatat@plt+0xbd9c>
  40ee18:	mov	w21, #0xfffffffe            	// #-2
  40ee1c:	ldp	x27, x28, [sp, #80]
  40ee20:	b	40e9e4 <__fxstatat@plt+0xba24>
  40ee24:	mov	w21, w19
  40ee28:	b	40ed0c <__fxstatat@plt+0xbd4c>
  40ee2c:	mov	w21, #0x9400                	// #37888
  40ee30:	movk	w21, #0x7735, lsl #16
  40ee34:	b	40ed0c <__fxstatat@plt+0xbd4c>
  40ee38:	mov	w21, #0xffffffff            	// #-1
  40ee3c:	ldp	x27, x28, [sp, #80]
  40ee40:	b	40e9e4 <__fxstatat@plt+0xba24>
  40ee44:	mov	w21, #0xffffffff            	// #-1
  40ee48:	ldp	x27, x28, [sp, #80]
  40ee4c:	b	40e9e4 <__fxstatat@plt+0xba24>
  40ee50:	mov	w21, #0x0                   	// #0
  40ee54:	ldp	x27, x28, [sp, #80]
  40ee58:	b	40e9e4 <__fxstatat@plt+0xba24>
  40ee5c:	mov	w21, #0xffffffff            	// #-1
  40ee60:	ldp	x27, x28, [sp, #80]
  40ee64:	b	40e9e4 <__fxstatat@plt+0xba24>
  40ee68:	mov	w21, #0xffffffff            	// #-1
  40ee6c:	b	40e9e4 <__fxstatat@plt+0xba24>
  40ee70:	mov	w21, #0xffffffff            	// #-1
  40ee74:	b	40e9e4 <__fxstatat@plt+0xba24>
  40ee78:	mov	w19, #0xa                   	// #10
  40ee7c:	b	40ebe0 <__fxstatat@plt+0xbc20>
  40ee80:	adrp	x0, 429000 <__fxstatat@plt+0x26040>
  40ee84:	ldr	x0, [x0, #2720]
  40ee88:	b	40ecd0 <__fxstatat@plt+0xbd10>
  40ee8c:	ldp	x27, x28, [sp, #80]
  40ee90:	b	40e9e4 <__fxstatat@plt+0xba24>
  40ee94:	ldp	x27, x28, [sp, #80]
  40ee98:	b	40e9e4 <__fxstatat@plt+0xba24>
  40ee9c:	ldp	x27, x28, [sp, #80]
  40eea0:	b	40e9e4 <__fxstatat@plt+0xba24>
  40eea4:	stp	x29, x30, [sp, #-16]!
  40eea8:	mov	x29, sp
  40eeac:	mov	w4, w3
  40eeb0:	mov	x3, x2
  40eeb4:	mov	x2, x1
  40eeb8:	mov	x1, x0
  40eebc:	mov	w0, #0xffffff9c            	// #-100
  40eec0:	bl	40e8d8 <__fxstatat@plt+0xb918>
  40eec4:	ldp	x29, x30, [sp], #16
  40eec8:	ret
  40eecc:	ldr	x4, [x0, #8]
  40eed0:	mov	x1, #0xffffffffffff0002    	// #-65534
  40eed4:	movk	x1, #0xc000, lsl #16
  40eed8:	add	x1, x4, x1
  40eedc:	cmp	x1, #0x1
  40eee0:	mov	x2, #0xc9ff                	// #51711
  40eee4:	movk	x2, #0x3b9a, lsl #16
  40eee8:	ccmp	x4, x2, #0x0, hi  // hi = pmore
  40eeec:	b.hi	40ef38 <__fxstatat@plt+0xbf78>  // b.pmore
  40eef0:	ldr	x5, [x0, #24]
  40eef4:	mov	x2, #0xffffffffffff0002    	// #-65534
  40eef8:	movk	x2, #0xc000, lsl #16
  40eefc:	add	x2, x5, x2
  40ef00:	cmp	x2, #0x1
  40ef04:	mov	x3, #0xc9ff                	// #51711
  40ef08:	movk	x3, #0x3b9a, lsl #16
  40ef0c:	ccmp	x5, x3, #0x0, hi  // hi = pmore
  40ef10:	b.hi	40ef38 <__fxstatat@plt+0xbf78>  // b.pmore
  40ef14:	mov	w6, #0x0                   	// #0
  40ef18:	mov	w3, #0x0                   	// #0
  40ef1c:	cmp	x1, #0x1
  40ef20:	b.ls	40ef58 <__fxstatat@plt+0xbf98>  // b.plast
  40ef24:	cmp	x2, #0x1
  40ef28:	b.ls	40ef70 <__fxstatat@plt+0xbfb0>  // b.plast
  40ef2c:	cmp	w6, #0x1
  40ef30:	cinc	w0, w3, eq  // eq = none
  40ef34:	ret
  40ef38:	stp	x29, x30, [sp, #-16]!
  40ef3c:	mov	x29, sp
  40ef40:	bl	402f10 <__errno_location@plt>
  40ef44:	mov	w1, #0x16                  	// #22
  40ef48:	str	w1, [x0]
  40ef4c:	mov	w0, #0xffffffff            	// #-1
  40ef50:	ldp	x29, x30, [sp], #16
  40ef54:	ret
  40ef58:	str	xzr, [x0]
  40ef5c:	mov	x1, #0x3ffffffe            	// #1073741822
  40ef60:	cmp	x4, x1
  40ef64:	cset	w6, eq  // eq = none
  40ef68:	mov	w3, #0x1                   	// #1
  40ef6c:	b	40ef24 <__fxstatat@plt+0xbf64>
  40ef70:	str	xzr, [x0, #16]
  40ef74:	mov	w3, #0x1                   	// #1
  40ef78:	mov	x0, #0x3ffffffe            	// #1073741822
  40ef7c:	cmp	x5, x0
  40ef80:	b.ne	40ef2c <__fxstatat@plt+0xbf6c>  // b.any
  40ef84:	add	w6, w6, w3
  40ef88:	b	40ef2c <__fxstatat@plt+0xbf6c>
  40ef8c:	stp	x29, x30, [sp, #-32]!
  40ef90:	mov	x29, sp
  40ef94:	stp	x19, x20, [sp, #16]
  40ef98:	mov	x20, x0
  40ef9c:	ldr	x19, [x1]
  40efa0:	ldr	x0, [x19, #8]
  40efa4:	mov	x2, #0x3ffffffe            	// #1073741822
  40efa8:	cmp	x0, x2
  40efac:	b.eq	40efe8 <__fxstatat@plt+0xc028>  // b.none
  40efb0:	mov	x2, #0x3fffffff            	// #1073741823
  40efb4:	cmp	x0, x2
  40efb8:	b.eq	40f010 <__fxstatat@plt+0xc050>  // b.none
  40efbc:	ldr	x1, [x19, #24]
  40efc0:	mov	x0, #0x3ffffffe            	// #1073741822
  40efc4:	cmp	x1, x0
  40efc8:	b.eq	40f038 <__fxstatat@plt+0xc078>  // b.none
  40efcc:	mov	w0, #0x0                   	// #0
  40efd0:	mov	x2, #0x3fffffff            	// #1073741823
  40efd4:	cmp	x1, x2
  40efd8:	b.eq	40f050 <__fxstatat@plt+0xc090>  // b.none
  40efdc:	ldp	x19, x20, [sp, #16]
  40efe0:	ldp	x29, x30, [sp], #32
  40efe4:	ret
  40efe8:	ldr	x2, [x19, #24]
  40efec:	mov	w0, #0x1                   	// #1
  40eff0:	mov	x1, #0x3ffffffe            	// #1073741822
  40eff4:	cmp	x2, x1
  40eff8:	b.eq	40efdc <__fxstatat@plt+0xc01c>  // b.none
  40effc:	ldr	x1, [x20, #72]
  40f000:	ldr	x0, [x20, #80]
  40f004:	str	x1, [x19]
  40f008:	str	x0, [x19, #8]
  40f00c:	b	40efbc <__fxstatat@plt+0xbffc>
  40f010:	ldr	x2, [x19, #24]
  40f014:	mov	x0, #0x3fffffff            	// #1073741823
  40f018:	cmp	x2, x0
  40f01c:	b.eq	40f02c <__fxstatat@plt+0xc06c>  // b.none
  40f020:	mov	x0, x19
  40f024:	bl	410a88 <__fxstatat@plt+0xdac8>
  40f028:	b	40efbc <__fxstatat@plt+0xbffc>
  40f02c:	str	xzr, [x1]
  40f030:	mov	w0, #0x0                   	// #0
  40f034:	b	40efdc <__fxstatat@plt+0xc01c>
  40f038:	ldr	x1, [x20, #88]
  40f03c:	ldr	x0, [x20, #96]
  40f040:	str	x1, [x19, #16]
  40f044:	str	x0, [x19, #24]
  40f048:	mov	w0, #0x0                   	// #0
  40f04c:	b	40efdc <__fxstatat@plt+0xc01c>
  40f050:	add	x0, x19, #0x10
  40f054:	bl	410a88 <__fxstatat@plt+0xdac8>
  40f058:	mov	w0, #0x0                   	// #0
  40f05c:	b	40efdc <__fxstatat@plt+0xc01c>
  40f060:	stp	x29, x30, [sp, #-16]!
  40f064:	mov	x29, sp
  40f068:	mov	w3, #0x100                 	// #256
  40f06c:	bl	402d80 <utimensat@plt>
  40f070:	ldp	x29, x30, [sp], #16
  40f074:	ret
  40f078:	stp	x29, x30, [sp, #-304]!
  40f07c:	mov	x29, sp
  40f080:	stp	x19, x20, [sp, #16]
  40f084:	stp	x21, x22, [sp, #32]
  40f088:	mov	w19, w0
  40f08c:	mov	x21, x1
  40f090:	cbz	x2, 40f444 <__fxstatat@plt+0xc484>
  40f094:	add	x0, sp, #0x110
  40f098:	str	x0, [sp, #264]
  40f09c:	ldp	x4, x5, [x2]
  40f0a0:	stp	x4, x5, [sp, #272]
  40f0a4:	ldp	x2, x3, [x2, #16]
  40f0a8:	stp	x2, x3, [sp, #288]
  40f0ac:	bl	40eecc <__fxstatat@plt+0xbf0c>
  40f0b0:	mov	w22, w0
  40f0b4:	tbnz	w0, #31, 40f408 <__fxstatat@plt+0xc448>
  40f0b8:	cmp	w19, #0x0
  40f0bc:	ccmp	x21, #0x0, #0x0, lt  // lt = tstop
  40f0c0:	b.eq	40f20c <__fxstatat@plt+0xc24c>  // b.none
  40f0c4:	adrp	x1, 429000 <__fxstatat@plt+0x26040>
  40f0c8:	ldr	w1, [x1, #2736]
  40f0cc:	tbnz	w1, #31, 40f110 <__fxstatat@plt+0xc150>
  40f0d0:	cmp	w22, #0x2
  40f0d4:	b.eq	40f220 <__fxstatat@plt+0xc260>  // b.none
  40f0d8:	tbnz	w19, #31, 40f2b0 <__fxstatat@plt+0xc2f0>
  40f0dc:	ldr	x1, [sp, #264]
  40f0e0:	mov	w0, w19
  40f0e4:	bl	402a50 <futimens@plt>
  40f0e8:	mov	w20, w0
  40f0ec:	cmp	w0, #0x0
  40f0f0:	b.le	40f304 <__fxstatat@plt+0xc344>
  40f0f4:	bl	402f10 <__errno_location@plt>
  40f0f8:	mov	w1, #0x26                  	// #38
  40f0fc:	str	w1, [x0]
  40f100:	bl	402f10 <__errno_location@plt>
  40f104:	ldr	w0, [x0]
  40f108:	cmp	w0, #0x26
  40f10c:	b.ne	40f308 <__fxstatat@plt+0xc348>  // b.any
  40f110:	adrp	x2, 429000 <__fxstatat@plt+0x26040>
  40f114:	add	x3, x2, #0xab0
  40f118:	mov	w1, #0xffffffff            	// #-1
  40f11c:	str	w1, [x2, #2736]
  40f120:	str	w1, [x3, #4]
  40f124:	cbz	w22, 40f170 <__fxstatat@plt+0xc1b0>
  40f128:	cmp	w22, #0x3
  40f12c:	b.eq	40f150 <__fxstatat@plt+0xc190>  // b.none
  40f130:	tbnz	w19, #31, 40f318 <__fxstatat@plt+0xc358>
  40f134:	add	x2, sp, #0x88
  40f138:	mov	w1, w19
  40f13c:	mov	w0, #0x0                   	// #0
  40f140:	bl	402e60 <__fxstat@plt>
  40f144:	cmp	w0, #0x0
  40f148:	cset	w0, ne  // ne = any
  40f14c:	cbnz	w0, 40f400 <__fxstatat@plt+0xc440>
  40f150:	ldr	x22, [sp, #264]
  40f154:	cbz	x22, 40f1c4 <__fxstatat@plt+0xc204>
  40f158:	add	x1, sp, #0x108
  40f15c:	add	x0, sp, #0x88
  40f160:	bl	40ef8c <__fxstatat@plt+0xbfcc>
  40f164:	and	w0, w0, #0xff
  40f168:	mov	w20, #0x0                   	// #0
  40f16c:	cbnz	w0, 40f1f8 <__fxstatat@plt+0xc238>
  40f170:	ldr	x22, [sp, #264]
  40f174:	cbz	x22, 40f1c4 <__fxstatat@plt+0xc204>
  40f178:	ldr	x0, [x22]
  40f17c:	str	x0, [sp, #72]
  40f180:	ldr	x1, [x22, #8]
  40f184:	mov	x0, #0xf7cf                	// #63439
  40f188:	movk	x0, #0xe353, lsl #16
  40f18c:	movk	x0, #0x9ba5, lsl #32
  40f190:	movk	x0, #0x20c4, lsl #48
  40f194:	smulh	x2, x1, x0
  40f198:	asr	x2, x2, #7
  40f19c:	sub	x1, x2, x1, asr #63
  40f1a0:	str	x1, [sp, #80]
  40f1a4:	ldr	x1, [x22, #16]
  40f1a8:	str	x1, [sp, #88]
  40f1ac:	ldr	x1, [x22, #24]
  40f1b0:	smulh	x0, x1, x0
  40f1b4:	asr	x0, x0, #7
  40f1b8:	sub	x0, x0, x1, asr #63
  40f1bc:	str	x0, [sp, #96]
  40f1c0:	add	x22, sp, #0x48
  40f1c4:	tbnz	w19, #31, 40f334 <__fxstatat@plt+0xc374>
  40f1c8:	mov	x2, x22
  40f1cc:	mov	x1, #0x0                   	// #0
  40f1d0:	mov	w0, w19
  40f1d4:	bl	402a00 <futimesat@plt>
  40f1d8:	mov	w20, w0
  40f1dc:	cbz	w0, 40f34c <__fxstatat@plt+0xc38c>
  40f1e0:	mov	w20, #0xffffffff            	// #-1
  40f1e4:	cbz	x21, 40f1f8 <__fxstatat@plt+0xc238>
  40f1e8:	mov	x1, x22
  40f1ec:	mov	x0, x21
  40f1f0:	bl	402e50 <utimes@plt>
  40f1f4:	mov	w20, w0
  40f1f8:	mov	w0, w20
  40f1fc:	ldp	x19, x20, [sp, #16]
  40f200:	ldp	x21, x22, [sp, #32]
  40f204:	ldp	x29, x30, [sp], #304
  40f208:	ret
  40f20c:	bl	402f10 <__errno_location@plt>
  40f210:	mov	w1, #0x9                   	// #9
  40f214:	str	w1, [x0]
  40f218:	mov	w20, #0xffffffff            	// #-1
  40f21c:	b	40f1f8 <__fxstatat@plt+0xc238>
  40f220:	tbnz	w19, #31, 40f26c <__fxstatat@plt+0xc2ac>
  40f224:	add	x2, sp, #0x88
  40f228:	mov	w1, w19
  40f22c:	mov	w0, #0x0                   	// #0
  40f230:	bl	402e60 <__fxstat@plt>
  40f234:	cmp	w0, #0x0
  40f238:	cset	w0, ne  // ne = any
  40f23c:	cbnz	w0, 40f3f8 <__fxstatat@plt+0xc438>
  40f240:	ldr	x0, [sp, #264]
  40f244:	ldr	x2, [x0, #8]
  40f248:	mov	x1, #0x3ffffffe            	// #1073741822
  40f24c:	cmp	x2, x1
  40f250:	b.eq	40f288 <__fxstatat@plt+0xc2c8>  // b.none
  40f254:	ldr	x2, [x0, #24]
  40f258:	mov	x1, #0x3ffffffe            	// #1073741822
  40f25c:	cmp	x2, x1
  40f260:	b.eq	40f29c <__fxstatat@plt+0xc2dc>  // b.none
  40f264:	mov	w22, #0x3                   	// #3
  40f268:	b	40f0d8 <__fxstatat@plt+0xc118>
  40f26c:	add	x2, sp, #0x88
  40f270:	mov	x1, x21
  40f274:	mov	w0, #0x0                   	// #0
  40f278:	bl	402f30 <__xstat@plt>
  40f27c:	cmp	w0, #0x0
  40f280:	cset	w0, ne  // ne = any
  40f284:	b	40f23c <__fxstatat@plt+0xc27c>
  40f288:	ldr	x1, [sp, #216]
  40f28c:	ldr	x2, [sp, #208]
  40f290:	str	x2, [x0]
  40f294:	str	x1, [x0, #8]
  40f298:	b	40f264 <__fxstatat@plt+0xc2a4>
  40f29c:	ldr	x1, [sp, #232]
  40f2a0:	ldr	x2, [sp, #224]
  40f2a4:	str	x2, [x0, #16]
  40f2a8:	str	x1, [x0, #24]
  40f2ac:	b	40f264 <__fxstatat@plt+0xc2a4>
  40f2b0:	mov	w3, #0x0                   	// #0
  40f2b4:	ldr	x2, [sp, #264]
  40f2b8:	mov	x1, x21
  40f2bc:	mov	w0, #0xffffff9c            	// #-100
  40f2c0:	bl	402d80 <utimensat@plt>
  40f2c4:	mov	w20, w0
  40f2c8:	cmp	w0, #0x0
  40f2cc:	b.le	40f2f0 <__fxstatat@plt+0xc330>
  40f2d0:	bl	402f10 <__errno_location@plt>
  40f2d4:	mov	w1, #0x26                  	// #38
  40f2d8:	str	w1, [x0]
  40f2dc:	bl	402f10 <__errno_location@plt>
  40f2e0:	ldr	w0, [x0]
  40f2e4:	cmp	w0, #0x26
  40f2e8:	b.eq	40f110 <__fxstatat@plt+0xc150>  // b.none
  40f2ec:	b	40f2f4 <__fxstatat@plt+0xc334>
  40f2f0:	cbnz	w0, 40f2dc <__fxstatat@plt+0xc31c>
  40f2f4:	adrp	x0, 429000 <__fxstatat@plt+0x26040>
  40f2f8:	mov	w1, #0x1                   	// #1
  40f2fc:	str	w1, [x0, #2736]
  40f300:	b	40f1f8 <__fxstatat@plt+0xc238>
  40f304:	cbnz	w20, 40f100 <__fxstatat@plt+0xc140>
  40f308:	adrp	x0, 429000 <__fxstatat@plt+0x26040>
  40f30c:	mov	w1, #0x1                   	// #1
  40f310:	str	w1, [x0, #2736]
  40f314:	b	40f1f8 <__fxstatat@plt+0xc238>
  40f318:	add	x2, sp, #0x88
  40f31c:	mov	x1, x21
  40f320:	mov	w0, #0x0                   	// #0
  40f324:	bl	402f30 <__xstat@plt>
  40f328:	cmp	w0, #0x0
  40f32c:	cset	w0, ne  // ne = any
  40f330:	b	40f14c <__fxstatat@plt+0xc18c>
  40f334:	mov	x2, x22
  40f338:	mov	x1, x21
  40f33c:	mov	w0, #0xffffff9c            	// #-100
  40f340:	bl	402a00 <futimesat@plt>
  40f344:	mov	w20, w0
  40f348:	b	40f1f8 <__fxstatat@plt+0xc238>
  40f34c:	cbz	x22, 40f1f8 <__fxstatat@plt+0xc238>
  40f350:	stp	x23, x24, [sp, #48]
  40f354:	ldr	x1, [x22, #8]
  40f358:	mov	x0, #0xa11f                	// #41247
  40f35c:	movk	x0, #0x7, lsl #16
  40f360:	cmp	x1, x0
  40f364:	cset	w21, gt
  40f368:	ldr	x1, [x22, #24]
  40f36c:	cmp	x1, x0
  40f370:	cset	w23, gt
  40f374:	cmp	w21, #0x0
  40f378:	ccmp	w23, #0x0, #0x0, eq  // eq = none
  40f37c:	b.ne	40f388 <__fxstatat@plt+0xc3c8>  // b.any
  40f380:	ldp	x23, x24, [sp, #48]
  40f384:	b	40f1f8 <__fxstatat@plt+0xc238>
  40f388:	add	x2, sp, #0x88
  40f38c:	mov	w1, w19
  40f390:	mov	w0, #0x0                   	// #0
  40f394:	bl	402e60 <__fxstat@plt>
  40f398:	mov	w24, w0
  40f39c:	cbnz	w0, 40f450 <__fxstatat@plt+0xc490>
  40f3a0:	ldr	x1, [x22]
  40f3a4:	ldr	x0, [sp, #208]
  40f3a8:	sub	x0, x0, x1
  40f3ac:	ldr	x2, [x22, #16]
  40f3b0:	ldr	x1, [sp, #224]
  40f3b4:	sub	x1, x1, x2
  40f3b8:	ldp	x2, x3, [x22]
  40f3bc:	stp	x2, x3, [sp, #104]
  40f3c0:	ldp	x2, x3, [x22, #16]
  40f3c4:	stp	x2, x3, [sp, #120]
  40f3c8:	cmp	w21, #0x0
  40f3cc:	ccmp	x0, #0x1, #0x0, ne  // ne = any
  40f3d0:	b.ne	40f410 <__fxstatat@plt+0xc450>  // b.any
  40f3d4:	ldr	x0, [sp, #216]
  40f3d8:	cbnz	x0, 40f410 <__fxstatat@plt+0xc450>
  40f3dc:	str	xzr, [sp, #112]
  40f3e0:	cmp	w23, #0x0
  40f3e4:	ccmp	x1, #0x1, #0x0, ne  // ne = any
  40f3e8:	b.ne	40f428 <__fxstatat@plt+0xc468>  // b.any
  40f3ec:	ldr	x0, [sp, #232]
  40f3f0:	cbnz	x0, 40f428 <__fxstatat@plt+0xc468>
  40f3f4:	b	40f424 <__fxstatat@plt+0xc464>
  40f3f8:	mov	w20, #0xffffffff            	// #-1
  40f3fc:	b	40f1f8 <__fxstatat@plt+0xc238>
  40f400:	mov	w20, #0xffffffff            	// #-1
  40f404:	b	40f1f8 <__fxstatat@plt+0xc238>
  40f408:	mov	w20, #0xffffffff            	// #-1
  40f40c:	b	40f1f8 <__fxstatat@plt+0xc238>
  40f410:	cmp	w23, #0x0
  40f414:	ccmp	x1, #0x1, #0x0, ne  // ne = any
  40f418:	b.ne	40f438 <__fxstatat@plt+0xc478>  // b.any
  40f41c:	ldr	x0, [sp, #232]
  40f420:	cbnz	x0, 40f438 <__fxstatat@plt+0xc478>
  40f424:	str	xzr, [sp, #128]
  40f428:	add	x2, sp, #0x68
  40f42c:	mov	x1, #0x0                   	// #0
  40f430:	mov	w0, w19
  40f434:	bl	402a00 <futimesat@plt>
  40f438:	mov	w20, w24
  40f43c:	ldp	x23, x24, [sp, #48]
  40f440:	b	40f1f8 <__fxstatat@plt+0xc238>
  40f444:	str	xzr, [sp, #264]
  40f448:	mov	w22, #0x0                   	// #0
  40f44c:	b	40f0b8 <__fxstatat@plt+0xc0f8>
  40f450:	ldp	x23, x24, [sp, #48]
  40f454:	b	40f1f8 <__fxstatat@plt+0xc238>
  40f458:	stp	x29, x30, [sp, #-16]!
  40f45c:	mov	x29, sp
  40f460:	mov	x2, x1
  40f464:	mov	x1, x0
  40f468:	mov	w0, #0xffffffff            	// #-1
  40f46c:	bl	40f078 <__fxstatat@plt+0xc0b8>
  40f470:	ldp	x29, x30, [sp], #16
  40f474:	ret
  40f478:	stp	x29, x30, [sp, #-224]!
  40f47c:	mov	x29, sp
  40f480:	stp	x19, x20, [sp, #16]
  40f484:	str	x21, [sp, #32]
  40f488:	mov	x20, x0
  40f48c:	cbz	x1, 40f594 <__fxstatat@plt+0xc5d4>
  40f490:	add	x0, sp, #0xc0
  40f494:	str	x0, [sp, #184]
  40f498:	ldp	x2, x3, [x1]
  40f49c:	stp	x2, x3, [sp, #192]
  40f4a0:	ldp	x2, x3, [x1, #16]
  40f4a4:	stp	x2, x3, [sp, #208]
  40f4a8:	bl	40eecc <__fxstatat@plt+0xbf0c>
  40f4ac:	mov	w21, w0
  40f4b0:	tbnz	w0, #31, 40f58c <__fxstatat@plt+0xc5cc>
  40f4b4:	adrp	x0, 429000 <__fxstatat@plt+0x26040>
  40f4b8:	ldr	w0, [x0, #2740]
  40f4bc:	tbnz	w0, #31, 40f5e4 <__fxstatat@plt+0xc624>
  40f4c0:	cmp	w21, #0x2
  40f4c4:	b.ne	40f5a8 <__fxstatat@plt+0xc5e8>  // b.any
  40f4c8:	add	x2, sp, #0x38
  40f4cc:	mov	x1, x20
  40f4d0:	mov	w0, #0x0                   	// #0
  40f4d4:	bl	402e30 <__lxstat@plt>
  40f4d8:	cbnz	w0, 40f57c <__fxstatat@plt+0xc5bc>
  40f4dc:	ldr	x0, [sp, #184]
  40f4e0:	ldr	x2, [x0, #8]
  40f4e4:	mov	x1, #0x3ffffffe            	// #1073741822
  40f4e8:	cmp	x2, x1
  40f4ec:	b.eq	40f508 <__fxstatat@plt+0xc548>  // b.none
  40f4f0:	ldr	x2, [x0, #24]
  40f4f4:	mov	x1, #0x3ffffffe            	// #1073741822
  40f4f8:	cmp	x2, x1
  40f4fc:	b.eq	40f51c <__fxstatat@plt+0xc55c>  // b.none
  40f500:	mov	w21, #0x3                   	// #3
  40f504:	b	40f5a8 <__fxstatat@plt+0xc5e8>
  40f508:	ldr	x1, [sp, #136]
  40f50c:	ldr	x2, [sp, #128]
  40f510:	str	x2, [x0]
  40f514:	str	x1, [x0, #8]
  40f518:	b	40f500 <__fxstatat@plt+0xc540>
  40f51c:	ldr	x1, [sp, #152]
  40f520:	ldr	x2, [sp, #144]
  40f524:	str	x2, [x0, #16]
  40f528:	str	x1, [x0, #24]
  40f52c:	b	40f500 <__fxstatat@plt+0xc540>
  40f530:	cbnz	w0, 40f5d4 <__fxstatat@plt+0xc614>
  40f534:	adrp	x1, 429000 <__fxstatat@plt+0x26040>
  40f538:	add	x2, x1, #0xab0
  40f53c:	mov	w0, #0x1                   	// #1
  40f540:	str	w0, [x1, #2736]
  40f544:	str	w0, [x2, #4]
  40f548:	b	40f664 <__fxstatat@plt+0xc6a4>
  40f54c:	add	x2, sp, #0x38
  40f550:	mov	x1, x20
  40f554:	mov	w0, #0x0                   	// #0
  40f558:	bl	402e30 <__lxstat@plt>
  40f55c:	cbz	w0, 40f5fc <__fxstatat@plt+0xc63c>
  40f560:	mov	w19, #0xffffffff            	// #-1
  40f564:	b	40f664 <__fxstatat@plt+0xc6a4>
  40f568:	bl	402f10 <__errno_location@plt>
  40f56c:	mov	w1, #0x26                  	// #38
  40f570:	str	w1, [x0]
  40f574:	mov	w19, #0xffffffff            	// #-1
  40f578:	b	40f664 <__fxstatat@plt+0xc6a4>
  40f57c:	mov	w19, #0xffffffff            	// #-1
  40f580:	b	40f664 <__fxstatat@plt+0xc6a4>
  40f584:	mov	w19, #0xffffffff            	// #-1
  40f588:	b	40f664 <__fxstatat@plt+0xc6a4>
  40f58c:	mov	w19, #0xffffffff            	// #-1
  40f590:	b	40f664 <__fxstatat@plt+0xc6a4>
  40f594:	str	xzr, [sp, #184]
  40f598:	adrp	x0, 429000 <__fxstatat@plt+0x26040>
  40f59c:	ldr	w0, [x0, #2740]
  40f5a0:	mov	w21, #0x0                   	// #0
  40f5a4:	tbnz	w0, #31, 40f620 <__fxstatat@plt+0xc660>
  40f5a8:	mov	w3, #0x100                 	// #256
  40f5ac:	ldr	x2, [sp, #184]
  40f5b0:	mov	x1, x20
  40f5b4:	mov	w0, #0xffffff9c            	// #-100
  40f5b8:	bl	402d80 <utimensat@plt>
  40f5bc:	mov	w19, w0
  40f5c0:	cmp	w0, #0x0
  40f5c4:	b.le	40f530 <__fxstatat@plt+0xc570>
  40f5c8:	bl	402f10 <__errno_location@plt>
  40f5cc:	mov	w1, #0x26                  	// #38
  40f5d0:	str	w1, [x0]
  40f5d4:	bl	402f10 <__errno_location@plt>
  40f5d8:	ldr	w0, [x0]
  40f5dc:	cmp	w0, #0x26
  40f5e0:	b.ne	40f534 <__fxstatat@plt+0xc574>  // b.any
  40f5e4:	adrp	x1, 429000 <__fxstatat@plt+0x26040>
  40f5e8:	mov	w0, #0xffffffff            	// #-1
  40f5ec:	str	w0, [x1, #2740]
  40f5f0:	cbz	w21, 40f62c <__fxstatat@plt+0xc66c>
  40f5f4:	cmp	w21, #0x3
  40f5f8:	b.ne	40f54c <__fxstatat@plt+0xc58c>  // b.any
  40f5fc:	ldr	x0, [sp, #184]
  40f600:	cbz	x0, 40f640 <__fxstatat@plt+0xc680>
  40f604:	add	x1, sp, #0xb8
  40f608:	add	x0, sp, #0x38
  40f60c:	bl	40ef8c <__fxstatat@plt+0xbfcc>
  40f610:	and	w0, w0, #0xff
  40f614:	mov	w19, #0x0                   	// #0
  40f618:	cbz	w0, 40f640 <__fxstatat@plt+0xc680>
  40f61c:	b	40f664 <__fxstatat@plt+0xc6a4>
  40f620:	adrp	x0, 429000 <__fxstatat@plt+0x26040>
  40f624:	mov	w1, #0xffffffff            	// #-1
  40f628:	str	w1, [x0, #2740]
  40f62c:	add	x2, sp, #0x38
  40f630:	mov	x1, x20
  40f634:	mov	w0, #0x0                   	// #0
  40f638:	bl	402e30 <__lxstat@plt>
  40f63c:	cbnz	w0, 40f584 <__fxstatat@plt+0xc5c4>
  40f640:	ldr	w1, [sp, #72]
  40f644:	and	w1, w1, #0xf000
  40f648:	cmp	w1, #0xa, lsl #12
  40f64c:	b.eq	40f568 <__fxstatat@plt+0xc5a8>  // b.none
  40f650:	ldr	x2, [sp, #184]
  40f654:	mov	x1, x20
  40f658:	mov	w0, #0xffffffff            	// #-1
  40f65c:	bl	40f078 <__fxstatat@plt+0xc0b8>
  40f660:	mov	w19, w0
  40f664:	mov	w0, w19
  40f668:	ldp	x19, x20, [sp, #16]
  40f66c:	ldr	x21, [sp, #32]
  40f670:	ldp	x29, x30, [sp], #224
  40f674:	ret
  40f678:	stp	x29, x30, [sp, #-96]!
  40f67c:	mov	x29, sp
  40f680:	stp	x19, x20, [sp, #16]
  40f684:	stp	x21, x22, [sp, #32]
  40f688:	str	x23, [sp, #48]
  40f68c:	mov	w21, w0
  40f690:	mov	w22, w1
  40f694:	mov	x20, x2
  40f698:	mov	w23, w3
  40f69c:	mov	x0, x4
  40f6a0:	ldp	x2, x3, [x5]
  40f6a4:	stp	x2, x3, [sp, #64]
  40f6a8:	ldp	x2, x3, [x5, #16]
  40f6ac:	stp	x2, x3, [sp, #80]
  40f6b0:	add	x1, sp, #0x40
  40f6b4:	bl	410180 <__fxstatat@plt+0xd1c0>
  40f6b8:	cbz	x0, 40f71c <__fxstatat@plt+0xc75c>
  40f6bc:	mov	x19, x0
  40f6c0:	cbz	x20, 40f700 <__fxstatat@plt+0xc740>
  40f6c4:	mov	x5, x0
  40f6c8:	adrp	x4, 414000 <__fxstatat@plt+0x11040>
  40f6cc:	add	x4, x4, #0xf8
  40f6d0:	mov	w3, w23
  40f6d4:	mov	x2, x20
  40f6d8:	mov	w1, w22
  40f6dc:	mov	w0, w21
  40f6e0:	bl	402f80 <error_at_line@plt>
  40f6e4:	mov	x0, x19
  40f6e8:	bl	402ce0 <free@plt>
  40f6ec:	ldp	x19, x20, [sp, #16]
  40f6f0:	ldp	x21, x22, [sp, #32]
  40f6f4:	ldr	x23, [sp, #48]
  40f6f8:	ldp	x29, x30, [sp], #96
  40f6fc:	ret
  40f700:	mov	x3, x0
  40f704:	adrp	x2, 414000 <__fxstatat@plt+0x11040>
  40f708:	add	x2, x2, #0xf8
  40f70c:	mov	w1, w22
  40f710:	mov	w0, w21
  40f714:	bl	402850 <error@plt>
  40f718:	b	40f6e4 <__fxstatat@plt+0xc724>
  40f71c:	bl	402f10 <__errno_location@plt>
  40f720:	ldr	w19, [x0]
  40f724:	mov	w2, #0x5                   	// #5
  40f728:	adrp	x1, 414000 <__fxstatat@plt+0x11040>
  40f72c:	add	x1, x1, #0xf38
  40f730:	mov	x0, #0x0                   	// #0
  40f734:	bl	402e70 <dcgettext@plt>
  40f738:	mov	x2, x0
  40f73c:	mov	w1, w19
  40f740:	mov	w0, #0x0                   	// #0
  40f744:	bl	402850 <error@plt>
  40f748:	bl	402bc0 <abort@plt>
  40f74c:	stp	x29, x30, [sp, #-48]!
  40f750:	mov	x29, sp
  40f754:	ldp	x4, x5, [x3]
  40f758:	stp	x4, x5, [sp, #16]
  40f75c:	ldp	x4, x5, [x3, #16]
  40f760:	stp	x4, x5, [sp, #32]
  40f764:	add	x5, sp, #0x10
  40f768:	mov	x4, x2
  40f76c:	mov	w3, #0x0                   	// #0
  40f770:	mov	x2, #0x0                   	// #0
  40f774:	bl	40f678 <__fxstatat@plt+0xc6b8>
  40f778:	ldp	x29, x30, [sp], #48
  40f77c:	ret
  40f780:	sub	sp, sp, #0x50
  40f784:	stp	x29, x30, [sp, #32]
  40f788:	add	x29, sp, #0x20
  40f78c:	stp	x19, x20, [sp, #48]
  40f790:	str	x21, [sp, #64]
  40f794:	mov	x21, x0
  40f798:	mov	x20, x4
  40f79c:	mov	x19, x5
  40f7a0:	cbz	x1, 40f864 <__fxstatat@plt+0xc8a4>
  40f7a4:	mov	x5, x3
  40f7a8:	mov	x4, x2
  40f7ac:	mov	x3, x1
  40f7b0:	adrp	x2, 414000 <__fxstatat@plt+0x11040>
  40f7b4:	add	x2, x2, #0xf58
  40f7b8:	mov	w1, #0x1                   	// #1
  40f7bc:	bl	402c60 <__fprintf_chk@plt>
  40f7c0:	mov	w2, #0x5                   	// #5
  40f7c4:	adrp	x1, 414000 <__fxstatat@plt+0x11040>
  40f7c8:	add	x1, x1, #0xf70
  40f7cc:	mov	x0, #0x0                   	// #0
  40f7d0:	bl	402e70 <dcgettext@plt>
  40f7d4:	mov	w4, #0x7e3                 	// #2019
  40f7d8:	mov	x3, x0
  40f7dc:	adrp	x2, 415000 <__fxstatat@plt+0x12040>
  40f7e0:	add	x2, x2, #0x268
  40f7e4:	mov	w1, #0x1                   	// #1
  40f7e8:	mov	x0, x21
  40f7ec:	bl	402c60 <__fprintf_chk@plt>
  40f7f0:	mov	w2, #0x5                   	// #5
  40f7f4:	adrp	x1, 414000 <__fxstatat@plt+0x11040>
  40f7f8:	add	x1, x1, #0xf78
  40f7fc:	mov	x0, #0x0                   	// #0
  40f800:	bl	402e70 <dcgettext@plt>
  40f804:	mov	x1, x21
  40f808:	bl	402e80 <fputs_unlocked@plt>
  40f80c:	cmp	x19, #0x5
  40f810:	b.eq	40f9f8 <__fxstatat@plt+0xca38>  // b.none
  40f814:	b.hi	40f8c8 <__fxstatat@plt+0xc908>  // b.pmore
  40f818:	cmp	x19, #0x2
  40f81c:	b.eq	40f994 <__fxstatat@plt+0xc9d4>  // b.none
  40f820:	b.ls	40f880 <__fxstatat@plt+0xc8c0>  // b.plast
  40f824:	cmp	x19, #0x3
  40f828:	b.eq	40f9c4 <__fxstatat@plt+0xca04>  // b.none
  40f82c:	mov	w2, #0x5                   	// #5
  40f830:	adrp	x1, 415000 <__fxstatat@plt+0x12040>
  40f834:	add	x1, x1, #0x90
  40f838:	mov	x0, #0x0                   	// #0
  40f83c:	bl	402e70 <dcgettext@plt>
  40f840:	ldr	x6, [x20, #24]
  40f844:	ldr	x5, [x20, #16]
  40f848:	ldr	x4, [x20, #8]
  40f84c:	ldr	x3, [x20]
  40f850:	mov	x2, x0
  40f854:	mov	w1, #0x1                   	// #1
  40f858:	mov	x0, x21
  40f85c:	bl	402c60 <__fprintf_chk@plt>
  40f860:	b	40f8b4 <__fxstatat@plt+0xc8f4>
  40f864:	mov	x4, x3
  40f868:	mov	x3, x2
  40f86c:	adrp	x2, 414000 <__fxstatat@plt+0x11040>
  40f870:	add	x2, x2, #0xf68
  40f874:	mov	w1, #0x1                   	// #1
  40f878:	bl	402c60 <__fprintf_chk@plt>
  40f87c:	b	40f7c0 <__fxstatat@plt+0xc800>
  40f880:	cbz	x19, 40f8b4 <__fxstatat@plt+0xc8f4>
  40f884:	cmp	x19, #0x1
  40f888:	b.ne	40facc <__fxstatat@plt+0xcb0c>  // b.any
  40f88c:	mov	w2, #0x5                   	// #5
  40f890:	adrp	x1, 415000 <__fxstatat@plt+0x12040>
  40f894:	add	x1, x1, #0x48
  40f898:	mov	x0, #0x0                   	// #0
  40f89c:	bl	402e70 <dcgettext@plt>
  40f8a0:	ldr	x3, [x20]
  40f8a4:	mov	x2, x0
  40f8a8:	mov	w1, #0x1                   	// #1
  40f8ac:	mov	x0, x21
  40f8b0:	bl	402c60 <__fprintf_chk@plt>
  40f8b4:	ldp	x19, x20, [sp, #48]
  40f8b8:	ldr	x21, [sp, #64]
  40f8bc:	ldp	x29, x30, [sp, #32]
  40f8c0:	add	sp, sp, #0x50
  40f8c4:	ret
  40f8c8:	cmp	x19, #0x8
  40f8cc:	b.eq	40fa78 <__fxstatat@plt+0xcab8>  // b.none
  40f8d0:	b.ls	40f938 <__fxstatat@plt+0xc978>  // b.plast
  40f8d4:	cmp	x19, #0x9
  40f8d8:	b.ne	40facc <__fxstatat@plt+0xcb0c>  // b.any
  40f8dc:	mov	w2, #0x5                   	// #5
  40f8e0:	adrp	x1, 415000 <__fxstatat@plt+0x12040>
  40f8e4:	add	x1, x1, #0x160
  40f8e8:	mov	x0, #0x0                   	// #0
  40f8ec:	bl	402e70 <dcgettext@plt>
  40f8f0:	ldr	x1, [x20, #64]
  40f8f4:	str	x1, [sp, #24]
  40f8f8:	ldr	x1, [x20, #56]
  40f8fc:	str	x1, [sp, #16]
  40f900:	ldr	x1, [x20, #48]
  40f904:	str	x1, [sp, #8]
  40f908:	ldr	x1, [x20, #40]
  40f90c:	str	x1, [sp]
  40f910:	ldr	x7, [x20, #32]
  40f914:	ldr	x6, [x20, #24]
  40f918:	ldr	x5, [x20, #16]
  40f91c:	ldr	x4, [x20, #8]
  40f920:	ldr	x3, [x20]
  40f924:	mov	x2, x0
  40f928:	mov	w1, #0x1                   	// #1
  40f92c:	mov	x0, x21
  40f930:	bl	402c60 <__fprintf_chk@plt>
  40f934:	b	40f8b4 <__fxstatat@plt+0xc8f4>
  40f938:	cmp	x19, #0x6
  40f93c:	b.eq	40fa34 <__fxstatat@plt+0xca74>  // b.none
  40f940:	cmp	x19, #0x7
  40f944:	b.ne	40facc <__fxstatat@plt+0xcb0c>  // b.any
  40f948:	mov	w2, #0x5                   	// #5
  40f94c:	adrp	x1, 415000 <__fxstatat@plt+0x12040>
  40f950:	add	x1, x1, #0x100
  40f954:	mov	x0, #0x0                   	// #0
  40f958:	bl	402e70 <dcgettext@plt>
  40f95c:	ldr	x1, [x20, #48]
  40f960:	str	x1, [sp, #8]
  40f964:	ldr	x1, [x20, #40]
  40f968:	str	x1, [sp]
  40f96c:	ldr	x7, [x20, #32]
  40f970:	ldr	x6, [x20, #24]
  40f974:	ldr	x5, [x20, #16]
  40f978:	ldr	x4, [x20, #8]
  40f97c:	ldr	x3, [x20]
  40f980:	mov	x2, x0
  40f984:	mov	w1, #0x1                   	// #1
  40f988:	mov	x0, x21
  40f98c:	bl	402c60 <__fprintf_chk@plt>
  40f990:	b	40f8b4 <__fxstatat@plt+0xc8f4>
  40f994:	mov	w2, #0x5                   	// #5
  40f998:	adrp	x1, 415000 <__fxstatat@plt+0x12040>
  40f99c:	add	x1, x1, #0x58
  40f9a0:	mov	x0, #0x0                   	// #0
  40f9a4:	bl	402e70 <dcgettext@plt>
  40f9a8:	ldr	x4, [x20, #8]
  40f9ac:	ldr	x3, [x20]
  40f9b0:	mov	x2, x0
  40f9b4:	mov	w1, #0x1                   	// #1
  40f9b8:	mov	x0, x21
  40f9bc:	bl	402c60 <__fprintf_chk@plt>
  40f9c0:	b	40f8b4 <__fxstatat@plt+0xc8f4>
  40f9c4:	mov	w2, #0x5                   	// #5
  40f9c8:	adrp	x1, 415000 <__fxstatat@plt+0x12040>
  40f9cc:	add	x1, x1, #0x70
  40f9d0:	mov	x0, #0x0                   	// #0
  40f9d4:	bl	402e70 <dcgettext@plt>
  40f9d8:	ldr	x5, [x20, #16]
  40f9dc:	ldr	x4, [x20, #8]
  40f9e0:	ldr	x3, [x20]
  40f9e4:	mov	x2, x0
  40f9e8:	mov	w1, #0x1                   	// #1
  40f9ec:	mov	x0, x21
  40f9f0:	bl	402c60 <__fprintf_chk@plt>
  40f9f4:	b	40f8b4 <__fxstatat@plt+0xc8f4>
  40f9f8:	mov	w2, #0x5                   	// #5
  40f9fc:	adrp	x1, 415000 <__fxstatat@plt+0x12040>
  40fa00:	add	x1, x1, #0xb0
  40fa04:	mov	x0, #0x0                   	// #0
  40fa08:	bl	402e70 <dcgettext@plt>
  40fa0c:	ldr	x7, [x20, #32]
  40fa10:	ldr	x6, [x20, #24]
  40fa14:	ldr	x5, [x20, #16]
  40fa18:	ldr	x4, [x20, #8]
  40fa1c:	ldr	x3, [x20]
  40fa20:	mov	x2, x0
  40fa24:	mov	w1, #0x1                   	// #1
  40fa28:	mov	x0, x21
  40fa2c:	bl	402c60 <__fprintf_chk@plt>
  40fa30:	b	40f8b4 <__fxstatat@plt+0xc8f4>
  40fa34:	mov	w2, #0x5                   	// #5
  40fa38:	adrp	x1, 415000 <__fxstatat@plt+0x12040>
  40fa3c:	add	x1, x1, #0xd8
  40fa40:	mov	x0, #0x0                   	// #0
  40fa44:	bl	402e70 <dcgettext@plt>
  40fa48:	ldr	x1, [x20, #40]
  40fa4c:	str	x1, [sp]
  40fa50:	ldr	x7, [x20, #32]
  40fa54:	ldr	x6, [x20, #24]
  40fa58:	ldr	x5, [x20, #16]
  40fa5c:	ldr	x4, [x20, #8]
  40fa60:	ldr	x3, [x20]
  40fa64:	mov	x2, x0
  40fa68:	mov	w1, #0x1                   	// #1
  40fa6c:	mov	x0, x21
  40fa70:	bl	402c60 <__fprintf_chk@plt>
  40fa74:	b	40f8b4 <__fxstatat@plt+0xc8f4>
  40fa78:	mov	w2, #0x5                   	// #5
  40fa7c:	adrp	x1, 415000 <__fxstatat@plt+0x12040>
  40fa80:	add	x1, x1, #0x130
  40fa84:	mov	x0, #0x0                   	// #0
  40fa88:	bl	402e70 <dcgettext@plt>
  40fa8c:	ldr	x1, [x20, #56]
  40fa90:	str	x1, [sp, #16]
  40fa94:	ldr	x1, [x20, #48]
  40fa98:	str	x1, [sp, #8]
  40fa9c:	ldr	x1, [x20, #40]
  40faa0:	str	x1, [sp]
  40faa4:	ldr	x7, [x20, #32]
  40faa8:	ldr	x6, [x20, #24]
  40faac:	ldr	x5, [x20, #16]
  40fab0:	ldr	x4, [x20, #8]
  40fab4:	ldr	x3, [x20]
  40fab8:	mov	x2, x0
  40fabc:	mov	w1, #0x1                   	// #1
  40fac0:	mov	x0, x21
  40fac4:	bl	402c60 <__fprintf_chk@plt>
  40fac8:	b	40f8b4 <__fxstatat@plt+0xc8f4>
  40facc:	mov	w2, #0x5                   	// #5
  40fad0:	adrp	x1, 415000 <__fxstatat@plt+0x12040>
  40fad4:	add	x1, x1, #0x198
  40fad8:	mov	x0, #0x0                   	// #0
  40fadc:	bl	402e70 <dcgettext@plt>
  40fae0:	ldr	x1, [x20, #64]
  40fae4:	str	x1, [sp, #24]
  40fae8:	ldr	x1, [x20, #56]
  40faec:	str	x1, [sp, #16]
  40faf0:	ldr	x1, [x20, #48]
  40faf4:	str	x1, [sp, #8]
  40faf8:	ldr	x1, [x20, #40]
  40fafc:	str	x1, [sp]
  40fb00:	ldr	x7, [x20, #32]
  40fb04:	ldr	x6, [x20, #24]
  40fb08:	ldr	x5, [x20, #16]
  40fb0c:	ldr	x4, [x20, #8]
  40fb10:	ldr	x3, [x20]
  40fb14:	mov	x2, x0
  40fb18:	mov	w1, #0x1                   	// #1
  40fb1c:	mov	x0, x21
  40fb20:	bl	402c60 <__fprintf_chk@plt>
  40fb24:	b	40f8b4 <__fxstatat@plt+0xc8f4>
  40fb28:	stp	x29, x30, [sp, #-16]!
  40fb2c:	mov	x29, sp
  40fb30:	ldr	x5, [x4]
  40fb34:	cbz	x5, 40fb54 <__fxstatat@plt+0xcb94>
  40fb38:	mov	x5, #0x0                   	// #0
  40fb3c:	add	x5, x5, #0x1
  40fb40:	ldr	x6, [x4, x5, lsl #3]
  40fb44:	cbnz	x6, 40fb3c <__fxstatat@plt+0xcb7c>
  40fb48:	bl	40f780 <__fxstatat@plt+0xc7c0>
  40fb4c:	ldp	x29, x30, [sp], #16
  40fb50:	ret
  40fb54:	mov	x5, #0x0                   	// #0
  40fb58:	b	40fb48 <__fxstatat@plt+0xcb88>
  40fb5c:	stp	x29, x30, [sp, #-96]!
  40fb60:	mov	x29, sp
  40fb64:	ldr	x7, [x4]
  40fb68:	ldr	w8, [x4, #24]
  40fb6c:	ldr	x11, [x4, #8]
  40fb70:	add	x4, sp, #0x10
  40fb74:	mov	x5, #0x0                   	// #0
  40fb78:	b	40fbb4 <__fxstatat@plt+0xcbf4>
  40fb7c:	add	w9, w8, #0x8
  40fb80:	cmp	w9, #0x0
  40fb84:	b.le	40fbc8 <__fxstatat@plt+0xcc08>
  40fb88:	add	x10, x7, #0xf
  40fb8c:	mov	w8, w9
  40fb90:	mov	x6, x7
  40fb94:	and	x7, x10, #0xfffffffffffffff8
  40fb98:	ldr	x6, [x6]
  40fb9c:	str	x6, [x4]
  40fba0:	cbz	x6, 40fbd4 <__fxstatat@plt+0xcc14>
  40fba4:	add	x5, x5, #0x1
  40fba8:	add	x4, x4, #0x8
  40fbac:	cmp	x5, #0xa
  40fbb0:	b.eq	40fbd4 <__fxstatat@plt+0xcc14>  // b.none
  40fbb4:	tbnz	w8, #31, 40fb7c <__fxstatat@plt+0xcbbc>
  40fbb8:	add	x9, x7, #0xf
  40fbbc:	mov	x6, x7
  40fbc0:	and	x7, x9, #0xfffffffffffffff8
  40fbc4:	b	40fb98 <__fxstatat@plt+0xcbd8>
  40fbc8:	add	x6, x11, w8, sxtw
  40fbcc:	mov	w8, w9
  40fbd0:	b	40fb98 <__fxstatat@plt+0xcbd8>
  40fbd4:	add	x4, sp, #0x10
  40fbd8:	bl	40f780 <__fxstatat@plt+0xc7c0>
  40fbdc:	ldp	x29, x30, [sp], #96
  40fbe0:	ret
  40fbe4:	stp	x29, x30, [sp, #-240]!
  40fbe8:	mov	x29, sp
  40fbec:	str	x4, [sp, #208]
  40fbf0:	str	x5, [sp, #216]
  40fbf4:	str	x6, [sp, #224]
  40fbf8:	str	x7, [sp, #232]
  40fbfc:	str	q0, [sp, #80]
  40fc00:	str	q1, [sp, #96]
  40fc04:	str	q2, [sp, #112]
  40fc08:	str	q3, [sp, #128]
  40fc0c:	str	q4, [sp, #144]
  40fc10:	str	q5, [sp, #160]
  40fc14:	str	q6, [sp, #176]
  40fc18:	str	q7, [sp, #192]
  40fc1c:	add	x4, sp, #0xf0
  40fc20:	str	x4, [sp, #48]
  40fc24:	str	x4, [sp, #56]
  40fc28:	add	x4, sp, #0xd0
  40fc2c:	str	x4, [sp, #64]
  40fc30:	mov	w4, #0xffffffe0            	// #-32
  40fc34:	str	w4, [sp, #72]
  40fc38:	mov	w4, #0xffffff80            	// #-128
  40fc3c:	str	w4, [sp, #76]
  40fc40:	ldp	x4, x5, [sp, #48]
  40fc44:	stp	x4, x5, [sp, #16]
  40fc48:	ldp	x4, x5, [sp, #64]
  40fc4c:	stp	x4, x5, [sp, #32]
  40fc50:	add	x4, sp, #0x10
  40fc54:	bl	40fb5c <__fxstatat@plt+0xcb9c>
  40fc58:	ldp	x29, x30, [sp], #240
  40fc5c:	ret
  40fc60:	stp	x29, x30, [sp, #-16]!
  40fc64:	mov	x29, sp
  40fc68:	mov	w2, #0x5                   	// #5
  40fc6c:	adrp	x1, 415000 <__fxstatat@plt+0x12040>
  40fc70:	add	x1, x1, #0x1d8
  40fc74:	mov	x0, #0x0                   	// #0
  40fc78:	bl	402e70 <dcgettext@plt>
  40fc7c:	adrp	x2, 415000 <__fxstatat@plt+0x12040>
  40fc80:	add	x2, x2, #0x1f0
  40fc84:	mov	x1, x0
  40fc88:	mov	w0, #0x1                   	// #1
  40fc8c:	bl	402a90 <__printf_chk@plt>
  40fc90:	mov	w2, #0x5                   	// #5
  40fc94:	adrp	x1, 415000 <__fxstatat@plt+0x12040>
  40fc98:	add	x1, x1, #0x208
  40fc9c:	mov	x0, #0x0                   	// #0
  40fca0:	bl	402e70 <dcgettext@plt>
  40fca4:	adrp	x3, 413000 <__fxstatat@plt+0x10040>
  40fca8:	add	x3, x3, #0xc0
  40fcac:	adrp	x2, 413000 <__fxstatat@plt+0x10040>
  40fcb0:	add	x2, x2, #0xe8
  40fcb4:	mov	x1, x0
  40fcb8:	mov	w0, #0x1                   	// #1
  40fcbc:	bl	402a90 <__printf_chk@plt>
  40fcc0:	mov	w2, #0x5                   	// #5
  40fcc4:	adrp	x1, 415000 <__fxstatat@plt+0x12040>
  40fcc8:	add	x1, x1, #0x220
  40fccc:	mov	x0, #0x0                   	// #0
  40fcd0:	bl	402e70 <dcgettext@plt>
  40fcd4:	adrp	x1, 429000 <__fxstatat@plt+0x26040>
  40fcd8:	ldr	x1, [x1, #1184]
  40fcdc:	bl	402e80 <fputs_unlocked@plt>
  40fce0:	ldp	x29, x30, [sp], #16
  40fce4:	ret
  40fce8:	adrp	x0, 429000 <__fxstatat@plt+0x26040>
  40fcec:	ldrb	w0, [x0, #2744]
  40fcf0:	cbz	w0, 40fd00 <__fxstatat@plt+0xcd40>
  40fcf4:	adrp	x0, 429000 <__fxstatat@plt+0x26040>
  40fcf8:	ldrb	w0, [x0, #2745]
  40fcfc:	ret
  40fd00:	stp	x29, x30, [sp, #-16]!
  40fd04:	mov	x29, sp
  40fd08:	bl	402880 <geteuid@plt>
  40fd0c:	adrp	x1, 429000 <__fxstatat@plt+0x26040>
  40fd10:	add	x2, x1, #0xab8
  40fd14:	cmp	w0, #0x0
  40fd18:	cset	w0, eq  // eq = none
  40fd1c:	strb	w0, [x2, #1]
  40fd20:	mov	w0, #0x1                   	// #1
  40fd24:	strb	w0, [x1, #2744]
  40fd28:	adrp	x0, 429000 <__fxstatat@plt+0x26040>
  40fd2c:	ldrb	w0, [x0, #2745]
  40fd30:	ldp	x29, x30, [sp], #16
  40fd34:	ret
  40fd38:	stp	x29, x30, [sp, #-32]!
  40fd3c:	mov	x29, sp
  40fd40:	str	x19, [sp, #16]
  40fd44:	mov	x19, x0
  40fd48:	bl	4029f0 <malloc@plt>
  40fd4c:	cmp	x0, #0x0
  40fd50:	ccmp	x19, #0x0, #0x4, eq  // eq = none
  40fd54:	b.ne	40fd64 <__fxstatat@plt+0xcda4>  // b.any
  40fd58:	ldr	x19, [sp, #16]
  40fd5c:	ldp	x29, x30, [sp], #32
  40fd60:	ret
  40fd64:	bl	40ffc4 <__fxstatat@plt+0xd004>
  40fd68:	stp	x29, x30, [sp, #-16]!
  40fd6c:	mov	x29, sp
  40fd70:	mul	x3, x0, x1
  40fd74:	umulh	x2, x0, x1
  40fd78:	cmp	x2, #0x0
  40fd7c:	cset	x2, ne  // ne = any
  40fd80:	cmp	x3, #0x0
  40fd84:	csinc	x2, x2, xzr, ge  // ge = tcont
  40fd88:	cbnz	w2, 40fd9c <__fxstatat@plt+0xcddc>
  40fd8c:	mul	x0, x0, x1
  40fd90:	bl	40fd38 <__fxstatat@plt+0xcd78>
  40fd94:	ldp	x29, x30, [sp], #16
  40fd98:	ret
  40fd9c:	bl	40ffc4 <__fxstatat@plt+0xd004>
  40fda0:	stp	x29, x30, [sp, #-16]!
  40fda4:	mov	x29, sp
  40fda8:	bl	40fd38 <__fxstatat@plt+0xcd78>
  40fdac:	ldp	x29, x30, [sp], #16
  40fdb0:	ret
  40fdb4:	stp	x29, x30, [sp, #-32]!
  40fdb8:	mov	x29, sp
  40fdbc:	cmp	x1, #0x0
  40fdc0:	ccmp	x0, #0x0, #0x4, eq  // eq = none
  40fdc4:	b.ne	40fdec <__fxstatat@plt+0xce2c>  // b.any
  40fdc8:	str	x19, [sp, #16]
  40fdcc:	mov	x19, x1
  40fdd0:	bl	402b10 <realloc@plt>
  40fdd4:	cmp	x0, #0x0
  40fdd8:	ccmp	x19, #0x0, #0x4, eq  // eq = none
  40fddc:	b.ne	40fdf8 <__fxstatat@plt+0xce38>  // b.any
  40fde0:	ldr	x19, [sp, #16]
  40fde4:	ldp	x29, x30, [sp], #32
  40fde8:	ret
  40fdec:	bl	402ce0 <free@plt>
  40fdf0:	mov	x0, #0x0                   	// #0
  40fdf4:	b	40fde4 <__fxstatat@plt+0xce24>
  40fdf8:	bl	40ffc4 <__fxstatat@plt+0xd004>
  40fdfc:	stp	x29, x30, [sp, #-16]!
  40fe00:	mov	x29, sp
  40fe04:	mul	x4, x1, x2
  40fe08:	umulh	x3, x1, x2
  40fe0c:	cmp	x3, #0x0
  40fe10:	cset	x3, ne  // ne = any
  40fe14:	cmp	x4, #0x0
  40fe18:	csinc	x3, x3, xzr, ge  // ge = tcont
  40fe1c:	cbnz	w3, 40fe30 <__fxstatat@plt+0xce70>
  40fe20:	mul	x1, x1, x2
  40fe24:	bl	40fdb4 <__fxstatat@plt+0xcdf4>
  40fe28:	ldp	x29, x30, [sp], #16
  40fe2c:	ret
  40fe30:	bl	40ffc4 <__fxstatat@plt+0xd004>
  40fe34:	stp	x29, x30, [sp, #-16]!
  40fe38:	mov	x29, sp
  40fe3c:	ldr	x3, [x1]
  40fe40:	cbz	x0, 40fe74 <__fxstatat@plt+0xceb4>
  40fe44:	mov	x4, #0x5555555555555555    	// #6148914691236517205
  40fe48:	movk	x4, #0x5554
  40fe4c:	udiv	x4, x4, x2
  40fe50:	cmp	x4, x3
  40fe54:	b.ls	40fea8 <__fxstatat@plt+0xcee8>  // b.plast
  40fe58:	add	x4, x3, #0x1
  40fe5c:	add	x3, x4, x3, lsr #1
  40fe60:	str	x3, [x1]
  40fe64:	mul	x1, x3, x2
  40fe68:	bl	40fdb4 <__fxstatat@plt+0xcdf4>
  40fe6c:	ldp	x29, x30, [sp], #16
  40fe70:	ret
  40fe74:	cbnz	x3, 40fe88 <__fxstatat@plt+0xcec8>
  40fe78:	mov	x3, #0x80                  	// #128
  40fe7c:	udiv	x3, x3, x2
  40fe80:	cmp	x2, #0x80
  40fe84:	cinc	x3, x3, hi  // hi = pmore
  40fe88:	mul	x5, x3, x2
  40fe8c:	umulh	x4, x3, x2
  40fe90:	cmp	x4, #0x0
  40fe94:	cset	x4, ne  // ne = any
  40fe98:	cmp	x5, #0x0
  40fe9c:	csinc	x4, x4, xzr, ge  // ge = tcont
  40fea0:	cbz	w4, 40fe60 <__fxstatat@plt+0xcea0>
  40fea4:	bl	40ffc4 <__fxstatat@plt+0xd004>
  40fea8:	bl	40ffc4 <__fxstatat@plt+0xd004>
  40feac:	stp	x29, x30, [sp, #-16]!
  40feb0:	mov	x29, sp
  40feb4:	mov	x2, x1
  40feb8:	ldr	x1, [x1]
  40febc:	cbz	x0, 40fee8 <__fxstatat@plt+0xcf28>
  40fec0:	mov	x3, #0x5555555555555555    	// #6148914691236517205
  40fec4:	movk	x3, #0x5553
  40fec8:	cmp	x1, x3
  40fecc:	b.hi	40fef4 <__fxstatat@plt+0xcf34>  // b.pmore
  40fed0:	add	x3, x1, #0x1
  40fed4:	add	x1, x3, x1, lsr #1
  40fed8:	str	x1, [x2]
  40fedc:	bl	40fdb4 <__fxstatat@plt+0xcdf4>
  40fee0:	ldp	x29, x30, [sp], #16
  40fee4:	ret
  40fee8:	cbz	x1, 40fef8 <__fxstatat@plt+0xcf38>
  40feec:	tbz	x1, #63, 40fed8 <__fxstatat@plt+0xcf18>
  40fef0:	bl	40ffc4 <__fxstatat@plt+0xd004>
  40fef4:	bl	40ffc4 <__fxstatat@plt+0xd004>
  40fef8:	mov	x1, #0x80                  	// #128
  40fefc:	b	40fed8 <__fxstatat@plt+0xcf18>
  40ff00:	stp	x29, x30, [sp, #-32]!
  40ff04:	mov	x29, sp
  40ff08:	str	x19, [sp, #16]
  40ff0c:	mov	x19, x0
  40ff10:	bl	40fd38 <__fxstatat@plt+0xcd78>
  40ff14:	mov	x2, x19
  40ff18:	mov	w1, #0x0                   	// #0
  40ff1c:	bl	402ab0 <memset@plt>
  40ff20:	ldr	x19, [sp, #16]
  40ff24:	ldp	x29, x30, [sp], #32
  40ff28:	ret
  40ff2c:	stp	x29, x30, [sp, #-16]!
  40ff30:	mov	x29, sp
  40ff34:	mul	x3, x0, x1
  40ff38:	umulh	x2, x0, x1
  40ff3c:	cmp	x2, #0x0
  40ff40:	cset	x2, ne  // ne = any
  40ff44:	cmp	x3, #0x0
  40ff48:	csinc	x2, x2, xzr, ge  // ge = tcont
  40ff4c:	cbnz	w2, 40ff60 <__fxstatat@plt+0xcfa0>
  40ff50:	bl	402af0 <calloc@plt>
  40ff54:	cbz	x0, 40ff60 <__fxstatat@plt+0xcfa0>
  40ff58:	ldp	x29, x30, [sp], #16
  40ff5c:	ret
  40ff60:	bl	40ffc4 <__fxstatat@plt+0xd004>
  40ff64:	stp	x29, x30, [sp, #-32]!
  40ff68:	mov	x29, sp
  40ff6c:	stp	x19, x20, [sp, #16]
  40ff70:	mov	x20, x0
  40ff74:	mov	x19, x1
  40ff78:	mov	x0, x1
  40ff7c:	bl	40fd38 <__fxstatat@plt+0xcd78>
  40ff80:	mov	x2, x19
  40ff84:	mov	x1, x20
  40ff88:	bl	402800 <memcpy@plt>
  40ff8c:	ldp	x19, x20, [sp, #16]
  40ff90:	ldp	x29, x30, [sp], #32
  40ff94:	ret
  40ff98:	stp	x29, x30, [sp, #-32]!
  40ff9c:	mov	x29, sp
  40ffa0:	str	x19, [sp, #16]
  40ffa4:	mov	x19, x0
  40ffa8:	bl	402820 <strlen@plt>
  40ffac:	add	x1, x0, #0x1
  40ffb0:	mov	x0, x19
  40ffb4:	bl	40ff64 <__fxstatat@plt+0xcfa4>
  40ffb8:	ldr	x19, [sp, #16]
  40ffbc:	ldp	x29, x30, [sp], #32
  40ffc0:	ret
  40ffc4:	stp	x29, x30, [sp, #-32]!
  40ffc8:	mov	x29, sp
  40ffcc:	str	x19, [sp, #16]
  40ffd0:	adrp	x0, 429000 <__fxstatat@plt+0x26040>
  40ffd4:	ldr	w19, [x0, #1056]
  40ffd8:	mov	w2, #0x5                   	// #5
  40ffdc:	adrp	x1, 415000 <__fxstatat@plt+0x12040>
  40ffe0:	add	x1, x1, #0x298
  40ffe4:	mov	x0, #0x0                   	// #0
  40ffe8:	bl	402e70 <dcgettext@plt>
  40ffec:	mov	x3, x0
  40fff0:	adrp	x2, 414000 <__fxstatat@plt+0x11040>
  40fff4:	add	x2, x2, #0xf8
  40fff8:	mov	w1, #0x0                   	// #0
  40fffc:	mov	w0, w19
  410000:	bl	402850 <error@plt>
  410004:	bl	402bc0 <abort@plt>
  410008:	stp	x29, x30, [sp, #-112]!
  41000c:	mov	x29, sp
  410010:	stp	x19, x20, [sp, #16]
  410014:	stp	x21, x22, [sp, #32]
  410018:	stp	x23, x24, [sp, #48]
  41001c:	stp	x25, x26, [sp, #64]
  410020:	mov	x21, x0
  410024:	mov	x24, x1
  410028:	ldr	x22, [x1]
  41002c:	ldr	w23, [x1, #24]
  410030:	ldp	x0, x1, [x1]
  410034:	stp	x0, x1, [sp, #80]
  410038:	ldp	x0, x1, [x24, #16]
  41003c:	stp	x0, x1, [sp, #96]
  410040:	cbz	x21, 410130 <__fxstatat@plt+0xd170>
  410044:	ldr	x26, [sp, #88]
  410048:	mov	x20, x21
  41004c:	mov	x19, #0x0                   	// #0
  410050:	mov	x25, #0xffffffffffffffff    	// #-1
  410054:	b	41008c <__fxstatat@plt+0xd0cc>
  410058:	add	w2, w1, #0x8
  41005c:	str	w2, [sp, #104]
  410060:	cmp	w2, #0x0
  410064:	b.le	4100a8 <__fxstatat@plt+0xd0e8>
  410068:	add	x1, x0, #0xf
  41006c:	and	x1, x1, #0xfffffffffffffff8
  410070:	str	x1, [sp, #80]
  410074:	ldr	x0, [x0]
  410078:	bl	402820 <strlen@plt>
  41007c:	adds	x0, x0, x19
  410080:	csel	x19, x0, x25, cc  // cc = lo, ul, last
  410084:	subs	x20, x20, #0x1
  410088:	b.eq	410160 <__fxstatat@plt+0xd1a0>  // b.none
  41008c:	ldr	w1, [sp, #104]
  410090:	ldr	x0, [sp, #80]
  410094:	tbnz	w1, #31, 410058 <__fxstatat@plt+0xd098>
  410098:	add	x1, x0, #0xf
  41009c:	and	x1, x1, #0xfffffffffffffff8
  4100a0:	str	x1, [sp, #80]
  4100a4:	b	410074 <__fxstatat@plt+0xd0b4>
  4100a8:	add	x0, x26, w1, sxtw
  4100ac:	b	410074 <__fxstatat@plt+0xd0b4>
  4100b0:	bl	402f10 <__errno_location@plt>
  4100b4:	mov	w1, #0x4b                  	// #75
  4100b8:	str	w1, [x0]
  4100bc:	mov	x26, #0x0                   	// #0
  4100c0:	b	410144 <__fxstatat@plt+0xd184>
  4100c4:	add	w0, w23, #0x8
  4100c8:	cmp	w0, #0x0
  4100cc:	b.le	410120 <__fxstatat@plt+0xd160>
  4100d0:	add	x2, x22, #0xf
  4100d4:	mov	w23, w0
  4100d8:	mov	x1, x22
  4100dc:	and	x22, x2, #0xfffffffffffffff8
  4100e0:	ldr	x25, [x1]
  4100e4:	mov	x0, x25
  4100e8:	bl	402820 <strlen@plt>
  4100ec:	mov	x19, x0
  4100f0:	mov	x2, x0
  4100f4:	mov	x1, x25
  4100f8:	mov	x0, x20
  4100fc:	bl	402800 <memcpy@plt>
  410100:	add	x20, x20, x19
  410104:	subs	x21, x21, #0x1
  410108:	b.eq	410140 <__fxstatat@plt+0xd180>  // b.none
  41010c:	tbnz	w23, #31, 4100c4 <__fxstatat@plt+0xd104>
  410110:	add	x0, x22, #0xf
  410114:	mov	x1, x22
  410118:	and	x22, x0, #0xfffffffffffffff8
  41011c:	b	4100e0 <__fxstatat@plt+0xd120>
  410120:	ldr	x1, [x24, #8]
  410124:	add	x1, x1, w23, sxtw
  410128:	mov	w23, w0
  41012c:	b	4100e0 <__fxstatat@plt+0xd120>
  410130:	mov	x0, #0x1                   	// #1
  410134:	bl	40fd38 <__fxstatat@plt+0xcd78>
  410138:	mov	x20, x0
  41013c:	mov	x26, x0
  410140:	strb	wzr, [x20]
  410144:	mov	x0, x26
  410148:	ldp	x19, x20, [sp, #16]
  41014c:	ldp	x21, x22, [sp, #32]
  410150:	ldp	x23, x24, [sp, #48]
  410154:	ldp	x25, x26, [sp, #64]
  410158:	ldp	x29, x30, [sp], #112
  41015c:	ret
  410160:	mov	x0, #0x7fffffff            	// #2147483647
  410164:	cmp	x19, x0
  410168:	b.hi	4100b0 <__fxstatat@plt+0xd0f0>  // b.pmore
  41016c:	add	x0, x19, #0x1
  410170:	bl	40fd38 <__fxstatat@plt+0xcd78>
  410174:	mov	x26, x0
  410178:	mov	x20, x0
  41017c:	b	41010c <__fxstatat@plt+0xd14c>
  410180:	stp	x29, x30, [sp, #-96]!
  410184:	mov	x29, sp
  410188:	mov	x2, x0
  41018c:	ldrb	w3, [x0]
  410190:	mov	x4, x0
  410194:	mov	x0, #0x0                   	// #0
  410198:	cbz	w3, 4101bc <__fxstatat@plt+0xd1fc>
  41019c:	cmp	w3, #0x25
  4101a0:	b.ne	4101d8 <__fxstatat@plt+0xd218>  // b.any
  4101a4:	ldrb	w3, [x4, #1]
  4101a8:	cmp	w3, #0x73
  4101ac:	b.ne	4101d8 <__fxstatat@plt+0xd218>  // b.any
  4101b0:	add	x0, x0, #0x1
  4101b4:	ldrb	w3, [x4, #2]!
  4101b8:	cbnz	w3, 41019c <__fxstatat@plt+0xd1dc>
  4101bc:	ldp	x2, x3, [x1]
  4101c0:	stp	x2, x3, [sp, #16]
  4101c4:	ldp	x2, x3, [x1, #16]
  4101c8:	stp	x2, x3, [sp, #32]
  4101cc:	add	x1, sp, #0x10
  4101d0:	bl	410008 <__fxstatat@plt+0xd048>
  4101d4:	b	410208 <__fxstatat@plt+0xd248>
  4101d8:	ldp	x4, x5, [x1]
  4101dc:	stp	x4, x5, [sp, #56]
  4101e0:	ldp	x0, x1, [x1, #16]
  4101e4:	stp	x0, x1, [sp, #72]
  4101e8:	stp	x4, x5, [sp, #16]
  4101ec:	stp	x0, x1, [sp, #32]
  4101f0:	add	x3, sp, #0x10
  4101f4:	mov	w1, #0x1                   	// #1
  4101f8:	add	x0, sp, #0x58
  4101fc:	bl	402a30 <__vasprintf_chk@plt>
  410200:	tbnz	w0, #31, 410210 <__fxstatat@plt+0xd250>
  410204:	ldr	x0, [sp, #88]
  410208:	ldp	x29, x30, [sp], #96
  41020c:	ret
  410210:	bl	402f10 <__errno_location@plt>
  410214:	ldr	w1, [x0]
  410218:	mov	x0, #0x0                   	// #0
  41021c:	cmp	w1, #0xc
  410220:	b.ne	410208 <__fxstatat@plt+0xd248>  // b.any
  410224:	bl	40ffc4 <__fxstatat@plt+0xd004>
  410228:	stp	x29, x30, [sp, #-48]!
  41022c:	mov	x29, sp
  410230:	str	x19, [sp, #16]
  410234:	str	xzr, [sp, #40]
  410238:	str	xzr, [sp, #32]
  41023c:	adrp	x0, 429000 <__fxstatat@plt+0x26040>
  410240:	ldr	x3, [x0, #1192]
  410244:	mov	w2, #0xa                   	// #10
  410248:	add	x1, sp, #0x20
  41024c:	add	x0, sp, #0x28
  410250:	bl	402f40 <__getdelim@plt>
  410254:	mov	w19, #0x0                   	// #0
  410258:	cmp	x0, #0x0
  41025c:	b.le	410284 <__fxstatat@plt+0xd2c4>
  410260:	sub	x0, x0, #0x1
  410264:	ldr	x1, [sp, #40]
  410268:	ldrb	w2, [x1, x0]
  41026c:	cmp	w2, #0xa
  410270:	b.eq	41029c <__fxstatat@plt+0xd2dc>  // b.none
  410274:	ldr	x0, [sp, #40]
  410278:	bl	402860 <rpmatch@plt>
  41027c:	cmp	w0, #0x0
  410280:	cset	w19, gt
  410284:	ldr	x0, [sp, #40]
  410288:	bl	402ce0 <free@plt>
  41028c:	mov	w0, w19
  410290:	ldr	x19, [sp, #16]
  410294:	ldp	x29, x30, [sp], #48
  410298:	ret
  41029c:	strb	wzr, [x1, x0]
  4102a0:	b	410274 <__fxstatat@plt+0xd2b4>
  4102a4:	stp	x29, x30, [sp, #-32]!
  4102a8:	mov	x29, sp
  4102ac:	str	x19, [sp, #16]
  4102b0:	mov	x19, x0
  4102b4:	cbz	x0, 4102c0 <__fxstatat@plt+0xd300>
  4102b8:	bl	402e90 <__freading@plt>
  4102bc:	cbnz	w0, 4102d4 <__fxstatat@plt+0xd314>
  4102c0:	mov	x0, x19
  4102c4:	bl	402de0 <fflush@plt>
  4102c8:	ldr	x19, [sp, #16]
  4102cc:	ldp	x29, x30, [sp], #32
  4102d0:	ret
  4102d4:	ldr	w0, [x19]
  4102d8:	tbnz	w0, #8, 4102e8 <__fxstatat@plt+0xd328>
  4102dc:	mov	x0, x19
  4102e0:	bl	402de0 <fflush@plt>
  4102e4:	b	4102c8 <__fxstatat@plt+0xd308>
  4102e8:	mov	w2, #0x1                   	// #1
  4102ec:	mov	x1, #0x0                   	// #0
  4102f0:	mov	x0, x19
  4102f4:	bl	410340 <__fxstatat@plt+0xd380>
  4102f8:	b	4102dc <__fxstatat@plt+0xd31c>
  4102fc:	ldr	x2, [x0, #40]
  410300:	ldr	x1, [x0, #32]
  410304:	cmp	x2, x1
  410308:	b.hi	410338 <__fxstatat@plt+0xd378>  // b.pmore
  41030c:	ldr	x1, [x0, #16]
  410310:	ldr	x2, [x0, #8]
  410314:	sub	x1, x1, x2
  410318:	ldr	w3, [x0]
  41031c:	mov	x2, #0x0                   	// #0
  410320:	tbz	w3, #8, 410330 <__fxstatat@plt+0xd370>
  410324:	ldr	x2, [x0, #88]
  410328:	ldr	x0, [x0, #72]
  41032c:	sub	x2, x2, x0
  410330:	add	x0, x1, x2
  410334:	ret
  410338:	mov	x0, #0x0                   	// #0
  41033c:	b	410334 <__fxstatat@plt+0xd374>
  410340:	stp	x29, x30, [sp, #-48]!
  410344:	mov	x29, sp
  410348:	stp	x19, x20, [sp, #16]
  41034c:	str	x21, [sp, #32]
  410350:	mov	x19, x0
  410354:	mov	x20, x1
  410358:	mov	w21, w2
  41035c:	ldr	x1, [x0, #16]
  410360:	ldr	x0, [x0, #8]
  410364:	cmp	x1, x0
  410368:	b.eq	41038c <__fxstatat@plt+0xd3cc>  // b.none
  41036c:	mov	w2, w21
  410370:	mov	x1, x20
  410374:	mov	x0, x19
  410378:	bl	402cd0 <fseeko@plt>
  41037c:	ldp	x19, x20, [sp, #16]
  410380:	ldr	x21, [sp, #32]
  410384:	ldp	x29, x30, [sp], #48
  410388:	ret
  41038c:	ldr	x1, [x19, #40]
  410390:	ldr	x0, [x19, #32]
  410394:	cmp	x1, x0
  410398:	b.ne	41036c <__fxstatat@plt+0xd3ac>  // b.any
  41039c:	ldr	x0, [x19, #72]
  4103a0:	cbnz	x0, 41036c <__fxstatat@plt+0xd3ac>
  4103a4:	mov	x0, x19
  4103a8:	bl	402990 <fileno@plt>
  4103ac:	mov	w2, w21
  4103b0:	mov	x1, x20
  4103b4:	bl	402950 <lseek@plt>
  4103b8:	cmn	x0, #0x1
  4103bc:	b.eq	4103d8 <__fxstatat@plt+0xd418>  // b.none
  4103c0:	ldr	w1, [x19]
  4103c4:	and	w1, w1, #0xffffffef
  4103c8:	str	w1, [x19]
  4103cc:	str	x0, [x19, #144]
  4103d0:	mov	w0, #0x0                   	// #0
  4103d4:	b	41037c <__fxstatat@plt+0xd3bc>
  4103d8:	mov	w0, #0xffffffff            	// #-1
  4103dc:	b	41037c <__fxstatat@plt+0xd3bc>
  4103e0:	stp	x29, x30, [sp, #-64]!
  4103e4:	mov	x29, sp
  4103e8:	stp	x19, x20, [sp, #16]
  4103ec:	stp	x21, x22, [sp, #32]
  4103f0:	mov	x19, x0
  4103f4:	mov	x22, x1
  4103f8:	mov	x21, x2
  4103fc:	cmp	x0, #0x0
  410400:	add	x0, sp, #0x3c
  410404:	csel	x19, x0, x19, eq  // eq = none
  410408:	mov	x0, x19
  41040c:	bl	4027f0 <mbrtowc@plt>
  410410:	mov	x20, x0
  410414:	cmp	x21, #0x0
  410418:	ccmn	x0, #0x3, #0x0, ne  // ne = any
  41041c:	b.hi	410434 <__fxstatat@plt+0xd474>  // b.pmore
  410420:	mov	x0, x20
  410424:	ldp	x19, x20, [sp, #16]
  410428:	ldp	x21, x22, [sp, #32]
  41042c:	ldp	x29, x30, [sp], #64
  410430:	ret
  410434:	mov	w0, #0x0                   	// #0
  410438:	bl	410ac0 <__fxstatat@plt+0xdb00>
  41043c:	and	w0, w0, #0xff
  410440:	cbnz	w0, 410420 <__fxstatat@plt+0xd460>
  410444:	ldrb	w0, [x22]
  410448:	str	w0, [x19]
  41044c:	mov	x20, #0x1                   	// #1
  410450:	b	410420 <__fxstatat@plt+0xd460>
  410454:	stp	x29, x30, [sp, #-32]!
  410458:	mov	x29, sp
  41045c:	and	w3, w1, #0xf000
  410460:	cmp	w3, #0x1, lsl #12
  410464:	ccmp	x2, #0x0, #0x0, eq  // eq = none
  410468:	b.eq	41048c <__fxstatat@plt+0xd4cc>  // b.none
  41046c:	str	x2, [sp, #24]
  410470:	add	x3, sp, #0x18
  410474:	mov	w2, w1
  410478:	mov	x1, x0
  41047c:	mov	w0, #0x0                   	// #0
  410480:	bl	402890 <__xmknod@plt>
  410484:	ldp	x29, x30, [sp], #32
  410488:	ret
  41048c:	and	w1, w1, #0xffffefff
  410490:	bl	402960 <mkfifo@plt>
  410494:	b	410484 <__fxstatat@plt+0xd4c4>
  410498:	stp	x29, x30, [sp, #-64]!
  41049c:	mov	x29, sp
  4104a0:	stp	x19, x20, [sp, #16]
  4104a4:	mov	x19, x0
  4104a8:	add	x2, sp, #0x38
  4104ac:	mov	w1, #0x0                   	// #0
  4104b0:	bl	402d50 <acl_get_entry@plt>
  4104b4:	cmp	w0, #0x0
  4104b8:	b.le	410514 <__fxstatat@plt+0xd554>
  4104bc:	str	x21, [sp, #32]
  4104c0:	mov	w20, #0x20                  	// #32
  4104c4:	mov	w21, #0x1                   	// #1
  4104c8:	add	x1, sp, #0x34
  4104cc:	ldr	x0, [sp, #56]
  4104d0:	bl	402aa0 <acl_get_tag_type@plt>
  4104d4:	tbnz	w0, #31, 41050c <__fxstatat@plt+0xd54c>
  4104d8:	ldr	w1, [sp, #52]
  4104dc:	cmp	w1, #0x1
  4104e0:	ccmp	w1, #0x4, #0x4, ne  // ne = any
  4104e4:	ccmp	w1, w20, #0x4, ne  // ne = any
  4104e8:	b.ne	410520 <__fxstatat@plt+0xd560>  // b.any
  4104ec:	add	x2, sp, #0x38
  4104f0:	mov	w1, w21
  4104f4:	mov	x0, x19
  4104f8:	bl	402d50 <acl_get_entry@plt>
  4104fc:	cmp	w0, #0x0
  410500:	b.gt	4104c8 <__fxstatat@plt+0xd508>
  410504:	ldr	x21, [sp, #32]
  410508:	b	410514 <__fxstatat@plt+0xd554>
  41050c:	mov	w0, #0xffffffff            	// #-1
  410510:	ldr	x21, [sp, #32]
  410514:	ldp	x19, x20, [sp, #16]
  410518:	ldp	x29, x30, [sp], #64
  41051c:	ret
  410520:	mov	w0, #0x1                   	// #1
  410524:	ldr	x21, [sp, #32]
  410528:	b	410514 <__fxstatat@plt+0xd554>
  41052c:	stp	x29, x30, [sp, #-16]!
  410530:	mov	x29, sp
  410534:	bl	402870 <acl_entries@plt>
  410538:	cmp	w0, #0x0
  41053c:	cset	w0, gt
  410540:	ldp	x29, x30, [sp], #16
  410544:	ret
  410548:	stp	x29, x30, [sp, #-32]!
  41054c:	mov	x29, sp
  410550:	str	x19, [sp, #16]
  410554:	mov	x19, x0
  410558:	ldr	x0, [x0, #8]
  41055c:	cbz	x0, 410564 <__fxstatat@plt+0xd5a4>
  410560:	bl	402fb0 <acl_free@plt>
  410564:	ldr	x0, [x19, #16]
  410568:	cbz	x0, 410570 <__fxstatat@plt+0xd5b0>
  41056c:	bl	402fb0 <acl_free@plt>
  410570:	ldr	x19, [sp, #16]
  410574:	ldp	x29, x30, [sp], #32
  410578:	ret
  41057c:	stp	x29, x30, [sp, #-48]!
  410580:	mov	x29, sp
  410584:	stp	x19, x20, [sp, #16]
  410588:	str	x21, [sp, #32]
  41058c:	mov	x21, x0
  410590:	mov	w20, w2
  410594:	mov	x19, x3
  410598:	stp	xzr, xzr, [x3]
  41059c:	stp	xzr, xzr, [x3, #16]
  4105a0:	str	w2, [x3]
  4105a4:	cmn	w1, #0x1
  4105a8:	b.eq	4105e0 <__fxstatat@plt+0xd620>  // b.none
  4105ac:	mov	w0, w1
  4105b0:	bl	402b50 <acl_get_fd@plt>
  4105b4:	str	x0, [x19, #8]
  4105b8:	ldr	x1, [x19, #8]
  4105bc:	cbz	x1, 4105f0 <__fxstatat@plt+0xd630>
  4105c0:	and	w20, w20, #0xf000
  4105c4:	mov	w0, #0x0                   	// #0
  4105c8:	cmp	w20, #0x4, lsl #12
  4105cc:	b.eq	410608 <__fxstatat@plt+0xd648>  // b.none
  4105d0:	ldp	x19, x20, [sp, #16]
  4105d4:	ldr	x21, [sp, #32]
  4105d8:	ldp	x29, x30, [sp], #48
  4105dc:	ret
  4105e0:	mov	w1, #0x8000                	// #32768
  4105e4:	bl	402cc0 <acl_get_file@plt>
  4105e8:	str	x0, [x19, #8]
  4105ec:	b	4105b8 <__fxstatat@plt+0xd5f8>
  4105f0:	bl	402f10 <__errno_location@plt>
  4105f4:	ldr	w0, [x0]
  4105f8:	bl	411a78 <__fxstatat@plt+0xeab8>
  4105fc:	and	w0, w0, #0xff
  410600:	neg	w0, w0
  410604:	b	4105d0 <__fxstatat@plt+0xd610>
  410608:	mov	w1, #0x4000                	// #16384
  41060c:	mov	x0, x21
  410610:	bl	402cc0 <acl_get_file@plt>
  410614:	str	x0, [x19, #16]
  410618:	cmp	x0, #0x0
  41061c:	csetm	w0, eq  // eq = none
  410620:	b	4105d0 <__fxstatat@plt+0xd610>
  410624:	stp	x29, x30, [sp, #-64]!
  410628:	mov	x29, sp
  41062c:	stp	x19, x20, [sp, #16]
  410630:	mov	x19, x0
  410634:	ldrb	w0, [x0, #24]
  410638:	mov	w20, #0x0                   	// #0
  41063c:	cbnz	w0, 4106d8 <__fxstatat@plt+0xd718>
  410640:	stp	x21, x22, [sp, #32]
  410644:	stp	x23, x24, [sp, #48]
  410648:	mov	x23, x1
  41064c:	mov	w22, w2
  410650:	mov	w24, w3
  410654:	mov	x21, x5
  410658:	cbz	w3, 4106c4 <__fxstatat@plt+0xd704>
  41065c:	ldr	x0, [x19, #8]
  410660:	cbz	x0, 410668 <__fxstatat@plt+0xd6a8>
  410664:	bl	402fb0 <acl_free@plt>
  410668:	ldr	w0, [x19]
  41066c:	bl	402b40 <acl_from_mode@plt>
  410670:	mov	x1, x0
  410674:	str	x0, [x19, #8]
  410678:	cbz	x0, 41078c <__fxstatat@plt+0xd7cc>
  41067c:	cmn	w22, #0x1
  410680:	b.eq	4106e8 <__fxstatat@plt+0xd728>  // b.none
  410684:	mov	w0, w22
  410688:	bl	402830 <acl_set_fd@plt>
  41068c:	mov	w20, w0
  410690:	cbz	w20, 41071c <__fxstatat@plt+0xd75c>
  410694:	bl	402f10 <__errno_location@plt>
  410698:	ldr	w0, [x0]
  41069c:	bl	411a78 <__fxstatat@plt+0xeab8>
  4106a0:	and	w0, w0, #0xff
  4106a4:	cbnz	w0, 41079c <__fxstatat@plt+0xd7dc>
  4106a8:	mov	w0, #0x1                   	// #1
  4106ac:	strb	w0, [x19, #24]
  4106b0:	cbz	w24, 410700 <__fxstatat@plt+0xd740>
  4106b4:	mov	w20, #0x0                   	// #0
  4106b8:	ldp	x21, x22, [sp, #32]
  4106bc:	ldp	x23, x24, [sp, #48]
  4106c0:	b	4106d8 <__fxstatat@plt+0xd718>
  4106c4:	ldr	x1, [x19, #8]
  4106c8:	mov	w20, w3
  4106cc:	cbnz	x1, 41067c <__fxstatat@plt+0xd6bc>
  4106d0:	ldp	x21, x22, [sp, #32]
  4106d4:	ldp	x23, x24, [sp, #48]
  4106d8:	mov	w0, w20
  4106dc:	ldp	x19, x20, [sp, #16]
  4106e0:	ldp	x29, x30, [sp], #64
  4106e4:	ret
  4106e8:	mov	x2, x1
  4106ec:	mov	w1, #0x8000                	// #32768
  4106f0:	mov	x0, x23
  4106f4:	bl	402b20 <acl_set_file@plt>
  4106f8:	mov	w20, w0
  4106fc:	b	410690 <__fxstatat@plt+0xd6d0>
  410700:	ldr	x0, [x19, #8]
  410704:	bl	410498 <__fxstatat@plt+0xd4d8>
  410708:	cmp	w0, #0x0
  41070c:	csel	w20, w20, w0, ne  // ne = any
  410710:	ldp	x21, x22, [sp, #32]
  410714:	ldp	x23, x24, [sp, #48]
  410718:	b	4106d8 <__fxstatat@plt+0xd718>
  41071c:	mov	w0, #0x1                   	// #1
  410720:	strb	w0, [x21]
  410724:	ldr	w0, [x19]
  410728:	and	w0, w0, #0xf000
  41072c:	cmp	w0, #0x4, lsl #12
  410730:	b.eq	410740 <__fxstatat@plt+0xd780>  // b.none
  410734:	ldp	x21, x22, [sp, #32]
  410738:	ldp	x23, x24, [sp, #48]
  41073c:	b	4106d8 <__fxstatat@plt+0xd718>
  410740:	cbnz	w24, 410754 <__fxstatat@plt+0xd794>
  410744:	ldr	x0, [x19, #16]
  410748:	cbz	x0, 410754 <__fxstatat@plt+0xd794>
  41074c:	bl	41052c <__fxstatat@plt+0xd56c>
  410750:	cbnz	w0, 41076c <__fxstatat@plt+0xd7ac>
  410754:	mov	x0, x23
  410758:	bl	4029a0 <acl_delete_def_file@plt>
  41075c:	mov	w20, w0
  410760:	ldp	x21, x22, [sp, #32]
  410764:	ldp	x23, x24, [sp, #48]
  410768:	b	4106d8 <__fxstatat@plt+0xd718>
  41076c:	ldr	x2, [x19, #16]
  410770:	mov	w1, #0x4000                	// #16384
  410774:	mov	x0, x23
  410778:	bl	402b20 <acl_set_file@plt>
  41077c:	mov	w20, w0
  410780:	ldp	x21, x22, [sp, #32]
  410784:	ldp	x23, x24, [sp, #48]
  410788:	b	4106d8 <__fxstatat@plt+0xd718>
  41078c:	mov	w20, #0xffffffff            	// #-1
  410790:	ldp	x21, x22, [sp, #32]
  410794:	ldp	x23, x24, [sp, #48]
  410798:	b	4106d8 <__fxstatat@plt+0xd718>
  41079c:	ldp	x21, x22, [sp, #32]
  4107a0:	ldp	x23, x24, [sp, #48]
  4107a4:	b	4106d8 <__fxstatat@plt+0xd718>
  4107a8:	stp	x29, x30, [sp, #-16]!
  4107ac:	mov	x29, sp
  4107b0:	mov	x3, x0
  4107b4:	mov	w0, w1
  4107b8:	mov	w1, w2
  4107bc:	cmn	w0, #0x1
  4107c0:	b.eq	4107d0 <__fxstatat@plt+0xd810>  // b.none
  4107c4:	bl	402ae0 <fchmod@plt>
  4107c8:	ldp	x29, x30, [sp], #16
  4107cc:	ret
  4107d0:	mov	x0, x3
  4107d4:	bl	402a10 <chmod@plt>
  4107d8:	b	4107c8 <__fxstatat@plt+0xd808>
  4107dc:	stp	x29, x30, [sp, #-80]!
  4107e0:	mov	x29, sp
  4107e4:	stp	x19, x20, [sp, #16]
  4107e8:	stp	x21, x22, [sp, #32]
  4107ec:	stp	x23, x24, [sp, #48]
  4107f0:	mov	x20, x0
  4107f4:	mov	x21, x1
  4107f8:	mov	w22, w2
  4107fc:	strb	wzr, [sp, #79]
  410800:	strb	wzr, [sp, #78]
  410804:	ldr	w2, [x0]
  410808:	ands	w23, w2, #0xe00
  41080c:	b.eq	41084c <__fxstatat@plt+0xd88c>  // b.none
  410810:	mov	w1, w22
  410814:	mov	x0, x21
  410818:	bl	4107a8 <__fxstatat@plt+0xd7e8>
  41081c:	cbnz	w0, 410944 <__fxstatat@plt+0xd984>
  410820:	add	x5, sp, #0x4f
  410824:	add	x4, sp, #0x4e
  410828:	mov	w3, #0x0                   	// #0
  41082c:	mov	w2, w22
  410830:	mov	x1, x21
  410834:	mov	x0, x20
  410838:	bl	410624 <__fxstatat@plt+0xd664>
  41083c:	mov	w19, w0
  410840:	ldrb	w0, [sp, #79]
  410844:	cbz	w0, 41086c <__fxstatat@plt+0xd8ac>
  410848:	b	410910 <__fxstatat@plt+0xd950>
  41084c:	add	x5, sp, #0x4f
  410850:	add	x4, sp, #0x4e
  410854:	mov	w3, #0x0                   	// #0
  410858:	mov	w2, w22
  41085c:	bl	410624 <__fxstatat@plt+0xd664>
  410860:	mov	w19, w0
  410864:	ldrb	w0, [sp, #79]
  410868:	cbnz	w0, 4108fc <__fxstatat@plt+0xd93c>
  41086c:	cbz	w19, 41094c <__fxstatat@plt+0xd98c>
  410870:	bl	402f10 <__errno_location@plt>
  410874:	ldr	w19, [x0]
  410878:	add	x5, sp, #0x4f
  41087c:	add	x4, sp, #0x4e
  410880:	mov	w3, #0x1                   	// #1
  410884:	mov	w2, w22
  410888:	mov	x1, x21
  41088c:	mov	x0, x20
  410890:	bl	410624 <__fxstatat@plt+0xd664>
  410894:	ldrb	w1, [sp, #79]
  410898:	cbnz	w1, 4108a4 <__fxstatat@plt+0xd8e4>
  41089c:	mov	w1, #0x1                   	// #1
  4108a0:	strb	w1, [sp, #78]
  4108a4:	cbz	w19, 4108f8 <__fxstatat@plt+0xd938>
  4108a8:	bl	402f10 <__errno_location@plt>
  4108ac:	str	w19, [x0]
  4108b0:	cmp	w23, #0x0
  4108b4:	cset	w1, eq  // eq = none
  4108b8:	ldrb	w0, [sp, #78]
  4108bc:	mov	w19, #0xffffffff            	// #-1
  4108c0:	tst	w1, w0
  4108c4:	b.eq	410910 <__fxstatat@plt+0xd950>  // b.none
  4108c8:	bl	402f10 <__errno_location@plt>
  4108cc:	mov	x23, x0
  4108d0:	ldr	w24, [x0]
  4108d4:	ldr	w2, [x20]
  4108d8:	mov	w1, w22
  4108dc:	mov	x0, x21
  4108e0:	bl	4107a8 <__fxstatat@plt+0xd7e8>
  4108e4:	mov	w19, w0
  4108e8:	cbz	w24, 410910 <__fxstatat@plt+0xd950>
  4108ec:	str	w24, [x23]
  4108f0:	mov	w19, #0xffffffff            	// #-1
  4108f4:	b	410910 <__fxstatat@plt+0xd950>
  4108f8:	mov	w19, w0
  4108fc:	cmp	w23, #0x0
  410900:	cset	w1, eq  // eq = none
  410904:	ldrb	w0, [sp, #78]
  410908:	tst	w1, w0
  41090c:	b.ne	410928 <__fxstatat@plt+0xd968>  // b.any
  410910:	mov	w0, w19
  410914:	ldp	x19, x20, [sp, #16]
  410918:	ldp	x21, x22, [sp, #32]
  41091c:	ldp	x23, x24, [sp, #48]
  410920:	ldp	x29, x30, [sp], #80
  410924:	ret
  410928:	cbnz	w19, 4108c8 <__fxstatat@plt+0xd908>
  41092c:	ldr	w2, [x20]
  410930:	mov	w1, w22
  410934:	mov	x0, x21
  410938:	bl	4107a8 <__fxstatat@plt+0xd7e8>
  41093c:	mov	w19, w0
  410940:	b	410910 <__fxstatat@plt+0xd950>
  410944:	mov	w19, #0xffffffff            	// #-1
  410948:	b	410910 <__fxstatat@plt+0xd950>
  41094c:	add	x5, sp, #0x4f
  410950:	add	x4, sp, #0x4e
  410954:	mov	w3, #0x1                   	// #1
  410958:	mov	w2, w22
  41095c:	mov	x1, x21
  410960:	mov	x0, x20
  410964:	bl	410624 <__fxstatat@plt+0xd664>
  410968:	ldrb	w1, [sp, #79]
  41096c:	cbz	w1, 41089c <__fxstatat@plt+0xd8dc>
  410970:	mov	w19, w0
  410974:	b	4108fc <__fxstatat@plt+0xd93c>
  410978:	stp	x29, x30, [sp, #-48]!
  41097c:	mov	x29, sp
  410980:	stp	x19, x20, [sp, #16]
  410984:	str	x21, [sp, #32]
  410988:	mov	x19, x0
  41098c:	bl	402970 <__fpending@plt>
  410990:	mov	x21, x0
  410994:	ldr	w20, [x19]
  410998:	and	w20, w20, #0x20
  41099c:	mov	x0, x19
  4109a0:	bl	4116bc <__fxstatat@plt+0xe6fc>
  4109a4:	cbnz	w20, 4109d0 <__fxstatat@plt+0xda10>
  4109a8:	cbz	w0, 4109c0 <__fxstatat@plt+0xda00>
  4109ac:	cbnz	x21, 4109e4 <__fxstatat@plt+0xda24>
  4109b0:	bl	402f10 <__errno_location@plt>
  4109b4:	ldr	w0, [x0]
  4109b8:	cmp	w0, #0x9
  4109bc:	csetm	w0, ne  // ne = any
  4109c0:	ldp	x19, x20, [sp, #16]
  4109c4:	ldr	x21, [sp, #32]
  4109c8:	ldp	x29, x30, [sp], #48
  4109cc:	ret
  4109d0:	cbnz	w0, 4109ec <__fxstatat@plt+0xda2c>
  4109d4:	bl	402f10 <__errno_location@plt>
  4109d8:	str	wzr, [x0]
  4109dc:	mov	w0, #0xffffffff            	// #-1
  4109e0:	b	4109c0 <__fxstatat@plt+0xda00>
  4109e4:	mov	w0, #0xffffffff            	// #-1
  4109e8:	b	4109c0 <__fxstatat@plt+0xda00>
  4109ec:	mov	w0, #0xffffffff            	// #-1
  4109f0:	b	4109c0 <__fxstatat@plt+0xda00>
  4109f4:	stp	x29, x30, [sp, #-48]!
  4109f8:	mov	x29, sp
  4109fc:	stp	x19, x20, [sp, #16]
  410a00:	bl	4028d0 <opendir@plt>
  410a04:	mov	x19, x0
  410a08:	cbz	x0, 410a18 <__fxstatat@plt+0xda58>
  410a0c:	bl	402e10 <dirfd@plt>
  410a10:	cmp	w0, #0x2
  410a14:	b.ls	410a28 <__fxstatat@plt+0xda68>  // b.plast
  410a18:	mov	x0, x19
  410a1c:	ldp	x19, x20, [sp, #16]
  410a20:	ldp	x29, x30, [sp], #48
  410a24:	ret
  410a28:	stp	x21, x22, [sp, #32]
  410a2c:	mov	w2, #0x3                   	// #3
  410a30:	mov	w1, #0x406                 	// #1030
  410a34:	bl	41175c <__fxstatat@plt+0xe79c>
  410a38:	mov	w20, w0
  410a3c:	tbz	w0, #31, 410a68 <__fxstatat@plt+0xdaa8>
  410a40:	bl	402f10 <__errno_location@plt>
  410a44:	ldr	w22, [x0]
  410a48:	mov	x21, #0x0                   	// #0
  410a4c:	mov	x0, x19
  410a50:	bl	402b60 <closedir@plt>
  410a54:	bl	402f10 <__errno_location@plt>
  410a58:	str	w22, [x0]
  410a5c:	mov	x19, x21
  410a60:	ldp	x21, x22, [sp, #32]
  410a64:	b	410a18 <__fxstatat@plt+0xda58>
  410a68:	bl	402ba0 <fdopendir@plt>
  410a6c:	mov	x21, x0
  410a70:	bl	402f10 <__errno_location@plt>
  410a74:	ldr	w22, [x0]
  410a78:	cbnz	x21, 410a4c <__fxstatat@plt+0xda8c>
  410a7c:	mov	w0, w20
  410a80:	bl	402b70 <close@plt>
  410a84:	b	410a4c <__fxstatat@plt+0xda8c>
  410a88:	stp	x29, x30, [sp, #-16]!
  410a8c:	mov	x29, sp
  410a90:	mov	x1, x0
  410a94:	mov	w0, #0x0                   	// #0
  410a98:	bl	402900 <clock_gettime@plt>
  410a9c:	ldp	x29, x30, [sp], #16
  410aa0:	ret
  410aa4:	stp	x29, x30, [sp, #-32]!
  410aa8:	mov	x29, sp
  410aac:	add	x0, sp, #0x10
  410ab0:	bl	410a88 <__fxstatat@plt+0xdac8>
  410ab4:	ldp	x0, x1, [sp, #16]
  410ab8:	ldp	x29, x30, [sp], #32
  410abc:	ret
  410ac0:	stp	x29, x30, [sp, #-32]!
  410ac4:	mov	x29, sp
  410ac8:	mov	x1, #0x0                   	// #0
  410acc:	bl	402fa0 <setlocale@plt>
  410ad0:	mov	w1, #0x1                   	// #1
  410ad4:	cbz	x0, 410b10 <__fxstatat@plt+0xdb50>
  410ad8:	str	x19, [sp, #16]
  410adc:	mov	x19, x0
  410ae0:	adrp	x1, 415000 <__fxstatat@plt+0x12040>
  410ae4:	add	x1, x1, #0x2b0
  410ae8:	bl	402c70 <strcmp@plt>
  410aec:	mov	w1, #0x0                   	// #0
  410af0:	cbz	w0, 410b1c <__fxstatat@plt+0xdb5c>
  410af4:	adrp	x1, 415000 <__fxstatat@plt+0x12040>
  410af8:	add	x1, x1, #0x2b8
  410afc:	mov	x0, x19
  410b00:	bl	402c70 <strcmp@plt>
  410b04:	cmp	w0, #0x0
  410b08:	cset	w1, ne  // ne = any
  410b0c:	ldr	x19, [sp, #16]
  410b10:	mov	w0, w1
  410b14:	ldp	x29, x30, [sp], #32
  410b18:	ret
  410b1c:	ldr	x19, [sp, #16]
  410b20:	b	410b10 <__fxstatat@plt+0xdb50>
  410b24:	ldrb	w3, [x0]
  410b28:	cbz	w3, 410b4c <__fxstatat@plt+0xdb8c>
  410b2c:	mov	x2, #0x0                   	// #0
  410b30:	ror	x2, x2, #55
  410b34:	add	x2, x2, w3, uxtb
  410b38:	ldrb	w3, [x0, #1]!
  410b3c:	cbnz	w3, 410b30 <__fxstatat@plt+0xdb70>
  410b40:	udiv	x0, x2, x1
  410b44:	msub	x0, x0, x1, x2
  410b48:	ret
  410b4c:	mov	x2, #0x0                   	// #0
  410b50:	b	410b40 <__fxstatat@plt+0xdb80>
  410b54:	stp	x29, x30, [sp, #-16]!
  410b58:	mov	x29, sp
  410b5c:	mov	w0, #0xe                   	// #14
  410b60:	bl	4029d0 <nl_langinfo@plt>
  410b64:	cbz	x0, 410b84 <__fxstatat@plt+0xdbc4>
  410b68:	ldrb	w2, [x0]
  410b6c:	adrp	x1, 415000 <__fxstatat@plt+0x12040>
  410b70:	add	x1, x1, #0x2c0
  410b74:	cmp	w2, #0x0
  410b78:	csel	x0, x1, x0, eq  // eq = none
  410b7c:	ldp	x29, x30, [sp], #16
  410b80:	ret
  410b84:	adrp	x0, 415000 <__fxstatat@plt+0x12040>
  410b88:	add	x0, x0, #0x2c0
  410b8c:	b	410b7c <__fxstatat@plt+0xdbbc>
  410b90:	stp	x29, x30, [sp, #-64]!
  410b94:	mov	x29, sp
  410b98:	str	x3, [sp, #56]
  410b9c:	mov	w3, #0x0                   	// #0
  410ba0:	tbnz	w2, #6, 410bb4 <__fxstatat@plt+0xdbf4>
  410ba4:	bl	402ef0 <openat@plt>
  410ba8:	bl	40e85c <__fxstatat@plt+0xb89c>
  410bac:	ldp	x29, x30, [sp], #64
  410bb0:	ret
  410bb4:	add	x3, sp, #0x40
  410bb8:	str	x3, [sp, #16]
  410bbc:	str	x3, [sp, #24]
  410bc0:	add	x3, sp, #0x30
  410bc4:	str	x3, [sp, #32]
  410bc8:	str	wzr, [sp, #44]
  410bcc:	str	wzr, [sp, #40]
  410bd0:	ldr	x3, [sp, #24]
  410bd4:	sub	x3, x3, #0x8
  410bd8:	ldr	w3, [x3]
  410bdc:	b	410ba4 <__fxstatat@plt+0xdbe4>
  410be0:	stp	x29, x30, [sp, #-32]!
  410be4:	mov	x29, sp
  410be8:	str	x19, [sp, #16]
  410bec:	mov	x19, x0
  410bf0:	mov	x0, #0x18                  	// #24
  410bf4:	bl	40fd38 <__fxstatat@plt+0xcd78>
  410bf8:	str	x19, [x0]
  410bfc:	str	xzr, [x0, #16]
  410c00:	str	xzr, [x0, #8]
  410c04:	ldr	x19, [sp, #16]
  410c08:	ldp	x29, x30, [sp], #32
  410c0c:	ret
  410c10:	stp	x29, x30, [sp, #-16]!
  410c14:	mov	x29, sp
  410c18:	bl	410e18 <__fxstatat@plt+0xde58>
  410c1c:	cbz	x0, 410c24 <__fxstatat@plt+0xdc64>
  410c20:	bl	410be0 <__fxstatat@plt+0xdc20>
  410c24:	ldp	x29, x30, [sp], #16
  410c28:	ret
  410c2c:	ldr	x0, [x0]
  410c30:	ret
  410c34:	stp	x29, x30, [sp, #-80]!
  410c38:	mov	x29, sp
  410c3c:	stp	x19, x20, [sp, #16]
  410c40:	stp	x21, x22, [sp, #32]
  410c44:	stp	x23, x24, [sp, #48]
  410c48:	mov	x23, x0
  410c4c:	mov	x21, x1
  410c50:	ldr	x24, [x0]
  410c54:	ldr	x20, [x0, #8]
  410c58:	ldr	x19, [x0, #16]
  410c5c:	add	x22, x1, #0x1
  410c60:	b	410cbc <__fxstatat@plt+0xdcfc>
  410c64:	add	x1, sp, #0x48
  410c68:	mov	x0, x24
  410c6c:	bl	411098 <__fxstatat@plt+0xe0d8>
  410c70:	add	x0, sp, #0x48
  410c74:	ldrb	w1, [x0], #1
  410c78:	add	x20, x1, x20, lsl #8
  410c7c:	lsl	x19, x19, #8
  410c80:	add	x19, x19, #0xff
  410c84:	cmp	x21, x19
  410c88:	b.hi	410c74 <__fxstatat@plt+0xdcb4>  // b.pmore
  410c8c:	cmp	x19, x21
  410c90:	b.eq	410ce4 <__fxstatat@plt+0xdd24>  // b.none
  410c94:	sub	x2, x19, x21
  410c98:	udiv	x1, x2, x22
  410c9c:	msub	x1, x1, x22, x2
  410ca0:	udiv	x0, x20, x22
  410ca4:	msub	x0, x0, x22, x20
  410ca8:	sub	x19, x19, x1
  410cac:	cmp	x20, x19
  410cb0:	b.ls	410d04 <__fxstatat@plt+0xdd44>  // b.plast
  410cb4:	sub	x19, x1, #0x1
  410cb8:	mov	x20, x0
  410cbc:	cmp	x19, x21
  410cc0:	b.cs	410c8c <__fxstatat@plt+0xdccc>  // b.hs, b.nlast
  410cc4:	mov	x3, x19
  410cc8:	mov	x2, #0x0                   	// #0
  410ccc:	lsl	x3, x3, #8
  410cd0:	add	x3, x3, #0xff
  410cd4:	add	x2, x2, #0x1
  410cd8:	cmp	x21, x3
  410cdc:	b.hi	410ccc <__fxstatat@plt+0xdd0c>  // b.pmore
  410ce0:	b	410c64 <__fxstatat@plt+0xdca4>
  410ce4:	str	xzr, [x23, #16]
  410ce8:	str	xzr, [x23, #8]
  410cec:	mov	x0, x20
  410cf0:	ldp	x19, x20, [sp, #16]
  410cf4:	ldp	x21, x22, [sp, #32]
  410cf8:	ldp	x23, x24, [sp, #48]
  410cfc:	ldp	x29, x30, [sp], #80
  410d00:	ret
  410d04:	udiv	x20, x20, x22
  410d08:	str	x20, [x23, #8]
  410d0c:	udiv	x2, x2, x22
  410d10:	str	x2, [x23, #16]
  410d14:	mov	x20, x0
  410d18:	b	410cec <__fxstatat@plt+0xdd2c>
  410d1c:	stp	x29, x30, [sp, #-32]!
  410d20:	mov	x29, sp
  410d24:	str	x19, [sp, #16]
  410d28:	mov	x19, x0
  410d2c:	mov	x2, #0xffffffffffffffff    	// #-1
  410d30:	mov	x1, #0x18                  	// #24
  410d34:	bl	402e20 <__explicit_bzero_chk@plt>
  410d38:	mov	x0, x19
  410d3c:	bl	402ce0 <free@plt>
  410d40:	ldr	x19, [sp, #16]
  410d44:	ldp	x29, x30, [sp], #32
  410d48:	ret
  410d4c:	stp	x29, x30, [sp, #-48]!
  410d50:	mov	x29, sp
  410d54:	stp	x19, x20, [sp, #16]
  410d58:	stp	x21, x22, [sp, #32]
  410d5c:	mov	x20, x0
  410d60:	ldr	x0, [x0]
  410d64:	bl	411200 <__fxstatat@plt+0xe240>
  410d68:	mov	w21, w0
  410d6c:	bl	402f10 <__errno_location@plt>
  410d70:	mov	x19, x0
  410d74:	ldr	w22, [x0]
  410d78:	mov	x0, x20
  410d7c:	bl	410d1c <__fxstatat@plt+0xdd5c>
  410d80:	str	w22, [x19]
  410d84:	mov	w0, w21
  410d88:	ldp	x19, x20, [sp, #16]
  410d8c:	ldp	x21, x22, [sp, #32]
  410d90:	ldp	x29, x30, [sp], #48
  410d94:	ret
  410d98:	stp	x29, x30, [sp, #-48]!
  410d9c:	mov	x29, sp
  410da0:	stp	x19, x20, [sp, #16]
  410da4:	stp	x21, x22, [sp, #32]
  410da8:	cbz	x0, 410df8 <__fxstatat@plt+0xde38>
  410dac:	mov	x19, x0
  410db0:	adrp	x0, 429000 <__fxstatat@plt+0x26040>
  410db4:	ldr	w22, [x0, #1056]
  410db8:	bl	402f10 <__errno_location@plt>
  410dbc:	ldr	w21, [x0]
  410dc0:	cbnz	w21, 410dfc <__fxstatat@plt+0xde3c>
  410dc4:	mov	w2, #0x5                   	// #5
  410dc8:	adrp	x1, 415000 <__fxstatat@plt+0x12040>
  410dcc:	add	x1, x1, #0x2c8
  410dd0:	mov	x0, #0x0                   	// #0
  410dd4:	bl	402e70 <dcgettext@plt>
  410dd8:	mov	x20, x0
  410ddc:	mov	x0, x19
  410de0:	bl	40dd98 <__fxstatat@plt+0xadd8>
  410de4:	mov	x3, x0
  410de8:	mov	x2, x20
  410dec:	mov	w1, w21
  410df0:	mov	w0, w22
  410df4:	bl	402850 <error@plt>
  410df8:	bl	402bc0 <abort@plt>
  410dfc:	mov	w2, #0x5                   	// #5
  410e00:	adrp	x1, 415000 <__fxstatat@plt+0x12040>
  410e04:	add	x1, x1, #0x2d8
  410e08:	mov	x0, #0x0                   	// #0
  410e0c:	bl	402e70 <dcgettext@plt>
  410e10:	mov	x20, x0
  410e14:	b	410ddc <__fxstatat@plt+0xde1c>
  410e18:	stp	x29, x30, [sp, #-64]!
  410e1c:	mov	x29, sp
  410e20:	stp	x19, x20, [sp, #16]
  410e24:	cbz	x1, 410e9c <__fxstatat@plt+0xdedc>
  410e28:	stp	x21, x22, [sp, #32]
  410e2c:	mov	x21, x0
  410e30:	mov	x20, x1
  410e34:	cbz	x0, 410f0c <__fxstatat@plt+0xdf4c>
  410e38:	adrp	x1, 415000 <__fxstatat@plt+0x12040>
  410e3c:	add	x1, x1, #0x2e8
  410e40:	bl	411ab4 <__fxstatat@plt+0xeaf4>
  410e44:	mov	x22, x0
  410e48:	cbz	x0, 410f00 <__fxstatat@plt+0xdf40>
  410e4c:	mov	x0, #0x1038                	// #4152
  410e50:	bl	40fd38 <__fxstatat@plt+0xcd78>
  410e54:	mov	x19, x0
  410e58:	str	x22, [x0]
  410e5c:	adrp	x0, 410000 <__fxstatat@plt+0xd040>
  410e60:	add	x0, x0, #0xd98
  410e64:	str	x0, [x19, #8]
  410e68:	str	x21, [x19, #16]
  410e6c:	cmp	x20, #0x1, lsl #12
  410e70:	mov	x3, #0x1000                	// #4096
  410e74:	csel	x3, x20, x3, ls  // ls = plast
  410e78:	mov	w2, #0x0                   	// #0
  410e7c:	add	x1, x19, #0x18
  410e80:	mov	x0, x22
  410e84:	bl	402920 <setvbuf@plt>
  410e88:	ldp	x21, x22, [sp, #32]
  410e8c:	mov	x0, x19
  410e90:	ldp	x19, x20, [sp, #16]
  410e94:	ldp	x29, x30, [sp], #64
  410e98:	ret
  410e9c:	mov	x0, #0x1038                	// #4152
  410ea0:	bl	40fd38 <__fxstatat@plt+0xcd78>
  410ea4:	mov	x19, x0
  410ea8:	str	xzr, [x0]
  410eac:	adrp	x0, 410000 <__fxstatat@plt+0xd040>
  410eb0:	add	x0, x0, #0xd98
  410eb4:	str	x0, [x19, #8]
  410eb8:	str	xzr, [x19, #16]
  410ebc:	b	410e8c <__fxstatat@plt+0xdecc>
  410ec0:	mov	x22, #0x800                 	// #2048
  410ec4:	sub	x22, x22, x20
  410ec8:	cmp	x22, #0x10
  410ecc:	mov	x0, #0x10                  	// #16
  410ed0:	csel	x22, x22, x0, ls  // ls = plast
  410ed4:	mov	x1, #0x0                   	// #0
  410ed8:	add	x0, sp, #0x30
  410edc:	bl	402ad0 <gettimeofday@plt>
  410ee0:	mov	x2, x22
  410ee4:	add	x1, sp, #0x30
  410ee8:	add	x0, x21, x20
  410eec:	bl	402800 <memcpy@plt>
  410ef0:	add	x22, x20, x22
  410ef4:	cmp	x22, #0x7ff
  410ef8:	b.ls	410fb4 <__fxstatat@plt+0xdff4>  // b.plast
  410efc:	b	410f84 <__fxstatat@plt+0xdfc4>
  410f00:	mov	x19, x0
  410f04:	ldp	x21, x22, [sp, #32]
  410f08:	b	410e8c <__fxstatat@plt+0xdecc>
  410f0c:	mov	x0, #0x1038                	// #4152
  410f10:	bl	40fd38 <__fxstatat@plt+0xcd78>
  410f14:	mov	x19, x0
  410f18:	str	xzr, [x0]
  410f1c:	adrp	x0, 410000 <__fxstatat@plt+0xd040>
  410f20:	add	x0, x0, #0xd98
  410f24:	str	x0, [x19, #8]
  410f28:	str	xzr, [x19, #16]
  410f2c:	str	xzr, [x19, #24]
  410f30:	add	x21, x19, #0x20
  410f34:	mov	w1, #0x0                   	// #0
  410f38:	adrp	x0, 415000 <__fxstatat@plt+0x12040>
  410f3c:	add	x0, x0, #0x2f0
  410f40:	bl	402a20 <open@plt>
  410f44:	mov	w22, w0
  410f48:	tbnz	w0, #31, 410f94 <__fxstatat@plt+0xdfd4>
  410f4c:	cmp	x20, #0x800
  410f50:	mov	x3, #0x1018                	// #4120
  410f54:	mov	x2, #0x800                 	// #2048
  410f58:	csel	x2, x20, x2, ls  // ls = plast
  410f5c:	mov	x1, x21
  410f60:	mov	w0, w22
  410f64:	bl	402db0 <__read_chk@plt>
  410f68:	mov	x20, x0
  410f6c:	mov	w0, w22
  410f70:	bl	402b70 <close@plt>
  410f74:	cmp	x20, #0x0
  410f78:	csel	x20, x20, xzr, ge  // ge = tcont
  410f7c:	cmp	x20, #0x7ff
  410f80:	b.ls	410ec0 <__fxstatat@plt+0xdf00>  // b.plast
  410f84:	mov	x0, x21
  410f88:	bl	41146c <__fxstatat@plt+0xe4ac>
  410f8c:	ldp	x21, x22, [sp, #32]
  410f90:	b	410e8c <__fxstatat@plt+0xdecc>
  410f94:	mov	x22, #0x10                  	// #16
  410f98:	mov	x1, #0x0                   	// #0
  410f9c:	add	x0, sp, #0x30
  410fa0:	bl	402ad0 <gettimeofday@plt>
  410fa4:	mov	x2, x22
  410fa8:	add	x1, sp, #0x30
  410fac:	mov	x0, x21
  410fb0:	bl	402800 <memcpy@plt>
  410fb4:	mov	x0, #0x800                 	// #2048
  410fb8:	sub	x20, x0, x22
  410fbc:	cmp	x20, #0x4
  410fc0:	mov	x0, #0x4                   	// #4
  410fc4:	csel	x20, x20, x0, ls  // ls = plast
  410fc8:	bl	4029c0 <getpid@plt>
  410fcc:	str	w0, [sp, #48]
  410fd0:	mov	x2, x20
  410fd4:	add	x1, sp, #0x30
  410fd8:	add	x0, x21, x22
  410fdc:	bl	402800 <memcpy@plt>
  410fe0:	add	x20, x20, x22
  410fe4:	cmp	x20, #0x7ff
  410fe8:	b.hi	410f84 <__fxstatat@plt+0xdfc4>  // b.pmore
  410fec:	mov	x22, #0x800                 	// #2048
  410ff0:	sub	x22, x22, x20
  410ff4:	cmp	x22, #0x4
  410ff8:	mov	x0, #0x4                   	// #4
  410ffc:	csel	x22, x22, x0, ls  // ls = plast
  411000:	bl	402a40 <getppid@plt>
  411004:	str	w0, [sp, #48]
  411008:	mov	x2, x22
  41100c:	add	x1, sp, #0x30
  411010:	add	x0, x21, x20
  411014:	bl	402800 <memcpy@plt>
  411018:	add	x20, x20, x22
  41101c:	cmp	x20, #0x7ff
  411020:	b.hi	410f84 <__fxstatat@plt+0xdfc4>  // b.pmore
  411024:	mov	x22, #0x800                 	// #2048
  411028:	sub	x22, x22, x20
  41102c:	cmp	x22, #0x4
  411030:	mov	x0, #0x4                   	// #4
  411034:	csel	x22, x22, x0, ls  // ls = plast
  411038:	bl	4028c0 <getuid@plt>
  41103c:	str	w0, [sp, #48]
  411040:	mov	x2, x22
  411044:	add	x1, sp, #0x30
  411048:	add	x0, x21, x20
  41104c:	bl	402800 <memcpy@plt>
  411050:	add	x20, x20, x22
  411054:	cmp	x20, #0x7ff
  411058:	b.hi	410f84 <__fxstatat@plt+0xdfc4>  // b.pmore
  41105c:	bl	402d10 <getgid@plt>
  411060:	str	w0, [sp, #48]
  411064:	mov	x0, #0x800                 	// #2048
  411068:	sub	x0, x0, x20
  41106c:	cmp	x0, #0x4
  411070:	mov	x2, #0x4                   	// #4
  411074:	csel	x2, x0, x2, ls  // ls = plast
  411078:	add	x1, sp, #0x30
  41107c:	add	x0, x21, x20
  411080:	bl	402800 <memcpy@plt>
  411084:	b	410f84 <__fxstatat@plt+0xdfc4>
  411088:	str	x1, [x0, #8]
  41108c:	ret
  411090:	str	x1, [x0, #16]
  411094:	ret
  411098:	stp	x29, x30, [sp, #-80]!
  41109c:	mov	x29, sp
  4110a0:	stp	x19, x20, [sp, #16]
  4110a4:	stp	x21, x22, [sp, #32]
  4110a8:	stp	x23, x24, [sp, #48]
  4110ac:	mov	x21, x0
  4110b0:	mov	x19, x1
  4110b4:	mov	x20, x2
  4110b8:	ldr	x0, [x0]
  4110bc:	cbz	x0, 411114 <__fxstatat@plt+0xe154>
  4110c0:	mov	x23, #0x1                   	// #1
  4110c4:	ldr	x3, [x21]
  4110c8:	mov	x2, x20
  4110cc:	mov	x1, x23
  4110d0:	mov	x0, x19
  4110d4:	bl	402c10 <fread_unlocked@plt>
  4110d8:	mov	x22, x0
  4110dc:	bl	402f10 <__errno_location@plt>
  4110e0:	ldr	w2, [x0]
  4110e4:	add	x19, x19, x22
  4110e8:	subs	x20, x20, x22
  4110ec:	b.eq	4111e4 <__fxstatat@plt+0xe224>  // b.none
  4110f0:	ldr	x1, [x21]
  4110f4:	ldr	w1, [x1]
  4110f8:	ands	w1, w1, #0x20
  4110fc:	csel	w2, w2, w1, ne  // ne = any
  411100:	str	w2, [x0]
  411104:	ldr	x1, [x21, #8]
  411108:	ldr	x0, [x21, #16]
  41110c:	blr	x1
  411110:	b	4110c4 <__fxstatat@plt+0xe104>
  411114:	str	x25, [sp, #64]
  411118:	ldr	x22, [x21, #24]
  41111c:	add	x24, x21, #0x838
  411120:	mov	x23, #0x800                 	// #2048
  411124:	add	x25, x21, #0x20
  411128:	cmp	x2, x22
  41112c:	b.hi	411188 <__fxstatat@plt+0xe1c8>  // b.pmore
  411130:	mov	x23, x2
  411134:	b	411148 <__fxstatat@plt+0xe188>
  411138:	mov	x1, x24
  41113c:	add	x0, x21, #0x20
  411140:	bl	411244 <__fxstatat@plt+0xe284>
  411144:	mov	x22, #0x800                 	// #2048
  411148:	sub	x1, x21, x22
  41114c:	mov	x2, x23
  411150:	add	x1, x1, #0x1, lsl #12
  411154:	add	x1, x1, #0x38
  411158:	mov	x0, x19
  41115c:	bl	402800 <memcpy@plt>
  411160:	sub	x22, x22, x23
  411164:	str	x22, [x21, #24]
  411168:	ldr	x25, [sp, #64]
  41116c:	b	4111e4 <__fxstatat@plt+0xe224>
  411170:	mov	x1, x24
  411174:	mov	x0, x25
  411178:	bl	411244 <__fxstatat@plt+0xe284>
  41117c:	mov	x22, x23
  411180:	cmp	x20, #0x800
  411184:	b.ls	4111f8 <__fxstatat@plt+0xe238>  // b.plast
  411188:	sub	x1, x23, x22
  41118c:	mov	x2, x22
  411190:	add	x1, x24, x1
  411194:	mov	x0, x19
  411198:	bl	402800 <memcpy@plt>
  41119c:	add	x19, x19, x22
  4111a0:	sub	x20, x20, x22
  4111a4:	tst	x19, #0x7
  4111a8:	b.ne	411170 <__fxstatat@plt+0xe1b0>  // b.any
  4111ac:	and	x25, x20, #0x7ff
  4111b0:	mov	x23, x20
  4111b4:	add	x20, x20, x19
  4111b8:	add	x22, x21, #0x20
  4111bc:	sub	x19, x20, x23
  4111c0:	cmp	x25, x23
  4111c4:	b.eq	411138 <__fxstatat@plt+0xe178>  // b.none
  4111c8:	mov	x1, x19
  4111cc:	mov	x0, x22
  4111d0:	bl	411244 <__fxstatat@plt+0xe284>
  4111d4:	subs	x23, x23, #0x800
  4111d8:	b.ne	4111bc <__fxstatat@plt+0xe1fc>  // b.any
  4111dc:	str	xzr, [x21, #24]
  4111e0:	ldr	x25, [sp, #64]
  4111e4:	ldp	x19, x20, [sp, #16]
  4111e8:	ldp	x21, x22, [sp, #32]
  4111ec:	ldp	x23, x24, [sp, #48]
  4111f0:	ldp	x29, x30, [sp], #80
  4111f4:	ret
  4111f8:	mov	x23, x20
  4111fc:	b	411144 <__fxstatat@plt+0xe184>
  411200:	stp	x29, x30, [sp, #-32]!
  411204:	mov	x29, sp
  411208:	stp	x19, x20, [sp, #16]
  41120c:	mov	x19, x0
  411210:	ldr	x20, [x0]
  411214:	mov	x2, #0xffffffffffffffff    	// #-1
  411218:	mov	x1, #0x1038                	// #4152
  41121c:	bl	402e20 <__explicit_bzero_chk@plt>
  411220:	mov	x0, x19
  411224:	bl	402ce0 <free@plt>
  411228:	mov	w0, #0x0                   	// #0
  41122c:	cbz	x20, 411238 <__fxstatat@plt+0xe278>
  411230:	mov	x0, x20
  411234:	bl	4116bc <__fxstatat@plt+0xe6fc>
  411238:	ldp	x19, x20, [sp, #16]
  41123c:	ldp	x29, x30, [sp], #32
  411240:	ret
  411244:	ldr	x2, [x0, #2048]
  411248:	ldr	x5, [x0, #2056]
  41124c:	ldr	x9, [x0, #2064]
  411250:	add	x9, x9, #0x1
  411254:	str	x9, [x0, #2064]
  411258:	add	x9, x5, x9
  41125c:	mov	x6, x0
  411260:	add	x8, x0, #0x400
  411264:	mov	x7, x1
  411268:	mov	x3, x0
  41126c:	eor	x4, x2, x2, lsl #21
  411270:	ldr	x2, [x3, #1024]
  411274:	sub	x2, x2, #0x1
  411278:	sub	x2, x2, x4
  41127c:	ldr	x4, [x3]
  411280:	and	x5, x4, #0x7f8
  411284:	ldr	x5, [x6, x5]
  411288:	add	x5, x2, x5
  41128c:	add	x5, x5, x9
  411290:	str	x5, [x3]
  411294:	lsr	x5, x5, #8
  411298:	and	x5, x5, #0x7f8
  41129c:	ldr	x9, [x6, x5]
  4112a0:	add	x9, x4, x9
  4112a4:	str	x9, [x7]
  4112a8:	eor	x2, x2, x2, lsr #5
  4112ac:	ldr	x4, [x3, #1032]
  4112b0:	add	x2, x2, x4
  4112b4:	ldr	x5, [x3, #8]
  4112b8:	and	x4, x5, #0x7f8
  4112bc:	ldr	x4, [x6, x4]
  4112c0:	add	x4, x2, x4
  4112c4:	add	x4, x4, x9
  4112c8:	str	x4, [x3, #8]
  4112cc:	lsr	x4, x4, #8
  4112d0:	and	x4, x4, #0x7f8
  4112d4:	ldr	x9, [x6, x4]
  4112d8:	add	x9, x5, x9
  4112dc:	str	x9, [x7, #8]
  4112e0:	eor	x2, x2, x2, lsl #12
  4112e4:	ldr	x4, [x3, #1040]
  4112e8:	add	x2, x2, x4
  4112ec:	ldr	x4, [x3, #16]
  4112f0:	and	x5, x4, #0x7f8
  4112f4:	ldr	x5, [x6, x5]
  4112f8:	add	x5, x2, x5
  4112fc:	add	x5, x5, x9
  411300:	str	x5, [x3, #16]
  411304:	lsr	x5, x5, #8
  411308:	and	x5, x5, #0x7f8
  41130c:	ldr	x9, [x6, x5]
  411310:	add	x9, x4, x9
  411314:	str	x9, [x7, #16]
  411318:	eor	x2, x2, x2, lsr #33
  41131c:	ldr	x4, [x3, #1048]
  411320:	add	x2, x2, x4
  411324:	ldr	x5, [x3, #24]
  411328:	and	x4, x5, #0x7f8
  41132c:	ldr	x4, [x6, x4]
  411330:	add	x4, x2, x4
  411334:	add	x4, x4, x9
  411338:	str	x4, [x3, #24]
  41133c:	lsr	x4, x4, #8
  411340:	and	x4, x4, #0x7f8
  411344:	ldr	x9, [x6, x4]
  411348:	add	x9, x5, x9
  41134c:	str	x9, [x7, #24]
  411350:	add	x7, x7, #0x20
  411354:	add	x3, x3, #0x20
  411358:	cmp	x3, x8
  41135c:	b.ne	41126c <__fxstatat@plt+0xe2ac>  // b.any
  411360:	add	x1, x1, #0x400
  411364:	mov	x4, x0
  411368:	add	x7, x0, #0x400
  41136c:	eor	x2, x2, x2, lsl #21
  411370:	ldr	x3, [x4]
  411374:	sub	x3, x3, #0x1
  411378:	sub	x2, x3, x2
  41137c:	ldr	x3, [x4, #1024]
  411380:	and	x5, x3, #0x7f8
  411384:	ldr	x5, [x6, x5]
  411388:	add	x5, x2, x5
  41138c:	add	x5, x5, x9
  411390:	str	x5, [x4, #1024]
  411394:	lsr	x5, x5, #8
  411398:	and	x5, x5, #0x7f8
  41139c:	ldr	x8, [x6, x5]
  4113a0:	add	x8, x3, x8
  4113a4:	str	x8, [x1]
  4113a8:	eor	x2, x2, x2, lsr #5
  4113ac:	ldr	x3, [x4, #8]
  4113b0:	add	x2, x2, x3
  4113b4:	ldr	x5, [x4, #1032]
  4113b8:	and	x3, x5, #0x7f8
  4113bc:	ldr	x3, [x6, x3]
  4113c0:	add	x3, x2, x3
  4113c4:	add	x3, x3, x8
  4113c8:	str	x3, [x4, #1032]
  4113cc:	lsr	x3, x3, #8
  4113d0:	and	x3, x3, #0x7f8
  4113d4:	ldr	x8, [x6, x3]
  4113d8:	add	x8, x5, x8
  4113dc:	str	x8, [x1, #8]
  4113e0:	eor	x2, x2, x2, lsl #12
  4113e4:	ldr	x3, [x4, #16]
  4113e8:	add	x2, x2, x3
  4113ec:	ldr	x3, [x4, #1040]
  4113f0:	and	x5, x3, #0x7f8
  4113f4:	ldr	x5, [x6, x5]
  4113f8:	add	x5, x2, x5
  4113fc:	add	x5, x5, x8
  411400:	str	x5, [x4, #1040]
  411404:	lsr	x5, x5, #8
  411408:	and	x5, x5, #0x7f8
  41140c:	ldr	x8, [x6, x5]
  411410:	add	x8, x3, x8
  411414:	str	x8, [x1, #16]
  411418:	eor	x2, x2, x2, lsr #33
  41141c:	ldr	x3, [x4, #24]
  411420:	add	x2, x2, x3
  411424:	ldr	x5, [x4, #1048]
  411428:	and	x3, x5, #0x7f8
  41142c:	ldr	x3, [x6, x3]
  411430:	add	x3, x2, x3
  411434:	add	x3, x3, x8
  411438:	str	x3, [x4, #1048]
  41143c:	lsr	x3, x3, #8
  411440:	and	x3, x3, #0x7f8
  411444:	ldr	x9, [x6, x3]
  411448:	add	x9, x5, x9
  41144c:	str	x9, [x1, #24]
  411450:	add	x1, x1, #0x20
  411454:	add	x4, x4, #0x20
  411458:	cmp	x4, x7
  41145c:	b.ne	41136c <__fxstatat@plt+0xe3ac>  // b.any
  411460:	str	x2, [x0, #2048]
  411464:	str	x9, [x0, #2056]
  411468:	ret
  41146c:	mov	x5, x0
  411470:	add	x8, x0, #0x800
  411474:	mov	x11, x0
  411478:	mov	x3, #0xc0ab                	// #49323
  41147c:	movk	x3, #0x6c44, lsl #16
  411480:	movk	x3, #0x704f, lsl #32
  411484:	movk	x3, #0x98f5, lsl #48
  411488:	mov	x1, #0x89ed                	// #35309
  41148c:	movk	x1, #0xcbfc, lsl #16
  411490:	movk	x1, #0x5bf2, lsl #32
  411494:	movk	x1, #0xae98, lsl #48
  411498:	mov	x4, #0x9315                	// #37653
  41149c:	movk	x4, #0xa5a0, lsl #16
  4114a0:	movk	x4, #0x4a0f, lsl #32
  4114a4:	movk	x4, #0x48fe, lsl #48
  4114a8:	mov	x2, #0xe0ce                	// #57550
  4114ac:	movk	x2, #0x8355, lsl #16
  4114b0:	movk	x2, #0x53db, lsl #32
  4114b4:	movk	x2, #0x82f0, lsl #48
  4114b8:	mov	x10, #0x5524                	// #21796
  4114bc:	movk	x10, #0x4a59, lsl #16
  4114c0:	movk	x10, #0x2e82, lsl #32
  4114c4:	movk	x10, #0xb29b, lsl #48
  4114c8:	mov	x7, #0x12a0                	// #4768
  4114cc:	movk	x7, #0x3d47, lsl #16
  4114d0:	movk	x7, #0xa505, lsl #32
  4114d4:	movk	x7, #0x8c0e, lsl #48
  4114d8:	mov	x6, #0xc862                	// #51298
  4114dc:	movk	x6, #0xc73a, lsl #16
  4114e0:	movk	x6, #0xb322, lsl #32
  4114e4:	movk	x6, #0xb9f8, lsl #48
  4114e8:	mov	x9, #0x4b7c                	// #19324
  4114ec:	movk	x9, #0xa288, lsl #16
  4114f0:	movk	x9, #0x4677, lsl #32
  4114f4:	movk	x9, #0x647c, lsl #48
  4114f8:	ldr	x12, [x11, #32]
  4114fc:	add	x2, x2, x12
  411500:	ldr	x12, [x11, #40]
  411504:	add	x4, x4, x12
  411508:	ldr	x12, [x11, #48]
  41150c:	add	x1, x1, x12
  411510:	ldr	x12, [x11, #56]
  411514:	add	x3, x3, x12
  411518:	ldr	x12, [x11]
  41151c:	sub	x12, x12, x2
  411520:	add	x9, x12, x9
  411524:	eor	x4, x4, x3, lsr #9
  411528:	add	x3, x3, x9
  41152c:	ldr	x12, [x11, #8]
  411530:	sub	x12, x12, x4
  411534:	add	x6, x12, x6
  411538:	eor	x1, x1, x9, lsl #9
  41153c:	add	x9, x9, x6
  411540:	ldr	x12, [x11, #16]
  411544:	sub	x12, x12, x1
  411548:	add	x7, x12, x7
  41154c:	eor	x3, x3, x6, lsr #23
  411550:	add	x6, x6, x7
  411554:	ldr	x12, [x11, #24]
  411558:	sub	x12, x12, x3
  41155c:	add	x10, x12, x10
  411560:	eor	x9, x9, x7, lsl #15
  411564:	add	x7, x7, x10
  411568:	sub	x2, x2, x9
  41156c:	eor	x6, x6, x10, lsr #14
  411570:	add	x10, x10, x2
  411574:	sub	x4, x4, x6
  411578:	eor	x7, x7, x2, lsl #20
  41157c:	add	x2, x2, x4
  411580:	sub	x1, x1, x7
  411584:	eor	x10, x10, x4, lsr #17
  411588:	add	x4, x4, x1
  41158c:	sub	x3, x3, x10
  411590:	eor	x2, x2, x1, lsl #14
  411594:	add	x1, x1, x3
  411598:	str	x9, [x11]
  41159c:	str	x6, [x11, #8]
  4115a0:	str	x7, [x11, #16]
  4115a4:	str	x10, [x11, #24]
  4115a8:	str	x2, [x11, #32]
  4115ac:	str	x4, [x11, #40]
  4115b0:	str	x1, [x11, #48]
  4115b4:	str	x3, [x11, #56]
  4115b8:	add	x11, x11, #0x40
  4115bc:	cmp	x11, x8
  4115c0:	b.ne	4114f8 <__fxstatat@plt+0xe538>  // b.any
  4115c4:	ldr	x11, [x5, #32]
  4115c8:	add	x2, x2, x11
  4115cc:	ldr	x11, [x5, #40]
  4115d0:	add	x4, x4, x11
  4115d4:	ldr	x11, [x5, #48]
  4115d8:	add	x1, x1, x11
  4115dc:	ldr	x11, [x5, #56]
  4115e0:	add	x3, x3, x11
  4115e4:	ldr	x11, [x5]
  4115e8:	sub	x11, x11, x2
  4115ec:	add	x9, x11, x9
  4115f0:	eor	x4, x4, x3, lsr #9
  4115f4:	add	x3, x3, x9
  4115f8:	ldr	x11, [x5, #8]
  4115fc:	sub	x11, x11, x4
  411600:	add	x6, x11, x6
  411604:	eor	x1, x1, x9, lsl #9
  411608:	add	x9, x9, x6
  41160c:	ldr	x11, [x5, #16]
  411610:	sub	x11, x11, x1
  411614:	add	x7, x11, x7
  411618:	eor	x3, x3, x6, lsr #23
  41161c:	add	x6, x6, x7
  411620:	ldr	x11, [x5, #24]
  411624:	sub	x11, x11, x3
  411628:	add	x10, x11, x10
  41162c:	eor	x9, x9, x7, lsl #15
  411630:	add	x7, x7, x10
  411634:	sub	x2, x2, x9
  411638:	eor	x6, x6, x10, lsr #14
  41163c:	add	x10, x10, x2
  411640:	sub	x4, x4, x6
  411644:	eor	x7, x7, x2, lsl #20
  411648:	add	x2, x2, x4
  41164c:	sub	x1, x1, x7
  411650:	eor	x10, x10, x4, lsr #17
  411654:	add	x4, x4, x1
  411658:	sub	x3, x3, x10
  41165c:	eor	x2, x2, x1, lsl #14
  411660:	add	x1, x1, x3
  411664:	str	x9, [x5]
  411668:	str	x6, [x5, #8]
  41166c:	str	x7, [x5, #16]
  411670:	str	x10, [x5, #24]
  411674:	str	x2, [x5, #32]
  411678:	str	x4, [x5, #40]
  41167c:	str	x1, [x5, #48]
  411680:	str	x3, [x5, #56]
  411684:	add	x5, x5, #0x40
  411688:	cmp	x5, x8
  41168c:	b.ne	4115c4 <__fxstatat@plt+0xe604>  // b.any
  411690:	str	xzr, [x0, #2064]
  411694:	str	xzr, [x0, #2056]
  411698:	str	xzr, [x0, #2048]
  41169c:	ret
  4116a0:	stp	x29, x30, [sp, #-16]!
  4116a4:	mov	x29, sp
  4116a8:	mov	w2, #0x3                   	// #3
  4116ac:	mov	w1, #0x0                   	// #0
  4116b0:	bl	41175c <__fxstatat@plt+0xe79c>
  4116b4:	ldp	x29, x30, [sp], #16
  4116b8:	ret
  4116bc:	stp	x29, x30, [sp, #-48]!
  4116c0:	mov	x29, sp
  4116c4:	stp	x19, x20, [sp, #16]
  4116c8:	mov	x19, x0
  4116cc:	bl	402990 <fileno@plt>
  4116d0:	tbnz	w0, #31, 41172c <__fxstatat@plt+0xe76c>
  4116d4:	mov	x0, x19
  4116d8:	bl	402e90 <__freading@plt>
  4116dc:	cbz	w0, 4116fc <__fxstatat@plt+0xe73c>
  4116e0:	mov	x0, x19
  4116e4:	bl	402990 <fileno@plt>
  4116e8:	mov	w2, #0x1                   	// #1
  4116ec:	mov	x1, #0x0                   	// #0
  4116f0:	bl	402950 <lseek@plt>
  4116f4:	cmn	x0, #0x1
  4116f8:	b.eq	411748 <__fxstatat@plt+0xe788>  // b.none
  4116fc:	mov	x0, x19
  411700:	bl	4102a4 <__fxstatat@plt+0xd2e4>
  411704:	cbz	w0, 411748 <__fxstatat@plt+0xe788>
  411708:	str	x21, [sp, #32]
  41170c:	bl	402f10 <__errno_location@plt>
  411710:	mov	x20, x0
  411714:	ldr	w21, [x0]
  411718:	mov	x0, x19
  41171c:	bl	4029b0 <fclose@plt>
  411720:	cbnz	w21, 411738 <__fxstatat@plt+0xe778>
  411724:	ldr	x21, [sp, #32]
  411728:	b	411750 <__fxstatat@plt+0xe790>
  41172c:	mov	x0, x19
  411730:	bl	4029b0 <fclose@plt>
  411734:	b	411750 <__fxstatat@plt+0xe790>
  411738:	str	w21, [x20]
  41173c:	mov	w0, #0xffffffff            	// #-1
  411740:	ldr	x21, [sp, #32]
  411744:	b	411750 <__fxstatat@plt+0xe790>
  411748:	mov	x0, x19
  41174c:	bl	4029b0 <fclose@plt>
  411750:	ldp	x19, x20, [sp, #16]
  411754:	ldp	x29, x30, [sp], #48
  411758:	ret
  41175c:	stp	x29, x30, [sp, #-112]!
  411760:	mov	x29, sp
  411764:	stp	x19, x20, [sp, #16]
  411768:	mov	w19, w0
  41176c:	str	x2, [sp, #80]
  411770:	str	x3, [sp, #88]
  411774:	str	x4, [sp, #96]
  411778:	str	x5, [sp, #104]
  41177c:	add	x0, sp, #0x70
  411780:	str	x0, [sp, #48]
  411784:	str	x0, [sp, #56]
  411788:	add	x0, sp, #0x50
  41178c:	str	x0, [sp, #64]
  411790:	mov	w0, #0xffffffe0            	// #-32
  411794:	str	w0, [sp, #72]
  411798:	str	wzr, [sp, #76]
  41179c:	cbz	w1, 4117e0 <__fxstatat@plt+0xe820>
  4117a0:	cmp	w1, #0x406
  4117a4:	b.eq	411848 <__fxstatat@plt+0xe888>  // b.none
  4117a8:	cmp	w1, #0xb
  4117ac:	b.gt	4119a8 <__fxstatat@plt+0xe9e8>
  4117b0:	tbz	w1, #31, 411984 <__fxstatat@plt+0xe9c4>
  4117b4:	ldr	w2, [sp, #72]
  4117b8:	ldr	x0, [sp, #48]
  4117bc:	tbnz	w2, #31, 411a3c <__fxstatat@plt+0xea7c>
  4117c0:	add	x2, x0, #0xf
  4117c4:	and	x2, x2, #0xfffffffffffffff8
  4117c8:	str	x2, [sp, #48]
  4117cc:	ldr	x2, [x0]
  4117d0:	mov	w0, w19
  4117d4:	bl	402dc0 <fcntl@plt>
  4117d8:	mov	w20, w0
  4117dc:	b	41180c <__fxstatat@plt+0xe84c>
  4117e0:	ldr	w1, [sp, #72]
  4117e4:	ldr	x0, [sp, #48]
  4117e8:	tbnz	w1, #31, 41181c <__fxstatat@plt+0xe85c>
  4117ec:	add	x1, x0, #0xb
  4117f0:	and	x1, x1, #0xfffffffffffffff8
  4117f4:	str	x1, [sp, #48]
  4117f8:	ldr	w2, [x0]
  4117fc:	mov	w1, #0x0                   	// #0
  411800:	mov	w0, w19
  411804:	bl	402dc0 <fcntl@plt>
  411808:	mov	w20, w0
  41180c:	mov	w0, w20
  411810:	ldp	x19, x20, [sp, #16]
  411814:	ldp	x29, x30, [sp], #112
  411818:	ret
  41181c:	add	w2, w1, #0x8
  411820:	str	w2, [sp, #72]
  411824:	cmp	w2, #0x0
  411828:	b.le	41183c <__fxstatat@plt+0xe87c>
  41182c:	add	x1, x0, #0xb
  411830:	and	x1, x1, #0xfffffffffffffff8
  411834:	str	x1, [sp, #48]
  411838:	b	4117f8 <__fxstatat@plt+0xe838>
  41183c:	ldr	x0, [sp, #56]
  411840:	add	x0, x0, w1, sxtw
  411844:	b	4117f8 <__fxstatat@plt+0xe838>
  411848:	str	x21, [sp, #32]
  41184c:	ldr	w1, [sp, #72]
  411850:	ldr	x0, [sp, #48]
  411854:	tbnz	w1, #31, 4118a0 <__fxstatat@plt+0xe8e0>
  411858:	add	x1, x0, #0xb
  41185c:	and	x1, x1, #0xfffffffffffffff8
  411860:	str	x1, [sp, #48]
  411864:	ldr	w21, [x0]
  411868:	adrp	x0, 429000 <__fxstatat@plt+0x26040>
  41186c:	ldr	w0, [x0, #2748]
  411870:	tbnz	w0, #31, 411930 <__fxstatat@plt+0xe970>
  411874:	mov	w2, w21
  411878:	mov	w1, #0x406                 	// #1030
  41187c:	mov	w0, w19
  411880:	bl	402dc0 <fcntl@plt>
  411884:	mov	w20, w0
  411888:	tbnz	w0, #31, 4118cc <__fxstatat@plt+0xe90c>
  41188c:	adrp	x0, 429000 <__fxstatat@plt+0x26040>
  411890:	mov	w1, #0x1                   	// #1
  411894:	str	w1, [x0, #2748]
  411898:	ldr	x21, [sp, #32]
  41189c:	b	41180c <__fxstatat@plt+0xe84c>
  4118a0:	add	w2, w1, #0x8
  4118a4:	str	w2, [sp, #72]
  4118a8:	cmp	w2, #0x0
  4118ac:	b.le	4118c0 <__fxstatat@plt+0xe900>
  4118b0:	add	x1, x0, #0xb
  4118b4:	and	x1, x1, #0xfffffffffffffff8
  4118b8:	str	x1, [sp, #48]
  4118bc:	b	411864 <__fxstatat@plt+0xe8a4>
  4118c0:	ldr	x0, [sp, #56]
  4118c4:	add	x0, x0, w1, sxtw
  4118c8:	b	411864 <__fxstatat@plt+0xe8a4>
  4118cc:	bl	402f10 <__errno_location@plt>
  4118d0:	ldr	w0, [x0]
  4118d4:	cmp	w0, #0x16
  4118d8:	b.ne	41188c <__fxstatat@plt+0xe8cc>  // b.any
  4118dc:	mov	w2, w21
  4118e0:	mov	w1, #0x0                   	// #0
  4118e4:	mov	w0, w19
  4118e8:	bl	402dc0 <fcntl@plt>
  4118ec:	mov	w20, w0
  4118f0:	tbnz	w0, #31, 411a68 <__fxstatat@plt+0xeaa8>
  4118f4:	adrp	x0, 429000 <__fxstatat@plt+0x26040>
  4118f8:	mov	w1, #0xffffffff            	// #-1
  4118fc:	str	w1, [x0, #2748]
  411900:	mov	w1, #0x1                   	// #1
  411904:	mov	w0, w20
  411908:	bl	402dc0 <fcntl@plt>
  41190c:	tbnz	w0, #31, 411960 <__fxstatat@plt+0xe9a0>
  411910:	orr	w2, w0, #0x1
  411914:	mov	w1, #0x2                   	// #2
  411918:	mov	w0, w20
  41191c:	bl	402dc0 <fcntl@plt>
  411920:	cmn	w0, #0x1
  411924:	b.eq	411960 <__fxstatat@plt+0xe9a0>  // b.none
  411928:	ldr	x21, [sp, #32]
  41192c:	b	41180c <__fxstatat@plt+0xe84c>
  411930:	mov	w2, w21
  411934:	mov	w1, #0x0                   	// #0
  411938:	mov	w0, w19
  41193c:	bl	402dc0 <fcntl@plt>
  411940:	mov	w20, w0
  411944:	tbnz	w0, #31, 411a70 <__fxstatat@plt+0xeab0>
  411948:	adrp	x0, 429000 <__fxstatat@plt+0x26040>
  41194c:	ldr	w0, [x0, #2748]
  411950:	cmn	w0, #0x1
  411954:	b.eq	411900 <__fxstatat@plt+0xe940>  // b.none
  411958:	ldr	x21, [sp, #32]
  41195c:	b	41180c <__fxstatat@plt+0xe84c>
  411960:	bl	402f10 <__errno_location@plt>
  411964:	mov	x19, x0
  411968:	ldr	w21, [x0]
  41196c:	mov	w0, w20
  411970:	bl	402b70 <close@plt>
  411974:	str	w21, [x19]
  411978:	mov	w20, #0xffffffff            	// #-1
  41197c:	ldr	x21, [sp, #32]
  411980:	b	41180c <__fxstatat@plt+0xe84c>
  411984:	mov	x2, #0x1                   	// #1
  411988:	lsl	x2, x2, x1
  41198c:	mov	x0, #0x515                 	// #1301
  411990:	tst	x2, x0
  411994:	b.ne	4119e4 <__fxstatat@plt+0xea24>  // b.any
  411998:	mov	x0, #0xa0a                 	// #2570
  41199c:	tst	x2, x0
  4119a0:	b.ne	4119d4 <__fxstatat@plt+0xea14>  // b.any
  4119a4:	b	4117b4 <__fxstatat@plt+0xe7f4>
  4119a8:	sub	w0, w1, #0x400
  4119ac:	cmp	w0, #0xa
  4119b0:	b.hi	4117b4 <__fxstatat@plt+0xe7f4>  // b.pmore
  4119b4:	mov	x2, #0x1                   	// #1
  4119b8:	lsl	x2, x2, x0
  4119bc:	mov	x0, #0x2c5                 	// #709
  4119c0:	tst	x2, x0
  4119c4:	b.ne	4119e4 <__fxstatat@plt+0xea24>  // b.any
  4119c8:	mov	x0, #0x502                 	// #1282
  4119cc:	tst	x2, x0
  4119d0:	b.eq	4117b4 <__fxstatat@plt+0xe7f4>  // b.none
  4119d4:	mov	w0, w19
  4119d8:	bl	402dc0 <fcntl@plt>
  4119dc:	mov	w20, w0
  4119e0:	b	41180c <__fxstatat@plt+0xe84c>
  4119e4:	ldr	w2, [sp, #72]
  4119e8:	ldr	x0, [sp, #48]
  4119ec:	tbnz	w2, #31, 411a10 <__fxstatat@plt+0xea50>
  4119f0:	add	x2, x0, #0xb
  4119f4:	and	x2, x2, #0xfffffffffffffff8
  4119f8:	str	x2, [sp, #48]
  4119fc:	ldr	w2, [x0]
  411a00:	mov	w0, w19
  411a04:	bl	402dc0 <fcntl@plt>
  411a08:	mov	w20, w0
  411a0c:	b	41180c <__fxstatat@plt+0xe84c>
  411a10:	add	w3, w2, #0x8
  411a14:	str	w3, [sp, #72]
  411a18:	cmp	w3, #0x0
  411a1c:	b.le	411a30 <__fxstatat@plt+0xea70>
  411a20:	add	x2, x0, #0xb
  411a24:	and	x2, x2, #0xfffffffffffffff8
  411a28:	str	x2, [sp, #48]
  411a2c:	b	4119fc <__fxstatat@plt+0xea3c>
  411a30:	ldr	x0, [sp, #56]
  411a34:	add	x0, x0, w2, sxtw
  411a38:	b	4119fc <__fxstatat@plt+0xea3c>
  411a3c:	add	w3, w2, #0x8
  411a40:	str	w3, [sp, #72]
  411a44:	cmp	w3, #0x0
  411a48:	b.le	411a5c <__fxstatat@plt+0xea9c>
  411a4c:	add	x2, x0, #0xf
  411a50:	and	x2, x2, #0xfffffffffffffff8
  411a54:	str	x2, [sp, #48]
  411a58:	b	4117cc <__fxstatat@plt+0xe80c>
  411a5c:	ldr	x0, [sp, #56]
  411a60:	add	x0, x0, w2, sxtw
  411a64:	b	4117cc <__fxstatat@plt+0xe80c>
  411a68:	ldr	x21, [sp, #32]
  411a6c:	b	41180c <__fxstatat@plt+0xe84c>
  411a70:	ldr	x21, [sp, #32]
  411a74:	b	41180c <__fxstatat@plt+0xe84c>
  411a78:	mov	w1, w0
  411a7c:	cmp	w0, #0x26
  411a80:	b.eq	411aac <__fxstatat@plt+0xeaec>  // b.none
  411a84:	b.gt	411aa0 <__fxstatat@plt+0xeae0>
  411a88:	mov	w0, #0x0                   	// #0
  411a8c:	cmp	w1, #0x10
  411a90:	b.eq	411a9c <__fxstatat@plt+0xeadc>  // b.none
  411a94:	cmp	w1, #0x16
  411a98:	cset	w0, ne  // ne = any
  411a9c:	ret
  411aa0:	cmp	w0, #0x5f
  411aa4:	cset	w0, ne  // ne = any
  411aa8:	b	411a9c <__fxstatat@plt+0xeadc>
  411aac:	mov	w0, #0x0                   	// #0
  411ab0:	b	411a9c <__fxstatat@plt+0xeadc>
  411ab4:	stp	x29, x30, [sp, #-48]!
  411ab8:	mov	x29, sp
  411abc:	stp	x19, x20, [sp, #16]
  411ac0:	mov	x20, x1
  411ac4:	bl	4029e0 <fopen@plt>
  411ac8:	mov	x19, x0
  411acc:	cbz	x0, 411adc <__fxstatat@plt+0xeb1c>
  411ad0:	bl	402990 <fileno@plt>
  411ad4:	cmp	w0, #0x2
  411ad8:	b.ls	411aec <__fxstatat@plt+0xeb2c>  // b.plast
  411adc:	mov	x0, x19
  411ae0:	ldp	x19, x20, [sp, #16]
  411ae4:	ldp	x29, x30, [sp], #48
  411ae8:	ret
  411aec:	str	x21, [sp, #32]
  411af0:	bl	4116a0 <__fxstatat@plt+0xe6e0>
  411af4:	mov	w21, w0
  411af8:	tbnz	w0, #31, 411b24 <__fxstatat@plt+0xeb64>
  411afc:	mov	x0, x19
  411b00:	bl	4116bc <__fxstatat@plt+0xe6fc>
  411b04:	cbnz	w0, 411b48 <__fxstatat@plt+0xeb88>
  411b08:	mov	x1, x20
  411b0c:	mov	w0, w21
  411b10:	bl	402ac0 <fdopen@plt>
  411b14:	mov	x19, x0
  411b18:	cbz	x0, 411b48 <__fxstatat@plt+0xeb88>
  411b1c:	ldr	x21, [sp, #32]
  411b20:	b	411adc <__fxstatat@plt+0xeb1c>
  411b24:	bl	402f10 <__errno_location@plt>
  411b28:	mov	x20, x0
  411b2c:	ldr	w21, [x0]
  411b30:	mov	x0, x19
  411b34:	bl	4116bc <__fxstatat@plt+0xe6fc>
  411b38:	str	w21, [x20]
  411b3c:	mov	x19, #0x0                   	// #0
  411b40:	ldr	x21, [sp, #32]
  411b44:	b	411adc <__fxstatat@plt+0xeb1c>
  411b48:	bl	402f10 <__errno_location@plt>
  411b4c:	mov	x19, x0
  411b50:	ldr	w20, [x0]
  411b54:	mov	w0, w21
  411b58:	bl	402b70 <close@plt>
  411b5c:	str	w20, [x19]
  411b60:	mov	x19, #0x0                   	// #0
  411b64:	ldr	x21, [sp, #32]
  411b68:	b	411adc <__fxstatat@plt+0xeb1c>
  411b6c:	nop
  411b70:	stp	x29, x30, [sp, #-64]!
  411b74:	mov	x29, sp
  411b78:	stp	x19, x20, [sp, #16]
  411b7c:	adrp	x20, 428000 <__fxstatat@plt+0x25040>
  411b80:	add	x20, x20, #0xdd0
  411b84:	stp	x21, x22, [sp, #32]
  411b88:	adrp	x21, 428000 <__fxstatat@plt+0x25040>
  411b8c:	add	x21, x21, #0xdc8
  411b90:	sub	x20, x20, x21
  411b94:	mov	w22, w0
  411b98:	stp	x23, x24, [sp, #48]
  411b9c:	mov	x23, x1
  411ba0:	mov	x24, x2
  411ba4:	bl	4027b0 <mbrtowc@plt-0x40>
  411ba8:	cmp	xzr, x20, asr #3
  411bac:	b.eq	411bd8 <__fxstatat@plt+0xec18>  // b.none
  411bb0:	asr	x20, x20, #3
  411bb4:	mov	x19, #0x0                   	// #0
  411bb8:	ldr	x3, [x21, x19, lsl #3]
  411bbc:	mov	x2, x24
  411bc0:	add	x19, x19, #0x1
  411bc4:	mov	x1, x23
  411bc8:	mov	w0, w22
  411bcc:	blr	x3
  411bd0:	cmp	x20, x19
  411bd4:	b.ne	411bb8 <__fxstatat@plt+0xebf8>  // b.any
  411bd8:	ldp	x19, x20, [sp, #16]
  411bdc:	ldp	x21, x22, [sp, #32]
  411be0:	ldp	x23, x24, [sp, #48]
  411be4:	ldp	x29, x30, [sp], #64
  411be8:	ret
  411bec:	nop
  411bf0:	ret
  411bf4:	nop
  411bf8:	adrp	x2, 429000 <__fxstatat@plt+0x26040>
  411bfc:	mov	x1, #0x0                   	// #0
  411c00:	ldr	x2, [x2, #1016]
  411c04:	b	4028e0 <__cxa_atexit@plt>

Disassembly of section .fini:

0000000000411c08 <.fini>:
  411c08:	stp	x29, x30, [sp, #-16]!
  411c0c:	mov	x29, sp
  411c10:	ldp	x29, x30, [sp], #16
  411c14:	ret
