#-----------------------------------------------------------
# Vivado v2018.1 (64-bit)
# SW Build 2188600 on Wed Apr  4 18:40:38 MDT 2018
# IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018
# Start of session at: Mon Feb  3 21:43:54 2020
# Process ID: 10460
# Current directory: E:/FPGA/ejercicios/EF31/UART_TB/UART_TB.runs/clk_wiz_synth_1
# Command line: vivado.exe -log clk_wiz.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source clk_wiz.tcl
# Log file: E:/FPGA/ejercicios/EF31/UART_TB/UART_TB.runs/clk_wiz_synth_1/clk_wiz.vds
# Journal file: E:/FPGA/ejercicios/EF31/UART_TB/UART_TB.runs/clk_wiz_synth_1\vivado.jou
#-----------------------------------------------------------
source clk_wiz.tcl -notrace
