design,design_name,config,flow_status,total_runtime,routed_runtime,(Cell/mm^2)/Core_Util,DIEAREA_mm^2,CellPer_mm^2,OpenDP_Util,Peak_Memory_Usage_MB,cell_count,tritonRoute_violations,Short_violations,MetSpc_violations,OffGrid_violations,MinHole_violations,Other_violations,Magic_violations,antenna_violations,lvs_total_errors,cvc_total_errors,klayout_violations,wire_length,vias,wns,pl_wns,optimized_wns,fastroute_wns,spef_wns,tns,pl_tns,optimized_tns,fastroute_tns,spef_tns,HPWL,routing_layer1_pct,routing_layer2_pct,routing_layer3_pct,routing_layer4_pct,routing_layer5_pct,routing_layer6_pct,wires_count,wire_bits,public_wires_count,public_wire_bits,memories_count,memory_bits,processes_count,cells_pre_abc,AND,DFF,NAND,NOR,OR,XOR,XNOR,MUX,inputs,outputs,level,EndCaps,TapCells,Diodes,Total_Physical_Cells,CoreArea_um^2,power_slowest_internal_uW,power_slowest_switching_uW,power_slowest_leakage_uW,power_typical_internal_uW,power_typical_switching_uW,power_typical_leakage_uW,power_fastest_internal_uW,power_fastest_switching_uW,power_fastest_leakage_uW,critical_path_ns,suggested_clock_period,suggested_clock_frequency,CLOCK_PERIOD,SYNTH_STRATEGY,SYNTH_MAX_FANOUT,FP_CORE_UTIL,FP_ASPECT_RATIO,FP_PDN_VPITCH,FP_PDN_HPITCH,PL_TARGET_DENSITY,GRT_ADJUSTMENT,STD_CELL_LIBRARY,DIODE_INSERTION_STRATEGY
/foss/designs/SKY130_SAR-ADC/openlane/adc_clkgen_with_edgedetect,adc_clkgen_with_edgedetect,kaiserschmarrn,flow completed,0h14m51s0ms,0h13m45s0ms,-2.0,0.014352,-1,56.32,559.75,-1,0,0,0,0,0,0,0,-1,-1,-1,-1,34863,6105,0.0,0.0,-1,0.0,-1,0.0,0.0,-1,0.0,-1,8452288.0,0.0,69.45,45.13,58.78,6.52,-1,404,935,72,603,0,0,0,743,9,0,38,14,99,0,0,0,27,202,5,52,168,0,220,12426.918400000002,9.05e-10,1.17e-09,2.34e-06,1.1e-09,1.49e-09,3.86e-09,1.22e-09,1.76e-09,5.13e-09,41.20000000001164,1000001.0,0.000999999000001,1000000,AREA 2,10,50,1,96,24,0.75,0.3,sky130_fd_sc_hd,3
