Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Mon Jun 13 16:52:22 2022
| Host         : D-14JM0W2 running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_dijkstra_ram_RAM_Controller_0_0'

1. Summary
----------

SUCCESS in the conversion of design_dijkstra_ram_RAM_Controller_0_0 (xilinx.com:module_ref:RAM_Controller:1.0 (Rev. 1)) to Vivado generation flows.






Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Mon Jun 13 16:52:22 2022
| Host         : D-14JM0W2 running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_dijkstra_ram_Dijkstra_algorithm_0_0'

1. Summary
----------

SUCCESS in the upgrade of design_dijkstra_ram_Dijkstra_algorithm_0_0 (elsys-design.com:user:Dijkstra_algorithm:1.0) from (Rev. 7) to (Rev. 8)






Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Mon Jun 13 16:52:18 2022
| Host         : D-14JM0W2 running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_dijkstra_all_dpram_0_0'

1. Summary
----------

SUCCESS in the conversion of design_dijkstra_all_dpram_0_0 (xilinx.com:module_ref:dpram:1.0 (Rev. 1)) to Vivado generation flows.






Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Mon Jun 13 16:52:18 2022
| Host         : D-14JM0W2 running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_dijkstra_all_comparateur2_0_0'

1. Summary
----------

SUCCESS in the conversion of design_dijkstra_all_comparateur2_0_0 (xilinx.com:module_ref:comparateur2:1.0 (Rev. 1)) to Vivado generation flows.






Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Mon Jun 13 16:52:18 2022
| Host         : D-14JM0W2 running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_dijkstra_all_comparateur1_0_0'

1. Summary
----------

SUCCESS in the conversion of design_dijkstra_all_comparateur1_0_0 (xilinx.com:module_ref:comparateur1:1.0 (Rev. 1)) to Vivado generation flows.






Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Mon Jun 13 16:52:18 2022
| Host         : D-14JM0W2 running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_dijkstra_all_UPDATE_RAM_0_0'

1. Summary
----------

SUCCESS in the conversion of design_dijkstra_all_UPDATE_RAM_0_0 (xilinx.com:module_ref:UPDATE_RAM:1.0 (Rev. 1)) to Vivado generation flows.






Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Mon Jun 13 16:52:18 2022
| Host         : D-14JM0W2 running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_dijkstra_all_ROM_0_0'

1. Summary
----------

SUCCESS in the conversion of design_dijkstra_all_ROM_0_0 (xilinx.com:module_ref:ROM:1.0 (Rev. 1)) to Vivado generation flows.






Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Mon Jun 13 16:52:18 2022
| Host         : D-14JM0W2 running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_dijkstra_all_NEAREST_NODE_0_0'

1. Summary
----------

SUCCESS in the conversion of design_dijkstra_all_NEAREST_NODE_0_0 (xilinx.com:module_ref:NEAREST_NODE:1.0 (Rev. 1)) to Vivado generation flows.






Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Mon Jun 13 16:52:18 2022
| Host         : D-14JM0W2 running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_dijkstra_all_DIJKSTRA_CONTROLLER_0_0'

1. Summary
----------

SUCCESS in the conversion of design_dijkstra_all_DIJKSTRA_CONTROLLER_0_0 (xilinx.com:module_ref:DIJKSTRA_CONTROLLER:1.0 (Rev. 1)) to Vivado generation flows.






Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Mon Jun 13 16:52:13 2022
| Host         : D-14JM0W2 running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_dijkstra_comparateur2_0_1'

1. Summary
----------

SUCCESS in the conversion of design_dijkstra_comparateur2_0_1 (xilinx.com:module_ref:comparateur2:1.0 (Rev. 1)) to Vivado generation flows.






Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Mon Jun 13 16:52:13 2022
| Host         : D-14JM0W2 running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_dijkstra_comparateur1_0_1'

1. Summary
----------

SUCCESS in the conversion of design_dijkstra_comparateur1_0_1 (xilinx.com:module_ref:comparateur1:1.0 (Rev. 1)) to Vivado generation flows.






Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Mon Jun 13 16:52:13 2022
| Host         : D-14JM0W2 running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_dijkstra_UPDATE_RAM_0_1'

1. Summary
----------

SUCCESS in the conversion of design_dijkstra_UPDATE_RAM_0_1 (xilinx.com:module_ref:UPDATE_RAM:1.0 (Rev. 1)) to Vivado generation flows.






Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Mon Jun 13 16:52:13 2022
| Host         : D-14JM0W2 running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_dijkstra_NEAREST_NODE_0_1'

1. Summary
----------

SUCCESS in the conversion of design_dijkstra_NEAREST_NODE_0_1 (xilinx.com:module_ref:NEAREST_NODE:1.0 (Rev. 1)) to Vivado generation flows.






Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Mon Jun 13 16:52:13 2022
| Host         : D-14JM0W2 running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_dijkstra_DIJKSTRA_CONTROLLER_0_1'

1. Summary
----------

SUCCESS in the conversion of design_dijkstra_DIJKSTRA_CONTROLLER_0_1 (xilinx.com:module_ref:DIJKSTRA_CONTROLLER:1.0 (Rev. 1)) to Vivado generation flows.






Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Mon Jun 13 16:52:07 2022
| Host         : D-14JM0W2 running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_axi_Dijkstra_algorithm_0_0'

1. Summary
----------

SUCCESS in the upgrade of design_axi_Dijkstra_algorithm_0_0 (elsys-design.com:user:Dijkstra_algorithm:1.0) from (Rev. 7) to (Rev. 8)






Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Mon Jun 13 16:52:04 2022
| Host         : D-14JM0W2 running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_TOP_Dijkstra_TOP_dijkstra_0_0'

1. Summary
----------

SUCCESS in the conversion of design_TOP_Dijkstra_TOP_dijkstra_0_0 (xilinx.com:module_ref:TOP_dijkstra:1.0 (Rev. 1)) to Vivado generation flows.






Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Mon Jun 13 11:35:11 2022
| Host         : D-14JM0W2 running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_dijkstra_ram_Dijkstra_algorithm_0_0'

1. Summary
----------

SUCCESS in the upgrade of design_dijkstra_ram_Dijkstra_algorithm_0_0 (elsys-design.com:user:Dijkstra_algorithm:1.0) from (Rev. 6) to (Rev. 7)






Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Mon Jun 13 11:35:09 2022
| Host         : D-14JM0W2 running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_dijkstra_all_NEAREST_NODE_0_0'

1. Summary
----------

SUCCESS in the conversion of design_dijkstra_all_NEAREST_NODE_0_0 (xilinx.com:module_ref:NEAREST_NODE:1.0 (Rev. 1)) to Vivado generation flows.






Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Mon Jun 13 11:35:07 2022
| Host         : D-14JM0W2 running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_dijkstra_NEAREST_NODE_0_1'

1. Summary
----------

SUCCESS in the conversion of design_dijkstra_NEAREST_NODE_0_1 (xilinx.com:module_ref:NEAREST_NODE:1.0 (Rev. 1)) to Vivado generation flows.






Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Mon Jun 13 11:35:05 2022
| Host         : D-14JM0W2 running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_axi_Dijkstra_algorithm_0_0'

1. Summary
----------

SUCCESS in the upgrade of design_axi_Dijkstra_algorithm_0_0 (elsys-design.com:user:Dijkstra_algorithm:1.0) from (Rev. 6) to (Rev. 7)






Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Mon Jun 13 11:35:02 2022
| Host         : D-14JM0W2 running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_TOP_Dijkstra_TOP_dijkstra_0_0'

1. Summary
----------

SUCCESS in the conversion of design_TOP_Dijkstra_TOP_dijkstra_0_0 (xilinx.com:module_ref:TOP_dijkstra:1.0 (Rev. 1)) to Vivado generation flows.






Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Fri Jun 10 14:54:10 2022
| Host         : D-14JM0W2 running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_axi_Dijkstra_algorithm_0_0'

1. Summary
----------

SUCCESS in the upgrade of design_axi_Dijkstra_algorithm_0_0 (elsys-design.com:user:Dijkstra_algorithm:1.0) from (Rev. 5) to (Rev. 6)






Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Fri Jun 10 14:45:17 2022
| Host         : D-14JM0W2 running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_axi_Dijkstra_algorithm_0_0'

1. Summary
----------

SUCCESS in the upgrade of design_axi_Dijkstra_algorithm_0_0 (elsys-design.com:user:Dijkstra_algorithm:1.0) from (Rev. 4) to (Rev. 5)






Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Fri Jun 10 09:47:58 2022
| Host         : D-14JM0W2 running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_axi_Dijkstra_algorithm_0_0'

1. Summary
----------

SUCCESS in the upgrade of design_axi_Dijkstra_algorithm_0_0 (elsys-design.com:user:Dijkstra_algorithm:1.0) from (Rev. 3) to (Rev. 4)






Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Fri Jun 10 09:39:10 2022
| Host         : D-14JM0W2 running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_axi_Dijkstra_algorithm_0_0'

1. Summary
----------

SUCCESS in the upgrade of design_axi_Dijkstra_algorithm_0_0 (elsys-design.com:user:Dijkstra_algorithm:1.0) from (Rev. 2) to (Rev. 3)

