# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../Trabalho_6_Grupo_12.srcs/sources_1/imports/new/divisor_clock.vhd" \
"../../../../Trabalho_6_Grupo_12.srcs/sources_1/imports/new/ff_D_reset_slr_sinc.vhd" \
"../../../../Trabalho_6_Grupo_12.srcs/sources_1/new/registrador16bits.vhd" \

# Do not sort compile order
nosort
