###############################################################################
#
# IAR C/C++ Compiler V7.30.5.1680 for Microchip AVR       20/Nov/2023  14:43:40
# Copyright 1996-2022 IAR Systems AB.
# Mobile license - IAR Embedded Workbench for Microchip AVR 8.10
#
#    Source file  =  
#        C:\Users\ESY\OneDrive -
#        Scanjet\Documents\GitHub\S2Prog\IO\ANZB_ATmega1281\Src\init.c
#    Command line =  
#        -f C:\Users\ESY\AppData\Local\Temp\EWA15B.tmp ("C:\Users\ESY\OneDrive
#        - Scanjet\Documents\GitHub\S2Prog\IO\ANZB_ATmega1281\Src\init.c"
#        --cpu=m1281 -ms -o "C:\Users\ESY\OneDrive -
#        Scanjet\Documents\GitHub\S2Prog\IO\ANZB_ATmega1281\Release\Obj" -D
#        OS_LIBMODE_R -D OS_UART=-1 -D USE_16552_DRIVER_TASK=1 -D
#        USE_MODBUS_PROTOCOL=0 -D ANZBANA_V8=1 -D __ATMEGA_1281__ -lCN
#        "C:\Users\ESY\OneDrive -
#        Scanjet\Documents\GitHub\S2Prog\IO\ANZB_ATmega1281\Release\List" -y
#        --initializers_in_flash --no_tbaa --enable_external_bus
#        -DENABLE_BIT_DEFINITIONS -e -I "C:\Users\ESY\OneDrive -
#        Scanjet\Documents\GitHub\S2Prog\IO\ANZB_ATmega1281\INC\\" -I
#        "C:\Users\ESY\OneDrive -
#        Scanjet\Documents\GitHub\S2Prog\IO\ANZB_ATmega1281\..\..\SHARED\INC\\"
#        --eeprom_size 4096 --clib -Ohs)
#    Locale       =  English_USA.1252
#    List file    =  
#        C:\Users\ESY\OneDrive -
#        Scanjet\Documents\GitHub\S2Prog\IO\ANZB_ATmega1281\Release\List\init.lst
#    Object file  =  
#        C:\Users\ESY\OneDrive -
#        Scanjet\Documents\GitHub\S2Prog\IO\ANZB_ATmega1281\Release\Obj\init.r90
#
###############################################################################

C:\Users\ESY\OneDrive - Scanjet\Documents\GitHub\S2Prog\IO\ANZB_ATmega1281\Src\init.c
      1          /****************************************************************************************
      2          / Init the project
      3          /
      4          ***************************************************************************************/
      5          #include "iom1281.h"

   \                                 In  segment ABSOLUTE, at 0xcc
   \   union <unnamed> volatile __io _A_UBRR1
   \                     _A_UBRR1:
   \   00000000                      DS8 2

   \                                 In  segment ABSOLUTE, at 0xca
   \   union <unnamed> volatile __io _A_UCSR1C
   \                     _A_UCSR1C:
   \   00000000                      DS8 1

   \                                 In  segment ABSOLUTE, at 0xc9
   \   union <unnamed> volatile __io _A_UCSR1B
   \                     _A_UCSR1B:
   \   00000000                      DS8 1

   \                                 In  segment ABSOLUTE, at 0xc8
   \   union <unnamed> volatile __io _A_UCSR1A
   \                     _A_UCSR1A:
   \   00000000                      DS8 1

   \                                 In  segment ABSOLUTE, at 0xc4
   \   union <unnamed> volatile __io _A_UBRR0
   \                     _A_UBRR0:
   \   00000000                      DS8 2

   \                                 In  segment ABSOLUTE, at 0xc2
   \   union <unnamed> volatile __io _A_UCSR0C
   \                     _A_UCSR0C:
   \   00000000                      DS8 1

   \                                 In  segment ABSOLUTE, at 0xc1
   \   union <unnamed> volatile __io _A_UCSR0B
   \                     _A_UCSR0B:
   \   00000000                      DS8 1

   \                                 In  segment ABSOLUTE, at 0xc0
   \   union <unnamed> volatile __io _A_UCSR0A
   \                     _A_UCSR0A:
   \   00000000                      DS8 1

   \                                 In  segment ABSOLUTE, at 0xb3
   \   union <unnamed> volatile __io _A_OCR2A
   \                     _A_OCR2A:
   \   00000000                      DS8 1

   \                                 In  segment ABSOLUTE, at 0xb1
   \   union <unnamed> volatile __io _A_TCCR2B
   \                     _A_TCCR2B:
   \   00000000                      DS8 1

   \                                 In  segment ABSOLUTE, at 0xb0
   \   union <unnamed> volatile __io _A_TCCR2A
   \                     _A_TCCR2A:
   \   00000000                      DS8 1

   \                                 In  segment ABSOLUTE, at 0x7c
   \   union <unnamed> volatile __io _A_ADMUX
   \                     _A_ADMUX:
   \   00000000                      DS8 1

   \                                 In  segment ABSOLUTE, at 0x7a
   \   union <unnamed> volatile __io _A_ADCSRA
   \                     _A_ADCSRA:
   \   00000000                      DS8 1

   \                                 In  segment ABSOLUTE, at 0x75
   \   union <unnamed> volatile __io _A_XMCRB
   \                     _A_XMCRB:
   \   00000000                      DS8 1

   \                                 In  segment ABSOLUTE, at 0x74
   \   union <unnamed> volatile __io _A_XMCRA
   \                     _A_XMCRA:
   \   00000000                      DS8 1

   \                                 In  segment ABSOLUTE, at 0x6a
   \   union <unnamed> volatile __io _A_EICRB
   \                     _A_EICRB:
   \   00000000                      DS8 1

   \                                 In  segment ABSOLUTE, at 0x69
   \   union <unnamed> volatile __io _A_EICRA
   \                     _A_EICRA:
   \   00000000                      DS8 1

   \                                 In  segment ABSOLUTE, at 0x60
   \   union <unnamed> volatile __io _A_WDTCSR
   \                     _A_WDTCSR:
   \   00000000                      DS8 1

   \                                 In  segment ABSOLUTE, at 0x55
   \   union <unnamed> volatile __io _A_MCUCR
   \                     _A_MCUCR:
   \   00000000                      DS8 1

   \                                 In  segment ABSOLUTE, at 0x54
   \   union <unnamed> volatile __io _A_MCUSR
   \                     _A_MCUSR:
   \   00000000                      DS8 1

   \                                 In  segment ABSOLUTE, at 0x4d
   \   union <unnamed> volatile __io _A_SPSR
   \                     _A_SPSR:
   \   00000000                      DS8 1

   \                                 In  segment ABSOLUTE, at 0x4c
   \   union <unnamed> volatile __io _A_SPCR
   \                     _A_SPCR:
   \   00000000                      DS8 1

   \                                 In  segment ABSOLUTE, at 0x3d
   \   union <unnamed> volatile __io _A_EIMSK
   \                     _A_EIMSK:
   \   00000000                      DS8 1

   \                                 In  segment ABSOLUTE, at 0x34
   \   union <unnamed> volatile __io _A_PORTG
   \                     _A_PORTG:
   \   00000000                      DS8 1

   \                                 In  segment ABSOLUTE, at 0x33
   \   union <unnamed> volatile __io _A_DDRG
   \                     _A_DDRG:
   \   00000000                      DS8 1

   \                                 In  segment ABSOLUTE, at 0x31
   \   union <unnamed> volatile __io _A_PORTF
   \                     _A_PORTF:
   \   00000000                      DS8 1

   \                                 In  segment ABSOLUTE, at 0x30
   \   union <unnamed> volatile __io _A_DDRF
   \                     _A_DDRF:
   \   00000000                      DS8 1

   \                                 In  segment ABSOLUTE, at 0x2e
   \   union <unnamed> volatile __io _A_PORTE
   \                     _A_PORTE:
   \   00000000                      DS8 1

   \                                 In  segment ABSOLUTE, at 0x2d
   \   union <unnamed> volatile __io _A_DDRE
   \                     _A_DDRE:
   \   00000000                      DS8 1

   \                                 In  segment ABSOLUTE, at 0x2b
   \   union <unnamed> volatile __io _A_PORTD
   \                     _A_PORTD:
   \   00000000                      DS8 1

   \                                 In  segment ABSOLUTE, at 0x2a
   \   union <unnamed> volatile __io _A_DDRD
   \                     _A_DDRD:
   \   00000000                      DS8 1

   \                                 In  segment ABSOLUTE, at 0x28
   \   union <unnamed> volatile __io _A_PORTC
   \                     _A_PORTC:
   \   00000000                      DS8 1

   \                                 In  segment ABSOLUTE, at 0x27
   \   union <unnamed> volatile __io _A_DDRC
   \                     _A_DDRC:
   \   00000000                      DS8 1

   \                                 In  segment ABSOLUTE, at 0x25
   \   union <unnamed> volatile __io _A_PORTB
   \                     _A_PORTB:
   \   00000000                      DS8 1

   \                                 In  segment ABSOLUTE, at 0x24
   \   union <unnamed> volatile __io _A_DDRB
   \                     _A_DDRB:
   \   00000000                      DS8 1

   \                                 In  segment ABSOLUTE, at 0x22
   \   union <unnamed> volatile __io _A_PORTA
   \                     _A_PORTA:
   \   00000000                      DS8 1

   \                                 In  segment ABSOLUTE, at 0x21
   \   union <unnamed> volatile __io _A_DDRA
   \                     _A_DDRA:
   \   00000000                      DS8 1

   \                                 In  segment ABSOLUTE, at 0x20
   \   union <unnamed> volatile __io _A_PINA
   \                     _A_PINA:
   \   00000000                      DS8 1
      6          #include "stdio.h"
      7          #include "math.h"
      8          #include "externals.h"
      9          #include "version.h"
     10          #include "inavr.h"
     11          #include "string.h"
     12          
     13          /*
     14          **===========================================================================
     15          ** Init the system according to board type
     16          **===========================================================================
     17          */ 

   \                                 In  segment CODE, align 2, keep-with-next
     18          void InitSystem(void) {
   \                     InitSystem:
   \   00000000                      REQUIRE __RSTACK_in_external_ram_new_way
     19          #if ANZBANA_V8 == 1
     20              DDRA    =  0x00 ;      // Port B data direction, bit 0, 4-7 out
   \   00000000   E000               LDI     R16, 0
   \   00000002   B901               OUT     0x01, R16
     21              PORTA   =  0x3;
   \   00000004   E003               LDI     R16, 3
   \   00000006   B902               OUT     0x02, R16
     22              UnitID  = PINA & 0x03;       //get the unit ID
   \   00000008   B100               IN      R16, 0x00
   \   0000000A   7003               ANDI    R16, 0x03
   \   0000000C   9300....           STS     UnitID, R16
     23          #else
     24              DDRB    =  0x00 ;      // Port B data direction, bit 0, 4-7 out
     25          //    PORTB   =  0xc;
     26              UnitID  = (PINB >> 2)& 0x03;       //get the unit ID
     27          #endif
     28          #if (OS_UART == 0)
     29              UnitID = 0x00; //AStmark  for test
     30          #endif
     31          
     32              Init_CPU();                         // init all processes
   \   00000010   ....               RCALL   Init_CPU
     33              Init_IO();
   \   00000012   ....               RCALL   Init_IO
     34              Init_TMR() ;
   \   00000014   9100....           LDS     R16, UnitID
   \   00000018   2300               TST     R16
   \   0000001A   F051               BREQ    ??InitSystem_0
   \   0000001C   950A               DEC     R16
   \   0000001E   F489               BRNE    ??InitSystem_1
   \   00000020   E402               LDI     R16, 66
   \   00000022   9300....           STS     _A_TCCR2A, R16
   \   00000026   E801               LDI     R16, 129
   \   00000028   9300....           STS     _A_TCCR2B, R16
   \   0000002C   E007               LDI     R16, 7
   \   0000002E   C007               RJMP    ??InitSystem_2
   \                     ??InitSystem_0:
   \   00000030   E402               LDI     R16, 66
   \   00000032   9300....           STS     _A_TCCR2A, R16
   \   00000036   E801               LDI     R16, 129
   \   00000038   9300....           STS     _A_TCCR2B, R16
   \   0000003C   E003               LDI     R16, 3
   \                     ??InitSystem_2:
   \   0000003E   9300....           STS     _A_OCR2A, R16
     35          #if (OS_UART != 0)
     36              Init_USART(0, 38400) ;              // 
   \                     ??InitSystem_1:
   \   00000042   E000               LDI     R16, 0
   \   00000044   9300....           STS     (UART + 2), R16
   \   00000048   9300....           STS     (UART + 3), R16
   \   0000004C   9300....           STS     (UART + 4), R16
   \   00000050   9300....           STS     (UART + 5), R16
   \   00000054   9300....           STS     (UART + 6), R16
   \   00000058   9300....           STS     (UART + 7), R16
   \   0000005C   9300....           STS     (UART + 12), R16
   \   00000060   9300....           STS     (UART + 13), R16
   \   00000064   9300....           STS     (UART + 14), R16
   \   00000068   9300....           STS     (UART + 15), R16
   \   0000006C   9300....           STS     (UART + 16), R16
   \   00000070   9300....           STS     (UART + 17), R16
   \   00000074   9300....           STS     (UART + 18), R16
   \   00000078   9300....           STS     (UART + 19), R16
   \   0000007C   9300....           STS     (UART + 8), R16
   \   00000080   EF0A               LDI     R16, 250
   \   00000082   9300....           STS     (UART + 20), R16
   \   00000086   E000               LDI     R16, 0
   \   00000088   9300....           STS     (UART + 21), R16
   \   0000008C   ....               LDI     R16, LOW(TxBufferCh0)
   \   0000008E   ....               LDI     R17, (TxBufferCh0) >> 8
   \   00000090   9300....           STS     UART, R16
   \   00000094   9310....           STS     (UART + 1), R17
   \   00000098   ....               LDI     R16, LOW(RxBufferCh0)
   \   0000009A   ....               LDI     R17, (RxBufferCh0) >> 8
   \   0000009C   9300....           STS     (UART + 10), R16
   \   000000A0   9310....           STS     (UART + 11), R17
   \   000000A4   E000               LDI     R16, 0
   \   000000A6   9300....           STS     _A_UCSR0A, R16
   \   000000AA   E109               LDI     R16, 25
   \   000000AC   E010               LDI     R17, 0
   \   000000AE   9310....           STS     (_A_UBRR0 + 1), R17
   \   000000B2   9300....           STS     _A_UBRR0, R16
   \   000000B6   E908               LDI     R16, 152
   \   000000B8   9300....           STS     _A_UCSR0B, R16
   \   000000BC   E006               LDI     R16, 6
   \   000000BE   9300....           STS     _A_UCSR0C, R16
     37          #endif
     38              Init_USART(1, 38400) ;              //    
   \   000000C2   9310....           STS     (UART + 28), R17
   \   000000C6   9310....           STS     (UART + 29), R17
   \   000000CA   9310....           STS     (UART + 30), R17
   \   000000CE   9310....           STS     (UART + 31), R17
   \   000000D2   9310....           STS     (UART + 32), R17
   \   000000D6   9310....           STS     (UART + 33), R17
   \   000000DA   9310....           STS     (UART + 38), R17
   \   000000DE   9310....           STS     (UART + 39), R17
   \   000000E2   9310....           STS     (UART + 40), R17
   \   000000E6   9310....           STS     (UART + 41), R17
   \   000000EA   9310....           STS     (UART + 42), R17
   \   000000EE   9310....           STS     (UART + 43), R17
   \   000000F2   9310....           STS     (UART + 44), R17
   \   000000F6   9310....           STS     (UART + 45), R17
   \   000000FA   9310....           STS     (UART + 34), R17
   \   000000FE   EF0A               LDI     R16, 250
   \   00000100   9300....           STS     (UART + 46), R16
   \   00000104   9310....           STS     (UART + 47), R17
   \   00000108   ....               LDI     R16, LOW(TxBufferCh1)
   \   0000010A   ....               LDI     R17, (TxBufferCh1) >> 8
   \   0000010C   9300....           STS     (UART + 26), R16
   \   00000110   9310....           STS     (UART + 27), R17
   \   00000114   ....               LDI     R16, LOW(RxBufferCh1)
   \   00000116   ....               LDI     R17, (RxBufferCh1) >> 8
   \   00000118   9300....           STS     (UART + 36), R16
   \   0000011C   9310....           STS     (UART + 37), R17
   \   00000120   E000               LDI     R16, 0
   \   00000122   9300....           STS     _A_UCSR1A, R16
   \   00000126   E109               LDI     R16, 25
   \   00000128   E010               LDI     R17, 0
   \   0000012A   9310....           STS     (_A_UBRR1 + 1), R17
   \   0000012E   9300....           STS     _A_UBRR1, R16
   \   00000132   E908               LDI     R16, 152
   \   00000134   9300....           STS     _A_UCSR1B, R16
   \   00000138   E006               LDI     R16, 6
   \   0000013A   9300....           STS     _A_UCSR1C, R16
     39              Init_AD();
   \   0000013E   ....               LDI     R30, LOW(ADInt)
   \   00000140   ....               LDI     R31, (ADInt) >> 8
   \   00000142   E008               LDI     R16, 8
   \                     ??InitSystem_3:
   \   00000144   9311               ST      Z+, R17
   \   00000146   9311               ST      Z+, R17
   \   00000148   950A               DEC     R16
   \   0000014A   F7E1               BRNE    ??InitSystem_3
   \   0000014C   9310....           STS     ADChannel, R17
   \   00000150   EC00               LDI     R16, 192
   \   00000152   9300....           STS     _A_ADMUX, R16
   \   00000156   E80F               LDI     R16, 143
   \   00000158   9300....           STS     _A_ADCSRA, R16
     40              Init_Values();                      // init the values in the system
     41          
     42              // 128 -> 1281
     43              // ADCSR |= 0x40 ;                     //start the AD convertion
     44              ADCSRA |= 0x40 ;
   \   0000015C   9100007A           LDS     R16, 122
   \   00000160   6400               ORI     R16, 0x40
   \   00000162   9300007A           STS     122, R16
     45          }
   \   00000166   9508               RET
   \   00000168                      REQUIRE _A_DDRA
   \   00000168                      REQUIRE _A_PORTA
   \   00000168                      REQUIRE _A_PINA
   \   00000168                      REQUIRE _A_ADCSRA
   \   00000168                      REQUIRE _A_UCSR0A
   \   00000168                      REQUIRE _A_UBRR0
   \   00000168                      REQUIRE _A_UCSR0B
   \   00000168                      REQUIRE _A_UCSR0C
   \   00000168                      REQUIRE _A_UCSR1A
   \   00000168                      REQUIRE _A_UBRR1
   \   00000168                      REQUIRE _A_UCSR1B
   \   00000168                      REQUIRE _A_UCSR1C
   \   00000168                      REQUIRE _A_TCCR2A
   \   00000168                      REQUIRE _A_TCCR2B
   \   00000168                      REQUIRE _A_OCR2A
   \   00000168                      REQUIRE _A_ADMUX
     46          
     47          /*
     48          **===========================================================================
     49          ** Init the CPU related registers
     50          **===========================================================================
     51          */ 

   \                                 In  segment CODE, align 2, keep-with-next
     52          void Init_CPU( void ) {
   \                     Init_CPU:
   \   00000000                      REQUIRE __RSTACK_in_external_ram_new_way
     53          
     54              __disable_interrupt();
   \   00000000   94F8               CLI
     55          
     56              /*--- Configure CPU and interrupts ---*/
     57              switch (UnitID) {
   \   00000002   9100....           LDS     R16, UnitID
   \   00000006   2300               TST     R16
   \   00000008   F019               BREQ    ??Init_CPU_0
   \   0000000A   950A               DEC     R16
   \   0000000C   F079               BREQ    ??Init_CPU_1
   \   0000000E   C01B               RJMP    ??Init_CPU_2
     58              case AN_ZB485:                  // AN-ZB485 
     59                  MCUCR = 0xc0 ;        // MCU control register  External Ram + wait state
   \                     ??Init_CPU_0:
   \   00000010   EC00               LDI     R16, 192
   \   00000012   BF05               OUT     0x35, R16
     60                  EIMSK = 0x00 ;        // External interrupt mask register, all off
   \   00000014   E000               LDI     R16, 0
   \   00000016   BB0D               OUT     0x1D, R16
     61                  EICRA = 0xAf ;        // External interrupt control register, 0,1 raising, rest faling
   \   00000018   EA0F               LDI     R16, 175
   \   0000001A   9300....           STS     _A_EICRA, R16
     62                  EICRB = 0xAA ;        // External interrupt control register 
   \   0000001E   EA0A               LDI     R16, 170
   \   00000020   9300....           STS     _A_EICRB, R16
     63                  EIMSK = 0x03 ;        // External interrupt mask register, int 0 and 1 on
   \   00000024   E003               LDI     R16, 3
   \   00000026   BB0D               OUT     0x1D, R16
     64                  XMCRA = 0x80;         // maximum wait states
   \   00000028   E800               LDI     R16, 128
   \   0000002A   C00B               RJMP    ??Init_CPU_3
     65                  break;
     66              case AN_ZBANA:                  // AN-ZBANA
     67                  MCUCR = 0x00 ;        // MCU control register wait state
   \                     ??Init_CPU_1:
   \   0000002C   E000               LDI     R16, 0
   \   0000002E   BF05               OUT     0x35, R16
     68                  EIMSK = 0x00 ;        // External interrupt mask register , all off
   \   00000030   BB0D               OUT     0x1D, R16
     69                  EICRA = 0xAA ;        // External interrupt control register, o on faling edge
   \   00000032   EA0A               LDI     R16, 170
   \   00000034   9300....           STS     _A_EICRA, R16
     70                  EICRB = 0xAA ;        // External interrupt control register 
   \   00000038   9300....           STS     _A_EICRB, R16
     71                  EIMSK = 0x01 ;        // External interrupt mask register, int 0 on
   \   0000003C   E001               LDI     R16, 1
   \   0000003E   BB0D               OUT     0x1D, R16
     72                  XMCRA = 0x00 ;        // maximum wait states
   \   00000040   E000               LDI     R16, 0
   \                     ??Init_CPU_3:
   \   00000042   9300....           STS     _A_XMCRA, R16
     73                  break;
     74              }
     75              // XMCRA = 0x00; // maximum wait states
     76              XMCRB = 0x07 ;       // Full portC + bus keeper
   \                     ??Init_CPU_2:
   \   00000046   E007               LDI     R16, 7
   \   00000048   9300....           STS     _A_XMCRB, R16
     77              //
     78              // hkim
     79              // are you fucking out of mind?
     80              // why do you enable global interrupt here?
     81              //
     82              // SREG = 0x80;  // global interrupt
     83          
     84              //
     85              // 128 -> 1281
     86              // No XDIV in 1281. CLKPR instead.
     87              // Anyway No need to do this.
     88              //XDIV  = 0x00 ;     // Init valuse used 0x00
     89          
     90              // 128 -> 1281
     91              // register name change
     92              // RestartStatus = MCUCSR;       // Remember reset source
     93              RestartStatus = MCUSR;
   \   0000004C   B704               IN      R16, 0x34
   \   0000004E   9300....           STS     RestartStatus, R16
     94              MCUSR = 0x00; // and reset
   \   00000052   E000               LDI     R16, 0
   \   00000054   BF04               OUT     0x34, R16
     95              /*--- Initialize buffer ---*/
     96              WriteCount = 0;
   \   00000056   9300....           STS     WriteCount, R16
     97          
     98          }
   \   0000005A   9508               RET
   \   0000005C                      REQUIRE _A_MCUCR
   \   0000005C                      REQUIRE _A_EIMSK
   \   0000005C                      REQUIRE _A_EICRA
   \   0000005C                      REQUIRE _A_EICRB
   \   0000005C                      REQUIRE _A_XMCRA
   \   0000005C                      REQUIRE _A_XMCRB
   \   0000005C                      REQUIRE _A_MCUSR
     99          
    100          /*
    101          **===========================================================================
    102          ** Init the watchdog registers
    103          **===========================================================================
    104          */ 

   \                                 In  segment CODE, align 2, keep-with-next
    105          __monitor void Init_Watchdog( void ) {
   \                     Init_Watchdog:
   \   00000000   B71F               IN      R17, 0x3F
   \   00000002                      REQUIRE __RSTACK_in_external_ram_new_way
   \   00000002   94F8               CLI
    106          
    107              asm("WDR");                             // kick the dog!!
   \   00000004   95A8               WDR
    108              // 128 -> 1281
    109              // WDTCR = 0x0f;
    110              WDTCSR = 0x0f;
   \   00000006   E00F               LDI     R16, 15
   \   00000008   9300....           STS     _A_WDTCSR, R16
    111              asm("WDR");                             // kick the dog!!
   \   0000000C   95A8               WDR
    112          
    113          }
   \   0000000E   BF1F               OUT     0x3F, R17
   \   00000010   9508               RET
   \   00000012                      REQUIRE _A_WDTCSR
    114          
    115          /*
    116          **===========================================================================
    117          ** Init the IO related registers
    118          **===========================================================================
    119          */ 
    120          
    121          

   \                                 In  segment CODE, align 2, keep-with-next
   \                     ?Subroutine0:
   \   00000000   E50F               LDI     R16, 95
   \   00000002   BD0C               OUT     0x2C, R16
   \   00000004   B50D               IN      R16, 0x2D
   \   00000006   7F0E               ANDI    R16, 0xFE
   \   00000008   BD0D               OUT     0x2D, R16
   \   0000000A   9508               RET

   \                                 In  segment CODE, align 2, keep-with-next
    122          void SPI_Init()					/* SPI Initialize function */
   \                     SPI_Init:
    123          {
   \   00000000                      REQUIRE __RSTACK_in_external_ram_new_way
    124          
    125              // SPI initialization
    126              // SPI Type: Master
    127              // SPI Clock Rate: 125,000 kHz
    128              // SPI Clock Phase: Cycle Half
    129              // SPI Clock Polarity: High
    130              // SPI Data Order: MSB First
    131              //SPCR = (1<<SPE)|(1<<MSTR)|(1<<SPR0);	/* Enable SPI in master mode with Fosc/16 */
    132              SPCR=(0<<SPIE) | (1<<SPE) | (0<<DORD) | (1<<MSTR) | (1<<CPOL) | (1<<CPHA) | (1<<SPR1) | (1<<SPR0);
   \   00000000   ....               RJMP    ?Subroutine0
   \   00000002                      REQUIRE _A_SPCR
   \   00000002                      REQUIRE _A_SPSR
    133              //SPSR=(0<<SPI2X);
    134              SPSR &= ~(1<<SPI2X);			/* Disable speed doubler */
    135          }
    136          

   \                                 In  segment CODE, align 2, keep-with-next
    137          void Init_IO( void ) {
   \                     Init_IO:
   \   00000000                      REQUIRE __RSTACK_in_external_ram_new_way
    138          
    139              /*--- Initialize the data registers, output value and input pullup ---*/
    140              switch (UnitID) {
   \   00000000   9100....           LDS     R16, UnitID
   \   00000004   2300               TST     R16
   \   00000006   F019               BREQ    ??Init_IO_0
   \   00000008   950A               DEC     R16
   \   0000000A   F0E1               BREQ    ??Init_IO_1
   \   0000000C   9508               RET
    141              case AN_ZB485:                  // AN-ZB485  
    142                  DDRA   =  0xff ;      // Port A data direction (out), external bus
   \                     ??Init_IO_0:
   \   0000000E   EF0F               LDI     R16, 255
   \   00000010   B901               OUT     0x01, R16
    143                  PORTA  =  0x00 ;      // Port A data
   \   00000012   E000               LDI     R16, 0
   \   00000014   B902               OUT     0x02, R16
    144                  DDRB   =  0x10 ;      // Port B data direction, bit 0, 4-7 out
   \   00000016   E100               LDI     R16, 16
   \   00000018   B904               OUT     0x04, R16
    145                  PORTB  =  0x00 ;      // Port B data   
   \   0000001A   E000               LDI     R16, 0
   \   0000001C   B905               OUT     0x05, R16
    146                  DDRC   =  0xff ;      // Port C data direction, all out
   \   0000001E   EF0F               LDI     R16, 255
   \   00000020   B907               OUT     0x07, R16
    147                  PORTC  =  0x00 ;      // Port C data
   \   00000022   E000               LDI     R16, 0
   \   00000024   B908               OUT     0x08, R16
    148                  DDRD   =  0x00 ;      // Port D data direction, all in except output to osc and txd
   \   00000026   B90A               OUT     0x0A, R16
    149                  PORTD  =  0xff ;      // Port D data pullup on int fro AD
   \   00000028   EF0F               LDI     R16, 255
   \   0000002A   B90B               OUT     0x0B, R16
    150                  DDRE   =  0xFE ;      // Port E data direction, all out except rxd
   \   0000002C   EF0E               LDI     R16, 254
   \   0000002E   B90D               OUT     0x0D, R16
    151                  PORTE  =  0xf0 ;      // Port E data 
   \   00000030   EF00               LDI     R16, 240
   \   00000032   B90E               OUT     0x0E, R16
    152                  DDRF   =  0x00 ;      // Port F data direction, used for ADC
   \   00000034   E000               LDI     R16, 0
   \   00000036   BB00               OUT     0x10, R16
    153                  PORTF  =  0x00 ;      // Port F data 
   \   00000038   BB01               OUT     0x11, R16
    154                  DDRG   =  0x07 ;      // Port G data direction, port 1,2,3 out
   \   0000003A   E007               LDI     R16, 7
   \   0000003C   BB03               OUT     0x13, R16
    155                  PORTG  =  0x03 ;      // Port G data 
   \   0000003E   E003               LDI     R16, 3
   \   00000040   BB04               OUT     0x14, R16
    156                  break;
   \   00000042   9508               RET
    157              case AN_ZBANA:                  // AN-ZBANA
    158          #if ANZBANA_V8 == 1
    159                  DDRA   =  0x00 ;      // Port A data direction in ID0, ID1
   \                     ??Init_IO_1:
   \   00000044   E000               LDI     R16, 0
   \   00000046   B901               OUT     0x01, R16
    160                  PORTA  =  0x03 ;      // Port A data
   \   00000048   E003               LDI     R16, 3
   \   0000004A   B902               OUT     0x02, R16
    161                  DDRB   =  0xF7 ;      // Port B data direction, bit 2 in, bit 0-1 and 3-7 out
   \   0000004C   EF07               LDI     R16, 247
   \   0000004E   B904               OUT     0x04, R16
    162                  PORTB  =  0x08 ;      // Port B data  Pin 3 pull-up 
   \   00000050   E008               LDI     R16, 8
   \   00000052   B905               OUT     0x05, R16
    163                  DDRC   =  0xFF ;      // Port C data direction, all out
   \   00000054   EF0F               LDI     R16, 255
   \   00000056   B907               OUT     0x07, R16
    164                  PORTC  =  0x00 ;      // Port C data
   \   00000058   E000               LDI     R16, 0
   \   0000005A   B908               OUT     0x08, R16
    165                  DDRD   =  0x02 ;      // Port D data direction, all in except output to ADC CLC
   \   0000005C   E002               LDI     R16, 2
   \   0000005E   B90A               OUT     0x0A, R16
    166                  PORTD  =  0xf1 ;      // Port D data pullup on int fro AD and ADC CLC
   \   00000060   EF01               LDI     R16, 241
   \   00000062   B90B               OUT     0x0B, R16
    167                  DDRE   =  0xFE ;      // Port E data direction, all out except rxd
   \   00000064   EF0E               LDI     R16, 254
   \   00000066   B90D               OUT     0x0D, R16
    168                  PORTE  =  0x00 ;      // Port E data 
   \   00000068   E000               LDI     R16, 0
   \   0000006A   B90E               OUT     0x0E, R16
    169                  DDRF   =  0x00 ;      // Port F data direction, used for ADC
   \   0000006C   BB00               OUT     0x10, R16
    170                  PORTF  =  0x00 ;      // Port F data 
   \   0000006E   BB01               OUT     0x11, R16
    171                  DDRG   =  0x08 ;      // Port G data direction, bit 3 out
   \   00000070   E008               LDI     R16, 8
   \   00000072   BB03               OUT     0x13, R16
    172                  PORTG  =  0x30 ;      // Port G data pullup PG4, PG5 
   \   00000074   E300               LDI     R16, 48
   \   00000076   BB04               OUT     0x14, R16
    173                  SPI_Init();
   \   00000078                      REQUIRE ?Subroutine0
   \   00000078                      REQUIRE _A_DDRA
   \   00000078                      REQUIRE _A_PORTA
   \   00000078                      REQUIRE _A_DDRB
   \   00000078                      REQUIRE _A_PORTB
   \   00000078                      REQUIRE _A_DDRC
   \   00000078                      REQUIRE _A_PORTC
   \   00000078                      REQUIRE _A_DDRD
   \   00000078                      REQUIRE _A_PORTD
   \   00000078                      REQUIRE _A_DDRE
   \   00000078                      REQUIRE _A_PORTE
   \   00000078                      REQUIRE _A_DDRF
   \   00000078                      REQUIRE _A_PORTF
   \   00000078                      REQUIRE _A_DDRG
   \   00000078                      REQUIRE _A_PORTG
   \   00000078                      REQUIRE _A_SPCR
   \   00000078                      REQUIRE _A_SPSR
   \   00000078                      ;               // Fall through to label ?Subroutine0
    174          #else
    175                  DDRA   =  0x00 ;      // Port A data direction in (not used)
    176                  PORTA  =  0x00 ;      // Port A data
    177                  DDRB   =  0xF1 ;      // Port B data direction, bit 0, 4-7 out
    178                  PORTB  =  0x00 ;      // Port B data   
    179                  DDRC   =  0xFF ;      // Port C data direction, all out
    180                  PORTC  =  0x00 ;      // Port C data
    181                  DDRD   =  0x02 ;      // Port D data direction, all in except output to osc and txd
    182                  PORTD  =  0xf1 ;      // Port D data pullup on int fro AD
    183                  DDRE   =  0xFE ;      // Port E data direction, all out except rxd
    184                  PORTE  =  0x00 ;      // Port E data 
    185                  DDRF   =  0x00 ;      // Port F data direction, used for ADC
    186                  PORTF  =  0x00 ;      // Port F data 
    187                  DDRG   =  0x10 ;      // Port G data direction, bit 5 out
    188                  PORTG  =  0x00 ;      // Port G data 
    189          #endif
    190                  break;
    191              default:
    192                  break;
    193              }    
    194          }
    195          
    196          /*
    197          **===========================================================================
    198          ** Init the timer related registers
    199          **===========================================================================
    200          */ 

   \                                 In  segment CODE, align 2, keep-with-next
    201          void Init_TMR( void ) {
   \                     Init_TMR:
   \   00000000                      REQUIRE __RSTACK_in_external_ram_new_way
    202              /*--- Timer control (disable clock inputs) ---*/
    203          
    204              switch (UnitID) {
   \   00000000   9100....           LDS     R16, UnitID
   \   00000004   2300               TST     R16
   \   00000006   F019               BREQ    ??Init_TMR_0
   \   00000008   950A               DEC     R16
   \   0000000A   F049               BREQ    ??Init_TMR_1
   \   0000000C   9508               RET
    205              case AN_ZB485:                  // AN-ZB485
    206                  // 128 -> 1281
    207                  // TIM0 and TIM2 are swapped in 1281.
    208                  // Registers are completely changed.
    209                  // TCCR0   =  0x99 ;      // Timer control register 0
    210                  // OCR0    =  3;         // Timer output compare register 0, 2MHZ //16MHz xtal
    211                  //
    212                  // TCCR2A : 0 1 0 0 - - 1 0
    213                  // TCCR2B : 1 0 - - 0 0 0 1
    214                  //
    215                  // COM2A1 COM2A0 : 0 1
    216                  // COM2B1 COM2B0 : 0 0
    217                  // WGM21 WGM20   : 1 0
    218                  // FOC2A : 1, FOR2B : 0, WGM22 : 0, CS2/1/0 : 0 0 1
    219                  //
    220                  // COM2A : Toggle
    221                  // WGM : CTC
    222                  // Clock Scale: 1
    223          
    224                  TCCR2A = 0x42;
   \                     ??Init_TMR_0:
   \   0000000E   E402               LDI     R16, 66
   \   00000010   9300....           STS     _A_TCCR2A, R16
    225                  TCCR2B = 0x81;
   \   00000014   E801               LDI     R16, 129
   \   00000016   9300....           STS     _A_TCCR2B, R16
    226                  OCR2A = 3;
   \   0000001A   E003               LDI     R16, 3
   \   0000001C   C007               RJMP    ??Init_TMR_2
    227                  break;
    228              case AN_ZBANA:                  // AN-ZBANA
    229                  // 128 -> 1281
    230                  // TCCR0   =  0x99 ;      // Timer control register 0
    231                  // OCR0    =  7 ;         // Timer output compare register 0, 1MHZ //16MHz xtal
    232                  TCCR2A = 0x42;
   \                     ??Init_TMR_1:
   \   0000001E   E402               LDI     R16, 66
   \   00000020   9300....           STS     _A_TCCR2A, R16
    233                  TCCR2B = 0x81;
   \   00000024   E801               LDI     R16, 129
   \   00000026   9300....           STS     _A_TCCR2B, R16
    234                  OCR2A = 7;
   \   0000002A   E007               LDI     R16, 7
   \                     ??Init_TMR_2:
   \   0000002C   9300....           STS     _A_OCR2A, R16
    235                  break;
    236              default:
    237                  break;
    238              }
    239          
    240          } 
   \   00000030   9508               RET
   \   00000032                      REQUIRE _A_TCCR2A
   \   00000032                      REQUIRE _A_TCCR2B
   \   00000032                      REQUIRE _A_OCR2A
    241          
    242          /*
    243          **===========================================================================
    244          ** Init the USARTs registers
    245          **===========================================================================
    246          */ 

   \                                 In  segment CODE, align 2, keep-with-next
    247          void Init_USART( char channel, unsigned long baud ) {
   \                     Init_USART:
   \   00000000                      REQUIRE __RSTACK_in_external_ram_new_way
    248          
    249          
    250              /*--- Configure UART data block ---*/
    251              UART[channel].TxFirst   = 0x00;
   \   00000000   E11A               LDI     R17, 26
   \   00000002   9F01               MUL     R16, R17
   \   00000004   ....               LDI     R30, LOW(UART)
   \   00000006   ....               LDI     R31, (UART) >> 8
   \   00000008   0DE0               ADD     R30, R0
   \   0000000A   1DF1               ADC     R31, R1
   \   0000000C   E010               LDI     R17, 0
   \   0000000E   8312               STD     Z+2, R17
   \   00000010   8313               STD     Z+3, R17
    252              UART[channel].TxLast    = 0x00;
   \   00000012   8314               STD     Z+4, R17
   \   00000014   8315               STD     Z+5, R17
    253              UART[channel].TxCount   = 0x00;
   \   00000016   8316               STD     Z+6, R17
   \   00000018   8317               STD     Z+7, R17
    254              UART[channel].RxFirst   = 0x00;
   \   0000001A   8714               STD     Z+12, R17
   \   0000001C   8715               STD     Z+13, R17
    255              UART[channel].RxLast    = 0x00;
   \   0000001E   8716               STD     Z+14, R17
   \   00000020   8717               STD     Z+15, R17
    256              UART[channel].RxCount   = 0x00;
   \   00000022   8B10               STD     Z+16, R17
   \   00000024   8B11               STD     Z+17, R17
    257              UART[channel].RxState   = SYNC;
   \   00000026   8B12               STD     Z+18, R17
    258              UART[channel].SyncCnt   = 0 ;
   \   00000028   8B13               STD     Z+19, R17
    259              UART[channel].TxStatus  = 0x00;
   \   0000002A   8710               STD     Z+8, R17
    260          
    261              switch (channel) {
   \   0000002C   2300               TST     R16
   \   0000002E   F019               BREQ    ??Init_USART_0
   \   00000030   950A               DEC     R16
   \   00000032   F179               BREQ    ??Init_USART_1
   \   00000034   9508               RET
    262              case 0x00 :          
    263                  UART[channel].RxTimeout = RX_TO_TIME ;   // reset timeout
   \                     ??Init_USART_0:
   \   00000036   EF0A               LDI     R16, 250
   \   00000038   9300....           STS     (UART + 20), R16
   \   0000003C   9310....           STS     (UART + 21), R17
    264                  UART[channel].pTxBuffer = TxBufferCh0;        
   \   00000040   ....               LDI     R16, LOW(TxBufferCh0)
   \   00000042   ....               LDI     R17, (TxBufferCh0) >> 8
   \   00000044   9300....           STS     UART, R16
   \   00000048   9310....           STS     (UART + 1), R17
    265                  UART[channel].pRxBuffer = RxBufferCh0;        
   \   0000004C   ....               LDI     R16, LOW(RxBufferCh0)
   \   0000004E   ....               LDI     R17, (RxBufferCh0) >> 8
   \   00000050   9300....           STS     (UART + 10), R16
   \   00000054   9310....           STS     (UART + 11), R17
    266                  UCSR0A  = 0x00; 
   \   00000058   E000               LDI     R16, 0
   \   0000005A   9300....           STS     _A_UCSR0A, R16
    267                  //UBRR0L  = ((XTAL_CPU / 16 / baud )-1) & 0xff;
    268                  //UBRR0H  = (((XTAL_CPU / 16 / baud )-1)>> 8) & 0xff;
    269                  UBRR0   = ((float)XTAL_CPU / 16.0 / ((float)baud) )-0.5; 
   \   0000005E   ........           CALL    ?UL2F_QS_L04
   \   00000062   E214               LDI     R17, 36
   \   00000064   E724               LDI     R18, 116
   \   00000066   E439               LDI     R19, 73
   \   00000068   ........           CALL    ?F_DIV_S_L04
   \   0000006C   E040               LDI     R20, 0
   \   0000006E   E050               LDI     R21, 0
   \   00000070   E060               LDI     R22, 0
   \   00000072   EB7F               LDI     R23, 191
   \   00000074   ........           CALL    ?F_ADD_S_L04
   \   00000078   ........           CALL    ?F2SL_S_L04
   \   0000007C   9310....           STS     (_A_UBRR0 + 1), R17
   \   00000080   9300....           STS     _A_UBRR0, R16
    270                  // why the fuck do you enalbe UDRE here you stupid fucktard!!! -hkim
    271                  // UCSR0B = 0xb8; /* tx/ rx enable, int udre/rxon */
    272                  UCSR0B  = 0x98;       /* tx/ rx enable, int udre/rxon */
   \   00000084   E908               LDI     R16, 152
   \   00000086   9300....           STS     _A_UCSR0B, R16
    273                  UCSR0C  = 0x06;       /* n,8,1 */
   \   0000008A   E006               LDI     R16, 6
   \   0000008C   9300....           STS     _A_UCSR0C, R16
    274                  break;
   \   00000090   9508               RET
    275              case 0x01 :
    276                  UART[channel].RxTimeout = RX_TO_TIME ;   // reset timeout
   \                     ??Init_USART_1:
   \   00000092   EF0A               LDI     R16, 250
   \   00000094   9300....           STS     (UART + 46), R16
   \   00000098   9310....           STS     (UART + 47), R17
    277                  UART[channel].pTxBuffer = TxBufferCh1;
   \   0000009C   ....               LDI     R16, LOW(TxBufferCh1)
   \   0000009E   ....               LDI     R17, (TxBufferCh1) >> 8
   \   000000A0   9300....           STS     (UART + 26), R16
   \   000000A4   9310....           STS     (UART + 27), R17
    278                  UART[channel].pRxBuffer = RxBufferCh1;
   \   000000A8   ....               LDI     R16, LOW(RxBufferCh1)
   \   000000AA   ....               LDI     R17, (RxBufferCh1) >> 8
   \   000000AC   9300....           STS     (UART + 36), R16
   \   000000B0   9310....           STS     (UART + 37), R17
    279                  UCSR1A  = 0x00; 
   \   000000B4   E000               LDI     R16, 0
   \   000000B6   9300....           STS     _A_UCSR1A, R16
    280                  //UBRR1L  = ((XTAL_CPU / 16 / baud )-1) & 0xff;
    281                  //UBRR1H  = (((XTAL_CPU / 16 / baud )-1)>> 8) & 0xff;
    282                  UBRR1   = ((float)XTAL_CPU / 16.0 / ((float)baud) )-0.5; 
   \   000000BA   ........           CALL    ?UL2F_QS_L04
   \   000000BE   E214               LDI     R17, 36
   \   000000C0   E724               LDI     R18, 116
   \   000000C2   E439               LDI     R19, 73
   \   000000C4   ........           CALL    ?F_DIV_S_L04
   \   000000C8   E040               LDI     R20, 0
   \   000000CA   E050               LDI     R21, 0
   \   000000CC   E060               LDI     R22, 0
   \   000000CE   EB7F               LDI     R23, 191
   \   000000D0   ........           CALL    ?F_ADD_S_L04
   \   000000D4   ........           CALL    ?F2SL_S_L04
   \   000000D8   9310....           STS     (_A_UBRR1 + 1), R17
   \   000000DC   9300....           STS     _A_UBRR1, R16
    283                  // why the fuck do you enalbe UDRE here you stupid fucktard!!! -hkim
    284                  // UCSR1B = 0xb8; /* tx/ rx enable, int udre/rxon */
    285                  UCSR1B = 0x98;       /* tx/ rx enable, int udre/rxon */
   \   000000E0   E908               LDI     R16, 152
   \   000000E2   9300....           STS     _A_UCSR1B, R16
    286                  UCSR1C  = 0x06;       /* n,8,1 */
   \   000000E6   E006               LDI     R16, 6
   \   000000E8   9300....           STS     _A_UCSR1C, R16
    287                  break;
    288              default:
    289                  break ;
    290              }    
    291          }
   \   000000EC   9508               RET
   \   000000EE                      REQUIRE _A_UCSR0A
   \   000000EE                      REQUIRE _A_UBRR0
   \   000000EE                      REQUIRE _A_UCSR0B
   \   000000EE                      REQUIRE _A_UCSR0C
   \   000000EE                      REQUIRE _A_UCSR1A
   \   000000EE                      REQUIRE _A_UBRR1
   \   000000EE                      REQUIRE _A_UCSR1B
   \   000000EE                      REQUIRE _A_UCSR1C
    292          
    293          
    294          /*
    295          **===========================================================================
    296          ** Init the AD converter registers
    297          **===========================================================================
    298          */ 

   \                                 In  segment CODE, align 2, keep-with-next
    299          void Init_AD( void ) {
   \                     Init_AD:
   \   00000000                      REQUIRE __RSTACK_in_external_ram_new_way
    300          
    301              char i;     
    302              for (i = 0; i<8; i++) {                 // Init variables
   \   00000000   ....               LDI     R30, LOW(ADInt)
   \   00000002   ....               LDI     R31, (ADInt) >> 8
   \   00000004   E008               LDI     R16, 8
   \   00000006   E020               LDI     R18, 0
    303                  ADInt.Result[i] = 0;                   // convertion resluts
   \                     ??Init_AD_0:
   \   00000008   9321               ST      Z+, R18
   \   0000000A   9321               ST      Z+, R18
    304              }
   \   0000000C   950A               DEC     R16
   \   0000000E   F7E1               BRNE    ??Init_AD_0
    305              ADChannel = 0x00 ;                      // AD channel to be converted
   \   00000010   9320....           STS     ADChannel, R18
    306              ADMUX   = 0xc0 ;                        // Ref = 2,56V, right adjust
   \   00000014   EC00               LDI     R16, 192
   \   00000016   9300....           STS     _A_ADMUX, R16
    307              // 128 -> 1281
    308              // ADCSR   = 0x8f ;                        // AD enabled, int enabled, xtal / 128
    309              ADCSRA = 0x8f;
   \   0000001A   E80F               LDI     R16, 143
   \   0000001C   9300....           STS     _A_ADCSRA, R16
    310          }
   \   00000020   9508               RET
   \   00000022                      REQUIRE _A_ADMUX
   \   00000022                      REQUIRE _A_ADCSRA
    311          
    312          /*
    313          **===========================================================================
    314          ** Init values  in the system
    315          **===========================================================================
    316          */ 

   \                                 In  segment CODE, align 2, keep-with-next
    317          void Init_Values(void) {
   \                     Init_Values:
   \   00000000                      REQUIRE __RSTACK_in_external_ram_new_way
    318          
    319          
    320          }
   \   00000000   9508               RET

   Maximum stack usage in bytes:

   RSTACK Function
   ------ --------
      2   InitSystem
        2   -> Init_CPU
        2   -> Init_IO
      2   Init_AD
      2   Init_CPU
      2   Init_IO
      2   Init_TMR
      2   Init_USART
        2 ?F2SL_S_L04
        2 ?F_ADD_S_L04
        2 ?F_DIV_S_L04
        2 ?UL2F_QS_L04
      2   Init_Values
      2   Init_Watchdog
      2   SPI_Init


   Segment part sizes:

   Bytes  Function/Label
   -----  --------------
      12  ?Subroutine0
     360  InitSystem
      34  Init_AD
      92  Init_CPU
     120  Init_IO
      50  Init_TMR
     238  Init_USART
       2  Init_Values
      18  Init_Watchdog
       2  SPI_Init
       1  _A_ADCSRA
       1  _A_ADMUX
       1  _A_DDRA
       1  _A_DDRB
       1  _A_DDRC
       1  _A_DDRD
       1  _A_DDRE
       1  _A_DDRF
       1  _A_DDRG
       1  _A_EICRA
       1  _A_EICRB
       1  _A_EIMSK
       1  _A_MCUCR
       1  _A_MCUSR
       1  _A_OCR2A
       1  _A_PINA
       1  _A_PORTA
       1  _A_PORTB
       1  _A_PORTC
       1  _A_PORTD
       1  _A_PORTE
       1  _A_PORTF
       1  _A_PORTG
       1  _A_SPCR
       1  _A_SPSR
       1  _A_TCCR2A
       1  _A_TCCR2B
       2  _A_UBRR0
       2  _A_UBRR1
       1  _A_UCSR0A
       1  _A_UCSR0B
       1  _A_UCSR0C
       1  _A_UCSR1A
       1  _A_UCSR1B
       1  _A_UCSR1C
       1  _A_WDTCSR
       1  _A_XMCRA
       1  _A_XMCRB

 
  40 bytes in segment ABSOLUTE
 928 bytes in segment CODE
 
 928 bytes of CODE memory
   0 bytes of DATA memory (+ 40 bytes shared)

Errors: none
Warnings: 2
