{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1702779469868 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1702779469874 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Dec 16 23:17:49 2023 " "Processing started: Sat Dec 16 23:17:49 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1702779469874 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702779469874 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Processor -c Processor " "Command: quartus_map --read_settings_files=on --write_settings_files=off Processor -c Processor" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702779469874 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1702779470376 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1702779470376 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/vini9/processador-pcid/stack/stack.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/vini9/processador-pcid/stack/stack.v" { { "Info" "ISGN_ENTITY_NAME" "1 stack " "Found entity 1: stack" {  } { { "../stack/stack.v" "" { Text "C:/Users/vini9/Processador-PCID/stack/stack.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702779481825 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702779481825 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/vini9/processador-pcid/alu/alu.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/vini9/processador-pcid/alu/alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "../alu/alu.v" "" { Text "C:/Users/vini9/Processador-PCID/alu/alu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702779481829 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702779481829 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "cpu.v(164) " "Verilog HDL information at cpu.v(164): always construct contains both blocking and non-blocking assignments" {  } { { "../cpu.v" "" { Text "C:/Users/vini9/Processador-PCID/cpu.v" 164 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1702779481833 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "op_ALU OP_ALU cpu.v(26) " "Verilog HDL Declaration information at cpu.v(26): object \"op_ALU\" differs only in case from object \"OP_ALU\" in the same scope" {  } { { "../cpu.v" "" { Text "C:/Users/vini9/Processador-PCID/cpu.v" 26 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1702779481833 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "reset RESET cpu.v(8) " "Verilog HDL Declaration information at cpu.v(8): object \"reset\" differs only in case from object \"RESET\" in the same scope" {  } { { "../cpu.v" "" { Text "C:/Users/vini9/Processador-PCID/cpu.v" 8 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1702779481833 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/vini9/processador-pcid/cpu.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/vini9/processador-pcid/cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 cpu " "Found entity 1: cpu" {  } { { "../cpu.v" "" { Text "C:/Users/vini9/Processador-PCID/cpu.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702779481834 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702779481834 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor.bdf 1 1 " "Found 1 design units, including 1 entities, in source file processor.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Processor " "Found entity 1: Processor" {  } { { "Processor.bdf" "" { Schematic "C:/Users/vini9/Processador-PCID/Quartus/Processor.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702779481837 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702779481837 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Processor " "Elaborating entity \"Processor\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1702779481874 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu cpu:inst " "Elaborating entity \"cpu\" for hierarchy \"cpu:inst\"" {  } { { "Processor.bdf" "inst" { Schematic "C:/Users/vini9/Processador-PCID/Quartus/Processor.bdf" { { 160 584 1080 464 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702779481878 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 cpu.v(200) " "Verilog HDL assignment warning at cpu.v(200): truncated value with size 32 to match size of target (5)" {  } { { "../cpu.v" "" { Text "C:/Users/vini9/Processador-PCID/cpu.v" 200 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1702779481881 "|Processor|cpu:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "11 10 cpu.v(214) " "Verilog HDL assignment warning at cpu.v(214): truncated value with size 11 to match size of target (10)" {  } { { "../cpu.v" "" { Text "C:/Users/vini9/Processador-PCID/cpu.v" 214 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1702779481881 "|Processor|cpu:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "11 5 cpu.v(240) " "Verilog HDL assignment warning at cpu.v(240): truncated value with size 11 to match size of target (5)" {  } { { "../cpu.v" "" { Text "C:/Users/vini9/Processador-PCID/cpu.v" 240 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1702779481882 "|Processor|cpu:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "11 5 cpu.v(359) " "Verilog HDL assignment warning at cpu.v(359): truncated value with size 11 to match size of target (5)" {  } { { "../cpu.v" "" { Text "C:/Users/vini9/Processador-PCID/cpu.v" 359 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1702779481882 "|Processor|cpu:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "11 5 cpu.v(376) " "Verilog HDL assignment warning at cpu.v(376): truncated value with size 11 to match size of target (5)" {  } { { "../cpu.v" "" { Text "C:/Users/vini9/Processador-PCID/cpu.v" 376 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1702779481882 "|Processor|cpu:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "11 5 cpu.v(393) " "Verilog HDL assignment warning at cpu.v(393): truncated value with size 11 to match size of target (5)" {  } { { "../cpu.v" "" { Text "C:/Users/vini9/Processador-PCID/cpu.v" 393 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1702779481882 "|Processor|cpu:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "11 5 cpu.v(409) " "Verilog HDL assignment warning at cpu.v(409): truncated value with size 11 to match size of target (5)" {  } { { "../cpu.v" "" { Text "C:/Users/vini9/Processador-PCID/cpu.v" 409 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1702779481882 "|Processor|cpu:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "11 5 cpu.v(425) " "Verilog HDL assignment warning at cpu.v(425): truncated value with size 11 to match size of target (5)" {  } { { "../cpu.v" "" { Text "C:/Users/vini9/Processador-PCID/cpu.v" 425 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1702779481882 "|Processor|cpu:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "11 5 cpu.v(440) " "Verilog HDL assignment warning at cpu.v(440): truncated value with size 11 to match size of target (5)" {  } { { "../cpu.v" "" { Text "C:/Users/vini9/Processador-PCID/cpu.v" 440 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1702779481882 "|Processor|cpu:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 5 cpu.v(453) " "Verilog HDL assignment warning at cpu.v(453): truncated value with size 16 to match size of target (5)" {  } { { "../cpu.v" "" { Text "C:/Users/vini9/Processador-PCID/cpu.v" 453 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1702779481882 "|Processor|cpu:inst"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "cpu.v(303) " "Verilog HDL Case Statement warning at cpu.v(303): case item expression covers a value already covered by a previous case item" {  } { { "../cpu.v" "" { Text "C:/Users/vini9/Processador-PCID/cpu.v" 303 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Analysis & Synthesis" 0 -1 1702779481882 "|Processor|cpu:inst"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "pcounter_next cpu.v(164) " "Verilog HDL Always Construct warning at cpu.v(164): inferring latch(es) for variable \"pcounter_next\", which holds its previous value in one or more paths through the always construct" {  } { { "../cpu.v" "" { Text "C:/Users/vini9/Processador-PCID/cpu.v" 164 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1702779481882 "|Processor|cpu:inst"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Temp1 cpu.v(164) " "Verilog HDL Always Construct warning at cpu.v(164): inferring latch(es) for variable \"Temp1\", which holds its previous value in one or more paths through the always construct" {  } { { "../cpu.v" "" { Text "C:/Users/vini9/Processador-PCID/cpu.v" 164 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1702779481882 "|Processor|cpu:inst"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Temp2 cpu.v(164) " "Verilog HDL Always Construct warning at cpu.v(164): inferring latch(es) for variable \"Temp2\", which holds its previous value in one or more paths through the always construct" {  } { { "../cpu.v" "" { Text "C:/Users/vini9/Processador-PCID/cpu.v" 164 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1702779481882 "|Processor|cpu:inst"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "TOS cpu.v(164) " "Verilog HDL Always Construct warning at cpu.v(164): inferring latch(es) for variable \"TOS\", which holds its previous value in one or more paths through the always construct" {  } { { "../cpu.v" "" { Text "C:/Users/vini9/Processador-PCID/cpu.v" 164 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1702779481882 "|Processor|cpu:inst"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "stack_push_operations cpu.v(164) " "Verilog HDL Always Construct warning at cpu.v(164): inferring latch(es) for variable \"stack_push_operations\", which holds its previous value in one or more paths through the always construct" {  } { { "../cpu.v" "" { Text "C:/Users/vini9/Processador-PCID/cpu.v" 164 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1702779481882 "|Processor|cpu:inst"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "stack_pop_operations cpu.v(164) " "Verilog HDL Always Construct warning at cpu.v(164): inferring latch(es) for variable \"stack_pop_operations\", which holds its previous value in one or more paths through the always construct" {  } { { "../cpu.v" "" { Text "C:/Users/vini9/Processador-PCID/cpu.v" 164 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1702779481882 "|Processor|cpu:inst"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "stack_data_in_operations cpu.v(164) " "Verilog HDL Always Construct warning at cpu.v(164): inferring latch(es) for variable \"stack_data_in_operations\", which holds its previous value in one or more paths through the always construct" {  } { { "../cpu.v" "" { Text "C:/Users/vini9/Processador-PCID/cpu.v" 164 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1702779481882 "|Processor|cpu:inst"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "stack_push_subroutines cpu.v(164) " "Verilog HDL Always Construct warning at cpu.v(164): inferring latch(es) for variable \"stack_push_subroutines\", which holds its previous value in one or more paths through the always construct" {  } { { "../cpu.v" "" { Text "C:/Users/vini9/Processador-PCID/cpu.v" 164 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1702779481882 "|Processor|cpu:inst"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "stack_pop_subroutines cpu.v(164) " "Verilog HDL Always Construct warning at cpu.v(164): inferring latch(es) for variable \"stack_pop_subroutines\", which holds its previous value in one or more paths through the always construct" {  } { { "../cpu.v" "" { Text "C:/Users/vini9/Processador-PCID/cpu.v" 164 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1702779481882 "|Processor|cpu:inst"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "stack_data_in_subroutines cpu.v(164) " "Verilog HDL Always Construct warning at cpu.v(164): inferring latch(es) for variable \"stack_data_in_subroutines\", which holds its previous value in one or more paths through the always construct" {  } { { "../cpu.v" "" { Text "C:/Users/vini9/Processador-PCID/cpu.v" 164 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1702779481882 "|Processor|cpu:inst"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "operand_a cpu.v(164) " "Verilog HDL Always Construct warning at cpu.v(164): inferring latch(es) for variable \"operand_a\", which holds its previous value in one or more paths through the always construct" {  } { { "../cpu.v" "" { Text "C:/Users/vini9/Processador-PCID/cpu.v" 164 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1702779481882 "|Processor|cpu:inst"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "operand_b cpu.v(164) " "Verilog HDL Always Construct warning at cpu.v(164): inferring latch(es) for variable \"operand_b\", which holds its previous value in one or more paths through the always construct" {  } { { "../cpu.v" "" { Text "C:/Users/vini9/Processador-PCID/cpu.v" 164 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1702779481883 "|Processor|cpu:inst"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "op_ALU cpu.v(164) " "Verilog HDL Always Construct warning at cpu.v(164): inferring latch(es) for variable \"op_ALU\", which holds its previous value in one or more paths through the always construct" {  } { { "../cpu.v" "" { Text "C:/Users/vini9/Processador-PCID/cpu.v" 164 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1702779481883 "|Processor|cpu:inst"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "memory_data_out cpu.v(164) " "Verilog HDL Always Construct warning at cpu.v(164): inferring latch(es) for variable \"memory_data_out\", which holds its previous value in one or more paths through the always construct" {  } { { "../cpu.v" "" { Text "C:/Users/vini9/Processador-PCID/cpu.v" 164 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1702779481883 "|Processor|cpu:inst"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "address_memory_inst cpu.v(164) " "Verilog HDL Always Construct warning at cpu.v(164): inferring latch(es) for variable \"address_memory_inst\", which holds its previous value in one or more paths through the always construct" {  } { { "../cpu.v" "" { Text "C:/Users/vini9/Processador-PCID/cpu.v" 164 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1702779481883 "|Processor|cpu:inst"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "read_inst_enable cpu.v(164) " "Verilog HDL Always Construct warning at cpu.v(164): inferring latch(es) for variable \"read_inst_enable\", which holds its previous value in one or more paths through the always construct" {  } { { "../cpu.v" "" { Text "C:/Users/vini9/Processador-PCID/cpu.v" 164 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1702779481883 "|Processor|cpu:inst"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "write_data_enable cpu.v(164) " "Verilog HDL Always Construct warning at cpu.v(164): inferring latch(es) for variable \"write_data_enable\", which holds its previous value in one or more paths through the always construct" {  } { { "../cpu.v" "" { Text "C:/Users/vini9/Processador-PCID/cpu.v" 164 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1702779481883 "|Processor|cpu:inst"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "read_data_enable cpu.v(164) " "Verilog HDL Always Construct warning at cpu.v(164): inferring latch(es) for variable \"read_data_enable\", which holds its previous value in one or more paths through the always construct" {  } { { "../cpu.v" "" { Text "C:/Users/vini9/Processador-PCID/cpu.v" 164 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1702779481883 "|Processor|cpu:inst"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "address_memory_data cpu.v(164) " "Verilog HDL Always Construct warning at cpu.v(164): inferring latch(es) for variable \"address_memory_data\", which holds its previous value in one or more paths through the always construct" {  } { { "../cpu.v" "" { Text "C:/Users/vini9/Processador-PCID/cpu.v" 164 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1702779481883 "|Processor|cpu:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address_memory_data\[0\] cpu.v(164) " "Inferred latch for \"address_memory_data\[0\]\" at cpu.v(164)" {  } { { "../cpu.v" "" { Text "C:/Users/vini9/Processador-PCID/cpu.v" 164 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702779481883 "|Processor|cpu:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address_memory_data\[1\] cpu.v(164) " "Inferred latch for \"address_memory_data\[1\]\" at cpu.v(164)" {  } { { "../cpu.v" "" { Text "C:/Users/vini9/Processador-PCID/cpu.v" 164 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702779481883 "|Processor|cpu:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address_memory_data\[2\] cpu.v(164) " "Inferred latch for \"address_memory_data\[2\]\" at cpu.v(164)" {  } { { "../cpu.v" "" { Text "C:/Users/vini9/Processador-PCID/cpu.v" 164 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702779481883 "|Processor|cpu:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address_memory_data\[3\] cpu.v(164) " "Inferred latch for \"address_memory_data\[3\]\" at cpu.v(164)" {  } { { "../cpu.v" "" { Text "C:/Users/vini9/Processador-PCID/cpu.v" 164 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702779481883 "|Processor|cpu:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address_memory_data\[4\] cpu.v(164) " "Inferred latch for \"address_memory_data\[4\]\" at cpu.v(164)" {  } { { "../cpu.v" "" { Text "C:/Users/vini9/Processador-PCID/cpu.v" 164 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702779481883 "|Processor|cpu:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address_memory_data\[5\] cpu.v(164) " "Inferred latch for \"address_memory_data\[5\]\" at cpu.v(164)" {  } { { "../cpu.v" "" { Text "C:/Users/vini9/Processador-PCID/cpu.v" 164 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702779481883 "|Processor|cpu:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address_memory_data\[6\] cpu.v(164) " "Inferred latch for \"address_memory_data\[6\]\" at cpu.v(164)" {  } { { "../cpu.v" "" { Text "C:/Users/vini9/Processador-PCID/cpu.v" 164 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702779481883 "|Processor|cpu:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address_memory_data\[7\] cpu.v(164) " "Inferred latch for \"address_memory_data\[7\]\" at cpu.v(164)" {  } { { "../cpu.v" "" { Text "C:/Users/vini9/Processador-PCID/cpu.v" 164 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702779481883 "|Processor|cpu:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address_memory_data\[8\] cpu.v(164) " "Inferred latch for \"address_memory_data\[8\]\" at cpu.v(164)" {  } { { "../cpu.v" "" { Text "C:/Users/vini9/Processador-PCID/cpu.v" 164 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702779481883 "|Processor|cpu:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address_memory_data\[9\] cpu.v(164) " "Inferred latch for \"address_memory_data\[9\]\" at cpu.v(164)" {  } { { "../cpu.v" "" { Text "C:/Users/vini9/Processador-PCID/cpu.v" 164 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702779481883 "|Processor|cpu:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data_enable cpu.v(164) " "Inferred latch for \"read_data_enable\" at cpu.v(164)" {  } { { "../cpu.v" "" { Text "C:/Users/vini9/Processador-PCID/cpu.v" 164 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702779481883 "|Processor|cpu:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "write_data_enable cpu.v(164) " "Inferred latch for \"write_data_enable\" at cpu.v(164)" {  } { { "../cpu.v" "" { Text "C:/Users/vini9/Processador-PCID/cpu.v" 164 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702779481883 "|Processor|cpu:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_inst_enable cpu.v(164) " "Inferred latch for \"read_inst_enable\" at cpu.v(164)" {  } { { "../cpu.v" "" { Text "C:/Users/vini9/Processador-PCID/cpu.v" 164 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702779481883 "|Processor|cpu:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address_memory_inst\[0\] cpu.v(164) " "Inferred latch for \"address_memory_inst\[0\]\" at cpu.v(164)" {  } { { "../cpu.v" "" { Text "C:/Users/vini9/Processador-PCID/cpu.v" 164 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702779481883 "|Processor|cpu:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address_memory_inst\[1\] cpu.v(164) " "Inferred latch for \"address_memory_inst\[1\]\" at cpu.v(164)" {  } { { "../cpu.v" "" { Text "C:/Users/vini9/Processador-PCID/cpu.v" 164 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702779481883 "|Processor|cpu:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address_memory_inst\[2\] cpu.v(164) " "Inferred latch for \"address_memory_inst\[2\]\" at cpu.v(164)" {  } { { "../cpu.v" "" { Text "C:/Users/vini9/Processador-PCID/cpu.v" 164 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702779481883 "|Processor|cpu:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address_memory_inst\[3\] cpu.v(164) " "Inferred latch for \"address_memory_inst\[3\]\" at cpu.v(164)" {  } { { "../cpu.v" "" { Text "C:/Users/vini9/Processador-PCID/cpu.v" 164 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702779481883 "|Processor|cpu:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address_memory_inst\[4\] cpu.v(164) " "Inferred latch for \"address_memory_inst\[4\]\" at cpu.v(164)" {  } { { "../cpu.v" "" { Text "C:/Users/vini9/Processador-PCID/cpu.v" 164 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702779481883 "|Processor|cpu:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory_data_out\[0\] cpu.v(164) " "Inferred latch for \"memory_data_out\[0\]\" at cpu.v(164)" {  } { { "../cpu.v" "" { Text "C:/Users/vini9/Processador-PCID/cpu.v" 164 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702779481883 "|Processor|cpu:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory_data_out\[1\] cpu.v(164) " "Inferred latch for \"memory_data_out\[1\]\" at cpu.v(164)" {  } { { "../cpu.v" "" { Text "C:/Users/vini9/Processador-PCID/cpu.v" 164 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702779481884 "|Processor|cpu:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory_data_out\[2\] cpu.v(164) " "Inferred latch for \"memory_data_out\[2\]\" at cpu.v(164)" {  } { { "../cpu.v" "" { Text "C:/Users/vini9/Processador-PCID/cpu.v" 164 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702779481884 "|Processor|cpu:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory_data_out\[3\] cpu.v(164) " "Inferred latch for \"memory_data_out\[3\]\" at cpu.v(164)" {  } { { "../cpu.v" "" { Text "C:/Users/vini9/Processador-PCID/cpu.v" 164 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702779481884 "|Processor|cpu:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory_data_out\[4\] cpu.v(164) " "Inferred latch for \"memory_data_out\[4\]\" at cpu.v(164)" {  } { { "../cpu.v" "" { Text "C:/Users/vini9/Processador-PCID/cpu.v" 164 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702779481884 "|Processor|cpu:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory_data_out\[5\] cpu.v(164) " "Inferred latch for \"memory_data_out\[5\]\" at cpu.v(164)" {  } { { "../cpu.v" "" { Text "C:/Users/vini9/Processador-PCID/cpu.v" 164 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702779481884 "|Processor|cpu:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory_data_out\[6\] cpu.v(164) " "Inferred latch for \"memory_data_out\[6\]\" at cpu.v(164)" {  } { { "../cpu.v" "" { Text "C:/Users/vini9/Processador-PCID/cpu.v" 164 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702779481884 "|Processor|cpu:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory_data_out\[7\] cpu.v(164) " "Inferred latch for \"memory_data_out\[7\]\" at cpu.v(164)" {  } { { "../cpu.v" "" { Text "C:/Users/vini9/Processador-PCID/cpu.v" 164 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702779481884 "|Processor|cpu:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory_data_out\[8\] cpu.v(164) " "Inferred latch for \"memory_data_out\[8\]\" at cpu.v(164)" {  } { { "../cpu.v" "" { Text "C:/Users/vini9/Processador-PCID/cpu.v" 164 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702779481884 "|Processor|cpu:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory_data_out\[9\] cpu.v(164) " "Inferred latch for \"memory_data_out\[9\]\" at cpu.v(164)" {  } { { "../cpu.v" "" { Text "C:/Users/vini9/Processador-PCID/cpu.v" 164 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702779481884 "|Processor|cpu:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory_data_out\[10\] cpu.v(164) " "Inferred latch for \"memory_data_out\[10\]\" at cpu.v(164)" {  } { { "../cpu.v" "" { Text "C:/Users/vini9/Processador-PCID/cpu.v" 164 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702779481884 "|Processor|cpu:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory_data_out\[11\] cpu.v(164) " "Inferred latch for \"memory_data_out\[11\]\" at cpu.v(164)" {  } { { "../cpu.v" "" { Text "C:/Users/vini9/Processador-PCID/cpu.v" 164 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702779481884 "|Processor|cpu:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory_data_out\[12\] cpu.v(164) " "Inferred latch for \"memory_data_out\[12\]\" at cpu.v(164)" {  } { { "../cpu.v" "" { Text "C:/Users/vini9/Processador-PCID/cpu.v" 164 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702779481884 "|Processor|cpu:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory_data_out\[13\] cpu.v(164) " "Inferred latch for \"memory_data_out\[13\]\" at cpu.v(164)" {  } { { "../cpu.v" "" { Text "C:/Users/vini9/Processador-PCID/cpu.v" 164 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702779481884 "|Processor|cpu:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory_data_out\[14\] cpu.v(164) " "Inferred latch for \"memory_data_out\[14\]\" at cpu.v(164)" {  } { { "../cpu.v" "" { Text "C:/Users/vini9/Processador-PCID/cpu.v" 164 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702779481884 "|Processor|cpu:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory_data_out\[15\] cpu.v(164) " "Inferred latch for \"memory_data_out\[15\]\" at cpu.v(164)" {  } { { "../cpu.v" "" { Text "C:/Users/vini9/Processador-PCID/cpu.v" 164 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702779481884 "|Processor|cpu:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op_ALU\[0\] cpu.v(164) " "Inferred latch for \"op_ALU\[0\]\" at cpu.v(164)" {  } { { "../cpu.v" "" { Text "C:/Users/vini9/Processador-PCID/cpu.v" 164 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702779481884 "|Processor|cpu:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op_ALU\[1\] cpu.v(164) " "Inferred latch for \"op_ALU\[1\]\" at cpu.v(164)" {  } { { "../cpu.v" "" { Text "C:/Users/vini9/Processador-PCID/cpu.v" 164 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702779481884 "|Processor|cpu:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op_ALU\[2\] cpu.v(164) " "Inferred latch for \"op_ALU\[2\]\" at cpu.v(164)" {  } { { "../cpu.v" "" { Text "C:/Users/vini9/Processador-PCID/cpu.v" 164 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702779481884 "|Processor|cpu:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op_ALU\[3\] cpu.v(164) " "Inferred latch for \"op_ALU\[3\]\" at cpu.v(164)" {  } { { "../cpu.v" "" { Text "C:/Users/vini9/Processador-PCID/cpu.v" 164 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702779481884 "|Processor|cpu:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op_ALU\[4\] cpu.v(164) " "Inferred latch for \"op_ALU\[4\]\" at cpu.v(164)" {  } { { "../cpu.v" "" { Text "C:/Users/vini9/Processador-PCID/cpu.v" 164 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702779481884 "|Processor|cpu:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "operand_b\[0\] cpu.v(164) " "Inferred latch for \"operand_b\[0\]\" at cpu.v(164)" {  } { { "../cpu.v" "" { Text "C:/Users/vini9/Processador-PCID/cpu.v" 164 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702779481884 "|Processor|cpu:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "operand_b\[1\] cpu.v(164) " "Inferred latch for \"operand_b\[1\]\" at cpu.v(164)" {  } { { "../cpu.v" "" { Text "C:/Users/vini9/Processador-PCID/cpu.v" 164 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702779481884 "|Processor|cpu:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "operand_b\[2\] cpu.v(164) " "Inferred latch for \"operand_b\[2\]\" at cpu.v(164)" {  } { { "../cpu.v" "" { Text "C:/Users/vini9/Processador-PCID/cpu.v" 164 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702779481884 "|Processor|cpu:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "operand_b\[3\] cpu.v(164) " "Inferred latch for \"operand_b\[3\]\" at cpu.v(164)" {  } { { "../cpu.v" "" { Text "C:/Users/vini9/Processador-PCID/cpu.v" 164 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702779481884 "|Processor|cpu:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "operand_b\[4\] cpu.v(164) " "Inferred latch for \"operand_b\[4\]\" at cpu.v(164)" {  } { { "../cpu.v" "" { Text "C:/Users/vini9/Processador-PCID/cpu.v" 164 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702779481884 "|Processor|cpu:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "operand_b\[5\] cpu.v(164) " "Inferred latch for \"operand_b\[5\]\" at cpu.v(164)" {  } { { "../cpu.v" "" { Text "C:/Users/vini9/Processador-PCID/cpu.v" 164 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702779481884 "|Processor|cpu:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "operand_b\[6\] cpu.v(164) " "Inferred latch for \"operand_b\[6\]\" at cpu.v(164)" {  } { { "../cpu.v" "" { Text "C:/Users/vini9/Processador-PCID/cpu.v" 164 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702779481884 "|Processor|cpu:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "operand_b\[7\] cpu.v(164) " "Inferred latch for \"operand_b\[7\]\" at cpu.v(164)" {  } { { "../cpu.v" "" { Text "C:/Users/vini9/Processador-PCID/cpu.v" 164 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702779481884 "|Processor|cpu:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "operand_b\[8\] cpu.v(164) " "Inferred latch for \"operand_b\[8\]\" at cpu.v(164)" {  } { { "../cpu.v" "" { Text "C:/Users/vini9/Processador-PCID/cpu.v" 164 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702779481885 "|Processor|cpu:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "operand_b\[9\] cpu.v(164) " "Inferred latch for \"operand_b\[9\]\" at cpu.v(164)" {  } { { "../cpu.v" "" { Text "C:/Users/vini9/Processador-PCID/cpu.v" 164 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702779481885 "|Processor|cpu:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "operand_b\[10\] cpu.v(164) " "Inferred latch for \"operand_b\[10\]\" at cpu.v(164)" {  } { { "../cpu.v" "" { Text "C:/Users/vini9/Processador-PCID/cpu.v" 164 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702779481885 "|Processor|cpu:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "operand_b\[11\] cpu.v(164) " "Inferred latch for \"operand_b\[11\]\" at cpu.v(164)" {  } { { "../cpu.v" "" { Text "C:/Users/vini9/Processador-PCID/cpu.v" 164 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702779481885 "|Processor|cpu:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "operand_b\[12\] cpu.v(164) " "Inferred latch for \"operand_b\[12\]\" at cpu.v(164)" {  } { { "../cpu.v" "" { Text "C:/Users/vini9/Processador-PCID/cpu.v" 164 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702779481885 "|Processor|cpu:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "operand_b\[13\] cpu.v(164) " "Inferred latch for \"operand_b\[13\]\" at cpu.v(164)" {  } { { "../cpu.v" "" { Text "C:/Users/vini9/Processador-PCID/cpu.v" 164 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702779481885 "|Processor|cpu:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "operand_b\[14\] cpu.v(164) " "Inferred latch for \"operand_b\[14\]\" at cpu.v(164)" {  } { { "../cpu.v" "" { Text "C:/Users/vini9/Processador-PCID/cpu.v" 164 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702779481885 "|Processor|cpu:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "operand_b\[15\] cpu.v(164) " "Inferred latch for \"operand_b\[15\]\" at cpu.v(164)" {  } { { "../cpu.v" "" { Text "C:/Users/vini9/Processador-PCID/cpu.v" 164 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702779481885 "|Processor|cpu:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "operand_a\[0\] cpu.v(164) " "Inferred latch for \"operand_a\[0\]\" at cpu.v(164)" {  } { { "../cpu.v" "" { Text "C:/Users/vini9/Processador-PCID/cpu.v" 164 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702779481885 "|Processor|cpu:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "operand_a\[1\] cpu.v(164) " "Inferred latch for \"operand_a\[1\]\" at cpu.v(164)" {  } { { "../cpu.v" "" { Text "C:/Users/vini9/Processador-PCID/cpu.v" 164 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702779481885 "|Processor|cpu:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "operand_a\[2\] cpu.v(164) " "Inferred latch for \"operand_a\[2\]\" at cpu.v(164)" {  } { { "../cpu.v" "" { Text "C:/Users/vini9/Processador-PCID/cpu.v" 164 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702779481885 "|Processor|cpu:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "operand_a\[3\] cpu.v(164) " "Inferred latch for \"operand_a\[3\]\" at cpu.v(164)" {  } { { "../cpu.v" "" { Text "C:/Users/vini9/Processador-PCID/cpu.v" 164 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702779481885 "|Processor|cpu:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "operand_a\[4\] cpu.v(164) " "Inferred latch for \"operand_a\[4\]\" at cpu.v(164)" {  } { { "../cpu.v" "" { Text "C:/Users/vini9/Processador-PCID/cpu.v" 164 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702779481885 "|Processor|cpu:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "operand_a\[5\] cpu.v(164) " "Inferred latch for \"operand_a\[5\]\" at cpu.v(164)" {  } { { "../cpu.v" "" { Text "C:/Users/vini9/Processador-PCID/cpu.v" 164 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702779481885 "|Processor|cpu:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "operand_a\[6\] cpu.v(164) " "Inferred latch for \"operand_a\[6\]\" at cpu.v(164)" {  } { { "../cpu.v" "" { Text "C:/Users/vini9/Processador-PCID/cpu.v" 164 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702779481885 "|Processor|cpu:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "operand_a\[7\] cpu.v(164) " "Inferred latch for \"operand_a\[7\]\" at cpu.v(164)" {  } { { "../cpu.v" "" { Text "C:/Users/vini9/Processador-PCID/cpu.v" 164 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702779481885 "|Processor|cpu:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "operand_a\[8\] cpu.v(164) " "Inferred latch for \"operand_a\[8\]\" at cpu.v(164)" {  } { { "../cpu.v" "" { Text "C:/Users/vini9/Processador-PCID/cpu.v" 164 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702779481885 "|Processor|cpu:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "operand_a\[9\] cpu.v(164) " "Inferred latch for \"operand_a\[9\]\" at cpu.v(164)" {  } { { "../cpu.v" "" { Text "C:/Users/vini9/Processador-PCID/cpu.v" 164 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702779481885 "|Processor|cpu:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "operand_a\[10\] cpu.v(164) " "Inferred latch for \"operand_a\[10\]\" at cpu.v(164)" {  } { { "../cpu.v" "" { Text "C:/Users/vini9/Processador-PCID/cpu.v" 164 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702779481885 "|Processor|cpu:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "operand_a\[11\] cpu.v(164) " "Inferred latch for \"operand_a\[11\]\" at cpu.v(164)" {  } { { "../cpu.v" "" { Text "C:/Users/vini9/Processador-PCID/cpu.v" 164 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702779481885 "|Processor|cpu:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "operand_a\[12\] cpu.v(164) " "Inferred latch for \"operand_a\[12\]\" at cpu.v(164)" {  } { { "../cpu.v" "" { Text "C:/Users/vini9/Processador-PCID/cpu.v" 164 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702779481885 "|Processor|cpu:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "operand_a\[13\] cpu.v(164) " "Inferred latch for \"operand_a\[13\]\" at cpu.v(164)" {  } { { "../cpu.v" "" { Text "C:/Users/vini9/Processador-PCID/cpu.v" 164 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702779481885 "|Processor|cpu:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "operand_a\[14\] cpu.v(164) " "Inferred latch for \"operand_a\[14\]\" at cpu.v(164)" {  } { { "../cpu.v" "" { Text "C:/Users/vini9/Processador-PCID/cpu.v" 164 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702779481885 "|Processor|cpu:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "operand_a\[15\] cpu.v(164) " "Inferred latch for \"operand_a\[15\]\" at cpu.v(164)" {  } { { "../cpu.v" "" { Text "C:/Users/vini9/Processador-PCID/cpu.v" 164 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702779481885 "|Processor|cpu:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stack_data_in_subroutines\[0\] cpu.v(164) " "Inferred latch for \"stack_data_in_subroutines\[0\]\" at cpu.v(164)" {  } { { "../cpu.v" "" { Text "C:/Users/vini9/Processador-PCID/cpu.v" 164 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702779481885 "|Processor|cpu:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stack_data_in_subroutines\[1\] cpu.v(164) " "Inferred latch for \"stack_data_in_subroutines\[1\]\" at cpu.v(164)" {  } { { "../cpu.v" "" { Text "C:/Users/vini9/Processador-PCID/cpu.v" 164 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702779481885 "|Processor|cpu:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stack_data_in_subroutines\[2\] cpu.v(164) " "Inferred latch for \"stack_data_in_subroutines\[2\]\" at cpu.v(164)" {  } { { "../cpu.v" "" { Text "C:/Users/vini9/Processador-PCID/cpu.v" 164 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702779481885 "|Processor|cpu:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stack_data_in_subroutines\[3\] cpu.v(164) " "Inferred latch for \"stack_data_in_subroutines\[3\]\" at cpu.v(164)" {  } { { "../cpu.v" "" { Text "C:/Users/vini9/Processador-PCID/cpu.v" 164 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702779481885 "|Processor|cpu:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stack_data_in_subroutines\[4\] cpu.v(164) " "Inferred latch for \"stack_data_in_subroutines\[4\]\" at cpu.v(164)" {  } { { "../cpu.v" "" { Text "C:/Users/vini9/Processador-PCID/cpu.v" 164 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702779481885 "|Processor|cpu:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stack_data_in_subroutines\[5\] cpu.v(164) " "Inferred latch for \"stack_data_in_subroutines\[5\]\" at cpu.v(164)" {  } { { "../cpu.v" "" { Text "C:/Users/vini9/Processador-PCID/cpu.v" 164 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702779481885 "|Processor|cpu:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stack_data_in_subroutines\[6\] cpu.v(164) " "Inferred latch for \"stack_data_in_subroutines\[6\]\" at cpu.v(164)" {  } { { "../cpu.v" "" { Text "C:/Users/vini9/Processador-PCID/cpu.v" 164 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702779481886 "|Processor|cpu:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stack_data_in_subroutines\[7\] cpu.v(164) " "Inferred latch for \"stack_data_in_subroutines\[7\]\" at cpu.v(164)" {  } { { "../cpu.v" "" { Text "C:/Users/vini9/Processador-PCID/cpu.v" 164 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702779481886 "|Processor|cpu:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stack_data_in_subroutines\[8\] cpu.v(164) " "Inferred latch for \"stack_data_in_subroutines\[8\]\" at cpu.v(164)" {  } { { "../cpu.v" "" { Text "C:/Users/vini9/Processador-PCID/cpu.v" 164 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702779481886 "|Processor|cpu:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stack_data_in_subroutines\[9\] cpu.v(164) " "Inferred latch for \"stack_data_in_subroutines\[9\]\" at cpu.v(164)" {  } { { "../cpu.v" "" { Text "C:/Users/vini9/Processador-PCID/cpu.v" 164 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702779481886 "|Processor|cpu:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stack_data_in_subroutines\[10\] cpu.v(164) " "Inferred latch for \"stack_data_in_subroutines\[10\]\" at cpu.v(164)" {  } { { "../cpu.v" "" { Text "C:/Users/vini9/Processador-PCID/cpu.v" 164 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702779481886 "|Processor|cpu:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stack_data_in_subroutines\[11\] cpu.v(164) " "Inferred latch for \"stack_data_in_subroutines\[11\]\" at cpu.v(164)" {  } { { "../cpu.v" "" { Text "C:/Users/vini9/Processador-PCID/cpu.v" 164 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702779481886 "|Processor|cpu:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stack_data_in_subroutines\[12\] cpu.v(164) " "Inferred latch for \"stack_data_in_subroutines\[12\]\" at cpu.v(164)" {  } { { "../cpu.v" "" { Text "C:/Users/vini9/Processador-PCID/cpu.v" 164 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702779481886 "|Processor|cpu:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stack_data_in_subroutines\[13\] cpu.v(164) " "Inferred latch for \"stack_data_in_subroutines\[13\]\" at cpu.v(164)" {  } { { "../cpu.v" "" { Text "C:/Users/vini9/Processador-PCID/cpu.v" 164 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702779481886 "|Processor|cpu:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stack_data_in_subroutines\[14\] cpu.v(164) " "Inferred latch for \"stack_data_in_subroutines\[14\]\" at cpu.v(164)" {  } { { "../cpu.v" "" { Text "C:/Users/vini9/Processador-PCID/cpu.v" 164 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702779481886 "|Processor|cpu:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stack_data_in_subroutines\[15\] cpu.v(164) " "Inferred latch for \"stack_data_in_subroutines\[15\]\" at cpu.v(164)" {  } { { "../cpu.v" "" { Text "C:/Users/vini9/Processador-PCID/cpu.v" 164 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702779481886 "|Processor|cpu:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stack_pop_subroutines cpu.v(164) " "Inferred latch for \"stack_pop_subroutines\" at cpu.v(164)" {  } { { "../cpu.v" "" { Text "C:/Users/vini9/Processador-PCID/cpu.v" 164 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702779481886 "|Processor|cpu:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stack_push_subroutines cpu.v(164) " "Inferred latch for \"stack_push_subroutines\" at cpu.v(164)" {  } { { "../cpu.v" "" { Text "C:/Users/vini9/Processador-PCID/cpu.v" 164 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702779481886 "|Processor|cpu:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stack_data_in_operations\[0\] cpu.v(164) " "Inferred latch for \"stack_data_in_operations\[0\]\" at cpu.v(164)" {  } { { "../cpu.v" "" { Text "C:/Users/vini9/Processador-PCID/cpu.v" 164 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702779481886 "|Processor|cpu:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stack_data_in_operations\[1\] cpu.v(164) " "Inferred latch for \"stack_data_in_operations\[1\]\" at cpu.v(164)" {  } { { "../cpu.v" "" { Text "C:/Users/vini9/Processador-PCID/cpu.v" 164 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702779481886 "|Processor|cpu:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stack_data_in_operations\[2\] cpu.v(164) " "Inferred latch for \"stack_data_in_operations\[2\]\" at cpu.v(164)" {  } { { "../cpu.v" "" { Text "C:/Users/vini9/Processador-PCID/cpu.v" 164 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702779481886 "|Processor|cpu:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stack_data_in_operations\[3\] cpu.v(164) " "Inferred latch for \"stack_data_in_operations\[3\]\" at cpu.v(164)" {  } { { "../cpu.v" "" { Text "C:/Users/vini9/Processador-PCID/cpu.v" 164 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702779481886 "|Processor|cpu:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stack_data_in_operations\[4\] cpu.v(164) " "Inferred latch for \"stack_data_in_operations\[4\]\" at cpu.v(164)" {  } { { "../cpu.v" "" { Text "C:/Users/vini9/Processador-PCID/cpu.v" 164 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702779481886 "|Processor|cpu:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stack_data_in_operations\[5\] cpu.v(164) " "Inferred latch for \"stack_data_in_operations\[5\]\" at cpu.v(164)" {  } { { "../cpu.v" "" { Text "C:/Users/vini9/Processador-PCID/cpu.v" 164 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702779481886 "|Processor|cpu:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stack_data_in_operations\[6\] cpu.v(164) " "Inferred latch for \"stack_data_in_operations\[6\]\" at cpu.v(164)" {  } { { "../cpu.v" "" { Text "C:/Users/vini9/Processador-PCID/cpu.v" 164 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702779481886 "|Processor|cpu:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stack_data_in_operations\[7\] cpu.v(164) " "Inferred latch for \"stack_data_in_operations\[7\]\" at cpu.v(164)" {  } { { "../cpu.v" "" { Text "C:/Users/vini9/Processador-PCID/cpu.v" 164 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702779481886 "|Processor|cpu:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stack_data_in_operations\[8\] cpu.v(164) " "Inferred latch for \"stack_data_in_operations\[8\]\" at cpu.v(164)" {  } { { "../cpu.v" "" { Text "C:/Users/vini9/Processador-PCID/cpu.v" 164 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702779481886 "|Processor|cpu:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stack_data_in_operations\[9\] cpu.v(164) " "Inferred latch for \"stack_data_in_operations\[9\]\" at cpu.v(164)" {  } { { "../cpu.v" "" { Text "C:/Users/vini9/Processador-PCID/cpu.v" 164 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702779481886 "|Processor|cpu:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stack_data_in_operations\[10\] cpu.v(164) " "Inferred latch for \"stack_data_in_operations\[10\]\" at cpu.v(164)" {  } { { "../cpu.v" "" { Text "C:/Users/vini9/Processador-PCID/cpu.v" 164 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702779481886 "|Processor|cpu:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stack_data_in_operations\[11\] cpu.v(164) " "Inferred latch for \"stack_data_in_operations\[11\]\" at cpu.v(164)" {  } { { "../cpu.v" "" { Text "C:/Users/vini9/Processador-PCID/cpu.v" 164 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702779481886 "|Processor|cpu:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stack_data_in_operations\[12\] cpu.v(164) " "Inferred latch for \"stack_data_in_operations\[12\]\" at cpu.v(164)" {  } { { "../cpu.v" "" { Text "C:/Users/vini9/Processador-PCID/cpu.v" 164 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702779481886 "|Processor|cpu:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stack_data_in_operations\[13\] cpu.v(164) " "Inferred latch for \"stack_data_in_operations\[13\]\" at cpu.v(164)" {  } { { "../cpu.v" "" { Text "C:/Users/vini9/Processador-PCID/cpu.v" 164 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702779481886 "|Processor|cpu:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stack_data_in_operations\[14\] cpu.v(164) " "Inferred latch for \"stack_data_in_operations\[14\]\" at cpu.v(164)" {  } { { "../cpu.v" "" { Text "C:/Users/vini9/Processador-PCID/cpu.v" 164 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702779481886 "|Processor|cpu:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stack_data_in_operations\[15\] cpu.v(164) " "Inferred latch for \"stack_data_in_operations\[15\]\" at cpu.v(164)" {  } { { "../cpu.v" "" { Text "C:/Users/vini9/Processador-PCID/cpu.v" 164 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702779481886 "|Processor|cpu:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stack_pop_operations cpu.v(164) " "Inferred latch for \"stack_pop_operations\" at cpu.v(164)" {  } { { "../cpu.v" "" { Text "C:/Users/vini9/Processador-PCID/cpu.v" 164 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702779481886 "|Processor|cpu:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stack_push_operations cpu.v(164) " "Inferred latch for \"stack_push_operations\" at cpu.v(164)" {  } { { "../cpu.v" "" { Text "C:/Users/vini9/Processador-PCID/cpu.v" 164 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702779481886 "|Processor|cpu:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TOS\[0\] cpu.v(164) " "Inferred latch for \"TOS\[0\]\" at cpu.v(164)" {  } { { "../cpu.v" "" { Text "C:/Users/vini9/Processador-PCID/cpu.v" 164 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702779481886 "|Processor|cpu:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TOS\[1\] cpu.v(164) " "Inferred latch for \"TOS\[1\]\" at cpu.v(164)" {  } { { "../cpu.v" "" { Text "C:/Users/vini9/Processador-PCID/cpu.v" 164 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702779481886 "|Processor|cpu:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TOS\[2\] cpu.v(164) " "Inferred latch for \"TOS\[2\]\" at cpu.v(164)" {  } { { "../cpu.v" "" { Text "C:/Users/vini9/Processador-PCID/cpu.v" 164 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702779481886 "|Processor|cpu:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TOS\[3\] cpu.v(164) " "Inferred latch for \"TOS\[3\]\" at cpu.v(164)" {  } { { "../cpu.v" "" { Text "C:/Users/vini9/Processador-PCID/cpu.v" 164 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702779481886 "|Processor|cpu:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TOS\[4\] cpu.v(164) " "Inferred latch for \"TOS\[4\]\" at cpu.v(164)" {  } { { "../cpu.v" "" { Text "C:/Users/vini9/Processador-PCID/cpu.v" 164 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702779481886 "|Processor|cpu:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TOS\[5\] cpu.v(164) " "Inferred latch for \"TOS\[5\]\" at cpu.v(164)" {  } { { "../cpu.v" "" { Text "C:/Users/vini9/Processador-PCID/cpu.v" 164 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702779481886 "|Processor|cpu:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TOS\[6\] cpu.v(164) " "Inferred latch for \"TOS\[6\]\" at cpu.v(164)" {  } { { "../cpu.v" "" { Text "C:/Users/vini9/Processador-PCID/cpu.v" 164 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702779481886 "|Processor|cpu:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TOS\[7\] cpu.v(164) " "Inferred latch for \"TOS\[7\]\" at cpu.v(164)" {  } { { "../cpu.v" "" { Text "C:/Users/vini9/Processador-PCID/cpu.v" 164 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702779481886 "|Processor|cpu:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TOS\[8\] cpu.v(164) " "Inferred latch for \"TOS\[8\]\" at cpu.v(164)" {  } { { "../cpu.v" "" { Text "C:/Users/vini9/Processador-PCID/cpu.v" 164 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702779481887 "|Processor|cpu:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TOS\[9\] cpu.v(164) " "Inferred latch for \"TOS\[9\]\" at cpu.v(164)" {  } { { "../cpu.v" "" { Text "C:/Users/vini9/Processador-PCID/cpu.v" 164 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702779481887 "|Processor|cpu:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TOS\[10\] cpu.v(164) " "Inferred latch for \"TOS\[10\]\" at cpu.v(164)" {  } { { "../cpu.v" "" { Text "C:/Users/vini9/Processador-PCID/cpu.v" 164 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702779481887 "|Processor|cpu:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TOS\[11\] cpu.v(164) " "Inferred latch for \"TOS\[11\]\" at cpu.v(164)" {  } { { "../cpu.v" "" { Text "C:/Users/vini9/Processador-PCID/cpu.v" 164 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702779481887 "|Processor|cpu:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TOS\[12\] cpu.v(164) " "Inferred latch for \"TOS\[12\]\" at cpu.v(164)" {  } { { "../cpu.v" "" { Text "C:/Users/vini9/Processador-PCID/cpu.v" 164 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702779481887 "|Processor|cpu:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TOS\[13\] cpu.v(164) " "Inferred latch for \"TOS\[13\]\" at cpu.v(164)" {  } { { "../cpu.v" "" { Text "C:/Users/vini9/Processador-PCID/cpu.v" 164 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702779481887 "|Processor|cpu:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TOS\[14\] cpu.v(164) " "Inferred latch for \"TOS\[14\]\" at cpu.v(164)" {  } { { "../cpu.v" "" { Text "C:/Users/vini9/Processador-PCID/cpu.v" 164 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702779481887 "|Processor|cpu:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TOS\[15\] cpu.v(164) " "Inferred latch for \"TOS\[15\]\" at cpu.v(164)" {  } { { "../cpu.v" "" { Text "C:/Users/vini9/Processador-PCID/cpu.v" 164 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702779481887 "|Processor|cpu:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Temp2\[0\] cpu.v(164) " "Inferred latch for \"Temp2\[0\]\" at cpu.v(164)" {  } { { "../cpu.v" "" { Text "C:/Users/vini9/Processador-PCID/cpu.v" 164 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702779481887 "|Processor|cpu:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Temp2\[1\] cpu.v(164) " "Inferred latch for \"Temp2\[1\]\" at cpu.v(164)" {  } { { "../cpu.v" "" { Text "C:/Users/vini9/Processador-PCID/cpu.v" 164 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702779481887 "|Processor|cpu:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Temp2\[2\] cpu.v(164) " "Inferred latch for \"Temp2\[2\]\" at cpu.v(164)" {  } { { "../cpu.v" "" { Text "C:/Users/vini9/Processador-PCID/cpu.v" 164 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702779481887 "|Processor|cpu:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Temp2\[3\] cpu.v(164) " "Inferred latch for \"Temp2\[3\]\" at cpu.v(164)" {  } { { "../cpu.v" "" { Text "C:/Users/vini9/Processador-PCID/cpu.v" 164 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702779481887 "|Processor|cpu:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Temp2\[4\] cpu.v(164) " "Inferred latch for \"Temp2\[4\]\" at cpu.v(164)" {  } { { "../cpu.v" "" { Text "C:/Users/vini9/Processador-PCID/cpu.v" 164 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702779481887 "|Processor|cpu:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Temp2\[5\] cpu.v(164) " "Inferred latch for \"Temp2\[5\]\" at cpu.v(164)" {  } { { "../cpu.v" "" { Text "C:/Users/vini9/Processador-PCID/cpu.v" 164 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702779481887 "|Processor|cpu:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Temp2\[6\] cpu.v(164) " "Inferred latch for \"Temp2\[6\]\" at cpu.v(164)" {  } { { "../cpu.v" "" { Text "C:/Users/vini9/Processador-PCID/cpu.v" 164 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702779481887 "|Processor|cpu:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Temp2\[7\] cpu.v(164) " "Inferred latch for \"Temp2\[7\]\" at cpu.v(164)" {  } { { "../cpu.v" "" { Text "C:/Users/vini9/Processador-PCID/cpu.v" 164 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702779481887 "|Processor|cpu:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Temp2\[8\] cpu.v(164) " "Inferred latch for \"Temp2\[8\]\" at cpu.v(164)" {  } { { "../cpu.v" "" { Text "C:/Users/vini9/Processador-PCID/cpu.v" 164 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702779481887 "|Processor|cpu:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Temp2\[9\] cpu.v(164) " "Inferred latch for \"Temp2\[9\]\" at cpu.v(164)" {  } { { "../cpu.v" "" { Text "C:/Users/vini9/Processador-PCID/cpu.v" 164 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702779481887 "|Processor|cpu:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Temp2\[10\] cpu.v(164) " "Inferred latch for \"Temp2\[10\]\" at cpu.v(164)" {  } { { "../cpu.v" "" { Text "C:/Users/vini9/Processador-PCID/cpu.v" 164 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702779481887 "|Processor|cpu:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Temp2\[11\] cpu.v(164) " "Inferred latch for \"Temp2\[11\]\" at cpu.v(164)" {  } { { "../cpu.v" "" { Text "C:/Users/vini9/Processador-PCID/cpu.v" 164 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702779481887 "|Processor|cpu:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Temp2\[12\] cpu.v(164) " "Inferred latch for \"Temp2\[12\]\" at cpu.v(164)" {  } { { "../cpu.v" "" { Text "C:/Users/vini9/Processador-PCID/cpu.v" 164 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702779481887 "|Processor|cpu:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Temp2\[13\] cpu.v(164) " "Inferred latch for \"Temp2\[13\]\" at cpu.v(164)" {  } { { "../cpu.v" "" { Text "C:/Users/vini9/Processador-PCID/cpu.v" 164 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702779481887 "|Processor|cpu:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Temp2\[14\] cpu.v(164) " "Inferred latch for \"Temp2\[14\]\" at cpu.v(164)" {  } { { "../cpu.v" "" { Text "C:/Users/vini9/Processador-PCID/cpu.v" 164 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702779481887 "|Processor|cpu:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Temp2\[15\] cpu.v(164) " "Inferred latch for \"Temp2\[15\]\" at cpu.v(164)" {  } { { "../cpu.v" "" { Text "C:/Users/vini9/Processador-PCID/cpu.v" 164 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702779481887 "|Processor|cpu:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Temp1\[0\] cpu.v(164) " "Inferred latch for \"Temp1\[0\]\" at cpu.v(164)" {  } { { "../cpu.v" "" { Text "C:/Users/vini9/Processador-PCID/cpu.v" 164 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702779481887 "|Processor|cpu:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Temp1\[1\] cpu.v(164) " "Inferred latch for \"Temp1\[1\]\" at cpu.v(164)" {  } { { "../cpu.v" "" { Text "C:/Users/vini9/Processador-PCID/cpu.v" 164 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702779481887 "|Processor|cpu:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Temp1\[2\] cpu.v(164) " "Inferred latch for \"Temp1\[2\]\" at cpu.v(164)" {  } { { "../cpu.v" "" { Text "C:/Users/vini9/Processador-PCID/cpu.v" 164 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702779481887 "|Processor|cpu:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Temp1\[3\] cpu.v(164) " "Inferred latch for \"Temp1\[3\]\" at cpu.v(164)" {  } { { "../cpu.v" "" { Text "C:/Users/vini9/Processador-PCID/cpu.v" 164 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702779481887 "|Processor|cpu:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Temp1\[4\] cpu.v(164) " "Inferred latch for \"Temp1\[4\]\" at cpu.v(164)" {  } { { "../cpu.v" "" { Text "C:/Users/vini9/Processador-PCID/cpu.v" 164 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702779481887 "|Processor|cpu:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Temp1\[5\] cpu.v(164) " "Inferred latch for \"Temp1\[5\]\" at cpu.v(164)" {  } { { "../cpu.v" "" { Text "C:/Users/vini9/Processador-PCID/cpu.v" 164 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702779481887 "|Processor|cpu:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Temp1\[6\] cpu.v(164) " "Inferred latch for \"Temp1\[6\]\" at cpu.v(164)" {  } { { "../cpu.v" "" { Text "C:/Users/vini9/Processador-PCID/cpu.v" 164 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702779481887 "|Processor|cpu:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Temp1\[7\] cpu.v(164) " "Inferred latch for \"Temp1\[7\]\" at cpu.v(164)" {  } { { "../cpu.v" "" { Text "C:/Users/vini9/Processador-PCID/cpu.v" 164 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702779481887 "|Processor|cpu:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Temp1\[8\] cpu.v(164) " "Inferred latch for \"Temp1\[8\]\" at cpu.v(164)" {  } { { "../cpu.v" "" { Text "C:/Users/vini9/Processador-PCID/cpu.v" 164 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702779481887 "|Processor|cpu:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Temp1\[9\] cpu.v(164) " "Inferred latch for \"Temp1\[9\]\" at cpu.v(164)" {  } { { "../cpu.v" "" { Text "C:/Users/vini9/Processador-PCID/cpu.v" 164 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702779481887 "|Processor|cpu:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Temp1\[10\] cpu.v(164) " "Inferred latch for \"Temp1\[10\]\" at cpu.v(164)" {  } { { "../cpu.v" "" { Text "C:/Users/vini9/Processador-PCID/cpu.v" 164 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702779481887 "|Processor|cpu:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Temp1\[11\] cpu.v(164) " "Inferred latch for \"Temp1\[11\]\" at cpu.v(164)" {  } { { "../cpu.v" "" { Text "C:/Users/vini9/Processador-PCID/cpu.v" 164 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702779481888 "|Processor|cpu:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Temp1\[12\] cpu.v(164) " "Inferred latch for \"Temp1\[12\]\" at cpu.v(164)" {  } { { "../cpu.v" "" { Text "C:/Users/vini9/Processador-PCID/cpu.v" 164 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702779481888 "|Processor|cpu:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Temp1\[13\] cpu.v(164) " "Inferred latch for \"Temp1\[13\]\" at cpu.v(164)" {  } { { "../cpu.v" "" { Text "C:/Users/vini9/Processador-PCID/cpu.v" 164 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702779481888 "|Processor|cpu:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Temp1\[14\] cpu.v(164) " "Inferred latch for \"Temp1\[14\]\" at cpu.v(164)" {  } { { "../cpu.v" "" { Text "C:/Users/vini9/Processador-PCID/cpu.v" 164 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702779481888 "|Processor|cpu:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Temp1\[15\] cpu.v(164) " "Inferred latch for \"Temp1\[15\]\" at cpu.v(164)" {  } { { "../cpu.v" "" { Text "C:/Users/vini9/Processador-PCID/cpu.v" 164 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702779481888 "|Processor|cpu:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pcounter_next\[0\] cpu.v(164) " "Inferred latch for \"pcounter_next\[0\]\" at cpu.v(164)" {  } { { "../cpu.v" "" { Text "C:/Users/vini9/Processador-PCID/cpu.v" 164 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702779481888 "|Processor|cpu:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pcounter_next\[1\] cpu.v(164) " "Inferred latch for \"pcounter_next\[1\]\" at cpu.v(164)" {  } { { "../cpu.v" "" { Text "C:/Users/vini9/Processador-PCID/cpu.v" 164 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702779481888 "|Processor|cpu:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pcounter_next\[2\] cpu.v(164) " "Inferred latch for \"pcounter_next\[2\]\" at cpu.v(164)" {  } { { "../cpu.v" "" { Text "C:/Users/vini9/Processador-PCID/cpu.v" 164 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702779481888 "|Processor|cpu:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pcounter_next\[3\] cpu.v(164) " "Inferred latch for \"pcounter_next\[3\]\" at cpu.v(164)" {  } { { "../cpu.v" "" { Text "C:/Users/vini9/Processador-PCID/cpu.v" 164 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702779481888 "|Processor|cpu:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pcounter_next\[4\] cpu.v(164) " "Inferred latch for \"pcounter_next\[4\]\" at cpu.v(164)" {  } { { "../cpu.v" "" { Text "C:/Users/vini9/Processador-PCID/cpu.v" 164 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702779481888 "|Processor|cpu:inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "stack stack:stack_operations " "Elaborating entity \"stack\" for hierarchy \"stack:stack_operations\"" {  } { { "Processor.bdf" "stack_operations" { Schematic "C:/Users/vini9/Processador-PCID/Quartus/Processor.bdf" { { -144 56 400 0 "stack_operations" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702779481889 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 stack.v(41) " "Verilog HDL assignment warning at stack.v(41): truncated value with size 32 to match size of target (10)" {  } { { "../stack/stack.v" "" { Text "C:/Users/vini9/Processador-PCID/stack/stack.v" 41 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1702779481891 "|Processor|stack:stack_operations"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 stack.v(44) " "Verilog HDL assignment warning at stack.v(44): truncated value with size 32 to match size of target (10)" {  } { { "../stack/stack.v" "" { Text "C:/Users/vini9/Processador-PCID/stack/stack.v" 44 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1702779481891 "|Processor|stack:stack_operations"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu alu:inst1 " "Elaborating entity \"alu\" for hierarchy \"alu:inst1\"" {  } { { "Processor.bdf" "inst1" { Schematic "C:/Users/vini9/Processador-PCID/Quartus/Processor.bdf" { { 400 1264 1608 512 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702779481894 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 alu.v(60) " "Verilog HDL assignment warning at alu.v(60): truncated value with size 32 to match size of target (16)" {  } { { "../alu/alu.v" "" { Text "C:/Users/vini9/Processador-PCID/alu/alu.v" 60 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1702779481895 "|Processor|alu:inst1"}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "2 " "Found 2 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "stack:stack_operations\|stack " "RAM logic \"stack:stack_operations\|stack\" is uninferred due to asynchronous read logic" {  } { { "../stack/stack.v" "stack" { Text "C:/Users/vini9/Processador-PCID/stack/stack.v" 14 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1702779482208 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "stack:stack_subroutines\|stack " "RAM logic \"stack:stack_subroutines\|stack\" is uninferred due to inappropriate RAM size" {  } { { "../stack/stack.v" "stack" { Text "C:/Users/vini9/Processador-PCID/stack/stack.v" 14 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1702779482208 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1702779482208 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|stack_data_in_operations\[0\] " "Latch cpu:inst\|stack_data_in_operations\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|state.DECODE " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|state.DECODE" {  } { { "../cpu.v" "" { Text "C:/Users/vini9/Processador-PCID/cpu.v" 142 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1702779482571 ""}  } { { "../cpu.v" "" { Text "C:/Users/vini9/Processador-PCID/cpu.v" 164 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1702779482571 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|stack_data_in_operations\[1\] " "Latch cpu:inst\|stack_data_in_operations\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|state.DECODE " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|state.DECODE" {  } { { "../cpu.v" "" { Text "C:/Users/vini9/Processador-PCID/cpu.v" 142 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1702779482571 ""}  } { { "../cpu.v" "" { Text "C:/Users/vini9/Processador-PCID/cpu.v" 164 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1702779482571 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|stack_data_in_operations\[2\] " "Latch cpu:inst\|stack_data_in_operations\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|state.DECODE " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|state.DECODE" {  } { { "../cpu.v" "" { Text "C:/Users/vini9/Processador-PCID/cpu.v" 142 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1702779482571 ""}  } { { "../cpu.v" "" { Text "C:/Users/vini9/Processador-PCID/cpu.v" 164 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1702779482571 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|stack_data_in_operations\[3\] " "Latch cpu:inst\|stack_data_in_operations\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|state.DECODE " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|state.DECODE" {  } { { "../cpu.v" "" { Text "C:/Users/vini9/Processador-PCID/cpu.v" 142 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1702779482571 ""}  } { { "../cpu.v" "" { Text "C:/Users/vini9/Processador-PCID/cpu.v" 164 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1702779482571 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|stack_data_in_operations\[4\] " "Latch cpu:inst\|stack_data_in_operations\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|state.DECODE " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|state.DECODE" {  } { { "../cpu.v" "" { Text "C:/Users/vini9/Processador-PCID/cpu.v" 142 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1702779482571 ""}  } { { "../cpu.v" "" { Text "C:/Users/vini9/Processador-PCID/cpu.v" 164 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1702779482571 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|stack_data_in_operations\[5\] " "Latch cpu:inst\|stack_data_in_operations\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|state.DECODE " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|state.DECODE" {  } { { "../cpu.v" "" { Text "C:/Users/vini9/Processador-PCID/cpu.v" 142 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1702779482571 ""}  } { { "../cpu.v" "" { Text "C:/Users/vini9/Processador-PCID/cpu.v" 164 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1702779482571 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|stack_data_in_operations\[6\] " "Latch cpu:inst\|stack_data_in_operations\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|state.DECODE " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|state.DECODE" {  } { { "../cpu.v" "" { Text "C:/Users/vini9/Processador-PCID/cpu.v" 142 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1702779482571 ""}  } { { "../cpu.v" "" { Text "C:/Users/vini9/Processador-PCID/cpu.v" 164 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1702779482571 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|stack_data_in_operations\[7\] " "Latch cpu:inst\|stack_data_in_operations\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|state.DECODE " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|state.DECODE" {  } { { "../cpu.v" "" { Text "C:/Users/vini9/Processador-PCID/cpu.v" 142 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1702779482571 ""}  } { { "../cpu.v" "" { Text "C:/Users/vini9/Processador-PCID/cpu.v" 164 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1702779482571 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|stack_data_in_operations\[8\] " "Latch cpu:inst\|stack_data_in_operations\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|state.DECODE " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|state.DECODE" {  } { { "../cpu.v" "" { Text "C:/Users/vini9/Processador-PCID/cpu.v" 142 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1702779482572 ""}  } { { "../cpu.v" "" { Text "C:/Users/vini9/Processador-PCID/cpu.v" 164 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1702779482572 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|stack_data_in_operations\[9\] " "Latch cpu:inst\|stack_data_in_operations\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|state.DECODE " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|state.DECODE" {  } { { "../cpu.v" "" { Text "C:/Users/vini9/Processador-PCID/cpu.v" 142 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1702779482572 ""}  } { { "../cpu.v" "" { Text "C:/Users/vini9/Processador-PCID/cpu.v" 164 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1702779482572 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|stack_data_in_operations\[10\] " "Latch cpu:inst\|stack_data_in_operations\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|state.DECODE " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|state.DECODE" {  } { { "../cpu.v" "" { Text "C:/Users/vini9/Processador-PCID/cpu.v" 142 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1702779482572 ""}  } { { "../cpu.v" "" { Text "C:/Users/vini9/Processador-PCID/cpu.v" 164 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1702779482572 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|stack_data_in_operations\[11\] " "Latch cpu:inst\|stack_data_in_operations\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|state.DECODE " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|state.DECODE" {  } { { "../cpu.v" "" { Text "C:/Users/vini9/Processador-PCID/cpu.v" 142 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1702779482572 ""}  } { { "../cpu.v" "" { Text "C:/Users/vini9/Processador-PCID/cpu.v" 164 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1702779482572 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|stack_data_in_operations\[12\] " "Latch cpu:inst\|stack_data_in_operations\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|state.DECODE " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|state.DECODE" {  } { { "../cpu.v" "" { Text "C:/Users/vini9/Processador-PCID/cpu.v" 142 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1702779482572 ""}  } { { "../cpu.v" "" { Text "C:/Users/vini9/Processador-PCID/cpu.v" 164 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1702779482572 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|stack_data_in_operations\[13\] " "Latch cpu:inst\|stack_data_in_operations\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|state.DECODE " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|state.DECODE" {  } { { "../cpu.v" "" { Text "C:/Users/vini9/Processador-PCID/cpu.v" 142 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1702779482572 ""}  } { { "../cpu.v" "" { Text "C:/Users/vini9/Processador-PCID/cpu.v" 164 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1702779482572 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|stack_data_in_operations\[14\] " "Latch cpu:inst\|stack_data_in_operations\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|state.DECODE " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|state.DECODE" {  } { { "../cpu.v" "" { Text "C:/Users/vini9/Processador-PCID/cpu.v" 142 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1702779482572 ""}  } { { "../cpu.v" "" { Text "C:/Users/vini9/Processador-PCID/cpu.v" 164 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1702779482572 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|stack_data_in_operations\[15\] " "Latch cpu:inst\|stack_data_in_operations\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|state.DECODE " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|state.DECODE" {  } { { "../cpu.v" "" { Text "C:/Users/vini9/Processador-PCID/cpu.v" 142 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1702779482572 ""}  } { { "../cpu.v" "" { Text "C:/Users/vini9/Processador-PCID/cpu.v" 164 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1702779482572 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|stack_push_subroutines " "Latch cpu:inst\|stack_push_subroutines has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|state.DECODE " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|state.DECODE" {  } { { "../cpu.v" "" { Text "C:/Users/vini9/Processador-PCID/cpu.v" 142 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1702779482572 ""}  } { { "../cpu.v" "" { Text "C:/Users/vini9/Processador-PCID/cpu.v" 39 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1702779482572 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|stack_pop_subroutines " "Latch cpu:inst\|stack_pop_subroutines has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|state.DECODE " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|state.DECODE" {  } { { "../cpu.v" "" { Text "C:/Users/vini9/Processador-PCID/cpu.v" 142 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1702779482572 ""}  } { { "../cpu.v" "" { Text "C:/Users/vini9/Processador-PCID/cpu.v" 40 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1702779482572 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|stack_data_in_subroutines\[4\] " "Latch cpu:inst\|stack_data_in_subroutines\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|state.DECODE " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|state.DECODE" {  } { { "../cpu.v" "" { Text "C:/Users/vini9/Processador-PCID/cpu.v" 142 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1702779482572 ""}  } { { "../cpu.v" "" { Text "C:/Users/vini9/Processador-PCID/cpu.v" 164 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1702779482572 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|stack_data_in_subroutines\[3\] " "Latch cpu:inst\|stack_data_in_subroutines\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|state.DECODE " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|state.DECODE" {  } { { "../cpu.v" "" { Text "C:/Users/vini9/Processador-PCID/cpu.v" 142 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1702779482572 ""}  } { { "../cpu.v" "" { Text "C:/Users/vini9/Processador-PCID/cpu.v" 164 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1702779482572 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|stack_data_in_subroutines\[2\] " "Latch cpu:inst\|stack_data_in_subroutines\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|state.DECODE " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|state.DECODE" {  } { { "../cpu.v" "" { Text "C:/Users/vini9/Processador-PCID/cpu.v" 142 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1702779482572 ""}  } { { "../cpu.v" "" { Text "C:/Users/vini9/Processador-PCID/cpu.v" 164 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1702779482572 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|stack_data_in_subroutines\[1\] " "Latch cpu:inst\|stack_data_in_subroutines\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|state.DECODE " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|state.DECODE" {  } { { "../cpu.v" "" { Text "C:/Users/vini9/Processador-PCID/cpu.v" 142 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1702779482572 ""}  } { { "../cpu.v" "" { Text "C:/Users/vini9/Processador-PCID/cpu.v" 164 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1702779482572 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|stack_data_in_subroutines\[0\] " "Latch cpu:inst\|stack_data_in_subroutines\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|state.DECODE " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|state.DECODE" {  } { { "../cpu.v" "" { Text "C:/Users/vini9/Processador-PCID/cpu.v" 142 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1702779482572 ""}  } { { "../cpu.v" "" { Text "C:/Users/vini9/Processador-PCID/cpu.v" 164 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1702779482572 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "read_data_enable VCC " "Pin \"read_data_enable\" is stuck at VCC" {  } { { "Processor.bdf" "" { Schematic "C:/Users/vini9/Processador-PCID/Quartus/Processor.bdf" { { 232 2200 2382 248 "read_data_enable" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1702779482701 "|Processor|read_data_enable"} { "Warning" "WMLS_MLS_STUCK_PIN" "memory_data_out\[15\] GND " "Pin \"memory_data_out\[15\]\" is stuck at GND" {  } { { "Processor.bdf" "" { Schematic "C:/Users/vini9/Processador-PCID/Quartus/Processor.bdf" { { 216 2200 2417 232 "memory_data_out\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1702779482701 "|Processor|memory_data_out[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "memory_data_out\[14\] GND " "Pin \"memory_data_out\[14\]\" is stuck at GND" {  } { { "Processor.bdf" "" { Schematic "C:/Users/vini9/Processador-PCID/Quartus/Processor.bdf" { { 216 2200 2417 232 "memory_data_out\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1702779482701 "|Processor|memory_data_out[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "memory_data_out\[13\] GND " "Pin \"memory_data_out\[13\]\" is stuck at GND" {  } { { "Processor.bdf" "" { Schematic "C:/Users/vini9/Processador-PCID/Quartus/Processor.bdf" { { 216 2200 2417 232 "memory_data_out\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1702779482701 "|Processor|memory_data_out[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "memory_data_out\[12\] GND " "Pin \"memory_data_out\[12\]\" is stuck at GND" {  } { { "Processor.bdf" "" { Schematic "C:/Users/vini9/Processador-PCID/Quartus/Processor.bdf" { { 216 2200 2417 232 "memory_data_out\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1702779482701 "|Processor|memory_data_out[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "memory_data_out\[11\] GND " "Pin \"memory_data_out\[11\]\" is stuck at GND" {  } { { "Processor.bdf" "" { Schematic "C:/Users/vini9/Processador-PCID/Quartus/Processor.bdf" { { 216 2200 2417 232 "memory_data_out\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1702779482701 "|Processor|memory_data_out[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "memory_data_out\[10\] GND " "Pin \"memory_data_out\[10\]\" is stuck at GND" {  } { { "Processor.bdf" "" { Schematic "C:/Users/vini9/Processador-PCID/Quartus/Processor.bdf" { { 216 2200 2417 232 "memory_data_out\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1702779482701 "|Processor|memory_data_out[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "memory_data_out\[9\] GND " "Pin \"memory_data_out\[9\]\" is stuck at GND" {  } { { "Processor.bdf" "" { Schematic "C:/Users/vini9/Processador-PCID/Quartus/Processor.bdf" { { 216 2200 2417 232 "memory_data_out\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1702779482701 "|Processor|memory_data_out[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "memory_data_out\[8\] GND " "Pin \"memory_data_out\[8\]\" is stuck at GND" {  } { { "Processor.bdf" "" { Schematic "C:/Users/vini9/Processador-PCID/Quartus/Processor.bdf" { { 216 2200 2417 232 "memory_data_out\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1702779482701 "|Processor|memory_data_out[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "memory_data_out\[7\] GND " "Pin \"memory_data_out\[7\]\" is stuck at GND" {  } { { "Processor.bdf" "" { Schematic "C:/Users/vini9/Processador-PCID/Quartus/Processor.bdf" { { 216 2200 2417 232 "memory_data_out\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1702779482701 "|Processor|memory_data_out[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "memory_data_out\[6\] GND " "Pin \"memory_data_out\[6\]\" is stuck at GND" {  } { { "Processor.bdf" "" { Schematic "C:/Users/vini9/Processador-PCID/Quartus/Processor.bdf" { { 216 2200 2417 232 "memory_data_out\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1702779482701 "|Processor|memory_data_out[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "memory_data_out\[5\] GND " "Pin \"memory_data_out\[5\]\" is stuck at GND" {  } { { "Processor.bdf" "" { Schematic "C:/Users/vini9/Processador-PCID/Quartus/Processor.bdf" { { 216 2200 2417 232 "memory_data_out\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1702779482701 "|Processor|memory_data_out[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "memory_data_out\[4\] GND " "Pin \"memory_data_out\[4\]\" is stuck at GND" {  } { { "Processor.bdf" "" { Schematic "C:/Users/vini9/Processador-PCID/Quartus/Processor.bdf" { { 216 2200 2417 232 "memory_data_out\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1702779482701 "|Processor|memory_data_out[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "memory_data_out\[3\] GND " "Pin \"memory_data_out\[3\]\" is stuck at GND" {  } { { "Processor.bdf" "" { Schematic "C:/Users/vini9/Processador-PCID/Quartus/Processor.bdf" { { 216 2200 2417 232 "memory_data_out\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1702779482701 "|Processor|memory_data_out[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "memory_data_out\[2\] GND " "Pin \"memory_data_out\[2\]\" is stuck at GND" {  } { { "Processor.bdf" "" { Schematic "C:/Users/vini9/Processador-PCID/Quartus/Processor.bdf" { { 216 2200 2417 232 "memory_data_out\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1702779482701 "|Processor|memory_data_out[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "memory_data_out\[1\] GND " "Pin \"memory_data_out\[1\]\" is stuck at GND" {  } { { "Processor.bdf" "" { Schematic "C:/Users/vini9/Processador-PCID/Quartus/Processor.bdf" { { 216 2200 2417 232 "memory_data_out\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1702779482701 "|Processor|memory_data_out[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "memory_data_out\[0\] GND " "Pin \"memory_data_out\[0\]\" is stuck at GND" {  } { { "Processor.bdf" "" { Schematic "C:/Users/vini9/Processador-PCID/Quartus/Processor.bdf" { { 216 2200 2417 232 "memory_data_out\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1702779482701 "|Processor|memory_data_out[0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1702779482701 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1702779482811 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "7 " "7 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1702779483403 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/vini9/Processador-PCID/Quartus/output_files/Processor.map.smsg " "Generated suppressed messages file C:/Users/vini9/Processador-PCID/Quartus/output_files/Processor.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702779483461 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1702779483592 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702779483592 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "759 " "Implemented 759 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "34 " "Implemented 34 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1702779483681 ""} { "Info" "ICUT_CUT_TM_OPINS" "34 " "Implemented 34 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1702779483681 ""} { "Info" "ICUT_CUT_TM_LCELLS" "691 " "Implemented 691 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1702779483681 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1702779483681 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 98 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 98 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4814 " "Peak virtual memory: 4814 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1702779483720 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Dec 16 23:18:03 2023 " "Processing ended: Sat Dec 16 23:18:03 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1702779483720 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1702779483720 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:13 " "Total CPU time (on all processors): 00:00:13" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1702779483720 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1702779483720 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1702779485619 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1702779485625 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Dec 16 23:18:04 2023 " "Processing started: Sat Dec 16 23:18:04 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1702779485625 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1702779485625 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off Processor -c Processor " "Command: quartus_fit --read_settings_files=off --write_settings_files=off Processor -c Processor" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1702779485625 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1702779487018 ""}
{ "Info" "0" "" "Project  = Processor" {  } {  } 0 0 "Project  = Processor" 0 0 "Fitter" 0 0 1702779487019 ""}
{ "Info" "0" "" "Revision = Processor" {  } {  } 0 0 "Revision = Processor" 0 0 "Fitter" 0 0 1702779487019 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1702779487111 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1702779487111 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "Processor EP4CE115F29C7 " "Selected device EP4CE115F29C7 for design \"Processor\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1702779487131 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1702779487209 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1702779487209 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1702779487712 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1702779487740 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29C7 " "Device EP4CE40F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1702779488301 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29I7 " "Device EP4CE40F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1702779488301 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29C7 " "Device EP4CE30F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1702779488301 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29I7 " "Device EP4CE30F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1702779488301 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29C7 " "Device EP4CE55F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1702779488301 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29I7 " "Device EP4CE55F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1702779488301 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29C7 " "Device EP4CE75F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1702779488301 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29I7 " "Device EP4CE75F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1702779488301 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F29I7 " "Device EP4CE115F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1702779488301 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1702779488301 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ F4 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location F4" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "C:/Users/vini9/Processador-PCID/Quartus/" { { 0 { 0 ""} 0 1051 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1702779488327 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/vini9/Processador-PCID/Quartus/" { { 0 { 0 ""} 0 1053 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1702779488327 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ P3 " "Pin ~ALTERA_DCLK~ is reserved at location P3" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "C:/Users/vini9/Processador-PCID/Quartus/" { { 0 { 0 ""} 0 1055 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1702779488327 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ N7 " "Pin ~ALTERA_DATA0~ is reserved at location N7" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "C:/Users/vini9/Processador-PCID/Quartus/" { { 0 { 0 ""} 0 1057 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1702779488327 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ P28 " "Pin ~ALTERA_nCEO~ is reserved at location P28" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/vini9/Processador-PCID/Quartus/" { { 0 { 0 ""} 0 1059 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1702779488327 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1702779488327 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1702779488335 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "68 68 " "No exact pin location assignment(s) for 68 pins of 68 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1702779489271 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "68 " "The Timing Analyzer is analyzing 68 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1702779489625 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Processor.sdc " "Synopsys Design Constraints File file not found: 'Processor.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1702779489627 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1702779489627 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1702779489639 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1702779489641 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1702779489643 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk~input (placed in PIN J1 (CLK1, DIFFCLK_0n)) " "Automatically promoted node clk~input (placed in PIN J1 (CLK1, DIFFCLK_0n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1702779489725 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cpu:inst\|state.GET_INST " "Destination node cpu:inst\|state.GET_INST" {  } { { "../cpu.v" "" { Text "C:/Users/vini9/Processador-PCID/cpu.v" 142 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/vini9/Processador-PCID/Quartus/" { { 0 { 0 ""} 0 280 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1702779489725 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cpu:inst\|state.DECODE " "Destination node cpu:inst\|state.DECODE" {  } { { "../cpu.v" "" { Text "C:/Users/vini9/Processador-PCID/cpu.v" 142 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/vini9/Processador-PCID/Quartus/" { { 0 { 0 ""} 0 278 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1702779489725 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cpu:inst\|state.POP_TEMP1 " "Destination node cpu:inst\|state.POP_TEMP1" {  } { { "../cpu.v" "" { Text "C:/Users/vini9/Processador-PCID/cpu.v" 142 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/vini9/Processador-PCID/Quartus/" { { 0 { 0 ""} 0 277 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1702779489725 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cpu:inst\|state.POP_TEMP2 " "Destination node cpu:inst\|state.POP_TEMP2" {  } { { "../cpu.v" "" { Text "C:/Users/vini9/Processador-PCID/cpu.v" 142 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/vini9/Processador-PCID/Quartus/" { { 0 { 0 ""} 0 276 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1702779489725 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cpu:inst\|state.GET_DATA " "Destination node cpu:inst\|state.GET_DATA" {  } { { "../cpu.v" "" { Text "C:/Users/vini9/Processador-PCID/cpu.v" 142 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/vini9/Processador-PCID/Quartus/" { { 0 { 0 ""} 0 275 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1702779489725 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cpu:inst\|state.PUSH_M " "Destination node cpu:inst\|state.PUSH_M" {  } { { "../cpu.v" "" { Text "C:/Users/vini9/Processador-PCID/cpu.v" 142 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/vini9/Processador-PCID/Quartus/" { { 0 { 0 ""} 0 274 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1702779489725 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cpu:inst\|state.ENABLE_WRITE_DATA " "Destination node cpu:inst\|state.ENABLE_WRITE_DATA" {  } { { "../cpu.v" "" { Text "C:/Users/vini9/Processador-PCID/cpu.v" 142 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/vini9/Processador-PCID/Quartus/" { { 0 { 0 ""} 0 273 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1702779489725 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cpu:inst\|state.POP_IF_EQ " "Destination node cpu:inst\|state.POP_IF_EQ" {  } { { "../cpu.v" "" { Text "C:/Users/vini9/Processador-PCID/cpu.v" 142 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/vini9/Processador-PCID/Quartus/" { { 0 { 0 ""} 0 272 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1702779489725 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cpu:inst\|state.POP_IF_GT " "Destination node cpu:inst\|state.POP_IF_GT" {  } { { "../cpu.v" "" { Text "C:/Users/vini9/Processador-PCID/cpu.v" 142 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/vini9/Processador-PCID/Quartus/" { { 0 { 0 ""} 0 270 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1702779489725 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cpu:inst\|state.CMP_IF_GT " "Destination node cpu:inst\|state.CMP_IF_GT" {  } { { "../cpu.v" "" { Text "C:/Users/vini9/Processador-PCID/cpu.v" 142 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/vini9/Processador-PCID/Quartus/" { { 0 { 0 ""} 0 269 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1702779489725 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1702779489725 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1702779489725 ""}  } { { "Processor.bdf" "" { Schematic "C:/Users/vini9/Processador-PCID/Quartus/Processor.bdf" { { 184 -448 -280 200 "clk" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/vini9/Processador-PCID/Quartus/" { { 0 { 0 ""} 0 1029 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1702779489725 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "cpu:inst\|Selector109~1  " "Automatically promoted node cpu:inst\|Selector109~1 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1702779489725 ""}  } { { "../cpu.v" "" { Text "C:/Users/vini9/Processador-PCID/cpu.v" 164 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/vini9/Processador-PCID/Quartus/" { { 0 { 0 ""} 0 888 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1702779489725 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "cpu:inst\|address_memory_data\[9\]~0  " "Automatically promoted node cpu:inst\|address_memory_data\[9\]~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1702779489725 ""}  } { { "../cpu.v" "" { Text "C:/Users/vini9/Processador-PCID/cpu.v" 164 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/vini9/Processador-PCID/Quartus/" { { 0 { 0 ""} 0 561 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1702779489725 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "cpu:inst\|Selector166~5  " "Automatically promoted node cpu:inst\|Selector166~5 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1702779489725 ""}  } { { "../cpu.v" "" { Text "C:/Users/vini9/Processador-PCID/cpu.v" 164 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/vini9/Processador-PCID/Quartus/" { { 0 { 0 ""} 0 640 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1702779489725 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "cpu:inst\|Selector75~0  " "Automatically promoted node cpu:inst\|Selector75~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1702779489725 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cpu:inst\|Selector75~1 " "Destination node cpu:inst\|Selector75~1" {  } { { "../cpu.v" "" { Text "C:/Users/vini9/Processador-PCID/cpu.v" 164 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/vini9/Processador-PCID/Quartus/" { { 0 { 0 ""} 0 948 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1702779489725 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1702779489725 ""}  } { { "../cpu.v" "" { Text "C:/Users/vini9/Processador-PCID/cpu.v" 164 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/vini9/Processador-PCID/Quartus/" { { 0 { 0 ""} 0 947 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1702779489725 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "cpu:inst\|state.000000  " "Automatically promoted node cpu:inst\|state.000000 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1702779489725 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cpu:inst\|Selector111~2 " "Destination node cpu:inst\|Selector111~2" {  } { { "../cpu.v" "" { Text "C:/Users/vini9/Processador-PCID/cpu.v" 164 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/vini9/Processador-PCID/Quartus/" { { 0 { 0 ""} 0 559 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1702779489725 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cpu:inst\|state~36 " "Destination node cpu:inst\|state~36" {  } { { "../cpu.v" "" { Text "C:/Users/vini9/Processador-PCID/cpu.v" 142 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/vini9/Processador-PCID/Quartus/" { { 0 { 0 ""} 0 562 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1702779489725 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cpu:inst\|WideOr11~1 " "Destination node cpu:inst\|WideOr11~1" {  } { { "../cpu.v" "" { Text "C:/Users/vini9/Processador-PCID/cpu.v" 164 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/vini9/Processador-PCID/Quartus/" { { 0 { 0 ""} 0 775 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1702779489725 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1702779489725 ""}  } { { "../cpu.v" "" { Text "C:/Users/vini9/Processador-PCID/cpu.v" 142 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/vini9/Processador-PCID/Quartus/" { { 0 { 0 ""} 0 281 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1702779489725 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "cpu:inst\|WideOr11  " "Automatically promoted node cpu:inst\|WideOr11 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1702779489726 ""}  } { { "../cpu.v" "" { Text "C:/Users/vini9/Processador-PCID/cpu.v" 164 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/vini9/Processador-PCID/Quartus/" { { 0 { 0 ""} 0 201 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1702779489726 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1702779490110 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1702779490111 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1702779490112 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1702779490113 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1702779490118 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1702779490122 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1702779490122 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1702779490123 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1702779490123 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1702779490124 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1702779490124 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "67 unused 2.5V 33 34 0 " "Number of I/O pins in group: 67 (unused VREF, 2.5V VCCIO, 33 input, 34 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1702779490128 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1702779490128 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1702779490128 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 5 51 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 5 total pin(s) used --  51 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1702779490129 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 63 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  63 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1702779490129 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 73 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  73 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1702779490129 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 71 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  71 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1702779490129 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 65 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  65 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1702779490129 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 57 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  57 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1702779490129 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 72 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  72 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1702779490129 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 71 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  71 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1702779490129 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1702779490129 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1702779490129 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:02 " "Fitter preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1702779490307 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1702779490323 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1702779493460 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1702779493792 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1702779493851 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1702779501869 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:08 " "Fitter placement operations ending: elapsed time is 00:00:08" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1702779501869 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1702779502296 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "11 X0_Y24 X10_Y36 " "Router estimated peak interconnect usage is 11% of the available device resources in the region that extends from location X0_Y24 to location X10_Y36" {  } { { "loc" "" { Generic "C:/Users/vini9/Processador-PCID/Quartus/" { { 1 { 0 "Router estimated peak interconnect usage is 11% of the available device resources in the region that extends from location X0_Y24 to location X10_Y36"} { { 12 { 0 ""} 0 24 11 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1702779508976 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1702779508976 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1702779513471 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1702779513471 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:06 " "Fitter routing operations ending: elapsed time is 00:00:06" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1702779513475 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 1.54 " "Total time spent on timing analysis during the Fitter is 1.54 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1702779513633 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1702779513648 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1702779513973 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1702779513974 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1702779514240 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1702779514951 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/vini9/Processador-PCID/Quartus/output_files/Processor.fit.smsg " "Generated suppressed messages file C:/Users/vini9/Processador-PCID/Quartus/output_files/Processor.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1702779515581 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 6 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5830 " "Peak virtual memory: 5830 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1702779516010 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Dec 16 23:18:36 2023 " "Processing ended: Sat Dec 16 23:18:36 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1702779516010 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:32 " "Elapsed time: 00:00:32" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1702779516010 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:19 " "Total CPU time (on all processors): 00:00:19" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1702779516010 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1702779516010 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1702779517519 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1702779517525 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Dec 16 23:18:37 2023 " "Processing started: Sat Dec 16 23:18:37 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1702779517525 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1702779517525 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off Processor -c Processor " "Command: quartus_asm --read_settings_files=off --write_settings_files=off Processor -c Processor" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1702779517525 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1702779517989 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1702779520958 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1702779521093 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4685 " "Peak virtual memory: 4685 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1702779521477 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Dec 16 23:18:41 2023 " "Processing ended: Sat Dec 16 23:18:41 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1702779521477 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1702779521477 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1702779521477 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1702779521477 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1702779522114 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1702779522956 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1702779522962 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Dec 16 23:18:42 2023 " "Processing started: Sat Dec 16 23:18:42 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1702779522962 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1702779522962 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta Processor -c Processor " "Command: quartus_sta Processor -c Processor" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1702779522962 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1702779523144 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1702779523445 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1702779523445 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1702779523509 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1702779523509 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "68 " "The Timing Analyzer is analyzing 68 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1702779523961 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Processor.sdc " "Synopsys Design Constraints File file not found: 'Processor.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1702779523993 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1702779523993 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "create_clock -period 1.000 -name clk clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1702779523998 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name cpu:inst\|state.000000 cpu:inst\|state.000000 " "create_clock -period 1.000 -name cpu:inst\|state.000000 cpu:inst\|state.000000" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1702779523998 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name instruction\[11\] instruction\[11\] " "create_clock -period 1.000 -name instruction\[11\] instruction\[11\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1702779523998 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name cpu:inst\|state.CMP_IF_EQ cpu:inst\|state.CMP_IF_EQ " "create_clock -period 1.000 -name cpu:inst\|state.CMP_IF_EQ cpu:inst\|state.CMP_IF_EQ" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1702779523998 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1702779523998 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1702779524003 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1702779524005 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1702779524006 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1702779524019 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1702779524096 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1702779524096 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -8.127 " "Worst-case setup slack is -8.127" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702779524099 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702779524099 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.127            -239.877 cpu:inst\|state.000000  " "   -8.127            -239.877 cpu:inst\|state.000000 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702779524099 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.969            -165.806 cpu:inst\|state.CMP_IF_EQ  " "   -5.969            -165.806 cpu:inst\|state.CMP_IF_EQ " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702779524099 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.785            -115.250 instruction\[11\]  " "   -5.785            -115.250 instruction\[11\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702779524099 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.460           -1129.381 clk  " "   -5.460           -1129.381 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702779524099 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1702779524099 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.339 " "Worst-case hold slack is 0.339" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702779524112 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702779524112 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.339               0.000 instruction\[11\]  " "    0.339               0.000 instruction\[11\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702779524112 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.351               0.000 cpu:inst\|state.CMP_IF_EQ  " "    0.351               0.000 cpu:inst\|state.CMP_IF_EQ " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702779524112 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.401               0.000 clk  " "    0.401               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702779524112 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.561               0.000 cpu:inst\|state.000000  " "    0.561               0.000 cpu:inst\|state.000000 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702779524112 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1702779524112 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1702779524119 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1702779524126 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702779524132 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702779524132 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -364.085 clk  " "   -3.000            -364.085 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702779524132 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -23.831 instruction\[11\]  " "   -3.000             -23.831 instruction\[11\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702779524132 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.369               0.000 cpu:inst\|state.000000  " "    0.369               0.000 cpu:inst\|state.000000 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702779524132 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.433               0.000 cpu:inst\|state.CMP_IF_EQ  " "    0.433               0.000 cpu:inst\|state.CMP_IF_EQ " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702779524132 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1702779524132 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1702779524276 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1702779524308 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1702779524701 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1702779524786 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1702779524812 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1702779524812 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -7.474 " "Worst-case setup slack is -7.474" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702779524817 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702779524817 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.474            -223.754 cpu:inst\|state.000000  " "   -7.474            -223.754 cpu:inst\|state.000000 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702779524817 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.487            -155.157 cpu:inst\|state.CMP_IF_EQ  " "   -5.487            -155.157 cpu:inst\|state.CMP_IF_EQ " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702779524817 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.332            -108.897 instruction\[11\]  " "   -5.332            -108.897 instruction\[11\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702779524817 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.847           -1000.381 clk  " "   -4.847           -1000.381 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702779524817 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1702779524817 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.304 " "Worst-case hold slack is 0.304" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702779524829 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702779524829 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.304               0.000 instruction\[11\]  " "    0.304               0.000 instruction\[11\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702779524829 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.317               0.000 cpu:inst\|state.CMP_IF_EQ  " "    0.317               0.000 cpu:inst\|state.CMP_IF_EQ " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702779524829 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.353               0.000 clk  " "    0.353               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702779524829 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.466               0.000 cpu:inst\|state.000000  " "    0.466               0.000 cpu:inst\|state.000000 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702779524829 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1702779524829 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1702779524839 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1702779524845 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702779524852 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702779524852 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -364.085 clk  " "   -3.000            -364.085 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702779524852 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -17.926 instruction\[11\]  " "   -3.000             -17.926 instruction\[11\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702779524852 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.304               0.000 cpu:inst\|state.CMP_IF_EQ  " "    0.304               0.000 cpu:inst\|state.CMP_IF_EQ " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702779524852 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.316               0.000 cpu:inst\|state.000000  " "    0.316               0.000 cpu:inst\|state.000000 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702779524852 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1702779524852 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1702779525014 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1702779525119 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1702779525127 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1702779525127 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -4.079 " "Worst-case setup slack is -4.079" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702779525136 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702779525136 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.079            -110.226 cpu:inst\|state.000000  " "   -4.079            -110.226 cpu:inst\|state.000000 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702779525136 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.940             -67.285 cpu:inst\|state.CMP_IF_EQ  " "   -2.940             -67.285 cpu:inst\|state.CMP_IF_EQ " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702779525136 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.845            -539.520 clk  " "   -2.845            -539.520 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702779525136 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.600             -44.145 instruction\[11\]  " "   -2.600             -44.145 instruction\[11\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702779525136 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1702779525136 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.023 " "Worst-case hold slack is 0.023" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702779525155 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702779525155 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.023               0.000 instruction\[11\]  " "    0.023               0.000 instruction\[11\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702779525155 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.097               0.000 cpu:inst\|state.CMP_IF_EQ  " "    0.097               0.000 cpu:inst\|state.CMP_IF_EQ " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702779525155 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.171               0.000 cpu:inst\|state.000000  " "    0.171               0.000 cpu:inst\|state.000000 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702779525155 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.180               0.000 clk  " "    0.180               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702779525155 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1702779525155 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1702779525165 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1702779525179 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702779525188 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702779525188 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -303.895 clk  " "   -3.000            -303.895 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702779525188 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -22.406 instruction\[11\]  " "   -3.000             -22.406 instruction\[11\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702779525188 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.098               0.000 cpu:inst\|state.000000  " "    0.098               0.000 cpu:inst\|state.000000 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702779525188 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.236               0.000 cpu:inst\|state.CMP_IF_EQ  " "    0.236               0.000 cpu:inst\|state.CMP_IF_EQ " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702779525188 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1702779525188 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1702779525855 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1702779525857 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 6 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4874 " "Peak virtual memory: 4874 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1702779526003 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Dec 16 23:18:46 2023 " "Processing ended: Sat Dec 16 23:18:46 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1702779526003 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1702779526003 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1702779526003 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1702779526003 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 111 s " "Quartus Prime Full Compilation was successful. 0 errors, 111 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1702779526772 ""}
