evCE_S.val
 * @brief .
 * @author zpfeng(file creator)
 * @date 2019/07/18
 * @copyright (c) Copyright 2013~2019 - PANGO MICROSYSTEMS, INC.
 * ALL RIGHTS RESERVED.
 *
 * THE SOURCE CODE CONTAINED HEREIN IS PROPRIETARY TO PANGO MICROSYSTEMS, INC.
 * IT SHALL NOT BE REPRODUCED OR DISCLOSED IN WHOLE OR IN PART OR USED BY PARTIES
 * WITHOUT WRITTEN AUTHORIZATION FROM THE OWNER.
 */


gate
device devCE_S : device CLMS
{

    parameter
    (
        config bit CP_INITC[63:0] = 64'hFFFFFFFFFFFFFFFF,
        config string CP_MODEC = "LUT6",

        config string CP_RAM_LUTC_DIH = "LI",
        config string CP_RAM_LUTC_DIL = "LI",
        config string CP_MASK_LUT6C = "FALSE",
        config string CP_GRS_EN = "TRUE",
        config string CP_LATCH_EN = "FALSE",
        config string CP_RAM_MODE = "LRAM",
        config string CP_RAM32_EN = "TRUE"
    );
    port
    (
        output Y2,
        logic  input   FGC_CIN
    );
}; // end of device devCE_S


structure netlist of devCE_S
{



    wire  ntL6C     ;





    wire  ntCIN     ;


    Y2          <= ntL6C   ;


    ntCIN       <= FGC_CIN     ;





       device LUT6S FYC
       parameter map
       (
             CP_INIT         => CP_INITC       ,
             CP_MODE         => CP_MODEC       ,
             CP_MASK_LUT6    => CP_MASK_LUT6C  ,
             CP_RAM_LUT_DIL  => CP_RAM_LUTC_DIL,
             CP_RAM_LUT_DIH  => CP_RAM_LUTC_DIH,
             CP_M1_SEL       => 1'b0,
             CP_M2_SEL       => 1'b1,
             CP_RAM32_EN     => CP_RAM32_EN    ,
             CP_RAM_MODE     => CP_RAM_MODE
       )
       port map
       (


             CIN     => ntCIN                                ,


             L6      => ntL6C

       );
}; // end of structure netlist of devCE_S
