// Seed: 2330270570
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  input wire id_7;
  input wire id_6;
  output wire id_5;
  output wire id_4;
  inout wire id_3;
  input wire id_2;
  input wire id_1;
endmodule
module module_1 (
    output wor id_0,
    output wor id_1
);
  wire id_3;
  reg  id_4;
  always begin : LABEL_0
    id_4 <= id_4;
  end
  uwire id_5;
  wire  id_6;
  module_0 modCall_1 (
      id_3,
      id_6,
      id_3,
      id_6,
      id_3,
      id_3,
      id_5
  );
  wire id_7;
  wire id_8;
  assign id_5 = 1'b0;
  assign id_6 = !id_7;
  buf primCall (id_1, id_3);
endmodule
