# Workshop_on_VLSI_Design_using_Verilog_HDL