

================================================================
== Vitis HLS Report for 'conv_fprop1_Pipeline_VITIS_LOOP_57_3_VITIS_LOOP_59_4'
================================================================
* Date:           Fri Mar 14 16:54:52 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        prj
* Solution:       conv_fprop1_sol (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu19p-fsvb3824-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.30 ns|  2.983 ns|     0.89 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
    |   min   |   max   |    min   |    max   | min | max |                      Type                      |
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |        ?|        ?|         ?|         ?|    0|    0|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |             Loop Name             |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_57_3_VITIS_LOOP_59_4  |        ?|        ?|        24|          7|          1|     ?|       yes|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     2|        -|        -|    -|
|Expression           |        -|     -|        0|      396|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     8|      388|      127|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        0|      142|    -|
|Register             |        -|     -|      590|       32|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|    10|      978|      697|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1080|   960|  2042880|  1021440|   80|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     1|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4320|  3840|  8171520|  4085760|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|    ~0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +----------------------------------+-------------------------------+---------+----+-----+-----+-----+
    |             Instance             |             Module            | BRAM_18K| DSP|  FF | LUT | URAM|
    +----------------------------------+-------------------------------+---------+----+-----+-----+-----+
    |dmul_64ns_64ns_64_8_max_dsp_1_U4  |dmul_64ns_64ns_64_8_max_dsp_1  |        0|   8|  388|  127|    0|
    +----------------------------------+-------------------------------+---------+----+-----+-----+-----+
    |Total                             |                               |        0|   8|  388|  127|    0|
    +----------------------------------+-------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    +--------------------------------------------+-----------------------------------------+---------------------+
    |                  Instance                  |                  Module                 |      Expression     |
    +--------------------------------------------+-----------------------------------------+---------------------+
    |ama_addmuladd_17ns_17ns_17s_17ns_17_4_1_U5  |ama_addmuladd_17ns_17ns_17s_17ns_17_4_1  |  i0 + (i1 + i2) * i3|
    |mac_muladd_16s_16s_16ns_16_4_1_U6           |mac_muladd_16s_16s_16ns_16_4_1           |         i0 + i1 * i2|
    +--------------------------------------------+-----------------------------------------+---------------------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+----+---+----+------------+------------+
    |      Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+----+---+----+------------+------------+
    |add_ln57_1_fu_207_p2     |         +|   0|  0|  69|          62|           1|
    |add_ln57_fu_216_p2       |         +|   0|  0|  38|          31|           1|
    |add_ln59_fu_267_p2       |         +|   0|  0|  38|          31|           1|
    |add_ln61_2_fu_262_p2     |         +|   0|  0|  24|          17|          17|
    |add_ln61_3_fu_278_p2     |         +|   0|  0|  24|          17|          17|
    |add_ln61_4_fu_286_p2     |         +|   0|  0|  23|          16|          16|
    |ap_condition_223         |       and|   0|  0|   2|           1|           1|
    |ap_condition_509         |       and|   0|  0|   2|           1|           1|
    |ap_condition_513         |       and|   0|  0|   2|           1|           1|
    |ap_condition_518         |       and|   0|  0|   2|           1|           1|
    |icmp_ln57_fu_202_p2      |      icmp|   0|  0|  69|          62|          62|
    |icmp_ln59_fu_197_p2      |      icmp|   0|  0|  39|          32|          32|
    |select_ln57_1_fu_222_p3  |    select|   0|  0|  31|           1|          31|
    |select_ln57_fu_248_p3    |    select|   0|  0|  31|           1|          31|
    |ap_enable_pp0            |       xor|   0|  0|   2|           1|           2|
    +-------------------------+----------+----+---+----+------------+------------+
    |Total                    |          |   0|  0| 396|         275|         215|
    +-------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------+----+-----------+-----+-----------+
    |               Name               | LUT| Input Size| Bits| Total Bits|
    +----------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                         |  43|          8|    1|          8|
    |ap_done_int                       |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter3           |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter1_reg  |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter2_reg  |   9|          2|    1|          2|
    |ap_sig_allocacmp_sum_load         |   9|          2|   64|        128|
    |indvar_flatten_fu_74              |   9|          2|   62|        124|
    |m_fu_66                           |   9|          2|   31|         62|
    |n_fu_70                           |   9|          2|   31|         62|
    |sum_fu_62                         |   9|          2|   64|        128|
    +----------------------------------+----+-----------+-----+-----------+
    |Total                             | 142|         30|  259|        524|
    +----------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |add_ln61_2_reg_426                |  17|   0|   17|          0|
    |add_ln61_3_reg_431                |  17|   0|   17|          0|
    |add_ln61_4_reg_441                |  16|   0|   16|          0|
    |ap_CS_fsm                         |   7|   0|    7|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg  |   1|   0|    1|          0|
    |c1_conv_layer2_W_load_reg_456     |  64|   0|   64|          0|
    |icmp_ln57_reg_407                 |   1|   0|    1|          0|
    |icmp_ln59_reg_402                 |   1|   0|    1|          0|
    |indvar_flatten_fu_74              |  62|   0|   62|          0|
    |input_layer2_data_load_reg_446    |  64|   0|   64|          0|
    |m_1_reg_397                       |  31|   0|   31|          0|
    |m_fu_66                           |  31|   0|   31|          0|
    |mul19_i_reg_471                   |  64|   0|   64|          0|
    |n_fu_70                           |  31|   0|   31|          0|
    |sum_fu_62                         |  64|   0|   64|          0|
    |trunc_ln57_1_reg_416              |  17|   0|   17|          0|
    |trunc_ln57_reg_411                |  16|   0|   16|          0|
    |trunc_ln59_reg_421                |  16|   0|   16|          0|
    |icmp_ln57_reg_407                 |  64|  32|    1|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 590|  32|  527|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------------+-----+-----+------------+------------------------------------------------------+--------------+
|           RTL Ports          | Dir | Bits|  Protocol  |                     Source Object                    |    C Type    |
+------------------------------+-----+-----+------------+------------------------------------------------------+--------------+
|ap_clk                        |   in|    1|  ap_ctrl_hs|  conv_fprop1_Pipeline_VITIS_LOOP_57_3_VITIS_LOOP_59_4|  return value|
|ap_rst                        |   in|    1|  ap_ctrl_hs|  conv_fprop1_Pipeline_VITIS_LOOP_57_3_VITIS_LOOP_59_4|  return value|
|ap_start                      |   in|    1|  ap_ctrl_hs|  conv_fprop1_Pipeline_VITIS_LOOP_57_3_VITIS_LOOP_59_4|  return value|
|ap_done                       |  out|    1|  ap_ctrl_hs|  conv_fprop1_Pipeline_VITIS_LOOP_57_3_VITIS_LOOP_59_4|  return value|
|ap_idle                       |  out|    1|  ap_ctrl_hs|  conv_fprop1_Pipeline_VITIS_LOOP_57_3_VITIS_LOOP_59_4|  return value|
|ap_ready                      |  out|    1|  ap_ctrl_hs|  conv_fprop1_Pipeline_VITIS_LOOP_57_3_VITIS_LOOP_59_4|  return value|
|ap_ce                         |   in|    1|  ap_ctrl_hs|  conv_fprop1_Pipeline_VITIS_LOOP_57_3_VITIS_LOOP_59_4|  return value|
|grp_fu_269_p_din0             |  out|   64|  ap_ctrl_hs|  conv_fprop1_Pipeline_VITIS_LOOP_57_3_VITIS_LOOP_59_4|  return value|
|grp_fu_269_p_din1             |  out|   64|  ap_ctrl_hs|  conv_fprop1_Pipeline_VITIS_LOOP_57_3_VITIS_LOOP_59_4|  return value|
|grp_fu_269_p_opcode           |  out|    1|  ap_ctrl_hs|  conv_fprop1_Pipeline_VITIS_LOOP_57_3_VITIS_LOOP_59_4|  return value|
|grp_fu_269_p_dout0            |   in|   64|  ap_ctrl_hs|  conv_fprop1_Pipeline_VITIS_LOOP_57_3_VITIS_LOOP_59_4|  return value|
|grp_fu_269_p_ce               |  out|    1|  ap_ctrl_hs|  conv_fprop1_Pipeline_VITIS_LOOP_57_3_VITIS_LOOP_59_4|  return value|
|c1_conv_layer1_kernel_w_load  |   in|   32|     ap_none|                          c1_conv_layer1_kernel_w_load|        scalar|
|mul_ln105                     |   in|   62|     ap_none|                                             mul_ln105|        scalar|
|empty_11                      |   in|   17|     ap_none|                                              empty_11|        scalar|
|empty_12                      |   in|   17|     ap_none|                                              empty_12|        scalar|
|empty_13                      |   in|   16|     ap_none|                                              empty_13|        scalar|
|empty                         |   in|   17|     ap_none|                                                 empty|        scalar|
|zext_ln61_2                   |   in|   17|     ap_none|                                           zext_ln61_2|        scalar|
|input_layer2_data_address0    |  out|   17|   ap_memory|                                     input_layer2_data|         array|
|input_layer2_data_ce0         |  out|    1|   ap_memory|                                     input_layer2_data|         array|
|input_layer2_data_q0          |   in|   64|   ap_memory|                                     input_layer2_data|         array|
|mul_ln61                      |   in|   16|     ap_none|                                              mul_ln61|        scalar|
|c1_conv_layer2_W_address0     |  out|   16|   ap_memory|                                      c1_conv_layer2_W|         array|
|c1_conv_layer2_W_ce0          |  out|    1|   ap_memory|                                      c1_conv_layer2_W|         array|
|c1_conv_layer2_W_q0           |   in|   64|   ap_memory|                                      c1_conv_layer2_W|         array|
|sum_out                       |  out|   64|      ap_vld|                                               sum_out|       pointer|
|sum_out_ap_vld                |  out|    1|      ap_vld|                                               sum_out|       pointer|
+------------------------------+-----+-----+------------+------------------------------------------------------+--------------+

