// Seed: 1449751295
module module_0;
endmodule
module module_1 (
    output uwire id_0,
    input supply1 id_1,
    output tri1 id_2,
    input uwire id_3,
    output uwire id_4,
    input wire id_5,
    input tri0 id_6,
    input supply0 id_7,
    input supply0 id_8,
    input tri0 id_9,
    input uwire id_10,
    input wor id_11,
    output wor id_12,
    inout tri1 id_13
);
  assign id_0 = id_11;
  module_0 modCall_1 ();
endmodule
module module_2 #(
    parameter id_1 = 32'd25
) (
    input tri0 id_0,
    input wand _id_1
);
  logic [-1 'h0 : 1 'h0] id_3;
  ;
  logic [7:0] id_4, id_5, id_6, id_7, id_8, id_9, id_10;
  logic [1 : id_1] id_11;
  ;
  assign id_9 = id_10;
  module_0 modCall_1 ();
  uwire id_12;
  assign id_10[id_1] = 1;
  assign id_12 = 1;
endmodule
