<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="pcfg.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_LSO" xil_pn:name=".lso"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="TOP_8254.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="TOP_8254.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="TOP_8254.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="TW_8254_CNT_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="TW_8254_CNT_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="TW_8254_CNT_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="TW_8254_CNT_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="address_decoder_test_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="address_decoder_test_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="address_decoder_test_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="address_decoder_test_stx_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="controller_ad_test_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="controller_ad_test_stx_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="counter_test_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="counter_test_stx_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="fdce_test_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="fdce_test_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="ipcore_dir/coregen.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="memory_block_test_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="memory_block_test_stx_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="tb181111_01forTOP_8254_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="tb181111_01forTOP_8254_stx_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1541944078" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1541944078">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
<<<<<<< HEAD
<<<<<<< HEAD
    <transform xil_pn:end_ts="1542179930" xil_pn:in_ck="-6356816073958350523" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1542179930">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="controller_ad.vhd"/>
      <outfile xil_pn:name="controller_ad_test.vhd"/>
      <outfile xil_pn:name="controller_pc.vhd"/>
=======
    <transform xil_pn:end_ts="1542204356" xil_pn:in_ck="-770439541637670551" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1542204356">
=======
    <transform xil_pn:end_ts="1542195065" xil_pn:in_ck="262395640466687124" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1542195065">
>>>>>>> parent of dfa3576... finished top module - no simulation performed yet.
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="address_decoder.vhd"/>
      <outfile xil_pn:name="address_decoder_test.vhd"/>
      <outfile xil_pn:name="controller_ad.vhd"/>
      <outfile xil_pn:name="controller_ad_test.vhd"/>
>>>>>>> dfa3576e34fde7fbf602852b7ac6f12b5acb792c
      <outfile xil_pn:name="counter_test.vhd"/>
      <outfile xil_pn:name="fdce.vhd"/>
      <outfile xil_pn:name="fdce_test.vhd"/>
      <outfile xil_pn:name="memory_block_test.vhd"/>
      <outfile xil_pn:name="pcfg_top.vhd"/>
      <outfile xil_pn:name="tb181111_01forTOP_8254.vhd"/>
      <outfile xil_pn:name="tb_pcfg.vhd"/>
      <outfile xil_pn:name="top_8254.vhd"/>
      <outfile xil_pn:name="tw_8254_cnt.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1542184604" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="-769228896732450448" xil_pn:start_ts="1542184604">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1542184604" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="149350859218960424" xil_pn:start_ts="1542184604">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1542003758" xil_pn:in_ck="7943077992175366097" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="5637516411374166078" xil_pn:start_ts="1542003758">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="ipcore_dir/counter.ngc"/>
      <outfile xil_pn:name="ipcore_dir/counter.vhd"/>
      <outfile xil_pn:name="ipcore_dir/memory_block.ngc"/>
      <outfile xil_pn:name="ipcore_dir/memory_block.vhd"/>
    </transform>
<<<<<<< HEAD
<<<<<<< HEAD
    <transform xil_pn:end_ts="1542179930" xil_pn:in_ck="-6356816073958350523" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1542179930">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="controller_ad.vhd"/>
      <outfile xil_pn:name="controller_ad_test.vhd"/>
      <outfile xil_pn:name="controller_pc.vhd"/>
=======
    <transform xil_pn:end_ts="1542204295" xil_pn:in_ck="-48571831550319128" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1542204295">
=======
    <transform xil_pn:end_ts="1542195065" xil_pn:in_ck="262395640466687124" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1542195065">
>>>>>>> parent of dfa3576... finished top module - no simulation performed yet.
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="address_decoder.vhd"/>
      <outfile xil_pn:name="address_decoder_test.vhd"/>
      <outfile xil_pn:name="controller_ad.vhd"/>
      <outfile xil_pn:name="controller_ad_test.vhd"/>
>>>>>>> dfa3576e34fde7fbf602852b7ac6f12b5acb792c
      <outfile xil_pn:name="counter_test.vhd"/>
      <outfile xil_pn:name="fdce.vhd"/>
      <outfile xil_pn:name="fdce_test.vhd"/>
      <outfile xil_pn:name="memory_block_test.vhd"/>
      <outfile xil_pn:name="pcfg_top.vhd"/>
      <outfile xil_pn:name="tb181111_01forTOP_8254.vhd"/>
      <outfile xil_pn:name="tb_pcfg.vhd"/>
      <outfile xil_pn:name="top_8254.vhd"/>
      <outfile xil_pn:name="tw_8254_cnt.vhd"/>
    </transform>
<<<<<<< HEAD
<<<<<<< HEAD
    <transform xil_pn:end_ts="1542179936" xil_pn:in_ck="7515990793892684102" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="-681664286844129299" xil_pn:start_ts="1542179930">
=======
    <transform xil_pn:end_ts="1542204298" xil_pn:in_ck="7756711404770478378" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="-870092407038511961" xil_pn:start_ts="1542204295">
>>>>>>> dfa3576e34fde7fbf602852b7ac6f12b5acb792c
=======
    <transform xil_pn:end_ts="1542195067" xil_pn:in_ck="128020195598198901" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="7262725355315795005" xil_pn:start_ts="1542195065">
>>>>>>> parent of dfa3576... finished top module - no simulation performed yet.
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="address_decoder_test_beh.prj"/>
      <outfile xil_pn:name="address_decoder_test_isim_beh.exe"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
<<<<<<< HEAD
<<<<<<< HEAD
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="memory_block_test_beh.prj"/>
      <outfile xil_pn:name="memory_block_test_isim_beh.exe"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1542179937" xil_pn:in_ck="-2689101904314175439" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="-3772415878404300806" xil_pn:start_ts="1542179936">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
=======
      <outfile xil_pn:name="tb181111_01forTOP_8254_beh.prj"/>
      <outfile xil_pn:name="tb181111_01forTOP_8254_isim_beh.exe"/>
=======
      <outfile xil_pn:name="isim.log"/>
>>>>>>> parent of dfa3576... finished top module - no simulation performed yet.
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1542195067" xil_pn:in_ck="-8509632983858378484" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="8858930997094130410" xil_pn:start_ts="1542195067">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
<<<<<<< HEAD
>>>>>>> dfa3576e34fde7fbf602852b7ac6f12b5acb792c
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
=======
      <outfile xil_pn:name="address_decoder_test_isim_beh.wdb"/>
>>>>>>> parent of dfa3576... finished top module - no simulation performed yet.
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
    </transform>
    <transform xil_pn:name="TRAN_SubProjectAbstractToPreProxy">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
  </transforms>

</generated_project>
