[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 10000000
Simulation Instructions: 40000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
Heartbeat CPU 0 instructions: 10000003 cycles: 2847915 heartbeat IPC: 3.511 cumulative IPC: 3.511 (Simulation time: 00 hr 00 min 45 sec)
Warmup finished CPU 0 instructions: 10000003 cycles: 2847915 cumulative IPC: 3.511 (Simulation time: 00 hr 00 min 45 sec)
Warmup complete CPU 0 instructions: 10000003 cycles: 2847915 cumulative IPC: 3.511 (Simulation time: 00 hr 00 min 45 sec)
Heartbeat CPU 0 instructions: 20000003 cycles: 11348490 heartbeat IPC: 1.176 cumulative IPC: 1.176 (Simulation time: 00 hr 01 min 59 sec)
Heartbeat CPU 0 instructions: 30000005 cycles: 18443295 heartbeat IPC: 1.409 cumulative IPC: 1.282 (Simulation time: 00 hr 02 min 56 sec)
Heartbeat CPU 0 instructions: 40000005 cycles: 26273718 heartbeat IPC: 1.277 cumulative IPC: 1.281 (Simulation time: 00 hr 03 min 59 sec)
Simulation finished CPU 0 instructions: 40000000 cycles: 30849369 cumulative IPC: 1.297 (Simulation time: 00 hr 05 min 01 sec)
Simulation complete CPU 0 instructions: 40000000 cycles: 30849369 cumulative IPC: 1.297 (Simulation time: 00 hr 05 min 01 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs perlbench_53B.trace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 1.297 instructions: 40000000 cycles: 30849369
CPU 0 Branch Prediction Accuracy: 95.58% MPKI: 9.99 Average ROB Occupancy at Mispredict: 48.09
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.1511
BRANCH_INDIRECT: 0.7227
BRANCH_CONDITIONAL: 8.117
BRANCH_DIRECT_CALL: 0.0047
BRANCH_INDIRECT_CALL: 0.9015
BRANCH_RETURN: 0.09323

cpu0->cpu0_STLB TOTAL        ACCESS:     197811 HIT:     194202 MISS:       3609 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:     197811 HIT:     194202 MISS:       3609 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 148.2 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:     568441 HIT:     460709 MISS:     107732 MSHR_MERGE:          0
cpu0->cpu0_L2C LOAD         ACCESS:     430548 HIT:     343536 MISS:      87012 MSHR_MERGE:          0
cpu0->cpu0_L2C RFO          ACCESS:      35378 HIT:      21714 MISS:      13664 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L2C WRITE        ACCESS:      95437 HIT:      95194 MISS:        243 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:       7078 HIT:        265 MISS:       6813 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 26.19 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:    3336044 HIT:    3064806 MISS:     271238 MSHR_MERGE:      71545
cpu0->cpu0_L1I LOAD         ACCESS:    3336044 HIT:    3064806 MISS:     271238 MSHR_MERGE:      71545
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 8.42 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   13241994 HIT:   12823050 MISS:     418944 MSHR_MERGE:     145627
cpu0->cpu0_L1D LOAD         ACCESS:    7349254 HIT:    7051413 MISS:     297841 MSHR_MERGE:      66985
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D WRITE        ACCESS:    5885000 HIT:    5770990 MISS:     114010 MSHR_MERGE:      78627
cpu0->cpu0_L1D TRANSLATION  ACCESS:       7740 HIT:        647 MISS:       7093 MSHR_MERGE:         15
cpu0->cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 17.8 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:    2948319 HIT:    2903453 MISS:      44866 MSHR_MERGE:      28993
cpu0->cpu0_ITLB LOAD         ACCESS:    2948319 HIT:    2903453 MISS:      44866 MSHR_MERGE:      28993
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 6.342 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   12511050 HIT:   12269017 MISS:     242033 MSHR_MERGE:      60095
cpu0->cpu0_DTLB LOAD         ACCESS:   12511050 HIT:   12269017 MISS:     242033 MSHR_MERGE:      60095
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 7.844 cycles
cpu0->LLC TOTAL        ACCESS:     136035 HIT:     128701 MISS:       7334 MSHR_MERGE:          0
cpu0->LLC LOAD         ACCESS:      87012 HIT:      83841 MISS:       3171 MSHR_MERGE:          0
cpu0->LLC RFO          ACCESS:      13664 HIT:      10952 MISS:       2712 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->LLC WRITE        ACCESS:      28546 HIT:      28440 MISS:        106 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:       6813 HIT:       5468 MISS:       1345 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 163.8 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:        506
  ROW_BUFFER_MISS:       6722
  AVG DBUS CONGESTED CYCLE: 5.063
Channel 0 WQ ROW_BUFFER_HIT:          7
  ROW_BUFFER_MISS:        130
  FULL:          0
Channel 0 REFRESHES ISSUED:       2571
