
SampleApp.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001bc  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000a364  080001c0  080001c0  000101c0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000388  0800a524  0800a524  0001a524  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800a8ac  0800a8ac  00020088  2**0
                  CONTENTS
  4 .ARM          00000008  0800a8ac  0800a8ac  0001a8ac  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800a8b4  0800a8b4  00020088  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800a8b4  0800a8b4  0001a8b4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800a8b8  0800a8b8  0001a8b8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000088  20000000  0800a8bc  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000087c  20000088  0800a944  00020088  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000904  0800a944  00020904  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020088  2**0
                  CONTENTS, READONLY
 12 .debug_info   00031ebf  00000000  00000000  000200b8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00004eff  00000000  00000000  00051f77  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001e28  00000000  00000000  00056e78  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00001c78  00000000  00000000  00058ca0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00033393  00000000  00000000  0005a918  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00023e81  00000000  00000000  0008dcab  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00128437  00000000  00000000  000b1b2c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  001d9f63  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00008780  00000000  00000000  001d9fb8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001c0 <__do_global_dtors_aux>:
 80001c0:	b510      	push	{r4, lr}
 80001c2:	4c05      	ldr	r4, [pc, #20]	; (80001d8 <__do_global_dtors_aux+0x18>)
 80001c4:	7823      	ldrb	r3, [r4, #0]
 80001c6:	b933      	cbnz	r3, 80001d6 <__do_global_dtors_aux+0x16>
 80001c8:	4b04      	ldr	r3, [pc, #16]	; (80001dc <__do_global_dtors_aux+0x1c>)
 80001ca:	b113      	cbz	r3, 80001d2 <__do_global_dtors_aux+0x12>
 80001cc:	4804      	ldr	r0, [pc, #16]	; (80001e0 <__do_global_dtors_aux+0x20>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	2301      	movs	r3, #1
 80001d4:	7023      	strb	r3, [r4, #0]
 80001d6:	bd10      	pop	{r4, pc}
 80001d8:	20000088 	.word	0x20000088
 80001dc:	00000000 	.word	0x00000000
 80001e0:	0800a50c 	.word	0x0800a50c

080001e4 <frame_dummy>:
 80001e4:	b508      	push	{r3, lr}
 80001e6:	4b03      	ldr	r3, [pc, #12]	; (80001f4 <frame_dummy+0x10>)
 80001e8:	b11b      	cbz	r3, 80001f2 <frame_dummy+0xe>
 80001ea:	4903      	ldr	r1, [pc, #12]	; (80001f8 <frame_dummy+0x14>)
 80001ec:	4803      	ldr	r0, [pc, #12]	; (80001fc <frame_dummy+0x18>)
 80001ee:	f3af 8000 	nop.w
 80001f2:	bd08      	pop	{r3, pc}
 80001f4:	00000000 	.word	0x00000000
 80001f8:	2000008c 	.word	0x2000008c
 80001fc:	0800a50c 	.word	0x0800a50c

08000200 <memchr>:
 8000200:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000204:	2a10      	cmp	r2, #16
 8000206:	db2b      	blt.n	8000260 <memchr+0x60>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	d008      	beq.n	8000220 <memchr+0x20>
 800020e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000212:	3a01      	subs	r2, #1
 8000214:	428b      	cmp	r3, r1
 8000216:	d02d      	beq.n	8000274 <memchr+0x74>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	b342      	cbz	r2, 8000270 <memchr+0x70>
 800021e:	d1f6      	bne.n	800020e <memchr+0xe>
 8000220:	b4f0      	push	{r4, r5, r6, r7}
 8000222:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000226:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800022a:	f022 0407 	bic.w	r4, r2, #7
 800022e:	f07f 0700 	mvns.w	r7, #0
 8000232:	2300      	movs	r3, #0
 8000234:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000238:	3c08      	subs	r4, #8
 800023a:	ea85 0501 	eor.w	r5, r5, r1
 800023e:	ea86 0601 	eor.w	r6, r6, r1
 8000242:	fa85 f547 	uadd8	r5, r5, r7
 8000246:	faa3 f587 	sel	r5, r3, r7
 800024a:	fa86 f647 	uadd8	r6, r6, r7
 800024e:	faa5 f687 	sel	r6, r5, r7
 8000252:	b98e      	cbnz	r6, 8000278 <memchr+0x78>
 8000254:	d1ee      	bne.n	8000234 <memchr+0x34>
 8000256:	bcf0      	pop	{r4, r5, r6, r7}
 8000258:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800025c:	f002 0207 	and.w	r2, r2, #7
 8000260:	b132      	cbz	r2, 8000270 <memchr+0x70>
 8000262:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000266:	3a01      	subs	r2, #1
 8000268:	ea83 0301 	eor.w	r3, r3, r1
 800026c:	b113      	cbz	r3, 8000274 <memchr+0x74>
 800026e:	d1f8      	bne.n	8000262 <memchr+0x62>
 8000270:	2000      	movs	r0, #0
 8000272:	4770      	bx	lr
 8000274:	3801      	subs	r0, #1
 8000276:	4770      	bx	lr
 8000278:	2d00      	cmp	r5, #0
 800027a:	bf06      	itte	eq
 800027c:	4635      	moveq	r5, r6
 800027e:	3803      	subeq	r0, #3
 8000280:	3807      	subne	r0, #7
 8000282:	f015 0f01 	tst.w	r5, #1
 8000286:	d107      	bne.n	8000298 <memchr+0x98>
 8000288:	3001      	adds	r0, #1
 800028a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800028e:	bf02      	ittt	eq
 8000290:	3001      	addeq	r0, #1
 8000292:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000296:	3001      	addeq	r0, #1
 8000298:	bcf0      	pop	{r4, r5, r6, r7}
 800029a:	3801      	subs	r0, #1
 800029c:	4770      	bx	lr
 800029e:	bf00      	nop

080002a0 <__aeabi_uldivmod>:
 80002a0:	b953      	cbnz	r3, 80002b8 <__aeabi_uldivmod+0x18>
 80002a2:	b94a      	cbnz	r2, 80002b8 <__aeabi_uldivmod+0x18>
 80002a4:	2900      	cmp	r1, #0
 80002a6:	bf08      	it	eq
 80002a8:	2800      	cmpeq	r0, #0
 80002aa:	bf1c      	itt	ne
 80002ac:	f04f 31ff 	movne.w	r1, #4294967295
 80002b0:	f04f 30ff 	movne.w	r0, #4294967295
 80002b4:	f000 b96e 	b.w	8000594 <__aeabi_idiv0>
 80002b8:	f1ad 0c08 	sub.w	ip, sp, #8
 80002bc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002c0:	f000 f806 	bl	80002d0 <__udivmoddi4>
 80002c4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002c8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002cc:	b004      	add	sp, #16
 80002ce:	4770      	bx	lr

080002d0 <__udivmoddi4>:
 80002d0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002d4:	9d08      	ldr	r5, [sp, #32]
 80002d6:	4604      	mov	r4, r0
 80002d8:	468c      	mov	ip, r1
 80002da:	2b00      	cmp	r3, #0
 80002dc:	f040 8083 	bne.w	80003e6 <__udivmoddi4+0x116>
 80002e0:	428a      	cmp	r2, r1
 80002e2:	4617      	mov	r7, r2
 80002e4:	d947      	bls.n	8000376 <__udivmoddi4+0xa6>
 80002e6:	fab2 f282 	clz	r2, r2
 80002ea:	b142      	cbz	r2, 80002fe <__udivmoddi4+0x2e>
 80002ec:	f1c2 0020 	rsb	r0, r2, #32
 80002f0:	fa24 f000 	lsr.w	r0, r4, r0
 80002f4:	4091      	lsls	r1, r2
 80002f6:	4097      	lsls	r7, r2
 80002f8:	ea40 0c01 	orr.w	ip, r0, r1
 80002fc:	4094      	lsls	r4, r2
 80002fe:	ea4f 4817 	mov.w	r8, r7, lsr #16
 8000302:	0c23      	lsrs	r3, r4, #16
 8000304:	fbbc f6f8 	udiv	r6, ip, r8
 8000308:	fa1f fe87 	uxth.w	lr, r7
 800030c:	fb08 c116 	mls	r1, r8, r6, ip
 8000310:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000314:	fb06 f10e 	mul.w	r1, r6, lr
 8000318:	4299      	cmp	r1, r3
 800031a:	d909      	bls.n	8000330 <__udivmoddi4+0x60>
 800031c:	18fb      	adds	r3, r7, r3
 800031e:	f106 30ff 	add.w	r0, r6, #4294967295
 8000322:	f080 8119 	bcs.w	8000558 <__udivmoddi4+0x288>
 8000326:	4299      	cmp	r1, r3
 8000328:	f240 8116 	bls.w	8000558 <__udivmoddi4+0x288>
 800032c:	3e02      	subs	r6, #2
 800032e:	443b      	add	r3, r7
 8000330:	1a5b      	subs	r3, r3, r1
 8000332:	b2a4      	uxth	r4, r4
 8000334:	fbb3 f0f8 	udiv	r0, r3, r8
 8000338:	fb08 3310 	mls	r3, r8, r0, r3
 800033c:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000340:	fb00 fe0e 	mul.w	lr, r0, lr
 8000344:	45a6      	cmp	lr, r4
 8000346:	d909      	bls.n	800035c <__udivmoddi4+0x8c>
 8000348:	193c      	adds	r4, r7, r4
 800034a:	f100 33ff 	add.w	r3, r0, #4294967295
 800034e:	f080 8105 	bcs.w	800055c <__udivmoddi4+0x28c>
 8000352:	45a6      	cmp	lr, r4
 8000354:	f240 8102 	bls.w	800055c <__udivmoddi4+0x28c>
 8000358:	3802      	subs	r0, #2
 800035a:	443c      	add	r4, r7
 800035c:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000360:	eba4 040e 	sub.w	r4, r4, lr
 8000364:	2600      	movs	r6, #0
 8000366:	b11d      	cbz	r5, 8000370 <__udivmoddi4+0xa0>
 8000368:	40d4      	lsrs	r4, r2
 800036a:	2300      	movs	r3, #0
 800036c:	e9c5 4300 	strd	r4, r3, [r5]
 8000370:	4631      	mov	r1, r6
 8000372:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000376:	b902      	cbnz	r2, 800037a <__udivmoddi4+0xaa>
 8000378:	deff      	udf	#255	; 0xff
 800037a:	fab2 f282 	clz	r2, r2
 800037e:	2a00      	cmp	r2, #0
 8000380:	d150      	bne.n	8000424 <__udivmoddi4+0x154>
 8000382:	1bcb      	subs	r3, r1, r7
 8000384:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000388:	fa1f f887 	uxth.w	r8, r7
 800038c:	2601      	movs	r6, #1
 800038e:	fbb3 fcfe 	udiv	ip, r3, lr
 8000392:	0c21      	lsrs	r1, r4, #16
 8000394:	fb0e 331c 	mls	r3, lr, ip, r3
 8000398:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800039c:	fb08 f30c 	mul.w	r3, r8, ip
 80003a0:	428b      	cmp	r3, r1
 80003a2:	d907      	bls.n	80003b4 <__udivmoddi4+0xe4>
 80003a4:	1879      	adds	r1, r7, r1
 80003a6:	f10c 30ff 	add.w	r0, ip, #4294967295
 80003aa:	d202      	bcs.n	80003b2 <__udivmoddi4+0xe2>
 80003ac:	428b      	cmp	r3, r1
 80003ae:	f200 80e9 	bhi.w	8000584 <__udivmoddi4+0x2b4>
 80003b2:	4684      	mov	ip, r0
 80003b4:	1ac9      	subs	r1, r1, r3
 80003b6:	b2a3      	uxth	r3, r4
 80003b8:	fbb1 f0fe 	udiv	r0, r1, lr
 80003bc:	fb0e 1110 	mls	r1, lr, r0, r1
 80003c0:	ea43 4401 	orr.w	r4, r3, r1, lsl #16
 80003c4:	fb08 f800 	mul.w	r8, r8, r0
 80003c8:	45a0      	cmp	r8, r4
 80003ca:	d907      	bls.n	80003dc <__udivmoddi4+0x10c>
 80003cc:	193c      	adds	r4, r7, r4
 80003ce:	f100 33ff 	add.w	r3, r0, #4294967295
 80003d2:	d202      	bcs.n	80003da <__udivmoddi4+0x10a>
 80003d4:	45a0      	cmp	r8, r4
 80003d6:	f200 80d9 	bhi.w	800058c <__udivmoddi4+0x2bc>
 80003da:	4618      	mov	r0, r3
 80003dc:	eba4 0408 	sub.w	r4, r4, r8
 80003e0:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 80003e4:	e7bf      	b.n	8000366 <__udivmoddi4+0x96>
 80003e6:	428b      	cmp	r3, r1
 80003e8:	d909      	bls.n	80003fe <__udivmoddi4+0x12e>
 80003ea:	2d00      	cmp	r5, #0
 80003ec:	f000 80b1 	beq.w	8000552 <__udivmoddi4+0x282>
 80003f0:	2600      	movs	r6, #0
 80003f2:	e9c5 0100 	strd	r0, r1, [r5]
 80003f6:	4630      	mov	r0, r6
 80003f8:	4631      	mov	r1, r6
 80003fa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003fe:	fab3 f683 	clz	r6, r3
 8000402:	2e00      	cmp	r6, #0
 8000404:	d14a      	bne.n	800049c <__udivmoddi4+0x1cc>
 8000406:	428b      	cmp	r3, r1
 8000408:	d302      	bcc.n	8000410 <__udivmoddi4+0x140>
 800040a:	4282      	cmp	r2, r0
 800040c:	f200 80b8 	bhi.w	8000580 <__udivmoddi4+0x2b0>
 8000410:	1a84      	subs	r4, r0, r2
 8000412:	eb61 0103 	sbc.w	r1, r1, r3
 8000416:	2001      	movs	r0, #1
 8000418:	468c      	mov	ip, r1
 800041a:	2d00      	cmp	r5, #0
 800041c:	d0a8      	beq.n	8000370 <__udivmoddi4+0xa0>
 800041e:	e9c5 4c00 	strd	r4, ip, [r5]
 8000422:	e7a5      	b.n	8000370 <__udivmoddi4+0xa0>
 8000424:	f1c2 0320 	rsb	r3, r2, #32
 8000428:	fa20 f603 	lsr.w	r6, r0, r3
 800042c:	4097      	lsls	r7, r2
 800042e:	fa01 f002 	lsl.w	r0, r1, r2
 8000432:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000436:	40d9      	lsrs	r1, r3
 8000438:	4330      	orrs	r0, r6
 800043a:	0c03      	lsrs	r3, r0, #16
 800043c:	fbb1 f6fe 	udiv	r6, r1, lr
 8000440:	fa1f f887 	uxth.w	r8, r7
 8000444:	fb0e 1116 	mls	r1, lr, r6, r1
 8000448:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 800044c:	fb06 f108 	mul.w	r1, r6, r8
 8000450:	4299      	cmp	r1, r3
 8000452:	fa04 f402 	lsl.w	r4, r4, r2
 8000456:	d909      	bls.n	800046c <__udivmoddi4+0x19c>
 8000458:	18fb      	adds	r3, r7, r3
 800045a:	f106 3cff 	add.w	ip, r6, #4294967295
 800045e:	f080 808d 	bcs.w	800057c <__udivmoddi4+0x2ac>
 8000462:	4299      	cmp	r1, r3
 8000464:	f240 808a 	bls.w	800057c <__udivmoddi4+0x2ac>
 8000468:	3e02      	subs	r6, #2
 800046a:	443b      	add	r3, r7
 800046c:	1a5b      	subs	r3, r3, r1
 800046e:	b281      	uxth	r1, r0
 8000470:	fbb3 f0fe 	udiv	r0, r3, lr
 8000474:	fb0e 3310 	mls	r3, lr, r0, r3
 8000478:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800047c:	fb00 f308 	mul.w	r3, r0, r8
 8000480:	428b      	cmp	r3, r1
 8000482:	d907      	bls.n	8000494 <__udivmoddi4+0x1c4>
 8000484:	1879      	adds	r1, r7, r1
 8000486:	f100 3cff 	add.w	ip, r0, #4294967295
 800048a:	d273      	bcs.n	8000574 <__udivmoddi4+0x2a4>
 800048c:	428b      	cmp	r3, r1
 800048e:	d971      	bls.n	8000574 <__udivmoddi4+0x2a4>
 8000490:	3802      	subs	r0, #2
 8000492:	4439      	add	r1, r7
 8000494:	1acb      	subs	r3, r1, r3
 8000496:	ea40 4606 	orr.w	r6, r0, r6, lsl #16
 800049a:	e778      	b.n	800038e <__udivmoddi4+0xbe>
 800049c:	f1c6 0c20 	rsb	ip, r6, #32
 80004a0:	fa03 f406 	lsl.w	r4, r3, r6
 80004a4:	fa22 f30c 	lsr.w	r3, r2, ip
 80004a8:	431c      	orrs	r4, r3
 80004aa:	fa20 f70c 	lsr.w	r7, r0, ip
 80004ae:	fa01 f306 	lsl.w	r3, r1, r6
 80004b2:	ea4f 4e14 	mov.w	lr, r4, lsr #16
 80004b6:	fa21 f10c 	lsr.w	r1, r1, ip
 80004ba:	431f      	orrs	r7, r3
 80004bc:	0c3b      	lsrs	r3, r7, #16
 80004be:	fbb1 f9fe 	udiv	r9, r1, lr
 80004c2:	fa1f f884 	uxth.w	r8, r4
 80004c6:	fb0e 1119 	mls	r1, lr, r9, r1
 80004ca:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 80004ce:	fb09 fa08 	mul.w	sl, r9, r8
 80004d2:	458a      	cmp	sl, r1
 80004d4:	fa02 f206 	lsl.w	r2, r2, r6
 80004d8:	fa00 f306 	lsl.w	r3, r0, r6
 80004dc:	d908      	bls.n	80004f0 <__udivmoddi4+0x220>
 80004de:	1861      	adds	r1, r4, r1
 80004e0:	f109 30ff 	add.w	r0, r9, #4294967295
 80004e4:	d248      	bcs.n	8000578 <__udivmoddi4+0x2a8>
 80004e6:	458a      	cmp	sl, r1
 80004e8:	d946      	bls.n	8000578 <__udivmoddi4+0x2a8>
 80004ea:	f1a9 0902 	sub.w	r9, r9, #2
 80004ee:	4421      	add	r1, r4
 80004f0:	eba1 010a 	sub.w	r1, r1, sl
 80004f4:	b2bf      	uxth	r7, r7
 80004f6:	fbb1 f0fe 	udiv	r0, r1, lr
 80004fa:	fb0e 1110 	mls	r1, lr, r0, r1
 80004fe:	ea47 4701 	orr.w	r7, r7, r1, lsl #16
 8000502:	fb00 f808 	mul.w	r8, r0, r8
 8000506:	45b8      	cmp	r8, r7
 8000508:	d907      	bls.n	800051a <__udivmoddi4+0x24a>
 800050a:	19e7      	adds	r7, r4, r7
 800050c:	f100 31ff 	add.w	r1, r0, #4294967295
 8000510:	d22e      	bcs.n	8000570 <__udivmoddi4+0x2a0>
 8000512:	45b8      	cmp	r8, r7
 8000514:	d92c      	bls.n	8000570 <__udivmoddi4+0x2a0>
 8000516:	3802      	subs	r0, #2
 8000518:	4427      	add	r7, r4
 800051a:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 800051e:	eba7 0708 	sub.w	r7, r7, r8
 8000522:	fba0 8902 	umull	r8, r9, r0, r2
 8000526:	454f      	cmp	r7, r9
 8000528:	46c6      	mov	lr, r8
 800052a:	4649      	mov	r1, r9
 800052c:	d31a      	bcc.n	8000564 <__udivmoddi4+0x294>
 800052e:	d017      	beq.n	8000560 <__udivmoddi4+0x290>
 8000530:	b15d      	cbz	r5, 800054a <__udivmoddi4+0x27a>
 8000532:	ebb3 020e 	subs.w	r2, r3, lr
 8000536:	eb67 0701 	sbc.w	r7, r7, r1
 800053a:	fa07 fc0c 	lsl.w	ip, r7, ip
 800053e:	40f2      	lsrs	r2, r6
 8000540:	ea4c 0202 	orr.w	r2, ip, r2
 8000544:	40f7      	lsrs	r7, r6
 8000546:	e9c5 2700 	strd	r2, r7, [r5]
 800054a:	2600      	movs	r6, #0
 800054c:	4631      	mov	r1, r6
 800054e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000552:	462e      	mov	r6, r5
 8000554:	4628      	mov	r0, r5
 8000556:	e70b      	b.n	8000370 <__udivmoddi4+0xa0>
 8000558:	4606      	mov	r6, r0
 800055a:	e6e9      	b.n	8000330 <__udivmoddi4+0x60>
 800055c:	4618      	mov	r0, r3
 800055e:	e6fd      	b.n	800035c <__udivmoddi4+0x8c>
 8000560:	4543      	cmp	r3, r8
 8000562:	d2e5      	bcs.n	8000530 <__udivmoddi4+0x260>
 8000564:	ebb8 0e02 	subs.w	lr, r8, r2
 8000568:	eb69 0104 	sbc.w	r1, r9, r4
 800056c:	3801      	subs	r0, #1
 800056e:	e7df      	b.n	8000530 <__udivmoddi4+0x260>
 8000570:	4608      	mov	r0, r1
 8000572:	e7d2      	b.n	800051a <__udivmoddi4+0x24a>
 8000574:	4660      	mov	r0, ip
 8000576:	e78d      	b.n	8000494 <__udivmoddi4+0x1c4>
 8000578:	4681      	mov	r9, r0
 800057a:	e7b9      	b.n	80004f0 <__udivmoddi4+0x220>
 800057c:	4666      	mov	r6, ip
 800057e:	e775      	b.n	800046c <__udivmoddi4+0x19c>
 8000580:	4630      	mov	r0, r6
 8000582:	e74a      	b.n	800041a <__udivmoddi4+0x14a>
 8000584:	f1ac 0c02 	sub.w	ip, ip, #2
 8000588:	4439      	add	r1, r7
 800058a:	e713      	b.n	80003b4 <__udivmoddi4+0xe4>
 800058c:	3802      	subs	r0, #2
 800058e:	443c      	add	r4, r7
 8000590:	e724      	b.n	80003dc <__udivmoddi4+0x10c>
 8000592:	bf00      	nop

08000594 <__aeabi_idiv0>:
 8000594:	4770      	bx	lr
 8000596:	bf00      	nop

08000598 <MX_BlueNRG_MS_Init>:
  PRINT_CSV("%02ld:%02ld:%02ld.%03ld", ms/(60*60*1000)%24, ms/(60*1000)%60, (ms/1000)%60, ms%1000);
}
#endif

void MX_BlueNRG_MS_Init(void)
{
 8000598:	b580      	push	{r7, lr}
 800059a:	b08e      	sub	sp, #56	; 0x38
 800059c:	af04      	add	r7, sp, #16
  /* USER CODE BEGIN BlueNRG_MS_Init_PreTreatment */

  /* USER CODE END BlueNRG_MS_Init_PreTreatment */

  /* Initialize the peripherals and the BLE Stack */
  uint8_t CLIENT_BDADDR[] = {0xbb, 0x00, 0x00, 0xE1, 0x80, 0x02};
 800059e:	4a7d      	ldr	r2, [pc, #500]	; (8000794 <MX_BlueNRG_MS_Init+0x1fc>)
 80005a0:	f107 031c 	add.w	r3, r7, #28
 80005a4:	e892 0003 	ldmia.w	r2, {r0, r1}
 80005a8:	6018      	str	r0, [r3, #0]
 80005aa:	3304      	adds	r3, #4
 80005ac:	8019      	strh	r1, [r3, #0]
  uint8_t SERVER_BDADDR[] = {0xaa, 0x00, 0x00, 0xE1, 0x80, 0x02};
 80005ae:	4a7a      	ldr	r2, [pc, #488]	; (8000798 <MX_BlueNRG_MS_Init+0x200>)
 80005b0:	f107 0314 	add.w	r3, r7, #20
 80005b4:	e892 0003 	ldmia.w	r2, {r0, r1}
 80005b8:	6018      	str	r0, [r3, #0]
 80005ba:	3304      	adds	r3, #4
 80005bc:	8019      	strh	r1, [r3, #0]

  uint8_t  hwVersion;
  uint16_t fwVersion;
  int ret;

  User_Init();
 80005be:	f000 f915 	bl	80007ec <User_Init>

  /* Get the User Button initial state */
  user_button_init_state = BSP_PB_GetState(BUTTON_KEY);
 80005c2:	2000      	movs	r0, #0
 80005c4:	f001 ffb8 	bl	8002538 <BSP_PB_GetState>
 80005c8:	4603      	mov	r3, r0
 80005ca:	b2da      	uxtb	r2, r3
 80005cc:	4b73      	ldr	r3, [pc, #460]	; (800079c <MX_BlueNRG_MS_Init+0x204>)
 80005ce:	701a      	strb	r2, [r3, #0]

  hci_init(user_notify, NULL);
 80005d0:	2100      	movs	r1, #0
 80005d2:	4873      	ldr	r0, [pc, #460]	; (80007a0 <MX_BlueNRG_MS_Init+0x208>)
 80005d4:	f008 fc10 	bl	8008df8 <hci_init>

  /* get the BlueNRG HW and FW versions */
  getBlueNRGVersion(&hwVersion, &fwVersion);
 80005d8:	1cba      	adds	r2, r7, #2
 80005da:	1d7b      	adds	r3, r7, #5
 80005dc:	4611      	mov	r1, r2
 80005de:	4618      	mov	r0, r3
 80005e0:	f008 fa7e 	bl	8008ae0 <getBlueNRGVersion>
   * Reset BlueNRG again otherwise we won't
   * be able to change its MAC address.
   * aci_hal_write_config_data() must be the first
   * command after reset otherwise it will fail.
   */
  hci_reset();
 80005e4:	f008 fac0 	bl	8008b68 <hci_reset>

  HAL_Delay(100);
 80005e8:	2064      	movs	r0, #100	; 0x64
 80005ea:	f002 fa59 	bl	8002aa0 <HAL_Delay>

  printf("HWver %d, FWver %d\n", hwVersion, fwVersion);
 80005ee:	797b      	ldrb	r3, [r7, #5]
 80005f0:	4619      	mov	r1, r3
 80005f2:	887b      	ldrh	r3, [r7, #2]
 80005f4:	461a      	mov	r2, r3
 80005f6:	486b      	ldr	r0, [pc, #428]	; (80007a4 <MX_BlueNRG_MS_Init+0x20c>)
 80005f8:	f009 f9c2 	bl	8009980 <iprintf>

  if (hwVersion > 0x30) { /* X-NUCLEO-IDB05A1 expansion board is used */
 80005fc:	797b      	ldrb	r3, [r7, #5]
 80005fe:	2b30      	cmp	r3, #48	; 0x30
 8000600:	d902      	bls.n	8000608 <MX_BlueNRG_MS_Init+0x70>
    bnrg_expansion_board = IDB05A1;
 8000602:	4b69      	ldr	r3, [pc, #420]	; (80007a8 <MX_BlueNRG_MS_Init+0x210>)
 8000604:	2201      	movs	r2, #1
 8000606:	701a      	strb	r2, [r3, #0]
  }

  if (BLE_Role == CLIENT) {
 8000608:	4b68      	ldr	r3, [pc, #416]	; (80007ac <MX_BlueNRG_MS_Init+0x214>)
 800060a:	781b      	ldrb	r3, [r3, #0]
 800060c:	2b00      	cmp	r3, #0
 800060e:	d109      	bne.n	8000624 <MX_BlueNRG_MS_Init+0x8c>
    BLUENRG_memcpy(bdaddr, CLIENT_BDADDR, sizeof(CLIENT_BDADDR));
 8000610:	f107 030c 	add.w	r3, r7, #12
 8000614:	f107 021c 	add.w	r2, r7, #28
 8000618:	e892 0003 	ldmia.w	r2, {r0, r1}
 800061c:	6018      	str	r0, [r3, #0]
 800061e:	3304      	adds	r3, #4
 8000620:	8019      	strh	r1, [r3, #0]
 8000622:	e008      	b.n	8000636 <MX_BlueNRG_MS_Init+0x9e>
  } else {
    BLUENRG_memcpy(bdaddr, SERVER_BDADDR, sizeof(SERVER_BDADDR));
 8000624:	f107 030c 	add.w	r3, r7, #12
 8000628:	f107 0214 	add.w	r2, r7, #20
 800062c:	e892 0003 	ldmia.w	r2, {r0, r1}
 8000630:	6018      	str	r0, [r3, #0]
 8000632:	3304      	adds	r3, #4
 8000634:	8019      	strh	r1, [r3, #0]
  }

  ret = aci_hal_write_config_data(CONFIG_DATA_PUBADDR_OFFSET,
 8000636:	f107 030c 	add.w	r3, r7, #12
 800063a:	461a      	mov	r2, r3
 800063c:	2106      	movs	r1, #6
 800063e:	2000      	movs	r0, #0
 8000640:	f008 f9b6 	bl	80089b0 <aci_hal_write_config_data>
 8000644:	4603      	mov	r3, r0
 8000646:	627b      	str	r3, [r7, #36]	; 0x24
                                  CONFIG_DATA_PUBADDR_LEN,
                                  bdaddr);
  if (ret) {
 8000648:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800064a:	2b00      	cmp	r3, #0
 800064c:	d003      	beq.n	8000656 <MX_BlueNRG_MS_Init+0xbe>
    printf("Setting BD_ADDR failed 0x%02x.\n", ret);
 800064e:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8000650:	4857      	ldr	r0, [pc, #348]	; (80007b0 <MX_BlueNRG_MS_Init+0x218>)
 8000652:	f009 f995 	bl	8009980 <iprintf>
  }

  ret = aci_gatt_init();
 8000656:	f007 fe48 	bl	80082ea <aci_gatt_init>
 800065a:	4603      	mov	r3, r0
 800065c:	627b      	str	r3, [r7, #36]	; 0x24
  if (ret) {
 800065e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000660:	2b00      	cmp	r3, #0
 8000662:	d002      	beq.n	800066a <MX_BlueNRG_MS_Init+0xd2>
    printf("GATT_Init failed.\n");
 8000664:	4853      	ldr	r0, [pc, #332]	; (80007b4 <MX_BlueNRG_MS_Init+0x21c>)
 8000666:	f009 fa27 	bl	8009ab8 <puts>
  }

  if (BLE_Role == SERVER) {
 800066a:	4b50      	ldr	r3, [pc, #320]	; (80007ac <MX_BlueNRG_MS_Init+0x214>)
 800066c:	781b      	ldrb	r3, [r3, #0]
 800066e:	2b01      	cmp	r3, #1
 8000670:	d11e      	bne.n	80006b0 <MX_BlueNRG_MS_Init+0x118>
    if (bnrg_expansion_board == IDB05A1) {
 8000672:	4b4d      	ldr	r3, [pc, #308]	; (80007a8 <MX_BlueNRG_MS_Init+0x210>)
 8000674:	781b      	ldrb	r3, [r3, #0]
 8000676:	2b01      	cmp	r3, #1
 8000678:	d10f      	bne.n	800069a <MX_BlueNRG_MS_Init+0x102>
      ret = aci_gap_init_IDB05A1(GAP_PERIPHERAL_ROLE_IDB05A1, 0, 0x07, &service_handle, &dev_name_char_handle, &appearance_char_handle);
 800067a:	f107 020a 	add.w	r2, r7, #10
 800067e:	1dbb      	adds	r3, r7, #6
 8000680:	9301      	str	r3, [sp, #4]
 8000682:	f107 0308 	add.w	r3, r7, #8
 8000686:	9300      	str	r3, [sp, #0]
 8000688:	4613      	mov	r3, r2
 800068a:	2207      	movs	r2, #7
 800068c:	2100      	movs	r1, #0
 800068e:	2001      	movs	r0, #1
 8000690:	f007 fbb6 	bl	8007e00 <aci_gap_init_IDB05A1>
 8000694:	4603      	mov	r3, r0
 8000696:	627b      	str	r3, [r7, #36]	; 0x24
 8000698:	e028      	b.n	80006ec <MX_BlueNRG_MS_Init+0x154>
    }
    else {
      ret = aci_gap_init_IDB04A1(GAP_PERIPHERAL_ROLE_IDB04A1, &service_handle, &dev_name_char_handle, &appearance_char_handle);
 800069a:	1dbb      	adds	r3, r7, #6
 800069c:	f107 0208 	add.w	r2, r7, #8
 80006a0:	f107 010a 	add.w	r1, r7, #10
 80006a4:	2001      	movs	r0, #1
 80006a6:	f007 fbfb 	bl	8007ea0 <aci_gap_init_IDB04A1>
 80006aa:	4603      	mov	r3, r0
 80006ac:	627b      	str	r3, [r7, #36]	; 0x24
 80006ae:	e01d      	b.n	80006ec <MX_BlueNRG_MS_Init+0x154>
    }
  }
  else {
    if (bnrg_expansion_board == IDB05A1) {
 80006b0:	4b3d      	ldr	r3, [pc, #244]	; (80007a8 <MX_BlueNRG_MS_Init+0x210>)
 80006b2:	781b      	ldrb	r3, [r3, #0]
 80006b4:	2b01      	cmp	r3, #1
 80006b6:	d10f      	bne.n	80006d8 <MX_BlueNRG_MS_Init+0x140>
      ret = aci_gap_init_IDB05A1(GAP_OBSERVER_ROLE_IDB05A1, 0, 0x07, &service_handle, &dev_name_char_handle, &appearance_char_handle);
 80006b8:	f107 020a 	add.w	r2, r7, #10
 80006bc:	1dbb      	adds	r3, r7, #6
 80006be:	9301      	str	r3, [sp, #4]
 80006c0:	f107 0308 	add.w	r3, r7, #8
 80006c4:	9300      	str	r3, [sp, #0]
 80006c6:	4613      	mov	r3, r2
 80006c8:	2207      	movs	r2, #7
 80006ca:	2100      	movs	r1, #0
 80006cc:	2008      	movs	r0, #8
 80006ce:	f007 fb97 	bl	8007e00 <aci_gap_init_IDB05A1>
 80006d2:	4603      	mov	r3, r0
 80006d4:	627b      	str	r3, [r7, #36]	; 0x24
 80006d6:	e009      	b.n	80006ec <MX_BlueNRG_MS_Init+0x154>
    }
    else {
      ret = aci_gap_init_IDB04A1(GAP_CENTRAL_ROLE_IDB04A1, &service_handle, &dev_name_char_handle, &appearance_char_handle);
 80006d8:	1dbb      	adds	r3, r7, #6
 80006da:	f107 0208 	add.w	r2, r7, #8
 80006de:	f107 010a 	add.w	r1, r7, #10
 80006e2:	2003      	movs	r0, #3
 80006e4:	f007 fbdc 	bl	8007ea0 <aci_gap_init_IDB04A1>
 80006e8:	4603      	mov	r3, r0
 80006ea:	627b      	str	r3, [r7, #36]	; 0x24
    }
  }

  if (ret != BLE_STATUS_SUCCESS) {
 80006ec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80006ee:	2b00      	cmp	r3, #0
 80006f0:	d002      	beq.n	80006f8 <MX_BlueNRG_MS_Init+0x160>
    printf("GAP_Init failed.\n");
 80006f2:	4831      	ldr	r0, [pc, #196]	; (80007b8 <MX_BlueNRG_MS_Init+0x220>)
 80006f4:	f009 f9e0 	bl	8009ab8 <puts>
  }

  ret = aci_gap_set_auth_requirement(MITM_PROTECTION_REQUIRED,
 80006f8:	2300      	movs	r3, #0
 80006fa:	9303      	str	r3, [sp, #12]
 80006fc:	4b2f      	ldr	r3, [pc, #188]	; (80007bc <MX_BlueNRG_MS_Init+0x224>)
 80006fe:	9302      	str	r3, [sp, #8]
 8000700:	2300      	movs	r3, #0
 8000702:	9301      	str	r3, [sp, #4]
 8000704:	2310      	movs	r3, #16
 8000706:	9300      	str	r3, [sp, #0]
 8000708:	2307      	movs	r3, #7
 800070a:	2200      	movs	r2, #0
 800070c:	2100      	movs	r1, #0
 800070e:	2001      	movs	r0, #1
 8000710:	f007 fcff 	bl	8008112 <aci_gap_set_auth_requirement>
 8000714:	4603      	mov	r3, r0
 8000716:	627b      	str	r3, [r7, #36]	; 0x24
                                     7,
                                     16,
                                     USE_FIXED_PIN_FOR_PAIRING,
                                     123456,
                                     NO_BONDING);
  if (ret == BLE_STATUS_SUCCESS) {
 8000718:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800071a:	2b00      	cmp	r3, #0
 800071c:	d102      	bne.n	8000724 <MX_BlueNRG_MS_Init+0x18c>
    printf("BLE Stack Initialized.\n");
 800071e:	4828      	ldr	r0, [pc, #160]	; (80007c0 <MX_BlueNRG_MS_Init+0x228>)
 8000720:	f009 f9ca 	bl	8009ab8 <puts>
  }

  if (BLE_Role == SERVER) {
 8000724:	4b21      	ldr	r3, [pc, #132]	; (80007ac <MX_BlueNRG_MS_Init+0x214>)
 8000726:	781b      	ldrb	r3, [r3, #0]
 8000728:	2b01      	cmp	r3, #1
 800072a:	d111      	bne.n	8000750 <MX_BlueNRG_MS_Init+0x1b8>
    printf("SERVER: BLE Stack Initialized\n");
 800072c:	4825      	ldr	r0, [pc, #148]	; (80007c4 <MX_BlueNRG_MS_Init+0x22c>)
 800072e:	f009 f9c3 	bl	8009ab8 <puts>
    ret = Add_Sample_Service();
 8000732:	f000 f909 	bl	8000948 <Add_Sample_Service>
 8000736:	4603      	mov	r3, r0
 8000738:	627b      	str	r3, [r7, #36]	; 0x24

    if (ret == BLE_STATUS_SUCCESS)
 800073a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800073c:	2b00      	cmp	r3, #0
 800073e:	d103      	bne.n	8000748 <MX_BlueNRG_MS_Init+0x1b0>
      printf("Service added successfully.\n");
 8000740:	4821      	ldr	r0, [pc, #132]	; (80007c8 <MX_BlueNRG_MS_Init+0x230>)
 8000742:	f009 f9b9 	bl	8009ab8 <puts>
 8000746:	e006      	b.n	8000756 <MX_BlueNRG_MS_Init+0x1be>
    else
      printf("Error while adding service.\n");
 8000748:	4820      	ldr	r0, [pc, #128]	; (80007cc <MX_BlueNRG_MS_Init+0x234>)
 800074a:	f009 f9b5 	bl	8009ab8 <puts>
 800074e:	e002      	b.n	8000756 <MX_BlueNRG_MS_Init+0x1be>

  } else {
    printf("CLIENT: BLE Stack Initialized\n");
 8000750:	481f      	ldr	r0, [pc, #124]	; (80007d0 <MX_BlueNRG_MS_Init+0x238>)
 8000752:	f009 f9b1 	bl	8009ab8 <puts>
  }

  /* Set output power level */
  ret = aci_hal_set_tx_power_level(1,4);
 8000756:	2104      	movs	r1, #4
 8000758:	2001      	movs	r0, #1
 800075a:	f008 f990 	bl	8008a7e <aci_hal_set_tx_power_level>
 800075e:	4603      	mov	r3, r0
 8000760:	627b      	str	r3, [r7, #36]	; 0x24

  /* USER CODE BEGIN BlueNRG_MS_Init_PostTreatment */
	ret = aci_gap_start_observation_procedure( 0x0008,0x0004,PASSIVE_SCAN,PUBLIC_ADDR,0x01);
 8000762:	2301      	movs	r3, #1
 8000764:	9300      	str	r3, [sp, #0]
 8000766:	2300      	movs	r3, #0
 8000768:	2200      	movs	r2, #0
 800076a:	2104      	movs	r1, #4
 800076c:	2008      	movs	r0, #8
 800076e:	f007 fd7b 	bl	8008268 <aci_gap_start_observation_procedure>
 8000772:	4603      	mov	r3, r0
 8000774:	627b      	str	r3, [r7, #36]	; 0x24
		if (ret == BLE_STATUS_SUCCESS)
 8000776:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000778:	2b00      	cmp	r3, #0
 800077a:	d103      	bne.n	8000784 <MX_BlueNRG_MS_Init+0x1ec>
			printf("OK");
 800077c:	4815      	ldr	r0, [pc, #84]	; (80007d4 <MX_BlueNRG_MS_Init+0x23c>)
 800077e:	f009 f8ff 	bl	8009980 <iprintf>
		else
			printf("haha\n");

  /* USER CODE END BlueNRG_MS_Init_PostTreatment */
}
 8000782:	e002      	b.n	800078a <MX_BlueNRG_MS_Init+0x1f2>
			printf("haha\n");
 8000784:	4814      	ldr	r0, [pc, #80]	; (80007d8 <MX_BlueNRG_MS_Init+0x240>)
 8000786:	f009 f997 	bl	8009ab8 <puts>
}
 800078a:	bf00      	nop
 800078c:	3728      	adds	r7, #40	; 0x28
 800078e:	46bd      	mov	sp, r7
 8000790:	bd80      	pop	{r7, pc}
 8000792:	bf00      	nop
 8000794:	0800a61c 	.word	0x0800a61c
 8000798:	0800a624 	.word	0x0800a624
 800079c:	20000000 	.word	0x20000000
 80007a0:	08000df1 	.word	0x08000df1
 80007a4:	0800a524 	.word	0x0800a524
 80007a8:	200000a4 	.word	0x200000a4
 80007ac:	200000a6 	.word	0x200000a6
 80007b0:	0800a538 	.word	0x0800a538
 80007b4:	0800a558 	.word	0x0800a558
 80007b8:	0800a56c 	.word	0x0800a56c
 80007bc:	0001e240 	.word	0x0001e240
 80007c0:	0800a580 	.word	0x0800a580
 80007c4:	0800a598 	.word	0x0800a598
 80007c8:	0800a5b8 	.word	0x0800a5b8
 80007cc:	0800a5d4 	.word	0x0800a5d4
 80007d0:	0800a5f0 	.word	0x0800a5f0
 80007d4:	0800a610 	.word	0x0800a610
 80007d8:	0800a614 	.word	0x0800a614

080007dc <MX_BlueNRG_MS_Process>:

/*
 * BlueNRG-MS background task
 */
void MX_BlueNRG_MS_Process(void)
{
 80007dc:	b580      	push	{r7, lr}
 80007de:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BlueNRG_MS_Process_PreTreatment */

	/* USER CODE END BlueNRG_MS_Process_PreTreatment */

  User_Process();
 80007e0:	f000 f812 	bl	8000808 <User_Process>
  hci_user_evt_proc();
 80007e4:	f008 fc84 	bl	80090f0 <hci_user_evt_proc>

  /* USER CODE BEGIN BlueNRG_MS_Process_PostTreatment */

  /* USER CODE END BlueNRG_MS_Process_PostTreatment */
}
 80007e8:	bf00      	nop
 80007ea:	bd80      	pop	{r7, pc}

080007ec <User_Init>:
 *
 * @param  None
 * @retval None
 */
static void User_Init(void)
{
 80007ec:	b580      	push	{r7, lr}
 80007ee:	af00      	add	r7, sp, #0
  BSP_PB_Init(BUTTON_KEY, BUTTON_MODE_EXTI);
 80007f0:	2101      	movs	r1, #1
 80007f2:	2000      	movs	r0, #0
 80007f4:	f001 fe4c 	bl	8002490 <BSP_PB_Init>
  BSP_LED_Init(LED2);
 80007f8:	2000      	movs	r0, #0
 80007fa:	f001 fdb5 	bl	8002368 <BSP_LED_Init>

  BSP_COM_Init(COM1);
 80007fe:	2000      	movs	r0, #0
 8000800:	f001 fef8 	bl	80025f4 <BSP_COM_Init>
}
 8000804:	bf00      	nop
 8000806:	bd80      	pop	{r7, pc}

08000808 <User_Process>:
 *
 * @param  None
 * @retval None
 */
static void User_Process(void)
{
 8000808:	b5b0      	push	{r4, r5, r7, lr}
 800080a:	b086      	sub	sp, #24
 800080c:	af00      	add	r7, sp, #0
  if (set_connectable)
 800080e:	4b3d      	ldr	r3, [pc, #244]	; (8000904 <User_Process+0xfc>)
 8000810:	781b      	ldrb	r3, [r3, #0]
 8000812:	b2db      	uxtb	r3, r3
 8000814:	2b00      	cmp	r3, #0
 8000816:	d00b      	beq.n	8000830 <User_Process+0x28>
  {
    /* Establish connection with remote device */
    Make_Connection();
 8000818:	f000 f908 	bl	8000a2c <Make_Connection>
    set_connectable = FALSE;
 800081c:	4b39      	ldr	r3, [pc, #228]	; (8000904 <User_Process+0xfc>)
 800081e:	2200      	movs	r2, #0
 8000820:	701a      	strb	r2, [r3, #0]
    user_button_init_state = BSP_PB_GetState(BUTTON_KEY);
 8000822:	2000      	movs	r0, #0
 8000824:	f001 fe88 	bl	8002538 <BSP_PB_GetState>
 8000828:	4603      	mov	r3, r0
 800082a:	b2da      	uxtb	r2, r3
 800082c:	4b36      	ldr	r3, [pc, #216]	; (8000908 <User_Process+0x100>)
 800082e:	701a      	strb	r2, [r3, #0]
  }

  if (BLE_Role == CLIENT)
 8000830:	4b36      	ldr	r3, [pc, #216]	; (800090c <User_Process+0x104>)
 8000832:	781b      	ldrb	r3, [r3, #0]
 8000834:	2b00      	cmp	r3, #0
 8000836:	d12e      	bne.n	8000896 <User_Process+0x8e>
  {
    /* Start TX handle Characteristic dynamic discovery if not yet done */
    if (connected && !end_read_tx_char_handle){
 8000838:	4b35      	ldr	r3, [pc, #212]	; (8000910 <User_Process+0x108>)
 800083a:	681b      	ldr	r3, [r3, #0]
 800083c:	2b00      	cmp	r3, #0
 800083e:	d007      	beq.n	8000850 <User_Process+0x48>
 8000840:	4b34      	ldr	r3, [pc, #208]	; (8000914 <User_Process+0x10c>)
 8000842:	781b      	ldrb	r3, [r3, #0]
 8000844:	b2db      	uxtb	r3, r3
 8000846:	2b00      	cmp	r3, #0
 8000848:	d102      	bne.n	8000850 <User_Process+0x48>
      startReadTXCharHandle();
 800084a:	f000 f959 	bl	8000b00 <startReadTXCharHandle>
 800084e:	e00a      	b.n	8000866 <User_Process+0x5e>
    }
    /* Start RX handle Characteristic dynamic discovery if not yet done */
    else if (connected && !end_read_rx_char_handle){
 8000850:	4b2f      	ldr	r3, [pc, #188]	; (8000910 <User_Process+0x108>)
 8000852:	681b      	ldr	r3, [r3, #0]
 8000854:	2b00      	cmp	r3, #0
 8000856:	d006      	beq.n	8000866 <User_Process+0x5e>
 8000858:	4b2f      	ldr	r3, [pc, #188]	; (8000918 <User_Process+0x110>)
 800085a:	781b      	ldrb	r3, [r3, #0]
 800085c:	b2db      	uxtb	r3, r3
 800085e:	2b00      	cmp	r3, #0
 8000860:	d101      	bne.n	8000866 <User_Process+0x5e>
      startReadRXCharHandle();
 8000862:	f000 f973 	bl	8000b4c <startReadRXCharHandle>
    }

    if (connected && end_read_tx_char_handle && end_read_rx_char_handle && !notification_enabled)
 8000866:	4b2a      	ldr	r3, [pc, #168]	; (8000910 <User_Process+0x108>)
 8000868:	681b      	ldr	r3, [r3, #0]
 800086a:	2b00      	cmp	r3, #0
 800086c:	d013      	beq.n	8000896 <User_Process+0x8e>
 800086e:	4b29      	ldr	r3, [pc, #164]	; (8000914 <User_Process+0x10c>)
 8000870:	781b      	ldrb	r3, [r3, #0]
 8000872:	b2db      	uxtb	r3, r3
 8000874:	2b00      	cmp	r3, #0
 8000876:	d00e      	beq.n	8000896 <User_Process+0x8e>
 8000878:	4b27      	ldr	r3, [pc, #156]	; (8000918 <User_Process+0x110>)
 800087a:	781b      	ldrb	r3, [r3, #0]
 800087c:	b2db      	uxtb	r3, r3
 800087e:	2b00      	cmp	r3, #0
 8000880:	d009      	beq.n	8000896 <User_Process+0x8e>
 8000882:	4b26      	ldr	r3, [pc, #152]	; (800091c <User_Process+0x114>)
 8000884:	781b      	ldrb	r3, [r3, #0]
 8000886:	b2db      	uxtb	r3, r3
 8000888:	2b00      	cmp	r3, #0
 800088a:	d104      	bne.n	8000896 <User_Process+0x8e>
    {
      BSP_LED_Off(LED2); //end of the connection and chars discovery phase
 800088c:	2000      	movs	r0, #0
 800088e:	f001 fd93 	bl	80023b8 <BSP_LED_Off>
      enableNotification();
 8000892:	f000 f9d7 	bl	8000c44 <enableNotification>
    }
  }

  /* Check if the User Button has been pushed */
  if (user_button_pressed)
 8000896:	4b22      	ldr	r3, [pc, #136]	; (8000920 <User_Process+0x118>)
 8000898:	781b      	ldrb	r3, [r3, #0]
 800089a:	b2db      	uxtb	r3, r3
 800089c:	2b00      	cmp	r3, #0
 800089e:	d02c      	beq.n	80008fa <User_Process+0xf2>
  {
    /* Debouncing */
    HAL_Delay(50);
 80008a0:	2032      	movs	r0, #50	; 0x32
 80008a2:	f002 f8fd 	bl	8002aa0 <HAL_Delay>

    /* Wait until the User Button is released */
    while (BSP_PB_GetState(BUTTON_KEY) == !user_button_init_state);
 80008a6:	bf00      	nop
 80008a8:	2000      	movs	r0, #0
 80008aa:	f001 fe45 	bl	8002538 <BSP_PB_GetState>
 80008ae:	4602      	mov	r2, r0
 80008b0:	4b15      	ldr	r3, [pc, #84]	; (8000908 <User_Process+0x100>)
 80008b2:	781b      	ldrb	r3, [r3, #0]
 80008b4:	b2db      	uxtb	r3, r3
 80008b6:	2b00      	cmp	r3, #0
 80008b8:	bf0c      	ite	eq
 80008ba:	2301      	moveq	r3, #1
 80008bc:	2300      	movne	r3, #0
 80008be:	b2db      	uxtb	r3, r3
 80008c0:	429a      	cmp	r2, r3
 80008c2:	d0f1      	beq.n	80008a8 <User_Process+0xa0>

    /* Debouncing */
    HAL_Delay(50);
 80008c4:	2032      	movs	r0, #50	; 0x32
 80008c6:	f002 f8eb 	bl	8002aa0 <HAL_Delay>

    if (connected && notification_enabled)
 80008ca:	4b11      	ldr	r3, [pc, #68]	; (8000910 <User_Process+0x108>)
 80008cc:	681b      	ldr	r3, [r3, #0]
 80008ce:	2b00      	cmp	r3, #0
 80008d0:	d010      	beq.n	80008f4 <User_Process+0xec>
 80008d2:	4b12      	ldr	r3, [pc, #72]	; (800091c <User_Process+0x114>)
 80008d4:	781b      	ldrb	r3, [r3, #0]
 80008d6:	b2db      	uxtb	r3, r3
 80008d8:	2b00      	cmp	r3, #0
 80008da:	d00b      	beq.n	80008f4 <User_Process+0xec>
    {
      /* Send a toggle command to the remote device */
      uint8_t data[20] = {'0','1','2','3','4','5','6','7','8','9','A','B','C','D','E','F','G','H','I','J'};
 80008dc:	4b11      	ldr	r3, [pc, #68]	; (8000924 <User_Process+0x11c>)
 80008de:	1d3c      	adds	r4, r7, #4
 80008e0:	461d      	mov	r5, r3
 80008e2:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80008e4:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80008e6:	682b      	ldr	r3, [r5, #0]
 80008e8:	6023      	str	r3, [r4, #0]
      sendData(data, sizeof(data));
 80008ea:	1d3b      	adds	r3, r7, #4
 80008ec:	2114      	movs	r1, #20
 80008ee:	4618      	mov	r0, r3
 80008f0:	f000 f978 	bl	8000be4 <sendData>
                                * is called in main().
                                * E.g. it can be enabled for debugging. */
    }

    /* Reset the User Button flag */
    user_button_pressed = 0;
 80008f4:	4b0a      	ldr	r3, [pc, #40]	; (8000920 <User_Process+0x118>)
 80008f6:	2200      	movs	r2, #0
 80008f8:	701a      	strb	r2, [r3, #0]
  }
}
 80008fa:	bf00      	nop
 80008fc:	3718      	adds	r7, #24
 80008fe:	46bd      	mov	sp, r7
 8000900:	bdb0      	pop	{r4, r5, r7, pc}
 8000902:	bf00      	nop
 8000904:	20000001 	.word	0x20000001
 8000908:	20000000 	.word	0x20000000
 800090c:	200000a6 	.word	0x200000a6
 8000910:	200000a8 	.word	0x200000a8
 8000914:	200000b1 	.word	0x200000b1
 8000918:	200000b2 	.word	0x200000b2
 800091c:	200000ae 	.word	0x200000ae
 8000920:	200000a5 	.word	0x200000a5
 8000924:	0800a62c 	.word	0x0800a62c

08000928 <BSP_PB_Callback>:
  * @brief  BSP Push Button callback
  * @param  Button Specifies the pin connected EXTI line
  * @retval None.
  */
void BSP_PB_Callback(Button_TypeDef Button)
{
 8000928:	b480      	push	{r7}
 800092a:	b083      	sub	sp, #12
 800092c:	af00      	add	r7, sp, #0
 800092e:	4603      	mov	r3, r0
 8000930:	71fb      	strb	r3, [r7, #7]
  /* Set the User Button flag */
  user_button_pressed = 1;
 8000932:	4b04      	ldr	r3, [pc, #16]	; (8000944 <BSP_PB_Callback+0x1c>)
 8000934:	2201      	movs	r2, #1
 8000936:	701a      	strb	r2, [r3, #0]
}
 8000938:	bf00      	nop
 800093a:	370c      	adds	r7, #12
 800093c:	46bd      	mov	sp, r7
 800093e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000942:	4770      	bx	lr
 8000944:	200000a5 	.word	0x200000a5

08000948 <Add_Sample_Service>:
 * @brief  Add a sample service using a vendor specific profile
 * @param  None
 * @retval Status
 */
tBleStatus Add_Sample_Service(void)
{
 8000948:	b590      	push	{r4, r7, lr}
 800094a:	b095      	sub	sp, #84	; 0x54
 800094c:	af06      	add	r7, sp, #24
  D973F2E0-B19E-11E2-9E96-0800200C9A66
  D973F2E1-B19E-11E2-9E96-0800200C9A66
  D973F2E2-B19E-11E2-9E96-0800200C9A66
  */

  const uint8_t service_uuid[16] = {0x66,0x9a,0x0c,0x20,0x00,0x08,0x96,0x9e,0xe2,0x11,0x9e,0xb1,0xe0,0xf2,0x73,0xd9};
 800094e:	4b31      	ldr	r3, [pc, #196]	; (8000a14 <Add_Sample_Service+0xcc>)
 8000950:	f107 0424 	add.w	r4, r7, #36	; 0x24
 8000954:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8000956:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
  const uint8_t charUuidTX[16] = {0x66,0x9a,0x0c,0x20,0x00,0x08,0x96,0x9e,0xe2,0x11,0x9e,0xb1,0xe1,0xf2,0x73,0xd9};
 800095a:	4b2f      	ldr	r3, [pc, #188]	; (8000a18 <Add_Sample_Service+0xd0>)
 800095c:	f107 0414 	add.w	r4, r7, #20
 8000960:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8000962:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
  const uint8_t charUuidRX[16] = {0x66,0x9a,0x0c,0x20,0x00,0x08,0x96,0x9e,0xe2,0x11,0x9e,0xb1,0xe2,0xf2,0x73,0xd9};
 8000966:	4b2d      	ldr	r3, [pc, #180]	; (8000a1c <Add_Sample_Service+0xd4>)
 8000968:	1d3c      	adds	r4, r7, #4
 800096a:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800096c:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}

  ret = aci_gatt_add_serv(UUID_TYPE_128, service_uuid, PRIMARY_SERVICE, 7, &sampleServHandle); /* original is 9?? */
 8000970:	f107 0124 	add.w	r1, r7, #36	; 0x24
 8000974:	4b2a      	ldr	r3, [pc, #168]	; (8000a20 <Add_Sample_Service+0xd8>)
 8000976:	9300      	str	r3, [sp, #0]
 8000978:	2307      	movs	r3, #7
 800097a:	2201      	movs	r2, #1
 800097c:	2002      	movs	r0, #2
 800097e:	f007 fcd7 	bl	8008330 <aci_gatt_add_serv>
 8000982:	4603      	mov	r3, r0
 8000984:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
  if (ret != BLE_STATUS_SUCCESS) goto fail;
 8000988:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 800098c:	2b00      	cmp	r3, #0
 800098e:	d136      	bne.n	80009fe <Add_Sample_Service+0xb6>

  ret =  aci_gatt_add_char(sampleServHandle, UUID_TYPE_128, charUuidTX, 20, CHAR_PROP_NOTIFY, ATTR_PERMISSION_NONE, 0,
 8000990:	4b23      	ldr	r3, [pc, #140]	; (8000a20 <Add_Sample_Service+0xd8>)
 8000992:	8818      	ldrh	r0, [r3, #0]
 8000994:	f107 0214 	add.w	r2, r7, #20
 8000998:	4b22      	ldr	r3, [pc, #136]	; (8000a24 <Add_Sample_Service+0xdc>)
 800099a:	9305      	str	r3, [sp, #20]
 800099c:	2301      	movs	r3, #1
 800099e:	9304      	str	r3, [sp, #16]
 80009a0:	2310      	movs	r3, #16
 80009a2:	9303      	str	r3, [sp, #12]
 80009a4:	2300      	movs	r3, #0
 80009a6:	9302      	str	r3, [sp, #8]
 80009a8:	2300      	movs	r3, #0
 80009aa:	9301      	str	r3, [sp, #4]
 80009ac:	2310      	movs	r3, #16
 80009ae:	9300      	str	r3, [sp, #0]
 80009b0:	2314      	movs	r3, #20
 80009b2:	2102      	movs	r1, #2
 80009b4:	f007 fd48 	bl	8008448 <aci_gatt_add_char>
 80009b8:	4603      	mov	r3, r0
 80009ba:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
                           16, 1, &TXCharHandle);
  if (ret != BLE_STATUS_SUCCESS) goto fail;
 80009be:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 80009c2:	2b00      	cmp	r3, #0
 80009c4:	d11d      	bne.n	8000a02 <Add_Sample_Service+0xba>

  ret =  aci_gatt_add_char(sampleServHandle, UUID_TYPE_128, charUuidRX, 20, CHAR_PROP_WRITE|CHAR_PROP_WRITE_WITHOUT_RESP, ATTR_PERMISSION_NONE, GATT_NOTIFY_ATTRIBUTE_WRITE,
 80009c6:	4b16      	ldr	r3, [pc, #88]	; (8000a20 <Add_Sample_Service+0xd8>)
 80009c8:	8818      	ldrh	r0, [r3, #0]
 80009ca:	1d3a      	adds	r2, r7, #4
 80009cc:	4b16      	ldr	r3, [pc, #88]	; (8000a28 <Add_Sample_Service+0xe0>)
 80009ce:	9305      	str	r3, [sp, #20]
 80009d0:	2301      	movs	r3, #1
 80009d2:	9304      	str	r3, [sp, #16]
 80009d4:	2310      	movs	r3, #16
 80009d6:	9303      	str	r3, [sp, #12]
 80009d8:	2301      	movs	r3, #1
 80009da:	9302      	str	r3, [sp, #8]
 80009dc:	2300      	movs	r3, #0
 80009de:	9301      	str	r3, [sp, #4]
 80009e0:	230c      	movs	r3, #12
 80009e2:	9300      	str	r3, [sp, #0]
 80009e4:	2314      	movs	r3, #20
 80009e6:	2102      	movs	r1, #2
 80009e8:	f007 fd2e 	bl	8008448 <aci_gatt_add_char>
 80009ec:	4603      	mov	r3, r0
 80009ee:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
                           16, 1, &RXCharHandle);
  if (ret != BLE_STATUS_SUCCESS) goto fail;
 80009f2:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 80009f6:	2b00      	cmp	r3, #0
 80009f8:	d105      	bne.n	8000a06 <Add_Sample_Service+0xbe>

  PRINTF("Sample Service added.\nTX Char Handle %04X, RX Char Handle %04X\n", TXCharHandle, RXCharHandle);
  return BLE_STATUS_SUCCESS;
 80009fa:	2300      	movs	r3, #0
 80009fc:	e005      	b.n	8000a0a <Add_Sample_Service+0xc2>
  if (ret != BLE_STATUS_SUCCESS) goto fail;
 80009fe:	bf00      	nop
 8000a00:	e002      	b.n	8000a08 <Add_Sample_Service+0xc0>
  if (ret != BLE_STATUS_SUCCESS) goto fail;
 8000a02:	bf00      	nop
 8000a04:	e000      	b.n	8000a08 <Add_Sample_Service+0xc0>
  if (ret != BLE_STATUS_SUCCESS) goto fail;
 8000a06:	bf00      	nop

fail:
  PRINTF("Error while adding Sample Service.\n");
  return BLE_STATUS_ERROR ;
 8000a08:	2347      	movs	r3, #71	; 0x47
}
 8000a0a:	4618      	mov	r0, r3
 8000a0c:	373c      	adds	r7, #60	; 0x3c
 8000a0e:	46bd      	mov	sp, r7
 8000a10:	bd90      	pop	{r4, r7, pc}
 8000a12:	bf00      	nop
 8000a14:	0800a640 	.word	0x0800a640
 8000a18:	0800a650 	.word	0x0800a650
 8000a1c:	0800a660 	.word	0x0800a660
 8000a20:	200004d2 	.word	0x200004d2
 8000a24:	200004d0 	.word	0x200004d0
 8000a28:	200004d4 	.word	0x200004d4

08000a2c <Make_Connection>:
 * @brief  Make the device connectable
 * @param  None
 * @retval None
 */
void Make_Connection(void)
{
 8000a2c:	b590      	push	{r4, r7, lr}
 8000a2e:	b08f      	sub	sp, #60	; 0x3c
 8000a30:	af08      	add	r7, sp, #32
  tBleStatus ret;

  if(BLE_Role == CLIENT) {
 8000a32:	4b2e      	ldr	r3, [pc, #184]	; (8000aec <Make_Connection+0xc0>)
 8000a34:	781b      	ldrb	r3, [r3, #0]
 8000a36:	2b00      	cmp	r3, #0
 8000a38:	d132      	bne.n	8000aa0 <Make_Connection+0x74>

    printf("Client Create Connection\n");
 8000a3a:	482d      	ldr	r0, [pc, #180]	; (8000af0 <Make_Connection+0xc4>)
 8000a3c:	f009 f83c 	bl	8009ab8 <puts>
    tBDAddr bdaddr = {0xaa, 0x00, 0x00, 0xE1, 0x80, 0x02};
 8000a40:	4a2c      	ldr	r2, [pc, #176]	; (8000af4 <Make_Connection+0xc8>)
 8000a42:	f107 0310 	add.w	r3, r7, #16
 8000a46:	e892 0003 	ldmia.w	r2, {r0, r1}
 8000a4a:	6018      	str	r0, [r3, #0]
 8000a4c:	3304      	adds	r3, #4
 8000a4e:	8019      	strh	r1, [r3, #0]

    BSP_LED_On(LED2); //To indicate the start of the connection and discovery phase
 8000a50:	2000      	movs	r0, #0
 8000a52:	f001 fc9b 	bl	800238c <BSP_LED_On>

    /*
    Scan_Interval, Scan_Window, Peer_Address_Type, Peer_Address, Own_Address_Type, Conn_Interval_Min,
    Conn_Interval_Max, Conn_Latency, Supervision_Timeout, Conn_Len_Min, Conn_Len_Max
    */
    ret = aci_gap_create_connection(SCAN_P, SCAN_L, PUBLIC_ADDR, bdaddr, PUBLIC_ADDR, CONN_P1, CONN_P2, 0,
 8000a56:	f107 0310 	add.w	r3, r7, #16
 8000a5a:	f44f 62fa 	mov.w	r2, #2000	; 0x7d0
 8000a5e:	9206      	str	r2, [sp, #24]
 8000a60:	f44f 62fa 	mov.w	r2, #2000	; 0x7d0
 8000a64:	9205      	str	r2, [sp, #20]
 8000a66:	223c      	movs	r2, #60	; 0x3c
 8000a68:	9204      	str	r2, [sp, #16]
 8000a6a:	2200      	movs	r2, #0
 8000a6c:	9203      	str	r2, [sp, #12]
 8000a6e:	2228      	movs	r2, #40	; 0x28
 8000a70:	9202      	str	r2, [sp, #8]
 8000a72:	2228      	movs	r2, #40	; 0x28
 8000a74:	9201      	str	r2, [sp, #4]
 8000a76:	2200      	movs	r2, #0
 8000a78:	9200      	str	r2, [sp, #0]
 8000a7a:	2200      	movs	r2, #0
 8000a7c:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8000a80:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 8000a84:	f007 fb9c 	bl	80081c0 <aci_gap_create_connection>
 8000a88:	4603      	mov	r3, r0
 8000a8a:	75fb      	strb	r3, [r7, #23]
                                    SUPERV_TIMEOUT, CONN_L1 , CONN_L2);

    if (ret != 0){
 8000a8c:	7dfb      	ldrb	r3, [r7, #23]
 8000a8e:	2b00      	cmp	r3, #0
 8000a90:	d027      	beq.n	8000ae2 <Make_Connection+0xb6>
      printf("Error while starting connection.\n");
 8000a92:	4819      	ldr	r0, [pc, #100]	; (8000af8 <Make_Connection+0xcc>)
 8000a94:	f009 f810 	bl	8009ab8 <puts>
      HAL_Delay(100);
 8000a98:	2064      	movs	r0, #100	; 0x64
 8000a9a:	f002 f801 	bl	8002aa0 <HAL_Delay>
    */
    ret = aci_gap_set_discoverable(ADV_DATA_TYPE, ADV_INTERV_MIN, ADV_INTERV_MAX, PUBLIC_ADDR,
                                   NO_WHITE_LIST_USE, 13, local_name, 0, NULL, 0, 0);
    PRINTF("%d\n",ret);
  }
}
 8000a9e:	e020      	b.n	8000ae2 <Make_Connection+0xb6>
    const char local_name[] = {AD_TYPE_COMPLETE_LOCAL_NAME,'B','l','u','e','N','R','G','_','C','h','a','t'};
 8000aa0:	4b16      	ldr	r3, [pc, #88]	; (8000afc <Make_Connection+0xd0>)
 8000aa2:	463c      	mov	r4, r7
 8000aa4:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8000aa6:	c407      	stmia	r4!, {r0, r1, r2}
 8000aa8:	7023      	strb	r3, [r4, #0]
    hci_le_set_scan_resp_data(0,NULL);
 8000aaa:	2100      	movs	r1, #0
 8000aac:	2000      	movs	r0, #0
 8000aae:	f008 f8c7 	bl	8008c40 <hci_le_set_scan_resp_data>
    ret = aci_gap_set_discoverable(ADV_DATA_TYPE, ADV_INTERV_MIN, ADV_INTERV_MAX, PUBLIC_ADDR,
 8000ab2:	2300      	movs	r3, #0
 8000ab4:	9306      	str	r3, [sp, #24]
 8000ab6:	2300      	movs	r3, #0
 8000ab8:	9305      	str	r3, [sp, #20]
 8000aba:	2300      	movs	r3, #0
 8000abc:	9304      	str	r3, [sp, #16]
 8000abe:	2300      	movs	r3, #0
 8000ac0:	9303      	str	r3, [sp, #12]
 8000ac2:	463b      	mov	r3, r7
 8000ac4:	9302      	str	r3, [sp, #8]
 8000ac6:	230d      	movs	r3, #13
 8000ac8:	9301      	str	r3, [sp, #4]
 8000aca:	2300      	movs	r3, #0
 8000acc:	9300      	str	r3, [sp, #0]
 8000ace:	2300      	movs	r3, #0
 8000ad0:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8000ad4:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000ad8:	2000      	movs	r0, #0
 8000ada:	f007 fa2b 	bl	8007f34 <aci_gap_set_discoverable>
 8000ade:	4603      	mov	r3, r0
 8000ae0:	75fb      	strb	r3, [r7, #23]
}
 8000ae2:	bf00      	nop
 8000ae4:	371c      	adds	r7, #28
 8000ae6:	46bd      	mov	sp, r7
 8000ae8:	bd90      	pop	{r4, r7, pc}
 8000aea:	bf00      	nop
 8000aec:	200000a6 	.word	0x200000a6
 8000af0:	0800a670 	.word	0x0800a670
 8000af4:	0800a6b0 	.word	0x0800a6b0
 8000af8:	0800a68c 	.word	0x0800a68c
 8000afc:	0800a6b8 	.word	0x0800a6b8

08000b00 <startReadTXCharHandle>:
 * @brief  Discovery TX characteristic handle by UUID 128 bits
 * @param  None
 * @retval None
 */
void startReadTXCharHandle(void)
{
 8000b00:	b590      	push	{r4, r7, lr}
 8000b02:	b087      	sub	sp, #28
 8000b04:	af02      	add	r7, sp, #8
  if (!start_read_tx_char_handle)
 8000b06:	4b0e      	ldr	r3, [pc, #56]	; (8000b40 <startReadTXCharHandle+0x40>)
 8000b08:	781b      	ldrb	r3, [r3, #0]
 8000b0a:	b2db      	uxtb	r3, r3
 8000b0c:	2b00      	cmp	r3, #0
 8000b0e:	d112      	bne.n	8000b36 <startReadTXCharHandle+0x36>
  {
    PRINTF("Start reading TX Char Handle\n");

    const uint8_t charUuid128_TX[16] = {0x66,0x9a,0x0c,0x20,0x00,0x08,0x96,0x9e,0xe2,0x11,0x9e,0xb1,0xe1,0xf2,0x73,0xd9};
 8000b10:	4b0c      	ldr	r3, [pc, #48]	; (8000b44 <startReadTXCharHandle+0x44>)
 8000b12:	463c      	mov	r4, r7
 8000b14:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8000b16:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
    aci_gatt_disc_charac_by_uuid(connection_handle, 0x0001, 0xFFFF, UUID_TYPE_128, charUuid128_TX);
 8000b1a:	4b0b      	ldr	r3, [pc, #44]	; (8000b48 <startReadTXCharHandle+0x48>)
 8000b1c:	881b      	ldrh	r3, [r3, #0]
 8000b1e:	b298      	uxth	r0, r3
 8000b20:	463b      	mov	r3, r7
 8000b22:	9300      	str	r3, [sp, #0]
 8000b24:	2302      	movs	r3, #2
 8000b26:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8000b2a:	2101      	movs	r1, #1
 8000b2c:	f007 fdf0 	bl	8008710 <aci_gatt_disc_charac_by_uuid>
    start_read_tx_char_handle = TRUE;
 8000b30:	4b03      	ldr	r3, [pc, #12]	; (8000b40 <startReadTXCharHandle+0x40>)
 8000b32:	2201      	movs	r2, #1
 8000b34:	701a      	strb	r2, [r3, #0]
  }
}
 8000b36:	bf00      	nop
 8000b38:	3714      	adds	r7, #20
 8000b3a:	46bd      	mov	sp, r7
 8000b3c:	bd90      	pop	{r4, r7, pc}
 8000b3e:	bf00      	nop
 8000b40:	200000af 	.word	0x200000af
 8000b44:	0800a650 	.word	0x0800a650
 8000b48:	200000ac 	.word	0x200000ac

08000b4c <startReadRXCharHandle>:
 * @brief  Discovery RX characteristic handle by UUID 128 bits
 * @param  None
 * @retval None
 */
void startReadRXCharHandle(void)
{
 8000b4c:	b590      	push	{r4, r7, lr}
 8000b4e:	b087      	sub	sp, #28
 8000b50:	af02      	add	r7, sp, #8
  if (!start_read_rx_char_handle)
 8000b52:	4b0e      	ldr	r3, [pc, #56]	; (8000b8c <startReadRXCharHandle+0x40>)
 8000b54:	781b      	ldrb	r3, [r3, #0]
 8000b56:	b2db      	uxtb	r3, r3
 8000b58:	2b00      	cmp	r3, #0
 8000b5a:	d112      	bne.n	8000b82 <startReadRXCharHandle+0x36>
  {
    PRINTF("Start reading RX Char Handle\n");

    const uint8_t charUuid128_RX[16] = {0x66,0x9a,0x0c,0x20,0x00,0x08,0x96,0x9e,0xe2,0x11,0x9e,0xb1,0xe2,0xf2,0x73,0xd9};
 8000b5c:	4b0c      	ldr	r3, [pc, #48]	; (8000b90 <startReadRXCharHandle+0x44>)
 8000b5e:	463c      	mov	r4, r7
 8000b60:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8000b62:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
    aci_gatt_disc_charac_by_uuid(connection_handle, 0x0001, 0xFFFF, UUID_TYPE_128, charUuid128_RX);
 8000b66:	4b0b      	ldr	r3, [pc, #44]	; (8000b94 <startReadRXCharHandle+0x48>)
 8000b68:	881b      	ldrh	r3, [r3, #0]
 8000b6a:	b298      	uxth	r0, r3
 8000b6c:	463b      	mov	r3, r7
 8000b6e:	9300      	str	r3, [sp, #0]
 8000b70:	2302      	movs	r3, #2
 8000b72:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8000b76:	2101      	movs	r1, #1
 8000b78:	f007 fdca 	bl	8008710 <aci_gatt_disc_charac_by_uuid>
    start_read_rx_char_handle = TRUE;
 8000b7c:	4b03      	ldr	r3, [pc, #12]	; (8000b8c <startReadRXCharHandle+0x40>)
 8000b7e:	2201      	movs	r2, #1
 8000b80:	701a      	strb	r2, [r3, #0]
  }
}
 8000b82:	bf00      	nop
 8000b84:	3714      	adds	r7, #20
 8000b86:	46bd      	mov	sp, r7
 8000b88:	bd90      	pop	{r4, r7, pc}
 8000b8a:	bf00      	nop
 8000b8c:	200000b0 	.word	0x200000b0
 8000b90:	0800a660 	.word	0x0800a660
 8000b94:	200000ac 	.word	0x200000ac

08000b98 <receiveData>:
 * @param  data_buffer : pointer to store in received data
 * @param  Nb_bytes : number of bytes to be received
 * @retval None
 */
void receiveData(uint8_t* data_buffer, uint8_t Nb_bytes)
{
 8000b98:	b580      	push	{r7, lr}
 8000b9a:	b084      	sub	sp, #16
 8000b9c:	af00      	add	r7, sp, #0
 8000b9e:	6078      	str	r0, [r7, #4]
 8000ba0:	460b      	mov	r3, r1
 8000ba2:	70fb      	strb	r3, [r7, #3]
  BSP_LED_Toggle(LED2);
 8000ba4:	2000      	movs	r0, #0
 8000ba6:	f001 fc1d 	bl	80023e4 <BSP_LED_Toggle>

  for(int i = 0; i < Nb_bytes; i++) {
 8000baa:	2300      	movs	r3, #0
 8000bac:	60fb      	str	r3, [r7, #12]
 8000bae:	e009      	b.n	8000bc4 <receiveData+0x2c>
    printf("%c", data_buffer[i]);
 8000bb0:	68fb      	ldr	r3, [r7, #12]
 8000bb2:	687a      	ldr	r2, [r7, #4]
 8000bb4:	4413      	add	r3, r2
 8000bb6:	781b      	ldrb	r3, [r3, #0]
 8000bb8:	4618      	mov	r0, r3
 8000bba:	f008 fef9 	bl	80099b0 <putchar>
  for(int i = 0; i < Nb_bytes; i++) {
 8000bbe:	68fb      	ldr	r3, [r7, #12]
 8000bc0:	3301      	adds	r3, #1
 8000bc2:	60fb      	str	r3, [r7, #12]
 8000bc4:	78fb      	ldrb	r3, [r7, #3]
 8000bc6:	68fa      	ldr	r2, [r7, #12]
 8000bc8:	429a      	cmp	r2, r3
 8000bca:	dbf1      	blt.n	8000bb0 <receiveData+0x18>
  }
  fflush(stdout);
 8000bcc:	4b04      	ldr	r3, [pc, #16]	; (8000be0 <receiveData+0x48>)
 8000bce:	681b      	ldr	r3, [r3, #0]
 8000bd0:	689b      	ldr	r3, [r3, #8]
 8000bd2:	4618      	mov	r0, r3
 8000bd4:	f008 fce4 	bl	80095a0 <fflush>
}
 8000bd8:	bf00      	nop
 8000bda:	3710      	adds	r7, #16
 8000bdc:	46bd      	mov	sp, r7
 8000bde:	bd80      	pop	{r7, pc}
 8000be0:	20000024 	.word	0x20000024

08000be4 <sendData>:
 * @param  data_buffer : pointer to data to be sent
 * @param  Nb_bytes : number of bytes to send
 * @retval None
 */
void sendData(uint8_t* data_buffer, uint8_t Nb_bytes)
{
 8000be4:	b580      	push	{r7, lr}
 8000be6:	b084      	sub	sp, #16
 8000be8:	af02      	add	r7, sp, #8
 8000bea:	6078      	str	r0, [r7, #4]
 8000bec:	460b      	mov	r3, r1
 8000bee:	70fb      	strb	r3, [r7, #3]
  if(BLE_Role == SERVER) {
 8000bf0:	4b0f      	ldr	r3, [pc, #60]	; (8000c30 <sendData+0x4c>)
 8000bf2:	781b      	ldrb	r3, [r3, #0]
 8000bf4:	2b01      	cmp	r3, #1
 8000bf6:	d10b      	bne.n	8000c10 <sendData+0x2c>
    aci_gatt_update_char_value(sampleServHandle,TXCharHandle, 0, Nb_bytes, data_buffer);
 8000bf8:	4b0e      	ldr	r3, [pc, #56]	; (8000c34 <sendData+0x50>)
 8000bfa:	8818      	ldrh	r0, [r3, #0]
 8000bfc:	4b0e      	ldr	r3, [pc, #56]	; (8000c38 <sendData+0x54>)
 8000bfe:	8819      	ldrh	r1, [r3, #0]
 8000c00:	78fa      	ldrb	r2, [r7, #3]
 8000c02:	687b      	ldr	r3, [r7, #4]
 8000c04:	9300      	str	r3, [sp, #0]
 8000c06:	4613      	mov	r3, r2
 8000c08:	2200      	movs	r2, #0
 8000c0a:	f007 fcef 	bl	80085ec <aci_gatt_update_char_value>
  }
  else {
    aci_gatt_write_without_response(connection_handle, rx_handle+1, Nb_bytes, data_buffer);
  }
}
 8000c0e:	e00a      	b.n	8000c26 <sendData+0x42>
    aci_gatt_write_without_response(connection_handle, rx_handle+1, Nb_bytes, data_buffer);
 8000c10:	4b0a      	ldr	r3, [pc, #40]	; (8000c3c <sendData+0x58>)
 8000c12:	881b      	ldrh	r3, [r3, #0]
 8000c14:	b298      	uxth	r0, r3
 8000c16:	4b0a      	ldr	r3, [pc, #40]	; (8000c40 <sendData+0x5c>)
 8000c18:	881b      	ldrh	r3, [r3, #0]
 8000c1a:	3301      	adds	r3, #1
 8000c1c:	b299      	uxth	r1, r3
 8000c1e:	78fa      	ldrb	r2, [r7, #3]
 8000c20:	687b      	ldr	r3, [r7, #4]
 8000c22:	f007 fe80 	bl	8008926 <aci_gatt_write_without_response>
}
 8000c26:	bf00      	nop
 8000c28:	3708      	adds	r7, #8
 8000c2a:	46bd      	mov	sp, r7
 8000c2c:	bd80      	pop	{r7, pc}
 8000c2e:	bf00      	nop
 8000c30:	200000a6 	.word	0x200000a6
 8000c34:	200004d2 	.word	0x200004d2
 8000c38:	200004d0 	.word	0x200004d0
 8000c3c:	200000ac 	.word	0x200000ac
 8000c40:	200004ce 	.word	0x200004ce

08000c44 <enableNotification>:
 * @brief  Enable notification
 * @param  None
 * @retval None
 */
void enableNotification(void)
{
 8000c44:	b580      	push	{r7, lr}
 8000c46:	b082      	sub	sp, #8
 8000c48:	af00      	add	r7, sp, #0
  uint8_t client_char_conf_data[] = {0x01, 0x00}; // Enable notifications
 8000c4a:	2301      	movs	r3, #1
 8000c4c:	803b      	strh	r3, [r7, #0]

  uint32_t tickstart = HAL_GetTick();
 8000c4e:	f001 ff1b 	bl	8002a88 <HAL_GetTick>
 8000c52:	6078      	str	r0, [r7, #4]

  while(aci_gatt_write_charac_descriptor(connection_handle, tx_handle+2, 2, client_char_conf_data)==BLE_STATUS_NOT_ALLOWED){
 8000c54:	e008      	b.n	8000c68 <enableNotification+0x24>
    /* Radio is busy */
    if ((HAL_GetTick() - tickstart) > (10*HCI_DEFAULT_TIMEOUT_MS)) break;
 8000c56:	f001 ff17 	bl	8002a88 <HAL_GetTick>
 8000c5a:	4602      	mov	r2, r0
 8000c5c:	687b      	ldr	r3, [r7, #4]
 8000c5e:	1ad3      	subs	r3, r2, r3
 8000c60:	f242 7210 	movw	r2, #10000	; 0x2710
 8000c64:	4293      	cmp	r3, r2
 8000c66:	d80e      	bhi.n	8000c86 <enableNotification+0x42>
  while(aci_gatt_write_charac_descriptor(connection_handle, tx_handle+2, 2, client_char_conf_data)==BLE_STATUS_NOT_ALLOWED){
 8000c68:	4b0b      	ldr	r3, [pc, #44]	; (8000c98 <enableNotification+0x54>)
 8000c6a:	881b      	ldrh	r3, [r3, #0]
 8000c6c:	b298      	uxth	r0, r3
 8000c6e:	4b0b      	ldr	r3, [pc, #44]	; (8000c9c <enableNotification+0x58>)
 8000c70:	881b      	ldrh	r3, [r3, #0]
 8000c72:	3302      	adds	r3, #2
 8000c74:	b299      	uxth	r1, r3
 8000c76:	463b      	mov	r3, r7
 8000c78:	2202      	movs	r2, #2
 8000c7a:	f007 fdd8 	bl	800882e <aci_gatt_write_charac_descriptor>
 8000c7e:	4603      	mov	r3, r0
 8000c80:	2b46      	cmp	r3, #70	; 0x46
 8000c82:	d0e8      	beq.n	8000c56 <enableNotification+0x12>
 8000c84:	e000      	b.n	8000c88 <enableNotification+0x44>
    if ((HAL_GetTick() - tickstart) > (10*HCI_DEFAULT_TIMEOUT_MS)) break;
 8000c86:	bf00      	nop
  }
  notification_enabled = TRUE;
 8000c88:	4b05      	ldr	r3, [pc, #20]	; (8000ca0 <enableNotification+0x5c>)
 8000c8a:	2201      	movs	r2, #1
 8000c8c:	701a      	strb	r2, [r3, #0]
}
 8000c8e:	bf00      	nop
 8000c90:	3708      	adds	r7, #8
 8000c92:	46bd      	mov	sp, r7
 8000c94:	bd80      	pop	{r7, pc}
 8000c96:	bf00      	nop
 8000c98:	200000ac 	.word	0x200000ac
 8000c9c:	200004cc 	.word	0x200004cc
 8000ca0:	200000ae 	.word	0x200000ae

08000ca4 <Attribute_Modified_CB>:
 * @param  data_length : size of the modified attribute data
 * @param  att_data : pointer to the modified attribute data
 * @retval None
 */
void Attribute_Modified_CB(uint16_t handle, uint8_t data_length, uint8_t *att_data)
{
 8000ca4:	b580      	push	{r7, lr}
 8000ca6:	b082      	sub	sp, #8
 8000ca8:	af00      	add	r7, sp, #0
 8000caa:	4603      	mov	r3, r0
 8000cac:	603a      	str	r2, [r7, #0]
 8000cae:	80fb      	strh	r3, [r7, #6]
 8000cb0:	460b      	mov	r3, r1
 8000cb2:	717b      	strb	r3, [r7, #5]
  if(handle == RXCharHandle + 1){
 8000cb4:	88fa      	ldrh	r2, [r7, #6]
 8000cb6:	4b0e      	ldr	r3, [pc, #56]	; (8000cf0 <Attribute_Modified_CB+0x4c>)
 8000cb8:	881b      	ldrh	r3, [r3, #0]
 8000cba:	3301      	adds	r3, #1
 8000cbc:	429a      	cmp	r2, r3
 8000cbe:	d105      	bne.n	8000ccc <Attribute_Modified_CB+0x28>
    receiveData(att_data, data_length);
 8000cc0:	797b      	ldrb	r3, [r7, #5]
 8000cc2:	4619      	mov	r1, r3
 8000cc4:	6838      	ldr	r0, [r7, #0]
 8000cc6:	f7ff ff67 	bl	8000b98 <receiveData>
  } else if (handle == TXCharHandle + 2) {
    if(att_data[0] == 0x01)
      notification_enabled = TRUE;
  }
}
 8000cca:	e00c      	b.n	8000ce6 <Attribute_Modified_CB+0x42>
  } else if (handle == TXCharHandle + 2) {
 8000ccc:	88fa      	ldrh	r2, [r7, #6]
 8000cce:	4b09      	ldr	r3, [pc, #36]	; (8000cf4 <Attribute_Modified_CB+0x50>)
 8000cd0:	881b      	ldrh	r3, [r3, #0]
 8000cd2:	3302      	adds	r3, #2
 8000cd4:	429a      	cmp	r2, r3
 8000cd6:	d106      	bne.n	8000ce6 <Attribute_Modified_CB+0x42>
    if(att_data[0] == 0x01)
 8000cd8:	683b      	ldr	r3, [r7, #0]
 8000cda:	781b      	ldrb	r3, [r3, #0]
 8000cdc:	2b01      	cmp	r3, #1
 8000cde:	d102      	bne.n	8000ce6 <Attribute_Modified_CB+0x42>
      notification_enabled = TRUE;
 8000ce0:	4b05      	ldr	r3, [pc, #20]	; (8000cf8 <Attribute_Modified_CB+0x54>)
 8000ce2:	2201      	movs	r2, #1
 8000ce4:	701a      	strb	r2, [r3, #0]
}
 8000ce6:	bf00      	nop
 8000ce8:	3708      	adds	r7, #8
 8000cea:	46bd      	mov	sp, r7
 8000cec:	bd80      	pop	{r7, pc}
 8000cee:	bf00      	nop
 8000cf0:	200004d4 	.word	0x200004d4
 8000cf4:	200004d0 	.word	0x200004d0
 8000cf8:	200000ae 	.word	0x200000ae

08000cfc <GAP_ConnectionComplete_CB>:
 * @param  addr : Address of peer device
 * @param  handle : Connection handle
 * @retval None
 */
void GAP_ConnectionComplete_CB(uint8_t addr[6], uint16_t handle)
{
 8000cfc:	b580      	push	{r7, lr}
 8000cfe:	b084      	sub	sp, #16
 8000d00:	af00      	add	r7, sp, #0
 8000d02:	6078      	str	r0, [r7, #4]
 8000d04:	460b      	mov	r3, r1
 8000d06:	807b      	strh	r3, [r7, #2]
  connected = TRUE;
 8000d08:	4b11      	ldr	r3, [pc, #68]	; (8000d50 <GAP_ConnectionComplete_CB+0x54>)
 8000d0a:	2201      	movs	r2, #1
 8000d0c:	601a      	str	r2, [r3, #0]
  connection_handle = handle;
 8000d0e:	4a11      	ldr	r2, [pc, #68]	; (8000d54 <GAP_ConnectionComplete_CB+0x58>)
 8000d10:	887b      	ldrh	r3, [r7, #2]
 8000d12:	8013      	strh	r3, [r2, #0]

  printf("Connected to device:");
 8000d14:	4810      	ldr	r0, [pc, #64]	; (8000d58 <GAP_ConnectionComplete_CB+0x5c>)
 8000d16:	f008 fe33 	bl	8009980 <iprintf>
  for(int i = 5; i > 0; i--){
 8000d1a:	2305      	movs	r3, #5
 8000d1c:	60fb      	str	r3, [r7, #12]
 8000d1e:	e00a      	b.n	8000d36 <GAP_ConnectionComplete_CB+0x3a>
    printf("%02X-", addr[i]);
 8000d20:	68fb      	ldr	r3, [r7, #12]
 8000d22:	687a      	ldr	r2, [r7, #4]
 8000d24:	4413      	add	r3, r2
 8000d26:	781b      	ldrb	r3, [r3, #0]
 8000d28:	4619      	mov	r1, r3
 8000d2a:	480c      	ldr	r0, [pc, #48]	; (8000d5c <GAP_ConnectionComplete_CB+0x60>)
 8000d2c:	f008 fe28 	bl	8009980 <iprintf>
  for(int i = 5; i > 0; i--){
 8000d30:	68fb      	ldr	r3, [r7, #12]
 8000d32:	3b01      	subs	r3, #1
 8000d34:	60fb      	str	r3, [r7, #12]
 8000d36:	68fb      	ldr	r3, [r7, #12]
 8000d38:	2b00      	cmp	r3, #0
 8000d3a:	dcf1      	bgt.n	8000d20 <GAP_ConnectionComplete_CB+0x24>
  }
  printf("%02X\n", addr[0]);
 8000d3c:	687b      	ldr	r3, [r7, #4]
 8000d3e:	781b      	ldrb	r3, [r3, #0]
 8000d40:	4619      	mov	r1, r3
 8000d42:	4807      	ldr	r0, [pc, #28]	; (8000d60 <GAP_ConnectionComplete_CB+0x64>)
 8000d44:	f008 fe1c 	bl	8009980 <iprintf>
}
 8000d48:	bf00      	nop
 8000d4a:	3710      	adds	r7, #16
 8000d4c:	46bd      	mov	sp, r7
 8000d4e:	bd80      	pop	{r7, pc}
 8000d50:	200000a8 	.word	0x200000a8
 8000d54:	200000ac 	.word	0x200000ac
 8000d58:	0800a6c8 	.word	0x0800a6c8
 8000d5c:	0800a6e0 	.word	0x0800a6e0
 8000d60:	0800a6e8 	.word	0x0800a6e8

08000d64 <GAP_DisconnectionComplete_CB>:
 * @brief  This function is called when the peer device get disconnected.
 * @param  None
 * @retval None
 */
void GAP_DisconnectionComplete_CB(void)
{
 8000d64:	b580      	push	{r7, lr}
 8000d66:	af00      	add	r7, sp, #0
  connected = FALSE;
 8000d68:	4b0c      	ldr	r3, [pc, #48]	; (8000d9c <GAP_DisconnectionComplete_CB+0x38>)
 8000d6a:	2200      	movs	r2, #0
 8000d6c:	601a      	str	r2, [r3, #0]

  printf("Disconnected\n");
 8000d6e:	480c      	ldr	r0, [pc, #48]	; (8000da0 <GAP_DisconnectionComplete_CB+0x3c>)
 8000d70:	f008 fea2 	bl	8009ab8 <puts>
  /* Make the device connectable again. */
  set_connectable = TRUE;
 8000d74:	4b0b      	ldr	r3, [pc, #44]	; (8000da4 <GAP_DisconnectionComplete_CB+0x40>)
 8000d76:	2201      	movs	r2, #1
 8000d78:	701a      	strb	r2, [r3, #0]
  notification_enabled = FALSE;
 8000d7a:	4b0b      	ldr	r3, [pc, #44]	; (8000da8 <GAP_DisconnectionComplete_CB+0x44>)
 8000d7c:	2200      	movs	r2, #0
 8000d7e:	701a      	strb	r2, [r3, #0]
  start_read_tx_char_handle = FALSE;
 8000d80:	4b0a      	ldr	r3, [pc, #40]	; (8000dac <GAP_DisconnectionComplete_CB+0x48>)
 8000d82:	2200      	movs	r2, #0
 8000d84:	701a      	strb	r2, [r3, #0]
  start_read_rx_char_handle = FALSE;
 8000d86:	4b0a      	ldr	r3, [pc, #40]	; (8000db0 <GAP_DisconnectionComplete_CB+0x4c>)
 8000d88:	2200      	movs	r2, #0
 8000d8a:	701a      	strb	r2, [r3, #0]
  end_read_tx_char_handle = FALSE;
 8000d8c:	4b09      	ldr	r3, [pc, #36]	; (8000db4 <GAP_DisconnectionComplete_CB+0x50>)
 8000d8e:	2200      	movs	r2, #0
 8000d90:	701a      	strb	r2, [r3, #0]
  end_read_rx_char_handle = FALSE;
 8000d92:	4b09      	ldr	r3, [pc, #36]	; (8000db8 <GAP_DisconnectionComplete_CB+0x54>)
 8000d94:	2200      	movs	r2, #0
 8000d96:	701a      	strb	r2, [r3, #0]
}
 8000d98:	bf00      	nop
 8000d9a:	bd80      	pop	{r7, pc}
 8000d9c:	200000a8 	.word	0x200000a8
 8000da0:	0800a6f0 	.word	0x0800a6f0
 8000da4:	20000001 	.word	0x20000001
 8000da8:	200000ae 	.word	0x200000ae
 8000dac:	200000af 	.word	0x200000af
 8000db0:	200000b0 	.word	0x200000b0
 8000db4:	200000b1 	.word	0x200000b1
 8000db8:	200000b2 	.word	0x200000b2

08000dbc <GATT_Notification_CB>:
 * @param  attr_len    Length of attribute value in the notification
 * @param  attr_value  Attribute value in the notification
 * @retval None
 */
void GATT_Notification_CB(uint16_t attr_handle, uint8_t attr_len, uint8_t *attr_value)
{
 8000dbc:	b580      	push	{r7, lr}
 8000dbe:	b082      	sub	sp, #8
 8000dc0:	af00      	add	r7, sp, #0
 8000dc2:	4603      	mov	r3, r0
 8000dc4:	603a      	str	r2, [r7, #0]
 8000dc6:	80fb      	strh	r3, [r7, #6]
 8000dc8:	460b      	mov	r3, r1
 8000dca:	717b      	strb	r3, [r7, #5]
  if (attr_handle == tx_handle+1) {
 8000dcc:	88fa      	ldrh	r2, [r7, #6]
 8000dce:	4b07      	ldr	r3, [pc, #28]	; (8000dec <GATT_Notification_CB+0x30>)
 8000dd0:	881b      	ldrh	r3, [r3, #0]
 8000dd2:	3301      	adds	r3, #1
 8000dd4:	429a      	cmp	r2, r3
 8000dd6:	d104      	bne.n	8000de2 <GATT_Notification_CB+0x26>
    receiveData(attr_value, attr_len);
 8000dd8:	797b      	ldrb	r3, [r7, #5]
 8000dda:	4619      	mov	r1, r3
 8000ddc:	6838      	ldr	r0, [r7, #0]
 8000dde:	f7ff fedb 	bl	8000b98 <receiveData>
  }
}
 8000de2:	bf00      	nop
 8000de4:	3708      	adds	r7, #8
 8000de6:	46bd      	mov	sp, r7
 8000de8:	bd80      	pop	{r7, pc}
 8000dea:	bf00      	nop
 8000dec:	200004cc 	.word	0x200004cc

08000df0 <user_notify>:
 *         parsed.
 * @param  pData  Pointer to the ACI packet
 * @retval None
 */
void user_notify(void * pData)
{
 8000df0:	b5b0      	push	{r4, r5, r7, lr}
 8000df2:	b094      	sub	sp, #80	; 0x50
 8000df4:	af04      	add	r7, sp, #16
 8000df6:	6078      	str	r0, [r7, #4]
  hci_uart_pckt *hci_pckt = pData;
 8000df8:	687b      	ldr	r3, [r7, #4]
 8000dfa:	63fb      	str	r3, [r7, #60]	; 0x3c
  /* obtain event packet */
  hci_event_pckt *event_pckt = (hci_event_pckt*)hci_pckt->data;
 8000dfc:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8000dfe:	3301      	adds	r3, #1
 8000e00:	63bb      	str	r3, [r7, #56]	; 0x38

  if(hci_pckt->type != HCI_EVENT_PKT)
 8000e02:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8000e04:	781b      	ldrb	r3, [r3, #0]
 8000e06:	2b04      	cmp	r3, #4
 8000e08:	f040 8104 	bne.w	8001014 <user_notify+0x224>
    return;

  switch(event_pckt->evt){
 8000e0c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8000e0e:	781b      	ldrb	r3, [r3, #0]
 8000e10:	2bff      	cmp	r3, #255	; 0xff
 8000e12:	d043      	beq.n	8000e9c <user_notify+0xac>
 8000e14:	2bff      	cmp	r3, #255	; 0xff
 8000e16:	f300 8100 	bgt.w	800101a <user_notify+0x22a>
 8000e1a:	2b05      	cmp	r3, #5
 8000e1c:	d002      	beq.n	8000e24 <user_notify+0x34>
 8000e1e:	2b3e      	cmp	r3, #62	; 0x3e
 8000e20:	d003      	beq.n	8000e2a <user_notify+0x3a>
 8000e22:	e0fa      	b.n	800101a <user_notify+0x22a>

  case EVT_DISCONN_COMPLETE:
    {
      GAP_DisconnectionComplete_CB();
 8000e24:	f7ff ff9e 	bl	8000d64 <GAP_DisconnectionComplete_CB>
    }
    break;
 8000e28:	e0f7      	b.n	800101a <user_notify+0x22a>

  case EVT_LE_META_EVENT:
    {
      evt_le_meta_event *evt = (void *)event_pckt->data;
 8000e2a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8000e2c:	3302      	adds	r3, #2
 8000e2e:	623b      	str	r3, [r7, #32]

      switch(evt->subevent){
 8000e30:	6a3b      	ldr	r3, [r7, #32]
 8000e32:	781b      	ldrb	r3, [r3, #0]
 8000e34:	2b01      	cmp	r3, #1
 8000e36:	d002      	beq.n	8000e3e <user_notify+0x4e>
 8000e38:	2b02      	cmp	r3, #2
 8000e3a:	d00e      	beq.n	8000e5a <user_notify+0x6a>
			  printf("RSSI Value is %d\n",rssi_val);
		  }
		  break;
      }
    }
    break;
 8000e3c:	e0ed      	b.n	800101a <user_notify+0x22a>
          evt_le_connection_complete *cc = (void *)evt->data;
 8000e3e:	6a3b      	ldr	r3, [r7, #32]
 8000e40:	3301      	adds	r3, #1
 8000e42:	61bb      	str	r3, [r7, #24]
          GAP_ConnectionComplete_CB(cc->peer_bdaddr, cc->handle);
 8000e44:	69bb      	ldr	r3, [r7, #24]
 8000e46:	1d5a      	adds	r2, r3, #5
 8000e48:	69bb      	ldr	r3, [r7, #24]
 8000e4a:	f8b3 3001 	ldrh.w	r3, [r3, #1]
 8000e4e:	b29b      	uxth	r3, r3
 8000e50:	4619      	mov	r1, r3
 8000e52:	4610      	mov	r0, r2
 8000e54:	f7ff ff52 	bl	8000cfc <GAP_ConnectionComplete_CB>
        break;
 8000e58:	e01f      	b.n	8000e9a <user_notify+0xaa>
			  printf("scanning successful %d\n",ADV_IND);
 8000e5a:	2100      	movs	r1, #0
 8000e5c:	4870      	ldr	r0, [pc, #448]	; (8001020 <user_notify+0x230>)
 8000e5e:	f008 fd8f 	bl	8009980 <iprintf>
			  printf("bluetooth address is %X%X%X%X%X%X\n",cur_report.bdaddr[5],cur_report.bdaddr[4],cur_report.bdaddr[3],cur_report.bdaddr[2],cur_report.bdaddr[1],cur_report.bdaddr[0]);
 8000e62:	7cfb      	ldrb	r3, [r7, #19]
 8000e64:	4618      	mov	r0, r3
 8000e66:	7cbb      	ldrb	r3, [r7, #18]
 8000e68:	461c      	mov	r4, r3
 8000e6a:	7c7b      	ldrb	r3, [r7, #17]
 8000e6c:	461d      	mov	r5, r3
 8000e6e:	7c3b      	ldrb	r3, [r7, #16]
 8000e70:	7bfa      	ldrb	r2, [r7, #15]
 8000e72:	7bb9      	ldrb	r1, [r7, #14]
 8000e74:	9102      	str	r1, [sp, #8]
 8000e76:	9201      	str	r2, [sp, #4]
 8000e78:	9300      	str	r3, [sp, #0]
 8000e7a:	462b      	mov	r3, r5
 8000e7c:	4622      	mov	r2, r4
 8000e7e:	4601      	mov	r1, r0
 8000e80:	4868      	ldr	r0, [pc, #416]	; (8001024 <user_notify+0x234>)
 8000e82:	f008 fd7d 	bl	8009980 <iprintf>
			  signed int rssi_val =  (int)cur_report.data_RSSI & 0b11111111;
 8000e86:	f107 030c 	add.w	r3, r7, #12
 8000e8a:	3309      	adds	r3, #9
 8000e8c:	b2db      	uxtb	r3, r3
 8000e8e:	61fb      	str	r3, [r7, #28]
			  printf("RSSI Value is %d\n",rssi_val);
 8000e90:	69f9      	ldr	r1, [r7, #28]
 8000e92:	4865      	ldr	r0, [pc, #404]	; (8001028 <user_notify+0x238>)
 8000e94:	f008 fd74 	bl	8009980 <iprintf>
		  break;
 8000e98:	bf00      	nop
    break;
 8000e9a:	e0be      	b.n	800101a <user_notify+0x22a>

  case EVT_VENDOR:
    {
      evt_blue_aci *blue_evt = (void*)event_pckt->data;
 8000e9c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8000e9e:	3302      	adds	r3, #2
 8000ea0:	637b      	str	r3, [r7, #52]	; 0x34
      switch(blue_evt->ecode){
 8000ea2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8000ea4:	881b      	ldrh	r3, [r3, #0]
 8000ea6:	b29b      	uxth	r3, r3
 8000ea8:	f6a3 4301 	subw	r3, r3, #3073	; 0xc01
 8000eac:	2b11      	cmp	r3, #17
 8000eae:	f200 80b3 	bhi.w	8001018 <user_notify+0x228>
 8000eb2:	a201      	add	r2, pc, #4	; (adr r2, 8000eb8 <user_notify+0xc8>)
 8000eb4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000eb8:	08000f01 	.word	0x08000f01
 8000ebc:	08001019 	.word	0x08001019
 8000ec0:	08001019 	.word	0x08001019
 8000ec4:	08001019 	.word	0x08001019
 8000ec8:	08001019 	.word	0x08001019
 8000ecc:	08001019 	.word	0x08001019
 8000ed0:	08001019 	.word	0x08001019
 8000ed4:	08001019 	.word	0x08001019
 8000ed8:	08001019 	.word	0x08001019
 8000edc:	08001019 	.word	0x08001019
 8000ee0:	08001019 	.word	0x08001019
 8000ee4:	08001019 	.word	0x08001019
 8000ee8:	08001019 	.word	0x08001019
 8000eec:	08001019 	.word	0x08001019
 8000ef0:	08000f41 	.word	0x08000f41
 8000ef4:	08000fcd 	.word	0x08000fcd
 8000ef8:	08001019 	.word	0x08001019
 8000efc:	08000f63 	.word	0x08000f63

      case EVT_BLUE_GATT_ATTRIBUTE_MODIFIED:
        {
          if (bnrg_expansion_board == IDB05A1) {
 8000f00:	4b4a      	ldr	r3, [pc, #296]	; (800102c <user_notify+0x23c>)
 8000f02:	781b      	ldrb	r3, [r3, #0]
 8000f04:	2b01      	cmp	r3, #1
 8000f06:	d10d      	bne.n	8000f24 <user_notify+0x134>
            evt_gatt_attr_modified_IDB05A1 *evt = (evt_gatt_attr_modified_IDB05A1*)blue_evt->data;
 8000f08:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8000f0a:	3302      	adds	r3, #2
 8000f0c:	627b      	str	r3, [r7, #36]	; 0x24
            Attribute_Modified_CB(evt->attr_handle, evt->data_length, evt->att_data);
 8000f0e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000f10:	885b      	ldrh	r3, [r3, #2]
 8000f12:	b298      	uxth	r0, r3
 8000f14:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000f16:	7919      	ldrb	r1, [r3, #4]
 8000f18:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000f1a:	3307      	adds	r3, #7
 8000f1c:	461a      	mov	r2, r3
 8000f1e:	f7ff fec1 	bl	8000ca4 <Attribute_Modified_CB>
            evt_gatt_attr_modified_IDB04A1 *evt = (evt_gatt_attr_modified_IDB04A1*)blue_evt->data;
            Attribute_Modified_CB(evt->attr_handle, evt->data_length, evt->att_data);
          }

        }
        break;
 8000f22:	e076      	b.n	8001012 <user_notify+0x222>
            evt_gatt_attr_modified_IDB04A1 *evt = (evt_gatt_attr_modified_IDB04A1*)blue_evt->data;
 8000f24:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8000f26:	3302      	adds	r3, #2
 8000f28:	62bb      	str	r3, [r7, #40]	; 0x28
            Attribute_Modified_CB(evt->attr_handle, evt->data_length, evt->att_data);
 8000f2a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8000f2c:	885b      	ldrh	r3, [r3, #2]
 8000f2e:	b298      	uxth	r0, r3
 8000f30:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8000f32:	7919      	ldrb	r1, [r3, #4]
 8000f34:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8000f36:	3305      	adds	r3, #5
 8000f38:	461a      	mov	r2, r3
 8000f3a:	f7ff feb3 	bl	8000ca4 <Attribute_Modified_CB>
        break;
 8000f3e:	e068      	b.n	8001012 <user_notify+0x222>
      case EVT_BLUE_GATT_NOTIFICATION:
        {
          evt_gatt_attr_notification *evt = (evt_gatt_attr_notification*)blue_evt->data;
 8000f40:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8000f42:	3302      	adds	r3, #2
 8000f44:	62fb      	str	r3, [r7, #44]	; 0x2c
          GATT_Notification_CB(evt->attr_handle, evt->event_data_length - 2, evt->attr_value);
 8000f46:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8000f48:	f8b3 3003 	ldrh.w	r3, [r3, #3]
 8000f4c:	b298      	uxth	r0, r3
 8000f4e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8000f50:	789b      	ldrb	r3, [r3, #2]
 8000f52:	3b02      	subs	r3, #2
 8000f54:	b2d9      	uxtb	r1, r3
 8000f56:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8000f58:	3305      	adds	r3, #5
 8000f5a:	461a      	mov	r2, r3
 8000f5c:	f7ff ff2e 	bl	8000dbc <GATT_Notification_CB>
        }
        break;
 8000f60:	e057      	b.n	8001012 <user_notify+0x222>
      case EVT_BLUE_GATT_DISC_READ_CHAR_BY_UUID_RESP:
        if(BLE_Role == CLIENT) {
 8000f62:	4b33      	ldr	r3, [pc, #204]	; (8001030 <user_notify+0x240>)
 8000f64:	781b      	ldrb	r3, [r3, #0]
 8000f66:	2b00      	cmp	r3, #0
 8000f68:	d150      	bne.n	800100c <user_notify+0x21c>
          PRINTF("EVT_BLUE_GATT_DISC_READ_CHAR_BY_UUID_RESP\n");

          evt_gatt_disc_read_char_by_uuid_resp *resp = (void*)blue_evt->data;
 8000f6a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8000f6c:	3302      	adds	r3, #2
 8000f6e:	633b      	str	r3, [r7, #48]	; 0x30

          if (start_read_tx_char_handle && !end_read_tx_char_handle)
 8000f70:	4b30      	ldr	r3, [pc, #192]	; (8001034 <user_notify+0x244>)
 8000f72:	781b      	ldrb	r3, [r3, #0]
 8000f74:	b2db      	uxtb	r3, r3
 8000f76:	2b00      	cmp	r3, #0
 8000f78:	d011      	beq.n	8000f9e <user_notify+0x1ae>
 8000f7a:	4b2f      	ldr	r3, [pc, #188]	; (8001038 <user_notify+0x248>)
 8000f7c:	781b      	ldrb	r3, [r3, #0]
 8000f7e:	b2db      	uxtb	r3, r3
 8000f80:	2b00      	cmp	r3, #0
 8000f82:	d10c      	bne.n	8000f9e <user_notify+0x1ae>
          {
            tx_handle = resp->attr_handle;
 8000f84:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8000f86:	f8b3 3003 	ldrh.w	r3, [r3, #3]
 8000f8a:	b29a      	uxth	r2, r3
 8000f8c:	4b2b      	ldr	r3, [pc, #172]	; (800103c <user_notify+0x24c>)
 8000f8e:	801a      	strh	r2, [r3, #0]
            printf("TX Char Handle %04X\n", tx_handle);
 8000f90:	4b2a      	ldr	r3, [pc, #168]	; (800103c <user_notify+0x24c>)
 8000f92:	881b      	ldrh	r3, [r3, #0]
 8000f94:	4619      	mov	r1, r3
 8000f96:	482a      	ldr	r0, [pc, #168]	; (8001040 <user_notify+0x250>)
 8000f98:	f008 fcf2 	bl	8009980 <iprintf>
          {
            rx_handle = resp->attr_handle;
            printf("RX Char Handle %04X\n", rx_handle);
          }
        }
        break;
 8000f9c:	e036      	b.n	800100c <user_notify+0x21c>
          else if (start_read_rx_char_handle && !end_read_rx_char_handle)
 8000f9e:	4b29      	ldr	r3, [pc, #164]	; (8001044 <user_notify+0x254>)
 8000fa0:	781b      	ldrb	r3, [r3, #0]
 8000fa2:	b2db      	uxtb	r3, r3
 8000fa4:	2b00      	cmp	r3, #0
 8000fa6:	d031      	beq.n	800100c <user_notify+0x21c>
 8000fa8:	4b27      	ldr	r3, [pc, #156]	; (8001048 <user_notify+0x258>)
 8000faa:	781b      	ldrb	r3, [r3, #0]
 8000fac:	b2db      	uxtb	r3, r3
 8000fae:	2b00      	cmp	r3, #0
 8000fb0:	d12c      	bne.n	800100c <user_notify+0x21c>
            rx_handle = resp->attr_handle;
 8000fb2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8000fb4:	f8b3 3003 	ldrh.w	r3, [r3, #3]
 8000fb8:	b29a      	uxth	r2, r3
 8000fba:	4b24      	ldr	r3, [pc, #144]	; (800104c <user_notify+0x25c>)
 8000fbc:	801a      	strh	r2, [r3, #0]
            printf("RX Char Handle %04X\n", rx_handle);
 8000fbe:	4b23      	ldr	r3, [pc, #140]	; (800104c <user_notify+0x25c>)
 8000fc0:	881b      	ldrh	r3, [r3, #0]
 8000fc2:	4619      	mov	r1, r3
 8000fc4:	4822      	ldr	r0, [pc, #136]	; (8001050 <user_notify+0x260>)
 8000fc6:	f008 fcdb 	bl	8009980 <iprintf>
        break;
 8000fca:	e01f      	b.n	800100c <user_notify+0x21c>

      case EVT_BLUE_GATT_PROCEDURE_COMPLETE:
        if(BLE_Role == CLIENT) {
 8000fcc:	4b18      	ldr	r3, [pc, #96]	; (8001030 <user_notify+0x240>)
 8000fce:	781b      	ldrb	r3, [r3, #0]
 8000fd0:	2b00      	cmp	r3, #0
 8000fd2:	d11d      	bne.n	8001010 <user_notify+0x220>
          /* Wait for gatt procedure complete event trigger related to Discovery Charac by UUID */
          //evt_gatt_procedure_complete *pr = (void*)blue_evt->data;

          if (start_read_tx_char_handle && !end_read_tx_char_handle)
 8000fd4:	4b17      	ldr	r3, [pc, #92]	; (8001034 <user_notify+0x244>)
 8000fd6:	781b      	ldrb	r3, [r3, #0]
 8000fd8:	b2db      	uxtb	r3, r3
 8000fda:	2b00      	cmp	r3, #0
 8000fdc:	d008      	beq.n	8000ff0 <user_notify+0x200>
 8000fde:	4b16      	ldr	r3, [pc, #88]	; (8001038 <user_notify+0x248>)
 8000fe0:	781b      	ldrb	r3, [r3, #0]
 8000fe2:	b2db      	uxtb	r3, r3
 8000fe4:	2b00      	cmp	r3, #0
 8000fe6:	d103      	bne.n	8000ff0 <user_notify+0x200>
          {
            end_read_tx_char_handle = TRUE;
 8000fe8:	4b13      	ldr	r3, [pc, #76]	; (8001038 <user_notify+0x248>)
 8000fea:	2201      	movs	r2, #1
 8000fec:	701a      	strb	r2, [r3, #0]
          else if (start_read_rx_char_handle && !end_read_rx_char_handle)
          {
            end_read_rx_char_handle = TRUE;
          }
        }
        break;
 8000fee:	e00f      	b.n	8001010 <user_notify+0x220>
          else if (start_read_rx_char_handle && !end_read_rx_char_handle)
 8000ff0:	4b14      	ldr	r3, [pc, #80]	; (8001044 <user_notify+0x254>)
 8000ff2:	781b      	ldrb	r3, [r3, #0]
 8000ff4:	b2db      	uxtb	r3, r3
 8000ff6:	2b00      	cmp	r3, #0
 8000ff8:	d00a      	beq.n	8001010 <user_notify+0x220>
 8000ffa:	4b13      	ldr	r3, [pc, #76]	; (8001048 <user_notify+0x258>)
 8000ffc:	781b      	ldrb	r3, [r3, #0]
 8000ffe:	b2db      	uxtb	r3, r3
 8001000:	2b00      	cmp	r3, #0
 8001002:	d105      	bne.n	8001010 <user_notify+0x220>
            end_read_rx_char_handle = TRUE;
 8001004:	4b10      	ldr	r3, [pc, #64]	; (8001048 <user_notify+0x258>)
 8001006:	2201      	movs	r2, #1
 8001008:	701a      	strb	r2, [r3, #0]
        break;
 800100a:	e001      	b.n	8001010 <user_notify+0x220>
        break;
 800100c:	bf00      	nop
 800100e:	e003      	b.n	8001018 <user_notify+0x228>
        break;
 8001010:	bf00      	nop
      }
    }
    break;
 8001012:	e001      	b.n	8001018 <user_notify+0x228>
    return;
 8001014:	bf00      	nop
 8001016:	e000      	b.n	800101a <user_notify+0x22a>
    break;
 8001018:	bf00      	nop
  }
}
 800101a:	3740      	adds	r7, #64	; 0x40
 800101c:	46bd      	mov	sp, r7
 800101e:	bdb0      	pop	{r4, r5, r7, pc}
 8001020:	0800a700 	.word	0x0800a700
 8001024:	0800a718 	.word	0x0800a718
 8001028:	0800a73c 	.word	0x0800a73c
 800102c:	200000a4 	.word	0x200000a4
 8001030:	200000a6 	.word	0x200000a6
 8001034:	200000af 	.word	0x200000af
 8001038:	200000b1 	.word	0x200000b1
 800103c:	200004cc 	.word	0x200004cc
 8001040:	0800a750 	.word	0x0800a750
 8001044:	200000b0 	.word	0x200000b0
 8001048:	200000b2 	.word	0x200000b2
 800104c:	200004ce 	.word	0x200004ce
 8001050:	0800a768 	.word	0x0800a768

08001054 <HCI_TL_SPI_Init>:
 *
 * @param  void* Pointer to configuration struct
 * @retval int32_t Status
 */
int32_t HCI_TL_SPI_Init(void* pConf)
{
 8001054:	b580      	push	{r7, lr}
 8001056:	b088      	sub	sp, #32
 8001058:	af00      	add	r7, sp, #0
 800105a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct;

  __HAL_RCC_GPIOA_CLK_ENABLE();
 800105c:	4b1e      	ldr	r3, [pc, #120]	; (80010d8 <HCI_TL_SPI_Init+0x84>)
 800105e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001060:	4a1d      	ldr	r2, [pc, #116]	; (80010d8 <HCI_TL_SPI_Init+0x84>)
 8001062:	f043 0301 	orr.w	r3, r3, #1
 8001066:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001068:	4b1b      	ldr	r3, [pc, #108]	; (80010d8 <HCI_TL_SPI_Init+0x84>)
 800106a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800106c:	f003 0301 	and.w	r3, r3, #1
 8001070:	60bb      	str	r3, [r7, #8]
 8001072:	68bb      	ldr	r3, [r7, #8]

  /* Configure EXTI Line */
  GPIO_InitStruct.Pin = HCI_TL_SPI_EXTI_PIN;
 8001074:	2340      	movs	r3, #64	; 0x40
 8001076:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8001078:	4b18      	ldr	r3, [pc, #96]	; (80010dc <HCI_TL_SPI_Init+0x88>)
 800107a:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800107c:	2300      	movs	r3, #0
 800107e:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(HCI_TL_SPI_EXTI_PORT, &GPIO_InitStruct);
 8001080:	f107 030c 	add.w	r3, r7, #12
 8001084:	4619      	mov	r1, r3
 8001086:	4816      	ldr	r0, [pc, #88]	; (80010e0 <HCI_TL_SPI_Init+0x8c>)
 8001088:	f002 fe92 	bl	8003db0 <HAL_GPIO_Init>

  /* Configure RESET Line */
  GPIO_InitStruct.Pin =  HCI_TL_RST_PIN ;
 800108c:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001090:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001092:	2301      	movs	r3, #1
 8001094:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001096:	2300      	movs	r3, #0
 8001098:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800109a:	2300      	movs	r3, #0
 800109c:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(HCI_TL_RST_PORT, &GPIO_InitStruct);
 800109e:	f107 030c 	add.w	r3, r7, #12
 80010a2:	4619      	mov	r1, r3
 80010a4:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80010a8:	f002 fe82 	bl	8003db0 <HAL_GPIO_Init>

  /* Configure CS */
  GPIO_InitStruct.Pin = HCI_TL_SPI_CS_PIN ;
 80010ac:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80010b0:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80010b2:	2301      	movs	r3, #1
 80010b4:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80010b6:	2300      	movs	r3, #0
 80010b8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80010ba:	2300      	movs	r3, #0
 80010bc:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(HCI_TL_SPI_CS_PORT, &GPIO_InitStruct);
 80010be:	f107 030c 	add.w	r3, r7, #12
 80010c2:	4619      	mov	r1, r3
 80010c4:	4807      	ldr	r0, [pc, #28]	; (80010e4 <HCI_TL_SPI_Init+0x90>)
 80010c6:	f002 fe73 	bl	8003db0 <HAL_GPIO_Init>

  return BSP_SPI3_Init();
 80010ca:	f001 fb83 	bl	80027d4 <BSP_SPI3_Init>
 80010ce:	4603      	mov	r3, r0
}
 80010d0:	4618      	mov	r0, r3
 80010d2:	3720      	adds	r7, #32
 80010d4:	46bd      	mov	sp, r7
 80010d6:	bd80      	pop	{r7, pc}
 80010d8:	40021000 	.word	0x40021000
 80010dc:	10110000 	.word	0x10110000
 80010e0:	48001000 	.word	0x48001000
 80010e4:	48000c00 	.word	0x48000c00

080010e8 <HCI_TL_SPI_DeInit>:
 *
 * @param  None
 * @retval int32_t 0
 */
int32_t HCI_TL_SPI_DeInit(void)
{
 80010e8:	b580      	push	{r7, lr}
 80010ea:	af00      	add	r7, sp, #0
  HAL_GPIO_DeInit(HCI_TL_SPI_EXTI_PORT, HCI_TL_SPI_EXTI_PIN);
 80010ec:	2140      	movs	r1, #64	; 0x40
 80010ee:	4808      	ldr	r0, [pc, #32]	; (8001110 <HCI_TL_SPI_DeInit+0x28>)
 80010f0:	f002 fff0 	bl	80040d4 <HAL_GPIO_DeInit>
  HAL_GPIO_DeInit(HCI_TL_SPI_CS_PORT, HCI_TL_SPI_CS_PIN);
 80010f4:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80010f8:	4806      	ldr	r0, [pc, #24]	; (8001114 <HCI_TL_SPI_DeInit+0x2c>)
 80010fa:	f002 ffeb 	bl	80040d4 <HAL_GPIO_DeInit>
  HAL_GPIO_DeInit(HCI_TL_RST_PORT, HCI_TL_RST_PIN);
 80010fe:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001102:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001106:	f002 ffe5 	bl	80040d4 <HAL_GPIO_DeInit>
  return 0;
 800110a:	2300      	movs	r3, #0
}
 800110c:	4618      	mov	r0, r3
 800110e:	bd80      	pop	{r7, pc}
 8001110:	48001000 	.word	0x48001000
 8001114:	48000c00 	.word	0x48000c00

08001118 <HCI_TL_SPI_Reset>:
 *
 * @param  None
 * @retval int32_t 0
 */
int32_t HCI_TL_SPI_Reset(void)
{
 8001118:	b580      	push	{r7, lr}
 800111a:	af00      	add	r7, sp, #0
  // Deselect CS PIN for BlueNRG to avoid spurious commands
  HAL_GPIO_WritePin(HCI_TL_SPI_CS_PORT, HCI_TL_SPI_CS_PIN, GPIO_PIN_SET);
 800111c:	2201      	movs	r2, #1
 800111e:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001122:	480d      	ldr	r0, [pc, #52]	; (8001158 <HCI_TL_SPI_Reset+0x40>)
 8001124:	f003 f8e0 	bl	80042e8 <HAL_GPIO_WritePin>

  HAL_GPIO_WritePin(HCI_TL_RST_PORT, HCI_TL_RST_PIN, GPIO_PIN_RESET);
 8001128:	2200      	movs	r2, #0
 800112a:	f44f 7180 	mov.w	r1, #256	; 0x100
 800112e:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001132:	f003 f8d9 	bl	80042e8 <HAL_GPIO_WritePin>
  HAL_Delay(5);
 8001136:	2005      	movs	r0, #5
 8001138:	f001 fcb2 	bl	8002aa0 <HAL_Delay>
  HAL_GPIO_WritePin(HCI_TL_RST_PORT, HCI_TL_RST_PIN, GPIO_PIN_SET);
 800113c:	2201      	movs	r2, #1
 800113e:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001142:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001146:	f003 f8cf 	bl	80042e8 <HAL_GPIO_WritePin>
  HAL_Delay(5);
 800114a:	2005      	movs	r0, #5
 800114c:	f001 fca8 	bl	8002aa0 <HAL_Delay>
  return 0;
 8001150:	2300      	movs	r3, #0
}
 8001152:	4618      	mov	r0, r3
 8001154:	bd80      	pop	{r7, pc}
 8001156:	bf00      	nop
 8001158:	48000c00 	.word	0x48000c00

0800115c <HCI_TL_SPI_Receive>:
 * @param  buffer : Buffer where data from SPI are stored
 * @param  size   : Buffer size
 * @retval int32_t: Number of read bytes
 */
int32_t HCI_TL_SPI_Receive(uint8_t* buffer, uint16_t size)
{
 800115c:	b580      	push	{r7, lr}
 800115e:	b088      	sub	sp, #32
 8001160:	af00      	add	r7, sp, #0
 8001162:	6078      	str	r0, [r7, #4]
 8001164:	460b      	mov	r3, r1
 8001166:	807b      	strh	r3, [r7, #2]
  uint16_t byte_count;
  uint8_t len = 0;
 8001168:	2300      	movs	r3, #0
 800116a:	777b      	strb	r3, [r7, #29]
  uint8_t char_ff = 0xff;
 800116c:	23ff      	movs	r3, #255	; 0xff
 800116e:	773b      	strb	r3, [r7, #28]
  volatile uint8_t read_char;

  uint8_t header_master[HEADER_SIZE] = {0x0b, 0x00, 0x00, 0x00, 0x00};
 8001170:	4a26      	ldr	r2, [pc, #152]	; (800120c <HCI_TL_SPI_Receive+0xb0>)
 8001172:	f107 0314 	add.w	r3, r7, #20
 8001176:	e892 0003 	ldmia.w	r2, {r0, r1}
 800117a:	6018      	str	r0, [r3, #0]
 800117c:	3304      	adds	r3, #4
 800117e:	7019      	strb	r1, [r3, #0]
  uint8_t header_slave[HEADER_SIZE];

  /* CS reset */
  HAL_GPIO_WritePin(HCI_TL_SPI_CS_PORT, HCI_TL_SPI_CS_PIN, GPIO_PIN_RESET);
 8001180:	2200      	movs	r2, #0
 8001182:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001186:	4822      	ldr	r0, [pc, #136]	; (8001210 <HCI_TL_SPI_Receive+0xb4>)
 8001188:	f003 f8ae 	bl	80042e8 <HAL_GPIO_WritePin>

  /* Read the header */
  BSP_SPI3_SendRecv(header_master, header_slave, HEADER_SIZE);
 800118c:	f107 010c 	add.w	r1, r7, #12
 8001190:	f107 0314 	add.w	r3, r7, #20
 8001194:	2205      	movs	r2, #5
 8001196:	4618      	mov	r0, r3
 8001198:	f001 fb4c 	bl	8002834 <BSP_SPI3_SendRecv>

  if(header_slave[0] == 0x02)
 800119c:	7b3b      	ldrb	r3, [r7, #12]
 800119e:	2b02      	cmp	r3, #2
 80011a0:	d129      	bne.n	80011f6 <HCI_TL_SPI_Receive+0x9a>
  {
    /* device is ready */
    byte_count = (header_slave[4] << 8)| header_slave[3];
 80011a2:	7c3b      	ldrb	r3, [r7, #16]
 80011a4:	021b      	lsls	r3, r3, #8
 80011a6:	b21a      	sxth	r2, r3
 80011a8:	7bfb      	ldrb	r3, [r7, #15]
 80011aa:	b21b      	sxth	r3, r3
 80011ac:	4313      	orrs	r3, r2
 80011ae:	b21b      	sxth	r3, r3
 80011b0:	83fb      	strh	r3, [r7, #30]

    if(byte_count > 0)
 80011b2:	8bfb      	ldrh	r3, [r7, #30]
 80011b4:	2b00      	cmp	r3, #0
 80011b6:	d01e      	beq.n	80011f6 <HCI_TL_SPI_Receive+0x9a>
    {
      /* avoid to read more data than the size of the buffer */
      if (byte_count > size){
 80011b8:	8bfa      	ldrh	r2, [r7, #30]
 80011ba:	887b      	ldrh	r3, [r7, #2]
 80011bc:	429a      	cmp	r2, r3
 80011be:	d901      	bls.n	80011c4 <HCI_TL_SPI_Receive+0x68>
        byte_count = size;
 80011c0:	887b      	ldrh	r3, [r7, #2]
 80011c2:	83fb      	strh	r3, [r7, #30]
      }

      for(len = 0; len < byte_count; len++)
 80011c4:	2300      	movs	r3, #0
 80011c6:	777b      	strb	r3, [r7, #29]
 80011c8:	e010      	b.n	80011ec <HCI_TL_SPI_Receive+0x90>
      {
        BSP_SPI3_SendRecv(&char_ff, (uint8_t*)&read_char, 1);
 80011ca:	f107 011b 	add.w	r1, r7, #27
 80011ce:	f107 031c 	add.w	r3, r7, #28
 80011d2:	2201      	movs	r2, #1
 80011d4:	4618      	mov	r0, r3
 80011d6:	f001 fb2d 	bl	8002834 <BSP_SPI3_SendRecv>
        buffer[len] = read_char;
 80011da:	7f7b      	ldrb	r3, [r7, #29]
 80011dc:	687a      	ldr	r2, [r7, #4]
 80011de:	4413      	add	r3, r2
 80011e0:	7efa      	ldrb	r2, [r7, #27]
 80011e2:	b2d2      	uxtb	r2, r2
 80011e4:	701a      	strb	r2, [r3, #0]
      for(len = 0; len < byte_count; len++)
 80011e6:	7f7b      	ldrb	r3, [r7, #29]
 80011e8:	3301      	adds	r3, #1
 80011ea:	777b      	strb	r3, [r7, #29]
 80011ec:	7f7b      	ldrb	r3, [r7, #29]
 80011ee:	b29b      	uxth	r3, r3
 80011f0:	8bfa      	ldrh	r2, [r7, #30]
 80011f2:	429a      	cmp	r2, r3
 80011f4:	d8e9      	bhi.n	80011ca <HCI_TL_SPI_Receive+0x6e>
      }
    }
  }
  /* Release CS line */
  HAL_GPIO_WritePin(HCI_TL_SPI_CS_PORT, HCI_TL_SPI_CS_PIN, GPIO_PIN_SET);
 80011f6:	2201      	movs	r2, #1
 80011f8:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80011fc:	4804      	ldr	r0, [pc, #16]	; (8001210 <HCI_TL_SPI_Receive+0xb4>)
 80011fe:	f003 f873 	bl	80042e8 <HAL_GPIO_WritePin>
    }
    PRINT_CSV("\n");
  }
#endif

  return len;
 8001202:	7f7b      	ldrb	r3, [r7, #29]
}
 8001204:	4618      	mov	r0, r3
 8001206:	3720      	adds	r7, #32
 8001208:	46bd      	mov	sp, r7
 800120a:	bd80      	pop	{r7, pc}
 800120c:	0800a780 	.word	0x0800a780
 8001210:	48000c00 	.word	0x48000c00

08001214 <HCI_TL_SPI_Send>:
 * @param  buffer : data buffer to be written
 * @param  size   : size of first data buffer to be written
 * @retval int32_t: Number of read bytes
 */
int32_t HCI_TL_SPI_Send(uint8_t* buffer, uint16_t size)
{
 8001214:	b580      	push	{r7, lr}
 8001216:	b088      	sub	sp, #32
 8001218:	af00      	add	r7, sp, #0
 800121a:	6078      	str	r0, [r7, #4]
 800121c:	460b      	mov	r3, r1
 800121e:	807b      	strh	r3, [r7, #2]
  int32_t result;

  uint8_t header_master[HEADER_SIZE] = {0x0a, 0x00, 0x00, 0x00, 0x00};
 8001220:	4a24      	ldr	r2, [pc, #144]	; (80012b4 <HCI_TL_SPI_Send+0xa0>)
 8001222:	f107 0310 	add.w	r3, r7, #16
 8001226:	e892 0003 	ldmia.w	r2, {r0, r1}
 800122a:	6018      	str	r0, [r3, #0]
 800122c:	3304      	adds	r3, #4
 800122e:	7019      	strb	r1, [r3, #0]
  uint8_t header_slave[HEADER_SIZE];

  static uint8_t read_char_buf[MAX_BUFFER_SIZE];
  uint32_t tickstart = HAL_GetTick();
 8001230:	f001 fc2a 	bl	8002a88 <HAL_GetTick>
 8001234:	61b8      	str	r0, [r7, #24]

  do
  {
    result = 0;
 8001236:	2300      	movs	r3, #0
 8001238:	61fb      	str	r3, [r7, #28]

    /* CS reset */
    HAL_GPIO_WritePin(HCI_TL_SPI_CS_PORT, HCI_TL_SPI_CS_PIN, GPIO_PIN_RESET);
 800123a:	2200      	movs	r2, #0
 800123c:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001240:	481d      	ldr	r0, [pc, #116]	; (80012b8 <HCI_TL_SPI_Send+0xa4>)
 8001242:	f003 f851 	bl	80042e8 <HAL_GPIO_WritePin>

    /* Read header */
    BSP_SPI3_SendRecv(header_master, header_slave, HEADER_SIZE);
 8001246:	f107 0108 	add.w	r1, r7, #8
 800124a:	f107 0310 	add.w	r3, r7, #16
 800124e:	2205      	movs	r2, #5
 8001250:	4618      	mov	r0, r3
 8001252:	f001 faef 	bl	8002834 <BSP_SPI3_SendRecv>

    if(header_slave[0] == 0x02)
 8001256:	7a3b      	ldrb	r3, [r7, #8]
 8001258:	2b02      	cmp	r3, #2
 800125a:	d10f      	bne.n	800127c <HCI_TL_SPI_Send+0x68>
    {
      /* SPI is ready */
      if(header_slave[1] >= size)
 800125c:	7a7b      	ldrb	r3, [r7, #9]
 800125e:	b29b      	uxth	r3, r3
 8001260:	887a      	ldrh	r2, [r7, #2]
 8001262:	429a      	cmp	r2, r3
 8001264:	d806      	bhi.n	8001274 <HCI_TL_SPI_Send+0x60>
      {
        BSP_SPI3_SendRecv(buffer, read_char_buf, size);
 8001266:	887b      	ldrh	r3, [r7, #2]
 8001268:	461a      	mov	r2, r3
 800126a:	4914      	ldr	r1, [pc, #80]	; (80012bc <HCI_TL_SPI_Send+0xa8>)
 800126c:	6878      	ldr	r0, [r7, #4]
 800126e:	f001 fae1 	bl	8002834 <BSP_SPI3_SendRecv>
 8001272:	e006      	b.n	8001282 <HCI_TL_SPI_Send+0x6e>
      }
      else
      {
        /* Buffer is too small */
        result = -2;
 8001274:	f06f 0301 	mvn.w	r3, #1
 8001278:	61fb      	str	r3, [r7, #28]
 800127a:	e002      	b.n	8001282 <HCI_TL_SPI_Send+0x6e>
      }
    } else {
      /* SPI is not ready */
      result = -1;
 800127c:	f04f 33ff 	mov.w	r3, #4294967295
 8001280:	61fb      	str	r3, [r7, #28]
    }

    /* Release CS line */
    HAL_GPIO_WritePin(HCI_TL_SPI_CS_PORT, HCI_TL_SPI_CS_PIN, GPIO_PIN_SET);
 8001282:	2201      	movs	r2, #1
 8001284:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001288:	480b      	ldr	r0, [pc, #44]	; (80012b8 <HCI_TL_SPI_Send+0xa4>)
 800128a:	f003 f82d 	bl	80042e8 <HAL_GPIO_WritePin>

    if((HAL_GetTick() - tickstart) > TIMEOUT_DURATION)
 800128e:	f001 fbfb 	bl	8002a88 <HAL_GetTick>
 8001292:	4602      	mov	r2, r0
 8001294:	69bb      	ldr	r3, [r7, #24]
 8001296:	1ad3      	subs	r3, r2, r3
 8001298:	2b0f      	cmp	r3, #15
 800129a:	d903      	bls.n	80012a4 <HCI_TL_SPI_Send+0x90>
    {
      result = -3;
 800129c:	f06f 0302 	mvn.w	r3, #2
 80012a0:	61fb      	str	r3, [r7, #28]
      break;
 80012a2:	e002      	b.n	80012aa <HCI_TL_SPI_Send+0x96>
    }
  } while(result < 0);
 80012a4:	69fb      	ldr	r3, [r7, #28]
 80012a6:	2b00      	cmp	r3, #0
 80012a8:	dbc5      	blt.n	8001236 <HCI_TL_SPI_Send+0x22>

  return result;
 80012aa:	69fb      	ldr	r3, [r7, #28]
}
 80012ac:	4618      	mov	r0, r3
 80012ae:	3720      	adds	r7, #32
 80012b0:	46bd      	mov	sp, r7
 80012b2:	bd80      	pop	{r7, pc}
 80012b4:	0800a788 	.word	0x0800a788
 80012b8:	48000c00 	.word	0x48000c00
 80012bc:	200000b4 	.word	0x200000b4

080012c0 <IsDataAvailable>:
 *
 * @param  None
 * @retval int32_t: 1 if data are present, 0 otherwise
 */
static int32_t IsDataAvailable(void)
{
 80012c0:	b580      	push	{r7, lr}
 80012c2:	af00      	add	r7, sp, #0
  return (HAL_GPIO_ReadPin(HCI_TL_SPI_EXTI_PORT, HCI_TL_SPI_EXTI_PIN) == GPIO_PIN_SET);
 80012c4:	2140      	movs	r1, #64	; 0x40
 80012c6:	4805      	ldr	r0, [pc, #20]	; (80012dc <IsDataAvailable+0x1c>)
 80012c8:	f002 fff6 	bl	80042b8 <HAL_GPIO_ReadPin>
 80012cc:	4603      	mov	r3, r0
 80012ce:	2b01      	cmp	r3, #1
 80012d0:	bf0c      	ite	eq
 80012d2:	2301      	moveq	r3, #1
 80012d4:	2300      	movne	r3, #0
 80012d6:	b2db      	uxtb	r3, r3
}
 80012d8:	4618      	mov	r0, r3
 80012da:	bd80      	pop	{r7, pc}
 80012dc:	48001000 	.word	0x48001000

080012e0 <hci_tl_lowlevel_init>:
 *
 * @param  None
 * @retval None
 */
void hci_tl_lowlevel_init(void)
{
 80012e0:	b580      	push	{r7, lr}
 80012e2:	b088      	sub	sp, #32
 80012e4:	af00      	add	r7, sp, #0

  /* USER CODE END hci_tl_lowlevel_init 1 */
  tHciIO fops;

  /* Register IO bus services */
  fops.Init    = HCI_TL_SPI_Init;
 80012e6:	4b12      	ldr	r3, [pc, #72]	; (8001330 <hci_tl_lowlevel_init+0x50>)
 80012e8:	607b      	str	r3, [r7, #4]
  fops.DeInit  = HCI_TL_SPI_DeInit;
 80012ea:	4b12      	ldr	r3, [pc, #72]	; (8001334 <hci_tl_lowlevel_init+0x54>)
 80012ec:	60bb      	str	r3, [r7, #8]
  fops.Send    = HCI_TL_SPI_Send;
 80012ee:	4b12      	ldr	r3, [pc, #72]	; (8001338 <hci_tl_lowlevel_init+0x58>)
 80012f0:	617b      	str	r3, [r7, #20]
  fops.Receive = HCI_TL_SPI_Receive;
 80012f2:	4b12      	ldr	r3, [pc, #72]	; (800133c <hci_tl_lowlevel_init+0x5c>)
 80012f4:	613b      	str	r3, [r7, #16]
  fops.Reset   = HCI_TL_SPI_Reset;
 80012f6:	4b12      	ldr	r3, [pc, #72]	; (8001340 <hci_tl_lowlevel_init+0x60>)
 80012f8:	60fb      	str	r3, [r7, #12]
  fops.GetTick = BSP_GetTick;
 80012fa:	4b12      	ldr	r3, [pc, #72]	; (8001344 <hci_tl_lowlevel_init+0x64>)
 80012fc:	61fb      	str	r3, [r7, #28]

  hci_register_io_bus (&fops);
 80012fe:	1d3b      	adds	r3, r7, #4
 8001300:	4618      	mov	r0, r3
 8001302:	f007 fdbb 	bl	8008e7c <hci_register_io_bus>
  /* USER CODE BEGIN hci_tl_lowlevel_init 2 */

  /* USER CODE END hci_tl_lowlevel_init 2 */

  /* Register event irq handler */
  HAL_EXTI_GetHandle(&hexti6, EXTI_LINE_6);
 8001306:	4910      	ldr	r1, [pc, #64]	; (8001348 <hci_tl_lowlevel_init+0x68>)
 8001308:	4810      	ldr	r0, [pc, #64]	; (800134c <hci_tl_lowlevel_init+0x6c>)
 800130a:	f002 fd0d 	bl	8003d28 <HAL_EXTI_GetHandle>
  HAL_EXTI_RegisterCallback(&hexti6, HAL_EXTI_COMMON_CB_ID, hci_tl_lowlevel_isr);
 800130e:	4a10      	ldr	r2, [pc, #64]	; (8001350 <hci_tl_lowlevel_init+0x70>)
 8001310:	2100      	movs	r1, #0
 8001312:	480e      	ldr	r0, [pc, #56]	; (800134c <hci_tl_lowlevel_init+0x6c>)
 8001314:	f002 fcee 	bl	8003cf4 <HAL_EXTI_RegisterCallback>
  HAL_NVIC_SetPriority(EXTI9_5_IRQn, 0, 0);
 8001318:	2200      	movs	r2, #0
 800131a:	2100      	movs	r1, #0
 800131c:	2017      	movs	r0, #23
 800131e:	f002 fba6 	bl	8003a6e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 8001322:	2017      	movs	r0, #23
 8001324:	f002 fbbf 	bl	8003aa6 <HAL_NVIC_EnableIRQ>

  /* USER CODE BEGIN hci_tl_lowlevel_init 3 */

  /* USER CODE END hci_tl_lowlevel_init 3 */

}
 8001328:	bf00      	nop
 800132a:	3720      	adds	r7, #32
 800132c:	46bd      	mov	sp, r7
 800132e:	bd80      	pop	{r7, pc}
 8001330:	08001055 	.word	0x08001055
 8001334:	080010e9 	.word	0x080010e9
 8001338:	08001215 	.word	0x08001215
 800133c:	0800115d 	.word	0x0800115d
 8001340:	08001119 	.word	0x08001119
 8001344:	08002875 	.word	0x08002875
 8001348:	16000006 	.word	0x16000006
 800134c:	200004d8 	.word	0x200004d8
 8001350:	08001355 	.word	0x08001355

08001354 <hci_tl_lowlevel_isr>:
  *
  * @param  None
  * @retval None
  */
void hci_tl_lowlevel_isr(void)
{
 8001354:	b580      	push	{r7, lr}
 8001356:	af00      	add	r7, sp, #0
  /* Call hci_notify_asynch_evt() */
  while(IsDataAvailable())
 8001358:	e005      	b.n	8001366 <hci_tl_lowlevel_isr+0x12>
  {
    if (hci_notify_asynch_evt(NULL))
 800135a:	2000      	movs	r0, #0
 800135c:	f007 fef4 	bl	8009148 <hci_notify_asynch_evt>
 8001360:	4603      	mov	r3, r0
 8001362:	2b00      	cmp	r3, #0
 8001364:	d105      	bne.n	8001372 <hci_tl_lowlevel_isr+0x1e>
  while(IsDataAvailable())
 8001366:	f7ff ffab 	bl	80012c0 <IsDataAvailable>
 800136a:	4603      	mov	r3, r0
 800136c:	2b00      	cmp	r3, #0
 800136e:	d1f4      	bne.n	800135a <hci_tl_lowlevel_isr+0x6>
 8001370:	e000      	b.n	8001374 <hci_tl_lowlevel_isr+0x20>
    {
      return;
 8001372:	bf00      	nop
  }

  /* USER CODE BEGIN hci_tl_lowlevel_isr */

  /* USER CODE END hci_tl_lowlevel_isr */
}
 8001374:	bd80      	pop	{r7, pc}

08001376 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001376:	b580      	push	{r7, lr}
 8001378:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800137a:	f001 fb1d 	bl	80029b8 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800137e:	f000 f819 	bl	80013b4 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001382:	f000 fb17 	bl	80019b4 <MX_GPIO_Init>
  MX_ADC1_Init();
 8001386:	f000 f8c3 	bl	8001510 <MX_ADC1_Init>
  MX_DFSDM1_Init();
 800138a:	f000 f925 	bl	80015d8 <MX_DFSDM1_Init>
  MX_I2C1_Init();
 800138e:	f000 f95b 	bl	8001648 <MX_I2C1_Init>
  MX_I2C2_Init();
 8001392:	f000 f999 	bl	80016c8 <MX_I2C2_Init>
  MX_OCTOSPI1_Init();
 8001396:	f000 f9d7 	bl	8001748 <MX_OCTOSPI1_Init>
  MX_USART3_UART_Init();
 800139a:	f000 fab7 	bl	800190c <MX_USART3_UART_Init>
  MX_USB_OTG_FS_USB_Init();
 800139e:	f000 fb01 	bl	80019a4 <MX_USB_OTG_FS_USB_Init>
  MX_SPI1_Init();
 80013a2:	f000 fa27 	bl	80017f4 <MX_SPI1_Init>
  MX_USART2_UART_Init();
 80013a6:	f000 fa63 	bl	8001870 <MX_USART2_UART_Init>
  MX_BlueNRG_MS_Init();
 80013aa:	f7ff f8f5 	bl	8000598 <MX_BlueNRG_MS_Init>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
    /* USER CODE END WHILE */
  MX_BlueNRG_MS_Process();
 80013ae:	f7ff fa15 	bl	80007dc <MX_BlueNRG_MS_Process>
 80013b2:	e7fc      	b.n	80013ae <main+0x38>

080013b4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80013b4:	b580      	push	{r7, lr}
 80013b6:	b0bc      	sub	sp, #240	; 0xf0
 80013b8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80013ba:	f107 03ac 	add.w	r3, r7, #172	; 0xac
 80013be:	2244      	movs	r2, #68	; 0x44
 80013c0:	2100      	movs	r1, #0
 80013c2:	4618      	mov	r0, r3
 80013c4:	f008 fa29 	bl	800981a <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80013c8:	f107 0398 	add.w	r3, r7, #152	; 0x98
 80013cc:	2200      	movs	r2, #0
 80013ce:	601a      	str	r2, [r3, #0]
 80013d0:	605a      	str	r2, [r3, #4]
 80013d2:	609a      	str	r2, [r3, #8]
 80013d4:	60da      	str	r2, [r3, #12]
 80013d6:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80013d8:	1d3b      	adds	r3, r7, #4
 80013da:	2294      	movs	r2, #148	; 0x94
 80013dc:	2100      	movs	r1, #0
 80013de:	4618      	mov	r0, r3
 80013e0:	f008 fa1b 	bl	800981a <memset>

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1_BOOST) != HAL_OK)
 80013e4:	2000      	movs	r0, #0
 80013e6:	f003 fe21 	bl	800502c <HAL_PWREx_ControlVoltageScaling>
 80013ea:	4603      	mov	r3, r0
 80013ec:	2b00      	cmp	r3, #0
 80013ee:	d001      	beq.n	80013f4 <SystemClock_Config+0x40>
  {
    Error_Handler();
 80013f0:	f000 fc28 	bl	8001c44 <Error_Handler>
  }
  /** Configure LSE Drive Capability
  */
  HAL_PWR_EnableBkUpAccess();
 80013f4:	f003 fdea 	bl	8004fcc <HAL_PWR_EnableBkUpAccess>
  __HAL_RCC_LSEDRIVE_CONFIG(RCC_LSEDRIVE_LOW);
 80013f8:	4b43      	ldr	r3, [pc, #268]	; (8001508 <SystemClock_Config+0x154>)
 80013fa:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80013fe:	4a42      	ldr	r2, [pc, #264]	; (8001508 <SystemClock_Config+0x154>)
 8001400:	f023 0318 	bic.w	r3, r3, #24
 8001404:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_LSE|RCC_OSCILLATORTYPE_MSI;
 8001408:	2314      	movs	r3, #20
 800140a:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
  RCC_OscInitStruct.LSEState = RCC_LSE_ON;
 800140e:	2301      	movs	r3, #1
 8001410:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 8001414:	2301      	movs	r3, #1
 8001416:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
  RCC_OscInitStruct.MSICalibrationValue = 0;
 800141a:	2300      	movs	r3, #0
 800141c:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_6;
 8001420:	2360      	movs	r3, #96	; 0x60
 8001422:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001426:	2302      	movs	r3, #2
 8001428:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_MSI;
 800142c:	2301      	movs	r3, #1
 800142e:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  RCC_OscInitStruct.PLL.PLLM = 1;
 8001432:	2301      	movs	r3, #1
 8001434:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
  RCC_OscInitStruct.PLL.PLLN = 60;
 8001438:	233c      	movs	r3, #60	; 0x3c
 800143a:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 800143e:	2302      	movs	r3, #2
 8001440:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8001444:	2302      	movs	r3, #2
 8001446:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 800144a:	2302      	movs	r3, #2
 800144c:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001450:	f107 03ac 	add.w	r3, r7, #172	; 0xac
 8001454:	4618      	mov	r0, r3
 8001456:	f003 fe8d 	bl	8005174 <HAL_RCC_OscConfig>
 800145a:	4603      	mov	r3, r0
 800145c:	2b00      	cmp	r3, #0
 800145e:	d001      	beq.n	8001464 <SystemClock_Config+0xb0>
  {
    Error_Handler();
 8001460:	f000 fbf0 	bl	8001c44 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001464:	230f      	movs	r3, #15
 8001466:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800146a:	2303      	movs	r3, #3
 800146c:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001470:	2300      	movs	r3, #0
 8001472:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8001476:	2300      	movs	r3, #0
 8001478:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800147c:	2300      	movs	r3, #0
 800147e:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8001482:	f107 0398 	add.w	r3, r7, #152	; 0x98
 8001486:	2105      	movs	r1, #5
 8001488:	4618      	mov	r0, r3
 800148a:	f004 fa99 	bl	80059c0 <HAL_RCC_ClockConfig>
 800148e:	4603      	mov	r3, r0
 8001490:	2b00      	cmp	r3, #0
 8001492:	d001      	beq.n	8001498 <SystemClock_Config+0xe4>
  {
    Error_Handler();
 8001494:	f000 fbd6 	bl	8001c44 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1|RCC_PERIPHCLK_USART2
 8001498:	4b1c      	ldr	r3, [pc, #112]	; (800150c <SystemClock_Config+0x158>)
 800149a:	607b      	str	r3, [r7, #4]
                              |RCC_PERIPHCLK_USART3|RCC_PERIPHCLK_I2C1
                              |RCC_PERIPHCLK_I2C2|RCC_PERIPHCLK_DFSDM1
                              |RCC_PERIPHCLK_USB|RCC_PERIPHCLK_ADC
                              |RCC_PERIPHCLK_OSPI;
  PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 800149c:	2300      	movs	r3, #0
 800149e:	643b      	str	r3, [r7, #64]	; 0x40
  PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 80014a0:	2300      	movs	r3, #0
 80014a2:	647b      	str	r3, [r7, #68]	; 0x44
  PeriphClkInit.Usart3ClockSelection = RCC_USART3CLKSOURCE_PCLK1;
 80014a4:	2300      	movs	r3, #0
 80014a6:	64bb      	str	r3, [r7, #72]	; 0x48
  PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 80014a8:	2300      	movs	r3, #0
 80014aa:	65bb      	str	r3, [r7, #88]	; 0x58
  PeriphClkInit.I2c2ClockSelection = RCC_I2C2CLKSOURCE_PCLK1;
 80014ac:	2300      	movs	r3, #0
 80014ae:	65fb      	str	r3, [r7, #92]	; 0x5c
  PeriphClkInit.AdcClockSelection = RCC_ADCCLKSOURCE_PLLSAI1;
 80014b0:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 80014b4:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
  PeriphClkInit.Dfsdm1ClockSelection = RCC_DFSDM1CLKSOURCE_PCLK;
 80014b8:	2300      	movs	r3, #0
 80014ba:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
  PeriphClkInit.OspiClockSelection = RCC_OSPICLKSOURCE_SYSCLK;
 80014be:	2300      	movs	r3, #0
 80014c0:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
  PeriphClkInit.UsbClockSelection = RCC_USBCLKSOURCE_PLLSAI1;
 80014c4:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 80014c8:	67bb      	str	r3, [r7, #120]	; 0x78
  PeriphClkInit.PLLSAI1.PLLSAI1Source = RCC_PLLSOURCE_MSI;
 80014ca:	2301      	movs	r3, #1
 80014cc:	60bb      	str	r3, [r7, #8]
  PeriphClkInit.PLLSAI1.PLLSAI1M = 1;
 80014ce:	2301      	movs	r3, #1
 80014d0:	60fb      	str	r3, [r7, #12]
  PeriphClkInit.PLLSAI1.PLLSAI1N = 24;
 80014d2:	2318      	movs	r3, #24
 80014d4:	613b      	str	r3, [r7, #16]
  PeriphClkInit.PLLSAI1.PLLSAI1P = RCC_PLLP_DIV2;
 80014d6:	2302      	movs	r3, #2
 80014d8:	617b      	str	r3, [r7, #20]
  PeriphClkInit.PLLSAI1.PLLSAI1Q = RCC_PLLQ_DIV2;
 80014da:	2302      	movs	r3, #2
 80014dc:	61bb      	str	r3, [r7, #24]
  PeriphClkInit.PLLSAI1.PLLSAI1R = RCC_PLLR_DIV2;
 80014de:	2302      	movs	r3, #2
 80014e0:	61fb      	str	r3, [r7, #28]
  PeriphClkInit.PLLSAI1.PLLSAI1ClockOut = RCC_PLLSAI1_48M2CLK|RCC_PLLSAI1_ADC1CLK;
 80014e2:	f04f 7388 	mov.w	r3, #17825792	; 0x1100000
 80014e6:	623b      	str	r3, [r7, #32]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80014e8:	1d3b      	adds	r3, r7, #4
 80014ea:	4618      	mov	r0, r3
 80014ec:	f004 fd1a 	bl	8005f24 <HAL_RCCEx_PeriphCLKConfig>
 80014f0:	4603      	mov	r3, r0
 80014f2:	2b00      	cmp	r3, #0
 80014f4:	d001      	beq.n	80014fa <SystemClock_Config+0x146>
  {
    Error_Handler();
 80014f6:	f000 fba5 	bl	8001c44 <Error_Handler>
  }
  /** Enable MSI Auto calibration
  */
  HAL_RCCEx_EnableMSIPLLMode();
 80014fa:	f005 f843 	bl	8006584 <HAL_RCCEx_EnableMSIPLLMode>
}
 80014fe:	bf00      	nop
 8001500:	37f0      	adds	r7, #240	; 0xf0
 8001502:	46bd      	mov	sp, r7
 8001504:	bd80      	pop	{r7, pc}
 8001506:	bf00      	nop
 8001508:	40021000 	.word	0x40021000
 800150c:	010160c7 	.word	0x010160c7

08001510 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8001510:	b580      	push	{r7, lr}
 8001512:	b086      	sub	sp, #24
 8001514:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8001516:	463b      	mov	r3, r7
 8001518:	2200      	movs	r2, #0
 800151a:	601a      	str	r2, [r3, #0]
 800151c:	605a      	str	r2, [r3, #4]
 800151e:	609a      	str	r2, [r3, #8]
 8001520:	60da      	str	r2, [r3, #12]
 8001522:	611a      	str	r2, [r3, #16]
 8001524:	615a      	str	r2, [r3, #20]
  /* USER CODE BEGIN ADC1_Init 1 */

  /* USER CODE END ADC1_Init 1 */
  /** Common config
  */
  hadc1.Instance = ADC1;
 8001526:	4b29      	ldr	r3, [pc, #164]	; (80015cc <MX_ADC1_Init+0xbc>)
 8001528:	4a29      	ldr	r2, [pc, #164]	; (80015d0 <MX_ADC1_Init+0xc0>)
 800152a:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 800152c:	4b27      	ldr	r3, [pc, #156]	; (80015cc <MX_ADC1_Init+0xbc>)
 800152e:	2200      	movs	r2, #0
 8001530:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8001532:	4b26      	ldr	r3, [pc, #152]	; (80015cc <MX_ADC1_Init+0xbc>)
 8001534:	2200      	movs	r2, #0
 8001536:	609a      	str	r2, [r3, #8]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8001538:	4b24      	ldr	r3, [pc, #144]	; (80015cc <MX_ADC1_Init+0xbc>)
 800153a:	2200      	movs	r2, #0
 800153c:	60da      	str	r2, [r3, #12]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 800153e:	4b23      	ldr	r3, [pc, #140]	; (80015cc <MX_ADC1_Init+0xbc>)
 8001540:	2200      	movs	r2, #0
 8001542:	611a      	str	r2, [r3, #16]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8001544:	4b21      	ldr	r3, [pc, #132]	; (80015cc <MX_ADC1_Init+0xbc>)
 8001546:	2204      	movs	r2, #4
 8001548:	615a      	str	r2, [r3, #20]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 800154a:	4b20      	ldr	r3, [pc, #128]	; (80015cc <MX_ADC1_Init+0xbc>)
 800154c:	2200      	movs	r2, #0
 800154e:	761a      	strb	r2, [r3, #24]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8001550:	4b1e      	ldr	r3, [pc, #120]	; (80015cc <MX_ADC1_Init+0xbc>)
 8001552:	2200      	movs	r2, #0
 8001554:	765a      	strb	r2, [r3, #25]
  hadc1.Init.NbrOfConversion = 1;
 8001556:	4b1d      	ldr	r3, [pc, #116]	; (80015cc <MX_ADC1_Init+0xbc>)
 8001558:	2201      	movs	r2, #1
 800155a:	61da      	str	r2, [r3, #28]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 800155c:	4b1b      	ldr	r3, [pc, #108]	; (80015cc <MX_ADC1_Init+0xbc>)
 800155e:	2200      	movs	r2, #0
 8001560:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8001564:	4b19      	ldr	r3, [pc, #100]	; (80015cc <MX_ADC1_Init+0xbc>)
 8001566:	2200      	movs	r2, #0
 8001568:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 800156a:	4b18      	ldr	r3, [pc, #96]	; (80015cc <MX_ADC1_Init+0xbc>)
 800156c:	2200      	movs	r2, #0
 800156e:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.DMAContinuousRequests = DISABLE;
 8001570:	4b16      	ldr	r3, [pc, #88]	; (80015cc <MX_ADC1_Init+0xbc>)
 8001572:	2200      	movs	r2, #0
 8001574:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8001578:	4b14      	ldr	r3, [pc, #80]	; (80015cc <MX_ADC1_Init+0xbc>)
 800157a:	2200      	movs	r2, #0
 800157c:	635a      	str	r2, [r3, #52]	; 0x34
  hadc1.Init.OversamplingMode = DISABLE;
 800157e:	4b13      	ldr	r3, [pc, #76]	; (80015cc <MX_ADC1_Init+0xbc>)
 8001580:	2200      	movs	r2, #0
 8001582:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8001586:	4811      	ldr	r0, [pc, #68]	; (80015cc <MX_ADC1_Init+0xbc>)
 8001588:	f001 fc4e 	bl	8002e28 <HAL_ADC_Init>
 800158c:	4603      	mov	r3, r0
 800158e:	2b00      	cmp	r3, #0
 8001590:	d001      	beq.n	8001596 <MX_ADC1_Init+0x86>
  {
    Error_Handler();
 8001592:	f000 fb57 	bl	8001c44 <Error_Handler>
  }
  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_1;
 8001596:	4b0f      	ldr	r3, [pc, #60]	; (80015d4 <MX_ADC1_Init+0xc4>)
 8001598:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 800159a:	2306      	movs	r3, #6
 800159c:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_2CYCLES_5;
 800159e:	2300      	movs	r3, #0
 80015a0:	60bb      	str	r3, [r7, #8]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 80015a2:	237f      	movs	r3, #127	; 0x7f
 80015a4:	60fb      	str	r3, [r7, #12]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 80015a6:	2304      	movs	r3, #4
 80015a8:	613b      	str	r3, [r7, #16]
  sConfig.Offset = 0;
 80015aa:	2300      	movs	r3, #0
 80015ac:	617b      	str	r3, [r7, #20]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80015ae:	463b      	mov	r3, r7
 80015b0:	4619      	mov	r1, r3
 80015b2:	4806      	ldr	r0, [pc, #24]	; (80015cc <MX_ADC1_Init+0xbc>)
 80015b4:	f001 fd84 	bl	80030c0 <HAL_ADC_ConfigChannel>
 80015b8:	4603      	mov	r3, r0
 80015ba:	2b00      	cmp	r3, #0
 80015bc:	d001      	beq.n	80015c2 <MX_ADC1_Init+0xb2>
  {
    Error_Handler();
 80015be:	f000 fb41 	bl	8001c44 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 80015c2:	bf00      	nop
 80015c4:	3718      	adds	r7, #24
 80015c6:	46bd      	mov	sp, r7
 80015c8:	bd80      	pop	{r7, pc}
 80015ca:	bf00      	nop
 80015cc:	20000658 	.word	0x20000658
 80015d0:	50040000 	.word	0x50040000
 80015d4:	04300002 	.word	0x04300002

080015d8 <MX_DFSDM1_Init>:
  * @brief DFSDM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_DFSDM1_Init(void)
{
 80015d8:	b580      	push	{r7, lr}
 80015da:	af00      	add	r7, sp, #0
  /* USER CODE END DFSDM1_Init 0 */

  /* USER CODE BEGIN DFSDM1_Init 1 */

  /* USER CODE END DFSDM1_Init 1 */
  hdfsdm1_channel2.Instance = DFSDM1_Channel2;
 80015dc:	4b18      	ldr	r3, [pc, #96]	; (8001640 <MX_DFSDM1_Init+0x68>)
 80015de:	4a19      	ldr	r2, [pc, #100]	; (8001644 <MX_DFSDM1_Init+0x6c>)
 80015e0:	601a      	str	r2, [r3, #0]
  hdfsdm1_channel2.Init.OutputClock.Activation = ENABLE;
 80015e2:	4b17      	ldr	r3, [pc, #92]	; (8001640 <MX_DFSDM1_Init+0x68>)
 80015e4:	2201      	movs	r2, #1
 80015e6:	711a      	strb	r2, [r3, #4]
  hdfsdm1_channel2.Init.OutputClock.Selection = DFSDM_CHANNEL_OUTPUT_CLOCK_SYSTEM;
 80015e8:	4b15      	ldr	r3, [pc, #84]	; (8001640 <MX_DFSDM1_Init+0x68>)
 80015ea:	2200      	movs	r2, #0
 80015ec:	609a      	str	r2, [r3, #8]
  hdfsdm1_channel2.Init.OutputClock.Divider = 2;
 80015ee:	4b14      	ldr	r3, [pc, #80]	; (8001640 <MX_DFSDM1_Init+0x68>)
 80015f0:	2202      	movs	r2, #2
 80015f2:	60da      	str	r2, [r3, #12]
  hdfsdm1_channel2.Init.Input.Multiplexer = DFSDM_CHANNEL_EXTERNAL_INPUTS;
 80015f4:	4b12      	ldr	r3, [pc, #72]	; (8001640 <MX_DFSDM1_Init+0x68>)
 80015f6:	2200      	movs	r2, #0
 80015f8:	611a      	str	r2, [r3, #16]
  hdfsdm1_channel2.Init.Input.DataPacking = DFSDM_CHANNEL_STANDARD_MODE;
 80015fa:	4b11      	ldr	r3, [pc, #68]	; (8001640 <MX_DFSDM1_Init+0x68>)
 80015fc:	2200      	movs	r2, #0
 80015fe:	615a      	str	r2, [r3, #20]
  hdfsdm1_channel2.Init.Input.Pins = DFSDM_CHANNEL_SAME_CHANNEL_PINS;
 8001600:	4b0f      	ldr	r3, [pc, #60]	; (8001640 <MX_DFSDM1_Init+0x68>)
 8001602:	2200      	movs	r2, #0
 8001604:	619a      	str	r2, [r3, #24]
  hdfsdm1_channel2.Init.SerialInterface.Type = DFSDM_CHANNEL_SPI_RISING;
 8001606:	4b0e      	ldr	r3, [pc, #56]	; (8001640 <MX_DFSDM1_Init+0x68>)
 8001608:	2200      	movs	r2, #0
 800160a:	61da      	str	r2, [r3, #28]
  hdfsdm1_channel2.Init.SerialInterface.SpiClock = DFSDM_CHANNEL_SPI_CLOCK_INTERNAL;
 800160c:	4b0c      	ldr	r3, [pc, #48]	; (8001640 <MX_DFSDM1_Init+0x68>)
 800160e:	2204      	movs	r2, #4
 8001610:	621a      	str	r2, [r3, #32]
  hdfsdm1_channel2.Init.Awd.FilterOrder = DFSDM_CHANNEL_FASTSINC_ORDER;
 8001612:	4b0b      	ldr	r3, [pc, #44]	; (8001640 <MX_DFSDM1_Init+0x68>)
 8001614:	2200      	movs	r2, #0
 8001616:	625a      	str	r2, [r3, #36]	; 0x24
  hdfsdm1_channel2.Init.Awd.Oversampling = 1;
 8001618:	4b09      	ldr	r3, [pc, #36]	; (8001640 <MX_DFSDM1_Init+0x68>)
 800161a:	2201      	movs	r2, #1
 800161c:	629a      	str	r2, [r3, #40]	; 0x28
  hdfsdm1_channel2.Init.Offset = 0;
 800161e:	4b08      	ldr	r3, [pc, #32]	; (8001640 <MX_DFSDM1_Init+0x68>)
 8001620:	2200      	movs	r2, #0
 8001622:	62da      	str	r2, [r3, #44]	; 0x2c
  hdfsdm1_channel2.Init.RightBitShift = 0x00;
 8001624:	4b06      	ldr	r3, [pc, #24]	; (8001640 <MX_DFSDM1_Init+0x68>)
 8001626:	2200      	movs	r2, #0
 8001628:	631a      	str	r2, [r3, #48]	; 0x30
  if (HAL_DFSDM_ChannelInit(&hdfsdm1_channel2) != HAL_OK)
 800162a:	4805      	ldr	r0, [pc, #20]	; (8001640 <MX_DFSDM1_Init+0x68>)
 800162c:	f002 fa56 	bl	8003adc <HAL_DFSDM_ChannelInit>
 8001630:	4603      	mov	r3, r0
 8001632:	2b00      	cmp	r3, #0
 8001634:	d001      	beq.n	800163a <MX_DFSDM1_Init+0x62>
  {
    Error_Handler();
 8001636:	f000 fb05 	bl	8001c44 <Error_Handler>
  }
  /* USER CODE BEGIN DFSDM1_Init 2 */

  /* USER CODE END DFSDM1_Init 2 */

}
 800163a:	bf00      	nop
 800163c:	bd80      	pop	{r7, pc}
 800163e:	bf00      	nop
 8001640:	200007b4 	.word	0x200007b4
 8001644:	40016040 	.word	0x40016040

08001648 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8001648:	b580      	push	{r7, lr}
 800164a:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 800164c:	4b1b      	ldr	r3, [pc, #108]	; (80016bc <MX_I2C1_Init+0x74>)
 800164e:	4a1c      	ldr	r2, [pc, #112]	; (80016c0 <MX_I2C1_Init+0x78>)
 8001650:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x307075B1;
 8001652:	4b1a      	ldr	r3, [pc, #104]	; (80016bc <MX_I2C1_Init+0x74>)
 8001654:	4a1b      	ldr	r2, [pc, #108]	; (80016c4 <MX_I2C1_Init+0x7c>)
 8001656:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 8001658:	4b18      	ldr	r3, [pc, #96]	; (80016bc <MX_I2C1_Init+0x74>)
 800165a:	2200      	movs	r2, #0
 800165c:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 800165e:	4b17      	ldr	r3, [pc, #92]	; (80016bc <MX_I2C1_Init+0x74>)
 8001660:	2201      	movs	r2, #1
 8001662:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001664:	4b15      	ldr	r3, [pc, #84]	; (80016bc <MX_I2C1_Init+0x74>)
 8001666:	2200      	movs	r2, #0
 8001668:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 800166a:	4b14      	ldr	r3, [pc, #80]	; (80016bc <MX_I2C1_Init+0x74>)
 800166c:	2200      	movs	r2, #0
 800166e:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8001670:	4b12      	ldr	r3, [pc, #72]	; (80016bc <MX_I2C1_Init+0x74>)
 8001672:	2200      	movs	r2, #0
 8001674:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001676:	4b11      	ldr	r3, [pc, #68]	; (80016bc <MX_I2C1_Init+0x74>)
 8001678:	2200      	movs	r2, #0
 800167a:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800167c:	4b0f      	ldr	r3, [pc, #60]	; (80016bc <MX_I2C1_Init+0x74>)
 800167e:	2200      	movs	r2, #0
 8001680:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8001682:	480e      	ldr	r0, [pc, #56]	; (80016bc <MX_I2C1_Init+0x74>)
 8001684:	f002 fe85 	bl	8004392 <HAL_I2C_Init>
 8001688:	4603      	mov	r3, r0
 800168a:	2b00      	cmp	r3, #0
 800168c:	d001      	beq.n	8001692 <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 800168e:	f000 fad9 	bl	8001c44 <Error_Handler>
  }
  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8001692:	2100      	movs	r1, #0
 8001694:	4809      	ldr	r0, [pc, #36]	; (80016bc <MX_I2C1_Init+0x74>)
 8001696:	f002 ff0b 	bl	80044b0 <HAL_I2CEx_ConfigAnalogFilter>
 800169a:	4603      	mov	r3, r0
 800169c:	2b00      	cmp	r3, #0
 800169e:	d001      	beq.n	80016a4 <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 80016a0:	f000 fad0 	bl	8001c44 <Error_Handler>
  }
  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 80016a4:	2100      	movs	r1, #0
 80016a6:	4805      	ldr	r0, [pc, #20]	; (80016bc <MX_I2C1_Init+0x74>)
 80016a8:	f002 ff4d 	bl	8004546 <HAL_I2CEx_ConfigDigitalFilter>
 80016ac:	4603      	mov	r3, r0
 80016ae:	2b00      	cmp	r3, #0
 80016b0:	d001      	beq.n	80016b6 <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 80016b2:	f000 fac7 	bl	8001c44 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 80016b6:	bf00      	nop
 80016b8:	bd80      	pop	{r7, pc}
 80016ba:	bf00      	nop
 80016bc:	20000570 	.word	0x20000570
 80016c0:	40005400 	.word	0x40005400
 80016c4:	307075b1 	.word	0x307075b1

080016c8 <MX_I2C2_Init>:
  * @brief I2C2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C2_Init(void)
{
 80016c8:	b580      	push	{r7, lr}
 80016ca:	af00      	add	r7, sp, #0
  /* USER CODE END I2C2_Init 0 */

  /* USER CODE BEGIN I2C2_Init 1 */

  /* USER CODE END I2C2_Init 1 */
  hi2c2.Instance = I2C2;
 80016cc:	4b1b      	ldr	r3, [pc, #108]	; (800173c <MX_I2C2_Init+0x74>)
 80016ce:	4a1c      	ldr	r2, [pc, #112]	; (8001740 <MX_I2C2_Init+0x78>)
 80016d0:	601a      	str	r2, [r3, #0]
  hi2c2.Init.Timing = 0x307075B1;
 80016d2:	4b1a      	ldr	r3, [pc, #104]	; (800173c <MX_I2C2_Init+0x74>)
 80016d4:	4a1b      	ldr	r2, [pc, #108]	; (8001744 <MX_I2C2_Init+0x7c>)
 80016d6:	605a      	str	r2, [r3, #4]
  hi2c2.Init.OwnAddress1 = 0;
 80016d8:	4b18      	ldr	r3, [pc, #96]	; (800173c <MX_I2C2_Init+0x74>)
 80016da:	2200      	movs	r2, #0
 80016dc:	609a      	str	r2, [r3, #8]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80016de:	4b17      	ldr	r3, [pc, #92]	; (800173c <MX_I2C2_Init+0x74>)
 80016e0:	2201      	movs	r2, #1
 80016e2:	60da      	str	r2, [r3, #12]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80016e4:	4b15      	ldr	r3, [pc, #84]	; (800173c <MX_I2C2_Init+0x74>)
 80016e6:	2200      	movs	r2, #0
 80016e8:	611a      	str	r2, [r3, #16]
  hi2c2.Init.OwnAddress2 = 0;
 80016ea:	4b14      	ldr	r3, [pc, #80]	; (800173c <MX_I2C2_Init+0x74>)
 80016ec:	2200      	movs	r2, #0
 80016ee:	615a      	str	r2, [r3, #20]
  hi2c2.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 80016f0:	4b12      	ldr	r3, [pc, #72]	; (800173c <MX_I2C2_Init+0x74>)
 80016f2:	2200      	movs	r2, #0
 80016f4:	619a      	str	r2, [r3, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80016f6:	4b11      	ldr	r3, [pc, #68]	; (800173c <MX_I2C2_Init+0x74>)
 80016f8:	2200      	movs	r2, #0
 80016fa:	61da      	str	r2, [r3, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80016fc:	4b0f      	ldr	r3, [pc, #60]	; (800173c <MX_I2C2_Init+0x74>)
 80016fe:	2200      	movs	r2, #0
 8001700:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 8001702:	480e      	ldr	r0, [pc, #56]	; (800173c <MX_I2C2_Init+0x74>)
 8001704:	f002 fe45 	bl	8004392 <HAL_I2C_Init>
 8001708:	4603      	mov	r3, r0
 800170a:	2b00      	cmp	r3, #0
 800170c:	d001      	beq.n	8001712 <MX_I2C2_Init+0x4a>
  {
    Error_Handler();
 800170e:	f000 fa99 	bl	8001c44 <Error_Handler>
  }
  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c2, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8001712:	2100      	movs	r1, #0
 8001714:	4809      	ldr	r0, [pc, #36]	; (800173c <MX_I2C2_Init+0x74>)
 8001716:	f002 fecb 	bl	80044b0 <HAL_I2CEx_ConfigAnalogFilter>
 800171a:	4603      	mov	r3, r0
 800171c:	2b00      	cmp	r3, #0
 800171e:	d001      	beq.n	8001724 <MX_I2C2_Init+0x5c>
  {
    Error_Handler();
 8001720:	f000 fa90 	bl	8001c44 <Error_Handler>
  }
  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c2, 0) != HAL_OK)
 8001724:	2100      	movs	r1, #0
 8001726:	4805      	ldr	r0, [pc, #20]	; (800173c <MX_I2C2_Init+0x74>)
 8001728:	f002 ff0d 	bl	8004546 <HAL_I2CEx_ConfigDigitalFilter>
 800172c:	4603      	mov	r3, r0
 800172e:	2b00      	cmp	r3, #0
 8001730:	d001      	beq.n	8001736 <MX_I2C2_Init+0x6e>
  {
    Error_Handler();
 8001732:	f000 fa87 	bl	8001c44 <Error_Handler>
  }
  /* USER CODE BEGIN I2C2_Init 2 */

  /* USER CODE END I2C2_Init 2 */

}
 8001736:	bf00      	nop
 8001738:	bd80      	pop	{r7, pc}
 800173a:	bf00      	nop
 800173c:	2000060c 	.word	0x2000060c
 8001740:	40005800 	.word	0x40005800
 8001744:	307075b1 	.word	0x307075b1

08001748 <MX_OCTOSPI1_Init>:
  * @brief OCTOSPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_OCTOSPI1_Init(void)
{
 8001748:	b580      	push	{r7, lr}
 800174a:	b086      	sub	sp, #24
 800174c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN OCTOSPI1_Init 0 */

  /* USER CODE END OCTOSPI1_Init 0 */

  OSPIM_CfgTypeDef OSPIM_Cfg_Struct = {0};
 800174e:	1d3b      	adds	r3, r7, #4
 8001750:	2200      	movs	r2, #0
 8001752:	601a      	str	r2, [r3, #0]
 8001754:	605a      	str	r2, [r3, #4]
 8001756:	609a      	str	r2, [r3, #8]
 8001758:	60da      	str	r2, [r3, #12]
 800175a:	611a      	str	r2, [r3, #16]

  /* USER CODE BEGIN OCTOSPI1_Init 1 */

  /* USER CODE END OCTOSPI1_Init 1 */
  /* OCTOSPI1 parameter configuration*/
  hospi1.Instance = OCTOSPI1;
 800175c:	4b23      	ldr	r3, [pc, #140]	; (80017ec <MX_OCTOSPI1_Init+0xa4>)
 800175e:	4a24      	ldr	r2, [pc, #144]	; (80017f0 <MX_OCTOSPI1_Init+0xa8>)
 8001760:	601a      	str	r2, [r3, #0]
  hospi1.Init.FifoThreshold = 1;
 8001762:	4b22      	ldr	r3, [pc, #136]	; (80017ec <MX_OCTOSPI1_Init+0xa4>)
 8001764:	2201      	movs	r2, #1
 8001766:	605a      	str	r2, [r3, #4]
  hospi1.Init.DualQuad = HAL_OSPI_DUALQUAD_DISABLE;
 8001768:	4b20      	ldr	r3, [pc, #128]	; (80017ec <MX_OCTOSPI1_Init+0xa4>)
 800176a:	2200      	movs	r2, #0
 800176c:	609a      	str	r2, [r3, #8]
  hospi1.Init.MemoryType = HAL_OSPI_MEMTYPE_MACRONIX;
 800176e:	4b1f      	ldr	r3, [pc, #124]	; (80017ec <MX_OCTOSPI1_Init+0xa4>)
 8001770:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8001774:	60da      	str	r2, [r3, #12]
  hospi1.Init.DeviceSize = 32;
 8001776:	4b1d      	ldr	r3, [pc, #116]	; (80017ec <MX_OCTOSPI1_Init+0xa4>)
 8001778:	2220      	movs	r2, #32
 800177a:	611a      	str	r2, [r3, #16]
  hospi1.Init.ChipSelectHighTime = 1;
 800177c:	4b1b      	ldr	r3, [pc, #108]	; (80017ec <MX_OCTOSPI1_Init+0xa4>)
 800177e:	2201      	movs	r2, #1
 8001780:	615a      	str	r2, [r3, #20]
  hospi1.Init.FreeRunningClock = HAL_OSPI_FREERUNCLK_DISABLE;
 8001782:	4b1a      	ldr	r3, [pc, #104]	; (80017ec <MX_OCTOSPI1_Init+0xa4>)
 8001784:	2200      	movs	r2, #0
 8001786:	619a      	str	r2, [r3, #24]
  hospi1.Init.ClockMode = HAL_OSPI_CLOCK_MODE_0;
 8001788:	4b18      	ldr	r3, [pc, #96]	; (80017ec <MX_OCTOSPI1_Init+0xa4>)
 800178a:	2200      	movs	r2, #0
 800178c:	61da      	str	r2, [r3, #28]
  hospi1.Init.ClockPrescaler = 1;
 800178e:	4b17      	ldr	r3, [pc, #92]	; (80017ec <MX_OCTOSPI1_Init+0xa4>)
 8001790:	2201      	movs	r2, #1
 8001792:	621a      	str	r2, [r3, #32]
  hospi1.Init.SampleShifting = HAL_OSPI_SAMPLE_SHIFTING_NONE;
 8001794:	4b15      	ldr	r3, [pc, #84]	; (80017ec <MX_OCTOSPI1_Init+0xa4>)
 8001796:	2200      	movs	r2, #0
 8001798:	625a      	str	r2, [r3, #36]	; 0x24
  hospi1.Init.DelayHoldQuarterCycle = HAL_OSPI_DHQC_DISABLE;
 800179a:	4b14      	ldr	r3, [pc, #80]	; (80017ec <MX_OCTOSPI1_Init+0xa4>)
 800179c:	2200      	movs	r2, #0
 800179e:	629a      	str	r2, [r3, #40]	; 0x28
  hospi1.Init.ChipSelectBoundary = 0;
 80017a0:	4b12      	ldr	r3, [pc, #72]	; (80017ec <MX_OCTOSPI1_Init+0xa4>)
 80017a2:	2200      	movs	r2, #0
 80017a4:	62da      	str	r2, [r3, #44]	; 0x2c
  hospi1.Init.DelayBlockBypass = HAL_OSPI_DELAY_BLOCK_BYPASSED;
 80017a6:	4b11      	ldr	r3, [pc, #68]	; (80017ec <MX_OCTOSPI1_Init+0xa4>)
 80017a8:	2208      	movs	r2, #8
 80017aa:	631a      	str	r2, [r3, #48]	; 0x30
  if (HAL_OSPI_Init(&hospi1) != HAL_OK)
 80017ac:	480f      	ldr	r0, [pc, #60]	; (80017ec <MX_OCTOSPI1_Init+0xa4>)
 80017ae:	f002 ff17 	bl	80045e0 <HAL_OSPI_Init>
 80017b2:	4603      	mov	r3, r0
 80017b4:	2b00      	cmp	r3, #0
 80017b6:	d001      	beq.n	80017bc <MX_OCTOSPI1_Init+0x74>
  {
    Error_Handler();
 80017b8:	f000 fa44 	bl	8001c44 <Error_Handler>
  }
  OSPIM_Cfg_Struct.ClkPort = 1;
 80017bc:	2301      	movs	r3, #1
 80017be:	607b      	str	r3, [r7, #4]
  OSPIM_Cfg_Struct.NCSPort = 1;
 80017c0:	2301      	movs	r3, #1
 80017c2:	60fb      	str	r3, [r7, #12]
  OSPIM_Cfg_Struct.IOLowPort = HAL_OSPIM_IOPORT_1_LOW;
 80017c4:	f04f 1301 	mov.w	r3, #65537	; 0x10001
 80017c8:	613b      	str	r3, [r7, #16]
  if (HAL_OSPIM_Config(&hospi1, &OSPIM_Cfg_Struct, HAL_OSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 80017ca:	1d3b      	adds	r3, r7, #4
 80017cc:	f241 3288 	movw	r2, #5000	; 0x1388
 80017d0:	4619      	mov	r1, r3
 80017d2:	4806      	ldr	r0, [pc, #24]	; (80017ec <MX_OCTOSPI1_Init+0xa4>)
 80017d4:	f002 ffbe 	bl	8004754 <HAL_OSPIM_Config>
 80017d8:	4603      	mov	r3, r0
 80017da:	2b00      	cmp	r3, #0
 80017dc:	d001      	beq.n	80017e2 <MX_OCTOSPI1_Init+0x9a>
  {
    Error_Handler();
 80017de:	f000 fa31 	bl	8001c44 <Error_Handler>
  }
  /* USER CODE BEGIN OCTOSPI1_Init 2 */

  /* USER CODE END OCTOSPI1_Init 2 */

}
 80017e2:	bf00      	nop
 80017e4:	3718      	adds	r7, #24
 80017e6:	46bd      	mov	sp, r7
 80017e8:	bd80      	pop	{r7, pc}
 80017ea:	bf00      	nop
 80017ec:	200005bc 	.word	0x200005bc
 80017f0:	a0001000 	.word	0xa0001000

080017f4 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 80017f4:	b580      	push	{r7, lr}
 80017f6:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 80017f8:	4b1b      	ldr	r3, [pc, #108]	; (8001868 <MX_SPI1_Init+0x74>)
 80017fa:	4a1c      	ldr	r2, [pc, #112]	; (800186c <MX_SPI1_Init+0x78>)
 80017fc:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 80017fe:	4b1a      	ldr	r3, [pc, #104]	; (8001868 <MX_SPI1_Init+0x74>)
 8001800:	f44f 7282 	mov.w	r2, #260	; 0x104
 8001804:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8001806:	4b18      	ldr	r3, [pc, #96]	; (8001868 <MX_SPI1_Init+0x74>)
 8001808:	2200      	movs	r2, #0
 800180a:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_4BIT;
 800180c:	4b16      	ldr	r3, [pc, #88]	; (8001868 <MX_SPI1_Init+0x74>)
 800180e:	f44f 7240 	mov.w	r2, #768	; 0x300
 8001812:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8001814:	4b14      	ldr	r3, [pc, #80]	; (8001868 <MX_SPI1_Init+0x74>)
 8001816:	2200      	movs	r2, #0
 8001818:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 800181a:	4b13      	ldr	r3, [pc, #76]	; (8001868 <MX_SPI1_Init+0x74>)
 800181c:	2200      	movs	r2, #0
 800181e:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8001820:	4b11      	ldr	r3, [pc, #68]	; (8001868 <MX_SPI1_Init+0x74>)
 8001822:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001826:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_16;
 8001828:	4b0f      	ldr	r3, [pc, #60]	; (8001868 <MX_SPI1_Init+0x74>)
 800182a:	2218      	movs	r2, #24
 800182c:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 800182e:	4b0e      	ldr	r3, [pc, #56]	; (8001868 <MX_SPI1_Init+0x74>)
 8001830:	2200      	movs	r2, #0
 8001832:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8001834:	4b0c      	ldr	r3, [pc, #48]	; (8001868 <MX_SPI1_Init+0x74>)
 8001836:	2200      	movs	r2, #0
 8001838:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800183a:	4b0b      	ldr	r3, [pc, #44]	; (8001868 <MX_SPI1_Init+0x74>)
 800183c:	2200      	movs	r2, #0
 800183e:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 7;
 8001840:	4b09      	ldr	r3, [pc, #36]	; (8001868 <MX_SPI1_Init+0x74>)
 8001842:	2207      	movs	r2, #7
 8001844:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8001846:	4b08      	ldr	r3, [pc, #32]	; (8001868 <MX_SPI1_Init+0x74>)
 8001848:	2200      	movs	r2, #0
 800184a:	631a      	str	r2, [r3, #48]	; 0x30
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 800184c:	4b06      	ldr	r3, [pc, #24]	; (8001868 <MX_SPI1_Init+0x74>)
 800184e:	2208      	movs	r2, #8
 8001850:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8001852:	4805      	ldr	r0, [pc, #20]	; (8001868 <MX_SPI1_Init+0x74>)
 8001854:	f005 f88e 	bl	8006974 <HAL_SPI_Init>
 8001858:	4603      	mov	r3, r0
 800185a:	2b00      	cmp	r3, #0
 800185c:	d001      	beq.n	8001862 <MX_SPI1_Init+0x6e>
  {
    Error_Handler();
 800185e:	f000 f9f1 	bl	8001c44 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8001862:	bf00      	nop
 8001864:	bd80      	pop	{r7, pc}
 8001866:	bf00      	nop
 8001868:	200006c0 	.word	0x200006c0
 800186c:	40013000 	.word	0x40013000

08001870 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8001870:	b580      	push	{r7, lr}
 8001872:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8001874:	4b23      	ldr	r3, [pc, #140]	; (8001904 <MX_USART2_UART_Init+0x94>)
 8001876:	4a24      	ldr	r2, [pc, #144]	; (8001908 <MX_USART2_UART_Init+0x98>)
 8001878:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 800187a:	4b22      	ldr	r3, [pc, #136]	; (8001904 <MX_USART2_UART_Init+0x94>)
 800187c:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8001880:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8001882:	4b20      	ldr	r3, [pc, #128]	; (8001904 <MX_USART2_UART_Init+0x94>)
 8001884:	2200      	movs	r2, #0
 8001886:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8001888:	4b1e      	ldr	r3, [pc, #120]	; (8001904 <MX_USART2_UART_Init+0x94>)
 800188a:	2200      	movs	r2, #0
 800188c:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 800188e:	4b1d      	ldr	r3, [pc, #116]	; (8001904 <MX_USART2_UART_Init+0x94>)
 8001890:	2200      	movs	r2, #0
 8001892:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001894:	4b1b      	ldr	r3, [pc, #108]	; (8001904 <MX_USART2_UART_Init+0x94>)
 8001896:	220c      	movs	r2, #12
 8001898:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_RTS_CTS;
 800189a:	4b1a      	ldr	r3, [pc, #104]	; (8001904 <MX_USART2_UART_Init+0x94>)
 800189c:	f44f 7240 	mov.w	r2, #768	; 0x300
 80018a0:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80018a2:	4b18      	ldr	r3, [pc, #96]	; (8001904 <MX_USART2_UART_Init+0x94>)
 80018a4:	2200      	movs	r2, #0
 80018a6:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80018a8:	4b16      	ldr	r3, [pc, #88]	; (8001904 <MX_USART2_UART_Init+0x94>)
 80018aa:	2200      	movs	r2, #0
 80018ac:	621a      	str	r2, [r3, #32]
  huart2.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 80018ae:	4b15      	ldr	r3, [pc, #84]	; (8001904 <MX_USART2_UART_Init+0x94>)
 80018b0:	2200      	movs	r2, #0
 80018b2:	625a      	str	r2, [r3, #36]	; 0x24
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80018b4:	4b13      	ldr	r3, [pc, #76]	; (8001904 <MX_USART2_UART_Init+0x94>)
 80018b6:	2200      	movs	r2, #0
 80018b8:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80018ba:	4812      	ldr	r0, [pc, #72]	; (8001904 <MX_USART2_UART_Init+0x94>)
 80018bc:	f005 fc7e 	bl	80071bc <HAL_UART_Init>
 80018c0:	4603      	mov	r3, r0
 80018c2:	2b00      	cmp	r3, #0
 80018c4:	d001      	beq.n	80018ca <MX_USART2_UART_Init+0x5a>
  {
    Error_Handler();
 80018c6:	f000 f9bd 	bl	8001c44 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart2, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 80018ca:	2100      	movs	r1, #0
 80018cc:	480d      	ldr	r0, [pc, #52]	; (8001904 <MX_USART2_UART_Init+0x94>)
 80018ce:	f006 f9cd 	bl	8007c6c <HAL_UARTEx_SetTxFifoThreshold>
 80018d2:	4603      	mov	r3, r0
 80018d4:	2b00      	cmp	r3, #0
 80018d6:	d001      	beq.n	80018dc <MX_USART2_UART_Init+0x6c>
  {
    Error_Handler();
 80018d8:	f000 f9b4 	bl	8001c44 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart2, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 80018dc:	2100      	movs	r1, #0
 80018de:	4809      	ldr	r0, [pc, #36]	; (8001904 <MX_USART2_UART_Init+0x94>)
 80018e0:	f006 fa02 	bl	8007ce8 <HAL_UARTEx_SetRxFifoThreshold>
 80018e4:	4603      	mov	r3, r0
 80018e6:	2b00      	cmp	r3, #0
 80018e8:	d001      	beq.n	80018ee <MX_USART2_UART_Init+0x7e>
  {
    Error_Handler();
 80018ea:	f000 f9ab 	bl	8001c44 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart2) != HAL_OK)
 80018ee:	4805      	ldr	r0, [pc, #20]	; (8001904 <MX_USART2_UART_Init+0x94>)
 80018f0:	f006 f983 	bl	8007bfa <HAL_UARTEx_DisableFifoMode>
 80018f4:	4603      	mov	r3, r0
 80018f6:	2b00      	cmp	r3, #0
 80018f8:	d001      	beq.n	80018fe <MX_USART2_UART_Init+0x8e>
  {
    Error_Handler();
 80018fa:	f000 f9a3 	bl	8001c44 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80018fe:	bf00      	nop
 8001900:	bd80      	pop	{r7, pc}
 8001902:	bf00      	nop
 8001904:	20000724 	.word	0x20000724
 8001908:	40004400 	.word	0x40004400

0800190c <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 800190c:	b580      	push	{r7, lr}
 800190e:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8001910:	4b22      	ldr	r3, [pc, #136]	; (800199c <MX_USART3_UART_Init+0x90>)
 8001912:	4a23      	ldr	r2, [pc, #140]	; (80019a0 <MX_USART3_UART_Init+0x94>)
 8001914:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 8001916:	4b21      	ldr	r3, [pc, #132]	; (800199c <MX_USART3_UART_Init+0x90>)
 8001918:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 800191c:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 800191e:	4b1f      	ldr	r3, [pc, #124]	; (800199c <MX_USART3_UART_Init+0x90>)
 8001920:	2200      	movs	r2, #0
 8001922:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8001924:	4b1d      	ldr	r3, [pc, #116]	; (800199c <MX_USART3_UART_Init+0x90>)
 8001926:	2200      	movs	r2, #0
 8001928:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 800192a:	4b1c      	ldr	r3, [pc, #112]	; (800199c <MX_USART3_UART_Init+0x90>)
 800192c:	2200      	movs	r2, #0
 800192e:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8001930:	4b1a      	ldr	r3, [pc, #104]	; (800199c <MX_USART3_UART_Init+0x90>)
 8001932:	220c      	movs	r2, #12
 8001934:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001936:	4b19      	ldr	r3, [pc, #100]	; (800199c <MX_USART3_UART_Init+0x90>)
 8001938:	2200      	movs	r2, #0
 800193a:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 800193c:	4b17      	ldr	r3, [pc, #92]	; (800199c <MX_USART3_UART_Init+0x90>)
 800193e:	2200      	movs	r2, #0
 8001940:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001942:	4b16      	ldr	r3, [pc, #88]	; (800199c <MX_USART3_UART_Init+0x90>)
 8001944:	2200      	movs	r2, #0
 8001946:	621a      	str	r2, [r3, #32]
  huart3.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8001948:	4b14      	ldr	r3, [pc, #80]	; (800199c <MX_USART3_UART_Init+0x90>)
 800194a:	2200      	movs	r2, #0
 800194c:	625a      	str	r2, [r3, #36]	; 0x24
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 800194e:	4b13      	ldr	r3, [pc, #76]	; (800199c <MX_USART3_UART_Init+0x90>)
 8001950:	2200      	movs	r2, #0
 8001952:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8001954:	4811      	ldr	r0, [pc, #68]	; (800199c <MX_USART3_UART_Init+0x90>)
 8001956:	f005 fc31 	bl	80071bc <HAL_UART_Init>
 800195a:	4603      	mov	r3, r0
 800195c:	2b00      	cmp	r3, #0
 800195e:	d001      	beq.n	8001964 <MX_USART3_UART_Init+0x58>
  {
    Error_Handler();
 8001960:	f000 f970 	bl	8001c44 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart3, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8001964:	2100      	movs	r1, #0
 8001966:	480d      	ldr	r0, [pc, #52]	; (800199c <MX_USART3_UART_Init+0x90>)
 8001968:	f006 f980 	bl	8007c6c <HAL_UARTEx_SetTxFifoThreshold>
 800196c:	4603      	mov	r3, r0
 800196e:	2b00      	cmp	r3, #0
 8001970:	d001      	beq.n	8001976 <MX_USART3_UART_Init+0x6a>
  {
    Error_Handler();
 8001972:	f000 f967 	bl	8001c44 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart3, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8001976:	2100      	movs	r1, #0
 8001978:	4808      	ldr	r0, [pc, #32]	; (800199c <MX_USART3_UART_Init+0x90>)
 800197a:	f006 f9b5 	bl	8007ce8 <HAL_UARTEx_SetRxFifoThreshold>
 800197e:	4603      	mov	r3, r0
 8001980:	2b00      	cmp	r3, #0
 8001982:	d001      	beq.n	8001988 <MX_USART3_UART_Init+0x7c>
  {
    Error_Handler();
 8001984:	f000 f95e 	bl	8001c44 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart3) != HAL_OK)
 8001988:	4804      	ldr	r0, [pc, #16]	; (800199c <MX_USART3_UART_Init+0x90>)
 800198a:	f006 f936 	bl	8007bfa <HAL_UARTEx_DisableFifoMode>
 800198e:	4603      	mov	r3, r0
 8001990:	2b00      	cmp	r3, #0
 8001992:	d001      	beq.n	8001998 <MX_USART3_UART_Init+0x8c>
  {
    Error_Handler();
 8001994:	f000 f956 	bl	8001c44 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8001998:	bf00      	nop
 800199a:	bd80      	pop	{r7, pc}
 800199c:	200004e0 	.word	0x200004e0
 80019a0:	40004800 	.word	0x40004800

080019a4 <MX_USB_OTG_FS_USB_Init>:
  * @brief USB_OTG_FS Initialization Function
  * @param None
  * @retval None
  */
static void MX_USB_OTG_FS_USB_Init(void)
{
 80019a4:	b480      	push	{r7}
 80019a6:	af00      	add	r7, sp, #0
  /* USER CODE END USB_OTG_FS_Init 1 */
  /* USER CODE BEGIN USB_OTG_FS_Init 2 */

  /* USER CODE END USB_OTG_FS_Init 2 */

}
 80019a8:	bf00      	nop
 80019aa:	46bd      	mov	sp, r7
 80019ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019b0:	4770      	bx	lr
	...

080019b4 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80019b4:	b580      	push	{r7, lr}
 80019b6:	b08c      	sub	sp, #48	; 0x30
 80019b8:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80019ba:	f107 031c 	add.w	r3, r7, #28
 80019be:	2200      	movs	r2, #0
 80019c0:	601a      	str	r2, [r3, #0]
 80019c2:	605a      	str	r2, [r3, #4]
 80019c4:	609a      	str	r2, [r3, #8]
 80019c6:	60da      	str	r2, [r3, #12]
 80019c8:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 80019ca:	4b98      	ldr	r3, [pc, #608]	; (8001c2c <MX_GPIO_Init+0x278>)
 80019cc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80019ce:	4a97      	ldr	r2, [pc, #604]	; (8001c2c <MX_GPIO_Init+0x278>)
 80019d0:	f043 0310 	orr.w	r3, r3, #16
 80019d4:	64d3      	str	r3, [r2, #76]	; 0x4c
 80019d6:	4b95      	ldr	r3, [pc, #596]	; (8001c2c <MX_GPIO_Init+0x278>)
 80019d8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80019da:	f003 0310 	and.w	r3, r3, #16
 80019de:	61bb      	str	r3, [r7, #24]
 80019e0:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80019e2:	4b92      	ldr	r3, [pc, #584]	; (8001c2c <MX_GPIO_Init+0x278>)
 80019e4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80019e6:	4a91      	ldr	r2, [pc, #580]	; (8001c2c <MX_GPIO_Init+0x278>)
 80019e8:	f043 0304 	orr.w	r3, r3, #4
 80019ec:	64d3      	str	r3, [r2, #76]	; 0x4c
 80019ee:	4b8f      	ldr	r3, [pc, #572]	; (8001c2c <MX_GPIO_Init+0x278>)
 80019f0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80019f2:	f003 0304 	and.w	r3, r3, #4
 80019f6:	617b      	str	r3, [r7, #20]
 80019f8:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80019fa:	4b8c      	ldr	r3, [pc, #560]	; (8001c2c <MX_GPIO_Init+0x278>)
 80019fc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80019fe:	4a8b      	ldr	r2, [pc, #556]	; (8001c2c <MX_GPIO_Init+0x278>)
 8001a00:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001a04:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001a06:	4b89      	ldr	r3, [pc, #548]	; (8001c2c <MX_GPIO_Init+0x278>)
 8001a08:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001a0a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001a0e:	613b      	str	r3, [r7, #16]
 8001a10:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001a12:	4b86      	ldr	r3, [pc, #536]	; (8001c2c <MX_GPIO_Init+0x278>)
 8001a14:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001a16:	4a85      	ldr	r2, [pc, #532]	; (8001c2c <MX_GPIO_Init+0x278>)
 8001a18:	f043 0301 	orr.w	r3, r3, #1
 8001a1c:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001a1e:	4b83      	ldr	r3, [pc, #524]	; (8001c2c <MX_GPIO_Init+0x278>)
 8001a20:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001a22:	f003 0301 	and.w	r3, r3, #1
 8001a26:	60fb      	str	r3, [r7, #12]
 8001a28:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001a2a:	4b80      	ldr	r3, [pc, #512]	; (8001c2c <MX_GPIO_Init+0x278>)
 8001a2c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001a2e:	4a7f      	ldr	r2, [pc, #508]	; (8001c2c <MX_GPIO_Init+0x278>)
 8001a30:	f043 0302 	orr.w	r3, r3, #2
 8001a34:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001a36:	4b7d      	ldr	r3, [pc, #500]	; (8001c2c <MX_GPIO_Init+0x278>)
 8001a38:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001a3a:	f003 0302 	and.w	r3, r3, #2
 8001a3e:	60bb      	str	r3, [r7, #8]
 8001a40:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001a42:	4b7a      	ldr	r3, [pc, #488]	; (8001c2c <MX_GPIO_Init+0x278>)
 8001a44:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001a46:	4a79      	ldr	r2, [pc, #484]	; (8001c2c <MX_GPIO_Init+0x278>)
 8001a48:	f043 0308 	orr.w	r3, r3, #8
 8001a4c:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001a4e:	4b77      	ldr	r3, [pc, #476]	; (8001c2c <MX_GPIO_Init+0x278>)
 8001a50:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001a52:	f003 0308 	and.w	r3, r3, #8
 8001a56:	607b      	str	r3, [r7, #4]
 8001a58:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, ST25DV04K_RF_DISABLE_Pin|ISM43362_RST_Pin|ISM43362_SPI3_CSN_Pin, GPIO_PIN_RESET);
 8001a5a:	2200      	movs	r2, #0
 8001a5c:	f240 1105 	movw	r1, #261	; 0x105
 8001a60:	4873      	ldr	r0, [pc, #460]	; (8001c30 <MX_GPIO_Init+0x27c>)
 8001a62:	f002 fc41 	bl	80042e8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_1|ARD_D10_Pin|ARD_D4_Pin|ARD_D7_Pin
 8001a66:	2200      	movs	r2, #0
 8001a68:	f248 111e 	movw	r1, #33054	; 0x811e
 8001a6c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001a70:	f002 fc3a 	bl	80042e8 <HAL_GPIO_WritePin>
                          |GPIO_PIN_8|ARD_D9_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, ARD_D8_Pin|ISM43362_BOOT0_Pin|ISM43362_WAKEUP_Pin|LED2_Pin
 8001a74:	2200      	movs	r2, #0
 8001a76:	f24f 0134 	movw	r1, #61492	; 0xf034
 8001a7a:	486e      	ldr	r0, [pc, #440]	; (8001c34 <MX_GPIO_Init+0x280>)
 8001a7c:	f002 fc34 	bl	80042e8 <HAL_GPIO_WritePin>
                          |SPSGRF_915_SDN_Pin|ARD_D5_Pin|SPSGRF_915_SPI3_CSN_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, SPBTLE_RF_SPI3_CSN_Pin|PMOD_RESET_Pin|PMOD_SPI2_SCK_Pin|STSAFE_A110_RESET_Pin, GPIO_PIN_RESET);
 8001a80:	2200      	movs	r2, #0
 8001a82:	f242 0183 	movw	r1, #8323	; 0x2083
 8001a86:	486c      	ldr	r0, [pc, #432]	; (8001c38 <MX_GPIO_Init+0x284>)
 8001a88:	f002 fc2e 	bl	80042e8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(VL53L0X_XSHUT_GPIO_Port, VL53L0X_XSHUT_Pin, GPIO_PIN_RESET);
 8001a8c:	2200      	movs	r2, #0
 8001a8e:	2140      	movs	r1, #64	; 0x40
 8001a90:	486a      	ldr	r0, [pc, #424]	; (8001c3c <MX_GPIO_Init+0x288>)
 8001a92:	f002 fc29 	bl	80042e8 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : ST25DV04K_RF_DISABLE_Pin ISM43362_RST_Pin ISM43362_SPI3_CSN_Pin */
  GPIO_InitStruct.Pin = ST25DV04K_RF_DISABLE_Pin|ISM43362_RST_Pin|ISM43362_SPI3_CSN_Pin;
 8001a96:	f240 1305 	movw	r3, #261	; 0x105
 8001a9a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001a9c:	2301      	movs	r3, #1
 8001a9e:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001aa0:	2300      	movs	r3, #0
 8001aa2:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001aa4:	2300      	movs	r3, #0
 8001aa6:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001aa8:	f107 031c 	add.w	r3, r7, #28
 8001aac:	4619      	mov	r1, r3
 8001aae:	4860      	ldr	r0, [pc, #384]	; (8001c30 <MX_GPIO_Init+0x27c>)
 8001ab0:	f002 f97e 	bl	8003db0 <HAL_GPIO_Init>

  /*Configure GPIO pins : USB_OTG_FS_OVRCR_EXTI3_Pin ST25DV04K_GPO_Pin SPSGRF_915_GPIO3_EXTI5_Pin SPBTLE_RF_IRQ_EXTI6_Pin
                           ISM43362_DRDY_EXTI1_Pin */
  GPIO_InitStruct.Pin = USB_OTG_FS_OVRCR_EXTI3_Pin|ST25DV04K_GPO_Pin|SPSGRF_915_GPIO3_EXTI5_Pin|SPBTLE_RF_IRQ_EXTI6_Pin
 8001ab4:	237a      	movs	r3, #122	; 0x7a
 8001ab6:	61fb      	str	r3, [r7, #28]
                          |ISM43362_DRDY_EXTI1_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8001ab8:	4b61      	ldr	r3, [pc, #388]	; (8001c40 <MX_GPIO_Init+0x28c>)
 8001aba:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001abc:	2300      	movs	r3, #0
 8001abe:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001ac0:	f107 031c 	add.w	r3, r7, #28
 8001ac4:	4619      	mov	r1, r3
 8001ac6:	485a      	ldr	r0, [pc, #360]	; (8001c30 <MX_GPIO_Init+0x27c>)
 8001ac8:	f002 f972 	bl	8003db0 <HAL_GPIO_Init>

  /*Configure GPIO pin : PA0 */
  GPIO_InitStruct.Pin = GPIO_PIN_0;
 8001acc:	2301      	movs	r3, #1
 8001ace:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8001ad0:	4b5b      	ldr	r3, [pc, #364]	; (8001c40 <MX_GPIO_Init+0x28c>)
 8001ad2:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ad4:	2300      	movs	r3, #0
 8001ad6:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001ad8:	f107 031c 	add.w	r3, r7, #28
 8001adc:	4619      	mov	r1, r3
 8001ade:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001ae2:	f002 f965 	bl	8003db0 <HAL_GPIO_Init>

  /*Configure GPIO pins : PA1 ARD_D10_Pin ARD_D4_Pin ARD_D7_Pin
                           PA8 ARD_D9_Pin */
  GPIO_InitStruct.Pin = GPIO_PIN_1|ARD_D10_Pin|ARD_D4_Pin|ARD_D7_Pin
 8001ae6:	f248 131e 	movw	r3, #33054	; 0x811e
 8001aea:	61fb      	str	r3, [r7, #28]
                          |GPIO_PIN_8|ARD_D9_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001aec:	2301      	movs	r3, #1
 8001aee:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001af0:	2300      	movs	r3, #0
 8001af2:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001af4:	2300      	movs	r3, #0
 8001af6:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001af8:	f107 031c 	add.w	r3, r7, #28
 8001afc:	4619      	mov	r1, r3
 8001afe:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001b02:	f002 f955 	bl	8003db0 <HAL_GPIO_Init>

  /*Configure GPIO pin : ARD_D6_Pin */
  GPIO_InitStruct.Pin = ARD_D6_Pin;
 8001b06:	2302      	movs	r3, #2
 8001b08:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001b0a:	2302      	movs	r3, #2
 8001b0c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b0e:	2300      	movs	r3, #0
 8001b10:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001b12:	2300      	movs	r3, #0
 8001b14:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8001b16:	2302      	movs	r3, #2
 8001b18:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(ARD_D6_GPIO_Port, &GPIO_InitStruct);
 8001b1a:	f107 031c 	add.w	r3, r7, #28
 8001b1e:	4619      	mov	r1, r3
 8001b20:	4844      	ldr	r0, [pc, #272]	; (8001c34 <MX_GPIO_Init+0x280>)
 8001b22:	f002 f945 	bl	8003db0 <HAL_GPIO_Init>

  /*Configure GPIO pins : ARD_D8_Pin ISM43362_BOOT0_Pin ISM43362_WAKEUP_Pin LED2_Pin
                           SPSGRF_915_SDN_Pin ARD_D5_Pin SPSGRF_915_SPI3_CSN_Pin */
  GPIO_InitStruct.Pin = ARD_D8_Pin|ISM43362_BOOT0_Pin|ISM43362_WAKEUP_Pin|LED2_Pin
 8001b26:	f24f 0334 	movw	r3, #61492	; 0xf034
 8001b2a:	61fb      	str	r3, [r7, #28]
                          |SPSGRF_915_SDN_Pin|ARD_D5_Pin|SPSGRF_915_SPI3_CSN_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001b2c:	2301      	movs	r3, #1
 8001b2e:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b30:	2300      	movs	r3, #0
 8001b32:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001b34:	2300      	movs	r3, #0
 8001b36:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001b38:	f107 031c 	add.w	r3, r7, #28
 8001b3c:	4619      	mov	r1, r3
 8001b3e:	483d      	ldr	r0, [pc, #244]	; (8001c34 <MX_GPIO_Init+0x280>)
 8001b40:	f002 f936 	bl	8003db0 <HAL_GPIO_Init>

  /*Configure GPIO pins : LPS22HB_INT_DRDY_EXTI10_Pin LSM6DSL_INT1_EXTI11_Pin USB_OTG_FS_PWR_EN_Pin ARD_D2_Pin
                           HTS221_DRDY_EXTI15_Pin PMOD_IRQ_EXTI12_Pin */
  GPIO_InitStruct.Pin = LPS22HB_INT_DRDY_EXTI10_Pin|LSM6DSL_INT1_EXTI11_Pin|USB_OTG_FS_PWR_EN_Pin|ARD_D2_Pin
 8001b44:	f64d 4304 	movw	r3, #56324	; 0xdc04
 8001b48:	61fb      	str	r3, [r7, #28]
                          |HTS221_DRDY_EXTI15_Pin|PMOD_IRQ_EXTI12_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8001b4a:	4b3d      	ldr	r3, [pc, #244]	; (8001c40 <MX_GPIO_Init+0x28c>)
 8001b4c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b4e:	2300      	movs	r3, #0
 8001b50:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001b52:	f107 031c 	add.w	r3, r7, #28
 8001b56:	4619      	mov	r1, r3
 8001b58:	4837      	ldr	r0, [pc, #220]	; (8001c38 <MX_GPIO_Init+0x284>)
 8001b5a:	f002 f929 	bl	8003db0 <HAL_GPIO_Init>

  /*Configure GPIO pins : SPBTLE_RF_SPI3_CSN_Pin PMOD_RESET_Pin PMOD_SPI2_SCK_Pin STSAFE_A110_RESET_Pin */
  GPIO_InitStruct.Pin = SPBTLE_RF_SPI3_CSN_Pin|PMOD_RESET_Pin|PMOD_SPI2_SCK_Pin|STSAFE_A110_RESET_Pin;
 8001b5e:	f242 0383 	movw	r3, #8323	; 0x2083
 8001b62:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001b64:	2301      	movs	r3, #1
 8001b66:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b68:	2300      	movs	r3, #0
 8001b6a:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001b6c:	2300      	movs	r3, #0
 8001b6e:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001b70:	f107 031c 	add.w	r3, r7, #28
 8001b74:	4619      	mov	r1, r3
 8001b76:	4830      	ldr	r0, [pc, #192]	; (8001c38 <MX_GPIO_Init+0x284>)
 8001b78:	f002 f91a 	bl	8003db0 <HAL_GPIO_Init>

  /*Configure GPIO pin : VL53L0X_XSHUT_Pin */
  GPIO_InitStruct.Pin = VL53L0X_XSHUT_Pin;
 8001b7c:	2340      	movs	r3, #64	; 0x40
 8001b7e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001b80:	2301      	movs	r3, #1
 8001b82:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b84:	2300      	movs	r3, #0
 8001b86:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001b88:	2300      	movs	r3, #0
 8001b8a:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(VL53L0X_XSHUT_GPIO_Port, &GPIO_InitStruct);
 8001b8c:	f107 031c 	add.w	r3, r7, #28
 8001b90:	4619      	mov	r1, r3
 8001b92:	482a      	ldr	r0, [pc, #168]	; (8001c3c <MX_GPIO_Init+0x288>)
 8001b94:	f002 f90c 	bl	8003db0 <HAL_GPIO_Init>

  /*Configure GPIO pins : VL53L0X_GPIO1_EXTI7_Pin LSM3MDL_DRDY_EXTI8_Pin */
  GPIO_InitStruct.Pin = VL53L0X_GPIO1_EXTI7_Pin|LSM3MDL_DRDY_EXTI8_Pin;
 8001b98:	f44f 73c0 	mov.w	r3, #384	; 0x180
 8001b9c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8001b9e:	4b28      	ldr	r3, [pc, #160]	; (8001c40 <MX_GPIO_Init+0x28c>)
 8001ba0:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ba2:	2300      	movs	r3, #0
 8001ba4:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001ba6:	f107 031c 	add.w	r3, r7, #28
 8001baa:	4619      	mov	r1, r3
 8001bac:	4823      	ldr	r0, [pc, #140]	; (8001c3c <MX_GPIO_Init+0x288>)
 8001bae:	f002 f8ff 	bl	8003db0 <HAL_GPIO_Init>

  /*Configure GPIO pin : USB_OTG_FS_VBUS_Pin */
  GPIO_InitStruct.Pin = USB_OTG_FS_VBUS_Pin;
 8001bb2:	f44f 7300 	mov.w	r3, #512	; 0x200
 8001bb6:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001bb8:	2300      	movs	r3, #0
 8001bba:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001bbc:	2300      	movs	r3, #0
 8001bbe:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(USB_OTG_FS_VBUS_GPIO_Port, &GPIO_InitStruct);
 8001bc0:	f107 031c 	add.w	r3, r7, #28
 8001bc4:	4619      	mov	r1, r3
 8001bc6:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001bca:	f002 f8f1 	bl	8003db0 <HAL_GPIO_Init>

  /*Configure GPIO pins : USB_OTG_FS_ID_Pin USB_OTG_FS_DM_Pin USB_OTG_FS_DP_Pin */
  GPIO_InitStruct.Pin = USB_OTG_FS_ID_Pin|USB_OTG_FS_DM_Pin|USB_OTG_FS_DP_Pin;
 8001bce:	f44f 53e0 	mov.w	r3, #7168	; 0x1c00
 8001bd2:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001bd4:	2302      	movs	r3, #2
 8001bd6:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001bd8:	2300      	movs	r3, #0
 8001bda:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001bdc:	2303      	movs	r3, #3
 8001bde:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 8001be0:	230a      	movs	r3, #10
 8001be2:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001be4:	f107 031c 	add.w	r3, r7, #28
 8001be8:	4619      	mov	r1, r3
 8001bea:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001bee:	f002 f8df 	bl	8003db0 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI0_IRQn, 0, 0);
 8001bf2:	2200      	movs	r2, #0
 8001bf4:	2100      	movs	r1, #0
 8001bf6:	2006      	movs	r0, #6
 8001bf8:	f001 ff39 	bl	8003a6e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI0_IRQn);
 8001bfc:	2006      	movs	r0, #6
 8001bfe:	f001 ff52 	bl	8003aa6 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI9_5_IRQn, 0, 0);
 8001c02:	2200      	movs	r2, #0
 8001c04:	2100      	movs	r1, #0
 8001c06:	2017      	movs	r0, #23
 8001c08:	f001 ff31 	bl	8003a6e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 8001c0c:	2017      	movs	r0, #23
 8001c0e:	f001 ff4a 	bl	8003aa6 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 8001c12:	2200      	movs	r2, #0
 8001c14:	2100      	movs	r1, #0
 8001c16:	2028      	movs	r0, #40	; 0x28
 8001c18:	f001 ff29 	bl	8003a6e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8001c1c:	2028      	movs	r0, #40	; 0x28
 8001c1e:	f001 ff42 	bl	8003aa6 <HAL_NVIC_EnableIRQ>

}
 8001c22:	bf00      	nop
 8001c24:	3730      	adds	r7, #48	; 0x30
 8001c26:	46bd      	mov	sp, r7
 8001c28:	bd80      	pop	{r7, pc}
 8001c2a:	bf00      	nop
 8001c2c:	40021000 	.word	0x40021000
 8001c30:	48001000 	.word	0x48001000
 8001c34:	48000400 	.word	0x48000400
 8001c38:	48000c00 	.word	0x48000c00
 8001c3c:	48000800 	.word	0x48000800
 8001c40:	10110000 	.word	0x10110000

08001c44 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001c44:	b480      	push	{r7}
 8001c46:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001c48:	b672      	cpsid	i
}
 8001c4a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001c4c:	e7fe      	b.n	8001c4c <Error_Handler+0x8>
	...

08001c50 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001c50:	b480      	push	{r7}
 8001c52:	b083      	sub	sp, #12
 8001c54:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001c56:	4b0f      	ldr	r3, [pc, #60]	; (8001c94 <HAL_MspInit+0x44>)
 8001c58:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001c5a:	4a0e      	ldr	r2, [pc, #56]	; (8001c94 <HAL_MspInit+0x44>)
 8001c5c:	f043 0301 	orr.w	r3, r3, #1
 8001c60:	6613      	str	r3, [r2, #96]	; 0x60
 8001c62:	4b0c      	ldr	r3, [pc, #48]	; (8001c94 <HAL_MspInit+0x44>)
 8001c64:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001c66:	f003 0301 	and.w	r3, r3, #1
 8001c6a:	607b      	str	r3, [r7, #4]
 8001c6c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001c6e:	4b09      	ldr	r3, [pc, #36]	; (8001c94 <HAL_MspInit+0x44>)
 8001c70:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001c72:	4a08      	ldr	r2, [pc, #32]	; (8001c94 <HAL_MspInit+0x44>)
 8001c74:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001c78:	6593      	str	r3, [r2, #88]	; 0x58
 8001c7a:	4b06      	ldr	r3, [pc, #24]	; (8001c94 <HAL_MspInit+0x44>)
 8001c7c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001c7e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001c82:	603b      	str	r3, [r7, #0]
 8001c84:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001c86:	bf00      	nop
 8001c88:	370c      	adds	r7, #12
 8001c8a:	46bd      	mov	sp, r7
 8001c8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c90:	4770      	bx	lr
 8001c92:	bf00      	nop
 8001c94:	40021000 	.word	0x40021000

08001c98 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8001c98:	b580      	push	{r7, lr}
 8001c9a:	b08a      	sub	sp, #40	; 0x28
 8001c9c:	af00      	add	r7, sp, #0
 8001c9e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001ca0:	f107 0314 	add.w	r3, r7, #20
 8001ca4:	2200      	movs	r2, #0
 8001ca6:	601a      	str	r2, [r3, #0]
 8001ca8:	605a      	str	r2, [r3, #4]
 8001caa:	609a      	str	r2, [r3, #8]
 8001cac:	60da      	str	r2, [r3, #12]
 8001cae:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 8001cb0:	687b      	ldr	r3, [r7, #4]
 8001cb2:	681b      	ldr	r3, [r3, #0]
 8001cb4:	4a15      	ldr	r2, [pc, #84]	; (8001d0c <HAL_ADC_MspInit+0x74>)
 8001cb6:	4293      	cmp	r3, r2
 8001cb8:	d123      	bne.n	8001d02 <HAL_ADC_MspInit+0x6a>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC_CLK_ENABLE();
 8001cba:	4b15      	ldr	r3, [pc, #84]	; (8001d10 <HAL_ADC_MspInit+0x78>)
 8001cbc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001cbe:	4a14      	ldr	r2, [pc, #80]	; (8001d10 <HAL_ADC_MspInit+0x78>)
 8001cc0:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8001cc4:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001cc6:	4b12      	ldr	r3, [pc, #72]	; (8001d10 <HAL_ADC_MspInit+0x78>)
 8001cc8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001cca:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8001cce:	613b      	str	r3, [r7, #16]
 8001cd0:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001cd2:	4b0f      	ldr	r3, [pc, #60]	; (8001d10 <HAL_ADC_MspInit+0x78>)
 8001cd4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001cd6:	4a0e      	ldr	r2, [pc, #56]	; (8001d10 <HAL_ADC_MspInit+0x78>)
 8001cd8:	f043 0304 	orr.w	r3, r3, #4
 8001cdc:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001cde:	4b0c      	ldr	r3, [pc, #48]	; (8001d10 <HAL_ADC_MspInit+0x78>)
 8001ce0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001ce2:	f003 0304 	and.w	r3, r3, #4
 8001ce6:	60fb      	str	r3, [r7, #12]
 8001ce8:	68fb      	ldr	r3, [r7, #12]
    PC2     ------> ADC1_IN3
    PC3     ------> ADC1_IN4
    PC4     ------> ADC1_IN13
    PC5     ------> ADC1_IN14
    */
    GPIO_InitStruct.Pin = ARD_A5_Pin|ARD_A4_Pin|ARD_A3_Pin|ARD_A2_Pin
 8001cea:	233f      	movs	r3, #63	; 0x3f
 8001cec:	617b      	str	r3, [r7, #20]
                          |ARD_A1_Pin|ARD_A0_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 8001cee:	230b      	movs	r3, #11
 8001cf0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001cf2:	2300      	movs	r3, #0
 8001cf4:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001cf6:	f107 0314 	add.w	r3, r7, #20
 8001cfa:	4619      	mov	r1, r3
 8001cfc:	4805      	ldr	r0, [pc, #20]	; (8001d14 <HAL_ADC_MspInit+0x7c>)
 8001cfe:	f002 f857 	bl	8003db0 <HAL_GPIO_Init>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 8001d02:	bf00      	nop
 8001d04:	3728      	adds	r7, #40	; 0x28
 8001d06:	46bd      	mov	sp, r7
 8001d08:	bd80      	pop	{r7, pc}
 8001d0a:	bf00      	nop
 8001d0c:	50040000 	.word	0x50040000
 8001d10:	40021000 	.word	0x40021000
 8001d14:	48000800 	.word	0x48000800

08001d18 <HAL_DFSDM_ChannelMspInit>:
* This function configures the hardware resources used in this example
* @param hdfsdm_channel: DFSDM_Channel handle pointer
* @retval None
*/
void HAL_DFSDM_ChannelMspInit(DFSDM_Channel_HandleTypeDef* hdfsdm_channel)
{
 8001d18:	b580      	push	{r7, lr}
 8001d1a:	b08a      	sub	sp, #40	; 0x28
 8001d1c:	af00      	add	r7, sp, #0
 8001d1e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001d20:	f107 0314 	add.w	r3, r7, #20
 8001d24:	2200      	movs	r2, #0
 8001d26:	601a      	str	r2, [r3, #0]
 8001d28:	605a      	str	r2, [r3, #4]
 8001d2a:	609a      	str	r2, [r3, #8]
 8001d2c:	60da      	str	r2, [r3, #12]
 8001d2e:	611a      	str	r2, [r3, #16]
  if(DFSDM1_Init == 0)
 8001d30:	4b1a      	ldr	r3, [pc, #104]	; (8001d9c <HAL_DFSDM_ChannelMspInit+0x84>)
 8001d32:	681b      	ldr	r3, [r3, #0]
 8001d34:	2b00      	cmp	r3, #0
 8001d36:	d12d      	bne.n	8001d94 <HAL_DFSDM_ChannelMspInit+0x7c>
  {
  /* USER CODE BEGIN DFSDM1_MspInit 0 */

  /* USER CODE END DFSDM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_DFSDM1_CLK_ENABLE();
 8001d38:	4b19      	ldr	r3, [pc, #100]	; (8001da0 <HAL_DFSDM_ChannelMspInit+0x88>)
 8001d3a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001d3c:	4a18      	ldr	r2, [pc, #96]	; (8001da0 <HAL_DFSDM_ChannelMspInit+0x88>)
 8001d3e:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8001d42:	6613      	str	r3, [r2, #96]	; 0x60
 8001d44:	4b16      	ldr	r3, [pc, #88]	; (8001da0 <HAL_DFSDM_ChannelMspInit+0x88>)
 8001d46:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001d48:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8001d4c:	613b      	str	r3, [r7, #16]
 8001d4e:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOE_CLK_ENABLE();
 8001d50:	4b13      	ldr	r3, [pc, #76]	; (8001da0 <HAL_DFSDM_ChannelMspInit+0x88>)
 8001d52:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001d54:	4a12      	ldr	r2, [pc, #72]	; (8001da0 <HAL_DFSDM_ChannelMspInit+0x88>)
 8001d56:	f043 0310 	orr.w	r3, r3, #16
 8001d5a:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001d5c:	4b10      	ldr	r3, [pc, #64]	; (8001da0 <HAL_DFSDM_ChannelMspInit+0x88>)
 8001d5e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001d60:	f003 0310 	and.w	r3, r3, #16
 8001d64:	60fb      	str	r3, [r7, #12]
 8001d66:	68fb      	ldr	r3, [r7, #12]
    /**DFSDM1 GPIO Configuration
    PE7     ------> DFSDM1_DATIN2
    PE9     ------> DFSDM1_CKOUT
    */
    GPIO_InitStruct.Pin = DFSDM1_DATIN2_Pin|DFSDM1_CKOUT_Pin;
 8001d68:	f44f 7320 	mov.w	r3, #640	; 0x280
 8001d6c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001d6e:	2302      	movs	r3, #2
 8001d70:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d72:	2300      	movs	r3, #0
 8001d74:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001d76:	2300      	movs	r3, #0
 8001d78:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF6_DFSDM1;
 8001d7a:	2306      	movs	r3, #6
 8001d7c:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001d7e:	f107 0314 	add.w	r3, r7, #20
 8001d82:	4619      	mov	r1, r3
 8001d84:	4807      	ldr	r0, [pc, #28]	; (8001da4 <HAL_DFSDM_ChannelMspInit+0x8c>)
 8001d86:	f002 f813 	bl	8003db0 <HAL_GPIO_Init>

  /* USER CODE BEGIN DFSDM1_MspInit 1 */

  /* USER CODE END DFSDM1_MspInit 1 */
  DFSDM1_Init++;
 8001d8a:	4b04      	ldr	r3, [pc, #16]	; (8001d9c <HAL_DFSDM_ChannelMspInit+0x84>)
 8001d8c:	681b      	ldr	r3, [r3, #0]
 8001d8e:	3301      	adds	r3, #1
 8001d90:	4a02      	ldr	r2, [pc, #8]	; (8001d9c <HAL_DFSDM_ChannelMspInit+0x84>)
 8001d92:	6013      	str	r3, [r2, #0]
  }

}
 8001d94:	bf00      	nop
 8001d96:	3728      	adds	r7, #40	; 0x28
 8001d98:	46bd      	mov	sp, r7
 8001d9a:	bd80      	pop	{r7, pc}
 8001d9c:	200001b4 	.word	0x200001b4
 8001da0:	40021000 	.word	0x40021000
 8001da4:	48001000 	.word	0x48001000

08001da8 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8001da8:	b580      	push	{r7, lr}
 8001daa:	b08c      	sub	sp, #48	; 0x30
 8001dac:	af00      	add	r7, sp, #0
 8001dae:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001db0:	f107 031c 	add.w	r3, r7, #28
 8001db4:	2200      	movs	r2, #0
 8001db6:	601a      	str	r2, [r3, #0]
 8001db8:	605a      	str	r2, [r3, #4]
 8001dba:	609a      	str	r2, [r3, #8]
 8001dbc:	60da      	str	r2, [r3, #12]
 8001dbe:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 8001dc0:	687b      	ldr	r3, [r7, #4]
 8001dc2:	681b      	ldr	r3, [r3, #0]
 8001dc4:	4a2f      	ldr	r2, [pc, #188]	; (8001e84 <HAL_I2C_MspInit+0xdc>)
 8001dc6:	4293      	cmp	r3, r2
 8001dc8:	d129      	bne.n	8001e1e <HAL_I2C_MspInit+0x76>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001dca:	4b2f      	ldr	r3, [pc, #188]	; (8001e88 <HAL_I2C_MspInit+0xe0>)
 8001dcc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001dce:	4a2e      	ldr	r2, [pc, #184]	; (8001e88 <HAL_I2C_MspInit+0xe0>)
 8001dd0:	f043 0302 	orr.w	r3, r3, #2
 8001dd4:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001dd6:	4b2c      	ldr	r3, [pc, #176]	; (8001e88 <HAL_I2C_MspInit+0xe0>)
 8001dd8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001dda:	f003 0302 	and.w	r3, r3, #2
 8001dde:	61bb      	str	r3, [r7, #24]
 8001de0:	69bb      	ldr	r3, [r7, #24]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = ARD_D15_Pin|ARD_D14_Pin;
 8001de2:	f44f 7340 	mov.w	r3, #768	; 0x300
 8001de6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001de8:	2312      	movs	r3, #18
 8001dea:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001dec:	2301      	movs	r3, #1
 8001dee:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001df0:	2303      	movs	r3, #3
 8001df2:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8001df4:	2304      	movs	r3, #4
 8001df6:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001df8:	f107 031c 	add.w	r3, r7, #28
 8001dfc:	4619      	mov	r1, r3
 8001dfe:	4823      	ldr	r0, [pc, #140]	; (8001e8c <HAL_I2C_MspInit+0xe4>)
 8001e00:	f001 ffd6 	bl	8003db0 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8001e04:	4b20      	ldr	r3, [pc, #128]	; (8001e88 <HAL_I2C_MspInit+0xe0>)
 8001e06:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001e08:	4a1f      	ldr	r2, [pc, #124]	; (8001e88 <HAL_I2C_MspInit+0xe0>)
 8001e0a:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8001e0e:	6593      	str	r3, [r2, #88]	; 0x58
 8001e10:	4b1d      	ldr	r3, [pc, #116]	; (8001e88 <HAL_I2C_MspInit+0xe0>)
 8001e12:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001e14:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001e18:	617b      	str	r3, [r7, #20]
 8001e1a:	697b      	ldr	r3, [r7, #20]
  /* USER CODE BEGIN I2C2_MspInit 1 */

  /* USER CODE END I2C2_MspInit 1 */
  }

}
 8001e1c:	e02d      	b.n	8001e7a <HAL_I2C_MspInit+0xd2>
  else if(hi2c->Instance==I2C2)
 8001e1e:	687b      	ldr	r3, [r7, #4]
 8001e20:	681b      	ldr	r3, [r3, #0]
 8001e22:	4a1b      	ldr	r2, [pc, #108]	; (8001e90 <HAL_I2C_MspInit+0xe8>)
 8001e24:	4293      	cmp	r3, r2
 8001e26:	d128      	bne.n	8001e7a <HAL_I2C_MspInit+0xd2>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001e28:	4b17      	ldr	r3, [pc, #92]	; (8001e88 <HAL_I2C_MspInit+0xe0>)
 8001e2a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001e2c:	4a16      	ldr	r2, [pc, #88]	; (8001e88 <HAL_I2C_MspInit+0xe0>)
 8001e2e:	f043 0302 	orr.w	r3, r3, #2
 8001e32:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001e34:	4b14      	ldr	r3, [pc, #80]	; (8001e88 <HAL_I2C_MspInit+0xe0>)
 8001e36:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001e38:	f003 0302 	and.w	r3, r3, #2
 8001e3c:	613b      	str	r3, [r7, #16]
 8001e3e:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = INTERNAL_I2C2_SCL_Pin|INTERNAL_I2C2_SDA_Pin;
 8001e40:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 8001e44:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001e46:	2312      	movs	r3, #18
 8001e48:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001e4a:	2301      	movs	r3, #1
 8001e4c:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001e4e:	2303      	movs	r3, #3
 8001e50:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 8001e52:	2304      	movs	r3, #4
 8001e54:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001e56:	f107 031c 	add.w	r3, r7, #28
 8001e5a:	4619      	mov	r1, r3
 8001e5c:	480b      	ldr	r0, [pc, #44]	; (8001e8c <HAL_I2C_MspInit+0xe4>)
 8001e5e:	f001 ffa7 	bl	8003db0 <HAL_GPIO_Init>
    __HAL_RCC_I2C2_CLK_ENABLE();
 8001e62:	4b09      	ldr	r3, [pc, #36]	; (8001e88 <HAL_I2C_MspInit+0xe0>)
 8001e64:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001e66:	4a08      	ldr	r2, [pc, #32]	; (8001e88 <HAL_I2C_MspInit+0xe0>)
 8001e68:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8001e6c:	6593      	str	r3, [r2, #88]	; 0x58
 8001e6e:	4b06      	ldr	r3, [pc, #24]	; (8001e88 <HAL_I2C_MspInit+0xe0>)
 8001e70:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001e72:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001e76:	60fb      	str	r3, [r7, #12]
 8001e78:	68fb      	ldr	r3, [r7, #12]
}
 8001e7a:	bf00      	nop
 8001e7c:	3730      	adds	r7, #48	; 0x30
 8001e7e:	46bd      	mov	sp, r7
 8001e80:	bd80      	pop	{r7, pc}
 8001e82:	bf00      	nop
 8001e84:	40005400 	.word	0x40005400
 8001e88:	40021000 	.word	0x40021000
 8001e8c:	48000400 	.word	0x48000400
 8001e90:	40005800 	.word	0x40005800

08001e94 <HAL_OSPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hospi: OSPI handle pointer
* @retval None
*/
void HAL_OSPI_MspInit(OSPI_HandleTypeDef* hospi)
{
 8001e94:	b580      	push	{r7, lr}
 8001e96:	b08a      	sub	sp, #40	; 0x28
 8001e98:	af00      	add	r7, sp, #0
 8001e9a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001e9c:	f107 0314 	add.w	r3, r7, #20
 8001ea0:	2200      	movs	r2, #0
 8001ea2:	601a      	str	r2, [r3, #0]
 8001ea4:	605a      	str	r2, [r3, #4]
 8001ea6:	609a      	str	r2, [r3, #8]
 8001ea8:	60da      	str	r2, [r3, #12]
 8001eaa:	611a      	str	r2, [r3, #16]
  if(hospi->Instance==OCTOSPI1)
 8001eac:	687b      	ldr	r3, [r7, #4]
 8001eae:	681b      	ldr	r3, [r3, #0]
 8001eb0:	4a1d      	ldr	r2, [pc, #116]	; (8001f28 <HAL_OSPI_MspInit+0x94>)
 8001eb2:	4293      	cmp	r3, r2
 8001eb4:	d134      	bne.n	8001f20 <HAL_OSPI_MspInit+0x8c>
  {
  /* USER CODE BEGIN OCTOSPI1_MspInit 0 */

  /* USER CODE END OCTOSPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_OSPIM_CLK_ENABLE();
 8001eb6:	4b1d      	ldr	r3, [pc, #116]	; (8001f2c <HAL_OSPI_MspInit+0x98>)
 8001eb8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001eba:	4a1c      	ldr	r2, [pc, #112]	; (8001f2c <HAL_OSPI_MspInit+0x98>)
 8001ebc:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8001ec0:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001ec2:	4b1a      	ldr	r3, [pc, #104]	; (8001f2c <HAL_OSPI_MspInit+0x98>)
 8001ec4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001ec6:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001eca:	613b      	str	r3, [r7, #16]
 8001ecc:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_OSPI1_CLK_ENABLE();
 8001ece:	4b17      	ldr	r3, [pc, #92]	; (8001f2c <HAL_OSPI_MspInit+0x98>)
 8001ed0:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8001ed2:	4a16      	ldr	r2, [pc, #88]	; (8001f2c <HAL_OSPI_MspInit+0x98>)
 8001ed4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001ed8:	6513      	str	r3, [r2, #80]	; 0x50
 8001eda:	4b14      	ldr	r3, [pc, #80]	; (8001f2c <HAL_OSPI_MspInit+0x98>)
 8001edc:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8001ede:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001ee2:	60fb      	str	r3, [r7, #12]
 8001ee4:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOE_CLK_ENABLE();
 8001ee6:	4b11      	ldr	r3, [pc, #68]	; (8001f2c <HAL_OSPI_MspInit+0x98>)
 8001ee8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001eea:	4a10      	ldr	r2, [pc, #64]	; (8001f2c <HAL_OSPI_MspInit+0x98>)
 8001eec:	f043 0310 	orr.w	r3, r3, #16
 8001ef0:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001ef2:	4b0e      	ldr	r3, [pc, #56]	; (8001f2c <HAL_OSPI_MspInit+0x98>)
 8001ef4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001ef6:	f003 0310 	and.w	r3, r3, #16
 8001efa:	60bb      	str	r3, [r7, #8]
 8001efc:	68bb      	ldr	r3, [r7, #8]
    PE12     ------> OCTOSPIM_P1_IO0
    PE13     ------> OCTOSPIM_P1_IO1
    PE14     ------> OCTOSPIM_P1_IO2
    PE15     ------> OCTOSPIM_P1_IO3
    */
    GPIO_InitStruct.Pin = QUADSPI_CLK_Pin|QUADSPI_NCS_Pin|OQUADSPI_BK1_IO0_Pin|QUADSPI_BK1_IO1_Pin
 8001efe:	f44f 437c 	mov.w	r3, #64512	; 0xfc00
 8001f02:	617b      	str	r3, [r7, #20]
                          |QUAD_SPI_BK1_IO2_Pin|QUAD_SPI_BK1_IO3_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001f04:	2302      	movs	r3, #2
 8001f06:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001f08:	2300      	movs	r3, #0
 8001f0a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001f0c:	2303      	movs	r3, #3
 8001f0e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_OCTOSPIM_P1;
 8001f10:	230a      	movs	r3, #10
 8001f12:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001f14:	f107 0314 	add.w	r3, r7, #20
 8001f18:	4619      	mov	r1, r3
 8001f1a:	4805      	ldr	r0, [pc, #20]	; (8001f30 <HAL_OSPI_MspInit+0x9c>)
 8001f1c:	f001 ff48 	bl	8003db0 <HAL_GPIO_Init>
  /* USER CODE BEGIN OCTOSPI1_MspInit 1 */

  /* USER CODE END OCTOSPI1_MspInit 1 */
  }

}
 8001f20:	bf00      	nop
 8001f22:	3728      	adds	r7, #40	; 0x28
 8001f24:	46bd      	mov	sp, r7
 8001f26:	bd80      	pop	{r7, pc}
 8001f28:	a0001000 	.word	0xa0001000
 8001f2c:	40021000 	.word	0x40021000
 8001f30:	48001000 	.word	0x48001000

08001f34 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8001f34:	b580      	push	{r7, lr}
 8001f36:	b08a      	sub	sp, #40	; 0x28
 8001f38:	af00      	add	r7, sp, #0
 8001f3a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001f3c:	f107 0314 	add.w	r3, r7, #20
 8001f40:	2200      	movs	r2, #0
 8001f42:	601a      	str	r2, [r3, #0]
 8001f44:	605a      	str	r2, [r3, #4]
 8001f46:	609a      	str	r2, [r3, #8]
 8001f48:	60da      	str	r2, [r3, #12]
 8001f4a:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 8001f4c:	687b      	ldr	r3, [r7, #4]
 8001f4e:	681b      	ldr	r3, [r3, #0]
 8001f50:	4a17      	ldr	r2, [pc, #92]	; (8001fb0 <HAL_SPI_MspInit+0x7c>)
 8001f52:	4293      	cmp	r3, r2
 8001f54:	d128      	bne.n	8001fa8 <HAL_SPI_MspInit+0x74>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8001f56:	4b17      	ldr	r3, [pc, #92]	; (8001fb4 <HAL_SPI_MspInit+0x80>)
 8001f58:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001f5a:	4a16      	ldr	r2, [pc, #88]	; (8001fb4 <HAL_SPI_MspInit+0x80>)
 8001f5c:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8001f60:	6613      	str	r3, [r2, #96]	; 0x60
 8001f62:	4b14      	ldr	r3, [pc, #80]	; (8001fb4 <HAL_SPI_MspInit+0x80>)
 8001f64:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001f66:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8001f6a:	613b      	str	r3, [r7, #16]
 8001f6c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001f6e:	4b11      	ldr	r3, [pc, #68]	; (8001fb4 <HAL_SPI_MspInit+0x80>)
 8001f70:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001f72:	4a10      	ldr	r2, [pc, #64]	; (8001fb4 <HAL_SPI_MspInit+0x80>)
 8001f74:	f043 0301 	orr.w	r3, r3, #1
 8001f78:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001f7a:	4b0e      	ldr	r3, [pc, #56]	; (8001fb4 <HAL_SPI_MspInit+0x80>)
 8001f7c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001f7e:	f003 0301 	and.w	r3, r3, #1
 8001f82:	60fb      	str	r3, [r7, #12]
 8001f84:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = ARD_D13_Pin|GPIO_PIN_6|GPIO_PIN_7;
 8001f86:	23e0      	movs	r3, #224	; 0xe0
 8001f88:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001f8a:	2302      	movs	r3, #2
 8001f8c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001f8e:	2300      	movs	r3, #0
 8001f90:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001f92:	2303      	movs	r3, #3
 8001f94:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8001f96:	2305      	movs	r3, #5
 8001f98:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001f9a:	f107 0314 	add.w	r3, r7, #20
 8001f9e:	4619      	mov	r1, r3
 8001fa0:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001fa4:	f001 ff04 	bl	8003db0 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }

}
 8001fa8:	bf00      	nop
 8001faa:	3728      	adds	r7, #40	; 0x28
 8001fac:	46bd      	mov	sp, r7
 8001fae:	bd80      	pop	{r7, pc}
 8001fb0:	40013000 	.word	0x40013000
 8001fb4:	40021000 	.word	0x40021000

08001fb8 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001fb8:	b580      	push	{r7, lr}
 8001fba:	b08c      	sub	sp, #48	; 0x30
 8001fbc:	af00      	add	r7, sp, #0
 8001fbe:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001fc0:	f107 031c 	add.w	r3, r7, #28
 8001fc4:	2200      	movs	r2, #0
 8001fc6:	601a      	str	r2, [r3, #0]
 8001fc8:	605a      	str	r2, [r3, #4]
 8001fca:	609a      	str	r2, [r3, #8]
 8001fcc:	60da      	str	r2, [r3, #12]
 8001fce:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 8001fd0:	687b      	ldr	r3, [r7, #4]
 8001fd2:	681b      	ldr	r3, [r3, #0]
 8001fd4:	4a2e      	ldr	r2, [pc, #184]	; (8002090 <HAL_UART_MspInit+0xd8>)
 8001fd6:	4293      	cmp	r3, r2
 8001fd8:	d128      	bne.n	800202c <HAL_UART_MspInit+0x74>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8001fda:	4b2e      	ldr	r3, [pc, #184]	; (8002094 <HAL_UART_MspInit+0xdc>)
 8001fdc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001fde:	4a2d      	ldr	r2, [pc, #180]	; (8002094 <HAL_UART_MspInit+0xdc>)
 8001fe0:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001fe4:	6593      	str	r3, [r2, #88]	; 0x58
 8001fe6:	4b2b      	ldr	r3, [pc, #172]	; (8002094 <HAL_UART_MspInit+0xdc>)
 8001fe8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001fea:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001fee:	61bb      	str	r3, [r7, #24]
 8001ff0:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 8001ff2:	4b28      	ldr	r3, [pc, #160]	; (8002094 <HAL_UART_MspInit+0xdc>)
 8001ff4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001ff6:	4a27      	ldr	r2, [pc, #156]	; (8002094 <HAL_UART_MspInit+0xdc>)
 8001ff8:	f043 0308 	orr.w	r3, r3, #8
 8001ffc:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001ffe:	4b25      	ldr	r3, [pc, #148]	; (8002094 <HAL_UART_MspInit+0xdc>)
 8002000:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002002:	f003 0308 	and.w	r3, r3, #8
 8002006:	617b      	str	r3, [r7, #20]
 8002008:	697b      	ldr	r3, [r7, #20]
    PD3     ------> USART2_CTS
    PD4     ------> USART2_RTS
    PD5     ------> USART2_TX
    PD6     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = PMOD_UART2_CTS_Pin|PMOD_UART2_RTS_Pin|PMOD_UART2_TX_Pin|PMOD_UART2_RX_Pin;
 800200a:	2378      	movs	r3, #120	; 0x78
 800200c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800200e:	2302      	movs	r3, #2
 8002010:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002012:	2300      	movs	r3, #0
 8002014:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002016:	2303      	movs	r3, #3
 8002018:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 800201a:	2307      	movs	r3, #7
 800201c:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800201e:	f107 031c 	add.w	r3, r7, #28
 8002022:	4619      	mov	r1, r3
 8002024:	481c      	ldr	r0, [pc, #112]	; (8002098 <HAL_UART_MspInit+0xe0>)
 8002026:	f001 fec3 	bl	8003db0 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }

}
 800202a:	e02d      	b.n	8002088 <HAL_UART_MspInit+0xd0>
  else if(huart->Instance==USART3)
 800202c:	687b      	ldr	r3, [r7, #4]
 800202e:	681b      	ldr	r3, [r3, #0]
 8002030:	4a1a      	ldr	r2, [pc, #104]	; (800209c <HAL_UART_MspInit+0xe4>)
 8002032:	4293      	cmp	r3, r2
 8002034:	d128      	bne.n	8002088 <HAL_UART_MspInit+0xd0>
    __HAL_RCC_USART3_CLK_ENABLE();
 8002036:	4b17      	ldr	r3, [pc, #92]	; (8002094 <HAL_UART_MspInit+0xdc>)
 8002038:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800203a:	4a16      	ldr	r2, [pc, #88]	; (8002094 <HAL_UART_MspInit+0xdc>)
 800203c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002040:	6593      	str	r3, [r2, #88]	; 0x58
 8002042:	4b14      	ldr	r3, [pc, #80]	; (8002094 <HAL_UART_MspInit+0xdc>)
 8002044:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002046:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800204a:	613b      	str	r3, [r7, #16]
 800204c:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 800204e:	4b11      	ldr	r3, [pc, #68]	; (8002094 <HAL_UART_MspInit+0xdc>)
 8002050:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002052:	4a10      	ldr	r2, [pc, #64]	; (8002094 <HAL_UART_MspInit+0xdc>)
 8002054:	f043 0308 	orr.w	r3, r3, #8
 8002058:	64d3      	str	r3, [r2, #76]	; 0x4c
 800205a:	4b0e      	ldr	r3, [pc, #56]	; (8002094 <HAL_UART_MspInit+0xdc>)
 800205c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800205e:	f003 0308 	and.w	r3, r3, #8
 8002062:	60fb      	str	r3, [r7, #12]
 8002064:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = INTERNAL_UART3_TX_Pin|INTERNAL_UART3_RX_Pin;
 8002066:	f44f 7340 	mov.w	r3, #768	; 0x300
 800206a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800206c:	2302      	movs	r3, #2
 800206e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002070:	2300      	movs	r3, #0
 8002072:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002074:	2303      	movs	r3, #3
 8002076:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8002078:	2307      	movs	r3, #7
 800207a:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800207c:	f107 031c 	add.w	r3, r7, #28
 8002080:	4619      	mov	r1, r3
 8002082:	4805      	ldr	r0, [pc, #20]	; (8002098 <HAL_UART_MspInit+0xe0>)
 8002084:	f001 fe94 	bl	8003db0 <HAL_GPIO_Init>
}
 8002088:	bf00      	nop
 800208a:	3730      	adds	r7, #48	; 0x30
 800208c:	46bd      	mov	sp, r7
 800208e:	bd80      	pop	{r7, pc}
 8002090:	40004400 	.word	0x40004400
 8002094:	40021000 	.word	0x40021000
 8002098:	48000c00 	.word	0x48000c00
 800209c:	40004800 	.word	0x40004800

080020a0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80020a0:	b480      	push	{r7}
 80020a2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80020a4:	e7fe      	b.n	80020a4 <NMI_Handler+0x4>

080020a6 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80020a6:	b480      	push	{r7}
 80020a8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80020aa:	e7fe      	b.n	80020aa <HardFault_Handler+0x4>

080020ac <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80020ac:	b480      	push	{r7}
 80020ae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80020b0:	e7fe      	b.n	80020b0 <MemManage_Handler+0x4>

080020b2 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80020b2:	b480      	push	{r7}
 80020b4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80020b6:	e7fe      	b.n	80020b6 <BusFault_Handler+0x4>

080020b8 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80020b8:	b480      	push	{r7}
 80020ba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80020bc:	e7fe      	b.n	80020bc <UsageFault_Handler+0x4>

080020be <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80020be:	b480      	push	{r7}
 80020c0:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80020c2:	bf00      	nop
 80020c4:	46bd      	mov	sp, r7
 80020c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020ca:	4770      	bx	lr

080020cc <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80020cc:	b480      	push	{r7}
 80020ce:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80020d0:	bf00      	nop
 80020d2:	46bd      	mov	sp, r7
 80020d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020d8:	4770      	bx	lr

080020da <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80020da:	b480      	push	{r7}
 80020dc:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80020de:	bf00      	nop
 80020e0:	46bd      	mov	sp, r7
 80020e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020e6:	4770      	bx	lr

080020e8 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80020e8:	b580      	push	{r7, lr}
 80020ea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80020ec:	f000 fcb8 	bl	8002a60 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80020f0:	bf00      	nop
 80020f2:	bd80      	pop	{r7, pc}

080020f4 <EXTI0_IRQHandler>:

/**
  * @brief This function handles EXTI line0 interrupt.
  */
void EXTI0_IRQHandler(void)
{
 80020f4:	b580      	push	{r7, lr}
 80020f6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI0_IRQn 0 */

  /* USER CODE END EXTI0_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_0);
 80020f8:	2001      	movs	r0, #1
 80020fa:	f002 f927 	bl	800434c <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI0_IRQn 1 */

  /* USER CODE END EXTI0_IRQn 1 */
}
 80020fe:	bf00      	nop
 8002100:	bd80      	pop	{r7, pc}
	...

08002104 <EXTI9_5_IRQHandler>:

/**
  * @brief This function handles EXTI line[9:5] interrupts.
  */
void EXTI9_5_IRQHandler(void)
{
 8002104:	b580      	push	{r7, lr}
 8002106:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI9_5_IRQn 0 */

  /* USER CODE END EXTI9_5_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_5);
 8002108:	2020      	movs	r0, #32
 800210a:	f002 f91f 	bl	800434c <HAL_GPIO_EXTI_IRQHandler>
  HAL_EXTI_IRQHandler(&H_EXTI_6);
 800210e:	4806      	ldr	r0, [pc, #24]	; (8002128 <EXTI9_5_IRQHandler+0x24>)
 8002110:	f001 fe1e 	bl	8003d50 <HAL_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_7);
 8002114:	2080      	movs	r0, #128	; 0x80
 8002116:	f002 f919 	bl	800434c <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_8);
 800211a:	f44f 7080 	mov.w	r0, #256	; 0x100
 800211e:	f002 f915 	bl	800434c <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI9_5_IRQn 1 */

  /* USER CODE END EXTI9_5_IRQn 1 */
}
 8002122:	bf00      	nop
 8002124:	bd80      	pop	{r7, pc}
 8002126:	bf00      	nop
 8002128:	200004d8 	.word	0x200004d8

0800212c <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 800212c:	b580      	push	{r7, lr}
 800212e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_10);
 8002130:	f44f 6080 	mov.w	r0, #1024	; 0x400
 8002134:	f002 f90a 	bl	800434c <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_11);
 8002138:	f44f 6000 	mov.w	r0, #2048	; 0x800
 800213c:	f002 f906 	bl	800434c <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_12);
 8002140:	f44f 5080 	mov.w	r0, #4096	; 0x1000
 8002144:	f002 f902 	bl	800434c <HAL_GPIO_EXTI_IRQHandler>
  HAL_EXTI_IRQHandler(&H_EXTI_13);
 8002148:	4806      	ldr	r0, [pc, #24]	; (8002164 <EXTI15_10_IRQHandler+0x38>)
 800214a:	f001 fe01 	bl	8003d50 <HAL_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_14);
 800214e:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 8002152:	f002 f8fb 	bl	800434c <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_15);
 8002156:	f44f 4000 	mov.w	r0, #32768	; 0x8000
 800215a:	f002 f8f7 	bl	800434c <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 800215e:	bf00      	nop
 8002160:	bd80      	pop	{r7, pc}
 8002162:	bf00      	nop
 8002164:	20000010 	.word	0x20000010

08002168 <_read>:
	_kill(status, -1);
	while (1) {}		/* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8002168:	b580      	push	{r7, lr}
 800216a:	b086      	sub	sp, #24
 800216c:	af00      	add	r7, sp, #0
 800216e:	60f8      	str	r0, [r7, #12]
 8002170:	60b9      	str	r1, [r7, #8]
 8002172:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002174:	2300      	movs	r3, #0
 8002176:	617b      	str	r3, [r7, #20]
 8002178:	e00a      	b.n	8002190 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 800217a:	f3af 8000 	nop.w
 800217e:	4601      	mov	r1, r0
 8002180:	68bb      	ldr	r3, [r7, #8]
 8002182:	1c5a      	adds	r2, r3, #1
 8002184:	60ba      	str	r2, [r7, #8]
 8002186:	b2ca      	uxtb	r2, r1
 8002188:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800218a:	697b      	ldr	r3, [r7, #20]
 800218c:	3301      	adds	r3, #1
 800218e:	617b      	str	r3, [r7, #20]
 8002190:	697a      	ldr	r2, [r7, #20]
 8002192:	687b      	ldr	r3, [r7, #4]
 8002194:	429a      	cmp	r2, r3
 8002196:	dbf0      	blt.n	800217a <_read+0x12>
	}

return len;
 8002198:	687b      	ldr	r3, [r7, #4]
}
 800219a:	4618      	mov	r0, r3
 800219c:	3718      	adds	r7, #24
 800219e:	46bd      	mov	sp, r7
 80021a0:	bd80      	pop	{r7, pc}

080021a2 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80021a2:	b580      	push	{r7, lr}
 80021a4:	b086      	sub	sp, #24
 80021a6:	af00      	add	r7, sp, #0
 80021a8:	60f8      	str	r0, [r7, #12]
 80021aa:	60b9      	str	r1, [r7, #8]
 80021ac:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80021ae:	2300      	movs	r3, #0
 80021b0:	617b      	str	r3, [r7, #20]
 80021b2:	e009      	b.n	80021c8 <_write+0x26>
	{
		__io_putchar(*ptr++);
 80021b4:	68bb      	ldr	r3, [r7, #8]
 80021b6:	1c5a      	adds	r2, r3, #1
 80021b8:	60ba      	str	r2, [r7, #8]
 80021ba:	781b      	ldrb	r3, [r3, #0]
 80021bc:	4618      	mov	r0, r3
 80021be:	f000 faa9 	bl	8002714 <__io_putchar>
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80021c2:	697b      	ldr	r3, [r7, #20]
 80021c4:	3301      	adds	r3, #1
 80021c6:	617b      	str	r3, [r7, #20]
 80021c8:	697a      	ldr	r2, [r7, #20]
 80021ca:	687b      	ldr	r3, [r7, #4]
 80021cc:	429a      	cmp	r2, r3
 80021ce:	dbf1      	blt.n	80021b4 <_write+0x12>
	}
	return len;
 80021d0:	687b      	ldr	r3, [r7, #4]
}
 80021d2:	4618      	mov	r0, r3
 80021d4:	3718      	adds	r7, #24
 80021d6:	46bd      	mov	sp, r7
 80021d8:	bd80      	pop	{r7, pc}

080021da <_close>:

int _close(int file)
{
 80021da:	b480      	push	{r7}
 80021dc:	b083      	sub	sp, #12
 80021de:	af00      	add	r7, sp, #0
 80021e0:	6078      	str	r0, [r7, #4]
	return -1;
 80021e2:	f04f 33ff 	mov.w	r3, #4294967295
}
 80021e6:	4618      	mov	r0, r3
 80021e8:	370c      	adds	r7, #12
 80021ea:	46bd      	mov	sp, r7
 80021ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021f0:	4770      	bx	lr

080021f2 <_fstat>:


int _fstat(int file, struct stat *st)
{
 80021f2:	b480      	push	{r7}
 80021f4:	b083      	sub	sp, #12
 80021f6:	af00      	add	r7, sp, #0
 80021f8:	6078      	str	r0, [r7, #4]
 80021fa:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 80021fc:	683b      	ldr	r3, [r7, #0]
 80021fe:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8002202:	605a      	str	r2, [r3, #4]
	return 0;
 8002204:	2300      	movs	r3, #0
}
 8002206:	4618      	mov	r0, r3
 8002208:	370c      	adds	r7, #12
 800220a:	46bd      	mov	sp, r7
 800220c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002210:	4770      	bx	lr

08002212 <_isatty>:

int _isatty(int file)
{
 8002212:	b480      	push	{r7}
 8002214:	b083      	sub	sp, #12
 8002216:	af00      	add	r7, sp, #0
 8002218:	6078      	str	r0, [r7, #4]
	return 1;
 800221a:	2301      	movs	r3, #1
}
 800221c:	4618      	mov	r0, r3
 800221e:	370c      	adds	r7, #12
 8002220:	46bd      	mov	sp, r7
 8002222:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002226:	4770      	bx	lr

08002228 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8002228:	b480      	push	{r7}
 800222a:	b085      	sub	sp, #20
 800222c:	af00      	add	r7, sp, #0
 800222e:	60f8      	str	r0, [r7, #12]
 8002230:	60b9      	str	r1, [r7, #8]
 8002232:	607a      	str	r2, [r7, #4]
	return 0;
 8002234:	2300      	movs	r3, #0
}
 8002236:	4618      	mov	r0, r3
 8002238:	3714      	adds	r7, #20
 800223a:	46bd      	mov	sp, r7
 800223c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002240:	4770      	bx	lr
	...

08002244 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002244:	b580      	push	{r7, lr}
 8002246:	b086      	sub	sp, #24
 8002248:	af00      	add	r7, sp, #0
 800224a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 800224c:	4a14      	ldr	r2, [pc, #80]	; (80022a0 <_sbrk+0x5c>)
 800224e:	4b15      	ldr	r3, [pc, #84]	; (80022a4 <_sbrk+0x60>)
 8002250:	1ad3      	subs	r3, r2, r3
 8002252:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002254:	697b      	ldr	r3, [r7, #20]
 8002256:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002258:	4b13      	ldr	r3, [pc, #76]	; (80022a8 <_sbrk+0x64>)
 800225a:	681b      	ldr	r3, [r3, #0]
 800225c:	2b00      	cmp	r3, #0
 800225e:	d102      	bne.n	8002266 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002260:	4b11      	ldr	r3, [pc, #68]	; (80022a8 <_sbrk+0x64>)
 8002262:	4a12      	ldr	r2, [pc, #72]	; (80022ac <_sbrk+0x68>)
 8002264:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8002266:	4b10      	ldr	r3, [pc, #64]	; (80022a8 <_sbrk+0x64>)
 8002268:	681a      	ldr	r2, [r3, #0]
 800226a:	687b      	ldr	r3, [r7, #4]
 800226c:	4413      	add	r3, r2
 800226e:	693a      	ldr	r2, [r7, #16]
 8002270:	429a      	cmp	r2, r3
 8002272:	d207      	bcs.n	8002284 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002274:	f007 f8cc 	bl	8009410 <__errno>
 8002278:	4603      	mov	r3, r0
 800227a:	220c      	movs	r2, #12
 800227c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800227e:	f04f 33ff 	mov.w	r3, #4294967295
 8002282:	e009      	b.n	8002298 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002284:	4b08      	ldr	r3, [pc, #32]	; (80022a8 <_sbrk+0x64>)
 8002286:	681b      	ldr	r3, [r3, #0]
 8002288:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800228a:	4b07      	ldr	r3, [pc, #28]	; (80022a8 <_sbrk+0x64>)
 800228c:	681a      	ldr	r2, [r3, #0]
 800228e:	687b      	ldr	r3, [r7, #4]
 8002290:	4413      	add	r3, r2
 8002292:	4a05      	ldr	r2, [pc, #20]	; (80022a8 <_sbrk+0x64>)
 8002294:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8002296:	68fb      	ldr	r3, [r7, #12]
}
 8002298:	4618      	mov	r0, r3
 800229a:	3718      	adds	r7, #24
 800229c:	46bd      	mov	sp, r7
 800229e:	bd80      	pop	{r7, pc}
 80022a0:	200a0000 	.word	0x200a0000
 80022a4:	00000400 	.word	0x00000400
 80022a8:	200001b8 	.word	0x200001b8
 80022ac:	20000908 	.word	0x20000908

080022b0 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 80022b0:	b480      	push	{r7}
 80022b2:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 80022b4:	4b15      	ldr	r3, [pc, #84]	; (800230c <SystemInit+0x5c>)
 80022b6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80022ba:	4a14      	ldr	r2, [pc, #80]	; (800230c <SystemInit+0x5c>)
 80022bc:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80022c0:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
#endif

  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set MSION bit */
  RCC->CR |= RCC_CR_MSION;
 80022c4:	4b12      	ldr	r3, [pc, #72]	; (8002310 <SystemInit+0x60>)
 80022c6:	681b      	ldr	r3, [r3, #0]
 80022c8:	4a11      	ldr	r2, [pc, #68]	; (8002310 <SystemInit+0x60>)
 80022ca:	f043 0301 	orr.w	r3, r3, #1
 80022ce:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000U;
 80022d0:	4b0f      	ldr	r3, [pc, #60]	; (8002310 <SystemInit+0x60>)
 80022d2:	2200      	movs	r2, #0
 80022d4:	609a      	str	r2, [r3, #8]

  /* Reset HSEON, CSSON , HSION, and PLLON bits */
  RCC->CR &= 0xEAF6FFFFU;
 80022d6:	4b0e      	ldr	r3, [pc, #56]	; (8002310 <SystemInit+0x60>)
 80022d8:	681b      	ldr	r3, [r3, #0]
 80022da:	4a0d      	ldr	r2, [pc, #52]	; (8002310 <SystemInit+0x60>)
 80022dc:	f023 53a8 	bic.w	r3, r3, #352321536	; 0x15000000
 80022e0:	f423 2310 	bic.w	r3, r3, #589824	; 0x90000
 80022e4:	6013      	str	r3, [r2, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x00001000U;
 80022e6:	4b0a      	ldr	r3, [pc, #40]	; (8002310 <SystemInit+0x60>)
 80022e8:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 80022ec:	60da      	str	r2, [r3, #12]

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 80022ee:	4b08      	ldr	r3, [pc, #32]	; (8002310 <SystemInit+0x60>)
 80022f0:	681b      	ldr	r3, [r3, #0]
 80022f2:	4a07      	ldr	r2, [pc, #28]	; (8002310 <SystemInit+0x60>)
 80022f4:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80022f8:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000U;
 80022fa:	4b05      	ldr	r3, [pc, #20]	; (8002310 <SystemInit+0x60>)
 80022fc:	2200      	movs	r2, #0
 80022fe:	619a      	str	r2, [r3, #24]
}
 8002300:	bf00      	nop
 8002302:	46bd      	mov	sp, r7
 8002304:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002308:	4770      	bx	lr
 800230a:	bf00      	nop
 800230c:	e000ed00 	.word	0xe000ed00
 8002310:	40021000 	.word	0x40021000

08002314 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 8002314:	f8df d034 	ldr.w	sp, [pc, #52]	; 800234c <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 8002318:	f7ff ffca 	bl	80022b0 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  movs	r1, #0
 800231c:	2100      	movs	r1, #0
  b	LoopCopyDataInit
 800231e:	e003      	b.n	8002328 <LoopCopyDataInit>

08002320 <CopyDataInit>:

CopyDataInit:
	ldr	r3, =_sidata
 8002320:	4b0b      	ldr	r3, [pc, #44]	; (8002350 <LoopForever+0x6>)
	ldr	r3, [r3, r1]
 8002322:	585b      	ldr	r3, [r3, r1]
	str	r3, [r0, r1]
 8002324:	5043      	str	r3, [r0, r1]
	adds	r1, r1, #4
 8002326:	3104      	adds	r1, #4

08002328 <LoopCopyDataInit>:

LoopCopyDataInit:
	ldr	r0, =_sdata
 8002328:	480a      	ldr	r0, [pc, #40]	; (8002354 <LoopForever+0xa>)
	ldr	r3, =_edata
 800232a:	4b0b      	ldr	r3, [pc, #44]	; (8002358 <LoopForever+0xe>)
	adds	r2, r0, r1
 800232c:	1842      	adds	r2, r0, r1
	cmp	r2, r3
 800232e:	429a      	cmp	r2, r3
	bcc	CopyDataInit
 8002330:	d3f6      	bcc.n	8002320 <CopyDataInit>
	ldr	r2, =_sbss
 8002332:	4a0a      	ldr	r2, [pc, #40]	; (800235c <LoopForever+0x12>)
	b	LoopFillZerobss
 8002334:	e002      	b.n	800233c <LoopFillZerobss>

08002336 <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
	movs	r3, #0
 8002336:	2300      	movs	r3, #0
	str	r3, [r2], #4
 8002338:	f842 3b04 	str.w	r3, [r2], #4

0800233c <LoopFillZerobss>:

LoopFillZerobss:
	ldr	r3, = _ebss
 800233c:	4b08      	ldr	r3, [pc, #32]	; (8002360 <LoopForever+0x16>)
	cmp	r2, r3
 800233e:	429a      	cmp	r2, r3
	bcc	FillZerobss
 8002340:	d3f9      	bcc.n	8002336 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8002342:	f007 fa35 	bl	80097b0 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8002346:	f7ff f816 	bl	8001376 <main>

0800234a <LoopForever>:

LoopForever:
    b LoopForever
 800234a:	e7fe      	b.n	800234a <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 800234c:	200a0000 	.word	0x200a0000
	ldr	r3, =_sidata
 8002350:	0800a8bc 	.word	0x0800a8bc
	ldr	r0, =_sdata
 8002354:	20000000 	.word	0x20000000
	ldr	r3, =_edata
 8002358:	20000088 	.word	0x20000088
	ldr	r2, =_sbss
 800235c:	20000088 	.word	0x20000088
	ldr	r3, = _ebss
 8002360:	20000904 	.word	0x20000904

08002364 <ADC1_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8002364:	e7fe      	b.n	8002364 <ADC1_IRQHandler>
	...

08002368 <BSP_LED_Init>:
 *              This parameter can be one of the following values:
 *              @arg  LED2, LED4, ...
 * @retval HAL status
 */
int32_t BSP_LED_Init(Led_TypeDef Led)
{
 8002368:	b580      	push	{r7, lr}
 800236a:	b082      	sub	sp, #8
 800236c:	af00      	add	r7, sp, #0
 800236e:	4603      	mov	r3, r0
 8002370:	71fb      	strb	r3, [r7, #7]
  static const BSP_LED_GPIO_Init LedGpioInit[LEDn] = {LED_USER_GPIO_Init};
  LedGpioInit[Led]();
 8002372:	79fb      	ldrb	r3, [r7, #7]
 8002374:	4a04      	ldr	r2, [pc, #16]	; (8002388 <BSP_LED_Init+0x20>)
 8002376:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800237a:	4798      	blx	r3
  return BSP_ERROR_NONE;
 800237c:	2300      	movs	r3, #0
}
 800237e:	4618      	mov	r0, r3
 8002380:	3708      	adds	r7, #8
 8002382:	46bd      	mov	sp, r7
 8002384:	bd80      	pop	{r7, pc}
 8002386:	bf00      	nop
 8002388:	0800a7d8 	.word	0x0800a7d8

0800238c <BSP_LED_On>:
 *              @arg  LED3
 *              @arg  LED4
 * @retval HAL status
 */
int32_t BSP_LED_On(Led_TypeDef Led)
{
 800238c:	b580      	push	{r7, lr}
 800238e:	b082      	sub	sp, #8
 8002390:	af00      	add	r7, sp, #0
 8002392:	4603      	mov	r3, r0
 8002394:	71fb      	strb	r3, [r7, #7]
  HAL_GPIO_WritePin(LED_PORT [Led], LED_PIN [Led], GPIO_PIN_SET);
 8002396:	79fb      	ldrb	r3, [r7, #7]
 8002398:	4a06      	ldr	r2, [pc, #24]	; (80023b4 <BSP_LED_On+0x28>)
 800239a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800239e:	f44f 7100 	mov.w	r1, #512	; 0x200
 80023a2:	2201      	movs	r2, #1
 80023a4:	4618      	mov	r0, r3
 80023a6:	f001 ff9f 	bl	80042e8 <HAL_GPIO_WritePin>

  return BSP_ERROR_NONE;
 80023aa:	2300      	movs	r3, #0
}
 80023ac:	4618      	mov	r0, r3
 80023ae:	3708      	adds	r7, #8
 80023b0:	46bd      	mov	sp, r7
 80023b2:	bd80      	pop	{r7, pc}
 80023b4:	20000008 	.word	0x20000008

080023b8 <BSP_LED_Off>:
 *              @arg  LED3
 *              @arg  LED4
 * @retval HAL status
 */
int32_t BSP_LED_Off(Led_TypeDef Led)
{
 80023b8:	b580      	push	{r7, lr}
 80023ba:	b082      	sub	sp, #8
 80023bc:	af00      	add	r7, sp, #0
 80023be:	4603      	mov	r3, r0
 80023c0:	71fb      	strb	r3, [r7, #7]
  HAL_GPIO_WritePin(LED_PORT [Led], LED_PIN [Led], GPIO_PIN_RESET);
 80023c2:	79fb      	ldrb	r3, [r7, #7]
 80023c4:	4a06      	ldr	r2, [pc, #24]	; (80023e0 <BSP_LED_Off+0x28>)
 80023c6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80023ca:	f44f 7100 	mov.w	r1, #512	; 0x200
 80023ce:	2200      	movs	r2, #0
 80023d0:	4618      	mov	r0, r3
 80023d2:	f001 ff89 	bl	80042e8 <HAL_GPIO_WritePin>

  return BSP_ERROR_NONE;
 80023d6:	2300      	movs	r3, #0
}
 80023d8:	4618      	mov	r0, r3
 80023da:	3708      	adds	r7, #8
 80023dc:	46bd      	mov	sp, r7
 80023de:	bd80      	pop	{r7, pc}
 80023e0:	20000008 	.word	0x20000008

080023e4 <BSP_LED_Toggle>:
 *              @arg  LED3
 *              @arg  LED4
 * @retval HAL status
 */
int32_t BSP_LED_Toggle(Led_TypeDef Led)
{
 80023e4:	b580      	push	{r7, lr}
 80023e6:	b082      	sub	sp, #8
 80023e8:	af00      	add	r7, sp, #0
 80023ea:	4603      	mov	r3, r0
 80023ec:	71fb      	strb	r3, [r7, #7]
  HAL_GPIO_TogglePin(LED_PORT[Led], LED_PIN[Led]);
 80023ee:	79fb      	ldrb	r3, [r7, #7]
 80023f0:	4a06      	ldr	r2, [pc, #24]	; (800240c <BSP_LED_Toggle+0x28>)
 80023f2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80023f6:	f44f 7200 	mov.w	r2, #512	; 0x200
 80023fa:	4611      	mov	r1, r2
 80023fc:	4618      	mov	r0, r3
 80023fe:	f001 ff8b 	bl	8004318 <HAL_GPIO_TogglePin>

  return BSP_ERROR_NONE;
 8002402:	2300      	movs	r3, #0
}
 8002404:	4618      	mov	r0, r3
 8002406:	3708      	adds	r7, #8
 8002408:	46bd      	mov	sp, r7
 800240a:	bd80      	pop	{r7, pc}
 800240c:	20000008 	.word	0x20000008

08002410 <LED_USER_GPIO_Init>:
}
/**
  * @brief
  * @retval None
  */
static void LED_USER_GPIO_Init(void) {
 8002410:	b580      	push	{r7, lr}
 8002412:	b088      	sub	sp, #32
 8002414:	af00      	add	r7, sp, #0

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8002416:	4b1c      	ldr	r3, [pc, #112]	; (8002488 <LED_USER_GPIO_Init+0x78>)
 8002418:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800241a:	4a1b      	ldr	r2, [pc, #108]	; (8002488 <LED_USER_GPIO_Init+0x78>)
 800241c:	f043 0304 	orr.w	r3, r3, #4
 8002420:	64d3      	str	r3, [r2, #76]	; 0x4c
 8002422:	4b19      	ldr	r3, [pc, #100]	; (8002488 <LED_USER_GPIO_Init+0x78>)
 8002424:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002426:	f003 0304 	and.w	r3, r3, #4
 800242a:	60bb      	str	r3, [r7, #8]
 800242c:	68bb      	ldr	r3, [r7, #8]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800242e:	f107 030c 	add.w	r3, r7, #12
 8002432:	2200      	movs	r2, #0
 8002434:	601a      	str	r2, [r3, #0]
 8002436:	605a      	str	r2, [r3, #4]
 8002438:	609a      	str	r2, [r3, #8]
 800243a:	60da      	str	r2, [r3, #12]
 800243c:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800243e:	4b12      	ldr	r3, [pc, #72]	; (8002488 <LED_USER_GPIO_Init+0x78>)
 8002440:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002442:	4a11      	ldr	r2, [pc, #68]	; (8002488 <LED_USER_GPIO_Init+0x78>)
 8002444:	f043 0304 	orr.w	r3, r3, #4
 8002448:	64d3      	str	r3, [r2, #76]	; 0x4c
 800244a:	4b0f      	ldr	r3, [pc, #60]	; (8002488 <LED_USER_GPIO_Init+0x78>)
 800244c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800244e:	f003 0304 	and.w	r3, r3, #4
 8002452:	607b      	str	r3, [r7, #4]
 8002454:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(BUS_BSP_LED_GPIO_PORT, BUS_BSP_LED_GPIO_PIN, GPIO_PIN_RESET);
 8002456:	2200      	movs	r2, #0
 8002458:	f44f 7100 	mov.w	r1, #512	; 0x200
 800245c:	480b      	ldr	r0, [pc, #44]	; (800248c <LED_USER_GPIO_Init+0x7c>)
 800245e:	f001 ff43 	bl	80042e8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PTPIN */
  GPIO_InitStruct.Pin = BUS_BSP_LED_GPIO_PIN;
 8002462:	f44f 7300 	mov.w	r3, #512	; 0x200
 8002466:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002468:	2301      	movs	r3, #1
 800246a:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800246c:	2300      	movs	r3, #0
 800246e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002470:	2300      	movs	r3, #0
 8002472:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(BUS_BSP_LED_GPIO_PORT, &GPIO_InitStruct);
 8002474:	f107 030c 	add.w	r3, r7, #12
 8002478:	4619      	mov	r1, r3
 800247a:	4804      	ldr	r0, [pc, #16]	; (800248c <LED_USER_GPIO_Init+0x7c>)
 800247c:	f001 fc98 	bl	8003db0 <HAL_GPIO_Init>

}
 8002480:	bf00      	nop
 8002482:	3720      	adds	r7, #32
 8002484:	46bd      	mov	sp, r7
 8002486:	bd80      	pop	{r7, pc}
 8002488:	40021000 	.word	0x40021000
 800248c:	48000800 	.word	0x48000800

08002490 <BSP_PB_Init>:
  *                    @arg  BUTTON_MODE_EXTI: Button will be connected to EXTI line
  *                                            with interrupt generation capability
  * @retval BSP status
  */
int32_t BSP_PB_Init(Button_TypeDef Button, ButtonMode_TypeDef ButtonMode)
{
 8002490:	b580      	push	{r7, lr}
 8002492:	b084      	sub	sp, #16
 8002494:	af00      	add	r7, sp, #0
 8002496:	4603      	mov	r3, r0
 8002498:	460a      	mov	r2, r1
 800249a:	71fb      	strb	r3, [r7, #7]
 800249c:	4613      	mov	r3, r2
 800249e:	71bb      	strb	r3, [r7, #6]
  int32_t ret = BSP_ERROR_NONE;
 80024a0:	2300      	movs	r3, #0
 80024a2:	60fb      	str	r3, [r7, #12]
  static const BSP_EXTI_LineCallback ButtonCallback[BUTTONn] ={BUTTON_USER_EXTI_Callback};
  static const uint32_t  BSP_BUTTON_PRIO [BUTTONn] ={BSP_BUTTON_USER_IT_PRIORITY};
  static const uint32_t BUTTON_EXTI_LINE[BUTTONn] ={USER_BUTTON_EXTI_LINE};
  static const BSP_BUTTON_GPIO_Init ButtonGpioInit[BUTTONn] = {BUTTON_USER_GPIO_Init};

  ButtonGpioInit[Button]();
 80024a4:	79fb      	ldrb	r3, [r7, #7]
 80024a6:	4a1f      	ldr	r2, [pc, #124]	; (8002524 <BSP_PB_Init+0x94>)
 80024a8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80024ac:	4798      	blx	r3

  if (ButtonMode == BUTTON_MODE_EXTI)
 80024ae:	79bb      	ldrb	r3, [r7, #6]
 80024b0:	2b01      	cmp	r3, #1
 80024b2:	d132      	bne.n	800251a <BSP_PB_Init+0x8a>
  {
    if(HAL_EXTI_GetHandle(&hpb_exti[Button], BUTTON_EXTI_LINE[Button]) != HAL_OK)
 80024b4:	79fb      	ldrb	r3, [r7, #7]
 80024b6:	00db      	lsls	r3, r3, #3
 80024b8:	4a1b      	ldr	r2, [pc, #108]	; (8002528 <BSP_PB_Init+0x98>)
 80024ba:	441a      	add	r2, r3
 80024bc:	79fb      	ldrb	r3, [r7, #7]
 80024be:	491b      	ldr	r1, [pc, #108]	; (800252c <BSP_PB_Init+0x9c>)
 80024c0:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 80024c4:	4619      	mov	r1, r3
 80024c6:	4610      	mov	r0, r2
 80024c8:	f001 fc2e 	bl	8003d28 <HAL_EXTI_GetHandle>
 80024cc:	4603      	mov	r3, r0
 80024ce:	2b00      	cmp	r3, #0
 80024d0:	d003      	beq.n	80024da <BSP_PB_Init+0x4a>
    {
      ret = BSP_ERROR_PERIPH_FAILURE;
 80024d2:	f06f 0303 	mvn.w	r3, #3
 80024d6:	60fb      	str	r3, [r7, #12]
 80024d8:	e01f      	b.n	800251a <BSP_PB_Init+0x8a>
    }
    else if (HAL_EXTI_RegisterCallback(&hpb_exti[Button],  HAL_EXTI_COMMON_CB_ID, ButtonCallback[Button]) != HAL_OK)
 80024da:	79fb      	ldrb	r3, [r7, #7]
 80024dc:	00db      	lsls	r3, r3, #3
 80024de:	4a12      	ldr	r2, [pc, #72]	; (8002528 <BSP_PB_Init+0x98>)
 80024e0:	1898      	adds	r0, r3, r2
 80024e2:	79fb      	ldrb	r3, [r7, #7]
 80024e4:	4a12      	ldr	r2, [pc, #72]	; (8002530 <BSP_PB_Init+0xa0>)
 80024e6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80024ea:	461a      	mov	r2, r3
 80024ec:	2100      	movs	r1, #0
 80024ee:	f001 fc01 	bl	8003cf4 <HAL_EXTI_RegisterCallback>
 80024f2:	4603      	mov	r3, r0
 80024f4:	2b00      	cmp	r3, #0
 80024f6:	d003      	beq.n	8002500 <BSP_PB_Init+0x70>
    {
      ret = BSP_ERROR_PERIPH_FAILURE;
 80024f8:	f06f 0303 	mvn.w	r3, #3
 80024fc:	60fb      	str	r3, [r7, #12]
 80024fe:	e00c      	b.n	800251a <BSP_PB_Init+0x8a>
    }
	else
    {
      /* Enable and set Button EXTI Interrupt to the lowest priority */
      HAL_NVIC_SetPriority((BUTTON_IRQn[Button]), BSP_BUTTON_PRIO[Button], 0x00);
 8002500:	2028      	movs	r0, #40	; 0x28
 8002502:	79fb      	ldrb	r3, [r7, #7]
 8002504:	4a0b      	ldr	r2, [pc, #44]	; (8002534 <BSP_PB_Init+0xa4>)
 8002506:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800250a:	2200      	movs	r2, #0
 800250c:	4619      	mov	r1, r3
 800250e:	f001 faae 	bl	8003a6e <HAL_NVIC_SetPriority>
      HAL_NVIC_EnableIRQ((BUTTON_IRQn[Button]));
 8002512:	2328      	movs	r3, #40	; 0x28
 8002514:	4618      	mov	r0, r3
 8002516:	f001 fac6 	bl	8003aa6 <HAL_NVIC_EnableIRQ>
    }
  }

  return ret;
 800251a:	68fb      	ldr	r3, [r7, #12]
}
 800251c:	4618      	mov	r0, r3
 800251e:	3710      	adds	r7, #16
 8002520:	46bd      	mov	sp, r7
 8002522:	bd80      	pop	{r7, pc}
 8002524:	0800a7dc 	.word	0x0800a7dc
 8002528:	20000010 	.word	0x20000010
 800252c:	0800a7e0 	.word	0x0800a7e0
 8002530:	0800a7e4 	.word	0x0800a7e4
 8002534:	0800a7e8 	.word	0x0800a7e8

08002538 <BSP_PB_GetState>:
 *                This parameter can be one of the following values:
 *                @arg  BUTTON_USER
 * @retval The Button GPIO pin value (GPIO_PIN_RESET = button pressed)
 */
int32_t BSP_PB_GetState(Button_TypeDef Button)
{
 8002538:	b580      	push	{r7, lr}
 800253a:	b082      	sub	sp, #8
 800253c:	af00      	add	r7, sp, #0
 800253e:	4603      	mov	r3, r0
 8002540:	71fb      	strb	r3, [r7, #7]
  return (int32_t)(HAL_GPIO_ReadPin(BUTTON_PORT[Button], BUTTON_PIN[Button]) == GPIO_PIN_RESET);
 8002542:	79fb      	ldrb	r3, [r7, #7]
 8002544:	4a09      	ldr	r2, [pc, #36]	; (800256c <BSP_PB_GetState+0x34>)
 8002546:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800254a:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 800254e:	4611      	mov	r1, r2
 8002550:	4618      	mov	r0, r3
 8002552:	f001 feb1 	bl	80042b8 <HAL_GPIO_ReadPin>
 8002556:	4603      	mov	r3, r0
 8002558:	2b00      	cmp	r3, #0
 800255a:	bf0c      	ite	eq
 800255c:	2301      	moveq	r3, #1
 800255e:	2300      	movne	r3, #0
 8002560:	b2db      	uxtb	r3, r3
}
 8002562:	4618      	mov	r0, r3
 8002564:	3708      	adds	r7, #8
 8002566:	46bd      	mov	sp, r7
 8002568:	bd80      	pop	{r7, pc}
 800256a:	bf00      	nop
 800256c:	2000000c 	.word	0x2000000c

08002570 <BUTTON_USER_EXTI_Callback>:
/**
  * @brief  User EXTI line detection callbacks.
  * @retval None
  */
static void BUTTON_USER_EXTI_Callback(void)
{
 8002570:	b580      	push	{r7, lr}
 8002572:	af00      	add	r7, sp, #0
  BSP_PB_Callback(BUTTON_USER);
 8002574:	2000      	movs	r0, #0
 8002576:	f7fe f9d7 	bl	8000928 <BSP_PB_Callback>
}
 800257a:	bf00      	nop
 800257c:	bd80      	pop	{r7, pc}
	...

08002580 <BUTTON_USER_GPIO_Init>:

/**
  * @brief
  * @retval None
  */
static void BUTTON_USER_GPIO_Init(void) {
 8002580:	b580      	push	{r7, lr}
 8002582:	b088      	sub	sp, #32
 8002584:	af00      	add	r7, sp, #0

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8002586:	4b18      	ldr	r3, [pc, #96]	; (80025e8 <BUTTON_USER_GPIO_Init+0x68>)
 8002588:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800258a:	4a17      	ldr	r2, [pc, #92]	; (80025e8 <BUTTON_USER_GPIO_Init+0x68>)
 800258c:	f043 0304 	orr.w	r3, r3, #4
 8002590:	64d3      	str	r3, [r2, #76]	; 0x4c
 8002592:	4b15      	ldr	r3, [pc, #84]	; (80025e8 <BUTTON_USER_GPIO_Init+0x68>)
 8002594:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002596:	f003 0304 	and.w	r3, r3, #4
 800259a:	60bb      	str	r3, [r7, #8]
 800259c:	68bb      	ldr	r3, [r7, #8]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800259e:	f107 030c 	add.w	r3, r7, #12
 80025a2:	2200      	movs	r2, #0
 80025a4:	601a      	str	r2, [r3, #0]
 80025a6:	605a      	str	r2, [r3, #4]
 80025a8:	609a      	str	r2, [r3, #8]
 80025aa:	60da      	str	r2, [r3, #12]
 80025ac:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80025ae:	4b0e      	ldr	r3, [pc, #56]	; (80025e8 <BUTTON_USER_GPIO_Init+0x68>)
 80025b0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80025b2:	4a0d      	ldr	r2, [pc, #52]	; (80025e8 <BUTTON_USER_GPIO_Init+0x68>)
 80025b4:	f043 0304 	orr.w	r3, r3, #4
 80025b8:	64d3      	str	r3, [r2, #76]	; 0x4c
 80025ba:	4b0b      	ldr	r3, [pc, #44]	; (80025e8 <BUTTON_USER_GPIO_Init+0x68>)
 80025bc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80025be:	f003 0304 	and.w	r3, r3, #4
 80025c2:	607b      	str	r3, [r7, #4]
 80025c4:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin : PTPIN */
  GPIO_InitStruct.Pin = BUS_BSP_BUTTON_GPIO_PIN;
 80025c6:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80025ca:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80025cc:	4b07      	ldr	r3, [pc, #28]	; (80025ec <BUTTON_USER_GPIO_Init+0x6c>)
 80025ce:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80025d0:	2300      	movs	r3, #0
 80025d2:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(BUS_BSP_BUTTON_GPIO_PORT, &GPIO_InitStruct);
 80025d4:	f107 030c 	add.w	r3, r7, #12
 80025d8:	4619      	mov	r1, r3
 80025da:	4805      	ldr	r0, [pc, #20]	; (80025f0 <BUTTON_USER_GPIO_Init+0x70>)
 80025dc:	f001 fbe8 	bl	8003db0 <HAL_GPIO_Init>

}
 80025e0:	bf00      	nop
 80025e2:	3720      	adds	r7, #32
 80025e4:	46bd      	mov	sp, r7
 80025e6:	bd80      	pop	{r7, pc}
 80025e8:	40021000 	.word	0x40021000
 80025ec:	10110000 	.word	0x10110000
 80025f0:	48000800 	.word	0x48000800

080025f4 <BSP_COM_Init>:
 * @param  UART_Init: Pointer to a UART_HandleTypeDef structure that contains the
 *                    configuration information for the specified USART peripheral.
 * @retval BSP error code
 */
int32_t BSP_COM_Init(COM_TypeDef COM)
{
 80025f4:	b580      	push	{r7, lr}
 80025f6:	b084      	sub	sp, #16
 80025f8:	af00      	add	r7, sp, #0
 80025fa:	4603      	mov	r3, r0
 80025fc:	71fb      	strb	r3, [r7, #7]
  int32_t ret = BSP_ERROR_NONE;
 80025fe:	2300      	movs	r3, #0
 8002600:	60fb      	str	r3, [r7, #12]

  if(COM > COMn)
 8002602:	79fb      	ldrb	r3, [r7, #7]
 8002604:	2b01      	cmp	r3, #1
 8002606:	d903      	bls.n	8002610 <BSP_COM_Init+0x1c>
  {
    ret = BSP_ERROR_WRONG_PARAM;
 8002608:	f06f 0301 	mvn.w	r3, #1
 800260c:	60fb      	str	r3, [r7, #12]
 800260e:	e025      	b.n	800265c <BSP_COM_Init+0x68>
  }
  else
  {
     hcom_uart[COM].Instance = COM_USART[COM];
 8002610:	79fb      	ldrb	r3, [r7, #7]
 8002612:	79fa      	ldrb	r2, [r7, #7]
 8002614:	4914      	ldr	r1, [pc, #80]	; (8002668 <BSP_COM_Init+0x74>)
 8002616:	f851 1023 	ldr.w	r1, [r1, r3, lsl #2]
 800261a:	4814      	ldr	r0, [pc, #80]	; (800266c <BSP_COM_Init+0x78>)
 800261c:	4613      	mov	r3, r2
 800261e:	00db      	lsls	r3, r3, #3
 8002620:	4413      	add	r3, r2
 8002622:	011b      	lsls	r3, r3, #4
 8002624:	4403      	add	r3, r0
 8002626:	6019      	str	r1, [r3, #0]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 0U)
    /* Init the UART Msp */
    USART1_MspInit(&hcom_uart[COM]);
 8002628:	79fa      	ldrb	r2, [r7, #7]
 800262a:	4613      	mov	r3, r2
 800262c:	00db      	lsls	r3, r3, #3
 800262e:	4413      	add	r3, r2
 8002630:	011b      	lsls	r3, r3, #4
 8002632:	4a0e      	ldr	r2, [pc, #56]	; (800266c <BSP_COM_Init+0x78>)
 8002634:	4413      	add	r3, r2
 8002636:	4618      	mov	r0, r3
 8002638:	f000 f888 	bl	800274c <USART1_MspInit>
        return BSP_ERROR_MSP_FAILURE;
      }
    }
#endif

    if (MX_USART1_UART_Init(&hcom_uart[COM]))
 800263c:	79fa      	ldrb	r2, [r7, #7]
 800263e:	4613      	mov	r3, r2
 8002640:	00db      	lsls	r3, r3, #3
 8002642:	4413      	add	r3, r2
 8002644:	011b      	lsls	r3, r3, #4
 8002646:	4a09      	ldr	r2, [pc, #36]	; (800266c <BSP_COM_Init+0x78>)
 8002648:	4413      	add	r3, r2
 800264a:	4618      	mov	r0, r3
 800264c:	f000 f810 	bl	8002670 <MX_USART1_UART_Init>
 8002650:	4603      	mov	r3, r0
 8002652:	2b00      	cmp	r3, #0
 8002654:	d002      	beq.n	800265c <BSP_COM_Init+0x68>
    {
      ret = BSP_ERROR_PERIPH_FAILURE;
 8002656:	f06f 0303 	mvn.w	r3, #3
 800265a:	60fb      	str	r3, [r7, #12]
    }
  }

  return ret;
 800265c:	68fb      	ldr	r3, [r7, #12]
}
 800265e:	4618      	mov	r0, r3
 8002660:	3710      	adds	r7, #16
 8002662:	46bd      	mov	sp, r7
 8002664:	bd80      	pop	{r7, pc}
 8002666:	bf00      	nop
 8002668:	20000018 	.word	0x20000018
 800266c:	200007ec 	.word	0x200007ec

08002670 <MX_USART1_UART_Init>:
 */

/* USART1 init function */

__weak HAL_StatusTypeDef MX_USART1_UART_Init(UART_HandleTypeDef* huart)
{
 8002670:	b580      	push	{r7, lr}
 8002672:	b084      	sub	sp, #16
 8002674:	af00      	add	r7, sp, #0
 8002676:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef ret = HAL_OK;
 8002678:	2300      	movs	r3, #0
 800267a:	73fb      	strb	r3, [r7, #15]
  huart->Instance = USART1;
 800267c:	687b      	ldr	r3, [r7, #4]
 800267e:	4a24      	ldr	r2, [pc, #144]	; (8002710 <MX_USART1_UART_Init+0xa0>)
 8002680:	601a      	str	r2, [r3, #0]
  huart->Init.BaudRate = 115200;
 8002682:	687b      	ldr	r3, [r7, #4]
 8002684:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8002688:	605a      	str	r2, [r3, #4]
  huart->Init.WordLength = UART_WORDLENGTH_8B;
 800268a:	687b      	ldr	r3, [r7, #4]
 800268c:	2200      	movs	r2, #0
 800268e:	609a      	str	r2, [r3, #8]
  huart->Init.StopBits = UART_STOPBITS_1;
 8002690:	687b      	ldr	r3, [r7, #4]
 8002692:	2200      	movs	r2, #0
 8002694:	60da      	str	r2, [r3, #12]
  huart->Init.Parity = UART_PARITY_NONE;
 8002696:	687b      	ldr	r3, [r7, #4]
 8002698:	2200      	movs	r2, #0
 800269a:	611a      	str	r2, [r3, #16]
  huart->Init.Mode = UART_MODE_TX_RX;
 800269c:	687b      	ldr	r3, [r7, #4]
 800269e:	220c      	movs	r2, #12
 80026a0:	615a      	str	r2, [r3, #20]
  huart->Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80026a2:	687b      	ldr	r3, [r7, #4]
 80026a4:	2200      	movs	r2, #0
 80026a6:	619a      	str	r2, [r3, #24]
  huart->Init.OverSampling = UART_OVERSAMPLING_16;
 80026a8:	687b      	ldr	r3, [r7, #4]
 80026aa:	2200      	movs	r2, #0
 80026ac:	61da      	str	r2, [r3, #28]
  huart->Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80026ae:	687b      	ldr	r3, [r7, #4]
 80026b0:	2200      	movs	r2, #0
 80026b2:	621a      	str	r2, [r3, #32]
  huart->Init.ClockPrescaler = UART_PRESCALER_DIV1;
 80026b4:	687b      	ldr	r3, [r7, #4]
 80026b6:	2200      	movs	r2, #0
 80026b8:	625a      	str	r2, [r3, #36]	; 0x24
  huart->AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80026ba:	687b      	ldr	r3, [r7, #4]
 80026bc:	2200      	movs	r2, #0
 80026be:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_UART_Init(huart) != HAL_OK)
 80026c0:	6878      	ldr	r0, [r7, #4]
 80026c2:	f004 fd7b 	bl	80071bc <HAL_UART_Init>
 80026c6:	4603      	mov	r3, r0
 80026c8:	2b00      	cmp	r3, #0
 80026ca:	d001      	beq.n	80026d0 <MX_USART1_UART_Init+0x60>
  {
    ret = HAL_ERROR;
 80026cc:	2301      	movs	r3, #1
 80026ce:	73fb      	strb	r3, [r7, #15]
  }

  if (HAL_UARTEx_SetTxFifoThreshold(huart, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 80026d0:	2100      	movs	r1, #0
 80026d2:	6878      	ldr	r0, [r7, #4]
 80026d4:	f005 faca 	bl	8007c6c <HAL_UARTEx_SetTxFifoThreshold>
 80026d8:	4603      	mov	r3, r0
 80026da:	2b00      	cmp	r3, #0
 80026dc:	d001      	beq.n	80026e2 <MX_USART1_UART_Init+0x72>
  {
    ret = HAL_ERROR;
 80026de:	2301      	movs	r3, #1
 80026e0:	73fb      	strb	r3, [r7, #15]
  }

  if (HAL_UARTEx_SetRxFifoThreshold(huart, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 80026e2:	2100      	movs	r1, #0
 80026e4:	6878      	ldr	r0, [r7, #4]
 80026e6:	f005 faff 	bl	8007ce8 <HAL_UARTEx_SetRxFifoThreshold>
 80026ea:	4603      	mov	r3, r0
 80026ec:	2b00      	cmp	r3, #0
 80026ee:	d001      	beq.n	80026f4 <MX_USART1_UART_Init+0x84>
  {
    ret = HAL_ERROR;
 80026f0:	2301      	movs	r3, #1
 80026f2:	73fb      	strb	r3, [r7, #15]
  }

  if (HAL_UARTEx_DisableFifoMode(huart) != HAL_OK)
 80026f4:	6878      	ldr	r0, [r7, #4]
 80026f6:	f005 fa80 	bl	8007bfa <HAL_UARTEx_DisableFifoMode>
 80026fa:	4603      	mov	r3, r0
 80026fc:	2b00      	cmp	r3, #0
 80026fe:	d001      	beq.n	8002704 <MX_USART1_UART_Init+0x94>
  {
    ret = HAL_ERROR;
 8002700:	2301      	movs	r3, #1
 8002702:	73fb      	strb	r3, [r7, #15]
  }

  return ret;
 8002704:	7bfb      	ldrb	r3, [r7, #15]
}
 8002706:	4618      	mov	r0, r3
 8002708:	3710      	adds	r7, #16
 800270a:	46bd      	mov	sp, r7
 800270c:	bd80      	pop	{r7, pc}
 800270e:	bf00      	nop
 8002710:	40013800 	.word	0x40013800

08002714 <__io_putchar>:
#if defined(__ICCARM__) || defined(__CC_ARM) /* For IAR and MDK-ARM */
 int fputc (int ch, FILE *f)
#else /* For GCC Toolchains */
 int __io_putchar (int ch)
#endif /* __GNUC__ */
{
 8002714:	b580      	push	{r7, lr}
 8002716:	b082      	sub	sp, #8
 8002718:	af00      	add	r7, sp, #0
 800271a:	6078      	str	r0, [r7, #4]
  (void)HAL_UART_Transmit(&hcom_uart[COM_ActiveLogPort], (uint8_t *)&ch, 1, COM_POLL_TIMEOUT);
 800271c:	4b09      	ldr	r3, [pc, #36]	; (8002744 <__io_putchar+0x30>)
 800271e:	781b      	ldrb	r3, [r3, #0]
 8002720:	461a      	mov	r2, r3
 8002722:	4613      	mov	r3, r2
 8002724:	00db      	lsls	r3, r3, #3
 8002726:	4413      	add	r3, r2
 8002728:	011b      	lsls	r3, r3, #4
 800272a:	4a07      	ldr	r2, [pc, #28]	; (8002748 <__io_putchar+0x34>)
 800272c:	1898      	adds	r0, r3, r2
 800272e:	1d39      	adds	r1, r7, #4
 8002730:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8002734:	2201      	movs	r2, #1
 8002736:	f004 fd91 	bl	800725c <HAL_UART_Transmit>
  return ch;
 800273a:	687b      	ldr	r3, [r7, #4]
}
 800273c:	4618      	mov	r0, r3
 800273e:	3708      	adds	r7, #8
 8002740:	46bd      	mov	sp, r7
 8002742:	bd80      	pop	{r7, pc}
 8002744:	200001bc 	.word	0x200001bc
 8002748:	200007ec 	.word	0x200007ec

0800274c <USART1_MspInit>:
 * @param  huart USART1 handle
 * @retval None
 */

static void USART1_MspInit(UART_HandleTypeDef* uartHandle)
{
 800274c:	b580      	push	{r7, lr}
 800274e:	b08a      	sub	sp, #40	; 0x28
 8002750:	af00      	add	r7, sp, #0
 8002752:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct;
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Enable Peripheral clock */
    __HAL_RCC_USART1_CLK_ENABLE();
 8002754:	4b1d      	ldr	r3, [pc, #116]	; (80027cc <USART1_MspInit+0x80>)
 8002756:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002758:	4a1c      	ldr	r2, [pc, #112]	; (80027cc <USART1_MspInit+0x80>)
 800275a:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800275e:	6613      	str	r3, [r2, #96]	; 0x60
 8002760:	4b1a      	ldr	r3, [pc, #104]	; (80027cc <USART1_MspInit+0x80>)
 8002762:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002764:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002768:	613b      	str	r3, [r7, #16]
 800276a:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800276c:	4b17      	ldr	r3, [pc, #92]	; (80027cc <USART1_MspInit+0x80>)
 800276e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002770:	4a16      	ldr	r2, [pc, #88]	; (80027cc <USART1_MspInit+0x80>)
 8002772:	f043 0302 	orr.w	r3, r3, #2
 8002776:	64d3      	str	r3, [r2, #76]	; 0x4c
 8002778:	4b14      	ldr	r3, [pc, #80]	; (80027cc <USART1_MspInit+0x80>)
 800277a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800277c:	f003 0302 	and.w	r3, r3, #2
 8002780:	60fb      	str	r3, [r7, #12]
 8002782:	68fb      	ldr	r3, [r7, #12]
    /**USART1 GPIO Configuration
    PB6     ------> USART1_TX
    PB7     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = BUS_USART1_TX_GPIO_PIN;
 8002784:	2340      	movs	r3, #64	; 0x40
 8002786:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002788:	2302      	movs	r3, #2
 800278a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800278c:	2300      	movs	r3, #0
 800278e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002790:	2303      	movs	r3, #3
 8002792:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = BUS_USART1_TX_GPIO_AF;
 8002794:	2307      	movs	r3, #7
 8002796:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(BUS_USART1_TX_GPIO_PORT, &GPIO_InitStruct);
 8002798:	f107 0314 	add.w	r3, r7, #20
 800279c:	4619      	mov	r1, r3
 800279e:	480c      	ldr	r0, [pc, #48]	; (80027d0 <USART1_MspInit+0x84>)
 80027a0:	f001 fb06 	bl	8003db0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = BUS_USART1_RX_GPIO_PIN;
 80027a4:	2380      	movs	r3, #128	; 0x80
 80027a6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80027a8:	2302      	movs	r3, #2
 80027aa:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80027ac:	2300      	movs	r3, #0
 80027ae:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80027b0:	2303      	movs	r3, #3
 80027b2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = BUS_USART1_RX_GPIO_AF;
 80027b4:	2307      	movs	r3, #7
 80027b6:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(BUS_USART1_RX_GPIO_PORT, &GPIO_InitStruct);
 80027b8:	f107 0314 	add.w	r3, r7, #20
 80027bc:	4619      	mov	r1, r3
 80027be:	4804      	ldr	r0, [pc, #16]	; (80027d0 <USART1_MspInit+0x84>)
 80027c0:	f001 faf6 	bl	8003db0 <HAL_GPIO_Init>

  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
}
 80027c4:	bf00      	nop
 80027c6:	3728      	adds	r7, #40	; 0x28
 80027c8:	46bd      	mov	sp, r7
 80027ca:	bd80      	pop	{r7, pc}
 80027cc:	40021000 	.word	0x40021000
 80027d0:	48000400 	.word	0x48000400

080027d4 <BSP_SPI3_Init>:
/**
  * @brief  Initializes SPI HAL.
  * @retval BSP status
  */
int32_t BSP_SPI3_Init(void)
{
 80027d4:	b580      	push	{r7, lr}
 80027d6:	b082      	sub	sp, #8
 80027d8:	af00      	add	r7, sp, #0
  int32_t ret = BSP_ERROR_NONE;
 80027da:	2300      	movs	r3, #0
 80027dc:	607b      	str	r3, [r7, #4]

  hspi3.Instance  = SPI3;
 80027de:	4b12      	ldr	r3, [pc, #72]	; (8002828 <BSP_SPI3_Init+0x54>)
 80027e0:	4a12      	ldr	r2, [pc, #72]	; (800282c <BSP_SPI3_Init+0x58>)
 80027e2:	601a      	str	r2, [r3, #0]

  if(SPI3InitCounter++ == 0)
 80027e4:	4b12      	ldr	r3, [pc, #72]	; (8002830 <BSP_SPI3_Init+0x5c>)
 80027e6:	681b      	ldr	r3, [r3, #0]
 80027e8:	1c5a      	adds	r2, r3, #1
 80027ea:	4911      	ldr	r1, [pc, #68]	; (8002830 <BSP_SPI3_Init+0x5c>)
 80027ec:	600a      	str	r2, [r1, #0]
 80027ee:	2b00      	cmp	r3, #0
 80027f0:	d114      	bne.n	800281c <BSP_SPI3_Init+0x48>
  {
	if (HAL_SPI_GetState(&hspi3) == HAL_SPI_STATE_RESET)
 80027f2:	480d      	ldr	r0, [pc, #52]	; (8002828 <BSP_SPI3_Init+0x54>)
 80027f4:	f004 fb74 	bl	8006ee0 <HAL_SPI_GetState>
 80027f8:	4603      	mov	r3, r0
 80027fa:	2b00      	cmp	r3, #0
 80027fc:	d10e      	bne.n	800281c <BSP_SPI3_Init+0x48>
	{
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 0U)
		/* Init the SPI Msp */
		SPI3_MspInit(&hspi3);
 80027fe:	480a      	ldr	r0, [pc, #40]	; (8002828 <BSP_SPI3_Init+0x54>)
 8002800:	f000 f882 	bl	8002908 <SPI3_MspInit>
			{
				return BSP_ERROR_MSP_FAILURE;
			}
		}
#endif
		if(ret == BSP_ERROR_NONE)
 8002804:	687b      	ldr	r3, [r7, #4]
 8002806:	2b00      	cmp	r3, #0
 8002808:	d108      	bne.n	800281c <BSP_SPI3_Init+0x48>
		{
			/* Init the SPI */
			if (MX_SPI3_Init(&hspi3) != HAL_OK)
 800280a:	4807      	ldr	r0, [pc, #28]	; (8002828 <BSP_SPI3_Init+0x54>)
 800280c:	f000 f83a 	bl	8002884 <MX_SPI3_Init>
 8002810:	4603      	mov	r3, r0
 8002812:	2b00      	cmp	r3, #0
 8002814:	d002      	beq.n	800281c <BSP_SPI3_Init+0x48>
			{
				ret = BSP_ERROR_BUS_FAILURE;
 8002816:	f06f 0307 	mvn.w	r3, #7
 800281a:	607b      	str	r3, [r7, #4]
			}
		}
	}
  }

  return ret;
 800281c:	687b      	ldr	r3, [r7, #4]
}
 800281e:	4618      	mov	r0, r3
 8002820:	3708      	adds	r7, #8
 8002822:	46bd      	mov	sp, r7
 8002824:	bd80      	pop	{r7, pc}
 8002826:	bf00      	nop
 8002828:	2000087c 	.word	0x2000087c
 800282c:	40003c00 	.word	0x40003c00
 8002830:	200001c0 	.word	0x200001c0

08002834 <BSP_SPI3_SendRecv>:
  * @param  pData: Pointer to data buffer to send/receive
  * @param  Length: Length of data in byte
  * @retval BSP status
  */
int32_t BSP_SPI3_SendRecv(uint8_t *pTxData, uint8_t *pRxData, uint16_t Length)
{
 8002834:	b580      	push	{r7, lr}
 8002836:	b088      	sub	sp, #32
 8002838:	af02      	add	r7, sp, #8
 800283a:	60f8      	str	r0, [r7, #12]
 800283c:	60b9      	str	r1, [r7, #8]
 800283e:	4613      	mov	r3, r2
 8002840:	80fb      	strh	r3, [r7, #6]
  int32_t ret = BSP_ERROR_NONE;
 8002842:	2300      	movs	r3, #0
 8002844:	617b      	str	r3, [r7, #20]

  if(HAL_SPI_TransmitReceive(&hspi3, pTxData, pRxData, Length, BUS_SPI3_POLL_TIMEOUT) != HAL_OK)
 8002846:	88fb      	ldrh	r3, [r7, #6]
 8002848:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 800284c:	9200      	str	r2, [sp, #0]
 800284e:	68ba      	ldr	r2, [r7, #8]
 8002850:	68f9      	ldr	r1, [r7, #12]
 8002852:	4807      	ldr	r0, [pc, #28]	; (8002870 <BSP_SPI3_SendRecv+0x3c>)
 8002854:	f004 f931 	bl	8006aba <HAL_SPI_TransmitReceive>
 8002858:	4603      	mov	r3, r0
 800285a:	2b00      	cmp	r3, #0
 800285c:	d002      	beq.n	8002864 <BSP_SPI3_SendRecv+0x30>
  {
      ret = BSP_ERROR_UNKNOWN_FAILURE;
 800285e:	f06f 0305 	mvn.w	r3, #5
 8002862:	617b      	str	r3, [r7, #20]
  }
  return ret;
 8002864:	697b      	ldr	r3, [r7, #20]
}
 8002866:	4618      	mov	r0, r3
 8002868:	3718      	adds	r7, #24
 800286a:	46bd      	mov	sp, r7
 800286c:	bd80      	pop	{r7, pc}
 800286e:	bf00      	nop
 8002870:	2000087c 	.word	0x2000087c

08002874 <BSP_GetTick>:

/**
  * @brief  Return system tick in ms
  * @retval Current HAL time base time stamp
  */
int32_t BSP_GetTick(void) {
 8002874:	b580      	push	{r7, lr}
 8002876:	af00      	add	r7, sp, #0
  return HAL_GetTick();
 8002878:	f000 f906 	bl	8002a88 <HAL_GetTick>
 800287c:	4603      	mov	r3, r0
}
 800287e:	4618      	mov	r0, r3
 8002880:	bd80      	pop	{r7, pc}
	...

08002884 <MX_SPI3_Init>:

/* SPI3 init function */

__weak HAL_StatusTypeDef MX_SPI3_Init(SPI_HandleTypeDef* hspi)
{
 8002884:	b580      	push	{r7, lr}
 8002886:	b084      	sub	sp, #16
 8002888:	af00      	add	r7, sp, #0
 800288a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef ret = HAL_OK;
 800288c:	2300      	movs	r3, #0
 800288e:	73fb      	strb	r3, [r7, #15]
  hspi->Instance = SPI3;
 8002890:	687b      	ldr	r3, [r7, #4]
 8002892:	4a1c      	ldr	r2, [pc, #112]	; (8002904 <MX_SPI3_Init+0x80>)
 8002894:	601a      	str	r2, [r3, #0]
  hspi->Init.Mode = SPI_MODE_MASTER;
 8002896:	687b      	ldr	r3, [r7, #4]
 8002898:	f44f 7282 	mov.w	r2, #260	; 0x104
 800289c:	605a      	str	r2, [r3, #4]
  hspi->Init.Direction = SPI_DIRECTION_2LINES;
 800289e:	687b      	ldr	r3, [r7, #4]
 80028a0:	2200      	movs	r2, #0
 80028a2:	609a      	str	r2, [r3, #8]
  hspi->Init.DataSize = SPI_DATASIZE_8BIT;
 80028a4:	687b      	ldr	r3, [r7, #4]
 80028a6:	f44f 62e0 	mov.w	r2, #1792	; 0x700
 80028aa:	60da      	str	r2, [r3, #12]
  hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 80028ac:	687b      	ldr	r3, [r7, #4]
 80028ae:	2200      	movs	r2, #0
 80028b0:	611a      	str	r2, [r3, #16]
  hspi->Init.CLKPhase = SPI_PHASE_1EDGE;
 80028b2:	687b      	ldr	r3, [r7, #4]
 80028b4:	2200      	movs	r2, #0
 80028b6:	615a      	str	r2, [r3, #20]
  hspi->Init.NSS = SPI_NSS_SOFT;
 80028b8:	687b      	ldr	r3, [r7, #4]
 80028ba:	f44f 7200 	mov.w	r2, #512	; 0x200
 80028be:	619a      	str	r2, [r3, #24]
  hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_16;
 80028c0:	687b      	ldr	r3, [r7, #4]
 80028c2:	2218      	movs	r2, #24
 80028c4:	61da      	str	r2, [r3, #28]
  hspi->Init.FirstBit = SPI_FIRSTBIT_MSB;
 80028c6:	687b      	ldr	r3, [r7, #4]
 80028c8:	2200      	movs	r2, #0
 80028ca:	621a      	str	r2, [r3, #32]
  hspi->Init.TIMode = SPI_TIMODE_DISABLE;
 80028cc:	687b      	ldr	r3, [r7, #4]
 80028ce:	2200      	movs	r2, #0
 80028d0:	625a      	str	r2, [r3, #36]	; 0x24
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80028d2:	687b      	ldr	r3, [r7, #4]
 80028d4:	2200      	movs	r2, #0
 80028d6:	629a      	str	r2, [r3, #40]	; 0x28
  hspi->Init.CRCPolynomial = 7;
 80028d8:	687b      	ldr	r3, [r7, #4]
 80028da:	2207      	movs	r2, #7
 80028dc:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi->Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 80028de:	687b      	ldr	r3, [r7, #4]
 80028e0:	2200      	movs	r2, #0
 80028e2:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 80028e4:	687b      	ldr	r3, [r7, #4]
 80028e6:	2208      	movs	r2, #8
 80028e8:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_SPI_Init(hspi) != HAL_OK)
 80028ea:	6878      	ldr	r0, [r7, #4]
 80028ec:	f004 f842 	bl	8006974 <HAL_SPI_Init>
 80028f0:	4603      	mov	r3, r0
 80028f2:	2b00      	cmp	r3, #0
 80028f4:	d001      	beq.n	80028fa <MX_SPI3_Init+0x76>
  {
    ret = HAL_ERROR;
 80028f6:	2301      	movs	r3, #1
 80028f8:	73fb      	strb	r3, [r7, #15]
  }

  return ret;
 80028fa:	7bfb      	ldrb	r3, [r7, #15]
}
 80028fc:	4618      	mov	r0, r3
 80028fe:	3710      	adds	r7, #16
 8002900:	46bd      	mov	sp, r7
 8002902:	bd80      	pop	{r7, pc}
 8002904:	40003c00 	.word	0x40003c00

08002908 <SPI3_MspInit>:

static void SPI3_MspInit(SPI_HandleTypeDef* spiHandle)
{
 8002908:	b580      	push	{r7, lr}
 800290a:	b08a      	sub	sp, #40	; 0x28
 800290c:	af00      	add	r7, sp, #0
 800290e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct;
  /* USER CODE BEGIN SPI3_MspInit 0 */

  /* USER CODE END SPI3_MspInit 0 */
    /* Enable Peripheral clock */
    __HAL_RCC_SPI3_CLK_ENABLE();
 8002910:	4b27      	ldr	r3, [pc, #156]	; (80029b0 <SPI3_MspInit+0xa8>)
 8002912:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002914:	4a26      	ldr	r2, [pc, #152]	; (80029b0 <SPI3_MspInit+0xa8>)
 8002916:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800291a:	6593      	str	r3, [r2, #88]	; 0x58
 800291c:	4b24      	ldr	r3, [pc, #144]	; (80029b0 <SPI3_MspInit+0xa8>)
 800291e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002920:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8002924:	613b      	str	r3, [r7, #16]
 8002926:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8002928:	4b21      	ldr	r3, [pc, #132]	; (80029b0 <SPI3_MspInit+0xa8>)
 800292a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800292c:	4a20      	ldr	r2, [pc, #128]	; (80029b0 <SPI3_MspInit+0xa8>)
 800292e:	f043 0304 	orr.w	r3, r3, #4
 8002932:	64d3      	str	r3, [r2, #76]	; 0x4c
 8002934:	4b1e      	ldr	r3, [pc, #120]	; (80029b0 <SPI3_MspInit+0xa8>)
 8002936:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002938:	f003 0304 	and.w	r3, r3, #4
 800293c:	60fb      	str	r3, [r7, #12]
 800293e:	68fb      	ldr	r3, [r7, #12]
    /**SPI3 GPIO Configuration
    PC10     ------> SPI3_SCK
    PC11     ------> SPI3_MISO
    PC12     ------> SPI3_MOSI
    */
    GPIO_InitStruct.Pin = BUS_SPI3_SCK_GPIO_PIN;
 8002940:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8002944:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002946:	2302      	movs	r3, #2
 8002948:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800294a:	2300      	movs	r3, #0
 800294c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800294e:	2303      	movs	r3, #3
 8002950:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = BUS_SPI3_SCK_GPIO_AF;
 8002952:	2306      	movs	r3, #6
 8002954:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(BUS_SPI3_SCK_GPIO_PORT, &GPIO_InitStruct);
 8002956:	f107 0314 	add.w	r3, r7, #20
 800295a:	4619      	mov	r1, r3
 800295c:	4815      	ldr	r0, [pc, #84]	; (80029b4 <SPI3_MspInit+0xac>)
 800295e:	f001 fa27 	bl	8003db0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = BUS_SPI3_MISO_GPIO_PIN;
 8002962:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8002966:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002968:	2302      	movs	r3, #2
 800296a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800296c:	2300      	movs	r3, #0
 800296e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002970:	2303      	movs	r3, #3
 8002972:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = BUS_SPI3_MISO_GPIO_AF;
 8002974:	2306      	movs	r3, #6
 8002976:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(BUS_SPI3_MISO_GPIO_PORT, &GPIO_InitStruct);
 8002978:	f107 0314 	add.w	r3, r7, #20
 800297c:	4619      	mov	r1, r3
 800297e:	480d      	ldr	r0, [pc, #52]	; (80029b4 <SPI3_MspInit+0xac>)
 8002980:	f001 fa16 	bl	8003db0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = BUS_SPI3_MOSI_GPIO_PIN;
 8002984:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002988:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800298a:	2302      	movs	r3, #2
 800298c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800298e:	2300      	movs	r3, #0
 8002990:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002992:	2303      	movs	r3, #3
 8002994:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = BUS_SPI3_MOSI_GPIO_AF;
 8002996:	2306      	movs	r3, #6
 8002998:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(BUS_SPI3_MOSI_GPIO_PORT, &GPIO_InitStruct);
 800299a:	f107 0314 	add.w	r3, r7, #20
 800299e:	4619      	mov	r1, r3
 80029a0:	4804      	ldr	r0, [pc, #16]	; (80029b4 <SPI3_MspInit+0xac>)
 80029a2:	f001 fa05 	bl	8003db0 <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI3_MspInit 1 */

  /* USER CODE END SPI3_MspInit 1 */
}
 80029a6:	bf00      	nop
 80029a8:	3728      	adds	r7, #40	; 0x28
 80029aa:	46bd      	mov	sp, r7
 80029ac:	bd80      	pop	{r7, pc}
 80029ae:	bf00      	nop
 80029b0:	40021000 	.word	0x40021000
 80029b4:	48000800 	.word	0x48000800

080029b8 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80029b8:	b580      	push	{r7, lr}
 80029ba:	b082      	sub	sp, #8
 80029bc:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 80029be:	2300      	movs	r3, #0
 80029c0:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80029c2:	2003      	movs	r0, #3
 80029c4:	f001 f848 	bl	8003a58 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80029c8:	2000      	movs	r0, #0
 80029ca:	f000 f80d 	bl	80029e8 <HAL_InitTick>
 80029ce:	4603      	mov	r3, r0
 80029d0:	2b00      	cmp	r3, #0
 80029d2:	d002      	beq.n	80029da <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 80029d4:	2301      	movs	r3, #1
 80029d6:	71fb      	strb	r3, [r7, #7]
 80029d8:	e001      	b.n	80029de <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 80029da:	f7ff f939 	bl	8001c50 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 80029de:	79fb      	ldrb	r3, [r7, #7]
}
 80029e0:	4618      	mov	r0, r3
 80029e2:	3708      	adds	r7, #8
 80029e4:	46bd      	mov	sp, r7
 80029e6:	bd80      	pop	{r7, pc}

080029e8 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80029e8:	b580      	push	{r7, lr}
 80029ea:	b084      	sub	sp, #16
 80029ec:	af00      	add	r7, sp, #0
 80029ee:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 80029f0:	2300      	movs	r3, #0
 80029f2:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 80029f4:	4b17      	ldr	r3, [pc, #92]	; (8002a54 <HAL_InitTick+0x6c>)
 80029f6:	781b      	ldrb	r3, [r3, #0]
 80029f8:	2b00      	cmp	r3, #0
 80029fa:	d023      	beq.n	8002a44 <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 80029fc:	4b16      	ldr	r3, [pc, #88]	; (8002a58 <HAL_InitTick+0x70>)
 80029fe:	681a      	ldr	r2, [r3, #0]
 8002a00:	4b14      	ldr	r3, [pc, #80]	; (8002a54 <HAL_InitTick+0x6c>)
 8002a02:	781b      	ldrb	r3, [r3, #0]
 8002a04:	4619      	mov	r1, r3
 8002a06:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8002a0a:	fbb3 f3f1 	udiv	r3, r3, r1
 8002a0e:	fbb2 f3f3 	udiv	r3, r2, r3
 8002a12:	4618      	mov	r0, r3
 8002a14:	f001 f855 	bl	8003ac2 <HAL_SYSTICK_Config>
 8002a18:	4603      	mov	r3, r0
 8002a1a:	2b00      	cmp	r3, #0
 8002a1c:	d10f      	bne.n	8002a3e <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002a1e:	687b      	ldr	r3, [r7, #4]
 8002a20:	2b0f      	cmp	r3, #15
 8002a22:	d809      	bhi.n	8002a38 <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002a24:	2200      	movs	r2, #0
 8002a26:	6879      	ldr	r1, [r7, #4]
 8002a28:	f04f 30ff 	mov.w	r0, #4294967295
 8002a2c:	f001 f81f 	bl	8003a6e <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8002a30:	4a0a      	ldr	r2, [pc, #40]	; (8002a5c <HAL_InitTick+0x74>)
 8002a32:	687b      	ldr	r3, [r7, #4]
 8002a34:	6013      	str	r3, [r2, #0]
 8002a36:	e007      	b.n	8002a48 <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 8002a38:	2301      	movs	r3, #1
 8002a3a:	73fb      	strb	r3, [r7, #15]
 8002a3c:	e004      	b.n	8002a48 <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 8002a3e:	2301      	movs	r3, #1
 8002a40:	73fb      	strb	r3, [r7, #15]
 8002a42:	e001      	b.n	8002a48 <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 8002a44:	2301      	movs	r3, #1
 8002a46:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8002a48:	7bfb      	ldrb	r3, [r7, #15]
}
 8002a4a:	4618      	mov	r0, r3
 8002a4c:	3710      	adds	r7, #16
 8002a4e:	46bd      	mov	sp, r7
 8002a50:	bd80      	pop	{r7, pc}
 8002a52:	bf00      	nop
 8002a54:	20000020 	.word	0x20000020
 8002a58:	20000004 	.word	0x20000004
 8002a5c:	2000001c 	.word	0x2000001c

08002a60 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002a60:	b480      	push	{r7}
 8002a62:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8002a64:	4b06      	ldr	r3, [pc, #24]	; (8002a80 <HAL_IncTick+0x20>)
 8002a66:	781b      	ldrb	r3, [r3, #0]
 8002a68:	461a      	mov	r2, r3
 8002a6a:	4b06      	ldr	r3, [pc, #24]	; (8002a84 <HAL_IncTick+0x24>)
 8002a6c:	681b      	ldr	r3, [r3, #0]
 8002a6e:	4413      	add	r3, r2
 8002a70:	4a04      	ldr	r2, [pc, #16]	; (8002a84 <HAL_IncTick+0x24>)
 8002a72:	6013      	str	r3, [r2, #0]
}
 8002a74:	bf00      	nop
 8002a76:	46bd      	mov	sp, r7
 8002a78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a7c:	4770      	bx	lr
 8002a7e:	bf00      	nop
 8002a80:	20000020 	.word	0x20000020
 8002a84:	200008e0 	.word	0x200008e0

08002a88 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002a88:	b480      	push	{r7}
 8002a8a:	af00      	add	r7, sp, #0
  return uwTick;
 8002a8c:	4b03      	ldr	r3, [pc, #12]	; (8002a9c <HAL_GetTick+0x14>)
 8002a8e:	681b      	ldr	r3, [r3, #0]
}
 8002a90:	4618      	mov	r0, r3
 8002a92:	46bd      	mov	sp, r7
 8002a94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a98:	4770      	bx	lr
 8002a9a:	bf00      	nop
 8002a9c:	200008e0 	.word	0x200008e0

08002aa0 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002aa0:	b580      	push	{r7, lr}
 8002aa2:	b084      	sub	sp, #16
 8002aa4:	af00      	add	r7, sp, #0
 8002aa6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002aa8:	f7ff ffee 	bl	8002a88 <HAL_GetTick>
 8002aac:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8002aae:	687b      	ldr	r3, [r7, #4]
 8002ab0:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002ab2:	68fb      	ldr	r3, [r7, #12]
 8002ab4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002ab8:	d005      	beq.n	8002ac6 <HAL_Delay+0x26>
  {
    wait += (uint32_t)uwTickFreq;
 8002aba:	4b0a      	ldr	r3, [pc, #40]	; (8002ae4 <HAL_Delay+0x44>)
 8002abc:	781b      	ldrb	r3, [r3, #0]
 8002abe:	461a      	mov	r2, r3
 8002ac0:	68fb      	ldr	r3, [r7, #12]
 8002ac2:	4413      	add	r3, r2
 8002ac4:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8002ac6:	bf00      	nop
 8002ac8:	f7ff ffde 	bl	8002a88 <HAL_GetTick>
 8002acc:	4602      	mov	r2, r0
 8002ace:	68bb      	ldr	r3, [r7, #8]
 8002ad0:	1ad3      	subs	r3, r2, r3
 8002ad2:	68fa      	ldr	r2, [r7, #12]
 8002ad4:	429a      	cmp	r2, r3
 8002ad6:	d8f7      	bhi.n	8002ac8 <HAL_Delay+0x28>
  {
  }
}
 8002ad8:	bf00      	nop
 8002ada:	bf00      	nop
 8002adc:	3710      	adds	r7, #16
 8002ade:	46bd      	mov	sp, r7
 8002ae0:	bd80      	pop	{r7, pc}
 8002ae2:	bf00      	nop
 8002ae4:	20000020 	.word	0x20000020

08002ae8 <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 8002ae8:	b480      	push	{r7}
 8002aea:	b083      	sub	sp, #12
 8002aec:	af00      	add	r7, sp, #0
 8002aee:	6078      	str	r0, [r7, #4]
 8002af0:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 8002af2:	687b      	ldr	r3, [r7, #4]
 8002af4:	689b      	ldr	r3, [r3, #8]
 8002af6:	f423 127c 	bic.w	r2, r3, #4128768	; 0x3f0000
 8002afa:	683b      	ldr	r3, [r7, #0]
 8002afc:	431a      	orrs	r2, r3
 8002afe:	687b      	ldr	r3, [r7, #4]
 8002b00:	609a      	str	r2, [r3, #8]
}
 8002b02:	bf00      	nop
 8002b04:	370c      	adds	r7, #12
 8002b06:	46bd      	mov	sp, r7
 8002b08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b0c:	4770      	bx	lr

08002b0e <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 8002b0e:	b480      	push	{r7}
 8002b10:	b083      	sub	sp, #12
 8002b12:	af00      	add	r7, sp, #0
 8002b14:	6078      	str	r0, [r7, #4]
 8002b16:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 8002b18:	687b      	ldr	r3, [r7, #4]
 8002b1a:	689b      	ldr	r3, [r3, #8]
 8002b1c:	f023 72e0 	bic.w	r2, r3, #29360128	; 0x1c00000
 8002b20:	683b      	ldr	r3, [r7, #0]
 8002b22:	431a      	orrs	r2, r3
 8002b24:	687b      	ldr	r3, [r7, #4]
 8002b26:	609a      	str	r2, [r3, #8]
}
 8002b28:	bf00      	nop
 8002b2a:	370c      	adds	r7, #12
 8002b2c:	46bd      	mov	sp, r7
 8002b2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b32:	4770      	bx	lr

08002b34 <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON)
{
 8002b34:	b480      	push	{r7}
 8002b36:	b083      	sub	sp, #12
 8002b38:	af00      	add	r7, sp, #0
 8002b3a:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 8002b3c:	687b      	ldr	r3, [r7, #4]
 8002b3e:	689b      	ldr	r3, [r3, #8]
 8002b40:	f003 73e0 	and.w	r3, r3, #29360128	; 0x1c00000
}
 8002b44:	4618      	mov	r0, r3
 8002b46:	370c      	adds	r7, #12
 8002b48:	46bd      	mov	sp, r7
 8002b4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b4e:	4770      	bx	lr

08002b50 <LL_ADC_SetOffset>:
  *             Other channels are slow channels (0.238 us for 12-bit resolution (ADC conversion rate up to 4.21 Ms/s)).
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0xFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 8002b50:	b480      	push	{r7}
 8002b52:	b087      	sub	sp, #28
 8002b54:	af00      	add	r7, sp, #0
 8002b56:	60f8      	str	r0, [r7, #12]
 8002b58:	60b9      	str	r1, [r7, #8]
 8002b5a:	607a      	str	r2, [r7, #4]
 8002b5c:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8002b5e:	68fb      	ldr	r3, [r7, #12]
 8002b60:	3360      	adds	r3, #96	; 0x60
 8002b62:	461a      	mov	r2, r3
 8002b64:	68bb      	ldr	r3, [r7, #8]
 8002b66:	009b      	lsls	r3, r3, #2
 8002b68:	4413      	add	r3, r2
 8002b6a:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8002b6c:	697b      	ldr	r3, [r7, #20]
 8002b6e:	681a      	ldr	r2, [r3, #0]
 8002b70:	4b08      	ldr	r3, [pc, #32]	; (8002b94 <LL_ADC_SetOffset+0x44>)
 8002b72:	4013      	ands	r3, r2
 8002b74:	687a      	ldr	r2, [r7, #4]
 8002b76:	f002 41f8 	and.w	r1, r2, #2080374784	; 0x7c000000
 8002b7a:	683a      	ldr	r2, [r7, #0]
 8002b7c:	430a      	orrs	r2, r1
 8002b7e:	4313      	orrs	r3, r2
 8002b80:	f043 4200 	orr.w	r2, r3, #2147483648	; 0x80000000
 8002b84:	697b      	ldr	r3, [r7, #20]
 8002b86:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN | ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
             ADC_OFR1_OFFSET1_EN | (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
}
 8002b88:	bf00      	nop
 8002b8a:	371c      	adds	r7, #28
 8002b8c:	46bd      	mov	sp, r7
 8002b8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b92:	4770      	bx	lr
 8002b94:	03fff000 	.word	0x03fff000

08002b98 <LL_ADC_GetOffsetChannel>:
  *         (1, 2, 3, 4) For ADC channel read back from ADC register,
  *                      comparison with internal channel parameter to be done
  *                      using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
  */
__STATIC_INLINE uint32_t LL_ADC_GetOffsetChannel(ADC_TypeDef *ADCx, uint32_t Offsety)
{
 8002b98:	b480      	push	{r7}
 8002b9a:	b085      	sub	sp, #20
 8002b9c:	af00      	add	r7, sp, #0
 8002b9e:	6078      	str	r0, [r7, #4]
 8002ba0:	6039      	str	r1, [r7, #0]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8002ba2:	687b      	ldr	r3, [r7, #4]
 8002ba4:	3360      	adds	r3, #96	; 0x60
 8002ba6:	461a      	mov	r2, r3
 8002ba8:	683b      	ldr	r3, [r7, #0]
 8002baa:	009b      	lsls	r3, r3, #2
 8002bac:	4413      	add	r3, r2
 8002bae:	60fb      	str	r3, [r7, #12]

  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8002bb0:	68fb      	ldr	r3, [r7, #12]
 8002bb2:	681b      	ldr	r3, [r3, #0]
 8002bb4:	f003 43f8 	and.w	r3, r3, #2080374784	; 0x7c000000
}
 8002bb8:	4618      	mov	r0, r3
 8002bba:	3714      	adds	r7, #20
 8002bbc:	46bd      	mov	sp, r7
 8002bbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bc2:	4770      	bx	lr

08002bc4 <LL_ADC_SetOffsetState>:
  *         @arg @ref LL_ADC_OFFSET_DISABLE
  *         @arg @ref LL_ADC_OFFSET_ENABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetState(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetState)
{
 8002bc4:	b480      	push	{r7}
 8002bc6:	b087      	sub	sp, #28
 8002bc8:	af00      	add	r7, sp, #0
 8002bca:	60f8      	str	r0, [r7, #12]
 8002bcc:	60b9      	str	r1, [r7, #8]
 8002bce:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8002bd0:	68fb      	ldr	r3, [r7, #12]
 8002bd2:	3360      	adds	r3, #96	; 0x60
 8002bd4:	461a      	mov	r2, r3
 8002bd6:	68bb      	ldr	r3, [r7, #8]
 8002bd8:	009b      	lsls	r3, r3, #2
 8002bda:	4413      	add	r3, r2
 8002bdc:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8002bde:	697b      	ldr	r3, [r7, #20]
 8002be0:	681b      	ldr	r3, [r3, #0]
 8002be2:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8002be6:	687b      	ldr	r3, [r7, #4]
 8002be8:	431a      	orrs	r2, r3
 8002bea:	697b      	ldr	r3, [r7, #20]
 8002bec:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN,
             OffsetState);
}
 8002bee:	bf00      	nop
 8002bf0:	371c      	adds	r7, #28
 8002bf2:	46bd      	mov	sp, r7
 8002bf4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bf8:	4770      	bx	lr

08002bfa <LL_ADC_SetSamplingTimeCommonConfig>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_DEFAULT
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetSamplingTimeCommonConfig(ADC_TypeDef *ADCx, uint32_t SamplingTimeCommonConfig)
{
 8002bfa:	b480      	push	{r7}
 8002bfc:	b083      	sub	sp, #12
 8002bfe:	af00      	add	r7, sp, #0
 8002c00:	6078      	str	r0, [r7, #4]
 8002c02:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->SMPR1, ADC_SMPR1_SMPPLUS, SamplingTimeCommonConfig);
 8002c04:	687b      	ldr	r3, [r7, #4]
 8002c06:	695b      	ldr	r3, [r3, #20]
 8002c08:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8002c0c:	683b      	ldr	r3, [r7, #0]
 8002c0e:	431a      	orrs	r2, r3
 8002c10:	687b      	ldr	r3, [r7, #4]
 8002c12:	615a      	str	r2, [r3, #20]
}
 8002c14:	bf00      	nop
 8002c16:	370c      	adds	r7, #12
 8002c18:	46bd      	mov	sp, r7
 8002c1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c1e:	4770      	bx	lr

08002c20 <LL_ADC_REG_SetSequencerRanks>:
  *         (7) On STM32L4, fast channel (0.188 us for 12-bit resolution (ADC conversion rate up to 5.33 Ms/s)).
  *             Other channels are slow channels (0.238 us for 12-bit resolution (ADC conversion rate up to 4.21 Ms/s)).
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 8002c20:	b480      	push	{r7}
 8002c22:	b087      	sub	sp, #28
 8002c24:	af00      	add	r7, sp, #0
 8002c26:	60f8      	str	r0, [r7, #12]
 8002c28:	60b9      	str	r1, [r7, #8]
 8002c2a:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1, ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));
 8002c2c:	68fb      	ldr	r3, [r7, #12]
 8002c2e:	3330      	adds	r3, #48	; 0x30
 8002c30:	461a      	mov	r2, r3
 8002c32:	68bb      	ldr	r3, [r7, #8]
 8002c34:	0a1b      	lsrs	r3, r3, #8
 8002c36:	009b      	lsls	r3, r3, #2
 8002c38:	f003 030c 	and.w	r3, r3, #12
 8002c3c:	4413      	add	r3, r2
 8002c3e:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8002c40:	697b      	ldr	r3, [r7, #20]
 8002c42:	681a      	ldr	r2, [r3, #0]
 8002c44:	68bb      	ldr	r3, [r7, #8]
 8002c46:	f003 031f 	and.w	r3, r3, #31
 8002c4a:	211f      	movs	r1, #31
 8002c4c:	fa01 f303 	lsl.w	r3, r1, r3
 8002c50:	43db      	mvns	r3, r3
 8002c52:	401a      	ands	r2, r3
 8002c54:	687b      	ldr	r3, [r7, #4]
 8002c56:	0e9b      	lsrs	r3, r3, #26
 8002c58:	f003 011f 	and.w	r1, r3, #31
 8002c5c:	68bb      	ldr	r3, [r7, #8]
 8002c5e:	f003 031f 	and.w	r3, r3, #31
 8002c62:	fa01 f303 	lsl.w	r3, r1, r3
 8002c66:	431a      	orrs	r2, r3
 8002c68:	697b      	ldr	r3, [r7, #20]
 8002c6a:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS) << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 8002c6c:	bf00      	nop
 8002c6e:	371c      	adds	r7, #28
 8002c70:	46bd      	mov	sp, r7
 8002c72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c76:	4770      	bx	lr

08002c78 <LL_ADC_SetChannelSamplingTime>:
  *             can be replaced by 3.5 ADC clock cycles.
  *             Refer to function @ref LL_ADC_SetSamplingTimeCommonConfig().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 8002c78:	b480      	push	{r7}
 8002c7a:	b087      	sub	sp, #28
 8002c7c:	af00      	add	r7, sp, #0
 8002c7e:	60f8      	str	r0, [r7, #12]
 8002c80:	60b9      	str	r1, [r7, #8]
 8002c82:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));
 8002c84:	68fb      	ldr	r3, [r7, #12]
 8002c86:	3314      	adds	r3, #20
 8002c88:	461a      	mov	r2, r3
 8002c8a:	68bb      	ldr	r3, [r7, #8]
 8002c8c:	0e5b      	lsrs	r3, r3, #25
 8002c8e:	009b      	lsls	r3, r3, #2
 8002c90:	f003 0304 	and.w	r3, r3, #4
 8002c94:	4413      	add	r3, r2
 8002c96:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8002c98:	697b      	ldr	r3, [r7, #20]
 8002c9a:	681a      	ldr	r2, [r3, #0]
 8002c9c:	68bb      	ldr	r3, [r7, #8]
 8002c9e:	0d1b      	lsrs	r3, r3, #20
 8002ca0:	f003 031f 	and.w	r3, r3, #31
 8002ca4:	2107      	movs	r1, #7
 8002ca6:	fa01 f303 	lsl.w	r3, r1, r3
 8002caa:	43db      	mvns	r3, r3
 8002cac:	401a      	ands	r2, r3
 8002cae:	68bb      	ldr	r3, [r7, #8]
 8002cb0:	0d1b      	lsrs	r3, r3, #20
 8002cb2:	f003 031f 	and.w	r3, r3, #31
 8002cb6:	6879      	ldr	r1, [r7, #4]
 8002cb8:	fa01 f303 	lsl.w	r3, r1, r3
 8002cbc:	431a      	orrs	r2, r3
 8002cbe:	697b      	ldr	r3, [r7, #20]
 8002cc0:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 8002cc2:	bf00      	nop
 8002cc4:	371c      	adds	r7, #28
 8002cc6:	46bd      	mov	sp, r7
 8002cc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ccc:	4770      	bx	lr
	...

08002cd0 <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 8002cd0:	b480      	push	{r7}
 8002cd2:	b085      	sub	sp, #20
 8002cd4:	af00      	add	r7, sp, #0
 8002cd6:	60f8      	str	r0, [r7, #12]
 8002cd8:	60b9      	str	r1, [r7, #8]
 8002cda:	607a      	str	r2, [r7, #4]
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
 8002cdc:	68fb      	ldr	r3, [r7, #12]
 8002cde:	f8d3 20b0 	ldr.w	r2, [r3, #176]	; 0xb0
 8002ce2:	68bb      	ldr	r3, [r7, #8]
 8002ce4:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002ce8:	43db      	mvns	r3, r3
 8002cea:	401a      	ands	r2, r3
 8002cec:	687b      	ldr	r3, [r7, #4]
 8002cee:	f003 0318 	and.w	r3, r3, #24
 8002cf2:	4908      	ldr	r1, [pc, #32]	; (8002d14 <LL_ADC_SetChannelSingleDiff+0x44>)
 8002cf4:	40d9      	lsrs	r1, r3
 8002cf6:	68bb      	ldr	r3, [r7, #8]
 8002cf8:	400b      	ands	r3, r1
 8002cfa:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002cfe:	431a      	orrs	r2, r3
 8002d00:	68fb      	ldr	r3, [r7, #12]
 8002d02:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK) & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
}
 8002d06:	bf00      	nop
 8002d08:	3714      	adds	r7, #20
 8002d0a:	46bd      	mov	sp, r7
 8002d0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d10:	4770      	bx	lr
 8002d12:	bf00      	nop
 8002d14:	0007ffff 	.word	0x0007ffff

08002d18 <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 8002d18:	b480      	push	{r7}
 8002d1a:	b083      	sub	sp, #12
 8002d1c:	af00      	add	r7, sp, #0
 8002d1e:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 8002d20:	687b      	ldr	r3, [r7, #4]
 8002d22:	689b      	ldr	r3, [r3, #8]
 8002d24:	f023 4320 	bic.w	r3, r3, #2684354560	; 0xa0000000
 8002d28:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8002d2c:	687a      	ldr	r2, [r7, #4]
 8002d2e:	6093      	str	r3, [r2, #8]
}
 8002d30:	bf00      	nop
 8002d32:	370c      	adds	r7, #12
 8002d34:	46bd      	mov	sp, r7
 8002d36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d3a:	4770      	bx	lr

08002d3c <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(ADC_TypeDef *ADCx)
{
 8002d3c:	b480      	push	{r7}
 8002d3e:	b083      	sub	sp, #12
 8002d40:	af00      	add	r7, sp, #0
 8002d42:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 8002d44:	687b      	ldr	r3, [r7, #4]
 8002d46:	689b      	ldr	r3, [r3, #8]
 8002d48:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8002d4c:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8002d50:	d101      	bne.n	8002d56 <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 8002d52:	2301      	movs	r3, #1
 8002d54:	e000      	b.n	8002d58 <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 8002d56:	2300      	movs	r3, #0
}
 8002d58:	4618      	mov	r0, r3
 8002d5a:	370c      	adds	r7, #12
 8002d5c:	46bd      	mov	sp, r7
 8002d5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d62:	4770      	bx	lr

08002d64 <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 8002d64:	b480      	push	{r7}
 8002d66:	b083      	sub	sp, #12
 8002d68:	af00      	add	r7, sp, #0
 8002d6a:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8002d6c:	687b      	ldr	r3, [r7, #4]
 8002d6e:	689b      	ldr	r3, [r3, #8]
 8002d70:	f023 4310 	bic.w	r3, r3, #2415919104	; 0x90000000
 8002d74:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8002d78:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 8002d7c:	687b      	ldr	r3, [r7, #4]
 8002d7e:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 8002d80:	bf00      	nop
 8002d82:	370c      	adds	r7, #12
 8002d84:	46bd      	mov	sp, r7
 8002d86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d8a:	4770      	bx	lr

08002d8c <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(ADC_TypeDef *ADCx)
{
 8002d8c:	b480      	push	{r7}
 8002d8e:	b083      	sub	sp, #12
 8002d90:	af00      	add	r7, sp, #0
 8002d92:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8002d94:	687b      	ldr	r3, [r7, #4]
 8002d96:	689b      	ldr	r3, [r3, #8]
 8002d98:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002d9c:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8002da0:	d101      	bne.n	8002da6 <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 8002da2:	2301      	movs	r3, #1
 8002da4:	e000      	b.n	8002da8 <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 8002da6:	2300      	movs	r3, #0
}
 8002da8:	4618      	mov	r0, r3
 8002daa:	370c      	adds	r7, #12
 8002dac:	46bd      	mov	sp, r7
 8002dae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002db2:	4770      	bx	lr

08002db4 <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(ADC_TypeDef *ADCx)
{
 8002db4:	b480      	push	{r7}
 8002db6:	b083      	sub	sp, #12
 8002db8:	af00      	add	r7, sp, #0
 8002dba:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8002dbc:	687b      	ldr	r3, [r7, #4]
 8002dbe:	689b      	ldr	r3, [r3, #8]
 8002dc0:	f003 0301 	and.w	r3, r3, #1
 8002dc4:	2b01      	cmp	r3, #1
 8002dc6:	d101      	bne.n	8002dcc <LL_ADC_IsEnabled+0x18>
 8002dc8:	2301      	movs	r3, #1
 8002dca:	e000      	b.n	8002dce <LL_ADC_IsEnabled+0x1a>
 8002dcc:	2300      	movs	r3, #0
}
 8002dce:	4618      	mov	r0, r3
 8002dd0:	370c      	adds	r7, #12
 8002dd2:	46bd      	mov	sp, r7
 8002dd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002dd8:	4770      	bx	lr

08002dda <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(ADC_TypeDef *ADCx)
{
 8002dda:	b480      	push	{r7}
 8002ddc:	b083      	sub	sp, #12
 8002dde:	af00      	add	r7, sp, #0
 8002de0:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8002de2:	687b      	ldr	r3, [r7, #4]
 8002de4:	689b      	ldr	r3, [r3, #8]
 8002de6:	f003 0304 	and.w	r3, r3, #4
 8002dea:	2b04      	cmp	r3, #4
 8002dec:	d101      	bne.n	8002df2 <LL_ADC_REG_IsConversionOngoing+0x18>
 8002dee:	2301      	movs	r3, #1
 8002df0:	e000      	b.n	8002df4 <LL_ADC_REG_IsConversionOngoing+0x1a>
 8002df2:	2300      	movs	r3, #0
}
 8002df4:	4618      	mov	r0, r3
 8002df6:	370c      	adds	r7, #12
 8002df8:	46bd      	mov	sp, r7
 8002dfa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002dfe:	4770      	bx	lr

08002e00 <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(ADC_TypeDef *ADCx)
{
 8002e00:	b480      	push	{r7}
 8002e02:	b083      	sub	sp, #12
 8002e04:	af00      	add	r7, sp, #0
 8002e06:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8002e08:	687b      	ldr	r3, [r7, #4]
 8002e0a:	689b      	ldr	r3, [r3, #8]
 8002e0c:	f003 0308 	and.w	r3, r3, #8
 8002e10:	2b08      	cmp	r3, #8
 8002e12:	d101      	bne.n	8002e18 <LL_ADC_INJ_IsConversionOngoing+0x18>
 8002e14:	2301      	movs	r3, #1
 8002e16:	e000      	b.n	8002e1a <LL_ADC_INJ_IsConversionOngoing+0x1a>
 8002e18:	2300      	movs	r3, #0
}
 8002e1a:	4618      	mov	r0, r3
 8002e1c:	370c      	adds	r7, #12
 8002e1e:	46bd      	mov	sp, r7
 8002e20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e24:	4770      	bx	lr
	...

08002e28 <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8002e28:	b580      	push	{r7, lr}
 8002e2a:	b088      	sub	sp, #32
 8002e2c:	af00      	add	r7, sp, #0
 8002e2e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002e30:	2300      	movs	r3, #0
 8002e32:	77fb      	strb	r3, [r7, #31]
  uint32_t tmpCFGR;
  uint32_t tmp_adc_reg_is_conversion_on_going;
  __IO uint32_t wait_loop_index = 0UL;
 8002e34:	2300      	movs	r3, #0
 8002e36:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;

  /* Check ADC handle */
  if (hadc == NULL)
 8002e38:	687b      	ldr	r3, [r7, #4]
 8002e3a:	2b00      	cmp	r3, #0
 8002e3c:	d101      	bne.n	8002e42 <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 8002e3e:	2301      	movs	r3, #1
 8002e40:	e12f      	b.n	80030a2 <HAL_ADC_Init+0x27a>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8002e42:	687b      	ldr	r3, [r7, #4]
 8002e44:	691b      	ldr	r3, [r3, #16]
 8002e46:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8002e48:	687b      	ldr	r3, [r7, #4]
 8002e4a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002e4c:	2b00      	cmp	r3, #0
 8002e4e:	d109      	bne.n	8002e64 <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8002e50:	6878      	ldr	r0, [r7, #4]
 8002e52:	f7fe ff21 	bl	8001c98 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8002e56:	687b      	ldr	r3, [r7, #4]
 8002e58:	2200      	movs	r2, #0
 8002e5a:	65da      	str	r2, [r3, #92]	; 0x5c

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 8002e5c:	687b      	ldr	r3, [r7, #4]
 8002e5e:	2200      	movs	r2, #0
 8002e60:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 8002e64:	687b      	ldr	r3, [r7, #4]
 8002e66:	681b      	ldr	r3, [r3, #0]
 8002e68:	4618      	mov	r0, r3
 8002e6a:	f7ff ff67 	bl	8002d3c <LL_ADC_IsDeepPowerDownEnabled>
 8002e6e:	4603      	mov	r3, r0
 8002e70:	2b00      	cmp	r3, #0
 8002e72:	d004      	beq.n	8002e7e <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 8002e74:	687b      	ldr	r3, [r7, #4]
 8002e76:	681b      	ldr	r3, [r3, #0]
 8002e78:	4618      	mov	r0, r3
 8002e7a:	f7ff ff4d 	bl	8002d18 <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8002e7e:	687b      	ldr	r3, [r7, #4]
 8002e80:	681b      	ldr	r3, [r3, #0]
 8002e82:	4618      	mov	r0, r3
 8002e84:	f7ff ff82 	bl	8002d8c <LL_ADC_IsInternalRegulatorEnabled>
 8002e88:	4603      	mov	r3, r0
 8002e8a:	2b00      	cmp	r3, #0
 8002e8c:	d115      	bne.n	8002eba <HAL_ADC_Init+0x92>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 8002e8e:	687b      	ldr	r3, [r7, #4]
 8002e90:	681b      	ldr	r3, [r3, #0]
 8002e92:	4618      	mov	r0, r3
 8002e94:	f7ff ff66 	bl	8002d64 <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8002e98:	4b84      	ldr	r3, [pc, #528]	; (80030ac <HAL_ADC_Init+0x284>)
 8002e9a:	681b      	ldr	r3, [r3, #0]
 8002e9c:	099b      	lsrs	r3, r3, #6
 8002e9e:	4a84      	ldr	r2, [pc, #528]	; (80030b0 <HAL_ADC_Init+0x288>)
 8002ea0:	fba2 2303 	umull	r2, r3, r2, r3
 8002ea4:	099b      	lsrs	r3, r3, #6
 8002ea6:	3301      	adds	r3, #1
 8002ea8:	005b      	lsls	r3, r3, #1
 8002eaa:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 8002eac:	e002      	b.n	8002eb4 <HAL_ADC_Init+0x8c>
    {
      wait_loop_index--;
 8002eae:	68bb      	ldr	r3, [r7, #8]
 8002eb0:	3b01      	subs	r3, #1
 8002eb2:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 8002eb4:	68bb      	ldr	r3, [r7, #8]
 8002eb6:	2b00      	cmp	r3, #0
 8002eb8:	d1f9      	bne.n	8002eae <HAL_ADC_Init+0x86>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8002eba:	687b      	ldr	r3, [r7, #4]
 8002ebc:	681b      	ldr	r3, [r3, #0]
 8002ebe:	4618      	mov	r0, r3
 8002ec0:	f7ff ff64 	bl	8002d8c <LL_ADC_IsInternalRegulatorEnabled>
 8002ec4:	4603      	mov	r3, r0
 8002ec6:	2b00      	cmp	r3, #0
 8002ec8:	d10d      	bne.n	8002ee6 <HAL_ADC_Init+0xbe>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002eca:	687b      	ldr	r3, [r7, #4]
 8002ecc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002ece:	f043 0210 	orr.w	r2, r3, #16
 8002ed2:	687b      	ldr	r3, [r7, #4]
 8002ed4:	659a      	str	r2, [r3, #88]	; 0x58

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002ed6:	687b      	ldr	r3, [r7, #4]
 8002ed8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002eda:	f043 0201 	orr.w	r2, r3, #1
 8002ede:	687b      	ldr	r3, [r7, #4]
 8002ee0:	65da      	str	r2, [r3, #92]	; 0x5c

    tmp_hal_status = HAL_ERROR;
 8002ee2:	2301      	movs	r3, #1
 8002ee4:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_reg_is_conversion_on_going = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8002ee6:	687b      	ldr	r3, [r7, #4]
 8002ee8:	681b      	ldr	r3, [r3, #0]
 8002eea:	4618      	mov	r0, r3
 8002eec:	f7ff ff75 	bl	8002dda <LL_ADC_REG_IsConversionOngoing>
 8002ef0:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8002ef2:	687b      	ldr	r3, [r7, #4]
 8002ef4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002ef6:	f003 0310 	and.w	r3, r3, #16
 8002efa:	2b00      	cmp	r3, #0
 8002efc:	f040 80c8 	bne.w	8003090 <HAL_ADC_Init+0x268>
      && (tmp_adc_reg_is_conversion_on_going == 0UL)
 8002f00:	697b      	ldr	r3, [r7, #20]
 8002f02:	2b00      	cmp	r3, #0
 8002f04:	f040 80c4 	bne.w	8003090 <HAL_ADC_Init+0x268>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002f08:	687b      	ldr	r3, [r7, #4]
 8002f0a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002f0c:	f423 7381 	bic.w	r3, r3, #258	; 0x102
 8002f10:	f043 0202 	orr.w	r2, r3, #2
 8002f14:	687b      	ldr	r3, [r7, #4]
 8002f16:	659a      	str	r2, [r3, #88]	; 0x58
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8002f18:	687b      	ldr	r3, [r7, #4]
 8002f1a:	681b      	ldr	r3, [r3, #0]
 8002f1c:	4618      	mov	r0, r3
 8002f1e:	f7ff ff49 	bl	8002db4 <LL_ADC_IsEnabled>
 8002f22:	4603      	mov	r3, r0
 8002f24:	2b00      	cmp	r3, #0
 8002f26:	d10b      	bne.n	8002f40 <HAL_ADC_Init+0x118>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8002f28:	4862      	ldr	r0, [pc, #392]	; (80030b4 <HAL_ADC_Init+0x28c>)
 8002f2a:	f7ff ff43 	bl	8002db4 <LL_ADC_IsEnabled>
 8002f2e:	4603      	mov	r3, r0
 8002f30:	2b00      	cmp	r3, #0
 8002f32:	d105      	bne.n	8002f40 <HAL_ADC_Init+0x118>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 8002f34:	687b      	ldr	r3, [r7, #4]
 8002f36:	685b      	ldr	r3, [r3, #4]
 8002f38:	4619      	mov	r1, r3
 8002f3a:	485f      	ldr	r0, [pc, #380]	; (80030b8 <HAL_ADC_Init+0x290>)
 8002f3c:	f7ff fdd4 	bl	8002ae8 <LL_ADC_SetCommonClock>
    /*  - external trigger polarity                Init.ExternalTrigConvEdge  */
    /*  - continuous conversion mode               Init.ContinuousConvMode    */
    /*  - overrun                                  Init.Overrun               */
    /*  - discontinuous mode                       Init.DiscontinuousConvMode */
    /*  - discontinuous mode channel count         Init.NbrOfDiscConversion   */
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8002f40:	687b      	ldr	r3, [r7, #4]
 8002f42:	7e5b      	ldrb	r3, [r3, #25]
 8002f44:	035a      	lsls	r2, r3, #13
                hadc->Init.Overrun                                                     |
 8002f46:	687b      	ldr	r3, [r7, #4]
 8002f48:	6b5b      	ldr	r3, [r3, #52]	; 0x34
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8002f4a:	431a      	orrs	r2, r3
                hadc->Init.DataAlign                                                   |
 8002f4c:	687b      	ldr	r3, [r7, #4]
 8002f4e:	68db      	ldr	r3, [r3, #12]
                hadc->Init.Overrun                                                     |
 8002f50:	431a      	orrs	r2, r3
                hadc->Init.Resolution                                                  |
 8002f52:	687b      	ldr	r3, [r7, #4]
 8002f54:	689b      	ldr	r3, [r3, #8]
                hadc->Init.DataAlign                                                   |
 8002f56:	431a      	orrs	r2, r3
                ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 8002f58:	687b      	ldr	r3, [r7, #4]
 8002f5a:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002f5e:	041b      	lsls	r3, r3, #16
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8002f60:	4313      	orrs	r3, r2
 8002f62:	61bb      	str	r3, [r7, #24]

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8002f64:	687b      	ldr	r3, [r7, #4]
 8002f66:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002f6a:	2b01      	cmp	r3, #1
 8002f6c:	d106      	bne.n	8002f7c <HAL_ADC_Init+0x154>
    {
      tmpCFGR |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 8002f6e:	687b      	ldr	r3, [r7, #4]
 8002f70:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002f72:	3b01      	subs	r3, #1
 8002f74:	045b      	lsls	r3, r3, #17
 8002f76:	69ba      	ldr	r2, [r7, #24]
 8002f78:	4313      	orrs	r3, r2
 8002f7a:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8002f7c:	687b      	ldr	r3, [r7, #4]
 8002f7e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002f80:	2b00      	cmp	r3, #0
 8002f82:	d009      	beq.n	8002f98 <HAL_ADC_Init+0x170>
    {
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8002f84:	687b      	ldr	r3, [r7, #4]
 8002f86:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002f88:	f403 7270 	and.w	r2, r3, #960	; 0x3c0
                  | hadc->Init.ExternalTrigConvEdge
 8002f8c:	687b      	ldr	r3, [r7, #4]
 8002f8e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002f90:	4313      	orrs	r3, r2
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8002f92:	69ba      	ldr	r2, [r7, #24]
 8002f94:	4313      	orrs	r3, r2
 8002f96:	61bb      	str	r3, [r7, #24]
                 );
    }

    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmpCFGR);
 8002f98:	687b      	ldr	r3, [r7, #4]
 8002f9a:	681b      	ldr	r3, [r3, #0]
 8002f9c:	68da      	ldr	r2, [r3, #12]
 8002f9e:	4b47      	ldr	r3, [pc, #284]	; (80030bc <HAL_ADC_Init+0x294>)
 8002fa0:	4013      	ands	r3, r2
 8002fa2:	687a      	ldr	r2, [r7, #4]
 8002fa4:	6812      	ldr	r2, [r2, #0]
 8002fa6:	69b9      	ldr	r1, [r7, #24]
 8002fa8:	430b      	orrs	r3, r1
 8002faa:	60d3      	str	r3, [r2, #12]
    /* Parameters that can be updated when ADC is disabled or enabled without */
    /* conversion on going on regular and injected groups:                    */
    /*  - DMA continuous request          Init.DMAContinuousRequests          */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8002fac:	687b      	ldr	r3, [r7, #4]
 8002fae:	681b      	ldr	r3, [r3, #0]
 8002fb0:	4618      	mov	r0, r3
 8002fb2:	f7ff ff12 	bl	8002dda <LL_ADC_REG_IsConversionOngoing>
 8002fb6:	6138      	str	r0, [r7, #16]
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8002fb8:	687b      	ldr	r3, [r7, #4]
 8002fba:	681b      	ldr	r3, [r3, #0]
 8002fbc:	4618      	mov	r0, r3
 8002fbe:	f7ff ff1f 	bl	8002e00 <LL_ADC_INJ_IsConversionOngoing>
 8002fc2:	60f8      	str	r0, [r7, #12]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8002fc4:	693b      	ldr	r3, [r7, #16]
 8002fc6:	2b00      	cmp	r3, #0
 8002fc8:	d140      	bne.n	800304c <HAL_ADC_Init+0x224>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8002fca:	68fb      	ldr	r3, [r7, #12]
 8002fcc:	2b00      	cmp	r3, #0
 8002fce:	d13d      	bne.n	800304c <HAL_ADC_Init+0x224>
       )
    {
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
 8002fd0:	687b      	ldr	r3, [r7, #4]
 8002fd2:	6cda      	ldr	r2, [r3, #76]	; 0x4c
                 ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8002fd4:	687b      	ldr	r3, [r7, #4]
 8002fd6:	7e1b      	ldrb	r3, [r3, #24]
 8002fd8:	039b      	lsls	r3, r3, #14
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
 8002fda:	431a      	orrs	r2, r3
                 ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 8002fdc:	687b      	ldr	r3, [r7, #4]
 8002fde:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8002fe2:	005b      	lsls	r3, r3, #1
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
 8002fe4:	4313      	orrs	r3, r2
 8002fe6:	61bb      	str	r3, [r7, #24]

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmpCFGR);
 8002fe8:	687b      	ldr	r3, [r7, #4]
 8002fea:	681b      	ldr	r3, [r3, #0]
 8002fec:	68db      	ldr	r3, [r3, #12]
 8002fee:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8002ff2:	f023 0306 	bic.w	r3, r3, #6
 8002ff6:	687a      	ldr	r2, [r7, #4]
 8002ff8:	6812      	ldr	r2, [r2, #0]
 8002ffa:	69b9      	ldr	r1, [r7, #24]
 8002ffc:	430b      	orrs	r3, r1
 8002ffe:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.OversamplingMode == ENABLE)
 8003000:	687b      	ldr	r3, [r7, #4]
 8003002:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8003006:	2b01      	cmp	r3, #1
 8003008:	d118      	bne.n	800303c <HAL_ADC_Init+0x214>
        /* Configuration of Oversampler:                                      */
        /*  - Oversampling Ratio                                              */
        /*  - Right bit shift                                                 */
        /*  - Triggered mode                                                  */
        /*  - Oversampling mode (continued/resumed)                           */
        MODIFY_REG(hadc->Instance->CFGR2,
 800300a:	687b      	ldr	r3, [r7, #4]
 800300c:	681b      	ldr	r3, [r3, #0]
 800300e:	691b      	ldr	r3, [r3, #16]
 8003010:	f423 63ff 	bic.w	r3, r3, #2040	; 0x7f8
 8003014:	f023 0304 	bic.w	r3, r3, #4
 8003018:	687a      	ldr	r2, [r7, #4]
 800301a:	6bd1      	ldr	r1, [r2, #60]	; 0x3c
 800301c:	687a      	ldr	r2, [r7, #4]
 800301e:	6c12      	ldr	r2, [r2, #64]	; 0x40
 8003020:	4311      	orrs	r1, r2
 8003022:	687a      	ldr	r2, [r7, #4]
 8003024:	6c52      	ldr	r2, [r2, #68]	; 0x44
 8003026:	4311      	orrs	r1, r2
 8003028:	687a      	ldr	r2, [r7, #4]
 800302a:	6c92      	ldr	r2, [r2, #72]	; 0x48
 800302c:	430a      	orrs	r2, r1
 800302e:	431a      	orrs	r2, r3
 8003030:	687b      	ldr	r3, [r7, #4]
 8003032:	681b      	ldr	r3, [r3, #0]
 8003034:	f042 0201 	orr.w	r2, r2, #1
 8003038:	611a      	str	r2, [r3, #16]
 800303a:	e007      	b.n	800304c <HAL_ADC_Init+0x224>
                  );
      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 800303c:	687b      	ldr	r3, [r7, #4]
 800303e:	681b      	ldr	r3, [r3, #0]
 8003040:	691a      	ldr	r2, [r3, #16]
 8003042:	687b      	ldr	r3, [r7, #4]
 8003044:	681b      	ldr	r3, [r3, #0]
 8003046:	f022 0201 	bic.w	r2, r2, #1
 800304a:	611a      	str	r2, [r3, #16]
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 800304c:	687b      	ldr	r3, [r7, #4]
 800304e:	691b      	ldr	r3, [r3, #16]
 8003050:	2b01      	cmp	r3, #1
 8003052:	d10c      	bne.n	800306e <HAL_ADC_Init+0x246>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 8003054:	687b      	ldr	r3, [r7, #4]
 8003056:	681b      	ldr	r3, [r3, #0]
 8003058:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800305a:	f023 010f 	bic.w	r1, r3, #15
 800305e:	687b      	ldr	r3, [r7, #4]
 8003060:	69db      	ldr	r3, [r3, #28]
 8003062:	1e5a      	subs	r2, r3, #1
 8003064:	687b      	ldr	r3, [r7, #4]
 8003066:	681b      	ldr	r3, [r3, #0]
 8003068:	430a      	orrs	r2, r1
 800306a:	631a      	str	r2, [r3, #48]	; 0x30
 800306c:	e007      	b.n	800307e <HAL_ADC_Init+0x256>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 800306e:	687b      	ldr	r3, [r7, #4]
 8003070:	681b      	ldr	r3, [r3, #0]
 8003072:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8003074:	687b      	ldr	r3, [r7, #4]
 8003076:	681b      	ldr	r3, [r3, #0]
 8003078:	f022 020f 	bic.w	r2, r2, #15
 800307c:	631a      	str	r2, [r3, #48]	; 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 800307e:	687b      	ldr	r3, [r7, #4]
 8003080:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003082:	f023 0303 	bic.w	r3, r3, #3
 8003086:	f043 0201 	orr.w	r2, r3, #1
 800308a:	687b      	ldr	r3, [r7, #4]
 800308c:	659a      	str	r2, [r3, #88]	; 0x58
 800308e:	e007      	b.n	80030a0 <HAL_ADC_Init+0x278>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003090:	687b      	ldr	r3, [r7, #4]
 8003092:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003094:	f043 0210 	orr.w	r2, r3, #16
 8003098:	687b      	ldr	r3, [r7, #4]
 800309a:	659a      	str	r2, [r3, #88]	; 0x58

    tmp_hal_status = HAL_ERROR;
 800309c:	2301      	movs	r3, #1
 800309e:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 80030a0:	7ffb      	ldrb	r3, [r7, #31]
}
 80030a2:	4618      	mov	r0, r3
 80030a4:	3720      	adds	r7, #32
 80030a6:	46bd      	mov	sp, r7
 80030a8:	bd80      	pop	{r7, pc}
 80030aa:	bf00      	nop
 80030ac:	20000004 	.word	0x20000004
 80030b0:	053e2d63 	.word	0x053e2d63
 80030b4:	50040000 	.word	0x50040000
 80030b8:	50040300 	.word	0x50040300
 80030bc:	fff0c007 	.word	0xfff0c007

080030c0 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param sConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 80030c0:	b580      	push	{r7, lr}
 80030c2:	b0b6      	sub	sp, #216	; 0xd8
 80030c4:	af00      	add	r7, sp, #0
 80030c6:	6078      	str	r0, [r7, #4]
 80030c8:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80030ca:	2300      	movs	r3, #0
 80030cc:	f887 30d7 	strb.w	r3, [r7, #215]	; 0xd7
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0UL;
 80030d0:	2300      	movs	r3, #0
 80030d2:	60fb      	str	r3, [r7, #12]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(hadc, sConfig->Channel));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 80030d4:	687b      	ldr	r3, [r7, #4]
 80030d6:	f893 3054 	ldrb.w	r3, [r3, #84]	; 0x54
 80030da:	2b01      	cmp	r3, #1
 80030dc:	d101      	bne.n	80030e2 <HAL_ADC_ConfigChannel+0x22>
 80030de:	2302      	movs	r3, #2
 80030e0:	e3d5      	b.n	800388e <HAL_ADC_ConfigChannel+0x7ce>
 80030e2:	687b      	ldr	r3, [r7, #4]
 80030e4:	2201      	movs	r2, #1
 80030e6:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 80030ea:	687b      	ldr	r3, [r7, #4]
 80030ec:	681b      	ldr	r3, [r3, #0]
 80030ee:	4618      	mov	r0, r3
 80030f0:	f7ff fe73 	bl	8002dda <LL_ADC_REG_IsConversionOngoing>
 80030f4:	4603      	mov	r3, r0
 80030f6:	2b00      	cmp	r3, #0
 80030f8:	f040 83ba 	bne.w	8003870 <HAL_ADC_ConfigChannel+0x7b0>
    /* Correspondence for compatibility with legacy definition of             */
    /* sequencer ranks in direct number format. This correspondence can       */
    /* be done only on ranks 1 to 5 due to literal values.                    */
    /* Note: Sequencer ranks in direct number format are no more used         */
    /*       and are detected by activating USE_FULL_ASSERT feature.          */
    if (sConfig->Rank <= 5U)
 80030fc:	683b      	ldr	r3, [r7, #0]
 80030fe:	685b      	ldr	r3, [r3, #4]
 8003100:	2b05      	cmp	r3, #5
 8003102:	d824      	bhi.n	800314e <HAL_ADC_ConfigChannel+0x8e>
    {
      switch (sConfig->Rank)
 8003104:	683b      	ldr	r3, [r7, #0]
 8003106:	685b      	ldr	r3, [r3, #4]
 8003108:	3b02      	subs	r3, #2
 800310a:	2b03      	cmp	r3, #3
 800310c:	d81b      	bhi.n	8003146 <HAL_ADC_ConfigChannel+0x86>
 800310e:	a201      	add	r2, pc, #4	; (adr r2, 8003114 <HAL_ADC_ConfigChannel+0x54>)
 8003110:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003114:	08003125 	.word	0x08003125
 8003118:	0800312d 	.word	0x0800312d
 800311c:	08003135 	.word	0x08003135
 8003120:	0800313d 	.word	0x0800313d
      {
        case 2U:
          sConfig->Rank = ADC_REGULAR_RANK_2;
 8003124:	683b      	ldr	r3, [r7, #0]
 8003126:	220c      	movs	r2, #12
 8003128:	605a      	str	r2, [r3, #4]
          break;
 800312a:	e011      	b.n	8003150 <HAL_ADC_ConfigChannel+0x90>
        case 3U:
          sConfig->Rank = ADC_REGULAR_RANK_3;
 800312c:	683b      	ldr	r3, [r7, #0]
 800312e:	2212      	movs	r2, #18
 8003130:	605a      	str	r2, [r3, #4]
          break;
 8003132:	e00d      	b.n	8003150 <HAL_ADC_ConfigChannel+0x90>
        case 4U:
          sConfig->Rank = ADC_REGULAR_RANK_4;
 8003134:	683b      	ldr	r3, [r7, #0]
 8003136:	2218      	movs	r2, #24
 8003138:	605a      	str	r2, [r3, #4]
          break;
 800313a:	e009      	b.n	8003150 <HAL_ADC_ConfigChannel+0x90>
        case 5U:
          sConfig->Rank = ADC_REGULAR_RANK_5;
 800313c:	683b      	ldr	r3, [r7, #0]
 800313e:	f44f 7280 	mov.w	r2, #256	; 0x100
 8003142:	605a      	str	r2, [r3, #4]
          break;
 8003144:	e004      	b.n	8003150 <HAL_ADC_ConfigChannel+0x90>
        /* case 1U */
        default:
          sConfig->Rank = ADC_REGULAR_RANK_1;
 8003146:	683b      	ldr	r3, [r7, #0]
 8003148:	2206      	movs	r2, #6
 800314a:	605a      	str	r2, [r3, #4]
          break;
 800314c:	e000      	b.n	8003150 <HAL_ADC_ConfigChannel+0x90>
      }
    }
 800314e:	bf00      	nop
#endif

    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, sConfig->Rank, sConfig->Channel);
 8003150:	687b      	ldr	r3, [r7, #4]
 8003152:	6818      	ldr	r0, [r3, #0]
 8003154:	683b      	ldr	r3, [r7, #0]
 8003156:	6859      	ldr	r1, [r3, #4]
 8003158:	683b      	ldr	r3, [r7, #0]
 800315a:	681b      	ldr	r3, [r3, #0]
 800315c:	461a      	mov	r2, r3
 800315e:	f7ff fd5f 	bl	8002c20 <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8003162:	687b      	ldr	r3, [r7, #4]
 8003164:	681b      	ldr	r3, [r3, #0]
 8003166:	4618      	mov	r0, r3
 8003168:	f7ff fe37 	bl	8002dda <LL_ADC_REG_IsConversionOngoing>
 800316c:	f8c7 00d0 	str.w	r0, [r7, #208]	; 0xd0
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8003170:	687b      	ldr	r3, [r7, #4]
 8003172:	681b      	ldr	r3, [r3, #0]
 8003174:	4618      	mov	r0, r3
 8003176:	f7ff fe43 	bl	8002e00 <LL_ADC_INJ_IsConversionOngoing>
 800317a:	f8c7 00cc 	str.w	r0, [r7, #204]	; 0xcc
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 800317e:	f8d7 30d0 	ldr.w	r3, [r7, #208]	; 0xd0
 8003182:	2b00      	cmp	r3, #0
 8003184:	f040 81c1 	bne.w	800350a <HAL_ADC_ConfigChannel+0x44a>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8003188:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 800318c:	2b00      	cmp	r3, #0
 800318e:	f040 81bc 	bne.w	800350a <HAL_ADC_ConfigChannel+0x44a>
       )
    {
#if defined(ADC_SMPR1_SMPPLUS)
      /* Manage specific case of sampling time 3.5 cycles replacing 2.5 cyles */
      if (sConfig->SamplingTime == ADC_SAMPLETIME_3CYCLES_5)
 8003192:	683b      	ldr	r3, [r7, #0]
 8003194:	689b      	ldr	r3, [r3, #8]
 8003196:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800319a:	d10f      	bne.n	80031bc <HAL_ADC_ConfigChannel+0xfc>
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, sConfig->Channel, LL_ADC_SAMPLINGTIME_2CYCLES_5);
 800319c:	687b      	ldr	r3, [r7, #4]
 800319e:	6818      	ldr	r0, [r3, #0]
 80031a0:	683b      	ldr	r3, [r7, #0]
 80031a2:	681b      	ldr	r3, [r3, #0]
 80031a4:	2200      	movs	r2, #0
 80031a6:	4619      	mov	r1, r3
 80031a8:	f7ff fd66 	bl	8002c78 <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5);
 80031ac:	687b      	ldr	r3, [r7, #4]
 80031ae:	681b      	ldr	r3, [r3, #0]
 80031b0:	f04f 4100 	mov.w	r1, #2147483648	; 0x80000000
 80031b4:	4618      	mov	r0, r3
 80031b6:	f7ff fd20 	bl	8002bfa <LL_ADC_SetSamplingTimeCommonConfig>
 80031ba:	e00e      	b.n	80031da <HAL_ADC_ConfigChannel+0x11a>
      }
      else
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, sConfig->Channel, sConfig->SamplingTime);
 80031bc:	687b      	ldr	r3, [r7, #4]
 80031be:	6818      	ldr	r0, [r3, #0]
 80031c0:	683b      	ldr	r3, [r7, #0]
 80031c2:	6819      	ldr	r1, [r3, #0]
 80031c4:	683b      	ldr	r3, [r7, #0]
 80031c6:	689b      	ldr	r3, [r3, #8]
 80031c8:	461a      	mov	r2, r3
 80031ca:	f7ff fd55 	bl	8002c78 <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_DEFAULT);
 80031ce:	687b      	ldr	r3, [r7, #4]
 80031d0:	681b      	ldr	r3, [r3, #0]
 80031d2:	2100      	movs	r1, #0
 80031d4:	4618      	mov	r0, r3
 80031d6:	f7ff fd10 	bl	8002bfa <LL_ADC_SetSamplingTimeCommonConfig>

      /* Configure the offset: offset enable/disable, channel, offset value */

      /* Shift the offset with respect to the selected ADC resolution. */
      /* Offset has to be left-aligned on bit 11, the LSB (right bits) are set to 0 */
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)sConfig->Offset);
 80031da:	683b      	ldr	r3, [r7, #0]
 80031dc:	695a      	ldr	r2, [r3, #20]
 80031de:	687b      	ldr	r3, [r7, #4]
 80031e0:	681b      	ldr	r3, [r3, #0]
 80031e2:	68db      	ldr	r3, [r3, #12]
 80031e4:	08db      	lsrs	r3, r3, #3
 80031e6:	f003 0303 	and.w	r3, r3, #3
 80031ea:	005b      	lsls	r3, r3, #1
 80031ec:	fa02 f303 	lsl.w	r3, r2, r3
 80031f0:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8

      if (sConfig->OffsetNumber != ADC_OFFSET_NONE)
 80031f4:	683b      	ldr	r3, [r7, #0]
 80031f6:	691b      	ldr	r3, [r3, #16]
 80031f8:	2b04      	cmp	r3, #4
 80031fa:	d00a      	beq.n	8003212 <HAL_ADC_ConfigChannel+0x152>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, sConfig->OffsetNumber, sConfig->Channel, tmpOffsetShifted);
 80031fc:	687b      	ldr	r3, [r7, #4]
 80031fe:	6818      	ldr	r0, [r3, #0]
 8003200:	683b      	ldr	r3, [r7, #0]
 8003202:	6919      	ldr	r1, [r3, #16]
 8003204:	683b      	ldr	r3, [r7, #0]
 8003206:	681a      	ldr	r2, [r3, #0]
 8003208:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 800320c:	f7ff fca0 	bl	8002b50 <LL_ADC_SetOffset>
 8003210:	e17b      	b.n	800350a <HAL_ADC_ConfigChannel+0x44a>
      }
      else
      {
        /* Scan each offset register to check if the selected channel is targeted. */
        /* If this is the case, the corresponding offset number is disabled.       */
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8003212:	687b      	ldr	r3, [r7, #4]
 8003214:	681b      	ldr	r3, [r3, #0]
 8003216:	2100      	movs	r1, #0
 8003218:	4618      	mov	r0, r3
 800321a:	f7ff fcbd 	bl	8002b98 <LL_ADC_GetOffsetChannel>
 800321e:	4603      	mov	r3, r0
 8003220:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003224:	2b00      	cmp	r3, #0
 8003226:	d10a      	bne.n	800323e <HAL_ADC_ConfigChannel+0x17e>
 8003228:	687b      	ldr	r3, [r7, #4]
 800322a:	681b      	ldr	r3, [r3, #0]
 800322c:	2100      	movs	r1, #0
 800322e:	4618      	mov	r0, r3
 8003230:	f7ff fcb2 	bl	8002b98 <LL_ADC_GetOffsetChannel>
 8003234:	4603      	mov	r3, r0
 8003236:	0e9b      	lsrs	r3, r3, #26
 8003238:	f003 021f 	and.w	r2, r3, #31
 800323c:	e01e      	b.n	800327c <HAL_ADC_ConfigChannel+0x1bc>
 800323e:	687b      	ldr	r3, [r7, #4]
 8003240:	681b      	ldr	r3, [r3, #0]
 8003242:	2100      	movs	r1, #0
 8003244:	4618      	mov	r0, r3
 8003246:	f7ff fca7 	bl	8002b98 <LL_ADC_GetOffsetChannel>
 800324a:	4603      	mov	r3, r0
 800324c:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003250:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 8003254:	fa93 f3a3 	rbit	r3, r3
 8003258:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 800325c:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 8003260:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 8003264:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 8003268:	2b00      	cmp	r3, #0
 800326a:	d101      	bne.n	8003270 <HAL_ADC_ConfigChannel+0x1b0>
  {
    return 32U;
 800326c:	2320      	movs	r3, #32
 800326e:	e004      	b.n	800327a <HAL_ADC_ConfigChannel+0x1ba>
  }
  return __builtin_clz(value);
 8003270:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 8003274:	fab3 f383 	clz	r3, r3
 8003278:	b2db      	uxtb	r3, r3
 800327a:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 800327c:	683b      	ldr	r3, [r7, #0]
 800327e:	681b      	ldr	r3, [r3, #0]
 8003280:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003284:	2b00      	cmp	r3, #0
 8003286:	d105      	bne.n	8003294 <HAL_ADC_ConfigChannel+0x1d4>
 8003288:	683b      	ldr	r3, [r7, #0]
 800328a:	681b      	ldr	r3, [r3, #0]
 800328c:	0e9b      	lsrs	r3, r3, #26
 800328e:	f003 031f 	and.w	r3, r3, #31
 8003292:	e018      	b.n	80032c6 <HAL_ADC_ConfigChannel+0x206>
 8003294:	683b      	ldr	r3, [r7, #0]
 8003296:	681b      	ldr	r3, [r3, #0]
 8003298:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800329c:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
 80032a0:	fa93 f3a3 	rbit	r3, r3
 80032a4:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
  return result;
 80032a8:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 80032ac:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
  if (value == 0U)
 80032b0:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 80032b4:	2b00      	cmp	r3, #0
 80032b6:	d101      	bne.n	80032bc <HAL_ADC_ConfigChannel+0x1fc>
    return 32U;
 80032b8:	2320      	movs	r3, #32
 80032ba:	e004      	b.n	80032c6 <HAL_ADC_ConfigChannel+0x206>
  return __builtin_clz(value);
 80032bc:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 80032c0:	fab3 f383 	clz	r3, r3
 80032c4:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 80032c6:	429a      	cmp	r2, r3
 80032c8:	d106      	bne.n	80032d8 <HAL_ADC_ConfigChannel+0x218>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_1, LL_ADC_OFFSET_DISABLE);
 80032ca:	687b      	ldr	r3, [r7, #4]
 80032cc:	681b      	ldr	r3, [r3, #0]
 80032ce:	2200      	movs	r2, #0
 80032d0:	2100      	movs	r1, #0
 80032d2:	4618      	mov	r0, r3
 80032d4:	f7ff fc76 	bl	8002bc4 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 80032d8:	687b      	ldr	r3, [r7, #4]
 80032da:	681b      	ldr	r3, [r3, #0]
 80032dc:	2101      	movs	r1, #1
 80032de:	4618      	mov	r0, r3
 80032e0:	f7ff fc5a 	bl	8002b98 <LL_ADC_GetOffsetChannel>
 80032e4:	4603      	mov	r3, r0
 80032e6:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80032ea:	2b00      	cmp	r3, #0
 80032ec:	d10a      	bne.n	8003304 <HAL_ADC_ConfigChannel+0x244>
 80032ee:	687b      	ldr	r3, [r7, #4]
 80032f0:	681b      	ldr	r3, [r3, #0]
 80032f2:	2101      	movs	r1, #1
 80032f4:	4618      	mov	r0, r3
 80032f6:	f7ff fc4f 	bl	8002b98 <LL_ADC_GetOffsetChannel>
 80032fa:	4603      	mov	r3, r0
 80032fc:	0e9b      	lsrs	r3, r3, #26
 80032fe:	f003 021f 	and.w	r2, r3, #31
 8003302:	e01e      	b.n	8003342 <HAL_ADC_ConfigChannel+0x282>
 8003304:	687b      	ldr	r3, [r7, #4]
 8003306:	681b      	ldr	r3, [r3, #0]
 8003308:	2101      	movs	r1, #1
 800330a:	4618      	mov	r0, r3
 800330c:	f7ff fc44 	bl	8002b98 <LL_ADC_GetOffsetChannel>
 8003310:	4603      	mov	r3, r0
 8003312:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003316:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 800331a:	fa93 f3a3 	rbit	r3, r3
 800331e:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
  return result;
 8003322:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8003326:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
  if (value == 0U)
 800332a:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 800332e:	2b00      	cmp	r3, #0
 8003330:	d101      	bne.n	8003336 <HAL_ADC_ConfigChannel+0x276>
    return 32U;
 8003332:	2320      	movs	r3, #32
 8003334:	e004      	b.n	8003340 <HAL_ADC_ConfigChannel+0x280>
  return __builtin_clz(value);
 8003336:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 800333a:	fab3 f383 	clz	r3, r3
 800333e:	b2db      	uxtb	r3, r3
 8003340:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8003342:	683b      	ldr	r3, [r7, #0]
 8003344:	681b      	ldr	r3, [r3, #0]
 8003346:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800334a:	2b00      	cmp	r3, #0
 800334c:	d105      	bne.n	800335a <HAL_ADC_ConfigChannel+0x29a>
 800334e:	683b      	ldr	r3, [r7, #0]
 8003350:	681b      	ldr	r3, [r3, #0]
 8003352:	0e9b      	lsrs	r3, r3, #26
 8003354:	f003 031f 	and.w	r3, r3, #31
 8003358:	e018      	b.n	800338c <HAL_ADC_ConfigChannel+0x2cc>
 800335a:	683b      	ldr	r3, [r7, #0]
 800335c:	681b      	ldr	r3, [r3, #0]
 800335e:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003362:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8003366:	fa93 f3a3 	rbit	r3, r3
 800336a:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
  return result;
 800336e:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 8003372:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
  if (value == 0U)
 8003376:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 800337a:	2b00      	cmp	r3, #0
 800337c:	d101      	bne.n	8003382 <HAL_ADC_ConfigChannel+0x2c2>
    return 32U;
 800337e:	2320      	movs	r3, #32
 8003380:	e004      	b.n	800338c <HAL_ADC_ConfigChannel+0x2cc>
  return __builtin_clz(value);
 8003382:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8003386:	fab3 f383 	clz	r3, r3
 800338a:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 800338c:	429a      	cmp	r2, r3
 800338e:	d106      	bne.n	800339e <HAL_ADC_ConfigChannel+0x2de>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_2, LL_ADC_OFFSET_DISABLE);
 8003390:	687b      	ldr	r3, [r7, #4]
 8003392:	681b      	ldr	r3, [r3, #0]
 8003394:	2200      	movs	r2, #0
 8003396:	2101      	movs	r1, #1
 8003398:	4618      	mov	r0, r3
 800339a:	f7ff fc13 	bl	8002bc4 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 800339e:	687b      	ldr	r3, [r7, #4]
 80033a0:	681b      	ldr	r3, [r3, #0]
 80033a2:	2102      	movs	r1, #2
 80033a4:	4618      	mov	r0, r3
 80033a6:	f7ff fbf7 	bl	8002b98 <LL_ADC_GetOffsetChannel>
 80033aa:	4603      	mov	r3, r0
 80033ac:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80033b0:	2b00      	cmp	r3, #0
 80033b2:	d10a      	bne.n	80033ca <HAL_ADC_ConfigChannel+0x30a>
 80033b4:	687b      	ldr	r3, [r7, #4]
 80033b6:	681b      	ldr	r3, [r3, #0]
 80033b8:	2102      	movs	r1, #2
 80033ba:	4618      	mov	r0, r3
 80033bc:	f7ff fbec 	bl	8002b98 <LL_ADC_GetOffsetChannel>
 80033c0:	4603      	mov	r3, r0
 80033c2:	0e9b      	lsrs	r3, r3, #26
 80033c4:	f003 021f 	and.w	r2, r3, #31
 80033c8:	e01e      	b.n	8003408 <HAL_ADC_ConfigChannel+0x348>
 80033ca:	687b      	ldr	r3, [r7, #4]
 80033cc:	681b      	ldr	r3, [r3, #0]
 80033ce:	2102      	movs	r1, #2
 80033d0:	4618      	mov	r0, r3
 80033d2:	f7ff fbe1 	bl	8002b98 <LL_ADC_GetOffsetChannel>
 80033d6:	4603      	mov	r3, r0
 80033d8:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80033dc:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 80033e0:	fa93 f3a3 	rbit	r3, r3
 80033e4:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
  return result;
 80033e8:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 80033ec:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
  if (value == 0U)
 80033f0:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 80033f4:	2b00      	cmp	r3, #0
 80033f6:	d101      	bne.n	80033fc <HAL_ADC_ConfigChannel+0x33c>
    return 32U;
 80033f8:	2320      	movs	r3, #32
 80033fa:	e004      	b.n	8003406 <HAL_ADC_ConfigChannel+0x346>
  return __builtin_clz(value);
 80033fc:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8003400:	fab3 f383 	clz	r3, r3
 8003404:	b2db      	uxtb	r3, r3
 8003406:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8003408:	683b      	ldr	r3, [r7, #0]
 800340a:	681b      	ldr	r3, [r3, #0]
 800340c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003410:	2b00      	cmp	r3, #0
 8003412:	d105      	bne.n	8003420 <HAL_ADC_ConfigChannel+0x360>
 8003414:	683b      	ldr	r3, [r7, #0]
 8003416:	681b      	ldr	r3, [r3, #0]
 8003418:	0e9b      	lsrs	r3, r3, #26
 800341a:	f003 031f 	and.w	r3, r3, #31
 800341e:	e016      	b.n	800344e <HAL_ADC_ConfigChannel+0x38e>
 8003420:	683b      	ldr	r3, [r7, #0]
 8003422:	681b      	ldr	r3, [r3, #0]
 8003424:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003428:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 800342c:	fa93 f3a3 	rbit	r3, r3
 8003430:	67fb      	str	r3, [r7, #124]	; 0x7c
  return result;
 8003432:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8003434:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
  if (value == 0U)
 8003438:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 800343c:	2b00      	cmp	r3, #0
 800343e:	d101      	bne.n	8003444 <HAL_ADC_ConfigChannel+0x384>
    return 32U;
 8003440:	2320      	movs	r3, #32
 8003442:	e004      	b.n	800344e <HAL_ADC_ConfigChannel+0x38e>
  return __builtin_clz(value);
 8003444:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8003448:	fab3 f383 	clz	r3, r3
 800344c:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 800344e:	429a      	cmp	r2, r3
 8003450:	d106      	bne.n	8003460 <HAL_ADC_ConfigChannel+0x3a0>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_3, LL_ADC_OFFSET_DISABLE);
 8003452:	687b      	ldr	r3, [r7, #4]
 8003454:	681b      	ldr	r3, [r3, #0]
 8003456:	2200      	movs	r2, #0
 8003458:	2102      	movs	r1, #2
 800345a:	4618      	mov	r0, r3
 800345c:	f7ff fbb2 	bl	8002bc4 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8003460:	687b      	ldr	r3, [r7, #4]
 8003462:	681b      	ldr	r3, [r3, #0]
 8003464:	2103      	movs	r1, #3
 8003466:	4618      	mov	r0, r3
 8003468:	f7ff fb96 	bl	8002b98 <LL_ADC_GetOffsetChannel>
 800346c:	4603      	mov	r3, r0
 800346e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003472:	2b00      	cmp	r3, #0
 8003474:	d10a      	bne.n	800348c <HAL_ADC_ConfigChannel+0x3cc>
 8003476:	687b      	ldr	r3, [r7, #4]
 8003478:	681b      	ldr	r3, [r3, #0]
 800347a:	2103      	movs	r1, #3
 800347c:	4618      	mov	r0, r3
 800347e:	f7ff fb8b 	bl	8002b98 <LL_ADC_GetOffsetChannel>
 8003482:	4603      	mov	r3, r0
 8003484:	0e9b      	lsrs	r3, r3, #26
 8003486:	f003 021f 	and.w	r2, r3, #31
 800348a:	e017      	b.n	80034bc <HAL_ADC_ConfigChannel+0x3fc>
 800348c:	687b      	ldr	r3, [r7, #4]
 800348e:	681b      	ldr	r3, [r3, #0]
 8003490:	2103      	movs	r1, #3
 8003492:	4618      	mov	r0, r3
 8003494:	f7ff fb80 	bl	8002b98 <LL_ADC_GetOffsetChannel>
 8003498:	4603      	mov	r3, r0
 800349a:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800349c:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800349e:	fa93 f3a3 	rbit	r3, r3
 80034a2:	673b      	str	r3, [r7, #112]	; 0x70
  return result;
 80034a4:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 80034a6:	67bb      	str	r3, [r7, #120]	; 0x78
  if (value == 0U)
 80034a8:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80034aa:	2b00      	cmp	r3, #0
 80034ac:	d101      	bne.n	80034b2 <HAL_ADC_ConfigChannel+0x3f2>
    return 32U;
 80034ae:	2320      	movs	r3, #32
 80034b0:	e003      	b.n	80034ba <HAL_ADC_ConfigChannel+0x3fa>
  return __builtin_clz(value);
 80034b2:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80034b4:	fab3 f383 	clz	r3, r3
 80034b8:	b2db      	uxtb	r3, r3
 80034ba:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 80034bc:	683b      	ldr	r3, [r7, #0]
 80034be:	681b      	ldr	r3, [r3, #0]
 80034c0:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80034c4:	2b00      	cmp	r3, #0
 80034c6:	d105      	bne.n	80034d4 <HAL_ADC_ConfigChannel+0x414>
 80034c8:	683b      	ldr	r3, [r7, #0]
 80034ca:	681b      	ldr	r3, [r3, #0]
 80034cc:	0e9b      	lsrs	r3, r3, #26
 80034ce:	f003 031f 	and.w	r3, r3, #31
 80034d2:	e011      	b.n	80034f8 <HAL_ADC_ConfigChannel+0x438>
 80034d4:	683b      	ldr	r3, [r7, #0]
 80034d6:	681b      	ldr	r3, [r3, #0]
 80034d8:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80034da:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 80034dc:	fa93 f3a3 	rbit	r3, r3
 80034e0:	667b      	str	r3, [r7, #100]	; 0x64
  return result;
 80034e2:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80034e4:	66fb      	str	r3, [r7, #108]	; 0x6c
  if (value == 0U)
 80034e6:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80034e8:	2b00      	cmp	r3, #0
 80034ea:	d101      	bne.n	80034f0 <HAL_ADC_ConfigChannel+0x430>
    return 32U;
 80034ec:	2320      	movs	r3, #32
 80034ee:	e003      	b.n	80034f8 <HAL_ADC_ConfigChannel+0x438>
  return __builtin_clz(value);
 80034f0:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80034f2:	fab3 f383 	clz	r3, r3
 80034f6:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 80034f8:	429a      	cmp	r2, r3
 80034fa:	d106      	bne.n	800350a <HAL_ADC_ConfigChannel+0x44a>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_4, LL_ADC_OFFSET_DISABLE);
 80034fc:	687b      	ldr	r3, [r7, #4]
 80034fe:	681b      	ldr	r3, [r3, #0]
 8003500:	2200      	movs	r2, #0
 8003502:	2103      	movs	r1, #3
 8003504:	4618      	mov	r0, r3
 8003506:	f7ff fb5d 	bl	8002bc4 <LL_ADC_SetOffsetState>
    }

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 800350a:	687b      	ldr	r3, [r7, #4]
 800350c:	681b      	ldr	r3, [r3, #0]
 800350e:	4618      	mov	r0, r3
 8003510:	f7ff fc50 	bl	8002db4 <LL_ADC_IsEnabled>
 8003514:	4603      	mov	r3, r0
 8003516:	2b00      	cmp	r3, #0
 8003518:	f040 8140 	bne.w	800379c <HAL_ADC_ConfigChannel+0x6dc>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, sConfig->Channel, sConfig->SingleDiff);
 800351c:	687b      	ldr	r3, [r7, #4]
 800351e:	6818      	ldr	r0, [r3, #0]
 8003520:	683b      	ldr	r3, [r7, #0]
 8003522:	6819      	ldr	r1, [r3, #0]
 8003524:	683b      	ldr	r3, [r7, #0]
 8003526:	68db      	ldr	r3, [r3, #12]
 8003528:	461a      	mov	r2, r3
 800352a:	f7ff fbd1 	bl	8002cd0 <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (sConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 800352e:	683b      	ldr	r3, [r7, #0]
 8003530:	68db      	ldr	r3, [r3, #12]
 8003532:	4a8f      	ldr	r2, [pc, #572]	; (8003770 <HAL_ADC_ConfigChannel+0x6b0>)
 8003534:	4293      	cmp	r3, r2
 8003536:	f040 8131 	bne.w	800379c <HAL_ADC_ConfigChannel+0x6dc>
      {
        /* Set sampling time of the selected ADC channel */
        /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 800353a:	687b      	ldr	r3, [r7, #4]
 800353c:	6818      	ldr	r0, [r3, #0]
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 800353e:	683b      	ldr	r3, [r7, #0]
 8003540:	681b      	ldr	r3, [r3, #0]
 8003542:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003546:	2b00      	cmp	r3, #0
 8003548:	d10b      	bne.n	8003562 <HAL_ADC_ConfigChannel+0x4a2>
 800354a:	683b      	ldr	r3, [r7, #0]
 800354c:	681b      	ldr	r3, [r3, #0]
 800354e:	0e9b      	lsrs	r3, r3, #26
 8003550:	3301      	adds	r3, #1
 8003552:	f003 031f 	and.w	r3, r3, #31
 8003556:	2b09      	cmp	r3, #9
 8003558:	bf94      	ite	ls
 800355a:	2301      	movls	r3, #1
 800355c:	2300      	movhi	r3, #0
 800355e:	b2db      	uxtb	r3, r3
 8003560:	e019      	b.n	8003596 <HAL_ADC_ConfigChannel+0x4d6>
 8003562:	683b      	ldr	r3, [r7, #0]
 8003564:	681b      	ldr	r3, [r3, #0]
 8003566:	65fb      	str	r3, [r7, #92]	; 0x5c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003568:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800356a:	fa93 f3a3 	rbit	r3, r3
 800356e:	65bb      	str	r3, [r7, #88]	; 0x58
  return result;
 8003570:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8003572:	663b      	str	r3, [r7, #96]	; 0x60
  if (value == 0U)
 8003574:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8003576:	2b00      	cmp	r3, #0
 8003578:	d101      	bne.n	800357e <HAL_ADC_ConfigChannel+0x4be>
    return 32U;
 800357a:	2320      	movs	r3, #32
 800357c:	e003      	b.n	8003586 <HAL_ADC_ConfigChannel+0x4c6>
  return __builtin_clz(value);
 800357e:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8003580:	fab3 f383 	clz	r3, r3
 8003584:	b2db      	uxtb	r3, r3
 8003586:	3301      	adds	r3, #1
 8003588:	f003 031f 	and.w	r3, r3, #31
 800358c:	2b09      	cmp	r3, #9
 800358e:	bf94      	ite	ls
 8003590:	2301      	movls	r3, #1
 8003592:	2300      	movhi	r3, #0
 8003594:	b2db      	uxtb	r3, r3
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8003596:	2b00      	cmp	r3, #0
 8003598:	d079      	beq.n	800368e <HAL_ADC_ConfigChannel+0x5ce>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 800359a:	683b      	ldr	r3, [r7, #0]
 800359c:	681b      	ldr	r3, [r3, #0]
 800359e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80035a2:	2b00      	cmp	r3, #0
 80035a4:	d107      	bne.n	80035b6 <HAL_ADC_ConfigChannel+0x4f6>
 80035a6:	683b      	ldr	r3, [r7, #0]
 80035a8:	681b      	ldr	r3, [r3, #0]
 80035aa:	0e9b      	lsrs	r3, r3, #26
 80035ac:	3301      	adds	r3, #1
 80035ae:	069b      	lsls	r3, r3, #26
 80035b0:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 80035b4:	e015      	b.n	80035e2 <HAL_ADC_ConfigChannel+0x522>
 80035b6:	683b      	ldr	r3, [r7, #0]
 80035b8:	681b      	ldr	r3, [r3, #0]
 80035ba:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80035bc:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80035be:	fa93 f3a3 	rbit	r3, r3
 80035c2:	64fb      	str	r3, [r7, #76]	; 0x4c
  return result;
 80035c4:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80035c6:	657b      	str	r3, [r7, #84]	; 0x54
  if (value == 0U)
 80035c8:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80035ca:	2b00      	cmp	r3, #0
 80035cc:	d101      	bne.n	80035d2 <HAL_ADC_ConfigChannel+0x512>
    return 32U;
 80035ce:	2320      	movs	r3, #32
 80035d0:	e003      	b.n	80035da <HAL_ADC_ConfigChannel+0x51a>
  return __builtin_clz(value);
 80035d2:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80035d4:	fab3 f383 	clz	r3, r3
 80035d8:	b2db      	uxtb	r3, r3
 80035da:	3301      	adds	r3, #1
 80035dc:	069b      	lsls	r3, r3, #26
 80035de:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 80035e2:	683b      	ldr	r3, [r7, #0]
 80035e4:	681b      	ldr	r3, [r3, #0]
 80035e6:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80035ea:	2b00      	cmp	r3, #0
 80035ec:	d109      	bne.n	8003602 <HAL_ADC_ConfigChannel+0x542>
 80035ee:	683b      	ldr	r3, [r7, #0]
 80035f0:	681b      	ldr	r3, [r3, #0]
 80035f2:	0e9b      	lsrs	r3, r3, #26
 80035f4:	3301      	adds	r3, #1
 80035f6:	f003 031f 	and.w	r3, r3, #31
 80035fa:	2101      	movs	r1, #1
 80035fc:	fa01 f303 	lsl.w	r3, r1, r3
 8003600:	e017      	b.n	8003632 <HAL_ADC_ConfigChannel+0x572>
 8003602:	683b      	ldr	r3, [r7, #0]
 8003604:	681b      	ldr	r3, [r3, #0]
 8003606:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003608:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800360a:	fa93 f3a3 	rbit	r3, r3
 800360e:	643b      	str	r3, [r7, #64]	; 0x40
  return result;
 8003610:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8003612:	64bb      	str	r3, [r7, #72]	; 0x48
  if (value == 0U)
 8003614:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8003616:	2b00      	cmp	r3, #0
 8003618:	d101      	bne.n	800361e <HAL_ADC_ConfigChannel+0x55e>
    return 32U;
 800361a:	2320      	movs	r3, #32
 800361c:	e003      	b.n	8003626 <HAL_ADC_ConfigChannel+0x566>
  return __builtin_clz(value);
 800361e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8003620:	fab3 f383 	clz	r3, r3
 8003624:	b2db      	uxtb	r3, r3
 8003626:	3301      	adds	r3, #1
 8003628:	f003 031f 	and.w	r3, r3, #31
 800362c:	2101      	movs	r1, #1
 800362e:	fa01 f303 	lsl.w	r3, r1, r3
 8003632:	ea42 0103 	orr.w	r1, r2, r3
 8003636:	683b      	ldr	r3, [r7, #0]
 8003638:	681b      	ldr	r3, [r3, #0]
 800363a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800363e:	2b00      	cmp	r3, #0
 8003640:	d10a      	bne.n	8003658 <HAL_ADC_ConfigChannel+0x598>
 8003642:	683b      	ldr	r3, [r7, #0]
 8003644:	681b      	ldr	r3, [r3, #0]
 8003646:	0e9b      	lsrs	r3, r3, #26
 8003648:	3301      	adds	r3, #1
 800364a:	f003 021f 	and.w	r2, r3, #31
 800364e:	4613      	mov	r3, r2
 8003650:	005b      	lsls	r3, r3, #1
 8003652:	4413      	add	r3, r2
 8003654:	051b      	lsls	r3, r3, #20
 8003656:	e018      	b.n	800368a <HAL_ADC_ConfigChannel+0x5ca>
 8003658:	683b      	ldr	r3, [r7, #0]
 800365a:	681b      	ldr	r3, [r3, #0]
 800365c:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800365e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003660:	fa93 f3a3 	rbit	r3, r3
 8003664:	637b      	str	r3, [r7, #52]	; 0x34
  return result;
 8003666:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003668:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (value == 0U)
 800366a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800366c:	2b00      	cmp	r3, #0
 800366e:	d101      	bne.n	8003674 <HAL_ADC_ConfigChannel+0x5b4>
    return 32U;
 8003670:	2320      	movs	r3, #32
 8003672:	e003      	b.n	800367c <HAL_ADC_ConfigChannel+0x5bc>
  return __builtin_clz(value);
 8003674:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003676:	fab3 f383 	clz	r3, r3
 800367a:	b2db      	uxtb	r3, r3
 800367c:	3301      	adds	r3, #1
 800367e:	f003 021f 	and.w	r2, r3, #31
 8003682:	4613      	mov	r3, r2
 8003684:	005b      	lsls	r3, r3, #1
 8003686:	4413      	add	r3, r2
 8003688:	051b      	lsls	r3, r3, #20
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 800368a:	430b      	orrs	r3, r1
 800368c:	e081      	b.n	8003792 <HAL_ADC_ConfigChannel+0x6d2>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 800368e:	683b      	ldr	r3, [r7, #0]
 8003690:	681b      	ldr	r3, [r3, #0]
 8003692:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003696:	2b00      	cmp	r3, #0
 8003698:	d107      	bne.n	80036aa <HAL_ADC_ConfigChannel+0x5ea>
 800369a:	683b      	ldr	r3, [r7, #0]
 800369c:	681b      	ldr	r3, [r3, #0]
 800369e:	0e9b      	lsrs	r3, r3, #26
 80036a0:	3301      	adds	r3, #1
 80036a2:	069b      	lsls	r3, r3, #26
 80036a4:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 80036a8:	e015      	b.n	80036d6 <HAL_ADC_ConfigChannel+0x616>
 80036aa:	683b      	ldr	r3, [r7, #0]
 80036ac:	681b      	ldr	r3, [r3, #0]
 80036ae:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80036b0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80036b2:	fa93 f3a3 	rbit	r3, r3
 80036b6:	62bb      	str	r3, [r7, #40]	; 0x28
  return result;
 80036b8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80036ba:	633b      	str	r3, [r7, #48]	; 0x30
  if (value == 0U)
 80036bc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80036be:	2b00      	cmp	r3, #0
 80036c0:	d101      	bne.n	80036c6 <HAL_ADC_ConfigChannel+0x606>
    return 32U;
 80036c2:	2320      	movs	r3, #32
 80036c4:	e003      	b.n	80036ce <HAL_ADC_ConfigChannel+0x60e>
  return __builtin_clz(value);
 80036c6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80036c8:	fab3 f383 	clz	r3, r3
 80036cc:	b2db      	uxtb	r3, r3
 80036ce:	3301      	adds	r3, #1
 80036d0:	069b      	lsls	r3, r3, #26
 80036d2:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 80036d6:	683b      	ldr	r3, [r7, #0]
 80036d8:	681b      	ldr	r3, [r3, #0]
 80036da:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80036de:	2b00      	cmp	r3, #0
 80036e0:	d109      	bne.n	80036f6 <HAL_ADC_ConfigChannel+0x636>
 80036e2:	683b      	ldr	r3, [r7, #0]
 80036e4:	681b      	ldr	r3, [r3, #0]
 80036e6:	0e9b      	lsrs	r3, r3, #26
 80036e8:	3301      	adds	r3, #1
 80036ea:	f003 031f 	and.w	r3, r3, #31
 80036ee:	2101      	movs	r1, #1
 80036f0:	fa01 f303 	lsl.w	r3, r1, r3
 80036f4:	e017      	b.n	8003726 <HAL_ADC_ConfigChannel+0x666>
 80036f6:	683b      	ldr	r3, [r7, #0]
 80036f8:	681b      	ldr	r3, [r3, #0]
 80036fa:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80036fc:	6a3b      	ldr	r3, [r7, #32]
 80036fe:	fa93 f3a3 	rbit	r3, r3
 8003702:	61fb      	str	r3, [r7, #28]
  return result;
 8003704:	69fb      	ldr	r3, [r7, #28]
 8003706:	627b      	str	r3, [r7, #36]	; 0x24
  if (value == 0U)
 8003708:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800370a:	2b00      	cmp	r3, #0
 800370c:	d101      	bne.n	8003712 <HAL_ADC_ConfigChannel+0x652>
    return 32U;
 800370e:	2320      	movs	r3, #32
 8003710:	e003      	b.n	800371a <HAL_ADC_ConfigChannel+0x65a>
  return __builtin_clz(value);
 8003712:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003714:	fab3 f383 	clz	r3, r3
 8003718:	b2db      	uxtb	r3, r3
 800371a:	3301      	adds	r3, #1
 800371c:	f003 031f 	and.w	r3, r3, #31
 8003720:	2101      	movs	r1, #1
 8003722:	fa01 f303 	lsl.w	r3, r1, r3
 8003726:	ea42 0103 	orr.w	r1, r2, r3
 800372a:	683b      	ldr	r3, [r7, #0]
 800372c:	681b      	ldr	r3, [r3, #0]
 800372e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003732:	2b00      	cmp	r3, #0
 8003734:	d10d      	bne.n	8003752 <HAL_ADC_ConfigChannel+0x692>
 8003736:	683b      	ldr	r3, [r7, #0]
 8003738:	681b      	ldr	r3, [r3, #0]
 800373a:	0e9b      	lsrs	r3, r3, #26
 800373c:	3301      	adds	r3, #1
 800373e:	f003 021f 	and.w	r2, r3, #31
 8003742:	4613      	mov	r3, r2
 8003744:	005b      	lsls	r3, r3, #1
 8003746:	4413      	add	r3, r2
 8003748:	3b1e      	subs	r3, #30
 800374a:	051b      	lsls	r3, r3, #20
 800374c:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8003750:	e01e      	b.n	8003790 <HAL_ADC_ConfigChannel+0x6d0>
 8003752:	683b      	ldr	r3, [r7, #0]
 8003754:	681b      	ldr	r3, [r3, #0]
 8003756:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003758:	697b      	ldr	r3, [r7, #20]
 800375a:	fa93 f3a3 	rbit	r3, r3
 800375e:	613b      	str	r3, [r7, #16]
  return result;
 8003760:	693b      	ldr	r3, [r7, #16]
 8003762:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 8003764:	69bb      	ldr	r3, [r7, #24]
 8003766:	2b00      	cmp	r3, #0
 8003768:	d104      	bne.n	8003774 <HAL_ADC_ConfigChannel+0x6b4>
    return 32U;
 800376a:	2320      	movs	r3, #32
 800376c:	e006      	b.n	800377c <HAL_ADC_ConfigChannel+0x6bc>
 800376e:	bf00      	nop
 8003770:	407f0000 	.word	0x407f0000
  return __builtin_clz(value);
 8003774:	69bb      	ldr	r3, [r7, #24]
 8003776:	fab3 f383 	clz	r3, r3
 800377a:	b2db      	uxtb	r3, r3
 800377c:	3301      	adds	r3, #1
 800377e:	f003 021f 	and.w	r2, r3, #31
 8003782:	4613      	mov	r3, r2
 8003784:	005b      	lsls	r3, r3, #1
 8003786:	4413      	add	r3, r2
 8003788:	3b1e      	subs	r3, #30
 800378a:	051b      	lsls	r3, r3, #20
 800378c:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8003790:	430b      	orrs	r3, r1
 8003792:	683a      	ldr	r2, [r7, #0]
 8003794:	6892      	ldr	r2, [r2, #8]
 8003796:	4619      	mov	r1, r3
 8003798:	f7ff fa6e 	bl	8002c78 <LL_ADC_SetChannelSamplingTime>
    /* If internal channel selected, enable dedicated internal buffers and    */
    /* paths.                                                                 */
    /* Note: these internal measurement paths can be disabled using           */
    /* HAL_ADC_DeInit().                                                      */

    if (__LL_ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 800379c:	683b      	ldr	r3, [r7, #0]
 800379e:	681a      	ldr	r2, [r3, #0]
 80037a0:	4b3d      	ldr	r3, [pc, #244]	; (8003898 <HAL_ADC_ConfigChannel+0x7d8>)
 80037a2:	4013      	ands	r3, r2
 80037a4:	2b00      	cmp	r3, #0
 80037a6:	d06c      	beq.n	8003882 <HAL_ADC_ConfigChannel+0x7c2>
    {
      tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 80037a8:	483c      	ldr	r0, [pc, #240]	; (800389c <HAL_ADC_ConfigChannel+0x7dc>)
 80037aa:	f7ff f9c3 	bl	8002b34 <LL_ADC_GetCommonPathInternalCh>
 80037ae:	f8c7 00c4 	str.w	r0, [r7, #196]	; 0xc4

      /* If the requested internal measurement path has already been enabled, */
      /* bypass the configuration processing.                                 */
      if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 80037b2:	683b      	ldr	r3, [r7, #0]
 80037b4:	681b      	ldr	r3, [r3, #0]
 80037b6:	4a3a      	ldr	r2, [pc, #232]	; (80038a0 <HAL_ADC_ConfigChannel+0x7e0>)
 80037b8:	4293      	cmp	r3, r2
 80037ba:	d127      	bne.n	800380c <HAL_ADC_ConfigChannel+0x74c>
          && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 80037bc:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 80037c0:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 80037c4:	2b00      	cmp	r3, #0
 80037c6:	d121      	bne.n	800380c <HAL_ADC_ConfigChannel+0x74c>
      {
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 80037c8:	687b      	ldr	r3, [r7, #4]
 80037ca:	681b      	ldr	r3, [r3, #0]
 80037cc:	4a35      	ldr	r2, [pc, #212]	; (80038a4 <HAL_ADC_ConfigChannel+0x7e4>)
 80037ce:	4293      	cmp	r3, r2
 80037d0:	d157      	bne.n	8003882 <HAL_ADC_ConfigChannel+0x7c2>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 80037d2:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 80037d6:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 80037da:	4619      	mov	r1, r3
 80037dc:	482f      	ldr	r0, [pc, #188]	; (800389c <HAL_ADC_ConfigChannel+0x7dc>)
 80037de:	f7ff f996 	bl	8002b0e <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 80037e2:	4b31      	ldr	r3, [pc, #196]	; (80038a8 <HAL_ADC_ConfigChannel+0x7e8>)
 80037e4:	681b      	ldr	r3, [r3, #0]
 80037e6:	099b      	lsrs	r3, r3, #6
 80037e8:	4a30      	ldr	r2, [pc, #192]	; (80038ac <HAL_ADC_ConfigChannel+0x7ec>)
 80037ea:	fba2 2303 	umull	r2, r3, r2, r3
 80037ee:	099b      	lsrs	r3, r3, #6
 80037f0:	1c5a      	adds	r2, r3, #1
 80037f2:	4613      	mov	r3, r2
 80037f4:	005b      	lsls	r3, r3, #1
 80037f6:	4413      	add	r3, r2
 80037f8:	009b      	lsls	r3, r3, #2
 80037fa:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 80037fc:	e002      	b.n	8003804 <HAL_ADC_ConfigChannel+0x744>
          {
            wait_loop_index--;
 80037fe:	68fb      	ldr	r3, [r7, #12]
 8003800:	3b01      	subs	r3, #1
 8003802:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 8003804:	68fb      	ldr	r3, [r7, #12]
 8003806:	2b00      	cmp	r3, #0
 8003808:	d1f9      	bne.n	80037fe <HAL_ADC_ConfigChannel+0x73e>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 800380a:	e03a      	b.n	8003882 <HAL_ADC_ConfigChannel+0x7c2>
          }
        }
      }
      else if ((sConfig->Channel == ADC_CHANNEL_VBAT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 800380c:	683b      	ldr	r3, [r7, #0]
 800380e:	681b      	ldr	r3, [r3, #0]
 8003810:	4a27      	ldr	r2, [pc, #156]	; (80038b0 <HAL_ADC_ConfigChannel+0x7f0>)
 8003812:	4293      	cmp	r3, r2
 8003814:	d113      	bne.n	800383e <HAL_ADC_ConfigChannel+0x77e>
 8003816:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 800381a:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800381e:	2b00      	cmp	r3, #0
 8003820:	d10d      	bne.n	800383e <HAL_ADC_ConfigChannel+0x77e>
      {
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8003822:	687b      	ldr	r3, [r7, #4]
 8003824:	681b      	ldr	r3, [r3, #0]
 8003826:	4a1f      	ldr	r2, [pc, #124]	; (80038a4 <HAL_ADC_ConfigChannel+0x7e4>)
 8003828:	4293      	cmp	r3, r2
 800382a:	d12a      	bne.n	8003882 <HAL_ADC_ConfigChannel+0x7c2>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 800382c:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8003830:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8003834:	4619      	mov	r1, r3
 8003836:	4819      	ldr	r0, [pc, #100]	; (800389c <HAL_ADC_ConfigChannel+0x7dc>)
 8003838:	f7ff f969 	bl	8002b0e <LL_ADC_SetCommonPathInternalCh>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 800383c:	e021      	b.n	8003882 <HAL_ADC_ConfigChannel+0x7c2>
                                         LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
        }
      }
      else if ((sConfig->Channel == ADC_CHANNEL_VREFINT)
 800383e:	683b      	ldr	r3, [r7, #0]
 8003840:	681b      	ldr	r3, [r3, #0]
 8003842:	4a1c      	ldr	r2, [pc, #112]	; (80038b4 <HAL_ADC_ConfigChannel+0x7f4>)
 8003844:	4293      	cmp	r3, r2
 8003846:	d11c      	bne.n	8003882 <HAL_ADC_ConfigChannel+0x7c2>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 8003848:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 800384c:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003850:	2b00      	cmp	r3, #0
 8003852:	d116      	bne.n	8003882 <HAL_ADC_ConfigChannel+0x7c2>
      {
        if (ADC_VREFINT_INSTANCE(hadc))
 8003854:	687b      	ldr	r3, [r7, #4]
 8003856:	681b      	ldr	r3, [r3, #0]
 8003858:	4a12      	ldr	r2, [pc, #72]	; (80038a4 <HAL_ADC_ConfigChannel+0x7e4>)
 800385a:	4293      	cmp	r3, r2
 800385c:	d111      	bne.n	8003882 <HAL_ADC_ConfigChannel+0x7c2>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 800385e:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8003862:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8003866:	4619      	mov	r1, r3
 8003868:	480c      	ldr	r0, [pc, #48]	; (800389c <HAL_ADC_ConfigChannel+0x7dc>)
 800386a:	f7ff f950 	bl	8002b0e <LL_ADC_SetCommonPathInternalCh>
 800386e:	e008      	b.n	8003882 <HAL_ADC_ConfigChannel+0x7c2>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003870:	687b      	ldr	r3, [r7, #4]
 8003872:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003874:	f043 0220 	orr.w	r2, r3, #32
 8003878:	687b      	ldr	r3, [r7, #4]
 800387a:	659a      	str	r2, [r3, #88]	; 0x58

    tmp_hal_status = HAL_ERROR;
 800387c:	2301      	movs	r3, #1
 800387e:	f887 30d7 	strb.w	r3, [r7, #215]	; 0xd7
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8003882:	687b      	ldr	r3, [r7, #4]
 8003884:	2200      	movs	r2, #0
 8003886:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54

  /* Return function status */
  return tmp_hal_status;
 800388a:	f897 30d7 	ldrb.w	r3, [r7, #215]	; 0xd7
}
 800388e:	4618      	mov	r0, r3
 8003890:	37d8      	adds	r7, #216	; 0xd8
 8003892:	46bd      	mov	sp, r7
 8003894:	bd80      	pop	{r7, pc}
 8003896:	bf00      	nop
 8003898:	80080000 	.word	0x80080000
 800389c:	50040300 	.word	0x50040300
 80038a0:	c7520000 	.word	0xc7520000
 80038a4:	50040000 	.word	0x50040000
 80038a8:	20000004 	.word	0x20000004
 80038ac:	053e2d63 	.word	0x053e2d63
 80038b0:	cb840000 	.word	0xcb840000
 80038b4:	80000001 	.word	0x80000001

080038b8 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80038b8:	b480      	push	{r7}
 80038ba:	b085      	sub	sp, #20
 80038bc:	af00      	add	r7, sp, #0
 80038be:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80038c0:	687b      	ldr	r3, [r7, #4]
 80038c2:	f003 0307 	and.w	r3, r3, #7
 80038c6:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80038c8:	4b0c      	ldr	r3, [pc, #48]	; (80038fc <__NVIC_SetPriorityGrouping+0x44>)
 80038ca:	68db      	ldr	r3, [r3, #12]
 80038cc:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80038ce:	68ba      	ldr	r2, [r7, #8]
 80038d0:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80038d4:	4013      	ands	r3, r2
 80038d6:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80038d8:	68fb      	ldr	r3, [r7, #12]
 80038da:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80038dc:	68bb      	ldr	r3, [r7, #8]
 80038de:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80038e0:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80038e4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80038e8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80038ea:	4a04      	ldr	r2, [pc, #16]	; (80038fc <__NVIC_SetPriorityGrouping+0x44>)
 80038ec:	68bb      	ldr	r3, [r7, #8]
 80038ee:	60d3      	str	r3, [r2, #12]
}
 80038f0:	bf00      	nop
 80038f2:	3714      	adds	r7, #20
 80038f4:	46bd      	mov	sp, r7
 80038f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038fa:	4770      	bx	lr
 80038fc:	e000ed00 	.word	0xe000ed00

08003900 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8003900:	b480      	push	{r7}
 8003902:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003904:	4b04      	ldr	r3, [pc, #16]	; (8003918 <__NVIC_GetPriorityGrouping+0x18>)
 8003906:	68db      	ldr	r3, [r3, #12]
 8003908:	0a1b      	lsrs	r3, r3, #8
 800390a:	f003 0307 	and.w	r3, r3, #7
}
 800390e:	4618      	mov	r0, r3
 8003910:	46bd      	mov	sp, r7
 8003912:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003916:	4770      	bx	lr
 8003918:	e000ed00 	.word	0xe000ed00

0800391c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800391c:	b480      	push	{r7}
 800391e:	b083      	sub	sp, #12
 8003920:	af00      	add	r7, sp, #0
 8003922:	4603      	mov	r3, r0
 8003924:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003926:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800392a:	2b00      	cmp	r3, #0
 800392c:	db0b      	blt.n	8003946 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800392e:	79fb      	ldrb	r3, [r7, #7]
 8003930:	f003 021f 	and.w	r2, r3, #31
 8003934:	4907      	ldr	r1, [pc, #28]	; (8003954 <__NVIC_EnableIRQ+0x38>)
 8003936:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800393a:	095b      	lsrs	r3, r3, #5
 800393c:	2001      	movs	r0, #1
 800393e:	fa00 f202 	lsl.w	r2, r0, r2
 8003942:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8003946:	bf00      	nop
 8003948:	370c      	adds	r7, #12
 800394a:	46bd      	mov	sp, r7
 800394c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003950:	4770      	bx	lr
 8003952:	bf00      	nop
 8003954:	e000e100 	.word	0xe000e100

08003958 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003958:	b480      	push	{r7}
 800395a:	b083      	sub	sp, #12
 800395c:	af00      	add	r7, sp, #0
 800395e:	4603      	mov	r3, r0
 8003960:	6039      	str	r1, [r7, #0]
 8003962:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003964:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003968:	2b00      	cmp	r3, #0
 800396a:	db0a      	blt.n	8003982 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800396c:	683b      	ldr	r3, [r7, #0]
 800396e:	b2da      	uxtb	r2, r3
 8003970:	490c      	ldr	r1, [pc, #48]	; (80039a4 <__NVIC_SetPriority+0x4c>)
 8003972:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003976:	0112      	lsls	r2, r2, #4
 8003978:	b2d2      	uxtb	r2, r2
 800397a:	440b      	add	r3, r1
 800397c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8003980:	e00a      	b.n	8003998 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003982:	683b      	ldr	r3, [r7, #0]
 8003984:	b2da      	uxtb	r2, r3
 8003986:	4908      	ldr	r1, [pc, #32]	; (80039a8 <__NVIC_SetPriority+0x50>)
 8003988:	79fb      	ldrb	r3, [r7, #7]
 800398a:	f003 030f 	and.w	r3, r3, #15
 800398e:	3b04      	subs	r3, #4
 8003990:	0112      	lsls	r2, r2, #4
 8003992:	b2d2      	uxtb	r2, r2
 8003994:	440b      	add	r3, r1
 8003996:	761a      	strb	r2, [r3, #24]
}
 8003998:	bf00      	nop
 800399a:	370c      	adds	r7, #12
 800399c:	46bd      	mov	sp, r7
 800399e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039a2:	4770      	bx	lr
 80039a4:	e000e100 	.word	0xe000e100
 80039a8:	e000ed00 	.word	0xe000ed00

080039ac <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80039ac:	b480      	push	{r7}
 80039ae:	b089      	sub	sp, #36	; 0x24
 80039b0:	af00      	add	r7, sp, #0
 80039b2:	60f8      	str	r0, [r7, #12]
 80039b4:	60b9      	str	r1, [r7, #8]
 80039b6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80039b8:	68fb      	ldr	r3, [r7, #12]
 80039ba:	f003 0307 	and.w	r3, r3, #7
 80039be:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80039c0:	69fb      	ldr	r3, [r7, #28]
 80039c2:	f1c3 0307 	rsb	r3, r3, #7
 80039c6:	2b04      	cmp	r3, #4
 80039c8:	bf28      	it	cs
 80039ca:	2304      	movcs	r3, #4
 80039cc:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80039ce:	69fb      	ldr	r3, [r7, #28]
 80039d0:	3304      	adds	r3, #4
 80039d2:	2b06      	cmp	r3, #6
 80039d4:	d902      	bls.n	80039dc <NVIC_EncodePriority+0x30>
 80039d6:	69fb      	ldr	r3, [r7, #28]
 80039d8:	3b03      	subs	r3, #3
 80039da:	e000      	b.n	80039de <NVIC_EncodePriority+0x32>
 80039dc:	2300      	movs	r3, #0
 80039de:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80039e0:	f04f 32ff 	mov.w	r2, #4294967295
 80039e4:	69bb      	ldr	r3, [r7, #24]
 80039e6:	fa02 f303 	lsl.w	r3, r2, r3
 80039ea:	43da      	mvns	r2, r3
 80039ec:	68bb      	ldr	r3, [r7, #8]
 80039ee:	401a      	ands	r2, r3
 80039f0:	697b      	ldr	r3, [r7, #20]
 80039f2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80039f4:	f04f 31ff 	mov.w	r1, #4294967295
 80039f8:	697b      	ldr	r3, [r7, #20]
 80039fa:	fa01 f303 	lsl.w	r3, r1, r3
 80039fe:	43d9      	mvns	r1, r3
 8003a00:	687b      	ldr	r3, [r7, #4]
 8003a02:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003a04:	4313      	orrs	r3, r2
         );
}
 8003a06:	4618      	mov	r0, r3
 8003a08:	3724      	adds	r7, #36	; 0x24
 8003a0a:	46bd      	mov	sp, r7
 8003a0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a10:	4770      	bx	lr
	...

08003a14 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8003a14:	b580      	push	{r7, lr}
 8003a16:	b082      	sub	sp, #8
 8003a18:	af00      	add	r7, sp, #0
 8003a1a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8003a1c:	687b      	ldr	r3, [r7, #4]
 8003a1e:	3b01      	subs	r3, #1
 8003a20:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8003a24:	d301      	bcc.n	8003a2a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8003a26:	2301      	movs	r3, #1
 8003a28:	e00f      	b.n	8003a4a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8003a2a:	4a0a      	ldr	r2, [pc, #40]	; (8003a54 <SysTick_Config+0x40>)
 8003a2c:	687b      	ldr	r3, [r7, #4]
 8003a2e:	3b01      	subs	r3, #1
 8003a30:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8003a32:	210f      	movs	r1, #15
 8003a34:	f04f 30ff 	mov.w	r0, #4294967295
 8003a38:	f7ff ff8e 	bl	8003958 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8003a3c:	4b05      	ldr	r3, [pc, #20]	; (8003a54 <SysTick_Config+0x40>)
 8003a3e:	2200      	movs	r2, #0
 8003a40:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8003a42:	4b04      	ldr	r3, [pc, #16]	; (8003a54 <SysTick_Config+0x40>)
 8003a44:	2207      	movs	r2, #7
 8003a46:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8003a48:	2300      	movs	r3, #0
}
 8003a4a:	4618      	mov	r0, r3
 8003a4c:	3708      	adds	r7, #8
 8003a4e:	46bd      	mov	sp, r7
 8003a50:	bd80      	pop	{r7, pc}
 8003a52:	bf00      	nop
 8003a54:	e000e010 	.word	0xe000e010

08003a58 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003a58:	b580      	push	{r7, lr}
 8003a5a:	b082      	sub	sp, #8
 8003a5c:	af00      	add	r7, sp, #0
 8003a5e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003a60:	6878      	ldr	r0, [r7, #4]
 8003a62:	f7ff ff29 	bl	80038b8 <__NVIC_SetPriorityGrouping>
}
 8003a66:	bf00      	nop
 8003a68:	3708      	adds	r7, #8
 8003a6a:	46bd      	mov	sp, r7
 8003a6c:	bd80      	pop	{r7, pc}

08003a6e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003a6e:	b580      	push	{r7, lr}
 8003a70:	b086      	sub	sp, #24
 8003a72:	af00      	add	r7, sp, #0
 8003a74:	4603      	mov	r3, r0
 8003a76:	60b9      	str	r1, [r7, #8]
 8003a78:	607a      	str	r2, [r7, #4]
 8003a7a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8003a7c:	2300      	movs	r3, #0
 8003a7e:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8003a80:	f7ff ff3e 	bl	8003900 <__NVIC_GetPriorityGrouping>
 8003a84:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8003a86:	687a      	ldr	r2, [r7, #4]
 8003a88:	68b9      	ldr	r1, [r7, #8]
 8003a8a:	6978      	ldr	r0, [r7, #20]
 8003a8c:	f7ff ff8e 	bl	80039ac <NVIC_EncodePriority>
 8003a90:	4602      	mov	r2, r0
 8003a92:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003a96:	4611      	mov	r1, r2
 8003a98:	4618      	mov	r0, r3
 8003a9a:	f7ff ff5d 	bl	8003958 <__NVIC_SetPriority>
}
 8003a9e:	bf00      	nop
 8003aa0:	3718      	adds	r7, #24
 8003aa2:	46bd      	mov	sp, r7
 8003aa4:	bd80      	pop	{r7, pc}

08003aa6 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003aa6:	b580      	push	{r7, lr}
 8003aa8:	b082      	sub	sp, #8
 8003aaa:	af00      	add	r7, sp, #0
 8003aac:	4603      	mov	r3, r0
 8003aae:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003ab0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003ab4:	4618      	mov	r0, r3
 8003ab6:	f7ff ff31 	bl	800391c <__NVIC_EnableIRQ>
}
 8003aba:	bf00      	nop
 8003abc:	3708      	adds	r7, #8
 8003abe:	46bd      	mov	sp, r7
 8003ac0:	bd80      	pop	{r7, pc}

08003ac2 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8003ac2:	b580      	push	{r7, lr}
 8003ac4:	b082      	sub	sp, #8
 8003ac6:	af00      	add	r7, sp, #0
 8003ac8:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8003aca:	6878      	ldr	r0, [r7, #4]
 8003acc:	f7ff ffa2 	bl	8003a14 <SysTick_Config>
 8003ad0:	4603      	mov	r3, r0
}
 8003ad2:	4618      	mov	r0, r3
 8003ad4:	3708      	adds	r7, #8
 8003ad6:	46bd      	mov	sp, r7
 8003ad8:	bd80      	pop	{r7, pc}
	...

08003adc <HAL_DFSDM_ChannelInit>:
  *         in the DFSDM_ChannelInitTypeDef structure and initialize the associated handle.
  * @param  hdfsdm_channel DFSDM channel handle.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_DFSDM_ChannelInit(DFSDM_Channel_HandleTypeDef *hdfsdm_channel)
{
 8003adc:	b580      	push	{r7, lr}
 8003ade:	b082      	sub	sp, #8
 8003ae0:	af00      	add	r7, sp, #0
 8003ae2:	6078      	str	r0, [r7, #4]
  /* Check DFSDM Channel handle */
  if (hdfsdm_channel == NULL)
 8003ae4:	687b      	ldr	r3, [r7, #4]
 8003ae6:	2b00      	cmp	r3, #0
 8003ae8:	d101      	bne.n	8003aee <HAL_DFSDM_ChannelInit+0x12>
  {
    return HAL_ERROR;
 8003aea:	2301      	movs	r3, #1
 8003aec:	e0ac      	b.n	8003c48 <HAL_DFSDM_ChannelInit+0x16c>
  assert_param(IS_DFSDM_CHANNEL_FILTER_OVS_RATIO(hdfsdm_channel->Init.Awd.Oversampling));
  assert_param(IS_DFSDM_CHANNEL_OFFSET(hdfsdm_channel->Init.Offset));
  assert_param(IS_DFSDM_CHANNEL_RIGHT_BIT_SHIFT(hdfsdm_channel->Init.RightBitShift));

  /* Check that channel has not been already initialized */
  if (a_dfsdm1ChannelHandle[DFSDM_GetChannelFromInstance(hdfsdm_channel->Instance)] != NULL)
 8003aee:	687b      	ldr	r3, [r7, #4]
 8003af0:	681b      	ldr	r3, [r3, #0]
 8003af2:	4618      	mov	r0, r3
 8003af4:	f000 f8b2 	bl	8003c5c <DFSDM_GetChannelFromInstance>
 8003af8:	4603      	mov	r3, r0
 8003afa:	4a55      	ldr	r2, [pc, #340]	; (8003c50 <HAL_DFSDM_ChannelInit+0x174>)
 8003afc:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003b00:	2b00      	cmp	r3, #0
 8003b02:	d001      	beq.n	8003b08 <HAL_DFSDM_ChannelInit+0x2c>
  {
    return HAL_ERROR;
 8003b04:	2301      	movs	r3, #1
 8003b06:	e09f      	b.n	8003c48 <HAL_DFSDM_ChannelInit+0x16c>
    hdfsdm_channel->MspInitCallback = HAL_DFSDM_ChannelMspInit;
  }
  hdfsdm_channel->MspInitCallback(hdfsdm_channel);
#else
  /* Call MSP init function */
  HAL_DFSDM_ChannelMspInit(hdfsdm_channel);
 8003b08:	6878      	ldr	r0, [r7, #4]
 8003b0a:	f7fe f905 	bl	8001d18 <HAL_DFSDM_ChannelMspInit>
#endif

  /* Update the channel counter */
  v_dfsdm1ChannelCounter++;
 8003b0e:	4b51      	ldr	r3, [pc, #324]	; (8003c54 <HAL_DFSDM_ChannelInit+0x178>)
 8003b10:	681b      	ldr	r3, [r3, #0]
 8003b12:	3301      	adds	r3, #1
 8003b14:	4a4f      	ldr	r2, [pc, #316]	; (8003c54 <HAL_DFSDM_ChannelInit+0x178>)
 8003b16:	6013      	str	r3, [r2, #0]

  /* Configure output serial clock and enable global DFSDM interface only for first channel */
  if (v_dfsdm1ChannelCounter == 1U)
 8003b18:	4b4e      	ldr	r3, [pc, #312]	; (8003c54 <HAL_DFSDM_ChannelInit+0x178>)
 8003b1a:	681b      	ldr	r3, [r3, #0]
 8003b1c:	2b01      	cmp	r3, #1
 8003b1e:	d125      	bne.n	8003b6c <HAL_DFSDM_ChannelInit+0x90>
  {
    assert_param(IS_DFSDM_CHANNEL_OUTPUT_CLOCK(hdfsdm_channel->Init.OutputClock.Selection));
    /* Set the output serial clock source */
    DFSDM1_Channel0->CHCFGR1 &= ~(DFSDM_CHCFGR1_CKOUTSRC);
 8003b20:	4b4d      	ldr	r3, [pc, #308]	; (8003c58 <HAL_DFSDM_ChannelInit+0x17c>)
 8003b22:	681b      	ldr	r3, [r3, #0]
 8003b24:	4a4c      	ldr	r2, [pc, #304]	; (8003c58 <HAL_DFSDM_ChannelInit+0x17c>)
 8003b26:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 8003b2a:	6013      	str	r3, [r2, #0]
    DFSDM1_Channel0->CHCFGR1 |= hdfsdm_channel->Init.OutputClock.Selection;
 8003b2c:	4b4a      	ldr	r3, [pc, #296]	; (8003c58 <HAL_DFSDM_ChannelInit+0x17c>)
 8003b2e:	681a      	ldr	r2, [r3, #0]
 8003b30:	687b      	ldr	r3, [r7, #4]
 8003b32:	689b      	ldr	r3, [r3, #8]
 8003b34:	4948      	ldr	r1, [pc, #288]	; (8003c58 <HAL_DFSDM_ChannelInit+0x17c>)
 8003b36:	4313      	orrs	r3, r2
 8003b38:	600b      	str	r3, [r1, #0]

    /* Reset clock divider */
    DFSDM1_Channel0->CHCFGR1 &= ~(DFSDM_CHCFGR1_CKOUTDIV);
 8003b3a:	4b47      	ldr	r3, [pc, #284]	; (8003c58 <HAL_DFSDM_ChannelInit+0x17c>)
 8003b3c:	681b      	ldr	r3, [r3, #0]
 8003b3e:	4a46      	ldr	r2, [pc, #280]	; (8003c58 <HAL_DFSDM_ChannelInit+0x17c>)
 8003b40:	f423 037f 	bic.w	r3, r3, #16711680	; 0xff0000
 8003b44:	6013      	str	r3, [r2, #0]
    if (hdfsdm_channel->Init.OutputClock.Activation == ENABLE)
 8003b46:	687b      	ldr	r3, [r7, #4]
 8003b48:	791b      	ldrb	r3, [r3, #4]
 8003b4a:	2b01      	cmp	r3, #1
 8003b4c:	d108      	bne.n	8003b60 <HAL_DFSDM_ChannelInit+0x84>
    {
      assert_param(IS_DFSDM_CHANNEL_OUTPUT_CLOCK_DIVIDER(hdfsdm_channel->Init.OutputClock.Divider));
      /* Set the output clock divider */
      DFSDM1_Channel0->CHCFGR1 |= (uint32_t)((hdfsdm_channel->Init.OutputClock.Divider - 1U) <<
 8003b4e:	4b42      	ldr	r3, [pc, #264]	; (8003c58 <HAL_DFSDM_ChannelInit+0x17c>)
 8003b50:	681a      	ldr	r2, [r3, #0]
 8003b52:	687b      	ldr	r3, [r7, #4]
 8003b54:	68db      	ldr	r3, [r3, #12]
 8003b56:	3b01      	subs	r3, #1
 8003b58:	041b      	lsls	r3, r3, #16
 8003b5a:	493f      	ldr	r1, [pc, #252]	; (8003c58 <HAL_DFSDM_ChannelInit+0x17c>)
 8003b5c:	4313      	orrs	r3, r2
 8003b5e:	600b      	str	r3, [r1, #0]
                                             DFSDM_CHCFGR1_CKOUTDIV_Pos);
    }

    /* enable the DFSDM global interface */
    DFSDM1_Channel0->CHCFGR1 |= DFSDM_CHCFGR1_DFSDMEN;
 8003b60:	4b3d      	ldr	r3, [pc, #244]	; (8003c58 <HAL_DFSDM_ChannelInit+0x17c>)
 8003b62:	681b      	ldr	r3, [r3, #0]
 8003b64:	4a3c      	ldr	r2, [pc, #240]	; (8003c58 <HAL_DFSDM_ChannelInit+0x17c>)
 8003b66:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8003b6a:	6013      	str	r3, [r2, #0]
  }

  /* Set channel input parameters */
  hdfsdm_channel->Instance->CHCFGR1 &= ~(DFSDM_CHCFGR1_DATPACK | DFSDM_CHCFGR1_DATMPX |
 8003b6c:	687b      	ldr	r3, [r7, #4]
 8003b6e:	681b      	ldr	r3, [r3, #0]
 8003b70:	681a      	ldr	r2, [r3, #0]
 8003b72:	687b      	ldr	r3, [r7, #4]
 8003b74:	681b      	ldr	r3, [r3, #0]
 8003b76:	f422 4271 	bic.w	r2, r2, #61696	; 0xf100
 8003b7a:	601a      	str	r2, [r3, #0]
                                         DFSDM_CHCFGR1_CHINSEL);
  hdfsdm_channel->Instance->CHCFGR1 |= (hdfsdm_channel->Init.Input.Multiplexer |
 8003b7c:	687b      	ldr	r3, [r7, #4]
 8003b7e:	681b      	ldr	r3, [r3, #0]
 8003b80:	6819      	ldr	r1, [r3, #0]
 8003b82:	687b      	ldr	r3, [r7, #4]
 8003b84:	691a      	ldr	r2, [r3, #16]
                                        hdfsdm_channel->Init.Input.DataPacking |
 8003b86:	687b      	ldr	r3, [r7, #4]
 8003b88:	695b      	ldr	r3, [r3, #20]
  hdfsdm_channel->Instance->CHCFGR1 |= (hdfsdm_channel->Init.Input.Multiplexer |
 8003b8a:	431a      	orrs	r2, r3
                                        hdfsdm_channel->Init.Input.Pins);
 8003b8c:	687b      	ldr	r3, [r7, #4]
 8003b8e:	699b      	ldr	r3, [r3, #24]
                                        hdfsdm_channel->Init.Input.DataPacking |
 8003b90:	431a      	orrs	r2, r3
  hdfsdm_channel->Instance->CHCFGR1 |= (hdfsdm_channel->Init.Input.Multiplexer |
 8003b92:	687b      	ldr	r3, [r7, #4]
 8003b94:	681b      	ldr	r3, [r3, #0]
 8003b96:	430a      	orrs	r2, r1
 8003b98:	601a      	str	r2, [r3, #0]

  /* Set serial interface parameters */
  hdfsdm_channel->Instance->CHCFGR1 &= ~(DFSDM_CHCFGR1_SITP | DFSDM_CHCFGR1_SPICKSEL);
 8003b9a:	687b      	ldr	r3, [r7, #4]
 8003b9c:	681b      	ldr	r3, [r3, #0]
 8003b9e:	681a      	ldr	r2, [r3, #0]
 8003ba0:	687b      	ldr	r3, [r7, #4]
 8003ba2:	681b      	ldr	r3, [r3, #0]
 8003ba4:	f022 020f 	bic.w	r2, r2, #15
 8003ba8:	601a      	str	r2, [r3, #0]
  hdfsdm_channel->Instance->CHCFGR1 |= (hdfsdm_channel->Init.SerialInterface.Type |
 8003baa:	687b      	ldr	r3, [r7, #4]
 8003bac:	681b      	ldr	r3, [r3, #0]
 8003bae:	6819      	ldr	r1, [r3, #0]
 8003bb0:	687b      	ldr	r3, [r7, #4]
 8003bb2:	69da      	ldr	r2, [r3, #28]
                                        hdfsdm_channel->Init.SerialInterface.SpiClock);
 8003bb4:	687b      	ldr	r3, [r7, #4]
 8003bb6:	6a1b      	ldr	r3, [r3, #32]
  hdfsdm_channel->Instance->CHCFGR1 |= (hdfsdm_channel->Init.SerialInterface.Type |
 8003bb8:	431a      	orrs	r2, r3
 8003bba:	687b      	ldr	r3, [r7, #4]
 8003bbc:	681b      	ldr	r3, [r3, #0]
 8003bbe:	430a      	orrs	r2, r1
 8003bc0:	601a      	str	r2, [r3, #0]

  /* Set analog watchdog parameters */
  hdfsdm_channel->Instance->CHAWSCDR &= ~(DFSDM_CHAWSCDR_AWFORD | DFSDM_CHAWSCDR_AWFOSR);
 8003bc2:	687b      	ldr	r3, [r7, #4]
 8003bc4:	681b      	ldr	r3, [r3, #0]
 8003bc6:	689a      	ldr	r2, [r3, #8]
 8003bc8:	687b      	ldr	r3, [r7, #4]
 8003bca:	681b      	ldr	r3, [r3, #0]
 8003bcc:	f422 025f 	bic.w	r2, r2, #14614528	; 0xdf0000
 8003bd0:	609a      	str	r2, [r3, #8]
  hdfsdm_channel->Instance->CHAWSCDR |= (hdfsdm_channel->Init.Awd.FilterOrder |
 8003bd2:	687b      	ldr	r3, [r7, #4]
 8003bd4:	681b      	ldr	r3, [r3, #0]
 8003bd6:	6899      	ldr	r1, [r3, #8]
 8003bd8:	687b      	ldr	r3, [r7, #4]
 8003bda:	6a5a      	ldr	r2, [r3, #36]	; 0x24
                                         ((hdfsdm_channel->Init.Awd.Oversampling - 1U) << DFSDM_CHAWSCDR_AWFOSR_Pos));
 8003bdc:	687b      	ldr	r3, [r7, #4]
 8003bde:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003be0:	3b01      	subs	r3, #1
 8003be2:	041b      	lsls	r3, r3, #16
  hdfsdm_channel->Instance->CHAWSCDR |= (hdfsdm_channel->Init.Awd.FilterOrder |
 8003be4:	431a      	orrs	r2, r3
 8003be6:	687b      	ldr	r3, [r7, #4]
 8003be8:	681b      	ldr	r3, [r3, #0]
 8003bea:	430a      	orrs	r2, r1
 8003bec:	609a      	str	r2, [r3, #8]

  /* Set channel offset and right bit shift */
  hdfsdm_channel->Instance->CHCFGR2 &= ~(DFSDM_CHCFGR2_OFFSET | DFSDM_CHCFGR2_DTRBS);
 8003bee:	687b      	ldr	r3, [r7, #4]
 8003bf0:	681b      	ldr	r3, [r3, #0]
 8003bf2:	685a      	ldr	r2, [r3, #4]
 8003bf4:	687b      	ldr	r3, [r7, #4]
 8003bf6:	681b      	ldr	r3, [r3, #0]
 8003bf8:	f002 0207 	and.w	r2, r2, #7
 8003bfc:	605a      	str	r2, [r3, #4]
  hdfsdm_channel->Instance->CHCFGR2 |= (((uint32_t) hdfsdm_channel->Init.Offset << DFSDM_CHCFGR2_OFFSET_Pos) |
 8003bfe:	687b      	ldr	r3, [r7, #4]
 8003c00:	681b      	ldr	r3, [r3, #0]
 8003c02:	6859      	ldr	r1, [r3, #4]
 8003c04:	687b      	ldr	r3, [r7, #4]
 8003c06:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003c08:	021a      	lsls	r2, r3, #8
                                        (hdfsdm_channel->Init.RightBitShift << DFSDM_CHCFGR2_DTRBS_Pos));
 8003c0a:	687b      	ldr	r3, [r7, #4]
 8003c0c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003c0e:	00db      	lsls	r3, r3, #3
  hdfsdm_channel->Instance->CHCFGR2 |= (((uint32_t) hdfsdm_channel->Init.Offset << DFSDM_CHCFGR2_OFFSET_Pos) |
 8003c10:	431a      	orrs	r2, r3
 8003c12:	687b      	ldr	r3, [r7, #4]
 8003c14:	681b      	ldr	r3, [r3, #0]
 8003c16:	430a      	orrs	r2, r1
 8003c18:	605a      	str	r2, [r3, #4]

  /* Enable DFSDM channel */
  hdfsdm_channel->Instance->CHCFGR1 |= DFSDM_CHCFGR1_CHEN;
 8003c1a:	687b      	ldr	r3, [r7, #4]
 8003c1c:	681b      	ldr	r3, [r3, #0]
 8003c1e:	681a      	ldr	r2, [r3, #0]
 8003c20:	687b      	ldr	r3, [r7, #4]
 8003c22:	681b      	ldr	r3, [r3, #0]
 8003c24:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8003c28:	601a      	str	r2, [r3, #0]

  /* Set DFSDM Channel to ready state */
  hdfsdm_channel->State = HAL_DFSDM_CHANNEL_STATE_READY;
 8003c2a:	687b      	ldr	r3, [r7, #4]
 8003c2c:	2201      	movs	r2, #1
 8003c2e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  /* Store channel handle in DFSDM channel handle table */
  a_dfsdm1ChannelHandle[DFSDM_GetChannelFromInstance(hdfsdm_channel->Instance)] = hdfsdm_channel;
 8003c32:	687b      	ldr	r3, [r7, #4]
 8003c34:	681b      	ldr	r3, [r3, #0]
 8003c36:	4618      	mov	r0, r3
 8003c38:	f000 f810 	bl	8003c5c <DFSDM_GetChannelFromInstance>
 8003c3c:	4602      	mov	r2, r0
 8003c3e:	4904      	ldr	r1, [pc, #16]	; (8003c50 <HAL_DFSDM_ChannelInit+0x174>)
 8003c40:	687b      	ldr	r3, [r7, #4]
 8003c42:	f841 3022 	str.w	r3, [r1, r2, lsl #2]

  return HAL_OK;
 8003c46:	2300      	movs	r3, #0
}
 8003c48:	4618      	mov	r0, r3
 8003c4a:	3708      	adds	r7, #8
 8003c4c:	46bd      	mov	sp, r7
 8003c4e:	bd80      	pop	{r7, pc}
 8003c50:	200001c8 	.word	0x200001c8
 8003c54:	200001c4 	.word	0x200001c4
 8003c58:	40016000 	.word	0x40016000

08003c5c <DFSDM_GetChannelFromInstance>:
  * @brief  This function allows to get the channel number from channel instance.
  * @param  Instance DFSDM channel instance.
  * @retval Channel number.
  */
static uint32_t DFSDM_GetChannelFromInstance(const DFSDM_Channel_TypeDef *Instance)
{
 8003c5c:	b480      	push	{r7}
 8003c5e:	b085      	sub	sp, #20
 8003c60:	af00      	add	r7, sp, #0
 8003c62:	6078      	str	r0, [r7, #4]
  uint32_t channel;

  /* Get channel from instance */
  if (Instance == DFSDM1_Channel0)
 8003c64:	687b      	ldr	r3, [r7, #4]
 8003c66:	4a1c      	ldr	r2, [pc, #112]	; (8003cd8 <DFSDM_GetChannelFromInstance+0x7c>)
 8003c68:	4293      	cmp	r3, r2
 8003c6a:	d102      	bne.n	8003c72 <DFSDM_GetChannelFromInstance+0x16>
  {
    channel = 0;
 8003c6c:	2300      	movs	r3, #0
 8003c6e:	60fb      	str	r3, [r7, #12]
 8003c70:	e02b      	b.n	8003cca <DFSDM_GetChannelFromInstance+0x6e>
  }
  else if (Instance == DFSDM1_Channel1)
 8003c72:	687b      	ldr	r3, [r7, #4]
 8003c74:	4a19      	ldr	r2, [pc, #100]	; (8003cdc <DFSDM_GetChannelFromInstance+0x80>)
 8003c76:	4293      	cmp	r3, r2
 8003c78:	d102      	bne.n	8003c80 <DFSDM_GetChannelFromInstance+0x24>
  {
    channel = 1;
 8003c7a:	2301      	movs	r3, #1
 8003c7c:	60fb      	str	r3, [r7, #12]
 8003c7e:	e024      	b.n	8003cca <DFSDM_GetChannelFromInstance+0x6e>
  }
  else if (Instance == DFSDM1_Channel2)
 8003c80:	687b      	ldr	r3, [r7, #4]
 8003c82:	4a17      	ldr	r2, [pc, #92]	; (8003ce0 <DFSDM_GetChannelFromInstance+0x84>)
 8003c84:	4293      	cmp	r3, r2
 8003c86:	d102      	bne.n	8003c8e <DFSDM_GetChannelFromInstance+0x32>
  {
    channel = 2;
 8003c88:	2302      	movs	r3, #2
 8003c8a:	60fb      	str	r3, [r7, #12]
 8003c8c:	e01d      	b.n	8003cca <DFSDM_GetChannelFromInstance+0x6e>
  }
#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || \
    defined(STM32L496xx) || defined(STM32L4A6xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  else if (Instance == DFSDM1_Channel4)
 8003c8e:	687b      	ldr	r3, [r7, #4]
 8003c90:	4a14      	ldr	r2, [pc, #80]	; (8003ce4 <DFSDM_GetChannelFromInstance+0x88>)
 8003c92:	4293      	cmp	r3, r2
 8003c94:	d102      	bne.n	8003c9c <DFSDM_GetChannelFromInstance+0x40>
  {
    channel = 4;
 8003c96:	2304      	movs	r3, #4
 8003c98:	60fb      	str	r3, [r7, #12]
 8003c9a:	e016      	b.n	8003cca <DFSDM_GetChannelFromInstance+0x6e>
  }
  else if (Instance == DFSDM1_Channel5)
 8003c9c:	687b      	ldr	r3, [r7, #4]
 8003c9e:	4a12      	ldr	r2, [pc, #72]	; (8003ce8 <DFSDM_GetChannelFromInstance+0x8c>)
 8003ca0:	4293      	cmp	r3, r2
 8003ca2:	d102      	bne.n	8003caa <DFSDM_GetChannelFromInstance+0x4e>
  {
    channel = 5;
 8003ca4:	2305      	movs	r3, #5
 8003ca6:	60fb      	str	r3, [r7, #12]
 8003ca8:	e00f      	b.n	8003cca <DFSDM_GetChannelFromInstance+0x6e>
  }
  else if (Instance == DFSDM1_Channel6)
 8003caa:	687b      	ldr	r3, [r7, #4]
 8003cac:	4a0f      	ldr	r2, [pc, #60]	; (8003cec <DFSDM_GetChannelFromInstance+0x90>)
 8003cae:	4293      	cmp	r3, r2
 8003cb0:	d102      	bne.n	8003cb8 <DFSDM_GetChannelFromInstance+0x5c>
  {
    channel = 6;
 8003cb2:	2306      	movs	r3, #6
 8003cb4:	60fb      	str	r3, [r7, #12]
 8003cb6:	e008      	b.n	8003cca <DFSDM_GetChannelFromInstance+0x6e>
  }
  else if (Instance == DFSDM1_Channel7)
 8003cb8:	687b      	ldr	r3, [r7, #4]
 8003cba:	4a0d      	ldr	r2, [pc, #52]	; (8003cf0 <DFSDM_GetChannelFromInstance+0x94>)
 8003cbc:	4293      	cmp	r3, r2
 8003cbe:	d102      	bne.n	8003cc6 <DFSDM_GetChannelFromInstance+0x6a>
  {
    channel = 7;
 8003cc0:	2307      	movs	r3, #7
 8003cc2:	60fb      	str	r3, [r7, #12]
 8003cc4:	e001      	b.n	8003cca <DFSDM_GetChannelFromInstance+0x6e>
  }
#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx || STM32L496xx || STM32L4A6xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
  else /* DFSDM1_Channel3 */
  {
    channel = 3;
 8003cc6:	2303      	movs	r3, #3
 8003cc8:	60fb      	str	r3, [r7, #12]
  }

  return channel;
 8003cca:	68fb      	ldr	r3, [r7, #12]
}
 8003ccc:	4618      	mov	r0, r3
 8003cce:	3714      	adds	r7, #20
 8003cd0:	46bd      	mov	sp, r7
 8003cd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cd6:	4770      	bx	lr
 8003cd8:	40016000 	.word	0x40016000
 8003cdc:	40016020 	.word	0x40016020
 8003ce0:	40016040 	.word	0x40016040
 8003ce4:	40016080 	.word	0x40016080
 8003ce8:	400160a0 	.word	0x400160a0
 8003cec:	400160c0 	.word	0x400160c0
 8003cf0:	400160e0 	.word	0x400160e0

08003cf4 <HAL_EXTI_RegisterCallback>:
  *         This parameter can be one of @arg @ref EXTI_CallbackIDTypeDef values.
  * @param  pPendingCbfn function pointer to be stored as callback.
  * @retval HAL Status.
  */
HAL_StatusTypeDef HAL_EXTI_RegisterCallback(EXTI_HandleTypeDef *hexti, EXTI_CallbackIDTypeDef CallbackID, void (*pPendingCbfn)(void))
{
 8003cf4:	b480      	push	{r7}
 8003cf6:	b087      	sub	sp, #28
 8003cf8:	af00      	add	r7, sp, #0
 8003cfa:	60f8      	str	r0, [r7, #12]
 8003cfc:	460b      	mov	r3, r1
 8003cfe:	607a      	str	r2, [r7, #4]
 8003d00:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef status = HAL_OK;
 8003d02:	2300      	movs	r3, #0
 8003d04:	75fb      	strb	r3, [r7, #23]

  switch (CallbackID)
 8003d06:	7afb      	ldrb	r3, [r7, #11]
 8003d08:	2b00      	cmp	r3, #0
 8003d0a:	d103      	bne.n	8003d14 <HAL_EXTI_RegisterCallback+0x20>
  {
    case  HAL_EXTI_COMMON_CB_ID:
      hexti->PendingCallback = pPendingCbfn;
 8003d0c:	68fb      	ldr	r3, [r7, #12]
 8003d0e:	687a      	ldr	r2, [r7, #4]
 8003d10:	605a      	str	r2, [r3, #4]
      break;
 8003d12:	e002      	b.n	8003d1a <HAL_EXTI_RegisterCallback+0x26>

    default:
      status = HAL_ERROR;
 8003d14:	2301      	movs	r3, #1
 8003d16:	75fb      	strb	r3, [r7, #23]
      break;
 8003d18:	bf00      	nop
  }

  return status;
 8003d1a:	7dfb      	ldrb	r3, [r7, #23]
}
 8003d1c:	4618      	mov	r0, r3
 8003d1e:	371c      	adds	r7, #28
 8003d20:	46bd      	mov	sp, r7
 8003d22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d26:	4770      	bx	lr

08003d28 <HAL_EXTI_GetHandle>:
  * @param  ExtiLine Exti line number.
  *         This parameter can be from 0 to @ref EXTI_LINE_NB.
  * @retval HAL Status.
  */
HAL_StatusTypeDef HAL_EXTI_GetHandle(EXTI_HandleTypeDef *hexti, uint32_t ExtiLine)
{
 8003d28:	b480      	push	{r7}
 8003d2a:	b083      	sub	sp, #12
 8003d2c:	af00      	add	r7, sp, #0
 8003d2e:	6078      	str	r0, [r7, #4]
 8003d30:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_EXTI_LINE(ExtiLine));

  /* Check null pointer */
  if (hexti == NULL)
 8003d32:	687b      	ldr	r3, [r7, #4]
 8003d34:	2b00      	cmp	r3, #0
 8003d36:	d101      	bne.n	8003d3c <HAL_EXTI_GetHandle+0x14>
  {
    return HAL_ERROR;
 8003d38:	2301      	movs	r3, #1
 8003d3a:	e003      	b.n	8003d44 <HAL_EXTI_GetHandle+0x1c>
  }
  else
  {
    /* Store line number as handle private field */
    hexti->Line = ExtiLine;
 8003d3c:	687b      	ldr	r3, [r7, #4]
 8003d3e:	683a      	ldr	r2, [r7, #0]
 8003d40:	601a      	str	r2, [r3, #0]

    return HAL_OK;
 8003d42:	2300      	movs	r3, #0
  }
}
 8003d44:	4618      	mov	r0, r3
 8003d46:	370c      	adds	r7, #12
 8003d48:	46bd      	mov	sp, r7
 8003d4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d4e:	4770      	bx	lr

08003d50 <HAL_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  hexti Exti handle.
  * @retval none.
  */
void HAL_EXTI_IRQHandler(EXTI_HandleTypeDef *hexti)
{
 8003d50:	b580      	push	{r7, lr}
 8003d52:	b086      	sub	sp, #24
 8003d54:	af00      	add	r7, sp, #0
 8003d56:	6078      	str	r0, [r7, #4]
  uint32_t regval;
  uint32_t maskline;
  uint32_t offset;

  /* Compute line register offset and line mask */
  offset = ((hexti->Line & EXTI_REG_MASK) >> EXTI_REG_SHIFT);
 8003d58:	687b      	ldr	r3, [r7, #4]
 8003d5a:	681b      	ldr	r3, [r3, #0]
 8003d5c:	0c1b      	lsrs	r3, r3, #16
 8003d5e:	f003 0301 	and.w	r3, r3, #1
 8003d62:	617b      	str	r3, [r7, #20]
  maskline = (1uL << (hexti->Line & EXTI_PIN_MASK));
 8003d64:	687b      	ldr	r3, [r7, #4]
 8003d66:	681b      	ldr	r3, [r3, #0]
 8003d68:	f003 031f 	and.w	r3, r3, #31
 8003d6c:	2201      	movs	r2, #1
 8003d6e:	fa02 f303 	lsl.w	r3, r2, r3
 8003d72:	613b      	str	r3, [r7, #16]

  /* Get pending bit  */
  regaddr = (&EXTI->PR1 + (EXTI_CONFIG_OFFSET * offset));
 8003d74:	697b      	ldr	r3, [r7, #20]
 8003d76:	015a      	lsls	r2, r3, #5
 8003d78:	4b0c      	ldr	r3, [pc, #48]	; (8003dac <HAL_EXTI_IRQHandler+0x5c>)
 8003d7a:	4413      	add	r3, r2
 8003d7c:	60fb      	str	r3, [r7, #12]
  regval = (*regaddr & maskline);
 8003d7e:	68fb      	ldr	r3, [r7, #12]
 8003d80:	681b      	ldr	r3, [r3, #0]
 8003d82:	693a      	ldr	r2, [r7, #16]
 8003d84:	4013      	ands	r3, r2
 8003d86:	60bb      	str	r3, [r7, #8]

  if (regval != 0x00u)
 8003d88:	68bb      	ldr	r3, [r7, #8]
 8003d8a:	2b00      	cmp	r3, #0
 8003d8c:	d009      	beq.n	8003da2 <HAL_EXTI_IRQHandler+0x52>
  {
    /* Clear pending bit */
    *regaddr = maskline;
 8003d8e:	68fb      	ldr	r3, [r7, #12]
 8003d90:	693a      	ldr	r2, [r7, #16]
 8003d92:	601a      	str	r2, [r3, #0]

    /* Call callback */
    if (hexti->PendingCallback != NULL)
 8003d94:	687b      	ldr	r3, [r7, #4]
 8003d96:	685b      	ldr	r3, [r3, #4]
 8003d98:	2b00      	cmp	r3, #0
 8003d9a:	d002      	beq.n	8003da2 <HAL_EXTI_IRQHandler+0x52>
    {
      hexti->PendingCallback();
 8003d9c:	687b      	ldr	r3, [r7, #4]
 8003d9e:	685b      	ldr	r3, [r3, #4]
 8003da0:	4798      	blx	r3
    }
  }
}
 8003da2:	bf00      	nop
 8003da4:	3718      	adds	r7, #24
 8003da6:	46bd      	mov	sp, r7
 8003da8:	bd80      	pop	{r7, pc}
 8003daa:	bf00      	nop
 8003dac:	40010414 	.word	0x40010414

08003db0 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003db0:	b480      	push	{r7}
 8003db2:	b087      	sub	sp, #28
 8003db4:	af00      	add	r7, sp, #0
 8003db6:	6078      	str	r0, [r7, #4]
 8003db8:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8003dba:	2300      	movs	r3, #0
 8003dbc:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8003dbe:	e166      	b.n	800408e <HAL_GPIO_Init+0x2de>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8003dc0:	683b      	ldr	r3, [r7, #0]
 8003dc2:	681a      	ldr	r2, [r3, #0]
 8003dc4:	2101      	movs	r1, #1
 8003dc6:	697b      	ldr	r3, [r7, #20]
 8003dc8:	fa01 f303 	lsl.w	r3, r1, r3
 8003dcc:	4013      	ands	r3, r2
 8003dce:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8003dd0:	68fb      	ldr	r3, [r7, #12]
 8003dd2:	2b00      	cmp	r3, #0
 8003dd4:	f000 8158 	beq.w	8004088 <HAL_GPIO_Init+0x2d8>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8003dd8:	683b      	ldr	r3, [r7, #0]
 8003dda:	685b      	ldr	r3, [r3, #4]
 8003ddc:	2b01      	cmp	r3, #1
 8003dde:	d00b      	beq.n	8003df8 <HAL_GPIO_Init+0x48>
 8003de0:	683b      	ldr	r3, [r7, #0]
 8003de2:	685b      	ldr	r3, [r3, #4]
 8003de4:	2b02      	cmp	r3, #2
 8003de6:	d007      	beq.n	8003df8 <HAL_GPIO_Init+0x48>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8003de8:	683b      	ldr	r3, [r7, #0]
 8003dea:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8003dec:	2b11      	cmp	r3, #17
 8003dee:	d003      	beq.n	8003df8 <HAL_GPIO_Init+0x48>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8003df0:	683b      	ldr	r3, [r7, #0]
 8003df2:	685b      	ldr	r3, [r3, #4]
 8003df4:	2b12      	cmp	r3, #18
 8003df6:	d130      	bne.n	8003e5a <HAL_GPIO_Init+0xaa>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8003df8:	687b      	ldr	r3, [r7, #4]
 8003dfa:	689b      	ldr	r3, [r3, #8]
 8003dfc:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8003dfe:	697b      	ldr	r3, [r7, #20]
 8003e00:	005b      	lsls	r3, r3, #1
 8003e02:	2203      	movs	r2, #3
 8003e04:	fa02 f303 	lsl.w	r3, r2, r3
 8003e08:	43db      	mvns	r3, r3
 8003e0a:	693a      	ldr	r2, [r7, #16]
 8003e0c:	4013      	ands	r3, r2
 8003e0e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8003e10:	683b      	ldr	r3, [r7, #0]
 8003e12:	68da      	ldr	r2, [r3, #12]
 8003e14:	697b      	ldr	r3, [r7, #20]
 8003e16:	005b      	lsls	r3, r3, #1
 8003e18:	fa02 f303 	lsl.w	r3, r2, r3
 8003e1c:	693a      	ldr	r2, [r7, #16]
 8003e1e:	4313      	orrs	r3, r2
 8003e20:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8003e22:	687b      	ldr	r3, [r7, #4]
 8003e24:	693a      	ldr	r2, [r7, #16]
 8003e26:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8003e28:	687b      	ldr	r3, [r7, #4]
 8003e2a:	685b      	ldr	r3, [r3, #4]
 8003e2c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8003e2e:	2201      	movs	r2, #1
 8003e30:	697b      	ldr	r3, [r7, #20]
 8003e32:	fa02 f303 	lsl.w	r3, r2, r3
 8003e36:	43db      	mvns	r3, r3
 8003e38:	693a      	ldr	r2, [r7, #16]
 8003e3a:	4013      	ands	r3, r2
 8003e3c:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4u) << position);
 8003e3e:	683b      	ldr	r3, [r7, #0]
 8003e40:	685b      	ldr	r3, [r3, #4]
 8003e42:	091b      	lsrs	r3, r3, #4
 8003e44:	f003 0201 	and.w	r2, r3, #1
 8003e48:	697b      	ldr	r3, [r7, #20]
 8003e4a:	fa02 f303 	lsl.w	r3, r2, r3
 8003e4e:	693a      	ldr	r2, [r7, #16]
 8003e50:	4313      	orrs	r3, r2
 8003e52:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8003e54:	687b      	ldr	r3, [r7, #4]
 8003e56:	693a      	ldr	r2, [r7, #16]
 8003e58:	605a      	str	r2, [r3, #4]
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8003e5a:	687b      	ldr	r3, [r7, #4]
 8003e5c:	68db      	ldr	r3, [r3, #12]
 8003e5e:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 8003e60:	697b      	ldr	r3, [r7, #20]
 8003e62:	005b      	lsls	r3, r3, #1
 8003e64:	2203      	movs	r2, #3
 8003e66:	fa02 f303 	lsl.w	r3, r2, r3
 8003e6a:	43db      	mvns	r3, r3
 8003e6c:	693a      	ldr	r2, [r7, #16]
 8003e6e:	4013      	ands	r3, r2
 8003e70:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Pull) << (position * 2u));
 8003e72:	683b      	ldr	r3, [r7, #0]
 8003e74:	689a      	ldr	r2, [r3, #8]
 8003e76:	697b      	ldr	r3, [r7, #20]
 8003e78:	005b      	lsls	r3, r3, #1
 8003e7a:	fa02 f303 	lsl.w	r3, r2, r3
 8003e7e:	693a      	ldr	r2, [r7, #16]
 8003e80:	4313      	orrs	r3, r2
 8003e82:	613b      	str	r3, [r7, #16]
      GPIOx->PUPDR = temp;
 8003e84:	687b      	ldr	r3, [r7, #4]
 8003e86:	693a      	ldr	r2, [r7, #16]
 8003e88:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8003e8a:	683b      	ldr	r3, [r7, #0]
 8003e8c:	685b      	ldr	r3, [r3, #4]
 8003e8e:	2b02      	cmp	r3, #2
 8003e90:	d003      	beq.n	8003e9a <HAL_GPIO_Init+0xea>
 8003e92:	683b      	ldr	r3, [r7, #0]
 8003e94:	685b      	ldr	r3, [r3, #4]
 8003e96:	2b12      	cmp	r3, #18
 8003e98:	d123      	bne.n	8003ee2 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8003e9a:	697b      	ldr	r3, [r7, #20]
 8003e9c:	08da      	lsrs	r2, r3, #3
 8003e9e:	687b      	ldr	r3, [r7, #4]
 8003ea0:	3208      	adds	r2, #8
 8003ea2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003ea6:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8003ea8:	697b      	ldr	r3, [r7, #20]
 8003eaa:	f003 0307 	and.w	r3, r3, #7
 8003eae:	009b      	lsls	r3, r3, #2
 8003eb0:	220f      	movs	r2, #15
 8003eb2:	fa02 f303 	lsl.w	r3, r2, r3
 8003eb6:	43db      	mvns	r3, r3
 8003eb8:	693a      	ldr	r2, [r7, #16]
 8003eba:	4013      	ands	r3, r2
 8003ebc:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8003ebe:	683b      	ldr	r3, [r7, #0]
 8003ec0:	691a      	ldr	r2, [r3, #16]
 8003ec2:	697b      	ldr	r3, [r7, #20]
 8003ec4:	f003 0307 	and.w	r3, r3, #7
 8003ec8:	009b      	lsls	r3, r3, #2
 8003eca:	fa02 f303 	lsl.w	r3, r2, r3
 8003ece:	693a      	ldr	r2, [r7, #16]
 8003ed0:	4313      	orrs	r3, r2
 8003ed2:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8003ed4:	697b      	ldr	r3, [r7, #20]
 8003ed6:	08da      	lsrs	r2, r3, #3
 8003ed8:	687b      	ldr	r3, [r7, #4]
 8003eda:	3208      	adds	r2, #8
 8003edc:	6939      	ldr	r1, [r7, #16]
 8003ede:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8003ee2:	687b      	ldr	r3, [r7, #4]
 8003ee4:	681b      	ldr	r3, [r3, #0]
 8003ee6:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8003ee8:	697b      	ldr	r3, [r7, #20]
 8003eea:	005b      	lsls	r3, r3, #1
 8003eec:	2203      	movs	r2, #3
 8003eee:	fa02 f303 	lsl.w	r3, r2, r3
 8003ef2:	43db      	mvns	r3, r3
 8003ef4:	693a      	ldr	r2, [r7, #16]
 8003ef6:	4013      	ands	r3, r2
 8003ef8:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8003efa:	683b      	ldr	r3, [r7, #0]
 8003efc:	685b      	ldr	r3, [r3, #4]
 8003efe:	f003 0203 	and.w	r2, r3, #3
 8003f02:	697b      	ldr	r3, [r7, #20]
 8003f04:	005b      	lsls	r3, r3, #1
 8003f06:	fa02 f303 	lsl.w	r3, r2, r3
 8003f0a:	693a      	ldr	r2, [r7, #16]
 8003f0c:	4313      	orrs	r3, r2
 8003f0e:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8003f10:	687b      	ldr	r3, [r7, #4]
 8003f12:	693a      	ldr	r2, [r7, #16]
 8003f14:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8003f16:	683b      	ldr	r3, [r7, #0]
 8003f18:	685b      	ldr	r3, [r3, #4]
 8003f1a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003f1e:	2b00      	cmp	r3, #0
 8003f20:	f000 80b2 	beq.w	8004088 <HAL_GPIO_Init+0x2d8>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003f24:	4b61      	ldr	r3, [pc, #388]	; (80040ac <HAL_GPIO_Init+0x2fc>)
 8003f26:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003f28:	4a60      	ldr	r2, [pc, #384]	; (80040ac <HAL_GPIO_Init+0x2fc>)
 8003f2a:	f043 0301 	orr.w	r3, r3, #1
 8003f2e:	6613      	str	r3, [r2, #96]	; 0x60
 8003f30:	4b5e      	ldr	r3, [pc, #376]	; (80040ac <HAL_GPIO_Init+0x2fc>)
 8003f32:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003f34:	f003 0301 	and.w	r3, r3, #1
 8003f38:	60bb      	str	r3, [r7, #8]
 8003f3a:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8003f3c:	4a5c      	ldr	r2, [pc, #368]	; (80040b0 <HAL_GPIO_Init+0x300>)
 8003f3e:	697b      	ldr	r3, [r7, #20]
 8003f40:	089b      	lsrs	r3, r3, #2
 8003f42:	3302      	adds	r3, #2
 8003f44:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003f48:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8003f4a:	697b      	ldr	r3, [r7, #20]
 8003f4c:	f003 0303 	and.w	r3, r3, #3
 8003f50:	009b      	lsls	r3, r3, #2
 8003f52:	220f      	movs	r2, #15
 8003f54:	fa02 f303 	lsl.w	r3, r2, r3
 8003f58:	43db      	mvns	r3, r3
 8003f5a:	693a      	ldr	r2, [r7, #16]
 8003f5c:	4013      	ands	r3, r2
 8003f5e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8003f60:	687b      	ldr	r3, [r7, #4]
 8003f62:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 8003f66:	d02b      	beq.n	8003fc0 <HAL_GPIO_Init+0x210>
 8003f68:	687b      	ldr	r3, [r7, #4]
 8003f6a:	4a52      	ldr	r2, [pc, #328]	; (80040b4 <HAL_GPIO_Init+0x304>)
 8003f6c:	4293      	cmp	r3, r2
 8003f6e:	d025      	beq.n	8003fbc <HAL_GPIO_Init+0x20c>
 8003f70:	687b      	ldr	r3, [r7, #4]
 8003f72:	4a51      	ldr	r2, [pc, #324]	; (80040b8 <HAL_GPIO_Init+0x308>)
 8003f74:	4293      	cmp	r3, r2
 8003f76:	d01f      	beq.n	8003fb8 <HAL_GPIO_Init+0x208>
 8003f78:	687b      	ldr	r3, [r7, #4]
 8003f7a:	4a50      	ldr	r2, [pc, #320]	; (80040bc <HAL_GPIO_Init+0x30c>)
 8003f7c:	4293      	cmp	r3, r2
 8003f7e:	d019      	beq.n	8003fb4 <HAL_GPIO_Init+0x204>
 8003f80:	687b      	ldr	r3, [r7, #4]
 8003f82:	4a4f      	ldr	r2, [pc, #316]	; (80040c0 <HAL_GPIO_Init+0x310>)
 8003f84:	4293      	cmp	r3, r2
 8003f86:	d013      	beq.n	8003fb0 <HAL_GPIO_Init+0x200>
 8003f88:	687b      	ldr	r3, [r7, #4]
 8003f8a:	4a4e      	ldr	r2, [pc, #312]	; (80040c4 <HAL_GPIO_Init+0x314>)
 8003f8c:	4293      	cmp	r3, r2
 8003f8e:	d00d      	beq.n	8003fac <HAL_GPIO_Init+0x1fc>
 8003f90:	687b      	ldr	r3, [r7, #4]
 8003f92:	4a4d      	ldr	r2, [pc, #308]	; (80040c8 <HAL_GPIO_Init+0x318>)
 8003f94:	4293      	cmp	r3, r2
 8003f96:	d007      	beq.n	8003fa8 <HAL_GPIO_Init+0x1f8>
 8003f98:	687b      	ldr	r3, [r7, #4]
 8003f9a:	4a4c      	ldr	r2, [pc, #304]	; (80040cc <HAL_GPIO_Init+0x31c>)
 8003f9c:	4293      	cmp	r3, r2
 8003f9e:	d101      	bne.n	8003fa4 <HAL_GPIO_Init+0x1f4>
 8003fa0:	2307      	movs	r3, #7
 8003fa2:	e00e      	b.n	8003fc2 <HAL_GPIO_Init+0x212>
 8003fa4:	2308      	movs	r3, #8
 8003fa6:	e00c      	b.n	8003fc2 <HAL_GPIO_Init+0x212>
 8003fa8:	2306      	movs	r3, #6
 8003faa:	e00a      	b.n	8003fc2 <HAL_GPIO_Init+0x212>
 8003fac:	2305      	movs	r3, #5
 8003fae:	e008      	b.n	8003fc2 <HAL_GPIO_Init+0x212>
 8003fb0:	2304      	movs	r3, #4
 8003fb2:	e006      	b.n	8003fc2 <HAL_GPIO_Init+0x212>
 8003fb4:	2303      	movs	r3, #3
 8003fb6:	e004      	b.n	8003fc2 <HAL_GPIO_Init+0x212>
 8003fb8:	2302      	movs	r3, #2
 8003fba:	e002      	b.n	8003fc2 <HAL_GPIO_Init+0x212>
 8003fbc:	2301      	movs	r3, #1
 8003fbe:	e000      	b.n	8003fc2 <HAL_GPIO_Init+0x212>
 8003fc0:	2300      	movs	r3, #0
 8003fc2:	697a      	ldr	r2, [r7, #20]
 8003fc4:	f002 0203 	and.w	r2, r2, #3
 8003fc8:	0092      	lsls	r2, r2, #2
 8003fca:	4093      	lsls	r3, r2
 8003fcc:	693a      	ldr	r2, [r7, #16]
 8003fce:	4313      	orrs	r3, r2
 8003fd0:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8003fd2:	4937      	ldr	r1, [pc, #220]	; (80040b0 <HAL_GPIO_Init+0x300>)
 8003fd4:	697b      	ldr	r3, [r7, #20]
 8003fd6:	089b      	lsrs	r3, r3, #2
 8003fd8:	3302      	adds	r3, #2
 8003fda:	693a      	ldr	r2, [r7, #16]
 8003fdc:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 8003fe0:	4b3b      	ldr	r3, [pc, #236]	; (80040d0 <HAL_GPIO_Init+0x320>)
 8003fe2:	681b      	ldr	r3, [r3, #0]
 8003fe4:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003fe6:	68fb      	ldr	r3, [r7, #12]
 8003fe8:	43db      	mvns	r3, r3
 8003fea:	693a      	ldr	r2, [r7, #16]
 8003fec:	4013      	ands	r3, r2
 8003fee:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8003ff0:	683b      	ldr	r3, [r7, #0]
 8003ff2:	685b      	ldr	r3, [r3, #4]
 8003ff4:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003ff8:	2b00      	cmp	r3, #0
 8003ffa:	d003      	beq.n	8004004 <HAL_GPIO_Init+0x254>
        {
          temp |= iocurrent;
 8003ffc:	693a      	ldr	r2, [r7, #16]
 8003ffe:	68fb      	ldr	r3, [r7, #12]
 8004000:	4313      	orrs	r3, r2
 8004002:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8004004:	4a32      	ldr	r2, [pc, #200]	; (80040d0 <HAL_GPIO_Init+0x320>)
 8004006:	693b      	ldr	r3, [r7, #16]
 8004008:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR1;
 800400a:	4b31      	ldr	r3, [pc, #196]	; (80040d0 <HAL_GPIO_Init+0x320>)
 800400c:	685b      	ldr	r3, [r3, #4]
 800400e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8004010:	68fb      	ldr	r3, [r7, #12]
 8004012:	43db      	mvns	r3, r3
 8004014:	693a      	ldr	r2, [r7, #16]
 8004016:	4013      	ands	r3, r2
 8004018:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 800401a:	683b      	ldr	r3, [r7, #0]
 800401c:	685b      	ldr	r3, [r3, #4]
 800401e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004022:	2b00      	cmp	r3, #0
 8004024:	d003      	beq.n	800402e <HAL_GPIO_Init+0x27e>
        {
          temp |= iocurrent;
 8004026:	693a      	ldr	r2, [r7, #16]
 8004028:	68fb      	ldr	r3, [r7, #12]
 800402a:	4313      	orrs	r3, r2
 800402c:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 800402e:	4a28      	ldr	r2, [pc, #160]	; (80040d0 <HAL_GPIO_Init+0x320>)
 8004030:	693b      	ldr	r3, [r7, #16]
 8004032:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8004034:	4b26      	ldr	r3, [pc, #152]	; (80040d0 <HAL_GPIO_Init+0x320>)
 8004036:	689b      	ldr	r3, [r3, #8]
 8004038:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800403a:	68fb      	ldr	r3, [r7, #12]
 800403c:	43db      	mvns	r3, r3
 800403e:	693a      	ldr	r2, [r7, #16]
 8004040:	4013      	ands	r3, r2
 8004042:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8004044:	683b      	ldr	r3, [r7, #0]
 8004046:	685b      	ldr	r3, [r3, #4]
 8004048:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800404c:	2b00      	cmp	r3, #0
 800404e:	d003      	beq.n	8004058 <HAL_GPIO_Init+0x2a8>
        {
          temp |= iocurrent;
 8004050:	693a      	ldr	r2, [r7, #16]
 8004052:	68fb      	ldr	r3, [r7, #12]
 8004054:	4313      	orrs	r3, r2
 8004056:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8004058:	4a1d      	ldr	r2, [pc, #116]	; (80040d0 <HAL_GPIO_Init+0x320>)
 800405a:	693b      	ldr	r3, [r7, #16]
 800405c:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 800405e:	4b1c      	ldr	r3, [pc, #112]	; (80040d0 <HAL_GPIO_Init+0x320>)
 8004060:	68db      	ldr	r3, [r3, #12]
 8004062:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8004064:	68fb      	ldr	r3, [r7, #12]
 8004066:	43db      	mvns	r3, r3
 8004068:	693a      	ldr	r2, [r7, #16]
 800406a:	4013      	ands	r3, r2
 800406c:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 800406e:	683b      	ldr	r3, [r7, #0]
 8004070:	685b      	ldr	r3, [r3, #4]
 8004072:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8004076:	2b00      	cmp	r3, #0
 8004078:	d003      	beq.n	8004082 <HAL_GPIO_Init+0x2d2>
        {
          temp |= iocurrent;
 800407a:	693a      	ldr	r2, [r7, #16]
 800407c:	68fb      	ldr	r3, [r7, #12]
 800407e:	4313      	orrs	r3, r2
 8004080:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8004082:	4a13      	ldr	r2, [pc, #76]	; (80040d0 <HAL_GPIO_Init+0x320>)
 8004084:	693b      	ldr	r3, [r7, #16]
 8004086:	60d3      	str	r3, [r2, #12]
      }
    }

    position++;
 8004088:	697b      	ldr	r3, [r7, #20]
 800408a:	3301      	adds	r3, #1
 800408c:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800408e:	683b      	ldr	r3, [r7, #0]
 8004090:	681a      	ldr	r2, [r3, #0]
 8004092:	697b      	ldr	r3, [r7, #20]
 8004094:	fa22 f303 	lsr.w	r3, r2, r3
 8004098:	2b00      	cmp	r3, #0
 800409a:	f47f ae91 	bne.w	8003dc0 <HAL_GPIO_Init+0x10>
  }
}
 800409e:	bf00      	nop
 80040a0:	bf00      	nop
 80040a2:	371c      	adds	r7, #28
 80040a4:	46bd      	mov	sp, r7
 80040a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040aa:	4770      	bx	lr
 80040ac:	40021000 	.word	0x40021000
 80040b0:	40010000 	.word	0x40010000
 80040b4:	48000400 	.word	0x48000400
 80040b8:	48000800 	.word	0x48000800
 80040bc:	48000c00 	.word	0x48000c00
 80040c0:	48001000 	.word	0x48001000
 80040c4:	48001400 	.word	0x48001400
 80040c8:	48001800 	.word	0x48001800
 80040cc:	48001c00 	.word	0x48001c00
 80040d0:	40010400 	.word	0x40010400

080040d4 <HAL_GPIO_DeInit>:
  * @param  GPIO_Pin specifies the port bit to be written.
  *         This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_DeInit(GPIO_TypeDef  *GPIOx, uint32_t GPIO_Pin)
{
 80040d4:	b480      	push	{r7}
 80040d6:	b087      	sub	sp, #28
 80040d8:	af00      	add	r7, sp, #0
 80040da:	6078      	str	r0, [r7, #4]
 80040dc:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80040de:	2300      	movs	r3, #0
 80040e0:	617b      	str	r3, [r7, #20]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* Configure the port pins */
  while ((GPIO_Pin >> position) != 0x00u)
 80040e2:	e0c9      	b.n	8004278 <HAL_GPIO_DeInit+0x1a4>
  {
    /* Get current io position */
    iocurrent = (GPIO_Pin) & (1uL << position);
 80040e4:	2201      	movs	r2, #1
 80040e6:	697b      	ldr	r3, [r7, #20]
 80040e8:	fa02 f303 	lsl.w	r3, r2, r3
 80040ec:	683a      	ldr	r2, [r7, #0]
 80040ee:	4013      	ands	r3, r2
 80040f0:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00u)
 80040f2:	693b      	ldr	r3, [r7, #16]
 80040f4:	2b00      	cmp	r3, #0
 80040f6:	f000 80bc 	beq.w	8004272 <HAL_GPIO_DeInit+0x19e>
    {
      /*------------------------- EXTI Mode Configuration --------------------*/
      /* Clear the External Interrupt or Event for the current IO */

      tmp = SYSCFG->EXTICR[position >> 2u];
 80040fa:	4a66      	ldr	r2, [pc, #408]	; (8004294 <HAL_GPIO_DeInit+0x1c0>)
 80040fc:	697b      	ldr	r3, [r7, #20]
 80040fe:	089b      	lsrs	r3, r3, #2
 8004100:	3302      	adds	r3, #2
 8004102:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004106:	60fb      	str	r3, [r7, #12]
      tmp &= (0x0FuL << (4u * (position & 0x03u)));
 8004108:	697b      	ldr	r3, [r7, #20]
 800410a:	f003 0303 	and.w	r3, r3, #3
 800410e:	009b      	lsls	r3, r3, #2
 8004110:	220f      	movs	r2, #15
 8004112:	fa02 f303 	lsl.w	r3, r2, r3
 8004116:	68fa      	ldr	r2, [r7, #12]
 8004118:	4013      	ands	r3, r2
 800411a:	60fb      	str	r3, [r7, #12]
      if (tmp == (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u))))
 800411c:	687b      	ldr	r3, [r7, #4]
 800411e:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 8004122:	d02b      	beq.n	800417c <HAL_GPIO_DeInit+0xa8>
 8004124:	687b      	ldr	r3, [r7, #4]
 8004126:	4a5c      	ldr	r2, [pc, #368]	; (8004298 <HAL_GPIO_DeInit+0x1c4>)
 8004128:	4293      	cmp	r3, r2
 800412a:	d025      	beq.n	8004178 <HAL_GPIO_DeInit+0xa4>
 800412c:	687b      	ldr	r3, [r7, #4]
 800412e:	4a5b      	ldr	r2, [pc, #364]	; (800429c <HAL_GPIO_DeInit+0x1c8>)
 8004130:	4293      	cmp	r3, r2
 8004132:	d01f      	beq.n	8004174 <HAL_GPIO_DeInit+0xa0>
 8004134:	687b      	ldr	r3, [r7, #4]
 8004136:	4a5a      	ldr	r2, [pc, #360]	; (80042a0 <HAL_GPIO_DeInit+0x1cc>)
 8004138:	4293      	cmp	r3, r2
 800413a:	d019      	beq.n	8004170 <HAL_GPIO_DeInit+0x9c>
 800413c:	687b      	ldr	r3, [r7, #4]
 800413e:	4a59      	ldr	r2, [pc, #356]	; (80042a4 <HAL_GPIO_DeInit+0x1d0>)
 8004140:	4293      	cmp	r3, r2
 8004142:	d013      	beq.n	800416c <HAL_GPIO_DeInit+0x98>
 8004144:	687b      	ldr	r3, [r7, #4]
 8004146:	4a58      	ldr	r2, [pc, #352]	; (80042a8 <HAL_GPIO_DeInit+0x1d4>)
 8004148:	4293      	cmp	r3, r2
 800414a:	d00d      	beq.n	8004168 <HAL_GPIO_DeInit+0x94>
 800414c:	687b      	ldr	r3, [r7, #4]
 800414e:	4a57      	ldr	r2, [pc, #348]	; (80042ac <HAL_GPIO_DeInit+0x1d8>)
 8004150:	4293      	cmp	r3, r2
 8004152:	d007      	beq.n	8004164 <HAL_GPIO_DeInit+0x90>
 8004154:	687b      	ldr	r3, [r7, #4]
 8004156:	4a56      	ldr	r2, [pc, #344]	; (80042b0 <HAL_GPIO_DeInit+0x1dc>)
 8004158:	4293      	cmp	r3, r2
 800415a:	d101      	bne.n	8004160 <HAL_GPIO_DeInit+0x8c>
 800415c:	2307      	movs	r3, #7
 800415e:	e00e      	b.n	800417e <HAL_GPIO_DeInit+0xaa>
 8004160:	2308      	movs	r3, #8
 8004162:	e00c      	b.n	800417e <HAL_GPIO_DeInit+0xaa>
 8004164:	2306      	movs	r3, #6
 8004166:	e00a      	b.n	800417e <HAL_GPIO_DeInit+0xaa>
 8004168:	2305      	movs	r3, #5
 800416a:	e008      	b.n	800417e <HAL_GPIO_DeInit+0xaa>
 800416c:	2304      	movs	r3, #4
 800416e:	e006      	b.n	800417e <HAL_GPIO_DeInit+0xaa>
 8004170:	2303      	movs	r3, #3
 8004172:	e004      	b.n	800417e <HAL_GPIO_DeInit+0xaa>
 8004174:	2302      	movs	r3, #2
 8004176:	e002      	b.n	800417e <HAL_GPIO_DeInit+0xaa>
 8004178:	2301      	movs	r3, #1
 800417a:	e000      	b.n	800417e <HAL_GPIO_DeInit+0xaa>
 800417c:	2300      	movs	r3, #0
 800417e:	697a      	ldr	r2, [r7, #20]
 8004180:	f002 0203 	and.w	r2, r2, #3
 8004184:	0092      	lsls	r2, r2, #2
 8004186:	4093      	lsls	r3, r2
 8004188:	68fa      	ldr	r2, [r7, #12]
 800418a:	429a      	cmp	r2, r3
 800418c:	d132      	bne.n	80041f4 <HAL_GPIO_DeInit+0x120>
      {
        /* Clear EXTI line configuration */
        EXTI->IMR1 &= ~(iocurrent);
 800418e:	4b49      	ldr	r3, [pc, #292]	; (80042b4 <HAL_GPIO_DeInit+0x1e0>)
 8004190:	681a      	ldr	r2, [r3, #0]
 8004192:	693b      	ldr	r3, [r7, #16]
 8004194:	43db      	mvns	r3, r3
 8004196:	4947      	ldr	r1, [pc, #284]	; (80042b4 <HAL_GPIO_DeInit+0x1e0>)
 8004198:	4013      	ands	r3, r2
 800419a:	600b      	str	r3, [r1, #0]
        EXTI->EMR1 &= ~(iocurrent);
 800419c:	4b45      	ldr	r3, [pc, #276]	; (80042b4 <HAL_GPIO_DeInit+0x1e0>)
 800419e:	685a      	ldr	r2, [r3, #4]
 80041a0:	693b      	ldr	r3, [r7, #16]
 80041a2:	43db      	mvns	r3, r3
 80041a4:	4943      	ldr	r1, [pc, #268]	; (80042b4 <HAL_GPIO_DeInit+0x1e0>)
 80041a6:	4013      	ands	r3, r2
 80041a8:	604b      	str	r3, [r1, #4]

        /* Clear Rising Falling edge configuration */
        EXTI->RTSR1 &= ~(iocurrent);
 80041aa:	4b42      	ldr	r3, [pc, #264]	; (80042b4 <HAL_GPIO_DeInit+0x1e0>)
 80041ac:	689a      	ldr	r2, [r3, #8]
 80041ae:	693b      	ldr	r3, [r7, #16]
 80041b0:	43db      	mvns	r3, r3
 80041b2:	4940      	ldr	r1, [pc, #256]	; (80042b4 <HAL_GPIO_DeInit+0x1e0>)
 80041b4:	4013      	ands	r3, r2
 80041b6:	608b      	str	r3, [r1, #8]
        EXTI->FTSR1 &= ~(iocurrent);
 80041b8:	4b3e      	ldr	r3, [pc, #248]	; (80042b4 <HAL_GPIO_DeInit+0x1e0>)
 80041ba:	68da      	ldr	r2, [r3, #12]
 80041bc:	693b      	ldr	r3, [r7, #16]
 80041be:	43db      	mvns	r3, r3
 80041c0:	493c      	ldr	r1, [pc, #240]	; (80042b4 <HAL_GPIO_DeInit+0x1e0>)
 80041c2:	4013      	ands	r3, r2
 80041c4:	60cb      	str	r3, [r1, #12]

        tmp = 0x0FuL << (4u * (position & 0x03u));
 80041c6:	697b      	ldr	r3, [r7, #20]
 80041c8:	f003 0303 	and.w	r3, r3, #3
 80041cc:	009b      	lsls	r3, r3, #2
 80041ce:	220f      	movs	r2, #15
 80041d0:	fa02 f303 	lsl.w	r3, r2, r3
 80041d4:	60fb      	str	r3, [r7, #12]
        SYSCFG->EXTICR[position >> 2u] &= ~tmp;
 80041d6:	4a2f      	ldr	r2, [pc, #188]	; (8004294 <HAL_GPIO_DeInit+0x1c0>)
 80041d8:	697b      	ldr	r3, [r7, #20]
 80041da:	089b      	lsrs	r3, r3, #2
 80041dc:	3302      	adds	r3, #2
 80041de:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 80041e2:	68fb      	ldr	r3, [r7, #12]
 80041e4:	43da      	mvns	r2, r3
 80041e6:	482b      	ldr	r0, [pc, #172]	; (8004294 <HAL_GPIO_DeInit+0x1c0>)
 80041e8:	697b      	ldr	r3, [r7, #20]
 80041ea:	089b      	lsrs	r3, r3, #2
 80041ec:	400a      	ands	r2, r1
 80041ee:	3302      	adds	r3, #2
 80041f0:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
      }

      /*------------------------- GPIO Mode Configuration --------------------*/
      /* Configure IO in Analog Mode */
      GPIOx->MODER |= (GPIO_MODER_MODE0 << (position * 2u));
 80041f4:	687b      	ldr	r3, [r7, #4]
 80041f6:	681a      	ldr	r2, [r3, #0]
 80041f8:	697b      	ldr	r3, [r7, #20]
 80041fa:	005b      	lsls	r3, r3, #1
 80041fc:	2103      	movs	r1, #3
 80041fe:	fa01 f303 	lsl.w	r3, r1, r3
 8004202:	431a      	orrs	r2, r3
 8004204:	687b      	ldr	r3, [r7, #4]
 8004206:	601a      	str	r2, [r3, #0]

      /* Configure the default Alternate Function in current IO */
      GPIOx->AFR[position >> 3u] &= ~(0xFu << ((position & 0x07u) * 4u)) ;
 8004208:	697b      	ldr	r3, [r7, #20]
 800420a:	08da      	lsrs	r2, r3, #3
 800420c:	687b      	ldr	r3, [r7, #4]
 800420e:	3208      	adds	r2, #8
 8004210:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8004214:	697b      	ldr	r3, [r7, #20]
 8004216:	f003 0307 	and.w	r3, r3, #7
 800421a:	009b      	lsls	r3, r3, #2
 800421c:	220f      	movs	r2, #15
 800421e:	fa02 f303 	lsl.w	r3, r2, r3
 8004222:	43db      	mvns	r3, r3
 8004224:	697a      	ldr	r2, [r7, #20]
 8004226:	08d2      	lsrs	r2, r2, #3
 8004228:	4019      	ands	r1, r3
 800422a:	687b      	ldr	r3, [r7, #4]
 800422c:	3208      	adds	r2, #8
 800422e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

      /* Configure the default value for IO Speed */
      GPIOx->OSPEEDR &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8004232:	687b      	ldr	r3, [r7, #4]
 8004234:	689a      	ldr	r2, [r3, #8]
 8004236:	697b      	ldr	r3, [r7, #20]
 8004238:	005b      	lsls	r3, r3, #1
 800423a:	2103      	movs	r1, #3
 800423c:	fa01 f303 	lsl.w	r3, r1, r3
 8004240:	43db      	mvns	r3, r3
 8004242:	401a      	ands	r2, r3
 8004244:	687b      	ldr	r3, [r7, #4]
 8004246:	609a      	str	r2, [r3, #8]

      /* Configure the default value IO Output Type */
      GPIOx->OTYPER  &= ~(GPIO_OTYPER_OT0 << position) ;
 8004248:	687b      	ldr	r3, [r7, #4]
 800424a:	685a      	ldr	r2, [r3, #4]
 800424c:	2101      	movs	r1, #1
 800424e:	697b      	ldr	r3, [r7, #20]
 8004250:	fa01 f303 	lsl.w	r3, r1, r3
 8004254:	43db      	mvns	r3, r3
 8004256:	401a      	ands	r2, r3
 8004258:	687b      	ldr	r3, [r7, #4]
 800425a:	605a      	str	r2, [r3, #4]

      /* Deactivate the Pull-up and Pull-down resistor for the current IO */
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 800425c:	687b      	ldr	r3, [r7, #4]
 800425e:	68da      	ldr	r2, [r3, #12]
 8004260:	697b      	ldr	r3, [r7, #20]
 8004262:	005b      	lsls	r3, r3, #1
 8004264:	2103      	movs	r1, #3
 8004266:	fa01 f303 	lsl.w	r3, r1, r3
 800426a:	43db      	mvns	r3, r3
 800426c:	401a      	ands	r2, r3
 800426e:	687b      	ldr	r3, [r7, #4]
 8004270:	60da      	str	r2, [r3, #12]
      /* Deactivate the Control bit of Analog mode for the current IO */
      GPIOx->ASCR &= ~(GPIO_ASCR_ASC0<< position);
#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */
    }

    position++;
 8004272:	697b      	ldr	r3, [r7, #20]
 8004274:	3301      	adds	r3, #1
 8004276:	617b      	str	r3, [r7, #20]
  while ((GPIO_Pin >> position) != 0x00u)
 8004278:	683a      	ldr	r2, [r7, #0]
 800427a:	697b      	ldr	r3, [r7, #20]
 800427c:	fa22 f303 	lsr.w	r3, r2, r3
 8004280:	2b00      	cmp	r3, #0
 8004282:	f47f af2f 	bne.w	80040e4 <HAL_GPIO_DeInit+0x10>
  }
}
 8004286:	bf00      	nop
 8004288:	bf00      	nop
 800428a:	371c      	adds	r7, #28
 800428c:	46bd      	mov	sp, r7
 800428e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004292:	4770      	bx	lr
 8004294:	40010000 	.word	0x40010000
 8004298:	48000400 	.word	0x48000400
 800429c:	48000800 	.word	0x48000800
 80042a0:	48000c00 	.word	0x48000c00
 80042a4:	48001000 	.word	0x48001000
 80042a8:	48001400 	.word	0x48001400
 80042ac:	48001800 	.word	0x48001800
 80042b0:	48001c00 	.word	0x48001c00
 80042b4:	40010400 	.word	0x40010400

080042b8 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80042b8:	b480      	push	{r7}
 80042ba:	b085      	sub	sp, #20
 80042bc:	af00      	add	r7, sp, #0
 80042be:	6078      	str	r0, [r7, #4]
 80042c0:	460b      	mov	r3, r1
 80042c2:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00u)
 80042c4:	687b      	ldr	r3, [r7, #4]
 80042c6:	691a      	ldr	r2, [r3, #16]
 80042c8:	887b      	ldrh	r3, [r7, #2]
 80042ca:	4013      	ands	r3, r2
 80042cc:	2b00      	cmp	r3, #0
 80042ce:	d002      	beq.n	80042d6 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 80042d0:	2301      	movs	r3, #1
 80042d2:	73fb      	strb	r3, [r7, #15]
 80042d4:	e001      	b.n	80042da <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 80042d6:	2300      	movs	r3, #0
 80042d8:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 80042da:	7bfb      	ldrb	r3, [r7, #15]
}
 80042dc:	4618      	mov	r0, r3
 80042de:	3714      	adds	r7, #20
 80042e0:	46bd      	mov	sp, r7
 80042e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042e6:	4770      	bx	lr

080042e8 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80042e8:	b480      	push	{r7}
 80042ea:	b083      	sub	sp, #12
 80042ec:	af00      	add	r7, sp, #0
 80042ee:	6078      	str	r0, [r7, #4]
 80042f0:	460b      	mov	r3, r1
 80042f2:	807b      	strh	r3, [r7, #2]
 80042f4:	4613      	mov	r3, r2
 80042f6:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80042f8:	787b      	ldrb	r3, [r7, #1]
 80042fa:	2b00      	cmp	r3, #0
 80042fc:	d003      	beq.n	8004306 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 80042fe:	887a      	ldrh	r2, [r7, #2]
 8004300:	687b      	ldr	r3, [r7, #4]
 8004302:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8004304:	e002      	b.n	800430c <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8004306:	887a      	ldrh	r2, [r7, #2]
 8004308:	687b      	ldr	r3, [r7, #4]
 800430a:	629a      	str	r2, [r3, #40]	; 0x28
}
 800430c:	bf00      	nop
 800430e:	370c      	adds	r7, #12
 8004310:	46bd      	mov	sp, r7
 8004312:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004316:	4770      	bx	lr

08004318 <HAL_GPIO_TogglePin>:
  * @param  GPIOx where x can be (A..H) to select the GPIO peripheral for STM32L4 family
  * @param  GPIO_Pin specifies the pin to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8004318:	b480      	push	{r7}
 800431a:	b085      	sub	sp, #20
 800431c:	af00      	add	r7, sp, #0
 800431e:	6078      	str	r0, [r7, #4]
 8004320:	460b      	mov	r3, r1
 8004322:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Ouput Data Register value */
  odr = GPIOx->ODR;
 8004324:	687b      	ldr	r3, [r7, #4]
 8004326:	695b      	ldr	r3, [r3, #20]
 8004328:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 800432a:	887a      	ldrh	r2, [r7, #2]
 800432c:	68fb      	ldr	r3, [r7, #12]
 800432e:	4013      	ands	r3, r2
 8004330:	041a      	lsls	r2, r3, #16
 8004332:	68fb      	ldr	r3, [r7, #12]
 8004334:	43d9      	mvns	r1, r3
 8004336:	887b      	ldrh	r3, [r7, #2]
 8004338:	400b      	ands	r3, r1
 800433a:	431a      	orrs	r2, r3
 800433c:	687b      	ldr	r3, [r7, #4]
 800433e:	619a      	str	r2, [r3, #24]
}
 8004340:	bf00      	nop
 8004342:	3714      	adds	r7, #20
 8004344:	46bd      	mov	sp, r7
 8004346:	f85d 7b04 	ldr.w	r7, [sp], #4
 800434a:	4770      	bx	lr

0800434c <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 800434c:	b580      	push	{r7, lr}
 800434e:	b082      	sub	sp, #8
 8004350:	af00      	add	r7, sp, #0
 8004352:	4603      	mov	r3, r0
 8004354:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 8004356:	4b08      	ldr	r3, [pc, #32]	; (8004378 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8004358:	695a      	ldr	r2, [r3, #20]
 800435a:	88fb      	ldrh	r3, [r7, #6]
 800435c:	4013      	ands	r3, r2
 800435e:	2b00      	cmp	r3, #0
 8004360:	d006      	beq.n	8004370 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8004362:	4a05      	ldr	r2, [pc, #20]	; (8004378 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8004364:	88fb      	ldrh	r3, [r7, #6]
 8004366:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8004368:	88fb      	ldrh	r3, [r7, #6]
 800436a:	4618      	mov	r0, r3
 800436c:	f000 f806 	bl	800437c <HAL_GPIO_EXTI_Callback>
  }
}
 8004370:	bf00      	nop
 8004372:	3708      	adds	r7, #8
 8004374:	46bd      	mov	sp, r7
 8004376:	bd80      	pop	{r7, pc}
 8004378:	40010400 	.word	0x40010400

0800437c <HAL_GPIO_EXTI_Callback>:
  * @brief  EXTI line detection callback.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 800437c:	b480      	push	{r7}
 800437e:	b083      	sub	sp, #12
 8004380:	af00      	add	r7, sp, #0
 8004382:	4603      	mov	r3, r0
 8004384:	80fb      	strh	r3, [r7, #6]
  UNUSED(GPIO_Pin);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Callback could be implemented in the user file
   */
}
 8004386:	bf00      	nop
 8004388:	370c      	adds	r7, #12
 800438a:	46bd      	mov	sp, r7
 800438c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004390:	4770      	bx	lr

08004392 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8004392:	b580      	push	{r7, lr}
 8004394:	b082      	sub	sp, #8
 8004396:	af00      	add	r7, sp, #0
 8004398:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 800439a:	687b      	ldr	r3, [r7, #4]
 800439c:	2b00      	cmp	r3, #0
 800439e:	d101      	bne.n	80043a4 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80043a0:	2301      	movs	r3, #1
 80043a2:	e081      	b.n	80044a8 <HAL_I2C_Init+0x116>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80043a4:	687b      	ldr	r3, [r7, #4]
 80043a6:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80043aa:	b2db      	uxtb	r3, r3
 80043ac:	2b00      	cmp	r3, #0
 80043ae:	d106      	bne.n	80043be <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80043b0:	687b      	ldr	r3, [r7, #4]
 80043b2:	2200      	movs	r2, #0
 80043b4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 80043b8:	6878      	ldr	r0, [r7, #4]
 80043ba:	f7fd fcf5 	bl	8001da8 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80043be:	687b      	ldr	r3, [r7, #4]
 80043c0:	2224      	movs	r2, #36	; 0x24
 80043c2:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80043c6:	687b      	ldr	r3, [r7, #4]
 80043c8:	681b      	ldr	r3, [r3, #0]
 80043ca:	681a      	ldr	r2, [r3, #0]
 80043cc:	687b      	ldr	r3, [r7, #4]
 80043ce:	681b      	ldr	r3, [r3, #0]
 80043d0:	f022 0201 	bic.w	r2, r2, #1
 80043d4:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 80043d6:	687b      	ldr	r3, [r7, #4]
 80043d8:	685a      	ldr	r2, [r3, #4]
 80043da:	687b      	ldr	r3, [r7, #4]
 80043dc:	681b      	ldr	r3, [r3, #0]
 80043de:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 80043e2:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 80043e4:	687b      	ldr	r3, [r7, #4]
 80043e6:	681b      	ldr	r3, [r3, #0]
 80043e8:	689a      	ldr	r2, [r3, #8]
 80043ea:	687b      	ldr	r3, [r7, #4]
 80043ec:	681b      	ldr	r3, [r3, #0]
 80043ee:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 80043f2:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 80043f4:	687b      	ldr	r3, [r7, #4]
 80043f6:	68db      	ldr	r3, [r3, #12]
 80043f8:	2b01      	cmp	r3, #1
 80043fa:	d107      	bne.n	800440c <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 80043fc:	687b      	ldr	r3, [r7, #4]
 80043fe:	689a      	ldr	r2, [r3, #8]
 8004400:	687b      	ldr	r3, [r7, #4]
 8004402:	681b      	ldr	r3, [r3, #0]
 8004404:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8004408:	609a      	str	r2, [r3, #8]
 800440a:	e006      	b.n	800441a <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 800440c:	687b      	ldr	r3, [r7, #4]
 800440e:	689a      	ldr	r2, [r3, #8]
 8004410:	687b      	ldr	r3, [r7, #4]
 8004412:	681b      	ldr	r3, [r3, #0]
 8004414:	f442 4204 	orr.w	r2, r2, #33792	; 0x8400
 8004418:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 800441a:	687b      	ldr	r3, [r7, #4]
 800441c:	68db      	ldr	r3, [r3, #12]
 800441e:	2b02      	cmp	r3, #2
 8004420:	d104      	bne.n	800442c <HAL_I2C_Init+0x9a>
  {
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 8004422:	687b      	ldr	r3, [r7, #4]
 8004424:	681b      	ldr	r3, [r3, #0]
 8004426:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800442a:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 800442c:	687b      	ldr	r3, [r7, #4]
 800442e:	681b      	ldr	r3, [r3, #0]
 8004430:	685b      	ldr	r3, [r3, #4]
 8004432:	687a      	ldr	r2, [r7, #4]
 8004434:	6812      	ldr	r2, [r2, #0]
 8004436:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 800443a:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800443e:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8004440:	687b      	ldr	r3, [r7, #4]
 8004442:	681b      	ldr	r3, [r3, #0]
 8004444:	68da      	ldr	r2, [r3, #12]
 8004446:	687b      	ldr	r3, [r7, #4]
 8004448:	681b      	ldr	r3, [r3, #0]
 800444a:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 800444e:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | (hi2c->Init.OwnAddress2Masks << 8));
 8004450:	687b      	ldr	r3, [r7, #4]
 8004452:	691a      	ldr	r2, [r3, #16]
 8004454:	687b      	ldr	r3, [r7, #4]
 8004456:	695b      	ldr	r3, [r3, #20]
 8004458:	ea42 0103 	orr.w	r1, r2, r3
 800445c:	687b      	ldr	r3, [r7, #4]
 800445e:	699b      	ldr	r3, [r3, #24]
 8004460:	021a      	lsls	r2, r3, #8
 8004462:	687b      	ldr	r3, [r7, #4]
 8004464:	681b      	ldr	r3, [r3, #0]
 8004466:	430a      	orrs	r2, r1
 8004468:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 800446a:	687b      	ldr	r3, [r7, #4]
 800446c:	69d9      	ldr	r1, [r3, #28]
 800446e:	687b      	ldr	r3, [r7, #4]
 8004470:	6a1a      	ldr	r2, [r3, #32]
 8004472:	687b      	ldr	r3, [r7, #4]
 8004474:	681b      	ldr	r3, [r3, #0]
 8004476:	430a      	orrs	r2, r1
 8004478:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 800447a:	687b      	ldr	r3, [r7, #4]
 800447c:	681b      	ldr	r3, [r3, #0]
 800447e:	681a      	ldr	r2, [r3, #0]
 8004480:	687b      	ldr	r3, [r7, #4]
 8004482:	681b      	ldr	r3, [r3, #0]
 8004484:	f042 0201 	orr.w	r2, r2, #1
 8004488:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800448a:	687b      	ldr	r3, [r7, #4]
 800448c:	2200      	movs	r2, #0
 800448e:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8004490:	687b      	ldr	r3, [r7, #4]
 8004492:	2220      	movs	r2, #32
 8004494:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8004498:	687b      	ldr	r3, [r7, #4]
 800449a:	2200      	movs	r2, #0
 800449c:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 800449e:	687b      	ldr	r3, [r7, #4]
 80044a0:	2200      	movs	r2, #0
 80044a2:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  return HAL_OK;
 80044a6:	2300      	movs	r3, #0
}
 80044a8:	4618      	mov	r0, r3
 80044aa:	3708      	adds	r7, #8
 80044ac:	46bd      	mov	sp, r7
 80044ae:	bd80      	pop	{r7, pc}

080044b0 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 80044b0:	b480      	push	{r7}
 80044b2:	b083      	sub	sp, #12
 80044b4:	af00      	add	r7, sp, #0
 80044b6:	6078      	str	r0, [r7, #4]
 80044b8:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80044ba:	687b      	ldr	r3, [r7, #4]
 80044bc:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80044c0:	b2db      	uxtb	r3, r3
 80044c2:	2b20      	cmp	r3, #32
 80044c4:	d138      	bne.n	8004538 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80044c6:	687b      	ldr	r3, [r7, #4]
 80044c8:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80044cc:	2b01      	cmp	r3, #1
 80044ce:	d101      	bne.n	80044d4 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 80044d0:	2302      	movs	r3, #2
 80044d2:	e032      	b.n	800453a <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 80044d4:	687b      	ldr	r3, [r7, #4]
 80044d6:	2201      	movs	r2, #1
 80044d8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 80044dc:	687b      	ldr	r3, [r7, #4]
 80044de:	2224      	movs	r2, #36	; 0x24
 80044e0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 80044e4:	687b      	ldr	r3, [r7, #4]
 80044e6:	681b      	ldr	r3, [r3, #0]
 80044e8:	681a      	ldr	r2, [r3, #0]
 80044ea:	687b      	ldr	r3, [r7, #4]
 80044ec:	681b      	ldr	r3, [r3, #0]
 80044ee:	f022 0201 	bic.w	r2, r2, #1
 80044f2:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 80044f4:	687b      	ldr	r3, [r7, #4]
 80044f6:	681b      	ldr	r3, [r3, #0]
 80044f8:	681a      	ldr	r2, [r3, #0]
 80044fa:	687b      	ldr	r3, [r7, #4]
 80044fc:	681b      	ldr	r3, [r3, #0]
 80044fe:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8004502:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8004504:	687b      	ldr	r3, [r7, #4]
 8004506:	681b      	ldr	r3, [r3, #0]
 8004508:	6819      	ldr	r1, [r3, #0]
 800450a:	687b      	ldr	r3, [r7, #4]
 800450c:	681b      	ldr	r3, [r3, #0]
 800450e:	683a      	ldr	r2, [r7, #0]
 8004510:	430a      	orrs	r2, r1
 8004512:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8004514:	687b      	ldr	r3, [r7, #4]
 8004516:	681b      	ldr	r3, [r3, #0]
 8004518:	681a      	ldr	r2, [r3, #0]
 800451a:	687b      	ldr	r3, [r7, #4]
 800451c:	681b      	ldr	r3, [r3, #0]
 800451e:	f042 0201 	orr.w	r2, r2, #1
 8004522:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8004524:	687b      	ldr	r3, [r7, #4]
 8004526:	2220      	movs	r2, #32
 8004528:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800452c:	687b      	ldr	r3, [r7, #4]
 800452e:	2200      	movs	r2, #0
 8004530:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8004534:	2300      	movs	r3, #0
 8004536:	e000      	b.n	800453a <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8004538:	2302      	movs	r3, #2
  }
}
 800453a:	4618      	mov	r0, r3
 800453c:	370c      	adds	r7, #12
 800453e:	46bd      	mov	sp, r7
 8004540:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004544:	4770      	bx	lr

08004546 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8004546:	b480      	push	{r7}
 8004548:	b085      	sub	sp, #20
 800454a:	af00      	add	r7, sp, #0
 800454c:	6078      	str	r0, [r7, #4]
 800454e:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004550:	687b      	ldr	r3, [r7, #4]
 8004552:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8004556:	b2db      	uxtb	r3, r3
 8004558:	2b20      	cmp	r3, #32
 800455a:	d139      	bne.n	80045d0 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800455c:	687b      	ldr	r3, [r7, #4]
 800455e:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8004562:	2b01      	cmp	r3, #1
 8004564:	d101      	bne.n	800456a <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8004566:	2302      	movs	r3, #2
 8004568:	e033      	b.n	80045d2 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 800456a:	687b      	ldr	r3, [r7, #4]
 800456c:	2201      	movs	r2, #1
 800456e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8004572:	687b      	ldr	r3, [r7, #4]
 8004574:	2224      	movs	r2, #36	; 0x24
 8004576:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 800457a:	687b      	ldr	r3, [r7, #4]
 800457c:	681b      	ldr	r3, [r3, #0]
 800457e:	681a      	ldr	r2, [r3, #0]
 8004580:	687b      	ldr	r3, [r7, #4]
 8004582:	681b      	ldr	r3, [r3, #0]
 8004584:	f022 0201 	bic.w	r2, r2, #1
 8004588:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 800458a:	687b      	ldr	r3, [r7, #4]
 800458c:	681b      	ldr	r3, [r3, #0]
 800458e:	681b      	ldr	r3, [r3, #0]
 8004590:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8004592:	68fb      	ldr	r3, [r7, #12]
 8004594:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8004598:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 800459a:	683b      	ldr	r3, [r7, #0]
 800459c:	021b      	lsls	r3, r3, #8
 800459e:	68fa      	ldr	r2, [r7, #12]
 80045a0:	4313      	orrs	r3, r2
 80045a2:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 80045a4:	687b      	ldr	r3, [r7, #4]
 80045a6:	681b      	ldr	r3, [r3, #0]
 80045a8:	68fa      	ldr	r2, [r7, #12]
 80045aa:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 80045ac:	687b      	ldr	r3, [r7, #4]
 80045ae:	681b      	ldr	r3, [r3, #0]
 80045b0:	681a      	ldr	r2, [r3, #0]
 80045b2:	687b      	ldr	r3, [r7, #4]
 80045b4:	681b      	ldr	r3, [r3, #0]
 80045b6:	f042 0201 	orr.w	r2, r2, #1
 80045ba:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80045bc:	687b      	ldr	r3, [r7, #4]
 80045be:	2220      	movs	r2, #32
 80045c0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80045c4:	687b      	ldr	r3, [r7, #4]
 80045c6:	2200      	movs	r2, #0
 80045c8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 80045cc:	2300      	movs	r3, #0
 80045ce:	e000      	b.n	80045d2 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 80045d0:	2302      	movs	r3, #2
  }
}
 80045d2:	4618      	mov	r0, r3
 80045d4:	3714      	adds	r7, #20
 80045d6:	46bd      	mov	sp, r7
 80045d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045dc:	4770      	bx	lr
	...

080045e0 <HAL_OSPI_Init>:
  *         in the OSPI_InitTypeDef and initialize the associated handle.
  * @param  hospi : OSPI handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_OSPI_Init (OSPI_HandleTypeDef *hospi)
{
 80045e0:	b580      	push	{r7, lr}
 80045e2:	b086      	sub	sp, #24
 80045e4:	af02      	add	r7, sp, #8
 80045e6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80045e8:	2300      	movs	r3, #0
 80045ea:	73fb      	strb	r3, [r7, #15]
  uint32_t tickstart = HAL_GetTick();
 80045ec:	f7fe fa4c 	bl	8002a88 <HAL_GetTick>
 80045f0:	60b8      	str	r0, [r7, #8]

  /* Check the OSPI handle allocation */
  if (hospi == NULL)
 80045f2:	687b      	ldr	r3, [r7, #4]
 80045f4:	2b00      	cmp	r3, #0
 80045f6:	d102      	bne.n	80045fe <HAL_OSPI_Init+0x1e>
  {
    status = HAL_ERROR;
 80045f8:	2301      	movs	r3, #1
 80045fa:	73fb      	strb	r3, [r7, #15]
 80045fc:	e092      	b.n	8004724 <HAL_OSPI_Init+0x144>
#if   defined (OCTOSPI_DCR3_MAXTRAN)
    assert_param(IS_OSPI_MAXTRAN        (hospi->Init.MaxTran));
#endif

    /* Initialize error code */
    hospi->ErrorCode = HAL_OSPI_ERROR_NONE;
 80045fe:	687b      	ldr	r3, [r7, #4]
 8004600:	2200      	movs	r2, #0
 8004602:	649a      	str	r2, [r3, #72]	; 0x48

    /* Check if the state is the reset state */
    if (hospi->State == HAL_OSPI_STATE_RESET)
 8004604:	687b      	ldr	r3, [r7, #4]
 8004606:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004608:	2b00      	cmp	r3, #0
 800460a:	f040 808b 	bne.w	8004724 <HAL_OSPI_Init+0x144>

      /* Init the low level hardware */
      hospi->MspInitCallback(hospi);
#else
      /* Initialization of the low level hardware */
      HAL_OSPI_MspInit(hospi);
 800460e:	6878      	ldr	r0, [r7, #4]
 8004610:	f7fd fc40 	bl	8001e94 <HAL_OSPI_MspInit>
#endif

      /* Configure the default timeout for the OSPI memory access */
      (void)HAL_OSPI_SetTimeout(hospi, HAL_OSPI_TIMEOUT_DEFAULT_VALUE);
 8004614:	f241 3188 	movw	r1, #5000	; 0x1388
 8004618:	6878      	ldr	r0, [r7, #4]
 800461a:	f000 f88b 	bl	8004734 <HAL_OSPI_SetTimeout>

      /* Configure memory type, device size, chip select high time, delay block bypass, free running clock, clock mode */
      MODIFY_REG(hospi->Instance->DCR1,
 800461e:	687b      	ldr	r3, [r7, #4]
 8004620:	681b      	ldr	r3, [r3, #0]
 8004622:	689a      	ldr	r2, [r3, #8]
 8004624:	4b42      	ldr	r3, [pc, #264]	; (8004730 <HAL_OSPI_Init+0x150>)
 8004626:	4013      	ands	r3, r2
 8004628:	687a      	ldr	r2, [r7, #4]
 800462a:	68d1      	ldr	r1, [r2, #12]
 800462c:	687a      	ldr	r2, [r7, #4]
 800462e:	6912      	ldr	r2, [r2, #16]
 8004630:	3a01      	subs	r2, #1
 8004632:	0412      	lsls	r2, r2, #16
 8004634:	4311      	orrs	r1, r2
 8004636:	687a      	ldr	r2, [r7, #4]
 8004638:	6952      	ldr	r2, [r2, #20]
 800463a:	3a01      	subs	r2, #1
 800463c:	0212      	lsls	r2, r2, #8
 800463e:	4311      	orrs	r1, r2
 8004640:	687a      	ldr	r2, [r7, #4]
 8004642:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8004644:	4311      	orrs	r1, r2
 8004646:	687a      	ldr	r2, [r7, #4]
 8004648:	69d2      	ldr	r2, [r2, #28]
 800464a:	4311      	orrs	r1, r2
 800464c:	687a      	ldr	r2, [r7, #4]
 800464e:	6812      	ldr	r2, [r2, #0]
 8004650:	430b      	orrs	r3, r1
 8004652:	6093      	str	r3, [r2, #8]
#if   defined (OCTOSPI_DCR3_MAXTRAN)
      /* Configure chip select boundary and maximun transfer */
      hospi->Instance->DCR3 = ((hospi->Init.ChipSelectBoundary << OCTOSPI_DCR3_CSBOUND_Pos) | (hospi->Init.MaxTran << OCTOSPI_DCR3_MAXTRAN_Pos));
#else
      /* Configure chip select boundary */
      hospi->Instance->DCR3 = (hospi->Init.ChipSelectBoundary << OCTOSPI_DCR3_CSBOUND_Pos);
 8004654:	687b      	ldr	r3, [r7, #4]
 8004656:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004658:	687b      	ldr	r3, [r7, #4]
 800465a:	681b      	ldr	r3, [r3, #0]
 800465c:	0412      	lsls	r2, r2, #16
 800465e:	611a      	str	r2, [r3, #16]
      /* Configure refresh */
      hospi->Instance->DCR4 = hospi->Init.Refresh;
#endif

      /* Configure FIFO threshold */
      MODIFY_REG(hospi->Instance->CR, OCTOSPI_CR_FTHRES, ((hospi->Init.FifoThreshold - 1U) << OCTOSPI_CR_FTHRES_Pos));
 8004660:	687b      	ldr	r3, [r7, #4]
 8004662:	681b      	ldr	r3, [r3, #0]
 8004664:	681b      	ldr	r3, [r3, #0]
 8004666:	f423 51f8 	bic.w	r1, r3, #7936	; 0x1f00
 800466a:	687b      	ldr	r3, [r7, #4]
 800466c:	685b      	ldr	r3, [r3, #4]
 800466e:	3b01      	subs	r3, #1
 8004670:	021a      	lsls	r2, r3, #8
 8004672:	687b      	ldr	r3, [r7, #4]
 8004674:	681b      	ldr	r3, [r3, #0]
 8004676:	430a      	orrs	r2, r1
 8004678:	601a      	str	r2, [r3, #0]

      /* Wait till busy flag is reset */
      status = OSPI_WaitFlagStateUntilTimeout(hospi, HAL_OSPI_FLAG_BUSY, RESET, tickstart, hospi->Timeout);
 800467a:	687b      	ldr	r3, [r7, #4]
 800467c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800467e:	9300      	str	r3, [sp, #0]
 8004680:	68bb      	ldr	r3, [r7, #8]
 8004682:	2200      	movs	r2, #0
 8004684:	2120      	movs	r1, #32
 8004686:	6878      	ldr	r0, [r7, #4]
 8004688:	f000 fbb8 	bl	8004dfc <OSPI_WaitFlagStateUntilTimeout>
 800468c:	4603      	mov	r3, r0
 800468e:	73fb      	strb	r3, [r7, #15]

      if (status == HAL_OK)
 8004690:	7bfb      	ldrb	r3, [r7, #15]
 8004692:	2b00      	cmp	r3, #0
 8004694:	d146      	bne.n	8004724 <HAL_OSPI_Init+0x144>
      {
        /* Configure clock prescaler */
        MODIFY_REG(hospi->Instance->DCR2, OCTOSPI_DCR2_PRESCALER, ((hospi->Init.ClockPrescaler - 1U) << OCTOSPI_DCR2_PRESCALER_Pos));
 8004696:	687b      	ldr	r3, [r7, #4]
 8004698:	681b      	ldr	r3, [r3, #0]
 800469a:	68db      	ldr	r3, [r3, #12]
 800469c:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 80046a0:	687b      	ldr	r3, [r7, #4]
 80046a2:	6a1b      	ldr	r3, [r3, #32]
 80046a4:	1e5a      	subs	r2, r3, #1
 80046a6:	687b      	ldr	r3, [r7, #4]
 80046a8:	681b      	ldr	r3, [r3, #0]
 80046aa:	430a      	orrs	r2, r1
 80046ac:	60da      	str	r2, [r3, #12]

        /* Configure Dual Quad mode */
        MODIFY_REG(hospi->Instance->CR, OCTOSPI_CR_DQM, hospi->Init.DualQuad);
 80046ae:	687b      	ldr	r3, [r7, #4]
 80046b0:	681b      	ldr	r3, [r3, #0]
 80046b2:	681b      	ldr	r3, [r3, #0]
 80046b4:	f023 0140 	bic.w	r1, r3, #64	; 0x40
 80046b8:	687b      	ldr	r3, [r7, #4]
 80046ba:	689a      	ldr	r2, [r3, #8]
 80046bc:	687b      	ldr	r3, [r7, #4]
 80046be:	681b      	ldr	r3, [r3, #0]
 80046c0:	430a      	orrs	r2, r1
 80046c2:	601a      	str	r2, [r3, #0]

        /* Configure sample shifting and delay hold quarter cycle */
        MODIFY_REG(hospi->Instance->TCR, (OCTOSPI_TCR_SSHIFT | OCTOSPI_TCR_DHQC), (hospi->Init.SampleShifting | hospi->Init.DelayHoldQuarterCycle));
 80046c4:	687b      	ldr	r3, [r7, #4]
 80046c6:	681b      	ldr	r3, [r3, #0]
 80046c8:	f8d3 3108 	ldr.w	r3, [r3, #264]	; 0x108
 80046cc:	f023 41a0 	bic.w	r1, r3, #1342177280	; 0x50000000
 80046d0:	687b      	ldr	r3, [r7, #4]
 80046d2:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80046d4:	687b      	ldr	r3, [r7, #4]
 80046d6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80046d8:	431a      	orrs	r2, r3
 80046da:	687b      	ldr	r3, [r7, #4]
 80046dc:	681b      	ldr	r3, [r3, #0]
 80046de:	430a      	orrs	r2, r1
 80046e0:	f8c3 2108 	str.w	r2, [r3, #264]	; 0x108

        /* Enable OctoSPI */
        __HAL_OSPI_ENABLE(hospi);
 80046e4:	687b      	ldr	r3, [r7, #4]
 80046e6:	681b      	ldr	r3, [r3, #0]
 80046e8:	681a      	ldr	r2, [r3, #0]
 80046ea:	687b      	ldr	r3, [r7, #4]
 80046ec:	681b      	ldr	r3, [r3, #0]
 80046ee:	f042 0201 	orr.w	r2, r2, #1
 80046f2:	601a      	str	r2, [r3, #0]

        /* Enable free running clock if needed : must be done after OSPI enable */
        if (hospi->Init.FreeRunningClock == HAL_OSPI_FREERUNCLK_ENABLE)
 80046f4:	687b      	ldr	r3, [r7, #4]
 80046f6:	699b      	ldr	r3, [r3, #24]
 80046f8:	2b02      	cmp	r3, #2
 80046fa:	d107      	bne.n	800470c <HAL_OSPI_Init+0x12c>
        {
          SET_BIT(hospi->Instance->DCR1, OCTOSPI_DCR1_FRCK);
 80046fc:	687b      	ldr	r3, [r7, #4]
 80046fe:	681b      	ldr	r3, [r3, #0]
 8004700:	689a      	ldr	r2, [r3, #8]
 8004702:	687b      	ldr	r3, [r7, #4]
 8004704:	681b      	ldr	r3, [r3, #0]
 8004706:	f042 0202 	orr.w	r2, r2, #2
 800470a:	609a      	str	r2, [r3, #8]
        }

        /* Initialize the OSPI state */
        if (hospi->Init.MemoryType == HAL_OSPI_MEMTYPE_HYPERBUS)
 800470c:	687b      	ldr	r3, [r7, #4]
 800470e:	68db      	ldr	r3, [r3, #12]
 8004710:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8004714:	d103      	bne.n	800471e <HAL_OSPI_Init+0x13e>
        {
          hospi->State = HAL_OSPI_STATE_HYPERBUS_INIT;
 8004716:	687b      	ldr	r3, [r7, #4]
 8004718:	2201      	movs	r2, #1
 800471a:	645a      	str	r2, [r3, #68]	; 0x44
 800471c:	e002      	b.n	8004724 <HAL_OSPI_Init+0x144>
        }
        else
        {
          hospi->State = HAL_OSPI_STATE_READY;
 800471e:	687b      	ldr	r3, [r7, #4]
 8004720:	2202      	movs	r2, #2
 8004722:	645a      	str	r2, [r3, #68]	; 0x44
      }
    }
  }

  /* Return function status */
  return status;
 8004724:	7bfb      	ldrb	r3, [r7, #15]
}
 8004726:	4618      	mov	r0, r3
 8004728:	3710      	adds	r7, #16
 800472a:	46bd      	mov	sp, r7
 800472c:	bd80      	pop	{r7, pc}
 800472e:	bf00      	nop
 8004730:	f8e0f8f4 	.word	0xf8e0f8f4

08004734 <HAL_OSPI_SetTimeout>:
  * @param  hospi   : OSPI handle.
  * @param  Timeout : Timeout for the memory access.
  * @retval None
  */
HAL_StatusTypeDef HAL_OSPI_SetTimeout(OSPI_HandleTypeDef *hospi, uint32_t Timeout)
{
 8004734:	b480      	push	{r7}
 8004736:	b083      	sub	sp, #12
 8004738:	af00      	add	r7, sp, #0
 800473a:	6078      	str	r0, [r7, #4]
 800473c:	6039      	str	r1, [r7, #0]
  hospi->Timeout = Timeout;
 800473e:	687b      	ldr	r3, [r7, #4]
 8004740:	683a      	ldr	r2, [r7, #0]
 8004742:	64da      	str	r2, [r3, #76]	; 0x4c
  return HAL_OK;
 8004744:	2300      	movs	r3, #0
}
 8004746:	4618      	mov	r0, r3
 8004748:	370c      	adds	r7, #12
 800474a:	46bd      	mov	sp, r7
 800474c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004750:	4770      	bx	lr
	...

08004754 <HAL_OSPIM_Config>:
  * @param  cfg     : Configuration of the IO Manager for the instance
  * @param  Timeout : Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_OSPIM_Config(OSPI_HandleTypeDef *hospi, OSPIM_CfgTypeDef *cfg, uint32_t Timeout)
{
 8004754:	b580      	push	{r7, lr}
 8004756:	b092      	sub	sp, #72	; 0x48
 8004758:	af00      	add	r7, sp, #0
 800475a:	60f8      	str	r0, [r7, #12]
 800475c:	60b9      	str	r1, [r7, #8]
 800475e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004760:	2300      	movs	r3, #0
 8004762:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
  uint32_t instance;
  uint8_t index, ospi_enabled = 0U, other_instance;
 8004766:	2300      	movs	r3, #0
 8004768:	f887 303e 	strb.w	r3, [r7, #62]	; 0x3e
  assert_param(IS_OSPIM_IO_PORT(cfg->IOHighPort));
#if   defined (OCTOSPIM_CR_MUXEN)
  assert_param(IS_OSPIM_REQ2ACKTIME(cfg->Req2AckTime));
#endif

  if (hospi->Instance == OCTOSPI1)
 800476c:	68fb      	ldr	r3, [r7, #12]
 800476e:	681b      	ldr	r3, [r3, #0]
 8004770:	4a08      	ldr	r2, [pc, #32]	; (8004794 <HAL_OSPIM_Config+0x40>)
 8004772:	4293      	cmp	r3, r2
 8004774:	d105      	bne.n	8004782 <HAL_OSPIM_Config+0x2e>
  {
    instance = 0U;
 8004776:	2300      	movs	r3, #0
 8004778:	643b      	str	r3, [r7, #64]	; 0x40
    other_instance = 1U;
 800477a:	2301      	movs	r3, #1
 800477c:	f887 303d 	strb.w	r3, [r7, #61]	; 0x3d
 8004780:	e004      	b.n	800478c <HAL_OSPIM_Config+0x38>
  }
  else
  {
    instance = 1U;
 8004782:	2301      	movs	r3, #1
 8004784:	643b      	str	r3, [r7, #64]	; 0x40
    other_instance = 0U;
 8004786:	2300      	movs	r3, #0
 8004788:	f887 303d 	strb.w	r3, [r7, #61]	; 0x3d
  }

  /**************** Get current configuration of the instances ****************/
  for (index = 0U; index < OSPI_NB_INSTANCE; index++)
 800478c:	2300      	movs	r3, #0
 800478e:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
 8004792:	e01f      	b.n	80047d4 <HAL_OSPIM_Config+0x80>
 8004794:	a0001000 	.word	0xa0001000
  {
    if (OSPIM_GetConfig(index+1U, &(IOM_cfg[index])) != HAL_OK)
 8004798:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 800479c:	3301      	adds	r3, #1
 800479e:	b2d8      	uxtb	r0, r3
 80047a0:	f897 203f 	ldrb.w	r2, [r7, #63]	; 0x3f
 80047a4:	f107 0114 	add.w	r1, r7, #20
 80047a8:	4613      	mov	r3, r2
 80047aa:	009b      	lsls	r3, r3, #2
 80047ac:	4413      	add	r3, r2
 80047ae:	009b      	lsls	r3, r3, #2
 80047b0:	440b      	add	r3, r1
 80047b2:	4619      	mov	r1, r3
 80047b4:	f000 fb5a 	bl	8004e6c <OSPIM_GetConfig>
 80047b8:	4603      	mov	r3, r0
 80047ba:	2b00      	cmp	r3, #0
 80047bc:	d005      	beq.n	80047ca <HAL_OSPIM_Config+0x76>
    {
      status = HAL_ERROR;
 80047be:	2301      	movs	r3, #1
 80047c0:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
      hospi->ErrorCode = HAL_OSPI_ERROR_INVALID_PARAM;
 80047c4:	68fb      	ldr	r3, [r7, #12]
 80047c6:	2208      	movs	r2, #8
 80047c8:	649a      	str	r2, [r3, #72]	; 0x48
  for (index = 0U; index < OSPI_NB_INSTANCE; index++)
 80047ca:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 80047ce:	3301      	adds	r3, #1
 80047d0:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
 80047d4:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 80047d8:	2b01      	cmp	r3, #1
 80047da:	d9dd      	bls.n	8004798 <HAL_OSPIM_Config+0x44>
    }
  }

  if (status == HAL_OK)
 80047dc:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 80047e0:	2b00      	cmp	r3, #0
 80047e2:	f040 82fe 	bne.w	8004de2 <HAL_OSPIM_Config+0x68e>
  {
    /********** Disable both OctoSPI to configure OctoSPI IO Manager **********/
    if ((OCTOSPI1->CR & OCTOSPI_CR_EN) != 0U)
 80047e6:	4bcd      	ldr	r3, [pc, #820]	; (8004b1c <HAL_OSPIM_Config+0x3c8>)
 80047e8:	681b      	ldr	r3, [r3, #0]
 80047ea:	f003 0301 	and.w	r3, r3, #1
 80047ee:	2b00      	cmp	r3, #0
 80047f0:	d00b      	beq.n	800480a <HAL_OSPIM_Config+0xb6>
    {
      CLEAR_BIT(OCTOSPI1->CR, OCTOSPI_CR_EN);
 80047f2:	4bca      	ldr	r3, [pc, #808]	; (8004b1c <HAL_OSPIM_Config+0x3c8>)
 80047f4:	681b      	ldr	r3, [r3, #0]
 80047f6:	4ac9      	ldr	r2, [pc, #804]	; (8004b1c <HAL_OSPIM_Config+0x3c8>)
 80047f8:	f023 0301 	bic.w	r3, r3, #1
 80047fc:	6013      	str	r3, [r2, #0]
      ospi_enabled |= 0x1U;
 80047fe:	f897 303e 	ldrb.w	r3, [r7, #62]	; 0x3e
 8004802:	f043 0301 	orr.w	r3, r3, #1
 8004806:	f887 303e 	strb.w	r3, [r7, #62]	; 0x3e
    }
    if ((OCTOSPI2->CR & OCTOSPI_CR_EN) != 0U)
 800480a:	4bc5      	ldr	r3, [pc, #788]	; (8004b20 <HAL_OSPIM_Config+0x3cc>)
 800480c:	681b      	ldr	r3, [r3, #0]
 800480e:	f003 0301 	and.w	r3, r3, #1
 8004812:	2b00      	cmp	r3, #0
 8004814:	d00b      	beq.n	800482e <HAL_OSPIM_Config+0xda>
    {
      CLEAR_BIT(OCTOSPI2->CR, OCTOSPI_CR_EN);
 8004816:	4bc2      	ldr	r3, [pc, #776]	; (8004b20 <HAL_OSPIM_Config+0x3cc>)
 8004818:	681b      	ldr	r3, [r3, #0]
 800481a:	4ac1      	ldr	r2, [pc, #772]	; (8004b20 <HAL_OSPIM_Config+0x3cc>)
 800481c:	f023 0301 	bic.w	r3, r3, #1
 8004820:	6013      	str	r3, [r2, #0]
      ospi_enabled |= 0x2U;
 8004822:	f897 303e 	ldrb.w	r3, [r7, #62]	; 0x3e
 8004826:	f043 0302 	orr.w	r3, r3, #2
 800482a:	f887 303e 	strb.w	r3, [r7, #62]	; 0x3e
    }

    /***************** Deactivation of previous configuration *****************/
    CLEAR_BIT(OCTOSPIM->PCR[(IOM_cfg[instance].NCSPort-1U)], OCTOSPIM_PCR_NCSEN);
 800482e:	49bd      	ldr	r1, [pc, #756]	; (8004b24 <HAL_OSPIM_Config+0x3d0>)
 8004830:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8004832:	4613      	mov	r3, r2
 8004834:	009b      	lsls	r3, r3, #2
 8004836:	4413      	add	r3, r2
 8004838:	009b      	lsls	r3, r3, #2
 800483a:	f107 0248 	add.w	r2, r7, #72	; 0x48
 800483e:	4413      	add	r3, r2
 8004840:	3b2c      	subs	r3, #44	; 0x2c
 8004842:	681b      	ldr	r3, [r3, #0]
 8004844:	3b01      	subs	r3, #1
 8004846:	009b      	lsls	r3, r3, #2
 8004848:	440b      	add	r3, r1
 800484a:	6859      	ldr	r1, [r3, #4]
 800484c:	48b5      	ldr	r0, [pc, #724]	; (8004b24 <HAL_OSPIM_Config+0x3d0>)
 800484e:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8004850:	4613      	mov	r3, r2
 8004852:	009b      	lsls	r3, r3, #2
 8004854:	4413      	add	r3, r2
 8004856:	009b      	lsls	r3, r3, #2
 8004858:	f107 0248 	add.w	r2, r7, #72	; 0x48
 800485c:	4413      	add	r3, r2
 800485e:	3b2c      	subs	r3, #44	; 0x2c
 8004860:	681b      	ldr	r3, [r3, #0]
 8004862:	3b01      	subs	r3, #1
 8004864:	f421 7280 	bic.w	r2, r1, #256	; 0x100
 8004868:	009b      	lsls	r3, r3, #2
 800486a:	4403      	add	r3, r0
 800486c:	605a      	str	r2, [r3, #4]
      }
    }
    else
    {
#endif
      if (IOM_cfg[instance].ClkPort != 0U)
 800486e:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8004870:	4613      	mov	r3, r2
 8004872:	009b      	lsls	r3, r3, #2
 8004874:	4413      	add	r3, r2
 8004876:	009b      	lsls	r3, r3, #2
 8004878:	f107 0248 	add.w	r2, r7, #72	; 0x48
 800487c:	4413      	add	r3, r2
 800487e:	3b34      	subs	r3, #52	; 0x34
 8004880:	681b      	ldr	r3, [r3, #0]
 8004882:	2b00      	cmp	r3, #0
 8004884:	f000 80ac 	beq.w	80049e0 <HAL_OSPIM_Config+0x28c>
      {
        CLEAR_BIT(OCTOSPIM->PCR[(IOM_cfg[instance].ClkPort-1U)], OCTOSPIM_PCR_CLKEN);
 8004888:	49a6      	ldr	r1, [pc, #664]	; (8004b24 <HAL_OSPIM_Config+0x3d0>)
 800488a:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 800488c:	4613      	mov	r3, r2
 800488e:	009b      	lsls	r3, r3, #2
 8004890:	4413      	add	r3, r2
 8004892:	009b      	lsls	r3, r3, #2
 8004894:	f107 0248 	add.w	r2, r7, #72	; 0x48
 8004898:	4413      	add	r3, r2
 800489a:	3b34      	subs	r3, #52	; 0x34
 800489c:	681b      	ldr	r3, [r3, #0]
 800489e:	3b01      	subs	r3, #1
 80048a0:	009b      	lsls	r3, r3, #2
 80048a2:	440b      	add	r3, r1
 80048a4:	6859      	ldr	r1, [r3, #4]
 80048a6:	489f      	ldr	r0, [pc, #636]	; (8004b24 <HAL_OSPIM_Config+0x3d0>)
 80048a8:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 80048aa:	4613      	mov	r3, r2
 80048ac:	009b      	lsls	r3, r3, #2
 80048ae:	4413      	add	r3, r2
 80048b0:	009b      	lsls	r3, r3, #2
 80048b2:	f107 0248 	add.w	r2, r7, #72	; 0x48
 80048b6:	4413      	add	r3, r2
 80048b8:	3b34      	subs	r3, #52	; 0x34
 80048ba:	681b      	ldr	r3, [r3, #0]
 80048bc:	3b01      	subs	r3, #1
 80048be:	f021 0201 	bic.w	r2, r1, #1
 80048c2:	009b      	lsls	r3, r3, #2
 80048c4:	4403      	add	r3, r0
 80048c6:	605a      	str	r2, [r3, #4]
        if (IOM_cfg[instance].DQSPort != 0U)
 80048c8:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 80048ca:	4613      	mov	r3, r2
 80048cc:	009b      	lsls	r3, r3, #2
 80048ce:	4413      	add	r3, r2
 80048d0:	009b      	lsls	r3, r3, #2
 80048d2:	f107 0248 	add.w	r2, r7, #72	; 0x48
 80048d6:	4413      	add	r3, r2
 80048d8:	3b30      	subs	r3, #48	; 0x30
 80048da:	681b      	ldr	r3, [r3, #0]
 80048dc:	2b00      	cmp	r3, #0
 80048de:	d01f      	beq.n	8004920 <HAL_OSPIM_Config+0x1cc>
        {
          CLEAR_BIT(OCTOSPIM->PCR[(IOM_cfg[instance].DQSPort-1U)], OCTOSPIM_PCR_DQSEN);
 80048e0:	4990      	ldr	r1, [pc, #576]	; (8004b24 <HAL_OSPIM_Config+0x3d0>)
 80048e2:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 80048e4:	4613      	mov	r3, r2
 80048e6:	009b      	lsls	r3, r3, #2
 80048e8:	4413      	add	r3, r2
 80048ea:	009b      	lsls	r3, r3, #2
 80048ec:	f107 0248 	add.w	r2, r7, #72	; 0x48
 80048f0:	4413      	add	r3, r2
 80048f2:	3b30      	subs	r3, #48	; 0x30
 80048f4:	681b      	ldr	r3, [r3, #0]
 80048f6:	3b01      	subs	r3, #1
 80048f8:	009b      	lsls	r3, r3, #2
 80048fa:	440b      	add	r3, r1
 80048fc:	6859      	ldr	r1, [r3, #4]
 80048fe:	4889      	ldr	r0, [pc, #548]	; (8004b24 <HAL_OSPIM_Config+0x3d0>)
 8004900:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8004902:	4613      	mov	r3, r2
 8004904:	009b      	lsls	r3, r3, #2
 8004906:	4413      	add	r3, r2
 8004908:	009b      	lsls	r3, r3, #2
 800490a:	f107 0248 	add.w	r2, r7, #72	; 0x48
 800490e:	4413      	add	r3, r2
 8004910:	3b30      	subs	r3, #48	; 0x30
 8004912:	681b      	ldr	r3, [r3, #0]
 8004914:	3b01      	subs	r3, #1
 8004916:	f021 0210 	bic.w	r2, r1, #16
 800491a:	009b      	lsls	r3, r3, #2
 800491c:	4403      	add	r3, r0
 800491e:	605a      	str	r2, [r3, #4]
        }
        if (IOM_cfg[instance].IOLowPort != HAL_OSPIM_IOPORT_NONE)
 8004920:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8004922:	4613      	mov	r3, r2
 8004924:	009b      	lsls	r3, r3, #2
 8004926:	4413      	add	r3, r2
 8004928:	009b      	lsls	r3, r3, #2
 800492a:	f107 0248 	add.w	r2, r7, #72	; 0x48
 800492e:	4413      	add	r3, r2
 8004930:	3b28      	subs	r3, #40	; 0x28
 8004932:	681b      	ldr	r3, [r3, #0]
 8004934:	2b00      	cmp	r3, #0
 8004936:	d023      	beq.n	8004980 <HAL_OSPIM_Config+0x22c>
        {
          CLEAR_BIT(OCTOSPIM->PCR[((IOM_cfg[instance].IOLowPort-1U)& OSPI_IOM_PORT_MASK)], OCTOSPIM_PCR_IOLEN);
 8004938:	497a      	ldr	r1, [pc, #488]	; (8004b24 <HAL_OSPIM_Config+0x3d0>)
 800493a:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 800493c:	4613      	mov	r3, r2
 800493e:	009b      	lsls	r3, r3, #2
 8004940:	4413      	add	r3, r2
 8004942:	009b      	lsls	r3, r3, #2
 8004944:	f107 0248 	add.w	r2, r7, #72	; 0x48
 8004948:	4413      	add	r3, r2
 800494a:	3b28      	subs	r3, #40	; 0x28
 800494c:	681b      	ldr	r3, [r3, #0]
 800494e:	3b01      	subs	r3, #1
 8004950:	f003 0301 	and.w	r3, r3, #1
 8004954:	009b      	lsls	r3, r3, #2
 8004956:	440b      	add	r3, r1
 8004958:	6859      	ldr	r1, [r3, #4]
 800495a:	4872      	ldr	r0, [pc, #456]	; (8004b24 <HAL_OSPIM_Config+0x3d0>)
 800495c:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 800495e:	4613      	mov	r3, r2
 8004960:	009b      	lsls	r3, r3, #2
 8004962:	4413      	add	r3, r2
 8004964:	009b      	lsls	r3, r3, #2
 8004966:	f107 0248 	add.w	r2, r7, #72	; 0x48
 800496a:	4413      	add	r3, r2
 800496c:	3b28      	subs	r3, #40	; 0x28
 800496e:	681b      	ldr	r3, [r3, #0]
 8004970:	3b01      	subs	r3, #1
 8004972:	f003 0301 	and.w	r3, r3, #1
 8004976:	f421 3280 	bic.w	r2, r1, #65536	; 0x10000
 800497a:	009b      	lsls	r3, r3, #2
 800497c:	4403      	add	r3, r0
 800497e:	605a      	str	r2, [r3, #4]
        }
        if (IOM_cfg[instance].IOHighPort != HAL_OSPIM_IOPORT_NONE)
 8004980:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8004982:	4613      	mov	r3, r2
 8004984:	009b      	lsls	r3, r3, #2
 8004986:	4413      	add	r3, r2
 8004988:	009b      	lsls	r3, r3, #2
 800498a:	f107 0248 	add.w	r2, r7, #72	; 0x48
 800498e:	4413      	add	r3, r2
 8004990:	3b24      	subs	r3, #36	; 0x24
 8004992:	681b      	ldr	r3, [r3, #0]
 8004994:	2b00      	cmp	r3, #0
 8004996:	d023      	beq.n	80049e0 <HAL_OSPIM_Config+0x28c>
        {
          CLEAR_BIT(OCTOSPIM->PCR[((IOM_cfg[instance].IOHighPort-1U)& OSPI_IOM_PORT_MASK)], OCTOSPIM_PCR_IOHEN);
 8004998:	4962      	ldr	r1, [pc, #392]	; (8004b24 <HAL_OSPIM_Config+0x3d0>)
 800499a:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 800499c:	4613      	mov	r3, r2
 800499e:	009b      	lsls	r3, r3, #2
 80049a0:	4413      	add	r3, r2
 80049a2:	009b      	lsls	r3, r3, #2
 80049a4:	f107 0248 	add.w	r2, r7, #72	; 0x48
 80049a8:	4413      	add	r3, r2
 80049aa:	3b24      	subs	r3, #36	; 0x24
 80049ac:	681b      	ldr	r3, [r3, #0]
 80049ae:	3b01      	subs	r3, #1
 80049b0:	f003 0301 	and.w	r3, r3, #1
 80049b4:	009b      	lsls	r3, r3, #2
 80049b6:	440b      	add	r3, r1
 80049b8:	6859      	ldr	r1, [r3, #4]
 80049ba:	485a      	ldr	r0, [pc, #360]	; (8004b24 <HAL_OSPIM_Config+0x3d0>)
 80049bc:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 80049be:	4613      	mov	r3, r2
 80049c0:	009b      	lsls	r3, r3, #2
 80049c2:	4413      	add	r3, r2
 80049c4:	009b      	lsls	r3, r3, #2
 80049c6:	f107 0248 	add.w	r2, r7, #72	; 0x48
 80049ca:	4413      	add	r3, r2
 80049cc:	3b24      	subs	r3, #36	; 0x24
 80049ce:	681b      	ldr	r3, [r3, #0]
 80049d0:	3b01      	subs	r3, #1
 80049d2:	f003 0301 	and.w	r3, r3, #1
 80049d6:	f021 7280 	bic.w	r2, r1, #16777216	; 0x1000000
 80049da:	009b      	lsls	r3, r3, #2
 80049dc:	4403      	add	r3, r0
 80049de:	605a      	str	r2, [r3, #4]
#if   defined (OCTOSPIM_CR_MUXEN)
    }
#endif

    /********************* Deactivation of other instance *********************/
    if ((cfg->ClkPort == IOM_cfg[other_instance].ClkPort) || (cfg->DQSPort == IOM_cfg[other_instance].DQSPort)     ||
 80049e0:	68bb      	ldr	r3, [r7, #8]
 80049e2:	6819      	ldr	r1, [r3, #0]
 80049e4:	f897 203d 	ldrb.w	r2, [r7, #61]	; 0x3d
 80049e8:	4613      	mov	r3, r2
 80049ea:	009b      	lsls	r3, r3, #2
 80049ec:	4413      	add	r3, r2
 80049ee:	009b      	lsls	r3, r3, #2
 80049f0:	f107 0248 	add.w	r2, r7, #72	; 0x48
 80049f4:	4413      	add	r3, r2
 80049f6:	3b34      	subs	r3, #52	; 0x34
 80049f8:	681b      	ldr	r3, [r3, #0]
 80049fa:	4299      	cmp	r1, r3
 80049fc:	d03c      	beq.n	8004a78 <HAL_OSPIM_Config+0x324>
 80049fe:	68bb      	ldr	r3, [r7, #8]
 8004a00:	6859      	ldr	r1, [r3, #4]
 8004a02:	f897 203d 	ldrb.w	r2, [r7, #61]	; 0x3d
 8004a06:	4613      	mov	r3, r2
 8004a08:	009b      	lsls	r3, r3, #2
 8004a0a:	4413      	add	r3, r2
 8004a0c:	009b      	lsls	r3, r3, #2
 8004a0e:	f107 0248 	add.w	r2, r7, #72	; 0x48
 8004a12:	4413      	add	r3, r2
 8004a14:	3b30      	subs	r3, #48	; 0x30
 8004a16:	681b      	ldr	r3, [r3, #0]
 8004a18:	4299      	cmp	r1, r3
 8004a1a:	d02d      	beq.n	8004a78 <HAL_OSPIM_Config+0x324>
        (cfg->NCSPort == IOM_cfg[other_instance].NCSPort) || (cfg->IOLowPort == IOM_cfg[other_instance].IOLowPort) ||
 8004a1c:	68bb      	ldr	r3, [r7, #8]
 8004a1e:	6899      	ldr	r1, [r3, #8]
 8004a20:	f897 203d 	ldrb.w	r2, [r7, #61]	; 0x3d
 8004a24:	4613      	mov	r3, r2
 8004a26:	009b      	lsls	r3, r3, #2
 8004a28:	4413      	add	r3, r2
 8004a2a:	009b      	lsls	r3, r3, #2
 8004a2c:	f107 0248 	add.w	r2, r7, #72	; 0x48
 8004a30:	4413      	add	r3, r2
 8004a32:	3b2c      	subs	r3, #44	; 0x2c
 8004a34:	681b      	ldr	r3, [r3, #0]
    if ((cfg->ClkPort == IOM_cfg[other_instance].ClkPort) || (cfg->DQSPort == IOM_cfg[other_instance].DQSPort)     ||
 8004a36:	4299      	cmp	r1, r3
 8004a38:	d01e      	beq.n	8004a78 <HAL_OSPIM_Config+0x324>
        (cfg->NCSPort == IOM_cfg[other_instance].NCSPort) || (cfg->IOLowPort == IOM_cfg[other_instance].IOLowPort) ||
 8004a3a:	68bb      	ldr	r3, [r7, #8]
 8004a3c:	68d9      	ldr	r1, [r3, #12]
 8004a3e:	f897 203d 	ldrb.w	r2, [r7, #61]	; 0x3d
 8004a42:	4613      	mov	r3, r2
 8004a44:	009b      	lsls	r3, r3, #2
 8004a46:	4413      	add	r3, r2
 8004a48:	009b      	lsls	r3, r3, #2
 8004a4a:	f107 0248 	add.w	r2, r7, #72	; 0x48
 8004a4e:	4413      	add	r3, r2
 8004a50:	3b28      	subs	r3, #40	; 0x28
 8004a52:	681b      	ldr	r3, [r3, #0]
 8004a54:	4299      	cmp	r1, r3
 8004a56:	d00f      	beq.n	8004a78 <HAL_OSPIM_Config+0x324>
        (cfg->IOHighPort == IOM_cfg[other_instance].IOHighPort))
 8004a58:	68bb      	ldr	r3, [r7, #8]
 8004a5a:	6919      	ldr	r1, [r3, #16]
 8004a5c:	f897 203d 	ldrb.w	r2, [r7, #61]	; 0x3d
 8004a60:	4613      	mov	r3, r2
 8004a62:	009b      	lsls	r3, r3, #2
 8004a64:	4413      	add	r3, r2
 8004a66:	009b      	lsls	r3, r3, #2
 8004a68:	f107 0248 	add.w	r2, r7, #72	; 0x48
 8004a6c:	4413      	add	r3, r2
 8004a6e:	3b24      	subs	r3, #36	; 0x24
 8004a70:	681b      	ldr	r3, [r3, #0]
        (cfg->NCSPort == IOM_cfg[other_instance].NCSPort) || (cfg->IOLowPort == IOM_cfg[other_instance].IOLowPort) ||
 8004a72:	4299      	cmp	r1, r3
 8004a74:	f040 80e0 	bne.w	8004c38 <HAL_OSPIM_Config+0x4e4>
        SET_BIT(OCTOSPIM->CR, OCTOSPIM_CR_MUXEN);
      }
      else
      {
#endif
        CLEAR_BIT(OCTOSPIM->PCR[(IOM_cfg[other_instance].ClkPort-1U)], OCTOSPIM_PCR_CLKEN);
 8004a78:	492a      	ldr	r1, [pc, #168]	; (8004b24 <HAL_OSPIM_Config+0x3d0>)
 8004a7a:	f897 203d 	ldrb.w	r2, [r7, #61]	; 0x3d
 8004a7e:	4613      	mov	r3, r2
 8004a80:	009b      	lsls	r3, r3, #2
 8004a82:	4413      	add	r3, r2
 8004a84:	009b      	lsls	r3, r3, #2
 8004a86:	f107 0248 	add.w	r2, r7, #72	; 0x48
 8004a8a:	4413      	add	r3, r2
 8004a8c:	3b34      	subs	r3, #52	; 0x34
 8004a8e:	681b      	ldr	r3, [r3, #0]
 8004a90:	3b01      	subs	r3, #1
 8004a92:	009b      	lsls	r3, r3, #2
 8004a94:	440b      	add	r3, r1
 8004a96:	6859      	ldr	r1, [r3, #4]
 8004a98:	4822      	ldr	r0, [pc, #136]	; (8004b24 <HAL_OSPIM_Config+0x3d0>)
 8004a9a:	f897 203d 	ldrb.w	r2, [r7, #61]	; 0x3d
 8004a9e:	4613      	mov	r3, r2
 8004aa0:	009b      	lsls	r3, r3, #2
 8004aa2:	4413      	add	r3, r2
 8004aa4:	009b      	lsls	r3, r3, #2
 8004aa6:	f107 0248 	add.w	r2, r7, #72	; 0x48
 8004aaa:	4413      	add	r3, r2
 8004aac:	3b34      	subs	r3, #52	; 0x34
 8004aae:	681b      	ldr	r3, [r3, #0]
 8004ab0:	3b01      	subs	r3, #1
 8004ab2:	f021 0201 	bic.w	r2, r1, #1
 8004ab6:	009b      	lsls	r3, r3, #2
 8004ab8:	4403      	add	r3, r0
 8004aba:	605a      	str	r2, [r3, #4]
        if (IOM_cfg[other_instance].DQSPort != 0U)
 8004abc:	f897 203d 	ldrb.w	r2, [r7, #61]	; 0x3d
 8004ac0:	4613      	mov	r3, r2
 8004ac2:	009b      	lsls	r3, r3, #2
 8004ac4:	4413      	add	r3, r2
 8004ac6:	009b      	lsls	r3, r3, #2
 8004ac8:	f107 0248 	add.w	r2, r7, #72	; 0x48
 8004acc:	4413      	add	r3, r2
 8004ace:	3b30      	subs	r3, #48	; 0x30
 8004ad0:	681b      	ldr	r3, [r3, #0]
 8004ad2:	2b00      	cmp	r3, #0
 8004ad4:	d028      	beq.n	8004b28 <HAL_OSPIM_Config+0x3d4>
        {
          CLEAR_BIT(OCTOSPIM->PCR[(IOM_cfg[other_instance].DQSPort-1U)], OCTOSPIM_PCR_DQSEN);
 8004ad6:	4913      	ldr	r1, [pc, #76]	; (8004b24 <HAL_OSPIM_Config+0x3d0>)
 8004ad8:	f897 203d 	ldrb.w	r2, [r7, #61]	; 0x3d
 8004adc:	4613      	mov	r3, r2
 8004ade:	009b      	lsls	r3, r3, #2
 8004ae0:	4413      	add	r3, r2
 8004ae2:	009b      	lsls	r3, r3, #2
 8004ae4:	f107 0248 	add.w	r2, r7, #72	; 0x48
 8004ae8:	4413      	add	r3, r2
 8004aea:	3b30      	subs	r3, #48	; 0x30
 8004aec:	681b      	ldr	r3, [r3, #0]
 8004aee:	3b01      	subs	r3, #1
 8004af0:	009b      	lsls	r3, r3, #2
 8004af2:	440b      	add	r3, r1
 8004af4:	6859      	ldr	r1, [r3, #4]
 8004af6:	480b      	ldr	r0, [pc, #44]	; (8004b24 <HAL_OSPIM_Config+0x3d0>)
 8004af8:	f897 203d 	ldrb.w	r2, [r7, #61]	; 0x3d
 8004afc:	4613      	mov	r3, r2
 8004afe:	009b      	lsls	r3, r3, #2
 8004b00:	4413      	add	r3, r2
 8004b02:	009b      	lsls	r3, r3, #2
 8004b04:	f107 0248 	add.w	r2, r7, #72	; 0x48
 8004b08:	4413      	add	r3, r2
 8004b0a:	3b30      	subs	r3, #48	; 0x30
 8004b0c:	681b      	ldr	r3, [r3, #0]
 8004b0e:	3b01      	subs	r3, #1
 8004b10:	f021 0210 	bic.w	r2, r1, #16
 8004b14:	009b      	lsls	r3, r3, #2
 8004b16:	4403      	add	r3, r0
 8004b18:	605a      	str	r2, [r3, #4]
 8004b1a:	e005      	b.n	8004b28 <HAL_OSPIM_Config+0x3d4>
 8004b1c:	a0001000 	.word	0xa0001000
 8004b20:	a0001400 	.word	0xa0001400
 8004b24:	50061c00 	.word	0x50061c00
        }
        CLEAR_BIT(OCTOSPIM->PCR[(IOM_cfg[other_instance].NCSPort-1U)], OCTOSPIM_PCR_NCSEN);
 8004b28:	49b1      	ldr	r1, [pc, #708]	; (8004df0 <HAL_OSPIM_Config+0x69c>)
 8004b2a:	f897 203d 	ldrb.w	r2, [r7, #61]	; 0x3d
 8004b2e:	4613      	mov	r3, r2
 8004b30:	009b      	lsls	r3, r3, #2
 8004b32:	4413      	add	r3, r2
 8004b34:	009b      	lsls	r3, r3, #2
 8004b36:	f107 0248 	add.w	r2, r7, #72	; 0x48
 8004b3a:	4413      	add	r3, r2
 8004b3c:	3b2c      	subs	r3, #44	; 0x2c
 8004b3e:	681b      	ldr	r3, [r3, #0]
 8004b40:	3b01      	subs	r3, #1
 8004b42:	009b      	lsls	r3, r3, #2
 8004b44:	440b      	add	r3, r1
 8004b46:	6859      	ldr	r1, [r3, #4]
 8004b48:	48a9      	ldr	r0, [pc, #676]	; (8004df0 <HAL_OSPIM_Config+0x69c>)
 8004b4a:	f897 203d 	ldrb.w	r2, [r7, #61]	; 0x3d
 8004b4e:	4613      	mov	r3, r2
 8004b50:	009b      	lsls	r3, r3, #2
 8004b52:	4413      	add	r3, r2
 8004b54:	009b      	lsls	r3, r3, #2
 8004b56:	f107 0248 	add.w	r2, r7, #72	; 0x48
 8004b5a:	4413      	add	r3, r2
 8004b5c:	3b2c      	subs	r3, #44	; 0x2c
 8004b5e:	681b      	ldr	r3, [r3, #0]
 8004b60:	3b01      	subs	r3, #1
 8004b62:	f421 7280 	bic.w	r2, r1, #256	; 0x100
 8004b66:	009b      	lsls	r3, r3, #2
 8004b68:	4403      	add	r3, r0
 8004b6a:	605a      	str	r2, [r3, #4]
        if (IOM_cfg[other_instance].IOLowPort != HAL_OSPIM_IOPORT_NONE)
 8004b6c:	f897 203d 	ldrb.w	r2, [r7, #61]	; 0x3d
 8004b70:	4613      	mov	r3, r2
 8004b72:	009b      	lsls	r3, r3, #2
 8004b74:	4413      	add	r3, r2
 8004b76:	009b      	lsls	r3, r3, #2
 8004b78:	f107 0248 	add.w	r2, r7, #72	; 0x48
 8004b7c:	4413      	add	r3, r2
 8004b7e:	3b28      	subs	r3, #40	; 0x28
 8004b80:	681b      	ldr	r3, [r3, #0]
 8004b82:	2b00      	cmp	r3, #0
 8004b84:	d025      	beq.n	8004bd2 <HAL_OSPIM_Config+0x47e>
        {
          CLEAR_BIT(OCTOSPIM->PCR[((IOM_cfg[other_instance].IOLowPort-1U)& OSPI_IOM_PORT_MASK)], OCTOSPIM_PCR_IOLEN);
 8004b86:	499a      	ldr	r1, [pc, #616]	; (8004df0 <HAL_OSPIM_Config+0x69c>)
 8004b88:	f897 203d 	ldrb.w	r2, [r7, #61]	; 0x3d
 8004b8c:	4613      	mov	r3, r2
 8004b8e:	009b      	lsls	r3, r3, #2
 8004b90:	4413      	add	r3, r2
 8004b92:	009b      	lsls	r3, r3, #2
 8004b94:	f107 0248 	add.w	r2, r7, #72	; 0x48
 8004b98:	4413      	add	r3, r2
 8004b9a:	3b28      	subs	r3, #40	; 0x28
 8004b9c:	681b      	ldr	r3, [r3, #0]
 8004b9e:	3b01      	subs	r3, #1
 8004ba0:	f003 0301 	and.w	r3, r3, #1
 8004ba4:	009b      	lsls	r3, r3, #2
 8004ba6:	440b      	add	r3, r1
 8004ba8:	6859      	ldr	r1, [r3, #4]
 8004baa:	4891      	ldr	r0, [pc, #580]	; (8004df0 <HAL_OSPIM_Config+0x69c>)
 8004bac:	f897 203d 	ldrb.w	r2, [r7, #61]	; 0x3d
 8004bb0:	4613      	mov	r3, r2
 8004bb2:	009b      	lsls	r3, r3, #2
 8004bb4:	4413      	add	r3, r2
 8004bb6:	009b      	lsls	r3, r3, #2
 8004bb8:	f107 0248 	add.w	r2, r7, #72	; 0x48
 8004bbc:	4413      	add	r3, r2
 8004bbe:	3b28      	subs	r3, #40	; 0x28
 8004bc0:	681b      	ldr	r3, [r3, #0]
 8004bc2:	3b01      	subs	r3, #1
 8004bc4:	f003 0301 	and.w	r3, r3, #1
 8004bc8:	f421 3280 	bic.w	r2, r1, #65536	; 0x10000
 8004bcc:	009b      	lsls	r3, r3, #2
 8004bce:	4403      	add	r3, r0
 8004bd0:	605a      	str	r2, [r3, #4]
        }
        if (IOM_cfg[other_instance].IOHighPort != HAL_OSPIM_IOPORT_NONE)
 8004bd2:	f897 203d 	ldrb.w	r2, [r7, #61]	; 0x3d
 8004bd6:	4613      	mov	r3, r2
 8004bd8:	009b      	lsls	r3, r3, #2
 8004bda:	4413      	add	r3, r2
 8004bdc:	009b      	lsls	r3, r3, #2
 8004bde:	f107 0248 	add.w	r2, r7, #72	; 0x48
 8004be2:	4413      	add	r3, r2
 8004be4:	3b24      	subs	r3, #36	; 0x24
 8004be6:	681b      	ldr	r3, [r3, #0]
 8004be8:	2b00      	cmp	r3, #0
 8004bea:	d025      	beq.n	8004c38 <HAL_OSPIM_Config+0x4e4>
        {
          CLEAR_BIT(OCTOSPIM->PCR[((IOM_cfg[other_instance].IOHighPort-1U)& OSPI_IOM_PORT_MASK)], OCTOSPIM_PCR_IOHEN);
 8004bec:	4980      	ldr	r1, [pc, #512]	; (8004df0 <HAL_OSPIM_Config+0x69c>)
 8004bee:	f897 203d 	ldrb.w	r2, [r7, #61]	; 0x3d
 8004bf2:	4613      	mov	r3, r2
 8004bf4:	009b      	lsls	r3, r3, #2
 8004bf6:	4413      	add	r3, r2
 8004bf8:	009b      	lsls	r3, r3, #2
 8004bfa:	f107 0248 	add.w	r2, r7, #72	; 0x48
 8004bfe:	4413      	add	r3, r2
 8004c00:	3b24      	subs	r3, #36	; 0x24
 8004c02:	681b      	ldr	r3, [r3, #0]
 8004c04:	3b01      	subs	r3, #1
 8004c06:	f003 0301 	and.w	r3, r3, #1
 8004c0a:	009b      	lsls	r3, r3, #2
 8004c0c:	440b      	add	r3, r1
 8004c0e:	6859      	ldr	r1, [r3, #4]
 8004c10:	4877      	ldr	r0, [pc, #476]	; (8004df0 <HAL_OSPIM_Config+0x69c>)
 8004c12:	f897 203d 	ldrb.w	r2, [r7, #61]	; 0x3d
 8004c16:	4613      	mov	r3, r2
 8004c18:	009b      	lsls	r3, r3, #2
 8004c1a:	4413      	add	r3, r2
 8004c1c:	009b      	lsls	r3, r3, #2
 8004c1e:	f107 0248 	add.w	r2, r7, #72	; 0x48
 8004c22:	4413      	add	r3, r2
 8004c24:	3b24      	subs	r3, #36	; 0x24
 8004c26:	681b      	ldr	r3, [r3, #0]
 8004c28:	3b01      	subs	r3, #1
 8004c2a:	f003 0301 	and.w	r3, r3, #1
 8004c2e:	f021 7280 	bic.w	r2, r1, #16777216	; 0x1000000
 8004c32:	009b      	lsls	r3, r3, #2
 8004c34:	4403      	add	r3, r0
 8004c36:	605a      	str	r2, [r3, #4]
      }
#endif
    }

    /******************** Activation of new configuration *********************/
    MODIFY_REG(OCTOSPIM->PCR[(cfg->NCSPort-1U)], (OCTOSPIM_PCR_NCSEN | OCTOSPIM_PCR_NCSSRC), (OCTOSPIM_PCR_NCSEN | (instance << OCTOSPIM_PCR_NCSSRC_Pos)));
 8004c38:	4a6d      	ldr	r2, [pc, #436]	; (8004df0 <HAL_OSPIM_Config+0x69c>)
 8004c3a:	68bb      	ldr	r3, [r7, #8]
 8004c3c:	689b      	ldr	r3, [r3, #8]
 8004c3e:	3b01      	subs	r3, #1
 8004c40:	009b      	lsls	r3, r3, #2
 8004c42:	4413      	add	r3, r2
 8004c44:	685b      	ldr	r3, [r3, #4]
 8004c46:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8004c4a:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8004c4c:	025b      	lsls	r3, r3, #9
 8004c4e:	431a      	orrs	r2, r3
 8004c50:	4967      	ldr	r1, [pc, #412]	; (8004df0 <HAL_OSPIM_Config+0x69c>)
 8004c52:	68bb      	ldr	r3, [r7, #8]
 8004c54:	689b      	ldr	r3, [r3, #8]
 8004c56:	3b01      	subs	r3, #1
 8004c58:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8004c5c:	009b      	lsls	r3, r3, #2
 8004c5e:	440b      	add	r3, r1
 8004c60:	605a      	str	r2, [r3, #4]
      }
    }
    else
    {
#endif
      MODIFY_REG(OCTOSPIM->PCR[(cfg->ClkPort-1U)], (OCTOSPIM_PCR_CLKEN | OCTOSPIM_PCR_CLKSRC), (OCTOSPIM_PCR_CLKEN | (instance << OCTOSPIM_PCR_CLKSRC_Pos)));
 8004c62:	4a63      	ldr	r2, [pc, #396]	; (8004df0 <HAL_OSPIM_Config+0x69c>)
 8004c64:	68bb      	ldr	r3, [r7, #8]
 8004c66:	681b      	ldr	r3, [r3, #0]
 8004c68:	3b01      	subs	r3, #1
 8004c6a:	009b      	lsls	r3, r3, #2
 8004c6c:	4413      	add	r3, r2
 8004c6e:	685b      	ldr	r3, [r3, #4]
 8004c70:	f023 0203 	bic.w	r2, r3, #3
 8004c74:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8004c76:	005b      	lsls	r3, r3, #1
 8004c78:	431a      	orrs	r2, r3
 8004c7a:	495d      	ldr	r1, [pc, #372]	; (8004df0 <HAL_OSPIM_Config+0x69c>)
 8004c7c:	68bb      	ldr	r3, [r7, #8]
 8004c7e:	681b      	ldr	r3, [r3, #0]
 8004c80:	3b01      	subs	r3, #1
 8004c82:	f042 0201 	orr.w	r2, r2, #1
 8004c86:	009b      	lsls	r3, r3, #2
 8004c88:	440b      	add	r3, r1
 8004c8a:	605a      	str	r2, [r3, #4]
      if (cfg->DQSPort != 0U)
 8004c8c:	68bb      	ldr	r3, [r7, #8]
 8004c8e:	685b      	ldr	r3, [r3, #4]
 8004c90:	2b00      	cmp	r3, #0
 8004c92:	d014      	beq.n	8004cbe <HAL_OSPIM_Config+0x56a>
      {
        MODIFY_REG(OCTOSPIM->PCR[(cfg->DQSPort-1U)], (OCTOSPIM_PCR_DQSEN | OCTOSPIM_PCR_DQSSRC), (OCTOSPIM_PCR_DQSEN | (instance << OCTOSPIM_PCR_DQSSRC_Pos)));
 8004c94:	4a56      	ldr	r2, [pc, #344]	; (8004df0 <HAL_OSPIM_Config+0x69c>)
 8004c96:	68bb      	ldr	r3, [r7, #8]
 8004c98:	685b      	ldr	r3, [r3, #4]
 8004c9a:	3b01      	subs	r3, #1
 8004c9c:	009b      	lsls	r3, r3, #2
 8004c9e:	4413      	add	r3, r2
 8004ca0:	685b      	ldr	r3, [r3, #4]
 8004ca2:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 8004ca6:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8004ca8:	015b      	lsls	r3, r3, #5
 8004caa:	431a      	orrs	r2, r3
 8004cac:	4950      	ldr	r1, [pc, #320]	; (8004df0 <HAL_OSPIM_Config+0x69c>)
 8004cae:	68bb      	ldr	r3, [r7, #8]
 8004cb0:	685b      	ldr	r3, [r3, #4]
 8004cb2:	3b01      	subs	r3, #1
 8004cb4:	f042 0210 	orr.w	r2, r2, #16
 8004cb8:	009b      	lsls	r3, r3, #2
 8004cba:	440b      	add	r3, r1
 8004cbc:	605a      	str	r2, [r3, #4]
      }

      if ((cfg->IOLowPort & OCTOSPIM_PCR_IOLEN) != 0U)
 8004cbe:	68bb      	ldr	r3, [r7, #8]
 8004cc0:	68db      	ldr	r3, [r3, #12]
 8004cc2:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004cc6:	2b00      	cmp	r3, #0
 8004cc8:	d019      	beq.n	8004cfe <HAL_OSPIM_Config+0x5aa>
      {
        MODIFY_REG(OCTOSPIM->PCR[((cfg->IOLowPort-1U)& OSPI_IOM_PORT_MASK)], (OCTOSPIM_PCR_IOLEN | OCTOSPIM_PCR_IOLSRC),
 8004cca:	4a49      	ldr	r2, [pc, #292]	; (8004df0 <HAL_OSPIM_Config+0x69c>)
 8004ccc:	68bb      	ldr	r3, [r7, #8]
 8004cce:	68db      	ldr	r3, [r3, #12]
 8004cd0:	3b01      	subs	r3, #1
 8004cd2:	f003 0301 	and.w	r3, r3, #1
 8004cd6:	009b      	lsls	r3, r3, #2
 8004cd8:	4413      	add	r3, r2
 8004cda:	685b      	ldr	r3, [r3, #4]
 8004cdc:	f423 22e0 	bic.w	r2, r3, #458752	; 0x70000
 8004ce0:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8004ce2:	049b      	lsls	r3, r3, #18
 8004ce4:	431a      	orrs	r2, r3
 8004ce6:	4942      	ldr	r1, [pc, #264]	; (8004df0 <HAL_OSPIM_Config+0x69c>)
 8004ce8:	68bb      	ldr	r3, [r7, #8]
 8004cea:	68db      	ldr	r3, [r3, #12]
 8004cec:	3b01      	subs	r3, #1
 8004cee:	f003 0301 	and.w	r3, r3, #1
 8004cf2:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 8004cf6:	009b      	lsls	r3, r3, #2
 8004cf8:	440b      	add	r3, r1
 8004cfa:	605a      	str	r2, [r3, #4]
 8004cfc:	e01c      	b.n	8004d38 <HAL_OSPIM_Config+0x5e4>
                   (OCTOSPIM_PCR_IOLEN | (instance << (OCTOSPIM_PCR_IOLSRC_Pos+1U))));
      }
      else if (cfg->IOLowPort != HAL_OSPIM_IOPORT_NONE)
 8004cfe:	68bb      	ldr	r3, [r7, #8]
 8004d00:	68db      	ldr	r3, [r3, #12]
 8004d02:	2b00      	cmp	r3, #0
 8004d04:	d018      	beq.n	8004d38 <HAL_OSPIM_Config+0x5e4>
      {
        MODIFY_REG(OCTOSPIM->PCR[((cfg->IOLowPort-1U)& OSPI_IOM_PORT_MASK)], (OCTOSPIM_PCR_IOHEN | OCTOSPIM_PCR_IOHSRC),
 8004d06:	4a3a      	ldr	r2, [pc, #232]	; (8004df0 <HAL_OSPIM_Config+0x69c>)
 8004d08:	68bb      	ldr	r3, [r7, #8]
 8004d0a:	68db      	ldr	r3, [r3, #12]
 8004d0c:	3b01      	subs	r3, #1
 8004d0e:	f003 0301 	and.w	r3, r3, #1
 8004d12:	009b      	lsls	r3, r3, #2
 8004d14:	4413      	add	r3, r2
 8004d16:	685b      	ldr	r3, [r3, #4]
 8004d18:	f023 62e0 	bic.w	r2, r3, #117440512	; 0x7000000
 8004d1c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8004d1e:	069b      	lsls	r3, r3, #26
 8004d20:	431a      	orrs	r2, r3
 8004d22:	4933      	ldr	r1, [pc, #204]	; (8004df0 <HAL_OSPIM_Config+0x69c>)
 8004d24:	68bb      	ldr	r3, [r7, #8]
 8004d26:	68db      	ldr	r3, [r3, #12]
 8004d28:	3b01      	subs	r3, #1
 8004d2a:	f003 0301 	and.w	r3, r3, #1
 8004d2e:	f042 7280 	orr.w	r2, r2, #16777216	; 0x1000000
 8004d32:	009b      	lsls	r3, r3, #2
 8004d34:	440b      	add	r3, r1
 8004d36:	605a      	str	r2, [r3, #4]
      else
      {
         /* Nothing to do */
      }

      if ((cfg->IOHighPort & OCTOSPIM_PCR_IOLEN) != 0U)
 8004d38:	68bb      	ldr	r3, [r7, #8]
 8004d3a:	691b      	ldr	r3, [r3, #16]
 8004d3c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004d40:	2b00      	cmp	r3, #0
 8004d42:	d019      	beq.n	8004d78 <HAL_OSPIM_Config+0x624>
      {
        MODIFY_REG(OCTOSPIM->PCR[((cfg->IOHighPort-1U)& OSPI_IOM_PORT_MASK)], (OCTOSPIM_PCR_IOLEN | OCTOSPIM_PCR_IOLSRC),
 8004d44:	4a2a      	ldr	r2, [pc, #168]	; (8004df0 <HAL_OSPIM_Config+0x69c>)
 8004d46:	68bb      	ldr	r3, [r7, #8]
 8004d48:	691b      	ldr	r3, [r3, #16]
 8004d4a:	3b01      	subs	r3, #1
 8004d4c:	f003 0301 	and.w	r3, r3, #1
 8004d50:	009b      	lsls	r3, r3, #2
 8004d52:	4413      	add	r3, r2
 8004d54:	685b      	ldr	r3, [r3, #4]
 8004d56:	f423 22e0 	bic.w	r2, r3, #458752	; 0x70000
 8004d5a:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8004d5c:	049b      	lsls	r3, r3, #18
 8004d5e:	431a      	orrs	r2, r3
 8004d60:	4923      	ldr	r1, [pc, #140]	; (8004df0 <HAL_OSPIM_Config+0x69c>)
 8004d62:	68bb      	ldr	r3, [r7, #8]
 8004d64:	691b      	ldr	r3, [r3, #16]
 8004d66:	3b01      	subs	r3, #1
 8004d68:	f003 0301 	and.w	r3, r3, #1
 8004d6c:	f442 3240 	orr.w	r2, r2, #196608	; 0x30000
 8004d70:	009b      	lsls	r3, r3, #2
 8004d72:	440b      	add	r3, r1
 8004d74:	605a      	str	r2, [r3, #4]
 8004d76:	e01c      	b.n	8004db2 <HAL_OSPIM_Config+0x65e>
                   (OCTOSPIM_PCR_IOLEN | OCTOSPIM_PCR_IOLSRC_0 | (instance << (OCTOSPIM_PCR_IOLSRC_Pos+1U))));
      }
      else if (cfg->IOHighPort != HAL_OSPIM_IOPORT_NONE)
 8004d78:	68bb      	ldr	r3, [r7, #8]
 8004d7a:	691b      	ldr	r3, [r3, #16]
 8004d7c:	2b00      	cmp	r3, #0
 8004d7e:	d018      	beq.n	8004db2 <HAL_OSPIM_Config+0x65e>
      {
        MODIFY_REG(OCTOSPIM->PCR[((cfg->IOHighPort-1U)& OSPI_IOM_PORT_MASK)], (OCTOSPIM_PCR_IOHEN | OCTOSPIM_PCR_IOHSRC),
 8004d80:	4a1b      	ldr	r2, [pc, #108]	; (8004df0 <HAL_OSPIM_Config+0x69c>)
 8004d82:	68bb      	ldr	r3, [r7, #8]
 8004d84:	691b      	ldr	r3, [r3, #16]
 8004d86:	3b01      	subs	r3, #1
 8004d88:	f003 0301 	and.w	r3, r3, #1
 8004d8c:	009b      	lsls	r3, r3, #2
 8004d8e:	4413      	add	r3, r2
 8004d90:	685b      	ldr	r3, [r3, #4]
 8004d92:	f023 62e0 	bic.w	r2, r3, #117440512	; 0x7000000
 8004d96:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8004d98:	069b      	lsls	r3, r3, #26
 8004d9a:	431a      	orrs	r2, r3
 8004d9c:	4914      	ldr	r1, [pc, #80]	; (8004df0 <HAL_OSPIM_Config+0x69c>)
 8004d9e:	68bb      	ldr	r3, [r7, #8]
 8004da0:	691b      	ldr	r3, [r3, #16]
 8004da2:	3b01      	subs	r3, #1
 8004da4:	f003 0301 	and.w	r3, r3, #1
 8004da8:	f042 7240 	orr.w	r2, r2, #50331648	; 0x3000000
 8004dac:	009b      	lsls	r3, r3, #2
 8004dae:	440b      	add	r3, r1
 8004db0:	605a      	str	r2, [r3, #4]
#if   defined (OCTOSPIM_CR_MUXEN)
    }
#endif

    /******* Re-enable both OctoSPI after configure OctoSPI IO Manager ********/
    if ((ospi_enabled & 0x1U) != 0U)
 8004db2:	f897 303e 	ldrb.w	r3, [r7, #62]	; 0x3e
 8004db6:	f003 0301 	and.w	r3, r3, #1
 8004dba:	2b00      	cmp	r3, #0
 8004dbc:	d005      	beq.n	8004dca <HAL_OSPIM_Config+0x676>
    {
      SET_BIT(OCTOSPI1->CR, OCTOSPI_CR_EN);
 8004dbe:	4b0d      	ldr	r3, [pc, #52]	; (8004df4 <HAL_OSPIM_Config+0x6a0>)
 8004dc0:	681b      	ldr	r3, [r3, #0]
 8004dc2:	4a0c      	ldr	r2, [pc, #48]	; (8004df4 <HAL_OSPIM_Config+0x6a0>)
 8004dc4:	f043 0301 	orr.w	r3, r3, #1
 8004dc8:	6013      	str	r3, [r2, #0]
    }
    if ((ospi_enabled & 0x2U) != 0U)
 8004dca:	f897 303e 	ldrb.w	r3, [r7, #62]	; 0x3e
 8004dce:	f003 0302 	and.w	r3, r3, #2
 8004dd2:	2b00      	cmp	r3, #0
 8004dd4:	d005      	beq.n	8004de2 <HAL_OSPIM_Config+0x68e>
    {
      SET_BIT(OCTOSPI2->CR, OCTOSPI_CR_EN);
 8004dd6:	4b08      	ldr	r3, [pc, #32]	; (8004df8 <HAL_OSPIM_Config+0x6a4>)
 8004dd8:	681b      	ldr	r3, [r3, #0]
 8004dda:	4a07      	ldr	r2, [pc, #28]	; (8004df8 <HAL_OSPIM_Config+0x6a4>)
 8004ddc:	f043 0301 	orr.w	r3, r3, #1
 8004de0:	6013      	str	r3, [r2, #0]
    }
  }

  /* Return function status */
  return status;
 8004de2:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
}
 8004de6:	4618      	mov	r0, r3
 8004de8:	3748      	adds	r7, #72	; 0x48
 8004dea:	46bd      	mov	sp, r7
 8004dec:	bd80      	pop	{r7, pc}
 8004dee:	bf00      	nop
 8004df0:	50061c00 	.word	0x50061c00
 8004df4:	a0001000 	.word	0xa0001000
 8004df8:	a0001400 	.word	0xa0001400

08004dfc <OSPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart : Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef OSPI_WaitFlagStateUntilTimeout(OSPI_HandleTypeDef *hospi, uint32_t Flag,
                                                        FlagStatus State, uint32_t Tickstart, uint32_t Timeout)
{
 8004dfc:	b580      	push	{r7, lr}
 8004dfe:	b084      	sub	sp, #16
 8004e00:	af00      	add	r7, sp, #0
 8004e02:	60f8      	str	r0, [r7, #12]
 8004e04:	60b9      	str	r1, [r7, #8]
 8004e06:	603b      	str	r3, [r7, #0]
 8004e08:	4613      	mov	r3, r2
 8004e0a:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is in expected state */
  while((__HAL_OSPI_GET_FLAG(hospi, Flag)) != State)
 8004e0c:	e01a      	b.n	8004e44 <OSPI_WaitFlagStateUntilTimeout+0x48>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004e0e:	69bb      	ldr	r3, [r7, #24]
 8004e10:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004e14:	d016      	beq.n	8004e44 <OSPI_WaitFlagStateUntilTimeout+0x48>
    {
      if(((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004e16:	f7fd fe37 	bl	8002a88 <HAL_GetTick>
 8004e1a:	4602      	mov	r2, r0
 8004e1c:	683b      	ldr	r3, [r7, #0]
 8004e1e:	1ad3      	subs	r3, r2, r3
 8004e20:	69ba      	ldr	r2, [r7, #24]
 8004e22:	429a      	cmp	r2, r3
 8004e24:	d302      	bcc.n	8004e2c <OSPI_WaitFlagStateUntilTimeout+0x30>
 8004e26:	69bb      	ldr	r3, [r7, #24]
 8004e28:	2b00      	cmp	r3, #0
 8004e2a:	d10b      	bne.n	8004e44 <OSPI_WaitFlagStateUntilTimeout+0x48>
      {
        hospi->State     = HAL_OSPI_STATE_ERROR;
 8004e2c:	68fb      	ldr	r3, [r7, #12]
 8004e2e:	f44f 7200 	mov.w	r2, #512	; 0x200
 8004e32:	645a      	str	r2, [r3, #68]	; 0x44
        hospi->ErrorCode |= HAL_OSPI_ERROR_TIMEOUT;
 8004e34:	68fb      	ldr	r3, [r7, #12]
 8004e36:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004e38:	f043 0201 	orr.w	r2, r3, #1
 8004e3c:	68fb      	ldr	r3, [r7, #12]
 8004e3e:	649a      	str	r2, [r3, #72]	; 0x48

        return HAL_ERROR;
 8004e40:	2301      	movs	r3, #1
 8004e42:	e00e      	b.n	8004e62 <OSPI_WaitFlagStateUntilTimeout+0x66>
  while((__HAL_OSPI_GET_FLAG(hospi, Flag)) != State)
 8004e44:	68fb      	ldr	r3, [r7, #12]
 8004e46:	681b      	ldr	r3, [r3, #0]
 8004e48:	6a1a      	ldr	r2, [r3, #32]
 8004e4a:	68bb      	ldr	r3, [r7, #8]
 8004e4c:	4013      	ands	r3, r2
 8004e4e:	2b00      	cmp	r3, #0
 8004e50:	bf14      	ite	ne
 8004e52:	2301      	movne	r3, #1
 8004e54:	2300      	moveq	r3, #0
 8004e56:	b2db      	uxtb	r3, r3
 8004e58:	461a      	mov	r2, r3
 8004e5a:	79fb      	ldrb	r3, [r7, #7]
 8004e5c:	429a      	cmp	r2, r3
 8004e5e:	d1d6      	bne.n	8004e0e <OSPI_WaitFlagStateUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8004e60:	2300      	movs	r3, #0
}
 8004e62:	4618      	mov	r0, r3
 8004e64:	3710      	adds	r7, #16
 8004e66:	46bd      	mov	sp, r7
 8004e68:	bd80      	pop	{r7, pc}
	...

08004e6c <OSPIM_GetConfig>:
  * @param  instance_nb : number of the instance
  * @param  cfg         : configuration of the IO Manager for the instance
  * @retval HAL status
  */
static HAL_StatusTypeDef OSPIM_GetConfig(uint8_t instance_nb, OSPIM_CfgTypeDef *cfg)
{
 8004e6c:	b480      	push	{r7}
 8004e6e:	b087      	sub	sp, #28
 8004e70:	af00      	add	r7, sp, #0
 8004e72:	4603      	mov	r3, r0
 8004e74:	6039      	str	r1, [r7, #0]
 8004e76:	71fb      	strb	r3, [r7, #7]
  HAL_StatusTypeDef status = HAL_OK;
 8004e78:	2300      	movs	r3, #0
 8004e7a:	75fb      	strb	r3, [r7, #23]
  uint32_t reg, value = 0U;
 8004e7c:	2300      	movs	r3, #0
 8004e7e:	613b      	str	r3, [r7, #16]
  uint32_t index;

  if ((instance_nb == 0U) || (instance_nb > OSPI_NB_INSTANCE) || (cfg == NULL))
 8004e80:	79fb      	ldrb	r3, [r7, #7]
 8004e82:	2b00      	cmp	r3, #0
 8004e84:	d005      	beq.n	8004e92 <OSPIM_GetConfig+0x26>
 8004e86:	79fb      	ldrb	r3, [r7, #7]
 8004e88:	2b02      	cmp	r3, #2
 8004e8a:	d802      	bhi.n	8004e92 <OSPIM_GetConfig+0x26>
 8004e8c:	683b      	ldr	r3, [r7, #0]
 8004e8e:	2b00      	cmp	r3, #0
 8004e90:	d102      	bne.n	8004e98 <OSPIM_GetConfig+0x2c>
  {
    /* Invalid parameter -> error returned */
    status = HAL_ERROR;
 8004e92:	2301      	movs	r3, #1
 8004e94:	75fb      	strb	r3, [r7, #23]
 8004e96:	e08e      	b.n	8004fb6 <OSPIM_GetConfig+0x14a>
  }
  else
  {
    /* Initialize the structure */
    cfg->ClkPort    = 0U;
 8004e98:	683b      	ldr	r3, [r7, #0]
 8004e9a:	2200      	movs	r2, #0
 8004e9c:	601a      	str	r2, [r3, #0]
    cfg->DQSPort    = 0U;
 8004e9e:	683b      	ldr	r3, [r7, #0]
 8004ea0:	2200      	movs	r2, #0
 8004ea2:	605a      	str	r2, [r3, #4]
    cfg->NCSPort    = 0U;
 8004ea4:	683b      	ldr	r3, [r7, #0]
 8004ea6:	2200      	movs	r2, #0
 8004ea8:	609a      	str	r2, [r3, #8]
    cfg->IOLowPort  = 0U;
 8004eaa:	683b      	ldr	r3, [r7, #0]
 8004eac:	2200      	movs	r2, #0
 8004eae:	60da      	str	r2, [r3, #12]
    cfg->IOHighPort = 0U;
 8004eb0:	683b      	ldr	r3, [r7, #0]
 8004eb2:	2200      	movs	r2, #0
 8004eb4:	611a      	str	r2, [r3, #16]

    if (instance_nb == 2U)
 8004eb6:	79fb      	ldrb	r3, [r7, #7]
 8004eb8:	2b02      	cmp	r3, #2
 8004eba:	d101      	bne.n	8004ec0 <OSPIM_GetConfig+0x54>
    {
#if   defined (OCTOSPIM_CR_MUXEN)
      if ((OCTOSPIM->CR & OCTOSPIM_CR_MUXEN) == 0U)
      {
#endif
        value = (OCTOSPIM_PCR_CLKSRC | OCTOSPIM_PCR_DQSSRC | OCTOSPIM_PCR_NCSSRC | OCTOSPIM_PCR_IOLSRC_1 | OCTOSPIM_PCR_IOHSRC_1);
 8004ebc:	4b41      	ldr	r3, [pc, #260]	; (8004fc4 <OSPIM_GetConfig+0x158>)
 8004ebe:	613b      	str	r3, [r7, #16]
      }
#endif
    }

    /* Get the information about the instance */
    for (index = 0U; index < OSPI_IOM_NB_PORTS; index ++)
 8004ec0:	2300      	movs	r3, #0
 8004ec2:	60fb      	str	r3, [r7, #12]
 8004ec4:	e074      	b.n	8004fb0 <OSPIM_GetConfig+0x144>
    {
      reg = OCTOSPIM->PCR[index];
 8004ec6:	4a40      	ldr	r2, [pc, #256]	; (8004fc8 <OSPIM_GetConfig+0x15c>)
 8004ec8:	68fb      	ldr	r3, [r7, #12]
 8004eca:	009b      	lsls	r3, r3, #2
 8004ecc:	4413      	add	r3, r2
 8004ece:	685b      	ldr	r3, [r3, #4]
 8004ed0:	60bb      	str	r3, [r7, #8]

      if ((reg & OCTOSPIM_PCR_CLKEN) != 0U)
 8004ed2:	68bb      	ldr	r3, [r7, #8]
 8004ed4:	f003 0301 	and.w	r3, r3, #1
 8004ed8:	2b00      	cmp	r3, #0
 8004eda:	d00a      	beq.n	8004ef2 <OSPIM_GetConfig+0x86>
      {
        /* The clock is enabled on this port */
        if ((reg & OCTOSPIM_PCR_CLKSRC) == (value & OCTOSPIM_PCR_CLKSRC))
 8004edc:	68ba      	ldr	r2, [r7, #8]
 8004ede:	693b      	ldr	r3, [r7, #16]
 8004ee0:	4053      	eors	r3, r2
 8004ee2:	f003 0302 	and.w	r3, r3, #2
 8004ee6:	2b00      	cmp	r3, #0
 8004ee8:	d103      	bne.n	8004ef2 <OSPIM_GetConfig+0x86>
        {
          /* The clock correspond to the instance passed as parameter */
          cfg->ClkPort = index+1U;
 8004eea:	68fb      	ldr	r3, [r7, #12]
 8004eec:	1c5a      	adds	r2, r3, #1
 8004eee:	683b      	ldr	r3, [r7, #0]
 8004ef0:	601a      	str	r2, [r3, #0]
        }
      }

      if ((reg & OCTOSPIM_PCR_DQSEN) != 0U)
 8004ef2:	68bb      	ldr	r3, [r7, #8]
 8004ef4:	f003 0310 	and.w	r3, r3, #16
 8004ef8:	2b00      	cmp	r3, #0
 8004efa:	d00a      	beq.n	8004f12 <OSPIM_GetConfig+0xa6>
      {
        /* The DQS is enabled on this port */
        if ((reg & OCTOSPIM_PCR_DQSSRC) == (value & OCTOSPIM_PCR_DQSSRC))
 8004efc:	68ba      	ldr	r2, [r7, #8]
 8004efe:	693b      	ldr	r3, [r7, #16]
 8004f00:	4053      	eors	r3, r2
 8004f02:	f003 0320 	and.w	r3, r3, #32
 8004f06:	2b00      	cmp	r3, #0
 8004f08:	d103      	bne.n	8004f12 <OSPIM_GetConfig+0xa6>
        {
          /* The DQS correspond to the instance passed as parameter */
          cfg->DQSPort = index+1U;
 8004f0a:	68fb      	ldr	r3, [r7, #12]
 8004f0c:	1c5a      	adds	r2, r3, #1
 8004f0e:	683b      	ldr	r3, [r7, #0]
 8004f10:	605a      	str	r2, [r3, #4]
        }
      }

      if ((reg & OCTOSPIM_PCR_NCSEN) != 0U)
 8004f12:	68bb      	ldr	r3, [r7, #8]
 8004f14:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004f18:	2b00      	cmp	r3, #0
 8004f1a:	d00a      	beq.n	8004f32 <OSPIM_GetConfig+0xc6>
      {
        /* The nCS is enabled on this port */
        if ((reg & OCTOSPIM_PCR_NCSSRC) == (value & OCTOSPIM_PCR_NCSSRC))
 8004f1c:	68ba      	ldr	r2, [r7, #8]
 8004f1e:	693b      	ldr	r3, [r7, #16]
 8004f20:	4053      	eors	r3, r2
 8004f22:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8004f26:	2b00      	cmp	r3, #0
 8004f28:	d103      	bne.n	8004f32 <OSPIM_GetConfig+0xc6>
        {
          /* The nCS correspond to the instance passed as parameter */
          cfg->NCSPort = index+1U;
 8004f2a:	68fb      	ldr	r3, [r7, #12]
 8004f2c:	1c5a      	adds	r2, r3, #1
 8004f2e:	683b      	ldr	r3, [r7, #0]
 8004f30:	609a      	str	r2, [r3, #8]
        }
      }

      if ((reg & OCTOSPIM_PCR_IOLEN) != 0U)
 8004f32:	68bb      	ldr	r3, [r7, #8]
 8004f34:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004f38:	2b00      	cmp	r3, #0
 8004f3a:	d018      	beq.n	8004f6e <OSPIM_GetConfig+0x102>
      {
        /* The IO Low is enabled on this port */
        if ((reg & OCTOSPIM_PCR_IOLSRC_1) == (value & OCTOSPIM_PCR_IOLSRC_1))
 8004f3c:	68ba      	ldr	r2, [r7, #8]
 8004f3e:	693b      	ldr	r3, [r7, #16]
 8004f40:	4053      	eors	r3, r2
 8004f42:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8004f46:	2b00      	cmp	r3, #0
 8004f48:	d111      	bne.n	8004f6e <OSPIM_GetConfig+0x102>
        {
          /* The IO Low correspond to the instance passed as parameter */
          if ((reg & OCTOSPIM_PCR_IOLSRC_0) == 0U)
 8004f4a:	68bb      	ldr	r3, [r7, #8]
 8004f4c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004f50:	2b00      	cmp	r3, #0
 8004f52:	d106      	bne.n	8004f62 <OSPIM_GetConfig+0xf6>
          {
            cfg->IOLowPort = (OCTOSPIM_PCR_IOLEN | (index+1U));
 8004f54:	68fb      	ldr	r3, [r7, #12]
 8004f56:	3301      	adds	r3, #1
 8004f58:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 8004f5c:	683b      	ldr	r3, [r7, #0]
 8004f5e:	60da      	str	r2, [r3, #12]
 8004f60:	e005      	b.n	8004f6e <OSPIM_GetConfig+0x102>
          }
          else
          {
            cfg->IOLowPort = (OCTOSPIM_PCR_IOHEN | (index+1U));
 8004f62:	68fb      	ldr	r3, [r7, #12]
 8004f64:	3301      	adds	r3, #1
 8004f66:	f043 7280 	orr.w	r2, r3, #16777216	; 0x1000000
 8004f6a:	683b      	ldr	r3, [r7, #0]
 8004f6c:	60da      	str	r2, [r3, #12]
          }
        }
      }

      if ((reg & OCTOSPIM_PCR_IOHEN) != 0U)
 8004f6e:	68bb      	ldr	r3, [r7, #8]
 8004f70:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8004f74:	2b00      	cmp	r3, #0
 8004f76:	d018      	beq.n	8004faa <OSPIM_GetConfig+0x13e>
      {
        /* The IO High is enabled on this port */
        if ((reg & OCTOSPIM_PCR_IOHSRC_1) == (value & OCTOSPIM_PCR_IOHSRC_1))
 8004f78:	68ba      	ldr	r2, [r7, #8]
 8004f7a:	693b      	ldr	r3, [r7, #16]
 8004f7c:	4053      	eors	r3, r2
 8004f7e:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8004f82:	2b00      	cmp	r3, #0
 8004f84:	d111      	bne.n	8004faa <OSPIM_GetConfig+0x13e>
        {
          /* The IO High correspond to the instance passed as parameter */
          if ((reg & OCTOSPIM_PCR_IOHSRC_0) == 0U)
 8004f86:	68bb      	ldr	r3, [r7, #8]
 8004f88:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004f8c:	2b00      	cmp	r3, #0
 8004f8e:	d106      	bne.n	8004f9e <OSPIM_GetConfig+0x132>
          {
            cfg->IOHighPort = (OCTOSPIM_PCR_IOLEN | (index+1U));
 8004f90:	68fb      	ldr	r3, [r7, #12]
 8004f92:	3301      	adds	r3, #1
 8004f94:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 8004f98:	683b      	ldr	r3, [r7, #0]
 8004f9a:	611a      	str	r2, [r3, #16]
 8004f9c:	e005      	b.n	8004faa <OSPIM_GetConfig+0x13e>
          }
          else
          {
            cfg->IOHighPort = (OCTOSPIM_PCR_IOHEN | (index+1U));
 8004f9e:	68fb      	ldr	r3, [r7, #12]
 8004fa0:	3301      	adds	r3, #1
 8004fa2:	f043 7280 	orr.w	r2, r3, #16777216	; 0x1000000
 8004fa6:	683b      	ldr	r3, [r7, #0]
 8004fa8:	611a      	str	r2, [r3, #16]
    for (index = 0U; index < OSPI_IOM_NB_PORTS; index ++)
 8004faa:	68fb      	ldr	r3, [r7, #12]
 8004fac:	3301      	adds	r3, #1
 8004fae:	60fb      	str	r3, [r7, #12]
 8004fb0:	68fb      	ldr	r3, [r7, #12]
 8004fb2:	2b01      	cmp	r3, #1
 8004fb4:	d987      	bls.n	8004ec6 <OSPIM_GetConfig+0x5a>
      }
    }
  }

  /* Return function status */
  return status;
 8004fb6:	7dfb      	ldrb	r3, [r7, #23]
}
 8004fb8:	4618      	mov	r0, r3
 8004fba:	371c      	adds	r7, #28
 8004fbc:	46bd      	mov	sp, r7
 8004fbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fc2:	4770      	bx	lr
 8004fc4:	04040222 	.word	0x04040222
 8004fc8:	50061c00 	.word	0x50061c00

08004fcc <HAL_PWR_EnableBkUpAccess>:
  * @note  LSEON bit that switches on and off the LSE crystal belongs as well to the
  *        back-up domain.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 8004fcc:	b480      	push	{r7}
 8004fce:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8004fd0:	4b05      	ldr	r3, [pc, #20]	; (8004fe8 <HAL_PWR_EnableBkUpAccess+0x1c>)
 8004fd2:	681b      	ldr	r3, [r3, #0]
 8004fd4:	4a04      	ldr	r2, [pc, #16]	; (8004fe8 <HAL_PWR_EnableBkUpAccess+0x1c>)
 8004fd6:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004fda:	6013      	str	r3, [r2, #0]
}
 8004fdc:	bf00      	nop
 8004fde:	46bd      	mov	sp, r7
 8004fe0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fe4:	4770      	bx	lr
 8004fe6:	bf00      	nop
 8004fe8:	40007000 	.word	0x40007000

08004fec <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8004fec:	b480      	push	{r7}
 8004fee:	af00      	add	r7, sp, #0
#if defined(PWR_CR5_R1MODE)
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8004ff0:	4b0d      	ldr	r3, [pc, #52]	; (8005028 <HAL_PWREx_GetVoltageRange+0x3c>)
 8004ff2:	681b      	ldr	r3, [r3, #0]
 8004ff4:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8004ff8:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004ffc:	d102      	bne.n	8005004 <HAL_PWREx_GetVoltageRange+0x18>
    {
      return PWR_REGULATOR_VOLTAGE_SCALE2;
 8004ffe:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8005002:	e00b      	b.n	800501c <HAL_PWREx_GetVoltageRange+0x30>
    }
    else if (READ_BIT(PWR->CR5, PWR_CR5_R1MODE) == PWR_CR5_R1MODE)
 8005004:	4b08      	ldr	r3, [pc, #32]	; (8005028 <HAL_PWREx_GetVoltageRange+0x3c>)
 8005006:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800500a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800500e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8005012:	d102      	bne.n	800501a <HAL_PWREx_GetVoltageRange+0x2e>
    {
      /* PWR_CR5_R1MODE bit set means that Range 1 Boost is disabled */
      return PWR_REGULATOR_VOLTAGE_SCALE1;
 8005014:	f44f 7300 	mov.w	r3, #512	; 0x200
 8005018:	e000      	b.n	800501c <HAL_PWREx_GetVoltageRange+0x30>
    }
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
 800501a:	2300      	movs	r3, #0
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
#endif
}
 800501c:	4618      	mov	r0, r3
 800501e:	46bd      	mov	sp, r7
 8005020:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005024:	4770      	bx	lr
 8005026:	bf00      	nop
 8005028:	40007000 	.word	0x40007000

0800502c <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 800502c:	b480      	push	{r7}
 800502e:	b085      	sub	sp, #20
 8005030:	af00      	add	r7, sp, #0
 8005032:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

#if defined(PWR_CR5_R1MODE)
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 8005034:	687b      	ldr	r3, [r7, #4]
 8005036:	2b00      	cmp	r3, #0
 8005038:	d141      	bne.n	80050be <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 800503a:	4b4b      	ldr	r3, [pc, #300]	; (8005168 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800503c:	681b      	ldr	r3, [r3, #0]
 800503e:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8005042:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005046:	d131      	bne.n	80050ac <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8005048:	4b47      	ldr	r3, [pc, #284]	; (8005168 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800504a:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800504e:	4a46      	ldr	r2, [pc, #280]	; (8005168 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005050:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8005054:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8005058:	4b43      	ldr	r3, [pc, #268]	; (8005168 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800505a:	681b      	ldr	r3, [r3, #0]
 800505c:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8005060:	4a41      	ldr	r2, [pc, #260]	; (8005168 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005062:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8005066:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1;
 8005068:	4b40      	ldr	r3, [pc, #256]	; (800516c <HAL_PWREx_ControlVoltageScaling+0x140>)
 800506a:	681b      	ldr	r3, [r3, #0]
 800506c:	2232      	movs	r2, #50	; 0x32
 800506e:	fb02 f303 	mul.w	r3, r2, r3
 8005072:	4a3f      	ldr	r2, [pc, #252]	; (8005170 <HAL_PWREx_ControlVoltageScaling+0x144>)
 8005074:	fba2 2303 	umull	r2, r3, r2, r3
 8005078:	0c9b      	lsrs	r3, r3, #18
 800507a:	3301      	adds	r3, #1
 800507c:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800507e:	e002      	b.n	8005086 <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 8005080:	68fb      	ldr	r3, [r7, #12]
 8005082:	3b01      	subs	r3, #1
 8005084:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8005086:	4b38      	ldr	r3, [pc, #224]	; (8005168 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005088:	695b      	ldr	r3, [r3, #20]
 800508a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800508e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005092:	d102      	bne.n	800509a <HAL_PWREx_ControlVoltageScaling+0x6e>
 8005094:	68fb      	ldr	r3, [r7, #12]
 8005096:	2b00      	cmp	r3, #0
 8005098:	d1f2      	bne.n	8005080 <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 800509a:	4b33      	ldr	r3, [pc, #204]	; (8005168 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800509c:	695b      	ldr	r3, [r3, #20]
 800509e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80050a2:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80050a6:	d158      	bne.n	800515a <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 80050a8:	2303      	movs	r3, #3
 80050aa:	e057      	b.n	800515c <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 80050ac:	4b2e      	ldr	r3, [pc, #184]	; (8005168 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80050ae:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80050b2:	4a2d      	ldr	r2, [pc, #180]	; (8005168 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80050b4:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80050b8:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
 80050bc:	e04d      	b.n	800515a <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 80050be:	687b      	ldr	r3, [r7, #4]
 80050c0:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80050c4:	d141      	bne.n	800514a <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 80050c6:	4b28      	ldr	r3, [pc, #160]	; (8005168 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80050c8:	681b      	ldr	r3, [r3, #0]
 80050ca:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 80050ce:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80050d2:	d131      	bne.n	8005138 <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 80050d4:	4b24      	ldr	r3, [pc, #144]	; (8005168 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80050d6:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80050da:	4a23      	ldr	r2, [pc, #140]	; (8005168 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80050dc:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80050e0:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 80050e4:	4b20      	ldr	r3, [pc, #128]	; (8005168 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80050e6:	681b      	ldr	r3, [r3, #0]
 80050e8:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 80050ec:	4a1e      	ldr	r2, [pc, #120]	; (8005168 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80050ee:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80050f2:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1;
 80050f4:	4b1d      	ldr	r3, [pc, #116]	; (800516c <HAL_PWREx_ControlVoltageScaling+0x140>)
 80050f6:	681b      	ldr	r3, [r3, #0]
 80050f8:	2232      	movs	r2, #50	; 0x32
 80050fa:	fb02 f303 	mul.w	r3, r2, r3
 80050fe:	4a1c      	ldr	r2, [pc, #112]	; (8005170 <HAL_PWREx_ControlVoltageScaling+0x144>)
 8005100:	fba2 2303 	umull	r2, r3, r2, r3
 8005104:	0c9b      	lsrs	r3, r3, #18
 8005106:	3301      	adds	r3, #1
 8005108:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800510a:	e002      	b.n	8005112 <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 800510c:	68fb      	ldr	r3, [r7, #12]
 800510e:	3b01      	subs	r3, #1
 8005110:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8005112:	4b15      	ldr	r3, [pc, #84]	; (8005168 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005114:	695b      	ldr	r3, [r3, #20]
 8005116:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800511a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800511e:	d102      	bne.n	8005126 <HAL_PWREx_ControlVoltageScaling+0xfa>
 8005120:	68fb      	ldr	r3, [r7, #12]
 8005122:	2b00      	cmp	r3, #0
 8005124:	d1f2      	bne.n	800510c <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8005126:	4b10      	ldr	r3, [pc, #64]	; (8005168 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005128:	695b      	ldr	r3, [r3, #20]
 800512a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800512e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005132:	d112      	bne.n	800515a <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8005134:	2303      	movs	r3, #3
 8005136:	e011      	b.n	800515c <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8005138:	4b0b      	ldr	r3, [pc, #44]	; (8005168 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800513a:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800513e:	4a0a      	ldr	r2, [pc, #40]	; (8005168 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005140:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005144:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
 8005148:	e007      	b.n	800515a <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 800514a:	4b07      	ldr	r3, [pc, #28]	; (8005168 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800514c:	681b      	ldr	r3, [r3, #0]
 800514e:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8005152:	4a05      	ldr	r2, [pc, #20]	; (8005168 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005154:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8005158:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 800515a:	2300      	movs	r3, #0
}
 800515c:	4618      	mov	r0, r3
 800515e:	3714      	adds	r7, #20
 8005160:	46bd      	mov	sp, r7
 8005162:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005166:	4770      	bx	lr
 8005168:	40007000 	.word	0x40007000
 800516c:	20000004 	.word	0x20000004
 8005170:	431bde83 	.word	0x431bde83

08005174 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8005174:	b580      	push	{r7, lr}
 8005176:	b088      	sub	sp, #32
 8005178:	af00      	add	r7, sp, #0
 800517a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 800517c:	687b      	ldr	r3, [r7, #4]
 800517e:	2b00      	cmp	r3, #0
 8005180:	d102      	bne.n	8005188 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 8005182:	2301      	movs	r3, #1
 8005184:	f000 bc16 	b.w	80059b4 <HAL_RCC_OscConfig+0x840>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8005188:	4ba0      	ldr	r3, [pc, #640]	; (800540c <HAL_RCC_OscConfig+0x298>)
 800518a:	689b      	ldr	r3, [r3, #8]
 800518c:	f003 030c 	and.w	r3, r3, #12
 8005190:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8005192:	4b9e      	ldr	r3, [pc, #632]	; (800540c <HAL_RCC_OscConfig+0x298>)
 8005194:	68db      	ldr	r3, [r3, #12]
 8005196:	f003 0303 	and.w	r3, r3, #3
 800519a:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 800519c:	687b      	ldr	r3, [r7, #4]
 800519e:	681b      	ldr	r3, [r3, #0]
 80051a0:	f003 0310 	and.w	r3, r3, #16
 80051a4:	2b00      	cmp	r3, #0
 80051a6:	f000 80e4 	beq.w	8005372 <HAL_RCC_OscConfig+0x1fe>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 80051aa:	69bb      	ldr	r3, [r7, #24]
 80051ac:	2b00      	cmp	r3, #0
 80051ae:	d007      	beq.n	80051c0 <HAL_RCC_OscConfig+0x4c>
 80051b0:	69bb      	ldr	r3, [r7, #24]
 80051b2:	2b0c      	cmp	r3, #12
 80051b4:	f040 808b 	bne.w	80052ce <HAL_RCC_OscConfig+0x15a>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 80051b8:	697b      	ldr	r3, [r7, #20]
 80051ba:	2b01      	cmp	r3, #1
 80051bc:	f040 8087 	bne.w	80052ce <HAL_RCC_OscConfig+0x15a>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 80051c0:	4b92      	ldr	r3, [pc, #584]	; (800540c <HAL_RCC_OscConfig+0x298>)
 80051c2:	681b      	ldr	r3, [r3, #0]
 80051c4:	f003 0302 	and.w	r3, r3, #2
 80051c8:	2b00      	cmp	r3, #0
 80051ca:	d005      	beq.n	80051d8 <HAL_RCC_OscConfig+0x64>
 80051cc:	687b      	ldr	r3, [r7, #4]
 80051ce:	699b      	ldr	r3, [r3, #24]
 80051d0:	2b00      	cmp	r3, #0
 80051d2:	d101      	bne.n	80051d8 <HAL_RCC_OscConfig+0x64>
      {
        return HAL_ERROR;
 80051d4:	2301      	movs	r3, #1
 80051d6:	e3ed      	b.n	80059b4 <HAL_RCC_OscConfig+0x840>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 80051d8:	687b      	ldr	r3, [r7, #4]
 80051da:	6a1a      	ldr	r2, [r3, #32]
 80051dc:	4b8b      	ldr	r3, [pc, #556]	; (800540c <HAL_RCC_OscConfig+0x298>)
 80051de:	681b      	ldr	r3, [r3, #0]
 80051e0:	f003 0308 	and.w	r3, r3, #8
 80051e4:	2b00      	cmp	r3, #0
 80051e6:	d004      	beq.n	80051f2 <HAL_RCC_OscConfig+0x7e>
 80051e8:	4b88      	ldr	r3, [pc, #544]	; (800540c <HAL_RCC_OscConfig+0x298>)
 80051ea:	681b      	ldr	r3, [r3, #0]
 80051ec:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80051f0:	e005      	b.n	80051fe <HAL_RCC_OscConfig+0x8a>
 80051f2:	4b86      	ldr	r3, [pc, #536]	; (800540c <HAL_RCC_OscConfig+0x298>)
 80051f4:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80051f8:	091b      	lsrs	r3, r3, #4
 80051fa:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80051fe:	4293      	cmp	r3, r2
 8005200:	d223      	bcs.n	800524a <HAL_RCC_OscConfig+0xd6>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8005202:	687b      	ldr	r3, [r7, #4]
 8005204:	6a1b      	ldr	r3, [r3, #32]
 8005206:	4618      	mov	r0, r3
 8005208:	f000 fdca 	bl	8005da0 <RCC_SetFlashLatencyFromMSIRange>
 800520c:	4603      	mov	r3, r0
 800520e:	2b00      	cmp	r3, #0
 8005210:	d001      	beq.n	8005216 <HAL_RCC_OscConfig+0xa2>
          {
            return HAL_ERROR;
 8005212:	2301      	movs	r3, #1
 8005214:	e3ce      	b.n	80059b4 <HAL_RCC_OscConfig+0x840>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8005216:	4b7d      	ldr	r3, [pc, #500]	; (800540c <HAL_RCC_OscConfig+0x298>)
 8005218:	681b      	ldr	r3, [r3, #0]
 800521a:	4a7c      	ldr	r2, [pc, #496]	; (800540c <HAL_RCC_OscConfig+0x298>)
 800521c:	f043 0308 	orr.w	r3, r3, #8
 8005220:	6013      	str	r3, [r2, #0]
 8005222:	4b7a      	ldr	r3, [pc, #488]	; (800540c <HAL_RCC_OscConfig+0x298>)
 8005224:	681b      	ldr	r3, [r3, #0]
 8005226:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800522a:	687b      	ldr	r3, [r7, #4]
 800522c:	6a1b      	ldr	r3, [r3, #32]
 800522e:	4977      	ldr	r1, [pc, #476]	; (800540c <HAL_RCC_OscConfig+0x298>)
 8005230:	4313      	orrs	r3, r2
 8005232:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8005234:	4b75      	ldr	r3, [pc, #468]	; (800540c <HAL_RCC_OscConfig+0x298>)
 8005236:	685b      	ldr	r3, [r3, #4]
 8005238:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 800523c:	687b      	ldr	r3, [r7, #4]
 800523e:	69db      	ldr	r3, [r3, #28]
 8005240:	021b      	lsls	r3, r3, #8
 8005242:	4972      	ldr	r1, [pc, #456]	; (800540c <HAL_RCC_OscConfig+0x298>)
 8005244:	4313      	orrs	r3, r2
 8005246:	604b      	str	r3, [r1, #4]
 8005248:	e025      	b.n	8005296 <HAL_RCC_OscConfig+0x122>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800524a:	4b70      	ldr	r3, [pc, #448]	; (800540c <HAL_RCC_OscConfig+0x298>)
 800524c:	681b      	ldr	r3, [r3, #0]
 800524e:	4a6f      	ldr	r2, [pc, #444]	; (800540c <HAL_RCC_OscConfig+0x298>)
 8005250:	f043 0308 	orr.w	r3, r3, #8
 8005254:	6013      	str	r3, [r2, #0]
 8005256:	4b6d      	ldr	r3, [pc, #436]	; (800540c <HAL_RCC_OscConfig+0x298>)
 8005258:	681b      	ldr	r3, [r3, #0]
 800525a:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800525e:	687b      	ldr	r3, [r7, #4]
 8005260:	6a1b      	ldr	r3, [r3, #32]
 8005262:	496a      	ldr	r1, [pc, #424]	; (800540c <HAL_RCC_OscConfig+0x298>)
 8005264:	4313      	orrs	r3, r2
 8005266:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8005268:	4b68      	ldr	r3, [pc, #416]	; (800540c <HAL_RCC_OscConfig+0x298>)
 800526a:	685b      	ldr	r3, [r3, #4]
 800526c:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8005270:	687b      	ldr	r3, [r7, #4]
 8005272:	69db      	ldr	r3, [r3, #28]
 8005274:	021b      	lsls	r3, r3, #8
 8005276:	4965      	ldr	r1, [pc, #404]	; (800540c <HAL_RCC_OscConfig+0x298>)
 8005278:	4313      	orrs	r3, r2
 800527a:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 800527c:	69bb      	ldr	r3, [r7, #24]
 800527e:	2b00      	cmp	r3, #0
 8005280:	d109      	bne.n	8005296 <HAL_RCC_OscConfig+0x122>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8005282:	687b      	ldr	r3, [r7, #4]
 8005284:	6a1b      	ldr	r3, [r3, #32]
 8005286:	4618      	mov	r0, r3
 8005288:	f000 fd8a 	bl	8005da0 <RCC_SetFlashLatencyFromMSIRange>
 800528c:	4603      	mov	r3, r0
 800528e:	2b00      	cmp	r3, #0
 8005290:	d001      	beq.n	8005296 <HAL_RCC_OscConfig+0x122>
            {
              return HAL_ERROR;
 8005292:	2301      	movs	r3, #1
 8005294:	e38e      	b.n	80059b4 <HAL_RCC_OscConfig+0x840>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8005296:	f000 fcbf 	bl	8005c18 <HAL_RCC_GetSysClockFreq>
 800529a:	4602      	mov	r2, r0
 800529c:	4b5b      	ldr	r3, [pc, #364]	; (800540c <HAL_RCC_OscConfig+0x298>)
 800529e:	689b      	ldr	r3, [r3, #8]
 80052a0:	091b      	lsrs	r3, r3, #4
 80052a2:	f003 030f 	and.w	r3, r3, #15
 80052a6:	495a      	ldr	r1, [pc, #360]	; (8005410 <HAL_RCC_OscConfig+0x29c>)
 80052a8:	5ccb      	ldrb	r3, [r1, r3]
 80052aa:	f003 031f 	and.w	r3, r3, #31
 80052ae:	fa22 f303 	lsr.w	r3, r2, r3
 80052b2:	4a58      	ldr	r2, [pc, #352]	; (8005414 <HAL_RCC_OscConfig+0x2a0>)
 80052b4:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 80052b6:	4b58      	ldr	r3, [pc, #352]	; (8005418 <HAL_RCC_OscConfig+0x2a4>)
 80052b8:	681b      	ldr	r3, [r3, #0]
 80052ba:	4618      	mov	r0, r3
 80052bc:	f7fd fb94 	bl	80029e8 <HAL_InitTick>
 80052c0:	4603      	mov	r3, r0
 80052c2:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 80052c4:	7bfb      	ldrb	r3, [r7, #15]
 80052c6:	2b00      	cmp	r3, #0
 80052c8:	d052      	beq.n	8005370 <HAL_RCC_OscConfig+0x1fc>
        {
          return status;
 80052ca:	7bfb      	ldrb	r3, [r7, #15]
 80052cc:	e372      	b.n	80059b4 <HAL_RCC_OscConfig+0x840>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 80052ce:	687b      	ldr	r3, [r7, #4]
 80052d0:	699b      	ldr	r3, [r3, #24]
 80052d2:	2b00      	cmp	r3, #0
 80052d4:	d032      	beq.n	800533c <HAL_RCC_OscConfig+0x1c8>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 80052d6:	4b4d      	ldr	r3, [pc, #308]	; (800540c <HAL_RCC_OscConfig+0x298>)
 80052d8:	681b      	ldr	r3, [r3, #0]
 80052da:	4a4c      	ldr	r2, [pc, #304]	; (800540c <HAL_RCC_OscConfig+0x298>)
 80052dc:	f043 0301 	orr.w	r3, r3, #1
 80052e0:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 80052e2:	f7fd fbd1 	bl	8002a88 <HAL_GetTick>
 80052e6:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80052e8:	e008      	b.n	80052fc <HAL_RCC_OscConfig+0x188>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80052ea:	f7fd fbcd 	bl	8002a88 <HAL_GetTick>
 80052ee:	4602      	mov	r2, r0
 80052f0:	693b      	ldr	r3, [r7, #16]
 80052f2:	1ad3      	subs	r3, r2, r3
 80052f4:	2b02      	cmp	r3, #2
 80052f6:	d901      	bls.n	80052fc <HAL_RCC_OscConfig+0x188>
          {
            return HAL_TIMEOUT;
 80052f8:	2303      	movs	r3, #3
 80052fa:	e35b      	b.n	80059b4 <HAL_RCC_OscConfig+0x840>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80052fc:	4b43      	ldr	r3, [pc, #268]	; (800540c <HAL_RCC_OscConfig+0x298>)
 80052fe:	681b      	ldr	r3, [r3, #0]
 8005300:	f003 0302 	and.w	r3, r3, #2
 8005304:	2b00      	cmp	r3, #0
 8005306:	d0f0      	beq.n	80052ea <HAL_RCC_OscConfig+0x176>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8005308:	4b40      	ldr	r3, [pc, #256]	; (800540c <HAL_RCC_OscConfig+0x298>)
 800530a:	681b      	ldr	r3, [r3, #0]
 800530c:	4a3f      	ldr	r2, [pc, #252]	; (800540c <HAL_RCC_OscConfig+0x298>)
 800530e:	f043 0308 	orr.w	r3, r3, #8
 8005312:	6013      	str	r3, [r2, #0]
 8005314:	4b3d      	ldr	r3, [pc, #244]	; (800540c <HAL_RCC_OscConfig+0x298>)
 8005316:	681b      	ldr	r3, [r3, #0]
 8005318:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800531c:	687b      	ldr	r3, [r7, #4]
 800531e:	6a1b      	ldr	r3, [r3, #32]
 8005320:	493a      	ldr	r1, [pc, #232]	; (800540c <HAL_RCC_OscConfig+0x298>)
 8005322:	4313      	orrs	r3, r2
 8005324:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8005326:	4b39      	ldr	r3, [pc, #228]	; (800540c <HAL_RCC_OscConfig+0x298>)
 8005328:	685b      	ldr	r3, [r3, #4]
 800532a:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 800532e:	687b      	ldr	r3, [r7, #4]
 8005330:	69db      	ldr	r3, [r3, #28]
 8005332:	021b      	lsls	r3, r3, #8
 8005334:	4935      	ldr	r1, [pc, #212]	; (800540c <HAL_RCC_OscConfig+0x298>)
 8005336:	4313      	orrs	r3, r2
 8005338:	604b      	str	r3, [r1, #4]
 800533a:	e01a      	b.n	8005372 <HAL_RCC_OscConfig+0x1fe>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 800533c:	4b33      	ldr	r3, [pc, #204]	; (800540c <HAL_RCC_OscConfig+0x298>)
 800533e:	681b      	ldr	r3, [r3, #0]
 8005340:	4a32      	ldr	r2, [pc, #200]	; (800540c <HAL_RCC_OscConfig+0x298>)
 8005342:	f023 0301 	bic.w	r3, r3, #1
 8005346:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8005348:	f7fd fb9e 	bl	8002a88 <HAL_GetTick>
 800534c:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 800534e:	e008      	b.n	8005362 <HAL_RCC_OscConfig+0x1ee>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8005350:	f7fd fb9a 	bl	8002a88 <HAL_GetTick>
 8005354:	4602      	mov	r2, r0
 8005356:	693b      	ldr	r3, [r7, #16]
 8005358:	1ad3      	subs	r3, r2, r3
 800535a:	2b02      	cmp	r3, #2
 800535c:	d901      	bls.n	8005362 <HAL_RCC_OscConfig+0x1ee>
          {
            return HAL_TIMEOUT;
 800535e:	2303      	movs	r3, #3
 8005360:	e328      	b.n	80059b4 <HAL_RCC_OscConfig+0x840>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8005362:	4b2a      	ldr	r3, [pc, #168]	; (800540c <HAL_RCC_OscConfig+0x298>)
 8005364:	681b      	ldr	r3, [r3, #0]
 8005366:	f003 0302 	and.w	r3, r3, #2
 800536a:	2b00      	cmp	r3, #0
 800536c:	d1f0      	bne.n	8005350 <HAL_RCC_OscConfig+0x1dc>
 800536e:	e000      	b.n	8005372 <HAL_RCC_OscConfig+0x1fe>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8005370:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8005372:	687b      	ldr	r3, [r7, #4]
 8005374:	681b      	ldr	r3, [r3, #0]
 8005376:	f003 0301 	and.w	r3, r3, #1
 800537a:	2b00      	cmp	r3, #0
 800537c:	d073      	beq.n	8005466 <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 800537e:	69bb      	ldr	r3, [r7, #24]
 8005380:	2b08      	cmp	r3, #8
 8005382:	d005      	beq.n	8005390 <HAL_RCC_OscConfig+0x21c>
 8005384:	69bb      	ldr	r3, [r7, #24]
 8005386:	2b0c      	cmp	r3, #12
 8005388:	d10e      	bne.n	80053a8 <HAL_RCC_OscConfig+0x234>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 800538a:	697b      	ldr	r3, [r7, #20]
 800538c:	2b03      	cmp	r3, #3
 800538e:	d10b      	bne.n	80053a8 <HAL_RCC_OscConfig+0x234>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005390:	4b1e      	ldr	r3, [pc, #120]	; (800540c <HAL_RCC_OscConfig+0x298>)
 8005392:	681b      	ldr	r3, [r3, #0]
 8005394:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005398:	2b00      	cmp	r3, #0
 800539a:	d063      	beq.n	8005464 <HAL_RCC_OscConfig+0x2f0>
 800539c:	687b      	ldr	r3, [r7, #4]
 800539e:	685b      	ldr	r3, [r3, #4]
 80053a0:	2b00      	cmp	r3, #0
 80053a2:	d15f      	bne.n	8005464 <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 80053a4:	2301      	movs	r3, #1
 80053a6:	e305      	b.n	80059b4 <HAL_RCC_OscConfig+0x840>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80053a8:	687b      	ldr	r3, [r7, #4]
 80053aa:	685b      	ldr	r3, [r3, #4]
 80053ac:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80053b0:	d106      	bne.n	80053c0 <HAL_RCC_OscConfig+0x24c>
 80053b2:	4b16      	ldr	r3, [pc, #88]	; (800540c <HAL_RCC_OscConfig+0x298>)
 80053b4:	681b      	ldr	r3, [r3, #0]
 80053b6:	4a15      	ldr	r2, [pc, #84]	; (800540c <HAL_RCC_OscConfig+0x298>)
 80053b8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80053bc:	6013      	str	r3, [r2, #0]
 80053be:	e01d      	b.n	80053fc <HAL_RCC_OscConfig+0x288>
 80053c0:	687b      	ldr	r3, [r7, #4]
 80053c2:	685b      	ldr	r3, [r3, #4]
 80053c4:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80053c8:	d10c      	bne.n	80053e4 <HAL_RCC_OscConfig+0x270>
 80053ca:	4b10      	ldr	r3, [pc, #64]	; (800540c <HAL_RCC_OscConfig+0x298>)
 80053cc:	681b      	ldr	r3, [r3, #0]
 80053ce:	4a0f      	ldr	r2, [pc, #60]	; (800540c <HAL_RCC_OscConfig+0x298>)
 80053d0:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80053d4:	6013      	str	r3, [r2, #0]
 80053d6:	4b0d      	ldr	r3, [pc, #52]	; (800540c <HAL_RCC_OscConfig+0x298>)
 80053d8:	681b      	ldr	r3, [r3, #0]
 80053da:	4a0c      	ldr	r2, [pc, #48]	; (800540c <HAL_RCC_OscConfig+0x298>)
 80053dc:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80053e0:	6013      	str	r3, [r2, #0]
 80053e2:	e00b      	b.n	80053fc <HAL_RCC_OscConfig+0x288>
 80053e4:	4b09      	ldr	r3, [pc, #36]	; (800540c <HAL_RCC_OscConfig+0x298>)
 80053e6:	681b      	ldr	r3, [r3, #0]
 80053e8:	4a08      	ldr	r2, [pc, #32]	; (800540c <HAL_RCC_OscConfig+0x298>)
 80053ea:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80053ee:	6013      	str	r3, [r2, #0]
 80053f0:	4b06      	ldr	r3, [pc, #24]	; (800540c <HAL_RCC_OscConfig+0x298>)
 80053f2:	681b      	ldr	r3, [r3, #0]
 80053f4:	4a05      	ldr	r2, [pc, #20]	; (800540c <HAL_RCC_OscConfig+0x298>)
 80053f6:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80053fa:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80053fc:	687b      	ldr	r3, [r7, #4]
 80053fe:	685b      	ldr	r3, [r3, #4]
 8005400:	2b00      	cmp	r3, #0
 8005402:	d01b      	beq.n	800543c <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005404:	f7fd fb40 	bl	8002a88 <HAL_GetTick>
 8005408:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800540a:	e010      	b.n	800542e <HAL_RCC_OscConfig+0x2ba>
 800540c:	40021000 	.word	0x40021000
 8005410:	0800a790 	.word	0x0800a790
 8005414:	20000004 	.word	0x20000004
 8005418:	2000001c 	.word	0x2000001c
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800541c:	f7fd fb34 	bl	8002a88 <HAL_GetTick>
 8005420:	4602      	mov	r2, r0
 8005422:	693b      	ldr	r3, [r7, #16]
 8005424:	1ad3      	subs	r3, r2, r3
 8005426:	2b64      	cmp	r3, #100	; 0x64
 8005428:	d901      	bls.n	800542e <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 800542a:	2303      	movs	r3, #3
 800542c:	e2c2      	b.n	80059b4 <HAL_RCC_OscConfig+0x840>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800542e:	4baf      	ldr	r3, [pc, #700]	; (80056ec <HAL_RCC_OscConfig+0x578>)
 8005430:	681b      	ldr	r3, [r3, #0]
 8005432:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005436:	2b00      	cmp	r3, #0
 8005438:	d0f0      	beq.n	800541c <HAL_RCC_OscConfig+0x2a8>
 800543a:	e014      	b.n	8005466 <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800543c:	f7fd fb24 	bl	8002a88 <HAL_GetTick>
 8005440:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8005442:	e008      	b.n	8005456 <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8005444:	f7fd fb20 	bl	8002a88 <HAL_GetTick>
 8005448:	4602      	mov	r2, r0
 800544a:	693b      	ldr	r3, [r7, #16]
 800544c:	1ad3      	subs	r3, r2, r3
 800544e:	2b64      	cmp	r3, #100	; 0x64
 8005450:	d901      	bls.n	8005456 <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 8005452:	2303      	movs	r3, #3
 8005454:	e2ae      	b.n	80059b4 <HAL_RCC_OscConfig+0x840>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8005456:	4ba5      	ldr	r3, [pc, #660]	; (80056ec <HAL_RCC_OscConfig+0x578>)
 8005458:	681b      	ldr	r3, [r3, #0]
 800545a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800545e:	2b00      	cmp	r3, #0
 8005460:	d1f0      	bne.n	8005444 <HAL_RCC_OscConfig+0x2d0>
 8005462:	e000      	b.n	8005466 <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005464:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8005466:	687b      	ldr	r3, [r7, #4]
 8005468:	681b      	ldr	r3, [r3, #0]
 800546a:	f003 0302 	and.w	r3, r3, #2
 800546e:	2b00      	cmp	r3, #0
 8005470:	d060      	beq.n	8005534 <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 8005472:	69bb      	ldr	r3, [r7, #24]
 8005474:	2b04      	cmp	r3, #4
 8005476:	d005      	beq.n	8005484 <HAL_RCC_OscConfig+0x310>
 8005478:	69bb      	ldr	r3, [r7, #24]
 800547a:	2b0c      	cmp	r3, #12
 800547c:	d119      	bne.n	80054b2 <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 800547e:	697b      	ldr	r3, [r7, #20]
 8005480:	2b02      	cmp	r3, #2
 8005482:	d116      	bne.n	80054b2 <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8005484:	4b99      	ldr	r3, [pc, #612]	; (80056ec <HAL_RCC_OscConfig+0x578>)
 8005486:	681b      	ldr	r3, [r3, #0]
 8005488:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800548c:	2b00      	cmp	r3, #0
 800548e:	d005      	beq.n	800549c <HAL_RCC_OscConfig+0x328>
 8005490:	687b      	ldr	r3, [r7, #4]
 8005492:	68db      	ldr	r3, [r3, #12]
 8005494:	2b00      	cmp	r3, #0
 8005496:	d101      	bne.n	800549c <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 8005498:	2301      	movs	r3, #1
 800549a:	e28b      	b.n	80059b4 <HAL_RCC_OscConfig+0x840>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800549c:	4b93      	ldr	r3, [pc, #588]	; (80056ec <HAL_RCC_OscConfig+0x578>)
 800549e:	685b      	ldr	r3, [r3, #4]
 80054a0:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 80054a4:	687b      	ldr	r3, [r7, #4]
 80054a6:	691b      	ldr	r3, [r3, #16]
 80054a8:	061b      	lsls	r3, r3, #24
 80054aa:	4990      	ldr	r1, [pc, #576]	; (80056ec <HAL_RCC_OscConfig+0x578>)
 80054ac:	4313      	orrs	r3, r2
 80054ae:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80054b0:	e040      	b.n	8005534 <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80054b2:	687b      	ldr	r3, [r7, #4]
 80054b4:	68db      	ldr	r3, [r3, #12]
 80054b6:	2b00      	cmp	r3, #0
 80054b8:	d023      	beq.n	8005502 <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80054ba:	4b8c      	ldr	r3, [pc, #560]	; (80056ec <HAL_RCC_OscConfig+0x578>)
 80054bc:	681b      	ldr	r3, [r3, #0]
 80054be:	4a8b      	ldr	r2, [pc, #556]	; (80056ec <HAL_RCC_OscConfig+0x578>)
 80054c0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80054c4:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80054c6:	f7fd fadf 	bl	8002a88 <HAL_GetTick>
 80054ca:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80054cc:	e008      	b.n	80054e0 <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80054ce:	f7fd fadb 	bl	8002a88 <HAL_GetTick>
 80054d2:	4602      	mov	r2, r0
 80054d4:	693b      	ldr	r3, [r7, #16]
 80054d6:	1ad3      	subs	r3, r2, r3
 80054d8:	2b02      	cmp	r3, #2
 80054da:	d901      	bls.n	80054e0 <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 80054dc:	2303      	movs	r3, #3
 80054de:	e269      	b.n	80059b4 <HAL_RCC_OscConfig+0x840>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80054e0:	4b82      	ldr	r3, [pc, #520]	; (80056ec <HAL_RCC_OscConfig+0x578>)
 80054e2:	681b      	ldr	r3, [r3, #0]
 80054e4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80054e8:	2b00      	cmp	r3, #0
 80054ea:	d0f0      	beq.n	80054ce <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80054ec:	4b7f      	ldr	r3, [pc, #508]	; (80056ec <HAL_RCC_OscConfig+0x578>)
 80054ee:	685b      	ldr	r3, [r3, #4]
 80054f0:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 80054f4:	687b      	ldr	r3, [r7, #4]
 80054f6:	691b      	ldr	r3, [r3, #16]
 80054f8:	061b      	lsls	r3, r3, #24
 80054fa:	497c      	ldr	r1, [pc, #496]	; (80056ec <HAL_RCC_OscConfig+0x578>)
 80054fc:	4313      	orrs	r3, r2
 80054fe:	604b      	str	r3, [r1, #4]
 8005500:	e018      	b.n	8005534 <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8005502:	4b7a      	ldr	r3, [pc, #488]	; (80056ec <HAL_RCC_OscConfig+0x578>)
 8005504:	681b      	ldr	r3, [r3, #0]
 8005506:	4a79      	ldr	r2, [pc, #484]	; (80056ec <HAL_RCC_OscConfig+0x578>)
 8005508:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800550c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800550e:	f7fd fabb 	bl	8002a88 <HAL_GetTick>
 8005512:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8005514:	e008      	b.n	8005528 <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8005516:	f7fd fab7 	bl	8002a88 <HAL_GetTick>
 800551a:	4602      	mov	r2, r0
 800551c:	693b      	ldr	r3, [r7, #16]
 800551e:	1ad3      	subs	r3, r2, r3
 8005520:	2b02      	cmp	r3, #2
 8005522:	d901      	bls.n	8005528 <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 8005524:	2303      	movs	r3, #3
 8005526:	e245      	b.n	80059b4 <HAL_RCC_OscConfig+0x840>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8005528:	4b70      	ldr	r3, [pc, #448]	; (80056ec <HAL_RCC_OscConfig+0x578>)
 800552a:	681b      	ldr	r3, [r3, #0]
 800552c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005530:	2b00      	cmp	r3, #0
 8005532:	d1f0      	bne.n	8005516 <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8005534:	687b      	ldr	r3, [r7, #4]
 8005536:	681b      	ldr	r3, [r3, #0]
 8005538:	f003 0308 	and.w	r3, r3, #8
 800553c:	2b00      	cmp	r3, #0
 800553e:	d03c      	beq.n	80055ba <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8005540:	687b      	ldr	r3, [r7, #4]
 8005542:	695b      	ldr	r3, [r3, #20]
 8005544:	2b00      	cmp	r3, #0
 8005546:	d01c      	beq.n	8005582 <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8005548:	4b68      	ldr	r3, [pc, #416]	; (80056ec <HAL_RCC_OscConfig+0x578>)
 800554a:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800554e:	4a67      	ldr	r2, [pc, #412]	; (80056ec <HAL_RCC_OscConfig+0x578>)
 8005550:	f043 0301 	orr.w	r3, r3, #1
 8005554:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005558:	f7fd fa96 	bl	8002a88 <HAL_GetTick>
 800555c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800555e:	e008      	b.n	8005572 <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8005560:	f7fd fa92 	bl	8002a88 <HAL_GetTick>
 8005564:	4602      	mov	r2, r0
 8005566:	693b      	ldr	r3, [r7, #16]
 8005568:	1ad3      	subs	r3, r2, r3
 800556a:	2b02      	cmp	r3, #2
 800556c:	d901      	bls.n	8005572 <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 800556e:	2303      	movs	r3, #3
 8005570:	e220      	b.n	80059b4 <HAL_RCC_OscConfig+0x840>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8005572:	4b5e      	ldr	r3, [pc, #376]	; (80056ec <HAL_RCC_OscConfig+0x578>)
 8005574:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8005578:	f003 0302 	and.w	r3, r3, #2
 800557c:	2b00      	cmp	r3, #0
 800557e:	d0ef      	beq.n	8005560 <HAL_RCC_OscConfig+0x3ec>
 8005580:	e01b      	b.n	80055ba <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8005582:	4b5a      	ldr	r3, [pc, #360]	; (80056ec <HAL_RCC_OscConfig+0x578>)
 8005584:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8005588:	4a58      	ldr	r2, [pc, #352]	; (80056ec <HAL_RCC_OscConfig+0x578>)
 800558a:	f023 0301 	bic.w	r3, r3, #1
 800558e:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005592:	f7fd fa79 	bl	8002a88 <HAL_GetTick>
 8005596:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8005598:	e008      	b.n	80055ac <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800559a:	f7fd fa75 	bl	8002a88 <HAL_GetTick>
 800559e:	4602      	mov	r2, r0
 80055a0:	693b      	ldr	r3, [r7, #16]
 80055a2:	1ad3      	subs	r3, r2, r3
 80055a4:	2b02      	cmp	r3, #2
 80055a6:	d901      	bls.n	80055ac <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 80055a8:	2303      	movs	r3, #3
 80055aa:	e203      	b.n	80059b4 <HAL_RCC_OscConfig+0x840>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80055ac:	4b4f      	ldr	r3, [pc, #316]	; (80056ec <HAL_RCC_OscConfig+0x578>)
 80055ae:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80055b2:	f003 0302 	and.w	r3, r3, #2
 80055b6:	2b00      	cmp	r3, #0
 80055b8:	d1ef      	bne.n	800559a <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80055ba:	687b      	ldr	r3, [r7, #4]
 80055bc:	681b      	ldr	r3, [r3, #0]
 80055be:	f003 0304 	and.w	r3, r3, #4
 80055c2:	2b00      	cmp	r3, #0
 80055c4:	f000 80a6 	beq.w	8005714 <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 80055c8:	2300      	movs	r3, #0
 80055ca:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 80055cc:	4b47      	ldr	r3, [pc, #284]	; (80056ec <HAL_RCC_OscConfig+0x578>)
 80055ce:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80055d0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80055d4:	2b00      	cmp	r3, #0
 80055d6:	d10d      	bne.n	80055f4 <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80055d8:	4b44      	ldr	r3, [pc, #272]	; (80056ec <HAL_RCC_OscConfig+0x578>)
 80055da:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80055dc:	4a43      	ldr	r2, [pc, #268]	; (80056ec <HAL_RCC_OscConfig+0x578>)
 80055de:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80055e2:	6593      	str	r3, [r2, #88]	; 0x58
 80055e4:	4b41      	ldr	r3, [pc, #260]	; (80056ec <HAL_RCC_OscConfig+0x578>)
 80055e6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80055e8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80055ec:	60bb      	str	r3, [r7, #8]
 80055ee:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80055f0:	2301      	movs	r3, #1
 80055f2:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80055f4:	4b3e      	ldr	r3, [pc, #248]	; (80056f0 <HAL_RCC_OscConfig+0x57c>)
 80055f6:	681b      	ldr	r3, [r3, #0]
 80055f8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80055fc:	2b00      	cmp	r3, #0
 80055fe:	d118      	bne.n	8005632 <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8005600:	4b3b      	ldr	r3, [pc, #236]	; (80056f0 <HAL_RCC_OscConfig+0x57c>)
 8005602:	681b      	ldr	r3, [r3, #0]
 8005604:	4a3a      	ldr	r2, [pc, #232]	; (80056f0 <HAL_RCC_OscConfig+0x57c>)
 8005606:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800560a:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800560c:	f7fd fa3c 	bl	8002a88 <HAL_GetTick>
 8005610:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8005612:	e008      	b.n	8005626 <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005614:	f7fd fa38 	bl	8002a88 <HAL_GetTick>
 8005618:	4602      	mov	r2, r0
 800561a:	693b      	ldr	r3, [r7, #16]
 800561c:	1ad3      	subs	r3, r2, r3
 800561e:	2b02      	cmp	r3, #2
 8005620:	d901      	bls.n	8005626 <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 8005622:	2303      	movs	r3, #3
 8005624:	e1c6      	b.n	80059b4 <HAL_RCC_OscConfig+0x840>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8005626:	4b32      	ldr	r3, [pc, #200]	; (80056f0 <HAL_RCC_OscConfig+0x57c>)
 8005628:	681b      	ldr	r3, [r3, #0]
 800562a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800562e:	2b00      	cmp	r3, #0
 8005630:	d0f0      	beq.n	8005614 <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8005632:	687b      	ldr	r3, [r7, #4]
 8005634:	689b      	ldr	r3, [r3, #8]
 8005636:	2b01      	cmp	r3, #1
 8005638:	d108      	bne.n	800564c <HAL_RCC_OscConfig+0x4d8>
 800563a:	4b2c      	ldr	r3, [pc, #176]	; (80056ec <HAL_RCC_OscConfig+0x578>)
 800563c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005640:	4a2a      	ldr	r2, [pc, #168]	; (80056ec <HAL_RCC_OscConfig+0x578>)
 8005642:	f043 0301 	orr.w	r3, r3, #1
 8005646:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 800564a:	e024      	b.n	8005696 <HAL_RCC_OscConfig+0x522>
 800564c:	687b      	ldr	r3, [r7, #4]
 800564e:	689b      	ldr	r3, [r3, #8]
 8005650:	2b05      	cmp	r3, #5
 8005652:	d110      	bne.n	8005676 <HAL_RCC_OscConfig+0x502>
 8005654:	4b25      	ldr	r3, [pc, #148]	; (80056ec <HAL_RCC_OscConfig+0x578>)
 8005656:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800565a:	4a24      	ldr	r2, [pc, #144]	; (80056ec <HAL_RCC_OscConfig+0x578>)
 800565c:	f043 0304 	orr.w	r3, r3, #4
 8005660:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8005664:	4b21      	ldr	r3, [pc, #132]	; (80056ec <HAL_RCC_OscConfig+0x578>)
 8005666:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800566a:	4a20      	ldr	r2, [pc, #128]	; (80056ec <HAL_RCC_OscConfig+0x578>)
 800566c:	f043 0301 	orr.w	r3, r3, #1
 8005670:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8005674:	e00f      	b.n	8005696 <HAL_RCC_OscConfig+0x522>
 8005676:	4b1d      	ldr	r3, [pc, #116]	; (80056ec <HAL_RCC_OscConfig+0x578>)
 8005678:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800567c:	4a1b      	ldr	r2, [pc, #108]	; (80056ec <HAL_RCC_OscConfig+0x578>)
 800567e:	f023 0301 	bic.w	r3, r3, #1
 8005682:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8005686:	4b19      	ldr	r3, [pc, #100]	; (80056ec <HAL_RCC_OscConfig+0x578>)
 8005688:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800568c:	4a17      	ldr	r2, [pc, #92]	; (80056ec <HAL_RCC_OscConfig+0x578>)
 800568e:	f023 0304 	bic.w	r3, r3, #4
 8005692:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8005696:	687b      	ldr	r3, [r7, #4]
 8005698:	689b      	ldr	r3, [r3, #8]
 800569a:	2b00      	cmp	r3, #0
 800569c:	d016      	beq.n	80056cc <HAL_RCC_OscConfig+0x558>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800569e:	f7fd f9f3 	bl	8002a88 <HAL_GetTick>
 80056a2:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80056a4:	e00a      	b.n	80056bc <HAL_RCC_OscConfig+0x548>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80056a6:	f7fd f9ef 	bl	8002a88 <HAL_GetTick>
 80056aa:	4602      	mov	r2, r0
 80056ac:	693b      	ldr	r3, [r7, #16]
 80056ae:	1ad3      	subs	r3, r2, r3
 80056b0:	f241 3288 	movw	r2, #5000	; 0x1388
 80056b4:	4293      	cmp	r3, r2
 80056b6:	d901      	bls.n	80056bc <HAL_RCC_OscConfig+0x548>
        {
          return HAL_TIMEOUT;
 80056b8:	2303      	movs	r3, #3
 80056ba:	e17b      	b.n	80059b4 <HAL_RCC_OscConfig+0x840>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80056bc:	4b0b      	ldr	r3, [pc, #44]	; (80056ec <HAL_RCC_OscConfig+0x578>)
 80056be:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80056c2:	f003 0302 	and.w	r3, r3, #2
 80056c6:	2b00      	cmp	r3, #0
 80056c8:	d0ed      	beq.n	80056a6 <HAL_RCC_OscConfig+0x532>
 80056ca:	e01a      	b.n	8005702 <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80056cc:	f7fd f9dc 	bl	8002a88 <HAL_GetTick>
 80056d0:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80056d2:	e00f      	b.n	80056f4 <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80056d4:	f7fd f9d8 	bl	8002a88 <HAL_GetTick>
 80056d8:	4602      	mov	r2, r0
 80056da:	693b      	ldr	r3, [r7, #16]
 80056dc:	1ad3      	subs	r3, r2, r3
 80056de:	f241 3288 	movw	r2, #5000	; 0x1388
 80056e2:	4293      	cmp	r3, r2
 80056e4:	d906      	bls.n	80056f4 <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 80056e6:	2303      	movs	r3, #3
 80056e8:	e164      	b.n	80059b4 <HAL_RCC_OscConfig+0x840>
 80056ea:	bf00      	nop
 80056ec:	40021000 	.word	0x40021000
 80056f0:	40007000 	.word	0x40007000
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80056f4:	4ba8      	ldr	r3, [pc, #672]	; (8005998 <HAL_RCC_OscConfig+0x824>)
 80056f6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80056fa:	f003 0302 	and.w	r3, r3, #2
 80056fe:	2b00      	cmp	r3, #0
 8005700:	d1e8      	bne.n	80056d4 <HAL_RCC_OscConfig+0x560>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8005702:	7ffb      	ldrb	r3, [r7, #31]
 8005704:	2b01      	cmp	r3, #1
 8005706:	d105      	bne.n	8005714 <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8005708:	4ba3      	ldr	r3, [pc, #652]	; (8005998 <HAL_RCC_OscConfig+0x824>)
 800570a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800570c:	4aa2      	ldr	r2, [pc, #648]	; (8005998 <HAL_RCC_OscConfig+0x824>)
 800570e:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8005712:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }
#if defined(RCC_HSI48_SUPPORT)
  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8005714:	687b      	ldr	r3, [r7, #4]
 8005716:	681b      	ldr	r3, [r3, #0]
 8005718:	f003 0320 	and.w	r3, r3, #32
 800571c:	2b00      	cmp	r3, #0
 800571e:	d03c      	beq.n	800579a <HAL_RCC_OscConfig+0x626>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the LSI State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8005720:	687b      	ldr	r3, [r7, #4]
 8005722:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005724:	2b00      	cmp	r3, #0
 8005726:	d01c      	beq.n	8005762 <HAL_RCC_OscConfig+0x5ee>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8005728:	4b9b      	ldr	r3, [pc, #620]	; (8005998 <HAL_RCC_OscConfig+0x824>)
 800572a:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 800572e:	4a9a      	ldr	r2, [pc, #616]	; (8005998 <HAL_RCC_OscConfig+0x824>)
 8005730:	f043 0301 	orr.w	r3, r3, #1
 8005734:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005738:	f7fd f9a6 	bl	8002a88 <HAL_GetTick>
 800573c:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 800573e:	e008      	b.n	8005752 <HAL_RCC_OscConfig+0x5de>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8005740:	f7fd f9a2 	bl	8002a88 <HAL_GetTick>
 8005744:	4602      	mov	r2, r0
 8005746:	693b      	ldr	r3, [r7, #16]
 8005748:	1ad3      	subs	r3, r2, r3
 800574a:	2b02      	cmp	r3, #2
 800574c:	d901      	bls.n	8005752 <HAL_RCC_OscConfig+0x5de>
        {
          return HAL_TIMEOUT;
 800574e:	2303      	movs	r3, #3
 8005750:	e130      	b.n	80059b4 <HAL_RCC_OscConfig+0x840>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8005752:	4b91      	ldr	r3, [pc, #580]	; (8005998 <HAL_RCC_OscConfig+0x824>)
 8005754:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8005758:	f003 0302 	and.w	r3, r3, #2
 800575c:	2b00      	cmp	r3, #0
 800575e:	d0ef      	beq.n	8005740 <HAL_RCC_OscConfig+0x5cc>
 8005760:	e01b      	b.n	800579a <HAL_RCC_OscConfig+0x626>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8005762:	4b8d      	ldr	r3, [pc, #564]	; (8005998 <HAL_RCC_OscConfig+0x824>)
 8005764:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8005768:	4a8b      	ldr	r2, [pc, #556]	; (8005998 <HAL_RCC_OscConfig+0x824>)
 800576a:	f023 0301 	bic.w	r3, r3, #1
 800576e:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005772:	f7fd f989 	bl	8002a88 <HAL_GetTick>
 8005776:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8005778:	e008      	b.n	800578c <HAL_RCC_OscConfig+0x618>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800577a:	f7fd f985 	bl	8002a88 <HAL_GetTick>
 800577e:	4602      	mov	r2, r0
 8005780:	693b      	ldr	r3, [r7, #16]
 8005782:	1ad3      	subs	r3, r2, r3
 8005784:	2b02      	cmp	r3, #2
 8005786:	d901      	bls.n	800578c <HAL_RCC_OscConfig+0x618>
        {
          return HAL_TIMEOUT;
 8005788:	2303      	movs	r3, #3
 800578a:	e113      	b.n	80059b4 <HAL_RCC_OscConfig+0x840>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 800578c:	4b82      	ldr	r3, [pc, #520]	; (8005998 <HAL_RCC_OscConfig+0x824>)
 800578e:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8005792:	f003 0302 	and.w	r3, r3, #2
 8005796:	2b00      	cmp	r3, #0
 8005798:	d1ef      	bne.n	800577a <HAL_RCC_OscConfig+0x606>
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 800579a:	687b      	ldr	r3, [r7, #4]
 800579c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800579e:	2b00      	cmp	r3, #0
 80057a0:	f000 8107 	beq.w	80059b2 <HAL_RCC_OscConfig+0x83e>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 80057a4:	687b      	ldr	r3, [r7, #4]
 80057a6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80057a8:	2b02      	cmp	r3, #2
 80057aa:	f040 80cb 	bne.w	8005944 <HAL_RCC_OscConfig+0x7d0>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 80057ae:	4b7a      	ldr	r3, [pc, #488]	; (8005998 <HAL_RCC_OscConfig+0x824>)
 80057b0:	68db      	ldr	r3, [r3, #12]
 80057b2:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 80057b4:	697b      	ldr	r3, [r7, #20]
 80057b6:	f003 0203 	and.w	r2, r3, #3
 80057ba:	687b      	ldr	r3, [r7, #4]
 80057bc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80057be:	429a      	cmp	r2, r3
 80057c0:	d12c      	bne.n	800581c <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80057c2:	697b      	ldr	r3, [r7, #20]
 80057c4:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 80057c8:	687b      	ldr	r3, [r7, #4]
 80057ca:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80057cc:	3b01      	subs	r3, #1
 80057ce:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 80057d0:	429a      	cmp	r2, r3
 80057d2:	d123      	bne.n	800581c <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80057d4:	697b      	ldr	r3, [r7, #20]
 80057d6:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 80057da:	687b      	ldr	r3, [r7, #4]
 80057dc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80057de:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80057e0:	429a      	cmp	r2, r3
 80057e2:	d11b      	bne.n	800581c <HAL_RCC_OscConfig+0x6a8>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 80057e4:	697b      	ldr	r3, [r7, #20]
 80057e6:	f003 4278 	and.w	r2, r3, #4160749568	; 0xf8000000
 80057ea:	687b      	ldr	r3, [r7, #4]
 80057ec:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80057ee:	06db      	lsls	r3, r3, #27
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80057f0:	429a      	cmp	r2, r3
 80057f2:	d113      	bne.n	800581c <HAL_RCC_OscConfig+0x6a8>
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80057f4:	697b      	ldr	r3, [r7, #20]
 80057f6:	f403 02c0 	and.w	r2, r3, #6291456	; 0x600000
 80057fa:	687b      	ldr	r3, [r7, #4]
 80057fc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80057fe:	085b      	lsrs	r3, r3, #1
 8005800:	3b01      	subs	r3, #1
 8005802:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8005804:	429a      	cmp	r2, r3
 8005806:	d109      	bne.n	800581c <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8005808:	697b      	ldr	r3, [r7, #20]
 800580a:	f003 62c0 	and.w	r2, r3, #100663296	; 0x6000000
 800580e:	687b      	ldr	r3, [r7, #4]
 8005810:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005812:	085b      	lsrs	r3, r3, #1
 8005814:	3b01      	subs	r3, #1
 8005816:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8005818:	429a      	cmp	r2, r3
 800581a:	d06d      	beq.n	80058f8 <HAL_RCC_OscConfig+0x784>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 800581c:	69bb      	ldr	r3, [r7, #24]
 800581e:	2b0c      	cmp	r3, #12
 8005820:	d068      	beq.n	80058f4 <HAL_RCC_OscConfig+0x780>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 8005822:	4b5d      	ldr	r3, [pc, #372]	; (8005998 <HAL_RCC_OscConfig+0x824>)
 8005824:	681b      	ldr	r3, [r3, #0]
 8005826:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 800582a:	2b00      	cmp	r3, #0
 800582c:	d105      	bne.n	800583a <HAL_RCC_OscConfig+0x6c6>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 800582e:	4b5a      	ldr	r3, [pc, #360]	; (8005998 <HAL_RCC_OscConfig+0x824>)
 8005830:	681b      	ldr	r3, [r3, #0]
 8005832:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005836:	2b00      	cmp	r3, #0
 8005838:	d001      	beq.n	800583e <HAL_RCC_OscConfig+0x6ca>
#endif
            )
          {
            return HAL_ERROR;
 800583a:	2301      	movs	r3, #1
 800583c:	e0ba      	b.n	80059b4 <HAL_RCC_OscConfig+0x840>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 800583e:	4b56      	ldr	r3, [pc, #344]	; (8005998 <HAL_RCC_OscConfig+0x824>)
 8005840:	681b      	ldr	r3, [r3, #0]
 8005842:	4a55      	ldr	r2, [pc, #340]	; (8005998 <HAL_RCC_OscConfig+0x824>)
 8005844:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8005848:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 800584a:	f7fd f91d 	bl	8002a88 <HAL_GetTick>
 800584e:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8005850:	e008      	b.n	8005864 <HAL_RCC_OscConfig+0x6f0>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005852:	f7fd f919 	bl	8002a88 <HAL_GetTick>
 8005856:	4602      	mov	r2, r0
 8005858:	693b      	ldr	r3, [r7, #16]
 800585a:	1ad3      	subs	r3, r2, r3
 800585c:	2b02      	cmp	r3, #2
 800585e:	d901      	bls.n	8005864 <HAL_RCC_OscConfig+0x6f0>
              {
                return HAL_TIMEOUT;
 8005860:	2303      	movs	r3, #3
 8005862:	e0a7      	b.n	80059b4 <HAL_RCC_OscConfig+0x840>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8005864:	4b4c      	ldr	r3, [pc, #304]	; (8005998 <HAL_RCC_OscConfig+0x824>)
 8005866:	681b      	ldr	r3, [r3, #0]
 8005868:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800586c:	2b00      	cmp	r3, #0
 800586e:	d1f0      	bne.n	8005852 <HAL_RCC_OscConfig+0x6de>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8005870:	4b49      	ldr	r3, [pc, #292]	; (8005998 <HAL_RCC_OscConfig+0x824>)
 8005872:	68da      	ldr	r2, [r3, #12]
 8005874:	4b49      	ldr	r3, [pc, #292]	; (800599c <HAL_RCC_OscConfig+0x828>)
 8005876:	4013      	ands	r3, r2
 8005878:	687a      	ldr	r2, [r7, #4]
 800587a:	6ad1      	ldr	r1, [r2, #44]	; 0x2c
 800587c:	687a      	ldr	r2, [r7, #4]
 800587e:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8005880:	3a01      	subs	r2, #1
 8005882:	0112      	lsls	r2, r2, #4
 8005884:	4311      	orrs	r1, r2
 8005886:	687a      	ldr	r2, [r7, #4]
 8005888:	6b52      	ldr	r2, [r2, #52]	; 0x34
 800588a:	0212      	lsls	r2, r2, #8
 800588c:	4311      	orrs	r1, r2
 800588e:	687a      	ldr	r2, [r7, #4]
 8005890:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 8005892:	0852      	lsrs	r2, r2, #1
 8005894:	3a01      	subs	r2, #1
 8005896:	0552      	lsls	r2, r2, #21
 8005898:	4311      	orrs	r1, r2
 800589a:	687a      	ldr	r2, [r7, #4]
 800589c:	6c12      	ldr	r2, [r2, #64]	; 0x40
 800589e:	0852      	lsrs	r2, r2, #1
 80058a0:	3a01      	subs	r2, #1
 80058a2:	0652      	lsls	r2, r2, #25
 80058a4:	4311      	orrs	r1, r2
 80058a6:	687a      	ldr	r2, [r7, #4]
 80058a8:	6b92      	ldr	r2, [r2, #56]	; 0x38
 80058aa:	06d2      	lsls	r2, r2, #27
 80058ac:	430a      	orrs	r2, r1
 80058ae:	493a      	ldr	r1, [pc, #232]	; (8005998 <HAL_RCC_OscConfig+0x824>)
 80058b0:	4313      	orrs	r3, r2
 80058b2:	60cb      	str	r3, [r1, #12]
#endif
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 80058b4:	4b38      	ldr	r3, [pc, #224]	; (8005998 <HAL_RCC_OscConfig+0x824>)
 80058b6:	681b      	ldr	r3, [r3, #0]
 80058b8:	4a37      	ldr	r2, [pc, #220]	; (8005998 <HAL_RCC_OscConfig+0x824>)
 80058ba:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80058be:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 80058c0:	4b35      	ldr	r3, [pc, #212]	; (8005998 <HAL_RCC_OscConfig+0x824>)
 80058c2:	68db      	ldr	r3, [r3, #12]
 80058c4:	4a34      	ldr	r2, [pc, #208]	; (8005998 <HAL_RCC_OscConfig+0x824>)
 80058c6:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80058ca:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 80058cc:	f7fd f8dc 	bl	8002a88 <HAL_GetTick>
 80058d0:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80058d2:	e008      	b.n	80058e6 <HAL_RCC_OscConfig+0x772>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80058d4:	f7fd f8d8 	bl	8002a88 <HAL_GetTick>
 80058d8:	4602      	mov	r2, r0
 80058da:	693b      	ldr	r3, [r7, #16]
 80058dc:	1ad3      	subs	r3, r2, r3
 80058de:	2b02      	cmp	r3, #2
 80058e0:	d901      	bls.n	80058e6 <HAL_RCC_OscConfig+0x772>
              {
                return HAL_TIMEOUT;
 80058e2:	2303      	movs	r3, #3
 80058e4:	e066      	b.n	80059b4 <HAL_RCC_OscConfig+0x840>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80058e6:	4b2c      	ldr	r3, [pc, #176]	; (8005998 <HAL_RCC_OscConfig+0x824>)
 80058e8:	681b      	ldr	r3, [r3, #0]
 80058ea:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80058ee:	2b00      	cmp	r3, #0
 80058f0:	d0f0      	beq.n	80058d4 <HAL_RCC_OscConfig+0x760>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 80058f2:	e05e      	b.n	80059b2 <HAL_RCC_OscConfig+0x83e>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 80058f4:	2301      	movs	r3, #1
 80058f6:	e05d      	b.n	80059b4 <HAL_RCC_OscConfig+0x840>
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80058f8:	4b27      	ldr	r3, [pc, #156]	; (8005998 <HAL_RCC_OscConfig+0x824>)
 80058fa:	681b      	ldr	r3, [r3, #0]
 80058fc:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005900:	2b00      	cmp	r3, #0
 8005902:	d156      	bne.n	80059b2 <HAL_RCC_OscConfig+0x83e>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 8005904:	4b24      	ldr	r3, [pc, #144]	; (8005998 <HAL_RCC_OscConfig+0x824>)
 8005906:	681b      	ldr	r3, [r3, #0]
 8005908:	4a23      	ldr	r2, [pc, #140]	; (8005998 <HAL_RCC_OscConfig+0x824>)
 800590a:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800590e:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8005910:	4b21      	ldr	r3, [pc, #132]	; (8005998 <HAL_RCC_OscConfig+0x824>)
 8005912:	68db      	ldr	r3, [r3, #12]
 8005914:	4a20      	ldr	r2, [pc, #128]	; (8005998 <HAL_RCC_OscConfig+0x824>)
 8005916:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800591a:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 800591c:	f7fd f8b4 	bl	8002a88 <HAL_GetTick>
 8005920:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8005922:	e008      	b.n	8005936 <HAL_RCC_OscConfig+0x7c2>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005924:	f7fd f8b0 	bl	8002a88 <HAL_GetTick>
 8005928:	4602      	mov	r2, r0
 800592a:	693b      	ldr	r3, [r7, #16]
 800592c:	1ad3      	subs	r3, r2, r3
 800592e:	2b02      	cmp	r3, #2
 8005930:	d901      	bls.n	8005936 <HAL_RCC_OscConfig+0x7c2>
            {
              return HAL_TIMEOUT;
 8005932:	2303      	movs	r3, #3
 8005934:	e03e      	b.n	80059b4 <HAL_RCC_OscConfig+0x840>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8005936:	4b18      	ldr	r3, [pc, #96]	; (8005998 <HAL_RCC_OscConfig+0x824>)
 8005938:	681b      	ldr	r3, [r3, #0]
 800593a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800593e:	2b00      	cmp	r3, #0
 8005940:	d0f0      	beq.n	8005924 <HAL_RCC_OscConfig+0x7b0>
 8005942:	e036      	b.n	80059b2 <HAL_RCC_OscConfig+0x83e>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 8005944:	69bb      	ldr	r3, [r7, #24]
 8005946:	2b0c      	cmp	r3, #12
 8005948:	d031      	beq.n	80059ae <HAL_RCC_OscConfig+0x83a>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800594a:	4b13      	ldr	r3, [pc, #76]	; (8005998 <HAL_RCC_OscConfig+0x824>)
 800594c:	681b      	ldr	r3, [r3, #0]
 800594e:	4a12      	ldr	r2, [pc, #72]	; (8005998 <HAL_RCC_OscConfig+0x824>)
 8005950:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8005954:	6013      	str	r3, [r2, #0]

        /* Disable all PLL outputs to save power if no PLLs on */
#if defined(RCC_PLLSAI1_SUPPORT) && defined(RCC_CR_PLLSAI2RDY)
        if(READ_BIT(RCC->CR, (RCC_CR_PLLSAI1RDY | RCC_CR_PLLSAI2RDY)) == 0U)
 8005956:	4b10      	ldr	r3, [pc, #64]	; (8005998 <HAL_RCC_OscConfig+0x824>)
 8005958:	681b      	ldr	r3, [r3, #0]
 800595a:	f003 5320 	and.w	r3, r3, #671088640	; 0x28000000
 800595e:	2b00      	cmp	r3, #0
 8005960:	d105      	bne.n	800596e <HAL_RCC_OscConfig+0x7fa>
        {
          MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE);
 8005962:	4b0d      	ldr	r3, [pc, #52]	; (8005998 <HAL_RCC_OscConfig+0x824>)
 8005964:	68db      	ldr	r3, [r3, #12]
 8005966:	4a0c      	ldr	r2, [pc, #48]	; (8005998 <HAL_RCC_OscConfig+0x824>)
 8005968:	f023 0303 	bic.w	r3, r3, #3
 800596c:	60d3      	str	r3, [r2, #12]
#else
        MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE);
#endif /* RCC_PLLSAI1_SUPPORT && RCC_CR_PLLSAI2RDY */

#if defined(RCC_PLLSAI2_SUPPORT)
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 800596e:	4b0a      	ldr	r3, [pc, #40]	; (8005998 <HAL_RCC_OscConfig+0x824>)
 8005970:	68db      	ldr	r3, [r3, #12]
 8005972:	4a09      	ldr	r2, [pc, #36]	; (8005998 <HAL_RCC_OscConfig+0x824>)
 8005974:	f023 7388 	bic.w	r3, r3, #17825792	; 0x1100000
 8005978:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800597c:	60d3      	str	r3, [r2, #12]
#else
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK);
#endif /* RCC_PLLSAI2_SUPPORT */

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800597e:	f7fd f883 	bl	8002a88 <HAL_GetTick>
 8005982:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8005984:	e00c      	b.n	80059a0 <HAL_RCC_OscConfig+0x82c>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005986:	f7fd f87f 	bl	8002a88 <HAL_GetTick>
 800598a:	4602      	mov	r2, r0
 800598c:	693b      	ldr	r3, [r7, #16]
 800598e:	1ad3      	subs	r3, r2, r3
 8005990:	2b02      	cmp	r3, #2
 8005992:	d905      	bls.n	80059a0 <HAL_RCC_OscConfig+0x82c>
          {
            return HAL_TIMEOUT;
 8005994:	2303      	movs	r3, #3
 8005996:	e00d      	b.n	80059b4 <HAL_RCC_OscConfig+0x840>
 8005998:	40021000 	.word	0x40021000
 800599c:	019d800c 	.word	0x019d800c
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80059a0:	4b06      	ldr	r3, [pc, #24]	; (80059bc <HAL_RCC_OscConfig+0x848>)
 80059a2:	681b      	ldr	r3, [r3, #0]
 80059a4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80059a8:	2b00      	cmp	r3, #0
 80059aa:	d1ec      	bne.n	8005986 <HAL_RCC_OscConfig+0x812>
 80059ac:	e001      	b.n	80059b2 <HAL_RCC_OscConfig+0x83e>
        }
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 80059ae:	2301      	movs	r3, #1
 80059b0:	e000      	b.n	80059b4 <HAL_RCC_OscConfig+0x840>
      }
    }
  }
  return HAL_OK;
 80059b2:	2300      	movs	r3, #0
}
 80059b4:	4618      	mov	r0, r3
 80059b6:	3720      	adds	r7, #32
 80059b8:	46bd      	mov	sp, r7
 80059ba:	bd80      	pop	{r7, pc}
 80059bc:	40021000 	.word	0x40021000

080059c0 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80059c0:	b580      	push	{r7, lr}
 80059c2:	b086      	sub	sp, #24
 80059c4:	af00      	add	r7, sp, #0
 80059c6:	6078      	str	r0, [r7, #4]
 80059c8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  uint32_t hpre = RCC_SYSCLK_DIV1;
 80059ca:	2300      	movs	r3, #0
 80059cc:	617b      	str	r3, [r7, #20]
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80059ce:	687b      	ldr	r3, [r7, #4]
 80059d0:	2b00      	cmp	r3, #0
 80059d2:	d101      	bne.n	80059d8 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 80059d4:	2301      	movs	r3, #1
 80059d6:	e10f      	b.n	8005bf8 <HAL_RCC_ClockConfig+0x238>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80059d8:	4b89      	ldr	r3, [pc, #548]	; (8005c00 <HAL_RCC_ClockConfig+0x240>)
 80059da:	681b      	ldr	r3, [r3, #0]
 80059dc:	f003 030f 	and.w	r3, r3, #15
 80059e0:	683a      	ldr	r2, [r7, #0]
 80059e2:	429a      	cmp	r2, r3
 80059e4:	d910      	bls.n	8005a08 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80059e6:	4b86      	ldr	r3, [pc, #536]	; (8005c00 <HAL_RCC_ClockConfig+0x240>)
 80059e8:	681b      	ldr	r3, [r3, #0]
 80059ea:	f023 020f 	bic.w	r2, r3, #15
 80059ee:	4984      	ldr	r1, [pc, #528]	; (8005c00 <HAL_RCC_ClockConfig+0x240>)
 80059f0:	683b      	ldr	r3, [r7, #0]
 80059f2:	4313      	orrs	r3, r2
 80059f4:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80059f6:	4b82      	ldr	r3, [pc, #520]	; (8005c00 <HAL_RCC_ClockConfig+0x240>)
 80059f8:	681b      	ldr	r3, [r3, #0]
 80059fa:	f003 030f 	and.w	r3, r3, #15
 80059fe:	683a      	ldr	r2, [r7, #0]
 8005a00:	429a      	cmp	r2, r3
 8005a02:	d001      	beq.n	8005a08 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8005a04:	2301      	movs	r3, #1
 8005a06:	e0f7      	b.n	8005bf8 <HAL_RCC_ClockConfig+0x238>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8005a08:	687b      	ldr	r3, [r7, #4]
 8005a0a:	681b      	ldr	r3, [r3, #0]
 8005a0c:	f003 0301 	and.w	r3, r3, #1
 8005a10:	2b00      	cmp	r3, #0
 8005a12:	f000 8089 	beq.w	8005b28 <HAL_RCC_ClockConfig+0x168>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8005a16:	687b      	ldr	r3, [r7, #4]
 8005a18:	685b      	ldr	r3, [r3, #4]
 8005a1a:	2b03      	cmp	r3, #3
 8005a1c:	d133      	bne.n	8005a86 <HAL_RCC_ClockConfig+0xc6>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8005a1e:	4b79      	ldr	r3, [pc, #484]	; (8005c04 <HAL_RCC_ClockConfig+0x244>)
 8005a20:	681b      	ldr	r3, [r3, #0]
 8005a22:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005a26:	2b00      	cmp	r3, #0
 8005a28:	d101      	bne.n	8005a2e <HAL_RCC_ClockConfig+0x6e>
      {
        return HAL_ERROR;
 8005a2a:	2301      	movs	r3, #1
 8005a2c:	e0e4      	b.n	8005bf8 <HAL_RCC_ClockConfig+0x238>
      }
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      if(RCC_GetSysClockFreqFromPLLSource() > 80000000U)
 8005a2e:	f000 fa11 	bl	8005e54 <RCC_GetSysClockFreqFromPLLSource>
 8005a32:	4603      	mov	r3, r0
 8005a34:	4a74      	ldr	r2, [pc, #464]	; (8005c08 <HAL_RCC_ClockConfig+0x248>)
 8005a36:	4293      	cmp	r3, r2
 8005a38:	d955      	bls.n	8005ae6 <HAL_RCC_ClockConfig+0x126>
      {
        if(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)
 8005a3a:	4b72      	ldr	r3, [pc, #456]	; (8005c04 <HAL_RCC_ClockConfig+0x244>)
 8005a3c:	689b      	ldr	r3, [r3, #8]
 8005a3e:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8005a42:	2b00      	cmp	r3, #0
 8005a44:	d10a      	bne.n	8005a5c <HAL_RCC_ClockConfig+0x9c>
        {
          /* Intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8005a46:	4b6f      	ldr	r3, [pc, #444]	; (8005c04 <HAL_RCC_ClockConfig+0x244>)
 8005a48:	689b      	ldr	r3, [r3, #8]
 8005a4a:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8005a4e:	4a6d      	ldr	r2, [pc, #436]	; (8005c04 <HAL_RCC_ClockConfig+0x244>)
 8005a50:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8005a54:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 8005a56:	2380      	movs	r3, #128	; 0x80
 8005a58:	617b      	str	r3, [r7, #20]
 8005a5a:	e044      	b.n	8005ae6 <HAL_RCC_ClockConfig+0x126>
        }
        else if((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) && (RCC_ClkInitStruct->AHBCLKDivider == RCC_SYSCLK_DIV1))
 8005a5c:	687b      	ldr	r3, [r7, #4]
 8005a5e:	681b      	ldr	r3, [r3, #0]
 8005a60:	f003 0302 	and.w	r3, r3, #2
 8005a64:	2b00      	cmp	r3, #0
 8005a66:	d03e      	beq.n	8005ae6 <HAL_RCC_ClockConfig+0x126>
 8005a68:	687b      	ldr	r3, [r7, #4]
 8005a6a:	689b      	ldr	r3, [r3, #8]
 8005a6c:	2b00      	cmp	r3, #0
 8005a6e:	d13a      	bne.n	8005ae6 <HAL_RCC_ClockConfig+0x126>
        {
          /* Intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8005a70:	4b64      	ldr	r3, [pc, #400]	; (8005c04 <HAL_RCC_ClockConfig+0x244>)
 8005a72:	689b      	ldr	r3, [r3, #8]
 8005a74:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8005a78:	4a62      	ldr	r2, [pc, #392]	; (8005c04 <HAL_RCC_ClockConfig+0x244>)
 8005a7a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8005a7e:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 8005a80:	2380      	movs	r3, #128	; 0x80
 8005a82:	617b      	str	r3, [r7, #20]
 8005a84:	e02f      	b.n	8005ae6 <HAL_RCC_ClockConfig+0x126>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8005a86:	687b      	ldr	r3, [r7, #4]
 8005a88:	685b      	ldr	r3, [r3, #4]
 8005a8a:	2b02      	cmp	r3, #2
 8005a8c:	d107      	bne.n	8005a9e <HAL_RCC_ClockConfig+0xde>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8005a8e:	4b5d      	ldr	r3, [pc, #372]	; (8005c04 <HAL_RCC_ClockConfig+0x244>)
 8005a90:	681b      	ldr	r3, [r3, #0]
 8005a92:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005a96:	2b00      	cmp	r3, #0
 8005a98:	d115      	bne.n	8005ac6 <HAL_RCC_ClockConfig+0x106>
        {
          return HAL_ERROR;
 8005a9a:	2301      	movs	r3, #1
 8005a9c:	e0ac      	b.n	8005bf8 <HAL_RCC_ClockConfig+0x238>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8005a9e:	687b      	ldr	r3, [r7, #4]
 8005aa0:	685b      	ldr	r3, [r3, #4]
 8005aa2:	2b00      	cmp	r3, #0
 8005aa4:	d107      	bne.n	8005ab6 <HAL_RCC_ClockConfig+0xf6>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8005aa6:	4b57      	ldr	r3, [pc, #348]	; (8005c04 <HAL_RCC_ClockConfig+0x244>)
 8005aa8:	681b      	ldr	r3, [r3, #0]
 8005aaa:	f003 0302 	and.w	r3, r3, #2
 8005aae:	2b00      	cmp	r3, #0
 8005ab0:	d109      	bne.n	8005ac6 <HAL_RCC_ClockConfig+0x106>
        {
          return HAL_ERROR;
 8005ab2:	2301      	movs	r3, #1
 8005ab4:	e0a0      	b.n	8005bf8 <HAL_RCC_ClockConfig+0x238>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8005ab6:	4b53      	ldr	r3, [pc, #332]	; (8005c04 <HAL_RCC_ClockConfig+0x244>)
 8005ab8:	681b      	ldr	r3, [r3, #0]
 8005aba:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005abe:	2b00      	cmp	r3, #0
 8005ac0:	d101      	bne.n	8005ac6 <HAL_RCC_ClockConfig+0x106>
        {
          return HAL_ERROR;
 8005ac2:	2301      	movs	r3, #1
 8005ac4:	e098      	b.n	8005bf8 <HAL_RCC_ClockConfig+0x238>
        }
      }
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      if(HAL_RCC_GetSysClockFreq() > 80000000U)
 8005ac6:	f000 f8a7 	bl	8005c18 <HAL_RCC_GetSysClockFreq>
 8005aca:	4603      	mov	r3, r0
 8005acc:	4a4e      	ldr	r2, [pc, #312]	; (8005c08 <HAL_RCC_ClockConfig+0x248>)
 8005ace:	4293      	cmp	r3, r2
 8005ad0:	d909      	bls.n	8005ae6 <HAL_RCC_ClockConfig+0x126>
      {
        /* Intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
        MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8005ad2:	4b4c      	ldr	r3, [pc, #304]	; (8005c04 <HAL_RCC_ClockConfig+0x244>)
 8005ad4:	689b      	ldr	r3, [r3, #8]
 8005ad6:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8005ada:	4a4a      	ldr	r2, [pc, #296]	; (8005c04 <HAL_RCC_ClockConfig+0x244>)
 8005adc:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8005ae0:	6093      	str	r3, [r2, #8]
        hpre = RCC_SYSCLK_DIV2;
 8005ae2:	2380      	movs	r3, #128	; 0x80
 8005ae4:	617b      	str	r3, [r7, #20]
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8005ae6:	4b47      	ldr	r3, [pc, #284]	; (8005c04 <HAL_RCC_ClockConfig+0x244>)
 8005ae8:	689b      	ldr	r3, [r3, #8]
 8005aea:	f023 0203 	bic.w	r2, r3, #3
 8005aee:	687b      	ldr	r3, [r7, #4]
 8005af0:	685b      	ldr	r3, [r3, #4]
 8005af2:	4944      	ldr	r1, [pc, #272]	; (8005c04 <HAL_RCC_ClockConfig+0x244>)
 8005af4:	4313      	orrs	r3, r2
 8005af6:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005af8:	f7fc ffc6 	bl	8002a88 <HAL_GetTick>
 8005afc:	6138      	str	r0, [r7, #16]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005afe:	e00a      	b.n	8005b16 <HAL_RCC_ClockConfig+0x156>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005b00:	f7fc ffc2 	bl	8002a88 <HAL_GetTick>
 8005b04:	4602      	mov	r2, r0
 8005b06:	693b      	ldr	r3, [r7, #16]
 8005b08:	1ad3      	subs	r3, r2, r3
 8005b0a:	f241 3288 	movw	r2, #5000	; 0x1388
 8005b0e:	4293      	cmp	r3, r2
 8005b10:	d901      	bls.n	8005b16 <HAL_RCC_ClockConfig+0x156>
      {
        return HAL_TIMEOUT;
 8005b12:	2303      	movs	r3, #3
 8005b14:	e070      	b.n	8005bf8 <HAL_RCC_ClockConfig+0x238>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005b16:	4b3b      	ldr	r3, [pc, #236]	; (8005c04 <HAL_RCC_ClockConfig+0x244>)
 8005b18:	689b      	ldr	r3, [r3, #8]
 8005b1a:	f003 020c 	and.w	r2, r3, #12
 8005b1e:	687b      	ldr	r3, [r7, #4]
 8005b20:	685b      	ldr	r3, [r3, #4]
 8005b22:	009b      	lsls	r3, r3, #2
 8005b24:	429a      	cmp	r2, r3
 8005b26:	d1eb      	bne.n	8005b00 <HAL_RCC_ClockConfig+0x140>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8005b28:	687b      	ldr	r3, [r7, #4]
 8005b2a:	681b      	ldr	r3, [r3, #0]
 8005b2c:	f003 0302 	and.w	r3, r3, #2
 8005b30:	2b00      	cmp	r3, #0
 8005b32:	d009      	beq.n	8005b48 <HAL_RCC_ClockConfig+0x188>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8005b34:	4b33      	ldr	r3, [pc, #204]	; (8005c04 <HAL_RCC_ClockConfig+0x244>)
 8005b36:	689b      	ldr	r3, [r3, #8]
 8005b38:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8005b3c:	687b      	ldr	r3, [r7, #4]
 8005b3e:	689b      	ldr	r3, [r3, #8]
 8005b40:	4930      	ldr	r1, [pc, #192]	; (8005c04 <HAL_RCC_ClockConfig+0x244>)
 8005b42:	4313      	orrs	r3, r2
 8005b44:	608b      	str	r3, [r1, #8]
 8005b46:	e008      	b.n	8005b5a <HAL_RCC_ClockConfig+0x19a>
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  else
  {
    /* Is intermediate HCLK prescaler 2 applied internally, complete with HCLK prescaler 1 */
    if(hpre == RCC_SYSCLK_DIV2)
 8005b48:	697b      	ldr	r3, [r7, #20]
 8005b4a:	2b80      	cmp	r3, #128	; 0x80
 8005b4c:	d105      	bne.n	8005b5a <HAL_RCC_ClockConfig+0x19a>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 8005b4e:	4b2d      	ldr	r3, [pc, #180]	; (8005c04 <HAL_RCC_ClockConfig+0x244>)
 8005b50:	689b      	ldr	r3, [r3, #8]
 8005b52:	4a2c      	ldr	r2, [pc, #176]	; (8005c04 <HAL_RCC_ClockConfig+0x244>)
 8005b54:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8005b58:	6093      	str	r3, [r2, #8]
    }
  }
#endif

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8005b5a:	4b29      	ldr	r3, [pc, #164]	; (8005c00 <HAL_RCC_ClockConfig+0x240>)
 8005b5c:	681b      	ldr	r3, [r3, #0]
 8005b5e:	f003 030f 	and.w	r3, r3, #15
 8005b62:	683a      	ldr	r2, [r7, #0]
 8005b64:	429a      	cmp	r2, r3
 8005b66:	d210      	bcs.n	8005b8a <HAL_RCC_ClockConfig+0x1ca>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005b68:	4b25      	ldr	r3, [pc, #148]	; (8005c00 <HAL_RCC_ClockConfig+0x240>)
 8005b6a:	681b      	ldr	r3, [r3, #0]
 8005b6c:	f023 020f 	bic.w	r2, r3, #15
 8005b70:	4923      	ldr	r1, [pc, #140]	; (8005c00 <HAL_RCC_ClockConfig+0x240>)
 8005b72:	683b      	ldr	r3, [r7, #0]
 8005b74:	4313      	orrs	r3, r2
 8005b76:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8005b78:	4b21      	ldr	r3, [pc, #132]	; (8005c00 <HAL_RCC_ClockConfig+0x240>)
 8005b7a:	681b      	ldr	r3, [r3, #0]
 8005b7c:	f003 030f 	and.w	r3, r3, #15
 8005b80:	683a      	ldr	r2, [r7, #0]
 8005b82:	429a      	cmp	r2, r3
 8005b84:	d001      	beq.n	8005b8a <HAL_RCC_ClockConfig+0x1ca>
    {
      return HAL_ERROR;
 8005b86:	2301      	movs	r3, #1
 8005b88:	e036      	b.n	8005bf8 <HAL_RCC_ClockConfig+0x238>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005b8a:	687b      	ldr	r3, [r7, #4]
 8005b8c:	681b      	ldr	r3, [r3, #0]
 8005b8e:	f003 0304 	and.w	r3, r3, #4
 8005b92:	2b00      	cmp	r3, #0
 8005b94:	d008      	beq.n	8005ba8 <HAL_RCC_ClockConfig+0x1e8>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8005b96:	4b1b      	ldr	r3, [pc, #108]	; (8005c04 <HAL_RCC_ClockConfig+0x244>)
 8005b98:	689b      	ldr	r3, [r3, #8]
 8005b9a:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8005b9e:	687b      	ldr	r3, [r7, #4]
 8005ba0:	68db      	ldr	r3, [r3, #12]
 8005ba2:	4918      	ldr	r1, [pc, #96]	; (8005c04 <HAL_RCC_ClockConfig+0x244>)
 8005ba4:	4313      	orrs	r3, r2
 8005ba6:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005ba8:	687b      	ldr	r3, [r7, #4]
 8005baa:	681b      	ldr	r3, [r3, #0]
 8005bac:	f003 0308 	and.w	r3, r3, #8
 8005bb0:	2b00      	cmp	r3, #0
 8005bb2:	d009      	beq.n	8005bc8 <HAL_RCC_ClockConfig+0x208>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8005bb4:	4b13      	ldr	r3, [pc, #76]	; (8005c04 <HAL_RCC_ClockConfig+0x244>)
 8005bb6:	689b      	ldr	r3, [r3, #8]
 8005bb8:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8005bbc:	687b      	ldr	r3, [r7, #4]
 8005bbe:	691b      	ldr	r3, [r3, #16]
 8005bc0:	00db      	lsls	r3, r3, #3
 8005bc2:	4910      	ldr	r1, [pc, #64]	; (8005c04 <HAL_RCC_ClockConfig+0x244>)
 8005bc4:	4313      	orrs	r3, r2
 8005bc6:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8005bc8:	f000 f826 	bl	8005c18 <HAL_RCC_GetSysClockFreq>
 8005bcc:	4602      	mov	r2, r0
 8005bce:	4b0d      	ldr	r3, [pc, #52]	; (8005c04 <HAL_RCC_ClockConfig+0x244>)
 8005bd0:	689b      	ldr	r3, [r3, #8]
 8005bd2:	091b      	lsrs	r3, r3, #4
 8005bd4:	f003 030f 	and.w	r3, r3, #15
 8005bd8:	490c      	ldr	r1, [pc, #48]	; (8005c0c <HAL_RCC_ClockConfig+0x24c>)
 8005bda:	5ccb      	ldrb	r3, [r1, r3]
 8005bdc:	f003 031f 	and.w	r3, r3, #31
 8005be0:	fa22 f303 	lsr.w	r3, r2, r3
 8005be4:	4a0a      	ldr	r2, [pc, #40]	; (8005c10 <HAL_RCC_ClockConfig+0x250>)
 8005be6:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8005be8:	4b0a      	ldr	r3, [pc, #40]	; (8005c14 <HAL_RCC_ClockConfig+0x254>)
 8005bea:	681b      	ldr	r3, [r3, #0]
 8005bec:	4618      	mov	r0, r3
 8005bee:	f7fc fefb 	bl	80029e8 <HAL_InitTick>
 8005bf2:	4603      	mov	r3, r0
 8005bf4:	73fb      	strb	r3, [r7, #15]

  return status;
 8005bf6:	7bfb      	ldrb	r3, [r7, #15]
}
 8005bf8:	4618      	mov	r0, r3
 8005bfa:	3718      	adds	r7, #24
 8005bfc:	46bd      	mov	sp, r7
 8005bfe:	bd80      	pop	{r7, pc}
 8005c00:	40022000 	.word	0x40022000
 8005c04:	40021000 	.word	0x40021000
 8005c08:	04c4b400 	.word	0x04c4b400
 8005c0c:	0800a790 	.word	0x0800a790
 8005c10:	20000004 	.word	0x20000004
 8005c14:	2000001c 	.word	0x2000001c

08005c18 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8005c18:	b480      	push	{r7}
 8005c1a:	b089      	sub	sp, #36	; 0x24
 8005c1c:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 8005c1e:	2300      	movs	r3, #0
 8005c20:	61fb      	str	r3, [r7, #28]
 8005c22:	2300      	movs	r3, #0
 8005c24:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8005c26:	4b3e      	ldr	r3, [pc, #248]	; (8005d20 <HAL_RCC_GetSysClockFreq+0x108>)
 8005c28:	689b      	ldr	r3, [r3, #8]
 8005c2a:	f003 030c 	and.w	r3, r3, #12
 8005c2e:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8005c30:	4b3b      	ldr	r3, [pc, #236]	; (8005d20 <HAL_RCC_GetSysClockFreq+0x108>)
 8005c32:	68db      	ldr	r3, [r3, #12]
 8005c34:	f003 0303 	and.w	r3, r3, #3
 8005c38:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8005c3a:	693b      	ldr	r3, [r7, #16]
 8005c3c:	2b00      	cmp	r3, #0
 8005c3e:	d005      	beq.n	8005c4c <HAL_RCC_GetSysClockFreq+0x34>
 8005c40:	693b      	ldr	r3, [r7, #16]
 8005c42:	2b0c      	cmp	r3, #12
 8005c44:	d121      	bne.n	8005c8a <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 8005c46:	68fb      	ldr	r3, [r7, #12]
 8005c48:	2b01      	cmp	r3, #1
 8005c4a:	d11e      	bne.n	8005c8a <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8005c4c:	4b34      	ldr	r3, [pc, #208]	; (8005d20 <HAL_RCC_GetSysClockFreq+0x108>)
 8005c4e:	681b      	ldr	r3, [r3, #0]
 8005c50:	f003 0308 	and.w	r3, r3, #8
 8005c54:	2b00      	cmp	r3, #0
 8005c56:	d107      	bne.n	8005c68 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8005c58:	4b31      	ldr	r3, [pc, #196]	; (8005d20 <HAL_RCC_GetSysClockFreq+0x108>)
 8005c5a:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8005c5e:	0a1b      	lsrs	r3, r3, #8
 8005c60:	f003 030f 	and.w	r3, r3, #15
 8005c64:	61fb      	str	r3, [r7, #28]
 8005c66:	e005      	b.n	8005c74 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8005c68:	4b2d      	ldr	r3, [pc, #180]	; (8005d20 <HAL_RCC_GetSysClockFreq+0x108>)
 8005c6a:	681b      	ldr	r3, [r3, #0]
 8005c6c:	091b      	lsrs	r3, r3, #4
 8005c6e:	f003 030f 	and.w	r3, r3, #15
 8005c72:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8005c74:	4a2b      	ldr	r2, [pc, #172]	; (8005d24 <HAL_RCC_GetSysClockFreq+0x10c>)
 8005c76:	69fb      	ldr	r3, [r7, #28]
 8005c78:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005c7c:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8005c7e:	693b      	ldr	r3, [r7, #16]
 8005c80:	2b00      	cmp	r3, #0
 8005c82:	d10d      	bne.n	8005ca0 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8005c84:	69fb      	ldr	r3, [r7, #28]
 8005c86:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8005c88:	e00a      	b.n	8005ca0 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 8005c8a:	693b      	ldr	r3, [r7, #16]
 8005c8c:	2b04      	cmp	r3, #4
 8005c8e:	d102      	bne.n	8005c96 <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8005c90:	4b25      	ldr	r3, [pc, #148]	; (8005d28 <HAL_RCC_GetSysClockFreq+0x110>)
 8005c92:	61bb      	str	r3, [r7, #24]
 8005c94:	e004      	b.n	8005ca0 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 8005c96:	693b      	ldr	r3, [r7, #16]
 8005c98:	2b08      	cmp	r3, #8
 8005c9a:	d101      	bne.n	8005ca0 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8005c9c:	4b23      	ldr	r3, [pc, #140]	; (8005d2c <HAL_RCC_GetSysClockFreq+0x114>)
 8005c9e:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 8005ca0:	693b      	ldr	r3, [r7, #16]
 8005ca2:	2b0c      	cmp	r3, #12
 8005ca4:	d134      	bne.n	8005d10 <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8005ca6:	4b1e      	ldr	r3, [pc, #120]	; (8005d20 <HAL_RCC_GetSysClockFreq+0x108>)
 8005ca8:	68db      	ldr	r3, [r3, #12]
 8005caa:	f003 0303 	and.w	r3, r3, #3
 8005cae:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8005cb0:	68bb      	ldr	r3, [r7, #8]
 8005cb2:	2b02      	cmp	r3, #2
 8005cb4:	d003      	beq.n	8005cbe <HAL_RCC_GetSysClockFreq+0xa6>
 8005cb6:	68bb      	ldr	r3, [r7, #8]
 8005cb8:	2b03      	cmp	r3, #3
 8005cba:	d003      	beq.n	8005cc4 <HAL_RCC_GetSysClockFreq+0xac>
 8005cbc:	e005      	b.n	8005cca <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 8005cbe:	4b1a      	ldr	r3, [pc, #104]	; (8005d28 <HAL_RCC_GetSysClockFreq+0x110>)
 8005cc0:	617b      	str	r3, [r7, #20]
      break;
 8005cc2:	e005      	b.n	8005cd0 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 8005cc4:	4b19      	ldr	r3, [pc, #100]	; (8005d2c <HAL_RCC_GetSysClockFreq+0x114>)
 8005cc6:	617b      	str	r3, [r7, #20]
      break;
 8005cc8:	e002      	b.n	8005cd0 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 8005cca:	69fb      	ldr	r3, [r7, #28]
 8005ccc:	617b      	str	r3, [r7, #20]
      break;
 8005cce:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8005cd0:	4b13      	ldr	r3, [pc, #76]	; (8005d20 <HAL_RCC_GetSysClockFreq+0x108>)
 8005cd2:	68db      	ldr	r3, [r3, #12]
 8005cd4:	091b      	lsrs	r3, r3, #4
 8005cd6:	f003 030f 	and.w	r3, r3, #15
 8005cda:	3301      	adds	r3, #1
 8005cdc:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8005cde:	4b10      	ldr	r3, [pc, #64]	; (8005d20 <HAL_RCC_GetSysClockFreq+0x108>)
 8005ce0:	68db      	ldr	r3, [r3, #12]
 8005ce2:	0a1b      	lsrs	r3, r3, #8
 8005ce4:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8005ce8:	697a      	ldr	r2, [r7, #20]
 8005cea:	fb02 f203 	mul.w	r2, r2, r3
 8005cee:	687b      	ldr	r3, [r7, #4]
 8005cf0:	fbb2 f3f3 	udiv	r3, r2, r3
 8005cf4:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8005cf6:	4b0a      	ldr	r3, [pc, #40]	; (8005d20 <HAL_RCC_GetSysClockFreq+0x108>)
 8005cf8:	68db      	ldr	r3, [r3, #12]
 8005cfa:	0e5b      	lsrs	r3, r3, #25
 8005cfc:	f003 0303 	and.w	r3, r3, #3
 8005d00:	3301      	adds	r3, #1
 8005d02:	005b      	lsls	r3, r3, #1
 8005d04:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 8005d06:	697a      	ldr	r2, [r7, #20]
 8005d08:	683b      	ldr	r3, [r7, #0]
 8005d0a:	fbb2 f3f3 	udiv	r3, r2, r3
 8005d0e:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 8005d10:	69bb      	ldr	r3, [r7, #24]
}
 8005d12:	4618      	mov	r0, r3
 8005d14:	3724      	adds	r7, #36	; 0x24
 8005d16:	46bd      	mov	sp, r7
 8005d18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d1c:	4770      	bx	lr
 8005d1e:	bf00      	nop
 8005d20:	40021000 	.word	0x40021000
 8005d24:	0800a7a8 	.word	0x0800a7a8
 8005d28:	00f42400 	.word	0x00f42400
 8005d2c:	007a1200 	.word	0x007a1200

08005d30 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8005d30:	b480      	push	{r7}
 8005d32:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8005d34:	4b03      	ldr	r3, [pc, #12]	; (8005d44 <HAL_RCC_GetHCLKFreq+0x14>)
 8005d36:	681b      	ldr	r3, [r3, #0]
}
 8005d38:	4618      	mov	r0, r3
 8005d3a:	46bd      	mov	sp, r7
 8005d3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d40:	4770      	bx	lr
 8005d42:	bf00      	nop
 8005d44:	20000004 	.word	0x20000004

08005d48 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8005d48:	b580      	push	{r7, lr}
 8005d4a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8005d4c:	f7ff fff0 	bl	8005d30 <HAL_RCC_GetHCLKFreq>
 8005d50:	4602      	mov	r2, r0
 8005d52:	4b06      	ldr	r3, [pc, #24]	; (8005d6c <HAL_RCC_GetPCLK1Freq+0x24>)
 8005d54:	689b      	ldr	r3, [r3, #8]
 8005d56:	0a1b      	lsrs	r3, r3, #8
 8005d58:	f003 0307 	and.w	r3, r3, #7
 8005d5c:	4904      	ldr	r1, [pc, #16]	; (8005d70 <HAL_RCC_GetPCLK1Freq+0x28>)
 8005d5e:	5ccb      	ldrb	r3, [r1, r3]
 8005d60:	f003 031f 	and.w	r3, r3, #31
 8005d64:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005d68:	4618      	mov	r0, r3
 8005d6a:	bd80      	pop	{r7, pc}
 8005d6c:	40021000 	.word	0x40021000
 8005d70:	0800a7a0 	.word	0x0800a7a0

08005d74 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8005d74:	b580      	push	{r7, lr}
 8005d76:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8005d78:	f7ff ffda 	bl	8005d30 <HAL_RCC_GetHCLKFreq>
 8005d7c:	4602      	mov	r2, r0
 8005d7e:	4b06      	ldr	r3, [pc, #24]	; (8005d98 <HAL_RCC_GetPCLK2Freq+0x24>)
 8005d80:	689b      	ldr	r3, [r3, #8]
 8005d82:	0adb      	lsrs	r3, r3, #11
 8005d84:	f003 0307 	and.w	r3, r3, #7
 8005d88:	4904      	ldr	r1, [pc, #16]	; (8005d9c <HAL_RCC_GetPCLK2Freq+0x28>)
 8005d8a:	5ccb      	ldrb	r3, [r1, r3]
 8005d8c:	f003 031f 	and.w	r3, r3, #31
 8005d90:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005d94:	4618      	mov	r0, r3
 8005d96:	bd80      	pop	{r7, pc}
 8005d98:	40021000 	.word	0x40021000
 8005d9c:	0800a7a0 	.word	0x0800a7a0

08005da0 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8005da0:	b580      	push	{r7, lr}
 8005da2:	b086      	sub	sp, #24
 8005da4:	af00      	add	r7, sp, #0
 8005da6:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8005da8:	2300      	movs	r3, #0
 8005daa:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8005dac:	4b27      	ldr	r3, [pc, #156]	; (8005e4c <RCC_SetFlashLatencyFromMSIRange+0xac>)
 8005dae:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005db0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005db4:	2b00      	cmp	r3, #0
 8005db6:	d003      	beq.n	8005dc0 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8005db8:	f7ff f918 	bl	8004fec <HAL_PWREx_GetVoltageRange>
 8005dbc:	6178      	str	r0, [r7, #20]
 8005dbe:	e014      	b.n	8005dea <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 8005dc0:	4b22      	ldr	r3, [pc, #136]	; (8005e4c <RCC_SetFlashLatencyFromMSIRange+0xac>)
 8005dc2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005dc4:	4a21      	ldr	r2, [pc, #132]	; (8005e4c <RCC_SetFlashLatencyFromMSIRange+0xac>)
 8005dc6:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8005dca:	6593      	str	r3, [r2, #88]	; 0x58
 8005dcc:	4b1f      	ldr	r3, [pc, #124]	; (8005e4c <RCC_SetFlashLatencyFromMSIRange+0xac>)
 8005dce:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005dd0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005dd4:	60fb      	str	r3, [r7, #12]
 8005dd6:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 8005dd8:	f7ff f908 	bl	8004fec <HAL_PWREx_GetVoltageRange>
 8005ddc:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 8005dde:	4b1b      	ldr	r3, [pc, #108]	; (8005e4c <RCC_SetFlashLatencyFromMSIRange+0xac>)
 8005de0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005de2:	4a1a      	ldr	r2, [pc, #104]	; (8005e4c <RCC_SetFlashLatencyFromMSIRange+0xac>)
 8005de4:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8005de8:	6593      	str	r3, [r2, #88]	; 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 8005dea:	697b      	ldr	r3, [r7, #20]
 8005dec:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8005df0:	d10b      	bne.n	8005e0a <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 8005df2:	687b      	ldr	r3, [r7, #4]
 8005df4:	2b80      	cmp	r3, #128	; 0x80
 8005df6:	d913      	bls.n	8005e20 <RCC_SetFlashLatencyFromMSIRange+0x80>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 8005df8:	687b      	ldr	r3, [r7, #4]
 8005dfa:	2ba0      	cmp	r3, #160	; 0xa0
 8005dfc:	d902      	bls.n	8005e04 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8005dfe:	2302      	movs	r3, #2
 8005e00:	613b      	str	r3, [r7, #16]
 8005e02:	e00d      	b.n	8005e20 <RCC_SetFlashLatencyFromMSIRange+0x80>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8005e04:	2301      	movs	r3, #1
 8005e06:	613b      	str	r3, [r7, #16]
 8005e08:	e00a      	b.n	8005e20 <RCC_SetFlashLatencyFromMSIRange+0x80>
  }
  else
  {
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
    if(msirange >= RCC_MSIRANGE_8)
 8005e0a:	687b      	ldr	r3, [r7, #4]
 8005e0c:	2b7f      	cmp	r3, #127	; 0x7f
 8005e0e:	d902      	bls.n	8005e16 <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI >= 16Mhz */
      latency = FLASH_LATENCY_2; /* 2WS */
 8005e10:	2302      	movs	r3, #2
 8005e12:	613b      	str	r3, [r7, #16]
 8005e14:	e004      	b.n	8005e20 <RCC_SetFlashLatencyFromMSIRange+0x80>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_7)
 8005e16:	687b      	ldr	r3, [r7, #4]
 8005e18:	2b70      	cmp	r3, #112	; 0x70
 8005e1a:	d101      	bne.n	8005e20 <RCC_SetFlashLatencyFromMSIRange+0x80>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8005e1c:	2301      	movs	r3, #1
 8005e1e:	613b      	str	r3, [r7, #16]
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8005e20:	4b0b      	ldr	r3, [pc, #44]	; (8005e50 <RCC_SetFlashLatencyFromMSIRange+0xb0>)
 8005e22:	681b      	ldr	r3, [r3, #0]
 8005e24:	f023 020f 	bic.w	r2, r3, #15
 8005e28:	4909      	ldr	r1, [pc, #36]	; (8005e50 <RCC_SetFlashLatencyFromMSIRange+0xb0>)
 8005e2a:	693b      	ldr	r3, [r7, #16]
 8005e2c:	4313      	orrs	r3, r2
 8005e2e:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8005e30:	4b07      	ldr	r3, [pc, #28]	; (8005e50 <RCC_SetFlashLatencyFromMSIRange+0xb0>)
 8005e32:	681b      	ldr	r3, [r3, #0]
 8005e34:	f003 030f 	and.w	r3, r3, #15
 8005e38:	693a      	ldr	r2, [r7, #16]
 8005e3a:	429a      	cmp	r2, r3
 8005e3c:	d001      	beq.n	8005e42 <RCC_SetFlashLatencyFromMSIRange+0xa2>
  {
    return HAL_ERROR;
 8005e3e:	2301      	movs	r3, #1
 8005e40:	e000      	b.n	8005e44 <RCC_SetFlashLatencyFromMSIRange+0xa4>
  }

  return HAL_OK;
 8005e42:	2300      	movs	r3, #0
}
 8005e44:	4618      	mov	r0, r3
 8005e46:	3718      	adds	r7, #24
 8005e48:	46bd      	mov	sp, r7
 8005e4a:	bd80      	pop	{r7, pc}
 8005e4c:	40021000 	.word	0x40021000
 8005e50:	40022000 	.word	0x40022000

08005e54 <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 8005e54:	b480      	push	{r7}
 8005e56:	b087      	sub	sp, #28
 8005e58:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U;
 8005e5a:	2300      	movs	r3, #0
 8005e5c:	617b      	str	r3, [r7, #20]
  uint32_t pllvco, pllsource, pllr, pllm, sysclockfreq;  /* no init needed */

  if(__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_MSI)
 8005e5e:	4b2d      	ldr	r3, [pc, #180]	; (8005f14 <RCC_GetSysClockFreqFromPLLSource+0xc0>)
 8005e60:	68db      	ldr	r3, [r3, #12]
 8005e62:	f003 0303 	and.w	r3, r3, #3
 8005e66:	2b01      	cmp	r3, #1
 8005e68:	d118      	bne.n	8005e9c <RCC_GetSysClockFreqFromPLLSource+0x48>
  {
    /* Get MSI range source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8005e6a:	4b2a      	ldr	r3, [pc, #168]	; (8005f14 <RCC_GetSysClockFreqFromPLLSource+0xc0>)
 8005e6c:	681b      	ldr	r3, [r3, #0]
 8005e6e:	f003 0308 	and.w	r3, r3, #8
 8005e72:	2b00      	cmp	r3, #0
 8005e74:	d107      	bne.n	8005e86 <RCC_GetSysClockFreqFromPLLSource+0x32>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8005e76:	4b27      	ldr	r3, [pc, #156]	; (8005f14 <RCC_GetSysClockFreqFromPLLSource+0xc0>)
 8005e78:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8005e7c:	0a1b      	lsrs	r3, r3, #8
 8005e7e:	f003 030f 	and.w	r3, r3, #15
 8005e82:	617b      	str	r3, [r7, #20]
 8005e84:	e005      	b.n	8005e92 <RCC_GetSysClockFreqFromPLLSource+0x3e>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8005e86:	4b23      	ldr	r3, [pc, #140]	; (8005f14 <RCC_GetSysClockFreqFromPLLSource+0xc0>)
 8005e88:	681b      	ldr	r3, [r3, #0]
 8005e8a:	091b      	lsrs	r3, r3, #4
 8005e8c:	f003 030f 	and.w	r3, r3, #15
 8005e90:	617b      	str	r3, [r7, #20]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8005e92:	4a21      	ldr	r2, [pc, #132]	; (8005f18 <RCC_GetSysClockFreqFromPLLSource+0xc4>)
 8005e94:	697b      	ldr	r3, [r7, #20]
 8005e96:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005e9a:	617b      	str	r3, [r7, #20]
  }

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8005e9c:	4b1d      	ldr	r3, [pc, #116]	; (8005f14 <RCC_GetSysClockFreqFromPLLSource+0xc0>)
 8005e9e:	68db      	ldr	r3, [r3, #12]
 8005ea0:	f003 0303 	and.w	r3, r3, #3
 8005ea4:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 8005ea6:	68fb      	ldr	r3, [r7, #12]
 8005ea8:	2b02      	cmp	r3, #2
 8005eaa:	d003      	beq.n	8005eb4 <RCC_GetSysClockFreqFromPLLSource+0x60>
 8005eac:	68fb      	ldr	r3, [r7, #12]
 8005eae:	2b03      	cmp	r3, #3
 8005eb0:	d003      	beq.n	8005eba <RCC_GetSysClockFreqFromPLLSource+0x66>
 8005eb2:	e005      	b.n	8005ec0 <RCC_GetSysClockFreqFromPLLSource+0x6c>
  {
  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    pllvco = HSI_VALUE;
 8005eb4:	4b19      	ldr	r3, [pc, #100]	; (8005f1c <RCC_GetSysClockFreqFromPLLSource+0xc8>)
 8005eb6:	613b      	str	r3, [r7, #16]
    break;
 8005eb8:	e005      	b.n	8005ec6 <RCC_GetSysClockFreqFromPLLSource+0x72>

  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = HSE_VALUE;
 8005eba:	4b19      	ldr	r3, [pc, #100]	; (8005f20 <RCC_GetSysClockFreqFromPLLSource+0xcc>)
 8005ebc:	613b      	str	r3, [r7, #16]
    break;
 8005ebe:	e002      	b.n	8005ec6 <RCC_GetSysClockFreqFromPLLSource+0x72>

  case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
  default:
    pllvco = msirange;
 8005ec0:	697b      	ldr	r3, [r7, #20]
 8005ec2:	613b      	str	r3, [r7, #16]
    break;
 8005ec4:	bf00      	nop
  }
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8005ec6:	4b13      	ldr	r3, [pc, #76]	; (8005f14 <RCC_GetSysClockFreqFromPLLSource+0xc0>)
 8005ec8:	68db      	ldr	r3, [r3, #12]
 8005eca:	091b      	lsrs	r3, r3, #4
 8005ecc:	f003 030f 	and.w	r3, r3, #15
 8005ed0:	3301      	adds	r3, #1
 8005ed2:	60bb      	str	r3, [r7, #8]
  pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8005ed4:	4b0f      	ldr	r3, [pc, #60]	; (8005f14 <RCC_GetSysClockFreqFromPLLSource+0xc0>)
 8005ed6:	68db      	ldr	r3, [r3, #12]
 8005ed8:	0a1b      	lsrs	r3, r3, #8
 8005eda:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8005ede:	693a      	ldr	r2, [r7, #16]
 8005ee0:	fb02 f203 	mul.w	r2, r2, r3
 8005ee4:	68bb      	ldr	r3, [r7, #8]
 8005ee6:	fbb2 f3f3 	udiv	r3, r2, r3
 8005eea:	613b      	str	r3, [r7, #16]
  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8005eec:	4b09      	ldr	r3, [pc, #36]	; (8005f14 <RCC_GetSysClockFreqFromPLLSource+0xc0>)
 8005eee:	68db      	ldr	r3, [r3, #12]
 8005ef0:	0e5b      	lsrs	r3, r3, #25
 8005ef2:	f003 0303 	and.w	r3, r3, #3
 8005ef6:	3301      	adds	r3, #1
 8005ef8:	005b      	lsls	r3, r3, #1
 8005efa:	607b      	str	r3, [r7, #4]
  sysclockfreq = pllvco / pllr;
 8005efc:	693a      	ldr	r2, [r7, #16]
 8005efe:	687b      	ldr	r3, [r7, #4]
 8005f00:	fbb2 f3f3 	udiv	r3, r2, r3
 8005f04:	603b      	str	r3, [r7, #0]

  return sysclockfreq;
 8005f06:	683b      	ldr	r3, [r7, #0]
}
 8005f08:	4618      	mov	r0, r3
 8005f0a:	371c      	adds	r7, #28
 8005f0c:	46bd      	mov	sp, r7
 8005f0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f12:	4770      	bx	lr
 8005f14:	40021000 	.word	0x40021000
 8005f18:	0800a7a8 	.word	0x0800a7a8
 8005f1c:	00f42400 	.word	0x00f42400
 8005f20:	007a1200 	.word	0x007a1200

08005f24 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8005f24:	b580      	push	{r7, lr}
 8005f26:	b086      	sub	sp, #24
 8005f28:	af00      	add	r7, sp, #0
 8005f2a:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8005f2c:	2300      	movs	r3, #0
 8005f2e:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8005f30:	2300      	movs	r3, #0
 8005f32:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 8005f34:	687b      	ldr	r3, [r7, #4]
 8005f36:	681b      	ldr	r3, [r3, #0]
 8005f38:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8005f3c:	2b00      	cmp	r3, #0
 8005f3e:	d040      	beq.n	8005fc2 <HAL_RCCEx_PeriphCLKConfig+0x9e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 8005f40:	687b      	ldr	r3, [r7, #4]
 8005f42:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8005f44:	2b80      	cmp	r3, #128	; 0x80
 8005f46:	d02a      	beq.n	8005f9e <HAL_RCCEx_PeriphCLKConfig+0x7a>
 8005f48:	2b80      	cmp	r3, #128	; 0x80
 8005f4a:	d825      	bhi.n	8005f98 <HAL_RCCEx_PeriphCLKConfig+0x74>
 8005f4c:	2b60      	cmp	r3, #96	; 0x60
 8005f4e:	d026      	beq.n	8005f9e <HAL_RCCEx_PeriphCLKConfig+0x7a>
 8005f50:	2b60      	cmp	r3, #96	; 0x60
 8005f52:	d821      	bhi.n	8005f98 <HAL_RCCEx_PeriphCLKConfig+0x74>
 8005f54:	2b40      	cmp	r3, #64	; 0x40
 8005f56:	d006      	beq.n	8005f66 <HAL_RCCEx_PeriphCLKConfig+0x42>
 8005f58:	2b40      	cmp	r3, #64	; 0x40
 8005f5a:	d81d      	bhi.n	8005f98 <HAL_RCCEx_PeriphCLKConfig+0x74>
 8005f5c:	2b00      	cmp	r3, #0
 8005f5e:	d009      	beq.n	8005f74 <HAL_RCCEx_PeriphCLKConfig+0x50>
 8005f60:	2b20      	cmp	r3, #32
 8005f62:	d010      	beq.n	8005f86 <HAL_RCCEx_PeriphCLKConfig+0x62>
 8005f64:	e018      	b.n	8005f98 <HAL_RCCEx_PeriphCLKConfig+0x74>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8005f66:	4b89      	ldr	r3, [pc, #548]	; (800618c <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8005f68:	68db      	ldr	r3, [r3, #12]
 8005f6a:	4a88      	ldr	r2, [pc, #544]	; (800618c <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8005f6c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005f70:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 8005f72:	e015      	b.n	8005fa0 <HAL_RCCEx_PeriphCLKConfig+0x7c>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8005f74:	687b      	ldr	r3, [r7, #4]
 8005f76:	3304      	adds	r3, #4
 8005f78:	2100      	movs	r1, #0
 8005f7a:	4618      	mov	r0, r3
 8005f7c:	f000 fb12 	bl	80065a4 <RCCEx_PLLSAI1_Config>
 8005f80:	4603      	mov	r3, r0
 8005f82:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8005f84:	e00c      	b.n	8005fa0 <HAL_RCCEx_PeriphCLKConfig+0x7c>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8005f86:	687b      	ldr	r3, [r7, #4]
 8005f88:	3320      	adds	r3, #32
 8005f8a:	2100      	movs	r1, #0
 8005f8c:	4618      	mov	r0, r3
 8005f8e:	f000 fbfd 	bl	800678c <RCCEx_PLLSAI2_Config>
 8005f92:	4603      	mov	r3, r0
 8005f94:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8005f96:	e003      	b.n	8005fa0 <HAL_RCCEx_PeriphCLKConfig+0x7c>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8005f98:	2301      	movs	r3, #1
 8005f9a:	74fb      	strb	r3, [r7, #19]
      break;
 8005f9c:	e000      	b.n	8005fa0 <HAL_RCCEx_PeriphCLKConfig+0x7c>
      break;
 8005f9e:	bf00      	nop
    }

    if(ret == HAL_OK)
 8005fa0:	7cfb      	ldrb	r3, [r7, #19]
 8005fa2:	2b00      	cmp	r3, #0
 8005fa4:	d10b      	bne.n	8005fbe <HAL_RCCEx_PeriphCLKConfig+0x9a>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8005fa6:	4b79      	ldr	r3, [pc, #484]	; (800618c <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8005fa8:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8005fac:	f023 02e0 	bic.w	r2, r3, #224	; 0xe0
 8005fb0:	687b      	ldr	r3, [r7, #4]
 8005fb2:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8005fb4:	4975      	ldr	r1, [pc, #468]	; (800618c <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8005fb6:	4313      	orrs	r3, r2
 8005fb8:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c
 8005fbc:	e001      	b.n	8005fc2 <HAL_RCCEx_PeriphCLKConfig+0x9e>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005fbe:	7cfb      	ldrb	r3, [r7, #19]
 8005fc0:	74bb      	strb	r3, [r7, #18]
#endif /* SAI1 */

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 8005fc2:	687b      	ldr	r3, [r7, #4]
 8005fc4:	681b      	ldr	r3, [r3, #0]
 8005fc6:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8005fca:	2b00      	cmp	r3, #0
 8005fcc:	d047      	beq.n	800605e <HAL_RCCEx_PeriphCLKConfig+0x13a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch(PeriphClkInit->Sai2ClockSelection)
 8005fce:	687b      	ldr	r3, [r7, #4]
 8005fd0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005fd2:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005fd6:	d030      	beq.n	800603a <HAL_RCCEx_PeriphCLKConfig+0x116>
 8005fd8:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005fdc:	d82a      	bhi.n	8006034 <HAL_RCCEx_PeriphCLKConfig+0x110>
 8005fde:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8005fe2:	d02a      	beq.n	800603a <HAL_RCCEx_PeriphCLKConfig+0x116>
 8005fe4:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8005fe8:	d824      	bhi.n	8006034 <HAL_RCCEx_PeriphCLKConfig+0x110>
 8005fea:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8005fee:	d008      	beq.n	8006002 <HAL_RCCEx_PeriphCLKConfig+0xde>
 8005ff0:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8005ff4:	d81e      	bhi.n	8006034 <HAL_RCCEx_PeriphCLKConfig+0x110>
 8005ff6:	2b00      	cmp	r3, #0
 8005ff8:	d00a      	beq.n	8006010 <HAL_RCCEx_PeriphCLKConfig+0xec>
 8005ffa:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8005ffe:	d010      	beq.n	8006022 <HAL_RCCEx_PeriphCLKConfig+0xfe>
 8006000:	e018      	b.n	8006034 <HAL_RCCEx_PeriphCLKConfig+0x110>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated from System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8006002:	4b62      	ldr	r3, [pc, #392]	; (800618c <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8006004:	68db      	ldr	r3, [r3, #12]
 8006006:	4a61      	ldr	r2, [pc, #388]	; (800618c <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8006008:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800600c:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 800600e:	e015      	b.n	800603c <HAL_RCCEx_PeriphCLKConfig+0x118>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8006010:	687b      	ldr	r3, [r7, #4]
 8006012:	3304      	adds	r3, #4
 8006014:	2100      	movs	r1, #0
 8006016:	4618      	mov	r0, r3
 8006018:	f000 fac4 	bl	80065a4 <RCCEx_PLLSAI1_Config>
 800601c:	4603      	mov	r3, r0
 800601e:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8006020:	e00c      	b.n	800603c <HAL_RCCEx_PeriphCLKConfig+0x118>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8006022:	687b      	ldr	r3, [r7, #4]
 8006024:	3320      	adds	r3, #32
 8006026:	2100      	movs	r1, #0
 8006028:	4618      	mov	r0, r3
 800602a:	f000 fbaf 	bl	800678c <RCCEx_PLLSAI2_Config>
 800602e:	4603      	mov	r3, r0
 8006030:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8006032:	e003      	b.n	800603c <HAL_RCCEx_PeriphCLKConfig+0x118>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8006034:	2301      	movs	r3, #1
 8006036:	74fb      	strb	r3, [r7, #19]
      break;
 8006038:	e000      	b.n	800603c <HAL_RCCEx_PeriphCLKConfig+0x118>
      break;
 800603a:	bf00      	nop
    }

    if(ret == HAL_OK)
 800603c:	7cfb      	ldrb	r3, [r7, #19]
 800603e:	2b00      	cmp	r3, #0
 8006040:	d10b      	bne.n	800605a <HAL_RCCEx_PeriphCLKConfig+0x136>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8006042:	4b52      	ldr	r3, [pc, #328]	; (800618c <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8006044:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8006048:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 800604c:	687b      	ldr	r3, [r7, #4]
 800604e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006050:	494e      	ldr	r1, [pc, #312]	; (800618c <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8006052:	4313      	orrs	r3, r2
 8006054:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c
 8006058:	e001      	b.n	800605e <HAL_RCCEx_PeriphCLKConfig+0x13a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800605a:	7cfb      	ldrb	r3, [r7, #19]
 800605c:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 800605e:	687b      	ldr	r3, [r7, #4]
 8006060:	681b      	ldr	r3, [r3, #0]
 8006062:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006066:	2b00      	cmp	r3, #0
 8006068:	f000 809f 	beq.w	80061aa <HAL_RCCEx_PeriphCLKConfig+0x286>
  {
    FlagStatus       pwrclkchanged = RESET;
 800606c:	2300      	movs	r3, #0
 800606e:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8006070:	4b46      	ldr	r3, [pc, #280]	; (800618c <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8006072:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006074:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8006078:	2b00      	cmp	r3, #0
 800607a:	d101      	bne.n	8006080 <HAL_RCCEx_PeriphCLKConfig+0x15c>
 800607c:	2301      	movs	r3, #1
 800607e:	e000      	b.n	8006082 <HAL_RCCEx_PeriphCLKConfig+0x15e>
 8006080:	2300      	movs	r3, #0
 8006082:	2b00      	cmp	r3, #0
 8006084:	d00d      	beq.n	80060a2 <HAL_RCCEx_PeriphCLKConfig+0x17e>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8006086:	4b41      	ldr	r3, [pc, #260]	; (800618c <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8006088:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800608a:	4a40      	ldr	r2, [pc, #256]	; (800618c <HAL_RCCEx_PeriphCLKConfig+0x268>)
 800608c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8006090:	6593      	str	r3, [r2, #88]	; 0x58
 8006092:	4b3e      	ldr	r3, [pc, #248]	; (800618c <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8006094:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006096:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800609a:	60bb      	str	r3, [r7, #8]
 800609c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800609e:	2301      	movs	r3, #1
 80060a0:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80060a2:	4b3b      	ldr	r3, [pc, #236]	; (8006190 <HAL_RCCEx_PeriphCLKConfig+0x26c>)
 80060a4:	681b      	ldr	r3, [r3, #0]
 80060a6:	4a3a      	ldr	r2, [pc, #232]	; (8006190 <HAL_RCCEx_PeriphCLKConfig+0x26c>)
 80060a8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80060ac:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 80060ae:	f7fc fceb 	bl	8002a88 <HAL_GetTick>
 80060b2:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 80060b4:	e009      	b.n	80060ca <HAL_RCCEx_PeriphCLKConfig+0x1a6>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80060b6:	f7fc fce7 	bl	8002a88 <HAL_GetTick>
 80060ba:	4602      	mov	r2, r0
 80060bc:	68fb      	ldr	r3, [r7, #12]
 80060be:	1ad3      	subs	r3, r2, r3
 80060c0:	2b02      	cmp	r3, #2
 80060c2:	d902      	bls.n	80060ca <HAL_RCCEx_PeriphCLKConfig+0x1a6>
      {
        ret = HAL_TIMEOUT;
 80060c4:	2303      	movs	r3, #3
 80060c6:	74fb      	strb	r3, [r7, #19]
        break;
 80060c8:	e005      	b.n	80060d6 <HAL_RCCEx_PeriphCLKConfig+0x1b2>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 80060ca:	4b31      	ldr	r3, [pc, #196]	; (8006190 <HAL_RCCEx_PeriphCLKConfig+0x26c>)
 80060cc:	681b      	ldr	r3, [r3, #0]
 80060ce:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80060d2:	2b00      	cmp	r3, #0
 80060d4:	d0ef      	beq.n	80060b6 <HAL_RCCEx_PeriphCLKConfig+0x192>
      }
    }

    if(ret == HAL_OK)
 80060d6:	7cfb      	ldrb	r3, [r7, #19]
 80060d8:	2b00      	cmp	r3, #0
 80060da:	d15b      	bne.n	8006194 <HAL_RCCEx_PeriphCLKConfig+0x270>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 80060dc:	4b2b      	ldr	r3, [pc, #172]	; (800618c <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80060de:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80060e2:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80060e6:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 80060e8:	697b      	ldr	r3, [r7, #20]
 80060ea:	2b00      	cmp	r3, #0
 80060ec:	d01f      	beq.n	800612e <HAL_RCCEx_PeriphCLKConfig+0x20a>
 80060ee:	687b      	ldr	r3, [r7, #4]
 80060f0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80060f4:	697a      	ldr	r2, [r7, #20]
 80060f6:	429a      	cmp	r2, r3
 80060f8:	d019      	beq.n	800612e <HAL_RCCEx_PeriphCLKConfig+0x20a>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 80060fa:	4b24      	ldr	r3, [pc, #144]	; (800618c <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80060fc:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006100:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006104:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8006106:	4b21      	ldr	r3, [pc, #132]	; (800618c <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8006108:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800610c:	4a1f      	ldr	r2, [pc, #124]	; (800618c <HAL_RCCEx_PeriphCLKConfig+0x268>)
 800610e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8006112:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8006116:	4b1d      	ldr	r3, [pc, #116]	; (800618c <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8006118:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800611c:	4a1b      	ldr	r2, [pc, #108]	; (800618c <HAL_RCCEx_PeriphCLKConfig+0x268>)
 800611e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8006122:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8006126:	4a19      	ldr	r2, [pc, #100]	; (800618c <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8006128:	697b      	ldr	r3, [r7, #20]
 800612a:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 800612e:	697b      	ldr	r3, [r7, #20]
 8006130:	f003 0301 	and.w	r3, r3, #1
 8006134:	2b00      	cmp	r3, #0
 8006136:	d016      	beq.n	8006166 <HAL_RCCEx_PeriphCLKConfig+0x242>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006138:	f7fc fca6 	bl	8002a88 <HAL_GetTick>
 800613c:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800613e:	e00b      	b.n	8006158 <HAL_RCCEx_PeriphCLKConfig+0x234>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8006140:	f7fc fca2 	bl	8002a88 <HAL_GetTick>
 8006144:	4602      	mov	r2, r0
 8006146:	68fb      	ldr	r3, [r7, #12]
 8006148:	1ad3      	subs	r3, r2, r3
 800614a:	f241 3288 	movw	r2, #5000	; 0x1388
 800614e:	4293      	cmp	r3, r2
 8006150:	d902      	bls.n	8006158 <HAL_RCCEx_PeriphCLKConfig+0x234>
          {
            ret = HAL_TIMEOUT;
 8006152:	2303      	movs	r3, #3
 8006154:	74fb      	strb	r3, [r7, #19]
            break;
 8006156:	e006      	b.n	8006166 <HAL_RCCEx_PeriphCLKConfig+0x242>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8006158:	4b0c      	ldr	r3, [pc, #48]	; (800618c <HAL_RCCEx_PeriphCLKConfig+0x268>)
 800615a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800615e:	f003 0302 	and.w	r3, r3, #2
 8006162:	2b00      	cmp	r3, #0
 8006164:	d0ec      	beq.n	8006140 <HAL_RCCEx_PeriphCLKConfig+0x21c>
          }
        }
      }

      if(ret == HAL_OK)
 8006166:	7cfb      	ldrb	r3, [r7, #19]
 8006168:	2b00      	cmp	r3, #0
 800616a:	d10c      	bne.n	8006186 <HAL_RCCEx_PeriphCLKConfig+0x262>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800616c:	4b07      	ldr	r3, [pc, #28]	; (800618c <HAL_RCCEx_PeriphCLKConfig+0x268>)
 800616e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006172:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8006176:	687b      	ldr	r3, [r7, #4]
 8006178:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800617c:	4903      	ldr	r1, [pc, #12]	; (800618c <HAL_RCCEx_PeriphCLKConfig+0x268>)
 800617e:	4313      	orrs	r3, r2
 8006180:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 8006184:	e008      	b.n	8006198 <HAL_RCCEx_PeriphCLKConfig+0x274>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8006186:	7cfb      	ldrb	r3, [r7, #19]
 8006188:	74bb      	strb	r3, [r7, #18]
 800618a:	e005      	b.n	8006198 <HAL_RCCEx_PeriphCLKConfig+0x274>
 800618c:	40021000 	.word	0x40021000
 8006190:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006194:	7cfb      	ldrb	r3, [r7, #19]
 8006196:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8006198:	7c7b      	ldrb	r3, [r7, #17]
 800619a:	2b01      	cmp	r3, #1
 800619c:	d105      	bne.n	80061aa <HAL_RCCEx_PeriphCLKConfig+0x286>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800619e:	4ba0      	ldr	r3, [pc, #640]	; (8006420 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80061a0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80061a2:	4a9f      	ldr	r2, [pc, #636]	; (8006420 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80061a4:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80061a8:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80061aa:	687b      	ldr	r3, [r7, #4]
 80061ac:	681b      	ldr	r3, [r3, #0]
 80061ae:	f003 0301 	and.w	r3, r3, #1
 80061b2:	2b00      	cmp	r3, #0
 80061b4:	d00a      	beq.n	80061cc <HAL_RCCEx_PeriphCLKConfig+0x2a8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80061b6:	4b9a      	ldr	r3, [pc, #616]	; (8006420 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80061b8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80061bc:	f023 0203 	bic.w	r2, r3, #3
 80061c0:	687b      	ldr	r3, [r7, #4]
 80061c2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80061c4:	4996      	ldr	r1, [pc, #600]	; (8006420 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80061c6:	4313      	orrs	r3, r2
 80061c8:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 80061cc:	687b      	ldr	r3, [r7, #4]
 80061ce:	681b      	ldr	r3, [r3, #0]
 80061d0:	f003 0302 	and.w	r3, r3, #2
 80061d4:	2b00      	cmp	r3, #0
 80061d6:	d00a      	beq.n	80061ee <HAL_RCCEx_PeriphCLKConfig+0x2ca>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 80061d8:	4b91      	ldr	r3, [pc, #580]	; (8006420 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80061da:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80061de:	f023 020c 	bic.w	r2, r3, #12
 80061e2:	687b      	ldr	r3, [r7, #4]
 80061e4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80061e6:	498e      	ldr	r1, [pc, #568]	; (8006420 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80061e8:	4313      	orrs	r3, r2
 80061ea:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 80061ee:	687b      	ldr	r3, [r7, #4]
 80061f0:	681b      	ldr	r3, [r3, #0]
 80061f2:	f003 0304 	and.w	r3, r3, #4
 80061f6:	2b00      	cmp	r3, #0
 80061f8:	d00a      	beq.n	8006210 <HAL_RCCEx_PeriphCLKConfig+0x2ec>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 80061fa:	4b89      	ldr	r3, [pc, #548]	; (8006420 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80061fc:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006200:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 8006204:	687b      	ldr	r3, [r7, #4]
 8006206:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006208:	4985      	ldr	r1, [pc, #532]	; (8006420 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800620a:	4313      	orrs	r3, r2
 800620c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8006210:	687b      	ldr	r3, [r7, #4]
 8006212:	681b      	ldr	r3, [r3, #0]
 8006214:	f003 0308 	and.w	r3, r3, #8
 8006218:	2b00      	cmp	r3, #0
 800621a:	d00a      	beq.n	8006232 <HAL_RCCEx_PeriphCLKConfig+0x30e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 800621c:	4b80      	ldr	r3, [pc, #512]	; (8006420 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800621e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006222:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 8006226:	687b      	ldr	r3, [r7, #4]
 8006228:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800622a:	497d      	ldr	r1, [pc, #500]	; (8006420 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800622c:	4313      	orrs	r3, r2
 800622e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8006232:	687b      	ldr	r3, [r7, #4]
 8006234:	681b      	ldr	r3, [r3, #0]
 8006236:	f003 0310 	and.w	r3, r3, #16
 800623a:	2b00      	cmp	r3, #0
 800623c:	d00a      	beq.n	8006254 <HAL_RCCEx_PeriphCLKConfig+0x330>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 800623e:	4b78      	ldr	r3, [pc, #480]	; (8006420 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8006240:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006244:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8006248:	687b      	ldr	r3, [r7, #4]
 800624a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800624c:	4974      	ldr	r1, [pc, #464]	; (8006420 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800624e:	4313      	orrs	r3, r2
 8006250:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8006254:	687b      	ldr	r3, [r7, #4]
 8006256:	681b      	ldr	r3, [r3, #0]
 8006258:	f003 0320 	and.w	r3, r3, #32
 800625c:	2b00      	cmp	r3, #0
 800625e:	d00a      	beq.n	8006276 <HAL_RCCEx_PeriphCLKConfig+0x352>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8006260:	4b6f      	ldr	r3, [pc, #444]	; (8006420 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8006262:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006266:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 800626a:	687b      	ldr	r3, [r7, #4]
 800626c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800626e:	496c      	ldr	r1, [pc, #432]	; (8006420 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8006270:	4313      	orrs	r3, r2
 8006272:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8006276:	687b      	ldr	r3, [r7, #4]
 8006278:	681b      	ldr	r3, [r3, #0]
 800627a:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800627e:	2b00      	cmp	r3, #0
 8006280:	d00a      	beq.n	8006298 <HAL_RCCEx_PeriphCLKConfig+0x374>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8006282:	4b67      	ldr	r3, [pc, #412]	; (8006420 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8006284:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006288:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 800628c:	687b      	ldr	r3, [r7, #4]
 800628e:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8006290:	4963      	ldr	r1, [pc, #396]	; (8006420 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8006292:	4313      	orrs	r3, r2
 8006294:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8006298:	687b      	ldr	r3, [r7, #4]
 800629a:	681b      	ldr	r3, [r3, #0]
 800629c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80062a0:	2b00      	cmp	r3, #0
 80062a2:	d00a      	beq.n	80062ba <HAL_RCCEx_PeriphCLKConfig+0x396>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 80062a4:	4b5e      	ldr	r3, [pc, #376]	; (8006420 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80062a6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80062aa:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 80062ae:	687b      	ldr	r3, [r7, #4]
 80062b0:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80062b2:	495b      	ldr	r1, [pc, #364]	; (8006420 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80062b4:	4313      	orrs	r3, r2
 80062b6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80062ba:	687b      	ldr	r3, [r7, #4]
 80062bc:	681b      	ldr	r3, [r3, #0]
 80062be:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80062c2:	2b00      	cmp	r3, #0
 80062c4:	d00a      	beq.n	80062dc <HAL_RCCEx_PeriphCLKConfig+0x3b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80062c6:	4b56      	ldr	r3, [pc, #344]	; (8006420 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80062c8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80062cc:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 80062d0:	687b      	ldr	r3, [r7, #4]
 80062d2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80062d4:	4952      	ldr	r1, [pc, #328]	; (8006420 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80062d6:	4313      	orrs	r3, r2
 80062d8:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 80062dc:	687b      	ldr	r3, [r7, #4]
 80062de:	681b      	ldr	r3, [r3, #0]
 80062e0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80062e4:	2b00      	cmp	r3, #0
 80062e6:	d00a      	beq.n	80062fe <HAL_RCCEx_PeriphCLKConfig+0x3da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 80062e8:	4b4d      	ldr	r3, [pc, #308]	; (8006420 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80062ea:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80062ee:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 80062f2:	687b      	ldr	r3, [r7, #4]
 80062f4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80062f6:	494a      	ldr	r1, [pc, #296]	; (8006420 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80062f8:	4313      	orrs	r3, r2
 80062fa:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 80062fe:	687b      	ldr	r3, [r7, #4]
 8006300:	681b      	ldr	r3, [r3, #0]
 8006302:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006306:	2b00      	cmp	r3, #0
 8006308:	d00a      	beq.n	8006320 <HAL_RCCEx_PeriphCLKConfig+0x3fc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 800630a:	4b45      	ldr	r3, [pc, #276]	; (8006420 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800630c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006310:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8006314:	687b      	ldr	r3, [r7, #4]
 8006316:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006318:	4941      	ldr	r1, [pc, #260]	; (8006420 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800631a:	4313      	orrs	r3, r2
 800631c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(I2C4)

  /*-------------------------- I2C4 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8006320:	687b      	ldr	r3, [r7, #4]
 8006322:	681b      	ldr	r3, [r3, #0]
 8006324:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8006328:	2b00      	cmp	r3, #0
 800632a:	d00a      	beq.n	8006342 <HAL_RCCEx_PeriphCLKConfig+0x41e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 800632c:	4b3c      	ldr	r3, [pc, #240]	; (8006420 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800632e:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8006332:	f023 0203 	bic.w	r2, r3, #3
 8006336:	687b      	ldr	r3, [r7, #4]
 8006338:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800633a:	4939      	ldr	r1, [pc, #228]	; (8006420 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800633c:	4313      	orrs	r3, r2
 800633e:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8006342:	687b      	ldr	r3, [r7, #4]
 8006344:	681b      	ldr	r3, [r3, #0]
 8006346:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800634a:	2b00      	cmp	r3, #0
 800634c:	d028      	beq.n	80063a0 <HAL_RCCEx_PeriphCLKConfig+0x47c>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 800634e:	4b34      	ldr	r3, [pc, #208]	; (8006420 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8006350:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006354:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8006358:	687b      	ldr	r3, [r7, #4]
 800635a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800635c:	4930      	ldr	r1, [pc, #192]	; (8006420 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800635e:	4313      	orrs	r3, r2
 8006360:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8006364:	687b      	ldr	r3, [r7, #4]
 8006366:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8006368:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800636c:	d106      	bne.n	800637c <HAL_RCCEx_PeriphCLKConfig+0x458>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800636e:	4b2c      	ldr	r3, [pc, #176]	; (8006420 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8006370:	68db      	ldr	r3, [r3, #12]
 8006372:	4a2b      	ldr	r2, [pc, #172]	; (8006420 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8006374:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8006378:	60d3      	str	r3, [r2, #12]
 800637a:	e011      	b.n	80063a0 <HAL_RCCEx_PeriphCLKConfig+0x47c>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 800637c:	687b      	ldr	r3, [r7, #4]
 800637e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8006380:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8006384:	d10c      	bne.n	80063a0 <HAL_RCCEx_PeriphCLKConfig+0x47c>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8006386:	687b      	ldr	r3, [r7, #4]
 8006388:	3304      	adds	r3, #4
 800638a:	2101      	movs	r1, #1
 800638c:	4618      	mov	r0, r3
 800638e:	f000 f909 	bl	80065a4 <RCCEx_PLLSAI1_Config>
 8006392:	4603      	mov	r3, r0
 8006394:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 8006396:	7cfb      	ldrb	r3, [r7, #19]
 8006398:	2b00      	cmp	r3, #0
 800639a:	d001      	beq.n	80063a0 <HAL_RCCEx_PeriphCLKConfig+0x47c>
        {
          /* set overall return value */
          status = ret;
 800639c:	7cfb      	ldrb	r3, [r7, #19]
 800639e:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 80063a0:	687b      	ldr	r3, [r7, #4]
 80063a2:	681b      	ldr	r3, [r3, #0]
 80063a4:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80063a8:	2b00      	cmp	r3, #0
 80063aa:	d04d      	beq.n	8006448 <HAL_RCCEx_PeriphCLKConfig+0x524>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 80063ac:	687b      	ldr	r3, [r7, #4]
 80063ae:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80063b0:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80063b4:	d108      	bne.n	80063c8 <HAL_RCCEx_PeriphCLKConfig+0x4a4>
 80063b6:	4b1a      	ldr	r3, [pc, #104]	; (8006420 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80063b8:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 80063bc:	4a18      	ldr	r2, [pc, #96]	; (8006420 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80063be:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80063c2:	f8c2 309c 	str.w	r3, [r2, #156]	; 0x9c
 80063c6:	e012      	b.n	80063ee <HAL_RCCEx_PeriphCLKConfig+0x4ca>
 80063c8:	4b15      	ldr	r3, [pc, #84]	; (8006420 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80063ca:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 80063ce:	4a14      	ldr	r2, [pc, #80]	; (8006420 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80063d0:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80063d4:	f8c2 309c 	str.w	r3, [r2, #156]	; 0x9c
 80063d8:	4b11      	ldr	r3, [pc, #68]	; (8006420 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80063da:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80063de:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 80063e2:	687b      	ldr	r3, [r7, #4]
 80063e4:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80063e6:	490e      	ldr	r1, [pc, #56]	; (8006420 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80063e8:	4313      	orrs	r3, r2
 80063ea:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 80063ee:	687b      	ldr	r3, [r7, #4]
 80063f0:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80063f2:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80063f6:	d106      	bne.n	8006406 <HAL_RCCEx_PeriphCLKConfig+0x4e2>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80063f8:	4b09      	ldr	r3, [pc, #36]	; (8006420 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80063fa:	68db      	ldr	r3, [r3, #12]
 80063fc:	4a08      	ldr	r2, [pc, #32]	; (8006420 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80063fe:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8006402:	60d3      	str	r3, [r2, #12]
 8006404:	e020      	b.n	8006448 <HAL_RCCEx_PeriphCLKConfig+0x524>
    }
#if defined(RCC_CCIPR2_SDMMCSEL)
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLP) /* PLL "P" ? */
 8006406:	687b      	ldr	r3, [r7, #4]
 8006408:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800640a:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800640e:	d109      	bne.n	8006424 <HAL_RCCEx_PeriphCLKConfig+0x500>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8006410:	4b03      	ldr	r3, [pc, #12]	; (8006420 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8006412:	68db      	ldr	r3, [r3, #12]
 8006414:	4a02      	ldr	r2, [pc, #8]	; (8006420 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8006416:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800641a:	60d3      	str	r3, [r2, #12]
 800641c:	e014      	b.n	8006448 <HAL_RCCEx_PeriphCLKConfig+0x524>
 800641e:	bf00      	nop
 8006420:	40021000 	.word	0x40021000
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 8006424:	687b      	ldr	r3, [r7, #4]
 8006426:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8006428:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 800642c:	d10c      	bne.n	8006448 <HAL_RCCEx_PeriphCLKConfig+0x524>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 800642e:	687b      	ldr	r3, [r7, #4]
 8006430:	3304      	adds	r3, #4
 8006432:	2101      	movs	r1, #1
 8006434:	4618      	mov	r0, r3
 8006436:	f000 f8b5 	bl	80065a4 <RCCEx_PLLSAI1_Config>
 800643a:	4603      	mov	r3, r0
 800643c:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 800643e:	7cfb      	ldrb	r3, [r7, #19]
 8006440:	2b00      	cmp	r3, #0
 8006442:	d001      	beq.n	8006448 <HAL_RCCEx_PeriphCLKConfig+0x524>
      {
        /* set overall return value */
        status = ret;
 8006444:	7cfb      	ldrb	r3, [r7, #19]
 8006446:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8006448:	687b      	ldr	r3, [r7, #4]
 800644a:	681b      	ldr	r3, [r3, #0]
 800644c:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8006450:	2b00      	cmp	r3, #0
 8006452:	d028      	beq.n	80064a6 <HAL_RCCEx_PeriphCLKConfig+0x582>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8006454:	4b4a      	ldr	r3, [pc, #296]	; (8006580 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8006456:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800645a:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 800645e:	687b      	ldr	r3, [r7, #4]
 8006460:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8006462:	4947      	ldr	r1, [pc, #284]	; (8006580 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8006464:	4313      	orrs	r3, r2
 8006466:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 800646a:	687b      	ldr	r3, [r7, #4]
 800646c:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800646e:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8006472:	d106      	bne.n	8006482 <HAL_RCCEx_PeriphCLKConfig+0x55e>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8006474:	4b42      	ldr	r3, [pc, #264]	; (8006580 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8006476:	68db      	ldr	r3, [r3, #12]
 8006478:	4a41      	ldr	r2, [pc, #260]	; (8006580 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800647a:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800647e:	60d3      	str	r3, [r2, #12]
 8006480:	e011      	b.n	80064a6 <HAL_RCCEx_PeriphCLKConfig+0x582>
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 8006482:	687b      	ldr	r3, [r7, #4]
 8006484:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8006486:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 800648a:	d10c      	bne.n	80064a6 <HAL_RCCEx_PeriphCLKConfig+0x582>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 800648c:	687b      	ldr	r3, [r7, #4]
 800648e:	3304      	adds	r3, #4
 8006490:	2101      	movs	r1, #1
 8006492:	4618      	mov	r0, r3
 8006494:	f000 f886 	bl	80065a4 <RCCEx_PLLSAI1_Config>
 8006498:	4603      	mov	r3, r0
 800649a:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 800649c:	7cfb      	ldrb	r3, [r7, #19]
 800649e:	2b00      	cmp	r3, #0
 80064a0:	d001      	beq.n	80064a6 <HAL_RCCEx_PeriphCLKConfig+0x582>
      {
        /* set overall return value */
        status = ret;
 80064a2:	7cfb      	ldrb	r3, [r7, #19]
 80064a4:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 80064a6:	687b      	ldr	r3, [r7, #4]
 80064a8:	681b      	ldr	r3, [r3, #0]
 80064aa:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80064ae:	2b00      	cmp	r3, #0
 80064b0:	d01e      	beq.n	80064f0 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 80064b2:	4b33      	ldr	r3, [pc, #204]	; (8006580 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80064b4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80064b8:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 80064bc:	687b      	ldr	r3, [r7, #4]
 80064be:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80064c2:	492f      	ldr	r1, [pc, #188]	; (8006580 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80064c4:	4313      	orrs	r3, r2
 80064c6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 80064ca:	687b      	ldr	r3, [r7, #4]
 80064cc:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80064d0:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 80064d4:	d10c      	bne.n	80064f0 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 80064d6:	687b      	ldr	r3, [r7, #4]
 80064d8:	3304      	adds	r3, #4
 80064da:	2102      	movs	r1, #2
 80064dc:	4618      	mov	r0, r3
 80064de:	f000 f861 	bl	80065a4 <RCCEx_PLLSAI1_Config>
 80064e2:	4603      	mov	r3, r0
 80064e4:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80064e6:	7cfb      	ldrb	r3, [r7, #19]
 80064e8:	2b00      	cmp	r3, #0
 80064ea:	d001      	beq.n	80064f0 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
      {
        /* set overall return value */
        status = ret;
 80064ec:	7cfb      	ldrb	r3, [r7, #19]
 80064ee:	74bb      	strb	r3, [r7, #18]
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 80064f0:	687b      	ldr	r3, [r7, #4]
 80064f2:	681b      	ldr	r3, [r3, #0]
 80064f4:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80064f8:	2b00      	cmp	r3, #0
 80064fa:	d00b      	beq.n	8006514 <HAL_RCCEx_PeriphCLKConfig+0x5f0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 80064fc:	4b20      	ldr	r3, [pc, #128]	; (8006580 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80064fe:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8006502:	f023 0204 	bic.w	r2, r3, #4
 8006506:	687b      	ldr	r3, [r7, #4]
 8006508:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800650c:	491c      	ldr	r1, [pc, #112]	; (8006580 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800650e:	4313      	orrs	r3, r2
 8006510:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c
  }

#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  /*-------------------------- DFSDM1 audio clock source configuration -------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1AUDIO) == RCC_PERIPHCLK_DFSDM1AUDIO)
 8006514:	687b      	ldr	r3, [r7, #4]
 8006516:	681b      	ldr	r3, [r3, #0]
 8006518:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800651c:	2b00      	cmp	r3, #0
 800651e:	d00b      	beq.n	8006538 <HAL_RCCEx_PeriphCLKConfig+0x614>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1AUDIOCLKSOURCE(PeriphClkInit->Dfsdm1AudioClockSelection));

    /* Configure the DFSDM1 interface audio clock source */
    __HAL_RCC_DFSDM1AUDIO_CONFIG(PeriphClkInit->Dfsdm1AudioClockSelection);
 8006520:	4b17      	ldr	r3, [pc, #92]	; (8006580 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8006522:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8006526:	f023 0218 	bic.w	r2, r3, #24
 800652a:	687b      	ldr	r3, [r7, #4]
 800652c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006530:	4913      	ldr	r1, [pc, #76]	; (8006580 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8006532:	4313      	orrs	r3, r2
 8006534:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c
#endif /* DSI */

#if defined(OCTOSPI1) || defined(OCTOSPI2)

  /*-------------------------- OctoSPIx clock source configuration ----------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_OSPI) == RCC_PERIPHCLK_OSPI)
 8006538:	687b      	ldr	r3, [r7, #4]
 800653a:	681b      	ldr	r3, [r3, #0]
 800653c:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8006540:	2b00      	cmp	r3, #0
 8006542:	d017      	beq.n	8006574 <HAL_RCCEx_PeriphCLKConfig+0x650>
  {
    /* Check the parameters */
    assert_param(IS_RCC_OSPICLKSOURCE(PeriphClkInit->OspiClockSelection));

    /* Configure the OctoSPI clock source */
    __HAL_RCC_OSPI_CONFIG(PeriphClkInit->OspiClockSelection);
 8006544:	4b0e      	ldr	r3, [pc, #56]	; (8006580 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8006546:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 800654a:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 800654e:	687b      	ldr	r3, [r7, #4]
 8006550:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8006554:	490a      	ldr	r1, [pc, #40]	; (8006580 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8006556:	4313      	orrs	r3, r2
 8006558:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c

    if(PeriphClkInit->OspiClockSelection == RCC_OSPICLKSOURCE_PLL)
 800655c:	687b      	ldr	r3, [r7, #4]
 800655e:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8006562:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8006566:	d105      	bne.n	8006574 <HAL_RCCEx_PeriphCLKConfig+0x650>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8006568:	4b05      	ldr	r3, [pc, #20]	; (8006580 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800656a:	68db      	ldr	r3, [r3, #12]
 800656c:	4a04      	ldr	r2, [pc, #16]	; (8006580 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800656e:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8006572:	60d3      	str	r3, [r2, #12]
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 8006574:	7cbb      	ldrb	r3, [r7, #18]
}
 8006576:	4618      	mov	r0, r3
 8006578:	3718      	adds	r7, #24
 800657a:	46bd      	mov	sp, r7
 800657c:	bd80      	pop	{r7, pc}
 800657e:	bf00      	nop
 8006580:	40021000 	.word	0x40021000

08006584 <HAL_RCCEx_EnableMSIPLLMode>:
  * @note   Prior to enable the PLL-mode of the MSI for automatic hardware
  *         calibration LSE oscillator is to be enabled with HAL_RCC_OscConfig().
  * @retval None
  */
void HAL_RCCEx_EnableMSIPLLMode(void)
{
 8006584:	b480      	push	{r7}
 8006586:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_MSIPLLEN) ;
 8006588:	4b05      	ldr	r3, [pc, #20]	; (80065a0 <HAL_RCCEx_EnableMSIPLLMode+0x1c>)
 800658a:	681b      	ldr	r3, [r3, #0]
 800658c:	4a04      	ldr	r2, [pc, #16]	; (80065a0 <HAL_RCCEx_EnableMSIPLLMode+0x1c>)
 800658e:	f043 0304 	orr.w	r3, r3, #4
 8006592:	6013      	str	r3, [r2, #0]
}
 8006594:	bf00      	nop
 8006596:	46bd      	mov	sp, r7
 8006598:	f85d 7b04 	ldr.w	r7, [sp], #4
 800659c:	4770      	bx	lr
 800659e:	bf00      	nop
 80065a0:	40021000 	.word	0x40021000

080065a4 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 80065a4:	b580      	push	{r7, lr}
 80065a6:	b084      	sub	sp, #16
 80065a8:	af00      	add	r7, sp, #0
 80065aa:	6078      	str	r0, [r7, #4]
 80065ac:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 80065ae:	2300      	movs	r3, #0
 80065b0:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 80065b2:	4b72      	ldr	r3, [pc, #456]	; (800677c <RCCEx_PLLSAI1_Config+0x1d8>)
 80065b4:	68db      	ldr	r3, [r3, #12]
 80065b6:	f003 0303 	and.w	r3, r3, #3
 80065ba:	2b00      	cmp	r3, #0
 80065bc:	d00e      	beq.n	80065dc <RCCEx_PLLSAI1_Config+0x38>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 80065be:	4b6f      	ldr	r3, [pc, #444]	; (800677c <RCCEx_PLLSAI1_Config+0x1d8>)
 80065c0:	68db      	ldr	r3, [r3, #12]
 80065c2:	f003 0203 	and.w	r2, r3, #3
 80065c6:	687b      	ldr	r3, [r7, #4]
 80065c8:	681b      	ldr	r3, [r3, #0]
 80065ca:	429a      	cmp	r2, r3
 80065cc:	d103      	bne.n	80065d6 <RCCEx_PLLSAI1_Config+0x32>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 80065ce:	687b      	ldr	r3, [r7, #4]
 80065d0:	681b      	ldr	r3, [r3, #0]
       ||
 80065d2:	2b00      	cmp	r3, #0
 80065d4:	d142      	bne.n	800665c <RCCEx_PLLSAI1_Config+0xb8>
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
#endif
      )
    {
      status = HAL_ERROR;
 80065d6:	2301      	movs	r3, #1
 80065d8:	73fb      	strb	r3, [r7, #15]
 80065da:	e03f      	b.n	800665c <RCCEx_PLLSAI1_Config+0xb8>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 80065dc:	687b      	ldr	r3, [r7, #4]
 80065de:	681b      	ldr	r3, [r3, #0]
 80065e0:	2b03      	cmp	r3, #3
 80065e2:	d018      	beq.n	8006616 <RCCEx_PLLSAI1_Config+0x72>
 80065e4:	2b03      	cmp	r3, #3
 80065e6:	d825      	bhi.n	8006634 <RCCEx_PLLSAI1_Config+0x90>
 80065e8:	2b01      	cmp	r3, #1
 80065ea:	d002      	beq.n	80065f2 <RCCEx_PLLSAI1_Config+0x4e>
 80065ec:	2b02      	cmp	r3, #2
 80065ee:	d009      	beq.n	8006604 <RCCEx_PLLSAI1_Config+0x60>
 80065f0:	e020      	b.n	8006634 <RCCEx_PLLSAI1_Config+0x90>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 80065f2:	4b62      	ldr	r3, [pc, #392]	; (800677c <RCCEx_PLLSAI1_Config+0x1d8>)
 80065f4:	681b      	ldr	r3, [r3, #0]
 80065f6:	f003 0302 	and.w	r3, r3, #2
 80065fa:	2b00      	cmp	r3, #0
 80065fc:	d11d      	bne.n	800663a <RCCEx_PLLSAI1_Config+0x96>
      {
        status = HAL_ERROR;
 80065fe:	2301      	movs	r3, #1
 8006600:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8006602:	e01a      	b.n	800663a <RCCEx_PLLSAI1_Config+0x96>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8006604:	4b5d      	ldr	r3, [pc, #372]	; (800677c <RCCEx_PLLSAI1_Config+0x1d8>)
 8006606:	681b      	ldr	r3, [r3, #0]
 8006608:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800660c:	2b00      	cmp	r3, #0
 800660e:	d116      	bne.n	800663e <RCCEx_PLLSAI1_Config+0x9a>
      {
        status = HAL_ERROR;
 8006610:	2301      	movs	r3, #1
 8006612:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8006614:	e013      	b.n	800663e <RCCEx_PLLSAI1_Config+0x9a>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8006616:	4b59      	ldr	r3, [pc, #356]	; (800677c <RCCEx_PLLSAI1_Config+0x1d8>)
 8006618:	681b      	ldr	r3, [r3, #0]
 800661a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800661e:	2b00      	cmp	r3, #0
 8006620:	d10f      	bne.n	8006642 <RCCEx_PLLSAI1_Config+0x9e>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8006622:	4b56      	ldr	r3, [pc, #344]	; (800677c <RCCEx_PLLSAI1_Config+0x1d8>)
 8006624:	681b      	ldr	r3, [r3, #0]
 8006626:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800662a:	2b00      	cmp	r3, #0
 800662c:	d109      	bne.n	8006642 <RCCEx_PLLSAI1_Config+0x9e>
        {
          status = HAL_ERROR;
 800662e:	2301      	movs	r3, #1
 8006630:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8006632:	e006      	b.n	8006642 <RCCEx_PLLSAI1_Config+0x9e>
    default:
      status = HAL_ERROR;
 8006634:	2301      	movs	r3, #1
 8006636:	73fb      	strb	r3, [r7, #15]
      break;
 8006638:	e004      	b.n	8006644 <RCCEx_PLLSAI1_Config+0xa0>
      break;
 800663a:	bf00      	nop
 800663c:	e002      	b.n	8006644 <RCCEx_PLLSAI1_Config+0xa0>
      break;
 800663e:	bf00      	nop
 8006640:	e000      	b.n	8006644 <RCCEx_PLLSAI1_Config+0xa0>
      break;
 8006642:	bf00      	nop
    }

    if(status == HAL_OK)
 8006644:	7bfb      	ldrb	r3, [r7, #15]
 8006646:	2b00      	cmp	r3, #0
 8006648:	d108      	bne.n	800665c <RCCEx_PLLSAI1_Config+0xb8>
    {
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
 800664a:	4b4c      	ldr	r3, [pc, #304]	; (800677c <RCCEx_PLLSAI1_Config+0x1d8>)
 800664c:	68db      	ldr	r3, [r3, #12]
 800664e:	f023 0203 	bic.w	r2, r3, #3
 8006652:	687b      	ldr	r3, [r7, #4]
 8006654:	681b      	ldr	r3, [r3, #0]
 8006656:	4949      	ldr	r1, [pc, #292]	; (800677c <RCCEx_PLLSAI1_Config+0x1d8>)
 8006658:	4313      	orrs	r3, r2
 800665a:	60cb      	str	r3, [r1, #12]
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
#endif
    }
  }

  if(status == HAL_OK)
 800665c:	7bfb      	ldrb	r3, [r7, #15]
 800665e:	2b00      	cmp	r3, #0
 8006660:	f040 8086 	bne.w	8006770 <RCCEx_PLLSAI1_Config+0x1cc>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 8006664:	4b45      	ldr	r3, [pc, #276]	; (800677c <RCCEx_PLLSAI1_Config+0x1d8>)
 8006666:	681b      	ldr	r3, [r3, #0]
 8006668:	4a44      	ldr	r2, [pc, #272]	; (800677c <RCCEx_PLLSAI1_Config+0x1d8>)
 800666a:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 800666e:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8006670:	f7fc fa0a 	bl	8002a88 <HAL_GetTick>
 8006674:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8006676:	e009      	b.n	800668c <RCCEx_PLLSAI1_Config+0xe8>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8006678:	f7fc fa06 	bl	8002a88 <HAL_GetTick>
 800667c:	4602      	mov	r2, r0
 800667e:	68bb      	ldr	r3, [r7, #8]
 8006680:	1ad3      	subs	r3, r2, r3
 8006682:	2b02      	cmp	r3, #2
 8006684:	d902      	bls.n	800668c <RCCEx_PLLSAI1_Config+0xe8>
      {
        status = HAL_TIMEOUT;
 8006686:	2303      	movs	r3, #3
 8006688:	73fb      	strb	r3, [r7, #15]
        break;
 800668a:	e005      	b.n	8006698 <RCCEx_PLLSAI1_Config+0xf4>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 800668c:	4b3b      	ldr	r3, [pc, #236]	; (800677c <RCCEx_PLLSAI1_Config+0x1d8>)
 800668e:	681b      	ldr	r3, [r3, #0]
 8006690:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8006694:	2b00      	cmp	r3, #0
 8006696:	d1ef      	bne.n	8006678 <RCCEx_PLLSAI1_Config+0xd4>
      }
    }

    if(status == HAL_OK)
 8006698:	7bfb      	ldrb	r3, [r7, #15]
 800669a:	2b00      	cmp	r3, #0
 800669c:	d168      	bne.n	8006770 <RCCEx_PLLSAI1_Config+0x1cc>
    {
      if(Divider == DIVIDER_P_UPDATE)
 800669e:	683b      	ldr	r3, [r7, #0]
 80066a0:	2b00      	cmp	r3, #0
 80066a2:	d113      	bne.n	80066cc <RCCEx_PLLSAI1_Config+0x128>
        assert_param(IS_RCC_PLLSAI1P_VALUE(PllSai1->PLLSAI1P));
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)

        /* Configure the PLLSAI1 Division factor M, P and Multiplication factor N*/
#if defined(RCC_PLLSAI1P_DIV_2_31_SUPPORT)
        MODIFY_REG(RCC->PLLSAI1CFGR,
 80066a4:	4b35      	ldr	r3, [pc, #212]	; (800677c <RCCEx_PLLSAI1_Config+0x1d8>)
 80066a6:	691a      	ldr	r2, [r3, #16]
 80066a8:	4b35      	ldr	r3, [pc, #212]	; (8006780 <RCCEx_PLLSAI1_Config+0x1dc>)
 80066aa:	4013      	ands	r3, r2
 80066ac:	687a      	ldr	r2, [r7, #4]
 80066ae:	6892      	ldr	r2, [r2, #8]
 80066b0:	0211      	lsls	r1, r2, #8
 80066b2:	687a      	ldr	r2, [r7, #4]
 80066b4:	68d2      	ldr	r2, [r2, #12]
 80066b6:	06d2      	lsls	r2, r2, #27
 80066b8:	4311      	orrs	r1, r2
 80066ba:	687a      	ldr	r2, [r7, #4]
 80066bc:	6852      	ldr	r2, [r2, #4]
 80066be:	3a01      	subs	r2, #1
 80066c0:	0112      	lsls	r2, r2, #4
 80066c2:	430a      	orrs	r2, r1
 80066c4:	492d      	ldr	r1, [pc, #180]	; (800677c <RCCEx_PLLSAI1_Config+0x1d8>)
 80066c6:	4313      	orrs	r3, r2
 80066c8:	610b      	str	r3, [r1, #16]
 80066ca:	e02d      	b.n	8006728 <RCCEx_PLLSAI1_Config+0x184>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 80066cc:	683b      	ldr	r3, [r7, #0]
 80066ce:	2b01      	cmp	r3, #1
 80066d0:	d115      	bne.n	80066fe <RCCEx_PLLSAI1_Config+0x15a>
      {
        assert_param(IS_RCC_PLLSAI1Q_VALUE(PllSai1->PLLSAI1Q));
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
        /* Configure the PLLSAI1 Division factor M, Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 80066d2:	4b2a      	ldr	r3, [pc, #168]	; (800677c <RCCEx_PLLSAI1_Config+0x1d8>)
 80066d4:	691a      	ldr	r2, [r3, #16]
 80066d6:	4b2b      	ldr	r3, [pc, #172]	; (8006784 <RCCEx_PLLSAI1_Config+0x1e0>)
 80066d8:	4013      	ands	r3, r2
 80066da:	687a      	ldr	r2, [r7, #4]
 80066dc:	6892      	ldr	r2, [r2, #8]
 80066de:	0211      	lsls	r1, r2, #8
 80066e0:	687a      	ldr	r2, [r7, #4]
 80066e2:	6912      	ldr	r2, [r2, #16]
 80066e4:	0852      	lsrs	r2, r2, #1
 80066e6:	3a01      	subs	r2, #1
 80066e8:	0552      	lsls	r2, r2, #21
 80066ea:	4311      	orrs	r1, r2
 80066ec:	687a      	ldr	r2, [r7, #4]
 80066ee:	6852      	ldr	r2, [r2, #4]
 80066f0:	3a01      	subs	r2, #1
 80066f2:	0112      	lsls	r2, r2, #4
 80066f4:	430a      	orrs	r2, r1
 80066f6:	4921      	ldr	r1, [pc, #132]	; (800677c <RCCEx_PLLSAI1_Config+0x1d8>)
 80066f8:	4313      	orrs	r3, r2
 80066fa:	610b      	str	r3, [r1, #16]
 80066fc:	e014      	b.n	8006728 <RCCEx_PLLSAI1_Config+0x184>
      else
      {
        assert_param(IS_RCC_PLLSAI1R_VALUE(PllSai1->PLLSAI1R));
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
        /* Configure the PLLSAI1 Division factor M, R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 80066fe:	4b1f      	ldr	r3, [pc, #124]	; (800677c <RCCEx_PLLSAI1_Config+0x1d8>)
 8006700:	691a      	ldr	r2, [r3, #16]
 8006702:	4b21      	ldr	r3, [pc, #132]	; (8006788 <RCCEx_PLLSAI1_Config+0x1e4>)
 8006704:	4013      	ands	r3, r2
 8006706:	687a      	ldr	r2, [r7, #4]
 8006708:	6892      	ldr	r2, [r2, #8]
 800670a:	0211      	lsls	r1, r2, #8
 800670c:	687a      	ldr	r2, [r7, #4]
 800670e:	6952      	ldr	r2, [r2, #20]
 8006710:	0852      	lsrs	r2, r2, #1
 8006712:	3a01      	subs	r2, #1
 8006714:	0652      	lsls	r2, r2, #25
 8006716:	4311      	orrs	r1, r2
 8006718:	687a      	ldr	r2, [r7, #4]
 800671a:	6852      	ldr	r2, [r2, #4]
 800671c:	3a01      	subs	r2, #1
 800671e:	0112      	lsls	r2, r2, #4
 8006720:	430a      	orrs	r2, r1
 8006722:	4916      	ldr	r1, [pc, #88]	; (800677c <RCCEx_PLLSAI1_Config+0x1d8>)
 8006724:	4313      	orrs	r3, r2
 8006726:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 8006728:	4b14      	ldr	r3, [pc, #80]	; (800677c <RCCEx_PLLSAI1_Config+0x1d8>)
 800672a:	681b      	ldr	r3, [r3, #0]
 800672c:	4a13      	ldr	r2, [pc, #76]	; (800677c <RCCEx_PLLSAI1_Config+0x1d8>)
 800672e:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8006732:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006734:	f7fc f9a8 	bl	8002a88 <HAL_GetTick>
 8006738:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 800673a:	e009      	b.n	8006750 <RCCEx_PLLSAI1_Config+0x1ac>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 800673c:	f7fc f9a4 	bl	8002a88 <HAL_GetTick>
 8006740:	4602      	mov	r2, r0
 8006742:	68bb      	ldr	r3, [r7, #8]
 8006744:	1ad3      	subs	r3, r2, r3
 8006746:	2b02      	cmp	r3, #2
 8006748:	d902      	bls.n	8006750 <RCCEx_PLLSAI1_Config+0x1ac>
        {
          status = HAL_TIMEOUT;
 800674a:	2303      	movs	r3, #3
 800674c:	73fb      	strb	r3, [r7, #15]
          break;
 800674e:	e005      	b.n	800675c <RCCEx_PLLSAI1_Config+0x1b8>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8006750:	4b0a      	ldr	r3, [pc, #40]	; (800677c <RCCEx_PLLSAI1_Config+0x1d8>)
 8006752:	681b      	ldr	r3, [r3, #0]
 8006754:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8006758:	2b00      	cmp	r3, #0
 800675a:	d0ef      	beq.n	800673c <RCCEx_PLLSAI1_Config+0x198>
        }
      }

      if(status == HAL_OK)
 800675c:	7bfb      	ldrb	r3, [r7, #15]
 800675e:	2b00      	cmp	r3, #0
 8006760:	d106      	bne.n	8006770 <RCCEx_PLLSAI1_Config+0x1cc>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 8006762:	4b06      	ldr	r3, [pc, #24]	; (800677c <RCCEx_PLLSAI1_Config+0x1d8>)
 8006764:	691a      	ldr	r2, [r3, #16]
 8006766:	687b      	ldr	r3, [r7, #4]
 8006768:	699b      	ldr	r3, [r3, #24]
 800676a:	4904      	ldr	r1, [pc, #16]	; (800677c <RCCEx_PLLSAI1_Config+0x1d8>)
 800676c:	4313      	orrs	r3, r2
 800676e:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 8006770:	7bfb      	ldrb	r3, [r7, #15]
}
 8006772:	4618      	mov	r0, r3
 8006774:	3710      	adds	r7, #16
 8006776:	46bd      	mov	sp, r7
 8006778:	bd80      	pop	{r7, pc}
 800677a:	bf00      	nop
 800677c:	40021000 	.word	0x40021000
 8006780:	07ff800f 	.word	0x07ff800f
 8006784:	ff9f800f 	.word	0xff9f800f
 8006788:	f9ff800f 	.word	0xf9ff800f

0800678c <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 800678c:	b580      	push	{r7, lr}
 800678e:	b084      	sub	sp, #16
 8006790:	af00      	add	r7, sp, #0
 8006792:	6078      	str	r0, [r7, #4]
 8006794:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8006796:	2300      	movs	r3, #0
 8006798:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 800679a:	4b72      	ldr	r3, [pc, #456]	; (8006964 <RCCEx_PLLSAI2_Config+0x1d8>)
 800679c:	68db      	ldr	r3, [r3, #12]
 800679e:	f003 0303 	and.w	r3, r3, #3
 80067a2:	2b00      	cmp	r3, #0
 80067a4:	d00e      	beq.n	80067c4 <RCCEx_PLLSAI2_Config+0x38>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 80067a6:	4b6f      	ldr	r3, [pc, #444]	; (8006964 <RCCEx_PLLSAI2_Config+0x1d8>)
 80067a8:	68db      	ldr	r3, [r3, #12]
 80067aa:	f003 0203 	and.w	r2, r3, #3
 80067ae:	687b      	ldr	r3, [r7, #4]
 80067b0:	681b      	ldr	r3, [r3, #0]
 80067b2:	429a      	cmp	r2, r3
 80067b4:	d103      	bne.n	80067be <RCCEx_PLLSAI2_Config+0x32>
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 80067b6:	687b      	ldr	r3, [r7, #4]
 80067b8:	681b      	ldr	r3, [r3, #0]
       ||
 80067ba:	2b00      	cmp	r3, #0
 80067bc:	d142      	bne.n	8006844 <RCCEx_PLLSAI2_Config+0xb8>
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
#endif
      )
    {
      status = HAL_ERROR;
 80067be:	2301      	movs	r3, #1
 80067c0:	73fb      	strb	r3, [r7, #15]
 80067c2:	e03f      	b.n	8006844 <RCCEx_PLLSAI2_Config+0xb8>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 80067c4:	687b      	ldr	r3, [r7, #4]
 80067c6:	681b      	ldr	r3, [r3, #0]
 80067c8:	2b03      	cmp	r3, #3
 80067ca:	d018      	beq.n	80067fe <RCCEx_PLLSAI2_Config+0x72>
 80067cc:	2b03      	cmp	r3, #3
 80067ce:	d825      	bhi.n	800681c <RCCEx_PLLSAI2_Config+0x90>
 80067d0:	2b01      	cmp	r3, #1
 80067d2:	d002      	beq.n	80067da <RCCEx_PLLSAI2_Config+0x4e>
 80067d4:	2b02      	cmp	r3, #2
 80067d6:	d009      	beq.n	80067ec <RCCEx_PLLSAI2_Config+0x60>
 80067d8:	e020      	b.n	800681c <RCCEx_PLLSAI2_Config+0x90>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 80067da:	4b62      	ldr	r3, [pc, #392]	; (8006964 <RCCEx_PLLSAI2_Config+0x1d8>)
 80067dc:	681b      	ldr	r3, [r3, #0]
 80067de:	f003 0302 	and.w	r3, r3, #2
 80067e2:	2b00      	cmp	r3, #0
 80067e4:	d11d      	bne.n	8006822 <RCCEx_PLLSAI2_Config+0x96>
      {
        status = HAL_ERROR;
 80067e6:	2301      	movs	r3, #1
 80067e8:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80067ea:	e01a      	b.n	8006822 <RCCEx_PLLSAI2_Config+0x96>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 80067ec:	4b5d      	ldr	r3, [pc, #372]	; (8006964 <RCCEx_PLLSAI2_Config+0x1d8>)
 80067ee:	681b      	ldr	r3, [r3, #0]
 80067f0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80067f4:	2b00      	cmp	r3, #0
 80067f6:	d116      	bne.n	8006826 <RCCEx_PLLSAI2_Config+0x9a>
      {
        status = HAL_ERROR;
 80067f8:	2301      	movs	r3, #1
 80067fa:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80067fc:	e013      	b.n	8006826 <RCCEx_PLLSAI2_Config+0x9a>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 80067fe:	4b59      	ldr	r3, [pc, #356]	; (8006964 <RCCEx_PLLSAI2_Config+0x1d8>)
 8006800:	681b      	ldr	r3, [r3, #0]
 8006802:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006806:	2b00      	cmp	r3, #0
 8006808:	d10f      	bne.n	800682a <RCCEx_PLLSAI2_Config+0x9e>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 800680a:	4b56      	ldr	r3, [pc, #344]	; (8006964 <RCCEx_PLLSAI2_Config+0x1d8>)
 800680c:	681b      	ldr	r3, [r3, #0]
 800680e:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8006812:	2b00      	cmp	r3, #0
 8006814:	d109      	bne.n	800682a <RCCEx_PLLSAI2_Config+0x9e>
        {
          status = HAL_ERROR;
 8006816:	2301      	movs	r3, #1
 8006818:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 800681a:	e006      	b.n	800682a <RCCEx_PLLSAI2_Config+0x9e>
    default:
      status = HAL_ERROR;
 800681c:	2301      	movs	r3, #1
 800681e:	73fb      	strb	r3, [r7, #15]
      break;
 8006820:	e004      	b.n	800682c <RCCEx_PLLSAI2_Config+0xa0>
      break;
 8006822:	bf00      	nop
 8006824:	e002      	b.n	800682c <RCCEx_PLLSAI2_Config+0xa0>
      break;
 8006826:	bf00      	nop
 8006828:	e000      	b.n	800682c <RCCEx_PLLSAI2_Config+0xa0>
      break;
 800682a:	bf00      	nop
    }

    if(status == HAL_OK)
 800682c:	7bfb      	ldrb	r3, [r7, #15]
 800682e:	2b00      	cmp	r3, #0
 8006830:	d108      	bne.n	8006844 <RCCEx_PLLSAI2_Config+0xb8>
    {
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
 8006832:	4b4c      	ldr	r3, [pc, #304]	; (8006964 <RCCEx_PLLSAI2_Config+0x1d8>)
 8006834:	68db      	ldr	r3, [r3, #12]
 8006836:	f023 0203 	bic.w	r2, r3, #3
 800683a:	687b      	ldr	r3, [r7, #4]
 800683c:	681b      	ldr	r3, [r3, #0]
 800683e:	4949      	ldr	r1, [pc, #292]	; (8006964 <RCCEx_PLLSAI2_Config+0x1d8>)
 8006840:	4313      	orrs	r3, r2
 8006842:	60cb      	str	r3, [r1, #12]
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
#endif
    }
  }

  if(status == HAL_OK)
 8006844:	7bfb      	ldrb	r3, [r7, #15]
 8006846:	2b00      	cmp	r3, #0
 8006848:	f040 8086 	bne.w	8006958 <RCCEx_PLLSAI2_Config+0x1cc>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 800684c:	4b45      	ldr	r3, [pc, #276]	; (8006964 <RCCEx_PLLSAI2_Config+0x1d8>)
 800684e:	681b      	ldr	r3, [r3, #0]
 8006850:	4a44      	ldr	r2, [pc, #272]	; (8006964 <RCCEx_PLLSAI2_Config+0x1d8>)
 8006852:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8006856:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8006858:	f7fc f916 	bl	8002a88 <HAL_GetTick>
 800685c:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 800685e:	e009      	b.n	8006874 <RCCEx_PLLSAI2_Config+0xe8>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8006860:	f7fc f912 	bl	8002a88 <HAL_GetTick>
 8006864:	4602      	mov	r2, r0
 8006866:	68bb      	ldr	r3, [r7, #8]
 8006868:	1ad3      	subs	r3, r2, r3
 800686a:	2b02      	cmp	r3, #2
 800686c:	d902      	bls.n	8006874 <RCCEx_PLLSAI2_Config+0xe8>
      {
        status = HAL_TIMEOUT;
 800686e:	2303      	movs	r3, #3
 8006870:	73fb      	strb	r3, [r7, #15]
        break;
 8006872:	e005      	b.n	8006880 <RCCEx_PLLSAI2_Config+0xf4>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8006874:	4b3b      	ldr	r3, [pc, #236]	; (8006964 <RCCEx_PLLSAI2_Config+0x1d8>)
 8006876:	681b      	ldr	r3, [r3, #0]
 8006878:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800687c:	2b00      	cmp	r3, #0
 800687e:	d1ef      	bne.n	8006860 <RCCEx_PLLSAI2_Config+0xd4>
      }
    }

    if(status == HAL_OK)
 8006880:	7bfb      	ldrb	r3, [r7, #15]
 8006882:	2b00      	cmp	r3, #0
 8006884:	d168      	bne.n	8006958 <RCCEx_PLLSAI2_Config+0x1cc>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8006886:	683b      	ldr	r3, [r7, #0]
 8006888:	2b00      	cmp	r3, #0
 800688a:	d113      	bne.n	80068b4 <RCCEx_PLLSAI2_Config+0x128>
        assert_param(IS_RCC_PLLSAI2P_VALUE(PllSai2->PLLSAI2P));
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)

        /* Configure the PLLSAI2 Division factor M, P and Multiplication factor N*/
#if defined(RCC_PLLSAI2P_DIV_2_31_SUPPORT)
        MODIFY_REG(RCC->PLLSAI2CFGR,
 800688c:	4b35      	ldr	r3, [pc, #212]	; (8006964 <RCCEx_PLLSAI2_Config+0x1d8>)
 800688e:	695a      	ldr	r2, [r3, #20]
 8006890:	4b35      	ldr	r3, [pc, #212]	; (8006968 <RCCEx_PLLSAI2_Config+0x1dc>)
 8006892:	4013      	ands	r3, r2
 8006894:	687a      	ldr	r2, [r7, #4]
 8006896:	6892      	ldr	r2, [r2, #8]
 8006898:	0211      	lsls	r1, r2, #8
 800689a:	687a      	ldr	r2, [r7, #4]
 800689c:	68d2      	ldr	r2, [r2, #12]
 800689e:	06d2      	lsls	r2, r2, #27
 80068a0:	4311      	orrs	r1, r2
 80068a2:	687a      	ldr	r2, [r7, #4]
 80068a4:	6852      	ldr	r2, [r2, #4]
 80068a6:	3a01      	subs	r2, #1
 80068a8:	0112      	lsls	r2, r2, #4
 80068aa:	430a      	orrs	r2, r1
 80068ac:	492d      	ldr	r1, [pc, #180]	; (8006964 <RCCEx_PLLSAI2_Config+0x1d8>)
 80068ae:	4313      	orrs	r3, r2
 80068b0:	614b      	str	r3, [r1, #20]
 80068b2:	e02d      	b.n	8006910 <RCCEx_PLLSAI2_Config+0x184>
#endif /* RCC_PLLSAI2P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }
#if defined(RCC_PLLSAI2Q_DIV_SUPPORT)
      else if(Divider == DIVIDER_Q_UPDATE)
 80068b4:	683b      	ldr	r3, [r7, #0]
 80068b6:	2b01      	cmp	r3, #1
 80068b8:	d115      	bne.n	80068e6 <RCCEx_PLLSAI2_Config+0x15a>
      {
        assert_param(IS_RCC_PLLSAI2Q_VALUE(PllSai2->PLLSAI2Q));
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
        /* Configure the PLLSAI2 Division factor M, Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 80068ba:	4b2a      	ldr	r3, [pc, #168]	; (8006964 <RCCEx_PLLSAI2_Config+0x1d8>)
 80068bc:	695a      	ldr	r2, [r3, #20]
 80068be:	4b2b      	ldr	r3, [pc, #172]	; (800696c <RCCEx_PLLSAI2_Config+0x1e0>)
 80068c0:	4013      	ands	r3, r2
 80068c2:	687a      	ldr	r2, [r7, #4]
 80068c4:	6892      	ldr	r2, [r2, #8]
 80068c6:	0211      	lsls	r1, r2, #8
 80068c8:	687a      	ldr	r2, [r7, #4]
 80068ca:	6912      	ldr	r2, [r2, #16]
 80068cc:	0852      	lsrs	r2, r2, #1
 80068ce:	3a01      	subs	r2, #1
 80068d0:	0552      	lsls	r2, r2, #21
 80068d2:	4311      	orrs	r1, r2
 80068d4:	687a      	ldr	r2, [r7, #4]
 80068d6:	6852      	ldr	r2, [r2, #4]
 80068d8:	3a01      	subs	r2, #1
 80068da:	0112      	lsls	r2, r2, #4
 80068dc:	430a      	orrs	r2, r1
 80068de:	4921      	ldr	r1, [pc, #132]	; (8006964 <RCCEx_PLLSAI2_Config+0x1d8>)
 80068e0:	4313      	orrs	r3, r2
 80068e2:	614b      	str	r3, [r1, #20]
 80068e4:	e014      	b.n	8006910 <RCCEx_PLLSAI2_Config+0x184>
      else
      {
        assert_param(IS_RCC_PLLSAI2R_VALUE(PllSai2->PLLSAI2R));
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
        /* Configure the PLLSAI2 Division factor M, R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 80068e6:	4b1f      	ldr	r3, [pc, #124]	; (8006964 <RCCEx_PLLSAI2_Config+0x1d8>)
 80068e8:	695a      	ldr	r2, [r3, #20]
 80068ea:	4b21      	ldr	r3, [pc, #132]	; (8006970 <RCCEx_PLLSAI2_Config+0x1e4>)
 80068ec:	4013      	ands	r3, r2
 80068ee:	687a      	ldr	r2, [r7, #4]
 80068f0:	6892      	ldr	r2, [r2, #8]
 80068f2:	0211      	lsls	r1, r2, #8
 80068f4:	687a      	ldr	r2, [r7, #4]
 80068f6:	6952      	ldr	r2, [r2, #20]
 80068f8:	0852      	lsrs	r2, r2, #1
 80068fa:	3a01      	subs	r2, #1
 80068fc:	0652      	lsls	r2, r2, #25
 80068fe:	4311      	orrs	r1, r2
 8006900:	687a      	ldr	r2, [r7, #4]
 8006902:	6852      	ldr	r2, [r2, #4]
 8006904:	3a01      	subs	r2, #1
 8006906:	0112      	lsls	r2, r2, #4
 8006908:	430a      	orrs	r2, r1
 800690a:	4916      	ldr	r1, [pc, #88]	; (8006964 <RCCEx_PLLSAI2_Config+0x1d8>)
 800690c:	4313      	orrs	r3, r2
 800690e:	614b      	str	r3, [r1, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 8006910:	4b14      	ldr	r3, [pc, #80]	; (8006964 <RCCEx_PLLSAI2_Config+0x1d8>)
 8006912:	681b      	ldr	r3, [r3, #0]
 8006914:	4a13      	ldr	r2, [pc, #76]	; (8006964 <RCCEx_PLLSAI2_Config+0x1d8>)
 8006916:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800691a:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800691c:	f7fc f8b4 	bl	8002a88 <HAL_GetTick>
 8006920:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8006922:	e009      	b.n	8006938 <RCCEx_PLLSAI2_Config+0x1ac>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8006924:	f7fc f8b0 	bl	8002a88 <HAL_GetTick>
 8006928:	4602      	mov	r2, r0
 800692a:	68bb      	ldr	r3, [r7, #8]
 800692c:	1ad3      	subs	r3, r2, r3
 800692e:	2b02      	cmp	r3, #2
 8006930:	d902      	bls.n	8006938 <RCCEx_PLLSAI2_Config+0x1ac>
        {
          status = HAL_TIMEOUT;
 8006932:	2303      	movs	r3, #3
 8006934:	73fb      	strb	r3, [r7, #15]
          break;
 8006936:	e005      	b.n	8006944 <RCCEx_PLLSAI2_Config+0x1b8>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8006938:	4b0a      	ldr	r3, [pc, #40]	; (8006964 <RCCEx_PLLSAI2_Config+0x1d8>)
 800693a:	681b      	ldr	r3, [r3, #0]
 800693c:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8006940:	2b00      	cmp	r3, #0
 8006942:	d0ef      	beq.n	8006924 <RCCEx_PLLSAI2_Config+0x198>
        }
      }

      if(status == HAL_OK)
 8006944:	7bfb      	ldrb	r3, [r7, #15]
 8006946:	2b00      	cmp	r3, #0
 8006948:	d106      	bne.n	8006958 <RCCEx_PLLSAI2_Config+0x1cc>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 800694a:	4b06      	ldr	r3, [pc, #24]	; (8006964 <RCCEx_PLLSAI2_Config+0x1d8>)
 800694c:	695a      	ldr	r2, [r3, #20]
 800694e:	687b      	ldr	r3, [r7, #4]
 8006950:	699b      	ldr	r3, [r3, #24]
 8006952:	4904      	ldr	r1, [pc, #16]	; (8006964 <RCCEx_PLLSAI2_Config+0x1d8>)
 8006954:	4313      	orrs	r3, r2
 8006956:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 8006958:	7bfb      	ldrb	r3, [r7, #15]
}
 800695a:	4618      	mov	r0, r3
 800695c:	3710      	adds	r7, #16
 800695e:	46bd      	mov	sp, r7
 8006960:	bd80      	pop	{r7, pc}
 8006962:	bf00      	nop
 8006964:	40021000 	.word	0x40021000
 8006968:	07ff800f 	.word	0x07ff800f
 800696c:	ff9f800f 	.word	0xff9f800f
 8006970:	f9ff800f 	.word	0xf9ff800f

08006974 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8006974:	b580      	push	{r7, lr}
 8006976:	b084      	sub	sp, #16
 8006978:	af00      	add	r7, sp, #0
 800697a:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 800697c:	687b      	ldr	r3, [r7, #4]
 800697e:	2b00      	cmp	r3, #0
 8006980:	d101      	bne.n	8006986 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8006982:	2301      	movs	r3, #1
 8006984:	e095      	b.n	8006ab2 <HAL_SPI_Init+0x13e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8006986:	687b      	ldr	r3, [r7, #4]
 8006988:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800698a:	2b00      	cmp	r3, #0
 800698c:	d108      	bne.n	80069a0 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 800698e:	687b      	ldr	r3, [r7, #4]
 8006990:	685b      	ldr	r3, [r3, #4]
 8006992:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8006996:	d009      	beq.n	80069ac <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8006998:	687b      	ldr	r3, [r7, #4]
 800699a:	2200      	movs	r2, #0
 800699c:	61da      	str	r2, [r3, #28]
 800699e:	e005      	b.n	80069ac <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 80069a0:	687b      	ldr	r3, [r7, #4]
 80069a2:	2200      	movs	r2, #0
 80069a4:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 80069a6:	687b      	ldr	r3, [r7, #4]
 80069a8:	2200      	movs	r2, #0
 80069aa:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80069ac:	687b      	ldr	r3, [r7, #4]
 80069ae:	2200      	movs	r2, #0
 80069b0:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 80069b2:	687b      	ldr	r3, [r7, #4]
 80069b4:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 80069b8:	b2db      	uxtb	r3, r3
 80069ba:	2b00      	cmp	r3, #0
 80069bc:	d106      	bne.n	80069cc <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 80069be:	687b      	ldr	r3, [r7, #4]
 80069c0:	2200      	movs	r2, #0
 80069c2:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 80069c6:	6878      	ldr	r0, [r7, #4]
 80069c8:	f7fb fab4 	bl	8001f34 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 80069cc:	687b      	ldr	r3, [r7, #4]
 80069ce:	2202      	movs	r2, #2
 80069d0:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 80069d4:	687b      	ldr	r3, [r7, #4]
 80069d6:	681b      	ldr	r3, [r3, #0]
 80069d8:	681a      	ldr	r2, [r3, #0]
 80069da:	687b      	ldr	r3, [r7, #4]
 80069dc:	681b      	ldr	r3, [r3, #0]
 80069de:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80069e2:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80069e4:	687b      	ldr	r3, [r7, #4]
 80069e6:	68db      	ldr	r3, [r3, #12]
 80069e8:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 80069ec:	d902      	bls.n	80069f4 <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 80069ee:	2300      	movs	r3, #0
 80069f0:	60fb      	str	r3, [r7, #12]
 80069f2:	e002      	b.n	80069fa <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 80069f4:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80069f8:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 80069fa:	687b      	ldr	r3, [r7, #4]
 80069fc:	68db      	ldr	r3, [r3, #12]
 80069fe:	f5b3 6f70 	cmp.w	r3, #3840	; 0xf00
 8006a02:	d007      	beq.n	8006a14 <HAL_SPI_Init+0xa0>
 8006a04:	687b      	ldr	r3, [r7, #4]
 8006a06:	68db      	ldr	r3, [r3, #12]
 8006a08:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8006a0c:	d002      	beq.n	8006a14 <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8006a0e:	687b      	ldr	r3, [r7, #4]
 8006a10:	2200      	movs	r2, #0
 8006a12:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8006a14:	687b      	ldr	r3, [r7, #4]
 8006a16:	685b      	ldr	r3, [r3, #4]
 8006a18:	f403 7282 	and.w	r2, r3, #260	; 0x104
 8006a1c:	687b      	ldr	r3, [r7, #4]
 8006a1e:	689b      	ldr	r3, [r3, #8]
 8006a20:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 8006a24:	431a      	orrs	r2, r3
 8006a26:	687b      	ldr	r3, [r7, #4]
 8006a28:	691b      	ldr	r3, [r3, #16]
 8006a2a:	f003 0302 	and.w	r3, r3, #2
 8006a2e:	431a      	orrs	r2, r3
 8006a30:	687b      	ldr	r3, [r7, #4]
 8006a32:	695b      	ldr	r3, [r3, #20]
 8006a34:	f003 0301 	and.w	r3, r3, #1
 8006a38:	431a      	orrs	r2, r3
 8006a3a:	687b      	ldr	r3, [r7, #4]
 8006a3c:	699b      	ldr	r3, [r3, #24]
 8006a3e:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8006a42:	431a      	orrs	r2, r3
 8006a44:	687b      	ldr	r3, [r7, #4]
 8006a46:	69db      	ldr	r3, [r3, #28]
 8006a48:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8006a4c:	431a      	orrs	r2, r3
 8006a4e:	687b      	ldr	r3, [r7, #4]
 8006a50:	6a1b      	ldr	r3, [r3, #32]
 8006a52:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006a56:	ea42 0103 	orr.w	r1, r2, r3
 8006a5a:	687b      	ldr	r3, [r7, #4]
 8006a5c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006a5e:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 8006a62:	687b      	ldr	r3, [r7, #4]
 8006a64:	681b      	ldr	r3, [r3, #0]
 8006a66:	430a      	orrs	r2, r1
 8006a68:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 8006a6a:	687b      	ldr	r3, [r7, #4]
 8006a6c:	699b      	ldr	r3, [r3, #24]
 8006a6e:	0c1b      	lsrs	r3, r3, #16
 8006a70:	f003 0204 	and.w	r2, r3, #4
 8006a74:	687b      	ldr	r3, [r7, #4]
 8006a76:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006a78:	f003 0310 	and.w	r3, r3, #16
 8006a7c:	431a      	orrs	r2, r3
 8006a7e:	687b      	ldr	r3, [r7, #4]
 8006a80:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006a82:	f003 0308 	and.w	r3, r3, #8
 8006a86:	431a      	orrs	r2, r3
 8006a88:	687b      	ldr	r3, [r7, #4]
 8006a8a:	68db      	ldr	r3, [r3, #12]
 8006a8c:	f403 6370 	and.w	r3, r3, #3840	; 0xf00
 8006a90:	ea42 0103 	orr.w	r1, r2, r3
 8006a94:	68fb      	ldr	r3, [r7, #12]
 8006a96:	f403 5280 	and.w	r2, r3, #4096	; 0x1000
 8006a9a:	687b      	ldr	r3, [r7, #4]
 8006a9c:	681b      	ldr	r3, [r3, #0]
 8006a9e:	430a      	orrs	r2, r1
 8006aa0:	605a      	str	r2, [r3, #4]
#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8006aa2:	687b      	ldr	r3, [r7, #4]
 8006aa4:	2200      	movs	r2, #0
 8006aa6:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 8006aa8:	687b      	ldr	r3, [r7, #4]
 8006aaa:	2201      	movs	r2, #1
 8006aac:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  return HAL_OK;
 8006ab0:	2300      	movs	r3, #0
}
 8006ab2:	4618      	mov	r0, r3
 8006ab4:	3710      	adds	r7, #16
 8006ab6:	46bd      	mov	sp, r7
 8006ab8:	bd80      	pop	{r7, pc}

08006aba <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 8006aba:	b580      	push	{r7, lr}
 8006abc:	b08a      	sub	sp, #40	; 0x28
 8006abe:	af00      	add	r7, sp, #0
 8006ac0:	60f8      	str	r0, [r7, #12]
 8006ac2:	60b9      	str	r1, [r7, #8]
 8006ac4:	607a      	str	r2, [r7, #4]
 8006ac6:	807b      	strh	r3, [r7, #2]
  uint32_t             spi_cr1;
  uint32_t             spi_cr2;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8006ac8:	2301      	movs	r3, #1
 8006aca:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_StatusTypeDef    errorcode = HAL_OK;
 8006acc:	2300      	movs	r3, #0
 8006ace:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8006ad2:	68fb      	ldr	r3, [r7, #12]
 8006ad4:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 8006ad8:	2b01      	cmp	r3, #1
 8006ada:	d101      	bne.n	8006ae0 <HAL_SPI_TransmitReceive+0x26>
 8006adc:	2302      	movs	r3, #2
 8006ade:	e1fb      	b.n	8006ed8 <HAL_SPI_TransmitReceive+0x41e>
 8006ae0:	68fb      	ldr	r3, [r7, #12]
 8006ae2:	2201      	movs	r2, #1
 8006ae4:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8006ae8:	f7fb ffce 	bl	8002a88 <HAL_GetTick>
 8006aec:	61f8      	str	r0, [r7, #28]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8006aee:	68fb      	ldr	r3, [r7, #12]
 8006af0:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8006af4:	76fb      	strb	r3, [r7, #27]
  tmp_mode            = hspi->Init.Mode;
 8006af6:	68fb      	ldr	r3, [r7, #12]
 8006af8:	685b      	ldr	r3, [r3, #4]
 8006afa:	617b      	str	r3, [r7, #20]
  initial_TxXferCount = Size;
 8006afc:	887b      	ldrh	r3, [r7, #2]
 8006afe:	827b      	strh	r3, [r7, #18]
  initial_RxXferCount = Size;
 8006b00:	887b      	ldrh	r3, [r7, #2]
 8006b02:	823b      	strh	r3, [r7, #16]
#if (USE_SPI_CRC != 0U)
  spi_cr1             = READ_REG(hspi->Instance->CR1);
  spi_cr2             = READ_REG(hspi->Instance->CR2);
#endif /* USE_SPI_CRC */

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8006b04:	7efb      	ldrb	r3, [r7, #27]
 8006b06:	2b01      	cmp	r3, #1
 8006b08:	d00e      	beq.n	8006b28 <HAL_SPI_TransmitReceive+0x6e>
 8006b0a:	697b      	ldr	r3, [r7, #20]
 8006b0c:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8006b10:	d106      	bne.n	8006b20 <HAL_SPI_TransmitReceive+0x66>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 8006b12:	68fb      	ldr	r3, [r7, #12]
 8006b14:	689b      	ldr	r3, [r3, #8]
 8006b16:	2b00      	cmp	r3, #0
 8006b18:	d102      	bne.n	8006b20 <HAL_SPI_TransmitReceive+0x66>
 8006b1a:	7efb      	ldrb	r3, [r7, #27]
 8006b1c:	2b04      	cmp	r3, #4
 8006b1e:	d003      	beq.n	8006b28 <HAL_SPI_TransmitReceive+0x6e>
  {
    errorcode = HAL_BUSY;
 8006b20:	2302      	movs	r3, #2
 8006b22:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    goto error;
 8006b26:	e1cd      	b.n	8006ec4 <HAL_SPI_TransmitReceive+0x40a>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8006b28:	68bb      	ldr	r3, [r7, #8]
 8006b2a:	2b00      	cmp	r3, #0
 8006b2c:	d005      	beq.n	8006b3a <HAL_SPI_TransmitReceive+0x80>
 8006b2e:	687b      	ldr	r3, [r7, #4]
 8006b30:	2b00      	cmp	r3, #0
 8006b32:	d002      	beq.n	8006b3a <HAL_SPI_TransmitReceive+0x80>
 8006b34:	887b      	ldrh	r3, [r7, #2]
 8006b36:	2b00      	cmp	r3, #0
 8006b38:	d103      	bne.n	8006b42 <HAL_SPI_TransmitReceive+0x88>
  {
    errorcode = HAL_ERROR;
 8006b3a:	2301      	movs	r3, #1
 8006b3c:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    goto error;
 8006b40:	e1c0      	b.n	8006ec4 <HAL_SPI_TransmitReceive+0x40a>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8006b42:	68fb      	ldr	r3, [r7, #12]
 8006b44:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8006b48:	b2db      	uxtb	r3, r3
 8006b4a:	2b04      	cmp	r3, #4
 8006b4c:	d003      	beq.n	8006b56 <HAL_SPI_TransmitReceive+0x9c>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8006b4e:	68fb      	ldr	r3, [r7, #12]
 8006b50:	2205      	movs	r2, #5
 8006b52:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8006b56:	68fb      	ldr	r3, [r7, #12]
 8006b58:	2200      	movs	r2, #0
 8006b5a:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8006b5c:	68fb      	ldr	r3, [r7, #12]
 8006b5e:	687a      	ldr	r2, [r7, #4]
 8006b60:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferCount = Size;
 8006b62:	68fb      	ldr	r3, [r7, #12]
 8006b64:	887a      	ldrh	r2, [r7, #2]
 8006b66:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
  hspi->RxXferSize  = Size;
 8006b6a:	68fb      	ldr	r3, [r7, #12]
 8006b6c:	887a      	ldrh	r2, [r7, #2]
 8006b6e:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 8006b72:	68fb      	ldr	r3, [r7, #12]
 8006b74:	68ba      	ldr	r2, [r7, #8]
 8006b76:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferCount = Size;
 8006b78:	68fb      	ldr	r3, [r7, #12]
 8006b7a:	887a      	ldrh	r2, [r7, #2]
 8006b7c:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxXferSize  = Size;
 8006b7e:	68fb      	ldr	r3, [r7, #12]
 8006b80:	887a      	ldrh	r2, [r7, #2]
 8006b82:	879a      	strh	r2, [r3, #60]	; 0x3c

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8006b84:	68fb      	ldr	r3, [r7, #12]
 8006b86:	2200      	movs	r2, #0
 8006b88:	64da      	str	r2, [r3, #76]	; 0x4c
  hspi->TxISR       = NULL;
 8006b8a:	68fb      	ldr	r3, [r7, #12]
 8006b8c:	2200      	movs	r2, #0
 8006b8e:	651a      	str	r2, [r3, #80]	; 0x50
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if ((hspi->Init.DataSize > SPI_DATASIZE_8BIT) || (initial_RxXferCount > 1U))
 8006b90:	68fb      	ldr	r3, [r7, #12]
 8006b92:	68db      	ldr	r3, [r3, #12]
 8006b94:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8006b98:	d802      	bhi.n	8006ba0 <HAL_SPI_TransmitReceive+0xe6>
 8006b9a:	8a3b      	ldrh	r3, [r7, #16]
 8006b9c:	2b01      	cmp	r3, #1
 8006b9e:	d908      	bls.n	8006bb2 <HAL_SPI_TransmitReceive+0xf8>
  {
    /* Set fiforxthreshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8006ba0:	68fb      	ldr	r3, [r7, #12]
 8006ba2:	681b      	ldr	r3, [r3, #0]
 8006ba4:	685a      	ldr	r2, [r3, #4]
 8006ba6:	68fb      	ldr	r3, [r7, #12]
 8006ba8:	681b      	ldr	r3, [r3, #0]
 8006baa:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8006bae:	605a      	str	r2, [r3, #4]
 8006bb0:	e007      	b.n	8006bc2 <HAL_SPI_TransmitReceive+0x108>
  }
  else
  {
    /* Set fiforxthreshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8006bb2:	68fb      	ldr	r3, [r7, #12]
 8006bb4:	681b      	ldr	r3, [r3, #0]
 8006bb6:	685a      	ldr	r2, [r3, #4]
 8006bb8:	68fb      	ldr	r3, [r7, #12]
 8006bba:	681b      	ldr	r3, [r3, #0]
 8006bbc:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8006bc0:	605a      	str	r2, [r3, #4]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8006bc2:	68fb      	ldr	r3, [r7, #12]
 8006bc4:	681b      	ldr	r3, [r3, #0]
 8006bc6:	681b      	ldr	r3, [r3, #0]
 8006bc8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006bcc:	2b40      	cmp	r3, #64	; 0x40
 8006bce:	d007      	beq.n	8006be0 <HAL_SPI_TransmitReceive+0x126>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8006bd0:	68fb      	ldr	r3, [r7, #12]
 8006bd2:	681b      	ldr	r3, [r3, #0]
 8006bd4:	681a      	ldr	r2, [r3, #0]
 8006bd6:	68fb      	ldr	r3, [r7, #12]
 8006bd8:	681b      	ldr	r3, [r3, #0]
 8006bda:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8006bde:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8006be0:	68fb      	ldr	r3, [r7, #12]
 8006be2:	68db      	ldr	r3, [r3, #12]
 8006be4:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8006be8:	d97c      	bls.n	8006ce4 <HAL_SPI_TransmitReceive+0x22a>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8006bea:	68fb      	ldr	r3, [r7, #12]
 8006bec:	685b      	ldr	r3, [r3, #4]
 8006bee:	2b00      	cmp	r3, #0
 8006bf0:	d002      	beq.n	8006bf8 <HAL_SPI_TransmitReceive+0x13e>
 8006bf2:	8a7b      	ldrh	r3, [r7, #18]
 8006bf4:	2b01      	cmp	r3, #1
 8006bf6:	d169      	bne.n	8006ccc <HAL_SPI_TransmitReceive+0x212>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8006bf8:	68fb      	ldr	r3, [r7, #12]
 8006bfa:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006bfc:	881a      	ldrh	r2, [r3, #0]
 8006bfe:	68fb      	ldr	r3, [r7, #12]
 8006c00:	681b      	ldr	r3, [r3, #0]
 8006c02:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8006c04:	68fb      	ldr	r3, [r7, #12]
 8006c06:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006c08:	1c9a      	adds	r2, r3, #2
 8006c0a:	68fb      	ldr	r3, [r7, #12]
 8006c0c:	639a      	str	r2, [r3, #56]	; 0x38
      hspi->TxXferCount--;
 8006c0e:	68fb      	ldr	r3, [r7, #12]
 8006c10:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8006c12:	b29b      	uxth	r3, r3
 8006c14:	3b01      	subs	r3, #1
 8006c16:	b29a      	uxth	r2, r3
 8006c18:	68fb      	ldr	r3, [r7, #12]
 8006c1a:	87da      	strh	r2, [r3, #62]	; 0x3e
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8006c1c:	e056      	b.n	8006ccc <HAL_SPI_TransmitReceive+0x212>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8006c1e:	68fb      	ldr	r3, [r7, #12]
 8006c20:	681b      	ldr	r3, [r3, #0]
 8006c22:	689b      	ldr	r3, [r3, #8]
 8006c24:	f003 0302 	and.w	r3, r3, #2
 8006c28:	2b02      	cmp	r3, #2
 8006c2a:	d11b      	bne.n	8006c64 <HAL_SPI_TransmitReceive+0x1aa>
 8006c2c:	68fb      	ldr	r3, [r7, #12]
 8006c2e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8006c30:	b29b      	uxth	r3, r3
 8006c32:	2b00      	cmp	r3, #0
 8006c34:	d016      	beq.n	8006c64 <HAL_SPI_TransmitReceive+0x1aa>
 8006c36:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006c38:	2b01      	cmp	r3, #1
 8006c3a:	d113      	bne.n	8006c64 <HAL_SPI_TransmitReceive+0x1aa>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8006c3c:	68fb      	ldr	r3, [r7, #12]
 8006c3e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006c40:	881a      	ldrh	r2, [r3, #0]
 8006c42:	68fb      	ldr	r3, [r7, #12]
 8006c44:	681b      	ldr	r3, [r3, #0]
 8006c46:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8006c48:	68fb      	ldr	r3, [r7, #12]
 8006c4a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006c4c:	1c9a      	adds	r2, r3, #2
 8006c4e:	68fb      	ldr	r3, [r7, #12]
 8006c50:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 8006c52:	68fb      	ldr	r3, [r7, #12]
 8006c54:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8006c56:	b29b      	uxth	r3, r3
 8006c58:	3b01      	subs	r3, #1
 8006c5a:	b29a      	uxth	r2, r3
 8006c5c:	68fb      	ldr	r3, [r7, #12]
 8006c5e:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8006c60:	2300      	movs	r3, #0
 8006c62:	627b      	str	r3, [r7, #36]	; 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8006c64:	68fb      	ldr	r3, [r7, #12]
 8006c66:	681b      	ldr	r3, [r3, #0]
 8006c68:	689b      	ldr	r3, [r3, #8]
 8006c6a:	f003 0301 	and.w	r3, r3, #1
 8006c6e:	2b01      	cmp	r3, #1
 8006c70:	d11c      	bne.n	8006cac <HAL_SPI_TransmitReceive+0x1f2>
 8006c72:	68fb      	ldr	r3, [r7, #12]
 8006c74:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8006c78:	b29b      	uxth	r3, r3
 8006c7a:	2b00      	cmp	r3, #0
 8006c7c:	d016      	beq.n	8006cac <HAL_SPI_TransmitReceive+0x1f2>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8006c7e:	68fb      	ldr	r3, [r7, #12]
 8006c80:	681b      	ldr	r3, [r3, #0]
 8006c82:	68da      	ldr	r2, [r3, #12]
 8006c84:	68fb      	ldr	r3, [r7, #12]
 8006c86:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006c88:	b292      	uxth	r2, r2
 8006c8a:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8006c8c:	68fb      	ldr	r3, [r7, #12]
 8006c8e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006c90:	1c9a      	adds	r2, r3, #2
 8006c92:	68fb      	ldr	r3, [r7, #12]
 8006c94:	641a      	str	r2, [r3, #64]	; 0x40
        hspi->RxXferCount--;
 8006c96:	68fb      	ldr	r3, [r7, #12]
 8006c98:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8006c9c:	b29b      	uxth	r3, r3
 8006c9e:	3b01      	subs	r3, #1
 8006ca0:	b29a      	uxth	r2, r3
 8006ca2:	68fb      	ldr	r3, [r7, #12]
 8006ca4:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8006ca8:	2301      	movs	r3, #1
 8006caa:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8006cac:	f7fb feec 	bl	8002a88 <HAL_GetTick>
 8006cb0:	4602      	mov	r2, r0
 8006cb2:	69fb      	ldr	r3, [r7, #28]
 8006cb4:	1ad3      	subs	r3, r2, r3
 8006cb6:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8006cb8:	429a      	cmp	r2, r3
 8006cba:	d807      	bhi.n	8006ccc <HAL_SPI_TransmitReceive+0x212>
 8006cbc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006cbe:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006cc2:	d003      	beq.n	8006ccc <HAL_SPI_TransmitReceive+0x212>
      {
        errorcode = HAL_TIMEOUT;
 8006cc4:	2303      	movs	r3, #3
 8006cc6:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
        goto error;
 8006cca:	e0fb      	b.n	8006ec4 <HAL_SPI_TransmitReceive+0x40a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8006ccc:	68fb      	ldr	r3, [r7, #12]
 8006cce:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8006cd0:	b29b      	uxth	r3, r3
 8006cd2:	2b00      	cmp	r3, #0
 8006cd4:	d1a3      	bne.n	8006c1e <HAL_SPI_TransmitReceive+0x164>
 8006cd6:	68fb      	ldr	r3, [r7, #12]
 8006cd8:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8006cdc:	b29b      	uxth	r3, r3
 8006cde:	2b00      	cmp	r3, #0
 8006ce0:	d19d      	bne.n	8006c1e <HAL_SPI_TransmitReceive+0x164>
 8006ce2:	e0df      	b.n	8006ea4 <HAL_SPI_TransmitReceive+0x3ea>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8006ce4:	68fb      	ldr	r3, [r7, #12]
 8006ce6:	685b      	ldr	r3, [r3, #4]
 8006ce8:	2b00      	cmp	r3, #0
 8006cea:	d003      	beq.n	8006cf4 <HAL_SPI_TransmitReceive+0x23a>
 8006cec:	8a7b      	ldrh	r3, [r7, #18]
 8006cee:	2b01      	cmp	r3, #1
 8006cf0:	f040 80cb 	bne.w	8006e8a <HAL_SPI_TransmitReceive+0x3d0>
    {
      if (hspi->TxXferCount > 1U)
 8006cf4:	68fb      	ldr	r3, [r7, #12]
 8006cf6:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8006cf8:	b29b      	uxth	r3, r3
 8006cfa:	2b01      	cmp	r3, #1
 8006cfc:	d912      	bls.n	8006d24 <HAL_SPI_TransmitReceive+0x26a>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8006cfe:	68fb      	ldr	r3, [r7, #12]
 8006d00:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006d02:	881a      	ldrh	r2, [r3, #0]
 8006d04:	68fb      	ldr	r3, [r7, #12]
 8006d06:	681b      	ldr	r3, [r3, #0]
 8006d08:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8006d0a:	68fb      	ldr	r3, [r7, #12]
 8006d0c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006d0e:	1c9a      	adds	r2, r3, #2
 8006d10:	68fb      	ldr	r3, [r7, #12]
 8006d12:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount -= 2U;
 8006d14:	68fb      	ldr	r3, [r7, #12]
 8006d16:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8006d18:	b29b      	uxth	r3, r3
 8006d1a:	3b02      	subs	r3, #2
 8006d1c:	b29a      	uxth	r2, r3
 8006d1e:	68fb      	ldr	r3, [r7, #12]
 8006d20:	87da      	strh	r2, [r3, #62]	; 0x3e
 8006d22:	e0b2      	b.n	8006e8a <HAL_SPI_TransmitReceive+0x3d0>
      }
      else
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8006d24:	68fb      	ldr	r3, [r7, #12]
 8006d26:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8006d28:	68fb      	ldr	r3, [r7, #12]
 8006d2a:	681b      	ldr	r3, [r3, #0]
 8006d2c:	330c      	adds	r3, #12
 8006d2e:	7812      	ldrb	r2, [r2, #0]
 8006d30:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8006d32:	68fb      	ldr	r3, [r7, #12]
 8006d34:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006d36:	1c5a      	adds	r2, r3, #1
 8006d38:	68fb      	ldr	r3, [r7, #12]
 8006d3a:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 8006d3c:	68fb      	ldr	r3, [r7, #12]
 8006d3e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8006d40:	b29b      	uxth	r3, r3
 8006d42:	3b01      	subs	r3, #1
 8006d44:	b29a      	uxth	r2, r3
 8006d46:	68fb      	ldr	r3, [r7, #12]
 8006d48:	87da      	strh	r2, [r3, #62]	; 0x3e
      }
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8006d4a:	e09e      	b.n	8006e8a <HAL_SPI_TransmitReceive+0x3d0>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8006d4c:	68fb      	ldr	r3, [r7, #12]
 8006d4e:	681b      	ldr	r3, [r3, #0]
 8006d50:	689b      	ldr	r3, [r3, #8]
 8006d52:	f003 0302 	and.w	r3, r3, #2
 8006d56:	2b02      	cmp	r3, #2
 8006d58:	d134      	bne.n	8006dc4 <HAL_SPI_TransmitReceive+0x30a>
 8006d5a:	68fb      	ldr	r3, [r7, #12]
 8006d5c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8006d5e:	b29b      	uxth	r3, r3
 8006d60:	2b00      	cmp	r3, #0
 8006d62:	d02f      	beq.n	8006dc4 <HAL_SPI_TransmitReceive+0x30a>
 8006d64:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006d66:	2b01      	cmp	r3, #1
 8006d68:	d12c      	bne.n	8006dc4 <HAL_SPI_TransmitReceive+0x30a>
      {
        if (hspi->TxXferCount > 1U)
 8006d6a:	68fb      	ldr	r3, [r7, #12]
 8006d6c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8006d6e:	b29b      	uxth	r3, r3
 8006d70:	2b01      	cmp	r3, #1
 8006d72:	d912      	bls.n	8006d9a <HAL_SPI_TransmitReceive+0x2e0>
        {
          hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8006d74:	68fb      	ldr	r3, [r7, #12]
 8006d76:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006d78:	881a      	ldrh	r2, [r3, #0]
 8006d7a:	68fb      	ldr	r3, [r7, #12]
 8006d7c:	681b      	ldr	r3, [r3, #0]
 8006d7e:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 8006d80:	68fb      	ldr	r3, [r7, #12]
 8006d82:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006d84:	1c9a      	adds	r2, r3, #2
 8006d86:	68fb      	ldr	r3, [r7, #12]
 8006d88:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount -= 2U;
 8006d8a:	68fb      	ldr	r3, [r7, #12]
 8006d8c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8006d8e:	b29b      	uxth	r3, r3
 8006d90:	3b02      	subs	r3, #2
 8006d92:	b29a      	uxth	r2, r3
 8006d94:	68fb      	ldr	r3, [r7, #12]
 8006d96:	87da      	strh	r2, [r3, #62]	; 0x3e
 8006d98:	e012      	b.n	8006dc0 <HAL_SPI_TransmitReceive+0x306>
        }
        else
        {
          *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8006d9a:	68fb      	ldr	r3, [r7, #12]
 8006d9c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8006d9e:	68fb      	ldr	r3, [r7, #12]
 8006da0:	681b      	ldr	r3, [r3, #0]
 8006da2:	330c      	adds	r3, #12
 8006da4:	7812      	ldrb	r2, [r2, #0]
 8006da6:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 8006da8:	68fb      	ldr	r3, [r7, #12]
 8006daa:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006dac:	1c5a      	adds	r2, r3, #1
 8006dae:	68fb      	ldr	r3, [r7, #12]
 8006db0:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount--;
 8006db2:	68fb      	ldr	r3, [r7, #12]
 8006db4:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8006db6:	b29b      	uxth	r3, r3
 8006db8:	3b01      	subs	r3, #1
 8006dba:	b29a      	uxth	r2, r3
 8006dbc:	68fb      	ldr	r3, [r7, #12]
 8006dbe:	87da      	strh	r2, [r3, #62]	; 0x3e
        }
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8006dc0:	2300      	movs	r3, #0
 8006dc2:	627b      	str	r3, [r7, #36]	; 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8006dc4:	68fb      	ldr	r3, [r7, #12]
 8006dc6:	681b      	ldr	r3, [r3, #0]
 8006dc8:	689b      	ldr	r3, [r3, #8]
 8006dca:	f003 0301 	and.w	r3, r3, #1
 8006dce:	2b01      	cmp	r3, #1
 8006dd0:	d148      	bne.n	8006e64 <HAL_SPI_TransmitReceive+0x3aa>
 8006dd2:	68fb      	ldr	r3, [r7, #12]
 8006dd4:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8006dd8:	b29b      	uxth	r3, r3
 8006dda:	2b00      	cmp	r3, #0
 8006ddc:	d042      	beq.n	8006e64 <HAL_SPI_TransmitReceive+0x3aa>
      {
        if (hspi->RxXferCount > 1U)
 8006dde:	68fb      	ldr	r3, [r7, #12]
 8006de0:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8006de4:	b29b      	uxth	r3, r3
 8006de6:	2b01      	cmp	r3, #1
 8006de8:	d923      	bls.n	8006e32 <HAL_SPI_TransmitReceive+0x378>
        {
          *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8006dea:	68fb      	ldr	r3, [r7, #12]
 8006dec:	681b      	ldr	r3, [r3, #0]
 8006dee:	68da      	ldr	r2, [r3, #12]
 8006df0:	68fb      	ldr	r3, [r7, #12]
 8006df2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006df4:	b292      	uxth	r2, r2
 8006df6:	801a      	strh	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint16_t);
 8006df8:	68fb      	ldr	r3, [r7, #12]
 8006dfa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006dfc:	1c9a      	adds	r2, r3, #2
 8006dfe:	68fb      	ldr	r3, [r7, #12]
 8006e00:	641a      	str	r2, [r3, #64]	; 0x40
          hspi->RxXferCount -= 2U;
 8006e02:	68fb      	ldr	r3, [r7, #12]
 8006e04:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8006e08:	b29b      	uxth	r3, r3
 8006e0a:	3b02      	subs	r3, #2
 8006e0c:	b29a      	uxth	r2, r3
 8006e0e:	68fb      	ldr	r3, [r7, #12]
 8006e10:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
          if (hspi->RxXferCount <= 1U)
 8006e14:	68fb      	ldr	r3, [r7, #12]
 8006e16:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8006e1a:	b29b      	uxth	r3, r3
 8006e1c:	2b01      	cmp	r3, #1
 8006e1e:	d81f      	bhi.n	8006e60 <HAL_SPI_TransmitReceive+0x3a6>
          {
            /* Set RX Fifo threshold before to switch on 8 bit data size */
            SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8006e20:	68fb      	ldr	r3, [r7, #12]
 8006e22:	681b      	ldr	r3, [r3, #0]
 8006e24:	685a      	ldr	r2, [r3, #4]
 8006e26:	68fb      	ldr	r3, [r7, #12]
 8006e28:	681b      	ldr	r3, [r3, #0]
 8006e2a:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8006e2e:	605a      	str	r2, [r3, #4]
 8006e30:	e016      	b.n	8006e60 <HAL_SPI_TransmitReceive+0x3a6>
          }
        }
        else
        {
          (*(uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8006e32:	68fb      	ldr	r3, [r7, #12]
 8006e34:	681b      	ldr	r3, [r3, #0]
 8006e36:	f103 020c 	add.w	r2, r3, #12
 8006e3a:	68fb      	ldr	r3, [r7, #12]
 8006e3c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006e3e:	7812      	ldrb	r2, [r2, #0]
 8006e40:	b2d2      	uxtb	r2, r2
 8006e42:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr++;
 8006e44:	68fb      	ldr	r3, [r7, #12]
 8006e46:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006e48:	1c5a      	adds	r2, r3, #1
 8006e4a:	68fb      	ldr	r3, [r7, #12]
 8006e4c:	641a      	str	r2, [r3, #64]	; 0x40
          hspi->RxXferCount--;
 8006e4e:	68fb      	ldr	r3, [r7, #12]
 8006e50:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8006e54:	b29b      	uxth	r3, r3
 8006e56:	3b01      	subs	r3, #1
 8006e58:	b29a      	uxth	r2, r3
 8006e5a:	68fb      	ldr	r3, [r7, #12]
 8006e5c:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
        }
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8006e60:	2301      	movs	r3, #1
 8006e62:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8006e64:	f7fb fe10 	bl	8002a88 <HAL_GetTick>
 8006e68:	4602      	mov	r2, r0
 8006e6a:	69fb      	ldr	r3, [r7, #28]
 8006e6c:	1ad3      	subs	r3, r2, r3
 8006e6e:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8006e70:	429a      	cmp	r2, r3
 8006e72:	d803      	bhi.n	8006e7c <HAL_SPI_TransmitReceive+0x3c2>
 8006e74:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006e76:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006e7a:	d102      	bne.n	8006e82 <HAL_SPI_TransmitReceive+0x3c8>
 8006e7c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006e7e:	2b00      	cmp	r3, #0
 8006e80:	d103      	bne.n	8006e8a <HAL_SPI_TransmitReceive+0x3d0>
      {
        errorcode = HAL_TIMEOUT;
 8006e82:	2303      	movs	r3, #3
 8006e84:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
        goto error;
 8006e88:	e01c      	b.n	8006ec4 <HAL_SPI_TransmitReceive+0x40a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8006e8a:	68fb      	ldr	r3, [r7, #12]
 8006e8c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8006e8e:	b29b      	uxth	r3, r3
 8006e90:	2b00      	cmp	r3, #0
 8006e92:	f47f af5b 	bne.w	8006d4c <HAL_SPI_TransmitReceive+0x292>
 8006e96:	68fb      	ldr	r3, [r7, #12]
 8006e98:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8006e9c:	b29b      	uxth	r3, r3
 8006e9e:	2b00      	cmp	r3, #0
 8006ea0:	f47f af54 	bne.w	8006d4c <HAL_SPI_TransmitReceive+0x292>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8006ea4:	69fa      	ldr	r2, [r7, #28]
 8006ea6:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8006ea8:	68f8      	ldr	r0, [r7, #12]
 8006eaa:	f000 f941 	bl	8007130 <SPI_EndRxTxTransaction>
 8006eae:	4603      	mov	r3, r0
 8006eb0:	2b00      	cmp	r3, #0
 8006eb2:	d006      	beq.n	8006ec2 <HAL_SPI_TransmitReceive+0x408>
  {
    errorcode = HAL_ERROR;
 8006eb4:	2301      	movs	r3, #1
 8006eb6:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8006eba:	68fb      	ldr	r3, [r7, #12]
 8006ebc:	2220      	movs	r2, #32
 8006ebe:	661a      	str	r2, [r3, #96]	; 0x60
 8006ec0:	e000      	b.n	8006ec4 <HAL_SPI_TransmitReceive+0x40a>
  }

error :
 8006ec2:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8006ec4:	68fb      	ldr	r3, [r7, #12]
 8006ec6:	2201      	movs	r2, #1
 8006ec8:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  __HAL_UNLOCK(hspi);
 8006ecc:	68fb      	ldr	r3, [r7, #12]
 8006ece:	2200      	movs	r2, #0
 8006ed0:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
  return errorcode;
 8006ed4:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
}
 8006ed8:	4618      	mov	r0, r3
 8006eda:	3728      	adds	r7, #40	; 0x28
 8006edc:	46bd      	mov	sp, r7
 8006ede:	bd80      	pop	{r7, pc}

08006ee0 <HAL_SPI_GetState>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval SPI state
  */
HAL_SPI_StateTypeDef HAL_SPI_GetState(SPI_HandleTypeDef *hspi)
{
 8006ee0:	b480      	push	{r7}
 8006ee2:	b083      	sub	sp, #12
 8006ee4:	af00      	add	r7, sp, #0
 8006ee6:	6078      	str	r0, [r7, #4]
  /* Return SPI handle state */
  return hspi->State;
 8006ee8:	687b      	ldr	r3, [r7, #4]
 8006eea:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8006eee:	b2db      	uxtb	r3, r3
}
 8006ef0:	4618      	mov	r0, r3
 8006ef2:	370c      	adds	r7, #12
 8006ef4:	46bd      	mov	sp, r7
 8006ef6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006efa:	4770      	bx	lr

08006efc <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8006efc:	b580      	push	{r7, lr}
 8006efe:	b088      	sub	sp, #32
 8006f00:	af00      	add	r7, sp, #0
 8006f02:	60f8      	str	r0, [r7, #12]
 8006f04:	60b9      	str	r1, [r7, #8]
 8006f06:	603b      	str	r3, [r7, #0]
 8006f08:	4613      	mov	r3, r2
 8006f0a:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8006f0c:	f7fb fdbc 	bl	8002a88 <HAL_GetTick>
 8006f10:	4602      	mov	r2, r0
 8006f12:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006f14:	1a9b      	subs	r3, r3, r2
 8006f16:	683a      	ldr	r2, [r7, #0]
 8006f18:	4413      	add	r3, r2
 8006f1a:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8006f1c:	f7fb fdb4 	bl	8002a88 <HAL_GetTick>
 8006f20:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8006f22:	4b39      	ldr	r3, [pc, #228]	; (8007008 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8006f24:	681b      	ldr	r3, [r3, #0]
 8006f26:	015b      	lsls	r3, r3, #5
 8006f28:	0d1b      	lsrs	r3, r3, #20
 8006f2a:	69fa      	ldr	r2, [r7, #28]
 8006f2c:	fb02 f303 	mul.w	r3, r2, r3
 8006f30:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8006f32:	e054      	b.n	8006fde <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8006f34:	683b      	ldr	r3, [r7, #0]
 8006f36:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006f3a:	d050      	beq.n	8006fde <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8006f3c:	f7fb fda4 	bl	8002a88 <HAL_GetTick>
 8006f40:	4602      	mov	r2, r0
 8006f42:	69bb      	ldr	r3, [r7, #24]
 8006f44:	1ad3      	subs	r3, r2, r3
 8006f46:	69fa      	ldr	r2, [r7, #28]
 8006f48:	429a      	cmp	r2, r3
 8006f4a:	d902      	bls.n	8006f52 <SPI_WaitFlagStateUntilTimeout+0x56>
 8006f4c:	69fb      	ldr	r3, [r7, #28]
 8006f4e:	2b00      	cmp	r3, #0
 8006f50:	d13d      	bne.n	8006fce <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8006f52:	68fb      	ldr	r3, [r7, #12]
 8006f54:	681b      	ldr	r3, [r3, #0]
 8006f56:	685a      	ldr	r2, [r3, #4]
 8006f58:	68fb      	ldr	r3, [r7, #12]
 8006f5a:	681b      	ldr	r3, [r3, #0]
 8006f5c:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8006f60:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8006f62:	68fb      	ldr	r3, [r7, #12]
 8006f64:	685b      	ldr	r3, [r3, #4]
 8006f66:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8006f6a:	d111      	bne.n	8006f90 <SPI_WaitFlagStateUntilTimeout+0x94>
 8006f6c:	68fb      	ldr	r3, [r7, #12]
 8006f6e:	689b      	ldr	r3, [r3, #8]
 8006f70:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8006f74:	d004      	beq.n	8006f80 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8006f76:	68fb      	ldr	r3, [r7, #12]
 8006f78:	689b      	ldr	r3, [r3, #8]
 8006f7a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8006f7e:	d107      	bne.n	8006f90 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8006f80:	68fb      	ldr	r3, [r7, #12]
 8006f82:	681b      	ldr	r3, [r3, #0]
 8006f84:	681a      	ldr	r2, [r3, #0]
 8006f86:	68fb      	ldr	r3, [r7, #12]
 8006f88:	681b      	ldr	r3, [r3, #0]
 8006f8a:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8006f8e:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8006f90:	68fb      	ldr	r3, [r7, #12]
 8006f92:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006f94:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8006f98:	d10f      	bne.n	8006fba <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8006f9a:	68fb      	ldr	r3, [r7, #12]
 8006f9c:	681b      	ldr	r3, [r3, #0]
 8006f9e:	681a      	ldr	r2, [r3, #0]
 8006fa0:	68fb      	ldr	r3, [r7, #12]
 8006fa2:	681b      	ldr	r3, [r3, #0]
 8006fa4:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8006fa8:	601a      	str	r2, [r3, #0]
 8006faa:	68fb      	ldr	r3, [r7, #12]
 8006fac:	681b      	ldr	r3, [r3, #0]
 8006fae:	681a      	ldr	r2, [r3, #0]
 8006fb0:	68fb      	ldr	r3, [r7, #12]
 8006fb2:	681b      	ldr	r3, [r3, #0]
 8006fb4:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8006fb8:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8006fba:	68fb      	ldr	r3, [r7, #12]
 8006fbc:	2201      	movs	r2, #1
 8006fbe:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8006fc2:	68fb      	ldr	r3, [r7, #12]
 8006fc4:	2200      	movs	r2, #0
 8006fc6:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

        return HAL_TIMEOUT;
 8006fca:	2303      	movs	r3, #3
 8006fcc:	e017      	b.n	8006ffe <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if(count == 0U)
 8006fce:	697b      	ldr	r3, [r7, #20]
 8006fd0:	2b00      	cmp	r3, #0
 8006fd2:	d101      	bne.n	8006fd8 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8006fd4:	2300      	movs	r3, #0
 8006fd6:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8006fd8:	697b      	ldr	r3, [r7, #20]
 8006fda:	3b01      	subs	r3, #1
 8006fdc:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8006fde:	68fb      	ldr	r3, [r7, #12]
 8006fe0:	681b      	ldr	r3, [r3, #0]
 8006fe2:	689a      	ldr	r2, [r3, #8]
 8006fe4:	68bb      	ldr	r3, [r7, #8]
 8006fe6:	4013      	ands	r3, r2
 8006fe8:	68ba      	ldr	r2, [r7, #8]
 8006fea:	429a      	cmp	r2, r3
 8006fec:	bf0c      	ite	eq
 8006fee:	2301      	moveq	r3, #1
 8006ff0:	2300      	movne	r3, #0
 8006ff2:	b2db      	uxtb	r3, r3
 8006ff4:	461a      	mov	r2, r3
 8006ff6:	79fb      	ldrb	r3, [r7, #7]
 8006ff8:	429a      	cmp	r2, r3
 8006ffa:	d19b      	bne.n	8006f34 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8006ffc:	2300      	movs	r3, #0
}
 8006ffe:	4618      	mov	r0, r3
 8007000:	3720      	adds	r7, #32
 8007002:	46bd      	mov	sp, r7
 8007004:	bd80      	pop	{r7, pc}
 8007006:	bf00      	nop
 8007008:	20000004 	.word	0x20000004

0800700c <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 800700c:	b580      	push	{r7, lr}
 800700e:	b088      	sub	sp, #32
 8007010:	af00      	add	r7, sp, #0
 8007012:	60f8      	str	r0, [r7, #12]
 8007014:	60b9      	str	r1, [r7, #8]
 8007016:	607a      	str	r2, [r7, #4]
 8007018:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 800701a:	f7fb fd35 	bl	8002a88 <HAL_GetTick>
 800701e:	4602      	mov	r2, r0
 8007020:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007022:	1a9b      	subs	r3, r3, r2
 8007024:	683a      	ldr	r2, [r7, #0]
 8007026:	4413      	add	r3, r2
 8007028:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 800702a:	f7fb fd2d 	bl	8002a88 <HAL_GetTick>
 800702e:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 8007030:	4b3e      	ldr	r3, [pc, #248]	; (800712c <SPI_WaitFifoStateUntilTimeout+0x120>)
 8007032:	681a      	ldr	r2, [r3, #0]
 8007034:	4613      	mov	r3, r2
 8007036:	009b      	lsls	r3, r3, #2
 8007038:	4413      	add	r3, r2
 800703a:	00da      	lsls	r2, r3, #3
 800703c:	1ad3      	subs	r3, r2, r3
 800703e:	0d1b      	lsrs	r3, r3, #20
 8007040:	69fa      	ldr	r2, [r7, #28]
 8007042:	fb02 f303 	mul.w	r3, r2, r3
 8007046:	613b      	str	r3, [r7, #16]

  while ((hspi->Instance->SR & Fifo) != State)
 8007048:	e062      	b.n	8007110 <SPI_WaitFifoStateUntilTimeout+0x104>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 800704a:	68bb      	ldr	r3, [r7, #8]
 800704c:	f5b3 6fc0 	cmp.w	r3, #1536	; 0x600
 8007050:	d109      	bne.n	8007066 <SPI_WaitFifoStateUntilTimeout+0x5a>
 8007052:	687b      	ldr	r3, [r7, #4]
 8007054:	2b00      	cmp	r3, #0
 8007056:	d106      	bne.n	8007066 <SPI_WaitFifoStateUntilTimeout+0x5a>
    {
      /* Flush Data Register by a blank read */
      tmpreg = READ_REG(*((__IO uint8_t *)&hspi->Instance->DR));
 8007058:	68fb      	ldr	r3, [r7, #12]
 800705a:	681b      	ldr	r3, [r3, #0]
 800705c:	330c      	adds	r3, #12
 800705e:	781b      	ldrb	r3, [r3, #0]
 8007060:	b2db      	uxtb	r3, r3
 8007062:	617b      	str	r3, [r7, #20]
      /* To avoid GCC warning */
      UNUSED(tmpreg);
 8007064:	697b      	ldr	r3, [r7, #20]
    }

    if (Timeout != HAL_MAX_DELAY)
 8007066:	683b      	ldr	r3, [r7, #0]
 8007068:	f1b3 3fff 	cmp.w	r3, #4294967295
 800706c:	d050      	beq.n	8007110 <SPI_WaitFifoStateUntilTimeout+0x104>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 800706e:	f7fb fd0b 	bl	8002a88 <HAL_GetTick>
 8007072:	4602      	mov	r2, r0
 8007074:	69bb      	ldr	r3, [r7, #24]
 8007076:	1ad3      	subs	r3, r2, r3
 8007078:	69fa      	ldr	r2, [r7, #28]
 800707a:	429a      	cmp	r2, r3
 800707c:	d902      	bls.n	8007084 <SPI_WaitFifoStateUntilTimeout+0x78>
 800707e:	69fb      	ldr	r3, [r7, #28]
 8007080:	2b00      	cmp	r3, #0
 8007082:	d13d      	bne.n	8007100 <SPI_WaitFifoStateUntilTimeout+0xf4>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8007084:	68fb      	ldr	r3, [r7, #12]
 8007086:	681b      	ldr	r3, [r3, #0]
 8007088:	685a      	ldr	r2, [r3, #4]
 800708a:	68fb      	ldr	r3, [r7, #12]
 800708c:	681b      	ldr	r3, [r3, #0]
 800708e:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8007092:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8007094:	68fb      	ldr	r3, [r7, #12]
 8007096:	685b      	ldr	r3, [r3, #4]
 8007098:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800709c:	d111      	bne.n	80070c2 <SPI_WaitFifoStateUntilTimeout+0xb6>
 800709e:	68fb      	ldr	r3, [r7, #12]
 80070a0:	689b      	ldr	r3, [r3, #8]
 80070a2:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80070a6:	d004      	beq.n	80070b2 <SPI_WaitFifoStateUntilTimeout+0xa6>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80070a8:	68fb      	ldr	r3, [r7, #12]
 80070aa:	689b      	ldr	r3, [r3, #8]
 80070ac:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80070b0:	d107      	bne.n	80070c2 <SPI_WaitFifoStateUntilTimeout+0xb6>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 80070b2:	68fb      	ldr	r3, [r7, #12]
 80070b4:	681b      	ldr	r3, [r3, #0]
 80070b6:	681a      	ldr	r2, [r3, #0]
 80070b8:	68fb      	ldr	r3, [r7, #12]
 80070ba:	681b      	ldr	r3, [r3, #0]
 80070bc:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80070c0:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80070c2:	68fb      	ldr	r3, [r7, #12]
 80070c4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80070c6:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80070ca:	d10f      	bne.n	80070ec <SPI_WaitFifoStateUntilTimeout+0xe0>
        {
          SPI_RESET_CRC(hspi);
 80070cc:	68fb      	ldr	r3, [r7, #12]
 80070ce:	681b      	ldr	r3, [r3, #0]
 80070d0:	681a      	ldr	r2, [r3, #0]
 80070d2:	68fb      	ldr	r3, [r7, #12]
 80070d4:	681b      	ldr	r3, [r3, #0]
 80070d6:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80070da:	601a      	str	r2, [r3, #0]
 80070dc:	68fb      	ldr	r3, [r7, #12]
 80070de:	681b      	ldr	r3, [r3, #0]
 80070e0:	681a      	ldr	r2, [r3, #0]
 80070e2:	68fb      	ldr	r3, [r7, #12]
 80070e4:	681b      	ldr	r3, [r3, #0]
 80070e6:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80070ea:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 80070ec:	68fb      	ldr	r3, [r7, #12]
 80070ee:	2201      	movs	r2, #1
 80070f0:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 80070f4:	68fb      	ldr	r3, [r7, #12]
 80070f6:	2200      	movs	r2, #0
 80070f8:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

        return HAL_TIMEOUT;
 80070fc:	2303      	movs	r3, #3
 80070fe:	e010      	b.n	8007122 <SPI_WaitFifoStateUntilTimeout+0x116>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if(count == 0U)
 8007100:	693b      	ldr	r3, [r7, #16]
 8007102:	2b00      	cmp	r3, #0
 8007104:	d101      	bne.n	800710a <SPI_WaitFifoStateUntilTimeout+0xfe>
      {
        tmp_timeout = 0U;
 8007106:	2300      	movs	r3, #0
 8007108:	61fb      	str	r3, [r7, #28]
      }      
      count--;
 800710a:	693b      	ldr	r3, [r7, #16]
 800710c:	3b01      	subs	r3, #1
 800710e:	613b      	str	r3, [r7, #16]
  while ((hspi->Instance->SR & Fifo) != State)
 8007110:	68fb      	ldr	r3, [r7, #12]
 8007112:	681b      	ldr	r3, [r3, #0]
 8007114:	689a      	ldr	r2, [r3, #8]
 8007116:	68bb      	ldr	r3, [r7, #8]
 8007118:	4013      	ands	r3, r2
 800711a:	687a      	ldr	r2, [r7, #4]
 800711c:	429a      	cmp	r2, r3
 800711e:	d194      	bne.n	800704a <SPI_WaitFifoStateUntilTimeout+0x3e>
    }
  }

  return HAL_OK;
 8007120:	2300      	movs	r3, #0
}
 8007122:	4618      	mov	r0, r3
 8007124:	3720      	adds	r7, #32
 8007126:	46bd      	mov	sp, r7
 8007128:	bd80      	pop	{r7, pc}
 800712a:	bf00      	nop
 800712c:	20000004 	.word	0x20000004

08007130 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8007130:	b580      	push	{r7, lr}
 8007132:	b086      	sub	sp, #24
 8007134:	af02      	add	r7, sp, #8
 8007136:	60f8      	str	r0, [r7, #12]
 8007138:	60b9      	str	r1, [r7, #8]
 800713a:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 800713c:	687b      	ldr	r3, [r7, #4]
 800713e:	9300      	str	r3, [sp, #0]
 8007140:	68bb      	ldr	r3, [r7, #8]
 8007142:	2200      	movs	r2, #0
 8007144:	f44f 51c0 	mov.w	r1, #6144	; 0x1800
 8007148:	68f8      	ldr	r0, [r7, #12]
 800714a:	f7ff ff5f 	bl	800700c <SPI_WaitFifoStateUntilTimeout>
 800714e:	4603      	mov	r3, r0
 8007150:	2b00      	cmp	r3, #0
 8007152:	d007      	beq.n	8007164 <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8007154:	68fb      	ldr	r3, [r7, #12]
 8007156:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8007158:	f043 0220 	orr.w	r2, r3, #32
 800715c:	68fb      	ldr	r3, [r7, #12]
 800715e:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 8007160:	2303      	movs	r3, #3
 8007162:	e027      	b.n	80071b4 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8007164:	687b      	ldr	r3, [r7, #4]
 8007166:	9300      	str	r3, [sp, #0]
 8007168:	68bb      	ldr	r3, [r7, #8]
 800716a:	2200      	movs	r2, #0
 800716c:	2180      	movs	r1, #128	; 0x80
 800716e:	68f8      	ldr	r0, [r7, #12]
 8007170:	f7ff fec4 	bl	8006efc <SPI_WaitFlagStateUntilTimeout>
 8007174:	4603      	mov	r3, r0
 8007176:	2b00      	cmp	r3, #0
 8007178:	d007      	beq.n	800718a <SPI_EndRxTxTransaction+0x5a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800717a:	68fb      	ldr	r3, [r7, #12]
 800717c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800717e:	f043 0220 	orr.w	r2, r3, #32
 8007182:	68fb      	ldr	r3, [r7, #12]
 8007184:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 8007186:	2303      	movs	r3, #3
 8007188:	e014      	b.n	80071b4 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 800718a:	687b      	ldr	r3, [r7, #4]
 800718c:	9300      	str	r3, [sp, #0]
 800718e:	68bb      	ldr	r3, [r7, #8]
 8007190:	2200      	movs	r2, #0
 8007192:	f44f 61c0 	mov.w	r1, #1536	; 0x600
 8007196:	68f8      	ldr	r0, [r7, #12]
 8007198:	f7ff ff38 	bl	800700c <SPI_WaitFifoStateUntilTimeout>
 800719c:	4603      	mov	r3, r0
 800719e:	2b00      	cmp	r3, #0
 80071a0:	d007      	beq.n	80071b2 <SPI_EndRxTxTransaction+0x82>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80071a2:	68fb      	ldr	r3, [r7, #12]
 80071a4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80071a6:	f043 0220 	orr.w	r2, r3, #32
 80071aa:	68fb      	ldr	r3, [r7, #12]
 80071ac:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 80071ae:	2303      	movs	r3, #3
 80071b0:	e000      	b.n	80071b4 <SPI_EndRxTxTransaction+0x84>
  }

  return HAL_OK;
 80071b2:	2300      	movs	r3, #0
}
 80071b4:	4618      	mov	r0, r3
 80071b6:	3710      	adds	r7, #16
 80071b8:	46bd      	mov	sp, r7
 80071ba:	bd80      	pop	{r7, pc}

080071bc <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80071bc:	b580      	push	{r7, lr}
 80071be:	b082      	sub	sp, #8
 80071c0:	af00      	add	r7, sp, #0
 80071c2:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80071c4:	687b      	ldr	r3, [r7, #4]
 80071c6:	2b00      	cmp	r3, #0
 80071c8:	d101      	bne.n	80071ce <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80071ca:	2301      	movs	r3, #1
 80071cc:	e042      	b.n	8007254 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 80071ce:	687b      	ldr	r3, [r7, #4]
 80071d0:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80071d4:	2b00      	cmp	r3, #0
 80071d6:	d106      	bne.n	80071e6 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80071d8:	687b      	ldr	r3, [r7, #4]
 80071da:	2200      	movs	r2, #0
 80071dc:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80071e0:	6878      	ldr	r0, [r7, #4]
 80071e2:	f7fa fee9 	bl	8001fb8 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80071e6:	687b      	ldr	r3, [r7, #4]
 80071e8:	2224      	movs	r2, #36	; 0x24
 80071ea:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  __HAL_UART_DISABLE(huart);
 80071ee:	687b      	ldr	r3, [r7, #4]
 80071f0:	681b      	ldr	r3, [r3, #0]
 80071f2:	681a      	ldr	r2, [r3, #0]
 80071f4:	687b      	ldr	r3, [r7, #4]
 80071f6:	681b      	ldr	r3, [r3, #0]
 80071f8:	f022 0201 	bic.w	r2, r2, #1
 80071fc:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 80071fe:	6878      	ldr	r0, [r7, #4]
 8007200:	f000 f8c4 	bl	800738c <UART_SetConfig>
 8007204:	4603      	mov	r3, r0
 8007206:	2b01      	cmp	r3, #1
 8007208:	d101      	bne.n	800720e <HAL_UART_Init+0x52>
  {
    return HAL_ERROR;
 800720a:	2301      	movs	r3, #1
 800720c:	e022      	b.n	8007254 <HAL_UART_Init+0x98>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800720e:	687b      	ldr	r3, [r7, #4]
 8007210:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007212:	2b00      	cmp	r3, #0
 8007214:	d002      	beq.n	800721c <HAL_UART_Init+0x60>
  {
    UART_AdvFeatureConfig(huart);
 8007216:	6878      	ldr	r0, [r7, #4]
 8007218:	f000 fb82 	bl	8007920 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800721c:	687b      	ldr	r3, [r7, #4]
 800721e:	681b      	ldr	r3, [r3, #0]
 8007220:	685a      	ldr	r2, [r3, #4]
 8007222:	687b      	ldr	r3, [r7, #4]
 8007224:	681b      	ldr	r3, [r3, #0]
 8007226:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 800722a:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800722c:	687b      	ldr	r3, [r7, #4]
 800722e:	681b      	ldr	r3, [r3, #0]
 8007230:	689a      	ldr	r2, [r3, #8]
 8007232:	687b      	ldr	r3, [r7, #4]
 8007234:	681b      	ldr	r3, [r3, #0]
 8007236:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 800723a:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 800723c:	687b      	ldr	r3, [r7, #4]
 800723e:	681b      	ldr	r3, [r3, #0]
 8007240:	681a      	ldr	r2, [r3, #0]
 8007242:	687b      	ldr	r3, [r7, #4]
 8007244:	681b      	ldr	r3, [r3, #0]
 8007246:	f042 0201 	orr.w	r2, r2, #1
 800724a:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800724c:	6878      	ldr	r0, [r7, #4]
 800724e:	f000 fc09 	bl	8007a64 <UART_CheckIdleState>
 8007252:	4603      	mov	r3, r0
}
 8007254:	4618      	mov	r0, r3
 8007256:	3708      	adds	r7, #8
 8007258:	46bd      	mov	sp, r7
 800725a:	bd80      	pop	{r7, pc}

0800725c <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800725c:	b580      	push	{r7, lr}
 800725e:	b08a      	sub	sp, #40	; 0x28
 8007260:	af02      	add	r7, sp, #8
 8007262:	60f8      	str	r0, [r7, #12]
 8007264:	60b9      	str	r1, [r7, #8]
 8007266:	603b      	str	r3, [r7, #0]
 8007268:	4613      	mov	r3, r2
 800726a:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800726c:	68fb      	ldr	r3, [r7, #12]
 800726e:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8007272:	2b20      	cmp	r3, #32
 8007274:	f040 8084 	bne.w	8007380 <HAL_UART_Transmit+0x124>
  {
    if ((pData == NULL) || (Size == 0U))
 8007278:	68bb      	ldr	r3, [r7, #8]
 800727a:	2b00      	cmp	r3, #0
 800727c:	d002      	beq.n	8007284 <HAL_UART_Transmit+0x28>
 800727e:	88fb      	ldrh	r3, [r7, #6]
 8007280:	2b00      	cmp	r3, #0
 8007282:	d101      	bne.n	8007288 <HAL_UART_Transmit+0x2c>
    {
      return  HAL_ERROR;
 8007284:	2301      	movs	r3, #1
 8007286:	e07c      	b.n	8007382 <HAL_UART_Transmit+0x126>
    }

    __HAL_LOCK(huart);
 8007288:	68fb      	ldr	r3, [r7, #12]
 800728a:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 800728e:	2b01      	cmp	r3, #1
 8007290:	d101      	bne.n	8007296 <HAL_UART_Transmit+0x3a>
 8007292:	2302      	movs	r3, #2
 8007294:	e075      	b.n	8007382 <HAL_UART_Transmit+0x126>
 8007296:	68fb      	ldr	r3, [r7, #12]
 8007298:	2201      	movs	r2, #1
 800729a:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800729e:	68fb      	ldr	r3, [r7, #12]
 80072a0:	2200      	movs	r2, #0
 80072a2:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80072a6:	68fb      	ldr	r3, [r7, #12]
 80072a8:	2221      	movs	r2, #33	; 0x21
 80072aa:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80072ae:	f7fb fbeb 	bl	8002a88 <HAL_GetTick>
 80072b2:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 80072b4:	68fb      	ldr	r3, [r7, #12]
 80072b6:	88fa      	ldrh	r2, [r7, #6]
 80072b8:	f8a3 2054 	strh.w	r2, [r3, #84]	; 0x54
    huart->TxXferCount = Size;
 80072bc:	68fb      	ldr	r3, [r7, #12]
 80072be:	88fa      	ldrh	r2, [r7, #6]
 80072c0:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80072c4:	68fb      	ldr	r3, [r7, #12]
 80072c6:	689b      	ldr	r3, [r3, #8]
 80072c8:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80072cc:	d108      	bne.n	80072e0 <HAL_UART_Transmit+0x84>
 80072ce:	68fb      	ldr	r3, [r7, #12]
 80072d0:	691b      	ldr	r3, [r3, #16]
 80072d2:	2b00      	cmp	r3, #0
 80072d4:	d104      	bne.n	80072e0 <HAL_UART_Transmit+0x84>
    {
      pdata8bits  = NULL;
 80072d6:	2300      	movs	r3, #0
 80072d8:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 80072da:	68bb      	ldr	r3, [r7, #8]
 80072dc:	61bb      	str	r3, [r7, #24]
 80072de:	e003      	b.n	80072e8 <HAL_UART_Transmit+0x8c>
    }
    else
    {
      pdata8bits  = pData;
 80072e0:	68bb      	ldr	r3, [r7, #8]
 80072e2:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80072e4:	2300      	movs	r3, #0
 80072e6:	61bb      	str	r3, [r7, #24]
    }

    __HAL_UNLOCK(huart);
 80072e8:	68fb      	ldr	r3, [r7, #12]
 80072ea:	2200      	movs	r2, #0
 80072ec:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    while (huart->TxXferCount > 0U)
 80072f0:	e02d      	b.n	800734e <HAL_UART_Transmit+0xf2>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80072f2:	683b      	ldr	r3, [r7, #0]
 80072f4:	9300      	str	r3, [sp, #0]
 80072f6:	697b      	ldr	r3, [r7, #20]
 80072f8:	2200      	movs	r2, #0
 80072fa:	2180      	movs	r1, #128	; 0x80
 80072fc:	68f8      	ldr	r0, [r7, #12]
 80072fe:	f000 fbfc 	bl	8007afa <UART_WaitOnFlagUntilTimeout>
 8007302:	4603      	mov	r3, r0
 8007304:	2b00      	cmp	r3, #0
 8007306:	d001      	beq.n	800730c <HAL_UART_Transmit+0xb0>
      {
        return HAL_TIMEOUT;
 8007308:	2303      	movs	r3, #3
 800730a:	e03a      	b.n	8007382 <HAL_UART_Transmit+0x126>
      }
      if (pdata8bits == NULL)
 800730c:	69fb      	ldr	r3, [r7, #28]
 800730e:	2b00      	cmp	r3, #0
 8007310:	d10b      	bne.n	800732a <HAL_UART_Transmit+0xce>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8007312:	69bb      	ldr	r3, [r7, #24]
 8007314:	881a      	ldrh	r2, [r3, #0]
 8007316:	68fb      	ldr	r3, [r7, #12]
 8007318:	681b      	ldr	r3, [r3, #0]
 800731a:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800731e:	b292      	uxth	r2, r2
 8007320:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata16bits++;
 8007322:	69bb      	ldr	r3, [r7, #24]
 8007324:	3302      	adds	r3, #2
 8007326:	61bb      	str	r3, [r7, #24]
 8007328:	e008      	b.n	800733c <HAL_UART_Transmit+0xe0>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 800732a:	69fb      	ldr	r3, [r7, #28]
 800732c:	781a      	ldrb	r2, [r3, #0]
 800732e:	68fb      	ldr	r3, [r7, #12]
 8007330:	681b      	ldr	r3, [r3, #0]
 8007332:	b292      	uxth	r2, r2
 8007334:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata8bits++;
 8007336:	69fb      	ldr	r3, [r7, #28]
 8007338:	3301      	adds	r3, #1
 800733a:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800733c:	68fb      	ldr	r3, [r7, #12]
 800733e:	f8b3 3056 	ldrh.w	r3, [r3, #86]	; 0x56
 8007342:	b29b      	uxth	r3, r3
 8007344:	3b01      	subs	r3, #1
 8007346:	b29a      	uxth	r2, r3
 8007348:	68fb      	ldr	r3, [r7, #12]
 800734a:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56
    while (huart->TxXferCount > 0U)
 800734e:	68fb      	ldr	r3, [r7, #12]
 8007350:	f8b3 3056 	ldrh.w	r3, [r3, #86]	; 0x56
 8007354:	b29b      	uxth	r3, r3
 8007356:	2b00      	cmp	r3, #0
 8007358:	d1cb      	bne.n	80072f2 <HAL_UART_Transmit+0x96>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800735a:	683b      	ldr	r3, [r7, #0]
 800735c:	9300      	str	r3, [sp, #0]
 800735e:	697b      	ldr	r3, [r7, #20]
 8007360:	2200      	movs	r2, #0
 8007362:	2140      	movs	r1, #64	; 0x40
 8007364:	68f8      	ldr	r0, [r7, #12]
 8007366:	f000 fbc8 	bl	8007afa <UART_WaitOnFlagUntilTimeout>
 800736a:	4603      	mov	r3, r0
 800736c:	2b00      	cmp	r3, #0
 800736e:	d001      	beq.n	8007374 <HAL_UART_Transmit+0x118>
    {
      return HAL_TIMEOUT;
 8007370:	2303      	movs	r3, #3
 8007372:	e006      	b.n	8007382 <HAL_UART_Transmit+0x126>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8007374:	68fb      	ldr	r3, [r7, #12]
 8007376:	2220      	movs	r2, #32
 8007378:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

    return HAL_OK;
 800737c:	2300      	movs	r3, #0
 800737e:	e000      	b.n	8007382 <HAL_UART_Transmit+0x126>
  }
  else
  {
    return HAL_BUSY;
 8007380:	2302      	movs	r3, #2
  }
}
 8007382:	4618      	mov	r0, r3
 8007384:	3720      	adds	r7, #32
 8007386:	46bd      	mov	sp, r7
 8007388:	bd80      	pop	{r7, pc}
	...

0800738c <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 800738c:	b5b0      	push	{r4, r5, r7, lr}
 800738e:	b088      	sub	sp, #32
 8007390:	af00      	add	r7, sp, #0
 8007392:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8007394:	2300      	movs	r3, #0
 8007396:	76bb      	strb	r3, [r7, #26]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8007398:	687b      	ldr	r3, [r7, #4]
 800739a:	689a      	ldr	r2, [r3, #8]
 800739c:	687b      	ldr	r3, [r7, #4]
 800739e:	691b      	ldr	r3, [r3, #16]
 80073a0:	431a      	orrs	r2, r3
 80073a2:	687b      	ldr	r3, [r7, #4]
 80073a4:	695b      	ldr	r3, [r3, #20]
 80073a6:	431a      	orrs	r2, r3
 80073a8:	687b      	ldr	r3, [r7, #4]
 80073aa:	69db      	ldr	r3, [r3, #28]
 80073ac:	4313      	orrs	r3, r2
 80073ae:	61fb      	str	r3, [r7, #28]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80073b0:	687b      	ldr	r3, [r7, #4]
 80073b2:	681b      	ldr	r3, [r3, #0]
 80073b4:	681a      	ldr	r2, [r3, #0]
 80073b6:	4bb1      	ldr	r3, [pc, #708]	; (800767c <UART_SetConfig+0x2f0>)
 80073b8:	4013      	ands	r3, r2
 80073ba:	687a      	ldr	r2, [r7, #4]
 80073bc:	6812      	ldr	r2, [r2, #0]
 80073be:	69f9      	ldr	r1, [r7, #28]
 80073c0:	430b      	orrs	r3, r1
 80073c2:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80073c4:	687b      	ldr	r3, [r7, #4]
 80073c6:	681b      	ldr	r3, [r3, #0]
 80073c8:	685b      	ldr	r3, [r3, #4]
 80073ca:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 80073ce:	687b      	ldr	r3, [r7, #4]
 80073d0:	68da      	ldr	r2, [r3, #12]
 80073d2:	687b      	ldr	r3, [r7, #4]
 80073d4:	681b      	ldr	r3, [r3, #0]
 80073d6:	430a      	orrs	r2, r1
 80073d8:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 80073da:	687b      	ldr	r3, [r7, #4]
 80073dc:	699b      	ldr	r3, [r3, #24]
 80073de:	61fb      	str	r3, [r7, #28]

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 80073e0:	687b      	ldr	r3, [r7, #4]
 80073e2:	681b      	ldr	r3, [r3, #0]
 80073e4:	4aa6      	ldr	r2, [pc, #664]	; (8007680 <UART_SetConfig+0x2f4>)
 80073e6:	4293      	cmp	r3, r2
 80073e8:	d004      	beq.n	80073f4 <UART_SetConfig+0x68>
  {
    tmpreg |= huart->Init.OneBitSampling;
 80073ea:	687b      	ldr	r3, [r7, #4]
 80073ec:	6a1b      	ldr	r3, [r3, #32]
 80073ee:	69fa      	ldr	r2, [r7, #28]
 80073f0:	4313      	orrs	r3, r2
 80073f2:	61fb      	str	r3, [r7, #28]
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 80073f4:	687b      	ldr	r3, [r7, #4]
 80073f6:	681b      	ldr	r3, [r3, #0]
 80073f8:	689b      	ldr	r3, [r3, #8]
 80073fa:	f023 436e 	bic.w	r3, r3, #3992977408	; 0xee000000
 80073fe:	f423 6330 	bic.w	r3, r3, #2816	; 0xb00
 8007402:	687a      	ldr	r2, [r7, #4]
 8007404:	6812      	ldr	r2, [r2, #0]
 8007406:	69f9      	ldr	r1, [r7, #28]
 8007408:	430b      	orrs	r3, r1
 800740a:	6093      	str	r3, [r2, #8]

#if defined(USART_PRESC_PRESCALER)
  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 800740c:	687b      	ldr	r3, [r7, #4]
 800740e:	681b      	ldr	r3, [r3, #0]
 8007410:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007412:	f023 010f 	bic.w	r1, r3, #15
 8007416:	687b      	ldr	r3, [r7, #4]
 8007418:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800741a:	687b      	ldr	r3, [r7, #4]
 800741c:	681b      	ldr	r3, [r3, #0]
 800741e:	430a      	orrs	r2, r1
 8007420:	62da      	str	r2, [r3, #44]	; 0x2c
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8007422:	687b      	ldr	r3, [r7, #4]
 8007424:	681b      	ldr	r3, [r3, #0]
 8007426:	4a97      	ldr	r2, [pc, #604]	; (8007684 <UART_SetConfig+0x2f8>)
 8007428:	4293      	cmp	r3, r2
 800742a:	d120      	bne.n	800746e <UART_SetConfig+0xe2>
 800742c:	4b96      	ldr	r3, [pc, #600]	; (8007688 <UART_SetConfig+0x2fc>)
 800742e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007432:	f003 0303 	and.w	r3, r3, #3
 8007436:	2b03      	cmp	r3, #3
 8007438:	d816      	bhi.n	8007468 <UART_SetConfig+0xdc>
 800743a:	a201      	add	r2, pc, #4	; (adr r2, 8007440 <UART_SetConfig+0xb4>)
 800743c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007440:	08007451 	.word	0x08007451
 8007444:	0800745d 	.word	0x0800745d
 8007448:	08007457 	.word	0x08007457
 800744c:	08007463 	.word	0x08007463
 8007450:	2301      	movs	r3, #1
 8007452:	76fb      	strb	r3, [r7, #27]
 8007454:	e0e7      	b.n	8007626 <UART_SetConfig+0x29a>
 8007456:	2302      	movs	r3, #2
 8007458:	76fb      	strb	r3, [r7, #27]
 800745a:	e0e4      	b.n	8007626 <UART_SetConfig+0x29a>
 800745c:	2304      	movs	r3, #4
 800745e:	76fb      	strb	r3, [r7, #27]
 8007460:	e0e1      	b.n	8007626 <UART_SetConfig+0x29a>
 8007462:	2308      	movs	r3, #8
 8007464:	76fb      	strb	r3, [r7, #27]
 8007466:	e0de      	b.n	8007626 <UART_SetConfig+0x29a>
 8007468:	2310      	movs	r3, #16
 800746a:	76fb      	strb	r3, [r7, #27]
 800746c:	e0db      	b.n	8007626 <UART_SetConfig+0x29a>
 800746e:	687b      	ldr	r3, [r7, #4]
 8007470:	681b      	ldr	r3, [r3, #0]
 8007472:	4a86      	ldr	r2, [pc, #536]	; (800768c <UART_SetConfig+0x300>)
 8007474:	4293      	cmp	r3, r2
 8007476:	d132      	bne.n	80074de <UART_SetConfig+0x152>
 8007478:	4b83      	ldr	r3, [pc, #524]	; (8007688 <UART_SetConfig+0x2fc>)
 800747a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800747e:	f003 030c 	and.w	r3, r3, #12
 8007482:	2b0c      	cmp	r3, #12
 8007484:	d828      	bhi.n	80074d8 <UART_SetConfig+0x14c>
 8007486:	a201      	add	r2, pc, #4	; (adr r2, 800748c <UART_SetConfig+0x100>)
 8007488:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800748c:	080074c1 	.word	0x080074c1
 8007490:	080074d9 	.word	0x080074d9
 8007494:	080074d9 	.word	0x080074d9
 8007498:	080074d9 	.word	0x080074d9
 800749c:	080074cd 	.word	0x080074cd
 80074a0:	080074d9 	.word	0x080074d9
 80074a4:	080074d9 	.word	0x080074d9
 80074a8:	080074d9 	.word	0x080074d9
 80074ac:	080074c7 	.word	0x080074c7
 80074b0:	080074d9 	.word	0x080074d9
 80074b4:	080074d9 	.word	0x080074d9
 80074b8:	080074d9 	.word	0x080074d9
 80074bc:	080074d3 	.word	0x080074d3
 80074c0:	2300      	movs	r3, #0
 80074c2:	76fb      	strb	r3, [r7, #27]
 80074c4:	e0af      	b.n	8007626 <UART_SetConfig+0x29a>
 80074c6:	2302      	movs	r3, #2
 80074c8:	76fb      	strb	r3, [r7, #27]
 80074ca:	e0ac      	b.n	8007626 <UART_SetConfig+0x29a>
 80074cc:	2304      	movs	r3, #4
 80074ce:	76fb      	strb	r3, [r7, #27]
 80074d0:	e0a9      	b.n	8007626 <UART_SetConfig+0x29a>
 80074d2:	2308      	movs	r3, #8
 80074d4:	76fb      	strb	r3, [r7, #27]
 80074d6:	e0a6      	b.n	8007626 <UART_SetConfig+0x29a>
 80074d8:	2310      	movs	r3, #16
 80074da:	76fb      	strb	r3, [r7, #27]
 80074dc:	e0a3      	b.n	8007626 <UART_SetConfig+0x29a>
 80074de:	687b      	ldr	r3, [r7, #4]
 80074e0:	681b      	ldr	r3, [r3, #0]
 80074e2:	4a6b      	ldr	r2, [pc, #428]	; (8007690 <UART_SetConfig+0x304>)
 80074e4:	4293      	cmp	r3, r2
 80074e6:	d120      	bne.n	800752a <UART_SetConfig+0x19e>
 80074e8:	4b67      	ldr	r3, [pc, #412]	; (8007688 <UART_SetConfig+0x2fc>)
 80074ea:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80074ee:	f003 0330 	and.w	r3, r3, #48	; 0x30
 80074f2:	2b30      	cmp	r3, #48	; 0x30
 80074f4:	d013      	beq.n	800751e <UART_SetConfig+0x192>
 80074f6:	2b30      	cmp	r3, #48	; 0x30
 80074f8:	d814      	bhi.n	8007524 <UART_SetConfig+0x198>
 80074fa:	2b20      	cmp	r3, #32
 80074fc:	d009      	beq.n	8007512 <UART_SetConfig+0x186>
 80074fe:	2b20      	cmp	r3, #32
 8007500:	d810      	bhi.n	8007524 <UART_SetConfig+0x198>
 8007502:	2b00      	cmp	r3, #0
 8007504:	d002      	beq.n	800750c <UART_SetConfig+0x180>
 8007506:	2b10      	cmp	r3, #16
 8007508:	d006      	beq.n	8007518 <UART_SetConfig+0x18c>
 800750a:	e00b      	b.n	8007524 <UART_SetConfig+0x198>
 800750c:	2300      	movs	r3, #0
 800750e:	76fb      	strb	r3, [r7, #27]
 8007510:	e089      	b.n	8007626 <UART_SetConfig+0x29a>
 8007512:	2302      	movs	r3, #2
 8007514:	76fb      	strb	r3, [r7, #27]
 8007516:	e086      	b.n	8007626 <UART_SetConfig+0x29a>
 8007518:	2304      	movs	r3, #4
 800751a:	76fb      	strb	r3, [r7, #27]
 800751c:	e083      	b.n	8007626 <UART_SetConfig+0x29a>
 800751e:	2308      	movs	r3, #8
 8007520:	76fb      	strb	r3, [r7, #27]
 8007522:	e080      	b.n	8007626 <UART_SetConfig+0x29a>
 8007524:	2310      	movs	r3, #16
 8007526:	76fb      	strb	r3, [r7, #27]
 8007528:	e07d      	b.n	8007626 <UART_SetConfig+0x29a>
 800752a:	687b      	ldr	r3, [r7, #4]
 800752c:	681b      	ldr	r3, [r3, #0]
 800752e:	4a59      	ldr	r2, [pc, #356]	; (8007694 <UART_SetConfig+0x308>)
 8007530:	4293      	cmp	r3, r2
 8007532:	d120      	bne.n	8007576 <UART_SetConfig+0x1ea>
 8007534:	4b54      	ldr	r3, [pc, #336]	; (8007688 <UART_SetConfig+0x2fc>)
 8007536:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800753a:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 800753e:	2bc0      	cmp	r3, #192	; 0xc0
 8007540:	d013      	beq.n	800756a <UART_SetConfig+0x1de>
 8007542:	2bc0      	cmp	r3, #192	; 0xc0
 8007544:	d814      	bhi.n	8007570 <UART_SetConfig+0x1e4>
 8007546:	2b80      	cmp	r3, #128	; 0x80
 8007548:	d009      	beq.n	800755e <UART_SetConfig+0x1d2>
 800754a:	2b80      	cmp	r3, #128	; 0x80
 800754c:	d810      	bhi.n	8007570 <UART_SetConfig+0x1e4>
 800754e:	2b00      	cmp	r3, #0
 8007550:	d002      	beq.n	8007558 <UART_SetConfig+0x1cc>
 8007552:	2b40      	cmp	r3, #64	; 0x40
 8007554:	d006      	beq.n	8007564 <UART_SetConfig+0x1d8>
 8007556:	e00b      	b.n	8007570 <UART_SetConfig+0x1e4>
 8007558:	2300      	movs	r3, #0
 800755a:	76fb      	strb	r3, [r7, #27]
 800755c:	e063      	b.n	8007626 <UART_SetConfig+0x29a>
 800755e:	2302      	movs	r3, #2
 8007560:	76fb      	strb	r3, [r7, #27]
 8007562:	e060      	b.n	8007626 <UART_SetConfig+0x29a>
 8007564:	2304      	movs	r3, #4
 8007566:	76fb      	strb	r3, [r7, #27]
 8007568:	e05d      	b.n	8007626 <UART_SetConfig+0x29a>
 800756a:	2308      	movs	r3, #8
 800756c:	76fb      	strb	r3, [r7, #27]
 800756e:	e05a      	b.n	8007626 <UART_SetConfig+0x29a>
 8007570:	2310      	movs	r3, #16
 8007572:	76fb      	strb	r3, [r7, #27]
 8007574:	e057      	b.n	8007626 <UART_SetConfig+0x29a>
 8007576:	687b      	ldr	r3, [r7, #4]
 8007578:	681b      	ldr	r3, [r3, #0]
 800757a:	4a47      	ldr	r2, [pc, #284]	; (8007698 <UART_SetConfig+0x30c>)
 800757c:	4293      	cmp	r3, r2
 800757e:	d125      	bne.n	80075cc <UART_SetConfig+0x240>
 8007580:	4b41      	ldr	r3, [pc, #260]	; (8007688 <UART_SetConfig+0x2fc>)
 8007582:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007586:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800758a:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800758e:	d017      	beq.n	80075c0 <UART_SetConfig+0x234>
 8007590:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8007594:	d817      	bhi.n	80075c6 <UART_SetConfig+0x23a>
 8007596:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800759a:	d00b      	beq.n	80075b4 <UART_SetConfig+0x228>
 800759c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80075a0:	d811      	bhi.n	80075c6 <UART_SetConfig+0x23a>
 80075a2:	2b00      	cmp	r3, #0
 80075a4:	d003      	beq.n	80075ae <UART_SetConfig+0x222>
 80075a6:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80075aa:	d006      	beq.n	80075ba <UART_SetConfig+0x22e>
 80075ac:	e00b      	b.n	80075c6 <UART_SetConfig+0x23a>
 80075ae:	2300      	movs	r3, #0
 80075b0:	76fb      	strb	r3, [r7, #27]
 80075b2:	e038      	b.n	8007626 <UART_SetConfig+0x29a>
 80075b4:	2302      	movs	r3, #2
 80075b6:	76fb      	strb	r3, [r7, #27]
 80075b8:	e035      	b.n	8007626 <UART_SetConfig+0x29a>
 80075ba:	2304      	movs	r3, #4
 80075bc:	76fb      	strb	r3, [r7, #27]
 80075be:	e032      	b.n	8007626 <UART_SetConfig+0x29a>
 80075c0:	2308      	movs	r3, #8
 80075c2:	76fb      	strb	r3, [r7, #27]
 80075c4:	e02f      	b.n	8007626 <UART_SetConfig+0x29a>
 80075c6:	2310      	movs	r3, #16
 80075c8:	76fb      	strb	r3, [r7, #27]
 80075ca:	e02c      	b.n	8007626 <UART_SetConfig+0x29a>
 80075cc:	687b      	ldr	r3, [r7, #4]
 80075ce:	681b      	ldr	r3, [r3, #0]
 80075d0:	4a2b      	ldr	r2, [pc, #172]	; (8007680 <UART_SetConfig+0x2f4>)
 80075d2:	4293      	cmp	r3, r2
 80075d4:	d125      	bne.n	8007622 <UART_SetConfig+0x296>
 80075d6:	4b2c      	ldr	r3, [pc, #176]	; (8007688 <UART_SetConfig+0x2fc>)
 80075d8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80075dc:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 80075e0:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 80075e4:	d017      	beq.n	8007616 <UART_SetConfig+0x28a>
 80075e6:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 80075ea:	d817      	bhi.n	800761c <UART_SetConfig+0x290>
 80075ec:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80075f0:	d00b      	beq.n	800760a <UART_SetConfig+0x27e>
 80075f2:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80075f6:	d811      	bhi.n	800761c <UART_SetConfig+0x290>
 80075f8:	2b00      	cmp	r3, #0
 80075fa:	d003      	beq.n	8007604 <UART_SetConfig+0x278>
 80075fc:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8007600:	d006      	beq.n	8007610 <UART_SetConfig+0x284>
 8007602:	e00b      	b.n	800761c <UART_SetConfig+0x290>
 8007604:	2300      	movs	r3, #0
 8007606:	76fb      	strb	r3, [r7, #27]
 8007608:	e00d      	b.n	8007626 <UART_SetConfig+0x29a>
 800760a:	2302      	movs	r3, #2
 800760c:	76fb      	strb	r3, [r7, #27]
 800760e:	e00a      	b.n	8007626 <UART_SetConfig+0x29a>
 8007610:	2304      	movs	r3, #4
 8007612:	76fb      	strb	r3, [r7, #27]
 8007614:	e007      	b.n	8007626 <UART_SetConfig+0x29a>
 8007616:	2308      	movs	r3, #8
 8007618:	76fb      	strb	r3, [r7, #27]
 800761a:	e004      	b.n	8007626 <UART_SetConfig+0x29a>
 800761c:	2310      	movs	r3, #16
 800761e:	76fb      	strb	r3, [r7, #27]
 8007620:	e001      	b.n	8007626 <UART_SetConfig+0x29a>
 8007622:	2310      	movs	r3, #16
 8007624:	76fb      	strb	r3, [r7, #27]

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8007626:	687b      	ldr	r3, [r7, #4]
 8007628:	681b      	ldr	r3, [r3, #0]
 800762a:	4a15      	ldr	r2, [pc, #84]	; (8007680 <UART_SetConfig+0x2f4>)
 800762c:	4293      	cmp	r3, r2
 800762e:	f040 809f 	bne.w	8007770 <UART_SetConfig+0x3e4>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8007632:	7efb      	ldrb	r3, [r7, #27]
 8007634:	2b08      	cmp	r3, #8
 8007636:	d837      	bhi.n	80076a8 <UART_SetConfig+0x31c>
 8007638:	a201      	add	r2, pc, #4	; (adr r2, 8007640 <UART_SetConfig+0x2b4>)
 800763a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800763e:	bf00      	nop
 8007640:	08007665 	.word	0x08007665
 8007644:	080076a9 	.word	0x080076a9
 8007648:	0800766d 	.word	0x0800766d
 800764c:	080076a9 	.word	0x080076a9
 8007650:	08007673 	.word	0x08007673
 8007654:	080076a9 	.word	0x080076a9
 8007658:	080076a9 	.word	0x080076a9
 800765c:	080076a9 	.word	0x080076a9
 8007660:	080076a1 	.word	0x080076a1
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8007664:	f7fe fb70 	bl	8005d48 <HAL_RCC_GetPCLK1Freq>
 8007668:	6178      	str	r0, [r7, #20]
        break;
 800766a:	e022      	b.n	80076b2 <UART_SetConfig+0x326>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800766c:	4b0b      	ldr	r3, [pc, #44]	; (800769c <UART_SetConfig+0x310>)
 800766e:	617b      	str	r3, [r7, #20]
        break;
 8007670:	e01f      	b.n	80076b2 <UART_SetConfig+0x326>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8007672:	f7fe fad1 	bl	8005c18 <HAL_RCC_GetSysClockFreq>
 8007676:	6178      	str	r0, [r7, #20]
        break;
 8007678:	e01b      	b.n	80076b2 <UART_SetConfig+0x326>
 800767a:	bf00      	nop
 800767c:	cfff69f3 	.word	0xcfff69f3
 8007680:	40008000 	.word	0x40008000
 8007684:	40013800 	.word	0x40013800
 8007688:	40021000 	.word	0x40021000
 800768c:	40004400 	.word	0x40004400
 8007690:	40004800 	.word	0x40004800
 8007694:	40004c00 	.word	0x40004c00
 8007698:	40005000 	.word	0x40005000
 800769c:	00f42400 	.word	0x00f42400
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80076a0:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80076a4:	617b      	str	r3, [r7, #20]
        break;
 80076a6:	e004      	b.n	80076b2 <UART_SetConfig+0x326>
      default:
        pclk = 0U;
 80076a8:	2300      	movs	r3, #0
 80076aa:	617b      	str	r3, [r7, #20]
        ret = HAL_ERROR;
 80076ac:	2301      	movs	r3, #1
 80076ae:	76bb      	strb	r3, [r7, #26]
        break;
 80076b0:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 80076b2:	697b      	ldr	r3, [r7, #20]
 80076b4:	2b00      	cmp	r3, #0
 80076b6:	f000 811b 	beq.w	80078f0 <UART_SetConfig+0x564>
    {
#if defined(USART_PRESC_PRESCALER)
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 80076ba:	687b      	ldr	r3, [r7, #4]
 80076bc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80076be:	4a96      	ldr	r2, [pc, #600]	; (8007918 <UART_SetConfig+0x58c>)
 80076c0:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80076c4:	461a      	mov	r2, r3
 80076c6:	697b      	ldr	r3, [r7, #20]
 80076c8:	fbb3 f3f2 	udiv	r3, r3, r2
 80076cc:	60bb      	str	r3, [r7, #8]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 80076ce:	687b      	ldr	r3, [r7, #4]
 80076d0:	685a      	ldr	r2, [r3, #4]
 80076d2:	4613      	mov	r3, r2
 80076d4:	005b      	lsls	r3, r3, #1
 80076d6:	4413      	add	r3, r2
 80076d8:	68ba      	ldr	r2, [r7, #8]
 80076da:	429a      	cmp	r2, r3
 80076dc:	d305      	bcc.n	80076ea <UART_SetConfig+0x35e>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 80076de:	687b      	ldr	r3, [r7, #4]
 80076e0:	685b      	ldr	r3, [r3, #4]
 80076e2:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 80076e4:	68ba      	ldr	r2, [r7, #8]
 80076e6:	429a      	cmp	r2, r3
 80076e8:	d902      	bls.n	80076f0 <UART_SetConfig+0x364>
      {
        ret = HAL_ERROR;
 80076ea:	2301      	movs	r3, #1
 80076ec:	76bb      	strb	r3, [r7, #26]
 80076ee:	e0ff      	b.n	80078f0 <UART_SetConfig+0x564>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80076f0:	697b      	ldr	r3, [r7, #20]
 80076f2:	4618      	mov	r0, r3
 80076f4:	f04f 0100 	mov.w	r1, #0
 80076f8:	687b      	ldr	r3, [r7, #4]
 80076fa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80076fc:	4a86      	ldr	r2, [pc, #536]	; (8007918 <UART_SetConfig+0x58c>)
 80076fe:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8007702:	b29a      	uxth	r2, r3
 8007704:	f04f 0300 	mov.w	r3, #0
 8007708:	f7f8 fdca 	bl	80002a0 <__aeabi_uldivmod>
 800770c:	4602      	mov	r2, r0
 800770e:	460b      	mov	r3, r1
 8007710:	4610      	mov	r0, r2
 8007712:	4619      	mov	r1, r3
 8007714:	f04f 0200 	mov.w	r2, #0
 8007718:	f04f 0300 	mov.w	r3, #0
 800771c:	020b      	lsls	r3, r1, #8
 800771e:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 8007722:	0202      	lsls	r2, r0, #8
 8007724:	6879      	ldr	r1, [r7, #4]
 8007726:	6849      	ldr	r1, [r1, #4]
 8007728:	0849      	lsrs	r1, r1, #1
 800772a:	4608      	mov	r0, r1
 800772c:	f04f 0100 	mov.w	r1, #0
 8007730:	1814      	adds	r4, r2, r0
 8007732:	eb43 0501 	adc.w	r5, r3, r1
 8007736:	687b      	ldr	r3, [r7, #4]
 8007738:	685b      	ldr	r3, [r3, #4]
 800773a:	461a      	mov	r2, r3
 800773c:	f04f 0300 	mov.w	r3, #0
 8007740:	4620      	mov	r0, r4
 8007742:	4629      	mov	r1, r5
 8007744:	f7f8 fdac 	bl	80002a0 <__aeabi_uldivmod>
 8007748:	4602      	mov	r2, r0
 800774a:	460b      	mov	r3, r1
 800774c:	4613      	mov	r3, r2
 800774e:	613b      	str	r3, [r7, #16]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8007750:	693b      	ldr	r3, [r7, #16]
 8007752:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8007756:	d308      	bcc.n	800776a <UART_SetConfig+0x3de>
 8007758:	693b      	ldr	r3, [r7, #16]
 800775a:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800775e:	d204      	bcs.n	800776a <UART_SetConfig+0x3de>
        {
          huart->Instance->BRR = usartdiv;
 8007760:	687b      	ldr	r3, [r7, #4]
 8007762:	681b      	ldr	r3, [r3, #0]
 8007764:	693a      	ldr	r2, [r7, #16]
 8007766:	60da      	str	r2, [r3, #12]
 8007768:	e0c2      	b.n	80078f0 <UART_SetConfig+0x564>
        }
        else
        {
          ret = HAL_ERROR;
 800776a:	2301      	movs	r3, #1
 800776c:	76bb      	strb	r3, [r7, #26]
 800776e:	e0bf      	b.n	80078f0 <UART_SetConfig+0x564>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8007770:	687b      	ldr	r3, [r7, #4]
 8007772:	69db      	ldr	r3, [r3, #28]
 8007774:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8007778:	d165      	bne.n	8007846 <UART_SetConfig+0x4ba>
  {
    switch (clocksource)
 800777a:	7efb      	ldrb	r3, [r7, #27]
 800777c:	2b08      	cmp	r3, #8
 800777e:	d828      	bhi.n	80077d2 <UART_SetConfig+0x446>
 8007780:	a201      	add	r2, pc, #4	; (adr r2, 8007788 <UART_SetConfig+0x3fc>)
 8007782:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007786:	bf00      	nop
 8007788:	080077ad 	.word	0x080077ad
 800778c:	080077b5 	.word	0x080077b5
 8007790:	080077bd 	.word	0x080077bd
 8007794:	080077d3 	.word	0x080077d3
 8007798:	080077c3 	.word	0x080077c3
 800779c:	080077d3 	.word	0x080077d3
 80077a0:	080077d3 	.word	0x080077d3
 80077a4:	080077d3 	.word	0x080077d3
 80077a8:	080077cb 	.word	0x080077cb
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80077ac:	f7fe facc 	bl	8005d48 <HAL_RCC_GetPCLK1Freq>
 80077b0:	6178      	str	r0, [r7, #20]
        break;
 80077b2:	e013      	b.n	80077dc <UART_SetConfig+0x450>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80077b4:	f7fe fade 	bl	8005d74 <HAL_RCC_GetPCLK2Freq>
 80077b8:	6178      	str	r0, [r7, #20]
        break;
 80077ba:	e00f      	b.n	80077dc <UART_SetConfig+0x450>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80077bc:	4b57      	ldr	r3, [pc, #348]	; (800791c <UART_SetConfig+0x590>)
 80077be:	617b      	str	r3, [r7, #20]
        break;
 80077c0:	e00c      	b.n	80077dc <UART_SetConfig+0x450>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80077c2:	f7fe fa29 	bl	8005c18 <HAL_RCC_GetSysClockFreq>
 80077c6:	6178      	str	r0, [r7, #20]
        break;
 80077c8:	e008      	b.n	80077dc <UART_SetConfig+0x450>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80077ca:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80077ce:	617b      	str	r3, [r7, #20]
        break;
 80077d0:	e004      	b.n	80077dc <UART_SetConfig+0x450>
      default:
        pclk = 0U;
 80077d2:	2300      	movs	r3, #0
 80077d4:	617b      	str	r3, [r7, #20]
        ret = HAL_ERROR;
 80077d6:	2301      	movs	r3, #1
 80077d8:	76bb      	strb	r3, [r7, #26]
        break;
 80077da:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 80077dc:	697b      	ldr	r3, [r7, #20]
 80077de:	2b00      	cmp	r3, #0
 80077e0:	f000 8086 	beq.w	80078f0 <UART_SetConfig+0x564>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80077e4:	687b      	ldr	r3, [r7, #4]
 80077e6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80077e8:	4a4b      	ldr	r2, [pc, #300]	; (8007918 <UART_SetConfig+0x58c>)
 80077ea:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80077ee:	461a      	mov	r2, r3
 80077f0:	697b      	ldr	r3, [r7, #20]
 80077f2:	fbb3 f3f2 	udiv	r3, r3, r2
 80077f6:	005a      	lsls	r2, r3, #1
 80077f8:	687b      	ldr	r3, [r7, #4]
 80077fa:	685b      	ldr	r3, [r3, #4]
 80077fc:	085b      	lsrs	r3, r3, #1
 80077fe:	441a      	add	r2, r3
 8007800:	687b      	ldr	r3, [r7, #4]
 8007802:	685b      	ldr	r3, [r3, #4]
 8007804:	fbb2 f3f3 	udiv	r3, r2, r3
 8007808:	b29b      	uxth	r3, r3
 800780a:	613b      	str	r3, [r7, #16]
#else
      usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800780c:	693b      	ldr	r3, [r7, #16]
 800780e:	2b0f      	cmp	r3, #15
 8007810:	d916      	bls.n	8007840 <UART_SetConfig+0x4b4>
 8007812:	693b      	ldr	r3, [r7, #16]
 8007814:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8007818:	d212      	bcs.n	8007840 <UART_SetConfig+0x4b4>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800781a:	693b      	ldr	r3, [r7, #16]
 800781c:	b29b      	uxth	r3, r3
 800781e:	f023 030f 	bic.w	r3, r3, #15
 8007822:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8007824:	693b      	ldr	r3, [r7, #16]
 8007826:	085b      	lsrs	r3, r3, #1
 8007828:	b29b      	uxth	r3, r3
 800782a:	f003 0307 	and.w	r3, r3, #7
 800782e:	b29a      	uxth	r2, r3
 8007830:	89fb      	ldrh	r3, [r7, #14]
 8007832:	4313      	orrs	r3, r2
 8007834:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 8007836:	687b      	ldr	r3, [r7, #4]
 8007838:	681b      	ldr	r3, [r3, #0]
 800783a:	89fa      	ldrh	r2, [r7, #14]
 800783c:	60da      	str	r2, [r3, #12]
 800783e:	e057      	b.n	80078f0 <UART_SetConfig+0x564>
      }
      else
      {
        ret = HAL_ERROR;
 8007840:	2301      	movs	r3, #1
 8007842:	76bb      	strb	r3, [r7, #26]
 8007844:	e054      	b.n	80078f0 <UART_SetConfig+0x564>
      }
    }
  }
  else
  {
    switch (clocksource)
 8007846:	7efb      	ldrb	r3, [r7, #27]
 8007848:	2b08      	cmp	r3, #8
 800784a:	d828      	bhi.n	800789e <UART_SetConfig+0x512>
 800784c:	a201      	add	r2, pc, #4	; (adr r2, 8007854 <UART_SetConfig+0x4c8>)
 800784e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007852:	bf00      	nop
 8007854:	08007879 	.word	0x08007879
 8007858:	08007881 	.word	0x08007881
 800785c:	08007889 	.word	0x08007889
 8007860:	0800789f 	.word	0x0800789f
 8007864:	0800788f 	.word	0x0800788f
 8007868:	0800789f 	.word	0x0800789f
 800786c:	0800789f 	.word	0x0800789f
 8007870:	0800789f 	.word	0x0800789f
 8007874:	08007897 	.word	0x08007897
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8007878:	f7fe fa66 	bl	8005d48 <HAL_RCC_GetPCLK1Freq>
 800787c:	6178      	str	r0, [r7, #20]
        break;
 800787e:	e013      	b.n	80078a8 <UART_SetConfig+0x51c>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8007880:	f7fe fa78 	bl	8005d74 <HAL_RCC_GetPCLK2Freq>
 8007884:	6178      	str	r0, [r7, #20]
        break;
 8007886:	e00f      	b.n	80078a8 <UART_SetConfig+0x51c>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8007888:	4b24      	ldr	r3, [pc, #144]	; (800791c <UART_SetConfig+0x590>)
 800788a:	617b      	str	r3, [r7, #20]
        break;
 800788c:	e00c      	b.n	80078a8 <UART_SetConfig+0x51c>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800788e:	f7fe f9c3 	bl	8005c18 <HAL_RCC_GetSysClockFreq>
 8007892:	6178      	str	r0, [r7, #20]
        break;
 8007894:	e008      	b.n	80078a8 <UART_SetConfig+0x51c>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8007896:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800789a:	617b      	str	r3, [r7, #20]
        break;
 800789c:	e004      	b.n	80078a8 <UART_SetConfig+0x51c>
      default:
        pclk = 0U;
 800789e:	2300      	movs	r3, #0
 80078a0:	617b      	str	r3, [r7, #20]
        ret = HAL_ERROR;
 80078a2:	2301      	movs	r3, #1
 80078a4:	76bb      	strb	r3, [r7, #26]
        break;
 80078a6:	bf00      	nop
    }

    if (pclk != 0U)
 80078a8:	697b      	ldr	r3, [r7, #20]
 80078aa:	2b00      	cmp	r3, #0
 80078ac:	d020      	beq.n	80078f0 <UART_SetConfig+0x564>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80078ae:	687b      	ldr	r3, [r7, #4]
 80078b0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80078b2:	4a19      	ldr	r2, [pc, #100]	; (8007918 <UART_SetConfig+0x58c>)
 80078b4:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80078b8:	461a      	mov	r2, r3
 80078ba:	697b      	ldr	r3, [r7, #20]
 80078bc:	fbb3 f2f2 	udiv	r2, r3, r2
 80078c0:	687b      	ldr	r3, [r7, #4]
 80078c2:	685b      	ldr	r3, [r3, #4]
 80078c4:	085b      	lsrs	r3, r3, #1
 80078c6:	441a      	add	r2, r3
 80078c8:	687b      	ldr	r3, [r7, #4]
 80078ca:	685b      	ldr	r3, [r3, #4]
 80078cc:	fbb2 f3f3 	udiv	r3, r2, r3
 80078d0:	b29b      	uxth	r3, r3
 80078d2:	613b      	str	r3, [r7, #16]
#else
      usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80078d4:	693b      	ldr	r3, [r7, #16]
 80078d6:	2b0f      	cmp	r3, #15
 80078d8:	d908      	bls.n	80078ec <UART_SetConfig+0x560>
 80078da:	693b      	ldr	r3, [r7, #16]
 80078dc:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80078e0:	d204      	bcs.n	80078ec <UART_SetConfig+0x560>
      {
        huart->Instance->BRR = usartdiv;
 80078e2:	687b      	ldr	r3, [r7, #4]
 80078e4:	681b      	ldr	r3, [r3, #0]
 80078e6:	693a      	ldr	r2, [r7, #16]
 80078e8:	60da      	str	r2, [r3, #12]
 80078ea:	e001      	b.n	80078f0 <UART_SetConfig+0x564>
      }
      else
      {
        ret = HAL_ERROR;
 80078ec:	2301      	movs	r3, #1
 80078ee:	76bb      	strb	r3, [r7, #26]
    }
  }

#if defined(USART_CR1_FIFOEN)
  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 80078f0:	687b      	ldr	r3, [r7, #4]
 80078f2:	2201      	movs	r2, #1
 80078f4:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
  huart->NbRxDataToProcess = 1;
 80078f8:	687b      	ldr	r3, [r7, #4]
 80078fa:	2201      	movs	r2, #1
 80078fc:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8007900:	687b      	ldr	r3, [r7, #4]
 8007902:	2200      	movs	r2, #0
 8007904:	671a      	str	r2, [r3, #112]	; 0x70
  huart->TxISR = NULL;
 8007906:	687b      	ldr	r3, [r7, #4]
 8007908:	2200      	movs	r2, #0
 800790a:	675a      	str	r2, [r3, #116]	; 0x74

  return ret;
 800790c:	7ebb      	ldrb	r3, [r7, #26]
}
 800790e:	4618      	mov	r0, r3
 8007910:	3720      	adds	r7, #32
 8007912:	46bd      	mov	sp, r7
 8007914:	bdb0      	pop	{r4, r5, r7, pc}
 8007916:	bf00      	nop
 8007918:	0800a7ec 	.word	0x0800a7ec
 800791c:	00f42400 	.word	0x00f42400

08007920 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8007920:	b480      	push	{r7}
 8007922:	b083      	sub	sp, #12
 8007924:	af00      	add	r7, sp, #0
 8007926:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8007928:	687b      	ldr	r3, [r7, #4]
 800792a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800792c:	f003 0301 	and.w	r3, r3, #1
 8007930:	2b00      	cmp	r3, #0
 8007932:	d00a      	beq.n	800794a <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8007934:	687b      	ldr	r3, [r7, #4]
 8007936:	681b      	ldr	r3, [r3, #0]
 8007938:	685b      	ldr	r3, [r3, #4]
 800793a:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 800793e:	687b      	ldr	r3, [r7, #4]
 8007940:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007942:	687b      	ldr	r3, [r7, #4]
 8007944:	681b      	ldr	r3, [r3, #0]
 8007946:	430a      	orrs	r2, r1
 8007948:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800794a:	687b      	ldr	r3, [r7, #4]
 800794c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800794e:	f003 0302 	and.w	r3, r3, #2
 8007952:	2b00      	cmp	r3, #0
 8007954:	d00a      	beq.n	800796c <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8007956:	687b      	ldr	r3, [r7, #4]
 8007958:	681b      	ldr	r3, [r3, #0]
 800795a:	685b      	ldr	r3, [r3, #4]
 800795c:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 8007960:	687b      	ldr	r3, [r7, #4]
 8007962:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8007964:	687b      	ldr	r3, [r7, #4]
 8007966:	681b      	ldr	r3, [r3, #0]
 8007968:	430a      	orrs	r2, r1
 800796a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800796c:	687b      	ldr	r3, [r7, #4]
 800796e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007970:	f003 0304 	and.w	r3, r3, #4
 8007974:	2b00      	cmp	r3, #0
 8007976:	d00a      	beq.n	800798e <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8007978:	687b      	ldr	r3, [r7, #4]
 800797a:	681b      	ldr	r3, [r3, #0]
 800797c:	685b      	ldr	r3, [r3, #4]
 800797e:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 8007982:	687b      	ldr	r3, [r7, #4]
 8007984:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8007986:	687b      	ldr	r3, [r7, #4]
 8007988:	681b      	ldr	r3, [r3, #0]
 800798a:	430a      	orrs	r2, r1
 800798c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800798e:	687b      	ldr	r3, [r7, #4]
 8007990:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007992:	f003 0308 	and.w	r3, r3, #8
 8007996:	2b00      	cmp	r3, #0
 8007998:	d00a      	beq.n	80079b0 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800799a:	687b      	ldr	r3, [r7, #4]
 800799c:	681b      	ldr	r3, [r3, #0]
 800799e:	685b      	ldr	r3, [r3, #4]
 80079a0:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 80079a4:	687b      	ldr	r3, [r7, #4]
 80079a6:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80079a8:	687b      	ldr	r3, [r7, #4]
 80079aa:	681b      	ldr	r3, [r3, #0]
 80079ac:	430a      	orrs	r2, r1
 80079ae:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 80079b0:	687b      	ldr	r3, [r7, #4]
 80079b2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80079b4:	f003 0310 	and.w	r3, r3, #16
 80079b8:	2b00      	cmp	r3, #0
 80079ba:	d00a      	beq.n	80079d2 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 80079bc:	687b      	ldr	r3, [r7, #4]
 80079be:	681b      	ldr	r3, [r3, #0]
 80079c0:	689b      	ldr	r3, [r3, #8]
 80079c2:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 80079c6:	687b      	ldr	r3, [r7, #4]
 80079c8:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80079ca:	687b      	ldr	r3, [r7, #4]
 80079cc:	681b      	ldr	r3, [r3, #0]
 80079ce:	430a      	orrs	r2, r1
 80079d0:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 80079d2:	687b      	ldr	r3, [r7, #4]
 80079d4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80079d6:	f003 0320 	and.w	r3, r3, #32
 80079da:	2b00      	cmp	r3, #0
 80079dc:	d00a      	beq.n	80079f4 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 80079de:	687b      	ldr	r3, [r7, #4]
 80079e0:	681b      	ldr	r3, [r3, #0]
 80079e2:	689b      	ldr	r3, [r3, #8]
 80079e4:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 80079e8:	687b      	ldr	r3, [r7, #4]
 80079ea:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80079ec:	687b      	ldr	r3, [r7, #4]
 80079ee:	681b      	ldr	r3, [r3, #0]
 80079f0:	430a      	orrs	r2, r1
 80079f2:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 80079f4:	687b      	ldr	r3, [r7, #4]
 80079f6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80079f8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80079fc:	2b00      	cmp	r3, #0
 80079fe:	d01a      	beq.n	8007a36 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8007a00:	687b      	ldr	r3, [r7, #4]
 8007a02:	681b      	ldr	r3, [r3, #0]
 8007a04:	685b      	ldr	r3, [r3, #4]
 8007a06:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 8007a0a:	687b      	ldr	r3, [r7, #4]
 8007a0c:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8007a0e:	687b      	ldr	r3, [r7, #4]
 8007a10:	681b      	ldr	r3, [r3, #0]
 8007a12:	430a      	orrs	r2, r1
 8007a14:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8007a16:	687b      	ldr	r3, [r7, #4]
 8007a18:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007a1a:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8007a1e:	d10a      	bne.n	8007a36 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8007a20:	687b      	ldr	r3, [r7, #4]
 8007a22:	681b      	ldr	r3, [r3, #0]
 8007a24:	685b      	ldr	r3, [r3, #4]
 8007a26:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 8007a2a:	687b      	ldr	r3, [r7, #4]
 8007a2c:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8007a2e:	687b      	ldr	r3, [r7, #4]
 8007a30:	681b      	ldr	r3, [r3, #0]
 8007a32:	430a      	orrs	r2, r1
 8007a34:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8007a36:	687b      	ldr	r3, [r7, #4]
 8007a38:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007a3a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007a3e:	2b00      	cmp	r3, #0
 8007a40:	d00a      	beq.n	8007a58 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8007a42:	687b      	ldr	r3, [r7, #4]
 8007a44:	681b      	ldr	r3, [r3, #0]
 8007a46:	685b      	ldr	r3, [r3, #4]
 8007a48:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 8007a4c:	687b      	ldr	r3, [r7, #4]
 8007a4e:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8007a50:	687b      	ldr	r3, [r7, #4]
 8007a52:	681b      	ldr	r3, [r3, #0]
 8007a54:	430a      	orrs	r2, r1
 8007a56:	605a      	str	r2, [r3, #4]
  }
}
 8007a58:	bf00      	nop
 8007a5a:	370c      	adds	r7, #12
 8007a5c:	46bd      	mov	sp, r7
 8007a5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a62:	4770      	bx	lr

08007a64 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8007a64:	b580      	push	{r7, lr}
 8007a66:	b086      	sub	sp, #24
 8007a68:	af02      	add	r7, sp, #8
 8007a6a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007a6c:	687b      	ldr	r3, [r7, #4]
 8007a6e:	2200      	movs	r2, #0
 8007a70:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8007a74:	f7fb f808 	bl	8002a88 <HAL_GetTick>
 8007a78:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8007a7a:	687b      	ldr	r3, [r7, #4]
 8007a7c:	681b      	ldr	r3, [r3, #0]
 8007a7e:	681b      	ldr	r3, [r3, #0]
 8007a80:	f003 0308 	and.w	r3, r3, #8
 8007a84:	2b08      	cmp	r3, #8
 8007a86:	d10e      	bne.n	8007aa6 <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8007a88:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8007a8c:	9300      	str	r3, [sp, #0]
 8007a8e:	68fb      	ldr	r3, [r7, #12]
 8007a90:	2200      	movs	r2, #0
 8007a92:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8007a96:	6878      	ldr	r0, [r7, #4]
 8007a98:	f000 f82f 	bl	8007afa <UART_WaitOnFlagUntilTimeout>
 8007a9c:	4603      	mov	r3, r0
 8007a9e:	2b00      	cmp	r3, #0
 8007aa0:	d001      	beq.n	8007aa6 <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8007aa2:	2303      	movs	r3, #3
 8007aa4:	e025      	b.n	8007af2 <UART_CheckIdleState+0x8e>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8007aa6:	687b      	ldr	r3, [r7, #4]
 8007aa8:	681b      	ldr	r3, [r3, #0]
 8007aaa:	681b      	ldr	r3, [r3, #0]
 8007aac:	f003 0304 	and.w	r3, r3, #4
 8007ab0:	2b04      	cmp	r3, #4
 8007ab2:	d10e      	bne.n	8007ad2 <UART_CheckIdleState+0x6e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8007ab4:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8007ab8:	9300      	str	r3, [sp, #0]
 8007aba:	68fb      	ldr	r3, [r7, #12]
 8007abc:	2200      	movs	r2, #0
 8007abe:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 8007ac2:	6878      	ldr	r0, [r7, #4]
 8007ac4:	f000 f819 	bl	8007afa <UART_WaitOnFlagUntilTimeout>
 8007ac8:	4603      	mov	r3, r0
 8007aca:	2b00      	cmp	r3, #0
 8007acc:	d001      	beq.n	8007ad2 <UART_CheckIdleState+0x6e>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8007ace:	2303      	movs	r3, #3
 8007ad0:	e00f      	b.n	8007af2 <UART_CheckIdleState+0x8e>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8007ad2:	687b      	ldr	r3, [r7, #4]
 8007ad4:	2220      	movs	r2, #32
 8007ad6:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  huart->RxState = HAL_UART_STATE_READY;
 8007ada:	687b      	ldr	r3, [r7, #4]
 8007adc:	2220      	movs	r2, #32
 8007ade:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007ae2:	687b      	ldr	r3, [r7, #4]
 8007ae4:	2200      	movs	r2, #0
 8007ae6:	66da      	str	r2, [r3, #108]	; 0x6c

  __HAL_UNLOCK(huart);
 8007ae8:	687b      	ldr	r3, [r7, #4]
 8007aea:	2200      	movs	r2, #0
 8007aec:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 8007af0:	2300      	movs	r3, #0
}
 8007af2:	4618      	mov	r0, r3
 8007af4:	3710      	adds	r7, #16
 8007af6:	46bd      	mov	sp, r7
 8007af8:	bd80      	pop	{r7, pc}

08007afa <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8007afa:	b580      	push	{r7, lr}
 8007afc:	b084      	sub	sp, #16
 8007afe:	af00      	add	r7, sp, #0
 8007b00:	60f8      	str	r0, [r7, #12]
 8007b02:	60b9      	str	r1, [r7, #8]
 8007b04:	603b      	str	r3, [r7, #0]
 8007b06:	4613      	mov	r3, r2
 8007b08:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8007b0a:	e062      	b.n	8007bd2 <UART_WaitOnFlagUntilTimeout+0xd8>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8007b0c:	69bb      	ldr	r3, [r7, #24]
 8007b0e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007b12:	d05e      	beq.n	8007bd2 <UART_WaitOnFlagUntilTimeout+0xd8>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8007b14:	f7fa ffb8 	bl	8002a88 <HAL_GetTick>
 8007b18:	4602      	mov	r2, r0
 8007b1a:	683b      	ldr	r3, [r7, #0]
 8007b1c:	1ad3      	subs	r3, r2, r3
 8007b1e:	69ba      	ldr	r2, [r7, #24]
 8007b20:	429a      	cmp	r2, r3
 8007b22:	d302      	bcc.n	8007b2a <UART_WaitOnFlagUntilTimeout+0x30>
 8007b24:	69bb      	ldr	r3, [r7, #24]
 8007b26:	2b00      	cmp	r3, #0
 8007b28:	d11d      	bne.n	8007b66 <UART_WaitOnFlagUntilTimeout+0x6c>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_TXEIE_TXFNFIE));
 8007b2a:	68fb      	ldr	r3, [r7, #12]
 8007b2c:	681b      	ldr	r3, [r3, #0]
 8007b2e:	681a      	ldr	r2, [r3, #0]
 8007b30:	68fb      	ldr	r3, [r7, #12]
 8007b32:	681b      	ldr	r3, [r3, #0]
 8007b34:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8007b38:	601a      	str	r2, [r3, #0]
#else
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
#endif /* USART_CR1_FIFOEN */
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007b3a:	68fb      	ldr	r3, [r7, #12]
 8007b3c:	681b      	ldr	r3, [r3, #0]
 8007b3e:	689a      	ldr	r2, [r3, #8]
 8007b40:	68fb      	ldr	r3, [r7, #12]
 8007b42:	681b      	ldr	r3, [r3, #0]
 8007b44:	f022 0201 	bic.w	r2, r2, #1
 8007b48:	609a      	str	r2, [r3, #8]

        huart->gState = HAL_UART_STATE_READY;
 8007b4a:	68fb      	ldr	r3, [r7, #12]
 8007b4c:	2220      	movs	r2, #32
 8007b4e:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
        huart->RxState = HAL_UART_STATE_READY;
 8007b52:	68fb      	ldr	r3, [r7, #12]
 8007b54:	2220      	movs	r2, #32
 8007b56:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

        __HAL_UNLOCK(huart);
 8007b5a:	68fb      	ldr	r3, [r7, #12]
 8007b5c:	2200      	movs	r2, #0
 8007b5e:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

        return HAL_TIMEOUT;
 8007b62:	2303      	movs	r3, #3
 8007b64:	e045      	b.n	8007bf2 <UART_WaitOnFlagUntilTimeout+0xf8>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8007b66:	68fb      	ldr	r3, [r7, #12]
 8007b68:	681b      	ldr	r3, [r3, #0]
 8007b6a:	681b      	ldr	r3, [r3, #0]
 8007b6c:	f003 0304 	and.w	r3, r3, #4
 8007b70:	2b00      	cmp	r3, #0
 8007b72:	d02e      	beq.n	8007bd2 <UART_WaitOnFlagUntilTimeout+0xd8>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8007b74:	68fb      	ldr	r3, [r7, #12]
 8007b76:	681b      	ldr	r3, [r3, #0]
 8007b78:	69db      	ldr	r3, [r3, #28]
 8007b7a:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8007b7e:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8007b82:	d126      	bne.n	8007bd2 <UART_WaitOnFlagUntilTimeout+0xd8>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8007b84:	68fb      	ldr	r3, [r7, #12]
 8007b86:	681b      	ldr	r3, [r3, #0]
 8007b88:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8007b8c:	621a      	str	r2, [r3, #32]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
          CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_TXEIE_TXFNFIE));
 8007b8e:	68fb      	ldr	r3, [r7, #12]
 8007b90:	681b      	ldr	r3, [r3, #0]
 8007b92:	681a      	ldr	r2, [r3, #0]
 8007b94:	68fb      	ldr	r3, [r7, #12]
 8007b96:	681b      	ldr	r3, [r3, #0]
 8007b98:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8007b9c:	601a      	str	r2, [r3, #0]
#else
          CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
#endif
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007b9e:	68fb      	ldr	r3, [r7, #12]
 8007ba0:	681b      	ldr	r3, [r3, #0]
 8007ba2:	689a      	ldr	r2, [r3, #8]
 8007ba4:	68fb      	ldr	r3, [r7, #12]
 8007ba6:	681b      	ldr	r3, [r3, #0]
 8007ba8:	f022 0201 	bic.w	r2, r2, #1
 8007bac:	609a      	str	r2, [r3, #8]

          huart->gState = HAL_UART_STATE_READY;
 8007bae:	68fb      	ldr	r3, [r7, #12]
 8007bb0:	2220      	movs	r2, #32
 8007bb2:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
          huart->RxState = HAL_UART_STATE_READY;
 8007bb6:	68fb      	ldr	r3, [r7, #12]
 8007bb8:	2220      	movs	r2, #32
 8007bba:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8007bbe:	68fb      	ldr	r3, [r7, #12]
 8007bc0:	2220      	movs	r2, #32
 8007bc2:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8007bc6:	68fb      	ldr	r3, [r7, #12]
 8007bc8:	2200      	movs	r2, #0
 8007bca:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

          return HAL_TIMEOUT;
 8007bce:	2303      	movs	r3, #3
 8007bd0:	e00f      	b.n	8007bf2 <UART_WaitOnFlagUntilTimeout+0xf8>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8007bd2:	68fb      	ldr	r3, [r7, #12]
 8007bd4:	681b      	ldr	r3, [r3, #0]
 8007bd6:	69da      	ldr	r2, [r3, #28]
 8007bd8:	68bb      	ldr	r3, [r7, #8]
 8007bda:	4013      	ands	r3, r2
 8007bdc:	68ba      	ldr	r2, [r7, #8]
 8007bde:	429a      	cmp	r2, r3
 8007be0:	bf0c      	ite	eq
 8007be2:	2301      	moveq	r3, #1
 8007be4:	2300      	movne	r3, #0
 8007be6:	b2db      	uxtb	r3, r3
 8007be8:	461a      	mov	r2, r3
 8007bea:	79fb      	ldrb	r3, [r7, #7]
 8007bec:	429a      	cmp	r2, r3
 8007bee:	d08d      	beq.n	8007b0c <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8007bf0:	2300      	movs	r3, #0
}
 8007bf2:	4618      	mov	r0, r3
 8007bf4:	3710      	adds	r7, #16
 8007bf6:	46bd      	mov	sp, r7
 8007bf8:	bd80      	pop	{r7, pc}

08007bfa <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 8007bfa:	b480      	push	{r7}
 8007bfc:	b085      	sub	sp, #20
 8007bfe:	af00      	add	r7, sp, #0
 8007c00:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 8007c02:	687b      	ldr	r3, [r7, #4]
 8007c04:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 8007c08:	2b01      	cmp	r3, #1
 8007c0a:	d101      	bne.n	8007c10 <HAL_UARTEx_DisableFifoMode+0x16>
 8007c0c:	2302      	movs	r3, #2
 8007c0e:	e027      	b.n	8007c60 <HAL_UARTEx_DisableFifoMode+0x66>
 8007c10:	687b      	ldr	r3, [r7, #4]
 8007c12:	2201      	movs	r2, #1
 8007c14:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 8007c18:	687b      	ldr	r3, [r7, #4]
 8007c1a:	2224      	movs	r2, #36	; 0x24
 8007c1c:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8007c20:	687b      	ldr	r3, [r7, #4]
 8007c22:	681b      	ldr	r3, [r3, #0]
 8007c24:	681b      	ldr	r3, [r3, #0]
 8007c26:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8007c28:	687b      	ldr	r3, [r7, #4]
 8007c2a:	681b      	ldr	r3, [r3, #0]
 8007c2c:	681a      	ldr	r2, [r3, #0]
 8007c2e:	687b      	ldr	r3, [r7, #4]
 8007c30:	681b      	ldr	r3, [r3, #0]
 8007c32:	f022 0201 	bic.w	r2, r2, #1
 8007c36:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 8007c38:	68fb      	ldr	r3, [r7, #12]
 8007c3a:	f023 5300 	bic.w	r3, r3, #536870912	; 0x20000000
 8007c3e:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 8007c40:	687b      	ldr	r3, [r7, #4]
 8007c42:	2200      	movs	r2, #0
 8007c44:	665a      	str	r2, [r3, #100]	; 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8007c46:	687b      	ldr	r3, [r7, #4]
 8007c48:	681b      	ldr	r3, [r3, #0]
 8007c4a:	68fa      	ldr	r2, [r7, #12]
 8007c4c:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8007c4e:	687b      	ldr	r3, [r7, #4]
 8007c50:	2220      	movs	r2, #32
 8007c52:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8007c56:	687b      	ldr	r3, [r7, #4]
 8007c58:	2200      	movs	r2, #0
 8007c5a:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 8007c5e:	2300      	movs	r3, #0
}
 8007c60:	4618      	mov	r0, r3
 8007c62:	3714      	adds	r7, #20
 8007c64:	46bd      	mov	sp, r7
 8007c66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c6a:	4770      	bx	lr

08007c6c <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8007c6c:	b580      	push	{r7, lr}
 8007c6e:	b084      	sub	sp, #16
 8007c70:	af00      	add	r7, sp, #0
 8007c72:	6078      	str	r0, [r7, #4]
 8007c74:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8007c76:	687b      	ldr	r3, [r7, #4]
 8007c78:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 8007c7c:	2b01      	cmp	r3, #1
 8007c7e:	d101      	bne.n	8007c84 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 8007c80:	2302      	movs	r3, #2
 8007c82:	e02d      	b.n	8007ce0 <HAL_UARTEx_SetTxFifoThreshold+0x74>
 8007c84:	687b      	ldr	r3, [r7, #4]
 8007c86:	2201      	movs	r2, #1
 8007c88:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 8007c8c:	687b      	ldr	r3, [r7, #4]
 8007c8e:	2224      	movs	r2, #36	; 0x24
 8007c90:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8007c94:	687b      	ldr	r3, [r7, #4]
 8007c96:	681b      	ldr	r3, [r3, #0]
 8007c98:	681b      	ldr	r3, [r3, #0]
 8007c9a:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8007c9c:	687b      	ldr	r3, [r7, #4]
 8007c9e:	681b      	ldr	r3, [r3, #0]
 8007ca0:	681a      	ldr	r2, [r3, #0]
 8007ca2:	687b      	ldr	r3, [r7, #4]
 8007ca4:	681b      	ldr	r3, [r3, #0]
 8007ca6:	f022 0201 	bic.w	r2, r2, #1
 8007caa:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 8007cac:	687b      	ldr	r3, [r7, #4]
 8007cae:	681b      	ldr	r3, [r3, #0]
 8007cb0:	689b      	ldr	r3, [r3, #8]
 8007cb2:	f023 4160 	bic.w	r1, r3, #3758096384	; 0xe0000000
 8007cb6:	687b      	ldr	r3, [r7, #4]
 8007cb8:	681b      	ldr	r3, [r3, #0]
 8007cba:	683a      	ldr	r2, [r7, #0]
 8007cbc:	430a      	orrs	r2, r1
 8007cbe:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8007cc0:	6878      	ldr	r0, [r7, #4]
 8007cc2:	f000 f84f 	bl	8007d64 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8007cc6:	687b      	ldr	r3, [r7, #4]
 8007cc8:	681b      	ldr	r3, [r3, #0]
 8007cca:	68fa      	ldr	r2, [r7, #12]
 8007ccc:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8007cce:	687b      	ldr	r3, [r7, #4]
 8007cd0:	2220      	movs	r2, #32
 8007cd2:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8007cd6:	687b      	ldr	r3, [r7, #4]
 8007cd8:	2200      	movs	r2, #0
 8007cda:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 8007cde:	2300      	movs	r3, #0
}
 8007ce0:	4618      	mov	r0, r3
 8007ce2:	3710      	adds	r7, #16
 8007ce4:	46bd      	mov	sp, r7
 8007ce6:	bd80      	pop	{r7, pc}

08007ce8 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8007ce8:	b580      	push	{r7, lr}
 8007cea:	b084      	sub	sp, #16
 8007cec:	af00      	add	r7, sp, #0
 8007cee:	6078      	str	r0, [r7, #4]
 8007cf0:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8007cf2:	687b      	ldr	r3, [r7, #4]
 8007cf4:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 8007cf8:	2b01      	cmp	r3, #1
 8007cfa:	d101      	bne.n	8007d00 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 8007cfc:	2302      	movs	r3, #2
 8007cfe:	e02d      	b.n	8007d5c <HAL_UARTEx_SetRxFifoThreshold+0x74>
 8007d00:	687b      	ldr	r3, [r7, #4]
 8007d02:	2201      	movs	r2, #1
 8007d04:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 8007d08:	687b      	ldr	r3, [r7, #4]
 8007d0a:	2224      	movs	r2, #36	; 0x24
 8007d0c:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8007d10:	687b      	ldr	r3, [r7, #4]
 8007d12:	681b      	ldr	r3, [r3, #0]
 8007d14:	681b      	ldr	r3, [r3, #0]
 8007d16:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8007d18:	687b      	ldr	r3, [r7, #4]
 8007d1a:	681b      	ldr	r3, [r3, #0]
 8007d1c:	681a      	ldr	r2, [r3, #0]
 8007d1e:	687b      	ldr	r3, [r7, #4]
 8007d20:	681b      	ldr	r3, [r3, #0]
 8007d22:	f022 0201 	bic.w	r2, r2, #1
 8007d26:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 8007d28:	687b      	ldr	r3, [r7, #4]
 8007d2a:	681b      	ldr	r3, [r3, #0]
 8007d2c:	689b      	ldr	r3, [r3, #8]
 8007d2e:	f023 6160 	bic.w	r1, r3, #234881024	; 0xe000000
 8007d32:	687b      	ldr	r3, [r7, #4]
 8007d34:	681b      	ldr	r3, [r3, #0]
 8007d36:	683a      	ldr	r2, [r7, #0]
 8007d38:	430a      	orrs	r2, r1
 8007d3a:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8007d3c:	6878      	ldr	r0, [r7, #4]
 8007d3e:	f000 f811 	bl	8007d64 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8007d42:	687b      	ldr	r3, [r7, #4]
 8007d44:	681b      	ldr	r3, [r3, #0]
 8007d46:	68fa      	ldr	r2, [r7, #12]
 8007d48:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8007d4a:	687b      	ldr	r3, [r7, #4]
 8007d4c:	2220      	movs	r2, #32
 8007d4e:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8007d52:	687b      	ldr	r3, [r7, #4]
 8007d54:	2200      	movs	r2, #0
 8007d56:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 8007d5a:	2300      	movs	r3, #0
}
 8007d5c:	4618      	mov	r0, r3
 8007d5e:	3710      	adds	r7, #16
 8007d60:	46bd      	mov	sp, r7
 8007d62:	bd80      	pop	{r7, pc}

08007d64 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 8007d64:	b480      	push	{r7}
 8007d66:	b085      	sub	sp, #20
 8007d68:	af00      	add	r7, sp, #0
 8007d6a:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8007d6c:	687b      	ldr	r3, [r7, #4]
 8007d6e:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8007d70:	2b00      	cmp	r3, #0
 8007d72:	d108      	bne.n	8007d86 <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 8007d74:	687b      	ldr	r3, [r7, #4]
 8007d76:	2201      	movs	r2, #1
 8007d78:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = 1U;
 8007d7c:	687b      	ldr	r3, [r7, #4]
 8007d7e:	2201      	movs	r2, #1
 8007d80:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 8007d84:	e031      	b.n	8007dea <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 8007d86:	2308      	movs	r3, #8
 8007d88:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 8007d8a:	2308      	movs	r3, #8
 8007d8c:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 8007d8e:	687b      	ldr	r3, [r7, #4]
 8007d90:	681b      	ldr	r3, [r3, #0]
 8007d92:	689b      	ldr	r3, [r3, #8]
 8007d94:	0e5b      	lsrs	r3, r3, #25
 8007d96:	b2db      	uxtb	r3, r3
 8007d98:	f003 0307 	and.w	r3, r3, #7
 8007d9c:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 8007d9e:	687b      	ldr	r3, [r7, #4]
 8007da0:	681b      	ldr	r3, [r3, #0]
 8007da2:	689b      	ldr	r3, [r3, #8]
 8007da4:	0f5b      	lsrs	r3, r3, #29
 8007da6:	b2db      	uxtb	r3, r3
 8007da8:	f003 0307 	and.w	r3, r3, #7
 8007dac:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8007dae:	7bbb      	ldrb	r3, [r7, #14]
 8007db0:	7b3a      	ldrb	r2, [r7, #12]
 8007db2:	4911      	ldr	r1, [pc, #68]	; (8007df8 <UARTEx_SetNbDataToProcess+0x94>)
 8007db4:	5c8a      	ldrb	r2, [r1, r2]
 8007db6:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 8007dba:	7b3a      	ldrb	r2, [r7, #12]
 8007dbc:	490f      	ldr	r1, [pc, #60]	; (8007dfc <UARTEx_SetNbDataToProcess+0x98>)
 8007dbe:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8007dc0:	fb93 f3f2 	sdiv	r3, r3, r2
 8007dc4:	b29a      	uxth	r2, r3
 8007dc6:	687b      	ldr	r3, [r7, #4]
 8007dc8:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8007dcc:	7bfb      	ldrb	r3, [r7, #15]
 8007dce:	7b7a      	ldrb	r2, [r7, #13]
 8007dd0:	4909      	ldr	r1, [pc, #36]	; (8007df8 <UARTEx_SetNbDataToProcess+0x94>)
 8007dd2:	5c8a      	ldrb	r2, [r1, r2]
 8007dd4:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 8007dd8:	7b7a      	ldrb	r2, [r7, #13]
 8007dda:	4908      	ldr	r1, [pc, #32]	; (8007dfc <UARTEx_SetNbDataToProcess+0x98>)
 8007ddc:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8007dde:	fb93 f3f2 	sdiv	r3, r3, r2
 8007de2:	b29a      	uxth	r2, r3
 8007de4:	687b      	ldr	r3, [r7, #4]
 8007de6:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
}
 8007dea:	bf00      	nop
 8007dec:	3714      	adds	r7, #20
 8007dee:	46bd      	mov	sp, r7
 8007df0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007df4:	4770      	bx	lr
 8007df6:	bf00      	nop
 8007df8:	0800a804 	.word	0x0800a804
 8007dfc:	0800a80c 	.word	0x0800a80c

08007e00 <aci_gap_init_IDB05A1>:

#define MIN(a,b)            ((a) < (b) )? (a) : (b)
#define MAX(a,b)            ((a) > (b) )? (a) : (b)

tBleStatus aci_gap_init_IDB05A1(uint8_t role, uint8_t privacy_enabled, uint8_t device_name_char_len, uint16_t* service_handle, uint16_t* dev_name_char_handle, uint16_t* appearance_char_handle)
{
 8007e00:	b580      	push	{r7, lr}
 8007e02:	b08c      	sub	sp, #48	; 0x30
 8007e04:	af00      	add	r7, sp, #0
 8007e06:	603b      	str	r3, [r7, #0]
 8007e08:	4603      	mov	r3, r0
 8007e0a:	71fb      	strb	r3, [r7, #7]
 8007e0c:	460b      	mov	r3, r1
 8007e0e:	71bb      	strb	r3, [r7, #6]
 8007e10:	4613      	mov	r3, r2
 8007e12:	717b      	strb	r3, [r7, #5]
  struct hci_request rq;
  gap_init_cp_IDB05A1 cp;
  gap_init_rp resp;
 
  cp.role = role;
 8007e14:	79fb      	ldrb	r3, [r7, #7]
 8007e16:	753b      	strb	r3, [r7, #20]
  cp.privacy_enabled = privacy_enabled;
 8007e18:	79bb      	ldrb	r3, [r7, #6]
 8007e1a:	757b      	strb	r3, [r7, #21]
  cp.device_name_char_len = device_name_char_len;
 8007e1c:	797b      	ldrb	r3, [r7, #5]
 8007e1e:	75bb      	strb	r3, [r7, #22]
    
  BLUENRG_memset(&resp, 0, sizeof(resp));
 8007e20:	f107 030c 	add.w	r3, r7, #12
 8007e24:	2207      	movs	r2, #7
 8007e26:	2100      	movs	r1, #0
 8007e28:	4618      	mov	r0, r3
 8007e2a:	f001 fcf6 	bl	800981a <memset>
  
  BLUENRG_memset(&rq, 0, sizeof(rq));
 8007e2e:	f107 0318 	add.w	r3, r7, #24
 8007e32:	2218      	movs	r2, #24
 8007e34:	2100      	movs	r1, #0
 8007e36:	4618      	mov	r0, r3
 8007e38:	f001 fcef 	bl	800981a <memset>
  rq.ogf = OGF_VENDOR_CMD;
 8007e3c:	233f      	movs	r3, #63	; 0x3f
 8007e3e:	833b      	strh	r3, [r7, #24]
  rq.ocf = OCF_GAP_INIT;
 8007e40:	238a      	movs	r3, #138	; 0x8a
 8007e42:	837b      	strh	r3, [r7, #26]
  rq.cparam = &cp;
 8007e44:	f107 0314 	add.w	r3, r7, #20
 8007e48:	623b      	str	r3, [r7, #32]
  rq.clen = sizeof(cp);
 8007e4a:	2303      	movs	r3, #3
 8007e4c:	627b      	str	r3, [r7, #36]	; 0x24
  rq.rparam = &resp;
 8007e4e:	f107 030c 	add.w	r3, r7, #12
 8007e52:	62bb      	str	r3, [r7, #40]	; 0x28
  rq.rlen = GAP_INIT_RP_SIZE;
 8007e54:	2307      	movs	r3, #7
 8007e56:	62fb      	str	r3, [r7, #44]	; 0x2c
  
  if (hci_send_req(&rq, FALSE) < 0)
 8007e58:	f107 0318 	add.w	r3, r7, #24
 8007e5c:	2100      	movs	r1, #0
 8007e5e:	4618      	mov	r0, r3
 8007e60:	f001 f82c 	bl	8008ebc <hci_send_req>
 8007e64:	4603      	mov	r3, r0
 8007e66:	2b00      	cmp	r3, #0
 8007e68:	da01      	bge.n	8007e6e <aci_gap_init_IDB05A1+0x6e>
    return BLE_STATUS_TIMEOUT;
 8007e6a:	23ff      	movs	r3, #255	; 0xff
 8007e6c:	e014      	b.n	8007e98 <aci_gap_init_IDB05A1+0x98>
  
  if (resp.status) {
 8007e6e:	7b3b      	ldrb	r3, [r7, #12]
 8007e70:	2b00      	cmp	r3, #0
 8007e72:	d001      	beq.n	8007e78 <aci_gap_init_IDB05A1+0x78>
    return resp.status;
 8007e74:	7b3b      	ldrb	r3, [r7, #12]
 8007e76:	e00f      	b.n	8007e98 <aci_gap_init_IDB05A1+0x98>
  }
  
  *service_handle = btohs(resp.service_handle);
 8007e78:	f8b7 300d 	ldrh.w	r3, [r7, #13]
 8007e7c:	b29a      	uxth	r2, r3
 8007e7e:	683b      	ldr	r3, [r7, #0]
 8007e80:	801a      	strh	r2, [r3, #0]
  *dev_name_char_handle = btohs(resp.dev_name_char_handle);
 8007e82:	f8b7 300f 	ldrh.w	r3, [r7, #15]
 8007e86:	b29a      	uxth	r2, r3
 8007e88:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007e8a:	801a      	strh	r2, [r3, #0]
  *appearance_char_handle = btohs(resp.appearance_char_handle);
 8007e8c:	f8b7 3011 	ldrh.w	r3, [r7, #17]
 8007e90:	b29a      	uxth	r2, r3
 8007e92:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8007e94:	801a      	strh	r2, [r3, #0]
  
  return 0;
 8007e96:	2300      	movs	r3, #0
}
 8007e98:	4618      	mov	r0, r3
 8007e9a:	3730      	adds	r7, #48	; 0x30
 8007e9c:	46bd      	mov	sp, r7
 8007e9e:	bd80      	pop	{r7, pc}

08007ea0 <aci_gap_init_IDB04A1>:

tBleStatus aci_gap_init_IDB04A1(uint8_t role, uint16_t* service_handle, uint16_t* dev_name_char_handle, uint16_t* appearance_char_handle)
{
 8007ea0:	b580      	push	{r7, lr}
 8007ea2:	b08e      	sub	sp, #56	; 0x38
 8007ea4:	af00      	add	r7, sp, #0
 8007ea6:	60b9      	str	r1, [r7, #8]
 8007ea8:	607a      	str	r2, [r7, #4]
 8007eaa:	603b      	str	r3, [r7, #0]
 8007eac:	4603      	mov	r3, r0
 8007eae:	73fb      	strb	r3, [r7, #15]
  struct hci_request rq;
  gap_init_cp_IDB04A1 cp;
  gap_init_rp resp;

  cp.role = role;
 8007eb0:	7bfb      	ldrb	r3, [r7, #15]
 8007eb2:	773b      	strb	r3, [r7, #28]
    
  BLUENRG_memset(&resp, 0, sizeof(resp));
 8007eb4:	f107 0314 	add.w	r3, r7, #20
 8007eb8:	2207      	movs	r2, #7
 8007eba:	2100      	movs	r1, #0
 8007ebc:	4618      	mov	r0, r3
 8007ebe:	f001 fcac 	bl	800981a <memset>
  
  BLUENRG_memset(&rq, 0, sizeof(rq));
 8007ec2:	f107 0320 	add.w	r3, r7, #32
 8007ec6:	2218      	movs	r2, #24
 8007ec8:	2100      	movs	r1, #0
 8007eca:	4618      	mov	r0, r3
 8007ecc:	f001 fca5 	bl	800981a <memset>
  rq.ogf = OGF_VENDOR_CMD;
 8007ed0:	233f      	movs	r3, #63	; 0x3f
 8007ed2:	843b      	strh	r3, [r7, #32]
  rq.ocf = OCF_GAP_INIT;
 8007ed4:	238a      	movs	r3, #138	; 0x8a
 8007ed6:	847b      	strh	r3, [r7, #34]	; 0x22
  rq.cparam = &cp;
 8007ed8:	f107 031c 	add.w	r3, r7, #28
 8007edc:	62bb      	str	r3, [r7, #40]	; 0x28
  rq.clen = sizeof(cp);
 8007ede:	2301      	movs	r3, #1
 8007ee0:	62fb      	str	r3, [r7, #44]	; 0x2c
  rq.rparam = &resp;
 8007ee2:	f107 0314 	add.w	r3, r7, #20
 8007ee6:	633b      	str	r3, [r7, #48]	; 0x30
  rq.rlen = GAP_INIT_RP_SIZE;
 8007ee8:	2307      	movs	r3, #7
 8007eea:	637b      	str	r3, [r7, #52]	; 0x34
  
  if (hci_send_req(&rq, FALSE) < 0)
 8007eec:	f107 0320 	add.w	r3, r7, #32
 8007ef0:	2100      	movs	r1, #0
 8007ef2:	4618      	mov	r0, r3
 8007ef4:	f000 ffe2 	bl	8008ebc <hci_send_req>
 8007ef8:	4603      	mov	r3, r0
 8007efa:	2b00      	cmp	r3, #0
 8007efc:	da01      	bge.n	8007f02 <aci_gap_init_IDB04A1+0x62>
    return BLE_STATUS_TIMEOUT;
 8007efe:	23ff      	movs	r3, #255	; 0xff
 8007f00:	e014      	b.n	8007f2c <aci_gap_init_IDB04A1+0x8c>
  
  if (resp.status) {
 8007f02:	7d3b      	ldrb	r3, [r7, #20]
 8007f04:	2b00      	cmp	r3, #0
 8007f06:	d001      	beq.n	8007f0c <aci_gap_init_IDB04A1+0x6c>
    return resp.status;
 8007f08:	7d3b      	ldrb	r3, [r7, #20]
 8007f0a:	e00f      	b.n	8007f2c <aci_gap_init_IDB04A1+0x8c>
  }
  
  *service_handle = btohs(resp.service_handle);
 8007f0c:	f8b7 3015 	ldrh.w	r3, [r7, #21]
 8007f10:	b29a      	uxth	r2, r3
 8007f12:	68bb      	ldr	r3, [r7, #8]
 8007f14:	801a      	strh	r2, [r3, #0]
  *dev_name_char_handle = btohs(resp.dev_name_char_handle);
 8007f16:	f8b7 3017 	ldrh.w	r3, [r7, #23]
 8007f1a:	b29a      	uxth	r2, r3
 8007f1c:	687b      	ldr	r3, [r7, #4]
 8007f1e:	801a      	strh	r2, [r3, #0]
  *appearance_char_handle = btohs(resp.appearance_char_handle);
 8007f20:	f8b7 3019 	ldrh.w	r3, [r7, #25]
 8007f24:	b29a      	uxth	r2, r3
 8007f26:	683b      	ldr	r3, [r7, #0]
 8007f28:	801a      	strh	r2, [r3, #0]
  
  return 0;
 8007f2a:	2300      	movs	r3, #0
}
 8007f2c:	4618      	mov	r0, r3
 8007f2e:	3738      	adds	r7, #56	; 0x38
 8007f30:	46bd      	mov	sp, r7
 8007f32:	bd80      	pop	{r7, pc}

08007f34 <aci_gap_set_discoverable>:

tBleStatus aci_gap_set_discoverable(uint8_t AdvType, uint16_t AdvIntervMin, uint16_t AdvIntervMax,
                             uint8_t OwnAddrType, uint8_t AdvFilterPolicy, uint8_t LocalNameLen,
                             const char *LocalName, uint8_t ServiceUUIDLen, uint8_t* ServiceUUIDList,
                             uint16_t SlaveConnIntervMin, uint16_t SlaveConnIntervMax)
{
 8007f34:	b590      	push	{r4, r7, lr}
 8007f36:	b095      	sub	sp, #84	; 0x54
 8007f38:	af00      	add	r7, sp, #0
 8007f3a:	4604      	mov	r4, r0
 8007f3c:	4608      	mov	r0, r1
 8007f3e:	4611      	mov	r1, r2
 8007f40:	461a      	mov	r2, r3
 8007f42:	4623      	mov	r3, r4
 8007f44:	71fb      	strb	r3, [r7, #7]
 8007f46:	4603      	mov	r3, r0
 8007f48:	80bb      	strh	r3, [r7, #4]
 8007f4a:	460b      	mov	r3, r1
 8007f4c:	807b      	strh	r3, [r7, #2]
 8007f4e:	4613      	mov	r3, r2
 8007f50:	71bb      	strb	r3, [r7, #6]
  struct hci_request rq;
  uint8_t status;    
  uint8_t buffer[40];
  uint8_t indx = 0;
 8007f52:	2300      	movs	r3, #0
 8007f54:	f887 304f 	strb.w	r3, [r7, #79]	; 0x4f
  
  if ((LocalNameLen+ServiceUUIDLen+14) > sizeof(buffer))
 8007f58:	f897 2064 	ldrb.w	r2, [r7, #100]	; 0x64
 8007f5c:	f897 306c 	ldrb.w	r3, [r7, #108]	; 0x6c
 8007f60:	4413      	add	r3, r2
 8007f62:	330e      	adds	r3, #14
 8007f64:	2b28      	cmp	r3, #40	; 0x28
 8007f66:	d901      	bls.n	8007f6c <aci_gap_set_discoverable+0x38>
    return BLE_STATUS_INVALID_PARAMS;
 8007f68:	2342      	movs	r3, #66	; 0x42
 8007f6a:	e0ce      	b.n	800810a <aci_gap_set_discoverable+0x1d6>

  buffer[indx] = AdvType;
 8007f6c:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 8007f70:	f107 0250 	add.w	r2, r7, #80	; 0x50
 8007f74:	4413      	add	r3, r2
 8007f76:	79fa      	ldrb	r2, [r7, #7]
 8007f78:	f803 2c48 	strb.w	r2, [r3, #-72]
  indx++;
 8007f7c:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 8007f80:	3301      	adds	r3, #1
 8007f82:	f887 304f 	strb.w	r3, [r7, #79]	; 0x4f
  
  AdvIntervMin = htobs(AdvIntervMin);
 8007f86:	88bb      	ldrh	r3, [r7, #4]
 8007f88:	80bb      	strh	r3, [r7, #4]
  BLUENRG_memcpy(buffer + indx, &AdvIntervMin, 2);
 8007f8a:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 8007f8e:	f107 0208 	add.w	r2, r7, #8
 8007f92:	4413      	add	r3, r2
 8007f94:	88ba      	ldrh	r2, [r7, #4]
 8007f96:	801a      	strh	r2, [r3, #0]
  indx +=  2;
 8007f98:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 8007f9c:	3302      	adds	r3, #2
 8007f9e:	f887 304f 	strb.w	r3, [r7, #79]	; 0x4f
    
  AdvIntervMax = htobs(AdvIntervMax);
 8007fa2:	887b      	ldrh	r3, [r7, #2]
 8007fa4:	807b      	strh	r3, [r7, #2]
  BLUENRG_memcpy(buffer + indx, &AdvIntervMax, 2);
 8007fa6:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 8007faa:	f107 0208 	add.w	r2, r7, #8
 8007fae:	4413      	add	r3, r2
 8007fb0:	887a      	ldrh	r2, [r7, #2]
 8007fb2:	801a      	strh	r2, [r3, #0]
  indx +=  2;
 8007fb4:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 8007fb8:	3302      	adds	r3, #2
 8007fba:	f887 304f 	strb.w	r3, [r7, #79]	; 0x4f
    
  buffer[indx] = OwnAddrType;
 8007fbe:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 8007fc2:	f107 0250 	add.w	r2, r7, #80	; 0x50
 8007fc6:	4413      	add	r3, r2
 8007fc8:	79ba      	ldrb	r2, [r7, #6]
 8007fca:	f803 2c48 	strb.w	r2, [r3, #-72]
  indx++;
 8007fce:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 8007fd2:	3301      	adds	r3, #1
 8007fd4:	f887 304f 	strb.w	r3, [r7, #79]	; 0x4f
    
  buffer[indx] = AdvFilterPolicy;
 8007fd8:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 8007fdc:	f107 0250 	add.w	r2, r7, #80	; 0x50
 8007fe0:	4413      	add	r3, r2
 8007fe2:	f897 2060 	ldrb.w	r2, [r7, #96]	; 0x60
 8007fe6:	f803 2c48 	strb.w	r2, [r3, #-72]
  indx++;
 8007fea:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 8007fee:	3301      	adds	r3, #1
 8007ff0:	f887 304f 	strb.w	r3, [r7, #79]	; 0x4f
    
  buffer[indx] = LocalNameLen;
 8007ff4:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 8007ff8:	f107 0250 	add.w	r2, r7, #80	; 0x50
 8007ffc:	4413      	add	r3, r2
 8007ffe:	f897 2064 	ldrb.w	r2, [r7, #100]	; 0x64
 8008002:	f803 2c48 	strb.w	r2, [r3, #-72]
  indx++;
 8008006:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 800800a:	3301      	adds	r3, #1
 800800c:	f887 304f 	strb.w	r3, [r7, #79]	; 0x4f
    
  BLUENRG_memcpy(buffer + indx, LocalName, LocalNameLen);
 8008010:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 8008014:	f107 0208 	add.w	r2, r7, #8
 8008018:	4413      	add	r3, r2
 800801a:	f897 2064 	ldrb.w	r2, [r7, #100]	; 0x64
 800801e:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 8008020:	4618      	mov	r0, r3
 8008022:	f001 fbec 	bl	80097fe <memcpy>
  indx +=  LocalNameLen;
 8008026:	f897 204f 	ldrb.w	r2, [r7, #79]	; 0x4f
 800802a:	f897 3064 	ldrb.w	r3, [r7, #100]	; 0x64
 800802e:	4413      	add	r3, r2
 8008030:	f887 304f 	strb.w	r3, [r7, #79]	; 0x4f
  
  buffer[indx] = ServiceUUIDLen;
 8008034:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 8008038:	f107 0250 	add.w	r2, r7, #80	; 0x50
 800803c:	4413      	add	r3, r2
 800803e:	f897 206c 	ldrb.w	r2, [r7, #108]	; 0x6c
 8008042:	f803 2c48 	strb.w	r2, [r3, #-72]
  indx++;
 8008046:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 800804a:	3301      	adds	r3, #1
 800804c:	f887 304f 	strb.w	r3, [r7, #79]	; 0x4f

  BLUENRG_memcpy(buffer + indx, ServiceUUIDList, ServiceUUIDLen);
 8008050:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 8008054:	f107 0208 	add.w	r2, r7, #8
 8008058:	4413      	add	r3, r2
 800805a:	f897 206c 	ldrb.w	r2, [r7, #108]	; 0x6c
 800805e:	6f39      	ldr	r1, [r7, #112]	; 0x70
 8008060:	4618      	mov	r0, r3
 8008062:	f001 fbcc 	bl	80097fe <memcpy>
  indx +=  ServiceUUIDLen;  
 8008066:	f897 204f 	ldrb.w	r2, [r7, #79]	; 0x4f
 800806a:	f897 306c 	ldrb.w	r3, [r7, #108]	; 0x6c
 800806e:	4413      	add	r3, r2
 8008070:	f887 304f 	strb.w	r3, [r7, #79]	; 0x4f

  SlaveConnIntervMin = htobs(SlaveConnIntervMin);
 8008074:	f8b7 3074 	ldrh.w	r3, [r7, #116]	; 0x74
 8008078:	f8a7 3074 	strh.w	r3, [r7, #116]	; 0x74
  BLUENRG_memcpy(buffer + indx, &SlaveConnIntervMin, 2);
 800807c:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 8008080:	f107 0208 	add.w	r2, r7, #8
 8008084:	4413      	add	r3, r2
 8008086:	f8b7 2074 	ldrh.w	r2, [r7, #116]	; 0x74
 800808a:	801a      	strh	r2, [r3, #0]
  indx +=  2;
 800808c:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 8008090:	3302      	adds	r3, #2
 8008092:	f887 304f 	strb.w	r3, [r7, #79]	; 0x4f
  
  SlaveConnIntervMax = htobs(SlaveConnIntervMax);
 8008096:	f8b7 3078 	ldrh.w	r3, [r7, #120]	; 0x78
 800809a:	f8a7 3078 	strh.w	r3, [r7, #120]	; 0x78
  BLUENRG_memcpy(buffer + indx, &SlaveConnIntervMax, 2);
 800809e:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 80080a2:	f107 0208 	add.w	r2, r7, #8
 80080a6:	4413      	add	r3, r2
 80080a8:	f8b7 2078 	ldrh.w	r2, [r7, #120]	; 0x78
 80080ac:	801a      	strh	r2, [r3, #0]
  indx +=  2;    
 80080ae:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 80080b2:	3302      	adds	r3, #2
 80080b4:	f887 304f 	strb.w	r3, [r7, #79]	; 0x4f

  BLUENRG_memset(&rq, 0, sizeof(rq));
 80080b8:	f107 0334 	add.w	r3, r7, #52	; 0x34
 80080bc:	2218      	movs	r2, #24
 80080be:	2100      	movs	r1, #0
 80080c0:	4618      	mov	r0, r3
 80080c2:	f001 fbaa 	bl	800981a <memset>
  rq.ogf = OGF_VENDOR_CMD;
 80080c6:	233f      	movs	r3, #63	; 0x3f
 80080c8:	86bb      	strh	r3, [r7, #52]	; 0x34
  rq.ocf = OCF_GAP_SET_DISCOVERABLE;
 80080ca:	2383      	movs	r3, #131	; 0x83
 80080cc:	86fb      	strh	r3, [r7, #54]	; 0x36
  rq.cparam = (void *)buffer;
 80080ce:	f107 0308 	add.w	r3, r7, #8
 80080d2:	63fb      	str	r3, [r7, #60]	; 0x3c
  rq.clen = indx;
 80080d4:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 80080d8:	643b      	str	r3, [r7, #64]	; 0x40
  rq.rparam = &status;
 80080da:	f107 0333 	add.w	r3, r7, #51	; 0x33
 80080de:	647b      	str	r3, [r7, #68]	; 0x44
  rq.rlen = 1;
 80080e0:	2301      	movs	r3, #1
 80080e2:	64bb      	str	r3, [r7, #72]	; 0x48

  if (hci_send_req(&rq, FALSE) < 0)
 80080e4:	f107 0334 	add.w	r3, r7, #52	; 0x34
 80080e8:	2100      	movs	r1, #0
 80080ea:	4618      	mov	r0, r3
 80080ec:	f000 fee6 	bl	8008ebc <hci_send_req>
 80080f0:	4603      	mov	r3, r0
 80080f2:	2b00      	cmp	r3, #0
 80080f4:	da01      	bge.n	80080fa <aci_gap_set_discoverable+0x1c6>
    return BLE_STATUS_TIMEOUT;
 80080f6:	23ff      	movs	r3, #255	; 0xff
 80080f8:	e007      	b.n	800810a <aci_gap_set_discoverable+0x1d6>

  if (status) {
 80080fa:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 80080fe:	2b00      	cmp	r3, #0
 8008100:	d002      	beq.n	8008108 <aci_gap_set_discoverable+0x1d4>
    return status;
 8008102:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 8008106:	e000      	b.n	800810a <aci_gap_set_discoverable+0x1d6>
  }

  return 0;
 8008108:	2300      	movs	r3, #0
}
 800810a:	4618      	mov	r0, r3
 800810c:	3754      	adds	r7, #84	; 0x54
 800810e:	46bd      	mov	sp, r7
 8008110:	bd90      	pop	{r4, r7, pc}

08008112 <aci_gap_set_auth_requirement>:
                                        uint8_t min_encryption_key_size,
                                        uint8_t max_encryption_key_size,
                                        uint8_t use_fixed_pin,
                                        uint32_t fixed_pin,
                                        uint8_t bonding_mode)
{
 8008112:	b590      	push	{r4, r7, lr}
 8008114:	b091      	sub	sp, #68	; 0x44
 8008116:	af00      	add	r7, sp, #0
 8008118:	603a      	str	r2, [r7, #0]
 800811a:	461a      	mov	r2, r3
 800811c:	4603      	mov	r3, r0
 800811e:	71fb      	strb	r3, [r7, #7]
 8008120:	460b      	mov	r3, r1
 8008122:	71bb      	strb	r3, [r7, #6]
 8008124:	4613      	mov	r3, r2
 8008126:	717b      	strb	r3, [r7, #5]
  struct hci_request rq;
  gap_set_auth_requirement_cp cp;    
  uint8_t status;
    
  cp.mitm_mode = mitm_mode;
 8008128:	79fb      	ldrb	r3, [r7, #7]
 800812a:	733b      	strb	r3, [r7, #12]
  cp.oob_enable = oob_enable;
 800812c:	79bb      	ldrb	r3, [r7, #6]
 800812e:	737b      	strb	r3, [r7, #13]
  /* FIX: check on oob_enable introduced to fix issue in projects for Cortex-M33 */
  if (oob_enable) {
 8008130:	79bb      	ldrb	r3, [r7, #6]
 8008132:	2b00      	cmp	r3, #0
 8008134:	d00a      	beq.n	800814c <aci_gap_set_auth_requirement+0x3a>
    BLUENRG_memcpy(cp.oob_data, oob_data, 16);
 8008136:	683a      	ldr	r2, [r7, #0]
 8008138:	f107 030e 	add.w	r3, r7, #14
 800813c:	6814      	ldr	r4, [r2, #0]
 800813e:	6850      	ldr	r0, [r2, #4]
 8008140:	6891      	ldr	r1, [r2, #8]
 8008142:	68d2      	ldr	r2, [r2, #12]
 8008144:	601c      	str	r4, [r3, #0]
 8008146:	6058      	str	r0, [r3, #4]
 8008148:	6099      	str	r1, [r3, #8]
 800814a:	60da      	str	r2, [r3, #12]
  }
  cp.min_encryption_key_size = min_encryption_key_size;
 800814c:	797b      	ldrb	r3, [r7, #5]
 800814e:	77bb      	strb	r3, [r7, #30]
  cp.max_encryption_key_size = max_encryption_key_size;
 8008150:	f897 3050 	ldrb.w	r3, [r7, #80]	; 0x50
 8008154:	77fb      	strb	r3, [r7, #31]
  cp.use_fixed_pin = use_fixed_pin;
 8008156:	f897 3054 	ldrb.w	r3, [r7, #84]	; 0x54
 800815a:	f887 3020 	strb.w	r3, [r7, #32]
  cp.fixed_pin = htobl(fixed_pin);
 800815e:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8008160:	f8c7 3021 	str.w	r3, [r7, #33]	; 0x21
  cp.bonding_mode = bonding_mode;
 8008164:	f897 305c 	ldrb.w	r3, [r7, #92]	; 0x5c
 8008168:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25

  BLUENRG_memset(&rq, 0, sizeof(rq));
 800816c:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8008170:	2218      	movs	r2, #24
 8008172:	2100      	movs	r1, #0
 8008174:	4618      	mov	r0, r3
 8008176:	f001 fb50 	bl	800981a <memset>
  rq.ogf = OGF_VENDOR_CMD;
 800817a:	233f      	movs	r3, #63	; 0x3f
 800817c:	853b      	strh	r3, [r7, #40]	; 0x28
  rq.ocf = OCF_GAP_SET_AUTH_REQUIREMENT;
 800817e:	2386      	movs	r3, #134	; 0x86
 8008180:	857b      	strh	r3, [r7, #42]	; 0x2a
  rq.cparam = &cp;
 8008182:	f107 030c 	add.w	r3, r7, #12
 8008186:	633b      	str	r3, [r7, #48]	; 0x30
  rq.clen = sizeof(cp);
 8008188:	231a      	movs	r3, #26
 800818a:	637b      	str	r3, [r7, #52]	; 0x34
  rq.rparam = &status;
 800818c:	f107 030b 	add.w	r3, r7, #11
 8008190:	63bb      	str	r3, [r7, #56]	; 0x38
  rq.rlen = 1;
 8008192:	2301      	movs	r3, #1
 8008194:	63fb      	str	r3, [r7, #60]	; 0x3c

  if (hci_send_req(&rq, FALSE) < 0)
 8008196:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800819a:	2100      	movs	r1, #0
 800819c:	4618      	mov	r0, r3
 800819e:	f000 fe8d 	bl	8008ebc <hci_send_req>
 80081a2:	4603      	mov	r3, r0
 80081a4:	2b00      	cmp	r3, #0
 80081a6:	da01      	bge.n	80081ac <aci_gap_set_auth_requirement+0x9a>
    return BLE_STATUS_TIMEOUT;
 80081a8:	23ff      	movs	r3, #255	; 0xff
 80081aa:	e005      	b.n	80081b8 <aci_gap_set_auth_requirement+0xa6>

  if (status) {
 80081ac:	7afb      	ldrb	r3, [r7, #11]
 80081ae:	2b00      	cmp	r3, #0
 80081b0:	d001      	beq.n	80081b6 <aci_gap_set_auth_requirement+0xa4>
    return status;
 80081b2:	7afb      	ldrb	r3, [r7, #11]
 80081b4:	e000      	b.n	80081b8 <aci_gap_set_auth_requirement+0xa6>
  }
    
  return 0;
 80081b6:	2300      	movs	r3, #0
}
 80081b8:	4618      	mov	r0, r3
 80081ba:	3744      	adds	r7, #68	; 0x44
 80081bc:	46bd      	mov	sp, r7
 80081be:	bd90      	pop	{r4, r7, pc}

080081c0 <aci_gap_create_connection>:
				     uint8_t peer_bdaddr_type, tBDAddr peer_bdaddr,	
				     uint8_t own_bdaddr_type, uint16_t conn_min_interval,	
				     uint16_t conn_max_interval, uint16_t conn_latency,	
				     uint16_t supervision_timeout, uint16_t min_conn_length, 
				     uint16_t max_conn_length)
{
 80081c0:	b580      	push	{r7, lr}
 80081c2:	b092      	sub	sp, #72	; 0x48
 80081c4:	af00      	add	r7, sp, #0
 80081c6:	607b      	str	r3, [r7, #4]
 80081c8:	4603      	mov	r3, r0
 80081ca:	81fb      	strh	r3, [r7, #14]
 80081cc:	460b      	mov	r3, r1
 80081ce:	81bb      	strh	r3, [r7, #12]
 80081d0:	4613      	mov	r3, r2
 80081d2:	72fb      	strb	r3, [r7, #11]
  struct hci_request rq;
  gap_create_connection_cp cp;
  uint8_t status;  

  cp.scanInterval = htobs(scanInterval);
 80081d4:	89fb      	ldrh	r3, [r7, #14]
 80081d6:	833b      	strh	r3, [r7, #24]
  cp.scanWindow = htobs(scanWindow);
 80081d8:	89bb      	ldrh	r3, [r7, #12]
 80081da:	837b      	strh	r3, [r7, #26]
  cp.peer_bdaddr_type = peer_bdaddr_type;
 80081dc:	7afb      	ldrb	r3, [r7, #11]
 80081de:	773b      	strb	r3, [r7, #28]
  BLUENRG_memcpy(cp.peer_bdaddr, peer_bdaddr, 6);
 80081e0:	687a      	ldr	r2, [r7, #4]
 80081e2:	f107 031d 	add.w	r3, r7, #29
 80081e6:	6811      	ldr	r1, [r2, #0]
 80081e8:	6019      	str	r1, [r3, #0]
 80081ea:	8892      	ldrh	r2, [r2, #4]
 80081ec:	809a      	strh	r2, [r3, #4]
  cp.own_bdaddr_type = own_bdaddr_type;
 80081ee:	f897 3050 	ldrb.w	r3, [r7, #80]	; 0x50
 80081f2:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  cp.conn_min_interval = htobs(conn_min_interval);
 80081f6:	f8b7 3054 	ldrh.w	r3, [r7, #84]	; 0x54
 80081fa:	84bb      	strh	r3, [r7, #36]	; 0x24
  cp.conn_max_interval = htobs(conn_max_interval);
 80081fc:	f8b7 3058 	ldrh.w	r3, [r7, #88]	; 0x58
 8008200:	84fb      	strh	r3, [r7, #38]	; 0x26
  cp.conn_latency = htobs(conn_latency);
 8008202:	f8b7 305c 	ldrh.w	r3, [r7, #92]	; 0x5c
 8008206:	853b      	strh	r3, [r7, #40]	; 0x28
  cp.supervision_timeout = htobs(supervision_timeout);
 8008208:	f8b7 3060 	ldrh.w	r3, [r7, #96]	; 0x60
 800820c:	857b      	strh	r3, [r7, #42]	; 0x2a
  cp.min_conn_length = htobs(min_conn_length);
 800820e:	f8b7 3064 	ldrh.w	r3, [r7, #100]	; 0x64
 8008212:	85bb      	strh	r3, [r7, #44]	; 0x2c
  cp.max_conn_length = htobs(max_conn_length);
 8008214:	f8b7 3068 	ldrh.w	r3, [r7, #104]	; 0x68
 8008218:	85fb      	strh	r3, [r7, #46]	; 0x2e

  BLUENRG_memset(&rq, 0, sizeof(rq));
 800821a:	f107 0330 	add.w	r3, r7, #48	; 0x30
 800821e:	2218      	movs	r2, #24
 8008220:	2100      	movs	r1, #0
 8008222:	4618      	mov	r0, r3
 8008224:	f001 faf9 	bl	800981a <memset>
  rq.ogf = OGF_VENDOR_CMD;
 8008228:	233f      	movs	r3, #63	; 0x3f
 800822a:	863b      	strh	r3, [r7, #48]	; 0x30
  rq.ocf = OCF_GAP_CREATE_CONNECTION;
 800822c:	239c      	movs	r3, #156	; 0x9c
 800822e:	867b      	strh	r3, [r7, #50]	; 0x32
  rq.cparam = &cp;
 8008230:	f107 0318 	add.w	r3, r7, #24
 8008234:	63bb      	str	r3, [r7, #56]	; 0x38
  rq.clen = sizeof(cp);
 8008236:	2318      	movs	r3, #24
 8008238:	63fb      	str	r3, [r7, #60]	; 0x3c
  rq.event = EVT_CMD_STATUS;
 800823a:	230f      	movs	r3, #15
 800823c:	637b      	str	r3, [r7, #52]	; 0x34
  rq.rparam = &status;
 800823e:	f107 0317 	add.w	r3, r7, #23
 8008242:	643b      	str	r3, [r7, #64]	; 0x40
  rq.rlen = 1;
 8008244:	2301      	movs	r3, #1
 8008246:	647b      	str	r3, [r7, #68]	; 0x44
  
  if (hci_send_req(&rq, FALSE) < 0)
 8008248:	f107 0330 	add.w	r3, r7, #48	; 0x30
 800824c:	2100      	movs	r1, #0
 800824e:	4618      	mov	r0, r3
 8008250:	f000 fe34 	bl	8008ebc <hci_send_req>
 8008254:	4603      	mov	r3, r0
 8008256:	2b00      	cmp	r3, #0
 8008258:	da01      	bge.n	800825e <aci_gap_create_connection+0x9e>
    return BLE_STATUS_TIMEOUT;
 800825a:	23ff      	movs	r3, #255	; 0xff
 800825c:	e000      	b.n	8008260 <aci_gap_create_connection+0xa0>

  return status;
 800825e:	7dfb      	ldrb	r3, [r7, #23]
}
 8008260:	4618      	mov	r0, r3
 8008262:	3748      	adds	r7, #72	; 0x48
 8008264:	46bd      	mov	sp, r7
 8008266:	bd80      	pop	{r7, pc}

08008268 <aci_gap_start_observation_procedure>:
  return status;
}

tBleStatus aci_gap_start_observation_procedure(uint16_t scan_interval, uint16_t scan_window, uint8_t scan_type,
						 uint8_t own_address_type, uint8_t filter_duplicates)
{
 8008268:	b590      	push	{r4, r7, lr}
 800826a:	b08d      	sub	sp, #52	; 0x34
 800826c:	af00      	add	r7, sp, #0
 800826e:	4604      	mov	r4, r0
 8008270:	4608      	mov	r0, r1
 8008272:	4611      	mov	r1, r2
 8008274:	461a      	mov	r2, r3
 8008276:	4623      	mov	r3, r4
 8008278:	80fb      	strh	r3, [r7, #6]
 800827a:	4603      	mov	r3, r0
 800827c:	80bb      	strh	r3, [r7, #4]
 800827e:	460b      	mov	r3, r1
 8008280:	70fb      	strb	r3, [r7, #3]
 8008282:	4613      	mov	r3, r2
 8008284:	70bb      	strb	r3, [r7, #2]
  struct hci_request rq;
  gap_start_observation_proc_cp cp;
  uint8_t status;
  
  cp.scan_interval = scan_interval;
 8008286:	88fb      	ldrh	r3, [r7, #6]
 8008288:	823b      	strh	r3, [r7, #16]
  cp.scan_window = scan_window;
 800828a:	88bb      	ldrh	r3, [r7, #4]
 800828c:	827b      	strh	r3, [r7, #18]
  cp.scan_type = scan_type;
 800828e:	78fb      	ldrb	r3, [r7, #3]
 8008290:	753b      	strb	r3, [r7, #20]
  cp.own_address_type = own_address_type;
 8008292:	78bb      	ldrb	r3, [r7, #2]
 8008294:	757b      	strb	r3, [r7, #21]
  cp.filter_duplicates = filter_duplicates;
 8008296:	f897 3040 	ldrb.w	r3, [r7, #64]	; 0x40
 800829a:	75bb      	strb	r3, [r7, #22]

  BLUENRG_memset(&rq, 0, sizeof(rq));
 800829c:	f107 0318 	add.w	r3, r7, #24
 80082a0:	2218      	movs	r2, #24
 80082a2:	2100      	movs	r1, #0
 80082a4:	4618      	mov	r0, r3
 80082a6:	f001 fab8 	bl	800981a <memset>
  rq.ogf = OGF_VENDOR_CMD;
 80082aa:	233f      	movs	r3, #63	; 0x3f
 80082ac:	833b      	strh	r3, [r7, #24]
  rq.ocf = OCF_GAP_START_OBSERVATION_PROC;
 80082ae:	23a2      	movs	r3, #162	; 0xa2
 80082b0:	837b      	strh	r3, [r7, #26]
  rq.cparam = &cp;
 80082b2:	f107 0310 	add.w	r3, r7, #16
 80082b6:	623b      	str	r3, [r7, #32]
  rq.clen = sizeof(cp);
 80082b8:	2307      	movs	r3, #7
 80082ba:	627b      	str	r3, [r7, #36]	; 0x24
  rq.event = EVT_CMD_STATUS;
 80082bc:	230f      	movs	r3, #15
 80082be:	61fb      	str	r3, [r7, #28]
  rq.rparam = &status;
 80082c0:	f107 030f 	add.w	r3, r7, #15
 80082c4:	62bb      	str	r3, [r7, #40]	; 0x28
  rq.rlen = 1;
 80082c6:	2301      	movs	r3, #1
 80082c8:	62fb      	str	r3, [r7, #44]	; 0x2c
  
  if (hci_send_req(&rq, FALSE) < 0)
 80082ca:	f107 0318 	add.w	r3, r7, #24
 80082ce:	2100      	movs	r1, #0
 80082d0:	4618      	mov	r0, r3
 80082d2:	f000 fdf3 	bl	8008ebc <hci_send_req>
 80082d6:	4603      	mov	r3, r0
 80082d8:	2b00      	cmp	r3, #0
 80082da:	da01      	bge.n	80082e0 <aci_gap_start_observation_procedure+0x78>
    return BLE_STATUS_TIMEOUT;
 80082dc:	23ff      	movs	r3, #255	; 0xff
 80082de:	e000      	b.n	80082e2 <aci_gap_start_observation_procedure+0x7a>

  return status;
 80082e0:	7bfb      	ldrb	r3, [r7, #15]
}
 80082e2:	4618      	mov	r0, r3
 80082e4:	3734      	adds	r7, #52	; 0x34
 80082e6:	46bd      	mov	sp, r7
 80082e8:	bd90      	pop	{r4, r7, pc}

080082ea <aci_gatt_init>:
#define MIN(a,b)            ((a) < (b) )? (a) : (b)
#define MAX(a,b)            ((a) > (b) )? (a) : (b)


tBleStatus aci_gatt_init(void)
{
 80082ea:	b580      	push	{r7, lr}
 80082ec:	b088      	sub	sp, #32
 80082ee:	af00      	add	r7, sp, #0
  struct hci_request rq;
  uint8_t status;

  BLUENRG_memset(&rq, 0, sizeof(rq));
 80082f0:	f107 0308 	add.w	r3, r7, #8
 80082f4:	2218      	movs	r2, #24
 80082f6:	2100      	movs	r1, #0
 80082f8:	4618      	mov	r0, r3
 80082fa:	f001 fa8e 	bl	800981a <memset>
  rq.ogf = OGF_VENDOR_CMD;
 80082fe:	233f      	movs	r3, #63	; 0x3f
 8008300:	813b      	strh	r3, [r7, #8]
  rq.ocf = OCF_GATT_INIT;
 8008302:	f240 1301 	movw	r3, #257	; 0x101
 8008306:	817b      	strh	r3, [r7, #10]
  rq.rparam = &status;
 8008308:	1dfb      	adds	r3, r7, #7
 800830a:	61bb      	str	r3, [r7, #24]
  rq.rlen = 1;
 800830c:	2301      	movs	r3, #1
 800830e:	61fb      	str	r3, [r7, #28]

  if (hci_send_req(&rq, FALSE) < 0)
 8008310:	f107 0308 	add.w	r3, r7, #8
 8008314:	2100      	movs	r1, #0
 8008316:	4618      	mov	r0, r3
 8008318:	f000 fdd0 	bl	8008ebc <hci_send_req>
 800831c:	4603      	mov	r3, r0
 800831e:	2b00      	cmp	r3, #0
 8008320:	da01      	bge.n	8008326 <aci_gatt_init+0x3c>
    return BLE_STATUS_TIMEOUT;
 8008322:	23ff      	movs	r3, #255	; 0xff
 8008324:	e000      	b.n	8008328 <aci_gatt_init+0x3e>

  return status;
 8008326:	79fb      	ldrb	r3, [r7, #7]
}
 8008328:	4618      	mov	r0, r3
 800832a:	3720      	adds	r7, #32
 800832c:	46bd      	mov	sp, r7
 800832e:	bd80      	pop	{r7, pc}

08008330 <aci_gatt_add_serv>:

tBleStatus aci_gatt_add_serv(uint8_t service_uuid_type, const uint8_t* service_uuid, uint8_t service_type, uint8_t max_attr_records, uint16_t *serviceHandle)
{
 8008330:	b580      	push	{r7, lr}
 8008332:	b090      	sub	sp, #64	; 0x40
 8008334:	af00      	add	r7, sp, #0
 8008336:	6039      	str	r1, [r7, #0]
 8008338:	4611      	mov	r1, r2
 800833a:	461a      	mov	r2, r3
 800833c:	4603      	mov	r3, r0
 800833e:	71fb      	strb	r3, [r7, #7]
 8008340:	460b      	mov	r3, r1
 8008342:	71bb      	strb	r3, [r7, #6]
 8008344:	4613      	mov	r3, r2
 8008346:	717b      	strb	r3, [r7, #5]
  struct hci_request rq;
  gatt_add_serv_rp resp;    
  uint8_t buffer[19];
  uint8_t uuid_len;
  uint8_t indx = 0;
 8008348:	2300      	movs	r3, #0
 800834a:	f887 303e 	strb.w	r3, [r7, #62]	; 0x3e
    
  buffer[indx] = service_uuid_type;
 800834e:	f897 303e 	ldrb.w	r3, [r7, #62]	; 0x3e
 8008352:	f107 0240 	add.w	r2, r7, #64	; 0x40
 8008356:	4413      	add	r3, r2
 8008358:	79fa      	ldrb	r2, [r7, #7]
 800835a:	f803 2c34 	strb.w	r2, [r3, #-52]
  indx++;
 800835e:	f897 303e 	ldrb.w	r3, [r7, #62]	; 0x3e
 8008362:	3301      	adds	r3, #1
 8008364:	f887 303e 	strb.w	r3, [r7, #62]	; 0x3e
    
  if(service_uuid_type == UUID_TYPE_16){
 8008368:	79fb      	ldrb	r3, [r7, #7]
 800836a:	2b01      	cmp	r3, #1
 800836c:	d103      	bne.n	8008376 <aci_gatt_add_serv+0x46>
    uuid_len = 2;
 800836e:	2302      	movs	r3, #2
 8008370:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
 8008374:	e002      	b.n	800837c <aci_gatt_add_serv+0x4c>
  }
  else {
    uuid_len = 16;
 8008376:	2310      	movs	r3, #16
 8008378:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
  }        
  BLUENRG_memcpy(buffer + indx, service_uuid, uuid_len);
 800837c:	f897 303e 	ldrb.w	r3, [r7, #62]	; 0x3e
 8008380:	f107 020c 	add.w	r2, r7, #12
 8008384:	4413      	add	r3, r2
 8008386:	f897 203f 	ldrb.w	r2, [r7, #63]	; 0x3f
 800838a:	6839      	ldr	r1, [r7, #0]
 800838c:	4618      	mov	r0, r3
 800838e:	f001 fa36 	bl	80097fe <memcpy>
  indx +=  uuid_len;
 8008392:	f897 203e 	ldrb.w	r2, [r7, #62]	; 0x3e
 8008396:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 800839a:	4413      	add	r3, r2
 800839c:	f887 303e 	strb.w	r3, [r7, #62]	; 0x3e
    
  buffer[indx] = service_type;
 80083a0:	f897 303e 	ldrb.w	r3, [r7, #62]	; 0x3e
 80083a4:	f107 0240 	add.w	r2, r7, #64	; 0x40
 80083a8:	4413      	add	r3, r2
 80083aa:	79ba      	ldrb	r2, [r7, #6]
 80083ac:	f803 2c34 	strb.w	r2, [r3, #-52]
  indx++;
 80083b0:	f897 303e 	ldrb.w	r3, [r7, #62]	; 0x3e
 80083b4:	3301      	adds	r3, #1
 80083b6:	f887 303e 	strb.w	r3, [r7, #62]	; 0x3e
    
  buffer[indx] = max_attr_records;
 80083ba:	f897 303e 	ldrb.w	r3, [r7, #62]	; 0x3e
 80083be:	f107 0240 	add.w	r2, r7, #64	; 0x40
 80083c2:	4413      	add	r3, r2
 80083c4:	797a      	ldrb	r2, [r7, #5]
 80083c6:	f803 2c34 	strb.w	r2, [r3, #-52]
  indx++;
 80083ca:	f897 303e 	ldrb.w	r3, [r7, #62]	; 0x3e
 80083ce:	3301      	adds	r3, #1
 80083d0:	f887 303e 	strb.w	r3, [r7, #62]	; 0x3e
    
    
  BLUENRG_memset(&resp, 0, sizeof(resp));
 80083d4:	f107 0320 	add.w	r3, r7, #32
 80083d8:	2203      	movs	r2, #3
 80083da:	2100      	movs	r1, #0
 80083dc:	4618      	mov	r0, r3
 80083de:	f001 fa1c 	bl	800981a <memset>

  BLUENRG_memset(&rq, 0, sizeof(rq));
 80083e2:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80083e6:	2218      	movs	r2, #24
 80083e8:	2100      	movs	r1, #0
 80083ea:	4618      	mov	r0, r3
 80083ec:	f001 fa15 	bl	800981a <memset>
  rq.ogf = OGF_VENDOR_CMD;
 80083f0:	233f      	movs	r3, #63	; 0x3f
 80083f2:	84bb      	strh	r3, [r7, #36]	; 0x24
  rq.ocf = OCF_GATT_ADD_SERV;
 80083f4:	f44f 7381 	mov.w	r3, #258	; 0x102
 80083f8:	84fb      	strh	r3, [r7, #38]	; 0x26
  rq.cparam = (void *)buffer;
 80083fa:	f107 030c 	add.w	r3, r7, #12
 80083fe:	62fb      	str	r3, [r7, #44]	; 0x2c
  rq.clen = indx;
 8008400:	f897 303e 	ldrb.w	r3, [r7, #62]	; 0x3e
 8008404:	633b      	str	r3, [r7, #48]	; 0x30
  rq.rparam = &resp;
 8008406:	f107 0320 	add.w	r3, r7, #32
 800840a:	637b      	str	r3, [r7, #52]	; 0x34
  rq.rlen = GATT_ADD_SERV_RP_SIZE;
 800840c:	2303      	movs	r3, #3
 800840e:	63bb      	str	r3, [r7, #56]	; 0x38

  if (hci_send_req(&rq, FALSE) < 0)
 8008410:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8008414:	2100      	movs	r1, #0
 8008416:	4618      	mov	r0, r3
 8008418:	f000 fd50 	bl	8008ebc <hci_send_req>
 800841c:	4603      	mov	r3, r0
 800841e:	2b00      	cmp	r3, #0
 8008420:	da01      	bge.n	8008426 <aci_gatt_add_serv+0xf6>
    return BLE_STATUS_TIMEOUT;
 8008422:	23ff      	movs	r3, #255	; 0xff
 8008424:	e00c      	b.n	8008440 <aci_gatt_add_serv+0x110>

  if (resp.status) {
 8008426:	f897 3020 	ldrb.w	r3, [r7, #32]
 800842a:	2b00      	cmp	r3, #0
 800842c:	d002      	beq.n	8008434 <aci_gatt_add_serv+0x104>
    return resp.status;
 800842e:	f897 3020 	ldrb.w	r3, [r7, #32]
 8008432:	e005      	b.n	8008440 <aci_gatt_add_serv+0x110>
  }
    
  *serviceHandle = btohs(resp.handle);
 8008434:	f8b7 3021 	ldrh.w	r3, [r7, #33]	; 0x21
 8008438:	b29a      	uxth	r2, r3
 800843a:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800843c:	801a      	strh	r2, [r3, #0]

  return 0;
 800843e:	2300      	movs	r3, #0
}
 8008440:	4618      	mov	r0, r3
 8008442:	3740      	adds	r7, #64	; 0x40
 8008444:	46bd      	mov	sp, r7
 8008446:	bd80      	pop	{r7, pc}

08008448 <aci_gatt_add_char>:
			     uint8_t secPermissions,
			     uint8_t gattEvtMask,
			     uint8_t encryKeySize,
			     uint8_t isVariable,
			     uint16_t* charHandle)                     
{
 8008448:	b580      	push	{r7, lr}
 800844a:	b092      	sub	sp, #72	; 0x48
 800844c:	af00      	add	r7, sp, #0
 800844e:	603a      	str	r2, [r7, #0]
 8008450:	461a      	mov	r2, r3
 8008452:	4603      	mov	r3, r0
 8008454:	80fb      	strh	r3, [r7, #6]
 8008456:	460b      	mov	r3, r1
 8008458:	717b      	strb	r3, [r7, #5]
 800845a:	4613      	mov	r3, r2
 800845c:	713b      	strb	r3, [r7, #4]
  struct hci_request rq;
  gatt_add_serv_rp resp;
  uint8_t buffer[25];
  uint8_t uuid_len;
  uint8_t indx = 0;
 800845e:	2300      	movs	r3, #0
 8008460:	f887 3046 	strb.w	r3, [r7, #70]	; 0x46
    
  serviceHandle = htobs(serviceHandle);
 8008464:	88fb      	ldrh	r3, [r7, #6]
 8008466:	80fb      	strh	r3, [r7, #6]
  BLUENRG_memcpy(buffer + indx, &serviceHandle, 2);
 8008468:	f897 3046 	ldrb.w	r3, [r7, #70]	; 0x46
 800846c:	f107 020c 	add.w	r2, r7, #12
 8008470:	4413      	add	r3, r2
 8008472:	88fa      	ldrh	r2, [r7, #6]
 8008474:	801a      	strh	r2, [r3, #0]
  indx += 2;
 8008476:	f897 3046 	ldrb.w	r3, [r7, #70]	; 0x46
 800847a:	3302      	adds	r3, #2
 800847c:	f887 3046 	strb.w	r3, [r7, #70]	; 0x46
    
  buffer[indx] = charUuidType;
 8008480:	f897 3046 	ldrb.w	r3, [r7, #70]	; 0x46
 8008484:	f107 0248 	add.w	r2, r7, #72	; 0x48
 8008488:	4413      	add	r3, r2
 800848a:	797a      	ldrb	r2, [r7, #5]
 800848c:	f803 2c3c 	strb.w	r2, [r3, #-60]
  indx++;
 8008490:	f897 3046 	ldrb.w	r3, [r7, #70]	; 0x46
 8008494:	3301      	adds	r3, #1
 8008496:	f887 3046 	strb.w	r3, [r7, #70]	; 0x46
    
  if(charUuidType == UUID_TYPE_16){
 800849a:	797b      	ldrb	r3, [r7, #5]
 800849c:	2b01      	cmp	r3, #1
 800849e:	d103      	bne.n	80084a8 <aci_gatt_add_char+0x60>
    uuid_len = 2;
 80084a0:	2302      	movs	r3, #2
 80084a2:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
 80084a6:	e002      	b.n	80084ae <aci_gatt_add_char+0x66>
  }
  else {
    uuid_len = 16;
 80084a8:	2310      	movs	r3, #16
 80084aa:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
  }        
  BLUENRG_memcpy(buffer + indx, charUuid, uuid_len);
 80084ae:	f897 3046 	ldrb.w	r3, [r7, #70]	; 0x46
 80084b2:	f107 020c 	add.w	r2, r7, #12
 80084b6:	4413      	add	r3, r2
 80084b8:	f897 2047 	ldrb.w	r2, [r7, #71]	; 0x47
 80084bc:	6839      	ldr	r1, [r7, #0]
 80084be:	4618      	mov	r0, r3
 80084c0:	f001 f99d 	bl	80097fe <memcpy>
  indx +=  uuid_len;
 80084c4:	f897 2046 	ldrb.w	r2, [r7, #70]	; 0x46
 80084c8:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 80084cc:	4413      	add	r3, r2
 80084ce:	f887 3046 	strb.w	r3, [r7, #70]	; 0x46
    
  buffer[indx] = charValueLen;
 80084d2:	f897 3046 	ldrb.w	r3, [r7, #70]	; 0x46
 80084d6:	f107 0248 	add.w	r2, r7, #72	; 0x48
 80084da:	4413      	add	r3, r2
 80084dc:	793a      	ldrb	r2, [r7, #4]
 80084de:	f803 2c3c 	strb.w	r2, [r3, #-60]
  indx++;
 80084e2:	f897 3046 	ldrb.w	r3, [r7, #70]	; 0x46
 80084e6:	3301      	adds	r3, #1
 80084e8:	f887 3046 	strb.w	r3, [r7, #70]	; 0x46
    
  buffer[indx] = charProperties;
 80084ec:	f897 3046 	ldrb.w	r3, [r7, #70]	; 0x46
 80084f0:	f107 0248 	add.w	r2, r7, #72	; 0x48
 80084f4:	4413      	add	r3, r2
 80084f6:	f897 2050 	ldrb.w	r2, [r7, #80]	; 0x50
 80084fa:	f803 2c3c 	strb.w	r2, [r3, #-60]
  indx++;
 80084fe:	f897 3046 	ldrb.w	r3, [r7, #70]	; 0x46
 8008502:	3301      	adds	r3, #1
 8008504:	f887 3046 	strb.w	r3, [r7, #70]	; 0x46
    
  buffer[indx] = secPermissions;
 8008508:	f897 3046 	ldrb.w	r3, [r7, #70]	; 0x46
 800850c:	f107 0248 	add.w	r2, r7, #72	; 0x48
 8008510:	4413      	add	r3, r2
 8008512:	f897 2054 	ldrb.w	r2, [r7, #84]	; 0x54
 8008516:	f803 2c3c 	strb.w	r2, [r3, #-60]
  indx++;
 800851a:	f897 3046 	ldrb.w	r3, [r7, #70]	; 0x46
 800851e:	3301      	adds	r3, #1
 8008520:	f887 3046 	strb.w	r3, [r7, #70]	; 0x46
    
  buffer[indx] = gattEvtMask;
 8008524:	f897 3046 	ldrb.w	r3, [r7, #70]	; 0x46
 8008528:	f107 0248 	add.w	r2, r7, #72	; 0x48
 800852c:	4413      	add	r3, r2
 800852e:	f897 2058 	ldrb.w	r2, [r7, #88]	; 0x58
 8008532:	f803 2c3c 	strb.w	r2, [r3, #-60]
  indx++;
 8008536:	f897 3046 	ldrb.w	r3, [r7, #70]	; 0x46
 800853a:	3301      	adds	r3, #1
 800853c:	f887 3046 	strb.w	r3, [r7, #70]	; 0x46
    
  buffer[indx] = encryKeySize;
 8008540:	f897 3046 	ldrb.w	r3, [r7, #70]	; 0x46
 8008544:	f107 0248 	add.w	r2, r7, #72	; 0x48
 8008548:	4413      	add	r3, r2
 800854a:	f897 205c 	ldrb.w	r2, [r7, #92]	; 0x5c
 800854e:	f803 2c3c 	strb.w	r2, [r3, #-60]
  indx++;
 8008552:	f897 3046 	ldrb.w	r3, [r7, #70]	; 0x46
 8008556:	3301      	adds	r3, #1
 8008558:	f887 3046 	strb.w	r3, [r7, #70]	; 0x46
    
  buffer[indx] = isVariable;
 800855c:	f897 3046 	ldrb.w	r3, [r7, #70]	; 0x46
 8008560:	f107 0248 	add.w	r2, r7, #72	; 0x48
 8008564:	4413      	add	r3, r2
 8008566:	f897 2060 	ldrb.w	r2, [r7, #96]	; 0x60
 800856a:	f803 2c3c 	strb.w	r2, [r3, #-60]
  indx++;
 800856e:	f897 3046 	ldrb.w	r3, [r7, #70]	; 0x46
 8008572:	3301      	adds	r3, #1
 8008574:	f887 3046 	strb.w	r3, [r7, #70]	; 0x46
    
  BLUENRG_memset(&resp, 0, sizeof(resp));
 8008578:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800857c:	2203      	movs	r2, #3
 800857e:	2100      	movs	r1, #0
 8008580:	4618      	mov	r0, r3
 8008582:	f001 f94a 	bl	800981a <memset>

  BLUENRG_memset(&rq, 0, sizeof(rq));
 8008586:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800858a:	2218      	movs	r2, #24
 800858c:	2100      	movs	r1, #0
 800858e:	4618      	mov	r0, r3
 8008590:	f001 f943 	bl	800981a <memset>
  rq.ogf = OGF_VENDOR_CMD;
 8008594:	233f      	movs	r3, #63	; 0x3f
 8008596:	85bb      	strh	r3, [r7, #44]	; 0x2c
  rq.ocf = OCF_GATT_ADD_CHAR;
 8008598:	f44f 7382 	mov.w	r3, #260	; 0x104
 800859c:	85fb      	strh	r3, [r7, #46]	; 0x2e
  rq.cparam = (void *)buffer;
 800859e:	f107 030c 	add.w	r3, r7, #12
 80085a2:	637b      	str	r3, [r7, #52]	; 0x34
  rq.clen = indx;
 80085a4:	f897 3046 	ldrb.w	r3, [r7, #70]	; 0x46
 80085a8:	63bb      	str	r3, [r7, #56]	; 0x38
  rq.rparam = &resp;
 80085aa:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80085ae:	63fb      	str	r3, [r7, #60]	; 0x3c
  rq.rlen = GATT_ADD_CHAR_RP_SIZE;
 80085b0:	2303      	movs	r3, #3
 80085b2:	643b      	str	r3, [r7, #64]	; 0x40

  if (hci_send_req(&rq, FALSE) < 0)
 80085b4:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80085b8:	2100      	movs	r1, #0
 80085ba:	4618      	mov	r0, r3
 80085bc:	f000 fc7e 	bl	8008ebc <hci_send_req>
 80085c0:	4603      	mov	r3, r0
 80085c2:	2b00      	cmp	r3, #0
 80085c4:	da01      	bge.n	80085ca <aci_gatt_add_char+0x182>
    return BLE_STATUS_TIMEOUT;
 80085c6:	23ff      	movs	r3, #255	; 0xff
 80085c8:	e00c      	b.n	80085e4 <aci_gatt_add_char+0x19c>

  if (resp.status) {
 80085ca:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 80085ce:	2b00      	cmp	r3, #0
 80085d0:	d002      	beq.n	80085d8 <aci_gatt_add_char+0x190>
    return resp.status;
 80085d2:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 80085d6:	e005      	b.n	80085e4 <aci_gatt_add_char+0x19c>
  }
    
  *charHandle = btohs(resp.handle);
 80085d8:	f8b7 3029 	ldrh.w	r3, [r7, #41]	; 0x29
 80085dc:	b29a      	uxth	r2, r3
 80085de:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80085e0:	801a      	strh	r2, [r3, #0]

  return 0;
 80085e2:	2300      	movs	r3, #0
}
 80085e4:	4618      	mov	r0, r3
 80085e6:	3748      	adds	r7, #72	; 0x48
 80085e8:	46bd      	mov	sp, r7
 80085ea:	bd80      	pop	{r7, pc}

080085ec <aci_gatt_update_char_value>:
tBleStatus aci_gatt_update_char_value(uint16_t servHandle, 
				      uint16_t charHandle,
				      uint8_t charValOffset,
				      uint8_t charValueLen,   
                                      const void *charValue)
{
 80085ec:	b590      	push	{r4, r7, lr}
 80085ee:	b0ab      	sub	sp, #172	; 0xac
 80085f0:	af00      	add	r7, sp, #0
 80085f2:	4604      	mov	r4, r0
 80085f4:	4608      	mov	r0, r1
 80085f6:	4611      	mov	r1, r2
 80085f8:	461a      	mov	r2, r3
 80085fa:	4623      	mov	r3, r4
 80085fc:	80fb      	strh	r3, [r7, #6]
 80085fe:	4603      	mov	r3, r0
 8008600:	80bb      	strh	r3, [r7, #4]
 8008602:	460b      	mov	r3, r1
 8008604:	70fb      	strb	r3, [r7, #3]
 8008606:	4613      	mov	r3, r2
 8008608:	70bb      	strb	r3, [r7, #2]
  struct hci_request rq;
  uint8_t status;
  uint8_t buffer[HCI_MAX_PAYLOAD_SIZE];
  uint8_t indx = 0;
 800860a:	2300      	movs	r3, #0
 800860c:	f887 30a7 	strb.w	r3, [r7, #167]	; 0xa7
    
  if ((charValueLen+6) > HCI_MAX_PAYLOAD_SIZE)
 8008610:	78bb      	ldrb	r3, [r7, #2]
 8008612:	2b7a      	cmp	r3, #122	; 0x7a
 8008614:	d901      	bls.n	800861a <aci_gatt_update_char_value+0x2e>
    return BLE_STATUS_INVALID_PARAMS;
 8008616:	2342      	movs	r3, #66	; 0x42
 8008618:	e076      	b.n	8008708 <aci_gatt_update_char_value+0x11c>

  servHandle = htobs(servHandle);
 800861a:	88fb      	ldrh	r3, [r7, #6]
 800861c:	80fb      	strh	r3, [r7, #6]
  BLUENRG_memcpy(buffer + indx, &servHandle, 2);
 800861e:	f897 30a7 	ldrb.w	r3, [r7, #167]	; 0xa7
 8008622:	f107 0208 	add.w	r2, r7, #8
 8008626:	4413      	add	r3, r2
 8008628:	88fa      	ldrh	r2, [r7, #6]
 800862a:	801a      	strh	r2, [r3, #0]
  indx += 2;
 800862c:	f897 30a7 	ldrb.w	r3, [r7, #167]	; 0xa7
 8008630:	3302      	adds	r3, #2
 8008632:	f887 30a7 	strb.w	r3, [r7, #167]	; 0xa7
    
  charHandle = htobs(charHandle);
 8008636:	88bb      	ldrh	r3, [r7, #4]
 8008638:	80bb      	strh	r3, [r7, #4]
  BLUENRG_memcpy(buffer + indx, &charHandle, 2);
 800863a:	f897 30a7 	ldrb.w	r3, [r7, #167]	; 0xa7
 800863e:	f107 0208 	add.w	r2, r7, #8
 8008642:	4413      	add	r3, r2
 8008644:	88ba      	ldrh	r2, [r7, #4]
 8008646:	801a      	strh	r2, [r3, #0]
  indx += 2;
 8008648:	f897 30a7 	ldrb.w	r3, [r7, #167]	; 0xa7
 800864c:	3302      	adds	r3, #2
 800864e:	f887 30a7 	strb.w	r3, [r7, #167]	; 0xa7
    
  buffer[indx] = charValOffset;
 8008652:	f897 30a7 	ldrb.w	r3, [r7, #167]	; 0xa7
 8008656:	f107 02a8 	add.w	r2, r7, #168	; 0xa8
 800865a:	4413      	add	r3, r2
 800865c:	78fa      	ldrb	r2, [r7, #3]
 800865e:	f803 2ca0 	strb.w	r2, [r3, #-160]
  indx++;
 8008662:	f897 30a7 	ldrb.w	r3, [r7, #167]	; 0xa7
 8008666:	3301      	adds	r3, #1
 8008668:	f887 30a7 	strb.w	r3, [r7, #167]	; 0xa7
    
  buffer[indx] = charValueLen;
 800866c:	f897 30a7 	ldrb.w	r3, [r7, #167]	; 0xa7
 8008670:	f107 02a8 	add.w	r2, r7, #168	; 0xa8
 8008674:	4413      	add	r3, r2
 8008676:	78ba      	ldrb	r2, [r7, #2]
 8008678:	f803 2ca0 	strb.w	r2, [r3, #-160]
  indx++;
 800867c:	f897 30a7 	ldrb.w	r3, [r7, #167]	; 0xa7
 8008680:	3301      	adds	r3, #1
 8008682:	f887 30a7 	strb.w	r3, [r7, #167]	; 0xa7
        
  BLUENRG_memcpy(buffer + indx, charValue, charValueLen);
 8008686:	f897 30a7 	ldrb.w	r3, [r7, #167]	; 0xa7
 800868a:	f107 0208 	add.w	r2, r7, #8
 800868e:	4413      	add	r3, r2
 8008690:	78ba      	ldrb	r2, [r7, #2]
 8008692:	f8d7 10b8 	ldr.w	r1, [r7, #184]	; 0xb8
 8008696:	4618      	mov	r0, r3
 8008698:	f001 f8b1 	bl	80097fe <memcpy>
  indx +=  charValueLen;
 800869c:	f897 20a7 	ldrb.w	r2, [r7, #167]	; 0xa7
 80086a0:	78bb      	ldrb	r3, [r7, #2]
 80086a2:	4413      	add	r3, r2
 80086a4:	f887 30a7 	strb.w	r3, [r7, #167]	; 0xa7

  BLUENRG_memset(&rq, 0, sizeof(rq));
 80086a8:	f107 038c 	add.w	r3, r7, #140	; 0x8c
 80086ac:	2218      	movs	r2, #24
 80086ae:	2100      	movs	r1, #0
 80086b0:	4618      	mov	r0, r3
 80086b2:	f001 f8b2 	bl	800981a <memset>
  rq.ogf = OGF_VENDOR_CMD;
 80086b6:	233f      	movs	r3, #63	; 0x3f
 80086b8:	f8a7 308c 	strh.w	r3, [r7, #140]	; 0x8c
  rq.ocf = OCF_GATT_UPD_CHAR_VAL;
 80086bc:	f44f 7383 	mov.w	r3, #262	; 0x106
 80086c0:	f8a7 308e 	strh.w	r3, [r7, #142]	; 0x8e
  rq.cparam = (void *)buffer;
 80086c4:	f107 0308 	add.w	r3, r7, #8
 80086c8:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
  rq.clen = indx;
 80086cc:	f897 30a7 	ldrb.w	r3, [r7, #167]	; 0xa7
 80086d0:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
  rq.rparam = &status;
 80086d4:	f107 038b 	add.w	r3, r7, #139	; 0x8b
 80086d8:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
  rq.rlen = 1;
 80086dc:	2301      	movs	r3, #1
 80086de:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0

  if (hci_send_req(&rq, FALSE) < 0)
 80086e2:	f107 038c 	add.w	r3, r7, #140	; 0x8c
 80086e6:	2100      	movs	r1, #0
 80086e8:	4618      	mov	r0, r3
 80086ea:	f000 fbe7 	bl	8008ebc <hci_send_req>
 80086ee:	4603      	mov	r3, r0
 80086f0:	2b00      	cmp	r3, #0
 80086f2:	da01      	bge.n	80086f8 <aci_gatt_update_char_value+0x10c>
    return BLE_STATUS_TIMEOUT;
 80086f4:	23ff      	movs	r3, #255	; 0xff
 80086f6:	e007      	b.n	8008708 <aci_gatt_update_char_value+0x11c>

  if (status) {
 80086f8:	f897 308b 	ldrb.w	r3, [r7, #139]	; 0x8b
 80086fc:	2b00      	cmp	r3, #0
 80086fe:	d002      	beq.n	8008706 <aci_gatt_update_char_value+0x11a>
    return status;
 8008700:	f897 308b 	ldrb.w	r3, [r7, #139]	; 0x8b
 8008704:	e000      	b.n	8008708 <aci_gatt_update_char_value+0x11c>
  }

  return 0;
 8008706:	2300      	movs	r3, #0
}
 8008708:	4618      	mov	r0, r3
 800870a:	37ac      	adds	r7, #172	; 0xac
 800870c:	46bd      	mov	sp, r7
 800870e:	bd90      	pop	{r4, r7, pc}

08008710 <aci_gatt_disc_charac_by_uuid>:
}

tBleStatus aci_gatt_disc_charac_by_uuid(uint16_t conn_handle, uint16_t start_handle,
				                     uint16_t end_handle, uint8_t charUuidType,
                                                     const uint8_t* charUuid)
{
 8008710:	b590      	push	{r4, r7, lr}
 8008712:	b091      	sub	sp, #68	; 0x44
 8008714:	af00      	add	r7, sp, #0
 8008716:	4604      	mov	r4, r0
 8008718:	4608      	mov	r0, r1
 800871a:	4611      	mov	r1, r2
 800871c:	461a      	mov	r2, r3
 800871e:	4623      	mov	r3, r4
 8008720:	80fb      	strh	r3, [r7, #6]
 8008722:	4603      	mov	r3, r0
 8008724:	80bb      	strh	r3, [r7, #4]
 8008726:	460b      	mov	r3, r1
 8008728:	807b      	strh	r3, [r7, #2]
 800872a:	4613      	mov	r3, r2
 800872c:	707b      	strb	r3, [r7, #1]
  struct hci_request rq;
  uint8_t status;
  
  uint8_t buffer[23];
  uint8_t uuid_len;
  uint8_t indx = 0;
 800872e:	2300      	movs	r3, #0
 8008730:	f887 303e 	strb.w	r3, [r7, #62]	; 0x3e
    
  conn_handle = htobs(conn_handle);
 8008734:	88fb      	ldrh	r3, [r7, #6]
 8008736:	80fb      	strh	r3, [r7, #6]
  BLUENRG_memcpy(buffer + indx, &conn_handle, 2);
 8008738:	f897 303e 	ldrb.w	r3, [r7, #62]	; 0x3e
 800873c:	f107 020c 	add.w	r2, r7, #12
 8008740:	4413      	add	r3, r2
 8008742:	88fa      	ldrh	r2, [r7, #6]
 8008744:	801a      	strh	r2, [r3, #0]
  indx += 2;
 8008746:	f897 303e 	ldrb.w	r3, [r7, #62]	; 0x3e
 800874a:	3302      	adds	r3, #2
 800874c:	f887 303e 	strb.w	r3, [r7, #62]	; 0x3e
    
  start_handle = htobs(start_handle);
 8008750:	88bb      	ldrh	r3, [r7, #4]
 8008752:	80bb      	strh	r3, [r7, #4]
  BLUENRG_memcpy(buffer + indx, &start_handle, 2);
 8008754:	f897 303e 	ldrb.w	r3, [r7, #62]	; 0x3e
 8008758:	f107 020c 	add.w	r2, r7, #12
 800875c:	4413      	add	r3, r2
 800875e:	88ba      	ldrh	r2, [r7, #4]
 8008760:	801a      	strh	r2, [r3, #0]
  indx += 2;
 8008762:	f897 303e 	ldrb.w	r3, [r7, #62]	; 0x3e
 8008766:	3302      	adds	r3, #2
 8008768:	f887 303e 	strb.w	r3, [r7, #62]	; 0x3e
  
  end_handle = htobs(end_handle);
 800876c:	887b      	ldrh	r3, [r7, #2]
 800876e:	807b      	strh	r3, [r7, #2]
  BLUENRG_memcpy(buffer + indx, &end_handle, 2);
 8008770:	f897 303e 	ldrb.w	r3, [r7, #62]	; 0x3e
 8008774:	f107 020c 	add.w	r2, r7, #12
 8008778:	4413      	add	r3, r2
 800877a:	887a      	ldrh	r2, [r7, #2]
 800877c:	801a      	strh	r2, [r3, #0]
  indx += 2;
 800877e:	f897 303e 	ldrb.w	r3, [r7, #62]	; 0x3e
 8008782:	3302      	adds	r3, #2
 8008784:	f887 303e 	strb.w	r3, [r7, #62]	; 0x3e
  
  buffer[indx] = charUuidType;
 8008788:	f897 303e 	ldrb.w	r3, [r7, #62]	; 0x3e
 800878c:	f107 0240 	add.w	r2, r7, #64	; 0x40
 8008790:	4413      	add	r3, r2
 8008792:	787a      	ldrb	r2, [r7, #1]
 8008794:	f803 2c34 	strb.w	r2, [r3, #-52]
  indx++;
 8008798:	f897 303e 	ldrb.w	r3, [r7, #62]	; 0x3e
 800879c:	3301      	adds	r3, #1
 800879e:	f887 303e 	strb.w	r3, [r7, #62]	; 0x3e
    
  if(charUuidType == 0x01){
 80087a2:	787b      	ldrb	r3, [r7, #1]
 80087a4:	2b01      	cmp	r3, #1
 80087a6:	d103      	bne.n	80087b0 <aci_gatt_disc_charac_by_uuid+0xa0>
    uuid_len = 2;
 80087a8:	2302      	movs	r3, #2
 80087aa:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
 80087ae:	e002      	b.n	80087b6 <aci_gatt_disc_charac_by_uuid+0xa6>
  }
  else {
    uuid_len = 16;
 80087b0:	2310      	movs	r3, #16
 80087b2:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
  }        
  BLUENRG_memcpy(buffer + indx, charUuid, uuid_len);
 80087b6:	f897 303e 	ldrb.w	r3, [r7, #62]	; 0x3e
 80087ba:	f107 020c 	add.w	r2, r7, #12
 80087be:	4413      	add	r3, r2
 80087c0:	f897 203f 	ldrb.w	r2, [r7, #63]	; 0x3f
 80087c4:	6d39      	ldr	r1, [r7, #80]	; 0x50
 80087c6:	4618      	mov	r0, r3
 80087c8:	f001 f819 	bl	80097fe <memcpy>
  indx +=  uuid_len;
 80087cc:	f897 203e 	ldrb.w	r2, [r7, #62]	; 0x3e
 80087d0:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 80087d4:	4413      	add	r3, r2
 80087d6:	f887 303e 	strb.w	r3, [r7, #62]	; 0x3e

  BLUENRG_memset(&rq, 0, sizeof(rq));
 80087da:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80087de:	2218      	movs	r2, #24
 80087e0:	2100      	movs	r1, #0
 80087e2:	4618      	mov	r0, r3
 80087e4:	f001 f819 	bl	800981a <memset>
  rq.ogf = OGF_VENDOR_CMD;
 80087e8:	233f      	movs	r3, #63	; 0x3f
 80087ea:	84bb      	strh	r3, [r7, #36]	; 0x24
  rq.ocf = OCF_GATT_DISC_CHARAC_BY_UUID;
 80087ec:	f44f 738b 	mov.w	r3, #278	; 0x116
 80087f0:	84fb      	strh	r3, [r7, #38]	; 0x26
  rq.cparam = (void *)buffer;
 80087f2:	f107 030c 	add.w	r3, r7, #12
 80087f6:	62fb      	str	r3, [r7, #44]	; 0x2c
  rq.clen = indx;
 80087f8:	f897 303e 	ldrb.w	r3, [r7, #62]	; 0x3e
 80087fc:	633b      	str	r3, [r7, #48]	; 0x30
  rq.event = EVT_CMD_STATUS;
 80087fe:	230f      	movs	r3, #15
 8008800:	62bb      	str	r3, [r7, #40]	; 0x28
  rq.rparam = &status;
 8008802:	f107 0323 	add.w	r3, r7, #35	; 0x23
 8008806:	637b      	str	r3, [r7, #52]	; 0x34
  rq.rlen = 1;
 8008808:	2301      	movs	r3, #1
 800880a:	63bb      	str	r3, [r7, #56]	; 0x38

  if (hci_send_req(&rq, FALSE) < 0)
 800880c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8008810:	2100      	movs	r1, #0
 8008812:	4618      	mov	r0, r3
 8008814:	f000 fb52 	bl	8008ebc <hci_send_req>
 8008818:	4603      	mov	r3, r0
 800881a:	2b00      	cmp	r3, #0
 800881c:	da01      	bge.n	8008822 <aci_gatt_disc_charac_by_uuid+0x112>
    return BLE_STATUS_TIMEOUT;
 800881e:	23ff      	movs	r3, #255	; 0xff
 8008820:	e001      	b.n	8008826 <aci_gatt_disc_charac_by_uuid+0x116>

  return status;
 8008822:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
}
 8008826:	4618      	mov	r0, r3
 8008828:	3744      	adds	r7, #68	; 0x44
 800882a:	46bd      	mov	sp, r7
 800882c:	bd90      	pop	{r4, r7, pc}

0800882e <aci_gatt_write_charac_descriptor>:
  return status;
}

tBleStatus aci_gatt_write_charac_descriptor(uint16_t conn_handle, uint16_t attr_handle, 
					   uint8_t value_len, uint8_t *attr_value)
{
 800882e:	b580      	push	{r7, lr}
 8008830:	b0ac      	sub	sp, #176	; 0xb0
 8008832:	af00      	add	r7, sp, #0
 8008834:	607b      	str	r3, [r7, #4]
 8008836:	4603      	mov	r3, r0
 8008838:	81fb      	strh	r3, [r7, #14]
 800883a:	460b      	mov	r3, r1
 800883c:	81bb      	strh	r3, [r7, #12]
 800883e:	4613      	mov	r3, r2
 8008840:	72fb      	strb	r3, [r7, #11]
  struct hci_request rq;
  uint8_t status;
  uint8_t buffer[HCI_MAX_PAYLOAD_SIZE];
  uint8_t indx = 0;
 8008842:	2300      	movs	r3, #0
 8008844:	f887 30af 	strb.w	r3, [r7, #175]	; 0xaf
    
  if ((value_len+5) > HCI_MAX_PAYLOAD_SIZE)
 8008848:	7afb      	ldrb	r3, [r7, #11]
 800884a:	2b7b      	cmp	r3, #123	; 0x7b
 800884c:	d901      	bls.n	8008852 <aci_gatt_write_charac_descriptor+0x24>
    return BLE_STATUS_INVALID_PARAMS;
 800884e:	2342      	movs	r3, #66	; 0x42
 8008850:	e065      	b.n	800891e <aci_gatt_write_charac_descriptor+0xf0>

  conn_handle = htobs(conn_handle);
 8008852:	89fb      	ldrh	r3, [r7, #14]
 8008854:	81fb      	strh	r3, [r7, #14]
  BLUENRG_memcpy(buffer + indx, &conn_handle, 2);
 8008856:	f897 30af 	ldrb.w	r3, [r7, #175]	; 0xaf
 800885a:	f107 0210 	add.w	r2, r7, #16
 800885e:	4413      	add	r3, r2
 8008860:	89fa      	ldrh	r2, [r7, #14]
 8008862:	801a      	strh	r2, [r3, #0]
  indx += 2;
 8008864:	f897 30af 	ldrb.w	r3, [r7, #175]	; 0xaf
 8008868:	3302      	adds	r3, #2
 800886a:	f887 30af 	strb.w	r3, [r7, #175]	; 0xaf
    
  attr_handle = htobs(attr_handle);
 800886e:	89bb      	ldrh	r3, [r7, #12]
 8008870:	81bb      	strh	r3, [r7, #12]
  BLUENRG_memcpy(buffer + indx, &attr_handle, 2);
 8008872:	f897 30af 	ldrb.w	r3, [r7, #175]	; 0xaf
 8008876:	f107 0210 	add.w	r2, r7, #16
 800887a:	4413      	add	r3, r2
 800887c:	89ba      	ldrh	r2, [r7, #12]
 800887e:	801a      	strh	r2, [r3, #0]
  indx += 2;
 8008880:	f897 30af 	ldrb.w	r3, [r7, #175]	; 0xaf
 8008884:	3302      	adds	r3, #2
 8008886:	f887 30af 	strb.w	r3, [r7, #175]	; 0xaf

  buffer[indx] = value_len;
 800888a:	f897 30af 	ldrb.w	r3, [r7, #175]	; 0xaf
 800888e:	f107 02b0 	add.w	r2, r7, #176	; 0xb0
 8008892:	4413      	add	r3, r2
 8008894:	7afa      	ldrb	r2, [r7, #11]
 8008896:	f803 2ca0 	strb.w	r2, [r3, #-160]
  indx++;
 800889a:	f897 30af 	ldrb.w	r3, [r7, #175]	; 0xaf
 800889e:	3301      	adds	r3, #1
 80088a0:	f887 30af 	strb.w	r3, [r7, #175]	; 0xaf
        
  BLUENRG_memcpy(buffer + indx, attr_value, value_len);
 80088a4:	f897 30af 	ldrb.w	r3, [r7, #175]	; 0xaf
 80088a8:	f107 0210 	add.w	r2, r7, #16
 80088ac:	4413      	add	r3, r2
 80088ae:	7afa      	ldrb	r2, [r7, #11]
 80088b0:	6879      	ldr	r1, [r7, #4]
 80088b2:	4618      	mov	r0, r3
 80088b4:	f000 ffa3 	bl	80097fe <memcpy>
  indx +=  value_len;
 80088b8:	f897 20af 	ldrb.w	r2, [r7, #175]	; 0xaf
 80088bc:	7afb      	ldrb	r3, [r7, #11]
 80088be:	4413      	add	r3, r2
 80088c0:	f887 30af 	strb.w	r3, [r7, #175]	; 0xaf

  BLUENRG_memset(&rq, 0, sizeof(rq));
 80088c4:	f107 0394 	add.w	r3, r7, #148	; 0x94
 80088c8:	2218      	movs	r2, #24
 80088ca:	2100      	movs	r1, #0
 80088cc:	4618      	mov	r0, r3
 80088ce:	f000 ffa4 	bl	800981a <memset>
  rq.ogf = OGF_VENDOR_CMD;
 80088d2:	233f      	movs	r3, #63	; 0x3f
 80088d4:	f8a7 3094 	strh.w	r3, [r7, #148]	; 0x94
  rq.ocf = OCF_GATT_WRITE_CHAR_DESCRIPTOR;
 80088d8:	f240 1321 	movw	r3, #289	; 0x121
 80088dc:	f8a7 3096 	strh.w	r3, [r7, #150]	; 0x96
  rq.cparam = (void *)buffer;
 80088e0:	f107 0310 	add.w	r3, r7, #16
 80088e4:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
  rq.clen = indx;
 80088e8:	f897 30af 	ldrb.w	r3, [r7, #175]	; 0xaf
 80088ec:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
  rq.event = EVT_CMD_STATUS; 
 80088f0:	230f      	movs	r3, #15
 80088f2:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
  rq.rparam = &status;
 80088f6:	f107 0393 	add.w	r3, r7, #147	; 0x93
 80088fa:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
  rq.rlen = 1;
 80088fe:	2301      	movs	r3, #1
 8008900:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8

  if (hci_send_req(&rq, FALSE) < 0)
 8008904:	f107 0394 	add.w	r3, r7, #148	; 0x94
 8008908:	2100      	movs	r1, #0
 800890a:	4618      	mov	r0, r3
 800890c:	f000 fad6 	bl	8008ebc <hci_send_req>
 8008910:	4603      	mov	r3, r0
 8008912:	2b00      	cmp	r3, #0
 8008914:	da01      	bge.n	800891a <aci_gatt_write_charac_descriptor+0xec>
    return BLE_STATUS_TIMEOUT;
 8008916:	23ff      	movs	r3, #255	; 0xff
 8008918:	e001      	b.n	800891e <aci_gatt_write_charac_descriptor+0xf0>

  return status;
 800891a:	f897 3093 	ldrb.w	r3, [r7, #147]	; 0x93
}
 800891e:	4618      	mov	r0, r3
 8008920:	37b0      	adds	r7, #176	; 0xb0
 8008922:	46bd      	mov	sp, r7
 8008924:	bd80      	pop	{r7, pc}

08008926 <aci_gatt_write_without_response>:
  return status;
}

tBleStatus aci_gatt_write_without_response(uint16_t conn_handle, uint16_t attr_handle,
                                              uint8_t val_len, const uint8_t* attr_val)
{
 8008926:	b580      	push	{r7, lr}
 8008928:	b092      	sub	sp, #72	; 0x48
 800892a:	af00      	add	r7, sp, #0
 800892c:	607b      	str	r3, [r7, #4]
 800892e:	4603      	mov	r3, r0
 8008930:	81fb      	strh	r3, [r7, #14]
 8008932:	460b      	mov	r3, r1
 8008934:	81bb      	strh	r3, [r7, #12]
 8008936:	4613      	mov	r3, r2
 8008938:	72fb      	strb	r3, [r7, #11]
  struct hci_request rq;
  uint8_t status;
  gatt_write_without_resp_cp cp;
  
  if(val_len > sizeof(cp.attr_val))
 800893a:	7afb      	ldrb	r3, [r7, #11]
 800893c:	2b14      	cmp	r3, #20
 800893e:	d901      	bls.n	8008944 <aci_gatt_write_without_response+0x1e>
    return BLE_STATUS_INVALID_PARAMS;
 8008940:	2342      	movs	r3, #66	; 0x42
 8008942:	e031      	b.n	80089a8 <aci_gatt_write_without_response+0x82>

  cp.conn_handle = htobs(conn_handle);
 8008944:	89fb      	ldrh	r3, [r7, #14]
 8008946:	82bb      	strh	r3, [r7, #20]
  cp.attr_handle = htobs(attr_handle);
 8008948:	89bb      	ldrh	r3, [r7, #12]
 800894a:	82fb      	strh	r3, [r7, #22]
  cp.val_len = val_len;
 800894c:	7afb      	ldrb	r3, [r7, #11]
 800894e:	763b      	strb	r3, [r7, #24]
  BLUENRG_memcpy(cp.attr_val, attr_val, val_len);
 8008950:	7afa      	ldrb	r2, [r7, #11]
 8008952:	f107 0314 	add.w	r3, r7, #20
 8008956:	3305      	adds	r3, #5
 8008958:	6879      	ldr	r1, [r7, #4]
 800895a:	4618      	mov	r0, r3
 800895c:	f000 ff4f 	bl	80097fe <memcpy>

  BLUENRG_memset(&rq, 0, sizeof(rq));
 8008960:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8008964:	2218      	movs	r2, #24
 8008966:	2100      	movs	r1, #0
 8008968:	4618      	mov	r0, r3
 800896a:	f000 ff56 	bl	800981a <memset>
  rq.ogf = OGF_VENDOR_CMD;
 800896e:	233f      	movs	r3, #63	; 0x3f
 8008970:	863b      	strh	r3, [r7, #48]	; 0x30
  rq.ocf = OCF_GATT_WRITE_WITHOUT_RESPONSE;
 8008972:	f240 1323 	movw	r3, #291	; 0x123
 8008976:	867b      	strh	r3, [r7, #50]	; 0x32
  rq.cparam = &cp;
 8008978:	f107 0314 	add.w	r3, r7, #20
 800897c:	63bb      	str	r3, [r7, #56]	; 0x38
  rq.clen = GATT_WRITE_WITHOUT_RESPONSE_CP_SIZE + val_len; 
 800897e:	7afb      	ldrb	r3, [r7, #11]
 8008980:	3305      	adds	r3, #5
 8008982:	63fb      	str	r3, [r7, #60]	; 0x3c
  rq.rparam = &status;
 8008984:	f107 032f 	add.w	r3, r7, #47	; 0x2f
 8008988:	643b      	str	r3, [r7, #64]	; 0x40
  rq.rlen = 1;
 800898a:	2301      	movs	r3, #1
 800898c:	647b      	str	r3, [r7, #68]	; 0x44

  if (hci_send_req(&rq, FALSE) < 0)
 800898e:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8008992:	2100      	movs	r1, #0
 8008994:	4618      	mov	r0, r3
 8008996:	f000 fa91 	bl	8008ebc <hci_send_req>
 800899a:	4603      	mov	r3, r0
 800899c:	2b00      	cmp	r3, #0
 800899e:	da01      	bge.n	80089a4 <aci_gatt_write_without_response+0x7e>
    return BLE_STATUS_TIMEOUT;
 80089a0:	23ff      	movs	r3, #255	; 0xff
 80089a2:	e001      	b.n	80089a8 <aci_gatt_write_without_response+0x82>

  return status;
 80089a4:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
}
 80089a8:	4618      	mov	r0, r3
 80089aa:	3748      	adds	r7, #72	; 0x48
 80089ac:	46bd      	mov	sp, r7
 80089ae:	bd80      	pop	{r7, pc}

080089b0 <aci_hal_write_config_data>:
}

tBleStatus aci_hal_write_config_data(uint8_t offset, 
                                    uint8_t len,
                                    const uint8_t *val)
{
 80089b0:	b580      	push	{r7, lr}
 80089b2:	b0aa      	sub	sp, #168	; 0xa8
 80089b4:	af00      	add	r7, sp, #0
 80089b6:	4603      	mov	r3, r0
 80089b8:	603a      	str	r2, [r7, #0]
 80089ba:	71fb      	strb	r3, [r7, #7]
 80089bc:	460b      	mov	r3, r1
 80089be:	71bb      	strb	r3, [r7, #6]
  struct hci_request rq;
  uint8_t status;
  uint8_t buffer[HCI_MAX_PAYLOAD_SIZE];
  uint8_t indx = 0;
 80089c0:	2300      	movs	r3, #0
 80089c2:	f887 30a7 	strb.w	r3, [r7, #167]	; 0xa7
    
  if ((len+2) > HCI_MAX_PAYLOAD_SIZE)
 80089c6:	79bb      	ldrb	r3, [r7, #6]
 80089c8:	2b7e      	cmp	r3, #126	; 0x7e
 80089ca:	d901      	bls.n	80089d0 <aci_hal_write_config_data+0x20>
    return BLE_STATUS_INVALID_PARAMS;
 80089cc:	2342      	movs	r3, #66	; 0x42
 80089ce:	e052      	b.n	8008a76 <aci_hal_write_config_data+0xc6>

  buffer[indx] = offset;
 80089d0:	f897 30a7 	ldrb.w	r3, [r7, #167]	; 0xa7
 80089d4:	f107 02a8 	add.w	r2, r7, #168	; 0xa8
 80089d8:	4413      	add	r3, r2
 80089da:	79fa      	ldrb	r2, [r7, #7]
 80089dc:	f803 2ca0 	strb.w	r2, [r3, #-160]
  indx++;
 80089e0:	f897 30a7 	ldrb.w	r3, [r7, #167]	; 0xa7
 80089e4:	3301      	adds	r3, #1
 80089e6:	f887 30a7 	strb.w	r3, [r7, #167]	; 0xa7
    
  buffer[indx] = len;
 80089ea:	f897 30a7 	ldrb.w	r3, [r7, #167]	; 0xa7
 80089ee:	f107 02a8 	add.w	r2, r7, #168	; 0xa8
 80089f2:	4413      	add	r3, r2
 80089f4:	79ba      	ldrb	r2, [r7, #6]
 80089f6:	f803 2ca0 	strb.w	r2, [r3, #-160]
  indx++;
 80089fa:	f897 30a7 	ldrb.w	r3, [r7, #167]	; 0xa7
 80089fe:	3301      	adds	r3, #1
 8008a00:	f887 30a7 	strb.w	r3, [r7, #167]	; 0xa7
        
  BLUENRG_memcpy(buffer + indx, val, len);
 8008a04:	f897 30a7 	ldrb.w	r3, [r7, #167]	; 0xa7
 8008a08:	f107 0208 	add.w	r2, r7, #8
 8008a0c:	4413      	add	r3, r2
 8008a0e:	79ba      	ldrb	r2, [r7, #6]
 8008a10:	6839      	ldr	r1, [r7, #0]
 8008a12:	4618      	mov	r0, r3
 8008a14:	f000 fef3 	bl	80097fe <memcpy>
  indx +=  len;
 8008a18:	f897 20a7 	ldrb.w	r2, [r7, #167]	; 0xa7
 8008a1c:	79bb      	ldrb	r3, [r7, #6]
 8008a1e:	4413      	add	r3, r2
 8008a20:	f887 30a7 	strb.w	r3, [r7, #167]	; 0xa7

  BLUENRG_memset(&rq, 0, sizeof(rq));
 8008a24:	f107 038c 	add.w	r3, r7, #140	; 0x8c
 8008a28:	2218      	movs	r2, #24
 8008a2a:	2100      	movs	r1, #0
 8008a2c:	4618      	mov	r0, r3
 8008a2e:	f000 fef4 	bl	800981a <memset>
  rq.ogf = OGF_VENDOR_CMD;
 8008a32:	233f      	movs	r3, #63	; 0x3f
 8008a34:	f8a7 308c 	strh.w	r3, [r7, #140]	; 0x8c
  rq.ocf = OCF_HAL_WRITE_CONFIG_DATA;
 8008a38:	230c      	movs	r3, #12
 8008a3a:	f8a7 308e 	strh.w	r3, [r7, #142]	; 0x8e
  rq.cparam = (void *)buffer;
 8008a3e:	f107 0308 	add.w	r3, r7, #8
 8008a42:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
  rq.clen = indx;
 8008a46:	f897 30a7 	ldrb.w	r3, [r7, #167]	; 0xa7
 8008a4a:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
  rq.rparam = &status;
 8008a4e:	f107 038b 	add.w	r3, r7, #139	; 0x8b
 8008a52:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
  rq.rlen = 1;
 8008a56:	2301      	movs	r3, #1
 8008a58:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0

  if (hci_send_req(&rq, FALSE) < 0)
 8008a5c:	f107 038c 	add.w	r3, r7, #140	; 0x8c
 8008a60:	2100      	movs	r1, #0
 8008a62:	4618      	mov	r0, r3
 8008a64:	f000 fa2a 	bl	8008ebc <hci_send_req>
 8008a68:	4603      	mov	r3, r0
 8008a6a:	2b00      	cmp	r3, #0
 8008a6c:	da01      	bge.n	8008a72 <aci_hal_write_config_data+0xc2>
    return BLE_STATUS_TIMEOUT;
 8008a6e:	23ff      	movs	r3, #255	; 0xff
 8008a70:	e001      	b.n	8008a76 <aci_hal_write_config_data+0xc6>

  return status;
 8008a72:	f897 308b 	ldrb.w	r3, [r7, #139]	; 0x8b
}
 8008a76:	4618      	mov	r0, r3
 8008a78:	37a8      	adds	r7, #168	; 0xa8
 8008a7a:	46bd      	mov	sp, r7
 8008a7c:	bd80      	pop	{r7, pc}

08008a7e <aci_hal_set_tx_power_level>:
  
  return 0;
}

tBleStatus aci_hal_set_tx_power_level(uint8_t en_high_power, uint8_t pa_level)
{
 8008a7e:	b580      	push	{r7, lr}
 8008a80:	b08a      	sub	sp, #40	; 0x28
 8008a82:	af00      	add	r7, sp, #0
 8008a84:	4603      	mov	r3, r0
 8008a86:	460a      	mov	r2, r1
 8008a88:	71fb      	strb	r3, [r7, #7]
 8008a8a:	4613      	mov	r3, r2
 8008a8c:	71bb      	strb	r3, [r7, #6]
  struct hci_request rq;
  hal_set_tx_power_level_cp cp;    
  uint8_t status;
    
  cp.en_high_power = en_high_power;
 8008a8e:	79fb      	ldrb	r3, [r7, #7]
 8008a90:	733b      	strb	r3, [r7, #12]
  cp.pa_level = pa_level;
 8008a92:	79bb      	ldrb	r3, [r7, #6]
 8008a94:	737b      	strb	r3, [r7, #13]

  BLUENRG_memset(&rq, 0, sizeof(rq));
 8008a96:	f107 0310 	add.w	r3, r7, #16
 8008a9a:	2218      	movs	r2, #24
 8008a9c:	2100      	movs	r1, #0
 8008a9e:	4618      	mov	r0, r3
 8008aa0:	f000 febb 	bl	800981a <memset>
  rq.ogf = OGF_VENDOR_CMD;
 8008aa4:	233f      	movs	r3, #63	; 0x3f
 8008aa6:	823b      	strh	r3, [r7, #16]
  rq.ocf = OCF_HAL_SET_TX_POWER_LEVEL;
 8008aa8:	230f      	movs	r3, #15
 8008aaa:	827b      	strh	r3, [r7, #18]
  rq.cparam = &cp;
 8008aac:	f107 030c 	add.w	r3, r7, #12
 8008ab0:	61bb      	str	r3, [r7, #24]
  rq.clen = HAL_SET_TX_POWER_LEVEL_CP_SIZE;
 8008ab2:	2302      	movs	r3, #2
 8008ab4:	61fb      	str	r3, [r7, #28]
  rq.rparam = &status;
 8008ab6:	f107 030b 	add.w	r3, r7, #11
 8008aba:	623b      	str	r3, [r7, #32]
  rq.rlen = 1;
 8008abc:	2301      	movs	r3, #1
 8008abe:	627b      	str	r3, [r7, #36]	; 0x24

  if (hci_send_req(&rq, FALSE) < 0)
 8008ac0:	f107 0310 	add.w	r3, r7, #16
 8008ac4:	2100      	movs	r1, #0
 8008ac6:	4618      	mov	r0, r3
 8008ac8:	f000 f9f8 	bl	8008ebc <hci_send_req>
 8008acc:	4603      	mov	r3, r0
 8008ace:	2b00      	cmp	r3, #0
 8008ad0:	da01      	bge.n	8008ad6 <aci_hal_set_tx_power_level+0x58>
    return BLE_STATUS_TIMEOUT;
 8008ad2:	23ff      	movs	r3, #255	; 0xff
 8008ad4:	e000      	b.n	8008ad8 <aci_hal_set_tx_power_level+0x5a>

  return status;
 8008ad6:	7afb      	ldrb	r3, [r7, #11]
}
 8008ad8:	4618      	mov	r0, r3
 8008ada:	3728      	adds	r7, #40	; 0x28
 8008adc:	46bd      	mov	sp, r7
 8008ade:	bd80      	pop	{r7, pc}

08008ae0 <getBlueNRGVersion>:
#include "hci.h"
#include "hci_le.h"
#include "string.h"

uint8_t getBlueNRGVersion(uint8_t *hwVersion, uint16_t *fwVersion)
{
 8008ae0:	b590      	push	{r4, r7, lr}
 8008ae2:	b089      	sub	sp, #36	; 0x24
 8008ae4:	af02      	add	r7, sp, #8
 8008ae6:	6078      	str	r0, [r7, #4]
 8008ae8:	6039      	str	r1, [r7, #0]
  uint8_t status;
  uint8_t hci_version, lmp_pal_version;
  uint16_t hci_revision, manufacturer_name, lmp_pal_subversion;

  status = hci_le_read_local_version(&hci_version, &hci_revision, &lmp_pal_version, 
 8008aea:	f107 0410 	add.w	r4, r7, #16
 8008aee:	f107 0215 	add.w	r2, r7, #21
 8008af2:	f107 0112 	add.w	r1, r7, #18
 8008af6:	f107 0016 	add.w	r0, r7, #22
 8008afa:	f107 030e 	add.w	r3, r7, #14
 8008afe:	9300      	str	r3, [sp, #0]
 8008b00:	4623      	mov	r3, r4
 8008b02:	f000 f853 	bl	8008bac <hci_le_read_local_version>
 8008b06:	4603      	mov	r3, r0
 8008b08:	75fb      	strb	r3, [r7, #23]
				     &manufacturer_name, &lmp_pal_subversion);

  if (status == BLE_STATUS_SUCCESS) {
 8008b0a:	7dfb      	ldrb	r3, [r7, #23]
 8008b0c:	2b00      	cmp	r3, #0
 8008b0e:	d126      	bne.n	8008b5e <getBlueNRGVersion+0x7e>
    *hwVersion = hci_revision >> 8;
 8008b10:	8a7b      	ldrh	r3, [r7, #18]
 8008b12:	0a1b      	lsrs	r3, r3, #8
 8008b14:	b29b      	uxth	r3, r3
 8008b16:	b2da      	uxtb	r2, r3
 8008b18:	687b      	ldr	r3, [r7, #4]
 8008b1a:	701a      	strb	r2, [r3, #0]
    *fwVersion = (hci_revision & 0xFF) << 8;              // Major Version Number
 8008b1c:	8a7b      	ldrh	r3, [r7, #18]
 8008b1e:	021b      	lsls	r3, r3, #8
 8008b20:	b29a      	uxth	r2, r3
 8008b22:	683b      	ldr	r3, [r7, #0]
 8008b24:	801a      	strh	r2, [r3, #0]
    *fwVersion |= ((lmp_pal_subversion >> 4) & 0xF) << 4; // Minor Version Number
 8008b26:	683b      	ldr	r3, [r7, #0]
 8008b28:	881b      	ldrh	r3, [r3, #0]
 8008b2a:	b21a      	sxth	r2, r3
 8008b2c:	89fb      	ldrh	r3, [r7, #14]
 8008b2e:	091b      	lsrs	r3, r3, #4
 8008b30:	b29b      	uxth	r3, r3
 8008b32:	011b      	lsls	r3, r3, #4
 8008b34:	b21b      	sxth	r3, r3
 8008b36:	b2db      	uxtb	r3, r3
 8008b38:	b21b      	sxth	r3, r3
 8008b3a:	4313      	orrs	r3, r2
 8008b3c:	b21b      	sxth	r3, r3
 8008b3e:	b29a      	uxth	r2, r3
 8008b40:	683b      	ldr	r3, [r7, #0]
 8008b42:	801a      	strh	r2, [r3, #0]
    *fwVersion |= lmp_pal_subversion & 0xF;               // Patch Version Number
 8008b44:	683b      	ldr	r3, [r7, #0]
 8008b46:	881b      	ldrh	r3, [r3, #0]
 8008b48:	b21a      	sxth	r2, r3
 8008b4a:	89fb      	ldrh	r3, [r7, #14]
 8008b4c:	b21b      	sxth	r3, r3
 8008b4e:	f003 030f 	and.w	r3, r3, #15
 8008b52:	b21b      	sxth	r3, r3
 8008b54:	4313      	orrs	r3, r2
 8008b56:	b21b      	sxth	r3, r3
 8008b58:	b29a      	uxth	r2, r3
 8008b5a:	683b      	ldr	r3, [r7, #0]
 8008b5c:	801a      	strh	r2, [r3, #0]
  }
  return status;
 8008b5e:	7dfb      	ldrb	r3, [r7, #23]
}
 8008b60:	4618      	mov	r0, r3
 8008b62:	371c      	adds	r7, #28
 8008b64:	46bd      	mov	sp, r7
 8008b66:	bd90      	pop	{r4, r7, pc}

08008b68 <hci_reset>:

#define MIN(a,b)            ((a) < (b) )? (a) : (b)
#define MAX(a,b)            ((a) > (b) )? (a) : (b)

int hci_reset(void)
{
 8008b68:	b580      	push	{r7, lr}
 8008b6a:	b088      	sub	sp, #32
 8008b6c:	af00      	add	r7, sp, #0
  struct hci_request rq;
  uint8_t status;
  
  BLUENRG_memset(&rq, 0, sizeof(rq));
 8008b6e:	f107 0308 	add.w	r3, r7, #8
 8008b72:	2218      	movs	r2, #24
 8008b74:	2100      	movs	r1, #0
 8008b76:	4618      	mov	r0, r3
 8008b78:	f000 fe4f 	bl	800981a <memset>
  rq.ogf = OGF_HOST_CTL;
 8008b7c:	2303      	movs	r3, #3
 8008b7e:	813b      	strh	r3, [r7, #8]
  rq.ocf = OCF_RESET;
 8008b80:	2303      	movs	r3, #3
 8008b82:	817b      	strh	r3, [r7, #10]
  rq.rparam = &status;
 8008b84:	1dfb      	adds	r3, r7, #7
 8008b86:	61bb      	str	r3, [r7, #24]
  rq.rlen = 1;
 8008b88:	2301      	movs	r3, #1
 8008b8a:	61fb      	str	r3, [r7, #28]
  
  if (hci_send_req(&rq, FALSE) < 0)
 8008b8c:	f107 0308 	add.w	r3, r7, #8
 8008b90:	2100      	movs	r1, #0
 8008b92:	4618      	mov	r0, r3
 8008b94:	f000 f992 	bl	8008ebc <hci_send_req>
 8008b98:	4603      	mov	r3, r0
 8008b9a:	2b00      	cmp	r3, #0
 8008b9c:	da01      	bge.n	8008ba2 <hci_reset+0x3a>
    return BLE_STATUS_TIMEOUT;
 8008b9e:	23ff      	movs	r3, #255	; 0xff
 8008ba0:	e000      	b.n	8008ba4 <hci_reset+0x3c>
  
  return status;  
 8008ba2:	79fb      	ldrb	r3, [r7, #7]
}
 8008ba4:	4618      	mov	r0, r3
 8008ba6:	3720      	adds	r7, #32
 8008ba8:	46bd      	mov	sp, r7
 8008baa:	bd80      	pop	{r7, pc}

08008bac <hci_le_read_local_version>:
  return status;  
}

int hci_le_read_local_version(uint8_t *hci_version, uint16_t *hci_revision, uint8_t *lmp_pal_version, 
                              uint16_t *manufacturer_name, uint16_t *lmp_pal_subversion)
{
 8008bac:	b580      	push	{r7, lr}
 8008bae:	b08e      	sub	sp, #56	; 0x38
 8008bb0:	af00      	add	r7, sp, #0
 8008bb2:	60f8      	str	r0, [r7, #12]
 8008bb4:	60b9      	str	r1, [r7, #8]
 8008bb6:	607a      	str	r2, [r7, #4]
 8008bb8:	603b      	str	r3, [r7, #0]
  struct hci_request rq;
  read_local_version_rp resp;
  
  BLUENRG_memset(&resp, 0, sizeof(resp));
 8008bba:	f107 0314 	add.w	r3, r7, #20
 8008bbe:	2209      	movs	r2, #9
 8008bc0:	2100      	movs	r1, #0
 8008bc2:	4618      	mov	r0, r3
 8008bc4:	f000 fe29 	bl	800981a <memset>
  
  BLUENRG_memset(&rq, 0, sizeof(rq));
 8008bc8:	f107 0320 	add.w	r3, r7, #32
 8008bcc:	2218      	movs	r2, #24
 8008bce:	2100      	movs	r1, #0
 8008bd0:	4618      	mov	r0, r3
 8008bd2:	f000 fe22 	bl	800981a <memset>
  rq.ogf = OGF_INFO_PARAM;
 8008bd6:	2304      	movs	r3, #4
 8008bd8:	843b      	strh	r3, [r7, #32]
  rq.ocf = OCF_READ_LOCAL_VERSION;
 8008bda:	2301      	movs	r3, #1
 8008bdc:	847b      	strh	r3, [r7, #34]	; 0x22
  rq.cparam = NULL;
 8008bde:	2300      	movs	r3, #0
 8008be0:	62bb      	str	r3, [r7, #40]	; 0x28
  rq.clen = 0;
 8008be2:	2300      	movs	r3, #0
 8008be4:	62fb      	str	r3, [r7, #44]	; 0x2c
  rq.rparam = &resp;
 8008be6:	f107 0314 	add.w	r3, r7, #20
 8008bea:	633b      	str	r3, [r7, #48]	; 0x30
  rq.rlen = READ_LOCAL_VERSION_RP_SIZE;
 8008bec:	2309      	movs	r3, #9
 8008bee:	637b      	str	r3, [r7, #52]	; 0x34
  
  if (hci_send_req(&rq, FALSE) < 0)
 8008bf0:	f107 0320 	add.w	r3, r7, #32
 8008bf4:	2100      	movs	r1, #0
 8008bf6:	4618      	mov	r0, r3
 8008bf8:	f000 f960 	bl	8008ebc <hci_send_req>
 8008bfc:	4603      	mov	r3, r0
 8008bfe:	2b00      	cmp	r3, #0
 8008c00:	da01      	bge.n	8008c06 <hci_le_read_local_version+0x5a>
    return BLE_STATUS_TIMEOUT;
 8008c02:	23ff      	movs	r3, #255	; 0xff
 8008c04:	e018      	b.n	8008c38 <hci_le_read_local_version+0x8c>
  
  if (resp.status) {
 8008c06:	7d3b      	ldrb	r3, [r7, #20]
 8008c08:	2b00      	cmp	r3, #0
 8008c0a:	d001      	beq.n	8008c10 <hci_le_read_local_version+0x64>
    return resp.status;
 8008c0c:	7d3b      	ldrb	r3, [r7, #20]
 8008c0e:	e013      	b.n	8008c38 <hci_le_read_local_version+0x8c>
  }
  
  
  *hci_version = resp.hci_version;
 8008c10:	7d7a      	ldrb	r2, [r7, #21]
 8008c12:	68fb      	ldr	r3, [r7, #12]
 8008c14:	701a      	strb	r2, [r3, #0]
  *hci_revision =  btohs(resp.hci_revision);
 8008c16:	8afa      	ldrh	r2, [r7, #22]
 8008c18:	68bb      	ldr	r3, [r7, #8]
 8008c1a:	801a      	strh	r2, [r3, #0]
  *lmp_pal_version = resp.lmp_pal_version;
 8008c1c:	7e3a      	ldrb	r2, [r7, #24]
 8008c1e:	687b      	ldr	r3, [r7, #4]
 8008c20:	701a      	strb	r2, [r3, #0]
  *manufacturer_name = btohs(resp.manufacturer_name);
 8008c22:	f8b7 3019 	ldrh.w	r3, [r7, #25]
 8008c26:	b29a      	uxth	r2, r3
 8008c28:	683b      	ldr	r3, [r7, #0]
 8008c2a:	801a      	strh	r2, [r3, #0]
  *lmp_pal_subversion = btohs(resp.lmp_pal_subversion);
 8008c2c:	f8b7 301b 	ldrh.w	r3, [r7, #27]
 8008c30:	b29a      	uxth	r2, r3
 8008c32:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8008c34:	801a      	strh	r2, [r3, #0]
  
  return 0;
 8008c36:	2300      	movs	r3, #0
}
 8008c38:	4618      	mov	r0, r3
 8008c3a:	3738      	adds	r7, #56	; 0x38
 8008c3c:	46bd      	mov	sp, r7
 8008c3e:	bd80      	pop	{r7, pc}

08008c40 <hci_le_set_scan_resp_data>:
  
  return 0;
}

int hci_le_set_scan_resp_data(uint8_t length, const uint8_t data[])
{
 8008c40:	b580      	push	{r7, lr}
 8008c42:	b092      	sub	sp, #72	; 0x48
 8008c44:	af00      	add	r7, sp, #0
 8008c46:	4603      	mov	r3, r0
 8008c48:	6039      	str	r1, [r7, #0]
 8008c4a:	71fb      	strb	r3, [r7, #7]
  struct hci_request rq;
  le_set_scan_response_data_cp scan_resp_cp;
  uint8_t status;
  
  BLUENRG_memset(&scan_resp_cp, 0, sizeof(scan_resp_cp));
 8008c4c:	f107 0310 	add.w	r3, r7, #16
 8008c50:	2220      	movs	r2, #32
 8008c52:	2100      	movs	r1, #0
 8008c54:	4618      	mov	r0, r3
 8008c56:	f000 fde0 	bl	800981a <memset>
  scan_resp_cp.length = length;
 8008c5a:	79fb      	ldrb	r3, [r7, #7]
 8008c5c:	743b      	strb	r3, [r7, #16]
  BLUENRG_memcpy(scan_resp_cp.data, data, MIN(31,length));
 8008c5e:	79fb      	ldrb	r3, [r7, #7]
 8008c60:	2b1f      	cmp	r3, #31
 8008c62:	bf28      	it	cs
 8008c64:	231f      	movcs	r3, #31
 8008c66:	b2db      	uxtb	r3, r3
 8008c68:	461a      	mov	r2, r3
 8008c6a:	f107 0310 	add.w	r3, r7, #16
 8008c6e:	3301      	adds	r3, #1
 8008c70:	6839      	ldr	r1, [r7, #0]
 8008c72:	4618      	mov	r0, r3
 8008c74:	f000 fdc3 	bl	80097fe <memcpy>
  
  BLUENRG_memset(&rq, 0, sizeof(rq));
 8008c78:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8008c7c:	2218      	movs	r2, #24
 8008c7e:	2100      	movs	r1, #0
 8008c80:	4618      	mov	r0, r3
 8008c82:	f000 fdca 	bl	800981a <memset>
  rq.ogf = OGF_LE_CTL;
 8008c86:	2308      	movs	r3, #8
 8008c88:	863b      	strh	r3, [r7, #48]	; 0x30
  rq.ocf = OCF_LE_SET_SCAN_RESPONSE_DATA;
 8008c8a:	2309      	movs	r3, #9
 8008c8c:	867b      	strh	r3, [r7, #50]	; 0x32
  rq.cparam = &scan_resp_cp;
 8008c8e:	f107 0310 	add.w	r3, r7, #16
 8008c92:	63bb      	str	r3, [r7, #56]	; 0x38
  rq.clen = LE_SET_SCAN_RESPONSE_DATA_CP_SIZE;
 8008c94:	2320      	movs	r3, #32
 8008c96:	63fb      	str	r3, [r7, #60]	; 0x3c
  rq.rparam = &status;
 8008c98:	f107 030f 	add.w	r3, r7, #15
 8008c9c:	643b      	str	r3, [r7, #64]	; 0x40
  rq.rlen = 1;
 8008c9e:	2301      	movs	r3, #1
 8008ca0:	647b      	str	r3, [r7, #68]	; 0x44
  
  if (hci_send_req(&rq, FALSE) < 0)
 8008ca2:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8008ca6:	2100      	movs	r1, #0
 8008ca8:	4618      	mov	r0, r3
 8008caa:	f000 f907 	bl	8008ebc <hci_send_req>
 8008cae:	4603      	mov	r3, r0
 8008cb0:	2b00      	cmp	r3, #0
 8008cb2:	da01      	bge.n	8008cb8 <hci_le_set_scan_resp_data+0x78>
    return BLE_STATUS_TIMEOUT;
 8008cb4:	23ff      	movs	r3, #255	; 0xff
 8008cb6:	e000      	b.n	8008cba <hci_le_set_scan_resp_data+0x7a>
  
  return status;
 8008cb8:	7bfb      	ldrb	r3, [r7, #15]
}
 8008cba:	4618      	mov	r0, r3
 8008cbc:	3748      	adds	r7, #72	; 0x48
 8008cbe:	46bd      	mov	sp, r7
 8008cc0:	bd80      	pop	{r7, pc}

08008cc2 <verify_packet>:
  *
  * @param  hciReadPacket The HCI data packet
  * @retval 0: valid packet, 1: incorrect packet, 2: wrong length (packet truncated or too long)
  */
static int verify_packet(const tHciDataPacket * hciReadPacket)
{
 8008cc2:	b480      	push	{r7}
 8008cc4:	b085      	sub	sp, #20
 8008cc6:	af00      	add	r7, sp, #0
 8008cc8:	6078      	str	r0, [r7, #4]
  const uint8_t *hci_pckt = hciReadPacket->dataBuff;
 8008cca:	687b      	ldr	r3, [r7, #4]
 8008ccc:	3308      	adds	r3, #8
 8008cce:	60fb      	str	r3, [r7, #12]
  
  if (hci_pckt[HCI_PCK_TYPE_OFFSET] != HCI_EVENT_PKT)
 8008cd0:	68fb      	ldr	r3, [r7, #12]
 8008cd2:	781b      	ldrb	r3, [r3, #0]
 8008cd4:	2b04      	cmp	r3, #4
 8008cd6:	d001      	beq.n	8008cdc <verify_packet+0x1a>
    return 1; /* Incorrect type */
 8008cd8:	2301      	movs	r3, #1
 8008cda:	e00c      	b.n	8008cf6 <verify_packet+0x34>
  
  if (hci_pckt[EVENT_PARAMETER_TOT_LEN_OFFSET] != hciReadPacket->data_len - (1+HCI_EVENT_HDR_SIZE))
 8008cdc:	68fb      	ldr	r3, [r7, #12]
 8008cde:	3302      	adds	r3, #2
 8008ce0:	781b      	ldrb	r3, [r3, #0]
 8008ce2:	461a      	mov	r2, r3
 8008ce4:	687b      	ldr	r3, [r7, #4]
 8008ce6:	f893 3088 	ldrb.w	r3, [r3, #136]	; 0x88
 8008cea:	3b03      	subs	r3, #3
 8008cec:	429a      	cmp	r2, r3
 8008cee:	d001      	beq.n	8008cf4 <verify_packet+0x32>
    return 2; /* Wrong length (packet truncated or too long) */
 8008cf0:	2302      	movs	r3, #2
 8008cf2:	e000      	b.n	8008cf6 <verify_packet+0x34>
  
  return 0;      
 8008cf4:	2300      	movs	r3, #0
}
 8008cf6:	4618      	mov	r0, r3
 8008cf8:	3714      	adds	r7, #20
 8008cfa:	46bd      	mov	sp, r7
 8008cfc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d00:	4770      	bx	lr
	...

08008d04 <send_cmd>:
  * @param  plen The HCI command length
  * @param  param The HCI command parameters
  * @retval None
  */
static void send_cmd(uint16_t ogf, uint16_t ocf, uint8_t plen, void *param)
{
 8008d04:	b580      	push	{r7, lr}
 8008d06:	b0a6      	sub	sp, #152	; 0x98
 8008d08:	af00      	add	r7, sp, #0
 8008d0a:	607b      	str	r3, [r7, #4]
 8008d0c:	4603      	mov	r3, r0
 8008d0e:	81fb      	strh	r3, [r7, #14]
 8008d10:	460b      	mov	r3, r1
 8008d12:	81bb      	strh	r3, [r7, #12]
 8008d14:	4613      	mov	r3, r2
 8008d16:	72fb      	strb	r3, [r7, #11]
  uint8_t payload[HCI_MAX_PAYLOAD_SIZE];  
  hci_command_hdr hc;
  
  hc.opcode = htobs(cmd_opcode_pack(ogf, ocf));
 8008d18:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 8008d1c:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8008d20:	b21a      	sxth	r2, r3
 8008d22:	89fb      	ldrh	r3, [r7, #14]
 8008d24:	029b      	lsls	r3, r3, #10
 8008d26:	b21b      	sxth	r3, r3
 8008d28:	4313      	orrs	r3, r2
 8008d2a:	b21b      	sxth	r3, r3
 8008d2c:	b29b      	uxth	r3, r3
 8008d2e:	82bb      	strh	r3, [r7, #20]
  hc.plen = plen;
 8008d30:	7afb      	ldrb	r3, [r7, #11]
 8008d32:	75bb      	strb	r3, [r7, #22]

  payload[0] = HCI_COMMAND_PKT;
 8008d34:	2301      	movs	r3, #1
 8008d36:	763b      	strb	r3, [r7, #24]
  BLUENRG_memcpy(payload + 1, &hc, sizeof(hc));
 8008d38:	f107 0318 	add.w	r3, r7, #24
 8008d3c:	3301      	adds	r3, #1
 8008d3e:	461a      	mov	r2, r3
 8008d40:	f107 0314 	add.w	r3, r7, #20
 8008d44:	8819      	ldrh	r1, [r3, #0]
 8008d46:	789b      	ldrb	r3, [r3, #2]
 8008d48:	8011      	strh	r1, [r2, #0]
 8008d4a:	7093      	strb	r3, [r2, #2]
  BLUENRG_memcpy(payload + HCI_HDR_SIZE + HCI_COMMAND_HDR_SIZE, param, plen);
 8008d4c:	f107 0318 	add.w	r3, r7, #24
 8008d50:	3304      	adds	r3, #4
 8008d52:	7afa      	ldrb	r2, [r7, #11]
 8008d54:	6879      	ldr	r1, [r7, #4]
 8008d56:	4618      	mov	r0, r3
 8008d58:	f000 fd51 	bl	80097fe <memcpy>
  
  if (hciContext.io.Send)
 8008d5c:	4b08      	ldr	r3, [pc, #32]	; (8008d80 <send_cmd+0x7c>)
 8008d5e:	691b      	ldr	r3, [r3, #16]
 8008d60:	2b00      	cmp	r3, #0
 8008d62:	d009      	beq.n	8008d78 <send_cmd+0x74>
  {
    hciContext.io.Send (payload, HCI_HDR_SIZE + HCI_COMMAND_HDR_SIZE + plen);
 8008d64:	4b06      	ldr	r3, [pc, #24]	; (8008d80 <send_cmd+0x7c>)
 8008d66:	691b      	ldr	r3, [r3, #16]
 8008d68:	7afa      	ldrb	r2, [r7, #11]
 8008d6a:	b292      	uxth	r2, r2
 8008d6c:	3204      	adds	r2, #4
 8008d6e:	b291      	uxth	r1, r2
 8008d70:	f107 0218 	add.w	r2, r7, #24
 8008d74:	4610      	mov	r0, r2
 8008d76:	4798      	blx	r3
  }
}
 8008d78:	bf00      	nop
 8008d7a:	3798      	adds	r7, #152	; 0x98
 8008d7c:	46bd      	mov	sp, r7
 8008d7e:	bd80      	pop	{r7, pc}
 8008d80:	200004a4 	.word	0x200004a4

08008d84 <move_list>:
  * @param  dest_list
  * @param  src_list
  * @retval None
  */
static void move_list(tListNode * dest_list, tListNode * src_list)
{
 8008d84:	b580      	push	{r7, lr}
 8008d86:	b084      	sub	sp, #16
 8008d88:	af00      	add	r7, sp, #0
 8008d8a:	6078      	str	r0, [r7, #4]
 8008d8c:	6039      	str	r1, [r7, #0]
  pListNode tmp_node;
  
  while (!list_is_empty(src_list))
 8008d8e:	e00a      	b.n	8008da6 <move_list+0x22>
  {
    list_remove_tail(src_list, &tmp_node);
 8008d90:	f107 030c 	add.w	r3, r7, #12
 8008d94:	4619      	mov	r1, r3
 8008d96:	6838      	ldr	r0, [r7, #0]
 8008d98:	f000 faea 	bl	8009370 <list_remove_tail>
    list_insert_head(dest_list, tmp_node);
 8008d9c:	68fb      	ldr	r3, [r7, #12]
 8008d9e:	4619      	mov	r1, r3
 8008da0:	6878      	ldr	r0, [r7, #4]
 8008da2:	f000 fa51 	bl	8009248 <list_insert_head>
  while (!list_is_empty(src_list))
 8008da6:	6838      	ldr	r0, [r7, #0]
 8008da8:	f000 fa2c 	bl	8009204 <list_is_empty>
 8008dac:	4603      	mov	r3, r0
 8008dae:	2b00      	cmp	r3, #0
 8008db0:	d0ee      	beq.n	8008d90 <move_list+0xc>
  }
}
 8008db2:	bf00      	nop
 8008db4:	bf00      	nop
 8008db6:	3710      	adds	r7, #16
 8008db8:	46bd      	mov	sp, r7
 8008dba:	bd80      	pop	{r7, pc}

08008dbc <free_event_list>:
  *
  * @param  None
  * @retval None
  */
static void free_event_list(void)
{
 8008dbc:	b580      	push	{r7, lr}
 8008dbe:	b082      	sub	sp, #8
 8008dc0:	af00      	add	r7, sp, #0
  tHciDataPacket * pckt;

  while(list_get_size(&hciReadPktPool) < HCI_READ_PACKET_NUM_MAX/2){
 8008dc2:	e009      	b.n	8008dd8 <free_event_list+0x1c>
    list_remove_head(&hciReadPktRxQueue, (tListNode **)&pckt);    
 8008dc4:	1d3b      	adds	r3, r7, #4
 8008dc6:	4619      	mov	r1, r3
 8008dc8:	4809      	ldr	r0, [pc, #36]	; (8008df0 <free_event_list+0x34>)
 8008dca:	f000 faaa 	bl	8009322 <list_remove_head>
    list_insert_tail(&hciReadPktPool, (tListNode *)pckt);
 8008dce:	687b      	ldr	r3, [r7, #4]
 8008dd0:	4619      	mov	r1, r3
 8008dd2:	4808      	ldr	r0, [pc, #32]	; (8008df4 <free_event_list+0x38>)
 8008dd4:	f000 fa5e 	bl	8009294 <list_insert_tail>
  while(list_get_size(&hciReadPktPool) < HCI_READ_PACKET_NUM_MAX/2){
 8008dd8:	4806      	ldr	r0, [pc, #24]	; (8008df4 <free_event_list+0x38>)
 8008dda:	f000 faf0 	bl	80093be <list_get_size>
 8008dde:	4603      	mov	r3, r0
 8008de0:	2b01      	cmp	r3, #1
 8008de2:	ddef      	ble.n	8008dc4 <free_event_list+0x8>
  }
}
 8008de4:	bf00      	nop
 8008de6:	bf00      	nop
 8008de8:	3708      	adds	r7, #8
 8008dea:	46bd      	mov	sp, r7
 8008dec:	bd80      	pop	{r7, pc}
 8008dee:	bf00      	nop
 8008df0:	200008ec 	.word	0x200008ec
 8008df4:	200008e4 	.word	0x200008e4

08008df8 <hci_init>:

/********************** HCI Transport layer functions *****************************/

void hci_init(void(* UserEvtRx)(void* pData), void* pConf)
{
 8008df8:	b580      	push	{r7, lr}
 8008dfa:	b084      	sub	sp, #16
 8008dfc:	af00      	add	r7, sp, #0
 8008dfe:	6078      	str	r0, [r7, #4]
 8008e00:	6039      	str	r1, [r7, #0]
  uint8_t index;

  if(UserEvtRx != NULL)
 8008e02:	687b      	ldr	r3, [r7, #4]
 8008e04:	2b00      	cmp	r3, #0
 8008e06:	d002      	beq.n	8008e0e <hci_init+0x16>
  {
    hciContext.UserEvtRx = UserEvtRx;
 8008e08:	4a18      	ldr	r2, [pc, #96]	; (8008e6c <hci_init+0x74>)
 8008e0a:	687b      	ldr	r3, [r7, #4]
 8008e0c:	61d3      	str	r3, [r2, #28]
  }
  
  /* Initialize list heads of ready and free hci data packet queues */
  list_init_head(&hciReadPktPool);
 8008e0e:	4818      	ldr	r0, [pc, #96]	; (8008e70 <hci_init+0x78>)
 8008e10:	f000 f9e8 	bl	80091e4 <list_init_head>
  list_init_head(&hciReadPktRxQueue);
 8008e14:	4817      	ldr	r0, [pc, #92]	; (8008e74 <hci_init+0x7c>)
 8008e16:	f000 f9e5 	bl	80091e4 <list_init_head>

  /* Initialize TL BLE layer */
  hci_tl_lowlevel_init();
 8008e1a:	f7f8 fa61 	bl	80012e0 <hci_tl_lowlevel_init>
    
  /* Initialize the queue of free hci data packets */
  for (index = 0; index < HCI_READ_PACKET_NUM_MAX; index++)
 8008e1e:	2300      	movs	r3, #0
 8008e20:	73fb      	strb	r3, [r7, #15]
 8008e22:	e00c      	b.n	8008e3e <hci_init+0x46>
  {
    list_insert_tail(&hciReadPktPool, (tListNode *)&hciReadPacketBuffer[index]);
 8008e24:	7bfb      	ldrb	r3, [r7, #15]
 8008e26:	228c      	movs	r2, #140	; 0x8c
 8008e28:	fb02 f303 	mul.w	r3, r2, r3
 8008e2c:	4a12      	ldr	r2, [pc, #72]	; (8008e78 <hci_init+0x80>)
 8008e2e:	4413      	add	r3, r2
 8008e30:	4619      	mov	r1, r3
 8008e32:	480f      	ldr	r0, [pc, #60]	; (8008e70 <hci_init+0x78>)
 8008e34:	f000 fa2e 	bl	8009294 <list_insert_tail>
  for (index = 0; index < HCI_READ_PACKET_NUM_MAX; index++)
 8008e38:	7bfb      	ldrb	r3, [r7, #15]
 8008e3a:	3301      	adds	r3, #1
 8008e3c:	73fb      	strb	r3, [r7, #15]
 8008e3e:	7bfb      	ldrb	r3, [r7, #15]
 8008e40:	2b04      	cmp	r3, #4
 8008e42:	d9ef      	bls.n	8008e24 <hci_init+0x2c>
  } 
  
  /* Initialize low level driver */
  if (hciContext.io.Init)  hciContext.io.Init(NULL);
 8008e44:	4b09      	ldr	r3, [pc, #36]	; (8008e6c <hci_init+0x74>)
 8008e46:	681b      	ldr	r3, [r3, #0]
 8008e48:	2b00      	cmp	r3, #0
 8008e4a:	d003      	beq.n	8008e54 <hci_init+0x5c>
 8008e4c:	4b07      	ldr	r3, [pc, #28]	; (8008e6c <hci_init+0x74>)
 8008e4e:	681b      	ldr	r3, [r3, #0]
 8008e50:	2000      	movs	r0, #0
 8008e52:	4798      	blx	r3
  if (hciContext.io.Reset) hciContext.io.Reset();
 8008e54:	4b05      	ldr	r3, [pc, #20]	; (8008e6c <hci_init+0x74>)
 8008e56:	689b      	ldr	r3, [r3, #8]
 8008e58:	2b00      	cmp	r3, #0
 8008e5a:	d002      	beq.n	8008e62 <hci_init+0x6a>
 8008e5c:	4b03      	ldr	r3, [pc, #12]	; (8008e6c <hci_init+0x74>)
 8008e5e:	689b      	ldr	r3, [r3, #8]
 8008e60:	4798      	blx	r3
}
 8008e62:	bf00      	nop
 8008e64:	3710      	adds	r7, #16
 8008e66:	46bd      	mov	sp, r7
 8008e68:	bd80      	pop	{r7, pc}
 8008e6a:	bf00      	nop
 8008e6c:	200004a4 	.word	0x200004a4
 8008e70:	200008e4 	.word	0x200008e4
 8008e74:	200008ec 	.word	0x200008ec
 8008e78:	200001e8 	.word	0x200001e8

08008e7c <hci_register_io_bus>:

void hci_register_io_bus(tHciIO* fops)
{
 8008e7c:	b480      	push	{r7}
 8008e7e:	b083      	sub	sp, #12
 8008e80:	af00      	add	r7, sp, #0
 8008e82:	6078      	str	r0, [r7, #4]
  /* Register bus function */
  hciContext.io.Init    = fops->Init; 
 8008e84:	687b      	ldr	r3, [r7, #4]
 8008e86:	681b      	ldr	r3, [r3, #0]
 8008e88:	4a0b      	ldr	r2, [pc, #44]	; (8008eb8 <hci_register_io_bus+0x3c>)
 8008e8a:	6013      	str	r3, [r2, #0]
  hciContext.io.Receive = fops->Receive;  
 8008e8c:	687b      	ldr	r3, [r7, #4]
 8008e8e:	68db      	ldr	r3, [r3, #12]
 8008e90:	4a09      	ldr	r2, [pc, #36]	; (8008eb8 <hci_register_io_bus+0x3c>)
 8008e92:	60d3      	str	r3, [r2, #12]
  hciContext.io.Send    = fops->Send;
 8008e94:	687b      	ldr	r3, [r7, #4]
 8008e96:	691b      	ldr	r3, [r3, #16]
 8008e98:	4a07      	ldr	r2, [pc, #28]	; (8008eb8 <hci_register_io_bus+0x3c>)
 8008e9a:	6113      	str	r3, [r2, #16]
  hciContext.io.GetTick = fops->GetTick;
 8008e9c:	687b      	ldr	r3, [r7, #4]
 8008e9e:	699b      	ldr	r3, [r3, #24]
 8008ea0:	4a05      	ldr	r2, [pc, #20]	; (8008eb8 <hci_register_io_bus+0x3c>)
 8008ea2:	6193      	str	r3, [r2, #24]
  hciContext.io.Reset   = fops->Reset;
 8008ea4:	687b      	ldr	r3, [r7, #4]
 8008ea6:	689b      	ldr	r3, [r3, #8]
 8008ea8:	4a03      	ldr	r2, [pc, #12]	; (8008eb8 <hci_register_io_bus+0x3c>)
 8008eaa:	6093      	str	r3, [r2, #8]
}
 8008eac:	bf00      	nop
 8008eae:	370c      	adds	r7, #12
 8008eb0:	46bd      	mov	sp, r7
 8008eb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008eb6:	4770      	bx	lr
 8008eb8:	200004a4 	.word	0x200004a4

08008ebc <hci_send_req>:

int hci_send_req(struct hci_request* r, BOOL async)
{
 8008ebc:	b580      	push	{r7, lr}
 8008ebe:	b08e      	sub	sp, #56	; 0x38
 8008ec0:	af00      	add	r7, sp, #0
 8008ec2:	6078      	str	r0, [r7, #4]
 8008ec4:	460b      	mov	r3, r1
 8008ec6:	70fb      	strb	r3, [r7, #3]
  uint8_t *ptr;
  uint16_t opcode = htobs(cmd_opcode_pack(r->ogf, r->ocf));
 8008ec8:	687b      	ldr	r3, [r7, #4]
 8008eca:	885b      	ldrh	r3, [r3, #2]
 8008ecc:	b21b      	sxth	r3, r3
 8008ece:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8008ed2:	b21a      	sxth	r2, r3
 8008ed4:	687b      	ldr	r3, [r7, #4]
 8008ed6:	881b      	ldrh	r3, [r3, #0]
 8008ed8:	029b      	lsls	r3, r3, #10
 8008eda:	b21b      	sxth	r3, r3
 8008edc:	4313      	orrs	r3, r2
 8008ede:	b21b      	sxth	r3, r3
 8008ee0:	86fb      	strh	r3, [r7, #54]	; 0x36
  hci_event_pckt *event_pckt;
  hci_uart_pckt *hci_hdr;

  tHciDataPacket * hciReadPacket = NULL;
 8008ee2:	2300      	movs	r3, #0
 8008ee4:	613b      	str	r3, [r7, #16]
  tListNode hciTempQueue;
  
  list_init_head(&hciTempQueue);
 8008ee6:	f107 0308 	add.w	r3, r7, #8
 8008eea:	4618      	mov	r0, r3
 8008eec:	f000 f97a 	bl	80091e4 <list_init_head>

  free_event_list();
 8008ef0:	f7ff ff64 	bl	8008dbc <free_event_list>
  
  send_cmd(r->ogf, r->ocf, r->clen, r->cparam);
 8008ef4:	687b      	ldr	r3, [r7, #4]
 8008ef6:	8818      	ldrh	r0, [r3, #0]
 8008ef8:	687b      	ldr	r3, [r7, #4]
 8008efa:	8859      	ldrh	r1, [r3, #2]
 8008efc:	687b      	ldr	r3, [r7, #4]
 8008efe:	68db      	ldr	r3, [r3, #12]
 8008f00:	b2da      	uxtb	r2, r3
 8008f02:	687b      	ldr	r3, [r7, #4]
 8008f04:	689b      	ldr	r3, [r3, #8]
 8008f06:	f7ff fefd 	bl	8008d04 <send_cmd>
  
  if (async)
 8008f0a:	78fb      	ldrb	r3, [r7, #3]
 8008f0c:	2b00      	cmp	r3, #0
 8008f0e:	d001      	beq.n	8008f14 <hci_send_req+0x58>
  {
    return 0;
 8008f10:	2300      	movs	r3, #0
 8008f12:	e0e5      	b.n	80090e0 <hci_send_req+0x224>
    evt_cmd_complete  *cc;
    evt_cmd_status    *cs;
    evt_le_meta_event *me;
    uint32_t len;
    
    uint32_t tickstart = HAL_GetTick();
 8008f14:	f7f9 fdb8 	bl	8002a88 <HAL_GetTick>
 8008f18:	6338      	str	r0, [r7, #48]	; 0x30
      
    while (1)
    {
      if ((HAL_GetTick() - tickstart) > HCI_DEFAULT_TIMEOUT_MS)
 8008f1a:	f7f9 fdb5 	bl	8002a88 <HAL_GetTick>
 8008f1e:	4602      	mov	r2, r0
 8008f20:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008f22:	1ad3      	subs	r3, r2, r3
 8008f24:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8008f28:	f200 80b6 	bhi.w	8009098 <hci_send_req+0x1dc>
      {
        goto failed;
      }
      
      if (!list_is_empty(&hciReadPktRxQueue)) 
 8008f2c:	486e      	ldr	r0, [pc, #440]	; (80090e8 <hci_send_req+0x22c>)
 8008f2e:	f000 f969 	bl	8009204 <list_is_empty>
 8008f32:	4603      	mov	r3, r0
 8008f34:	2b00      	cmp	r3, #0
 8008f36:	d000      	beq.n	8008f3a <hci_send_req+0x7e>
      if ((HAL_GetTick() - tickstart) > HCI_DEFAULT_TIMEOUT_MS)
 8008f38:	e7ef      	b.n	8008f1a <hci_send_req+0x5e>
      {
        break;
 8008f3a:	bf00      	nop
      }
    }
    
    /* Extract packet from HCI event queue. */
    list_remove_head(&hciReadPktRxQueue, (tListNode **)&hciReadPacket);    
 8008f3c:	f107 0310 	add.w	r3, r7, #16
 8008f40:	4619      	mov	r1, r3
 8008f42:	4869      	ldr	r0, [pc, #420]	; (80090e8 <hci_send_req+0x22c>)
 8008f44:	f000 f9ed 	bl	8009322 <list_remove_head>
    
    hci_hdr = (void *)hciReadPacket->dataBuff;
 8008f48:	693b      	ldr	r3, [r7, #16]
 8008f4a:	3308      	adds	r3, #8
 8008f4c:	62fb      	str	r3, [r7, #44]	; 0x2c

    if (hci_hdr->type == HCI_EVENT_PKT)
 8008f4e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008f50:	781b      	ldrb	r3, [r3, #0]
 8008f52:	2b04      	cmp	r3, #4
 8008f54:	d17b      	bne.n	800904e <hci_send_req+0x192>
    {
      event_pckt = (void *)(hci_hdr->data);
 8008f56:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008f58:	3301      	adds	r3, #1
 8008f5a:	62bb      	str	r3, [r7, #40]	; 0x28
    
      ptr = hciReadPacket->dataBuff + (1 + HCI_EVENT_HDR_SIZE);
 8008f5c:	693b      	ldr	r3, [r7, #16]
 8008f5e:	3308      	adds	r3, #8
 8008f60:	3303      	adds	r3, #3
 8008f62:	627b      	str	r3, [r7, #36]	; 0x24
      len = hciReadPacket->data_len - (1 + HCI_EVENT_HDR_SIZE);
 8008f64:	693b      	ldr	r3, [r7, #16]
 8008f66:	f893 3088 	ldrb.w	r3, [r3, #136]	; 0x88
 8008f6a:	3b03      	subs	r3, #3
 8008f6c:	623b      	str	r3, [r7, #32]
    
      switch (event_pckt->evt) 
 8008f6e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008f70:	781b      	ldrb	r3, [r3, #0]
 8008f72:	2b3e      	cmp	r3, #62	; 0x3e
 8008f74:	d04d      	beq.n	8009012 <hci_send_req+0x156>
 8008f76:	2b3e      	cmp	r3, #62	; 0x3e
 8008f78:	dc6b      	bgt.n	8009052 <hci_send_req+0x196>
 8008f7a:	2b10      	cmp	r3, #16
 8008f7c:	f000 808e 	beq.w	800909c <hci_send_req+0x1e0>
 8008f80:	2b10      	cmp	r3, #16
 8008f82:	dc66      	bgt.n	8009052 <hci_send_req+0x196>
 8008f84:	2b0e      	cmp	r3, #14
 8008f86:	d024      	beq.n	8008fd2 <hci_send_req+0x116>
 8008f88:	2b0f      	cmp	r3, #15
 8008f8a:	d162      	bne.n	8009052 <hci_send_req+0x196>
      {      
      case EVT_CMD_STATUS:
        cs = (void *) ptr;
 8008f8c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008f8e:	61bb      	str	r3, [r7, #24]
        
        if (cs->opcode != opcode)
 8008f90:	69bb      	ldr	r3, [r7, #24]
 8008f92:	885b      	ldrh	r3, [r3, #2]
 8008f94:	b29b      	uxth	r3, r3
 8008f96:	8efa      	ldrh	r2, [r7, #54]	; 0x36
 8008f98:	429a      	cmp	r2, r3
 8008f9a:	f040 8081 	bne.w	80090a0 <hci_send_req+0x1e4>
          goto failed;
        
        if (r->event != EVT_CMD_STATUS) {
 8008f9e:	687b      	ldr	r3, [r7, #4]
 8008fa0:	685b      	ldr	r3, [r3, #4]
 8008fa2:	2b0f      	cmp	r3, #15
 8008fa4:	d004      	beq.n	8008fb0 <hci_send_req+0xf4>
          if (cs->status) {
 8008fa6:	69bb      	ldr	r3, [r7, #24]
 8008fa8:	781b      	ldrb	r3, [r3, #0]
 8008faa:	2b00      	cmp	r3, #0
 8008fac:	d053      	beq.n	8009056 <hci_send_req+0x19a>
            goto failed;
 8008fae:	e07a      	b.n	80090a6 <hci_send_req+0x1ea>
          }
          break;
        }

        r->rlen = MIN(len, r->rlen);
 8008fb0:	687b      	ldr	r3, [r7, #4]
 8008fb2:	695a      	ldr	r2, [r3, #20]
 8008fb4:	6a3b      	ldr	r3, [r7, #32]
 8008fb6:	429a      	cmp	r2, r3
 8008fb8:	bf28      	it	cs
 8008fba:	461a      	movcs	r2, r3
 8008fbc:	687b      	ldr	r3, [r7, #4]
 8008fbe:	615a      	str	r2, [r3, #20]
        BLUENRG_memcpy(r->rparam, ptr, r->rlen);
 8008fc0:	687b      	ldr	r3, [r7, #4]
 8008fc2:	6918      	ldr	r0, [r3, #16]
 8008fc4:	687b      	ldr	r3, [r7, #4]
 8008fc6:	695b      	ldr	r3, [r3, #20]
 8008fc8:	461a      	mov	r2, r3
 8008fca:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8008fcc:	f000 fc17 	bl	80097fe <memcpy>
        goto done;
 8008fd0:	e07a      	b.n	80090c8 <hci_send_req+0x20c>
      
      case EVT_CMD_COMPLETE:
        cc = (void *) ptr;
 8008fd2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008fd4:	617b      	str	r3, [r7, #20]
      
        if (cc->opcode != opcode)
 8008fd6:	697b      	ldr	r3, [r7, #20]
 8008fd8:	f8b3 3001 	ldrh.w	r3, [r3, #1]
 8008fdc:	b29b      	uxth	r3, r3
 8008fde:	8efa      	ldrh	r2, [r7, #54]	; 0x36
 8008fe0:	429a      	cmp	r2, r3
 8008fe2:	d15f      	bne.n	80090a4 <hci_send_req+0x1e8>
          goto failed;
      
        ptr += EVT_CMD_COMPLETE_SIZE;
 8008fe4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008fe6:	3303      	adds	r3, #3
 8008fe8:	627b      	str	r3, [r7, #36]	; 0x24
        len -= EVT_CMD_COMPLETE_SIZE;
 8008fea:	6a3b      	ldr	r3, [r7, #32]
 8008fec:	3b03      	subs	r3, #3
 8008fee:	623b      	str	r3, [r7, #32]
      
        r->rlen = MIN(len, r->rlen);
 8008ff0:	687b      	ldr	r3, [r7, #4]
 8008ff2:	695a      	ldr	r2, [r3, #20]
 8008ff4:	6a3b      	ldr	r3, [r7, #32]
 8008ff6:	429a      	cmp	r2, r3
 8008ff8:	bf28      	it	cs
 8008ffa:	461a      	movcs	r2, r3
 8008ffc:	687b      	ldr	r3, [r7, #4]
 8008ffe:	615a      	str	r2, [r3, #20]
        BLUENRG_memcpy(r->rparam, ptr, r->rlen);
 8009000:	687b      	ldr	r3, [r7, #4]
 8009002:	6918      	ldr	r0, [r3, #16]
 8009004:	687b      	ldr	r3, [r7, #4]
 8009006:	695b      	ldr	r3, [r3, #20]
 8009008:	461a      	mov	r2, r3
 800900a:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800900c:	f000 fbf7 	bl	80097fe <memcpy>
        goto done;
 8009010:	e05a      	b.n	80090c8 <hci_send_req+0x20c>
      
      case EVT_LE_META_EVENT:
        me = (void *) ptr;
 8009012:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009014:	61fb      	str	r3, [r7, #28]
      
        if (me->subevent != r->event)
 8009016:	69fb      	ldr	r3, [r7, #28]
 8009018:	781b      	ldrb	r3, [r3, #0]
 800901a:	461a      	mov	r2, r3
 800901c:	687b      	ldr	r3, [r7, #4]
 800901e:	685b      	ldr	r3, [r3, #4]
 8009020:	429a      	cmp	r2, r3
 8009022:	d11a      	bne.n	800905a <hci_send_req+0x19e>
          break;
      
        len -= 1;
 8009024:	6a3b      	ldr	r3, [r7, #32]
 8009026:	3b01      	subs	r3, #1
 8009028:	623b      	str	r3, [r7, #32]
        r->rlen = MIN(len, r->rlen);
 800902a:	687b      	ldr	r3, [r7, #4]
 800902c:	695a      	ldr	r2, [r3, #20]
 800902e:	6a3b      	ldr	r3, [r7, #32]
 8009030:	429a      	cmp	r2, r3
 8009032:	bf28      	it	cs
 8009034:	461a      	movcs	r2, r3
 8009036:	687b      	ldr	r3, [r7, #4]
 8009038:	615a      	str	r2, [r3, #20]
        BLUENRG_memcpy(r->rparam, me->data, r->rlen);
 800903a:	687b      	ldr	r3, [r7, #4]
 800903c:	6918      	ldr	r0, [r3, #16]
 800903e:	69fb      	ldr	r3, [r7, #28]
 8009040:	1c59      	adds	r1, r3, #1
 8009042:	687b      	ldr	r3, [r7, #4]
 8009044:	695b      	ldr	r3, [r3, #20]
 8009046:	461a      	mov	r2, r3
 8009048:	f000 fbd9 	bl	80097fe <memcpy>
        goto done;
 800904c:	e03c      	b.n	80090c8 <hci_send_req+0x20c>
        goto failed;
      
      default:      
        break;
      }
    }
 800904e:	bf00      	nop
 8009050:	e004      	b.n	800905c <hci_send_req+0x1a0>
        break;
 8009052:	bf00      	nop
 8009054:	e002      	b.n	800905c <hci_send_req+0x1a0>
          break;
 8009056:	bf00      	nop
 8009058:	e000      	b.n	800905c <hci_send_req+0x1a0>
          break;
 800905a:	bf00      	nop
    
    /* If there are no more packets to be processed, be sure there is at list one
       packet in the pool to process the expected event.
       If no free packets are available, discard the processed event and insert it
       into the pool. */
    if (list_is_empty(&hciReadPktPool) && list_is_empty(&hciReadPktRxQueue)) {
 800905c:	4823      	ldr	r0, [pc, #140]	; (80090ec <hci_send_req+0x230>)
 800905e:	f000 f8d1 	bl	8009204 <list_is_empty>
 8009062:	4603      	mov	r3, r0
 8009064:	2b00      	cmp	r3, #0
 8009066:	d00d      	beq.n	8009084 <hci_send_req+0x1c8>
 8009068:	481f      	ldr	r0, [pc, #124]	; (80090e8 <hci_send_req+0x22c>)
 800906a:	f000 f8cb 	bl	8009204 <list_is_empty>
 800906e:	4603      	mov	r3, r0
 8009070:	2b00      	cmp	r3, #0
 8009072:	d007      	beq.n	8009084 <hci_send_req+0x1c8>
      list_insert_tail(&hciReadPktPool, (tListNode *)hciReadPacket);
 8009074:	693b      	ldr	r3, [r7, #16]
 8009076:	4619      	mov	r1, r3
 8009078:	481c      	ldr	r0, [pc, #112]	; (80090ec <hci_send_req+0x230>)
 800907a:	f000 f90b 	bl	8009294 <list_insert_tail>
      hciReadPacket=NULL;
 800907e:	2300      	movs	r3, #0
 8009080:	613b      	str	r3, [r7, #16]
 8009082:	e008      	b.n	8009096 <hci_send_req+0x1da>
    else {
      /* Insert the packet in a different queue. These packets will be
      inserted back in the main queue just before exiting from send_req(), so that
      these events can be processed by the application.
    */
    list_insert_tail(&hciTempQueue, (tListNode *)hciReadPacket);
 8009084:	693a      	ldr	r2, [r7, #16]
 8009086:	f107 0308 	add.w	r3, r7, #8
 800908a:	4611      	mov	r1, r2
 800908c:	4618      	mov	r0, r3
 800908e:	f000 f901 	bl	8009294 <list_insert_tail>
      hciReadPacket=NULL;
 8009092:	2300      	movs	r3, #0
 8009094:	613b      	str	r3, [r7, #16]
  {
 8009096:	e73d      	b.n	8008f14 <hci_send_req+0x58>
        goto failed;
 8009098:	bf00      	nop
 800909a:	e004      	b.n	80090a6 <hci_send_req+0x1ea>
        goto failed;
 800909c:	bf00      	nop
 800909e:	e002      	b.n	80090a6 <hci_send_req+0x1ea>
          goto failed;
 80090a0:	bf00      	nop
 80090a2:	e000      	b.n	80090a6 <hci_send_req+0x1ea>
          goto failed;
 80090a4:	bf00      	nop
    }
  }
  
failed: 
  if (hciReadPacket!=NULL) {
 80090a6:	693b      	ldr	r3, [r7, #16]
 80090a8:	2b00      	cmp	r3, #0
 80090aa:	d004      	beq.n	80090b6 <hci_send_req+0x1fa>
    list_insert_head(&hciReadPktPool, (tListNode *)hciReadPacket);
 80090ac:	693b      	ldr	r3, [r7, #16]
 80090ae:	4619      	mov	r1, r3
 80090b0:	480e      	ldr	r0, [pc, #56]	; (80090ec <hci_send_req+0x230>)
 80090b2:	f000 f8c9 	bl	8009248 <list_insert_head>
  }
  move_list(&hciReadPktRxQueue, &hciTempQueue);
 80090b6:	f107 0308 	add.w	r3, r7, #8
 80090ba:	4619      	mov	r1, r3
 80090bc:	480a      	ldr	r0, [pc, #40]	; (80090e8 <hci_send_req+0x22c>)
 80090be:	f7ff fe61 	bl	8008d84 <move_list>

  return -1;
 80090c2:	f04f 33ff 	mov.w	r3, #4294967295
 80090c6:	e00b      	b.n	80090e0 <hci_send_req+0x224>
  
done:
  /* Insert the packet back into the pool.*/
  list_insert_head(&hciReadPktPool, (tListNode *)hciReadPacket); 
 80090c8:	693b      	ldr	r3, [r7, #16]
 80090ca:	4619      	mov	r1, r3
 80090cc:	4807      	ldr	r0, [pc, #28]	; (80090ec <hci_send_req+0x230>)
 80090ce:	f000 f8bb 	bl	8009248 <list_insert_head>
  move_list(&hciReadPktRxQueue, &hciTempQueue);
 80090d2:	f107 0308 	add.w	r3, r7, #8
 80090d6:	4619      	mov	r1, r3
 80090d8:	4803      	ldr	r0, [pc, #12]	; (80090e8 <hci_send_req+0x22c>)
 80090da:	f7ff fe53 	bl	8008d84 <move_list>

  return 0;
 80090de:	2300      	movs	r3, #0
}
 80090e0:	4618      	mov	r0, r3
 80090e2:	3738      	adds	r7, #56	; 0x38
 80090e4:	46bd      	mov	sp, r7
 80090e6:	bd80      	pop	{r7, pc}
 80090e8:	200008ec 	.word	0x200008ec
 80090ec:	200008e4 	.word	0x200008e4

080090f0 <hci_user_evt_proc>:

void hci_user_evt_proc(void)
{
 80090f0:	b580      	push	{r7, lr}
 80090f2:	b082      	sub	sp, #8
 80090f4:	af00      	add	r7, sp, #0
  tHciDataPacket * hciReadPacket = NULL;
 80090f6:	2300      	movs	r3, #0
 80090f8:	607b      	str	r3, [r7, #4]
     
  /* process any pending events read */
  while (list_is_empty(&hciReadPktRxQueue) == FALSE)
 80090fa:	e013      	b.n	8009124 <hci_user_evt_proc+0x34>
  {
    list_remove_head (&hciReadPktRxQueue, (tListNode **)&hciReadPacket);
 80090fc:	1d3b      	adds	r3, r7, #4
 80090fe:	4619      	mov	r1, r3
 8009100:	480e      	ldr	r0, [pc, #56]	; (800913c <hci_user_evt_proc+0x4c>)
 8009102:	f000 f90e 	bl	8009322 <list_remove_head>

    if (hciContext.UserEvtRx != NULL)
 8009106:	4b0e      	ldr	r3, [pc, #56]	; (8009140 <hci_user_evt_proc+0x50>)
 8009108:	69db      	ldr	r3, [r3, #28]
 800910a:	2b00      	cmp	r3, #0
 800910c:	d005      	beq.n	800911a <hci_user_evt_proc+0x2a>
    {
      hciContext.UserEvtRx(hciReadPacket->dataBuff);
 800910e:	4b0c      	ldr	r3, [pc, #48]	; (8009140 <hci_user_evt_proc+0x50>)
 8009110:	69db      	ldr	r3, [r3, #28]
 8009112:	687a      	ldr	r2, [r7, #4]
 8009114:	3208      	adds	r2, #8
 8009116:	4610      	mov	r0, r2
 8009118:	4798      	blx	r3
    }

    list_insert_tail(&hciReadPktPool, (tListNode *)hciReadPacket);
 800911a:	687b      	ldr	r3, [r7, #4]
 800911c:	4619      	mov	r1, r3
 800911e:	4809      	ldr	r0, [pc, #36]	; (8009144 <hci_user_evt_proc+0x54>)
 8009120:	f000 f8b8 	bl	8009294 <list_insert_tail>
  while (list_is_empty(&hciReadPktRxQueue) == FALSE)
 8009124:	4805      	ldr	r0, [pc, #20]	; (800913c <hci_user_evt_proc+0x4c>)
 8009126:	f000 f86d 	bl	8009204 <list_is_empty>
 800912a:	4603      	mov	r3, r0
 800912c:	2b00      	cmp	r3, #0
 800912e:	d0e5      	beq.n	80090fc <hci_user_evt_proc+0xc>
  }
}
 8009130:	bf00      	nop
 8009132:	bf00      	nop
 8009134:	3708      	adds	r7, #8
 8009136:	46bd      	mov	sp, r7
 8009138:	bd80      	pop	{r7, pc}
 800913a:	bf00      	nop
 800913c:	200008ec 	.word	0x200008ec
 8009140:	200004a4 	.word	0x200004a4
 8009144:	200008e4 	.word	0x200008e4

08009148 <hci_notify_asynch_evt>:

int32_t hci_notify_asynch_evt(void* pdata)
{
 8009148:	b580      	push	{r7, lr}
 800914a:	b086      	sub	sp, #24
 800914c:	af00      	add	r7, sp, #0
 800914e:	6078      	str	r0, [r7, #4]
  tHciDataPacket * hciReadPacket = NULL;
 8009150:	2300      	movs	r3, #0
 8009152:	60fb      	str	r3, [r7, #12]
  uint8_t data_len;
  
  int32_t ret = 0;
 8009154:	2300      	movs	r3, #0
 8009156:	617b      	str	r3, [r7, #20]
  
  if (list_is_empty (&hciReadPktPool) == FALSE)
 8009158:	481f      	ldr	r0, [pc, #124]	; (80091d8 <hci_notify_asynch_evt+0x90>)
 800915a:	f000 f853 	bl	8009204 <list_is_empty>
 800915e:	4603      	mov	r3, r0
 8009160:	2b00      	cmp	r3, #0
 8009162:	d132      	bne.n	80091ca <hci_notify_asynch_evt+0x82>
  {
    /* Queuing a packet to read */
    list_remove_head (&hciReadPktPool, (tListNode **)&hciReadPacket);
 8009164:	f107 030c 	add.w	r3, r7, #12
 8009168:	4619      	mov	r1, r3
 800916a:	481b      	ldr	r0, [pc, #108]	; (80091d8 <hci_notify_asynch_evt+0x90>)
 800916c:	f000 f8d9 	bl	8009322 <list_remove_head>
    
    if (hciContext.io.Receive)
 8009170:	4b1a      	ldr	r3, [pc, #104]	; (80091dc <hci_notify_asynch_evt+0x94>)
 8009172:	68db      	ldr	r3, [r3, #12]
 8009174:	2b00      	cmp	r3, #0
 8009176:	d02a      	beq.n	80091ce <hci_notify_asynch_evt+0x86>
    {
      data_len = hciContext.io.Receive(hciReadPacket->dataBuff, HCI_READ_PACKET_SIZE);
 8009178:	4b18      	ldr	r3, [pc, #96]	; (80091dc <hci_notify_asynch_evt+0x94>)
 800917a:	68db      	ldr	r3, [r3, #12]
 800917c:	68fa      	ldr	r2, [r7, #12]
 800917e:	3208      	adds	r2, #8
 8009180:	2180      	movs	r1, #128	; 0x80
 8009182:	4610      	mov	r0, r2
 8009184:	4798      	blx	r3
 8009186:	4603      	mov	r3, r0
 8009188:	74fb      	strb	r3, [r7, #19]
      if (data_len > 0)
 800918a:	7cfb      	ldrb	r3, [r7, #19]
 800918c:	2b00      	cmp	r3, #0
 800918e:	d016      	beq.n	80091be <hci_notify_asynch_evt+0x76>
      {                    
        hciReadPacket->data_len = data_len;
 8009190:	68fb      	ldr	r3, [r7, #12]
 8009192:	7cfa      	ldrb	r2, [r7, #19]
 8009194:	f883 2088 	strb.w	r2, [r3, #136]	; 0x88
        if (verify_packet(hciReadPacket) == 0)
 8009198:	68fb      	ldr	r3, [r7, #12]
 800919a:	4618      	mov	r0, r3
 800919c:	f7ff fd91 	bl	8008cc2 <verify_packet>
 80091a0:	4603      	mov	r3, r0
 80091a2:	2b00      	cmp	r3, #0
 80091a4:	d105      	bne.n	80091b2 <hci_notify_asynch_evt+0x6a>
          list_insert_tail(&hciReadPktRxQueue, (tListNode *)hciReadPacket);
 80091a6:	68fb      	ldr	r3, [r7, #12]
 80091a8:	4619      	mov	r1, r3
 80091aa:	480d      	ldr	r0, [pc, #52]	; (80091e0 <hci_notify_asynch_evt+0x98>)
 80091ac:	f000 f872 	bl	8009294 <list_insert_tail>
 80091b0:	e00d      	b.n	80091ce <hci_notify_asynch_evt+0x86>
        else
          list_insert_head(&hciReadPktPool, (tListNode *)hciReadPacket);          
 80091b2:	68fb      	ldr	r3, [r7, #12]
 80091b4:	4619      	mov	r1, r3
 80091b6:	4808      	ldr	r0, [pc, #32]	; (80091d8 <hci_notify_asynch_evt+0x90>)
 80091b8:	f000 f846 	bl	8009248 <list_insert_head>
 80091bc:	e007      	b.n	80091ce <hci_notify_asynch_evt+0x86>
      }
      else 
      {
        /* Insert the packet back into the pool*/
        list_insert_head(&hciReadPktPool, (tListNode *)hciReadPacket);
 80091be:	68fb      	ldr	r3, [r7, #12]
 80091c0:	4619      	mov	r1, r3
 80091c2:	4805      	ldr	r0, [pc, #20]	; (80091d8 <hci_notify_asynch_evt+0x90>)
 80091c4:	f000 f840 	bl	8009248 <list_insert_head>
 80091c8:	e001      	b.n	80091ce <hci_notify_asynch_evt+0x86>
      }
    }
  }
  else 
  {
    ret = 1;
 80091ca:	2301      	movs	r3, #1
 80091cc:	617b      	str	r3, [r7, #20]
  }
  return ret;
 80091ce:	697b      	ldr	r3, [r7, #20]

}
 80091d0:	4618      	mov	r0, r3
 80091d2:	3718      	adds	r7, #24
 80091d4:	46bd      	mov	sp, r7
 80091d6:	bd80      	pop	{r7, pc}
 80091d8:	200008e4 	.word	0x200008e4
 80091dc:	200004a4 	.word	0x200004a4
 80091e0:	200008ec 	.word	0x200008ec

080091e4 <list_init_head>:

/******************************************************************************
 * Function Definitions 
******************************************************************************/
void list_init_head (tListNode * listHead)
{
 80091e4:	b480      	push	{r7}
 80091e6:	b083      	sub	sp, #12
 80091e8:	af00      	add	r7, sp, #0
 80091ea:	6078      	str	r0, [r7, #4]
  listHead->next = listHead;
 80091ec:	687b      	ldr	r3, [r7, #4]
 80091ee:	687a      	ldr	r2, [r7, #4]
 80091f0:	601a      	str	r2, [r3, #0]
  listHead->prev = listHead;	
 80091f2:	687b      	ldr	r3, [r7, #4]
 80091f4:	687a      	ldr	r2, [r7, #4]
 80091f6:	605a      	str	r2, [r3, #4]
}
 80091f8:	bf00      	nop
 80091fa:	370c      	adds	r7, #12
 80091fc:	46bd      	mov	sp, r7
 80091fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009202:	4770      	bx	lr

08009204 <list_is_empty>:

uint8_t list_is_empty (tListNode * listHead)
{
 8009204:	b480      	push	{r7}
 8009206:	b087      	sub	sp, #28
 8009208:	af00      	add	r7, sp, #0
 800920a:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800920c:	f3ef 8310 	mrs	r3, PRIMASK
 8009210:	60fb      	str	r3, [r7, #12]
  return(result);
 8009212:	68fb      	ldr	r3, [r7, #12]
  uint8_t return_value;
  
  uint32_t uwPRIMASK_Bit;
  uwPRIMASK_Bit = __get_PRIMASK();  /**< backup PRIMASK bit */
 8009214:	613b      	str	r3, [r7, #16]
  __ASM volatile ("cpsid i" : : : "memory");
 8009216:	b672      	cpsid	i
}
 8009218:	bf00      	nop
  __disable_irq();                  /**< Disable all interrupts by setting PRIMASK bit on Cortex*/
   
  if(listHead->next == listHead)
 800921a:	687b      	ldr	r3, [r7, #4]
 800921c:	681b      	ldr	r3, [r3, #0]
 800921e:	687a      	ldr	r2, [r7, #4]
 8009220:	429a      	cmp	r2, r3
 8009222:	d102      	bne.n	800922a <list_is_empty+0x26>
  {
    return_value = 1;
 8009224:	2301      	movs	r3, #1
 8009226:	75fb      	strb	r3, [r7, #23]
 8009228:	e001      	b.n	800922e <list_is_empty+0x2a>
  }
  else
  {
    return_value = 0;
 800922a:	2300      	movs	r3, #0
 800922c:	75fb      	strb	r3, [r7, #23]
 800922e:	693b      	ldr	r3, [r7, #16]
 8009230:	60bb      	str	r3, [r7, #8]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8009232:	68bb      	ldr	r3, [r7, #8]
 8009234:	f383 8810 	msr	PRIMASK, r3
}
 8009238:	bf00      	nop
  }
  
  __set_PRIMASK(uwPRIMASK_Bit);     /**< Restore PRIMASK bit*/
  
  return return_value;
 800923a:	7dfb      	ldrb	r3, [r7, #23]
}
 800923c:	4618      	mov	r0, r3
 800923e:	371c      	adds	r7, #28
 8009240:	46bd      	mov	sp, r7
 8009242:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009246:	4770      	bx	lr

08009248 <list_insert_head>:

void list_insert_head (tListNode * listHead, tListNode * node)
{
 8009248:	b480      	push	{r7}
 800924a:	b087      	sub	sp, #28
 800924c:	af00      	add	r7, sp, #0
 800924e:	6078      	str	r0, [r7, #4]
 8009250:	6039      	str	r1, [r7, #0]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8009252:	f3ef 8310 	mrs	r3, PRIMASK
 8009256:	60fb      	str	r3, [r7, #12]
  return(result);
 8009258:	68fb      	ldr	r3, [r7, #12]
  uint32_t uwPRIMASK_Bit;
  uwPRIMASK_Bit = __get_PRIMASK();  /**< backup PRIMASK bit */
 800925a:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 800925c:	b672      	cpsid	i
}
 800925e:	bf00      	nop
  __disable_irq();                  /**< Disable all interrupts by setting PRIMASK bit on Cortex*/
  
  node->next = listHead->next;
 8009260:	687b      	ldr	r3, [r7, #4]
 8009262:	681a      	ldr	r2, [r3, #0]
 8009264:	683b      	ldr	r3, [r7, #0]
 8009266:	601a      	str	r2, [r3, #0]
  node->prev = listHead;
 8009268:	683b      	ldr	r3, [r7, #0]
 800926a:	687a      	ldr	r2, [r7, #4]
 800926c:	605a      	str	r2, [r3, #4]
  listHead->next = node;
 800926e:	687b      	ldr	r3, [r7, #4]
 8009270:	683a      	ldr	r2, [r7, #0]
 8009272:	601a      	str	r2, [r3, #0]
  (node->next)->prev = node;
 8009274:	683b      	ldr	r3, [r7, #0]
 8009276:	681b      	ldr	r3, [r3, #0]
 8009278:	683a      	ldr	r2, [r7, #0]
 800927a:	605a      	str	r2, [r3, #4]
 800927c:	697b      	ldr	r3, [r7, #20]
 800927e:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8009280:	693b      	ldr	r3, [r7, #16]
 8009282:	f383 8810 	msr	PRIMASK, r3
}
 8009286:	bf00      	nop
  
  __set_PRIMASK(uwPRIMASK_Bit);     /**< Restore PRIMASK bit*/
}
 8009288:	bf00      	nop
 800928a:	371c      	adds	r7, #28
 800928c:	46bd      	mov	sp, r7
 800928e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009292:	4770      	bx	lr

08009294 <list_insert_tail>:

void list_insert_tail (tListNode * listHead, tListNode * node)
{
 8009294:	b480      	push	{r7}
 8009296:	b087      	sub	sp, #28
 8009298:	af00      	add	r7, sp, #0
 800929a:	6078      	str	r0, [r7, #4]
 800929c:	6039      	str	r1, [r7, #0]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800929e:	f3ef 8310 	mrs	r3, PRIMASK
 80092a2:	60fb      	str	r3, [r7, #12]
  return(result);
 80092a4:	68fb      	ldr	r3, [r7, #12]
  uint32_t uwPRIMASK_Bit;
  uwPRIMASK_Bit = __get_PRIMASK();  /**< backup PRIMASK bit */
 80092a6:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 80092a8:	b672      	cpsid	i
}
 80092aa:	bf00      	nop
  __disable_irq();                  /**< Disable all interrupts by setting PRIMASK bit on Cortex*/
  
  node->next = listHead;
 80092ac:	683b      	ldr	r3, [r7, #0]
 80092ae:	687a      	ldr	r2, [r7, #4]
 80092b0:	601a      	str	r2, [r3, #0]
  node->prev = listHead->prev;
 80092b2:	687b      	ldr	r3, [r7, #4]
 80092b4:	685a      	ldr	r2, [r3, #4]
 80092b6:	683b      	ldr	r3, [r7, #0]
 80092b8:	605a      	str	r2, [r3, #4]
  listHead->prev = node;
 80092ba:	687b      	ldr	r3, [r7, #4]
 80092bc:	683a      	ldr	r2, [r7, #0]
 80092be:	605a      	str	r2, [r3, #4]
  (node->prev)->next = node;
 80092c0:	683b      	ldr	r3, [r7, #0]
 80092c2:	685b      	ldr	r3, [r3, #4]
 80092c4:	683a      	ldr	r2, [r7, #0]
 80092c6:	601a      	str	r2, [r3, #0]
 80092c8:	697b      	ldr	r3, [r7, #20]
 80092ca:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80092cc:	693b      	ldr	r3, [r7, #16]
 80092ce:	f383 8810 	msr	PRIMASK, r3
}
 80092d2:	bf00      	nop
  
  __set_PRIMASK(uwPRIMASK_Bit);     /**< Restore PRIMASK bit*/
}
 80092d4:	bf00      	nop
 80092d6:	371c      	adds	r7, #28
 80092d8:	46bd      	mov	sp, r7
 80092da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80092de:	4770      	bx	lr

080092e0 <list_remove_node>:

void list_remove_node (tListNode * node)
{
 80092e0:	b480      	push	{r7}
 80092e2:	b087      	sub	sp, #28
 80092e4:	af00      	add	r7, sp, #0
 80092e6:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80092e8:	f3ef 8310 	mrs	r3, PRIMASK
 80092ec:	60fb      	str	r3, [r7, #12]
  return(result);
 80092ee:	68fb      	ldr	r3, [r7, #12]
  uint32_t uwPRIMASK_Bit;
  uwPRIMASK_Bit = __get_PRIMASK();  /**< backup PRIMASK bit */
 80092f0:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 80092f2:	b672      	cpsid	i
}
 80092f4:	bf00      	nop
  __disable_irq();                  /**< Disable all interrupts by setting PRIMASK bit on Cortex*/
  
  (node->prev)->next = node->next;
 80092f6:	687b      	ldr	r3, [r7, #4]
 80092f8:	685b      	ldr	r3, [r3, #4]
 80092fa:	687a      	ldr	r2, [r7, #4]
 80092fc:	6812      	ldr	r2, [r2, #0]
 80092fe:	601a      	str	r2, [r3, #0]
  (node->next)->prev = node->prev;
 8009300:	687b      	ldr	r3, [r7, #4]
 8009302:	681b      	ldr	r3, [r3, #0]
 8009304:	687a      	ldr	r2, [r7, #4]
 8009306:	6852      	ldr	r2, [r2, #4]
 8009308:	605a      	str	r2, [r3, #4]
 800930a:	697b      	ldr	r3, [r7, #20]
 800930c:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800930e:	693b      	ldr	r3, [r7, #16]
 8009310:	f383 8810 	msr	PRIMASK, r3
}
 8009314:	bf00      	nop
  
  __set_PRIMASK(uwPRIMASK_Bit);     /**< Restore PRIMASK bit*/
}
 8009316:	bf00      	nop
 8009318:	371c      	adds	r7, #28
 800931a:	46bd      	mov	sp, r7
 800931c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009320:	4770      	bx	lr

08009322 <list_remove_head>:

void list_remove_head (tListNode * listHead, tListNode ** node )
{
 8009322:	b580      	push	{r7, lr}
 8009324:	b086      	sub	sp, #24
 8009326:	af00      	add	r7, sp, #0
 8009328:	6078      	str	r0, [r7, #4]
 800932a:	6039      	str	r1, [r7, #0]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800932c:	f3ef 8310 	mrs	r3, PRIMASK
 8009330:	60fb      	str	r3, [r7, #12]
  return(result);
 8009332:	68fb      	ldr	r3, [r7, #12]
  uint32_t uwPRIMASK_Bit;
  uwPRIMASK_Bit = __get_PRIMASK();  /**< backup PRIMASK bit */
 8009334:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 8009336:	b672      	cpsid	i
}
 8009338:	bf00      	nop
  __disable_irq();                  /**< Disable all interrupts by setting PRIMASK bit on Cortex*/
  
  *node = listHead->next;
 800933a:	687b      	ldr	r3, [r7, #4]
 800933c:	681a      	ldr	r2, [r3, #0]
 800933e:	683b      	ldr	r3, [r7, #0]
 8009340:	601a      	str	r2, [r3, #0]
  list_remove_node (listHead->next);
 8009342:	687b      	ldr	r3, [r7, #4]
 8009344:	681b      	ldr	r3, [r3, #0]
 8009346:	4618      	mov	r0, r3
 8009348:	f7ff ffca 	bl	80092e0 <list_remove_node>
  (*node)->next = NULL;
 800934c:	683b      	ldr	r3, [r7, #0]
 800934e:	681b      	ldr	r3, [r3, #0]
 8009350:	2200      	movs	r2, #0
 8009352:	601a      	str	r2, [r3, #0]
  (*node)->prev = NULL;
 8009354:	683b      	ldr	r3, [r7, #0]
 8009356:	681b      	ldr	r3, [r3, #0]
 8009358:	2200      	movs	r2, #0
 800935a:	605a      	str	r2, [r3, #4]
 800935c:	697b      	ldr	r3, [r7, #20]
 800935e:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8009360:	693b      	ldr	r3, [r7, #16]
 8009362:	f383 8810 	msr	PRIMASK, r3
}
 8009366:	bf00      	nop
  
  __set_PRIMASK(uwPRIMASK_Bit);     /**< Restore PRIMASK bit*/
}
 8009368:	bf00      	nop
 800936a:	3718      	adds	r7, #24
 800936c:	46bd      	mov	sp, r7
 800936e:	bd80      	pop	{r7, pc}

08009370 <list_remove_tail>:

void list_remove_tail (tListNode * listHead, tListNode ** node )
{
 8009370:	b580      	push	{r7, lr}
 8009372:	b086      	sub	sp, #24
 8009374:	af00      	add	r7, sp, #0
 8009376:	6078      	str	r0, [r7, #4]
 8009378:	6039      	str	r1, [r7, #0]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800937a:	f3ef 8310 	mrs	r3, PRIMASK
 800937e:	60fb      	str	r3, [r7, #12]
  return(result);
 8009380:	68fb      	ldr	r3, [r7, #12]
  uint32_t uwPRIMASK_Bit;
  uwPRIMASK_Bit = __get_PRIMASK();  /**< backup PRIMASK bit */
 8009382:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 8009384:	b672      	cpsid	i
}
 8009386:	bf00      	nop
  __disable_irq();                  /**< Disable all interrupts by setting PRIMASK bit on Cortex*/
  
  *node = listHead->prev;
 8009388:	687b      	ldr	r3, [r7, #4]
 800938a:	685a      	ldr	r2, [r3, #4]
 800938c:	683b      	ldr	r3, [r7, #0]
 800938e:	601a      	str	r2, [r3, #0]
  list_remove_node (listHead->prev);
 8009390:	687b      	ldr	r3, [r7, #4]
 8009392:	685b      	ldr	r3, [r3, #4]
 8009394:	4618      	mov	r0, r3
 8009396:	f7ff ffa3 	bl	80092e0 <list_remove_node>
  (*node)->next = NULL;
 800939a:	683b      	ldr	r3, [r7, #0]
 800939c:	681b      	ldr	r3, [r3, #0]
 800939e:	2200      	movs	r2, #0
 80093a0:	601a      	str	r2, [r3, #0]
  (*node)->prev = NULL;
 80093a2:	683b      	ldr	r3, [r7, #0]
 80093a4:	681b      	ldr	r3, [r3, #0]
 80093a6:	2200      	movs	r2, #0
 80093a8:	605a      	str	r2, [r3, #4]
 80093aa:	697b      	ldr	r3, [r7, #20]
 80093ac:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80093ae:	693b      	ldr	r3, [r7, #16]
 80093b0:	f383 8810 	msr	PRIMASK, r3
}
 80093b4:	bf00      	nop
  
  __set_PRIMASK(uwPRIMASK_Bit);     /**< Restore PRIMASK bit*/
}
 80093b6:	bf00      	nop
 80093b8:	3718      	adds	r7, #24
 80093ba:	46bd      	mov	sp, r7
 80093bc:	bd80      	pop	{r7, pc}

080093be <list_get_size>:
  
  __set_PRIMASK(uwPRIMASK_Bit);     /**< Restore PRIMASK bit*/
}

int list_get_size (tListNode * listHead)
{
 80093be:	b480      	push	{r7}
 80093c0:	b089      	sub	sp, #36	; 0x24
 80093c2:	af00      	add	r7, sp, #0
 80093c4:	6078      	str	r0, [r7, #4]
  int size = 0;
 80093c6:	2300      	movs	r3, #0
 80093c8:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80093ca:	f3ef 8310 	mrs	r3, PRIMASK
 80093ce:	613b      	str	r3, [r7, #16]
  return(result);
 80093d0:	693b      	ldr	r3, [r7, #16]
  tListNode * temp;

  uint32_t uwPRIMASK_Bit;
  uwPRIMASK_Bit = __get_PRIMASK();  /**< backup PRIMASK bit */
 80093d2:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 80093d4:	b672      	cpsid	i
}
 80093d6:	bf00      	nop
  __disable_irq();                  /**< Disable all interrupts by setting PRIMASK bit on Cortex*/

  temp = listHead->next;
 80093d8:	687b      	ldr	r3, [r7, #4]
 80093da:	681b      	ldr	r3, [r3, #0]
 80093dc:	61bb      	str	r3, [r7, #24]
  while (temp != listHead)
 80093de:	e005      	b.n	80093ec <list_get_size+0x2e>
  {
    size++;
 80093e0:	69fb      	ldr	r3, [r7, #28]
 80093e2:	3301      	adds	r3, #1
 80093e4:	61fb      	str	r3, [r7, #28]
    temp = temp->next;		
 80093e6:	69bb      	ldr	r3, [r7, #24]
 80093e8:	681b      	ldr	r3, [r3, #0]
 80093ea:	61bb      	str	r3, [r7, #24]
  while (temp != listHead)
 80093ec:	69ba      	ldr	r2, [r7, #24]
 80093ee:	687b      	ldr	r3, [r7, #4]
 80093f0:	429a      	cmp	r2, r3
 80093f2:	d1f5      	bne.n	80093e0 <list_get_size+0x22>
 80093f4:	697b      	ldr	r3, [r7, #20]
 80093f6:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80093f8:	68fb      	ldr	r3, [r7, #12]
 80093fa:	f383 8810 	msr	PRIMASK, r3
}
 80093fe:	bf00      	nop
  }
  
  __set_PRIMASK(uwPRIMASK_Bit);     /**< Restore PRIMASK bit*/
  
  return (size);
 8009400:	69fb      	ldr	r3, [r7, #28]
}
 8009402:	4618      	mov	r0, r3
 8009404:	3724      	adds	r7, #36	; 0x24
 8009406:	46bd      	mov	sp, r7
 8009408:	f85d 7b04 	ldr.w	r7, [sp], #4
 800940c:	4770      	bx	lr
	...

08009410 <__errno>:
 8009410:	4b01      	ldr	r3, [pc, #4]	; (8009418 <__errno+0x8>)
 8009412:	6818      	ldr	r0, [r3, #0]
 8009414:	4770      	bx	lr
 8009416:	bf00      	nop
 8009418:	20000024 	.word	0x20000024

0800941c <__sflush_r>:
 800941c:	898a      	ldrh	r2, [r1, #12]
 800941e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009422:	4605      	mov	r5, r0
 8009424:	0710      	lsls	r0, r2, #28
 8009426:	460c      	mov	r4, r1
 8009428:	d458      	bmi.n	80094dc <__sflush_r+0xc0>
 800942a:	684b      	ldr	r3, [r1, #4]
 800942c:	2b00      	cmp	r3, #0
 800942e:	dc05      	bgt.n	800943c <__sflush_r+0x20>
 8009430:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8009432:	2b00      	cmp	r3, #0
 8009434:	dc02      	bgt.n	800943c <__sflush_r+0x20>
 8009436:	2000      	movs	r0, #0
 8009438:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800943c:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800943e:	2e00      	cmp	r6, #0
 8009440:	d0f9      	beq.n	8009436 <__sflush_r+0x1a>
 8009442:	2300      	movs	r3, #0
 8009444:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8009448:	682f      	ldr	r7, [r5, #0]
 800944a:	602b      	str	r3, [r5, #0]
 800944c:	d032      	beq.n	80094b4 <__sflush_r+0x98>
 800944e:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8009450:	89a3      	ldrh	r3, [r4, #12]
 8009452:	075a      	lsls	r2, r3, #29
 8009454:	d505      	bpl.n	8009462 <__sflush_r+0x46>
 8009456:	6863      	ldr	r3, [r4, #4]
 8009458:	1ac0      	subs	r0, r0, r3
 800945a:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800945c:	b10b      	cbz	r3, 8009462 <__sflush_r+0x46>
 800945e:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8009460:	1ac0      	subs	r0, r0, r3
 8009462:	2300      	movs	r3, #0
 8009464:	4602      	mov	r2, r0
 8009466:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8009468:	6a21      	ldr	r1, [r4, #32]
 800946a:	4628      	mov	r0, r5
 800946c:	47b0      	blx	r6
 800946e:	1c43      	adds	r3, r0, #1
 8009470:	89a3      	ldrh	r3, [r4, #12]
 8009472:	d106      	bne.n	8009482 <__sflush_r+0x66>
 8009474:	6829      	ldr	r1, [r5, #0]
 8009476:	291d      	cmp	r1, #29
 8009478:	d82c      	bhi.n	80094d4 <__sflush_r+0xb8>
 800947a:	4a2a      	ldr	r2, [pc, #168]	; (8009524 <__sflush_r+0x108>)
 800947c:	40ca      	lsrs	r2, r1
 800947e:	07d6      	lsls	r6, r2, #31
 8009480:	d528      	bpl.n	80094d4 <__sflush_r+0xb8>
 8009482:	2200      	movs	r2, #0
 8009484:	6062      	str	r2, [r4, #4]
 8009486:	04d9      	lsls	r1, r3, #19
 8009488:	6922      	ldr	r2, [r4, #16]
 800948a:	6022      	str	r2, [r4, #0]
 800948c:	d504      	bpl.n	8009498 <__sflush_r+0x7c>
 800948e:	1c42      	adds	r2, r0, #1
 8009490:	d101      	bne.n	8009496 <__sflush_r+0x7a>
 8009492:	682b      	ldr	r3, [r5, #0]
 8009494:	b903      	cbnz	r3, 8009498 <__sflush_r+0x7c>
 8009496:	6560      	str	r0, [r4, #84]	; 0x54
 8009498:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800949a:	602f      	str	r7, [r5, #0]
 800949c:	2900      	cmp	r1, #0
 800949e:	d0ca      	beq.n	8009436 <__sflush_r+0x1a>
 80094a0:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80094a4:	4299      	cmp	r1, r3
 80094a6:	d002      	beq.n	80094ae <__sflush_r+0x92>
 80094a8:	4628      	mov	r0, r5
 80094aa:	f000 f9bf 	bl	800982c <_free_r>
 80094ae:	2000      	movs	r0, #0
 80094b0:	6360      	str	r0, [r4, #52]	; 0x34
 80094b2:	e7c1      	b.n	8009438 <__sflush_r+0x1c>
 80094b4:	6a21      	ldr	r1, [r4, #32]
 80094b6:	2301      	movs	r3, #1
 80094b8:	4628      	mov	r0, r5
 80094ba:	47b0      	blx	r6
 80094bc:	1c41      	adds	r1, r0, #1
 80094be:	d1c7      	bne.n	8009450 <__sflush_r+0x34>
 80094c0:	682b      	ldr	r3, [r5, #0]
 80094c2:	2b00      	cmp	r3, #0
 80094c4:	d0c4      	beq.n	8009450 <__sflush_r+0x34>
 80094c6:	2b1d      	cmp	r3, #29
 80094c8:	d001      	beq.n	80094ce <__sflush_r+0xb2>
 80094ca:	2b16      	cmp	r3, #22
 80094cc:	d101      	bne.n	80094d2 <__sflush_r+0xb6>
 80094ce:	602f      	str	r7, [r5, #0]
 80094d0:	e7b1      	b.n	8009436 <__sflush_r+0x1a>
 80094d2:	89a3      	ldrh	r3, [r4, #12]
 80094d4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80094d8:	81a3      	strh	r3, [r4, #12]
 80094da:	e7ad      	b.n	8009438 <__sflush_r+0x1c>
 80094dc:	690f      	ldr	r7, [r1, #16]
 80094de:	2f00      	cmp	r7, #0
 80094e0:	d0a9      	beq.n	8009436 <__sflush_r+0x1a>
 80094e2:	0793      	lsls	r3, r2, #30
 80094e4:	680e      	ldr	r6, [r1, #0]
 80094e6:	bf08      	it	eq
 80094e8:	694b      	ldreq	r3, [r1, #20]
 80094ea:	600f      	str	r7, [r1, #0]
 80094ec:	bf18      	it	ne
 80094ee:	2300      	movne	r3, #0
 80094f0:	eba6 0807 	sub.w	r8, r6, r7
 80094f4:	608b      	str	r3, [r1, #8]
 80094f6:	f1b8 0f00 	cmp.w	r8, #0
 80094fa:	dd9c      	ble.n	8009436 <__sflush_r+0x1a>
 80094fc:	6a21      	ldr	r1, [r4, #32]
 80094fe:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8009500:	4643      	mov	r3, r8
 8009502:	463a      	mov	r2, r7
 8009504:	4628      	mov	r0, r5
 8009506:	47b0      	blx	r6
 8009508:	2800      	cmp	r0, #0
 800950a:	dc06      	bgt.n	800951a <__sflush_r+0xfe>
 800950c:	89a3      	ldrh	r3, [r4, #12]
 800950e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8009512:	81a3      	strh	r3, [r4, #12]
 8009514:	f04f 30ff 	mov.w	r0, #4294967295
 8009518:	e78e      	b.n	8009438 <__sflush_r+0x1c>
 800951a:	4407      	add	r7, r0
 800951c:	eba8 0800 	sub.w	r8, r8, r0
 8009520:	e7e9      	b.n	80094f6 <__sflush_r+0xda>
 8009522:	bf00      	nop
 8009524:	20400001 	.word	0x20400001

08009528 <_fflush_r>:
 8009528:	b538      	push	{r3, r4, r5, lr}
 800952a:	690b      	ldr	r3, [r1, #16]
 800952c:	4605      	mov	r5, r0
 800952e:	460c      	mov	r4, r1
 8009530:	b913      	cbnz	r3, 8009538 <_fflush_r+0x10>
 8009532:	2500      	movs	r5, #0
 8009534:	4628      	mov	r0, r5
 8009536:	bd38      	pop	{r3, r4, r5, pc}
 8009538:	b118      	cbz	r0, 8009542 <_fflush_r+0x1a>
 800953a:	6983      	ldr	r3, [r0, #24]
 800953c:	b90b      	cbnz	r3, 8009542 <_fflush_r+0x1a>
 800953e:	f000 f899 	bl	8009674 <__sinit>
 8009542:	4b14      	ldr	r3, [pc, #80]	; (8009594 <_fflush_r+0x6c>)
 8009544:	429c      	cmp	r4, r3
 8009546:	d11b      	bne.n	8009580 <_fflush_r+0x58>
 8009548:	686c      	ldr	r4, [r5, #4]
 800954a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800954e:	2b00      	cmp	r3, #0
 8009550:	d0ef      	beq.n	8009532 <_fflush_r+0xa>
 8009552:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8009554:	07d0      	lsls	r0, r2, #31
 8009556:	d404      	bmi.n	8009562 <_fflush_r+0x3a>
 8009558:	0599      	lsls	r1, r3, #22
 800955a:	d402      	bmi.n	8009562 <_fflush_r+0x3a>
 800955c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800955e:	f000 f94c 	bl	80097fa <__retarget_lock_acquire_recursive>
 8009562:	4628      	mov	r0, r5
 8009564:	4621      	mov	r1, r4
 8009566:	f7ff ff59 	bl	800941c <__sflush_r>
 800956a:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800956c:	07da      	lsls	r2, r3, #31
 800956e:	4605      	mov	r5, r0
 8009570:	d4e0      	bmi.n	8009534 <_fflush_r+0xc>
 8009572:	89a3      	ldrh	r3, [r4, #12]
 8009574:	059b      	lsls	r3, r3, #22
 8009576:	d4dd      	bmi.n	8009534 <_fflush_r+0xc>
 8009578:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800957a:	f000 f93f 	bl	80097fc <__retarget_lock_release_recursive>
 800957e:	e7d9      	b.n	8009534 <_fflush_r+0xc>
 8009580:	4b05      	ldr	r3, [pc, #20]	; (8009598 <_fflush_r+0x70>)
 8009582:	429c      	cmp	r4, r3
 8009584:	d101      	bne.n	800958a <_fflush_r+0x62>
 8009586:	68ac      	ldr	r4, [r5, #8]
 8009588:	e7df      	b.n	800954a <_fflush_r+0x22>
 800958a:	4b04      	ldr	r3, [pc, #16]	; (800959c <_fflush_r+0x74>)
 800958c:	429c      	cmp	r4, r3
 800958e:	bf08      	it	eq
 8009590:	68ec      	ldreq	r4, [r5, #12]
 8009592:	e7da      	b.n	800954a <_fflush_r+0x22>
 8009594:	0800a834 	.word	0x0800a834
 8009598:	0800a854 	.word	0x0800a854
 800959c:	0800a814 	.word	0x0800a814

080095a0 <fflush>:
 80095a0:	4601      	mov	r1, r0
 80095a2:	b920      	cbnz	r0, 80095ae <fflush+0xe>
 80095a4:	4b04      	ldr	r3, [pc, #16]	; (80095b8 <fflush+0x18>)
 80095a6:	4905      	ldr	r1, [pc, #20]	; (80095bc <fflush+0x1c>)
 80095a8:	6818      	ldr	r0, [r3, #0]
 80095aa:	f000 b8e1 	b.w	8009770 <_fwalk_reent>
 80095ae:	4b04      	ldr	r3, [pc, #16]	; (80095c0 <fflush+0x20>)
 80095b0:	6818      	ldr	r0, [r3, #0]
 80095b2:	f7ff bfb9 	b.w	8009528 <_fflush_r>
 80095b6:	bf00      	nop
 80095b8:	0800a874 	.word	0x0800a874
 80095bc:	08009529 	.word	0x08009529
 80095c0:	20000024 	.word	0x20000024

080095c4 <std>:
 80095c4:	2300      	movs	r3, #0
 80095c6:	b510      	push	{r4, lr}
 80095c8:	4604      	mov	r4, r0
 80095ca:	e9c0 3300 	strd	r3, r3, [r0]
 80095ce:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80095d2:	6083      	str	r3, [r0, #8]
 80095d4:	8181      	strh	r1, [r0, #12]
 80095d6:	6643      	str	r3, [r0, #100]	; 0x64
 80095d8:	81c2      	strh	r2, [r0, #14]
 80095da:	6183      	str	r3, [r0, #24]
 80095dc:	4619      	mov	r1, r3
 80095de:	2208      	movs	r2, #8
 80095e0:	305c      	adds	r0, #92	; 0x5c
 80095e2:	f000 f91a 	bl	800981a <memset>
 80095e6:	4b05      	ldr	r3, [pc, #20]	; (80095fc <std+0x38>)
 80095e8:	6263      	str	r3, [r4, #36]	; 0x24
 80095ea:	4b05      	ldr	r3, [pc, #20]	; (8009600 <std+0x3c>)
 80095ec:	62a3      	str	r3, [r4, #40]	; 0x28
 80095ee:	4b05      	ldr	r3, [pc, #20]	; (8009604 <std+0x40>)
 80095f0:	62e3      	str	r3, [r4, #44]	; 0x2c
 80095f2:	4b05      	ldr	r3, [pc, #20]	; (8009608 <std+0x44>)
 80095f4:	6224      	str	r4, [r4, #32]
 80095f6:	6323      	str	r3, [r4, #48]	; 0x30
 80095f8:	bd10      	pop	{r4, pc}
 80095fa:	bf00      	nop
 80095fc:	08009ae9 	.word	0x08009ae9
 8009600:	08009b0b 	.word	0x08009b0b
 8009604:	08009b43 	.word	0x08009b43
 8009608:	08009b67 	.word	0x08009b67

0800960c <_cleanup_r>:
 800960c:	4901      	ldr	r1, [pc, #4]	; (8009614 <_cleanup_r+0x8>)
 800960e:	f000 b8af 	b.w	8009770 <_fwalk_reent>
 8009612:	bf00      	nop
 8009614:	08009529 	.word	0x08009529

08009618 <__sfmoreglue>:
 8009618:	b570      	push	{r4, r5, r6, lr}
 800961a:	1e4a      	subs	r2, r1, #1
 800961c:	2568      	movs	r5, #104	; 0x68
 800961e:	4355      	muls	r5, r2
 8009620:	460e      	mov	r6, r1
 8009622:	f105 0174 	add.w	r1, r5, #116	; 0x74
 8009626:	f000 f951 	bl	80098cc <_malloc_r>
 800962a:	4604      	mov	r4, r0
 800962c:	b140      	cbz	r0, 8009640 <__sfmoreglue+0x28>
 800962e:	2100      	movs	r1, #0
 8009630:	e9c0 1600 	strd	r1, r6, [r0]
 8009634:	300c      	adds	r0, #12
 8009636:	60a0      	str	r0, [r4, #8]
 8009638:	f105 0268 	add.w	r2, r5, #104	; 0x68
 800963c:	f000 f8ed 	bl	800981a <memset>
 8009640:	4620      	mov	r0, r4
 8009642:	bd70      	pop	{r4, r5, r6, pc}

08009644 <__sfp_lock_acquire>:
 8009644:	4801      	ldr	r0, [pc, #4]	; (800964c <__sfp_lock_acquire+0x8>)
 8009646:	f000 b8d8 	b.w	80097fa <__retarget_lock_acquire_recursive>
 800964a:	bf00      	nop
 800964c:	200008fc 	.word	0x200008fc

08009650 <__sfp_lock_release>:
 8009650:	4801      	ldr	r0, [pc, #4]	; (8009658 <__sfp_lock_release+0x8>)
 8009652:	f000 b8d3 	b.w	80097fc <__retarget_lock_release_recursive>
 8009656:	bf00      	nop
 8009658:	200008fc 	.word	0x200008fc

0800965c <__sinit_lock_acquire>:
 800965c:	4801      	ldr	r0, [pc, #4]	; (8009664 <__sinit_lock_acquire+0x8>)
 800965e:	f000 b8cc 	b.w	80097fa <__retarget_lock_acquire_recursive>
 8009662:	bf00      	nop
 8009664:	200008f7 	.word	0x200008f7

08009668 <__sinit_lock_release>:
 8009668:	4801      	ldr	r0, [pc, #4]	; (8009670 <__sinit_lock_release+0x8>)
 800966a:	f000 b8c7 	b.w	80097fc <__retarget_lock_release_recursive>
 800966e:	bf00      	nop
 8009670:	200008f7 	.word	0x200008f7

08009674 <__sinit>:
 8009674:	b510      	push	{r4, lr}
 8009676:	4604      	mov	r4, r0
 8009678:	f7ff fff0 	bl	800965c <__sinit_lock_acquire>
 800967c:	69a3      	ldr	r3, [r4, #24]
 800967e:	b11b      	cbz	r3, 8009688 <__sinit+0x14>
 8009680:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8009684:	f7ff bff0 	b.w	8009668 <__sinit_lock_release>
 8009688:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 800968c:	6523      	str	r3, [r4, #80]	; 0x50
 800968e:	4b13      	ldr	r3, [pc, #76]	; (80096dc <__sinit+0x68>)
 8009690:	4a13      	ldr	r2, [pc, #76]	; (80096e0 <__sinit+0x6c>)
 8009692:	681b      	ldr	r3, [r3, #0]
 8009694:	62a2      	str	r2, [r4, #40]	; 0x28
 8009696:	42a3      	cmp	r3, r4
 8009698:	bf04      	itt	eq
 800969a:	2301      	moveq	r3, #1
 800969c:	61a3      	streq	r3, [r4, #24]
 800969e:	4620      	mov	r0, r4
 80096a0:	f000 f820 	bl	80096e4 <__sfp>
 80096a4:	6060      	str	r0, [r4, #4]
 80096a6:	4620      	mov	r0, r4
 80096a8:	f000 f81c 	bl	80096e4 <__sfp>
 80096ac:	60a0      	str	r0, [r4, #8]
 80096ae:	4620      	mov	r0, r4
 80096b0:	f000 f818 	bl	80096e4 <__sfp>
 80096b4:	2200      	movs	r2, #0
 80096b6:	60e0      	str	r0, [r4, #12]
 80096b8:	2104      	movs	r1, #4
 80096ba:	6860      	ldr	r0, [r4, #4]
 80096bc:	f7ff ff82 	bl	80095c4 <std>
 80096c0:	68a0      	ldr	r0, [r4, #8]
 80096c2:	2201      	movs	r2, #1
 80096c4:	2109      	movs	r1, #9
 80096c6:	f7ff ff7d 	bl	80095c4 <std>
 80096ca:	68e0      	ldr	r0, [r4, #12]
 80096cc:	2202      	movs	r2, #2
 80096ce:	2112      	movs	r1, #18
 80096d0:	f7ff ff78 	bl	80095c4 <std>
 80096d4:	2301      	movs	r3, #1
 80096d6:	61a3      	str	r3, [r4, #24]
 80096d8:	e7d2      	b.n	8009680 <__sinit+0xc>
 80096da:	bf00      	nop
 80096dc:	0800a874 	.word	0x0800a874
 80096e0:	0800960d 	.word	0x0800960d

080096e4 <__sfp>:
 80096e4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80096e6:	4607      	mov	r7, r0
 80096e8:	f7ff ffac 	bl	8009644 <__sfp_lock_acquire>
 80096ec:	4b1e      	ldr	r3, [pc, #120]	; (8009768 <__sfp+0x84>)
 80096ee:	681e      	ldr	r6, [r3, #0]
 80096f0:	69b3      	ldr	r3, [r6, #24]
 80096f2:	b913      	cbnz	r3, 80096fa <__sfp+0x16>
 80096f4:	4630      	mov	r0, r6
 80096f6:	f7ff ffbd 	bl	8009674 <__sinit>
 80096fa:	3648      	adds	r6, #72	; 0x48
 80096fc:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8009700:	3b01      	subs	r3, #1
 8009702:	d503      	bpl.n	800970c <__sfp+0x28>
 8009704:	6833      	ldr	r3, [r6, #0]
 8009706:	b30b      	cbz	r3, 800974c <__sfp+0x68>
 8009708:	6836      	ldr	r6, [r6, #0]
 800970a:	e7f7      	b.n	80096fc <__sfp+0x18>
 800970c:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8009710:	b9d5      	cbnz	r5, 8009748 <__sfp+0x64>
 8009712:	4b16      	ldr	r3, [pc, #88]	; (800976c <__sfp+0x88>)
 8009714:	60e3      	str	r3, [r4, #12]
 8009716:	f104 0058 	add.w	r0, r4, #88	; 0x58
 800971a:	6665      	str	r5, [r4, #100]	; 0x64
 800971c:	f000 f86c 	bl	80097f8 <__retarget_lock_init_recursive>
 8009720:	f7ff ff96 	bl	8009650 <__sfp_lock_release>
 8009724:	e9c4 5501 	strd	r5, r5, [r4, #4]
 8009728:	e9c4 5504 	strd	r5, r5, [r4, #16]
 800972c:	6025      	str	r5, [r4, #0]
 800972e:	61a5      	str	r5, [r4, #24]
 8009730:	2208      	movs	r2, #8
 8009732:	4629      	mov	r1, r5
 8009734:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8009738:	f000 f86f 	bl	800981a <memset>
 800973c:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8009740:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8009744:	4620      	mov	r0, r4
 8009746:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8009748:	3468      	adds	r4, #104	; 0x68
 800974a:	e7d9      	b.n	8009700 <__sfp+0x1c>
 800974c:	2104      	movs	r1, #4
 800974e:	4638      	mov	r0, r7
 8009750:	f7ff ff62 	bl	8009618 <__sfmoreglue>
 8009754:	4604      	mov	r4, r0
 8009756:	6030      	str	r0, [r6, #0]
 8009758:	2800      	cmp	r0, #0
 800975a:	d1d5      	bne.n	8009708 <__sfp+0x24>
 800975c:	f7ff ff78 	bl	8009650 <__sfp_lock_release>
 8009760:	230c      	movs	r3, #12
 8009762:	603b      	str	r3, [r7, #0]
 8009764:	e7ee      	b.n	8009744 <__sfp+0x60>
 8009766:	bf00      	nop
 8009768:	0800a874 	.word	0x0800a874
 800976c:	ffff0001 	.word	0xffff0001

08009770 <_fwalk_reent>:
 8009770:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009774:	4606      	mov	r6, r0
 8009776:	4688      	mov	r8, r1
 8009778:	f100 0448 	add.w	r4, r0, #72	; 0x48
 800977c:	2700      	movs	r7, #0
 800977e:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8009782:	f1b9 0901 	subs.w	r9, r9, #1
 8009786:	d505      	bpl.n	8009794 <_fwalk_reent+0x24>
 8009788:	6824      	ldr	r4, [r4, #0]
 800978a:	2c00      	cmp	r4, #0
 800978c:	d1f7      	bne.n	800977e <_fwalk_reent+0xe>
 800978e:	4638      	mov	r0, r7
 8009790:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8009794:	89ab      	ldrh	r3, [r5, #12]
 8009796:	2b01      	cmp	r3, #1
 8009798:	d907      	bls.n	80097aa <_fwalk_reent+0x3a>
 800979a:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800979e:	3301      	adds	r3, #1
 80097a0:	d003      	beq.n	80097aa <_fwalk_reent+0x3a>
 80097a2:	4629      	mov	r1, r5
 80097a4:	4630      	mov	r0, r6
 80097a6:	47c0      	blx	r8
 80097a8:	4307      	orrs	r7, r0
 80097aa:	3568      	adds	r5, #104	; 0x68
 80097ac:	e7e9      	b.n	8009782 <_fwalk_reent+0x12>
	...

080097b0 <__libc_init_array>:
 80097b0:	b570      	push	{r4, r5, r6, lr}
 80097b2:	4d0d      	ldr	r5, [pc, #52]	; (80097e8 <__libc_init_array+0x38>)
 80097b4:	4c0d      	ldr	r4, [pc, #52]	; (80097ec <__libc_init_array+0x3c>)
 80097b6:	1b64      	subs	r4, r4, r5
 80097b8:	10a4      	asrs	r4, r4, #2
 80097ba:	2600      	movs	r6, #0
 80097bc:	42a6      	cmp	r6, r4
 80097be:	d109      	bne.n	80097d4 <__libc_init_array+0x24>
 80097c0:	4d0b      	ldr	r5, [pc, #44]	; (80097f0 <__libc_init_array+0x40>)
 80097c2:	4c0c      	ldr	r4, [pc, #48]	; (80097f4 <__libc_init_array+0x44>)
 80097c4:	f000 fea2 	bl	800a50c <_init>
 80097c8:	1b64      	subs	r4, r4, r5
 80097ca:	10a4      	asrs	r4, r4, #2
 80097cc:	2600      	movs	r6, #0
 80097ce:	42a6      	cmp	r6, r4
 80097d0:	d105      	bne.n	80097de <__libc_init_array+0x2e>
 80097d2:	bd70      	pop	{r4, r5, r6, pc}
 80097d4:	f855 3b04 	ldr.w	r3, [r5], #4
 80097d8:	4798      	blx	r3
 80097da:	3601      	adds	r6, #1
 80097dc:	e7ee      	b.n	80097bc <__libc_init_array+0xc>
 80097de:	f855 3b04 	ldr.w	r3, [r5], #4
 80097e2:	4798      	blx	r3
 80097e4:	3601      	adds	r6, #1
 80097e6:	e7f2      	b.n	80097ce <__libc_init_array+0x1e>
 80097e8:	0800a8b4 	.word	0x0800a8b4
 80097ec:	0800a8b4 	.word	0x0800a8b4
 80097f0:	0800a8b4 	.word	0x0800a8b4
 80097f4:	0800a8b8 	.word	0x0800a8b8

080097f8 <__retarget_lock_init_recursive>:
 80097f8:	4770      	bx	lr

080097fa <__retarget_lock_acquire_recursive>:
 80097fa:	4770      	bx	lr

080097fc <__retarget_lock_release_recursive>:
 80097fc:	4770      	bx	lr

080097fe <memcpy>:
 80097fe:	440a      	add	r2, r1
 8009800:	4291      	cmp	r1, r2
 8009802:	f100 33ff 	add.w	r3, r0, #4294967295
 8009806:	d100      	bne.n	800980a <memcpy+0xc>
 8009808:	4770      	bx	lr
 800980a:	b510      	push	{r4, lr}
 800980c:	f811 4b01 	ldrb.w	r4, [r1], #1
 8009810:	f803 4f01 	strb.w	r4, [r3, #1]!
 8009814:	4291      	cmp	r1, r2
 8009816:	d1f9      	bne.n	800980c <memcpy+0xe>
 8009818:	bd10      	pop	{r4, pc}

0800981a <memset>:
 800981a:	4402      	add	r2, r0
 800981c:	4603      	mov	r3, r0
 800981e:	4293      	cmp	r3, r2
 8009820:	d100      	bne.n	8009824 <memset+0xa>
 8009822:	4770      	bx	lr
 8009824:	f803 1b01 	strb.w	r1, [r3], #1
 8009828:	e7f9      	b.n	800981e <memset+0x4>
	...

0800982c <_free_r>:
 800982c:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800982e:	2900      	cmp	r1, #0
 8009830:	d048      	beq.n	80098c4 <_free_r+0x98>
 8009832:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8009836:	9001      	str	r0, [sp, #4]
 8009838:	2b00      	cmp	r3, #0
 800983a:	f1a1 0404 	sub.w	r4, r1, #4
 800983e:	bfb8      	it	lt
 8009840:	18e4      	addlt	r4, r4, r3
 8009842:	f000 faed 	bl	8009e20 <__malloc_lock>
 8009846:	4a20      	ldr	r2, [pc, #128]	; (80098c8 <_free_r+0x9c>)
 8009848:	9801      	ldr	r0, [sp, #4]
 800984a:	6813      	ldr	r3, [r2, #0]
 800984c:	4615      	mov	r5, r2
 800984e:	b933      	cbnz	r3, 800985e <_free_r+0x32>
 8009850:	6063      	str	r3, [r4, #4]
 8009852:	6014      	str	r4, [r2, #0]
 8009854:	b003      	add	sp, #12
 8009856:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800985a:	f000 bae7 	b.w	8009e2c <__malloc_unlock>
 800985e:	42a3      	cmp	r3, r4
 8009860:	d90b      	bls.n	800987a <_free_r+0x4e>
 8009862:	6821      	ldr	r1, [r4, #0]
 8009864:	1862      	adds	r2, r4, r1
 8009866:	4293      	cmp	r3, r2
 8009868:	bf04      	itt	eq
 800986a:	681a      	ldreq	r2, [r3, #0]
 800986c:	685b      	ldreq	r3, [r3, #4]
 800986e:	6063      	str	r3, [r4, #4]
 8009870:	bf04      	itt	eq
 8009872:	1852      	addeq	r2, r2, r1
 8009874:	6022      	streq	r2, [r4, #0]
 8009876:	602c      	str	r4, [r5, #0]
 8009878:	e7ec      	b.n	8009854 <_free_r+0x28>
 800987a:	461a      	mov	r2, r3
 800987c:	685b      	ldr	r3, [r3, #4]
 800987e:	b10b      	cbz	r3, 8009884 <_free_r+0x58>
 8009880:	42a3      	cmp	r3, r4
 8009882:	d9fa      	bls.n	800987a <_free_r+0x4e>
 8009884:	6811      	ldr	r1, [r2, #0]
 8009886:	1855      	adds	r5, r2, r1
 8009888:	42a5      	cmp	r5, r4
 800988a:	d10b      	bne.n	80098a4 <_free_r+0x78>
 800988c:	6824      	ldr	r4, [r4, #0]
 800988e:	4421      	add	r1, r4
 8009890:	1854      	adds	r4, r2, r1
 8009892:	42a3      	cmp	r3, r4
 8009894:	6011      	str	r1, [r2, #0]
 8009896:	d1dd      	bne.n	8009854 <_free_r+0x28>
 8009898:	681c      	ldr	r4, [r3, #0]
 800989a:	685b      	ldr	r3, [r3, #4]
 800989c:	6053      	str	r3, [r2, #4]
 800989e:	4421      	add	r1, r4
 80098a0:	6011      	str	r1, [r2, #0]
 80098a2:	e7d7      	b.n	8009854 <_free_r+0x28>
 80098a4:	d902      	bls.n	80098ac <_free_r+0x80>
 80098a6:	230c      	movs	r3, #12
 80098a8:	6003      	str	r3, [r0, #0]
 80098aa:	e7d3      	b.n	8009854 <_free_r+0x28>
 80098ac:	6825      	ldr	r5, [r4, #0]
 80098ae:	1961      	adds	r1, r4, r5
 80098b0:	428b      	cmp	r3, r1
 80098b2:	bf04      	itt	eq
 80098b4:	6819      	ldreq	r1, [r3, #0]
 80098b6:	685b      	ldreq	r3, [r3, #4]
 80098b8:	6063      	str	r3, [r4, #4]
 80098ba:	bf04      	itt	eq
 80098bc:	1949      	addeq	r1, r1, r5
 80098be:	6021      	streq	r1, [r4, #0]
 80098c0:	6054      	str	r4, [r2, #4]
 80098c2:	e7c7      	b.n	8009854 <_free_r+0x28>
 80098c4:	b003      	add	sp, #12
 80098c6:	bd30      	pop	{r4, r5, pc}
 80098c8:	200004c4 	.word	0x200004c4

080098cc <_malloc_r>:
 80098cc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80098ce:	1ccd      	adds	r5, r1, #3
 80098d0:	f025 0503 	bic.w	r5, r5, #3
 80098d4:	3508      	adds	r5, #8
 80098d6:	2d0c      	cmp	r5, #12
 80098d8:	bf38      	it	cc
 80098da:	250c      	movcc	r5, #12
 80098dc:	2d00      	cmp	r5, #0
 80098de:	4606      	mov	r6, r0
 80098e0:	db01      	blt.n	80098e6 <_malloc_r+0x1a>
 80098e2:	42a9      	cmp	r1, r5
 80098e4:	d903      	bls.n	80098ee <_malloc_r+0x22>
 80098e6:	230c      	movs	r3, #12
 80098e8:	6033      	str	r3, [r6, #0]
 80098ea:	2000      	movs	r0, #0
 80098ec:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80098ee:	f000 fa97 	bl	8009e20 <__malloc_lock>
 80098f2:	4921      	ldr	r1, [pc, #132]	; (8009978 <_malloc_r+0xac>)
 80098f4:	680a      	ldr	r2, [r1, #0]
 80098f6:	4614      	mov	r4, r2
 80098f8:	b99c      	cbnz	r4, 8009922 <_malloc_r+0x56>
 80098fa:	4f20      	ldr	r7, [pc, #128]	; (800997c <_malloc_r+0xb0>)
 80098fc:	683b      	ldr	r3, [r7, #0]
 80098fe:	b923      	cbnz	r3, 800990a <_malloc_r+0x3e>
 8009900:	4621      	mov	r1, r4
 8009902:	4630      	mov	r0, r6
 8009904:	f000 f8e0 	bl	8009ac8 <_sbrk_r>
 8009908:	6038      	str	r0, [r7, #0]
 800990a:	4629      	mov	r1, r5
 800990c:	4630      	mov	r0, r6
 800990e:	f000 f8db 	bl	8009ac8 <_sbrk_r>
 8009912:	1c43      	adds	r3, r0, #1
 8009914:	d123      	bne.n	800995e <_malloc_r+0x92>
 8009916:	230c      	movs	r3, #12
 8009918:	6033      	str	r3, [r6, #0]
 800991a:	4630      	mov	r0, r6
 800991c:	f000 fa86 	bl	8009e2c <__malloc_unlock>
 8009920:	e7e3      	b.n	80098ea <_malloc_r+0x1e>
 8009922:	6823      	ldr	r3, [r4, #0]
 8009924:	1b5b      	subs	r3, r3, r5
 8009926:	d417      	bmi.n	8009958 <_malloc_r+0x8c>
 8009928:	2b0b      	cmp	r3, #11
 800992a:	d903      	bls.n	8009934 <_malloc_r+0x68>
 800992c:	6023      	str	r3, [r4, #0]
 800992e:	441c      	add	r4, r3
 8009930:	6025      	str	r5, [r4, #0]
 8009932:	e004      	b.n	800993e <_malloc_r+0x72>
 8009934:	6863      	ldr	r3, [r4, #4]
 8009936:	42a2      	cmp	r2, r4
 8009938:	bf0c      	ite	eq
 800993a:	600b      	streq	r3, [r1, #0]
 800993c:	6053      	strne	r3, [r2, #4]
 800993e:	4630      	mov	r0, r6
 8009940:	f000 fa74 	bl	8009e2c <__malloc_unlock>
 8009944:	f104 000b 	add.w	r0, r4, #11
 8009948:	1d23      	adds	r3, r4, #4
 800994a:	f020 0007 	bic.w	r0, r0, #7
 800994e:	1ac2      	subs	r2, r0, r3
 8009950:	d0cc      	beq.n	80098ec <_malloc_r+0x20>
 8009952:	1a1b      	subs	r3, r3, r0
 8009954:	50a3      	str	r3, [r4, r2]
 8009956:	e7c9      	b.n	80098ec <_malloc_r+0x20>
 8009958:	4622      	mov	r2, r4
 800995a:	6864      	ldr	r4, [r4, #4]
 800995c:	e7cc      	b.n	80098f8 <_malloc_r+0x2c>
 800995e:	1cc4      	adds	r4, r0, #3
 8009960:	f024 0403 	bic.w	r4, r4, #3
 8009964:	42a0      	cmp	r0, r4
 8009966:	d0e3      	beq.n	8009930 <_malloc_r+0x64>
 8009968:	1a21      	subs	r1, r4, r0
 800996a:	4630      	mov	r0, r6
 800996c:	f000 f8ac 	bl	8009ac8 <_sbrk_r>
 8009970:	3001      	adds	r0, #1
 8009972:	d1dd      	bne.n	8009930 <_malloc_r+0x64>
 8009974:	e7cf      	b.n	8009916 <_malloc_r+0x4a>
 8009976:	bf00      	nop
 8009978:	200004c4 	.word	0x200004c4
 800997c:	200004c8 	.word	0x200004c8

08009980 <iprintf>:
 8009980:	b40f      	push	{r0, r1, r2, r3}
 8009982:	4b0a      	ldr	r3, [pc, #40]	; (80099ac <iprintf+0x2c>)
 8009984:	b513      	push	{r0, r1, r4, lr}
 8009986:	681c      	ldr	r4, [r3, #0]
 8009988:	b124      	cbz	r4, 8009994 <iprintf+0x14>
 800998a:	69a3      	ldr	r3, [r4, #24]
 800998c:	b913      	cbnz	r3, 8009994 <iprintf+0x14>
 800998e:	4620      	mov	r0, r4
 8009990:	f7ff fe70 	bl	8009674 <__sinit>
 8009994:	ab05      	add	r3, sp, #20
 8009996:	9a04      	ldr	r2, [sp, #16]
 8009998:	68a1      	ldr	r1, [r4, #8]
 800999a:	9301      	str	r3, [sp, #4]
 800999c:	4620      	mov	r0, r4
 800999e:	f000 fa75 	bl	8009e8c <_vfiprintf_r>
 80099a2:	b002      	add	sp, #8
 80099a4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80099a8:	b004      	add	sp, #16
 80099aa:	4770      	bx	lr
 80099ac:	20000024 	.word	0x20000024

080099b0 <putchar>:
 80099b0:	4b09      	ldr	r3, [pc, #36]	; (80099d8 <putchar+0x28>)
 80099b2:	b513      	push	{r0, r1, r4, lr}
 80099b4:	681c      	ldr	r4, [r3, #0]
 80099b6:	4601      	mov	r1, r0
 80099b8:	b134      	cbz	r4, 80099c8 <putchar+0x18>
 80099ba:	69a3      	ldr	r3, [r4, #24]
 80099bc:	b923      	cbnz	r3, 80099c8 <putchar+0x18>
 80099be:	9001      	str	r0, [sp, #4]
 80099c0:	4620      	mov	r0, r4
 80099c2:	f7ff fe57 	bl	8009674 <__sinit>
 80099c6:	9901      	ldr	r1, [sp, #4]
 80099c8:	68a2      	ldr	r2, [r4, #8]
 80099ca:	4620      	mov	r0, r4
 80099cc:	b002      	add	sp, #8
 80099ce:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80099d2:	f000 bd1f 	b.w	800a414 <_putc_r>
 80099d6:	bf00      	nop
 80099d8:	20000024 	.word	0x20000024

080099dc <_puts_r>:
 80099dc:	b570      	push	{r4, r5, r6, lr}
 80099de:	460e      	mov	r6, r1
 80099e0:	4605      	mov	r5, r0
 80099e2:	b118      	cbz	r0, 80099ec <_puts_r+0x10>
 80099e4:	6983      	ldr	r3, [r0, #24]
 80099e6:	b90b      	cbnz	r3, 80099ec <_puts_r+0x10>
 80099e8:	f7ff fe44 	bl	8009674 <__sinit>
 80099ec:	69ab      	ldr	r3, [r5, #24]
 80099ee:	68ac      	ldr	r4, [r5, #8]
 80099f0:	b913      	cbnz	r3, 80099f8 <_puts_r+0x1c>
 80099f2:	4628      	mov	r0, r5
 80099f4:	f7ff fe3e 	bl	8009674 <__sinit>
 80099f8:	4b2c      	ldr	r3, [pc, #176]	; (8009aac <_puts_r+0xd0>)
 80099fa:	429c      	cmp	r4, r3
 80099fc:	d120      	bne.n	8009a40 <_puts_r+0x64>
 80099fe:	686c      	ldr	r4, [r5, #4]
 8009a00:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8009a02:	07db      	lsls	r3, r3, #31
 8009a04:	d405      	bmi.n	8009a12 <_puts_r+0x36>
 8009a06:	89a3      	ldrh	r3, [r4, #12]
 8009a08:	0598      	lsls	r0, r3, #22
 8009a0a:	d402      	bmi.n	8009a12 <_puts_r+0x36>
 8009a0c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8009a0e:	f7ff fef4 	bl	80097fa <__retarget_lock_acquire_recursive>
 8009a12:	89a3      	ldrh	r3, [r4, #12]
 8009a14:	0719      	lsls	r1, r3, #28
 8009a16:	d51d      	bpl.n	8009a54 <_puts_r+0x78>
 8009a18:	6923      	ldr	r3, [r4, #16]
 8009a1a:	b1db      	cbz	r3, 8009a54 <_puts_r+0x78>
 8009a1c:	3e01      	subs	r6, #1
 8009a1e:	68a3      	ldr	r3, [r4, #8]
 8009a20:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8009a24:	3b01      	subs	r3, #1
 8009a26:	60a3      	str	r3, [r4, #8]
 8009a28:	bb39      	cbnz	r1, 8009a7a <_puts_r+0x9e>
 8009a2a:	2b00      	cmp	r3, #0
 8009a2c:	da38      	bge.n	8009aa0 <_puts_r+0xc4>
 8009a2e:	4622      	mov	r2, r4
 8009a30:	210a      	movs	r1, #10
 8009a32:	4628      	mov	r0, r5
 8009a34:	f000 f89c 	bl	8009b70 <__swbuf_r>
 8009a38:	3001      	adds	r0, #1
 8009a3a:	d011      	beq.n	8009a60 <_puts_r+0x84>
 8009a3c:	250a      	movs	r5, #10
 8009a3e:	e011      	b.n	8009a64 <_puts_r+0x88>
 8009a40:	4b1b      	ldr	r3, [pc, #108]	; (8009ab0 <_puts_r+0xd4>)
 8009a42:	429c      	cmp	r4, r3
 8009a44:	d101      	bne.n	8009a4a <_puts_r+0x6e>
 8009a46:	68ac      	ldr	r4, [r5, #8]
 8009a48:	e7da      	b.n	8009a00 <_puts_r+0x24>
 8009a4a:	4b1a      	ldr	r3, [pc, #104]	; (8009ab4 <_puts_r+0xd8>)
 8009a4c:	429c      	cmp	r4, r3
 8009a4e:	bf08      	it	eq
 8009a50:	68ec      	ldreq	r4, [r5, #12]
 8009a52:	e7d5      	b.n	8009a00 <_puts_r+0x24>
 8009a54:	4621      	mov	r1, r4
 8009a56:	4628      	mov	r0, r5
 8009a58:	f000 f8ee 	bl	8009c38 <__swsetup_r>
 8009a5c:	2800      	cmp	r0, #0
 8009a5e:	d0dd      	beq.n	8009a1c <_puts_r+0x40>
 8009a60:	f04f 35ff 	mov.w	r5, #4294967295
 8009a64:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8009a66:	07da      	lsls	r2, r3, #31
 8009a68:	d405      	bmi.n	8009a76 <_puts_r+0x9a>
 8009a6a:	89a3      	ldrh	r3, [r4, #12]
 8009a6c:	059b      	lsls	r3, r3, #22
 8009a6e:	d402      	bmi.n	8009a76 <_puts_r+0x9a>
 8009a70:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8009a72:	f7ff fec3 	bl	80097fc <__retarget_lock_release_recursive>
 8009a76:	4628      	mov	r0, r5
 8009a78:	bd70      	pop	{r4, r5, r6, pc}
 8009a7a:	2b00      	cmp	r3, #0
 8009a7c:	da04      	bge.n	8009a88 <_puts_r+0xac>
 8009a7e:	69a2      	ldr	r2, [r4, #24]
 8009a80:	429a      	cmp	r2, r3
 8009a82:	dc06      	bgt.n	8009a92 <_puts_r+0xb6>
 8009a84:	290a      	cmp	r1, #10
 8009a86:	d004      	beq.n	8009a92 <_puts_r+0xb6>
 8009a88:	6823      	ldr	r3, [r4, #0]
 8009a8a:	1c5a      	adds	r2, r3, #1
 8009a8c:	6022      	str	r2, [r4, #0]
 8009a8e:	7019      	strb	r1, [r3, #0]
 8009a90:	e7c5      	b.n	8009a1e <_puts_r+0x42>
 8009a92:	4622      	mov	r2, r4
 8009a94:	4628      	mov	r0, r5
 8009a96:	f000 f86b 	bl	8009b70 <__swbuf_r>
 8009a9a:	3001      	adds	r0, #1
 8009a9c:	d1bf      	bne.n	8009a1e <_puts_r+0x42>
 8009a9e:	e7df      	b.n	8009a60 <_puts_r+0x84>
 8009aa0:	6823      	ldr	r3, [r4, #0]
 8009aa2:	250a      	movs	r5, #10
 8009aa4:	1c5a      	adds	r2, r3, #1
 8009aa6:	6022      	str	r2, [r4, #0]
 8009aa8:	701d      	strb	r5, [r3, #0]
 8009aaa:	e7db      	b.n	8009a64 <_puts_r+0x88>
 8009aac:	0800a834 	.word	0x0800a834
 8009ab0:	0800a854 	.word	0x0800a854
 8009ab4:	0800a814 	.word	0x0800a814

08009ab8 <puts>:
 8009ab8:	4b02      	ldr	r3, [pc, #8]	; (8009ac4 <puts+0xc>)
 8009aba:	4601      	mov	r1, r0
 8009abc:	6818      	ldr	r0, [r3, #0]
 8009abe:	f7ff bf8d 	b.w	80099dc <_puts_r>
 8009ac2:	bf00      	nop
 8009ac4:	20000024 	.word	0x20000024

08009ac8 <_sbrk_r>:
 8009ac8:	b538      	push	{r3, r4, r5, lr}
 8009aca:	4d06      	ldr	r5, [pc, #24]	; (8009ae4 <_sbrk_r+0x1c>)
 8009acc:	2300      	movs	r3, #0
 8009ace:	4604      	mov	r4, r0
 8009ad0:	4608      	mov	r0, r1
 8009ad2:	602b      	str	r3, [r5, #0]
 8009ad4:	f7f8 fbb6 	bl	8002244 <_sbrk>
 8009ad8:	1c43      	adds	r3, r0, #1
 8009ada:	d102      	bne.n	8009ae2 <_sbrk_r+0x1a>
 8009adc:	682b      	ldr	r3, [r5, #0]
 8009ade:	b103      	cbz	r3, 8009ae2 <_sbrk_r+0x1a>
 8009ae0:	6023      	str	r3, [r4, #0]
 8009ae2:	bd38      	pop	{r3, r4, r5, pc}
 8009ae4:	20000900 	.word	0x20000900

08009ae8 <__sread>:
 8009ae8:	b510      	push	{r4, lr}
 8009aea:	460c      	mov	r4, r1
 8009aec:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009af0:	f000 fcd8 	bl	800a4a4 <_read_r>
 8009af4:	2800      	cmp	r0, #0
 8009af6:	bfab      	itete	ge
 8009af8:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8009afa:	89a3      	ldrhlt	r3, [r4, #12]
 8009afc:	181b      	addge	r3, r3, r0
 8009afe:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8009b02:	bfac      	ite	ge
 8009b04:	6563      	strge	r3, [r4, #84]	; 0x54
 8009b06:	81a3      	strhlt	r3, [r4, #12]
 8009b08:	bd10      	pop	{r4, pc}

08009b0a <__swrite>:
 8009b0a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009b0e:	461f      	mov	r7, r3
 8009b10:	898b      	ldrh	r3, [r1, #12]
 8009b12:	05db      	lsls	r3, r3, #23
 8009b14:	4605      	mov	r5, r0
 8009b16:	460c      	mov	r4, r1
 8009b18:	4616      	mov	r6, r2
 8009b1a:	d505      	bpl.n	8009b28 <__swrite+0x1e>
 8009b1c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009b20:	2302      	movs	r3, #2
 8009b22:	2200      	movs	r2, #0
 8009b24:	f000 f906 	bl	8009d34 <_lseek_r>
 8009b28:	89a3      	ldrh	r3, [r4, #12]
 8009b2a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8009b2e:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8009b32:	81a3      	strh	r3, [r4, #12]
 8009b34:	4632      	mov	r2, r6
 8009b36:	463b      	mov	r3, r7
 8009b38:	4628      	mov	r0, r5
 8009b3a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8009b3e:	f000 b869 	b.w	8009c14 <_write_r>

08009b42 <__sseek>:
 8009b42:	b510      	push	{r4, lr}
 8009b44:	460c      	mov	r4, r1
 8009b46:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009b4a:	f000 f8f3 	bl	8009d34 <_lseek_r>
 8009b4e:	1c43      	adds	r3, r0, #1
 8009b50:	89a3      	ldrh	r3, [r4, #12]
 8009b52:	bf15      	itete	ne
 8009b54:	6560      	strne	r0, [r4, #84]	; 0x54
 8009b56:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8009b5a:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8009b5e:	81a3      	strheq	r3, [r4, #12]
 8009b60:	bf18      	it	ne
 8009b62:	81a3      	strhne	r3, [r4, #12]
 8009b64:	bd10      	pop	{r4, pc}

08009b66 <__sclose>:
 8009b66:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009b6a:	f000 b8d3 	b.w	8009d14 <_close_r>
	...

08009b70 <__swbuf_r>:
 8009b70:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009b72:	460e      	mov	r6, r1
 8009b74:	4614      	mov	r4, r2
 8009b76:	4605      	mov	r5, r0
 8009b78:	b118      	cbz	r0, 8009b82 <__swbuf_r+0x12>
 8009b7a:	6983      	ldr	r3, [r0, #24]
 8009b7c:	b90b      	cbnz	r3, 8009b82 <__swbuf_r+0x12>
 8009b7e:	f7ff fd79 	bl	8009674 <__sinit>
 8009b82:	4b21      	ldr	r3, [pc, #132]	; (8009c08 <__swbuf_r+0x98>)
 8009b84:	429c      	cmp	r4, r3
 8009b86:	d12b      	bne.n	8009be0 <__swbuf_r+0x70>
 8009b88:	686c      	ldr	r4, [r5, #4]
 8009b8a:	69a3      	ldr	r3, [r4, #24]
 8009b8c:	60a3      	str	r3, [r4, #8]
 8009b8e:	89a3      	ldrh	r3, [r4, #12]
 8009b90:	071a      	lsls	r2, r3, #28
 8009b92:	d52f      	bpl.n	8009bf4 <__swbuf_r+0x84>
 8009b94:	6923      	ldr	r3, [r4, #16]
 8009b96:	b36b      	cbz	r3, 8009bf4 <__swbuf_r+0x84>
 8009b98:	6923      	ldr	r3, [r4, #16]
 8009b9a:	6820      	ldr	r0, [r4, #0]
 8009b9c:	1ac0      	subs	r0, r0, r3
 8009b9e:	6963      	ldr	r3, [r4, #20]
 8009ba0:	b2f6      	uxtb	r6, r6
 8009ba2:	4283      	cmp	r3, r0
 8009ba4:	4637      	mov	r7, r6
 8009ba6:	dc04      	bgt.n	8009bb2 <__swbuf_r+0x42>
 8009ba8:	4621      	mov	r1, r4
 8009baa:	4628      	mov	r0, r5
 8009bac:	f7ff fcbc 	bl	8009528 <_fflush_r>
 8009bb0:	bb30      	cbnz	r0, 8009c00 <__swbuf_r+0x90>
 8009bb2:	68a3      	ldr	r3, [r4, #8]
 8009bb4:	3b01      	subs	r3, #1
 8009bb6:	60a3      	str	r3, [r4, #8]
 8009bb8:	6823      	ldr	r3, [r4, #0]
 8009bba:	1c5a      	adds	r2, r3, #1
 8009bbc:	6022      	str	r2, [r4, #0]
 8009bbe:	701e      	strb	r6, [r3, #0]
 8009bc0:	6963      	ldr	r3, [r4, #20]
 8009bc2:	3001      	adds	r0, #1
 8009bc4:	4283      	cmp	r3, r0
 8009bc6:	d004      	beq.n	8009bd2 <__swbuf_r+0x62>
 8009bc8:	89a3      	ldrh	r3, [r4, #12]
 8009bca:	07db      	lsls	r3, r3, #31
 8009bcc:	d506      	bpl.n	8009bdc <__swbuf_r+0x6c>
 8009bce:	2e0a      	cmp	r6, #10
 8009bd0:	d104      	bne.n	8009bdc <__swbuf_r+0x6c>
 8009bd2:	4621      	mov	r1, r4
 8009bd4:	4628      	mov	r0, r5
 8009bd6:	f7ff fca7 	bl	8009528 <_fflush_r>
 8009bda:	b988      	cbnz	r0, 8009c00 <__swbuf_r+0x90>
 8009bdc:	4638      	mov	r0, r7
 8009bde:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8009be0:	4b0a      	ldr	r3, [pc, #40]	; (8009c0c <__swbuf_r+0x9c>)
 8009be2:	429c      	cmp	r4, r3
 8009be4:	d101      	bne.n	8009bea <__swbuf_r+0x7a>
 8009be6:	68ac      	ldr	r4, [r5, #8]
 8009be8:	e7cf      	b.n	8009b8a <__swbuf_r+0x1a>
 8009bea:	4b09      	ldr	r3, [pc, #36]	; (8009c10 <__swbuf_r+0xa0>)
 8009bec:	429c      	cmp	r4, r3
 8009bee:	bf08      	it	eq
 8009bf0:	68ec      	ldreq	r4, [r5, #12]
 8009bf2:	e7ca      	b.n	8009b8a <__swbuf_r+0x1a>
 8009bf4:	4621      	mov	r1, r4
 8009bf6:	4628      	mov	r0, r5
 8009bf8:	f000 f81e 	bl	8009c38 <__swsetup_r>
 8009bfc:	2800      	cmp	r0, #0
 8009bfe:	d0cb      	beq.n	8009b98 <__swbuf_r+0x28>
 8009c00:	f04f 37ff 	mov.w	r7, #4294967295
 8009c04:	e7ea      	b.n	8009bdc <__swbuf_r+0x6c>
 8009c06:	bf00      	nop
 8009c08:	0800a834 	.word	0x0800a834
 8009c0c:	0800a854 	.word	0x0800a854
 8009c10:	0800a814 	.word	0x0800a814

08009c14 <_write_r>:
 8009c14:	b538      	push	{r3, r4, r5, lr}
 8009c16:	4d07      	ldr	r5, [pc, #28]	; (8009c34 <_write_r+0x20>)
 8009c18:	4604      	mov	r4, r0
 8009c1a:	4608      	mov	r0, r1
 8009c1c:	4611      	mov	r1, r2
 8009c1e:	2200      	movs	r2, #0
 8009c20:	602a      	str	r2, [r5, #0]
 8009c22:	461a      	mov	r2, r3
 8009c24:	f7f8 fabd 	bl	80021a2 <_write>
 8009c28:	1c43      	adds	r3, r0, #1
 8009c2a:	d102      	bne.n	8009c32 <_write_r+0x1e>
 8009c2c:	682b      	ldr	r3, [r5, #0]
 8009c2e:	b103      	cbz	r3, 8009c32 <_write_r+0x1e>
 8009c30:	6023      	str	r3, [r4, #0]
 8009c32:	bd38      	pop	{r3, r4, r5, pc}
 8009c34:	20000900 	.word	0x20000900

08009c38 <__swsetup_r>:
 8009c38:	4b32      	ldr	r3, [pc, #200]	; (8009d04 <__swsetup_r+0xcc>)
 8009c3a:	b570      	push	{r4, r5, r6, lr}
 8009c3c:	681d      	ldr	r5, [r3, #0]
 8009c3e:	4606      	mov	r6, r0
 8009c40:	460c      	mov	r4, r1
 8009c42:	b125      	cbz	r5, 8009c4e <__swsetup_r+0x16>
 8009c44:	69ab      	ldr	r3, [r5, #24]
 8009c46:	b913      	cbnz	r3, 8009c4e <__swsetup_r+0x16>
 8009c48:	4628      	mov	r0, r5
 8009c4a:	f7ff fd13 	bl	8009674 <__sinit>
 8009c4e:	4b2e      	ldr	r3, [pc, #184]	; (8009d08 <__swsetup_r+0xd0>)
 8009c50:	429c      	cmp	r4, r3
 8009c52:	d10f      	bne.n	8009c74 <__swsetup_r+0x3c>
 8009c54:	686c      	ldr	r4, [r5, #4]
 8009c56:	89a3      	ldrh	r3, [r4, #12]
 8009c58:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8009c5c:	0719      	lsls	r1, r3, #28
 8009c5e:	d42c      	bmi.n	8009cba <__swsetup_r+0x82>
 8009c60:	06dd      	lsls	r5, r3, #27
 8009c62:	d411      	bmi.n	8009c88 <__swsetup_r+0x50>
 8009c64:	2309      	movs	r3, #9
 8009c66:	6033      	str	r3, [r6, #0]
 8009c68:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8009c6c:	81a3      	strh	r3, [r4, #12]
 8009c6e:	f04f 30ff 	mov.w	r0, #4294967295
 8009c72:	e03e      	b.n	8009cf2 <__swsetup_r+0xba>
 8009c74:	4b25      	ldr	r3, [pc, #148]	; (8009d0c <__swsetup_r+0xd4>)
 8009c76:	429c      	cmp	r4, r3
 8009c78:	d101      	bne.n	8009c7e <__swsetup_r+0x46>
 8009c7a:	68ac      	ldr	r4, [r5, #8]
 8009c7c:	e7eb      	b.n	8009c56 <__swsetup_r+0x1e>
 8009c7e:	4b24      	ldr	r3, [pc, #144]	; (8009d10 <__swsetup_r+0xd8>)
 8009c80:	429c      	cmp	r4, r3
 8009c82:	bf08      	it	eq
 8009c84:	68ec      	ldreq	r4, [r5, #12]
 8009c86:	e7e6      	b.n	8009c56 <__swsetup_r+0x1e>
 8009c88:	0758      	lsls	r0, r3, #29
 8009c8a:	d512      	bpl.n	8009cb2 <__swsetup_r+0x7a>
 8009c8c:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8009c8e:	b141      	cbz	r1, 8009ca2 <__swsetup_r+0x6a>
 8009c90:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8009c94:	4299      	cmp	r1, r3
 8009c96:	d002      	beq.n	8009c9e <__swsetup_r+0x66>
 8009c98:	4630      	mov	r0, r6
 8009c9a:	f7ff fdc7 	bl	800982c <_free_r>
 8009c9e:	2300      	movs	r3, #0
 8009ca0:	6363      	str	r3, [r4, #52]	; 0x34
 8009ca2:	89a3      	ldrh	r3, [r4, #12]
 8009ca4:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8009ca8:	81a3      	strh	r3, [r4, #12]
 8009caa:	2300      	movs	r3, #0
 8009cac:	6063      	str	r3, [r4, #4]
 8009cae:	6923      	ldr	r3, [r4, #16]
 8009cb0:	6023      	str	r3, [r4, #0]
 8009cb2:	89a3      	ldrh	r3, [r4, #12]
 8009cb4:	f043 0308 	orr.w	r3, r3, #8
 8009cb8:	81a3      	strh	r3, [r4, #12]
 8009cba:	6923      	ldr	r3, [r4, #16]
 8009cbc:	b94b      	cbnz	r3, 8009cd2 <__swsetup_r+0x9a>
 8009cbe:	89a3      	ldrh	r3, [r4, #12]
 8009cc0:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8009cc4:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8009cc8:	d003      	beq.n	8009cd2 <__swsetup_r+0x9a>
 8009cca:	4621      	mov	r1, r4
 8009ccc:	4630      	mov	r0, r6
 8009cce:	f000 f867 	bl	8009da0 <__smakebuf_r>
 8009cd2:	89a0      	ldrh	r0, [r4, #12]
 8009cd4:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8009cd8:	f010 0301 	ands.w	r3, r0, #1
 8009cdc:	d00a      	beq.n	8009cf4 <__swsetup_r+0xbc>
 8009cde:	2300      	movs	r3, #0
 8009ce0:	60a3      	str	r3, [r4, #8]
 8009ce2:	6963      	ldr	r3, [r4, #20]
 8009ce4:	425b      	negs	r3, r3
 8009ce6:	61a3      	str	r3, [r4, #24]
 8009ce8:	6923      	ldr	r3, [r4, #16]
 8009cea:	b943      	cbnz	r3, 8009cfe <__swsetup_r+0xc6>
 8009cec:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8009cf0:	d1ba      	bne.n	8009c68 <__swsetup_r+0x30>
 8009cf2:	bd70      	pop	{r4, r5, r6, pc}
 8009cf4:	0781      	lsls	r1, r0, #30
 8009cf6:	bf58      	it	pl
 8009cf8:	6963      	ldrpl	r3, [r4, #20]
 8009cfa:	60a3      	str	r3, [r4, #8]
 8009cfc:	e7f4      	b.n	8009ce8 <__swsetup_r+0xb0>
 8009cfe:	2000      	movs	r0, #0
 8009d00:	e7f7      	b.n	8009cf2 <__swsetup_r+0xba>
 8009d02:	bf00      	nop
 8009d04:	20000024 	.word	0x20000024
 8009d08:	0800a834 	.word	0x0800a834
 8009d0c:	0800a854 	.word	0x0800a854
 8009d10:	0800a814 	.word	0x0800a814

08009d14 <_close_r>:
 8009d14:	b538      	push	{r3, r4, r5, lr}
 8009d16:	4d06      	ldr	r5, [pc, #24]	; (8009d30 <_close_r+0x1c>)
 8009d18:	2300      	movs	r3, #0
 8009d1a:	4604      	mov	r4, r0
 8009d1c:	4608      	mov	r0, r1
 8009d1e:	602b      	str	r3, [r5, #0]
 8009d20:	f7f8 fa5b 	bl	80021da <_close>
 8009d24:	1c43      	adds	r3, r0, #1
 8009d26:	d102      	bne.n	8009d2e <_close_r+0x1a>
 8009d28:	682b      	ldr	r3, [r5, #0]
 8009d2a:	b103      	cbz	r3, 8009d2e <_close_r+0x1a>
 8009d2c:	6023      	str	r3, [r4, #0]
 8009d2e:	bd38      	pop	{r3, r4, r5, pc}
 8009d30:	20000900 	.word	0x20000900

08009d34 <_lseek_r>:
 8009d34:	b538      	push	{r3, r4, r5, lr}
 8009d36:	4d07      	ldr	r5, [pc, #28]	; (8009d54 <_lseek_r+0x20>)
 8009d38:	4604      	mov	r4, r0
 8009d3a:	4608      	mov	r0, r1
 8009d3c:	4611      	mov	r1, r2
 8009d3e:	2200      	movs	r2, #0
 8009d40:	602a      	str	r2, [r5, #0]
 8009d42:	461a      	mov	r2, r3
 8009d44:	f7f8 fa70 	bl	8002228 <_lseek>
 8009d48:	1c43      	adds	r3, r0, #1
 8009d4a:	d102      	bne.n	8009d52 <_lseek_r+0x1e>
 8009d4c:	682b      	ldr	r3, [r5, #0]
 8009d4e:	b103      	cbz	r3, 8009d52 <_lseek_r+0x1e>
 8009d50:	6023      	str	r3, [r4, #0]
 8009d52:	bd38      	pop	{r3, r4, r5, pc}
 8009d54:	20000900 	.word	0x20000900

08009d58 <__swhatbuf_r>:
 8009d58:	b570      	push	{r4, r5, r6, lr}
 8009d5a:	460e      	mov	r6, r1
 8009d5c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009d60:	2900      	cmp	r1, #0
 8009d62:	b096      	sub	sp, #88	; 0x58
 8009d64:	4614      	mov	r4, r2
 8009d66:	461d      	mov	r5, r3
 8009d68:	da07      	bge.n	8009d7a <__swhatbuf_r+0x22>
 8009d6a:	2300      	movs	r3, #0
 8009d6c:	602b      	str	r3, [r5, #0]
 8009d6e:	89b3      	ldrh	r3, [r6, #12]
 8009d70:	061a      	lsls	r2, r3, #24
 8009d72:	d410      	bmi.n	8009d96 <__swhatbuf_r+0x3e>
 8009d74:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8009d78:	e00e      	b.n	8009d98 <__swhatbuf_r+0x40>
 8009d7a:	466a      	mov	r2, sp
 8009d7c:	f000 fba4 	bl	800a4c8 <_fstat_r>
 8009d80:	2800      	cmp	r0, #0
 8009d82:	dbf2      	blt.n	8009d6a <__swhatbuf_r+0x12>
 8009d84:	9a01      	ldr	r2, [sp, #4]
 8009d86:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8009d8a:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8009d8e:	425a      	negs	r2, r3
 8009d90:	415a      	adcs	r2, r3
 8009d92:	602a      	str	r2, [r5, #0]
 8009d94:	e7ee      	b.n	8009d74 <__swhatbuf_r+0x1c>
 8009d96:	2340      	movs	r3, #64	; 0x40
 8009d98:	2000      	movs	r0, #0
 8009d9a:	6023      	str	r3, [r4, #0]
 8009d9c:	b016      	add	sp, #88	; 0x58
 8009d9e:	bd70      	pop	{r4, r5, r6, pc}

08009da0 <__smakebuf_r>:
 8009da0:	898b      	ldrh	r3, [r1, #12]
 8009da2:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8009da4:	079d      	lsls	r5, r3, #30
 8009da6:	4606      	mov	r6, r0
 8009da8:	460c      	mov	r4, r1
 8009daa:	d507      	bpl.n	8009dbc <__smakebuf_r+0x1c>
 8009dac:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8009db0:	6023      	str	r3, [r4, #0]
 8009db2:	6123      	str	r3, [r4, #16]
 8009db4:	2301      	movs	r3, #1
 8009db6:	6163      	str	r3, [r4, #20]
 8009db8:	b002      	add	sp, #8
 8009dba:	bd70      	pop	{r4, r5, r6, pc}
 8009dbc:	ab01      	add	r3, sp, #4
 8009dbe:	466a      	mov	r2, sp
 8009dc0:	f7ff ffca 	bl	8009d58 <__swhatbuf_r>
 8009dc4:	9900      	ldr	r1, [sp, #0]
 8009dc6:	4605      	mov	r5, r0
 8009dc8:	4630      	mov	r0, r6
 8009dca:	f7ff fd7f 	bl	80098cc <_malloc_r>
 8009dce:	b948      	cbnz	r0, 8009de4 <__smakebuf_r+0x44>
 8009dd0:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009dd4:	059a      	lsls	r2, r3, #22
 8009dd6:	d4ef      	bmi.n	8009db8 <__smakebuf_r+0x18>
 8009dd8:	f023 0303 	bic.w	r3, r3, #3
 8009ddc:	f043 0302 	orr.w	r3, r3, #2
 8009de0:	81a3      	strh	r3, [r4, #12]
 8009de2:	e7e3      	b.n	8009dac <__smakebuf_r+0xc>
 8009de4:	4b0d      	ldr	r3, [pc, #52]	; (8009e1c <__smakebuf_r+0x7c>)
 8009de6:	62b3      	str	r3, [r6, #40]	; 0x28
 8009de8:	89a3      	ldrh	r3, [r4, #12]
 8009dea:	6020      	str	r0, [r4, #0]
 8009dec:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8009df0:	81a3      	strh	r3, [r4, #12]
 8009df2:	9b00      	ldr	r3, [sp, #0]
 8009df4:	6163      	str	r3, [r4, #20]
 8009df6:	9b01      	ldr	r3, [sp, #4]
 8009df8:	6120      	str	r0, [r4, #16]
 8009dfa:	b15b      	cbz	r3, 8009e14 <__smakebuf_r+0x74>
 8009dfc:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8009e00:	4630      	mov	r0, r6
 8009e02:	f000 fb73 	bl	800a4ec <_isatty_r>
 8009e06:	b128      	cbz	r0, 8009e14 <__smakebuf_r+0x74>
 8009e08:	89a3      	ldrh	r3, [r4, #12]
 8009e0a:	f023 0303 	bic.w	r3, r3, #3
 8009e0e:	f043 0301 	orr.w	r3, r3, #1
 8009e12:	81a3      	strh	r3, [r4, #12]
 8009e14:	89a0      	ldrh	r0, [r4, #12]
 8009e16:	4305      	orrs	r5, r0
 8009e18:	81a5      	strh	r5, [r4, #12]
 8009e1a:	e7cd      	b.n	8009db8 <__smakebuf_r+0x18>
 8009e1c:	0800960d 	.word	0x0800960d

08009e20 <__malloc_lock>:
 8009e20:	4801      	ldr	r0, [pc, #4]	; (8009e28 <__malloc_lock+0x8>)
 8009e22:	f7ff bcea 	b.w	80097fa <__retarget_lock_acquire_recursive>
 8009e26:	bf00      	nop
 8009e28:	200008f8 	.word	0x200008f8

08009e2c <__malloc_unlock>:
 8009e2c:	4801      	ldr	r0, [pc, #4]	; (8009e34 <__malloc_unlock+0x8>)
 8009e2e:	f7ff bce5 	b.w	80097fc <__retarget_lock_release_recursive>
 8009e32:	bf00      	nop
 8009e34:	200008f8 	.word	0x200008f8

08009e38 <__sfputc_r>:
 8009e38:	6893      	ldr	r3, [r2, #8]
 8009e3a:	3b01      	subs	r3, #1
 8009e3c:	2b00      	cmp	r3, #0
 8009e3e:	b410      	push	{r4}
 8009e40:	6093      	str	r3, [r2, #8]
 8009e42:	da08      	bge.n	8009e56 <__sfputc_r+0x1e>
 8009e44:	6994      	ldr	r4, [r2, #24]
 8009e46:	42a3      	cmp	r3, r4
 8009e48:	db01      	blt.n	8009e4e <__sfputc_r+0x16>
 8009e4a:	290a      	cmp	r1, #10
 8009e4c:	d103      	bne.n	8009e56 <__sfputc_r+0x1e>
 8009e4e:	f85d 4b04 	ldr.w	r4, [sp], #4
 8009e52:	f7ff be8d 	b.w	8009b70 <__swbuf_r>
 8009e56:	6813      	ldr	r3, [r2, #0]
 8009e58:	1c58      	adds	r0, r3, #1
 8009e5a:	6010      	str	r0, [r2, #0]
 8009e5c:	7019      	strb	r1, [r3, #0]
 8009e5e:	4608      	mov	r0, r1
 8009e60:	f85d 4b04 	ldr.w	r4, [sp], #4
 8009e64:	4770      	bx	lr

08009e66 <__sfputs_r>:
 8009e66:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009e68:	4606      	mov	r6, r0
 8009e6a:	460f      	mov	r7, r1
 8009e6c:	4614      	mov	r4, r2
 8009e6e:	18d5      	adds	r5, r2, r3
 8009e70:	42ac      	cmp	r4, r5
 8009e72:	d101      	bne.n	8009e78 <__sfputs_r+0x12>
 8009e74:	2000      	movs	r0, #0
 8009e76:	e007      	b.n	8009e88 <__sfputs_r+0x22>
 8009e78:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009e7c:	463a      	mov	r2, r7
 8009e7e:	4630      	mov	r0, r6
 8009e80:	f7ff ffda 	bl	8009e38 <__sfputc_r>
 8009e84:	1c43      	adds	r3, r0, #1
 8009e86:	d1f3      	bne.n	8009e70 <__sfputs_r+0xa>
 8009e88:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08009e8c <_vfiprintf_r>:
 8009e8c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009e90:	460d      	mov	r5, r1
 8009e92:	b09d      	sub	sp, #116	; 0x74
 8009e94:	4614      	mov	r4, r2
 8009e96:	4698      	mov	r8, r3
 8009e98:	4606      	mov	r6, r0
 8009e9a:	b118      	cbz	r0, 8009ea4 <_vfiprintf_r+0x18>
 8009e9c:	6983      	ldr	r3, [r0, #24]
 8009e9e:	b90b      	cbnz	r3, 8009ea4 <_vfiprintf_r+0x18>
 8009ea0:	f7ff fbe8 	bl	8009674 <__sinit>
 8009ea4:	4b89      	ldr	r3, [pc, #548]	; (800a0cc <_vfiprintf_r+0x240>)
 8009ea6:	429d      	cmp	r5, r3
 8009ea8:	d11b      	bne.n	8009ee2 <_vfiprintf_r+0x56>
 8009eaa:	6875      	ldr	r5, [r6, #4]
 8009eac:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8009eae:	07d9      	lsls	r1, r3, #31
 8009eb0:	d405      	bmi.n	8009ebe <_vfiprintf_r+0x32>
 8009eb2:	89ab      	ldrh	r3, [r5, #12]
 8009eb4:	059a      	lsls	r2, r3, #22
 8009eb6:	d402      	bmi.n	8009ebe <_vfiprintf_r+0x32>
 8009eb8:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8009eba:	f7ff fc9e 	bl	80097fa <__retarget_lock_acquire_recursive>
 8009ebe:	89ab      	ldrh	r3, [r5, #12]
 8009ec0:	071b      	lsls	r3, r3, #28
 8009ec2:	d501      	bpl.n	8009ec8 <_vfiprintf_r+0x3c>
 8009ec4:	692b      	ldr	r3, [r5, #16]
 8009ec6:	b9eb      	cbnz	r3, 8009f04 <_vfiprintf_r+0x78>
 8009ec8:	4629      	mov	r1, r5
 8009eca:	4630      	mov	r0, r6
 8009ecc:	f7ff feb4 	bl	8009c38 <__swsetup_r>
 8009ed0:	b1c0      	cbz	r0, 8009f04 <_vfiprintf_r+0x78>
 8009ed2:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8009ed4:	07dc      	lsls	r4, r3, #31
 8009ed6:	d50e      	bpl.n	8009ef6 <_vfiprintf_r+0x6a>
 8009ed8:	f04f 30ff 	mov.w	r0, #4294967295
 8009edc:	b01d      	add	sp, #116	; 0x74
 8009ede:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009ee2:	4b7b      	ldr	r3, [pc, #492]	; (800a0d0 <_vfiprintf_r+0x244>)
 8009ee4:	429d      	cmp	r5, r3
 8009ee6:	d101      	bne.n	8009eec <_vfiprintf_r+0x60>
 8009ee8:	68b5      	ldr	r5, [r6, #8]
 8009eea:	e7df      	b.n	8009eac <_vfiprintf_r+0x20>
 8009eec:	4b79      	ldr	r3, [pc, #484]	; (800a0d4 <_vfiprintf_r+0x248>)
 8009eee:	429d      	cmp	r5, r3
 8009ef0:	bf08      	it	eq
 8009ef2:	68f5      	ldreq	r5, [r6, #12]
 8009ef4:	e7da      	b.n	8009eac <_vfiprintf_r+0x20>
 8009ef6:	89ab      	ldrh	r3, [r5, #12]
 8009ef8:	0598      	lsls	r0, r3, #22
 8009efa:	d4ed      	bmi.n	8009ed8 <_vfiprintf_r+0x4c>
 8009efc:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8009efe:	f7ff fc7d 	bl	80097fc <__retarget_lock_release_recursive>
 8009f02:	e7e9      	b.n	8009ed8 <_vfiprintf_r+0x4c>
 8009f04:	2300      	movs	r3, #0
 8009f06:	9309      	str	r3, [sp, #36]	; 0x24
 8009f08:	2320      	movs	r3, #32
 8009f0a:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8009f0e:	f8cd 800c 	str.w	r8, [sp, #12]
 8009f12:	2330      	movs	r3, #48	; 0x30
 8009f14:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 800a0d8 <_vfiprintf_r+0x24c>
 8009f18:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8009f1c:	f04f 0901 	mov.w	r9, #1
 8009f20:	4623      	mov	r3, r4
 8009f22:	469a      	mov	sl, r3
 8009f24:	f813 2b01 	ldrb.w	r2, [r3], #1
 8009f28:	b10a      	cbz	r2, 8009f2e <_vfiprintf_r+0xa2>
 8009f2a:	2a25      	cmp	r2, #37	; 0x25
 8009f2c:	d1f9      	bne.n	8009f22 <_vfiprintf_r+0x96>
 8009f2e:	ebba 0b04 	subs.w	fp, sl, r4
 8009f32:	d00b      	beq.n	8009f4c <_vfiprintf_r+0xc0>
 8009f34:	465b      	mov	r3, fp
 8009f36:	4622      	mov	r2, r4
 8009f38:	4629      	mov	r1, r5
 8009f3a:	4630      	mov	r0, r6
 8009f3c:	f7ff ff93 	bl	8009e66 <__sfputs_r>
 8009f40:	3001      	adds	r0, #1
 8009f42:	f000 80aa 	beq.w	800a09a <_vfiprintf_r+0x20e>
 8009f46:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8009f48:	445a      	add	r2, fp
 8009f4a:	9209      	str	r2, [sp, #36]	; 0x24
 8009f4c:	f89a 3000 	ldrb.w	r3, [sl]
 8009f50:	2b00      	cmp	r3, #0
 8009f52:	f000 80a2 	beq.w	800a09a <_vfiprintf_r+0x20e>
 8009f56:	2300      	movs	r3, #0
 8009f58:	f04f 32ff 	mov.w	r2, #4294967295
 8009f5c:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8009f60:	f10a 0a01 	add.w	sl, sl, #1
 8009f64:	9304      	str	r3, [sp, #16]
 8009f66:	9307      	str	r3, [sp, #28]
 8009f68:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8009f6c:	931a      	str	r3, [sp, #104]	; 0x68
 8009f6e:	4654      	mov	r4, sl
 8009f70:	2205      	movs	r2, #5
 8009f72:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009f76:	4858      	ldr	r0, [pc, #352]	; (800a0d8 <_vfiprintf_r+0x24c>)
 8009f78:	f7f6 f942 	bl	8000200 <memchr>
 8009f7c:	9a04      	ldr	r2, [sp, #16]
 8009f7e:	b9d8      	cbnz	r0, 8009fb8 <_vfiprintf_r+0x12c>
 8009f80:	06d1      	lsls	r1, r2, #27
 8009f82:	bf44      	itt	mi
 8009f84:	2320      	movmi	r3, #32
 8009f86:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8009f8a:	0713      	lsls	r3, r2, #28
 8009f8c:	bf44      	itt	mi
 8009f8e:	232b      	movmi	r3, #43	; 0x2b
 8009f90:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8009f94:	f89a 3000 	ldrb.w	r3, [sl]
 8009f98:	2b2a      	cmp	r3, #42	; 0x2a
 8009f9a:	d015      	beq.n	8009fc8 <_vfiprintf_r+0x13c>
 8009f9c:	9a07      	ldr	r2, [sp, #28]
 8009f9e:	4654      	mov	r4, sl
 8009fa0:	2000      	movs	r0, #0
 8009fa2:	f04f 0c0a 	mov.w	ip, #10
 8009fa6:	4621      	mov	r1, r4
 8009fa8:	f811 3b01 	ldrb.w	r3, [r1], #1
 8009fac:	3b30      	subs	r3, #48	; 0x30
 8009fae:	2b09      	cmp	r3, #9
 8009fb0:	d94e      	bls.n	800a050 <_vfiprintf_r+0x1c4>
 8009fb2:	b1b0      	cbz	r0, 8009fe2 <_vfiprintf_r+0x156>
 8009fb4:	9207      	str	r2, [sp, #28]
 8009fb6:	e014      	b.n	8009fe2 <_vfiprintf_r+0x156>
 8009fb8:	eba0 0308 	sub.w	r3, r0, r8
 8009fbc:	fa09 f303 	lsl.w	r3, r9, r3
 8009fc0:	4313      	orrs	r3, r2
 8009fc2:	9304      	str	r3, [sp, #16]
 8009fc4:	46a2      	mov	sl, r4
 8009fc6:	e7d2      	b.n	8009f6e <_vfiprintf_r+0xe2>
 8009fc8:	9b03      	ldr	r3, [sp, #12]
 8009fca:	1d19      	adds	r1, r3, #4
 8009fcc:	681b      	ldr	r3, [r3, #0]
 8009fce:	9103      	str	r1, [sp, #12]
 8009fd0:	2b00      	cmp	r3, #0
 8009fd2:	bfbb      	ittet	lt
 8009fd4:	425b      	neglt	r3, r3
 8009fd6:	f042 0202 	orrlt.w	r2, r2, #2
 8009fda:	9307      	strge	r3, [sp, #28]
 8009fdc:	9307      	strlt	r3, [sp, #28]
 8009fde:	bfb8      	it	lt
 8009fe0:	9204      	strlt	r2, [sp, #16]
 8009fe2:	7823      	ldrb	r3, [r4, #0]
 8009fe4:	2b2e      	cmp	r3, #46	; 0x2e
 8009fe6:	d10c      	bne.n	800a002 <_vfiprintf_r+0x176>
 8009fe8:	7863      	ldrb	r3, [r4, #1]
 8009fea:	2b2a      	cmp	r3, #42	; 0x2a
 8009fec:	d135      	bne.n	800a05a <_vfiprintf_r+0x1ce>
 8009fee:	9b03      	ldr	r3, [sp, #12]
 8009ff0:	1d1a      	adds	r2, r3, #4
 8009ff2:	681b      	ldr	r3, [r3, #0]
 8009ff4:	9203      	str	r2, [sp, #12]
 8009ff6:	2b00      	cmp	r3, #0
 8009ff8:	bfb8      	it	lt
 8009ffa:	f04f 33ff 	movlt.w	r3, #4294967295
 8009ffe:	3402      	adds	r4, #2
 800a000:	9305      	str	r3, [sp, #20]
 800a002:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 800a0e8 <_vfiprintf_r+0x25c>
 800a006:	7821      	ldrb	r1, [r4, #0]
 800a008:	2203      	movs	r2, #3
 800a00a:	4650      	mov	r0, sl
 800a00c:	f7f6 f8f8 	bl	8000200 <memchr>
 800a010:	b140      	cbz	r0, 800a024 <_vfiprintf_r+0x198>
 800a012:	2340      	movs	r3, #64	; 0x40
 800a014:	eba0 000a 	sub.w	r0, r0, sl
 800a018:	fa03 f000 	lsl.w	r0, r3, r0
 800a01c:	9b04      	ldr	r3, [sp, #16]
 800a01e:	4303      	orrs	r3, r0
 800a020:	3401      	adds	r4, #1
 800a022:	9304      	str	r3, [sp, #16]
 800a024:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a028:	482c      	ldr	r0, [pc, #176]	; (800a0dc <_vfiprintf_r+0x250>)
 800a02a:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800a02e:	2206      	movs	r2, #6
 800a030:	f7f6 f8e6 	bl	8000200 <memchr>
 800a034:	2800      	cmp	r0, #0
 800a036:	d03f      	beq.n	800a0b8 <_vfiprintf_r+0x22c>
 800a038:	4b29      	ldr	r3, [pc, #164]	; (800a0e0 <_vfiprintf_r+0x254>)
 800a03a:	bb1b      	cbnz	r3, 800a084 <_vfiprintf_r+0x1f8>
 800a03c:	9b03      	ldr	r3, [sp, #12]
 800a03e:	3307      	adds	r3, #7
 800a040:	f023 0307 	bic.w	r3, r3, #7
 800a044:	3308      	adds	r3, #8
 800a046:	9303      	str	r3, [sp, #12]
 800a048:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a04a:	443b      	add	r3, r7
 800a04c:	9309      	str	r3, [sp, #36]	; 0x24
 800a04e:	e767      	b.n	8009f20 <_vfiprintf_r+0x94>
 800a050:	fb0c 3202 	mla	r2, ip, r2, r3
 800a054:	460c      	mov	r4, r1
 800a056:	2001      	movs	r0, #1
 800a058:	e7a5      	b.n	8009fa6 <_vfiprintf_r+0x11a>
 800a05a:	2300      	movs	r3, #0
 800a05c:	3401      	adds	r4, #1
 800a05e:	9305      	str	r3, [sp, #20]
 800a060:	4619      	mov	r1, r3
 800a062:	f04f 0c0a 	mov.w	ip, #10
 800a066:	4620      	mov	r0, r4
 800a068:	f810 2b01 	ldrb.w	r2, [r0], #1
 800a06c:	3a30      	subs	r2, #48	; 0x30
 800a06e:	2a09      	cmp	r2, #9
 800a070:	d903      	bls.n	800a07a <_vfiprintf_r+0x1ee>
 800a072:	2b00      	cmp	r3, #0
 800a074:	d0c5      	beq.n	800a002 <_vfiprintf_r+0x176>
 800a076:	9105      	str	r1, [sp, #20]
 800a078:	e7c3      	b.n	800a002 <_vfiprintf_r+0x176>
 800a07a:	fb0c 2101 	mla	r1, ip, r1, r2
 800a07e:	4604      	mov	r4, r0
 800a080:	2301      	movs	r3, #1
 800a082:	e7f0      	b.n	800a066 <_vfiprintf_r+0x1da>
 800a084:	ab03      	add	r3, sp, #12
 800a086:	9300      	str	r3, [sp, #0]
 800a088:	462a      	mov	r2, r5
 800a08a:	4b16      	ldr	r3, [pc, #88]	; (800a0e4 <_vfiprintf_r+0x258>)
 800a08c:	a904      	add	r1, sp, #16
 800a08e:	4630      	mov	r0, r6
 800a090:	f3af 8000 	nop.w
 800a094:	4607      	mov	r7, r0
 800a096:	1c78      	adds	r0, r7, #1
 800a098:	d1d6      	bne.n	800a048 <_vfiprintf_r+0x1bc>
 800a09a:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800a09c:	07d9      	lsls	r1, r3, #31
 800a09e:	d405      	bmi.n	800a0ac <_vfiprintf_r+0x220>
 800a0a0:	89ab      	ldrh	r3, [r5, #12]
 800a0a2:	059a      	lsls	r2, r3, #22
 800a0a4:	d402      	bmi.n	800a0ac <_vfiprintf_r+0x220>
 800a0a6:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800a0a8:	f7ff fba8 	bl	80097fc <__retarget_lock_release_recursive>
 800a0ac:	89ab      	ldrh	r3, [r5, #12]
 800a0ae:	065b      	lsls	r3, r3, #25
 800a0b0:	f53f af12 	bmi.w	8009ed8 <_vfiprintf_r+0x4c>
 800a0b4:	9809      	ldr	r0, [sp, #36]	; 0x24
 800a0b6:	e711      	b.n	8009edc <_vfiprintf_r+0x50>
 800a0b8:	ab03      	add	r3, sp, #12
 800a0ba:	9300      	str	r3, [sp, #0]
 800a0bc:	462a      	mov	r2, r5
 800a0be:	4b09      	ldr	r3, [pc, #36]	; (800a0e4 <_vfiprintf_r+0x258>)
 800a0c0:	a904      	add	r1, sp, #16
 800a0c2:	4630      	mov	r0, r6
 800a0c4:	f000 f880 	bl	800a1c8 <_printf_i>
 800a0c8:	e7e4      	b.n	800a094 <_vfiprintf_r+0x208>
 800a0ca:	bf00      	nop
 800a0cc:	0800a834 	.word	0x0800a834
 800a0d0:	0800a854 	.word	0x0800a854
 800a0d4:	0800a814 	.word	0x0800a814
 800a0d8:	0800a878 	.word	0x0800a878
 800a0dc:	0800a882 	.word	0x0800a882
 800a0e0:	00000000 	.word	0x00000000
 800a0e4:	08009e67 	.word	0x08009e67
 800a0e8:	0800a87e 	.word	0x0800a87e

0800a0ec <_printf_common>:
 800a0ec:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800a0f0:	4616      	mov	r6, r2
 800a0f2:	4699      	mov	r9, r3
 800a0f4:	688a      	ldr	r2, [r1, #8]
 800a0f6:	690b      	ldr	r3, [r1, #16]
 800a0f8:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800a0fc:	4293      	cmp	r3, r2
 800a0fe:	bfb8      	it	lt
 800a100:	4613      	movlt	r3, r2
 800a102:	6033      	str	r3, [r6, #0]
 800a104:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800a108:	4607      	mov	r7, r0
 800a10a:	460c      	mov	r4, r1
 800a10c:	b10a      	cbz	r2, 800a112 <_printf_common+0x26>
 800a10e:	3301      	adds	r3, #1
 800a110:	6033      	str	r3, [r6, #0]
 800a112:	6823      	ldr	r3, [r4, #0]
 800a114:	0699      	lsls	r1, r3, #26
 800a116:	bf42      	ittt	mi
 800a118:	6833      	ldrmi	r3, [r6, #0]
 800a11a:	3302      	addmi	r3, #2
 800a11c:	6033      	strmi	r3, [r6, #0]
 800a11e:	6825      	ldr	r5, [r4, #0]
 800a120:	f015 0506 	ands.w	r5, r5, #6
 800a124:	d106      	bne.n	800a134 <_printf_common+0x48>
 800a126:	f104 0a19 	add.w	sl, r4, #25
 800a12a:	68e3      	ldr	r3, [r4, #12]
 800a12c:	6832      	ldr	r2, [r6, #0]
 800a12e:	1a9b      	subs	r3, r3, r2
 800a130:	42ab      	cmp	r3, r5
 800a132:	dc26      	bgt.n	800a182 <_printf_common+0x96>
 800a134:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 800a138:	1e13      	subs	r3, r2, #0
 800a13a:	6822      	ldr	r2, [r4, #0]
 800a13c:	bf18      	it	ne
 800a13e:	2301      	movne	r3, #1
 800a140:	0692      	lsls	r2, r2, #26
 800a142:	d42b      	bmi.n	800a19c <_printf_common+0xb0>
 800a144:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800a148:	4649      	mov	r1, r9
 800a14a:	4638      	mov	r0, r7
 800a14c:	47c0      	blx	r8
 800a14e:	3001      	adds	r0, #1
 800a150:	d01e      	beq.n	800a190 <_printf_common+0xa4>
 800a152:	6823      	ldr	r3, [r4, #0]
 800a154:	68e5      	ldr	r5, [r4, #12]
 800a156:	6832      	ldr	r2, [r6, #0]
 800a158:	f003 0306 	and.w	r3, r3, #6
 800a15c:	2b04      	cmp	r3, #4
 800a15e:	bf08      	it	eq
 800a160:	1aad      	subeq	r5, r5, r2
 800a162:	68a3      	ldr	r3, [r4, #8]
 800a164:	6922      	ldr	r2, [r4, #16]
 800a166:	bf0c      	ite	eq
 800a168:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800a16c:	2500      	movne	r5, #0
 800a16e:	4293      	cmp	r3, r2
 800a170:	bfc4      	itt	gt
 800a172:	1a9b      	subgt	r3, r3, r2
 800a174:	18ed      	addgt	r5, r5, r3
 800a176:	2600      	movs	r6, #0
 800a178:	341a      	adds	r4, #26
 800a17a:	42b5      	cmp	r5, r6
 800a17c:	d11a      	bne.n	800a1b4 <_printf_common+0xc8>
 800a17e:	2000      	movs	r0, #0
 800a180:	e008      	b.n	800a194 <_printf_common+0xa8>
 800a182:	2301      	movs	r3, #1
 800a184:	4652      	mov	r2, sl
 800a186:	4649      	mov	r1, r9
 800a188:	4638      	mov	r0, r7
 800a18a:	47c0      	blx	r8
 800a18c:	3001      	adds	r0, #1
 800a18e:	d103      	bne.n	800a198 <_printf_common+0xac>
 800a190:	f04f 30ff 	mov.w	r0, #4294967295
 800a194:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a198:	3501      	adds	r5, #1
 800a19a:	e7c6      	b.n	800a12a <_printf_common+0x3e>
 800a19c:	18e1      	adds	r1, r4, r3
 800a19e:	1c5a      	adds	r2, r3, #1
 800a1a0:	2030      	movs	r0, #48	; 0x30
 800a1a2:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800a1a6:	4422      	add	r2, r4
 800a1a8:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800a1ac:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800a1b0:	3302      	adds	r3, #2
 800a1b2:	e7c7      	b.n	800a144 <_printf_common+0x58>
 800a1b4:	2301      	movs	r3, #1
 800a1b6:	4622      	mov	r2, r4
 800a1b8:	4649      	mov	r1, r9
 800a1ba:	4638      	mov	r0, r7
 800a1bc:	47c0      	blx	r8
 800a1be:	3001      	adds	r0, #1
 800a1c0:	d0e6      	beq.n	800a190 <_printf_common+0xa4>
 800a1c2:	3601      	adds	r6, #1
 800a1c4:	e7d9      	b.n	800a17a <_printf_common+0x8e>
	...

0800a1c8 <_printf_i>:
 800a1c8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800a1cc:	460c      	mov	r4, r1
 800a1ce:	4691      	mov	r9, r2
 800a1d0:	7e27      	ldrb	r7, [r4, #24]
 800a1d2:	990c      	ldr	r1, [sp, #48]	; 0x30
 800a1d4:	2f78      	cmp	r7, #120	; 0x78
 800a1d6:	4680      	mov	r8, r0
 800a1d8:	469a      	mov	sl, r3
 800a1da:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800a1de:	d807      	bhi.n	800a1f0 <_printf_i+0x28>
 800a1e0:	2f62      	cmp	r7, #98	; 0x62
 800a1e2:	d80a      	bhi.n	800a1fa <_printf_i+0x32>
 800a1e4:	2f00      	cmp	r7, #0
 800a1e6:	f000 80d8 	beq.w	800a39a <_printf_i+0x1d2>
 800a1ea:	2f58      	cmp	r7, #88	; 0x58
 800a1ec:	f000 80a3 	beq.w	800a336 <_printf_i+0x16e>
 800a1f0:	f104 0642 	add.w	r6, r4, #66	; 0x42
 800a1f4:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 800a1f8:	e03a      	b.n	800a270 <_printf_i+0xa8>
 800a1fa:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800a1fe:	2b15      	cmp	r3, #21
 800a200:	d8f6      	bhi.n	800a1f0 <_printf_i+0x28>
 800a202:	a001      	add	r0, pc, #4	; (adr r0, 800a208 <_printf_i+0x40>)
 800a204:	f850 f023 	ldr.w	pc, [r0, r3, lsl #2]
 800a208:	0800a261 	.word	0x0800a261
 800a20c:	0800a275 	.word	0x0800a275
 800a210:	0800a1f1 	.word	0x0800a1f1
 800a214:	0800a1f1 	.word	0x0800a1f1
 800a218:	0800a1f1 	.word	0x0800a1f1
 800a21c:	0800a1f1 	.word	0x0800a1f1
 800a220:	0800a275 	.word	0x0800a275
 800a224:	0800a1f1 	.word	0x0800a1f1
 800a228:	0800a1f1 	.word	0x0800a1f1
 800a22c:	0800a1f1 	.word	0x0800a1f1
 800a230:	0800a1f1 	.word	0x0800a1f1
 800a234:	0800a381 	.word	0x0800a381
 800a238:	0800a2a5 	.word	0x0800a2a5
 800a23c:	0800a363 	.word	0x0800a363
 800a240:	0800a1f1 	.word	0x0800a1f1
 800a244:	0800a1f1 	.word	0x0800a1f1
 800a248:	0800a3a3 	.word	0x0800a3a3
 800a24c:	0800a1f1 	.word	0x0800a1f1
 800a250:	0800a2a5 	.word	0x0800a2a5
 800a254:	0800a1f1 	.word	0x0800a1f1
 800a258:	0800a1f1 	.word	0x0800a1f1
 800a25c:	0800a36b 	.word	0x0800a36b
 800a260:	680b      	ldr	r3, [r1, #0]
 800a262:	1d1a      	adds	r2, r3, #4
 800a264:	681b      	ldr	r3, [r3, #0]
 800a266:	600a      	str	r2, [r1, #0]
 800a268:	f104 0642 	add.w	r6, r4, #66	; 0x42
 800a26c:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800a270:	2301      	movs	r3, #1
 800a272:	e0a3      	b.n	800a3bc <_printf_i+0x1f4>
 800a274:	6825      	ldr	r5, [r4, #0]
 800a276:	6808      	ldr	r0, [r1, #0]
 800a278:	062e      	lsls	r6, r5, #24
 800a27a:	f100 0304 	add.w	r3, r0, #4
 800a27e:	d50a      	bpl.n	800a296 <_printf_i+0xce>
 800a280:	6805      	ldr	r5, [r0, #0]
 800a282:	600b      	str	r3, [r1, #0]
 800a284:	2d00      	cmp	r5, #0
 800a286:	da03      	bge.n	800a290 <_printf_i+0xc8>
 800a288:	232d      	movs	r3, #45	; 0x2d
 800a28a:	426d      	negs	r5, r5
 800a28c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800a290:	485e      	ldr	r0, [pc, #376]	; (800a40c <_printf_i+0x244>)
 800a292:	230a      	movs	r3, #10
 800a294:	e019      	b.n	800a2ca <_printf_i+0x102>
 800a296:	f015 0f40 	tst.w	r5, #64	; 0x40
 800a29a:	6805      	ldr	r5, [r0, #0]
 800a29c:	600b      	str	r3, [r1, #0]
 800a29e:	bf18      	it	ne
 800a2a0:	b22d      	sxthne	r5, r5
 800a2a2:	e7ef      	b.n	800a284 <_printf_i+0xbc>
 800a2a4:	680b      	ldr	r3, [r1, #0]
 800a2a6:	6825      	ldr	r5, [r4, #0]
 800a2a8:	1d18      	adds	r0, r3, #4
 800a2aa:	6008      	str	r0, [r1, #0]
 800a2ac:	0628      	lsls	r0, r5, #24
 800a2ae:	d501      	bpl.n	800a2b4 <_printf_i+0xec>
 800a2b0:	681d      	ldr	r5, [r3, #0]
 800a2b2:	e002      	b.n	800a2ba <_printf_i+0xf2>
 800a2b4:	0669      	lsls	r1, r5, #25
 800a2b6:	d5fb      	bpl.n	800a2b0 <_printf_i+0xe8>
 800a2b8:	881d      	ldrh	r5, [r3, #0]
 800a2ba:	4854      	ldr	r0, [pc, #336]	; (800a40c <_printf_i+0x244>)
 800a2bc:	2f6f      	cmp	r7, #111	; 0x6f
 800a2be:	bf0c      	ite	eq
 800a2c0:	2308      	moveq	r3, #8
 800a2c2:	230a      	movne	r3, #10
 800a2c4:	2100      	movs	r1, #0
 800a2c6:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800a2ca:	6866      	ldr	r6, [r4, #4]
 800a2cc:	60a6      	str	r6, [r4, #8]
 800a2ce:	2e00      	cmp	r6, #0
 800a2d0:	bfa2      	ittt	ge
 800a2d2:	6821      	ldrge	r1, [r4, #0]
 800a2d4:	f021 0104 	bicge.w	r1, r1, #4
 800a2d8:	6021      	strge	r1, [r4, #0]
 800a2da:	b90d      	cbnz	r5, 800a2e0 <_printf_i+0x118>
 800a2dc:	2e00      	cmp	r6, #0
 800a2de:	d04d      	beq.n	800a37c <_printf_i+0x1b4>
 800a2e0:	4616      	mov	r6, r2
 800a2e2:	fbb5 f1f3 	udiv	r1, r5, r3
 800a2e6:	fb03 5711 	mls	r7, r3, r1, r5
 800a2ea:	5dc7      	ldrb	r7, [r0, r7]
 800a2ec:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800a2f0:	462f      	mov	r7, r5
 800a2f2:	42bb      	cmp	r3, r7
 800a2f4:	460d      	mov	r5, r1
 800a2f6:	d9f4      	bls.n	800a2e2 <_printf_i+0x11a>
 800a2f8:	2b08      	cmp	r3, #8
 800a2fa:	d10b      	bne.n	800a314 <_printf_i+0x14c>
 800a2fc:	6823      	ldr	r3, [r4, #0]
 800a2fe:	07df      	lsls	r7, r3, #31
 800a300:	d508      	bpl.n	800a314 <_printf_i+0x14c>
 800a302:	6923      	ldr	r3, [r4, #16]
 800a304:	6861      	ldr	r1, [r4, #4]
 800a306:	4299      	cmp	r1, r3
 800a308:	bfde      	ittt	le
 800a30a:	2330      	movle	r3, #48	; 0x30
 800a30c:	f806 3c01 	strble.w	r3, [r6, #-1]
 800a310:	f106 36ff 	addle.w	r6, r6, #4294967295
 800a314:	1b92      	subs	r2, r2, r6
 800a316:	6122      	str	r2, [r4, #16]
 800a318:	f8cd a000 	str.w	sl, [sp]
 800a31c:	464b      	mov	r3, r9
 800a31e:	aa03      	add	r2, sp, #12
 800a320:	4621      	mov	r1, r4
 800a322:	4640      	mov	r0, r8
 800a324:	f7ff fee2 	bl	800a0ec <_printf_common>
 800a328:	3001      	adds	r0, #1
 800a32a:	d14c      	bne.n	800a3c6 <_printf_i+0x1fe>
 800a32c:	f04f 30ff 	mov.w	r0, #4294967295
 800a330:	b004      	add	sp, #16
 800a332:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a336:	4835      	ldr	r0, [pc, #212]	; (800a40c <_printf_i+0x244>)
 800a338:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 800a33c:	6823      	ldr	r3, [r4, #0]
 800a33e:	680e      	ldr	r6, [r1, #0]
 800a340:	061f      	lsls	r7, r3, #24
 800a342:	f856 5b04 	ldr.w	r5, [r6], #4
 800a346:	600e      	str	r6, [r1, #0]
 800a348:	d514      	bpl.n	800a374 <_printf_i+0x1ac>
 800a34a:	07d9      	lsls	r1, r3, #31
 800a34c:	bf44      	itt	mi
 800a34e:	f043 0320 	orrmi.w	r3, r3, #32
 800a352:	6023      	strmi	r3, [r4, #0]
 800a354:	b91d      	cbnz	r5, 800a35e <_printf_i+0x196>
 800a356:	6823      	ldr	r3, [r4, #0]
 800a358:	f023 0320 	bic.w	r3, r3, #32
 800a35c:	6023      	str	r3, [r4, #0]
 800a35e:	2310      	movs	r3, #16
 800a360:	e7b0      	b.n	800a2c4 <_printf_i+0xfc>
 800a362:	6823      	ldr	r3, [r4, #0]
 800a364:	f043 0320 	orr.w	r3, r3, #32
 800a368:	6023      	str	r3, [r4, #0]
 800a36a:	2378      	movs	r3, #120	; 0x78
 800a36c:	4828      	ldr	r0, [pc, #160]	; (800a410 <_printf_i+0x248>)
 800a36e:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800a372:	e7e3      	b.n	800a33c <_printf_i+0x174>
 800a374:	065e      	lsls	r6, r3, #25
 800a376:	bf48      	it	mi
 800a378:	b2ad      	uxthmi	r5, r5
 800a37a:	e7e6      	b.n	800a34a <_printf_i+0x182>
 800a37c:	4616      	mov	r6, r2
 800a37e:	e7bb      	b.n	800a2f8 <_printf_i+0x130>
 800a380:	680b      	ldr	r3, [r1, #0]
 800a382:	6826      	ldr	r6, [r4, #0]
 800a384:	6960      	ldr	r0, [r4, #20]
 800a386:	1d1d      	adds	r5, r3, #4
 800a388:	600d      	str	r5, [r1, #0]
 800a38a:	0635      	lsls	r5, r6, #24
 800a38c:	681b      	ldr	r3, [r3, #0]
 800a38e:	d501      	bpl.n	800a394 <_printf_i+0x1cc>
 800a390:	6018      	str	r0, [r3, #0]
 800a392:	e002      	b.n	800a39a <_printf_i+0x1d2>
 800a394:	0671      	lsls	r1, r6, #25
 800a396:	d5fb      	bpl.n	800a390 <_printf_i+0x1c8>
 800a398:	8018      	strh	r0, [r3, #0]
 800a39a:	2300      	movs	r3, #0
 800a39c:	6123      	str	r3, [r4, #16]
 800a39e:	4616      	mov	r6, r2
 800a3a0:	e7ba      	b.n	800a318 <_printf_i+0x150>
 800a3a2:	680b      	ldr	r3, [r1, #0]
 800a3a4:	1d1a      	adds	r2, r3, #4
 800a3a6:	600a      	str	r2, [r1, #0]
 800a3a8:	681e      	ldr	r6, [r3, #0]
 800a3aa:	6862      	ldr	r2, [r4, #4]
 800a3ac:	2100      	movs	r1, #0
 800a3ae:	4630      	mov	r0, r6
 800a3b0:	f7f5 ff26 	bl	8000200 <memchr>
 800a3b4:	b108      	cbz	r0, 800a3ba <_printf_i+0x1f2>
 800a3b6:	1b80      	subs	r0, r0, r6
 800a3b8:	6060      	str	r0, [r4, #4]
 800a3ba:	6863      	ldr	r3, [r4, #4]
 800a3bc:	6123      	str	r3, [r4, #16]
 800a3be:	2300      	movs	r3, #0
 800a3c0:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800a3c4:	e7a8      	b.n	800a318 <_printf_i+0x150>
 800a3c6:	6923      	ldr	r3, [r4, #16]
 800a3c8:	4632      	mov	r2, r6
 800a3ca:	4649      	mov	r1, r9
 800a3cc:	4640      	mov	r0, r8
 800a3ce:	47d0      	blx	sl
 800a3d0:	3001      	adds	r0, #1
 800a3d2:	d0ab      	beq.n	800a32c <_printf_i+0x164>
 800a3d4:	6823      	ldr	r3, [r4, #0]
 800a3d6:	079b      	lsls	r3, r3, #30
 800a3d8:	d413      	bmi.n	800a402 <_printf_i+0x23a>
 800a3da:	68e0      	ldr	r0, [r4, #12]
 800a3dc:	9b03      	ldr	r3, [sp, #12]
 800a3de:	4298      	cmp	r0, r3
 800a3e0:	bfb8      	it	lt
 800a3e2:	4618      	movlt	r0, r3
 800a3e4:	e7a4      	b.n	800a330 <_printf_i+0x168>
 800a3e6:	2301      	movs	r3, #1
 800a3e8:	4632      	mov	r2, r6
 800a3ea:	4649      	mov	r1, r9
 800a3ec:	4640      	mov	r0, r8
 800a3ee:	47d0      	blx	sl
 800a3f0:	3001      	adds	r0, #1
 800a3f2:	d09b      	beq.n	800a32c <_printf_i+0x164>
 800a3f4:	3501      	adds	r5, #1
 800a3f6:	68e3      	ldr	r3, [r4, #12]
 800a3f8:	9903      	ldr	r1, [sp, #12]
 800a3fa:	1a5b      	subs	r3, r3, r1
 800a3fc:	42ab      	cmp	r3, r5
 800a3fe:	dcf2      	bgt.n	800a3e6 <_printf_i+0x21e>
 800a400:	e7eb      	b.n	800a3da <_printf_i+0x212>
 800a402:	2500      	movs	r5, #0
 800a404:	f104 0619 	add.w	r6, r4, #25
 800a408:	e7f5      	b.n	800a3f6 <_printf_i+0x22e>
 800a40a:	bf00      	nop
 800a40c:	0800a889 	.word	0x0800a889
 800a410:	0800a89a 	.word	0x0800a89a

0800a414 <_putc_r>:
 800a414:	b570      	push	{r4, r5, r6, lr}
 800a416:	460d      	mov	r5, r1
 800a418:	4614      	mov	r4, r2
 800a41a:	4606      	mov	r6, r0
 800a41c:	b118      	cbz	r0, 800a426 <_putc_r+0x12>
 800a41e:	6983      	ldr	r3, [r0, #24]
 800a420:	b90b      	cbnz	r3, 800a426 <_putc_r+0x12>
 800a422:	f7ff f927 	bl	8009674 <__sinit>
 800a426:	4b1c      	ldr	r3, [pc, #112]	; (800a498 <_putc_r+0x84>)
 800a428:	429c      	cmp	r4, r3
 800a42a:	d124      	bne.n	800a476 <_putc_r+0x62>
 800a42c:	6874      	ldr	r4, [r6, #4]
 800a42e:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800a430:	07d8      	lsls	r0, r3, #31
 800a432:	d405      	bmi.n	800a440 <_putc_r+0x2c>
 800a434:	89a3      	ldrh	r3, [r4, #12]
 800a436:	0599      	lsls	r1, r3, #22
 800a438:	d402      	bmi.n	800a440 <_putc_r+0x2c>
 800a43a:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800a43c:	f7ff f9dd 	bl	80097fa <__retarget_lock_acquire_recursive>
 800a440:	68a3      	ldr	r3, [r4, #8]
 800a442:	3b01      	subs	r3, #1
 800a444:	2b00      	cmp	r3, #0
 800a446:	60a3      	str	r3, [r4, #8]
 800a448:	da05      	bge.n	800a456 <_putc_r+0x42>
 800a44a:	69a2      	ldr	r2, [r4, #24]
 800a44c:	4293      	cmp	r3, r2
 800a44e:	db1c      	blt.n	800a48a <_putc_r+0x76>
 800a450:	b2eb      	uxtb	r3, r5
 800a452:	2b0a      	cmp	r3, #10
 800a454:	d019      	beq.n	800a48a <_putc_r+0x76>
 800a456:	6823      	ldr	r3, [r4, #0]
 800a458:	1c5a      	adds	r2, r3, #1
 800a45a:	6022      	str	r2, [r4, #0]
 800a45c:	701d      	strb	r5, [r3, #0]
 800a45e:	b2ed      	uxtb	r5, r5
 800a460:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800a462:	07da      	lsls	r2, r3, #31
 800a464:	d405      	bmi.n	800a472 <_putc_r+0x5e>
 800a466:	89a3      	ldrh	r3, [r4, #12]
 800a468:	059b      	lsls	r3, r3, #22
 800a46a:	d402      	bmi.n	800a472 <_putc_r+0x5e>
 800a46c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800a46e:	f7ff f9c5 	bl	80097fc <__retarget_lock_release_recursive>
 800a472:	4628      	mov	r0, r5
 800a474:	bd70      	pop	{r4, r5, r6, pc}
 800a476:	4b09      	ldr	r3, [pc, #36]	; (800a49c <_putc_r+0x88>)
 800a478:	429c      	cmp	r4, r3
 800a47a:	d101      	bne.n	800a480 <_putc_r+0x6c>
 800a47c:	68b4      	ldr	r4, [r6, #8]
 800a47e:	e7d6      	b.n	800a42e <_putc_r+0x1a>
 800a480:	4b07      	ldr	r3, [pc, #28]	; (800a4a0 <_putc_r+0x8c>)
 800a482:	429c      	cmp	r4, r3
 800a484:	bf08      	it	eq
 800a486:	68f4      	ldreq	r4, [r6, #12]
 800a488:	e7d1      	b.n	800a42e <_putc_r+0x1a>
 800a48a:	4629      	mov	r1, r5
 800a48c:	4622      	mov	r2, r4
 800a48e:	4630      	mov	r0, r6
 800a490:	f7ff fb6e 	bl	8009b70 <__swbuf_r>
 800a494:	4605      	mov	r5, r0
 800a496:	e7e3      	b.n	800a460 <_putc_r+0x4c>
 800a498:	0800a834 	.word	0x0800a834
 800a49c:	0800a854 	.word	0x0800a854
 800a4a0:	0800a814 	.word	0x0800a814

0800a4a4 <_read_r>:
 800a4a4:	b538      	push	{r3, r4, r5, lr}
 800a4a6:	4d07      	ldr	r5, [pc, #28]	; (800a4c4 <_read_r+0x20>)
 800a4a8:	4604      	mov	r4, r0
 800a4aa:	4608      	mov	r0, r1
 800a4ac:	4611      	mov	r1, r2
 800a4ae:	2200      	movs	r2, #0
 800a4b0:	602a      	str	r2, [r5, #0]
 800a4b2:	461a      	mov	r2, r3
 800a4b4:	f7f7 fe58 	bl	8002168 <_read>
 800a4b8:	1c43      	adds	r3, r0, #1
 800a4ba:	d102      	bne.n	800a4c2 <_read_r+0x1e>
 800a4bc:	682b      	ldr	r3, [r5, #0]
 800a4be:	b103      	cbz	r3, 800a4c2 <_read_r+0x1e>
 800a4c0:	6023      	str	r3, [r4, #0]
 800a4c2:	bd38      	pop	{r3, r4, r5, pc}
 800a4c4:	20000900 	.word	0x20000900

0800a4c8 <_fstat_r>:
 800a4c8:	b538      	push	{r3, r4, r5, lr}
 800a4ca:	4d07      	ldr	r5, [pc, #28]	; (800a4e8 <_fstat_r+0x20>)
 800a4cc:	2300      	movs	r3, #0
 800a4ce:	4604      	mov	r4, r0
 800a4d0:	4608      	mov	r0, r1
 800a4d2:	4611      	mov	r1, r2
 800a4d4:	602b      	str	r3, [r5, #0]
 800a4d6:	f7f7 fe8c 	bl	80021f2 <_fstat>
 800a4da:	1c43      	adds	r3, r0, #1
 800a4dc:	d102      	bne.n	800a4e4 <_fstat_r+0x1c>
 800a4de:	682b      	ldr	r3, [r5, #0]
 800a4e0:	b103      	cbz	r3, 800a4e4 <_fstat_r+0x1c>
 800a4e2:	6023      	str	r3, [r4, #0]
 800a4e4:	bd38      	pop	{r3, r4, r5, pc}
 800a4e6:	bf00      	nop
 800a4e8:	20000900 	.word	0x20000900

0800a4ec <_isatty_r>:
 800a4ec:	b538      	push	{r3, r4, r5, lr}
 800a4ee:	4d06      	ldr	r5, [pc, #24]	; (800a508 <_isatty_r+0x1c>)
 800a4f0:	2300      	movs	r3, #0
 800a4f2:	4604      	mov	r4, r0
 800a4f4:	4608      	mov	r0, r1
 800a4f6:	602b      	str	r3, [r5, #0]
 800a4f8:	f7f7 fe8b 	bl	8002212 <_isatty>
 800a4fc:	1c43      	adds	r3, r0, #1
 800a4fe:	d102      	bne.n	800a506 <_isatty_r+0x1a>
 800a500:	682b      	ldr	r3, [r5, #0]
 800a502:	b103      	cbz	r3, 800a506 <_isatty_r+0x1a>
 800a504:	6023      	str	r3, [r4, #0]
 800a506:	bd38      	pop	{r3, r4, r5, pc}
 800a508:	20000900 	.word	0x20000900

0800a50c <_init>:
 800a50c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a50e:	bf00      	nop
 800a510:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a512:	bc08      	pop	{r3}
 800a514:	469e      	mov	lr, r3
 800a516:	4770      	bx	lr

0800a518 <_fini>:
 800a518:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a51a:	bf00      	nop
 800a51c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a51e:	bc08      	pop	{r3}
 800a520:	469e      	mov	lr, r3
 800a522:	4770      	bx	lr
