/* SPDX-License-Identifier: GPL-2.0-or-later */
/*
 * Copyright (C) 2025 Icenowy Zheng <uwu@icenowy.me>
 */

#include <linux/of.h>
#include <linux/of_graph.h>

#include "vs_crtc.h"
#include "vs_dc.h"
#include "vs_dc_top_regs.h"
#include "vs_drm.h"
#include "vs_hwdb.h"

static const struct regmap_config vs_dc_regmap_cfg = {
	.reg_bits = 32,
	.val_bits = 32,
	.reg_stride = sizeof(u32),
	/* VSDC_OVL_CONFIG_EX(1) */
	.max_register = 0x2544,
	.cache_type = REGCACHE_NONE,
};

static const struct of_device_id vs_dc_driver_dt_match[] = {
	{ .compatible = "verisilicon,dc" },
	{},
};
MODULE_DEVICE_TABLE(of, vs_dc_driver_dt_match);

static irqreturn_t vs_dc_irq_handler(int irq, void *private)
{
	struct vs_dc *dc = private;
	u32 irqs;

	regmap_read(dc->regs, VSDC_TOP_IRQ_ACK, &irqs);

	return vs_drm_handle_irq(dc, irqs);
}

static int vs_dc_probe(struct platform_device *pdev)
{
	struct device *dev = &pdev->dev;
	struct vs_dc *dc;
	void __iomem *regs;
	unsigned int outputs, i;
	/* pix0/pix1 */
	char pixclk_name[5];
	int irq, ret;

	if (!dev->of_node) {
		dev_err(dev, "can't find DC devices\n");
		return -ENODEV;
	}

	outputs = of_graph_get_port_count(dev->of_node);
	if (!outputs) {
		dev_err(dev, "can't find DC downstream ports\n");
		return -ENODEV;
	}
	if (outputs > VSDC_MAX_OUTPUTS) {
		dev_err(dev, "too many DC downstream ports than possible\n");
		return -EINVAL;
	}

	dc = devm_kzalloc(dev, sizeof(*dc), GFP_KERNEL);
	if (!dc)
		return -ENOMEM;

	dc->outputs = outputs;

	dc->rsts[0].id = "core";
	dc->rsts[1].id = "axi";
	dc->rsts[0].id = "ahb";

	ret = devm_reset_control_bulk_get_optional_shared(dev, VSDC_RESET_COUNT,
							  dc->rsts);
	if (ret) {
		dev_err(dev, "can't get reset lines\n");
		return ret;
	}

	dc->core_clk = devm_clk_get(dev, "core");
	if (IS_ERR(dc->core_clk)) {
		dev_err(dev, "can't get core clock\n");
		return PTR_ERR(dc->core_clk);
	}

	dc->axi_clk = devm_clk_get(dev, "axi");
	if (IS_ERR(dc->axi_clk)) {
		dev_err(dev, "can't get axi clock\n");
		return PTR_ERR(dc->axi_clk);
	}

	dc->ahb_clk = devm_clk_get(dev, "ahb");
	if (IS_ERR(dc->ahb_clk)) {
		dev_err(dev, "can't get ahb clock\n");
		return PTR_ERR(dc->ahb_clk);
	}

	for (i = 0; i < outputs; i++) {
		snprintf(pixclk_name, sizeof(pixclk_name), "pix%u", i);
		dc->pix_clk[i] = devm_clk_get(dev, pixclk_name);
		if (IS_ERR(dc->pix_clk[i])) {
			dev_err(dev, "can't get pixel clk %u\n", i);
			return PTR_ERR(dc->pix_clk[i]);
		}
	}

	irq = platform_get_irq(pdev, 0);
	if (irq < 0) {
		dev_err(dev, "can't get irq\n");
		return irq;
	}

	ret = reset_control_bulk_deassert(VSDC_RESET_COUNT, dc->rsts);
	if (ret) {
		dev_err(dev, "can't deassert reset lines\n");
		return ret;
	}

	ret = clk_prepare_enable(dc->core_clk);
	if (ret) {
		dev_err(dev, "can't enable core clock\n");
		goto err_rst_assert;
	}

	ret = clk_prepare_enable(dc->axi_clk);
	if (ret) {
		dev_err(dev, "can't enable axi clock\n");
		goto err_core_clk_disable;
	}

	ret = clk_prepare_enable(dc->ahb_clk);
	if (ret) {
		dev_err(dev, "can't enable ahb clock\n");
		goto err_axi_clk_disable;
	}

	regs = devm_platform_ioremap_resource(pdev, 0);
	if (IS_ERR(regs)) {
		dev_err(dev, "can't map registers");
		ret = PTR_ERR(regs);
		goto err_ahb_clk_disable;
	}

	dc->regs = devm_regmap_init_mmio(dev, regs, &vs_dc_regmap_cfg);
	if (IS_ERR(dc->regs)) {
		ret = PTR_ERR(dc->regs);
		goto err_ahb_clk_disable;
	}

	ret = vs_fill_chip_identity(dc->regs, &dc->identity);
	if (ret)
		goto err_ahb_clk_disable;

	dev_info(dev, "DC%x rev %x customer %x\n", dc->identity.model,
		 dc->identity.revision, dc->identity.customer_id);

	if (outputs > dc->identity.display_count) {
		dev_err(dev, "too many downstream ports than HW capability\n");
		ret = -EINVAL;
		goto err_ahb_clk_disable;
	}

	ret = devm_request_irq(dev, irq, vs_dc_irq_handler, 0,
			       dev_name(dev), dc);
	if (ret) {
		dev_err(dev, "can't request irq\n");
		goto err_ahb_clk_disable;
	}

	dev_set_drvdata(dev, dc);

	ret = vs_drm_initialize(dc, pdev);
	if (ret)
		goto err_ahb_clk_disable;

	return 0;

err_ahb_clk_disable:
	clk_disable_unprepare(dc->ahb_clk);
err_axi_clk_disable:
	clk_disable_unprepare(dc->axi_clk);
err_core_clk_disable:
	clk_disable_unprepare(dc->core_clk);
err_rst_assert:
	reset_control_bulk_assert(VSDC_RESET_COUNT, dc->rsts);
	return ret;
}

static void vs_dc_remove(struct platform_device *pdev)
{
	struct vs_dc *dc = dev_get_drvdata(&pdev->dev);

	vs_drm_finalize(dc);

	dev_set_drvdata(&pdev->dev, NULL);

	clk_disable_unprepare(dc->ahb_clk);
	clk_disable_unprepare(dc->axi_clk);
	clk_disable_unprepare(dc->core_clk);
	reset_control_bulk_assert(VSDC_RESET_COUNT, dc->rsts);
}

static void vs_dc_shutdown(struct platform_device *pdev)
{
	struct vs_dc *dc = dev_get_drvdata(&pdev->dev);

	vs_drm_shutdown_handler(dc);
}

struct platform_driver vs_dc_platform_driver = {
	.probe = vs_dc_probe,
	.remove = vs_dc_remove,
	.shutdown = vs_dc_shutdown,
	.driver = {
		.name = "verisilicon-dc",
		.of_match_table = vs_dc_driver_dt_match,
	},
};

module_platform_driver(vs_dc_platform_driver);

MODULE_AUTHOR("Icenowy Zheng <uwu@icenowy.me>");
MODULE_DESCRIPTION("Verisilicon display controller driver");
MODULE_LICENSE("GPL");
