

================================================================
== Vitis HLS Report for 'accelerator_Pipeline_VITIS_LOOP_65_3'
================================================================
* Date:           Sat Oct 19 10:54:28 2024

* Version:        2024.1 (Build 5069499 on May 21 2024)
* Project:        accelerator
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu3eg-sfvc784-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  |  30.30 ns|  20.707 ns|     6.00 ns|
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |   Interval  | Pipeline|
    |   min   |   max   |    min   |    max   | min |  max  |   Type  |
    +---------+---------+----------+----------+-----+-------+---------+
    |       83|    41084|  2.515 us|  1.245 ms|   83|  41084|       no|
    +---------+---------+----------+----------+-----+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+---------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  |   Trip  |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  |  Count  | Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+---------+----------+
        |- VITIS_LOOP_65_3  |       81|    41081|        82|         82|         85|  0 ~ 500|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+---------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 82, depth = 82


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 85
* Pipeline : 1
  Pipeline-0 : II = 82, D = 82, States = { 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 56 
56 --> 57 
57 --> 58 
58 --> 59 
59 --> 60 
60 --> 61 
61 --> 62 
62 --> 63 
63 --> 64 
64 --> 65 
65 --> 66 
66 --> 67 
67 --> 68 
68 --> 69 
69 --> 70 
70 --> 71 
71 --> 72 
72 --> 73 
73 --> 74 
74 --> 75 
75 --> 76 
76 --> 77 
77 --> 78 
78 --> 79 
79 --> 80 
80 --> 81 
81 --> 82 
82 --> 83 
83 --> 84 85 2 
84 --> 
85 --> 84 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.48>
ST_1 : Operation 86 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [../accelerator.cpp:64]   --->   Operation 86 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 87 [1/1] (0.00ns)   --->   "%output_array_inference = alloca i32 1" [../accelerator.cpp:12]   --->   Operation 87 'alloca' 'output_array_inference' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 88 [1/1] (0.00ns)   --->   "%output_array_inference_1 = alloca i32 1" [../accelerator.cpp:12]   --->   Operation 88 'alloca' 'output_array_inference_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 89 [1/1] (0.00ns)   --->   "%output_array_inference_2 = alloca i32 1" [../accelerator.cpp:12]   --->   Operation 89 'alloca' 'output_array_inference_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 90 [1/1] (0.00ns)   --->   "%output_array_inference_3 = alloca i32 1" [../accelerator.cpp:12]   --->   Operation 90 'alloca' 'output_array_inference_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 91 [1/1] (0.00ns)   --->   "%bias_1_local_idx_val107 = alloca i32 1"   --->   Operation 91 'alloca' 'bias_1_local_idx_val107' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 92 [1/1] (0.00ns)   --->   "%bias_1_local_idx1_val108 = alloca i32 1"   --->   Operation 92 'alloca' 'bias_1_local_idx1_val108' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 93 [1/1] (0.00ns)   --->   "%bias_2_local_idx_val109 = alloca i32 1"   --->   Operation 93 'alloca' 'bias_2_local_idx_val109' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 94 [1/1] (0.00ns)   --->   "%bias_2_local_idx4_val110 = alloca i32 1"   --->   Operation 94 'alloca' 'bias_2_local_idx4_val110' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 95 [1/1] (0.00ns)   --->   "%w1_local_0 = alloca i32 1"   --->   Operation 95 'alloca' 'w1_local_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 96 [1/1] (0.00ns)   --->   "%w1_local_1_0 = alloca i32 1"   --->   Operation 96 'alloca' 'w1_local_1_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 97 [1/1] (0.00ns)   --->   "%w1_local_2_0 = alloca i32 1"   --->   Operation 97 'alloca' 'w1_local_2_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 98 [1/1] (0.00ns)   --->   "%w1_local_3_0 = alloca i32 1"   --->   Operation 98 'alloca' 'w1_local_3_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 99 [1/1] (0.00ns)   --->   "%w2_local_0 = alloca i32 1"   --->   Operation 99 'alloca' 'w2_local_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 100 [1/1] (0.00ns)   --->   "%w2_local_1_0 = alloca i32 1"   --->   Operation 100 'alloca' 'w2_local_1_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 101 [1/1] (0.00ns)   --->   "%w2_local_2_0 = alloca i32 1"   --->   Operation 101 'alloca' 'w2_local_2_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 102 [1/1] (0.00ns)   --->   "%w2_local_3_0 = alloca i32 1"   --->   Operation 102 'alloca' 'w2_local_3_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 103 [1/1] (0.00ns)   --->   "%cmp_i_i_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %cmp_i_i"   --->   Operation 103 'read' 'cmp_i_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 104 [1/1] (0.00ns)   --->   "%training_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %training"   --->   Operation 104 'read' 'training_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 105 [1/1] (0.00ns)   --->   "%bias_1_local_idx_promoted145_reload_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %bias_1_local_idx_promoted145_reload"   --->   Operation 105 'read' 'bias_1_local_idx_promoted145_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 106 [1/1] (0.00ns)   --->   "%bias_1_local_idx1_promoted147_reload_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %bias_1_local_idx1_promoted147_reload"   --->   Operation 106 'read' 'bias_1_local_idx1_promoted147_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 107 [1/1] (0.00ns)   --->   "%bias_2_local_idx_promoted149_reload_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %bias_2_local_idx_promoted149_reload"   --->   Operation 107 'read' 'bias_2_local_idx_promoted149_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 108 [1/1] (0.00ns)   --->   "%bias_2_local_idx4_promoted151_reload_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %bias_2_local_idx4_promoted151_reload"   --->   Operation 108 'read' 'bias_2_local_idx4_promoted151_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 109 [1/1] (0.00ns)   --->   "%w1_local_2_reload_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %w1_local_2_reload"   --->   Operation 109 'read' 'w1_local_2_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 110 [1/1] (0.00ns)   --->   "%w1_local_3_reload_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %w1_local_3_reload"   --->   Operation 110 'read' 'w1_local_3_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 111 [1/1] (0.00ns)   --->   "%w1_local_reload_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %w1_local_reload"   --->   Operation 111 'read' 'w1_local_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 112 [1/1] (0.00ns)   --->   "%w1_local_1_reload_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %w1_local_1_reload"   --->   Operation 112 'read' 'w1_local_1_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 113 [1/1] (0.00ns)   --->   "%w2_local_2_reload_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %w2_local_2_reload"   --->   Operation 113 'read' 'w2_local_2_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 114 [1/1] (0.00ns)   --->   "%w2_local_3_reload_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %w2_local_3_reload"   --->   Operation 114 'read' 'w2_local_3_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 115 [1/1] (0.00ns)   --->   "%w2_local_reload_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %w2_local_reload"   --->   Operation 115 'read' 'w2_local_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 116 [1/1] (0.00ns)   --->   "%w2_local_1_reload_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %w2_local_1_reload"   --->   Operation 116 'read' 'w2_local_1_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 117 [1/1] (0.48ns)   --->   "%store_ln0 = store i16 %w2_local_1_reload_read, i16 %w2_local_3_0"   --->   Operation 117 'store' 'store_ln0' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 118 [1/1] (0.48ns)   --->   "%store_ln0 = store i16 %w2_local_reload_read, i16 %w2_local_2_0"   --->   Operation 118 'store' 'store_ln0' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 119 [1/1] (0.48ns)   --->   "%store_ln0 = store i16 %w2_local_3_reload_read, i16 %w2_local_1_0"   --->   Operation 119 'store' 'store_ln0' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 120 [1/1] (0.48ns)   --->   "%store_ln0 = store i16 %w2_local_2_reload_read, i16 %w2_local_0"   --->   Operation 120 'store' 'store_ln0' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 121 [1/1] (0.48ns)   --->   "%store_ln0 = store i16 %w1_local_1_reload_read, i16 %w1_local_3_0"   --->   Operation 121 'store' 'store_ln0' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 122 [1/1] (0.48ns)   --->   "%store_ln0 = store i16 %w1_local_reload_read, i16 %w1_local_2_0"   --->   Operation 122 'store' 'store_ln0' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 123 [1/1] (0.48ns)   --->   "%store_ln0 = store i16 %w1_local_3_reload_read, i16 %w1_local_1_0"   --->   Operation 123 'store' 'store_ln0' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 124 [1/1] (0.48ns)   --->   "%store_ln0 = store i16 %w1_local_2_reload_read, i16 %w1_local_0"   --->   Operation 124 'store' 'store_ln0' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 125 [1/1] (0.48ns)   --->   "%store_ln0 = store i16 %bias_2_local_idx4_promoted151_reload_read, i16 %bias_2_local_idx4_val110"   --->   Operation 125 'store' 'store_ln0' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 126 [1/1] (0.48ns)   --->   "%store_ln0 = store i16 %bias_2_local_idx_promoted149_reload_read, i16 %bias_2_local_idx_val109"   --->   Operation 126 'store' 'store_ln0' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 127 [1/1] (0.48ns)   --->   "%store_ln0 = store i16 %bias_1_local_idx1_promoted147_reload_read, i16 %bias_1_local_idx1_val108"   --->   Operation 127 'store' 'store_ln0' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 128 [1/1] (0.48ns)   --->   "%store_ln0 = store i16 %bias_1_local_idx_promoted145_reload_read, i16 %bias_1_local_idx_val107"   --->   Operation 128 'store' 'store_ln0' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 129 [1/1] (0.48ns)   --->   "%store_ln64 = store i9 0, i9 %i" [../accelerator.cpp:64]   --->   Operation 129 'store' 'store_ln64' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 130 [1/1] (0.00ns)   --->   "%br_ln0 = br void %VITIS_LOOP_70_4"   --->   Operation 130 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 0.92>
ST_2 : Operation 131 [1/1] (0.00ns)   --->   "%i_1 = load i9 %i" [../accelerator.cpp:65]   --->   Operation 131 'load' 'i_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 132 [1/1] (0.92ns)   --->   "%icmp_ln65 = icmp_eq  i9 %i_1, i9 500" [../accelerator.cpp:65]   --->   Operation 132 'icmp' 'icmp_ln65' <Predicate = true> <Delay = 0.92> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 133 [1/1] (0.92ns)   --->   "%i_2 = add i9 %i_1, i9 1" [../accelerator.cpp:65]   --->   Operation 133 'add' 'i_2' <Predicate = true> <Delay = 0.92> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 134 [1/1] (0.00ns)   --->   "%br_ln65 = br i1 %icmp_ln65, void %VITIS_LOOP_70_4.split_ifconv, void %VITIS_LOOP_70_4.VITIS_LOOP_157_9_crit_edge.exitStub" [../accelerator.cpp:65]   --->   Operation 134 'br' 'br_ln65' <Predicate = true> <Delay = 0.00>

State 3 <SV = 2> <Delay = 2.91>
ST_3 : Operation 135 [1/1] (0.00ns)   --->   "%bias_1_local_idx_val107_load_1 = load i16 %bias_1_local_idx_val107" [../accelerator.cpp:135]   --->   Operation 135 'load' 'bias_1_local_idx_val107_load_1' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_3 : Operation 136 [1/1] (0.00ns)   --->   "%bias_1_local_idx1_val108_load_1 = load i16 %bias_1_local_idx1_val108" [../accelerator.cpp:135]   --->   Operation 136 'load' 'bias_1_local_idx1_val108_load_1' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_3 : Operation 137 [1/1] (0.00ns)   --->   "%w1_local_0_load_1 = load i16 %w1_local_0" [../accelerator.cpp:135]   --->   Operation 137 'load' 'w1_local_0_load_1' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_3 : Operation 138 [1/1] (0.00ns)   --->   "%w1_local_1_0_load_1 = load i16 %w1_local_1_0" [../accelerator.cpp:135]   --->   Operation 138 'load' 'w1_local_1_0_load_1' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_3 : Operation 139 [1/1] (0.00ns)   --->   "%w1_local_2_0_load_1 = load i16 %w1_local_2_0" [../accelerator.cpp:135]   --->   Operation 139 'load' 'w1_local_2_0_load_1' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_3 : Operation 140 [1/1] (0.00ns)   --->   "%w1_local_3_0_load_1 = load i16 %w1_local_3_0" [../accelerator.cpp:135]   --->   Operation 140 'load' 'w1_local_3_0_load_1' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_3 : Operation 141 [6/6] (2.91ns)   --->   "%call_ret1 = call i160 @model_array, i16 %w1_local_0_load_1, i16 %w1_local_1_0_load_1, i16 %w1_local_2_0_load_1, i16 %w1_local_3_0_load_1, i16 %bias_1_local_idx_val107_load_1, i16 %bias_1_local_idx1_val108_load_1, i16 0, i16 0, i16 0, i16 0, i16 %training_read" [../accelerator.cpp:84]   --->   Operation 141 'call' 'call_ret1' <Predicate = (!icmp_ln65)> <Delay = 2.91> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 8.00>
ST_4 : Operation 142 [5/6] (8.00ns)   --->   "%call_ret1 = call i160 @model_array, i16 %w1_local_0_load_1, i16 %w1_local_1_0_load_1, i16 %w1_local_2_0_load_1, i16 %w1_local_3_0_load_1, i16 %bias_1_local_idx_val107_load_1, i16 %bias_1_local_idx1_val108_load_1, i16 0, i16 0, i16 0, i16 0, i16 %training_read" [../accelerator.cpp:84]   --->   Operation 142 'call' 'call_ret1' <Predicate = (!icmp_ln65)> <Delay = 8.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 8.00>
ST_5 : Operation 143 [4/6] (8.00ns)   --->   "%call_ret1 = call i160 @model_array, i16 %w1_local_0_load_1, i16 %w1_local_1_0_load_1, i16 %w1_local_2_0_load_1, i16 %w1_local_3_0_load_1, i16 %bias_1_local_idx_val107_load_1, i16 %bias_1_local_idx1_val108_load_1, i16 0, i16 0, i16 0, i16 0, i16 %training_read" [../accelerator.cpp:84]   --->   Operation 143 'call' 'call_ret1' <Predicate = (!icmp_ln65)> <Delay = 8.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 8.00>
ST_6 : Operation 144 [3/6] (8.00ns)   --->   "%call_ret1 = call i160 @model_array, i16 %w1_local_0_load_1, i16 %w1_local_1_0_load_1, i16 %w1_local_2_0_load_1, i16 %w1_local_3_0_load_1, i16 %bias_1_local_idx_val107_load_1, i16 %bias_1_local_idx1_val108_load_1, i16 0, i16 0, i16 0, i16 0, i16 %training_read" [../accelerator.cpp:84]   --->   Operation 144 'call' 'call_ret1' <Predicate = (!icmp_ln65)> <Delay = 8.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 6> <Delay = 8.00>
ST_7 : Operation 145 [2/6] (8.00ns)   --->   "%call_ret1 = call i160 @model_array, i16 %w1_local_0_load_1, i16 %w1_local_1_0_load_1, i16 %w1_local_2_0_load_1, i16 %w1_local_3_0_load_1, i16 %bias_1_local_idx_val107_load_1, i16 %bias_1_local_idx1_val108_load_1, i16 0, i16 0, i16 0, i16 0, i16 %training_read" [../accelerator.cpp:84]   --->   Operation 145 'call' 'call_ret1' <Predicate = (!icmp_ln65)> <Delay = 8.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 8 <SV = 7> <Delay = 6.25>
ST_8 : Operation 146 [1/1] (0.00ns)   --->   "%bias_2_local_idx_val109_load_1 = load i16 %bias_2_local_idx_val109" [../accelerator.cpp:124]   --->   Operation 146 'load' 'bias_2_local_idx_val109_load_1' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_8 : Operation 147 [1/1] (0.00ns)   --->   "%bias_2_local_idx4_val110_load_1 = load i16 %bias_2_local_idx4_val110" [../accelerator.cpp:124]   --->   Operation 147 'load' 'bias_2_local_idx4_val110_load_1' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_8 : Operation 148 [1/1] (0.00ns)   --->   "%w2_local_0_load_1 = load i16 %w2_local_0" [../accelerator.cpp:124]   --->   Operation 148 'load' 'w2_local_0_load_1' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_8 : Operation 149 [1/1] (0.00ns)   --->   "%w2_local_1_0_load_1 = load i16 %w2_local_1_0" [../accelerator.cpp:124]   --->   Operation 149 'load' 'w2_local_1_0_load_1' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_8 : Operation 150 [1/1] (0.00ns)   --->   "%w2_local_2_0_load_1 = load i16 %w2_local_2_0" [../accelerator.cpp:124]   --->   Operation 150 'load' 'w2_local_2_0_load_1' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_8 : Operation 151 [1/1] (0.00ns)   --->   "%w2_local_3_0_load_1 = load i16 %w2_local_3_0" [../accelerator.cpp:124]   --->   Operation 151 'load' 'w2_local_3_0_load_1' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_8 : Operation 152 [1/6] (3.34ns)   --->   "%call_ret1 = call i160 @model_array, i16 %w1_local_0_load_1, i16 %w1_local_1_0_load_1, i16 %w1_local_2_0_load_1, i16 %w1_local_3_0_load_1, i16 %bias_1_local_idx_val107_load_1, i16 %bias_1_local_idx1_val108_load_1, i16 0, i16 0, i16 0, i16 0, i16 %training_read" [../accelerator.cpp:84]   --->   Operation 152 'call' 'call_ret1' <Predicate = (!icmp_ln65)> <Delay = 3.34> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 153 [1/1] (0.00ns)   --->   "%array_out1_output_k = extractvalue i160 %call_ret1" [../accelerator.cpp:84]   --->   Operation 153 'extractvalue' 'array_out1_output_k' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_8 : Operation 154 [1/1] (0.00ns)   --->   "%array_out1_output_k_1 = extractvalue i160 %call_ret1" [../accelerator.cpp:84]   --->   Operation 154 'extractvalue' 'array_out1_output_k_1' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_8 : Operation 155 [6/6] (2.91ns)   --->   "%call_ret2 = call i160 @model_array, i16 %w2_local_0_load_1, i16 %w2_local_1_0_load_1, i16 %w2_local_2_0_load_1, i16 %w2_local_3_0_load_1, i16 %bias_2_local_idx_val109_load_1, i16 %bias_2_local_idx4_val110_load_1, i16 %array_out1_output_k, i16 %array_out1_output_k_1, i16 0, i16 0, i16 %training_read" [../accelerator.cpp:89]   --->   Operation 155 'call' 'call_ret2' <Predicate = (!icmp_ln65)> <Delay = 2.91> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 9 <SV = 8> <Delay = 8.00>
ST_9 : Operation 156 [5/6] (8.00ns)   --->   "%call_ret2 = call i160 @model_array, i16 %w2_local_0_load_1, i16 %w2_local_1_0_load_1, i16 %w2_local_2_0_load_1, i16 %w2_local_3_0_load_1, i16 %bias_2_local_idx_val109_load_1, i16 %bias_2_local_idx4_val110_load_1, i16 %array_out1_output_k, i16 %array_out1_output_k_1, i16 0, i16 0, i16 %training_read" [../accelerator.cpp:89]   --->   Operation 156 'call' 'call_ret2' <Predicate = (!icmp_ln65)> <Delay = 8.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 10 <SV = 9> <Delay = 8.00>
ST_10 : Operation 157 [4/6] (8.00ns)   --->   "%call_ret2 = call i160 @model_array, i16 %w2_local_0_load_1, i16 %w2_local_1_0_load_1, i16 %w2_local_2_0_load_1, i16 %w2_local_3_0_load_1, i16 %bias_2_local_idx_val109_load_1, i16 %bias_2_local_idx4_val110_load_1, i16 %array_out1_output_k, i16 %array_out1_output_k_1, i16 0, i16 0, i16 %training_read" [../accelerator.cpp:89]   --->   Operation 157 'call' 'call_ret2' <Predicate = (!icmp_ln65)> <Delay = 8.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 11 <SV = 10> <Delay = 8.00>
ST_11 : Operation 158 [3/6] (8.00ns)   --->   "%call_ret2 = call i160 @model_array, i16 %w2_local_0_load_1, i16 %w2_local_1_0_load_1, i16 %w2_local_2_0_load_1, i16 %w2_local_3_0_load_1, i16 %bias_2_local_idx_val109_load_1, i16 %bias_2_local_idx4_val110_load_1, i16 %array_out1_output_k, i16 %array_out1_output_k_1, i16 0, i16 0, i16 %training_read" [../accelerator.cpp:89]   --->   Operation 158 'call' 'call_ret2' <Predicate = (!icmp_ln65)> <Delay = 8.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 12 <SV = 11> <Delay = 8.00>
ST_12 : Operation 159 [2/6] (8.00ns)   --->   "%call_ret2 = call i160 @model_array, i16 %w2_local_0_load_1, i16 %w2_local_1_0_load_1, i16 %w2_local_2_0_load_1, i16 %w2_local_3_0_load_1, i16 %bias_2_local_idx_val109_load_1, i16 %bias_2_local_idx4_val110_load_1, i16 %array_out1_output_k, i16 %array_out1_output_k_1, i16 0, i16 0, i16 %training_read" [../accelerator.cpp:89]   --->   Operation 159 'call' 'call_ret2' <Predicate = (!icmp_ln65)> <Delay = 8.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 13 <SV = 12> <Delay = 9.69>
ST_13 : Operation 160 [1/6] (3.34ns)   --->   "%call_ret2 = call i160 @model_array, i16 %w2_local_0_load_1, i16 %w2_local_1_0_load_1, i16 %w2_local_2_0_load_1, i16 %w2_local_3_0_load_1, i16 %bias_2_local_idx_val109_load_1, i16 %bias_2_local_idx4_val110_load_1, i16 %array_out1_output_k, i16 %array_out1_output_k_1, i16 0, i16 0, i16 %training_read" [../accelerator.cpp:89]   --->   Operation 160 'call' 'call_ret2' <Predicate = (!icmp_ln65)> <Delay = 3.34> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_13 : Operation 161 [1/1] (0.00ns)   --->   "%array_out2_output_k = extractvalue i160 %call_ret2" [../accelerator.cpp:89]   --->   Operation 161 'extractvalue' 'array_out2_output_k' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_13 : Operation 162 [1/1] (0.00ns)   --->   "%trunc_ln89 = trunc i16 %array_out2_output_k" [../accelerator.cpp:89]   --->   Operation 162 'trunc' 'trunc_ln89' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_13 : Operation 163 [1/1] (1.01ns)   --->   "%icmp_ln94 = icmp_eq  i16 %array_out2_output_k, i16 0" [../accelerator.cpp:94]   --->   Operation 163 'icmp' 'icmp_ln94' <Predicate = (!icmp_ln65)> <Delay = 1.01> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 164 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %array_out2_output_k, i32 15" [../accelerator.cpp:94]   --->   Operation 164 'bitselect' 'tmp' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_13 : Operation 165 [1/1] (1.01ns)   --->   "%sub_ln94 = sub i16 0, i16 %array_out2_output_k" [../accelerator.cpp:94]   --->   Operation 165 'sub' 'sub_ln94' <Predicate = (!icmp_ln65)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 166 [1/1] (0.42ns)   --->   "%select_ln94 = select i1 %tmp, i16 %sub_ln94, i16 %array_out2_output_k" [../accelerator.cpp:94]   --->   Operation 166 'select' 'select_ln94' <Predicate = (!icmp_ln65)> <Delay = 0.42> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 167 [1/1] (0.00ns)   --->   "%tmp_1 = partselect i16 @llvm.part.select.i16, i16 %select_ln94, i32 15, i32 0" [../accelerator.cpp:94]   --->   Operation 167 'partselect' 'tmp_1' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_13 : Operation 168 [1/1] (0.00ns)   --->   "%tmp_2 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i1.i16, i1 1, i16 %tmp_1" [../accelerator.cpp:94]   --->   Operation 168 'bitconcatenate' 'tmp_2' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_13 : Operation 169 [1/1] (0.00ns)   --->   "%sext_ln94 = sext i17 %tmp_2" [../accelerator.cpp:94]   --->   Operation 169 'sext' 'sext_ln94' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_13 : Operation 170 [1/1] (0.78ns)   --->   "%tmp_3 = cttz i32 @llvm.cttz.i32, i32 %sext_ln94, i1 1" [../accelerator.cpp:94]   --->   Operation 170 'cttz' 'tmp_3' <Predicate = (!icmp_ln65)> <Delay = 0.78> <CoreInst = "cttz">   --->   Core 145 'cttz' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'cttz'> <InPorts = 1> <OutPorts = 1>
ST_13 : Operation 171 [1/1] (0.00ns)   --->   "%trunc_ln94 = trunc i32 %tmp_3" [../accelerator.cpp:94]   --->   Operation 171 'trunc' 'trunc_ln94' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_13 : Operation 172 [1/1] (1.20ns)   --->   "%sub_ln94_1 = sub i32 16, i32 %tmp_3" [../accelerator.cpp:94]   --->   Operation 172 'sub' 'sub_ln94_1' <Predicate = (!icmp_ln65)> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 173 [1/1] (1.20ns)   --->   "%add_ln94 = add i32 %sub_ln94_1, i32 4294967243" [../accelerator.cpp:94]   --->   Operation 173 'add' 'add_ln94' <Predicate = (!icmp_ln65)> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 174 [1/1] (0.00ns)   --->   "%tmp_4 = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %add_ln94, i32 1, i32 31" [../accelerator.cpp:94]   --->   Operation 174 'partselect' 'tmp_4' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_13 : Operation 175 [1/1] (1.19ns)   --->   "%icmp_ln94_1 = icmp_sgt  i31 %tmp_4, i31 0" [../accelerator.cpp:94]   --->   Operation 175 'icmp' 'icmp_ln94_1' <Predicate = (!icmp_ln65)> <Delay = 1.19> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.19> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 176 [1/1] (0.00ns)   --->   "%trunc_ln94_1 = trunc i32 %sub_ln94_1" [../accelerator.cpp:94]   --->   Operation 176 'trunc' 'trunc_ln94_1' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_13 : Operation 177 [1/1] (0.86ns)   --->   "%sub_ln94_16 = sub i4 6, i4 %trunc_ln94_1" [../accelerator.cpp:94]   --->   Operation 177 'sub' 'sub_ln94_16' <Predicate = (!icmp_ln65)> <Delay = 0.86> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 178 [1/1] (0.00ns)   --->   "%zext_ln94_20 = zext i4 %sub_ln94_16" [../accelerator.cpp:94]   --->   Operation 178 'zext' 'zext_ln94_20' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_13 : Operation 179 [1/1] (0.71ns)   --->   "%lshr_ln94_8 = lshr i16 65535, i16 %zext_ln94_20" [../accelerator.cpp:94]   --->   Operation 179 'lshr' 'lshr_ln94_8' <Predicate = (!icmp_ln65)> <Delay = 0.71> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 180 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln94_2)   --->   "%and_ln94_12 = and i16 %select_ln94, i16 %lshr_ln94_8" [../accelerator.cpp:94]   --->   Operation 180 'and' 'and_ln94_12' <Predicate = (!icmp_ln65)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 181 [1/1] (1.01ns) (out node of the LUT)   --->   "%icmp_ln94_2 = icmp_ne  i16 %and_ln94_12, i16 0" [../accelerator.cpp:94]   --->   Operation 181 'icmp' 'icmp_ln94_2' <Predicate = (!icmp_ln65)> <Delay = 1.01> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 182 [1/1] (0.00ns) (grouped into LUT with out node or_ln)   --->   "%phi_ln94 = and i1 %icmp_ln94_1, i1 %icmp_ln94_2" [../accelerator.cpp:94]   --->   Operation 182 'and' 'phi_ln94' <Predicate = (!icmp_ln65)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 183 [1/1] (0.00ns) (grouped into LUT with out node or_ln)   --->   "%tmp_5 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln94, i32 31" [../accelerator.cpp:94]   --->   Operation 183 'bitselect' 'tmp_5' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_13 : Operation 184 [1/1] (0.00ns) (grouped into LUT with out node or_ln)   --->   "%xor_ln94_4 = xor i1 %tmp_5, i1 1" [../accelerator.cpp:94]   --->   Operation 184 'xor' 'xor_ln94_4' <Predicate = (!icmp_ln65)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 185 [1/1] (0.00ns)   --->   "%tmp_6 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %select_ln94, i32 %add_ln94" [../accelerator.cpp:94]   --->   Operation 185 'bitselect' 'tmp_6' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_13 : Operation 186 [1/1] (0.00ns) (grouped into LUT with out node or_ln)   --->   "%and_ln94 = and i1 %tmp_6, i1 %xor_ln94_4" [../accelerator.cpp:94]   --->   Operation 186 'and' 'and_ln94' <Predicate = (!icmp_ln65)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 187 [1/1] (0.00ns) (grouped into LUT with out node or_ln)   --->   "%or_ln94_4 = or i1 %and_ln94, i1 %phi_ln94" [../accelerator.cpp:94]   --->   Operation 187 'or' 'or_ln94_4' <Predicate = (!icmp_ln65)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 188 [1/1] (0.33ns) (out node of the LUT)   --->   "%or_ln = bitconcatenate i2 @_ssdm_op_BitConcatenate.i2.i1.i1, i1 0, i1 %or_ln94_4" [../accelerator.cpp:94]   --->   Operation 188 'bitconcatenate' 'or_ln' <Predicate = (!icmp_ln65)> <Delay = 0.33>
ST_13 : Operation 189 [1/1] (1.20ns)   --->   "%icmp_ln94_3 = icmp_sgt  i32 %add_ln94, i32 0" [../accelerator.cpp:94]   --->   Operation 189 'icmp' 'icmp_ln94_3' <Predicate = (!icmp_ln65)> <Delay = 1.20> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 190 [1/1] (1.01ns)   --->   "%icmp_ln106 = icmp_sgt  i16 %array_out2_output_k, i16 0" [../accelerator.cpp:106]   --->   Operation 190 'icmp' 'icmp_ln106' <Predicate = (!icmp_ln65)> <Delay = 1.01> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 191 [1/1] (0.48ns)   --->   "%select_ln106 = select i1 %icmp_ln106, i15 %trunc_ln89, i15 0" [../accelerator.cpp:106]   --->   Operation 191 'select' 'select_ln106' <Predicate = (!icmp_ln65)> <Delay = 0.48> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 192 [1/1] (0.00ns)   --->   "%zext_ln124 = zext i15 %select_ln106" [../accelerator.cpp:124]   --->   Operation 192 'zext' 'zext_ln124' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_13 : Operation 193 [6/6] (2.91ns)   --->   "%call_ret3 = call i160 @model_array, i16 %w2_local_0_load_1, i16 %w2_local_1_0_load_1, i16 %w2_local_2_0_load_1, i16 %w2_local_3_0_load_1, i16 %bias_2_local_idx_val109_load_1, i16 %bias_2_local_idx4_val110_load_1, i16 %array_out1_output_k, i16 %array_out1_output_k_1, i16 %zext_ln124, i16 0, i16 %training_read" [../accelerator.cpp:124]   --->   Operation 193 'call' 'call_ret3' <Predicate = (!icmp_ln65)> <Delay = 2.91> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 14 <SV = 13> <Delay = 8.00>
ST_14 : Operation 194 [1/1] (0.00ns)   --->   "%zext_ln94 = zext i16 %select_ln94" [../accelerator.cpp:94]   --->   Operation 194 'zext' 'zext_ln94' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_14 : Operation 195 [1/1] (1.20ns)   --->   "%add_ln94_1 = add i32 %sub_ln94_1, i32 4294967242" [../accelerator.cpp:94]   --->   Operation 195 'add' 'add_ln94_1' <Predicate = (!icmp_ln65 & icmp_ln94_3)> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 196 [1/1] (0.00ns)   --->   "%zext_ln94_1 = zext i32 %add_ln94_1" [../accelerator.cpp:94]   --->   Operation 196 'zext' 'zext_ln94_1' <Predicate = (!icmp_ln65 & icmp_ln94_3)> <Delay = 0.00>
ST_14 : Operation 197 [1/1] (1.45ns)   --->   "%lshr_ln94 = lshr i64 %zext_ln94, i64 %zext_ln94_1" [../accelerator.cpp:94]   --->   Operation 197 'lshr' 'lshr_ln94' <Predicate = (!icmp_ln65 & icmp_ln94_3)> <Delay = 1.45> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 198 [5/6] (8.00ns)   --->   "%call_ret3 = call i160 @model_array, i16 %w2_local_0_load_1, i16 %w2_local_1_0_load_1, i16 %w2_local_2_0_load_1, i16 %w2_local_3_0_load_1, i16 %bias_2_local_idx_val109_load_1, i16 %bias_2_local_idx4_val110_load_1, i16 %array_out1_output_k, i16 %array_out1_output_k_1, i16 %zext_ln124, i16 0, i16 %training_read" [../accelerator.cpp:124]   --->   Operation 198 'call' 'call_ret3' <Predicate = (!icmp_ln65)> <Delay = 8.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 15 <SV = 14> <Delay = 20.7>
ST_15 : Operation 199 [1/1] (1.20ns)   --->   "%sub_ln94_2 = sub i32 54, i32 %sub_ln94_1" [../accelerator.cpp:94]   --->   Operation 199 'sub' 'sub_ln94_2' <Predicate = (!icmp_ln65 & !icmp_ln94_3)> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 200 [1/1] (0.00ns)   --->   "%zext_ln94_2 = zext i32 %sub_ln94_2" [../accelerator.cpp:94]   --->   Operation 200 'zext' 'zext_ln94_2' <Predicate = (!icmp_ln65 & !icmp_ln94_3)> <Delay = 0.00>
ST_15 : Operation 201 [1/1] (1.45ns)   --->   "%shl_ln94 = shl i64 %zext_ln94, i64 %zext_ln94_2" [../accelerator.cpp:94]   --->   Operation 201 'shl' 'shl_ln94' <Predicate = (!icmp_ln65 & !icmp_ln94_3)> <Delay = 1.45> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 202 [1/1] (0.00ns) (grouped into LUT with out node add_ln94_2)   --->   "%cond50_i_i315 = select i1 %icmp_ln94_3, i64 %lshr_ln94, i64 %shl_ln94" [../accelerator.cpp:94]   --->   Operation 202 'select' 'cond50_i_i315' <Predicate = (!icmp_ln65)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 203 [1/1] (0.00ns) (grouped into LUT with out node add_ln94_2)   --->   "%zext_ln94_3 = zext i2 %or_ln" [../accelerator.cpp:94]   --->   Operation 203 'zext' 'zext_ln94_3' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_15 : Operation 204 [1/1] (1.47ns) (out node of the LUT)   --->   "%add_ln94_2 = add i64 %cond50_i_i315, i64 %zext_ln94_3" [../accelerator.cpp:94]   --->   Operation 204 'add' 'add_ln94_2' <Predicate = (!icmp_ln65)> <Delay = 1.47> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.47> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 205 [1/1] (0.00ns)   --->   "%lshr_ln94_1 = partselect i63 @_ssdm_op_PartSelect.i63.i64.i32.i32, i64 %add_ln94_2, i32 1, i32 63" [../accelerator.cpp:94]   --->   Operation 205 'partselect' 'lshr_ln94_1' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_15 : Operation 206 [1/1] (0.00ns)   --->   "%zext_ln94_16 = zext i63 %lshr_ln94_1" [../accelerator.cpp:94]   --->   Operation 206 'zext' 'zext_ln94_16' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_15 : Operation 207 [1/1] (0.00ns)   --->   "%tmp_9 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %add_ln94_2, i32 54" [../accelerator.cpp:94]   --->   Operation 207 'bitselect' 'tmp_9' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_15 : Operation 208 [1/1] (0.45ns)   --->   "%select_ln94_1 = select i1 %tmp_9, i11 1023, i11 1022" [../accelerator.cpp:94]   --->   Operation 208 'select' 'select_ln94_1' <Predicate = (!icmp_ln65)> <Delay = 0.45> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 209 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln94_3 = sub i11 7, i11 %trunc_ln94" [../accelerator.cpp:94]   --->   Operation 209 'sub' 'sub_ln94_3' <Predicate = (!icmp_ln65)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 210 [1/1] (1.07ns) (root node of TernaryAdder)   --->   "%add_ln94_3 = add i11 %select_ln94_1, i11 %sub_ln94_3" [../accelerator.cpp:94]   --->   Operation 210 'add' 'add_ln94_3' <Predicate = (!icmp_ln65)> <Delay = 1.07> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 211 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i1.i11, i1 %tmp, i11 %add_ln94_3" [../accelerator.cpp:94]   --->   Operation 211 'bitconcatenate' 'tmp_s' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_15 : Operation 212 [1/1] (0.00ns)   --->   "%LD = partset i64 @_ssdm_op_PartSet.i64.i64.i12.i32.i32, i64 %zext_ln94_16, i12 %tmp_s, i32 52, i32 63" [../accelerator.cpp:94]   --->   Operation 212 'partset' 'LD' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_15 : Operation 213 [1/1] (0.00ns)   --->   "%bitcast_ln748 = bitcast i64 %LD" [../accelerator.cpp:94]   --->   Operation 213 'bitcast' 'bitcast_ln748' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_15 : Operation 214 [1/1] (0.00ns)   --->   "%trunc_ln94_2 = partselect i52 @_ssdm_op_PartSelect.i52.i64.i32.i32, i64 %add_ln94_2, i32 1, i32 52" [../accelerator.cpp:94]   --->   Operation 214 'partselect' 'trunc_ln94_2' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_15 : Operation 215 [1/1] (0.94ns)   --->   "%icmp_ln94_4 = icmp_ne  i11 %add_ln94_3, i11 2047" [../accelerator.cpp:94]   --->   Operation 215 'icmp' 'icmp_ln94_4' <Predicate = (!icmp_ln65)> <Delay = 0.94> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 216 [1/1] (1.30ns)   --->   "%icmp_ln94_6 = icmp_eq  i52 %trunc_ln94_2, i52 0" [../accelerator.cpp:94]   --->   Operation 216 'icmp' 'icmp_ln94_6' <Predicate = (!icmp_ln65)> <Delay = 1.30> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 217 [1/1] (0.33ns)   --->   "%or_ln94_7 = or i1 %icmp_ln94_6, i1 %icmp_ln94_4" [../accelerator.cpp:94]   --->   Operation 217 'or' 'or_ln94_7' <Predicate = (!icmp_ln65)> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 218 [1/1] (15.0ns)   --->   "%tmp_7 = fcmp_ogt  i64 %bitcast_ln748, i64 0.5" [../accelerator.cpp:94]   --->   Operation 218 'dcmp' 'tmp_7' <Predicate = (!icmp_ln65)> <Delay = 15.0> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 0> <II = 1> <Delay = 15.0> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 219 [4/6] (8.00ns)   --->   "%call_ret3 = call i160 @model_array, i16 %w2_local_0_load_1, i16 %w2_local_1_0_load_1, i16 %w2_local_2_0_load_1, i16 %w2_local_3_0_load_1, i16 %bias_2_local_idx_val109_load_1, i16 %bias_2_local_idx4_val110_load_1, i16 %array_out1_output_k, i16 %array_out1_output_k_1, i16 %zext_ln124, i16 0, i16 %training_read" [../accelerator.cpp:124]   --->   Operation 219 'call' 'call_ret3' <Predicate = (!icmp_ln65)> <Delay = 8.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 16 <SV = 15> <Delay = 15.0>
ST_16 : Operation 220 [1/1] (15.0ns)   --->   "%tmp_8 = fcmp_ole  i64 %bitcast_ln748, i64 0.5" [../accelerator.cpp:97]   --->   Operation 220 'dcmp' 'tmp_8' <Predicate = (!icmp_ln65)> <Delay = 15.0> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 0> <II = 1> <Delay = 15.0> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 221 [3/6] (8.00ns)   --->   "%call_ret3 = call i160 @model_array, i16 %w2_local_0_load_1, i16 %w2_local_1_0_load_1, i16 %w2_local_2_0_load_1, i16 %w2_local_3_0_load_1, i16 %bias_2_local_idx_val109_load_1, i16 %bias_2_local_idx4_val110_load_1, i16 %array_out1_output_k, i16 %array_out1_output_k_1, i16 %zext_ln124, i16 0, i16 %training_read" [../accelerator.cpp:124]   --->   Operation 221 'call' 'call_ret3' <Predicate = (!icmp_ln65)> <Delay = 8.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 17 <SV = 16> <Delay = 8.00>
ST_17 : Operation 222 [2/6] (8.00ns)   --->   "%call_ret3 = call i160 @model_array, i16 %w2_local_0_load_1, i16 %w2_local_1_0_load_1, i16 %w2_local_2_0_load_1, i16 %w2_local_3_0_load_1, i16 %bias_2_local_idx_val109_load_1, i16 %bias_2_local_idx4_val110_load_1, i16 %array_out1_output_k, i16 %array_out1_output_k_1, i16 %zext_ln124, i16 0, i16 %training_read" [../accelerator.cpp:124]   --->   Operation 222 'call' 'call_ret3' <Predicate = (!icmp_ln65)> <Delay = 8.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 18 <SV = 17> <Delay = 6.25>
ST_18 : Operation 223 [1/6] (3.34ns)   --->   "%call_ret3 = call i160 @model_array, i16 %w2_local_0_load_1, i16 %w2_local_1_0_load_1, i16 %w2_local_2_0_load_1, i16 %w2_local_3_0_load_1, i16 %bias_2_local_idx_val109_load_1, i16 %bias_2_local_idx4_val110_load_1, i16 %array_out1_output_k, i16 %array_out1_output_k_1, i16 %zext_ln124, i16 0, i16 %training_read" [../accelerator.cpp:124]   --->   Operation 223 'call' 'call_ret3' <Predicate = (!icmp_ln65)> <Delay = 3.34> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_18 : Operation 224 [1/1] (0.00ns)   --->   "%array_back2_delta_kmin1 = extractvalue i160 %call_ret3" [../accelerator.cpp:124]   --->   Operation 224 'extractvalue' 'array_back2_delta_kmin1' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_18 : Operation 225 [1/1] (0.00ns)   --->   "%array_back2_delta_kmin1_1 = extractvalue i160 %call_ret3" [../accelerator.cpp:124]   --->   Operation 225 'extractvalue' 'array_back2_delta_kmin1_1' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_18 : Operation 226 [1/1] (0.00ns)   --->   "%array_back2_weight_changes = extractvalue i160 %call_ret3" [../accelerator.cpp:124]   --->   Operation 226 'extractvalue' 'array_back2_weight_changes' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_18 : Operation 227 [1/1] (0.00ns)   --->   "%array_back2_weight_changes_13 = extractvalue i160 %call_ret3" [../accelerator.cpp:124]   --->   Operation 227 'extractvalue' 'array_back2_weight_changes_13' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_18 : Operation 228 [1/1] (0.00ns)   --->   "%array_back2_weight_changes_14 = extractvalue i160 %call_ret3" [../accelerator.cpp:124]   --->   Operation 228 'extractvalue' 'array_back2_weight_changes_14' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_18 : Operation 229 [1/1] (0.00ns)   --->   "%array_back2_weight_changes_15 = extractvalue i160 %call_ret3" [../accelerator.cpp:124]   --->   Operation 229 'extractvalue' 'array_back2_weight_changes_15' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_18 : Operation 230 [1/1] (0.00ns)   --->   "%array_back2_bias_change = extractvalue i160 %call_ret3" [../accelerator.cpp:124]   --->   Operation 230 'extractvalue' 'array_back2_bias_change' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_18 : Operation 231 [1/1] (0.00ns)   --->   "%array_back2_bias_change_1 = extractvalue i160 %call_ret3" [../accelerator.cpp:124]   --->   Operation 231 'extractvalue' 'array_back2_bias_change_1' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_18 : Operation 232 [6/6] (2.91ns)   --->   "%call_ret4 = call i160 @model_array, i16 %w1_local_0_load_1, i16 %w1_local_1_0_load_1, i16 %w1_local_2_0_load_1, i16 %w1_local_3_0_load_1, i16 %bias_1_local_idx_val107_load_1, i16 %bias_1_local_idx1_val108_load_1, i16 0, i16 0, i16 %array_back2_delta_kmin1, i16 %array_back2_delta_kmin1_1, i16 %training_read" [../accelerator.cpp:135]   --->   Operation 232 'call' 'call_ret4' <Predicate = (!icmp_ln65)> <Delay = 2.91> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 19 <SV = 18> <Delay = 8.00>
ST_19 : Operation 233 [5/6] (8.00ns)   --->   "%call_ret4 = call i160 @model_array, i16 %w1_local_0_load_1, i16 %w1_local_1_0_load_1, i16 %w1_local_2_0_load_1, i16 %w1_local_3_0_load_1, i16 %bias_1_local_idx_val107_load_1, i16 %bias_1_local_idx1_val108_load_1, i16 0, i16 0, i16 %array_back2_delta_kmin1, i16 %array_back2_delta_kmin1_1, i16 %training_read" [../accelerator.cpp:135]   --->   Operation 233 'call' 'call_ret4' <Predicate = (!icmp_ln65)> <Delay = 8.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 20 <SV = 19> <Delay = 8.00>
ST_20 : Operation 234 [4/6] (8.00ns)   --->   "%call_ret4 = call i160 @model_array, i16 %w1_local_0_load_1, i16 %w1_local_1_0_load_1, i16 %w1_local_2_0_load_1, i16 %w1_local_3_0_load_1, i16 %bias_1_local_idx_val107_load_1, i16 %bias_1_local_idx1_val108_load_1, i16 0, i16 0, i16 %array_back2_delta_kmin1, i16 %array_back2_delta_kmin1_1, i16 %training_read" [../accelerator.cpp:135]   --->   Operation 234 'call' 'call_ret4' <Predicate = (!icmp_ln65)> <Delay = 8.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 21 <SV = 20> <Delay = 8.00>
ST_21 : Operation 235 [3/6] (8.00ns)   --->   "%call_ret4 = call i160 @model_array, i16 %w1_local_0_load_1, i16 %w1_local_1_0_load_1, i16 %w1_local_2_0_load_1, i16 %w1_local_3_0_load_1, i16 %bias_1_local_idx_val107_load_1, i16 %bias_1_local_idx1_val108_load_1, i16 0, i16 0, i16 %array_back2_delta_kmin1, i16 %array_back2_delta_kmin1_1, i16 %training_read" [../accelerator.cpp:135]   --->   Operation 235 'call' 'call_ret4' <Predicate = (!icmp_ln65)> <Delay = 8.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 22 <SV = 21> <Delay = 8.00>
ST_22 : Operation 236 [2/6] (8.00ns)   --->   "%call_ret4 = call i160 @model_array, i16 %w1_local_0_load_1, i16 %w1_local_1_0_load_1, i16 %w1_local_2_0_load_1, i16 %w1_local_3_0_load_1, i16 %bias_1_local_idx_val107_load_1, i16 %bias_1_local_idx1_val108_load_1, i16 0, i16 0, i16 %array_back2_delta_kmin1, i16 %array_back2_delta_kmin1_1, i16 %training_read" [../accelerator.cpp:135]   --->   Operation 236 'call' 'call_ret4' <Predicate = (!icmp_ln65)> <Delay = 8.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 23 <SV = 22> <Delay = 6.25>
ST_23 : Operation 237 [1/6] (3.34ns)   --->   "%call_ret4 = call i160 @model_array, i16 %w1_local_0_load_1, i16 %w1_local_1_0_load_1, i16 %w1_local_2_0_load_1, i16 %w1_local_3_0_load_1, i16 %bias_1_local_idx_val107_load_1, i16 %bias_1_local_idx1_val108_load_1, i16 0, i16 0, i16 %array_back2_delta_kmin1, i16 %array_back2_delta_kmin1_1, i16 %training_read" [../accelerator.cpp:135]   --->   Operation 237 'call' 'call_ret4' <Predicate = (!icmp_ln65)> <Delay = 3.34> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_23 : Operation 238 [1/1] (0.00ns)   --->   "%array_back1_weight_changes = extractvalue i160 %call_ret4" [../accelerator.cpp:135]   --->   Operation 238 'extractvalue' 'array_back1_weight_changes' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_23 : Operation 239 [1/1] (0.00ns)   --->   "%array_back1_weight_changes_13 = extractvalue i160 %call_ret4" [../accelerator.cpp:135]   --->   Operation 239 'extractvalue' 'array_back1_weight_changes_13' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_23 : Operation 240 [1/1] (0.00ns)   --->   "%array_back1_weight_changes_14 = extractvalue i160 %call_ret4" [../accelerator.cpp:135]   --->   Operation 240 'extractvalue' 'array_back1_weight_changes_14' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_23 : Operation 241 [1/1] (0.00ns)   --->   "%array_back1_weight_changes_15 = extractvalue i160 %call_ret4" [../accelerator.cpp:135]   --->   Operation 241 'extractvalue' 'array_back1_weight_changes_15' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_23 : Operation 242 [1/1] (0.00ns)   --->   "%array_back1_bias_change = extractvalue i160 %call_ret4" [../accelerator.cpp:135]   --->   Operation 242 'extractvalue' 'array_back1_bias_change' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_23 : Operation 243 [1/1] (0.00ns)   --->   "%array_back1_bias_change_1 = extractvalue i160 %call_ret4" [../accelerator.cpp:135]   --->   Operation 243 'extractvalue' 'array_back1_bias_change_1' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_23 : Operation 244 [6/6] (2.91ns)   --->   "%call_ret5 = call i160 @model_array, i16 %array_back1_weight_changes, i16 %array_back1_weight_changes_13, i16 %array_back1_weight_changes_14, i16 %array_back1_weight_changes_15, i16 %array_back1_bias_change, i16 %array_back1_bias_change_1, i16 0, i16 512, i16 0, i16 0, i16 %training_read" [../accelerator.cpp:84]   --->   Operation 244 'call' 'call_ret5' <Predicate = (!icmp_ln65)> <Delay = 2.91> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 24 <SV = 23> <Delay = 8.00>
ST_24 : Operation 245 [5/6] (8.00ns)   --->   "%call_ret5 = call i160 @model_array, i16 %array_back1_weight_changes, i16 %array_back1_weight_changes_13, i16 %array_back1_weight_changes_14, i16 %array_back1_weight_changes_15, i16 %array_back1_bias_change, i16 %array_back1_bias_change_1, i16 0, i16 512, i16 0, i16 0, i16 %training_read" [../accelerator.cpp:84]   --->   Operation 245 'call' 'call_ret5' <Predicate = (!icmp_ln65)> <Delay = 8.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 25 <SV = 24> <Delay = 8.00>
ST_25 : Operation 246 [4/6] (8.00ns)   --->   "%call_ret5 = call i160 @model_array, i16 %array_back1_weight_changes, i16 %array_back1_weight_changes_13, i16 %array_back1_weight_changes_14, i16 %array_back1_weight_changes_15, i16 %array_back1_bias_change, i16 %array_back1_bias_change_1, i16 0, i16 512, i16 0, i16 0, i16 %training_read" [../accelerator.cpp:84]   --->   Operation 246 'call' 'call_ret5' <Predicate = (!icmp_ln65)> <Delay = 8.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 26 <SV = 25> <Delay = 8.00>
ST_26 : Operation 247 [3/6] (8.00ns)   --->   "%call_ret5 = call i160 @model_array, i16 %array_back1_weight_changes, i16 %array_back1_weight_changes_13, i16 %array_back1_weight_changes_14, i16 %array_back1_weight_changes_15, i16 %array_back1_bias_change, i16 %array_back1_bias_change_1, i16 0, i16 512, i16 0, i16 0, i16 %training_read" [../accelerator.cpp:84]   --->   Operation 247 'call' 'call_ret5' <Predicate = (!icmp_ln65)> <Delay = 8.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 27 <SV = 26> <Delay = 8.00>
ST_27 : Operation 248 [2/6] (8.00ns)   --->   "%call_ret5 = call i160 @model_array, i16 %array_back1_weight_changes, i16 %array_back1_weight_changes_13, i16 %array_back1_weight_changes_14, i16 %array_back1_weight_changes_15, i16 %array_back1_bias_change, i16 %array_back1_bias_change_1, i16 0, i16 512, i16 0, i16 0, i16 %training_read" [../accelerator.cpp:84]   --->   Operation 248 'call' 'call_ret5' <Predicate = (!icmp_ln65)> <Delay = 8.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 28 <SV = 27> <Delay = 6.25>
ST_28 : Operation 249 [1/6] (3.34ns)   --->   "%call_ret5 = call i160 @model_array, i16 %array_back1_weight_changes, i16 %array_back1_weight_changes_13, i16 %array_back1_weight_changes_14, i16 %array_back1_weight_changes_15, i16 %array_back1_bias_change, i16 %array_back1_bias_change_1, i16 0, i16 512, i16 0, i16 0, i16 %training_read" [../accelerator.cpp:84]   --->   Operation 249 'call' 'call_ret5' <Predicate = (!icmp_ln65)> <Delay = 3.34> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_28 : Operation 250 [1/1] (0.00ns)   --->   "%array_out1_output_k_2 = extractvalue i160 %call_ret5" [../accelerator.cpp:84]   --->   Operation 250 'extractvalue' 'array_out1_output_k_2' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_28 : Operation 251 [1/1] (0.00ns)   --->   "%array_out1_output_k_3 = extractvalue i160 %call_ret5" [../accelerator.cpp:84]   --->   Operation 251 'extractvalue' 'array_out1_output_k_3' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_28 : Operation 252 [6/6] (2.91ns)   --->   "%call_ret6 = call i160 @model_array, i16 %array_back2_weight_changes, i16 %array_back2_weight_changes_13, i16 %array_back2_weight_changes_14, i16 %array_back2_weight_changes_15, i16 %array_back2_bias_change, i16 %array_back2_bias_change_1, i16 %array_out1_output_k_2, i16 %array_out1_output_k_3, i16 0, i16 0, i16 %training_read" [../accelerator.cpp:89]   --->   Operation 252 'call' 'call_ret6' <Predicate = (!icmp_ln65)> <Delay = 2.91> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 29 <SV = 28> <Delay = 8.00>
ST_29 : Operation 253 [5/6] (8.00ns)   --->   "%call_ret6 = call i160 @model_array, i16 %array_back2_weight_changes, i16 %array_back2_weight_changes_13, i16 %array_back2_weight_changes_14, i16 %array_back2_weight_changes_15, i16 %array_back2_bias_change, i16 %array_back2_bias_change_1, i16 %array_out1_output_k_2, i16 %array_out1_output_k_3, i16 0, i16 0, i16 %training_read" [../accelerator.cpp:89]   --->   Operation 253 'call' 'call_ret6' <Predicate = (!icmp_ln65)> <Delay = 8.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 30 <SV = 29> <Delay = 8.00>
ST_30 : Operation 254 [4/6] (8.00ns)   --->   "%call_ret6 = call i160 @model_array, i16 %array_back2_weight_changes, i16 %array_back2_weight_changes_13, i16 %array_back2_weight_changes_14, i16 %array_back2_weight_changes_15, i16 %array_back2_bias_change, i16 %array_back2_bias_change_1, i16 %array_out1_output_k_2, i16 %array_out1_output_k_3, i16 0, i16 0, i16 %training_read" [../accelerator.cpp:89]   --->   Operation 254 'call' 'call_ret6' <Predicate = (!icmp_ln65)> <Delay = 8.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 31 <SV = 30> <Delay = 8.00>
ST_31 : Operation 255 [3/6] (8.00ns)   --->   "%call_ret6 = call i160 @model_array, i16 %array_back2_weight_changes, i16 %array_back2_weight_changes_13, i16 %array_back2_weight_changes_14, i16 %array_back2_weight_changes_15, i16 %array_back2_bias_change, i16 %array_back2_bias_change_1, i16 %array_out1_output_k_2, i16 %array_out1_output_k_3, i16 0, i16 0, i16 %training_read" [../accelerator.cpp:89]   --->   Operation 255 'call' 'call_ret6' <Predicate = (!icmp_ln65)> <Delay = 8.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 32 <SV = 31> <Delay = 8.00>
ST_32 : Operation 256 [2/6] (8.00ns)   --->   "%call_ret6 = call i160 @model_array, i16 %array_back2_weight_changes, i16 %array_back2_weight_changes_13, i16 %array_back2_weight_changes_14, i16 %array_back2_weight_changes_15, i16 %array_back2_bias_change, i16 %array_back2_bias_change_1, i16 %array_out1_output_k_2, i16 %array_out1_output_k_3, i16 0, i16 0, i16 %training_read" [../accelerator.cpp:89]   --->   Operation 256 'call' 'call_ret6' <Predicate = (!icmp_ln65)> <Delay = 8.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 33 <SV = 32> <Delay = 9.69>
ST_33 : Operation 257 [1/6] (3.34ns)   --->   "%call_ret6 = call i160 @model_array, i16 %array_back2_weight_changes, i16 %array_back2_weight_changes_13, i16 %array_back2_weight_changes_14, i16 %array_back2_weight_changes_15, i16 %array_back2_bias_change, i16 %array_back2_bias_change_1, i16 %array_out1_output_k_2, i16 %array_out1_output_k_3, i16 0, i16 0, i16 %training_read" [../accelerator.cpp:89]   --->   Operation 257 'call' 'call_ret6' <Predicate = (!icmp_ln65)> <Delay = 3.34> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_33 : Operation 258 [1/1] (0.00ns)   --->   "%array_out2_output_k_1 = extractvalue i160 %call_ret6" [../accelerator.cpp:89]   --->   Operation 258 'extractvalue' 'array_out2_output_k_1' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_33 : Operation 259 [1/1] (1.01ns)   --->   "%icmp_ln94_5 = icmp_eq  i16 %array_out2_output_k_1, i16 0" [../accelerator.cpp:94]   --->   Operation 259 'icmp' 'icmp_ln94_5' <Predicate = (!icmp_ln65)> <Delay = 1.01> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 260 [1/1] (0.00ns)   --->   "%tmp_13 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %array_out2_output_k_1, i32 15" [../accelerator.cpp:94]   --->   Operation 260 'bitselect' 'tmp_13' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_33 : Operation 261 [1/1] (1.01ns)   --->   "%sub_ln94_4 = sub i16 0, i16 %array_out2_output_k_1" [../accelerator.cpp:94]   --->   Operation 261 'sub' 'sub_ln94_4' <Predicate = (!icmp_ln65)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 262 [1/1] (0.42ns)   --->   "%select_ln94_2 = select i1 %tmp_13, i16 %sub_ln94_4, i16 %array_out2_output_k_1" [../accelerator.cpp:94]   --->   Operation 262 'select' 'select_ln94_2' <Predicate = (!icmp_ln65)> <Delay = 0.42> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_33 : Operation 263 [1/1] (0.00ns)   --->   "%tmp_10 = partselect i16 @llvm.part.select.i16, i16 %select_ln94_2, i32 15, i32 0" [../accelerator.cpp:94]   --->   Operation 263 'partselect' 'tmp_10' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_33 : Operation 264 [1/1] (0.00ns)   --->   "%tmp_11 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i1.i16, i1 1, i16 %tmp_10" [../accelerator.cpp:94]   --->   Operation 264 'bitconcatenate' 'tmp_11' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_33 : Operation 265 [1/1] (0.00ns)   --->   "%sext_ln94_1 = sext i17 %tmp_11" [../accelerator.cpp:94]   --->   Operation 265 'sext' 'sext_ln94_1' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_33 : Operation 266 [1/1] (0.78ns)   --->   "%tmp_12 = cttz i32 @llvm.cttz.i32, i32 %sext_ln94_1, i1 1" [../accelerator.cpp:94]   --->   Operation 266 'cttz' 'tmp_12' <Predicate = (!icmp_ln65)> <Delay = 0.78> <CoreInst = "cttz">   --->   Core 145 'cttz' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'cttz'> <InPorts = 1> <OutPorts = 1>
ST_33 : Operation 267 [1/1] (0.00ns)   --->   "%trunc_ln94_4 = trunc i32 %tmp_12" [../accelerator.cpp:94]   --->   Operation 267 'trunc' 'trunc_ln94_4' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_33 : Operation 268 [1/1] (1.20ns)   --->   "%sub_ln94_5 = sub i32 16, i32 %tmp_12" [../accelerator.cpp:94]   --->   Operation 268 'sub' 'sub_ln94_5' <Predicate = (!icmp_ln65)> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 269 [1/1] (1.20ns)   --->   "%add_ln94_4 = add i32 %sub_ln94_5, i32 4294967243" [../accelerator.cpp:94]   --->   Operation 269 'add' 'add_ln94_4' <Predicate = (!icmp_ln65)> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 270 [1/1] (0.00ns)   --->   "%tmp_14 = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %add_ln94_4, i32 1, i32 31" [../accelerator.cpp:94]   --->   Operation 270 'partselect' 'tmp_14' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_33 : Operation 271 [1/1] (1.19ns)   --->   "%icmp_ln94_8 = icmp_sgt  i31 %tmp_14, i31 0" [../accelerator.cpp:94]   --->   Operation 271 'icmp' 'icmp_ln94_8' <Predicate = (!icmp_ln65)> <Delay = 1.19> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.19> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 272 [1/1] (0.00ns)   --->   "%trunc_ln94_6 = trunc i32 %sub_ln94_5" [../accelerator.cpp:94]   --->   Operation 272 'trunc' 'trunc_ln94_6' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_33 : Operation 273 [1/1] (0.86ns)   --->   "%sub_ln94_17 = sub i4 6, i4 %trunc_ln94_6" [../accelerator.cpp:94]   --->   Operation 273 'sub' 'sub_ln94_17' <Predicate = (!icmp_ln65)> <Delay = 0.86> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 274 [1/1] (0.00ns)   --->   "%zext_ln94_21 = zext i4 %sub_ln94_17" [../accelerator.cpp:94]   --->   Operation 274 'zext' 'zext_ln94_21' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_33 : Operation 275 [1/1] (0.71ns)   --->   "%lshr_ln94_9 = lshr i16 65535, i16 %zext_ln94_21" [../accelerator.cpp:94]   --->   Operation 275 'lshr' 'lshr_ln94_9' <Predicate = (!icmp_ln65)> <Delay = 0.71> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 276 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln94_7)   --->   "%and_ln94_13 = and i16 %select_ln94_2, i16 %lshr_ln94_9" [../accelerator.cpp:94]   --->   Operation 276 'and' 'and_ln94_13' <Predicate = (!icmp_ln65)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 277 [1/1] (1.01ns) (out node of the LUT)   --->   "%icmp_ln94_7 = icmp_ne  i16 %and_ln94_13, i16 0" [../accelerator.cpp:94]   --->   Operation 277 'icmp' 'icmp_ln94_7' <Predicate = (!icmp_ln65)> <Delay = 1.01> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 278 [1/1] (0.00ns) (grouped into LUT with out node or_ln94_1)   --->   "%phi_ln94_1 = and i1 %icmp_ln94_8, i1 %icmp_ln94_7" [../accelerator.cpp:94]   --->   Operation 278 'and' 'phi_ln94_1' <Predicate = (!icmp_ln65)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 279 [1/1] (0.00ns) (grouped into LUT with out node or_ln94_1)   --->   "%tmp_15 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln94_4, i32 31" [../accelerator.cpp:94]   --->   Operation 279 'bitselect' 'tmp_15' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_33 : Operation 280 [1/1] (0.00ns) (grouped into LUT with out node or_ln94_1)   --->   "%xor_ln94_5 = xor i1 %tmp_15, i1 1" [../accelerator.cpp:94]   --->   Operation 280 'xor' 'xor_ln94_5' <Predicate = (!icmp_ln65)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 281 [1/1] (0.00ns)   --->   "%tmp_19 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %select_ln94_2, i32 %add_ln94_4" [../accelerator.cpp:94]   --->   Operation 281 'bitselect' 'tmp_19' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_33 : Operation 282 [1/1] (0.00ns) (grouped into LUT with out node or_ln94_1)   --->   "%and_ln94_3 = and i1 %tmp_19, i1 %xor_ln94_5" [../accelerator.cpp:94]   --->   Operation 282 'and' 'and_ln94_3' <Predicate = (!icmp_ln65)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 283 [1/1] (0.00ns) (grouped into LUT with out node or_ln94_1)   --->   "%or_ln94 = or i1 %and_ln94_3, i1 %phi_ln94_1" [../accelerator.cpp:94]   --->   Operation 283 'or' 'or_ln94' <Predicate = (!icmp_ln65)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 284 [1/1] (0.33ns) (out node of the LUT)   --->   "%or_ln94_1 = bitconcatenate i2 @_ssdm_op_BitConcatenate.i2.i1.i1, i1 0, i1 %or_ln94" [../accelerator.cpp:94]   --->   Operation 284 'bitconcatenate' 'or_ln94_1' <Predicate = (!icmp_ln65)> <Delay = 0.33>
ST_33 : Operation 285 [1/1] (1.20ns)   --->   "%icmp_ln94_9 = icmp_sgt  i32 %add_ln94_4, i32 0" [../accelerator.cpp:94]   --->   Operation 285 'icmp' 'icmp_ln94_9' <Predicate = (!icmp_ln65)> <Delay = 1.20> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 286 [1/1] (1.01ns)   --->   "%icmp_ln106_1 = icmp_sgt  i16 %array_out2_output_k_1, i16 0" [../accelerator.cpp:106]   --->   Operation 286 'icmp' 'icmp_ln106_1' <Predicate = (!icmp_ln65)> <Delay = 1.01> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 287 [1/1] (1.01ns)   --->   "%add_ln107 = add i16 %array_out2_output_k_1, i16 65024" [../accelerator.cpp:107]   --->   Operation 287 'add' 'add_ln107' <Predicate = (!icmp_ln65)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 288 [1/1] (0.42ns)   --->   "%select_ln106_1 = select i1 %icmp_ln106_1, i16 %add_ln107, i16 0" [../accelerator.cpp:106]   --->   Operation 288 'select' 'select_ln106_1' <Predicate = (!icmp_ln65)> <Delay = 0.42> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_33 : Operation 289 [6/6] (2.91ns)   --->   "%call_ret7 = call i160 @model_array, i16 %array_back2_weight_changes, i16 %array_back2_weight_changes_13, i16 %array_back2_weight_changes_14, i16 %array_back2_weight_changes_15, i16 %array_back2_bias_change, i16 %array_back2_bias_change_1, i16 %array_out1_output_k_2, i16 %array_out1_output_k_3, i16 %select_ln106_1, i16 0, i16 %training_read" [../accelerator.cpp:124]   --->   Operation 289 'call' 'call_ret7' <Predicate = (!icmp_ln65)> <Delay = 2.91> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 34 <SV = 33> <Delay = 8.00>
ST_34 : Operation 290 [1/1] (0.00ns)   --->   "%zext_ln94_4 = zext i16 %select_ln94_2" [../accelerator.cpp:94]   --->   Operation 290 'zext' 'zext_ln94_4' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_34 : Operation 291 [1/1] (1.20ns)   --->   "%add_ln94_5 = add i32 %sub_ln94_5, i32 4294967242" [../accelerator.cpp:94]   --->   Operation 291 'add' 'add_ln94_5' <Predicate = (!icmp_ln65 & icmp_ln94_9)> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 292 [1/1] (0.00ns)   --->   "%zext_ln94_5 = zext i32 %add_ln94_5" [../accelerator.cpp:94]   --->   Operation 292 'zext' 'zext_ln94_5' <Predicate = (!icmp_ln65 & icmp_ln94_9)> <Delay = 0.00>
ST_34 : Operation 293 [1/1] (1.45ns)   --->   "%lshr_ln94_2 = lshr i64 %zext_ln94_4, i64 %zext_ln94_5" [../accelerator.cpp:94]   --->   Operation 293 'lshr' 'lshr_ln94_2' <Predicate = (!icmp_ln65 & icmp_ln94_9)> <Delay = 1.45> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 294 [5/6] (8.00ns)   --->   "%call_ret7 = call i160 @model_array, i16 %array_back2_weight_changes, i16 %array_back2_weight_changes_13, i16 %array_back2_weight_changes_14, i16 %array_back2_weight_changes_15, i16 %array_back2_bias_change, i16 %array_back2_bias_change_1, i16 %array_out1_output_k_2, i16 %array_out1_output_k_3, i16 %select_ln106_1, i16 0, i16 %training_read" [../accelerator.cpp:124]   --->   Operation 294 'call' 'call_ret7' <Predicate = (!icmp_ln65)> <Delay = 8.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 35 <SV = 34> <Delay = 20.7>
ST_35 : Operation 295 [1/1] (1.20ns)   --->   "%sub_ln94_6 = sub i32 54, i32 %sub_ln94_5" [../accelerator.cpp:94]   --->   Operation 295 'sub' 'sub_ln94_6' <Predicate = (!icmp_ln65 & !icmp_ln94_9)> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 296 [1/1] (0.00ns)   --->   "%zext_ln94_6 = zext i32 %sub_ln94_6" [../accelerator.cpp:94]   --->   Operation 296 'zext' 'zext_ln94_6' <Predicate = (!icmp_ln65 & !icmp_ln94_9)> <Delay = 0.00>
ST_35 : Operation 297 [1/1] (1.45ns)   --->   "%shl_ln94_1 = shl i64 %zext_ln94_4, i64 %zext_ln94_6" [../accelerator.cpp:94]   --->   Operation 297 'shl' 'shl_ln94_1' <Predicate = (!icmp_ln65 & !icmp_ln94_9)> <Delay = 1.45> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 298 [1/1] (0.00ns) (grouped into LUT with out node add_ln94_6)   --->   "%cond50_i_i315_1 = select i1 %icmp_ln94_9, i64 %lshr_ln94_2, i64 %shl_ln94_1" [../accelerator.cpp:94]   --->   Operation 298 'select' 'cond50_i_i315_1' <Predicate = (!icmp_ln65)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_35 : Operation 299 [1/1] (0.00ns) (grouped into LUT with out node add_ln94_6)   --->   "%zext_ln94_7 = zext i2 %or_ln94_1" [../accelerator.cpp:94]   --->   Operation 299 'zext' 'zext_ln94_7' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_35 : Operation 300 [1/1] (1.47ns) (out node of the LUT)   --->   "%add_ln94_6 = add i64 %cond50_i_i315_1, i64 %zext_ln94_7" [../accelerator.cpp:94]   --->   Operation 300 'add' 'add_ln94_6' <Predicate = (!icmp_ln65)> <Delay = 1.47> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.47> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 301 [1/1] (0.00ns)   --->   "%lshr_ln94_3 = partselect i63 @_ssdm_op_PartSelect.i63.i64.i32.i32, i64 %add_ln94_6, i32 1, i32 63" [../accelerator.cpp:94]   --->   Operation 301 'partselect' 'lshr_ln94_3' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_35 : Operation 302 [1/1] (0.00ns)   --->   "%zext_ln94_17 = zext i63 %lshr_ln94_3" [../accelerator.cpp:94]   --->   Operation 302 'zext' 'zext_ln94_17' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_35 : Operation 303 [1/1] (0.00ns)   --->   "%tmp_23 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %add_ln94_6, i32 54" [../accelerator.cpp:94]   --->   Operation 303 'bitselect' 'tmp_23' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_35 : Operation 304 [1/1] (0.45ns)   --->   "%select_ln94_3 = select i1 %tmp_23, i11 1023, i11 1022" [../accelerator.cpp:94]   --->   Operation 304 'select' 'select_ln94_3' <Predicate = (!icmp_ln65)> <Delay = 0.45> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_35 : Operation 305 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln94_7 = sub i11 7, i11 %trunc_ln94_4" [../accelerator.cpp:94]   --->   Operation 305 'sub' 'sub_ln94_7' <Predicate = (!icmp_ln65)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_35 : Operation 306 [1/1] (1.07ns) (root node of TernaryAdder)   --->   "%add_ln94_7 = add i11 %select_ln94_3, i11 %sub_ln94_7" [../accelerator.cpp:94]   --->   Operation 306 'add' 'add_ln94_7' <Predicate = (!icmp_ln65)> <Delay = 1.07> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_35 : Operation 307 [1/1] (0.00ns)   --->   "%tmp_16 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i1.i11, i1 %tmp_13, i11 %add_ln94_7" [../accelerator.cpp:94]   --->   Operation 307 'bitconcatenate' 'tmp_16' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_35 : Operation 308 [1/1] (0.00ns)   --->   "%LD_1 = partset i64 @_ssdm_op_PartSet.i64.i64.i12.i32.i32, i64 %zext_ln94_17, i12 %tmp_16, i32 52, i32 63" [../accelerator.cpp:94]   --->   Operation 308 'partset' 'LD_1' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_35 : Operation 309 [1/1] (0.00ns)   --->   "%bitcast_ln748_1 = bitcast i64 %LD_1" [../accelerator.cpp:94]   --->   Operation 309 'bitcast' 'bitcast_ln748_1' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_35 : Operation 310 [1/1] (0.00ns)   --->   "%trunc_ln94_3 = partselect i52 @_ssdm_op_PartSelect.i52.i64.i32.i32, i64 %add_ln94_6, i32 1, i32 52" [../accelerator.cpp:94]   --->   Operation 310 'partselect' 'trunc_ln94_3' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_35 : Operation 311 [1/1] (0.94ns)   --->   "%icmp_ln94_11 = icmp_ne  i11 %add_ln94_7, i11 2047" [../accelerator.cpp:94]   --->   Operation 311 'icmp' 'icmp_ln94_11' <Predicate = (!icmp_ln65)> <Delay = 0.94> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 312 [1/1] (1.30ns)   --->   "%icmp_ln94_13 = icmp_eq  i52 %trunc_ln94_3, i52 0" [../accelerator.cpp:94]   --->   Operation 312 'icmp' 'icmp_ln94_13' <Predicate = (!icmp_ln65)> <Delay = 1.30> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 313 [1/1] (0.33ns)   --->   "%or_ln94_8 = or i1 %icmp_ln94_13, i1 %icmp_ln94_11" [../accelerator.cpp:94]   --->   Operation 313 'or' 'or_ln94_8' <Predicate = (!icmp_ln65)> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 314 [1/1] (15.0ns)   --->   "%tmp_17 = fcmp_ogt  i64 %bitcast_ln748_1, i64 0.5" [../accelerator.cpp:94]   --->   Operation 314 'dcmp' 'tmp_17' <Predicate = (!icmp_ln65)> <Delay = 15.0> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 0> <II = 1> <Delay = 15.0> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 315 [4/6] (8.00ns)   --->   "%call_ret7 = call i160 @model_array, i16 %array_back2_weight_changes, i16 %array_back2_weight_changes_13, i16 %array_back2_weight_changes_14, i16 %array_back2_weight_changes_15, i16 %array_back2_bias_change, i16 %array_back2_bias_change_1, i16 %array_out1_output_k_2, i16 %array_out1_output_k_3, i16 %select_ln106_1, i16 0, i16 %training_read" [../accelerator.cpp:124]   --->   Operation 315 'call' 'call_ret7' <Predicate = (!icmp_ln65)> <Delay = 8.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 36 <SV = 35> <Delay = 15.0>
ST_36 : Operation 316 [1/1] (15.0ns)   --->   "%tmp_18 = fcmp_ole  i64 %bitcast_ln748_1, i64 0.5" [../accelerator.cpp:97]   --->   Operation 316 'dcmp' 'tmp_18' <Predicate = (!icmp_ln65)> <Delay = 15.0> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 0> <II = 1> <Delay = 15.0> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 317 [3/6] (8.00ns)   --->   "%call_ret7 = call i160 @model_array, i16 %array_back2_weight_changes, i16 %array_back2_weight_changes_13, i16 %array_back2_weight_changes_14, i16 %array_back2_weight_changes_15, i16 %array_back2_bias_change, i16 %array_back2_bias_change_1, i16 %array_out1_output_k_2, i16 %array_out1_output_k_3, i16 %select_ln106_1, i16 0, i16 %training_read" [../accelerator.cpp:124]   --->   Operation 317 'call' 'call_ret7' <Predicate = (!icmp_ln65)> <Delay = 8.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 37 <SV = 36> <Delay = 8.00>
ST_37 : Operation 318 [2/6] (8.00ns)   --->   "%call_ret7 = call i160 @model_array, i16 %array_back2_weight_changes, i16 %array_back2_weight_changes_13, i16 %array_back2_weight_changes_14, i16 %array_back2_weight_changes_15, i16 %array_back2_bias_change, i16 %array_back2_bias_change_1, i16 %array_out1_output_k_2, i16 %array_out1_output_k_3, i16 %select_ln106_1, i16 0, i16 %training_read" [../accelerator.cpp:124]   --->   Operation 318 'call' 'call_ret7' <Predicate = (!icmp_ln65)> <Delay = 8.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 38 <SV = 37> <Delay = 6.25>
ST_38 : Operation 319 [1/6] (3.34ns)   --->   "%call_ret7 = call i160 @model_array, i16 %array_back2_weight_changes, i16 %array_back2_weight_changes_13, i16 %array_back2_weight_changes_14, i16 %array_back2_weight_changes_15, i16 %array_back2_bias_change, i16 %array_back2_bias_change_1, i16 %array_out1_output_k_2, i16 %array_out1_output_k_3, i16 %select_ln106_1, i16 0, i16 %training_read" [../accelerator.cpp:124]   --->   Operation 319 'call' 'call_ret7' <Predicate = (!icmp_ln65)> <Delay = 3.34> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_38 : Operation 320 [1/1] (0.00ns)   --->   "%array_back2_delta_kmin1_2 = extractvalue i160 %call_ret7" [../accelerator.cpp:124]   --->   Operation 320 'extractvalue' 'array_back2_delta_kmin1_2' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_38 : Operation 321 [1/1] (0.00ns)   --->   "%array_back2_delta_kmin1_3 = extractvalue i160 %call_ret7" [../accelerator.cpp:124]   --->   Operation 321 'extractvalue' 'array_back2_delta_kmin1_3' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_38 : Operation 322 [1/1] (0.00ns)   --->   "%array_back2_weight_changes_16 = extractvalue i160 %call_ret7" [../accelerator.cpp:124]   --->   Operation 322 'extractvalue' 'array_back2_weight_changes_16' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_38 : Operation 323 [1/1] (0.00ns)   --->   "%array_back2_weight_changes_17 = extractvalue i160 %call_ret7" [../accelerator.cpp:124]   --->   Operation 323 'extractvalue' 'array_back2_weight_changes_17' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_38 : Operation 324 [1/1] (0.00ns)   --->   "%array_back2_weight_changes_18 = extractvalue i160 %call_ret7" [../accelerator.cpp:124]   --->   Operation 324 'extractvalue' 'array_back2_weight_changes_18' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_38 : Operation 325 [1/1] (0.00ns)   --->   "%array_back2_weight_changes_19 = extractvalue i160 %call_ret7" [../accelerator.cpp:124]   --->   Operation 325 'extractvalue' 'array_back2_weight_changes_19' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_38 : Operation 326 [1/1] (0.00ns)   --->   "%array_back2_bias_change_2 = extractvalue i160 %call_ret7" [../accelerator.cpp:124]   --->   Operation 326 'extractvalue' 'array_back2_bias_change_2' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_38 : Operation 327 [1/1] (0.00ns)   --->   "%array_back2_bias_change_3 = extractvalue i160 %call_ret7" [../accelerator.cpp:124]   --->   Operation 327 'extractvalue' 'array_back2_bias_change_3' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_38 : Operation 328 [6/6] (2.91ns)   --->   "%call_ret8 = call i160 @model_array, i16 %array_back1_weight_changes, i16 %array_back1_weight_changes_13, i16 %array_back1_weight_changes_14, i16 %array_back1_weight_changes_15, i16 %array_back1_bias_change, i16 %array_back1_bias_change_1, i16 0, i16 512, i16 %array_back2_delta_kmin1_2, i16 %array_back2_delta_kmin1_3, i16 %training_read" [../accelerator.cpp:135]   --->   Operation 328 'call' 'call_ret8' <Predicate = (!icmp_ln65)> <Delay = 2.91> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 39 <SV = 38> <Delay = 8.00>
ST_39 : Operation 329 [5/6] (8.00ns)   --->   "%call_ret8 = call i160 @model_array, i16 %array_back1_weight_changes, i16 %array_back1_weight_changes_13, i16 %array_back1_weight_changes_14, i16 %array_back1_weight_changes_15, i16 %array_back1_bias_change, i16 %array_back1_bias_change_1, i16 0, i16 512, i16 %array_back2_delta_kmin1_2, i16 %array_back2_delta_kmin1_3, i16 %training_read" [../accelerator.cpp:135]   --->   Operation 329 'call' 'call_ret8' <Predicate = (!icmp_ln65)> <Delay = 8.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 40 <SV = 39> <Delay = 8.00>
ST_40 : Operation 330 [4/6] (8.00ns)   --->   "%call_ret8 = call i160 @model_array, i16 %array_back1_weight_changes, i16 %array_back1_weight_changes_13, i16 %array_back1_weight_changes_14, i16 %array_back1_weight_changes_15, i16 %array_back1_bias_change, i16 %array_back1_bias_change_1, i16 0, i16 512, i16 %array_back2_delta_kmin1_2, i16 %array_back2_delta_kmin1_3, i16 %training_read" [../accelerator.cpp:135]   --->   Operation 330 'call' 'call_ret8' <Predicate = (!icmp_ln65)> <Delay = 8.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 41 <SV = 40> <Delay = 8.00>
ST_41 : Operation 331 [3/6] (8.00ns)   --->   "%call_ret8 = call i160 @model_array, i16 %array_back1_weight_changes, i16 %array_back1_weight_changes_13, i16 %array_back1_weight_changes_14, i16 %array_back1_weight_changes_15, i16 %array_back1_bias_change, i16 %array_back1_bias_change_1, i16 0, i16 512, i16 %array_back2_delta_kmin1_2, i16 %array_back2_delta_kmin1_3, i16 %training_read" [../accelerator.cpp:135]   --->   Operation 331 'call' 'call_ret8' <Predicate = (!icmp_ln65)> <Delay = 8.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 42 <SV = 41> <Delay = 8.00>
ST_42 : Operation 332 [2/6] (8.00ns)   --->   "%call_ret8 = call i160 @model_array, i16 %array_back1_weight_changes, i16 %array_back1_weight_changes_13, i16 %array_back1_weight_changes_14, i16 %array_back1_weight_changes_15, i16 %array_back1_bias_change, i16 %array_back1_bias_change_1, i16 0, i16 512, i16 %array_back2_delta_kmin1_2, i16 %array_back2_delta_kmin1_3, i16 %training_read" [../accelerator.cpp:135]   --->   Operation 332 'call' 'call_ret8' <Predicate = (!icmp_ln65)> <Delay = 8.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 43 <SV = 42> <Delay = 6.25>
ST_43 : Operation 333 [1/6] (3.34ns)   --->   "%call_ret8 = call i160 @model_array, i16 %array_back1_weight_changes, i16 %array_back1_weight_changes_13, i16 %array_back1_weight_changes_14, i16 %array_back1_weight_changes_15, i16 %array_back1_bias_change, i16 %array_back1_bias_change_1, i16 0, i16 512, i16 %array_back2_delta_kmin1_2, i16 %array_back2_delta_kmin1_3, i16 %training_read" [../accelerator.cpp:135]   --->   Operation 333 'call' 'call_ret8' <Predicate = (!icmp_ln65)> <Delay = 3.34> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_43 : Operation 334 [1/1] (0.00ns)   --->   "%array_back1_weight_changes_16 = extractvalue i160 %call_ret8" [../accelerator.cpp:135]   --->   Operation 334 'extractvalue' 'array_back1_weight_changes_16' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_43 : Operation 335 [1/1] (0.00ns)   --->   "%array_back1_weight_changes_17 = extractvalue i160 %call_ret8" [../accelerator.cpp:135]   --->   Operation 335 'extractvalue' 'array_back1_weight_changes_17' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_43 : Operation 336 [1/1] (0.00ns)   --->   "%array_back1_weight_changes_18 = extractvalue i160 %call_ret8" [../accelerator.cpp:135]   --->   Operation 336 'extractvalue' 'array_back1_weight_changes_18' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_43 : Operation 337 [1/1] (0.00ns)   --->   "%array_back1_weight_changes_19 = extractvalue i160 %call_ret8" [../accelerator.cpp:135]   --->   Operation 337 'extractvalue' 'array_back1_weight_changes_19' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_43 : Operation 338 [1/1] (0.00ns)   --->   "%array_back1_bias_change_2 = extractvalue i160 %call_ret8" [../accelerator.cpp:135]   --->   Operation 338 'extractvalue' 'array_back1_bias_change_2' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_43 : Operation 339 [1/1] (0.00ns)   --->   "%array_back1_bias_change_3 = extractvalue i160 %call_ret8" [../accelerator.cpp:135]   --->   Operation 339 'extractvalue' 'array_back1_bias_change_3' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_43 : Operation 340 [6/6] (2.91ns)   --->   "%call_ret9 = call i160 @model_array, i16 %array_back1_weight_changes_16, i16 %array_back1_weight_changes_17, i16 %array_back1_weight_changes_18, i16 %array_back1_weight_changes_19, i16 %array_back1_bias_change_2, i16 %array_back1_bias_change_3, i16 512, i16 0, i16 0, i16 0, i16 %training_read" [../accelerator.cpp:84]   --->   Operation 340 'call' 'call_ret9' <Predicate = (!icmp_ln65)> <Delay = 2.91> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 44 <SV = 43> <Delay = 8.00>
ST_44 : Operation 341 [5/6] (8.00ns)   --->   "%call_ret9 = call i160 @model_array, i16 %array_back1_weight_changes_16, i16 %array_back1_weight_changes_17, i16 %array_back1_weight_changes_18, i16 %array_back1_weight_changes_19, i16 %array_back1_bias_change_2, i16 %array_back1_bias_change_3, i16 512, i16 0, i16 0, i16 0, i16 %training_read" [../accelerator.cpp:84]   --->   Operation 341 'call' 'call_ret9' <Predicate = (!icmp_ln65)> <Delay = 8.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 45 <SV = 44> <Delay = 8.00>
ST_45 : Operation 342 [4/6] (8.00ns)   --->   "%call_ret9 = call i160 @model_array, i16 %array_back1_weight_changes_16, i16 %array_back1_weight_changes_17, i16 %array_back1_weight_changes_18, i16 %array_back1_weight_changes_19, i16 %array_back1_bias_change_2, i16 %array_back1_bias_change_3, i16 512, i16 0, i16 0, i16 0, i16 %training_read" [../accelerator.cpp:84]   --->   Operation 342 'call' 'call_ret9' <Predicate = (!icmp_ln65)> <Delay = 8.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 46 <SV = 45> <Delay = 8.00>
ST_46 : Operation 343 [3/6] (8.00ns)   --->   "%call_ret9 = call i160 @model_array, i16 %array_back1_weight_changes_16, i16 %array_back1_weight_changes_17, i16 %array_back1_weight_changes_18, i16 %array_back1_weight_changes_19, i16 %array_back1_bias_change_2, i16 %array_back1_bias_change_3, i16 512, i16 0, i16 0, i16 0, i16 %training_read" [../accelerator.cpp:84]   --->   Operation 343 'call' 'call_ret9' <Predicate = (!icmp_ln65)> <Delay = 8.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 47 <SV = 46> <Delay = 8.00>
ST_47 : Operation 344 [2/6] (8.00ns)   --->   "%call_ret9 = call i160 @model_array, i16 %array_back1_weight_changes_16, i16 %array_back1_weight_changes_17, i16 %array_back1_weight_changes_18, i16 %array_back1_weight_changes_19, i16 %array_back1_bias_change_2, i16 %array_back1_bias_change_3, i16 512, i16 0, i16 0, i16 0, i16 %training_read" [../accelerator.cpp:84]   --->   Operation 344 'call' 'call_ret9' <Predicate = (!icmp_ln65)> <Delay = 8.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 48 <SV = 47> <Delay = 6.25>
ST_48 : Operation 345 [1/6] (3.34ns)   --->   "%call_ret9 = call i160 @model_array, i16 %array_back1_weight_changes_16, i16 %array_back1_weight_changes_17, i16 %array_back1_weight_changes_18, i16 %array_back1_weight_changes_19, i16 %array_back1_bias_change_2, i16 %array_back1_bias_change_3, i16 512, i16 0, i16 0, i16 0, i16 %training_read" [../accelerator.cpp:84]   --->   Operation 345 'call' 'call_ret9' <Predicate = (!icmp_ln65)> <Delay = 3.34> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_48 : Operation 346 [1/1] (0.00ns)   --->   "%array_out1_output_k_4 = extractvalue i160 %call_ret9" [../accelerator.cpp:84]   --->   Operation 346 'extractvalue' 'array_out1_output_k_4' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_48 : Operation 347 [1/1] (0.00ns)   --->   "%array_out1_output_k_5 = extractvalue i160 %call_ret9" [../accelerator.cpp:84]   --->   Operation 347 'extractvalue' 'array_out1_output_k_5' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_48 : Operation 348 [6/6] (2.91ns)   --->   "%call_ret10 = call i160 @model_array, i16 %array_back2_weight_changes_16, i16 %array_back2_weight_changes_17, i16 %array_back2_weight_changes_18, i16 %array_back2_weight_changes_19, i16 %array_back2_bias_change_2, i16 %array_back2_bias_change_3, i16 %array_out1_output_k_4, i16 %array_out1_output_k_5, i16 0, i16 0, i16 %training_read" [../accelerator.cpp:89]   --->   Operation 348 'call' 'call_ret10' <Predicate = (!icmp_ln65)> <Delay = 2.91> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 49 <SV = 48> <Delay = 8.00>
ST_49 : Operation 349 [5/6] (8.00ns)   --->   "%call_ret10 = call i160 @model_array, i16 %array_back2_weight_changes_16, i16 %array_back2_weight_changes_17, i16 %array_back2_weight_changes_18, i16 %array_back2_weight_changes_19, i16 %array_back2_bias_change_2, i16 %array_back2_bias_change_3, i16 %array_out1_output_k_4, i16 %array_out1_output_k_5, i16 0, i16 0, i16 %training_read" [../accelerator.cpp:89]   --->   Operation 349 'call' 'call_ret10' <Predicate = (!icmp_ln65)> <Delay = 8.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 50 <SV = 49> <Delay = 8.00>
ST_50 : Operation 350 [4/6] (8.00ns)   --->   "%call_ret10 = call i160 @model_array, i16 %array_back2_weight_changes_16, i16 %array_back2_weight_changes_17, i16 %array_back2_weight_changes_18, i16 %array_back2_weight_changes_19, i16 %array_back2_bias_change_2, i16 %array_back2_bias_change_3, i16 %array_out1_output_k_4, i16 %array_out1_output_k_5, i16 0, i16 0, i16 %training_read" [../accelerator.cpp:89]   --->   Operation 350 'call' 'call_ret10' <Predicate = (!icmp_ln65)> <Delay = 8.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 51 <SV = 50> <Delay = 8.00>
ST_51 : Operation 351 [3/6] (8.00ns)   --->   "%call_ret10 = call i160 @model_array, i16 %array_back2_weight_changes_16, i16 %array_back2_weight_changes_17, i16 %array_back2_weight_changes_18, i16 %array_back2_weight_changes_19, i16 %array_back2_bias_change_2, i16 %array_back2_bias_change_3, i16 %array_out1_output_k_4, i16 %array_out1_output_k_5, i16 0, i16 0, i16 %training_read" [../accelerator.cpp:89]   --->   Operation 351 'call' 'call_ret10' <Predicate = (!icmp_ln65)> <Delay = 8.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 52 <SV = 51> <Delay = 8.00>
ST_52 : Operation 352 [2/6] (8.00ns)   --->   "%call_ret10 = call i160 @model_array, i16 %array_back2_weight_changes_16, i16 %array_back2_weight_changes_17, i16 %array_back2_weight_changes_18, i16 %array_back2_weight_changes_19, i16 %array_back2_bias_change_2, i16 %array_back2_bias_change_3, i16 %array_out1_output_k_4, i16 %array_out1_output_k_5, i16 0, i16 0, i16 %training_read" [../accelerator.cpp:89]   --->   Operation 352 'call' 'call_ret10' <Predicate = (!icmp_ln65)> <Delay = 8.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 53 <SV = 52> <Delay = 9.69>
ST_53 : Operation 353 [1/6] (3.34ns)   --->   "%call_ret10 = call i160 @model_array, i16 %array_back2_weight_changes_16, i16 %array_back2_weight_changes_17, i16 %array_back2_weight_changes_18, i16 %array_back2_weight_changes_19, i16 %array_back2_bias_change_2, i16 %array_back2_bias_change_3, i16 %array_out1_output_k_4, i16 %array_out1_output_k_5, i16 0, i16 0, i16 %training_read" [../accelerator.cpp:89]   --->   Operation 353 'call' 'call_ret10' <Predicate = (!icmp_ln65)> <Delay = 3.34> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_53 : Operation 354 [1/1] (0.00ns)   --->   "%array_out2_output_k_2 = extractvalue i160 %call_ret10" [../accelerator.cpp:89]   --->   Operation 354 'extractvalue' 'array_out2_output_k_2' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_53 : Operation 355 [1/1] (1.01ns)   --->   "%icmp_ln94_10 = icmp_eq  i16 %array_out2_output_k_2, i16 0" [../accelerator.cpp:94]   --->   Operation 355 'icmp' 'icmp_ln94_10' <Predicate = (!icmp_ln65)> <Delay = 1.01> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 356 [1/1] (0.00ns)   --->   "%tmp_24 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %array_out2_output_k_2, i32 15" [../accelerator.cpp:94]   --->   Operation 356 'bitselect' 'tmp_24' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_53 : Operation 357 [1/1] (1.01ns)   --->   "%sub_ln94_8 = sub i16 0, i16 %array_out2_output_k_2" [../accelerator.cpp:94]   --->   Operation 357 'sub' 'sub_ln94_8' <Predicate = (!icmp_ln65)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 358 [1/1] (0.42ns)   --->   "%select_ln94_4 = select i1 %tmp_24, i16 %sub_ln94_8, i16 %array_out2_output_k_2" [../accelerator.cpp:94]   --->   Operation 358 'select' 'select_ln94_4' <Predicate = (!icmp_ln65)> <Delay = 0.42> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_53 : Operation 359 [1/1] (0.00ns)   --->   "%tmp_20 = partselect i16 @llvm.part.select.i16, i16 %select_ln94_4, i32 15, i32 0" [../accelerator.cpp:94]   --->   Operation 359 'partselect' 'tmp_20' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_53 : Operation 360 [1/1] (0.00ns)   --->   "%tmp_21 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i1.i16, i1 1, i16 %tmp_20" [../accelerator.cpp:94]   --->   Operation 360 'bitconcatenate' 'tmp_21' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_53 : Operation 361 [1/1] (0.00ns)   --->   "%sext_ln94_2 = sext i17 %tmp_21" [../accelerator.cpp:94]   --->   Operation 361 'sext' 'sext_ln94_2' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_53 : Operation 362 [1/1] (0.78ns)   --->   "%tmp_22 = cttz i32 @llvm.cttz.i32, i32 %sext_ln94_2, i1 1" [../accelerator.cpp:94]   --->   Operation 362 'cttz' 'tmp_22' <Predicate = (!icmp_ln65)> <Delay = 0.78> <CoreInst = "cttz">   --->   Core 145 'cttz' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'cttz'> <InPorts = 1> <OutPorts = 1>
ST_53 : Operation 363 [1/1] (0.00ns)   --->   "%trunc_ln94_8 = trunc i32 %tmp_22" [../accelerator.cpp:94]   --->   Operation 363 'trunc' 'trunc_ln94_8' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_53 : Operation 364 [1/1] (1.20ns)   --->   "%sub_ln94_9 = sub i32 16, i32 %tmp_22" [../accelerator.cpp:94]   --->   Operation 364 'sub' 'sub_ln94_9' <Predicate = (!icmp_ln65)> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 365 [1/1] (1.20ns)   --->   "%add_ln94_8 = add i32 %sub_ln94_9, i32 4294967243" [../accelerator.cpp:94]   --->   Operation 365 'add' 'add_ln94_8' <Predicate = (!icmp_ln65)> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 366 [1/1] (0.00ns)   --->   "%tmp_25 = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %add_ln94_8, i32 1, i32 31" [../accelerator.cpp:94]   --->   Operation 366 'partselect' 'tmp_25' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_53 : Operation 367 [1/1] (1.19ns)   --->   "%icmp_ln94_16 = icmp_sgt  i31 %tmp_25, i31 0" [../accelerator.cpp:94]   --->   Operation 367 'icmp' 'icmp_ln94_16' <Predicate = (!icmp_ln65)> <Delay = 1.19> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.19> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 368 [1/1] (0.00ns)   --->   "%trunc_ln94_9 = trunc i32 %sub_ln94_9" [../accelerator.cpp:94]   --->   Operation 368 'trunc' 'trunc_ln94_9' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_53 : Operation 369 [1/1] (0.86ns)   --->   "%sub_ln94_18 = sub i4 6, i4 %trunc_ln94_9" [../accelerator.cpp:94]   --->   Operation 369 'sub' 'sub_ln94_18' <Predicate = (!icmp_ln65)> <Delay = 0.86> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 370 [1/1] (0.00ns)   --->   "%zext_ln94_22 = zext i4 %sub_ln94_18" [../accelerator.cpp:94]   --->   Operation 370 'zext' 'zext_ln94_22' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_53 : Operation 371 [1/1] (0.71ns)   --->   "%lshr_ln94_10 = lshr i16 65535, i16 %zext_ln94_22" [../accelerator.cpp:94]   --->   Operation 371 'lshr' 'lshr_ln94_10' <Predicate = (!icmp_ln65)> <Delay = 0.71> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 372 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln94_12)   --->   "%and_ln94_14 = and i16 %select_ln94_4, i16 %lshr_ln94_10" [../accelerator.cpp:94]   --->   Operation 372 'and' 'and_ln94_14' <Predicate = (!icmp_ln65)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 373 [1/1] (1.01ns) (out node of the LUT)   --->   "%icmp_ln94_12 = icmp_ne  i16 %and_ln94_14, i16 0" [../accelerator.cpp:94]   --->   Operation 373 'icmp' 'icmp_ln94_12' <Predicate = (!icmp_ln65)> <Delay = 1.01> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 374 [1/1] (0.00ns) (grouped into LUT with out node or_ln94_2)   --->   "%phi_ln94_2 = and i1 %icmp_ln94_16, i1 %icmp_ln94_12" [../accelerator.cpp:94]   --->   Operation 374 'and' 'phi_ln94_2' <Predicate = (!icmp_ln65)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 375 [1/1] (0.00ns) (grouped into LUT with out node or_ln94_2)   --->   "%tmp_29 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln94_8, i32 31" [../accelerator.cpp:94]   --->   Operation 375 'bitselect' 'tmp_29' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_53 : Operation 376 [1/1] (0.00ns) (grouped into LUT with out node or_ln94_2)   --->   "%xor_ln94_6 = xor i1 %tmp_29, i1 1" [../accelerator.cpp:94]   --->   Operation 376 'xor' 'xor_ln94_6' <Predicate = (!icmp_ln65)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 377 [1/1] (0.00ns)   --->   "%tmp_33 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %select_ln94_4, i32 %add_ln94_8" [../accelerator.cpp:94]   --->   Operation 377 'bitselect' 'tmp_33' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_53 : Operation 378 [1/1] (0.00ns) (grouped into LUT with out node or_ln94_2)   --->   "%and_ln94_6 = and i1 %tmp_33, i1 %xor_ln94_6" [../accelerator.cpp:94]   --->   Operation 378 'and' 'and_ln94_6' <Predicate = (!icmp_ln65)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 379 [1/1] (0.00ns) (grouped into LUT with out node or_ln94_2)   --->   "%or_ln94_5 = or i1 %and_ln94_6, i1 %phi_ln94_2" [../accelerator.cpp:94]   --->   Operation 379 'or' 'or_ln94_5' <Predicate = (!icmp_ln65)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 380 [1/1] (0.33ns) (out node of the LUT)   --->   "%or_ln94_2 = bitconcatenate i2 @_ssdm_op_BitConcatenate.i2.i1.i1, i1 0, i1 %or_ln94_5" [../accelerator.cpp:94]   --->   Operation 380 'bitconcatenate' 'or_ln94_2' <Predicate = (!icmp_ln65)> <Delay = 0.33>
ST_53 : Operation 381 [1/1] (1.20ns)   --->   "%icmp_ln94_14 = icmp_sgt  i32 %add_ln94_8, i32 0" [../accelerator.cpp:94]   --->   Operation 381 'icmp' 'icmp_ln94_14' <Predicate = (!icmp_ln65)> <Delay = 1.20> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 382 [1/1] (1.01ns)   --->   "%icmp_ln106_2 = icmp_sgt  i16 %array_out2_output_k_2, i16 0" [../accelerator.cpp:106]   --->   Operation 382 'icmp' 'icmp_ln106_2' <Predicate = (!icmp_ln65)> <Delay = 1.01> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 383 [1/1] (1.01ns)   --->   "%add_ln107_1 = add i16 %array_out2_output_k_2, i16 65024" [../accelerator.cpp:107]   --->   Operation 383 'add' 'add_ln107_1' <Predicate = (!icmp_ln65)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 384 [1/1] (0.42ns)   --->   "%select_ln106_2 = select i1 %icmp_ln106_2, i16 %add_ln107_1, i16 0" [../accelerator.cpp:106]   --->   Operation 384 'select' 'select_ln106_2' <Predicate = (!icmp_ln65)> <Delay = 0.42> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_53 : Operation 385 [6/6] (2.91ns)   --->   "%call_ret11 = call i160 @model_array, i16 %array_back2_weight_changes_16, i16 %array_back2_weight_changes_17, i16 %array_back2_weight_changes_18, i16 %array_back2_weight_changes_19, i16 %array_back2_bias_change_2, i16 %array_back2_bias_change_3, i16 %array_out1_output_k_4, i16 %array_out1_output_k_5, i16 %select_ln106_2, i16 0, i16 %training_read" [../accelerator.cpp:124]   --->   Operation 385 'call' 'call_ret11' <Predicate = (!icmp_ln65)> <Delay = 2.91> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 54 <SV = 53> <Delay = 8.00>
ST_54 : Operation 386 [1/1] (0.00ns)   --->   "%zext_ln94_8 = zext i16 %select_ln94_4" [../accelerator.cpp:94]   --->   Operation 386 'zext' 'zext_ln94_8' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_54 : Operation 387 [1/1] (1.20ns)   --->   "%add_ln94_9 = add i32 %sub_ln94_9, i32 4294967242" [../accelerator.cpp:94]   --->   Operation 387 'add' 'add_ln94_9' <Predicate = (!icmp_ln65 & icmp_ln94_14)> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 388 [1/1] (0.00ns)   --->   "%zext_ln94_9 = zext i32 %add_ln94_9" [../accelerator.cpp:94]   --->   Operation 388 'zext' 'zext_ln94_9' <Predicate = (!icmp_ln65 & icmp_ln94_14)> <Delay = 0.00>
ST_54 : Operation 389 [1/1] (1.45ns)   --->   "%lshr_ln94_4 = lshr i64 %zext_ln94_8, i64 %zext_ln94_9" [../accelerator.cpp:94]   --->   Operation 389 'lshr' 'lshr_ln94_4' <Predicate = (!icmp_ln65 & icmp_ln94_14)> <Delay = 1.45> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 390 [5/6] (8.00ns)   --->   "%call_ret11 = call i160 @model_array, i16 %array_back2_weight_changes_16, i16 %array_back2_weight_changes_17, i16 %array_back2_weight_changes_18, i16 %array_back2_weight_changes_19, i16 %array_back2_bias_change_2, i16 %array_back2_bias_change_3, i16 %array_out1_output_k_4, i16 %array_out1_output_k_5, i16 %select_ln106_2, i16 0, i16 %training_read" [../accelerator.cpp:124]   --->   Operation 390 'call' 'call_ret11' <Predicate = (!icmp_ln65)> <Delay = 8.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 55 <SV = 54> <Delay = 20.7>
ST_55 : Operation 391 [1/1] (1.20ns)   --->   "%sub_ln94_10 = sub i32 54, i32 %sub_ln94_9" [../accelerator.cpp:94]   --->   Operation 391 'sub' 'sub_ln94_10' <Predicate = (!icmp_ln65 & !icmp_ln94_14)> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 392 [1/1] (0.00ns)   --->   "%zext_ln94_10 = zext i32 %sub_ln94_10" [../accelerator.cpp:94]   --->   Operation 392 'zext' 'zext_ln94_10' <Predicate = (!icmp_ln65 & !icmp_ln94_14)> <Delay = 0.00>
ST_55 : Operation 393 [1/1] (1.45ns)   --->   "%shl_ln94_2 = shl i64 %zext_ln94_8, i64 %zext_ln94_10" [../accelerator.cpp:94]   --->   Operation 393 'shl' 'shl_ln94_2' <Predicate = (!icmp_ln65 & !icmp_ln94_14)> <Delay = 1.45> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 394 [1/1] (0.00ns) (grouped into LUT with out node add_ln94_10)   --->   "%cond50_i_i315_2 = select i1 %icmp_ln94_14, i64 %lshr_ln94_4, i64 %shl_ln94_2" [../accelerator.cpp:94]   --->   Operation 394 'select' 'cond50_i_i315_2' <Predicate = (!icmp_ln65)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_55 : Operation 395 [1/1] (0.00ns) (grouped into LUT with out node add_ln94_10)   --->   "%zext_ln94_11 = zext i2 %or_ln94_2" [../accelerator.cpp:94]   --->   Operation 395 'zext' 'zext_ln94_11' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_55 : Operation 396 [1/1] (1.47ns) (out node of the LUT)   --->   "%add_ln94_10 = add i64 %cond50_i_i315_2, i64 %zext_ln94_11" [../accelerator.cpp:94]   --->   Operation 396 'add' 'add_ln94_10' <Predicate = (!icmp_ln65)> <Delay = 1.47> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.47> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 397 [1/1] (0.00ns)   --->   "%lshr_ln94_5 = partselect i63 @_ssdm_op_PartSelect.i63.i64.i32.i32, i64 %add_ln94_10, i32 1, i32 63" [../accelerator.cpp:94]   --->   Operation 397 'partselect' 'lshr_ln94_5' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_55 : Operation 398 [1/1] (0.00ns)   --->   "%zext_ln94_18 = zext i63 %lshr_ln94_5" [../accelerator.cpp:94]   --->   Operation 398 'zext' 'zext_ln94_18' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_55 : Operation 399 [1/1] (0.00ns)   --->   "%tmp_34 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %add_ln94_10, i32 54" [../accelerator.cpp:94]   --->   Operation 399 'bitselect' 'tmp_34' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_55 : Operation 400 [1/1] (0.45ns)   --->   "%select_ln94_5 = select i1 %tmp_34, i11 1023, i11 1022" [../accelerator.cpp:94]   --->   Operation 400 'select' 'select_ln94_5' <Predicate = (!icmp_ln65)> <Delay = 0.45> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_55 : Operation 401 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln94_11 = sub i11 7, i11 %trunc_ln94_8" [../accelerator.cpp:94]   --->   Operation 401 'sub' 'sub_ln94_11' <Predicate = (!icmp_ln65)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_55 : Operation 402 [1/1] (1.07ns) (root node of TernaryAdder)   --->   "%add_ln94_11 = add i11 %select_ln94_5, i11 %sub_ln94_11" [../accelerator.cpp:94]   --->   Operation 402 'add' 'add_ln94_11' <Predicate = (!icmp_ln65)> <Delay = 1.07> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_55 : Operation 403 [1/1] (0.00ns)   --->   "%tmp_26 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i1.i11, i1 %tmp_24, i11 %add_ln94_11" [../accelerator.cpp:94]   --->   Operation 403 'bitconcatenate' 'tmp_26' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_55 : Operation 404 [1/1] (0.00ns)   --->   "%LD_2 = partset i64 @_ssdm_op_PartSet.i64.i64.i12.i32.i32, i64 %zext_ln94_18, i12 %tmp_26, i32 52, i32 63" [../accelerator.cpp:94]   --->   Operation 404 'partset' 'LD_2' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_55 : Operation 405 [1/1] (0.00ns)   --->   "%bitcast_ln748_2 = bitcast i64 %LD_2" [../accelerator.cpp:94]   --->   Operation 405 'bitcast' 'bitcast_ln748_2' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_55 : Operation 406 [1/1] (0.00ns)   --->   "%trunc_ln94_5 = partselect i52 @_ssdm_op_PartSelect.i52.i64.i32.i32, i64 %add_ln94_10, i32 1, i32 52" [../accelerator.cpp:94]   --->   Operation 406 'partselect' 'trunc_ln94_5' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_55 : Operation 407 [1/1] (0.94ns)   --->   "%icmp_ln94_18 = icmp_ne  i11 %add_ln94_11, i11 2047" [../accelerator.cpp:94]   --->   Operation 407 'icmp' 'icmp_ln94_18' <Predicate = (!icmp_ln65)> <Delay = 0.94> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 408 [1/1] (1.30ns)   --->   "%icmp_ln94_20 = icmp_eq  i52 %trunc_ln94_5, i52 0" [../accelerator.cpp:94]   --->   Operation 408 'icmp' 'icmp_ln94_20' <Predicate = (!icmp_ln65)> <Delay = 1.30> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 409 [1/1] (0.33ns)   --->   "%or_ln94_9 = or i1 %icmp_ln94_20, i1 %icmp_ln94_18" [../accelerator.cpp:94]   --->   Operation 409 'or' 'or_ln94_9' <Predicate = (!icmp_ln65)> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 410 [1/1] (15.0ns)   --->   "%tmp_27 = fcmp_ogt  i64 %bitcast_ln748_2, i64 0.5" [../accelerator.cpp:94]   --->   Operation 410 'dcmp' 'tmp_27' <Predicate = (!icmp_ln65)> <Delay = 15.0> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 0> <II = 1> <Delay = 15.0> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 411 [4/6] (8.00ns)   --->   "%call_ret11 = call i160 @model_array, i16 %array_back2_weight_changes_16, i16 %array_back2_weight_changes_17, i16 %array_back2_weight_changes_18, i16 %array_back2_weight_changes_19, i16 %array_back2_bias_change_2, i16 %array_back2_bias_change_3, i16 %array_out1_output_k_4, i16 %array_out1_output_k_5, i16 %select_ln106_2, i16 0, i16 %training_read" [../accelerator.cpp:124]   --->   Operation 411 'call' 'call_ret11' <Predicate = (!icmp_ln65)> <Delay = 8.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 56 <SV = 55> <Delay = 15.0>
ST_56 : Operation 412 [1/1] (15.0ns)   --->   "%tmp_28 = fcmp_ole  i64 %bitcast_ln748_2, i64 0.5" [../accelerator.cpp:97]   --->   Operation 412 'dcmp' 'tmp_28' <Predicate = (!icmp_ln65)> <Delay = 15.0> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 0> <II = 1> <Delay = 15.0> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 413 [3/6] (8.00ns)   --->   "%call_ret11 = call i160 @model_array, i16 %array_back2_weight_changes_16, i16 %array_back2_weight_changes_17, i16 %array_back2_weight_changes_18, i16 %array_back2_weight_changes_19, i16 %array_back2_bias_change_2, i16 %array_back2_bias_change_3, i16 %array_out1_output_k_4, i16 %array_out1_output_k_5, i16 %select_ln106_2, i16 0, i16 %training_read" [../accelerator.cpp:124]   --->   Operation 413 'call' 'call_ret11' <Predicate = (!icmp_ln65)> <Delay = 8.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 57 <SV = 56> <Delay = 8.00>
ST_57 : Operation 414 [2/6] (8.00ns)   --->   "%call_ret11 = call i160 @model_array, i16 %array_back2_weight_changes_16, i16 %array_back2_weight_changes_17, i16 %array_back2_weight_changes_18, i16 %array_back2_weight_changes_19, i16 %array_back2_bias_change_2, i16 %array_back2_bias_change_3, i16 %array_out1_output_k_4, i16 %array_out1_output_k_5, i16 %select_ln106_2, i16 0, i16 %training_read" [../accelerator.cpp:124]   --->   Operation 414 'call' 'call_ret11' <Predicate = (!icmp_ln65)> <Delay = 8.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 58 <SV = 57> <Delay = 6.25>
ST_58 : Operation 415 [1/6] (3.34ns)   --->   "%call_ret11 = call i160 @model_array, i16 %array_back2_weight_changes_16, i16 %array_back2_weight_changes_17, i16 %array_back2_weight_changes_18, i16 %array_back2_weight_changes_19, i16 %array_back2_bias_change_2, i16 %array_back2_bias_change_3, i16 %array_out1_output_k_4, i16 %array_out1_output_k_5, i16 %select_ln106_2, i16 0, i16 %training_read" [../accelerator.cpp:124]   --->   Operation 415 'call' 'call_ret11' <Predicate = (!icmp_ln65)> <Delay = 3.34> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_58 : Operation 416 [1/1] (0.00ns)   --->   "%array_back2_delta_kmin1_4 = extractvalue i160 %call_ret11" [../accelerator.cpp:124]   --->   Operation 416 'extractvalue' 'array_back2_delta_kmin1_4' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_58 : Operation 417 [1/1] (0.00ns)   --->   "%array_back2_delta_kmin1_5 = extractvalue i160 %call_ret11" [../accelerator.cpp:124]   --->   Operation 417 'extractvalue' 'array_back2_delta_kmin1_5' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_58 : Operation 418 [1/1] (0.00ns)   --->   "%array_back2_weight_changes_20 = extractvalue i160 %call_ret11" [../accelerator.cpp:124]   --->   Operation 418 'extractvalue' 'array_back2_weight_changes_20' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_58 : Operation 419 [1/1] (0.00ns)   --->   "%array_back2_weight_changes_21 = extractvalue i160 %call_ret11" [../accelerator.cpp:124]   --->   Operation 419 'extractvalue' 'array_back2_weight_changes_21' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_58 : Operation 420 [1/1] (0.00ns)   --->   "%array_back2_weight_changes_22 = extractvalue i160 %call_ret11" [../accelerator.cpp:124]   --->   Operation 420 'extractvalue' 'array_back2_weight_changes_22' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_58 : Operation 421 [1/1] (0.00ns)   --->   "%array_back2_weight_changes_23 = extractvalue i160 %call_ret11" [../accelerator.cpp:124]   --->   Operation 421 'extractvalue' 'array_back2_weight_changes_23' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_58 : Operation 422 [1/1] (0.00ns)   --->   "%array_back2_bias_change_4 = extractvalue i160 %call_ret11" [../accelerator.cpp:124]   --->   Operation 422 'extractvalue' 'array_back2_bias_change_4' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_58 : Operation 423 [1/1] (0.00ns)   --->   "%array_back2_bias_change_5 = extractvalue i160 %call_ret11" [../accelerator.cpp:124]   --->   Operation 423 'extractvalue' 'array_back2_bias_change_5' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_58 : Operation 424 [6/6] (2.91ns)   --->   "%call_ret12 = call i160 @model_array, i16 %array_back1_weight_changes_16, i16 %array_back1_weight_changes_17, i16 %array_back1_weight_changes_18, i16 %array_back1_weight_changes_19, i16 %array_back1_bias_change_2, i16 %array_back1_bias_change_3, i16 512, i16 0, i16 %array_back2_delta_kmin1_4, i16 %array_back2_delta_kmin1_5, i16 %training_read" [../accelerator.cpp:135]   --->   Operation 424 'call' 'call_ret12' <Predicate = (!icmp_ln65)> <Delay = 2.91> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 59 <SV = 58> <Delay = 8.00>
ST_59 : Operation 425 [5/6] (8.00ns)   --->   "%call_ret12 = call i160 @model_array, i16 %array_back1_weight_changes_16, i16 %array_back1_weight_changes_17, i16 %array_back1_weight_changes_18, i16 %array_back1_weight_changes_19, i16 %array_back1_bias_change_2, i16 %array_back1_bias_change_3, i16 512, i16 0, i16 %array_back2_delta_kmin1_4, i16 %array_back2_delta_kmin1_5, i16 %training_read" [../accelerator.cpp:135]   --->   Operation 425 'call' 'call_ret12' <Predicate = (!icmp_ln65)> <Delay = 8.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 60 <SV = 59> <Delay = 8.00>
ST_60 : Operation 426 [4/6] (8.00ns)   --->   "%call_ret12 = call i160 @model_array, i16 %array_back1_weight_changes_16, i16 %array_back1_weight_changes_17, i16 %array_back1_weight_changes_18, i16 %array_back1_weight_changes_19, i16 %array_back1_bias_change_2, i16 %array_back1_bias_change_3, i16 512, i16 0, i16 %array_back2_delta_kmin1_4, i16 %array_back2_delta_kmin1_5, i16 %training_read" [../accelerator.cpp:135]   --->   Operation 426 'call' 'call_ret12' <Predicate = (!icmp_ln65)> <Delay = 8.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 61 <SV = 60> <Delay = 8.00>
ST_61 : Operation 427 [3/6] (8.00ns)   --->   "%call_ret12 = call i160 @model_array, i16 %array_back1_weight_changes_16, i16 %array_back1_weight_changes_17, i16 %array_back1_weight_changes_18, i16 %array_back1_weight_changes_19, i16 %array_back1_bias_change_2, i16 %array_back1_bias_change_3, i16 512, i16 0, i16 %array_back2_delta_kmin1_4, i16 %array_back2_delta_kmin1_5, i16 %training_read" [../accelerator.cpp:135]   --->   Operation 427 'call' 'call_ret12' <Predicate = (!icmp_ln65)> <Delay = 8.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 62 <SV = 61> <Delay = 8.00>
ST_62 : Operation 428 [2/6] (8.00ns)   --->   "%call_ret12 = call i160 @model_array, i16 %array_back1_weight_changes_16, i16 %array_back1_weight_changes_17, i16 %array_back1_weight_changes_18, i16 %array_back1_weight_changes_19, i16 %array_back1_bias_change_2, i16 %array_back1_bias_change_3, i16 512, i16 0, i16 %array_back2_delta_kmin1_4, i16 %array_back2_delta_kmin1_5, i16 %training_read" [../accelerator.cpp:135]   --->   Operation 428 'call' 'call_ret12' <Predicate = (!icmp_ln65)> <Delay = 8.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 63 <SV = 62> <Delay = 6.25>
ST_63 : Operation 429 [1/6] (3.34ns)   --->   "%call_ret12 = call i160 @model_array, i16 %array_back1_weight_changes_16, i16 %array_back1_weight_changes_17, i16 %array_back1_weight_changes_18, i16 %array_back1_weight_changes_19, i16 %array_back1_bias_change_2, i16 %array_back1_bias_change_3, i16 512, i16 0, i16 %array_back2_delta_kmin1_4, i16 %array_back2_delta_kmin1_5, i16 %training_read" [../accelerator.cpp:135]   --->   Operation 429 'call' 'call_ret12' <Predicate = (!icmp_ln65)> <Delay = 3.34> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_63 : Operation 430 [1/1] (0.00ns)   --->   "%array_back1_weight_changes_20 = extractvalue i160 %call_ret12" [../accelerator.cpp:135]   --->   Operation 430 'extractvalue' 'array_back1_weight_changes_20' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_63 : Operation 431 [1/1] (0.00ns)   --->   "%array_back1_weight_changes_21 = extractvalue i160 %call_ret12" [../accelerator.cpp:135]   --->   Operation 431 'extractvalue' 'array_back1_weight_changes_21' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_63 : Operation 432 [1/1] (0.00ns)   --->   "%array_back1_weight_changes_22 = extractvalue i160 %call_ret12" [../accelerator.cpp:135]   --->   Operation 432 'extractvalue' 'array_back1_weight_changes_22' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_63 : Operation 433 [1/1] (0.00ns)   --->   "%array_back1_weight_changes_23 = extractvalue i160 %call_ret12" [../accelerator.cpp:135]   --->   Operation 433 'extractvalue' 'array_back1_weight_changes_23' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_63 : Operation 434 [1/1] (0.00ns)   --->   "%array_back1_bias_change_4 = extractvalue i160 %call_ret12" [../accelerator.cpp:135]   --->   Operation 434 'extractvalue' 'array_back1_bias_change_4' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_63 : Operation 435 [1/1] (0.00ns)   --->   "%array_back1_bias_change_5 = extractvalue i160 %call_ret12" [../accelerator.cpp:135]   --->   Operation 435 'extractvalue' 'array_back1_bias_change_5' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_63 : Operation 436 [6/6] (2.91ns)   --->   "%call_ret13 = call i160 @model_array, i16 %array_back1_weight_changes_20, i16 %array_back1_weight_changes_21, i16 %array_back1_weight_changes_22, i16 %array_back1_weight_changes_23, i16 %array_back1_bias_change_4, i16 %array_back1_bias_change_5, i16 512, i16 512, i16 0, i16 0, i16 %training_read" [../accelerator.cpp:84]   --->   Operation 436 'call' 'call_ret13' <Predicate = (!icmp_ln65)> <Delay = 2.91> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 64 <SV = 63> <Delay = 8.00>
ST_64 : Operation 437 [5/6] (8.00ns)   --->   "%call_ret13 = call i160 @model_array, i16 %array_back1_weight_changes_20, i16 %array_back1_weight_changes_21, i16 %array_back1_weight_changes_22, i16 %array_back1_weight_changes_23, i16 %array_back1_bias_change_4, i16 %array_back1_bias_change_5, i16 512, i16 512, i16 0, i16 0, i16 %training_read" [../accelerator.cpp:84]   --->   Operation 437 'call' 'call_ret13' <Predicate = (!icmp_ln65)> <Delay = 8.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 65 <SV = 64> <Delay = 8.00>
ST_65 : Operation 438 [4/6] (8.00ns)   --->   "%call_ret13 = call i160 @model_array, i16 %array_back1_weight_changes_20, i16 %array_back1_weight_changes_21, i16 %array_back1_weight_changes_22, i16 %array_back1_weight_changes_23, i16 %array_back1_bias_change_4, i16 %array_back1_bias_change_5, i16 512, i16 512, i16 0, i16 0, i16 %training_read" [../accelerator.cpp:84]   --->   Operation 438 'call' 'call_ret13' <Predicate = (!icmp_ln65)> <Delay = 8.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 66 <SV = 65> <Delay = 8.00>
ST_66 : Operation 439 [3/6] (8.00ns)   --->   "%call_ret13 = call i160 @model_array, i16 %array_back1_weight_changes_20, i16 %array_back1_weight_changes_21, i16 %array_back1_weight_changes_22, i16 %array_back1_weight_changes_23, i16 %array_back1_bias_change_4, i16 %array_back1_bias_change_5, i16 512, i16 512, i16 0, i16 0, i16 %training_read" [../accelerator.cpp:84]   --->   Operation 439 'call' 'call_ret13' <Predicate = (!icmp_ln65)> <Delay = 8.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 67 <SV = 66> <Delay = 8.00>
ST_67 : Operation 440 [2/6] (8.00ns)   --->   "%call_ret13 = call i160 @model_array, i16 %array_back1_weight_changes_20, i16 %array_back1_weight_changes_21, i16 %array_back1_weight_changes_22, i16 %array_back1_weight_changes_23, i16 %array_back1_bias_change_4, i16 %array_back1_bias_change_5, i16 512, i16 512, i16 0, i16 0, i16 %training_read" [../accelerator.cpp:84]   --->   Operation 440 'call' 'call_ret13' <Predicate = (!icmp_ln65)> <Delay = 8.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 68 <SV = 67> <Delay = 6.25>
ST_68 : Operation 441 [1/6] (3.34ns)   --->   "%call_ret13 = call i160 @model_array, i16 %array_back1_weight_changes_20, i16 %array_back1_weight_changes_21, i16 %array_back1_weight_changes_22, i16 %array_back1_weight_changes_23, i16 %array_back1_bias_change_4, i16 %array_back1_bias_change_5, i16 512, i16 512, i16 0, i16 0, i16 %training_read" [../accelerator.cpp:84]   --->   Operation 441 'call' 'call_ret13' <Predicate = (!icmp_ln65)> <Delay = 3.34> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_68 : Operation 442 [1/1] (0.00ns)   --->   "%array_out1_output_k_6 = extractvalue i160 %call_ret13" [../accelerator.cpp:84]   --->   Operation 442 'extractvalue' 'array_out1_output_k_6' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_68 : Operation 443 [1/1] (0.00ns)   --->   "%array_out1_output_k_7 = extractvalue i160 %call_ret13" [../accelerator.cpp:84]   --->   Operation 443 'extractvalue' 'array_out1_output_k_7' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_68 : Operation 444 [6/6] (2.91ns)   --->   "%call_ret14 = call i160 @model_array, i16 %array_back2_weight_changes_20, i16 %array_back2_weight_changes_21, i16 %array_back2_weight_changes_22, i16 %array_back2_weight_changes_23, i16 %array_back2_bias_change_4, i16 %array_back2_bias_change_5, i16 %array_out1_output_k_6, i16 %array_out1_output_k_7, i16 0, i16 0, i16 %training_read" [../accelerator.cpp:89]   --->   Operation 444 'call' 'call_ret14' <Predicate = (!icmp_ln65)> <Delay = 2.91> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 69 <SV = 68> <Delay = 8.00>
ST_69 : Operation 445 [5/6] (8.00ns)   --->   "%call_ret14 = call i160 @model_array, i16 %array_back2_weight_changes_20, i16 %array_back2_weight_changes_21, i16 %array_back2_weight_changes_22, i16 %array_back2_weight_changes_23, i16 %array_back2_bias_change_4, i16 %array_back2_bias_change_5, i16 %array_out1_output_k_6, i16 %array_out1_output_k_7, i16 0, i16 0, i16 %training_read" [../accelerator.cpp:89]   --->   Operation 445 'call' 'call_ret14' <Predicate = (!icmp_ln65)> <Delay = 8.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 70 <SV = 69> <Delay = 8.00>
ST_70 : Operation 446 [4/6] (8.00ns)   --->   "%call_ret14 = call i160 @model_array, i16 %array_back2_weight_changes_20, i16 %array_back2_weight_changes_21, i16 %array_back2_weight_changes_22, i16 %array_back2_weight_changes_23, i16 %array_back2_bias_change_4, i16 %array_back2_bias_change_5, i16 %array_out1_output_k_6, i16 %array_out1_output_k_7, i16 0, i16 0, i16 %training_read" [../accelerator.cpp:89]   --->   Operation 446 'call' 'call_ret14' <Predicate = (!icmp_ln65)> <Delay = 8.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 71 <SV = 70> <Delay = 8.00>
ST_71 : Operation 447 [3/6] (8.00ns)   --->   "%call_ret14 = call i160 @model_array, i16 %array_back2_weight_changes_20, i16 %array_back2_weight_changes_21, i16 %array_back2_weight_changes_22, i16 %array_back2_weight_changes_23, i16 %array_back2_bias_change_4, i16 %array_back2_bias_change_5, i16 %array_out1_output_k_6, i16 %array_out1_output_k_7, i16 0, i16 0, i16 %training_read" [../accelerator.cpp:89]   --->   Operation 447 'call' 'call_ret14' <Predicate = (!icmp_ln65)> <Delay = 8.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 72 <SV = 71> <Delay = 8.00>
ST_72 : Operation 448 [2/6] (8.00ns)   --->   "%call_ret14 = call i160 @model_array, i16 %array_back2_weight_changes_20, i16 %array_back2_weight_changes_21, i16 %array_back2_weight_changes_22, i16 %array_back2_weight_changes_23, i16 %array_back2_bias_change_4, i16 %array_back2_bias_change_5, i16 %array_out1_output_k_6, i16 %array_out1_output_k_7, i16 0, i16 0, i16 %training_read" [../accelerator.cpp:89]   --->   Operation 448 'call' 'call_ret14' <Predicate = (!icmp_ln65)> <Delay = 8.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 73 <SV = 72> <Delay = 9.69>
ST_73 : Operation 449 [1/6] (3.34ns)   --->   "%call_ret14 = call i160 @model_array, i16 %array_back2_weight_changes_20, i16 %array_back2_weight_changes_21, i16 %array_back2_weight_changes_22, i16 %array_back2_weight_changes_23, i16 %array_back2_bias_change_4, i16 %array_back2_bias_change_5, i16 %array_out1_output_k_6, i16 %array_out1_output_k_7, i16 0, i16 0, i16 %training_read" [../accelerator.cpp:89]   --->   Operation 449 'call' 'call_ret14' <Predicate = (!icmp_ln65)> <Delay = 3.34> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_73 : Operation 450 [1/1] (0.00ns)   --->   "%array_out2_output_k_3 = extractvalue i160 %call_ret14" [../accelerator.cpp:89]   --->   Operation 450 'extractvalue' 'array_out2_output_k_3' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_73 : Operation 451 [1/1] (0.00ns)   --->   "%trunc_ln89_1 = trunc i16 %array_out2_output_k_3" [../accelerator.cpp:89]   --->   Operation 451 'trunc' 'trunc_ln89_1' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_73 : Operation 452 [1/1] (1.01ns)   --->   "%icmp_ln94_15 = icmp_eq  i16 %array_out2_output_k_3, i16 0" [../accelerator.cpp:94]   --->   Operation 452 'icmp' 'icmp_ln94_15' <Predicate = (!icmp_ln65)> <Delay = 1.01> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 453 [1/1] (0.00ns)   --->   "%tmp_35 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %array_out2_output_k_3, i32 15" [../accelerator.cpp:94]   --->   Operation 453 'bitselect' 'tmp_35' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_73 : Operation 454 [1/1] (1.01ns)   --->   "%sub_ln94_12 = sub i16 0, i16 %array_out2_output_k_3" [../accelerator.cpp:94]   --->   Operation 454 'sub' 'sub_ln94_12' <Predicate = (!icmp_ln65)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 455 [1/1] (0.42ns)   --->   "%select_ln94_6 = select i1 %tmp_35, i16 %sub_ln94_12, i16 %array_out2_output_k_3" [../accelerator.cpp:94]   --->   Operation 455 'select' 'select_ln94_6' <Predicate = (!icmp_ln65)> <Delay = 0.42> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_73 : Operation 456 [1/1] (0.00ns)   --->   "%tmp_30 = partselect i16 @llvm.part.select.i16, i16 %select_ln94_6, i32 15, i32 0" [../accelerator.cpp:94]   --->   Operation 456 'partselect' 'tmp_30' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_73 : Operation 457 [1/1] (0.00ns)   --->   "%tmp_31 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i1.i16, i1 1, i16 %tmp_30" [../accelerator.cpp:94]   --->   Operation 457 'bitconcatenate' 'tmp_31' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_73 : Operation 458 [1/1] (0.00ns)   --->   "%sext_ln94_3 = sext i17 %tmp_31" [../accelerator.cpp:94]   --->   Operation 458 'sext' 'sext_ln94_3' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_73 : Operation 459 [1/1] (0.78ns)   --->   "%tmp_32 = cttz i32 @llvm.cttz.i32, i32 %sext_ln94_3, i1 1" [../accelerator.cpp:94]   --->   Operation 459 'cttz' 'tmp_32' <Predicate = (!icmp_ln65)> <Delay = 0.78> <CoreInst = "cttz">   --->   Core 145 'cttz' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'cttz'> <InPorts = 1> <OutPorts = 1>
ST_73 : Operation 460 [1/1] (0.00ns)   --->   "%trunc_ln94_10 = trunc i32 %tmp_32" [../accelerator.cpp:94]   --->   Operation 460 'trunc' 'trunc_ln94_10' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_73 : Operation 461 [1/1] (1.20ns)   --->   "%sub_ln94_13 = sub i32 16, i32 %tmp_32" [../accelerator.cpp:94]   --->   Operation 461 'sub' 'sub_ln94_13' <Predicate = (!icmp_ln65)> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 462 [1/1] (1.20ns)   --->   "%add_ln94_12 = add i32 %sub_ln94_13, i32 4294967243" [../accelerator.cpp:94]   --->   Operation 462 'add' 'add_ln94_12' <Predicate = (!icmp_ln65)> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 463 [1/1] (0.00ns)   --->   "%tmp_39 = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %add_ln94_12, i32 1, i32 31" [../accelerator.cpp:94]   --->   Operation 463 'partselect' 'tmp_39' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_73 : Operation 464 [1/1] (1.19ns)   --->   "%icmp_ln94_21 = icmp_sgt  i31 %tmp_39, i31 0" [../accelerator.cpp:94]   --->   Operation 464 'icmp' 'icmp_ln94_21' <Predicate = (!icmp_ln65)> <Delay = 1.19> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.19> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 465 [1/1] (0.00ns)   --->   "%trunc_ln94_11 = trunc i32 %sub_ln94_13" [../accelerator.cpp:94]   --->   Operation 465 'trunc' 'trunc_ln94_11' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_73 : Operation 466 [1/1] (0.86ns)   --->   "%sub_ln94_19 = sub i4 6, i4 %trunc_ln94_11" [../accelerator.cpp:94]   --->   Operation 466 'sub' 'sub_ln94_19' <Predicate = (!icmp_ln65)> <Delay = 0.86> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 467 [1/1] (0.00ns)   --->   "%zext_ln94_23 = zext i4 %sub_ln94_19" [../accelerator.cpp:94]   --->   Operation 467 'zext' 'zext_ln94_23' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_73 : Operation 468 [1/1] (0.71ns)   --->   "%lshr_ln94_11 = lshr i16 65535, i16 %zext_ln94_23" [../accelerator.cpp:94]   --->   Operation 468 'lshr' 'lshr_ln94_11' <Predicate = (!icmp_ln65)> <Delay = 0.71> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 469 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln94_17)   --->   "%and_ln94_15 = and i16 %select_ln94_6, i16 %lshr_ln94_11" [../accelerator.cpp:94]   --->   Operation 469 'and' 'and_ln94_15' <Predicate = (!icmp_ln65)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 470 [1/1] (1.01ns) (out node of the LUT)   --->   "%icmp_ln94_17 = icmp_ne  i16 %and_ln94_15, i16 0" [../accelerator.cpp:94]   --->   Operation 470 'icmp' 'icmp_ln94_17' <Predicate = (!icmp_ln65)> <Delay = 1.01> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 471 [1/1] (0.00ns) (grouped into LUT with out node or_ln94_3)   --->   "%phi_ln94_3 = and i1 %icmp_ln94_21, i1 %icmp_ln94_17" [../accelerator.cpp:94]   --->   Operation 471 'and' 'phi_ln94_3' <Predicate = (!icmp_ln65)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 472 [1/1] (0.00ns) (grouped into LUT with out node or_ln94_3)   --->   "%tmp_40 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln94_12, i32 31" [../accelerator.cpp:94]   --->   Operation 472 'bitselect' 'tmp_40' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_73 : Operation 473 [1/1] (0.00ns) (grouped into LUT with out node or_ln94_3)   --->   "%xor_ln94_7 = xor i1 %tmp_40, i1 1" [../accelerator.cpp:94]   --->   Operation 473 'xor' 'xor_ln94_7' <Predicate = (!icmp_ln65)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 474 [1/1] (0.00ns)   --->   "%tmp_41 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %select_ln94_6, i32 %add_ln94_12" [../accelerator.cpp:94]   --->   Operation 474 'bitselect' 'tmp_41' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_73 : Operation 475 [1/1] (0.00ns) (grouped into LUT with out node or_ln94_3)   --->   "%and_ln94_9 = and i1 %tmp_41, i1 %xor_ln94_7" [../accelerator.cpp:94]   --->   Operation 475 'and' 'and_ln94_9' <Predicate = (!icmp_ln65)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 476 [1/1] (0.00ns) (grouped into LUT with out node or_ln94_3)   --->   "%or_ln94_6 = or i1 %and_ln94_9, i1 %phi_ln94_3" [../accelerator.cpp:94]   --->   Operation 476 'or' 'or_ln94_6' <Predicate = (!icmp_ln65)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 477 [1/1] (0.33ns) (out node of the LUT)   --->   "%or_ln94_3 = bitconcatenate i2 @_ssdm_op_BitConcatenate.i2.i1.i1, i1 0, i1 %or_ln94_6" [../accelerator.cpp:94]   --->   Operation 477 'bitconcatenate' 'or_ln94_3' <Predicate = (!icmp_ln65)> <Delay = 0.33>
ST_73 : Operation 478 [1/1] (1.20ns)   --->   "%icmp_ln94_19 = icmp_sgt  i32 %add_ln94_12, i32 0" [../accelerator.cpp:94]   --->   Operation 478 'icmp' 'icmp_ln94_19' <Predicate = (!icmp_ln65)> <Delay = 1.20> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 479 [1/1] (1.01ns)   --->   "%icmp_ln106_3 = icmp_sgt  i16 %array_out2_output_k_3, i16 0" [../accelerator.cpp:106]   --->   Operation 479 'icmp' 'icmp_ln106_3' <Predicate = (!icmp_ln65)> <Delay = 1.01> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 480 [1/1] (0.48ns)   --->   "%select_ln106_3 = select i1 %icmp_ln106_3, i15 %trunc_ln89_1, i15 0" [../accelerator.cpp:106]   --->   Operation 480 'select' 'select_ln106_3' <Predicate = (!icmp_ln65)> <Delay = 0.48> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_73 : Operation 481 [1/1] (0.00ns)   --->   "%zext_ln124_1 = zext i15 %select_ln106_3" [../accelerator.cpp:124]   --->   Operation 481 'zext' 'zext_ln124_1' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_73 : Operation 482 [6/6] (2.91ns)   --->   "%call_ret15 = call i160 @model_array, i16 %array_back2_weight_changes_20, i16 %array_back2_weight_changes_21, i16 %array_back2_weight_changes_22, i16 %array_back2_weight_changes_23, i16 %array_back2_bias_change_4, i16 %array_back2_bias_change_5, i16 %array_out1_output_k_6, i16 %array_out1_output_k_7, i16 %zext_ln124_1, i16 0, i16 %training_read" [../accelerator.cpp:124]   --->   Operation 482 'call' 'call_ret15' <Predicate = (!icmp_ln65)> <Delay = 2.91> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 74 <SV = 73> <Delay = 8.00>
ST_74 : Operation 483 [1/1] (0.00ns)   --->   "%zext_ln94_12 = zext i16 %select_ln94_6" [../accelerator.cpp:94]   --->   Operation 483 'zext' 'zext_ln94_12' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_74 : Operation 484 [1/1] (1.20ns)   --->   "%add_ln94_13 = add i32 %sub_ln94_13, i32 4294967242" [../accelerator.cpp:94]   --->   Operation 484 'add' 'add_ln94_13' <Predicate = (!icmp_ln65 & icmp_ln94_19)> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 485 [1/1] (0.00ns)   --->   "%zext_ln94_13 = zext i32 %add_ln94_13" [../accelerator.cpp:94]   --->   Operation 485 'zext' 'zext_ln94_13' <Predicate = (!icmp_ln65 & icmp_ln94_19)> <Delay = 0.00>
ST_74 : Operation 486 [1/1] (1.45ns)   --->   "%lshr_ln94_6 = lshr i64 %zext_ln94_12, i64 %zext_ln94_13" [../accelerator.cpp:94]   --->   Operation 486 'lshr' 'lshr_ln94_6' <Predicate = (!icmp_ln65 & icmp_ln94_19)> <Delay = 1.45> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 487 [5/6] (8.00ns)   --->   "%call_ret15 = call i160 @model_array, i16 %array_back2_weight_changes_20, i16 %array_back2_weight_changes_21, i16 %array_back2_weight_changes_22, i16 %array_back2_weight_changes_23, i16 %array_back2_bias_change_4, i16 %array_back2_bias_change_5, i16 %array_out1_output_k_6, i16 %array_out1_output_k_7, i16 %zext_ln124_1, i16 0, i16 %training_read" [../accelerator.cpp:124]   --->   Operation 487 'call' 'call_ret15' <Predicate = (!icmp_ln65)> <Delay = 8.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 75 <SV = 74> <Delay = 20.7>
ST_75 : Operation 488 [1/1] (1.20ns)   --->   "%sub_ln94_14 = sub i32 54, i32 %sub_ln94_13" [../accelerator.cpp:94]   --->   Operation 488 'sub' 'sub_ln94_14' <Predicate = (!icmp_ln65 & !icmp_ln94_19)> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 489 [1/1] (0.00ns)   --->   "%zext_ln94_14 = zext i32 %sub_ln94_14" [../accelerator.cpp:94]   --->   Operation 489 'zext' 'zext_ln94_14' <Predicate = (!icmp_ln65 & !icmp_ln94_19)> <Delay = 0.00>
ST_75 : Operation 490 [1/1] (1.45ns)   --->   "%shl_ln94_3 = shl i64 %zext_ln94_12, i64 %zext_ln94_14" [../accelerator.cpp:94]   --->   Operation 490 'shl' 'shl_ln94_3' <Predicate = (!icmp_ln65 & !icmp_ln94_19)> <Delay = 1.45> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 491 [1/1] (0.00ns) (grouped into LUT with out node add_ln94_14)   --->   "%cond50_i_i315_3 = select i1 %icmp_ln94_19, i64 %lshr_ln94_6, i64 %shl_ln94_3" [../accelerator.cpp:94]   --->   Operation 491 'select' 'cond50_i_i315_3' <Predicate = (!icmp_ln65)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_75 : Operation 492 [1/1] (0.00ns) (grouped into LUT with out node add_ln94_14)   --->   "%zext_ln94_15 = zext i2 %or_ln94_3" [../accelerator.cpp:94]   --->   Operation 492 'zext' 'zext_ln94_15' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_75 : Operation 493 [1/1] (1.47ns) (out node of the LUT)   --->   "%add_ln94_14 = add i64 %cond50_i_i315_3, i64 %zext_ln94_15" [../accelerator.cpp:94]   --->   Operation 493 'add' 'add_ln94_14' <Predicate = (!icmp_ln65)> <Delay = 1.47> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.47> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 494 [1/1] (0.00ns)   --->   "%lshr_ln94_7 = partselect i63 @_ssdm_op_PartSelect.i63.i64.i32.i32, i64 %add_ln94_14, i32 1, i32 63" [../accelerator.cpp:94]   --->   Operation 494 'partselect' 'lshr_ln94_7' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_75 : Operation 495 [1/1] (0.00ns)   --->   "%zext_ln94_19 = zext i63 %lshr_ln94_7" [../accelerator.cpp:94]   --->   Operation 495 'zext' 'zext_ln94_19' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_75 : Operation 496 [1/1] (0.00ns)   --->   "%tmp_42 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %add_ln94_14, i32 54" [../accelerator.cpp:94]   --->   Operation 496 'bitselect' 'tmp_42' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_75 : Operation 497 [1/1] (0.45ns)   --->   "%select_ln94_7 = select i1 %tmp_42, i11 1023, i11 1022" [../accelerator.cpp:94]   --->   Operation 497 'select' 'select_ln94_7' <Predicate = (!icmp_ln65)> <Delay = 0.45> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_75 : Operation 498 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln94_15 = sub i11 7, i11 %trunc_ln94_10" [../accelerator.cpp:94]   --->   Operation 498 'sub' 'sub_ln94_15' <Predicate = (!icmp_ln65)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_75 : Operation 499 [1/1] (1.07ns) (root node of TernaryAdder)   --->   "%add_ln94_15 = add i11 %select_ln94_7, i11 %sub_ln94_15" [../accelerator.cpp:94]   --->   Operation 499 'add' 'add_ln94_15' <Predicate = (!icmp_ln65)> <Delay = 1.07> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_75 : Operation 500 [1/1] (0.00ns)   --->   "%tmp_36 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i1.i11, i1 %tmp_35, i11 %add_ln94_15" [../accelerator.cpp:94]   --->   Operation 500 'bitconcatenate' 'tmp_36' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_75 : Operation 501 [1/1] (0.00ns)   --->   "%LD_3 = partset i64 @_ssdm_op_PartSet.i64.i64.i12.i32.i32, i64 %zext_ln94_19, i12 %tmp_36, i32 52, i32 63" [../accelerator.cpp:94]   --->   Operation 501 'partset' 'LD_3' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_75 : Operation 502 [1/1] (0.00ns)   --->   "%bitcast_ln748_3 = bitcast i64 %LD_3" [../accelerator.cpp:94]   --->   Operation 502 'bitcast' 'bitcast_ln748_3' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_75 : Operation 503 [1/1] (0.00ns)   --->   "%trunc_ln94_7 = partselect i52 @_ssdm_op_PartSelect.i52.i64.i32.i32, i64 %add_ln94_14, i32 1, i32 52" [../accelerator.cpp:94]   --->   Operation 503 'partselect' 'trunc_ln94_7' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_75 : Operation 504 [1/1] (0.94ns)   --->   "%icmp_ln94_22 = icmp_ne  i11 %add_ln94_15, i11 2047" [../accelerator.cpp:94]   --->   Operation 504 'icmp' 'icmp_ln94_22' <Predicate = (!icmp_ln65)> <Delay = 0.94> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 505 [1/1] (1.30ns)   --->   "%icmp_ln94_23 = icmp_eq  i52 %trunc_ln94_7, i52 0" [../accelerator.cpp:94]   --->   Operation 505 'icmp' 'icmp_ln94_23' <Predicate = (!icmp_ln65)> <Delay = 1.30> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 506 [1/1] (0.33ns)   --->   "%or_ln94_10 = or i1 %icmp_ln94_23, i1 %icmp_ln94_22" [../accelerator.cpp:94]   --->   Operation 506 'or' 'or_ln94_10' <Predicate = (!icmp_ln65)> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 507 [1/1] (15.0ns)   --->   "%tmp_37 = fcmp_ogt  i64 %bitcast_ln748_3, i64 0.5" [../accelerator.cpp:94]   --->   Operation 507 'dcmp' 'tmp_37' <Predicate = (!icmp_ln65)> <Delay = 15.0> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 0> <II = 1> <Delay = 15.0> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 508 [4/6] (8.00ns)   --->   "%call_ret15 = call i160 @model_array, i16 %array_back2_weight_changes_20, i16 %array_back2_weight_changes_21, i16 %array_back2_weight_changes_22, i16 %array_back2_weight_changes_23, i16 %array_back2_bias_change_4, i16 %array_back2_bias_change_5, i16 %array_out1_output_k_6, i16 %array_out1_output_k_7, i16 %zext_ln124_1, i16 0, i16 %training_read" [../accelerator.cpp:124]   --->   Operation 508 'call' 'call_ret15' <Predicate = (!icmp_ln65)> <Delay = 8.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 76 <SV = 75> <Delay = 15.0>
ST_76 : Operation 509 [1/1] (15.0ns)   --->   "%tmp_38 = fcmp_ole  i64 %bitcast_ln748_3, i64 0.5" [../accelerator.cpp:97]   --->   Operation 509 'dcmp' 'tmp_38' <Predicate = (!icmp_ln65)> <Delay = 15.0> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 0> <II = 1> <Delay = 15.0> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 510 [3/6] (8.00ns)   --->   "%call_ret15 = call i160 @model_array, i16 %array_back2_weight_changes_20, i16 %array_back2_weight_changes_21, i16 %array_back2_weight_changes_22, i16 %array_back2_weight_changes_23, i16 %array_back2_bias_change_4, i16 %array_back2_bias_change_5, i16 %array_out1_output_k_6, i16 %array_out1_output_k_7, i16 %zext_ln124_1, i16 0, i16 %training_read" [../accelerator.cpp:124]   --->   Operation 510 'call' 'call_ret15' <Predicate = (!icmp_ln65)> <Delay = 8.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 77 <SV = 76> <Delay = 8.00>
ST_77 : Operation 511 [2/6] (8.00ns)   --->   "%call_ret15 = call i160 @model_array, i16 %array_back2_weight_changes_20, i16 %array_back2_weight_changes_21, i16 %array_back2_weight_changes_22, i16 %array_back2_weight_changes_23, i16 %array_back2_bias_change_4, i16 %array_back2_bias_change_5, i16 %array_out1_output_k_6, i16 %array_out1_output_k_7, i16 %zext_ln124_1, i16 0, i16 %training_read" [../accelerator.cpp:124]   --->   Operation 511 'call' 'call_ret15' <Predicate = (!icmp_ln65)> <Delay = 8.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 78 <SV = 77> <Delay = 6.25>
ST_78 : Operation 512 [1/6] (3.34ns)   --->   "%call_ret15 = call i160 @model_array, i16 %array_back2_weight_changes_20, i16 %array_back2_weight_changes_21, i16 %array_back2_weight_changes_22, i16 %array_back2_weight_changes_23, i16 %array_back2_bias_change_4, i16 %array_back2_bias_change_5, i16 %array_out1_output_k_6, i16 %array_out1_output_k_7, i16 %zext_ln124_1, i16 0, i16 %training_read" [../accelerator.cpp:124]   --->   Operation 512 'call' 'call_ret15' <Predicate = (!icmp_ln65)> <Delay = 3.34> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_78 : Operation 513 [1/1] (0.00ns)   --->   "%array_back2_delta_kmin1_6 = extractvalue i160 %call_ret15" [../accelerator.cpp:124]   --->   Operation 513 'extractvalue' 'array_back2_delta_kmin1_6' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_78 : Operation 514 [1/1] (0.00ns)   --->   "%array_back2_delta_kmin1_7 = extractvalue i160 %call_ret15" [../accelerator.cpp:124]   --->   Operation 514 'extractvalue' 'array_back2_delta_kmin1_7' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_78 : Operation 515 [1/1] (0.00ns)   --->   "%array_back2_weight_changes_24 = extractvalue i160 %call_ret15" [../accelerator.cpp:124]   --->   Operation 515 'extractvalue' 'array_back2_weight_changes_24' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_78 : Operation 516 [1/1] (0.00ns)   --->   "%array_back2_weight_changes_25 = extractvalue i160 %call_ret15" [../accelerator.cpp:124]   --->   Operation 516 'extractvalue' 'array_back2_weight_changes_25' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_78 : Operation 517 [1/1] (0.00ns)   --->   "%array_back2_weight_changes_26 = extractvalue i160 %call_ret15" [../accelerator.cpp:124]   --->   Operation 517 'extractvalue' 'array_back2_weight_changes_26' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_78 : Operation 518 [1/1] (0.00ns)   --->   "%array_back2_weight_changes_27 = extractvalue i160 %call_ret15" [../accelerator.cpp:124]   --->   Operation 518 'extractvalue' 'array_back2_weight_changes_27' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_78 : Operation 519 [1/1] (0.00ns)   --->   "%array_back2_bias_change_6 = extractvalue i160 %call_ret15" [../accelerator.cpp:124]   --->   Operation 519 'extractvalue' 'array_back2_bias_change_6' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_78 : Operation 520 [1/1] (0.00ns)   --->   "%array_back2_bias_change_7 = extractvalue i160 %call_ret15" [../accelerator.cpp:124]   --->   Operation 520 'extractvalue' 'array_back2_bias_change_7' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_78 : Operation 521 [6/6] (2.91ns)   --->   "%call_ret = call i160 @model_array, i16 %array_back1_weight_changes_20, i16 %array_back1_weight_changes_21, i16 %array_back1_weight_changes_22, i16 %array_back1_weight_changes_23, i16 %array_back1_bias_change_4, i16 %array_back1_bias_change_5, i16 512, i16 512, i16 %array_back2_delta_kmin1_6, i16 %array_back2_delta_kmin1_7, i16 %training_read" [../accelerator.cpp:135]   --->   Operation 521 'call' 'call_ret' <Predicate = (!icmp_ln65)> <Delay = 2.91> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 79 <SV = 78> <Delay = 8.00>
ST_79 : Operation 522 [5/6] (8.00ns)   --->   "%call_ret = call i160 @model_array, i16 %array_back1_weight_changes_20, i16 %array_back1_weight_changes_21, i16 %array_back1_weight_changes_22, i16 %array_back1_weight_changes_23, i16 %array_back1_bias_change_4, i16 %array_back1_bias_change_5, i16 512, i16 512, i16 %array_back2_delta_kmin1_6, i16 %array_back2_delta_kmin1_7, i16 %training_read" [../accelerator.cpp:135]   --->   Operation 522 'call' 'call_ret' <Predicate = (!icmp_ln65)> <Delay = 8.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 80 <SV = 79> <Delay = 8.00>
ST_80 : Operation 523 [4/6] (8.00ns)   --->   "%call_ret = call i160 @model_array, i16 %array_back1_weight_changes_20, i16 %array_back1_weight_changes_21, i16 %array_back1_weight_changes_22, i16 %array_back1_weight_changes_23, i16 %array_back1_bias_change_4, i16 %array_back1_bias_change_5, i16 512, i16 512, i16 %array_back2_delta_kmin1_6, i16 %array_back2_delta_kmin1_7, i16 %training_read" [../accelerator.cpp:135]   --->   Operation 523 'call' 'call_ret' <Predicate = (!icmp_ln65)> <Delay = 8.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 81 <SV = 80> <Delay = 8.00>
ST_81 : Operation 524 [3/6] (8.00ns)   --->   "%call_ret = call i160 @model_array, i16 %array_back1_weight_changes_20, i16 %array_back1_weight_changes_21, i16 %array_back1_weight_changes_22, i16 %array_back1_weight_changes_23, i16 %array_back1_bias_change_4, i16 %array_back1_bias_change_5, i16 512, i16 512, i16 %array_back2_delta_kmin1_6, i16 %array_back2_delta_kmin1_7, i16 %training_read" [../accelerator.cpp:135]   --->   Operation 524 'call' 'call_ret' <Predicate = (!icmp_ln65)> <Delay = 8.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 82 <SV = 81> <Delay = 8.00>
ST_82 : Operation 525 [2/6] (8.00ns)   --->   "%call_ret = call i160 @model_array, i16 %array_back1_weight_changes_20, i16 %array_back1_weight_changes_21, i16 %array_back1_weight_changes_22, i16 %array_back1_weight_changes_23, i16 %array_back1_bias_change_4, i16 %array_back1_bias_change_5, i16 512, i16 512, i16 %array_back2_delta_kmin1_6, i16 %array_back2_delta_kmin1_7, i16 %training_read" [../accelerator.cpp:135]   --->   Operation 525 'call' 'call_ret' <Predicate = (!icmp_ln65)> <Delay = 8.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 83 <SV = 82> <Delay = 3.83>
ST_83 : Operation 526 [1/1] (0.00ns)   --->   "%output_array_inference_load_1 = load i16 %output_array_inference" [../accelerator.cpp:97]   --->   Operation 526 'load' 'output_array_inference_load_1' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_83 : Operation 527 [1/1] (0.00ns)   --->   "%output_array_inference_1_load_1 = load i16 %output_array_inference_1" [../accelerator.cpp:97]   --->   Operation 527 'load' 'output_array_inference_1_load_1' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_83 : Operation 528 [1/1] (0.00ns)   --->   "%output_array_inference_2_load_1 = load i16 %output_array_inference_2" [../accelerator.cpp:97]   --->   Operation 528 'load' 'output_array_inference_2_load_1' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_83 : Operation 529 [1/1] (0.00ns)   --->   "%output_array_inference_3_load_1 = load i16 %output_array_inference_3" [../accelerator.cpp:97]   --->   Operation 529 'load' 'output_array_inference_3_load_1' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_83 : Operation 530 [1/1] (0.00ns)   --->   "%specpipeline_ln66 = specpipeline void @_ssdm_op_SpecPipeline, i32 85, i32 0, i32 0, i32 0, void @empty_0" [../accelerator.cpp:66]   --->   Operation 530 'specpipeline' 'specpipeline_ln66' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_83 : Operation 531 [1/1] (0.00ns)   --->   "%speclooptripcount_ln12 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 0, i64 500, i64 250" [../accelerator.cpp:12]   --->   Operation 531 'speclooptripcount' 'speclooptripcount_ln12' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_83 : Operation 532 [1/1] (0.00ns)   --->   "%specloopname_ln65 = specloopname void @_ssdm_op_SpecLoopName, void @empty_4" [../accelerator.cpp:65]   --->   Operation 532 'specloopname' 'specloopname_ln65' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_83 : Operation 533 [1/1] (0.33ns)   --->   "%and_ln94_1 = and i1 %or_ln94_7, i1 %tmp_7" [../accelerator.cpp:94]   --->   Operation 533 'and' 'and_ln94_1' <Predicate = (!icmp_ln65)> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 534 [1/1] (0.00ns) (grouped into LUT with out node output_array_inference_4)   --->   "%select_ln97_4 = select i1 %and_ln94_1, i16 512, i16 0" [../accelerator.cpp:97]   --->   Operation 534 'select' 'select_ln97_4' <Predicate = (!icmp_ln65)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_83 : Operation 535 [1/1] (0.00ns) (grouped into LUT with out node output_array_inference_4)   --->   "%and_ln97 = and i1 %or_ln94_7, i1 %tmp_8" [../accelerator.cpp:97]   --->   Operation 535 'and' 'and_ln97' <Predicate = (!icmp_ln65)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 536 [1/1] (0.00ns) (grouped into LUT with out node output_array_inference_4)   --->   "%select_ln97 = select i1 %and_ln97, i16 0, i16 %output_array_inference_3_load_1" [../accelerator.cpp:97]   --->   Operation 536 'select' 'select_ln97' <Predicate = (!icmp_ln65)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_83 : Operation 537 [1/1] (0.00ns) (grouped into LUT with out node output_array_inference_4)   --->   "%xor_ln94 = xor i1 %icmp_ln94, i1 1" [../accelerator.cpp:94]   --->   Operation 537 'xor' 'xor_ln94' <Predicate = (!icmp_ln65)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 538 [1/1] (0.00ns) (grouped into LUT with out node output_array_inference_4)   --->   "%and_ln94_2 = and i1 %and_ln94_1, i1 %xor_ln94" [../accelerator.cpp:94]   --->   Operation 538 'and' 'and_ln94_2' <Predicate = (!icmp_ln65)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 539 [1/1] (0.00ns) (grouped into LUT with out node output_array_inference_4)   --->   "%sel_tmp2 = bitconcatenate i2 @_ssdm_op_BitConcatenate.i2.i1.i1, i1 %icmp_ln94, i1 %and_ln94_2" [../accelerator.cpp:94]   --->   Operation 539 'bitconcatenate' 'sel_tmp2' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_83 : Operation 540 [1/1] (0.48ns) (out node of the LUT)   --->   "%output_array_inference_4 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.3i16.i16.i2, i2 2, i16 0, i2 1, i16 %select_ln97_4, i2 0, i16 %select_ln97, i16 0, i2 %sel_tmp2" [../accelerator.cpp:97]   --->   Operation 540 'sparsemux' 'output_array_inference_4' <Predicate = (!icmp_ln65)> <Delay = 0.48> <CoreInst = "SparseMux">   --->   Core 144 'SparseMux' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 541 [1/1] (0.33ns)   --->   "%and_ln94_4 = and i1 %or_ln94_8, i1 %tmp_17" [../accelerator.cpp:94]   --->   Operation 541 'and' 'and_ln94_4' <Predicate = (!icmp_ln65)> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 542 [1/1] (0.00ns) (grouped into LUT with out node output_array_inference_5)   --->   "%select_ln97_5 = select i1 %and_ln94_4, i16 512, i16 0" [../accelerator.cpp:97]   --->   Operation 542 'select' 'select_ln97_5' <Predicate = (!icmp_ln65)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_83 : Operation 543 [1/1] (0.00ns) (grouped into LUT with out node output_array_inference_5)   --->   "%and_ln97_1 = and i1 %or_ln94_8, i1 %tmp_18" [../accelerator.cpp:97]   --->   Operation 543 'and' 'and_ln97_1' <Predicate = (!icmp_ln65)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 544 [1/1] (0.00ns) (grouped into LUT with out node output_array_inference_5)   --->   "%select_ln97_1 = select i1 %and_ln97_1, i16 0, i16 %output_array_inference_2_load_1" [../accelerator.cpp:97]   --->   Operation 544 'select' 'select_ln97_1' <Predicate = (!icmp_ln65)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_83 : Operation 545 [1/1] (0.00ns) (grouped into LUT with out node output_array_inference_5)   --->   "%xor_ln94_1 = xor i1 %icmp_ln94_5, i1 1" [../accelerator.cpp:94]   --->   Operation 545 'xor' 'xor_ln94_1' <Predicate = (!icmp_ln65)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 546 [1/1] (0.00ns) (grouped into LUT with out node output_array_inference_5)   --->   "%and_ln94_5 = and i1 %and_ln94_4, i1 %xor_ln94_1" [../accelerator.cpp:94]   --->   Operation 546 'and' 'and_ln94_5' <Predicate = (!icmp_ln65)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 547 [1/1] (0.00ns) (grouped into LUT with out node output_array_inference_5)   --->   "%sel_tmp = bitconcatenate i2 @_ssdm_op_BitConcatenate.i2.i1.i1, i1 %icmp_ln94_5, i1 %and_ln94_5" [../accelerator.cpp:94]   --->   Operation 547 'bitconcatenate' 'sel_tmp' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_83 : Operation 548 [1/1] (0.48ns) (out node of the LUT)   --->   "%output_array_inference_5 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.3i16.i16.i2, i2 2, i16 0, i2 1, i16 %select_ln97_5, i2 0, i16 %select_ln97_1, i16 0, i2 %sel_tmp" [../accelerator.cpp:97]   --->   Operation 548 'sparsemux' 'output_array_inference_5' <Predicate = (!icmp_ln65)> <Delay = 0.48> <CoreInst = "SparseMux">   --->   Core 144 'SparseMux' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 549 [1/1] (0.33ns)   --->   "%and_ln94_7 = and i1 %or_ln94_9, i1 %tmp_27" [../accelerator.cpp:94]   --->   Operation 549 'and' 'and_ln94_7' <Predicate = (!icmp_ln65)> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 550 [1/1] (0.00ns) (grouped into LUT with out node output_array_inference_6)   --->   "%select_ln97_6 = select i1 %and_ln94_7, i16 512, i16 0" [../accelerator.cpp:97]   --->   Operation 550 'select' 'select_ln97_6' <Predicate = (!icmp_ln65)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_83 : Operation 551 [1/1] (0.00ns) (grouped into LUT with out node output_array_inference_6)   --->   "%and_ln97_2 = and i1 %or_ln94_9, i1 %tmp_28" [../accelerator.cpp:97]   --->   Operation 551 'and' 'and_ln97_2' <Predicate = (!icmp_ln65)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 552 [1/1] (0.00ns) (grouped into LUT with out node output_array_inference_6)   --->   "%select_ln97_2 = select i1 %and_ln97_2, i16 0, i16 %output_array_inference_1_load_1" [../accelerator.cpp:97]   --->   Operation 552 'select' 'select_ln97_2' <Predicate = (!icmp_ln65)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_83 : Operation 553 [1/1] (0.00ns) (grouped into LUT with out node output_array_inference_6)   --->   "%xor_ln94_2 = xor i1 %icmp_ln94_10, i1 1" [../accelerator.cpp:94]   --->   Operation 553 'xor' 'xor_ln94_2' <Predicate = (!icmp_ln65)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 554 [1/1] (0.00ns) (grouped into LUT with out node output_array_inference_6)   --->   "%and_ln94_8 = and i1 %and_ln94_7, i1 %xor_ln94_2" [../accelerator.cpp:94]   --->   Operation 554 'and' 'and_ln94_8' <Predicate = (!icmp_ln65)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 555 [1/1] (0.00ns) (grouped into LUT with out node output_array_inference_6)   --->   "%sel_tmp1 = bitconcatenate i2 @_ssdm_op_BitConcatenate.i2.i1.i1, i1 %icmp_ln94_10, i1 %and_ln94_8" [../accelerator.cpp:94]   --->   Operation 555 'bitconcatenate' 'sel_tmp1' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_83 : Operation 556 [1/1] (0.48ns) (out node of the LUT)   --->   "%output_array_inference_6 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.3i16.i16.i2, i2 2, i16 0, i2 1, i16 %select_ln97_6, i2 0, i16 %select_ln97_2, i16 0, i2 %sel_tmp1" [../accelerator.cpp:97]   --->   Operation 556 'sparsemux' 'output_array_inference_6' <Predicate = (!icmp_ln65)> <Delay = 0.48> <CoreInst = "SparseMux">   --->   Core 144 'SparseMux' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 557 [1/1] (0.33ns)   --->   "%and_ln94_10 = and i1 %or_ln94_10, i1 %tmp_37" [../accelerator.cpp:94]   --->   Operation 557 'and' 'and_ln94_10' <Predicate = (!icmp_ln65)> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 558 [1/1] (0.00ns) (grouped into LUT with out node output_array_inference_7)   --->   "%select_ln97_7 = select i1 %and_ln94_10, i16 512, i16 0" [../accelerator.cpp:97]   --->   Operation 558 'select' 'select_ln97_7' <Predicate = (!icmp_ln65)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_83 : Operation 559 [1/1] (0.00ns) (grouped into LUT with out node output_array_inference_7)   --->   "%and_ln97_3 = and i1 %or_ln94_10, i1 %tmp_38" [../accelerator.cpp:97]   --->   Operation 559 'and' 'and_ln97_3' <Predicate = (!icmp_ln65)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 560 [1/1] (0.00ns) (grouped into LUT with out node output_array_inference_7)   --->   "%select_ln97_3 = select i1 %and_ln97_3, i16 0, i16 %output_array_inference_load_1" [../accelerator.cpp:97]   --->   Operation 560 'select' 'select_ln97_3' <Predicate = (!icmp_ln65)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_83 : Operation 561 [1/1] (0.00ns) (grouped into LUT with out node output_array_inference_7)   --->   "%xor_ln94_3 = xor i1 %icmp_ln94_15, i1 1" [../accelerator.cpp:94]   --->   Operation 561 'xor' 'xor_ln94_3' <Predicate = (!icmp_ln65)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 562 [1/1] (0.00ns) (grouped into LUT with out node output_array_inference_7)   --->   "%and_ln94_11 = and i1 %and_ln94_10, i1 %xor_ln94_3" [../accelerator.cpp:94]   --->   Operation 562 'and' 'and_ln94_11' <Predicate = (!icmp_ln65)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 563 [1/1] (0.00ns) (grouped into LUT with out node output_array_inference_7)   --->   "%sel_tmp3 = bitconcatenate i2 @_ssdm_op_BitConcatenate.i2.i1.i1, i1 %icmp_ln94_15, i1 %and_ln94_11" [../accelerator.cpp:94]   --->   Operation 563 'bitconcatenate' 'sel_tmp3' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_83 : Operation 564 [1/1] (0.48ns) (out node of the LUT)   --->   "%output_array_inference_7 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.3i16.i16.i2, i2 2, i16 0, i2 1, i16 %select_ln97_7, i2 0, i16 %select_ln97_3, i16 0, i2 %sel_tmp3" [../accelerator.cpp:97]   --->   Operation 564 'sparsemux' 'output_array_inference_7' <Predicate = (!icmp_ln65)> <Delay = 0.48> <CoreInst = "SparseMux">   --->   Core 144 'SparseMux' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 565 [1/6] (3.34ns)   --->   "%call_ret = call i160 @model_array, i16 %array_back1_weight_changes_20, i16 %array_back1_weight_changes_21, i16 %array_back1_weight_changes_22, i16 %array_back1_weight_changes_23, i16 %array_back1_bias_change_4, i16 %array_back1_bias_change_5, i16 512, i16 512, i16 %array_back2_delta_kmin1_6, i16 %array_back2_delta_kmin1_7, i16 %training_read" [../accelerator.cpp:135]   --->   Operation 565 'call' 'call_ret' <Predicate = (!icmp_ln65)> <Delay = 3.34> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_83 : Operation 566 [1/1] (0.00ns)   --->   "%array_back1_weight_changes_24 = extractvalue i160 %call_ret" [../accelerator.cpp:135]   --->   Operation 566 'extractvalue' 'array_back1_weight_changes_24' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_83 : Operation 567 [1/1] (0.00ns)   --->   "%array_back1_weight_changes_25 = extractvalue i160 %call_ret" [../accelerator.cpp:135]   --->   Operation 567 'extractvalue' 'array_back1_weight_changes_25' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_83 : Operation 568 [1/1] (0.00ns)   --->   "%array_back1_weight_changes_26 = extractvalue i160 %call_ret" [../accelerator.cpp:135]   --->   Operation 568 'extractvalue' 'array_back1_weight_changes_26' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_83 : Operation 569 [1/1] (0.00ns)   --->   "%array_back1_weight_changes_27 = extractvalue i160 %call_ret" [../accelerator.cpp:135]   --->   Operation 569 'extractvalue' 'array_back1_weight_changes_27' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_83 : Operation 570 [1/1] (0.00ns)   --->   "%array_back1_bias_change_6 = extractvalue i160 %call_ret" [../accelerator.cpp:135]   --->   Operation 570 'extractvalue' 'array_back1_bias_change_6' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_83 : Operation 571 [1/1] (0.00ns)   --->   "%array_back1_bias_change_7 = extractvalue i160 %call_ret" [../accelerator.cpp:135]   --->   Operation 571 'extractvalue' 'array_back1_bias_change_7' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_83 : Operation 572 [1/1] (0.00ns)   --->   "%br_ln0 = br i1 %cmp_i_i_read, void %for.inc297, void %VITIS_LOOP_70_4.split_ifconv.VITIS_LOOP_157_9_crit_edge.exitStub"   --->   Operation 572 'br' 'br_ln0' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_83 : Operation 573 [1/1] (0.48ns)   --->   "%store_ln124 = store i16 %array_back2_weight_changes_27, i16 %w2_local_3_0" [../accelerator.cpp:124]   --->   Operation 573 'store' 'store_ln124' <Predicate = (!icmp_ln65 & !cmp_i_i_read)> <Delay = 0.48>
ST_83 : Operation 574 [1/1] (0.48ns)   --->   "%store_ln124 = store i16 %array_back2_weight_changes_26, i16 %w2_local_2_0" [../accelerator.cpp:124]   --->   Operation 574 'store' 'store_ln124' <Predicate = (!icmp_ln65 & !cmp_i_i_read)> <Delay = 0.48>
ST_83 : Operation 575 [1/1] (0.48ns)   --->   "%store_ln124 = store i16 %array_back2_weight_changes_25, i16 %w2_local_1_0" [../accelerator.cpp:124]   --->   Operation 575 'store' 'store_ln124' <Predicate = (!icmp_ln65 & !cmp_i_i_read)> <Delay = 0.48>
ST_83 : Operation 576 [1/1] (0.48ns)   --->   "%store_ln124 = store i16 %array_back2_weight_changes_24, i16 %w2_local_0" [../accelerator.cpp:124]   --->   Operation 576 'store' 'store_ln124' <Predicate = (!icmp_ln65 & !cmp_i_i_read)> <Delay = 0.48>
ST_83 : Operation 577 [1/1] (0.48ns)   --->   "%store_ln135 = store i16 %array_back1_weight_changes_27, i16 %w1_local_3_0" [../accelerator.cpp:135]   --->   Operation 577 'store' 'store_ln135' <Predicate = (!icmp_ln65 & !cmp_i_i_read)> <Delay = 0.48>
ST_83 : Operation 578 [1/1] (0.48ns)   --->   "%store_ln135 = store i16 %array_back1_weight_changes_26, i16 %w1_local_2_0" [../accelerator.cpp:135]   --->   Operation 578 'store' 'store_ln135' <Predicate = (!icmp_ln65 & !cmp_i_i_read)> <Delay = 0.48>
ST_83 : Operation 579 [1/1] (0.48ns)   --->   "%store_ln135 = store i16 %array_back1_weight_changes_25, i16 %w1_local_1_0" [../accelerator.cpp:135]   --->   Operation 579 'store' 'store_ln135' <Predicate = (!icmp_ln65 & !cmp_i_i_read)> <Delay = 0.48>
ST_83 : Operation 580 [1/1] (0.48ns)   --->   "%store_ln135 = store i16 %array_back1_weight_changes_24, i16 %w1_local_0" [../accelerator.cpp:135]   --->   Operation 580 'store' 'store_ln135' <Predicate = (!icmp_ln65 & !cmp_i_i_read)> <Delay = 0.48>
ST_83 : Operation 581 [1/1] (0.48ns)   --->   "%store_ln124 = store i16 %array_back2_bias_change_7, i16 %bias_2_local_idx4_val110" [../accelerator.cpp:124]   --->   Operation 581 'store' 'store_ln124' <Predicate = (!icmp_ln65 & !cmp_i_i_read)> <Delay = 0.48>
ST_83 : Operation 582 [1/1] (0.48ns)   --->   "%store_ln124 = store i16 %array_back2_bias_change_6, i16 %bias_2_local_idx_val109" [../accelerator.cpp:124]   --->   Operation 582 'store' 'store_ln124' <Predicate = (!icmp_ln65 & !cmp_i_i_read)> <Delay = 0.48>
ST_83 : Operation 583 [1/1] (0.48ns)   --->   "%store_ln135 = store i16 %array_back1_bias_change_7, i16 %bias_1_local_idx1_val108" [../accelerator.cpp:135]   --->   Operation 583 'store' 'store_ln135' <Predicate = (!icmp_ln65 & !cmp_i_i_read)> <Delay = 0.48>
ST_83 : Operation 584 [1/1] (0.48ns)   --->   "%store_ln135 = store i16 %array_back1_bias_change_6, i16 %bias_1_local_idx_val107" [../accelerator.cpp:135]   --->   Operation 584 'store' 'store_ln135' <Predicate = (!icmp_ln65 & !cmp_i_i_read)> <Delay = 0.48>
ST_83 : Operation 585 [1/1] (0.00ns)   --->   "%store_ln12 = store i16 %output_array_inference_4, i16 %output_array_inference_3" [../accelerator.cpp:12]   --->   Operation 585 'store' 'store_ln12' <Predicate = (!icmp_ln65 & !cmp_i_i_read)> <Delay = 0.00>
ST_83 : Operation 586 [1/1] (0.00ns)   --->   "%store_ln12 = store i16 %output_array_inference_5, i16 %output_array_inference_2" [../accelerator.cpp:12]   --->   Operation 586 'store' 'store_ln12' <Predicate = (!icmp_ln65 & !cmp_i_i_read)> <Delay = 0.00>
ST_83 : Operation 587 [1/1] (0.00ns)   --->   "%store_ln12 = store i16 %output_array_inference_6, i16 %output_array_inference_1" [../accelerator.cpp:12]   --->   Operation 587 'store' 'store_ln12' <Predicate = (!icmp_ln65 & !cmp_i_i_read)> <Delay = 0.00>
ST_83 : Operation 588 [1/1] (0.00ns)   --->   "%store_ln12 = store i16 %output_array_inference_7, i16 %output_array_inference" [../accelerator.cpp:12]   --->   Operation 588 'store' 'store_ln12' <Predicate = (!icmp_ln65 & !cmp_i_i_read)> <Delay = 0.00>
ST_83 : Operation 589 [1/1] (0.48ns)   --->   "%store_ln64 = store i9 %i_2, i9 %i" [../accelerator.cpp:64]   --->   Operation 589 'store' 'store_ln64' <Predicate = (!icmp_ln65 & !cmp_i_i_read)> <Delay = 0.48>
ST_83 : Operation 590 [1/1] (0.00ns)   --->   "%br_ln65 = br void %VITIS_LOOP_70_4" [../accelerator.cpp:65]   --->   Operation 590 'br' 'br_ln65' <Predicate = (!icmp_ln65 & !cmp_i_i_read)> <Delay = 0.00>

State 84 <SV = 83> <Delay = 0.97>
ST_84 : Operation 591 [1/1] (0.00ns)   --->   "%write_ln124 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %w2_local_3_0_out, i16 %w2_local_3_0_load_1" [../accelerator.cpp:124]   --->   Operation 591 'write' 'write_ln124' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_84 : Operation 592 [1/1] (0.00ns)   --->   "%write_ln124 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %w2_local_2_0_out, i16 %w2_local_2_0_load_1" [../accelerator.cpp:124]   --->   Operation 592 'write' 'write_ln124' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_84 : Operation 593 [1/1] (0.00ns)   --->   "%write_ln124 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %w2_local_1_0_out, i16 %w2_local_1_0_load_1" [../accelerator.cpp:124]   --->   Operation 593 'write' 'write_ln124' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_84 : Operation 594 [1/1] (0.00ns)   --->   "%write_ln124 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %w2_local_0_out, i16 %w2_local_0_load_1" [../accelerator.cpp:124]   --->   Operation 594 'write' 'write_ln124' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_84 : Operation 595 [1/1] (0.00ns)   --->   "%write_ln135 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %w1_local_3_0_out, i16 %w1_local_3_0_load_1" [../accelerator.cpp:135]   --->   Operation 595 'write' 'write_ln135' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_84 : Operation 596 [1/1] (0.00ns)   --->   "%write_ln135 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %w1_local_2_0_out, i16 %w1_local_2_0_load_1" [../accelerator.cpp:135]   --->   Operation 596 'write' 'write_ln135' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_84 : Operation 597 [1/1] (0.00ns)   --->   "%write_ln135 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %w1_local_1_0_out, i16 %w1_local_1_0_load_1" [../accelerator.cpp:135]   --->   Operation 597 'write' 'write_ln135' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_84 : Operation 598 [1/1] (0.00ns)   --->   "%write_ln135 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %w1_local_0_out, i16 %w1_local_0_load_1" [../accelerator.cpp:135]   --->   Operation 598 'write' 'write_ln135' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_84 : Operation 599 [1/1] (0.00ns)   --->   "%write_ln124 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %bias_2_local_idx4_val110_out, i16 %bias_2_local_idx4_val110_load_1" [../accelerator.cpp:124]   --->   Operation 599 'write' 'write_ln124' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_84 : Operation 600 [1/1] (0.00ns)   --->   "%write_ln124 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %bias_2_local_idx_val109_out, i16 %bias_2_local_idx_val109_load_1" [../accelerator.cpp:124]   --->   Operation 600 'write' 'write_ln124' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_84 : Operation 601 [1/1] (0.00ns)   --->   "%write_ln135 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %bias_1_local_idx1_val108_out, i16 %bias_1_local_idx1_val108_load_1" [../accelerator.cpp:135]   --->   Operation 601 'write' 'write_ln135' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_84 : Operation 602 [1/1] (0.00ns)   --->   "%write_ln135 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %bias_1_local_idx_val107_out, i16 %bias_1_local_idx_val107_load_1" [../accelerator.cpp:135]   --->   Operation 602 'write' 'write_ln135' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_84 : Operation 603 [1/1] (0.00ns)   --->   "%write_ln97 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %output_array_inference_3_out, i16 %output_array_inference_3_load_1" [../accelerator.cpp:97]   --->   Operation 603 'write' 'write_ln97' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_84 : Operation 604 [1/1] (0.00ns)   --->   "%write_ln97 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %output_array_inference_2_out, i16 %output_array_inference_2_load_1" [../accelerator.cpp:97]   --->   Operation 604 'write' 'write_ln97' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_84 : Operation 605 [1/1] (0.00ns)   --->   "%write_ln97 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %output_array_inference_1_out, i16 %output_array_inference_1_load_1" [../accelerator.cpp:97]   --->   Operation 605 'write' 'write_ln97' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_84 : Operation 606 [1/1] (0.00ns)   --->   "%write_ln97 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %output_array_inference_out, i16 %output_array_inference_load_1" [../accelerator.cpp:97]   --->   Operation 606 'write' 'write_ln97' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_84 : Operation 607 [1/1] (0.00ns)   --->   "%write_ln97 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %output_array_inference_4_out, i16 %output_array_inference_4" [../accelerator.cpp:97]   --->   Operation 607 'write' 'write_ln97' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_84 : Operation 608 [1/1] (0.00ns)   --->   "%write_ln97 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %output_array_inference_5_out, i16 %output_array_inference_5" [../accelerator.cpp:97]   --->   Operation 608 'write' 'write_ln97' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_84 : Operation 609 [1/1] (0.00ns)   --->   "%write_ln97 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %output_array_inference_6_out, i16 %output_array_inference_6" [../accelerator.cpp:97]   --->   Operation 609 'write' 'write_ln97' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_84 : Operation 610 [1/1] (0.00ns)   --->   "%write_ln97 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %output_array_inference_7_out, i16 %output_array_inference_7" [../accelerator.cpp:97]   --->   Operation 610 'write' 'write_ln97' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_84 : Operation 611 [1/1] (0.00ns)   --->   "%write_ln124 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %array_back2_weight_changes_24_out, i16 %array_back2_weight_changes_24" [../accelerator.cpp:124]   --->   Operation 611 'write' 'write_ln124' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_84 : Operation 612 [1/1] (0.00ns)   --->   "%write_ln124 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %array_back2_weight_changes_25_out, i16 %array_back2_weight_changes_25" [../accelerator.cpp:124]   --->   Operation 612 'write' 'write_ln124' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_84 : Operation 613 [1/1] (0.00ns)   --->   "%write_ln124 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %array_back2_weight_changes_26_out, i16 %array_back2_weight_changes_26" [../accelerator.cpp:124]   --->   Operation 613 'write' 'write_ln124' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_84 : Operation 614 [1/1] (0.00ns)   --->   "%write_ln124 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %array_back2_weight_changes_27_out, i16 %array_back2_weight_changes_27" [../accelerator.cpp:124]   --->   Operation 614 'write' 'write_ln124' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_84 : Operation 615 [1/1] (0.00ns)   --->   "%write_ln124 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %array_back2_bias_change_8_out, i16 %array_back2_bias_change_6" [../accelerator.cpp:124]   --->   Operation 615 'write' 'write_ln124' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_84 : Operation 616 [1/1] (0.00ns)   --->   "%write_ln124 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %array_back2_bias_change_9_out, i16 %array_back2_bias_change_7" [../accelerator.cpp:124]   --->   Operation 616 'write' 'write_ln124' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_84 : Operation 617 [1/1] (0.00ns)   --->   "%write_ln135 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %array_back1_weight_changes_24_out, i16 %array_back1_weight_changes_24" [../accelerator.cpp:135]   --->   Operation 617 'write' 'write_ln135' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_84 : Operation 618 [1/1] (0.00ns)   --->   "%write_ln135 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %array_back1_weight_changes_25_out, i16 %array_back1_weight_changes_25" [../accelerator.cpp:135]   --->   Operation 618 'write' 'write_ln135' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_84 : Operation 619 [1/1] (0.00ns)   --->   "%write_ln135 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %array_back1_weight_changes_26_out, i16 %array_back1_weight_changes_26" [../accelerator.cpp:135]   --->   Operation 619 'write' 'write_ln135' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_84 : Operation 620 [1/1] (0.00ns)   --->   "%write_ln135 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %array_back1_weight_changes_27_out, i16 %array_back1_weight_changes_27" [../accelerator.cpp:135]   --->   Operation 620 'write' 'write_ln135' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_84 : Operation 621 [1/1] (0.00ns)   --->   "%write_ln135 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %array_back1_bias_change_8_out, i16 %array_back1_bias_change_6" [../accelerator.cpp:135]   --->   Operation 621 'write' 'write_ln135' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_84 : Operation 622 [1/1] (0.00ns)   --->   "%write_ln135 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %array_back1_bias_change_9_out, i16 %array_back1_bias_change_7" [../accelerator.cpp:135]   --->   Operation 622 'write' 'write_ln135' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_84 : Operation 623 [1/1] (0.48ns)   --->   "%br_ln0 = br void %UnifiedReturnBlock"   --->   Operation 623 'br' 'br_ln0' <Predicate = (!icmp_ln65)> <Delay = 0.48>
ST_84 : Operation 624 [1/1] (0.00ns) (grouped into LUT with out node ret_ln0)   --->   "%UnifiedRetVal = phi i1 1, void %VITIS_LOOP_70_4.VITIS_LOOP_157_9_crit_edge.exitStub, i1 0, void %VITIS_LOOP_70_4.split_ifconv.VITIS_LOOP_157_9_crit_edge.exitStub"   --->   Operation 624 'phi' 'UnifiedRetVal' <Predicate = true> <Delay = 0.00>
ST_84 : Operation 625 [1/1] (0.48ns) (out node of the LUT)   --->   "%ret_ln0 = ret i1 %UnifiedRetVal"   --->   Operation 625 'ret' 'ret_ln0' <Predicate = true> <Delay = 0.48>

State 85 <SV = 2> <Delay = 0.48>
ST_85 : Operation 626 [1/1] (0.00ns)   --->   "%output_array_inference_load = load i16 %output_array_inference"   --->   Operation 626 'load' 'output_array_inference_load' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 627 [1/1] (0.00ns)   --->   "%output_array_inference_1_load = load i16 %output_array_inference_1"   --->   Operation 627 'load' 'output_array_inference_1_load' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 628 [1/1] (0.00ns)   --->   "%output_array_inference_2_load = load i16 %output_array_inference_2"   --->   Operation 628 'load' 'output_array_inference_2_load' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 629 [1/1] (0.00ns)   --->   "%output_array_inference_3_load = load i16 %output_array_inference_3"   --->   Operation 629 'load' 'output_array_inference_3_load' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 630 [1/1] (0.00ns)   --->   "%bias_1_local_idx_val107_load = load i16 %bias_1_local_idx_val107"   --->   Operation 630 'load' 'bias_1_local_idx_val107_load' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 631 [1/1] (0.00ns)   --->   "%bias_1_local_idx1_val108_load = load i16 %bias_1_local_idx1_val108"   --->   Operation 631 'load' 'bias_1_local_idx1_val108_load' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 632 [1/1] (0.00ns)   --->   "%bias_2_local_idx_val109_load = load i16 %bias_2_local_idx_val109"   --->   Operation 632 'load' 'bias_2_local_idx_val109_load' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 633 [1/1] (0.00ns)   --->   "%bias_2_local_idx4_val110_load = load i16 %bias_2_local_idx4_val110"   --->   Operation 633 'load' 'bias_2_local_idx4_val110_load' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 634 [1/1] (0.00ns)   --->   "%w1_local_0_load = load i16 %w1_local_0"   --->   Operation 634 'load' 'w1_local_0_load' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 635 [1/1] (0.00ns)   --->   "%w1_local_1_0_load = load i16 %w1_local_1_0"   --->   Operation 635 'load' 'w1_local_1_0_load' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 636 [1/1] (0.00ns)   --->   "%w1_local_2_0_load = load i16 %w1_local_2_0"   --->   Operation 636 'load' 'w1_local_2_0_load' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 637 [1/1] (0.00ns)   --->   "%w1_local_3_0_load = load i16 %w1_local_3_0"   --->   Operation 637 'load' 'w1_local_3_0_load' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 638 [1/1] (0.00ns)   --->   "%w2_local_0_load = load i16 %w2_local_0"   --->   Operation 638 'load' 'w2_local_0_load' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 639 [1/1] (0.00ns)   --->   "%w2_local_1_0_load = load i16 %w2_local_1_0"   --->   Operation 639 'load' 'w2_local_1_0_load' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 640 [1/1] (0.00ns)   --->   "%w2_local_2_0_load = load i16 %w2_local_2_0"   --->   Operation 640 'load' 'w2_local_2_0_load' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 641 [1/1] (0.00ns)   --->   "%w2_local_3_0_load = load i16 %w2_local_3_0"   --->   Operation 641 'load' 'w2_local_3_0_load' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 642 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %w2_local_3_0_out, i16 %w2_local_3_0_load"   --->   Operation 642 'write' 'write_ln0' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 643 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %w2_local_2_0_out, i16 %w2_local_2_0_load"   --->   Operation 643 'write' 'write_ln0' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 644 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %w2_local_1_0_out, i16 %w2_local_1_0_load"   --->   Operation 644 'write' 'write_ln0' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 645 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %w2_local_0_out, i16 %w2_local_0_load"   --->   Operation 645 'write' 'write_ln0' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 646 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %w1_local_3_0_out, i16 %w1_local_3_0_load"   --->   Operation 646 'write' 'write_ln0' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 647 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %w1_local_2_0_out, i16 %w1_local_2_0_load"   --->   Operation 647 'write' 'write_ln0' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 648 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %w1_local_1_0_out, i16 %w1_local_1_0_load"   --->   Operation 648 'write' 'write_ln0' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 649 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %w1_local_0_out, i16 %w1_local_0_load"   --->   Operation 649 'write' 'write_ln0' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 650 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %bias_2_local_idx4_val110_out, i16 %bias_2_local_idx4_val110_load"   --->   Operation 650 'write' 'write_ln0' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 651 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %bias_2_local_idx_val109_out, i16 %bias_2_local_idx_val109_load"   --->   Operation 651 'write' 'write_ln0' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 652 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %bias_1_local_idx1_val108_out, i16 %bias_1_local_idx1_val108_load"   --->   Operation 652 'write' 'write_ln0' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 653 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %bias_1_local_idx_val107_out, i16 %bias_1_local_idx_val107_load"   --->   Operation 653 'write' 'write_ln0' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 654 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %output_array_inference_3_out, i16 %output_array_inference_3_load"   --->   Operation 654 'write' 'write_ln0' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 655 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %output_array_inference_2_out, i16 %output_array_inference_2_load"   --->   Operation 655 'write' 'write_ln0' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 656 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %output_array_inference_1_out, i16 %output_array_inference_1_load"   --->   Operation 656 'write' 'write_ln0' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 657 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %output_array_inference_out, i16 %output_array_inference_load"   --->   Operation 657 'write' 'write_ln0' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 658 [1/1] (0.48ns)   --->   "%br_ln0 = br void %UnifiedReturnBlock"   --->   Operation 658 'br' 'br_ln0' <Predicate = true> <Delay = 0.48>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 30.303ns, clock uncertainty: 6.000ns.

 <State 1>: 0.489ns
The critical path consists of the following:
	'alloca' operation 16 bit ('w2_local_3_0') [63]  (0.000 ns)
	'store' operation 0 bit ('store_ln0') of variable 'w2_local_1_reload_read' on local variable 'w2_local_3_0' [78]  (0.489 ns)

 <State 2>: 0.921ns
The critical path consists of the following:
	'load' operation 9 bit ('i', ../accelerator.cpp:65) on local variable 'i', ../accelerator.cpp:64 [93]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln65', ../accelerator.cpp:65) [94]  (0.921 ns)

 <State 3>: 2.910ns
The critical path consists of the following:
	'load' operation 16 bit ('bias_1_local_idx_val107_load_1', ../accelerator.cpp:135) on local variable 'bias_1_local_idx_val107' [102]  (0.000 ns)
	'call' operation 160 bit ('call_ret1', ../accelerator.cpp:84) to 'model_array' [117]  (2.910 ns)

 <State 4>: 8.001ns
The critical path consists of the following:
	'call' operation 160 bit ('call_ret1', ../accelerator.cpp:84) to 'model_array' [117]  (8.001 ns)

 <State 5>: 8.001ns
The critical path consists of the following:
	'call' operation 160 bit ('call_ret1', ../accelerator.cpp:84) to 'model_array' [117]  (8.001 ns)

 <State 6>: 8.001ns
The critical path consists of the following:
	'call' operation 160 bit ('call_ret1', ../accelerator.cpp:84) to 'model_array' [117]  (8.001 ns)

 <State 7>: 8.001ns
The critical path consists of the following:
	'call' operation 160 bit ('call_ret1', ../accelerator.cpp:84) to 'model_array' [117]  (8.001 ns)

 <State 8>: 6.257ns
The critical path consists of the following:
	'call' operation 160 bit ('call_ret1', ../accelerator.cpp:84) to 'model_array' [117]  (3.347 ns)
	'call' operation 160 bit ('call_ret2', ../accelerator.cpp:89) to 'model_array' [120]  (2.910 ns)

 <State 9>: 8.001ns
The critical path consists of the following:
	'call' operation 160 bit ('call_ret2', ../accelerator.cpp:89) to 'model_array' [120]  (8.001 ns)

 <State 10>: 8.001ns
The critical path consists of the following:
	'call' operation 160 bit ('call_ret2', ../accelerator.cpp:89) to 'model_array' [120]  (8.001 ns)

 <State 11>: 8.001ns
The critical path consists of the following:
	'call' operation 160 bit ('call_ret2', ../accelerator.cpp:89) to 'model_array' [120]  (8.001 ns)

 <State 12>: 8.001ns
The critical path consists of the following:
	'call' operation 160 bit ('call_ret2', ../accelerator.cpp:89) to 'model_array' [120]  (8.001 ns)

 <State 13>: 9.697ns
The critical path consists of the following:
	'call' operation 160 bit ('call_ret2', ../accelerator.cpp:89) to 'model_array' [120]  (3.347 ns)
	'sub' operation 16 bit ('sub_ln94', ../accelerator.cpp:94) [125]  (1.016 ns)
	'select' operation 16 bit ('select_ln94', ../accelerator.cpp:94) [126]  (0.420 ns)
	'cttz' operation 32 bit ('tmp_3', ../accelerator.cpp:94) [130]  (0.785 ns)
	'sub' operation 32 bit ('sub_ln94_1', ../accelerator.cpp:94) [132]  (1.203 ns)
	'sub' operation 4 bit ('sub_ln94_16', ../accelerator.cpp:94) [137]  (0.868 ns)
	'lshr' operation 16 bit ('lshr_ln94_8', ../accelerator.cpp:94) [139]  (0.712 ns)
	'and' operation 16 bit ('and_ln94_12', ../accelerator.cpp:94) [140]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln94_2', ../accelerator.cpp:94) [141]  (1.016 ns)
	'and' operation 1 bit ('phi_ln94', ../accelerator.cpp:94) [142]  (0.000 ns)
	'or' operation 1 bit ('or_ln94_4', ../accelerator.cpp:94) [147]  (0.000 ns)
	blocking operation 0.331 ns on control path)

 <State 14>: 8.001ns
The critical path consists of the following:
	'call' operation 160 bit ('call_ret3', ../accelerator.cpp:124) to 'model_array' [186]  (8.001 ns)

 <State 15>: 20.707ns
The critical path consists of the following:
	'sub' operation 32 bit ('sub_ln94_2', ../accelerator.cpp:94) [154]  (1.203 ns)
	'shl' operation 64 bit ('shl_ln94', ../accelerator.cpp:94) [156]  (1.454 ns)
	'select' operation 64 bit ('cond50_i_i315', ../accelerator.cpp:94) [157]  (0.000 ns)
	'add' operation 64 bit ('add_ln94_2', ../accelerator.cpp:94) [159]  (1.470 ns)
	'select' operation 11 bit ('select_ln94_1', ../accelerator.cpp:94) [163]  (0.451 ns)
	'add' operation 11 bit ('add_ln94_3', ../accelerator.cpp:94) [165]  (1.075 ns)
	'dcmp' operation 1 bit ('tmp_7', ../accelerator.cpp:94) [173]  (15.055 ns)

 <State 16>: 15.055ns
The critical path consists of the following:
	'dcmp' operation 1 bit ('tmp_8', ../accelerator.cpp:97) [176]  (15.055 ns)

 <State 17>: 8.001ns
The critical path consists of the following:
	'call' operation 160 bit ('call_ret3', ../accelerator.cpp:124) to 'model_array' [186]  (8.001 ns)

 <State 18>: 6.257ns
The critical path consists of the following:
	'call' operation 160 bit ('call_ret3', ../accelerator.cpp:124) to 'model_array' [186]  (3.347 ns)
	'call' operation 160 bit ('call_ret4', ../accelerator.cpp:135) to 'model_array' [195]  (2.910 ns)

 <State 19>: 8.001ns
The critical path consists of the following:
	'call' operation 160 bit ('call_ret4', ../accelerator.cpp:135) to 'model_array' [195]  (8.001 ns)

 <State 20>: 8.001ns
The critical path consists of the following:
	'call' operation 160 bit ('call_ret4', ../accelerator.cpp:135) to 'model_array' [195]  (8.001 ns)

 <State 21>: 8.001ns
The critical path consists of the following:
	'call' operation 160 bit ('call_ret4', ../accelerator.cpp:135) to 'model_array' [195]  (8.001 ns)

 <State 22>: 8.001ns
The critical path consists of the following:
	'call' operation 160 bit ('call_ret4', ../accelerator.cpp:135) to 'model_array' [195]  (8.001 ns)

 <State 23>: 6.257ns
The critical path consists of the following:
	'call' operation 160 bit ('call_ret4', ../accelerator.cpp:135) to 'model_array' [195]  (3.347 ns)
	'call' operation 160 bit ('call_ret5', ../accelerator.cpp:84) to 'model_array' [202]  (2.910 ns)

 <State 24>: 8.001ns
The critical path consists of the following:
	'call' operation 160 bit ('call_ret5', ../accelerator.cpp:84) to 'model_array' [202]  (8.001 ns)

 <State 25>: 8.001ns
The critical path consists of the following:
	'call' operation 160 bit ('call_ret5', ../accelerator.cpp:84) to 'model_array' [202]  (8.001 ns)

 <State 26>: 8.001ns
The critical path consists of the following:
	'call' operation 160 bit ('call_ret5', ../accelerator.cpp:84) to 'model_array' [202]  (8.001 ns)

 <State 27>: 8.001ns
The critical path consists of the following:
	'call' operation 160 bit ('call_ret5', ../accelerator.cpp:84) to 'model_array' [202]  (8.001 ns)

 <State 28>: 6.257ns
The critical path consists of the following:
	'call' operation 160 bit ('call_ret5', ../accelerator.cpp:84) to 'model_array' [202]  (3.347 ns)
	'call' operation 160 bit ('call_ret6', ../accelerator.cpp:89) to 'model_array' [205]  (2.910 ns)

 <State 29>: 8.001ns
The critical path consists of the following:
	'call' operation 160 bit ('call_ret6', ../accelerator.cpp:89) to 'model_array' [205]  (8.001 ns)

 <State 30>: 8.001ns
The critical path consists of the following:
	'call' operation 160 bit ('call_ret6', ../accelerator.cpp:89) to 'model_array' [205]  (8.001 ns)

 <State 31>: 8.001ns
The critical path consists of the following:
	'call' operation 160 bit ('call_ret6', ../accelerator.cpp:89) to 'model_array' [205]  (8.001 ns)

 <State 32>: 8.001ns
The critical path consists of the following:
	'call' operation 160 bit ('call_ret6', ../accelerator.cpp:89) to 'model_array' [205]  (8.001 ns)

 <State 33>: 9.697ns
The critical path consists of the following:
	'call' operation 160 bit ('call_ret6', ../accelerator.cpp:89) to 'model_array' [205]  (3.347 ns)
	'sub' operation 16 bit ('sub_ln94_4', ../accelerator.cpp:94) [209]  (1.016 ns)
	'select' operation 16 bit ('select_ln94_2', ../accelerator.cpp:94) [210]  (0.420 ns)
	'cttz' operation 32 bit ('tmp_12', ../accelerator.cpp:94) [214]  (0.785 ns)
	'sub' operation 32 bit ('sub_ln94_5', ../accelerator.cpp:94) [216]  (1.203 ns)
	'sub' operation 4 bit ('sub_ln94_17', ../accelerator.cpp:94) [221]  (0.868 ns)
	'lshr' operation 16 bit ('lshr_ln94_9', ../accelerator.cpp:94) [223]  (0.712 ns)
	'and' operation 16 bit ('and_ln94_13', ../accelerator.cpp:94) [224]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln94_7', ../accelerator.cpp:94) [225]  (1.016 ns)
	'and' operation 1 bit ('phi_ln94_1', ../accelerator.cpp:94) [226]  (0.000 ns)
	'or' operation 1 bit ('or_ln94', ../accelerator.cpp:94) [231]  (0.000 ns)
	blocking operation 0.331 ns on control path)

 <State 34>: 8.001ns
The critical path consists of the following:
	'call' operation 160 bit ('call_ret7', ../accelerator.cpp:124) to 'model_array' [270]  (8.001 ns)

 <State 35>: 20.707ns
The critical path consists of the following:
	'sub' operation 32 bit ('sub_ln94_6', ../accelerator.cpp:94) [238]  (1.203 ns)
	'shl' operation 64 bit ('shl_ln94_1', ../accelerator.cpp:94) [240]  (1.454 ns)
	'select' operation 64 bit ('cond50_i_i315_1', ../accelerator.cpp:94) [241]  (0.000 ns)
	'add' operation 64 bit ('add_ln94_6', ../accelerator.cpp:94) [243]  (1.470 ns)
	'select' operation 11 bit ('select_ln94_3', ../accelerator.cpp:94) [247]  (0.451 ns)
	'add' operation 11 bit ('add_ln94_7', ../accelerator.cpp:94) [249]  (1.075 ns)
	'dcmp' operation 1 bit ('tmp_17', ../accelerator.cpp:94) [257]  (15.055 ns)

 <State 36>: 15.055ns
The critical path consists of the following:
	'dcmp' operation 1 bit ('tmp_18', ../accelerator.cpp:97) [260]  (15.055 ns)

 <State 37>: 8.001ns
The critical path consists of the following:
	'call' operation 160 bit ('call_ret7', ../accelerator.cpp:124) to 'model_array' [270]  (8.001 ns)

 <State 38>: 6.257ns
The critical path consists of the following:
	'call' operation 160 bit ('call_ret7', ../accelerator.cpp:124) to 'model_array' [270]  (3.347 ns)
	'call' operation 160 bit ('call_ret8', ../accelerator.cpp:135) to 'model_array' [279]  (2.910 ns)

 <State 39>: 8.001ns
The critical path consists of the following:
	'call' operation 160 bit ('call_ret8', ../accelerator.cpp:135) to 'model_array' [279]  (8.001 ns)

 <State 40>: 8.001ns
The critical path consists of the following:
	'call' operation 160 bit ('call_ret8', ../accelerator.cpp:135) to 'model_array' [279]  (8.001 ns)

 <State 41>: 8.001ns
The critical path consists of the following:
	'call' operation 160 bit ('call_ret8', ../accelerator.cpp:135) to 'model_array' [279]  (8.001 ns)

 <State 42>: 8.001ns
The critical path consists of the following:
	'call' operation 160 bit ('call_ret8', ../accelerator.cpp:135) to 'model_array' [279]  (8.001 ns)

 <State 43>: 6.257ns
The critical path consists of the following:
	'call' operation 160 bit ('call_ret8', ../accelerator.cpp:135) to 'model_array' [279]  (3.347 ns)
	'call' operation 160 bit ('call_ret9', ../accelerator.cpp:84) to 'model_array' [286]  (2.910 ns)

 <State 44>: 8.001ns
The critical path consists of the following:
	'call' operation 160 bit ('call_ret9', ../accelerator.cpp:84) to 'model_array' [286]  (8.001 ns)

 <State 45>: 8.001ns
The critical path consists of the following:
	'call' operation 160 bit ('call_ret9', ../accelerator.cpp:84) to 'model_array' [286]  (8.001 ns)

 <State 46>: 8.001ns
The critical path consists of the following:
	'call' operation 160 bit ('call_ret9', ../accelerator.cpp:84) to 'model_array' [286]  (8.001 ns)

 <State 47>: 8.001ns
The critical path consists of the following:
	'call' operation 160 bit ('call_ret9', ../accelerator.cpp:84) to 'model_array' [286]  (8.001 ns)

 <State 48>: 6.257ns
The critical path consists of the following:
	'call' operation 160 bit ('call_ret9', ../accelerator.cpp:84) to 'model_array' [286]  (3.347 ns)
	'call' operation 160 bit ('call_ret10', ../accelerator.cpp:89) to 'model_array' [289]  (2.910 ns)

 <State 49>: 8.001ns
The critical path consists of the following:
	'call' operation 160 bit ('call_ret10', ../accelerator.cpp:89) to 'model_array' [289]  (8.001 ns)

 <State 50>: 8.001ns
The critical path consists of the following:
	'call' operation 160 bit ('call_ret10', ../accelerator.cpp:89) to 'model_array' [289]  (8.001 ns)

 <State 51>: 8.001ns
The critical path consists of the following:
	'call' operation 160 bit ('call_ret10', ../accelerator.cpp:89) to 'model_array' [289]  (8.001 ns)

 <State 52>: 8.001ns
The critical path consists of the following:
	'call' operation 160 bit ('call_ret10', ../accelerator.cpp:89) to 'model_array' [289]  (8.001 ns)

 <State 53>: 9.697ns
The critical path consists of the following:
	'call' operation 160 bit ('call_ret10', ../accelerator.cpp:89) to 'model_array' [289]  (3.347 ns)
	'sub' operation 16 bit ('sub_ln94_8', ../accelerator.cpp:94) [293]  (1.016 ns)
	'select' operation 16 bit ('select_ln94_4', ../accelerator.cpp:94) [294]  (0.420 ns)
	'cttz' operation 32 bit ('tmp_22', ../accelerator.cpp:94) [298]  (0.785 ns)
	'sub' operation 32 bit ('sub_ln94_9', ../accelerator.cpp:94) [300]  (1.203 ns)
	'sub' operation 4 bit ('sub_ln94_18', ../accelerator.cpp:94) [305]  (0.868 ns)
	'lshr' operation 16 bit ('lshr_ln94_10', ../accelerator.cpp:94) [307]  (0.712 ns)
	'and' operation 16 bit ('and_ln94_14', ../accelerator.cpp:94) [308]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln94_12', ../accelerator.cpp:94) [309]  (1.016 ns)
	'and' operation 1 bit ('phi_ln94_2', ../accelerator.cpp:94) [310]  (0.000 ns)
	'or' operation 1 bit ('or_ln94_5', ../accelerator.cpp:94) [315]  (0.000 ns)
	blocking operation 0.331 ns on control path)

 <State 54>: 8.001ns
The critical path consists of the following:
	'call' operation 160 bit ('call_ret11', ../accelerator.cpp:124) to 'model_array' [354]  (8.001 ns)

 <State 55>: 20.707ns
The critical path consists of the following:
	'sub' operation 32 bit ('sub_ln94_10', ../accelerator.cpp:94) [322]  (1.203 ns)
	'shl' operation 64 bit ('shl_ln94_2', ../accelerator.cpp:94) [324]  (1.454 ns)
	'select' operation 64 bit ('cond50_i_i315_2', ../accelerator.cpp:94) [325]  (0.000 ns)
	'add' operation 64 bit ('add_ln94_10', ../accelerator.cpp:94) [327]  (1.470 ns)
	'select' operation 11 bit ('select_ln94_5', ../accelerator.cpp:94) [331]  (0.451 ns)
	'add' operation 11 bit ('add_ln94_11', ../accelerator.cpp:94) [333]  (1.075 ns)
	'dcmp' operation 1 bit ('tmp_27', ../accelerator.cpp:94) [341]  (15.055 ns)

 <State 56>: 15.055ns
The critical path consists of the following:
	'dcmp' operation 1 bit ('tmp_28', ../accelerator.cpp:97) [344]  (15.055 ns)

 <State 57>: 8.001ns
The critical path consists of the following:
	'call' operation 160 bit ('call_ret11', ../accelerator.cpp:124) to 'model_array' [354]  (8.001 ns)

 <State 58>: 6.257ns
The critical path consists of the following:
	'call' operation 160 bit ('call_ret11', ../accelerator.cpp:124) to 'model_array' [354]  (3.347 ns)
	'call' operation 160 bit ('call_ret12', ../accelerator.cpp:135) to 'model_array' [363]  (2.910 ns)

 <State 59>: 8.001ns
The critical path consists of the following:
	'call' operation 160 bit ('call_ret12', ../accelerator.cpp:135) to 'model_array' [363]  (8.001 ns)

 <State 60>: 8.001ns
The critical path consists of the following:
	'call' operation 160 bit ('call_ret12', ../accelerator.cpp:135) to 'model_array' [363]  (8.001 ns)

 <State 61>: 8.001ns
The critical path consists of the following:
	'call' operation 160 bit ('call_ret12', ../accelerator.cpp:135) to 'model_array' [363]  (8.001 ns)

 <State 62>: 8.001ns
The critical path consists of the following:
	'call' operation 160 bit ('call_ret12', ../accelerator.cpp:135) to 'model_array' [363]  (8.001 ns)

 <State 63>: 6.257ns
The critical path consists of the following:
	'call' operation 160 bit ('call_ret12', ../accelerator.cpp:135) to 'model_array' [363]  (3.347 ns)
	'call' operation 160 bit ('call_ret13', ../accelerator.cpp:84) to 'model_array' [370]  (2.910 ns)

 <State 64>: 8.001ns
The critical path consists of the following:
	'call' operation 160 bit ('call_ret13', ../accelerator.cpp:84) to 'model_array' [370]  (8.001 ns)

 <State 65>: 8.001ns
The critical path consists of the following:
	'call' operation 160 bit ('call_ret13', ../accelerator.cpp:84) to 'model_array' [370]  (8.001 ns)

 <State 66>: 8.001ns
The critical path consists of the following:
	'call' operation 160 bit ('call_ret13', ../accelerator.cpp:84) to 'model_array' [370]  (8.001 ns)

 <State 67>: 8.001ns
The critical path consists of the following:
	'call' operation 160 bit ('call_ret13', ../accelerator.cpp:84) to 'model_array' [370]  (8.001 ns)

 <State 68>: 6.257ns
The critical path consists of the following:
	'call' operation 160 bit ('call_ret13', ../accelerator.cpp:84) to 'model_array' [370]  (3.347 ns)
	'call' operation 160 bit ('call_ret14', ../accelerator.cpp:89) to 'model_array' [373]  (2.910 ns)

 <State 69>: 8.001ns
The critical path consists of the following:
	'call' operation 160 bit ('call_ret14', ../accelerator.cpp:89) to 'model_array' [373]  (8.001 ns)

 <State 70>: 8.001ns
The critical path consists of the following:
	'call' operation 160 bit ('call_ret14', ../accelerator.cpp:89) to 'model_array' [373]  (8.001 ns)

 <State 71>: 8.001ns
The critical path consists of the following:
	'call' operation 160 bit ('call_ret14', ../accelerator.cpp:89) to 'model_array' [373]  (8.001 ns)

 <State 72>: 8.001ns
The critical path consists of the following:
	'call' operation 160 bit ('call_ret14', ../accelerator.cpp:89) to 'model_array' [373]  (8.001 ns)

 <State 73>: 9.697ns
The critical path consists of the following:
	'call' operation 160 bit ('call_ret14', ../accelerator.cpp:89) to 'model_array' [373]  (3.347 ns)
	'sub' operation 16 bit ('sub_ln94_12', ../accelerator.cpp:94) [378]  (1.016 ns)
	'select' operation 16 bit ('select_ln94_6', ../accelerator.cpp:94) [379]  (0.420 ns)
	'cttz' operation 32 bit ('tmp_32', ../accelerator.cpp:94) [383]  (0.785 ns)
	'sub' operation 32 bit ('sub_ln94_13', ../accelerator.cpp:94) [385]  (1.203 ns)
	'sub' operation 4 bit ('sub_ln94_19', ../accelerator.cpp:94) [390]  (0.868 ns)
	'lshr' operation 16 bit ('lshr_ln94_11', ../accelerator.cpp:94) [392]  (0.712 ns)
	'and' operation 16 bit ('and_ln94_15', ../accelerator.cpp:94) [393]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln94_17', ../accelerator.cpp:94) [394]  (1.016 ns)
	'and' operation 1 bit ('phi_ln94_3', ../accelerator.cpp:94) [395]  (0.000 ns)
	'or' operation 1 bit ('or_ln94_6', ../accelerator.cpp:94) [400]  (0.000 ns)
	blocking operation 0.331 ns on control path)

 <State 74>: 8.001ns
The critical path consists of the following:
	'call' operation 160 bit ('call_ret15', ../accelerator.cpp:124) to 'model_array' [439]  (8.001 ns)

 <State 75>: 20.707ns
The critical path consists of the following:
	'sub' operation 32 bit ('sub_ln94_14', ../accelerator.cpp:94) [407]  (1.203 ns)
	'shl' operation 64 bit ('shl_ln94_3', ../accelerator.cpp:94) [409]  (1.454 ns)
	'select' operation 64 bit ('cond50_i_i315_3', ../accelerator.cpp:94) [410]  (0.000 ns)
	'add' operation 64 bit ('add_ln94_14', ../accelerator.cpp:94) [412]  (1.470 ns)
	'select' operation 11 bit ('select_ln94_7', ../accelerator.cpp:94) [416]  (0.451 ns)
	'add' operation 11 bit ('add_ln94_15', ../accelerator.cpp:94) [418]  (1.075 ns)
	'dcmp' operation 1 bit ('tmp_37', ../accelerator.cpp:94) [426]  (15.055 ns)

 <State 76>: 15.055ns
The critical path consists of the following:
	'dcmp' operation 1 bit ('tmp_38', ../accelerator.cpp:97) [429]  (15.055 ns)

 <State 77>: 8.001ns
The critical path consists of the following:
	'call' operation 160 bit ('call_ret15', ../accelerator.cpp:124) to 'model_array' [439]  (8.001 ns)

 <State 78>: 6.257ns
The critical path consists of the following:
	'call' operation 160 bit ('call_ret15', ../accelerator.cpp:124) to 'model_array' [439]  (3.347 ns)
	'call' operation 160 bit ('call_ret', ../accelerator.cpp:135) to 'model_array' [448]  (2.910 ns)

 <State 79>: 8.001ns
The critical path consists of the following:
	'call' operation 160 bit ('call_ret', ../accelerator.cpp:135) to 'model_array' [448]  (8.001 ns)

 <State 80>: 8.001ns
The critical path consists of the following:
	'call' operation 160 bit ('call_ret', ../accelerator.cpp:135) to 'model_array' [448]  (8.001 ns)

 <State 81>: 8.001ns
The critical path consists of the following:
	'call' operation 160 bit ('call_ret', ../accelerator.cpp:135) to 'model_array' [448]  (8.001 ns)

 <State 82>: 8.001ns
The critical path consists of the following:
	'call' operation 160 bit ('call_ret', ../accelerator.cpp:135) to 'model_array' [448]  (8.001 ns)

 <State 83>: 3.836ns
The critical path consists of the following:
	'call' operation 160 bit ('call_ret', ../accelerator.cpp:135) to 'model_array' [448]  (3.347 ns)
	'store' operation 0 bit ('store_ln135', ../accelerator.cpp:135) of variable 'array_back1.weight_changes', ../accelerator.cpp:135 on local variable 'w1_local_3_0' [461]  (0.489 ns)

 <State 84>: 0.978ns
The critical path consists of the following:
	multiplexor before 'phi' operation 1 bit ('UnifiedRetVal') [544]  (0.489 ns)
	'phi' operation 1 bit ('UnifiedRetVal') [544]  (0.000 ns)
	blocking operation 0.489 ns on control path)

 <State 85>: 0.489ns
The critical path consists of the following:
	multiplexor before 'phi' operation 1 bit ('UnifiedRetVal') [544]  (0.489 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72
	State 73
	State 74
	State 75
	State 76
	State 77
	State 78
	State 79
	State 80
	State 81
	State 82
	State 83
	State 84
	State 85


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
