$date
	Mon Jan 19 15:57:42 2026
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module tb_processor $end
$var wire 64 ! data_mem_rdata [63:0] $end
$var wire 32 " instr_data [31:0] $end
$var wire 64 # instr_addr [63:0] $end
$var wire 1 $ data_mem_we $end
$var wire 64 % data_mem_wdata [63:0] $end
$var wire 64 & data_mem_addr [63:0] $end
$var reg 1 ' clk $end
$var reg 1 ( rst $end
$var integer 32 ) i [31:0] $end
$scope module dut $end
$var wire 1 ' clk $end
$var wire 64 * data_mem_rdata [63:0] $end
$var wire 32 + instr_mem_rdata [31:0] $end
$var wire 1 ( rst $end
$var wire 64 , instr_mem_addr [63:0] $end
$var wire 1 $ data_mem_we $end
$var wire 64 - data_mem_wdata [63:0] $end
$var wire 64 . data_mem_addr [63:0] $end
$scope module core $end
$var wire 1 ' clk $end
$var wire 64 / data_mem_rdata [63:0] $end
$var wire 64 0 instr_mem_addr [63:0] $end
$var wire 32 1 instr_mem_rdata [31:0] $end
$var wire 1 ( rst $end
$var wire 64 2 store_data [63:0] $end
$var wire 64 3 rs2_data [63:0] $end
$var wire 5 4 rs2 [4:0] $end
$var wire 64 5 rs1_data [63:0] $end
$var wire 5 6 rs1 [4:0] $end
$var wire 1 7 rd_we $end
$var wire 64 8 rd_data [63:0] $end
$var wire 5 9 rd [4:0] $end
$var wire 64 : pc_next [63:0] $end
$var wire 64 ; pc [63:0] $end
$var wire 7 < opcode [6:0] $end
$var wire 1 = mem_we $end
$var wire 1 > mem_to_reg $end
$var wire 64 ? jump_target [63:0] $end
$var wire 1 @ jump_taken $end
$var wire 64 A imm_s [63:0] $end
$var wire 64 B imm_j [63:0] $end
$var wire 64 C imm_i [63:0] $end
$var wire 64 D imm_b [63:0] $end
$var wire 7 E funct7 [6:0] $end
$var wire 3 F funct3 [2:0] $end
$var wire 1 $ data_mem_we $end
$var wire 64 G data_mem_wdata [63:0] $end
$var wire 64 H data_mem_addr [63:0] $end
$var wire 1 I branch_taken $end
$var wire 64 J branch_offset [63:0] $end
$var wire 64 K alu_result [63:0] $end
$scope module ex $end
$var wire 1 L is_zba $end
$var wire 64 M store_data [63:0] $end
$var wire 64 N zba_result [63:0] $end
$var wire 64 O rs2_data [63:0] $end
$var wire 64 P rs1_data [63:0] $end
$var wire 64 Q pc [63:0] $end
$var wire 7 R opcode [6:0] $end
$var wire 64 S imm_s [63:0] $end
$var wire 64 T imm_j [63:0] $end
$var wire 64 U imm_i [63:0] $end
$var wire 64 V imm_b [63:0] $end
$var wire 7 W funct7 [6:0] $end
$var wire 3 X funct3 [2:0] $end
$var reg 64 Y alu_result [63:0] $end
$var reg 64 Z branch_offset [63:0] $end
$var reg 1 I branch_taken $end
$var reg 1 @ jump_taken $end
$var reg 64 [ jump_target [63:0] $end
$var reg 1 > mem_to_reg $end
$var reg 1 = mem_we $end
$var reg 1 7 rd_we $end
$scope module zba $end
$var wire 64 \ rs2 [63:0] $end
$var wire 64 ] rs1 [63:0] $end
$var wire 3 ^ funct3 [2:0] $end
$var reg 64 _ result [63:0] $end
$upscope $end
$upscope $end
$scope module id $end
$var wire 32 ` instr [31:0] $end
$var wire 5 a rs2 [4:0] $end
$var wire 5 b rs1 [4:0] $end
$var wire 5 c rd [4:0] $end
$var wire 7 d opcode [6:0] $end
$var wire 64 e imm_s [63:0] $end
$var wire 64 f imm_j [63:0] $end
$var wire 64 g imm_i [63:0] $end
$var wire 64 h imm_b [63:0] $end
$var wire 7 i funct7 [6:0] $end
$var wire 3 j funct3 [2:0] $end
$upscope $end
$scope module if_stage $end
$var wire 1 ' clk $end
$var wire 64 k pc_next [63:0] $end
$var wire 1 ( rst $end
$var reg 64 l pc [63:0] $end
$upscope $end
$scope module mem $end
$var wire 64 m alu_result [63:0] $end
$var wire 64 n data_mem_addr [63:0] $end
$var wire 64 o data_mem_wdata [63:0] $end
$var wire 1 $ data_mem_we $end
$var wire 1 = mem_we $end
$var wire 64 p store_data [63:0] $end
$upscope $end
$scope module rf $end
$var wire 1 ' clk $end
$var wire 5 q rd [4:0] $end
$var wire 1 7 rd_we $end
$var wire 5 r rs1 [4:0] $end
$var wire 5 s rs2 [4:0] $end
$var wire 1 ( rst $end
$var wire 64 t rs2_data [63:0] $end
$var wire 64 u rs1_data [63:0] $end
$var wire 64 v rd_data [63:0] $end
$var integer 32 w i [31:0] $end
$upscope $end
$scope module wb $end
$var wire 64 x alu_result [63:0] $end
$var wire 64 y mem_data [63:0] $end
$var wire 1 > mem_to_reg $end
$var wire 64 z rd_data [63:0] $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b0 z
b0 y
b0 x
bx w
b0 v
bx u
bx t
bx s
bx r
bx q
bx p
bx o
b0 n
b0 m
bx l
bx k
bx j
bx i
b0xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx0 h
bx g
b0xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx0 f
bx e
bx d
bx c
bx b
bx a
bx `
b0 _
bx ^
bx ]
bx \
b0 [
b0xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx0 Z
b0 Y
bx X
bx W
b0xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx0 V
bx U
b0xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx0 T
bx S
bx R
bx Q
bx P
bx O
b0 N
bx M
xL
b0 K
b0xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx0 J
0I
b0 H
bx G
bx F
bx E
b0xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx0 D
bx C
b0xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx0 B
bx A
0@
b0 ?
0>
0=
bx <
bx ;
bx :
bx 9
b0 8
07
bx 6
bx 5
bx 4
bx 3
bx 2
bx 1
bx 0
b0 /
b0 .
bx -
bx ,
bx +
b0 *
b100000000 )
1(
0'
b0 &
bx %
0$
bx #
bx "
b0 !
$end
#5000
b100 8
b100 v
b100 z
b0 5
b0 P
b0 ]
b0 u
b0 %
b0 -
b0 G
b0 o
b0 2
b0 M
b0 p
b0 3
b0 O
b0 \
b0 t
0L
17
b100 &
b100 .
b100 H
b100 n
b100 K
b100 Y
b100 m
b100 x
b1000 ?
b1000 [
1@
b100000000000 J
b100000000000 Z
b1000 :
b1000 k
b1101111 <
b1101111 R
b1101111 d
b1 9
b1 c
b1 q
b0 F
b0 X
b0 ^
b0 j
b0 6
b0 b
b0 r
b1000 4
b1000 a
b1000 s
b0 E
b0 W
b0 i
b1000 C
b1000 U
b1000 g
b1 A
b1 S
b1 e
b100000000000 D
b100000000000 V
b100000000000 h
b1000 B
b1000 T
b1000 f
b100000000000000011101111 "
b100000000000000011101111 +
b100000000000000011101111 1
b100000000000000011101111 `
b0 #
b0 ,
b0 0
b0 ;
b0 Q
b0 l
b100000 w
1'
#10000
0'
#15000
b100000 w
1'
#20000
0'
0(
#25000
b10 J
b10 Z
b10011 <
b10011 R
b10011 d
b10 9
b10 c
b10 q
b101 4
b101 a
b101 s
b101 C
b101 U
b101 g
b10 A
b10 S
b10 e
b10 D
b10 V
b10 h
b100000000100 B
b100000000100 T
b100000000100 f
b1100 :
b1100 k
b101 8
b101 v
b101 z
b10100000000000100010011 "
b10100000000000100010011 +
b10100000000000100010011 1
b10100000000000100010011 `
b0 ?
b0 [
0@
17
b101 &
b101 .
b101 H
b101 n
b101 K
b101 Y
b101 m
b101 x
b1000 #
b1000 ,
b1000 0
b1000 ;
b1000 Q
b1000 l
1'
#30000
0'
#35000
b0 8
b0 v
b0 z
b0 J
b0 Z
b10000 :
b10000 k
b0 9
b0 c
b0 q
b0 4
b0 a
b0 s
b0 C
b0 U
b0 g
b0 A
b0 S
b0 e
b0 D
b0 V
b0 h
b0 B
b0 T
b0 f
b10011 "
b10011 +
b10011 1
b10011 `
17
b0 &
b0 .
b0 H
b0 n
b0 K
b0 Y
b0 m
b0 x
b1100 #
b1100 ,
b1100 0
b1100 ;
b1100 Q
b1100 l
1'
#40000
0'
#45000
b10100 :
b10100 k
17
b10000 #
b10000 ,
b10000 0
b10000 ;
b10000 Q
b10000 l
1'
#50000
0'
#55000
b11000 :
b11000 k
17
b10100 #
b10100 ,
b10100 0
b10100 ;
b10100 Q
b10100 l
1'
#60000
0'
#65000
b11100 :
b11100 k
17
b11000 #
b11000 ,
b11000 0
b11000 ;
b11000 Q
b11000 l
1'
#70000
0'
#75000
b100000 :
b100000 k
17
b11100 #
b11100 ,
b11100 0
b11100 ;
b11100 Q
b11100 l
1'
#80000
0'
#85000
b100100 :
b100100 k
17
b100000 #
b100000 ,
b100000 0
b100000 ;
b100000 Q
b100000 l
1'
#90000
0'
#95000
b101000 :
b101000 k
17
b100100 #
b100100 ,
b100100 0
b100100 ;
b100100 Q
b100100 l
1'
#100000
0'
#105000
b101100 :
b101100 k
17
b101000 #
b101000 ,
b101000 0
b101000 ;
b101000 Q
b101000 l
1'
#110000
0'
#115000
b110000 :
b110000 k
17
b101100 #
b101100 ,
b101100 0
b101100 ;
b101100 Q
b101100 l
1'
#120000
0'
#125000
b110100 :
b110100 k
17
b110000 #
b110000 ,
b110000 0
b110000 ;
b110000 Q
b110000 l
1'
#130000
0'
#135000
b111000 :
b111000 k
17
b110100 #
b110100 ,
b110100 0
b110100 ;
b110100 Q
b110100 l
1'
#140000
0'
#145000
b111100 :
b111100 k
17
b111000 #
b111000 ,
b111000 0
b111000 ;
b111000 Q
b111000 l
1'
#150000
0'
#155000
b1000000 :
b1000000 k
17
b111100 #
b111100 ,
b111100 0
b111100 ;
b111100 Q
b111100 l
1'
#160000
0'
#165000
b1000100 :
b1000100 k
17
b1000000 #
b1000000 ,
b1000000 0
b1000000 ;
b1000000 Q
b1000000 l
1'
#170000
0'
#175000
b1001000 :
b1001000 k
17
b1000100 #
b1000100 ,
b1000100 0
b1000100 ;
b1000100 Q
b1000100 l
1'
#180000
0'
#185000
b1001100 :
b1001100 k
17
b1001000 #
b1001000 ,
b1001000 0
b1001000 ;
b1001000 Q
b1001000 l
1'
#190000
0'
#195000
b1010000 :
b1010000 k
17
b1001100 #
b1001100 ,
b1001100 0
b1001100 ;
b1001100 Q
b1001100 l
1'
#200000
0'
#205000
b1010100 :
b1010100 k
17
b1010000 #
b1010000 ,
b1010000 0
b1010000 ;
b1010000 Q
b1010000 l
1'
#210000
0'
#215000
b1011000 :
b1011000 k
17
b1010100 #
b1010100 ,
b1010100 0
b1010100 ;
b1010100 Q
b1010100 l
1'
#220000
0'
#225000
b1011100 :
b1011100 k
17
b1011000 #
b1011000 ,
b1011000 0
b1011000 ;
b1011000 Q
b1011000 l
1'
#230000
0'
#235000
b1100000 :
b1100000 k
17
b1011100 #
b1011100 ,
b1011100 0
b1011100 ;
b1011100 Q
b1011100 l
1'
#240000
0'
#245000
b1100100 :
b1100100 k
17
b1100000 #
b1100000 ,
b1100000 0
b1100000 ;
b1100000 Q
b1100000 l
1'
#250000
0'
#255000
b1101000 :
b1101000 k
17
b1100100 #
b1100100 ,
b1100100 0
b1100100 ;
b1100100 Q
b1100100 l
1'
#260000
0'
#265000
b1101100 :
b1101100 k
17
b1101000 #
b1101000 ,
b1101000 0
b1101000 ;
b1101000 Q
b1101000 l
1'
#270000
0'
#275000
b1110000 :
b1110000 k
17
b1101100 #
b1101100 ,
b1101100 0
b1101100 ;
b1101100 Q
b1101100 l
1'
#280000
0'
#285000
b1110100 :
b1110100 k
17
b1110000 #
b1110000 ,
b1110000 0
b1110000 ;
b1110000 Q
b1110000 l
1'
#290000
0'
#295000
b1111000 :
b1111000 k
17
b1110100 #
b1110100 ,
b1110100 0
b1110100 ;
b1110100 Q
b1110100 l
1'
#300000
0'
#305000
b1111100 :
b1111100 k
17
b1111000 #
b1111000 ,
b1111000 0
b1111000 ;
b1111000 Q
b1111000 l
1'
#310000
0'
#315000
b10000000 :
b10000000 k
17
b1111100 #
b1111100 ,
b1111100 0
b1111100 ;
b1111100 Q
b1111100 l
1'
#320000
0'
