{"Source Block": ["oh/etx/hdl/etx_protocol.v@125:139@HdlStmProcess", "   reg     rd_wait_sync;\n   reg     wr_wait_sync;\n   reg     e_tx_rd_wait;\n   reg     e_tx_wr_wait;\n   \n   always @( posedge txlclk_p ) begin\n      rd_wait_sync <= tx_rd_wait;\n      e_tx_rd_wait <= rd_wait_sync;\n      wr_wait_sync <= tx_wr_wait;\n      e_tx_wr_wait <= wr_wait_sync;\n   end\n            \nendmodule // e_tx_protocol\n\n\n"], "Clone Blocks": [], "Diff Content": {"Delete": [[130, "   always @( posedge txlclk_p ) begin\n"], [131, "      rd_wait_sync <= tx_rd_wait;\n"], [132, "      e_tx_rd_wait <= rd_wait_sync;\n"], [133, "      wr_wait_sync <= tx_wr_wait;\n"], [134, "      e_tx_wr_wait <= wr_wait_sync;\n"], [135, "   end\n"]], "Add": [[135, "   always @ (posedge tx_lclk_par) \n"], [135, "     begin\n"], [135, "\trd_wait_sync <= tx_rd_wait;\n"], [135, "\te_tx_rd_wait <= rd_wait_sync;\n"], [135, "\twr_wait_sync <= tx_wr_wait;\n"], [135, "\te_tx_wr_wait <= wr_wait_sync;\n"], [135, "     end\n"]]}}