#-----------------------------------------------------------
# Vivado v2024.2 (64-bit)
# SW Build 5239630 on Fri Nov 08 22:34:34 MST 2024
# IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
# SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
# Start of session at: Fri May  2 21:30:50 2025
# Process ID         : 4964
# Current directory  : /home/younas/Documents/Vivado
# Command line       : vivado
# Log file           : /home/younas/Documents/Vivado/vivado.log
# Journal file       : /home/younas/Documents/Vivado/vivado.jou
# Running On         : younas-Latitude-7280
# Platform           : Ubuntu
# Operating System   : Ubuntu 20.04.6 LTS
# Processor Detail   : Intel(R) Core(TM) i7-7600U CPU @ 2.80GHz
# CPU Frequency      : 2900.000 MHz
# CPU Physical cores : 2
# CPU Logical cores  : 4
# Host memory        : 16358 MB
# Swap memory        : 2147 MB
# Total Virtual      : 18506 MB
# Available Virtual  : 16089 MB
#-----------------------------------------------------------
start_gui
open_project /home/younas/Documents/Vivado/hbm_module_2/hbm_module_2_noc_tg_interface.xpr
update_compile_order -fileset sources_1
reset_run synth_1
reset_run design_1_clk_wizard_0_0_synth_1
reset_run design_1_noc_tg_3_0_synth_1
reset_run design_1_noc_tg_0_synth_1
reset_run design_1_noc_tg_pmon_0_synth_1
reset_run design_1_noc_tg_2_0_synth_1
reset_run design_1_noc_tg_pmon_3_0_synth_1
reset_run design_1_axis_ila_0_0_synth_1
reset_run design_1_proc_sys_reset_0_0_synth_1
reset_run design_1_noc_tg_pmon_1_0_synth_1
reset_run design_1_noc_tg_1_0_synth_1
reset_run design_1_axi_noc_0_0_synth_1
reset_run design_1_noc_sim_trig_0_synth_1
reset_run design_1_noc_tg_pmon_2_0_synth_1
launch_runs synth_1 -jobs 1
close_project
create_project hbm_module_2_synth_impl /home/younas/Documents/Vivado/hbm_module_2_synth_impl -part xcvh1582-vsva3697-2MP-e-S
create_bd_design "design_1"
update_compile_order -fileset sources_1
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_noc:1.1 axi_noc_0
endgroup
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_pmon:1.0 axi_pmon_0
endgroup
undo
apply_bd_automation -rule xilinx.com:bd_rule:axi_noc -config { hbm_density {2} hbm_internal_clk {0} hbm_nmu {4} mc_type {HBM} noc_clk {New/Reuse Simulation Clock And Reset Generator} num_axi_bram {None} num_axi_tg {None} num_aximm_ext {None} num_mc_ddr {None} num_mc_lpddr {None} pl2noc_apm {1} pl2noc_cips {0}}  [get_bd_cells axi_noc_0]
regenerate_bd_layout
startgroup
set_property CONFIG.HBM_REF_CLK_SELECTION {Internal} [get_bd_cells axi_noc_0]
set_property -dict [list CONFIG.CONNECTIONS {HBM0_PORT0 {read_bw {12800} write_bw {12800} read_avg_burst {4} write_avg_burst {4}}}] [get_bd_intf_pins /axi_noc_0/HBM00_AXI]
set_property -dict [list CONFIG.CONNECTIONS {HBM0_PORT1 {read_bw {12800} write_bw {12800} read_avg_burst {4} write_avg_burst {4}}}] [get_bd_intf_pins /axi_noc_0/HBM01_AXI]
set_property -dict [list CONFIG.CONNECTIONS {HBM0_PORT2 {read_bw {12800} write_bw {12800} read_avg_burst {4} write_avg_burst {4}}}] [get_bd_intf_pins /axi_noc_0/HBM02_AXI]
set_property -dict [list CONFIG.CONNECTIONS {HBM0_PORT3 {read_bw {12800} write_bw {12800} read_avg_burst {4} write_avg_burst {4}}}] [get_bd_intf_pins /axi_noc_0/HBM03_AXI]
delete_bd_objs [get_bd_intf_nets noc_clk_gen_SYS_CLK0]
endgroup
set_property CONFIG.USER_NUM_OF_SYS_CLK {0} [get_bd_cells noc_clk_gen]
regenerate_bd_layout
startgroup
set_property -dict [list \
  CONFIG.USER_C_AXI_TEST_SELECT {user_defined_pattern} \
  CONFIG.USER_C_AXI_WID_WIDTH {16} \
  CONFIG.USER_EN_VIO_STATUS_MONITOR {FALSE} \
  CONFIG.USER_SYNTH_DEFINED_PATTERN_CSV {/home/younas/Documents/Vivado/tg_synth_wr_followed_by_rd_0.csv} \
  CONFIG.USER_USR_DEFINED_PATTERN_CSV {/home/younas/Documents/Vivado/tg_sim_wr_followed_by_rd_0.csv} \
] [get_bd_cells noc_tg]
endgroup
startgroup
set_property -dict [list \
  CONFIG.USER_C_AXI_TEST_SELECT {user_defined_pattern} \
  CONFIG.USER_C_AXI_WID_WIDTH {16} \
  CONFIG.USER_EN_VIO_STATUS_MONITOR {FALSE} \
  CONFIG.USER_SYNTH_DEFINED_PATTERN_CSV {/home/younas/Documents/Vivado/tg_synth_wr_followed_by_rd_1.csv} \
  CONFIG.USER_USR_DEFINED_PATTERN_CSV {/home/younas/Documents/Vivado/tg_sim_wr_followed_by_rd_1.csv} \
] [get_bd_cells noc_tg_1]
endgroup
startgroup
set_property -dict [list \
  CONFIG.USER_C_AXI_TEST_SELECT {user_defined_pattern} \
  CONFIG.USER_C_AXI_WID_WIDTH {16} \
  CONFIG.USER_EN_VIO_STATUS_MONITOR {FALSE} \
  CONFIG.USER_SYNTH_DEFINED_PATTERN_CSV {/home/younas/Documents/Vivado/tg_synth_wr_followed_by_rd_2.csv} \
  CONFIG.USER_USR_DEFINED_PATTERN_CSV {/home/younas/Documents/Vivado/tg_sim_wr_followed_by_rd_2.csv} \
] [get_bd_cells noc_tg_2]
endgroup
startgroup
set_property -dict [list \
  CONFIG.USER_C_AXI_TEST_SELECT {user_defined_pattern} \
  CONFIG.USER_C_AXI_WID_WIDTH {16} \
  CONFIG.USER_SYNTH_DEFINED_PATTERN_CSV {/home/younas/Documents/Vivado/tg_synth_wr_followed_by_rd_3.csv} \
  CONFIG.USER_USR_DEFINED_PATTERN_CSV {/home/younas/Documents/Vivado/tg_sim_wr_followed_by_rd_3.csv} \
] [get_bd_cells noc_tg_3]
endgroup
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:versal_cips:3.4 versal_cips_0
endgroup
set_property -dict [list \
  CONFIG.CLOCK_MODE {Custom} \
  CONFIG.PS_PMC_CONFIG { \
    CLOCK_MODE {Custom} \
    PMC_CRP_PL0_REF_CTRL_FREQMHZ {100} \
    PS_NUM_FABRIC_RESETS {1} \
    PS_USE_PMCPL_CLK0 {1} \
    SMON_ALARMS {Set_Alarms_On} \
    SMON_ENABLE_TEMP_AVERAGING {0} \
    SMON_TEMP_AVERAGING_SAMPLES {0} \
  } \
] [get_bd_cells versal_cips_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:proc_sys_reset:5.0 proc_sys_reset_0
endgroup
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:clk_wizard:1.0 clk_wizard_0
endgroup
set_property -dict [list \
  CONFIG.CLKOUT_DRIVES {BUFG,BUFG,BUFG,BUFG,BUFG,BUFG,BUFG} \
  CONFIG.CLKOUT_DYN_PS {None,None,None,None,None,None,None} \
  CONFIG.CLKOUT_GROUPING {Auto,Auto,Auto,Auto,Auto,Auto,Auto} \
  CONFIG.CLKOUT_MATCHED_ROUTING {false,false,false,false,false,false,false} \
  CONFIG.CLKOUT_PORT {clk_out1,clk_out2,clk_out3,clk_out4,clk_out5,clk_out6,clk_out7} \
  CONFIG.CLKOUT_REQUESTED_DUTY_CYCLE {50.000,50.000,50.000,50.000,50.000,50.000,50.000} \
  CONFIG.CLKOUT_REQUESTED_OUT_FREQUENCY {300,100.000,100.000,100.000,100.000,100.000,100.000} \
  CONFIG.CLKOUT_REQUESTED_PHASE {0.000,0.000,0.000,0.000,0.000,0.000,0.000} \
  CONFIG.CLKOUT_USED {true,false,false,false,false,false,false} \
] [get_bd_cells clk_wizard_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axis_ila:1.3 axis_ila_0
endgroup
set_property CONFIG.C_MON_TYPE {Interface_Monitor} [get_bd_cells axis_ila_0]
regenerate_bd_layout
connect_bd_net [get_bd_pins clk_wizard_0/clk_in1] [get_bd_pins noc_clk_gen/axi_clk_0]
delete_bd_objs [get_bd_nets noc_clk_gen_axi_clk_0]
connect_bd_net [get_bd_pins clk_wizard_0/clk_in1] [get_bd_pins versal_cips_0/pl0_ref_clk]
connect_bd_net [get_bd_pins proc_sys_reset_0/ext_reset_in] [get_bd_pins versal_cips_0/pl0_resetn]
connect_bd_net [get_bd_pins clk_wizard_0/clk_out1] [get_bd_pins proc_sys_reset_0/slowest_sync_clk]
connect_bd_net [get_bd_pins proc_sys_reset_0/peripheral_aresetn] [get_bd_pins noc_clk_gen/axi_rst_in_0_n]
connect_bd_net [get_bd_pins noc_clk_gen/axi_clk_in_0] [get_bd_pins clk_wizard_0/clk_out1]
connect_bd_net [get_bd_pins versal_cips_0/pl0_ref_clk] [get_bd_pins clk_wizard_0/clk_in1]
connect_bd_net [get_bd_pins noc_clk_gen/axi_rst_0_n] [get_bd_pins noc_sim_trig/rst_n]
connect_bd_net [get_bd_pins noc_clk_gen/axi_rst_0_n] [get_bd_pins noc_tg/tg_rst_n] 
connect_bd_net [get_bd_pins noc_clk_gen/axi_rst_0_n] [get_bd_pins noc_tg_1/tg_rst_n] 
connect_bd_net [get_bd_pins noc_clk_gen/axi_rst_0_n] [get_bd_pins noc_tg_2/tg_rst_n] 
connect_bd_net [get_bd_pins noc_clk_gen/axi_rst_0_n] [get_bd_pins noc_tg_3/tg_rst_n] 
connect_bd_net [get_bd_pins noc_clk_gen/axi_rst_0_n] [get_bd_pins noc_tg_pmon/axi_arst_n] 
connect_bd_net [get_bd_pins noc_clk_gen/axi_rst_0_n] [get_bd_pins noc_tg_pmon_1/axi_arst_n] 
connect_bd_net [get_bd_pins noc_clk_gen/axi_rst_0_n] [get_bd_pins noc_tg_pmon_2/axi_arst_n] 
connect_bd_net [get_bd_pins noc_clk_gen/axi_rst_0_n] [get_bd_pins noc_tg_pmon_3/axi_arst_n]
connect_bd_net [get_bd_pins noc_clk_gen/axi_rst_0_n] [get_bd_pins axis_ila_0/resetn]
connect_bd_net [get_bd_pins noc_clk_gen/axi_clk_0] [get_bd_pins noc_sim_trig/pclk] 
connect_bd_net [get_bd_pins noc_clk_gen/axi_clk_0] [get_bd_pins noc_tg/clk] 
connect_bd_net [get_bd_pins noc_clk_gen/axi_clk_0] [get_bd_pins noc_tg_1/clk] 
connect_bd_net [get_bd_pins noc_clk_gen/axi_clk_0] [get_bd_pins noc_tg_2/clk] 
connect_bd_net [get_bd_pins noc_clk_gen/axi_clk_0] [get_bd_pins noc_tg_3/clk] 
connect_bd_net [get_bd_pins noc_clk_gen/axi_clk_0] [get_bd_pins noc_tg_pmon/axi_aclk] 
connect_bd_net [get_bd_pins noc_clk_gen/axi_clk_0] [get_bd_pins noc_tg_pmon_1/axi_aclk] 
connect_bd_net [get_bd_pins noc_clk_gen/axi_clk_0] [get_bd_pins noc_tg_pmon_2/axi_aclk] 
connect_bd_net [get_bd_pins noc_clk_gen/axi_clk_0] [get_bd_pins noc_tg_pmon_3/axi_aclk] 
connect_bd_net [get_bd_pins noc_clk_gen/axi_clk_0] [get_bd_pins axi_noc_0/aclk0] 
connect_bd_net [get_bd_pins noc_clk_gen/axi_clk_0] [get_bd_pins axis_ila_0/clk]
connect_bd_intf_net [get_bd_intf_pins noc_tg/M_AXI] [get_bd_intf_pins axis_ila_0/SLOT_0_AXI]
regenerate_bd_layout
assign_bd_address
validate_bd_design
startgroup
set_property CONFIG.USER_C_AXI_WID_WIDTH {7} [get_bd_cells noc_tg_3]
endgroup
startgroup
set_property CONFIG.USER_C_AXI_WID_WIDTH {7} [get_bd_cells noc_tg_1]
endgroup
startgroup
set_property CONFIG.USER_C_AXI_WID_WIDTH {7} [get_bd_cells noc_tg_2]
endgroup
startgroup
set_property CONFIG.USER_C_AXI_WID_WIDTH {7} [get_bd_cells noc_tg]
endgroup
validate_bd_design
make_wrapper -files [get_files /home/younas/Documents/Vivado/hbm_module_2_synth_impl/hbm_module_2_synth_impl.srcs/sources_1/bd/design_1/design_1.bd] -top
add_files -norecurse /home/younas/Documents/Vivado/hbm_module_2_synth_impl/hbm_module_2_synth_impl.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v
update_compile_order -fileset sources_1
launch_runs synth_1 -jobs 2
wait_on_run synth_1
