-- Library declaration
LIBRARY IEEE;
USE IEEE.STD_LOGIC_1164.ALL;

-- Entity declaration
ENTITY extensor_4x16 IS
    PORT(
        a : IN STD_LOGIC_VECTOR(3 DOWNTO 0);
        s : OUT STD_LOGIC_VECTOR(15 DOWNTO 0)
    );
END entity extensor_4x16;

-- Architecture declaration
ARCHITECTURE behavior OF extensor_4x16 IS
BEGIN
    -- Assign default values to high-order bits of output vector
    s(15 DOWNTO 4) <= '0';

    -- Assign input vector to low-order bits of output vector
    s(3 DOWNTO 0) <= a;
END;
