
ubuntu-preinstalled/xxd:     file format elf32-littlearm


Disassembly of section .init:

00000734 <.init>:
 734:	push	{r3, lr}
 738:	bl	1810 <getc@plt+0xf6c>
 73c:	pop	{r3, pc}

Disassembly of section .plt:

00000740 <fdopen@plt-0x14>:
 740:	push	{lr}		; (str lr, [sp, #-4]!)
 744:	ldr	lr, [pc, #4]	; 750 <fdopen@plt-0x4>
 748:	add	lr, pc, lr
 74c:	ldr	pc, [lr, #8]!
 750:	andeq	r2, r1, r8, lsl #16

00000754 <fdopen@plt>:
 754:	add	ip, pc, #0, 12
 758:	add	ip, ip, #73728	; 0x12000
 75c:	ldr	pc, [ip, #2056]!	; 0x808

00000760 <raise@plt>:
 760:	add	ip, pc, #0, 12
 764:	add	ip, ip, #73728	; 0x12000
 768:	ldr	pc, [ip, #2048]!	; 0x800

0000076c <strcmp@plt>:
 76c:	add	ip, pc, #0, 12
 770:	add	ip, ip, #73728	; 0x12000
 774:	ldr	pc, [ip, #2040]!	; 0x7f8

00000778 <__cxa_finalize@plt>:
 778:	add	ip, pc, #0, 12
 77c:	add	ip, ip, #73728	; 0x12000
 780:	ldr	pc, [ip, #2032]!	; 0x7f0

00000784 <strtol@plt>:
 784:	add	ip, pc, #0, 12
 788:	add	ip, ip, #73728	; 0x12000
 78c:	ldr	pc, [ip, #2024]!	; 0x7e8

00000790 <fopen@plt>:
 790:	add	ip, pc, #0, 12
 794:	add	ip, ip, #73728	; 0x12000
 798:	ldr	pc, [ip, #2016]!	; 0x7e0

0000079c <fflush@plt>:
 79c:	add	ip, pc, #0, 12
 7a0:	add	ip, ip, #73728	; 0x12000
 7a4:	ldr	pc, [ip, #2008]!	; 0x7d8

000007a8 <ferror@plt>:
 7a8:	add	ip, pc, #0, 12
 7ac:	add	ip, ip, #73728	; 0x12000
 7b0:	ldr	pc, [ip, #2000]!	; 0x7d0

000007b4 <ftell@plt>:
 7b4:	add	ip, pc, #0, 12
 7b8:	add	ip, ip, #73728	; 0x12000
 7bc:	ldr	pc, [ip, #1992]!	; 0x7c8

000007c0 <rewind@plt>:
 7c0:	add	ip, pc, #0, 12
 7c4:	add	ip, ip, #73728	; 0x12000
 7c8:	ldr	pc, [ip, #1984]!	; 0x7c0

000007cc <perror@plt>:
 7cc:	add	ip, pc, #0, 12
 7d0:	add	ip, ip, #73728	; 0x12000
 7d4:	ldr	pc, [ip, #1976]!	; 0x7b8

000007d8 <fwrite@plt>:
 7d8:	add	ip, pc, #0, 12
 7dc:	add	ip, ip, #73728	; 0x12000
 7e0:	ldr	pc, [ip, #1968]!	; 0x7b0

000007e4 <__strcpy_chk@plt>:
 7e4:	add	ip, pc, #0, 12
 7e8:	add	ip, ip, #73728	; 0x12000
 7ec:	ldr	pc, [ip, #1960]!	; 0x7a8

000007f0 <__libc_start_main@plt>:
 7f0:	add	ip, pc, #0, 12
 7f4:	add	ip, ip, #73728	; 0x12000
 7f8:	ldr	pc, [ip, #1952]!	; 0x7a0

000007fc <__ctype_toupper_loc@plt>:
 7fc:	add	ip, pc, #0, 12
 800:	add	ip, ip, #73728	; 0x12000
 804:	ldr	pc, [ip, #1944]!	; 0x798

00000808 <__gmon_start__@plt>:
 808:	add	ip, pc, #0, 12
 80c:	add	ip, ip, #73728	; 0x12000
 810:	ldr	pc, [ip, #1936]!	; 0x790

00000814 <open@plt>:
 814:	add	ip, pc, #0, 12
 818:	add	ip, ip, #73728	; 0x12000
 81c:	ldr	pc, [ip, #1928]!	; 0x788

00000820 <__ctype_b_loc@plt>:
 820:	add	ip, pc, #0, 12
 824:	add	ip, ip, #73728	; 0x12000
 828:	ldr	pc, [ip, #1920]!	; 0x780

0000082c <exit@plt>:
 82c:	add	ip, pc, #0, 12
 830:	add	ip, ip, #73728	; 0x12000
 834:	ldr	pc, [ip, #1912]!	; 0x778

00000838 <strtoul@plt>:
 838:	add	ip, pc, #0, 12
 83c:	add	ip, ip, #73728	; 0x12000
 840:	ldr	pc, [ip, #1904]!	; 0x770

00000844 <fprintf@plt>:
 844:	add	ip, pc, #0, 12
 848:	add	ip, ip, #73728	; 0x12000
 84c:	ldr	pc, [ip, #1896]!	; 0x768

00000850 <__sprintf_chk@plt>:
 850:	add	ip, pc, #0, 12
 854:	add	ip, ip, #73728	; 0x12000
 858:	ldr	pc, [ip, #1888]!	; 0x760

0000085c <fclose@plt>:
 85c:	add	ip, pc, #0, 12
 860:	add	ip, ip, #73728	; 0x12000
 864:	ldr	pc, [ip, #1880]!	; 0x758

00000868 <putc@plt>:
 868:	add	ip, pc, #0, 12
 86c:	add	ip, ip, #73728	; 0x12000
 870:	ldr	pc, [ip, #1872]!	; 0x750

00000874 <fseek@plt>:
 874:	add	ip, pc, #0, 12
 878:	add	ip, ip, #73728	; 0x12000
 87c:	ldr	pc, [ip, #1864]!	; 0x748

00000880 <fputs@plt>:
 880:	add	ip, pc, #0, 12
 884:	add	ip, ip, #73728	; 0x12000
 888:	ldr	pc, [ip, #1856]!	; 0x740

0000088c <strncmp@plt>:
 88c:	add	ip, pc, #0, 12
 890:	add	ip, ip, #73728	; 0x12000
 894:	ldr	pc, [ip, #1848]!	; 0x738

00000898 <abort@plt>:
 898:	add	ip, pc, #0, 12
 89c:	add	ip, ip, #73728	; 0x12000
 8a0:	ldr	pc, [ip, #1840]!	; 0x730

000008a4 <getc@plt>:
 8a4:	add	ip, pc, #0, 12
 8a8:	add	ip, ip, #73728	; 0x12000
 8ac:	ldr	pc, [ip, #1832]!	; 0x728

Disassembly of section .text:

000008b0 <.text>:
     8b0:	svcmi	0x00f0e92d
     8b4:	stc	6, cr4, [sp, #-48]!	; 0xffffffd0
     8b8:	strmi	r8, [r7], -r4, lsl #22
     8bc:			; <UNDEFINED> instruction: 0xf8df6809
     8c0:			; <UNDEFINED> instruction: 0xf8df3bcc
     8c4:	addslt	r2, r1, ip, asr #23
     8c8:	ldrbtmi	r4, [sl], #-1147	; 0xfffffb85
     8cc:	stmdavc	fp, {r2, r8, r9, ip, pc}
     8d0:	cmnlt	fp, r1, lsl r0
     8d4:	andcs	r1, r0, sl, asr #24
     8d8:	svclt	0x00082b2f
     8dc:			; <UNDEFINED> instruction: 0xf8124611
     8e0:	svclt	0x00083b01
     8e4:	blcs	88f0 <getc@plt+0x804c>
     8e8:			; <UNDEFINED> instruction: 0xb118d1f6
     8ec:	blcc	fe93ec70 <getc@plt+0xfe93e3cc>
     8f0:	andsvs	r4, r9, fp, ror r4
     8f4:	vpmax.f32	d18, d0, d1
     8f8:			; <UNDEFINED> instruction: 0xf8df85af
     8fc:	andcs	r8, r0, #156, 22	; 0x27000
     900:	blcc	fe63ec84 <getc@plt+0xfe63e3e0>
     904:	mvnscc	pc, pc, asr #32
     908:			; <UNDEFINED> instruction: 0x469244f8
     90c:			; <UNDEFINED> instruction: 0x4615447b
     910:			; <UNDEFINED> instruction: 0xf1034689
     914:	andls	r0, sp, #56, 22	; 0xe000
     918:	tstls	r6, r1, lsl #6
     91c:	stmib	sp, {r0, r1, r2, r9, ip, pc}^
     920:	andls	r2, r3, #-1342177280	; 0xb0000000
     924:	andcs	lr, r8, #3358720	; 0x334000
     928:	stmdavs	r6!, {r1, r3, r8, r9, ip, pc}^
     92c:	blcs	b5ea00 <getc@plt+0xb5e15c>
     930:	ldmdavc	r3!, {r0, r2, r8, ip, lr, pc}^
     934:	tstle	r2, sp, lsr #22
     938:			; <UNDEFINED> instruction: 0xb10378b3
     93c:	ldmdavc	r3!, {r0, r9, sl, ip, sp}
     940:	andsle	r2, r5, sp, lsr #22
     944:	strbmi	r2, [r1], -r2, lsl #4
     948:			; <UNDEFINED> instruction: 0xf7ff4630
     94c:	stmdacs	r0, {r5, r7, r8, r9, sl, fp, sp, lr, pc}
     950:	adcshi	pc, r1, #0
     954:	blne	123ecd8 <getc@plt+0x123e434>
     958:	ldrtmi	r2, [r0], -r2, lsl #4
     95c:			; <UNDEFINED> instruction: 0xf7ff4479
     960:	stmdacs	r0, {r1, r2, r4, r7, r8, r9, sl, fp, sp, lr, pc}
     964:	mvnshi	pc, #64	; 0x40
     968:	movwcc	r9, #6923	; 0x1b0b
     96c:	and	r9, r6, fp, lsl #6
     970:	bcs	185eb40 <getc@plt+0x185e29c>
     974:			; <UNDEFINED> instruction: 0xf1c5bf08
     978:			; <UNDEFINED> instruction: 0xf0400501
     97c:	svccc	0x000186b8
     980:	svccs	0x00013404
     984:	blls	f7cd0 <getc@plt+0xf742c>
     988:			; <UNDEFINED> instruction: 0xf0002b00
     98c:			; <UNDEFINED> instruction: 0xf1b980c9
     990:			; <UNDEFINED> instruction: 0xf2c00f00
     994:	blls	e13bc <getc@plt+0xe0b18>
     998:	vqrdmulh.s<illegal width 8>	d18, d0, d0
     99c:	blx	feea253c <getc@plt+0xfeea1c98>
     9a0:			; <UNDEFINED> instruction: 0xf1aaf38a
     9a4:	ldmdbeq	fp, {r0, r1, r9}^
     9a8:	svclt	0x008c2a01
     9ac:			; <UNDEFINED> instruction: 0xf043461a
     9b0:	andls	r0, r5, #268435456	; 0x10000000
     9b4:	bls	ece64 <getc@plt+0xec5c0>
     9b8:	svcvc	0x0080f5b2
     9bc:	ldrbhi	pc, [r5], r0, lsl #6	; <UNPREDICTABLE>
     9c0:	blls	e55dc <getc@plt+0xe4d38>
     9c4:	svclt	0x00d44599
     9c8:	movwcs	r2, #4864	; 0x1300
     9cc:	svceq	0x0000f1b9
     9d0:			; <UNDEFINED> instruction: 0xf043bfd8
     9d4:	blcs	15e0 <getc@plt+0xd3c>
     9d8:	addshi	pc, pc, r0, asr #32
     9dc:	svceq	0x0004f1ba
     9e0:	tsthi	r3, #0	; <UNPREDICTABLE>
     9e4:	vpmax.f32	d2, d0, d3
     9e8:	svccs	0x00018680
     9ec:	stmdavs	r0!, {r3, ip, lr, pc}^
     9f0:	blcs	b5ea04 <getc@plt+0xb5e160>
     9f4:	adchi	pc, r0, r0, asr #32
     9f8:	blcs	1eb0c <getc@plt+0x1e268>
     9fc:	addshi	pc, ip, r0, asr #32
     a00:	bcc	fe83ed84 <getc@plt+0xfe83e4e0>
     a04:	ldmpl	r3, {r2, r9, fp, ip, pc}^
     a08:	ldrdlt	pc, [r0], -r3
     a0c:			; <UNDEFINED> instruction: 0xf0002f03
     a10:			; <UNDEFINED> instruction: 0xf8df8211
     a14:	bls	10f46c <getc@plt+0x10ebc8>
     a18:			; <UNDEFINED> instruction: 0xf8d358d3
     a1c:	blls	220a24 <getc@plt+0x220180>
     a20:			; <UNDEFINED> instruction: 0xf0002b00
     a24:			; <UNDEFINED> instruction: 0xf8df8127
     a28:			; <UNDEFINED> instruction: 0xf1ba3a84
     a2c:	bls	104638 <getc@plt+0x103d94>
     a30:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
     a34:	vcgt.u8	d9, d0, d8
     a38:	blls	2621d0 <getc@plt+0x26192c>
     a3c:	blls	1ece90 <getc@plt+0x1ec5ec>
     a40:	movwls	r4, #29275	; 0x725b
     a44:	ldrbmi	r2, [r8], -r0, lsl #6
     a48:	movwls	r4, #17948	; 0x461c
     a4c:	mrc	7, 5, APSR_nzcv, cr8, cr15, {7}
     a50:	ldrdls	pc, [ip], -sp
     a54:	ldrbtcc	pc, [pc], pc, asr #32	; <UNPREDICTABLE>
     a58:	strls	r2, [r6], #-1281	; 0xfffffaff
     a5c:			; <UNDEFINED> instruction: 0xf7ff4658
     a60:	mcrrne	15, 2, lr, r1, cr2
     a64:	stmdacs	sp, {r2, r3, r4, r5, ip, lr, pc}
     a68:			; <UNDEFINED> instruction: 0xf1bad0f8
     a6c:			; <UNDEFINED> instruction: 0xf0000f01
     a70:			; <UNDEFINED> instruction: 0xf1a08099
     a74:	svccs	0x00090730
     a78:			; <UNDEFINED> instruction: 0xf1a0d97a
     a7c:	blcs	141808 <getc@plt+0x140f64>
     a80:			; <UNDEFINED> instruction: 0xf1a0bf98
     a84:	ldmdble	r3!, {r0, r1, r2, r4, r6, r8, r9, sl}^
     a88:	movteq	pc, #4512	; 0x11a0	; <UNPREDICTABLE>
     a8c:	svclt	0x00982b05
     a90:	ldreq	pc, [r7, -r0, lsr #3]!
     a94:	vstrcs.16	s26, [r0, #-216]	; 0xffffff28	; <UNPREDICTABLE>
     a98:	adcshi	pc, r6, r0, asr #32
     a9c:	ldrmi	r9, [r9, #2819]	; 0xb03
     aa0:	blls	1776b8 <getc@plt+0x176e14>
     aa4:			; <UNDEFINED> instruction: 0xf0402b00
     aa8:	ldrmi	r8, [r9], sp, ror #3
     aac:			; <UNDEFINED> instruction: 0xf04f9b07
     ab0:	bls	10eab4 <getc@plt+0x10e210>
     ab4:	adcmi	r1, r5, #10289152	; 0x9d0000
     ab8:	svceq	0x00f5d17c
     abc:	ldrbvc	lr, [r7, #2581]	; 0xa15
     ac0:	ldrthi	pc, [r4], -r0	; <UNPREDICTABLE>
     ac4:	movwcc	r9, #6918	; 0x1b06
     ac8:	sbchi	pc, r1, r0
     acc:	mvnscc	pc, #79	; 0x4f
     ad0:			; <UNDEFINED> instruction: 0x461e4658
     ad4:			; <UNDEFINED> instruction: 0xf7ff9306
     ad8:	strcs	lr, [r0, #-3814]	; 0xfffff11a
     adc:	bicle	r1, r2, r1, asr #24
     ae0:			; <UNDEFINED> instruction: 0xf7ff4640
     ae4:			; <UNDEFINED> instruction: 0x4601ee5c
     ae8:			; <UNDEFINED> instruction: 0xf0402800
     aec:	andcs	r8, r2, #671088642	; 0x28000002
     af0:			; <UNDEFINED> instruction: 0xf7ff4640
     af4:	strbmi	lr, [r0], -r0, asr #29
     af8:	mrc	7, 5, APSR_nzcv, cr0, cr15, {7}
     afc:			; <UNDEFINED> instruction: 0xf0402800
     b00:	ldrbmi	r8, [r8], -r0, lsl #7
     b04:	mcr	7, 5, pc, cr10, cr15, {7}	; <UNPREDICTABLE>
     b08:			; <UNDEFINED> instruction: 0xf0402800
     b0c:			; <UNDEFINED> instruction: 0x200084bb
     b10:	ldc	0, cr11, [sp], #68	; 0x44
     b14:	pop	{r2, r8, r9, fp, pc}
     b18:			; <UNDEFINED> instruction: 0xf8dd8ff0
     b1c:	strb	r9, [r1, -ip]!
     b20:	mvnscc	pc, #-2147483646	; 0x80000002
     b24:	vqdmulh.s<illegal width 8>	d2, d0, d2
     b28:			; <UNDEFINED> instruction: 0xf8df81b2
     b2c:	ldrbtmi	r2, [sl], #-2436	; 0xfffff67c
     b30:	eorcc	pc, r3, r2, asr r8	; <UNPREDICTABLE>
     b34:	str	r9, [sl, -r3, lsl #6]!
     b38:	ldmdbne	r8!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
     b3c:			; <UNDEFINED> instruction: 0xf7ff4479
     b40:	strmi	lr, [r3], r8, lsr #28
     b44:			; <UNDEFINED> instruction: 0xf47f2800
     b48:			; <UNDEFINED> instruction: 0xf8dfaf61
     b4c:	stmdals	r4, {r5, r6, r8, fp, sp}
     b50:	stmdbcc	r4!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
     b54:	stmdbne	r4!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
     b58:	ldrbtmi	r5, [fp], #-2176	; 0xfffff780
     b5c:	ldmdavs	sl, {r0, r3, r4, r5, r6, sl, lr}
     b60:			; <UNDEFINED> instruction: 0xf7ff6800
     b64:	stmdavs	r0!, {r4, r5, r6, r9, sl, fp, sp, lr, pc}^
     b68:	mrc	7, 1, APSR_nzcv, cr0, cr15, {7}
     b6c:	strb	r2, [pc, r2]
     b70:	ldrmi	r9, [r9, #2819]	; 0xb03
     b74:	blls	1777a8 <getc@plt+0x176f04>
     b78:	blls	12d06c <getc@plt+0x12c7c8>
     b7c:	strls	r2, [r6], -r0, lsl #10
     b80:	b	11d2480 <getc@plt+0x11d1bdc>
     b84:	movwls	r1, #17155	; 0x4303
     b88:			; <UNDEFINED> instruction: 0xf8dde768
     b8c:	blls	1e4be4 <getc@plt+0x1e4340>
     b90:	ldmne	sp, {r2, r9, fp, ip, pc}
     b94:	smlatble	sp, r5, r2, r4
     b98:	ble	78c3a0 <getc@plt+0x78bafc>
     b9c:	strcs	r9, [r0, #-1542]	; 0xfffff9fa
     ba0:	smmlar	fp, lr, r6, r4
     ba4:	movweq	pc, #37280	; 0x91a0	; <UNPREDICTABLE>
     ba8:	svclt	0x00182820
     bac:			; <UNDEFINED> instruction: 0xf63f2b01
     bb0:	ldrb	sl, [r3, -r0, ror #30]
     bb4:			; <UNDEFINED> instruction: 0xf7ff4640
     bb8:	stmdacs	r0, {r1, r4, r5, r6, r7, r8, sl, fp, sp, lr, pc}
     bbc:	msrhi	CPSR_c, #64	; 0x40
     bc0:	andcs	r1, r1, #41984	; 0xa400
     bc4:			; <UNDEFINED> instruction: 0xf7ff4640
     bc8:	stmdacs	r0, {r1, r2, r4, r6, r9, sl, fp, sp, lr, pc}
     bcc:	svccs	0x0000db2f
     bd0:	cdpcs	15, 0, cr11, cr0, cr8, {5}
     bd4:			; <UNDEFINED> instruction: 0xf6ff462c
     bd8:	b	11ec9a0 <getc@plt+0x11ec0fc>
     bdc:	strbmi	r1, [r1], -r6
     be0:	mcr	7, 2, pc, cr2, cr15, {7}	; <UNPREDICTABLE>
     be4:			; <UNDEFINED> instruction: 0xf0003001
     be8:	blls	161820 <getc@plt+0x160f7c>
     bec:	stmdbeq	r1, {r0, r3, r8, ip, sp, lr, pc}
     bf0:	strcc	r9, [r1], #-2563	; 0xfffff5fd
     bf4:	svclt	0x00b44591
     bf8:			; <UNDEFINED> instruction: 0xf0032300
     bfc:	ldrmi	r0, [sp], -r1, lsl #6
     c00:	movwcc	r9, #6916	; 0x1b04
     c04:	ldmdblt	r5!, {r2, r8, r9, ip, pc}
     c08:			; <UNDEFINED> instruction: 0xf04f9606
     c0c:			; <UNDEFINED> instruction: 0xe72536ff
     c10:			; <UNDEFINED> instruction: 0xf0001c47
     c14:			; <UNDEFINED> instruction: 0x465881d5
     c18:	mcr	7, 2, pc, cr4, cr15, {7}	; <UNPREDICTABLE>
     c1c:	mvnsle	r2, sl, lsl #16
     c20:	strls	r2, [r6], -r0, lsl #6
     c24:			; <UNDEFINED> instruction: 0xf04f2501
     c28:	movwls	r3, #18175	; 0x46ff
     c2c:	adcmi	lr, ip, #5767168	; 0x580000
     c30:	bichi	pc, r1, #0, 6
     c34:			; <UNDEFINED> instruction: 0xf000db04
     c38:	strcc	fp, [r1], #-3477	; 0xfffff26b
     c3c:	sbcle	r4, r6, ip, lsr #5
     c40:	andcs	r4, r0, r1, asr #12
     c44:	mrc	7, 0, APSR_nzcv, cr0, cr15, {7}
     c48:	mvnsle	r3, r1
     c4c:	blls	1797b8 <getc@plt+0x178f14>
     c50:	blls	10b858 <getc@plt+0x10afb4>
     c54:	movwcs	fp, #3864	; 0xf18
     c58:	and	r9, r2, r4, lsl #6
     c5c:			; <UNDEFINED> instruction: 0xf0001c45
     c60:	ldrbmi	r8, [r8], -r7, lsl #2
     c64:	mrc	7, 0, APSR_nzcv, cr14, cr15, {7}
     c68:	mvnsle	r2, sl, lsl #16
     c6c:	ldrbtcc	pc, [pc], pc, asr #32	; <UNPREDICTABLE>
     c70:	ldrbt	r2, [r3], r1, lsl #10
     c74:	blls	1e74a0 <getc@plt+0x1e6bfc>
     c78:			; <UNDEFINED> instruction: 0x46164313
     c7c:	blls	2a58bc <getc@plt+0x2a5018>
     c80:	bllt	12f50a0 <getc@plt+0x12f47fc>
     c84:	bls	2a70b4 <getc@plt+0x2a6810>
     c88:			; <UNDEFINED> instruction: 0xf7ff4658
     c8c:	strd	lr, [ip], -r4
     c90:			; <UNDEFINED> instruction: 0xf0002b00
     c94:	blls	2610ec <getc@plt+0x260848>
     c98:			; <UNDEFINED> instruction: 0xf0002b00
     c9c:	blls	1e1738 <getc@plt+0x1e0e94>
     ca0:	andcs	r4, r1, #-1879048187	; 0x90000005
     ca4:			; <UNDEFINED> instruction: 0xf7ff4658
     ca8:	stmdacs	r0, {r1, r2, r5, r6, r7, r8, sl, fp, sp, lr, pc}
     cac:	bichi	pc, r4, r0, lsl #5
     cb0:			; <UNDEFINED> instruction: 0xf0402e00
     cb4:	stmdacs	r0, {r1, r2, r3, r7, r8, r9, pc}
     cb8:			; <UNDEFINED> instruction: 0x81bef280
     cbc:	strcs	r9, [r0], -r7, lsl #30
     cc0:	ldrbmi	lr, [r8], -r6
     cc4:			; <UNDEFINED> instruction: 0xf7ff3601
     cc8:	andcc	lr, r1, lr, ror #27
     ccc:	rsbshi	pc, r9, #0
     cd0:	ldrhle	r4, [r6, #39]!	; 0x27
     cd4:	movwls	r9, #60167	; 0xeb07
     cd8:	svceq	0x0002f1ba
     cdc:			; <UNDEFINED> instruction: 0x81b1f000
     ce0:	svceq	0x0001f1ba
     ce4:	rscshi	pc, r4, r0
     ce8:			; <UNDEFINED> instruction: 0xf1ba9a06
     cec:	svclt	0x00140f03
     cf0:	movteq	lr, #39503	; 0x9a4f
     cf4:	biceq	lr, r9, #323584	; 0x4f000
     cf8:	movwls	r3, #17153	; 0x4301
     cfc:			; <UNDEFINED> instruction: 0xf0002a00
     d00:	ldmib	sp, {r0, r3, r7, pc}^
     d04:	strcs	r1, [r0, -r3, lsl #6]
     d08:	bhi	43c530 <getc@plt+0x43bc8c>
     d0c:			; <UNDEFINED> instruction: 0xf8cd9508
     d10:			; <UNDEFINED> instruction: 0x463ea01c
     d14:			; <UNDEFINED> instruction: 0xf101fb03
     d18:	sbfxcc	pc, pc, #17, #5
     d1c:			; <UNDEFINED> instruction: 0x4690463d
     d20:	movwls	r4, #50299	; 0xc47b
     d24:			; <UNDEFINED> instruction: 0xf8df4618
     d28:	mulcc	ip, ip, r7
     d2c:	ldrbtmi	r9, [fp], #-271	; 0xfffffef1
     d30:	movwcc	r3, #51457	; 0xc901
     d34:			; <UNDEFINED> instruction: 0xf8df930a
     d38:	mcr	7, 0, r3, cr9, cr0, {4}
     d3c:	pkhbtmi	r0, sl, r0, lsl #20
     d40:	mcr	4, 0, r4, cr8, cr11, {3}
     d44:			; <UNDEFINED> instruction: 0xf8df3a90
     d48:	ldrbtmi	r3, [fp], #-1924	; 0xfffff87c
     d4c:	ldrbmi	r9, [r8], -r9, lsl #6
     d50:	stc	7, cr15, [r8, #1020]!	; 0x3fc
     d54:	strmi	r1, [r4], -r1, asr #24
     d58:	subshi	pc, r6, #0
     d5c:			; <UNDEFINED> instruction: 0xf0002e00
     d60:	blls	161254 <getc@plt+0x1609b0>
     d64:			; <UNDEFINED> instruction: 0xf0002b00
     d68:			; <UNDEFINED> instruction: 0xf8df8100
     d6c:	strbmi	r3, [r9], -r4, ror #14
     d70:	ldrbtmi	r9, [fp], #-2564	; 0xfffff5fc
     d74:	blx	9adea <getc@plt+0x9a546>
     d78:	movwls	pc, #24582	; 0x6006	; <UNPREDICTABLE>
     d7c:			; <UNDEFINED> instruction: 0xf830f001
     d80:	smmlscs	r0, pc, r8, pc	; <UNPREDICTABLE>
     d84:	smlabtne	r3, r4, r3, pc	; <UNPREDICTABLE>
     d88:	blls	191f78 <getc@plt+0x1916d4>
     d8c:			; <UNDEFINED> instruction: 0xf0044410
     d90:	lfmpl	f0, 2, [r9], {15}
     d94:	cfldr32pl	mvfx7, [fp], {129}	; 0x81
     d98:	cfstr32cs	mvfx7, [r0], {195}	; 0xc3
     d9c:	rschi	pc, r3, r0
     da0:	strcc	r9, [r1, #-2827]	; 0xfffff4f5
     da4:	ldfcsd	f3, [pc], #-268	; ca0 <getc@plt+0x3fc>
     da8:	sbcshi	pc, sp, r0, asr #6
     dac:			; <UNDEFINED> instruction: 0x3728f8df
     db0:	ldrmi	r4, [ip], #-1147	; 0xfffffb85
     db4:	ldcmi	8, cr15, [r4], #-80	; 0xffffffb0
     db8:	msreq	CPSR_, #164, 2	; 0x29
     dbc:	svclt	0x00282b5f
     dc0:	strbmi	r2, [r9], -lr, lsr #8
     dc4:			; <UNDEFINED> instruction: 0xf0014650
     dc8:			; <UNDEFINED> instruction: 0xf8dff80b
     dcc:	smladcc	r1, r0, r7, r2
     dd0:	andcc	r4, ip, sl, ror r4
     dd4:	ldrtmi	r1, [r3], #-2067	; 0xfffff7ed
     dd8:	tstvc	ip, #1048576	; 0x100000
     ddc:	addsmi	r9, lr, #3072	; 0xc00
     de0:	blls	235228 <getc@plt+0x234984>
     de4:	strmi	r4, [r2], #-1072	; 0xfffffbd0
     de8:	beq	43c650 <getc@plt+0x43bdac>
     dec:			; <UNDEFINED> instruction: 0xf04f2b00
     df0:	tstvc	r3, #671088640	; 0x28000000
     df4:	qadd16mi	fp, r9, r4
     df8:	strcs	r2, [r0, #-257]	; 0xfffffeff
     dfc:			; <UNDEFINED> instruction: 0xf0007355
     e00:			; <UNDEFINED> instruction: 0x462efe53
     e04:			; <UNDEFINED> instruction: 0xd1a24547
     e08:	bhi	43c670 <getc@plt+0x43bdcc>
     e0c:	cdpcs	13, 0, cr9, cr0, cr8, {0}
     e10:	eorhi	pc, fp, #64	; 0x40
     e14:			; <UNDEFINED> instruction: 0xf0402d00
     e18:	ldrbmi	r8, [r8], -r9, ror #5
     e1c:	ldc	7, cr15, [lr, #-1020]	; 0xfffffc04
     e20:			; <UNDEFINED> instruction: 0xf0402800
     e24:	strbmi	r8, [r0], -pc, lsr #6
     e28:	ldc	7, cr15, [r8, #-1020]	; 0xfffffc04
     e2c:			; <UNDEFINED> instruction: 0xf43f2800
     e30:	mvn	sl, lr, ror #28
     e34:	stmdavc	r3, {r5, r7, fp, sp, lr}
     e38:			; <UNDEFINED> instruction: 0xf0002b2d
     e3c:	blls	221464 <getc@plt+0x220bc0>
     e40:	tstcs	r1, r0, asr #4	; <UNPREDICTABLE>
     e44:	sbcsvc	pc, fp, #1325400064	; 0x4f000000
     e48:	svclt	0x00182b00
     e4c:			; <UNDEFINED> instruction: 0xf0412101
     e50:			; <UNDEFINED> instruction: 0xf7ff0140
     e54:	stmdacs	r0, {r5, r6, r7, sl, fp, sp, lr, pc}
     e58:			; <UNDEFINED> instruction: 0xf8dfdb72
     e5c:	ldrbtmi	r1, [r9], #-1668	; 0xfffff97c
     e60:	ldcl	7, cr15, [r8], #-1020	; 0xfffffc04
     e64:	stmdacs	r0, {r7, r9, sl, lr}
     e68:			; <UNDEFINED> instruction: 0xf7ffd06a
     e6c:	ldrb	lr, [r6, #3242]	; 0xcaa
     e70:	ldrbmi	r4, [r8], -r6, lsl #12
     e74:	ldc	7, cr15, [r8], {255}	; 0xff
     e78:			; <UNDEFINED> instruction: 0xf0402800
     e7c:	strcs	r8, [r1, #-771]	; 0xfffffcfd
     e80:	strb	r9, [fp, #1542]!	; 0x606
     e84:	strtmi	r9, [r9], r6, lsl #12
     e88:	ldrbtcc	pc, [pc], pc, asr #32	; <UNPREDICTABLE>
     e8c:			; <UNDEFINED> instruction: 0xf1b9e5e6
     e90:	blle	184a98 <getc@plt+0x1841f4>
     e94:			; <UNDEFINED> instruction: 0xf38afaba
     e98:	andls	r2, r3, #16, 4
     e9c:	movwls	r0, #22875	; 0x595b
     ea0:	tstcs	r0, #599785472	; 0x23c00000
     ea4:			; <UNDEFINED> instruction: 0xf8df9303
     ea8:	ldrbtmi	r3, [fp], #-1596	; 0xfffff9c4
     eac:	orreq	lr, sl, #3072	; 0xc00
     eb0:	ldrdls	pc, [ip], #131	; 0x83
     eb4:	blls	23a478 <getc@plt+0x239bd4>
     eb8:	movwls	r3, #33537	; 0x8301
     ebc:	blls	27a440 <getc@plt+0x279b9c>
     ec0:			; <UNDEFINED> instruction: 0xf0002b00
     ec4:	blls	1e1ec8 <getc@plt+0x1e1624>
     ec8:	movwcs	r4, #8793	; 0x2259
     ecc:	ldrb	r9, [sl], sl, lsl #6
     ed0:	blcs	27af0 <getc@plt+0x2724c>
     ed4:			; <UNDEFINED> instruction: 0xf8ddd0a1
     ed8:			; <UNDEFINED> instruction: 0xf8dfa00c
     edc:	svcls	0x0008660c
     ee0:			; <UNDEFINED> instruction: 0x9018f8dd
     ee4:			; <UNDEFINED> instruction: 0x4655447e
     ee8:	strbmi	lr, [pc, #-2]	; eee <getc@plt+0x64a>
     eec:	cmnhi	lr, r0	; <UNPREDICTABLE>
     ef0:			; <UNDEFINED> instruction: 0xf7ff4658
     ef4:	mcrrne	12, 13, lr, r3, cr8
     ef8:			; <UNDEFINED> instruction: 0xf0004604
     efc:	ldmdavs	r2!, {r0, r2, r3, r4, r5, r7, r9, pc}
     f00:	movwne	pc, #13252	; 0x33c4	; <UNPREDICTABLE>
     f04:	ldclpl	6, cr4, [r0], {65}	; 0x41
     f08:	stc	7, cr15, [lr], #1020	; 0x3fc
     f0c:			; <UNDEFINED> instruction: 0xf0003001
     f10:	ldmdavs	r3!, {r3, r4, r5, r6, r8, pc}
     f14:	streq	pc, [pc], #-4	; f1c <getc@plt+0x678>
     f18:	ldcpl	6, cr4, [r8, #-260]	; 0xfffffefc
     f1c:	stc	7, cr15, [r4], #1020	; 0x3fc
     f20:			; <UNDEFINED> instruction: 0xf0003001
     f24:	stfccd	f0, [r1, #-440]	; 0xfffffe48
     f28:	streq	pc, [r1, -r7, lsl #2]
     f2c:			; <UNDEFINED> instruction: 0x4641d1dd
     f30:			; <UNDEFINED> instruction: 0xf7ff200a
     f34:	mulcc	r1, sl, ip
     f38:	msrhi	SPSR_xc, r0
     f3c:			; <UNDEFINED> instruction: 0xe7d44655
     f40:	strbcs	pc, [r8, #-2271]!	; 0xfffff721	; <UNPREDICTABLE>
     f44:			; <UNDEFINED> instruction: 0xf8df9804
     f48:			; <UNDEFINED> instruction: 0xf8df35a4
     f4c:	stmpl	r0, {r2, r5, r7, r8, sl, ip}
     f50:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
     f54:	stmdavs	r0, {r1, r3, r4, fp, sp, lr}
     f58:	ldcl	7, cr15, [r4], #-1020	; 0xfffffc04
     f5c:			; <UNDEFINED> instruction: 0xf7ff68a0
     f60:	andcs	lr, r3, r6, lsr ip
     f64:	strtcs	lr, [lr], #-1492	; 0xfffffa2c
     f68:	blls	1fac1c <getc@plt+0x1fa378>
     f6c:	tstle	r1, r4, lsl #22
     f70:			; <UNDEFINED> instruction: 0xf1099b09
     f74:	ldrshtmi	r3, [r0], #-15
     f78:	ldmdavs	fp, {r0, r3, r6, r9, sl, lr}
     f7c:	blls	125b9c <getc@plt+0x1252f8>
     f80:			; <UNDEFINED> instruction: 0xf000fb03
     f84:			; <UNDEFINED> instruction: 0xff2cf000
     f88:	strbcs	pc, [r8, #-2271]!	; 0xfffff721	; <UNPREDICTABLE>
     f8c:	smlabtne	r3, r4, r3, pc	; <UNPREDICTABLE>
     f90:	uxtah	r4, sl, sl, ror #8
     f94:	strbmi	r9, [r9], -r4, lsl #22
     f98:			; <UNDEFINED> instruction: 0xf006fb03
     f9c:			; <UNDEFINED> instruction: 0xff20f000
     fa0:	andcs	r9, r7, #10240	; 0x2800
     fa4:	ldmdane	r9, {r0, r3, ip, sp}
     fa8:	vpmax.u8	<illegal reg q7.5>, q1, q2
     fac:	mrrcne	10, 0, r3, r0, cr1
     fb0:	movweq	pc, #4099	; 0x1003	; <UNPREDICTABLE>
     fb4:	teqeq	r0, #-1073741824	; 0xc0000000	; <UNPREDICTABLE>
     fb8:	svccc	0x0001f801
     fbc:			; <UNDEFINED> instruction: 0xe6ecd1f4
     fc0:	ldrbmi	r4, [r8], -r7, lsl #12
     fc4:	bl	ffc3efc8 <getc@plt+0xffc3e724>
     fc8:	stmdacs	r0, {r2, ip, pc}
     fcc:	subshi	pc, sl, #64	; 0x40
     fd0:	strcs	r9, [r1, #-1542]	; 0xfffff9fa
     fd4:	strb	r4, [r1, #-1598]	; 0xfffff9c2
     fd8:	movwcs	lr, #55773	; 0xd9dd
     fdc:	beq	43c848 <getc@plt+0x43bfa4>
     fe0:	mrc	8, 0, r1, cr8, cr9, {4}
     fe4:	ldrtmi	r3, [r9], #-2704	; 0xfffff570
     fe8:	andcs	pc, lr, #64, 12	; 0x4000000
     fec:	ldrtmi	r9, [r1], -r0, lsl #2
     ff0:	stc	7, cr15, [lr], #-1020	; 0xfffffc04
     ff4:			; <UNDEFINED> instruction: 0xf6029a0c
     ff8:			; <UNDEFINED> instruction: 0x46132119
     ffc:	eorcs	r3, r0, #1409286144	; 0x54000000
    1000:	blcs	7f014 <getc@plt+0x7e770>
    1004:			; <UNDEFINED> instruction: 0xd1fb4299
    1008:			; <UNDEFINED> instruction: 0xf109e6ab
    100c:	b	4ce010 <getc@plt+0x4cd76c>
    1010:			; <UNDEFINED> instruction: 0xf43f0f09
    1014:			; <UNDEFINED> instruction: 0xf8dface7
    1018:	stmdals	r4, {r2, r4, r7, sl, sp}
    101c:	ldrbcc	pc, [r8], #2271	; 0x8df	; <UNPREDICTABLE>
    1020:	ldrbne	pc, [r8], #2271	; 0x8df	; <UNPREDICTABLE>
    1024:	ldrbtmi	r5, [fp], #-2176	; 0xfffff780
    1028:	ldmdavs	sl, {r0, r3, r4, r5, r6, sl, lr}
    102c:			; <UNDEFINED> instruction: 0xf7ff6800
    1030:	andcs	lr, r1, sl, lsl #24
    1034:	bl	ffebf038 <getc@plt+0xffebe794>
    1038:			; <UNDEFINED> instruction: 0xf7ff4658
    103c:			; <UNDEFINED> instruction: 0x900eebbc
    1040:	bls	13a970 <getc@plt+0x13a0cc>
    1044:	ldrbcc	pc, [ip], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    1048:	movwls	r5, #18643	; 0x48d3
    104c:	ldrbmi	r6, [fp, #-2075]	; 0xfffff7e5
    1050:	bichi	pc, r5, r0
    1054:	bl	ff93f058 <getc@plt+0xff93e7b4>
    1058:	ldmdavc	r2, {r1, r5, r6, fp, sp, lr}
    105c:	strmi	r6, [r5], -r3, lsl #16
    1060:	andscc	pc, r2, r3, lsr r8	; <UNPREDICTABLE>
    1064:			; <UNDEFINED> instruction: 0xf100051a
    1068:			; <UNDEFINED> instruction: 0xf8df8113
    106c:	ldrbtmi	r2, [sl], #-1172	; 0xfffffb6c
    1070:	ldrne	pc, [r0], #2271	; 0x8df
    1074:	ldrbtmi	r4, [r9], #-1600	; 0xfffff9c0
    1078:	bl	ff93f07c <getc@plt+0xff93e7d8>
    107c:	vmlal.s8	q9, d0, d0
    1080:	stmdavs	r3!, {r6, r7, pc}^
    1084:			; <UNDEFINED> instruction: 0x4638781f
    1088:			; <UNDEFINED> instruction: 0xf8ddb1f7
    108c:			; <UNDEFINED> instruction: 0x26009030
    1090:	eorslt	r6, pc, #2818048	; 0x2b0000
    1094:	andscc	pc, r7, r3, lsr r8	; <UNPREDICTABLE>
    1098:	svclt	0x0058071b
    109c:	strle	r2, [r7, #-95]	; 0xffffffa1
    10a0:	svceq	0x0000f1b9
    10a4:			; <UNDEFINED> instruction: 0xf7ffd004
    10a8:	stmdavs	r3, {r1, r3, r5, r7, r8, r9, fp, sp, lr, pc}
    10ac:	eoreq	pc, r7, r3, asr r8	; <UNPREDICTABLE>
    10b0:			; <UNDEFINED> instruction: 0xf7ff4641
    10b4:	ldrdcc	lr, [r1], -sl
    10b8:	adchi	pc, r3, r0
    10bc:	strcc	r6, [r1], -r3, ror #16
    10c0:			; <UNDEFINED> instruction: 0x46075d98
    10c4:	mvnle	r2, r0, lsl #16
    10c8:	ldrteq	pc, [ip], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    10cc:	ldrbtmi	r4, [r8], #-1601	; 0xfffff9bf
    10d0:	bl	ff5bf0d4 <getc@plt+0xff5be830>
    10d4:			; <UNDEFINED> instruction: 0xf0003001
    10d8:	blls	1a1330 <getc@plt+0x1a0a8c>
    10dc:			; <UNDEFINED> instruction: 0xf0002b00
    10e0:			; <UNDEFINED> instruction: 0xf8df8286
    10e4:	strcs	r7, [r0, #-1064]	; 0xfffffbd8
    10e8:	strtls	pc, [r4], #-2271	; 0xfffff721
    10ec:			; <UNDEFINED> instruction: 0xf8dd447f
    10f0:	ldrbtmi	sl, [r9], #12
    10f4:	strls	r3, [r3], #-1832	; 0xfffff8d8
    10f8:			; <UNDEFINED> instruction: 0xf8dfe012
    10fc:	cfstrscs	mvf2, [r0, #-96]	; 0xffffffa0
    1100:	svclt	0x0008447a
    1104:	strmi	r2, [sl], #-258	; 0xfffffefe
    1108:			; <UNDEFINED> instruction: 0x46214633
    110c:			; <UNDEFINED> instruction: 0xf7ff4640
    1110:	stmdacs	r0, {r1, r3, r4, r7, r8, r9, fp, sp, lr, pc}
    1114:	blls	1b7ef0 <getc@plt+0x1b764c>
    1118:	addsmi	r3, sp, #4194304	; 0x400000
    111c:	teqhi	pc, r0	; <UNPREDICTABLE>
    1120:			; <UNDEFINED> instruction: 0xf7ff4658
    1124:	strmi	lr, [r6], -r0, asr #23
    1128:			; <UNDEFINED> instruction: 0xf0001c70
    112c:			; <UNDEFINED> instruction: 0xf8d980d4
    1130:	adcsmi	r2, sl, #0
    1134:	adchi	pc, pc, r0
    1138:	ldrbtmi	r4, [ip], #-3319	; 0xfffff309
    113c:			; <UNDEFINED> instruction: 0x46284651
    1140:			; <UNDEFINED> instruction: 0xff98f000
    1144:	sbcsle	r2, r8, r0, lsl #18
    1148:	ldrbtmi	r4, [sl], #-2804	; 0xfffff50c
    114c:	stmdavc	r3, {r2, r3, r4, r6, r7, r8, r9, sl, sp, lr, pc}^
    1150:			; <UNDEFINED> instruction: 0xf47f2b00
    1154:	ldrb	sl, [ip], #-3700	; 0xfffff18c
    1158:	andcs	r4, r2, #3948544	; 0x3c4000
    115c:	ldrbtmi	r4, [r9], #-1584	; 0xfffff9d0
    1160:	bl	fe53f164 <getc@plt+0xfe53e8c0>
    1164:	stmdacs	r0, {r0, r2, ip, pc}
    1168:	rschi	pc, r4, #0
    116c:	andcs	r4, r2, #3883008	; 0x3b4000
    1170:	ldrbtmi	r4, [r9], #-1584	; 0xfffff9d0
    1174:	bl	fe2bf178 <getc@plt+0xfe2be8d4>
    1178:	stmdacs	r0, {r0, r2, ip, pc}
    117c:	ldmvc	r3!, {r0, r4, r6, r8, ip, lr, pc}
    1180:	stmiami	r9!, {r0, r1, r4, r7, r8, ip, sp, pc}^
    1184:	andcs	r3, r9, #2097152	; 0x200000
    1188:			; <UNDEFINED> instruction: 0x46314478
    118c:	bl	1fbf190 <getc@plt+0x1fbe8ec>
    1190:			; <UNDEFINED> instruction: 0xf0002800
    1194:	stmiami	r5!, {r2, r3, r4, r7, pc}^
    1198:	ldrtmi	r2, [r1], -r3, lsl #4
    119c:			; <UNDEFINED> instruction: 0xf7ff4478
    11a0:	stmdacs	r0, {r1, r2, r4, r5, r6, r8, r9, fp, sp, lr, pc}
    11a4:	subhi	pc, r2, #64	; 0x40
    11a8:	stmdacs	r0, {r5, r7, fp, sp, lr}
    11ac:	addshi	pc, sp, #0
    11b0:	strcc	r2, [r4], #-512	; 0xfffffe00
    11b4:	svccc	0x00014611
    11b8:	b	ff93f1bc <getc@plt+0xff93e918>
    11bc:			; <UNDEFINED> instruction: 0xf7ff9003
    11c0:			; <UNDEFINED> instruction: 0x4658bbde
    11c4:	b	ffc3f1c8 <getc@plt+0xffc3e924>
    11c8:			; <UNDEFINED> instruction: 0xf0402800
    11cc:	blmi	ff621740 <getc@plt+0xff620e9c>
    11d0:	bmi	fed93938 <getc@plt+0xfed93094>
    11d4:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
    11d8:	stmpl	r0, {r2, fp, ip, pc}
    11dc:	stmdavs	r0, {r1, r3, r4, fp, sp, lr}
    11e0:	bl	c3f1e4 <getc@plt+0xc3e940>
    11e4:	ldr	r2, [r3], #4
    11e8:	ldrb	r9, [sl, #-2311]	; 0xfffff6f9
    11ec:	addsmi	r9, sp, #3072	; 0xc00
    11f0:	mrcge	6, 0, APSR_nzcv, cr3, cr15, {5}
    11f4:	andcs	r4, sl, r1, asr #12
    11f8:	bl	dbf1fc <getc@plt+0xdbe958>
    11fc:			; <UNDEFINED> instruction: 0xf47f3001
    1200:	andcs	sl, r3, ip, lsl #28
    1204:	blx	1a3d20e <getc@plt+0x1a3c96a>
    1208:	mrc	6, 0, r4, cr8, cr8, {2}
    120c:	vstrls	s16, [r8, #-64]	; 0xffffffc0
    1210:	b	ff2bf214 <getc@plt+0xff2be970>
    1214:			; <UNDEFINED> instruction: 0xf0402800
    1218:	mcrcs	1, 0, r8, cr0, cr5, {1}
    121c:	cfldrdge	mvd15, [sl, #252]!	; 0xfc
    1220:	stmibmi	r5, {r0, r1, r5, sp, lr, pc}^
    1224:	ldrtmi	r2, [r0], -r2, lsl #4
    1228:			; <UNDEFINED> instruction: 0xf7ff4479
    122c:	andls	lr, r5, r0, lsr fp
    1230:			; <UNDEFINED> instruction: 0xf0402800
    1234:	ldmvc	r2!, {r0, r5, r6, r7, pc}
    1238:	stmiami	r0, {r1, r4, r6, r8, ip, sp, pc}^
    123c:	andcs	r3, r4, #2097152	; 0x200000
    1240:			; <UNDEFINED> instruction: 0x46314478
    1244:	bl	8bf248 <getc@plt+0x8be9a4>
    1248:	stmdacs	r0, {r0, r2, r8, r9, fp, ip, pc}
    124c:	bicshi	pc, r1, r0, asr #32
    1250:	stmdacs	r0, {r5, r7, fp, sp, lr}
    1254:	subhi	pc, r9, #0
    1258:	strcc	r2, [r4], #-512	; 0xfffffe00
    125c:	svccc	0x00014611
    1260:	b	fe43f264 <getc@plt+0xfe43e9c0>
    1264:			; <UNDEFINED> instruction: 0xf7ff4681
    1268:	blls	3f0098 <getc@plt+0x3ef7f4>
    126c:	cdpne	6, 5, cr4, cr8, cr9, {2}
    1270:	ldc2	0, cr15, [r6]
    1274:			; <UNDEFINED> instruction: 0x21014bb2
    1278:	ldrbtmi	r2, [fp], #-522	; 0xfffffdf6
    127c:	strmi	r3, [r6], #-12
    1280:	ldrtmi	r4, [r3], #-1600	; 0xfffff9c0
    1284:	andcs	r7, r0, #1744830464	; 0x68000000
    1288:			; <UNDEFINED> instruction: 0xf000735a
    128c:	strb	pc, [r4, #3085]	; 0xc0d	; <UNPREDICTABLE>
    1290:	ldrbtmi	r4, [sl], #-2732	; 0xfffff554
    1294:	stcmi	6, cr14, [ip], #944	; 0x3b0
    1298:	smlsldx	r4, pc, ip, r4	; <UNPREDICTABLE>
    129c:			; <UNDEFINED> instruction: 0xf47f2b2d
    12a0:	ldmdavc	r2!, {r0, r4, r6, r8, r9, fp, sp, pc}^
    12a4:	svclt	0x00082a70
    12a8:	beq	7d3ec <getc@plt+0x7cb48>
    12ac:	blge	19fe3b0 <getc@plt+0x19fdb0c>
    12b0:			; <UNDEFINED> instruction: 0xf47f2b2d
    12b4:	bcs	1a6bfd8 <getc@plt+0x1a6b734>
    12b8:			; <UNDEFINED> instruction: 0xf04fbf08
    12bc:			; <UNDEFINED> instruction: 0xf43f0a02
    12c0:	blcs	b6c040 <getc@plt+0xb6b79c>
    12c4:	blge	fbe4c8 <getc@plt+0xfbdc24>
    12c8:			; <UNDEFINED> instruction: 0xf47f2a43
    12cc:	movwcs	sl, #6971	; 0x1b3b
    12d0:			; <UNDEFINED> instruction: 0xf7ff930c
    12d4:			; <UNDEFINED> instruction: 0x4658bb54
    12d8:			; <UNDEFINED> instruction: 0xf7ff9c03
    12dc:	stmdacs	r0, {r1, r2, r5, r6, r9, fp, sp, lr, pc}
    12e0:	sbcshi	pc, r0, r0, asr #32
    12e4:	cmple	fp, r0, lsl #26
    12e8:	ldmdavs	fp, {r2, r8, r9, fp, ip, pc}
    12ec:	svclt	0x000c459b
    12f0:	movwcs	r2, #771	; 0x303
    12f4:			; <UNDEFINED> instruction: 0x46414895
    12f8:	ldrmi	r4, [r8], #-1144	; 0xfffffb88
    12fc:	b	ff03f300 <getc@plt+0xff03ea5c>
    1300:			; <UNDEFINED> instruction: 0xf43f3001
    1304:	blls	12d104 <getc@plt+0x12c860>
    1308:	ldrmi	r6, [fp, #2075]	; 0x81b
    130c:	cfstrsge	mvf15, [r5, #252]	; 0xfc
    1310:	b	fe1bf314 <getc@plt+0xfe1bea70>
    1314:	ldmdavc	r2, {r1, r5, r6, fp, sp, lr}
    1318:	strmi	r6, [r6], -r3, lsl #16
    131c:	andscc	pc, r2, r3, lsr r8	; <UNPREDICTABLE>
    1320:	strble	r0, [r5], #-1305	; 0xfffffae7
    1324:	ldrbtmi	r4, [sl], #-2698	; 0xfffff576
    1328:	strbmi	r4, [r0], -sl, lsl #19
    132c:			; <UNDEFINED> instruction: 0xf7ff4479
    1330:	stmdacs	r0, {r1, r3, r7, r9, fp, sp, lr, pc}
    1334:	svcge	0x0065f6ff
    1338:	ldmdavc	pc, {r0, r1, r5, r6, fp, sp, lr}	; <UNPREDICTABLE>
    133c:	movwlt	r4, #30264	; 0x7638
    1340:			; <UNDEFINED> instruction: 0xf8dd46a9
    1344:	stcls	0, cr10, [ip, #-128]	; 0xffffff80
    1348:	eorslt	r6, pc, #3342336	; 0x330000
    134c:	andscc	pc, r7, r3, lsr r8	; <UNPREDICTABLE>
    1350:	svclt	0x0058071a
    1354:	strle	r2, [r5, #-95]	; 0xffffffa1
    1358:			; <UNDEFINED> instruction: 0xf7ffb125
    135c:	stmdavs	r3, {r4, r6, r9, fp, sp, lr, pc}
    1360:	eoreq	pc, r7, r3, asr r8	; <UNPREDICTABLE>
    1364:			; <UNDEFINED> instruction: 0xf7ff4641
    1368:	andcc	lr, r1, r0, lsl #21
    136c:	svcge	0x0049f43f
    1370:			; <UNDEFINED> instruction: 0xf10a6863
    1374:			; <UNDEFINED> instruction: 0xf8130a01
    1378:	strmi	r0, [r7], -sl
    137c:	mvnle	r2, r0, lsl #16
    1380:	blls	312cbc <getc@plt+0x312418>
    1384:	bmi	1d2dfd8 <getc@plt+0x1d2d734>
    1388:	ldmdbmi	r4!, {r1, r3, r4, r5, r6, sl, lr}^
    138c:	strbmi	r4, [r0], -fp, lsr #12
    1390:			; <UNDEFINED> instruction: 0xf7ff4479
    1394:	stmdacs	r0, {r3, r4, r6, r9, fp, sp, lr, pc}
    1398:	ldcge	6, cr15, [pc, #-764]!	; 10a4 <getc@plt+0x800>
    139c:	stcls	7, cr14, [r3], {49}	; 0x31
    13a0:	strbmi	r4, [r1], -pc, ror #16
    13a4:			; <UNDEFINED> instruction: 0xf7ff4478
    13a8:	andcc	lr, r1, ip, ror #20
    13ac:			; <UNDEFINED> instruction: 0xe728d19c
    13b0:	ldrbtmi	r4, [sl], #-2668	; 0xfffff594
    13b4:	blmi	1b3b29c <getc@plt+0x1b3a9f8>
    13b8:	ldrbtmi	r4, [fp], #-2412	; 0xfffff694
    13bc:	ldrbtmi	r9, [r9], #-2056	; 0xfffff7f8
    13c0:			; <UNDEFINED> instruction: 0xf7ff681a
    13c4:	andcs	lr, r5, r0, asr #20
    13c8:	bllt	fe8bf3cc <getc@plt+0xfe8beb28>
    13cc:	ldrbtmi	r4, [sl], #-2664	; 0xfffff598
    13d0:	blmi	1a3b344 <getc@plt+0x1a3aaa0>
    13d4:	bmi	d5397c <getc@plt+0xd530d8>
    13d8:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
    13dc:	blls	1bafd4 <getc@plt+0x1ba730>
    13e0:			; <UNDEFINED> instruction: 0xf47f2b00
    13e4:			; <UNDEFINED> instruction: 0x461dae7e
    13e8:	str	r2, [r3, r3, lsl #6]
    13ec:	mvnscc	pc, pc, asr #32
    13f0:			; <UNDEFINED> instruction: 0xf0004640
    13f4:	ldr	pc, [r0, #-2905]	; 0xfffff4a7
    13f8:	andcs	r4, r2, #96, 18	; 0x180000
    13fc:	ldrbtmi	r4, [r9], #-1584	; 0xfffff9d0
    1400:	b	113f404 <getc@plt+0x113eb60>
    1404:	stmdacs	r0, {r0, r2, ip, pc}
    1408:	adcshi	pc, ip, r0, asr #32
    140c:	ldrhlt	r7, [r2, #-130]	; 0xffffff7e
    1410:			; <UNDEFINED> instruction: 0x3602485b
    1414:	ldrbtmi	r2, [r8], #-517	; 0xfffffdfb
    1418:			; <UNDEFINED> instruction: 0xf7ff4631
    141c:	blls	17bd04 <getc@plt+0x17b460>
    1420:			; <UNDEFINED> instruction: 0xf0402800
    1424:	stmiavs	r1!, {r0, r1, r2, r4, r7, r8, pc}
    1428:			; <UNDEFINED> instruction: 0xf0002900
    142c:	stmdavc	fp, {r1, r2, r3, r4, r6, r8, pc}
    1430:	abseq<illegal precision>p	f7, f3
    1434:	movweq	pc, #478	; 0x1de	; <UNPREDICTABLE>
    1438:	movweq	lr, #60227	; 0xeb43
    143c:	stclpl	8, cr1, [sl], {200}	; 0xc8
    1440:			; <UNDEFINED> instruction: 0xf0002a2d
    1444:	andcs	r8, r0, #234	; 0xea
    1448:			; <UNDEFINED> instruction: 0xf7ff4611
    144c:	strdls	lr, [sp], -r6
    1450:	svccc	0x00013404
    1454:	blt	fe4ff458 <getc@plt+0xfe4febb4>
    1458:	tstcs	r0, #0, 10
    145c:	movwls	r4, #13994	; 0x36aa
    1460:	strpl	lr, [fp, #-2509]	; 0xfffff633
    1464:	mvnscc	pc, #79	; 0x4f
    1468:	movwls	r9, #25863	; 0x6507
    146c:	strls	r2, [sp, #-769]	; 0xfffffcff
    1470:	strpl	lr, [r8, #-2509]	; 0xfffff633
    1474:	ldr	r9, [r6, #-778]	; 0xfffffcf6
    1478:			; <UNDEFINED> instruction: 0xf7ff4658
    147c:	stmdacs	r0, {r1, r2, r4, r7, r8, fp, sp, lr, pc}
    1480:	mrcge	4, 5, APSR_nzcv, cr4, cr15, {1}
    1484:			; <UNDEFINED> instruction: 0xf0002002
    1488:	svclt	0x0000fa27
    148c:	andeq	r2, r1, ip, lsl #13
    1490:	andeq	r2, r1, lr, lsl #15
    1494:	andeq	r2, r1, r8, ror #14
    1498:	strdeq	r1, [r0], -r0
    149c:	strdeq	r2, [r1], -r8
    14a0:	andeq	r1, r0, r0, lsr #25
    14a4:	muleq	r0, r4, r0
    14a8:	muleq	r0, ip, r0
    14ac:	andeq	r0, r0, ip, lsl #1
    14b0:	andeq	r1, r0, lr, asr #24
    14b4:	andeq	r1, r0, r0, lsl #23
    14b8:	strdeq	r2, [r1], -lr
    14bc:	andeq	r1, r0, ip, lsl #11
    14c0:	andeq	r2, r1, r8, lsr r3
    14c4:	andeq	r2, r1, sl, lsr #6
    14c8:	andeq	r1, r0, r4, lsr sl
    14cc:	andeq	r2, r1, r6, lsl #6
    14d0:	ldrdeq	r2, [r1], -lr
    14d4:	ldrdeq	r2, [r1], -r0
    14d8:	andeq	r1, r0, ip, asr #19
    14dc:	andeq	r2, r1, r8, lsl #5
    14e0:	andeq	r1, r0, r2, ror #16
    14e4:	ldrdeq	r1, [r0], -r2
    14e8:	andeq	r2, r1, ip, ror #2
    14ec:	andeq	r2, r1, r8, lsl #2
    14f0:	muleq	r0, r6, r1
    14f4:	andeq	r2, r1, r8, asr #1
    14f8:	andeq	r2, r1, r2, lsr r0
    14fc:	andeq	r1, r0, r4, asr r6
    1500:	andeq	r1, r0, r2, lsl r3
    1504:			; <UNDEFINED> instruction: 0x000016ba
    1508:	andeq	r1, r0, r6, ror r6
    150c:	andeq	r1, r1, r8, lsl pc
    1510:	andeq	r1, r1, lr, asr pc
    1514:	andeq	r1, r0, ip, asr #12
    1518:	andeq	r1, r0, r6, lsr #9
    151c:	andeq	r1, r0, r2, lsr #9
    1520:	andeq	r1, r0, r2, lsr #9
    1524:	muleq	r0, sl, r4
    1528:	andeq	r1, r0, r8, lsl #9
    152c:	andeq	r1, r0, r0, lsl #9
    1530:	andeq	r1, r1, r4, lsl #29
    1534:	andeq	r1, r0, r2, asr #10
    1538:	strdeq	r1, [r0], -r8
    153c:	andeq	r1, r0, r4, ror #7
    1540:	ldrdeq	r1, [r1], -lr
    1544:	andeq	r1, r0, lr, lsr r3
    1548:	andeq	r1, r0, ip, lsr r3
    154c:	andeq	r1, r0, ip, asr r4
    1550:	andeq	r1, r0, sl, asr r0
    1554:	andeq	r1, r0, ip, lsr #8
    1558:	andeq	r1, r0, r8, ror #4
    155c:	ldrdeq	r1, [r0], -r8
    1560:	andeq	r0, r0, r8, lsl #30
    1564:	andeq	r1, r0, lr, lsl r2
    1568:	muleq	r1, lr, ip
    156c:	andeq	r1, r0, r6, lsr r3
    1570:	andeq	r1, r0, r6, lsr #4
    1574:	andeq	r1, r1, r0, lsl #25
    1578:	andeq	r1, r0, lr, lsr r3
    157c:	andeq	r1, r0, lr, lsr #4
    1580:	andeq	r1, r0, sl, lsl r2
    1584:	andcs	r4, r2, #2113536	; 0x204000
    1588:	ldrbtmi	r4, [r9], #-1584	; 0xfffff9d0
    158c:	ldmdb	lr!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    1590:	cmnle	r1, r0, lsl #16
    1594:	movwls	r7, #22707	; 0x58b3
    1598:	suble	r2, pc, r0, lsl #22
    159c:	ldcne	8, cr4, [r1], #496	; 0x1f0
    15a0:	tstls	r7, r3, lsl #4
    15a4:			; <UNDEFINED> instruction: 0xf7ff4478
    15a8:	stmdacs	r0, {r1, r4, r5, r6, r8, fp, sp, lr, pc}
    15ac:	ldmdami	r9!, {r1, r2, r6, ip, lr, pc}^
    15b0:	stmdbls	r7, {r0, r1, r9, sp}
    15b4:			; <UNDEFINED> instruction: 0xf7ff4478
    15b8:	stmdacs	r0, {r1, r3, r5, r6, r8, fp, sp, lr, pc}
    15bc:	blls	1756bc <getc@plt+0x174e18>
    15c0:	blcc	ac9dc8 <getc@plt+0xac9524>
    15c4:	cmpmi	r9, r9, asr r2
    15c8:	ldmdane	r3!, {r1, r3, r8, ip, pc}^
    15cc:	ldrmi	r1, [r1], -r8, lsl #25
    15d0:			; <UNDEFINED> instruction: 0xf1a3789b
    15d4:			; <UNDEFINED> instruction: 0xf1dc0c2d
    15d8:	bl	10c21e0 <getc@plt+0x10c193c>
    15dc:	movwls	r0, #37644	; 0x930c
    15e0:	ldrtmi	r4, [r0], #-1048	; 0xfffffbe8
    15e4:	stmia	lr, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    15e8:			; <UNDEFINED> instruction: 0xf7ff9007
    15ec:	vstrls.16	s22, [r6, #-400]	; 0xfffffe70	; <UNPREDICTABLE>
    15f0:			; <UNDEFINED> instruction: 0x4630e67a
    15f4:			; <UNDEFINED> instruction: 0x4619461a
    15f8:	stmia	r4, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    15fc:			; <UNDEFINED> instruction: 0xf7ff4681
    1600:	blmi	196fd00 <getc@plt+0x196f45c>
    1604:	ldrbtmi	r4, [fp], #-2405	; 0xfffff69b
    1608:	ldrbtmi	r9, [r9], #-2056	; 0xfffff7f8
    160c:			; <UNDEFINED> instruction: 0xf7ff681a
    1610:			; <UNDEFINED> instruction: 0xf04fe91a
    1614:			; <UNDEFINED> instruction: 0xf7ff30ff
    1618:	movwcc	fp, #6779	; 0x1a7b
    161c:	stmiane	r8, {r9, sp}^
    1620:			; <UNDEFINED> instruction: 0xf7ff4611
    1624:	submi	lr, r3, #163840	; 0x28000
    1628:	ldr	r9, [r1, -sp, lsl #6]
    162c:	ldrtmi	r9, [r0], -r5, lsl #20
    1630:			; <UNDEFINED> instruction: 0xf7ff4611
    1634:	andls	lr, r3, r8, lsr #17
    1638:	stmiblt	r1!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    163c:	blcs	1b8d0 <getc@plt+0x1b02c>
    1640:	ldmdavc	r9, {r0, r1, r4, r6, ip, lr, pc}
    1644:	strcc	r2, [r4], #-512	; 0xfffffe00
    1648:			; <UNDEFINED> instruction: 0xf1a13f01
    164c:	ldrmi	r0, [r1], -fp, lsr #24
    1650:			; <UNDEFINED> instruction: 0x0600f1dc
    1654:	streq	lr, [ip], -r6, asr #22
    1658:	ldcpl	6, cr9, [r8, #40]	; 0x28
    165c:	abseq<illegal precision>p	f7, f0
    1660:	ldrdeq	pc, [r0], -lr
    1664:	andeq	lr, lr, r0, asr #22
    1668:	ldrtmi	r9, [r0], #-9
    166c:			; <UNDEFINED> instruction: 0xf7ff4418
    1670:	andls	lr, r7, sl, lsl #17
    1674:	stmiblt	r3, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    1678:	andcs	r4, r2, #1196032	; 0x124000
    167c:	ldrbtmi	r4, [r9], #-1584	; 0xfffff9d0
    1680:	stmdb	r4, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    1684:	ldmvc	r3!, {r5, r7, r8, fp, ip, sp, pc}
    1688:	stmdami	r6, {r0, r1, r3, r4, r5, r8, ip, sp, pc}^
    168c:	andcs	r3, r2, #2097152	; 0x200000
    1690:			; <UNDEFINED> instruction: 0x46314478
    1694:	ldm	sl!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    1698:	stmiavs	r0!, {r3, r4, r5, r7, r8, fp, ip, sp, pc}
    169c:	andcs	fp, r0, #40, 6	; 0xa0000000
    16a0:	ldrmi	r3, [r1], -r4, lsl #8
    16a4:			; <UNDEFINED> instruction: 0xf7ff3f01
    16a8:	andls	lr, r6, lr, ror #16
    16ac:	stmdblt	r7!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    16b0:			; <UNDEFINED> instruction: 0x4630493d
    16b4:			; <UNDEFINED> instruction: 0xf7ff4479
    16b8:	ldmdblt	r0!, {r1, r3, r4, r6, fp, sp, lr, pc}^
    16bc:	svccc	0x00013404
    16c0:	stmdblt	r1!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    16c4:			; <UNDEFINED> instruction: 0xf7ff9907
    16c8:	andcs	fp, r0, #909312	; 0xde000
    16cc:			; <UNDEFINED> instruction: 0x46114630
    16d0:	ldmda	r8, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    16d4:			; <UNDEFINED> instruction: 0xf7ff9006
    16d8:	ldmdavc	r3!, {r1, r4, r6, r8, fp, ip, sp, pc}
    16dc:			; <UNDEFINED> instruction: 0xf47f2b2d
    16e0:	ldmdavc	r3!, {r1, r4, r6, r8, fp, sp, pc}^
    16e4:			; <UNDEFINED> instruction: 0xf43f2b00
    16e8:			; <UNDEFINED> instruction: 0xf000a94e
    16ec:	blcs	b7fb38 <getc@plt+0xb7f294>
    16f0:	stmdbge	r8!, {r0, r1, r2, r3, r4, r5, r6, sl, ip, sp, lr, pc}
    16f4:	bcs	189f8c4 <getc@plt+0x189f020>
    16f8:			; <UNDEFINED> instruction: 0xf04fbf08
    16fc:			; <UNDEFINED> instruction: 0xf43f0a03
    1700:	blcs	b6bc00 <getc@plt+0xb6b35c>
    1704:	ldmdbge	lr, {r0, r1, r2, r3, r4, r5, r6, sl, ip, sp, lr, pc}
    1708:	svclt	0x00082a65
    170c:	beq	13d850 <getc@plt+0x13cfac>
    1710:	ldmdbge	r5!, {r0, r1, r2, r3, r4, r5, sl, ip, sp, lr, pc}
    1714:			; <UNDEFINED> instruction: 0xf47f2b2d
    1718:	bcs	1d6bb74 <getc@plt+0x1d6b2d0>
    171c:	cfldrsge	mvf15, [lr, #508]!	; 0x1fc
    1720:	ldrbtmi	r4, [fp], #-2850	; 0xfffff4de
    1724:	andlt	pc, r0, r3, asr #17
    1728:	stmdblt	r9!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    172c:	ldrtmi	r9, [lr], -r6, lsl #12
    1730:	ldmiblt	r4, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    1734:	stmdals	r4, {r1, r2, r3, r4, r8, fp, lr}
    1738:	bmi	7d43b8 <getc@plt+0x7d3b14>
    173c:	ldrbtmi	r5, [fp], #-2112	; 0xfffff7c0
    1740:	ldrbtmi	r4, [sl], #-2334	; 0xfffff6e2
    1744:	stmdavs	r0, {r2, r8, r9, ip, sp}
    1748:			; <UNDEFINED> instruction: 0xf7ff4479
    174c:	stmdals	r5, {r2, r3, r4, r5, r6, fp, sp, lr, pc}
    1750:	stmda	ip!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    1754:			; <UNDEFINED> instruction: 0x461a4630
    1758:			; <UNDEFINED> instruction: 0xf7ff4619
    175c:	andls	lr, sp, lr, ror #16
    1760:	stmdblt	sp, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    1764:			; <UNDEFINED> instruction: 0xf7ff4625
    1768:			; <UNDEFINED> instruction: 0x9c04ba32
    176c:	orrvc	pc, r0, #1325400064	; 0x4f000000
    1770:	bmi	4d37b4 <getc@plt+0x4d2f10>
    1774:	stmdapl	r0!, {r0, r1, r4, r8, fp, lr}
    1778:	ldrbtmi	r4, [r9], #-1146	; 0xfffffb86
    177c:	stmdavs	r0, {r1, r4, fp, sp, lr}
    1780:	stmda	r0!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    1784:			; <UNDEFINED> instruction: 0xf7ff2001
    1788:	svclt	0x0000e852
    178c:	andeq	r1, r0, lr, lsr #1
    1790:	muleq	r0, r8, r0
    1794:	andeq	r1, r0, ip, lsl #1
    1798:	andeq	r1, r1, r2, asr sl
    179c:	strheq	r1, [r0], -sl
    17a0:	andeq	r0, r0, r6, asr #31
    17a4:			; <UNDEFINED> instruction: 0x00000fb8
    17a8:	muleq	r0, r8, pc	; <UNPREDICTABLE>
    17ac:	andeq	r1, r1, lr, lsr #18
    17b0:	andeq	r0, r0, ip, lsl #1
    17b4:	andeq	r1, r1, sl, lsl r9
    17b8:	andeq	r1, r1, r2, asr #17
    17bc:			; <UNDEFINED> instruction: 0x00000ebc
    17c0:	andeq	r1, r1, r0, ror #17
    17c4:	ldrdeq	r0, [r0], -r6
    17c8:	bleq	3d90c <getc@plt+0x3d068>
    17cc:	cdpeq	0, 0, cr15, cr0, cr15, {2}
    17d0:	strbtmi	fp, [sl], -r2, lsl #24
    17d4:	strlt	fp, [r1], #-1028	; 0xfffffbfc
    17d8:	ldrdge	pc, [r4], -pc	; <UNPREDICTABLE>
    17dc:	ldrmi	sl, [sl], #776	; 0x308
    17e0:	ldrdgt	pc, [r0], -pc	; <UNPREDICTABLE>
    17e4:	andgt	pc, ip, sl, asr r8	; <UNPREDICTABLE>
    17e8:	stcgt	8, cr15, [r4, #-308]	; 0xfffffecc
    17ec:			; <UNDEFINED> instruction: 0xf85a4b06
    17f0:	stmdami	r6, {r0, r1, ip, sp}
    17f4:	andeq	pc, r0, sl, asr r8	; <UNPREDICTABLE>
    17f8:	svc	0x00faf7fe
    17fc:	stmda	ip, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    1800:	andeq	r1, r1, r8, asr r7
    1804:	andeq	r0, r0, r0, lsl #1
    1808:	muleq	r0, r8, r0
    180c:	andeq	r0, r0, r0, lsr #1
    1810:	ldr	r3, [pc, #20]	; 182c <getc@plt+0xf88>
    1814:	ldr	r2, [pc, #20]	; 1830 <getc@plt+0xf8c>
    1818:	add	r3, pc, r3
    181c:	ldr	r2, [r3, r2]
    1820:	cmp	r2, #0
    1824:	bxeq	lr
    1828:	b	808 <__gmon_start__@plt>
    182c:	andeq	r1, r1, r8, lsr r7
    1830:	muleq	r0, r0, r0
    1834:	blmi	1d3854 <getc@plt+0x1d2fb0>
    1838:	bmi	1d2a20 <getc@plt+0x1d217c>
    183c:	addmi	r4, r3, #2063597568	; 0x7b000000
    1840:	andle	r4, r3, sl, ror r4
    1844:	ldmpl	r3, {r0, r2, r8, r9, fp, lr}^
    1848:	ldrmi	fp, [r8, -r3, lsl #2]
    184c:	svclt	0x00004770
    1850:	andeq	r1, r1, ip, lsl r8
    1854:	andeq	r1, r1, r8, lsl r8
    1858:	andeq	r1, r1, r4, lsl r7
    185c:	andeq	r0, r0, r8, lsl #1
    1860:	stmdbmi	r9, {r3, fp, lr}
    1864:	bmi	252a4c <getc@plt+0x2521a8>
    1868:	bne	252a54 <getc@plt+0x2521b0>
    186c:	svceq	0x00cb447a
    1870:			; <UNDEFINED> instruction: 0x01a1eb03
    1874:	andle	r1, r3, r9, asr #32
    1878:	ldmpl	r3, {r0, r2, r8, r9, fp, lr}^
    187c:	ldrmi	fp, [r8, -r3, lsl #2]
    1880:	svclt	0x00004770
    1884:	strdeq	r1, [r1], -r0
    1888:	andeq	r1, r1, ip, ror #15
    188c:	andeq	r1, r1, r8, ror #13
    1890:	andeq	r0, r0, r4, lsr #1
    1894:	blmi	2aecbc <getc@plt+0x2ae418>
    1898:	ldrbtmi	r4, [fp], #-2570	; 0xfffff5f6
    189c:	ldmdavc	fp, {r1, r3, r4, r5, r6, sl, lr}
    18a0:	blmi	26fe54 <getc@plt+0x26f5b0>
    18a4:	ldrdlt	r5, [r3, -r3]!
    18a8:	ldrbtmi	r4, [fp], #-2824	; 0xfffff4f8
    18ac:			; <UNDEFINED> instruction: 0xf7fe6818
    18b0:			; <UNDEFINED> instruction: 0xf7ffef64
    18b4:	blmi	1c17b8 <getc@plt+0x1c0f14>
    18b8:	ldrbtmi	r2, [fp], #-513	; 0xfffffdff
    18bc:	stclt	0, cr7, [r8, #-104]	; 0xffffff98
    18c0:			; <UNDEFINED> instruction: 0x000117ba
    18c4:			; <UNDEFINED> instruction: 0x000116b8
    18c8:	andeq	r0, r0, r4, lsl #1
    18cc:	andeq	r1, r1, r6, asr r7
    18d0:	muleq	r1, sl, r7
    18d4:	svclt	0x0000e7c4
    18d8:	strmi	fp, [r4], -r8, lsl #10
    18dc:	vstrmi	d4, [r9, #-32]	; 0xffffffe0
    18e0:	bmi	252ad4 <getc@plt+0x252230>
    18e4:	ldmdbpl	r8, {r0, r3, r8, fp, lr}^
    18e8:	ldrbtmi	r4, [r9], #-1146	; 0xfffffb86
    18ec:	stmdavs	r0, {r1, r4, fp, sp, lr}
    18f0:	svc	0x00a8f7fe
    18f4:			; <UNDEFINED> instruction: 0xf7fe2000
    18f8:	strtmi	lr, [r0], -sl, ror #30
    18fc:	svc	0x0096f7fe
    1900:	andeq	r1, r1, r4, ror r6
    1904:	andeq	r0, r0, ip, lsl #1
    1908:	andeq	r1, r1, r0, ror r7
    190c:	strdeq	r0, [r0], -lr
    1910:	strlt	r4, [r8, #-2635]	; 0xfffff5b5
    1914:	blmi	12d2b04 <getc@plt+0x12d2260>
    1918:	stmdbmi	ip, {r0, r1, r3, r6, r8, sl, fp, lr}^
    191c:	ldrbtmi	r5, [sp], #-2260	; 0xfffff72c
    1920:	stmdavs	sl!, {r0, r3, r4, r5, r6, sl, lr}
    1924:			; <UNDEFINED> instruction: 0xf7fe6820
    1928:	stmdbmi	r9, {r1, r2, r3, r7, r8, r9, sl, fp, sp, lr, pc}^
    192c:	blcs	13fa88 <getc@plt+0x13f1e4>
    1930:	stmdavs	r0!, {r0, r3, r4, r5, r6, sl, lr}
    1934:	svc	0x0086f7fe
    1938:	stmdavs	r3!, {r1, r2, r6, fp, lr}
    193c:	tstcs	r1, r9, lsl #4
    1940:			; <UNDEFINED> instruction: 0xf7fe4478
    1944:	stmdami	r4, {r1, r3, r6, r8, r9, sl, fp, sp, lr, pc}^
    1948:	subcs	r6, pc, #2293760	; 0x230000
    194c:	ldrbtmi	r2, [r8], #-257	; 0xfffffeff
    1950:	svc	0x0042f7fe
    1954:	stmdavs	r3!, {r0, r6, fp, lr}
    1958:	tstcs	r1, lr, asr #4
    195c:			; <UNDEFINED> instruction: 0xf7fe4478
    1960:	ldmdami	pc!, {r2, r3, r4, r5, r8, r9, sl, fp, sp, lr, pc}	; <UNPREDICTABLE>
    1964:	subcs	r6, r8, #2293760	; 0x230000
    1968:	ldrbtmi	r2, [r8], #-257	; 0xfffffeff
    196c:	svc	0x0034f7fe
    1970:	stmdavs	r3!, {r2, r3, r4, r5, fp, lr}
    1974:	tstcs	r1, sp, asr #4
    1978:			; <UNDEFINED> instruction: 0xf7fe4478
    197c:	ldmdami	sl!, {r1, r2, r3, r5, r8, r9, sl, fp, sp, lr, pc}
    1980:	eorscs	r6, sl, #2293760	; 0x230000
    1984:	ldrbtmi	r2, [r8], #-257	; 0xfffffeff
    1988:	svc	0x0026f7fe
    198c:	stmdavs	r3!, {r0, r1, r2, r4, r5, fp, lr}
    1990:	tstcs	r1, r2, asr #4
    1994:			; <UNDEFINED> instruction: 0xf7fe4478
    1998:	ldmdami	r5!, {r5, r8, r9, sl, fp, sp, lr, pc}
    199c:	subscs	r6, r0, #2293760	; 0x230000
    19a0:	ldrbtmi	r2, [r8], #-257	; 0xfffffeff
    19a4:	svc	0x0018f7fe
    19a8:	stmdavs	r3!, {r1, r4, r5, fp, lr}
    19ac:	tstcs	r1, r4, lsr #4
    19b0:			; <UNDEFINED> instruction: 0xf7fe4478
    19b4:	ldmdami	r0!, {r1, r4, r8, r9, sl, fp, sp, lr, pc}
    19b8:	eorscs	r6, r0, #2293760	; 0x230000
    19bc:	ldrbtmi	r2, [r8], #-257	; 0xfffffeff
    19c0:	svc	0x000af7fe
    19c4:	stmdavs	r3!, {r0, r2, r3, r5, fp, lr}
    19c8:	tstcs	r1, r9, lsr #4
    19cc:			; <UNDEFINED> instruction: 0xf7fe4478
    19d0:	stmdami	fp!, {r2, r8, r9, sl, fp, sp, lr, pc}
    19d4:	eorscs	r6, sl, #2293760	; 0x230000
    19d8:	ldrbtmi	r2, [r8], #-257	; 0xfffffeff
    19dc:	mrc	7, 7, APSR_nzcv, cr12, cr14, {7}
    19e0:	stmdavs	r3!, {r3, r5, fp, lr}
    19e4:	tstcs	r1, sl, lsr r2
    19e8:			; <UNDEFINED> instruction: 0xf7fe4478
    19ec:	stmdami	r6!, {r1, r2, r4, r5, r6, r7, r9, sl, fp, sp, lr, pc}
    19f0:	subcs	r6, fp, #2293760	; 0x230000
    19f4:	ldrbtmi	r2, [r8], #-257	; 0xfffffeff
    19f8:	mcr	7, 7, pc, cr14, cr14, {7}	; <UNPREDICTABLE>
    19fc:	stmdavs	r3!, {r0, r1, r5, fp, lr}
    1a00:	tstcs	r1, ip, asr #4
    1a04:			; <UNDEFINED> instruction: 0xf7fe4478
    1a08:	blmi	87d5b0 <getc@plt+0x87cd0c>
    1a0c:	stmdbmi	r2!, {r0, r5, r9, fp, lr}
    1a10:	ldrbtmi	r4, [sl], #-1147	; 0xfffffb85
    1a14:	ldrbtmi	r6, [r9], #-2080	; 0xfffff7e0
    1a18:	svc	0x0014f7fe
    1a1c:	stmdavs	r3!, {r0, r1, r2, r3, r4, fp, lr}
    1a20:	tstcs	r1, ip, lsr #4
    1a24:			; <UNDEFINED> instruction: 0xf7fe4478
    1a28:	bmi	77d590 <getc@plt+0x77ccec>
    1a2c:			; <UNDEFINED> instruction: 0x462b491d
    1a30:	ldrbtmi	r6, [sl], #-2080	; 0xfffff7e0
    1a34:			; <UNDEFINED> instruction: 0xf7fe4479
    1a38:	andcs	lr, r1, r6, lsl #30
    1a3c:	mrc	7, 7, APSR_nzcv, cr6, cr14, {7}
    1a40:	andeq	r1, r1, r0, asr #12
    1a44:	andeq	r0, r0, ip, lsl #1
    1a48:	andeq	r1, r1, sl, lsr r7
    1a4c:	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    1a50:	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    1a54:	andeq	r0, r0, r8, lsr #16
    1a58:	andeq	r0, r0, r6, lsr #16
    1a5c:	andeq	r0, r0, r8, ror #16
    1a60:	andeq	r0, r0, sl, lsr #17
    1a64:	andeq	r0, r0, r8, ror #17
    1a68:	andeq	r0, r0, sl, lsr #18
    1a6c:	andeq	r0, r0, r8, asr r9
    1a70:	andeq	r0, r0, lr, lsl #19
    1a74:	ldrdeq	r0, [r0], -r4
    1a78:	andeq	r0, r0, lr, ror #19
    1a7c:	andeq	r0, r0, r4, lsl sl
    1a80:	andeq	r0, r0, r2, lsr sl
    1a84:	andeq	r0, r0, r0, ror #20
    1a88:	andeq	r0, r0, lr, lsl #21
    1a8c:	andeq	r0, r0, ip, asr #21
    1a90:	andeq	r0, r0, r0, lsl fp
    1a94:	andeq	r0, r0, lr, lsl fp
    1a98:	andeq	r0, r0, r2, lsr #22
    1a9c:	andeq	r0, r0, r0, asr fp
    1aa0:	ldrdeq	r1, [r1], -r2
    1aa4:	andeq	r0, r0, r0, ror fp
    1aa8:	cfrshl64ne	mvdx12, mvdx0, fp
    1aac:	strmi	r4, [r6], -r7, lsr #26
    1ab0:	stmiavs	fp!, {r0, r2, r3, r4, r5, r6, sl, lr}
    1ab4:	blcs	75ef0 <getc@plt+0x7564c>
    1ab8:	andeq	pc, r1, #-1073741824	; 0xc0000000
    1abc:	adcvs	sp, sl, r5, lsr #32
    1ac0:			; <UNDEFINED> instruction: 0x4601b933
    1ac4:	andeq	pc, ip, r5, lsl #2
    1ac8:	mrc	7, 6, APSR_nzcv, cr10, cr14, {7}
    1acc:	eorle	r3, lr, r1
    1ad0:	blle	5f1098 <getc@plt+0x5f07f4>
    1ad4:	eorle	r2, sp, r2, lsl #22
    1ad8:			; <UNDEFINED> instruction: 0xdc212b02
    1adc:	ble	10cae4 <getc@plt+0x10c240>
    1ae0:	ldrbtmi	r4, [fp], #-2843	; 0xfffff4e5
    1ae4:	blcs	1bd58 <getc@plt+0x1b4b4>
    1ae8:	ldmdami	sl, {r0, r1, r2, r8, sl, fp, ip, lr, pc}
    1aec:	ldrbtmi	r4, [r8], #-1585	; 0xfffff9cf
    1af0:			; <UNDEFINED> instruction: 0xf7fe300c
    1af4:	andcc	lr, r1, r6, asr #29
    1af8:	blmi	5f5b64 <getc@plt+0x5f52c0>
    1afc:	ldrbtmi	r2, [fp], #-512	; 0xfffffe00
    1b00:	ldcllt	0, cr6, [r0, #-616]!	; 0xfffffd98
    1b04:	adcvs	r3, fp, r1, lsl #22
    1b08:			; <UNDEFINED> instruction: 0xf105e7e4
    1b0c:			; <UNDEFINED> instruction: 0xf605010c
    1b10:			; <UNDEFINED> instruction: 0xf640201c
    1b14:			; <UNDEFINED> instruction: 0xf7fe220e
    1b18:	movwcs	lr, #11878	; 0x2e66
    1b1c:	ldcllt	0, cr6, [r0, #-684]!	; 0xfffffd54
    1b20:	ldrtmi	r4, [r1], -lr, lsl #16
    1b24:			; <UNDEFINED> instruction: 0xf7fe4478
    1b28:	andcc	lr, r1, ip, lsr #29
    1b2c:	ldrdcs	sp, [r3], -r6
    1b30:	mrc2	7, 6, pc, cr2, cr15, {7}
    1b34:	ldrtmi	r4, [r1], -sl, lsl #26
    1b38:			; <UNDEFINED> instruction: 0xf605447d
    1b3c:			; <UNDEFINED> instruction: 0xf7fe201c
    1b40:	andcc	lr, r1, r0, lsr #29
    1b44:	stmiavs	fp!, {r0, r1, r4, r5, r6, r7, ip, lr, pc}
    1b48:	svclt	0x0000e7c6
    1b4c:	andeq	r1, r1, r8, lsr #11
    1b50:	andeq	r1, r1, r6, ror r5
    1b54:	andeq	r1, r1, sl, ror #10
    1b58:	andeq	r1, r1, sl, asr r5
    1b5c:	andeq	r0, r0, r8, lsr #21
    1b60:	andeq	r1, r1, r0, lsr #10
    1b64:	andeq	r0, r0, r0
    1b68:	svclt	0x00081e4a
    1b6c:			; <UNDEFINED> instruction: 0xf0c04770
    1b70:	addmi	r8, r8, #36, 2
    1b74:	tsthi	r6, r0, asr #4	; <UNPREDICTABLE>
    1b78:			; <UNDEFINED> instruction: 0xf0004211
    1b7c:	blx	fec21fe0 <getc@plt+0xfec2173c>
    1b80:	blx	fec7e988 <getc@plt+0xfec7e0e4>
    1b84:	bl	fe8be590 <getc@plt+0xfe8bdcec>
    1b88:			; <UNDEFINED> instruction: 0xf1c30303
    1b8c:	andge	r0, r4, #2080374784	; 0x7c000000
    1b90:	movwne	lr, #15106	; 0x3b02
    1b94:	andeq	pc, r0, #79	; 0x4f
    1b98:	svclt	0x0000469f
    1b9c:	andhi	pc, r0, pc, lsr #7
    1ba0:	svcvc	0x00c1ebb0
    1ba4:	bl	10b17ac <getc@plt+0x10b0f08>
    1ba8:	svclt	0x00280202
    1bac:	sbcvc	lr, r1, r0, lsr #23
    1bb0:	svcvc	0x0081ebb0
    1bb4:	bl	10b17bc <getc@plt+0x10b0f18>
    1bb8:	svclt	0x00280202
    1bbc:	addvc	lr, r1, r0, lsr #23
    1bc0:	svcvc	0x0041ebb0
    1bc4:	bl	10b17cc <getc@plt+0x10b0f28>
    1bc8:	svclt	0x00280202
    1bcc:	subvc	lr, r1, r0, lsr #23
    1bd0:	svcvc	0x0001ebb0
    1bd4:	bl	10b17dc <getc@plt+0x10b0f38>
    1bd8:	svclt	0x00280202
    1bdc:	andvc	lr, r1, r0, lsr #23
    1be0:	svcvs	0x00c1ebb0
    1be4:	bl	10b17ec <getc@plt+0x10b0f48>
    1be8:	svclt	0x00280202
    1bec:	sbcvs	lr, r1, r0, lsr #23
    1bf0:	svcvs	0x0081ebb0
    1bf4:	bl	10b17fc <getc@plt+0x10b0f58>
    1bf8:	svclt	0x00280202
    1bfc:	addvs	lr, r1, r0, lsr #23
    1c00:	svcvs	0x0041ebb0
    1c04:	bl	10b180c <getc@plt+0x10b0f68>
    1c08:	svclt	0x00280202
    1c0c:	subvs	lr, r1, r0, lsr #23
    1c10:	svcvs	0x0001ebb0
    1c14:	bl	10b181c <getc@plt+0x10b0f78>
    1c18:	svclt	0x00280202
    1c1c:	andvs	lr, r1, r0, lsr #23
    1c20:	svcpl	0x00c1ebb0
    1c24:	bl	10b182c <getc@plt+0x10b0f88>
    1c28:	svclt	0x00280202
    1c2c:	sbcpl	lr, r1, r0, lsr #23
    1c30:	svcpl	0x0081ebb0
    1c34:	bl	10b183c <getc@plt+0x10b0f98>
    1c38:	svclt	0x00280202
    1c3c:	addpl	lr, r1, r0, lsr #23
    1c40:	svcpl	0x0041ebb0
    1c44:	bl	10b184c <getc@plt+0x10b0fa8>
    1c48:	svclt	0x00280202
    1c4c:	subpl	lr, r1, r0, lsr #23
    1c50:	svcpl	0x0001ebb0
    1c54:	bl	10b185c <getc@plt+0x10b0fb8>
    1c58:	svclt	0x00280202
    1c5c:	andpl	lr, r1, r0, lsr #23
    1c60:	svcmi	0x00c1ebb0
    1c64:	bl	10b186c <getc@plt+0x10b0fc8>
    1c68:	svclt	0x00280202
    1c6c:	sbcmi	lr, r1, r0, lsr #23
    1c70:	svcmi	0x0081ebb0
    1c74:	bl	10b187c <getc@plt+0x10b0fd8>
    1c78:	svclt	0x00280202
    1c7c:	addmi	lr, r1, r0, lsr #23
    1c80:	svcmi	0x0041ebb0
    1c84:	bl	10b188c <getc@plt+0x10b0fe8>
    1c88:	svclt	0x00280202
    1c8c:	submi	lr, r1, r0, lsr #23
    1c90:	svcmi	0x0001ebb0
    1c94:	bl	10b189c <getc@plt+0x10b0ff8>
    1c98:	svclt	0x00280202
    1c9c:	andmi	lr, r1, r0, lsr #23
    1ca0:	svccc	0x00c1ebb0
    1ca4:	bl	10b18ac <getc@plt+0x10b1008>
    1ca8:	svclt	0x00280202
    1cac:	sbccc	lr, r1, r0, lsr #23
    1cb0:	svccc	0x0081ebb0
    1cb4:	bl	10b18bc <getc@plt+0x10b1018>
    1cb8:	svclt	0x00280202
    1cbc:	addcc	lr, r1, r0, lsr #23
    1cc0:	svccc	0x0041ebb0
    1cc4:	bl	10b18cc <getc@plt+0x10b1028>
    1cc8:	svclt	0x00280202
    1ccc:	subcc	lr, r1, r0, lsr #23
    1cd0:	svccc	0x0001ebb0
    1cd4:	bl	10b18dc <getc@plt+0x10b1038>
    1cd8:	svclt	0x00280202
    1cdc:	andcc	lr, r1, r0, lsr #23
    1ce0:	svccs	0x00c1ebb0
    1ce4:	bl	10b18ec <getc@plt+0x10b1048>
    1ce8:	svclt	0x00280202
    1cec:	sbccs	lr, r1, r0, lsr #23
    1cf0:	svccs	0x0081ebb0
    1cf4:	bl	10b18fc <getc@plt+0x10b1058>
    1cf8:	svclt	0x00280202
    1cfc:	addcs	lr, r1, r0, lsr #23
    1d00:	svccs	0x0041ebb0
    1d04:	bl	10b190c <getc@plt+0x10b1068>
    1d08:	svclt	0x00280202
    1d0c:	subcs	lr, r1, r0, lsr #23
    1d10:	svccs	0x0001ebb0
    1d14:	bl	10b191c <getc@plt+0x10b1078>
    1d18:	svclt	0x00280202
    1d1c:	andcs	lr, r1, r0, lsr #23
    1d20:	svcne	0x00c1ebb0
    1d24:	bl	10b192c <getc@plt+0x10b1088>
    1d28:	svclt	0x00280202
    1d2c:	sbcne	lr, r1, r0, lsr #23
    1d30:	svcne	0x0081ebb0
    1d34:	bl	10b193c <getc@plt+0x10b1098>
    1d38:	svclt	0x00280202
    1d3c:	addne	lr, r1, r0, lsr #23
    1d40:	svcne	0x0041ebb0
    1d44:	bl	10b194c <getc@plt+0x10b10a8>
    1d48:	svclt	0x00280202
    1d4c:	subne	lr, r1, r0, lsr #23
    1d50:	svcne	0x0001ebb0
    1d54:	bl	10b195c <getc@plt+0x10b10b8>
    1d58:	svclt	0x00280202
    1d5c:	andne	lr, r1, r0, lsr #23
    1d60:	svceq	0x00c1ebb0
    1d64:	bl	10b196c <getc@plt+0x10b10c8>
    1d68:	svclt	0x00280202
    1d6c:	sbceq	lr, r1, r0, lsr #23
    1d70:	svceq	0x0081ebb0
    1d74:	bl	10b197c <getc@plt+0x10b10d8>
    1d78:	svclt	0x00280202
    1d7c:	addeq	lr, r1, r0, lsr #23
    1d80:	svceq	0x0041ebb0
    1d84:	bl	10b198c <getc@plt+0x10b10e8>
    1d88:	svclt	0x00280202
    1d8c:	subeq	lr, r1, r0, lsr #23
    1d90:	svceq	0x0001ebb0
    1d94:	bl	10b199c <getc@plt+0x10b10f8>
    1d98:	svclt	0x00280202
    1d9c:	andeq	lr, r1, r0, lsr #23
    1da0:			; <UNDEFINED> instruction: 0x47704610
    1da4:	andcs	fp, r1, ip, lsl #30
    1da8:	ldrbmi	r2, [r0, -r0]!
    1dac:			; <UNDEFINED> instruction: 0xf281fab1
    1db0:	andseq	pc, pc, #-2147483600	; 0x80000030
    1db4:			; <UNDEFINED> instruction: 0xf002fa20
    1db8:	tstlt	r8, r0, ror r7
    1dbc:	rscscc	pc, pc, pc, asr #32
    1dc0:	stmdblt	r6!, {ip, sp, lr, pc}^
    1dc4:	rscsle	r2, r8, r0, lsl #18
    1dc8:	andmi	lr, r3, sp, lsr #18
    1dcc:	mcr2	7, 6, pc, cr12, cr15, {7}	; <UNPREDICTABLE>
    1dd0:			; <UNDEFINED> instruction: 0x4006e8bd
    1dd4:	vqrdmulh.s<illegal width 8>	d15, d0, d2
    1dd8:	smlatbeq	r3, r1, fp, lr
    1ddc:	svclt	0x00004770
    1de0:			; <UNDEFINED> instruction: 0xf0002900
    1de4:	b	fe0222e4 <getc@plt+0xfe021a40>
    1de8:	svclt	0x00480c01
    1dec:	cdpne	2, 4, cr4, cr10, cr9, {2}
    1df0:	tsthi	pc, r0	; <UNPREDICTABLE>
    1df4:	svclt	0x00480003
    1df8:	addmi	r4, fp, #805306372	; 0x30000004
    1dfc:	tsthi	lr, r0, asr #4	; <UNPREDICTABLE>
    1e00:			; <UNDEFINED> instruction: 0xf0004211
    1e04:	blx	fece2298 <getc@plt+0xfece19f4>
    1e08:	blx	fec7e81c <getc@plt+0xfec7df78>
    1e0c:	bl	fe83e018 <getc@plt+0xfe83d774>
    1e10:			; <UNDEFINED> instruction: 0xf1c20202
    1e14:	andge	r0, r4, pc, lsl r2
    1e18:	andne	lr, r2, #0, 22
    1e1c:	andeq	pc, r0, pc, asr #32
    1e20:	svclt	0x00004697
    1e24:	andhi	pc, r0, pc, lsr #7
    1e28:	svcvc	0x00c1ebb3
    1e2c:	bl	1031a34 <getc@plt+0x1031190>
    1e30:	svclt	0x00280000
    1e34:	bicvc	lr, r1, #166912	; 0x28c00
    1e38:	svcvc	0x0081ebb3
    1e3c:	bl	1031a44 <getc@plt+0x10311a0>
    1e40:	svclt	0x00280000
    1e44:	orrvc	lr, r1, #166912	; 0x28c00
    1e48:	svcvc	0x0041ebb3
    1e4c:	bl	1031a54 <getc@plt+0x10311b0>
    1e50:	svclt	0x00280000
    1e54:	movtvc	lr, #7075	; 0x1ba3
    1e58:	svcvc	0x0001ebb3
    1e5c:	bl	1031a64 <getc@plt+0x10311c0>
    1e60:	svclt	0x00280000
    1e64:	movwvc	lr, #7075	; 0x1ba3
    1e68:	svcvs	0x00c1ebb3
    1e6c:	bl	1031a74 <getc@plt+0x10311d0>
    1e70:	svclt	0x00280000
    1e74:	bicvs	lr, r1, #166912	; 0x28c00
    1e78:	svcvs	0x0081ebb3
    1e7c:	bl	1031a84 <getc@plt+0x10311e0>
    1e80:	svclt	0x00280000
    1e84:	orrvs	lr, r1, #166912	; 0x28c00
    1e88:	svcvs	0x0041ebb3
    1e8c:	bl	1031a94 <getc@plt+0x10311f0>
    1e90:	svclt	0x00280000
    1e94:	movtvs	lr, #7075	; 0x1ba3
    1e98:	svcvs	0x0001ebb3
    1e9c:	bl	1031aa4 <getc@plt+0x1031200>
    1ea0:	svclt	0x00280000
    1ea4:	movwvs	lr, #7075	; 0x1ba3
    1ea8:	svcpl	0x00c1ebb3
    1eac:	bl	1031ab4 <getc@plt+0x1031210>
    1eb0:	svclt	0x00280000
    1eb4:	bicpl	lr, r1, #166912	; 0x28c00
    1eb8:	svcpl	0x0081ebb3
    1ebc:	bl	1031ac4 <getc@plt+0x1031220>
    1ec0:	svclt	0x00280000
    1ec4:	orrpl	lr, r1, #166912	; 0x28c00
    1ec8:	svcpl	0x0041ebb3
    1ecc:	bl	1031ad4 <getc@plt+0x1031230>
    1ed0:	svclt	0x00280000
    1ed4:	movtpl	lr, #7075	; 0x1ba3
    1ed8:	svcpl	0x0001ebb3
    1edc:	bl	1031ae4 <getc@plt+0x1031240>
    1ee0:	svclt	0x00280000
    1ee4:	movwpl	lr, #7075	; 0x1ba3
    1ee8:	svcmi	0x00c1ebb3
    1eec:	bl	1031af4 <getc@plt+0x1031250>
    1ef0:	svclt	0x00280000
    1ef4:	bicmi	lr, r1, #166912	; 0x28c00
    1ef8:	svcmi	0x0081ebb3
    1efc:	bl	1031b04 <getc@plt+0x1031260>
    1f00:	svclt	0x00280000
    1f04:	orrmi	lr, r1, #166912	; 0x28c00
    1f08:	svcmi	0x0041ebb3
    1f0c:	bl	1031b14 <getc@plt+0x1031270>
    1f10:	svclt	0x00280000
    1f14:	movtmi	lr, #7075	; 0x1ba3
    1f18:	svcmi	0x0001ebb3
    1f1c:	bl	1031b24 <getc@plt+0x1031280>
    1f20:	svclt	0x00280000
    1f24:	movwmi	lr, #7075	; 0x1ba3
    1f28:	svccc	0x00c1ebb3
    1f2c:	bl	1031b34 <getc@plt+0x1031290>
    1f30:	svclt	0x00280000
    1f34:	biccc	lr, r1, #166912	; 0x28c00
    1f38:	svccc	0x0081ebb3
    1f3c:	bl	1031b44 <getc@plt+0x10312a0>
    1f40:	svclt	0x00280000
    1f44:	orrcc	lr, r1, #166912	; 0x28c00
    1f48:	svccc	0x0041ebb3
    1f4c:	bl	1031b54 <getc@plt+0x10312b0>
    1f50:	svclt	0x00280000
    1f54:	movtcc	lr, #7075	; 0x1ba3
    1f58:	svccc	0x0001ebb3
    1f5c:	bl	1031b64 <getc@plt+0x10312c0>
    1f60:	svclt	0x00280000
    1f64:	movwcc	lr, #7075	; 0x1ba3
    1f68:	svccs	0x00c1ebb3
    1f6c:	bl	1031b74 <getc@plt+0x10312d0>
    1f70:	svclt	0x00280000
    1f74:	biccs	lr, r1, #166912	; 0x28c00
    1f78:	svccs	0x0081ebb3
    1f7c:	bl	1031b84 <getc@plt+0x10312e0>
    1f80:	svclt	0x00280000
    1f84:	orrcs	lr, r1, #166912	; 0x28c00
    1f88:	svccs	0x0041ebb3
    1f8c:	bl	1031b94 <getc@plt+0x10312f0>
    1f90:	svclt	0x00280000
    1f94:	movtcs	lr, #7075	; 0x1ba3
    1f98:	svccs	0x0001ebb3
    1f9c:	bl	1031ba4 <getc@plt+0x1031300>
    1fa0:	svclt	0x00280000
    1fa4:	movwcs	lr, #7075	; 0x1ba3
    1fa8:	svcne	0x00c1ebb3
    1fac:	bl	1031bb4 <getc@plt+0x1031310>
    1fb0:	svclt	0x00280000
    1fb4:	bicne	lr, r1, #166912	; 0x28c00
    1fb8:	svcne	0x0081ebb3
    1fbc:	bl	1031bc4 <getc@plt+0x1031320>
    1fc0:	svclt	0x00280000
    1fc4:	orrne	lr, r1, #166912	; 0x28c00
    1fc8:	svcne	0x0041ebb3
    1fcc:	bl	1031bd4 <getc@plt+0x1031330>
    1fd0:	svclt	0x00280000
    1fd4:	movtne	lr, #7075	; 0x1ba3
    1fd8:	svcne	0x0001ebb3
    1fdc:	bl	1031be4 <getc@plt+0x1031340>
    1fe0:	svclt	0x00280000
    1fe4:	movwne	lr, #7075	; 0x1ba3
    1fe8:	svceq	0x00c1ebb3
    1fec:	bl	1031bf4 <getc@plt+0x1031350>
    1ff0:	svclt	0x00280000
    1ff4:	biceq	lr, r1, #166912	; 0x28c00
    1ff8:	svceq	0x0081ebb3
    1ffc:	bl	1031c04 <getc@plt+0x1031360>
    2000:	svclt	0x00280000
    2004:	orreq	lr, r1, #166912	; 0x28c00
    2008:	svceq	0x0041ebb3
    200c:	bl	1031c14 <getc@plt+0x1031370>
    2010:	svclt	0x00280000
    2014:	movteq	lr, #7075	; 0x1ba3
    2018:	svceq	0x0001ebb3
    201c:	bl	1031c24 <getc@plt+0x1031380>
    2020:	svclt	0x00280000
    2024:	movweq	lr, #7075	; 0x1ba3
    2028:	svceq	0x0000f1bc
    202c:	submi	fp, r0, #72, 30	; 0x120
    2030:	b	fe713df8 <getc@plt+0xfe713554>
    2034:	svclt	0x00480f00
    2038:	ldrbmi	r4, [r0, -r0, asr #4]!
    203c:	andcs	fp, r0, r8, lsr pc
    2040:	b	13f1c58 <getc@plt+0x13f13b4>
    2044:			; <UNDEFINED> instruction: 0xf04070ec
    2048:	ldrbmi	r0, [r0, -r1]!
    204c:			; <UNDEFINED> instruction: 0xf281fab1
    2050:	andseq	pc, pc, #-2147483600	; 0x80000030
    2054:	svceq	0x0000f1bc
    2058:			; <UNDEFINED> instruction: 0xf002fa23
    205c:	submi	fp, r0, #72, 30	; 0x120
    2060:	stmdacs	r0, {r4, r5, r6, r8, r9, sl, lr}
    2064:			; <UNDEFINED> instruction: 0xf06fbfc8
    2068:	svclt	0x00b84000
    206c:	andmi	pc, r0, pc, asr #32
    2070:	stmdalt	lr, {ip, sp, lr, pc}
    2074:	rscsle	r2, r4, r0, lsl #18
    2078:	andmi	lr, r3, sp, lsr #18
    207c:	mrc2	7, 5, pc, cr3, cr15, {7}
    2080:			; <UNDEFINED> instruction: 0x4006e8bd
    2084:	vqrdmulh.s<illegal width 8>	d15, d0, d2
    2088:	smlatbeq	r3, r1, fp, lr
    208c:	svclt	0x00004770
    2090:			; <UNDEFINED> instruction: 0xf04fb502
    2094:			; <UNDEFINED> instruction: 0xf7fe0008
    2098:	vstrlt	d14, [r2, #-400]	; 0xfffffe70
    209c:	mvnsmi	lr, #737280	; 0xb4000
    20a0:	cfmadd32mi	mvax0, mvfx4, mvfx12, mvfx7
    20a4:	stcmi	6, cr4, [ip, #-544]	; 0xfffffde0
    20a8:	ldrbtmi	r4, [lr], #-1681	; 0xfffff96f
    20ac:	bl	10c00ac <getc@plt+0x10bf808>
    20b0:	blne	1d932ac <getc@plt+0x1d92a08>
    20b4:	strhle	r1, [sl], -r6
    20b8:	strcs	r3, [r0], #-3332	; 0xfffff2fc
    20bc:	svccc	0x0004f855
    20c0:	strbmi	r3, [sl], -r1, lsl #8
    20c4:	ldrtmi	r4, [r8], -r1, asr #12
    20c8:	adcmi	r4, r6, #152, 14	; 0x2600000
    20cc:	pop	{r1, r2, r4, r5, r6, r7, r8, ip, lr, pc}
    20d0:	svclt	0x000083f8
    20d4:	andeq	r0, r1, lr, lsr #27
    20d8:	andeq	r0, r1, r4, lsr #27
    20dc:	svclt	0x00004770

Disassembly of section .fini:

000020e0 <.fini>:
    20e0:	push	{r3, lr}
    20e4:	pop	{r3, pc}
