/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire [2:0] celloutsig_0_18z;
  reg [17:0] celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire [10:0] celloutsig_0_25z;
  wire [10:0] celloutsig_0_26z;
  reg [7:0] celloutsig_0_27z;
  wire [3:0] celloutsig_0_28z;
  wire [5:0] celloutsig_0_29z;
  wire celloutsig_0_2z;
  wire celloutsig_0_30z;
  wire celloutsig_0_31z;
  wire celloutsig_0_33z;
  wire celloutsig_0_34z;
  wire [8:0] celloutsig_0_37z;
  wire [14:0] celloutsig_0_38z;
  wire [2:0] celloutsig_0_3z;
  wire celloutsig_0_40z;
  wire celloutsig_0_42z;
  wire celloutsig_0_43z;
  wire celloutsig_0_46z;
  wire celloutsig_0_48z;
  wire celloutsig_0_4z;
  wire [7:0] celloutsig_0_50z;
  wire celloutsig_0_51z;
  wire celloutsig_0_52z;
  wire celloutsig_0_54z;
  reg [15:0] celloutsig_0_56z;
  wire celloutsig_0_58z;
  wire [2:0] celloutsig_0_59z;
  wire celloutsig_0_5z;
  wire celloutsig_0_64z;
  wire [4:0] celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_80z;
  wire celloutsig_0_81z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire [14:0] celloutsig_1_11z;
  wire [3:0] celloutsig_1_12z;
  wire [6:0] celloutsig_1_13z;
  wire [9:0] celloutsig_1_14z;
  wire celloutsig_1_15z;
  wire celloutsig_1_16z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_0z = ~((in_data[24] | in_data[14]) & (in_data[5] | in_data[29]));
  assign celloutsig_0_31z = ~((celloutsig_0_2z | celloutsig_0_17z) & (celloutsig_0_12z | celloutsig_0_27z[2]));
  assign celloutsig_0_43z = ~((celloutsig_0_7z | celloutsig_0_8z) & (celloutsig_0_25z[0] | celloutsig_0_40z));
  assign celloutsig_0_4z = ~((celloutsig_0_0z | celloutsig_0_2z) & (celloutsig_0_2z | in_data[18]));
  assign celloutsig_0_5z = ~((celloutsig_0_3z[0] | celloutsig_0_1z) & (in_data[27] | celloutsig_0_2z));
  assign celloutsig_0_81z = ~((celloutsig_0_59z[2] | celloutsig_0_58z) & (celloutsig_0_40z | celloutsig_0_52z));
  assign celloutsig_0_8z = ~((celloutsig_0_7z | celloutsig_0_6z[0]) & (celloutsig_0_5z | celloutsig_0_5z));
  assign celloutsig_1_1z = ~((celloutsig_1_0z | celloutsig_1_0z) & (celloutsig_1_0z | in_data[172]));
  assign celloutsig_1_3z = ~((in_data[122] | celloutsig_1_1z) & (celloutsig_1_0z | celloutsig_1_0z));
  assign celloutsig_1_8z = ~((celloutsig_1_6z | celloutsig_1_3z) & (celloutsig_1_4z | celloutsig_1_2z));
  assign celloutsig_1_9z = ~((celloutsig_1_7z | in_data[130]) & (celloutsig_1_3z | in_data[160]));
  assign celloutsig_0_12z = ~((in_data[76] | celloutsig_0_0z) & (celloutsig_0_10z | celloutsig_0_6z[1]));
  assign celloutsig_0_13z = ~((celloutsig_0_3z[2] | celloutsig_0_6z[1]) & (celloutsig_0_5z | celloutsig_0_12z));
  assign celloutsig_0_17z = ~((celloutsig_0_8z | celloutsig_0_0z) & (celloutsig_0_14z | celloutsig_0_8z));
  assign celloutsig_0_2z = ~((celloutsig_0_1z | in_data[48]) & (celloutsig_0_0z | celloutsig_0_0z));
  assign celloutsig_0_23z = ~((celloutsig_0_20z | celloutsig_0_6z[1]) & (celloutsig_0_13z | celloutsig_0_6z[1]));
  assign celloutsig_0_33z = celloutsig_0_30z | celloutsig_0_17z;
  assign celloutsig_0_34z = celloutsig_0_9z | celloutsig_0_3z[2];
  assign celloutsig_0_40z = celloutsig_0_24z | celloutsig_0_20z;
  assign celloutsig_0_42z = celloutsig_0_6z[2] | celloutsig_0_30z;
  assign celloutsig_0_52z = celloutsig_0_46z | celloutsig_0_9z;
  assign celloutsig_0_7z = celloutsig_0_1z | celloutsig_0_4z;
  assign celloutsig_1_0z = in_data[129] | in_data[190];
  assign celloutsig_1_2z = in_data[117] | celloutsig_1_1z;
  assign celloutsig_1_4z = celloutsig_1_0z | in_data[177];
  assign celloutsig_1_7z = celloutsig_1_1z | celloutsig_1_5z;
  assign celloutsig_0_9z = celloutsig_0_1z | celloutsig_0_7z;
  assign celloutsig_1_15z = celloutsig_1_4z | celloutsig_1_6z;
  assign celloutsig_1_18z = celloutsig_1_5z | celloutsig_1_10z;
  assign celloutsig_0_10z = in_data[66] | in_data[81];
  assign celloutsig_0_11z = celloutsig_0_8z | celloutsig_0_2z;
  assign celloutsig_0_1z = celloutsig_0_0z | in_data[46];
  assign celloutsig_0_15z = celloutsig_0_14z | celloutsig_0_11z;
  assign celloutsig_0_20z = celloutsig_0_0z | celloutsig_0_19z[14];
  assign celloutsig_0_22z = celloutsig_0_19z[8] | in_data[29];
  assign celloutsig_0_25z = { celloutsig_0_16z, celloutsig_0_18z, celloutsig_0_23z, celloutsig_0_9z, celloutsig_0_24z, celloutsig_0_16z, celloutsig_0_11z, celloutsig_0_11z, celloutsig_0_17z } % { 1'h1, celloutsig_0_19z[15:10], celloutsig_0_13z, celloutsig_0_13z, celloutsig_0_9z, celloutsig_0_14z };
  assign celloutsig_0_26z = { celloutsig_0_19z[12:3], celloutsig_0_13z } % { 1'h1, celloutsig_0_7z, celloutsig_0_8z, celloutsig_0_9z, celloutsig_0_20z, celloutsig_0_22z, celloutsig_0_23z, celloutsig_0_7z, celloutsig_0_13z, celloutsig_0_9z, celloutsig_0_10z };
  assign celloutsig_0_28z = { celloutsig_0_27z[3:1], celloutsig_0_22z } % { 1'h1, celloutsig_0_25z[4:3], celloutsig_0_8z };
  assign celloutsig_0_29z = { celloutsig_0_21z, celloutsig_0_20z, celloutsig_0_5z, celloutsig_0_23z, celloutsig_0_7z, celloutsig_0_0z } % { 1'h1, celloutsig_0_27z[6:3], celloutsig_0_22z };
  assign celloutsig_0_3z = { in_data[11], celloutsig_0_2z, celloutsig_0_1z } % { 1'h1, in_data[83:82] };
  assign celloutsig_0_37z = { celloutsig_0_21z, celloutsig_0_5z, celloutsig_0_30z, celloutsig_0_10z, celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_3z } % { 1'h1, celloutsig_0_26z[6:3], celloutsig_0_21z, celloutsig_0_17z, celloutsig_0_34z, celloutsig_0_33z };
  assign celloutsig_0_38z = { celloutsig_0_1z, celloutsig_0_18z, celloutsig_0_33z, celloutsig_0_15z, celloutsig_0_27z, celloutsig_0_10z } % { 1'h1, in_data[85:80], celloutsig_0_23z, celloutsig_0_29z, celloutsig_0_14z };
  assign celloutsig_0_50z = { celloutsig_0_3z, celloutsig_0_7z, celloutsig_0_5z, celloutsig_0_7z, celloutsig_0_48z, celloutsig_0_42z } % { 1'h1, celloutsig_0_27z[1:0], celloutsig_0_11z, celloutsig_0_1z, celloutsig_0_30z, celloutsig_0_14z, celloutsig_0_43z };
  assign celloutsig_0_59z = { celloutsig_0_30z, celloutsig_0_31z, celloutsig_0_10z } % { 1'h1, celloutsig_0_56z[8:7] };
  assign celloutsig_0_6z = { in_data[6:3], celloutsig_0_5z } % { 1'h1, in_data[85:83], celloutsig_0_0z };
  assign celloutsig_1_11z = { in_data[118], celloutsig_1_10z, celloutsig_1_7z, celloutsig_1_2z, celloutsig_1_3z, celloutsig_1_2z, celloutsig_1_3z, celloutsig_1_6z, celloutsig_1_8z, celloutsig_1_4z, celloutsig_1_9z, celloutsig_1_2z, celloutsig_1_4z, celloutsig_1_8z, celloutsig_1_1z } % { 1'h1, in_data[173:164], celloutsig_1_7z, celloutsig_1_5z, celloutsig_1_0z, celloutsig_1_10z };
  assign celloutsig_1_12z = { celloutsig_1_6z, celloutsig_1_10z, celloutsig_1_2z, celloutsig_1_9z } % { 1'h1, celloutsig_1_7z, celloutsig_1_5z, celloutsig_1_2z };
  assign celloutsig_1_13z = { celloutsig_1_11z[13:12], celloutsig_1_1z, celloutsig_1_12z } % { 1'h1, celloutsig_1_5z, celloutsig_1_12z, celloutsig_1_10z };
  assign celloutsig_1_14z = { in_data[152:144], celloutsig_1_6z } % { 1'h1, celloutsig_1_0z, celloutsig_1_13z, celloutsig_1_9z };
  assign celloutsig_0_18z = { celloutsig_0_13z, celloutsig_0_7z, celloutsig_0_7z } % { 1'h1, celloutsig_0_4z, celloutsig_0_10z };
  always_latch
    if (clkin_data[0]) celloutsig_0_27z = 8'h00;
    else if (!celloutsig_1_19z) celloutsig_0_27z = { celloutsig_0_13z, celloutsig_0_11z, celloutsig_0_18z, celloutsig_0_10z, celloutsig_0_8z, celloutsig_0_1z };
  always_latch
    if (!clkin_data[0]) celloutsig_0_56z = 16'h0000;
    else if (!celloutsig_1_19z) celloutsig_0_56z = { celloutsig_0_26z[5:3], celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_3z, celloutsig_0_29z, celloutsig_0_23z, celloutsig_0_54z };
  always_latch
    if (!clkin_data[0]) celloutsig_0_19z = 18'h00000;
    else if (!celloutsig_1_19z) celloutsig_0_19z = { in_data[77:65], celloutsig_0_18z, celloutsig_0_8z, celloutsig_0_15z };
  assign celloutsig_0_30z = ~((celloutsig_0_11z & celloutsig_0_3z[1]) | (celloutsig_0_0z & celloutsig_0_22z));
  assign celloutsig_0_46z = ~((celloutsig_0_8z & celloutsig_0_34z) | (celloutsig_0_20z & celloutsig_0_25z[6]));
  assign celloutsig_0_48z = ~((celloutsig_0_42z & celloutsig_0_18z[1]) | (celloutsig_0_5z & celloutsig_0_27z[2]));
  assign celloutsig_0_51z = ~((celloutsig_0_28z[2] & celloutsig_0_37z[4]) | (celloutsig_0_34z & in_data[38]));
  assign celloutsig_0_54z = ~((celloutsig_0_4z & celloutsig_0_43z) | (celloutsig_0_6z[1] & celloutsig_0_38z[1]));
  assign celloutsig_0_58z = ~((celloutsig_0_48z & celloutsig_0_1z) | (celloutsig_0_51z & celloutsig_0_51z));
  assign celloutsig_0_64z = ~((celloutsig_0_50z[7] & celloutsig_0_24z) | (celloutsig_0_8z & celloutsig_0_31z));
  assign celloutsig_0_80z = ~((celloutsig_0_10z & celloutsig_0_51z) | (celloutsig_0_28z[0] & celloutsig_0_64z));
  assign celloutsig_1_5z = ~((celloutsig_1_3z & in_data[153]) | (celloutsig_1_2z & celloutsig_1_1z));
  assign celloutsig_1_6z = ~((celloutsig_1_1z & celloutsig_1_3z) | (celloutsig_1_3z & celloutsig_1_5z));
  assign celloutsig_1_10z = ~((celloutsig_1_1z & celloutsig_1_9z) | (celloutsig_1_1z & celloutsig_1_6z));
  assign celloutsig_1_16z = ~((celloutsig_1_14z[6] & celloutsig_1_6z) | (celloutsig_1_7z & celloutsig_1_10z));
  assign celloutsig_1_19z = ~((celloutsig_1_16z & celloutsig_1_15z) | (celloutsig_1_13z[0] & celloutsig_1_0z));
  assign celloutsig_0_14z = ~((in_data[1] & celloutsig_0_3z[1]) | (celloutsig_0_1z & celloutsig_0_0z));
  assign celloutsig_0_16z = ~((celloutsig_0_8z & celloutsig_0_6z[4]) | (celloutsig_0_14z & celloutsig_0_15z));
  assign celloutsig_0_21z = ~((celloutsig_0_13z & celloutsig_0_7z) | (celloutsig_0_2z & celloutsig_0_12z));
  assign celloutsig_0_24z = ~((celloutsig_0_3z[1] & celloutsig_0_17z) | (celloutsig_0_1z & celloutsig_0_1z));
  assign { out_data[128], out_data[96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_80z, celloutsig_0_81z };
endmodule
