#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Fri Dec 10 08:24:33 2021
# Process ID: 7856
# Current directory: C:/Users/Anant/OneDrive/Documents/Courses/NYU/F21_ECE_GY_6463_Advanced_Hardware_Design/Project/ECE-GY-6463-NYU-6463-RV32I-Processor/Project_Vivado/Project_Vivado.runs/synth_1
# Command line: vivado.exe -log Processor.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source Processor.tcl
# Log file: C:/Users/Anant/OneDrive/Documents/Courses/NYU/F21_ECE_GY_6463_Advanced_Hardware_Design/Project/ECE-GY-6463-NYU-6463-RV32I-Processor/Project_Vivado/Project_Vivado.runs/synth_1/Processor.vds
# Journal file: C:/Users/Anant/OneDrive/Documents/Courses/NYU/F21_ECE_GY_6463_Advanced_Hardware_Design/Project/ECE-GY-6463-NYU-6463-RV32I-Processor/Project_Vivado/Project_Vivado.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source Processor.tcl -notrace
Command: synth_design -top Processor -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 892 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 451.664 ; gain = 97.742
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'Processor' [C:/Users/Anant/OneDrive/Documents/Courses/NYU/F21_ECE_GY_6463_Advanced_Hardware_Design/Project/ECE-GY-6463-NYU-6463-RV32I-Processor/Project_Vivado/Project_Vivado.srcs/sources_1/new/Processor.v:4]
INFO: [Synth 8-6157] synthesizing module 'PCnt' [C:/Users/Anant/OneDrive/Documents/Courses/NYU/F21_ECE_GY_6463_Advanced_Hardware_Design/Project/ECE-GY-6463-NYU-6463-RV32I-Processor/Project_Vivado/Project_Vivado.srcs/sources_1/new/PCnt.v:6]
INFO: [Synth 8-6155] done synthesizing module 'PCnt' (1#1) [C:/Users/Anant/OneDrive/Documents/Courses/NYU/F21_ECE_GY_6463_Advanced_Hardware_Design/Project/ECE-GY-6463-NYU-6463-RV32I-Processor/Project_Vivado/Project_Vivado.srcs/sources_1/new/PCnt.v:6]
INFO: [Synth 8-6157] synthesizing module 'IMem' [C:/Users/Anant/OneDrive/Documents/Courses/NYU/F21_ECE_GY_6463_Advanced_Hardware_Design/Project/ECE-GY-6463-NYU-6463-RV32I-Processor/Project_Vivado/Project_Vivado.srcs/sources_1/new/IMem.v:10]
INFO: [Synth 8-3876] $readmem data file 'imem.mem' is read successfully [C:/Users/Anant/OneDrive/Documents/Courses/NYU/F21_ECE_GY_6463_Advanced_Hardware_Design/Project/ECE-GY-6463-NYU-6463-RV32I-Processor/Project_Vivado/Project_Vivado.srcs/sources_1/new/IMem.v:22]
INFO: [Synth 8-6155] done synthesizing module 'IMem' (2#1) [C:/Users/Anant/OneDrive/Documents/Courses/NYU/F21_ECE_GY_6463_Advanced_Hardware_Design/Project/ECE-GY-6463-NYU-6463-RV32I-Processor/Project_Vivado/Project_Vivado.srcs/sources_1/new/IMem.v:10]
INFO: [Synth 8-6157] synthesizing module 'RegFile' [C:/Users/Anant/OneDrive/Documents/Courses/NYU/F21_ECE_GY_6463_Advanced_Hardware_Design/Project/ECE-GY-6463-NYU-6463-RV32I-Processor/Project_Vivado/Project_Vivado.srcs/sources_1/new/RegFile.v:4]
INFO: [Synth 8-6155] done synthesizing module 'RegFile' (3#1) [C:/Users/Anant/OneDrive/Documents/Courses/NYU/F21_ECE_GY_6463_Advanced_Hardware_Design/Project/ECE-GY-6463-NYU-6463-RV32I-Processor/Project_Vivado/Project_Vivado.srcs/sources_1/new/RegFile.v:4]
INFO: [Synth 8-6157] synthesizing module 'ImmExt' [C:/Users/Anant/OneDrive/Documents/Courses/NYU/F21_ECE_GY_6463_Advanced_Hardware_Design/Project/ECE-GY-6463-NYU-6463-RV32I-Processor/Project_Vivado/Project_Vivado.srcs/sources_1/new/ImmExt.v:3]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Anant/OneDrive/Documents/Courses/NYU/F21_ECE_GY_6463_Advanced_Hardware_Design/Project/ECE-GY-6463-NYU-6463-RV32I-Processor/Project_Vivado/Project_Vivado.srcs/sources_1/new/ImmExt.v:24]
INFO: [Synth 8-6155] done synthesizing module 'ImmExt' (4#1) [C:/Users/Anant/OneDrive/Documents/Courses/NYU/F21_ECE_GY_6463_Advanced_Hardware_Design/Project/ECE-GY-6463-NYU-6463-RV32I-Processor/Project_Vivado/Project_Vivado.srcs/sources_1/new/ImmExt.v:3]
INFO: [Synth 8-6157] synthesizing module 'BranComp' [C:/Users/Anant/OneDrive/Documents/Courses/NYU/F21_ECE_GY_6463_Advanced_Hardware_Design/Project/ECE-GY-6463-NYU-6463-RV32I-Processor/Project_Vivado/Project_Vivado.srcs/sources_1/new/BranComp.v:5]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Anant/OneDrive/Documents/Courses/NYU/F21_ECE_GY_6463_Advanced_Hardware_Design/Project/ECE-GY-6463-NYU-6463-RV32I-Processor/Project_Vivado/Project_Vivado.srcs/sources_1/new/BranComp.v:13]
INFO: [Synth 8-6155] done synthesizing module 'BranComp' (5#1) [C:/Users/Anant/OneDrive/Documents/Courses/NYU/F21_ECE_GY_6463_Advanced_Hardware_Design/Project/ECE-GY-6463-NYU-6463-RV32I-Processor/Project_Vivado/Project_Vivado.srcs/sources_1/new/BranComp.v:5]
INFO: [Synth 8-6157] synthesizing module 'ALU' [C:/Users/Anant/OneDrive/Documents/Courses/NYU/F21_ECE_GY_6463_Advanced_Hardware_Design/Project/ECE-GY-6463-NYU-6463-RV32I-Processor/Project_Vivado/Project_Vivado.srcs/sources_1/new/ALU.v:5]
INFO: [Synth 8-6155] done synthesizing module 'ALU' (6#1) [C:/Users/Anant/OneDrive/Documents/Courses/NYU/F21_ECE_GY_6463_Advanced_Hardware_Design/Project/ECE-GY-6463-NYU-6463-RV32I-Processor/Project_Vivado/Project_Vivado.srcs/sources_1/new/ALU.v:5]
INFO: [Synth 8-6157] synthesizing module 'DMem' [C:/Users/Anant/OneDrive/Documents/Courses/NYU/F21_ECE_GY_6463_Advanced_Hardware_Design/Project/ECE-GY-6463-NYU-6463-RV32I-Processor/Project_Vivado/Project_Vivado.srcs/sources_1/new/DMem.v:21]

Warning: Trying to implement RAM in registers. Block RAM or DRAM implementation is not possible for one or more of the following reasons :
	1: Write port has constant address. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM 'rom_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
RAM "rom_reg" dissolved into registers
INFO: [Synth 8-6155] done synthesizing module 'DMem' (7#1) [C:/Users/Anant/OneDrive/Documents/Courses/NYU/F21_ECE_GY_6463_Advanced_Hardware_Design/Project/ECE-GY-6463-NYU-6463-RV32I-Processor/Project_Vivado/Project_Vivado.srcs/sources_1/new/DMem.v:21]
INFO: [Synth 8-6157] synthesizing module 'DataExt' [C:/Users/Anant/OneDrive/Documents/Courses/NYU/F21_ECE_GY_6463_Advanced_Hardware_Design/Project/ECE-GY-6463-NYU-6463-RV32I-Processor/Project_Vivado/Project_Vivado.srcs/sources_1/new/DataExt.v:5]
INFO: [Synth 8-6155] done synthesizing module 'DataExt' (8#1) [C:/Users/Anant/OneDrive/Documents/Courses/NYU/F21_ECE_GY_6463_Advanced_Hardware_Design/Project/ECE-GY-6463-NYU-6463-RV32I-Processor/Project_Vivado/Project_Vivado.srcs/sources_1/new/DataExt.v:5]
INFO: [Synth 8-6157] synthesizing module 'ControlUnit' [C:/Users/Anant/OneDrive/Documents/Courses/NYU/F21_ECE_GY_6463_Advanced_Hardware_Design/Project/ECE-GY-6463-NYU-6463-RV32I-Processor/Project_Vivado/Project_Vivado.srcs/sources_1/new/ControlUnit.v:4]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Anant/OneDrive/Documents/Courses/NYU/F21_ECE_GY_6463_Advanced_Hardware_Design/Project/ECE-GY-6463-NYU-6463-RV32I-Processor/Project_Vivado/Project_Vivado.srcs/sources_1/new/ControlUnit.v:153]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Anant/OneDrive/Documents/Courses/NYU/F21_ECE_GY_6463_Advanced_Hardware_Design/Project/ECE-GY-6463-NYU-6463-RV32I-Processor/Project_Vivado/Project_Vivado.srcs/sources_1/new/ControlUnit.v:207]
INFO: [Synth 8-6155] done synthesizing module 'ControlUnit' (9#1) [C:/Users/Anant/OneDrive/Documents/Courses/NYU/F21_ECE_GY_6463_Advanced_Hardware_Design/Project/ECE-GY-6463-NYU-6463-RV32I-Processor/Project_Vivado/Project_Vivado.srcs/sources_1/new/ControlUnit.v:4]
INFO: [Synth 8-6155] done synthesizing module 'Processor' (10#1) [C:/Users/Anant/OneDrive/Documents/Courses/NYU/F21_ECE_GY_6463_Advanced_Hardware_Design/Project/ECE-GY-6463-NYU-6463-RV32I-Processor/Project_Vivado/Project_Vivado.srcs/sources_1/new/Processor.v:4]
WARNING: [Synth 8-3331] design ControlUnit has unconnected port instruction[31]
WARNING: [Synth 8-3331] design ControlUnit has unconnected port instruction[29]
WARNING: [Synth 8-3331] design ControlUnit has unconnected port instruction[28]
WARNING: [Synth 8-3331] design ControlUnit has unconnected port instruction[27]
WARNING: [Synth 8-3331] design ControlUnit has unconnected port instruction[26]
WARNING: [Synth 8-3331] design ControlUnit has unconnected port instruction[25]
WARNING: [Synth 8-3331] design ControlUnit has unconnected port instruction[24]
WARNING: [Synth 8-3331] design ControlUnit has unconnected port instruction[23]
WARNING: [Synth 8-3331] design ControlUnit has unconnected port instruction[22]
WARNING: [Synth 8-3331] design ControlUnit has unconnected port instruction[21]
WARNING: [Synth 8-3331] design ControlUnit has unconnected port instruction[20]
WARNING: [Synth 8-3331] design ControlUnit has unconnected port instruction[19]
WARNING: [Synth 8-3331] design ControlUnit has unconnected port instruction[18]
WARNING: [Synth 8-3331] design ControlUnit has unconnected port instruction[17]
WARNING: [Synth 8-3331] design ControlUnit has unconnected port instruction[16]
WARNING: [Synth 8-3331] design ControlUnit has unconnected port instruction[15]
WARNING: [Synth 8-3331] design ControlUnit has unconnected port instruction[11]
WARNING: [Synth 8-3331] design ControlUnit has unconnected port instruction[10]
WARNING: [Synth 8-3331] design ControlUnit has unconnected port instruction[9]
WARNING: [Synth 8-3331] design ControlUnit has unconnected port instruction[8]
WARNING: [Synth 8-3331] design ControlUnit has unconnected port instruction[7]
WARNING: [Synth 8-3331] design DMem has unconnected port addr_in[31]
WARNING: [Synth 8-3331] design DMem has unconnected port addr_in[30]
WARNING: [Synth 8-3331] design DMem has unconnected port addr_in[29]
WARNING: [Synth 8-3331] design DMem has unconnected port addr_in[28]
WARNING: [Synth 8-3331] design DMem has unconnected port addr_in[27]
WARNING: [Synth 8-3331] design DMem has unconnected port addr_in[26]
WARNING: [Synth 8-3331] design DMem has unconnected port addr_in[25]
WARNING: [Synth 8-3331] design DMem has unconnected port addr_in[24]
WARNING: [Synth 8-3331] design DMem has unconnected port addr_in[23]
WARNING: [Synth 8-3331] design DMem has unconnected port addr_in[22]
WARNING: [Synth 8-3331] design DMem has unconnected port addr_in[21]
WARNING: [Synth 8-3331] design DMem has unconnected port addr_in[19]
WARNING: [Synth 8-3331] design DMem has unconnected port addr_in[18]
WARNING: [Synth 8-3331] design DMem has unconnected port addr_in[17]
WARNING: [Synth 8-3331] design DMem has unconnected port addr_in[16]
WARNING: [Synth 8-3331] design DMem has unconnected port addr_in[15]
WARNING: [Synth 8-3331] design DMem has unconnected port addr_in[14]
WARNING: [Synth 8-3331] design DMem has unconnected port addr_in[13]
WARNING: [Synth 8-3331] design DMem has unconnected port addr_in[12]
WARNING: [Synth 8-3331] design ImmExt has unconnected port instr[6]
WARNING: [Synth 8-3331] design ImmExt has unconnected port instr[5]
WARNING: [Synth 8-3331] design ImmExt has unconnected port instr[4]
WARNING: [Synth 8-3331] design ImmExt has unconnected port instr[3]
WARNING: [Synth 8-3331] design ImmExt has unconnected port instr[2]
WARNING: [Synth 8-3331] design ImmExt has unconnected port instr[1]
WARNING: [Synth 8-3331] design ImmExt has unconnected port instr[0]
WARNING: [Synth 8-3331] design IMem has unconnected port addr_in[31]
WARNING: [Synth 8-3331] design IMem has unconnected port addr_in[30]
WARNING: [Synth 8-3331] design IMem has unconnected port addr_in[29]
WARNING: [Synth 8-3331] design IMem has unconnected port addr_in[28]
WARNING: [Synth 8-3331] design IMem has unconnected port addr_in[27]
WARNING: [Synth 8-3331] design IMem has unconnected port addr_in[26]
WARNING: [Synth 8-3331] design IMem has unconnected port addr_in[25]
WARNING: [Synth 8-3331] design IMem has unconnected port addr_in[24]
WARNING: [Synth 8-3331] design IMem has unconnected port addr_in[23]
WARNING: [Synth 8-3331] design IMem has unconnected port addr_in[22]
WARNING: [Synth 8-3331] design IMem has unconnected port addr_in[21]
WARNING: [Synth 8-3331] design IMem has unconnected port addr_in[20]
WARNING: [Synth 8-3331] design IMem has unconnected port addr_in[19]
WARNING: [Synth 8-3331] design IMem has unconnected port addr_in[18]
WARNING: [Synth 8-3331] design IMem has unconnected port addr_in[17]
WARNING: [Synth 8-3331] design IMem has unconnected port addr_in[16]
WARNING: [Synth 8-3331] design IMem has unconnected port addr_in[15]
WARNING: [Synth 8-3331] design IMem has unconnected port addr_in[14]
WARNING: [Synth 8-3331] design IMem has unconnected port addr_in[13]
WARNING: [Synth 8-3331] design IMem has unconnected port addr_in[12]
WARNING: [Synth 8-3331] design IMem has unconnected port addr_in[11]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 507.285 ; gain = 153.363
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 507.285 ; gain = 153.363
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 507.285 ; gain = 153.363
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/Anant/OneDrive/Documents/Courses/NYU/F21_ECE_GY_6463_Advanced_Hardware_Design/Project/ECE-GY-6463-NYU-6463-RV32I-Processor/Project_Vivado/Project_Vivado.srcs/constrs_1/imports/Project_Vivado/Nexys4DDR_Master.xdc]
Finished Parsing XDC File [C:/Users/Anant/OneDrive/Documents/Courses/NYU/F21_ECE_GY_6463_Advanced_Hardware_Design/Project/ECE-GY-6463-NYU-6463-RV32I-Processor/Project_Vivado/Project_Vivado.srcs/constrs_1/imports/Project_Vivado/Nexys4DDR_Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/Anant/OneDrive/Documents/Courses/NYU/F21_ECE_GY_6463_Advanced_Hardware_Design/Project/ECE-GY-6463-NYU-6463-RV32I-Processor/Project_Vivado/Project_Vivado.srcs/constrs_1/imports/Project_Vivado/Nexys4DDR_Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/Processor_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/Processor_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 872.184 ; gain = 0.000
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 872.184 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 872.184 ; gain = 0.000
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 872.184 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 872.184 ; gain = 518.262
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 872.184 ; gain = 518.262
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 872.184 ; gain = 518.262
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "rom" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "r_reg[1]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "r_reg[2]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "r_reg[3]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "r_reg[4]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "r_reg[5]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "r_reg[6]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "r_reg[7]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "r_reg[8]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "r_reg[9]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "r_reg[10]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "r_reg[11]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "r_reg[12]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "r_reg[13]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "r_reg[14]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "r_reg[15]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "r_reg[16]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "r_reg[17]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "r_reg[18]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "r_reg[19]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "r_reg[20]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "r_reg[21]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "r_reg[22]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "r_reg[23]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "r_reg[24]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "r_reg[25]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "r_reg[26]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "r_reg[27]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "r_reg[28]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "r_reg[29]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "r_reg[30]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "r_reg[31]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'ControlUnit'
INFO: [Synth 8-5546] ROM "store" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "load" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rfile_mux" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5587] ROM size for "alu_mux1" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5546] ROM "alu_mux2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "op_mux" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5587] ROM size for "imm_op" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "alu_op" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5546] ROM "bc_op" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "dmem_we_temp" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "halt" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "fence" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "imem_rd" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pc_we" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
WARNING: [Synth 8-327] inferring latch for variable 'imm_reg' [C:/Users/Anant/OneDrive/Documents/Courses/NYU/F21_ECE_GY_6463_Advanced_Hardware_Design/Project/ECE-GY-6463-NYU-6463-RV32I-Processor/Project_Vivado/Project_Vivado.srcs/sources_1/new/ImmExt.v:27]
WARNING: [Synth 8-327] inferring latch for variable 'bc_out_reg' [C:/Users/Anant/OneDrive/Documents/Courses/NYU/F21_ECE_GY_6463_Advanced_Hardware_Design/Project/ECE-GY-6463-NYU-6463-RV32I-Processor/Project_Vivado/Project_Vivado.srcs/sources_1/new/BranComp.v:15]
WARNING: [Synth 8-327] inferring latch for variable 'ALUresult_reg' [C:/Users/Anant/OneDrive/Documents/Courses/NYU/F21_ECE_GY_6463_Advanced_Hardware_Design/Project/ECE-GY-6463-NYU-6463-RV32I-Processor/Project_Vivado/Project_Vivado.srcs/sources_1/new/ALU.v:15]
WARNING: [Synth 8-327] inferring latch for variable 'd_out_reg' [C:/Users/Anant/OneDrive/Documents/Courses/NYU/F21_ECE_GY_6463_Advanced_Hardware_Design/Project/ECE-GY-6463-NYU-6463-RV32I-Processor/Project_Vivado/Project_Vivado.srcs/sources_1/new/DataExt.v:18]
WARNING: [Synth 8-327] inferring latch for variable 'FSM_sequential_next_state_reg' [C:/Users/Anant/OneDrive/Documents/Courses/NYU/F21_ECE_GY_6463_Advanced_Hardware_Design/Project/ECE-GY-6463-NYU-6463-RV32I-Processor/Project_Vivado/Project_Vivado.srcs/sources_1/new/ControlUnit.v:211]
WARNING: [Synth 8-327] inferring latch for variable 'FSM_onehot_next_state_reg' [C:/Users/Anant/OneDrive/Documents/Courses/NYU/F21_ECE_GY_6463_Advanced_Hardware_Design/Project/ECE-GY-6463-NYU-6463-RV32I-Processor/Project_Vivado/Project_Vivado.srcs/sources_1/new/ControlUnit.v:211]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                            00001 |                              000
                 iSTATE0 |                            00010 |                              001
                 iSTATE1 |                            00100 |                              100
                 iSTATE3 |                            01000 |                              010
                 iSTATE2 |                            10000 |                              011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'ControlUnit'
WARNING: [Synth 8-327] inferring latch for variable 'FSM_onehot_next_state_reg' [C:/Users/Anant/OneDrive/Documents/Courses/NYU/F21_ECE_GY_6463_Advanced_Hardware_Design/Project/ECE-GY-6463-NYU-6463-RV32I-Processor/Project_Vivado/Project_Vivado.srcs/sources_1/new/ControlUnit.v:211]
WARNING: [Synth 8-327] inferring latch for variable 'dmem_we_temp_reg' [C:/Users/Anant/OneDrive/Documents/Courses/NYU/F21_ECE_GY_6463_Advanced_Hardware_Design/Project/ECE-GY-6463-NYU-6463-RV32I-Processor/Project_Vivado/Project_Vivado.srcs/sources_1/new/ControlUnit.v:155]
WARNING: [Synth 8-327] inferring latch for variable 'imm_op_reg' [C:/Users/Anant/OneDrive/Documents/Courses/NYU/F21_ECE_GY_6463_Advanced_Hardware_Design/Project/ECE-GY-6463-NYU-6463-RV32I-Processor/Project_Vivado/Project_Vivado.srcs/sources_1/new/ControlUnit.v:99]
WARNING: [Synth 8-327] inferring latch for variable 'data_op_reg' [C:/Users/Anant/OneDrive/Documents/Courses/NYU/F21_ECE_GY_6463_Advanced_Hardware_Design/Project/ECE-GY-6463-NYU-6463-RV32I-Processor/Project_Vivado/Project_Vivado.srcs/sources_1/new/ControlUnit.v:146]
WARNING: [Synth 8-327] inferring latch for variable 'bc_op_reg' [C:/Users/Anant/OneDrive/Documents/Courses/NYU/F21_ECE_GY_6463_Advanced_Hardware_Design/Project/ECE-GY-6463-NYU-6463-RV32I-Processor/Project_Vivado/Project_Vivado.srcs/sources_1/new/ControlUnit.v:138]
WARNING: [Synth 8-327] inferring latch for variable 'alu_op_reg' [C:/Users/Anant/OneDrive/Documents/Courses/NYU/F21_ECE_GY_6463_Advanced_Hardware_Design/Project/ECE-GY-6463-NYU-6463-RV32I-Processor/Project_Vivado/Project_Vivado.srcs/sources_1/new/ControlUnit.v:108]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 872.184 ; gain = 518.262
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   3 Input     32 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 39    
+---RAMs : 
	              32K Bit         RAMs := 1     
+---Muxes : 
	  42 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 14    
	   3 Input     32 Bit        Muxes := 3     
	   6 Input     32 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   5 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 3     
	   5 Input      4 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	  12 Input      3 Bit        Muxes := 1     
	  12 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 32    
	   6 Input      1 Bit        Muxes := 2     
	   7 Input      1 Bit        Muxes := 1     
	  11 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
	  12 Input      1 Bit        Muxes := 12    
	   5 Input      1 Bit        Muxes := 4     
	   4 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module Processor 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   3 Input     32 Bit        Muxes := 1     
Module PCnt 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module IMem 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---Muxes : 
	  42 Input     32 Bit        Muxes := 1     
Module RegFile 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 31    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 31    
Module ImmExt 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 1     
Module BranComp 
Detailed RTL Component Info : 
+---Muxes : 
	   7 Input      1 Bit        Muxes := 1     
Module ALU 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   3 Input     32 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
+---Muxes : 
	  11 Input      1 Bit        Muxes := 1     
Module DMem 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 6     
+---RAMs : 
	              32K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 7     
	   3 Input     32 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
Module DataExt 
Detailed RTL Component Info : 
+---Muxes : 
	   6 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 2     
	   6 Input      1 Bit        Muxes := 1     
Module ControlUnit 
Detailed RTL Component Info : 
+---Muxes : 
	   5 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 3     
	   5 Input      4 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	  12 Input      3 Bit        Muxes := 1     
	  12 Input      2 Bit        Muxes := 1     
	  12 Input      1 Bit        Muxes := 12    
	   5 Input      1 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5546] ROM "load" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "store" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "bc_op" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "fence" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "halt" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rfile_mux" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5587] ROM size for "alu_mux1" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5546] ROM "alu_mux2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "op_mux" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5587] ROM size for "imm_op" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "alu_op" is below threshold of ROM address width. It will be mapped to LUTs
WARNING: [Synth 8-3331] design ControlUnit has unconnected port instruction[31]
WARNING: [Synth 8-3331] design ControlUnit has unconnected port instruction[29]
WARNING: [Synth 8-3331] design ControlUnit has unconnected port instruction[28]
WARNING: [Synth 8-3331] design ControlUnit has unconnected port instruction[27]
WARNING: [Synth 8-3331] design ControlUnit has unconnected port instruction[26]
WARNING: [Synth 8-3331] design ControlUnit has unconnected port instruction[25]
WARNING: [Synth 8-3331] design ControlUnit has unconnected port instruction[24]
WARNING: [Synth 8-3331] design ControlUnit has unconnected port instruction[23]
WARNING: [Synth 8-3331] design ControlUnit has unconnected port instruction[22]
WARNING: [Synth 8-3331] design ControlUnit has unconnected port instruction[21]
WARNING: [Synth 8-3331] design ControlUnit has unconnected port instruction[20]
WARNING: [Synth 8-3331] design ControlUnit has unconnected port instruction[19]
WARNING: [Synth 8-3331] design ControlUnit has unconnected port instruction[18]
WARNING: [Synth 8-3331] design ControlUnit has unconnected port instruction[17]
WARNING: [Synth 8-3331] design ControlUnit has unconnected port instruction[16]
WARNING: [Synth 8-3331] design ControlUnit has unconnected port instruction[15]
WARNING: [Synth 8-3331] design ControlUnit has unconnected port instruction[11]
WARNING: [Synth 8-3331] design ControlUnit has unconnected port instruction[10]
WARNING: [Synth 8-3331] design ControlUnit has unconnected port instruction[9]
WARNING: [Synth 8-3331] design ControlUnit has unconnected port instruction[8]
WARNING: [Synth 8-3331] design ControlUnit has unconnected port instruction[7]
WARNING: [Synth 8-3331] design DMem has unconnected port addr_in[31]
WARNING: [Synth 8-3331] design DMem has unconnected port addr_in[30]
WARNING: [Synth 8-3331] design DMem has unconnected port addr_in[29]
WARNING: [Synth 8-3331] design DMem has unconnected port addr_in[28]
WARNING: [Synth 8-3331] design DMem has unconnected port addr_in[27]
WARNING: [Synth 8-3331] design DMem has unconnected port addr_in[26]
WARNING: [Synth 8-3331] design DMem has unconnected port addr_in[25]
WARNING: [Synth 8-3331] design DMem has unconnected port addr_in[24]
WARNING: [Synth 8-3331] design DMem has unconnected port addr_in[23]
WARNING: [Synth 8-3331] design DMem has unconnected port addr_in[22]
WARNING: [Synth 8-3331] design DMem has unconnected port addr_in[21]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-6851] RAM (ram_reg) has partial Byte Wide Write Enable pattern, however no output register found in fanout of RAM. Recommended to use supported Byte Wide Write Enable template. 
INFO: [Synth 8-6851] RAM (ram_reg) has partial Byte Wide Write Enable pattern, however no output register found in fanout of RAM. Recommended to use supported Byte Wide Write Enable template. 
INFO: [Synth 8-3886] merging instance 'MainController/dmem_we_temp_reg[2]' (LD) to 'MainController/dmem_we_temp_reg[3]'
INFO: [Synth 8-3886] merging instance 'InstructionMemory/instr_out_reg[26]' (FDE) to 'InstructionMemory/instr_out_reg[27]'
INFO: [Synth 8-3886] merging instance 'InstructionMemory/instr_out_reg[28]' (FDE) to 'InstructionMemory/instr_out_reg[31]'
INFO: [Synth 8-3886] merging instance 'InstructionMemory/instr_out_reg[29]' (FDE) to 'InstructionMemory/instr_out_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (InstructionMemory/\instr_out_reg[8] )
INFO: [Synth 8-3886] merging instance 'InstructionMemory/instr_out_reg[18]' (FDE) to 'InstructionMemory/instr_out_reg[19]'
INFO: [Synth 8-3886] merging instance 'InstructionMemory/instr_out_reg[0]' (FDE) to 'InstructionMemory/instr_out_reg[1]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (InstructionMemory/\instr_out_reg[1] )
INFO: [Synth 8-3886] merging instance 'ImmediateExtender/imm_reg[6]' (LD) to 'ImmediateExtender/imm_reg[7]'
INFO: [Synth 8-3886] merging instance 'ImmediateExtender/imm_reg[8]' (LD) to 'ImmediateExtender/imm_reg[9]'
INFO: [Synth 8-3886] merging instance 'ImmediateExtender/imm_reg[18]' (LD) to 'ImmediateExtender/imm_reg[19]'
INFO: [Synth 8-3886] merging instance 'ImmediateExtender/imm_reg[26]' (LD) to 'ImmediateExtender/imm_reg[27]'
INFO: [Synth 8-3886] merging instance 'ImmediateExtender/imm_reg[28]' (LD) to 'ImmediateExtender/imm_reg[29]'
INFO: [Synth 8-3886] merging instance 'ImmediateExtender/imm_reg[29]' (LD) to 'ImmediateExtender/imm_reg[31]'
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 872.184 ; gain = 518.262
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Distributed RAM: Preliminary Mapping  Report (see note below)
+------------+------------+-----------+----------------------+-------------------+
|Module Name | RTL Object | Inference | Size (Depth x Width) | Primitives        | 
+------------+------------+-----------+----------------------+-------------------+
|DataMemory  | ram_reg    | Implied   | 1 K x 32             | RAM256X1S x 128   | 
+------------+------------+-----------+----------------------+-------------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 872.184 ; gain = 518.262
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:32 ; elapsed = 00:00:34 . Memory (MB): peak = 878.277 ; gain = 524.355
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Distributed RAM: Final Mapping  Report
+------------+------------+-----------+----------------------+-------------------+
|Module Name | RTL Object | Inference | Size (Depth x Width) | Primitives        | 
+------------+------------+-----------+----------------------+-------------------+
|DataMemory  | ram_reg    | Implied   | 1 K x 32             | RAM256X1S x 128   | 
+------------+------------+-----------+----------------------+-------------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:34 ; elapsed = 00:00:35 . Memory (MB): peak = 924.906 ; gain = 570.984
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:35 ; elapsed = 00:00:37 . Memory (MB): peak = 924.906 ; gain = 570.984
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:35 ; elapsed = 00:00:37 . Memory (MB): peak = 924.906 ; gain = 570.984
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:35 ; elapsed = 00:00:37 . Memory (MB): peak = 924.906 ; gain = 570.984
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:35 ; elapsed = 00:00:37 . Memory (MB): peak = 924.906 ; gain = 570.984
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:35 ; elapsed = 00:00:37 . Memory (MB): peak = 924.906 ; gain = 570.984
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:35 ; elapsed = 00:00:37 . Memory (MB): peak = 924.906 ; gain = 570.984
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+----------+------+
|      |Cell      |Count |
+------+----------+------+
|1     |BUFG      |     3|
|2     |CARRY4    |    43|
|3     |LUT1      |     2|
|4     |LUT2      |    83|
|5     |LUT3      |   137|
|6     |LUT4      |   293|
|7     |LUT5      |   144|
|8     |LUT6      |   677|
|9     |MUXF7     |    61|
|10    |MUXF8     |     3|
|11    |RAM256X1S |   128|
|12    |FDCE      |    35|
|13    |FDPE      |     2|
|14    |FDRE      |   569|
|15    |LD        |   136|
|16    |IBUF      |     2|
|17    |OBUF      |     1|
+------+----------+------+

Report Instance Areas: 
+------+----------------------+------------+------+
|      |Instance              |Module      |Cells |
+------+----------------------+------------+------+
|1     |top                   |            |  2319|
|2     |  ImmediateExtender   |ImmExt      |    26|
|3     |  BranchComparator    |BranComp    |     1|
|4     |  DataExtender        |DataExt     |    32|
|5     |  ArithmaticLogicUnit |ALU         |   159|
|6     |  DataMemory          |DMem        |   272|
|7     |  InstructionMemory   |IMem        |   148|
|8     |  MainController      |ControlUnit |    93|
|9     |  ProgramCounter      |PCnt        |    72|
|10    |  RegisterFile        |RegFile     |  1510|
+------+----------------------+------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:35 ; elapsed = 00:00:37 . Memory (MB): peak = 924.906 ; gain = 570.984
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 87 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:25 ; elapsed = 00:00:29 . Memory (MB): peak = 924.906 ; gain = 206.086
Synthesis Optimization Complete : Time (s): cpu = 00:00:36 ; elapsed = 00:00:37 . Memory (MB): peak = 924.906 ; gain = 570.984
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 371 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 924.906 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 264 instances were transformed.
  LD => LDCE: 136 instances
  RAM256X1S => RAM256X1S (MUXF7, MUXF7, MUXF8, RAMS64E, RAMS64E, RAMS64E, RAMS64E): 128 instances

INFO: [Common 17-83] Releasing license: Synthesis
115 Infos, 113 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:38 ; elapsed = 00:00:41 . Memory (MB): peak = 924.906 ; gain = 583.578
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 924.906 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/Anant/OneDrive/Documents/Courses/NYU/F21_ECE_GY_6463_Advanced_Hardware_Design/Project/ECE-GY-6463-NYU-6463-RV32I-Processor/Project_Vivado/Project_Vivado.runs/synth_1/Processor.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file Processor_utilization_synth.rpt -pb Processor_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Dec 10 08:25:20 2021...
