#-----------------------------------------------------------
# Vivado v2024.2 (64-bit)
# SW Build 5239630 on Fri Nov 08 22:35:27 MST 2024
# IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
# SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
# Start of session at: Thu Mar  6 03:27:48 2025
# Process ID         : 19160
# Current directory  : D:/cse_462/fgpa_convolution_acceleration/grayscale_hardware/grayscale_hardware.runs/grayscale_grayscale_kernel_0_2_synth_1
# Command line       : vivado.exe -log grayscale_grayscale_kernel_0_2.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source grayscale_grayscale_kernel_0_2.tcl
# Log file           : D:/cse_462/fgpa_convolution_acceleration/grayscale_hardware/grayscale_hardware.runs/grayscale_grayscale_kernel_0_2_synth_1/grayscale_grayscale_kernel_0_2.vds
# Journal file       : D:/cse_462/fgpa_convolution_acceleration/grayscale_hardware/grayscale_hardware.runs/grayscale_grayscale_kernel_0_2_synth_1\vivado.jou
# Running On         : LAPTOP-D6BOEUU6
# Platform           : Windows Server 2016 or Windows 10
# Operating System   : 22631
# Processor Detail   : AMD Ryzen 7 5800H with Radeon Graphics         
# CPU Frequency      : 3194 MHz
# CPU Physical cores : 8
# CPU Logical cores  : 16
# Host memory        : 14877 MB
# Swap memory        : 11261 MB
# Total Virtual      : 26138 MB
# Available Virtual  : 2677 MB
#-----------------------------------------------------------
source grayscale_grayscale_kernel_0_2.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/cse_462/fgpa_convolution_acceleration/grayscale/grayscale'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2024.2/data/ip'.
WARNING: [IP_Flow 19-4995] The host OS only allows 260 characters in a normal path. The IP cache path is more than 80 characters. If you experience issues with IP caching, please consider changing the IP cache to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter. 
Current IP cache path is d:/cse_462/fgpa_convolution_acceleration/grayscale_hardware/grayscale_hardware.cache/ip 
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: grayscale_grayscale_kernel_0_2
Command: synth_design -top grayscale_grayscale_kernel_0_2 -part xc7z020clg400-1 -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 26040
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:16 . Memory (MB): peak = 1082.031 ; gain = 469.133
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'grayscale_grayscale_kernel_0_2' [d:/cse_462/fgpa_convolution_acceleration/grayscale_hardware/grayscale_hardware.gen/sources_1/bd/grayscale/ip/grayscale_grayscale_kernel_0_2/synth/grayscale_grayscale_kernel_0_2.v:53]
INFO: [Synth 8-6157] synthesizing module 'grayscale_kernel' [d:/cse_462/fgpa_convolution_acceleration/grayscale_hardware/grayscale_hardware.gen/sources_1/bd/grayscale/ipshared/5774/hdl/verilog/grayscale_kernel.v:9]
INFO: [Synth 8-6157] synthesizing module 'grayscale_kernel_grayscale_kernel_Pipeline_VITIS_LOOP_38_1_VITIS_LOOP_39_2' [d:/cse_462/fgpa_convolution_acceleration/grayscale_hardware/grayscale_hardware.gen/sources_1/bd/grayscale/ipshared/5774/hdl/verilog/grayscale_kernel_grayscale_kernel_Pipeline_VITIS_LOOP_38_1_VITIS_LOOP_39_2.v:9]
INFO: [Synth 8-6157] synthesizing module 'grayscale_kernel_fadd_32ns_32ns_32_5_full_dsp_1' [d:/cse_462/fgpa_convolution_acceleration/grayscale_hardware/grayscale_hardware.gen/sources_1/bd/grayscale/ipshared/5774/hdl/verilog/grayscale_kernel_fadd_32ns_32ns_32_5_full_dsp_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'grayscale_kernel_fadd_32ns_32ns_32_5_full_dsp_1_ip' [d:/cse_462/fgpa_convolution_acceleration/grayscale_hardware/grayscale_hardware.gen/sources_1/bd/grayscale/ipshared/5774/hdl/ip/grayscale_kernel_fadd_32ns_32ns_32_5_full_dsp_1_ip.v:53]
INFO: [Synth 8-6157] synthesizing module 'LUT1' [C:/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:84087]
INFO: [Synth 8-6155] done synthesizing module 'LUT1' (0#1) [C:/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:84087]
INFO: [Synth 8-6155] done synthesizing module 'grayscale_kernel_fadd_32ns_32ns_32_5_full_dsp_1_ip' (0#1) [d:/cse_462/fgpa_convolution_acceleration/grayscale_hardware/grayscale_hardware.gen/sources_1/bd/grayscale/ipshared/5774/hdl/ip/grayscale_kernel_fadd_32ns_32ns_32_5_full_dsp_1_ip.v:53]
INFO: [Synth 8-6155] done synthesizing module 'grayscale_kernel_fadd_32ns_32ns_32_5_full_dsp_1' (0#1) [d:/cse_462/fgpa_convolution_acceleration/grayscale_hardware/grayscale_hardware.gen/sources_1/bd/grayscale/ipshared/5774/hdl/verilog/grayscale_kernel_fadd_32ns_32ns_32_5_full_dsp_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'grayscale_kernel_fmul_32ns_32ns_32_4_max_dsp_1' [d:/cse_462/fgpa_convolution_acceleration/grayscale_hardware/grayscale_hardware.gen/sources_1/bd/grayscale/ipshared/5774/hdl/verilog/grayscale_kernel_fmul_32ns_32ns_32_4_max_dsp_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'grayscale_kernel_fmul_32ns_32ns_32_4_max_dsp_1_ip' [d:/cse_462/fgpa_convolution_acceleration/grayscale_hardware/grayscale_hardware.gen/sources_1/bd/grayscale/ipshared/5774/hdl/ip/grayscale_kernel_fmul_32ns_32ns_32_4_max_dsp_1_ip.v:53]
INFO: [Synth 8-6155] done synthesizing module 'grayscale_kernel_fmul_32ns_32ns_32_4_max_dsp_1_ip' (0#1) [d:/cse_462/fgpa_convolution_acceleration/grayscale_hardware/grayscale_hardware.gen/sources_1/bd/grayscale/ipshared/5774/hdl/ip/grayscale_kernel_fmul_32ns_32ns_32_4_max_dsp_1_ip.v:53]
INFO: [Synth 8-6155] done synthesizing module 'grayscale_kernel_fmul_32ns_32ns_32_4_max_dsp_1' (0#1) [d:/cse_462/fgpa_convolution_acceleration/grayscale_hardware/grayscale_hardware.gen/sources_1/bd/grayscale/ipshared/5774/hdl/verilog/grayscale_kernel_fmul_32ns_32ns_32_4_max_dsp_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'grayscale_kernel_uitofp_32ns_32_6_no_dsp_1' [d:/cse_462/fgpa_convolution_acceleration/grayscale_hardware/grayscale_hardware.gen/sources_1/bd/grayscale/ipshared/5774/hdl/verilog/grayscale_kernel_uitofp_32ns_32_6_no_dsp_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'grayscale_kernel_uitofp_32ns_32_6_no_dsp_1_ip' [d:/cse_462/fgpa_convolution_acceleration/grayscale_hardware/grayscale_hardware.gen/sources_1/bd/grayscale/ipshared/5774/hdl/ip/grayscale_kernel_uitofp_32ns_32_6_no_dsp_1_ip.v:53]
INFO: [Synth 8-6155] done synthesizing module 'grayscale_kernel_uitofp_32ns_32_6_no_dsp_1_ip' (0#1) [d:/cse_462/fgpa_convolution_acceleration/grayscale_hardware/grayscale_hardware.gen/sources_1/bd/grayscale/ipshared/5774/hdl/ip/grayscale_kernel_uitofp_32ns_32_6_no_dsp_1_ip.v:53]
INFO: [Synth 8-6155] done synthesizing module 'grayscale_kernel_uitofp_32ns_32_6_no_dsp_1' (0#1) [d:/cse_462/fgpa_convolution_acceleration/grayscale_hardware/grayscale_hardware.gen/sources_1/bd/grayscale/ipshared/5774/hdl/verilog/grayscale_kernel_uitofp_32ns_32_6_no_dsp_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'grayscale_kernel_flow_control_loop_pipe_sequential_init' [d:/cse_462/fgpa_convolution_acceleration/grayscale_hardware/grayscale_hardware.gen/sources_1/bd/grayscale/ipshared/5774/hdl/verilog/grayscale_kernel_flow_control_loop_pipe_sequential_init.v:11]
INFO: [Synth 8-6155] done synthesizing module 'grayscale_kernel_flow_control_loop_pipe_sequential_init' (0#1) [d:/cse_462/fgpa_convolution_acceleration/grayscale_hardware/grayscale_hardware.gen/sources_1/bd/grayscale/ipshared/5774/hdl/verilog/grayscale_kernel_flow_control_loop_pipe_sequential_init.v:11]
INFO: [Synth 8-6155] done synthesizing module 'grayscale_kernel_grayscale_kernel_Pipeline_VITIS_LOOP_38_1_VITIS_LOOP_39_2' (0#1) [d:/cse_462/fgpa_convolution_acceleration/grayscale_hardware/grayscale_hardware.gen/sources_1/bd/grayscale/ipshared/5774/hdl/verilog/grayscale_kernel_grayscale_kernel_Pipeline_VITIS_LOOP_38_1_VITIS_LOOP_39_2.v:9]
INFO: [Synth 8-6157] synthesizing module 'grayscale_kernel_control_s_axi' [d:/cse_462/fgpa_convolution_acceleration/grayscale_hardware/grayscale_hardware.gen/sources_1/bd/grayscale/ipshared/5774/hdl/verilog/grayscale_kernel_control_s_axi.v:9]
INFO: [Synth 8-155] case statement is not full and has no default [d:/cse_462/fgpa_convolution_acceleration/grayscale_hardware/grayscale_hardware.gen/sources_1/bd/grayscale/ipshared/5774/hdl/verilog/grayscale_kernel_control_s_axi.v:211]
INFO: [Synth 8-6155] done synthesizing module 'grayscale_kernel_control_s_axi' (0#1) [d:/cse_462/fgpa_convolution_acceleration/grayscale_hardware/grayscale_hardware.gen/sources_1/bd/grayscale/ipshared/5774/hdl/verilog/grayscale_kernel_control_s_axi.v:9]
INFO: [Synth 8-6157] synthesizing module 'grayscale_kernel_mul_31ns_31ns_62_2_1' [d:/cse_462/fgpa_convolution_acceleration/grayscale_hardware/grayscale_hardware.gen/sources_1/bd/grayscale/ipshared/5774/hdl/verilog/grayscale_kernel_mul_31ns_31ns_62_2_1.v:5]
INFO: [Synth 8-6155] done synthesizing module 'grayscale_kernel_mul_31ns_31ns_62_2_1' (0#1) [d:/cse_462/fgpa_convolution_acceleration/grayscale_hardware/grayscale_hardware.gen/sources_1/bd/grayscale/ipshared/5774/hdl/verilog/grayscale_kernel_mul_31ns_31ns_62_2_1.v:5]
INFO: [Synth 8-6157] synthesizing module 'grayscale_kernel_regslice_both' [d:/cse_462/fgpa_convolution_acceleration/grayscale_hardware/grayscale_hardware.gen/sources_1/bd/grayscale/ipshared/5774/hdl/verilog/grayscale_kernel_regslice_both.v:8]
INFO: [Synth 8-6155] done synthesizing module 'grayscale_kernel_regslice_both' (0#1) [d:/cse_462/fgpa_convolution_acceleration/grayscale_hardware/grayscale_hardware.gen/sources_1/bd/grayscale/ipshared/5774/hdl/verilog/grayscale_kernel_regslice_both.v:8]
INFO: [Synth 8-6157] synthesizing module 'grayscale_kernel_regslice_both__parameterized0' [d:/cse_462/fgpa_convolution_acceleration/grayscale_hardware/grayscale_hardware.gen/sources_1/bd/grayscale/ipshared/5774/hdl/verilog/grayscale_kernel_regslice_both.v:8]
INFO: [Synth 8-6155] done synthesizing module 'grayscale_kernel_regslice_both__parameterized0' (0#1) [d:/cse_462/fgpa_convolution_acceleration/grayscale_hardware/grayscale_hardware.gen/sources_1/bd/grayscale/ipshared/5774/hdl/verilog/grayscale_kernel_regslice_both.v:8]
INFO: [Synth 8-6157] synthesizing module 'grayscale_kernel_regslice_both__parameterized1' [d:/cse_462/fgpa_convolution_acceleration/grayscale_hardware/grayscale_hardware.gen/sources_1/bd/grayscale/ipshared/5774/hdl/verilog/grayscale_kernel_regslice_both.v:8]
INFO: [Synth 8-6155] done synthesizing module 'grayscale_kernel_regslice_both__parameterized1' (0#1) [d:/cse_462/fgpa_convolution_acceleration/grayscale_hardware/grayscale_hardware.gen/sources_1/bd/grayscale/ipshared/5774/hdl/verilog/grayscale_kernel_regslice_both.v:8]
INFO: [Synth 8-6155] done synthesizing module 'grayscale_kernel' (0#1) [d:/cse_462/fgpa_convolution_acceleration/grayscale_hardware/grayscale_hardware.gen/sources_1/bd/grayscale/ipshared/5774/hdl/verilog/grayscale_kernel.v:9]
INFO: [Synth 8-6155] done synthesizing module 'grayscale_grayscale_kernel_0_2' (0#1) [d:/cse_462/fgpa_convolution_acceleration/grayscale_hardware/grayscale_hardware.gen/sources_1/bd/grayscale/ip/grayscale_grayscale_kernel_0_2/synth/grayscale_grayscale_kernel_0_2.v:53]
WARNING: [Synth 8-6014] Unused sequential element int_ap_done_reg was removed.  [d:/cse_462/fgpa_convolution_acceleration/grayscale_hardware/grayscale_hardware.gen/sources_1/bd/grayscale/ipshared/5774/hdl/verilog/grayscale_kernel_control_s_axi.v:276]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
WARNING: [Synth 8-7129] Port reset in module grayscale_kernel_mul_31ns_31ns_62_2_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port AWADDR[1] in module grayscale_kernel_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port AWADDR[0] in module grayscale_kernel_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_10_viv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_10_viv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_10_viv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_10_viv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_10_viv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_10_viv__parameterized55 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_10_viv__parameterized55 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_10_viv__parameterized55 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_10_viv__parameterized55 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_10_viv__parameterized55 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_10_viv__parameterized17 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_10_viv__parameterized17 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_10_viv__parameterized17 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DEC_OP_STATE[11] in module flt_dec_op__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DEC_OP_STATE[10] in module flt_dec_op__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DEC_OP_STATE[9] in module flt_dec_op__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DEC_OP_STATE[8] in module flt_dec_op__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DIVIDE_BY_ZERO_IN in module flt_dec_op__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_10_viv__parameterized33 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_10_viv__parameterized33 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_10_viv__parameterized33 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_10_viv__parameterized87 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_10_viv__parameterized87 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_10_viv__parameterized87 is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[31] in module fix_to_flt_conv_exp is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[30] in module fix_to_flt_conv_exp is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[29] in module fix_to_flt_conv_exp is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[28] in module fix_to_flt_conv_exp is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[27] in module fix_to_flt_conv_exp is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[26] in module fix_to_flt_conv_exp is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[25] in module fix_to_flt_conv_exp is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[24] in module fix_to_flt_conv_exp is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[23] in module fix_to_flt_conv_exp is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[22] in module fix_to_flt_conv_exp is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[21] in module fix_to_flt_conv_exp is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[20] in module fix_to_flt_conv_exp is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[19] in module fix_to_flt_conv_exp is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[18] in module fix_to_flt_conv_exp is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[17] in module fix_to_flt_conv_exp is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[16] in module fix_to_flt_conv_exp is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[15] in module fix_to_flt_conv_exp is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[14] in module fix_to_flt_conv_exp is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[13] in module fix_to_flt_conv_exp is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[12] in module fix_to_flt_conv_exp is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[11] in module fix_to_flt_conv_exp is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[10] in module fix_to_flt_conv_exp is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[9] in module fix_to_flt_conv_exp is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[8] in module fix_to_flt_conv_exp is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[7] in module fix_to_flt_conv_exp is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[6] in module fix_to_flt_conv_exp is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[5] in module fix_to_flt_conv_exp is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[4] in module fix_to_flt_conv_exp is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[3] in module fix_to_flt_conv_exp is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[2] in module fix_to_flt_conv_exp is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[1] in module fix_to_flt_conv_exp is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[0] in module fix_to_flt_conv_exp is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_10_viv__parameterized83 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_10_viv__parameterized83 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_10_viv__parameterized83 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_10_viv__parameterized85 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_10_viv__parameterized85 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_10_viv__parameterized85 is either unconnected or has no load
WARNING: [Synth 8-7129] Port B[11] in module carry_chain__parameterized9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_10_viv__parameterized81 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_10_viv__parameterized81 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_10_viv__parameterized81 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_10_viv__parameterized81 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_10_viv__parameterized81 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_10_viv__parameterized79 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_10_viv__parameterized79 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_10_viv__parameterized79 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_10_viv__parameterized79 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_10_viv__parameterized79 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_10_viv__parameterized25 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_10_viv__parameterized25 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_10_viv__parameterized25 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_10_viv__parameterized25 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_10_viv__parameterized25 is either unconnected or has no load
WARNING: [Synth 8-7129] Port NORMALIZE[1] in module flt_round_bit is either unconnected or has no load
WARNING: [Synth 8-7129] Port FIXED_POINT in module flt_round_bit is either unconnected or has no load
WARNING: [Synth 8-7129] Port FIX_MANT_SIGN in module flt_round_bit is either unconnected or has no load
WARNING: [Synth 8-7129] Port SIGN in module flt_round_bit is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_10_viv__parameterized51 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_10_viv__parameterized51 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_10_viv__parameterized51 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_10_viv__parameterized51 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_10_viv__parameterized51 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_10_viv__parameterized43 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_10_viv__parameterized43 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_10_viv__parameterized43 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_10_viv__parameterized43 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_10_viv__parameterized43 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_10_viv__parameterized29 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_10_viv__parameterized29 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_10_viv__parameterized29 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_10_viv__parameterized29 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_10_viv__parameterized29 is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:19 ; elapsed = 00:00:29 . Memory (MB): peak = 1337.516 ; gain = 724.617
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:19 ; elapsed = 00:00:30 . Memory (MB): peak = 1337.516 ; gain = 724.617
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:19 ; elapsed = 00:00:30 . Memory (MB): peak = 1337.516 ; gain = 724.617
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.286 . Memory (MB): peak = 1337.516 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 457 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [d:/cse_462/fgpa_convolution_acceleration/grayscale_hardware/grayscale_hardware.gen/sources_1/bd/grayscale/ip/grayscale_grayscale_kernel_0_2/constraints/grayscale_kernel_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [d:/cse_462/fgpa_convolution_acceleration/grayscale_hardware/grayscale_hardware.gen/sources_1/bd/grayscale/ip/grayscale_grayscale_kernel_0_2/constraints/grayscale_kernel_ooc.xdc] for cell 'inst'
Parsing XDC File [D:/cse_462/fgpa_convolution_acceleration/grayscale_hardware/grayscale_hardware.runs/grayscale_grayscale_kernel_0_2_synth_1/dont_touch.xdc]
Finished Parsing XDC File [D:/cse_462/fgpa_convolution_acceleration/grayscale_hardware/grayscale_hardware.runs/grayscale_grayscale_kernel_0_2_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 1337.516 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 6 instances were transformed.
  FDE => FDRE: 6 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.173 . Memory (MB): peak = 1338.273 ; gain = 0.758
INFO: [Designutils 20-5008] Incremental synthesis strategy off
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:25 ; elapsed = 00:00:46 . Memory (MB): peak = 1338.273 ; gain = 725.375
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:25 ; elapsed = 00:00:46 . Memory (MB): peak = 1338.273 ; gain = 725.375
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for inst. (constraint file  D:/cse_462/fgpa_convolution_acceleration/grayscale_hardware/grayscale_hardware.runs/grayscale_grayscale_kernel_0_2_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:25 ; elapsed = 00:00:46 . Memory (MB): peak = 1338.273 ; gain = 725.375
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'wstate_reg' in module 'grayscale_kernel_control_s_axi'
INFO: [Synth 8-802] inferred FSM for state register 'rstate_reg' in module 'grayscale_kernel_control_s_axi'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'grayscale_kernel_regslice_both'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'grayscale_kernel_regslice_both__parameterized0'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'grayscale_kernel_regslice_both__parameterized1'
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                             0001 |                               11
*
                  WRIDLE |                             0010 |                               00
                  WRDATA |                             0100 |                               01
                  WRRESP |                             1000 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'wstate_reg' using encoding 'one-hot' in module 'grayscale_kernel_control_s_axi'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              001 |                               10
*
                  RDIDLE |                              010 |                               00
                  RDDATA |                              100 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rstate_reg' using encoding 'one-hot' in module 'grayscale_kernel_control_s_axi'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                               00 |                               00
*
                    ZERO |                               01 |                               10
                     ONE |                               11 |                               11
                     TWO |                               10 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'grayscale_kernel_regslice_both'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                               00 |                               00
*
                    ZERO |                               01 |                               10
                     ONE |                               11 |                               11
                     TWO |                               10 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'grayscale_kernel_regslice_both__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                               00 |                               00
*
                    ZERO |                               01 |                               10
                     ONE |                               11 |                               11
                     TWO |                               10 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'grayscale_kernel_regslice_both__parameterized1'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:26 ; elapsed = 00:00:49 . Memory (MB): peak = 1338.273 ; gain = 725.375
---------------------------------------------------------------------------------
INFO: [Synth 8-223] decloning instance 'grayscale_kernel_fadd_32ns_32ns_32_5_full_dsp_1:/grayscale_kernel_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/SUB_DELAY' (delay__parameterized0) to 'grayscale_kernel_fadd_32ns_32ns_32_5_full_dsp_1:/grayscale_kernel_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/SUB_ADD_IP_DELAY'
INFO: [Synth 8-223] decloning instance 'grayscale_kernel_fadd_32ns_32ns_32_5_full_dsp_1:/grayscale_kernel_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'grayscale_kernel_fadd_32ns_32ns_32_5_full_dsp_1:/grayscale_kernel_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'grayscale_kernel_fadd_32ns_32ns_32_5_full_dsp_1:/grayscale_kernel_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'grayscale_kernel_fadd_32ns_32ns_32_5_full_dsp_1:/grayscale_kernel_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'grayscale_kernel_fmul_32ns_32ns_32_4_max_dsp_1:/grayscale_kernel_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'grayscale_kernel_fmul_32ns_32ns_32_4_max_dsp_1:/grayscale_kernel_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'grayscale_kernel_fmul_32ns_32ns_32_4_max_dsp_1:/grayscale_kernel_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'grayscale_kernel_fmul_32ns_32ns_32_4_max_dsp_1:/grayscale_kernel_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'grayscale_kernel_uitofp_32ns_32_6_no_dsp_1:/grayscale_kernel_uitofp_32ns_32_6_no_dsp_1_ip_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXTRA_LSB_BIT_DEL' (delay__parameterized0) to 'grayscale_kernel_uitofp_32ns_32_6_no_dsp_1:/grayscale_kernel_uitofp_32ns_32_6_no_dsp_1_ip_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXTRA_LSB_RND1_DEL'
INFO: [Synth 8-223] decloning instance 'grayscale_kernel_uitofp_32ns_32_6_no_dsp_1:/grayscale_kernel_uitofp_32ns_32_6_no_dsp_1_ip_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXP_INC_DELAY' (delay__parameterized0) to 'grayscale_kernel_uitofp_32ns_32_6_no_dsp_1:/grayscale_kernel_uitofp_32ns_32_6_no_dsp_1_ip_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXP_INC_RND1_DELAY'
INFO: [Synth 8-223] decloning instance 'grayscale_kernel_uitofp_32ns_32_6_no_dsp_1:/grayscale_kernel_uitofp_32ns_32_6_no_dsp_1_ip_u/inst/i_synth/DELAY_INVALID_OP' (delay__parameterized0) to 'grayscale_kernel_uitofp_32ns_32_6_no_dsp_1:/grayscale_kernel_uitofp_32ns_32_6_no_dsp_1_ip_u/inst/i_synth/DELAY_DIVIDE_BY_ZERO'
INFO: [Synth 8-223] decloning instance 'grayscale_kernel_uitofp_32ns_32_6_no_dsp_1:/grayscale_kernel_uitofp_32ns_32_6_no_dsp_1_ip_u/inst/i_synth/DELAY_INVALID_OP' (delay__parameterized0) to 'grayscale_kernel_uitofp_32ns_32_6_no_dsp_1:/grayscale_kernel_uitofp_32ns_32_6_no_dsp_1_ip_u/inst/i_synth/DELAY_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'grayscale_kernel_uitofp_32ns_32_6_no_dsp_1:/grayscale_kernel_uitofp_32ns_32_6_no_dsp_1_ip_u/inst/i_synth/DELAY_INVALID_OP' (delay__parameterized0) to 'grayscale_kernel_uitofp_32ns_32_6_no_dsp_1:/grayscale_kernel_uitofp_32ns_32_6_no_dsp_1_ip_u/inst/i_synth/DELAY_UNDERFLOW'
INFO: [Synth 8-223] decloning instance 'grayscale_kernel_uitofp_32ns_32_6_no_dsp_1:/grayscale_kernel_uitofp_32ns_32_6_no_dsp_1_ip_u/inst/i_synth/DELAY_INVALID_OP' (delay__parameterized0) to 'grayscale_kernel_uitofp_32ns_32_6_no_dsp_1:/grayscale_kernel_uitofp_32ns_32_6_no_dsp_1_ip_u/inst/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'grayscale_kernel_uitofp_32ns_32_6_no_dsp_1:/grayscale_kernel_uitofp_32ns_32_6_no_dsp_1_ip_u/inst/i_synth/DELAY_INVALID_OP' (delay__parameterized0) to 'grayscale_kernel_uitofp_32ns_32_6_no_dsp_1:/grayscale_kernel_uitofp_32ns_32_6_no_dsp_1_ip_u/inst/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-6014] Unused sequential element mul_31ns_31ns_62_2_1_U24/tmp_product was removed.  [d:/cse_462/fgpa_convolution_acceleration/grayscale_hardware/grayscale_hardware.gen/sources_1/bd/grayscale/ipshared/5774/hdl/verilog/grayscale_kernel_mul_31ns_31ns_62_2_1.v:47]
WARNING: [Synth 8-6014] Unused sequential element mul_31ns_31ns_62_2_1_U24/buff0_reg was removed.  [d:/cse_462/fgpa_convolution_acceleration/grayscale_hardware/grayscale_hardware.gen/sources_1/bd/grayscale/ipshared/5774/hdl/verilog/grayscale_kernel_mul_31ns_31ns_62_2_1.v:47]
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_19_viv__1.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_19_viv__1.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_19_viv.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_19_viv.
WARNING: [Synth 8-3332] Sequential element (control_s_axi_U/FSM_onehot_wstate_reg[0]) is unused and will be removed from module grayscale_kernel.
WARNING: [Synth 8-3332] Sequential element (control_s_axi_U/FSM_onehot_rstate_reg[0]) is unused and will be removed from module grayscale_kernel.
WARNING: [Synth 8-3332] Sequential element (regslice_both_input_stream_V_last_V_U/FSM_sequential_state_reg[1]) is unused and will be removed from module grayscale_kernel.
WARNING: [Synth 8-3332] Sequential element (regslice_both_input_stream_V_last_V_U/FSM_sequential_state_reg[0]) is unused and will be removed from module grayscale_kernel.
WARNING: [Synth 8-3332] Sequential element (mul_31ns_31ns_62_2_1_U24/buff0_reg[47]) is unused and will be removed from module grayscale_kernel.
WARNING: [Synth 8-3332] Sequential element (mul_31ns_31ns_62_2_1_U24/buff0_reg[46]) is unused and will be removed from module grayscale_kernel.
WARNING: [Synth 8-3332] Sequential element (mul_31ns_31ns_62_2_1_U24/buff0_reg[45]) is unused and will be removed from module grayscale_kernel.
WARNING: [Synth 8-3332] Sequential element (mul_31ns_31ns_62_2_1_U24/buff0_reg[44]) is unused and will be removed from module grayscale_kernel.
WARNING: [Synth 8-3332] Sequential element (mul_31ns_31ns_62_2_1_U24/buff0_reg[43]) is unused and will be removed from module grayscale_kernel.
WARNING: [Synth 8-3332] Sequential element (mul_31ns_31ns_62_2_1_U24/buff0_reg[42]) is unused and will be removed from module grayscale_kernel.
WARNING: [Synth 8-3332] Sequential element (mul_31ns_31ns_62_2_1_U24/buff0_reg[41]) is unused and will be removed from module grayscale_kernel.
WARNING: [Synth 8-3332] Sequential element (mul_31ns_31ns_62_2_1_U24/buff0_reg[40]) is unused and will be removed from module grayscale_kernel.
WARNING: [Synth 8-3332] Sequential element (mul_31ns_31ns_62_2_1_U24/buff0_reg[39]) is unused and will be removed from module grayscale_kernel.
WARNING: [Synth 8-3332] Sequential element (mul_31ns_31ns_62_2_1_U24/buff0_reg[38]) is unused and will be removed from module grayscale_kernel.
WARNING: [Synth 8-3332] Sequential element (mul_31ns_31ns_62_2_1_U24/buff0_reg[37]) is unused and will be removed from module grayscale_kernel.
WARNING: [Synth 8-3332] Sequential element (mul_31ns_31ns_62_2_1_U24/buff0_reg[36]) is unused and will be removed from module grayscale_kernel.
WARNING: [Synth 8-3332] Sequential element (mul_31ns_31ns_62_2_1_U24/buff0_reg[35]) is unused and will be removed from module grayscale_kernel.
WARNING: [Synth 8-3332] Sequential element (mul_31ns_31ns_62_2_1_U24/buff0_reg[34]) is unused and will be removed from module grayscale_kernel.
WARNING: [Synth 8-3332] Sequential element (mul_31ns_31ns_62_2_1_U24/buff0_reg[33]) is unused and will be removed from module grayscale_kernel.
WARNING: [Synth 8-3332] Sequential element (mul_31ns_31ns_62_2_1_U24/buff0_reg[32]) is unused and will be removed from module grayscale_kernel.
WARNING: [Synth 8-3332] Sequential element (mul_31ns_31ns_62_2_1_U24/buff0_reg[31]) is unused and will be removed from module grayscale_kernel.
WARNING: [Synth 8-3332] Sequential element (mul_31ns_31ns_62_2_1_U24/buff0_reg[30]) is unused and will be removed from module grayscale_kernel.
WARNING: [Synth 8-3332] Sequential element (mul_31ns_31ns_62_2_1_U24/buff0_reg[29]) is unused and will be removed from module grayscale_kernel.
WARNING: [Synth 8-3332] Sequential element (mul_31ns_31ns_62_2_1_U24/buff0_reg[28]) is unused and will be removed from module grayscale_kernel.
WARNING: [Synth 8-3332] Sequential element (mul_31ns_31ns_62_2_1_U24/buff0_reg[27]) is unused and will be removed from module grayscale_kernel.
WARNING: [Synth 8-3332] Sequential element (mul_31ns_31ns_62_2_1_U24/buff0_reg[26]) is unused and will be removed from module grayscale_kernel.
WARNING: [Synth 8-3332] Sequential element (mul_31ns_31ns_62_2_1_U24/buff0_reg[25]) is unused and will be removed from module grayscale_kernel.
WARNING: [Synth 8-3332] Sequential element (mul_31ns_31ns_62_2_1_U24/buff0_reg[24]) is unused and will be removed from module grayscale_kernel.
WARNING: [Synth 8-3332] Sequential element (mul_31ns_31ns_62_2_1_U24/buff0_reg[23]) is unused and will be removed from module grayscale_kernel.
WARNING: [Synth 8-3332] Sequential element (mul_31ns_31ns_62_2_1_U24/buff0_reg[22]) is unused and will be removed from module grayscale_kernel.
WARNING: [Synth 8-3332] Sequential element (mul_31ns_31ns_62_2_1_U24/buff0_reg[21]) is unused and will be removed from module grayscale_kernel.
WARNING: [Synth 8-3332] Sequential element (mul_31ns_31ns_62_2_1_U24/buff0_reg[20]) is unused and will be removed from module grayscale_kernel.
WARNING: [Synth 8-3332] Sequential element (mul_31ns_31ns_62_2_1_U24/buff0_reg[19]) is unused and will be removed from module grayscale_kernel.
WARNING: [Synth 8-3332] Sequential element (mul_31ns_31ns_62_2_1_U24/buff0_reg[18]) is unused and will be removed from module grayscale_kernel.
WARNING: [Synth 8-3332] Sequential element (mul_31ns_31ns_62_2_1_U24/buff0_reg[17]) is unused and will be removed from module grayscale_kernel.
WARNING: [Synth 8-3332] Sequential element (mul_31ns_31ns_62_2_1_U24/buff0_reg[47]__0) is unused and will be removed from module grayscale_kernel.
WARNING: [Synth 8-3332] Sequential element (mul_31ns_31ns_62_2_1_U24/buff0_reg[46]__0) is unused and will be removed from module grayscale_kernel.
WARNING: [Synth 8-3332] Sequential element (mul_31ns_31ns_62_2_1_U24/buff0_reg[45]__0) is unused and will be removed from module grayscale_kernel.
WARNING: [Synth 8-3332] Sequential element (mul_31ns_31ns_62_2_1_U24/buff0_reg[44]__0) is unused and will be removed from module grayscale_kernel.
WARNING: [Synth 8-3332] Sequential element (mul_31ns_31ns_62_2_1_U24/buff0_reg[43]__0) is unused and will be removed from module grayscale_kernel.
WARNING: [Synth 8-3332] Sequential element (mul_31ns_31ns_62_2_1_U24/buff0_reg[42]__0) is unused and will be removed from module grayscale_kernel.
WARNING: [Synth 8-3332] Sequential element (mul_31ns_31ns_62_2_1_U24/buff0_reg[41]__0) is unused and will be removed from module grayscale_kernel.
WARNING: [Synth 8-3332] Sequential element (mul_31ns_31ns_62_2_1_U24/buff0_reg[40]__0) is unused and will be removed from module grayscale_kernel.
WARNING: [Synth 8-3332] Sequential element (mul_31ns_31ns_62_2_1_U24/buff0_reg[39]__0) is unused and will be removed from module grayscale_kernel.
WARNING: [Synth 8-3332] Sequential element (mul_31ns_31ns_62_2_1_U24/buff0_reg[38]__0) is unused and will be removed from module grayscale_kernel.
WARNING: [Synth 8-3332] Sequential element (mul_31ns_31ns_62_2_1_U24/buff0_reg[37]__0) is unused and will be removed from module grayscale_kernel.
WARNING: [Synth 8-3332] Sequential element (mul_31ns_31ns_62_2_1_U24/buff0_reg[36]__0) is unused and will be removed from module grayscale_kernel.
WARNING: [Synth 8-3332] Sequential element (mul_31ns_31ns_62_2_1_U24/buff0_reg[35]__0) is unused and will be removed from module grayscale_kernel.
WARNING: [Synth 8-3332] Sequential element (mul_31ns_31ns_62_2_1_U24/buff0_reg[34]__0) is unused and will be removed from module grayscale_kernel.
WARNING: [Synth 8-3332] Sequential element (mul_31ns_31ns_62_2_1_U24/buff0_reg[33]__0) is unused and will be removed from module grayscale_kernel.
WARNING: [Synth 8-3332] Sequential element (mul_31ns_31ns_62_2_1_U24/buff0_reg[32]__0) is unused and will be removed from module grayscale_kernel.
WARNING: [Synth 8-3332] Sequential element (mul_31ns_31ns_62_2_1_U24/buff0_reg[31]__0) is unused and will be removed from module grayscale_kernel.
WARNING: [Synth 8-3332] Sequential element (mul_31ns_31ns_62_2_1_U24/buff0_reg[30]__0) is unused and will be removed from module grayscale_kernel.
WARNING: [Synth 8-3332] Sequential element (mul_31ns_31ns_62_2_1_U24/buff0_reg[29]__0) is unused and will be removed from module grayscale_kernel.
WARNING: [Synth 8-3332] Sequential element (mul_31ns_31ns_62_2_1_U24/buff0_reg[28]__0) is unused and will be removed from module grayscale_kernel.
WARNING: [Synth 8-3332] Sequential element (mul_31ns_31ns_62_2_1_U24/buff0_reg[27]__0) is unused and will be removed from module grayscale_kernel.
WARNING: [Synth 8-3332] Sequential element (mul_31ns_31ns_62_2_1_U24/buff0_reg[26]__0) is unused and will be removed from module grayscale_kernel.
WARNING: [Synth 8-3332] Sequential element (mul_31ns_31ns_62_2_1_U24/buff0_reg[25]__0) is unused and will be removed from module grayscale_kernel.
WARNING: [Synth 8-3332] Sequential element (mul_31ns_31ns_62_2_1_U24/buff0_reg[24]__0) is unused and will be removed from module grayscale_kernel.
WARNING: [Synth 8-3332] Sequential element (mul_31ns_31ns_62_2_1_U24/buff0_reg[23]__0) is unused and will be removed from module grayscale_kernel.
WARNING: [Synth 8-3332] Sequential element (mul_31ns_31ns_62_2_1_U24/buff0_reg[22]__0) is unused and will be removed from module grayscale_kernel.
WARNING: [Synth 8-3332] Sequential element (mul_31ns_31ns_62_2_1_U24/buff0_reg[21]__0) is unused and will be removed from module grayscale_kernel.
WARNING: [Synth 8-3332] Sequential element (mul_31ns_31ns_62_2_1_U24/buff0_reg[20]__0) is unused and will be removed from module grayscale_kernel.
WARNING: [Synth 8-3332] Sequential element (mul_31ns_31ns_62_2_1_U24/buff0_reg[19]__0) is unused and will be removed from module grayscale_kernel.
WARNING: [Synth 8-3332] Sequential element (mul_31ns_31ns_62_2_1_U24/buff0_reg[18]__0) is unused and will be removed from module grayscale_kernel.
WARNING: [Synth 8-3332] Sequential element (mul_31ns_31ns_62_2_1_U24/buff0_reg[17]__0) is unused and will be removed from module grayscale_kernel.
WARNING: [Synth 8-3332] Sequential element (mul_31ns_31ns_62_2_1_U24/tmp_product__18) is unused and will be removed from module grayscale_kernel.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:31 ; elapsed = 00:01:03 . Memory (MB): peak = 1338.273 ; gain = 725.375
---------------------------------------------------------------------------------
 Sort Area is  mul_31ns_31ns_62_2_1_U24/tmp_product_0 : 0 0 : 3137 5871 : Used 1 time 0
 Sort Area is  mul_31ns_31ns_62_2_1_U24/tmp_product_0 : 0 1 : 2734 5871 : Used 1 time 0
 Sort Area is  mul_31ns_31ns_62_2_1_U24/tmp_product_3 : 0 0 : 2667 5230 : Used 1 time 0
 Sort Area is  mul_31ns_31ns_62_2_1_U24/tmp_product_3 : 0 1 : 2563 5230 : Used 1 time 0
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:35 ; elapsed = 00:01:18 . Memory (MB): peak = 1499.402 ; gain = 886.504
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:37 ; elapsed = 00:01:20 . Memory (MB): peak = 1539.773 ; gain = 926.875
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:38 ; elapsed = 00:01:22 . Memory (MB): peak = 1544.117 ; gain = 931.219
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:42 ; elapsed = 00:01:26 . Memory (MB): peak = 1732.797 ; gain = 1119.898
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:42 ; elapsed = 00:01:26 . Memory (MB): peak = 1732.797 ; gain = 1119.898
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:43 ; elapsed = 00:01:27 . Memory (MB): peak = 1732.797 ; gain = 1119.898
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:43 ; elapsed = 00:01:27 . Memory (MB): peak = 1732.797 ; gain = 1119.898
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:43 ; elapsed = 00:01:27 . Memory (MB): peak = 1732.797 ; gain = 1119.898
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:43 ; elapsed = 00:01:27 . Memory (MB): peak = 1732.797 ; gain = 1119.898
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

DSP Final Report (the ' indicates corresponding REG is set)
+------------------------------------+-------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name                         | DSP Mapping       | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------------------------------+-------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|dsp48e1_wrapper_281                 | Dynamic           | -      | -      | -      | -      | 40     | -    | -    | -    | -    | 0     | 0    | 1    | 
|dsp48e1_wrapper__parameterized0_235 | C+A'*B'           | 24     | 16     | 35     | -      | 35     | 1    | 1    | 0    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper                     | Dynamic           | -      | -      | -      | -      | 40     | -    | -    | -    | -    | 0     | 0    | 1    | 
|dsp48e1_wrapper__parameterized0     | C+A'*B'           | 24     | 16     | 35     | -      | 35     | 1    | 1    | 0    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized1_172 | (A*B)'            | 24     | 17     | -      | -      | 41     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|dsp48e1_wrapper__parameterized2_173 | PCIN>>17+(A*B)'   | 0      | 7      | -      | -      | 31     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|dsp48e1_wrapper__parameterized3_170 | PCIN+A:B+C        | 22     | 0      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized1_146 | (A*B)'            | 24     | 17     | -      | -      | 41     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|dsp48e1_wrapper__parameterized2_147 | PCIN>>17+(A*B)'   | 0      | 7      | -      | -      | 31     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|dsp48e1_wrapper__parameterized3_144 | PCIN+A:B+C        | 22     | 0      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized1     | (A*B)'            | 24     | 17     | -      | -      | 41     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|dsp48e1_wrapper__parameterized2     | PCIN>>17+(A*B)'   | 0      | 7      | -      | -      | 31     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|dsp48e1_wrapper__parameterized3     | PCIN+A:B+C        | 22     | 0      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|grayscale_kernel                    | A'*B'             | 17     | 14     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|grayscale_kernel                    | (PCIN>>17+A'*B')' | 14     | 14     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|grayscale_kernel                    | A'*B'             | 17     | 17     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|grayscale_kernel                    | (PCIN>>17+A*B')'  | 0      | 14     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 1    | 
+------------------------------------+-------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+


Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |CARRY4  |   106|
|2     |DSP48E1 |    17|
|9     |LUT1    |   127|
|10    |LUT2    |   245|
|11    |LUT3    |   723|
|12    |LUT4    |   242|
|13    |LUT5    |   306|
|14    |LUT6    |   486|
|15    |MUXCY   |   290|
|16    |SRL16E  |     9|
|17    |SRLC32E |     9|
|18    |XORCY   |   130|
|19    |FDE     |     6|
|20    |FDRE    |  2419|
|21    |FDSE    |    10|
+------+--------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:43 ; elapsed = 00:01:27 . Memory (MB): peak = 1732.797 ; gain = 1119.898
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 596 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:21 ; elapsed = 00:01:22 . Memory (MB): peak = 1732.797 ; gain = 1119.141
Synthesis Optimization Complete : Time (s): cpu = 00:00:43 ; elapsed = 00:01:27 . Memory (MB): peak = 1732.797 ; gain = 1119.898
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.116 . Memory (MB): peak = 1732.797 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 549 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1732.797 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 83 instances were transformed.
  (MUXCY,XORCY) => CARRY4: 77 instances
  FDE => FDRE: 6 instances

Synth Design complete | Checksum: f129a8d3
INFO: [Common 17-83] Releasing license: Synthesis
85 Infos, 172 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:45 ; elapsed = 00:01:35 . Memory (MB): peak = 1732.797 ; gain = 1349.938
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 1732.797 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/cse_462/fgpa_convolution_acceleration/grayscale_hardware/grayscale_hardware.runs/grayscale_grayscale_kernel_0_2_synth_1/grayscale_grayscale_kernel_0_2.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP grayscale_grayscale_kernel_0_2, cache-ID = c902049aeb468a2a
INFO: [Coretcl 2-1174] Renamed 401 cell refs.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 1732.797 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/cse_462/fgpa_convolution_acceleration/grayscale_hardware/grayscale_hardware.runs/grayscale_grayscale_kernel_0_2_synth_1/grayscale_grayscale_kernel_0_2.dcp' has been generated.
INFO: [Vivado 12-24828] Executing command : report_utilization -file grayscale_grayscale_kernel_0_2_utilization_synth.rpt -pb grayscale_grayscale_kernel_0_2_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Mar  6 03:29:35 2025...
