Running: fuse.exe -relaunch -intstyle "ise" -incremental -o "C:/Users/bs3528/Documents/GitHub/vhdl-craziness/Lab_4_bs3528_nsa325/Task_2_Documentation/VHDL used for Behavioral Task 2/Top_Level_FPGA/top_FPGA_tb_isim_beh.exe" -prj "C:/Users/bs3528/Documents/GitHub/vhdl-craziness/Lab_4_bs3528_nsa325/Task_2_Documentation/VHDL used for Behavioral Task 2/Top_Level_FPGA/top_FPGA_tb_beh.prj" "work.top_FPGA_tb" 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 16
Turning on mult-threading, number of parallel sub-compilation jobs: 32 
Determining compilation order of HDL files
Parsing VHDL file "C:/Users/bs3528/Documents/GitHub/vhdl-craziness/Lab_4_bs3528_nsa325/Task_2_Documentation/VHDL used for Behavioral Task 2/Top_Level_FPGA/Segment_Driver.vhd" into library work
Parsing VHDL file "C:/Users/bs3528/Documents/GitHub/vhdl-craziness/Lab_4_bs3528_nsa325/Task_2_Documentation/VHDL used for Behavioral Task 2/Top_Level_FPGA/common.vhd" into library work
Parsing VHDL file "C:/Users/bs3528/Documents/GitHub/vhdl-craziness/Lab_4_bs3528_nsa325/Task_2_Documentation/VHDL used for Behavioral Task 2/Top_Level_FPGA/Display_Signed_BCD.vhd" into library work
Parsing VHDL file "C:/Users/bs3528/Documents/GitHub/vhdl-craziness/Lab_4_bs3528_nsa325/Task_2_Documentation/VHDL used for Behavioral Task 2/Top_Level_FPGA/Display_Opcode.vhd" into library work
Parsing VHDL file "C:/Users/bs3528/Documents/GitHub/vhdl-craziness/Lab_4_bs3528_nsa325/Task_2_Documentation/VHDL used for Behavioral Task 2/Top_Level_FPGA/Registers.vhd" into library work
Parsing VHDL file "C:/Users/bs3528/Documents/GitHub/vhdl-craziness/Lab_4_bs3528_nsa325/Task_2_Documentation/VHDL used for Behavioral Task 2/Top_Level_FPGA/PC.vhd" into library work
Parsing VHDL file "C:/Users/bs3528/Documents/GitHub/vhdl-craziness/Lab_4_bs3528_nsa325/Task_2_Documentation/VHDL used for Behavioral Task 2/Top_Level_FPGA/Instructions_ROM.vhd" into library work
Parsing VHDL file "C:/Users/bs3528/Documents/GitHub/vhdl-craziness/Lab_4_bs3528_nsa325/Task_2_Documentation/VHDL used for Behavioral Task 2/Top_Level_FPGA/display_control_unit.vhd" into library work
Parsing VHDL file "C:/Users/bs3528/Documents/GitHub/vhdl-craziness/Lab_4_bs3528_nsa325/Task_2_Documentation/VHDL used for Behavioral Task 2/Top_Level_FPGA/decoder_and_controller_unit.vhd" into library work
Parsing VHDL file "C:/Users/bs3528/Documents/GitHub/vhdl-craziness/Lab_4_bs3528_nsa325/Task_2_Documentation/VHDL used for Behavioral Task 2/Top_Level_FPGA/alu_8_bit.vhd" into library work
Parsing VHDL file "C:/Users/bs3528/Documents/GitHub/vhdl-craziness/Lab_4_bs3528_nsa325/Task_2_Documentation/VHDL used for Behavioral Task 2/Top_Level_FPGA/top_FPGA.vhd" into library work
Parsing VHDL file "C:/Users/bs3528/Documents/GitHub/vhdl-craziness/Lab_4_bs3528_nsa325/Task_2_Documentation/VHDL used for Behavioral Task 2/Top_Level_FPGA/top_FPGA_tb.vhd" into library work
Starting static elaboration
Completed static elaboration
Compiling package standard
Compiling package std_logic_1164
Compiling package common
Compiling package numeric_std
Compiling architecture behavioral of entity Instructions_ROM [instructions_rom_default]
Compiling architecture behavioral of entity PC [pc_default]
Compiling architecture behavioral of entity Registers [registers_default]
Compiling architecture behavioral of entity alu_8_bit [alu_8_bit_default]
Compiling architecture behavioral of entity decoder_and_controller_unit [decoder_and_controller_unit_defa...]
Compiling architecture behavioral of entity Segment_Driver [segment_driver_default]
Compiling architecture behavioral of entity Display_Signed_BCD [display_signed_bcd_default]
Compiling architecture behavioral of entity Display_Opcode [display_opcode_default]
Compiling architecture behavioral of entity display_control_unit [display_control_unit_default]
Compiling architecture behavioral of entity top_FPGA [top_fpga_default]
Compiling architecture behavior of entity top_fpga_tb
Time Resolution for simulation is 1ps.
Compiled 25 VHDL Units
Built simulation executable C:/Users/bs3528/Documents/GitHub/vhdl-craziness/Lab_4_bs3528_nsa325/Task_2_Documentation/VHDL used for Behavioral Task 2/Top_Level_FPGA/top_FPGA_tb_isim_beh.exe
Fuse Memory Usage: 36564 KB
Fuse CPU Usage: 437 ms
