$date
	Mon Sep  1 02:54:11 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module full_adder_tb $end
$var wire 1 ! sum_t $end
$var wire 1 " carry_t $end
$var reg 1 # a_t $end
$var reg 1 $ b_t $end
$var reg 1 % c_t $end
$scope module ara $end
$var wire 1 # a $end
$var wire 1 & ab $end
$var wire 1 ' ac $end
$var wire 1 $ b $end
$var wire 1 ( bc $end
$var wire 1 % c $end
$var wire 1 " carry $end
$var wire 1 ! sum $end
$var wire 1 ) temp_sum $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0)
0(
0'
0&
0%
0$
0#
0"
0!
$end
#10000
1!
1%
#20000
1)
0%
1$
#30000
1"
0!
1(
1%
#40000
0"
1!
0(
0%
0$
1#
#50000
1"
0!
1'
1%
#60000
0'
0)
1&
0%
1$
#70000
1!
1(
1'
1%
#80000
