#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Mon Sep  8 11:11:09 2025
# Process ID: 4776
# Current directory: D:/6_xianyu/22_jesd_udp/code/V7_204b_1
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent28372 D:\6_xianyu\22_jesd_udp\code\V7_204b_1\V7_204b.xpr
# Log file: D:/6_xianyu/22_jesd_udp/code/V7_204b_1/vivado.log
# Journal file: D:/6_xianyu/22_jesd_udp/code/V7_204b_1\vivado.jou
# Running On: llc, OS: Windows, CPU Frequency: 2419 MHz, CPU Physical cores: 16, Host memory: 34052 MB
#-----------------------------------------------------------
start_gui
open_project D:/6_xianyu/22_jesd_udp/code/V7_204b_1/V7_204b.xpr
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at F:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at F:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at F:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.0 available at F:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.0 available at F:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/es/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at F:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at F:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at F:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at F:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/6_xianyu/22_jesd_udp/code/V7_204b_1/V7_204b.srcs/sources_1/ip_rtl/RTL8211_Config_IP'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'F:/Xilinx/Vivado/2022.2/data/ip'.
open_project: Time (s): cpu = 00:00:18 ; elapsed = 00:00:13 . Memory (MB): peak = 2204.426 ; gain = 392.500
update_compile_order -fileset sources_1
set_property CONFIG.Data_Count {true} [get_ips fifo_4096x32]
generate_target all [get_files  D:/6_xianyu/22_jesd_udp/code/V7_204b_1/V7_204b.srcs/sources_1/ip/fifo_4096x32/fifo_4096x32.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'fifo_4096x32'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'fifo_4096x32'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'fifo_4096x32'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'fifo_4096x32'...
catch { config_ip_cache -export [get_ips -all fifo_4096x32] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: fifo_4096x32
export_ip_user_files -of_objects [get_files D:/6_xianyu/22_jesd_udp/code/V7_204b_1/V7_204b.srcs/sources_1/ip/fifo_4096x32/fifo_4096x32.xci] -no_script -sync -force -quiet
reset_run fifo_4096x32_synth_1
launch_runs fifo_4096x32_synth_1 -jobs 24
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: fifo_4096x32
[Mon Sep  8 15:57:44 2025] Launched fifo_4096x32_synth_1...
Run output will be captured here: D:/6_xianyu/22_jesd_udp/code/V7_204b_1/V7_204b.runs/fifo_4096x32_synth_1/runme.log
export_simulation -of_objects [get_files D:/6_xianyu/22_jesd_udp/code/V7_204b_1/V7_204b.srcs/sources_1/ip/fifo_4096x32/fifo_4096x32.xci] -directory D:/6_xianyu/22_jesd_udp/code/V7_204b_1/V7_204b.ip_user_files/sim_scripts -ip_user_files_dir D:/6_xianyu/22_jesd_udp/code/V7_204b_1/V7_204b.ip_user_files -ipstatic_source_dir D:/6_xianyu/22_jesd_udp/code/V7_204b_1/V7_204b.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/6_xianyu/22_jesd_udp/code/V7_204b_1/V7_204b.cache/compile_simlib/modelsim} {questa=D:/6_xianyu/22_jesd_udp/code/V7_204b_1/V7_204b.cache/compile_simlib/questa} {riviera=D:/6_xianyu/22_jesd_udp/code/V7_204b_1/V7_204b.cache/compile_simlib/riviera} {activehdl=D:/6_xianyu/22_jesd_udp/code/V7_204b_1/V7_204b.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
set_property CONFIG.Input_Depth {32768} [get_ips fifo_4096x32]
generate_target all [get_files  D:/6_xianyu/22_jesd_udp/code/V7_204b_1/V7_204b.srcs/sources_1/ip/fifo_4096x32/fifo_4096x32.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'fifo_4096x32'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'fifo_4096x32'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'fifo_4096x32'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'fifo_4096x32'...
catch { config_ip_cache -export [get_ips -all fifo_4096x32] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: fifo_4096x32
export_ip_user_files -of_objects [get_files D:/6_xianyu/22_jesd_udp/code/V7_204b_1/V7_204b.srcs/sources_1/ip/fifo_4096x32/fifo_4096x32.xci] -no_script -sync -force -quiet
reset_run fifo_4096x32_synth_1
launch_runs fifo_4096x32_synth_1 -jobs 24
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: fifo_4096x32
[Mon Sep  8 21:58:54 2025] Launched fifo_4096x32_synth_1...
Run output will be captured here: D:/6_xianyu/22_jesd_udp/code/V7_204b_1/V7_204b.runs/fifo_4096x32_synth_1/runme.log
export_simulation -of_objects [get_files D:/6_xianyu/22_jesd_udp/code/V7_204b_1/V7_204b.srcs/sources_1/ip/fifo_4096x32/fifo_4096x32.xci] -directory D:/6_xianyu/22_jesd_udp/code/V7_204b_1/V7_204b.ip_user_files/sim_scripts -ip_user_files_dir D:/6_xianyu/22_jesd_udp/code/V7_204b_1/V7_204b.ip_user_files -ipstatic_source_dir D:/6_xianyu/22_jesd_udp/code/V7_204b_1/V7_204b.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/6_xianyu/22_jesd_udp/code/V7_204b_1/V7_204b.cache/compile_simlib/modelsim} {questa=D:/6_xianyu/22_jesd_udp/code/V7_204b_1/V7_204b.cache/compile_simlib/questa} {riviera=D:/6_xianyu/22_jesd_udp/code/V7_204b_1/V7_204b.cache/compile_simlib/riviera} {activehdl=D:/6_xianyu/22_jesd_udp/code/V7_204b_1/V7_204b.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
INFO: [Project 1-1161] Replacing file D:/6_xianyu/22_jesd_udp/code/V7_204b_1/V7_204b.srcs/utils_1/imports/synth_1/top_jesd204.dcp with file D:/6_xianyu/22_jesd_udp/code/V7_204b_1/V7_204b.runs/synth_1/JESD204_UDP_TOP.dcp
launch_runs impl_1 -to_step write_bitstream -jobs 24
[Mon Sep  8 22:05:03 2025] Launched synth_1...
Run output will be captured here: D:/6_xianyu/22_jesd_udp/code/V7_204b_1/V7_204b.runs/synth_1/runme.log
[Mon Sep  8 22:05:03 2025] Launched impl_1...
Run output will be captured here: D:/6_xianyu/22_jesd_udp/code/V7_204b_1/V7_204b.runs/impl_1/runme.log
exit
INFO: [Common 17-206] Exiting Vivado at Wed Sep 10 15:03:00 2025...
