#! /opt/local/bin/vvp
:ivl_version "10.1 (stable)" "(v10_1_1)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 11;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x7f805b716320 .scope module, "r_counter_tb" "r_counter_tb" 2 4;
 .timescale -9 -11;
v0x7f805b728620_0 .var "clk", 0 0;
v0x7f805b7286c0_0 .net "q", 4 0, L_0x7f805b728fe0;  1 drivers
v0x7f805b728760_0 .var "reset", 0 0;
S_0x7f805b716900 .scope module, "r1" "ripple_carry_counter_5bits" 2 12, 3 6 0, S_0x7f805b716320;
 .timescale 0 0;
    .port_info 0 /OUTPUT 5 "q"
    .port_info 1 /INPUT 1 "clk"
    .port_info 2 /INPUT 1 "reset"
v0x7f805b7283e0_0 .net "clk", 0 0, v0x7f805b728620_0;  1 drivers
v0x7f805b7284c0_0 .net "q", 4 0, L_0x7f805b728fe0;  alias, 1 drivers
v0x7f805b728550_0 .net "reset", 0 0, v0x7f805b728760_0;  1 drivers
L_0x7f805b7289f0 .part L_0x7f805b728fe0, 0, 1;
L_0x7f805b728c00 .part L_0x7f805b728fe0, 1, 1;
L_0x7f805b728dd0 .part L_0x7f805b728fe0, 2, 1;
LS_0x7f805b728fe0_0_0 .concat8 [ 1 1 1 1], v0x7f805b725550_0, v0x7f805b725fb0_0, v0x7f805b726a20_0, v0x7f805b7274a0_0;
LS_0x7f805b728fe0_0_4 .concat8 [ 1 0 0 0], v0x7f805b727f00_0;
L_0x7f805b728fe0 .concat8 [ 4 1 0 0], LS_0x7f805b728fe0_0_0, LS_0x7f805b728fe0_0_4;
L_0x7f805b7290b0 .part L_0x7f805b728fe0, 3, 1;
S_0x7f805b70a050 .scope module, "tff0" "T_FF" 3 11, 4 3 0, S_0x7f805b716900;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "clk"
    .port_info 2 /INPUT 1 "reset"
L_0x7f805b728810 .functor NOT 1, v0x7f805b725550_0, C4<0>, C4<0>, C4<0>;
v0x7f805b725700_0 .net "clk", 0 0, v0x7f805b728620_0;  alias, 1 drivers
v0x7f805b7257a0_0 .net "d", 0 0, L_0x7f805b728810;  1 drivers
v0x7f805b725850_0 .net "q", 0 0, v0x7f805b725550_0;  1 drivers
v0x7f805b725920_0 .net "reset", 0 0, v0x7f805b728760_0;  alias, 1 drivers
S_0x7f805b707860 .scope module, "dff0" "D_FF" 4 10, 5 1 0, S_0x7f805b70a050;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "clk"
    .port_info 3 /INPUT 1 "reset"
v0x7f805b716610_0 .net "clk", 0 0, v0x7f805b728620_0;  alias, 1 drivers
v0x7f805b7254b0_0 .net "d", 0 0, L_0x7f805b728810;  alias, 1 drivers
v0x7f805b725550_0 .var "q", 0 0;
v0x7f805b725600_0 .net "reset", 0 0, v0x7f805b728760_0;  alias, 1 drivers
E_0x7f805b713960/0 .event negedge, v0x7f805b716610_0;
E_0x7f805b713960/1 .event posedge, v0x7f805b725600_0;
E_0x7f805b713960 .event/or E_0x7f805b713960/0, E_0x7f805b713960/1;
S_0x7f805b7259f0 .scope module, "tff1" "T_FF" 3 12, 4 3 0, S_0x7f805b716900;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "clk"
    .port_info 2 /INPUT 1 "reset"
L_0x7f805b728900 .functor NOT 1, v0x7f805b725fb0_0, C4<0>, C4<0>, C4<0>;
v0x7f805b726170_0 .net "clk", 0 0, L_0x7f805b7289f0;  1 drivers
v0x7f805b726210_0 .net "d", 0 0, L_0x7f805b728900;  1 drivers
v0x7f805b7262c0_0 .net "q", 0 0, v0x7f805b725fb0_0;  1 drivers
v0x7f805b726390_0 .net "reset", 0 0, v0x7f805b728760_0;  alias, 1 drivers
S_0x7f805b725bf0 .scope module, "dff0" "D_FF" 4 10, 5 1 0, S_0x7f805b7259f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "clk"
    .port_info 3 /INPUT 1 "reset"
v0x7f805b725e60_0 .net "clk", 0 0, L_0x7f805b7289f0;  alias, 1 drivers
v0x7f805b725f10_0 .net "d", 0 0, L_0x7f805b728900;  alias, 1 drivers
v0x7f805b725fb0_0 .var "q", 0 0;
v0x7f805b726060_0 .net "reset", 0 0, v0x7f805b728760_0;  alias, 1 drivers
E_0x7f805b725e20/0 .event negedge, v0x7f805b725e60_0;
E_0x7f805b725e20/1 .event posedge, v0x7f805b725600_0;
E_0x7f805b725e20 .event/or E_0x7f805b725e20/0, E_0x7f805b725e20/1;
S_0x7f805b726430 .scope module, "tff2" "T_FF" 3 13, 4 3 0, S_0x7f805b716900;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "clk"
    .port_info 2 /INPUT 1 "reset"
L_0x7f805b728b10 .functor NOT 1, v0x7f805b726a20_0, C4<0>, C4<0>, C4<0>;
v0x7f805b726c40_0 .net "clk", 0 0, L_0x7f805b728c00;  1 drivers
v0x7f805b726cd0_0 .net "d", 0 0, L_0x7f805b728b10;  1 drivers
v0x7f805b726d60_0 .net "q", 0 0, v0x7f805b726a20_0;  1 drivers
v0x7f805b726e30_0 .net "reset", 0 0, v0x7f805b728760_0;  alias, 1 drivers
S_0x7f805b726650 .scope module, "dff0" "D_FF" 4 10, 5 1 0, S_0x7f805b726430;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "clk"
    .port_info 3 /INPUT 1 "reset"
v0x7f805b7268d0_0 .net "clk", 0 0, L_0x7f805b728c00;  alias, 1 drivers
v0x7f805b726980_0 .net "d", 0 0, L_0x7f805b728b10;  alias, 1 drivers
v0x7f805b726a20_0 .var "q", 0 0;
v0x7f805b726ad0_0 .net "reset", 0 0, v0x7f805b728760_0;  alias, 1 drivers
E_0x7f805b726880/0 .event negedge, v0x7f805b7268d0_0;
E_0x7f805b726880/1 .event posedge, v0x7f805b725600_0;
E_0x7f805b726880 .event/or E_0x7f805b726880/0, E_0x7f805b726880/1;
S_0x7f805b726ec0 .scope module, "tff3" "T_FF" 3 14, 4 3 0, S_0x7f805b716900;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "clk"
    .port_info 2 /INPUT 1 "reset"
L_0x7f805b728ce0 .functor NOT 1, v0x7f805b7274a0_0, C4<0>, C4<0>, C4<0>;
v0x7f805b727640_0 .net "clk", 0 0, L_0x7f805b728dd0;  1 drivers
v0x7f805b7276e0_0 .net "d", 0 0, L_0x7f805b728ce0;  1 drivers
v0x7f805b727790_0 .net "q", 0 0, v0x7f805b7274a0_0;  1 drivers
v0x7f805b727860_0 .net "reset", 0 0, v0x7f805b728760_0;  alias, 1 drivers
S_0x7f805b7270c0 .scope module, "dff0" "D_FF" 4 10, 5 1 0, S_0x7f805b726ec0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "clk"
    .port_info 3 /INPUT 1 "reset"
v0x7f805b727350_0 .net "clk", 0 0, L_0x7f805b728dd0;  alias, 1 drivers
v0x7f805b727400_0 .net "d", 0 0, L_0x7f805b728ce0;  alias, 1 drivers
v0x7f805b7274a0_0 .var "q", 0 0;
v0x7f805b727550_0 .net "reset", 0 0, v0x7f805b728760_0;  alias, 1 drivers
E_0x7f805b727300/0 .event negedge, v0x7f805b727350_0;
E_0x7f805b727300/1 .event posedge, v0x7f805b725600_0;
E_0x7f805b727300 .event/or E_0x7f805b727300/0, E_0x7f805b727300/1;
S_0x7f805b727900 .scope module, "tff4" "T_FF" 3 15, 4 3 0, S_0x7f805b716900;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "clk"
    .port_info 2 /INPUT 1 "reset"
L_0x7f805b728f30 .functor NOT 1, v0x7f805b727f00_0, C4<0>, C4<0>, C4<0>;
v0x7f805b7281a0_0 .net "clk", 0 0, L_0x7f805b7290b0;  1 drivers
v0x7f805b728230_0 .net "d", 0 0, L_0x7f805b728f30;  1 drivers
v0x7f805b7282c0_0 .net "q", 0 0, v0x7f805b727f00_0;  1 drivers
v0x7f805b728350_0 .net "reset", 0 0, v0x7f805b728760_0;  alias, 1 drivers
S_0x7f805b727b40 .scope module, "dff0" "D_FF" 4 10, 5 1 0, S_0x7f805b727900;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "clk"
    .port_info 3 /INPUT 1 "reset"
v0x7f805b727db0_0 .net "clk", 0 0, L_0x7f805b7290b0;  alias, 1 drivers
v0x7f805b727e60_0 .net "d", 0 0, L_0x7f805b728f30;  alias, 1 drivers
v0x7f805b727f00_0 .var "q", 0 0;
v0x7f805b727fb0_0 .net "reset", 0 0, v0x7f805b728760_0;  alias, 1 drivers
E_0x7f805b727d70/0 .event negedge, v0x7f805b727db0_0;
E_0x7f805b727d70/1 .event posedge, v0x7f805b725600_0;
E_0x7f805b727d70 .event/or E_0x7f805b727d70/0, E_0x7f805b727d70/1;
    .scope S_0x7f805b707860;
T_0 ;
    %wait E_0x7f805b713960;
    %load/vec4 v0x7f805b725600_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f805b725550_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x7f805b7254b0_0;
    %assign/vec4 v0x7f805b725550_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x7f805b725bf0;
T_1 ;
    %wait E_0x7f805b725e20;
    %load/vec4 v0x7f805b726060_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f805b725fb0_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x7f805b725f10_0;
    %assign/vec4 v0x7f805b725fb0_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x7f805b726650;
T_2 ;
    %wait E_0x7f805b726880;
    %load/vec4 v0x7f805b726ad0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f805b726a20_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x7f805b726980_0;
    %assign/vec4 v0x7f805b726a20_0, 0;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x7f805b7270c0;
T_3 ;
    %wait E_0x7f805b727300;
    %load/vec4 v0x7f805b727550_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f805b7274a0_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x7f805b727400_0;
    %assign/vec4 v0x7f805b7274a0_0, 0;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x7f805b727b40;
T_4 ;
    %wait E_0x7f805b727d70;
    %load/vec4 v0x7f805b727fb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f805b727f00_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x7f805b727e60_0;
    %assign/vec4 v0x7f805b727f00_0, 0;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x7f805b716320;
T_5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f805b728620_0, 0, 1;
    %end;
    .thread T_5;
    .scope S_0x7f805b716320;
T_6 ;
    %delay 500, 0;
    %load/vec4 v0x7f805b728620_0;
    %inv;
    %store/vec4 v0x7f805b728620_0, 0, 1;
    %jmp T_6;
    .thread T_6;
    .scope S_0x7f805b716320;
T_7 ;
    %vpi_call 2 26 "$dumpfile", "r_counter_tb.vcd" {0 0 0};
    %vpi_call 2 27 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x7f805b716320 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f805b728760_0, 0, 1;
    %delay 1500, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f805b728760_0, 0, 1;
    %delay 18000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f805b728760_0, 0, 1;
    %delay 1000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f805b728760_0, 0, 1;
    %delay 2000, 0;
    %vpi_call 2 33 "$finish" {0 0 0};
    %end;
    .thread T_7;
# The file index is used to find the file name in the following table.
:file_names 6;
    "N/A";
    "<interactive>";
    "r_counter_tb.v";
    "./ripple_carry_counter_5bits.v";
    "./T_FF.v";
    "./D_FF.v";
