# CoreAXI4 DMA Performance Benchmarks

## 

## Results : Executing  from L2-LIM

### Block Transfer

![l2-lim_block_transfer](images/CoreAXI4_DMA_Controller/L2_LIM.png)

### Stream Transfer

![l2-lim_stream_transfer](images/CoreAXI4_DMA_Controller/L2_LIM-STREAMING.png)

## Results : Executing from Scratchpad Memory

#### Block Transfer

![scratchpad_block_transfer](images/CoreAXI4_DMA_Controller/SCRATHCPAD.png)

### Stream Transfer

![scratchpad_stream_transfer](images/CoreAXI4_DMA_Controller/SCRATHCPAD-STREAMING.png)

## Results : Executing from DDR

### Block Transfer

![ddr_block_transfer](images/CoreAXI4_DMA_Controller/CACHED_DDR.png)

### Stream Transfer

![ddr_stream_transfer](images/CoreAXI4_DMA_Controller/CACHED_DDR-STREAMING.png)