## SIMULATE AND SYNTHESIS INVERTER USING CADENCE
## AIM:
To Simulate and Synthesis Inverter using CADENCE

## APPARATUS REQUIRED: CADENCE VIRTUOSO

## PROCEDURE:
STEP:1 Cadence Virtuoso open procedere<br>
STEP:2 Open MobaXterm<br>
STEP:3 Click on Session (Top left Cornet)<br>
STEP:4 Choose SSH<br>
STEP:5 In Remote Host enter then on Password" Student @Cadence. Saves the.in"<br>
STEP:6 Type Exdg-open Hiphen, alles open Space New window will be opened (all is small)<br>
STEP:7 Create a new folder<br>
STEP:8 Right click on folder window open<br>
STEP:9 Terminal Command window will be opened<br>
STEP:10 In Command window type the following.<br>
      ->pwod<br>
      ->tcsh<br>
      ->Spate â†’SEU Source / Cadence / Install /cshrc<br>
      ->Welcome to Cadence tools suite"<br>
      ->Virtuoso.<br>
STEP:11 Analog design window will be opened<br>
STEP:12 Analog design using Virtuoso<br>
STEP:13 In Virtuoso 6.1.8-646<br>
STEP:14 File New library library nanae"<br>
STEP:15 Choose Attach to an existing technology library<br>
STEP:16 Choose the folder where you. need to work<br>
        ->ok gpak 180 Apply<br>
STEP:17 File cell veew choose library Type coll name<br>
STEP:18 Schematic windere will be opened<br>


## INVERTER:
![329846632-bd726ca3-2bf7-468e-ae20-47d072566a79](https://github.com/Aravind00033/VLSI-LAB-EXP-6/assets/160571380/3ca302ef-6c7d-49ce-a0d2-9fd4aac543c2)





## OUTPUT:
![329846645-bf3f03a2-3785-456a-9a24-0034caf93e6c](https://github.com/Aravind00033/VLSI-LAB-EXP-6/assets/160571380/815a76d8-2b7a-46ea-96aa-bd7a4b4267b2)





## NAND:
![329846652-02c3d875-9a67-4fa4-82da-e939e90b3dab](https://github.com/Aravind00033/VLSI-LAB-EXP-6/assets/160571380/b13c660e-1669-4733-b858-514ff1952ce6)



## OUTPUT:
![329846658-245970a6-3655-4c35-a723-9b7a9ddd5f4f](https://github.com/Aravind00033/VLSI-LAB-EXP-6/assets/160571380/1395def3-d25c-43b7-9de3-2470a5e83fe7)




## NOR:
![329846662-fc4b16ac-b6ea-49c9-b663-7d235195d075](https://github.com/Aravind00033/VLSI-LAB-EXP-6/assets/160571380/49c40572-6148-458c-8a39-252c6bba732d)


## OUTPUT:
![329846680-34a21b42-d854-4257-a573-edbcea26e998](https://github.com/Aravind00033/VLSI-LAB-EXP-6/assets/160571380/1a93288c-4cc3-449f-b017-824ed7b1fead)

## RESULT:
	The Simulate and Synthesis Inverter using CADENCE is successfully verified.
