{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1697820211510 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1697820211528 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Oct 21 01:43:31 2023 " "Processing started: Sat Oct 21 01:43:31 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1697820211528 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697820211528 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off shifter8 -c shifter8 " "Command: quartus_map --read_settings_files=on --write_settings_files=off shifter8 -c shifter8" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697820211528 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1697820212715 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1697820212715 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gates.v 21 21 " "Found 21 design units, including 21 entities, in source file gates.v" { { "Info" "ISGN_ENTITY_NAME" "1 _inv " "Found entity 1: _inv" {  } { { "gates.v" "" { Text "C:/intelFPGA_lite/18.1/Assignment 7/gates.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697820228517 ""} { "Info" "ISGN_ENTITY_NAME" "2 _nand2 " "Found entity 2: _nand2" {  } { { "gates.v" "" { Text "C:/intelFPGA_lite/18.1/Assignment 7/gates.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697820228517 ""} { "Info" "ISGN_ENTITY_NAME" "3 _and2 " "Found entity 3: _and2" {  } { { "gates.v" "" { Text "C:/intelFPGA_lite/18.1/Assignment 7/gates.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697820228517 ""} { "Info" "ISGN_ENTITY_NAME" "4 _or2 " "Found entity 4: _or2" {  } { { "gates.v" "" { Text "C:/intelFPGA_lite/18.1/Assignment 7/gates.v" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697820228517 ""} { "Info" "ISGN_ENTITY_NAME" "5 _xor2 " "Found entity 5: _xor2" {  } { { "gates.v" "" { Text "C:/intelFPGA_lite/18.1/Assignment 7/gates.v" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697820228517 ""} { "Info" "ISGN_ENTITY_NAME" "6 _and3 " "Found entity 6: _and3" {  } { { "gates.v" "" { Text "C:/intelFPGA_lite/18.1/Assignment 7/gates.v" 61 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697820228517 ""} { "Info" "ISGN_ENTITY_NAME" "7 _and4 " "Found entity 7: _and4" {  } { { "gates.v" "" { Text "C:/intelFPGA_lite/18.1/Assignment 7/gates.v" 70 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697820228517 ""} { "Info" "ISGN_ENTITY_NAME" "8 _and5 " "Found entity 8: _and5" {  } { { "gates.v" "" { Text "C:/intelFPGA_lite/18.1/Assignment 7/gates.v" 79 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697820228517 ""} { "Info" "ISGN_ENTITY_NAME" "9 _or3 " "Found entity 9: _or3" {  } { { "gates.v" "" { Text "C:/intelFPGA_lite/18.1/Assignment 7/gates.v" 87 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697820228517 ""} { "Info" "ISGN_ENTITY_NAME" "10 _or4 " "Found entity 10: _or4" {  } { { "gates.v" "" { Text "C:/intelFPGA_lite/18.1/Assignment 7/gates.v" 94 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697820228517 ""} { "Info" "ISGN_ENTITY_NAME" "11 _or5 " "Found entity 11: _or5" {  } { { "gates.v" "" { Text "C:/intelFPGA_lite/18.1/Assignment 7/gates.v" 101 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697820228517 ""} { "Info" "ISGN_ENTITY_NAME" "12 _inv_4bits " "Found entity 12: _inv_4bits" {  } { { "gates.v" "" { Text "C:/intelFPGA_lite/18.1/Assignment 7/gates.v" 109 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697820228517 ""} { "Info" "ISGN_ENTITY_NAME" "13 _and2_4bits " "Found entity 13: _and2_4bits" {  } { { "gates.v" "" { Text "C:/intelFPGA_lite/18.1/Assignment 7/gates.v" 116 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697820228517 ""} { "Info" "ISGN_ENTITY_NAME" "14 _or2_4bits " "Found entity 14: _or2_4bits" {  } { { "gates.v" "" { Text "C:/intelFPGA_lite/18.1/Assignment 7/gates.v" 123 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697820228517 ""} { "Info" "ISGN_ENTITY_NAME" "15 _xor2_4bits " "Found entity 15: _xor2_4bits" {  } { { "gates.v" "" { Text "C:/intelFPGA_lite/18.1/Assignment 7/gates.v" 130 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697820228517 ""} { "Info" "ISGN_ENTITY_NAME" "16 _xnor2_4bits " "Found entity 16: _xnor2_4bits" {  } { { "gates.v" "" { Text "C:/intelFPGA_lite/18.1/Assignment 7/gates.v" 140 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697820228517 ""} { "Info" "ISGN_ENTITY_NAME" "17 _inv_32bits " "Found entity 17: _inv_32bits" {  } { { "gates.v" "" { Text "C:/intelFPGA_lite/18.1/Assignment 7/gates.v" 151 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697820228517 ""} { "Info" "ISGN_ENTITY_NAME" "18 _and2_32bits " "Found entity 18: _and2_32bits" {  } { { "gates.v" "" { Text "C:/intelFPGA_lite/18.1/Assignment 7/gates.v" 157 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697820228517 ""} { "Info" "ISGN_ENTITY_NAME" "19 _or2_32bits " "Found entity 19: _or2_32bits" {  } { { "gates.v" "" { Text "C:/intelFPGA_lite/18.1/Assignment 7/gates.v" 163 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697820228517 ""} { "Info" "ISGN_ENTITY_NAME" "20 _xor2_32bits " "Found entity 20: _xor2_32bits" {  } { { "gates.v" "" { Text "C:/intelFPGA_lite/18.1/Assignment 7/gates.v" 169 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697820228517 ""} { "Info" "ISGN_ENTITY_NAME" "21 _xnor2_32bits " "Found entity 21: _xnor2_32bits" {  } { { "gates.v" "" { Text "C:/intelFPGA_lite/18.1/Assignment 7/gates.v" 183 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697820228517 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697820228517 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mx2.v 1 1 " "Found 1 design units, including 1 entities, in source file mx2.v" { { "Info" "ISGN_ENTITY_NAME" "1 mx2 " "Found entity 1: mx2" {  } { { "mx2.v" "" { Text "C:/intelFPGA_lite/18.1/Assignment 7/mx2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697820228526 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697820228526 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mx4.v 1 1 " "Found 1 design units, including 1 entities, in source file mx4.v" { { "Info" "ISGN_ENTITY_NAME" "1 mx4 " "Found entity 1: mx4" {  } { { "mx4.v" "" { Text "C:/intelFPGA_lite/18.1/Assignment 7/mx4.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697820228535 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697820228535 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lsl8.v 1 1 " "Found 1 design units, including 1 entities, in source file lsl8.v" { { "Info" "ISGN_ENTITY_NAME" "1 LSL8 " "Found entity 1: LSL8" {  } { { "LSL8.v" "" { Text "C:/intelFPGA_lite/18.1/Assignment 7/LSL8.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697820228545 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697820228545 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lsr8.v 1 1 " "Found 1 design units, including 1 entities, in source file lsr8.v" { { "Info" "ISGN_ENTITY_NAME" "1 LSR8 " "Found entity 1: LSR8" {  } { { "LSR8.v" "" { Text "C:/intelFPGA_lite/18.1/Assignment 7/LSR8.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697820228553 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697820228553 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "asr8.v 1 1 " "Found 1 design units, including 1 entities, in source file asr8.v" { { "Info" "ISGN_ENTITY_NAME" "1 ASR8 " "Found entity 1: ASR8" {  } { { "ASR8.v" "" { Text "C:/intelFPGA_lite/18.1/Assignment 7/ASR8.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697820228564 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697820228564 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shifter8.v 1 1 " "Found 1 design units, including 1 entities, in source file shifter8.v" { { "Info" "ISGN_ENTITY_NAME" "1 shifter8 " "Found entity 1: shifter8" {  } { { "shifter8.v" "" { Text "C:/intelFPGA_lite/18.1/Assignment 7/shifter8.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697820228572 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697820228572 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "_dff_r.v 1 1 " "Found 1 design units, including 1 entities, in source file _dff_r.v" { { "Info" "ISGN_ENTITY_NAME" "1 _dff_r " "Found entity 1: _dff_r" {  } { { "_dff_r.v" "" { Text "C:/intelFPGA_lite/18.1/Assignment 7/_dff_r.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697820228584 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697820228584 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "_register8_r.v 1 1 " "Found 1 design units, including 1 entities, in source file _register8_r.v" { { "Info" "ISGN_ENTITY_NAME" "1 _register8_r " "Found entity 1: _register8_r" {  } { { "_register8_r.v" "" { Text "C:/intelFPGA_lite/18.1/Assignment 7/_register8_r.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697820228594 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697820228594 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cc_logic.v 1 1 " "Found 1 design units, including 1 entities, in source file cc_logic.v" { { "Info" "ISGN_ENTITY_NAME" "1 cc_logic " "Found entity 1: cc_logic" {  } { { "cc_logic.v" "" { Text "C:/intelFPGA_lite/18.1/Assignment 7/cc_logic.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697820228600 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697820228600 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_lsl8.v 1 1 " "Found 1 design units, including 1 entities, in source file tb_lsl8.v" { { "Info" "ISGN_ENTITY_NAME" "1 tb_LSL8 " "Found entity 1: tb_LSL8" {  } { { "tb_LSL8.v" "" { Text "C:/intelFPGA_lite/18.1/Assignment 7/tb_LSL8.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697820228613 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697820228613 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_lsr8.v 1 1 " "Found 1 design units, including 1 entities, in source file tb_lsr8.v" { { "Info" "ISGN_ENTITY_NAME" "1 tb_LSR8 " "Found entity 1: tb_LSR8" {  } { { "tb_LSR8.v" "" { Text "C:/intelFPGA_lite/18.1/Assignment 7/tb_LSR8.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697820228621 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697820228621 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_asr8.v 1 1 " "Found 1 design units, including 1 entities, in source file tb_asr8.v" { { "Info" "ISGN_ENTITY_NAME" "1 tb_ASR8 " "Found entity 1: tb_ASR8" {  } { { "tb_ASR8.v" "" { Text "C:/intelFPGA_lite/18.1/Assignment 7/tb_ASR8.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697820228631 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697820228631 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_mx4.v 1 1 " "Found 1 design units, including 1 entities, in source file tb_mx4.v" { { "Info" "ISGN_ENTITY_NAME" "1 tb_mx4 " "Found entity 1: tb_mx4" {  } { { "tb_mx4.v" "" { Text "C:/intelFPGA_lite/18.1/Assignment 7/tb_mx4.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697820228640 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697820228640 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_register8_r.v 1 1 " "Found 1 design units, including 1 entities, in source file tb_register8_r.v" { { "Info" "ISGN_ENTITY_NAME" "1 tb_register8_r " "Found entity 1: tb_register8_r" {  } { { "tb_register8_r.v" "" { Text "C:/intelFPGA_lite/18.1/Assignment 7/tb_register8_r.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697820228649 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697820228649 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "3 tb_cc_logic.v(21) " "Verilog HDL Expression warning at tb_cc_logic.v(21): truncated literal to match 3 bits" {  } { { "tb_cc_logic.v" "" { Text "C:/intelFPGA_lite/18.1/Assignment 7/tb_cc_logic.v" 21 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1697820228659 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "3 tb_cc_logic.v(23) " "Verilog HDL Expression warning at tb_cc_logic.v(23): truncated literal to match 3 bits" {  } { { "tb_cc_logic.v" "" { Text "C:/intelFPGA_lite/18.1/Assignment 7/tb_cc_logic.v" 23 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1697820228659 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "3 tb_cc_logic.v(25) " "Verilog HDL Expression warning at tb_cc_logic.v(25): truncated literal to match 3 bits" {  } { { "tb_cc_logic.v" "" { Text "C:/intelFPGA_lite/18.1/Assignment 7/tb_cc_logic.v" 25 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1697820228660 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "3 tb_cc_logic.v(27) " "Verilog HDL Expression warning at tb_cc_logic.v(27): truncated literal to match 3 bits" {  } { { "tb_cc_logic.v" "" { Text "C:/intelFPGA_lite/18.1/Assignment 7/tb_cc_logic.v" 27 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1697820228660 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_cc_logic.v 1 1 " "Found 1 design units, including 1 entities, in source file tb_cc_logic.v" { { "Info" "ISGN_ENTITY_NAME" "1 tb_cc_logic " "Found entity 1: tb_cc_logic" {  } { { "tb_cc_logic.v" "" { Text "C:/intelFPGA_lite/18.1/Assignment 7/tb_cc_logic.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697820228662 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697820228662 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_shifter8.v 1 1 " "Found 1 design units, including 1 entities, in source file tb_shifter8.v" { { "Info" "ISGN_ENTITY_NAME" "1 tb_shifter8 " "Found entity 1: tb_shifter8" {  } { { "tb_shifter8.v" "" { Text "C:/intelFPGA_lite/18.1/Assignment 7/tb_shifter8.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697820228673 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697820228673 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "shifter8 " "Elaborating entity \"shifter8\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1697820228743 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cc_logic cc_logic:u0 " "Elaborating entity \"cc_logic\" for hierarchy \"cc_logic:u0\"" {  } { { "shifter8.v" "u0" { Text "C:/intelFPGA_lite/18.1/Assignment 7/shifter8.v" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697820228786 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "cc_logic.v(27) " "Verilog HDL Case Statement warning at cc_logic.v(27): incomplete case statement has no default case item" {  } { { "cc_logic.v" "" { Text "C:/intelFPGA_lite/18.1/Assignment 7/cc_logic.v" 27 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1697820228789 "|cc_logic"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "d_next cc_logic.v(25) " "Verilog HDL Always Construct warning at cc_logic.v(25): inferring latch(es) for variable \"d_next\", which holds its previous value in one or more paths through the always construct" {  } { { "cc_logic.v" "" { Text "C:/intelFPGA_lite/18.1/Assignment 7/cc_logic.v" 25 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1697820228789 "|cc_logic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d_next\[0\] cc_logic.v(25) " "Inferred latch for \"d_next\[0\]\" at cc_logic.v(25)" {  } { { "cc_logic.v" "" { Text "C:/intelFPGA_lite/18.1/Assignment 7/cc_logic.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697820228789 "|cc_logic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d_next\[1\] cc_logic.v(25) " "Inferred latch for \"d_next\[1\]\" at cc_logic.v(25)" {  } { { "cc_logic.v" "" { Text "C:/intelFPGA_lite/18.1/Assignment 7/cc_logic.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697820228789 "|cc_logic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d_next\[2\] cc_logic.v(25) " "Inferred latch for \"d_next\[2\]\" at cc_logic.v(25)" {  } { { "cc_logic.v" "" { Text "C:/intelFPGA_lite/18.1/Assignment 7/cc_logic.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697820228789 "|cc_logic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d_next\[3\] cc_logic.v(25) " "Inferred latch for \"d_next\[3\]\" at cc_logic.v(25)" {  } { { "cc_logic.v" "" { Text "C:/intelFPGA_lite/18.1/Assignment 7/cc_logic.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697820228789 "|cc_logic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d_next\[4\] cc_logic.v(25) " "Inferred latch for \"d_next\[4\]\" at cc_logic.v(25)" {  } { { "cc_logic.v" "" { Text "C:/intelFPGA_lite/18.1/Assignment 7/cc_logic.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697820228789 "|cc_logic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d_next\[5\] cc_logic.v(25) " "Inferred latch for \"d_next\[5\]\" at cc_logic.v(25)" {  } { { "cc_logic.v" "" { Text "C:/intelFPGA_lite/18.1/Assignment 7/cc_logic.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697820228789 "|cc_logic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d_next\[6\] cc_logic.v(25) " "Inferred latch for \"d_next\[6\]\" at cc_logic.v(25)" {  } { { "cc_logic.v" "" { Text "C:/intelFPGA_lite/18.1/Assignment 7/cc_logic.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697820228789 "|cc_logic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d_next\[7\] cc_logic.v(25) " "Inferred latch for \"d_next\[7\]\" at cc_logic.v(25)" {  } { { "cc_logic.v" "" { Text "C:/intelFPGA_lite/18.1/Assignment 7/cc_logic.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697820228789 "|cc_logic"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LSL8 cc_logic:u0\|LSL8:lsl8 " "Elaborating entity \"LSL8\" for hierarchy \"cc_logic:u0\|LSL8:lsl8\"" {  } { { "cc_logic.v" "lsl8" { Text "C:/intelFPGA_lite/18.1/Assignment 7/cc_logic.v" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697820228792 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mx4 cc_logic:u0\|LSL8:lsl8\|mx4:u7 " "Elaborating entity \"mx4\" for hierarchy \"cc_logic:u0\|LSL8:lsl8\|mx4:u7\"" {  } { { "LSL8.v" "u7" { Text "C:/intelFPGA_lite/18.1/Assignment 7/LSL8.v" 10 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697820228797 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mx2 cc_logic:u0\|LSL8:lsl8\|mx4:u7\|mx2:u0 " "Elaborating entity \"mx2\" for hierarchy \"cc_logic:u0\|LSL8:lsl8\|mx4:u7\|mx2:u0\"" {  } { { "mx4.v" "u0" { Text "C:/intelFPGA_lite/18.1/Assignment 7/mx4.v" 8 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697820228802 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "_inv cc_logic:u0\|LSL8:lsl8\|mx4:u7\|mx2:u0\|_inv:iv0 " "Elaborating entity \"_inv\" for hierarchy \"cc_logic:u0\|LSL8:lsl8\|mx4:u7\|mx2:u0\|_inv:iv0\"" {  } { { "mx2.v" "iv0" { Text "C:/intelFPGA_lite/18.1/Assignment 7/mx2.v" 8 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697820228806 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "_nand2 cc_logic:u0\|LSL8:lsl8\|mx4:u7\|mx2:u0\|_nand2:nd20 " "Elaborating entity \"_nand2\" for hierarchy \"cc_logic:u0\|LSL8:lsl8\|mx4:u7\|mx2:u0\|_nand2:nd20\"" {  } { { "mx2.v" "nd20" { Text "C:/intelFPGA_lite/18.1/Assignment 7/mx2.v" 10 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697820228810 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LSR8 cc_logic:u0\|LSR8:lsr8 " "Elaborating entity \"LSR8\" for hierarchy \"cc_logic:u0\|LSR8:lsr8\"" {  } { { "cc_logic.v" "lsr8" { Text "C:/intelFPGA_lite/18.1/Assignment 7/cc_logic.v" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697820228918 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ASR8 cc_logic:u0\|ASR8:asr8 " "Elaborating entity \"ASR8\" for hierarchy \"cc_logic:u0\|ASR8:asr8\"" {  } { { "cc_logic.v" "asr8" { Text "C:/intelFPGA_lite/18.1/Assignment 7/cc_logic.v" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697820229023 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "_register8_r _register8_r:r8 " "Elaborating entity \"_register8_r\" for hierarchy \"_register8_r:r8\"" {  } { { "shifter8.v" "r8" { Text "C:/intelFPGA_lite/18.1/Assignment 7/shifter8.v" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697820229128 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "_dff_r _register8_r:r8\|_dff_r:u0 " "Elaborating entity \"_dff_r\" for hierarchy \"_register8_r:r8\|_dff_r:u0\"" {  } { { "_register8_r.v" "u0" { Text "C:/intelFPGA_lite/18.1/Assignment 7/_register8_r.v" 10 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697820229135 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "6 " "6 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1697820229861 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cc_logic:u0\|d_next\[0\] " "Latch cc_logic:u0\|d_next\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA op\[0\] " "Ports D and ENA on the latch are fed by the same signal op\[0\]" {  } { { "shifter8.v" "" { Text "C:/intelFPGA_lite/18.1/Assignment 7/shifter8.v" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1697820229879 ""}  } { { "cc_logic.v" "" { Text "C:/intelFPGA_lite/18.1/Assignment 7/cc_logic.v" 25 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1697820229879 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cc_logic:u0\|d_next\[1\] " "Latch cc_logic:u0\|d_next\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA op\[0\] " "Ports D and ENA on the latch are fed by the same signal op\[0\]" {  } { { "shifter8.v" "" { Text "C:/intelFPGA_lite/18.1/Assignment 7/shifter8.v" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1697820229879 ""}  } { { "cc_logic.v" "" { Text "C:/intelFPGA_lite/18.1/Assignment 7/cc_logic.v" 25 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1697820229879 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cc_logic:u0\|d_next\[2\] " "Latch cc_logic:u0\|d_next\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA op\[2\] " "Ports D and ENA on the latch are fed by the same signal op\[2\]" {  } { { "shifter8.v" "" { Text "C:/intelFPGA_lite/18.1/Assignment 7/shifter8.v" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1697820229879 ""}  } { { "cc_logic.v" "" { Text "C:/intelFPGA_lite/18.1/Assignment 7/cc_logic.v" 25 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1697820229879 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cc_logic:u0\|d_next\[3\] " "Latch cc_logic:u0\|d_next\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA op\[1\] " "Ports D and ENA on the latch are fed by the same signal op\[1\]" {  } { { "shifter8.v" "" { Text "C:/intelFPGA_lite/18.1/Assignment 7/shifter8.v" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1697820229879 ""}  } { { "cc_logic.v" "" { Text "C:/intelFPGA_lite/18.1/Assignment 7/cc_logic.v" 25 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1697820229879 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cc_logic:u0\|d_next\[4\] " "Latch cc_logic:u0\|d_next\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA op\[1\] " "Ports D and ENA on the latch are fed by the same signal op\[1\]" {  } { { "shifter8.v" "" { Text "C:/intelFPGA_lite/18.1/Assignment 7/shifter8.v" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1697820229879 ""}  } { { "cc_logic.v" "" { Text "C:/intelFPGA_lite/18.1/Assignment 7/cc_logic.v" 25 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1697820229879 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cc_logic:u0\|d_next\[5\] " "Latch cc_logic:u0\|d_next\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA op\[2\] " "Ports D and ENA on the latch are fed by the same signal op\[2\]" {  } { { "shifter8.v" "" { Text "C:/intelFPGA_lite/18.1/Assignment 7/shifter8.v" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1697820229880 ""}  } { { "cc_logic.v" "" { Text "C:/intelFPGA_lite/18.1/Assignment 7/cc_logic.v" 25 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1697820229880 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cc_logic:u0\|d_next\[6\] " "Latch cc_logic:u0\|d_next\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA op\[2\] " "Ports D and ENA on the latch are fed by the same signal op\[2\]" {  } { { "shifter8.v" "" { Text "C:/intelFPGA_lite/18.1/Assignment 7/shifter8.v" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1697820229880 ""}  } { { "cc_logic.v" "" { Text "C:/intelFPGA_lite/18.1/Assignment 7/cc_logic.v" 25 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1697820229880 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cc_logic:u0\|d_next\[7\] " "Latch cc_logic:u0\|d_next\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA op\[2\] " "Ports D and ENA on the latch are fed by the same signal op\[2\]" {  } { { "shifter8.v" "" { Text "C:/intelFPGA_lite/18.1/Assignment 7/shifter8.v" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1697820229880 ""}  } { { "cc_logic.v" "" { Text "C:/intelFPGA_lite/18.1/Assignment 7/cc_logic.v" 25 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1697820229880 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1697820230041 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1697820230831 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697820230831 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "81 " "Implemented 81 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "15 " "Implemented 15 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1697820230913 ""} { "Info" "ICUT_CUT_TM_OPINS" "8 " "Implemented 8 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1697820230913 ""} { "Info" "ICUT_CUT_TM_LCELLS" "58 " "Implemented 58 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1697820230913 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1697820230913 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 24 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 24 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4844 " "Peak virtual memory: 4844 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1697820230939 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Oct 21 01:43:50 2023 " "Processing ended: Sat Oct 21 01:43:50 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1697820230939 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:19 " "Elapsed time: 00:00:19" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1697820230939 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:37 " "Total CPU time (on all processors): 00:00:37" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1697820230939 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1697820230939 ""}
