// Seed: 3541035774
module module_0 (
    input uwire id_0,
    input tri1  id_1
);
  always if (1'b0) id_3 = 1;
  wire id_4;
endmodule
module module_1 (
    output supply0 id_0,
    input wire id_1,
    input supply1 id_2
);
  assign id_0 = 1'd0;
  module_0 modCall_1 (
      id_2,
      id_1
  );
  assign modCall_1.type_0 = 0;
  wire id_4;
  id_5(
      id_1 + id_0
  );
endmodule
module module_2 (
    output tri id_0,
    output wand id_1,
    input wand id_2,
    output tri id_3,
    input supply0 id_4,
    input wor id_5,
    input tri id_6,
    input wor id_7,
    output supply1 id_8,
    output supply0 id_9,
    output wand id_10,
    input wand id_11,
    input wand id_12,
    output wire id_13,
    input wire id_14,
    input tri id_15,
    input tri id_16
);
  initial $display(~1, id_15);
  assign id_9 = id_6;
  nand primCall (id_8, id_14, id_2, id_4, id_12, id_6, id_7, id_15);
  module_0 modCall_1 (
      id_6,
      id_11
  );
endmodule
