
State Machine - |top_level_arch|UARTModule:Module_B|RXSampler:sampler|sampling_state
Name sampling_state.SAMPLE_STOP sampling_state.SAMPLE_FULL sampling_state.SAMPLE_HALF 
sampling_state.SAMPLE_STOP 0 0 0 
sampling_state.SAMPLE_HALF 1 0 1 
sampling_state.SAMPLE_FULL 1 1 0 

State Machine - |top_level_arch|UARTModule:Module_B|UARTController:controller|write_state
Name write_state.IDLE write_state.PARITY write_state.WRITING 
write_state.IDLE 0 0 0 
write_state.WRITING 1 0 1 
write_state.PARITY 1 1 0 

State Machine - |top_level_arch|UARTModule:Module_B|UARTController:controller|read_state
Name read_state.ENDING read_state.PARITY read_state.READING read_state.IDLE 
read_state.IDLE 0 0 0 0 
read_state.READING 0 0 1 1 
read_state.PARITY 0 1 0 1 
read_state.ENDING 1 0 0 1 

State Machine - |top_level_arch|UARTModule:Module_A|RXSampler:sampler|sampling_state
Name sampling_state.SAMPLE_STOP sampling_state.SAMPLE_FULL sampling_state.SAMPLE_HALF 
sampling_state.SAMPLE_STOP 0 0 0 
sampling_state.SAMPLE_HALF 1 0 1 
sampling_state.SAMPLE_FULL 1 1 0 

State Machine - |top_level_arch|UARTModule:Module_A|UARTController:controller|write_state
Name write_state.IDLE write_state.PARITY write_state.WRITING 
write_state.IDLE 0 0 0 
write_state.WRITING 1 0 1 
write_state.PARITY 1 1 0 

State Machine - |top_level_arch|UARTModule:Module_A|UARTController:controller|read_state
Name read_state.ENDING read_state.PARITY read_state.READING read_state.IDLE 
read_state.IDLE 0 0 0 0 
read_state.READING 0 0 1 1 
read_state.PARITY 0 1 0 1 
read_state.ENDING 1 0 0 1 
