
Web_MMS_1.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000184  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0001762c  08000188  08000188  00010188  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00001698  080177b8  080177b8  000277b8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08018e50  08018e50  00030468  2**0
                  CONTENTS
  4 .ARM          00000008  08018e50  08018e50  00028e50  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08018e58  08018e58  00030468  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08018e58  08018e58  00028e58  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08018e5c  08018e5c  00028e5c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000468  20000000  08018e60  00030000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00007ea8  20000468  080192c8  00030468  2**2
                  ALLOC
 10 ._user_heap_stack 00000800  20008310  080192c8  00038310  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00030468  2**0
                  CONTENTS, READONLY
 12 .debug_info   000404a5  00000000  00000000  00030491  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 0000840e  00000000  00000000  00070936  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 000027a0  00000000  00000000  00078d48  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00002408  00000000  00000000  0007b4e8  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  000349ea  00000000  00000000  0007d8f0  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   0003046e  00000000  00000000  000b22da  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    000f605e  00000000  00000000  000e2748  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  001d87a6  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000b2dc  00000000  00000000  001d8824  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	4c05      	ldr	r4, [pc, #20]	; (80001a0 <__do_global_dtors_aux+0x18>)
 800018c:	7823      	ldrb	r3, [r4, #0]
 800018e:	b933      	cbnz	r3, 800019e <__do_global_dtors_aux+0x16>
 8000190:	4b04      	ldr	r3, [pc, #16]	; (80001a4 <__do_global_dtors_aux+0x1c>)
 8000192:	b113      	cbz	r3, 800019a <__do_global_dtors_aux+0x12>
 8000194:	4804      	ldr	r0, [pc, #16]	; (80001a8 <__do_global_dtors_aux+0x20>)
 8000196:	f3af 8000 	nop.w
 800019a:	2301      	movs	r3, #1
 800019c:	7023      	strb	r3, [r4, #0]
 800019e:	bd10      	pop	{r4, pc}
 80001a0:	20000468 	.word	0x20000468
 80001a4:	00000000 	.word	0x00000000
 80001a8:	0801779c 	.word	0x0801779c

080001ac <frame_dummy>:
 80001ac:	b508      	push	{r3, lr}
 80001ae:	4b03      	ldr	r3, [pc, #12]	; (80001bc <frame_dummy+0x10>)
 80001b0:	b11b      	cbz	r3, 80001ba <frame_dummy+0xe>
 80001b2:	4903      	ldr	r1, [pc, #12]	; (80001c0 <frame_dummy+0x14>)
 80001b4:	4803      	ldr	r0, [pc, #12]	; (80001c4 <frame_dummy+0x18>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	bd08      	pop	{r3, pc}
 80001bc:	00000000 	.word	0x00000000
 80001c0:	2000046c 	.word	0x2000046c
 80001c4:	0801779c 	.word	0x0801779c

080001c8 <strlen>:
 80001c8:	4603      	mov	r3, r0
 80001ca:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001ce:	2a00      	cmp	r2, #0
 80001d0:	d1fb      	bne.n	80001ca <strlen+0x2>
 80001d2:	1a18      	subs	r0, r3, r0
 80001d4:	3801      	subs	r0, #1
 80001d6:	4770      	bx	lr

080001d8 <__aeabi_drsub>:
 80001d8:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80001dc:	e002      	b.n	80001e4 <__adddf3>
 80001de:	bf00      	nop

080001e0 <__aeabi_dsub>:
 80001e0:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080001e4 <__adddf3>:
 80001e4:	b530      	push	{r4, r5, lr}
 80001e6:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80001ea:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80001ee:	ea94 0f05 	teq	r4, r5
 80001f2:	bf08      	it	eq
 80001f4:	ea90 0f02 	teqeq	r0, r2
 80001f8:	bf1f      	itttt	ne
 80001fa:	ea54 0c00 	orrsne.w	ip, r4, r0
 80001fe:	ea55 0c02 	orrsne.w	ip, r5, r2
 8000202:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 8000206:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800020a:	f000 80e2 	beq.w	80003d2 <__adddf3+0x1ee>
 800020e:	ea4f 5454 	mov.w	r4, r4, lsr #21
 8000212:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 8000216:	bfb8      	it	lt
 8000218:	426d      	neglt	r5, r5
 800021a:	dd0c      	ble.n	8000236 <__adddf3+0x52>
 800021c:	442c      	add	r4, r5
 800021e:	ea80 0202 	eor.w	r2, r0, r2
 8000222:	ea81 0303 	eor.w	r3, r1, r3
 8000226:	ea82 0000 	eor.w	r0, r2, r0
 800022a:	ea83 0101 	eor.w	r1, r3, r1
 800022e:	ea80 0202 	eor.w	r2, r0, r2
 8000232:	ea81 0303 	eor.w	r3, r1, r3
 8000236:	2d36      	cmp	r5, #54	; 0x36
 8000238:	bf88      	it	hi
 800023a:	bd30      	pophi	{r4, r5, pc}
 800023c:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000240:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000244:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000248:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 800024c:	d002      	beq.n	8000254 <__adddf3+0x70>
 800024e:	4240      	negs	r0, r0
 8000250:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000254:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000258:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800025c:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000260:	d002      	beq.n	8000268 <__adddf3+0x84>
 8000262:	4252      	negs	r2, r2
 8000264:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000268:	ea94 0f05 	teq	r4, r5
 800026c:	f000 80a7 	beq.w	80003be <__adddf3+0x1da>
 8000270:	f1a4 0401 	sub.w	r4, r4, #1
 8000274:	f1d5 0e20 	rsbs	lr, r5, #32
 8000278:	db0d      	blt.n	8000296 <__adddf3+0xb2>
 800027a:	fa02 fc0e 	lsl.w	ip, r2, lr
 800027e:	fa22 f205 	lsr.w	r2, r2, r5
 8000282:	1880      	adds	r0, r0, r2
 8000284:	f141 0100 	adc.w	r1, r1, #0
 8000288:	fa03 f20e 	lsl.w	r2, r3, lr
 800028c:	1880      	adds	r0, r0, r2
 800028e:	fa43 f305 	asr.w	r3, r3, r5
 8000292:	4159      	adcs	r1, r3
 8000294:	e00e      	b.n	80002b4 <__adddf3+0xd0>
 8000296:	f1a5 0520 	sub.w	r5, r5, #32
 800029a:	f10e 0e20 	add.w	lr, lr, #32
 800029e:	2a01      	cmp	r2, #1
 80002a0:	fa03 fc0e 	lsl.w	ip, r3, lr
 80002a4:	bf28      	it	cs
 80002a6:	f04c 0c02 	orrcs.w	ip, ip, #2
 80002aa:	fa43 f305 	asr.w	r3, r3, r5
 80002ae:	18c0      	adds	r0, r0, r3
 80002b0:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80002b4:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80002b8:	d507      	bpl.n	80002ca <__adddf3+0xe6>
 80002ba:	f04f 0e00 	mov.w	lr, #0
 80002be:	f1dc 0c00 	rsbs	ip, ip, #0
 80002c2:	eb7e 0000 	sbcs.w	r0, lr, r0
 80002c6:	eb6e 0101 	sbc.w	r1, lr, r1
 80002ca:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80002ce:	d31b      	bcc.n	8000308 <__adddf3+0x124>
 80002d0:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80002d4:	d30c      	bcc.n	80002f0 <__adddf3+0x10c>
 80002d6:	0849      	lsrs	r1, r1, #1
 80002d8:	ea5f 0030 	movs.w	r0, r0, rrx
 80002dc:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80002e0:	f104 0401 	add.w	r4, r4, #1
 80002e4:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80002e8:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80002ec:	f080 809a 	bcs.w	8000424 <__adddf3+0x240>
 80002f0:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80002f4:	bf08      	it	eq
 80002f6:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80002fa:	f150 0000 	adcs.w	r0, r0, #0
 80002fe:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000302:	ea41 0105 	orr.w	r1, r1, r5
 8000306:	bd30      	pop	{r4, r5, pc}
 8000308:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 800030c:	4140      	adcs	r0, r0
 800030e:	eb41 0101 	adc.w	r1, r1, r1
 8000312:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000316:	f1a4 0401 	sub.w	r4, r4, #1
 800031a:	d1e9      	bne.n	80002f0 <__adddf3+0x10c>
 800031c:	f091 0f00 	teq	r1, #0
 8000320:	bf04      	itt	eq
 8000322:	4601      	moveq	r1, r0
 8000324:	2000      	moveq	r0, #0
 8000326:	fab1 f381 	clz	r3, r1
 800032a:	bf08      	it	eq
 800032c:	3320      	addeq	r3, #32
 800032e:	f1a3 030b 	sub.w	r3, r3, #11
 8000332:	f1b3 0220 	subs.w	r2, r3, #32
 8000336:	da0c      	bge.n	8000352 <__adddf3+0x16e>
 8000338:	320c      	adds	r2, #12
 800033a:	dd08      	ble.n	800034e <__adddf3+0x16a>
 800033c:	f102 0c14 	add.w	ip, r2, #20
 8000340:	f1c2 020c 	rsb	r2, r2, #12
 8000344:	fa01 f00c 	lsl.w	r0, r1, ip
 8000348:	fa21 f102 	lsr.w	r1, r1, r2
 800034c:	e00c      	b.n	8000368 <__adddf3+0x184>
 800034e:	f102 0214 	add.w	r2, r2, #20
 8000352:	bfd8      	it	le
 8000354:	f1c2 0c20 	rsble	ip, r2, #32
 8000358:	fa01 f102 	lsl.w	r1, r1, r2
 800035c:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000360:	bfdc      	itt	le
 8000362:	ea41 010c 	orrle.w	r1, r1, ip
 8000366:	4090      	lslle	r0, r2
 8000368:	1ae4      	subs	r4, r4, r3
 800036a:	bfa2      	ittt	ge
 800036c:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000370:	4329      	orrge	r1, r5
 8000372:	bd30      	popge	{r4, r5, pc}
 8000374:	ea6f 0404 	mvn.w	r4, r4
 8000378:	3c1f      	subs	r4, #31
 800037a:	da1c      	bge.n	80003b6 <__adddf3+0x1d2>
 800037c:	340c      	adds	r4, #12
 800037e:	dc0e      	bgt.n	800039e <__adddf3+0x1ba>
 8000380:	f104 0414 	add.w	r4, r4, #20
 8000384:	f1c4 0220 	rsb	r2, r4, #32
 8000388:	fa20 f004 	lsr.w	r0, r0, r4
 800038c:	fa01 f302 	lsl.w	r3, r1, r2
 8000390:	ea40 0003 	orr.w	r0, r0, r3
 8000394:	fa21 f304 	lsr.w	r3, r1, r4
 8000398:	ea45 0103 	orr.w	r1, r5, r3
 800039c:	bd30      	pop	{r4, r5, pc}
 800039e:	f1c4 040c 	rsb	r4, r4, #12
 80003a2:	f1c4 0220 	rsb	r2, r4, #32
 80003a6:	fa20 f002 	lsr.w	r0, r0, r2
 80003aa:	fa01 f304 	lsl.w	r3, r1, r4
 80003ae:	ea40 0003 	orr.w	r0, r0, r3
 80003b2:	4629      	mov	r1, r5
 80003b4:	bd30      	pop	{r4, r5, pc}
 80003b6:	fa21 f004 	lsr.w	r0, r1, r4
 80003ba:	4629      	mov	r1, r5
 80003bc:	bd30      	pop	{r4, r5, pc}
 80003be:	f094 0f00 	teq	r4, #0
 80003c2:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80003c6:	bf06      	itte	eq
 80003c8:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80003cc:	3401      	addeq	r4, #1
 80003ce:	3d01      	subne	r5, #1
 80003d0:	e74e      	b.n	8000270 <__adddf3+0x8c>
 80003d2:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003d6:	bf18      	it	ne
 80003d8:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80003dc:	d029      	beq.n	8000432 <__adddf3+0x24e>
 80003de:	ea94 0f05 	teq	r4, r5
 80003e2:	bf08      	it	eq
 80003e4:	ea90 0f02 	teqeq	r0, r2
 80003e8:	d005      	beq.n	80003f6 <__adddf3+0x212>
 80003ea:	ea54 0c00 	orrs.w	ip, r4, r0
 80003ee:	bf04      	itt	eq
 80003f0:	4619      	moveq	r1, r3
 80003f2:	4610      	moveq	r0, r2
 80003f4:	bd30      	pop	{r4, r5, pc}
 80003f6:	ea91 0f03 	teq	r1, r3
 80003fa:	bf1e      	ittt	ne
 80003fc:	2100      	movne	r1, #0
 80003fe:	2000      	movne	r0, #0
 8000400:	bd30      	popne	{r4, r5, pc}
 8000402:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 8000406:	d105      	bne.n	8000414 <__adddf3+0x230>
 8000408:	0040      	lsls	r0, r0, #1
 800040a:	4149      	adcs	r1, r1
 800040c:	bf28      	it	cs
 800040e:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 8000412:	bd30      	pop	{r4, r5, pc}
 8000414:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000418:	bf3c      	itt	cc
 800041a:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 800041e:	bd30      	popcc	{r4, r5, pc}
 8000420:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000424:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000428:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800042c:	f04f 0000 	mov.w	r0, #0
 8000430:	bd30      	pop	{r4, r5, pc}
 8000432:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000436:	bf1a      	itte	ne
 8000438:	4619      	movne	r1, r3
 800043a:	4610      	movne	r0, r2
 800043c:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000440:	bf1c      	itt	ne
 8000442:	460b      	movne	r3, r1
 8000444:	4602      	movne	r2, r0
 8000446:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800044a:	bf06      	itte	eq
 800044c:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000450:	ea91 0f03 	teqeq	r1, r3
 8000454:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000458:	bd30      	pop	{r4, r5, pc}
 800045a:	bf00      	nop

0800045c <__aeabi_ui2d>:
 800045c:	f090 0f00 	teq	r0, #0
 8000460:	bf04      	itt	eq
 8000462:	2100      	moveq	r1, #0
 8000464:	4770      	bxeq	lr
 8000466:	b530      	push	{r4, r5, lr}
 8000468:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800046c:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000470:	f04f 0500 	mov.w	r5, #0
 8000474:	f04f 0100 	mov.w	r1, #0
 8000478:	e750      	b.n	800031c <__adddf3+0x138>
 800047a:	bf00      	nop

0800047c <__aeabi_i2d>:
 800047c:	f090 0f00 	teq	r0, #0
 8000480:	bf04      	itt	eq
 8000482:	2100      	moveq	r1, #0
 8000484:	4770      	bxeq	lr
 8000486:	b530      	push	{r4, r5, lr}
 8000488:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800048c:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000490:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 8000494:	bf48      	it	mi
 8000496:	4240      	negmi	r0, r0
 8000498:	f04f 0100 	mov.w	r1, #0
 800049c:	e73e      	b.n	800031c <__adddf3+0x138>
 800049e:	bf00      	nop

080004a0 <__aeabi_f2d>:
 80004a0:	0042      	lsls	r2, r0, #1
 80004a2:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80004a6:	ea4f 0131 	mov.w	r1, r1, rrx
 80004aa:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80004ae:	bf1f      	itttt	ne
 80004b0:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 80004b4:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80004b8:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80004bc:	4770      	bxne	lr
 80004be:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 80004c2:	bf08      	it	eq
 80004c4:	4770      	bxeq	lr
 80004c6:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80004ca:	bf04      	itt	eq
 80004cc:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80004d0:	4770      	bxeq	lr
 80004d2:	b530      	push	{r4, r5, lr}
 80004d4:	f44f 7460 	mov.w	r4, #896	; 0x380
 80004d8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004dc:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80004e0:	e71c      	b.n	800031c <__adddf3+0x138>
 80004e2:	bf00      	nop

080004e4 <__aeabi_ul2d>:
 80004e4:	ea50 0201 	orrs.w	r2, r0, r1
 80004e8:	bf08      	it	eq
 80004ea:	4770      	bxeq	lr
 80004ec:	b530      	push	{r4, r5, lr}
 80004ee:	f04f 0500 	mov.w	r5, #0
 80004f2:	e00a      	b.n	800050a <__aeabi_l2d+0x16>

080004f4 <__aeabi_l2d>:
 80004f4:	ea50 0201 	orrs.w	r2, r0, r1
 80004f8:	bf08      	it	eq
 80004fa:	4770      	bxeq	lr
 80004fc:	b530      	push	{r4, r5, lr}
 80004fe:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 8000502:	d502      	bpl.n	800050a <__aeabi_l2d+0x16>
 8000504:	4240      	negs	r0, r0
 8000506:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800050a:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800050e:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000512:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 8000516:	f43f aed8 	beq.w	80002ca <__adddf3+0xe6>
 800051a:	f04f 0203 	mov.w	r2, #3
 800051e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000522:	bf18      	it	ne
 8000524:	3203      	addne	r2, #3
 8000526:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800052a:	bf18      	it	ne
 800052c:	3203      	addne	r2, #3
 800052e:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 8000532:	f1c2 0320 	rsb	r3, r2, #32
 8000536:	fa00 fc03 	lsl.w	ip, r0, r3
 800053a:	fa20 f002 	lsr.w	r0, r0, r2
 800053e:	fa01 fe03 	lsl.w	lr, r1, r3
 8000542:	ea40 000e 	orr.w	r0, r0, lr
 8000546:	fa21 f102 	lsr.w	r1, r1, r2
 800054a:	4414      	add	r4, r2
 800054c:	e6bd      	b.n	80002ca <__adddf3+0xe6>
 800054e:	bf00      	nop

08000550 <__aeabi_dmul>:
 8000550:	b570      	push	{r4, r5, r6, lr}
 8000552:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000556:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 800055a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800055e:	bf1d      	ittte	ne
 8000560:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000564:	ea94 0f0c 	teqne	r4, ip
 8000568:	ea95 0f0c 	teqne	r5, ip
 800056c:	f000 f8de 	bleq	800072c <__aeabi_dmul+0x1dc>
 8000570:	442c      	add	r4, r5
 8000572:	ea81 0603 	eor.w	r6, r1, r3
 8000576:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 800057a:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 800057e:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 8000582:	bf18      	it	ne
 8000584:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000588:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800058c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000590:	d038      	beq.n	8000604 <__aeabi_dmul+0xb4>
 8000592:	fba0 ce02 	umull	ip, lr, r0, r2
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	fbe1 e502 	umlal	lr, r5, r1, r2
 800059e:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 80005a2:	fbe0 e503 	umlal	lr, r5, r0, r3
 80005a6:	f04f 0600 	mov.w	r6, #0
 80005aa:	fbe1 5603 	umlal	r5, r6, r1, r3
 80005ae:	f09c 0f00 	teq	ip, #0
 80005b2:	bf18      	it	ne
 80005b4:	f04e 0e01 	orrne.w	lr, lr, #1
 80005b8:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80005bc:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80005c0:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80005c4:	d204      	bcs.n	80005d0 <__aeabi_dmul+0x80>
 80005c6:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80005ca:	416d      	adcs	r5, r5
 80005cc:	eb46 0606 	adc.w	r6, r6, r6
 80005d0:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80005d4:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80005d8:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80005dc:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80005e0:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80005e4:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80005e8:	bf88      	it	hi
 80005ea:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80005ee:	d81e      	bhi.n	800062e <__aeabi_dmul+0xde>
 80005f0:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80005f4:	bf08      	it	eq
 80005f6:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80005fa:	f150 0000 	adcs.w	r0, r0, #0
 80005fe:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000602:	bd70      	pop	{r4, r5, r6, pc}
 8000604:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000608:	ea46 0101 	orr.w	r1, r6, r1
 800060c:	ea40 0002 	orr.w	r0, r0, r2
 8000610:	ea81 0103 	eor.w	r1, r1, r3
 8000614:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000618:	bfc2      	ittt	gt
 800061a:	ebd4 050c 	rsbsgt	r5, r4, ip
 800061e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000622:	bd70      	popgt	{r4, r5, r6, pc}
 8000624:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000628:	f04f 0e00 	mov.w	lr, #0
 800062c:	3c01      	subs	r4, #1
 800062e:	f300 80ab 	bgt.w	8000788 <__aeabi_dmul+0x238>
 8000632:	f114 0f36 	cmn.w	r4, #54	; 0x36
 8000636:	bfde      	ittt	le
 8000638:	2000      	movle	r0, #0
 800063a:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 800063e:	bd70      	pople	{r4, r5, r6, pc}
 8000640:	f1c4 0400 	rsb	r4, r4, #0
 8000644:	3c20      	subs	r4, #32
 8000646:	da35      	bge.n	80006b4 <__aeabi_dmul+0x164>
 8000648:	340c      	adds	r4, #12
 800064a:	dc1b      	bgt.n	8000684 <__aeabi_dmul+0x134>
 800064c:	f104 0414 	add.w	r4, r4, #20
 8000650:	f1c4 0520 	rsb	r5, r4, #32
 8000654:	fa00 f305 	lsl.w	r3, r0, r5
 8000658:	fa20 f004 	lsr.w	r0, r0, r4
 800065c:	fa01 f205 	lsl.w	r2, r1, r5
 8000660:	ea40 0002 	orr.w	r0, r0, r2
 8000664:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000668:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 800066c:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000670:	fa21 f604 	lsr.w	r6, r1, r4
 8000674:	eb42 0106 	adc.w	r1, r2, r6
 8000678:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800067c:	bf08      	it	eq
 800067e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000682:	bd70      	pop	{r4, r5, r6, pc}
 8000684:	f1c4 040c 	rsb	r4, r4, #12
 8000688:	f1c4 0520 	rsb	r5, r4, #32
 800068c:	fa00 f304 	lsl.w	r3, r0, r4
 8000690:	fa20 f005 	lsr.w	r0, r0, r5
 8000694:	fa01 f204 	lsl.w	r2, r1, r4
 8000698:	ea40 0002 	orr.w	r0, r0, r2
 800069c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006a0:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80006a4:	f141 0100 	adc.w	r1, r1, #0
 80006a8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006ac:	bf08      	it	eq
 80006ae:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006b2:	bd70      	pop	{r4, r5, r6, pc}
 80006b4:	f1c4 0520 	rsb	r5, r4, #32
 80006b8:	fa00 f205 	lsl.w	r2, r0, r5
 80006bc:	ea4e 0e02 	orr.w	lr, lr, r2
 80006c0:	fa20 f304 	lsr.w	r3, r0, r4
 80006c4:	fa01 f205 	lsl.w	r2, r1, r5
 80006c8:	ea43 0302 	orr.w	r3, r3, r2
 80006cc:	fa21 f004 	lsr.w	r0, r1, r4
 80006d0:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006d4:	fa21 f204 	lsr.w	r2, r1, r4
 80006d8:	ea20 0002 	bic.w	r0, r0, r2
 80006dc:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80006e0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006e4:	bf08      	it	eq
 80006e6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006ea:	bd70      	pop	{r4, r5, r6, pc}
 80006ec:	f094 0f00 	teq	r4, #0
 80006f0:	d10f      	bne.n	8000712 <__aeabi_dmul+0x1c2>
 80006f2:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80006f6:	0040      	lsls	r0, r0, #1
 80006f8:	eb41 0101 	adc.w	r1, r1, r1
 80006fc:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000700:	bf08      	it	eq
 8000702:	3c01      	subeq	r4, #1
 8000704:	d0f7      	beq.n	80006f6 <__aeabi_dmul+0x1a6>
 8000706:	ea41 0106 	orr.w	r1, r1, r6
 800070a:	f095 0f00 	teq	r5, #0
 800070e:	bf18      	it	ne
 8000710:	4770      	bxne	lr
 8000712:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 8000716:	0052      	lsls	r2, r2, #1
 8000718:	eb43 0303 	adc.w	r3, r3, r3
 800071c:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000720:	bf08      	it	eq
 8000722:	3d01      	subeq	r5, #1
 8000724:	d0f7      	beq.n	8000716 <__aeabi_dmul+0x1c6>
 8000726:	ea43 0306 	orr.w	r3, r3, r6
 800072a:	4770      	bx	lr
 800072c:	ea94 0f0c 	teq	r4, ip
 8000730:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000734:	bf18      	it	ne
 8000736:	ea95 0f0c 	teqne	r5, ip
 800073a:	d00c      	beq.n	8000756 <__aeabi_dmul+0x206>
 800073c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000740:	bf18      	it	ne
 8000742:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000746:	d1d1      	bne.n	80006ec <__aeabi_dmul+0x19c>
 8000748:	ea81 0103 	eor.w	r1, r1, r3
 800074c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000750:	f04f 0000 	mov.w	r0, #0
 8000754:	bd70      	pop	{r4, r5, r6, pc}
 8000756:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 800075a:	bf06      	itte	eq
 800075c:	4610      	moveq	r0, r2
 800075e:	4619      	moveq	r1, r3
 8000760:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000764:	d019      	beq.n	800079a <__aeabi_dmul+0x24a>
 8000766:	ea94 0f0c 	teq	r4, ip
 800076a:	d102      	bne.n	8000772 <__aeabi_dmul+0x222>
 800076c:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000770:	d113      	bne.n	800079a <__aeabi_dmul+0x24a>
 8000772:	ea95 0f0c 	teq	r5, ip
 8000776:	d105      	bne.n	8000784 <__aeabi_dmul+0x234>
 8000778:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 800077c:	bf1c      	itt	ne
 800077e:	4610      	movne	r0, r2
 8000780:	4619      	movne	r1, r3
 8000782:	d10a      	bne.n	800079a <__aeabi_dmul+0x24a>
 8000784:	ea81 0103 	eor.w	r1, r1, r3
 8000788:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800078c:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000790:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000794:	f04f 0000 	mov.w	r0, #0
 8000798:	bd70      	pop	{r4, r5, r6, pc}
 800079a:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 800079e:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 80007a2:	bd70      	pop	{r4, r5, r6, pc}

080007a4 <__aeabi_ddiv>:
 80007a4:	b570      	push	{r4, r5, r6, lr}
 80007a6:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80007aa:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80007ae:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80007b2:	bf1d      	ittte	ne
 80007b4:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80007b8:	ea94 0f0c 	teqne	r4, ip
 80007bc:	ea95 0f0c 	teqne	r5, ip
 80007c0:	f000 f8a7 	bleq	8000912 <__aeabi_ddiv+0x16e>
 80007c4:	eba4 0405 	sub.w	r4, r4, r5
 80007c8:	ea81 0e03 	eor.w	lr, r1, r3
 80007cc:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80007d0:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80007d4:	f000 8088 	beq.w	80008e8 <__aeabi_ddiv+0x144>
 80007d8:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80007dc:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80007e0:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80007e4:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80007e8:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80007ec:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80007f0:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80007f4:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80007f8:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80007fc:	429d      	cmp	r5, r3
 80007fe:	bf08      	it	eq
 8000800:	4296      	cmpeq	r6, r2
 8000802:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 8000806:	f504 7440 	add.w	r4, r4, #768	; 0x300
 800080a:	d202      	bcs.n	8000812 <__aeabi_ddiv+0x6e>
 800080c:	085b      	lsrs	r3, r3, #1
 800080e:	ea4f 0232 	mov.w	r2, r2, rrx
 8000812:	1ab6      	subs	r6, r6, r2
 8000814:	eb65 0503 	sbc.w	r5, r5, r3
 8000818:	085b      	lsrs	r3, r3, #1
 800081a:	ea4f 0232 	mov.w	r2, r2, rrx
 800081e:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 8000822:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 8000826:	ebb6 0e02 	subs.w	lr, r6, r2
 800082a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800082e:	bf22      	ittt	cs
 8000830:	1ab6      	subcs	r6, r6, r2
 8000832:	4675      	movcs	r5, lr
 8000834:	ea40 000c 	orrcs.w	r0, r0, ip
 8000838:	085b      	lsrs	r3, r3, #1
 800083a:	ea4f 0232 	mov.w	r2, r2, rrx
 800083e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000842:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000846:	bf22      	ittt	cs
 8000848:	1ab6      	subcs	r6, r6, r2
 800084a:	4675      	movcs	r5, lr
 800084c:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000850:	085b      	lsrs	r3, r3, #1
 8000852:	ea4f 0232 	mov.w	r2, r2, rrx
 8000856:	ebb6 0e02 	subs.w	lr, r6, r2
 800085a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800085e:	bf22      	ittt	cs
 8000860:	1ab6      	subcs	r6, r6, r2
 8000862:	4675      	movcs	r5, lr
 8000864:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000868:	085b      	lsrs	r3, r3, #1
 800086a:	ea4f 0232 	mov.w	r2, r2, rrx
 800086e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000872:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000876:	bf22      	ittt	cs
 8000878:	1ab6      	subcs	r6, r6, r2
 800087a:	4675      	movcs	r5, lr
 800087c:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000880:	ea55 0e06 	orrs.w	lr, r5, r6
 8000884:	d018      	beq.n	80008b8 <__aeabi_ddiv+0x114>
 8000886:	ea4f 1505 	mov.w	r5, r5, lsl #4
 800088a:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 800088e:	ea4f 1606 	mov.w	r6, r6, lsl #4
 8000892:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8000896:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 800089a:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 800089e:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 80008a2:	d1c0      	bne.n	8000826 <__aeabi_ddiv+0x82>
 80008a4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80008a8:	d10b      	bne.n	80008c2 <__aeabi_ddiv+0x11e>
 80008aa:	ea41 0100 	orr.w	r1, r1, r0
 80008ae:	f04f 0000 	mov.w	r0, #0
 80008b2:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 80008b6:	e7b6      	b.n	8000826 <__aeabi_ddiv+0x82>
 80008b8:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80008bc:	bf04      	itt	eq
 80008be:	4301      	orreq	r1, r0
 80008c0:	2000      	moveq	r0, #0
 80008c2:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80008c6:	bf88      	it	hi
 80008c8:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80008cc:	f63f aeaf 	bhi.w	800062e <__aeabi_dmul+0xde>
 80008d0:	ebb5 0c03 	subs.w	ip, r5, r3
 80008d4:	bf04      	itt	eq
 80008d6:	ebb6 0c02 	subseq.w	ip, r6, r2
 80008da:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80008de:	f150 0000 	adcs.w	r0, r0, #0
 80008e2:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80008e6:	bd70      	pop	{r4, r5, r6, pc}
 80008e8:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80008ec:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80008f0:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80008f4:	bfc2      	ittt	gt
 80008f6:	ebd4 050c 	rsbsgt	r5, r4, ip
 80008fa:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80008fe:	bd70      	popgt	{r4, r5, r6, pc}
 8000900:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000904:	f04f 0e00 	mov.w	lr, #0
 8000908:	3c01      	subs	r4, #1
 800090a:	e690      	b.n	800062e <__aeabi_dmul+0xde>
 800090c:	ea45 0e06 	orr.w	lr, r5, r6
 8000910:	e68d      	b.n	800062e <__aeabi_dmul+0xde>
 8000912:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000916:	ea94 0f0c 	teq	r4, ip
 800091a:	bf08      	it	eq
 800091c:	ea95 0f0c 	teqeq	r5, ip
 8000920:	f43f af3b 	beq.w	800079a <__aeabi_dmul+0x24a>
 8000924:	ea94 0f0c 	teq	r4, ip
 8000928:	d10a      	bne.n	8000940 <__aeabi_ddiv+0x19c>
 800092a:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800092e:	f47f af34 	bne.w	800079a <__aeabi_dmul+0x24a>
 8000932:	ea95 0f0c 	teq	r5, ip
 8000936:	f47f af25 	bne.w	8000784 <__aeabi_dmul+0x234>
 800093a:	4610      	mov	r0, r2
 800093c:	4619      	mov	r1, r3
 800093e:	e72c      	b.n	800079a <__aeabi_dmul+0x24a>
 8000940:	ea95 0f0c 	teq	r5, ip
 8000944:	d106      	bne.n	8000954 <__aeabi_ddiv+0x1b0>
 8000946:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 800094a:	f43f aefd 	beq.w	8000748 <__aeabi_dmul+0x1f8>
 800094e:	4610      	mov	r0, r2
 8000950:	4619      	mov	r1, r3
 8000952:	e722      	b.n	800079a <__aeabi_dmul+0x24a>
 8000954:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000958:	bf18      	it	ne
 800095a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800095e:	f47f aec5 	bne.w	80006ec <__aeabi_dmul+0x19c>
 8000962:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000966:	f47f af0d 	bne.w	8000784 <__aeabi_dmul+0x234>
 800096a:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 800096e:	f47f aeeb 	bne.w	8000748 <__aeabi_dmul+0x1f8>
 8000972:	e712      	b.n	800079a <__aeabi_dmul+0x24a>

08000974 <__gedf2>:
 8000974:	f04f 3cff 	mov.w	ip, #4294967295
 8000978:	e006      	b.n	8000988 <__cmpdf2+0x4>
 800097a:	bf00      	nop

0800097c <__ledf2>:
 800097c:	f04f 0c01 	mov.w	ip, #1
 8000980:	e002      	b.n	8000988 <__cmpdf2+0x4>
 8000982:	bf00      	nop

08000984 <__cmpdf2>:
 8000984:	f04f 0c01 	mov.w	ip, #1
 8000988:	f84d cd04 	str.w	ip, [sp, #-4]!
 800098c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000990:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000994:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000998:	bf18      	it	ne
 800099a:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 800099e:	d01b      	beq.n	80009d8 <__cmpdf2+0x54>
 80009a0:	b001      	add	sp, #4
 80009a2:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 80009a6:	bf0c      	ite	eq
 80009a8:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 80009ac:	ea91 0f03 	teqne	r1, r3
 80009b0:	bf02      	ittt	eq
 80009b2:	ea90 0f02 	teqeq	r0, r2
 80009b6:	2000      	moveq	r0, #0
 80009b8:	4770      	bxeq	lr
 80009ba:	f110 0f00 	cmn.w	r0, #0
 80009be:	ea91 0f03 	teq	r1, r3
 80009c2:	bf58      	it	pl
 80009c4:	4299      	cmppl	r1, r3
 80009c6:	bf08      	it	eq
 80009c8:	4290      	cmpeq	r0, r2
 80009ca:	bf2c      	ite	cs
 80009cc:	17d8      	asrcs	r0, r3, #31
 80009ce:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 80009d2:	f040 0001 	orr.w	r0, r0, #1
 80009d6:	4770      	bx	lr
 80009d8:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 80009dc:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009e0:	d102      	bne.n	80009e8 <__cmpdf2+0x64>
 80009e2:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 80009e6:	d107      	bne.n	80009f8 <__cmpdf2+0x74>
 80009e8:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 80009ec:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009f0:	d1d6      	bne.n	80009a0 <__cmpdf2+0x1c>
 80009f2:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 80009f6:	d0d3      	beq.n	80009a0 <__cmpdf2+0x1c>
 80009f8:	f85d 0b04 	ldr.w	r0, [sp], #4
 80009fc:	4770      	bx	lr
 80009fe:	bf00      	nop

08000a00 <__aeabi_cdrcmple>:
 8000a00:	4684      	mov	ip, r0
 8000a02:	4610      	mov	r0, r2
 8000a04:	4662      	mov	r2, ip
 8000a06:	468c      	mov	ip, r1
 8000a08:	4619      	mov	r1, r3
 8000a0a:	4663      	mov	r3, ip
 8000a0c:	e000      	b.n	8000a10 <__aeabi_cdcmpeq>
 8000a0e:	bf00      	nop

08000a10 <__aeabi_cdcmpeq>:
 8000a10:	b501      	push	{r0, lr}
 8000a12:	f7ff ffb7 	bl	8000984 <__cmpdf2>
 8000a16:	2800      	cmp	r0, #0
 8000a18:	bf48      	it	mi
 8000a1a:	f110 0f00 	cmnmi.w	r0, #0
 8000a1e:	bd01      	pop	{r0, pc}

08000a20 <__aeabi_dcmpeq>:
 8000a20:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a24:	f7ff fff4 	bl	8000a10 <__aeabi_cdcmpeq>
 8000a28:	bf0c      	ite	eq
 8000a2a:	2001      	moveq	r0, #1
 8000a2c:	2000      	movne	r0, #0
 8000a2e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a32:	bf00      	nop

08000a34 <__aeabi_dcmplt>:
 8000a34:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a38:	f7ff ffea 	bl	8000a10 <__aeabi_cdcmpeq>
 8000a3c:	bf34      	ite	cc
 8000a3e:	2001      	movcc	r0, #1
 8000a40:	2000      	movcs	r0, #0
 8000a42:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a46:	bf00      	nop

08000a48 <__aeabi_dcmple>:
 8000a48:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a4c:	f7ff ffe0 	bl	8000a10 <__aeabi_cdcmpeq>
 8000a50:	bf94      	ite	ls
 8000a52:	2001      	movls	r0, #1
 8000a54:	2000      	movhi	r0, #0
 8000a56:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a5a:	bf00      	nop

08000a5c <__aeabi_dcmpge>:
 8000a5c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a60:	f7ff ffce 	bl	8000a00 <__aeabi_cdrcmple>
 8000a64:	bf94      	ite	ls
 8000a66:	2001      	movls	r0, #1
 8000a68:	2000      	movhi	r0, #0
 8000a6a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a6e:	bf00      	nop

08000a70 <__aeabi_dcmpgt>:
 8000a70:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a74:	f7ff ffc4 	bl	8000a00 <__aeabi_cdrcmple>
 8000a78:	bf34      	ite	cc
 8000a7a:	2001      	movcc	r0, #1
 8000a7c:	2000      	movcs	r0, #0
 8000a7e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a82:	bf00      	nop

08000a84 <__aeabi_dcmpun>:
 8000a84:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a88:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a8c:	d102      	bne.n	8000a94 <__aeabi_dcmpun+0x10>
 8000a8e:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a92:	d10a      	bne.n	8000aaa <__aeabi_dcmpun+0x26>
 8000a94:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a98:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a9c:	d102      	bne.n	8000aa4 <__aeabi_dcmpun+0x20>
 8000a9e:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aa2:	d102      	bne.n	8000aaa <__aeabi_dcmpun+0x26>
 8000aa4:	f04f 0000 	mov.w	r0, #0
 8000aa8:	4770      	bx	lr
 8000aaa:	f04f 0001 	mov.w	r0, #1
 8000aae:	4770      	bx	lr

08000ab0 <__aeabi_d2iz>:
 8000ab0:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000ab4:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000ab8:	d215      	bcs.n	8000ae6 <__aeabi_d2iz+0x36>
 8000aba:	d511      	bpl.n	8000ae0 <__aeabi_d2iz+0x30>
 8000abc:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000ac0:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000ac4:	d912      	bls.n	8000aec <__aeabi_d2iz+0x3c>
 8000ac6:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000aca:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000ace:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000ad2:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000ad6:	fa23 f002 	lsr.w	r0, r3, r2
 8000ada:	bf18      	it	ne
 8000adc:	4240      	negne	r0, r0
 8000ade:	4770      	bx	lr
 8000ae0:	f04f 0000 	mov.w	r0, #0
 8000ae4:	4770      	bx	lr
 8000ae6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000aea:	d105      	bne.n	8000af8 <__aeabi_d2iz+0x48>
 8000aec:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000af0:	bf08      	it	eq
 8000af2:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000af6:	4770      	bx	lr
 8000af8:	f04f 0000 	mov.w	r0, #0
 8000afc:	4770      	bx	lr
 8000afe:	bf00      	nop

08000b00 <__aeabi_uldivmod>:
 8000b00:	b953      	cbnz	r3, 8000b18 <__aeabi_uldivmod+0x18>
 8000b02:	b94a      	cbnz	r2, 8000b18 <__aeabi_uldivmod+0x18>
 8000b04:	2900      	cmp	r1, #0
 8000b06:	bf08      	it	eq
 8000b08:	2800      	cmpeq	r0, #0
 8000b0a:	bf1c      	itt	ne
 8000b0c:	f04f 31ff 	movne.w	r1, #4294967295
 8000b10:	f04f 30ff 	movne.w	r0, #4294967295
 8000b14:	f000 b974 	b.w	8000e00 <__aeabi_idiv0>
 8000b18:	f1ad 0c08 	sub.w	ip, sp, #8
 8000b1c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000b20:	f000 f806 	bl	8000b30 <__udivmoddi4>
 8000b24:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000b28:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000b2c:	b004      	add	sp, #16
 8000b2e:	4770      	bx	lr

08000b30 <__udivmoddi4>:
 8000b30:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000b34:	468c      	mov	ip, r1
 8000b36:	4604      	mov	r4, r0
 8000b38:	9e08      	ldr	r6, [sp, #32]
 8000b3a:	2b00      	cmp	r3, #0
 8000b3c:	d14b      	bne.n	8000bd6 <__udivmoddi4+0xa6>
 8000b3e:	428a      	cmp	r2, r1
 8000b40:	4615      	mov	r5, r2
 8000b42:	d967      	bls.n	8000c14 <__udivmoddi4+0xe4>
 8000b44:	fab2 f282 	clz	r2, r2
 8000b48:	b14a      	cbz	r2, 8000b5e <__udivmoddi4+0x2e>
 8000b4a:	f1c2 0720 	rsb	r7, r2, #32
 8000b4e:	fa01 f302 	lsl.w	r3, r1, r2
 8000b52:	fa20 f707 	lsr.w	r7, r0, r7
 8000b56:	4095      	lsls	r5, r2
 8000b58:	ea47 0c03 	orr.w	ip, r7, r3
 8000b5c:	4094      	lsls	r4, r2
 8000b5e:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000b62:	fbbc f7fe 	udiv	r7, ip, lr
 8000b66:	fa1f f885 	uxth.w	r8, r5
 8000b6a:	fb0e c317 	mls	r3, lr, r7, ip
 8000b6e:	fb07 f908 	mul.w	r9, r7, r8
 8000b72:	0c21      	lsrs	r1, r4, #16
 8000b74:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8000b78:	4599      	cmp	r9, r3
 8000b7a:	d909      	bls.n	8000b90 <__udivmoddi4+0x60>
 8000b7c:	18eb      	adds	r3, r5, r3
 8000b7e:	f107 31ff 	add.w	r1, r7, #4294967295
 8000b82:	f080 811c 	bcs.w	8000dbe <__udivmoddi4+0x28e>
 8000b86:	4599      	cmp	r9, r3
 8000b88:	f240 8119 	bls.w	8000dbe <__udivmoddi4+0x28e>
 8000b8c:	3f02      	subs	r7, #2
 8000b8e:	442b      	add	r3, r5
 8000b90:	eba3 0309 	sub.w	r3, r3, r9
 8000b94:	fbb3 f0fe 	udiv	r0, r3, lr
 8000b98:	fb0e 3310 	mls	r3, lr, r0, r3
 8000b9c:	fb00 f108 	mul.w	r1, r0, r8
 8000ba0:	b2a4      	uxth	r4, r4
 8000ba2:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000ba6:	42a1      	cmp	r1, r4
 8000ba8:	d909      	bls.n	8000bbe <__udivmoddi4+0x8e>
 8000baa:	192c      	adds	r4, r5, r4
 8000bac:	f100 33ff 	add.w	r3, r0, #4294967295
 8000bb0:	f080 8107 	bcs.w	8000dc2 <__udivmoddi4+0x292>
 8000bb4:	42a1      	cmp	r1, r4
 8000bb6:	f240 8104 	bls.w	8000dc2 <__udivmoddi4+0x292>
 8000bba:	3802      	subs	r0, #2
 8000bbc:	442c      	add	r4, r5
 8000bbe:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
 8000bc2:	2700      	movs	r7, #0
 8000bc4:	1a64      	subs	r4, r4, r1
 8000bc6:	b11e      	cbz	r6, 8000bd0 <__udivmoddi4+0xa0>
 8000bc8:	2300      	movs	r3, #0
 8000bca:	40d4      	lsrs	r4, r2
 8000bcc:	e9c6 4300 	strd	r4, r3, [r6]
 8000bd0:	4639      	mov	r1, r7
 8000bd2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000bd6:	428b      	cmp	r3, r1
 8000bd8:	d909      	bls.n	8000bee <__udivmoddi4+0xbe>
 8000bda:	2e00      	cmp	r6, #0
 8000bdc:	f000 80ec 	beq.w	8000db8 <__udivmoddi4+0x288>
 8000be0:	2700      	movs	r7, #0
 8000be2:	e9c6 0100 	strd	r0, r1, [r6]
 8000be6:	4638      	mov	r0, r7
 8000be8:	4639      	mov	r1, r7
 8000bea:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000bee:	fab3 f783 	clz	r7, r3
 8000bf2:	2f00      	cmp	r7, #0
 8000bf4:	d148      	bne.n	8000c88 <__udivmoddi4+0x158>
 8000bf6:	428b      	cmp	r3, r1
 8000bf8:	d302      	bcc.n	8000c00 <__udivmoddi4+0xd0>
 8000bfa:	4282      	cmp	r2, r0
 8000bfc:	f200 80fb 	bhi.w	8000df6 <__udivmoddi4+0x2c6>
 8000c00:	1a84      	subs	r4, r0, r2
 8000c02:	eb61 0303 	sbc.w	r3, r1, r3
 8000c06:	2001      	movs	r0, #1
 8000c08:	469c      	mov	ip, r3
 8000c0a:	2e00      	cmp	r6, #0
 8000c0c:	d0e0      	beq.n	8000bd0 <__udivmoddi4+0xa0>
 8000c0e:	e9c6 4c00 	strd	r4, ip, [r6]
 8000c12:	e7dd      	b.n	8000bd0 <__udivmoddi4+0xa0>
 8000c14:	b902      	cbnz	r2, 8000c18 <__udivmoddi4+0xe8>
 8000c16:	deff      	udf	#255	; 0xff
 8000c18:	fab2 f282 	clz	r2, r2
 8000c1c:	2a00      	cmp	r2, #0
 8000c1e:	f040 808f 	bne.w	8000d40 <__udivmoddi4+0x210>
 8000c22:	2701      	movs	r7, #1
 8000c24:	1b49      	subs	r1, r1, r5
 8000c26:	ea4f 4815 	mov.w	r8, r5, lsr #16
 8000c2a:	fa1f f985 	uxth.w	r9, r5
 8000c2e:	fbb1 fef8 	udiv	lr, r1, r8
 8000c32:	fb08 111e 	mls	r1, r8, lr, r1
 8000c36:	fb09 f00e 	mul.w	r0, r9, lr
 8000c3a:	ea4f 4c14 	mov.w	ip, r4, lsr #16
 8000c3e:	ea4c 4301 	orr.w	r3, ip, r1, lsl #16
 8000c42:	4298      	cmp	r0, r3
 8000c44:	d907      	bls.n	8000c56 <__udivmoddi4+0x126>
 8000c46:	18eb      	adds	r3, r5, r3
 8000c48:	f10e 31ff 	add.w	r1, lr, #4294967295
 8000c4c:	d202      	bcs.n	8000c54 <__udivmoddi4+0x124>
 8000c4e:	4298      	cmp	r0, r3
 8000c50:	f200 80cd 	bhi.w	8000dee <__udivmoddi4+0x2be>
 8000c54:	468e      	mov	lr, r1
 8000c56:	1a1b      	subs	r3, r3, r0
 8000c58:	fbb3 f0f8 	udiv	r0, r3, r8
 8000c5c:	fb08 3310 	mls	r3, r8, r0, r3
 8000c60:	fb09 f900 	mul.w	r9, r9, r0
 8000c64:	b2a4      	uxth	r4, r4
 8000c66:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000c6a:	45a1      	cmp	r9, r4
 8000c6c:	d907      	bls.n	8000c7e <__udivmoddi4+0x14e>
 8000c6e:	192c      	adds	r4, r5, r4
 8000c70:	f100 33ff 	add.w	r3, r0, #4294967295
 8000c74:	d202      	bcs.n	8000c7c <__udivmoddi4+0x14c>
 8000c76:	45a1      	cmp	r9, r4
 8000c78:	f200 80b6 	bhi.w	8000de8 <__udivmoddi4+0x2b8>
 8000c7c:	4618      	mov	r0, r3
 8000c7e:	eba4 0409 	sub.w	r4, r4, r9
 8000c82:	ea40 400e 	orr.w	r0, r0, lr, lsl #16
 8000c86:	e79e      	b.n	8000bc6 <__udivmoddi4+0x96>
 8000c88:	f1c7 0520 	rsb	r5, r7, #32
 8000c8c:	40bb      	lsls	r3, r7
 8000c8e:	fa22 fc05 	lsr.w	ip, r2, r5
 8000c92:	ea4c 0c03 	orr.w	ip, ip, r3
 8000c96:	fa21 f405 	lsr.w	r4, r1, r5
 8000c9a:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 8000c9e:	fbb4 f9fe 	udiv	r9, r4, lr
 8000ca2:	fa1f f88c 	uxth.w	r8, ip
 8000ca6:	fb0e 4419 	mls	r4, lr, r9, r4
 8000caa:	fa20 f305 	lsr.w	r3, r0, r5
 8000cae:	40b9      	lsls	r1, r7
 8000cb0:	fb09 fa08 	mul.w	sl, r9, r8
 8000cb4:	4319      	orrs	r1, r3
 8000cb6:	0c0b      	lsrs	r3, r1, #16
 8000cb8:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 8000cbc:	45a2      	cmp	sl, r4
 8000cbe:	fa02 f207 	lsl.w	r2, r2, r7
 8000cc2:	fa00 f307 	lsl.w	r3, r0, r7
 8000cc6:	d90b      	bls.n	8000ce0 <__udivmoddi4+0x1b0>
 8000cc8:	eb1c 0404 	adds.w	r4, ip, r4
 8000ccc:	f109 30ff 	add.w	r0, r9, #4294967295
 8000cd0:	f080 8088 	bcs.w	8000de4 <__udivmoddi4+0x2b4>
 8000cd4:	45a2      	cmp	sl, r4
 8000cd6:	f240 8085 	bls.w	8000de4 <__udivmoddi4+0x2b4>
 8000cda:	f1a9 0902 	sub.w	r9, r9, #2
 8000cde:	4464      	add	r4, ip
 8000ce0:	eba4 040a 	sub.w	r4, r4, sl
 8000ce4:	fbb4 f0fe 	udiv	r0, r4, lr
 8000ce8:	fb0e 4410 	mls	r4, lr, r0, r4
 8000cec:	fb00 fa08 	mul.w	sl, r0, r8
 8000cf0:	b289      	uxth	r1, r1
 8000cf2:	ea41 4404 	orr.w	r4, r1, r4, lsl #16
 8000cf6:	45a2      	cmp	sl, r4
 8000cf8:	d908      	bls.n	8000d0c <__udivmoddi4+0x1dc>
 8000cfa:	eb1c 0404 	adds.w	r4, ip, r4
 8000cfe:	f100 31ff 	add.w	r1, r0, #4294967295
 8000d02:	d26b      	bcs.n	8000ddc <__udivmoddi4+0x2ac>
 8000d04:	45a2      	cmp	sl, r4
 8000d06:	d969      	bls.n	8000ddc <__udivmoddi4+0x2ac>
 8000d08:	3802      	subs	r0, #2
 8000d0a:	4464      	add	r4, ip
 8000d0c:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000d10:	fba0 8902 	umull	r8, r9, r0, r2
 8000d14:	eba4 040a 	sub.w	r4, r4, sl
 8000d18:	454c      	cmp	r4, r9
 8000d1a:	4641      	mov	r1, r8
 8000d1c:	46ce      	mov	lr, r9
 8000d1e:	d354      	bcc.n	8000dca <__udivmoddi4+0x29a>
 8000d20:	d051      	beq.n	8000dc6 <__udivmoddi4+0x296>
 8000d22:	2e00      	cmp	r6, #0
 8000d24:	d069      	beq.n	8000dfa <__udivmoddi4+0x2ca>
 8000d26:	1a5a      	subs	r2, r3, r1
 8000d28:	eb64 040e 	sbc.w	r4, r4, lr
 8000d2c:	fa04 f505 	lsl.w	r5, r4, r5
 8000d30:	fa22 f307 	lsr.w	r3, r2, r7
 8000d34:	40fc      	lsrs	r4, r7
 8000d36:	431d      	orrs	r5, r3
 8000d38:	e9c6 5400 	strd	r5, r4, [r6]
 8000d3c:	2700      	movs	r7, #0
 8000d3e:	e747      	b.n	8000bd0 <__udivmoddi4+0xa0>
 8000d40:	4095      	lsls	r5, r2
 8000d42:	f1c2 0320 	rsb	r3, r2, #32
 8000d46:	fa21 f003 	lsr.w	r0, r1, r3
 8000d4a:	ea4f 4815 	mov.w	r8, r5, lsr #16
 8000d4e:	fbb0 f7f8 	udiv	r7, r0, r8
 8000d52:	fa1f f985 	uxth.w	r9, r5
 8000d56:	fb08 0017 	mls	r0, r8, r7, r0
 8000d5a:	fa24 f303 	lsr.w	r3, r4, r3
 8000d5e:	4091      	lsls	r1, r2
 8000d60:	fb07 fc09 	mul.w	ip, r7, r9
 8000d64:	430b      	orrs	r3, r1
 8000d66:	0c19      	lsrs	r1, r3, #16
 8000d68:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8000d6c:	458c      	cmp	ip, r1
 8000d6e:	fa04 f402 	lsl.w	r4, r4, r2
 8000d72:	d907      	bls.n	8000d84 <__udivmoddi4+0x254>
 8000d74:	1869      	adds	r1, r5, r1
 8000d76:	f107 30ff 	add.w	r0, r7, #4294967295
 8000d7a:	d231      	bcs.n	8000de0 <__udivmoddi4+0x2b0>
 8000d7c:	458c      	cmp	ip, r1
 8000d7e:	d92f      	bls.n	8000de0 <__udivmoddi4+0x2b0>
 8000d80:	3f02      	subs	r7, #2
 8000d82:	4429      	add	r1, r5
 8000d84:	eba1 010c 	sub.w	r1, r1, ip
 8000d88:	fbb1 f0f8 	udiv	r0, r1, r8
 8000d8c:	fb08 1c10 	mls	ip, r8, r0, r1
 8000d90:	fb00 fe09 	mul.w	lr, r0, r9
 8000d94:	b299      	uxth	r1, r3
 8000d96:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000d9a:	458e      	cmp	lr, r1
 8000d9c:	d907      	bls.n	8000dae <__udivmoddi4+0x27e>
 8000d9e:	1869      	adds	r1, r5, r1
 8000da0:	f100 33ff 	add.w	r3, r0, #4294967295
 8000da4:	d218      	bcs.n	8000dd8 <__udivmoddi4+0x2a8>
 8000da6:	458e      	cmp	lr, r1
 8000da8:	d916      	bls.n	8000dd8 <__udivmoddi4+0x2a8>
 8000daa:	3802      	subs	r0, #2
 8000dac:	4429      	add	r1, r5
 8000dae:	eba1 010e 	sub.w	r1, r1, lr
 8000db2:	ea40 4707 	orr.w	r7, r0, r7, lsl #16
 8000db6:	e73a      	b.n	8000c2e <__udivmoddi4+0xfe>
 8000db8:	4637      	mov	r7, r6
 8000dba:	4630      	mov	r0, r6
 8000dbc:	e708      	b.n	8000bd0 <__udivmoddi4+0xa0>
 8000dbe:	460f      	mov	r7, r1
 8000dc0:	e6e6      	b.n	8000b90 <__udivmoddi4+0x60>
 8000dc2:	4618      	mov	r0, r3
 8000dc4:	e6fb      	b.n	8000bbe <__udivmoddi4+0x8e>
 8000dc6:	4543      	cmp	r3, r8
 8000dc8:	d2ab      	bcs.n	8000d22 <__udivmoddi4+0x1f2>
 8000dca:	ebb8 0102 	subs.w	r1, r8, r2
 8000dce:	eb69 020c 	sbc.w	r2, r9, ip
 8000dd2:	3801      	subs	r0, #1
 8000dd4:	4696      	mov	lr, r2
 8000dd6:	e7a4      	b.n	8000d22 <__udivmoddi4+0x1f2>
 8000dd8:	4618      	mov	r0, r3
 8000dda:	e7e8      	b.n	8000dae <__udivmoddi4+0x27e>
 8000ddc:	4608      	mov	r0, r1
 8000dde:	e795      	b.n	8000d0c <__udivmoddi4+0x1dc>
 8000de0:	4607      	mov	r7, r0
 8000de2:	e7cf      	b.n	8000d84 <__udivmoddi4+0x254>
 8000de4:	4681      	mov	r9, r0
 8000de6:	e77b      	b.n	8000ce0 <__udivmoddi4+0x1b0>
 8000de8:	3802      	subs	r0, #2
 8000dea:	442c      	add	r4, r5
 8000dec:	e747      	b.n	8000c7e <__udivmoddi4+0x14e>
 8000dee:	f1ae 0e02 	sub.w	lr, lr, #2
 8000df2:	442b      	add	r3, r5
 8000df4:	e72f      	b.n	8000c56 <__udivmoddi4+0x126>
 8000df6:	4638      	mov	r0, r7
 8000df8:	e707      	b.n	8000c0a <__udivmoddi4+0xda>
 8000dfa:	4637      	mov	r7, r6
 8000dfc:	e6e8      	b.n	8000bd0 <__udivmoddi4+0xa0>
 8000dfe:	bf00      	nop

08000e00 <__aeabi_idiv0>:
 8000e00:	4770      	bx	lr
 8000e02:	bf00      	nop

08000e04 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000e04:	b480      	push	{r7}
 8000e06:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000e08:	4b04      	ldr	r3, [pc, #16]	; (8000e1c <__NVIC_GetPriorityGrouping+0x18>)
 8000e0a:	68db      	ldr	r3, [r3, #12]
 8000e0c:	0a1b      	lsrs	r3, r3, #8
 8000e0e:	f003 0307 	and.w	r3, r3, #7
}
 8000e12:	4618      	mov	r0, r3
 8000e14:	46bd      	mov	sp, r7
 8000e16:	bc80      	pop	{r7}
 8000e18:	4770      	bx	lr
 8000e1a:	bf00      	nop
 8000e1c:	e000ed00 	.word	0xe000ed00

08000e20 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000e20:	b480      	push	{r7}
 8000e22:	b083      	sub	sp, #12
 8000e24:	af00      	add	r7, sp, #0
 8000e26:	4603      	mov	r3, r0
 8000e28:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000e2a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000e2e:	2b00      	cmp	r3, #0
 8000e30:	db0b      	blt.n	8000e4a <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000e32:	79fb      	ldrb	r3, [r7, #7]
 8000e34:	f003 021f 	and.w	r2, r3, #31
 8000e38:	4906      	ldr	r1, [pc, #24]	; (8000e54 <__NVIC_EnableIRQ+0x34>)
 8000e3a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000e3e:	095b      	lsrs	r3, r3, #5
 8000e40:	2001      	movs	r0, #1
 8000e42:	fa00 f202 	lsl.w	r2, r0, r2
 8000e46:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8000e4a:	bf00      	nop
 8000e4c:	370c      	adds	r7, #12
 8000e4e:	46bd      	mov	sp, r7
 8000e50:	bc80      	pop	{r7}
 8000e52:	4770      	bx	lr
 8000e54:	e000e100 	.word	0xe000e100

08000e58 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000e58:	b480      	push	{r7}
 8000e5a:	b083      	sub	sp, #12
 8000e5c:	af00      	add	r7, sp, #0
 8000e5e:	4603      	mov	r3, r0
 8000e60:	6039      	str	r1, [r7, #0]
 8000e62:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000e64:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000e68:	2b00      	cmp	r3, #0
 8000e6a:	db0a      	blt.n	8000e82 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000e6c:	683b      	ldr	r3, [r7, #0]
 8000e6e:	b2da      	uxtb	r2, r3
 8000e70:	490c      	ldr	r1, [pc, #48]	; (8000ea4 <__NVIC_SetPriority+0x4c>)
 8000e72:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000e76:	0112      	lsls	r2, r2, #4
 8000e78:	b2d2      	uxtb	r2, r2
 8000e7a:	440b      	add	r3, r1
 8000e7c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000e80:	e00a      	b.n	8000e98 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000e82:	683b      	ldr	r3, [r7, #0]
 8000e84:	b2da      	uxtb	r2, r3
 8000e86:	4908      	ldr	r1, [pc, #32]	; (8000ea8 <__NVIC_SetPriority+0x50>)
 8000e88:	79fb      	ldrb	r3, [r7, #7]
 8000e8a:	f003 030f 	and.w	r3, r3, #15
 8000e8e:	3b04      	subs	r3, #4
 8000e90:	0112      	lsls	r2, r2, #4
 8000e92:	b2d2      	uxtb	r2, r2
 8000e94:	440b      	add	r3, r1
 8000e96:	761a      	strb	r2, [r3, #24]
}
 8000e98:	bf00      	nop
 8000e9a:	370c      	adds	r7, #12
 8000e9c:	46bd      	mov	sp, r7
 8000e9e:	bc80      	pop	{r7}
 8000ea0:	4770      	bx	lr
 8000ea2:	bf00      	nop
 8000ea4:	e000e100 	.word	0xe000e100
 8000ea8:	e000ed00 	.word	0xe000ed00

08000eac <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000eac:	b480      	push	{r7}
 8000eae:	b089      	sub	sp, #36	; 0x24
 8000eb0:	af00      	add	r7, sp, #0
 8000eb2:	60f8      	str	r0, [r7, #12]
 8000eb4:	60b9      	str	r1, [r7, #8]
 8000eb6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000eb8:	68fb      	ldr	r3, [r7, #12]
 8000eba:	f003 0307 	and.w	r3, r3, #7
 8000ebe:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000ec0:	69fb      	ldr	r3, [r7, #28]
 8000ec2:	f1c3 0307 	rsb	r3, r3, #7
 8000ec6:	2b04      	cmp	r3, #4
 8000ec8:	bf28      	it	cs
 8000eca:	2304      	movcs	r3, #4
 8000ecc:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000ece:	69fb      	ldr	r3, [r7, #28]
 8000ed0:	3304      	adds	r3, #4
 8000ed2:	2b06      	cmp	r3, #6
 8000ed4:	d902      	bls.n	8000edc <NVIC_EncodePriority+0x30>
 8000ed6:	69fb      	ldr	r3, [r7, #28]
 8000ed8:	3b03      	subs	r3, #3
 8000eda:	e000      	b.n	8000ede <NVIC_EncodePriority+0x32>
 8000edc:	2300      	movs	r3, #0
 8000ede:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000ee0:	f04f 32ff 	mov.w	r2, #4294967295
 8000ee4:	69bb      	ldr	r3, [r7, #24]
 8000ee6:	fa02 f303 	lsl.w	r3, r2, r3
 8000eea:	43da      	mvns	r2, r3
 8000eec:	68bb      	ldr	r3, [r7, #8]
 8000eee:	401a      	ands	r2, r3
 8000ef0:	697b      	ldr	r3, [r7, #20]
 8000ef2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000ef4:	f04f 31ff 	mov.w	r1, #4294967295
 8000ef8:	697b      	ldr	r3, [r7, #20]
 8000efa:	fa01 f303 	lsl.w	r3, r1, r3
 8000efe:	43d9      	mvns	r1, r3
 8000f00:	687b      	ldr	r3, [r7, #4]
 8000f02:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000f04:	4313      	orrs	r3, r2
         );
}
 8000f06:	4618      	mov	r0, r3
 8000f08:	3724      	adds	r7, #36	; 0x24
 8000f0a:	46bd      	mov	sp, r7
 8000f0c:	bc80      	pop	{r7}
 8000f0e:	4770      	bx	lr

08000f10 <LL_TIM_DisableARRPreload>:
  * @rmtoll CR1          ARPE          LL_TIM_DisableARRPreload
  * @param  TIMx Timer instance
  * @retval None
  */
__STATIC_INLINE void LL_TIM_DisableARRPreload(TIM_TypeDef *TIMx)
{
 8000f10:	b480      	push	{r7}
 8000f12:	b083      	sub	sp, #12
 8000f14:	af00      	add	r7, sp, #0
 8000f16:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(TIMx->CR1, TIM_CR1_ARPE);
 8000f18:	687b      	ldr	r3, [r7, #4]
 8000f1a:	681b      	ldr	r3, [r3, #0]
 8000f1c:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8000f20:	687b      	ldr	r3, [r7, #4]
 8000f22:	601a      	str	r2, [r3, #0]
}
 8000f24:	bf00      	nop
 8000f26:	370c      	adds	r7, #12
 8000f28:	46bd      	mov	sp, r7
 8000f2a:	bc80      	pop	{r7}
 8000f2c:	4770      	bx	lr

08000f2e <LL_TIM_SetClockSource>:
  *         @arg @ref LL_TIM_CLOCKSOURCE_EXT_MODE1
  *         @arg @ref LL_TIM_CLOCKSOURCE_EXT_MODE2
  * @retval None
  */
__STATIC_INLINE void LL_TIM_SetClockSource(TIM_TypeDef *TIMx, uint32_t ClockSource)
{
 8000f2e:	b480      	push	{r7}
 8000f30:	b083      	sub	sp, #12
 8000f32:	af00      	add	r7, sp, #0
 8000f34:	6078      	str	r0, [r7, #4]
 8000f36:	6039      	str	r1, [r7, #0]
  MODIFY_REG(TIMx->SMCR, TIM_SMCR_SMS | TIM_SMCR_ECE, ClockSource);
 8000f38:	687b      	ldr	r3, [r7, #4]
 8000f3a:	689b      	ldr	r3, [r3, #8]
 8000f3c:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8000f40:	f023 0307 	bic.w	r3, r3, #7
 8000f44:	683a      	ldr	r2, [r7, #0]
 8000f46:	431a      	orrs	r2, r3
 8000f48:	687b      	ldr	r3, [r7, #4]
 8000f4a:	609a      	str	r2, [r3, #8]
}
 8000f4c:	bf00      	nop
 8000f4e:	370c      	adds	r7, #12
 8000f50:	46bd      	mov	sp, r7
 8000f52:	bc80      	pop	{r7}
 8000f54:	4770      	bx	lr

08000f56 <LL_TIM_SetTriggerOutput>:
  *         @arg @ref LL_TIM_TRGO_OC3REF
  *         @arg @ref LL_TIM_TRGO_OC4REF
  * @retval None
  */
__STATIC_INLINE void LL_TIM_SetTriggerOutput(TIM_TypeDef *TIMx, uint32_t TimerSynchronization)
{
 8000f56:	b480      	push	{r7}
 8000f58:	b083      	sub	sp, #12
 8000f5a:	af00      	add	r7, sp, #0
 8000f5c:	6078      	str	r0, [r7, #4]
 8000f5e:	6039      	str	r1, [r7, #0]
  MODIFY_REG(TIMx->CR2, TIM_CR2_MMS, TimerSynchronization);
 8000f60:	687b      	ldr	r3, [r7, #4]
 8000f62:	685b      	ldr	r3, [r3, #4]
 8000f64:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 8000f68:	683b      	ldr	r3, [r7, #0]
 8000f6a:	431a      	orrs	r2, r3
 8000f6c:	687b      	ldr	r3, [r7, #4]
 8000f6e:	605a      	str	r2, [r3, #4]
}
 8000f70:	bf00      	nop
 8000f72:	370c      	adds	r7, #12
 8000f74:	46bd      	mov	sp, r7
 8000f76:	bc80      	pop	{r7}
 8000f78:	4770      	bx	lr

08000f7a <LL_TIM_DisableMasterSlaveMode>:
  * @rmtoll SMCR         MSM           LL_TIM_DisableMasterSlaveMode
  * @param  TIMx Timer instance
  * @retval None
  */
__STATIC_INLINE void LL_TIM_DisableMasterSlaveMode(TIM_TypeDef *TIMx)
{
 8000f7a:	b480      	push	{r7}
 8000f7c:	b083      	sub	sp, #12
 8000f7e:	af00      	add	r7, sp, #0
 8000f80:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(TIMx->SMCR, TIM_SMCR_MSM);
 8000f82:	687b      	ldr	r3, [r7, #4]
 8000f84:	689b      	ldr	r3, [r3, #8]
 8000f86:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8000f8a:	687b      	ldr	r3, [r7, #4]
 8000f8c:	609a      	str	r2, [r3, #8]
}
 8000f8e:	bf00      	nop
 8000f90:	370c      	adds	r7, #12
 8000f92:	46bd      	mov	sp, r7
 8000f94:	bc80      	pop	{r7}
 8000f96:	4770      	bx	lr

08000f98 <LL_TIM_EnableIT_UPDATE>:
  * @rmtoll DIER         UIE           LL_TIM_EnableIT_UPDATE
  * @param  TIMx Timer instance
  * @retval None
  */
__STATIC_INLINE void LL_TIM_EnableIT_UPDATE(TIM_TypeDef *TIMx)
{
 8000f98:	b480      	push	{r7}
 8000f9a:	b083      	sub	sp, #12
 8000f9c:	af00      	add	r7, sp, #0
 8000f9e:	6078      	str	r0, [r7, #4]
  SET_BIT(TIMx->DIER, TIM_DIER_UIE);
 8000fa0:	687b      	ldr	r3, [r7, #4]
 8000fa2:	68db      	ldr	r3, [r3, #12]
 8000fa4:	f043 0201 	orr.w	r2, r3, #1
 8000fa8:	687b      	ldr	r3, [r7, #4]
 8000faa:	60da      	str	r2, [r3, #12]
}
 8000fac:	bf00      	nop
 8000fae:	370c      	adds	r7, #12
 8000fb0:	46bd      	mov	sp, r7
 8000fb2:	bc80      	pop	{r7}
 8000fb4:	4770      	bx	lr
	...

08000fb8 <LL_APB1_GRP1_EnableClock>:
  *         @arg @ref LL_APB1_GRP1_PERIPH_PWR
  *         @arg @ref LL_APB1_GRP1_PERIPH_DAC1
  * @retval None
*/
__STATIC_INLINE void LL_APB1_GRP1_EnableClock(uint32_t Periphs)
{
 8000fb8:	b480      	push	{r7}
 8000fba:	b085      	sub	sp, #20
 8000fbc:	af00      	add	r7, sp, #0
 8000fbe:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APB1ENR, Periphs);
 8000fc0:	4b08      	ldr	r3, [pc, #32]	; (8000fe4 <LL_APB1_GRP1_EnableClock+0x2c>)
 8000fc2:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8000fc4:	4907      	ldr	r1, [pc, #28]	; (8000fe4 <LL_APB1_GRP1_EnableClock+0x2c>)
 8000fc6:	687b      	ldr	r3, [r7, #4]
 8000fc8:	4313      	orrs	r3, r2
 8000fca:	640b      	str	r3, [r1, #64]	; 0x40
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APB1ENR, Periphs);
 8000fcc:	4b05      	ldr	r3, [pc, #20]	; (8000fe4 <LL_APB1_GRP1_EnableClock+0x2c>)
 8000fce:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8000fd0:	687b      	ldr	r3, [r7, #4]
 8000fd2:	4013      	ands	r3, r2
 8000fd4:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8000fd6:	68fb      	ldr	r3, [r7, #12]
}
 8000fd8:	bf00      	nop
 8000fda:	3714      	adds	r7, #20
 8000fdc:	46bd      	mov	sp, r7
 8000fde:	bc80      	pop	{r7}
 8000fe0:	4770      	bx	lr
 8000fe2:	bf00      	nop
 8000fe4:	40023800 	.word	0x40023800

08000fe8 <HAL_GPIO_EXTI_Callback>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{ // Strobe CHK
 8000fe8:	b580      	push	{r7, lr}
 8000fea:	b082      	sub	sp, #8
 8000fec:	af00      	add	r7, sp, #0
 8000fee:	4603      	mov	r3, r0
 8000ff0:	80fb      	strh	r3, [r7, #6]
	if (GPIO_Pin & STROBE0_Pin) // 0x400
 8000ff2:	88fb      	ldrh	r3, [r7, #6]
 8000ff4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8000ff8:	2b00      	cmp	r3, #0
 8000ffa:	d008      	beq.n	800100e <HAL_GPIO_EXTI_Callback+0x26>
	{
		//HAL_GPIO_TogglePin(LD1_GPIO_Port, LD1_Pin);
		stbchk0 = 1;
 8000ffc:	4b1e      	ldr	r3, [pc, #120]	; (8001078 <HAL_GPIO_EXTI_Callback+0x90>)
 8000ffe:	2201      	movs	r2, #1
 8001000:	701a      	strb	r2, [r3, #0]
		stb0++;
 8001002:	4b1e      	ldr	r3, [pc, #120]	; (800107c <HAL_GPIO_EXTI_Callback+0x94>)
 8001004:	881b      	ldrh	r3, [r3, #0]
 8001006:	3301      	adds	r3, #1
 8001008:	b29a      	uxth	r2, r3
 800100a:	4b1c      	ldr	r3, [pc, #112]	; (800107c <HAL_GPIO_EXTI_Callback+0x94>)
 800100c:	801a      	strh	r2, [r3, #0]
	}
	if (GPIO_Pin & STROBE1_Pin) // 0x800
 800100e:	88fb      	ldrh	r3, [r7, #6]
 8001010:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8001014:	2b00      	cmp	r3, #0
 8001016:	d00c      	beq.n	8001032 <HAL_GPIO_EXTI_Callback+0x4a>
	{
		HAL_GPIO_TogglePin(LD2_GPIO_Port, LD2_Pin);
 8001018:	2180      	movs	r1, #128	; 0x80
 800101a:	4819      	ldr	r0, [pc, #100]	; (8001080 <HAL_GPIO_EXTI_Callback+0x98>)
 800101c:	f005 feb5 	bl	8006d8a <HAL_GPIO_TogglePin>
		stbchk1 = 1;
 8001020:	4b18      	ldr	r3, [pc, #96]	; (8001084 <HAL_GPIO_EXTI_Callback+0x9c>)
 8001022:	2201      	movs	r2, #1
 8001024:	701a      	strb	r2, [r3, #0]
		stb1++;
 8001026:	4b18      	ldr	r3, [pc, #96]	; (8001088 <HAL_GPIO_EXTI_Callback+0xa0>)
 8001028:	881b      	ldrh	r3, [r3, #0]
 800102a:	3301      	adds	r3, #1
 800102c:	b29a      	uxth	r2, r3
 800102e:	4b16      	ldr	r3, [pc, #88]	; (8001088 <HAL_GPIO_EXTI_Callback+0xa0>)
 8001030:	801a      	strh	r2, [r3, #0]
	 {
	 stb_all++;
	 HAL_GPIO_WritePin(STROBE_DRV_GPIO_Port, STROBE_DRV_Pin, SET);
	 }
	 */
	if (stbchk0 == 1 && stbchk1 == 1) // if (stbchk0 == 1 && stbchk1 == 1 && stbchk2 == 1 && stbchk3 == 1)
 8001032:	4b11      	ldr	r3, [pc, #68]	; (8001078 <HAL_GPIO_EXTI_Callback+0x90>)
 8001034:	781b      	ldrb	r3, [r3, #0]
 8001036:	2b01      	cmp	r3, #1
 8001038:	d119      	bne.n	800106e <HAL_GPIO_EXTI_Callback+0x86>
 800103a:	4b12      	ldr	r3, [pc, #72]	; (8001084 <HAL_GPIO_EXTI_Callback+0x9c>)
 800103c:	781b      	ldrb	r3, [r3, #0]
 800103e:	2b01      	cmp	r3, #1
 8001040:	d115      	bne.n	800106e <HAL_GPIO_EXTI_Callback+0x86>
	{
		HAL_GPIO_TogglePin(LD1_GPIO_Port, LD1_Pin);
 8001042:	2101      	movs	r1, #1
 8001044:	480e      	ldr	r0, [pc, #56]	; (8001080 <HAL_GPIO_EXTI_Callback+0x98>)
 8001046:	f005 fea0 	bl	8006d8a <HAL_GPIO_TogglePin>
		//HAL_GPIO_WritePin(LD1_GPIO_Port, LD1_Pin, SET);
		HAL_GPIO_WritePin(STROBE_DRV_GPIO_Port, STROBE_DRV_Pin, SET);
 800104a:	2201      	movs	r2, #1
 800104c:	f44f 7100 	mov.w	r1, #512	; 0x200
 8001050:	480e      	ldr	r0, [pc, #56]	; (800108c <HAL_GPIO_EXTI_Callback+0xa4>)
 8001052:	f005 fe82 	bl	8006d5a <HAL_GPIO_WritePin>
		stbchk0 = 0;
 8001056:	4b08      	ldr	r3, [pc, #32]	; (8001078 <HAL_GPIO_EXTI_Callback+0x90>)
 8001058:	2200      	movs	r2, #0
 800105a:	701a      	strb	r2, [r3, #0]
		stbchk1 = 0;
 800105c:	4b09      	ldr	r3, [pc, #36]	; (8001084 <HAL_GPIO_EXTI_Callback+0x9c>)
 800105e:	2200      	movs	r2, #0
 8001060:	701a      	strb	r2, [r3, #0]
		stbchk2 = 0;
 8001062:	4b0b      	ldr	r3, [pc, #44]	; (8001090 <HAL_GPIO_EXTI_Callback+0xa8>)
 8001064:	2200      	movs	r2, #0
 8001066:	701a      	strb	r2, [r3, #0]
		stbchk3 = 0;
 8001068:	4b0a      	ldr	r3, [pc, #40]	; (8001094 <HAL_GPIO_EXTI_Callback+0xac>)
 800106a:	2200      	movs	r2, #0
 800106c:	701a      	strb	r2, [r3, #0]
	}
}
 800106e:	bf00      	nop
 8001070:	3708      	adds	r7, #8
 8001072:	46bd      	mov	sp, r7
 8001074:	bd80      	pop	{r7, pc}
 8001076:	bf00      	nop
 8001078:	20000f94 	.word	0x20000f94
 800107c:	20000d64 	.word	0x20000d64
 8001080:	40020400 	.word	0x40020400
 8001084:	20000a40 	.word	0x20000a40
 8001088:	20000932 	.word	0x20000932
 800108c:	40021000 	.word	0x40021000
 8001090:	20001130 	.word	0x20001130
 8001094:	20000930 	.word	0x20000930

08001098 <CAN_Transmit>:

void CAN_Transmit(int data)
{
 8001098:	b580      	push	{r7, lr}
 800109a:	b082      	sub	sp, #8
 800109c:	af00      	add	r7, sp, #0
 800109e:	6078      	str	r0, [r7, #4]
	TxMailBox = HAL_CAN_GetTxMailboxesFreeLevel(&hcan1);
 80010a0:	4809      	ldr	r0, [pc, #36]	; (80010c8 <CAN_Transmit+0x30>)
 80010a2:	f002 fec1 	bl	8003e28 <HAL_CAN_GetTxMailboxesFreeLevel>
 80010a6:	4602      	mov	r2, r0
 80010a8:	4b08      	ldr	r3, [pc, #32]	; (80010cc <CAN_Transmit+0x34>)
 80010aa:	601a      	str	r2, [r3, #0]
	 for (int i = 0; i < 8; i++)
	 {
	 TxData[i] = i + 1;
	 }
	 */
	TxData[0] = data;
 80010ac:	687b      	ldr	r3, [r7, #4]
 80010ae:	b2da      	uxtb	r2, r3
 80010b0:	4b07      	ldr	r3, [pc, #28]	; (80010d0 <CAN_Transmit+0x38>)
 80010b2:	701a      	strb	r2, [r3, #0]
	HAL_CAN_AddTxMessage(&hcan1, &TxHeader, TxData, &TxMailBox);
 80010b4:	4b05      	ldr	r3, [pc, #20]	; (80010cc <CAN_Transmit+0x34>)
 80010b6:	4a06      	ldr	r2, [pc, #24]	; (80010d0 <CAN_Transmit+0x38>)
 80010b8:	4906      	ldr	r1, [pc, #24]	; (80010d4 <CAN_Transmit+0x3c>)
 80010ba:	4803      	ldr	r0, [pc, #12]	; (80010c8 <CAN_Transmit+0x30>)
 80010bc:	f002 fdda 	bl	8003c74 <HAL_CAN_AddTxMessage>
}
 80010c0:	bf00      	nop
 80010c2:	3708      	adds	r7, #8
 80010c4:	46bd      	mov	sp, r7
 80010c6:	bd80      	pop	{r7, pc}
 80010c8:	20001064 	.word	0x20001064
 80010cc:	200008cc 	.word	0x200008cc
 80010d0:	20000cd4 	.word	0x20000cd4
 80010d4:	2000108c 	.word	0x2000108c

080010d8 <HAL_CAN_RxFifo0MsgPendingCallback>:

void HAL_CAN_RxFifo0MsgPendingCallback(CAN_HandleTypeDef *hcan1)
{
 80010d8:	b580      	push	{r7, lr}
 80010da:	b082      	sub	sp, #8
 80010dc:	af00      	add	r7, sp, #0
 80010de:	6078      	str	r0, [r7, #4]

	RxHeader.StdId = 0;         //clear
 80010e0:	4b12      	ldr	r3, [pc, #72]	; (800112c <HAL_CAN_RxFifo0MsgPendingCallback+0x54>)
 80010e2:	2200      	movs	r2, #0
 80010e4:	601a      	str	r2, [r3, #0]
	HAL_CAN_GetRxMessage(hcan1, CAN_RX_FIFO0, &RxHeader, &RxData[0]);
 80010e6:	4b12      	ldr	r3, [pc, #72]	; (8001130 <HAL_CAN_RxFifo0MsgPendingCallback+0x58>)
 80010e8:	4a10      	ldr	r2, [pc, #64]	; (800112c <HAL_CAN_RxFifo0MsgPendingCallback+0x54>)
 80010ea:	2100      	movs	r1, #0
 80010ec:	6878      	ldr	r0, [r7, #4]
 80010ee:	f002 fecf 	bl	8003e90 <HAL_CAN_GetRxMessage>
	if (RxData[0] == 0x01)
 80010f2:	4b0f      	ldr	r3, [pc, #60]	; (8001130 <HAL_CAN_RxFifo0MsgPendingCallback+0x58>)
 80010f4:	781b      	ldrb	r3, [r3, #0]
 80010f6:	2b01      	cmp	r3, #1
 80010f8:	d103      	bne.n	8001102 <HAL_CAN_RxFifo0MsgPendingCallback+0x2a>
	{
		//xFlag = 'a';
		CDC_Transmit_FS((uint8_t*) "USB2 Activated\r\n", 16);
 80010fa:	2110      	movs	r1, #16
 80010fc:	480d      	ldr	r0, [pc, #52]	; (8001134 <HAL_CAN_RxFifo0MsgPendingCallback+0x5c>)
 80010fe:	f013 f93f 	bl	8014380 <CDC_Transmit_FS>
		//HAL_GPIO_TogglePin(STATUS_LED_GPIO_Port, STATUS_LED_Pin);
	}
	if (RxData[0] == 0x02)
 8001102:	4b0b      	ldr	r3, [pc, #44]	; (8001130 <HAL_CAN_RxFifo0MsgPendingCallback+0x58>)
 8001104:	781b      	ldrb	r3, [r3, #0]
 8001106:	2b02      	cmp	r3, #2
 8001108:	d103      	bne.n	8001112 <HAL_CAN_RxFifo0MsgPendingCallback+0x3a>
	{
		//xFlag = 'b';
		CDC_Transmit_FS((uint8_t*) "USB3 Activated\r\n", 16);
 800110a:	2110      	movs	r1, #16
 800110c:	480a      	ldr	r0, [pc, #40]	; (8001138 <HAL_CAN_RxFifo0MsgPendingCallback+0x60>)
 800110e:	f013 f937 	bl	8014380 <CDC_Transmit_FS>
		//HAL_GPIO_TogglePin(STATUS_LED_GPIO_Port, STATUS_LED_Pin);
	}
	//HAL_GPIO_TogglePin(STATUS_LED_GPIO_Port, STATUS_LED_Pin);

	if ((RxHeader.StdId == 0x111) && (RxHeader.IDE == CAN_ID_STD)
 8001112:	4b06      	ldr	r3, [pc, #24]	; (800112c <HAL_CAN_RxFifo0MsgPendingCallback+0x54>)
 8001114:	681b      	ldr	r3, [r3, #0]
 8001116:	f240 1211 	movw	r2, #273	; 0x111
 800111a:	4293      	cmp	r3, r2
 800111c:	d102      	bne.n	8001124 <HAL_CAN_RxFifo0MsgPendingCallback+0x4c>
 800111e:	4b03      	ldr	r3, [pc, #12]	; (800112c <HAL_CAN_RxFifo0MsgPendingCallback+0x54>)
 8001120:	689b      	ldr	r3, [r3, #8]
 8001122:	2b00      	cmp	r3, #0
			&& (RxHeader.DLC != 0))
	{
		//HAL_GPIO_TogglePin(STATUS_LED_GPIO_Port, STATUS_LED_Pin);
	}
}
 8001124:	bf00      	nop
 8001126:	3708      	adds	r7, #8
 8001128:	46bd      	mov	sp, r7
 800112a:	bd80      	pop	{r7, pc}
 800112c:	20001104 	.word	0x20001104
 8001130:	2000101c 	.word	0x2000101c
 8001134:	080177b8 	.word	0x080177b8
 8001138:	080177cc 	.word	0x080177cc

0800113c <Camera_Configuration>:

void Camera_Configuration(uint8_t camera, uint16_t value)
{
 800113c:	b580      	push	{r7, lr}
 800113e:	b082      	sub	sp, #8
 8001140:	af00      	add	r7, sp, #0
 8001142:	4603      	mov	r3, r0
 8001144:	460a      	mov	r2, r1
 8001146:	71fb      	strb	r3, [r7, #7]
 8001148:	4613      	mov	r3, r2
 800114a:	80bb      	strh	r3, [r7, #4]
	// SPI 1. CS pin reset >> SPI Transmit >> CS pin set
	switch (camera)
 800114c:	79fb      	ldrb	r3, [r7, #7]
 800114e:	2b03      	cmp	r3, #3
 8001150:	d85a      	bhi.n	8001208 <Camera_Configuration+0xcc>
 8001152:	a201      	add	r2, pc, #4	; (adr r2, 8001158 <Camera_Configuration+0x1c>)
 8001154:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001158:	08001169 	.word	0x08001169
 800115c:	08001191 	.word	0x08001191
 8001160:	080011b9 	.word	0x080011b9
 8001164:	080011e1 	.word	0x080011e1
	{
	case 0:
		HAL_GPIO_WritePin(CS0_GPIO_Port, CS0_Pin, RESET);
 8001168:	2200      	movs	r2, #0
 800116a:	f44f 7100 	mov.w	r1, #512	; 0x200
 800116e:	4829      	ldr	r0, [pc, #164]	; (8001214 <Camera_Configuration+0xd8>)
 8001170:	f005 fdf3 	bl	8006d5a <HAL_GPIO_WritePin>
		HAL_SPI_Transmit(&hspi2, &value, 2, 1000);
 8001174:	1d39      	adds	r1, r7, #4
 8001176:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800117a:	2202      	movs	r2, #2
 800117c:	4826      	ldr	r0, [pc, #152]	; (8001218 <Camera_Configuration+0xdc>)
 800117e:	f008 ff59 	bl	800a034 <HAL_SPI_Transmit>
		HAL_GPIO_WritePin(CS0_GPIO_Port, CS0_Pin, SET);
 8001182:	2201      	movs	r2, #1
 8001184:	f44f 7100 	mov.w	r1, #512	; 0x200
 8001188:	4822      	ldr	r0, [pc, #136]	; (8001214 <Camera_Configuration+0xd8>)
 800118a:	f005 fde6 	bl	8006d5a <HAL_GPIO_WritePin>
		break;
 800118e:	e03c      	b.n	800120a <Camera_Configuration+0xce>
	case 1:
		HAL_GPIO_WritePin(CS1_GPIO_Port, CS1_Pin, RESET);
 8001190:	2200      	movs	r2, #0
 8001192:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8001196:	481f      	ldr	r0, [pc, #124]	; (8001214 <Camera_Configuration+0xd8>)
 8001198:	f005 fddf 	bl	8006d5a <HAL_GPIO_WritePin>
		HAL_SPI_Transmit(&hspi2, &value, 2, 1000);
 800119c:	1d39      	adds	r1, r7, #4
 800119e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80011a2:	2202      	movs	r2, #2
 80011a4:	481c      	ldr	r0, [pc, #112]	; (8001218 <Camera_Configuration+0xdc>)
 80011a6:	f008 ff45 	bl	800a034 <HAL_SPI_Transmit>
		HAL_GPIO_WritePin(CS1_GPIO_Port, CS1_Pin, SET);
 80011aa:	2201      	movs	r2, #1
 80011ac:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80011b0:	4818      	ldr	r0, [pc, #96]	; (8001214 <Camera_Configuration+0xd8>)
 80011b2:	f005 fdd2 	bl	8006d5a <HAL_GPIO_WritePin>
		break;
 80011b6:	e028      	b.n	800120a <Camera_Configuration+0xce>
	case 2:
		HAL_GPIO_WritePin(CS2_GPIO_Port, CS2_Pin, RESET);
 80011b8:	2200      	movs	r2, #0
 80011ba:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80011be:	4815      	ldr	r0, [pc, #84]	; (8001214 <Camera_Configuration+0xd8>)
 80011c0:	f005 fdcb 	bl	8006d5a <HAL_GPIO_WritePin>
		HAL_SPI_Transmit(&hspi2, &value, 2, 1000);
 80011c4:	1d39      	adds	r1, r7, #4
 80011c6:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80011ca:	2202      	movs	r2, #2
 80011cc:	4812      	ldr	r0, [pc, #72]	; (8001218 <Camera_Configuration+0xdc>)
 80011ce:	f008 ff31 	bl	800a034 <HAL_SPI_Transmit>
		HAL_GPIO_WritePin(CS2_GPIO_Port, CS2_Pin, SET);
 80011d2:	2201      	movs	r2, #1
 80011d4:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80011d8:	480e      	ldr	r0, [pc, #56]	; (8001214 <Camera_Configuration+0xd8>)
 80011da:	f005 fdbe 	bl	8006d5a <HAL_GPIO_WritePin>
		break;
 80011de:	e014      	b.n	800120a <Camera_Configuration+0xce>
	case 3:
		HAL_GPIO_WritePin(CS3_GPIO_Port, CS3_Pin, RESET);
 80011e0:	2200      	movs	r2, #0
 80011e2:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80011e6:	480b      	ldr	r0, [pc, #44]	; (8001214 <Camera_Configuration+0xd8>)
 80011e8:	f005 fdb7 	bl	8006d5a <HAL_GPIO_WritePin>
		HAL_SPI_Transmit(&hspi2, &value, 2, 1000);
 80011ec:	1d39      	adds	r1, r7, #4
 80011ee:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80011f2:	2202      	movs	r2, #2
 80011f4:	4808      	ldr	r0, [pc, #32]	; (8001218 <Camera_Configuration+0xdc>)
 80011f6:	f008 ff1d 	bl	800a034 <HAL_SPI_Transmit>
		HAL_GPIO_WritePin(CS3_GPIO_Port, CS3_Pin, SET);
 80011fa:	2201      	movs	r2, #1
 80011fc:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8001200:	4804      	ldr	r0, [pc, #16]	; (8001214 <Camera_Configuration+0xd8>)
 8001202:	f005 fdaa 	bl	8006d5a <HAL_GPIO_WritePin>
		break;
 8001206:	e000      	b.n	800120a <Camera_Configuration+0xce>
	default:
		break;
 8001208:	bf00      	nop
	}
}
 800120a:	bf00      	nop
 800120c:	3708      	adds	r7, #8
 800120e:	46bd      	mov	sp, r7
 8001210:	bd80      	pop	{r7, pc}
 8001212:	bf00      	nop
 8001214:	40021800 	.word	0x40021800
 8001218:	200007f0 	.word	0x200007f0

0800121c <UDP_INPUT>:

void UDP_INPUT()
{
 800121c:	b580      	push	{r7, lr}
 800121e:	b086      	sub	sp, #24
 8001220:	af00      	add	r7, sp, #0
	if (udp_data == 'i')
 8001222:	4b14      	ldr	r3, [pc, #80]	; (8001274 <UDP_INPUT+0x58>)
 8001224:	781b      	ldrb	r3, [r3, #0]
 8001226:	2b69      	cmp	r3, #105	; 0x69
 8001228:	d10a      	bne.n	8001240 <UDP_INPUT+0x24>
	{
		udp_data = 0;
 800122a:	4b12      	ldr	r3, [pc, #72]	; (8001274 <UDP_INPUT+0x58>)
 800122c:	2200      	movs	r2, #0
 800122e:	701a      	strb	r2, [r3, #0]
		udpIntput = 1;
 8001230:	4b11      	ldr	r3, [pc, #68]	; (8001278 <UDP_INPUT+0x5c>)
 8001232:	2201      	movs	r2, #1
 8001234:	701a      	strb	r2, [r3, #0]
		CDC_Transmit_FS((uint8_t*) "INPUT MODE Activated\r\n", 22);
 8001236:	2116      	movs	r1, #22
 8001238:	4810      	ldr	r0, [pc, #64]	; (800127c <UDP_INPUT+0x60>)
 800123a:	f013 f8a1 	bl	8014380 <CDC_Transmit_FS>
 800123e:	e009      	b.n	8001254 <UDP_INPUT+0x38>
	}
	else if (udp_data == 's')
 8001240:	4b0c      	ldr	r3, [pc, #48]	; (8001274 <UDP_INPUT+0x58>)
 8001242:	781b      	ldrb	r3, [r3, #0]
 8001244:	2b73      	cmp	r3, #115	; 0x73
 8001246:	d105      	bne.n	8001254 <UDP_INPUT+0x38>
	{
		udp_data = 0;
 8001248:	4b0a      	ldr	r3, [pc, #40]	; (8001274 <UDP_INPUT+0x58>)
 800124a:	2200      	movs	r2, #0
 800124c:	701a      	strb	r2, [r3, #0]
		udpIntput = 0;
 800124e:	4b0a      	ldr	r3, [pc, #40]	; (8001278 <UDP_INPUT+0x5c>)
 8001250:	2200      	movs	r2, #0
 8001252:	701a      	strb	r2, [r3, #0]
	}
	if (udp_flag)
 8001254:	4b0a      	ldr	r3, [pc, #40]	; (8001280 <UDP_INPUT+0x64>)
 8001256:	781b      	ldrb	r3, [r3, #0]
 8001258:	2b00      	cmp	r3, #0
 800125a:	d007      	beq.n	800126c <UDP_INPUT+0x50>
	{
		WheelParam wP;
		wP.encoderTargetCount = atoi(&udp_data);
 800125c:	4805      	ldr	r0, [pc, #20]	; (8001274 <UDP_INPUT+0x58>)
 800125e:	f013 fccf 	bl	8014c00 <atoi>
 8001262:	4603      	mov	r3, r0
 8001264:	60bb      	str	r3, [r7, #8]
		udp_flag = 0;
 8001266:	4b06      	ldr	r3, [pc, #24]	; (8001280 <UDP_INPUT+0x64>)
 8001268:	2200      	movs	r2, #0
 800126a:	701a      	strb	r2, [r3, #0]
	}
}
 800126c:	bf00      	nop
 800126e:	3718      	adds	r7, #24
 8001270:	46bd      	mov	sp, r7
 8001272:	bd80      	pop	{r7, pc}
 8001274:	20001132 	.word	0x20001132
 8001278:	2000048b 	.word	0x2000048b
 800127c:	080177e0 	.word	0x080177e0
 8001280:	20001131 	.word	0x20001131

08001284 <FLIR_Action>:
	LL_TIM_ClearFlag_UPDATE(TIM3);
	LL_TIM_EnableCounter(TIM3);
}

void FLIR_Action()
{
 8001284:	b580      	push	{r7, lr}
 8001286:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(SIG_SHUTTER_GPIO_Port, SIG_SHUTTER_Pin, SET);
 8001288:	2201      	movs	r2, #1
 800128a:	2110      	movs	r1, #16
 800128c:	4805      	ldr	r0, [pc, #20]	; (80012a4 <FLIR_Action+0x20>)
 800128e:	f005 fd64 	bl	8006d5a <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(STROBE_DRV_GPIO_Port, STROBE_DRV_Pin, RESET);
 8001292:	2200      	movs	r2, #0
 8001294:	f44f 7100 	mov.w	r1, #512	; 0x200
 8001298:	4803      	ldr	r0, [pc, #12]	; (80012a8 <FLIR_Action+0x24>)
 800129a:	f005 fd5e 	bl	8006d5a <HAL_GPIO_WritePin>
}
 800129e:	bf00      	nop
 80012a0:	bd80      	pop	{r7, pc}
 80012a2:	bf00      	nop
 80012a4:	40021800 	.word	0x40021800
 80012a8:	40021000 	.word	0x40021000

080012ac <ADC_Print>:

void ADC_Print()
{
 80012ac:	b580      	push	{r7, lr}
 80012ae:	b082      	sub	sp, #8
 80012b0:	af00      	add	r7, sp, #0
	HAL_ADC_Start_DMA(&hadc1, adcValue, 4);
 80012b2:	2204      	movs	r2, #4
 80012b4:	491d      	ldr	r1, [pc, #116]	; (800132c <ADC_Print+0x80>)
 80012b6:	481e      	ldr	r0, [pc, #120]	; (8001330 <ADC_Print+0x84>)
 80012b8:	f001 fece 	bl	8003058 <HAL_ADC_Start_DMA>
	for (int i = 0; i < 4; i++)
 80012bc:	2300      	movs	r3, #0
 80012be:	607b      	str	r3, [r7, #4]
 80012c0:	e008      	b.n	80012d4 <ADC_Print+0x28>
	{
		HAL_DMA_PollForTransfer(&hdma_adc1, HAL_DMA_FULL_TRANSFER, 1000);
 80012c2:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 80012c6:	2100      	movs	r1, #0
 80012c8:	481a      	ldr	r0, [pc, #104]	; (8001334 <ADC_Print+0x88>)
 80012ca:	f003 fbda 	bl	8004a82 <HAL_DMA_PollForTransfer>
	for (int i = 0; i < 4; i++)
 80012ce:	687b      	ldr	r3, [r7, #4]
 80012d0:	3301      	adds	r3, #1
 80012d2:	607b      	str	r3, [r7, #4]
 80012d4:	687b      	ldr	r3, [r7, #4]
 80012d6:	2b03      	cmp	r3, #3
 80012d8:	ddf3      	ble.n	80012c2 <ADC_Print+0x16>
	}
	HAL_ADC_Stop_DMA(&hadc1);
 80012da:	4815      	ldr	r0, [pc, #84]	; (8001330 <ADC_Print+0x84>)
 80012dc:	f001 ff8e 	bl	80031fc <HAL_ADC_Stop_DMA>
	switch (setcdsvalue)
 80012e0:	4b15      	ldr	r3, [pc, #84]	; (8001338 <ADC_Print+0x8c>)
 80012e2:	781b      	ldrb	r3, [r3, #0]
 80012e4:	3b01      	subs	r3, #1
 80012e6:	2b03      	cmp	r3, #3
 80012e8:	d80a      	bhi.n	8001300 <ADC_Print+0x54>
 80012ea:	a201      	add	r2, pc, #4	; (adr r2, 80012f0 <ADC_Print+0x44>)
 80012ec:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80012f0:	08001313 	.word	0x08001313
 80012f4:	08001313 	.word	0x08001313
 80012f8:	08001313 	.word	0x08001313
 80012fc:	08001313 	.word	0x08001313
	case 4:
		break;
		sprintf(buf, "#%04d%04d%04d%04d\r\n", adcValue[0], adcValue[1],
				adcValue[2], adcValue[3]);
	default:
		sprintf(buf, "#%04d%04d\r\n", adcValue[0], adcValue[1]);
 8001300:	4b0a      	ldr	r3, [pc, #40]	; (800132c <ADC_Print+0x80>)
 8001302:	681a      	ldr	r2, [r3, #0]
 8001304:	4b09      	ldr	r3, [pc, #36]	; (800132c <ADC_Print+0x80>)
 8001306:	685b      	ldr	r3, [r3, #4]
 8001308:	490c      	ldr	r1, [pc, #48]	; (800133c <ADC_Print+0x90>)
 800130a:	480d      	ldr	r0, [pc, #52]	; (8001340 <ADC_Print+0x94>)
 800130c:	f014 f9f0 	bl	80156f0 <siprintf>
		break;
 8001310:	e000      	b.n	8001314 <ADC_Print+0x68>
		break;
 8001312:	bf00      	nop
	}
//sprintf(buf, "ADC = %04d   %04d   %04d   %04d\r\n", adcValue[0],
//	adcValue[1], adcValue[2], adcValue[3]);
	CDC_Transmit_FS(buf, strlen(buf));
 8001314:	480a      	ldr	r0, [pc, #40]	; (8001340 <ADC_Print+0x94>)
 8001316:	f7fe ff57 	bl	80001c8 <strlen>
 800131a:	4603      	mov	r3, r0
 800131c:	4619      	mov	r1, r3
 800131e:	4808      	ldr	r0, [pc, #32]	; (8001340 <ADC_Print+0x94>)
 8001320:	f013 f82e 	bl	8014380 <CDC_Transmit_FS>
}
 8001324:	bf00      	nop
 8001326:	3708      	adds	r7, #8
 8001328:	46bd      	mov	sp, r7
 800132a:	bd80      	pop	{r7, pc}
 800132c:	20001120 	.word	0x20001120
 8001330:	20000934 	.word	0x20000934
 8001334:	200009e0 	.word	0x200009e0
 8001338:	20000931 	.word	0x20000931
 800133c:	080177f8 	.word	0x080177f8
 8001340:	20000f98 	.word	0x20000f98

08001344 <SaveWheelParam>:
	return (int) ((((rotationCount * encoderPulseCnt) / TARGET_PULSE_NUMBER)
			/ DIVISOR));
}

void SaveWheelParam(WheelParam *wP)
{
 8001344:	b5b0      	push	{r4, r5, r7, lr}
 8001346:	b08a      	sub	sp, #40	; 0x28
 8001348:	af00      	add	r7, sp, #0
 800134a:	6078      	str	r0, [r7, #4]
	HAL_StatusTypeDef FlashStatus = HAL_OK;
 800134c:	2300      	movs	r3, #0
 800134e:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
	HAL_FLASH_Unlock();
 8001352:	f005 f8c9 	bl	80064e8 <HAL_FLASH_Unlock>
	{
		FLASH_EraseInitTypeDef fler;
		uint32_t perr;
		fler.TypeErase = FLASH_TYPEERASE_SECTORS;
 8001356:	2300      	movs	r3, #0
 8001358:	613b      	str	r3, [r7, #16]
		fler.Banks = FLASH_BANK_1;
 800135a:	2301      	movs	r3, #1
 800135c:	617b      	str	r3, [r7, #20]
		fler.Sector = FLASH_SECTOR_11;
 800135e:	230b      	movs	r3, #11
 8001360:	61bb      	str	r3, [r7, #24]
		fler.NbSectors = 1;
 8001362:	2301      	movs	r3, #1
 8001364:	61fb      	str	r3, [r7, #28]

		HAL_FLASHEx_Erase(&fler, &perr);
 8001366:	f107 020c 	add.w	r2, r7, #12
 800136a:	f107 0310 	add.w	r3, r7, #16
 800136e:	4611      	mov	r1, r2
 8001370:	4618      	mov	r0, r3
 8001372:	f005 fa15 	bl	80067a0 <HAL_FLASHEx_Erase>
		register uint32_t *_targetAddr = (uint32_t*) (wP);
 8001376:	687d      	ldr	r5, [r7, #4]
		for (uint8_t i = 0; i <= (sizeof(WheelParam) * 2); i +=
 8001378:	2300      	movs	r3, #0
 800137a:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 800137e:	e01d      	b.n	80013bc <SaveWheelParam+0x78>
				sizeof(uint32_t))
		{
			//FlashStatus = HAL_FLASH_Program(FLASH_TYPEPROGRAM_WORD,
			//BACKUP_FLASH_ADDR + i, _targetAddr[i / sizeof(uint32_t)]);

			while (HAL_FLASH_Program(FLASH_TYPEPROGRAM_WORD,
 8001380:	bf00      	nop
			BACKUP_FLASH_ADDR + i, _targetAddr[i / sizeof(uint32_t)]) != HAL_OK)
 8001382:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8001386:	f103 6300 	add.w	r3, r3, #134217728	; 0x8000000
 800138a:	f503 2360 	add.w	r3, r3, #917504	; 0xe0000
			while (HAL_FLASH_Program(FLASH_TYPEPROGRAM_WORD,
 800138e:	4619      	mov	r1, r3
			BACKUP_FLASH_ADDR + i, _targetAddr[i / sizeof(uint32_t)]) != HAL_OK)
 8001390:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8001394:	089b      	lsrs	r3, r3, #2
 8001396:	b2db      	uxtb	r3, r3
 8001398:	009b      	lsls	r3, r3, #2
 800139a:	442b      	add	r3, r5
 800139c:	681b      	ldr	r3, [r3, #0]
			while (HAL_FLASH_Program(FLASH_TYPEPROGRAM_WORD,
 800139e:	f04f 0400 	mov.w	r4, #0
 80013a2:	461a      	mov	r2, r3
 80013a4:	4623      	mov	r3, r4
 80013a6:	2002      	movs	r0, #2
 80013a8:	f005 f84a 	bl	8006440 <HAL_FLASH_Program>
 80013ac:	4603      	mov	r3, r0
 80013ae:	2b00      	cmp	r3, #0
 80013b0:	d1e7      	bne.n	8001382 <SaveWheelParam+0x3e>
		for (uint8_t i = 0; i <= (sizeof(WheelParam) * 2); i +=
 80013b2:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80013b6:	3304      	adds	r3, #4
 80013b8:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 80013bc:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80013c0:	2b22      	cmp	r3, #34	; 0x22
 80013c2:	d9dd      	bls.n	8001380 <SaveWheelParam+0x3c>
				;

		}
	}
	HAL_FLASH_Lock();
 80013c4:	f005 f8b2 	bl	800652c <HAL_FLASH_Lock>
}
 80013c8:	bf00      	nop
 80013ca:	3728      	adds	r7, #40	; 0x28
 80013cc:	46bd      	mov	sp, r7
 80013ce:	bdb0      	pop	{r4, r5, r7, pc}

080013d0 <main>:
/**
 * @brief  The application entry point.
 * @retval int
 */
int main(void)
{
 80013d0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80013d2:	b08d      	sub	sp, #52	; 0x34
 80013d4:	af06      	add	r7, sp, #24
	/* USER CODE BEGIN 1 */
//char buf[150];
	WheelParam wP;
	memcpy(&wP, (void*) (BACKUP_FLASH_ADDR), sizeof(WheelParam));
 80013d6:	4bb3      	ldr	r3, [pc, #716]	; (80016a4 <main+0x2d4>)
 80013d8:	463c      	mov	r4, r7
 80013da:	461d      	mov	r5, r3
 80013dc:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80013de:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80013e0:	682b      	ldr	r3, [r5, #0]
 80013e2:	7023      	strb	r3, [r4, #0]

	stb0 = 0;
 80013e4:	4bb0      	ldr	r3, [pc, #704]	; (80016a8 <main+0x2d8>)
 80013e6:	2200      	movs	r2, #0
 80013e8:	801a      	strh	r2, [r3, #0]
	stb1 = 0;
 80013ea:	4bb0      	ldr	r3, [pc, #704]	; (80016ac <main+0x2dc>)
 80013ec:	2200      	movs	r2, #0
 80013ee:	801a      	strh	r2, [r3, #0]
	stb2 = 0;
 80013f0:	4baf      	ldr	r3, [pc, #700]	; (80016b0 <main+0x2e0>)
 80013f2:	2200      	movs	r2, #0
 80013f4:	801a      	strh	r2, [r3, #0]
	stb3 = 0;
 80013f6:	4baf      	ldr	r3, [pc, #700]	; (80016b4 <main+0x2e4>)
 80013f8:	2200      	movs	r2, #0
 80013fa:	801a      	strh	r2, [r3, #0]
	stb_all = 0;
 80013fc:	4bae      	ldr	r3, [pc, #696]	; (80016b8 <main+0x2e8>)
 80013fe:	2200      	movs	r2, #0
 8001400:	801a      	strh	r2, [r3, #0]
	/* USER CODE END 1 */

	/* MCU Configuration--------------------------------------------------------*/

	/* Reset of all peripherals, Initializes the Flash interface and the Systick. */
	HAL_Init();
 8001402:	f001 fc15 	bl	8002c30 <HAL_Init>
	/* USER CODE BEGIN Init */

	/* USER CODE END Init */

	/* Configure the system clock */
	SystemClock_Config();
 8001406:	f000 f981 	bl	800170c <SystemClock_Config>
	/* USER CODE BEGIN SysInit */

	/* USER CODE END SysInit */

	/* Initialize all configured peripherals */
	MX_GPIO_Init();
 800140a:	f000 fc4d 	bl	8001ca8 <MX_GPIO_Init>
	MX_DMA_Init();
 800140e:	f000 fbed 	bl	8001bec <MX_DMA_Init>
	MX_USART3_UART_Init();
 8001412:	f000 fbc1 	bl	8001b98 <MX_USART3_UART_Init>
	MX_USB_DEVICE_Init();
 8001416:	f012 fc61 	bl	8013cdc <MX_USB_DEVICE_Init>
	MX_TIM3_Init();
 800141a:	f000 fafb 	bl	8001a14 <MX_TIM3_Init>
	MX_ADC1_Init();
 800141e:	f000 f9bd 	bl	800179c <MX_ADC1_Init>
	MX_SDIO_SD_Init();
 8001422:	f000 faa1 	bl	8001968 <MX_SDIO_SD_Init>
	MX_TIM8_Init();
 8001426:	f000 fb35 	bl	8001a94 <MX_TIM8_Init>
	MX_FATFS_Init();
 800142a:	f00b ffa9 	bl	800d380 <MX_FATFS_Init>
	MX_LWIP_Init();
 800142e:	f00c f87d 	bl	800d52c <MX_LWIP_Init>
	MX_SPI2_Init();
 8001432:	f000 fab9 	bl	80019a8 <MX_SPI2_Init>
	MX_CAN1_Init();
 8001436:	f000 fa2b 	bl	8001890 <MX_CAN1_Init>
	MX_USART2_UART_Init();
 800143a:	f000 fb83 	bl	8001b44 <MX_USART2_UART_Init>
	/* USER CODE BEGIN 2 */
	LL_TIM_EnableIT_UPDATE(TIM3);
 800143e:	489f      	ldr	r0, [pc, #636]	; (80016bc <main+0x2ec>)
 8001440:	f7ff fdaa 	bl	8000f98 <LL_TIM_EnableIT_UPDATE>
	HAL_TIM_Encoder_Start(&htim8, TIM_CHANNEL_1); // DMI TIMER
 8001444:	2100      	movs	r1, #0
 8001446:	489e      	ldr	r0, [pc, #632]	; (80016c0 <main+0x2f0>)
 8001448:	f009 f95f 	bl	800a70a <HAL_TIM_Encoder_Start>
	udp_echoserver_init(); // UDP
 800144c:	f001 fb70 	bl	8002b30 <udp_echoserver_init>

	HAL_CAN_Start(&hcan1); // CANBUS
 8001450:	489c      	ldr	r0, [pc, #624]	; (80016c4 <main+0x2f4>)
 8001452:	f002 fbcb 	bl	8003bec <HAL_CAN_Start>
	HAL_CAN_ActivateNotification(&hcan1, CAN_IT_RX_FIFO0_MSG_PENDING);
 8001456:	2102      	movs	r1, #2
 8001458:	489a      	ldr	r0, [pc, #616]	; (80016c4 <main+0x2f4>)
 800145a:	f002 fe2a 	bl	80040b2 <HAL_CAN_ActivateNotification>
	for (int i = 0; i < 4; i += 1)
 800145e:	2300      	movs	r3, #0
 8001460:	617b      	str	r3, [r7, #20]
 8001462:	e014      	b.n	800148e <main+0xbe>
	{
		Camera_Configuration(i, wP.cv[i]);
 8001464:	697b      	ldr	r3, [r7, #20]
 8001466:	b2da      	uxtb	r2, r3
 8001468:	697b      	ldr	r3, [r7, #20]
 800146a:	3304      	adds	r3, #4
 800146c:	005b      	lsls	r3, r3, #1
 800146e:	f107 0118 	add.w	r1, r7, #24
 8001472:	440b      	add	r3, r1
 8001474:	f833 3c17 	ldrh.w	r3, [r3, #-23]
 8001478:	b29b      	uxth	r3, r3
 800147a:	4619      	mov	r1, r3
 800147c:	4610      	mov	r0, r2
 800147e:	f7ff fe5d 	bl	800113c <Camera_Configuration>
		HAL_Delay(10);
 8001482:	200a      	movs	r0, #10
 8001484:	f001 fc42 	bl	8002d0c <HAL_Delay>
	for (int i = 0; i < 4; i += 1)
 8001488:	697b      	ldr	r3, [r7, #20]
 800148a:	3301      	adds	r3, #1
 800148c:	617b      	str	r3, [r7, #20]
 800148e:	697b      	ldr	r3, [r7, #20]
 8001490:	2b03      	cmp	r3, #3
 8001492:	dde7      	ble.n	8001464 <main+0x94>

	/* USER CODE END 2 */

	/* Infinite loop */
	/* USER CODE BEGIN WHILE */
	UFlag = 0;
 8001494:	4b8c      	ldr	r3, [pc, #560]	; (80016c8 <main+0x2f8>)
 8001496:	2200      	movs	r2, #0
 8001498:	701a      	strb	r2, [r3, #0]
	bFlag = 0;
 800149a:	4b8c      	ldr	r3, [pc, #560]	; (80016cc <main+0x2fc>)
 800149c:	2200      	movs	r2, #0
 800149e:	701a      	strb	r2, [r3, #0]
	{
		/* USER CODE END WHILE */

		/* USER CODE BEGIN 3 */
		// WebMMS S Version
		MX_LWIP_Process();
 80014a0:	f00c f976 	bl	800d790 <MX_LWIP_Process>
		UDP_INPUT();
 80014a4:	f7ff feba 	bl	800121c <UDP_INPUT>
		//Camera_Configuration(cameraSelect, cameraValue);
		switch (UFlag)
 80014a8:	4b87      	ldr	r3, [pc, #540]	; (80016c8 <main+0x2f8>)
 80014aa:	781b      	ldrb	r3, [r3, #0]
 80014ac:	3b01      	subs	r3, #1
 80014ae:	2b08      	cmp	r3, #8
 80014b0:	f200 80cf 	bhi.w	8001652 <main+0x282>
 80014b4:	a201      	add	r2, pc, #4	; (adr r2, 80014bc <main+0xec>)
 80014b6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80014ba:	bf00      	nop
 80014bc:	080014e1 	.word	0x080014e1
 80014c0:	08001549 	.word	0x08001549
 80014c4:	08001653 	.word	0x08001653
 80014c8:	08001653 	.word	0x08001653
 80014cc:	08001579 	.word	0x08001579
 80014d0:	080015a5 	.word	0x080015a5
 80014d4:	080015fb 	.word	0x080015fb
 80014d8:	08001613 	.word	0x08001613
 80014dc:	08001633 	.word	0x08001633
		{
		/* I version */
		case 1:
			sprintf(UTxbuf, "EncoderTargetCount= %d\r\n"
 80014e0:	6879      	ldr	r1, [r7, #4]
					"Chip 0 ~ 3 Value= %d %d %d %d\r\n\r\n"
					"USB Select= %d.0 (default : 2.0)\r\n"
					"Auto triggering= %s\r\n", wP.encoderTargetCount, wP.cv[0],
 80014e2:	f8b7 3009 	ldrh.w	r3, [r7, #9]
 80014e6:	b29b      	uxth	r3, r3
			sprintf(UTxbuf, "EncoderTargetCount= %d\r\n"
 80014e8:	461e      	mov	r6, r3
					wP.cv[1], wP.cv[2], wP.cv[3], usbselect,
 80014ea:	f8b7 300b 	ldrh.w	r3, [r7, #11]
 80014ee:	b29b      	uxth	r3, r3
			sprintf(UTxbuf, "EncoderTargetCount= %d\r\n"
 80014f0:	4618      	mov	r0, r3
					wP.cv[1], wP.cv[2], wP.cv[3], usbselect,
 80014f2:	f8b7 300d 	ldrh.w	r3, [r7, #13]
 80014f6:	b29b      	uxth	r3, r3
			sprintf(UTxbuf, "EncoderTargetCount= %d\r\n"
 80014f8:	461c      	mov	r4, r3
					wP.cv[1], wP.cv[2], wP.cv[3], usbselect,
 80014fa:	f8b7 300f 	ldrh.w	r3, [r7, #15]
 80014fe:	b29b      	uxth	r3, r3
			sprintf(UTxbuf, "EncoderTargetCount= %d\r\n"
 8001500:	461d      	mov	r5, r3
 8001502:	4b73      	ldr	r3, [pc, #460]	; (80016d0 <main+0x300>)
 8001504:	681b      	ldr	r3, [r3, #0]
					(bFlag == true) ? ("Started\r\n") : ("Disabled\r\n"));
 8001506:	4a71      	ldr	r2, [pc, #452]	; (80016cc <main+0x2fc>)
 8001508:	7812      	ldrb	r2, [r2, #0]
			sprintf(UTxbuf, "EncoderTargetCount= %d\r\n"
 800150a:	2a00      	cmp	r2, #0
 800150c:	d001      	beq.n	8001512 <main+0x142>
 800150e:	4a71      	ldr	r2, [pc, #452]	; (80016d4 <main+0x304>)
 8001510:	e000      	b.n	8001514 <main+0x144>
 8001512:	4a71      	ldr	r2, [pc, #452]	; (80016d8 <main+0x308>)
 8001514:	9204      	str	r2, [sp, #16]
 8001516:	9303      	str	r3, [sp, #12]
 8001518:	9502      	str	r5, [sp, #8]
 800151a:	9401      	str	r4, [sp, #4]
 800151c:	9000      	str	r0, [sp, #0]
 800151e:	4633      	mov	r3, r6
 8001520:	460a      	mov	r2, r1
 8001522:	496e      	ldr	r1, [pc, #440]	; (80016dc <main+0x30c>)
 8001524:	486e      	ldr	r0, [pc, #440]	; (80016e0 <main+0x310>)
 8001526:	f014 f8e3 	bl	80156f0 <siprintf>
			CDC_Transmit_FS(UTxbuf, strlen(UTxbuf));
 800152a:	486d      	ldr	r0, [pc, #436]	; (80016e0 <main+0x310>)
 800152c:	f7fe fe4c 	bl	80001c8 <strlen>
 8001530:	4603      	mov	r3, r0
 8001532:	4619      	mov	r1, r3
 8001534:	486a      	ldr	r0, [pc, #424]	; (80016e0 <main+0x310>)
 8001536:	f012 ff23 	bl	8014380 <CDC_Transmit_FS>
			UFlag = 0;
 800153a:	4b63      	ldr	r3, [pc, #396]	; (80016c8 <main+0x2f8>)
 800153c:	2200      	movs	r2, #0
 800153e:	701a      	strb	r2, [r3, #0]
			bFlag = 0;
 8001540:	4b62      	ldr	r3, [pc, #392]	; (80016cc <main+0x2fc>)
 8001542:	2200      	movs	r2, #0
 8001544:	701a      	strb	r2, [r3, #0]
			break;
 8001546:	e087      	b.n	8001658 <main+0x288>
		case 2:
			CDC_Transmit_FS((uint8_t*) "Input EncoderTargetCount\r\n", 26);
 8001548:	211a      	movs	r1, #26
 800154a:	4866      	ldr	r0, [pc, #408]	; (80016e4 <main+0x314>)
 800154c:	f012 ff18 	bl	8014380 <CDC_Transmit_FS>
			while (!EnterFlag)
 8001550:	bf00      	nop
 8001552:	4b65      	ldr	r3, [pc, #404]	; (80016e8 <main+0x318>)
 8001554:	781b      	ldrb	r3, [r3, #0]
 8001556:	2b00      	cmp	r3, #0
 8001558:	d0fb      	beq.n	8001552 <main+0x182>
			{
			}
			EnterFlag = 0;
 800155a:	4b63      	ldr	r3, [pc, #396]	; (80016e8 <main+0x318>)
 800155c:	2200      	movs	r2, #0
 800155e:	701a      	strb	r2, [r3, #0]
			wP.encoderTargetCount = atoi(URxbuf);
 8001560:	4862      	ldr	r0, [pc, #392]	; (80016ec <main+0x31c>)
 8001562:	f013 fb4d 	bl	8014c00 <atoi>
 8001566:	4603      	mov	r3, r0
 8001568:	607b      	str	r3, [r7, #4]
			UFlag = 0;
 800156a:	4b57      	ldr	r3, [pc, #348]	; (80016c8 <main+0x2f8>)
 800156c:	2200      	movs	r2, #0
 800156e:	701a      	strb	r2, [r3, #0]
			bFlag = 0;
 8001570:	4b56      	ldr	r3, [pc, #344]	; (80016cc <main+0x2fc>)
 8001572:	2200      	movs	r2, #0
 8001574:	701a      	strb	r2, [r3, #0]
			break;
 8001576:	e06f      	b.n	8001658 <main+0x288>
			 diameter(wP.wheelRadius)), wP.encoderPulseCount);
			 UFlag = 0;
			 break;
			 */
		case 5:
			CDC_Transmit_FS("Camera Configuration Select > ", 30);
 8001578:	211e      	movs	r1, #30
 800157a:	485d      	ldr	r0, [pc, #372]	; (80016f0 <main+0x320>)
 800157c:	f012 ff00 	bl	8014380 <CDC_Transmit_FS>
			while (!EnterFlag)
 8001580:	bf00      	nop
 8001582:	4b59      	ldr	r3, [pc, #356]	; (80016e8 <main+0x318>)
 8001584:	781b      	ldrb	r3, [r3, #0]
 8001586:	2b00      	cmp	r3, #0
 8001588:	d0fb      	beq.n	8001582 <main+0x1b2>
				;
			wP.cs = atoi(URxbuf);
 800158a:	4858      	ldr	r0, [pc, #352]	; (80016ec <main+0x31c>)
 800158c:	f013 fb38 	bl	8014c00 <atoi>
 8001590:	4603      	mov	r3, r0
 8001592:	b2db      	uxtb	r3, r3
 8001594:	723b      	strb	r3, [r7, #8]
			EnterFlag = 0;
 8001596:	4b54      	ldr	r3, [pc, #336]	; (80016e8 <main+0x318>)
 8001598:	2200      	movs	r2, #0
 800159a:	701a      	strb	r2, [r3, #0]
			UFlag = 0;
 800159c:	4b4a      	ldr	r3, [pc, #296]	; (80016c8 <main+0x2f8>)
 800159e:	2200      	movs	r2, #0
 80015a0:	701a      	strb	r2, [r3, #0]
			break;
 80015a2:	e059      	b.n	8001658 <main+0x288>
		case 6:
			CDC_Transmit_FS("Camera Configuration Value > ", 29);
 80015a4:	211d      	movs	r1, #29
 80015a6:	4853      	ldr	r0, [pc, #332]	; (80016f4 <main+0x324>)
 80015a8:	f012 feea 	bl	8014380 <CDC_Transmit_FS>
			while (!EnterFlag)
 80015ac:	bf00      	nop
 80015ae:	4b4e      	ldr	r3, [pc, #312]	; (80016e8 <main+0x318>)
 80015b0:	781b      	ldrb	r3, [r3, #0]
 80015b2:	2b00      	cmp	r3, #0
 80015b4:	d0fb      	beq.n	80015ae <main+0x1de>
				;
			wP.cv[wP.cs] = atoi(URxbuf);
 80015b6:	484d      	ldr	r0, [pc, #308]	; (80016ec <main+0x31c>)
 80015b8:	f013 fb22 	bl	8014c00 <atoi>
 80015bc:	4602      	mov	r2, r0
 80015be:	7a3b      	ldrb	r3, [r7, #8]
 80015c0:	b292      	uxth	r2, r2
 80015c2:	3304      	adds	r3, #4
 80015c4:	005b      	lsls	r3, r3, #1
 80015c6:	f107 0118 	add.w	r1, r7, #24
 80015ca:	440b      	add	r3, r1
 80015cc:	f823 2c17 	strh.w	r2, [r3, #-23]
			Camera_Configuration(wP.cs, wP.cv[wP.cs]);
 80015d0:	7a3a      	ldrb	r2, [r7, #8]
 80015d2:	7a3b      	ldrb	r3, [r7, #8]
 80015d4:	3304      	adds	r3, #4
 80015d6:	005b      	lsls	r3, r3, #1
 80015d8:	f107 0118 	add.w	r1, r7, #24
 80015dc:	440b      	add	r3, r1
 80015de:	f833 3c17 	ldrh.w	r3, [r3, #-23]
 80015e2:	b29b      	uxth	r3, r3
 80015e4:	4619      	mov	r1, r3
 80015e6:	4610      	mov	r0, r2
 80015e8:	f7ff fda8 	bl	800113c <Camera_Configuration>
			EnterFlag = 0;
 80015ec:	4b3e      	ldr	r3, [pc, #248]	; (80016e8 <main+0x318>)
 80015ee:	2200      	movs	r2, #0
 80015f0:	701a      	strb	r2, [r3, #0]
			UFlag = 0;
 80015f2:	4b35      	ldr	r3, [pc, #212]	; (80016c8 <main+0x2f8>)
 80015f4:	2200      	movs	r2, #0
 80015f6:	701a      	strb	r2, [r3, #0]
			break;
 80015f8:	e02e      	b.n	8001658 <main+0x288>
		case 7:
			CDC_Transmit_FS("Saving current param...\r\n", 25);
 80015fa:	2119      	movs	r1, #25
 80015fc:	483e      	ldr	r0, [pc, #248]	; (80016f8 <main+0x328>)
 80015fe:	f012 febf 	bl	8014380 <CDC_Transmit_FS>
			SaveWheelParam(&wP);
 8001602:	463b      	mov	r3, r7
 8001604:	4618      	mov	r0, r3
 8001606:	f7ff fe9d 	bl	8001344 <SaveWheelParam>
			UFlag = 0;
 800160a:	4b2f      	ldr	r3, [pc, #188]	; (80016c8 <main+0x2f8>)
 800160c:	2200      	movs	r2, #0
 800160e:	701a      	strb	r2, [r3, #0]
			break;
 8001610:	e022      	b.n	8001658 <main+0x288>
		case 8:
			CDC_Transmit_FS("USB Select 2.0\r\n", 14);
 8001612:	210e      	movs	r1, #14
 8001614:	4839      	ldr	r0, [pc, #228]	; (80016fc <main+0x32c>)
 8001616:	f012 feb3 	bl	8014380 <CDC_Transmit_FS>
			usbselect = 2;
 800161a:	4b2d      	ldr	r3, [pc, #180]	; (80016d0 <main+0x300>)
 800161c:	2202      	movs	r2, #2
 800161e:	601a      	str	r2, [r3, #0]
			CAN_Transmit(usbselect); // CAN_Transmit(atoi(URxbuf));
 8001620:	4b2b      	ldr	r3, [pc, #172]	; (80016d0 <main+0x300>)
 8001622:	681b      	ldr	r3, [r3, #0]
 8001624:	4618      	mov	r0, r3
 8001626:	f7ff fd37 	bl	8001098 <CAN_Transmit>
			UFlag = 0;
 800162a:	4b27      	ldr	r3, [pc, #156]	; (80016c8 <main+0x2f8>)
 800162c:	2200      	movs	r2, #0
 800162e:	701a      	strb	r2, [r3, #0]
			break;
 8001630:	e012      	b.n	8001658 <main+0x288>
		case 9:
			CDC_Transmit_FS("USB Select 3.0\r\n", 14);
 8001632:	210e      	movs	r1, #14
 8001634:	4832      	ldr	r0, [pc, #200]	; (8001700 <main+0x330>)
 8001636:	f012 fea3 	bl	8014380 <CDC_Transmit_FS>
			usbselect = 3;
 800163a:	4b25      	ldr	r3, [pc, #148]	; (80016d0 <main+0x300>)
 800163c:	2203      	movs	r2, #3
 800163e:	601a      	str	r2, [r3, #0]
			CAN_Transmit(usbselect); // CAN_Transmit(atoi(URxbuf));
 8001640:	4b23      	ldr	r3, [pc, #140]	; (80016d0 <main+0x300>)
 8001642:	681b      	ldr	r3, [r3, #0]
 8001644:	4618      	mov	r0, r3
 8001646:	f7ff fd27 	bl	8001098 <CAN_Transmit>
			UFlag = 0;
 800164a:	4b1f      	ldr	r3, [pc, #124]	; (80016c8 <main+0x2f8>)
 800164c:	2200      	movs	r2, #0
 800164e:	701a      	strb	r2, [r3, #0]
			break;
 8001650:	e002      	b.n	8001658 <main+0x288>

		default:
			UFlag = 0;
 8001652:	4b1d      	ldr	r3, [pc, #116]	; (80016c8 <main+0x2f8>)
 8001654:	2200      	movs	r2, #0
 8001656:	701a      	strb	r2, [r3, #0]
		}
		if (bFlag == 1)
 8001658:	4b1c      	ldr	r3, [pc, #112]	; (80016cc <main+0x2fc>)
 800165a:	781b      	ldrb	r3, [r3, #0]
 800165c:	2b00      	cmp	r3, #0
 800165e:	f43f af1f 	beq.w	80014a0 <main+0xd0>
		{
			A_PLS_CNT = TIM8->CNT;
 8001662:	4b28      	ldr	r3, [pc, #160]	; (8001704 <main+0x334>)
 8001664:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001666:	b21a      	sxth	r2, r3
 8001668:	4b27      	ldr	r3, [pc, #156]	; (8001708 <main+0x338>)
 800166a:	801a      	strh	r2, [r3, #0]

			if (A_PLS_CNT >= wP.encoderTargetCount)
 800166c:	4b26      	ldr	r3, [pc, #152]	; (8001708 <main+0x338>)
 800166e:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001672:	461a      	mov	r2, r3
 8001674:	687b      	ldr	r3, [r7, #4]
 8001676:	429a      	cmp	r2, r3
 8001678:	db07      	blt.n	800168a <main+0x2ba>
			{
				TIM8->CNT = 0;
 800167a:	4b22      	ldr	r3, [pc, #136]	; (8001704 <main+0x334>)
 800167c:	2200      	movs	r2, #0
 800167e:	625a      	str	r2, [r3, #36]	; 0x24
				//DSLR_Action(); // Driver Control
				FLIR_Action(); // Driver Control
 8001680:	f7ff fe00 	bl	8001284 <FLIR_Action>
				ADC_Print();
 8001684:	f7ff fe12 	bl	80012ac <ADC_Print>
 8001688:	e70a      	b.n	80014a0 <main+0xd0>
			}
			else if (A_PLS_CNT <= 0)
 800168a:	4b1f      	ldr	r3, [pc, #124]	; (8001708 <main+0x338>)
 800168c:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001690:	2b00      	cmp	r3, #0
 8001692:	f73f af05 	bgt.w	80014a0 <main+0xd0>
			{
				A_PLS_CNT = 0;
 8001696:	4b1c      	ldr	r3, [pc, #112]	; (8001708 <main+0x338>)
 8001698:	2200      	movs	r2, #0
 800169a:	801a      	strh	r2, [r3, #0]
				//B_PLS_CNT = 0;
				TIM8->CNT = 0;
 800169c:	4b19      	ldr	r3, [pc, #100]	; (8001704 <main+0x334>)
 800169e:	2200      	movs	r2, #0
 80016a0:	625a      	str	r2, [r3, #36]	; 0x24
		MX_LWIP_Process();
 80016a2:	e6fd      	b.n	80014a0 <main+0xd0>
 80016a4:	080e0000 	.word	0x080e0000
 80016a8:	20000d64 	.word	0x20000d64
 80016ac:	20000932 	.word	0x20000932
 80016b0:	20000888 	.word	0x20000888
 80016b4:	20000f96 	.word	0x20000f96
 80016b8:	20000cdc 	.word	0x20000cdc
 80016bc:	40000400 	.word	0x40000400
 80016c0:	20000848 	.word	0x20000848
 80016c4:	20001064 	.word	0x20001064
 80016c8:	20000489 	.word	0x20000489
 80016cc:	20000488 	.word	0x20000488
 80016d0:	20000000 	.word	0x20000000
 80016d4:	08017804 	.word	0x08017804
 80016d8:	08017810 	.word	0x08017810
 80016dc:	0801781c 	.word	0x0801781c
 80016e0:	200005dc 	.word	0x200005dc
 80016e4:	08017890 	.word	0x08017890
 80016e8:	2000048a 	.word	0x2000048a
 80016ec:	200079ec 	.word	0x200079ec
 80016f0:	080178ac 	.word	0x080178ac
 80016f4:	080178cc 	.word	0x080178cc
 80016f8:	080178ec 	.word	0x080178ec
 80016fc:	08017908 	.word	0x08017908
 8001700:	0801791c 	.word	0x0801791c
 8001704:	40010400 	.word	0x40010400
 8001708:	20000484 	.word	0x20000484

0800170c <SystemClock_Config>:
/**
 * @brief System Clock Configuration
 * @retval None
 */
void SystemClock_Config(void)
{
 800170c:	b580      	push	{r7, lr}
 800170e:	b092      	sub	sp, #72	; 0x48
 8001710:	af00      	add	r7, sp, #0
	RCC_OscInitTypeDef RCC_OscInitStruct =
 8001712:	f107 0318 	add.w	r3, r7, #24
 8001716:	2230      	movs	r2, #48	; 0x30
 8001718:	2100      	movs	r1, #0
 800171a:	4618      	mov	r0, r3
 800171c:	f013 fac2 	bl	8014ca4 <memset>
	{ 0 };
	RCC_ClkInitTypeDef RCC_ClkInitStruct =
 8001720:	1d3b      	adds	r3, r7, #4
 8001722:	2200      	movs	r2, #0
 8001724:	601a      	str	r2, [r3, #0]
 8001726:	605a      	str	r2, [r3, #4]
 8001728:	609a      	str	r2, [r3, #8]
 800172a:	60da      	str	r2, [r3, #12]
 800172c:	611a      	str	r2, [r3, #16]
	{ 0 };

	/** Initializes the RCC Oscillators according to the specified parameters
	 * in the RCC_OscInitTypeDef structure.
	 */
	RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 800172e:	2302      	movs	r3, #2
 8001730:	61bb      	str	r3, [r7, #24]
	RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001732:	2301      	movs	r3, #1
 8001734:	627b      	str	r3, [r7, #36]	; 0x24
	RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001736:	2310      	movs	r3, #16
 8001738:	62bb      	str	r3, [r7, #40]	; 0x28
	RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800173a:	2302      	movs	r3, #2
 800173c:	633b      	str	r3, [r7, #48]	; 0x30
	RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 800173e:	2300      	movs	r3, #0
 8001740:	637b      	str	r3, [r7, #52]	; 0x34
	RCC_OscInitStruct.PLL.PLLM = 13;
 8001742:	230d      	movs	r3, #13
 8001744:	63bb      	str	r3, [r7, #56]	; 0x38
	RCC_OscInitStruct.PLL.PLLN = 195;
 8001746:	23c3      	movs	r3, #195	; 0xc3
 8001748:	63fb      	str	r3, [r7, #60]	; 0x3c
	RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 800174a:	2302      	movs	r3, #2
 800174c:	643b      	str	r3, [r7, #64]	; 0x40
	RCC_OscInitStruct.PLL.PLLQ = 5;
 800174e:	2305      	movs	r3, #5
 8001750:	647b      	str	r3, [r7, #68]	; 0x44
	if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001752:	f107 0318 	add.w	r3, r7, #24
 8001756:	4618      	mov	r0, r3
 8001758:	f006 fca4 	bl	80080a4 <HAL_RCC_OscConfig>
 800175c:	4603      	mov	r3, r0
 800175e:	2b00      	cmp	r3, #0
 8001760:	d001      	beq.n	8001766 <SystemClock_Config+0x5a>
	{
		Error_Handler();
 8001762:	f000 fbb3 	bl	8001ecc <Error_Handler>
	}
	/** Initializes the CPU, AHB and APB buses clocks
	 */
	RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_SYSCLK
 8001766:	230f      	movs	r3, #15
 8001768:	607b      	str	r3, [r7, #4]
			| RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
	RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800176a:	2302      	movs	r3, #2
 800176c:	60bb      	str	r3, [r7, #8]
	RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800176e:	2300      	movs	r3, #0
 8001770:	60fb      	str	r3, [r7, #12]
	RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8001772:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8001776:	613b      	str	r3, [r7, #16]
	RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8001778:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800177c:	617b      	str	r3, [r7, #20]

	if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_3) != HAL_OK)
 800177e:	1d3b      	adds	r3, r7, #4
 8001780:	2103      	movs	r1, #3
 8001782:	4618      	mov	r0, r3
 8001784:	f006 fef8 	bl	8008578 <HAL_RCC_ClockConfig>
 8001788:	4603      	mov	r3, r0
 800178a:	2b00      	cmp	r3, #0
 800178c:	d001      	beq.n	8001792 <SystemClock_Config+0x86>
	{
		Error_Handler();
 800178e:	f000 fb9d 	bl	8001ecc <Error_Handler>
	}
}
 8001792:	bf00      	nop
 8001794:	3748      	adds	r7, #72	; 0x48
 8001796:	46bd      	mov	sp, r7
 8001798:	bd80      	pop	{r7, pc}
	...

0800179c <MX_ADC1_Init>:
 * @brief ADC1 Initialization Function
 * @param None
 * @retval None
 */
static void MX_ADC1_Init(void)
{
 800179c:	b580      	push	{r7, lr}
 800179e:	b084      	sub	sp, #16
 80017a0:	af00      	add	r7, sp, #0

	/* USER CODE BEGIN ADC1_Init 0 */

	/* USER CODE END ADC1_Init 0 */

	ADC_ChannelConfTypeDef sConfig =
 80017a2:	463b      	mov	r3, r7
 80017a4:	2200      	movs	r2, #0
 80017a6:	601a      	str	r2, [r3, #0]
 80017a8:	605a      	str	r2, [r3, #4]
 80017aa:	609a      	str	r2, [r3, #8]
 80017ac:	60da      	str	r2, [r3, #12]
	/* USER CODE BEGIN ADC1_Init 1 */

	/* USER CODE END ADC1_Init 1 */
	/** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
	 */
	hadc1.Instance = ADC1;
 80017ae:	4b35      	ldr	r3, [pc, #212]	; (8001884 <MX_ADC1_Init+0xe8>)
 80017b0:	4a35      	ldr	r2, [pc, #212]	; (8001888 <MX_ADC1_Init+0xec>)
 80017b2:	601a      	str	r2, [r3, #0]
	hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV2;
 80017b4:	4b33      	ldr	r3, [pc, #204]	; (8001884 <MX_ADC1_Init+0xe8>)
 80017b6:	2200      	movs	r2, #0
 80017b8:	605a      	str	r2, [r3, #4]
	hadc1.Init.Resolution = ADC_RESOLUTION_10B;
 80017ba:	4b32      	ldr	r3, [pc, #200]	; (8001884 <MX_ADC1_Init+0xe8>)
 80017bc:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 80017c0:	609a      	str	r2, [r3, #8]
	hadc1.Init.ScanConvMode = ENABLE;
 80017c2:	4b30      	ldr	r3, [pc, #192]	; (8001884 <MX_ADC1_Init+0xe8>)
 80017c4:	2201      	movs	r2, #1
 80017c6:	611a      	str	r2, [r3, #16]
	hadc1.Init.ContinuousConvMode = DISABLE;
 80017c8:	4b2e      	ldr	r3, [pc, #184]	; (8001884 <MX_ADC1_Init+0xe8>)
 80017ca:	2200      	movs	r2, #0
 80017cc:	619a      	str	r2, [r3, #24]
	hadc1.Init.DiscontinuousConvMode = DISABLE;
 80017ce:	4b2d      	ldr	r3, [pc, #180]	; (8001884 <MX_ADC1_Init+0xe8>)
 80017d0:	2200      	movs	r2, #0
 80017d2:	621a      	str	r2, [r3, #32]
	hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 80017d4:	4b2b      	ldr	r3, [pc, #172]	; (8001884 <MX_ADC1_Init+0xe8>)
 80017d6:	2200      	movs	r2, #0
 80017d8:	62da      	str	r2, [r3, #44]	; 0x2c
	hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80017da:	4b2a      	ldr	r3, [pc, #168]	; (8001884 <MX_ADC1_Init+0xe8>)
 80017dc:	4a2b      	ldr	r2, [pc, #172]	; (800188c <MX_ADC1_Init+0xf0>)
 80017de:	629a      	str	r2, [r3, #40]	; 0x28
	hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80017e0:	4b28      	ldr	r3, [pc, #160]	; (8001884 <MX_ADC1_Init+0xe8>)
 80017e2:	2200      	movs	r2, #0
 80017e4:	60da      	str	r2, [r3, #12]
	hadc1.Init.NbrOfConversion = 4;
 80017e6:	4b27      	ldr	r3, [pc, #156]	; (8001884 <MX_ADC1_Init+0xe8>)
 80017e8:	2204      	movs	r2, #4
 80017ea:	61da      	str	r2, [r3, #28]
	hadc1.Init.DMAContinuousRequests = DISABLE;
 80017ec:	4b25      	ldr	r3, [pc, #148]	; (8001884 <MX_ADC1_Init+0xe8>)
 80017ee:	2200      	movs	r2, #0
 80017f0:	631a      	str	r2, [r3, #48]	; 0x30
	hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 80017f2:	4b24      	ldr	r3, [pc, #144]	; (8001884 <MX_ADC1_Init+0xe8>)
 80017f4:	2201      	movs	r2, #1
 80017f6:	615a      	str	r2, [r3, #20]
	if (HAL_ADC_Init(&hadc1) != HAL_OK)
 80017f8:	4822      	ldr	r0, [pc, #136]	; (8001884 <MX_ADC1_Init+0xe8>)
 80017fa:	f001 faa9 	bl	8002d50 <HAL_ADC_Init>
 80017fe:	4603      	mov	r3, r0
 8001800:	2b00      	cmp	r3, #0
 8001802:	d001      	beq.n	8001808 <MX_ADC1_Init+0x6c>
	{
		Error_Handler();
 8001804:	f000 fb62 	bl	8001ecc <Error_Handler>
	}
	/** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
	 */
	sConfig.Channel = ADC_CHANNEL_3;
 8001808:	2303      	movs	r3, #3
 800180a:	603b      	str	r3, [r7, #0]
	sConfig.Rank = 1;
 800180c:	2301      	movs	r3, #1
 800180e:	607b      	str	r3, [r7, #4]
	sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 8001810:	2300      	movs	r3, #0
 8001812:	60bb      	str	r3, [r7, #8]
	if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001814:	463b      	mov	r3, r7
 8001816:	4619      	mov	r1, r3
 8001818:	481a      	ldr	r0, [pc, #104]	; (8001884 <MX_ADC1_Init+0xe8>)
 800181a:	f001 fd5d 	bl	80032d8 <HAL_ADC_ConfigChannel>
 800181e:	4603      	mov	r3, r0
 8001820:	2b00      	cmp	r3, #0
 8001822:	d001      	beq.n	8001828 <MX_ADC1_Init+0x8c>
	{
		Error_Handler();
 8001824:	f000 fb52 	bl	8001ecc <Error_Handler>
	}
	/** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
	 */
	sConfig.Channel = ADC_CHANNEL_4;
 8001828:	2304      	movs	r3, #4
 800182a:	603b      	str	r3, [r7, #0]
	sConfig.Rank = 2;
 800182c:	2302      	movs	r3, #2
 800182e:	607b      	str	r3, [r7, #4]
	if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001830:	463b      	mov	r3, r7
 8001832:	4619      	mov	r1, r3
 8001834:	4813      	ldr	r0, [pc, #76]	; (8001884 <MX_ADC1_Init+0xe8>)
 8001836:	f001 fd4f 	bl	80032d8 <HAL_ADC_ConfigChannel>
 800183a:	4603      	mov	r3, r0
 800183c:	2b00      	cmp	r3, #0
 800183e:	d001      	beq.n	8001844 <MX_ADC1_Init+0xa8>
	{
		Error_Handler();
 8001840:	f000 fb44 	bl	8001ecc <Error_Handler>
	}
	/** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
	 */
	sConfig.Channel = ADC_CHANNEL_5;
 8001844:	2305      	movs	r3, #5
 8001846:	603b      	str	r3, [r7, #0]
	sConfig.Rank = 3;
 8001848:	2303      	movs	r3, #3
 800184a:	607b      	str	r3, [r7, #4]
	if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800184c:	463b      	mov	r3, r7
 800184e:	4619      	mov	r1, r3
 8001850:	480c      	ldr	r0, [pc, #48]	; (8001884 <MX_ADC1_Init+0xe8>)
 8001852:	f001 fd41 	bl	80032d8 <HAL_ADC_ConfigChannel>
 8001856:	4603      	mov	r3, r0
 8001858:	2b00      	cmp	r3, #0
 800185a:	d001      	beq.n	8001860 <MX_ADC1_Init+0xc4>
	{
		Error_Handler();
 800185c:	f000 fb36 	bl	8001ecc <Error_Handler>
	}
	/** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
	 */
	sConfig.Channel = ADC_CHANNEL_6;
 8001860:	2306      	movs	r3, #6
 8001862:	603b      	str	r3, [r7, #0]
	sConfig.Rank = 4;
 8001864:	2304      	movs	r3, #4
 8001866:	607b      	str	r3, [r7, #4]
	if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001868:	463b      	mov	r3, r7
 800186a:	4619      	mov	r1, r3
 800186c:	4805      	ldr	r0, [pc, #20]	; (8001884 <MX_ADC1_Init+0xe8>)
 800186e:	f001 fd33 	bl	80032d8 <HAL_ADC_ConfigChannel>
 8001872:	4603      	mov	r3, r0
 8001874:	2b00      	cmp	r3, #0
 8001876:	d001      	beq.n	800187c <MX_ADC1_Init+0xe0>
	{
		Error_Handler();
 8001878:	f000 fb28 	bl	8001ecc <Error_Handler>
	}
	/* USER CODE BEGIN ADC1_Init 2 */

	/* USER CODE END ADC1_Init 2 */

}
 800187c:	bf00      	nop
 800187e:	3710      	adds	r7, #16
 8001880:	46bd      	mov	sp, r7
 8001882:	bd80      	pop	{r7, pc}
 8001884:	20000934 	.word	0x20000934
 8001888:	40012000 	.word	0x40012000
 800188c:	0f000001 	.word	0x0f000001

08001890 <MX_CAN1_Init>:
 * @brief CAN1 Initialization Function
 * @param None
 * @retval None
 */
static void MX_CAN1_Init(void)
{
 8001890:	b580      	push	{r7, lr}
 8001892:	b08a      	sub	sp, #40	; 0x28
 8001894:	af00      	add	r7, sp, #0
	/* USER CODE END CAN1_Init 0 */

	/* USER CODE BEGIN CAN1_Init 1 */

	/* USER CODE END CAN1_Init 1 */
	hcan1.Instance = CAN1;
 8001896:	4b31      	ldr	r3, [pc, #196]	; (800195c <MX_CAN1_Init+0xcc>)
 8001898:	4a31      	ldr	r2, [pc, #196]	; (8001960 <MX_CAN1_Init+0xd0>)
 800189a:	601a      	str	r2, [r3, #0]
	hcan1.Init.Prescaler = 2;
 800189c:	4b2f      	ldr	r3, [pc, #188]	; (800195c <MX_CAN1_Init+0xcc>)
 800189e:	2202      	movs	r2, #2
 80018a0:	605a      	str	r2, [r3, #4]
	hcan1.Init.Mode = CAN_MODE_NORMAL;
 80018a2:	4b2e      	ldr	r3, [pc, #184]	; (800195c <MX_CAN1_Init+0xcc>)
 80018a4:	2200      	movs	r2, #0
 80018a6:	609a      	str	r2, [r3, #8]
	hcan1.Init.SyncJumpWidth = CAN_SJW_1TQ;
 80018a8:	4b2c      	ldr	r3, [pc, #176]	; (800195c <MX_CAN1_Init+0xcc>)
 80018aa:	2200      	movs	r2, #0
 80018ac:	60da      	str	r2, [r3, #12]
	hcan1.Init.TimeSeg1 = CAN_BS1_12TQ;
 80018ae:	4b2b      	ldr	r3, [pc, #172]	; (800195c <MX_CAN1_Init+0xcc>)
 80018b0:	f44f 2230 	mov.w	r2, #720896	; 0xb0000
 80018b4:	611a      	str	r2, [r3, #16]
	hcan1.Init.TimeSeg2 = CAN_BS2_2TQ;
 80018b6:	4b29      	ldr	r3, [pc, #164]	; (800195c <MX_CAN1_Init+0xcc>)
 80018b8:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 80018bc:	615a      	str	r2, [r3, #20]
	hcan1.Init.TimeTriggeredMode = DISABLE;
 80018be:	4b27      	ldr	r3, [pc, #156]	; (800195c <MX_CAN1_Init+0xcc>)
 80018c0:	2200      	movs	r2, #0
 80018c2:	761a      	strb	r2, [r3, #24]
	hcan1.Init.AutoBusOff = DISABLE;
 80018c4:	4b25      	ldr	r3, [pc, #148]	; (800195c <MX_CAN1_Init+0xcc>)
 80018c6:	2200      	movs	r2, #0
 80018c8:	765a      	strb	r2, [r3, #25]
	hcan1.Init.AutoWakeUp = DISABLE;
 80018ca:	4b24      	ldr	r3, [pc, #144]	; (800195c <MX_CAN1_Init+0xcc>)
 80018cc:	2200      	movs	r2, #0
 80018ce:	769a      	strb	r2, [r3, #26]
	hcan1.Init.AutoRetransmission = DISABLE;
 80018d0:	4b22      	ldr	r3, [pc, #136]	; (800195c <MX_CAN1_Init+0xcc>)
 80018d2:	2200      	movs	r2, #0
 80018d4:	76da      	strb	r2, [r3, #27]
	hcan1.Init.ReceiveFifoLocked = DISABLE;
 80018d6:	4b21      	ldr	r3, [pc, #132]	; (800195c <MX_CAN1_Init+0xcc>)
 80018d8:	2200      	movs	r2, #0
 80018da:	771a      	strb	r2, [r3, #28]
	hcan1.Init.TransmitFifoPriority = DISABLE;
 80018dc:	4b1f      	ldr	r3, [pc, #124]	; (800195c <MX_CAN1_Init+0xcc>)
 80018de:	2200      	movs	r2, #0
 80018e0:	775a      	strb	r2, [r3, #29]
	if (HAL_CAN_Init(&hcan1) != HAL_OK)
 80018e2:	481e      	ldr	r0, [pc, #120]	; (800195c <MX_CAN1_Init+0xcc>)
 80018e4:	f001 ffa7 	bl	8003836 <HAL_CAN_Init>
 80018e8:	4603      	mov	r3, r0
 80018ea:	2b00      	cmp	r3, #0
 80018ec:	d001      	beq.n	80018f2 <MX_CAN1_Init+0x62>
	{
		Error_Handler();
 80018ee:	f000 faed 	bl	8001ecc <Error_Handler>
	}
	/* USER CODE BEGIN CAN1_Init 2 */
	sFilterConfig.FilterBank = 0;
 80018f2:	2300      	movs	r3, #0
 80018f4:	617b      	str	r3, [r7, #20]
	sFilterConfig.FilterMode = CAN_FILTERMODE_IDMASK;
 80018f6:	2300      	movs	r3, #0
 80018f8:	61bb      	str	r3, [r7, #24]
	sFilterConfig.FilterScale = CAN_FILTERSCALE_32BIT;
 80018fa:	2301      	movs	r3, #1
 80018fc:	61fb      	str	r3, [r7, #28]
	sFilterConfig.FilterIdHigh = 0x0000 << 5;
 80018fe:	2300      	movs	r3, #0
 8001900:	603b      	str	r3, [r7, #0]
	sFilterConfig.FilterIdLow = 0x0000;
 8001902:	2300      	movs	r3, #0
 8001904:	607b      	str	r3, [r7, #4]
	sFilterConfig.FilterMaskIdHigh = 0x0000 << 5;
 8001906:	2300      	movs	r3, #0
 8001908:	60bb      	str	r3, [r7, #8]
	sFilterConfig.FilterMaskIdLow = 0x0000;
 800190a:	2300      	movs	r3, #0
 800190c:	60fb      	str	r3, [r7, #12]
	//sFilterConfig.FilterFIFOAssignment = CAN_RX_FIFO0;
	sFilterConfig.FilterFIFOAssignment = 0;
 800190e:	2300      	movs	r3, #0
 8001910:	613b      	str	r3, [r7, #16]
	sFilterConfig.FilterActivation = ENABLE;
 8001912:	2301      	movs	r3, #1
 8001914:	623b      	str	r3, [r7, #32]
	//sFilterConfig.SlaveStartFilterBank = 14;
	sFilterConfig.SlaveStartFilterBank = 0;
 8001916:	2300      	movs	r3, #0
 8001918:	627b      	str	r3, [r7, #36]	; 0x24

	if (HAL_CAN_ConfigFilter(&hcan1, &sFilterConfig) != HAL_OK)
 800191a:	463b      	mov	r3, r7
 800191c:	4619      	mov	r1, r3
 800191e:	480f      	ldr	r0, [pc, #60]	; (800195c <MX_CAN1_Init+0xcc>)
 8001920:	f002 f884 	bl	8003a2c <HAL_CAN_ConfigFilter>
 8001924:	4603      	mov	r3, r0
 8001926:	2b00      	cmp	r3, #0
 8001928:	d001      	beq.n	800192e <MX_CAN1_Init+0x9e>
	{
		/* Filter configuration Error */
		Error_Handler();
 800192a:	f000 facf 	bl	8001ecc <Error_Handler>
	}

	/*##-5- Configure Transmission process #####################################*/
	TxHeader.StdId = 0x01;
 800192e:	4b0d      	ldr	r3, [pc, #52]	; (8001964 <MX_CAN1_Init+0xd4>)
 8001930:	2201      	movs	r2, #1
 8001932:	601a      	str	r2, [r3, #0]
	TxHeader.ExtId = 0x01;
 8001934:	4b0b      	ldr	r3, [pc, #44]	; (8001964 <MX_CAN1_Init+0xd4>)
 8001936:	2201      	movs	r2, #1
 8001938:	605a      	str	r2, [r3, #4]
	TxHeader.RTR = CAN_RTR_DATA;
 800193a:	4b0a      	ldr	r3, [pc, #40]	; (8001964 <MX_CAN1_Init+0xd4>)
 800193c:	2200      	movs	r2, #0
 800193e:	60da      	str	r2, [r3, #12]
	TxHeader.IDE = CAN_ID_STD;
 8001940:	4b08      	ldr	r3, [pc, #32]	; (8001964 <MX_CAN1_Init+0xd4>)
 8001942:	2200      	movs	r2, #0
 8001944:	609a      	str	r2, [r3, #8]
	TxHeader.DLC = 8;
 8001946:	4b07      	ldr	r3, [pc, #28]	; (8001964 <MX_CAN1_Init+0xd4>)
 8001948:	2208      	movs	r2, #8
 800194a:	611a      	str	r2, [r3, #16]
	TxHeader.TransmitGlobalTime = DISABLE;
 800194c:	4b05      	ldr	r3, [pc, #20]	; (8001964 <MX_CAN1_Init+0xd4>)
 800194e:	2200      	movs	r2, #0
 8001950:	751a      	strb	r2, [r3, #20]
	/* USER CODE END CAN1_Init 2 */

}
 8001952:	bf00      	nop
 8001954:	3728      	adds	r7, #40	; 0x28
 8001956:	46bd      	mov	sp, r7
 8001958:	bd80      	pop	{r7, pc}
 800195a:	bf00      	nop
 800195c:	20001064 	.word	0x20001064
 8001960:	40006400 	.word	0x40006400
 8001964:	2000108c 	.word	0x2000108c

08001968 <MX_SDIO_SD_Init>:
 * @brief SDIO Initialization Function
 * @param None
 * @retval None
 */
static void MX_SDIO_SD_Init(void)
{
 8001968:	b480      	push	{r7}
 800196a:	af00      	add	r7, sp, #0
	/* USER CODE END SDIO_Init 0 */

	/* USER CODE BEGIN SDIO_Init 1 */

	/* USER CODE END SDIO_Init 1 */
	hsd.Instance = SDIO;
 800196c:	4b0c      	ldr	r3, [pc, #48]	; (80019a0 <MX_SDIO_SD_Init+0x38>)
 800196e:	4a0d      	ldr	r2, [pc, #52]	; (80019a4 <MX_SDIO_SD_Init+0x3c>)
 8001970:	601a      	str	r2, [r3, #0]
	hsd.Init.ClockEdge = SDIO_CLOCK_EDGE_RISING;
 8001972:	4b0b      	ldr	r3, [pc, #44]	; (80019a0 <MX_SDIO_SD_Init+0x38>)
 8001974:	2200      	movs	r2, #0
 8001976:	605a      	str	r2, [r3, #4]
	hsd.Init.ClockBypass = SDIO_CLOCK_BYPASS_DISABLE;
 8001978:	4b09      	ldr	r3, [pc, #36]	; (80019a0 <MX_SDIO_SD_Init+0x38>)
 800197a:	2200      	movs	r2, #0
 800197c:	609a      	str	r2, [r3, #8]
	hsd.Init.ClockPowerSave = SDIO_CLOCK_POWER_SAVE_DISABLE;
 800197e:	4b08      	ldr	r3, [pc, #32]	; (80019a0 <MX_SDIO_SD_Init+0x38>)
 8001980:	2200      	movs	r2, #0
 8001982:	60da      	str	r2, [r3, #12]
	hsd.Init.BusWide = SDIO_BUS_WIDE_1B;
 8001984:	4b06      	ldr	r3, [pc, #24]	; (80019a0 <MX_SDIO_SD_Init+0x38>)
 8001986:	2200      	movs	r2, #0
 8001988:	611a      	str	r2, [r3, #16]
	hsd.Init.HardwareFlowControl = SDIO_HARDWARE_FLOW_CONTROL_DISABLE;
 800198a:	4b05      	ldr	r3, [pc, #20]	; (80019a0 <MX_SDIO_SD_Init+0x38>)
 800198c:	2200      	movs	r2, #0
 800198e:	615a      	str	r2, [r3, #20]
	hsd.Init.ClockDiv = 1;
 8001990:	4b03      	ldr	r3, [pc, #12]	; (80019a0 <MX_SDIO_SD_Init+0x38>)
 8001992:	2201      	movs	r2, #1
 8001994:	619a      	str	r2, [r3, #24]
	/* USER CODE BEGIN SDIO_Init 2 */

	/* USER CODE END SDIO_Init 2 */

}
 8001996:	bf00      	nop
 8001998:	46bd      	mov	sp, r7
 800199a:	bc80      	pop	{r7}
 800199c:	4770      	bx	lr
 800199e:	bf00      	nop
 80019a0:	20000ce0 	.word	0x20000ce0
 80019a4:	40012c00 	.word	0x40012c00

080019a8 <MX_SPI2_Init>:
 * @brief SPI2 Initialization Function
 * @param None
 * @retval None
 */
static void MX_SPI2_Init(void)
{
 80019a8:	b580      	push	{r7, lr}
 80019aa:	af00      	add	r7, sp, #0

	/* USER CODE BEGIN SPI2_Init 1 */

	/* USER CODE END SPI2_Init 1 */
	/* SPI2 parameter configuration*/
	hspi2.Instance = SPI2;
 80019ac:	4b17      	ldr	r3, [pc, #92]	; (8001a0c <MX_SPI2_Init+0x64>)
 80019ae:	4a18      	ldr	r2, [pc, #96]	; (8001a10 <MX_SPI2_Init+0x68>)
 80019b0:	601a      	str	r2, [r3, #0]
	hspi2.Init.Mode = SPI_MODE_MASTER;
 80019b2:	4b16      	ldr	r3, [pc, #88]	; (8001a0c <MX_SPI2_Init+0x64>)
 80019b4:	f44f 7282 	mov.w	r2, #260	; 0x104
 80019b8:	605a      	str	r2, [r3, #4]
	hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 80019ba:	4b14      	ldr	r3, [pc, #80]	; (8001a0c <MX_SPI2_Init+0x64>)
 80019bc:	2200      	movs	r2, #0
 80019be:	609a      	str	r2, [r3, #8]
	hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 80019c0:	4b12      	ldr	r3, [pc, #72]	; (8001a0c <MX_SPI2_Init+0x64>)
 80019c2:	2200      	movs	r2, #0
 80019c4:	60da      	str	r2, [r3, #12]
	hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 80019c6:	4b11      	ldr	r3, [pc, #68]	; (8001a0c <MX_SPI2_Init+0x64>)
 80019c8:	2200      	movs	r2, #0
 80019ca:	611a      	str	r2, [r3, #16]
	hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 80019cc:	4b0f      	ldr	r3, [pc, #60]	; (8001a0c <MX_SPI2_Init+0x64>)
 80019ce:	2200      	movs	r2, #0
 80019d0:	615a      	str	r2, [r3, #20]
	hspi2.Init.NSS = SPI_NSS_SOFT;
 80019d2:	4b0e      	ldr	r3, [pc, #56]	; (8001a0c <MX_SPI2_Init+0x64>)
 80019d4:	f44f 7200 	mov.w	r2, #512	; 0x200
 80019d8:	619a      	str	r2, [r3, #24]
	hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80019da:	4b0c      	ldr	r3, [pc, #48]	; (8001a0c <MX_SPI2_Init+0x64>)
 80019dc:	2200      	movs	r2, #0
 80019de:	61da      	str	r2, [r3, #28]
	hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80019e0:	4b0a      	ldr	r3, [pc, #40]	; (8001a0c <MX_SPI2_Init+0x64>)
 80019e2:	2200      	movs	r2, #0
 80019e4:	621a      	str	r2, [r3, #32]
	hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 80019e6:	4b09      	ldr	r3, [pc, #36]	; (8001a0c <MX_SPI2_Init+0x64>)
 80019e8:	2200      	movs	r2, #0
 80019ea:	625a      	str	r2, [r3, #36]	; 0x24
	hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80019ec:	4b07      	ldr	r3, [pc, #28]	; (8001a0c <MX_SPI2_Init+0x64>)
 80019ee:	2200      	movs	r2, #0
 80019f0:	629a      	str	r2, [r3, #40]	; 0x28
	hspi2.Init.CRCPolynomial = 10;
 80019f2:	4b06      	ldr	r3, [pc, #24]	; (8001a0c <MX_SPI2_Init+0x64>)
 80019f4:	220a      	movs	r2, #10
 80019f6:	62da      	str	r2, [r3, #44]	; 0x2c
	if (HAL_SPI_Init(&hspi2) != HAL_OK)
 80019f8:	4804      	ldr	r0, [pc, #16]	; (8001a0c <MX_SPI2_Init+0x64>)
 80019fa:	f008 fab7 	bl	8009f6c <HAL_SPI_Init>
 80019fe:	4603      	mov	r3, r0
 8001a00:	2b00      	cmp	r3, #0
 8001a02:	d001      	beq.n	8001a08 <MX_SPI2_Init+0x60>
	{
		Error_Handler();
 8001a04:	f000 fa62 	bl	8001ecc <Error_Handler>
	}
	/* USER CODE BEGIN SPI2_Init 2 */

	/* USER CODE END SPI2_Init 2 */

}
 8001a08:	bf00      	nop
 8001a0a:	bd80      	pop	{r7, pc}
 8001a0c:	200007f0 	.word	0x200007f0
 8001a10:	40003800 	.word	0x40003800

08001a14 <MX_TIM3_Init>:
 * @brief TIM3 Initialization Function
 * @param None
 * @retval None
 */
static void MX_TIM3_Init(void)
{
 8001a14:	b580      	push	{r7, lr}
 8001a16:	b086      	sub	sp, #24
 8001a18:	af00      	add	r7, sp, #0

	/* USER CODE BEGIN TIM3_Init 0 */

	/* USER CODE END TIM3_Init 0 */

	LL_TIM_InitTypeDef TIM_InitStruct =
 8001a1a:	1d3b      	adds	r3, r7, #4
 8001a1c:	2200      	movs	r2, #0
 8001a1e:	601a      	str	r2, [r3, #0]
 8001a20:	605a      	str	r2, [r3, #4]
 8001a22:	609a      	str	r2, [r3, #8]
 8001a24:	60da      	str	r2, [r3, #12]
 8001a26:	611a      	str	r2, [r3, #16]
	{ 0 };

	/* Peripheral clock enable */
	LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_TIM3);
 8001a28:	2002      	movs	r0, #2
 8001a2a:	f7ff fac5 	bl	8000fb8 <LL_APB1_GRP1_EnableClock>

	/* TIM3 interrupt Init */
	NVIC_SetPriority(TIM3_IRQn,
 8001a2e:	f7ff f9e9 	bl	8000e04 <__NVIC_GetPriorityGrouping>
 8001a32:	4603      	mov	r3, r0
 8001a34:	2200      	movs	r2, #0
 8001a36:	2101      	movs	r1, #1
 8001a38:	4618      	mov	r0, r3
 8001a3a:	f7ff fa37 	bl	8000eac <NVIC_EncodePriority>
 8001a3e:	4603      	mov	r3, r0
 8001a40:	4619      	mov	r1, r3
 8001a42:	201d      	movs	r0, #29
 8001a44:	f7ff fa08 	bl	8000e58 <__NVIC_SetPriority>
			NVIC_EncodePriority(NVIC_GetPriorityGrouping(), 1, 0));
	NVIC_EnableIRQ(TIM3_IRQn);
 8001a48:	201d      	movs	r0, #29
 8001a4a:	f7ff f9e9 	bl	8000e20 <__NVIC_EnableIRQ>

	/* USER CODE BEGIN TIM3_Init 1 */

	/* USER CODE END TIM3_Init 1 */
	TIM_InitStruct.Prescaler = 5999;
 8001a4e:	f241 736f 	movw	r3, #5999	; 0x176f
 8001a52:	80bb      	strh	r3, [r7, #4]
	TIM_InitStruct.CounterMode = LL_TIM_COUNTERMODE_UP;
 8001a54:	2300      	movs	r3, #0
 8001a56:	60bb      	str	r3, [r7, #8]
	TIM_InitStruct.Autoreload = 44;
 8001a58:	232c      	movs	r3, #44	; 0x2c
 8001a5a:	60fb      	str	r3, [r7, #12]
	TIM_InitStruct.ClockDivision = LL_TIM_CLOCKDIVISION_DIV1;
 8001a5c:	2300      	movs	r3, #0
 8001a5e:	613b      	str	r3, [r7, #16]
	LL_TIM_Init(TIM3, &TIM_InitStruct);
 8001a60:	1d3b      	adds	r3, r7, #4
 8001a62:	4619      	mov	r1, r3
 8001a64:	480a      	ldr	r0, [pc, #40]	; (8001a90 <MX_TIM3_Init+0x7c>)
 8001a66:	f00a f93b 	bl	800bce0 <LL_TIM_Init>
	LL_TIM_DisableARRPreload(TIM3);
 8001a6a:	4809      	ldr	r0, [pc, #36]	; (8001a90 <MX_TIM3_Init+0x7c>)
 8001a6c:	f7ff fa50 	bl	8000f10 <LL_TIM_DisableARRPreload>
	LL_TIM_SetClockSource(TIM3, LL_TIM_CLOCKSOURCE_INTERNAL);
 8001a70:	2100      	movs	r1, #0
 8001a72:	4807      	ldr	r0, [pc, #28]	; (8001a90 <MX_TIM3_Init+0x7c>)
 8001a74:	f7ff fa5b 	bl	8000f2e <LL_TIM_SetClockSource>
	LL_TIM_SetTriggerOutput(TIM3, LL_TIM_TRGO_RESET);
 8001a78:	2100      	movs	r1, #0
 8001a7a:	4805      	ldr	r0, [pc, #20]	; (8001a90 <MX_TIM3_Init+0x7c>)
 8001a7c:	f7ff fa6b 	bl	8000f56 <LL_TIM_SetTriggerOutput>
	LL_TIM_DisableMasterSlaveMode(TIM3);
 8001a80:	4803      	ldr	r0, [pc, #12]	; (8001a90 <MX_TIM3_Init+0x7c>)
 8001a82:	f7ff fa7a 	bl	8000f7a <LL_TIM_DisableMasterSlaveMode>
	/* USER CODE BEGIN TIM3_Init 2 */

	/* USER CODE END TIM3_Init 2 */

}
 8001a86:	bf00      	nop
 8001a88:	3718      	adds	r7, #24
 8001a8a:	46bd      	mov	sp, r7
 8001a8c:	bd80      	pop	{r7, pc}
 8001a8e:	bf00      	nop
 8001a90:	40000400 	.word	0x40000400

08001a94 <MX_TIM8_Init>:
 * @brief TIM8 Initialization Function
 * @param None
 * @retval None
 */
static void MX_TIM8_Init(void)
{
 8001a94:	b580      	push	{r7, lr}
 8001a96:	b08c      	sub	sp, #48	; 0x30
 8001a98:	af00      	add	r7, sp, #0

	/* USER CODE BEGIN TIM8_Init 0 */

	/* USER CODE END TIM8_Init 0 */

	TIM_Encoder_InitTypeDef sConfig =
 8001a9a:	f107 030c 	add.w	r3, r7, #12
 8001a9e:	2224      	movs	r2, #36	; 0x24
 8001aa0:	2100      	movs	r1, #0
 8001aa2:	4618      	mov	r0, r3
 8001aa4:	f013 f8fe 	bl	8014ca4 <memset>
	{ 0 };
	TIM_MasterConfigTypeDef sMasterConfig =
 8001aa8:	1d3b      	adds	r3, r7, #4
 8001aaa:	2200      	movs	r2, #0
 8001aac:	601a      	str	r2, [r3, #0]
 8001aae:	605a      	str	r2, [r3, #4]
	{ 0 };

	/* USER CODE BEGIN TIM8_Init 1 */

	/* USER CODE END TIM8_Init 1 */
	htim8.Instance = TIM8;
 8001ab0:	4b22      	ldr	r3, [pc, #136]	; (8001b3c <MX_TIM8_Init+0xa8>)
 8001ab2:	4a23      	ldr	r2, [pc, #140]	; (8001b40 <MX_TIM8_Init+0xac>)
 8001ab4:	601a      	str	r2, [r3, #0]
	htim8.Init.Prescaler = 0;
 8001ab6:	4b21      	ldr	r3, [pc, #132]	; (8001b3c <MX_TIM8_Init+0xa8>)
 8001ab8:	2200      	movs	r2, #0
 8001aba:	605a      	str	r2, [r3, #4]
	htim8.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001abc:	4b1f      	ldr	r3, [pc, #124]	; (8001b3c <MX_TIM8_Init+0xa8>)
 8001abe:	2200      	movs	r2, #0
 8001ac0:	609a      	str	r2, [r3, #8]
	htim8.Init.Period = 65535;
 8001ac2:	4b1e      	ldr	r3, [pc, #120]	; (8001b3c <MX_TIM8_Init+0xa8>)
 8001ac4:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8001ac8:	60da      	str	r2, [r3, #12]
	htim8.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001aca:	4b1c      	ldr	r3, [pc, #112]	; (8001b3c <MX_TIM8_Init+0xa8>)
 8001acc:	2200      	movs	r2, #0
 8001ace:	611a      	str	r2, [r3, #16]
	htim8.Init.RepetitionCounter = 0;
 8001ad0:	4b1a      	ldr	r3, [pc, #104]	; (8001b3c <MX_TIM8_Init+0xa8>)
 8001ad2:	2200      	movs	r2, #0
 8001ad4:	615a      	str	r2, [r3, #20]
	htim8.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8001ad6:	4b19      	ldr	r3, [pc, #100]	; (8001b3c <MX_TIM8_Init+0xa8>)
 8001ad8:	2280      	movs	r2, #128	; 0x80
 8001ada:	619a      	str	r2, [r3, #24]
	sConfig.EncoderMode = TIM_ENCODERMODE_TI1;
 8001adc:	2301      	movs	r3, #1
 8001ade:	60fb      	str	r3, [r7, #12]
	sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8001ae0:	2300      	movs	r3, #0
 8001ae2:	613b      	str	r3, [r7, #16]
	sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8001ae4:	2301      	movs	r3, #1
 8001ae6:	617b      	str	r3, [r7, #20]
	sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8001ae8:	2300      	movs	r3, #0
 8001aea:	61bb      	str	r3, [r7, #24]
	sConfig.IC1Filter = 0;
 8001aec:	2300      	movs	r3, #0
 8001aee:	61fb      	str	r3, [r7, #28]
	sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8001af0:	2300      	movs	r3, #0
 8001af2:	623b      	str	r3, [r7, #32]
	sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8001af4:	2301      	movs	r3, #1
 8001af6:	627b      	str	r3, [r7, #36]	; 0x24
	sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8001af8:	2300      	movs	r3, #0
 8001afa:	62bb      	str	r3, [r7, #40]	; 0x28
	sConfig.IC2Filter = 0;
 8001afc:	2300      	movs	r3, #0
 8001afe:	62fb      	str	r3, [r7, #44]	; 0x2c
	if (HAL_TIM_Encoder_Init(&htim8, &sConfig) != HAL_OK)
 8001b00:	f107 030c 	add.w	r3, r7, #12
 8001b04:	4619      	mov	r1, r3
 8001b06:	480d      	ldr	r0, [pc, #52]	; (8001b3c <MX_TIM8_Init+0xa8>)
 8001b08:	f008 fd6d 	bl	800a5e6 <HAL_TIM_Encoder_Init>
 8001b0c:	4603      	mov	r3, r0
 8001b0e:	2b00      	cmp	r3, #0
 8001b10:	d001      	beq.n	8001b16 <MX_TIM8_Init+0x82>
	{
		Error_Handler();
 8001b12:	f000 f9db 	bl	8001ecc <Error_Handler>
	}
	sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001b16:	2300      	movs	r3, #0
 8001b18:	607b      	str	r3, [r7, #4]
	sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001b1a:	2300      	movs	r3, #0
 8001b1c:	60bb      	str	r3, [r7, #8]
	if (HAL_TIMEx_MasterConfigSynchronization(&htim8, &sMasterConfig) != HAL_OK)
 8001b1e:	1d3b      	adds	r3, r7, #4
 8001b20:	4619      	mov	r1, r3
 8001b22:	4806      	ldr	r0, [pc, #24]	; (8001b3c <MX_TIM8_Init+0xa8>)
 8001b24:	f008 feea 	bl	800a8fc <HAL_TIMEx_MasterConfigSynchronization>
 8001b28:	4603      	mov	r3, r0
 8001b2a:	2b00      	cmp	r3, #0
 8001b2c:	d001      	beq.n	8001b32 <MX_TIM8_Init+0x9e>
	{
		Error_Handler();
 8001b2e:	f000 f9cd 	bl	8001ecc <Error_Handler>
	}
	/* USER CODE BEGIN TIM8_Init 2 */

	/* USER CODE END TIM8_Init 2 */

}
 8001b32:	bf00      	nop
 8001b34:	3730      	adds	r7, #48	; 0x30
 8001b36:	46bd      	mov	sp, r7
 8001b38:	bd80      	pop	{r7, pc}
 8001b3a:	bf00      	nop
 8001b3c:	20000848 	.word	0x20000848
 8001b40:	40010400 	.word	0x40010400

08001b44 <MX_USART2_UART_Init>:
 * @brief USART2 Initialization Function
 * @param None
 * @retval None
 */
static void MX_USART2_UART_Init(void)
{
 8001b44:	b580      	push	{r7, lr}
 8001b46:	af00      	add	r7, sp, #0
	/* USER CODE END USART2_Init 0 */

	/* USER CODE BEGIN USART2_Init 1 */

	/* USER CODE END USART2_Init 1 */
	huart2.Instance = USART2;
 8001b48:	4b11      	ldr	r3, [pc, #68]	; (8001b90 <MX_USART2_UART_Init+0x4c>)
 8001b4a:	4a12      	ldr	r2, [pc, #72]	; (8001b94 <MX_USART2_UART_Init+0x50>)
 8001b4c:	601a      	str	r2, [r3, #0]
	huart2.Init.BaudRate = 115200;
 8001b4e:	4b10      	ldr	r3, [pc, #64]	; (8001b90 <MX_USART2_UART_Init+0x4c>)
 8001b50:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8001b54:	605a      	str	r2, [r3, #4]
	huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8001b56:	4b0e      	ldr	r3, [pc, #56]	; (8001b90 <MX_USART2_UART_Init+0x4c>)
 8001b58:	2200      	movs	r2, #0
 8001b5a:	609a      	str	r2, [r3, #8]
	huart2.Init.StopBits = UART_STOPBITS_1;
 8001b5c:	4b0c      	ldr	r3, [pc, #48]	; (8001b90 <MX_USART2_UART_Init+0x4c>)
 8001b5e:	2200      	movs	r2, #0
 8001b60:	60da      	str	r2, [r3, #12]
	huart2.Init.Parity = UART_PARITY_NONE;
 8001b62:	4b0b      	ldr	r3, [pc, #44]	; (8001b90 <MX_USART2_UART_Init+0x4c>)
 8001b64:	2200      	movs	r2, #0
 8001b66:	611a      	str	r2, [r3, #16]
	huart2.Init.Mode = UART_MODE_TX_RX;
 8001b68:	4b09      	ldr	r3, [pc, #36]	; (8001b90 <MX_USART2_UART_Init+0x4c>)
 8001b6a:	220c      	movs	r2, #12
 8001b6c:	615a      	str	r2, [r3, #20]
	huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001b6e:	4b08      	ldr	r3, [pc, #32]	; (8001b90 <MX_USART2_UART_Init+0x4c>)
 8001b70:	2200      	movs	r2, #0
 8001b72:	619a      	str	r2, [r3, #24]
	huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001b74:	4b06      	ldr	r3, [pc, #24]	; (8001b90 <MX_USART2_UART_Init+0x4c>)
 8001b76:	2200      	movs	r2, #0
 8001b78:	61da      	str	r2, [r3, #28]
	if (HAL_UART_Init(&huart2) != HAL_OK)
 8001b7a:	4805      	ldr	r0, [pc, #20]	; (8001b90 <MX_USART2_UART_Init+0x4c>)
 8001b7c:	f008 ff02 	bl	800a984 <HAL_UART_Init>
 8001b80:	4603      	mov	r3, r0
 8001b82:	2b00      	cmp	r3, #0
 8001b84:	d001      	beq.n	8001b8a <MX_USART2_UART_Init+0x46>
	{
		Error_Handler();
 8001b86:	f000 f9a1 	bl	8001ecc <Error_Handler>
	}
	/* USER CODE BEGIN USART2_Init 2 */

	/* USER CODE END USART2_Init 2 */

}
 8001b8a:	bf00      	nop
 8001b8c:	bd80      	pop	{r7, pc}
 8001b8e:	bf00      	nop
 8001b90:	20001024 	.word	0x20001024
 8001b94:	40004400 	.word	0x40004400

08001b98 <MX_USART3_UART_Init>:
 * @brief USART3 Initialization Function
 * @param None
 * @retval None
 */
static void MX_USART3_UART_Init(void)
{
 8001b98:	b580      	push	{r7, lr}
 8001b9a:	af00      	add	r7, sp, #0
	/* USER CODE END USART3_Init 0 */

	/* USER CODE BEGIN USART3_Init 1 */

	/* USER CODE END USART3_Init 1 */
	huart3.Instance = USART3;
 8001b9c:	4b11      	ldr	r3, [pc, #68]	; (8001be4 <MX_USART3_UART_Init+0x4c>)
 8001b9e:	4a12      	ldr	r2, [pc, #72]	; (8001be8 <MX_USART3_UART_Init+0x50>)
 8001ba0:	601a      	str	r2, [r3, #0]
	huart3.Init.BaudRate = 115200;
 8001ba2:	4b10      	ldr	r3, [pc, #64]	; (8001be4 <MX_USART3_UART_Init+0x4c>)
 8001ba4:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8001ba8:	605a      	str	r2, [r3, #4]
	huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8001baa:	4b0e      	ldr	r3, [pc, #56]	; (8001be4 <MX_USART3_UART_Init+0x4c>)
 8001bac:	2200      	movs	r2, #0
 8001bae:	609a      	str	r2, [r3, #8]
	huart3.Init.StopBits = UART_STOPBITS_1;
 8001bb0:	4b0c      	ldr	r3, [pc, #48]	; (8001be4 <MX_USART3_UART_Init+0x4c>)
 8001bb2:	2200      	movs	r2, #0
 8001bb4:	60da      	str	r2, [r3, #12]
	huart3.Init.Parity = UART_PARITY_NONE;
 8001bb6:	4b0b      	ldr	r3, [pc, #44]	; (8001be4 <MX_USART3_UART_Init+0x4c>)
 8001bb8:	2200      	movs	r2, #0
 8001bba:	611a      	str	r2, [r3, #16]
	huart3.Init.Mode = UART_MODE_TX_RX;
 8001bbc:	4b09      	ldr	r3, [pc, #36]	; (8001be4 <MX_USART3_UART_Init+0x4c>)
 8001bbe:	220c      	movs	r2, #12
 8001bc0:	615a      	str	r2, [r3, #20]
	huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001bc2:	4b08      	ldr	r3, [pc, #32]	; (8001be4 <MX_USART3_UART_Init+0x4c>)
 8001bc4:	2200      	movs	r2, #0
 8001bc6:	619a      	str	r2, [r3, #24]
	huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8001bc8:	4b06      	ldr	r3, [pc, #24]	; (8001be4 <MX_USART3_UART_Init+0x4c>)
 8001bca:	2200      	movs	r2, #0
 8001bcc:	61da      	str	r2, [r3, #28]
	if (HAL_UART_Init(&huart3) != HAL_OK)
 8001bce:	4805      	ldr	r0, [pc, #20]	; (8001be4 <MX_USART3_UART_Init+0x4c>)
 8001bd0:	f008 fed8 	bl	800a984 <HAL_UART_Init>
 8001bd4:	4603      	mov	r3, r0
 8001bd6:	2b00      	cmp	r3, #0
 8001bd8:	d001      	beq.n	8001bde <MX_USART3_UART_Init+0x46>
	{
		Error_Handler();
 8001bda:	f000 f977 	bl	8001ecc <Error_Handler>
	}
	/* USER CODE BEGIN USART3_Init 2 */

	/* USER CODE END USART3_Init 2 */

}
 8001bde:	bf00      	nop
 8001be0:	bd80      	pop	{r7, pc}
 8001be2:	bf00      	nop
 8001be4:	2000088c 	.word	0x2000088c
 8001be8:	40004800 	.word	0x40004800

08001bec <MX_DMA_Init>:

/**
 * Enable DMA controller clock
 */
static void MX_DMA_Init(void)
{
 8001bec:	b580      	push	{r7, lr}
 8001bee:	b082      	sub	sp, #8
 8001bf0:	af00      	add	r7, sp, #0

	/* DMA controller clock enable */
	__HAL_RCC_DMA2_CLK_ENABLE();
 8001bf2:	2300      	movs	r3, #0
 8001bf4:	607b      	str	r3, [r7, #4]
 8001bf6:	4b2b      	ldr	r3, [pc, #172]	; (8001ca4 <MX_DMA_Init+0xb8>)
 8001bf8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001bfa:	4a2a      	ldr	r2, [pc, #168]	; (8001ca4 <MX_DMA_Init+0xb8>)
 8001bfc:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8001c00:	6313      	str	r3, [r2, #48]	; 0x30
 8001c02:	4b28      	ldr	r3, [pc, #160]	; (8001ca4 <MX_DMA_Init+0xb8>)
 8001c04:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001c06:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001c0a:	607b      	str	r3, [r7, #4]
 8001c0c:	687b      	ldr	r3, [r7, #4]
	__HAL_RCC_DMA1_CLK_ENABLE();
 8001c0e:	2300      	movs	r3, #0
 8001c10:	603b      	str	r3, [r7, #0]
 8001c12:	4b24      	ldr	r3, [pc, #144]	; (8001ca4 <MX_DMA_Init+0xb8>)
 8001c14:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001c16:	4a23      	ldr	r2, [pc, #140]	; (8001ca4 <MX_DMA_Init+0xb8>)
 8001c18:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8001c1c:	6313      	str	r3, [r2, #48]	; 0x30
 8001c1e:	4b21      	ldr	r3, [pc, #132]	; (8001ca4 <MX_DMA_Init+0xb8>)
 8001c20:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001c22:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001c26:	603b      	str	r3, [r7, #0]
 8001c28:	683b      	ldr	r3, [r7, #0]

	/* DMA interrupt init */
	/* DMA1_Stream3_IRQn interrupt configuration */
	HAL_NVIC_SetPriority(DMA1_Stream3_IRQn, 1, 0);
 8001c2a:	2200      	movs	r2, #0
 8001c2c:	2101      	movs	r1, #1
 8001c2e:	200e      	movs	r0, #14
 8001c30:	f002 fd59 	bl	80046e6 <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(DMA1_Stream3_IRQn);
 8001c34:	200e      	movs	r0, #14
 8001c36:	f002 fd72 	bl	800471e <HAL_NVIC_EnableIRQ>
	/* DMA1_Stream4_IRQn interrupt configuration */
	HAL_NVIC_SetPriority(DMA1_Stream4_IRQn, 1, 0);
 8001c3a:	2200      	movs	r2, #0
 8001c3c:	2101      	movs	r1, #1
 8001c3e:	200f      	movs	r0, #15
 8001c40:	f002 fd51 	bl	80046e6 <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(DMA1_Stream4_IRQn);
 8001c44:	200f      	movs	r0, #15
 8001c46:	f002 fd6a 	bl	800471e <HAL_NVIC_EnableIRQ>
	/* DMA1_Stream5_IRQn interrupt configuration */
	HAL_NVIC_SetPriority(DMA1_Stream5_IRQn, 1, 0);
 8001c4a:	2200      	movs	r2, #0
 8001c4c:	2101      	movs	r1, #1
 8001c4e:	2010      	movs	r0, #16
 8001c50:	f002 fd49 	bl	80046e6 <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(DMA1_Stream5_IRQn);
 8001c54:	2010      	movs	r0, #16
 8001c56:	f002 fd62 	bl	800471e <HAL_NVIC_EnableIRQ>
	/* DMA1_Stream6_IRQn interrupt configuration */
	HAL_NVIC_SetPriority(DMA1_Stream6_IRQn, 1, 0);
 8001c5a:	2200      	movs	r2, #0
 8001c5c:	2101      	movs	r1, #1
 8001c5e:	2011      	movs	r0, #17
 8001c60:	f002 fd41 	bl	80046e6 <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(DMA1_Stream6_IRQn);
 8001c64:	2011      	movs	r0, #17
 8001c66:	f002 fd5a 	bl	800471e <HAL_NVIC_EnableIRQ>
	/* DMA2_Stream0_IRQn interrupt configuration */
	HAL_NVIC_SetPriority(DMA2_Stream0_IRQn, 1, 0);
 8001c6a:	2200      	movs	r2, #0
 8001c6c:	2101      	movs	r1, #1
 8001c6e:	2038      	movs	r0, #56	; 0x38
 8001c70:	f002 fd39 	bl	80046e6 <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(DMA2_Stream0_IRQn);
 8001c74:	2038      	movs	r0, #56	; 0x38
 8001c76:	f002 fd52 	bl	800471e <HAL_NVIC_EnableIRQ>
	/* DMA2_Stream3_IRQn interrupt configuration */
	HAL_NVIC_SetPriority(DMA2_Stream3_IRQn, 1, 0);
 8001c7a:	2200      	movs	r2, #0
 8001c7c:	2101      	movs	r1, #1
 8001c7e:	203b      	movs	r0, #59	; 0x3b
 8001c80:	f002 fd31 	bl	80046e6 <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(DMA2_Stream3_IRQn);
 8001c84:	203b      	movs	r0, #59	; 0x3b
 8001c86:	f002 fd4a 	bl	800471e <HAL_NVIC_EnableIRQ>
	/* DMA2_Stream6_IRQn interrupt configuration */
	HAL_NVIC_SetPriority(DMA2_Stream6_IRQn, 1, 0);
 8001c8a:	2200      	movs	r2, #0
 8001c8c:	2101      	movs	r1, #1
 8001c8e:	2045      	movs	r0, #69	; 0x45
 8001c90:	f002 fd29 	bl	80046e6 <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(DMA2_Stream6_IRQn);
 8001c94:	2045      	movs	r0, #69	; 0x45
 8001c96:	f002 fd42 	bl	800471e <HAL_NVIC_EnableIRQ>

}
 8001c9a:	bf00      	nop
 8001c9c:	3708      	adds	r7, #8
 8001c9e:	46bd      	mov	sp, r7
 8001ca0:	bd80      	pop	{r7, pc}
 8001ca2:	bf00      	nop
 8001ca4:	40023800 	.word	0x40023800

08001ca8 <MX_GPIO_Init>:
 * @brief GPIO Initialization Function
 * @param None
 * @retval None
 */
static void MX_GPIO_Init(void)
{
 8001ca8:	b580      	push	{r7, lr}
 8001caa:	b08e      	sub	sp, #56	; 0x38
 8001cac:	af00      	add	r7, sp, #0
	GPIO_InitTypeDef GPIO_InitStruct =
 8001cae:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001cb2:	2200      	movs	r2, #0
 8001cb4:	601a      	str	r2, [r3, #0]
 8001cb6:	605a      	str	r2, [r3, #4]
 8001cb8:	609a      	str	r2, [r3, #8]
 8001cba:	60da      	str	r2, [r3, #12]
 8001cbc:	611a      	str	r2, [r3, #16]
	{ 0 };

	/* GPIO Ports Clock Enable */
	__HAL_RCC_GPIOC_CLK_ENABLE();
 8001cbe:	2300      	movs	r3, #0
 8001cc0:	623b      	str	r3, [r7, #32]
 8001cc2:	4b7c      	ldr	r3, [pc, #496]	; (8001eb4 <MX_GPIO_Init+0x20c>)
 8001cc4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001cc6:	4a7b      	ldr	r2, [pc, #492]	; (8001eb4 <MX_GPIO_Init+0x20c>)
 8001cc8:	f043 0304 	orr.w	r3, r3, #4
 8001ccc:	6313      	str	r3, [r2, #48]	; 0x30
 8001cce:	4b79      	ldr	r3, [pc, #484]	; (8001eb4 <MX_GPIO_Init+0x20c>)
 8001cd0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001cd2:	f003 0304 	and.w	r3, r3, #4
 8001cd6:	623b      	str	r3, [r7, #32]
 8001cd8:	6a3b      	ldr	r3, [r7, #32]
	__HAL_RCC_GPIOH_CLK_ENABLE();
 8001cda:	2300      	movs	r3, #0
 8001cdc:	61fb      	str	r3, [r7, #28]
 8001cde:	4b75      	ldr	r3, [pc, #468]	; (8001eb4 <MX_GPIO_Init+0x20c>)
 8001ce0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001ce2:	4a74      	ldr	r2, [pc, #464]	; (8001eb4 <MX_GPIO_Init+0x20c>)
 8001ce4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001ce8:	6313      	str	r3, [r2, #48]	; 0x30
 8001cea:	4b72      	ldr	r3, [pc, #456]	; (8001eb4 <MX_GPIO_Init+0x20c>)
 8001cec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001cee:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001cf2:	61fb      	str	r3, [r7, #28]
 8001cf4:	69fb      	ldr	r3, [r7, #28]
	__HAL_RCC_GPIOA_CLK_ENABLE();
 8001cf6:	2300      	movs	r3, #0
 8001cf8:	61bb      	str	r3, [r7, #24]
 8001cfa:	4b6e      	ldr	r3, [pc, #440]	; (8001eb4 <MX_GPIO_Init+0x20c>)
 8001cfc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001cfe:	4a6d      	ldr	r2, [pc, #436]	; (8001eb4 <MX_GPIO_Init+0x20c>)
 8001d00:	f043 0301 	orr.w	r3, r3, #1
 8001d04:	6313      	str	r3, [r2, #48]	; 0x30
 8001d06:	4b6b      	ldr	r3, [pc, #428]	; (8001eb4 <MX_GPIO_Init+0x20c>)
 8001d08:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001d0a:	f003 0301 	and.w	r3, r3, #1
 8001d0e:	61bb      	str	r3, [r7, #24]
 8001d10:	69bb      	ldr	r3, [r7, #24]
	__HAL_RCC_GPIOB_CLK_ENABLE();
 8001d12:	2300      	movs	r3, #0
 8001d14:	617b      	str	r3, [r7, #20]
 8001d16:	4b67      	ldr	r3, [pc, #412]	; (8001eb4 <MX_GPIO_Init+0x20c>)
 8001d18:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001d1a:	4a66      	ldr	r2, [pc, #408]	; (8001eb4 <MX_GPIO_Init+0x20c>)
 8001d1c:	f043 0302 	orr.w	r3, r3, #2
 8001d20:	6313      	str	r3, [r2, #48]	; 0x30
 8001d22:	4b64      	ldr	r3, [pc, #400]	; (8001eb4 <MX_GPIO_Init+0x20c>)
 8001d24:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001d26:	f003 0302 	and.w	r3, r3, #2
 8001d2a:	617b      	str	r3, [r7, #20]
 8001d2c:	697b      	ldr	r3, [r7, #20]
	__HAL_RCC_GPIOF_CLK_ENABLE();
 8001d2e:	2300      	movs	r3, #0
 8001d30:	613b      	str	r3, [r7, #16]
 8001d32:	4b60      	ldr	r3, [pc, #384]	; (8001eb4 <MX_GPIO_Init+0x20c>)
 8001d34:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001d36:	4a5f      	ldr	r2, [pc, #380]	; (8001eb4 <MX_GPIO_Init+0x20c>)
 8001d38:	f043 0320 	orr.w	r3, r3, #32
 8001d3c:	6313      	str	r3, [r2, #48]	; 0x30
 8001d3e:	4b5d      	ldr	r3, [pc, #372]	; (8001eb4 <MX_GPIO_Init+0x20c>)
 8001d40:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001d42:	f003 0320 	and.w	r3, r3, #32
 8001d46:	613b      	str	r3, [r7, #16]
 8001d48:	693b      	ldr	r3, [r7, #16]
	__HAL_RCC_GPIOE_CLK_ENABLE();
 8001d4a:	2300      	movs	r3, #0
 8001d4c:	60fb      	str	r3, [r7, #12]
 8001d4e:	4b59      	ldr	r3, [pc, #356]	; (8001eb4 <MX_GPIO_Init+0x20c>)
 8001d50:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001d52:	4a58      	ldr	r2, [pc, #352]	; (8001eb4 <MX_GPIO_Init+0x20c>)
 8001d54:	f043 0310 	orr.w	r3, r3, #16
 8001d58:	6313      	str	r3, [r2, #48]	; 0x30
 8001d5a:	4b56      	ldr	r3, [pc, #344]	; (8001eb4 <MX_GPIO_Init+0x20c>)
 8001d5c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001d5e:	f003 0310 	and.w	r3, r3, #16
 8001d62:	60fb      	str	r3, [r7, #12]
 8001d64:	68fb      	ldr	r3, [r7, #12]
	__HAL_RCC_GPIOD_CLK_ENABLE();
 8001d66:	2300      	movs	r3, #0
 8001d68:	60bb      	str	r3, [r7, #8]
 8001d6a:	4b52      	ldr	r3, [pc, #328]	; (8001eb4 <MX_GPIO_Init+0x20c>)
 8001d6c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001d6e:	4a51      	ldr	r2, [pc, #324]	; (8001eb4 <MX_GPIO_Init+0x20c>)
 8001d70:	f043 0308 	orr.w	r3, r3, #8
 8001d74:	6313      	str	r3, [r2, #48]	; 0x30
 8001d76:	4b4f      	ldr	r3, [pc, #316]	; (8001eb4 <MX_GPIO_Init+0x20c>)
 8001d78:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001d7a:	f003 0308 	and.w	r3, r3, #8
 8001d7e:	60bb      	str	r3, [r7, #8]
 8001d80:	68bb      	ldr	r3, [r7, #8]
	__HAL_RCC_GPIOG_CLK_ENABLE();
 8001d82:	2300      	movs	r3, #0
 8001d84:	607b      	str	r3, [r7, #4]
 8001d86:	4b4b      	ldr	r3, [pc, #300]	; (8001eb4 <MX_GPIO_Init+0x20c>)
 8001d88:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001d8a:	4a4a      	ldr	r2, [pc, #296]	; (8001eb4 <MX_GPIO_Init+0x20c>)
 8001d8c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8001d90:	6313      	str	r3, [r2, #48]	; 0x30
 8001d92:	4b48      	ldr	r3, [pc, #288]	; (8001eb4 <MX_GPIO_Init+0x20c>)
 8001d94:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001d96:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001d9a:	607b      	str	r3, [r7, #4]
 8001d9c:	687b      	ldr	r3, [r7, #4]

	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(GPIOB, LD1_Pin | LD3_Pin | LD2_Pin, GPIO_PIN_RESET);
 8001d9e:	2200      	movs	r2, #0
 8001da0:	f244 0181 	movw	r1, #16513	; 0x4081
 8001da4:	4844      	ldr	r0, [pc, #272]	; (8001eb8 <MX_GPIO_Init+0x210>)
 8001da6:	f004 ffd8 	bl	8006d5a <HAL_GPIO_WritePin>

	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(STROBE_DRV_GPIO_Port, STROBE_DRV_Pin, GPIO_PIN_RESET);
 8001daa:	2200      	movs	r2, #0
 8001dac:	f44f 7100 	mov.w	r1, #512	; 0x200
 8001db0:	4842      	ldr	r0, [pc, #264]	; (8001ebc <MX_GPIO_Init+0x214>)
 8001db2:	f004 ffd2 	bl	8006d5a <HAL_GPIO_WritePin>

	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(GPIOG,
 8001db6:	2200      	movs	r2, #0
 8001db8:	f245 7170 	movw	r1, #22384	; 0x5770
 8001dbc:	4840      	ldr	r0, [pc, #256]	; (8001ec0 <MX_GPIO_Init+0x218>)
 8001dbe:	f004 ffcc 	bl	8006d5a <HAL_GPIO_WritePin>
			SIG_SHUTTER_Pin | SIG_AUTOFOCUS_Pin | USB_PowerSW_Pin
					| ENCODER_Z_Pin | CS0_Pin | CS1_Pin | CS2_Pin | CS3_Pin,
			GPIO_PIN_RESET);

	/*Configure GPIO pins : LD1_Pin LD3_Pin LD2_Pin */
	GPIO_InitStruct.Pin = LD1_Pin | LD3_Pin | LD2_Pin;
 8001dc2:	f244 0381 	movw	r3, #16513	; 0x4081
 8001dc6:	627b      	str	r3, [r7, #36]	; 0x24
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001dc8:	2301      	movs	r3, #1
 8001dca:	62bb      	str	r3, [r7, #40]	; 0x28
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001dcc:	2300      	movs	r3, #0
 8001dce:	62fb      	str	r3, [r7, #44]	; 0x2c
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001dd0:	2303      	movs	r3, #3
 8001dd2:	633b      	str	r3, [r7, #48]	; 0x30
	HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001dd4:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001dd8:	4619      	mov	r1, r3
 8001dda:	4837      	ldr	r0, [pc, #220]	; (8001eb8 <MX_GPIO_Init+0x210>)
 8001ddc:	f004 fe08 	bl	80069f0 <HAL_GPIO_Init>

	/*Configure GPIO pin : PWRCHECK_Pin */
	GPIO_InitStruct.Pin = PWRCHECK_Pin;
 8001de0:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001de4:	627b      	str	r3, [r7, #36]	; 0x24
	GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001de6:	2300      	movs	r3, #0
 8001de8:	62bb      	str	r3, [r7, #40]	; 0x28
	GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8001dea:	2302      	movs	r3, #2
 8001dec:	62fb      	str	r3, [r7, #44]	; 0x2c
	HAL_GPIO_Init(PWRCHECK_GPIO_Port, &GPIO_InitStruct);
 8001dee:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001df2:	4619      	mov	r1, r3
 8001df4:	4833      	ldr	r0, [pc, #204]	; (8001ec4 <MX_GPIO_Init+0x21c>)
 8001df6:	f004 fdfb 	bl	80069f0 <HAL_GPIO_Init>

	/*Configure GPIO pin : STROBE_DRV_Pin */
	GPIO_InitStruct.Pin = STROBE_DRV_Pin;
 8001dfa:	f44f 7300 	mov.w	r3, #512	; 0x200
 8001dfe:	627b      	str	r3, [r7, #36]	; 0x24
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001e00:	2301      	movs	r3, #1
 8001e02:	62bb      	str	r3, [r7, #40]	; 0x28
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e04:	2300      	movs	r3, #0
 8001e06:	62fb      	str	r3, [r7, #44]	; 0x2c
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001e08:	2303      	movs	r3, #3
 8001e0a:	633b      	str	r3, [r7, #48]	; 0x30
	HAL_GPIO_Init(STROBE_DRV_GPIO_Port, &GPIO_InitStruct);
 8001e0c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001e10:	4619      	mov	r1, r3
 8001e12:	482a      	ldr	r0, [pc, #168]	; (8001ebc <MX_GPIO_Init+0x214>)
 8001e14:	f004 fdec 	bl	80069f0 <HAL_GPIO_Init>

	/*Configure GPIO pins : STROBE0_Pin STROBE1_Pin STROBE2_Pin STROBE3_Pin
	 STROBE_CHK_Pin */
	GPIO_InitStruct.Pin = STROBE0_Pin | STROBE1_Pin | STROBE2_Pin | STROBE3_Pin
 8001e18:	f44f 43f8 	mov.w	r3, #31744	; 0x7c00
 8001e1c:	627b      	str	r3, [r7, #36]	; 0x24
			| STROBE_CHK_Pin;
	GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8001e1e:	4b2a      	ldr	r3, [pc, #168]	; (8001ec8 <MX_GPIO_Init+0x220>)
 8001e20:	62bb      	str	r3, [r7, #40]	; 0x28
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e22:	2300      	movs	r3, #0
 8001e24:	62fb      	str	r3, [r7, #44]	; 0x2c
	HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001e26:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001e2a:	4619      	mov	r1, r3
 8001e2c:	4823      	ldr	r0, [pc, #140]	; (8001ebc <MX_GPIO_Init+0x214>)
 8001e2e:	f004 fddf 	bl	80069f0 <HAL_GPIO_Init>

	/*Configure GPIO pin : CardDetect_Pin */
	GPIO_InitStruct.Pin = CardDetect_Pin;
 8001e32:	2304      	movs	r3, #4
 8001e34:	627b      	str	r3, [r7, #36]	; 0x24
	GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001e36:	2300      	movs	r3, #0
 8001e38:	62bb      	str	r3, [r7, #40]	; 0x28
	GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001e3a:	2301      	movs	r3, #1
 8001e3c:	62fb      	str	r3, [r7, #44]	; 0x2c
	HAL_GPIO_Init(CardDetect_GPIO_Port, &GPIO_InitStruct);
 8001e3e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001e42:	4619      	mov	r1, r3
 8001e44:	481e      	ldr	r0, [pc, #120]	; (8001ec0 <MX_GPIO_Init+0x218>)
 8001e46:	f004 fdd3 	bl	80069f0 <HAL_GPIO_Init>

	/*Configure GPIO pin : SIG_SHUTTER_Pin */
	GPIO_InitStruct.Pin = SIG_SHUTTER_Pin;
 8001e4a:	2310      	movs	r3, #16
 8001e4c:	627b      	str	r3, [r7, #36]	; 0x24
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001e4e:	2301      	movs	r3, #1
 8001e50:	62bb      	str	r3, [r7, #40]	; 0x28
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e52:	2300      	movs	r3, #0
 8001e54:	62fb      	str	r3, [r7, #44]	; 0x2c
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001e56:	2303      	movs	r3, #3
 8001e58:	633b      	str	r3, [r7, #48]	; 0x30
	HAL_GPIO_Init(SIG_SHUTTER_GPIO_Port, &GPIO_InitStruct);
 8001e5a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001e5e:	4619      	mov	r1, r3
 8001e60:	4817      	ldr	r0, [pc, #92]	; (8001ec0 <MX_GPIO_Init+0x218>)
 8001e62:	f004 fdc5 	bl	80069f0 <HAL_GPIO_Init>

	/*Configure GPIO pins : SIG_AUTOFOCUS_Pin USB_PowerSW_Pin ENCODER_Z_Pin CS0_Pin
	 CS1_Pin CS2_Pin CS3_Pin */
	GPIO_InitStruct.Pin = SIG_AUTOFOCUS_Pin | USB_PowerSW_Pin | ENCODER_Z_Pin
 8001e66:	f245 7360 	movw	r3, #22368	; 0x5760
 8001e6a:	627b      	str	r3, [r7, #36]	; 0x24
			| CS0_Pin | CS1_Pin | CS2_Pin | CS3_Pin;
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001e6c:	2301      	movs	r3, #1
 8001e6e:	62bb      	str	r3, [r7, #40]	; 0x28
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e70:	2300      	movs	r3, #0
 8001e72:	62fb      	str	r3, [r7, #44]	; 0x2c
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001e74:	2300      	movs	r3, #0
 8001e76:	633b      	str	r3, [r7, #48]	; 0x30
	HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8001e78:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001e7c:	4619      	mov	r1, r3
 8001e7e:	4810      	ldr	r0, [pc, #64]	; (8001ec0 <MX_GPIO_Init+0x218>)
 8001e80:	f004 fdb6 	bl	80069f0 <HAL_GPIO_Init>

	/*Configure GPIO pin : USB_OverCurrent_Pin */
	GPIO_InitStruct.Pin = USB_OverCurrent_Pin;
 8001e84:	2380      	movs	r3, #128	; 0x80
 8001e86:	627b      	str	r3, [r7, #36]	; 0x24
	GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001e88:	2300      	movs	r3, #0
 8001e8a:	62bb      	str	r3, [r7, #40]	; 0x28
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e8c:	2300      	movs	r3, #0
 8001e8e:	62fb      	str	r3, [r7, #44]	; 0x2c
	HAL_GPIO_Init(USB_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 8001e90:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001e94:	4619      	mov	r1, r3
 8001e96:	480a      	ldr	r0, [pc, #40]	; (8001ec0 <MX_GPIO_Init+0x218>)
 8001e98:	f004 fdaa 	bl	80069f0 <HAL_GPIO_Init>

	/* EXTI interrupt init*/
	HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 8001e9c:	2200      	movs	r2, #0
 8001e9e:	2100      	movs	r1, #0
 8001ea0:	2028      	movs	r0, #40	; 0x28
 8001ea2:	f002 fc20 	bl	80046e6 <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8001ea6:	2028      	movs	r0, #40	; 0x28
 8001ea8:	f002 fc39 	bl	800471e <HAL_NVIC_EnableIRQ>

}
 8001eac:	bf00      	nop
 8001eae:	3738      	adds	r7, #56	; 0x38
 8001eb0:	46bd      	mov	sp, r7
 8001eb2:	bd80      	pop	{r7, pc}
 8001eb4:	40023800 	.word	0x40023800
 8001eb8:	40020400 	.word	0x40020400
 8001ebc:	40021000 	.word	0x40021000
 8001ec0:	40021800 	.word	0x40021800
 8001ec4:	40021400 	.word	0x40021400
 8001ec8:	10110000 	.word	0x10110000

08001ecc <Error_Handler>:
/**
 * @brief  This function is executed in case of error occurrence.
 * @retval None
 */
void Error_Handler(void)
{
 8001ecc:	b480      	push	{r7}
 8001ece:	af00      	add	r7, sp, #0
	/* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */

	/* USER CODE END Error_Handler_Debug */
}
 8001ed0:	bf00      	nop
 8001ed2:	46bd      	mov	sp, r7
 8001ed4:	bc80      	pop	{r7}
 8001ed6:	4770      	bx	lr

08001ed8 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001ed8:	b580      	push	{r7, lr}
 8001eda:	b082      	sub	sp, #8
 8001edc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001ede:	2300      	movs	r3, #0
 8001ee0:	607b      	str	r3, [r7, #4]
 8001ee2:	4b1e      	ldr	r3, [pc, #120]	; (8001f5c <HAL_MspInit+0x84>)
 8001ee4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001ee6:	4a1d      	ldr	r2, [pc, #116]	; (8001f5c <HAL_MspInit+0x84>)
 8001ee8:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001eec:	6453      	str	r3, [r2, #68]	; 0x44
 8001eee:	4b1b      	ldr	r3, [pc, #108]	; (8001f5c <HAL_MspInit+0x84>)
 8001ef0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001ef2:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001ef6:	607b      	str	r3, [r7, #4]
 8001ef8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001efa:	2300      	movs	r3, #0
 8001efc:	603b      	str	r3, [r7, #0]
 8001efe:	4b17      	ldr	r3, [pc, #92]	; (8001f5c <HAL_MspInit+0x84>)
 8001f00:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001f02:	4a16      	ldr	r2, [pc, #88]	; (8001f5c <HAL_MspInit+0x84>)
 8001f04:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001f08:	6413      	str	r3, [r2, #64]	; 0x40
 8001f0a:	4b14      	ldr	r3, [pc, #80]	; (8001f5c <HAL_MspInit+0x84>)
 8001f0c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001f0e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001f12:	603b      	str	r3, [r7, #0]
 8001f14:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* MemoryManagement_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(MemoryManagement_IRQn, 1, 0);
 8001f16:	2200      	movs	r2, #0
 8001f18:	2101      	movs	r1, #1
 8001f1a:	f06f 000b 	mvn.w	r0, #11
 8001f1e:	f002 fbe2 	bl	80046e6 <HAL_NVIC_SetPriority>
  /* BusFault_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(BusFault_IRQn, 1, 0);
 8001f22:	2200      	movs	r2, #0
 8001f24:	2101      	movs	r1, #1
 8001f26:	f06f 000a 	mvn.w	r0, #10
 8001f2a:	f002 fbdc 	bl	80046e6 <HAL_NVIC_SetPriority>
  /* UsageFault_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(UsageFault_IRQn, 1, 0);
 8001f2e:	2200      	movs	r2, #0
 8001f30:	2101      	movs	r1, #1
 8001f32:	f06f 0009 	mvn.w	r0, #9
 8001f36:	f002 fbd6 	bl	80046e6 <HAL_NVIC_SetPriority>
  /* SVCall_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(SVCall_IRQn, 1, 0);
 8001f3a:	2200      	movs	r2, #0
 8001f3c:	2101      	movs	r1, #1
 8001f3e:	f06f 0004 	mvn.w	r0, #4
 8001f42:	f002 fbd0 	bl	80046e6 <HAL_NVIC_SetPriority>
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 1, 0);
 8001f46:	2200      	movs	r2, #0
 8001f48:	2101      	movs	r1, #1
 8001f4a:	f06f 0001 	mvn.w	r0, #1
 8001f4e:	f002 fbca 	bl	80046e6 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001f52:	bf00      	nop
 8001f54:	3708      	adds	r7, #8
 8001f56:	46bd      	mov	sp, r7
 8001f58:	bd80      	pop	{r7, pc}
 8001f5a:	bf00      	nop
 8001f5c:	40023800 	.word	0x40023800

08001f60 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8001f60:	b580      	push	{r7, lr}
 8001f62:	b08a      	sub	sp, #40	; 0x28
 8001f64:	af00      	add	r7, sp, #0
 8001f66:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001f68:	f107 0314 	add.w	r3, r7, #20
 8001f6c:	2200      	movs	r2, #0
 8001f6e:	601a      	str	r2, [r3, #0]
 8001f70:	605a      	str	r2, [r3, #4]
 8001f72:	609a      	str	r2, [r3, #8]
 8001f74:	60da      	str	r2, [r3, #12]
 8001f76:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 8001f78:	687b      	ldr	r3, [r7, #4]
 8001f7a:	681b      	ldr	r3, [r3, #0]
 8001f7c:	4a33      	ldr	r2, [pc, #204]	; (800204c <HAL_ADC_MspInit+0xec>)
 8001f7e:	4293      	cmp	r3, r2
 8001f80:	d15f      	bne.n	8002042 <HAL_ADC_MspInit+0xe2>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8001f82:	2300      	movs	r3, #0
 8001f84:	613b      	str	r3, [r7, #16]
 8001f86:	4b32      	ldr	r3, [pc, #200]	; (8002050 <HAL_ADC_MspInit+0xf0>)
 8001f88:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001f8a:	4a31      	ldr	r2, [pc, #196]	; (8002050 <HAL_ADC_MspInit+0xf0>)
 8001f8c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001f90:	6453      	str	r3, [r2, #68]	; 0x44
 8001f92:	4b2f      	ldr	r3, [pc, #188]	; (8002050 <HAL_ADC_MspInit+0xf0>)
 8001f94:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001f96:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001f9a:	613b      	str	r3, [r7, #16]
 8001f9c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001f9e:	2300      	movs	r3, #0
 8001fa0:	60fb      	str	r3, [r7, #12]
 8001fa2:	4b2b      	ldr	r3, [pc, #172]	; (8002050 <HAL_ADC_MspInit+0xf0>)
 8001fa4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001fa6:	4a2a      	ldr	r2, [pc, #168]	; (8002050 <HAL_ADC_MspInit+0xf0>)
 8001fa8:	f043 0301 	orr.w	r3, r3, #1
 8001fac:	6313      	str	r3, [r2, #48]	; 0x30
 8001fae:	4b28      	ldr	r3, [pc, #160]	; (8002050 <HAL_ADC_MspInit+0xf0>)
 8001fb0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001fb2:	f003 0301 	and.w	r3, r3, #1
 8001fb6:	60fb      	str	r3, [r7, #12]
 8001fb8:	68fb      	ldr	r3, [r7, #12]
    PA3     ------> ADC1_IN3
    PA4     ------> ADC1_IN4
    PA5     ------> ADC1_IN5
    PA6     ------> ADC1_IN6
    */
    GPIO_InitStruct.Pin = CDS0_Pin|CDS1_Pin|CDS2_Pin|CDS3_Pin;
 8001fba:	2378      	movs	r3, #120	; 0x78
 8001fbc:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001fbe:	2303      	movs	r3, #3
 8001fc0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001fc2:	2300      	movs	r3, #0
 8001fc4:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001fc6:	f107 0314 	add.w	r3, r7, #20
 8001fca:	4619      	mov	r1, r3
 8001fcc:	4821      	ldr	r0, [pc, #132]	; (8002054 <HAL_ADC_MspInit+0xf4>)
 8001fce:	f004 fd0f 	bl	80069f0 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA2_Stream0;
 8001fd2:	4b21      	ldr	r3, [pc, #132]	; (8002058 <HAL_ADC_MspInit+0xf8>)
 8001fd4:	4a21      	ldr	r2, [pc, #132]	; (800205c <HAL_ADC_MspInit+0xfc>)
 8001fd6:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Channel = DMA_CHANNEL_0;
 8001fd8:	4b1f      	ldr	r3, [pc, #124]	; (8002058 <HAL_ADC_MspInit+0xf8>)
 8001fda:	2200      	movs	r2, #0
 8001fdc:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8001fde:	4b1e      	ldr	r3, [pc, #120]	; (8002058 <HAL_ADC_MspInit+0xf8>)
 8001fe0:	2200      	movs	r2, #0
 8001fe2:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 8001fe4:	4b1c      	ldr	r3, [pc, #112]	; (8002058 <HAL_ADC_MspInit+0xf8>)
 8001fe6:	2200      	movs	r2, #0
 8001fe8:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 8001fea:	4b1b      	ldr	r3, [pc, #108]	; (8002058 <HAL_ADC_MspInit+0xf8>)
 8001fec:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8001ff0:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8001ff2:	4b19      	ldr	r3, [pc, #100]	; (8002058 <HAL_ADC_MspInit+0xf8>)
 8001ff4:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8001ff8:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 8001ffa:	4b17      	ldr	r3, [pc, #92]	; (8002058 <HAL_ADC_MspInit+0xf8>)
 8001ffc:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8002000:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 8002002:	4b15      	ldr	r3, [pc, #84]	; (8002058 <HAL_ADC_MspInit+0xf8>)
 8002004:	f44f 7280 	mov.w	r2, #256	; 0x100
 8002008:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 800200a:	4b13      	ldr	r3, [pc, #76]	; (8002058 <HAL_ADC_MspInit+0xf8>)
 800200c:	2200      	movs	r2, #0
 800200e:	621a      	str	r2, [r3, #32]
    hdma_adc1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8002010:	4b11      	ldr	r3, [pc, #68]	; (8002058 <HAL_ADC_MspInit+0xf8>)
 8002012:	2200      	movs	r2, #0
 8002014:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8002016:	4810      	ldr	r0, [pc, #64]	; (8002058 <HAL_ADC_MspInit+0xf8>)
 8002018:	f002 fb9c 	bl	8004754 <HAL_DMA_Init>
 800201c:	4603      	mov	r3, r0
 800201e:	2b00      	cmp	r3, #0
 8002020:	d001      	beq.n	8002026 <HAL_ADC_MspInit+0xc6>
    {
      Error_Handler();
 8002022:	f7ff ff53 	bl	8001ecc <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 8002026:	687b      	ldr	r3, [r7, #4]
 8002028:	4a0b      	ldr	r2, [pc, #44]	; (8002058 <HAL_ADC_MspInit+0xf8>)
 800202a:	639a      	str	r2, [r3, #56]	; 0x38
 800202c:	4a0a      	ldr	r2, [pc, #40]	; (8002058 <HAL_ADC_MspInit+0xf8>)
 800202e:	687b      	ldr	r3, [r7, #4]
 8002030:	6393      	str	r3, [r2, #56]	; 0x38

    /* ADC1 interrupt Init */
    HAL_NVIC_SetPriority(ADC_IRQn, 1, 0);
 8002032:	2200      	movs	r2, #0
 8002034:	2101      	movs	r1, #1
 8002036:	2012      	movs	r0, #18
 8002038:	f002 fb55 	bl	80046e6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC_IRQn);
 800203c:	2012      	movs	r0, #18
 800203e:	f002 fb6e 	bl	800471e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 8002042:	bf00      	nop
 8002044:	3728      	adds	r7, #40	; 0x28
 8002046:	46bd      	mov	sp, r7
 8002048:	bd80      	pop	{r7, pc}
 800204a:	bf00      	nop
 800204c:	40012000 	.word	0x40012000
 8002050:	40023800 	.word	0x40023800
 8002054:	40020000 	.word	0x40020000
 8002058:	200009e0 	.word	0x200009e0
 800205c:	40026410 	.word	0x40026410

08002060 <HAL_CAN_MspInit>:
* This function configures the hardware resources used in this example
* @param hcan: CAN handle pointer
* @retval None
*/
void HAL_CAN_MspInit(CAN_HandleTypeDef* hcan)
{
 8002060:	b580      	push	{r7, lr}
 8002062:	b08a      	sub	sp, #40	; 0x28
 8002064:	af00      	add	r7, sp, #0
 8002066:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002068:	f107 0314 	add.w	r3, r7, #20
 800206c:	2200      	movs	r2, #0
 800206e:	601a      	str	r2, [r3, #0]
 8002070:	605a      	str	r2, [r3, #4]
 8002072:	609a      	str	r2, [r3, #8]
 8002074:	60da      	str	r2, [r3, #12]
 8002076:	611a      	str	r2, [r3, #16]
  if(hcan->Instance==CAN1)
 8002078:	687b      	ldr	r3, [r7, #4]
 800207a:	681b      	ldr	r3, [r3, #0]
 800207c:	4a29      	ldr	r2, [pc, #164]	; (8002124 <HAL_CAN_MspInit+0xc4>)
 800207e:	4293      	cmp	r3, r2
 8002080:	d14c      	bne.n	800211c <HAL_CAN_MspInit+0xbc>
  {
  /* USER CODE BEGIN CAN1_MspInit 0 */

  /* USER CODE END CAN1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_CAN1_CLK_ENABLE();
 8002082:	2300      	movs	r3, #0
 8002084:	613b      	str	r3, [r7, #16]
 8002086:	4b28      	ldr	r3, [pc, #160]	; (8002128 <HAL_CAN_MspInit+0xc8>)
 8002088:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800208a:	4a27      	ldr	r2, [pc, #156]	; (8002128 <HAL_CAN_MspInit+0xc8>)
 800208c:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8002090:	6413      	str	r3, [r2, #64]	; 0x40
 8002092:	4b25      	ldr	r3, [pc, #148]	; (8002128 <HAL_CAN_MspInit+0xc8>)
 8002094:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002096:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800209a:	613b      	str	r3, [r7, #16]
 800209c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800209e:	2300      	movs	r3, #0
 80020a0:	60fb      	str	r3, [r7, #12]
 80020a2:	4b21      	ldr	r3, [pc, #132]	; (8002128 <HAL_CAN_MspInit+0xc8>)
 80020a4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80020a6:	4a20      	ldr	r2, [pc, #128]	; (8002128 <HAL_CAN_MspInit+0xc8>)
 80020a8:	f043 0302 	orr.w	r3, r3, #2
 80020ac:	6313      	str	r3, [r2, #48]	; 0x30
 80020ae:	4b1e      	ldr	r3, [pc, #120]	; (8002128 <HAL_CAN_MspInit+0xc8>)
 80020b0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80020b2:	f003 0302 	and.w	r3, r3, #2
 80020b6:	60fb      	str	r3, [r7, #12]
 80020b8:	68fb      	ldr	r3, [r7, #12]
    /**CAN1 GPIO Configuration
    PB8     ------> CAN1_RX
    PB9     ------> CAN1_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 80020ba:	f44f 7340 	mov.w	r3, #768	; 0x300
 80020be:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80020c0:	2302      	movs	r3, #2
 80020c2:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80020c4:	2300      	movs	r3, #0
 80020c6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80020c8:	2303      	movs	r3, #3
 80020ca:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF9_CAN1;
 80020cc:	2309      	movs	r3, #9
 80020ce:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80020d0:	f107 0314 	add.w	r3, r7, #20
 80020d4:	4619      	mov	r1, r3
 80020d6:	4815      	ldr	r0, [pc, #84]	; (800212c <HAL_CAN_MspInit+0xcc>)
 80020d8:	f004 fc8a 	bl	80069f0 <HAL_GPIO_Init>

    /* CAN1 interrupt Init */
    HAL_NVIC_SetPriority(CAN1_TX_IRQn, 1, 0);
 80020dc:	2200      	movs	r2, #0
 80020de:	2101      	movs	r1, #1
 80020e0:	2013      	movs	r0, #19
 80020e2:	f002 fb00 	bl	80046e6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN1_TX_IRQn);
 80020e6:	2013      	movs	r0, #19
 80020e8:	f002 fb19 	bl	800471e <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(CAN1_RX0_IRQn, 1, 0);
 80020ec:	2200      	movs	r2, #0
 80020ee:	2101      	movs	r1, #1
 80020f0:	2014      	movs	r0, #20
 80020f2:	f002 faf8 	bl	80046e6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN1_RX0_IRQn);
 80020f6:	2014      	movs	r0, #20
 80020f8:	f002 fb11 	bl	800471e <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(CAN1_RX1_IRQn, 1, 0);
 80020fc:	2200      	movs	r2, #0
 80020fe:	2101      	movs	r1, #1
 8002100:	2015      	movs	r0, #21
 8002102:	f002 faf0 	bl	80046e6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN1_RX1_IRQn);
 8002106:	2015      	movs	r0, #21
 8002108:	f002 fb09 	bl	800471e <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(CAN1_SCE_IRQn, 1, 0);
 800210c:	2200      	movs	r2, #0
 800210e:	2101      	movs	r1, #1
 8002110:	2016      	movs	r0, #22
 8002112:	f002 fae8 	bl	80046e6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN1_SCE_IRQn);
 8002116:	2016      	movs	r0, #22
 8002118:	f002 fb01 	bl	800471e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN CAN1_MspInit 1 */

  /* USER CODE END CAN1_MspInit 1 */
  }

}
 800211c:	bf00      	nop
 800211e:	3728      	adds	r7, #40	; 0x28
 8002120:	46bd      	mov	sp, r7
 8002122:	bd80      	pop	{r7, pc}
 8002124:	40006400 	.word	0x40006400
 8002128:	40023800 	.word	0x40023800
 800212c:	40020400 	.word	0x40020400

08002130 <HAL_SD_MspInit>:
* This function configures the hardware resources used in this example
* @param hsd: SD handle pointer
* @retval None
*/
void HAL_SD_MspInit(SD_HandleTypeDef* hsd)
{
 8002130:	b580      	push	{r7, lr}
 8002132:	b08a      	sub	sp, #40	; 0x28
 8002134:	af00      	add	r7, sp, #0
 8002136:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002138:	f107 0314 	add.w	r3, r7, #20
 800213c:	2200      	movs	r2, #0
 800213e:	601a      	str	r2, [r3, #0]
 8002140:	605a      	str	r2, [r3, #4]
 8002142:	609a      	str	r2, [r3, #8]
 8002144:	60da      	str	r2, [r3, #12]
 8002146:	611a      	str	r2, [r3, #16]
  if(hsd->Instance==SDIO)
 8002148:	687b      	ldr	r3, [r7, #4]
 800214a:	681b      	ldr	r3, [r3, #0]
 800214c:	4a70      	ldr	r2, [pc, #448]	; (8002310 <HAL_SD_MspInit+0x1e0>)
 800214e:	4293      	cmp	r3, r2
 8002150:	f040 80da 	bne.w	8002308 <HAL_SD_MspInit+0x1d8>
  {
  /* USER CODE BEGIN SDIO_MspInit 0 */

  /* USER CODE END SDIO_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SDIO_CLK_ENABLE();
 8002154:	2300      	movs	r3, #0
 8002156:	613b      	str	r3, [r7, #16]
 8002158:	4b6e      	ldr	r3, [pc, #440]	; (8002314 <HAL_SD_MspInit+0x1e4>)
 800215a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800215c:	4a6d      	ldr	r2, [pc, #436]	; (8002314 <HAL_SD_MspInit+0x1e4>)
 800215e:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8002162:	6453      	str	r3, [r2, #68]	; 0x44
 8002164:	4b6b      	ldr	r3, [pc, #428]	; (8002314 <HAL_SD_MspInit+0x1e4>)
 8002166:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002168:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800216c:	613b      	str	r3, [r7, #16]
 800216e:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8002170:	2300      	movs	r3, #0
 8002172:	60fb      	str	r3, [r7, #12]
 8002174:	4b67      	ldr	r3, [pc, #412]	; (8002314 <HAL_SD_MspInit+0x1e4>)
 8002176:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002178:	4a66      	ldr	r2, [pc, #408]	; (8002314 <HAL_SD_MspInit+0x1e4>)
 800217a:	f043 0304 	orr.w	r3, r3, #4
 800217e:	6313      	str	r3, [r2, #48]	; 0x30
 8002180:	4b64      	ldr	r3, [pc, #400]	; (8002314 <HAL_SD_MspInit+0x1e4>)
 8002182:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002184:	f003 0304 	and.w	r3, r3, #4
 8002188:	60fb      	str	r3, [r7, #12]
 800218a:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 800218c:	2300      	movs	r3, #0
 800218e:	60bb      	str	r3, [r7, #8]
 8002190:	4b60      	ldr	r3, [pc, #384]	; (8002314 <HAL_SD_MspInit+0x1e4>)
 8002192:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002194:	4a5f      	ldr	r2, [pc, #380]	; (8002314 <HAL_SD_MspInit+0x1e4>)
 8002196:	f043 0308 	orr.w	r3, r3, #8
 800219a:	6313      	str	r3, [r2, #48]	; 0x30
 800219c:	4b5d      	ldr	r3, [pc, #372]	; (8002314 <HAL_SD_MspInit+0x1e4>)
 800219e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80021a0:	f003 0308 	and.w	r3, r3, #8
 80021a4:	60bb      	str	r3, [r7, #8]
 80021a6:	68bb      	ldr	r3, [r7, #8]
    PC10     ------> SDIO_D2
    PC11     ------> SDIO_D3
    PC12     ------> SDIO_CK
    PD2     ------> SDIO_CMD
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_11;
 80021a8:	f44f 6370 	mov.w	r3, #3840	; 0xf00
 80021ac:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80021ae:	2302      	movs	r3, #2
 80021b0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 80021b2:	2301      	movs	r3, #1
 80021b4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80021b6:	2303      	movs	r3, #3
 80021b8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF12_SDIO;
 80021ba:	230c      	movs	r3, #12
 80021bc:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80021be:	f107 0314 	add.w	r3, r7, #20
 80021c2:	4619      	mov	r1, r3
 80021c4:	4854      	ldr	r0, [pc, #336]	; (8002318 <HAL_SD_MspInit+0x1e8>)
 80021c6:	f004 fc13 	bl	80069f0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_12;
 80021ca:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80021ce:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80021d0:	2302      	movs	r3, #2
 80021d2:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80021d4:	2300      	movs	r3, #0
 80021d6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80021d8:	2303      	movs	r3, #3
 80021da:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF12_SDIO;
 80021dc:	230c      	movs	r3, #12
 80021de:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80021e0:	f107 0314 	add.w	r3, r7, #20
 80021e4:	4619      	mov	r1, r3
 80021e6:	484c      	ldr	r0, [pc, #304]	; (8002318 <HAL_SD_MspInit+0x1e8>)
 80021e8:	f004 fc02 	bl	80069f0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_2;
 80021ec:	2304      	movs	r3, #4
 80021ee:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80021f0:	2302      	movs	r3, #2
 80021f2:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 80021f4:	2301      	movs	r3, #1
 80021f6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80021f8:	2303      	movs	r3, #3
 80021fa:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF12_SDIO;
 80021fc:	230c      	movs	r3, #12
 80021fe:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8002200:	f107 0314 	add.w	r3, r7, #20
 8002204:	4619      	mov	r1, r3
 8002206:	4845      	ldr	r0, [pc, #276]	; (800231c <HAL_SD_MspInit+0x1ec>)
 8002208:	f004 fbf2 	bl	80069f0 <HAL_GPIO_Init>

    /* SDIO DMA Init */
    /* SDIO_RX Init */
    hdma_sdio_rx.Instance = DMA2_Stream3;
 800220c:	4b44      	ldr	r3, [pc, #272]	; (8002320 <HAL_SD_MspInit+0x1f0>)
 800220e:	4a45      	ldr	r2, [pc, #276]	; (8002324 <HAL_SD_MspInit+0x1f4>)
 8002210:	601a      	str	r2, [r3, #0]
    hdma_sdio_rx.Init.Channel = DMA_CHANNEL_4;
 8002212:	4b43      	ldr	r3, [pc, #268]	; (8002320 <HAL_SD_MspInit+0x1f0>)
 8002214:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8002218:	605a      	str	r2, [r3, #4]
    hdma_sdio_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800221a:	4b41      	ldr	r3, [pc, #260]	; (8002320 <HAL_SD_MspInit+0x1f0>)
 800221c:	2200      	movs	r2, #0
 800221e:	609a      	str	r2, [r3, #8]
    hdma_sdio_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8002220:	4b3f      	ldr	r3, [pc, #252]	; (8002320 <HAL_SD_MspInit+0x1f0>)
 8002222:	2200      	movs	r2, #0
 8002224:	60da      	str	r2, [r3, #12]
    hdma_sdio_rx.Init.MemInc = DMA_MINC_ENABLE;
 8002226:	4b3e      	ldr	r3, [pc, #248]	; (8002320 <HAL_SD_MspInit+0x1f0>)
 8002228:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800222c:	611a      	str	r2, [r3, #16]
    hdma_sdio_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 800222e:	4b3c      	ldr	r3, [pc, #240]	; (8002320 <HAL_SD_MspInit+0x1f0>)
 8002230:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8002234:	615a      	str	r2, [r3, #20]
    hdma_sdio_rx.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 8002236:	4b3a      	ldr	r3, [pc, #232]	; (8002320 <HAL_SD_MspInit+0x1f0>)
 8002238:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 800223c:	619a      	str	r2, [r3, #24]
    hdma_sdio_rx.Init.Mode = DMA_PFCTRL;
 800223e:	4b38      	ldr	r3, [pc, #224]	; (8002320 <HAL_SD_MspInit+0x1f0>)
 8002240:	2220      	movs	r2, #32
 8002242:	61da      	str	r2, [r3, #28]
    hdma_sdio_rx.Init.Priority = DMA_PRIORITY_LOW;
 8002244:	4b36      	ldr	r3, [pc, #216]	; (8002320 <HAL_SD_MspInit+0x1f0>)
 8002246:	2200      	movs	r2, #0
 8002248:	621a      	str	r2, [r3, #32]
    hdma_sdio_rx.Init.FIFOMode = DMA_FIFOMODE_ENABLE;
 800224a:	4b35      	ldr	r3, [pc, #212]	; (8002320 <HAL_SD_MspInit+0x1f0>)
 800224c:	2204      	movs	r2, #4
 800224e:	625a      	str	r2, [r3, #36]	; 0x24
    hdma_sdio_rx.Init.FIFOThreshold = DMA_FIFO_THRESHOLD_FULL;
 8002250:	4b33      	ldr	r3, [pc, #204]	; (8002320 <HAL_SD_MspInit+0x1f0>)
 8002252:	2203      	movs	r2, #3
 8002254:	629a      	str	r2, [r3, #40]	; 0x28
    hdma_sdio_rx.Init.MemBurst = DMA_MBURST_INC4;
 8002256:	4b32      	ldr	r3, [pc, #200]	; (8002320 <HAL_SD_MspInit+0x1f0>)
 8002258:	f44f 0200 	mov.w	r2, #8388608	; 0x800000
 800225c:	62da      	str	r2, [r3, #44]	; 0x2c
    hdma_sdio_rx.Init.PeriphBurst = DMA_PBURST_INC4;
 800225e:	4b30      	ldr	r3, [pc, #192]	; (8002320 <HAL_SD_MspInit+0x1f0>)
 8002260:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
 8002264:	631a      	str	r2, [r3, #48]	; 0x30
    if (HAL_DMA_Init(&hdma_sdio_rx) != HAL_OK)
 8002266:	482e      	ldr	r0, [pc, #184]	; (8002320 <HAL_SD_MspInit+0x1f0>)
 8002268:	f002 fa74 	bl	8004754 <HAL_DMA_Init>
 800226c:	4603      	mov	r3, r0
 800226e:	2b00      	cmp	r3, #0
 8002270:	d001      	beq.n	8002276 <HAL_SD_MspInit+0x146>
    {
      Error_Handler();
 8002272:	f7ff fe2b 	bl	8001ecc <Error_Handler>
    }

    __HAL_LINKDMA(hsd,hdmarx,hdma_sdio_rx);
 8002276:	687b      	ldr	r3, [r7, #4]
 8002278:	4a29      	ldr	r2, [pc, #164]	; (8002320 <HAL_SD_MspInit+0x1f0>)
 800227a:	641a      	str	r2, [r3, #64]	; 0x40
 800227c:	4a28      	ldr	r2, [pc, #160]	; (8002320 <HAL_SD_MspInit+0x1f0>)
 800227e:	687b      	ldr	r3, [r7, #4]
 8002280:	6393      	str	r3, [r2, #56]	; 0x38

    /* SDIO_TX Init */
    hdma_sdio_tx.Instance = DMA2_Stream6;
 8002282:	4b29      	ldr	r3, [pc, #164]	; (8002328 <HAL_SD_MspInit+0x1f8>)
 8002284:	4a29      	ldr	r2, [pc, #164]	; (800232c <HAL_SD_MspInit+0x1fc>)
 8002286:	601a      	str	r2, [r3, #0]
    hdma_sdio_tx.Init.Channel = DMA_CHANNEL_4;
 8002288:	4b27      	ldr	r3, [pc, #156]	; (8002328 <HAL_SD_MspInit+0x1f8>)
 800228a:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 800228e:	605a      	str	r2, [r3, #4]
    hdma_sdio_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8002290:	4b25      	ldr	r3, [pc, #148]	; (8002328 <HAL_SD_MspInit+0x1f8>)
 8002292:	2240      	movs	r2, #64	; 0x40
 8002294:	609a      	str	r2, [r3, #8]
    hdma_sdio_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8002296:	4b24      	ldr	r3, [pc, #144]	; (8002328 <HAL_SD_MspInit+0x1f8>)
 8002298:	2200      	movs	r2, #0
 800229a:	60da      	str	r2, [r3, #12]
    hdma_sdio_tx.Init.MemInc = DMA_MINC_ENABLE;
 800229c:	4b22      	ldr	r3, [pc, #136]	; (8002328 <HAL_SD_MspInit+0x1f8>)
 800229e:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80022a2:	611a      	str	r2, [r3, #16]
    hdma_sdio_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 80022a4:	4b20      	ldr	r3, [pc, #128]	; (8002328 <HAL_SD_MspInit+0x1f8>)
 80022a6:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 80022aa:	615a      	str	r2, [r3, #20]
    hdma_sdio_tx.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 80022ac:	4b1e      	ldr	r3, [pc, #120]	; (8002328 <HAL_SD_MspInit+0x1f8>)
 80022ae:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 80022b2:	619a      	str	r2, [r3, #24]
    hdma_sdio_tx.Init.Mode = DMA_PFCTRL;
 80022b4:	4b1c      	ldr	r3, [pc, #112]	; (8002328 <HAL_SD_MspInit+0x1f8>)
 80022b6:	2220      	movs	r2, #32
 80022b8:	61da      	str	r2, [r3, #28]
    hdma_sdio_tx.Init.Priority = DMA_PRIORITY_LOW;
 80022ba:	4b1b      	ldr	r3, [pc, #108]	; (8002328 <HAL_SD_MspInit+0x1f8>)
 80022bc:	2200      	movs	r2, #0
 80022be:	621a      	str	r2, [r3, #32]
    hdma_sdio_tx.Init.FIFOMode = DMA_FIFOMODE_ENABLE;
 80022c0:	4b19      	ldr	r3, [pc, #100]	; (8002328 <HAL_SD_MspInit+0x1f8>)
 80022c2:	2204      	movs	r2, #4
 80022c4:	625a      	str	r2, [r3, #36]	; 0x24
    hdma_sdio_tx.Init.FIFOThreshold = DMA_FIFO_THRESHOLD_FULL;
 80022c6:	4b18      	ldr	r3, [pc, #96]	; (8002328 <HAL_SD_MspInit+0x1f8>)
 80022c8:	2203      	movs	r2, #3
 80022ca:	629a      	str	r2, [r3, #40]	; 0x28
    hdma_sdio_tx.Init.MemBurst = DMA_MBURST_INC4;
 80022cc:	4b16      	ldr	r3, [pc, #88]	; (8002328 <HAL_SD_MspInit+0x1f8>)
 80022ce:	f44f 0200 	mov.w	r2, #8388608	; 0x800000
 80022d2:	62da      	str	r2, [r3, #44]	; 0x2c
    hdma_sdio_tx.Init.PeriphBurst = DMA_PBURST_INC4;
 80022d4:	4b14      	ldr	r3, [pc, #80]	; (8002328 <HAL_SD_MspInit+0x1f8>)
 80022d6:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
 80022da:	631a      	str	r2, [r3, #48]	; 0x30
    if (HAL_DMA_Init(&hdma_sdio_tx) != HAL_OK)
 80022dc:	4812      	ldr	r0, [pc, #72]	; (8002328 <HAL_SD_MspInit+0x1f8>)
 80022de:	f002 fa39 	bl	8004754 <HAL_DMA_Init>
 80022e2:	4603      	mov	r3, r0
 80022e4:	2b00      	cmp	r3, #0
 80022e6:	d001      	beq.n	80022ec <HAL_SD_MspInit+0x1bc>
    {
      Error_Handler();
 80022e8:	f7ff fdf0 	bl	8001ecc <Error_Handler>
    }

    __HAL_LINKDMA(hsd,hdmatx,hdma_sdio_tx);
 80022ec:	687b      	ldr	r3, [r7, #4]
 80022ee:	4a0e      	ldr	r2, [pc, #56]	; (8002328 <HAL_SD_MspInit+0x1f8>)
 80022f0:	63da      	str	r2, [r3, #60]	; 0x3c
 80022f2:	4a0d      	ldr	r2, [pc, #52]	; (8002328 <HAL_SD_MspInit+0x1f8>)
 80022f4:	687b      	ldr	r3, [r7, #4]
 80022f6:	6393      	str	r3, [r2, #56]	; 0x38

    /* SDIO interrupt Init */
    HAL_NVIC_SetPriority(SDIO_IRQn, 1, 0);
 80022f8:	2200      	movs	r2, #0
 80022fa:	2101      	movs	r1, #1
 80022fc:	2031      	movs	r0, #49	; 0x31
 80022fe:	f002 f9f2 	bl	80046e6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SDIO_IRQn);
 8002302:	2031      	movs	r0, #49	; 0x31
 8002304:	f002 fa0b 	bl	800471e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN SDIO_MspInit 1 */

  /* USER CODE END SDIO_MspInit 1 */
  }

}
 8002308:	bf00      	nop
 800230a:	3728      	adds	r7, #40	; 0x28
 800230c:	46bd      	mov	sp, r7
 800230e:	bd80      	pop	{r7, pc}
 8002310:	40012c00 	.word	0x40012c00
 8002314:	40023800 	.word	0x40023800
 8002318:	40020800 	.word	0x40020800
 800231c:	40020c00 	.word	0x40020c00
 8002320:	20000730 	.word	0x20000730
 8002324:	40026458 	.word	0x40026458
 8002328:	20000c74 	.word	0x20000c74
 800232c:	400264a0 	.word	0x400264a0

08002330 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8002330:	b580      	push	{r7, lr}
 8002332:	b08a      	sub	sp, #40	; 0x28
 8002334:	af00      	add	r7, sp, #0
 8002336:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002338:	f107 0314 	add.w	r3, r7, #20
 800233c:	2200      	movs	r2, #0
 800233e:	601a      	str	r2, [r3, #0]
 8002340:	605a      	str	r2, [r3, #4]
 8002342:	609a      	str	r2, [r3, #8]
 8002344:	60da      	str	r2, [r3, #12]
 8002346:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI2)
 8002348:	687b      	ldr	r3, [r7, #4]
 800234a:	681b      	ldr	r3, [r3, #0]
 800234c:	4a5a      	ldr	r2, [pc, #360]	; (80024b8 <HAL_SPI_MspInit+0x188>)
 800234e:	4293      	cmp	r3, r2
 8002350:	f040 80ad 	bne.w	80024ae <HAL_SPI_MspInit+0x17e>
  {
  /* USER CODE BEGIN SPI2_MspInit 0 */

  /* USER CODE END SPI2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 8002354:	2300      	movs	r3, #0
 8002356:	613b      	str	r3, [r7, #16]
 8002358:	4b58      	ldr	r3, [pc, #352]	; (80024bc <HAL_SPI_MspInit+0x18c>)
 800235a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800235c:	4a57      	ldr	r2, [pc, #348]	; (80024bc <HAL_SPI_MspInit+0x18c>)
 800235e:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002362:	6413      	str	r3, [r2, #64]	; 0x40
 8002364:	4b55      	ldr	r3, [pc, #340]	; (80024bc <HAL_SPI_MspInit+0x18c>)
 8002366:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002368:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800236c:	613b      	str	r3, [r7, #16]
 800236e:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8002370:	2300      	movs	r3, #0
 8002372:	60fb      	str	r3, [r7, #12]
 8002374:	4b51      	ldr	r3, [pc, #324]	; (80024bc <HAL_SPI_MspInit+0x18c>)
 8002376:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002378:	4a50      	ldr	r2, [pc, #320]	; (80024bc <HAL_SPI_MspInit+0x18c>)
 800237a:	f043 0304 	orr.w	r3, r3, #4
 800237e:	6313      	str	r3, [r2, #48]	; 0x30
 8002380:	4b4e      	ldr	r3, [pc, #312]	; (80024bc <HAL_SPI_MspInit+0x18c>)
 8002382:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002384:	f003 0304 	and.w	r3, r3, #4
 8002388:	60fb      	str	r3, [r7, #12]
 800238a:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800238c:	2300      	movs	r3, #0
 800238e:	60bb      	str	r3, [r7, #8]
 8002390:	4b4a      	ldr	r3, [pc, #296]	; (80024bc <HAL_SPI_MspInit+0x18c>)
 8002392:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002394:	4a49      	ldr	r2, [pc, #292]	; (80024bc <HAL_SPI_MspInit+0x18c>)
 8002396:	f043 0302 	orr.w	r3, r3, #2
 800239a:	6313      	str	r3, [r2, #48]	; 0x30
 800239c:	4b47      	ldr	r3, [pc, #284]	; (80024bc <HAL_SPI_MspInit+0x18c>)
 800239e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80023a0:	f003 0302 	and.w	r3, r3, #2
 80023a4:	60bb      	str	r3, [r7, #8]
 80023a6:	68bb      	ldr	r3, [r7, #8]
    /**SPI2 GPIO Configuration
    PC2     ------> SPI2_MISO
    PC3     ------> SPI2_MOSI
    PB10     ------> SPI2_SCK
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 80023a8:	230c      	movs	r3, #12
 80023aa:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80023ac:	2302      	movs	r3, #2
 80023ae:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80023b0:	2300      	movs	r3, #0
 80023b2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80023b4:	2303      	movs	r3, #3
 80023b6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 80023b8:	2305      	movs	r3, #5
 80023ba:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80023bc:	f107 0314 	add.w	r3, r7, #20
 80023c0:	4619      	mov	r1, r3
 80023c2:	483f      	ldr	r0, [pc, #252]	; (80024c0 <HAL_SPI_MspInit+0x190>)
 80023c4:	f004 fb14 	bl	80069f0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 80023c8:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80023cc:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80023ce:	2302      	movs	r3, #2
 80023d0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80023d2:	2300      	movs	r3, #0
 80023d4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80023d6:	2303      	movs	r3, #3
 80023d8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 80023da:	2305      	movs	r3, #5
 80023dc:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80023de:	f107 0314 	add.w	r3, r7, #20
 80023e2:	4619      	mov	r1, r3
 80023e4:	4837      	ldr	r0, [pc, #220]	; (80024c4 <HAL_SPI_MspInit+0x194>)
 80023e6:	f004 fb03 	bl	80069f0 <HAL_GPIO_Init>

    /* SPI2 DMA Init */
    /* SPI2_RX Init */
    hdma_spi2_rx.Instance = DMA1_Stream3;
 80023ea:	4b37      	ldr	r3, [pc, #220]	; (80024c8 <HAL_SPI_MspInit+0x198>)
 80023ec:	4a37      	ldr	r2, [pc, #220]	; (80024cc <HAL_SPI_MspInit+0x19c>)
 80023ee:	601a      	str	r2, [r3, #0]
    hdma_spi2_rx.Init.Channel = DMA_CHANNEL_0;
 80023f0:	4b35      	ldr	r3, [pc, #212]	; (80024c8 <HAL_SPI_MspInit+0x198>)
 80023f2:	2200      	movs	r2, #0
 80023f4:	605a      	str	r2, [r3, #4]
    hdma_spi2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80023f6:	4b34      	ldr	r3, [pc, #208]	; (80024c8 <HAL_SPI_MspInit+0x198>)
 80023f8:	2200      	movs	r2, #0
 80023fa:	609a      	str	r2, [r3, #8]
    hdma_spi2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 80023fc:	4b32      	ldr	r3, [pc, #200]	; (80024c8 <HAL_SPI_MspInit+0x198>)
 80023fe:	2200      	movs	r2, #0
 8002400:	60da      	str	r2, [r3, #12]
    hdma_spi2_rx.Init.MemInc = DMA_MINC_ENABLE;
 8002402:	4b31      	ldr	r3, [pc, #196]	; (80024c8 <HAL_SPI_MspInit+0x198>)
 8002404:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8002408:	611a      	str	r2, [r3, #16]
    hdma_spi2_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 800240a:	4b2f      	ldr	r3, [pc, #188]	; (80024c8 <HAL_SPI_MspInit+0x198>)
 800240c:	2200      	movs	r2, #0
 800240e:	615a      	str	r2, [r3, #20]
    hdma_spi2_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8002410:	4b2d      	ldr	r3, [pc, #180]	; (80024c8 <HAL_SPI_MspInit+0x198>)
 8002412:	2200      	movs	r2, #0
 8002414:	619a      	str	r2, [r3, #24]
    hdma_spi2_rx.Init.Mode = DMA_NORMAL;
 8002416:	4b2c      	ldr	r3, [pc, #176]	; (80024c8 <HAL_SPI_MspInit+0x198>)
 8002418:	2200      	movs	r2, #0
 800241a:	61da      	str	r2, [r3, #28]
    hdma_spi2_rx.Init.Priority = DMA_PRIORITY_LOW;
 800241c:	4b2a      	ldr	r3, [pc, #168]	; (80024c8 <HAL_SPI_MspInit+0x198>)
 800241e:	2200      	movs	r2, #0
 8002420:	621a      	str	r2, [r3, #32]
    hdma_spi2_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8002422:	4b29      	ldr	r3, [pc, #164]	; (80024c8 <HAL_SPI_MspInit+0x198>)
 8002424:	2200      	movs	r2, #0
 8002426:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_spi2_rx) != HAL_OK)
 8002428:	4827      	ldr	r0, [pc, #156]	; (80024c8 <HAL_SPI_MspInit+0x198>)
 800242a:	f002 f993 	bl	8004754 <HAL_DMA_Init>
 800242e:	4603      	mov	r3, r0
 8002430:	2b00      	cmp	r3, #0
 8002432:	d001      	beq.n	8002438 <HAL_SPI_MspInit+0x108>
    {
      Error_Handler();
 8002434:	f7ff fd4a 	bl	8001ecc <Error_Handler>
    }

    __HAL_LINKDMA(hspi,hdmarx,hdma_spi2_rx);
 8002438:	687b      	ldr	r3, [r7, #4]
 800243a:	4a23      	ldr	r2, [pc, #140]	; (80024c8 <HAL_SPI_MspInit+0x198>)
 800243c:	64da      	str	r2, [r3, #76]	; 0x4c
 800243e:	4a22      	ldr	r2, [pc, #136]	; (80024c8 <HAL_SPI_MspInit+0x198>)
 8002440:	687b      	ldr	r3, [r7, #4]
 8002442:	6393      	str	r3, [r2, #56]	; 0x38

    /* SPI2_TX Init */
    hdma_spi2_tx.Instance = DMA1_Stream4;
 8002444:	4b22      	ldr	r3, [pc, #136]	; (80024d0 <HAL_SPI_MspInit+0x1a0>)
 8002446:	4a23      	ldr	r2, [pc, #140]	; (80024d4 <HAL_SPI_MspInit+0x1a4>)
 8002448:	601a      	str	r2, [r3, #0]
    hdma_spi2_tx.Init.Channel = DMA_CHANNEL_0;
 800244a:	4b21      	ldr	r3, [pc, #132]	; (80024d0 <HAL_SPI_MspInit+0x1a0>)
 800244c:	2200      	movs	r2, #0
 800244e:	605a      	str	r2, [r3, #4]
    hdma_spi2_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8002450:	4b1f      	ldr	r3, [pc, #124]	; (80024d0 <HAL_SPI_MspInit+0x1a0>)
 8002452:	2240      	movs	r2, #64	; 0x40
 8002454:	609a      	str	r2, [r3, #8]
    hdma_spi2_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8002456:	4b1e      	ldr	r3, [pc, #120]	; (80024d0 <HAL_SPI_MspInit+0x1a0>)
 8002458:	2200      	movs	r2, #0
 800245a:	60da      	str	r2, [r3, #12]
    hdma_spi2_tx.Init.MemInc = DMA_MINC_ENABLE;
 800245c:	4b1c      	ldr	r3, [pc, #112]	; (80024d0 <HAL_SPI_MspInit+0x1a0>)
 800245e:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8002462:	611a      	str	r2, [r3, #16]
    hdma_spi2_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8002464:	4b1a      	ldr	r3, [pc, #104]	; (80024d0 <HAL_SPI_MspInit+0x1a0>)
 8002466:	2200      	movs	r2, #0
 8002468:	615a      	str	r2, [r3, #20]
    hdma_spi2_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800246a:	4b19      	ldr	r3, [pc, #100]	; (80024d0 <HAL_SPI_MspInit+0x1a0>)
 800246c:	2200      	movs	r2, #0
 800246e:	619a      	str	r2, [r3, #24]
    hdma_spi2_tx.Init.Mode = DMA_NORMAL;
 8002470:	4b17      	ldr	r3, [pc, #92]	; (80024d0 <HAL_SPI_MspInit+0x1a0>)
 8002472:	2200      	movs	r2, #0
 8002474:	61da      	str	r2, [r3, #28]
    hdma_spi2_tx.Init.Priority = DMA_PRIORITY_LOW;
 8002476:	4b16      	ldr	r3, [pc, #88]	; (80024d0 <HAL_SPI_MspInit+0x1a0>)
 8002478:	2200      	movs	r2, #0
 800247a:	621a      	str	r2, [r3, #32]
    hdma_spi2_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 800247c:	4b14      	ldr	r3, [pc, #80]	; (80024d0 <HAL_SPI_MspInit+0x1a0>)
 800247e:	2200      	movs	r2, #0
 8002480:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_spi2_tx) != HAL_OK)
 8002482:	4813      	ldr	r0, [pc, #76]	; (80024d0 <HAL_SPI_MspInit+0x1a0>)
 8002484:	f002 f966 	bl	8004754 <HAL_DMA_Init>
 8002488:	4603      	mov	r3, r0
 800248a:	2b00      	cmp	r3, #0
 800248c:	d001      	beq.n	8002492 <HAL_SPI_MspInit+0x162>
    {
      Error_Handler();
 800248e:	f7ff fd1d 	bl	8001ecc <Error_Handler>
    }

    __HAL_LINKDMA(hspi,hdmatx,hdma_spi2_tx);
 8002492:	687b      	ldr	r3, [r7, #4]
 8002494:	4a0e      	ldr	r2, [pc, #56]	; (80024d0 <HAL_SPI_MspInit+0x1a0>)
 8002496:	649a      	str	r2, [r3, #72]	; 0x48
 8002498:	4a0d      	ldr	r2, [pc, #52]	; (80024d0 <HAL_SPI_MspInit+0x1a0>)
 800249a:	687b      	ldr	r3, [r7, #4]
 800249c:	6393      	str	r3, [r2, #56]	; 0x38

    /* SPI2 interrupt Init */
    HAL_NVIC_SetPriority(SPI2_IRQn, 1, 0);
 800249e:	2200      	movs	r2, #0
 80024a0:	2101      	movs	r1, #1
 80024a2:	2024      	movs	r0, #36	; 0x24
 80024a4:	f002 f91f 	bl	80046e6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SPI2_IRQn);
 80024a8:	2024      	movs	r0, #36	; 0x24
 80024aa:	f002 f938 	bl	800471e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN SPI2_MspInit 1 */

  /* USER CODE END SPI2_MspInit 1 */
  }

}
 80024ae:	bf00      	nop
 80024b0:	3728      	adds	r7, #40	; 0x28
 80024b2:	46bd      	mov	sp, r7
 80024b4:	bd80      	pop	{r7, pc}
 80024b6:	bf00      	nop
 80024b8:	40003800 	.word	0x40003800
 80024bc:	40023800 	.word	0x40023800
 80024c0:	40020800 	.word	0x40020800
 80024c4:	40020400 	.word	0x40020400
 80024c8:	200008d0 	.word	0x200008d0
 80024cc:	40026058 	.word	0x40026058
 80024d0:	200010a4 	.word	0x200010a4
 80024d4:	40026070 	.word	0x40026070

080024d8 <HAL_TIM_Encoder_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_encoder: TIM_Encoder handle pointer
* @retval None
*/
void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* htim_encoder)
{
 80024d8:	b580      	push	{r7, lr}
 80024da:	b08a      	sub	sp, #40	; 0x28
 80024dc:	af00      	add	r7, sp, #0
 80024de:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80024e0:	f107 0314 	add.w	r3, r7, #20
 80024e4:	2200      	movs	r2, #0
 80024e6:	601a      	str	r2, [r3, #0]
 80024e8:	605a      	str	r2, [r3, #4]
 80024ea:	609a      	str	r2, [r3, #8]
 80024ec:	60da      	str	r2, [r3, #12]
 80024ee:	611a      	str	r2, [r3, #16]
  if(htim_encoder->Instance==TIM8)
 80024f0:	687b      	ldr	r3, [r7, #4]
 80024f2:	681b      	ldr	r3, [r3, #0]
 80024f4:	4a19      	ldr	r2, [pc, #100]	; (800255c <HAL_TIM_Encoder_MspInit+0x84>)
 80024f6:	4293      	cmp	r3, r2
 80024f8:	d12b      	bne.n	8002552 <HAL_TIM_Encoder_MspInit+0x7a>
  {
  /* USER CODE BEGIN TIM8_MspInit 0 */

  /* USER CODE END TIM8_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM8_CLK_ENABLE();
 80024fa:	2300      	movs	r3, #0
 80024fc:	613b      	str	r3, [r7, #16]
 80024fe:	4b18      	ldr	r3, [pc, #96]	; (8002560 <HAL_TIM_Encoder_MspInit+0x88>)
 8002500:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002502:	4a17      	ldr	r2, [pc, #92]	; (8002560 <HAL_TIM_Encoder_MspInit+0x88>)
 8002504:	f043 0302 	orr.w	r3, r3, #2
 8002508:	6453      	str	r3, [r2, #68]	; 0x44
 800250a:	4b15      	ldr	r3, [pc, #84]	; (8002560 <HAL_TIM_Encoder_MspInit+0x88>)
 800250c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800250e:	f003 0302 	and.w	r3, r3, #2
 8002512:	613b      	str	r3, [r7, #16]
 8002514:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8002516:	2300      	movs	r3, #0
 8002518:	60fb      	str	r3, [r7, #12]
 800251a:	4b11      	ldr	r3, [pc, #68]	; (8002560 <HAL_TIM_Encoder_MspInit+0x88>)
 800251c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800251e:	4a10      	ldr	r2, [pc, #64]	; (8002560 <HAL_TIM_Encoder_MspInit+0x88>)
 8002520:	f043 0304 	orr.w	r3, r3, #4
 8002524:	6313      	str	r3, [r2, #48]	; 0x30
 8002526:	4b0e      	ldr	r3, [pc, #56]	; (8002560 <HAL_TIM_Encoder_MspInit+0x88>)
 8002528:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800252a:	f003 0304 	and.w	r3, r3, #4
 800252e:	60fb      	str	r3, [r7, #12]
 8002530:	68fb      	ldr	r3, [r7, #12]
    /**TIM8 GPIO Configuration
    PC6     ------> TIM8_CH1
    PC7     ------> TIM8_CH2
    */
    GPIO_InitStruct.Pin = ENCODER_A_Pin|ENCODER_B_Pin;
 8002532:	23c0      	movs	r3, #192	; 0xc0
 8002534:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002536:	2302      	movs	r3, #2
 8002538:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800253a:	2300      	movs	r3, #0
 800253c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800253e:	2300      	movs	r3, #0
 8002540:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF3_TIM8;
 8002542:	2303      	movs	r3, #3
 8002544:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002546:	f107 0314 	add.w	r3, r7, #20
 800254a:	4619      	mov	r1, r3
 800254c:	4805      	ldr	r0, [pc, #20]	; (8002564 <HAL_TIM_Encoder_MspInit+0x8c>)
 800254e:	f004 fa4f 	bl	80069f0 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM8_MspInit 1 */

  /* USER CODE END TIM8_MspInit 1 */
  }

}
 8002552:	bf00      	nop
 8002554:	3728      	adds	r7, #40	; 0x28
 8002556:	46bd      	mov	sp, r7
 8002558:	bd80      	pop	{r7, pc}
 800255a:	bf00      	nop
 800255c:	40010400 	.word	0x40010400
 8002560:	40023800 	.word	0x40023800
 8002564:	40020800 	.word	0x40020800

08002568 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8002568:	b580      	push	{r7, lr}
 800256a:	b08c      	sub	sp, #48	; 0x30
 800256c:	af00      	add	r7, sp, #0
 800256e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002570:	f107 031c 	add.w	r3, r7, #28
 8002574:	2200      	movs	r2, #0
 8002576:	601a      	str	r2, [r3, #0]
 8002578:	605a      	str	r2, [r3, #4]
 800257a:	609a      	str	r2, [r3, #8]
 800257c:	60da      	str	r2, [r3, #12]
 800257e:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 8002580:	687b      	ldr	r3, [r7, #4]
 8002582:	681b      	ldr	r3, [r3, #0]
 8002584:	4a65      	ldr	r2, [pc, #404]	; (800271c <HAL_UART_MspInit+0x1b4>)
 8002586:	4293      	cmp	r3, r2
 8002588:	f040 8091 	bne.w	80026ae <HAL_UART_MspInit+0x146>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 800258c:	2300      	movs	r3, #0
 800258e:	61bb      	str	r3, [r7, #24]
 8002590:	4b63      	ldr	r3, [pc, #396]	; (8002720 <HAL_UART_MspInit+0x1b8>)
 8002592:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002594:	4a62      	ldr	r2, [pc, #392]	; (8002720 <HAL_UART_MspInit+0x1b8>)
 8002596:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800259a:	6413      	str	r3, [r2, #64]	; 0x40
 800259c:	4b60      	ldr	r3, [pc, #384]	; (8002720 <HAL_UART_MspInit+0x1b8>)
 800259e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80025a0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80025a4:	61bb      	str	r3, [r7, #24]
 80025a6:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 80025a8:	2300      	movs	r3, #0
 80025aa:	617b      	str	r3, [r7, #20]
 80025ac:	4b5c      	ldr	r3, [pc, #368]	; (8002720 <HAL_UART_MspInit+0x1b8>)
 80025ae:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80025b0:	4a5b      	ldr	r2, [pc, #364]	; (8002720 <HAL_UART_MspInit+0x1b8>)
 80025b2:	f043 0308 	orr.w	r3, r3, #8
 80025b6:	6313      	str	r3, [r2, #48]	; 0x30
 80025b8:	4b59      	ldr	r3, [pc, #356]	; (8002720 <HAL_UART_MspInit+0x1b8>)
 80025ba:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80025bc:	f003 0308 	and.w	r3, r3, #8
 80025c0:	617b      	str	r3, [r7, #20]
 80025c2:	697b      	ldr	r3, [r7, #20]
    /**USART2 GPIO Configuration
    PD5     ------> USART2_TX
    PD6     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6;
 80025c4:	2360      	movs	r3, #96	; 0x60
 80025c6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80025c8:	2302      	movs	r3, #2
 80025ca:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80025cc:	2300      	movs	r3, #0
 80025ce:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80025d0:	2303      	movs	r3, #3
 80025d2:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 80025d4:	2307      	movs	r3, #7
 80025d6:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80025d8:	f107 031c 	add.w	r3, r7, #28
 80025dc:	4619      	mov	r1, r3
 80025de:	4851      	ldr	r0, [pc, #324]	; (8002724 <HAL_UART_MspInit+0x1bc>)
 80025e0:	f004 fa06 	bl	80069f0 <HAL_GPIO_Init>

    /* USART2 DMA Init */
    /* USART2_RX Init */
    hdma_usart2_rx.Instance = DMA1_Stream5;
 80025e4:	4b50      	ldr	r3, [pc, #320]	; (8002728 <HAL_UART_MspInit+0x1c0>)
 80025e6:	4a51      	ldr	r2, [pc, #324]	; (800272c <HAL_UART_MspInit+0x1c4>)
 80025e8:	601a      	str	r2, [r3, #0]
    hdma_usart2_rx.Init.Channel = DMA_CHANNEL_4;
 80025ea:	4b4f      	ldr	r3, [pc, #316]	; (8002728 <HAL_UART_MspInit+0x1c0>)
 80025ec:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 80025f0:	605a      	str	r2, [r3, #4]
    hdma_usart2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80025f2:	4b4d      	ldr	r3, [pc, #308]	; (8002728 <HAL_UART_MspInit+0x1c0>)
 80025f4:	2200      	movs	r2, #0
 80025f6:	609a      	str	r2, [r3, #8]
    hdma_usart2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 80025f8:	4b4b      	ldr	r3, [pc, #300]	; (8002728 <HAL_UART_MspInit+0x1c0>)
 80025fa:	2200      	movs	r2, #0
 80025fc:	60da      	str	r2, [r3, #12]
    hdma_usart2_rx.Init.MemInc = DMA_MINC_ENABLE;
 80025fe:	4b4a      	ldr	r3, [pc, #296]	; (8002728 <HAL_UART_MspInit+0x1c0>)
 8002600:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8002604:	611a      	str	r2, [r3, #16]
    hdma_usart2_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8002606:	4b48      	ldr	r3, [pc, #288]	; (8002728 <HAL_UART_MspInit+0x1c0>)
 8002608:	2200      	movs	r2, #0
 800260a:	615a      	str	r2, [r3, #20]
    hdma_usart2_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800260c:	4b46      	ldr	r3, [pc, #280]	; (8002728 <HAL_UART_MspInit+0x1c0>)
 800260e:	2200      	movs	r2, #0
 8002610:	619a      	str	r2, [r3, #24]
    hdma_usart2_rx.Init.Mode = DMA_NORMAL;
 8002612:	4b45      	ldr	r3, [pc, #276]	; (8002728 <HAL_UART_MspInit+0x1c0>)
 8002614:	2200      	movs	r2, #0
 8002616:	61da      	str	r2, [r3, #28]
    hdma_usart2_rx.Init.Priority = DMA_PRIORITY_LOW;
 8002618:	4b43      	ldr	r3, [pc, #268]	; (8002728 <HAL_UART_MspInit+0x1c0>)
 800261a:	2200      	movs	r2, #0
 800261c:	621a      	str	r2, [r3, #32]
    hdma_usart2_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 800261e:	4b42      	ldr	r3, [pc, #264]	; (8002728 <HAL_UART_MspInit+0x1c0>)
 8002620:	2200      	movs	r2, #0
 8002622:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_usart2_rx) != HAL_OK)
 8002624:	4840      	ldr	r0, [pc, #256]	; (8002728 <HAL_UART_MspInit+0x1c0>)
 8002626:	f002 f895 	bl	8004754 <HAL_DMA_Init>
 800262a:	4603      	mov	r3, r0
 800262c:	2b00      	cmp	r3, #0
 800262e:	d001      	beq.n	8002634 <HAL_UART_MspInit+0xcc>
    {
      Error_Handler();
 8002630:	f7ff fc4c 	bl	8001ecc <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmarx,hdma_usart2_rx);
 8002634:	687b      	ldr	r3, [r7, #4]
 8002636:	4a3c      	ldr	r2, [pc, #240]	; (8002728 <HAL_UART_MspInit+0x1c0>)
 8002638:	635a      	str	r2, [r3, #52]	; 0x34
 800263a:	4a3b      	ldr	r2, [pc, #236]	; (8002728 <HAL_UART_MspInit+0x1c0>)
 800263c:	687b      	ldr	r3, [r7, #4]
 800263e:	6393      	str	r3, [r2, #56]	; 0x38

    /* USART2_TX Init */
    hdma_usart2_tx.Instance = DMA1_Stream6;
 8002640:	4b3b      	ldr	r3, [pc, #236]	; (8002730 <HAL_UART_MspInit+0x1c8>)
 8002642:	4a3c      	ldr	r2, [pc, #240]	; (8002734 <HAL_UART_MspInit+0x1cc>)
 8002644:	601a      	str	r2, [r3, #0]
    hdma_usart2_tx.Init.Channel = DMA_CHANNEL_4;
 8002646:	4b3a      	ldr	r3, [pc, #232]	; (8002730 <HAL_UART_MspInit+0x1c8>)
 8002648:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 800264c:	605a      	str	r2, [r3, #4]
    hdma_usart2_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 800264e:	4b38      	ldr	r3, [pc, #224]	; (8002730 <HAL_UART_MspInit+0x1c8>)
 8002650:	2240      	movs	r2, #64	; 0x40
 8002652:	609a      	str	r2, [r3, #8]
    hdma_usart2_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8002654:	4b36      	ldr	r3, [pc, #216]	; (8002730 <HAL_UART_MspInit+0x1c8>)
 8002656:	2200      	movs	r2, #0
 8002658:	60da      	str	r2, [r3, #12]
    hdma_usart2_tx.Init.MemInc = DMA_MINC_ENABLE;
 800265a:	4b35      	ldr	r3, [pc, #212]	; (8002730 <HAL_UART_MspInit+0x1c8>)
 800265c:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8002660:	611a      	str	r2, [r3, #16]
    hdma_usart2_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8002662:	4b33      	ldr	r3, [pc, #204]	; (8002730 <HAL_UART_MspInit+0x1c8>)
 8002664:	2200      	movs	r2, #0
 8002666:	615a      	str	r2, [r3, #20]
    hdma_usart2_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8002668:	4b31      	ldr	r3, [pc, #196]	; (8002730 <HAL_UART_MspInit+0x1c8>)
 800266a:	2200      	movs	r2, #0
 800266c:	619a      	str	r2, [r3, #24]
    hdma_usart2_tx.Init.Mode = DMA_NORMAL;
 800266e:	4b30      	ldr	r3, [pc, #192]	; (8002730 <HAL_UART_MspInit+0x1c8>)
 8002670:	2200      	movs	r2, #0
 8002672:	61da      	str	r2, [r3, #28]
    hdma_usart2_tx.Init.Priority = DMA_PRIORITY_LOW;
 8002674:	4b2e      	ldr	r3, [pc, #184]	; (8002730 <HAL_UART_MspInit+0x1c8>)
 8002676:	2200      	movs	r2, #0
 8002678:	621a      	str	r2, [r3, #32]
    hdma_usart2_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 800267a:	4b2d      	ldr	r3, [pc, #180]	; (8002730 <HAL_UART_MspInit+0x1c8>)
 800267c:	2200      	movs	r2, #0
 800267e:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_usart2_tx) != HAL_OK)
 8002680:	482b      	ldr	r0, [pc, #172]	; (8002730 <HAL_UART_MspInit+0x1c8>)
 8002682:	f002 f867 	bl	8004754 <HAL_DMA_Init>
 8002686:	4603      	mov	r3, r0
 8002688:	2b00      	cmp	r3, #0
 800268a:	d001      	beq.n	8002690 <HAL_UART_MspInit+0x128>
    {
      Error_Handler();
 800268c:	f7ff fc1e 	bl	8001ecc <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmatx,hdma_usart2_tx);
 8002690:	687b      	ldr	r3, [r7, #4]
 8002692:	4a27      	ldr	r2, [pc, #156]	; (8002730 <HAL_UART_MspInit+0x1c8>)
 8002694:	631a      	str	r2, [r3, #48]	; 0x30
 8002696:	4a26      	ldr	r2, [pc, #152]	; (8002730 <HAL_UART_MspInit+0x1c8>)
 8002698:	687b      	ldr	r3, [r7, #4]
 800269a:	6393      	str	r3, [r2, #56]	; 0x38

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 1, 0);
 800269c:	2200      	movs	r2, #0
 800269e:	2101      	movs	r1, #1
 80026a0:	2026      	movs	r0, #38	; 0x26
 80026a2:	f002 f820 	bl	80046e6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 80026a6:	2026      	movs	r0, #38	; 0x26
 80026a8:	f002 f839 	bl	800471e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }

}
 80026ac:	e031      	b.n	8002712 <HAL_UART_MspInit+0x1aa>
  else if(huart->Instance==USART3)
 80026ae:	687b      	ldr	r3, [r7, #4]
 80026b0:	681b      	ldr	r3, [r3, #0]
 80026b2:	4a21      	ldr	r2, [pc, #132]	; (8002738 <HAL_UART_MspInit+0x1d0>)
 80026b4:	4293      	cmp	r3, r2
 80026b6:	d12c      	bne.n	8002712 <HAL_UART_MspInit+0x1aa>
    __HAL_RCC_USART3_CLK_ENABLE();
 80026b8:	2300      	movs	r3, #0
 80026ba:	613b      	str	r3, [r7, #16]
 80026bc:	4b18      	ldr	r3, [pc, #96]	; (8002720 <HAL_UART_MspInit+0x1b8>)
 80026be:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80026c0:	4a17      	ldr	r2, [pc, #92]	; (8002720 <HAL_UART_MspInit+0x1b8>)
 80026c2:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80026c6:	6413      	str	r3, [r2, #64]	; 0x40
 80026c8:	4b15      	ldr	r3, [pc, #84]	; (8002720 <HAL_UART_MspInit+0x1b8>)
 80026ca:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80026cc:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80026d0:	613b      	str	r3, [r7, #16]
 80026d2:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 80026d4:	2300      	movs	r3, #0
 80026d6:	60fb      	str	r3, [r7, #12]
 80026d8:	4b11      	ldr	r3, [pc, #68]	; (8002720 <HAL_UART_MspInit+0x1b8>)
 80026da:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80026dc:	4a10      	ldr	r2, [pc, #64]	; (8002720 <HAL_UART_MspInit+0x1b8>)
 80026de:	f043 0308 	orr.w	r3, r3, #8
 80026e2:	6313      	str	r3, [r2, #48]	; 0x30
 80026e4:	4b0e      	ldr	r3, [pc, #56]	; (8002720 <HAL_UART_MspInit+0x1b8>)
 80026e6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80026e8:	f003 0308 	and.w	r3, r3, #8
 80026ec:	60fb      	str	r3, [r7, #12]
 80026ee:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = STLK_RX_Pin|STLK_TX_Pin;
 80026f0:	f44f 7340 	mov.w	r3, #768	; 0x300
 80026f4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80026f6:	2302      	movs	r3, #2
 80026f8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80026fa:	2300      	movs	r3, #0
 80026fc:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80026fe:	2303      	movs	r3, #3
 8002700:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8002702:	2307      	movs	r3, #7
 8002704:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8002706:	f107 031c 	add.w	r3, r7, #28
 800270a:	4619      	mov	r1, r3
 800270c:	4805      	ldr	r0, [pc, #20]	; (8002724 <HAL_UART_MspInit+0x1bc>)
 800270e:	f004 f96f 	bl	80069f0 <HAL_GPIO_Init>
}
 8002712:	bf00      	nop
 8002714:	3730      	adds	r7, #48	; 0x30
 8002716:	46bd      	mov	sp, r7
 8002718:	bd80      	pop	{r7, pc}
 800271a:	bf00      	nop
 800271c:	40004400 	.word	0x40004400
 8002720:	40023800 	.word	0x40023800
 8002724:	40020c00 	.word	0x40020c00
 8002728:	20000790 	.word	0x20000790
 800272c:	40026088 	.word	0x40026088
 8002730:	2000097c 	.word	0x2000097c
 8002734:	400260a0 	.word	0x400260a0
 8002738:	40004800 	.word	0x40004800

0800273c <LL_TIM_DisableCounter>:
{
 800273c:	b480      	push	{r7}
 800273e:	b083      	sub	sp, #12
 8002740:	af00      	add	r7, sp, #0
 8002742:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(TIMx->CR1, TIM_CR1_CEN);
 8002744:	687b      	ldr	r3, [r7, #4]
 8002746:	681b      	ldr	r3, [r3, #0]
 8002748:	f023 0201 	bic.w	r2, r3, #1
 800274c:	687b      	ldr	r3, [r7, #4]
 800274e:	601a      	str	r2, [r3, #0]
}
 8002750:	bf00      	nop
 8002752:	370c      	adds	r7, #12
 8002754:	46bd      	mov	sp, r7
 8002756:	bc80      	pop	{r7}
 8002758:	4770      	bx	lr

0800275a <LL_TIM_ClearFlag_UPDATE>:
{
 800275a:	b480      	push	{r7}
 800275c:	b083      	sub	sp, #12
 800275e:	af00      	add	r7, sp, #0
 8002760:	6078      	str	r0, [r7, #4]
  WRITE_REG(TIMx->SR, ~(TIM_SR_UIF));
 8002762:	687b      	ldr	r3, [r7, #4]
 8002764:	f06f 0201 	mvn.w	r2, #1
 8002768:	611a      	str	r2, [r3, #16]
}
 800276a:	bf00      	nop
 800276c:	370c      	adds	r7, #12
 800276e:	46bd      	mov	sp, r7
 8002770:	bc80      	pop	{r7}
 8002772:	4770      	bx	lr

08002774 <NMI_Handler>:
/******************************************************************************/
/**
 * @brief This function handles Non maskable interrupt.
 */
void NMI_Handler(void)
{
 8002774:	b480      	push	{r7}
 8002776:	af00      	add	r7, sp, #0

	/* USER CODE END NonMaskableInt_IRQn 0 */
	/* USER CODE BEGIN NonMaskableInt_IRQn 1 */

	/* USER CODE END NonMaskableInt_IRQn 1 */
}
 8002778:	bf00      	nop
 800277a:	46bd      	mov	sp, r7
 800277c:	bc80      	pop	{r7}
 800277e:	4770      	bx	lr

08002780 <HardFault_Handler>:

/**
 * @brief This function handles Hard fault interrupt.
 */
void HardFault_Handler(void)
{
 8002780:	b480      	push	{r7}
 8002782:	af00      	add	r7, sp, #0
	/* USER CODE BEGIN HardFault_IRQn 0 */

	/* USER CODE END HardFault_IRQn 0 */
	while (1)
 8002784:	e7fe      	b.n	8002784 <HardFault_Handler+0x4>

08002786 <MemManage_Handler>:

/**
 * @brief This function handles Memory management fault.
 */
void MemManage_Handler(void)
{
 8002786:	b480      	push	{r7}
 8002788:	af00      	add	r7, sp, #0
	/* USER CODE BEGIN MemoryManagement_IRQn 0 */

	/* USER CODE END MemoryManagement_IRQn 0 */
	while (1)
 800278a:	e7fe      	b.n	800278a <MemManage_Handler+0x4>

0800278c <BusFault_Handler>:

/**
 * @brief This function handles Pre-fetch fault, memory access fault.
 */
void BusFault_Handler(void)
{
 800278c:	b480      	push	{r7}
 800278e:	af00      	add	r7, sp, #0
	/* USER CODE BEGIN BusFault_IRQn 0 */

	/* USER CODE END BusFault_IRQn 0 */
	while (1)
 8002790:	e7fe      	b.n	8002790 <BusFault_Handler+0x4>

08002792 <UsageFault_Handler>:

/**
 * @brief This function handles Undefined instruction or illegal state.
 */
void UsageFault_Handler(void)
{
 8002792:	b480      	push	{r7}
 8002794:	af00      	add	r7, sp, #0
	/* USER CODE BEGIN UsageFault_IRQn 0 */

	/* USER CODE END UsageFault_IRQn 0 */
	while (1)
 8002796:	e7fe      	b.n	8002796 <UsageFault_Handler+0x4>

08002798 <SVC_Handler>:

/**
 * @brief This function handles System service call via SWI instruction.
 */
void SVC_Handler(void)
{
 8002798:	b480      	push	{r7}
 800279a:	af00      	add	r7, sp, #0

	/* USER CODE END SVCall_IRQn 0 */
	/* USER CODE BEGIN SVCall_IRQn 1 */

	/* USER CODE END SVCall_IRQn 1 */
}
 800279c:	bf00      	nop
 800279e:	46bd      	mov	sp, r7
 80027a0:	bc80      	pop	{r7}
 80027a2:	4770      	bx	lr

080027a4 <DebugMon_Handler>:

/**
 * @brief This function handles Debug monitor.
 */
void DebugMon_Handler(void)
{
 80027a4:	b480      	push	{r7}
 80027a6:	af00      	add	r7, sp, #0

	/* USER CODE END DebugMonitor_IRQn 0 */
	/* USER CODE BEGIN DebugMonitor_IRQn 1 */

	/* USER CODE END DebugMonitor_IRQn 1 */
}
 80027a8:	bf00      	nop
 80027aa:	46bd      	mov	sp, r7
 80027ac:	bc80      	pop	{r7}
 80027ae:	4770      	bx	lr

080027b0 <PendSV_Handler>:

/**
 * @brief This function handles Pendable request for system service.
 */
void PendSV_Handler(void)
{
 80027b0:	b480      	push	{r7}
 80027b2:	af00      	add	r7, sp, #0

	/* USER CODE END PendSV_IRQn 0 */
	/* USER CODE BEGIN PendSV_IRQn 1 */

	/* USER CODE END PendSV_IRQn 1 */
}
 80027b4:	bf00      	nop
 80027b6:	46bd      	mov	sp, r7
 80027b8:	bc80      	pop	{r7}
 80027ba:	4770      	bx	lr

080027bc <SysTick_Handler>:

/**
 * @brief This function handles System tick timer.
 */
void SysTick_Handler(void)
{
 80027bc:	b580      	push	{r7, lr}
 80027be:	af00      	add	r7, sp, #0
	/* USER CODE BEGIN SysTick_IRQn 0 */

	/* USER CODE END SysTick_IRQn 0 */
	HAL_IncTick();
 80027c0:	f000 fa88 	bl	8002cd4 <HAL_IncTick>
	/* USER CODE BEGIN SysTick_IRQn 1 */

	/* USER CODE END SysTick_IRQn 1 */
}
 80027c4:	bf00      	nop
 80027c6:	bd80      	pop	{r7, pc}

080027c8 <DMA1_Stream3_IRQHandler>:

/**
 * @brief This function handles DMA1 stream3 global interrupt.
 */
void DMA1_Stream3_IRQHandler(void)
{
 80027c8:	b580      	push	{r7, lr}
 80027ca:	af00      	add	r7, sp, #0
	/* USER CODE BEGIN DMA1_Stream3_IRQn 0 */

	/* USER CODE END DMA1_Stream3_IRQn 0 */
	HAL_DMA_IRQHandler(&hdma_spi2_rx);
 80027cc:	4802      	ldr	r0, [pc, #8]	; (80027d8 <DMA1_Stream3_IRQHandler+0x10>)
 80027ce:	f002 fa37 	bl	8004c40 <HAL_DMA_IRQHandler>
	/* USER CODE BEGIN DMA1_Stream3_IRQn 1 */

	/* USER CODE END DMA1_Stream3_IRQn 1 */
}
 80027d2:	bf00      	nop
 80027d4:	bd80      	pop	{r7, pc}
 80027d6:	bf00      	nop
 80027d8:	200008d0 	.word	0x200008d0

080027dc <DMA1_Stream4_IRQHandler>:

/**
 * @brief This function handles DMA1 stream4 global interrupt.
 */
void DMA1_Stream4_IRQHandler(void)
{
 80027dc:	b580      	push	{r7, lr}
 80027de:	af00      	add	r7, sp, #0
	/* USER CODE BEGIN DMA1_Stream4_IRQn 0 */

	/* USER CODE END DMA1_Stream4_IRQn 0 */
	HAL_DMA_IRQHandler(&hdma_spi2_tx);
 80027e0:	4802      	ldr	r0, [pc, #8]	; (80027ec <DMA1_Stream4_IRQHandler+0x10>)
 80027e2:	f002 fa2d 	bl	8004c40 <HAL_DMA_IRQHandler>
	/* USER CODE BEGIN DMA1_Stream4_IRQn 1 */

	/* USER CODE END DMA1_Stream4_IRQn 1 */
}
 80027e6:	bf00      	nop
 80027e8:	bd80      	pop	{r7, pc}
 80027ea:	bf00      	nop
 80027ec:	200010a4 	.word	0x200010a4

080027f0 <DMA1_Stream5_IRQHandler>:

/**
 * @brief This function handles DMA1 stream5 global interrupt.
 */
void DMA1_Stream5_IRQHandler(void)
{
 80027f0:	b580      	push	{r7, lr}
 80027f2:	af00      	add	r7, sp, #0
	/* USER CODE BEGIN DMA1_Stream5_IRQn 0 */

	/* USER CODE END DMA1_Stream5_IRQn 0 */
	HAL_DMA_IRQHandler(&hdma_usart2_rx);
 80027f4:	4802      	ldr	r0, [pc, #8]	; (8002800 <DMA1_Stream5_IRQHandler+0x10>)
 80027f6:	f002 fa23 	bl	8004c40 <HAL_DMA_IRQHandler>
	/* USER CODE BEGIN DMA1_Stream5_IRQn 1 */

	/* USER CODE END DMA1_Stream5_IRQn 1 */
}
 80027fa:	bf00      	nop
 80027fc:	bd80      	pop	{r7, pc}
 80027fe:	bf00      	nop
 8002800:	20000790 	.word	0x20000790

08002804 <DMA1_Stream6_IRQHandler>:

/**
 * @brief This function handles DMA1 stream6 global interrupt.
 */
void DMA1_Stream6_IRQHandler(void)
{
 8002804:	b580      	push	{r7, lr}
 8002806:	af00      	add	r7, sp, #0
	/* USER CODE BEGIN DMA1_Stream6_IRQn 0 */

	/* USER CODE END DMA1_Stream6_IRQn 0 */
	HAL_DMA_IRQHandler(&hdma_usart2_tx);
 8002808:	4802      	ldr	r0, [pc, #8]	; (8002814 <DMA1_Stream6_IRQHandler+0x10>)
 800280a:	f002 fa19 	bl	8004c40 <HAL_DMA_IRQHandler>
	/* USER CODE BEGIN DMA1_Stream6_IRQn 1 */

	/* USER CODE END DMA1_Stream6_IRQn 1 */
}
 800280e:	bf00      	nop
 8002810:	bd80      	pop	{r7, pc}
 8002812:	bf00      	nop
 8002814:	2000097c 	.word	0x2000097c

08002818 <ADC_IRQHandler>:

/**
 * @brief This function handles ADC1, ADC2 and ADC3 global interrupts.
 */
void ADC_IRQHandler(void)
{
 8002818:	b580      	push	{r7, lr}
 800281a:	af00      	add	r7, sp, #0
	/* USER CODE BEGIN ADC_IRQn 0 */

	/* USER CODE END ADC_IRQn 0 */
	HAL_ADC_IRQHandler(&hadc1);
 800281c:	4802      	ldr	r0, [pc, #8]	; (8002828 <ADC_IRQHandler+0x10>)
 800281e:	f000 fada 	bl	8002dd6 <HAL_ADC_IRQHandler>
	/* USER CODE BEGIN ADC_IRQn 1 */

	/* USER CODE END ADC_IRQn 1 */
}
 8002822:	bf00      	nop
 8002824:	bd80      	pop	{r7, pc}
 8002826:	bf00      	nop
 8002828:	20000934 	.word	0x20000934

0800282c <CAN1_TX_IRQHandler>:

/**
 * @brief This function handles CAN1 TX interrupts.
 */
void CAN1_TX_IRQHandler(void)
{
 800282c:	b580      	push	{r7, lr}
 800282e:	af00      	add	r7, sp, #0
	/* USER CODE BEGIN CAN1_TX_IRQn 0 */

	/* USER CODE END CAN1_TX_IRQn 0 */
	HAL_CAN_IRQHandler(&hcan1);
 8002830:	4802      	ldr	r0, [pc, #8]	; (800283c <CAN1_TX_IRQHandler+0x10>)
 8002832:	f001 fc63 	bl	80040fc <HAL_CAN_IRQHandler>
	/* USER CODE BEGIN CAN1_TX_IRQn 1 */

	/* USER CODE END CAN1_TX_IRQn 1 */
}
 8002836:	bf00      	nop
 8002838:	bd80      	pop	{r7, pc}
 800283a:	bf00      	nop
 800283c:	20001064 	.word	0x20001064

08002840 <CAN1_RX0_IRQHandler>:

/**
 * @brief This function handles CAN1 RX0 interrupts.
 */
void CAN1_RX0_IRQHandler(void)
{
 8002840:	b580      	push	{r7, lr}
 8002842:	af00      	add	r7, sp, #0
	/* USER CODE BEGIN CAN1_RX0_IRQn 0 */

	/* USER CODE END CAN1_RX0_IRQn 0 */
	HAL_CAN_IRQHandler(&hcan1);
 8002844:	4802      	ldr	r0, [pc, #8]	; (8002850 <CAN1_RX0_IRQHandler+0x10>)
 8002846:	f001 fc59 	bl	80040fc <HAL_CAN_IRQHandler>
	/* USER CODE BEGIN CAN1_RX0_IRQn 1 */

	/* USER CODE END CAN1_RX0_IRQn 1 */
}
 800284a:	bf00      	nop
 800284c:	bd80      	pop	{r7, pc}
 800284e:	bf00      	nop
 8002850:	20001064 	.word	0x20001064

08002854 <CAN1_RX1_IRQHandler>:

/**
 * @brief This function handles CAN1 RX1 interrupt.
 */
void CAN1_RX1_IRQHandler(void)
{
 8002854:	b580      	push	{r7, lr}
 8002856:	af00      	add	r7, sp, #0
	/* USER CODE BEGIN CAN1_RX1_IRQn 0 */

	/* USER CODE END CAN1_RX1_IRQn 0 */
	HAL_CAN_IRQHandler(&hcan1);
 8002858:	4802      	ldr	r0, [pc, #8]	; (8002864 <CAN1_RX1_IRQHandler+0x10>)
 800285a:	f001 fc4f 	bl	80040fc <HAL_CAN_IRQHandler>
	/* USER CODE BEGIN CAN1_RX1_IRQn 1 */

	/* USER CODE END CAN1_RX1_IRQn 1 */
}
 800285e:	bf00      	nop
 8002860:	bd80      	pop	{r7, pc}
 8002862:	bf00      	nop
 8002864:	20001064 	.word	0x20001064

08002868 <CAN1_SCE_IRQHandler>:

/**
 * @brief This function handles CAN1 SCE interrupt.
 */
void CAN1_SCE_IRQHandler(void)
{
 8002868:	b580      	push	{r7, lr}
 800286a:	af00      	add	r7, sp, #0
	/* USER CODE BEGIN CAN1_SCE_IRQn 0 */

	/* USER CODE END CAN1_SCE_IRQn 0 */
	HAL_CAN_IRQHandler(&hcan1);
 800286c:	4802      	ldr	r0, [pc, #8]	; (8002878 <CAN1_SCE_IRQHandler+0x10>)
 800286e:	f001 fc45 	bl	80040fc <HAL_CAN_IRQHandler>
	/* USER CODE BEGIN CAN1_SCE_IRQn 1 */

	/* USER CODE END CAN1_SCE_IRQn 1 */
}
 8002872:	bf00      	nop
 8002874:	bd80      	pop	{r7, pc}
 8002876:	bf00      	nop
 8002878:	20001064 	.word	0x20001064

0800287c <TIM3_IRQHandler>:

/**
 * @brief This function handles TIM3 global interrupt.
 */
void TIM3_IRQHandler(void)
{
 800287c:	b580      	push	{r7, lr}
 800287e:	af00      	add	r7, sp, #0
	/* USER CODE BEGIN TIM3_IRQn 0 */
	LL_TIM_DisableCounter(TIM3);
 8002880:	4808      	ldr	r0, [pc, #32]	; (80028a4 <TIM3_IRQHandler+0x28>)
 8002882:	f7ff ff5b 	bl	800273c <LL_TIM_DisableCounter>
	// -- FLIR VERSIOKN --
	/*
	 //HAL_GPIO_WritePin(SIG_SHUTTER_GPIO_Port, SIG_SHUTTER_Pin, RESET);
	 */

	HAL_GPIO_WritePin(SIG_AUTOFOCUS_GPIO_Port, SIG_AUTOFOCUS_Pin, RESET);
 8002886:	2200      	movs	r2, #0
 8002888:	2120      	movs	r1, #32
 800288a:	4807      	ldr	r0, [pc, #28]	; (80028a8 <TIM3_IRQHandler+0x2c>)
 800288c:	f004 fa65 	bl	8006d5a <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(SIG_SHUTTER_GPIO_Port, SIG_SHUTTER_Pin, RESET);
 8002890:	2200      	movs	r2, #0
 8002892:	2110      	movs	r1, #16
 8002894:	4804      	ldr	r0, [pc, #16]	; (80028a8 <TIM3_IRQHandler+0x2c>)
 8002896:	f004 fa60 	bl	8006d5a <HAL_GPIO_WritePin>

	/* USER CODE END TIM3_IRQn 0 */
	/* USER CODE BEGIN TIM3_IRQn 1 */
	LL_TIM_ClearFlag_UPDATE(TIM3);
 800289a:	4802      	ldr	r0, [pc, #8]	; (80028a4 <TIM3_IRQHandler+0x28>)
 800289c:	f7ff ff5d 	bl	800275a <LL_TIM_ClearFlag_UPDATE>
	/* USER CODE END TIM3_IRQn 1 */
}
 80028a0:	bf00      	nop
 80028a2:	bd80      	pop	{r7, pc}
 80028a4:	40000400 	.word	0x40000400
 80028a8:	40021800 	.word	0x40021800

080028ac <SPI2_IRQHandler>:

/**
 * @brief This function handles SPI2 global interrupt.
 */
void SPI2_IRQHandler(void)
{
 80028ac:	b580      	push	{r7, lr}
 80028ae:	af00      	add	r7, sp, #0
	/* USER CODE BEGIN SPI2_IRQn 0 */

	/* USER CODE END SPI2_IRQn 0 */
	HAL_SPI_IRQHandler(&hspi2);
 80028b0:	4802      	ldr	r0, [pc, #8]	; (80028bc <SPI2_IRQHandler+0x10>)
 80028b2:	f007 fcf3 	bl	800a29c <HAL_SPI_IRQHandler>
	/* USER CODE BEGIN SPI2_IRQn 1 */

	/* USER CODE END SPI2_IRQn 1 */
}
 80028b6:	bf00      	nop
 80028b8:	bd80      	pop	{r7, pc}
 80028ba:	bf00      	nop
 80028bc:	200007f0 	.word	0x200007f0

080028c0 <USART2_IRQHandler>:

/**
 * @brief This function handles USART2 global interrupt.
 */
void USART2_IRQHandler(void)
{
 80028c0:	b580      	push	{r7, lr}
 80028c2:	af00      	add	r7, sp, #0
	/* USER CODE BEGIN USART2_IRQn 0 */

	/* USER CODE END USART2_IRQn 0 */
	HAL_UART_IRQHandler(&huart2);
 80028c4:	4802      	ldr	r0, [pc, #8]	; (80028d0 <USART2_IRQHandler+0x10>)
 80028c6:	f008 f8ab 	bl	800aa20 <HAL_UART_IRQHandler>
	/* USER CODE BEGIN USART2_IRQn 1 */

	/* USER CODE END USART2_IRQn 1 */
}
 80028ca:	bf00      	nop
 80028cc:	bd80      	pop	{r7, pc}
 80028ce:	bf00      	nop
 80028d0:	20001024 	.word	0x20001024

080028d4 <EXTI15_10_IRQHandler>:

/**
 * @brief This function handles EXTI Line[15:10] interrupts.
 */
void EXTI15_10_IRQHandler(void)
{
 80028d4:	b580      	push	{r7, lr}
 80028d6:	af00      	add	r7, sp, #0
	/* USER CODE BEGIN EXTI15_10_IRQn 0 */

	/* USER CODE END EXTI15_10_IRQn 0 */
	HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_10);
 80028d8:	f44f 6080 	mov.w	r0, #1024	; 0x400
 80028dc:	f004 fa6e 	bl	8006dbc <HAL_GPIO_EXTI_IRQHandler>
	HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_11);
 80028e0:	f44f 6000 	mov.w	r0, #2048	; 0x800
 80028e4:	f004 fa6a 	bl	8006dbc <HAL_GPIO_EXTI_IRQHandler>
	HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_12);
 80028e8:	f44f 5080 	mov.w	r0, #4096	; 0x1000
 80028ec:	f004 fa66 	bl	8006dbc <HAL_GPIO_EXTI_IRQHandler>
	HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_13);
 80028f0:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 80028f4:	f004 fa62 	bl	8006dbc <HAL_GPIO_EXTI_IRQHandler>
	HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_14);
 80028f8:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 80028fc:	f004 fa5e 	bl	8006dbc <HAL_GPIO_EXTI_IRQHandler>
	/* USER CODE BEGIN EXTI15_10_IRQn 1 */

	/* USER CODE END EXTI15_10_IRQn 1 */
}
 8002900:	bf00      	nop
 8002902:	bd80      	pop	{r7, pc}

08002904 <SDIO_IRQHandler>:

/**
 * @brief This function handles SDIO global interrupt.
 */
void SDIO_IRQHandler(void)
{
 8002904:	b580      	push	{r7, lr}
 8002906:	af00      	add	r7, sp, #0
	/* USER CODE BEGIN SDIO_IRQn 0 */

	/* USER CODE END SDIO_IRQn 0 */
	HAL_SD_IRQHandler(&hsd);
 8002908:	4802      	ldr	r0, [pc, #8]	; (8002914 <SDIO_IRQHandler+0x10>)
 800290a:	f006 faab 	bl	8008e64 <HAL_SD_IRQHandler>
	/* USER CODE BEGIN SDIO_IRQn 1 */

	/* USER CODE END SDIO_IRQn 1 */
}
 800290e:	bf00      	nop
 8002910:	bd80      	pop	{r7, pc}
 8002912:	bf00      	nop
 8002914:	20000ce0 	.word	0x20000ce0

08002918 <DMA2_Stream0_IRQHandler>:

/**
 * @brief This function handles DMA2 Stream0 global interrupt.
 */
void DMA2_Stream0_IRQHandler(void)
{
 8002918:	b580      	push	{r7, lr}
 800291a:	af00      	add	r7, sp, #0
	/* USER CODE BEGIN DMA2_Stream0_IRQn 0 */

	/* USER CODE END DMA2_Stream0_IRQn 0 */
	HAL_DMA_IRQHandler(&hdma_adc1);
 800291c:	4802      	ldr	r0, [pc, #8]	; (8002928 <DMA2_Stream0_IRQHandler+0x10>)
 800291e:	f002 f98f 	bl	8004c40 <HAL_DMA_IRQHandler>
	/* USER CODE BEGIN DMA2_Stream0_IRQn 1 */

	/* USER CODE END DMA2_Stream0_IRQn 1 */
}
 8002922:	bf00      	nop
 8002924:	bd80      	pop	{r7, pc}
 8002926:	bf00      	nop
 8002928:	200009e0 	.word	0x200009e0

0800292c <DMA2_Stream3_IRQHandler>:

/**
 * @brief This function handles DMA2 Stream3 global interrupt.
 */
void DMA2_Stream3_IRQHandler(void)
{
 800292c:	b580      	push	{r7, lr}
 800292e:	af00      	add	r7, sp, #0
	/* USER CODE BEGIN DMA2_Stream3_IRQn 0 */

	/* USER CODE END DMA2_Stream3_IRQn 0 */
	HAL_DMA_IRQHandler(&hdma_sdio_rx);
 8002930:	4802      	ldr	r0, [pc, #8]	; (800293c <DMA2_Stream3_IRQHandler+0x10>)
 8002932:	f002 f985 	bl	8004c40 <HAL_DMA_IRQHandler>
	/* USER CODE BEGIN DMA2_Stream3_IRQn 1 */

	/* USER CODE END DMA2_Stream3_IRQn 1 */
}
 8002936:	bf00      	nop
 8002938:	bd80      	pop	{r7, pc}
 800293a:	bf00      	nop
 800293c:	20000730 	.word	0x20000730

08002940 <ETH_IRQHandler>:

/**
 * @brief This function handles Ethernet global interrupt.
 */
void ETH_IRQHandler(void)
{
 8002940:	b580      	push	{r7, lr}
 8002942:	af00      	add	r7, sp, #0
	/* USER CODE BEGIN ETH_IRQn 0 */

	/* USER CODE END ETH_IRQn 0 */
	HAL_ETH_IRQHandler(&heth);
 8002944:	4802      	ldr	r0, [pc, #8]	; (8002950 <ETH_IRQHandler+0x10>)
 8002946:	f002 ffba 	bl	80058be <HAL_ETH_IRQHandler>
	/* USER CODE BEGIN ETH_IRQn 1 */

	/* USER CODE END ETH_IRQn 1 */
}
 800294a:	bf00      	nop
 800294c:	bd80      	pop	{r7, pc}
 800294e:	bf00      	nop
 8002950:	20002ed4 	.word	0x20002ed4

08002954 <ETH_WKUP_IRQHandler>:

/**
 * @brief This function handles Ethernet wake-up interrupt through EXTI line 19.
 */
void ETH_WKUP_IRQHandler(void)
{
 8002954:	b580      	push	{r7, lr}
 8002956:	af00      	add	r7, sp, #0
	/* USER CODE BEGIN ETH_WKUP_IRQn 0 */

	/* USER CODE END ETH_WKUP_IRQn 0 */
	HAL_ETH_IRQHandler(&heth);
 8002958:	4802      	ldr	r0, [pc, #8]	; (8002964 <ETH_WKUP_IRQHandler+0x10>)
 800295a:	f002 ffb0 	bl	80058be <HAL_ETH_IRQHandler>
	/* USER CODE BEGIN ETH_WKUP_IRQn 1 */

	/* USER CODE END ETH_WKUP_IRQn 1 */
}
 800295e:	bf00      	nop
 8002960:	bd80      	pop	{r7, pc}
 8002962:	bf00      	nop
 8002964:	20002ed4 	.word	0x20002ed4

08002968 <OTG_FS_IRQHandler>:

/**
 * @brief This function handles USB On The Go FS global interrupt.
 */
void OTG_FS_IRQHandler(void)
{
 8002968:	b580      	push	{r7, lr}
 800296a:	af00      	add	r7, sp, #0
	/* USER CODE BEGIN OTG_FS_IRQn 0 */

	/* USER CODE END OTG_FS_IRQn 0 */
	HAL_PCD_IRQHandler(&hpcd_USB_OTG_FS);
 800296c:	4802      	ldr	r0, [pc, #8]	; (8002978 <OTG_FS_IRQHandler+0x10>)
 800296e:	f004 fb7c 	bl	800706a <HAL_PCD_IRQHandler>
	/* USER CODE BEGIN OTG_FS_IRQn 1 */

	/* USER CODE END OTG_FS_IRQn 1 */
}
 8002972:	bf00      	nop
 8002974:	bd80      	pop	{r7, pc}
 8002976:	bf00      	nop
 8002978:	20007f0c 	.word	0x20007f0c

0800297c <DMA2_Stream6_IRQHandler>:

/**
 * @brief This function handles DMA2 Stream6 global interrupt.
 */
void DMA2_Stream6_IRQHandler(void)
{
 800297c:	b580      	push	{r7, lr}
 800297e:	af00      	add	r7, sp, #0
	/* USER CODE BEGIN DMA2_Stream6_IRQn 0 */

	/* USER CODE END DMA2_Stream6_IRQn 0 */
	HAL_DMA_IRQHandler(&hdma_sdio_tx);
 8002980:	4802      	ldr	r0, [pc, #8]	; (800298c <DMA2_Stream6_IRQHandler+0x10>)
 8002982:	f002 f95d 	bl	8004c40 <HAL_DMA_IRQHandler>
	/* USER CODE BEGIN DMA2_Stream6_IRQn 1 */

	/* USER CODE END DMA2_Stream6_IRQn 1 */
}
 8002986:	bf00      	nop
 8002988:	bd80      	pop	{r7, pc}
 800298a:	bf00      	nop
 800298c:	20000c74 	.word	0x20000c74

08002990 <_read>:
	_kill(status, -1);
	while (1) {}		/* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8002990:	b580      	push	{r7, lr}
 8002992:	b086      	sub	sp, #24
 8002994:	af00      	add	r7, sp, #0
 8002996:	60f8      	str	r0, [r7, #12]
 8002998:	60b9      	str	r1, [r7, #8]
 800299a:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800299c:	2300      	movs	r3, #0
 800299e:	617b      	str	r3, [r7, #20]
 80029a0:	e00a      	b.n	80029b8 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 80029a2:	f3af 8000 	nop.w
 80029a6:	4601      	mov	r1, r0
 80029a8:	68bb      	ldr	r3, [r7, #8]
 80029aa:	1c5a      	adds	r2, r3, #1
 80029ac:	60ba      	str	r2, [r7, #8]
 80029ae:	b2ca      	uxtb	r2, r1
 80029b0:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80029b2:	697b      	ldr	r3, [r7, #20]
 80029b4:	3301      	adds	r3, #1
 80029b6:	617b      	str	r3, [r7, #20]
 80029b8:	697a      	ldr	r2, [r7, #20]
 80029ba:	687b      	ldr	r3, [r7, #4]
 80029bc:	429a      	cmp	r2, r3
 80029be:	dbf0      	blt.n	80029a2 <_read+0x12>
	}

return len;
 80029c0:	687b      	ldr	r3, [r7, #4]
}
 80029c2:	4618      	mov	r0, r3
 80029c4:	3718      	adds	r7, #24
 80029c6:	46bd      	mov	sp, r7
 80029c8:	bd80      	pop	{r7, pc}

080029ca <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80029ca:	b580      	push	{r7, lr}
 80029cc:	b086      	sub	sp, #24
 80029ce:	af00      	add	r7, sp, #0
 80029d0:	60f8      	str	r0, [r7, #12]
 80029d2:	60b9      	str	r1, [r7, #8]
 80029d4:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80029d6:	2300      	movs	r3, #0
 80029d8:	617b      	str	r3, [r7, #20]
 80029da:	e009      	b.n	80029f0 <_write+0x26>
	{
		__io_putchar(*ptr++);
 80029dc:	68bb      	ldr	r3, [r7, #8]
 80029de:	1c5a      	adds	r2, r3, #1
 80029e0:	60ba      	str	r2, [r7, #8]
 80029e2:	781b      	ldrb	r3, [r3, #0]
 80029e4:	4618      	mov	r0, r3
 80029e6:	f3af 8000 	nop.w
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80029ea:	697b      	ldr	r3, [r7, #20]
 80029ec:	3301      	adds	r3, #1
 80029ee:	617b      	str	r3, [r7, #20]
 80029f0:	697a      	ldr	r2, [r7, #20]
 80029f2:	687b      	ldr	r3, [r7, #4]
 80029f4:	429a      	cmp	r2, r3
 80029f6:	dbf1      	blt.n	80029dc <_write+0x12>
	}
	return len;
 80029f8:	687b      	ldr	r3, [r7, #4]
}
 80029fa:	4618      	mov	r0, r3
 80029fc:	3718      	adds	r7, #24
 80029fe:	46bd      	mov	sp, r7
 8002a00:	bd80      	pop	{r7, pc}

08002a02 <_close>:

int _close(int file)
{
 8002a02:	b480      	push	{r7}
 8002a04:	b083      	sub	sp, #12
 8002a06:	af00      	add	r7, sp, #0
 8002a08:	6078      	str	r0, [r7, #4]
	return -1;
 8002a0a:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002a0e:	4618      	mov	r0, r3
 8002a10:	370c      	adds	r7, #12
 8002a12:	46bd      	mov	sp, r7
 8002a14:	bc80      	pop	{r7}
 8002a16:	4770      	bx	lr

08002a18 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8002a18:	b480      	push	{r7}
 8002a1a:	b083      	sub	sp, #12
 8002a1c:	af00      	add	r7, sp, #0
 8002a1e:	6078      	str	r0, [r7, #4]
 8002a20:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8002a22:	683b      	ldr	r3, [r7, #0]
 8002a24:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8002a28:	605a      	str	r2, [r3, #4]
	return 0;
 8002a2a:	2300      	movs	r3, #0
}
 8002a2c:	4618      	mov	r0, r3
 8002a2e:	370c      	adds	r7, #12
 8002a30:	46bd      	mov	sp, r7
 8002a32:	bc80      	pop	{r7}
 8002a34:	4770      	bx	lr

08002a36 <_isatty>:

int _isatty(int file)
{
 8002a36:	b480      	push	{r7}
 8002a38:	b083      	sub	sp, #12
 8002a3a:	af00      	add	r7, sp, #0
 8002a3c:	6078      	str	r0, [r7, #4]
	return 1;
 8002a3e:	2301      	movs	r3, #1
}
 8002a40:	4618      	mov	r0, r3
 8002a42:	370c      	adds	r7, #12
 8002a44:	46bd      	mov	sp, r7
 8002a46:	bc80      	pop	{r7}
 8002a48:	4770      	bx	lr

08002a4a <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8002a4a:	b480      	push	{r7}
 8002a4c:	b085      	sub	sp, #20
 8002a4e:	af00      	add	r7, sp, #0
 8002a50:	60f8      	str	r0, [r7, #12]
 8002a52:	60b9      	str	r1, [r7, #8]
 8002a54:	607a      	str	r2, [r7, #4]
	return 0;
 8002a56:	2300      	movs	r3, #0
}
 8002a58:	4618      	mov	r0, r3
 8002a5a:	3714      	adds	r7, #20
 8002a5c:	46bd      	mov	sp, r7
 8002a5e:	bc80      	pop	{r7}
 8002a60:	4770      	bx	lr
	...

08002a64 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002a64:	b480      	push	{r7}
 8002a66:	b087      	sub	sp, #28
 8002a68:	af00      	add	r7, sp, #0
 8002a6a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002a6c:	4a14      	ldr	r2, [pc, #80]	; (8002ac0 <_sbrk+0x5c>)
 8002a6e:	4b15      	ldr	r3, [pc, #84]	; (8002ac4 <_sbrk+0x60>)
 8002a70:	1ad3      	subs	r3, r2, r3
 8002a72:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002a74:	697b      	ldr	r3, [r7, #20]
 8002a76:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initalize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002a78:	4b13      	ldr	r3, [pc, #76]	; (8002ac8 <_sbrk+0x64>)
 8002a7a:	681b      	ldr	r3, [r3, #0]
 8002a7c:	2b00      	cmp	r3, #0
 8002a7e:	d102      	bne.n	8002a86 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002a80:	4b11      	ldr	r3, [pc, #68]	; (8002ac8 <_sbrk+0x64>)
 8002a82:	4a12      	ldr	r2, [pc, #72]	; (8002acc <_sbrk+0x68>)
 8002a84:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8002a86:	4b10      	ldr	r3, [pc, #64]	; (8002ac8 <_sbrk+0x64>)
 8002a88:	681a      	ldr	r2, [r3, #0]
 8002a8a:	687b      	ldr	r3, [r7, #4]
 8002a8c:	4413      	add	r3, r2
 8002a8e:	693a      	ldr	r2, [r7, #16]
 8002a90:	429a      	cmp	r2, r3
 8002a92:	d205      	bcs.n	8002aa0 <_sbrk+0x3c>
  {
    errno = ENOMEM;
 8002a94:	4b0e      	ldr	r3, [pc, #56]	; (8002ad0 <_sbrk+0x6c>)
 8002a96:	220c      	movs	r2, #12
 8002a98:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8002a9a:	f04f 33ff 	mov.w	r3, #4294967295
 8002a9e:	e009      	b.n	8002ab4 <_sbrk+0x50>
  }

  prev_heap_end = __sbrk_heap_end;
 8002aa0:	4b09      	ldr	r3, [pc, #36]	; (8002ac8 <_sbrk+0x64>)
 8002aa2:	681b      	ldr	r3, [r3, #0]
 8002aa4:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8002aa6:	4b08      	ldr	r3, [pc, #32]	; (8002ac8 <_sbrk+0x64>)
 8002aa8:	681a      	ldr	r2, [r3, #0]
 8002aaa:	687b      	ldr	r3, [r7, #4]
 8002aac:	4413      	add	r3, r2
 8002aae:	4a06      	ldr	r2, [pc, #24]	; (8002ac8 <_sbrk+0x64>)
 8002ab0:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8002ab2:	68fb      	ldr	r3, [r7, #12]
}
 8002ab4:	4618      	mov	r0, r3
 8002ab6:	371c      	adds	r7, #28
 8002ab8:	46bd      	mov	sp, r7
 8002aba:	bc80      	pop	{r7}
 8002abc:	4770      	bx	lr
 8002abe:	bf00      	nop
 8002ac0:	20020000 	.word	0x20020000
 8002ac4:	00000400 	.word	0x00000400
 8002ac8:	2000048c 	.word	0x2000048c
 8002acc:	20008310 	.word	0x20008310
 8002ad0:	2000830c 	.word	0x2000830c

08002ad4 <SystemInit>:
  *         SystemFrequency variable.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8002ad4:	b480      	push	{r7}
 8002ad6:	af00      	add	r7, sp, #0
  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
 8002ad8:	4b12      	ldr	r3, [pc, #72]	; (8002b24 <SystemInit+0x50>)
 8002ada:	681b      	ldr	r3, [r3, #0]
 8002adc:	4a11      	ldr	r2, [pc, #68]	; (8002b24 <SystemInit+0x50>)
 8002ade:	f043 0301 	orr.w	r3, r3, #1
 8002ae2:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 8002ae4:	4b0f      	ldr	r3, [pc, #60]	; (8002b24 <SystemInit+0x50>)
 8002ae6:	2200      	movs	r2, #0
 8002ae8:	609a      	str	r2, [r3, #8]

  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFF;
 8002aea:	4b0e      	ldr	r3, [pc, #56]	; (8002b24 <SystemInit+0x50>)
 8002aec:	681b      	ldr	r3, [r3, #0]
 8002aee:	4a0d      	ldr	r2, [pc, #52]	; (8002b24 <SystemInit+0x50>)
 8002af0:	f023 7384 	bic.w	r3, r3, #17301504	; 0x1080000
 8002af4:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002af8:	6013      	str	r3, [r2, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x24003010;
 8002afa:	4b0a      	ldr	r3, [pc, #40]	; (8002b24 <SystemInit+0x50>)
 8002afc:	4a0a      	ldr	r2, [pc, #40]	; (8002b28 <SystemInit+0x54>)
 8002afe:	605a      	str	r2, [r3, #4]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 8002b00:	4b08      	ldr	r3, [pc, #32]	; (8002b24 <SystemInit+0x50>)
 8002b02:	681b      	ldr	r3, [r3, #0]
 8002b04:	4a07      	ldr	r2, [pc, #28]	; (8002b24 <SystemInit+0x50>)
 8002b06:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002b0a:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIR = 0x00000000;
 8002b0c:	4b05      	ldr	r3, [pc, #20]	; (8002b24 <SystemInit+0x50>)
 8002b0e:	2200      	movs	r2, #0
 8002b10:	60da      	str	r2, [r3, #12]

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8002b12:	4b06      	ldr	r3, [pc, #24]	; (8002b2c <SystemInit+0x58>)
 8002b14:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8002b18:	609a      	str	r2, [r3, #8]
#endif
}
 8002b1a:	bf00      	nop
 8002b1c:	46bd      	mov	sp, r7
 8002b1e:	bc80      	pop	{r7}
 8002b20:	4770      	bx	lr
 8002b22:	bf00      	nop
 8002b24:	40023800 	.word	0x40023800
 8002b28:	24003010 	.word	0x24003010
 8002b2c:	e000ed00 	.word	0xe000ed00

08002b30 <udp_echoserver_init>:
 * @brief  Initialize the server application.
 * @param  None
 * @retval None
 */
void udp_echoserver_init(void)
{
 8002b30:	b580      	push	{r7, lr}
 8002b32:	b082      	sub	sp, #8
 8002b34:	af00      	add	r7, sp, #0
	struct udp_pcb *upcb;
	err_t err;

	/* Create a new UDP control block  */
	upcb = udp_new();
 8002b36:	f00e fe8e 	bl	8011856 <udp_new>
 8002b3a:	6078      	str	r0, [r7, #4]

	if (upcb)
 8002b3c:	687b      	ldr	r3, [r7, #4]
 8002b3e:	2b00      	cmp	r3, #0
 8002b40:	d014      	beq.n	8002b6c <udp_echoserver_init+0x3c>
	{
		/* Bind the upcb to the UDP_PORT port */
		/* Using IP_ADDR_ANY allow the upcb to be used by any local interface */
		err = udp_bind(upcb, IP_ADDR_ANY, UDP_SERVER_PORT);
 8002b42:	f242 322a 	movw	r2, #9002	; 0x232a
 8002b46:	490b      	ldr	r1, [pc, #44]	; (8002b74 <udp_echoserver_init+0x44>)
 8002b48:	6878      	ldr	r0, [r7, #4]
 8002b4a:	f00e fd97 	bl	801167c <udp_bind>
 8002b4e:	4603      	mov	r3, r0
 8002b50:	70fb      	strb	r3, [r7, #3]

		upcb->remote_port = UDP_SERVER_PORT;
 8002b52:	687b      	ldr	r3, [r7, #4]
 8002b54:	f242 322a 	movw	r2, #9002	; 0x232a
 8002b58:	829a      	strh	r2, [r3, #20]

		if (err == ERR_OK)
 8002b5a:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8002b5e:	2b00      	cmp	r3, #0
 8002b60:	d104      	bne.n	8002b6c <udp_echoserver_init+0x3c>
		{
			/* Set a receive callback for the upcb */
			udp_recv(upcb, udp_echoserver_receive_callback, NULL);
 8002b62:	2200      	movs	r2, #0
 8002b64:	4904      	ldr	r1, [pc, #16]	; (8002b78 <udp_echoserver_init+0x48>)
 8002b66:	6878      	ldr	r0, [r7, #4]
 8002b68:	f00e fe64 	bl	8011834 <udp_recv>
		}
	}
}
 8002b6c:	bf00      	nop
 8002b6e:	3708      	adds	r7, #8
 8002b70:	46bd      	mov	sp, r7
 8002b72:	bd80      	pop	{r7, pc}
 8002b74:	08018b74 	.word	0x08018b74
 8002b78:	08002b7d 	.word	0x08002b7d

08002b7c <udp_echoserver_receive_callback>:
 */
uint8_t udp_flag;
uint8_t udp_data;
void udp_echoserver_receive_callback(void *arg, struct udp_pcb *upcb,
		struct pbuf *p, const ip_addr_t *addr, u16_t port)
{
 8002b7c:	b580      	push	{r7, lr}
 8002b7e:	b084      	sub	sp, #16
 8002b80:	af00      	add	r7, sp, #0
 8002b82:	60f8      	str	r0, [r7, #12]
 8002b84:	60b9      	str	r1, [r7, #8]
 8002b86:	607a      	str	r2, [r7, #4]
 8002b88:	603b      	str	r3, [r7, #0]
	MEMCPY(&udp_data, p->payload, p->len);
 8002b8a:	687b      	ldr	r3, [r7, #4]
 8002b8c:	6859      	ldr	r1, [r3, #4]
 8002b8e:	687b      	ldr	r3, [r7, #4]
 8002b90:	895b      	ldrh	r3, [r3, #10]
 8002b92:	461a      	mov	r2, r3
 8002b94:	480f      	ldr	r0, [pc, #60]	; (8002bd4 <udp_echoserver_receive_callback+0x58>)
 8002b96:	f012 f87a 	bl	8014c8e <memcpy>
	udp_flag = 1;
 8002b9a:	4b0f      	ldr	r3, [pc, #60]	; (8002bd8 <udp_echoserver_receive_callback+0x5c>)
 8002b9c:	2201      	movs	r2, #1
 8002b9e:	701a      	strb	r2, [r3, #0]

	//strcpy(udp_flag,CDC_Transmit_FS(&udp_data, p->len));
	CDC_Transmit_FS(&udp_data, p->len);
 8002ba0:	687b      	ldr	r3, [r7, #4]
 8002ba2:	895b      	ldrh	r3, [r3, #10]
 8002ba4:	4619      	mov	r1, r3
 8002ba6:	480b      	ldr	r0, [pc, #44]	; (8002bd4 <udp_echoserver_receive_callback+0x58>)
 8002ba8:	f011 fbea 	bl	8014380 <CDC_Transmit_FS>

	/* Connect to the remote client */
	udp_connect(upcb, addr, UDP_CLIENT_PORT);
 8002bac:	f242 322a 	movw	r2, #9002	; 0x232a
 8002bb0:	6839      	ldr	r1, [r7, #0]
 8002bb2:	68b8      	ldr	r0, [r7, #8]
 8002bb4:	f00e fdd2 	bl	801175c <udp_connect>

	/* Tell the client that we have accepted it */
	udp_send(upcb, p);
 8002bb8:	6879      	ldr	r1, [r7, #4]
 8002bba:	68b8      	ldr	r0, [r7, #8]
 8002bbc:	f00e fc44 	bl	8011448 <udp_send>

	/* free the UDP connection, so we can accept new clients */
	udp_disconnect(upcb);
 8002bc0:	68b8      	ldr	r0, [r7, #8]
 8002bc2:	f00e fe21 	bl	8011808 <udp_disconnect>

	/* Free the p buffer */
	pbuf_free(p);
 8002bc6:	6878      	ldr	r0, [r7, #4]
 8002bc8:	f00d ffb6 	bl	8010b38 <pbuf_free>

}
 8002bcc:	bf00      	nop
 8002bce:	3710      	adds	r7, #16
 8002bd0:	46bd      	mov	sp, r7
 8002bd2:	bd80      	pop	{r7, pc}
 8002bd4:	20001132 	.word	0x20001132
 8002bd8:	20001131 	.word	0x20001131

08002bdc <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8002bdc:	f8df d034 	ldr.w	sp, [pc, #52]	; 8002c14 <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */
  movs  r1, #0
 8002be0:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 8002be2:	e003      	b.n	8002bec <LoopCopyDataInit>

08002be4 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 8002be4:	4b0c      	ldr	r3, [pc, #48]	; (8002c18 <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 8002be6:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 8002be8:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 8002bea:	3104      	adds	r1, #4

08002bec <LoopCopyDataInit>:

LoopCopyDataInit:
  ldr  r0, =_sdata
 8002bec:	480b      	ldr	r0, [pc, #44]	; (8002c1c <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 8002bee:	4b0c      	ldr	r3, [pc, #48]	; (8002c20 <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 8002bf0:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 8002bf2:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 8002bf4:	d3f6      	bcc.n	8002be4 <CopyDataInit>
  ldr  r2, =_sbss
 8002bf6:	4a0b      	ldr	r2, [pc, #44]	; (8002c24 <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 8002bf8:	e002      	b.n	8002c00 <LoopFillZerobss>

08002bfa <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
  movs  r3, #0
 8002bfa:	2300      	movs	r3, #0
  str  r3, [r2], #4
 8002bfc:	f842 3b04 	str.w	r3, [r2], #4

08002c00 <LoopFillZerobss>:

LoopFillZerobss:
  ldr  r3, = _ebss
 8002c00:	4b09      	ldr	r3, [pc, #36]	; (8002c28 <LoopFillZerobss+0x28>)
  cmp  r2, r3
 8002c02:	429a      	cmp	r2, r3
  bcc  FillZerobss
 8002c04:	d3f9      	bcc.n	8002bfa <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit
 8002c06:	f7ff ff65 	bl	8002ad4 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8002c0a:	f011 fffd 	bl	8014c08 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8002c0e:	f7fe fbdf 	bl	80013d0 <main>
  bx  lr
 8002c12:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8002c14:	20020000 	.word	0x20020000
  ldr  r3, =_sidata
 8002c18:	08018e60 	.word	0x08018e60
  ldr  r0, =_sdata
 8002c1c:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 8002c20:	20000468 	.word	0x20000468
  ldr  r2, =_sbss
 8002c24:	20000468 	.word	0x20000468
  ldr  r3, = _ebss
 8002c28:	20008310 	.word	0x20008310

08002c2c <CAN2_RX0_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8002c2c:	e7fe      	b.n	8002c2c <CAN2_RX0_IRQHandler>
	...

08002c30 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002c30:	b580      	push	{r7, lr}
 8002c32:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
   __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8002c34:	4b0e      	ldr	r3, [pc, #56]	; (8002c70 <HAL_Init+0x40>)
 8002c36:	681b      	ldr	r3, [r3, #0]
 8002c38:	4a0d      	ldr	r2, [pc, #52]	; (8002c70 <HAL_Init+0x40>)
 8002c3a:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8002c3e:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
   __HAL_FLASH_DATA_CACHE_ENABLE();
 8002c40:	4b0b      	ldr	r3, [pc, #44]	; (8002c70 <HAL_Init+0x40>)
 8002c42:	681b      	ldr	r3, [r3, #0]
 8002c44:	4a0a      	ldr	r2, [pc, #40]	; (8002c70 <HAL_Init+0x40>)
 8002c46:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8002c4a:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002c4c:	4b08      	ldr	r3, [pc, #32]	; (8002c70 <HAL_Init+0x40>)
 8002c4e:	681b      	ldr	r3, [r3, #0]
 8002c50:	4a07      	ldr	r2, [pc, #28]	; (8002c70 <HAL_Init+0x40>)
 8002c52:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002c56:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002c58:	2003      	movs	r0, #3
 8002c5a:	f001 fd39 	bl	80046d0 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002c5e:	2001      	movs	r0, #1
 8002c60:	f000 f808 	bl	8002c74 <HAL_InitTick>
  
  /* Init the low level hardware */
  HAL_MspInit();
 8002c64:	f7ff f938 	bl	8001ed8 <HAL_MspInit>
  
  /* Return function status */
  return HAL_OK;
 8002c68:	2300      	movs	r3, #0
}
 8002c6a:	4618      	mov	r0, r3
 8002c6c:	bd80      	pop	{r7, pc}
 8002c6e:	bf00      	nop
 8002c70:	40023c00 	.word	0x40023c00

08002c74 <HAL_InitTick>:
  *       implementation  in user file.
  * @param  TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002c74:	b580      	push	{r7, lr}
 8002c76:	b082      	sub	sp, #8
 8002c78:	af00      	add	r7, sp, #0
 8002c7a:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002c7c:	4b12      	ldr	r3, [pc, #72]	; (8002cc8 <HAL_InitTick+0x54>)
 8002c7e:	681a      	ldr	r2, [r3, #0]
 8002c80:	4b12      	ldr	r3, [pc, #72]	; (8002ccc <HAL_InitTick+0x58>)
 8002c82:	781b      	ldrb	r3, [r3, #0]
 8002c84:	4619      	mov	r1, r3
 8002c86:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8002c8a:	fbb3 f3f1 	udiv	r3, r3, r1
 8002c8e:	fbb2 f3f3 	udiv	r3, r2, r3
 8002c92:	4618      	mov	r0, r3
 8002c94:	f001 fd51 	bl	800473a <HAL_SYSTICK_Config>
 8002c98:	4603      	mov	r3, r0
 8002c9a:	2b00      	cmp	r3, #0
 8002c9c:	d001      	beq.n	8002ca2 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8002c9e:	2301      	movs	r3, #1
 8002ca0:	e00e      	b.n	8002cc0 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002ca2:	687b      	ldr	r3, [r7, #4]
 8002ca4:	2b0f      	cmp	r3, #15
 8002ca6:	d80a      	bhi.n	8002cbe <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002ca8:	2200      	movs	r2, #0
 8002caa:	6879      	ldr	r1, [r7, #4]
 8002cac:	f04f 30ff 	mov.w	r0, #4294967295
 8002cb0:	f001 fd19 	bl	80046e6 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002cb4:	4a06      	ldr	r2, [pc, #24]	; (8002cd0 <HAL_InitTick+0x5c>)
 8002cb6:	687b      	ldr	r3, [r7, #4]
 8002cb8:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8002cba:	2300      	movs	r3, #0
 8002cbc:	e000      	b.n	8002cc0 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8002cbe:	2301      	movs	r3, #1
}
 8002cc0:	4618      	mov	r0, r3
 8002cc2:	3708      	adds	r7, #8
 8002cc4:	46bd      	mov	sp, r7
 8002cc6:	bd80      	pop	{r7, pc}
 8002cc8:	20000004 	.word	0x20000004
 8002ccc:	2000000c 	.word	0x2000000c
 8002cd0:	20000008 	.word	0x20000008

08002cd4 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002cd4:	b480      	push	{r7}
 8002cd6:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002cd8:	4b05      	ldr	r3, [pc, #20]	; (8002cf0 <HAL_IncTick+0x1c>)
 8002cda:	781b      	ldrb	r3, [r3, #0]
 8002cdc:	461a      	mov	r2, r3
 8002cde:	4b05      	ldr	r3, [pc, #20]	; (8002cf4 <HAL_IncTick+0x20>)
 8002ce0:	681b      	ldr	r3, [r3, #0]
 8002ce2:	4413      	add	r3, r2
 8002ce4:	4a03      	ldr	r2, [pc, #12]	; (8002cf4 <HAL_IncTick+0x20>)
 8002ce6:	6013      	str	r3, [r2, #0]
}
 8002ce8:	bf00      	nop
 8002cea:	46bd      	mov	sp, r7
 8002cec:	bc80      	pop	{r7}
 8002cee:	4770      	bx	lr
 8002cf0:	2000000c 	.word	0x2000000c
 8002cf4:	20001134 	.word	0x20001134

08002cf8 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002cf8:	b480      	push	{r7}
 8002cfa:	af00      	add	r7, sp, #0
  return uwTick;
 8002cfc:	4b02      	ldr	r3, [pc, #8]	; (8002d08 <HAL_GetTick+0x10>)
 8002cfe:	681b      	ldr	r3, [r3, #0]
}
 8002d00:	4618      	mov	r0, r3
 8002d02:	46bd      	mov	sp, r7
 8002d04:	bc80      	pop	{r7}
 8002d06:	4770      	bx	lr
 8002d08:	20001134 	.word	0x20001134

08002d0c <HAL_Delay>:
  *       implementations in user file.
  * @param  Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(__IO uint32_t Delay)
{
 8002d0c:	b580      	push	{r7, lr}
 8002d0e:	b084      	sub	sp, #16
 8002d10:	af00      	add	r7, sp, #0
 8002d12:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002d14:	f7ff fff0 	bl	8002cf8 <HAL_GetTick>
 8002d18:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8002d1a:	687b      	ldr	r3, [r7, #4]
 8002d1c:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002d1e:	68fb      	ldr	r3, [r7, #12]
 8002d20:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002d24:	d005      	beq.n	8002d32 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8002d26:	4b09      	ldr	r3, [pc, #36]	; (8002d4c <HAL_Delay+0x40>)
 8002d28:	781b      	ldrb	r3, [r3, #0]
 8002d2a:	461a      	mov	r2, r3
 8002d2c:	68fb      	ldr	r3, [r7, #12]
 8002d2e:	4413      	add	r3, r2
 8002d30:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8002d32:	bf00      	nop
 8002d34:	f7ff ffe0 	bl	8002cf8 <HAL_GetTick>
 8002d38:	4602      	mov	r2, r0
 8002d3a:	68bb      	ldr	r3, [r7, #8]
 8002d3c:	1ad3      	subs	r3, r2, r3
 8002d3e:	68fa      	ldr	r2, [r7, #12]
 8002d40:	429a      	cmp	r2, r3
 8002d42:	d8f7      	bhi.n	8002d34 <HAL_Delay+0x28>
  {
  }
}
 8002d44:	bf00      	nop
 8002d46:	3710      	adds	r7, #16
 8002d48:	46bd      	mov	sp, r7
 8002d4a:	bd80      	pop	{r7, pc}
 8002d4c:	2000000c 	.word	0x2000000c

08002d50 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8002d50:	b580      	push	{r7, lr}
 8002d52:	b084      	sub	sp, #16
 8002d54:	af00      	add	r7, sp, #0
 8002d56:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002d58:	2300      	movs	r3, #0
 8002d5a:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8002d5c:	687b      	ldr	r3, [r7, #4]
 8002d5e:	2b00      	cmp	r3, #0
 8002d60:	d101      	bne.n	8002d66 <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 8002d62:	2301      	movs	r3, #1
 8002d64:	e033      	b.n	8002dce <HAL_ADC_Init+0x7e>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }
  
  if(hadc->State == HAL_ADC_STATE_RESET)
 8002d66:	687b      	ldr	r3, [r7, #4]
 8002d68:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002d6a:	2b00      	cmp	r3, #0
 8002d6c:	d109      	bne.n	8002d82 <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8002d6e:	6878      	ldr	r0, [r7, #4]
 8002d70:	f7ff f8f6 	bl	8001f60 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8002d74:	687b      	ldr	r3, [r7, #4]
 8002d76:	2200      	movs	r2, #0
 8002d78:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8002d7a:	687b      	ldr	r3, [r7, #4]
 8002d7c:	2200      	movs	r2, #0
 8002d7e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8002d82:	687b      	ldr	r3, [r7, #4]
 8002d84:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002d86:	f003 0310 	and.w	r3, r3, #16
 8002d8a:	2b00      	cmp	r3, #0
 8002d8c:	d118      	bne.n	8002dc0 <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002d8e:	687b      	ldr	r3, [r7, #4]
 8002d90:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002d92:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8002d96:	f023 0302 	bic.w	r3, r3, #2
 8002d9a:	f043 0202 	orr.w	r2, r3, #2
 8002d9e:	687b      	ldr	r3, [r7, #4]
 8002da0:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 8002da2:	6878      	ldr	r0, [r7, #4]
 8002da4:	f000 fbb8 	bl	8003518 <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8002da8:	687b      	ldr	r3, [r7, #4]
 8002daa:	2200      	movs	r2, #0
 8002dac:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002dae:	687b      	ldr	r3, [r7, #4]
 8002db0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002db2:	f023 0303 	bic.w	r3, r3, #3
 8002db6:	f043 0201 	orr.w	r2, r3, #1
 8002dba:	687b      	ldr	r3, [r7, #4]
 8002dbc:	641a      	str	r2, [r3, #64]	; 0x40
 8002dbe:	e001      	b.n	8002dc4 <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8002dc0:	2301      	movs	r3, #1
 8002dc2:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8002dc4:	687b      	ldr	r3, [r7, #4]
 8002dc6:	2200      	movs	r2, #0
 8002dc8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return tmp_hal_status;
 8002dcc:	7bfb      	ldrb	r3, [r7, #15]
}
 8002dce:	4618      	mov	r0, r3
 8002dd0:	3710      	adds	r7, #16
 8002dd2:	46bd      	mov	sp, r7
 8002dd4:	bd80      	pop	{r7, pc}

08002dd6 <HAL_ADC_IRQHandler>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
void HAL_ADC_IRQHandler(ADC_HandleTypeDef* hadc)
{
 8002dd6:	b580      	push	{r7, lr}
 8002dd8:	b084      	sub	sp, #16
 8002dda:	af00      	add	r7, sp, #0
 8002ddc:	6078      	str	r0, [r7, #4]
  uint32_t tmp1 = 0U, tmp2 = 0U;
 8002dde:	2300      	movs	r3, #0
 8002de0:	60fb      	str	r3, [r7, #12]
 8002de2:	2300      	movs	r3, #0
 8002de4:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_REGULAR_LENGTH(hadc->Init.NbrOfConversion));
  assert_param(IS_ADC_EOCSelection(hadc->Init.EOCSelection));
  
  tmp1 = __HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC);
 8002de6:	687b      	ldr	r3, [r7, #4]
 8002de8:	681b      	ldr	r3, [r3, #0]
 8002dea:	681b      	ldr	r3, [r3, #0]
 8002dec:	f003 0302 	and.w	r3, r3, #2
 8002df0:	2b02      	cmp	r3, #2
 8002df2:	bf0c      	ite	eq
 8002df4:	2301      	moveq	r3, #1
 8002df6:	2300      	movne	r3, #0
 8002df8:	b2db      	uxtb	r3, r3
 8002dfa:	60fb      	str	r3, [r7, #12]
  tmp2 = __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_EOC);
 8002dfc:	687b      	ldr	r3, [r7, #4]
 8002dfe:	681b      	ldr	r3, [r3, #0]
 8002e00:	685b      	ldr	r3, [r3, #4]
 8002e02:	f003 0320 	and.w	r3, r3, #32
 8002e06:	2b20      	cmp	r3, #32
 8002e08:	bf0c      	ite	eq
 8002e0a:	2301      	moveq	r3, #1
 8002e0c:	2300      	movne	r3, #0
 8002e0e:	b2db      	uxtb	r3, r3
 8002e10:	60bb      	str	r3, [r7, #8]
  /* Check End of conversion flag for regular channels */
  if(tmp1 && tmp2)
 8002e12:	68fb      	ldr	r3, [r7, #12]
 8002e14:	2b00      	cmp	r3, #0
 8002e16:	d049      	beq.n	8002eac <HAL_ADC_IRQHandler+0xd6>
 8002e18:	68bb      	ldr	r3, [r7, #8]
 8002e1a:	2b00      	cmp	r3, #0
 8002e1c:	d046      	beq.n	8002eac <HAL_ADC_IRQHandler+0xd6>
  {
    /* Update state machine on conversion status if not in error state */
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8002e1e:	687b      	ldr	r3, [r7, #4]
 8002e20:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002e22:	f003 0310 	and.w	r3, r3, #16
 8002e26:	2b00      	cmp	r3, #0
 8002e28:	d105      	bne.n	8002e36 <HAL_ADC_IRQHandler+0x60>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC); 
 8002e2a:	687b      	ldr	r3, [r7, #4]
 8002e2c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002e2e:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8002e32:	687b      	ldr	r3, [r7, #4]
 8002e34:	641a      	str	r2, [r3, #64]	; 0x40
    /* by external trigger, continuous mode or scan sequence on going.      */
    /* Note: On STM32F2, there is no independent flag of end of sequence.   */
    /*       The test of scan sequence on going is done either with scan    */
    /*       sequence disabled or with end of conversion flag set to        */
    /*       of end of sequence.                                            */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8002e36:	687b      	ldr	r3, [r7, #4]
 8002e38:	681b      	ldr	r3, [r3, #0]
 8002e3a:	689b      	ldr	r3, [r3, #8]
 8002e3c:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8002e40:	2b00      	cmp	r3, #0
 8002e42:	d12b      	bne.n	8002e9c <HAL_ADC_IRQHandler+0xc6>
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8002e44:	687b      	ldr	r3, [r7, #4]
 8002e46:	699b      	ldr	r3, [r3, #24]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8002e48:	2b00      	cmp	r3, #0
 8002e4a:	d127      	bne.n	8002e9c <HAL_ADC_IRQHandler+0xc6>
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 8002e4c:	687b      	ldr	r3, [r7, #4]
 8002e4e:	681b      	ldr	r3, [r3, #0]
 8002e50:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002e52:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8002e56:	2b00      	cmp	r3, #0
 8002e58:	d006      	beq.n	8002e68 <HAL_ADC_IRQHandler+0x92>
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)  )   )
 8002e5a:	687b      	ldr	r3, [r7, #4]
 8002e5c:	681b      	ldr	r3, [r3, #0]
 8002e5e:	689b      	ldr	r3, [r3, #8]
 8002e60:	f403 6380 	and.w	r3, r3, #1024	; 0x400
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 8002e64:	2b00      	cmp	r3, #0
 8002e66:	d119      	bne.n	8002e9c <HAL_ADC_IRQHandler+0xc6>
    {
      /* Disable ADC end of single conversion interrupt on group regular */
      /* Note: Overrun interrupt was enabled with EOC interrupt in          */
      /* HAL_ADC_Start_IT(), but is not disabled here because can be used   */
      /* by overrun IRQ process below.                                      */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 8002e68:	687b      	ldr	r3, [r7, #4]
 8002e6a:	681b      	ldr	r3, [r3, #0]
 8002e6c:	685a      	ldr	r2, [r3, #4]
 8002e6e:	687b      	ldr	r3, [r7, #4]
 8002e70:	681b      	ldr	r3, [r3, #0]
 8002e72:	f022 0220 	bic.w	r2, r2, #32
 8002e76:	605a      	str	r2, [r3, #4]
      
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8002e78:	687b      	ldr	r3, [r7, #4]
 8002e7a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002e7c:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8002e80:	687b      	ldr	r3, [r7, #4]
 8002e82:	641a      	str	r2, [r3, #64]	; 0x40
      
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8002e84:	687b      	ldr	r3, [r7, #4]
 8002e86:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002e88:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002e8c:	2b00      	cmp	r3, #0
 8002e8e:	d105      	bne.n	8002e9c <HAL_ADC_IRQHandler+0xc6>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8002e90:	687b      	ldr	r3, [r7, #4]
 8002e92:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002e94:	f043 0201 	orr.w	r2, r3, #1
 8002e98:	687b      	ldr	r3, [r7, #4]
 8002e9a:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8002e9c:	6878      	ldr	r0, [r7, #4]
 8002e9e:	f000 f9f7 	bl	8003290 <HAL_ADC_ConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    
    /* Clear regular group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 8002ea2:	687b      	ldr	r3, [r7, #4]
 8002ea4:	681b      	ldr	r3, [r3, #0]
 8002ea6:	f06f 0212 	mvn.w	r2, #18
 8002eaa:	601a      	str	r2, [r3, #0]
  }
  
  tmp1 = __HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOC);
 8002eac:	687b      	ldr	r3, [r7, #4]
 8002eae:	681b      	ldr	r3, [r3, #0]
 8002eb0:	681b      	ldr	r3, [r3, #0]
 8002eb2:	f003 0304 	and.w	r3, r3, #4
 8002eb6:	2b04      	cmp	r3, #4
 8002eb8:	bf0c      	ite	eq
 8002eba:	2301      	moveq	r3, #1
 8002ebc:	2300      	movne	r3, #0
 8002ebe:	b2db      	uxtb	r3, r3
 8002ec0:	60fb      	str	r3, [r7, #12]
  tmp2 = __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_JEOC);                               
 8002ec2:	687b      	ldr	r3, [r7, #4]
 8002ec4:	681b      	ldr	r3, [r3, #0]
 8002ec6:	685b      	ldr	r3, [r3, #4]
 8002ec8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002ecc:	2b80      	cmp	r3, #128	; 0x80
 8002ece:	bf0c      	ite	eq
 8002ed0:	2301      	moveq	r3, #1
 8002ed2:	2300      	movne	r3, #0
 8002ed4:	b2db      	uxtb	r3, r3
 8002ed6:	60bb      	str	r3, [r7, #8]
  /* Check End of conversion flag for injected channels */
  if(tmp1 && tmp2)
 8002ed8:	68fb      	ldr	r3, [r7, #12]
 8002eda:	2b00      	cmp	r3, #0
 8002edc:	d057      	beq.n	8002f8e <HAL_ADC_IRQHandler+0x1b8>
 8002ede:	68bb      	ldr	r3, [r7, #8]
 8002ee0:	2b00      	cmp	r3, #0
 8002ee2:	d054      	beq.n	8002f8e <HAL_ADC_IRQHandler+0x1b8>
  {
    /* Update state machine on conversion status if not in error state */
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8002ee4:	687b      	ldr	r3, [r7, #4]
 8002ee6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002ee8:	f003 0310 	and.w	r3, r3, #16
 8002eec:	2b00      	cmp	r3, #0
 8002eee:	d105      	bne.n	8002efc <HAL_ADC_IRQHandler+0x126>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_INJ_EOC);
 8002ef0:	687b      	ldr	r3, [r7, #4]
 8002ef2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002ef4:	f443 5200 	orr.w	r2, r3, #8192	; 0x2000
 8002ef8:	687b      	ldr	r3, [r7, #4]
 8002efa:	641a      	str	r2, [r3, #64]	; 0x40

    /* Determine whether any further conversion upcoming on group injected  */
    /* by external trigger, scan sequence on going or by automatic injected */
    /* conversion from group regular (same conditions as group regular      */
    /* interruption disabling above).                                       */
    if(ADC_IS_SOFTWARE_START_INJECTED(hadc)                    &&
 8002efc:	687b      	ldr	r3, [r7, #4]
 8002efe:	681b      	ldr	r3, [r3, #0]
 8002f00:	689b      	ldr	r3, [r3, #8]
 8002f02:	f403 1340 	and.w	r3, r3, #3145728	; 0x300000
 8002f06:	2b00      	cmp	r3, #0
 8002f08:	d139      	bne.n	8002f7e <HAL_ADC_IRQHandler+0x1a8>
       (HAL_IS_BIT_CLR(hadc->Instance->JSQR, ADC_JSQR_JL)  ||
 8002f0a:	687b      	ldr	r3, [r7, #4]
 8002f0c:	681b      	ldr	r3, [r3, #0]
 8002f0e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002f10:	f403 1340 	and.w	r3, r3, #3145728	; 0x300000
    if(ADC_IS_SOFTWARE_START_INJECTED(hadc)                    &&
 8002f14:	2b00      	cmp	r3, #0
 8002f16:	d006      	beq.n	8002f26 <HAL_ADC_IRQHandler+0x150>
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)    ) &&
 8002f18:	687b      	ldr	r3, [r7, #4]
 8002f1a:	681b      	ldr	r3, [r3, #0]
 8002f1c:	689b      	ldr	r3, [r3, #8]
 8002f1e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
       (HAL_IS_BIT_CLR(hadc->Instance->JSQR, ADC_JSQR_JL)  ||
 8002f22:	2b00      	cmp	r3, #0
 8002f24:	d12b      	bne.n	8002f7e <HAL_ADC_IRQHandler+0x1a8>
       (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&
 8002f26:	687b      	ldr	r3, [r7, #4]
 8002f28:	681b      	ldr	r3, [r3, #0]
 8002f2a:	685b      	ldr	r3, [r3, #4]
 8002f2c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)    ) &&
 8002f30:	2b00      	cmp	r3, #0
 8002f32:	d124      	bne.n	8002f7e <HAL_ADC_IRQHandler+0x1a8>
        (ADC_IS_SOFTWARE_START_REGULAR(hadc)       &&
 8002f34:	687b      	ldr	r3, [r7, #4]
 8002f36:	681b      	ldr	r3, [r3, #0]
 8002f38:	689b      	ldr	r3, [r3, #8]
 8002f3a:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
       (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&
 8002f3e:	2b00      	cmp	r3, #0
 8002f40:	d11d      	bne.n	8002f7e <HAL_ADC_IRQHandler+0x1a8>
        (hadc->Init.ContinuousConvMode == DISABLE)   )       )   )
 8002f42:	687b      	ldr	r3, [r7, #4]
 8002f44:	699b      	ldr	r3, [r3, #24]
        (ADC_IS_SOFTWARE_START_REGULAR(hadc)       &&
 8002f46:	2b00      	cmp	r3, #0
 8002f48:	d119      	bne.n	8002f7e <HAL_ADC_IRQHandler+0x1a8>
    {
      /* Disable ADC end of single conversion interrupt on group injected */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC);
 8002f4a:	687b      	ldr	r3, [r7, #4]
 8002f4c:	681b      	ldr	r3, [r3, #0]
 8002f4e:	685a      	ldr	r2, [r3, #4]
 8002f50:	687b      	ldr	r3, [r7, #4]
 8002f52:	681b      	ldr	r3, [r3, #0]
 8002f54:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8002f58:	605a      	str	r2, [r3, #4]
      
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_INJ_BUSY);   
 8002f5a:	687b      	ldr	r3, [r7, #4]
 8002f5c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002f5e:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8002f62:	687b      	ldr	r3, [r7, #4]
 8002f64:	641a      	str	r2, [r3, #64]	; 0x40

      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_REG_BUSY))
 8002f66:	687b      	ldr	r3, [r7, #4]
 8002f68:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002f6a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002f6e:	2b00      	cmp	r3, #0
 8002f70:	d105      	bne.n	8002f7e <HAL_ADC_IRQHandler+0x1a8>
      { 
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8002f72:	687b      	ldr	r3, [r7, #4]
 8002f74:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002f76:	f043 0201 	orr.w	r2, r3, #1
 8002f7a:	687b      	ldr	r3, [r7, #4]
 8002f7c:	641a      	str	r2, [r3, #64]	; 0x40

    /* Conversion complete callback */ 
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->InjectedConvCpltCallback(hadc);
#else
      HAL_ADCEx_InjectedConvCpltCallback(hadc);
 8002f7e:	6878      	ldr	r0, [r7, #4]
 8002f80:	f000 fc50 	bl	8003824 <HAL_ADCEx_InjectedConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    
    /* Clear injected group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_JSTRT | ADC_FLAG_JEOC));
 8002f84:	687b      	ldr	r3, [r7, #4]
 8002f86:	681b      	ldr	r3, [r3, #0]
 8002f88:	f06f 020c 	mvn.w	r2, #12
 8002f8c:	601a      	str	r2, [r3, #0]
  }
  
  tmp1 = __HAL_ADC_GET_FLAG(hadc, ADC_FLAG_AWD);
 8002f8e:	687b      	ldr	r3, [r7, #4]
 8002f90:	681b      	ldr	r3, [r3, #0]
 8002f92:	681b      	ldr	r3, [r3, #0]
 8002f94:	f003 0301 	and.w	r3, r3, #1
 8002f98:	2b01      	cmp	r3, #1
 8002f9a:	bf0c      	ite	eq
 8002f9c:	2301      	moveq	r3, #1
 8002f9e:	2300      	movne	r3, #0
 8002fa0:	b2db      	uxtb	r3, r3
 8002fa2:	60fb      	str	r3, [r7, #12]
  tmp2 = __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_AWD);                          
 8002fa4:	687b      	ldr	r3, [r7, #4]
 8002fa6:	681b      	ldr	r3, [r3, #0]
 8002fa8:	685b      	ldr	r3, [r3, #4]
 8002faa:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002fae:	2b40      	cmp	r3, #64	; 0x40
 8002fb0:	bf0c      	ite	eq
 8002fb2:	2301      	moveq	r3, #1
 8002fb4:	2300      	movne	r3, #0
 8002fb6:	b2db      	uxtb	r3, r3
 8002fb8:	60bb      	str	r3, [r7, #8]
  /* Check Analog watchdog flag */
  if(tmp1 && tmp2)
 8002fba:	68fb      	ldr	r3, [r7, #12]
 8002fbc:	2b00      	cmp	r3, #0
 8002fbe:	d017      	beq.n	8002ff0 <HAL_ADC_IRQHandler+0x21a>
 8002fc0:	68bb      	ldr	r3, [r7, #8]
 8002fc2:	2b00      	cmp	r3, #0
 8002fc4:	d014      	beq.n	8002ff0 <HAL_ADC_IRQHandler+0x21a>
  {
    if(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_AWD))
 8002fc6:	687b      	ldr	r3, [r7, #4]
 8002fc8:	681b      	ldr	r3, [r3, #0]
 8002fca:	681b      	ldr	r3, [r3, #0]
 8002fcc:	f003 0301 	and.w	r3, r3, #1
 8002fd0:	2b01      	cmp	r3, #1
 8002fd2:	d10d      	bne.n	8002ff0 <HAL_ADC_IRQHandler+0x21a>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 8002fd4:	687b      	ldr	r3, [r7, #4]
 8002fd6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002fd8:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 8002fdc:	687b      	ldr	r3, [r7, #4]
 8002fde:	641a      	str	r2, [r3, #64]	; 0x40
      
      /* Level out of window callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->LevelOutOfWindowCallback(hadc);
#else
      HAL_ADC_LevelOutOfWindowCallback(hadc);
 8002fe0:	6878      	ldr	r0, [r7, #4]
 8002fe2:	f000 f967 	bl	80032b4 <HAL_ADC_LevelOutOfWindowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
      
      /* Clear the ADC analog watchdog flag */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD);
 8002fe6:	687b      	ldr	r3, [r7, #4]
 8002fe8:	681b      	ldr	r3, [r3, #0]
 8002fea:	f06f 0201 	mvn.w	r2, #1
 8002fee:	601a      	str	r2, [r3, #0]
    }
  }
  
  tmp1 = __HAL_ADC_GET_FLAG(hadc, ADC_FLAG_OVR);
 8002ff0:	687b      	ldr	r3, [r7, #4]
 8002ff2:	681b      	ldr	r3, [r3, #0]
 8002ff4:	681b      	ldr	r3, [r3, #0]
 8002ff6:	f003 0320 	and.w	r3, r3, #32
 8002ffa:	2b20      	cmp	r3, #32
 8002ffc:	bf0c      	ite	eq
 8002ffe:	2301      	moveq	r3, #1
 8003000:	2300      	movne	r3, #0
 8003002:	b2db      	uxtb	r3, r3
 8003004:	60fb      	str	r3, [r7, #12]
  tmp2 = __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_OVR);
 8003006:	687b      	ldr	r3, [r7, #4]
 8003008:	681b      	ldr	r3, [r3, #0]
 800300a:	685b      	ldr	r3, [r3, #4]
 800300c:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8003010:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8003014:	bf0c      	ite	eq
 8003016:	2301      	moveq	r3, #1
 8003018:	2300      	movne	r3, #0
 800301a:	b2db      	uxtb	r3, r3
 800301c:	60bb      	str	r3, [r7, #8]
  /* Check Overrun flag */
  if(tmp1 && tmp2)
 800301e:	68fb      	ldr	r3, [r7, #12]
 8003020:	2b00      	cmp	r3, #0
 8003022:	d015      	beq.n	8003050 <HAL_ADC_IRQHandler+0x27a>
 8003024:	68bb      	ldr	r3, [r7, #8]
 8003026:	2b00      	cmp	r3, #0
 8003028:	d012      	beq.n	8003050 <HAL_ADC_IRQHandler+0x27a>
    /* Note: On STM32F2, ADC overrun can be set through other parameters    */
    /*       refer to description of parameter "EOCSelection" for more      */
    /*       details.                                                       */
    
    /* Set ADC error code to overrun */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_OVR);
 800302a:	687b      	ldr	r3, [r7, #4]
 800302c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800302e:	f043 0202 	orr.w	r2, r3, #2
 8003032:	687b      	ldr	r3, [r7, #4]
 8003034:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Clear ADC overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 8003036:	687b      	ldr	r3, [r7, #4]
 8003038:	681b      	ldr	r3, [r3, #0]
 800303a:	f06f 0220 	mvn.w	r2, #32
 800303e:	601a      	str	r2, [r3, #0]
    
    /* Error callback */ 
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->ErrorCallback(hadc);
#else
      HAL_ADC_ErrorCallback(hadc);
 8003040:	6878      	ldr	r0, [r7, #4]
 8003042:	f000 f940 	bl	80032c6 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    
    /* Clear the Overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 8003046:	687b      	ldr	r3, [r7, #4]
 8003048:	681b      	ldr	r3, [r3, #0]
 800304a:	f06f 0220 	mvn.w	r2, #32
 800304e:	601a      	str	r2, [r3, #0]
  }
}
 8003050:	bf00      	nop
 8003052:	3710      	adds	r7, #16
 8003054:	46bd      	mov	sp, r7
 8003056:	bd80      	pop	{r7, pc}

08003058 <HAL_ADC_Start_DMA>:
  * @param  pData The destination Buffer address.
  * @param  Length The length of data to be transferred from ADC peripheral to memory.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef* hadc, uint32_t* pData, uint32_t Length)
{
 8003058:	b580      	push	{r7, lr}
 800305a:	b086      	sub	sp, #24
 800305c:	af00      	add	r7, sp, #0
 800305e:	60f8      	str	r0, [r7, #12]
 8003060:	60b9      	str	r1, [r7, #8]
 8003062:	607a      	str	r2, [r7, #4]
  __IO uint32_t counter = 0U;
 8003064:	2300      	movs	r3, #0
 8003066:	617b      	str	r3, [r7, #20]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge)); 
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8003068:	68fb      	ldr	r3, [r7, #12]
 800306a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800306e:	2b01      	cmp	r3, #1
 8003070:	d101      	bne.n	8003076 <HAL_ADC_Start_DMA+0x1e>
 8003072:	2302      	movs	r3, #2
 8003074:	e0af      	b.n	80031d6 <HAL_ADC_Start_DMA+0x17e>
 8003076:	68fb      	ldr	r3, [r7, #12]
 8003078:	2201      	movs	r2, #1
 800307a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during 
  Tstab time the ADC's stabilization */
  if((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 800307e:	68fb      	ldr	r3, [r7, #12]
 8003080:	681b      	ldr	r3, [r3, #0]
 8003082:	689b      	ldr	r3, [r3, #8]
 8003084:	f003 0301 	and.w	r3, r3, #1
 8003088:	2b01      	cmp	r3, #1
 800308a:	d018      	beq.n	80030be <HAL_ADC_Start_DMA+0x66>
  {  
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 800308c:	68fb      	ldr	r3, [r7, #12]
 800308e:	681b      	ldr	r3, [r3, #0]
 8003090:	689a      	ldr	r2, [r3, #8]
 8003092:	68fb      	ldr	r3, [r7, #12]
 8003094:	681b      	ldr	r3, [r3, #0]
 8003096:	f042 0201 	orr.w	r2, r2, #1
 800309a:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 800309c:	4b50      	ldr	r3, [pc, #320]	; (80031e0 <HAL_ADC_Start_DMA+0x188>)
 800309e:	681b      	ldr	r3, [r3, #0]
 80030a0:	4a50      	ldr	r2, [pc, #320]	; (80031e4 <HAL_ADC_Start_DMA+0x18c>)
 80030a2:	fba2 2303 	umull	r2, r3, r2, r3
 80030a6:	0c9a      	lsrs	r2, r3, #18
 80030a8:	4613      	mov	r3, r2
 80030aa:	005b      	lsls	r3, r3, #1
 80030ac:	4413      	add	r3, r2
 80030ae:	617b      	str	r3, [r7, #20]
    while(counter != 0U)
 80030b0:	e002      	b.n	80030b8 <HAL_ADC_Start_DMA+0x60>
    {
      counter--;
 80030b2:	697b      	ldr	r3, [r7, #20]
 80030b4:	3b01      	subs	r3, #1
 80030b6:	617b      	str	r3, [r7, #20]
    while(counter != 0U)
 80030b8:	697b      	ldr	r3, [r7, #20]
 80030ba:	2b00      	cmp	r3, #0
 80030bc:	d1f9      	bne.n	80030b2 <HAL_ADC_Start_DMA+0x5a>
    }
  }
  
  /* Start conversion if ADC is effectively enabled */
  if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 80030be:	68fb      	ldr	r3, [r7, #12]
 80030c0:	681b      	ldr	r3, [r3, #0]
 80030c2:	689b      	ldr	r3, [r3, #8]
 80030c4:	f003 0301 	and.w	r3, r3, #1
 80030c8:	2b01      	cmp	r3, #1
 80030ca:	f040 8083 	bne.w	80031d4 <HAL_ADC_Start_DMA+0x17c>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 80030ce:	68fb      	ldr	r3, [r7, #12]
 80030d0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80030d2:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 80030d6:	f023 0301 	bic.w	r3, r3, #1
 80030da:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 80030de:	68fb      	ldr	r3, [r7, #12]
 80030e0:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);
    
    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 80030e2:	68fb      	ldr	r3, [r7, #12]
 80030e4:	681b      	ldr	r3, [r3, #0]
 80030e6:	685b      	ldr	r3, [r3, #4]
 80030e8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80030ec:	2b00      	cmp	r3, #0
 80030ee:	d007      	beq.n	8003100 <HAL_ADC_Start_DMA+0xa8>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 80030f0:	68fb      	ldr	r3, [r7, #12]
 80030f2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80030f4:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 80030f8:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 80030fc:	68fb      	ldr	r3, [r7, #12]
 80030fe:	641a      	str	r2, [r3, #64]	; 0x40
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8003100:	68fb      	ldr	r3, [r7, #12]
 8003102:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003104:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8003108:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800310c:	d106      	bne.n	800311c <HAL_ADC_Start_DMA+0xc4>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 800310e:	68fb      	ldr	r3, [r7, #12]
 8003110:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003112:	f023 0206 	bic.w	r2, r3, #6
 8003116:	68fb      	ldr	r3, [r7, #12]
 8003118:	645a      	str	r2, [r3, #68]	; 0x44
 800311a:	e002      	b.n	8003122 <HAL_ADC_Start_DMA+0xca>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 800311c:	68fb      	ldr	r3, [r7, #12]
 800311e:	2200      	movs	r2, #0
 8003120:	645a      	str	r2, [r3, #68]	; 0x44
    }
    
    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);   
 8003122:	68fb      	ldr	r3, [r7, #12]
 8003124:	2200      	movs	r2, #0
 8003126:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Set the DMA transfer complete callback */
    hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 800312a:	68fb      	ldr	r3, [r7, #12]
 800312c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800312e:	4a2e      	ldr	r2, [pc, #184]	; (80031e8 <HAL_ADC_Start_DMA+0x190>)
 8003130:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Set the DMA half transfer complete callback */
    hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 8003132:	68fb      	ldr	r3, [r7, #12]
 8003134:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003136:	4a2d      	ldr	r2, [pc, #180]	; (80031ec <HAL_ADC_Start_DMA+0x194>)
 8003138:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Set the DMA error callback */
    hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 800313a:	68fb      	ldr	r3, [r7, #12]
 800313c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800313e:	4a2c      	ldr	r2, [pc, #176]	; (80031f0 <HAL_ADC_Start_DMA+0x198>)
 8003140:	64da      	str	r2, [r3, #76]	; 0x4c
    /* Manage ADC and DMA start: ADC overrun interruption, DMA start, ADC     */
    /* start (in case of SW start):                                           */
    
    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 8003142:	68fb      	ldr	r3, [r7, #12]
 8003144:	681b      	ldr	r3, [r3, #0]
 8003146:	f06f 0222 	mvn.w	r2, #34	; 0x22
 800314a:	601a      	str	r2, [r3, #0]

    /* Enable ADC overrun interrupt */
    __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 800314c:	68fb      	ldr	r3, [r7, #12]
 800314e:	681b      	ldr	r3, [r3, #0]
 8003150:	685a      	ldr	r2, [r3, #4]
 8003152:	68fb      	ldr	r3, [r7, #12]
 8003154:	681b      	ldr	r3, [r3, #0]
 8003156:	f042 6280 	orr.w	r2, r2, #67108864	; 0x4000000
 800315a:	605a      	str	r2, [r3, #4]
    
    /* Enable ADC DMA mode */
    hadc->Instance->CR2 |= ADC_CR2_DMA;
 800315c:	68fb      	ldr	r3, [r7, #12]
 800315e:	681b      	ldr	r3, [r3, #0]
 8003160:	689a      	ldr	r2, [r3, #8]
 8003162:	68fb      	ldr	r3, [r7, #12]
 8003164:	681b      	ldr	r3, [r3, #0]
 8003166:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800316a:	609a      	str	r2, [r3, #8]
    
    /* Start the DMA channel */
    HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 800316c:	68fb      	ldr	r3, [r7, #12]
 800316e:	6b98      	ldr	r0, [r3, #56]	; 0x38
 8003170:	68fb      	ldr	r3, [r7, #12]
 8003172:	681b      	ldr	r3, [r3, #0]
 8003174:	334c      	adds	r3, #76	; 0x4c
 8003176:	4619      	mov	r1, r3
 8003178:	68ba      	ldr	r2, [r7, #8]
 800317a:	687b      	ldr	r3, [r7, #4]
 800317c:	f001 fb98 	bl	80048b0 <HAL_DMA_Start_IT>
    
    /* Check if Multimode enabled */
    if(HAL_IS_BIT_CLR(ADC->CCR, ADC_CCR_MULTI))
 8003180:	4b1c      	ldr	r3, [pc, #112]	; (80031f4 <HAL_ADC_Start_DMA+0x19c>)
 8003182:	685b      	ldr	r3, [r3, #4]
 8003184:	f003 031f 	and.w	r3, r3, #31
 8003188:	2b00      	cmp	r3, #0
 800318a:	d10f      	bne.n	80031ac <HAL_ADC_Start_DMA+0x154>
    {
      /* if no external trigger present enable software conversion of regular channels */
      if((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET) 
 800318c:	68fb      	ldr	r3, [r7, #12]
 800318e:	681b      	ldr	r3, [r3, #0]
 8003190:	689b      	ldr	r3, [r3, #8]
 8003192:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8003196:	2b00      	cmp	r3, #0
 8003198:	d11c      	bne.n	80031d4 <HAL_ADC_Start_DMA+0x17c>
      {
        /* Enable the selected ADC software conversion for regular group */
        hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 800319a:	68fb      	ldr	r3, [r7, #12]
 800319c:	681b      	ldr	r3, [r3, #0]
 800319e:	689a      	ldr	r2, [r3, #8]
 80031a0:	68fb      	ldr	r3, [r7, #12]
 80031a2:	681b      	ldr	r3, [r3, #0]
 80031a4:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 80031a8:	609a      	str	r2, [r3, #8]
 80031aa:	e013      	b.n	80031d4 <HAL_ADC_Start_DMA+0x17c>
      }
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 80031ac:	68fb      	ldr	r3, [r7, #12]
 80031ae:	681b      	ldr	r3, [r3, #0]
 80031b0:	4a11      	ldr	r2, [pc, #68]	; (80031f8 <HAL_ADC_Start_DMA+0x1a0>)
 80031b2:	4293      	cmp	r3, r2
 80031b4:	d10e      	bne.n	80031d4 <HAL_ADC_Start_DMA+0x17c>
 80031b6:	68fb      	ldr	r3, [r7, #12]
 80031b8:	681b      	ldr	r3, [r3, #0]
 80031ba:	689b      	ldr	r3, [r3, #8]
 80031bc:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 80031c0:	2b00      	cmp	r3, #0
 80031c2:	d107      	bne.n	80031d4 <HAL_ADC_Start_DMA+0x17c>
      {
        /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 80031c4:	68fb      	ldr	r3, [r7, #12]
 80031c6:	681b      	ldr	r3, [r3, #0]
 80031c8:	689a      	ldr	r2, [r3, #8]
 80031ca:	68fb      	ldr	r3, [r7, #12]
 80031cc:	681b      	ldr	r3, [r3, #0]
 80031ce:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 80031d2:	609a      	str	r2, [r3, #8]
      }
    }
  }
  
  /* Return function status */
  return HAL_OK;
 80031d4:	2300      	movs	r3, #0
}
 80031d6:	4618      	mov	r0, r3
 80031d8:	3718      	adds	r7, #24
 80031da:	46bd      	mov	sp, r7
 80031dc:	bd80      	pop	{r7, pc}
 80031de:	bf00      	nop
 80031e0:	20000004 	.word	0x20000004
 80031e4:	431bde83 	.word	0x431bde83
 80031e8:	08003721 	.word	0x08003721
 80031ec:	080037db 	.word	0x080037db
 80031f0:	080037f7 	.word	0x080037f7
 80031f4:	40012300 	.word	0x40012300
 80031f8:	40012000 	.word	0x40012000

080031fc <HAL_ADC_Stop_DMA>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Stop_DMA(ADC_HandleTypeDef* hadc)
{
 80031fc:	b580      	push	{r7, lr}
 80031fe:	b084      	sub	sp, #16
 8003200:	af00      	add	r7, sp, #0
 8003202:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8003204:	2300      	movs	r3, #0
 8003206:	73fb      	strb	r3, [r7, #15]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8003208:	687b      	ldr	r3, [r7, #4]
 800320a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800320e:	2b01      	cmp	r3, #1
 8003210:	d101      	bne.n	8003216 <HAL_ADC_Stop_DMA+0x1a>
 8003212:	2302      	movs	r3, #2
 8003214:	e038      	b.n	8003288 <HAL_ADC_Stop_DMA+0x8c>
 8003216:	687b      	ldr	r3, [r7, #4]
 8003218:	2201      	movs	r2, #1
 800321a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  __HAL_ADC_DISABLE(hadc);
 800321e:	687b      	ldr	r3, [r7, #4]
 8003220:	681b      	ldr	r3, [r3, #0]
 8003222:	689a      	ldr	r2, [r3, #8]
 8003224:	687b      	ldr	r3, [r7, #4]
 8003226:	681b      	ldr	r3, [r3, #0]
 8003228:	f022 0201 	bic.w	r2, r2, #1
 800322c:	609a      	str	r2, [r3, #8]
  
  /* Check if ADC is effectively disabled */
  if(HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_ADON))
 800322e:	687b      	ldr	r3, [r7, #4]
 8003230:	681b      	ldr	r3, [r3, #0]
 8003232:	689b      	ldr	r3, [r3, #8]
 8003234:	f003 0301 	and.w	r3, r3, #1
 8003238:	2b00      	cmp	r3, #0
 800323a:	d120      	bne.n	800327e <HAL_ADC_Stop_DMA+0x82>
  {
    /* Disable the selected ADC DMA mode */
    hadc->Instance->CR2 &= ~ADC_CR2_DMA;
 800323c:	687b      	ldr	r3, [r7, #4]
 800323e:	681b      	ldr	r3, [r3, #0]
 8003240:	689a      	ldr	r2, [r3, #8]
 8003242:	687b      	ldr	r3, [r7, #4]
 8003244:	681b      	ldr	r3, [r3, #0]
 8003246:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800324a:	609a      	str	r2, [r3, #8]
    
    /* Disable the DMA channel (in case of DMA in circular mode or stop while */
    /* DMA transfer is on going)                                              */
    tmp_hal_status = HAL_DMA_Abort(hadc->DMA_Handle);
 800324c:	687b      	ldr	r3, [r7, #4]
 800324e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003250:	4618      	mov	r0, r3
 8003252:	f001 fb85 	bl	8004960 <HAL_DMA_Abort>
 8003256:	4603      	mov	r3, r0
 8003258:	73fb      	strb	r3, [r7, #15]
    
    /* Disable ADC overrun interrupt */
    __HAL_ADC_DISABLE_IT(hadc, ADC_IT_OVR);
 800325a:	687b      	ldr	r3, [r7, #4]
 800325c:	681b      	ldr	r3, [r3, #0]
 800325e:	685a      	ldr	r2, [r3, #4]
 8003260:	687b      	ldr	r3, [r7, #4]
 8003262:	681b      	ldr	r3, [r3, #0]
 8003264:	f022 6280 	bic.w	r2, r2, #67108864	; 0x4000000
 8003268:	605a      	str	r2, [r3, #4]
    
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800326a:	687b      	ldr	r3, [r7, #4]
 800326c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800326e:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8003272:	f023 0301 	bic.w	r3, r3, #1
 8003276:	f043 0201 	orr.w	r2, r3, #1
 800327a:	687b      	ldr	r3, [r7, #4]
 800327c:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_READY);
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800327e:	687b      	ldr	r3, [r7, #4]
 8003280:	2200      	movs	r2, #0
 8003282:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return tmp_hal_status;
 8003286:	7bfb      	ldrb	r3, [r7, #15]
}
 8003288:	4618      	mov	r0, r3
 800328a:	3710      	adds	r7, #16
 800328c:	46bd      	mov	sp, r7
 800328e:	bd80      	pop	{r7, pc}

08003290 <HAL_ADC_ConvCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 8003290:	b480      	push	{r7}
 8003292:	b083      	sub	sp, #12
 8003294:	af00      	add	r7, sp, #0
 8003296:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ConvCpltCallback could be implemented in the user file
   */
}
 8003298:	bf00      	nop
 800329a:	370c      	adds	r7, #12
 800329c:	46bd      	mov	sp, r7
 800329e:	bc80      	pop	{r7}
 80032a0:	4770      	bx	lr

080032a2 <HAL_ADC_ConvHalfCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef* hadc)
{
 80032a2:	b480      	push	{r7}
 80032a4:	b083      	sub	sp, #12
 80032a6:	af00      	add	r7, sp, #0
 80032a8:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ConvHalfCpltCallback could be implemented in the user file
   */
}
 80032aa:	bf00      	nop
 80032ac:	370c      	adds	r7, #12
 80032ae:	46bd      	mov	sp, r7
 80032b0:	bc80      	pop	{r7}
 80032b2:	4770      	bx	lr

080032b4 <HAL_ADC_LevelOutOfWindowCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_LevelOutOfWindowCallback(ADC_HandleTypeDef* hadc)
{
 80032b4:	b480      	push	{r7}
 80032b6:	b083      	sub	sp, #12
 80032b8:	af00      	add	r7, sp, #0
 80032ba:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_LevelOoutOfWindowCallback could be implemented in the user file
   */
}
 80032bc:	bf00      	nop
 80032be:	370c      	adds	r7, #12
 80032c0:	46bd      	mov	sp, r7
 80032c2:	bc80      	pop	{r7}
 80032c4:	4770      	bx	lr

080032c6 <HAL_ADC_ErrorCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 80032c6:	b480      	push	{r7}
 80032c8:	b083      	sub	sp, #12
 80032ca:	af00      	add	r7, sp, #0
 80032cc:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ErrorCallback could be implemented in the user file
   */
}
 80032ce:	bf00      	nop
 80032d0:	370c      	adds	r7, #12
 80032d2:	46bd      	mov	sp, r7
 80032d4:	bc80      	pop	{r7}
 80032d6:	4770      	bx	lr

080032d8 <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 80032d8:	b480      	push	{r7}
 80032da:	b085      	sub	sp, #20
 80032dc:	af00      	add	r7, sp, #0
 80032de:	6078      	str	r0, [r7, #4]
 80032e0:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 80032e2:	2300      	movs	r3, #0
 80032e4:	60fb      	str	r3, [r7, #12]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 80032e6:	687b      	ldr	r3, [r7, #4]
 80032e8:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80032ec:	2b01      	cmp	r3, #1
 80032ee:	d101      	bne.n	80032f4 <HAL_ADC_ConfigChannel+0x1c>
 80032f0:	2302      	movs	r3, #2
 80032f2:	e103      	b.n	80034fc <HAL_ADC_ConfigChannel+0x224>
 80032f4:	687b      	ldr	r3, [r7, #4]
 80032f6:	2201      	movs	r2, #1
 80032f8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 80032fc:	683b      	ldr	r3, [r7, #0]
 80032fe:	681b      	ldr	r3, [r3, #0]
 8003300:	2b09      	cmp	r3, #9
 8003302:	d925      	bls.n	8003350 <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8003304:	687b      	ldr	r3, [r7, #4]
 8003306:	681b      	ldr	r3, [r3, #0]
 8003308:	68d9      	ldr	r1, [r3, #12]
 800330a:	683b      	ldr	r3, [r7, #0]
 800330c:	681b      	ldr	r3, [r3, #0]
 800330e:	b29b      	uxth	r3, r3
 8003310:	461a      	mov	r2, r3
 8003312:	4613      	mov	r3, r2
 8003314:	005b      	lsls	r3, r3, #1
 8003316:	4413      	add	r3, r2
 8003318:	3b1e      	subs	r3, #30
 800331a:	2207      	movs	r2, #7
 800331c:	fa02 f303 	lsl.w	r3, r2, r3
 8003320:	43da      	mvns	r2, r3
 8003322:	687b      	ldr	r3, [r7, #4]
 8003324:	681b      	ldr	r3, [r3, #0]
 8003326:	400a      	ands	r2, r1
 8003328:	60da      	str	r2, [r3, #12]
    
    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 800332a:	687b      	ldr	r3, [r7, #4]
 800332c:	681b      	ldr	r3, [r3, #0]
 800332e:	68d9      	ldr	r1, [r3, #12]
 8003330:	683b      	ldr	r3, [r7, #0]
 8003332:	689a      	ldr	r2, [r3, #8]
 8003334:	683b      	ldr	r3, [r7, #0]
 8003336:	681b      	ldr	r3, [r3, #0]
 8003338:	b29b      	uxth	r3, r3
 800333a:	4618      	mov	r0, r3
 800333c:	4603      	mov	r3, r0
 800333e:	005b      	lsls	r3, r3, #1
 8003340:	4403      	add	r3, r0
 8003342:	3b1e      	subs	r3, #30
 8003344:	409a      	lsls	r2, r3
 8003346:	687b      	ldr	r3, [r7, #4]
 8003348:	681b      	ldr	r3, [r3, #0]
 800334a:	430a      	orrs	r2, r1
 800334c:	60da      	str	r2, [r3, #12]
 800334e:	e022      	b.n	8003396 <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8003350:	687b      	ldr	r3, [r7, #4]
 8003352:	681b      	ldr	r3, [r3, #0]
 8003354:	6919      	ldr	r1, [r3, #16]
 8003356:	683b      	ldr	r3, [r7, #0]
 8003358:	681b      	ldr	r3, [r3, #0]
 800335a:	b29b      	uxth	r3, r3
 800335c:	461a      	mov	r2, r3
 800335e:	4613      	mov	r3, r2
 8003360:	005b      	lsls	r3, r3, #1
 8003362:	4413      	add	r3, r2
 8003364:	2207      	movs	r2, #7
 8003366:	fa02 f303 	lsl.w	r3, r2, r3
 800336a:	43da      	mvns	r2, r3
 800336c:	687b      	ldr	r3, [r7, #4]
 800336e:	681b      	ldr	r3, [r3, #0]
 8003370:	400a      	ands	r2, r1
 8003372:	611a      	str	r2, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8003374:	687b      	ldr	r3, [r7, #4]
 8003376:	681b      	ldr	r3, [r3, #0]
 8003378:	6919      	ldr	r1, [r3, #16]
 800337a:	683b      	ldr	r3, [r7, #0]
 800337c:	689a      	ldr	r2, [r3, #8]
 800337e:	683b      	ldr	r3, [r7, #0]
 8003380:	681b      	ldr	r3, [r3, #0]
 8003382:	b29b      	uxth	r3, r3
 8003384:	4618      	mov	r0, r3
 8003386:	4603      	mov	r3, r0
 8003388:	005b      	lsls	r3, r3, #1
 800338a:	4403      	add	r3, r0
 800338c:	409a      	lsls	r2, r3
 800338e:	687b      	ldr	r3, [r7, #4]
 8003390:	681b      	ldr	r3, [r3, #0]
 8003392:	430a      	orrs	r2, r1
 8003394:	611a      	str	r2, [r3, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8003396:	683b      	ldr	r3, [r7, #0]
 8003398:	685b      	ldr	r3, [r3, #4]
 800339a:	2b06      	cmp	r3, #6
 800339c:	d824      	bhi.n	80033e8 <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 800339e:	687b      	ldr	r3, [r7, #4]
 80033a0:	681b      	ldr	r3, [r3, #0]
 80033a2:	6b59      	ldr	r1, [r3, #52]	; 0x34
 80033a4:	683b      	ldr	r3, [r7, #0]
 80033a6:	685a      	ldr	r2, [r3, #4]
 80033a8:	4613      	mov	r3, r2
 80033aa:	009b      	lsls	r3, r3, #2
 80033ac:	4413      	add	r3, r2
 80033ae:	3b05      	subs	r3, #5
 80033b0:	221f      	movs	r2, #31
 80033b2:	fa02 f303 	lsl.w	r3, r2, r3
 80033b6:	43da      	mvns	r2, r3
 80033b8:	687b      	ldr	r3, [r7, #4]
 80033ba:	681b      	ldr	r3, [r3, #0]
 80033bc:	400a      	ands	r2, r1
 80033be:	635a      	str	r2, [r3, #52]	; 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 80033c0:	687b      	ldr	r3, [r7, #4]
 80033c2:	681b      	ldr	r3, [r3, #0]
 80033c4:	6b59      	ldr	r1, [r3, #52]	; 0x34
 80033c6:	683b      	ldr	r3, [r7, #0]
 80033c8:	681b      	ldr	r3, [r3, #0]
 80033ca:	b29b      	uxth	r3, r3
 80033cc:	4618      	mov	r0, r3
 80033ce:	683b      	ldr	r3, [r7, #0]
 80033d0:	685a      	ldr	r2, [r3, #4]
 80033d2:	4613      	mov	r3, r2
 80033d4:	009b      	lsls	r3, r3, #2
 80033d6:	4413      	add	r3, r2
 80033d8:	3b05      	subs	r3, #5
 80033da:	fa00 f203 	lsl.w	r2, r0, r3
 80033de:	687b      	ldr	r3, [r7, #4]
 80033e0:	681b      	ldr	r3, [r3, #0]
 80033e2:	430a      	orrs	r2, r1
 80033e4:	635a      	str	r2, [r3, #52]	; 0x34
 80033e6:	e04c      	b.n	8003482 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 80033e8:	683b      	ldr	r3, [r7, #0]
 80033ea:	685b      	ldr	r3, [r3, #4]
 80033ec:	2b0c      	cmp	r3, #12
 80033ee:	d824      	bhi.n	800343a <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 80033f0:	687b      	ldr	r3, [r7, #4]
 80033f2:	681b      	ldr	r3, [r3, #0]
 80033f4:	6b19      	ldr	r1, [r3, #48]	; 0x30
 80033f6:	683b      	ldr	r3, [r7, #0]
 80033f8:	685a      	ldr	r2, [r3, #4]
 80033fa:	4613      	mov	r3, r2
 80033fc:	009b      	lsls	r3, r3, #2
 80033fe:	4413      	add	r3, r2
 8003400:	3b23      	subs	r3, #35	; 0x23
 8003402:	221f      	movs	r2, #31
 8003404:	fa02 f303 	lsl.w	r3, r2, r3
 8003408:	43da      	mvns	r2, r3
 800340a:	687b      	ldr	r3, [r7, #4]
 800340c:	681b      	ldr	r3, [r3, #0]
 800340e:	400a      	ands	r2, r1
 8003410:	631a      	str	r2, [r3, #48]	; 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 8003412:	687b      	ldr	r3, [r7, #4]
 8003414:	681b      	ldr	r3, [r3, #0]
 8003416:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8003418:	683b      	ldr	r3, [r7, #0]
 800341a:	681b      	ldr	r3, [r3, #0]
 800341c:	b29b      	uxth	r3, r3
 800341e:	4618      	mov	r0, r3
 8003420:	683b      	ldr	r3, [r7, #0]
 8003422:	685a      	ldr	r2, [r3, #4]
 8003424:	4613      	mov	r3, r2
 8003426:	009b      	lsls	r3, r3, #2
 8003428:	4413      	add	r3, r2
 800342a:	3b23      	subs	r3, #35	; 0x23
 800342c:	fa00 f203 	lsl.w	r2, r0, r3
 8003430:	687b      	ldr	r3, [r7, #4]
 8003432:	681b      	ldr	r3, [r3, #0]
 8003434:	430a      	orrs	r2, r1
 8003436:	631a      	str	r2, [r3, #48]	; 0x30
 8003438:	e023      	b.n	8003482 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 800343a:	687b      	ldr	r3, [r7, #4]
 800343c:	681b      	ldr	r3, [r3, #0]
 800343e:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8003440:	683b      	ldr	r3, [r7, #0]
 8003442:	685a      	ldr	r2, [r3, #4]
 8003444:	4613      	mov	r3, r2
 8003446:	009b      	lsls	r3, r3, #2
 8003448:	4413      	add	r3, r2
 800344a:	3b41      	subs	r3, #65	; 0x41
 800344c:	221f      	movs	r2, #31
 800344e:	fa02 f303 	lsl.w	r3, r2, r3
 8003452:	43da      	mvns	r2, r3
 8003454:	687b      	ldr	r3, [r7, #4]
 8003456:	681b      	ldr	r3, [r3, #0]
 8003458:	400a      	ands	r2, r1
 800345a:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 800345c:	687b      	ldr	r3, [r7, #4]
 800345e:	681b      	ldr	r3, [r3, #0]
 8003460:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8003462:	683b      	ldr	r3, [r7, #0]
 8003464:	681b      	ldr	r3, [r3, #0]
 8003466:	b29b      	uxth	r3, r3
 8003468:	4618      	mov	r0, r3
 800346a:	683b      	ldr	r3, [r7, #0]
 800346c:	685a      	ldr	r2, [r3, #4]
 800346e:	4613      	mov	r3, r2
 8003470:	009b      	lsls	r3, r3, #2
 8003472:	4413      	add	r3, r2
 8003474:	3b41      	subs	r3, #65	; 0x41
 8003476:	fa00 f203 	lsl.w	r2, r0, r3
 800347a:	687b      	ldr	r3, [r7, #4]
 800347c:	681b      	ldr	r3, [r3, #0]
 800347e:	430a      	orrs	r2, r1
 8003480:	62da      	str	r2, [r3, #44]	; 0x2c
  }
  
  /* if ADC1 Channel_18 is selected enable VBAT Channel */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 8003482:	687b      	ldr	r3, [r7, #4]
 8003484:	681b      	ldr	r3, [r3, #0]
 8003486:	4a20      	ldr	r2, [pc, #128]	; (8003508 <HAL_ADC_ConfigChannel+0x230>)
 8003488:	4293      	cmp	r3, r2
 800348a:	d109      	bne.n	80034a0 <HAL_ADC_ConfigChannel+0x1c8>
 800348c:	683b      	ldr	r3, [r7, #0]
 800348e:	681b      	ldr	r3, [r3, #0]
 8003490:	2b12      	cmp	r3, #18
 8003492:	d105      	bne.n	80034a0 <HAL_ADC_ConfigChannel+0x1c8>
  {
    /* Enable the VBAT channel*/
    ADC->CCR |= ADC_CCR_VBATE;
 8003494:	4b1d      	ldr	r3, [pc, #116]	; (800350c <HAL_ADC_ConfigChannel+0x234>)
 8003496:	685b      	ldr	r3, [r3, #4]
 8003498:	4a1c      	ldr	r2, [pc, #112]	; (800350c <HAL_ADC_ConfigChannel+0x234>)
 800349a:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 800349e:	6053      	str	r3, [r2, #4]
  }
  
  /* if ADC1 Channel_16 or Channel_17 is selected enable TSVREFE Channel(Temperature sensor and VREFINT) */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 80034a0:	687b      	ldr	r3, [r7, #4]
 80034a2:	681b      	ldr	r3, [r3, #0]
 80034a4:	4a18      	ldr	r2, [pc, #96]	; (8003508 <HAL_ADC_ConfigChannel+0x230>)
 80034a6:	4293      	cmp	r3, r2
 80034a8:	d123      	bne.n	80034f2 <HAL_ADC_ConfigChannel+0x21a>
 80034aa:	683b      	ldr	r3, [r7, #0]
 80034ac:	681b      	ldr	r3, [r3, #0]
 80034ae:	2b10      	cmp	r3, #16
 80034b0:	d003      	beq.n	80034ba <HAL_ADC_ConfigChannel+0x1e2>
 80034b2:	683b      	ldr	r3, [r7, #0]
 80034b4:	681b      	ldr	r3, [r3, #0]
 80034b6:	2b11      	cmp	r3, #17
 80034b8:	d11b      	bne.n	80034f2 <HAL_ADC_ConfigChannel+0x21a>
  {
    /* Enable the TSVREFE channel*/
    ADC->CCR |= ADC_CCR_TSVREFE;
 80034ba:	4b14      	ldr	r3, [pc, #80]	; (800350c <HAL_ADC_ConfigChannel+0x234>)
 80034bc:	685b      	ldr	r3, [r3, #4]
 80034be:	4a13      	ldr	r2, [pc, #76]	; (800350c <HAL_ADC_ConfigChannel+0x234>)
 80034c0:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 80034c4:	6053      	str	r3, [r2, #4]
    
    if((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR))
 80034c6:	683b      	ldr	r3, [r7, #0]
 80034c8:	681b      	ldr	r3, [r3, #0]
 80034ca:	2b10      	cmp	r3, #16
 80034cc:	d111      	bne.n	80034f2 <HAL_ADC_ConfigChannel+0x21a>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 80034ce:	4b10      	ldr	r3, [pc, #64]	; (8003510 <HAL_ADC_ConfigChannel+0x238>)
 80034d0:	681b      	ldr	r3, [r3, #0]
 80034d2:	4a10      	ldr	r2, [pc, #64]	; (8003514 <HAL_ADC_ConfigChannel+0x23c>)
 80034d4:	fba2 2303 	umull	r2, r3, r2, r3
 80034d8:	0c9a      	lsrs	r2, r3, #18
 80034da:	4613      	mov	r3, r2
 80034dc:	009b      	lsls	r3, r3, #2
 80034de:	4413      	add	r3, r2
 80034e0:	005b      	lsls	r3, r3, #1
 80034e2:	60fb      	str	r3, [r7, #12]
      while(counter != 0U)
 80034e4:	e002      	b.n	80034ec <HAL_ADC_ConfigChannel+0x214>
      {
        counter--;
 80034e6:	68fb      	ldr	r3, [r7, #12]
 80034e8:	3b01      	subs	r3, #1
 80034ea:	60fb      	str	r3, [r7, #12]
      while(counter != 0U)
 80034ec:	68fb      	ldr	r3, [r7, #12]
 80034ee:	2b00      	cmp	r3, #0
 80034f0:	d1f9      	bne.n	80034e6 <HAL_ADC_ConfigChannel+0x20e>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80034f2:	687b      	ldr	r3, [r7, #4]
 80034f4:	2200      	movs	r2, #0
 80034f6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 80034fa:	2300      	movs	r3, #0
}
 80034fc:	4618      	mov	r0, r3
 80034fe:	3714      	adds	r7, #20
 8003500:	46bd      	mov	sp, r7
 8003502:	bc80      	pop	{r7}
 8003504:	4770      	bx	lr
 8003506:	bf00      	nop
 8003508:	40012000 	.word	0x40012000
 800350c:	40012300 	.word	0x40012300
 8003510:	20000004 	.word	0x20000004
 8003514:	431bde83 	.word	0x431bde83

08003518 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 8003518:	b480      	push	{r7}
 800351a:	b085      	sub	sp, #20
 800351c:	af00      	add	r7, sp, #0
 800351e:	6078      	str	r0, [r7, #4]
  /* Set ADC parameters */
  /* Set the ADC clock prescaler */
  ADC->CCR &= ~(ADC_CCR_ADCPRE);
 8003520:	4b7d      	ldr	r3, [pc, #500]	; (8003718 <ADC_Init+0x200>)
 8003522:	685b      	ldr	r3, [r3, #4]
 8003524:	4a7c      	ldr	r2, [pc, #496]	; (8003718 <ADC_Init+0x200>)
 8003526:	f423 3340 	bic.w	r3, r3, #196608	; 0x30000
 800352a:	6053      	str	r3, [r2, #4]
  ADC->CCR |=  hadc->Init.ClockPrescaler;
 800352c:	4b7a      	ldr	r3, [pc, #488]	; (8003718 <ADC_Init+0x200>)
 800352e:	685a      	ldr	r2, [r3, #4]
 8003530:	687b      	ldr	r3, [r7, #4]
 8003532:	685b      	ldr	r3, [r3, #4]
 8003534:	4978      	ldr	r1, [pc, #480]	; (8003718 <ADC_Init+0x200>)
 8003536:	4313      	orrs	r3, r2
 8003538:	604b      	str	r3, [r1, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 800353a:	687b      	ldr	r3, [r7, #4]
 800353c:	681b      	ldr	r3, [r3, #0]
 800353e:	685a      	ldr	r2, [r3, #4]
 8003540:	687b      	ldr	r3, [r7, #4]
 8003542:	681b      	ldr	r3, [r3, #0]
 8003544:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8003548:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 800354a:	687b      	ldr	r3, [r7, #4]
 800354c:	681b      	ldr	r3, [r3, #0]
 800354e:	6859      	ldr	r1, [r3, #4]
 8003550:	687b      	ldr	r3, [r7, #4]
 8003552:	691b      	ldr	r3, [r3, #16]
 8003554:	021a      	lsls	r2, r3, #8
 8003556:	687b      	ldr	r3, [r7, #4]
 8003558:	681b      	ldr	r3, [r3, #0]
 800355a:	430a      	orrs	r2, r1
 800355c:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 800355e:	687b      	ldr	r3, [r7, #4]
 8003560:	681b      	ldr	r3, [r3, #0]
 8003562:	685a      	ldr	r2, [r3, #4]
 8003564:	687b      	ldr	r3, [r7, #4]
 8003566:	681b      	ldr	r3, [r3, #0]
 8003568:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 800356c:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 800356e:	687b      	ldr	r3, [r7, #4]
 8003570:	681b      	ldr	r3, [r3, #0]
 8003572:	6859      	ldr	r1, [r3, #4]
 8003574:	687b      	ldr	r3, [r7, #4]
 8003576:	689a      	ldr	r2, [r3, #8]
 8003578:	687b      	ldr	r3, [r7, #4]
 800357a:	681b      	ldr	r3, [r3, #0]
 800357c:	430a      	orrs	r2, r1
 800357e:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8003580:	687b      	ldr	r3, [r7, #4]
 8003582:	681b      	ldr	r3, [r3, #0]
 8003584:	689a      	ldr	r2, [r3, #8]
 8003586:	687b      	ldr	r3, [r7, #4]
 8003588:	681b      	ldr	r3, [r3, #0]
 800358a:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800358e:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8003590:	687b      	ldr	r3, [r7, #4]
 8003592:	681b      	ldr	r3, [r3, #0]
 8003594:	6899      	ldr	r1, [r3, #8]
 8003596:	687b      	ldr	r3, [r7, #4]
 8003598:	68da      	ldr	r2, [r3, #12]
 800359a:	687b      	ldr	r3, [r7, #4]
 800359c:	681b      	ldr	r3, [r3, #0]
 800359e:	430a      	orrs	r2, r1
 80035a0:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 80035a2:	687b      	ldr	r3, [r7, #4]
 80035a4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80035a6:	4a5d      	ldr	r2, [pc, #372]	; (800371c <ADC_Init+0x204>)
 80035a8:	4293      	cmp	r3, r2
 80035aa:	d022      	beq.n	80035f2 <ADC_Init+0xda>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 80035ac:	687b      	ldr	r3, [r7, #4]
 80035ae:	681b      	ldr	r3, [r3, #0]
 80035b0:	689a      	ldr	r2, [r3, #8]
 80035b2:	687b      	ldr	r3, [r7, #4]
 80035b4:	681b      	ldr	r3, [r3, #0]
 80035b6:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 80035ba:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 80035bc:	687b      	ldr	r3, [r7, #4]
 80035be:	681b      	ldr	r3, [r3, #0]
 80035c0:	6899      	ldr	r1, [r3, #8]
 80035c2:	687b      	ldr	r3, [r7, #4]
 80035c4:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80035c6:	687b      	ldr	r3, [r7, #4]
 80035c8:	681b      	ldr	r3, [r3, #0]
 80035ca:	430a      	orrs	r2, r1
 80035cc:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 80035ce:	687b      	ldr	r3, [r7, #4]
 80035d0:	681b      	ldr	r3, [r3, #0]
 80035d2:	689a      	ldr	r2, [r3, #8]
 80035d4:	687b      	ldr	r3, [r7, #4]
 80035d6:	681b      	ldr	r3, [r3, #0]
 80035d8:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 80035dc:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 80035de:	687b      	ldr	r3, [r7, #4]
 80035e0:	681b      	ldr	r3, [r3, #0]
 80035e2:	6899      	ldr	r1, [r3, #8]
 80035e4:	687b      	ldr	r3, [r7, #4]
 80035e6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80035e8:	687b      	ldr	r3, [r7, #4]
 80035ea:	681b      	ldr	r3, [r3, #0]
 80035ec:	430a      	orrs	r2, r1
 80035ee:	609a      	str	r2, [r3, #8]
 80035f0:	e00f      	b.n	8003612 <ADC_Init+0xfa>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 80035f2:	687b      	ldr	r3, [r7, #4]
 80035f4:	681b      	ldr	r3, [r3, #0]
 80035f6:	689a      	ldr	r2, [r3, #8]
 80035f8:	687b      	ldr	r3, [r7, #4]
 80035fa:	681b      	ldr	r3, [r3, #0]
 80035fc:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8003600:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8003602:	687b      	ldr	r3, [r7, #4]
 8003604:	681b      	ldr	r3, [r3, #0]
 8003606:	689a      	ldr	r2, [r3, #8]
 8003608:	687b      	ldr	r3, [r7, #4]
 800360a:	681b      	ldr	r3, [r3, #0]
 800360c:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8003610:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 8003612:	687b      	ldr	r3, [r7, #4]
 8003614:	681b      	ldr	r3, [r3, #0]
 8003616:	689a      	ldr	r2, [r3, #8]
 8003618:	687b      	ldr	r3, [r7, #4]
 800361a:	681b      	ldr	r3, [r3, #0]
 800361c:	f022 0202 	bic.w	r2, r2, #2
 8003620:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS(hadc->Init.ContinuousConvMode);
 8003622:	687b      	ldr	r3, [r7, #4]
 8003624:	681b      	ldr	r3, [r3, #0]
 8003626:	6899      	ldr	r1, [r3, #8]
 8003628:	687b      	ldr	r3, [r7, #4]
 800362a:	699b      	ldr	r3, [r3, #24]
 800362c:	005a      	lsls	r2, r3, #1
 800362e:	687b      	ldr	r3, [r7, #4]
 8003630:	681b      	ldr	r3, [r3, #0]
 8003632:	430a      	orrs	r2, r1
 8003634:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 8003636:	687b      	ldr	r3, [r7, #4]
 8003638:	6a1b      	ldr	r3, [r3, #32]
 800363a:	2b00      	cmp	r3, #0
 800363c:	d027      	beq.n	800368e <ADC_Init+0x176>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 800363e:	687b      	ldr	r3, [r7, #4]
 8003640:	681b      	ldr	r3, [r3, #0]
 8003642:	685a      	ldr	r2, [r3, #4]
 8003644:	687b      	ldr	r3, [r7, #4]
 8003646:	681b      	ldr	r3, [r3, #0]
 8003648:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800364c:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 800364e:	687b      	ldr	r3, [r7, #4]
 8003650:	681b      	ldr	r3, [r3, #0]
 8003652:	685a      	ldr	r2, [r3, #4]
 8003654:	687b      	ldr	r3, [r7, #4]
 8003656:	681b      	ldr	r3, [r3, #0]
 8003658:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 800365c:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 800365e:	687b      	ldr	r3, [r7, #4]
 8003660:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003662:	3b01      	subs	r3, #1
 8003664:	f44f 4260 	mov.w	r2, #57344	; 0xe000
 8003668:	60fa      	str	r2, [r7, #12]
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800366a:	68fa      	ldr	r2, [r7, #12]
 800366c:	fa92 f2a2 	rbit	r2, r2
 8003670:	60ba      	str	r2, [r7, #8]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8003672:	68ba      	ldr	r2, [r7, #8]
 8003674:	fab2 f282 	clz	r2, r2
 8003678:	b2d2      	uxtb	r2, r2
 800367a:	fa03 f102 	lsl.w	r1, r3, r2
 800367e:	687b      	ldr	r3, [r7, #4]
 8003680:	681b      	ldr	r3, [r3, #0]
 8003682:	685a      	ldr	r2, [r3, #4]
 8003684:	687b      	ldr	r3, [r7, #4]
 8003686:	681b      	ldr	r3, [r3, #0]
 8003688:	430a      	orrs	r2, r1
 800368a:	605a      	str	r2, [r3, #4]
 800368c:	e007      	b.n	800369e <ADC_Init+0x186>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 800368e:	687b      	ldr	r3, [r7, #4]
 8003690:	681b      	ldr	r3, [r3, #0]
 8003692:	685a      	ldr	r2, [r3, #4]
 8003694:	687b      	ldr	r3, [r7, #4]
 8003696:	681b      	ldr	r3, [r3, #0]
 8003698:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800369c:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 800369e:	687b      	ldr	r3, [r7, #4]
 80036a0:	681b      	ldr	r3, [r3, #0]
 80036a2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80036a4:	687b      	ldr	r3, [r7, #4]
 80036a6:	681b      	ldr	r3, [r3, #0]
 80036a8:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 80036ac:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 80036ae:	687b      	ldr	r3, [r7, #4]
 80036b0:	681b      	ldr	r3, [r3, #0]
 80036b2:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 80036b4:	687b      	ldr	r3, [r7, #4]
 80036b6:	69db      	ldr	r3, [r3, #28]
 80036b8:	3b01      	subs	r3, #1
 80036ba:	051a      	lsls	r2, r3, #20
 80036bc:	687b      	ldr	r3, [r7, #4]
 80036be:	681b      	ldr	r3, [r3, #0]
 80036c0:	430a      	orrs	r2, r1
 80036c2:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 80036c4:	687b      	ldr	r3, [r7, #4]
 80036c6:	681b      	ldr	r3, [r3, #0]
 80036c8:	689a      	ldr	r2, [r3, #8]
 80036ca:	687b      	ldr	r3, [r7, #4]
 80036cc:	681b      	ldr	r3, [r3, #0]
 80036ce:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 80036d2:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq(hadc->Init.DMAContinuousRequests);
 80036d4:	687b      	ldr	r3, [r7, #4]
 80036d6:	681b      	ldr	r3, [r3, #0]
 80036d8:	6899      	ldr	r1, [r3, #8]
 80036da:	687b      	ldr	r3, [r7, #4]
 80036dc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80036de:	025a      	lsls	r2, r3, #9
 80036e0:	687b      	ldr	r3, [r7, #4]
 80036e2:	681b      	ldr	r3, [r3, #0]
 80036e4:	430a      	orrs	r2, r1
 80036e6:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 80036e8:	687b      	ldr	r3, [r7, #4]
 80036ea:	681b      	ldr	r3, [r3, #0]
 80036ec:	689a      	ldr	r2, [r3, #8]
 80036ee:	687b      	ldr	r3, [r7, #4]
 80036f0:	681b      	ldr	r3, [r3, #0]
 80036f2:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80036f6:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 80036f8:	687b      	ldr	r3, [r7, #4]
 80036fa:	681b      	ldr	r3, [r3, #0]
 80036fc:	6899      	ldr	r1, [r3, #8]
 80036fe:	687b      	ldr	r3, [r7, #4]
 8003700:	695b      	ldr	r3, [r3, #20]
 8003702:	029a      	lsls	r2, r3, #10
 8003704:	687b      	ldr	r3, [r7, #4]
 8003706:	681b      	ldr	r3, [r3, #0]
 8003708:	430a      	orrs	r2, r1
 800370a:	609a      	str	r2, [r3, #8]
}
 800370c:	bf00      	nop
 800370e:	3714      	adds	r7, #20
 8003710:	46bd      	mov	sp, r7
 8003712:	bc80      	pop	{r7}
 8003714:	4770      	bx	lr
 8003716:	bf00      	nop
 8003718:	40012300 	.word	0x40012300
 800371c:	0f000001 	.word	0x0f000001

08003720 <ADC_DMAConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)   
{
 8003720:	b580      	push	{r7, lr}
 8003722:	b084      	sub	sp, #16
 8003724:	af00      	add	r7, sp, #0
 8003726:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8003728:	687b      	ldr	r3, [r7, #4]
 800372a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800372c:	60fb      	str	r3, [r7, #12]
  
  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 800372e:	68fb      	ldr	r3, [r7, #12]
 8003730:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003732:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8003736:	2b00      	cmp	r3, #0
 8003738:	d13c      	bne.n	80037b4 <ADC_DMAConvCplt+0x94>
  {
    /* Update ADC state machine */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 800373a:	68fb      	ldr	r3, [r7, #12]
 800373c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800373e:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8003742:	68fb      	ldr	r3, [r7, #12]
 8003744:	641a      	str	r2, [r3, #64]	; 0x40
    /* by external trigger, continuous mode or scan sequence on going.      */
    /* Note: On STM32F2, there is no independent flag of end of sequence.   */
    /*       The test of scan sequence on going is done either with scan    */
    /*       sequence disabled or with end of conversion flag set to        */
    /*       of end of sequence.                                            */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8003746:	68fb      	ldr	r3, [r7, #12]
 8003748:	681b      	ldr	r3, [r3, #0]
 800374a:	689b      	ldr	r3, [r3, #8]
 800374c:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8003750:	2b00      	cmp	r3, #0
 8003752:	d12b      	bne.n	80037ac <ADC_DMAConvCplt+0x8c>
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8003754:	68fb      	ldr	r3, [r7, #12]
 8003756:	699b      	ldr	r3, [r3, #24]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8003758:	2b00      	cmp	r3, #0
 800375a:	d127      	bne.n	80037ac <ADC_DMAConvCplt+0x8c>
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 800375c:	68fb      	ldr	r3, [r7, #12]
 800375e:	681b      	ldr	r3, [r3, #0]
 8003760:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003762:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8003766:	2b00      	cmp	r3, #0
 8003768:	d006      	beq.n	8003778 <ADC_DMAConvCplt+0x58>
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)  )   )
 800376a:	68fb      	ldr	r3, [r7, #12]
 800376c:	681b      	ldr	r3, [r3, #0]
 800376e:	689b      	ldr	r3, [r3, #8]
 8003770:	f403 6380 	and.w	r3, r3, #1024	; 0x400
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 8003774:	2b00      	cmp	r3, #0
 8003776:	d119      	bne.n	80037ac <ADC_DMAConvCplt+0x8c>
    {
      /* Disable ADC end of single conversion interrupt on group regular */
      /* Note: Overrun interrupt was enabled with EOC interrupt in          */
      /* HAL_ADC_Start_IT(), but is not disabled here because can be used   */
      /* by overrun IRQ process below.                                      */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 8003778:	68fb      	ldr	r3, [r7, #12]
 800377a:	681b      	ldr	r3, [r3, #0]
 800377c:	685a      	ldr	r2, [r3, #4]
 800377e:	68fb      	ldr	r3, [r7, #12]
 8003780:	681b      	ldr	r3, [r3, #0]
 8003782:	f022 0220 	bic.w	r2, r2, #32
 8003786:	605a      	str	r2, [r3, #4]
      
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8003788:	68fb      	ldr	r3, [r7, #12]
 800378a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800378c:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8003790:	68fb      	ldr	r3, [r7, #12]
 8003792:	641a      	str	r2, [r3, #64]	; 0x40
      
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8003794:	68fb      	ldr	r3, [r7, #12]
 8003796:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003798:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800379c:	2b00      	cmp	r3, #0
 800379e:	d105      	bne.n	80037ac <ADC_DMAConvCplt+0x8c>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80037a0:	68fb      	ldr	r3, [r7, #12]
 80037a2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80037a4:	f043 0201 	orr.w	r2, r3, #1
 80037a8:	68fb      	ldr	r3, [r7, #12]
 80037aa:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 80037ac:	68f8      	ldr	r0, [r7, #12]
 80037ae:	f7ff fd6f 	bl	8003290 <HAL_ADC_ConvCpltCallback>
	{
      /* Call DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 80037b2:	e00e      	b.n	80037d2 <ADC_DMAConvCplt+0xb2>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 80037b4:	68fb      	ldr	r3, [r7, #12]
 80037b6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80037b8:	f003 0310 	and.w	r3, r3, #16
 80037bc:	2b00      	cmp	r3, #0
 80037be:	d003      	beq.n	80037c8 <ADC_DMAConvCplt+0xa8>
      HAL_ADC_ErrorCallback(hadc);
 80037c0:	68f8      	ldr	r0, [r7, #12]
 80037c2:	f7ff fd80 	bl	80032c6 <HAL_ADC_ErrorCallback>
}
 80037c6:	e004      	b.n	80037d2 <ADC_DMAConvCplt+0xb2>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 80037c8:	68fb      	ldr	r3, [r7, #12]
 80037ca:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80037cc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80037ce:	6878      	ldr	r0, [r7, #4]
 80037d0:	4798      	blx	r3
}
 80037d2:	bf00      	nop
 80037d4:	3710      	adds	r7, #16
 80037d6:	46bd      	mov	sp, r7
 80037d8:	bd80      	pop	{r7, pc}

080037da <ADC_DMAHalfConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)   
{
 80037da:	b580      	push	{r7, lr}
 80037dc:	b084      	sub	sp, #16
 80037de:	af00      	add	r7, sp, #0
 80037e0:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 80037e2:	687b      	ldr	r3, [r7, #4]
 80037e4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80037e6:	60fb      	str	r3, [r7, #12]
  
  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 80037e8:	68f8      	ldr	r0, [r7, #12]
 80037ea:	f7ff fd5a 	bl	80032a2 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 80037ee:	bf00      	nop
 80037f0:	3710      	adds	r7, #16
 80037f2:	46bd      	mov	sp, r7
 80037f4:	bd80      	pop	{r7, pc}

080037f6 <ADC_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAError(DMA_HandleTypeDef *hdma)   
{
 80037f6:	b580      	push	{r7, lr}
 80037f8:	b084      	sub	sp, #16
 80037fa:	af00      	add	r7, sp, #0
 80037fc:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 80037fe:	687b      	ldr	r3, [r7, #4]
 8003800:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003802:	60fb      	str	r3, [r7, #12]
  hadc->State= HAL_ADC_STATE_ERROR_DMA;
 8003804:	68fb      	ldr	r3, [r7, #12]
 8003806:	2240      	movs	r2, #64	; 0x40
 8003808:	641a      	str	r2, [r3, #64]	; 0x40
  /* Set ADC error code to DMA error */
  hadc->ErrorCode |= HAL_ADC_ERROR_DMA;
 800380a:	68fb      	ldr	r3, [r7, #12]
 800380c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800380e:	f043 0204 	orr.w	r2, r3, #4
 8003812:	68fb      	ldr	r3, [r7, #12]
 8003814:	645a      	str	r2, [r3, #68]	; 0x44
   /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 8003816:	68f8      	ldr	r0, [r7, #12]
 8003818:	f7ff fd55 	bl	80032c6 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 800381c:	bf00      	nop
 800381e:	3710      	adds	r7, #16
 8003820:	46bd      	mov	sp, r7
 8003822:	bd80      	pop	{r7, pc}

08003824 <HAL_ADCEx_InjectedConvCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADCEx_InjectedConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 8003824:	b480      	push	{r7}
 8003826:	b083      	sub	sp, #12
 8003828:	af00      	add	r7, sp, #0
 800382a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_InjectedConvCpltCallback could be implemented in the user file
   */
}
 800382c:	bf00      	nop
 800382e:	370c      	adds	r7, #12
 8003830:	46bd      	mov	sp, r7
 8003832:	bc80      	pop	{r7}
 8003834:	4770      	bx	lr

08003836 <HAL_CAN_Init>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Init(CAN_HandleTypeDef *hcan)
{
 8003836:	b580      	push	{r7, lr}
 8003838:	b084      	sub	sp, #16
 800383a:	af00      	add	r7, sp, #0
 800383c:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check CAN handle */
  if (hcan == NULL)
 800383e:	687b      	ldr	r3, [r7, #4]
 8003840:	2b00      	cmp	r3, #0
 8003842:	d101      	bne.n	8003848 <HAL_CAN_Init+0x12>
  {
    return HAL_ERROR;
 8003844:	2301      	movs	r3, #1
 8003846:	e0ed      	b.n	8003a24 <HAL_CAN_Init+0x1ee>
    /* Init the low level hardware: CLOCK, NVIC */
    hcan->MspInitCallback(hcan);
  }

#else
  if (hcan->State == HAL_CAN_STATE_RESET)
 8003848:	687b      	ldr	r3, [r7, #4]
 800384a:	f893 3020 	ldrb.w	r3, [r3, #32]
 800384e:	b2db      	uxtb	r3, r3
 8003850:	2b00      	cmp	r3, #0
 8003852:	d102      	bne.n	800385a <HAL_CAN_Init+0x24>
  {
    /* Init the low level hardware: CLOCK, NVIC */
    HAL_CAN_MspInit(hcan);
 8003854:	6878      	ldr	r0, [r7, #4]
 8003856:	f7fe fc03 	bl	8002060 <HAL_CAN_MspInit>
  }
#endif /* (USE_HAL_CAN_REGISTER_CALLBACKS) */

  /* Exit from sleep mode */
  CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_SLEEP);
 800385a:	687b      	ldr	r3, [r7, #4]
 800385c:	681b      	ldr	r3, [r3, #0]
 800385e:	681a      	ldr	r2, [r3, #0]
 8003860:	687b      	ldr	r3, [r7, #4]
 8003862:	681b      	ldr	r3, [r3, #0]
 8003864:	f022 0202 	bic.w	r2, r2, #2
 8003868:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 800386a:	f7ff fa45 	bl	8002cf8 <HAL_GetTick>
 800386e:	60f8      	str	r0, [r7, #12]

  /* Check Sleep mode leave acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 8003870:	e012      	b.n	8003898 <HAL_CAN_Init+0x62>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8003872:	f7ff fa41 	bl	8002cf8 <HAL_GetTick>
 8003876:	4602      	mov	r2, r0
 8003878:	68fb      	ldr	r3, [r7, #12]
 800387a:	1ad3      	subs	r3, r2, r3
 800387c:	2b0a      	cmp	r3, #10
 800387e:	d90b      	bls.n	8003898 <HAL_CAN_Init+0x62>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8003880:	687b      	ldr	r3, [r7, #4]
 8003882:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003884:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 8003888:	687b      	ldr	r3, [r7, #4]
 800388a:	625a      	str	r2, [r3, #36]	; 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 800388c:	687b      	ldr	r3, [r7, #4]
 800388e:	2205      	movs	r2, #5
 8003890:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 8003894:	2301      	movs	r3, #1
 8003896:	e0c5      	b.n	8003a24 <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 8003898:	687b      	ldr	r3, [r7, #4]
 800389a:	681b      	ldr	r3, [r3, #0]
 800389c:	685b      	ldr	r3, [r3, #4]
 800389e:	f003 0302 	and.w	r3, r3, #2
 80038a2:	2b00      	cmp	r3, #0
 80038a4:	d1e5      	bne.n	8003872 <HAL_CAN_Init+0x3c>
    }
  }

  /* Request initialisation */
  SET_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 80038a6:	687b      	ldr	r3, [r7, #4]
 80038a8:	681b      	ldr	r3, [r3, #0]
 80038aa:	681a      	ldr	r2, [r3, #0]
 80038ac:	687b      	ldr	r3, [r7, #4]
 80038ae:	681b      	ldr	r3, [r3, #0]
 80038b0:	f042 0201 	orr.w	r2, r2, #1
 80038b4:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 80038b6:	f7ff fa1f 	bl	8002cf8 <HAL_GetTick>
 80038ba:	60f8      	str	r0, [r7, #12]

  /* Wait initialisation acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 80038bc:	e012      	b.n	80038e4 <HAL_CAN_Init+0xae>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 80038be:	f7ff fa1b 	bl	8002cf8 <HAL_GetTick>
 80038c2:	4602      	mov	r2, r0
 80038c4:	68fb      	ldr	r3, [r7, #12]
 80038c6:	1ad3      	subs	r3, r2, r3
 80038c8:	2b0a      	cmp	r3, #10
 80038ca:	d90b      	bls.n	80038e4 <HAL_CAN_Init+0xae>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 80038cc:	687b      	ldr	r3, [r7, #4]
 80038ce:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80038d0:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 80038d4:	687b      	ldr	r3, [r7, #4]
 80038d6:	625a      	str	r2, [r3, #36]	; 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 80038d8:	687b      	ldr	r3, [r7, #4]
 80038da:	2205      	movs	r2, #5
 80038dc:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 80038e0:	2301      	movs	r3, #1
 80038e2:	e09f      	b.n	8003a24 <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 80038e4:	687b      	ldr	r3, [r7, #4]
 80038e6:	681b      	ldr	r3, [r3, #0]
 80038e8:	685b      	ldr	r3, [r3, #4]
 80038ea:	f003 0301 	and.w	r3, r3, #1
 80038ee:	2b00      	cmp	r3, #0
 80038f0:	d0e5      	beq.n	80038be <HAL_CAN_Init+0x88>
    }
  }

  /* Set the time triggered communication mode */
  if (hcan->Init.TimeTriggeredMode == ENABLE)
 80038f2:	687b      	ldr	r3, [r7, #4]
 80038f4:	7e1b      	ldrb	r3, [r3, #24]
 80038f6:	2b01      	cmp	r3, #1
 80038f8:	d108      	bne.n	800390c <HAL_CAN_Init+0xd6>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 80038fa:	687b      	ldr	r3, [r7, #4]
 80038fc:	681b      	ldr	r3, [r3, #0]
 80038fe:	681a      	ldr	r2, [r3, #0]
 8003900:	687b      	ldr	r3, [r7, #4]
 8003902:	681b      	ldr	r3, [r3, #0]
 8003904:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8003908:	601a      	str	r2, [r3, #0]
 800390a:	e007      	b.n	800391c <HAL_CAN_Init+0xe6>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 800390c:	687b      	ldr	r3, [r7, #4]
 800390e:	681b      	ldr	r3, [r3, #0]
 8003910:	681a      	ldr	r2, [r3, #0]
 8003912:	687b      	ldr	r3, [r7, #4]
 8003914:	681b      	ldr	r3, [r3, #0]
 8003916:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800391a:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic bus-off management */
  if (hcan->Init.AutoBusOff == ENABLE)
 800391c:	687b      	ldr	r3, [r7, #4]
 800391e:	7e5b      	ldrb	r3, [r3, #25]
 8003920:	2b01      	cmp	r3, #1
 8003922:	d108      	bne.n	8003936 <HAL_CAN_Init+0x100>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8003924:	687b      	ldr	r3, [r7, #4]
 8003926:	681b      	ldr	r3, [r3, #0]
 8003928:	681a      	ldr	r2, [r3, #0]
 800392a:	687b      	ldr	r3, [r7, #4]
 800392c:	681b      	ldr	r3, [r3, #0]
 800392e:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8003932:	601a      	str	r2, [r3, #0]
 8003934:	e007      	b.n	8003946 <HAL_CAN_Init+0x110>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8003936:	687b      	ldr	r3, [r7, #4]
 8003938:	681b      	ldr	r3, [r3, #0]
 800393a:	681a      	ldr	r2, [r3, #0]
 800393c:	687b      	ldr	r3, [r7, #4]
 800393e:	681b      	ldr	r3, [r3, #0]
 8003940:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8003944:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic wake-up mode */
  if (hcan->Init.AutoWakeUp == ENABLE)
 8003946:	687b      	ldr	r3, [r7, #4]
 8003948:	7e9b      	ldrb	r3, [r3, #26]
 800394a:	2b01      	cmp	r3, #1
 800394c:	d108      	bne.n	8003960 <HAL_CAN_Init+0x12a>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 800394e:	687b      	ldr	r3, [r7, #4]
 8003950:	681b      	ldr	r3, [r3, #0]
 8003952:	681a      	ldr	r2, [r3, #0]
 8003954:	687b      	ldr	r3, [r7, #4]
 8003956:	681b      	ldr	r3, [r3, #0]
 8003958:	f042 0220 	orr.w	r2, r2, #32
 800395c:	601a      	str	r2, [r3, #0]
 800395e:	e007      	b.n	8003970 <HAL_CAN_Init+0x13a>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 8003960:	687b      	ldr	r3, [r7, #4]
 8003962:	681b      	ldr	r3, [r3, #0]
 8003964:	681a      	ldr	r2, [r3, #0]
 8003966:	687b      	ldr	r3, [r7, #4]
 8003968:	681b      	ldr	r3, [r3, #0]
 800396a:	f022 0220 	bic.w	r2, r2, #32
 800396e:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic retransmission */
  if (hcan->Init.AutoRetransmission == ENABLE)
 8003970:	687b      	ldr	r3, [r7, #4]
 8003972:	7edb      	ldrb	r3, [r3, #27]
 8003974:	2b01      	cmp	r3, #1
 8003976:	d108      	bne.n	800398a <HAL_CAN_Init+0x154>
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8003978:	687b      	ldr	r3, [r7, #4]
 800397a:	681b      	ldr	r3, [r3, #0]
 800397c:	681a      	ldr	r2, [r3, #0]
 800397e:	687b      	ldr	r3, [r7, #4]
 8003980:	681b      	ldr	r3, [r3, #0]
 8003982:	f022 0210 	bic.w	r2, r2, #16
 8003986:	601a      	str	r2, [r3, #0]
 8003988:	e007      	b.n	800399a <HAL_CAN_Init+0x164>
  }
  else
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 800398a:	687b      	ldr	r3, [r7, #4]
 800398c:	681b      	ldr	r3, [r3, #0]
 800398e:	681a      	ldr	r2, [r3, #0]
 8003990:	687b      	ldr	r3, [r7, #4]
 8003992:	681b      	ldr	r3, [r3, #0]
 8003994:	f042 0210 	orr.w	r2, r2, #16
 8003998:	601a      	str	r2, [r3, #0]
  }

  /* Set the receive FIFO locked mode */
  if (hcan->Init.ReceiveFifoLocked == ENABLE)
 800399a:	687b      	ldr	r3, [r7, #4]
 800399c:	7f1b      	ldrb	r3, [r3, #28]
 800399e:	2b01      	cmp	r3, #1
 80039a0:	d108      	bne.n	80039b4 <HAL_CAN_Init+0x17e>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 80039a2:	687b      	ldr	r3, [r7, #4]
 80039a4:	681b      	ldr	r3, [r3, #0]
 80039a6:	681a      	ldr	r2, [r3, #0]
 80039a8:	687b      	ldr	r3, [r7, #4]
 80039aa:	681b      	ldr	r3, [r3, #0]
 80039ac:	f042 0208 	orr.w	r2, r2, #8
 80039b0:	601a      	str	r2, [r3, #0]
 80039b2:	e007      	b.n	80039c4 <HAL_CAN_Init+0x18e>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 80039b4:	687b      	ldr	r3, [r7, #4]
 80039b6:	681b      	ldr	r3, [r3, #0]
 80039b8:	681a      	ldr	r2, [r3, #0]
 80039ba:	687b      	ldr	r3, [r7, #4]
 80039bc:	681b      	ldr	r3, [r3, #0]
 80039be:	f022 0208 	bic.w	r2, r2, #8
 80039c2:	601a      	str	r2, [r3, #0]
  }

  /* Set the transmit FIFO priority */
  if (hcan->Init.TransmitFifoPriority == ENABLE)
 80039c4:	687b      	ldr	r3, [r7, #4]
 80039c6:	7f5b      	ldrb	r3, [r3, #29]
 80039c8:	2b01      	cmp	r3, #1
 80039ca:	d108      	bne.n	80039de <HAL_CAN_Init+0x1a8>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 80039cc:	687b      	ldr	r3, [r7, #4]
 80039ce:	681b      	ldr	r3, [r3, #0]
 80039d0:	681a      	ldr	r2, [r3, #0]
 80039d2:	687b      	ldr	r3, [r7, #4]
 80039d4:	681b      	ldr	r3, [r3, #0]
 80039d6:	f042 0204 	orr.w	r2, r2, #4
 80039da:	601a      	str	r2, [r3, #0]
 80039dc:	e007      	b.n	80039ee <HAL_CAN_Init+0x1b8>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 80039de:	687b      	ldr	r3, [r7, #4]
 80039e0:	681b      	ldr	r3, [r3, #0]
 80039e2:	681a      	ldr	r2, [r3, #0]
 80039e4:	687b      	ldr	r3, [r7, #4]
 80039e6:	681b      	ldr	r3, [r3, #0]
 80039e8:	f022 0204 	bic.w	r2, r2, #4
 80039ec:	601a      	str	r2, [r3, #0]
  }

  /* Set the bit timing register */
  WRITE_REG(hcan->Instance->BTR, (uint32_t)(hcan->Init.Mode           |
 80039ee:	687b      	ldr	r3, [r7, #4]
 80039f0:	689a      	ldr	r2, [r3, #8]
 80039f2:	687b      	ldr	r3, [r7, #4]
 80039f4:	68db      	ldr	r3, [r3, #12]
 80039f6:	431a      	orrs	r2, r3
 80039f8:	687b      	ldr	r3, [r7, #4]
 80039fa:	691b      	ldr	r3, [r3, #16]
 80039fc:	431a      	orrs	r2, r3
 80039fe:	687b      	ldr	r3, [r7, #4]
 8003a00:	695b      	ldr	r3, [r3, #20]
 8003a02:	ea42 0103 	orr.w	r1, r2, r3
 8003a06:	687b      	ldr	r3, [r7, #4]
 8003a08:	685b      	ldr	r3, [r3, #4]
 8003a0a:	1e5a      	subs	r2, r3, #1
 8003a0c:	687b      	ldr	r3, [r7, #4]
 8003a0e:	681b      	ldr	r3, [r3, #0]
 8003a10:	430a      	orrs	r2, r1
 8003a12:	61da      	str	r2, [r3, #28]
                                            hcan->Init.TimeSeg1       |
                                            hcan->Init.TimeSeg2       |
                                            (hcan->Init.Prescaler - 1U)));

  /* Initialize the error code */
  hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 8003a14:	687b      	ldr	r3, [r7, #4]
 8003a16:	2200      	movs	r2, #0
 8003a18:	625a      	str	r2, [r3, #36]	; 0x24

  /* Initialize the CAN state */
  hcan->State = HAL_CAN_STATE_READY;
 8003a1a:	687b      	ldr	r3, [r7, #4]
 8003a1c:	2201      	movs	r2, #1
 8003a1e:	f883 2020 	strb.w	r2, [r3, #32]

  /* Return function status */
  return HAL_OK;
 8003a22:	2300      	movs	r3, #0
}
 8003a24:	4618      	mov	r0, r3
 8003a26:	3710      	adds	r7, #16
 8003a28:	46bd      	mov	sp, r7
 8003a2a:	bd80      	pop	{r7, pc}

08003a2c <HAL_CAN_ConfigFilter>:
  * @param  sFilterConfig pointer to a CAN_FilterTypeDef structure that
  *         contains the filter configuration information.
  * @retval None
  */
HAL_StatusTypeDef HAL_CAN_ConfigFilter(CAN_HandleTypeDef *hcan, CAN_FilterTypeDef *sFilterConfig)
{
 8003a2c:	b480      	push	{r7}
 8003a2e:	b087      	sub	sp, #28
 8003a30:	af00      	add	r7, sp, #0
 8003a32:	6078      	str	r0, [r7, #4]
 8003a34:	6039      	str	r1, [r7, #0]
  uint32_t filternbrbitpos;
  CAN_TypeDef *can_ip = hcan->Instance;
 8003a36:	687b      	ldr	r3, [r7, #4]
 8003a38:	681b      	ldr	r3, [r3, #0]
 8003a3a:	617b      	str	r3, [r7, #20]
  HAL_CAN_StateTypeDef state = hcan->State;
 8003a3c:	687b      	ldr	r3, [r7, #4]
 8003a3e:	f893 3020 	ldrb.w	r3, [r3, #32]
 8003a42:	74fb      	strb	r3, [r7, #19]

  if ((state == HAL_CAN_STATE_READY) ||
 8003a44:	7cfb      	ldrb	r3, [r7, #19]
 8003a46:	2b01      	cmp	r3, #1
 8003a48:	d003      	beq.n	8003a52 <HAL_CAN_ConfigFilter+0x26>
 8003a4a:	7cfb      	ldrb	r3, [r7, #19]
 8003a4c:	2b02      	cmp	r3, #2
 8003a4e:	f040 80be 	bne.w	8003bce <HAL_CAN_ConfigFilter+0x1a2>
    assert_param(IS_CAN_FILTER_ACTIVATION(sFilterConfig->FilterActivation));

#if   defined(CAN2)
    /* CAN1 and CAN2 are dual instances with 28 common filters banks */
    /* Select master instance to access the filter banks */
    can_ip = CAN1;
 8003a52:	4b65      	ldr	r3, [pc, #404]	; (8003be8 <HAL_CAN_ConfigFilter+0x1bc>)
 8003a54:	617b      	str	r3, [r7, #20]
    /* Check the parameters */
    assert_param(IS_CAN_FILTER_BANK_SINGLE(sFilterConfig->FilterBank));
#endif

    /* Initialisation mode for the filter */
    SET_BIT(can_ip->FMR, CAN_FMR_FINIT);
 8003a56:	697b      	ldr	r3, [r7, #20]
 8003a58:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8003a5c:	f043 0201 	orr.w	r2, r3, #1
 8003a60:	697b      	ldr	r3, [r7, #20]
 8003a62:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200

#if   defined(CAN2)
    /* Select the start filter number of CAN2 slave instance */
    CLEAR_BIT(can_ip->FMR, CAN_FMR_CAN2SB);
 8003a66:	697b      	ldr	r3, [r7, #20]
 8003a68:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8003a6c:	f423 527c 	bic.w	r2, r3, #16128	; 0x3f00
 8003a70:	697b      	ldr	r3, [r7, #20]
 8003a72:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200
    SET_BIT(can_ip->FMR, sFilterConfig->SlaveStartFilterBank << CAN_FMR_CAN2SB_Pos);
 8003a76:	697b      	ldr	r3, [r7, #20]
 8003a78:	f8d3 2200 	ldr.w	r2, [r3, #512]	; 0x200
 8003a7c:	683b      	ldr	r3, [r7, #0]
 8003a7e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003a80:	021b      	lsls	r3, r3, #8
 8003a82:	431a      	orrs	r2, r3
 8003a84:	697b      	ldr	r3, [r7, #20]
 8003a86:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200

#endif
    /* Convert filter number into bit position */
    filternbrbitpos = (uint32_t)1 << (sFilterConfig->FilterBank & 0x1FU);
 8003a8a:	683b      	ldr	r3, [r7, #0]
 8003a8c:	695b      	ldr	r3, [r3, #20]
 8003a8e:	f003 031f 	and.w	r3, r3, #31
 8003a92:	2201      	movs	r2, #1
 8003a94:	fa02 f303 	lsl.w	r3, r2, r3
 8003a98:	60fb      	str	r3, [r7, #12]

    /* Filter Deactivation */
    CLEAR_BIT(can_ip->FA1R, filternbrbitpos);
 8003a9a:	697b      	ldr	r3, [r7, #20]
 8003a9c:	f8d3 221c 	ldr.w	r2, [r3, #540]	; 0x21c
 8003aa0:	68fb      	ldr	r3, [r7, #12]
 8003aa2:	43db      	mvns	r3, r3
 8003aa4:	401a      	ands	r2, r3
 8003aa6:	697b      	ldr	r3, [r7, #20]
 8003aa8:	f8c3 221c 	str.w	r2, [r3, #540]	; 0x21c

    /* Filter Scale */
    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_16BIT)
 8003aac:	683b      	ldr	r3, [r7, #0]
 8003aae:	69db      	ldr	r3, [r3, #28]
 8003ab0:	2b00      	cmp	r3, #0
 8003ab2:	d123      	bne.n	8003afc <HAL_CAN_ConfigFilter+0xd0>
    {
      /* 16-bit scale for the filter */
      CLEAR_BIT(can_ip->FS1R, filternbrbitpos);
 8003ab4:	697b      	ldr	r3, [r7, #20]
 8003ab6:	f8d3 220c 	ldr.w	r2, [r3, #524]	; 0x20c
 8003aba:	68fb      	ldr	r3, [r7, #12]
 8003abc:	43db      	mvns	r3, r3
 8003abe:	401a      	ands	r2, r3
 8003ac0:	697b      	ldr	r3, [r7, #20]
 8003ac2:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

      /* First 16-bit identifier and First 16-bit mask */
      /* Or First 16-bit identifier and Second 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 8003ac6:	683b      	ldr	r3, [r7, #0]
 8003ac8:	68db      	ldr	r3, [r3, #12]
 8003aca:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 8003acc:	683b      	ldr	r3, [r7, #0]
 8003ace:	685b      	ldr	r3, [r3, #4]
 8003ad0:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8003ad2:	683a      	ldr	r2, [r7, #0]
 8003ad4:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 8003ad6:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8003ad8:	697b      	ldr	r3, [r7, #20]
 8003ada:	3248      	adds	r2, #72	; 0x48
 8003adc:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* Second 16-bit identifier and Second 16-bit mask */
      /* Or Third 16-bit identifier and Fourth 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8003ae0:	683b      	ldr	r3, [r7, #0]
 8003ae2:	689b      	ldr	r3, [r3, #8]
 8003ae4:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh);
 8003ae6:	683b      	ldr	r3, [r7, #0]
 8003ae8:	681b      	ldr	r3, [r3, #0]
 8003aea:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8003aec:	683b      	ldr	r3, [r7, #0]
 8003aee:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8003af0:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8003af2:	6979      	ldr	r1, [r7, #20]
 8003af4:	3348      	adds	r3, #72	; 0x48
 8003af6:	00db      	lsls	r3, r3, #3
 8003af8:	440b      	add	r3, r1
 8003afa:	605a      	str	r2, [r3, #4]
    }

    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_32BIT)
 8003afc:	683b      	ldr	r3, [r7, #0]
 8003afe:	69db      	ldr	r3, [r3, #28]
 8003b00:	2b01      	cmp	r3, #1
 8003b02:	d122      	bne.n	8003b4a <HAL_CAN_ConfigFilter+0x11e>
    {
      /* 32-bit scale for the filter */
      SET_BIT(can_ip->FS1R, filternbrbitpos);
 8003b04:	697b      	ldr	r3, [r7, #20]
 8003b06:	f8d3 220c 	ldr.w	r2, [r3, #524]	; 0x20c
 8003b0a:	68fb      	ldr	r3, [r7, #12]
 8003b0c:	431a      	orrs	r2, r3
 8003b0e:	697b      	ldr	r3, [r7, #20]
 8003b10:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

      /* 32-bit identifier or First 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 8003b14:	683b      	ldr	r3, [r7, #0]
 8003b16:	681b      	ldr	r3, [r3, #0]
 8003b18:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 8003b1a:	683b      	ldr	r3, [r7, #0]
 8003b1c:	685b      	ldr	r3, [r3, #4]
 8003b1e:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8003b20:	683a      	ldr	r2, [r7, #0]
 8003b22:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 8003b24:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8003b26:	697b      	ldr	r3, [r7, #20]
 8003b28:	3248      	adds	r2, #72	; 0x48
 8003b2a:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* 32-bit mask or Second 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8003b2e:	683b      	ldr	r3, [r7, #0]
 8003b30:	689b      	ldr	r3, [r3, #8]
 8003b32:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow);
 8003b34:	683b      	ldr	r3, [r7, #0]
 8003b36:	68db      	ldr	r3, [r3, #12]
 8003b38:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8003b3a:	683b      	ldr	r3, [r7, #0]
 8003b3c:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8003b3e:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8003b40:	6979      	ldr	r1, [r7, #20]
 8003b42:	3348      	adds	r3, #72	; 0x48
 8003b44:	00db      	lsls	r3, r3, #3
 8003b46:	440b      	add	r3, r1
 8003b48:	605a      	str	r2, [r3, #4]
    }

    /* Filter Mode */
    if (sFilterConfig->FilterMode == CAN_FILTERMODE_IDMASK)
 8003b4a:	683b      	ldr	r3, [r7, #0]
 8003b4c:	699b      	ldr	r3, [r3, #24]
 8003b4e:	2b00      	cmp	r3, #0
 8003b50:	d109      	bne.n	8003b66 <HAL_CAN_ConfigFilter+0x13a>
    {
      /* Id/Mask mode for the filter*/
      CLEAR_BIT(can_ip->FM1R, filternbrbitpos);
 8003b52:	697b      	ldr	r3, [r7, #20]
 8003b54:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8003b58:	68fb      	ldr	r3, [r7, #12]
 8003b5a:	43db      	mvns	r3, r3
 8003b5c:	401a      	ands	r2, r3
 8003b5e:	697b      	ldr	r3, [r7, #20]
 8003b60:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204
 8003b64:	e007      	b.n	8003b76 <HAL_CAN_ConfigFilter+0x14a>
    }
    else /* CAN_FilterInitStruct->CAN_FilterMode == CAN_FilterMode_IdList */
    {
      /* Identifier list mode for the filter*/
      SET_BIT(can_ip->FM1R, filternbrbitpos);
 8003b66:	697b      	ldr	r3, [r7, #20]
 8003b68:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8003b6c:	68fb      	ldr	r3, [r7, #12]
 8003b6e:	431a      	orrs	r2, r3
 8003b70:	697b      	ldr	r3, [r7, #20]
 8003b72:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204
    }

    /* Filter FIFO assignment */
    if (sFilterConfig->FilterFIFOAssignment == CAN_FILTER_FIFO0)
 8003b76:	683b      	ldr	r3, [r7, #0]
 8003b78:	691b      	ldr	r3, [r3, #16]
 8003b7a:	2b00      	cmp	r3, #0
 8003b7c:	d109      	bne.n	8003b92 <HAL_CAN_ConfigFilter+0x166>
    {
      /* FIFO 0 assignation for the filter */
      CLEAR_BIT(can_ip->FFA1R, filternbrbitpos);
 8003b7e:	697b      	ldr	r3, [r7, #20]
 8003b80:	f8d3 2214 	ldr.w	r2, [r3, #532]	; 0x214
 8003b84:	68fb      	ldr	r3, [r7, #12]
 8003b86:	43db      	mvns	r3, r3
 8003b88:	401a      	ands	r2, r3
 8003b8a:	697b      	ldr	r3, [r7, #20]
 8003b8c:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
 8003b90:	e007      	b.n	8003ba2 <HAL_CAN_ConfigFilter+0x176>
    }
    else
    {
      /* FIFO 1 assignation for the filter */
      SET_BIT(can_ip->FFA1R, filternbrbitpos);
 8003b92:	697b      	ldr	r3, [r7, #20]
 8003b94:	f8d3 2214 	ldr.w	r2, [r3, #532]	; 0x214
 8003b98:	68fb      	ldr	r3, [r7, #12]
 8003b9a:	431a      	orrs	r2, r3
 8003b9c:	697b      	ldr	r3, [r7, #20]
 8003b9e:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
    }

    /* Filter activation */
    if (sFilterConfig->FilterActivation == CAN_FILTER_ENABLE)
 8003ba2:	683b      	ldr	r3, [r7, #0]
 8003ba4:	6a1b      	ldr	r3, [r3, #32]
 8003ba6:	2b01      	cmp	r3, #1
 8003ba8:	d107      	bne.n	8003bba <HAL_CAN_ConfigFilter+0x18e>
    {
      SET_BIT(can_ip->FA1R, filternbrbitpos);
 8003baa:	697b      	ldr	r3, [r7, #20]
 8003bac:	f8d3 221c 	ldr.w	r2, [r3, #540]	; 0x21c
 8003bb0:	68fb      	ldr	r3, [r7, #12]
 8003bb2:	431a      	orrs	r2, r3
 8003bb4:	697b      	ldr	r3, [r7, #20]
 8003bb6:	f8c3 221c 	str.w	r2, [r3, #540]	; 0x21c
    }

    /* Leave the initialisation mode for the filter */
    CLEAR_BIT(can_ip->FMR, CAN_FMR_FINIT);
 8003bba:	697b      	ldr	r3, [r7, #20]
 8003bbc:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8003bc0:	f023 0201 	bic.w	r2, r3, #1
 8003bc4:	697b      	ldr	r3, [r7, #20]
 8003bc6:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200

    /* Return function status */
    return HAL_OK;
 8003bca:	2300      	movs	r3, #0
 8003bcc:	e006      	b.n	8003bdc <HAL_CAN_ConfigFilter+0x1b0>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8003bce:	687b      	ldr	r3, [r7, #4]
 8003bd0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003bd2:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 8003bd6:	687b      	ldr	r3, [r7, #4]
 8003bd8:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8003bda:	2301      	movs	r3, #1
  }
}
 8003bdc:	4618      	mov	r0, r3
 8003bde:	371c      	adds	r7, #28
 8003be0:	46bd      	mov	sp, r7
 8003be2:	bc80      	pop	{r7}
 8003be4:	4770      	bx	lr
 8003be6:	bf00      	nop
 8003be8:	40006400 	.word	0x40006400

08003bec <HAL_CAN_Start>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Start(CAN_HandleTypeDef *hcan)
{
 8003bec:	b580      	push	{r7, lr}
 8003bee:	b084      	sub	sp, #16
 8003bf0:	af00      	add	r7, sp, #0
 8003bf2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  if (hcan->State == HAL_CAN_STATE_READY)
 8003bf4:	687b      	ldr	r3, [r7, #4]
 8003bf6:	f893 3020 	ldrb.w	r3, [r3, #32]
 8003bfa:	b2db      	uxtb	r3, r3
 8003bfc:	2b01      	cmp	r3, #1
 8003bfe:	d12e      	bne.n	8003c5e <HAL_CAN_Start+0x72>
  {
    /* Change CAN peripheral state */
    hcan->State = HAL_CAN_STATE_LISTENING;
 8003c00:	687b      	ldr	r3, [r7, #4]
 8003c02:	2202      	movs	r2, #2
 8003c04:	f883 2020 	strb.w	r2, [r3, #32]

    /* Request leave initialisation */
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8003c08:	687b      	ldr	r3, [r7, #4]
 8003c0a:	681b      	ldr	r3, [r3, #0]
 8003c0c:	681a      	ldr	r2, [r3, #0]
 8003c0e:	687b      	ldr	r3, [r7, #4]
 8003c10:	681b      	ldr	r3, [r3, #0]
 8003c12:	f022 0201 	bic.w	r2, r2, #1
 8003c16:	601a      	str	r2, [r3, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 8003c18:	f7ff f86e 	bl	8002cf8 <HAL_GetTick>
 8003c1c:	60f8      	str	r0, [r7, #12]

    /* Wait the acknowledge */
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 8003c1e:	e012      	b.n	8003c46 <HAL_CAN_Start+0x5a>
    {
      /* Check for the Timeout */
      if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8003c20:	f7ff f86a 	bl	8002cf8 <HAL_GetTick>
 8003c24:	4602      	mov	r2, r0
 8003c26:	68fb      	ldr	r3, [r7, #12]
 8003c28:	1ad3      	subs	r3, r2, r3
 8003c2a:	2b0a      	cmp	r3, #10
 8003c2c:	d90b      	bls.n	8003c46 <HAL_CAN_Start+0x5a>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8003c2e:	687b      	ldr	r3, [r7, #4]
 8003c30:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003c32:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 8003c36:	687b      	ldr	r3, [r7, #4]
 8003c38:	625a      	str	r2, [r3, #36]	; 0x24

        /* Change CAN state */
        hcan->State = HAL_CAN_STATE_ERROR;
 8003c3a:	687b      	ldr	r3, [r7, #4]
 8003c3c:	2205      	movs	r2, #5
 8003c3e:	f883 2020 	strb.w	r2, [r3, #32]

        return HAL_ERROR;
 8003c42:	2301      	movs	r3, #1
 8003c44:	e012      	b.n	8003c6c <HAL_CAN_Start+0x80>
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 8003c46:	687b      	ldr	r3, [r7, #4]
 8003c48:	681b      	ldr	r3, [r3, #0]
 8003c4a:	685b      	ldr	r3, [r3, #4]
 8003c4c:	f003 0301 	and.w	r3, r3, #1
 8003c50:	2b00      	cmp	r3, #0
 8003c52:	d1e5      	bne.n	8003c20 <HAL_CAN_Start+0x34>
      }
    }

    /* Reset the CAN ErrorCode */
    hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 8003c54:	687b      	ldr	r3, [r7, #4]
 8003c56:	2200      	movs	r2, #0
 8003c58:	625a      	str	r2, [r3, #36]	; 0x24

    /* Return function status */
    return HAL_OK;
 8003c5a:	2300      	movs	r3, #0
 8003c5c:	e006      	b.n	8003c6c <HAL_CAN_Start+0x80>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_READY;
 8003c5e:	687b      	ldr	r3, [r7, #4]
 8003c60:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003c62:	f443 2200 	orr.w	r2, r3, #524288	; 0x80000
 8003c66:	687b      	ldr	r3, [r7, #4]
 8003c68:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8003c6a:	2301      	movs	r3, #1
  }
}
 8003c6c:	4618      	mov	r0, r3
 8003c6e:	3710      	adds	r7, #16
 8003c70:	46bd      	mov	sp, r7
 8003c72:	bd80      	pop	{r7, pc}

08003c74 <HAL_CAN_AddTxMessage>:
  *         the TxMailbox used to store the Tx message.
  *         This parameter can be a value of @arg CAN_Tx_Mailboxes.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_AddTxMessage(CAN_HandleTypeDef *hcan, CAN_TxHeaderTypeDef *pHeader, uint8_t aData[], uint32_t *pTxMailbox)
{
 8003c74:	b480      	push	{r7}
 8003c76:	b089      	sub	sp, #36	; 0x24
 8003c78:	af00      	add	r7, sp, #0
 8003c7a:	60f8      	str	r0, [r7, #12]
 8003c7c:	60b9      	str	r1, [r7, #8]
 8003c7e:	607a      	str	r2, [r7, #4]
 8003c80:	603b      	str	r3, [r7, #0]
  uint32_t transmitmailbox;
  HAL_CAN_StateTypeDef state = hcan->State;
 8003c82:	68fb      	ldr	r3, [r7, #12]
 8003c84:	f893 3020 	ldrb.w	r3, [r3, #32]
 8003c88:	77fb      	strb	r3, [r7, #31]
  uint32_t tsr = READ_REG(hcan->Instance->TSR);
 8003c8a:	68fb      	ldr	r3, [r7, #12]
 8003c8c:	681b      	ldr	r3, [r3, #0]
 8003c8e:	689b      	ldr	r3, [r3, #8]
 8003c90:	61bb      	str	r3, [r7, #24]
  {
    assert_param(IS_CAN_EXTID(pHeader->ExtId));
  }
  assert_param(IS_FUNCTIONAL_STATE(pHeader->TransmitGlobalTime));

  if ((state == HAL_CAN_STATE_READY) ||
 8003c92:	7ffb      	ldrb	r3, [r7, #31]
 8003c94:	2b01      	cmp	r3, #1
 8003c96:	d003      	beq.n	8003ca0 <HAL_CAN_AddTxMessage+0x2c>
 8003c98:	7ffb      	ldrb	r3, [r7, #31]
 8003c9a:	2b02      	cmp	r3, #2
 8003c9c:	f040 80b8 	bne.w	8003e10 <HAL_CAN_AddTxMessage+0x19c>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check that all the Tx mailboxes are not full */
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 8003ca0:	69bb      	ldr	r3, [r7, #24]
 8003ca2:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8003ca6:	2b00      	cmp	r3, #0
 8003ca8:	d10a      	bne.n	8003cc0 <HAL_CAN_AddTxMessage+0x4c>
        ((tsr & CAN_TSR_TME1) != 0U) ||
 8003caa:	69bb      	ldr	r3, [r7, #24]
 8003cac:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 8003cb0:	2b00      	cmp	r3, #0
 8003cb2:	d105      	bne.n	8003cc0 <HAL_CAN_AddTxMessage+0x4c>
        ((tsr & CAN_TSR_TME2) != 0U))
 8003cb4:	69bb      	ldr	r3, [r7, #24]
 8003cb6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
        ((tsr & CAN_TSR_TME1) != 0U) ||
 8003cba:	2b00      	cmp	r3, #0
 8003cbc:	f000 80a0 	beq.w	8003e00 <HAL_CAN_AddTxMessage+0x18c>
    {
      /* Select an empty transmit mailbox */
      transmitmailbox = (tsr & CAN_TSR_CODE) >> CAN_TSR_CODE_Pos;
 8003cc0:	69bb      	ldr	r3, [r7, #24]
 8003cc2:	0e1b      	lsrs	r3, r3, #24
 8003cc4:	f003 0303 	and.w	r3, r3, #3
 8003cc8:	617b      	str	r3, [r7, #20]

      /* Check transmit mailbox value */
      if (transmitmailbox > 2U)
 8003cca:	697b      	ldr	r3, [r7, #20]
 8003ccc:	2b02      	cmp	r3, #2
 8003cce:	d907      	bls.n	8003ce0 <HAL_CAN_AddTxMessage+0x6c>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_INTERNAL;
 8003cd0:	68fb      	ldr	r3, [r7, #12]
 8003cd2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003cd4:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 8003cd8:	68fb      	ldr	r3, [r7, #12]
 8003cda:	625a      	str	r2, [r3, #36]	; 0x24

        return HAL_ERROR;
 8003cdc:	2301      	movs	r3, #1
 8003cde:	e09e      	b.n	8003e1e <HAL_CAN_AddTxMessage+0x1aa>
      }

      /* Store the Tx mailbox */
      *pTxMailbox = (uint32_t)1 << transmitmailbox;
 8003ce0:	2201      	movs	r2, #1
 8003ce2:	697b      	ldr	r3, [r7, #20]
 8003ce4:	409a      	lsls	r2, r3
 8003ce6:	683b      	ldr	r3, [r7, #0]
 8003ce8:	601a      	str	r2, [r3, #0]

      /* Set up the Id */
      if (pHeader->IDE == CAN_ID_STD)
 8003cea:	68bb      	ldr	r3, [r7, #8]
 8003cec:	689b      	ldr	r3, [r3, #8]
 8003cee:	2b00      	cmp	r3, #0
 8003cf0:	d10d      	bne.n	8003d0e <HAL_CAN_AddTxMessage+0x9a>
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 8003cf2:	68bb      	ldr	r3, [r7, #8]
 8003cf4:	681b      	ldr	r3, [r3, #0]
 8003cf6:	055a      	lsls	r2, r3, #21
                                                           pHeader->RTR);
 8003cf8:	68bb      	ldr	r3, [r7, #8]
 8003cfa:	68db      	ldr	r3, [r3, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 8003cfc:	68f9      	ldr	r1, [r7, #12]
 8003cfe:	6809      	ldr	r1, [r1, #0]
 8003d00:	431a      	orrs	r2, r3
 8003d02:	697b      	ldr	r3, [r7, #20]
 8003d04:	3318      	adds	r3, #24
 8003d06:	011b      	lsls	r3, r3, #4
 8003d08:	440b      	add	r3, r1
 8003d0a:	601a      	str	r2, [r3, #0]
 8003d0c:	e00f      	b.n	8003d2e <HAL_CAN_AddTxMessage+0xba>
      }
      else
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8003d0e:	68bb      	ldr	r3, [r7, #8]
 8003d10:	685b      	ldr	r3, [r3, #4]
 8003d12:	00da      	lsls	r2, r3, #3
                                                           pHeader->IDE |
 8003d14:	68bb      	ldr	r3, [r7, #8]
 8003d16:	689b      	ldr	r3, [r3, #8]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8003d18:	431a      	orrs	r2, r3
                                                           pHeader->RTR);
 8003d1a:	68bb      	ldr	r3, [r7, #8]
 8003d1c:	68db      	ldr	r3, [r3, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8003d1e:	68f9      	ldr	r1, [r7, #12]
 8003d20:	6809      	ldr	r1, [r1, #0]
                                                           pHeader->IDE |
 8003d22:	431a      	orrs	r2, r3
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8003d24:	697b      	ldr	r3, [r7, #20]
 8003d26:	3318      	adds	r3, #24
 8003d28:	011b      	lsls	r3, r3, #4
 8003d2a:	440b      	add	r3, r1
 8003d2c:	601a      	str	r2, [r3, #0]
      }

      /* Set up the DLC */
      hcan->Instance->sTxMailBox[transmitmailbox].TDTR = (pHeader->DLC);
 8003d2e:	68fb      	ldr	r3, [r7, #12]
 8003d30:	6819      	ldr	r1, [r3, #0]
 8003d32:	68bb      	ldr	r3, [r7, #8]
 8003d34:	691a      	ldr	r2, [r3, #16]
 8003d36:	697b      	ldr	r3, [r7, #20]
 8003d38:	3318      	adds	r3, #24
 8003d3a:	011b      	lsls	r3, r3, #4
 8003d3c:	440b      	add	r3, r1
 8003d3e:	3304      	adds	r3, #4
 8003d40:	601a      	str	r2, [r3, #0]

      /* Set up the Transmit Global Time mode */
      if (pHeader->TransmitGlobalTime == ENABLE)
 8003d42:	68bb      	ldr	r3, [r7, #8]
 8003d44:	7d1b      	ldrb	r3, [r3, #20]
 8003d46:	2b01      	cmp	r3, #1
 8003d48:	d111      	bne.n	8003d6e <HAL_CAN_AddTxMessage+0xfa>
      {
        SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TDTR, CAN_TDT0R_TGT);
 8003d4a:	68fb      	ldr	r3, [r7, #12]
 8003d4c:	681a      	ldr	r2, [r3, #0]
 8003d4e:	697b      	ldr	r3, [r7, #20]
 8003d50:	3318      	adds	r3, #24
 8003d52:	011b      	lsls	r3, r3, #4
 8003d54:	4413      	add	r3, r2
 8003d56:	3304      	adds	r3, #4
 8003d58:	681b      	ldr	r3, [r3, #0]
 8003d5a:	68fa      	ldr	r2, [r7, #12]
 8003d5c:	6811      	ldr	r1, [r2, #0]
 8003d5e:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8003d62:	697b      	ldr	r3, [r7, #20]
 8003d64:	3318      	adds	r3, #24
 8003d66:	011b      	lsls	r3, r3, #4
 8003d68:	440b      	add	r3, r1
 8003d6a:	3304      	adds	r3, #4
 8003d6c:	601a      	str	r2, [r3, #0]
      }

      /* Set up the data field */
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDHR,
 8003d6e:	687b      	ldr	r3, [r7, #4]
 8003d70:	3307      	adds	r3, #7
 8003d72:	781b      	ldrb	r3, [r3, #0]
 8003d74:	061a      	lsls	r2, r3, #24
 8003d76:	687b      	ldr	r3, [r7, #4]
 8003d78:	3306      	adds	r3, #6
 8003d7a:	781b      	ldrb	r3, [r3, #0]
 8003d7c:	041b      	lsls	r3, r3, #16
 8003d7e:	431a      	orrs	r2, r3
 8003d80:	687b      	ldr	r3, [r7, #4]
 8003d82:	3305      	adds	r3, #5
 8003d84:	781b      	ldrb	r3, [r3, #0]
 8003d86:	021b      	lsls	r3, r3, #8
 8003d88:	4313      	orrs	r3, r2
 8003d8a:	687a      	ldr	r2, [r7, #4]
 8003d8c:	3204      	adds	r2, #4
 8003d8e:	7812      	ldrb	r2, [r2, #0]
 8003d90:	4610      	mov	r0, r2
 8003d92:	68fa      	ldr	r2, [r7, #12]
 8003d94:	6811      	ldr	r1, [r2, #0]
 8003d96:	ea43 0200 	orr.w	r2, r3, r0
 8003d9a:	697b      	ldr	r3, [r7, #20]
 8003d9c:	011b      	lsls	r3, r3, #4
 8003d9e:	440b      	add	r3, r1
 8003da0:	f503 73c6 	add.w	r3, r3, #396	; 0x18c
 8003da4:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[7] << CAN_TDH0R_DATA7_Pos) |
                ((uint32_t)aData[6] << CAN_TDH0R_DATA6_Pos) |
                ((uint32_t)aData[5] << CAN_TDH0R_DATA5_Pos) |
                ((uint32_t)aData[4] << CAN_TDH0R_DATA4_Pos));
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDLR,
 8003da6:	687b      	ldr	r3, [r7, #4]
 8003da8:	3303      	adds	r3, #3
 8003daa:	781b      	ldrb	r3, [r3, #0]
 8003dac:	061a      	lsls	r2, r3, #24
 8003dae:	687b      	ldr	r3, [r7, #4]
 8003db0:	3302      	adds	r3, #2
 8003db2:	781b      	ldrb	r3, [r3, #0]
 8003db4:	041b      	lsls	r3, r3, #16
 8003db6:	431a      	orrs	r2, r3
 8003db8:	687b      	ldr	r3, [r7, #4]
 8003dba:	3301      	adds	r3, #1
 8003dbc:	781b      	ldrb	r3, [r3, #0]
 8003dbe:	021b      	lsls	r3, r3, #8
 8003dc0:	4313      	orrs	r3, r2
 8003dc2:	687a      	ldr	r2, [r7, #4]
 8003dc4:	7812      	ldrb	r2, [r2, #0]
 8003dc6:	4610      	mov	r0, r2
 8003dc8:	68fa      	ldr	r2, [r7, #12]
 8003dca:	6811      	ldr	r1, [r2, #0]
 8003dcc:	ea43 0200 	orr.w	r2, r3, r0
 8003dd0:	697b      	ldr	r3, [r7, #20]
 8003dd2:	011b      	lsls	r3, r3, #4
 8003dd4:	440b      	add	r3, r1
 8003dd6:	f503 73c4 	add.w	r3, r3, #392	; 0x188
 8003dda:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[2] << CAN_TDL0R_DATA2_Pos) |
                ((uint32_t)aData[1] << CAN_TDL0R_DATA1_Pos) |
                ((uint32_t)aData[0] << CAN_TDL0R_DATA0_Pos));

      /* Request transmission */
      SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TIR, CAN_TI0R_TXRQ);
 8003ddc:	68fb      	ldr	r3, [r7, #12]
 8003dde:	681a      	ldr	r2, [r3, #0]
 8003de0:	697b      	ldr	r3, [r7, #20]
 8003de2:	3318      	adds	r3, #24
 8003de4:	011b      	lsls	r3, r3, #4
 8003de6:	4413      	add	r3, r2
 8003de8:	681b      	ldr	r3, [r3, #0]
 8003dea:	68fa      	ldr	r2, [r7, #12]
 8003dec:	6811      	ldr	r1, [r2, #0]
 8003dee:	f043 0201 	orr.w	r2, r3, #1
 8003df2:	697b      	ldr	r3, [r7, #20]
 8003df4:	3318      	adds	r3, #24
 8003df6:	011b      	lsls	r3, r3, #4
 8003df8:	440b      	add	r3, r1
 8003dfa:	601a      	str	r2, [r3, #0]

      /* Return function status */
      return HAL_OK;
 8003dfc:	2300      	movs	r3, #0
 8003dfe:	e00e      	b.n	8003e1e <HAL_CAN_AddTxMessage+0x1aa>
    }
    else
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 8003e00:	68fb      	ldr	r3, [r7, #12]
 8003e02:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003e04:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 8003e08:	68fb      	ldr	r3, [r7, #12]
 8003e0a:	625a      	str	r2, [r3, #36]	; 0x24

      return HAL_ERROR;
 8003e0c:	2301      	movs	r3, #1
 8003e0e:	e006      	b.n	8003e1e <HAL_CAN_AddTxMessage+0x1aa>
    }
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8003e10:	68fb      	ldr	r3, [r7, #12]
 8003e12:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003e14:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 8003e18:	68fb      	ldr	r3, [r7, #12]
 8003e1a:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8003e1c:	2301      	movs	r3, #1
  }
}
 8003e1e:	4618      	mov	r0, r3
 8003e20:	3724      	adds	r7, #36	; 0x24
 8003e22:	46bd      	mov	sp, r7
 8003e24:	bc80      	pop	{r7}
 8003e26:	4770      	bx	lr

08003e28 <HAL_CAN_GetTxMailboxesFreeLevel>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval Number of free Tx Mailboxes.
  */
uint32_t HAL_CAN_GetTxMailboxesFreeLevel(CAN_HandleTypeDef *hcan)
{
 8003e28:	b480      	push	{r7}
 8003e2a:	b085      	sub	sp, #20
 8003e2c:	af00      	add	r7, sp, #0
 8003e2e:	6078      	str	r0, [r7, #4]
  uint32_t freelevel = 0U;
 8003e30:	2300      	movs	r3, #0
 8003e32:	60fb      	str	r3, [r7, #12]
  HAL_CAN_StateTypeDef state = hcan->State;
 8003e34:	687b      	ldr	r3, [r7, #4]
 8003e36:	f893 3020 	ldrb.w	r3, [r3, #32]
 8003e3a:	72fb      	strb	r3, [r7, #11]

  if ((state == HAL_CAN_STATE_READY) ||
 8003e3c:	7afb      	ldrb	r3, [r7, #11]
 8003e3e:	2b01      	cmp	r3, #1
 8003e40:	d002      	beq.n	8003e48 <HAL_CAN_GetTxMailboxesFreeLevel+0x20>
 8003e42:	7afb      	ldrb	r3, [r7, #11]
 8003e44:	2b02      	cmp	r3, #2
 8003e46:	d11d      	bne.n	8003e84 <HAL_CAN_GetTxMailboxesFreeLevel+0x5c>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check Tx Mailbox 0 status */
    if ((hcan->Instance->TSR & CAN_TSR_TME0) != 0U)
 8003e48:	687b      	ldr	r3, [r7, #4]
 8003e4a:	681b      	ldr	r3, [r3, #0]
 8003e4c:	689b      	ldr	r3, [r3, #8]
 8003e4e:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8003e52:	2b00      	cmp	r3, #0
 8003e54:	d002      	beq.n	8003e5c <HAL_CAN_GetTxMailboxesFreeLevel+0x34>
    {
      freelevel++;
 8003e56:	68fb      	ldr	r3, [r7, #12]
 8003e58:	3301      	adds	r3, #1
 8003e5a:	60fb      	str	r3, [r7, #12]
    }

    /* Check Tx Mailbox 1 status */
    if ((hcan->Instance->TSR & CAN_TSR_TME1) != 0U)
 8003e5c:	687b      	ldr	r3, [r7, #4]
 8003e5e:	681b      	ldr	r3, [r3, #0]
 8003e60:	689b      	ldr	r3, [r3, #8]
 8003e62:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8003e66:	2b00      	cmp	r3, #0
 8003e68:	d002      	beq.n	8003e70 <HAL_CAN_GetTxMailboxesFreeLevel+0x48>
    {
      freelevel++;
 8003e6a:	68fb      	ldr	r3, [r7, #12]
 8003e6c:	3301      	adds	r3, #1
 8003e6e:	60fb      	str	r3, [r7, #12]
    }

    /* Check Tx Mailbox 2 status */
    if ((hcan->Instance->TSR & CAN_TSR_TME2) != 0U)
 8003e70:	687b      	ldr	r3, [r7, #4]
 8003e72:	681b      	ldr	r3, [r3, #0]
 8003e74:	689b      	ldr	r3, [r3, #8]
 8003e76:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003e7a:	2b00      	cmp	r3, #0
 8003e7c:	d002      	beq.n	8003e84 <HAL_CAN_GetTxMailboxesFreeLevel+0x5c>
    {
      freelevel++;
 8003e7e:	68fb      	ldr	r3, [r7, #12]
 8003e80:	3301      	adds	r3, #1
 8003e82:	60fb      	str	r3, [r7, #12]
    }
  }

  /* Return Tx Mailboxes free level */
  return freelevel;
 8003e84:	68fb      	ldr	r3, [r7, #12]
}
 8003e86:	4618      	mov	r0, r3
 8003e88:	3714      	adds	r7, #20
 8003e8a:	46bd      	mov	sp, r7
 8003e8c:	bc80      	pop	{r7}
 8003e8e:	4770      	bx	lr

08003e90 <HAL_CAN_GetRxMessage>:
  *         of the Rx frame will be stored.
  * @param  aData array where the payload of the Rx frame will be stored.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_GetRxMessage(CAN_HandleTypeDef *hcan, uint32_t RxFifo, CAN_RxHeaderTypeDef *pHeader, uint8_t aData[])
{
 8003e90:	b480      	push	{r7}
 8003e92:	b087      	sub	sp, #28
 8003e94:	af00      	add	r7, sp, #0
 8003e96:	60f8      	str	r0, [r7, #12]
 8003e98:	60b9      	str	r1, [r7, #8]
 8003e9a:	607a      	str	r2, [r7, #4]
 8003e9c:	603b      	str	r3, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 8003e9e:	68fb      	ldr	r3, [r7, #12]
 8003ea0:	f893 3020 	ldrb.w	r3, [r3, #32]
 8003ea4:	75fb      	strb	r3, [r7, #23]

  assert_param(IS_CAN_RX_FIFO(RxFifo));

  if ((state == HAL_CAN_STATE_READY) ||
 8003ea6:	7dfb      	ldrb	r3, [r7, #23]
 8003ea8:	2b01      	cmp	r3, #1
 8003eaa:	d003      	beq.n	8003eb4 <HAL_CAN_GetRxMessage+0x24>
 8003eac:	7dfb      	ldrb	r3, [r7, #23]
 8003eae:	2b02      	cmp	r3, #2
 8003eb0:	f040 80f3 	bne.w	800409a <HAL_CAN_GetRxMessage+0x20a>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check the Rx FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 8003eb4:	68bb      	ldr	r3, [r7, #8]
 8003eb6:	2b00      	cmp	r3, #0
 8003eb8:	d10e      	bne.n	8003ed8 <HAL_CAN_GetRxMessage+0x48>
    {
      /* Check that the Rx FIFO 0 is not empty */
      if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) == 0U)
 8003eba:	68fb      	ldr	r3, [r7, #12]
 8003ebc:	681b      	ldr	r3, [r3, #0]
 8003ebe:	68db      	ldr	r3, [r3, #12]
 8003ec0:	f003 0303 	and.w	r3, r3, #3
 8003ec4:	2b00      	cmp	r3, #0
 8003ec6:	d116      	bne.n	8003ef6 <HAL_CAN_GetRxMessage+0x66>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 8003ec8:	68fb      	ldr	r3, [r7, #12]
 8003eca:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003ecc:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 8003ed0:	68fb      	ldr	r3, [r7, #12]
 8003ed2:	625a      	str	r2, [r3, #36]	; 0x24

        return HAL_ERROR;
 8003ed4:	2301      	movs	r3, #1
 8003ed6:	e0e7      	b.n	80040a8 <HAL_CAN_GetRxMessage+0x218>
      }
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Check that the Rx FIFO 1 is not empty */
      if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) == 0U)
 8003ed8:	68fb      	ldr	r3, [r7, #12]
 8003eda:	681b      	ldr	r3, [r3, #0]
 8003edc:	691b      	ldr	r3, [r3, #16]
 8003ede:	f003 0303 	and.w	r3, r3, #3
 8003ee2:	2b00      	cmp	r3, #0
 8003ee4:	d107      	bne.n	8003ef6 <HAL_CAN_GetRxMessage+0x66>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 8003ee6:	68fb      	ldr	r3, [r7, #12]
 8003ee8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003eea:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 8003eee:	68fb      	ldr	r3, [r7, #12]
 8003ef0:	625a      	str	r2, [r3, #36]	; 0x24

        return HAL_ERROR;
 8003ef2:	2301      	movs	r3, #1
 8003ef4:	e0d8      	b.n	80040a8 <HAL_CAN_GetRxMessage+0x218>
      }
    }

    /* Get the header */
    pHeader->IDE = CAN_RI0R_IDE & hcan->Instance->sFIFOMailBox[RxFifo].RIR;
 8003ef6:	68fb      	ldr	r3, [r7, #12]
 8003ef8:	681a      	ldr	r2, [r3, #0]
 8003efa:	68bb      	ldr	r3, [r7, #8]
 8003efc:	331b      	adds	r3, #27
 8003efe:	011b      	lsls	r3, r3, #4
 8003f00:	4413      	add	r3, r2
 8003f02:	681b      	ldr	r3, [r3, #0]
 8003f04:	f003 0204 	and.w	r2, r3, #4
 8003f08:	687b      	ldr	r3, [r7, #4]
 8003f0a:	609a      	str	r2, [r3, #8]
    if (pHeader->IDE == CAN_ID_STD)
 8003f0c:	687b      	ldr	r3, [r7, #4]
 8003f0e:	689b      	ldr	r3, [r3, #8]
 8003f10:	2b00      	cmp	r3, #0
 8003f12:	d10c      	bne.n	8003f2e <HAL_CAN_GetRxMessage+0x9e>
    {
      pHeader->StdId = (CAN_RI0R_STID & hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_TI0R_STID_Pos;
 8003f14:	68fb      	ldr	r3, [r7, #12]
 8003f16:	681a      	ldr	r2, [r3, #0]
 8003f18:	68bb      	ldr	r3, [r7, #8]
 8003f1a:	331b      	adds	r3, #27
 8003f1c:	011b      	lsls	r3, r3, #4
 8003f1e:	4413      	add	r3, r2
 8003f20:	681b      	ldr	r3, [r3, #0]
 8003f22:	0d5b      	lsrs	r3, r3, #21
 8003f24:	f3c3 020a 	ubfx	r2, r3, #0, #11
 8003f28:	687b      	ldr	r3, [r7, #4]
 8003f2a:	601a      	str	r2, [r3, #0]
 8003f2c:	e00b      	b.n	8003f46 <HAL_CAN_GetRxMessage+0xb6>
    }
    else
    {
      pHeader->ExtId = ((CAN_RI0R_EXID | CAN_RI0R_STID) & hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_RI0R_EXID_Pos;
 8003f2e:	68fb      	ldr	r3, [r7, #12]
 8003f30:	681a      	ldr	r2, [r3, #0]
 8003f32:	68bb      	ldr	r3, [r7, #8]
 8003f34:	331b      	adds	r3, #27
 8003f36:	011b      	lsls	r3, r3, #4
 8003f38:	4413      	add	r3, r2
 8003f3a:	681b      	ldr	r3, [r3, #0]
 8003f3c:	08db      	lsrs	r3, r3, #3
 8003f3e:	f023 4260 	bic.w	r2, r3, #3758096384	; 0xe0000000
 8003f42:	687b      	ldr	r3, [r7, #4]
 8003f44:	605a      	str	r2, [r3, #4]
    }
    pHeader->RTR = (CAN_RI0R_RTR & hcan->Instance->sFIFOMailBox[RxFifo].RIR);
 8003f46:	68fb      	ldr	r3, [r7, #12]
 8003f48:	681a      	ldr	r2, [r3, #0]
 8003f4a:	68bb      	ldr	r3, [r7, #8]
 8003f4c:	331b      	adds	r3, #27
 8003f4e:	011b      	lsls	r3, r3, #4
 8003f50:	4413      	add	r3, r2
 8003f52:	681b      	ldr	r3, [r3, #0]
 8003f54:	f003 0202 	and.w	r2, r3, #2
 8003f58:	687b      	ldr	r3, [r7, #4]
 8003f5a:	60da      	str	r2, [r3, #12]
    pHeader->DLC = (CAN_RDT0R_DLC & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_DLC_Pos;
 8003f5c:	68fb      	ldr	r3, [r7, #12]
 8003f5e:	681a      	ldr	r2, [r3, #0]
 8003f60:	68bb      	ldr	r3, [r7, #8]
 8003f62:	331b      	adds	r3, #27
 8003f64:	011b      	lsls	r3, r3, #4
 8003f66:	4413      	add	r3, r2
 8003f68:	3304      	adds	r3, #4
 8003f6a:	681b      	ldr	r3, [r3, #0]
 8003f6c:	f003 020f 	and.w	r2, r3, #15
 8003f70:	687b      	ldr	r3, [r7, #4]
 8003f72:	611a      	str	r2, [r3, #16]
    pHeader->FilterMatchIndex = (CAN_RDT0R_FMI & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_FMI_Pos;
 8003f74:	68fb      	ldr	r3, [r7, #12]
 8003f76:	681a      	ldr	r2, [r3, #0]
 8003f78:	68bb      	ldr	r3, [r7, #8]
 8003f7a:	331b      	adds	r3, #27
 8003f7c:	011b      	lsls	r3, r3, #4
 8003f7e:	4413      	add	r3, r2
 8003f80:	3304      	adds	r3, #4
 8003f82:	681b      	ldr	r3, [r3, #0]
 8003f84:	0a1b      	lsrs	r3, r3, #8
 8003f86:	b2da      	uxtb	r2, r3
 8003f88:	687b      	ldr	r3, [r7, #4]
 8003f8a:	619a      	str	r2, [r3, #24]
    pHeader->Timestamp = (CAN_RDT0R_TIME & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_TIME_Pos;
 8003f8c:	68fb      	ldr	r3, [r7, #12]
 8003f8e:	681a      	ldr	r2, [r3, #0]
 8003f90:	68bb      	ldr	r3, [r7, #8]
 8003f92:	331b      	adds	r3, #27
 8003f94:	011b      	lsls	r3, r3, #4
 8003f96:	4413      	add	r3, r2
 8003f98:	3304      	adds	r3, #4
 8003f9a:	681b      	ldr	r3, [r3, #0]
 8003f9c:	0c1b      	lsrs	r3, r3, #16
 8003f9e:	b29a      	uxth	r2, r3
 8003fa0:	687b      	ldr	r3, [r7, #4]
 8003fa2:	615a      	str	r2, [r3, #20]

    /* Get the data */
    aData[0] = (uint8_t)((CAN_RDL0R_DATA0 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA0_Pos);
 8003fa4:	68fb      	ldr	r3, [r7, #12]
 8003fa6:	681a      	ldr	r2, [r3, #0]
 8003fa8:	68bb      	ldr	r3, [r7, #8]
 8003faa:	011b      	lsls	r3, r3, #4
 8003fac:	4413      	add	r3, r2
 8003fae:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 8003fb2:	681b      	ldr	r3, [r3, #0]
 8003fb4:	b2da      	uxtb	r2, r3
 8003fb6:	683b      	ldr	r3, [r7, #0]
 8003fb8:	701a      	strb	r2, [r3, #0]
    aData[1] = (uint8_t)((CAN_RDL0R_DATA1 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA1_Pos);
 8003fba:	68fb      	ldr	r3, [r7, #12]
 8003fbc:	681a      	ldr	r2, [r3, #0]
 8003fbe:	68bb      	ldr	r3, [r7, #8]
 8003fc0:	011b      	lsls	r3, r3, #4
 8003fc2:	4413      	add	r3, r2
 8003fc4:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 8003fc8:	681b      	ldr	r3, [r3, #0]
 8003fca:	0a1a      	lsrs	r2, r3, #8
 8003fcc:	683b      	ldr	r3, [r7, #0]
 8003fce:	3301      	adds	r3, #1
 8003fd0:	b2d2      	uxtb	r2, r2
 8003fd2:	701a      	strb	r2, [r3, #0]
    aData[2] = (uint8_t)((CAN_RDL0R_DATA2 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA2_Pos);
 8003fd4:	68fb      	ldr	r3, [r7, #12]
 8003fd6:	681a      	ldr	r2, [r3, #0]
 8003fd8:	68bb      	ldr	r3, [r7, #8]
 8003fda:	011b      	lsls	r3, r3, #4
 8003fdc:	4413      	add	r3, r2
 8003fde:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 8003fe2:	681b      	ldr	r3, [r3, #0]
 8003fe4:	0c1a      	lsrs	r2, r3, #16
 8003fe6:	683b      	ldr	r3, [r7, #0]
 8003fe8:	3302      	adds	r3, #2
 8003fea:	b2d2      	uxtb	r2, r2
 8003fec:	701a      	strb	r2, [r3, #0]
    aData[3] = (uint8_t)((CAN_RDL0R_DATA3 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA3_Pos);
 8003fee:	68fb      	ldr	r3, [r7, #12]
 8003ff0:	681a      	ldr	r2, [r3, #0]
 8003ff2:	68bb      	ldr	r3, [r7, #8]
 8003ff4:	011b      	lsls	r3, r3, #4
 8003ff6:	4413      	add	r3, r2
 8003ff8:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 8003ffc:	681b      	ldr	r3, [r3, #0]
 8003ffe:	0e1a      	lsrs	r2, r3, #24
 8004000:	683b      	ldr	r3, [r7, #0]
 8004002:	3303      	adds	r3, #3
 8004004:	b2d2      	uxtb	r2, r2
 8004006:	701a      	strb	r2, [r3, #0]
    aData[4] = (uint8_t)((CAN_RDH0R_DATA4 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA4_Pos);
 8004008:	68fb      	ldr	r3, [r7, #12]
 800400a:	681a      	ldr	r2, [r3, #0]
 800400c:	68bb      	ldr	r3, [r7, #8]
 800400e:	011b      	lsls	r3, r3, #4
 8004010:	4413      	add	r3, r2
 8004012:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 8004016:	681a      	ldr	r2, [r3, #0]
 8004018:	683b      	ldr	r3, [r7, #0]
 800401a:	3304      	adds	r3, #4
 800401c:	b2d2      	uxtb	r2, r2
 800401e:	701a      	strb	r2, [r3, #0]
    aData[5] = (uint8_t)((CAN_RDH0R_DATA5 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA5_Pos);
 8004020:	68fb      	ldr	r3, [r7, #12]
 8004022:	681a      	ldr	r2, [r3, #0]
 8004024:	68bb      	ldr	r3, [r7, #8]
 8004026:	011b      	lsls	r3, r3, #4
 8004028:	4413      	add	r3, r2
 800402a:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 800402e:	681b      	ldr	r3, [r3, #0]
 8004030:	0a1a      	lsrs	r2, r3, #8
 8004032:	683b      	ldr	r3, [r7, #0]
 8004034:	3305      	adds	r3, #5
 8004036:	b2d2      	uxtb	r2, r2
 8004038:	701a      	strb	r2, [r3, #0]
    aData[6] = (uint8_t)((CAN_RDH0R_DATA6 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA6_Pos);
 800403a:	68fb      	ldr	r3, [r7, #12]
 800403c:	681a      	ldr	r2, [r3, #0]
 800403e:	68bb      	ldr	r3, [r7, #8]
 8004040:	011b      	lsls	r3, r3, #4
 8004042:	4413      	add	r3, r2
 8004044:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 8004048:	681b      	ldr	r3, [r3, #0]
 800404a:	0c1a      	lsrs	r2, r3, #16
 800404c:	683b      	ldr	r3, [r7, #0]
 800404e:	3306      	adds	r3, #6
 8004050:	b2d2      	uxtb	r2, r2
 8004052:	701a      	strb	r2, [r3, #0]
    aData[7] = (uint8_t)((CAN_RDH0R_DATA7 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA7_Pos);
 8004054:	68fb      	ldr	r3, [r7, #12]
 8004056:	681a      	ldr	r2, [r3, #0]
 8004058:	68bb      	ldr	r3, [r7, #8]
 800405a:	011b      	lsls	r3, r3, #4
 800405c:	4413      	add	r3, r2
 800405e:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 8004062:	681b      	ldr	r3, [r3, #0]
 8004064:	0e1a      	lsrs	r2, r3, #24
 8004066:	683b      	ldr	r3, [r7, #0]
 8004068:	3307      	adds	r3, #7
 800406a:	b2d2      	uxtb	r2, r2
 800406c:	701a      	strb	r2, [r3, #0]

    /* Release the FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 800406e:	68bb      	ldr	r3, [r7, #8]
 8004070:	2b00      	cmp	r3, #0
 8004072:	d108      	bne.n	8004086 <HAL_CAN_GetRxMessage+0x1f6>
    {
      /* Release RX FIFO 0 */
      SET_BIT(hcan->Instance->RF0R, CAN_RF0R_RFOM0);
 8004074:	68fb      	ldr	r3, [r7, #12]
 8004076:	681b      	ldr	r3, [r3, #0]
 8004078:	68da      	ldr	r2, [r3, #12]
 800407a:	68fb      	ldr	r3, [r7, #12]
 800407c:	681b      	ldr	r3, [r3, #0]
 800407e:	f042 0220 	orr.w	r2, r2, #32
 8004082:	60da      	str	r2, [r3, #12]
 8004084:	e007      	b.n	8004096 <HAL_CAN_GetRxMessage+0x206>
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Release RX FIFO 1 */
      SET_BIT(hcan->Instance->RF1R, CAN_RF1R_RFOM1);
 8004086:	68fb      	ldr	r3, [r7, #12]
 8004088:	681b      	ldr	r3, [r3, #0]
 800408a:	691a      	ldr	r2, [r3, #16]
 800408c:	68fb      	ldr	r3, [r7, #12]
 800408e:	681b      	ldr	r3, [r3, #0]
 8004090:	f042 0220 	orr.w	r2, r2, #32
 8004094:	611a      	str	r2, [r3, #16]
    }

    /* Return function status */
    return HAL_OK;
 8004096:	2300      	movs	r3, #0
 8004098:	e006      	b.n	80040a8 <HAL_CAN_GetRxMessage+0x218>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 800409a:	68fb      	ldr	r3, [r7, #12]
 800409c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800409e:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 80040a2:	68fb      	ldr	r3, [r7, #12]
 80040a4:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 80040a6:	2301      	movs	r3, #1
  }
}
 80040a8:	4618      	mov	r0, r3
 80040aa:	371c      	adds	r7, #28
 80040ac:	46bd      	mov	sp, r7
 80040ae:	bc80      	pop	{r7}
 80040b0:	4770      	bx	lr

080040b2 <HAL_CAN_ActivateNotification>:
  * @param  ActiveITs indicates which interrupts will be enabled.
  *         This parameter can be any combination of @arg CAN_Interrupts.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_ActivateNotification(CAN_HandleTypeDef *hcan, uint32_t ActiveITs)
{
 80040b2:	b480      	push	{r7}
 80040b4:	b085      	sub	sp, #20
 80040b6:	af00      	add	r7, sp, #0
 80040b8:	6078      	str	r0, [r7, #4]
 80040ba:	6039      	str	r1, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 80040bc:	687b      	ldr	r3, [r7, #4]
 80040be:	f893 3020 	ldrb.w	r3, [r3, #32]
 80040c2:	73fb      	strb	r3, [r7, #15]

  /* Check function parameters */
  assert_param(IS_CAN_IT(ActiveITs));

  if ((state == HAL_CAN_STATE_READY) ||
 80040c4:	7bfb      	ldrb	r3, [r7, #15]
 80040c6:	2b01      	cmp	r3, #1
 80040c8:	d002      	beq.n	80040d0 <HAL_CAN_ActivateNotification+0x1e>
 80040ca:	7bfb      	ldrb	r3, [r7, #15]
 80040cc:	2b02      	cmp	r3, #2
 80040ce:	d109      	bne.n	80040e4 <HAL_CAN_ActivateNotification+0x32>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Enable the selected interrupts */
    __HAL_CAN_ENABLE_IT(hcan, ActiveITs);
 80040d0:	687b      	ldr	r3, [r7, #4]
 80040d2:	681b      	ldr	r3, [r3, #0]
 80040d4:	6959      	ldr	r1, [r3, #20]
 80040d6:	687b      	ldr	r3, [r7, #4]
 80040d8:	681b      	ldr	r3, [r3, #0]
 80040da:	683a      	ldr	r2, [r7, #0]
 80040dc:	430a      	orrs	r2, r1
 80040de:	615a      	str	r2, [r3, #20]

    /* Return function status */
    return HAL_OK;
 80040e0:	2300      	movs	r3, #0
 80040e2:	e006      	b.n	80040f2 <HAL_CAN_ActivateNotification+0x40>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 80040e4:	687b      	ldr	r3, [r7, #4]
 80040e6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80040e8:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 80040ec:	687b      	ldr	r3, [r7, #4]
 80040ee:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 80040f0:	2301      	movs	r3, #1
  }
}
 80040f2:	4618      	mov	r0, r3
 80040f4:	3714      	adds	r7, #20
 80040f6:	46bd      	mov	sp, r7
 80040f8:	bc80      	pop	{r7}
 80040fa:	4770      	bx	lr

080040fc <HAL_CAN_IRQHandler>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
void HAL_CAN_IRQHandler(CAN_HandleTypeDef *hcan)
{
 80040fc:	b580      	push	{r7, lr}
 80040fe:	b08a      	sub	sp, #40	; 0x28
 8004100:	af00      	add	r7, sp, #0
 8004102:	6078      	str	r0, [r7, #4]
  uint32_t errorcode = HAL_CAN_ERROR_NONE;
 8004104:	2300      	movs	r3, #0
 8004106:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t interrupts = READ_REG(hcan->Instance->IER);
 8004108:	687b      	ldr	r3, [r7, #4]
 800410a:	681b      	ldr	r3, [r3, #0]
 800410c:	695b      	ldr	r3, [r3, #20]
 800410e:	623b      	str	r3, [r7, #32]
  uint32_t msrflags = READ_REG(hcan->Instance->MSR);
 8004110:	687b      	ldr	r3, [r7, #4]
 8004112:	681b      	ldr	r3, [r3, #0]
 8004114:	685b      	ldr	r3, [r3, #4]
 8004116:	61fb      	str	r3, [r7, #28]
  uint32_t tsrflags = READ_REG(hcan->Instance->TSR);
 8004118:	687b      	ldr	r3, [r7, #4]
 800411a:	681b      	ldr	r3, [r3, #0]
 800411c:	689b      	ldr	r3, [r3, #8]
 800411e:	61bb      	str	r3, [r7, #24]
  uint32_t rf0rflags = READ_REG(hcan->Instance->RF0R);
 8004120:	687b      	ldr	r3, [r7, #4]
 8004122:	681b      	ldr	r3, [r3, #0]
 8004124:	68db      	ldr	r3, [r3, #12]
 8004126:	617b      	str	r3, [r7, #20]
  uint32_t rf1rflags = READ_REG(hcan->Instance->RF1R);
 8004128:	687b      	ldr	r3, [r7, #4]
 800412a:	681b      	ldr	r3, [r3, #0]
 800412c:	691b      	ldr	r3, [r3, #16]
 800412e:	613b      	str	r3, [r7, #16]
  uint32_t esrflags = READ_REG(hcan->Instance->ESR);
 8004130:	687b      	ldr	r3, [r7, #4]
 8004132:	681b      	ldr	r3, [r3, #0]
 8004134:	699b      	ldr	r3, [r3, #24]
 8004136:	60fb      	str	r3, [r7, #12]

  /* Transmit Mailbox empty interrupt management *****************************/
  if ((interrupts & CAN_IT_TX_MAILBOX_EMPTY) != 0U)
 8004138:	6a3b      	ldr	r3, [r7, #32]
 800413a:	f003 0301 	and.w	r3, r3, #1
 800413e:	2b00      	cmp	r3, #0
 8004140:	d07c      	beq.n	800423c <HAL_CAN_IRQHandler+0x140>
  {
    /* Transmit Mailbox 0 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP0) != 0U)
 8004142:	69bb      	ldr	r3, [r7, #24]
 8004144:	f003 0301 	and.w	r3, r3, #1
 8004148:	2b00      	cmp	r3, #0
 800414a:	d023      	beq.n	8004194 <HAL_CAN_IRQHandler+0x98>
    {
      /* Clear the Transmission Complete flag (and TXOK0,ALST0,TERR0 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP0);
 800414c:	687b      	ldr	r3, [r7, #4]
 800414e:	681b      	ldr	r3, [r3, #0]
 8004150:	2201      	movs	r2, #1
 8004152:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK0) != 0U)
 8004154:	69bb      	ldr	r3, [r7, #24]
 8004156:	f003 0302 	and.w	r3, r3, #2
 800415a:	2b00      	cmp	r3, #0
 800415c:	d003      	beq.n	8004166 <HAL_CAN_IRQHandler+0x6a>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox0CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox0CompleteCallback(hcan);
 800415e:	6878      	ldr	r0, [r7, #4]
 8004160:	f000 f97d 	bl	800445e <HAL_CAN_TxMailbox0CompleteCallback>
 8004164:	e016      	b.n	8004194 <HAL_CAN_IRQHandler+0x98>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST0) != 0U)
 8004166:	69bb      	ldr	r3, [r7, #24]
 8004168:	f003 0304 	and.w	r3, r3, #4
 800416c:	2b00      	cmp	r3, #0
 800416e:	d004      	beq.n	800417a <HAL_CAN_IRQHandler+0x7e>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST0;
 8004170:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004172:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8004176:	627b      	str	r3, [r7, #36]	; 0x24
 8004178:	e00c      	b.n	8004194 <HAL_CAN_IRQHandler+0x98>
        }
        else if ((tsrflags & CAN_TSR_TERR0) != 0U)
 800417a:	69bb      	ldr	r3, [r7, #24]
 800417c:	f003 0308 	and.w	r3, r3, #8
 8004180:	2b00      	cmp	r3, #0
 8004182:	d004      	beq.n	800418e <HAL_CAN_IRQHandler+0x92>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR0;
 8004184:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004186:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 800418a:	627b      	str	r3, [r7, #36]	; 0x24
 800418c:	e002      	b.n	8004194 <HAL_CAN_IRQHandler+0x98>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox0AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox0AbortCallback(hcan);
 800418e:	6878      	ldr	r0, [r7, #4]
 8004190:	f000 f980 	bl	8004494 <HAL_CAN_TxMailbox0AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 1 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP1) != 0U)
 8004194:	69bb      	ldr	r3, [r7, #24]
 8004196:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800419a:	2b00      	cmp	r3, #0
 800419c:	d024      	beq.n	80041e8 <HAL_CAN_IRQHandler+0xec>
    {
      /* Clear the Transmission Complete flag (and TXOK1,ALST1,TERR1 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP1);
 800419e:	687b      	ldr	r3, [r7, #4]
 80041a0:	681b      	ldr	r3, [r3, #0]
 80041a2:	f44f 7280 	mov.w	r2, #256	; 0x100
 80041a6:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK1) != 0U)
 80041a8:	69bb      	ldr	r3, [r7, #24]
 80041aa:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80041ae:	2b00      	cmp	r3, #0
 80041b0:	d003      	beq.n	80041ba <HAL_CAN_IRQHandler+0xbe>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox1CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox1CompleteCallback(hcan);
 80041b2:	6878      	ldr	r0, [r7, #4]
 80041b4:	f000 f95c 	bl	8004470 <HAL_CAN_TxMailbox1CompleteCallback>
 80041b8:	e016      	b.n	80041e8 <HAL_CAN_IRQHandler+0xec>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST1) != 0U)
 80041ba:	69bb      	ldr	r3, [r7, #24]
 80041bc:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80041c0:	2b00      	cmp	r3, #0
 80041c2:	d004      	beq.n	80041ce <HAL_CAN_IRQHandler+0xd2>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST1;
 80041c4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80041c6:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 80041ca:	627b      	str	r3, [r7, #36]	; 0x24
 80041cc:	e00c      	b.n	80041e8 <HAL_CAN_IRQHandler+0xec>
        }
        else if ((tsrflags & CAN_TSR_TERR1) != 0U)
 80041ce:	69bb      	ldr	r3, [r7, #24]
 80041d0:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80041d4:	2b00      	cmp	r3, #0
 80041d6:	d004      	beq.n	80041e2 <HAL_CAN_IRQHandler+0xe6>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR1;
 80041d8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80041da:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80041de:	627b      	str	r3, [r7, #36]	; 0x24
 80041e0:	e002      	b.n	80041e8 <HAL_CAN_IRQHandler+0xec>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox1AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox1AbortCallback(hcan);
 80041e2:	6878      	ldr	r0, [r7, #4]
 80041e4:	f000 f95f 	bl	80044a6 <HAL_CAN_TxMailbox1AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 2 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP2) != 0U)
 80041e8:	69bb      	ldr	r3, [r7, #24]
 80041ea:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80041ee:	2b00      	cmp	r3, #0
 80041f0:	d024      	beq.n	800423c <HAL_CAN_IRQHandler+0x140>
    {
      /* Clear the Transmission Complete flag (and TXOK2,ALST2,TERR2 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP2);
 80041f2:	687b      	ldr	r3, [r7, #4]
 80041f4:	681b      	ldr	r3, [r3, #0]
 80041f6:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 80041fa:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK2) != 0U)
 80041fc:	69bb      	ldr	r3, [r7, #24]
 80041fe:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004202:	2b00      	cmp	r3, #0
 8004204:	d003      	beq.n	800420e <HAL_CAN_IRQHandler+0x112>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox2CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox2CompleteCallback(hcan);
 8004206:	6878      	ldr	r0, [r7, #4]
 8004208:	f000 f93b 	bl	8004482 <HAL_CAN_TxMailbox2CompleteCallback>
 800420c:	e016      	b.n	800423c <HAL_CAN_IRQHandler+0x140>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST2) != 0U)
 800420e:	69bb      	ldr	r3, [r7, #24]
 8004210:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8004214:	2b00      	cmp	r3, #0
 8004216:	d004      	beq.n	8004222 <HAL_CAN_IRQHandler+0x126>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST2;
 8004218:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800421a:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800421e:	627b      	str	r3, [r7, #36]	; 0x24
 8004220:	e00c      	b.n	800423c <HAL_CAN_IRQHandler+0x140>
        }
        else if ((tsrflags & CAN_TSR_TERR2) != 0U)
 8004222:	69bb      	ldr	r3, [r7, #24]
 8004224:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8004228:	2b00      	cmp	r3, #0
 800422a:	d004      	beq.n	8004236 <HAL_CAN_IRQHandler+0x13a>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR2;
 800422c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800422e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004232:	627b      	str	r3, [r7, #36]	; 0x24
 8004234:	e002      	b.n	800423c <HAL_CAN_IRQHandler+0x140>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox2AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox2AbortCallback(hcan);
 8004236:	6878      	ldr	r0, [r7, #4]
 8004238:	f000 f93e 	bl	80044b8 <HAL_CAN_TxMailbox2AbortCallback>
      }
    }
  }

  /* Receive FIFO 0 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO0_OVERRUN) != 0U)
 800423c:	6a3b      	ldr	r3, [r7, #32]
 800423e:	f003 0308 	and.w	r3, r3, #8
 8004242:	2b00      	cmp	r3, #0
 8004244:	d00c      	beq.n	8004260 <HAL_CAN_IRQHandler+0x164>
  {
    if ((rf0rflags & CAN_RF0R_FOVR0) != 0U)
 8004246:	697b      	ldr	r3, [r7, #20]
 8004248:	f003 0310 	and.w	r3, r3, #16
 800424c:	2b00      	cmp	r3, #0
 800424e:	d007      	beq.n	8004260 <HAL_CAN_IRQHandler+0x164>
    {
      /* Set CAN error code to Rx Fifo 0 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV0;
 8004250:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004252:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8004256:	627b      	str	r3, [r7, #36]	; 0x24

      /* Clear FIFO0 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV0);
 8004258:	687b      	ldr	r3, [r7, #4]
 800425a:	681b      	ldr	r3, [r3, #0]
 800425c:	2210      	movs	r2, #16
 800425e:	60da      	str	r2, [r3, #12]
    }
  }

  /* Receive FIFO 0 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO0_FULL) != 0U)
 8004260:	6a3b      	ldr	r3, [r7, #32]
 8004262:	f003 0304 	and.w	r3, r3, #4
 8004266:	2b00      	cmp	r3, #0
 8004268:	d00b      	beq.n	8004282 <HAL_CAN_IRQHandler+0x186>
  {
    if ((rf0rflags & CAN_RF0R_FULL0) != 0U)
 800426a:	697b      	ldr	r3, [r7, #20]
 800426c:	f003 0308 	and.w	r3, r3, #8
 8004270:	2b00      	cmp	r3, #0
 8004272:	d006      	beq.n	8004282 <HAL_CAN_IRQHandler+0x186>
    {
      /* Clear FIFO 0 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF0);
 8004274:	687b      	ldr	r3, [r7, #4]
 8004276:	681b      	ldr	r3, [r3, #0]
 8004278:	2208      	movs	r2, #8
 800427a:	60da      	str	r2, [r3, #12]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0FullCallback(hcan);
 800427c:	6878      	ldr	r0, [r7, #4]
 800427e:	f000 f924 	bl	80044ca <HAL_CAN_RxFifo0FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 0 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO0_MSG_PENDING) != 0U)
 8004282:	6a3b      	ldr	r3, [r7, #32]
 8004284:	f003 0302 	and.w	r3, r3, #2
 8004288:	2b00      	cmp	r3, #0
 800428a:	d009      	beq.n	80042a0 <HAL_CAN_IRQHandler+0x1a4>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) != 0U)
 800428c:	687b      	ldr	r3, [r7, #4]
 800428e:	681b      	ldr	r3, [r3, #0]
 8004290:	68db      	ldr	r3, [r3, #12]
 8004292:	f003 0303 	and.w	r3, r3, #3
 8004296:	2b00      	cmp	r3, #0
 8004298:	d002      	beq.n	80042a0 <HAL_CAN_IRQHandler+0x1a4>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0MsgPendingCallback(hcan);
 800429a:	6878      	ldr	r0, [r7, #4]
 800429c:	f7fc ff1c 	bl	80010d8 <HAL_CAN_RxFifo0MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO1_OVERRUN) != 0U)
 80042a0:	6a3b      	ldr	r3, [r7, #32]
 80042a2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80042a6:	2b00      	cmp	r3, #0
 80042a8:	d00c      	beq.n	80042c4 <HAL_CAN_IRQHandler+0x1c8>
  {
    if ((rf1rflags & CAN_RF1R_FOVR1) != 0U)
 80042aa:	693b      	ldr	r3, [r7, #16]
 80042ac:	f003 0310 	and.w	r3, r3, #16
 80042b0:	2b00      	cmp	r3, #0
 80042b2:	d007      	beq.n	80042c4 <HAL_CAN_IRQHandler+0x1c8>
    {
      /* Set CAN error code to Rx Fifo 1 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV1;
 80042b4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80042b6:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80042ba:	627b      	str	r3, [r7, #36]	; 0x24

      /* Clear FIFO1 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV1);
 80042bc:	687b      	ldr	r3, [r7, #4]
 80042be:	681b      	ldr	r3, [r3, #0]
 80042c0:	2210      	movs	r2, #16
 80042c2:	611a      	str	r2, [r3, #16]
    }
  }

  /* Receive FIFO 1 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO1_FULL) != 0U)
 80042c4:	6a3b      	ldr	r3, [r7, #32]
 80042c6:	f003 0320 	and.w	r3, r3, #32
 80042ca:	2b00      	cmp	r3, #0
 80042cc:	d00b      	beq.n	80042e6 <HAL_CAN_IRQHandler+0x1ea>
  {
    if ((rf1rflags & CAN_RF1R_FULL1) != 0U)
 80042ce:	693b      	ldr	r3, [r7, #16]
 80042d0:	f003 0308 	and.w	r3, r3, #8
 80042d4:	2b00      	cmp	r3, #0
 80042d6:	d006      	beq.n	80042e6 <HAL_CAN_IRQHandler+0x1ea>
    {
      /* Clear FIFO 1 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF1);
 80042d8:	687b      	ldr	r3, [r7, #4]
 80042da:	681b      	ldr	r3, [r3, #0]
 80042dc:	2208      	movs	r2, #8
 80042de:	611a      	str	r2, [r3, #16]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1FullCallback(hcan);
 80042e0:	6878      	ldr	r0, [r7, #4]
 80042e2:	f000 f904 	bl	80044ee <HAL_CAN_RxFifo1FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO1_MSG_PENDING) != 0U)
 80042e6:	6a3b      	ldr	r3, [r7, #32]
 80042e8:	f003 0310 	and.w	r3, r3, #16
 80042ec:	2b00      	cmp	r3, #0
 80042ee:	d009      	beq.n	8004304 <HAL_CAN_IRQHandler+0x208>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) != 0U)
 80042f0:	687b      	ldr	r3, [r7, #4]
 80042f2:	681b      	ldr	r3, [r3, #0]
 80042f4:	691b      	ldr	r3, [r3, #16]
 80042f6:	f003 0303 	and.w	r3, r3, #3
 80042fa:	2b00      	cmp	r3, #0
 80042fc:	d002      	beq.n	8004304 <HAL_CAN_IRQHandler+0x208>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1MsgPendingCallback(hcan);
 80042fe:	6878      	ldr	r0, [r7, #4]
 8004300:	f000 f8ec 	bl	80044dc <HAL_CAN_RxFifo1MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Sleep interrupt management *********************************************/
  if ((interrupts & CAN_IT_SLEEP_ACK) != 0U)
 8004304:	6a3b      	ldr	r3, [r7, #32]
 8004306:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800430a:	2b00      	cmp	r3, #0
 800430c:	d00b      	beq.n	8004326 <HAL_CAN_IRQHandler+0x22a>
  {
    if ((msrflags & CAN_MSR_SLAKI) != 0U)
 800430e:	69fb      	ldr	r3, [r7, #28]
 8004310:	f003 0310 	and.w	r3, r3, #16
 8004314:	2b00      	cmp	r3, #0
 8004316:	d006      	beq.n	8004326 <HAL_CAN_IRQHandler+0x22a>
    {
      /* Clear Sleep interrupt Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_SLAKI);
 8004318:	687b      	ldr	r3, [r7, #4]
 800431a:	681b      	ldr	r3, [r3, #0]
 800431c:	2210      	movs	r2, #16
 800431e:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->SleepCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_SleepCallback(hcan);
 8004320:	6878      	ldr	r0, [r7, #4]
 8004322:	f000 f8ed 	bl	8004500 <HAL_CAN_SleepCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* WakeUp interrupt management *********************************************/
  if ((interrupts & CAN_IT_WAKEUP) != 0U)
 8004326:	6a3b      	ldr	r3, [r7, #32]
 8004328:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800432c:	2b00      	cmp	r3, #0
 800432e:	d00b      	beq.n	8004348 <HAL_CAN_IRQHandler+0x24c>
  {
    if ((msrflags & CAN_MSR_WKUI) != 0U)
 8004330:	69fb      	ldr	r3, [r7, #28]
 8004332:	f003 0308 	and.w	r3, r3, #8
 8004336:	2b00      	cmp	r3, #0
 8004338:	d006      	beq.n	8004348 <HAL_CAN_IRQHandler+0x24c>
    {
      /* Clear WakeUp Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_WKU);
 800433a:	687b      	ldr	r3, [r7, #4]
 800433c:	681b      	ldr	r3, [r3, #0]
 800433e:	2208      	movs	r2, #8
 8004340:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->WakeUpFromRxMsgCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_WakeUpFromRxMsgCallback(hcan);
 8004342:	6878      	ldr	r0, [r7, #4]
 8004344:	f000 f8e5 	bl	8004512 <HAL_CAN_WakeUpFromRxMsgCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Error interrupts management *********************************************/
  if ((interrupts & CAN_IT_ERROR) != 0U)
 8004348:	6a3b      	ldr	r3, [r7, #32]
 800434a:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800434e:	2b00      	cmp	r3, #0
 8004350:	d075      	beq.n	800443e <HAL_CAN_IRQHandler+0x342>
  {
    if ((msrflags & CAN_MSR_ERRI) != 0U)
 8004352:	69fb      	ldr	r3, [r7, #28]
 8004354:	f003 0304 	and.w	r3, r3, #4
 8004358:	2b00      	cmp	r3, #0
 800435a:	d06c      	beq.n	8004436 <HAL_CAN_IRQHandler+0x33a>
    {
      /* Check Error Warning Flag */
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 800435c:	6a3b      	ldr	r3, [r7, #32]
 800435e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004362:	2b00      	cmp	r3, #0
 8004364:	d008      	beq.n	8004378 <HAL_CAN_IRQHandler+0x27c>
          ((esrflags & CAN_ESR_EWGF) != 0U))
 8004366:	68fb      	ldr	r3, [r7, #12]
 8004368:	f003 0301 	and.w	r3, r3, #1
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 800436c:	2b00      	cmp	r3, #0
 800436e:	d003      	beq.n	8004378 <HAL_CAN_IRQHandler+0x27c>
      {
        /* Set CAN error code to Error Warning */
        errorcode |= HAL_CAN_ERROR_EWG;
 8004370:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004372:	f043 0301 	orr.w	r3, r3, #1
 8004376:	627b      	str	r3, [r7, #36]	; 0x24

        /* No need for clear of Error Warning Flag as read-only */
      }

      /* Check Error Passive Flag */
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 8004378:	6a3b      	ldr	r3, [r7, #32]
 800437a:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800437e:	2b00      	cmp	r3, #0
 8004380:	d008      	beq.n	8004394 <HAL_CAN_IRQHandler+0x298>
          ((esrflags & CAN_ESR_EPVF) != 0U))
 8004382:	68fb      	ldr	r3, [r7, #12]
 8004384:	f003 0302 	and.w	r3, r3, #2
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 8004388:	2b00      	cmp	r3, #0
 800438a:	d003      	beq.n	8004394 <HAL_CAN_IRQHandler+0x298>
      {
        /* Set CAN error code to Error Passive */
        errorcode |= HAL_CAN_ERROR_EPV;
 800438c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800438e:	f043 0302 	orr.w	r3, r3, #2
 8004392:	627b      	str	r3, [r7, #36]	; 0x24

        /* No need for clear of Error Passive Flag as read-only */
      }

      /* Check Bus-off Flag */
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 8004394:	6a3b      	ldr	r3, [r7, #32]
 8004396:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800439a:	2b00      	cmp	r3, #0
 800439c:	d008      	beq.n	80043b0 <HAL_CAN_IRQHandler+0x2b4>
          ((esrflags & CAN_ESR_BOFF) != 0U))
 800439e:	68fb      	ldr	r3, [r7, #12]
 80043a0:	f003 0304 	and.w	r3, r3, #4
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 80043a4:	2b00      	cmp	r3, #0
 80043a6:	d003      	beq.n	80043b0 <HAL_CAN_IRQHandler+0x2b4>
      {
        /* Set CAN error code to Bus-Off */
        errorcode |= HAL_CAN_ERROR_BOF;
 80043a8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80043aa:	f043 0304 	orr.w	r3, r3, #4
 80043ae:	627b      	str	r3, [r7, #36]	; 0x24

        /* No need for clear of Error Bus-Off as read-only */
      }

      /* Check Last Error Code Flag */
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 80043b0:	6a3b      	ldr	r3, [r7, #32]
 80043b2:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80043b6:	2b00      	cmp	r3, #0
 80043b8:	d03d      	beq.n	8004436 <HAL_CAN_IRQHandler+0x33a>
          ((esrflags & CAN_ESR_LEC) != 0U))
 80043ba:	68fb      	ldr	r3, [r7, #12]
 80043bc:	f003 0370 	and.w	r3, r3, #112	; 0x70
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 80043c0:	2b00      	cmp	r3, #0
 80043c2:	d038      	beq.n	8004436 <HAL_CAN_IRQHandler+0x33a>
      {
        switch (esrflags & CAN_ESR_LEC)
 80043c4:	68fb      	ldr	r3, [r7, #12]
 80043c6:	f003 0370 	and.w	r3, r3, #112	; 0x70
 80043ca:	2b30      	cmp	r3, #48	; 0x30
 80043cc:	d017      	beq.n	80043fe <HAL_CAN_IRQHandler+0x302>
 80043ce:	2b30      	cmp	r3, #48	; 0x30
 80043d0:	d804      	bhi.n	80043dc <HAL_CAN_IRQHandler+0x2e0>
 80043d2:	2b10      	cmp	r3, #16
 80043d4:	d009      	beq.n	80043ea <HAL_CAN_IRQHandler+0x2ee>
 80043d6:	2b20      	cmp	r3, #32
 80043d8:	d00c      	beq.n	80043f4 <HAL_CAN_IRQHandler+0x2f8>
          case (CAN_ESR_LEC_2 | CAN_ESR_LEC_1):
            /* Set CAN error code to CRC error */
            errorcode |= HAL_CAN_ERROR_CRC;
            break;
          default:
            break;
 80043da:	e024      	b.n	8004426 <HAL_CAN_IRQHandler+0x32a>
        switch (esrflags & CAN_ESR_LEC)
 80043dc:	2b50      	cmp	r3, #80	; 0x50
 80043de:	d018      	beq.n	8004412 <HAL_CAN_IRQHandler+0x316>
 80043e0:	2b60      	cmp	r3, #96	; 0x60
 80043e2:	d01b      	beq.n	800441c <HAL_CAN_IRQHandler+0x320>
 80043e4:	2b40      	cmp	r3, #64	; 0x40
 80043e6:	d00f      	beq.n	8004408 <HAL_CAN_IRQHandler+0x30c>
            break;
 80043e8:	e01d      	b.n	8004426 <HAL_CAN_IRQHandler+0x32a>
            errorcode |= HAL_CAN_ERROR_STF;
 80043ea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80043ec:	f043 0308 	orr.w	r3, r3, #8
 80043f0:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 80043f2:	e018      	b.n	8004426 <HAL_CAN_IRQHandler+0x32a>
            errorcode |= HAL_CAN_ERROR_FOR;
 80043f4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80043f6:	f043 0310 	orr.w	r3, r3, #16
 80043fa:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 80043fc:	e013      	b.n	8004426 <HAL_CAN_IRQHandler+0x32a>
            errorcode |= HAL_CAN_ERROR_ACK;
 80043fe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004400:	f043 0320 	orr.w	r3, r3, #32
 8004404:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8004406:	e00e      	b.n	8004426 <HAL_CAN_IRQHandler+0x32a>
            errorcode |= HAL_CAN_ERROR_BR;
 8004408:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800440a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800440e:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8004410:	e009      	b.n	8004426 <HAL_CAN_IRQHandler+0x32a>
            errorcode |= HAL_CAN_ERROR_BD;
 8004412:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004414:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8004418:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 800441a:	e004      	b.n	8004426 <HAL_CAN_IRQHandler+0x32a>
            errorcode |= HAL_CAN_ERROR_CRC;
 800441c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800441e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004422:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8004424:	bf00      	nop
        }

        /* Clear Last error code Flag */
        CLEAR_BIT(hcan->Instance->ESR, CAN_ESR_LEC);
 8004426:	687b      	ldr	r3, [r7, #4]
 8004428:	681b      	ldr	r3, [r3, #0]
 800442a:	699a      	ldr	r2, [r3, #24]
 800442c:	687b      	ldr	r3, [r7, #4]
 800442e:	681b      	ldr	r3, [r3, #0]
 8004430:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 8004434:	619a      	str	r2, [r3, #24]
      }
    }

    /* Clear ERRI Flag */
    __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_ERRI);
 8004436:	687b      	ldr	r3, [r7, #4]
 8004438:	681b      	ldr	r3, [r3, #0]
 800443a:	2204      	movs	r2, #4
 800443c:	605a      	str	r2, [r3, #4]
  }

  /* Call the Error call Back in case of Errors */
  if (errorcode != HAL_CAN_ERROR_NONE)
 800443e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004440:	2b00      	cmp	r3, #0
 8004442:	d008      	beq.n	8004456 <HAL_CAN_IRQHandler+0x35a>
  {
    /* Update error code in handle */
    hcan->ErrorCode |= errorcode;
 8004444:	687b      	ldr	r3, [r7, #4]
 8004446:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8004448:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800444a:	431a      	orrs	r2, r3
 800444c:	687b      	ldr	r3, [r7, #4]
 800444e:	625a      	str	r2, [r3, #36]	; 0x24
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hcan->ErrorCallback(hcan);
#else
    /* Call weak (surcharged) callback */
    HAL_CAN_ErrorCallback(hcan);
 8004450:	6878      	ldr	r0, [r7, #4]
 8004452:	f000 f867 	bl	8004524 <HAL_CAN_ErrorCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
  }
}
 8004456:	bf00      	nop
 8004458:	3728      	adds	r7, #40	; 0x28
 800445a:	46bd      	mov	sp, r7
 800445c:	bd80      	pop	{r7, pc}

0800445e <HAL_CAN_TxMailbox0CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0CompleteCallback(CAN_HandleTypeDef *hcan)
{
 800445e:	b480      	push	{r7}
 8004460:	b083      	sub	sp, #12
 8004462:	af00      	add	r7, sp, #0
 8004464:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0CompleteCallback could be implemented in the
            user file
   */
}
 8004466:	bf00      	nop
 8004468:	370c      	adds	r7, #12
 800446a:	46bd      	mov	sp, r7
 800446c:	bc80      	pop	{r7}
 800446e:	4770      	bx	lr

08004470 <HAL_CAN_TxMailbox1CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1CompleteCallback(CAN_HandleTypeDef *hcan)
{
 8004470:	b480      	push	{r7}
 8004472:	b083      	sub	sp, #12
 8004474:	af00      	add	r7, sp, #0
 8004476:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1CompleteCallback could be implemented in the
            user file
   */
}
 8004478:	bf00      	nop
 800447a:	370c      	adds	r7, #12
 800447c:	46bd      	mov	sp, r7
 800447e:	bc80      	pop	{r7}
 8004480:	4770      	bx	lr

08004482 <HAL_CAN_TxMailbox2CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2CompleteCallback(CAN_HandleTypeDef *hcan)
{
 8004482:	b480      	push	{r7}
 8004484:	b083      	sub	sp, #12
 8004486:	af00      	add	r7, sp, #0
 8004488:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2CompleteCallback could be implemented in the
            user file
   */
}
 800448a:	bf00      	nop
 800448c:	370c      	adds	r7, #12
 800448e:	46bd      	mov	sp, r7
 8004490:	bc80      	pop	{r7}
 8004492:	4770      	bx	lr

08004494 <HAL_CAN_TxMailbox0AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0AbortCallback(CAN_HandleTypeDef *hcan)
{
 8004494:	b480      	push	{r7}
 8004496:	b083      	sub	sp, #12
 8004498:	af00      	add	r7, sp, #0
 800449a:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0AbortCallback could be implemented in the
            user file
   */
}
 800449c:	bf00      	nop
 800449e:	370c      	adds	r7, #12
 80044a0:	46bd      	mov	sp, r7
 80044a2:	bc80      	pop	{r7}
 80044a4:	4770      	bx	lr

080044a6 <HAL_CAN_TxMailbox1AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1AbortCallback(CAN_HandleTypeDef *hcan)
{
 80044a6:	b480      	push	{r7}
 80044a8:	b083      	sub	sp, #12
 80044aa:	af00      	add	r7, sp, #0
 80044ac:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1AbortCallback could be implemented in the
            user file
   */
}
 80044ae:	bf00      	nop
 80044b0:	370c      	adds	r7, #12
 80044b2:	46bd      	mov	sp, r7
 80044b4:	bc80      	pop	{r7}
 80044b6:	4770      	bx	lr

080044b8 <HAL_CAN_TxMailbox2AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2AbortCallback(CAN_HandleTypeDef *hcan)
{
 80044b8:	b480      	push	{r7}
 80044ba:	b083      	sub	sp, #12
 80044bc:	af00      	add	r7, sp, #0
 80044be:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2AbortCallback could be implemented in the
            user file
   */
}
 80044c0:	bf00      	nop
 80044c2:	370c      	adds	r7, #12
 80044c4:	46bd      	mov	sp, r7
 80044c6:	bc80      	pop	{r7}
 80044c8:	4770      	bx	lr

080044ca <HAL_CAN_RxFifo0FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo0FullCallback(CAN_HandleTypeDef *hcan)
{
 80044ca:	b480      	push	{r7}
 80044cc:	b083      	sub	sp, #12
 80044ce:	af00      	add	r7, sp, #0
 80044d0:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo0FullCallback could be implemented in the user
            file
   */
}
 80044d2:	bf00      	nop
 80044d4:	370c      	adds	r7, #12
 80044d6:	46bd      	mov	sp, r7
 80044d8:	bc80      	pop	{r7}
 80044da:	4770      	bx	lr

080044dc <HAL_CAN_RxFifo1MsgPendingCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1MsgPendingCallback(CAN_HandleTypeDef *hcan)
{
 80044dc:	b480      	push	{r7}
 80044de:	b083      	sub	sp, #12
 80044e0:	af00      	add	r7, sp, #0
 80044e2:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1MsgPendingCallback could be implemented in the
            user file
   */
}
 80044e4:	bf00      	nop
 80044e6:	370c      	adds	r7, #12
 80044e8:	46bd      	mov	sp, r7
 80044ea:	bc80      	pop	{r7}
 80044ec:	4770      	bx	lr

080044ee <HAL_CAN_RxFifo1FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1FullCallback(CAN_HandleTypeDef *hcan)
{
 80044ee:	b480      	push	{r7}
 80044f0:	b083      	sub	sp, #12
 80044f2:	af00      	add	r7, sp, #0
 80044f4:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1FullCallback could be implemented in the user
            file
   */
}
 80044f6:	bf00      	nop
 80044f8:	370c      	adds	r7, #12
 80044fa:	46bd      	mov	sp, r7
 80044fc:	bc80      	pop	{r7}
 80044fe:	4770      	bx	lr

08004500 <HAL_CAN_SleepCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_SleepCallback(CAN_HandleTypeDef *hcan)
{
 8004500:	b480      	push	{r7}
 8004502:	b083      	sub	sp, #12
 8004504:	af00      	add	r7, sp, #0
 8004506:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_SleepCallback could be implemented in the user file
   */
}
 8004508:	bf00      	nop
 800450a:	370c      	adds	r7, #12
 800450c:	46bd      	mov	sp, r7
 800450e:	bc80      	pop	{r7}
 8004510:	4770      	bx	lr

08004512 <HAL_CAN_WakeUpFromRxMsgCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_WakeUpFromRxMsgCallback(CAN_HandleTypeDef *hcan)
{
 8004512:	b480      	push	{r7}
 8004514:	b083      	sub	sp, #12
 8004516:	af00      	add	r7, sp, #0
 8004518:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_WakeUpFromRxMsgCallback could be implemented in the
            user file
   */
}
 800451a:	bf00      	nop
 800451c:	370c      	adds	r7, #12
 800451e:	46bd      	mov	sp, r7
 8004520:	bc80      	pop	{r7}
 8004522:	4770      	bx	lr

08004524 <HAL_CAN_ErrorCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_ErrorCallback(CAN_HandleTypeDef *hcan)
{
 8004524:	b480      	push	{r7}
 8004526:	b083      	sub	sp, #12
 8004528:	af00      	add	r7, sp, #0
 800452a:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_ErrorCallback could be implemented in the user file
   */
}
 800452c:	bf00      	nop
 800452e:	370c      	adds	r7, #12
 8004530:	46bd      	mov	sp, r7
 8004532:	bc80      	pop	{r7}
 8004534:	4770      	bx	lr
	...

08004538 <__NVIC_SetPriorityGrouping>:
{
 8004538:	b480      	push	{r7}
 800453a:	b085      	sub	sp, #20
 800453c:	af00      	add	r7, sp, #0
 800453e:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8004540:	687b      	ldr	r3, [r7, #4]
 8004542:	f003 0307 	and.w	r3, r3, #7
 8004546:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8004548:	4b0c      	ldr	r3, [pc, #48]	; (800457c <__NVIC_SetPriorityGrouping+0x44>)
 800454a:	68db      	ldr	r3, [r3, #12]
 800454c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800454e:	68ba      	ldr	r2, [r7, #8]
 8004550:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8004554:	4013      	ands	r3, r2
 8004556:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8004558:	68fb      	ldr	r3, [r7, #12]
 800455a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800455c:	68bb      	ldr	r3, [r7, #8]
 800455e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8004560:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8004564:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8004568:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800456a:	4a04      	ldr	r2, [pc, #16]	; (800457c <__NVIC_SetPriorityGrouping+0x44>)
 800456c:	68bb      	ldr	r3, [r7, #8]
 800456e:	60d3      	str	r3, [r2, #12]
}
 8004570:	bf00      	nop
 8004572:	3714      	adds	r7, #20
 8004574:	46bd      	mov	sp, r7
 8004576:	bc80      	pop	{r7}
 8004578:	4770      	bx	lr
 800457a:	bf00      	nop
 800457c:	e000ed00 	.word	0xe000ed00

08004580 <__NVIC_GetPriorityGrouping>:
{
 8004580:	b480      	push	{r7}
 8004582:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8004584:	4b04      	ldr	r3, [pc, #16]	; (8004598 <__NVIC_GetPriorityGrouping+0x18>)
 8004586:	68db      	ldr	r3, [r3, #12]
 8004588:	0a1b      	lsrs	r3, r3, #8
 800458a:	f003 0307 	and.w	r3, r3, #7
}
 800458e:	4618      	mov	r0, r3
 8004590:	46bd      	mov	sp, r7
 8004592:	bc80      	pop	{r7}
 8004594:	4770      	bx	lr
 8004596:	bf00      	nop
 8004598:	e000ed00 	.word	0xe000ed00

0800459c <__NVIC_EnableIRQ>:
{
 800459c:	b480      	push	{r7}
 800459e:	b083      	sub	sp, #12
 80045a0:	af00      	add	r7, sp, #0
 80045a2:	4603      	mov	r3, r0
 80045a4:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80045a6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80045aa:	2b00      	cmp	r3, #0
 80045ac:	db0b      	blt.n	80045c6 <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80045ae:	79fb      	ldrb	r3, [r7, #7]
 80045b0:	f003 021f 	and.w	r2, r3, #31
 80045b4:	4906      	ldr	r1, [pc, #24]	; (80045d0 <__NVIC_EnableIRQ+0x34>)
 80045b6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80045ba:	095b      	lsrs	r3, r3, #5
 80045bc:	2001      	movs	r0, #1
 80045be:	fa00 f202 	lsl.w	r2, r0, r2
 80045c2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 80045c6:	bf00      	nop
 80045c8:	370c      	adds	r7, #12
 80045ca:	46bd      	mov	sp, r7
 80045cc:	bc80      	pop	{r7}
 80045ce:	4770      	bx	lr
 80045d0:	e000e100 	.word	0xe000e100

080045d4 <__NVIC_SetPriority>:
{
 80045d4:	b480      	push	{r7}
 80045d6:	b083      	sub	sp, #12
 80045d8:	af00      	add	r7, sp, #0
 80045da:	4603      	mov	r3, r0
 80045dc:	6039      	str	r1, [r7, #0]
 80045de:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80045e0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80045e4:	2b00      	cmp	r3, #0
 80045e6:	db0a      	blt.n	80045fe <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80045e8:	683b      	ldr	r3, [r7, #0]
 80045ea:	b2da      	uxtb	r2, r3
 80045ec:	490c      	ldr	r1, [pc, #48]	; (8004620 <__NVIC_SetPriority+0x4c>)
 80045ee:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80045f2:	0112      	lsls	r2, r2, #4
 80045f4:	b2d2      	uxtb	r2, r2
 80045f6:	440b      	add	r3, r1
 80045f8:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 80045fc:	e00a      	b.n	8004614 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80045fe:	683b      	ldr	r3, [r7, #0]
 8004600:	b2da      	uxtb	r2, r3
 8004602:	4908      	ldr	r1, [pc, #32]	; (8004624 <__NVIC_SetPriority+0x50>)
 8004604:	79fb      	ldrb	r3, [r7, #7]
 8004606:	f003 030f 	and.w	r3, r3, #15
 800460a:	3b04      	subs	r3, #4
 800460c:	0112      	lsls	r2, r2, #4
 800460e:	b2d2      	uxtb	r2, r2
 8004610:	440b      	add	r3, r1
 8004612:	761a      	strb	r2, [r3, #24]
}
 8004614:	bf00      	nop
 8004616:	370c      	adds	r7, #12
 8004618:	46bd      	mov	sp, r7
 800461a:	bc80      	pop	{r7}
 800461c:	4770      	bx	lr
 800461e:	bf00      	nop
 8004620:	e000e100 	.word	0xe000e100
 8004624:	e000ed00 	.word	0xe000ed00

08004628 <NVIC_EncodePriority>:
{
 8004628:	b480      	push	{r7}
 800462a:	b089      	sub	sp, #36	; 0x24
 800462c:	af00      	add	r7, sp, #0
 800462e:	60f8      	str	r0, [r7, #12]
 8004630:	60b9      	str	r1, [r7, #8]
 8004632:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8004634:	68fb      	ldr	r3, [r7, #12]
 8004636:	f003 0307 	and.w	r3, r3, #7
 800463a:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800463c:	69fb      	ldr	r3, [r7, #28]
 800463e:	f1c3 0307 	rsb	r3, r3, #7
 8004642:	2b04      	cmp	r3, #4
 8004644:	bf28      	it	cs
 8004646:	2304      	movcs	r3, #4
 8004648:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800464a:	69fb      	ldr	r3, [r7, #28]
 800464c:	3304      	adds	r3, #4
 800464e:	2b06      	cmp	r3, #6
 8004650:	d902      	bls.n	8004658 <NVIC_EncodePriority+0x30>
 8004652:	69fb      	ldr	r3, [r7, #28]
 8004654:	3b03      	subs	r3, #3
 8004656:	e000      	b.n	800465a <NVIC_EncodePriority+0x32>
 8004658:	2300      	movs	r3, #0
 800465a:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800465c:	f04f 32ff 	mov.w	r2, #4294967295
 8004660:	69bb      	ldr	r3, [r7, #24]
 8004662:	fa02 f303 	lsl.w	r3, r2, r3
 8004666:	43da      	mvns	r2, r3
 8004668:	68bb      	ldr	r3, [r7, #8]
 800466a:	401a      	ands	r2, r3
 800466c:	697b      	ldr	r3, [r7, #20]
 800466e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8004670:	f04f 31ff 	mov.w	r1, #4294967295
 8004674:	697b      	ldr	r3, [r7, #20]
 8004676:	fa01 f303 	lsl.w	r3, r1, r3
 800467a:	43d9      	mvns	r1, r3
 800467c:	687b      	ldr	r3, [r7, #4]
 800467e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004680:	4313      	orrs	r3, r2
}
 8004682:	4618      	mov	r0, r3
 8004684:	3724      	adds	r7, #36	; 0x24
 8004686:	46bd      	mov	sp, r7
 8004688:	bc80      	pop	{r7}
 800468a:	4770      	bx	lr

0800468c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800468c:	b580      	push	{r7, lr}
 800468e:	b082      	sub	sp, #8
 8004690:	af00      	add	r7, sp, #0
 8004692:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8004694:	687b      	ldr	r3, [r7, #4]
 8004696:	3b01      	subs	r3, #1
 8004698:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 800469c:	d301      	bcc.n	80046a2 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800469e:	2301      	movs	r3, #1
 80046a0:	e00f      	b.n	80046c2 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80046a2:	4a0a      	ldr	r2, [pc, #40]	; (80046cc <SysTick_Config+0x40>)
 80046a4:	687b      	ldr	r3, [r7, #4]
 80046a6:	3b01      	subs	r3, #1
 80046a8:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80046aa:	210f      	movs	r1, #15
 80046ac:	f04f 30ff 	mov.w	r0, #4294967295
 80046b0:	f7ff ff90 	bl	80045d4 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80046b4:	4b05      	ldr	r3, [pc, #20]	; (80046cc <SysTick_Config+0x40>)
 80046b6:	2200      	movs	r2, #0
 80046b8:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80046ba:	4b04      	ldr	r3, [pc, #16]	; (80046cc <SysTick_Config+0x40>)
 80046bc:	2207      	movs	r2, #7
 80046be:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80046c0:	2300      	movs	r3, #0
}
 80046c2:	4618      	mov	r0, r3
 80046c4:	3708      	adds	r7, #8
 80046c6:	46bd      	mov	sp, r7
 80046c8:	bd80      	pop	{r7, pc}
 80046ca:	bf00      	nop
 80046cc:	e000e010 	.word	0xe000e010

080046d0 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80046d0:	b580      	push	{r7, lr}
 80046d2:	b082      	sub	sp, #8
 80046d4:	af00      	add	r7, sp, #0
 80046d6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80046d8:	6878      	ldr	r0, [r7, #4]
 80046da:	f7ff ff2d 	bl	8004538 <__NVIC_SetPriorityGrouping>
}
 80046de:	bf00      	nop
 80046e0:	3708      	adds	r7, #8
 80046e2:	46bd      	mov	sp, r7
 80046e4:	bd80      	pop	{r7, pc}

080046e6 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80046e6:	b580      	push	{r7, lr}
 80046e8:	b086      	sub	sp, #24
 80046ea:	af00      	add	r7, sp, #0
 80046ec:	4603      	mov	r3, r0
 80046ee:	60b9      	str	r1, [r7, #8]
 80046f0:	607a      	str	r2, [r7, #4]
 80046f2:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80046f4:	2300      	movs	r3, #0
 80046f6:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80046f8:	f7ff ff42 	bl	8004580 <__NVIC_GetPriorityGrouping>
 80046fc:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80046fe:	687a      	ldr	r2, [r7, #4]
 8004700:	68b9      	ldr	r1, [r7, #8]
 8004702:	6978      	ldr	r0, [r7, #20]
 8004704:	f7ff ff90 	bl	8004628 <NVIC_EncodePriority>
 8004708:	4602      	mov	r2, r0
 800470a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800470e:	4611      	mov	r1, r2
 8004710:	4618      	mov	r0, r3
 8004712:	f7ff ff5f 	bl	80045d4 <__NVIC_SetPriority>
}
 8004716:	bf00      	nop
 8004718:	3718      	adds	r7, #24
 800471a:	46bd      	mov	sp, r7
 800471c:	bd80      	pop	{r7, pc}

0800471e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f2xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800471e:	b580      	push	{r7, lr}
 8004720:	b082      	sub	sp, #8
 8004722:	af00      	add	r7, sp, #0
 8004724:	4603      	mov	r3, r0
 8004726:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8004728:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800472c:	4618      	mov	r0, r3
 800472e:	f7ff ff35 	bl	800459c <__NVIC_EnableIRQ>
}
 8004732:	bf00      	nop
 8004734:	3708      	adds	r7, #8
 8004736:	46bd      	mov	sp, r7
 8004738:	bd80      	pop	{r7, pc}

0800473a <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800473a:	b580      	push	{r7, lr}
 800473c:	b082      	sub	sp, #8
 800473e:	af00      	add	r7, sp, #0
 8004740:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8004742:	6878      	ldr	r0, [r7, #4]
 8004744:	f7ff ffa2 	bl	800468c <SysTick_Config>
 8004748:	4603      	mov	r3, r0
}
 800474a:	4618      	mov	r0, r3
 800474c:	3708      	adds	r7, #8
 800474e:	46bd      	mov	sp, r7
 8004750:	bd80      	pop	{r7, pc}
	...

08004754 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8004754:	b580      	push	{r7, lr}
 8004756:	b086      	sub	sp, #24
 8004758:	af00      	add	r7, sp, #0
 800475a:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 800475c:	2300      	movs	r3, #0
 800475e:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8004760:	f7fe faca 	bl	8002cf8 <HAL_GetTick>
 8004764:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8004766:	687b      	ldr	r3, [r7, #4]
 8004768:	2b00      	cmp	r3, #0
 800476a:	d101      	bne.n	8004770 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 800476c:	2301      	movs	r3, #1
 800476e:	e099      	b.n	80048a4 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }
  
  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8004770:	687b      	ldr	r3, [r7, #4]
 8004772:	2200      	movs	r2, #0
 8004774:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8004778:	687b      	ldr	r3, [r7, #4]
 800477a:	2202      	movs	r2, #2
 800477c:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8004780:	687b      	ldr	r3, [r7, #4]
 8004782:	681b      	ldr	r3, [r3, #0]
 8004784:	681a      	ldr	r2, [r3, #0]
 8004786:	687b      	ldr	r3, [r7, #4]
 8004788:	681b      	ldr	r3, [r3, #0]
 800478a:	f022 0201 	bic.w	r2, r2, #1
 800478e:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8004790:	e00f      	b.n	80047b2 <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8004792:	f7fe fab1 	bl	8002cf8 <HAL_GetTick>
 8004796:	4602      	mov	r2, r0
 8004798:	693b      	ldr	r3, [r7, #16]
 800479a:	1ad3      	subs	r3, r2, r3
 800479c:	2b05      	cmp	r3, #5
 800479e:	d908      	bls.n	80047b2 <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80047a0:	687b      	ldr	r3, [r7, #4]
 80047a2:	2220      	movs	r2, #32
 80047a4:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 80047a6:	687b      	ldr	r3, [r7, #4]
 80047a8:	2203      	movs	r2, #3
 80047aa:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 80047ae:	2303      	movs	r3, #3
 80047b0:	e078      	b.n	80048a4 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80047b2:	687b      	ldr	r3, [r7, #4]
 80047b4:	681b      	ldr	r3, [r3, #0]
 80047b6:	681b      	ldr	r3, [r3, #0]
 80047b8:	f003 0301 	and.w	r3, r3, #1
 80047bc:	2b00      	cmp	r3, #0
 80047be:	d1e8      	bne.n	8004792 <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 80047c0:	687b      	ldr	r3, [r7, #4]
 80047c2:	681b      	ldr	r3, [r3, #0]
 80047c4:	681b      	ldr	r3, [r3, #0]
 80047c6:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 80047c8:	697a      	ldr	r2, [r7, #20]
 80047ca:	4b38      	ldr	r3, [pc, #224]	; (80048ac <HAL_DMA_Init+0x158>)
 80047cc:	4013      	ands	r3, r2
 80047ce:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80047d0:	687b      	ldr	r3, [r7, #4]
 80047d2:	685a      	ldr	r2, [r3, #4]
 80047d4:	687b      	ldr	r3, [r7, #4]
 80047d6:	689b      	ldr	r3, [r3, #8]
 80047d8:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80047da:	687b      	ldr	r3, [r7, #4]
 80047dc:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80047de:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80047e0:	687b      	ldr	r3, [r7, #4]
 80047e2:	691b      	ldr	r3, [r3, #16]
 80047e4:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80047e6:	687b      	ldr	r3, [r7, #4]
 80047e8:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80047ea:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80047ec:	687b      	ldr	r3, [r7, #4]
 80047ee:	699b      	ldr	r3, [r3, #24]
 80047f0:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80047f2:	687b      	ldr	r3, [r7, #4]
 80047f4:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80047f6:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80047f8:	687b      	ldr	r3, [r7, #4]
 80047fa:	6a1b      	ldr	r3, [r3, #32]
 80047fc:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80047fe:	697a      	ldr	r2, [r7, #20]
 8004800:	4313      	orrs	r3, r2
 8004802:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8004804:	687b      	ldr	r3, [r7, #4]
 8004806:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004808:	2b04      	cmp	r3, #4
 800480a:	d107      	bne.n	800481c <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 800480c:	687b      	ldr	r3, [r7, #4]
 800480e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004810:	687b      	ldr	r3, [r7, #4]
 8004812:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004814:	4313      	orrs	r3, r2
 8004816:	697a      	ldr	r2, [r7, #20]
 8004818:	4313      	orrs	r3, r2
 800481a:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 800481c:	687b      	ldr	r3, [r7, #4]
 800481e:	681b      	ldr	r3, [r3, #0]
 8004820:	697a      	ldr	r2, [r7, #20]
 8004822:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8004824:	687b      	ldr	r3, [r7, #4]
 8004826:	681b      	ldr	r3, [r3, #0]
 8004828:	695b      	ldr	r3, [r3, #20]
 800482a:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 800482c:	697b      	ldr	r3, [r7, #20]
 800482e:	f023 0307 	bic.w	r3, r3, #7
 8004832:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8004834:	687b      	ldr	r3, [r7, #4]
 8004836:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004838:	697a      	ldr	r2, [r7, #20]
 800483a:	4313      	orrs	r3, r2
 800483c:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 800483e:	687b      	ldr	r3, [r7, #4]
 8004840:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004842:	2b04      	cmp	r3, #4
 8004844:	d117      	bne.n	8004876 <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8004846:	687b      	ldr	r3, [r7, #4]
 8004848:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800484a:	697a      	ldr	r2, [r7, #20]
 800484c:	4313      	orrs	r3, r2
 800484e:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8004850:	687b      	ldr	r3, [r7, #4]
 8004852:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004854:	2b00      	cmp	r3, #0
 8004856:	d00e      	beq.n	8004876 <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8004858:	6878      	ldr	r0, [r7, #4]
 800485a:	f000 fbe7 	bl	800502c <DMA_CheckFifoParam>
 800485e:	4603      	mov	r3, r0
 8004860:	2b00      	cmp	r3, #0
 8004862:	d008      	beq.n	8004876 <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8004864:	687b      	ldr	r3, [r7, #4]
 8004866:	2240      	movs	r2, #64	; 0x40
 8004868:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 800486a:	687b      	ldr	r3, [r7, #4]
 800486c:	2201      	movs	r2, #1
 800486e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 8004872:	2301      	movs	r3, #1
 8004874:	e016      	b.n	80048a4 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8004876:	687b      	ldr	r3, [r7, #4]
 8004878:	681b      	ldr	r3, [r3, #0]
 800487a:	697a      	ldr	r2, [r7, #20]
 800487c:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 800487e:	6878      	ldr	r0, [r7, #4]
 8004880:	f000 fba0 	bl	8004fc4 <DMA_CalcBaseAndBitshift>
 8004884:	4603      	mov	r3, r0
 8004886:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8004888:	687b      	ldr	r3, [r7, #4]
 800488a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800488c:	223f      	movs	r2, #63	; 0x3f
 800488e:	409a      	lsls	r2, r3
 8004890:	68fb      	ldr	r3, [r7, #12]
 8004892:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8004894:	687b      	ldr	r3, [r7, #4]
 8004896:	2200      	movs	r2, #0
 8004898:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 800489a:	687b      	ldr	r3, [r7, #4]
 800489c:	2201      	movs	r2, #1
 800489e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 80048a2:	2300      	movs	r3, #0
}
 80048a4:	4618      	mov	r0, r3
 80048a6:	3718      	adds	r7, #24
 80048a8:	46bd      	mov	sp, r7
 80048aa:	bd80      	pop	{r7, pc}
 80048ac:	f010803f 	.word	0xf010803f

080048b0 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80048b0:	b580      	push	{r7, lr}
 80048b2:	b086      	sub	sp, #24
 80048b4:	af00      	add	r7, sp, #0
 80048b6:	60f8      	str	r0, [r7, #12]
 80048b8:	60b9      	str	r1, [r7, #8]
 80048ba:	607a      	str	r2, [r7, #4]
 80048bc:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80048be:	2300      	movs	r3, #0
 80048c0:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80048c2:	68fb      	ldr	r3, [r7, #12]
 80048c4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80048c6:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 80048c8:	68fb      	ldr	r3, [r7, #12]
 80048ca:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 80048ce:	2b01      	cmp	r3, #1
 80048d0:	d101      	bne.n	80048d6 <HAL_DMA_Start_IT+0x26>
 80048d2:	2302      	movs	r3, #2
 80048d4:	e040      	b.n	8004958 <HAL_DMA_Start_IT+0xa8>
 80048d6:	68fb      	ldr	r3, [r7, #12]
 80048d8:	2201      	movs	r2, #1
 80048da:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 80048de:	68fb      	ldr	r3, [r7, #12]
 80048e0:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80048e4:	b2db      	uxtb	r3, r3
 80048e6:	2b01      	cmp	r3, #1
 80048e8:	d12f      	bne.n	800494a <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 80048ea:	68fb      	ldr	r3, [r7, #12]
 80048ec:	2202      	movs	r2, #2
 80048ee:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80048f2:	68fb      	ldr	r3, [r7, #12]
 80048f4:	2200      	movs	r2, #0
 80048f6:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 80048f8:	683b      	ldr	r3, [r7, #0]
 80048fa:	687a      	ldr	r2, [r7, #4]
 80048fc:	68b9      	ldr	r1, [r7, #8]
 80048fe:	68f8      	ldr	r0, [r7, #12]
 8004900:	f000 fb33 	bl	8004f6a <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8004904:	68fb      	ldr	r3, [r7, #12]
 8004906:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004908:	223f      	movs	r2, #63	; 0x3f
 800490a:	409a      	lsls	r2, r3
 800490c:	693b      	ldr	r3, [r7, #16]
 800490e:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8004910:	68fb      	ldr	r3, [r7, #12]
 8004912:	681b      	ldr	r3, [r3, #0]
 8004914:	681a      	ldr	r2, [r3, #0]
 8004916:	68fb      	ldr	r3, [r7, #12]
 8004918:	681b      	ldr	r3, [r3, #0]
 800491a:	f042 0216 	orr.w	r2, r2, #22
 800491e:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 8004920:	68fb      	ldr	r3, [r7, #12]
 8004922:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004924:	2b00      	cmp	r3, #0
 8004926:	d007      	beq.n	8004938 <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8004928:	68fb      	ldr	r3, [r7, #12]
 800492a:	681b      	ldr	r3, [r3, #0]
 800492c:	681a      	ldr	r2, [r3, #0]
 800492e:	68fb      	ldr	r3, [r7, #12]
 8004930:	681b      	ldr	r3, [r3, #0]
 8004932:	f042 0208 	orr.w	r2, r2, #8
 8004936:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8004938:	68fb      	ldr	r3, [r7, #12]
 800493a:	681b      	ldr	r3, [r3, #0]
 800493c:	681a      	ldr	r2, [r3, #0]
 800493e:	68fb      	ldr	r3, [r7, #12]
 8004940:	681b      	ldr	r3, [r3, #0]
 8004942:	f042 0201 	orr.w	r2, r2, #1
 8004946:	601a      	str	r2, [r3, #0]
 8004948:	e005      	b.n	8004956 <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 800494a:	68fb      	ldr	r3, [r7, #12]
 800494c:	2200      	movs	r2, #0
 800494e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 8004952:	2302      	movs	r3, #2
 8004954:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 8004956:	7dfb      	ldrb	r3, [r7, #23]
}
 8004958:	4618      	mov	r0, r3
 800495a:	3718      	adds	r7, #24
 800495c:	46bd      	mov	sp, r7
 800495e:	bd80      	pop	{r7, pc}

08004960 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8004960:	b580      	push	{r7, lr}
 8004962:	b084      	sub	sp, #16
 8004964:	af00      	add	r7, sp, #0
 8004966:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8004968:	687b      	ldr	r3, [r7, #4]
 800496a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800496c:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 800496e:	f7fe f9c3 	bl	8002cf8 <HAL_GetTick>
 8004972:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8004974:	687b      	ldr	r3, [r7, #4]
 8004976:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 800497a:	b2db      	uxtb	r3, r3
 800497c:	2b02      	cmp	r3, #2
 800497e:	d008      	beq.n	8004992 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8004980:	687b      	ldr	r3, [r7, #4]
 8004982:	2280      	movs	r2, #128	; 0x80
 8004984:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004986:	687b      	ldr	r3, [r7, #4]
 8004988:	2200      	movs	r2, #0
 800498a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    return HAL_ERROR;
 800498e:	2301      	movs	r3, #1
 8004990:	e052      	b.n	8004a38 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8004992:	687b      	ldr	r3, [r7, #4]
 8004994:	681b      	ldr	r3, [r3, #0]
 8004996:	681a      	ldr	r2, [r3, #0]
 8004998:	687b      	ldr	r3, [r7, #4]
 800499a:	681b      	ldr	r3, [r3, #0]
 800499c:	f022 0216 	bic.w	r2, r2, #22
 80049a0:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 80049a2:	687b      	ldr	r3, [r7, #4]
 80049a4:	681b      	ldr	r3, [r3, #0]
 80049a6:	695a      	ldr	r2, [r3, #20]
 80049a8:	687b      	ldr	r3, [r7, #4]
 80049aa:	681b      	ldr	r3, [r3, #0]
 80049ac:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80049b0:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80049b2:	687b      	ldr	r3, [r7, #4]
 80049b4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80049b6:	2b00      	cmp	r3, #0
 80049b8:	d103      	bne.n	80049c2 <HAL_DMA_Abort+0x62>
 80049ba:	687b      	ldr	r3, [r7, #4]
 80049bc:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80049be:	2b00      	cmp	r3, #0
 80049c0:	d007      	beq.n	80049d2 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 80049c2:	687b      	ldr	r3, [r7, #4]
 80049c4:	681b      	ldr	r3, [r3, #0]
 80049c6:	681a      	ldr	r2, [r3, #0]
 80049c8:	687b      	ldr	r3, [r7, #4]
 80049ca:	681b      	ldr	r3, [r3, #0]
 80049cc:	f022 0208 	bic.w	r2, r2, #8
 80049d0:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 80049d2:	687b      	ldr	r3, [r7, #4]
 80049d4:	681b      	ldr	r3, [r3, #0]
 80049d6:	681a      	ldr	r2, [r3, #0]
 80049d8:	687b      	ldr	r3, [r7, #4]
 80049da:	681b      	ldr	r3, [r3, #0]
 80049dc:	f022 0201 	bic.w	r2, r2, #1
 80049e0:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80049e2:	e013      	b.n	8004a0c <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 80049e4:	f7fe f988 	bl	8002cf8 <HAL_GetTick>
 80049e8:	4602      	mov	r2, r0
 80049ea:	68bb      	ldr	r3, [r7, #8]
 80049ec:	1ad3      	subs	r3, r2, r3
 80049ee:	2b05      	cmp	r3, #5
 80049f0:	d90c      	bls.n	8004a0c <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80049f2:	687b      	ldr	r3, [r7, #4]
 80049f4:	2220      	movs	r2, #32
 80049f6:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 80049f8:	687b      	ldr	r3, [r7, #4]
 80049fa:	2200      	movs	r2, #0
 80049fc:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8004a00:	687b      	ldr	r3, [r7, #4]
 8004a02:	2203      	movs	r2, #3
 8004a04:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_TIMEOUT;
 8004a08:	2303      	movs	r3, #3
 8004a0a:	e015      	b.n	8004a38 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8004a0c:	687b      	ldr	r3, [r7, #4]
 8004a0e:	681b      	ldr	r3, [r3, #0]
 8004a10:	681b      	ldr	r3, [r3, #0]
 8004a12:	f003 0301 	and.w	r3, r3, #1
 8004a16:	2b00      	cmp	r3, #0
 8004a18:	d1e4      	bne.n	80049e4 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8004a1a:	687b      	ldr	r3, [r7, #4]
 8004a1c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004a1e:	223f      	movs	r2, #63	; 0x3f
 8004a20:	409a      	lsls	r2, r3
 8004a22:	68fb      	ldr	r3, [r7, #12]
 8004a24:	609a      	str	r2, [r3, #8]
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004a26:	687b      	ldr	r3, [r7, #4]
 8004a28:	2200      	movs	r2, #0
 8004a2a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8004a2e:	687b      	ldr	r3, [r7, #4]
 8004a30:	2201      	movs	r2, #1
 8004a32:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
  }
  return HAL_OK;
 8004a36:	2300      	movs	r3, #0
}
 8004a38:	4618      	mov	r0, r3
 8004a3a:	3710      	adds	r7, #16
 8004a3c:	46bd      	mov	sp, r7
 8004a3e:	bd80      	pop	{r7, pc}

08004a40 <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8004a40:	b480      	push	{r7}
 8004a42:	b083      	sub	sp, #12
 8004a44:	af00      	add	r7, sp, #0
 8004a46:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8004a48:	687b      	ldr	r3, [r7, #4]
 8004a4a:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8004a4e:	b2db      	uxtb	r3, r3
 8004a50:	2b02      	cmp	r3, #2
 8004a52:	d004      	beq.n	8004a5e <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8004a54:	687b      	ldr	r3, [r7, #4]
 8004a56:	2280      	movs	r2, #128	; 0x80
 8004a58:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 8004a5a:	2301      	movs	r3, #1
 8004a5c:	e00c      	b.n	8004a78 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8004a5e:	687b      	ldr	r3, [r7, #4]
 8004a60:	2205      	movs	r2, #5
 8004a62:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8004a66:	687b      	ldr	r3, [r7, #4]
 8004a68:	681b      	ldr	r3, [r3, #0]
 8004a6a:	681a      	ldr	r2, [r3, #0]
 8004a6c:	687b      	ldr	r3, [r7, #4]
 8004a6e:	681b      	ldr	r3, [r3, #0]
 8004a70:	f022 0201 	bic.w	r2, r2, #1
 8004a74:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8004a76:	2300      	movs	r3, #0
}
 8004a78:	4618      	mov	r0, r3
 8004a7a:	370c      	adds	r7, #12
 8004a7c:	46bd      	mov	sp, r7
 8004a7e:	bc80      	pop	{r7}
 8004a80:	4770      	bx	lr

08004a82 <HAL_DMA_PollForTransfer>:
  * @note   The HAL_DMA_PollForTransfer API cannot be used in circular and double buffering mode (automatic circular mode). 
  * @param  Timeout       Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_PollForTransfer(DMA_HandleTypeDef *hdma, HAL_DMA_LevelCompleteTypeDef CompleteLevel, uint32_t Timeout)
{
 8004a82:	b580      	push	{r7, lr}
 8004a84:	b08a      	sub	sp, #40	; 0x28
 8004a86:	af00      	add	r7, sp, #0
 8004a88:	60f8      	str	r0, [r7, #12]
 8004a8a:	460b      	mov	r3, r1
 8004a8c:	607a      	str	r2, [r7, #4]
 8004a8e:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef status = HAL_OK; 
 8004a90:	2300      	movs	r3, #0
 8004a92:	77fb      	strb	r3, [r7, #31]
  uint32_t mask_cpltlevel;
  uint32_t tickstart = HAL_GetTick(); 
 8004a94:	f7fe f930 	bl	8002cf8 <HAL_GetTick>
 8004a98:	61b8      	str	r0, [r7, #24]
  uint32_t tmpisr;
  
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs;

  if(HAL_DMA_STATE_BUSY != hdma->State)
 8004a9a:	68fb      	ldr	r3, [r7, #12]
 8004a9c:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8004aa0:	b2db      	uxtb	r3, r3
 8004aa2:	2b02      	cmp	r3, #2
 8004aa4:	d008      	beq.n	8004ab8 <HAL_DMA_PollForTransfer+0x36>
  {
    /* No transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8004aa6:	68fb      	ldr	r3, [r7, #12]
 8004aa8:	2280      	movs	r2, #128	; 0x80
 8004aaa:	655a      	str	r2, [r3, #84]	; 0x54
    __HAL_UNLOCK(hdma);
 8004aac:	68fb      	ldr	r3, [r7, #12]
 8004aae:	2200      	movs	r2, #0
 8004ab0:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    return HAL_ERROR;
 8004ab4:	2301      	movs	r3, #1
 8004ab6:	e0bf      	b.n	8004c38 <HAL_DMA_PollForTransfer+0x1b6>
  }

  /* Polling mode not supported in circular mode and double buffering mode */
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) != RESET)
 8004ab8:	68fb      	ldr	r3, [r7, #12]
 8004aba:	681b      	ldr	r3, [r3, #0]
 8004abc:	681b      	ldr	r3, [r3, #0]
 8004abe:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004ac2:	2b00      	cmp	r3, #0
 8004ac4:	d005      	beq.n	8004ad2 <HAL_DMA_PollForTransfer+0x50>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NOT_SUPPORTED;
 8004ac6:	68fb      	ldr	r3, [r7, #12]
 8004ac8:	f44f 7280 	mov.w	r2, #256	; 0x100
 8004acc:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 8004ace:	2301      	movs	r3, #1
 8004ad0:	e0b2      	b.n	8004c38 <HAL_DMA_PollForTransfer+0x1b6>
  }
  
  /* Get the level transfer complete flag */
  if(CompleteLevel == HAL_DMA_FULL_TRANSFER)
 8004ad2:	7afb      	ldrb	r3, [r7, #11]
 8004ad4:	2b00      	cmp	r3, #0
 8004ad6:	d106      	bne.n	8004ae6 <HAL_DMA_PollForTransfer+0x64>
  {
    /* Transfer Complete flag */
    mask_cpltlevel = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8004ad8:	68fb      	ldr	r3, [r7, #12]
 8004ada:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004adc:	2220      	movs	r2, #32
 8004ade:	fa02 f303 	lsl.w	r3, r2, r3
 8004ae2:	627b      	str	r3, [r7, #36]	; 0x24
 8004ae4:	e005      	b.n	8004af2 <HAL_DMA_PollForTransfer+0x70>
  }
  else
  {
    /* Half Transfer Complete flag */
    mask_cpltlevel = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8004ae6:	68fb      	ldr	r3, [r7, #12]
 8004ae8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004aea:	2210      	movs	r2, #16
 8004aec:	fa02 f303 	lsl.w	r3, r2, r3
 8004af0:	627b      	str	r3, [r7, #36]	; 0x24
  }
  
  regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8004af2:	68fb      	ldr	r3, [r7, #12]
 8004af4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004af6:	617b      	str	r3, [r7, #20]
  tmpisr = regs->ISR;
 8004af8:	697b      	ldr	r3, [r7, #20]
 8004afa:	681b      	ldr	r3, [r3, #0]
 8004afc:	623b      	str	r3, [r7, #32]
  
  while(((tmpisr & mask_cpltlevel) == RESET) && ((hdma->ErrorCode & HAL_DMA_ERROR_TE) == RESET))
 8004afe:	e05a      	b.n	8004bb6 <HAL_DMA_PollForTransfer+0x134>
  {
    /* Check for the Timeout (Not applicable in circular mode)*/
    if(Timeout != HAL_MAX_DELAY)
 8004b00:	687b      	ldr	r3, [r7, #4]
 8004b02:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004b06:	d017      	beq.n	8004b38 <HAL_DMA_PollForTransfer+0xb6>
    {
      if((Timeout == 0U)||((HAL_GetTick() - tickstart ) > Timeout))
 8004b08:	687b      	ldr	r3, [r7, #4]
 8004b0a:	2b00      	cmp	r3, #0
 8004b0c:	d007      	beq.n	8004b1e <HAL_DMA_PollForTransfer+0x9c>
 8004b0e:	f7fe f8f3 	bl	8002cf8 <HAL_GetTick>
 8004b12:	4602      	mov	r2, r0
 8004b14:	69bb      	ldr	r3, [r7, #24]
 8004b16:	1ad3      	subs	r3, r2, r3
 8004b18:	687a      	ldr	r2, [r7, #4]
 8004b1a:	429a      	cmp	r2, r3
 8004b1c:	d20c      	bcs.n	8004b38 <HAL_DMA_PollForTransfer+0xb6>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8004b1e:	68fb      	ldr	r3, [r7, #12]
 8004b20:	2220      	movs	r2, #32
 8004b22:	655a      	str	r2, [r3, #84]	; 0x54

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8004b24:	68fb      	ldr	r3, [r7, #12]
 8004b26:	2200      	movs	r2, #0
 8004b28:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8004b2c:	68fb      	ldr	r3, [r7, #12]
 8004b2e:	2201      	movs	r2, #1
 8004b30:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_TIMEOUT;
 8004b34:	2303      	movs	r3, #3
 8004b36:	e07f      	b.n	8004c38 <HAL_DMA_PollForTransfer+0x1b6>
      }
    }

    /* Get the ISR register value */
    tmpisr = regs->ISR;
 8004b38:	697b      	ldr	r3, [r7, #20]
 8004b3a:	681b      	ldr	r3, [r3, #0]
 8004b3c:	623b      	str	r3, [r7, #32]

    if((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8004b3e:	68fb      	ldr	r3, [r7, #12]
 8004b40:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004b42:	2208      	movs	r2, #8
 8004b44:	409a      	lsls	r2, r3
 8004b46:	6a3b      	ldr	r3, [r7, #32]
 8004b48:	4013      	ands	r3, r2
 8004b4a:	2b00      	cmp	r3, #0
 8004b4c:	d00b      	beq.n	8004b66 <HAL_DMA_PollForTransfer+0xe4>
    {
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8004b4e:	68fb      	ldr	r3, [r7, #12]
 8004b50:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004b52:	f043 0201 	orr.w	r2, r3, #1
 8004b56:	68fb      	ldr	r3, [r7, #12]
 8004b58:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8004b5a:	68fb      	ldr	r3, [r7, #12]
 8004b5c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004b5e:	2208      	movs	r2, #8
 8004b60:	409a      	lsls	r2, r3
 8004b62:	697b      	ldr	r3, [r7, #20]
 8004b64:	609a      	str	r2, [r3, #8]
    }
    
    if((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8004b66:	68fb      	ldr	r3, [r7, #12]
 8004b68:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004b6a:	2201      	movs	r2, #1
 8004b6c:	409a      	lsls	r2, r3
 8004b6e:	6a3b      	ldr	r3, [r7, #32]
 8004b70:	4013      	ands	r3, r2
 8004b72:	2b00      	cmp	r3, #0
 8004b74:	d00b      	beq.n	8004b8e <HAL_DMA_PollForTransfer+0x10c>
    {
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8004b76:	68fb      	ldr	r3, [r7, #12]
 8004b78:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004b7a:	f043 0202 	orr.w	r2, r3, #2
 8004b7e:	68fb      	ldr	r3, [r7, #12]
 8004b80:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8004b82:	68fb      	ldr	r3, [r7, #12]
 8004b84:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004b86:	2201      	movs	r2, #1
 8004b88:	409a      	lsls	r2, r3
 8004b8a:	697b      	ldr	r3, [r7, #20]
 8004b8c:	609a      	str	r2, [r3, #8]
    }
    
    if((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8004b8e:	68fb      	ldr	r3, [r7, #12]
 8004b90:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004b92:	2204      	movs	r2, #4
 8004b94:	409a      	lsls	r2, r3
 8004b96:	6a3b      	ldr	r3, [r7, #32]
 8004b98:	4013      	ands	r3, r2
 8004b9a:	2b00      	cmp	r3, #0
 8004b9c:	d00b      	beq.n	8004bb6 <HAL_DMA_PollForTransfer+0x134>
    {
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8004b9e:	68fb      	ldr	r3, [r7, #12]
 8004ba0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004ba2:	f043 0204 	orr.w	r2, r3, #4
 8004ba6:	68fb      	ldr	r3, [r7, #12]
 8004ba8:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Clear the Direct Mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8004baa:	68fb      	ldr	r3, [r7, #12]
 8004bac:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004bae:	2204      	movs	r2, #4
 8004bb0:	409a      	lsls	r2, r3
 8004bb2:	697b      	ldr	r3, [r7, #20]
 8004bb4:	609a      	str	r2, [r3, #8]
  while(((tmpisr & mask_cpltlevel) == RESET) && ((hdma->ErrorCode & HAL_DMA_ERROR_TE) == RESET))
 8004bb6:	6a3a      	ldr	r2, [r7, #32]
 8004bb8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004bba:	4013      	ands	r3, r2
 8004bbc:	2b00      	cmp	r3, #0
 8004bbe:	d105      	bne.n	8004bcc <HAL_DMA_PollForTransfer+0x14a>
 8004bc0:	68fb      	ldr	r3, [r7, #12]
 8004bc2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004bc4:	f003 0301 	and.w	r3, r3, #1
 8004bc8:	2b00      	cmp	r3, #0
 8004bca:	d099      	beq.n	8004b00 <HAL_DMA_PollForTransfer+0x7e>
    }
  }
  
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8004bcc:	68fb      	ldr	r3, [r7, #12]
 8004bce:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004bd0:	2b00      	cmp	r3, #0
 8004bd2:	d018      	beq.n	8004c06 <HAL_DMA_PollForTransfer+0x184>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8004bd4:	68fb      	ldr	r3, [r7, #12]
 8004bd6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004bd8:	f003 0301 	and.w	r3, r3, #1
 8004bdc:	2b00      	cmp	r3, #0
 8004bde:	d012      	beq.n	8004c06 <HAL_DMA_PollForTransfer+0x184>
    {
      HAL_DMA_Abort(hdma);
 8004be0:	68f8      	ldr	r0, [r7, #12]
 8004be2:	f7ff febd 	bl	8004960 <HAL_DMA_Abort>
    
      /* Clear the half transfer and transfer complete flags */
      regs->IFCR = (DMA_FLAG_HTIF0_4 | DMA_FLAG_TCIF0_4) << hdma->StreamIndex;
 8004be6:	68fb      	ldr	r3, [r7, #12]
 8004be8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004bea:	2230      	movs	r2, #48	; 0x30
 8004bec:	409a      	lsls	r2, r3
 8004bee:	697b      	ldr	r3, [r7, #20]
 8004bf0:	609a      	str	r2, [r3, #8]
    
      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8004bf2:	68fb      	ldr	r3, [r7, #12]
 8004bf4:	2200      	movs	r2, #0
 8004bf6:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

      /* Change the DMA state */
      hdma->State= HAL_DMA_STATE_READY;
 8004bfa:	68fb      	ldr	r3, [r7, #12]
 8004bfc:	2201      	movs	r2, #1
 8004bfe:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      return HAL_ERROR;
 8004c02:	2301      	movs	r3, #1
 8004c04:	e018      	b.n	8004c38 <HAL_DMA_PollForTransfer+0x1b6>
   }
  }
  
  /* Get the level transfer complete flag */
  if(CompleteLevel == HAL_DMA_FULL_TRANSFER)
 8004c06:	7afb      	ldrb	r3, [r7, #11]
 8004c08:	2b00      	cmp	r3, #0
 8004c0a:	d10e      	bne.n	8004c2a <HAL_DMA_PollForTransfer+0x1a8>
  {
    /* Clear the half transfer and transfer complete flags */
    regs->IFCR = (DMA_FLAG_HTIF0_4 | DMA_FLAG_TCIF0_4) << hdma->StreamIndex;
 8004c0c:	68fb      	ldr	r3, [r7, #12]
 8004c0e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004c10:	2230      	movs	r2, #48	; 0x30
 8004c12:	409a      	lsls	r2, r3
 8004c14:	697b      	ldr	r3, [r7, #20]
 8004c16:	609a      	str	r2, [r3, #8]
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004c18:	68fb      	ldr	r3, [r7, #12]
 8004c1a:	2200      	movs	r2, #0
 8004c1c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    hdma->State = HAL_DMA_STATE_READY;
 8004c20:	68fb      	ldr	r3, [r7, #12]
 8004c22:	2201      	movs	r2, #1
 8004c24:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
 8004c28:	e005      	b.n	8004c36 <HAL_DMA_PollForTransfer+0x1b4>
  }
  else
  {
    /* Clear the half transfer and transfer complete flags */
    regs->IFCR = (DMA_FLAG_HTIF0_4) << hdma->StreamIndex;
 8004c2a:	68fb      	ldr	r3, [r7, #12]
 8004c2c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004c2e:	2210      	movs	r2, #16
 8004c30:	409a      	lsls	r2, r3
 8004c32:	697b      	ldr	r3, [r7, #20]
 8004c34:	609a      	str	r2, [r3, #8]
  }
  
  return status;
 8004c36:	7ffb      	ldrb	r3, [r7, #31]
}
 8004c38:	4618      	mov	r0, r3
 8004c3a:	3728      	adds	r7, #40	; 0x28
 8004c3c:	46bd      	mov	sp, r7
 8004c3e:	bd80      	pop	{r7, pc}

08004c40 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8004c40:	b580      	push	{r7, lr}
 8004c42:	b086      	sub	sp, #24
 8004c44:	af00      	add	r7, sp, #0
 8004c46:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8004c48:	2300      	movs	r3, #0
 8004c4a:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8004c4c:	4b92      	ldr	r3, [pc, #584]	; (8004e98 <HAL_DMA_IRQHandler+0x258>)
 8004c4e:	681b      	ldr	r3, [r3, #0]
 8004c50:	4a92      	ldr	r2, [pc, #584]	; (8004e9c <HAL_DMA_IRQHandler+0x25c>)
 8004c52:	fba2 2303 	umull	r2, r3, r2, r3
 8004c56:	0a9b      	lsrs	r3, r3, #10
 8004c58:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8004c5a:	687b      	ldr	r3, [r7, #4]
 8004c5c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004c5e:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8004c60:	693b      	ldr	r3, [r7, #16]
 8004c62:	681b      	ldr	r3, [r3, #0]
 8004c64:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8004c66:	687b      	ldr	r3, [r7, #4]
 8004c68:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004c6a:	2208      	movs	r2, #8
 8004c6c:	409a      	lsls	r2, r3
 8004c6e:	68fb      	ldr	r3, [r7, #12]
 8004c70:	4013      	ands	r3, r2
 8004c72:	2b00      	cmp	r3, #0
 8004c74:	d01a      	beq.n	8004cac <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8004c76:	687b      	ldr	r3, [r7, #4]
 8004c78:	681b      	ldr	r3, [r3, #0]
 8004c7a:	681b      	ldr	r3, [r3, #0]
 8004c7c:	f003 0304 	and.w	r3, r3, #4
 8004c80:	2b00      	cmp	r3, #0
 8004c82:	d013      	beq.n	8004cac <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8004c84:	687b      	ldr	r3, [r7, #4]
 8004c86:	681b      	ldr	r3, [r3, #0]
 8004c88:	681a      	ldr	r2, [r3, #0]
 8004c8a:	687b      	ldr	r3, [r7, #4]
 8004c8c:	681b      	ldr	r3, [r3, #0]
 8004c8e:	f022 0204 	bic.w	r2, r2, #4
 8004c92:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8004c94:	687b      	ldr	r3, [r7, #4]
 8004c96:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004c98:	2208      	movs	r2, #8
 8004c9a:	409a      	lsls	r2, r3
 8004c9c:	693b      	ldr	r3, [r7, #16]
 8004c9e:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8004ca0:	687b      	ldr	r3, [r7, #4]
 8004ca2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004ca4:	f043 0201 	orr.w	r2, r3, #1
 8004ca8:	687b      	ldr	r3, [r7, #4]
 8004caa:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8004cac:	687b      	ldr	r3, [r7, #4]
 8004cae:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004cb0:	2201      	movs	r2, #1
 8004cb2:	409a      	lsls	r2, r3
 8004cb4:	68fb      	ldr	r3, [r7, #12]
 8004cb6:	4013      	ands	r3, r2
 8004cb8:	2b00      	cmp	r3, #0
 8004cba:	d012      	beq.n	8004ce2 <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8004cbc:	687b      	ldr	r3, [r7, #4]
 8004cbe:	681b      	ldr	r3, [r3, #0]
 8004cc0:	695b      	ldr	r3, [r3, #20]
 8004cc2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004cc6:	2b00      	cmp	r3, #0
 8004cc8:	d00b      	beq.n	8004ce2 <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8004cca:	687b      	ldr	r3, [r7, #4]
 8004ccc:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004cce:	2201      	movs	r2, #1
 8004cd0:	409a      	lsls	r2, r3
 8004cd2:	693b      	ldr	r3, [r7, #16]
 8004cd4:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8004cd6:	687b      	ldr	r3, [r7, #4]
 8004cd8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004cda:	f043 0202 	orr.w	r2, r3, #2
 8004cde:	687b      	ldr	r3, [r7, #4]
 8004ce0:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8004ce2:	687b      	ldr	r3, [r7, #4]
 8004ce4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004ce6:	2204      	movs	r2, #4
 8004ce8:	409a      	lsls	r2, r3
 8004cea:	68fb      	ldr	r3, [r7, #12]
 8004cec:	4013      	ands	r3, r2
 8004cee:	2b00      	cmp	r3, #0
 8004cf0:	d012      	beq.n	8004d18 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8004cf2:	687b      	ldr	r3, [r7, #4]
 8004cf4:	681b      	ldr	r3, [r3, #0]
 8004cf6:	681b      	ldr	r3, [r3, #0]
 8004cf8:	f003 0302 	and.w	r3, r3, #2
 8004cfc:	2b00      	cmp	r3, #0
 8004cfe:	d00b      	beq.n	8004d18 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8004d00:	687b      	ldr	r3, [r7, #4]
 8004d02:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004d04:	2204      	movs	r2, #4
 8004d06:	409a      	lsls	r2, r3
 8004d08:	693b      	ldr	r3, [r7, #16]
 8004d0a:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8004d0c:	687b      	ldr	r3, [r7, #4]
 8004d0e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004d10:	f043 0204 	orr.w	r2, r3, #4
 8004d14:	687b      	ldr	r3, [r7, #4]
 8004d16:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8004d18:	687b      	ldr	r3, [r7, #4]
 8004d1a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004d1c:	2210      	movs	r2, #16
 8004d1e:	409a      	lsls	r2, r3
 8004d20:	68fb      	ldr	r3, [r7, #12]
 8004d22:	4013      	ands	r3, r2
 8004d24:	2b00      	cmp	r3, #0
 8004d26:	d043      	beq.n	8004db0 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8004d28:	687b      	ldr	r3, [r7, #4]
 8004d2a:	681b      	ldr	r3, [r3, #0]
 8004d2c:	681b      	ldr	r3, [r3, #0]
 8004d2e:	f003 0308 	and.w	r3, r3, #8
 8004d32:	2b00      	cmp	r3, #0
 8004d34:	d03c      	beq.n	8004db0 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8004d36:	687b      	ldr	r3, [r7, #4]
 8004d38:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004d3a:	2210      	movs	r2, #16
 8004d3c:	409a      	lsls	r2, r3
 8004d3e:	693b      	ldr	r3, [r7, #16]
 8004d40:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8004d42:	687b      	ldr	r3, [r7, #4]
 8004d44:	681b      	ldr	r3, [r3, #0]
 8004d46:	681b      	ldr	r3, [r3, #0]
 8004d48:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8004d4c:	2b00      	cmp	r3, #0
 8004d4e:	d018      	beq.n	8004d82 <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8004d50:	687b      	ldr	r3, [r7, #4]
 8004d52:	681b      	ldr	r3, [r3, #0]
 8004d54:	681b      	ldr	r3, [r3, #0]
 8004d56:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8004d5a:	2b00      	cmp	r3, #0
 8004d5c:	d108      	bne.n	8004d70 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8004d5e:	687b      	ldr	r3, [r7, #4]
 8004d60:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004d62:	2b00      	cmp	r3, #0
 8004d64:	d024      	beq.n	8004db0 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8004d66:	687b      	ldr	r3, [r7, #4]
 8004d68:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004d6a:	6878      	ldr	r0, [r7, #4]
 8004d6c:	4798      	blx	r3
 8004d6e:	e01f      	b.n	8004db0 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8004d70:	687b      	ldr	r3, [r7, #4]
 8004d72:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004d74:	2b00      	cmp	r3, #0
 8004d76:	d01b      	beq.n	8004db0 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8004d78:	687b      	ldr	r3, [r7, #4]
 8004d7a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004d7c:	6878      	ldr	r0, [r7, #4]
 8004d7e:	4798      	blx	r3
 8004d80:	e016      	b.n	8004db0 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8004d82:	687b      	ldr	r3, [r7, #4]
 8004d84:	681b      	ldr	r3, [r3, #0]
 8004d86:	681b      	ldr	r3, [r3, #0]
 8004d88:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004d8c:	2b00      	cmp	r3, #0
 8004d8e:	d107      	bne.n	8004da0 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8004d90:	687b      	ldr	r3, [r7, #4]
 8004d92:	681b      	ldr	r3, [r3, #0]
 8004d94:	681a      	ldr	r2, [r3, #0]
 8004d96:	687b      	ldr	r3, [r7, #4]
 8004d98:	681b      	ldr	r3, [r3, #0]
 8004d9a:	f022 0208 	bic.w	r2, r2, #8
 8004d9e:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8004da0:	687b      	ldr	r3, [r7, #4]
 8004da2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004da4:	2b00      	cmp	r3, #0
 8004da6:	d003      	beq.n	8004db0 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8004da8:	687b      	ldr	r3, [r7, #4]
 8004daa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004dac:	6878      	ldr	r0, [r7, #4]
 8004dae:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8004db0:	687b      	ldr	r3, [r7, #4]
 8004db2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004db4:	2220      	movs	r2, #32
 8004db6:	409a      	lsls	r2, r3
 8004db8:	68fb      	ldr	r3, [r7, #12]
 8004dba:	4013      	ands	r3, r2
 8004dbc:	2b00      	cmp	r3, #0
 8004dbe:	f000 808e 	beq.w	8004ede <HAL_DMA_IRQHandler+0x29e>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8004dc2:	687b      	ldr	r3, [r7, #4]
 8004dc4:	681b      	ldr	r3, [r3, #0]
 8004dc6:	681b      	ldr	r3, [r3, #0]
 8004dc8:	f003 0310 	and.w	r3, r3, #16
 8004dcc:	2b00      	cmp	r3, #0
 8004dce:	f000 8086 	beq.w	8004ede <HAL_DMA_IRQHandler+0x29e>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8004dd2:	687b      	ldr	r3, [r7, #4]
 8004dd4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004dd6:	2220      	movs	r2, #32
 8004dd8:	409a      	lsls	r2, r3
 8004dda:	693b      	ldr	r3, [r7, #16]
 8004ddc:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8004dde:	687b      	ldr	r3, [r7, #4]
 8004de0:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8004de4:	b2db      	uxtb	r3, r3
 8004de6:	2b05      	cmp	r3, #5
 8004de8:	d136      	bne.n	8004e58 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8004dea:	687b      	ldr	r3, [r7, #4]
 8004dec:	681b      	ldr	r3, [r3, #0]
 8004dee:	681a      	ldr	r2, [r3, #0]
 8004df0:	687b      	ldr	r3, [r7, #4]
 8004df2:	681b      	ldr	r3, [r3, #0]
 8004df4:	f022 0216 	bic.w	r2, r2, #22
 8004df8:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8004dfa:	687b      	ldr	r3, [r7, #4]
 8004dfc:	681b      	ldr	r3, [r3, #0]
 8004dfe:	695a      	ldr	r2, [r3, #20]
 8004e00:	687b      	ldr	r3, [r7, #4]
 8004e02:	681b      	ldr	r3, [r3, #0]
 8004e04:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8004e08:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8004e0a:	687b      	ldr	r3, [r7, #4]
 8004e0c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004e0e:	2b00      	cmp	r3, #0
 8004e10:	d103      	bne.n	8004e1a <HAL_DMA_IRQHandler+0x1da>
 8004e12:	687b      	ldr	r3, [r7, #4]
 8004e14:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004e16:	2b00      	cmp	r3, #0
 8004e18:	d007      	beq.n	8004e2a <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8004e1a:	687b      	ldr	r3, [r7, #4]
 8004e1c:	681b      	ldr	r3, [r3, #0]
 8004e1e:	681a      	ldr	r2, [r3, #0]
 8004e20:	687b      	ldr	r3, [r7, #4]
 8004e22:	681b      	ldr	r3, [r3, #0]
 8004e24:	f022 0208 	bic.w	r2, r2, #8
 8004e28:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8004e2a:	687b      	ldr	r3, [r7, #4]
 8004e2c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004e2e:	223f      	movs	r2, #63	; 0x3f
 8004e30:	409a      	lsls	r2, r3
 8004e32:	693b      	ldr	r3, [r7, #16]
 8004e34:	609a      	str	r2, [r3, #8]

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8004e36:	687b      	ldr	r3, [r7, #4]
 8004e38:	2200      	movs	r2, #0
 8004e3a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8004e3e:	687b      	ldr	r3, [r7, #4]
 8004e40:	2201      	movs	r2, #1
 8004e42:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        if(hdma->XferAbortCallback != NULL)
 8004e46:	687b      	ldr	r3, [r7, #4]
 8004e48:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004e4a:	2b00      	cmp	r3, #0
 8004e4c:	d07d      	beq.n	8004f4a <HAL_DMA_IRQHandler+0x30a>
        {
          hdma->XferAbortCallback(hdma);
 8004e4e:	687b      	ldr	r3, [r7, #4]
 8004e50:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004e52:	6878      	ldr	r0, [r7, #4]
 8004e54:	4798      	blx	r3
        }
        return;
 8004e56:	e078      	b.n	8004f4a <HAL_DMA_IRQHandler+0x30a>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8004e58:	687b      	ldr	r3, [r7, #4]
 8004e5a:	681b      	ldr	r3, [r3, #0]
 8004e5c:	681b      	ldr	r3, [r3, #0]
 8004e5e:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8004e62:	2b00      	cmp	r3, #0
 8004e64:	d01c      	beq.n	8004ea0 <HAL_DMA_IRQHandler+0x260>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8004e66:	687b      	ldr	r3, [r7, #4]
 8004e68:	681b      	ldr	r3, [r3, #0]
 8004e6a:	681b      	ldr	r3, [r3, #0]
 8004e6c:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8004e70:	2b00      	cmp	r3, #0
 8004e72:	d108      	bne.n	8004e86 <HAL_DMA_IRQHandler+0x246>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8004e74:	687b      	ldr	r3, [r7, #4]
 8004e76:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004e78:	2b00      	cmp	r3, #0
 8004e7a:	d030      	beq.n	8004ede <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8004e7c:	687b      	ldr	r3, [r7, #4]
 8004e7e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004e80:	6878      	ldr	r0, [r7, #4]
 8004e82:	4798      	blx	r3
 8004e84:	e02b      	b.n	8004ede <HAL_DMA_IRQHandler+0x29e>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8004e86:	687b      	ldr	r3, [r7, #4]
 8004e88:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004e8a:	2b00      	cmp	r3, #0
 8004e8c:	d027      	beq.n	8004ede <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8004e8e:	687b      	ldr	r3, [r7, #4]
 8004e90:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004e92:	6878      	ldr	r0, [r7, #4]
 8004e94:	4798      	blx	r3
 8004e96:	e022      	b.n	8004ede <HAL_DMA_IRQHandler+0x29e>
 8004e98:	20000004 	.word	0x20000004
 8004e9c:	1b4e81b5 	.word	0x1b4e81b5
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8004ea0:	687b      	ldr	r3, [r7, #4]
 8004ea2:	681b      	ldr	r3, [r3, #0]
 8004ea4:	681b      	ldr	r3, [r3, #0]
 8004ea6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004eaa:	2b00      	cmp	r3, #0
 8004eac:	d10f      	bne.n	8004ece <HAL_DMA_IRQHandler+0x28e>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8004eae:	687b      	ldr	r3, [r7, #4]
 8004eb0:	681b      	ldr	r3, [r3, #0]
 8004eb2:	681a      	ldr	r2, [r3, #0]
 8004eb4:	687b      	ldr	r3, [r7, #4]
 8004eb6:	681b      	ldr	r3, [r3, #0]
 8004eb8:	f022 0210 	bic.w	r2, r2, #16
 8004ebc:	601a      	str	r2, [r3, #0]

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8004ebe:	687b      	ldr	r3, [r7, #4]
 8004ec0:	2200      	movs	r2, #0
 8004ec2:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8004ec6:	687b      	ldr	r3, [r7, #4]
 8004ec8:	2201      	movs	r2, #1
 8004eca:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        }

        if(hdma->XferCpltCallback != NULL)
 8004ece:	687b      	ldr	r3, [r7, #4]
 8004ed0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004ed2:	2b00      	cmp	r3, #0
 8004ed4:	d003      	beq.n	8004ede <HAL_DMA_IRQHandler+0x29e>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8004ed6:	687b      	ldr	r3, [r7, #4]
 8004ed8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004eda:	6878      	ldr	r0, [r7, #4]
 8004edc:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8004ede:	687b      	ldr	r3, [r7, #4]
 8004ee0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004ee2:	2b00      	cmp	r3, #0
 8004ee4:	d032      	beq.n	8004f4c <HAL_DMA_IRQHandler+0x30c>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8004ee6:	687b      	ldr	r3, [r7, #4]
 8004ee8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004eea:	f003 0301 	and.w	r3, r3, #1
 8004eee:	2b00      	cmp	r3, #0
 8004ef0:	d022      	beq.n	8004f38 <HAL_DMA_IRQHandler+0x2f8>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8004ef2:	687b      	ldr	r3, [r7, #4]
 8004ef4:	2205      	movs	r2, #5
 8004ef6:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8004efa:	687b      	ldr	r3, [r7, #4]
 8004efc:	681b      	ldr	r3, [r3, #0]
 8004efe:	681a      	ldr	r2, [r3, #0]
 8004f00:	687b      	ldr	r3, [r7, #4]
 8004f02:	681b      	ldr	r3, [r3, #0]
 8004f04:	f022 0201 	bic.w	r2, r2, #1
 8004f08:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8004f0a:	68bb      	ldr	r3, [r7, #8]
 8004f0c:	3301      	adds	r3, #1
 8004f0e:	60bb      	str	r3, [r7, #8]
 8004f10:	697a      	ldr	r2, [r7, #20]
 8004f12:	429a      	cmp	r2, r3
 8004f14:	d307      	bcc.n	8004f26 <HAL_DMA_IRQHandler+0x2e6>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8004f16:	687b      	ldr	r3, [r7, #4]
 8004f18:	681b      	ldr	r3, [r3, #0]
 8004f1a:	681b      	ldr	r3, [r3, #0]
 8004f1c:	f003 0301 	and.w	r3, r3, #1
 8004f20:	2b00      	cmp	r3, #0
 8004f22:	d1f2      	bne.n	8004f0a <HAL_DMA_IRQHandler+0x2ca>
 8004f24:	e000      	b.n	8004f28 <HAL_DMA_IRQHandler+0x2e8>
          break;
 8004f26:	bf00      	nop

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8004f28:	687b      	ldr	r3, [r7, #4]
 8004f2a:	2200      	movs	r2, #0
 8004f2c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8004f30:	687b      	ldr	r3, [r7, #4]
 8004f32:	2201      	movs	r2, #1
 8004f34:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    }

    if(hdma->XferErrorCallback != NULL)
 8004f38:	687b      	ldr	r3, [r7, #4]
 8004f3a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004f3c:	2b00      	cmp	r3, #0
 8004f3e:	d005      	beq.n	8004f4c <HAL_DMA_IRQHandler+0x30c>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8004f40:	687b      	ldr	r3, [r7, #4]
 8004f42:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004f44:	6878      	ldr	r0, [r7, #4]
 8004f46:	4798      	blx	r3
 8004f48:	e000      	b.n	8004f4c <HAL_DMA_IRQHandler+0x30c>
        return;
 8004f4a:	bf00      	nop
    }
  }
}
 8004f4c:	3718      	adds	r7, #24
 8004f4e:	46bd      	mov	sp, r7
 8004f50:	bd80      	pop	{r7, pc}
 8004f52:	bf00      	nop

08004f54 <HAL_DMA_GetError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Stream.
  * @retval DMA Error Code
  */
uint32_t HAL_DMA_GetError(DMA_HandleTypeDef *hdma)
{
 8004f54:	b480      	push	{r7}
 8004f56:	b083      	sub	sp, #12
 8004f58:	af00      	add	r7, sp, #0
 8004f5a:	6078      	str	r0, [r7, #4]
  return hdma->ErrorCode;
 8004f5c:	687b      	ldr	r3, [r7, #4]
 8004f5e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
}
 8004f60:	4618      	mov	r0, r3
 8004f62:	370c      	adds	r7, #12
 8004f64:	46bd      	mov	sp, r7
 8004f66:	bc80      	pop	{r7}
 8004f68:	4770      	bx	lr

08004f6a <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8004f6a:	b480      	push	{r7}
 8004f6c:	b085      	sub	sp, #20
 8004f6e:	af00      	add	r7, sp, #0
 8004f70:	60f8      	str	r0, [r7, #12]
 8004f72:	60b9      	str	r1, [r7, #8]
 8004f74:	607a      	str	r2, [r7, #4]
 8004f76:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8004f78:	68fb      	ldr	r3, [r7, #12]
 8004f7a:	681b      	ldr	r3, [r3, #0]
 8004f7c:	681a      	ldr	r2, [r3, #0]
 8004f7e:	68fb      	ldr	r3, [r7, #12]
 8004f80:	681b      	ldr	r3, [r3, #0]
 8004f82:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8004f86:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 8004f88:	68fb      	ldr	r3, [r7, #12]
 8004f8a:	681b      	ldr	r3, [r3, #0]
 8004f8c:	683a      	ldr	r2, [r7, #0]
 8004f8e:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8004f90:	68fb      	ldr	r3, [r7, #12]
 8004f92:	689b      	ldr	r3, [r3, #8]
 8004f94:	2b40      	cmp	r3, #64	; 0x40
 8004f96:	d108      	bne.n	8004faa <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 8004f98:	68fb      	ldr	r3, [r7, #12]
 8004f9a:	681b      	ldr	r3, [r3, #0]
 8004f9c:	687a      	ldr	r2, [r7, #4]
 8004f9e:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 8004fa0:	68fb      	ldr	r3, [r7, #12]
 8004fa2:	681b      	ldr	r3, [r3, #0]
 8004fa4:	68ba      	ldr	r2, [r7, #8]
 8004fa6:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 8004fa8:	e007      	b.n	8004fba <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8004faa:	68fb      	ldr	r3, [r7, #12]
 8004fac:	681b      	ldr	r3, [r3, #0]
 8004fae:	68ba      	ldr	r2, [r7, #8]
 8004fb0:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8004fb2:	68fb      	ldr	r3, [r7, #12]
 8004fb4:	681b      	ldr	r3, [r3, #0]
 8004fb6:	687a      	ldr	r2, [r7, #4]
 8004fb8:	60da      	str	r2, [r3, #12]
}
 8004fba:	bf00      	nop
 8004fbc:	3714      	adds	r7, #20
 8004fbe:	46bd      	mov	sp, r7
 8004fc0:	bc80      	pop	{r7}
 8004fc2:	4770      	bx	lr

08004fc4 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8004fc4:	b480      	push	{r7}
 8004fc6:	b085      	sub	sp, #20
 8004fc8:	af00      	add	r7, sp, #0
 8004fca:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8004fcc:	687b      	ldr	r3, [r7, #4]
 8004fce:	681b      	ldr	r3, [r3, #0]
 8004fd0:	b2db      	uxtb	r3, r3
 8004fd2:	3b10      	subs	r3, #16
 8004fd4:	4a13      	ldr	r2, [pc, #76]	; (8005024 <DMA_CalcBaseAndBitshift+0x60>)
 8004fd6:	fba2 2303 	umull	r2, r3, r2, r3
 8004fda:	091b      	lsrs	r3, r3, #4
 8004fdc:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8004fde:	4a12      	ldr	r2, [pc, #72]	; (8005028 <DMA_CalcBaseAndBitshift+0x64>)
 8004fe0:	68fb      	ldr	r3, [r7, #12]
 8004fe2:	4413      	add	r3, r2
 8004fe4:	781b      	ldrb	r3, [r3, #0]
 8004fe6:	461a      	mov	r2, r3
 8004fe8:	687b      	ldr	r3, [r7, #4]
 8004fea:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 8004fec:	68fb      	ldr	r3, [r7, #12]
 8004fee:	2b03      	cmp	r3, #3
 8004ff0:	d909      	bls.n	8005006 <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8004ff2:	687b      	ldr	r3, [r7, #4]
 8004ff4:	681b      	ldr	r3, [r3, #0]
 8004ff6:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8004ffa:	f023 0303 	bic.w	r3, r3, #3
 8004ffe:	1d1a      	adds	r2, r3, #4
 8005000:	687b      	ldr	r3, [r7, #4]
 8005002:	659a      	str	r2, [r3, #88]	; 0x58
 8005004:	e007      	b.n	8005016 <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8005006:	687b      	ldr	r3, [r7, #4]
 8005008:	681b      	ldr	r3, [r3, #0]
 800500a:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 800500e:	f023 0303 	bic.w	r3, r3, #3
 8005012:	687a      	ldr	r2, [r7, #4]
 8005014:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 8005016:	687b      	ldr	r3, [r7, #4]
 8005018:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 800501a:	4618      	mov	r0, r3
 800501c:	3714      	adds	r7, #20
 800501e:	46bd      	mov	sp, r7
 8005020:	bc80      	pop	{r7}
 8005022:	4770      	bx	lr
 8005024:	aaaaaaab 	.word	0xaaaaaaab
 8005028:	08018ae8 	.word	0x08018ae8

0800502c <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 800502c:	b480      	push	{r7}
 800502e:	b085      	sub	sp, #20
 8005030:	af00      	add	r7, sp, #0
 8005032:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8005034:	2300      	movs	r3, #0
 8005036:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8005038:	687b      	ldr	r3, [r7, #4]
 800503a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800503c:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 800503e:	687b      	ldr	r3, [r7, #4]
 8005040:	699b      	ldr	r3, [r3, #24]
 8005042:	2b00      	cmp	r3, #0
 8005044:	d11f      	bne.n	8005086 <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 8005046:	68bb      	ldr	r3, [r7, #8]
 8005048:	2b03      	cmp	r3, #3
 800504a:	d855      	bhi.n	80050f8 <DMA_CheckFifoParam+0xcc>
 800504c:	a201      	add	r2, pc, #4	; (adr r2, 8005054 <DMA_CheckFifoParam+0x28>)
 800504e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005052:	bf00      	nop
 8005054:	08005065 	.word	0x08005065
 8005058:	08005077 	.word	0x08005077
 800505c:	08005065 	.word	0x08005065
 8005060:	080050f9 	.word	0x080050f9
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8005064:	687b      	ldr	r3, [r7, #4]
 8005066:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005068:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800506c:	2b00      	cmp	r3, #0
 800506e:	d045      	beq.n	80050fc <DMA_CheckFifoParam+0xd0>
      {
        status = HAL_ERROR;
 8005070:	2301      	movs	r3, #1
 8005072:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8005074:	e042      	b.n	80050fc <DMA_CheckFifoParam+0xd0>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8005076:	687b      	ldr	r3, [r7, #4]
 8005078:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800507a:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 800507e:	d13f      	bne.n	8005100 <DMA_CheckFifoParam+0xd4>
      {
        status = HAL_ERROR;
 8005080:	2301      	movs	r3, #1
 8005082:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8005084:	e03c      	b.n	8005100 <DMA_CheckFifoParam+0xd4>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8005086:	687b      	ldr	r3, [r7, #4]
 8005088:	699b      	ldr	r3, [r3, #24]
 800508a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800508e:	d121      	bne.n	80050d4 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8005090:	68bb      	ldr	r3, [r7, #8]
 8005092:	2b03      	cmp	r3, #3
 8005094:	d836      	bhi.n	8005104 <DMA_CheckFifoParam+0xd8>
 8005096:	a201      	add	r2, pc, #4	; (adr r2, 800509c <DMA_CheckFifoParam+0x70>)
 8005098:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800509c:	080050ad 	.word	0x080050ad
 80050a0:	080050b3 	.word	0x080050b3
 80050a4:	080050ad 	.word	0x080050ad
 80050a8:	080050c5 	.word	0x080050c5
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 80050ac:	2301      	movs	r3, #1
 80050ae:	73fb      	strb	r3, [r7, #15]
      break;
 80050b0:	e02f      	b.n	8005112 <DMA_CheckFifoParam+0xe6>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80050b2:	687b      	ldr	r3, [r7, #4]
 80050b4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80050b6:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80050ba:	2b00      	cmp	r3, #0
 80050bc:	d024      	beq.n	8005108 <DMA_CheckFifoParam+0xdc>
      {
        status = HAL_ERROR;
 80050be:	2301      	movs	r3, #1
 80050c0:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80050c2:	e021      	b.n	8005108 <DMA_CheckFifoParam+0xdc>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 80050c4:	687b      	ldr	r3, [r7, #4]
 80050c6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80050c8:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 80050cc:	d11e      	bne.n	800510c <DMA_CheckFifoParam+0xe0>
      {
        status = HAL_ERROR;
 80050ce:	2301      	movs	r3, #1
 80050d0:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 80050d2:	e01b      	b.n	800510c <DMA_CheckFifoParam+0xe0>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 80050d4:	68bb      	ldr	r3, [r7, #8]
 80050d6:	2b02      	cmp	r3, #2
 80050d8:	d902      	bls.n	80050e0 <DMA_CheckFifoParam+0xb4>
 80050da:	2b03      	cmp	r3, #3
 80050dc:	d003      	beq.n	80050e6 <DMA_CheckFifoParam+0xba>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 80050de:	e018      	b.n	8005112 <DMA_CheckFifoParam+0xe6>
      status = HAL_ERROR;
 80050e0:	2301      	movs	r3, #1
 80050e2:	73fb      	strb	r3, [r7, #15]
      break;
 80050e4:	e015      	b.n	8005112 <DMA_CheckFifoParam+0xe6>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80050e6:	687b      	ldr	r3, [r7, #4]
 80050e8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80050ea:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80050ee:	2b00      	cmp	r3, #0
 80050f0:	d00e      	beq.n	8005110 <DMA_CheckFifoParam+0xe4>
        status = HAL_ERROR;
 80050f2:	2301      	movs	r3, #1
 80050f4:	73fb      	strb	r3, [r7, #15]
      break;
 80050f6:	e00b      	b.n	8005110 <DMA_CheckFifoParam+0xe4>
      break;
 80050f8:	bf00      	nop
 80050fa:	e00a      	b.n	8005112 <DMA_CheckFifoParam+0xe6>
      break;
 80050fc:	bf00      	nop
 80050fe:	e008      	b.n	8005112 <DMA_CheckFifoParam+0xe6>
      break;
 8005100:	bf00      	nop
 8005102:	e006      	b.n	8005112 <DMA_CheckFifoParam+0xe6>
      break;
 8005104:	bf00      	nop
 8005106:	e004      	b.n	8005112 <DMA_CheckFifoParam+0xe6>
      break;
 8005108:	bf00      	nop
 800510a:	e002      	b.n	8005112 <DMA_CheckFifoParam+0xe6>
      break;   
 800510c:	bf00      	nop
 800510e:	e000      	b.n	8005112 <DMA_CheckFifoParam+0xe6>
      break;
 8005110:	bf00      	nop
    }
  } 
  
  return status; 
 8005112:	7bfb      	ldrb	r3, [r7, #15]
}
 8005114:	4618      	mov	r0, r3
 8005116:	3714      	adds	r7, #20
 8005118:	46bd      	mov	sp, r7
 800511a:	bc80      	pop	{r7}
 800511c:	4770      	bx	lr
 800511e:	bf00      	nop

08005120 <HAL_ETH_Init>:
  * @param  heth pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_Init(ETH_HandleTypeDef *heth)
{
 8005120:	b580      	push	{r7, lr}
 8005122:	b088      	sub	sp, #32
 8005124:	af00      	add	r7, sp, #0
 8005126:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg1 = 0U, phyreg = 0U;
 8005128:	2300      	movs	r3, #0
 800512a:	61fb      	str	r3, [r7, #28]
 800512c:	2300      	movs	r3, #0
 800512e:	60fb      	str	r3, [r7, #12]
  uint32_t hclk = 60000000U;
 8005130:	4ba3      	ldr	r3, [pc, #652]	; (80053c0 <HAL_ETH_Init+0x2a0>)
 8005132:	61bb      	str	r3, [r7, #24]
  uint32_t tickstart = 0U;
 8005134:	2300      	movs	r3, #0
 8005136:	617b      	str	r3, [r7, #20]
  uint32_t err = ETH_SUCCESS;
 8005138:	2300      	movs	r3, #0
 800513a:	613b      	str	r3, [r7, #16]

  /* Check the ETH peripheral state */
  if (heth == NULL)
 800513c:	687b      	ldr	r3, [r7, #4]
 800513e:	2b00      	cmp	r3, #0
 8005140:	d101      	bne.n	8005146 <HAL_ETH_Init+0x26>
  {
    return HAL_ERROR;
 8005142:	2301      	movs	r3, #1
 8005144:	e175      	b.n	8005432 <HAL_ETH_Init+0x312>
  assert_param(IS_ETH_AUTONEGOTIATION(heth->Init.AutoNegotiation));
  assert_param(IS_ETH_RX_MODE(heth->Init.RxMode));
  assert_param(IS_ETH_CHECKSUM_MODE(heth->Init.ChecksumMode));
  assert_param(IS_ETH_MEDIA_INTERFACE(heth->Init.MediaInterface));

  if (heth->State == HAL_ETH_STATE_RESET)
 8005146:	687b      	ldr	r3, [r7, #4]
 8005148:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800514c:	b2db      	uxtb	r3, r3
 800514e:	2b00      	cmp	r3, #0
 8005150:	d106      	bne.n	8005160 <HAL_ETH_Init+0x40>
  {
    /* Allocate lock resource and initialize it */
    heth->Lock = HAL_UNLOCKED;
 8005152:	687b      	ldr	r3, [r7, #4]
 8005154:	2200      	movs	r2, #0
 8005156:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
    }
    heth->MspInitCallback(heth);

#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC. */
    HAL_ETH_MspInit(heth);
 800515a:	6878      	ldr	r0, [r7, #4]
 800515c:	f008 fb24 	bl	800d7a8 <HAL_ETH_MspInit>
#endif /* USE_HAL_ETH_REGISTER_CALLBACKS */
  }

  /* Enable SYSCFG Clock */
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8005160:	2300      	movs	r3, #0
 8005162:	60bb      	str	r3, [r7, #8]
 8005164:	4b97      	ldr	r3, [pc, #604]	; (80053c4 <HAL_ETH_Init+0x2a4>)
 8005166:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005168:	4a96      	ldr	r2, [pc, #600]	; (80053c4 <HAL_ETH_Init+0x2a4>)
 800516a:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800516e:	6453      	str	r3, [r2, #68]	; 0x44
 8005170:	4b94      	ldr	r3, [pc, #592]	; (80053c4 <HAL_ETH_Init+0x2a4>)
 8005172:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005174:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8005178:	60bb      	str	r3, [r7, #8]
 800517a:	68bb      	ldr	r3, [r7, #8]

  /* Select MII or RMII Mode*/
  SYSCFG->PMC &= ~(SYSCFG_PMC_MII_RMII_SEL);
 800517c:	4b92      	ldr	r3, [pc, #584]	; (80053c8 <HAL_ETH_Init+0x2a8>)
 800517e:	685b      	ldr	r3, [r3, #4]
 8005180:	4a91      	ldr	r2, [pc, #580]	; (80053c8 <HAL_ETH_Init+0x2a8>)
 8005182:	f423 0300 	bic.w	r3, r3, #8388608	; 0x800000
 8005186:	6053      	str	r3, [r2, #4]
  SYSCFG->PMC |= (uint32_t)heth->Init.MediaInterface;
 8005188:	4b8f      	ldr	r3, [pc, #572]	; (80053c8 <HAL_ETH_Init+0x2a8>)
 800518a:	685a      	ldr	r2, [r3, #4]
 800518c:	687b      	ldr	r3, [r7, #4]
 800518e:	6a1b      	ldr	r3, [r3, #32]
 8005190:	498d      	ldr	r1, [pc, #564]	; (80053c8 <HAL_ETH_Init+0x2a8>)
 8005192:	4313      	orrs	r3, r2
 8005194:	604b      	str	r3, [r1, #4]

  /* Ethernet Software reset */
  /* Set the SWR bit: resets all MAC subsystem internal registers and logic */
  /* After reset all the registers holds their respective reset values */
  (heth->Instance)->DMABMR |= ETH_DMABMR_SR;
 8005196:	687b      	ldr	r3, [r7, #4]
 8005198:	681b      	ldr	r3, [r3, #0]
 800519a:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800519e:	681a      	ldr	r2, [r3, #0]
 80051a0:	687b      	ldr	r3, [r7, #4]
 80051a2:	681b      	ldr	r3, [r3, #0]
 80051a4:	f042 0201 	orr.w	r2, r2, #1
 80051a8:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80051ac:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 80051ae:	f7fd fda3 	bl	8002cf8 <HAL_GetTick>
 80051b2:	6178      	str	r0, [r7, #20]

  /* Wait for software reset */
  while (((heth->Instance)->DMABMR & ETH_DMABMR_SR) != (uint32_t)RESET)
 80051b4:	e011      	b.n	80051da <HAL_ETH_Init+0xba>
  {
    /* Check for the Timeout */
    if ((HAL_GetTick() - tickstart) > ETH_TIMEOUT_SWRESET)
 80051b6:	f7fd fd9f 	bl	8002cf8 <HAL_GetTick>
 80051ba:	4602      	mov	r2, r0
 80051bc:	697b      	ldr	r3, [r7, #20]
 80051be:	1ad3      	subs	r3, r2, r3
 80051c0:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 80051c4:	d909      	bls.n	80051da <HAL_ETH_Init+0xba>
    {
      heth->State = HAL_ETH_STATE_TIMEOUT;
 80051c6:	687b      	ldr	r3, [r7, #4]
 80051c8:	2203      	movs	r2, #3
 80051ca:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44

      /* Process Unlocked */
      __HAL_UNLOCK(heth);
 80051ce:	687b      	ldr	r3, [r7, #4]
 80051d0:	2200      	movs	r2, #0
 80051d2:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

      /* Note: The SWR is not performed if the ETH_RX_CLK or the ETH_TX_CLK are
         not available, please check your external PHY or the IO configuration */
      return HAL_TIMEOUT;
 80051d6:	2303      	movs	r3, #3
 80051d8:	e12b      	b.n	8005432 <HAL_ETH_Init+0x312>
  while (((heth->Instance)->DMABMR & ETH_DMABMR_SR) != (uint32_t)RESET)
 80051da:	687b      	ldr	r3, [r7, #4]
 80051dc:	681b      	ldr	r3, [r3, #0]
 80051de:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80051e2:	681b      	ldr	r3, [r3, #0]
 80051e4:	f003 0301 	and.w	r3, r3, #1
 80051e8:	2b00      	cmp	r3, #0
 80051ea:	d1e4      	bne.n	80051b6 <HAL_ETH_Init+0x96>
    }
  }

  /*-------------------------------- MAC Initialization ----------------------*/
  /* Get the ETHERNET MACMIIAR value */
  tmpreg1 = (heth->Instance)->MACMIIAR;
 80051ec:	687b      	ldr	r3, [r7, #4]
 80051ee:	681b      	ldr	r3, [r3, #0]
 80051f0:	691b      	ldr	r3, [r3, #16]
 80051f2:	61fb      	str	r3, [r7, #28]
  /* Clear CSR Clock Range CR[2:0] bits */
  tmpreg1 &= ETH_MACMIIAR_CR_MASK;
 80051f4:	69fb      	ldr	r3, [r7, #28]
 80051f6:	f023 031c 	bic.w	r3, r3, #28
 80051fa:	61fb      	str	r3, [r7, #28]

  /* Get hclk frequency value */
  hclk = HAL_RCC_GetHCLKFreq();
 80051fc:	f003 fb80 	bl	8008900 <HAL_RCC_GetHCLKFreq>
 8005200:	61b8      	str	r0, [r7, #24]

  /* Set CR bits depending on hclk value */
  if ((hclk >= 20000000U) && (hclk < 35000000U))
 8005202:	69bb      	ldr	r3, [r7, #24]
 8005204:	4a71      	ldr	r2, [pc, #452]	; (80053cc <HAL_ETH_Init+0x2ac>)
 8005206:	4293      	cmp	r3, r2
 8005208:	d908      	bls.n	800521c <HAL_ETH_Init+0xfc>
 800520a:	69bb      	ldr	r3, [r7, #24]
 800520c:	4a70      	ldr	r2, [pc, #448]	; (80053d0 <HAL_ETH_Init+0x2b0>)
 800520e:	4293      	cmp	r3, r2
 8005210:	d804      	bhi.n	800521c <HAL_ETH_Init+0xfc>
  {
    /* CSR Clock Range between 20-35 MHz */
    tmpreg1 |= (uint32_t)ETH_MACMIIAR_CR_Div16;
 8005212:	69fb      	ldr	r3, [r7, #28]
 8005214:	f043 0308 	orr.w	r3, r3, #8
 8005218:	61fb      	str	r3, [r7, #28]
 800521a:	e01a      	b.n	8005252 <HAL_ETH_Init+0x132>
  }
  else if ((hclk >= 35000000U) && (hclk < 60000000U))
 800521c:	69bb      	ldr	r3, [r7, #24]
 800521e:	4a6c      	ldr	r2, [pc, #432]	; (80053d0 <HAL_ETH_Init+0x2b0>)
 8005220:	4293      	cmp	r3, r2
 8005222:	d908      	bls.n	8005236 <HAL_ETH_Init+0x116>
 8005224:	69bb      	ldr	r3, [r7, #24]
 8005226:	4a6b      	ldr	r2, [pc, #428]	; (80053d4 <HAL_ETH_Init+0x2b4>)
 8005228:	4293      	cmp	r3, r2
 800522a:	d804      	bhi.n	8005236 <HAL_ETH_Init+0x116>
  {
    /* CSR Clock Range between 35-60 MHz */
    tmpreg1 |= (uint32_t)ETH_MACMIIAR_CR_Div26;
 800522c:	69fb      	ldr	r3, [r7, #28]
 800522e:	f043 030c 	orr.w	r3, r3, #12
 8005232:	61fb      	str	r3, [r7, #28]
 8005234:	e00d      	b.n	8005252 <HAL_ETH_Init+0x132>
  }
  else if ((hclk >= 60000000U) && (hclk < 100000000U))
 8005236:	69bb      	ldr	r3, [r7, #24]
 8005238:	4a66      	ldr	r2, [pc, #408]	; (80053d4 <HAL_ETH_Init+0x2b4>)
 800523a:	4293      	cmp	r3, r2
 800523c:	d903      	bls.n	8005246 <HAL_ETH_Init+0x126>
 800523e:	69bb      	ldr	r3, [r7, #24]
 8005240:	4a65      	ldr	r2, [pc, #404]	; (80053d8 <HAL_ETH_Init+0x2b8>)
 8005242:	4293      	cmp	r3, r2
 8005244:	d904      	bls.n	8005250 <HAL_ETH_Init+0x130>
    tmpreg1 |= (uint32_t)ETH_MACMIIAR_CR_Div42;
  }
  else /* ((hclk >= 100000000)&&(hclk < 120000000)) */
  {
    /* CSR Clock Range between 100-120 MHz */
    tmpreg1 |= (uint32_t)ETH_MACMIIAR_CR_Div62;
 8005246:	69fb      	ldr	r3, [r7, #28]
 8005248:	f043 0304 	orr.w	r3, r3, #4
 800524c:	61fb      	str	r3, [r7, #28]
 800524e:	e000      	b.n	8005252 <HAL_ETH_Init+0x132>
    tmpreg1 |= (uint32_t)ETH_MACMIIAR_CR_Div42;
 8005250:	bf00      	nop
  }

  /* Write to ETHERNET MAC MIIAR: Configure the ETHERNET CSR Clock Range */
  (heth->Instance)->MACMIIAR = (uint32_t)tmpreg1;
 8005252:	687b      	ldr	r3, [r7, #4]
 8005254:	681b      	ldr	r3, [r3, #0]
 8005256:	69fa      	ldr	r2, [r7, #28]
 8005258:	611a      	str	r2, [r3, #16]

  /*-------------------- PHY initialization and configuration ----------------*/
  /* Put the PHY in reset mode */
  if ((HAL_ETH_WritePHYRegister(heth, PHY_BCR, PHY_RESET)) != HAL_OK)
 800525a:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 800525e:	2100      	movs	r1, #0
 8005260:	6878      	ldr	r0, [r7, #4]
 8005262:	f000 fc16 	bl	8005a92 <HAL_ETH_WritePHYRegister>
 8005266:	4603      	mov	r3, r0
 8005268:	2b00      	cmp	r3, #0
 800526a:	d00b      	beq.n	8005284 <HAL_ETH_Init+0x164>
  {
    /* In case of write timeout */
    err = ETH_ERROR;
 800526c:	2301      	movs	r3, #1
 800526e:	613b      	str	r3, [r7, #16]

    /* Config MAC and DMA */
    ETH_MACDMAConfig(heth, err);
 8005270:	6939      	ldr	r1, [r7, #16]
 8005272:	6878      	ldr	r0, [r7, #4]
 8005274:	f000 fdcc 	bl	8005e10 <ETH_MACDMAConfig>

    /* Set the ETH peripheral state to READY */
    heth->State = HAL_ETH_STATE_READY;
 8005278:	687b      	ldr	r3, [r7, #4]
 800527a:	2201      	movs	r2, #1
 800527c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44

    /* Return HAL_ERROR */
    return HAL_ERROR;
 8005280:	2301      	movs	r3, #1
 8005282:	e0d6      	b.n	8005432 <HAL_ETH_Init+0x312>
  }

  /* Delay to assure PHY reset */
  HAL_Delay(PHY_RESET_DELAY);
 8005284:	20ff      	movs	r0, #255	; 0xff
 8005286:	f7fd fd41 	bl	8002d0c <HAL_Delay>

  if ((heth->Init).AutoNegotiation != ETH_AUTONEGOTIATION_DISABLE)
 800528a:	687b      	ldr	r3, [r7, #4]
 800528c:	685b      	ldr	r3, [r3, #4]
 800528e:	2b00      	cmp	r3, #0
 8005290:	f000 80a4 	beq.w	80053dc <HAL_ETH_Init+0x2bc>
  {
    /* Get tick */
    tickstart = HAL_GetTick();
 8005294:	f7fd fd30 	bl	8002cf8 <HAL_GetTick>
 8005298:	6178      	str	r0, [r7, #20]

    /* We wait for linked status */
    do
    {
      HAL_ETH_ReadPHYRegister(heth, PHY_BSR, &phyreg);
 800529a:	f107 030c 	add.w	r3, r7, #12
 800529e:	461a      	mov	r2, r3
 80052a0:	2101      	movs	r1, #1
 80052a2:	6878      	ldr	r0, [r7, #4]
 80052a4:	f000 fb8d 	bl	80059c2 <HAL_ETH_ReadPHYRegister>

      /* Check for the Timeout */
      if ((HAL_GetTick() - tickstart) > ETH_TIMEOUT_LINKED_STATE)
 80052a8:	f7fd fd26 	bl	8002cf8 <HAL_GetTick>
 80052ac:	4602      	mov	r2, r0
 80052ae:	697b      	ldr	r3, [r7, #20]
 80052b0:	1ad3      	subs	r3, r2, r3
 80052b2:	f241 3288 	movw	r2, #5000	; 0x1388
 80052b6:	4293      	cmp	r3, r2
 80052b8:	d90f      	bls.n	80052da <HAL_ETH_Init+0x1ba>
      {
        /* In case of write timeout */
        err = ETH_ERROR;
 80052ba:	2301      	movs	r3, #1
 80052bc:	613b      	str	r3, [r7, #16]

        /* Config MAC and DMA */
        ETH_MACDMAConfig(heth, err);
 80052be:	6939      	ldr	r1, [r7, #16]
 80052c0:	6878      	ldr	r0, [r7, #4]
 80052c2:	f000 fda5 	bl	8005e10 <ETH_MACDMAConfig>

        heth->State = HAL_ETH_STATE_READY;
 80052c6:	687b      	ldr	r3, [r7, #4]
 80052c8:	2201      	movs	r2, #1
 80052ca:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44

        /* Process Unlocked */
        __HAL_UNLOCK(heth);
 80052ce:	687b      	ldr	r3, [r7, #4]
 80052d0:	2200      	movs	r2, #0
 80052d2:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

        return HAL_TIMEOUT;
 80052d6:	2303      	movs	r3, #3
 80052d8:	e0ab      	b.n	8005432 <HAL_ETH_Init+0x312>
      }
    }
    while (((phyreg & PHY_LINKED_STATUS) != PHY_LINKED_STATUS));
 80052da:	68fb      	ldr	r3, [r7, #12]
 80052dc:	f003 0304 	and.w	r3, r3, #4
 80052e0:	2b00      	cmp	r3, #0
 80052e2:	d0da      	beq.n	800529a <HAL_ETH_Init+0x17a>


    /* Enable Auto-Negotiation */
    if ((HAL_ETH_WritePHYRegister(heth, PHY_BCR, PHY_AUTONEGOTIATION)) != HAL_OK)
 80052e4:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 80052e8:	2100      	movs	r1, #0
 80052ea:	6878      	ldr	r0, [r7, #4]
 80052ec:	f000 fbd1 	bl	8005a92 <HAL_ETH_WritePHYRegister>
 80052f0:	4603      	mov	r3, r0
 80052f2:	2b00      	cmp	r3, #0
 80052f4:	d00b      	beq.n	800530e <HAL_ETH_Init+0x1ee>
    {
      /* In case of write timeout */
      err = ETH_ERROR;
 80052f6:	2301      	movs	r3, #1
 80052f8:	613b      	str	r3, [r7, #16]

      /* Config MAC and DMA */
      ETH_MACDMAConfig(heth, err);
 80052fa:	6939      	ldr	r1, [r7, #16]
 80052fc:	6878      	ldr	r0, [r7, #4]
 80052fe:	f000 fd87 	bl	8005e10 <ETH_MACDMAConfig>

      /* Set the ETH peripheral state to READY */
      heth->State = HAL_ETH_STATE_READY;
 8005302:	687b      	ldr	r3, [r7, #4]
 8005304:	2201      	movs	r2, #1
 8005306:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44

      /* Return HAL_ERROR */
      return HAL_ERROR;
 800530a:	2301      	movs	r3, #1
 800530c:	e091      	b.n	8005432 <HAL_ETH_Init+0x312>
    }

    /* Get tick */
    tickstart = HAL_GetTick();
 800530e:	f7fd fcf3 	bl	8002cf8 <HAL_GetTick>
 8005312:	6178      	str	r0, [r7, #20]

    /* Wait until the auto-negotiation will be completed */
    do
    {
      HAL_ETH_ReadPHYRegister(heth, PHY_BSR, &phyreg);
 8005314:	f107 030c 	add.w	r3, r7, #12
 8005318:	461a      	mov	r2, r3
 800531a:	2101      	movs	r1, #1
 800531c:	6878      	ldr	r0, [r7, #4]
 800531e:	f000 fb50 	bl	80059c2 <HAL_ETH_ReadPHYRegister>

      /* Check for the Timeout */
      if ((HAL_GetTick() - tickstart) > ETH_TIMEOUT_AUTONEGO_COMPLETED)
 8005322:	f7fd fce9 	bl	8002cf8 <HAL_GetTick>
 8005326:	4602      	mov	r2, r0
 8005328:	697b      	ldr	r3, [r7, #20]
 800532a:	1ad3      	subs	r3, r2, r3
 800532c:	f241 3288 	movw	r2, #5000	; 0x1388
 8005330:	4293      	cmp	r3, r2
 8005332:	d90f      	bls.n	8005354 <HAL_ETH_Init+0x234>
      {
        /* In case of write timeout */
        err = ETH_ERROR;
 8005334:	2301      	movs	r3, #1
 8005336:	613b      	str	r3, [r7, #16]

        /* Config MAC and DMA */
        ETH_MACDMAConfig(heth, err);
 8005338:	6939      	ldr	r1, [r7, #16]
 800533a:	6878      	ldr	r0, [r7, #4]
 800533c:	f000 fd68 	bl	8005e10 <ETH_MACDMAConfig>

        heth->State = HAL_ETH_STATE_READY;
 8005340:	687b      	ldr	r3, [r7, #4]
 8005342:	2201      	movs	r2, #1
 8005344:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44

        /* Process Unlocked */
        __HAL_UNLOCK(heth);
 8005348:	687b      	ldr	r3, [r7, #4]
 800534a:	2200      	movs	r2, #0
 800534c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

        return HAL_TIMEOUT;
 8005350:	2303      	movs	r3, #3
 8005352:	e06e      	b.n	8005432 <HAL_ETH_Init+0x312>
      }

    }
    while (((phyreg & PHY_AUTONEGO_COMPLETE) != PHY_AUTONEGO_COMPLETE));
 8005354:	68fb      	ldr	r3, [r7, #12]
 8005356:	f003 0320 	and.w	r3, r3, #32
 800535a:	2b00      	cmp	r3, #0
 800535c:	d0da      	beq.n	8005314 <HAL_ETH_Init+0x1f4>

    /* Read the result of the auto-negotiation */
    if ((HAL_ETH_ReadPHYRegister(heth, PHY_SR, &phyreg)) != HAL_OK)
 800535e:	f107 030c 	add.w	r3, r7, #12
 8005362:	461a      	mov	r2, r3
 8005364:	211f      	movs	r1, #31
 8005366:	6878      	ldr	r0, [r7, #4]
 8005368:	f000 fb2b 	bl	80059c2 <HAL_ETH_ReadPHYRegister>
 800536c:	4603      	mov	r3, r0
 800536e:	2b00      	cmp	r3, #0
 8005370:	d00b      	beq.n	800538a <HAL_ETH_Init+0x26a>
    {
      /* In case of write timeout */
      err = ETH_ERROR;
 8005372:	2301      	movs	r3, #1
 8005374:	613b      	str	r3, [r7, #16]

      /* Config MAC and DMA */
      ETH_MACDMAConfig(heth, err);
 8005376:	6939      	ldr	r1, [r7, #16]
 8005378:	6878      	ldr	r0, [r7, #4]
 800537a:	f000 fd49 	bl	8005e10 <ETH_MACDMAConfig>

      /* Set the ETH peripheral state to READY */
      heth->State = HAL_ETH_STATE_READY;
 800537e:	687b      	ldr	r3, [r7, #4]
 8005380:	2201      	movs	r2, #1
 8005382:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44

      /* Return HAL_ERROR */
      return HAL_ERROR;
 8005386:	2301      	movs	r3, #1
 8005388:	e053      	b.n	8005432 <HAL_ETH_Init+0x312>
    }

    /* Configure the MAC with the Duplex Mode fixed by the auto-negotiation process */
    if ((phyreg & PHY_DUPLEX_STATUS) != (uint32_t)RESET)
 800538a:	68fb      	ldr	r3, [r7, #12]
 800538c:	f003 0310 	and.w	r3, r3, #16
 8005390:	2b00      	cmp	r3, #0
 8005392:	d004      	beq.n	800539e <HAL_ETH_Init+0x27e>
    {
      /* Set Ethernet duplex mode to Full-duplex following the auto-negotiation */
      (heth->Init).DuplexMode = ETH_MODE_FULLDUPLEX;
 8005394:	687b      	ldr	r3, [r7, #4]
 8005396:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800539a:	60da      	str	r2, [r3, #12]
 800539c:	e002      	b.n	80053a4 <HAL_ETH_Init+0x284>
    }
    else
    {
      /* Set Ethernet duplex mode to Half-duplex following the auto-negotiation */
      (heth->Init).DuplexMode = ETH_MODE_HALFDUPLEX;
 800539e:	687b      	ldr	r3, [r7, #4]
 80053a0:	2200      	movs	r2, #0
 80053a2:	60da      	str	r2, [r3, #12]
    }
    /* Configure the MAC with the speed fixed by the auto-negotiation process */
    if ((phyreg & PHY_SPEED_STATUS) == PHY_SPEED_STATUS)
 80053a4:	68fb      	ldr	r3, [r7, #12]
 80053a6:	f003 0304 	and.w	r3, r3, #4
 80053aa:	2b00      	cmp	r3, #0
 80053ac:	d003      	beq.n	80053b6 <HAL_ETH_Init+0x296>
    {
      /* Set Ethernet speed to 10M following the auto-negotiation */
      (heth->Init).Speed = ETH_SPEED_10M;
 80053ae:	687b      	ldr	r3, [r7, #4]
 80053b0:	2200      	movs	r2, #0
 80053b2:	609a      	str	r2, [r3, #8]
 80053b4:	e034      	b.n	8005420 <HAL_ETH_Init+0x300>
    }
    else
    {
      /* Set Ethernet speed to 100M following the auto-negotiation */
      (heth->Init).Speed = ETH_SPEED_100M;
 80053b6:	687b      	ldr	r3, [r7, #4]
 80053b8:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 80053bc:	609a      	str	r2, [r3, #8]
 80053be:	e02f      	b.n	8005420 <HAL_ETH_Init+0x300>
 80053c0:	03938700 	.word	0x03938700
 80053c4:	40023800 	.word	0x40023800
 80053c8:	40013800 	.word	0x40013800
 80053cc:	01312cff 	.word	0x01312cff
 80053d0:	02160ebf 	.word	0x02160ebf
 80053d4:	039386ff 	.word	0x039386ff
 80053d8:	05f5e0ff 	.word	0x05f5e0ff
    /* Check parameters */
    assert_param(IS_ETH_SPEED(heth->Init.Speed));
    assert_param(IS_ETH_DUPLEX_MODE(heth->Init.DuplexMode));

    /* Set MAC Speed and Duplex Mode */
    if (HAL_ETH_WritePHYRegister(heth, PHY_BCR, ((uint16_t)((heth->Init).DuplexMode >> 3) |
 80053dc:	687b      	ldr	r3, [r7, #4]
 80053de:	68db      	ldr	r3, [r3, #12]
 80053e0:	08db      	lsrs	r3, r3, #3
 80053e2:	b29a      	uxth	r2, r3
                                                 (uint16_t)((heth->Init).Speed >> 1))) != HAL_OK)
 80053e4:	687b      	ldr	r3, [r7, #4]
 80053e6:	689b      	ldr	r3, [r3, #8]
 80053e8:	085b      	lsrs	r3, r3, #1
 80053ea:	b29b      	uxth	r3, r3
    if (HAL_ETH_WritePHYRegister(heth, PHY_BCR, ((uint16_t)((heth->Init).DuplexMode >> 3) |
 80053ec:	4313      	orrs	r3, r2
 80053ee:	b29b      	uxth	r3, r3
 80053f0:	461a      	mov	r2, r3
 80053f2:	2100      	movs	r1, #0
 80053f4:	6878      	ldr	r0, [r7, #4]
 80053f6:	f000 fb4c 	bl	8005a92 <HAL_ETH_WritePHYRegister>
 80053fa:	4603      	mov	r3, r0
 80053fc:	2b00      	cmp	r3, #0
 80053fe:	d00b      	beq.n	8005418 <HAL_ETH_Init+0x2f8>
    {
      /* In case of write timeout */
      err = ETH_ERROR;
 8005400:	2301      	movs	r3, #1
 8005402:	613b      	str	r3, [r7, #16]

      /* Config MAC and DMA */
      ETH_MACDMAConfig(heth, err);
 8005404:	6939      	ldr	r1, [r7, #16]
 8005406:	6878      	ldr	r0, [r7, #4]
 8005408:	f000 fd02 	bl	8005e10 <ETH_MACDMAConfig>

      /* Set the ETH peripheral state to READY */
      heth->State = HAL_ETH_STATE_READY;
 800540c:	687b      	ldr	r3, [r7, #4]
 800540e:	2201      	movs	r2, #1
 8005410:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44

      /* Return HAL_ERROR */
      return HAL_ERROR;
 8005414:	2301      	movs	r3, #1
 8005416:	e00c      	b.n	8005432 <HAL_ETH_Init+0x312>
    }

    /* Delay to assure PHY configuration */
    HAL_Delay(PHY_CONFIG_DELAY);
 8005418:	f640 70ff 	movw	r0, #4095	; 0xfff
 800541c:	f7fd fc76 	bl	8002d0c <HAL_Delay>
  }

  /* Config MAC and DMA */
  ETH_MACDMAConfig(heth, err);
 8005420:	6939      	ldr	r1, [r7, #16]
 8005422:	6878      	ldr	r0, [r7, #4]
 8005424:	f000 fcf4 	bl	8005e10 <ETH_MACDMAConfig>

  /* Set ETH HAL State to Ready */
  heth->State = HAL_ETH_STATE_READY;
 8005428:	687b      	ldr	r3, [r7, #4]
 800542a:	2201      	movs	r2, #1
 800542c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44

  /* Return function status */
  return HAL_OK;
 8005430:	2300      	movs	r3, #0
}
 8005432:	4618      	mov	r0, r3
 8005434:	3720      	adds	r7, #32
 8005436:	46bd      	mov	sp, r7
 8005438:	bd80      	pop	{r7, pc}
 800543a:	bf00      	nop

0800543c <HAL_ETH_DMATxDescListInit>:
  * @param  TxBuff Pointer to the first TxBuffer list
  * @param  TxBuffCount Number of the used Tx desc in the list
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_DMATxDescListInit(ETH_HandleTypeDef *heth, ETH_DMADescTypeDef *DMATxDescTab, uint8_t *TxBuff, uint32_t TxBuffCount)
{
 800543c:	b480      	push	{r7}
 800543e:	b087      	sub	sp, #28
 8005440:	af00      	add	r7, sp, #0
 8005442:	60f8      	str	r0, [r7, #12]
 8005444:	60b9      	str	r1, [r7, #8]
 8005446:	607a      	str	r2, [r7, #4]
 8005448:	603b      	str	r3, [r7, #0]
  uint32_t i = 0U;
 800544a:	2300      	movs	r3, #0
 800544c:	617b      	str	r3, [r7, #20]
  ETH_DMADescTypeDef *dmatxdesc;

  /* Process Locked */
  __HAL_LOCK(heth);
 800544e:	68fb      	ldr	r3, [r7, #12]
 8005450:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8005454:	2b01      	cmp	r3, #1
 8005456:	d101      	bne.n	800545c <HAL_ETH_DMATxDescListInit+0x20>
 8005458:	2302      	movs	r3, #2
 800545a:	e052      	b.n	8005502 <HAL_ETH_DMATxDescListInit+0xc6>
 800545c:	68fb      	ldr	r3, [r7, #12]
 800545e:	2201      	movs	r2, #1
 8005460:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Set the ETH peripheral state to BUSY */
  heth->State = HAL_ETH_STATE_BUSY;
 8005464:	68fb      	ldr	r3, [r7, #12]
 8005466:	2202      	movs	r2, #2
 8005468:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44

  /* Set the DMATxDescToSet pointer with the first one of the DMATxDescTab list */
  heth->TxDesc = DMATxDescTab;
 800546c:	68fb      	ldr	r3, [r7, #12]
 800546e:	68ba      	ldr	r2, [r7, #8]
 8005470:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Fill each DMATxDesc descriptor with the right values */
  for (i = 0U; i < TxBuffCount; i++)
 8005472:	2300      	movs	r3, #0
 8005474:	617b      	str	r3, [r7, #20]
 8005476:	e030      	b.n	80054da <HAL_ETH_DMATxDescListInit+0x9e>
  {
    /* Get the pointer on the ith member of the Tx Desc list */
    dmatxdesc = DMATxDescTab + i;
 8005478:	697b      	ldr	r3, [r7, #20]
 800547a:	015b      	lsls	r3, r3, #5
 800547c:	68ba      	ldr	r2, [r7, #8]
 800547e:	4413      	add	r3, r2
 8005480:	613b      	str	r3, [r7, #16]

    /* Set Second Address Chained bit */
    dmatxdesc->Status = ETH_DMATXDESC_TCH;
 8005482:	693b      	ldr	r3, [r7, #16]
 8005484:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 8005488:	601a      	str	r2, [r3, #0]

    /* Set Buffer1 address pointer */
    dmatxdesc->Buffer1Addr = (uint32_t)(&TxBuff[i * ETH_TX_BUF_SIZE]);
 800548a:	697b      	ldr	r3, [r7, #20]
 800548c:	f240 52f4 	movw	r2, #1524	; 0x5f4
 8005490:	fb02 f303 	mul.w	r3, r2, r3
 8005494:	687a      	ldr	r2, [r7, #4]
 8005496:	4413      	add	r3, r2
 8005498:	461a      	mov	r2, r3
 800549a:	693b      	ldr	r3, [r7, #16]
 800549c:	609a      	str	r2, [r3, #8]

    if ((heth->Init).ChecksumMode == ETH_CHECKSUM_BY_HARDWARE)
 800549e:	68fb      	ldr	r3, [r7, #12]
 80054a0:	69db      	ldr	r3, [r3, #28]
 80054a2:	2b00      	cmp	r3, #0
 80054a4:	d105      	bne.n	80054b2 <HAL_ETH_DMATxDescListInit+0x76>
    {
      /* Set the DMA Tx descriptors checksum insertion */
      dmatxdesc->Status |= ETH_DMATXDESC_CHECKSUMTCPUDPICMPFULL;
 80054a6:	693b      	ldr	r3, [r7, #16]
 80054a8:	681b      	ldr	r3, [r3, #0]
 80054aa:	f443 0240 	orr.w	r2, r3, #12582912	; 0xc00000
 80054ae:	693b      	ldr	r3, [r7, #16]
 80054b0:	601a      	str	r2, [r3, #0]
    }

    /* Initialize the next descriptor with the Next Descriptor Polling Enable */
    if (i < (TxBuffCount - 1))
 80054b2:	683b      	ldr	r3, [r7, #0]
 80054b4:	3b01      	subs	r3, #1
 80054b6:	697a      	ldr	r2, [r7, #20]
 80054b8:	429a      	cmp	r2, r3
 80054ba:	d208      	bcs.n	80054ce <HAL_ETH_DMATxDescListInit+0x92>
    {
      /* Set next descriptor address register with next descriptor base address */
      dmatxdesc->Buffer2NextDescAddr = (uint32_t)(DMATxDescTab + i + 1);
 80054bc:	697b      	ldr	r3, [r7, #20]
 80054be:	3301      	adds	r3, #1
 80054c0:	015b      	lsls	r3, r3, #5
 80054c2:	68ba      	ldr	r2, [r7, #8]
 80054c4:	4413      	add	r3, r2
 80054c6:	461a      	mov	r2, r3
 80054c8:	693b      	ldr	r3, [r7, #16]
 80054ca:	60da      	str	r2, [r3, #12]
 80054cc:	e002      	b.n	80054d4 <HAL_ETH_DMATxDescListInit+0x98>
    }
    else
    {
      /* For last descriptor, set next descriptor address register equal to the first descriptor base address */
      dmatxdesc->Buffer2NextDescAddr = (uint32_t) DMATxDescTab;
 80054ce:	68ba      	ldr	r2, [r7, #8]
 80054d0:	693b      	ldr	r3, [r7, #16]
 80054d2:	60da      	str	r2, [r3, #12]
  for (i = 0U; i < TxBuffCount; i++)
 80054d4:	697b      	ldr	r3, [r7, #20]
 80054d6:	3301      	adds	r3, #1
 80054d8:	617b      	str	r3, [r7, #20]
 80054da:	697a      	ldr	r2, [r7, #20]
 80054dc:	683b      	ldr	r3, [r7, #0]
 80054de:	429a      	cmp	r2, r3
 80054e0:	d3ca      	bcc.n	8005478 <HAL_ETH_DMATxDescListInit+0x3c>
    }
  }

  /* Set Transmit Descriptor List Address Register */
  (heth->Instance)->DMATDLAR = (uint32_t) DMATxDescTab;
 80054e2:	68fb      	ldr	r3, [r7, #12]
 80054e4:	681b      	ldr	r3, [r3, #0]
 80054e6:	68ba      	ldr	r2, [r7, #8]
 80054e8:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80054ec:	3310      	adds	r3, #16
 80054ee:	601a      	str	r2, [r3, #0]

  /* Set ETH HAL State to Ready */
  heth->State = HAL_ETH_STATE_READY;
 80054f0:	68fb      	ldr	r3, [r7, #12]
 80054f2:	2201      	movs	r2, #1
 80054f4:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44

  /* Process Unlocked */
  __HAL_UNLOCK(heth);
 80054f8:	68fb      	ldr	r3, [r7, #12]
 80054fa:	2200      	movs	r2, #0
 80054fc:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Return function status */
  return HAL_OK;
 8005500:	2300      	movs	r3, #0
}
 8005502:	4618      	mov	r0, r3
 8005504:	371c      	adds	r7, #28
 8005506:	46bd      	mov	sp, r7
 8005508:	bc80      	pop	{r7}
 800550a:	4770      	bx	lr

0800550c <HAL_ETH_DMARxDescListInit>:
  * @param  RxBuff Pointer to the first RxBuffer list
  * @param  RxBuffCount Number of the used Rx desc in the list
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_DMARxDescListInit(ETH_HandleTypeDef *heth, ETH_DMADescTypeDef *DMARxDescTab, uint8_t *RxBuff, uint32_t RxBuffCount)
{
 800550c:	b480      	push	{r7}
 800550e:	b087      	sub	sp, #28
 8005510:	af00      	add	r7, sp, #0
 8005512:	60f8      	str	r0, [r7, #12]
 8005514:	60b9      	str	r1, [r7, #8]
 8005516:	607a      	str	r2, [r7, #4]
 8005518:	603b      	str	r3, [r7, #0]
  uint32_t i = 0U;
 800551a:	2300      	movs	r3, #0
 800551c:	617b      	str	r3, [r7, #20]
  ETH_DMADescTypeDef *DMARxDesc;

  /* Process Locked */
  __HAL_LOCK(heth);
 800551e:	68fb      	ldr	r3, [r7, #12]
 8005520:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8005524:	2b01      	cmp	r3, #1
 8005526:	d101      	bne.n	800552c <HAL_ETH_DMARxDescListInit+0x20>
 8005528:	2302      	movs	r3, #2
 800552a:	e056      	b.n	80055da <HAL_ETH_DMARxDescListInit+0xce>
 800552c:	68fb      	ldr	r3, [r7, #12]
 800552e:	2201      	movs	r2, #1
 8005530:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Set the ETH peripheral state to BUSY */
  heth->State = HAL_ETH_STATE_BUSY;
 8005534:	68fb      	ldr	r3, [r7, #12]
 8005536:	2202      	movs	r2, #2
 8005538:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44

  /* Set the Ethernet RxDesc pointer with the first one of the DMARxDescTab list */
  heth->RxDesc = DMARxDescTab;
 800553c:	68fb      	ldr	r3, [r7, #12]
 800553e:	68ba      	ldr	r2, [r7, #8]
 8005540:	629a      	str	r2, [r3, #40]	; 0x28

  /* Fill each DMARxDesc descriptor with the right values */
  for (i = 0U; i < RxBuffCount; i++)
 8005542:	2300      	movs	r3, #0
 8005544:	617b      	str	r3, [r7, #20]
 8005546:	e034      	b.n	80055b2 <HAL_ETH_DMARxDescListInit+0xa6>
  {
    /* Get the pointer on the ith member of the Rx Desc list */
    DMARxDesc = DMARxDescTab + i;
 8005548:	697b      	ldr	r3, [r7, #20]
 800554a:	015b      	lsls	r3, r3, #5
 800554c:	68ba      	ldr	r2, [r7, #8]
 800554e:	4413      	add	r3, r2
 8005550:	613b      	str	r3, [r7, #16]

    /* Set Own bit of the Rx descriptor Status */
    DMARxDesc->Status = ETH_DMARXDESC_OWN;
 8005552:	693b      	ldr	r3, [r7, #16]
 8005554:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 8005558:	601a      	str	r2, [r3, #0]

    /* Set Buffer1 size and Second Address Chained bit */
    DMARxDesc->ControlBufferSize = ETH_DMARXDESC_RCH | ETH_RX_BUF_SIZE;
 800555a:	693b      	ldr	r3, [r7, #16]
 800555c:	f244 52f4 	movw	r2, #17908	; 0x45f4
 8005560:	605a      	str	r2, [r3, #4]

    /* Set Buffer1 address pointer */
    DMARxDesc->Buffer1Addr = (uint32_t)(&RxBuff[i * ETH_RX_BUF_SIZE]);
 8005562:	697b      	ldr	r3, [r7, #20]
 8005564:	f240 52f4 	movw	r2, #1524	; 0x5f4
 8005568:	fb02 f303 	mul.w	r3, r2, r3
 800556c:	687a      	ldr	r2, [r7, #4]
 800556e:	4413      	add	r3, r2
 8005570:	461a      	mov	r2, r3
 8005572:	693b      	ldr	r3, [r7, #16]
 8005574:	609a      	str	r2, [r3, #8]

    if ((heth->Init).RxMode == ETH_RXINTERRUPT_MODE)
 8005576:	68fb      	ldr	r3, [r7, #12]
 8005578:	699b      	ldr	r3, [r3, #24]
 800557a:	2b01      	cmp	r3, #1
 800557c:	d105      	bne.n	800558a <HAL_ETH_DMARxDescListInit+0x7e>
    {
      /* Enable Ethernet DMA Rx Descriptor interrupt */
      DMARxDesc->ControlBufferSize &= ~ETH_DMARXDESC_DIC;
 800557e:	693b      	ldr	r3, [r7, #16]
 8005580:	685b      	ldr	r3, [r3, #4]
 8005582:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8005586:	693b      	ldr	r3, [r7, #16]
 8005588:	605a      	str	r2, [r3, #4]
    }

    /* Initialize the next descriptor with the Next Descriptor Polling Enable */
    if (i < (RxBuffCount - 1U))
 800558a:	683b      	ldr	r3, [r7, #0]
 800558c:	3b01      	subs	r3, #1
 800558e:	697a      	ldr	r2, [r7, #20]
 8005590:	429a      	cmp	r2, r3
 8005592:	d208      	bcs.n	80055a6 <HAL_ETH_DMARxDescListInit+0x9a>
    {
      /* Set next descriptor address register with next descriptor base address */
      DMARxDesc->Buffer2NextDescAddr = (uint32_t)(DMARxDescTab + i + 1U);
 8005594:	697b      	ldr	r3, [r7, #20]
 8005596:	3301      	adds	r3, #1
 8005598:	015b      	lsls	r3, r3, #5
 800559a:	68ba      	ldr	r2, [r7, #8]
 800559c:	4413      	add	r3, r2
 800559e:	461a      	mov	r2, r3
 80055a0:	693b      	ldr	r3, [r7, #16]
 80055a2:	60da      	str	r2, [r3, #12]
 80055a4:	e002      	b.n	80055ac <HAL_ETH_DMARxDescListInit+0xa0>
    }
    else
    {
      /* For last descriptor, set next descriptor address register equal to the first descriptor base address */
      DMARxDesc->Buffer2NextDescAddr = (uint32_t)(DMARxDescTab);
 80055a6:	68ba      	ldr	r2, [r7, #8]
 80055a8:	693b      	ldr	r3, [r7, #16]
 80055aa:	60da      	str	r2, [r3, #12]
  for (i = 0U; i < RxBuffCount; i++)
 80055ac:	697b      	ldr	r3, [r7, #20]
 80055ae:	3301      	adds	r3, #1
 80055b0:	617b      	str	r3, [r7, #20]
 80055b2:	697a      	ldr	r2, [r7, #20]
 80055b4:	683b      	ldr	r3, [r7, #0]
 80055b6:	429a      	cmp	r2, r3
 80055b8:	d3c6      	bcc.n	8005548 <HAL_ETH_DMARxDescListInit+0x3c>
    }
  }

  /* Set Receive Descriptor List Address Register */
  (heth->Instance)->DMARDLAR = (uint32_t) DMARxDescTab;
 80055ba:	68fb      	ldr	r3, [r7, #12]
 80055bc:	681b      	ldr	r3, [r3, #0]
 80055be:	68ba      	ldr	r2, [r7, #8]
 80055c0:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80055c4:	330c      	adds	r3, #12
 80055c6:	601a      	str	r2, [r3, #0]

  /* Set ETH HAL State to Ready */
  heth->State = HAL_ETH_STATE_READY;
 80055c8:	68fb      	ldr	r3, [r7, #12]
 80055ca:	2201      	movs	r2, #1
 80055cc:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44

  /* Process Unlocked */
  __HAL_UNLOCK(heth);
 80055d0:	68fb      	ldr	r3, [r7, #12]
 80055d2:	2200      	movs	r2, #0
 80055d4:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Return function status */
  return HAL_OK;
 80055d8:	2300      	movs	r3, #0
}
 80055da:	4618      	mov	r0, r3
 80055dc:	371c      	adds	r7, #28
 80055de:	46bd      	mov	sp, r7
 80055e0:	bc80      	pop	{r7}
 80055e2:	4770      	bx	lr

080055e4 <HAL_ETH_TransmitFrame>:
  *         the configuration information for ETHERNET module
  * @param  FrameLength Amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_TransmitFrame(ETH_HandleTypeDef *heth, uint32_t FrameLength)
{
 80055e4:	b480      	push	{r7}
 80055e6:	b087      	sub	sp, #28
 80055e8:	af00      	add	r7, sp, #0
 80055ea:	6078      	str	r0, [r7, #4]
 80055ec:	6039      	str	r1, [r7, #0]
  uint32_t bufcount = 0U, size = 0U, i = 0U;
 80055ee:	2300      	movs	r3, #0
 80055f0:	617b      	str	r3, [r7, #20]
 80055f2:	2300      	movs	r3, #0
 80055f4:	60fb      	str	r3, [r7, #12]
 80055f6:	2300      	movs	r3, #0
 80055f8:	613b      	str	r3, [r7, #16]

  /* Process Locked */
  __HAL_LOCK(heth);
 80055fa:	687b      	ldr	r3, [r7, #4]
 80055fc:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8005600:	2b01      	cmp	r3, #1
 8005602:	d101      	bne.n	8005608 <HAL_ETH_TransmitFrame+0x24>
 8005604:	2302      	movs	r3, #2
 8005606:	e0cd      	b.n	80057a4 <HAL_ETH_TransmitFrame+0x1c0>
 8005608:	687b      	ldr	r3, [r7, #4]
 800560a:	2201      	movs	r2, #1
 800560c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Set the ETH peripheral state to BUSY */
  heth->State = HAL_ETH_STATE_BUSY;
 8005610:	687b      	ldr	r3, [r7, #4]
 8005612:	2202      	movs	r2, #2
 8005614:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44

  if (FrameLength == 0U)
 8005618:	683b      	ldr	r3, [r7, #0]
 800561a:	2b00      	cmp	r3, #0
 800561c:	d109      	bne.n	8005632 <HAL_ETH_TransmitFrame+0x4e>
  {
    /* Set ETH HAL state to READY */
    heth->State = HAL_ETH_STATE_READY;
 800561e:	687b      	ldr	r3, [r7, #4]
 8005620:	2201      	movs	r2, #1
 8005622:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44

    /* Process Unlocked */
    __HAL_UNLOCK(heth);
 8005626:	687b      	ldr	r3, [r7, #4]
 8005628:	2200      	movs	r2, #0
 800562a:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

    return  HAL_ERROR;
 800562e:	2301      	movs	r3, #1
 8005630:	e0b8      	b.n	80057a4 <HAL_ETH_TransmitFrame+0x1c0>
  }

  /* Check if the descriptor is owned by the ETHERNET DMA (when set) or CPU (when reset) */
  if (((heth->TxDesc)->Status & ETH_DMATXDESC_OWN) != (uint32_t)RESET)
 8005632:	687b      	ldr	r3, [r7, #4]
 8005634:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005636:	681b      	ldr	r3, [r3, #0]
 8005638:	2b00      	cmp	r3, #0
 800563a:	da09      	bge.n	8005650 <HAL_ETH_TransmitFrame+0x6c>
  {
    /* OWN bit set */
    heth->State = HAL_ETH_STATE_BUSY_TX;
 800563c:	687b      	ldr	r3, [r7, #4]
 800563e:	2212      	movs	r2, #18
 8005640:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44

    /* Process Unlocked */
    __HAL_UNLOCK(heth);
 8005644:	687b      	ldr	r3, [r7, #4]
 8005646:	2200      	movs	r2, #0
 8005648:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

    return HAL_ERROR;
 800564c:	2301      	movs	r3, #1
 800564e:	e0a9      	b.n	80057a4 <HAL_ETH_TransmitFrame+0x1c0>
  }

  /* Get the number of needed Tx buffers for the current frame */
  if (FrameLength > ETH_TX_BUF_SIZE)
 8005650:	683b      	ldr	r3, [r7, #0]
 8005652:	f240 52f4 	movw	r2, #1524	; 0x5f4
 8005656:	4293      	cmp	r3, r2
 8005658:	d915      	bls.n	8005686 <HAL_ETH_TransmitFrame+0xa2>
  {
    bufcount = FrameLength / ETH_TX_BUF_SIZE;
 800565a:	683b      	ldr	r3, [r7, #0]
 800565c:	4a54      	ldr	r2, [pc, #336]	; (80057b0 <HAL_ETH_TransmitFrame+0x1cc>)
 800565e:	fba2 2303 	umull	r2, r3, r2, r3
 8005662:	0a9b      	lsrs	r3, r3, #10
 8005664:	617b      	str	r3, [r7, #20]
    if (FrameLength % ETH_TX_BUF_SIZE)
 8005666:	683a      	ldr	r2, [r7, #0]
 8005668:	4b51      	ldr	r3, [pc, #324]	; (80057b0 <HAL_ETH_TransmitFrame+0x1cc>)
 800566a:	fba3 1302 	umull	r1, r3, r3, r2
 800566e:	0a9b      	lsrs	r3, r3, #10
 8005670:	f240 51f4 	movw	r1, #1524	; 0x5f4
 8005674:	fb01 f303 	mul.w	r3, r1, r3
 8005678:	1ad3      	subs	r3, r2, r3
 800567a:	2b00      	cmp	r3, #0
 800567c:	d005      	beq.n	800568a <HAL_ETH_TransmitFrame+0xa6>
    {
      bufcount++;
 800567e:	697b      	ldr	r3, [r7, #20]
 8005680:	3301      	adds	r3, #1
 8005682:	617b      	str	r3, [r7, #20]
 8005684:	e001      	b.n	800568a <HAL_ETH_TransmitFrame+0xa6>
    }
  }
  else
  {
    bufcount = 1U;
 8005686:	2301      	movs	r3, #1
 8005688:	617b      	str	r3, [r7, #20]
  }
  if (bufcount == 1U)
 800568a:	697b      	ldr	r3, [r7, #20]
 800568c:	2b01      	cmp	r3, #1
 800568e:	d11c      	bne.n	80056ca <HAL_ETH_TransmitFrame+0xe6>
  {
    /* Set LAST and FIRST segment */
    heth->TxDesc->Status |= ETH_DMATXDESC_FS | ETH_DMATXDESC_LS;
 8005690:	687b      	ldr	r3, [r7, #4]
 8005692:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005694:	681a      	ldr	r2, [r3, #0]
 8005696:	687b      	ldr	r3, [r7, #4]
 8005698:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800569a:	f042 5240 	orr.w	r2, r2, #805306368	; 0x30000000
 800569e:	601a      	str	r2, [r3, #0]
    /* Set frame size */
    heth->TxDesc->ControlBufferSize = (FrameLength & ETH_DMATXDESC_TBS1);
 80056a0:	687b      	ldr	r3, [r7, #4]
 80056a2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80056a4:	683a      	ldr	r2, [r7, #0]
 80056a6:	f3c2 020c 	ubfx	r2, r2, #0, #13
 80056aa:	605a      	str	r2, [r3, #4]
    /* Set Own bit of the Tx descriptor Status: gives the buffer back to ETHERNET DMA */
    heth->TxDesc->Status |= ETH_DMATXDESC_OWN;
 80056ac:	687b      	ldr	r3, [r7, #4]
 80056ae:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80056b0:	681a      	ldr	r2, [r3, #0]
 80056b2:	687b      	ldr	r3, [r7, #4]
 80056b4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80056b6:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
 80056ba:	601a      	str	r2, [r3, #0]
    /* Point to next descriptor */
    heth->TxDesc = (ETH_DMADescTypeDef *)(heth->TxDesc->Buffer2NextDescAddr);
 80056bc:	687b      	ldr	r3, [r7, #4]
 80056be:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80056c0:	68db      	ldr	r3, [r3, #12]
 80056c2:	461a      	mov	r2, r3
 80056c4:	687b      	ldr	r3, [r7, #4]
 80056c6:	62da      	str	r2, [r3, #44]	; 0x2c
 80056c8:	e04b      	b.n	8005762 <HAL_ETH_TransmitFrame+0x17e>
  }
  else
  {
    for (i = 0U; i < bufcount; i++)
 80056ca:	2300      	movs	r3, #0
 80056cc:	613b      	str	r3, [r7, #16]
 80056ce:	e044      	b.n	800575a <HAL_ETH_TransmitFrame+0x176>
    {
      /* Clear FIRST and LAST segment bits */
      heth->TxDesc->Status &= ~(ETH_DMATXDESC_FS | ETH_DMATXDESC_LS);
 80056d0:	687b      	ldr	r3, [r7, #4]
 80056d2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80056d4:	681a      	ldr	r2, [r3, #0]
 80056d6:	687b      	ldr	r3, [r7, #4]
 80056d8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80056da:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 80056de:	601a      	str	r2, [r3, #0]

      if (i == 0U)
 80056e0:	693b      	ldr	r3, [r7, #16]
 80056e2:	2b00      	cmp	r3, #0
 80056e4:	d107      	bne.n	80056f6 <HAL_ETH_TransmitFrame+0x112>
      {
        /* Setting the first segment bit */
        heth->TxDesc->Status |= ETH_DMATXDESC_FS;
 80056e6:	687b      	ldr	r3, [r7, #4]
 80056e8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80056ea:	681a      	ldr	r2, [r3, #0]
 80056ec:	687b      	ldr	r3, [r7, #4]
 80056ee:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80056f0:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 80056f4:	601a      	str	r2, [r3, #0]
      }

      /* Program size */
      heth->TxDesc->ControlBufferSize = (ETH_TX_BUF_SIZE & ETH_DMATXDESC_TBS1);
 80056f6:	687b      	ldr	r3, [r7, #4]
 80056f8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80056fa:	f240 52f4 	movw	r2, #1524	; 0x5f4
 80056fe:	605a      	str	r2, [r3, #4]

      if (i == (bufcount - 1U))
 8005700:	697b      	ldr	r3, [r7, #20]
 8005702:	3b01      	subs	r3, #1
 8005704:	693a      	ldr	r2, [r7, #16]
 8005706:	429a      	cmp	r2, r3
 8005708:	d116      	bne.n	8005738 <HAL_ETH_TransmitFrame+0x154>
      {
        /* Setting the last segment bit */
        heth->TxDesc->Status |= ETH_DMATXDESC_LS;
 800570a:	687b      	ldr	r3, [r7, #4]
 800570c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800570e:	681a      	ldr	r2, [r3, #0]
 8005710:	687b      	ldr	r3, [r7, #4]
 8005712:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005714:	f042 5200 	orr.w	r2, r2, #536870912	; 0x20000000
 8005718:	601a      	str	r2, [r3, #0]
        size = FrameLength - (bufcount - 1U) * ETH_TX_BUF_SIZE;
 800571a:	697b      	ldr	r3, [r7, #20]
 800571c:	4a25      	ldr	r2, [pc, #148]	; (80057b4 <HAL_ETH_TransmitFrame+0x1d0>)
 800571e:	fb02 f203 	mul.w	r2, r2, r3
 8005722:	683b      	ldr	r3, [r7, #0]
 8005724:	4413      	add	r3, r2
 8005726:	f203 53f4 	addw	r3, r3, #1524	; 0x5f4
 800572a:	60fb      	str	r3, [r7, #12]
        heth->TxDesc->ControlBufferSize = (size & ETH_DMATXDESC_TBS1);
 800572c:	687b      	ldr	r3, [r7, #4]
 800572e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005730:	68fa      	ldr	r2, [r7, #12]
 8005732:	f3c2 020c 	ubfx	r2, r2, #0, #13
 8005736:	605a      	str	r2, [r3, #4]
      }

      /* Set Own bit of the Tx descriptor Status: gives the buffer back to ETHERNET DMA */
      heth->TxDesc->Status |= ETH_DMATXDESC_OWN;
 8005738:	687b      	ldr	r3, [r7, #4]
 800573a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800573c:	681a      	ldr	r2, [r3, #0]
 800573e:	687b      	ldr	r3, [r7, #4]
 8005740:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005742:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
 8005746:	601a      	str	r2, [r3, #0]
      /* point to next descriptor */
      heth->TxDesc = (ETH_DMADescTypeDef *)(heth->TxDesc->Buffer2NextDescAddr);
 8005748:	687b      	ldr	r3, [r7, #4]
 800574a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800574c:	68db      	ldr	r3, [r3, #12]
 800574e:	461a      	mov	r2, r3
 8005750:	687b      	ldr	r3, [r7, #4]
 8005752:	62da      	str	r2, [r3, #44]	; 0x2c
    for (i = 0U; i < bufcount; i++)
 8005754:	693b      	ldr	r3, [r7, #16]
 8005756:	3301      	adds	r3, #1
 8005758:	613b      	str	r3, [r7, #16]
 800575a:	693a      	ldr	r2, [r7, #16]
 800575c:	697b      	ldr	r3, [r7, #20]
 800575e:	429a      	cmp	r2, r3
 8005760:	d3b6      	bcc.n	80056d0 <HAL_ETH_TransmitFrame+0xec>
    }
  }

  /* When Tx Buffer unavailable flag is set: clear it and resume transmission */
  if (((heth->Instance)->DMASR & ETH_DMASR_TBUS) != (uint32_t)RESET)
 8005762:	687b      	ldr	r3, [r7, #4]
 8005764:	681b      	ldr	r3, [r3, #0]
 8005766:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800576a:	3314      	adds	r3, #20
 800576c:	681b      	ldr	r3, [r3, #0]
 800576e:	f003 0304 	and.w	r3, r3, #4
 8005772:	2b00      	cmp	r3, #0
 8005774:	d00d      	beq.n	8005792 <HAL_ETH_TransmitFrame+0x1ae>
  {
    /* Clear TBUS ETHERNET DMA flag */
    (heth->Instance)->DMASR = ETH_DMASR_TBUS;
 8005776:	687b      	ldr	r3, [r7, #4]
 8005778:	681b      	ldr	r3, [r3, #0]
 800577a:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800577e:	3314      	adds	r3, #20
 8005780:	2204      	movs	r2, #4
 8005782:	601a      	str	r2, [r3, #0]
    /* Resume DMA transmission*/
    (heth->Instance)->DMATPDR = 0U;
 8005784:	687b      	ldr	r3, [r7, #4]
 8005786:	681b      	ldr	r3, [r3, #0]
 8005788:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800578c:	3304      	adds	r3, #4
 800578e:	2200      	movs	r2, #0
 8005790:	601a      	str	r2, [r3, #0]
  }

  /* Set ETH HAL State to Ready */
  heth->State = HAL_ETH_STATE_READY;
 8005792:	687b      	ldr	r3, [r7, #4]
 8005794:	2201      	movs	r2, #1
 8005796:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44

  /* Process Unlocked */
  __HAL_UNLOCK(heth);
 800579a:	687b      	ldr	r3, [r7, #4]
 800579c:	2200      	movs	r2, #0
 800579e:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Return function status */
  return HAL_OK;
 80057a2:	2300      	movs	r3, #0
}
 80057a4:	4618      	mov	r0, r3
 80057a6:	371c      	adds	r7, #28
 80057a8:	46bd      	mov	sp, r7
 80057aa:	bc80      	pop	{r7}
 80057ac:	4770      	bx	lr
 80057ae:	bf00      	nop
 80057b0:	ac02b00b 	.word	0xac02b00b
 80057b4:	fffffa0c 	.word	0xfffffa0c

080057b8 <HAL_ETH_GetReceivedFrame>:
  * @param  heth pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_GetReceivedFrame(ETH_HandleTypeDef *heth)
{
 80057b8:	b480      	push	{r7}
 80057ba:	b085      	sub	sp, #20
 80057bc:	af00      	add	r7, sp, #0
 80057be:	6078      	str	r0, [r7, #4]
  uint32_t framelength = 0U;
 80057c0:	2300      	movs	r3, #0
 80057c2:	60fb      	str	r3, [r7, #12]

  /* Process Locked */
  __HAL_LOCK(heth);
 80057c4:	687b      	ldr	r3, [r7, #4]
 80057c6:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80057ca:	2b01      	cmp	r3, #1
 80057cc:	d101      	bne.n	80057d2 <HAL_ETH_GetReceivedFrame+0x1a>
 80057ce:	2302      	movs	r3, #2
 80057d0:	e070      	b.n	80058b4 <HAL_ETH_GetReceivedFrame+0xfc>
 80057d2:	687b      	ldr	r3, [r7, #4]
 80057d4:	2201      	movs	r2, #1
 80057d6:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Check the ETH state to BUSY */
  heth->State = HAL_ETH_STATE_BUSY;
 80057da:	687b      	ldr	r3, [r7, #4]
 80057dc:	2202      	movs	r2, #2
 80057de:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44

  /* Check if segment is not owned by DMA */
  /* (((heth->RxDesc->Status & ETH_DMARXDESC_OWN) == (uint32_t)RESET) && ((heth->RxDesc->Status & ETH_DMARXDESC_LS) != (uint32_t)RESET)) */
  if (((heth->RxDesc->Status & ETH_DMARXDESC_OWN) == (uint32_t)RESET))
 80057e2:	687b      	ldr	r3, [r7, #4]
 80057e4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80057e6:	681b      	ldr	r3, [r3, #0]
 80057e8:	2b00      	cmp	r3, #0
 80057ea:	db5a      	blt.n	80058a2 <HAL_ETH_GetReceivedFrame+0xea>
  {
    /* Check if last segment */
    if (((heth->RxDesc->Status & ETH_DMARXDESC_LS) != (uint32_t)RESET))
 80057ec:	687b      	ldr	r3, [r7, #4]
 80057ee:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80057f0:	681b      	ldr	r3, [r3, #0]
 80057f2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80057f6:	2b00      	cmp	r3, #0
 80057f8:	d030      	beq.n	800585c <HAL_ETH_GetReceivedFrame+0xa4>
    {
      /* increment segment count */
      (heth->RxFrameInfos).SegCount++;
 80057fa:	687b      	ldr	r3, [r7, #4]
 80057fc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80057fe:	1c5a      	adds	r2, r3, #1
 8005800:	687b      	ldr	r3, [r7, #4]
 8005802:	639a      	str	r2, [r3, #56]	; 0x38

      /* Check if last segment is first segment: one segment contains the frame */
      if ((heth->RxFrameInfos).SegCount == 1U)
 8005804:	687b      	ldr	r3, [r7, #4]
 8005806:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005808:	2b01      	cmp	r3, #1
 800580a:	d103      	bne.n	8005814 <HAL_ETH_GetReceivedFrame+0x5c>
      {
        (heth->RxFrameInfos).FSRxDesc = heth->RxDesc;
 800580c:	687b      	ldr	r3, [r7, #4]
 800580e:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8005810:	687b      	ldr	r3, [r7, #4]
 8005812:	631a      	str	r2, [r3, #48]	; 0x30
      }

      heth->RxFrameInfos.LSRxDesc = heth->RxDesc;
 8005814:	687b      	ldr	r3, [r7, #4]
 8005816:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8005818:	687b      	ldr	r3, [r7, #4]
 800581a:	635a      	str	r2, [r3, #52]	; 0x34

      /* Get the Frame Length of the received packet: substruct 4 bytes of the CRC */
      framelength = (((heth->RxDesc)->Status & ETH_DMARXDESC_FL) >> ETH_DMARXDESC_FRAMELENGTHSHIFT) - 4U;
 800581c:	687b      	ldr	r3, [r7, #4]
 800581e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005820:	681b      	ldr	r3, [r3, #0]
 8005822:	0c1b      	lsrs	r3, r3, #16
 8005824:	f3c3 030d 	ubfx	r3, r3, #0, #14
 8005828:	3b04      	subs	r3, #4
 800582a:	60fb      	str	r3, [r7, #12]
      heth->RxFrameInfos.length = framelength;
 800582c:	687b      	ldr	r3, [r7, #4]
 800582e:	68fa      	ldr	r2, [r7, #12]
 8005830:	63da      	str	r2, [r3, #60]	; 0x3c

      /* Get the address of the buffer start address */
      heth->RxFrameInfos.buffer = ((heth->RxFrameInfos).FSRxDesc)->Buffer1Addr;
 8005832:	687b      	ldr	r3, [r7, #4]
 8005834:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005836:	689a      	ldr	r2, [r3, #8]
 8005838:	687b      	ldr	r3, [r7, #4]
 800583a:	641a      	str	r2, [r3, #64]	; 0x40
      /* point to next descriptor */
      heth->RxDesc = (ETH_DMADescTypeDef *)((heth->RxDesc)->Buffer2NextDescAddr);
 800583c:	687b      	ldr	r3, [r7, #4]
 800583e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005840:	68db      	ldr	r3, [r3, #12]
 8005842:	461a      	mov	r2, r3
 8005844:	687b      	ldr	r3, [r7, #4]
 8005846:	629a      	str	r2, [r3, #40]	; 0x28

      /* Set HAL State to Ready */
      heth->State = HAL_ETH_STATE_READY;
 8005848:	687b      	ldr	r3, [r7, #4]
 800584a:	2201      	movs	r2, #1
 800584c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44

      /* Process Unlocked */
      __HAL_UNLOCK(heth);
 8005850:	687b      	ldr	r3, [r7, #4]
 8005852:	2200      	movs	r2, #0
 8005854:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

      /* Return function status */
      return HAL_OK;
 8005858:	2300      	movs	r3, #0
 800585a:	e02b      	b.n	80058b4 <HAL_ETH_GetReceivedFrame+0xfc>
    }
    /* Check if first segment */
    else if ((heth->RxDesc->Status & ETH_DMARXDESC_FS) != (uint32_t)RESET)
 800585c:	687b      	ldr	r3, [r7, #4]
 800585e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005860:	681b      	ldr	r3, [r3, #0]
 8005862:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8005866:	2b00      	cmp	r3, #0
 8005868:	d010      	beq.n	800588c <HAL_ETH_GetReceivedFrame+0xd4>
    {
      (heth->RxFrameInfos).FSRxDesc = heth->RxDesc;
 800586a:	687b      	ldr	r3, [r7, #4]
 800586c:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800586e:	687b      	ldr	r3, [r7, #4]
 8005870:	631a      	str	r2, [r3, #48]	; 0x30
      (heth->RxFrameInfos).LSRxDesc = NULL;
 8005872:	687b      	ldr	r3, [r7, #4]
 8005874:	2200      	movs	r2, #0
 8005876:	635a      	str	r2, [r3, #52]	; 0x34
      (heth->RxFrameInfos).SegCount = 1U;
 8005878:	687b      	ldr	r3, [r7, #4]
 800587a:	2201      	movs	r2, #1
 800587c:	639a      	str	r2, [r3, #56]	; 0x38
      /* Point to next descriptor */
      heth->RxDesc = (ETH_DMADescTypeDef *)(heth->RxDesc->Buffer2NextDescAddr);
 800587e:	687b      	ldr	r3, [r7, #4]
 8005880:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005882:	68db      	ldr	r3, [r3, #12]
 8005884:	461a      	mov	r2, r3
 8005886:	687b      	ldr	r3, [r7, #4]
 8005888:	629a      	str	r2, [r3, #40]	; 0x28
 800588a:	e00a      	b.n	80058a2 <HAL_ETH_GetReceivedFrame+0xea>
    }
    /* Check if intermediate segment */
    else
    {
      (heth->RxFrameInfos).SegCount++;
 800588c:	687b      	ldr	r3, [r7, #4]
 800588e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005890:	1c5a      	adds	r2, r3, #1
 8005892:	687b      	ldr	r3, [r7, #4]
 8005894:	639a      	str	r2, [r3, #56]	; 0x38
      /* Point to next descriptor */
      heth->RxDesc = (ETH_DMADescTypeDef *)(heth->RxDesc->Buffer2NextDescAddr);
 8005896:	687b      	ldr	r3, [r7, #4]
 8005898:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800589a:	68db      	ldr	r3, [r3, #12]
 800589c:	461a      	mov	r2, r3
 800589e:	687b      	ldr	r3, [r7, #4]
 80058a0:	629a      	str	r2, [r3, #40]	; 0x28
    }
  }

  /* Set ETH HAL State to Ready */
  heth->State = HAL_ETH_STATE_READY;
 80058a2:	687b      	ldr	r3, [r7, #4]
 80058a4:	2201      	movs	r2, #1
 80058a6:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44

  /* Process Unlocked */
  __HAL_UNLOCK(heth);
 80058aa:	687b      	ldr	r3, [r7, #4]
 80058ac:	2200      	movs	r2, #0
 80058ae:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Return function status */
  return HAL_ERROR;
 80058b2:	2301      	movs	r3, #1
}
 80058b4:	4618      	mov	r0, r3
 80058b6:	3714      	adds	r7, #20
 80058b8:	46bd      	mov	sp, r7
 80058ba:	bc80      	pop	{r7}
 80058bc:	4770      	bx	lr

080058be <HAL_ETH_IRQHandler>:
  * @param  heth pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
void HAL_ETH_IRQHandler(ETH_HandleTypeDef *heth)
{
 80058be:	b580      	push	{r7, lr}
 80058c0:	b082      	sub	sp, #8
 80058c2:	af00      	add	r7, sp, #0
 80058c4:	6078      	str	r0, [r7, #4]
  /* Frame received */
  if (__HAL_ETH_DMA_GET_FLAG(heth, ETH_DMA_FLAG_R))
 80058c6:	687b      	ldr	r3, [r7, #4]
 80058c8:	681b      	ldr	r3, [r3, #0]
 80058ca:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80058ce:	3314      	adds	r3, #20
 80058d0:	681b      	ldr	r3, [r3, #0]
 80058d2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80058d6:	2b40      	cmp	r3, #64	; 0x40
 80058d8:	d112      	bne.n	8005900 <HAL_ETH_IRQHandler+0x42>
#if (USE_HAL_ETH_REGISTER_CALLBACKS == 1)
    /*Call registered Receive complete callback*/
    heth->RxCpltCallback(heth);
#else
    /* Receive complete callback */
    HAL_ETH_RxCpltCallback(heth);
 80058da:	6878      	ldr	r0, [r7, #4]
 80058dc:	f000 f85f 	bl	800599e <HAL_ETH_RxCpltCallback>
#endif /* USE_HAL_ETH_REGISTER_CALLBACKS */

    /* Clear the Eth DMA Rx IT pending bits */
    __HAL_ETH_DMA_CLEAR_IT(heth, ETH_DMA_IT_R);
 80058e0:	687b      	ldr	r3, [r7, #4]
 80058e2:	681b      	ldr	r3, [r3, #0]
 80058e4:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80058e8:	3314      	adds	r3, #20
 80058ea:	2240      	movs	r2, #64	; 0x40
 80058ec:	601a      	str	r2, [r3, #0]

    /* Set HAL State to Ready */
    heth->State = HAL_ETH_STATE_READY;
 80058ee:	687b      	ldr	r3, [r7, #4]
 80058f0:	2201      	movs	r2, #1
 80058f2:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44

    /* Process Unlocked */
    __HAL_UNLOCK(heth);
 80058f6:	687b      	ldr	r3, [r7, #4]
 80058f8:	2200      	movs	r2, #0
 80058fa:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 80058fe:	e01b      	b.n	8005938 <HAL_ETH_IRQHandler+0x7a>

  }
  /* Frame transmitted */
  else if (__HAL_ETH_DMA_GET_FLAG(heth, ETH_DMA_FLAG_T))
 8005900:	687b      	ldr	r3, [r7, #4]
 8005902:	681b      	ldr	r3, [r3, #0]
 8005904:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8005908:	3314      	adds	r3, #20
 800590a:	681b      	ldr	r3, [r3, #0]
 800590c:	f003 0301 	and.w	r3, r3, #1
 8005910:	2b01      	cmp	r3, #1
 8005912:	d111      	bne.n	8005938 <HAL_ETH_IRQHandler+0x7a>
#if (USE_HAL_ETH_REGISTER_CALLBACKS == 1)
    /*  Call resgistered Transfer complete callback*/
    heth->TxCpltCallback(heth);
#else
    /* Transfer complete callback */
    HAL_ETH_TxCpltCallback(heth);
 8005914:	6878      	ldr	r0, [r7, #4]
 8005916:	f000 f839 	bl	800598c <HAL_ETH_TxCpltCallback>
#endif /* USE_HAL_ETH_REGISTER_CALLBACKS */

    /* Clear the Eth DMA Tx IT pending bits */
    __HAL_ETH_DMA_CLEAR_IT(heth, ETH_DMA_IT_T);
 800591a:	687b      	ldr	r3, [r7, #4]
 800591c:	681b      	ldr	r3, [r3, #0]
 800591e:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8005922:	3314      	adds	r3, #20
 8005924:	2201      	movs	r2, #1
 8005926:	601a      	str	r2, [r3, #0]

    /* Set HAL State to Ready */
    heth->State = HAL_ETH_STATE_READY;
 8005928:	687b      	ldr	r3, [r7, #4]
 800592a:	2201      	movs	r2, #1
 800592c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44

    /* Process Unlocked */
    __HAL_UNLOCK(heth);
 8005930:	687b      	ldr	r3, [r7, #4]
 8005932:	2200      	movs	r2, #0
 8005934:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
  }

  /* Clear the interrupt flags */
  __HAL_ETH_DMA_CLEAR_IT(heth, ETH_DMA_IT_NIS);
 8005938:	687b      	ldr	r3, [r7, #4]
 800593a:	681b      	ldr	r3, [r3, #0]
 800593c:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8005940:	3314      	adds	r3, #20
 8005942:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8005946:	601a      	str	r2, [r3, #0]

  /* ETH DMA Error */
  if (__HAL_ETH_DMA_GET_FLAG(heth, ETH_DMA_FLAG_AIS))
 8005948:	687b      	ldr	r3, [r7, #4]
 800594a:	681b      	ldr	r3, [r3, #0]
 800594c:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8005950:	3314      	adds	r3, #20
 8005952:	681b      	ldr	r3, [r3, #0]
 8005954:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8005958:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800595c:	d112      	bne.n	8005984 <HAL_ETH_IRQHandler+0xc6>
  {
#if (USE_HAL_ETH_REGISTER_CALLBACKS == 1)
    heth->DMAErrorCallback(heth);
#else
    /* Ethernet Error callback */
    HAL_ETH_ErrorCallback(heth);
 800595e:	6878      	ldr	r0, [r7, #4]
 8005960:	f000 f826 	bl	80059b0 <HAL_ETH_ErrorCallback>
#endif /* USE_HAL_ETH_REGISTER_CALLBACKS */

    /* Clear the interrupt flags */
    __HAL_ETH_DMA_CLEAR_IT(heth, ETH_DMA_FLAG_AIS);
 8005964:	687b      	ldr	r3, [r7, #4]
 8005966:	681b      	ldr	r3, [r3, #0]
 8005968:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800596c:	3314      	adds	r3, #20
 800596e:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 8005972:	601a      	str	r2, [r3, #0]

    /* Set HAL State to Ready */
    heth->State = HAL_ETH_STATE_READY;
 8005974:	687b      	ldr	r3, [r7, #4]
 8005976:	2201      	movs	r2, #1
 8005978:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44

    /* Process Unlocked */
    __HAL_UNLOCK(heth);
 800597c:	687b      	ldr	r3, [r7, #4]
 800597e:	2200      	movs	r2, #0
 8005980:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
  }
}
 8005984:	bf00      	nop
 8005986:	3708      	adds	r7, #8
 8005988:	46bd      	mov	sp, r7
 800598a:	bd80      	pop	{r7, pc}

0800598c <HAL_ETH_TxCpltCallback>:
  * @param  heth pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
__weak void HAL_ETH_TxCpltCallback(ETH_HandleTypeDef *heth)
{
 800598c:	b480      	push	{r7}
 800598e:	b083      	sub	sp, #12
 8005990:	af00      	add	r7, sp, #0
 8005992:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(heth);
  /* NOTE : This function Should not be modified, when the callback is needed,
  the HAL_ETH_TxCpltCallback could be implemented in the user file
  */
}
 8005994:	bf00      	nop
 8005996:	370c      	adds	r7, #12
 8005998:	46bd      	mov	sp, r7
 800599a:	bc80      	pop	{r7}
 800599c:	4770      	bx	lr

0800599e <HAL_ETH_RxCpltCallback>:
  * @param  heth pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
__weak void HAL_ETH_RxCpltCallback(ETH_HandleTypeDef *heth)
{
 800599e:	b480      	push	{r7}
 80059a0:	b083      	sub	sp, #12
 80059a2:	af00      	add	r7, sp, #0
 80059a4:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(heth);
  /* NOTE : This function Should not be modified, when the callback is needed,
  the HAL_ETH_TxCpltCallback could be implemented in the user file
  */
}
 80059a6:	bf00      	nop
 80059a8:	370c      	adds	r7, #12
 80059aa:	46bd      	mov	sp, r7
 80059ac:	bc80      	pop	{r7}
 80059ae:	4770      	bx	lr

080059b0 <HAL_ETH_ErrorCallback>:
  * @param  heth pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
__weak void HAL_ETH_ErrorCallback(ETH_HandleTypeDef *heth)
{
 80059b0:	b480      	push	{r7}
 80059b2:	b083      	sub	sp, #12
 80059b4:	af00      	add	r7, sp, #0
 80059b6:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(heth);
  /* NOTE : This function Should not be modified, when the callback is needed,
  the HAL_ETH_TxCpltCallback could be implemented in the user file
  */
}
 80059b8:	bf00      	nop
 80059ba:	370c      	adds	r7, #12
 80059bc:	46bd      	mov	sp, r7
 80059be:	bc80      	pop	{r7}
 80059c0:	4770      	bx	lr

080059c2 <HAL_ETH_ReadPHYRegister>:
  *                   More PHY register could be read depending on the used PHY
  * @param  RegValue PHY register value
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_ReadPHYRegister(ETH_HandleTypeDef *heth, uint16_t PHYReg, uint32_t *RegValue)
{
 80059c2:	b580      	push	{r7, lr}
 80059c4:	b086      	sub	sp, #24
 80059c6:	af00      	add	r7, sp, #0
 80059c8:	60f8      	str	r0, [r7, #12]
 80059ca:	460b      	mov	r3, r1
 80059cc:	607a      	str	r2, [r7, #4]
 80059ce:	817b      	strh	r3, [r7, #10]
  uint32_t tmpreg1 = 0U;
 80059d0:	2300      	movs	r3, #0
 80059d2:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = 0U;
 80059d4:	2300      	movs	r3, #0
 80059d6:	613b      	str	r3, [r7, #16]

  /* Check parameters */
  assert_param(IS_ETH_PHY_ADDRESS(heth->Init.PhyAddress));

  /* Check the ETH peripheral state */
  if (heth->State == HAL_ETH_STATE_BUSY_RD)
 80059d8:	68fb      	ldr	r3, [r7, #12]
 80059da:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 80059de:	b2db      	uxtb	r3, r3
 80059e0:	2b82      	cmp	r3, #130	; 0x82
 80059e2:	d101      	bne.n	80059e8 <HAL_ETH_ReadPHYRegister+0x26>
  {
    return HAL_BUSY;
 80059e4:	2302      	movs	r3, #2
 80059e6:	e050      	b.n	8005a8a <HAL_ETH_ReadPHYRegister+0xc8>
  }
  /* Set ETH HAL State to BUSY_RD */
  heth->State = HAL_ETH_STATE_BUSY_RD;
 80059e8:	68fb      	ldr	r3, [r7, #12]
 80059ea:	2282      	movs	r2, #130	; 0x82
 80059ec:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44

  /* Get the ETHERNET MACMIIAR value */
  tmpreg1 = heth->Instance->MACMIIAR;
 80059f0:	68fb      	ldr	r3, [r7, #12]
 80059f2:	681b      	ldr	r3, [r3, #0]
 80059f4:	691b      	ldr	r3, [r3, #16]
 80059f6:	617b      	str	r3, [r7, #20]

  /* Keep only the CSR Clock Range CR[2:0] bits value */
  tmpreg1 &= ~ETH_MACMIIAR_CR_MASK;
 80059f8:	697b      	ldr	r3, [r7, #20]
 80059fa:	f003 031c 	and.w	r3, r3, #28
 80059fe:	617b      	str	r3, [r7, #20]

  /* Prepare the MII address register value */
  tmpreg1 |= (((uint32_t)heth->Init.PhyAddress << 11U) & ETH_MACMIIAR_PA); /* Set the PHY device address   */
 8005a00:	68fb      	ldr	r3, [r7, #12]
 8005a02:	8a1b      	ldrh	r3, [r3, #16]
 8005a04:	02db      	lsls	r3, r3, #11
 8005a06:	b29b      	uxth	r3, r3
 8005a08:	697a      	ldr	r2, [r7, #20]
 8005a0a:	4313      	orrs	r3, r2
 8005a0c:	617b      	str	r3, [r7, #20]
  tmpreg1 |= (((uint32_t)PHYReg << 6U) & ETH_MACMIIAR_MR);                /* Set the PHY register address */
 8005a0e:	897b      	ldrh	r3, [r7, #10]
 8005a10:	019b      	lsls	r3, r3, #6
 8005a12:	f403 63f8 	and.w	r3, r3, #1984	; 0x7c0
 8005a16:	697a      	ldr	r2, [r7, #20]
 8005a18:	4313      	orrs	r3, r2
 8005a1a:	617b      	str	r3, [r7, #20]
  tmpreg1 &= ~ETH_MACMIIAR_MW;                                            /* Set the read mode            */
 8005a1c:	697b      	ldr	r3, [r7, #20]
 8005a1e:	f023 0302 	bic.w	r3, r3, #2
 8005a22:	617b      	str	r3, [r7, #20]
  tmpreg1 |= ETH_MACMIIAR_MB;                                             /* Set the MII Busy bit         */
 8005a24:	697b      	ldr	r3, [r7, #20]
 8005a26:	f043 0301 	orr.w	r3, r3, #1
 8005a2a:	617b      	str	r3, [r7, #20]

  /* Write the result value into the MII Address register */
  heth->Instance->MACMIIAR = tmpreg1;
 8005a2c:	68fb      	ldr	r3, [r7, #12]
 8005a2e:	681b      	ldr	r3, [r3, #0]
 8005a30:	697a      	ldr	r2, [r7, #20]
 8005a32:	611a      	str	r2, [r3, #16]

  /* Get tick */
  tickstart = HAL_GetTick();
 8005a34:	f7fd f960 	bl	8002cf8 <HAL_GetTick>
 8005a38:	6138      	str	r0, [r7, #16]

  /* Check for the Busy flag */
  while ((tmpreg1 & ETH_MACMIIAR_MB) == ETH_MACMIIAR_MB)
 8005a3a:	e015      	b.n	8005a68 <HAL_ETH_ReadPHYRegister+0xa6>
  {
    /* Check for the Timeout */
    if ((HAL_GetTick() - tickstart) > PHY_READ_TO)
 8005a3c:	f7fd f95c 	bl	8002cf8 <HAL_GetTick>
 8005a40:	4602      	mov	r2, r0
 8005a42:	693b      	ldr	r3, [r7, #16]
 8005a44:	1ad3      	subs	r3, r2, r3
 8005a46:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005a4a:	d309      	bcc.n	8005a60 <HAL_ETH_ReadPHYRegister+0x9e>
    {
      heth->State = HAL_ETH_STATE_READY;
 8005a4c:	68fb      	ldr	r3, [r7, #12]
 8005a4e:	2201      	movs	r2, #1
 8005a50:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44

      /* Process Unlocked */
      __HAL_UNLOCK(heth);
 8005a54:	68fb      	ldr	r3, [r7, #12]
 8005a56:	2200      	movs	r2, #0
 8005a58:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

      return HAL_TIMEOUT;
 8005a5c:	2303      	movs	r3, #3
 8005a5e:	e014      	b.n	8005a8a <HAL_ETH_ReadPHYRegister+0xc8>
    }

    tmpreg1 = heth->Instance->MACMIIAR;
 8005a60:	68fb      	ldr	r3, [r7, #12]
 8005a62:	681b      	ldr	r3, [r3, #0]
 8005a64:	691b      	ldr	r3, [r3, #16]
 8005a66:	617b      	str	r3, [r7, #20]
  while ((tmpreg1 & ETH_MACMIIAR_MB) == ETH_MACMIIAR_MB)
 8005a68:	697b      	ldr	r3, [r7, #20]
 8005a6a:	f003 0301 	and.w	r3, r3, #1
 8005a6e:	2b00      	cmp	r3, #0
 8005a70:	d1e4      	bne.n	8005a3c <HAL_ETH_ReadPHYRegister+0x7a>
  }

  /* Get MACMIIDR value */
  *RegValue = (uint16_t)(heth->Instance->MACMIIDR);
 8005a72:	68fb      	ldr	r3, [r7, #12]
 8005a74:	681b      	ldr	r3, [r3, #0]
 8005a76:	695b      	ldr	r3, [r3, #20]
 8005a78:	b29b      	uxth	r3, r3
 8005a7a:	461a      	mov	r2, r3
 8005a7c:	687b      	ldr	r3, [r7, #4]
 8005a7e:	601a      	str	r2, [r3, #0]

  /* Set ETH HAL State to READY */
  heth->State = HAL_ETH_STATE_READY;
 8005a80:	68fb      	ldr	r3, [r7, #12]
 8005a82:	2201      	movs	r2, #1
 8005a84:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44

  /* Return function status */
  return HAL_OK;
 8005a88:	2300      	movs	r3, #0
}
 8005a8a:	4618      	mov	r0, r3
 8005a8c:	3718      	adds	r7, #24
 8005a8e:	46bd      	mov	sp, r7
 8005a90:	bd80      	pop	{r7, pc}

08005a92 <HAL_ETH_WritePHYRegister>:
  *             More PHY register could be written depending on the used PHY
  * @param  RegValue the value to write
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_WritePHYRegister(ETH_HandleTypeDef *heth, uint16_t PHYReg, uint32_t RegValue)
{
 8005a92:	b580      	push	{r7, lr}
 8005a94:	b086      	sub	sp, #24
 8005a96:	af00      	add	r7, sp, #0
 8005a98:	60f8      	str	r0, [r7, #12]
 8005a9a:	460b      	mov	r3, r1
 8005a9c:	607a      	str	r2, [r7, #4]
 8005a9e:	817b      	strh	r3, [r7, #10]
  uint32_t tmpreg1 = 0U;
 8005aa0:	2300      	movs	r3, #0
 8005aa2:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = 0U;
 8005aa4:	2300      	movs	r3, #0
 8005aa6:	613b      	str	r3, [r7, #16]

  /* Check parameters */
  assert_param(IS_ETH_PHY_ADDRESS(heth->Init.PhyAddress));

  /* Check the ETH peripheral state */
  if (heth->State == HAL_ETH_STATE_BUSY_WR)
 8005aa8:	68fb      	ldr	r3, [r7, #12]
 8005aaa:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8005aae:	b2db      	uxtb	r3, r3
 8005ab0:	2b42      	cmp	r3, #66	; 0x42
 8005ab2:	d101      	bne.n	8005ab8 <HAL_ETH_WritePHYRegister+0x26>
  {
    return HAL_BUSY;
 8005ab4:	2302      	movs	r3, #2
 8005ab6:	e04e      	b.n	8005b56 <HAL_ETH_WritePHYRegister+0xc4>
  }
  /* Set ETH HAL State to BUSY_WR */
  heth->State = HAL_ETH_STATE_BUSY_WR;
 8005ab8:	68fb      	ldr	r3, [r7, #12]
 8005aba:	2242      	movs	r2, #66	; 0x42
 8005abc:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44

  /* Get the ETHERNET MACMIIAR value */
  tmpreg1 = heth->Instance->MACMIIAR;
 8005ac0:	68fb      	ldr	r3, [r7, #12]
 8005ac2:	681b      	ldr	r3, [r3, #0]
 8005ac4:	691b      	ldr	r3, [r3, #16]
 8005ac6:	617b      	str	r3, [r7, #20]

  /* Keep only the CSR Clock Range CR[2:0] bits value */
  tmpreg1 &= ~ETH_MACMIIAR_CR_MASK;
 8005ac8:	697b      	ldr	r3, [r7, #20]
 8005aca:	f003 031c 	and.w	r3, r3, #28
 8005ace:	617b      	str	r3, [r7, #20]

  /* Prepare the MII register address value */
  tmpreg1 |= (((uint32_t)heth->Init.PhyAddress << 11U) & ETH_MACMIIAR_PA); /* Set the PHY device address */
 8005ad0:	68fb      	ldr	r3, [r7, #12]
 8005ad2:	8a1b      	ldrh	r3, [r3, #16]
 8005ad4:	02db      	lsls	r3, r3, #11
 8005ad6:	b29b      	uxth	r3, r3
 8005ad8:	697a      	ldr	r2, [r7, #20]
 8005ada:	4313      	orrs	r3, r2
 8005adc:	617b      	str	r3, [r7, #20]
  tmpreg1 |= (((uint32_t)PHYReg << 6U) & ETH_MACMIIAR_MR);              /* Set the PHY register address */
 8005ade:	897b      	ldrh	r3, [r7, #10]
 8005ae0:	019b      	lsls	r3, r3, #6
 8005ae2:	f403 63f8 	and.w	r3, r3, #1984	; 0x7c0
 8005ae6:	697a      	ldr	r2, [r7, #20]
 8005ae8:	4313      	orrs	r3, r2
 8005aea:	617b      	str	r3, [r7, #20]
  tmpreg1 |= ETH_MACMIIAR_MW;                                           /* Set the write mode */
 8005aec:	697b      	ldr	r3, [r7, #20]
 8005aee:	f043 0302 	orr.w	r3, r3, #2
 8005af2:	617b      	str	r3, [r7, #20]
  tmpreg1 |= ETH_MACMIIAR_MB;                                           /* Set the MII Busy bit */
 8005af4:	697b      	ldr	r3, [r7, #20]
 8005af6:	f043 0301 	orr.w	r3, r3, #1
 8005afa:	617b      	str	r3, [r7, #20]

  /* Give the value to the MII data register */
  heth->Instance->MACMIIDR = (uint16_t)RegValue;
 8005afc:	687b      	ldr	r3, [r7, #4]
 8005afe:	b29a      	uxth	r2, r3
 8005b00:	68fb      	ldr	r3, [r7, #12]
 8005b02:	681b      	ldr	r3, [r3, #0]
 8005b04:	615a      	str	r2, [r3, #20]

  /* Write the result value into the MII Address register */
  heth->Instance->MACMIIAR = tmpreg1;
 8005b06:	68fb      	ldr	r3, [r7, #12]
 8005b08:	681b      	ldr	r3, [r3, #0]
 8005b0a:	697a      	ldr	r2, [r7, #20]
 8005b0c:	611a      	str	r2, [r3, #16]

  /* Get tick */
  tickstart = HAL_GetTick();
 8005b0e:	f7fd f8f3 	bl	8002cf8 <HAL_GetTick>
 8005b12:	6138      	str	r0, [r7, #16]

  /* Check for the Busy flag */
  while ((tmpreg1 & ETH_MACMIIAR_MB) == ETH_MACMIIAR_MB)
 8005b14:	e015      	b.n	8005b42 <HAL_ETH_WritePHYRegister+0xb0>
  {
    /* Check for the Timeout */
    if ((HAL_GetTick() - tickstart) > PHY_WRITE_TO)
 8005b16:	f7fd f8ef 	bl	8002cf8 <HAL_GetTick>
 8005b1a:	4602      	mov	r2, r0
 8005b1c:	693b      	ldr	r3, [r7, #16]
 8005b1e:	1ad3      	subs	r3, r2, r3
 8005b20:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005b24:	d309      	bcc.n	8005b3a <HAL_ETH_WritePHYRegister+0xa8>
    {
      heth->State = HAL_ETH_STATE_READY;
 8005b26:	68fb      	ldr	r3, [r7, #12]
 8005b28:	2201      	movs	r2, #1
 8005b2a:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44

      /* Process Unlocked */
      __HAL_UNLOCK(heth);
 8005b2e:	68fb      	ldr	r3, [r7, #12]
 8005b30:	2200      	movs	r2, #0
 8005b32:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

      return HAL_TIMEOUT;
 8005b36:	2303      	movs	r3, #3
 8005b38:	e00d      	b.n	8005b56 <HAL_ETH_WritePHYRegister+0xc4>
    }

    tmpreg1 = heth->Instance->MACMIIAR;
 8005b3a:	68fb      	ldr	r3, [r7, #12]
 8005b3c:	681b      	ldr	r3, [r3, #0]
 8005b3e:	691b      	ldr	r3, [r3, #16]
 8005b40:	617b      	str	r3, [r7, #20]
  while ((tmpreg1 & ETH_MACMIIAR_MB) == ETH_MACMIIAR_MB)
 8005b42:	697b      	ldr	r3, [r7, #20]
 8005b44:	f003 0301 	and.w	r3, r3, #1
 8005b48:	2b00      	cmp	r3, #0
 8005b4a:	d1e4      	bne.n	8005b16 <HAL_ETH_WritePHYRegister+0x84>
  }

  /* Set ETH HAL State to READY */
  heth->State = HAL_ETH_STATE_READY;
 8005b4c:	68fb      	ldr	r3, [r7, #12]
 8005b4e:	2201      	movs	r2, #1
 8005b50:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44

  /* Return function status */
  return HAL_OK;
 8005b54:	2300      	movs	r3, #0
}
 8005b56:	4618      	mov	r0, r3
 8005b58:	3718      	adds	r7, #24
 8005b5a:	46bd      	mov	sp, r7
 8005b5c:	bd80      	pop	{r7, pc}

08005b5e <HAL_ETH_Start>:
 * @param  heth pointer to a ETH_HandleTypeDef structure that contains
 *         the configuration information for ETHERNET module
 * @retval HAL status
 */
HAL_StatusTypeDef HAL_ETH_Start(ETH_HandleTypeDef *heth)
{
 8005b5e:	b580      	push	{r7, lr}
 8005b60:	b082      	sub	sp, #8
 8005b62:	af00      	add	r7, sp, #0
 8005b64:	6078      	str	r0, [r7, #4]
  /* Process Locked */
  __HAL_LOCK(heth);
 8005b66:	687b      	ldr	r3, [r7, #4]
 8005b68:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8005b6c:	2b01      	cmp	r3, #1
 8005b6e:	d101      	bne.n	8005b74 <HAL_ETH_Start+0x16>
 8005b70:	2302      	movs	r3, #2
 8005b72:	e01f      	b.n	8005bb4 <HAL_ETH_Start+0x56>
 8005b74:	687b      	ldr	r3, [r7, #4]
 8005b76:	2201      	movs	r2, #1
 8005b78:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Set the ETH peripheral state to BUSY */
  heth->State = HAL_ETH_STATE_BUSY;
 8005b7c:	687b      	ldr	r3, [r7, #4]
 8005b7e:	2202      	movs	r2, #2
 8005b80:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44

  /* Enable transmit state machine of the MAC for transmission on the MII */
  ETH_MACTransmissionEnable(heth);
 8005b84:	6878      	ldr	r0, [r7, #4]
 8005b86:	f000 fb43 	bl	8006210 <ETH_MACTransmissionEnable>

  /* Enable receive state machine of the MAC for reception from the MII */
  ETH_MACReceptionEnable(heth);
 8005b8a:	6878      	ldr	r0, [r7, #4]
 8005b8c:	f000 fb7a 	bl	8006284 <ETH_MACReceptionEnable>

  /* Flush Transmit FIFO */
  ETH_FlushTransmitFIFO(heth);
 8005b90:	6878      	ldr	r0, [r7, #4]
 8005b92:	f000 fc0d 	bl	80063b0 <ETH_FlushTransmitFIFO>

  /* Start DMA transmission */
  ETH_DMATransmissionEnable(heth);
 8005b96:	6878      	ldr	r0, [r7, #4]
 8005b98:	f000 fbae 	bl	80062f8 <ETH_DMATransmissionEnable>

  /* Start DMA reception */
  ETH_DMAReceptionEnable(heth);
 8005b9c:	6878      	ldr	r0, [r7, #4]
 8005b9e:	f000 fbd9 	bl	8006354 <ETH_DMAReceptionEnable>

  /* Set the ETH state to READY*/
  heth->State = HAL_ETH_STATE_READY;
 8005ba2:	687b      	ldr	r3, [r7, #4]
 8005ba4:	2201      	movs	r2, #1
 8005ba6:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44

  /* Process Unlocked */
  __HAL_UNLOCK(heth);
 8005baa:	687b      	ldr	r3, [r7, #4]
 8005bac:	2200      	movs	r2, #0
 8005bae:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Return function status */
  return HAL_OK;
 8005bb2:	2300      	movs	r3, #0
}
 8005bb4:	4618      	mov	r0, r3
 8005bb6:	3708      	adds	r7, #8
 8005bb8:	46bd      	mov	sp, r7
 8005bba:	bd80      	pop	{r7, pc}

08005bbc <HAL_ETH_Stop>:
  * @param  heth pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_Stop(ETH_HandleTypeDef *heth)
{
 8005bbc:	b580      	push	{r7, lr}
 8005bbe:	b082      	sub	sp, #8
 8005bc0:	af00      	add	r7, sp, #0
 8005bc2:	6078      	str	r0, [r7, #4]
  /* Process Locked */
  __HAL_LOCK(heth);
 8005bc4:	687b      	ldr	r3, [r7, #4]
 8005bc6:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8005bca:	2b01      	cmp	r3, #1
 8005bcc:	d101      	bne.n	8005bd2 <HAL_ETH_Stop+0x16>
 8005bce:	2302      	movs	r3, #2
 8005bd0:	e01f      	b.n	8005c12 <HAL_ETH_Stop+0x56>
 8005bd2:	687b      	ldr	r3, [r7, #4]
 8005bd4:	2201      	movs	r2, #1
 8005bd6:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Set the ETH peripheral state to BUSY */
  heth->State = HAL_ETH_STATE_BUSY;
 8005bda:	687b      	ldr	r3, [r7, #4]
 8005bdc:	2202      	movs	r2, #2
 8005bde:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44

  /* Stop DMA transmission */
  ETH_DMATransmissionDisable(heth);
 8005be2:	6878      	ldr	r0, [r7, #4]
 8005be4:	f000 fb9f 	bl	8006326 <ETH_DMATransmissionDisable>

  /* Stop DMA reception */
  ETH_DMAReceptionDisable(heth);
 8005be8:	6878      	ldr	r0, [r7, #4]
 8005bea:	f000 fbca 	bl	8006382 <ETH_DMAReceptionDisable>

  /* Disable receive state machine of the MAC for reception from the MII */
  ETH_MACReceptionDisable(heth);
 8005bee:	6878      	ldr	r0, [r7, #4]
 8005bf0:	f000 fb65 	bl	80062be <ETH_MACReceptionDisable>

  /* Flush Transmit FIFO */
  ETH_FlushTransmitFIFO(heth);
 8005bf4:	6878      	ldr	r0, [r7, #4]
 8005bf6:	f000 fbdb 	bl	80063b0 <ETH_FlushTransmitFIFO>

  /* Disable transmit state machine of the MAC for transmission on the MII */
  ETH_MACTransmissionDisable(heth);
 8005bfa:	6878      	ldr	r0, [r7, #4]
 8005bfc:	f000 fb25 	bl	800624a <ETH_MACTransmissionDisable>

  /* Set the ETH state*/
  heth->State = HAL_ETH_STATE_READY;
 8005c00:	687b      	ldr	r3, [r7, #4]
 8005c02:	2201      	movs	r2, #1
 8005c04:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44

  /* Process Unlocked */
  __HAL_UNLOCK(heth);
 8005c08:	687b      	ldr	r3, [r7, #4]
 8005c0a:	2200      	movs	r2, #0
 8005c0c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Return function status */
  return HAL_OK;
 8005c10:	2300      	movs	r3, #0
}
 8005c12:	4618      	mov	r0, r3
 8005c14:	3708      	adds	r7, #8
 8005c16:	46bd      	mov	sp, r7
 8005c18:	bd80      	pop	{r7, pc}
	...

08005c1c <HAL_ETH_ConfigMAC>:
  *         the configuration information for ETHERNET module
  * @param  macconf MAC Configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_ConfigMAC(ETH_HandleTypeDef *heth, ETH_MACInitTypeDef *macconf)
{
 8005c1c:	b580      	push	{r7, lr}
 8005c1e:	b084      	sub	sp, #16
 8005c20:	af00      	add	r7, sp, #0
 8005c22:	6078      	str	r0, [r7, #4]
 8005c24:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg1 = 0U;
 8005c26:	2300      	movs	r3, #0
 8005c28:	60fb      	str	r3, [r7, #12]

  /* Process Locked */
  __HAL_LOCK(heth);
 8005c2a:	687b      	ldr	r3, [r7, #4]
 8005c2c:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8005c30:	2b01      	cmp	r3, #1
 8005c32:	d101      	bne.n	8005c38 <HAL_ETH_ConfigMAC+0x1c>
 8005c34:	2302      	movs	r3, #2
 8005c36:	e0e4      	b.n	8005e02 <HAL_ETH_ConfigMAC+0x1e6>
 8005c38:	687b      	ldr	r3, [r7, #4]
 8005c3a:	2201      	movs	r2, #1
 8005c3c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Set the ETH peripheral state to BUSY */
  heth->State = HAL_ETH_STATE_BUSY;
 8005c40:	687b      	ldr	r3, [r7, #4]
 8005c42:	2202      	movs	r2, #2
 8005c44:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44

  assert_param(IS_ETH_SPEED(heth->Init.Speed));
  assert_param(IS_ETH_DUPLEX_MODE(heth->Init.DuplexMode));

  if (macconf != NULL)
 8005c48:	683b      	ldr	r3, [r7, #0]
 8005c4a:	2b00      	cmp	r3, #0
 8005c4c:	f000 80b1 	beq.w	8005db2 <HAL_ETH_ConfigMAC+0x196>
    assert_param(IS_ETH_VLAN_TAG_COMPARISON(macconf->VLANTagComparison));
    assert_param(IS_ETH_VLAN_TAG_IDENTIFIER(macconf->VLANTagIdentifier));

    /*------------------------ ETHERNET MACCR Configuration --------------------*/
    /* Get the ETHERNET MACCR value */
    tmpreg1 = (heth->Instance)->MACCR;
 8005c50:	687b      	ldr	r3, [r7, #4]
 8005c52:	681b      	ldr	r3, [r3, #0]
 8005c54:	681b      	ldr	r3, [r3, #0]
 8005c56:	60fb      	str	r3, [r7, #12]
    /* Clear WD, PCE, PS, TE and RE bits */
    tmpreg1 &= ETH_MACCR_CLEAR_MASK;
 8005c58:	68fa      	ldr	r2, [r7, #12]
 8005c5a:	4b6c      	ldr	r3, [pc, #432]	; (8005e0c <HAL_ETH_ConfigMAC+0x1f0>)
 8005c5c:	4013      	ands	r3, r2
 8005c5e:	60fb      	str	r3, [r7, #12]

    tmpreg1 |= (uint32_t)(macconf->Watchdog |
 8005c60:	683b      	ldr	r3, [r7, #0]
 8005c62:	681a      	ldr	r2, [r3, #0]
                          macconf->Jabber |
 8005c64:	683b      	ldr	r3, [r7, #0]
 8005c66:	685b      	ldr	r3, [r3, #4]
    tmpreg1 |= (uint32_t)(macconf->Watchdog |
 8005c68:	431a      	orrs	r2, r3
                          macconf->InterFrameGap |
 8005c6a:	683b      	ldr	r3, [r7, #0]
 8005c6c:	689b      	ldr	r3, [r3, #8]
                          macconf->Jabber |
 8005c6e:	431a      	orrs	r2, r3
                          macconf->CarrierSense |
 8005c70:	683b      	ldr	r3, [r7, #0]
 8005c72:	68db      	ldr	r3, [r3, #12]
                          macconf->InterFrameGap |
 8005c74:	431a      	orrs	r2, r3
                          (heth->Init).Speed |
 8005c76:	687b      	ldr	r3, [r7, #4]
 8005c78:	689b      	ldr	r3, [r3, #8]
                          macconf->CarrierSense |
 8005c7a:	431a      	orrs	r2, r3
                          macconf->ReceiveOwn |
 8005c7c:	683b      	ldr	r3, [r7, #0]
 8005c7e:	691b      	ldr	r3, [r3, #16]
                          (heth->Init).Speed |
 8005c80:	431a      	orrs	r2, r3
                          macconf->LoopbackMode |
 8005c82:	683b      	ldr	r3, [r7, #0]
 8005c84:	695b      	ldr	r3, [r3, #20]
                          macconf->ReceiveOwn |
 8005c86:	431a      	orrs	r2, r3
                          (heth->Init).DuplexMode |
 8005c88:	687b      	ldr	r3, [r7, #4]
 8005c8a:	68db      	ldr	r3, [r3, #12]
                          macconf->LoopbackMode |
 8005c8c:	431a      	orrs	r2, r3
                          macconf->ChecksumOffload |
 8005c8e:	683b      	ldr	r3, [r7, #0]
 8005c90:	699b      	ldr	r3, [r3, #24]
                          (heth->Init).DuplexMode |
 8005c92:	431a      	orrs	r2, r3
                          macconf->RetryTransmission |
 8005c94:	683b      	ldr	r3, [r7, #0]
 8005c96:	69db      	ldr	r3, [r3, #28]
                          macconf->ChecksumOffload |
 8005c98:	431a      	orrs	r2, r3
                          macconf->AutomaticPadCRCStrip |
 8005c9a:	683b      	ldr	r3, [r7, #0]
 8005c9c:	6a1b      	ldr	r3, [r3, #32]
                          macconf->RetryTransmission |
 8005c9e:	431a      	orrs	r2, r3
                          macconf->BackOffLimit |
 8005ca0:	683b      	ldr	r3, [r7, #0]
 8005ca2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
                          macconf->AutomaticPadCRCStrip |
 8005ca4:	431a      	orrs	r2, r3
                          macconf->DeferralCheck);
 8005ca6:	683b      	ldr	r3, [r7, #0]
 8005ca8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
                          macconf->BackOffLimit |
 8005caa:	4313      	orrs	r3, r2
    tmpreg1 |= (uint32_t)(macconf->Watchdog |
 8005cac:	68fa      	ldr	r2, [r7, #12]
 8005cae:	4313      	orrs	r3, r2
 8005cb0:	60fb      	str	r3, [r7, #12]

    /* Write to ETHERNET MACCR */
    (heth->Instance)->MACCR = (uint32_t)tmpreg1;
 8005cb2:	687b      	ldr	r3, [r7, #4]
 8005cb4:	681b      	ldr	r3, [r3, #0]
 8005cb6:	68fa      	ldr	r2, [r7, #12]
 8005cb8:	601a      	str	r2, [r3, #0]

    /* Wait until the write operation will be taken into account :
    at least four TX_CLK/RX_CLK clock cycles */
    tmpreg1 = (heth->Instance)->MACCR;
 8005cba:	687b      	ldr	r3, [r7, #4]
 8005cbc:	681b      	ldr	r3, [r3, #0]
 8005cbe:	681b      	ldr	r3, [r3, #0]
 8005cc0:	60fb      	str	r3, [r7, #12]
    HAL_Delay(ETH_REG_WRITE_DELAY);
 8005cc2:	2001      	movs	r0, #1
 8005cc4:	f7fd f822 	bl	8002d0c <HAL_Delay>
    (heth->Instance)->MACCR = tmpreg1;
 8005cc8:	687b      	ldr	r3, [r7, #4]
 8005cca:	681b      	ldr	r3, [r3, #0]
 8005ccc:	68fa      	ldr	r2, [r7, #12]
 8005cce:	601a      	str	r2, [r3, #0]

    /*----------------------- ETHERNET MACFFR Configuration --------------------*/
    /* Write to ETHERNET MACFFR */
    (heth->Instance)->MACFFR = (uint32_t)(macconf->ReceiveAll |
 8005cd0:	683b      	ldr	r3, [r7, #0]
 8005cd2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
                                          macconf->SourceAddrFilter |
 8005cd4:	683b      	ldr	r3, [r7, #0]
 8005cd6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
    (heth->Instance)->MACFFR = (uint32_t)(macconf->ReceiveAll |
 8005cd8:	431a      	orrs	r2, r3
                                          macconf->PassControlFrames |
 8005cda:	683b      	ldr	r3, [r7, #0]
 8005cdc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
                                          macconf->SourceAddrFilter |
 8005cde:	431a      	orrs	r2, r3
                                          macconf->BroadcastFramesReception |
 8005ce0:	683b      	ldr	r3, [r7, #0]
 8005ce2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
                                          macconf->PassControlFrames |
 8005ce4:	431a      	orrs	r2, r3
                                          macconf->DestinationAddrFilter |
 8005ce6:	683b      	ldr	r3, [r7, #0]
 8005ce8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
                                          macconf->BroadcastFramesReception |
 8005cea:	431a      	orrs	r2, r3
                                          macconf->PromiscuousMode |
 8005cec:	683b      	ldr	r3, [r7, #0]
 8005cee:	6c1b      	ldr	r3, [r3, #64]	; 0x40
                                          macconf->DestinationAddrFilter |
 8005cf0:	431a      	orrs	r2, r3
                                          macconf->MulticastFramesFilter |
 8005cf2:	683b      	ldr	r3, [r7, #0]
 8005cf4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
                                          macconf->PromiscuousMode |
 8005cf6:	ea42 0103 	orr.w	r1, r2, r3
                                          macconf->UnicastFramesFilter);
 8005cfa:	683b      	ldr	r3, [r7, #0]
 8005cfc:	6c9a      	ldr	r2, [r3, #72]	; 0x48
    (heth->Instance)->MACFFR = (uint32_t)(macconf->ReceiveAll |
 8005cfe:	687b      	ldr	r3, [r7, #4]
 8005d00:	681b      	ldr	r3, [r3, #0]
                                          macconf->MulticastFramesFilter |
 8005d02:	430a      	orrs	r2, r1
    (heth->Instance)->MACFFR = (uint32_t)(macconf->ReceiveAll |
 8005d04:	605a      	str	r2, [r3, #4]

    /* Wait until the write operation will be taken into account :
    at least four TX_CLK/RX_CLK clock cycles */
    tmpreg1 = (heth->Instance)->MACFFR;
 8005d06:	687b      	ldr	r3, [r7, #4]
 8005d08:	681b      	ldr	r3, [r3, #0]
 8005d0a:	685b      	ldr	r3, [r3, #4]
 8005d0c:	60fb      	str	r3, [r7, #12]
    HAL_Delay(ETH_REG_WRITE_DELAY);
 8005d0e:	2001      	movs	r0, #1
 8005d10:	f7fc fffc 	bl	8002d0c <HAL_Delay>
    (heth->Instance)->MACFFR = tmpreg1;
 8005d14:	687b      	ldr	r3, [r7, #4]
 8005d16:	681b      	ldr	r3, [r3, #0]
 8005d18:	68fa      	ldr	r2, [r7, #12]
 8005d1a:	605a      	str	r2, [r3, #4]

    /*--------------- ETHERNET MACHTHR and MACHTLR Configuration ---------------*/
    /* Write to ETHERNET MACHTHR */
    (heth->Instance)->MACHTHR = (uint32_t)macconf->HashTableHigh;
 8005d1c:	687b      	ldr	r3, [r7, #4]
 8005d1e:	681b      	ldr	r3, [r3, #0]
 8005d20:	683a      	ldr	r2, [r7, #0]
 8005d22:	6cd2      	ldr	r2, [r2, #76]	; 0x4c
 8005d24:	609a      	str	r2, [r3, #8]

    /* Write to ETHERNET MACHTLR */
    (heth->Instance)->MACHTLR = (uint32_t)macconf->HashTableLow;
 8005d26:	687b      	ldr	r3, [r7, #4]
 8005d28:	681b      	ldr	r3, [r3, #0]
 8005d2a:	683a      	ldr	r2, [r7, #0]
 8005d2c:	6d12      	ldr	r2, [r2, #80]	; 0x50
 8005d2e:	60da      	str	r2, [r3, #12]
    /*----------------------- ETHERNET MACFCR Configuration --------------------*/

    /* Get the ETHERNET MACFCR value */
    tmpreg1 = (heth->Instance)->MACFCR;
 8005d30:	687b      	ldr	r3, [r7, #4]
 8005d32:	681b      	ldr	r3, [r3, #0]
 8005d34:	699b      	ldr	r3, [r3, #24]
 8005d36:	60fb      	str	r3, [r7, #12]
    /* Clear xx bits */
    tmpreg1 &= ETH_MACFCR_CLEAR_MASK;
 8005d38:	68fa      	ldr	r2, [r7, #12]
 8005d3a:	f64f 7341 	movw	r3, #65345	; 0xff41
 8005d3e:	4013      	ands	r3, r2
 8005d40:	60fb      	str	r3, [r7, #12]

    tmpreg1 |= (uint32_t)((macconf->PauseTime << 16U) |
 8005d42:	683b      	ldr	r3, [r7, #0]
 8005d44:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005d46:	041a      	lsls	r2, r3, #16
                          macconf->ZeroQuantaPause |
 8005d48:	683b      	ldr	r3, [r7, #0]
 8005d4a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
    tmpreg1 |= (uint32_t)((macconf->PauseTime << 16U) |
 8005d4c:	431a      	orrs	r2, r3
                          macconf->PauseLowThreshold |
 8005d4e:	683b      	ldr	r3, [r7, #0]
 8005d50:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
                          macconf->ZeroQuantaPause |
 8005d52:	431a      	orrs	r2, r3
                          macconf->UnicastPauseFrameDetect |
 8005d54:	683b      	ldr	r3, [r7, #0]
 8005d56:	6e1b      	ldr	r3, [r3, #96]	; 0x60
                          macconf->PauseLowThreshold |
 8005d58:	431a      	orrs	r2, r3
                          macconf->ReceiveFlowControl |
 8005d5a:	683b      	ldr	r3, [r7, #0]
 8005d5c:	6e5b      	ldr	r3, [r3, #100]	; 0x64
                          macconf->UnicastPauseFrameDetect |
 8005d5e:	431a      	orrs	r2, r3
                          macconf->TransmitFlowControl);
 8005d60:	683b      	ldr	r3, [r7, #0]
 8005d62:	6e9b      	ldr	r3, [r3, #104]	; 0x68
                          macconf->ReceiveFlowControl |
 8005d64:	4313      	orrs	r3, r2
    tmpreg1 |= (uint32_t)((macconf->PauseTime << 16U) |
 8005d66:	68fa      	ldr	r2, [r7, #12]
 8005d68:	4313      	orrs	r3, r2
 8005d6a:	60fb      	str	r3, [r7, #12]

    /* Write to ETHERNET MACFCR */
    (heth->Instance)->MACFCR = (uint32_t)tmpreg1;
 8005d6c:	687b      	ldr	r3, [r7, #4]
 8005d6e:	681b      	ldr	r3, [r3, #0]
 8005d70:	68fa      	ldr	r2, [r7, #12]
 8005d72:	619a      	str	r2, [r3, #24]

    /* Wait until the write operation will be taken into account :
    at least four TX_CLK/RX_CLK clock cycles */
    tmpreg1 = (heth->Instance)->MACFCR;
 8005d74:	687b      	ldr	r3, [r7, #4]
 8005d76:	681b      	ldr	r3, [r3, #0]
 8005d78:	699b      	ldr	r3, [r3, #24]
 8005d7a:	60fb      	str	r3, [r7, #12]
    HAL_Delay(ETH_REG_WRITE_DELAY);
 8005d7c:	2001      	movs	r0, #1
 8005d7e:	f7fc ffc5 	bl	8002d0c <HAL_Delay>
    (heth->Instance)->MACFCR = tmpreg1;
 8005d82:	687b      	ldr	r3, [r7, #4]
 8005d84:	681b      	ldr	r3, [r3, #0]
 8005d86:	68fa      	ldr	r2, [r7, #12]
 8005d88:	619a      	str	r2, [r3, #24]

    /*----------------------- ETHERNET MACVLANTR Configuration -----------------*/
    (heth->Instance)->MACVLANTR = (uint32_t)(macconf->VLANTagComparison |
 8005d8a:	683b      	ldr	r3, [r7, #0]
 8005d8c:	6ed9      	ldr	r1, [r3, #108]	; 0x6c
                                             macconf->VLANTagIdentifier);
 8005d8e:	683b      	ldr	r3, [r7, #0]
 8005d90:	6f1a      	ldr	r2, [r3, #112]	; 0x70
    (heth->Instance)->MACVLANTR = (uint32_t)(macconf->VLANTagComparison |
 8005d92:	687b      	ldr	r3, [r7, #4]
 8005d94:	681b      	ldr	r3, [r3, #0]
 8005d96:	430a      	orrs	r2, r1
 8005d98:	61da      	str	r2, [r3, #28]

    /* Wait until the write operation will be taken into account :
    at least four TX_CLK/RX_CLK clock cycles */
    tmpreg1 = (heth->Instance)->MACVLANTR;
 8005d9a:	687b      	ldr	r3, [r7, #4]
 8005d9c:	681b      	ldr	r3, [r3, #0]
 8005d9e:	69db      	ldr	r3, [r3, #28]
 8005da0:	60fb      	str	r3, [r7, #12]
    HAL_Delay(ETH_REG_WRITE_DELAY);
 8005da2:	2001      	movs	r0, #1
 8005da4:	f7fc ffb2 	bl	8002d0c <HAL_Delay>
    (heth->Instance)->MACVLANTR = tmpreg1;
 8005da8:	687b      	ldr	r3, [r7, #4]
 8005daa:	681b      	ldr	r3, [r3, #0]
 8005dac:	68fa      	ldr	r2, [r7, #12]
 8005dae:	61da      	str	r2, [r3, #28]
 8005db0:	e01e      	b.n	8005df0 <HAL_ETH_ConfigMAC+0x1d4>
  }
  else /* macconf == NULL : here we just configure Speed and Duplex mode */
  {
    /*------------------------ ETHERNET MACCR Configuration --------------------*/
    /* Get the ETHERNET MACCR value */
    tmpreg1 = (heth->Instance)->MACCR;
 8005db2:	687b      	ldr	r3, [r7, #4]
 8005db4:	681b      	ldr	r3, [r3, #0]
 8005db6:	681b      	ldr	r3, [r3, #0]
 8005db8:	60fb      	str	r3, [r7, #12]

    /* Clear FES and DM bits */
    tmpreg1 &= ~(0x00004800U);
 8005dba:	68fb      	ldr	r3, [r7, #12]
 8005dbc:	f423 4390 	bic.w	r3, r3, #18432	; 0x4800
 8005dc0:	60fb      	str	r3, [r7, #12]

    tmpreg1 |= (uint32_t)(heth->Init.Speed | heth->Init.DuplexMode);
 8005dc2:	687b      	ldr	r3, [r7, #4]
 8005dc4:	689a      	ldr	r2, [r3, #8]
 8005dc6:	687b      	ldr	r3, [r7, #4]
 8005dc8:	68db      	ldr	r3, [r3, #12]
 8005dca:	4313      	orrs	r3, r2
 8005dcc:	68fa      	ldr	r2, [r7, #12]
 8005dce:	4313      	orrs	r3, r2
 8005dd0:	60fb      	str	r3, [r7, #12]

    /* Write to ETHERNET MACCR */
    (heth->Instance)->MACCR = (uint32_t)tmpreg1;
 8005dd2:	687b      	ldr	r3, [r7, #4]
 8005dd4:	681b      	ldr	r3, [r3, #0]
 8005dd6:	68fa      	ldr	r2, [r7, #12]
 8005dd8:	601a      	str	r2, [r3, #0]

    /* Wait until the write operation will be taken into account:
    at least four TX_CLK/RX_CLK clock cycles */
    tmpreg1 = (heth->Instance)->MACCR;
 8005dda:	687b      	ldr	r3, [r7, #4]
 8005ddc:	681b      	ldr	r3, [r3, #0]
 8005dde:	681b      	ldr	r3, [r3, #0]
 8005de0:	60fb      	str	r3, [r7, #12]
    HAL_Delay(ETH_REG_WRITE_DELAY);
 8005de2:	2001      	movs	r0, #1
 8005de4:	f7fc ff92 	bl	8002d0c <HAL_Delay>
    (heth->Instance)->MACCR = tmpreg1;
 8005de8:	687b      	ldr	r3, [r7, #4]
 8005dea:	681b      	ldr	r3, [r3, #0]
 8005dec:	68fa      	ldr	r2, [r7, #12]
 8005dee:	601a      	str	r2, [r3, #0]
  }

  /* Set the ETH state to Ready */
  heth->State = HAL_ETH_STATE_READY;
 8005df0:	687b      	ldr	r3, [r7, #4]
 8005df2:	2201      	movs	r2, #1
 8005df4:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44

  /* Process Unlocked */
  __HAL_UNLOCK(heth);
 8005df8:	687b      	ldr	r3, [r7, #4]
 8005dfa:	2200      	movs	r2, #0
 8005dfc:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Return function status */
  return HAL_OK;
 8005e00:	2300      	movs	r3, #0
}
 8005e02:	4618      	mov	r0, r3
 8005e04:	3710      	adds	r7, #16
 8005e06:	46bd      	mov	sp, r7
 8005e08:	bd80      	pop	{r7, pc}
 8005e0a:	bf00      	nop
 8005e0c:	ff20810f 	.word	0xff20810f

08005e10 <ETH_MACDMAConfig>:
  *         the configuration information for ETHERNET module
  * @param  err Ethernet Init error
  * @retval HAL status
  */
static void ETH_MACDMAConfig(ETH_HandleTypeDef *heth, uint32_t err)
{
 8005e10:	b580      	push	{r7, lr}
 8005e12:	b0b0      	sub	sp, #192	; 0xc0
 8005e14:	af00      	add	r7, sp, #0
 8005e16:	6078      	str	r0, [r7, #4]
 8005e18:	6039      	str	r1, [r7, #0]
  ETH_MACInitTypeDef macinit;
  ETH_DMAInitTypeDef dmainit;
  uint32_t tmpreg1 = 0U;
 8005e1a:	2300      	movs	r3, #0
 8005e1c:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc

  if (err != ETH_SUCCESS) /* Auto-negotiation failed */
 8005e20:	683b      	ldr	r3, [r7, #0]
 8005e22:	2b00      	cmp	r3, #0
 8005e24:	d007      	beq.n	8005e36 <ETH_MACDMAConfig+0x26>
  {
    /* Set Ethernet duplex mode to Full-duplex */
    (heth->Init).DuplexMode = ETH_MODE_FULLDUPLEX;
 8005e26:	687b      	ldr	r3, [r7, #4]
 8005e28:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8005e2c:	60da      	str	r2, [r3, #12]

    /* Set Ethernet speed to 100M */
    (heth->Init).Speed = ETH_SPEED_100M;
 8005e2e:	687b      	ldr	r3, [r7, #4]
 8005e30:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8005e34:	609a      	str	r2, [r3, #8]
  }

  /* Ethernet MAC default initialization **************************************/
  macinit.Watchdog = ETH_WATCHDOG_ENABLE;
 8005e36:	2300      	movs	r3, #0
 8005e38:	64bb      	str	r3, [r7, #72]	; 0x48
  macinit.Jabber = ETH_JABBER_ENABLE;
 8005e3a:	2300      	movs	r3, #0
 8005e3c:	64fb      	str	r3, [r7, #76]	; 0x4c
  macinit.InterFrameGap = ETH_INTERFRAMEGAP_96BIT;
 8005e3e:	2300      	movs	r3, #0
 8005e40:	653b      	str	r3, [r7, #80]	; 0x50
  macinit.CarrierSense = ETH_CARRIERSENCE_ENABLE;
 8005e42:	2300      	movs	r3, #0
 8005e44:	657b      	str	r3, [r7, #84]	; 0x54
  macinit.ReceiveOwn = ETH_RECEIVEOWN_ENABLE;
 8005e46:	2300      	movs	r3, #0
 8005e48:	65bb      	str	r3, [r7, #88]	; 0x58
  macinit.LoopbackMode = ETH_LOOPBACKMODE_DISABLE;
 8005e4a:	2300      	movs	r3, #0
 8005e4c:	65fb      	str	r3, [r7, #92]	; 0x5c
  if (heth->Init.ChecksumMode == ETH_CHECKSUM_BY_HARDWARE)
 8005e4e:	687b      	ldr	r3, [r7, #4]
 8005e50:	69db      	ldr	r3, [r3, #28]
 8005e52:	2b00      	cmp	r3, #0
 8005e54:	d103      	bne.n	8005e5e <ETH_MACDMAConfig+0x4e>
  {
    macinit.ChecksumOffload = ETH_CHECKSUMOFFLAOD_ENABLE;
 8005e56:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8005e5a:	663b      	str	r3, [r7, #96]	; 0x60
 8005e5c:	e001      	b.n	8005e62 <ETH_MACDMAConfig+0x52>
  }
  else
  {
    macinit.ChecksumOffload = ETH_CHECKSUMOFFLAOD_DISABLE;
 8005e5e:	2300      	movs	r3, #0
 8005e60:	663b      	str	r3, [r7, #96]	; 0x60
  }
  macinit.RetryTransmission = ETH_RETRYTRANSMISSION_DISABLE;
 8005e62:	f44f 7300 	mov.w	r3, #512	; 0x200
 8005e66:	667b      	str	r3, [r7, #100]	; 0x64
  macinit.AutomaticPadCRCStrip = ETH_AUTOMATICPADCRCSTRIP_DISABLE;
 8005e68:	2300      	movs	r3, #0
 8005e6a:	66bb      	str	r3, [r7, #104]	; 0x68
  macinit.BackOffLimit = ETH_BACKOFFLIMIT_10;
 8005e6c:	2300      	movs	r3, #0
 8005e6e:	66fb      	str	r3, [r7, #108]	; 0x6c
  macinit.DeferralCheck = ETH_DEFFERRALCHECK_DISABLE;
 8005e70:	2300      	movs	r3, #0
 8005e72:	673b      	str	r3, [r7, #112]	; 0x70
  macinit.ReceiveAll = ETH_RECEIVEAll_DISABLE;
 8005e74:	2300      	movs	r3, #0
 8005e76:	677b      	str	r3, [r7, #116]	; 0x74
  macinit.SourceAddrFilter = ETH_SOURCEADDRFILTER_DISABLE;
 8005e78:	2300      	movs	r3, #0
 8005e7a:	67bb      	str	r3, [r7, #120]	; 0x78
  macinit.PassControlFrames = ETH_PASSCONTROLFRAMES_BLOCKALL;
 8005e7c:	2340      	movs	r3, #64	; 0x40
 8005e7e:	67fb      	str	r3, [r7, #124]	; 0x7c
  macinit.BroadcastFramesReception = ETH_BROADCASTFRAMESRECEPTION_ENABLE;
 8005e80:	2300      	movs	r3, #0
 8005e82:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
  macinit.DestinationAddrFilter = ETH_DESTINATIONADDRFILTER_NORMAL;
 8005e86:	2300      	movs	r3, #0
 8005e88:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
  macinit.PromiscuousMode = ETH_PROMISCUOUS_MODE_DISABLE;
 8005e8c:	2300      	movs	r3, #0
 8005e8e:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
  macinit.MulticastFramesFilter = ETH_MULTICASTFRAMESFILTER_PERFECT;
 8005e92:	2300      	movs	r3, #0
 8005e94:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
  macinit.UnicastFramesFilter = ETH_UNICASTFRAMESFILTER_PERFECT;
 8005e98:	2300      	movs	r3, #0
 8005e9a:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
  macinit.HashTableHigh = 0x0U;
 8005e9e:	2300      	movs	r3, #0
 8005ea0:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
  macinit.HashTableLow = 0x0U;
 8005ea4:	2300      	movs	r3, #0
 8005ea6:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
  macinit.PauseTime = 0x0U;
 8005eaa:	2300      	movs	r3, #0
 8005eac:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
  macinit.ZeroQuantaPause = ETH_ZEROQUANTAPAUSE_DISABLE;
 8005eb0:	2380      	movs	r3, #128	; 0x80
 8005eb2:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
  macinit.PauseLowThreshold = ETH_PAUSELOWTHRESHOLD_MINUS4;
 8005eb6:	2300      	movs	r3, #0
 8005eb8:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
  macinit.UnicastPauseFrameDetect = ETH_UNICASTPAUSEFRAMEDETECT_DISABLE;
 8005ebc:	2300      	movs	r3, #0
 8005ebe:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
  macinit.ReceiveFlowControl = ETH_RECEIVEFLOWCONTROL_DISABLE;
 8005ec2:	2300      	movs	r3, #0
 8005ec4:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
  macinit.TransmitFlowControl = ETH_TRANSMITFLOWCONTROL_DISABLE;
 8005ec8:	2300      	movs	r3, #0
 8005eca:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
  macinit.VLANTagComparison = ETH_VLANTAGCOMPARISON_16BIT;
 8005ece:	2300      	movs	r3, #0
 8005ed0:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
  macinit.VLANTagIdentifier = 0x0U;
 8005ed4:	2300      	movs	r3, #0
 8005ed6:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8

  /*------------------------ ETHERNET MACCR Configuration --------------------*/
  /* Get the ETHERNET MACCR value */
  tmpreg1 = (heth->Instance)->MACCR;
 8005eda:	687b      	ldr	r3, [r7, #4]
 8005edc:	681b      	ldr	r3, [r3, #0]
 8005ede:	681b      	ldr	r3, [r3, #0]
 8005ee0:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
  /* Clear WD, PCE, PS, TE and RE bits */
  tmpreg1 &= ETH_MACCR_CLEAR_MASK;
 8005ee4:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 8005ee8:	4bac      	ldr	r3, [pc, #688]	; (800619c <ETH_MACDMAConfig+0x38c>)
 8005eea:	4013      	ands	r3, r2
 8005eec:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
  /* Set the IPCO bit according to ETH ChecksumOffload value */
  /* Set the DR bit according to ETH RetryTransmission value */
  /* Set the ACS bit according to ETH AutomaticPadCRCStrip value */
  /* Set the BL bit according to ETH BackOffLimit value */
  /* Set the DC bit according to ETH DeferralCheck value */
  tmpreg1 |= (uint32_t)(macinit.Watchdog |
 8005ef0:	6cba      	ldr	r2, [r7, #72]	; 0x48
                        macinit.Jabber |
 8005ef2:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
  tmpreg1 |= (uint32_t)(macinit.Watchdog |
 8005ef4:	431a      	orrs	r2, r3
                        macinit.InterFrameGap |
 8005ef6:	6d3b      	ldr	r3, [r7, #80]	; 0x50
                        macinit.Jabber |
 8005ef8:	431a      	orrs	r2, r3
                        macinit.CarrierSense |
 8005efa:	6d7b      	ldr	r3, [r7, #84]	; 0x54
                        macinit.InterFrameGap |
 8005efc:	431a      	orrs	r2, r3
                        (heth->Init).Speed |
 8005efe:	687b      	ldr	r3, [r7, #4]
 8005f00:	689b      	ldr	r3, [r3, #8]
                        macinit.CarrierSense |
 8005f02:	431a      	orrs	r2, r3
                        macinit.ReceiveOwn |
 8005f04:	6dbb      	ldr	r3, [r7, #88]	; 0x58
                        (heth->Init).Speed |
 8005f06:	431a      	orrs	r2, r3
                        macinit.LoopbackMode |
 8005f08:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
                        macinit.ReceiveOwn |
 8005f0a:	431a      	orrs	r2, r3
                        (heth->Init).DuplexMode |
 8005f0c:	687b      	ldr	r3, [r7, #4]
 8005f0e:	68db      	ldr	r3, [r3, #12]
                        macinit.LoopbackMode |
 8005f10:	431a      	orrs	r2, r3
                        macinit.ChecksumOffload |
 8005f12:	6e3b      	ldr	r3, [r7, #96]	; 0x60
                        (heth->Init).DuplexMode |
 8005f14:	431a      	orrs	r2, r3
                        macinit.RetryTransmission |
 8005f16:	6e7b      	ldr	r3, [r7, #100]	; 0x64
                        macinit.ChecksumOffload |
 8005f18:	431a      	orrs	r2, r3
                        macinit.AutomaticPadCRCStrip |
 8005f1a:	6ebb      	ldr	r3, [r7, #104]	; 0x68
                        macinit.RetryTransmission |
 8005f1c:	431a      	orrs	r2, r3
                        macinit.BackOffLimit |
 8005f1e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
                        macinit.AutomaticPadCRCStrip |
 8005f20:	431a      	orrs	r2, r3
                        macinit.DeferralCheck);
 8005f22:	6f3b      	ldr	r3, [r7, #112]	; 0x70
                        macinit.BackOffLimit |
 8005f24:	4313      	orrs	r3, r2
  tmpreg1 |= (uint32_t)(macinit.Watchdog |
 8005f26:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 8005f2a:	4313      	orrs	r3, r2
 8005f2c:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc

  /* Write to ETHERNET MACCR */
  (heth->Instance)->MACCR = (uint32_t)tmpreg1;
 8005f30:	687b      	ldr	r3, [r7, #4]
 8005f32:	681b      	ldr	r3, [r3, #0]
 8005f34:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 8005f38:	601a      	str	r2, [r3, #0]

  /* Wait until the write operation will be taken into account:
     at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->MACCR;
 8005f3a:	687b      	ldr	r3, [r7, #4]
 8005f3c:	681b      	ldr	r3, [r3, #0]
 8005f3e:	681b      	ldr	r3, [r3, #0]
 8005f40:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
  HAL_Delay(ETH_REG_WRITE_DELAY);
 8005f44:	2001      	movs	r0, #1
 8005f46:	f7fc fee1 	bl	8002d0c <HAL_Delay>
  (heth->Instance)->MACCR = tmpreg1;
 8005f4a:	687b      	ldr	r3, [r7, #4]
 8005f4c:	681b      	ldr	r3, [r3, #0]
 8005f4e:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 8005f52:	601a      	str	r2, [r3, #0]
  /* Set the DAIF bit according to ETH DestinationAddrFilter value */
  /* Set the PR bit according to ETH PromiscuousMode value */
  /* Set the PM, HMC and HPF bits according to ETH MulticastFramesFilter value */
  /* Set the HUC and HPF bits according to ETH UnicastFramesFilter value */
  /* Write to ETHERNET MACFFR */
  (heth->Instance)->MACFFR = (uint32_t)(macinit.ReceiveAll |
 8005f54:	6f7a      	ldr	r2, [r7, #116]	; 0x74
                                        macinit.SourceAddrFilter |
 8005f56:	6fbb      	ldr	r3, [r7, #120]	; 0x78
  (heth->Instance)->MACFFR = (uint32_t)(macinit.ReceiveAll |
 8005f58:	431a      	orrs	r2, r3
                                        macinit.PassControlFrames |
 8005f5a:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
                                        macinit.SourceAddrFilter |
 8005f5c:	431a      	orrs	r2, r3
                                        macinit.BroadcastFramesReception |
 8005f5e:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
                                        macinit.PassControlFrames |
 8005f62:	431a      	orrs	r2, r3
                                        macinit.DestinationAddrFilter |
 8005f64:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
                                        macinit.BroadcastFramesReception |
 8005f68:	431a      	orrs	r2, r3
                                        macinit.PromiscuousMode |
 8005f6a:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
                                        macinit.DestinationAddrFilter |
 8005f6e:	431a      	orrs	r2, r3
                                        macinit.MulticastFramesFilter |
 8005f70:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
                                        macinit.PromiscuousMode |
 8005f74:	ea42 0103 	orr.w	r1, r2, r3
                                        macinit.UnicastFramesFilter);
 8005f78:	f8d7 2090 	ldr.w	r2, [r7, #144]	; 0x90
  (heth->Instance)->MACFFR = (uint32_t)(macinit.ReceiveAll |
 8005f7c:	687b      	ldr	r3, [r7, #4]
 8005f7e:	681b      	ldr	r3, [r3, #0]
                                        macinit.MulticastFramesFilter |
 8005f80:	430a      	orrs	r2, r1
  (heth->Instance)->MACFFR = (uint32_t)(macinit.ReceiveAll |
 8005f82:	605a      	str	r2, [r3, #4]

  /* Wait until the write operation will be taken into account:
     at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->MACFFR;
 8005f84:	687b      	ldr	r3, [r7, #4]
 8005f86:	681b      	ldr	r3, [r3, #0]
 8005f88:	685b      	ldr	r3, [r3, #4]
 8005f8a:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
  HAL_Delay(ETH_REG_WRITE_DELAY);
 8005f8e:	2001      	movs	r0, #1
 8005f90:	f7fc febc 	bl	8002d0c <HAL_Delay>
  (heth->Instance)->MACFFR = tmpreg1;
 8005f94:	687b      	ldr	r3, [r7, #4]
 8005f96:	681b      	ldr	r3, [r3, #0]
 8005f98:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 8005f9c:	605a      	str	r2, [r3, #4]

  /*--------------- ETHERNET MACHTHR and MACHTLR Configuration --------------*/
  /* Write to ETHERNET MACHTHR */
  (heth->Instance)->MACHTHR = (uint32_t)macinit.HashTableHigh;
 8005f9e:	687b      	ldr	r3, [r7, #4]
 8005fa0:	681b      	ldr	r3, [r3, #0]
 8005fa2:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 8005fa6:	609a      	str	r2, [r3, #8]

  /* Write to ETHERNET MACHTLR */
  (heth->Instance)->MACHTLR = (uint32_t)macinit.HashTableLow;
 8005fa8:	687b      	ldr	r3, [r7, #4]
 8005faa:	681b      	ldr	r3, [r3, #0]
 8005fac:	f8d7 2098 	ldr.w	r2, [r7, #152]	; 0x98
 8005fb0:	60da      	str	r2, [r3, #12]
  /*----------------------- ETHERNET MACFCR Configuration -------------------*/

  /* Get the ETHERNET MACFCR value */
  tmpreg1 = (heth->Instance)->MACFCR;
 8005fb2:	687b      	ldr	r3, [r7, #4]
 8005fb4:	681b      	ldr	r3, [r3, #0]
 8005fb6:	699b      	ldr	r3, [r3, #24]
 8005fb8:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
  /* Clear xx bits */
  tmpreg1 &= ETH_MACFCR_CLEAR_MASK;
 8005fbc:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 8005fc0:	f64f 7341 	movw	r3, #65345	; 0xff41
 8005fc4:	4013      	ands	r3, r2
 8005fc6:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
  /* Set the DZPQ bit according to ETH ZeroQuantaPause value */
  /* Set the PLT bit according to ETH PauseLowThreshold value */
  /* Set the UP bit according to ETH UnicastPauseFrameDetect value */
  /* Set the RFE bit according to ETH ReceiveFlowControl value */
  /* Set the TFE bit according to ETH TransmitFlowControl value */
  tmpreg1 |= (uint32_t)((macinit.PauseTime << 16U) |
 8005fca:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8005fce:	041a      	lsls	r2, r3, #16
                        macinit.ZeroQuantaPause |
 8005fd0:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
  tmpreg1 |= (uint32_t)((macinit.PauseTime << 16U) |
 8005fd4:	431a      	orrs	r2, r3
                        macinit.PauseLowThreshold |
 8005fd6:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
                        macinit.ZeroQuantaPause |
 8005fda:	431a      	orrs	r2, r3
                        macinit.UnicastPauseFrameDetect |
 8005fdc:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
                        macinit.PauseLowThreshold |
 8005fe0:	431a      	orrs	r2, r3
                        macinit.ReceiveFlowControl |
 8005fe2:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
                        macinit.UnicastPauseFrameDetect |
 8005fe6:	431a      	orrs	r2, r3
                        macinit.TransmitFlowControl);
 8005fe8:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
                        macinit.ReceiveFlowControl |
 8005fec:	4313      	orrs	r3, r2
  tmpreg1 |= (uint32_t)((macinit.PauseTime << 16U) |
 8005fee:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 8005ff2:	4313      	orrs	r3, r2
 8005ff4:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc

  /* Write to ETHERNET MACFCR */
  (heth->Instance)->MACFCR = (uint32_t)tmpreg1;
 8005ff8:	687b      	ldr	r3, [r7, #4]
 8005ffa:	681b      	ldr	r3, [r3, #0]
 8005ffc:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 8006000:	619a      	str	r2, [r3, #24]

  /* Wait until the write operation will be taken into account:
  at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->MACFCR;
 8006002:	687b      	ldr	r3, [r7, #4]
 8006004:	681b      	ldr	r3, [r3, #0]
 8006006:	699b      	ldr	r3, [r3, #24]
 8006008:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
  HAL_Delay(ETH_REG_WRITE_DELAY);
 800600c:	2001      	movs	r0, #1
 800600e:	f7fc fe7d 	bl	8002d0c <HAL_Delay>
  (heth->Instance)->MACFCR = tmpreg1;
 8006012:	687b      	ldr	r3, [r7, #4]
 8006014:	681b      	ldr	r3, [r3, #0]
 8006016:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 800601a:	619a      	str	r2, [r3, #24]

  /*----------------------- ETHERNET MACVLANTR Configuration ----------------*/
  /* Set the ETV bit according to ETH VLANTagComparison value */
  /* Set the VL bit according to ETH VLANTagIdentifier value */
  (heth->Instance)->MACVLANTR = (uint32_t)(macinit.VLANTagComparison |
 800601c:	f8d7 10b4 	ldr.w	r1, [r7, #180]	; 0xb4
                                           macinit.VLANTagIdentifier);
 8006020:	f8d7 20b8 	ldr.w	r2, [r7, #184]	; 0xb8
  (heth->Instance)->MACVLANTR = (uint32_t)(macinit.VLANTagComparison |
 8006024:	687b      	ldr	r3, [r7, #4]
 8006026:	681b      	ldr	r3, [r3, #0]
 8006028:	430a      	orrs	r2, r1
 800602a:	61da      	str	r2, [r3, #28]

  /* Wait until the write operation will be taken into account:
     at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->MACVLANTR;
 800602c:	687b      	ldr	r3, [r7, #4]
 800602e:	681b      	ldr	r3, [r3, #0]
 8006030:	69db      	ldr	r3, [r3, #28]
 8006032:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
  HAL_Delay(ETH_REG_WRITE_DELAY);
 8006036:	2001      	movs	r0, #1
 8006038:	f7fc fe68 	bl	8002d0c <HAL_Delay>
  (heth->Instance)->MACVLANTR = tmpreg1;
 800603c:	687b      	ldr	r3, [r7, #4]
 800603e:	681b      	ldr	r3, [r3, #0]
 8006040:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 8006044:	61da      	str	r2, [r3, #28]

  /* Ethernet DMA default initialization ************************************/
  dmainit.DropTCPIPChecksumErrorFrame = ETH_DROPTCPIPCHECKSUMERRORFRAME_ENABLE;
 8006046:	2300      	movs	r3, #0
 8006048:	60bb      	str	r3, [r7, #8]
  dmainit.ReceiveStoreForward = ETH_RECEIVESTOREFORWARD_ENABLE;
 800604a:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800604e:	60fb      	str	r3, [r7, #12]
  dmainit.FlushReceivedFrame = ETH_FLUSHRECEIVEDFRAME_ENABLE;
 8006050:	2300      	movs	r3, #0
 8006052:	613b      	str	r3, [r7, #16]
  dmainit.TransmitStoreForward = ETH_TRANSMITSTOREFORWARD_ENABLE;
 8006054:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8006058:	617b      	str	r3, [r7, #20]
  dmainit.TransmitThresholdControl = ETH_TRANSMITTHRESHOLDCONTROL_64BYTES;
 800605a:	2300      	movs	r3, #0
 800605c:	61bb      	str	r3, [r7, #24]
  dmainit.ForwardErrorFrames = ETH_FORWARDERRORFRAMES_DISABLE;
 800605e:	2300      	movs	r3, #0
 8006060:	61fb      	str	r3, [r7, #28]
  dmainit.ForwardUndersizedGoodFrames = ETH_FORWARDUNDERSIZEDGOODFRAMES_DISABLE;
 8006062:	2300      	movs	r3, #0
 8006064:	623b      	str	r3, [r7, #32]
  dmainit.ReceiveThresholdControl = ETH_RECEIVEDTHRESHOLDCONTROL_64BYTES;
 8006066:	2300      	movs	r3, #0
 8006068:	627b      	str	r3, [r7, #36]	; 0x24
  dmainit.SecondFrameOperate = ETH_SECONDFRAMEOPERARTE_ENABLE;
 800606a:	2304      	movs	r3, #4
 800606c:	62bb      	str	r3, [r7, #40]	; 0x28
  dmainit.AddressAlignedBeats = ETH_ADDRESSALIGNEDBEATS_ENABLE;
 800606e:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8006072:	62fb      	str	r3, [r7, #44]	; 0x2c
  dmainit.FixedBurst = ETH_FIXEDBURST_ENABLE;
 8006074:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8006078:	633b      	str	r3, [r7, #48]	; 0x30
  dmainit.RxDMABurstLength = ETH_RXDMABURSTLENGTH_32BEAT;
 800607a:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 800607e:	637b      	str	r3, [r7, #52]	; 0x34
  dmainit.TxDMABurstLength = ETH_TXDMABURSTLENGTH_32BEAT;
 8006080:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8006084:	63bb      	str	r3, [r7, #56]	; 0x38
  dmainit.EnhancedDescriptorFormat = ETH_DMAENHANCEDDESCRIPTOR_ENABLE;
 8006086:	2380      	movs	r3, #128	; 0x80
 8006088:	63fb      	str	r3, [r7, #60]	; 0x3c
  dmainit.DescriptorSkipLength = 0x0U;
 800608a:	2300      	movs	r3, #0
 800608c:	643b      	str	r3, [r7, #64]	; 0x40
  dmainit.DMAArbitration = ETH_DMAARBITRATION_ROUNDROBIN_RXTX_1_1;
 800608e:	2300      	movs	r3, #0
 8006090:	647b      	str	r3, [r7, #68]	; 0x44

  /* Get the ETHERNET DMAOMR value */
  tmpreg1 = (heth->Instance)->DMAOMR;
 8006092:	687b      	ldr	r3, [r7, #4]
 8006094:	681b      	ldr	r3, [r3, #0]
 8006096:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800609a:	3318      	adds	r3, #24
 800609c:	681b      	ldr	r3, [r3, #0]
 800609e:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
  /* Clear xx bits */
  tmpreg1 &= ETH_DMAOMR_CLEAR_MASK;
 80060a2:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 80060a6:	4b3e      	ldr	r3, [pc, #248]	; (80061a0 <ETH_MACDMAConfig+0x390>)
 80060a8:	4013      	ands	r3, r2
 80060aa:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
  /* Set the TTC bit according to ETH TransmitThresholdControl value */
  /* Set the FEF bit according to ETH ForwardErrorFrames value */
  /* Set the FUF bit according to ETH ForwardUndersizedGoodFrames value */
  /* Set the RTC bit according to ETH ReceiveThresholdControl value */
  /* Set the OSF bit according to ETH SecondFrameOperate value */
  tmpreg1 |= (uint32_t)(dmainit.DropTCPIPChecksumErrorFrame |
 80060ae:	68ba      	ldr	r2, [r7, #8]
                        dmainit.ReceiveStoreForward |
 80060b0:	68fb      	ldr	r3, [r7, #12]
  tmpreg1 |= (uint32_t)(dmainit.DropTCPIPChecksumErrorFrame |
 80060b2:	431a      	orrs	r2, r3
                        dmainit.FlushReceivedFrame |
 80060b4:	693b      	ldr	r3, [r7, #16]
                        dmainit.ReceiveStoreForward |
 80060b6:	431a      	orrs	r2, r3
                        dmainit.TransmitStoreForward |
 80060b8:	697b      	ldr	r3, [r7, #20]
                        dmainit.FlushReceivedFrame |
 80060ba:	431a      	orrs	r2, r3
                        dmainit.TransmitThresholdControl |
 80060bc:	69bb      	ldr	r3, [r7, #24]
                        dmainit.TransmitStoreForward |
 80060be:	431a      	orrs	r2, r3
                        dmainit.ForwardErrorFrames |
 80060c0:	69fb      	ldr	r3, [r7, #28]
                        dmainit.TransmitThresholdControl |
 80060c2:	431a      	orrs	r2, r3
                        dmainit.ForwardUndersizedGoodFrames |
 80060c4:	6a3b      	ldr	r3, [r7, #32]
                        dmainit.ForwardErrorFrames |
 80060c6:	431a      	orrs	r2, r3
                        dmainit.ReceiveThresholdControl |
 80060c8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
                        dmainit.ForwardUndersizedGoodFrames |
 80060ca:	431a      	orrs	r2, r3
                        dmainit.SecondFrameOperate);
 80060cc:	6abb      	ldr	r3, [r7, #40]	; 0x28
                        dmainit.ReceiveThresholdControl |
 80060ce:	4313      	orrs	r3, r2
  tmpreg1 |= (uint32_t)(dmainit.DropTCPIPChecksumErrorFrame |
 80060d0:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 80060d4:	4313      	orrs	r3, r2
 80060d6:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc

  /* Write to ETHERNET DMAOMR */
  (heth->Instance)->DMAOMR = (uint32_t)tmpreg1;
 80060da:	687b      	ldr	r3, [r7, #4]
 80060dc:	681b      	ldr	r3, [r3, #0]
 80060de:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80060e2:	3318      	adds	r3, #24
 80060e4:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 80060e8:	601a      	str	r2, [r3, #0]

  /* Wait until the write operation will be taken into account:
     at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->DMAOMR;
 80060ea:	687b      	ldr	r3, [r7, #4]
 80060ec:	681b      	ldr	r3, [r3, #0]
 80060ee:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80060f2:	3318      	adds	r3, #24
 80060f4:	681b      	ldr	r3, [r3, #0]
 80060f6:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
  HAL_Delay(ETH_REG_WRITE_DELAY);
 80060fa:	2001      	movs	r0, #1
 80060fc:	f7fc fe06 	bl	8002d0c <HAL_Delay>
  (heth->Instance)->DMAOMR = tmpreg1;
 8006100:	687b      	ldr	r3, [r7, #4]
 8006102:	681b      	ldr	r3, [r3, #0]
 8006104:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8006108:	3318      	adds	r3, #24
 800610a:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 800610e:	601a      	str	r2, [r3, #0]
  /* Set the RPBL and 4*PBL bits according to ETH RxDMABurstLength value */
  /* Set the PBL and 4*PBL bits according to ETH TxDMABurstLength value */
  /* Set the Enhanced DMA descriptors bit according to ETH EnhancedDescriptorFormat value*/
  /* Set the DSL bit according to ETH DesciptorSkipLength value */
  /* Set the PR and DA bits according to ETH DMAArbitration value */
  (heth->Instance)->DMABMR = (uint32_t)(dmainit.AddressAlignedBeats |
 8006110:	6afa      	ldr	r2, [r7, #44]	; 0x2c
                                        dmainit.FixedBurst |
 8006112:	6b3b      	ldr	r3, [r7, #48]	; 0x30
  (heth->Instance)->DMABMR = (uint32_t)(dmainit.AddressAlignedBeats |
 8006114:	431a      	orrs	r2, r3
                                        dmainit.RxDMABurstLength |    /* !! if 4xPBL is selected for Tx or Rx it is applied for the other */
 8006116:	6b7b      	ldr	r3, [r7, #52]	; 0x34
                                        dmainit.FixedBurst |
 8006118:	431a      	orrs	r2, r3
                                        dmainit.TxDMABurstLength |
 800611a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
                                        dmainit.RxDMABurstLength |    /* !! if 4xPBL is selected for Tx or Rx it is applied for the other */
 800611c:	431a      	orrs	r2, r3
                                        dmainit.EnhancedDescriptorFormat |
 800611e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
                                        dmainit.TxDMABurstLength |
 8006120:	431a      	orrs	r2, r3
                                        (dmainit.DescriptorSkipLength << 2U) |
 8006122:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8006124:	009b      	lsls	r3, r3, #2
                                        dmainit.EnhancedDescriptorFormat |
 8006126:	431a      	orrs	r2, r3
                                        dmainit.DMAArbitration |
 8006128:	6c7b      	ldr	r3, [r7, #68]	; 0x44
                                        (dmainit.DescriptorSkipLength << 2U) |
 800612a:	431a      	orrs	r2, r3
  (heth->Instance)->DMABMR = (uint32_t)(dmainit.AddressAlignedBeats |
 800612c:	687b      	ldr	r3, [r7, #4]
 800612e:	681b      	ldr	r3, [r3, #0]
 8006130:	f442 0200 	orr.w	r2, r2, #8388608	; 0x800000
 8006134:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8006138:	601a      	str	r2, [r3, #0]
                                        ETH_DMABMR_USP); /* Enable use of separate PBL for Rx and Tx */

  /* Wait until the write operation will be taken into account:
     at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->DMABMR;
 800613a:	687b      	ldr	r3, [r7, #4]
 800613c:	681b      	ldr	r3, [r3, #0]
 800613e:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8006142:	681b      	ldr	r3, [r3, #0]
 8006144:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
  HAL_Delay(ETH_REG_WRITE_DELAY);
 8006148:	2001      	movs	r0, #1
 800614a:	f7fc fddf 	bl	8002d0c <HAL_Delay>
  (heth->Instance)->DMABMR = tmpreg1;
 800614e:	687b      	ldr	r3, [r7, #4]
 8006150:	681b      	ldr	r3, [r3, #0]
 8006152:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8006156:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 800615a:	601a      	str	r2, [r3, #0]

  if ((heth->Init).RxMode == ETH_RXINTERRUPT_MODE)
 800615c:	687b      	ldr	r3, [r7, #4]
 800615e:	699b      	ldr	r3, [r3, #24]
 8006160:	2b01      	cmp	r3, #1
 8006162:	d10f      	bne.n	8006184 <ETH_MACDMAConfig+0x374>
  {
    /* Enable the Ethernet Rx Interrupt */
    __HAL_ETH_DMA_ENABLE_IT((heth), ETH_DMA_IT_NIS | ETH_DMA_IT_R);
 8006164:	687b      	ldr	r3, [r7, #4]
 8006166:	681b      	ldr	r3, [r3, #0]
 8006168:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800616c:	331c      	adds	r3, #28
 800616e:	681a      	ldr	r2, [r3, #0]
 8006170:	687b      	ldr	r3, [r7, #4]
 8006172:	681b      	ldr	r3, [r3, #0]
 8006174:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 8006178:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800617c:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8006180:	331c      	adds	r3, #28
 8006182:	601a      	str	r2, [r3, #0]
  }

  /* Initialize MAC address in ethernet MAC */
  ETH_MACAddressConfig(heth, ETH_MAC_ADDRESS0, heth->Init.MACAddr);
 8006184:	687b      	ldr	r3, [r7, #4]
 8006186:	695b      	ldr	r3, [r3, #20]
 8006188:	461a      	mov	r2, r3
 800618a:	2100      	movs	r1, #0
 800618c:	6878      	ldr	r0, [r7, #4]
 800618e:	f000 f809 	bl	80061a4 <ETH_MACAddressConfig>
}
 8006192:	bf00      	nop
 8006194:	37c0      	adds	r7, #192	; 0xc0
 8006196:	46bd      	mov	sp, r7
 8006198:	bd80      	pop	{r7, pc}
 800619a:	bf00      	nop
 800619c:	ff20810f 	.word	0xff20810f
 80061a0:	f8de3f23 	.word	0xf8de3f23

080061a4 <ETH_MACAddressConfig>:
  *             @arg ETH_MAC_Address3: MAC Address3
  * @param  Addr Pointer to MAC address buffer data (6 bytes)
  * @retval HAL status
  */
static void ETH_MACAddressConfig(ETH_HandleTypeDef *heth, uint32_t MacAddr, uint8_t *Addr)
{
 80061a4:	b480      	push	{r7}
 80061a6:	b087      	sub	sp, #28
 80061a8:	af00      	add	r7, sp, #0
 80061aa:	60f8      	str	r0, [r7, #12]
 80061ac:	60b9      	str	r1, [r7, #8]
 80061ae:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_ETH_MAC_ADDRESS0123(MacAddr));

  /* Calculate the selected MAC address high register */
  tmpreg1 = ((uint32_t)Addr[5U] << 8U) | (uint32_t)Addr[4U];
 80061b0:	687b      	ldr	r3, [r7, #4]
 80061b2:	3305      	adds	r3, #5
 80061b4:	781b      	ldrb	r3, [r3, #0]
 80061b6:	021b      	lsls	r3, r3, #8
 80061b8:	687a      	ldr	r2, [r7, #4]
 80061ba:	3204      	adds	r2, #4
 80061bc:	7812      	ldrb	r2, [r2, #0]
 80061be:	4313      	orrs	r3, r2
 80061c0:	617b      	str	r3, [r7, #20]
  /* Load the selected MAC address high register */
  (*(__IO uint32_t *)((uint32_t)(ETH_MAC_ADDR_HBASE + MacAddr))) = tmpreg1;
 80061c2:	68ba      	ldr	r2, [r7, #8]
 80061c4:	4b10      	ldr	r3, [pc, #64]	; (8006208 <ETH_MACAddressConfig+0x64>)
 80061c6:	4413      	add	r3, r2
 80061c8:	461a      	mov	r2, r3
 80061ca:	697b      	ldr	r3, [r7, #20]
 80061cc:	6013      	str	r3, [r2, #0]
  /* Calculate the selected MAC address low register */
  tmpreg1 = ((uint32_t)Addr[3U] << 24U) | ((uint32_t)Addr[2U] << 16U) | ((uint32_t)Addr[1U] << 8U) | Addr[0U];
 80061ce:	687b      	ldr	r3, [r7, #4]
 80061d0:	3303      	adds	r3, #3
 80061d2:	781b      	ldrb	r3, [r3, #0]
 80061d4:	061a      	lsls	r2, r3, #24
 80061d6:	687b      	ldr	r3, [r7, #4]
 80061d8:	3302      	adds	r3, #2
 80061da:	781b      	ldrb	r3, [r3, #0]
 80061dc:	041b      	lsls	r3, r3, #16
 80061de:	431a      	orrs	r2, r3
 80061e0:	687b      	ldr	r3, [r7, #4]
 80061e2:	3301      	adds	r3, #1
 80061e4:	781b      	ldrb	r3, [r3, #0]
 80061e6:	021b      	lsls	r3, r3, #8
 80061e8:	4313      	orrs	r3, r2
 80061ea:	687a      	ldr	r2, [r7, #4]
 80061ec:	7812      	ldrb	r2, [r2, #0]
 80061ee:	4313      	orrs	r3, r2
 80061f0:	617b      	str	r3, [r7, #20]

  /* Load the selected MAC address low register */
  (*(__IO uint32_t *)((uint32_t)(ETH_MAC_ADDR_LBASE + MacAddr))) = tmpreg1;
 80061f2:	68ba      	ldr	r2, [r7, #8]
 80061f4:	4b05      	ldr	r3, [pc, #20]	; (800620c <ETH_MACAddressConfig+0x68>)
 80061f6:	4413      	add	r3, r2
 80061f8:	461a      	mov	r2, r3
 80061fa:	697b      	ldr	r3, [r7, #20]
 80061fc:	6013      	str	r3, [r2, #0]
}
 80061fe:	bf00      	nop
 8006200:	371c      	adds	r7, #28
 8006202:	46bd      	mov	sp, r7
 8006204:	bc80      	pop	{r7}
 8006206:	4770      	bx	lr
 8006208:	40028040 	.word	0x40028040
 800620c:	40028044 	.word	0x40028044

08006210 <ETH_MACTransmissionEnable>:
  * @param  heth pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
static void ETH_MACTransmissionEnable(ETH_HandleTypeDef *heth)
{
 8006210:	b580      	push	{r7, lr}
 8006212:	b084      	sub	sp, #16
 8006214:	af00      	add	r7, sp, #0
 8006216:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg1 = 0U;
 8006218:	2300      	movs	r3, #0
 800621a:	60fb      	str	r3, [r7, #12]

  /* Enable the MAC transmission */
  (heth->Instance)->MACCR |= ETH_MACCR_TE;
 800621c:	687b      	ldr	r3, [r7, #4]
 800621e:	681b      	ldr	r3, [r3, #0]
 8006220:	681a      	ldr	r2, [r3, #0]
 8006222:	687b      	ldr	r3, [r7, #4]
 8006224:	681b      	ldr	r3, [r3, #0]
 8006226:	f042 0208 	orr.w	r2, r2, #8
 800622a:	601a      	str	r2, [r3, #0]

  /* Wait until the write operation will be taken into account:
     at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->MACCR;
 800622c:	687b      	ldr	r3, [r7, #4]
 800622e:	681b      	ldr	r3, [r3, #0]
 8006230:	681b      	ldr	r3, [r3, #0]
 8006232:	60fb      	str	r3, [r7, #12]
  ETH_Delay(ETH_REG_WRITE_DELAY);
 8006234:	2001      	movs	r0, #1
 8006236:	f000 f8e5 	bl	8006404 <ETH_Delay>
  (heth->Instance)->MACCR = tmpreg1;
 800623a:	687b      	ldr	r3, [r7, #4]
 800623c:	681b      	ldr	r3, [r3, #0]
 800623e:	68fa      	ldr	r2, [r7, #12]
 8006240:	601a      	str	r2, [r3, #0]
}
 8006242:	bf00      	nop
 8006244:	3710      	adds	r7, #16
 8006246:	46bd      	mov	sp, r7
 8006248:	bd80      	pop	{r7, pc}

0800624a <ETH_MACTransmissionDisable>:
  * @param  heth pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
static void ETH_MACTransmissionDisable(ETH_HandleTypeDef *heth)
{
 800624a:	b580      	push	{r7, lr}
 800624c:	b084      	sub	sp, #16
 800624e:	af00      	add	r7, sp, #0
 8006250:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg1 = 0U;
 8006252:	2300      	movs	r3, #0
 8006254:	60fb      	str	r3, [r7, #12]

  /* Disable the MAC transmission */
  (heth->Instance)->MACCR &= ~ETH_MACCR_TE;
 8006256:	687b      	ldr	r3, [r7, #4]
 8006258:	681b      	ldr	r3, [r3, #0]
 800625a:	681a      	ldr	r2, [r3, #0]
 800625c:	687b      	ldr	r3, [r7, #4]
 800625e:	681b      	ldr	r3, [r3, #0]
 8006260:	f022 0208 	bic.w	r2, r2, #8
 8006264:	601a      	str	r2, [r3, #0]

  /* Wait until the write operation will be taken into account:
     at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->MACCR;
 8006266:	687b      	ldr	r3, [r7, #4]
 8006268:	681b      	ldr	r3, [r3, #0]
 800626a:	681b      	ldr	r3, [r3, #0]
 800626c:	60fb      	str	r3, [r7, #12]
  ETH_Delay(ETH_REG_WRITE_DELAY);
 800626e:	2001      	movs	r0, #1
 8006270:	f000 f8c8 	bl	8006404 <ETH_Delay>
  (heth->Instance)->MACCR = tmpreg1;
 8006274:	687b      	ldr	r3, [r7, #4]
 8006276:	681b      	ldr	r3, [r3, #0]
 8006278:	68fa      	ldr	r2, [r7, #12]
 800627a:	601a      	str	r2, [r3, #0]
}
 800627c:	bf00      	nop
 800627e:	3710      	adds	r7, #16
 8006280:	46bd      	mov	sp, r7
 8006282:	bd80      	pop	{r7, pc}

08006284 <ETH_MACReceptionEnable>:
  * @param  heth pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
static void ETH_MACReceptionEnable(ETH_HandleTypeDef *heth)
{
 8006284:	b580      	push	{r7, lr}
 8006286:	b084      	sub	sp, #16
 8006288:	af00      	add	r7, sp, #0
 800628a:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg1 = 0U;
 800628c:	2300      	movs	r3, #0
 800628e:	60fb      	str	r3, [r7, #12]

  /* Enable the MAC reception */
  (heth->Instance)->MACCR |= ETH_MACCR_RE;
 8006290:	687b      	ldr	r3, [r7, #4]
 8006292:	681b      	ldr	r3, [r3, #0]
 8006294:	681a      	ldr	r2, [r3, #0]
 8006296:	687b      	ldr	r3, [r7, #4]
 8006298:	681b      	ldr	r3, [r3, #0]
 800629a:	f042 0204 	orr.w	r2, r2, #4
 800629e:	601a      	str	r2, [r3, #0]

  /* Wait until the write operation will be taken into account:
     at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->MACCR;
 80062a0:	687b      	ldr	r3, [r7, #4]
 80062a2:	681b      	ldr	r3, [r3, #0]
 80062a4:	681b      	ldr	r3, [r3, #0]
 80062a6:	60fb      	str	r3, [r7, #12]
  ETH_Delay(ETH_REG_WRITE_DELAY);
 80062a8:	2001      	movs	r0, #1
 80062aa:	f000 f8ab 	bl	8006404 <ETH_Delay>
  (heth->Instance)->MACCR = tmpreg1;
 80062ae:	687b      	ldr	r3, [r7, #4]
 80062b0:	681b      	ldr	r3, [r3, #0]
 80062b2:	68fa      	ldr	r2, [r7, #12]
 80062b4:	601a      	str	r2, [r3, #0]
}
 80062b6:	bf00      	nop
 80062b8:	3710      	adds	r7, #16
 80062ba:	46bd      	mov	sp, r7
 80062bc:	bd80      	pop	{r7, pc}

080062be <ETH_MACReceptionDisable>:
  * @param  heth pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
static void ETH_MACReceptionDisable(ETH_HandleTypeDef *heth)
{
 80062be:	b580      	push	{r7, lr}
 80062c0:	b084      	sub	sp, #16
 80062c2:	af00      	add	r7, sp, #0
 80062c4:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg1 = 0U;
 80062c6:	2300      	movs	r3, #0
 80062c8:	60fb      	str	r3, [r7, #12]

  /* Disable the MAC reception */
  (heth->Instance)->MACCR &= ~ETH_MACCR_RE;
 80062ca:	687b      	ldr	r3, [r7, #4]
 80062cc:	681b      	ldr	r3, [r3, #0]
 80062ce:	681a      	ldr	r2, [r3, #0]
 80062d0:	687b      	ldr	r3, [r7, #4]
 80062d2:	681b      	ldr	r3, [r3, #0]
 80062d4:	f022 0204 	bic.w	r2, r2, #4
 80062d8:	601a      	str	r2, [r3, #0]

  /* Wait until the write operation will be taken into account:
     at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->MACCR;
 80062da:	687b      	ldr	r3, [r7, #4]
 80062dc:	681b      	ldr	r3, [r3, #0]
 80062de:	681b      	ldr	r3, [r3, #0]
 80062e0:	60fb      	str	r3, [r7, #12]
  ETH_Delay(ETH_REG_WRITE_DELAY);
 80062e2:	2001      	movs	r0, #1
 80062e4:	f000 f88e 	bl	8006404 <ETH_Delay>
  (heth->Instance)->MACCR = tmpreg1;
 80062e8:	687b      	ldr	r3, [r7, #4]
 80062ea:	681b      	ldr	r3, [r3, #0]
 80062ec:	68fa      	ldr	r2, [r7, #12]
 80062ee:	601a      	str	r2, [r3, #0]
}
 80062f0:	bf00      	nop
 80062f2:	3710      	adds	r7, #16
 80062f4:	46bd      	mov	sp, r7
 80062f6:	bd80      	pop	{r7, pc}

080062f8 <ETH_DMATransmissionEnable>:
  * @param  heth pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
static void ETH_DMATransmissionEnable(ETH_HandleTypeDef *heth)
{
 80062f8:	b480      	push	{r7}
 80062fa:	b083      	sub	sp, #12
 80062fc:	af00      	add	r7, sp, #0
 80062fe:	6078      	str	r0, [r7, #4]
  /* Enable the DMA transmission */
  (heth->Instance)->DMAOMR |= ETH_DMAOMR_ST;
 8006300:	687b      	ldr	r3, [r7, #4]
 8006302:	681b      	ldr	r3, [r3, #0]
 8006304:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8006308:	3318      	adds	r3, #24
 800630a:	681a      	ldr	r2, [r3, #0]
 800630c:	687b      	ldr	r3, [r7, #4]
 800630e:	681b      	ldr	r3, [r3, #0]
 8006310:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8006314:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8006318:	3318      	adds	r3, #24
 800631a:	601a      	str	r2, [r3, #0]
}
 800631c:	bf00      	nop
 800631e:	370c      	adds	r7, #12
 8006320:	46bd      	mov	sp, r7
 8006322:	bc80      	pop	{r7}
 8006324:	4770      	bx	lr

08006326 <ETH_DMATransmissionDisable>:
  * @param  heth pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
static void ETH_DMATransmissionDisable(ETH_HandleTypeDef *heth)
{
 8006326:	b480      	push	{r7}
 8006328:	b083      	sub	sp, #12
 800632a:	af00      	add	r7, sp, #0
 800632c:	6078      	str	r0, [r7, #4]
  /* Disable the DMA transmission */
  (heth->Instance)->DMAOMR &= ~ETH_DMAOMR_ST;
 800632e:	687b      	ldr	r3, [r7, #4]
 8006330:	681b      	ldr	r3, [r3, #0]
 8006332:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8006336:	3318      	adds	r3, #24
 8006338:	681a      	ldr	r2, [r3, #0]
 800633a:	687b      	ldr	r3, [r7, #4]
 800633c:	681b      	ldr	r3, [r3, #0]
 800633e:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8006342:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8006346:	3318      	adds	r3, #24
 8006348:	601a      	str	r2, [r3, #0]
}
 800634a:	bf00      	nop
 800634c:	370c      	adds	r7, #12
 800634e:	46bd      	mov	sp, r7
 8006350:	bc80      	pop	{r7}
 8006352:	4770      	bx	lr

08006354 <ETH_DMAReceptionEnable>:
  * @param  heth pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
static void ETH_DMAReceptionEnable(ETH_HandleTypeDef *heth)
{
 8006354:	b480      	push	{r7}
 8006356:	b083      	sub	sp, #12
 8006358:	af00      	add	r7, sp, #0
 800635a:	6078      	str	r0, [r7, #4]
  /* Enable the DMA reception */
  (heth->Instance)->DMAOMR |= ETH_DMAOMR_SR;
 800635c:	687b      	ldr	r3, [r7, #4]
 800635e:	681b      	ldr	r3, [r3, #0]
 8006360:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8006364:	3318      	adds	r3, #24
 8006366:	681a      	ldr	r2, [r3, #0]
 8006368:	687b      	ldr	r3, [r7, #4]
 800636a:	681b      	ldr	r3, [r3, #0]
 800636c:	f042 0202 	orr.w	r2, r2, #2
 8006370:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8006374:	3318      	adds	r3, #24
 8006376:	601a      	str	r2, [r3, #0]
}
 8006378:	bf00      	nop
 800637a:	370c      	adds	r7, #12
 800637c:	46bd      	mov	sp, r7
 800637e:	bc80      	pop	{r7}
 8006380:	4770      	bx	lr

08006382 <ETH_DMAReceptionDisable>:
  * @param  heth pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
static void ETH_DMAReceptionDisable(ETH_HandleTypeDef *heth)
{
 8006382:	b480      	push	{r7}
 8006384:	b083      	sub	sp, #12
 8006386:	af00      	add	r7, sp, #0
 8006388:	6078      	str	r0, [r7, #4]
  /* Disable the DMA reception */
  (heth->Instance)->DMAOMR &= ~ETH_DMAOMR_SR;
 800638a:	687b      	ldr	r3, [r7, #4]
 800638c:	681b      	ldr	r3, [r3, #0]
 800638e:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8006392:	3318      	adds	r3, #24
 8006394:	681a      	ldr	r2, [r3, #0]
 8006396:	687b      	ldr	r3, [r7, #4]
 8006398:	681b      	ldr	r3, [r3, #0]
 800639a:	f022 0202 	bic.w	r2, r2, #2
 800639e:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80063a2:	3318      	adds	r3, #24
 80063a4:	601a      	str	r2, [r3, #0]
}
 80063a6:	bf00      	nop
 80063a8:	370c      	adds	r7, #12
 80063aa:	46bd      	mov	sp, r7
 80063ac:	bc80      	pop	{r7}
 80063ae:	4770      	bx	lr

080063b0 <ETH_FlushTransmitFIFO>:
  * @param  heth pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
static void ETH_FlushTransmitFIFO(ETH_HandleTypeDef *heth)
{
 80063b0:	b580      	push	{r7, lr}
 80063b2:	b084      	sub	sp, #16
 80063b4:	af00      	add	r7, sp, #0
 80063b6:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg1 = 0U;
 80063b8:	2300      	movs	r3, #0
 80063ba:	60fb      	str	r3, [r7, #12]

  /* Set the Flush Transmit FIFO bit */
  (heth->Instance)->DMAOMR |= ETH_DMAOMR_FTF;
 80063bc:	687b      	ldr	r3, [r7, #4]
 80063be:	681b      	ldr	r3, [r3, #0]
 80063c0:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80063c4:	3318      	adds	r3, #24
 80063c6:	681a      	ldr	r2, [r3, #0]
 80063c8:	687b      	ldr	r3, [r7, #4]
 80063ca:	681b      	ldr	r3, [r3, #0]
 80063cc:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 80063d0:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80063d4:	3318      	adds	r3, #24
 80063d6:	601a      	str	r2, [r3, #0]

  /* Wait until the write operation will be taken into account:
     at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->DMAOMR;
 80063d8:	687b      	ldr	r3, [r7, #4]
 80063da:	681b      	ldr	r3, [r3, #0]
 80063dc:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80063e0:	3318      	adds	r3, #24
 80063e2:	681b      	ldr	r3, [r3, #0]
 80063e4:	60fb      	str	r3, [r7, #12]
  ETH_Delay(ETH_REG_WRITE_DELAY);
 80063e6:	2001      	movs	r0, #1
 80063e8:	f000 f80c 	bl	8006404 <ETH_Delay>
  (heth->Instance)->DMAOMR = tmpreg1;
 80063ec:	687b      	ldr	r3, [r7, #4]
 80063ee:	681b      	ldr	r3, [r3, #0]
 80063f0:	68fa      	ldr	r2, [r7, #12]
 80063f2:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80063f6:	3318      	adds	r3, #24
 80063f8:	601a      	str	r2, [r3, #0]
}
 80063fa:	bf00      	nop
 80063fc:	3710      	adds	r7, #16
 80063fe:	46bd      	mov	sp, r7
 8006400:	bd80      	pop	{r7, pc}
	...

08006404 <ETH_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay specifies the delay time length, in milliseconds.
  * @retval None
  */
static void ETH_Delay(uint32_t mdelay)
{
 8006404:	b480      	push	{r7}
 8006406:	b085      	sub	sp, #20
 8006408:	af00      	add	r7, sp, #0
 800640a:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 800640c:	4b0a      	ldr	r3, [pc, #40]	; (8006438 <ETH_Delay+0x34>)
 800640e:	681b      	ldr	r3, [r3, #0]
 8006410:	4a0a      	ldr	r2, [pc, #40]	; (800643c <ETH_Delay+0x38>)
 8006412:	fba2 2303 	umull	r2, r3, r2, r3
 8006416:	0a5b      	lsrs	r3, r3, #9
 8006418:	687a      	ldr	r2, [r7, #4]
 800641a:	fb02 f303 	mul.w	r3, r2, r3
 800641e:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8006420:	bf00      	nop
  }
  while (Delay --);
 8006422:	68fb      	ldr	r3, [r7, #12]
 8006424:	1e5a      	subs	r2, r3, #1
 8006426:	60fa      	str	r2, [r7, #12]
 8006428:	2b00      	cmp	r3, #0
 800642a:	d1f9      	bne.n	8006420 <ETH_Delay+0x1c>
}
 800642c:	bf00      	nop
 800642e:	3714      	adds	r7, #20
 8006430:	46bd      	mov	sp, r7
 8006432:	bc80      	pop	{r7}
 8006434:	4770      	bx	lr
 8006436:	bf00      	nop
 8006438:	20000004 	.word	0x20000004
 800643c:	10624dd3 	.word	0x10624dd3

08006440 <HAL_FLASH_Program>:
  * @param  Data specifies the data to be programmed
  * 
  * @retval HAL_StatusTypeDef HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Program(uint32_t TypeProgram, uint32_t Address, uint64_t Data)
{
 8006440:	b580      	push	{r7, lr}
 8006442:	b086      	sub	sp, #24
 8006444:	af00      	add	r7, sp, #0
 8006446:	60f8      	str	r0, [r7, #12]
 8006448:	60b9      	str	r1, [r7, #8]
 800644a:	e9c7 2300 	strd	r2, r3, [r7]
  HAL_StatusTypeDef status = HAL_ERROR;
 800644e:	2301      	movs	r3, #1
 8006450:	75fb      	strb	r3, [r7, #23]
  
  /* Process Locked */
  __HAL_LOCK(&pFlash);
 8006452:	4b23      	ldr	r3, [pc, #140]	; (80064e0 <HAL_FLASH_Program+0xa0>)
 8006454:	7e1b      	ldrb	r3, [r3, #24]
 8006456:	2b01      	cmp	r3, #1
 8006458:	d101      	bne.n	800645e <HAL_FLASH_Program+0x1e>
 800645a:	2302      	movs	r3, #2
 800645c:	e03b      	b.n	80064d6 <HAL_FLASH_Program+0x96>
 800645e:	4b20      	ldr	r3, [pc, #128]	; (80064e0 <HAL_FLASH_Program+0xa0>)
 8006460:	2201      	movs	r2, #1
 8006462:	761a      	strb	r2, [r3, #24]
  
  /* Check the parameters */
  assert_param(IS_FLASH_TYPEPROGRAM(TypeProgram));
  
  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8006464:	f24c 3050 	movw	r0, #50000	; 0xc350
 8006468:	f000 f870 	bl	800654c <FLASH_WaitForLastOperation>
 800646c:	4603      	mov	r3, r0
 800646e:	75fb      	strb	r3, [r7, #23]
  
  if(status == HAL_OK)
 8006470:	7dfb      	ldrb	r3, [r7, #23]
 8006472:	2b00      	cmp	r3, #0
 8006474:	d12b      	bne.n	80064ce <HAL_FLASH_Program+0x8e>
  {
    if(TypeProgram == FLASH_TYPEPROGRAM_BYTE)
 8006476:	68fb      	ldr	r3, [r7, #12]
 8006478:	2b00      	cmp	r3, #0
 800647a:	d105      	bne.n	8006488 <HAL_FLASH_Program+0x48>
    {
      /*Program byte (8-bit) at a specified address.*/
      FLASH_Program_Byte(Address, (uint8_t) Data);
 800647c:	783b      	ldrb	r3, [r7, #0]
 800647e:	4619      	mov	r1, r3
 8006480:	68b8      	ldr	r0, [r7, #8]
 8006482:	f000 f917 	bl	80066b4 <FLASH_Program_Byte>
 8006486:	e016      	b.n	80064b6 <HAL_FLASH_Program+0x76>
    }
    else if(TypeProgram == FLASH_TYPEPROGRAM_HALFWORD)
 8006488:	68fb      	ldr	r3, [r7, #12]
 800648a:	2b01      	cmp	r3, #1
 800648c:	d105      	bne.n	800649a <HAL_FLASH_Program+0x5a>
    {
      /*Program halfword (16-bit) at a specified address.*/
      FLASH_Program_HalfWord(Address, (uint16_t) Data);
 800648e:	883b      	ldrh	r3, [r7, #0]
 8006490:	4619      	mov	r1, r3
 8006492:	68b8      	ldr	r0, [r7, #8]
 8006494:	f000 f8ec 	bl	8006670 <FLASH_Program_HalfWord>
 8006498:	e00d      	b.n	80064b6 <HAL_FLASH_Program+0x76>
    }
    else if(TypeProgram == FLASH_TYPEPROGRAM_WORD)
 800649a:	68fb      	ldr	r3, [r7, #12]
 800649c:	2b02      	cmp	r3, #2
 800649e:	d105      	bne.n	80064ac <HAL_FLASH_Program+0x6c>
    {
      /*Program word (32-bit) at a specified address.*/
      FLASH_Program_Word(Address, (uint32_t) Data);
 80064a0:	683b      	ldr	r3, [r7, #0]
 80064a2:	4619      	mov	r1, r3
 80064a4:	68b8      	ldr	r0, [r7, #8]
 80064a6:	f000 f8c1 	bl	800662c <FLASH_Program_Word>
 80064aa:	e004      	b.n	80064b6 <HAL_FLASH_Program+0x76>
    }
    else
    {
      /*Program double word (64-bit) at a specified address.*/
      FLASH_Program_DoubleWord(Address, Data);
 80064ac:	e9d7 2300 	ldrd	r2, r3, [r7]
 80064b0:	68b8      	ldr	r0, [r7, #8]
 80064b2:	f000 f88b 	bl	80065cc <FLASH_Program_DoubleWord>
    }
    
    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 80064b6:	f24c 3050 	movw	r0, #50000	; 0xc350
 80064ba:	f000 f847 	bl	800654c <FLASH_WaitForLastOperation>
 80064be:	4603      	mov	r3, r0
 80064c0:	75fb      	strb	r3, [r7, #23]
    
    /* If the program operation is completed, disable the PG Bit */
    FLASH->CR &= (~FLASH_CR_PG);  
 80064c2:	4b08      	ldr	r3, [pc, #32]	; (80064e4 <HAL_FLASH_Program+0xa4>)
 80064c4:	691b      	ldr	r3, [r3, #16]
 80064c6:	4a07      	ldr	r2, [pc, #28]	; (80064e4 <HAL_FLASH_Program+0xa4>)
 80064c8:	f023 0301 	bic.w	r3, r3, #1
 80064cc:	6113      	str	r3, [r2, #16]
  }
  
  /* Process Unlocked */
  __HAL_UNLOCK(&pFlash);
 80064ce:	4b04      	ldr	r3, [pc, #16]	; (80064e0 <HAL_FLASH_Program+0xa0>)
 80064d0:	2200      	movs	r2, #0
 80064d2:	761a      	strb	r2, [r3, #24]
  
  return status;
 80064d4:	7dfb      	ldrb	r3, [r7, #23]
}
 80064d6:	4618      	mov	r0, r3
 80064d8:	3718      	adds	r7, #24
 80064da:	46bd      	mov	sp, r7
 80064dc:	bd80      	pop	{r7, pc}
 80064de:	bf00      	nop
 80064e0:	20001138 	.word	0x20001138
 80064e4:	40023c00 	.word	0x40023c00

080064e8 <HAL_FLASH_Unlock>:
/**
  * @brief  Unlock the FLASH control register access
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Unlock(void)
{
 80064e8:	b480      	push	{r7}
 80064ea:	b083      	sub	sp, #12
 80064ec:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef status = HAL_OK;
 80064ee:	2300      	movs	r3, #0
 80064f0:	71fb      	strb	r3, [r7, #7]

  if(READ_BIT(FLASH->CR, FLASH_CR_LOCK) != RESET)
 80064f2:	4b0b      	ldr	r3, [pc, #44]	; (8006520 <HAL_FLASH_Unlock+0x38>)
 80064f4:	691b      	ldr	r3, [r3, #16]
 80064f6:	2b00      	cmp	r3, #0
 80064f8:	da0b      	bge.n	8006512 <HAL_FLASH_Unlock+0x2a>
  {
    /* Authorize the FLASH Registers access */
    WRITE_REG(FLASH->KEYR, FLASH_KEY1);
 80064fa:	4b09      	ldr	r3, [pc, #36]	; (8006520 <HAL_FLASH_Unlock+0x38>)
 80064fc:	4a09      	ldr	r2, [pc, #36]	; (8006524 <HAL_FLASH_Unlock+0x3c>)
 80064fe:	605a      	str	r2, [r3, #4]
    WRITE_REG(FLASH->KEYR, FLASH_KEY2);
 8006500:	4b07      	ldr	r3, [pc, #28]	; (8006520 <HAL_FLASH_Unlock+0x38>)
 8006502:	4a09      	ldr	r2, [pc, #36]	; (8006528 <HAL_FLASH_Unlock+0x40>)
 8006504:	605a      	str	r2, [r3, #4]

    /* Verify Flash is unlocked */
    if(READ_BIT(FLASH->CR, FLASH_CR_LOCK) != RESET)
 8006506:	4b06      	ldr	r3, [pc, #24]	; (8006520 <HAL_FLASH_Unlock+0x38>)
 8006508:	691b      	ldr	r3, [r3, #16]
 800650a:	2b00      	cmp	r3, #0
 800650c:	da01      	bge.n	8006512 <HAL_FLASH_Unlock+0x2a>
    {
      status = HAL_ERROR;
 800650e:	2301      	movs	r3, #1
 8006510:	71fb      	strb	r3, [r7, #7]
    }
  }

  return status;
 8006512:	79fb      	ldrb	r3, [r7, #7]
}
 8006514:	4618      	mov	r0, r3
 8006516:	370c      	adds	r7, #12
 8006518:	46bd      	mov	sp, r7
 800651a:	bc80      	pop	{r7}
 800651c:	4770      	bx	lr
 800651e:	bf00      	nop
 8006520:	40023c00 	.word	0x40023c00
 8006524:	45670123 	.word	0x45670123
 8006528:	cdef89ab 	.word	0xcdef89ab

0800652c <HAL_FLASH_Lock>:
/**
  * @brief  Locks the FLASH control register access
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Lock(void)
{
 800652c:	b480      	push	{r7}
 800652e:	af00      	add	r7, sp, #0
  /* Set the LOCK Bit to lock the FLASH Registers access */
  FLASH->CR |= FLASH_CR_LOCK;
 8006530:	4b05      	ldr	r3, [pc, #20]	; (8006548 <HAL_FLASH_Lock+0x1c>)
 8006532:	691b      	ldr	r3, [r3, #16]
 8006534:	4a04      	ldr	r2, [pc, #16]	; (8006548 <HAL_FLASH_Lock+0x1c>)
 8006536:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800653a:	6113      	str	r3, [r2, #16]
  
  return HAL_OK;  
 800653c:	2300      	movs	r3, #0
}
 800653e:	4618      	mov	r0, r3
 8006540:	46bd      	mov	sp, r7
 8006542:	bc80      	pop	{r7}
 8006544:	4770      	bx	lr
 8006546:	bf00      	nop
 8006548:	40023c00 	.word	0x40023c00

0800654c <FLASH_WaitForLastOperation>:
  * @brief  Wait for a FLASH operation to complete.
  * @param  Timeout maximum flash operationtimeout
  * @retval HAL Status
  */
HAL_StatusTypeDef FLASH_WaitForLastOperation(uint32_t Timeout)
{ 
 800654c:	b580      	push	{r7, lr}
 800654e:	b084      	sub	sp, #16
 8006550:	af00      	add	r7, sp, #0
 8006552:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8006554:	2300      	movs	r3, #0
 8006556:	60fb      	str	r3, [r7, #12]
  
  /* Clear Error Code */
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 8006558:	4b1a      	ldr	r3, [pc, #104]	; (80065c4 <FLASH_WaitForLastOperation+0x78>)
 800655a:	2200      	movs	r2, #0
 800655c:	61da      	str	r2, [r3, #28]
  
  /* Wait for the FLASH operation to complete by polling on BUSY flag to be reset.
     Even if the FLASH operation fails, the BUSY flag will be reset and an error
     flag will be set */
  /* Get tick */
  tickstart = HAL_GetTick();
 800655e:	f7fc fbcb 	bl	8002cf8 <HAL_GetTick>
 8006562:	60f8      	str	r0, [r7, #12]

  while(__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY) != RESET) 
 8006564:	e010      	b.n	8006588 <FLASH_WaitForLastOperation+0x3c>
  { 
    if(Timeout != HAL_MAX_DELAY)
 8006566:	687b      	ldr	r3, [r7, #4]
 8006568:	f1b3 3fff 	cmp.w	r3, #4294967295
 800656c:	d00c      	beq.n	8006588 <FLASH_WaitForLastOperation+0x3c>
    {
      if((Timeout == 0U)||((HAL_GetTick() - tickstart ) > Timeout))
 800656e:	687b      	ldr	r3, [r7, #4]
 8006570:	2b00      	cmp	r3, #0
 8006572:	d007      	beq.n	8006584 <FLASH_WaitForLastOperation+0x38>
 8006574:	f7fc fbc0 	bl	8002cf8 <HAL_GetTick>
 8006578:	4602      	mov	r2, r0
 800657a:	68fb      	ldr	r3, [r7, #12]
 800657c:	1ad3      	subs	r3, r2, r3
 800657e:	687a      	ldr	r2, [r7, #4]
 8006580:	429a      	cmp	r2, r3
 8006582:	d201      	bcs.n	8006588 <FLASH_WaitForLastOperation+0x3c>
      {
        return HAL_TIMEOUT;
 8006584:	2303      	movs	r3, #3
 8006586:	e019      	b.n	80065bc <FLASH_WaitForLastOperation+0x70>
  while(__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY) != RESET) 
 8006588:	4b0f      	ldr	r3, [pc, #60]	; (80065c8 <FLASH_WaitForLastOperation+0x7c>)
 800658a:	68db      	ldr	r3, [r3, #12]
 800658c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8006590:	2b00      	cmp	r3, #0
 8006592:	d1e8      	bne.n	8006566 <FLASH_WaitForLastOperation+0x1a>
      }
    } 
  }

  /* Check FLASH End of Operation flag  */
  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_EOP) != RESET)
 8006594:	4b0c      	ldr	r3, [pc, #48]	; (80065c8 <FLASH_WaitForLastOperation+0x7c>)
 8006596:	68db      	ldr	r3, [r3, #12]
 8006598:	f003 0301 	and.w	r3, r3, #1
 800659c:	2b00      	cmp	r3, #0
 800659e:	d002      	beq.n	80065a6 <FLASH_WaitForLastOperation+0x5a>
  {
    /* Clear FLASH End of Operation pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_EOP);
 80065a0:	4b09      	ldr	r3, [pc, #36]	; (80065c8 <FLASH_WaitForLastOperation+0x7c>)
 80065a2:	2201      	movs	r2, #1
 80065a4:	60da      	str	r2, [r3, #12]
  }
  
  if(__HAL_FLASH_GET_FLAG((FLASH_FLAG_OPERR | FLASH_FLAG_WRPERR | FLASH_FLAG_PGAERR | \
 80065a6:	4b08      	ldr	r3, [pc, #32]	; (80065c8 <FLASH_WaitForLastOperation+0x7c>)
 80065a8:	68db      	ldr	r3, [r3, #12]
 80065aa:	f003 03f2 	and.w	r3, r3, #242	; 0xf2
 80065ae:	2b00      	cmp	r3, #0
 80065b0:	d003      	beq.n	80065ba <FLASH_WaitForLastOperation+0x6e>
                           FLASH_FLAG_PGPERR | FLASH_FLAG_PGSERR)) != RESET)
  {
    /*Save the error code*/
    FLASH_SetErrorCode();
 80065b2:	f000 f89f 	bl	80066f4 <FLASH_SetErrorCode>
    return HAL_ERROR;
 80065b6:	2301      	movs	r3, #1
 80065b8:	e000      	b.n	80065bc <FLASH_WaitForLastOperation+0x70>
  }

  /* If there is no error flag set */
  return HAL_OK;
 80065ba:	2300      	movs	r3, #0
  
}  
 80065bc:	4618      	mov	r0, r3
 80065be:	3710      	adds	r7, #16
 80065c0:	46bd      	mov	sp, r7
 80065c2:	bd80      	pop	{r7, pc}
 80065c4:	20001138 	.word	0x20001138
 80065c8:	40023c00 	.word	0x40023c00

080065cc <FLASH_Program_DoubleWord>:
  * @param  Address specifies the address to be programmed.
  * @param  Data specifies the data to be programmed.
  * @retval None
  */
static void FLASH_Program_DoubleWord(uint32_t Address, uint64_t Data)
{
 80065cc:	b490      	push	{r4, r7}
 80065ce:	b084      	sub	sp, #16
 80065d0:	af00      	add	r7, sp, #0
 80065d2:	60f8      	str	r0, [r7, #12]
 80065d4:	e9c7 2300 	strd	r2, r3, [r7]
  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));
  
  /* If the previous operation is completed, proceed to program the new data */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 80065d8:	4b13      	ldr	r3, [pc, #76]	; (8006628 <FLASH_Program_DoubleWord+0x5c>)
 80065da:	691b      	ldr	r3, [r3, #16]
 80065dc:	4a12      	ldr	r2, [pc, #72]	; (8006628 <FLASH_Program_DoubleWord+0x5c>)
 80065de:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80065e2:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_PSIZE_DOUBLE_WORD;
 80065e4:	4b10      	ldr	r3, [pc, #64]	; (8006628 <FLASH_Program_DoubleWord+0x5c>)
 80065e6:	691b      	ldr	r3, [r3, #16]
 80065e8:	4a0f      	ldr	r2, [pc, #60]	; (8006628 <FLASH_Program_DoubleWord+0x5c>)
 80065ea:	f443 7340 	orr.w	r3, r3, #768	; 0x300
 80065ee:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_PG;
 80065f0:	4b0d      	ldr	r3, [pc, #52]	; (8006628 <FLASH_Program_DoubleWord+0x5c>)
 80065f2:	691b      	ldr	r3, [r3, #16]
 80065f4:	4a0c      	ldr	r2, [pc, #48]	; (8006628 <FLASH_Program_DoubleWord+0x5c>)
 80065f6:	f043 0301 	orr.w	r3, r3, #1
 80065fa:	6113      	str	r3, [r2, #16]

  /* Program first word */
  *(__IO uint32_t*)Address = (uint32_t)Data;
 80065fc:	68fb      	ldr	r3, [r7, #12]
 80065fe:	683a      	ldr	r2, [r7, #0]
 8006600:	601a      	str	r2, [r3, #0]
  __ASM volatile ("isb 0xF":::"memory");
 8006602:	f3bf 8f6f 	isb	sy
  /* Barrier to ensure programming is performed in 2 steps, in right order
    (independently of compiler optimization behavior) */
  __ISB();

  /* Program second word */
  *(__IO uint32_t*)(Address+4) = (uint32_t)(Data >> 32);
 8006606:	e9d7 1200 	ldrd	r1, r2, [r7]
 800660a:	f04f 0300 	mov.w	r3, #0
 800660e:	f04f 0400 	mov.w	r4, #0
 8006612:	0013      	movs	r3, r2
 8006614:	2400      	movs	r4, #0
 8006616:	68fa      	ldr	r2, [r7, #12]
 8006618:	3204      	adds	r2, #4
 800661a:	6013      	str	r3, [r2, #0]
}
 800661c:	bf00      	nop
 800661e:	3710      	adds	r7, #16
 8006620:	46bd      	mov	sp, r7
 8006622:	bc90      	pop	{r4, r7}
 8006624:	4770      	bx	lr
 8006626:	bf00      	nop
 8006628:	40023c00 	.word	0x40023c00

0800662c <FLASH_Program_Word>:
  * @param  Address specifies the address to be programmed.
  * @param  Data specifies the data to be programmed.
  * @retval None
  */
static void FLASH_Program_Word(uint32_t Address, uint32_t Data)
{
 800662c:	b480      	push	{r7}
 800662e:	b083      	sub	sp, #12
 8006630:	af00      	add	r7, sp, #0
 8006632:	6078      	str	r0, [r7, #4]
 8006634:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));
  
  /* If the previous operation is completed, proceed to program the new data */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 8006636:	4b0d      	ldr	r3, [pc, #52]	; (800666c <FLASH_Program_Word+0x40>)
 8006638:	691b      	ldr	r3, [r3, #16]
 800663a:	4a0c      	ldr	r2, [pc, #48]	; (800666c <FLASH_Program_Word+0x40>)
 800663c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006640:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_PSIZE_WORD;
 8006642:	4b0a      	ldr	r3, [pc, #40]	; (800666c <FLASH_Program_Word+0x40>)
 8006644:	691b      	ldr	r3, [r3, #16]
 8006646:	4a09      	ldr	r2, [pc, #36]	; (800666c <FLASH_Program_Word+0x40>)
 8006648:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800664c:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_PG;
 800664e:	4b07      	ldr	r3, [pc, #28]	; (800666c <FLASH_Program_Word+0x40>)
 8006650:	691b      	ldr	r3, [r3, #16]
 8006652:	4a06      	ldr	r2, [pc, #24]	; (800666c <FLASH_Program_Word+0x40>)
 8006654:	f043 0301 	orr.w	r3, r3, #1
 8006658:	6113      	str	r3, [r2, #16]

  *(__IO uint32_t*)Address = Data;
 800665a:	687b      	ldr	r3, [r7, #4]
 800665c:	683a      	ldr	r2, [r7, #0]
 800665e:	601a      	str	r2, [r3, #0]
}
 8006660:	bf00      	nop
 8006662:	370c      	adds	r7, #12
 8006664:	46bd      	mov	sp, r7
 8006666:	bc80      	pop	{r7}
 8006668:	4770      	bx	lr
 800666a:	bf00      	nop
 800666c:	40023c00 	.word	0x40023c00

08006670 <FLASH_Program_HalfWord>:
  * @param  Address specifies the address to be programmed.
  * @param  Data specifies the data to be programmed.
  * @retval None
  */
static void FLASH_Program_HalfWord(uint32_t Address, uint16_t Data)
{
 8006670:	b480      	push	{r7}
 8006672:	b083      	sub	sp, #12
 8006674:	af00      	add	r7, sp, #0
 8006676:	6078      	str	r0, [r7, #4]
 8006678:	460b      	mov	r3, r1
 800667a:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));
  
  /* If the previous operation is completed, proceed to program the new data */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 800667c:	4b0c      	ldr	r3, [pc, #48]	; (80066b0 <FLASH_Program_HalfWord+0x40>)
 800667e:	691b      	ldr	r3, [r3, #16]
 8006680:	4a0b      	ldr	r2, [pc, #44]	; (80066b0 <FLASH_Program_HalfWord+0x40>)
 8006682:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006686:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_PSIZE_HALF_WORD;
 8006688:	4b09      	ldr	r3, [pc, #36]	; (80066b0 <FLASH_Program_HalfWord+0x40>)
 800668a:	691b      	ldr	r3, [r3, #16]
 800668c:	4a08      	ldr	r2, [pc, #32]	; (80066b0 <FLASH_Program_HalfWord+0x40>)
 800668e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8006692:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_PG;
 8006694:	4b06      	ldr	r3, [pc, #24]	; (80066b0 <FLASH_Program_HalfWord+0x40>)
 8006696:	691b      	ldr	r3, [r3, #16]
 8006698:	4a05      	ldr	r2, [pc, #20]	; (80066b0 <FLASH_Program_HalfWord+0x40>)
 800669a:	f043 0301 	orr.w	r3, r3, #1
 800669e:	6113      	str	r3, [r2, #16]

  *(__IO uint16_t*)Address = Data;
 80066a0:	687b      	ldr	r3, [r7, #4]
 80066a2:	887a      	ldrh	r2, [r7, #2]
 80066a4:	801a      	strh	r2, [r3, #0]
}
 80066a6:	bf00      	nop
 80066a8:	370c      	adds	r7, #12
 80066aa:	46bd      	mov	sp, r7
 80066ac:	bc80      	pop	{r7}
 80066ae:	4770      	bx	lr
 80066b0:	40023c00 	.word	0x40023c00

080066b4 <FLASH_Program_Byte>:
  * @param  Address specifies the address to be programmed.
  * @param  Data specifies the data to be programmed.
  * @retval None
  */
static void FLASH_Program_Byte(uint32_t Address, uint8_t Data)
{
 80066b4:	b480      	push	{r7}
 80066b6:	b083      	sub	sp, #12
 80066b8:	af00      	add	r7, sp, #0
 80066ba:	6078      	str	r0, [r7, #4]
 80066bc:	460b      	mov	r3, r1
 80066be:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));
  
  /* If the previous operation is completed, proceed to program the new data */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 80066c0:	4b0b      	ldr	r3, [pc, #44]	; (80066f0 <FLASH_Program_Byte+0x3c>)
 80066c2:	691b      	ldr	r3, [r3, #16]
 80066c4:	4a0a      	ldr	r2, [pc, #40]	; (80066f0 <FLASH_Program_Byte+0x3c>)
 80066c6:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80066ca:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_PSIZE_BYTE;
 80066cc:	4b08      	ldr	r3, [pc, #32]	; (80066f0 <FLASH_Program_Byte+0x3c>)
 80066ce:	4a08      	ldr	r2, [pc, #32]	; (80066f0 <FLASH_Program_Byte+0x3c>)
 80066d0:	691b      	ldr	r3, [r3, #16]
 80066d2:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_PG;
 80066d4:	4b06      	ldr	r3, [pc, #24]	; (80066f0 <FLASH_Program_Byte+0x3c>)
 80066d6:	691b      	ldr	r3, [r3, #16]
 80066d8:	4a05      	ldr	r2, [pc, #20]	; (80066f0 <FLASH_Program_Byte+0x3c>)
 80066da:	f043 0301 	orr.w	r3, r3, #1
 80066de:	6113      	str	r3, [r2, #16]

  *(__IO uint8_t*)Address = Data;
 80066e0:	687b      	ldr	r3, [r7, #4]
 80066e2:	78fa      	ldrb	r2, [r7, #3]
 80066e4:	701a      	strb	r2, [r3, #0]
}
 80066e6:	bf00      	nop
 80066e8:	370c      	adds	r7, #12
 80066ea:	46bd      	mov	sp, r7
 80066ec:	bc80      	pop	{r7}
 80066ee:	4770      	bx	lr
 80066f0:	40023c00 	.word	0x40023c00

080066f4 <FLASH_SetErrorCode>:
/**
  * @brief  Set the specific FLASH error flag.
  * @retval None
  */
static void FLASH_SetErrorCode(void)
{ 
 80066f4:	b480      	push	{r7}
 80066f6:	af00      	add	r7, sp, #0
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR) != RESET)
 80066f8:	4b27      	ldr	r3, [pc, #156]	; (8006798 <FLASH_SetErrorCode+0xa4>)
 80066fa:	68db      	ldr	r3, [r3, #12]
 80066fc:	f003 0310 	and.w	r3, r3, #16
 8006700:	2b00      	cmp	r3, #0
 8006702:	d008      	beq.n	8006716 <FLASH_SetErrorCode+0x22>
  {
   pFlash.ErrorCode |= HAL_FLASH_ERROR_WRP;
 8006704:	4b25      	ldr	r3, [pc, #148]	; (800679c <FLASH_SetErrorCode+0xa8>)
 8006706:	69db      	ldr	r3, [r3, #28]
 8006708:	f043 0308 	orr.w	r3, r3, #8
 800670c:	4a23      	ldr	r2, [pc, #140]	; (800679c <FLASH_SetErrorCode+0xa8>)
 800670e:	61d3      	str	r3, [r2, #28]
   
   /* Clear FLASH write protection error pending bit */
   __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_WRPERR);
 8006710:	4b21      	ldr	r3, [pc, #132]	; (8006798 <FLASH_SetErrorCode+0xa4>)
 8006712:	2210      	movs	r2, #16
 8006714:	60da      	str	r2, [r3, #12]
  }
  
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGAERR) != RESET)
 8006716:	4b20      	ldr	r3, [pc, #128]	; (8006798 <FLASH_SetErrorCode+0xa4>)
 8006718:	68db      	ldr	r3, [r3, #12]
 800671a:	f003 0320 	and.w	r3, r3, #32
 800671e:	2b00      	cmp	r3, #0
 8006720:	d008      	beq.n	8006734 <FLASH_SetErrorCode+0x40>
  {
   pFlash.ErrorCode |= HAL_FLASH_ERROR_PGA;
 8006722:	4b1e      	ldr	r3, [pc, #120]	; (800679c <FLASH_SetErrorCode+0xa8>)
 8006724:	69db      	ldr	r3, [r3, #28]
 8006726:	f043 0304 	orr.w	r3, r3, #4
 800672a:	4a1c      	ldr	r2, [pc, #112]	; (800679c <FLASH_SetErrorCode+0xa8>)
 800672c:	61d3      	str	r3, [r2, #28]
   
   /* Clear FLASH Programming alignment error pending bit */
   __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_PGAERR);
 800672e:	4b1a      	ldr	r3, [pc, #104]	; (8006798 <FLASH_SetErrorCode+0xa4>)
 8006730:	2220      	movs	r2, #32
 8006732:	60da      	str	r2, [r3, #12]
  }
  
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGPERR) != RESET)
 8006734:	4b18      	ldr	r3, [pc, #96]	; (8006798 <FLASH_SetErrorCode+0xa4>)
 8006736:	68db      	ldr	r3, [r3, #12]
 8006738:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800673c:	2b00      	cmp	r3, #0
 800673e:	d008      	beq.n	8006752 <FLASH_SetErrorCode+0x5e>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_PGP;
 8006740:	4b16      	ldr	r3, [pc, #88]	; (800679c <FLASH_SetErrorCode+0xa8>)
 8006742:	69db      	ldr	r3, [r3, #28]
 8006744:	f043 0302 	orr.w	r3, r3, #2
 8006748:	4a14      	ldr	r2, [pc, #80]	; (800679c <FLASH_SetErrorCode+0xa8>)
 800674a:	61d3      	str	r3, [r2, #28]
    
    /* Clear FLASH Programming parallelism error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_PGPERR);
 800674c:	4b12      	ldr	r3, [pc, #72]	; (8006798 <FLASH_SetErrorCode+0xa4>)
 800674e:	2240      	movs	r2, #64	; 0x40
 8006750:	60da      	str	r2, [r3, #12]
  }
  
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGSERR) != RESET)
 8006752:	4b11      	ldr	r3, [pc, #68]	; (8006798 <FLASH_SetErrorCode+0xa4>)
 8006754:	68db      	ldr	r3, [r3, #12]
 8006756:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800675a:	2b00      	cmp	r3, #0
 800675c:	d008      	beq.n	8006770 <FLASH_SetErrorCode+0x7c>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_PGS;
 800675e:	4b0f      	ldr	r3, [pc, #60]	; (800679c <FLASH_SetErrorCode+0xa8>)
 8006760:	69db      	ldr	r3, [r3, #28]
 8006762:	f043 0301 	orr.w	r3, r3, #1
 8006766:	4a0d      	ldr	r2, [pc, #52]	; (800679c <FLASH_SetErrorCode+0xa8>)
 8006768:	61d3      	str	r3, [r2, #28]
    
    /* Clear FLASH Programming sequence error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_PGSERR);
 800676a:	4b0b      	ldr	r3, [pc, #44]	; (8006798 <FLASH_SetErrorCode+0xa4>)
 800676c:	2280      	movs	r2, #128	; 0x80
 800676e:	60da      	str	r2, [r3, #12]
  }
    
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_OPERR) != RESET)
 8006770:	4b09      	ldr	r3, [pc, #36]	; (8006798 <FLASH_SetErrorCode+0xa4>)
 8006772:	68db      	ldr	r3, [r3, #12]
 8006774:	f003 0302 	and.w	r3, r3, #2
 8006778:	2b00      	cmp	r3, #0
 800677a:	d008      	beq.n	800678e <FLASH_SetErrorCode+0x9a>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_OPERATION;
 800677c:	4b07      	ldr	r3, [pc, #28]	; (800679c <FLASH_SetErrorCode+0xa8>)
 800677e:	69db      	ldr	r3, [r3, #28]
 8006780:	f043 0310 	orr.w	r3, r3, #16
 8006784:	4a05      	ldr	r2, [pc, #20]	; (800679c <FLASH_SetErrorCode+0xa8>)
 8006786:	61d3      	str	r3, [r2, #28]
    
    /* Clear FLASH Operation error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_OPERR);
 8006788:	4b03      	ldr	r3, [pc, #12]	; (8006798 <FLASH_SetErrorCode+0xa4>)
 800678a:	2202      	movs	r2, #2
 800678c:	60da      	str	r2, [r3, #12]
  }
}
 800678e:	bf00      	nop
 8006790:	46bd      	mov	sp, r7
 8006792:	bc80      	pop	{r7}
 8006794:	4770      	bx	lr
 8006796:	bf00      	nop
 8006798:	40023c00 	.word	0x40023c00
 800679c:	20001138 	.word	0x20001138

080067a0 <HAL_FLASHEx_Erase>:
  *         (0xFFFFFFFF means that all the sectors have been correctly erased)
  * 
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASHEx_Erase(FLASH_EraseInitTypeDef *pEraseInit, uint32_t *SectorError)
{
 80067a0:	b580      	push	{r7, lr}
 80067a2:	b084      	sub	sp, #16
 80067a4:	af00      	add	r7, sp, #0
 80067a6:	6078      	str	r0, [r7, #4]
 80067a8:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_ERROR;
 80067aa:	2301      	movs	r3, #1
 80067ac:	73fb      	strb	r3, [r7, #15]
  uint32_t index = 0U;
 80067ae:	2300      	movs	r3, #0
 80067b0:	60bb      	str	r3, [r7, #8]
  
  /* Process Locked */
  __HAL_LOCK(&pFlash);
 80067b2:	4b31      	ldr	r3, [pc, #196]	; (8006878 <HAL_FLASHEx_Erase+0xd8>)
 80067b4:	7e1b      	ldrb	r3, [r3, #24]
 80067b6:	2b01      	cmp	r3, #1
 80067b8:	d101      	bne.n	80067be <HAL_FLASHEx_Erase+0x1e>
 80067ba:	2302      	movs	r3, #2
 80067bc:	e058      	b.n	8006870 <HAL_FLASHEx_Erase+0xd0>
 80067be:	4b2e      	ldr	r3, [pc, #184]	; (8006878 <HAL_FLASHEx_Erase+0xd8>)
 80067c0:	2201      	movs	r2, #1
 80067c2:	761a      	strb	r2, [r3, #24]

  /* Check the parameters */
  assert_param(IS_FLASH_TYPEERASE(pEraseInit->TypeErase));

  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 80067c4:	f24c 3050 	movw	r0, #50000	; 0xc350
 80067c8:	f7ff fec0 	bl	800654c <FLASH_WaitForLastOperation>
 80067cc:	4603      	mov	r3, r0
 80067ce:	73fb      	strb	r3, [r7, #15]

  if(status == HAL_OK)
 80067d0:	7bfb      	ldrb	r3, [r7, #15]
 80067d2:	2b00      	cmp	r3, #0
 80067d4:	d148      	bne.n	8006868 <HAL_FLASHEx_Erase+0xc8>
  {
    /*Initialization of SectorError variable*/
    *SectorError = 0xFFFFFFFFU;
 80067d6:	683b      	ldr	r3, [r7, #0]
 80067d8:	f04f 32ff 	mov.w	r2, #4294967295
 80067dc:	601a      	str	r2, [r3, #0]
    
    if(pEraseInit->TypeErase == FLASH_TYPEERASE_MASSERASE)
 80067de:	687b      	ldr	r3, [r7, #4]
 80067e0:	681b      	ldr	r3, [r3, #0]
 80067e2:	2b01      	cmp	r3, #1
 80067e4:	d115      	bne.n	8006812 <HAL_FLASHEx_Erase+0x72>
    {
      /*Mass erase to be done*/
      FLASH_MassErase((uint8_t) pEraseInit->VoltageRange, pEraseInit->Banks);
 80067e6:	687b      	ldr	r3, [r7, #4]
 80067e8:	691b      	ldr	r3, [r3, #16]
 80067ea:	b2da      	uxtb	r2, r3
 80067ec:	687b      	ldr	r3, [r7, #4]
 80067ee:	685b      	ldr	r3, [r3, #4]
 80067f0:	4619      	mov	r1, r3
 80067f2:	4610      	mov	r0, r2
 80067f4:	f000 f8da 	bl	80069ac <FLASH_MassErase>

      /* Wait for last operation to be completed */
      status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 80067f8:	f24c 3050 	movw	r0, #50000	; 0xc350
 80067fc:	f7ff fea6 	bl	800654c <FLASH_WaitForLastOperation>
 8006800:	4603      	mov	r3, r0
 8006802:	73fb      	strb	r3, [r7, #15]
      
      /* if the erase operation is completed, disable the MER Bit */
      FLASH->CR &= (~FLASH_MER_BIT);
 8006804:	4b1d      	ldr	r3, [pc, #116]	; (800687c <HAL_FLASHEx_Erase+0xdc>)
 8006806:	691b      	ldr	r3, [r3, #16]
 8006808:	4a1c      	ldr	r2, [pc, #112]	; (800687c <HAL_FLASHEx_Erase+0xdc>)
 800680a:	f023 0304 	bic.w	r3, r3, #4
 800680e:	6113      	str	r3, [r2, #16]
 8006810:	e028      	b.n	8006864 <HAL_FLASHEx_Erase+0xc4>
    {
      /* Check the parameters */
      assert_param(IS_FLASH_NBSECTORS(pEraseInit->NbSectors + pEraseInit->Sector));

      /* Erase by sector by sector to be done*/
      for(index = pEraseInit->Sector; index < (pEraseInit->NbSectors + pEraseInit->Sector); index++)
 8006812:	687b      	ldr	r3, [r7, #4]
 8006814:	689b      	ldr	r3, [r3, #8]
 8006816:	60bb      	str	r3, [r7, #8]
 8006818:	e01c      	b.n	8006854 <HAL_FLASHEx_Erase+0xb4>
      {
        FLASH_Erase_Sector(index, (uint8_t) pEraseInit->VoltageRange);
 800681a:	687b      	ldr	r3, [r7, #4]
 800681c:	691b      	ldr	r3, [r3, #16]
 800681e:	b2db      	uxtb	r3, r3
 8006820:	4619      	mov	r1, r3
 8006822:	68b8      	ldr	r0, [r7, #8]
 8006824:	f000 f82c 	bl	8006880 <FLASH_Erase_Sector>

        /* Wait for last operation to be completed */
        status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8006828:	f24c 3050 	movw	r0, #50000	; 0xc350
 800682c:	f7ff fe8e 	bl	800654c <FLASH_WaitForLastOperation>
 8006830:	4603      	mov	r3, r0
 8006832:	73fb      	strb	r3, [r7, #15]
        
        /* If the erase operation is completed, disable the SER and SNB Bits */
        CLEAR_BIT(FLASH->CR, (FLASH_CR_SER | FLASH_CR_SNB));
 8006834:	4b11      	ldr	r3, [pc, #68]	; (800687c <HAL_FLASHEx_Erase+0xdc>)
 8006836:	691b      	ldr	r3, [r3, #16]
 8006838:	4a10      	ldr	r2, [pc, #64]	; (800687c <HAL_FLASHEx_Erase+0xdc>)
 800683a:	f023 03fa 	bic.w	r3, r3, #250	; 0xfa
 800683e:	6113      	str	r3, [r2, #16]

        if(status != HAL_OK) 
 8006840:	7bfb      	ldrb	r3, [r7, #15]
 8006842:	2b00      	cmp	r3, #0
 8006844:	d003      	beq.n	800684e <HAL_FLASHEx_Erase+0xae>
        {
          /* In case of error, stop erase procedure and return the faulty sector*/
          *SectorError = index;
 8006846:	683b      	ldr	r3, [r7, #0]
 8006848:	68ba      	ldr	r2, [r7, #8]
 800684a:	601a      	str	r2, [r3, #0]
          break;
 800684c:	e00a      	b.n	8006864 <HAL_FLASHEx_Erase+0xc4>
      for(index = pEraseInit->Sector; index < (pEraseInit->NbSectors + pEraseInit->Sector); index++)
 800684e:	68bb      	ldr	r3, [r7, #8]
 8006850:	3301      	adds	r3, #1
 8006852:	60bb      	str	r3, [r7, #8]
 8006854:	687b      	ldr	r3, [r7, #4]
 8006856:	68da      	ldr	r2, [r3, #12]
 8006858:	687b      	ldr	r3, [r7, #4]
 800685a:	689b      	ldr	r3, [r3, #8]
 800685c:	4413      	add	r3, r2
 800685e:	68ba      	ldr	r2, [r7, #8]
 8006860:	429a      	cmp	r2, r3
 8006862:	d3da      	bcc.n	800681a <HAL_FLASHEx_Erase+0x7a>
        }
      }
    }
    /* Flush the caches to be sure of the data consistency */
    FLASH_FlushCaches();    
 8006864:	f000 f85e 	bl	8006924 <FLASH_FlushCaches>
  }

  /* Process Unlocked */
  __HAL_UNLOCK(&pFlash);
 8006868:	4b03      	ldr	r3, [pc, #12]	; (8006878 <HAL_FLASHEx_Erase+0xd8>)
 800686a:	2200      	movs	r2, #0
 800686c:	761a      	strb	r2, [r3, #24]

  return status;
 800686e:	7bfb      	ldrb	r3, [r7, #15]
}
 8006870:	4618      	mov	r0, r3
 8006872:	3710      	adds	r7, #16
 8006874:	46bd      	mov	sp, r7
 8006876:	bd80      	pop	{r7, pc}
 8006878:	20001138 	.word	0x20001138
 800687c:	40023c00 	.word	0x40023c00

08006880 <FLASH_Erase_Sector>:
  *                                  the operation will be done by double word (64-bit)
  * 
  * @retval None
  */
void FLASH_Erase_Sector(uint32_t Sector, uint8_t VoltageRange)
{
 8006880:	b480      	push	{r7}
 8006882:	b087      	sub	sp, #28
 8006884:	af00      	add	r7, sp, #0
 8006886:	6078      	str	r0, [r7, #4]
 8006888:	460b      	mov	r3, r1
 800688a:	70fb      	strb	r3, [r7, #3]
  uint32_t tmp_psize = 0U;
 800688c:	2300      	movs	r3, #0
 800688e:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_FLASH_SECTOR(Sector));
  assert_param(IS_VOLTAGERANGE(VoltageRange));
  
  if(VoltageRange == FLASH_VOLTAGE_RANGE_1)
 8006890:	78fb      	ldrb	r3, [r7, #3]
 8006892:	2b00      	cmp	r3, #0
 8006894:	d102      	bne.n	800689c <FLASH_Erase_Sector+0x1c>
  {
     tmp_psize = FLASH_PSIZE_BYTE;
 8006896:	2300      	movs	r3, #0
 8006898:	617b      	str	r3, [r7, #20]
 800689a:	e010      	b.n	80068be <FLASH_Erase_Sector+0x3e>
  }
  else if(VoltageRange == FLASH_VOLTAGE_RANGE_2)
 800689c:	78fb      	ldrb	r3, [r7, #3]
 800689e:	2b01      	cmp	r3, #1
 80068a0:	d103      	bne.n	80068aa <FLASH_Erase_Sector+0x2a>
  {
    tmp_psize = FLASH_PSIZE_HALF_WORD;
 80068a2:	f44f 7380 	mov.w	r3, #256	; 0x100
 80068a6:	617b      	str	r3, [r7, #20]
 80068a8:	e009      	b.n	80068be <FLASH_Erase_Sector+0x3e>
  }
  else if(VoltageRange == FLASH_VOLTAGE_RANGE_3)
 80068aa:	78fb      	ldrb	r3, [r7, #3]
 80068ac:	2b02      	cmp	r3, #2
 80068ae:	d103      	bne.n	80068b8 <FLASH_Erase_Sector+0x38>
  {
    tmp_psize = FLASH_PSIZE_WORD;
 80068b0:	f44f 7300 	mov.w	r3, #512	; 0x200
 80068b4:	617b      	str	r3, [r7, #20]
 80068b6:	e002      	b.n	80068be <FLASH_Erase_Sector+0x3e>
  }
  else
  {
    tmp_psize = FLASH_PSIZE_DOUBLE_WORD;
 80068b8:	f44f 7340 	mov.w	r3, #768	; 0x300
 80068bc:	617b      	str	r3, [r7, #20]
  }

  /* If the previous operation is completed, proceed to erase the sector */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 80068be:	4b18      	ldr	r3, [pc, #96]	; (8006920 <FLASH_Erase_Sector+0xa0>)
 80068c0:	691b      	ldr	r3, [r3, #16]
 80068c2:	4a17      	ldr	r2, [pc, #92]	; (8006920 <FLASH_Erase_Sector+0xa0>)
 80068c4:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80068c8:	6113      	str	r3, [r2, #16]
  FLASH->CR |= tmp_psize;
 80068ca:	4b15      	ldr	r3, [pc, #84]	; (8006920 <FLASH_Erase_Sector+0xa0>)
 80068cc:	691a      	ldr	r2, [r3, #16]
 80068ce:	4914      	ldr	r1, [pc, #80]	; (8006920 <FLASH_Erase_Sector+0xa0>)
 80068d0:	697b      	ldr	r3, [r7, #20]
 80068d2:	4313      	orrs	r3, r2
 80068d4:	610b      	str	r3, [r1, #16]
  CLEAR_BIT(FLASH->CR, FLASH_CR_SNB);
 80068d6:	4b12      	ldr	r3, [pc, #72]	; (8006920 <FLASH_Erase_Sector+0xa0>)
 80068d8:	691b      	ldr	r3, [r3, #16]
 80068da:	4a11      	ldr	r2, [pc, #68]	; (8006920 <FLASH_Erase_Sector+0xa0>)
 80068dc:	f023 03f8 	bic.w	r3, r3, #248	; 0xf8
 80068e0:	6113      	str	r3, [r2, #16]
 80068e2:	23f8      	movs	r3, #248	; 0xf8
 80068e4:	613b      	str	r3, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80068e6:	693b      	ldr	r3, [r7, #16]
 80068e8:	fa93 f3a3 	rbit	r3, r3
 80068ec:	60fb      	str	r3, [r7, #12]
  return result;
 80068ee:	68fb      	ldr	r3, [r7, #12]
  FLASH->CR |= FLASH_CR_SER | (Sector << POSITION_VAL(FLASH_CR_SNB));
 80068f0:	fab3 f383 	clz	r3, r3
 80068f4:	b2db      	uxtb	r3, r3
 80068f6:	461a      	mov	r2, r3
 80068f8:	687b      	ldr	r3, [r7, #4]
 80068fa:	4093      	lsls	r3, r2
 80068fc:	f043 0202 	orr.w	r2, r3, #2
 8006900:	4b07      	ldr	r3, [pc, #28]	; (8006920 <FLASH_Erase_Sector+0xa0>)
 8006902:	691b      	ldr	r3, [r3, #16]
 8006904:	4906      	ldr	r1, [pc, #24]	; (8006920 <FLASH_Erase_Sector+0xa0>)
 8006906:	4313      	orrs	r3, r2
 8006908:	610b      	str	r3, [r1, #16]
  FLASH->CR |= FLASH_CR_STRT;
 800690a:	4b05      	ldr	r3, [pc, #20]	; (8006920 <FLASH_Erase_Sector+0xa0>)
 800690c:	691b      	ldr	r3, [r3, #16]
 800690e:	4a04      	ldr	r2, [pc, #16]	; (8006920 <FLASH_Erase_Sector+0xa0>)
 8006910:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8006914:	6113      	str	r3, [r2, #16]
}
 8006916:	bf00      	nop
 8006918:	371c      	adds	r7, #28
 800691a:	46bd      	mov	sp, r7
 800691c:	bc80      	pop	{r7}
 800691e:	4770      	bx	lr
 8006920:	40023c00 	.word	0x40023c00

08006924 <FLASH_FlushCaches>:
/**
  * @brief  Flush the instruction and data caches
  * @retval None
  */
void FLASH_FlushCaches(void)
{
 8006924:	b480      	push	{r7}
 8006926:	af00      	add	r7, sp, #0
  /* Flush instruction cache  */
  if(READ_BIT(FLASH->ACR, FLASH_ACR_ICEN) != RESET)
 8006928:	4b1f      	ldr	r3, [pc, #124]	; (80069a8 <FLASH_FlushCaches+0x84>)
 800692a:	681b      	ldr	r3, [r3, #0]
 800692c:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8006930:	2b00      	cmp	r3, #0
 8006932:	d017      	beq.n	8006964 <FLASH_FlushCaches+0x40>
  {
    /* Disable instruction cache  */
    __HAL_FLASH_INSTRUCTION_CACHE_DISABLE();
 8006934:	4b1c      	ldr	r3, [pc, #112]	; (80069a8 <FLASH_FlushCaches+0x84>)
 8006936:	681b      	ldr	r3, [r3, #0]
 8006938:	4a1b      	ldr	r2, [pc, #108]	; (80069a8 <FLASH_FlushCaches+0x84>)
 800693a:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 800693e:	6013      	str	r3, [r2, #0]
    /* Reset instruction cache */
    __HAL_FLASH_INSTRUCTION_CACHE_RESET();
 8006940:	4b19      	ldr	r3, [pc, #100]	; (80069a8 <FLASH_FlushCaches+0x84>)
 8006942:	681b      	ldr	r3, [r3, #0]
 8006944:	4a18      	ldr	r2, [pc, #96]	; (80069a8 <FLASH_FlushCaches+0x84>)
 8006946:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 800694a:	6013      	str	r3, [r2, #0]
 800694c:	4b16      	ldr	r3, [pc, #88]	; (80069a8 <FLASH_FlushCaches+0x84>)
 800694e:	681b      	ldr	r3, [r3, #0]
 8006950:	4a15      	ldr	r2, [pc, #84]	; (80069a8 <FLASH_FlushCaches+0x84>)
 8006952:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8006956:	6013      	str	r3, [r2, #0]
    /* Enable instruction cache */
    __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8006958:	4b13      	ldr	r3, [pc, #76]	; (80069a8 <FLASH_FlushCaches+0x84>)
 800695a:	681b      	ldr	r3, [r3, #0]
 800695c:	4a12      	ldr	r2, [pc, #72]	; (80069a8 <FLASH_FlushCaches+0x84>)
 800695e:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8006962:	6013      	str	r3, [r2, #0]
  }
  
  /* Flush data cache */
  if(READ_BIT(FLASH->ACR, FLASH_ACR_DCEN) != RESET)
 8006964:	4b10      	ldr	r3, [pc, #64]	; (80069a8 <FLASH_FlushCaches+0x84>)
 8006966:	681b      	ldr	r3, [r3, #0]
 8006968:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800696c:	2b00      	cmp	r3, #0
 800696e:	d017      	beq.n	80069a0 <FLASH_FlushCaches+0x7c>
  {
    /* Disable data cache  */
    __HAL_FLASH_DATA_CACHE_DISABLE();
 8006970:	4b0d      	ldr	r3, [pc, #52]	; (80069a8 <FLASH_FlushCaches+0x84>)
 8006972:	681b      	ldr	r3, [r3, #0]
 8006974:	4a0c      	ldr	r2, [pc, #48]	; (80069a8 <FLASH_FlushCaches+0x84>)
 8006976:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800697a:	6013      	str	r3, [r2, #0]
    /* Reset data cache */
    __HAL_FLASH_DATA_CACHE_RESET();
 800697c:	4b0a      	ldr	r3, [pc, #40]	; (80069a8 <FLASH_FlushCaches+0x84>)
 800697e:	681b      	ldr	r3, [r3, #0]
 8006980:	4a09      	ldr	r2, [pc, #36]	; (80069a8 <FLASH_FlushCaches+0x84>)
 8006982:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8006986:	6013      	str	r3, [r2, #0]
 8006988:	4b07      	ldr	r3, [pc, #28]	; (80069a8 <FLASH_FlushCaches+0x84>)
 800698a:	681b      	ldr	r3, [r3, #0]
 800698c:	4a06      	ldr	r2, [pc, #24]	; (80069a8 <FLASH_FlushCaches+0x84>)
 800698e:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8006992:	6013      	str	r3, [r2, #0]
    /* Enable data cache */
    __HAL_FLASH_DATA_CACHE_ENABLE();
 8006994:	4b04      	ldr	r3, [pc, #16]	; (80069a8 <FLASH_FlushCaches+0x84>)
 8006996:	681b      	ldr	r3, [r3, #0]
 8006998:	4a03      	ldr	r2, [pc, #12]	; (80069a8 <FLASH_FlushCaches+0x84>)
 800699a:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800699e:	6013      	str	r3, [r2, #0]
  }
}
 80069a0:	bf00      	nop
 80069a2:	46bd      	mov	sp, r7
 80069a4:	bc80      	pop	{r7}
 80069a6:	4770      	bx	lr
 80069a8:	40023c00 	.word	0x40023c00

080069ac <FLASH_MassErase>:
  *            @arg FLASH_BANK_1: Bank1 to be erased
  *
  * @retval None
  */
static void FLASH_MassErase(uint8_t VoltageRange, uint32_t Banks)
{ 
 80069ac:	b480      	push	{r7}
 80069ae:	b083      	sub	sp, #12
 80069b0:	af00      	add	r7, sp, #0
 80069b2:	4603      	mov	r3, r0
 80069b4:	6039      	str	r1, [r7, #0]
 80069b6:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_VOLTAGERANGE(VoltageRange));
  assert_param(IS_FLASH_BANK(Banks));
  
  /* If the previous operation is completed, proceed to erase all sectors */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 80069b8:	4b0c      	ldr	r3, [pc, #48]	; (80069ec <FLASH_MassErase+0x40>)
 80069ba:	691b      	ldr	r3, [r3, #16]
 80069bc:	4a0b      	ldr	r2, [pc, #44]	; (80069ec <FLASH_MassErase+0x40>)
 80069be:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80069c2:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_MER;
 80069c4:	4b09      	ldr	r3, [pc, #36]	; (80069ec <FLASH_MassErase+0x40>)
 80069c6:	691b      	ldr	r3, [r3, #16]
 80069c8:	4a08      	ldr	r2, [pc, #32]	; (80069ec <FLASH_MassErase+0x40>)
 80069ca:	f043 0304 	orr.w	r3, r3, #4
 80069ce:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_STRT | ((uint32_t)VoltageRange <<8U);
 80069d0:	4b06      	ldr	r3, [pc, #24]	; (80069ec <FLASH_MassErase+0x40>)
 80069d2:	691a      	ldr	r2, [r3, #16]
 80069d4:	79fb      	ldrb	r3, [r7, #7]
 80069d6:	021b      	lsls	r3, r3, #8
 80069d8:	4313      	orrs	r3, r2
 80069da:	4a04      	ldr	r2, [pc, #16]	; (80069ec <FLASH_MassErase+0x40>)
 80069dc:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80069e0:	6113      	str	r3, [r2, #16]
}
 80069e2:	bf00      	nop
 80069e4:	370c      	adds	r7, #12
 80069e6:	46bd      	mov	sp, r7
 80069e8:	bc80      	pop	{r7}
 80069ea:	4770      	bx	lr
 80069ec:	40023c00 	.word	0x40023c00

080069f0 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80069f0:	b480      	push	{r7}
 80069f2:	b087      	sub	sp, #28
 80069f4:	af00      	add	r7, sp, #0
 80069f6:	6078      	str	r0, [r7, #4]
 80069f8:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80069fa:	2300      	movs	r3, #0
 80069fc:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80069fe:	e16f      	b.n	8006ce0 <HAL_GPIO_Init+0x2f0>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8006a00:	683b      	ldr	r3, [r7, #0]
 8006a02:	681a      	ldr	r2, [r3, #0]
 8006a04:	2101      	movs	r1, #1
 8006a06:	697b      	ldr	r3, [r7, #20]
 8006a08:	fa01 f303 	lsl.w	r3, r1, r3
 8006a0c:	4013      	ands	r3, r2
 8006a0e:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8006a10:	68fb      	ldr	r3, [r7, #12]
 8006a12:	2b00      	cmp	r3, #0
 8006a14:	f000 8161 	beq.w	8006cda <HAL_GPIO_Init+0x2ea>
    {
      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8006a18:	683b      	ldr	r3, [r7, #0]
 8006a1a:	685b      	ldr	r3, [r3, #4]
 8006a1c:	2b01      	cmp	r3, #1
 8006a1e:	d00b      	beq.n	8006a38 <HAL_GPIO_Init+0x48>
 8006a20:	683b      	ldr	r3, [r7, #0]
 8006a22:	685b      	ldr	r3, [r3, #4]
 8006a24:	2b02      	cmp	r3, #2
 8006a26:	d007      	beq.n	8006a38 <HAL_GPIO_Init+0x48>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8006a28:	683b      	ldr	r3, [r7, #0]
 8006a2a:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8006a2c:	2b11      	cmp	r3, #17
 8006a2e:	d003      	beq.n	8006a38 <HAL_GPIO_Init+0x48>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8006a30:	683b      	ldr	r3, [r7, #0]
 8006a32:	685b      	ldr	r3, [r3, #4]
 8006a34:	2b12      	cmp	r3, #18
 8006a36:	d130      	bne.n	8006a9a <HAL_GPIO_Init+0xaa>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8006a38:	687b      	ldr	r3, [r7, #4]
 8006a3a:	689b      	ldr	r3, [r3, #8]
 8006a3c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8006a3e:	697b      	ldr	r3, [r7, #20]
 8006a40:	005b      	lsls	r3, r3, #1
 8006a42:	2203      	movs	r2, #3
 8006a44:	fa02 f303 	lsl.w	r3, r2, r3
 8006a48:	43db      	mvns	r3, r3
 8006a4a:	693a      	ldr	r2, [r7, #16]
 8006a4c:	4013      	ands	r3, r2
 8006a4e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8006a50:	683b      	ldr	r3, [r7, #0]
 8006a52:	68da      	ldr	r2, [r3, #12]
 8006a54:	697b      	ldr	r3, [r7, #20]
 8006a56:	005b      	lsls	r3, r3, #1
 8006a58:	fa02 f303 	lsl.w	r3, r2, r3
 8006a5c:	693a      	ldr	r2, [r7, #16]
 8006a5e:	4313      	orrs	r3, r2
 8006a60:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8006a62:	687b      	ldr	r3, [r7, #4]
 8006a64:	693a      	ldr	r2, [r7, #16]
 8006a66:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8006a68:	687b      	ldr	r3, [r7, #4]
 8006a6a:	685b      	ldr	r3, [r3, #4]
 8006a6c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8006a6e:	2201      	movs	r2, #1
 8006a70:	697b      	ldr	r3, [r7, #20]
 8006a72:	fa02 f303 	lsl.w	r3, r2, r3
 8006a76:	43db      	mvns	r3, r3
 8006a78:	693a      	ldr	r2, [r7, #16]
 8006a7a:	4013      	ands	r3, r2
 8006a7c:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4u) << position);
 8006a7e:	683b      	ldr	r3, [r7, #0]
 8006a80:	685b      	ldr	r3, [r3, #4]
 8006a82:	091b      	lsrs	r3, r3, #4
 8006a84:	f003 0201 	and.w	r2, r3, #1
 8006a88:	697b      	ldr	r3, [r7, #20]
 8006a8a:	fa02 f303 	lsl.w	r3, r2, r3
 8006a8e:	693a      	ldr	r2, [r7, #16]
 8006a90:	4313      	orrs	r3, r2
 8006a92:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8006a94:	687b      	ldr	r3, [r7, #4]
 8006a96:	693a      	ldr	r2, [r7, #16]
 8006a98:	605a      	str	r2, [r3, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8006a9a:	687b      	ldr	r3, [r7, #4]
 8006a9c:	68db      	ldr	r3, [r3, #12]
 8006a9e:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 8006aa0:	697b      	ldr	r3, [r7, #20]
 8006aa2:	005b      	lsls	r3, r3, #1
 8006aa4:	2203      	movs	r2, #3
 8006aa6:	fa02 f303 	lsl.w	r3, r2, r3
 8006aaa:	43db      	mvns	r3, r3
 8006aac:	693a      	ldr	r2, [r7, #16]
 8006aae:	4013      	ands	r3, r2
 8006ab0:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Pull) << (position * 2u));
 8006ab2:	683b      	ldr	r3, [r7, #0]
 8006ab4:	689a      	ldr	r2, [r3, #8]
 8006ab6:	697b      	ldr	r3, [r7, #20]
 8006ab8:	005b      	lsls	r3, r3, #1
 8006aba:	fa02 f303 	lsl.w	r3, r2, r3
 8006abe:	693a      	ldr	r2, [r7, #16]
 8006ac0:	4313      	orrs	r3, r2
 8006ac2:	613b      	str	r3, [r7, #16]
      GPIOx->PUPDR = temp;
 8006ac4:	687b      	ldr	r3, [r7, #4]
 8006ac6:	693a      	ldr	r2, [r7, #16]
 8006ac8:	60da      	str	r2, [r3, #12]

      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8006aca:	683b      	ldr	r3, [r7, #0]
 8006acc:	685b      	ldr	r3, [r3, #4]
 8006ace:	2b02      	cmp	r3, #2
 8006ad0:	d003      	beq.n	8006ada <HAL_GPIO_Init+0xea>
 8006ad2:	683b      	ldr	r3, [r7, #0]
 8006ad4:	685b      	ldr	r3, [r3, #4]
 8006ad6:	2b12      	cmp	r3, #18
 8006ad8:	d123      	bne.n	8006b22 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8006ada:	697b      	ldr	r3, [r7, #20]
 8006adc:	08da      	lsrs	r2, r3, #3
 8006ade:	687b      	ldr	r3, [r7, #4]
 8006ae0:	3208      	adds	r2, #8
 8006ae2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006ae6:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8006ae8:	697b      	ldr	r3, [r7, #20]
 8006aea:	f003 0307 	and.w	r3, r3, #7
 8006aee:	009b      	lsls	r3, r3, #2
 8006af0:	220f      	movs	r2, #15
 8006af2:	fa02 f303 	lsl.w	r3, r2, r3
 8006af6:	43db      	mvns	r3, r3
 8006af8:	693a      	ldr	r2, [r7, #16]
 8006afa:	4013      	ands	r3, r2
 8006afc:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8006afe:	683b      	ldr	r3, [r7, #0]
 8006b00:	691a      	ldr	r2, [r3, #16]
 8006b02:	697b      	ldr	r3, [r7, #20]
 8006b04:	f003 0307 	and.w	r3, r3, #7
 8006b08:	009b      	lsls	r3, r3, #2
 8006b0a:	fa02 f303 	lsl.w	r3, r2, r3
 8006b0e:	693a      	ldr	r2, [r7, #16]
 8006b10:	4313      	orrs	r3, r2
 8006b12:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8006b14:	697b      	ldr	r3, [r7, #20]
 8006b16:	08da      	lsrs	r2, r3, #3
 8006b18:	687b      	ldr	r3, [r7, #4]
 8006b1a:	3208      	adds	r2, #8
 8006b1c:	6939      	ldr	r1, [r7, #16]
 8006b1e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8006b22:	687b      	ldr	r3, [r7, #4]
 8006b24:	681b      	ldr	r3, [r3, #0]
 8006b26:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8006b28:	697b      	ldr	r3, [r7, #20]
 8006b2a:	005b      	lsls	r3, r3, #1
 8006b2c:	2203      	movs	r2, #3
 8006b2e:	fa02 f303 	lsl.w	r3, r2, r3
 8006b32:	43db      	mvns	r3, r3
 8006b34:	693a      	ldr	r2, [r7, #16]
 8006b36:	4013      	ands	r3, r2
 8006b38:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8006b3a:	683b      	ldr	r3, [r7, #0]
 8006b3c:	685b      	ldr	r3, [r3, #4]
 8006b3e:	f003 0203 	and.w	r2, r3, #3
 8006b42:	697b      	ldr	r3, [r7, #20]
 8006b44:	005b      	lsls	r3, r3, #1
 8006b46:	fa02 f303 	lsl.w	r3, r2, r3
 8006b4a:	693a      	ldr	r2, [r7, #16]
 8006b4c:	4313      	orrs	r3, r2
 8006b4e:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8006b50:	687b      	ldr	r3, [r7, #4]
 8006b52:	693a      	ldr	r2, [r7, #16]
 8006b54:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8006b56:	683b      	ldr	r3, [r7, #0]
 8006b58:	685b      	ldr	r3, [r3, #4]
 8006b5a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8006b5e:	2b00      	cmp	r3, #0
 8006b60:	f000 80bb 	beq.w	8006cda <HAL_GPIO_Init+0x2ea>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8006b64:	2300      	movs	r3, #0
 8006b66:	60bb      	str	r3, [r7, #8]
 8006b68:	4b64      	ldr	r3, [pc, #400]	; (8006cfc <HAL_GPIO_Init+0x30c>)
 8006b6a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006b6c:	4a63      	ldr	r2, [pc, #396]	; (8006cfc <HAL_GPIO_Init+0x30c>)
 8006b6e:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8006b72:	6453      	str	r3, [r2, #68]	; 0x44
 8006b74:	4b61      	ldr	r3, [pc, #388]	; (8006cfc <HAL_GPIO_Init+0x30c>)
 8006b76:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006b78:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8006b7c:	60bb      	str	r3, [r7, #8]
 8006b7e:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8006b80:	4a5f      	ldr	r2, [pc, #380]	; (8006d00 <HAL_GPIO_Init+0x310>)
 8006b82:	697b      	ldr	r3, [r7, #20]
 8006b84:	089b      	lsrs	r3, r3, #2
 8006b86:	3302      	adds	r3, #2
 8006b88:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006b8c:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8006b8e:	697b      	ldr	r3, [r7, #20]
 8006b90:	f003 0303 	and.w	r3, r3, #3
 8006b94:	009b      	lsls	r3, r3, #2
 8006b96:	220f      	movs	r2, #15
 8006b98:	fa02 f303 	lsl.w	r3, r2, r3
 8006b9c:	43db      	mvns	r3, r3
 8006b9e:	693a      	ldr	r2, [r7, #16]
 8006ba0:	4013      	ands	r3, r2
 8006ba2:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8006ba4:	687b      	ldr	r3, [r7, #4]
 8006ba6:	4a57      	ldr	r2, [pc, #348]	; (8006d04 <HAL_GPIO_Init+0x314>)
 8006ba8:	4293      	cmp	r3, r2
 8006baa:	d031      	beq.n	8006c10 <HAL_GPIO_Init+0x220>
 8006bac:	687b      	ldr	r3, [r7, #4]
 8006bae:	4a56      	ldr	r2, [pc, #344]	; (8006d08 <HAL_GPIO_Init+0x318>)
 8006bb0:	4293      	cmp	r3, r2
 8006bb2:	d02b      	beq.n	8006c0c <HAL_GPIO_Init+0x21c>
 8006bb4:	687b      	ldr	r3, [r7, #4]
 8006bb6:	4a55      	ldr	r2, [pc, #340]	; (8006d0c <HAL_GPIO_Init+0x31c>)
 8006bb8:	4293      	cmp	r3, r2
 8006bba:	d025      	beq.n	8006c08 <HAL_GPIO_Init+0x218>
 8006bbc:	687b      	ldr	r3, [r7, #4]
 8006bbe:	4a54      	ldr	r2, [pc, #336]	; (8006d10 <HAL_GPIO_Init+0x320>)
 8006bc0:	4293      	cmp	r3, r2
 8006bc2:	d01f      	beq.n	8006c04 <HAL_GPIO_Init+0x214>
 8006bc4:	687b      	ldr	r3, [r7, #4]
 8006bc6:	4a53      	ldr	r2, [pc, #332]	; (8006d14 <HAL_GPIO_Init+0x324>)
 8006bc8:	4293      	cmp	r3, r2
 8006bca:	d019      	beq.n	8006c00 <HAL_GPIO_Init+0x210>
 8006bcc:	687b      	ldr	r3, [r7, #4]
 8006bce:	4a52      	ldr	r2, [pc, #328]	; (8006d18 <HAL_GPIO_Init+0x328>)
 8006bd0:	4293      	cmp	r3, r2
 8006bd2:	d013      	beq.n	8006bfc <HAL_GPIO_Init+0x20c>
 8006bd4:	687b      	ldr	r3, [r7, #4]
 8006bd6:	4a51      	ldr	r2, [pc, #324]	; (8006d1c <HAL_GPIO_Init+0x32c>)
 8006bd8:	4293      	cmp	r3, r2
 8006bda:	d00d      	beq.n	8006bf8 <HAL_GPIO_Init+0x208>
 8006bdc:	687b      	ldr	r3, [r7, #4]
 8006bde:	4a50      	ldr	r2, [pc, #320]	; (8006d20 <HAL_GPIO_Init+0x330>)
 8006be0:	4293      	cmp	r3, r2
 8006be2:	d007      	beq.n	8006bf4 <HAL_GPIO_Init+0x204>
 8006be4:	687b      	ldr	r3, [r7, #4]
 8006be6:	4a4f      	ldr	r2, [pc, #316]	; (8006d24 <HAL_GPIO_Init+0x334>)
 8006be8:	4293      	cmp	r3, r2
 8006bea:	d101      	bne.n	8006bf0 <HAL_GPIO_Init+0x200>
 8006bec:	2308      	movs	r3, #8
 8006bee:	e010      	b.n	8006c12 <HAL_GPIO_Init+0x222>
 8006bf0:	2309      	movs	r3, #9
 8006bf2:	e00e      	b.n	8006c12 <HAL_GPIO_Init+0x222>
 8006bf4:	2307      	movs	r3, #7
 8006bf6:	e00c      	b.n	8006c12 <HAL_GPIO_Init+0x222>
 8006bf8:	2306      	movs	r3, #6
 8006bfa:	e00a      	b.n	8006c12 <HAL_GPIO_Init+0x222>
 8006bfc:	2305      	movs	r3, #5
 8006bfe:	e008      	b.n	8006c12 <HAL_GPIO_Init+0x222>
 8006c00:	2304      	movs	r3, #4
 8006c02:	e006      	b.n	8006c12 <HAL_GPIO_Init+0x222>
 8006c04:	2303      	movs	r3, #3
 8006c06:	e004      	b.n	8006c12 <HAL_GPIO_Init+0x222>
 8006c08:	2302      	movs	r3, #2
 8006c0a:	e002      	b.n	8006c12 <HAL_GPIO_Init+0x222>
 8006c0c:	2301      	movs	r3, #1
 8006c0e:	e000      	b.n	8006c12 <HAL_GPIO_Init+0x222>
 8006c10:	2300      	movs	r3, #0
 8006c12:	697a      	ldr	r2, [r7, #20]
 8006c14:	f002 0203 	and.w	r2, r2, #3
 8006c18:	0092      	lsls	r2, r2, #2
 8006c1a:	4093      	lsls	r3, r2
 8006c1c:	461a      	mov	r2, r3
 8006c1e:	693b      	ldr	r3, [r7, #16]
 8006c20:	4313      	orrs	r3, r2
 8006c22:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8006c24:	4936      	ldr	r1, [pc, #216]	; (8006d00 <HAL_GPIO_Init+0x310>)
 8006c26:	697b      	ldr	r3, [r7, #20]
 8006c28:	089b      	lsrs	r3, r3, #2
 8006c2a:	3302      	adds	r3, #2
 8006c2c:	693a      	ldr	r2, [r7, #16]
 8006c2e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8006c32:	4b3d      	ldr	r3, [pc, #244]	; (8006d28 <HAL_GPIO_Init+0x338>)
 8006c34:	681b      	ldr	r3, [r3, #0]
 8006c36:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8006c38:	68fb      	ldr	r3, [r7, #12]
 8006c3a:	43db      	mvns	r3, r3
 8006c3c:	693a      	ldr	r2, [r7, #16]
 8006c3e:	4013      	ands	r3, r2
 8006c40:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8006c42:	683b      	ldr	r3, [r7, #0]
 8006c44:	685b      	ldr	r3, [r3, #4]
 8006c46:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8006c4a:	2b00      	cmp	r3, #0
 8006c4c:	d003      	beq.n	8006c56 <HAL_GPIO_Init+0x266>
        {
          temp |= iocurrent;
 8006c4e:	693a      	ldr	r2, [r7, #16]
 8006c50:	68fb      	ldr	r3, [r7, #12]
 8006c52:	4313      	orrs	r3, r2
 8006c54:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 8006c56:	4a34      	ldr	r2, [pc, #208]	; (8006d28 <HAL_GPIO_Init+0x338>)
 8006c58:	693b      	ldr	r3, [r7, #16]
 8006c5a:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8006c5c:	4b32      	ldr	r3, [pc, #200]	; (8006d28 <HAL_GPIO_Init+0x338>)
 8006c5e:	685b      	ldr	r3, [r3, #4]
 8006c60:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8006c62:	68fb      	ldr	r3, [r7, #12]
 8006c64:	43db      	mvns	r3, r3
 8006c66:	693a      	ldr	r2, [r7, #16]
 8006c68:	4013      	ands	r3, r2
 8006c6a:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8006c6c:	683b      	ldr	r3, [r7, #0]
 8006c6e:	685b      	ldr	r3, [r3, #4]
 8006c70:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006c74:	2b00      	cmp	r3, #0
 8006c76:	d003      	beq.n	8006c80 <HAL_GPIO_Init+0x290>
        {
          temp |= iocurrent;
 8006c78:	693a      	ldr	r2, [r7, #16]
 8006c7a:	68fb      	ldr	r3, [r7, #12]
 8006c7c:	4313      	orrs	r3, r2
 8006c7e:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 8006c80:	4a29      	ldr	r2, [pc, #164]	; (8006d28 <HAL_GPIO_Init+0x338>)
 8006c82:	693b      	ldr	r3, [r7, #16]
 8006c84:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8006c86:	4b28      	ldr	r3, [pc, #160]	; (8006d28 <HAL_GPIO_Init+0x338>)
 8006c88:	689b      	ldr	r3, [r3, #8]
 8006c8a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8006c8c:	68fb      	ldr	r3, [r7, #12]
 8006c8e:	43db      	mvns	r3, r3
 8006c90:	693a      	ldr	r2, [r7, #16]
 8006c92:	4013      	ands	r3, r2
 8006c94:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8006c96:	683b      	ldr	r3, [r7, #0]
 8006c98:	685b      	ldr	r3, [r3, #4]
 8006c9a:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8006c9e:	2b00      	cmp	r3, #0
 8006ca0:	d003      	beq.n	8006caa <HAL_GPIO_Init+0x2ba>
        {
          temp |= iocurrent;
 8006ca2:	693a      	ldr	r2, [r7, #16]
 8006ca4:	68fb      	ldr	r3, [r7, #12]
 8006ca6:	4313      	orrs	r3, r2
 8006ca8:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 8006caa:	4a1f      	ldr	r2, [pc, #124]	; (8006d28 <HAL_GPIO_Init+0x338>)
 8006cac:	693b      	ldr	r3, [r7, #16]
 8006cae:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8006cb0:	4b1d      	ldr	r3, [pc, #116]	; (8006d28 <HAL_GPIO_Init+0x338>)
 8006cb2:	68db      	ldr	r3, [r3, #12]
 8006cb4:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8006cb6:	68fb      	ldr	r3, [r7, #12]
 8006cb8:	43db      	mvns	r3, r3
 8006cba:	693a      	ldr	r2, [r7, #16]
 8006cbc:	4013      	ands	r3, r2
 8006cbe:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8006cc0:	683b      	ldr	r3, [r7, #0]
 8006cc2:	685b      	ldr	r3, [r3, #4]
 8006cc4:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8006cc8:	2b00      	cmp	r3, #0
 8006cca:	d003      	beq.n	8006cd4 <HAL_GPIO_Init+0x2e4>
        {
          temp |= iocurrent;
 8006ccc:	693a      	ldr	r2, [r7, #16]
 8006cce:	68fb      	ldr	r3, [r7, #12]
 8006cd0:	4313      	orrs	r3, r2
 8006cd2:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 8006cd4:	4a14      	ldr	r2, [pc, #80]	; (8006d28 <HAL_GPIO_Init+0x338>)
 8006cd6:	693b      	ldr	r3, [r7, #16]
 8006cd8:	60d3      	str	r3, [r2, #12]
      }
    }

    position++;
 8006cda:	697b      	ldr	r3, [r7, #20]
 8006cdc:	3301      	adds	r3, #1
 8006cde:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8006ce0:	683b      	ldr	r3, [r7, #0]
 8006ce2:	681a      	ldr	r2, [r3, #0]
 8006ce4:	697b      	ldr	r3, [r7, #20]
 8006ce6:	fa22 f303 	lsr.w	r3, r2, r3
 8006cea:	2b00      	cmp	r3, #0
 8006cec:	f47f ae88 	bne.w	8006a00 <HAL_GPIO_Init+0x10>
  }
}
 8006cf0:	bf00      	nop
 8006cf2:	371c      	adds	r7, #28
 8006cf4:	46bd      	mov	sp, r7
 8006cf6:	bc80      	pop	{r7}
 8006cf8:	4770      	bx	lr
 8006cfa:	bf00      	nop
 8006cfc:	40023800 	.word	0x40023800
 8006d00:	40013800 	.word	0x40013800
 8006d04:	40020000 	.word	0x40020000
 8006d08:	40020400 	.word	0x40020400
 8006d0c:	40020800 	.word	0x40020800
 8006d10:	40020c00 	.word	0x40020c00
 8006d14:	40021000 	.word	0x40021000
 8006d18:	40021400 	.word	0x40021400
 8006d1c:	40021800 	.word	0x40021800
 8006d20:	40021c00 	.word	0x40021c00
 8006d24:	40022000 	.word	0x40022000
 8006d28:	40013c00 	.word	0x40013c00

08006d2c <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8006d2c:	b480      	push	{r7}
 8006d2e:	b085      	sub	sp, #20
 8006d30:	af00      	add	r7, sp, #0
 8006d32:	6078      	str	r0, [r7, #4]
 8006d34:	460b      	mov	r3, r1
 8006d36:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8006d38:	687b      	ldr	r3, [r7, #4]
 8006d3a:	691a      	ldr	r2, [r3, #16]
 8006d3c:	887b      	ldrh	r3, [r7, #2]
 8006d3e:	4013      	ands	r3, r2
 8006d40:	2b00      	cmp	r3, #0
 8006d42:	d002      	beq.n	8006d4a <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8006d44:	2301      	movs	r3, #1
 8006d46:	73fb      	strb	r3, [r7, #15]
 8006d48:	e001      	b.n	8006d4e <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8006d4a:	2300      	movs	r3, #0
 8006d4c:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8006d4e:	7bfb      	ldrb	r3, [r7, #15]
}
 8006d50:	4618      	mov	r0, r3
 8006d52:	3714      	adds	r7, #20
 8006d54:	46bd      	mov	sp, r7
 8006d56:	bc80      	pop	{r7}
 8006d58:	4770      	bx	lr

08006d5a <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8006d5a:	b480      	push	{r7}
 8006d5c:	b083      	sub	sp, #12
 8006d5e:	af00      	add	r7, sp, #0
 8006d60:	6078      	str	r0, [r7, #4]
 8006d62:	460b      	mov	r3, r1
 8006d64:	807b      	strh	r3, [r7, #2]
 8006d66:	4613      	mov	r3, r2
 8006d68:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8006d6a:	787b      	ldrb	r3, [r7, #1]
 8006d6c:	2b00      	cmp	r3, #0
 8006d6e:	d003      	beq.n	8006d78 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8006d70:	887a      	ldrh	r2, [r7, #2]
 8006d72:	687b      	ldr	r3, [r7, #4]
 8006d74:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8006d76:	e003      	b.n	8006d80 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8006d78:	887b      	ldrh	r3, [r7, #2]
 8006d7a:	041a      	lsls	r2, r3, #16
 8006d7c:	687b      	ldr	r3, [r7, #4]
 8006d7e:	619a      	str	r2, [r3, #24]
}
 8006d80:	bf00      	nop
 8006d82:	370c      	adds	r7, #12
 8006d84:	46bd      	mov	sp, r7
 8006d86:	bc80      	pop	{r7}
 8006d88:	4770      	bx	lr

08006d8a <HAL_GPIO_TogglePin>:
  * @param  GPIOx where x can be (A..I) to select the GPIO peripheral. 
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8006d8a:	b480      	push	{r7}
 8006d8c:	b083      	sub	sp, #12
 8006d8e:	af00      	add	r7, sp, #0
 8006d90:	6078      	str	r0, [r7, #4]
 8006d92:	460b      	mov	r3, r1
 8006d94:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->ODR & GPIO_Pin) != 0X00u)
 8006d96:	687b      	ldr	r3, [r7, #4]
 8006d98:	695a      	ldr	r2, [r3, #20]
 8006d9a:	887b      	ldrh	r3, [r7, #2]
 8006d9c:	4013      	ands	r3, r2
 8006d9e:	2b00      	cmp	r3, #0
 8006da0:	d004      	beq.n	8006dac <HAL_GPIO_TogglePin+0x22>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
 8006da2:	887b      	ldrh	r3, [r7, #2]
 8006da4:	041a      	lsls	r2, r3, #16
 8006da6:	687b      	ldr	r3, [r7, #4]
 8006da8:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
  }
}
 8006daa:	e002      	b.n	8006db2 <HAL_GPIO_TogglePin+0x28>
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8006dac:	887a      	ldrh	r2, [r7, #2]
 8006dae:	687b      	ldr	r3, [r7, #4]
 8006db0:	619a      	str	r2, [r3, #24]
}
 8006db2:	bf00      	nop
 8006db4:	370c      	adds	r7, #12
 8006db6:	46bd      	mov	sp, r7
 8006db8:	bc80      	pop	{r7}
 8006dba:	4770      	bx	lr

08006dbc <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8006dbc:	b580      	push	{r7, lr}
 8006dbe:	b082      	sub	sp, #8
 8006dc0:	af00      	add	r7, sp, #0
 8006dc2:	4603      	mov	r3, r0
 8006dc4:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 8006dc6:	4b08      	ldr	r3, [pc, #32]	; (8006de8 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8006dc8:	695a      	ldr	r2, [r3, #20]
 8006dca:	88fb      	ldrh	r3, [r7, #6]
 8006dcc:	4013      	ands	r3, r2
 8006dce:	2b00      	cmp	r3, #0
 8006dd0:	d006      	beq.n	8006de0 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8006dd2:	4a05      	ldr	r2, [pc, #20]	; (8006de8 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8006dd4:	88fb      	ldrh	r3, [r7, #6]
 8006dd6:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8006dd8:	88fb      	ldrh	r3, [r7, #6]
 8006dda:	4618      	mov	r0, r3
 8006ddc:	f7fa f904 	bl	8000fe8 <HAL_GPIO_EXTI_Callback>
  }
}
 8006de0:	bf00      	nop
 8006de2:	3708      	adds	r7, #8
 8006de4:	46bd      	mov	sp, r7
 8006de6:	bd80      	pop	{r7, pc}
 8006de8:	40013c00 	.word	0x40013c00

08006dec <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 8006dec:	b5f0      	push	{r4, r5, r6, r7, lr}
 8006dee:	b08f      	sub	sp, #60	; 0x3c
 8006df0:	af0a      	add	r7, sp, #40	; 0x28
 8006df2:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx;
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 8006df4:	687b      	ldr	r3, [r7, #4]
 8006df6:	2b00      	cmp	r3, #0
 8006df8:	d101      	bne.n	8006dfe <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 8006dfa:	2301      	movs	r3, #1
 8006dfc:	e10f      	b.n	800701e <HAL_PCD_Init+0x232>
  }

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  USBx = hpcd->Instance;
 8006dfe:	687b      	ldr	r3, [r7, #4]
 8006e00:	681b      	ldr	r3, [r3, #0]
 8006e02:	60bb      	str	r3, [r7, #8]

  if (hpcd->State == HAL_PCD_STATE_RESET)
 8006e04:	687b      	ldr	r3, [r7, #4]
 8006e06:	f893 33bd 	ldrb.w	r3, [r3, #957]	; 0x3bd
 8006e0a:	b2db      	uxtb	r3, r3
 8006e0c:	2b00      	cmp	r3, #0
 8006e0e:	d106      	bne.n	8006e1e <HAL_PCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 8006e10:	687b      	ldr	r3, [r7, #4]
 8006e12:	2200      	movs	r2, #0
 8006e14:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 8006e18:	6878      	ldr	r0, [r7, #4]
 8006e1a:	f00d fbe5 	bl	80145e8 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 8006e1e:	687b      	ldr	r3, [r7, #4]
 8006e20:	2203      	movs	r2, #3
 8006e22:	f883 23bd 	strb.w	r2, [r3, #957]	; 0x3bd

  /* Disable DMA mode for FS instance */
  if ((USBx->CID & (0x1U << 8)) == 0U)
 8006e26:	68bb      	ldr	r3, [r7, #8]
 8006e28:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006e2a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006e2e:	2b00      	cmp	r3, #0
 8006e30:	d102      	bne.n	8006e38 <HAL_PCD_Init+0x4c>
  {
    hpcd->Init.dma_enable = 0U;
 8006e32:	687b      	ldr	r3, [r7, #4]
 8006e34:	2200      	movs	r2, #0
 8006e36:	611a      	str	r2, [r3, #16]
  }

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 8006e38:	687b      	ldr	r3, [r7, #4]
 8006e3a:	681b      	ldr	r3, [r3, #0]
 8006e3c:	4618      	mov	r0, r3
 8006e3e:	f005 f8f3 	bl	800c028 <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8006e42:	687b      	ldr	r3, [r7, #4]
 8006e44:	681b      	ldr	r3, [r3, #0]
 8006e46:	603b      	str	r3, [r7, #0]
 8006e48:	687e      	ldr	r6, [r7, #4]
 8006e4a:	466d      	mov	r5, sp
 8006e4c:	f106 0410 	add.w	r4, r6, #16
 8006e50:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8006e52:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8006e54:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8006e56:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8006e58:	e894 0003 	ldmia.w	r4, {r0, r1}
 8006e5c:	e885 0003 	stmia.w	r5, {r0, r1}
 8006e60:	1d33      	adds	r3, r6, #4
 8006e62:	cb0e      	ldmia	r3, {r1, r2, r3}
 8006e64:	6838      	ldr	r0, [r7, #0]
 8006e66:	f004 ffd5 	bl	800be14 <USB_CoreInit>
 8006e6a:	4603      	mov	r3, r0
 8006e6c:	2b00      	cmp	r3, #0
 8006e6e:	d005      	beq.n	8006e7c <HAL_PCD_Init+0x90>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8006e70:	687b      	ldr	r3, [r7, #4]
 8006e72:	2202      	movs	r2, #2
 8006e74:	f883 23bd 	strb.w	r2, [r3, #957]	; 0x3bd
    return HAL_ERROR;
 8006e78:	2301      	movs	r3, #1
 8006e7a:	e0d0      	b.n	800701e <HAL_PCD_Init+0x232>
  }

  /* Force Device Mode*/
  (void)USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE);
 8006e7c:	687b      	ldr	r3, [r7, #4]
 8006e7e:	681b      	ldr	r3, [r3, #0]
 8006e80:	2100      	movs	r1, #0
 8006e82:	4618      	mov	r0, r3
 8006e84:	f005 f8e0 	bl	800c048 <USB_SetCurrentMode>

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8006e88:	2300      	movs	r3, #0
 8006e8a:	73fb      	strb	r3, [r7, #15]
 8006e8c:	e04a      	b.n	8006f24 <HAL_PCD_Init+0x138>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 8006e8e:	7bfa      	ldrb	r2, [r7, #15]
 8006e90:	6879      	ldr	r1, [r7, #4]
 8006e92:	4613      	mov	r3, r2
 8006e94:	00db      	lsls	r3, r3, #3
 8006e96:	1a9b      	subs	r3, r3, r2
 8006e98:	009b      	lsls	r3, r3, #2
 8006e9a:	440b      	add	r3, r1
 8006e9c:	333d      	adds	r3, #61	; 0x3d
 8006e9e:	2201      	movs	r2, #1
 8006ea0:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 8006ea2:	7bfa      	ldrb	r2, [r7, #15]
 8006ea4:	6879      	ldr	r1, [r7, #4]
 8006ea6:	4613      	mov	r3, r2
 8006ea8:	00db      	lsls	r3, r3, #3
 8006eaa:	1a9b      	subs	r3, r3, r2
 8006eac:	009b      	lsls	r3, r3, #2
 8006eae:	440b      	add	r3, r1
 8006eb0:	333c      	adds	r3, #60	; 0x3c
 8006eb2:	7bfa      	ldrb	r2, [r7, #15]
 8006eb4:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 8006eb6:	7bfa      	ldrb	r2, [r7, #15]
 8006eb8:	7bfb      	ldrb	r3, [r7, #15]
 8006eba:	b298      	uxth	r0, r3
 8006ebc:	6879      	ldr	r1, [r7, #4]
 8006ebe:	4613      	mov	r3, r2
 8006ec0:	00db      	lsls	r3, r3, #3
 8006ec2:	1a9b      	subs	r3, r3, r2
 8006ec4:	009b      	lsls	r3, r3, #2
 8006ec6:	440b      	add	r3, r1
 8006ec8:	3342      	adds	r3, #66	; 0x42
 8006eca:	4602      	mov	r2, r0
 8006ecc:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8006ece:	7bfa      	ldrb	r2, [r7, #15]
 8006ed0:	6879      	ldr	r1, [r7, #4]
 8006ed2:	4613      	mov	r3, r2
 8006ed4:	00db      	lsls	r3, r3, #3
 8006ed6:	1a9b      	subs	r3, r3, r2
 8006ed8:	009b      	lsls	r3, r3, #2
 8006eda:	440b      	add	r3, r1
 8006edc:	333f      	adds	r3, #63	; 0x3f
 8006ede:	2200      	movs	r2, #0
 8006ee0:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 8006ee2:	7bfa      	ldrb	r2, [r7, #15]
 8006ee4:	6879      	ldr	r1, [r7, #4]
 8006ee6:	4613      	mov	r3, r2
 8006ee8:	00db      	lsls	r3, r3, #3
 8006eea:	1a9b      	subs	r3, r3, r2
 8006eec:	009b      	lsls	r3, r3, #2
 8006eee:	440b      	add	r3, r1
 8006ef0:	3344      	adds	r3, #68	; 0x44
 8006ef2:	2200      	movs	r2, #0
 8006ef4:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 8006ef6:	7bfa      	ldrb	r2, [r7, #15]
 8006ef8:	6879      	ldr	r1, [r7, #4]
 8006efa:	4613      	mov	r3, r2
 8006efc:	00db      	lsls	r3, r3, #3
 8006efe:	1a9b      	subs	r3, r3, r2
 8006f00:	009b      	lsls	r3, r3, #2
 8006f02:	440b      	add	r3, r1
 8006f04:	3348      	adds	r3, #72	; 0x48
 8006f06:	2200      	movs	r2, #0
 8006f08:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 8006f0a:	7bfa      	ldrb	r2, [r7, #15]
 8006f0c:	6879      	ldr	r1, [r7, #4]
 8006f0e:	4613      	mov	r3, r2
 8006f10:	00db      	lsls	r3, r3, #3
 8006f12:	1a9b      	subs	r3, r3, r2
 8006f14:	009b      	lsls	r3, r3, #2
 8006f16:	440b      	add	r3, r1
 8006f18:	3350      	adds	r3, #80	; 0x50
 8006f1a:	2200      	movs	r2, #0
 8006f1c:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8006f1e:	7bfb      	ldrb	r3, [r7, #15]
 8006f20:	3301      	adds	r3, #1
 8006f22:	73fb      	strb	r3, [r7, #15]
 8006f24:	7bfa      	ldrb	r2, [r7, #15]
 8006f26:	687b      	ldr	r3, [r7, #4]
 8006f28:	685b      	ldr	r3, [r3, #4]
 8006f2a:	429a      	cmp	r2, r3
 8006f2c:	d3af      	bcc.n	8006e8e <HAL_PCD_Init+0xa2>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8006f2e:	2300      	movs	r3, #0
 8006f30:	73fb      	strb	r3, [r7, #15]
 8006f32:	e044      	b.n	8006fbe <HAL_PCD_Init+0x1d2>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 8006f34:	7bfa      	ldrb	r2, [r7, #15]
 8006f36:	6879      	ldr	r1, [r7, #4]
 8006f38:	4613      	mov	r3, r2
 8006f3a:	00db      	lsls	r3, r3, #3
 8006f3c:	1a9b      	subs	r3, r3, r2
 8006f3e:	009b      	lsls	r3, r3, #2
 8006f40:	440b      	add	r3, r1
 8006f42:	f203 13fd 	addw	r3, r3, #509	; 0x1fd
 8006f46:	2200      	movs	r2, #0
 8006f48:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 8006f4a:	7bfa      	ldrb	r2, [r7, #15]
 8006f4c:	6879      	ldr	r1, [r7, #4]
 8006f4e:	4613      	mov	r3, r2
 8006f50:	00db      	lsls	r3, r3, #3
 8006f52:	1a9b      	subs	r3, r3, r2
 8006f54:	009b      	lsls	r3, r3, #2
 8006f56:	440b      	add	r3, r1
 8006f58:	f503 73fe 	add.w	r3, r3, #508	; 0x1fc
 8006f5c:	7bfa      	ldrb	r2, [r7, #15]
 8006f5e:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 8006f60:	7bfa      	ldrb	r2, [r7, #15]
 8006f62:	6879      	ldr	r1, [r7, #4]
 8006f64:	4613      	mov	r3, r2
 8006f66:	00db      	lsls	r3, r3, #3
 8006f68:	1a9b      	subs	r3, r3, r2
 8006f6a:	009b      	lsls	r3, r3, #2
 8006f6c:	440b      	add	r3, r1
 8006f6e:	f203 13ff 	addw	r3, r3, #511	; 0x1ff
 8006f72:	2200      	movs	r2, #0
 8006f74:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 8006f76:	7bfa      	ldrb	r2, [r7, #15]
 8006f78:	6879      	ldr	r1, [r7, #4]
 8006f7a:	4613      	mov	r3, r2
 8006f7c:	00db      	lsls	r3, r3, #3
 8006f7e:	1a9b      	subs	r3, r3, r2
 8006f80:	009b      	lsls	r3, r3, #2
 8006f82:	440b      	add	r3, r1
 8006f84:	f503 7301 	add.w	r3, r3, #516	; 0x204
 8006f88:	2200      	movs	r2, #0
 8006f8a:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 8006f8c:	7bfa      	ldrb	r2, [r7, #15]
 8006f8e:	6879      	ldr	r1, [r7, #4]
 8006f90:	4613      	mov	r3, r2
 8006f92:	00db      	lsls	r3, r3, #3
 8006f94:	1a9b      	subs	r3, r3, r2
 8006f96:	009b      	lsls	r3, r3, #2
 8006f98:	440b      	add	r3, r1
 8006f9a:	f503 7302 	add.w	r3, r3, #520	; 0x208
 8006f9e:	2200      	movs	r2, #0
 8006fa0:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 8006fa2:	7bfa      	ldrb	r2, [r7, #15]
 8006fa4:	6879      	ldr	r1, [r7, #4]
 8006fa6:	4613      	mov	r3, r2
 8006fa8:	00db      	lsls	r3, r3, #3
 8006faa:	1a9b      	subs	r3, r3, r2
 8006fac:	009b      	lsls	r3, r3, #2
 8006fae:	440b      	add	r3, r1
 8006fb0:	f503 7304 	add.w	r3, r3, #528	; 0x210
 8006fb4:	2200      	movs	r2, #0
 8006fb6:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8006fb8:	7bfb      	ldrb	r3, [r7, #15]
 8006fba:	3301      	adds	r3, #1
 8006fbc:	73fb      	strb	r3, [r7, #15]
 8006fbe:	7bfa      	ldrb	r2, [r7, #15]
 8006fc0:	687b      	ldr	r3, [r7, #4]
 8006fc2:	685b      	ldr	r3, [r3, #4]
 8006fc4:	429a      	cmp	r2, r3
 8006fc6:	d3b5      	bcc.n	8006f34 <HAL_PCD_Init+0x148>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8006fc8:	687b      	ldr	r3, [r7, #4]
 8006fca:	681b      	ldr	r3, [r3, #0]
 8006fcc:	603b      	str	r3, [r7, #0]
 8006fce:	687e      	ldr	r6, [r7, #4]
 8006fd0:	466d      	mov	r5, sp
 8006fd2:	f106 0410 	add.w	r4, r6, #16
 8006fd6:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8006fd8:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8006fda:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8006fdc:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8006fde:	e894 0003 	ldmia.w	r4, {r0, r1}
 8006fe2:	e885 0003 	stmia.w	r5, {r0, r1}
 8006fe6:	1d33      	adds	r3, r6, #4
 8006fe8:	cb0e      	ldmia	r3, {r1, r2, r3}
 8006fea:	6838      	ldr	r0, [r7, #0]
 8006fec:	f005 f856 	bl	800c09c <USB_DevInit>
 8006ff0:	4603      	mov	r3, r0
 8006ff2:	2b00      	cmp	r3, #0
 8006ff4:	d005      	beq.n	8007002 <HAL_PCD_Init+0x216>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8006ff6:	687b      	ldr	r3, [r7, #4]
 8006ff8:	2202      	movs	r2, #2
 8006ffa:	f883 23bd 	strb.w	r2, [r3, #957]	; 0x3bd
    return HAL_ERROR;
 8006ffe:	2301      	movs	r3, #1
 8007000:	e00d      	b.n	800701e <HAL_PCD_Init+0x232>
  }

  hpcd->USB_Address = 0U;
 8007002:	687b      	ldr	r3, [r7, #4]
 8007004:	2200      	movs	r2, #0
 8007006:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  hpcd->State = HAL_PCD_STATE_READY;
 800700a:	687b      	ldr	r3, [r7, #4]
 800700c:	2201      	movs	r2, #1
 800700e:	f883 23bd 	strb.w	r2, [r3, #957]	; 0x3bd
  (void)USB_DevDisconnect(hpcd->Instance);
 8007012:	687b      	ldr	r3, [r7, #4]
 8007014:	681b      	ldr	r3, [r3, #0]
 8007016:	4618      	mov	r0, r3
 8007018:	f006 f83d 	bl	800d096 <USB_DevDisconnect>

  return HAL_OK;
 800701c:	2300      	movs	r3, #0
}
 800701e:	4618      	mov	r0, r3
 8007020:	3714      	adds	r7, #20
 8007022:	46bd      	mov	sp, r7
 8007024:	bdf0      	pop	{r4, r5, r6, r7, pc}

08007026 <HAL_PCD_Start>:
  * @brief  Start the USB device
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
 8007026:	b580      	push	{r7, lr}
 8007028:	b082      	sub	sp, #8
 800702a:	af00      	add	r7, sp, #0
 800702c:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hpcd);
 800702e:	687b      	ldr	r3, [r7, #4]
 8007030:	f893 33bc 	ldrb.w	r3, [r3, #956]	; 0x3bc
 8007034:	2b01      	cmp	r3, #1
 8007036:	d101      	bne.n	800703c <HAL_PCD_Start+0x16>
 8007038:	2302      	movs	r3, #2
 800703a:	e012      	b.n	8007062 <HAL_PCD_Start+0x3c>
 800703c:	687b      	ldr	r3, [r7, #4]
 800703e:	2201      	movs	r2, #1
 8007040:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc
  (void)USB_DevConnect(hpcd->Instance);
 8007044:	687b      	ldr	r3, [r7, #4]
 8007046:	681b      	ldr	r3, [r3, #0]
 8007048:	4618      	mov	r0, r3
 800704a:	f006 f80c 	bl	800d066 <USB_DevConnect>
  __HAL_PCD_ENABLE(hpcd);
 800704e:	687b      	ldr	r3, [r7, #4]
 8007050:	681b      	ldr	r3, [r3, #0]
 8007052:	4618      	mov	r0, r3
 8007054:	f004 ffd8 	bl	800c008 <USB_EnableGlobalInt>
  __HAL_UNLOCK(hpcd);
 8007058:	687b      	ldr	r3, [r7, #4]
 800705a:	2200      	movs	r2, #0
 800705c:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc
  return HAL_OK;
 8007060:	2300      	movs	r3, #0
}
 8007062:	4618      	mov	r0, r3
 8007064:	3708      	adds	r7, #8
 8007066:	46bd      	mov	sp, r7
 8007068:	bd80      	pop	{r7, pc}

0800706a <HAL_PCD_IRQHandler>:
  * @brief  Handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 800706a:	b590      	push	{r4, r7, lr}
 800706c:	b08d      	sub	sp, #52	; 0x34
 800706e:	af00      	add	r7, sp, #0
 8007070:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8007072:	687b      	ldr	r3, [r7, #4]
 8007074:	681b      	ldr	r3, [r3, #0]
 8007076:	623b      	str	r3, [r7, #32]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007078:	6a3b      	ldr	r3, [r7, #32]
 800707a:	61fb      	str	r3, [r7, #28]
  uint32_t i, ep_intr, epint, epnum;
  uint32_t fifoemptymsk, temp;
  USB_OTG_EPTypeDef *ep;

  /* ensure that we are in device mode */
  if (USB_GetMode(hpcd->Instance) == USB_OTG_MODE_DEVICE)
 800707c:	687b      	ldr	r3, [r7, #4]
 800707e:	681b      	ldr	r3, [r3, #0]
 8007080:	4618      	mov	r0, r3
 8007082:	f006 f8ae 	bl	800d1e2 <USB_GetMode>
 8007086:	4603      	mov	r3, r0
 8007088:	2b00      	cmp	r3, #0
 800708a:	f040 8380 	bne.w	800778e <HAL_PCD_IRQHandler+0x724>
  {
    /* avoid spurious interrupt */
    if (__HAL_PCD_IS_INVALID_INTERRUPT(hpcd))
 800708e:	687b      	ldr	r3, [r7, #4]
 8007090:	681b      	ldr	r3, [r3, #0]
 8007092:	4618      	mov	r0, r3
 8007094:	f006 f817 	bl	800d0c6 <USB_ReadInterrupts>
 8007098:	4603      	mov	r3, r0
 800709a:	2b00      	cmp	r3, #0
 800709c:	f000 8376 	beq.w	800778c <HAL_PCD_IRQHandler+0x722>
    {
      return;
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_MMIS))
 80070a0:	687b      	ldr	r3, [r7, #4]
 80070a2:	681b      	ldr	r3, [r3, #0]
 80070a4:	4618      	mov	r0, r3
 80070a6:	f006 f80e 	bl	800d0c6 <USB_ReadInterrupts>
 80070aa:	4603      	mov	r3, r0
 80070ac:	f003 0302 	and.w	r3, r3, #2
 80070b0:	2b02      	cmp	r3, #2
 80070b2:	d107      	bne.n	80070c4 <HAL_PCD_IRQHandler+0x5a>
    {
      /* incorrect mode, acknowledge the interrupt */
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_MMIS);
 80070b4:	687b      	ldr	r3, [r7, #4]
 80070b6:	681b      	ldr	r3, [r3, #0]
 80070b8:	695a      	ldr	r2, [r3, #20]
 80070ba:	687b      	ldr	r3, [r7, #4]
 80070bc:	681b      	ldr	r3, [r3, #0]
 80070be:	f002 0202 	and.w	r2, r2, #2
 80070c2:	615a      	str	r2, [r3, #20]
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OEPINT))
 80070c4:	687b      	ldr	r3, [r7, #4]
 80070c6:	681b      	ldr	r3, [r3, #0]
 80070c8:	4618      	mov	r0, r3
 80070ca:	f005 fffc 	bl	800d0c6 <USB_ReadInterrupts>
 80070ce:	4603      	mov	r3, r0
 80070d0:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80070d4:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 80070d8:	d17b      	bne.n	80071d2 <HAL_PCD_IRQHandler+0x168>
    {
      epnum = 0U;
 80070da:	2300      	movs	r3, #0
 80070dc:	627b      	str	r3, [r7, #36]	; 0x24

      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllOutEpInterrupt(hpcd->Instance);
 80070de:	687b      	ldr	r3, [r7, #4]
 80070e0:	681b      	ldr	r3, [r3, #0]
 80070e2:	4618      	mov	r0, r3
 80070e4:	f006 f801 	bl	800d0ea <USB_ReadDevAllOutEpInterrupt>
 80070e8:	62b8      	str	r0, [r7, #40]	; 0x28

      while (ep_intr != 0U)
 80070ea:	e06f      	b.n	80071cc <HAL_PCD_IRQHandler+0x162>
      {
        if ((ep_intr & 0x1U) != 0U)
 80070ec:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80070ee:	f003 0301 	and.w	r3, r3, #1
 80070f2:	2b00      	cmp	r3, #0
 80070f4:	d064      	beq.n	80071c0 <HAL_PCD_IRQHandler+0x156>
        {
          epint = USB_ReadDevOutEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 80070f6:	687b      	ldr	r3, [r7, #4]
 80070f8:	681b      	ldr	r3, [r3, #0]
 80070fa:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80070fc:	b2d2      	uxtb	r2, r2
 80070fe:	4611      	mov	r1, r2
 8007100:	4618      	mov	r0, r3
 8007102:	f006 f824 	bl	800d14e <USB_ReadDevOutEPInterrupt>
 8007106:	61b8      	str	r0, [r7, #24]

          if ((epint & USB_OTG_DOEPINT_XFRC) == USB_OTG_DOEPINT_XFRC)
 8007108:	69bb      	ldr	r3, [r7, #24]
 800710a:	f003 0301 	and.w	r3, r3, #1
 800710e:	2b00      	cmp	r3, #0
 8007110:	d00c      	beq.n	800712c <HAL_PCD_IRQHandler+0xc2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_XFRC);
 8007112:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007114:	015a      	lsls	r2, r3, #5
 8007116:	69fb      	ldr	r3, [r7, #28]
 8007118:	4413      	add	r3, r2
 800711a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800711e:	461a      	mov	r2, r3
 8007120:	2301      	movs	r3, #1
 8007122:	6093      	str	r3, [r2, #8]
            (void)PCD_EP_OutXfrComplete_int(hpcd, epnum);
 8007124:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8007126:	6878      	ldr	r0, [r7, #4]
 8007128:	f000 fdfe 	bl	8007d28 <PCD_EP_OutXfrComplete_int>
          }

          if ((epint & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP)
 800712c:	69bb      	ldr	r3, [r7, #24]
 800712e:	f003 0308 	and.w	r3, r3, #8
 8007132:	2b00      	cmp	r3, #0
 8007134:	d00c      	beq.n	8007150 <HAL_PCD_IRQHandler+0xe6>
          {
            /* Class B setup phase done for previous decoded setup */
            (void)PCD_EP_OutSetupPacket_int(hpcd, epnum);
 8007136:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8007138:	6878      	ldr	r0, [r7, #4]
 800713a:	f000 fefd 	bl	8007f38 <PCD_EP_OutSetupPacket_int>
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STUP);
 800713e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007140:	015a      	lsls	r2, r3, #5
 8007142:	69fb      	ldr	r3, [r7, #28]
 8007144:	4413      	add	r3, r2
 8007146:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800714a:	461a      	mov	r2, r3
 800714c:	2308      	movs	r3, #8
 800714e:	6093      	str	r3, [r2, #8]
          }

          if ((epint & USB_OTG_DOEPINT_OTEPDIS) == USB_OTG_DOEPINT_OTEPDIS)
 8007150:	69bb      	ldr	r3, [r7, #24]
 8007152:	f003 0310 	and.w	r3, r3, #16
 8007156:	2b00      	cmp	r3, #0
 8007158:	d008      	beq.n	800716c <HAL_PCD_IRQHandler+0x102>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPDIS);
 800715a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800715c:	015a      	lsls	r2, r3, #5
 800715e:	69fb      	ldr	r3, [r7, #28]
 8007160:	4413      	add	r3, r2
 8007162:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007166:	461a      	mov	r2, r3
 8007168:	2310      	movs	r3, #16
 800716a:	6093      	str	r3, [r2, #8]
          }

          /* Clear Status Phase Received interrupt */
          if ((epint & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 800716c:	69bb      	ldr	r3, [r7, #24]
 800716e:	f003 0320 	and.w	r3, r3, #32
 8007172:	2b00      	cmp	r3, #0
 8007174:	d015      	beq.n	80071a2 <HAL_PCD_IRQHandler+0x138>
          {
            if (hpcd->Init.dma_enable == 1U)
 8007176:	687b      	ldr	r3, [r7, #4]
 8007178:	691b      	ldr	r3, [r3, #16]
 800717a:	2b01      	cmp	r3, #1
 800717c:	d108      	bne.n	8007190 <HAL_PCD_IRQHandler+0x126>
            {
              (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 800717e:	687b      	ldr	r3, [r7, #4]
 8007180:	6818      	ldr	r0, [r3, #0]
 8007182:	687b      	ldr	r3, [r7, #4]
 8007184:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 8007188:	461a      	mov	r2, r3
 800718a:	2101      	movs	r1, #1
 800718c:	f006 f86a 	bl	800d264 <USB_EP0_OutStart>
            }
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8007190:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007192:	015a      	lsls	r2, r3, #5
 8007194:	69fb      	ldr	r3, [r7, #28]
 8007196:	4413      	add	r3, r2
 8007198:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800719c:	461a      	mov	r2, r3
 800719e:	2320      	movs	r3, #32
 80071a0:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT NAK interrupt */
          if ((epint & USB_OTG_DOEPINT_NAK) == USB_OTG_DOEPINT_NAK)
 80071a2:	69bb      	ldr	r3, [r7, #24]
 80071a4:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80071a8:	2b00      	cmp	r3, #0
 80071aa:	d009      	beq.n	80071c0 <HAL_PCD_IRQHandler+0x156>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_NAK);
 80071ac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80071ae:	015a      	lsls	r2, r3, #5
 80071b0:	69fb      	ldr	r3, [r7, #28]
 80071b2:	4413      	add	r3, r2
 80071b4:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80071b8:	461a      	mov	r2, r3
 80071ba:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80071be:	6093      	str	r3, [r2, #8]
          }
        }
        epnum++;
 80071c0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80071c2:	3301      	adds	r3, #1
 80071c4:	627b      	str	r3, [r7, #36]	; 0x24
        ep_intr >>= 1U;
 80071c6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80071c8:	085b      	lsrs	r3, r3, #1
 80071ca:	62bb      	str	r3, [r7, #40]	; 0x28
      while (ep_intr != 0U)
 80071cc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80071ce:	2b00      	cmp	r3, #0
 80071d0:	d18c      	bne.n	80070ec <HAL_PCD_IRQHandler+0x82>
      }
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IEPINT))
 80071d2:	687b      	ldr	r3, [r7, #4]
 80071d4:	681b      	ldr	r3, [r3, #0]
 80071d6:	4618      	mov	r0, r3
 80071d8:	f005 ff75 	bl	800d0c6 <USB_ReadInterrupts>
 80071dc:	4603      	mov	r3, r0
 80071de:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80071e2:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 80071e6:	f040 80c4 	bne.w	8007372 <HAL_PCD_IRQHandler+0x308>
    {
      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllInEpInterrupt(hpcd->Instance);
 80071ea:	687b      	ldr	r3, [r7, #4]
 80071ec:	681b      	ldr	r3, [r3, #0]
 80071ee:	4618      	mov	r0, r3
 80071f0:	f005 ff94 	bl	800d11c <USB_ReadDevAllInEpInterrupt>
 80071f4:	62b8      	str	r0, [r7, #40]	; 0x28

      epnum = 0U;
 80071f6:	2300      	movs	r3, #0
 80071f8:	627b      	str	r3, [r7, #36]	; 0x24

      while (ep_intr != 0U)
 80071fa:	e0b6      	b.n	800736a <HAL_PCD_IRQHandler+0x300>
      {
        if ((ep_intr & 0x1U) != 0U) /* In ITR */
 80071fc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80071fe:	f003 0301 	and.w	r3, r3, #1
 8007202:	2b00      	cmp	r3, #0
 8007204:	f000 80ab 	beq.w	800735e <HAL_PCD_IRQHandler+0x2f4>
        {
          epint = USB_ReadDevInEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 8007208:	687b      	ldr	r3, [r7, #4]
 800720a:	681b      	ldr	r3, [r3, #0]
 800720c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800720e:	b2d2      	uxtb	r2, r2
 8007210:	4611      	mov	r1, r2
 8007212:	4618      	mov	r0, r3
 8007214:	f005 ffb8 	bl	800d188 <USB_ReadDevInEPInterrupt>
 8007218:	61b8      	str	r0, [r7, #24]

          if ((epint & USB_OTG_DIEPINT_XFRC) == USB_OTG_DIEPINT_XFRC)
 800721a:	69bb      	ldr	r3, [r7, #24]
 800721c:	f003 0301 	and.w	r3, r3, #1
 8007220:	2b00      	cmp	r3, #0
 8007222:	d05b      	beq.n	80072dc <HAL_PCD_IRQHandler+0x272>
          {
            fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 8007224:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007226:	f003 030f 	and.w	r3, r3, #15
 800722a:	2201      	movs	r2, #1
 800722c:	fa02 f303 	lsl.w	r3, r2, r3
 8007230:	617b      	str	r3, [r7, #20]
            USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 8007232:	69fb      	ldr	r3, [r7, #28]
 8007234:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007238:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800723a:	697b      	ldr	r3, [r7, #20]
 800723c:	43db      	mvns	r3, r3
 800723e:	69f9      	ldr	r1, [r7, #28]
 8007240:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8007244:	4013      	ands	r3, r2
 8007246:	634b      	str	r3, [r1, #52]	; 0x34

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_XFRC);
 8007248:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800724a:	015a      	lsls	r2, r3, #5
 800724c:	69fb      	ldr	r3, [r7, #28]
 800724e:	4413      	add	r3, r2
 8007250:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007254:	461a      	mov	r2, r3
 8007256:	2301      	movs	r3, #1
 8007258:	6093      	str	r3, [r2, #8]

            if (hpcd->Init.dma_enable == 1U)
 800725a:	687b      	ldr	r3, [r7, #4]
 800725c:	691b      	ldr	r3, [r3, #16]
 800725e:	2b01      	cmp	r3, #1
 8007260:	d11b      	bne.n	800729a <HAL_PCD_IRQHandler+0x230>
            {
              hpcd->IN_ep[epnum].xfer_buff += hpcd->IN_ep[epnum].maxpacket;
 8007262:	6879      	ldr	r1, [r7, #4]
 8007264:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8007266:	4613      	mov	r3, r2
 8007268:	00db      	lsls	r3, r3, #3
 800726a:	1a9b      	subs	r3, r3, r2
 800726c:	009b      	lsls	r3, r3, #2
 800726e:	440b      	add	r3, r1
 8007270:	3348      	adds	r3, #72	; 0x48
 8007272:	6819      	ldr	r1, [r3, #0]
 8007274:	6878      	ldr	r0, [r7, #4]
 8007276:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8007278:	4613      	mov	r3, r2
 800727a:	00db      	lsls	r3, r3, #3
 800727c:	1a9b      	subs	r3, r3, r2
 800727e:	009b      	lsls	r3, r3, #2
 8007280:	4403      	add	r3, r0
 8007282:	3344      	adds	r3, #68	; 0x44
 8007284:	681b      	ldr	r3, [r3, #0]
 8007286:	4419      	add	r1, r3
 8007288:	6878      	ldr	r0, [r7, #4]
 800728a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800728c:	4613      	mov	r3, r2
 800728e:	00db      	lsls	r3, r3, #3
 8007290:	1a9b      	subs	r3, r3, r2
 8007292:	009b      	lsls	r3, r3, #2
 8007294:	4403      	add	r3, r0
 8007296:	3348      	adds	r3, #72	; 0x48
 8007298:	6019      	str	r1, [r3, #0]
            }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataInStageCallback(hpcd, (uint8_t)epnum);
#else
            HAL_PCD_DataInStageCallback(hpcd, (uint8_t)epnum);
 800729a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800729c:	b2db      	uxtb	r3, r3
 800729e:	4619      	mov	r1, r3
 80072a0:	6878      	ldr	r0, [r7, #4]
 80072a2:	f00d fa30 	bl	8014706 <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

            if (hpcd->Init.dma_enable == 1U)
 80072a6:	687b      	ldr	r3, [r7, #4]
 80072a8:	691b      	ldr	r3, [r3, #16]
 80072aa:	2b01      	cmp	r3, #1
 80072ac:	d116      	bne.n	80072dc <HAL_PCD_IRQHandler+0x272>
            {
              /* this is ZLP, so prepare EP0 for next setup */
              if ((epnum == 0U) && (hpcd->IN_ep[epnum].xfer_len == 0U))
 80072ae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80072b0:	2b00      	cmp	r3, #0
 80072b2:	d113      	bne.n	80072dc <HAL_PCD_IRQHandler+0x272>
 80072b4:	6879      	ldr	r1, [r7, #4]
 80072b6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80072b8:	4613      	mov	r3, r2
 80072ba:	00db      	lsls	r3, r3, #3
 80072bc:	1a9b      	subs	r3, r3, r2
 80072be:	009b      	lsls	r3, r3, #2
 80072c0:	440b      	add	r3, r1
 80072c2:	3350      	adds	r3, #80	; 0x50
 80072c4:	681b      	ldr	r3, [r3, #0]
 80072c6:	2b00      	cmp	r3, #0
 80072c8:	d108      	bne.n	80072dc <HAL_PCD_IRQHandler+0x272>
              {
                /* prepare to rx more setup packets */
                (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 80072ca:	687b      	ldr	r3, [r7, #4]
 80072cc:	6818      	ldr	r0, [r3, #0]
 80072ce:	687b      	ldr	r3, [r7, #4]
 80072d0:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 80072d4:	461a      	mov	r2, r3
 80072d6:	2101      	movs	r1, #1
 80072d8:	f005 ffc4 	bl	800d264 <USB_EP0_OutStart>
              }
            }
          }
          if ((epint & USB_OTG_DIEPINT_TOC) == USB_OTG_DIEPINT_TOC)
 80072dc:	69bb      	ldr	r3, [r7, #24]
 80072de:	f003 0308 	and.w	r3, r3, #8
 80072e2:	2b00      	cmp	r3, #0
 80072e4:	d008      	beq.n	80072f8 <HAL_PCD_IRQHandler+0x28e>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_TOC);
 80072e6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80072e8:	015a      	lsls	r2, r3, #5
 80072ea:	69fb      	ldr	r3, [r7, #28]
 80072ec:	4413      	add	r3, r2
 80072ee:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80072f2:	461a      	mov	r2, r3
 80072f4:	2308      	movs	r3, #8
 80072f6:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_ITTXFE) == USB_OTG_DIEPINT_ITTXFE)
 80072f8:	69bb      	ldr	r3, [r7, #24]
 80072fa:	f003 0310 	and.w	r3, r3, #16
 80072fe:	2b00      	cmp	r3, #0
 8007300:	d008      	beq.n	8007314 <HAL_PCD_IRQHandler+0x2aa>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_ITTXFE);
 8007302:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007304:	015a      	lsls	r2, r3, #5
 8007306:	69fb      	ldr	r3, [r7, #28]
 8007308:	4413      	add	r3, r2
 800730a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800730e:	461a      	mov	r2, r3
 8007310:	2310      	movs	r3, #16
 8007312:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_INEPNE) == USB_OTG_DIEPINT_INEPNE)
 8007314:	69bb      	ldr	r3, [r7, #24]
 8007316:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800731a:	2b00      	cmp	r3, #0
 800731c:	d008      	beq.n	8007330 <HAL_PCD_IRQHandler+0x2c6>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_INEPNE);
 800731e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007320:	015a      	lsls	r2, r3, #5
 8007322:	69fb      	ldr	r3, [r7, #28]
 8007324:	4413      	add	r3, r2
 8007326:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800732a:	461a      	mov	r2, r3
 800732c:	2340      	movs	r3, #64	; 0x40
 800732e:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_EPDISD) == USB_OTG_DIEPINT_EPDISD)
 8007330:	69bb      	ldr	r3, [r7, #24]
 8007332:	f003 0302 	and.w	r3, r3, #2
 8007336:	2b00      	cmp	r3, #0
 8007338:	d008      	beq.n	800734c <HAL_PCD_IRQHandler+0x2e2>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_EPDISD);
 800733a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800733c:	015a      	lsls	r2, r3, #5
 800733e:	69fb      	ldr	r3, [r7, #28]
 8007340:	4413      	add	r3, r2
 8007342:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007346:	461a      	mov	r2, r3
 8007348:	2302      	movs	r3, #2
 800734a:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_TXFE) == USB_OTG_DIEPINT_TXFE)
 800734c:	69bb      	ldr	r3, [r7, #24]
 800734e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007352:	2b00      	cmp	r3, #0
 8007354:	d003      	beq.n	800735e <HAL_PCD_IRQHandler+0x2f4>
          {
            (void)PCD_WriteEmptyTxFifo(hpcd, epnum);
 8007356:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8007358:	6878      	ldr	r0, [r7, #4]
 800735a:	f000 fc58 	bl	8007c0e <PCD_WriteEmptyTxFifo>
          }
        }
        epnum++;
 800735e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007360:	3301      	adds	r3, #1
 8007362:	627b      	str	r3, [r7, #36]	; 0x24
        ep_intr >>= 1U;
 8007364:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007366:	085b      	lsrs	r3, r3, #1
 8007368:	62bb      	str	r3, [r7, #40]	; 0x28
      while (ep_intr != 0U)
 800736a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800736c:	2b00      	cmp	r3, #0
 800736e:	f47f af45 	bne.w	80071fc <HAL_PCD_IRQHandler+0x192>
      }
    }

    /* Handle Resume Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT))
 8007372:	687b      	ldr	r3, [r7, #4]
 8007374:	681b      	ldr	r3, [r3, #0]
 8007376:	4618      	mov	r0, r3
 8007378:	f005 fea5 	bl	800d0c6 <USB_ReadInterrupts>
 800737c:	4603      	mov	r3, r0
 800737e:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8007382:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8007386:	d114      	bne.n	80073b2 <HAL_PCD_IRQHandler+0x348>
    {
      /* Clear the Remote Wake-up Signaling */
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 8007388:	69fb      	ldr	r3, [r7, #28]
 800738a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800738e:	685b      	ldr	r3, [r3, #4]
 8007390:	69fa      	ldr	r2, [r7, #28]
 8007392:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8007396:	f023 0301 	bic.w	r3, r3, #1
 800739a:	6053      	str	r3, [r2, #4]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ResumeCallback(hpcd);
#else
      HAL_PCD_ResumeCallback(hpcd);
 800739c:	6878      	ldr	r0, [r7, #4]
 800739e:	f00d fa29 	bl	80147f4 <HAL_PCD_ResumeCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT);
 80073a2:	687b      	ldr	r3, [r7, #4]
 80073a4:	681b      	ldr	r3, [r3, #0]
 80073a6:	695a      	ldr	r2, [r3, #20]
 80073a8:	687b      	ldr	r3, [r7, #4]
 80073aa:	681b      	ldr	r3, [r3, #0]
 80073ac:	f002 4200 	and.w	r2, r2, #2147483648	; 0x80000000
 80073b0:	615a      	str	r2, [r3, #20]
    }

    /* Handle Suspend Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP))
 80073b2:	687b      	ldr	r3, [r7, #4]
 80073b4:	681b      	ldr	r3, [r3, #0]
 80073b6:	4618      	mov	r0, r3
 80073b8:	f005 fe85 	bl	800d0c6 <USB_ReadInterrupts>
 80073bc:	4603      	mov	r3, r0
 80073be:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80073c2:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80073c6:	d112      	bne.n	80073ee <HAL_PCD_IRQHandler+0x384>
    {
      if ((USBx_DEVICE->DSTS & USB_OTG_DSTS_SUSPSTS) == USB_OTG_DSTS_SUSPSTS)
 80073c8:	69fb      	ldr	r3, [r7, #28]
 80073ca:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80073ce:	689b      	ldr	r3, [r3, #8]
 80073d0:	f003 0301 	and.w	r3, r3, #1
 80073d4:	2b01      	cmp	r3, #1
 80073d6:	d102      	bne.n	80073de <HAL_PCD_IRQHandler+0x374>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->SuspendCallback(hpcd);
#else
        HAL_PCD_SuspendCallback(hpcd);
 80073d8:	6878      	ldr	r0, [r7, #4]
 80073da:	f00d f9e5 	bl	80147a8 <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP);
 80073de:	687b      	ldr	r3, [r7, #4]
 80073e0:	681b      	ldr	r3, [r3, #0]
 80073e2:	695a      	ldr	r2, [r3, #20]
 80073e4:	687b      	ldr	r3, [r7, #4]
 80073e6:	681b      	ldr	r3, [r3, #0]
 80073e8:	f402 6200 	and.w	r2, r2, #2048	; 0x800
 80073ec:	615a      	str	r2, [r3, #20]
    }
    /* Handle Reset Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBRST))
 80073ee:	687b      	ldr	r3, [r7, #4]
 80073f0:	681b      	ldr	r3, [r3, #0]
 80073f2:	4618      	mov	r0, r3
 80073f4:	f005 fe67 	bl	800d0c6 <USB_ReadInterrupts>
 80073f8:	4603      	mov	r3, r0
 80073fa:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80073fe:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007402:	f040 80a7 	bne.w	8007554 <HAL_PCD_IRQHandler+0x4ea>
    {
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 8007406:	69fb      	ldr	r3, [r7, #28]
 8007408:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800740c:	685b      	ldr	r3, [r3, #4]
 800740e:	69fa      	ldr	r2, [r7, #28]
 8007410:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8007414:	f023 0301 	bic.w	r3, r3, #1
 8007418:	6053      	str	r3, [r2, #4]
      (void)USB_FlushTxFifo(hpcd->Instance, 0x10U);
 800741a:	687b      	ldr	r3, [r7, #4]
 800741c:	681b      	ldr	r3, [r3, #0]
 800741e:	2110      	movs	r1, #16
 8007420:	4618      	mov	r0, r3
 8007422:	f004 ffad 	bl	800c380 <USB_FlushTxFifo>

      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8007426:	2300      	movs	r3, #0
 8007428:	62fb      	str	r3, [r7, #44]	; 0x2c
 800742a:	e036      	b.n	800749a <HAL_PCD_IRQHandler+0x430>
      {
        USBx_INEP(i)->DIEPINT = 0xFB7FU;
 800742c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800742e:	015a      	lsls	r2, r3, #5
 8007430:	69fb      	ldr	r3, [r7, #28]
 8007432:	4413      	add	r3, r2
 8007434:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007438:	461a      	mov	r2, r3
 800743a:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 800743e:	6093      	str	r3, [r2, #8]
        USBx_INEP(i)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 8007440:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007442:	015a      	lsls	r2, r3, #5
 8007444:	69fb      	ldr	r3, [r7, #28]
 8007446:	4413      	add	r3, r2
 8007448:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800744c:	681b      	ldr	r3, [r3, #0]
 800744e:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8007450:	0151      	lsls	r1, r2, #5
 8007452:	69fa      	ldr	r2, [r7, #28]
 8007454:	440a      	add	r2, r1
 8007456:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800745a:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 800745e:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPINT = 0xFB7FU;
 8007460:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007462:	015a      	lsls	r2, r3, #5
 8007464:	69fb      	ldr	r3, [r7, #28]
 8007466:	4413      	add	r3, r2
 8007468:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800746c:	461a      	mov	r2, r3
 800746e:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 8007472:	6093      	str	r3, [r2, #8]
        USBx_OUTEP(i)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 8007474:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007476:	015a      	lsls	r2, r3, #5
 8007478:	69fb      	ldr	r3, [r7, #28]
 800747a:	4413      	add	r3, r2
 800747c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007480:	681b      	ldr	r3, [r3, #0]
 8007482:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8007484:	0151      	lsls	r1, r2, #5
 8007486:	69fa      	ldr	r2, [r7, #28]
 8007488:	440a      	add	r2, r1
 800748a:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800748e:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8007492:	6013      	str	r3, [r2, #0]
      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8007494:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007496:	3301      	adds	r3, #1
 8007498:	62fb      	str	r3, [r7, #44]	; 0x2c
 800749a:	687b      	ldr	r3, [r7, #4]
 800749c:	685b      	ldr	r3, [r3, #4]
 800749e:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80074a0:	429a      	cmp	r2, r3
 80074a2:	d3c3      	bcc.n	800742c <HAL_PCD_IRQHandler+0x3c2>
      }
      USBx_DEVICE->DAINTMSK |= 0x10001U;
 80074a4:	69fb      	ldr	r3, [r7, #28]
 80074a6:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80074aa:	69db      	ldr	r3, [r3, #28]
 80074ac:	69fa      	ldr	r2, [r7, #28]
 80074ae:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 80074b2:	f043 1301 	orr.w	r3, r3, #65537	; 0x10001
 80074b6:	61d3      	str	r3, [r2, #28]

      if (hpcd->Init.use_dedicated_ep1 != 0U)
 80074b8:	687b      	ldr	r3, [r7, #4]
 80074ba:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80074bc:	2b00      	cmp	r3, #0
 80074be:	d016      	beq.n	80074ee <HAL_PCD_IRQHandler+0x484>
      {
        USBx_DEVICE->DOUTEP1MSK |= USB_OTG_DOEPMSK_STUPM |
 80074c0:	69fb      	ldr	r3, [r7, #28]
 80074c2:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80074c6:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80074ca:	69fa      	ldr	r2, [r7, #28]
 80074cc:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 80074d0:	f043 030b 	orr.w	r3, r3, #11
 80074d4:	f8c2 3084 	str.w	r3, [r2, #132]	; 0x84
                                   USB_OTG_DOEPMSK_XFRCM |
                                   USB_OTG_DOEPMSK_EPDM;

        USBx_DEVICE->DINEP1MSK |= USB_OTG_DIEPMSK_TOM |
 80074d8:	69fb      	ldr	r3, [r7, #28]
 80074da:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80074de:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80074e0:	69fa      	ldr	r2, [r7, #28]
 80074e2:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 80074e6:	f043 030b 	orr.w	r3, r3, #11
 80074ea:	6453      	str	r3, [r2, #68]	; 0x44
 80074ec:	e015      	b.n	800751a <HAL_PCD_IRQHandler+0x4b0>
                                  USB_OTG_DIEPMSK_XFRCM |
                                  USB_OTG_DIEPMSK_EPDM;
      }
      else
      {
        USBx_DEVICE->DOEPMSK |= USB_OTG_DOEPMSK_STUPM |
 80074ee:	69fb      	ldr	r3, [r7, #28]
 80074f0:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80074f4:	695b      	ldr	r3, [r3, #20]
 80074f6:	69fa      	ldr	r2, [r7, #28]
 80074f8:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 80074fc:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8007500:	f043 032b 	orr.w	r3, r3, #43	; 0x2b
 8007504:	6153      	str	r3, [r2, #20]
                                USB_OTG_DOEPMSK_XFRCM |
                                USB_OTG_DOEPMSK_EPDM |
                                USB_OTG_DOEPMSK_OTEPSPRM |
                                USB_OTG_DOEPMSK_NAKM;

        USBx_DEVICE->DIEPMSK |= USB_OTG_DIEPMSK_TOM |
 8007506:	69fb      	ldr	r3, [r7, #28]
 8007508:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800750c:	691b      	ldr	r3, [r3, #16]
 800750e:	69fa      	ldr	r2, [r7, #28]
 8007510:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8007514:	f043 030b 	orr.w	r3, r3, #11
 8007518:	6113      	str	r3, [r2, #16]
                                USB_OTG_DIEPMSK_XFRCM |
                                USB_OTG_DIEPMSK_EPDM;
      }

      /* Set Default Address to 0 */
      USBx_DEVICE->DCFG &= ~USB_OTG_DCFG_DAD;
 800751a:	69fb      	ldr	r3, [r7, #28]
 800751c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007520:	681b      	ldr	r3, [r3, #0]
 8007522:	69fa      	ldr	r2, [r7, #28]
 8007524:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8007528:	f423 63fe 	bic.w	r3, r3, #2032	; 0x7f0
 800752c:	6013      	str	r3, [r2, #0]

      /* setup EP0 to receive SETUP packets */
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 800752e:	687b      	ldr	r3, [r7, #4]
 8007530:	6818      	ldr	r0, [r3, #0]
 8007532:	687b      	ldr	r3, [r7, #4]
 8007534:	691b      	ldr	r3, [r3, #16]
 8007536:	b2d9      	uxtb	r1, r3
                             (uint8_t *)hpcd->Setup);
 8007538:	687b      	ldr	r3, [r7, #4]
 800753a:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 800753e:	461a      	mov	r2, r3
 8007540:	f005 fe90 	bl	800d264 <USB_EP0_OutStart>

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBRST);
 8007544:	687b      	ldr	r3, [r7, #4]
 8007546:	681b      	ldr	r3, [r3, #0]
 8007548:	695a      	ldr	r2, [r3, #20]
 800754a:	687b      	ldr	r3, [r7, #4]
 800754c:	681b      	ldr	r3, [r3, #0]
 800754e:	f402 5280 	and.w	r2, r2, #4096	; 0x1000
 8007552:	615a      	str	r2, [r3, #20]
    }

    /* Handle Enumeration done Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE))
 8007554:	687b      	ldr	r3, [r7, #4]
 8007556:	681b      	ldr	r3, [r3, #0]
 8007558:	4618      	mov	r0, r3
 800755a:	f005 fdb4 	bl	800d0c6 <USB_ReadInterrupts>
 800755e:	4603      	mov	r3, r0
 8007560:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8007564:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8007568:	d124      	bne.n	80075b4 <HAL_PCD_IRQHandler+0x54a>
    {
      (void)USB_ActivateSetup(hpcd->Instance);
 800756a:	687b      	ldr	r3, [r7, #4]
 800756c:	681b      	ldr	r3, [r3, #0]
 800756e:	4618      	mov	r0, r3
 8007570:	f005 fe44 	bl	800d1fc <USB_ActivateSetup>
      hpcd->Init.speed = USB_GetDevSpeed(hpcd->Instance);
 8007574:	687b      	ldr	r3, [r7, #4]
 8007576:	681b      	ldr	r3, [r3, #0]
 8007578:	4618      	mov	r0, r3
 800757a:	f004 ff5d 	bl	800c438 <USB_GetDevSpeed>
 800757e:	4603      	mov	r3, r0
 8007580:	461a      	mov	r2, r3
 8007582:	687b      	ldr	r3, [r7, #4]
 8007584:	60da      	str	r2, [r3, #12]

      /* Set USB Turnaround time */
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 8007586:	687b      	ldr	r3, [r7, #4]
 8007588:	681c      	ldr	r4, [r3, #0]
 800758a:	f001 f9b9 	bl	8008900 <HAL_RCC_GetHCLKFreq>
 800758e:	4601      	mov	r1, r0
                                  HAL_RCC_GetHCLKFreq(),
                                  (uint8_t)hpcd->Init.speed);
 8007590:	687b      	ldr	r3, [r7, #4]
 8007592:	68db      	ldr	r3, [r3, #12]
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 8007594:	b2db      	uxtb	r3, r3
 8007596:	461a      	mov	r2, r3
 8007598:	4620      	mov	r0, r4
 800759a:	f004 fc93 	bl	800bec4 <USB_SetTurnaroundTime>

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ResetCallback(hpcd);
#else
      HAL_PCD_ResetCallback(hpcd);
 800759e:	6878      	ldr	r0, [r7, #4]
 80075a0:	f00d f8d9 	bl	8014756 <HAL_PCD_ResetCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE);
 80075a4:	687b      	ldr	r3, [r7, #4]
 80075a6:	681b      	ldr	r3, [r3, #0]
 80075a8:	695a      	ldr	r2, [r3, #20]
 80075aa:	687b      	ldr	r3, [r7, #4]
 80075ac:	681b      	ldr	r3, [r3, #0]
 80075ae:	f402 5200 	and.w	r2, r2, #8192	; 0x2000
 80075b2:	615a      	str	r2, [r3, #20]
    }

    /* Handle RxQLevel Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_RXFLVL))
 80075b4:	687b      	ldr	r3, [r7, #4]
 80075b6:	681b      	ldr	r3, [r3, #0]
 80075b8:	4618      	mov	r0, r3
 80075ba:	f005 fd84 	bl	800d0c6 <USB_ReadInterrupts>
 80075be:	4603      	mov	r3, r0
 80075c0:	f003 0310 	and.w	r3, r3, #16
 80075c4:	2b10      	cmp	r3, #16
 80075c6:	d161      	bne.n	800768c <HAL_PCD_IRQHandler+0x622>
    {
      USB_MASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 80075c8:	687b      	ldr	r3, [r7, #4]
 80075ca:	681b      	ldr	r3, [r3, #0]
 80075cc:	699a      	ldr	r2, [r3, #24]
 80075ce:	687b      	ldr	r3, [r7, #4]
 80075d0:	681b      	ldr	r3, [r3, #0]
 80075d2:	f022 0210 	bic.w	r2, r2, #16
 80075d6:	619a      	str	r2, [r3, #24]

      temp = USBx->GRXSTSP;
 80075d8:	6a3b      	ldr	r3, [r7, #32]
 80075da:	6a1b      	ldr	r3, [r3, #32]
 80075dc:	613b      	str	r3, [r7, #16]

      ep = &hpcd->OUT_ep[temp & USB_OTG_GRXSTSP_EPNUM];
 80075de:	693b      	ldr	r3, [r7, #16]
 80075e0:	f003 020f 	and.w	r2, r3, #15
 80075e4:	4613      	mov	r3, r2
 80075e6:	00db      	lsls	r3, r3, #3
 80075e8:	1a9b      	subs	r3, r3, r2
 80075ea:	009b      	lsls	r3, r3, #2
 80075ec:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 80075f0:	687a      	ldr	r2, [r7, #4]
 80075f2:	4413      	add	r3, r2
 80075f4:	3304      	adds	r3, #4
 80075f6:	60fb      	str	r3, [r7, #12]

      if (((temp & USB_OTG_GRXSTSP_PKTSTS) >> 17) ==  STS_DATA_UPDT)
 80075f8:	693b      	ldr	r3, [r7, #16]
 80075fa:	0c5b      	lsrs	r3, r3, #17
 80075fc:	f003 030f 	and.w	r3, r3, #15
 8007600:	2b02      	cmp	r3, #2
 8007602:	d124      	bne.n	800764e <HAL_PCD_IRQHandler+0x5e4>
      {
        if ((temp & USB_OTG_GRXSTSP_BCNT) != 0U)
 8007604:	693a      	ldr	r2, [r7, #16]
 8007606:	f647 73f0 	movw	r3, #32752	; 0x7ff0
 800760a:	4013      	ands	r3, r2
 800760c:	2b00      	cmp	r3, #0
 800760e:	d035      	beq.n	800767c <HAL_PCD_IRQHandler+0x612>
        {
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 8007610:	68fb      	ldr	r3, [r7, #12]
 8007612:	68d9      	ldr	r1, [r3, #12]
                               (uint16_t)((temp & USB_OTG_GRXSTSP_BCNT) >> 4));
 8007614:	693b      	ldr	r3, [r7, #16]
 8007616:	091b      	lsrs	r3, r3, #4
 8007618:	b29b      	uxth	r3, r3
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 800761a:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800761e:	b29b      	uxth	r3, r3
 8007620:	461a      	mov	r2, r3
 8007622:	6a38      	ldr	r0, [r7, #32]
 8007624:	f005 fc00 	bl	800ce28 <USB_ReadPacket>

          ep->xfer_buff += (temp & USB_OTG_GRXSTSP_BCNT) >> 4;
 8007628:	68fb      	ldr	r3, [r7, #12]
 800762a:	68da      	ldr	r2, [r3, #12]
 800762c:	693b      	ldr	r3, [r7, #16]
 800762e:	091b      	lsrs	r3, r3, #4
 8007630:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8007634:	441a      	add	r2, r3
 8007636:	68fb      	ldr	r3, [r7, #12]
 8007638:	60da      	str	r2, [r3, #12]
          ep->xfer_count += (temp & USB_OTG_GRXSTSP_BCNT) >> 4;
 800763a:	68fb      	ldr	r3, [r7, #12]
 800763c:	699a      	ldr	r2, [r3, #24]
 800763e:	693b      	ldr	r3, [r7, #16]
 8007640:	091b      	lsrs	r3, r3, #4
 8007642:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8007646:	441a      	add	r2, r3
 8007648:	68fb      	ldr	r3, [r7, #12]
 800764a:	619a      	str	r2, [r3, #24]
 800764c:	e016      	b.n	800767c <HAL_PCD_IRQHandler+0x612>
        }
      }
      else if (((temp & USB_OTG_GRXSTSP_PKTSTS) >> 17) ==  STS_SETUP_UPDT)
 800764e:	693b      	ldr	r3, [r7, #16]
 8007650:	0c5b      	lsrs	r3, r3, #17
 8007652:	f003 030f 	and.w	r3, r3, #15
 8007656:	2b06      	cmp	r3, #6
 8007658:	d110      	bne.n	800767c <HAL_PCD_IRQHandler+0x612>
      {
        (void)USB_ReadPacket(USBx, (uint8_t *)hpcd->Setup, 8U);
 800765a:	687b      	ldr	r3, [r7, #4]
 800765c:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 8007660:	2208      	movs	r2, #8
 8007662:	4619      	mov	r1, r3
 8007664:	6a38      	ldr	r0, [r7, #32]
 8007666:	f005 fbdf 	bl	800ce28 <USB_ReadPacket>
        ep->xfer_count += (temp & USB_OTG_GRXSTSP_BCNT) >> 4;
 800766a:	68fb      	ldr	r3, [r7, #12]
 800766c:	699a      	ldr	r2, [r3, #24]
 800766e:	693b      	ldr	r3, [r7, #16]
 8007670:	091b      	lsrs	r3, r3, #4
 8007672:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8007676:	441a      	add	r2, r3
 8007678:	68fb      	ldr	r3, [r7, #12]
 800767a:	619a      	str	r2, [r3, #24]
      }
      else
      {
        /* ... */
      }
      USB_UNMASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 800767c:	687b      	ldr	r3, [r7, #4]
 800767e:	681b      	ldr	r3, [r3, #0]
 8007680:	699a      	ldr	r2, [r3, #24]
 8007682:	687b      	ldr	r3, [r7, #4]
 8007684:	681b      	ldr	r3, [r3, #0]
 8007686:	f042 0210 	orr.w	r2, r2, #16
 800768a:	619a      	str	r2, [r3, #24]
    }

    /* Handle SOF Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SOF))
 800768c:	687b      	ldr	r3, [r7, #4]
 800768e:	681b      	ldr	r3, [r3, #0]
 8007690:	4618      	mov	r0, r3
 8007692:	f005 fd18 	bl	800d0c6 <USB_ReadInterrupts>
 8007696:	4603      	mov	r3, r0
 8007698:	f003 0308 	and.w	r3, r3, #8
 800769c:	2b08      	cmp	r3, #8
 800769e:	d10a      	bne.n	80076b6 <HAL_PCD_IRQHandler+0x64c>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->SOFCallback(hpcd);
#else
      HAL_PCD_SOFCallback(hpcd);
 80076a0:	6878      	ldr	r0, [r7, #4]
 80076a2:	f00d f84a 	bl	801473a <HAL_PCD_SOFCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SOF);
 80076a6:	687b      	ldr	r3, [r7, #4]
 80076a8:	681b      	ldr	r3, [r3, #0]
 80076aa:	695a      	ldr	r2, [r3, #20]
 80076ac:	687b      	ldr	r3, [r7, #4]
 80076ae:	681b      	ldr	r3, [r3, #0]
 80076b0:	f002 0208 	and.w	r2, r2, #8
 80076b4:	615a      	str	r2, [r3, #20]
    }

    /* Handle Incomplete ISO IN Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR))
 80076b6:	687b      	ldr	r3, [r7, #4]
 80076b8:	681b      	ldr	r3, [r3, #0]
 80076ba:	4618      	mov	r0, r3
 80076bc:	f005 fd03 	bl	800d0c6 <USB_ReadInterrupts>
 80076c0:	4603      	mov	r3, r0
 80076c2:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80076c6:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80076ca:	d10f      	bne.n	80076ec <HAL_PCD_IRQHandler+0x682>
    {
      /* Keep application checking the corresponding Iso IN endpoint
      causing the incomplete Interrupt */
      epnum = 0U;
 80076cc:	2300      	movs	r3, #0
 80076ce:	627b      	str	r3, [r7, #36]	; 0x24

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
 80076d0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80076d2:	b2db      	uxtb	r3, r3
 80076d4:	4619      	mov	r1, r3
 80076d6:	6878      	ldr	r0, [r7, #4]
 80076d8:	f00d f8ac 	bl	8014834 <HAL_PCD_ISOINIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR);
 80076dc:	687b      	ldr	r3, [r7, #4]
 80076de:	681b      	ldr	r3, [r3, #0]
 80076e0:	695a      	ldr	r2, [r3, #20]
 80076e2:	687b      	ldr	r3, [r7, #4]
 80076e4:	681b      	ldr	r3, [r3, #0]
 80076e6:	f402 1280 	and.w	r2, r2, #1048576	; 0x100000
 80076ea:	615a      	str	r2, [r3, #20]
    }

    /* Handle Incomplete ISO OUT Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 80076ec:	687b      	ldr	r3, [r7, #4]
 80076ee:	681b      	ldr	r3, [r3, #0]
 80076f0:	4618      	mov	r0, r3
 80076f2:	f005 fce8 	bl	800d0c6 <USB_ReadInterrupts>
 80076f6:	4603      	mov	r3, r0
 80076f8:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80076fc:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8007700:	d10f      	bne.n	8007722 <HAL_PCD_IRQHandler+0x6b8>
    {
      /* Keep application checking the corresponding Iso OUT endpoint
      causing the incomplete Interrupt */
      epnum = 0U;
 8007702:	2300      	movs	r3, #0
 8007704:	627b      	str	r3, [r7, #36]	; 0x24

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
 8007706:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007708:	b2db      	uxtb	r3, r3
 800770a:	4619      	mov	r1, r3
 800770c:	6878      	ldr	r0, [r7, #4]
 800770e:	f00d f87f 	bl	8014810 <HAL_PCD_ISOOUTIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 8007712:	687b      	ldr	r3, [r7, #4]
 8007714:	681b      	ldr	r3, [r3, #0]
 8007716:	695a      	ldr	r2, [r3, #20]
 8007718:	687b      	ldr	r3, [r7, #4]
 800771a:	681b      	ldr	r3, [r3, #0]
 800771c:	f402 1200 	and.w	r2, r2, #2097152	; 0x200000
 8007720:	615a      	str	r2, [r3, #20]
    }

    /* Handle Connection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT))
 8007722:	687b      	ldr	r3, [r7, #4]
 8007724:	681b      	ldr	r3, [r3, #0]
 8007726:	4618      	mov	r0, r3
 8007728:	f005 fccd 	bl	800d0c6 <USB_ReadInterrupts>
 800772c:	4603      	mov	r3, r0
 800772e:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 8007732:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007736:	d10a      	bne.n	800774e <HAL_PCD_IRQHandler+0x6e4>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ConnectCallback(hpcd);
#else
      HAL_PCD_ConnectCallback(hpcd);
 8007738:	6878      	ldr	r0, [r7, #4]
 800773a:	f00d f88d 	bl	8014858 <HAL_PCD_ConnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT);
 800773e:	687b      	ldr	r3, [r7, #4]
 8007740:	681b      	ldr	r3, [r3, #0]
 8007742:	695a      	ldr	r2, [r3, #20]
 8007744:	687b      	ldr	r3, [r7, #4]
 8007746:	681b      	ldr	r3, [r3, #0]
 8007748:	f002 4280 	and.w	r2, r2, #1073741824	; 0x40000000
 800774c:	615a      	str	r2, [r3, #20]
    }

    /* Handle Disconnection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OTGINT))
 800774e:	687b      	ldr	r3, [r7, #4]
 8007750:	681b      	ldr	r3, [r3, #0]
 8007752:	4618      	mov	r0, r3
 8007754:	f005 fcb7 	bl	800d0c6 <USB_ReadInterrupts>
 8007758:	4603      	mov	r3, r0
 800775a:	f003 0304 	and.w	r3, r3, #4
 800775e:	2b04      	cmp	r3, #4
 8007760:	d115      	bne.n	800778e <HAL_PCD_IRQHandler+0x724>
    {
      temp = hpcd->Instance->GOTGINT;
 8007762:	687b      	ldr	r3, [r7, #4]
 8007764:	681b      	ldr	r3, [r3, #0]
 8007766:	685b      	ldr	r3, [r3, #4]
 8007768:	613b      	str	r3, [r7, #16]

      if ((temp & USB_OTG_GOTGINT_SEDET) == USB_OTG_GOTGINT_SEDET)
 800776a:	693b      	ldr	r3, [r7, #16]
 800776c:	f003 0304 	and.w	r3, r3, #4
 8007770:	2b00      	cmp	r3, #0
 8007772:	d002      	beq.n	800777a <HAL_PCD_IRQHandler+0x710>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DisconnectCallback(hpcd);
#else
        HAL_PCD_DisconnectCallback(hpcd);
 8007774:	6878      	ldr	r0, [r7, #4]
 8007776:	f00d f87d 	bl	8014874 <HAL_PCD_DisconnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      hpcd->Instance->GOTGINT |= temp;
 800777a:	687b      	ldr	r3, [r7, #4]
 800777c:	681b      	ldr	r3, [r3, #0]
 800777e:	6859      	ldr	r1, [r3, #4]
 8007780:	687b      	ldr	r3, [r7, #4]
 8007782:	681b      	ldr	r3, [r3, #0]
 8007784:	693a      	ldr	r2, [r7, #16]
 8007786:	430a      	orrs	r2, r1
 8007788:	605a      	str	r2, [r3, #4]
 800778a:	e000      	b.n	800778e <HAL_PCD_IRQHandler+0x724>
      return;
 800778c:	bf00      	nop
    }
  }
}
 800778e:	3734      	adds	r7, #52	; 0x34
 8007790:	46bd      	mov	sp, r7
 8007792:	bd90      	pop	{r4, r7, pc}

08007794 <HAL_PCD_SetAddress>:
  * @param  hpcd PCD handle
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 8007794:	b580      	push	{r7, lr}
 8007796:	b082      	sub	sp, #8
 8007798:	af00      	add	r7, sp, #0
 800779a:	6078      	str	r0, [r7, #4]
 800779c:	460b      	mov	r3, r1
 800779e:	70fb      	strb	r3, [r7, #3]
  __HAL_LOCK(hpcd);
 80077a0:	687b      	ldr	r3, [r7, #4]
 80077a2:	f893 33bc 	ldrb.w	r3, [r3, #956]	; 0x3bc
 80077a6:	2b01      	cmp	r3, #1
 80077a8:	d101      	bne.n	80077ae <HAL_PCD_SetAddress+0x1a>
 80077aa:	2302      	movs	r3, #2
 80077ac:	e013      	b.n	80077d6 <HAL_PCD_SetAddress+0x42>
 80077ae:	687b      	ldr	r3, [r7, #4]
 80077b0:	2201      	movs	r2, #1
 80077b2:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc
  hpcd->USB_Address = address;
 80077b6:	687b      	ldr	r3, [r7, #4]
 80077b8:	78fa      	ldrb	r2, [r7, #3]
 80077ba:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  (void)USB_SetDevAddress(hpcd->Instance, address);
 80077be:	687b      	ldr	r3, [r7, #4]
 80077c0:	681b      	ldr	r3, [r3, #0]
 80077c2:	78fa      	ldrb	r2, [r7, #3]
 80077c4:	4611      	mov	r1, r2
 80077c6:	4618      	mov	r0, r3
 80077c8:	f005 fc28 	bl	800d01c <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 80077cc:	687b      	ldr	r3, [r7, #4]
 80077ce:	2200      	movs	r2, #0
 80077d0:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc
  return HAL_OK;
 80077d4:	2300      	movs	r3, #0
}
 80077d6:	4618      	mov	r0, r3
 80077d8:	3708      	adds	r7, #8
 80077da:	46bd      	mov	sp, r7
 80077dc:	bd80      	pop	{r7, pc}

080077de <HAL_PCD_EP_Open>:
  * @param  ep_mps endpoint max packet size
  * @param  ep_type endpoint type
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint16_t ep_mps, uint8_t ep_type)
{
 80077de:	b580      	push	{r7, lr}
 80077e0:	b084      	sub	sp, #16
 80077e2:	af00      	add	r7, sp, #0
 80077e4:	6078      	str	r0, [r7, #4]
 80077e6:	4608      	mov	r0, r1
 80077e8:	4611      	mov	r1, r2
 80077ea:	461a      	mov	r2, r3
 80077ec:	4603      	mov	r3, r0
 80077ee:	70fb      	strb	r3, [r7, #3]
 80077f0:	460b      	mov	r3, r1
 80077f2:	803b      	strh	r3, [r7, #0]
 80077f4:	4613      	mov	r3, r2
 80077f6:	70bb      	strb	r3, [r7, #2]
  HAL_StatusTypeDef  ret = HAL_OK;
 80077f8:	2300      	movs	r3, #0
 80077fa:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 80077fc:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8007800:	2b00      	cmp	r3, #0
 8007802:	da0f      	bge.n	8007824 <HAL_PCD_EP_Open+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8007804:	78fb      	ldrb	r3, [r7, #3]
 8007806:	f003 020f 	and.w	r2, r3, #15
 800780a:	4613      	mov	r3, r2
 800780c:	00db      	lsls	r3, r3, #3
 800780e:	1a9b      	subs	r3, r3, r2
 8007810:	009b      	lsls	r3, r3, #2
 8007812:	3338      	adds	r3, #56	; 0x38
 8007814:	687a      	ldr	r2, [r7, #4]
 8007816:	4413      	add	r3, r2
 8007818:	3304      	adds	r3, #4
 800781a:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 800781c:	68fb      	ldr	r3, [r7, #12]
 800781e:	2201      	movs	r2, #1
 8007820:	705a      	strb	r2, [r3, #1]
 8007822:	e00f      	b.n	8007844 <HAL_PCD_EP_Open+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8007824:	78fb      	ldrb	r3, [r7, #3]
 8007826:	f003 020f 	and.w	r2, r3, #15
 800782a:	4613      	mov	r3, r2
 800782c:	00db      	lsls	r3, r3, #3
 800782e:	1a9b      	subs	r3, r3, r2
 8007830:	009b      	lsls	r3, r3, #2
 8007832:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 8007836:	687a      	ldr	r2, [r7, #4]
 8007838:	4413      	add	r3, r2
 800783a:	3304      	adds	r3, #4
 800783c:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 800783e:	68fb      	ldr	r3, [r7, #12]
 8007840:	2200      	movs	r2, #0
 8007842:	705a      	strb	r2, [r3, #1]
  }

  ep->num = ep_addr & EP_ADDR_MSK;
 8007844:	78fb      	ldrb	r3, [r7, #3]
 8007846:	f003 030f 	and.w	r3, r3, #15
 800784a:	b2da      	uxtb	r2, r3
 800784c:	68fb      	ldr	r3, [r7, #12]
 800784e:	701a      	strb	r2, [r3, #0]
  ep->maxpacket = ep_mps;
 8007850:	883a      	ldrh	r2, [r7, #0]
 8007852:	68fb      	ldr	r3, [r7, #12]
 8007854:	609a      	str	r2, [r3, #8]
  ep->type = ep_type;
 8007856:	68fb      	ldr	r3, [r7, #12]
 8007858:	78ba      	ldrb	r2, [r7, #2]
 800785a:	70da      	strb	r2, [r3, #3]

  if (ep->is_in != 0U)
 800785c:	68fb      	ldr	r3, [r7, #12]
 800785e:	785b      	ldrb	r3, [r3, #1]
 8007860:	2b00      	cmp	r3, #0
 8007862:	d004      	beq.n	800786e <HAL_PCD_EP_Open+0x90>
  {
    /* Assign a Tx FIFO */
    ep->tx_fifo_num = ep->num;
 8007864:	68fb      	ldr	r3, [r7, #12]
 8007866:	781b      	ldrb	r3, [r3, #0]
 8007868:	b29a      	uxth	r2, r3
 800786a:	68fb      	ldr	r3, [r7, #12]
 800786c:	80da      	strh	r2, [r3, #6]
  }
  /* Set initial data PID. */
  if (ep_type == EP_TYPE_BULK)
 800786e:	78bb      	ldrb	r3, [r7, #2]
 8007870:	2b02      	cmp	r3, #2
 8007872:	d102      	bne.n	800787a <HAL_PCD_EP_Open+0x9c>
  {
    ep->data_pid_start = 0U;
 8007874:	68fb      	ldr	r3, [r7, #12]
 8007876:	2200      	movs	r2, #0
 8007878:	711a      	strb	r2, [r3, #4]
  }

  __HAL_LOCK(hpcd);
 800787a:	687b      	ldr	r3, [r7, #4]
 800787c:	f893 33bc 	ldrb.w	r3, [r3, #956]	; 0x3bc
 8007880:	2b01      	cmp	r3, #1
 8007882:	d101      	bne.n	8007888 <HAL_PCD_EP_Open+0xaa>
 8007884:	2302      	movs	r3, #2
 8007886:	e00e      	b.n	80078a6 <HAL_PCD_EP_Open+0xc8>
 8007888:	687b      	ldr	r3, [r7, #4]
 800788a:	2201      	movs	r2, #1
 800788c:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 8007890:	687b      	ldr	r3, [r7, #4]
 8007892:	681b      	ldr	r3, [r3, #0]
 8007894:	68f9      	ldr	r1, [r7, #12]
 8007896:	4618      	mov	r0, r3
 8007898:	f004 fdf2 	bl	800c480 <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 800789c:	687b      	ldr	r3, [r7, #4]
 800789e:	2200      	movs	r2, #0
 80078a0:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

  return ret;
 80078a4:	7afb      	ldrb	r3, [r7, #11]
}
 80078a6:	4618      	mov	r0, r3
 80078a8:	3710      	adds	r7, #16
 80078aa:	46bd      	mov	sp, r7
 80078ac:	bd80      	pop	{r7, pc}

080078ae <HAL_PCD_EP_Close>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 80078ae:	b580      	push	{r7, lr}
 80078b0:	b084      	sub	sp, #16
 80078b2:	af00      	add	r7, sp, #0
 80078b4:	6078      	str	r0, [r7, #4]
 80078b6:	460b      	mov	r3, r1
 80078b8:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 80078ba:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80078be:	2b00      	cmp	r3, #0
 80078c0:	da0f      	bge.n	80078e2 <HAL_PCD_EP_Close+0x34>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80078c2:	78fb      	ldrb	r3, [r7, #3]
 80078c4:	f003 020f 	and.w	r2, r3, #15
 80078c8:	4613      	mov	r3, r2
 80078ca:	00db      	lsls	r3, r3, #3
 80078cc:	1a9b      	subs	r3, r3, r2
 80078ce:	009b      	lsls	r3, r3, #2
 80078d0:	3338      	adds	r3, #56	; 0x38
 80078d2:	687a      	ldr	r2, [r7, #4]
 80078d4:	4413      	add	r3, r2
 80078d6:	3304      	adds	r3, #4
 80078d8:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 80078da:	68fb      	ldr	r3, [r7, #12]
 80078dc:	2201      	movs	r2, #1
 80078de:	705a      	strb	r2, [r3, #1]
 80078e0:	e00f      	b.n	8007902 <HAL_PCD_EP_Close+0x54>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 80078e2:	78fb      	ldrb	r3, [r7, #3]
 80078e4:	f003 020f 	and.w	r2, r3, #15
 80078e8:	4613      	mov	r3, r2
 80078ea:	00db      	lsls	r3, r3, #3
 80078ec:	1a9b      	subs	r3, r3, r2
 80078ee:	009b      	lsls	r3, r3, #2
 80078f0:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 80078f4:	687a      	ldr	r2, [r7, #4]
 80078f6:	4413      	add	r3, r2
 80078f8:	3304      	adds	r3, #4
 80078fa:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 80078fc:	68fb      	ldr	r3, [r7, #12]
 80078fe:	2200      	movs	r2, #0
 8007900:	705a      	strb	r2, [r3, #1]
  }
  ep->num   = ep_addr & EP_ADDR_MSK;
 8007902:	78fb      	ldrb	r3, [r7, #3]
 8007904:	f003 030f 	and.w	r3, r3, #15
 8007908:	b2da      	uxtb	r2, r3
 800790a:	68fb      	ldr	r3, [r7, #12]
 800790c:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 800790e:	687b      	ldr	r3, [r7, #4]
 8007910:	f893 33bc 	ldrb.w	r3, [r3, #956]	; 0x3bc
 8007914:	2b01      	cmp	r3, #1
 8007916:	d101      	bne.n	800791c <HAL_PCD_EP_Close+0x6e>
 8007918:	2302      	movs	r3, #2
 800791a:	e00e      	b.n	800793a <HAL_PCD_EP_Close+0x8c>
 800791c:	687b      	ldr	r3, [r7, #4]
 800791e:	2201      	movs	r2, #1
 8007920:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 8007924:	687b      	ldr	r3, [r7, #4]
 8007926:	681b      	ldr	r3, [r3, #0]
 8007928:	68f9      	ldr	r1, [r7, #12]
 800792a:	4618      	mov	r0, r3
 800792c:	f004 fe2e 	bl	800c58c <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8007930:	687b      	ldr	r3, [r7, #4]
 8007932:	2200      	movs	r2, #0
 8007934:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc
  return HAL_OK;
 8007938:	2300      	movs	r3, #0
}
 800793a:	4618      	mov	r0, r3
 800793c:	3710      	adds	r7, #16
 800793e:	46bd      	mov	sp, r7
 8007940:	bd80      	pop	{r7, pc}

08007942 <HAL_PCD_EP_Receive>:
  * @param  pBuf pointer to the reception buffer
  * @param  len amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8007942:	b580      	push	{r7, lr}
 8007944:	b086      	sub	sp, #24
 8007946:	af00      	add	r7, sp, #0
 8007948:	60f8      	str	r0, [r7, #12]
 800794a:	607a      	str	r2, [r7, #4]
 800794c:	603b      	str	r3, [r7, #0]
 800794e:	460b      	mov	r3, r1
 8007950:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8007952:	7afb      	ldrb	r3, [r7, #11]
 8007954:	f003 020f 	and.w	r2, r3, #15
 8007958:	4613      	mov	r3, r2
 800795a:	00db      	lsls	r3, r3, #3
 800795c:	1a9b      	subs	r3, r3, r2
 800795e:	009b      	lsls	r3, r3, #2
 8007960:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 8007964:	68fa      	ldr	r2, [r7, #12]
 8007966:	4413      	add	r3, r2
 8007968:	3304      	adds	r3, #4
 800796a:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 800796c:	697b      	ldr	r3, [r7, #20]
 800796e:	687a      	ldr	r2, [r7, #4]
 8007970:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 8007972:	697b      	ldr	r3, [r7, #20]
 8007974:	683a      	ldr	r2, [r7, #0]
 8007976:	615a      	str	r2, [r3, #20]
  ep->xfer_count = 0U;
 8007978:	697b      	ldr	r3, [r7, #20]
 800797a:	2200      	movs	r2, #0
 800797c:	619a      	str	r2, [r3, #24]
  ep->is_in = 0U;
 800797e:	697b      	ldr	r3, [r7, #20]
 8007980:	2200      	movs	r2, #0
 8007982:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8007984:	7afb      	ldrb	r3, [r7, #11]
 8007986:	f003 030f 	and.w	r3, r3, #15
 800798a:	b2da      	uxtb	r2, r3
 800798c:	697b      	ldr	r3, [r7, #20]
 800798e:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 8007990:	68fb      	ldr	r3, [r7, #12]
 8007992:	691b      	ldr	r3, [r3, #16]
 8007994:	2b01      	cmp	r3, #1
 8007996:	d102      	bne.n	800799e <HAL_PCD_EP_Receive+0x5c>
  {
    ep->dma_addr = (uint32_t)pBuf;
 8007998:	687a      	ldr	r2, [r7, #4]
 800799a:	697b      	ldr	r3, [r7, #20]
 800799c:	611a      	str	r2, [r3, #16]
  }

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 800799e:	7afb      	ldrb	r3, [r7, #11]
 80079a0:	f003 030f 	and.w	r3, r3, #15
 80079a4:	2b00      	cmp	r3, #0
 80079a6:	d109      	bne.n	80079bc <HAL_PCD_EP_Receive+0x7a>
  {
    (void)USB_EP0StartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 80079a8:	68fb      	ldr	r3, [r7, #12]
 80079aa:	6818      	ldr	r0, [r3, #0]
 80079ac:	68fb      	ldr	r3, [r7, #12]
 80079ae:	691b      	ldr	r3, [r3, #16]
 80079b0:	b2db      	uxtb	r3, r3
 80079b2:	461a      	mov	r2, r3
 80079b4:	6979      	ldr	r1, [r7, #20]
 80079b6:	f005 f8b1 	bl	800cb1c <USB_EP0StartXfer>
 80079ba:	e008      	b.n	80079ce <HAL_PCD_EP_Receive+0x8c>
  }
  else
  {
    (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 80079bc:	68fb      	ldr	r3, [r7, #12]
 80079be:	6818      	ldr	r0, [r3, #0]
 80079c0:	68fb      	ldr	r3, [r7, #12]
 80079c2:	691b      	ldr	r3, [r3, #16]
 80079c4:	b2db      	uxtb	r3, r3
 80079c6:	461a      	mov	r2, r3
 80079c8:	6979      	ldr	r1, [r7, #20]
 80079ca:	f004 fe63 	bl	800c694 <USB_EPStartXfer>
  }

  return HAL_OK;
 80079ce:	2300      	movs	r3, #0
}
 80079d0:	4618      	mov	r0, r3
 80079d2:	3718      	adds	r7, #24
 80079d4:	46bd      	mov	sp, r7
 80079d6:	bd80      	pop	{r7, pc}

080079d8 <HAL_PCD_EP_GetRxCount>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval Data Size
  */
uint32_t HAL_PCD_EP_GetRxCount(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 80079d8:	b480      	push	{r7}
 80079da:	b083      	sub	sp, #12
 80079dc:	af00      	add	r7, sp, #0
 80079de:	6078      	str	r0, [r7, #4]
 80079e0:	460b      	mov	r3, r1
 80079e2:	70fb      	strb	r3, [r7, #3]
  return hpcd->OUT_ep[ep_addr & EP_ADDR_MSK].xfer_count;
 80079e4:	78fb      	ldrb	r3, [r7, #3]
 80079e6:	f003 020f 	and.w	r2, r3, #15
 80079ea:	6879      	ldr	r1, [r7, #4]
 80079ec:	4613      	mov	r3, r2
 80079ee:	00db      	lsls	r3, r3, #3
 80079f0:	1a9b      	subs	r3, r3, r2
 80079f2:	009b      	lsls	r3, r3, #2
 80079f4:	440b      	add	r3, r1
 80079f6:	f503 7305 	add.w	r3, r3, #532	; 0x214
 80079fa:	681b      	ldr	r3, [r3, #0]
}
 80079fc:	4618      	mov	r0, r3
 80079fe:	370c      	adds	r7, #12
 8007a00:	46bd      	mov	sp, r7
 8007a02:	bc80      	pop	{r7}
 8007a04:	4770      	bx	lr

08007a06 <HAL_PCD_EP_Transmit>:
  * @param  pBuf pointer to the transmission buffer
  * @param  len amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8007a06:	b580      	push	{r7, lr}
 8007a08:	b086      	sub	sp, #24
 8007a0a:	af00      	add	r7, sp, #0
 8007a0c:	60f8      	str	r0, [r7, #12]
 8007a0e:	607a      	str	r2, [r7, #4]
 8007a10:	603b      	str	r3, [r7, #0]
 8007a12:	460b      	mov	r3, r1
 8007a14:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8007a16:	7afb      	ldrb	r3, [r7, #11]
 8007a18:	f003 020f 	and.w	r2, r3, #15
 8007a1c:	4613      	mov	r3, r2
 8007a1e:	00db      	lsls	r3, r3, #3
 8007a20:	1a9b      	subs	r3, r3, r2
 8007a22:	009b      	lsls	r3, r3, #2
 8007a24:	3338      	adds	r3, #56	; 0x38
 8007a26:	68fa      	ldr	r2, [r7, #12]
 8007a28:	4413      	add	r3, r2
 8007a2a:	3304      	adds	r3, #4
 8007a2c:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8007a2e:	697b      	ldr	r3, [r7, #20]
 8007a30:	687a      	ldr	r2, [r7, #4]
 8007a32:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 8007a34:	697b      	ldr	r3, [r7, #20]
 8007a36:	683a      	ldr	r2, [r7, #0]
 8007a38:	615a      	str	r2, [r3, #20]
  ep->xfer_count = 0U;
 8007a3a:	697b      	ldr	r3, [r7, #20]
 8007a3c:	2200      	movs	r2, #0
 8007a3e:	619a      	str	r2, [r3, #24]
  ep->is_in = 1U;
 8007a40:	697b      	ldr	r3, [r7, #20]
 8007a42:	2201      	movs	r2, #1
 8007a44:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8007a46:	7afb      	ldrb	r3, [r7, #11]
 8007a48:	f003 030f 	and.w	r3, r3, #15
 8007a4c:	b2da      	uxtb	r2, r3
 8007a4e:	697b      	ldr	r3, [r7, #20]
 8007a50:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 8007a52:	68fb      	ldr	r3, [r7, #12]
 8007a54:	691b      	ldr	r3, [r3, #16]
 8007a56:	2b01      	cmp	r3, #1
 8007a58:	d102      	bne.n	8007a60 <HAL_PCD_EP_Transmit+0x5a>
  {
    ep->dma_addr = (uint32_t)pBuf;
 8007a5a:	687a      	ldr	r2, [r7, #4]
 8007a5c:	697b      	ldr	r3, [r7, #20]
 8007a5e:	611a      	str	r2, [r3, #16]
  }

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 8007a60:	7afb      	ldrb	r3, [r7, #11]
 8007a62:	f003 030f 	and.w	r3, r3, #15
 8007a66:	2b00      	cmp	r3, #0
 8007a68:	d109      	bne.n	8007a7e <HAL_PCD_EP_Transmit+0x78>
  {
    (void)USB_EP0StartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8007a6a:	68fb      	ldr	r3, [r7, #12]
 8007a6c:	6818      	ldr	r0, [r3, #0]
 8007a6e:	68fb      	ldr	r3, [r7, #12]
 8007a70:	691b      	ldr	r3, [r3, #16]
 8007a72:	b2db      	uxtb	r3, r3
 8007a74:	461a      	mov	r2, r3
 8007a76:	6979      	ldr	r1, [r7, #20]
 8007a78:	f005 f850 	bl	800cb1c <USB_EP0StartXfer>
 8007a7c:	e008      	b.n	8007a90 <HAL_PCD_EP_Transmit+0x8a>
  }
  else
  {
    (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8007a7e:	68fb      	ldr	r3, [r7, #12]
 8007a80:	6818      	ldr	r0, [r3, #0]
 8007a82:	68fb      	ldr	r3, [r7, #12]
 8007a84:	691b      	ldr	r3, [r3, #16]
 8007a86:	b2db      	uxtb	r3, r3
 8007a88:	461a      	mov	r2, r3
 8007a8a:	6979      	ldr	r1, [r7, #20]
 8007a8c:	f004 fe02 	bl	800c694 <USB_EPStartXfer>
  }

  return HAL_OK;
 8007a90:	2300      	movs	r3, #0
}
 8007a92:	4618      	mov	r0, r3
 8007a94:	3718      	adds	r7, #24
 8007a96:	46bd      	mov	sp, r7
 8007a98:	bd80      	pop	{r7, pc}

08007a9a <HAL_PCD_EP_SetStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8007a9a:	b580      	push	{r7, lr}
 8007a9c:	b084      	sub	sp, #16
 8007a9e:	af00      	add	r7, sp, #0
 8007aa0:	6078      	str	r0, [r7, #4]
 8007aa2:	460b      	mov	r3, r1
 8007aa4:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 8007aa6:	78fb      	ldrb	r3, [r7, #3]
 8007aa8:	f003 020f 	and.w	r2, r3, #15
 8007aac:	687b      	ldr	r3, [r7, #4]
 8007aae:	685b      	ldr	r3, [r3, #4]
 8007ab0:	429a      	cmp	r2, r3
 8007ab2:	d901      	bls.n	8007ab8 <HAL_PCD_EP_SetStall+0x1e>
  {
    return HAL_ERROR;
 8007ab4:	2301      	movs	r3, #1
 8007ab6:	e050      	b.n	8007b5a <HAL_PCD_EP_SetStall+0xc0>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8007ab8:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8007abc:	2b00      	cmp	r3, #0
 8007abe:	da0f      	bge.n	8007ae0 <HAL_PCD_EP_SetStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8007ac0:	78fb      	ldrb	r3, [r7, #3]
 8007ac2:	f003 020f 	and.w	r2, r3, #15
 8007ac6:	4613      	mov	r3, r2
 8007ac8:	00db      	lsls	r3, r3, #3
 8007aca:	1a9b      	subs	r3, r3, r2
 8007acc:	009b      	lsls	r3, r3, #2
 8007ace:	3338      	adds	r3, #56	; 0x38
 8007ad0:	687a      	ldr	r2, [r7, #4]
 8007ad2:	4413      	add	r3, r2
 8007ad4:	3304      	adds	r3, #4
 8007ad6:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8007ad8:	68fb      	ldr	r3, [r7, #12]
 8007ada:	2201      	movs	r2, #1
 8007adc:	705a      	strb	r2, [r3, #1]
 8007ade:	e00d      	b.n	8007afc <HAL_PCD_EP_SetStall+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 8007ae0:	78fa      	ldrb	r2, [r7, #3]
 8007ae2:	4613      	mov	r3, r2
 8007ae4:	00db      	lsls	r3, r3, #3
 8007ae6:	1a9b      	subs	r3, r3, r2
 8007ae8:	009b      	lsls	r3, r3, #2
 8007aea:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 8007aee:	687a      	ldr	r2, [r7, #4]
 8007af0:	4413      	add	r3, r2
 8007af2:	3304      	adds	r3, #4
 8007af4:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8007af6:	68fb      	ldr	r3, [r7, #12]
 8007af8:	2200      	movs	r2, #0
 8007afa:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 1U;
 8007afc:	68fb      	ldr	r3, [r7, #12]
 8007afe:	2201      	movs	r2, #1
 8007b00:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8007b02:	78fb      	ldrb	r3, [r7, #3]
 8007b04:	f003 030f 	and.w	r3, r3, #15
 8007b08:	b2da      	uxtb	r2, r3
 8007b0a:	68fb      	ldr	r3, [r7, #12]
 8007b0c:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8007b0e:	687b      	ldr	r3, [r7, #4]
 8007b10:	f893 33bc 	ldrb.w	r3, [r3, #956]	; 0x3bc
 8007b14:	2b01      	cmp	r3, #1
 8007b16:	d101      	bne.n	8007b1c <HAL_PCD_EP_SetStall+0x82>
 8007b18:	2302      	movs	r3, #2
 8007b1a:	e01e      	b.n	8007b5a <HAL_PCD_EP_SetStall+0xc0>
 8007b1c:	687b      	ldr	r3, [r7, #4]
 8007b1e:	2201      	movs	r2, #1
 8007b20:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

  (void)USB_EPSetStall(hpcd->Instance, ep);
 8007b24:	687b      	ldr	r3, [r7, #4]
 8007b26:	681b      	ldr	r3, [r3, #0]
 8007b28:	68f9      	ldr	r1, [r7, #12]
 8007b2a:	4618      	mov	r0, r3
 8007b2c:	f005 f9a4 	bl	800ce78 <USB_EPSetStall>
  if ((ep_addr & EP_ADDR_MSK) == 0U)
 8007b30:	78fb      	ldrb	r3, [r7, #3]
 8007b32:	f003 030f 	and.w	r3, r3, #15
 8007b36:	2b00      	cmp	r3, #0
 8007b38:	d10a      	bne.n	8007b50 <HAL_PCD_EP_SetStall+0xb6>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable, (uint8_t *)hpcd->Setup);
 8007b3a:	687b      	ldr	r3, [r7, #4]
 8007b3c:	6818      	ldr	r0, [r3, #0]
 8007b3e:	687b      	ldr	r3, [r7, #4]
 8007b40:	691b      	ldr	r3, [r3, #16]
 8007b42:	b2d9      	uxtb	r1, r3
 8007b44:	687b      	ldr	r3, [r7, #4]
 8007b46:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 8007b4a:	461a      	mov	r2, r3
 8007b4c:	f005 fb8a 	bl	800d264 <USB_EP0_OutStart>
  }
  __HAL_UNLOCK(hpcd);
 8007b50:	687b      	ldr	r3, [r7, #4]
 8007b52:	2200      	movs	r2, #0
 8007b54:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

  return HAL_OK;
 8007b58:	2300      	movs	r3, #0
}
 8007b5a:	4618      	mov	r0, r3
 8007b5c:	3710      	adds	r7, #16
 8007b5e:	46bd      	mov	sp, r7
 8007b60:	bd80      	pop	{r7, pc}

08007b62 <HAL_PCD_EP_ClrStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8007b62:	b580      	push	{r7, lr}
 8007b64:	b084      	sub	sp, #16
 8007b66:	af00      	add	r7, sp, #0
 8007b68:	6078      	str	r0, [r7, #4]
 8007b6a:	460b      	mov	r3, r1
 8007b6c:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 8007b6e:	78fb      	ldrb	r3, [r7, #3]
 8007b70:	f003 020f 	and.w	r2, r3, #15
 8007b74:	687b      	ldr	r3, [r7, #4]
 8007b76:	685b      	ldr	r3, [r3, #4]
 8007b78:	429a      	cmp	r2, r3
 8007b7a:	d901      	bls.n	8007b80 <HAL_PCD_EP_ClrStall+0x1e>
  {
    return HAL_ERROR;
 8007b7c:	2301      	movs	r3, #1
 8007b7e:	e042      	b.n	8007c06 <HAL_PCD_EP_ClrStall+0xa4>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8007b80:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8007b84:	2b00      	cmp	r3, #0
 8007b86:	da0f      	bge.n	8007ba8 <HAL_PCD_EP_ClrStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8007b88:	78fb      	ldrb	r3, [r7, #3]
 8007b8a:	f003 020f 	and.w	r2, r3, #15
 8007b8e:	4613      	mov	r3, r2
 8007b90:	00db      	lsls	r3, r3, #3
 8007b92:	1a9b      	subs	r3, r3, r2
 8007b94:	009b      	lsls	r3, r3, #2
 8007b96:	3338      	adds	r3, #56	; 0x38
 8007b98:	687a      	ldr	r2, [r7, #4]
 8007b9a:	4413      	add	r3, r2
 8007b9c:	3304      	adds	r3, #4
 8007b9e:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8007ba0:	68fb      	ldr	r3, [r7, #12]
 8007ba2:	2201      	movs	r2, #1
 8007ba4:	705a      	strb	r2, [r3, #1]
 8007ba6:	e00f      	b.n	8007bc8 <HAL_PCD_EP_ClrStall+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8007ba8:	78fb      	ldrb	r3, [r7, #3]
 8007baa:	f003 020f 	and.w	r2, r3, #15
 8007bae:	4613      	mov	r3, r2
 8007bb0:	00db      	lsls	r3, r3, #3
 8007bb2:	1a9b      	subs	r3, r3, r2
 8007bb4:	009b      	lsls	r3, r3, #2
 8007bb6:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 8007bba:	687a      	ldr	r2, [r7, #4]
 8007bbc:	4413      	add	r3, r2
 8007bbe:	3304      	adds	r3, #4
 8007bc0:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8007bc2:	68fb      	ldr	r3, [r7, #12]
 8007bc4:	2200      	movs	r2, #0
 8007bc6:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 0U;
 8007bc8:	68fb      	ldr	r3, [r7, #12]
 8007bca:	2200      	movs	r2, #0
 8007bcc:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8007bce:	78fb      	ldrb	r3, [r7, #3]
 8007bd0:	f003 030f 	and.w	r3, r3, #15
 8007bd4:	b2da      	uxtb	r2, r3
 8007bd6:	68fb      	ldr	r3, [r7, #12]
 8007bd8:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8007bda:	687b      	ldr	r3, [r7, #4]
 8007bdc:	f893 33bc 	ldrb.w	r3, [r3, #956]	; 0x3bc
 8007be0:	2b01      	cmp	r3, #1
 8007be2:	d101      	bne.n	8007be8 <HAL_PCD_EP_ClrStall+0x86>
 8007be4:	2302      	movs	r3, #2
 8007be6:	e00e      	b.n	8007c06 <HAL_PCD_EP_ClrStall+0xa4>
 8007be8:	687b      	ldr	r3, [r7, #4]
 8007bea:	2201      	movs	r2, #1
 8007bec:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc
  (void)USB_EPClearStall(hpcd->Instance, ep);
 8007bf0:	687b      	ldr	r3, [r7, #4]
 8007bf2:	681b      	ldr	r3, [r3, #0]
 8007bf4:	68f9      	ldr	r1, [r7, #12]
 8007bf6:	4618      	mov	r0, r3
 8007bf8:	f005 f9ab 	bl	800cf52 <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 8007bfc:	687b      	ldr	r3, [r7, #4]
 8007bfe:	2200      	movs	r2, #0
 8007c00:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

  return HAL_OK;
 8007c04:	2300      	movs	r3, #0
}
 8007c06:	4618      	mov	r0, r3
 8007c08:	3710      	adds	r7, #16
 8007c0a:	46bd      	mov	sp, r7
 8007c0c:	bd80      	pop	{r7, pc}

08007c0e <PCD_WriteEmptyTxFifo>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_WriteEmptyTxFifo(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8007c0e:	b580      	push	{r7, lr}
 8007c10:	b08a      	sub	sp, #40	; 0x28
 8007c12:	af02      	add	r7, sp, #8
 8007c14:	6078      	str	r0, [r7, #4]
 8007c16:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8007c18:	687b      	ldr	r3, [r7, #4]
 8007c1a:	681b      	ldr	r3, [r3, #0]
 8007c1c:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007c1e:	697b      	ldr	r3, [r7, #20]
 8007c20:	613b      	str	r3, [r7, #16]
  USB_OTG_EPTypeDef *ep;
  uint32_t len;
  uint32_t len32b;
  uint32_t fifoemptymsk;

  ep = &hpcd->IN_ep[epnum];
 8007c22:	683a      	ldr	r2, [r7, #0]
 8007c24:	4613      	mov	r3, r2
 8007c26:	00db      	lsls	r3, r3, #3
 8007c28:	1a9b      	subs	r3, r3, r2
 8007c2a:	009b      	lsls	r3, r3, #2
 8007c2c:	3338      	adds	r3, #56	; 0x38
 8007c2e:	687a      	ldr	r2, [r7, #4]
 8007c30:	4413      	add	r3, r2
 8007c32:	3304      	adds	r3, #4
 8007c34:	60fb      	str	r3, [r7, #12]

  if (ep->xfer_count > ep->xfer_len)
 8007c36:	68fb      	ldr	r3, [r7, #12]
 8007c38:	699a      	ldr	r2, [r3, #24]
 8007c3a:	68fb      	ldr	r3, [r7, #12]
 8007c3c:	695b      	ldr	r3, [r3, #20]
 8007c3e:	429a      	cmp	r2, r3
 8007c40:	d901      	bls.n	8007c46 <PCD_WriteEmptyTxFifo+0x38>
  {
    return HAL_ERROR;
 8007c42:	2301      	movs	r3, #1
 8007c44:	e06c      	b.n	8007d20 <PCD_WriteEmptyTxFifo+0x112>
  }

  len = ep->xfer_len - ep->xfer_count;
 8007c46:	68fb      	ldr	r3, [r7, #12]
 8007c48:	695a      	ldr	r2, [r3, #20]
 8007c4a:	68fb      	ldr	r3, [r7, #12]
 8007c4c:	699b      	ldr	r3, [r3, #24]
 8007c4e:	1ad3      	subs	r3, r2, r3
 8007c50:	61fb      	str	r3, [r7, #28]

  if (len > ep->maxpacket)
 8007c52:	68fb      	ldr	r3, [r7, #12]
 8007c54:	689b      	ldr	r3, [r3, #8]
 8007c56:	69fa      	ldr	r2, [r7, #28]
 8007c58:	429a      	cmp	r2, r3
 8007c5a:	d902      	bls.n	8007c62 <PCD_WriteEmptyTxFifo+0x54>
  {
    len = ep->maxpacket;
 8007c5c:	68fb      	ldr	r3, [r7, #12]
 8007c5e:	689b      	ldr	r3, [r3, #8]
 8007c60:	61fb      	str	r3, [r7, #28]
  }

  len32b = (len + 3U) / 4U;
 8007c62:	69fb      	ldr	r3, [r7, #28]
 8007c64:	3303      	adds	r3, #3
 8007c66:	089b      	lsrs	r3, r3, #2
 8007c68:	61bb      	str	r3, [r7, #24]

  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8007c6a:	e02b      	b.n	8007cc4 <PCD_WriteEmptyTxFifo+0xb6>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
  {
    /* Write the FIFO */
    len = ep->xfer_len - ep->xfer_count;
 8007c6c:	68fb      	ldr	r3, [r7, #12]
 8007c6e:	695a      	ldr	r2, [r3, #20]
 8007c70:	68fb      	ldr	r3, [r7, #12]
 8007c72:	699b      	ldr	r3, [r3, #24]
 8007c74:	1ad3      	subs	r3, r2, r3
 8007c76:	61fb      	str	r3, [r7, #28]

    if (len > ep->maxpacket)
 8007c78:	68fb      	ldr	r3, [r7, #12]
 8007c7a:	689b      	ldr	r3, [r3, #8]
 8007c7c:	69fa      	ldr	r2, [r7, #28]
 8007c7e:	429a      	cmp	r2, r3
 8007c80:	d902      	bls.n	8007c88 <PCD_WriteEmptyTxFifo+0x7a>
    {
      len = ep->maxpacket;
 8007c82:	68fb      	ldr	r3, [r7, #12]
 8007c84:	689b      	ldr	r3, [r3, #8]
 8007c86:	61fb      	str	r3, [r7, #28]
    }
    len32b = (len + 3U) / 4U;
 8007c88:	69fb      	ldr	r3, [r7, #28]
 8007c8a:	3303      	adds	r3, #3
 8007c8c:	089b      	lsrs	r3, r3, #2
 8007c8e:	61bb      	str	r3, [r7, #24]

    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 8007c90:	68fb      	ldr	r3, [r7, #12]
 8007c92:	68d9      	ldr	r1, [r3, #12]
 8007c94:	683b      	ldr	r3, [r7, #0]
 8007c96:	b2da      	uxtb	r2, r3
 8007c98:	69fb      	ldr	r3, [r7, #28]
 8007c9a:	b298      	uxth	r0, r3
                          (uint8_t)hpcd->Init.dma_enable);
 8007c9c:	687b      	ldr	r3, [r7, #4]
 8007c9e:	691b      	ldr	r3, [r3, #16]
    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 8007ca0:	b2db      	uxtb	r3, r3
 8007ca2:	9300      	str	r3, [sp, #0]
 8007ca4:	4603      	mov	r3, r0
 8007ca6:	6978      	ldr	r0, [r7, #20]
 8007ca8:	f005 f88a 	bl	800cdc0 <USB_WritePacket>

    ep->xfer_buff  += len;
 8007cac:	68fb      	ldr	r3, [r7, #12]
 8007cae:	68da      	ldr	r2, [r3, #12]
 8007cb0:	69fb      	ldr	r3, [r7, #28]
 8007cb2:	441a      	add	r2, r3
 8007cb4:	68fb      	ldr	r3, [r7, #12]
 8007cb6:	60da      	str	r2, [r3, #12]
    ep->xfer_count += len;
 8007cb8:	68fb      	ldr	r3, [r7, #12]
 8007cba:	699a      	ldr	r2, [r3, #24]
 8007cbc:	69fb      	ldr	r3, [r7, #28]
 8007cbe:	441a      	add	r2, r3
 8007cc0:	68fb      	ldr	r3, [r7, #12]
 8007cc2:	619a      	str	r2, [r3, #24]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8007cc4:	683b      	ldr	r3, [r7, #0]
 8007cc6:	015a      	lsls	r2, r3, #5
 8007cc8:	693b      	ldr	r3, [r7, #16]
 8007cca:	4413      	add	r3, r2
 8007ccc:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007cd0:	699b      	ldr	r3, [r3, #24]
 8007cd2:	b29b      	uxth	r3, r3
 8007cd4:	69ba      	ldr	r2, [r7, #24]
 8007cd6:	429a      	cmp	r2, r3
 8007cd8:	d809      	bhi.n	8007cee <PCD_WriteEmptyTxFifo+0xe0>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 8007cda:	68fb      	ldr	r3, [r7, #12]
 8007cdc:	699a      	ldr	r2, [r3, #24]
 8007cde:	68fb      	ldr	r3, [r7, #12]
 8007ce0:	695b      	ldr	r3, [r3, #20]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8007ce2:	429a      	cmp	r2, r3
 8007ce4:	d203      	bcs.n	8007cee <PCD_WriteEmptyTxFifo+0xe0>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 8007ce6:	68fb      	ldr	r3, [r7, #12]
 8007ce8:	695b      	ldr	r3, [r3, #20]
 8007cea:	2b00      	cmp	r3, #0
 8007cec:	d1be      	bne.n	8007c6c <PCD_WriteEmptyTxFifo+0x5e>
  }

  if (ep->xfer_len <= ep->xfer_count)
 8007cee:	68fb      	ldr	r3, [r7, #12]
 8007cf0:	695a      	ldr	r2, [r3, #20]
 8007cf2:	68fb      	ldr	r3, [r7, #12]
 8007cf4:	699b      	ldr	r3, [r3, #24]
 8007cf6:	429a      	cmp	r2, r3
 8007cf8:	d811      	bhi.n	8007d1e <PCD_WriteEmptyTxFifo+0x110>
  {
    fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 8007cfa:	683b      	ldr	r3, [r7, #0]
 8007cfc:	f003 030f 	and.w	r3, r3, #15
 8007d00:	2201      	movs	r2, #1
 8007d02:	fa02 f303 	lsl.w	r3, r2, r3
 8007d06:	60bb      	str	r3, [r7, #8]
    USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 8007d08:	693b      	ldr	r3, [r7, #16]
 8007d0a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007d0e:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8007d10:	68bb      	ldr	r3, [r7, #8]
 8007d12:	43db      	mvns	r3, r3
 8007d14:	6939      	ldr	r1, [r7, #16]
 8007d16:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8007d1a:	4013      	ands	r3, r2
 8007d1c:	634b      	str	r3, [r1, #52]	; 0x34
  }

  return HAL_OK;
 8007d1e:	2300      	movs	r3, #0
}
 8007d20:	4618      	mov	r0, r3
 8007d22:	3720      	adds	r7, #32
 8007d24:	46bd      	mov	sp, r7
 8007d26:	bd80      	pop	{r7, pc}

08007d28 <PCD_EP_OutXfrComplete_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutXfrComplete_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8007d28:	b580      	push	{r7, lr}
 8007d2a:	b086      	sub	sp, #24
 8007d2c:	af00      	add	r7, sp, #0
 8007d2e:	6078      	str	r0, [r7, #4]
 8007d30:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8007d32:	687b      	ldr	r3, [r7, #4]
 8007d34:	681b      	ldr	r3, [r3, #0]
 8007d36:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007d38:	697b      	ldr	r3, [r7, #20]
 8007d3a:	613b      	str	r3, [r7, #16]
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 8007d3c:	697b      	ldr	r3, [r7, #20]
 8007d3e:	333c      	adds	r3, #60	; 0x3c
 8007d40:	3304      	adds	r3, #4
 8007d42:	681b      	ldr	r3, [r3, #0]
 8007d44:	60fb      	str	r3, [r7, #12]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 8007d46:	683b      	ldr	r3, [r7, #0]
 8007d48:	015a      	lsls	r2, r3, #5
 8007d4a:	693b      	ldr	r3, [r7, #16]
 8007d4c:	4413      	add	r3, r2
 8007d4e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007d52:	689b      	ldr	r3, [r3, #8]
 8007d54:	60bb      	str	r3, [r7, #8]

  if (hpcd->Init.dma_enable == 1U)
 8007d56:	687b      	ldr	r3, [r7, #4]
 8007d58:	691b      	ldr	r3, [r3, #16]
 8007d5a:	2b01      	cmp	r3, #1
 8007d5c:	f040 80b3 	bne.w	8007ec6 <PCD_EP_OutXfrComplete_int+0x19e>
  {
    if ((DoepintReg & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP) /* Class C */
 8007d60:	68bb      	ldr	r3, [r7, #8]
 8007d62:	f003 0308 	and.w	r3, r3, #8
 8007d66:	2b00      	cmp	r3, #0
 8007d68:	d028      	beq.n	8007dbc <PCD_EP_OutXfrComplete_int+0x94>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8007d6a:	68fb      	ldr	r3, [r7, #12]
 8007d6c:	4a70      	ldr	r2, [pc, #448]	; (8007f30 <PCD_EP_OutXfrComplete_int+0x208>)
 8007d6e:	4293      	cmp	r3, r2
 8007d70:	d90e      	bls.n	8007d90 <PCD_EP_OutXfrComplete_int+0x68>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 8007d72:	68bb      	ldr	r3, [r7, #8]
 8007d74:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8007d78:	2b00      	cmp	r3, #0
 8007d7a:	d009      	beq.n	8007d90 <PCD_EP_OutXfrComplete_int+0x68>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8007d7c:	683b      	ldr	r3, [r7, #0]
 8007d7e:	015a      	lsls	r2, r3, #5
 8007d80:	693b      	ldr	r3, [r7, #16]
 8007d82:	4413      	add	r3, r2
 8007d84:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007d88:	461a      	mov	r2, r3
 8007d8a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8007d8e:	6093      	str	r3, [r2, #8]

      /* Inform the upper layer that a setup packet is available */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->SetupStageCallback(hpcd);
#else
      HAL_PCD_SetupStageCallback(hpcd);
 8007d90:	6878      	ldr	r0, [r7, #4]
 8007d92:	f00c fc8b 	bl	80146ac <HAL_PCD_SetupStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8007d96:	687b      	ldr	r3, [r7, #4]
 8007d98:	6818      	ldr	r0, [r3, #0]
 8007d9a:	687b      	ldr	r3, [r7, #4]
 8007d9c:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 8007da0:	461a      	mov	r2, r3
 8007da2:	2101      	movs	r1, #1
 8007da4:	f005 fa5e 	bl	800d264 <USB_EP0_OutStart>
      CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STUP);
 8007da8:	683b      	ldr	r3, [r7, #0]
 8007daa:	015a      	lsls	r2, r3, #5
 8007dac:	693b      	ldr	r3, [r7, #16]
 8007dae:	4413      	add	r3, r2
 8007db0:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007db4:	461a      	mov	r2, r3
 8007db6:	2308      	movs	r3, #8
 8007db8:	6093      	str	r3, [r2, #8]
 8007dba:	e0b3      	b.n	8007f24 <PCD_EP_OutXfrComplete_int+0x1fc>
    }
    else if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR) /* Class E */
 8007dbc:	68bb      	ldr	r3, [r7, #8]
 8007dbe:	f003 0320 	and.w	r3, r3, #32
 8007dc2:	2b00      	cmp	r3, #0
 8007dc4:	d009      	beq.n	8007dda <PCD_EP_OutXfrComplete_int+0xb2>
    {
      CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8007dc6:	683b      	ldr	r3, [r7, #0]
 8007dc8:	015a      	lsls	r2, r3, #5
 8007dca:	693b      	ldr	r3, [r7, #16]
 8007dcc:	4413      	add	r3, r2
 8007dce:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007dd2:	461a      	mov	r2, r3
 8007dd4:	2320      	movs	r3, #32
 8007dd6:	6093      	str	r3, [r2, #8]
 8007dd8:	e0a4      	b.n	8007f24 <PCD_EP_OutXfrComplete_int+0x1fc>
    }
    else if ((DoepintReg & (USB_OTG_DOEPINT_STUP | USB_OTG_DOEPINT_OTEPSPR)) == 0U)
 8007dda:	68bb      	ldr	r3, [r7, #8]
 8007ddc:	f003 0328 	and.w	r3, r3, #40	; 0x28
 8007de0:	2b00      	cmp	r3, #0
 8007de2:	f040 809f 	bne.w	8007f24 <PCD_EP_OutXfrComplete_int+0x1fc>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8007de6:	68fb      	ldr	r3, [r7, #12]
 8007de8:	4a51      	ldr	r2, [pc, #324]	; (8007f30 <PCD_EP_OutXfrComplete_int+0x208>)
 8007dea:	4293      	cmp	r3, r2
 8007dec:	d90f      	bls.n	8007e0e <PCD_EP_OutXfrComplete_int+0xe6>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 8007dee:	68bb      	ldr	r3, [r7, #8]
 8007df0:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8007df4:	2b00      	cmp	r3, #0
 8007df6:	d00a      	beq.n	8007e0e <PCD_EP_OutXfrComplete_int+0xe6>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8007df8:	683b      	ldr	r3, [r7, #0]
 8007dfa:	015a      	lsls	r2, r3, #5
 8007dfc:	693b      	ldr	r3, [r7, #16]
 8007dfe:	4413      	add	r3, r2
 8007e00:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007e04:	461a      	mov	r2, r3
 8007e06:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8007e0a:	6093      	str	r3, [r2, #8]
 8007e0c:	e08a      	b.n	8007f24 <PCD_EP_OutXfrComplete_int+0x1fc>
      }
      else
      {
        /* out data packet received over EP0 */
        hpcd->OUT_ep[epnum].xfer_count =
          hpcd->OUT_ep[epnum].maxpacket -
 8007e0e:	6879      	ldr	r1, [r7, #4]
 8007e10:	683a      	ldr	r2, [r7, #0]
 8007e12:	4613      	mov	r3, r2
 8007e14:	00db      	lsls	r3, r3, #3
 8007e16:	1a9b      	subs	r3, r3, r2
 8007e18:	009b      	lsls	r3, r3, #2
 8007e1a:	440b      	add	r3, r1
 8007e1c:	f503 7301 	add.w	r3, r3, #516	; 0x204
 8007e20:	681a      	ldr	r2, [r3, #0]
          (USBx_OUTEP(epnum)->DOEPTSIZ & USB_OTG_DOEPTSIZ_XFRSIZ);
 8007e22:	683b      	ldr	r3, [r7, #0]
 8007e24:	0159      	lsls	r1, r3, #5
 8007e26:	693b      	ldr	r3, [r7, #16]
 8007e28:	440b      	add	r3, r1
 8007e2a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007e2e:	691b      	ldr	r3, [r3, #16]
 8007e30:	f3c3 0312 	ubfx	r3, r3, #0, #19
          hpcd->OUT_ep[epnum].maxpacket -
 8007e34:	1ad1      	subs	r1, r2, r3
        hpcd->OUT_ep[epnum].xfer_count =
 8007e36:	6878      	ldr	r0, [r7, #4]
 8007e38:	683a      	ldr	r2, [r7, #0]
 8007e3a:	4613      	mov	r3, r2
 8007e3c:	00db      	lsls	r3, r3, #3
 8007e3e:	1a9b      	subs	r3, r3, r2
 8007e40:	009b      	lsls	r3, r3, #2
 8007e42:	4403      	add	r3, r0
 8007e44:	f503 7305 	add.w	r3, r3, #532	; 0x214
 8007e48:	6019      	str	r1, [r3, #0]

        hpcd->OUT_ep[epnum].xfer_buff += hpcd->OUT_ep[epnum].maxpacket;
 8007e4a:	6879      	ldr	r1, [r7, #4]
 8007e4c:	683a      	ldr	r2, [r7, #0]
 8007e4e:	4613      	mov	r3, r2
 8007e50:	00db      	lsls	r3, r3, #3
 8007e52:	1a9b      	subs	r3, r3, r2
 8007e54:	009b      	lsls	r3, r3, #2
 8007e56:	440b      	add	r3, r1
 8007e58:	f503 7302 	add.w	r3, r3, #520	; 0x208
 8007e5c:	6819      	ldr	r1, [r3, #0]
 8007e5e:	6878      	ldr	r0, [r7, #4]
 8007e60:	683a      	ldr	r2, [r7, #0]
 8007e62:	4613      	mov	r3, r2
 8007e64:	00db      	lsls	r3, r3, #3
 8007e66:	1a9b      	subs	r3, r3, r2
 8007e68:	009b      	lsls	r3, r3, #2
 8007e6a:	4403      	add	r3, r0
 8007e6c:	f503 7301 	add.w	r3, r3, #516	; 0x204
 8007e70:	681b      	ldr	r3, [r3, #0]
 8007e72:	4419      	add	r1, r3
 8007e74:	6878      	ldr	r0, [r7, #4]
 8007e76:	683a      	ldr	r2, [r7, #0]
 8007e78:	4613      	mov	r3, r2
 8007e7a:	00db      	lsls	r3, r3, #3
 8007e7c:	1a9b      	subs	r3, r3, r2
 8007e7e:	009b      	lsls	r3, r3, #2
 8007e80:	4403      	add	r3, r0
 8007e82:	f503 7302 	add.w	r3, r3, #520	; 0x208
 8007e86:	6019      	str	r1, [r3, #0]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8007e88:	683b      	ldr	r3, [r7, #0]
 8007e8a:	b2db      	uxtb	r3, r3
 8007e8c:	4619      	mov	r1, r3
 8007e8e:	6878      	ldr	r0, [r7, #4]
 8007e90:	f00c fc1e 	bl	80146d0 <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

        if ((epnum == 0U) && (hpcd->OUT_ep[epnum].xfer_len == 0U))
 8007e94:	683b      	ldr	r3, [r7, #0]
 8007e96:	2b00      	cmp	r3, #0
 8007e98:	d144      	bne.n	8007f24 <PCD_EP_OutXfrComplete_int+0x1fc>
 8007e9a:	6879      	ldr	r1, [r7, #4]
 8007e9c:	683a      	ldr	r2, [r7, #0]
 8007e9e:	4613      	mov	r3, r2
 8007ea0:	00db      	lsls	r3, r3, #3
 8007ea2:	1a9b      	subs	r3, r3, r2
 8007ea4:	009b      	lsls	r3, r3, #2
 8007ea6:	440b      	add	r3, r1
 8007ea8:	f503 7304 	add.w	r3, r3, #528	; 0x210
 8007eac:	681b      	ldr	r3, [r3, #0]
 8007eae:	2b00      	cmp	r3, #0
 8007eb0:	d138      	bne.n	8007f24 <PCD_EP_OutXfrComplete_int+0x1fc>
        {
          /* this is ZLP, so prepare EP0 for next setup */
          (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8007eb2:	687b      	ldr	r3, [r7, #4]
 8007eb4:	6818      	ldr	r0, [r3, #0]
 8007eb6:	687b      	ldr	r3, [r7, #4]
 8007eb8:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 8007ebc:	461a      	mov	r2, r3
 8007ebe:	2101      	movs	r1, #1
 8007ec0:	f005 f9d0 	bl	800d264 <USB_EP0_OutStart>
 8007ec4:	e02e      	b.n	8007f24 <PCD_EP_OutXfrComplete_int+0x1fc>
      /* ... */
    }
  }
  else
  {
    if (gSNPSiD == USB_OTG_CORE_ID_310A)
 8007ec6:	68fb      	ldr	r3, [r7, #12]
 8007ec8:	4a1a      	ldr	r2, [pc, #104]	; (8007f34 <PCD_EP_OutXfrComplete_int+0x20c>)
 8007eca:	4293      	cmp	r3, r2
 8007ecc:	d124      	bne.n	8007f18 <PCD_EP_OutXfrComplete_int+0x1f0>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX)
 8007ece:	68bb      	ldr	r3, [r7, #8]
 8007ed0:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8007ed4:	2b00      	cmp	r3, #0
 8007ed6:	d00a      	beq.n	8007eee <PCD_EP_OutXfrComplete_int+0x1c6>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8007ed8:	683b      	ldr	r3, [r7, #0]
 8007eda:	015a      	lsls	r2, r3, #5
 8007edc:	693b      	ldr	r3, [r7, #16]
 8007ede:	4413      	add	r3, r2
 8007ee0:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007ee4:	461a      	mov	r2, r3
 8007ee6:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8007eea:	6093      	str	r3, [r2, #8]
 8007eec:	e01a      	b.n	8007f24 <PCD_EP_OutXfrComplete_int+0x1fc>
      }
      else
      {
        if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 8007eee:	68bb      	ldr	r3, [r7, #8]
 8007ef0:	f003 0320 	and.w	r3, r3, #32
 8007ef4:	2b00      	cmp	r3, #0
 8007ef6:	d008      	beq.n	8007f0a <PCD_EP_OutXfrComplete_int+0x1e2>
        {
          CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8007ef8:	683b      	ldr	r3, [r7, #0]
 8007efa:	015a      	lsls	r2, r3, #5
 8007efc:	693b      	ldr	r3, [r7, #16]
 8007efe:	4413      	add	r3, r2
 8007f00:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007f04:	461a      	mov	r2, r3
 8007f06:	2320      	movs	r3, #32
 8007f08:	6093      	str	r3, [r2, #8]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8007f0a:	683b      	ldr	r3, [r7, #0]
 8007f0c:	b2db      	uxtb	r3, r3
 8007f0e:	4619      	mov	r1, r3
 8007f10:	6878      	ldr	r0, [r7, #4]
 8007f12:	f00c fbdd 	bl	80146d0 <HAL_PCD_DataOutStageCallback>
 8007f16:	e005      	b.n	8007f24 <PCD_EP_OutXfrComplete_int+0x1fc>
    else
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8007f18:	683b      	ldr	r3, [r7, #0]
 8007f1a:	b2db      	uxtb	r3, r3
 8007f1c:	4619      	mov	r1, r3
 8007f1e:	6878      	ldr	r0, [r7, #4]
 8007f20:	f00c fbd6 	bl	80146d0 <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
    }
  }

  return HAL_OK;
 8007f24:	2300      	movs	r3, #0
}
 8007f26:	4618      	mov	r0, r3
 8007f28:	3718      	adds	r7, #24
 8007f2a:	46bd      	mov	sp, r7
 8007f2c:	bd80      	pop	{r7, pc}
 8007f2e:	bf00      	nop
 8007f30:	4f54300a 	.word	0x4f54300a
 8007f34:	4f54310a 	.word	0x4f54310a

08007f38 <PCD_EP_OutSetupPacket_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutSetupPacket_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8007f38:	b580      	push	{r7, lr}
 8007f3a:	b086      	sub	sp, #24
 8007f3c:	af00      	add	r7, sp, #0
 8007f3e:	6078      	str	r0, [r7, #4]
 8007f40:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8007f42:	687b      	ldr	r3, [r7, #4]
 8007f44:	681b      	ldr	r3, [r3, #0]
 8007f46:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007f48:	697b      	ldr	r3, [r7, #20]
 8007f4a:	613b      	str	r3, [r7, #16]
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 8007f4c:	697b      	ldr	r3, [r7, #20]
 8007f4e:	333c      	adds	r3, #60	; 0x3c
 8007f50:	3304      	adds	r3, #4
 8007f52:	681b      	ldr	r3, [r3, #0]
 8007f54:	60fb      	str	r3, [r7, #12]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 8007f56:	683b      	ldr	r3, [r7, #0]
 8007f58:	015a      	lsls	r2, r3, #5
 8007f5a:	693b      	ldr	r3, [r7, #16]
 8007f5c:	4413      	add	r3, r2
 8007f5e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007f62:	689b      	ldr	r3, [r3, #8]
 8007f64:	60bb      	str	r3, [r7, #8]

  if (hpcd->Init.dma_enable == 1U)
 8007f66:	687b      	ldr	r3, [r7, #4]
 8007f68:	691b      	ldr	r3, [r3, #16]
 8007f6a:	2b01      	cmp	r3, #1
 8007f6c:	d113      	bne.n	8007f96 <PCD_EP_OutSetupPacket_int+0x5e>
  {
    /* StupPktRcvd = 1 pending setup packet int */
    if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8007f6e:	68fb      	ldr	r3, [r7, #12]
 8007f70:	4a1f      	ldr	r2, [pc, #124]	; (8007ff0 <PCD_EP_OutSetupPacket_int+0xb8>)
 8007f72:	4293      	cmp	r3, r2
 8007f74:	d922      	bls.n	8007fbc <PCD_EP_OutSetupPacket_int+0x84>
        ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 8007f76:	68bb      	ldr	r3, [r7, #8]
 8007f78:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
    if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8007f7c:	2b00      	cmp	r3, #0
 8007f7e:	d01d      	beq.n	8007fbc <PCD_EP_OutSetupPacket_int+0x84>
    {
      CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8007f80:	683b      	ldr	r3, [r7, #0]
 8007f82:	015a      	lsls	r2, r3, #5
 8007f84:	693b      	ldr	r3, [r7, #16]
 8007f86:	4413      	add	r3, r2
 8007f88:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007f8c:	461a      	mov	r2, r3
 8007f8e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8007f92:	6093      	str	r3, [r2, #8]
 8007f94:	e012      	b.n	8007fbc <PCD_EP_OutSetupPacket_int+0x84>
    }
  }
  else
  {
    if ((gSNPSiD == USB_OTG_CORE_ID_310A) &&
 8007f96:	68fb      	ldr	r3, [r7, #12]
 8007f98:	4a16      	ldr	r2, [pc, #88]	; (8007ff4 <PCD_EP_OutSetupPacket_int+0xbc>)
 8007f9a:	4293      	cmp	r3, r2
 8007f9c:	d10e      	bne.n	8007fbc <PCD_EP_OutSetupPacket_int+0x84>
        ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 8007f9e:	68bb      	ldr	r3, [r7, #8]
 8007fa0:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
    if ((gSNPSiD == USB_OTG_CORE_ID_310A) &&
 8007fa4:	2b00      	cmp	r3, #0
 8007fa6:	d009      	beq.n	8007fbc <PCD_EP_OutSetupPacket_int+0x84>
    {
      CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8007fa8:	683b      	ldr	r3, [r7, #0]
 8007faa:	015a      	lsls	r2, r3, #5
 8007fac:	693b      	ldr	r3, [r7, #16]
 8007fae:	4413      	add	r3, r2
 8007fb0:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007fb4:	461a      	mov	r2, r3
 8007fb6:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8007fba:	6093      	str	r3, [r2, #8]

  /* Inform the upper layer that a setup packet is available */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
  hpcd->SetupStageCallback(hpcd);
#else
  HAL_PCD_SetupStageCallback(hpcd);
 8007fbc:	6878      	ldr	r0, [r7, #4]
 8007fbe:	f00c fb75 	bl	80146ac <HAL_PCD_SetupStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) && (hpcd->Init.dma_enable == 1U))
 8007fc2:	68fb      	ldr	r3, [r7, #12]
 8007fc4:	4a0a      	ldr	r2, [pc, #40]	; (8007ff0 <PCD_EP_OutSetupPacket_int+0xb8>)
 8007fc6:	4293      	cmp	r3, r2
 8007fc8:	d90c      	bls.n	8007fe4 <PCD_EP_OutSetupPacket_int+0xac>
 8007fca:	687b      	ldr	r3, [r7, #4]
 8007fcc:	691b      	ldr	r3, [r3, #16]
 8007fce:	2b01      	cmp	r3, #1
 8007fd0:	d108      	bne.n	8007fe4 <PCD_EP_OutSetupPacket_int+0xac>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8007fd2:	687b      	ldr	r3, [r7, #4]
 8007fd4:	6818      	ldr	r0, [r3, #0]
 8007fd6:	687b      	ldr	r3, [r7, #4]
 8007fd8:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 8007fdc:	461a      	mov	r2, r3
 8007fde:	2101      	movs	r1, #1
 8007fe0:	f005 f940 	bl	800d264 <USB_EP0_OutStart>
  }

  return HAL_OK;
 8007fe4:	2300      	movs	r3, #0
}
 8007fe6:	4618      	mov	r0, r3
 8007fe8:	3718      	adds	r7, #24
 8007fea:	46bd      	mov	sp, r7
 8007fec:	bd80      	pop	{r7, pc}
 8007fee:	bf00      	nop
 8007ff0:	4f54300a 	.word	0x4f54300a
 8007ff4:	4f54310a 	.word	0x4f54310a

08007ff8 <HAL_PCDEx_SetTxFiFo>:
  * @param  fifo The number of Tx fifo
  * @param  size Fifo size
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetTxFiFo(PCD_HandleTypeDef *hpcd, uint8_t fifo, uint16_t size)
{
 8007ff8:	b480      	push	{r7}
 8007ffa:	b085      	sub	sp, #20
 8007ffc:	af00      	add	r7, sp, #0
 8007ffe:	6078      	str	r0, [r7, #4]
 8008000:	460b      	mov	r3, r1
 8008002:	70fb      	strb	r3, [r7, #3]
 8008004:	4613      	mov	r3, r2
 8008006:	803b      	strh	r3, [r7, #0]
         --> Txn should be configured with the minimum space of 16 words
     The FIFO is used optimally when used TxFIFOs are allocated in the top
         of the FIFO.Ex: use EP1 and EP2 as IN instead of EP1 and EP3 as IN ones.
     When DMA is used 3n * FIFO locations should be reserved for internal DMA registers */

  Tx_Offset = hpcd->Instance->GRXFSIZ;
 8008008:	687b      	ldr	r3, [r7, #4]
 800800a:	681b      	ldr	r3, [r3, #0]
 800800c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800800e:	60bb      	str	r3, [r7, #8]

  if (fifo == 0U)
 8008010:	78fb      	ldrb	r3, [r7, #3]
 8008012:	2b00      	cmp	r3, #0
 8008014:	d107      	bne.n	8008026 <HAL_PCDEx_SetTxFiFo+0x2e>
  {
    hpcd->Instance->DIEPTXF0_HNPTXFSIZ = ((uint32_t)size << 16) | Tx_Offset;
 8008016:	883b      	ldrh	r3, [r7, #0]
 8008018:	0419      	lsls	r1, r3, #16
 800801a:	687b      	ldr	r3, [r7, #4]
 800801c:	681b      	ldr	r3, [r3, #0]
 800801e:	68ba      	ldr	r2, [r7, #8]
 8008020:	430a      	orrs	r2, r1
 8008022:	629a      	str	r2, [r3, #40]	; 0x28
 8008024:	e028      	b.n	8008078 <HAL_PCDEx_SetTxFiFo+0x80>
  }
  else
  {
    Tx_Offset += (hpcd->Instance->DIEPTXF0_HNPTXFSIZ) >> 16;
 8008026:	687b      	ldr	r3, [r7, #4]
 8008028:	681b      	ldr	r3, [r3, #0]
 800802a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800802c:	0c1b      	lsrs	r3, r3, #16
 800802e:	68ba      	ldr	r2, [r7, #8]
 8008030:	4413      	add	r3, r2
 8008032:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 8008034:	2300      	movs	r3, #0
 8008036:	73fb      	strb	r3, [r7, #15]
 8008038:	e00d      	b.n	8008056 <HAL_PCDEx_SetTxFiFo+0x5e>
    {
      Tx_Offset += (hpcd->Instance->DIEPTXF[i] >> 16);
 800803a:	687b      	ldr	r3, [r7, #4]
 800803c:	681a      	ldr	r2, [r3, #0]
 800803e:	7bfb      	ldrb	r3, [r7, #15]
 8008040:	3340      	adds	r3, #64	; 0x40
 8008042:	009b      	lsls	r3, r3, #2
 8008044:	4413      	add	r3, r2
 8008046:	685b      	ldr	r3, [r3, #4]
 8008048:	0c1b      	lsrs	r3, r3, #16
 800804a:	68ba      	ldr	r2, [r7, #8]
 800804c:	4413      	add	r3, r2
 800804e:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 8008050:	7bfb      	ldrb	r3, [r7, #15]
 8008052:	3301      	adds	r3, #1
 8008054:	73fb      	strb	r3, [r7, #15]
 8008056:	7bfa      	ldrb	r2, [r7, #15]
 8008058:	78fb      	ldrb	r3, [r7, #3]
 800805a:	3b01      	subs	r3, #1
 800805c:	429a      	cmp	r2, r3
 800805e:	d3ec      	bcc.n	800803a <HAL_PCDEx_SetTxFiFo+0x42>
    }

    /* Multiply Tx_Size by 2 to get higher performance */
    hpcd->Instance->DIEPTXF[fifo - 1U] = ((uint32_t)size << 16) | Tx_Offset;
 8008060:	883b      	ldrh	r3, [r7, #0]
 8008062:	0418      	lsls	r0, r3, #16
 8008064:	687b      	ldr	r3, [r7, #4]
 8008066:	6819      	ldr	r1, [r3, #0]
 8008068:	78fb      	ldrb	r3, [r7, #3]
 800806a:	3b01      	subs	r3, #1
 800806c:	68ba      	ldr	r2, [r7, #8]
 800806e:	4302      	orrs	r2, r0
 8008070:	3340      	adds	r3, #64	; 0x40
 8008072:	009b      	lsls	r3, r3, #2
 8008074:	440b      	add	r3, r1
 8008076:	605a      	str	r2, [r3, #4]
  }

  return HAL_OK;
 8008078:	2300      	movs	r3, #0
}
 800807a:	4618      	mov	r0, r3
 800807c:	3714      	adds	r7, #20
 800807e:	46bd      	mov	sp, r7
 8008080:	bc80      	pop	{r7}
 8008082:	4770      	bx	lr

08008084 <HAL_PCDEx_SetRxFiFo>:
  * @param  hpcd PCD handle
  * @param  size Size of Rx fifo
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetRxFiFo(PCD_HandleTypeDef *hpcd, uint16_t size)
{
 8008084:	b480      	push	{r7}
 8008086:	b083      	sub	sp, #12
 8008088:	af00      	add	r7, sp, #0
 800808a:	6078      	str	r0, [r7, #4]
 800808c:	460b      	mov	r3, r1
 800808e:	807b      	strh	r3, [r7, #2]
  hpcd->Instance->GRXFSIZ = size;
 8008090:	687b      	ldr	r3, [r7, #4]
 8008092:	681b      	ldr	r3, [r3, #0]
 8008094:	887a      	ldrh	r2, [r7, #2]
 8008096:	625a      	str	r2, [r3, #36]	; 0x24

  return HAL_OK;
 8008098:	2300      	movs	r3, #0
}
 800809a:	4618      	mov	r0, r3
 800809c:	370c      	adds	r7, #12
 800809e:	46bd      	mov	sp, r7
 80080a0:	bc80      	pop	{r7}
 80080a2:	4770      	bx	lr

080080a4 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80080a4:	b580      	push	{r7, lr}
 80080a6:	b090      	sub	sp, #64	; 0x40
 80080a8:	af00      	add	r7, sp, #0
 80080aa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80080ac:	687b      	ldr	r3, [r7, #4]
 80080ae:	2b00      	cmp	r3, #0
 80080b0:	d101      	bne.n	80080b6 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80080b2:	2301      	movs	r3, #1
 80080b4:	e253      	b.n	800855e <HAL_RCC_OscConfig+0x4ba>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80080b6:	687b      	ldr	r3, [r7, #4]
 80080b8:	681b      	ldr	r3, [r3, #0]
 80080ba:	f003 0301 	and.w	r3, r3, #1
 80080be:	2b00      	cmp	r3, #0
 80080c0:	d050      	beq.n	8008164 <HAL_RCC_OscConfig+0xc0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80080c2:	4ba3      	ldr	r3, [pc, #652]	; (8008350 <HAL_RCC_OscConfig+0x2ac>)
 80080c4:	689b      	ldr	r3, [r3, #8]
 80080c6:	f003 030c 	and.w	r3, r3, #12
 80080ca:	2b04      	cmp	r3, #4
 80080cc:	d00c      	beq.n	80080e8 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80080ce:	4ba0      	ldr	r3, [pc, #640]	; (8008350 <HAL_RCC_OscConfig+0x2ac>)
 80080d0:	689b      	ldr	r3, [r3, #8]
 80080d2:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80080d6:	2b08      	cmp	r3, #8
 80080d8:	d112      	bne.n	8008100 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80080da:	4b9d      	ldr	r3, [pc, #628]	; (8008350 <HAL_RCC_OscConfig+0x2ac>)
 80080dc:	685b      	ldr	r3, [r3, #4]
 80080de:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80080e2:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80080e6:	d10b      	bne.n	8008100 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80080e8:	4b99      	ldr	r3, [pc, #612]	; (8008350 <HAL_RCC_OscConfig+0x2ac>)
 80080ea:	681b      	ldr	r3, [r3, #0]
 80080ec:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80080f0:	2b00      	cmp	r3, #0
 80080f2:	d036      	beq.n	8008162 <HAL_RCC_OscConfig+0xbe>
 80080f4:	687b      	ldr	r3, [r7, #4]
 80080f6:	685b      	ldr	r3, [r3, #4]
 80080f8:	2b00      	cmp	r3, #0
 80080fa:	d132      	bne.n	8008162 <HAL_RCC_OscConfig+0xbe>
      {
        return HAL_ERROR;
 80080fc:	2301      	movs	r3, #1
 80080fe:	e22e      	b.n	800855e <HAL_RCC_OscConfig+0x4ba>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8008100:	687b      	ldr	r3, [r7, #4]
 8008102:	685a      	ldr	r2, [r3, #4]
 8008104:	4b93      	ldr	r3, [pc, #588]	; (8008354 <HAL_RCC_OscConfig+0x2b0>)
 8008106:	b2d2      	uxtb	r2, r2
 8008108:	701a      	strb	r2, [r3, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 800810a:	687b      	ldr	r3, [r7, #4]
 800810c:	685b      	ldr	r3, [r3, #4]
 800810e:	2b00      	cmp	r3, #0
 8008110:	d013      	beq.n	800813a <HAL_RCC_OscConfig+0x96>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8008112:	f7fa fdf1 	bl	8002cf8 <HAL_GetTick>
 8008116:	63b8      	str	r0, [r7, #56]	; 0x38

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8008118:	e008      	b.n	800812c <HAL_RCC_OscConfig+0x88>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800811a:	f7fa fded 	bl	8002cf8 <HAL_GetTick>
 800811e:	4602      	mov	r2, r0
 8008120:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008122:	1ad3      	subs	r3, r2, r3
 8008124:	2b64      	cmp	r3, #100	; 0x64
 8008126:	d901      	bls.n	800812c <HAL_RCC_OscConfig+0x88>
          {
            return HAL_TIMEOUT;
 8008128:	2303      	movs	r3, #3
 800812a:	e218      	b.n	800855e <HAL_RCC_OscConfig+0x4ba>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800812c:	4b88      	ldr	r3, [pc, #544]	; (8008350 <HAL_RCC_OscConfig+0x2ac>)
 800812e:	681b      	ldr	r3, [r3, #0]
 8008130:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8008134:	2b00      	cmp	r3, #0
 8008136:	d0f0      	beq.n	800811a <HAL_RCC_OscConfig+0x76>
 8008138:	e014      	b.n	8008164 <HAL_RCC_OscConfig+0xc0>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800813a:	f7fa fddd 	bl	8002cf8 <HAL_GetTick>
 800813e:	63b8      	str	r0, [r7, #56]	; 0x38

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8008140:	e008      	b.n	8008154 <HAL_RCC_OscConfig+0xb0>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8008142:	f7fa fdd9 	bl	8002cf8 <HAL_GetTick>
 8008146:	4602      	mov	r2, r0
 8008148:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800814a:	1ad3      	subs	r3, r2, r3
 800814c:	2b64      	cmp	r3, #100	; 0x64
 800814e:	d901      	bls.n	8008154 <HAL_RCC_OscConfig+0xb0>
          {
            return HAL_TIMEOUT;
 8008150:	2303      	movs	r3, #3
 8008152:	e204      	b.n	800855e <HAL_RCC_OscConfig+0x4ba>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8008154:	4b7e      	ldr	r3, [pc, #504]	; (8008350 <HAL_RCC_OscConfig+0x2ac>)
 8008156:	681b      	ldr	r3, [r3, #0]
 8008158:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800815c:	2b00      	cmp	r3, #0
 800815e:	d1f0      	bne.n	8008142 <HAL_RCC_OscConfig+0x9e>
 8008160:	e000      	b.n	8008164 <HAL_RCC_OscConfig+0xc0>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8008162:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8008164:	687b      	ldr	r3, [r7, #4]
 8008166:	681b      	ldr	r3, [r3, #0]
 8008168:	f003 0302 	and.w	r3, r3, #2
 800816c:	2b00      	cmp	r3, #0
 800816e:	d077      	beq.n	8008260 <HAL_RCC_OscConfig+0x1bc>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8008170:	4b77      	ldr	r3, [pc, #476]	; (8008350 <HAL_RCC_OscConfig+0x2ac>)
 8008172:	689b      	ldr	r3, [r3, #8]
 8008174:	f003 030c 	and.w	r3, r3, #12
 8008178:	2b00      	cmp	r3, #0
 800817a:	d00b      	beq.n	8008194 <HAL_RCC_OscConfig+0xf0>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800817c:	4b74      	ldr	r3, [pc, #464]	; (8008350 <HAL_RCC_OscConfig+0x2ac>)
 800817e:	689b      	ldr	r3, [r3, #8]
 8008180:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8008184:	2b08      	cmp	r3, #8
 8008186:	d126      	bne.n	80081d6 <HAL_RCC_OscConfig+0x132>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8008188:	4b71      	ldr	r3, [pc, #452]	; (8008350 <HAL_RCC_OscConfig+0x2ac>)
 800818a:	685b      	ldr	r3, [r3, #4]
 800818c:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8008190:	2b00      	cmp	r3, #0
 8008192:	d120      	bne.n	80081d6 <HAL_RCC_OscConfig+0x132>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8008194:	4b6e      	ldr	r3, [pc, #440]	; (8008350 <HAL_RCC_OscConfig+0x2ac>)
 8008196:	681b      	ldr	r3, [r3, #0]
 8008198:	f003 0302 	and.w	r3, r3, #2
 800819c:	2b00      	cmp	r3, #0
 800819e:	d005      	beq.n	80081ac <HAL_RCC_OscConfig+0x108>
 80081a0:	687b      	ldr	r3, [r7, #4]
 80081a2:	68db      	ldr	r3, [r3, #12]
 80081a4:	2b01      	cmp	r3, #1
 80081a6:	d001      	beq.n	80081ac <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 80081a8:	2301      	movs	r3, #1
 80081aa:	e1d8      	b.n	800855e <HAL_RCC_OscConfig+0x4ba>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80081ac:	4b68      	ldr	r3, [pc, #416]	; (8008350 <HAL_RCC_OscConfig+0x2ac>)
 80081ae:	681b      	ldr	r3, [r3, #0]
 80081b0:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80081b4:	687b      	ldr	r3, [r7, #4]
 80081b6:	691b      	ldr	r3, [r3, #16]
 80081b8:	21f8      	movs	r1, #248	; 0xf8
 80081ba:	6339      	str	r1, [r7, #48]	; 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80081bc:	6b39      	ldr	r1, [r7, #48]	; 0x30
 80081be:	fa91 f1a1 	rbit	r1, r1
 80081c2:	62f9      	str	r1, [r7, #44]	; 0x2c
  return result;
 80081c4:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 80081c6:	fab1 f181 	clz	r1, r1
 80081ca:	b2c9      	uxtb	r1, r1
 80081cc:	408b      	lsls	r3, r1
 80081ce:	4960      	ldr	r1, [pc, #384]	; (8008350 <HAL_RCC_OscConfig+0x2ac>)
 80081d0:	4313      	orrs	r3, r2
 80081d2:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80081d4:	e044      	b.n	8008260 <HAL_RCC_OscConfig+0x1bc>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 80081d6:	687b      	ldr	r3, [r7, #4]
 80081d8:	68db      	ldr	r3, [r3, #12]
 80081da:	2b00      	cmp	r3, #0
 80081dc:	d02a      	beq.n	8008234 <HAL_RCC_OscConfig+0x190>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80081de:	4b5e      	ldr	r3, [pc, #376]	; (8008358 <HAL_RCC_OscConfig+0x2b4>)
 80081e0:	2201      	movs	r2, #1
 80081e2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80081e4:	f7fa fd88 	bl	8002cf8 <HAL_GetTick>
 80081e8:	63b8      	str	r0, [r7, #56]	; 0x38

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80081ea:	e008      	b.n	80081fe <HAL_RCC_OscConfig+0x15a>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80081ec:	f7fa fd84 	bl	8002cf8 <HAL_GetTick>
 80081f0:	4602      	mov	r2, r0
 80081f2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80081f4:	1ad3      	subs	r3, r2, r3
 80081f6:	2b02      	cmp	r3, #2
 80081f8:	d901      	bls.n	80081fe <HAL_RCC_OscConfig+0x15a>
          {
            return HAL_TIMEOUT;
 80081fa:	2303      	movs	r3, #3
 80081fc:	e1af      	b.n	800855e <HAL_RCC_OscConfig+0x4ba>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80081fe:	4b54      	ldr	r3, [pc, #336]	; (8008350 <HAL_RCC_OscConfig+0x2ac>)
 8008200:	681b      	ldr	r3, [r3, #0]
 8008202:	f003 0302 	and.w	r3, r3, #2
 8008206:	2b00      	cmp	r3, #0
 8008208:	d0f0      	beq.n	80081ec <HAL_RCC_OscConfig+0x148>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800820a:	4b51      	ldr	r3, [pc, #324]	; (8008350 <HAL_RCC_OscConfig+0x2ac>)
 800820c:	681b      	ldr	r3, [r3, #0]
 800820e:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8008212:	687b      	ldr	r3, [r7, #4]
 8008214:	691b      	ldr	r3, [r3, #16]
 8008216:	21f8      	movs	r1, #248	; 0xf8
 8008218:	62b9      	str	r1, [r7, #40]	; 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800821a:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800821c:	fa91 f1a1 	rbit	r1, r1
 8008220:	6279      	str	r1, [r7, #36]	; 0x24
  return result;
 8008222:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8008224:	fab1 f181 	clz	r1, r1
 8008228:	b2c9      	uxtb	r1, r1
 800822a:	408b      	lsls	r3, r1
 800822c:	4948      	ldr	r1, [pc, #288]	; (8008350 <HAL_RCC_OscConfig+0x2ac>)
 800822e:	4313      	orrs	r3, r2
 8008230:	600b      	str	r3, [r1, #0]
 8008232:	e015      	b.n	8008260 <HAL_RCC_OscConfig+0x1bc>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8008234:	4b48      	ldr	r3, [pc, #288]	; (8008358 <HAL_RCC_OscConfig+0x2b4>)
 8008236:	2200      	movs	r2, #0
 8008238:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800823a:	f7fa fd5d 	bl	8002cf8 <HAL_GetTick>
 800823e:	63b8      	str	r0, [r7, #56]	; 0x38

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8008240:	e008      	b.n	8008254 <HAL_RCC_OscConfig+0x1b0>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8008242:	f7fa fd59 	bl	8002cf8 <HAL_GetTick>
 8008246:	4602      	mov	r2, r0
 8008248:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800824a:	1ad3      	subs	r3, r2, r3
 800824c:	2b02      	cmp	r3, #2
 800824e:	d901      	bls.n	8008254 <HAL_RCC_OscConfig+0x1b0>
          {
            return HAL_TIMEOUT;
 8008250:	2303      	movs	r3, #3
 8008252:	e184      	b.n	800855e <HAL_RCC_OscConfig+0x4ba>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8008254:	4b3e      	ldr	r3, [pc, #248]	; (8008350 <HAL_RCC_OscConfig+0x2ac>)
 8008256:	681b      	ldr	r3, [r3, #0]
 8008258:	f003 0302 	and.w	r3, r3, #2
 800825c:	2b00      	cmp	r3, #0
 800825e:	d1f0      	bne.n	8008242 <HAL_RCC_OscConfig+0x19e>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8008260:	687b      	ldr	r3, [r7, #4]
 8008262:	681b      	ldr	r3, [r3, #0]
 8008264:	f003 0308 	and.w	r3, r3, #8
 8008268:	2b00      	cmp	r3, #0
 800826a:	d030      	beq.n	80082ce <HAL_RCC_OscConfig+0x22a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 800826c:	687b      	ldr	r3, [r7, #4]
 800826e:	695b      	ldr	r3, [r3, #20]
 8008270:	2b00      	cmp	r3, #0
 8008272:	d016      	beq.n	80082a2 <HAL_RCC_OscConfig+0x1fe>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8008274:	4b39      	ldr	r3, [pc, #228]	; (800835c <HAL_RCC_OscConfig+0x2b8>)
 8008276:	2201      	movs	r2, #1
 8008278:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800827a:	f7fa fd3d 	bl	8002cf8 <HAL_GetTick>
 800827e:	63b8      	str	r0, [r7, #56]	; 0x38

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8008280:	e008      	b.n	8008294 <HAL_RCC_OscConfig+0x1f0>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8008282:	f7fa fd39 	bl	8002cf8 <HAL_GetTick>
 8008286:	4602      	mov	r2, r0
 8008288:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800828a:	1ad3      	subs	r3, r2, r3
 800828c:	2b02      	cmp	r3, #2
 800828e:	d901      	bls.n	8008294 <HAL_RCC_OscConfig+0x1f0>
        {
          return HAL_TIMEOUT;
 8008290:	2303      	movs	r3, #3
 8008292:	e164      	b.n	800855e <HAL_RCC_OscConfig+0x4ba>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8008294:	4b2e      	ldr	r3, [pc, #184]	; (8008350 <HAL_RCC_OscConfig+0x2ac>)
 8008296:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8008298:	f003 0302 	and.w	r3, r3, #2
 800829c:	2b00      	cmp	r3, #0
 800829e:	d0f0      	beq.n	8008282 <HAL_RCC_OscConfig+0x1de>
 80082a0:	e015      	b.n	80082ce <HAL_RCC_OscConfig+0x22a>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80082a2:	4b2e      	ldr	r3, [pc, #184]	; (800835c <HAL_RCC_OscConfig+0x2b8>)
 80082a4:	2200      	movs	r2, #0
 80082a6:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80082a8:	f7fa fd26 	bl	8002cf8 <HAL_GetTick>
 80082ac:	63b8      	str	r0, [r7, #56]	; 0x38

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80082ae:	e008      	b.n	80082c2 <HAL_RCC_OscConfig+0x21e>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80082b0:	f7fa fd22 	bl	8002cf8 <HAL_GetTick>
 80082b4:	4602      	mov	r2, r0
 80082b6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80082b8:	1ad3      	subs	r3, r2, r3
 80082ba:	2b02      	cmp	r3, #2
 80082bc:	d901      	bls.n	80082c2 <HAL_RCC_OscConfig+0x21e>
        {
          return HAL_TIMEOUT;
 80082be:	2303      	movs	r3, #3
 80082c0:	e14d      	b.n	800855e <HAL_RCC_OscConfig+0x4ba>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80082c2:	4b23      	ldr	r3, [pc, #140]	; (8008350 <HAL_RCC_OscConfig+0x2ac>)
 80082c4:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80082c6:	f003 0302 	and.w	r3, r3, #2
 80082ca:	2b00      	cmp	r3, #0
 80082cc:	d1f0      	bne.n	80082b0 <HAL_RCC_OscConfig+0x20c>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80082ce:	687b      	ldr	r3, [r7, #4]
 80082d0:	681b      	ldr	r3, [r3, #0]
 80082d2:	f003 0304 	and.w	r3, r3, #4
 80082d6:	2b00      	cmp	r3, #0
 80082d8:	f000 8088 	beq.w	80083ec <HAL_RCC_OscConfig+0x348>
  {
    FlagStatus       pwrclkchanged = RESET;
 80082dc:	2300      	movs	r3, #0
 80082de:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80082e2:	4b1b      	ldr	r3, [pc, #108]	; (8008350 <HAL_RCC_OscConfig+0x2ac>)
 80082e4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80082e6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80082ea:	2b00      	cmp	r3, #0
 80082ec:	d110      	bne.n	8008310 <HAL_RCC_OscConfig+0x26c>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80082ee:	2300      	movs	r3, #0
 80082f0:	60bb      	str	r3, [r7, #8]
 80082f2:	4b17      	ldr	r3, [pc, #92]	; (8008350 <HAL_RCC_OscConfig+0x2ac>)
 80082f4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80082f6:	4a16      	ldr	r2, [pc, #88]	; (8008350 <HAL_RCC_OscConfig+0x2ac>)
 80082f8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80082fc:	6413      	str	r3, [r2, #64]	; 0x40
 80082fe:	4b14      	ldr	r3, [pc, #80]	; (8008350 <HAL_RCC_OscConfig+0x2ac>)
 8008300:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008302:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8008306:	60bb      	str	r3, [r7, #8]
 8008308:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800830a:	2301      	movs	r3, #1
 800830c:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
    }

    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 8008310:	4b13      	ldr	r3, [pc, #76]	; (8008360 <HAL_RCC_OscConfig+0x2bc>)
 8008312:	681b      	ldr	r3, [r3, #0]
 8008314:	4a12      	ldr	r2, [pc, #72]	; (8008360 <HAL_RCC_OscConfig+0x2bc>)
 8008316:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800831a:	6013      	str	r3, [r2, #0]

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800831c:	4b10      	ldr	r3, [pc, #64]	; (8008360 <HAL_RCC_OscConfig+0x2bc>)
 800831e:	681b      	ldr	r3, [r3, #0]
 8008320:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8008324:	2b00      	cmp	r3, #0
 8008326:	d123      	bne.n	8008370 <HAL_RCC_OscConfig+0x2cc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8008328:	4b0d      	ldr	r3, [pc, #52]	; (8008360 <HAL_RCC_OscConfig+0x2bc>)
 800832a:	681b      	ldr	r3, [r3, #0]
 800832c:	4a0c      	ldr	r2, [pc, #48]	; (8008360 <HAL_RCC_OscConfig+0x2bc>)
 800832e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8008332:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8008334:	f7fa fce0 	bl	8002cf8 <HAL_GetTick>
 8008338:	63b8      	str	r0, [r7, #56]	; 0x38

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800833a:	e013      	b.n	8008364 <HAL_RCC_OscConfig+0x2c0>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800833c:	f7fa fcdc 	bl	8002cf8 <HAL_GetTick>
 8008340:	4602      	mov	r2, r0
 8008342:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008344:	1ad3      	subs	r3, r2, r3
 8008346:	2b02      	cmp	r3, #2
 8008348:	d90c      	bls.n	8008364 <HAL_RCC_OscConfig+0x2c0>
        {
          return HAL_TIMEOUT;
 800834a:	2303      	movs	r3, #3
 800834c:	e107      	b.n	800855e <HAL_RCC_OscConfig+0x4ba>
 800834e:	bf00      	nop
 8008350:	40023800 	.word	0x40023800
 8008354:	40023802 	.word	0x40023802
 8008358:	42470000 	.word	0x42470000
 800835c:	42470e80 	.word	0x42470e80
 8008360:	40007000 	.word	0x40007000
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8008364:	4b80      	ldr	r3, [pc, #512]	; (8008568 <HAL_RCC_OscConfig+0x4c4>)
 8008366:	681b      	ldr	r3, [r3, #0]
 8008368:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800836c:	2b00      	cmp	r3, #0
 800836e:	d0e5      	beq.n	800833c <HAL_RCC_OscConfig+0x298>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8008370:	687b      	ldr	r3, [r7, #4]
 8008372:	689a      	ldr	r2, [r3, #8]
 8008374:	4b7d      	ldr	r3, [pc, #500]	; (800856c <HAL_RCC_OscConfig+0x4c8>)
 8008376:	b2d2      	uxtb	r2, r2
 8008378:	701a      	strb	r2, [r3, #0]
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 800837a:	687b      	ldr	r3, [r7, #4]
 800837c:	689b      	ldr	r3, [r3, #8]
 800837e:	2b00      	cmp	r3, #0
 8008380:	d015      	beq.n	80083ae <HAL_RCC_OscConfig+0x30a>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8008382:	f7fa fcb9 	bl	8002cf8 <HAL_GetTick>
 8008386:	63b8      	str	r0, [r7, #56]	; 0x38

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8008388:	e00a      	b.n	80083a0 <HAL_RCC_OscConfig+0x2fc>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800838a:	f7fa fcb5 	bl	8002cf8 <HAL_GetTick>
 800838e:	4602      	mov	r2, r0
 8008390:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008392:	1ad3      	subs	r3, r2, r3
 8008394:	f241 3288 	movw	r2, #5000	; 0x1388
 8008398:	4293      	cmp	r3, r2
 800839a:	d901      	bls.n	80083a0 <HAL_RCC_OscConfig+0x2fc>
        {
          return HAL_TIMEOUT;
 800839c:	2303      	movs	r3, #3
 800839e:	e0de      	b.n	800855e <HAL_RCC_OscConfig+0x4ba>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80083a0:	4b73      	ldr	r3, [pc, #460]	; (8008570 <HAL_RCC_OscConfig+0x4cc>)
 80083a2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80083a4:	f003 0302 	and.w	r3, r3, #2
 80083a8:	2b00      	cmp	r3, #0
 80083aa:	d0ee      	beq.n	800838a <HAL_RCC_OscConfig+0x2e6>
 80083ac:	e014      	b.n	80083d8 <HAL_RCC_OscConfig+0x334>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80083ae:	f7fa fca3 	bl	8002cf8 <HAL_GetTick>
 80083b2:	63b8      	str	r0, [r7, #56]	; 0x38

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80083b4:	e00a      	b.n	80083cc <HAL_RCC_OscConfig+0x328>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80083b6:	f7fa fc9f 	bl	8002cf8 <HAL_GetTick>
 80083ba:	4602      	mov	r2, r0
 80083bc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80083be:	1ad3      	subs	r3, r2, r3
 80083c0:	f241 3288 	movw	r2, #5000	; 0x1388
 80083c4:	4293      	cmp	r3, r2
 80083c6:	d901      	bls.n	80083cc <HAL_RCC_OscConfig+0x328>
        {
          return HAL_TIMEOUT;
 80083c8:	2303      	movs	r3, #3
 80083ca:	e0c8      	b.n	800855e <HAL_RCC_OscConfig+0x4ba>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80083cc:	4b68      	ldr	r3, [pc, #416]	; (8008570 <HAL_RCC_OscConfig+0x4cc>)
 80083ce:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80083d0:	f003 0302 	and.w	r3, r3, #2
 80083d4:	2b00      	cmp	r3, #0
 80083d6:	d1ee      	bne.n	80083b6 <HAL_RCC_OscConfig+0x312>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80083d8:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 80083dc:	2b01      	cmp	r3, #1
 80083de:	d105      	bne.n	80083ec <HAL_RCC_OscConfig+0x348>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80083e0:	4b63      	ldr	r3, [pc, #396]	; (8008570 <HAL_RCC_OscConfig+0x4cc>)
 80083e2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80083e4:	4a62      	ldr	r2, [pc, #392]	; (8008570 <HAL_RCC_OscConfig+0x4cc>)
 80083e6:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80083ea:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80083ec:	687b      	ldr	r3, [r7, #4]
 80083ee:	699b      	ldr	r3, [r3, #24]
 80083f0:	2b00      	cmp	r3, #0
 80083f2:	f000 80b3 	beq.w	800855c <HAL_RCC_OscConfig+0x4b8>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80083f6:	4b5e      	ldr	r3, [pc, #376]	; (8008570 <HAL_RCC_OscConfig+0x4cc>)
 80083f8:	689b      	ldr	r3, [r3, #8]
 80083fa:	f003 030c 	and.w	r3, r3, #12
 80083fe:	2b08      	cmp	r3, #8
 8008400:	d07d      	beq.n	80084fe <HAL_RCC_OscConfig+0x45a>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8008402:	687b      	ldr	r3, [r7, #4]
 8008404:	699b      	ldr	r3, [r3, #24]
 8008406:	2b02      	cmp	r3, #2
 8008408:	d162      	bne.n	80084d0 <HAL_RCC_OscConfig+0x42c>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800840a:	4b5a      	ldr	r3, [pc, #360]	; (8008574 <HAL_RCC_OscConfig+0x4d0>)
 800840c:	2200      	movs	r2, #0
 800840e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8008410:	f7fa fc72 	bl	8002cf8 <HAL_GetTick>
 8008414:	63b8      	str	r0, [r7, #56]	; 0x38

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8008416:	e008      	b.n	800842a <HAL_RCC_OscConfig+0x386>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8008418:	f7fa fc6e 	bl	8002cf8 <HAL_GetTick>
 800841c:	4602      	mov	r2, r0
 800841e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008420:	1ad3      	subs	r3, r2, r3
 8008422:	2b64      	cmp	r3, #100	; 0x64
 8008424:	d901      	bls.n	800842a <HAL_RCC_OscConfig+0x386>
          {
            return HAL_TIMEOUT;
 8008426:	2303      	movs	r3, #3
 8008428:	e099      	b.n	800855e <HAL_RCC_OscConfig+0x4ba>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800842a:	4b51      	ldr	r3, [pc, #324]	; (8008570 <HAL_RCC_OscConfig+0x4cc>)
 800842c:	681b      	ldr	r3, [r3, #0]
 800842e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8008432:	2b00      	cmp	r3, #0
 8008434:	d1f0      	bne.n	8008418 <HAL_RCC_OscConfig+0x374>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                              | \
 8008436:	687b      	ldr	r3, [r7, #4]
 8008438:	69da      	ldr	r2, [r3, #28]
 800843a:	687b      	ldr	r3, [r7, #4]
 800843c:	6a1b      	ldr	r3, [r3, #32]
 800843e:	431a      	orrs	r2, r3
 8008440:	687b      	ldr	r3, [r7, #4]
 8008442:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008444:	f647 71c0 	movw	r1, #32704	; 0x7fc0
 8008448:	6139      	str	r1, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800844a:	6939      	ldr	r1, [r7, #16]
 800844c:	fa91 f1a1 	rbit	r1, r1
 8008450:	60f9      	str	r1, [r7, #12]
  return result;
 8008452:	68f9      	ldr	r1, [r7, #12]
 8008454:	fab1 f181 	clz	r1, r1
 8008458:	b2c9      	uxtb	r1, r1
 800845a:	408b      	lsls	r3, r1
 800845c:	431a      	orrs	r2, r3
 800845e:	687b      	ldr	r3, [r7, #4]
 8008460:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008462:	085b      	lsrs	r3, r3, #1
 8008464:	3b01      	subs	r3, #1
 8008466:	f44f 3140 	mov.w	r1, #196608	; 0x30000
 800846a:	61b9      	str	r1, [r7, #24]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800846c:	69b9      	ldr	r1, [r7, #24]
 800846e:	fa91 f1a1 	rbit	r1, r1
 8008472:	6179      	str	r1, [r7, #20]
  return result;
 8008474:	6979      	ldr	r1, [r7, #20]
 8008476:	fab1 f181 	clz	r1, r1
 800847a:	b2c9      	uxtb	r1, r1
 800847c:	408b      	lsls	r3, r1
 800847e:	431a      	orrs	r2, r3
 8008480:	687b      	ldr	r3, [r7, #4]
 8008482:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008484:	f04f 6170 	mov.w	r1, #251658240	; 0xf000000
 8008488:	6239      	str	r1, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800848a:	6a39      	ldr	r1, [r7, #32]
 800848c:	fa91 f1a1 	rbit	r1, r1
 8008490:	61f9      	str	r1, [r7, #28]
  return result;
 8008492:	69f9      	ldr	r1, [r7, #28]
 8008494:	fab1 f181 	clz	r1, r1
 8008498:	b2c9      	uxtb	r1, r1
 800849a:	408b      	lsls	r3, r1
 800849c:	4934      	ldr	r1, [pc, #208]	; (8008570 <HAL_RCC_OscConfig+0x4cc>)
 800849e:	4313      	orrs	r3, r2
 80084a0:	604b      	str	r3, [r1, #4]
                                RCC_OscInitStruct->PLL.PLLM                                                    | \
                                (RCC_OscInitStruct->PLL.PLLN << POSITION_VAL(RCC_PLLCFGR_PLLN))                | \
                                (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << POSITION_VAL(RCC_PLLCFGR_PLLP)) | \
                                (RCC_OscInitStruct->PLL.PLLQ << POSITION_VAL(RCC_PLLCFGR_PLLQ))));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80084a2:	4b34      	ldr	r3, [pc, #208]	; (8008574 <HAL_RCC_OscConfig+0x4d0>)
 80084a4:	2201      	movs	r2, #1
 80084a6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80084a8:	f7fa fc26 	bl	8002cf8 <HAL_GetTick>
 80084ac:	63b8      	str	r0, [r7, #56]	; 0x38

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80084ae:	e008      	b.n	80084c2 <HAL_RCC_OscConfig+0x41e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80084b0:	f7fa fc22 	bl	8002cf8 <HAL_GetTick>
 80084b4:	4602      	mov	r2, r0
 80084b6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80084b8:	1ad3      	subs	r3, r2, r3
 80084ba:	2b64      	cmp	r3, #100	; 0x64
 80084bc:	d901      	bls.n	80084c2 <HAL_RCC_OscConfig+0x41e>
          {
            return HAL_TIMEOUT;
 80084be:	2303      	movs	r3, #3
 80084c0:	e04d      	b.n	800855e <HAL_RCC_OscConfig+0x4ba>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80084c2:	4b2b      	ldr	r3, [pc, #172]	; (8008570 <HAL_RCC_OscConfig+0x4cc>)
 80084c4:	681b      	ldr	r3, [r3, #0]
 80084c6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80084ca:	2b00      	cmp	r3, #0
 80084cc:	d0f0      	beq.n	80084b0 <HAL_RCC_OscConfig+0x40c>
 80084ce:	e045      	b.n	800855c <HAL_RCC_OscConfig+0x4b8>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80084d0:	4b28      	ldr	r3, [pc, #160]	; (8008574 <HAL_RCC_OscConfig+0x4d0>)
 80084d2:	2200      	movs	r2, #0
 80084d4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80084d6:	f7fa fc0f 	bl	8002cf8 <HAL_GetTick>
 80084da:	63b8      	str	r0, [r7, #56]	; 0x38

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80084dc:	e008      	b.n	80084f0 <HAL_RCC_OscConfig+0x44c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80084de:	f7fa fc0b 	bl	8002cf8 <HAL_GetTick>
 80084e2:	4602      	mov	r2, r0
 80084e4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80084e6:	1ad3      	subs	r3, r2, r3
 80084e8:	2b64      	cmp	r3, #100	; 0x64
 80084ea:	d901      	bls.n	80084f0 <HAL_RCC_OscConfig+0x44c>
          {
            return HAL_TIMEOUT;
 80084ec:	2303      	movs	r3, #3
 80084ee:	e036      	b.n	800855e <HAL_RCC_OscConfig+0x4ba>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80084f0:	4b1f      	ldr	r3, [pc, #124]	; (8008570 <HAL_RCC_OscConfig+0x4cc>)
 80084f2:	681b      	ldr	r3, [r3, #0]
 80084f4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80084f8:	2b00      	cmp	r3, #0
 80084fa:	d1f0      	bne.n	80084de <HAL_RCC_OscConfig+0x43a>
 80084fc:	e02e      	b.n	800855c <HAL_RCC_OscConfig+0x4b8>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80084fe:	687b      	ldr	r3, [r7, #4]
 8008500:	699b      	ldr	r3, [r3, #24]
 8008502:	2b01      	cmp	r3, #1
 8008504:	d101      	bne.n	800850a <HAL_RCC_OscConfig+0x466>
      {
        return HAL_ERROR;
 8008506:	2301      	movs	r3, #1
 8008508:	e029      	b.n	800855e <HAL_RCC_OscConfig+0x4ba>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        uint32_t pllcfgr = RCC->PLLCFGR;
 800850a:	4b19      	ldr	r3, [pc, #100]	; (8008570 <HAL_RCC_OscConfig+0x4cc>)
 800850c:	685b      	ldr	r3, [r3, #4]
 800850e:	637b      	str	r3, [r7, #52]	; 0x34
      
        if((READ_BIT(pllcfgr, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8008510:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008512:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8008516:	687b      	ldr	r3, [r7, #4]
 8008518:	69db      	ldr	r3, [r3, #28]
 800851a:	429a      	cmp	r2, r3
 800851c:	d11c      	bne.n	8008558 <HAL_RCC_OscConfig+0x4b4>
           (READ_BIT(pllcfgr, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 800851e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008520:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8008524:	687b      	ldr	r3, [r7, #4]
 8008526:	6a1b      	ldr	r3, [r3, #32]
        if((READ_BIT(pllcfgr, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8008528:	429a      	cmp	r2, r3
 800852a:	d115      	bne.n	8008558 <HAL_RCC_OscConfig+0x4b4>
           ((READ_BIT(pllcfgr, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos) != RCC_OscInitStruct->PLL.PLLN) ||
 800852c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800852e:	099b      	lsrs	r3, r3, #6
 8008530:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8008534:	687b      	ldr	r3, [r7, #4]
 8008536:	6a5b      	ldr	r3, [r3, #36]	; 0x24
           (READ_BIT(pllcfgr, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8008538:	429a      	cmp	r2, r3
 800853a:	d10d      	bne.n	8008558 <HAL_RCC_OscConfig+0x4b4>
           (READ_BIT(pllcfgr, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 800853c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800853e:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8008542:	687b      	ldr	r3, [r7, #4]
 8008544:	6a9b      	ldr	r3, [r3, #40]	; 0x28
           ((READ_BIT(pllcfgr, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos) != RCC_OscInitStruct->PLL.PLLN) ||
 8008546:	429a      	cmp	r2, r3
 8008548:	d106      	bne.n	8008558 <HAL_RCC_OscConfig+0x4b4>
           (READ_BIT(pllcfgr, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ))
 800854a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800854c:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8008550:	687b      	ldr	r3, [r7, #4]
 8008552:	6adb      	ldr	r3, [r3, #44]	; 0x2c
           (READ_BIT(pllcfgr, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8008554:	429a      	cmp	r2, r3
 8008556:	d001      	beq.n	800855c <HAL_RCC_OscConfig+0x4b8>
        {
          return HAL_ERROR;
 8008558:	2301      	movs	r3, #1
 800855a:	e000      	b.n	800855e <HAL_RCC_OscConfig+0x4ba>
        }
      }
    }
  }
  return HAL_OK;
 800855c:	2300      	movs	r3, #0
}
 800855e:	4618      	mov	r0, r3
 8008560:	3740      	adds	r7, #64	; 0x40
 8008562:	46bd      	mov	sp, r7
 8008564:	bd80      	pop	{r7, pc}
 8008566:	bf00      	nop
 8008568:	40007000 	.word	0x40007000
 800856c:	40023870 	.word	0x40023870
 8008570:	40023800 	.word	0x40023800
 8008574:	42470060 	.word	0x42470060

08008578 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8008578:	b580      	push	{r7, lr}
 800857a:	b086      	sub	sp, #24
 800857c:	af00      	add	r7, sp, #0
 800857e:	6078      	str	r0, [r7, #4]
 8008580:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8008582:	687b      	ldr	r3, [r7, #4]
 8008584:	2b00      	cmp	r3, #0
 8008586:	d101      	bne.n	800858c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8008588:	2301      	movs	r3, #1
 800858a:	e0d2      	b.n	8008732 <HAL_RCC_ClockConfig+0x1ba>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
     must be correctly programmed according to the frequency of the CPU clock
     (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 800858c:	4b6b      	ldr	r3, [pc, #428]	; (800873c <HAL_RCC_ClockConfig+0x1c4>)
 800858e:	681b      	ldr	r3, [r3, #0]
 8008590:	f003 030f 	and.w	r3, r3, #15
 8008594:	683a      	ldr	r2, [r7, #0]
 8008596:	429a      	cmp	r2, r3
 8008598:	d90c      	bls.n	80085b4 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800859a:	4b68      	ldr	r3, [pc, #416]	; (800873c <HAL_RCC_ClockConfig+0x1c4>)
 800859c:	683a      	ldr	r2, [r7, #0]
 800859e:	b2d2      	uxtb	r2, r2
 80085a0:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
       memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80085a2:	4b66      	ldr	r3, [pc, #408]	; (800873c <HAL_RCC_ClockConfig+0x1c4>)
 80085a4:	681b      	ldr	r3, [r3, #0]
 80085a6:	f003 030f 	and.w	r3, r3, #15
 80085aa:	683a      	ldr	r2, [r7, #0]
 80085ac:	429a      	cmp	r2, r3
 80085ae:	d001      	beq.n	80085b4 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 80085b0:	2301      	movs	r3, #1
 80085b2:	e0be      	b.n	8008732 <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80085b4:	687b      	ldr	r3, [r7, #4]
 80085b6:	681b      	ldr	r3, [r3, #0]
 80085b8:	f003 0302 	and.w	r3, r3, #2
 80085bc:	2b00      	cmp	r3, #0
 80085be:	d020      	beq.n	8008602 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80085c0:	687b      	ldr	r3, [r7, #4]
 80085c2:	681b      	ldr	r3, [r3, #0]
 80085c4:	f003 0304 	and.w	r3, r3, #4
 80085c8:	2b00      	cmp	r3, #0
 80085ca:	d005      	beq.n	80085d8 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80085cc:	4b5c      	ldr	r3, [pc, #368]	; (8008740 <HAL_RCC_ClockConfig+0x1c8>)
 80085ce:	689b      	ldr	r3, [r3, #8]
 80085d0:	4a5b      	ldr	r2, [pc, #364]	; (8008740 <HAL_RCC_ClockConfig+0x1c8>)
 80085d2:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 80085d6:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80085d8:	687b      	ldr	r3, [r7, #4]
 80085da:	681b      	ldr	r3, [r3, #0]
 80085dc:	f003 0308 	and.w	r3, r3, #8
 80085e0:	2b00      	cmp	r3, #0
 80085e2:	d005      	beq.n	80085f0 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3U));
 80085e4:	4b56      	ldr	r3, [pc, #344]	; (8008740 <HAL_RCC_ClockConfig+0x1c8>)
 80085e6:	689b      	ldr	r3, [r3, #8]
 80085e8:	4a55      	ldr	r2, [pc, #340]	; (8008740 <HAL_RCC_ClockConfig+0x1c8>)
 80085ea:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 80085ee:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80085f0:	4b53      	ldr	r3, [pc, #332]	; (8008740 <HAL_RCC_ClockConfig+0x1c8>)
 80085f2:	689b      	ldr	r3, [r3, #8]
 80085f4:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80085f8:	687b      	ldr	r3, [r7, #4]
 80085fa:	689b      	ldr	r3, [r3, #8]
 80085fc:	4950      	ldr	r1, [pc, #320]	; (8008740 <HAL_RCC_ClockConfig+0x1c8>)
 80085fe:	4313      	orrs	r3, r2
 8008600:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8008602:	687b      	ldr	r3, [r7, #4]
 8008604:	681b      	ldr	r3, [r3, #0]
 8008606:	f003 0301 	and.w	r3, r3, #1
 800860a:	2b00      	cmp	r3, #0
 800860c:	d040      	beq.n	8008690 <HAL_RCC_ClockConfig+0x118>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800860e:	687b      	ldr	r3, [r7, #4]
 8008610:	685b      	ldr	r3, [r3, #4]
 8008612:	2b01      	cmp	r3, #1
 8008614:	d107      	bne.n	8008626 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8008616:	4b4a      	ldr	r3, [pc, #296]	; (8008740 <HAL_RCC_ClockConfig+0x1c8>)
 8008618:	681b      	ldr	r3, [r3, #0]
 800861a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800861e:	2b00      	cmp	r3, #0
 8008620:	d115      	bne.n	800864e <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 8008622:	2301      	movs	r3, #1
 8008624:	e085      	b.n	8008732 <HAL_RCC_ClockConfig+0x1ba>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8008626:	687b      	ldr	r3, [r7, #4]
 8008628:	685b      	ldr	r3, [r3, #4]
 800862a:	2b02      	cmp	r3, #2
 800862c:	d107      	bne.n	800863e <HAL_RCC_ClockConfig+0xc6>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800862e:	4b44      	ldr	r3, [pc, #272]	; (8008740 <HAL_RCC_ClockConfig+0x1c8>)
 8008630:	681b      	ldr	r3, [r3, #0]
 8008632:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8008636:	2b00      	cmp	r3, #0
 8008638:	d109      	bne.n	800864e <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 800863a:	2301      	movs	r3, #1
 800863c:	e079      	b.n	8008732 <HAL_RCC_ClockConfig+0x1ba>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800863e:	4b40      	ldr	r3, [pc, #256]	; (8008740 <HAL_RCC_ClockConfig+0x1c8>)
 8008640:	681b      	ldr	r3, [r3, #0]
 8008642:	f003 0302 	and.w	r3, r3, #2
 8008646:	2b00      	cmp	r3, #0
 8008648:	d101      	bne.n	800864e <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 800864a:	2301      	movs	r3, #1
 800864c:	e071      	b.n	8008732 <HAL_RCC_ClockConfig+0x1ba>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800864e:	4b3c      	ldr	r3, [pc, #240]	; (8008740 <HAL_RCC_ClockConfig+0x1c8>)
 8008650:	689b      	ldr	r3, [r3, #8]
 8008652:	f023 0203 	bic.w	r2, r3, #3
 8008656:	687b      	ldr	r3, [r7, #4]
 8008658:	685b      	ldr	r3, [r3, #4]
 800865a:	4939      	ldr	r1, [pc, #228]	; (8008740 <HAL_RCC_ClockConfig+0x1c8>)
 800865c:	4313      	orrs	r3, r2
 800865e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8008660:	f7fa fb4a 	bl	8002cf8 <HAL_GetTick>
 8008664:	6178      	str	r0, [r7, #20]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8008666:	e00a      	b.n	800867e <HAL_RCC_ClockConfig+0x106>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8008668:	f7fa fb46 	bl	8002cf8 <HAL_GetTick>
 800866c:	4602      	mov	r2, r0
 800866e:	697b      	ldr	r3, [r7, #20]
 8008670:	1ad3      	subs	r3, r2, r3
 8008672:	f241 3288 	movw	r2, #5000	; 0x1388
 8008676:	4293      	cmp	r3, r2
 8008678:	d901      	bls.n	800867e <HAL_RCC_ClockConfig+0x106>
      {
        return HAL_TIMEOUT;
 800867a:	2303      	movs	r3, #3
 800867c:	e059      	b.n	8008732 <HAL_RCC_ClockConfig+0x1ba>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800867e:	4b30      	ldr	r3, [pc, #192]	; (8008740 <HAL_RCC_ClockConfig+0x1c8>)
 8008680:	689b      	ldr	r3, [r3, #8]
 8008682:	f003 020c 	and.w	r2, r3, #12
 8008686:	687b      	ldr	r3, [r7, #4]
 8008688:	685b      	ldr	r3, [r3, #4]
 800868a:	009b      	lsls	r3, r3, #2
 800868c:	429a      	cmp	r2, r3
 800868e:	d1eb      	bne.n	8008668 <HAL_RCC_ClockConfig+0xf0>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8008690:	4b2a      	ldr	r3, [pc, #168]	; (800873c <HAL_RCC_ClockConfig+0x1c4>)
 8008692:	681b      	ldr	r3, [r3, #0]
 8008694:	f003 030f 	and.w	r3, r3, #15
 8008698:	683a      	ldr	r2, [r7, #0]
 800869a:	429a      	cmp	r2, r3
 800869c:	d20c      	bcs.n	80086b8 <HAL_RCC_ClockConfig+0x140>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800869e:	4b27      	ldr	r3, [pc, #156]	; (800873c <HAL_RCC_ClockConfig+0x1c4>)
 80086a0:	683a      	ldr	r2, [r7, #0]
 80086a2:	b2d2      	uxtb	r2, r2
 80086a4:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
       memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80086a6:	4b25      	ldr	r3, [pc, #148]	; (800873c <HAL_RCC_ClockConfig+0x1c4>)
 80086a8:	681b      	ldr	r3, [r3, #0]
 80086aa:	f003 030f 	and.w	r3, r3, #15
 80086ae:	683a      	ldr	r2, [r7, #0]
 80086b0:	429a      	cmp	r2, r3
 80086b2:	d001      	beq.n	80086b8 <HAL_RCC_ClockConfig+0x140>
    {
      return HAL_ERROR;
 80086b4:	2301      	movs	r3, #1
 80086b6:	e03c      	b.n	8008732 <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80086b8:	687b      	ldr	r3, [r7, #4]
 80086ba:	681b      	ldr	r3, [r3, #0]
 80086bc:	f003 0304 	and.w	r3, r3, #4
 80086c0:	2b00      	cmp	r3, #0
 80086c2:	d008      	beq.n	80086d6 <HAL_RCC_ClockConfig+0x15e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80086c4:	4b1e      	ldr	r3, [pc, #120]	; (8008740 <HAL_RCC_ClockConfig+0x1c8>)
 80086c6:	689b      	ldr	r3, [r3, #8]
 80086c8:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 80086cc:	687b      	ldr	r3, [r7, #4]
 80086ce:	68db      	ldr	r3, [r3, #12]
 80086d0:	491b      	ldr	r1, [pc, #108]	; (8008740 <HAL_RCC_ClockConfig+0x1c8>)
 80086d2:	4313      	orrs	r3, r2
 80086d4:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80086d6:	687b      	ldr	r3, [r7, #4]
 80086d8:	681b      	ldr	r3, [r3, #0]
 80086da:	f003 0308 	and.w	r3, r3, #8
 80086de:	2b00      	cmp	r3, #0
 80086e0:	d009      	beq.n	80086f6 <HAL_RCC_ClockConfig+0x17e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80086e2:	4b17      	ldr	r3, [pc, #92]	; (8008740 <HAL_RCC_ClockConfig+0x1c8>)
 80086e4:	689b      	ldr	r3, [r3, #8]
 80086e6:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 80086ea:	687b      	ldr	r3, [r7, #4]
 80086ec:	691b      	ldr	r3, [r3, #16]
 80086ee:	00db      	lsls	r3, r3, #3
 80086f0:	4913      	ldr	r1, [pc, #76]	; (8008740 <HAL_RCC_ClockConfig+0x1c8>)
 80086f2:	4313      	orrs	r3, r2
 80086f4:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> POSITION_VAL(RCC_CFGR_HPRE)];
 80086f6:	f000 f82b 	bl	8008750 <HAL_RCC_GetSysClockFreq>
 80086fa:	4601      	mov	r1, r0
 80086fc:	4b10      	ldr	r3, [pc, #64]	; (8008740 <HAL_RCC_ClockConfig+0x1c8>)
 80086fe:	689b      	ldr	r3, [r3, #8]
 8008700:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8008704:	22f0      	movs	r2, #240	; 0xf0
 8008706:	613a      	str	r2, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8008708:	693a      	ldr	r2, [r7, #16]
 800870a:	fa92 f2a2 	rbit	r2, r2
 800870e:	60fa      	str	r2, [r7, #12]
  return result;
 8008710:	68fa      	ldr	r2, [r7, #12]
 8008712:	fab2 f282 	clz	r2, r2
 8008716:	b2d2      	uxtb	r2, r2
 8008718:	40d3      	lsrs	r3, r2
 800871a:	4a0a      	ldr	r2, [pc, #40]	; (8008744 <HAL_RCC_ClockConfig+0x1cc>)
 800871c:	5cd3      	ldrb	r3, [r2, r3]
 800871e:	fa21 f303 	lsr.w	r3, r1, r3
 8008722:	4a09      	ldr	r2, [pc, #36]	; (8008748 <HAL_RCC_ClockConfig+0x1d0>)
 8008724:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8008726:	4b09      	ldr	r3, [pc, #36]	; (800874c <HAL_RCC_ClockConfig+0x1d4>)
 8008728:	681b      	ldr	r3, [r3, #0]
 800872a:	4618      	mov	r0, r3
 800872c:	f7fa faa2 	bl	8002c74 <HAL_InitTick>

  return HAL_OK;
 8008730:	2300      	movs	r3, #0
}
 8008732:	4618      	mov	r0, r3
 8008734:	3718      	adds	r7, #24
 8008736:	46bd      	mov	sp, r7
 8008738:	bd80      	pop	{r7, pc}
 800873a:	bf00      	nop
 800873c:	40023c00 	.word	0x40023c00
 8008740:	40023800 	.word	0x40023800
 8008744:	08018ad0 	.word	0x08018ad0
 8008748:	20000004 	.word	0x20000004
 800874c:	20000008 	.word	0x20000008

08008750 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8008750:	b5f0      	push	{r4, r5, r6, r7, lr}
 8008752:	b085      	sub	sp, #20
 8008754:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8008756:	2300      	movs	r3, #0
 8008758:	607b      	str	r3, [r7, #4]
 800875a:	2300      	movs	r3, #0
 800875c:	60fb      	str	r3, [r7, #12]
 800875e:	2300      	movs	r3, #0
 8008760:	603b      	str	r3, [r7, #0]
  uint32_t sysclockfreq = 0U;
 8008762:	2300      	movs	r3, #0
 8008764:	60bb      	str	r3, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8008766:	4b63      	ldr	r3, [pc, #396]	; (80088f4 <HAL_RCC_GetSysClockFreq+0x1a4>)
 8008768:	689b      	ldr	r3, [r3, #8]
 800876a:	f003 030c 	and.w	r3, r3, #12
 800876e:	2b04      	cmp	r3, #4
 8008770:	d007      	beq.n	8008782 <HAL_RCC_GetSysClockFreq+0x32>
 8008772:	2b08      	cmp	r3, #8
 8008774:	d008      	beq.n	8008788 <HAL_RCC_GetSysClockFreq+0x38>
 8008776:	2b00      	cmp	r3, #0
 8008778:	f040 80b4 	bne.w	80088e4 <HAL_RCC_GetSysClockFreq+0x194>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 800877c:	4b5e      	ldr	r3, [pc, #376]	; (80088f8 <HAL_RCC_GetSysClockFreq+0x1a8>)
 800877e:	60bb      	str	r3, [r7, #8]
       break;
 8008780:	e0b3      	b.n	80088ea <HAL_RCC_GetSysClockFreq+0x19a>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8008782:	4b5e      	ldr	r3, [pc, #376]	; (80088fc <HAL_RCC_GetSysClockFreq+0x1ac>)
 8008784:	60bb      	str	r3, [r7, #8]
      break;
 8008786:	e0b0      	b.n	80088ea <HAL_RCC_GetSysClockFreq+0x19a>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8008788:	4b5a      	ldr	r3, [pc, #360]	; (80088f4 <HAL_RCC_GetSysClockFreq+0x1a4>)
 800878a:	685b      	ldr	r3, [r3, #4]
 800878c:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8008790:	607b      	str	r3, [r7, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8008792:	4b58      	ldr	r3, [pc, #352]	; (80088f4 <HAL_RCC_GetSysClockFreq+0x1a4>)
 8008794:	685b      	ldr	r3, [r3, #4]
 8008796:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800879a:	2b00      	cmp	r3, #0
 800879c:	d04a      	beq.n	8008834 <HAL_RCC_GetSysClockFreq+0xe4>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800879e:	4b55      	ldr	r3, [pc, #340]	; (80088f4 <HAL_RCC_GetSysClockFreq+0x1a4>)
 80087a0:	685b      	ldr	r3, [r3, #4]
 80087a2:	099b      	lsrs	r3, r3, #6
 80087a4:	f04f 0400 	mov.w	r4, #0
 80087a8:	f240 11ff 	movw	r1, #511	; 0x1ff
 80087ac:	f04f 0200 	mov.w	r2, #0
 80087b0:	ea03 0501 	and.w	r5, r3, r1
 80087b4:	ea04 0602 	and.w	r6, r4, r2
 80087b8:	4629      	mov	r1, r5
 80087ba:	4632      	mov	r2, r6
 80087bc:	f04f 0300 	mov.w	r3, #0
 80087c0:	f04f 0400 	mov.w	r4, #0
 80087c4:	0154      	lsls	r4, r2, #5
 80087c6:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 80087ca:	014b      	lsls	r3, r1, #5
 80087cc:	4619      	mov	r1, r3
 80087ce:	4622      	mov	r2, r4
 80087d0:	1b49      	subs	r1, r1, r5
 80087d2:	eb62 0206 	sbc.w	r2, r2, r6
 80087d6:	f04f 0300 	mov.w	r3, #0
 80087da:	f04f 0400 	mov.w	r4, #0
 80087de:	0194      	lsls	r4, r2, #6
 80087e0:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 80087e4:	018b      	lsls	r3, r1, #6
 80087e6:	1a5b      	subs	r3, r3, r1
 80087e8:	eb64 0402 	sbc.w	r4, r4, r2
 80087ec:	f04f 0100 	mov.w	r1, #0
 80087f0:	f04f 0200 	mov.w	r2, #0
 80087f4:	00e2      	lsls	r2, r4, #3
 80087f6:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 80087fa:	00d9      	lsls	r1, r3, #3
 80087fc:	460b      	mov	r3, r1
 80087fe:	4614      	mov	r4, r2
 8008800:	195b      	adds	r3, r3, r5
 8008802:	eb44 0406 	adc.w	r4, r4, r6
 8008806:	f04f 0100 	mov.w	r1, #0
 800880a:	f04f 0200 	mov.w	r2, #0
 800880e:	0262      	lsls	r2, r4, #9
 8008810:	ea42 52d3 	orr.w	r2, r2, r3, lsr #23
 8008814:	0259      	lsls	r1, r3, #9
 8008816:	460b      	mov	r3, r1
 8008818:	4614      	mov	r4, r2
 800881a:	4618      	mov	r0, r3
 800881c:	4621      	mov	r1, r4
 800881e:	687b      	ldr	r3, [r7, #4]
 8008820:	f04f 0400 	mov.w	r4, #0
 8008824:	461a      	mov	r2, r3
 8008826:	4623      	mov	r3, r4
 8008828:	f7f8 f96a 	bl	8000b00 <__aeabi_uldivmod>
 800882c:	4603      	mov	r3, r0
 800882e:	460c      	mov	r4, r1
 8008830:	60fb      	str	r3, [r7, #12]
 8008832:	e049      	b.n	80088c8 <HAL_RCC_GetSysClockFreq+0x178>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8008834:	4b2f      	ldr	r3, [pc, #188]	; (80088f4 <HAL_RCC_GetSysClockFreq+0x1a4>)
 8008836:	685b      	ldr	r3, [r3, #4]
 8008838:	099b      	lsrs	r3, r3, #6
 800883a:	f04f 0400 	mov.w	r4, #0
 800883e:	f240 11ff 	movw	r1, #511	; 0x1ff
 8008842:	f04f 0200 	mov.w	r2, #0
 8008846:	ea03 0501 	and.w	r5, r3, r1
 800884a:	ea04 0602 	and.w	r6, r4, r2
 800884e:	4629      	mov	r1, r5
 8008850:	4632      	mov	r2, r6
 8008852:	f04f 0300 	mov.w	r3, #0
 8008856:	f04f 0400 	mov.w	r4, #0
 800885a:	0154      	lsls	r4, r2, #5
 800885c:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 8008860:	014b      	lsls	r3, r1, #5
 8008862:	4619      	mov	r1, r3
 8008864:	4622      	mov	r2, r4
 8008866:	1b49      	subs	r1, r1, r5
 8008868:	eb62 0206 	sbc.w	r2, r2, r6
 800886c:	f04f 0300 	mov.w	r3, #0
 8008870:	f04f 0400 	mov.w	r4, #0
 8008874:	0194      	lsls	r4, r2, #6
 8008876:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 800887a:	018b      	lsls	r3, r1, #6
 800887c:	1a5b      	subs	r3, r3, r1
 800887e:	eb64 0402 	sbc.w	r4, r4, r2
 8008882:	f04f 0100 	mov.w	r1, #0
 8008886:	f04f 0200 	mov.w	r2, #0
 800888a:	00e2      	lsls	r2, r4, #3
 800888c:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 8008890:	00d9      	lsls	r1, r3, #3
 8008892:	460b      	mov	r3, r1
 8008894:	4614      	mov	r4, r2
 8008896:	195b      	adds	r3, r3, r5
 8008898:	eb44 0406 	adc.w	r4, r4, r6
 800889c:	f04f 0100 	mov.w	r1, #0
 80088a0:	f04f 0200 	mov.w	r2, #0
 80088a4:	02a2      	lsls	r2, r4, #10
 80088a6:	ea42 5293 	orr.w	r2, r2, r3, lsr #22
 80088aa:	0299      	lsls	r1, r3, #10
 80088ac:	460b      	mov	r3, r1
 80088ae:	4614      	mov	r4, r2
 80088b0:	4618      	mov	r0, r3
 80088b2:	4621      	mov	r1, r4
 80088b4:	687b      	ldr	r3, [r7, #4]
 80088b6:	f04f 0400 	mov.w	r4, #0
 80088ba:	461a      	mov	r2, r3
 80088bc:	4623      	mov	r3, r4
 80088be:	f7f8 f91f 	bl	8000b00 <__aeabi_uldivmod>
 80088c2:	4603      	mov	r3, r0
 80088c4:	460c      	mov	r4, r1
 80088c6:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 80088c8:	4b0a      	ldr	r3, [pc, #40]	; (80088f4 <HAL_RCC_GetSysClockFreq+0x1a4>)
 80088ca:	685b      	ldr	r3, [r3, #4]
 80088cc:	0c1b      	lsrs	r3, r3, #16
 80088ce:	f003 0303 	and.w	r3, r3, #3
 80088d2:	3301      	adds	r3, #1
 80088d4:	005b      	lsls	r3, r3, #1
 80088d6:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco/pllp;
 80088d8:	68fa      	ldr	r2, [r7, #12]
 80088da:	683b      	ldr	r3, [r7, #0]
 80088dc:	fbb2 f3f3 	udiv	r3, r2, r3
 80088e0:	60bb      	str	r3, [r7, #8]
      break;
 80088e2:	e002      	b.n	80088ea <HAL_RCC_GetSysClockFreq+0x19a>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 80088e4:	4b04      	ldr	r3, [pc, #16]	; (80088f8 <HAL_RCC_GetSysClockFreq+0x1a8>)
 80088e6:	60bb      	str	r3, [r7, #8]
      break;
 80088e8:	bf00      	nop
    }
  }
  return sysclockfreq;
 80088ea:	68bb      	ldr	r3, [r7, #8]
}
 80088ec:	4618      	mov	r0, r3
 80088ee:	3714      	adds	r7, #20
 80088f0:	46bd      	mov	sp, r7
 80088f2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80088f4:	40023800 	.word	0x40023800
 80088f8:	00f42400 	.word	0x00f42400
 80088fc:	007a1200 	.word	0x007a1200

08008900 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8008900:	b480      	push	{r7}
 8008902:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8008904:	4b02      	ldr	r3, [pc, #8]	; (8008910 <HAL_RCC_GetHCLKFreq+0x10>)
 8008906:	681b      	ldr	r3, [r3, #0]
}
 8008908:	4618      	mov	r0, r3
 800890a:	46bd      	mov	sp, r7
 800890c:	bc80      	pop	{r7}
 800890e:	4770      	bx	lr
 8008910:	20000004 	.word	0x20000004

08008914 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8008914:	b580      	push	{r7, lr}
 8008916:	b082      	sub	sp, #8
 8008918:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> POSITION_VAL(RCC_CFGR_PPRE1)]);
 800891a:	f7ff fff1 	bl	8008900 <HAL_RCC_GetHCLKFreq>
 800891e:	4601      	mov	r1, r0
 8008920:	4b0b      	ldr	r3, [pc, #44]	; (8008950 <HAL_RCC_GetPCLK1Freq+0x3c>)
 8008922:	689b      	ldr	r3, [r3, #8]
 8008924:	f403 53e0 	and.w	r3, r3, #7168	; 0x1c00
 8008928:	f44f 52e0 	mov.w	r2, #7168	; 0x1c00
 800892c:	607a      	str	r2, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800892e:	687a      	ldr	r2, [r7, #4]
 8008930:	fa92 f2a2 	rbit	r2, r2
 8008934:	603a      	str	r2, [r7, #0]
  return result;
 8008936:	683a      	ldr	r2, [r7, #0]
 8008938:	fab2 f282 	clz	r2, r2
 800893c:	b2d2      	uxtb	r2, r2
 800893e:	40d3      	lsrs	r3, r2
 8008940:	4a04      	ldr	r2, [pc, #16]	; (8008954 <HAL_RCC_GetPCLK1Freq+0x40>)
 8008942:	5cd3      	ldrb	r3, [r2, r3]
 8008944:	fa21 f303 	lsr.w	r3, r1, r3
}
 8008948:	4618      	mov	r0, r3
 800894a:	3708      	adds	r7, #8
 800894c:	46bd      	mov	sp, r7
 800894e:	bd80      	pop	{r7, pc}
 8008950:	40023800 	.word	0x40023800
 8008954:	08018ae0 	.word	0x08018ae0

08008958 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8008958:	b580      	push	{r7, lr}
 800895a:	b082      	sub	sp, #8
 800895c:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> POSITION_VAL(RCC_CFGR_PPRE2)]);
 800895e:	f7ff ffcf 	bl	8008900 <HAL_RCC_GetHCLKFreq>
 8008962:	4601      	mov	r1, r0
 8008964:	4b0b      	ldr	r3, [pc, #44]	; (8008994 <HAL_RCC_GetPCLK2Freq+0x3c>)
 8008966:	689b      	ldr	r3, [r3, #8]
 8008968:	f403 4360 	and.w	r3, r3, #57344	; 0xe000
 800896c:	f44f 4260 	mov.w	r2, #57344	; 0xe000
 8008970:	607a      	str	r2, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8008972:	687a      	ldr	r2, [r7, #4]
 8008974:	fa92 f2a2 	rbit	r2, r2
 8008978:	603a      	str	r2, [r7, #0]
  return result;
 800897a:	683a      	ldr	r2, [r7, #0]
 800897c:	fab2 f282 	clz	r2, r2
 8008980:	b2d2      	uxtb	r2, r2
 8008982:	40d3      	lsrs	r3, r2
 8008984:	4a04      	ldr	r2, [pc, #16]	; (8008998 <HAL_RCC_GetPCLK2Freq+0x40>)
 8008986:	5cd3      	ldrb	r3, [r2, r3]
 8008988:	fa21 f303 	lsr.w	r3, r1, r3
}
 800898c:	4618      	mov	r0, r3
 800898e:	3708      	adds	r7, #8
 8008990:	46bd      	mov	sp, r7
 8008992:	bd80      	pop	{r7, pc}
 8008994:	40023800 	.word	0x40023800
 8008998:	08018ae0 	.word	0x08018ae0

0800899c <HAL_SD_Init>:
            SD_HandleTypeDef and create the associated handle.
  * @param  hsd: Pointer to the SD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_Init(SD_HandleTypeDef *hsd)
{
 800899c:	b580      	push	{r7, lr}
 800899e:	b082      	sub	sp, #8
 80089a0:	af00      	add	r7, sp, #0
 80089a2:	6078      	str	r0, [r7, #4]
  /* Check the SD handle allocation */
  if(hsd == NULL)
 80089a4:	687b      	ldr	r3, [r7, #4]
 80089a6:	2b00      	cmp	r3, #0
 80089a8:	d101      	bne.n	80089ae <HAL_SD_Init+0x12>
  {
    return HAL_ERROR;
 80089aa:	2301      	movs	r3, #1
 80089ac:	e022      	b.n	80089f4 <HAL_SD_Init+0x58>
  assert_param(IS_SDIO_CLOCK_POWER_SAVE(hsd->Init.ClockPowerSave));
  assert_param(IS_SDIO_BUS_WIDE(hsd->Init.BusWide));
  assert_param(IS_SDIO_HARDWARE_FLOW_CONTROL(hsd->Init.HardwareFlowControl));
  assert_param(IS_SDIO_CLKDIV(hsd->Init.ClockDiv));

  if(hsd->State == HAL_SD_STATE_RESET)
 80089ae:	687b      	ldr	r3, [r7, #4]
 80089b0:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 80089b4:	b2db      	uxtb	r3, r3
 80089b6:	2b00      	cmp	r3, #0
 80089b8:	d105      	bne.n	80089c6 <HAL_SD_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    hsd->Lock = HAL_UNLOCKED;
 80089ba:	687b      	ldr	r3, [r7, #4]
 80089bc:	2200      	movs	r2, #0
 80089be:	771a      	strb	r2, [r3, #28]

    /* Init the low level hardware */
    hsd->MspInitCallback(hsd);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_SD_MspInit(hsd);
 80089c0:	6878      	ldr	r0, [r7, #4]
 80089c2:	f7f9 fbb5 	bl	8002130 <HAL_SD_MspInit>
#endif /* USE_HAL_SD_REGISTER_CALLBACKS */
  }

  hsd->State = HAL_SD_STATE_BUSY;
 80089c6:	687b      	ldr	r3, [r7, #4]
 80089c8:	2203      	movs	r2, #3
 80089ca:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  /* Initialize the Card parameters */
  if (HAL_SD_InitCard(hsd) != HAL_OK)
 80089ce:	6878      	ldr	r0, [r7, #4]
 80089d0:	f000 f814 	bl	80089fc <HAL_SD_InitCard>
 80089d4:	4603      	mov	r3, r0
 80089d6:	2b00      	cmp	r3, #0
 80089d8:	d001      	beq.n	80089de <HAL_SD_Init+0x42>
  {
    return HAL_ERROR;
 80089da:	2301      	movs	r3, #1
 80089dc:	e00a      	b.n	80089f4 <HAL_SD_Init+0x58>
  }

  /* Initialize the error code */
  hsd->ErrorCode = HAL_SD_ERROR_NONE;
 80089de:	687b      	ldr	r3, [r7, #4]
 80089e0:	2200      	movs	r2, #0
 80089e2:	639a      	str	r2, [r3, #56]	; 0x38

  /* Initialize the SD operation */
  hsd->Context = SD_CONTEXT_NONE;
 80089e4:	687b      	ldr	r3, [r7, #4]
 80089e6:	2200      	movs	r2, #0
 80089e8:	631a      	str	r2, [r3, #48]	; 0x30

  /* Initialize the SD state */
  hsd->State = HAL_SD_STATE_READY;
 80089ea:	687b      	ldr	r3, [r7, #4]
 80089ec:	2201      	movs	r2, #1
 80089ee:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  return HAL_OK;
 80089f2:	2300      	movs	r3, #0
}
 80089f4:	4618      	mov	r0, r3
 80089f6:	3708      	adds	r7, #8
 80089f8:	46bd      	mov	sp, r7
 80089fa:	bd80      	pop	{r7, pc}

080089fc <HAL_SD_InitCard>:
  * @note   This function initializes the SD card. It could be used when a card
            re-initialization is needed.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_InitCard(SD_HandleTypeDef *hsd)
{
 80089fc:	b5b0      	push	{r4, r5, r7, lr}
 80089fe:	b08e      	sub	sp, #56	; 0x38
 8008a00:	af04      	add	r7, sp, #16
 8008a02:	6078      	str	r0, [r7, #4]
  uint32_t errorstate;
  HAL_StatusTypeDef status;
  SD_InitTypeDef Init;
  
  /* Default SDIO peripheral configuration for SD card initialization */
  Init.ClockEdge           = SDIO_CLOCK_EDGE_RISING;
 8008a04:	2300      	movs	r3, #0
 8008a06:	60bb      	str	r3, [r7, #8]
  Init.ClockBypass         = SDIO_CLOCK_BYPASS_DISABLE;
 8008a08:	2300      	movs	r3, #0
 8008a0a:	60fb      	str	r3, [r7, #12]
  Init.ClockPowerSave      = SDIO_CLOCK_POWER_SAVE_DISABLE;
 8008a0c:	2300      	movs	r3, #0
 8008a0e:	613b      	str	r3, [r7, #16]
  Init.BusWide             = SDIO_BUS_WIDE_1B;
 8008a10:	2300      	movs	r3, #0
 8008a12:	617b      	str	r3, [r7, #20]
  Init.HardwareFlowControl = SDIO_HARDWARE_FLOW_CONTROL_DISABLE;
 8008a14:	2300      	movs	r3, #0
 8008a16:	61bb      	str	r3, [r7, #24]
  Init.ClockDiv            = SDIO_INIT_CLK_DIV;
 8008a18:	2376      	movs	r3, #118	; 0x76
 8008a1a:	61fb      	str	r3, [r7, #28]

  /* Initialize SDIO peripheral interface with default configuration */
  status = SDIO_Init(hsd->Instance, Init);
 8008a1c:	687b      	ldr	r3, [r7, #4]
 8008a1e:	681d      	ldr	r5, [r3, #0]
 8008a20:	466c      	mov	r4, sp
 8008a22:	f107 0314 	add.w	r3, r7, #20
 8008a26:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8008a2a:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 8008a2e:	f107 0308 	add.w	r3, r7, #8
 8008a32:	cb0e      	ldmia	r3, {r1, r2, r3}
 8008a34:	4628      	mov	r0, r5
 8008a36:	f002 fbc1 	bl	800b1bc <SDIO_Init>
 8008a3a:	4603      	mov	r3, r0
 8008a3c:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  if(status != HAL_OK)
 8008a40:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8008a44:	2b00      	cmp	r3, #0
 8008a46:	d001      	beq.n	8008a4c <HAL_SD_InitCard+0x50>
  {
    return HAL_ERROR;
 8008a48:	2301      	movs	r3, #1
 8008a4a:	e031      	b.n	8008ab0 <HAL_SD_InitCard+0xb4>
  }

  /* Disable SDIO Clock */
  __HAL_SD_DISABLE(hsd);
 8008a4c:	4b1a      	ldr	r3, [pc, #104]	; (8008ab8 <HAL_SD_InitCard+0xbc>)
 8008a4e:	2200      	movs	r2, #0
 8008a50:	601a      	str	r2, [r3, #0]

  /* Set Power State to ON */
  (void)SDIO_PowerState_ON(hsd->Instance);
 8008a52:	687b      	ldr	r3, [r7, #4]
 8008a54:	681b      	ldr	r3, [r3, #0]
 8008a56:	4618      	mov	r0, r3
 8008a58:	f002 fbf6 	bl	800b248 <SDIO_PowerState_ON>

  /* Enable SDIO Clock */
  __HAL_SD_ENABLE(hsd);
 8008a5c:	4b16      	ldr	r3, [pc, #88]	; (8008ab8 <HAL_SD_InitCard+0xbc>)
 8008a5e:	2201      	movs	r2, #1
 8008a60:	601a      	str	r2, [r3, #0]

  /* Identify card operating voltage */
  errorstate = SD_PowerON(hsd);
 8008a62:	6878      	ldr	r0, [r7, #4]
 8008a64:	f000 ffc6 	bl	80099f4 <SD_PowerON>
 8008a68:	6238      	str	r0, [r7, #32]
  if(errorstate != HAL_SD_ERROR_NONE)
 8008a6a:	6a3b      	ldr	r3, [r7, #32]
 8008a6c:	2b00      	cmp	r3, #0
 8008a6e:	d00b      	beq.n	8008a88 <HAL_SD_InitCard+0x8c>
  {
    hsd->State = HAL_SD_STATE_READY;
 8008a70:	687b      	ldr	r3, [r7, #4]
 8008a72:	2201      	movs	r2, #1
 8008a74:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    hsd->ErrorCode |= errorstate;
 8008a78:	687b      	ldr	r3, [r7, #4]
 8008a7a:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8008a7c:	6a3b      	ldr	r3, [r7, #32]
 8008a7e:	431a      	orrs	r2, r3
 8008a80:	687b      	ldr	r3, [r7, #4]
 8008a82:	639a      	str	r2, [r3, #56]	; 0x38
    return HAL_ERROR;
 8008a84:	2301      	movs	r3, #1
 8008a86:	e013      	b.n	8008ab0 <HAL_SD_InitCard+0xb4>
  }

  /* Card initialization */
  errorstate = SD_InitCard(hsd);
 8008a88:	6878      	ldr	r0, [r7, #4]
 8008a8a:	f000 fee5 	bl	8009858 <SD_InitCard>
 8008a8e:	6238      	str	r0, [r7, #32]
  if(errorstate != HAL_SD_ERROR_NONE)
 8008a90:	6a3b      	ldr	r3, [r7, #32]
 8008a92:	2b00      	cmp	r3, #0
 8008a94:	d00b      	beq.n	8008aae <HAL_SD_InitCard+0xb2>
  {
    hsd->State = HAL_SD_STATE_READY;
 8008a96:	687b      	ldr	r3, [r7, #4]
 8008a98:	2201      	movs	r2, #1
 8008a9a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    hsd->ErrorCode |= errorstate;
 8008a9e:	687b      	ldr	r3, [r7, #4]
 8008aa0:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8008aa2:	6a3b      	ldr	r3, [r7, #32]
 8008aa4:	431a      	orrs	r2, r3
 8008aa6:	687b      	ldr	r3, [r7, #4]
 8008aa8:	639a      	str	r2, [r3, #56]	; 0x38
    return HAL_ERROR;
 8008aaa:	2301      	movs	r3, #1
 8008aac:	e000      	b.n	8008ab0 <HAL_SD_InitCard+0xb4>
  }

  return HAL_OK;
 8008aae:	2300      	movs	r3, #0
}
 8008ab0:	4618      	mov	r0, r3
 8008ab2:	3728      	adds	r7, #40	; 0x28
 8008ab4:	46bd      	mov	sp, r7
 8008ab6:	bdb0      	pop	{r4, r5, r7, pc}
 8008ab8:	422580a0 	.word	0x422580a0

08008abc <HAL_SD_ReadBlocks_DMA>:
  * @param  BlockAdd: Block Address from where data is to be read
  * @param  NumberOfBlocks: Number of blocks to read.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_ReadBlocks_DMA(SD_HandleTypeDef *hsd, uint8_t *pData, uint32_t BlockAdd, uint32_t NumberOfBlocks)
{
 8008abc:	b580      	push	{r7, lr}
 8008abe:	b08c      	sub	sp, #48	; 0x30
 8008ac0:	af00      	add	r7, sp, #0
 8008ac2:	60f8      	str	r0, [r7, #12]
 8008ac4:	60b9      	str	r1, [r7, #8]
 8008ac6:	607a      	str	r2, [r7, #4]
 8008ac8:	603b      	str	r3, [r7, #0]
  SDIO_DataInitTypeDef config;
  uint32_t errorstate;
  uint32_t add = BlockAdd;
 8008aca:	687b      	ldr	r3, [r7, #4]
 8008acc:	62bb      	str	r3, [r7, #40]	; 0x28

  if(NULL == pData)
 8008ace:	68bb      	ldr	r3, [r7, #8]
 8008ad0:	2b00      	cmp	r3, #0
 8008ad2:	d107      	bne.n	8008ae4 <HAL_SD_ReadBlocks_DMA+0x28>
  {
    hsd->ErrorCode |= HAL_SD_ERROR_PARAM;
 8008ad4:	68fb      	ldr	r3, [r7, #12]
 8008ad6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008ad8:	f043 6200 	orr.w	r2, r3, #134217728	; 0x8000000
 8008adc:	68fb      	ldr	r3, [r7, #12]
 8008ade:	639a      	str	r2, [r3, #56]	; 0x38
    return HAL_ERROR;
 8008ae0:	2301      	movs	r3, #1
 8008ae2:	e0c7      	b.n	8008c74 <HAL_SD_ReadBlocks_DMA+0x1b8>
  }

  if(hsd->State == HAL_SD_STATE_READY)
 8008ae4:	68fb      	ldr	r3, [r7, #12]
 8008ae6:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8008aea:	b2db      	uxtb	r3, r3
 8008aec:	2b01      	cmp	r3, #1
 8008aee:	f040 80c0 	bne.w	8008c72 <HAL_SD_ReadBlocks_DMA+0x1b6>
  {
    hsd->ErrorCode = HAL_SD_ERROR_NONE;
 8008af2:	68fb      	ldr	r3, [r7, #12]
 8008af4:	2200      	movs	r2, #0
 8008af6:	639a      	str	r2, [r3, #56]	; 0x38

    if((add + NumberOfBlocks) > (hsd->SdCard.LogBlockNbr))
 8008af8:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8008afa:	683b      	ldr	r3, [r7, #0]
 8008afc:	441a      	add	r2, r3
 8008afe:	68fb      	ldr	r3, [r7, #12]
 8008b00:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8008b02:	429a      	cmp	r2, r3
 8008b04:	d907      	bls.n	8008b16 <HAL_SD_ReadBlocks_DMA+0x5a>
    {
      hsd->ErrorCode |= HAL_SD_ERROR_ADDR_OUT_OF_RANGE;
 8008b06:	68fb      	ldr	r3, [r7, #12]
 8008b08:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008b0a:	f043 7200 	orr.w	r2, r3, #33554432	; 0x2000000
 8008b0e:	68fb      	ldr	r3, [r7, #12]
 8008b10:	639a      	str	r2, [r3, #56]	; 0x38
      return HAL_ERROR;
 8008b12:	2301      	movs	r3, #1
 8008b14:	e0ae      	b.n	8008c74 <HAL_SD_ReadBlocks_DMA+0x1b8>
    }

    hsd->State = HAL_SD_STATE_BUSY;
 8008b16:	68fb      	ldr	r3, [r7, #12]
 8008b18:	2203      	movs	r2, #3
 8008b1a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    /* Initialize data control register */
    hsd->Instance->DCTRL = 0U;
 8008b1e:	68fb      	ldr	r3, [r7, #12]
 8008b20:	681b      	ldr	r3, [r3, #0]
 8008b22:	2200      	movs	r2, #0
 8008b24:	62da      	str	r2, [r3, #44]	; 0x2c

    __HAL_SD_ENABLE_IT(hsd, (SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT | SDIO_IT_RXOVERR | SDIO_IT_DATAEND));
 8008b26:	68fb      	ldr	r3, [r7, #12]
 8008b28:	681b      	ldr	r3, [r3, #0]
 8008b2a:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8008b2c:	68fb      	ldr	r3, [r7, #12]
 8008b2e:	681b      	ldr	r3, [r3, #0]
 8008b30:	f442 7295 	orr.w	r2, r2, #298	; 0x12a
 8008b34:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Set the DMA transfer complete callback */
    hsd->hdmarx->XferCpltCallback = SD_DMAReceiveCplt;
 8008b36:	68fb      	ldr	r3, [r7, #12]
 8008b38:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008b3a:	4a50      	ldr	r2, [pc, #320]	; (8008c7c <HAL_SD_ReadBlocks_DMA+0x1c0>)
 8008b3c:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Set the DMA error callback */
    hsd->hdmarx->XferErrorCallback = SD_DMAError;
 8008b3e:	68fb      	ldr	r3, [r7, #12]
 8008b40:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008b42:	4a4f      	ldr	r2, [pc, #316]	; (8008c80 <HAL_SD_ReadBlocks_DMA+0x1c4>)
 8008b44:	64da      	str	r2, [r3, #76]	; 0x4c

    /* Set the DMA Abort callback */
    hsd->hdmarx->XferAbortCallback = NULL;
 8008b46:	68fb      	ldr	r3, [r7, #12]
 8008b48:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008b4a:	2200      	movs	r2, #0
 8008b4c:	651a      	str	r2, [r3, #80]	; 0x50

    /* Enable the DMA Channel */
    if(HAL_DMA_Start_IT(hsd->hdmarx, (uint32_t)&hsd->Instance->FIFO, (uint32_t)pData, (uint32_t)(BLOCKSIZE * NumberOfBlocks)/4U) != HAL_OK)
 8008b4e:	68fb      	ldr	r3, [r7, #12]
 8008b50:	6c18      	ldr	r0, [r3, #64]	; 0x40
 8008b52:	68fb      	ldr	r3, [r7, #12]
 8008b54:	681b      	ldr	r3, [r3, #0]
 8008b56:	3380      	adds	r3, #128	; 0x80
 8008b58:	4619      	mov	r1, r3
 8008b5a:	68ba      	ldr	r2, [r7, #8]
 8008b5c:	683b      	ldr	r3, [r7, #0]
 8008b5e:	025b      	lsls	r3, r3, #9
 8008b60:	089b      	lsrs	r3, r3, #2
 8008b62:	f7fb fea5 	bl	80048b0 <HAL_DMA_Start_IT>
 8008b66:	4603      	mov	r3, r0
 8008b68:	2b00      	cmp	r3, #0
 8008b6a:	d017      	beq.n	8008b9c <HAL_SD_ReadBlocks_DMA+0xe0>
    {
      __HAL_SD_DISABLE_IT(hsd, (SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT | SDIO_IT_RXOVERR | SDIO_IT_DATAEND));
 8008b6c:	68fb      	ldr	r3, [r7, #12]
 8008b6e:	681b      	ldr	r3, [r3, #0]
 8008b70:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8008b72:	68fb      	ldr	r3, [r7, #12]
 8008b74:	681b      	ldr	r3, [r3, #0]
 8008b76:	f422 7295 	bic.w	r2, r2, #298	; 0x12a
 8008b7a:	63da      	str	r2, [r3, #60]	; 0x3c
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8008b7c:	68fb      	ldr	r3, [r7, #12]
 8008b7e:	681b      	ldr	r3, [r3, #0]
 8008b80:	4a40      	ldr	r2, [pc, #256]	; (8008c84 <HAL_SD_ReadBlocks_DMA+0x1c8>)
 8008b82:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_DMA;
 8008b84:	68fb      	ldr	r3, [r7, #12]
 8008b86:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008b88:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 8008b8c:	68fb      	ldr	r3, [r7, #12]
 8008b8e:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 8008b90:	68fb      	ldr	r3, [r7, #12]
 8008b92:	2201      	movs	r2, #1
 8008b94:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      return HAL_ERROR;
 8008b98:	2301      	movs	r3, #1
 8008b9a:	e06b      	b.n	8008c74 <HAL_SD_ReadBlocks_DMA+0x1b8>
    }
    else
    {
      /* Enable SD DMA transfer */
      __HAL_SD_DMA_ENABLE(hsd);
 8008b9c:	4b3a      	ldr	r3, [pc, #232]	; (8008c88 <HAL_SD_ReadBlocks_DMA+0x1cc>)
 8008b9e:	2201      	movs	r2, #1
 8008ba0:	601a      	str	r2, [r3, #0]

      if(hsd->SdCard.CardType != CARD_SDHC_SDXC)
 8008ba2:	68fb      	ldr	r3, [r7, #12]
 8008ba4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008ba6:	2b01      	cmp	r3, #1
 8008ba8:	d002      	beq.n	8008bb0 <HAL_SD_ReadBlocks_DMA+0xf4>
      {
        add *= 512U;
 8008baa:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008bac:	025b      	lsls	r3, r3, #9
 8008bae:	62bb      	str	r3, [r7, #40]	; 0x28
      }

      /* Set Block Size for Card */
      errorstate = SDMMC_CmdBlockLength(hsd->Instance, BLOCKSIZE);
 8008bb0:	68fb      	ldr	r3, [r7, #12]
 8008bb2:	681b      	ldr	r3, [r3, #0]
 8008bb4:	f44f 7100 	mov.w	r1, #512	; 0x200
 8008bb8:	4618      	mov	r0, r3
 8008bba:	f002 fbd3 	bl	800b364 <SDMMC_CmdBlockLength>
 8008bbe:	62f8      	str	r0, [r7, #44]	; 0x2c
      if(errorstate != HAL_SD_ERROR_NONE)
 8008bc0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008bc2:	2b00      	cmp	r3, #0
 8008bc4:	d00f      	beq.n	8008be6 <HAL_SD_ReadBlocks_DMA+0x12a>
      {
        /* Clear all the static flags */
        __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8008bc6:	68fb      	ldr	r3, [r7, #12]
 8008bc8:	681b      	ldr	r3, [r3, #0]
 8008bca:	4a2e      	ldr	r2, [pc, #184]	; (8008c84 <HAL_SD_ReadBlocks_DMA+0x1c8>)
 8008bcc:	639a      	str	r2, [r3, #56]	; 0x38
        hsd->ErrorCode |= errorstate;
 8008bce:	68fb      	ldr	r3, [r7, #12]
 8008bd0:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8008bd2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008bd4:	431a      	orrs	r2, r3
 8008bd6:	68fb      	ldr	r3, [r7, #12]
 8008bd8:	639a      	str	r2, [r3, #56]	; 0x38
        hsd->State = HAL_SD_STATE_READY;
 8008bda:	68fb      	ldr	r3, [r7, #12]
 8008bdc:	2201      	movs	r2, #1
 8008bde:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        return HAL_ERROR;
 8008be2:	2301      	movs	r3, #1
 8008be4:	e046      	b.n	8008c74 <HAL_SD_ReadBlocks_DMA+0x1b8>
      }

      /* Configure the SD DPSM (Data Path State Machine) */
      config.DataTimeOut   = SDMMC_DATATIMEOUT;
 8008be6:	f04f 33ff 	mov.w	r3, #4294967295
 8008bea:	613b      	str	r3, [r7, #16]
      config.DataLength    = BLOCKSIZE * NumberOfBlocks;
 8008bec:	683b      	ldr	r3, [r7, #0]
 8008bee:	025b      	lsls	r3, r3, #9
 8008bf0:	617b      	str	r3, [r7, #20]
      config.DataBlockSize = SDIO_DATABLOCK_SIZE_512B;
 8008bf2:	2390      	movs	r3, #144	; 0x90
 8008bf4:	61bb      	str	r3, [r7, #24]
      config.TransferDir   = SDIO_TRANSFER_DIR_TO_SDIO;
 8008bf6:	2302      	movs	r3, #2
 8008bf8:	61fb      	str	r3, [r7, #28]
      config.TransferMode  = SDIO_TRANSFER_MODE_BLOCK;
 8008bfa:	2300      	movs	r3, #0
 8008bfc:	623b      	str	r3, [r7, #32]
      config.DPSM          = SDIO_DPSM_ENABLE;
 8008bfe:	2301      	movs	r3, #1
 8008c00:	627b      	str	r3, [r7, #36]	; 0x24
      (void)SDIO_ConfigData(hsd->Instance, &config);
 8008c02:	68fb      	ldr	r3, [r7, #12]
 8008c04:	681b      	ldr	r3, [r3, #0]
 8008c06:	f107 0210 	add.w	r2, r7, #16
 8008c0a:	4611      	mov	r1, r2
 8008c0c:	4618      	mov	r0, r3
 8008c0e:	f002 fb7e 	bl	800b30e <SDIO_ConfigData>

      /* Read Blocks in DMA mode */
      if(NumberOfBlocks > 1U)
 8008c12:	683b      	ldr	r3, [r7, #0]
 8008c14:	2b01      	cmp	r3, #1
 8008c16:	d90a      	bls.n	8008c2e <HAL_SD_ReadBlocks_DMA+0x172>
      {
        hsd->Context = (SD_CONTEXT_READ_MULTIPLE_BLOCK | SD_CONTEXT_DMA);
 8008c18:	68fb      	ldr	r3, [r7, #12]
 8008c1a:	2282      	movs	r2, #130	; 0x82
 8008c1c:	631a      	str	r2, [r3, #48]	; 0x30

        /* Read Multi Block command */
        errorstate = SDMMC_CmdReadMultiBlock(hsd->Instance, add);
 8008c1e:	68fb      	ldr	r3, [r7, #12]
 8008c20:	681b      	ldr	r3, [r3, #0]
 8008c22:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8008c24:	4618      	mov	r0, r3
 8008c26:	f002 fbe1 	bl	800b3ec <SDMMC_CmdReadMultiBlock>
 8008c2a:	62f8      	str	r0, [r7, #44]	; 0x2c
 8008c2c:	e009      	b.n	8008c42 <HAL_SD_ReadBlocks_DMA+0x186>
      }
      else
      {
        hsd->Context = (SD_CONTEXT_READ_SINGLE_BLOCK | SD_CONTEXT_DMA);
 8008c2e:	68fb      	ldr	r3, [r7, #12]
 8008c30:	2281      	movs	r2, #129	; 0x81
 8008c32:	631a      	str	r2, [r3, #48]	; 0x30

        /* Read Single Block command */
        errorstate = SDMMC_CmdReadSingleBlock(hsd->Instance, add);
 8008c34:	68fb      	ldr	r3, [r7, #12]
 8008c36:	681b      	ldr	r3, [r3, #0]
 8008c38:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8008c3a:	4618      	mov	r0, r3
 8008c3c:	f002 fbb4 	bl	800b3a8 <SDMMC_CmdReadSingleBlock>
 8008c40:	62f8      	str	r0, [r7, #44]	; 0x2c
      }
      if(errorstate != HAL_SD_ERROR_NONE)
 8008c42:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008c44:	2b00      	cmp	r3, #0
 8008c46:	d012      	beq.n	8008c6e <HAL_SD_ReadBlocks_DMA+0x1b2>
      {
        /* Clear all the static flags */
        __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8008c48:	68fb      	ldr	r3, [r7, #12]
 8008c4a:	681b      	ldr	r3, [r3, #0]
 8008c4c:	4a0d      	ldr	r2, [pc, #52]	; (8008c84 <HAL_SD_ReadBlocks_DMA+0x1c8>)
 8008c4e:	639a      	str	r2, [r3, #56]	; 0x38
        hsd->ErrorCode |= errorstate;
 8008c50:	68fb      	ldr	r3, [r7, #12]
 8008c52:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8008c54:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008c56:	431a      	orrs	r2, r3
 8008c58:	68fb      	ldr	r3, [r7, #12]
 8008c5a:	639a      	str	r2, [r3, #56]	; 0x38
        hsd->State = HAL_SD_STATE_READY;
 8008c5c:	68fb      	ldr	r3, [r7, #12]
 8008c5e:	2201      	movs	r2, #1
 8008c60:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        hsd->Context = SD_CONTEXT_NONE;
 8008c64:	68fb      	ldr	r3, [r7, #12]
 8008c66:	2200      	movs	r2, #0
 8008c68:	631a      	str	r2, [r3, #48]	; 0x30
        return HAL_ERROR;
 8008c6a:	2301      	movs	r3, #1
 8008c6c:	e002      	b.n	8008c74 <HAL_SD_ReadBlocks_DMA+0x1b8>
      }

      return HAL_OK;
 8008c6e:	2300      	movs	r3, #0
 8008c70:	e000      	b.n	8008c74 <HAL_SD_ReadBlocks_DMA+0x1b8>
    }
  }
  else
  {
    return HAL_BUSY;
 8008c72:	2302      	movs	r3, #2
  }
}
 8008c74:	4618      	mov	r0, r3
 8008c76:	3730      	adds	r7, #48	; 0x30
 8008c78:	46bd      	mov	sp, r7
 8008c7a:	bd80      	pop	{r7, pc}
 8008c7c:	08009669 	.word	0x08009669
 8008c80:	080096d9 	.word	0x080096d9
 8008c84:	004005ff 	.word	0x004005ff
 8008c88:	4225858c 	.word	0x4225858c

08008c8c <HAL_SD_WriteBlocks_DMA>:
  * @param  BlockAdd: Block Address where data will be written
  * @param  NumberOfBlocks: Number of blocks to write
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_WriteBlocks_DMA(SD_HandleTypeDef *hsd, uint8_t *pData, uint32_t BlockAdd, uint32_t NumberOfBlocks)
{
 8008c8c:	b580      	push	{r7, lr}
 8008c8e:	b08c      	sub	sp, #48	; 0x30
 8008c90:	af00      	add	r7, sp, #0
 8008c92:	60f8      	str	r0, [r7, #12]
 8008c94:	60b9      	str	r1, [r7, #8]
 8008c96:	607a      	str	r2, [r7, #4]
 8008c98:	603b      	str	r3, [r7, #0]
  SDIO_DataInitTypeDef config;
  uint32_t errorstate;
  uint32_t add = BlockAdd;
 8008c9a:	687b      	ldr	r3, [r7, #4]
 8008c9c:	62bb      	str	r3, [r7, #40]	; 0x28

  if(NULL == pData)
 8008c9e:	68bb      	ldr	r3, [r7, #8]
 8008ca0:	2b00      	cmp	r3, #0
 8008ca2:	d107      	bne.n	8008cb4 <HAL_SD_WriteBlocks_DMA+0x28>
  {
    hsd->ErrorCode |= HAL_SD_ERROR_PARAM;
 8008ca4:	68fb      	ldr	r3, [r7, #12]
 8008ca6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008ca8:	f043 6200 	orr.w	r2, r3, #134217728	; 0x8000000
 8008cac:	68fb      	ldr	r3, [r7, #12]
 8008cae:	639a      	str	r2, [r3, #56]	; 0x38
    return HAL_ERROR;
 8008cb0:	2301      	movs	r3, #1
 8008cb2:	e0ca      	b.n	8008e4a <HAL_SD_WriteBlocks_DMA+0x1be>
  }

  if(hsd->State == HAL_SD_STATE_READY)
 8008cb4:	68fb      	ldr	r3, [r7, #12]
 8008cb6:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8008cba:	b2db      	uxtb	r3, r3
 8008cbc:	2b01      	cmp	r3, #1
 8008cbe:	f040 80c3 	bne.w	8008e48 <HAL_SD_WriteBlocks_DMA+0x1bc>
  {
    hsd->ErrorCode = HAL_SD_ERROR_NONE;
 8008cc2:	68fb      	ldr	r3, [r7, #12]
 8008cc4:	2200      	movs	r2, #0
 8008cc6:	639a      	str	r2, [r3, #56]	; 0x38

    if((add + NumberOfBlocks) > (hsd->SdCard.LogBlockNbr))
 8008cc8:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8008cca:	683b      	ldr	r3, [r7, #0]
 8008ccc:	441a      	add	r2, r3
 8008cce:	68fb      	ldr	r3, [r7, #12]
 8008cd0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8008cd2:	429a      	cmp	r2, r3
 8008cd4:	d907      	bls.n	8008ce6 <HAL_SD_WriteBlocks_DMA+0x5a>
    {
      hsd->ErrorCode |= HAL_SD_ERROR_ADDR_OUT_OF_RANGE;
 8008cd6:	68fb      	ldr	r3, [r7, #12]
 8008cd8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008cda:	f043 7200 	orr.w	r2, r3, #33554432	; 0x2000000
 8008cde:	68fb      	ldr	r3, [r7, #12]
 8008ce0:	639a      	str	r2, [r3, #56]	; 0x38
      return HAL_ERROR;
 8008ce2:	2301      	movs	r3, #1
 8008ce4:	e0b1      	b.n	8008e4a <HAL_SD_WriteBlocks_DMA+0x1be>
    }

    hsd->State = HAL_SD_STATE_BUSY;
 8008ce6:	68fb      	ldr	r3, [r7, #12]
 8008ce8:	2203      	movs	r2, #3
 8008cea:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    /* Initialize data control register */
    hsd->Instance->DCTRL = 0U;
 8008cee:	68fb      	ldr	r3, [r7, #12]
 8008cf0:	681b      	ldr	r3, [r3, #0]
 8008cf2:	2200      	movs	r2, #0
 8008cf4:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Enable SD Error interrupts */
    __HAL_SD_ENABLE_IT(hsd, (SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT | SDIO_IT_TXUNDERR));   
 8008cf6:	68fb      	ldr	r3, [r7, #12]
 8008cf8:	681b      	ldr	r3, [r3, #0]
 8008cfa:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8008cfc:	68fb      	ldr	r3, [r7, #12]
 8008cfe:	681b      	ldr	r3, [r3, #0]
 8008d00:	f042 021a 	orr.w	r2, r2, #26
 8008d04:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Set the DMA transfer complete callback */
    hsd->hdmatx->XferCpltCallback = SD_DMATransmitCplt;
 8008d06:	68fb      	ldr	r3, [r7, #12]
 8008d08:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8008d0a:	4a52      	ldr	r2, [pc, #328]	; (8008e54 <HAL_SD_WriteBlocks_DMA+0x1c8>)
 8008d0c:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Set the DMA error callback */
    hsd->hdmatx->XferErrorCallback = SD_DMAError;
 8008d0e:	68fb      	ldr	r3, [r7, #12]
 8008d10:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8008d12:	4a51      	ldr	r2, [pc, #324]	; (8008e58 <HAL_SD_WriteBlocks_DMA+0x1cc>)
 8008d14:	64da      	str	r2, [r3, #76]	; 0x4c

    /* Set the DMA Abort callback */
    hsd->hdmatx->XferAbortCallback = NULL;
 8008d16:	68fb      	ldr	r3, [r7, #12]
 8008d18:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8008d1a:	2200      	movs	r2, #0
 8008d1c:	651a      	str	r2, [r3, #80]	; 0x50

    if(hsd->SdCard.CardType != CARD_SDHC_SDXC)
 8008d1e:	68fb      	ldr	r3, [r7, #12]
 8008d20:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008d22:	2b01      	cmp	r3, #1
 8008d24:	d002      	beq.n	8008d2c <HAL_SD_WriteBlocks_DMA+0xa0>
    {
      add *= 512U;
 8008d26:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008d28:	025b      	lsls	r3, r3, #9
 8008d2a:	62bb      	str	r3, [r7, #40]	; 0x28
    }

    /* Set Block Size for Card */
    errorstate = SDMMC_CmdBlockLength(hsd->Instance, BLOCKSIZE);
 8008d2c:	68fb      	ldr	r3, [r7, #12]
 8008d2e:	681b      	ldr	r3, [r3, #0]
 8008d30:	f44f 7100 	mov.w	r1, #512	; 0x200
 8008d34:	4618      	mov	r0, r3
 8008d36:	f002 fb15 	bl	800b364 <SDMMC_CmdBlockLength>
 8008d3a:	62f8      	str	r0, [r7, #44]	; 0x2c
    if(errorstate != HAL_SD_ERROR_NONE)
 8008d3c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008d3e:	2b00      	cmp	r3, #0
 8008d40:	d00f      	beq.n	8008d62 <HAL_SD_WriteBlocks_DMA+0xd6>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8008d42:	68fb      	ldr	r3, [r7, #12]
 8008d44:	681b      	ldr	r3, [r3, #0]
 8008d46:	4a45      	ldr	r2, [pc, #276]	; (8008e5c <HAL_SD_WriteBlocks_DMA+0x1d0>)
 8008d48:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= errorstate;
 8008d4a:	68fb      	ldr	r3, [r7, #12]
 8008d4c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8008d4e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008d50:	431a      	orrs	r2, r3
 8008d52:	68fb      	ldr	r3, [r7, #12]
 8008d54:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 8008d56:	68fb      	ldr	r3, [r7, #12]
 8008d58:	2201      	movs	r2, #1
 8008d5a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      return HAL_ERROR;
 8008d5e:	2301      	movs	r3, #1
 8008d60:	e073      	b.n	8008e4a <HAL_SD_WriteBlocks_DMA+0x1be>
    }

    /* Write Blocks in Polling mode */
    if(NumberOfBlocks > 1U)
 8008d62:	683b      	ldr	r3, [r7, #0]
 8008d64:	2b01      	cmp	r3, #1
 8008d66:	d90a      	bls.n	8008d7e <HAL_SD_WriteBlocks_DMA+0xf2>
    {
      hsd->Context = (SD_CONTEXT_WRITE_MULTIPLE_BLOCK | SD_CONTEXT_DMA);
 8008d68:	68fb      	ldr	r3, [r7, #12]
 8008d6a:	22a0      	movs	r2, #160	; 0xa0
 8008d6c:	631a      	str	r2, [r3, #48]	; 0x30

      /* Write Multi Block command */
      errorstate = SDMMC_CmdWriteMultiBlock(hsd->Instance, add);
 8008d6e:	68fb      	ldr	r3, [r7, #12]
 8008d70:	681b      	ldr	r3, [r3, #0]
 8008d72:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8008d74:	4618      	mov	r0, r3
 8008d76:	f002 fb7d 	bl	800b474 <SDMMC_CmdWriteMultiBlock>
 8008d7a:	62f8      	str	r0, [r7, #44]	; 0x2c
 8008d7c:	e009      	b.n	8008d92 <HAL_SD_WriteBlocks_DMA+0x106>
    }
    else
    {
      hsd->Context = (SD_CONTEXT_WRITE_SINGLE_BLOCK | SD_CONTEXT_DMA);
 8008d7e:	68fb      	ldr	r3, [r7, #12]
 8008d80:	2290      	movs	r2, #144	; 0x90
 8008d82:	631a      	str	r2, [r3, #48]	; 0x30

      /* Write Single Block command */
      errorstate = SDMMC_CmdWriteSingleBlock(hsd->Instance, add);
 8008d84:	68fb      	ldr	r3, [r7, #12]
 8008d86:	681b      	ldr	r3, [r3, #0]
 8008d88:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8008d8a:	4618      	mov	r0, r3
 8008d8c:	f002 fb50 	bl	800b430 <SDMMC_CmdWriteSingleBlock>
 8008d90:	62f8      	str	r0, [r7, #44]	; 0x2c
    }
    if(errorstate != HAL_SD_ERROR_NONE)
 8008d92:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008d94:	2b00      	cmp	r3, #0
 8008d96:	d012      	beq.n	8008dbe <HAL_SD_WriteBlocks_DMA+0x132>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8008d98:	68fb      	ldr	r3, [r7, #12]
 8008d9a:	681b      	ldr	r3, [r3, #0]
 8008d9c:	4a2f      	ldr	r2, [pc, #188]	; (8008e5c <HAL_SD_WriteBlocks_DMA+0x1d0>)
 8008d9e:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= errorstate;
 8008da0:	68fb      	ldr	r3, [r7, #12]
 8008da2:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8008da4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008da6:	431a      	orrs	r2, r3
 8008da8:	68fb      	ldr	r3, [r7, #12]
 8008daa:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 8008dac:	68fb      	ldr	r3, [r7, #12]
 8008dae:	2201      	movs	r2, #1
 8008db0:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 8008db4:	68fb      	ldr	r3, [r7, #12]
 8008db6:	2200      	movs	r2, #0
 8008db8:	631a      	str	r2, [r3, #48]	; 0x30
      return HAL_ERROR;
 8008dba:	2301      	movs	r3, #1
 8008dbc:	e045      	b.n	8008e4a <HAL_SD_WriteBlocks_DMA+0x1be>
    }

    /* Enable SDIO DMA transfer */
    __HAL_SD_DMA_ENABLE(hsd);
 8008dbe:	4b28      	ldr	r3, [pc, #160]	; (8008e60 <HAL_SD_WriteBlocks_DMA+0x1d4>)
 8008dc0:	2201      	movs	r2, #1
 8008dc2:	601a      	str	r2, [r3, #0]

    /* Enable the DMA Channel */
    if(HAL_DMA_Start_IT(hsd->hdmatx, (uint32_t)pData, (uint32_t)&hsd->Instance->FIFO, (uint32_t)(BLOCKSIZE * NumberOfBlocks)/4U) != HAL_OK)
 8008dc4:	68fb      	ldr	r3, [r7, #12]
 8008dc6:	6bd8      	ldr	r0, [r3, #60]	; 0x3c
 8008dc8:	68b9      	ldr	r1, [r7, #8]
 8008dca:	68fb      	ldr	r3, [r7, #12]
 8008dcc:	681b      	ldr	r3, [r3, #0]
 8008dce:	3380      	adds	r3, #128	; 0x80
 8008dd0:	461a      	mov	r2, r3
 8008dd2:	683b      	ldr	r3, [r7, #0]
 8008dd4:	025b      	lsls	r3, r3, #9
 8008dd6:	089b      	lsrs	r3, r3, #2
 8008dd8:	f7fb fd6a 	bl	80048b0 <HAL_DMA_Start_IT>
 8008ddc:	4603      	mov	r3, r0
 8008dde:	2b00      	cmp	r3, #0
 8008de0:	d01a      	beq.n	8008e18 <HAL_SD_WriteBlocks_DMA+0x18c>
    {
      __HAL_SD_DISABLE_IT(hsd, (SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT | SDIO_IT_TXUNDERR));   
 8008de2:	68fb      	ldr	r3, [r7, #12]
 8008de4:	681b      	ldr	r3, [r3, #0]
 8008de6:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8008de8:	68fb      	ldr	r3, [r7, #12]
 8008dea:	681b      	ldr	r3, [r3, #0]
 8008dec:	f022 021a 	bic.w	r2, r2, #26
 8008df0:	63da      	str	r2, [r3, #60]	; 0x3c
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8008df2:	68fb      	ldr	r3, [r7, #12]
 8008df4:	681b      	ldr	r3, [r3, #0]
 8008df6:	4a19      	ldr	r2, [pc, #100]	; (8008e5c <HAL_SD_WriteBlocks_DMA+0x1d0>)
 8008df8:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_DMA;
 8008dfa:	68fb      	ldr	r3, [r7, #12]
 8008dfc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008dfe:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 8008e02:	68fb      	ldr	r3, [r7, #12]
 8008e04:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 8008e06:	68fb      	ldr	r3, [r7, #12]
 8008e08:	2201      	movs	r2, #1
 8008e0a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 8008e0e:	68fb      	ldr	r3, [r7, #12]
 8008e10:	2200      	movs	r2, #0
 8008e12:	631a      	str	r2, [r3, #48]	; 0x30
      return HAL_ERROR;
 8008e14:	2301      	movs	r3, #1
 8008e16:	e018      	b.n	8008e4a <HAL_SD_WriteBlocks_DMA+0x1be>
    }
    else
    {
      /* Configure the SD DPSM (Data Path State Machine) */
      config.DataTimeOut   = SDMMC_DATATIMEOUT;
 8008e18:	f04f 33ff 	mov.w	r3, #4294967295
 8008e1c:	613b      	str	r3, [r7, #16]
      config.DataLength    = BLOCKSIZE * NumberOfBlocks;
 8008e1e:	683b      	ldr	r3, [r7, #0]
 8008e20:	025b      	lsls	r3, r3, #9
 8008e22:	617b      	str	r3, [r7, #20]
      config.DataBlockSize = SDIO_DATABLOCK_SIZE_512B;
 8008e24:	2390      	movs	r3, #144	; 0x90
 8008e26:	61bb      	str	r3, [r7, #24]
      config.TransferDir   = SDIO_TRANSFER_DIR_TO_CARD;
 8008e28:	2300      	movs	r3, #0
 8008e2a:	61fb      	str	r3, [r7, #28]
      config.TransferMode  = SDIO_TRANSFER_MODE_BLOCK;
 8008e2c:	2300      	movs	r3, #0
 8008e2e:	623b      	str	r3, [r7, #32]
      config.DPSM          = SDIO_DPSM_ENABLE;
 8008e30:	2301      	movs	r3, #1
 8008e32:	627b      	str	r3, [r7, #36]	; 0x24
      (void)SDIO_ConfigData(hsd->Instance, &config);
 8008e34:	68fb      	ldr	r3, [r7, #12]
 8008e36:	681b      	ldr	r3, [r3, #0]
 8008e38:	f107 0210 	add.w	r2, r7, #16
 8008e3c:	4611      	mov	r1, r2
 8008e3e:	4618      	mov	r0, r3
 8008e40:	f002 fa65 	bl	800b30e <SDIO_ConfigData>

      return HAL_OK;
 8008e44:	2300      	movs	r3, #0
 8008e46:	e000      	b.n	8008e4a <HAL_SD_WriteBlocks_DMA+0x1be>
    }
  }
  else
  {
    return HAL_BUSY;
 8008e48:	2302      	movs	r3, #2
  }
}
 8008e4a:	4618      	mov	r0, r3
 8008e4c:	3730      	adds	r7, #48	; 0x30
 8008e4e:	46bd      	mov	sp, r7
 8008e50:	bd80      	pop	{r7, pc}
 8008e52:	bf00      	nop
 8008e54:	08009641 	.word	0x08009641
 8008e58:	080096d9 	.word	0x080096d9
 8008e5c:	004005ff 	.word	0x004005ff
 8008e60:	4225858c 	.word	0x4225858c

08008e64 <HAL_SD_IRQHandler>:
  * @brief  This function handles SD card interrupt request.
  * @param  hsd: Pointer to SD handle
  * @retval None
  */
void HAL_SD_IRQHandler(SD_HandleTypeDef *hsd)
{
 8008e64:	b580      	push	{r7, lr}
 8008e66:	b084      	sub	sp, #16
 8008e68:	af00      	add	r7, sp, #0
 8008e6a:	6078      	str	r0, [r7, #4]
  uint32_t errorstate;
  uint32_t context = hsd->Context;
 8008e6c:	687b      	ldr	r3, [r7, #4]
 8008e6e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008e70:	60fb      	str	r3, [r7, #12]

  /* Check for SDIO interrupt flags */
  if((__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXFIFOHF) != RESET) && ((context & SD_CONTEXT_IT) != 0U))
 8008e72:	687b      	ldr	r3, [r7, #4]
 8008e74:	681b      	ldr	r3, [r3, #0]
 8008e76:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008e78:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8008e7c:	2b00      	cmp	r3, #0
 8008e7e:	d008      	beq.n	8008e92 <HAL_SD_IRQHandler+0x2e>
 8008e80:	68fb      	ldr	r3, [r7, #12]
 8008e82:	f003 0308 	and.w	r3, r3, #8
 8008e86:	2b00      	cmp	r3, #0
 8008e88:	d003      	beq.n	8008e92 <HAL_SD_IRQHandler+0x2e>
  {
    SD_Read_IT(hsd);
 8008e8a:	6878      	ldr	r0, [r7, #4]
 8008e8c:	f000 ffc8 	bl	8009e20 <SD_Read_IT>
 8008e90:	e157      	b.n	8009142 <HAL_SD_IRQHandler+0x2de>
  }

  else if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DATAEND) != RESET)
 8008e92:	687b      	ldr	r3, [r7, #4]
 8008e94:	681b      	ldr	r3, [r3, #0]
 8008e96:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008e98:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8008e9c:	2b00      	cmp	r3, #0
 8008e9e:	f000 808f 	beq.w	8008fc0 <HAL_SD_IRQHandler+0x15c>
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_FLAG_DATAEND);
 8008ea2:	687b      	ldr	r3, [r7, #4]
 8008ea4:	681b      	ldr	r3, [r3, #0]
 8008ea6:	f44f 7280 	mov.w	r2, #256	; 0x100
 8008eaa:	639a      	str	r2, [r3, #56]	; 0x38

    __HAL_SD_DISABLE_IT(hsd, SDIO_IT_DATAEND  | SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT|\
 8008eac:	687b      	ldr	r3, [r7, #4]
 8008eae:	681b      	ldr	r3, [r3, #0]
 8008eb0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8008eb2:	687a      	ldr	r2, [r7, #4]
 8008eb4:	6812      	ldr	r2, [r2, #0]
 8008eb6:	f423 4341 	bic.w	r3, r3, #49408	; 0xc100
 8008eba:	f023 033a 	bic.w	r3, r3, #58	; 0x3a
 8008ebe:	63d3      	str	r3, [r2, #60]	; 0x3c
                             SDIO_IT_TXUNDERR | SDIO_IT_RXOVERR  | SDIO_IT_TXFIFOHE |\
                             SDIO_IT_RXFIFOHF);

    hsd->Instance->DCTRL &= ~(SDIO_DCTRL_DTEN);
 8008ec0:	687b      	ldr	r3, [r7, #4]
 8008ec2:	681b      	ldr	r3, [r3, #0]
 8008ec4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008ec6:	687b      	ldr	r3, [r7, #4]
 8008ec8:	681b      	ldr	r3, [r3, #0]
 8008eca:	f022 0201 	bic.w	r2, r2, #1
 8008ece:	62da      	str	r2, [r3, #44]	; 0x2c
    
    if((context & SD_CONTEXT_IT) != 0U)
 8008ed0:	68fb      	ldr	r3, [r7, #12]
 8008ed2:	f003 0308 	and.w	r3, r3, #8
 8008ed6:	2b00      	cmp	r3, #0
 8008ed8:	d039      	beq.n	8008f4e <HAL_SD_IRQHandler+0xea>
    {
      if(((context & SD_CONTEXT_READ_MULTIPLE_BLOCK) != 0U) || ((context & SD_CONTEXT_WRITE_MULTIPLE_BLOCK) != 0U))
 8008eda:	68fb      	ldr	r3, [r7, #12]
 8008edc:	f003 0302 	and.w	r3, r3, #2
 8008ee0:	2b00      	cmp	r3, #0
 8008ee2:	d104      	bne.n	8008eee <HAL_SD_IRQHandler+0x8a>
 8008ee4:	68fb      	ldr	r3, [r7, #12]
 8008ee6:	f003 0320 	and.w	r3, r3, #32
 8008eea:	2b00      	cmp	r3, #0
 8008eec:	d011      	beq.n	8008f12 <HAL_SD_IRQHandler+0xae>
      {
        errorstate = SDMMC_CmdStopTransfer(hsd->Instance);
 8008eee:	687b      	ldr	r3, [r7, #4]
 8008ef0:	681b      	ldr	r3, [r3, #0]
 8008ef2:	4618      	mov	r0, r3
 8008ef4:	f002 fae0 	bl	800b4b8 <SDMMC_CmdStopTransfer>
 8008ef8:	60b8      	str	r0, [r7, #8]
        if(errorstate != HAL_SD_ERROR_NONE)
 8008efa:	68bb      	ldr	r3, [r7, #8]
 8008efc:	2b00      	cmp	r3, #0
 8008efe:	d008      	beq.n	8008f12 <HAL_SD_IRQHandler+0xae>
        {
          hsd->ErrorCode |= errorstate;
 8008f00:	687b      	ldr	r3, [r7, #4]
 8008f02:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8008f04:	68bb      	ldr	r3, [r7, #8]
 8008f06:	431a      	orrs	r2, r3
 8008f08:	687b      	ldr	r3, [r7, #4]
 8008f0a:	639a      	str	r2, [r3, #56]	; 0x38
#if defined (USE_HAL_SD_REGISTER_CALLBACKS) && (USE_HAL_SD_REGISTER_CALLBACKS == 1U)
          hsd->ErrorCallback(hsd);
#else
          HAL_SD_ErrorCallback(hsd);
 8008f0c:	6878      	ldr	r0, [r7, #4]
 8008f0e:	f000 f921 	bl	8009154 <HAL_SD_ErrorCallback>
#endif /* USE_HAL_SD_REGISTER_CALLBACKS */
        }
      }

      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_DATA_FLAGS);
 8008f12:	687b      	ldr	r3, [r7, #4]
 8008f14:	681b      	ldr	r3, [r3, #0]
 8008f16:	f240 523a 	movw	r2, #1338	; 0x53a
 8008f1a:	639a      	str	r2, [r3, #56]	; 0x38

      hsd->State = HAL_SD_STATE_READY;
 8008f1c:	687b      	ldr	r3, [r7, #4]
 8008f1e:	2201      	movs	r2, #1
 8008f20:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 8008f24:	687b      	ldr	r3, [r7, #4]
 8008f26:	2200      	movs	r2, #0
 8008f28:	631a      	str	r2, [r3, #48]	; 0x30
      if(((context & SD_CONTEXT_READ_SINGLE_BLOCK) != 0U) || ((context & SD_CONTEXT_READ_MULTIPLE_BLOCK) != 0U))
 8008f2a:	68fb      	ldr	r3, [r7, #12]
 8008f2c:	f003 0301 	and.w	r3, r3, #1
 8008f30:	2b00      	cmp	r3, #0
 8008f32:	d104      	bne.n	8008f3e <HAL_SD_IRQHandler+0xda>
 8008f34:	68fb      	ldr	r3, [r7, #12]
 8008f36:	f003 0302 	and.w	r3, r3, #2
 8008f3a:	2b00      	cmp	r3, #0
 8008f3c:	d003      	beq.n	8008f46 <HAL_SD_IRQHandler+0xe2>
      {
#if defined (USE_HAL_SD_REGISTER_CALLBACKS) && (USE_HAL_SD_REGISTER_CALLBACKS == 1U)
        hsd->RxCpltCallback(hsd);
#else
        HAL_SD_RxCpltCallback(hsd);
 8008f3e:	6878      	ldr	r0, [r7, #4]
 8008f40:	f004 fabc 	bl	800d4bc <HAL_SD_RxCpltCallback>
 8008f44:	e0fd      	b.n	8009142 <HAL_SD_IRQHandler+0x2de>
      else
      {
#if defined (USE_HAL_SD_REGISTER_CALLBACKS) && (USE_HAL_SD_REGISTER_CALLBACKS == 1U)
        hsd->TxCpltCallback(hsd);
#else
        HAL_SD_TxCpltCallback(hsd);
 8008f46:	6878      	ldr	r0, [r7, #4]
 8008f48:	f004 faae 	bl	800d4a8 <HAL_SD_TxCpltCallback>
  }
  else
  {
    /* Nothing to do */
  }
}
 8008f4c:	e0f9      	b.n	8009142 <HAL_SD_IRQHandler+0x2de>
    else if((context & SD_CONTEXT_DMA) != 0U)
 8008f4e:	68fb      	ldr	r3, [r7, #12]
 8008f50:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008f54:	2b00      	cmp	r3, #0
 8008f56:	f000 80f4 	beq.w	8009142 <HAL_SD_IRQHandler+0x2de>
      if((context & SD_CONTEXT_WRITE_MULTIPLE_BLOCK) != 0U)
 8008f5a:	68fb      	ldr	r3, [r7, #12]
 8008f5c:	f003 0320 	and.w	r3, r3, #32
 8008f60:	2b00      	cmp	r3, #0
 8008f62:	d011      	beq.n	8008f88 <HAL_SD_IRQHandler+0x124>
        errorstate = SDMMC_CmdStopTransfer(hsd->Instance);
 8008f64:	687b      	ldr	r3, [r7, #4]
 8008f66:	681b      	ldr	r3, [r3, #0]
 8008f68:	4618      	mov	r0, r3
 8008f6a:	f002 faa5 	bl	800b4b8 <SDMMC_CmdStopTransfer>
 8008f6e:	60b8      	str	r0, [r7, #8]
        if(errorstate != HAL_SD_ERROR_NONE)
 8008f70:	68bb      	ldr	r3, [r7, #8]
 8008f72:	2b00      	cmp	r3, #0
 8008f74:	d008      	beq.n	8008f88 <HAL_SD_IRQHandler+0x124>
          hsd->ErrorCode |= errorstate;
 8008f76:	687b      	ldr	r3, [r7, #4]
 8008f78:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8008f7a:	68bb      	ldr	r3, [r7, #8]
 8008f7c:	431a      	orrs	r2, r3
 8008f7e:	687b      	ldr	r3, [r7, #4]
 8008f80:	639a      	str	r2, [r3, #56]	; 0x38
          HAL_SD_ErrorCallback(hsd);
 8008f82:	6878      	ldr	r0, [r7, #4]
 8008f84:	f000 f8e6 	bl	8009154 <HAL_SD_ErrorCallback>
      if(((context & SD_CONTEXT_READ_SINGLE_BLOCK) == 0U) && ((context & SD_CONTEXT_READ_MULTIPLE_BLOCK) == 0U))
 8008f88:	68fb      	ldr	r3, [r7, #12]
 8008f8a:	f003 0301 	and.w	r3, r3, #1
 8008f8e:	2b00      	cmp	r3, #0
 8008f90:	f040 80d7 	bne.w	8009142 <HAL_SD_IRQHandler+0x2de>
 8008f94:	68fb      	ldr	r3, [r7, #12]
 8008f96:	f003 0302 	and.w	r3, r3, #2
 8008f9a:	2b00      	cmp	r3, #0
 8008f9c:	f040 80d1 	bne.w	8009142 <HAL_SD_IRQHandler+0x2de>
        hsd->Instance->DCTRL &= (uint32_t)~((uint32_t)SDIO_DCTRL_DMAEN);
 8008fa0:	687b      	ldr	r3, [r7, #4]
 8008fa2:	681b      	ldr	r3, [r3, #0]
 8008fa4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008fa6:	687b      	ldr	r3, [r7, #4]
 8008fa8:	681b      	ldr	r3, [r3, #0]
 8008faa:	f022 0208 	bic.w	r2, r2, #8
 8008fae:	62da      	str	r2, [r3, #44]	; 0x2c
        hsd->State = HAL_SD_STATE_READY;
 8008fb0:	687b      	ldr	r3, [r7, #4]
 8008fb2:	2201      	movs	r2, #1
 8008fb4:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        HAL_SD_TxCpltCallback(hsd);
 8008fb8:	6878      	ldr	r0, [r7, #4]
 8008fba:	f004 fa75 	bl	800d4a8 <HAL_SD_TxCpltCallback>
}
 8008fbe:	e0c0      	b.n	8009142 <HAL_SD_IRQHandler+0x2de>
  else if((__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_TXFIFOHE) != RESET) && ((context & SD_CONTEXT_IT) != 0U))
 8008fc0:	687b      	ldr	r3, [r7, #4]
 8008fc2:	681b      	ldr	r3, [r3, #0]
 8008fc4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008fc6:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8008fca:	2b00      	cmp	r3, #0
 8008fcc:	d008      	beq.n	8008fe0 <HAL_SD_IRQHandler+0x17c>
 8008fce:	68fb      	ldr	r3, [r7, #12]
 8008fd0:	f003 0308 	and.w	r3, r3, #8
 8008fd4:	2b00      	cmp	r3, #0
 8008fd6:	d003      	beq.n	8008fe0 <HAL_SD_IRQHandler+0x17c>
    SD_Write_IT(hsd);
 8008fd8:	6878      	ldr	r0, [r7, #4]
 8008fda:	f000 ff72 	bl	8009ec2 <SD_Write_IT>
 8008fde:	e0b0      	b.n	8009142 <HAL_SD_IRQHandler+0x2de>
  else if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DCRCFAIL | SDIO_FLAG_DTIMEOUT | SDIO_FLAG_RXOVERR | SDIO_FLAG_TXUNDERR) != RESET)
 8008fe0:	687b      	ldr	r3, [r7, #4]
 8008fe2:	681b      	ldr	r3, [r3, #0]
 8008fe4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008fe6:	f003 033a 	and.w	r3, r3, #58	; 0x3a
 8008fea:	2b00      	cmp	r3, #0
 8008fec:	f000 80a9 	beq.w	8009142 <HAL_SD_IRQHandler+0x2de>
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DCRCFAIL) != RESET)
 8008ff0:	687b      	ldr	r3, [r7, #4]
 8008ff2:	681b      	ldr	r3, [r3, #0]
 8008ff4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008ff6:	f003 0302 	and.w	r3, r3, #2
 8008ffa:	2b00      	cmp	r3, #0
 8008ffc:	d005      	beq.n	800900a <HAL_SD_IRQHandler+0x1a6>
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_CRC_FAIL;
 8008ffe:	687b      	ldr	r3, [r7, #4]
 8009000:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009002:	f043 0202 	orr.w	r2, r3, #2
 8009006:	687b      	ldr	r3, [r7, #4]
 8009008:	639a      	str	r2, [r3, #56]	; 0x38
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DTIMEOUT) != RESET)
 800900a:	687b      	ldr	r3, [r7, #4]
 800900c:	681b      	ldr	r3, [r3, #0]
 800900e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8009010:	f003 0308 	and.w	r3, r3, #8
 8009014:	2b00      	cmp	r3, #0
 8009016:	d005      	beq.n	8009024 <HAL_SD_IRQHandler+0x1c0>
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_TIMEOUT;
 8009018:	687b      	ldr	r3, [r7, #4]
 800901a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800901c:	f043 0208 	orr.w	r2, r3, #8
 8009020:	687b      	ldr	r3, [r7, #4]
 8009022:	639a      	str	r2, [r3, #56]	; 0x38
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXOVERR) != RESET)
 8009024:	687b      	ldr	r3, [r7, #4]
 8009026:	681b      	ldr	r3, [r3, #0]
 8009028:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800902a:	f003 0320 	and.w	r3, r3, #32
 800902e:	2b00      	cmp	r3, #0
 8009030:	d005      	beq.n	800903e <HAL_SD_IRQHandler+0x1da>
      hsd->ErrorCode |= HAL_SD_ERROR_RX_OVERRUN;
 8009032:	687b      	ldr	r3, [r7, #4]
 8009034:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009036:	f043 0220 	orr.w	r2, r3, #32
 800903a:	687b      	ldr	r3, [r7, #4]
 800903c:	639a      	str	r2, [r3, #56]	; 0x38
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_TXUNDERR) != RESET)
 800903e:	687b      	ldr	r3, [r7, #4]
 8009040:	681b      	ldr	r3, [r3, #0]
 8009042:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8009044:	f003 0310 	and.w	r3, r3, #16
 8009048:	2b00      	cmp	r3, #0
 800904a:	d005      	beq.n	8009058 <HAL_SD_IRQHandler+0x1f4>
      hsd->ErrorCode |= HAL_SD_ERROR_TX_UNDERRUN;
 800904c:	687b      	ldr	r3, [r7, #4]
 800904e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009050:	f043 0210 	orr.w	r2, r3, #16
 8009054:	687b      	ldr	r3, [r7, #4]
 8009056:	639a      	str	r2, [r3, #56]	; 0x38
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_DATA_FLAGS | SDIO_FLAG_STBITERR);
 8009058:	687b      	ldr	r3, [r7, #4]
 800905a:	681b      	ldr	r3, [r3, #0]
 800905c:	f240 723a 	movw	r2, #1850	; 0x73a
 8009060:	639a      	str	r2, [r3, #56]	; 0x38
    __HAL_SD_DISABLE_IT(hsd, SDIO_IT_DATAEND | SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT|\
 8009062:	687b      	ldr	r3, [r7, #4]
 8009064:	681b      	ldr	r3, [r3, #0]
 8009066:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8009068:	687a      	ldr	r2, [r7, #4]
 800906a:	6812      	ldr	r2, [r2, #0]
 800906c:	f423 734e 	bic.w	r3, r3, #824	; 0x338
 8009070:	f023 0302 	bic.w	r3, r3, #2
 8009074:	63d3      	str	r3, [r2, #60]	; 0x3c
    hsd->ErrorCode |= SDMMC_CmdStopTransfer(hsd->Instance);
 8009076:	687b      	ldr	r3, [r7, #4]
 8009078:	681b      	ldr	r3, [r3, #0]
 800907a:	4618      	mov	r0, r3
 800907c:	f002 fa1c 	bl	800b4b8 <SDMMC_CmdStopTransfer>
 8009080:	4602      	mov	r2, r0
 8009082:	687b      	ldr	r3, [r7, #4]
 8009084:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009086:	431a      	orrs	r2, r3
 8009088:	687b      	ldr	r3, [r7, #4]
 800908a:	639a      	str	r2, [r3, #56]	; 0x38
    if((context & SD_CONTEXT_IT) != 0U)
 800908c:	68fb      	ldr	r3, [r7, #12]
 800908e:	f003 0308 	and.w	r3, r3, #8
 8009092:	2b00      	cmp	r3, #0
 8009094:	d00a      	beq.n	80090ac <HAL_SD_IRQHandler+0x248>
      hsd->State = HAL_SD_STATE_READY;
 8009096:	687b      	ldr	r3, [r7, #4]
 8009098:	2201      	movs	r2, #1
 800909a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 800909e:	687b      	ldr	r3, [r7, #4]
 80090a0:	2200      	movs	r2, #0
 80090a2:	631a      	str	r2, [r3, #48]	; 0x30
      HAL_SD_ErrorCallback(hsd);
 80090a4:	6878      	ldr	r0, [r7, #4]
 80090a6:	f000 f855 	bl	8009154 <HAL_SD_ErrorCallback>
}
 80090aa:	e04a      	b.n	8009142 <HAL_SD_IRQHandler+0x2de>
    else if((context & SD_CONTEXT_DMA) != 0U)
 80090ac:	68fb      	ldr	r3, [r7, #12]
 80090ae:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80090b2:	2b00      	cmp	r3, #0
 80090b4:	d045      	beq.n	8009142 <HAL_SD_IRQHandler+0x2de>
      if(((context & SD_CONTEXT_WRITE_SINGLE_BLOCK) != 0U) || ((context & SD_CONTEXT_WRITE_MULTIPLE_BLOCK) != 0U))
 80090b6:	68fb      	ldr	r3, [r7, #12]
 80090b8:	f003 0310 	and.w	r3, r3, #16
 80090bc:	2b00      	cmp	r3, #0
 80090be:	d104      	bne.n	80090ca <HAL_SD_IRQHandler+0x266>
 80090c0:	68fb      	ldr	r3, [r7, #12]
 80090c2:	f003 0320 	and.w	r3, r3, #32
 80090c6:	2b00      	cmp	r3, #0
 80090c8:	d011      	beq.n	80090ee <HAL_SD_IRQHandler+0x28a>
        hsd->hdmatx->XferAbortCallback = SD_DMATxAbort;
 80090ca:	687b      	ldr	r3, [r7, #4]
 80090cc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80090ce:	4a1f      	ldr	r2, [pc, #124]	; (800914c <HAL_SD_IRQHandler+0x2e8>)
 80090d0:	651a      	str	r2, [r3, #80]	; 0x50
        if(HAL_DMA_Abort_IT(hsd->hdmatx) != HAL_OK)
 80090d2:	687b      	ldr	r3, [r7, #4]
 80090d4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80090d6:	4618      	mov	r0, r3
 80090d8:	f7fb fcb2 	bl	8004a40 <HAL_DMA_Abort_IT>
 80090dc:	4603      	mov	r3, r0
 80090de:	2b00      	cmp	r3, #0
 80090e0:	d02f      	beq.n	8009142 <HAL_SD_IRQHandler+0x2de>
          SD_DMATxAbort(hsd->hdmatx);
 80090e2:	687b      	ldr	r3, [r7, #4]
 80090e4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80090e6:	4618      	mov	r0, r3
 80090e8:	f000 fb48 	bl	800977c <SD_DMATxAbort>
        if(HAL_DMA_Abort_IT(hsd->hdmatx) != HAL_OK)
 80090ec:	e029      	b.n	8009142 <HAL_SD_IRQHandler+0x2de>
      else if(((context & SD_CONTEXT_READ_SINGLE_BLOCK) != 0U) || ((context & SD_CONTEXT_READ_MULTIPLE_BLOCK) != 0U))
 80090ee:	68fb      	ldr	r3, [r7, #12]
 80090f0:	f003 0301 	and.w	r3, r3, #1
 80090f4:	2b00      	cmp	r3, #0
 80090f6:	d104      	bne.n	8009102 <HAL_SD_IRQHandler+0x29e>
 80090f8:	68fb      	ldr	r3, [r7, #12]
 80090fa:	f003 0302 	and.w	r3, r3, #2
 80090fe:	2b00      	cmp	r3, #0
 8009100:	d011      	beq.n	8009126 <HAL_SD_IRQHandler+0x2c2>
        hsd->hdmarx->XferAbortCallback = SD_DMARxAbort;
 8009102:	687b      	ldr	r3, [r7, #4]
 8009104:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009106:	4a12      	ldr	r2, [pc, #72]	; (8009150 <HAL_SD_IRQHandler+0x2ec>)
 8009108:	651a      	str	r2, [r3, #80]	; 0x50
        if(HAL_DMA_Abort_IT(hsd->hdmarx) != HAL_OK)
 800910a:	687b      	ldr	r3, [r7, #4]
 800910c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800910e:	4618      	mov	r0, r3
 8009110:	f7fb fc96 	bl	8004a40 <HAL_DMA_Abort_IT>
 8009114:	4603      	mov	r3, r0
 8009116:	2b00      	cmp	r3, #0
 8009118:	d013      	beq.n	8009142 <HAL_SD_IRQHandler+0x2de>
          SD_DMARxAbort(hsd->hdmarx);
 800911a:	687b      	ldr	r3, [r7, #4]
 800911c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800911e:	4618      	mov	r0, r3
 8009120:	f000 fb63 	bl	80097ea <SD_DMARxAbort>
        if(HAL_DMA_Abort_IT(hsd->hdmarx) != HAL_OK)
 8009124:	e00d      	b.n	8009142 <HAL_SD_IRQHandler+0x2de>
        hsd->ErrorCode = HAL_SD_ERROR_NONE;
 8009126:	687b      	ldr	r3, [r7, #4]
 8009128:	2200      	movs	r2, #0
 800912a:	639a      	str	r2, [r3, #56]	; 0x38
        hsd->State = HAL_SD_STATE_READY;
 800912c:	687b      	ldr	r3, [r7, #4]
 800912e:	2201      	movs	r2, #1
 8009130:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        hsd->Context = SD_CONTEXT_NONE;
 8009134:	687b      	ldr	r3, [r7, #4]
 8009136:	2200      	movs	r2, #0
 8009138:	631a      	str	r2, [r3, #48]	; 0x30
        HAL_SD_AbortCallback(hsd);
 800913a:	6878      	ldr	r0, [r7, #4]
 800913c:	f004 f9aa 	bl	800d494 <HAL_SD_AbortCallback>
}
 8009140:	e7ff      	b.n	8009142 <HAL_SD_IRQHandler+0x2de>
 8009142:	bf00      	nop
 8009144:	3710      	adds	r7, #16
 8009146:	46bd      	mov	sp, r7
 8009148:	bd80      	pop	{r7, pc}
 800914a:	bf00      	nop
 800914c:	0800977d 	.word	0x0800977d
 8009150:	080097eb 	.word	0x080097eb

08009154 <HAL_SD_ErrorCallback>:
  * @brief SD error callbacks
  * @param hsd: Pointer SD handle
  * @retval None
  */
__weak void HAL_SD_ErrorCallback(SD_HandleTypeDef *hsd)
{
 8009154:	b480      	push	{r7}
 8009156:	b083      	sub	sp, #12
 8009158:	af00      	add	r7, sp, #0
 800915a:	6078      	str	r0, [r7, #4]
  UNUSED(hsd);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SD_ErrorCallback can be implemented in the user file
   */
}
 800915c:	bf00      	nop
 800915e:	370c      	adds	r7, #12
 8009160:	46bd      	mov	sp, r7
 8009162:	bc80      	pop	{r7}
 8009164:	4770      	bx	lr
	...

08009168 <HAL_SD_GetCardCSD>:
  * @param  pCSD: Pointer to a HAL_SD_CardCSDTypeDef structure that  
  *         contains all CSD register parameters
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_GetCardCSD(SD_HandleTypeDef *hsd, HAL_SD_CardCSDTypeDef *pCSD)
{
 8009168:	b480      	push	{r7}
 800916a:	b083      	sub	sp, #12
 800916c:	af00      	add	r7, sp, #0
 800916e:	6078      	str	r0, [r7, #4]
 8009170:	6039      	str	r1, [r7, #0]
  pCSD->CSDStruct = (uint8_t)((hsd->CSD[0] & 0xC0000000U) >> 30U);
 8009172:	687b      	ldr	r3, [r7, #4]
 8009174:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8009176:	0f9b      	lsrs	r3, r3, #30
 8009178:	b2da      	uxtb	r2, r3
 800917a:	683b      	ldr	r3, [r7, #0]
 800917c:	701a      	strb	r2, [r3, #0]

  pCSD->SysSpecVersion = (uint8_t)((hsd->CSD[0] & 0x3C000000U) >> 26U);
 800917e:	687b      	ldr	r3, [r7, #4]
 8009180:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8009182:	0e9b      	lsrs	r3, r3, #26
 8009184:	b2db      	uxtb	r3, r3
 8009186:	f003 030f 	and.w	r3, r3, #15
 800918a:	b2da      	uxtb	r2, r3
 800918c:	683b      	ldr	r3, [r7, #0]
 800918e:	705a      	strb	r2, [r3, #1]

  pCSD->Reserved1 = (uint8_t)((hsd->CSD[0] & 0x03000000U) >> 24U);
 8009190:	687b      	ldr	r3, [r7, #4]
 8009192:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8009194:	0e1b      	lsrs	r3, r3, #24
 8009196:	b2db      	uxtb	r3, r3
 8009198:	f003 0303 	and.w	r3, r3, #3
 800919c:	b2da      	uxtb	r2, r3
 800919e:	683b      	ldr	r3, [r7, #0]
 80091a0:	709a      	strb	r2, [r3, #2]

  pCSD->TAAC = (uint8_t)((hsd->CSD[0] & 0x00FF0000U) >> 16U);
 80091a2:	687b      	ldr	r3, [r7, #4]
 80091a4:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80091a6:	0c1b      	lsrs	r3, r3, #16
 80091a8:	b2da      	uxtb	r2, r3
 80091aa:	683b      	ldr	r3, [r7, #0]
 80091ac:	70da      	strb	r2, [r3, #3]

  pCSD->NSAC = (uint8_t)((hsd->CSD[0] & 0x0000FF00U) >> 8U);
 80091ae:	687b      	ldr	r3, [r7, #4]
 80091b0:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80091b2:	0a1b      	lsrs	r3, r3, #8
 80091b4:	b2da      	uxtb	r2, r3
 80091b6:	683b      	ldr	r3, [r7, #0]
 80091b8:	711a      	strb	r2, [r3, #4]

  pCSD->MaxBusClkFrec = (uint8_t)(hsd->CSD[0] & 0x000000FFU);
 80091ba:	687b      	ldr	r3, [r7, #4]
 80091bc:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80091be:	b2da      	uxtb	r2, r3
 80091c0:	683b      	ldr	r3, [r7, #0]
 80091c2:	715a      	strb	r2, [r3, #5]

  pCSD->CardComdClasses = (uint16_t)((hsd->CSD[1] & 0xFFF00000U) >> 20U);
 80091c4:	687b      	ldr	r3, [r7, #4]
 80091c6:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80091c8:	0d1b      	lsrs	r3, r3, #20
 80091ca:	b29a      	uxth	r2, r3
 80091cc:	683b      	ldr	r3, [r7, #0]
 80091ce:	80da      	strh	r2, [r3, #6]

  pCSD->RdBlockLen = (uint8_t)((hsd->CSD[1] & 0x000F0000U) >> 16U);
 80091d0:	687b      	ldr	r3, [r7, #4]
 80091d2:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80091d4:	0c1b      	lsrs	r3, r3, #16
 80091d6:	b2db      	uxtb	r3, r3
 80091d8:	f003 030f 	and.w	r3, r3, #15
 80091dc:	b2da      	uxtb	r2, r3
 80091de:	683b      	ldr	r3, [r7, #0]
 80091e0:	721a      	strb	r2, [r3, #8]

  pCSD->PartBlockRead   = (uint8_t)((hsd->CSD[1] & 0x00008000U) >> 15U);
 80091e2:	687b      	ldr	r3, [r7, #4]
 80091e4:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80091e6:	0bdb      	lsrs	r3, r3, #15
 80091e8:	b2db      	uxtb	r3, r3
 80091ea:	f003 0301 	and.w	r3, r3, #1
 80091ee:	b2da      	uxtb	r2, r3
 80091f0:	683b      	ldr	r3, [r7, #0]
 80091f2:	725a      	strb	r2, [r3, #9]

  pCSD->WrBlockMisalign = (uint8_t)((hsd->CSD[1] & 0x00004000U) >> 14U);
 80091f4:	687b      	ldr	r3, [r7, #4]
 80091f6:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80091f8:	0b9b      	lsrs	r3, r3, #14
 80091fa:	b2db      	uxtb	r3, r3
 80091fc:	f003 0301 	and.w	r3, r3, #1
 8009200:	b2da      	uxtb	r2, r3
 8009202:	683b      	ldr	r3, [r7, #0]
 8009204:	729a      	strb	r2, [r3, #10]

  pCSD->RdBlockMisalign = (uint8_t)((hsd->CSD[1] & 0x00002000U) >> 13U);
 8009206:	687b      	ldr	r3, [r7, #4]
 8009208:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800920a:	0b5b      	lsrs	r3, r3, #13
 800920c:	b2db      	uxtb	r3, r3
 800920e:	f003 0301 	and.w	r3, r3, #1
 8009212:	b2da      	uxtb	r2, r3
 8009214:	683b      	ldr	r3, [r7, #0]
 8009216:	72da      	strb	r2, [r3, #11]

  pCSD->DSRImpl = (uint8_t)((hsd->CSD[1] & 0x00001000U) >> 12U);
 8009218:	687b      	ldr	r3, [r7, #4]
 800921a:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800921c:	0b1b      	lsrs	r3, r3, #12
 800921e:	b2db      	uxtb	r3, r3
 8009220:	f003 0301 	and.w	r3, r3, #1
 8009224:	b2da      	uxtb	r2, r3
 8009226:	683b      	ldr	r3, [r7, #0]
 8009228:	731a      	strb	r2, [r3, #12]

  pCSD->Reserved2 = 0U; /*!< Reserved */
 800922a:	683b      	ldr	r3, [r7, #0]
 800922c:	2200      	movs	r2, #0
 800922e:	735a      	strb	r2, [r3, #13]

  if(hsd->SdCard.CardType == CARD_SDSC)
 8009230:	687b      	ldr	r3, [r7, #4]
 8009232:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8009234:	2b00      	cmp	r3, #0
 8009236:	d163      	bne.n	8009300 <HAL_SD_GetCardCSD+0x198>
  {
    pCSD->DeviceSize = (((hsd->CSD[1] & 0x000003FFU) << 2U) | ((hsd->CSD[2] & 0xC0000000U) >> 30U));
 8009238:	687b      	ldr	r3, [r7, #4]
 800923a:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800923c:	009a      	lsls	r2, r3, #2
 800923e:	f640 73fc 	movw	r3, #4092	; 0xffc
 8009242:	4013      	ands	r3, r2
 8009244:	687a      	ldr	r2, [r7, #4]
 8009246:	6ed2      	ldr	r2, [r2, #108]	; 0x6c
 8009248:	0f92      	lsrs	r2, r2, #30
 800924a:	431a      	orrs	r2, r3
 800924c:	683b      	ldr	r3, [r7, #0]
 800924e:	611a      	str	r2, [r3, #16]

    pCSD->MaxRdCurrentVDDMin = (uint8_t)((hsd->CSD[2] & 0x38000000U) >> 27U);
 8009250:	687b      	ldr	r3, [r7, #4]
 8009252:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8009254:	0edb      	lsrs	r3, r3, #27
 8009256:	b2db      	uxtb	r3, r3
 8009258:	f003 0307 	and.w	r3, r3, #7
 800925c:	b2da      	uxtb	r2, r3
 800925e:	683b      	ldr	r3, [r7, #0]
 8009260:	751a      	strb	r2, [r3, #20]

    pCSD->MaxRdCurrentVDDMax = (uint8_t)((hsd->CSD[2] & 0x07000000U) >> 24U);
 8009262:	687b      	ldr	r3, [r7, #4]
 8009264:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8009266:	0e1b      	lsrs	r3, r3, #24
 8009268:	b2db      	uxtb	r3, r3
 800926a:	f003 0307 	and.w	r3, r3, #7
 800926e:	b2da      	uxtb	r2, r3
 8009270:	683b      	ldr	r3, [r7, #0]
 8009272:	755a      	strb	r2, [r3, #21]

    pCSD->MaxWrCurrentVDDMin = (uint8_t)((hsd->CSD[2] & 0x00E00000U) >> 21U);
 8009274:	687b      	ldr	r3, [r7, #4]
 8009276:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8009278:	0d5b      	lsrs	r3, r3, #21
 800927a:	b2db      	uxtb	r3, r3
 800927c:	f003 0307 	and.w	r3, r3, #7
 8009280:	b2da      	uxtb	r2, r3
 8009282:	683b      	ldr	r3, [r7, #0]
 8009284:	759a      	strb	r2, [r3, #22]

    pCSD->MaxWrCurrentVDDMax = (uint8_t)((hsd->CSD[2] & 0x001C0000U) >> 18U);
 8009286:	687b      	ldr	r3, [r7, #4]
 8009288:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800928a:	0c9b      	lsrs	r3, r3, #18
 800928c:	b2db      	uxtb	r3, r3
 800928e:	f003 0307 	and.w	r3, r3, #7
 8009292:	b2da      	uxtb	r2, r3
 8009294:	683b      	ldr	r3, [r7, #0]
 8009296:	75da      	strb	r2, [r3, #23]

    pCSD->DeviceSizeMul = (uint8_t)((hsd->CSD[2] & 0x00038000U) >> 15U);
 8009298:	687b      	ldr	r3, [r7, #4]
 800929a:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800929c:	0bdb      	lsrs	r3, r3, #15
 800929e:	b2db      	uxtb	r3, r3
 80092a0:	f003 0307 	and.w	r3, r3, #7
 80092a4:	b2da      	uxtb	r2, r3
 80092a6:	683b      	ldr	r3, [r7, #0]
 80092a8:	761a      	strb	r2, [r3, #24]

    hsd->SdCard.BlockNbr  = (pCSD->DeviceSize + 1U) ;
 80092aa:	683b      	ldr	r3, [r7, #0]
 80092ac:	691b      	ldr	r3, [r3, #16]
 80092ae:	1c5a      	adds	r2, r3, #1
 80092b0:	687b      	ldr	r3, [r7, #4]
 80092b2:	655a      	str	r2, [r3, #84]	; 0x54
    hsd->SdCard.BlockNbr *= (1UL << ((pCSD->DeviceSizeMul & 0x07U) + 2U));
 80092b4:	683b      	ldr	r3, [r7, #0]
 80092b6:	7e1b      	ldrb	r3, [r3, #24]
 80092b8:	b2db      	uxtb	r3, r3
 80092ba:	f003 0307 	and.w	r3, r3, #7
 80092be:	3302      	adds	r3, #2
 80092c0:	2201      	movs	r2, #1
 80092c2:	fa02 f303 	lsl.w	r3, r2, r3
 80092c6:	687a      	ldr	r2, [r7, #4]
 80092c8:	6d52      	ldr	r2, [r2, #84]	; 0x54
 80092ca:	fb02 f203 	mul.w	r2, r2, r3
 80092ce:	687b      	ldr	r3, [r7, #4]
 80092d0:	655a      	str	r2, [r3, #84]	; 0x54
    hsd->SdCard.BlockSize = (1UL << (pCSD->RdBlockLen & 0x0FU));
 80092d2:	683b      	ldr	r3, [r7, #0]
 80092d4:	7a1b      	ldrb	r3, [r3, #8]
 80092d6:	b2db      	uxtb	r3, r3
 80092d8:	f003 030f 	and.w	r3, r3, #15
 80092dc:	2201      	movs	r2, #1
 80092de:	409a      	lsls	r2, r3
 80092e0:	687b      	ldr	r3, [r7, #4]
 80092e2:	659a      	str	r2, [r3, #88]	; 0x58

    hsd->SdCard.LogBlockNbr =  (hsd->SdCard.BlockNbr) * ((hsd->SdCard.BlockSize) / 512U);
 80092e4:	687b      	ldr	r3, [r7, #4]
 80092e6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80092e8:	687a      	ldr	r2, [r7, #4]
 80092ea:	6d92      	ldr	r2, [r2, #88]	; 0x58
 80092ec:	0a52      	lsrs	r2, r2, #9
 80092ee:	fb02 f203 	mul.w	r2, r2, r3
 80092f2:	687b      	ldr	r3, [r7, #4]
 80092f4:	65da      	str	r2, [r3, #92]	; 0x5c
    hsd->SdCard.LogBlockSize = 512U;
 80092f6:	687b      	ldr	r3, [r7, #4]
 80092f8:	f44f 7200 	mov.w	r2, #512	; 0x200
 80092fc:	661a      	str	r2, [r3, #96]	; 0x60
 80092fe:	e031      	b.n	8009364 <HAL_SD_GetCardCSD+0x1fc>
  }
  else if(hsd->SdCard.CardType == CARD_SDHC_SDXC)
 8009300:	687b      	ldr	r3, [r7, #4]
 8009302:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8009304:	2b01      	cmp	r3, #1
 8009306:	d11d      	bne.n	8009344 <HAL_SD_GetCardCSD+0x1dc>
  {
    /* Byte 7 */
    pCSD->DeviceSize = (((hsd->CSD[1] & 0x0000003FU) << 16U) | ((hsd->CSD[2] & 0xFFFF0000U) >> 16U));
 8009308:	687b      	ldr	r3, [r7, #4]
 800930a:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800930c:	041b      	lsls	r3, r3, #16
 800930e:	f403 127c 	and.w	r2, r3, #4128768	; 0x3f0000
 8009312:	687b      	ldr	r3, [r7, #4]
 8009314:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8009316:	0c1b      	lsrs	r3, r3, #16
 8009318:	431a      	orrs	r2, r3
 800931a:	683b      	ldr	r3, [r7, #0]
 800931c:	611a      	str	r2, [r3, #16]

    hsd->SdCard.BlockNbr = ((pCSD->DeviceSize + 1U) * 1024U);
 800931e:	683b      	ldr	r3, [r7, #0]
 8009320:	691b      	ldr	r3, [r3, #16]
 8009322:	3301      	adds	r3, #1
 8009324:	029a      	lsls	r2, r3, #10
 8009326:	687b      	ldr	r3, [r7, #4]
 8009328:	655a      	str	r2, [r3, #84]	; 0x54
    hsd->SdCard.LogBlockNbr = hsd->SdCard.BlockNbr;
 800932a:	687b      	ldr	r3, [r7, #4]
 800932c:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800932e:	687b      	ldr	r3, [r7, #4]
 8009330:	65da      	str	r2, [r3, #92]	; 0x5c
    hsd->SdCard.BlockSize = 512U;
 8009332:	687b      	ldr	r3, [r7, #4]
 8009334:	f44f 7200 	mov.w	r2, #512	; 0x200
 8009338:	659a      	str	r2, [r3, #88]	; 0x58
    hsd->SdCard.LogBlockSize = hsd->SdCard.BlockSize;
 800933a:	687b      	ldr	r3, [r7, #4]
 800933c:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 800933e:	687b      	ldr	r3, [r7, #4]
 8009340:	661a      	str	r2, [r3, #96]	; 0x60
 8009342:	e00f      	b.n	8009364 <HAL_SD_GetCardCSD+0x1fc>
  }
  else
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8009344:	687b      	ldr	r3, [r7, #4]
 8009346:	681b      	ldr	r3, [r3, #0]
 8009348:	4a58      	ldr	r2, [pc, #352]	; (80094ac <HAL_SD_GetCardCSD+0x344>)
 800934a:	639a      	str	r2, [r3, #56]	; 0x38
    hsd->ErrorCode |= HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 800934c:	687b      	ldr	r3, [r7, #4]
 800934e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009350:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 8009354:	687b      	ldr	r3, [r7, #4]
 8009356:	639a      	str	r2, [r3, #56]	; 0x38
    hsd->State = HAL_SD_STATE_READY;
 8009358:	687b      	ldr	r3, [r7, #4]
 800935a:	2201      	movs	r2, #1
 800935c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    return HAL_ERROR;
 8009360:	2301      	movs	r3, #1
 8009362:	e09d      	b.n	80094a0 <HAL_SD_GetCardCSD+0x338>
  }

  pCSD->EraseGrSize = (uint8_t)((hsd->CSD[2] & 0x00004000U) >> 14U);
 8009364:	687b      	ldr	r3, [r7, #4]
 8009366:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8009368:	0b9b      	lsrs	r3, r3, #14
 800936a:	b2db      	uxtb	r3, r3
 800936c:	f003 0301 	and.w	r3, r3, #1
 8009370:	b2da      	uxtb	r2, r3
 8009372:	683b      	ldr	r3, [r7, #0]
 8009374:	765a      	strb	r2, [r3, #25]

  pCSD->EraseGrMul = (uint8_t)((hsd->CSD[2] & 0x00003F80U) >> 7U);
 8009376:	687b      	ldr	r3, [r7, #4]
 8009378:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800937a:	09db      	lsrs	r3, r3, #7
 800937c:	b2db      	uxtb	r3, r3
 800937e:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8009382:	b2da      	uxtb	r2, r3
 8009384:	683b      	ldr	r3, [r7, #0]
 8009386:	769a      	strb	r2, [r3, #26]

  pCSD->WrProtectGrSize = (uint8_t)(hsd->CSD[2] & 0x0000007FU);
 8009388:	687b      	ldr	r3, [r7, #4]
 800938a:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800938c:	b2db      	uxtb	r3, r3
 800938e:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8009392:	b2da      	uxtb	r2, r3
 8009394:	683b      	ldr	r3, [r7, #0]
 8009396:	76da      	strb	r2, [r3, #27]

  pCSD->WrProtectGrEnable = (uint8_t)((hsd->CSD[3] & 0x80000000U) >> 31U);
 8009398:	687b      	ldr	r3, [r7, #4]
 800939a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800939c:	0fdb      	lsrs	r3, r3, #31
 800939e:	b2da      	uxtb	r2, r3
 80093a0:	683b      	ldr	r3, [r7, #0]
 80093a2:	771a      	strb	r2, [r3, #28]

  pCSD->ManDeflECC = (uint8_t)((hsd->CSD[3] & 0x60000000U) >> 29U);
 80093a4:	687b      	ldr	r3, [r7, #4]
 80093a6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80093a8:	0f5b      	lsrs	r3, r3, #29
 80093aa:	b2db      	uxtb	r3, r3
 80093ac:	f003 0303 	and.w	r3, r3, #3
 80093b0:	b2da      	uxtb	r2, r3
 80093b2:	683b      	ldr	r3, [r7, #0]
 80093b4:	775a      	strb	r2, [r3, #29]

  pCSD->WrSpeedFact = (uint8_t)((hsd->CSD[3] & 0x1C000000U) >> 26U);
 80093b6:	687b      	ldr	r3, [r7, #4]
 80093b8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80093ba:	0e9b      	lsrs	r3, r3, #26
 80093bc:	b2db      	uxtb	r3, r3
 80093be:	f003 0307 	and.w	r3, r3, #7
 80093c2:	b2da      	uxtb	r2, r3
 80093c4:	683b      	ldr	r3, [r7, #0]
 80093c6:	779a      	strb	r2, [r3, #30]

  pCSD->MaxWrBlockLen= (uint8_t)((hsd->CSD[3] & 0x03C00000U) >> 22U);
 80093c8:	687b      	ldr	r3, [r7, #4]
 80093ca:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80093cc:	0d9b      	lsrs	r3, r3, #22
 80093ce:	b2db      	uxtb	r3, r3
 80093d0:	f003 030f 	and.w	r3, r3, #15
 80093d4:	b2da      	uxtb	r2, r3
 80093d6:	683b      	ldr	r3, [r7, #0]
 80093d8:	77da      	strb	r2, [r3, #31]

  pCSD->WriteBlockPaPartial = (uint8_t)((hsd->CSD[3] & 0x00200000U) >> 21U);
 80093da:	687b      	ldr	r3, [r7, #4]
 80093dc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80093de:	0d5b      	lsrs	r3, r3, #21
 80093e0:	b2db      	uxtb	r3, r3
 80093e2:	f003 0301 	and.w	r3, r3, #1
 80093e6:	b2da      	uxtb	r2, r3
 80093e8:	683b      	ldr	r3, [r7, #0]
 80093ea:	f883 2020 	strb.w	r2, [r3, #32]

  pCSD->Reserved3 = 0;
 80093ee:	683b      	ldr	r3, [r7, #0]
 80093f0:	2200      	movs	r2, #0
 80093f2:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  pCSD->ContentProtectAppli = (uint8_t)((hsd->CSD[3] & 0x00010000U) >> 16U);
 80093f6:	687b      	ldr	r3, [r7, #4]
 80093f8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80093fa:	0c1b      	lsrs	r3, r3, #16
 80093fc:	b2db      	uxtb	r3, r3
 80093fe:	f003 0301 	and.w	r3, r3, #1
 8009402:	b2da      	uxtb	r2, r3
 8009404:	683b      	ldr	r3, [r7, #0]
 8009406:	f883 2022 	strb.w	r2, [r3, #34]	; 0x22

  pCSD->FileFormatGroup = (uint8_t)((hsd->CSD[3] & 0x00008000U) >> 15U);
 800940a:	687b      	ldr	r3, [r7, #4]
 800940c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800940e:	0bdb      	lsrs	r3, r3, #15
 8009410:	b2db      	uxtb	r3, r3
 8009412:	f003 0301 	and.w	r3, r3, #1
 8009416:	b2da      	uxtb	r2, r3
 8009418:	683b      	ldr	r3, [r7, #0]
 800941a:	f883 2023 	strb.w	r2, [r3, #35]	; 0x23

  pCSD->CopyFlag = (uint8_t)((hsd->CSD[3] & 0x00004000U) >> 14U);
 800941e:	687b      	ldr	r3, [r7, #4]
 8009420:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8009422:	0b9b      	lsrs	r3, r3, #14
 8009424:	b2db      	uxtb	r3, r3
 8009426:	f003 0301 	and.w	r3, r3, #1
 800942a:	b2da      	uxtb	r2, r3
 800942c:	683b      	ldr	r3, [r7, #0]
 800942e:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  pCSD->PermWrProtect = (uint8_t)((hsd->CSD[3] & 0x00002000U) >> 13U);
 8009432:	687b      	ldr	r3, [r7, #4]
 8009434:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8009436:	0b5b      	lsrs	r3, r3, #13
 8009438:	b2db      	uxtb	r3, r3
 800943a:	f003 0301 	and.w	r3, r3, #1
 800943e:	b2da      	uxtb	r2, r3
 8009440:	683b      	ldr	r3, [r7, #0]
 8009442:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  pCSD->TempWrProtect = (uint8_t)((hsd->CSD[3] & 0x00001000U) >> 12U);
 8009446:	687b      	ldr	r3, [r7, #4]
 8009448:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800944a:	0b1b      	lsrs	r3, r3, #12
 800944c:	b2db      	uxtb	r3, r3
 800944e:	f003 0301 	and.w	r3, r3, #1
 8009452:	b2da      	uxtb	r2, r3
 8009454:	683b      	ldr	r3, [r7, #0]
 8009456:	f883 2026 	strb.w	r2, [r3, #38]	; 0x26

  pCSD->FileFormat = (uint8_t)((hsd->CSD[3] & 0x00000C00U) >> 10U);
 800945a:	687b      	ldr	r3, [r7, #4]
 800945c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800945e:	0a9b      	lsrs	r3, r3, #10
 8009460:	b2db      	uxtb	r3, r3
 8009462:	f003 0303 	and.w	r3, r3, #3
 8009466:	b2da      	uxtb	r2, r3
 8009468:	683b      	ldr	r3, [r7, #0]
 800946a:	f883 2027 	strb.w	r2, [r3, #39]	; 0x27

  pCSD->ECC= (uint8_t)((hsd->CSD[3] & 0x00000300U) >> 8U);
 800946e:	687b      	ldr	r3, [r7, #4]
 8009470:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8009472:	0a1b      	lsrs	r3, r3, #8
 8009474:	b2db      	uxtb	r3, r3
 8009476:	f003 0303 	and.w	r3, r3, #3
 800947a:	b2da      	uxtb	r2, r3
 800947c:	683b      	ldr	r3, [r7, #0]
 800947e:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28

  pCSD->CSD_CRC = (uint8_t)((hsd->CSD[3] & 0x000000FEU) >> 1U);
 8009482:	687b      	ldr	r3, [r7, #4]
 8009484:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8009486:	085b      	lsrs	r3, r3, #1
 8009488:	b2db      	uxtb	r3, r3
 800948a:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800948e:	b2da      	uxtb	r2, r3
 8009490:	683b      	ldr	r3, [r7, #0]
 8009492:	f883 2029 	strb.w	r2, [r3, #41]	; 0x29

  pCSD->Reserved4 = 1;
 8009496:	683b      	ldr	r3, [r7, #0]
 8009498:	2201      	movs	r2, #1
 800949a:	f883 202a 	strb.w	r2, [r3, #42]	; 0x2a

  return HAL_OK;
 800949e:	2300      	movs	r3, #0
}
 80094a0:	4618      	mov	r0, r3
 80094a2:	370c      	adds	r7, #12
 80094a4:	46bd      	mov	sp, r7
 80094a6:	bc80      	pop	{r7}
 80094a8:	4770      	bx	lr
 80094aa:	bf00      	nop
 80094ac:	004005ff 	.word	0x004005ff

080094b0 <HAL_SD_GetCardInfo>:
  * @param  pCardInfo: Pointer to the HAL_SD_CardInfoTypeDef structure that
  *         will contain the SD card status information
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_GetCardInfo(SD_HandleTypeDef *hsd, HAL_SD_CardInfoTypeDef *pCardInfo)
{
 80094b0:	b480      	push	{r7}
 80094b2:	b083      	sub	sp, #12
 80094b4:	af00      	add	r7, sp, #0
 80094b6:	6078      	str	r0, [r7, #4]
 80094b8:	6039      	str	r1, [r7, #0]
  pCardInfo->CardType     = (uint32_t)(hsd->SdCard.CardType);
 80094ba:	687b      	ldr	r3, [r7, #4]
 80094bc:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80094be:	683b      	ldr	r3, [r7, #0]
 80094c0:	601a      	str	r2, [r3, #0]
  pCardInfo->CardVersion  = (uint32_t)(hsd->SdCard.CardVersion);
 80094c2:	687b      	ldr	r3, [r7, #4]
 80094c4:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 80094c6:	683b      	ldr	r3, [r7, #0]
 80094c8:	605a      	str	r2, [r3, #4]
  pCardInfo->Class        = (uint32_t)(hsd->SdCard.Class);
 80094ca:	687b      	ldr	r3, [r7, #4]
 80094cc:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80094ce:	683b      	ldr	r3, [r7, #0]
 80094d0:	609a      	str	r2, [r3, #8]
  pCardInfo->RelCardAdd   = (uint32_t)(hsd->SdCard.RelCardAdd);
 80094d2:	687b      	ldr	r3, [r7, #4]
 80094d4:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 80094d6:	683b      	ldr	r3, [r7, #0]
 80094d8:	60da      	str	r2, [r3, #12]
  pCardInfo->BlockNbr     = (uint32_t)(hsd->SdCard.BlockNbr);
 80094da:	687b      	ldr	r3, [r7, #4]
 80094dc:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 80094de:	683b      	ldr	r3, [r7, #0]
 80094e0:	611a      	str	r2, [r3, #16]
  pCardInfo->BlockSize    = (uint32_t)(hsd->SdCard.BlockSize);
 80094e2:	687b      	ldr	r3, [r7, #4]
 80094e4:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 80094e6:	683b      	ldr	r3, [r7, #0]
 80094e8:	615a      	str	r2, [r3, #20]
  pCardInfo->LogBlockNbr  = (uint32_t)(hsd->SdCard.LogBlockNbr);
 80094ea:	687b      	ldr	r3, [r7, #4]
 80094ec:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 80094ee:	683b      	ldr	r3, [r7, #0]
 80094f0:	619a      	str	r2, [r3, #24]
  pCardInfo->LogBlockSize = (uint32_t)(hsd->SdCard.LogBlockSize);
 80094f2:	687b      	ldr	r3, [r7, #4]
 80094f4:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 80094f6:	683b      	ldr	r3, [r7, #0]
 80094f8:	61da      	str	r2, [r3, #28]

  return HAL_OK;
 80094fa:	2300      	movs	r3, #0
}
 80094fc:	4618      	mov	r0, r3
 80094fe:	370c      	adds	r7, #12
 8009500:	46bd      	mov	sp, r7
 8009502:	bc80      	pop	{r7}
 8009504:	4770      	bx	lr
	...

08009508 <HAL_SD_ConfigWideBusOperation>:
  *            @arg SDIO_BUS_WIDE_4B: 4-bit data transfer
  *            @arg SDIO_BUS_WIDE_1B: 1-bit data transfer
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_ConfigWideBusOperation(SD_HandleTypeDef *hsd, uint32_t WideMode)
{
 8009508:	b5b0      	push	{r4, r5, r7, lr}
 800950a:	b08e      	sub	sp, #56	; 0x38
 800950c:	af04      	add	r7, sp, #16
 800950e:	6078      	str	r0, [r7, #4]
 8009510:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_SDIO_BUS_WIDE(WideMode));

  /* Change State */
  hsd->State = HAL_SD_STATE_BUSY;
 8009512:	687b      	ldr	r3, [r7, #4]
 8009514:	2203      	movs	r2, #3
 8009516:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  if(hsd->SdCard.CardType != CARD_SECURED)
 800951a:	687b      	ldr	r3, [r7, #4]
 800951c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800951e:	2b03      	cmp	r3, #3
 8009520:	d02e      	beq.n	8009580 <HAL_SD_ConfigWideBusOperation+0x78>
  {
    if(WideMode == SDIO_BUS_WIDE_8B)
 8009522:	683b      	ldr	r3, [r7, #0]
 8009524:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8009528:	d106      	bne.n	8009538 <HAL_SD_ConfigWideBusOperation+0x30>
    {
      hsd->ErrorCode |= HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 800952a:	687b      	ldr	r3, [r7, #4]
 800952c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800952e:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 8009532:	687b      	ldr	r3, [r7, #4]
 8009534:	639a      	str	r2, [r3, #56]	; 0x38
 8009536:	e029      	b.n	800958c <HAL_SD_ConfigWideBusOperation+0x84>
    }
    else if(WideMode == SDIO_BUS_WIDE_4B)
 8009538:	683b      	ldr	r3, [r7, #0]
 800953a:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800953e:	d10a      	bne.n	8009556 <HAL_SD_ConfigWideBusOperation+0x4e>
    {
      errorstate = SD_WideBus_Enable(hsd);
 8009540:	6878      	ldr	r0, [r7, #4]
 8009542:	f000 fb0d 	bl	8009b60 <SD_WideBus_Enable>
 8009546:	6278      	str	r0, [r7, #36]	; 0x24

      hsd->ErrorCode |= errorstate;
 8009548:	687b      	ldr	r3, [r7, #4]
 800954a:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800954c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800954e:	431a      	orrs	r2, r3
 8009550:	687b      	ldr	r3, [r7, #4]
 8009552:	639a      	str	r2, [r3, #56]	; 0x38
 8009554:	e01a      	b.n	800958c <HAL_SD_ConfigWideBusOperation+0x84>
    }
    else if(WideMode == SDIO_BUS_WIDE_1B)
 8009556:	683b      	ldr	r3, [r7, #0]
 8009558:	2b00      	cmp	r3, #0
 800955a:	d10a      	bne.n	8009572 <HAL_SD_ConfigWideBusOperation+0x6a>
    {
      errorstate = SD_WideBus_Disable(hsd);
 800955c:	6878      	ldr	r0, [r7, #4]
 800955e:	f000 fb4a 	bl	8009bf6 <SD_WideBus_Disable>
 8009562:	6278      	str	r0, [r7, #36]	; 0x24

      hsd->ErrorCode |= errorstate;
 8009564:	687b      	ldr	r3, [r7, #4]
 8009566:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8009568:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800956a:	431a      	orrs	r2, r3
 800956c:	687b      	ldr	r3, [r7, #4]
 800956e:	639a      	str	r2, [r3, #56]	; 0x38
 8009570:	e00c      	b.n	800958c <HAL_SD_ConfigWideBusOperation+0x84>
    }
    else
    {
      /* WideMode is not a valid argument*/
      hsd->ErrorCode |= HAL_SD_ERROR_PARAM;
 8009572:	687b      	ldr	r3, [r7, #4]
 8009574:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009576:	f043 6200 	orr.w	r2, r3, #134217728	; 0x8000000
 800957a:	687b      	ldr	r3, [r7, #4]
 800957c:	639a      	str	r2, [r3, #56]	; 0x38
 800957e:	e005      	b.n	800958c <HAL_SD_ConfigWideBusOperation+0x84>
    }
  }
  else
  {
    /* MMC Card does not support this feature */
    hsd->ErrorCode |= HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 8009580:	687b      	ldr	r3, [r7, #4]
 8009582:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009584:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 8009588:	687b      	ldr	r3, [r7, #4]
 800958a:	639a      	str	r2, [r3, #56]	; 0x38
  }

  if(hsd->ErrorCode != HAL_SD_ERROR_NONE)
 800958c:	687b      	ldr	r3, [r7, #4]
 800958e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009590:	2b00      	cmp	r3, #0
 8009592:	d009      	beq.n	80095a8 <HAL_SD_ConfigWideBusOperation+0xa0>
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8009594:	687b      	ldr	r3, [r7, #4]
 8009596:	681b      	ldr	r3, [r3, #0]
 8009598:	4a18      	ldr	r2, [pc, #96]	; (80095fc <HAL_SD_ConfigWideBusOperation+0xf4>)
 800959a:	639a      	str	r2, [r3, #56]	; 0x38
    hsd->State = HAL_SD_STATE_READY;
 800959c:	687b      	ldr	r3, [r7, #4]
 800959e:	2201      	movs	r2, #1
 80095a0:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    return HAL_ERROR;
 80095a4:	2301      	movs	r3, #1
 80095a6:	e024      	b.n	80095f2 <HAL_SD_ConfigWideBusOperation+0xea>
  }
  else
  {
    /* Configure the SDIO peripheral */
    Init.ClockEdge           = hsd->Init.ClockEdge;
 80095a8:	687b      	ldr	r3, [r7, #4]
 80095aa:	685b      	ldr	r3, [r3, #4]
 80095ac:	60fb      	str	r3, [r7, #12]
    Init.ClockBypass         = hsd->Init.ClockBypass;
 80095ae:	687b      	ldr	r3, [r7, #4]
 80095b0:	689b      	ldr	r3, [r3, #8]
 80095b2:	613b      	str	r3, [r7, #16]
    Init.ClockPowerSave      = hsd->Init.ClockPowerSave;
 80095b4:	687b      	ldr	r3, [r7, #4]
 80095b6:	68db      	ldr	r3, [r3, #12]
 80095b8:	617b      	str	r3, [r7, #20]
    Init.BusWide             = WideMode;
 80095ba:	683b      	ldr	r3, [r7, #0]
 80095bc:	61bb      	str	r3, [r7, #24]
    Init.HardwareFlowControl = hsd->Init.HardwareFlowControl;
 80095be:	687b      	ldr	r3, [r7, #4]
 80095c0:	695b      	ldr	r3, [r3, #20]
 80095c2:	61fb      	str	r3, [r7, #28]
    Init.ClockDiv            = hsd->Init.ClockDiv;
 80095c4:	687b      	ldr	r3, [r7, #4]
 80095c6:	699b      	ldr	r3, [r3, #24]
 80095c8:	623b      	str	r3, [r7, #32]
    (void)SDIO_Init(hsd->Instance, Init);
 80095ca:	687b      	ldr	r3, [r7, #4]
 80095cc:	681d      	ldr	r5, [r3, #0]
 80095ce:	466c      	mov	r4, sp
 80095d0:	f107 0318 	add.w	r3, r7, #24
 80095d4:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 80095d8:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 80095dc:	f107 030c 	add.w	r3, r7, #12
 80095e0:	cb0e      	ldmia	r3, {r1, r2, r3}
 80095e2:	4628      	mov	r0, r5
 80095e4:	f001 fdea 	bl	800b1bc <SDIO_Init>
  }

  /* Change State */
  hsd->State = HAL_SD_STATE_READY;
 80095e8:	687b      	ldr	r3, [r7, #4]
 80095ea:	2201      	movs	r2, #1
 80095ec:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  return HAL_OK;
 80095f0:	2300      	movs	r3, #0
}
 80095f2:	4618      	mov	r0, r3
 80095f4:	3728      	adds	r7, #40	; 0x28
 80095f6:	46bd      	mov	sp, r7
 80095f8:	bdb0      	pop	{r4, r5, r7, pc}
 80095fa:	bf00      	nop
 80095fc:	004005ff 	.word	0x004005ff

08009600 <HAL_SD_GetCardState>:
  * @brief  Gets the current sd card data state.
  * @param  hsd: pointer to SD handle
  * @retval Card state
  */
HAL_SD_CardStateTypeDef HAL_SD_GetCardState(SD_HandleTypeDef *hsd)
{
 8009600:	b580      	push	{r7, lr}
 8009602:	b086      	sub	sp, #24
 8009604:	af00      	add	r7, sp, #0
 8009606:	6078      	str	r0, [r7, #4]
  uint32_t cardstate;
  uint32_t errorstate;
  uint32_t resp1 = 0;
 8009608:	2300      	movs	r3, #0
 800960a:	60fb      	str	r3, [r7, #12]

  errorstate = SD_SendStatus(hsd, &resp1);
 800960c:	f107 030c 	add.w	r3, r7, #12
 8009610:	4619      	mov	r1, r3
 8009612:	6878      	ldr	r0, [r7, #4]
 8009614:	f000 fa7c 	bl	8009b10 <SD_SendStatus>
 8009618:	6178      	str	r0, [r7, #20]
  if(errorstate != HAL_SD_ERROR_NONE)
 800961a:	697b      	ldr	r3, [r7, #20]
 800961c:	2b00      	cmp	r3, #0
 800961e:	d005      	beq.n	800962c <HAL_SD_GetCardState+0x2c>
  {
    hsd->ErrorCode |= errorstate;
 8009620:	687b      	ldr	r3, [r7, #4]
 8009622:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8009624:	697b      	ldr	r3, [r7, #20]
 8009626:	431a      	orrs	r2, r3
 8009628:	687b      	ldr	r3, [r7, #4]
 800962a:	639a      	str	r2, [r3, #56]	; 0x38
  }

  cardstate = ((resp1 >> 9U) & 0x0FU);
 800962c:	68fb      	ldr	r3, [r7, #12]
 800962e:	0a5b      	lsrs	r3, r3, #9
 8009630:	f003 030f 	and.w	r3, r3, #15
 8009634:	613b      	str	r3, [r7, #16]

  return (HAL_SD_CardStateTypeDef)cardstate;
 8009636:	693b      	ldr	r3, [r7, #16]
}
 8009638:	4618      	mov	r0, r3
 800963a:	3718      	adds	r7, #24
 800963c:	46bd      	mov	sp, r7
 800963e:	bd80      	pop	{r7, pc}

08009640 <SD_DMATransmitCplt>:
  * @brief  DMA SD transmit process complete callback
  * @param  hdma: DMA handle
  * @retval None
  */
static void SD_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 8009640:	b480      	push	{r7}
 8009642:	b085      	sub	sp, #20
 8009644:	af00      	add	r7, sp, #0
 8009646:	6078      	str	r0, [r7, #4]
  SD_HandleTypeDef* hsd = (SD_HandleTypeDef* )(hdma->Parent);
 8009648:	687b      	ldr	r3, [r7, #4]
 800964a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800964c:	60fb      	str	r3, [r7, #12]

  /* Enable DATAEND Interrupt */
  __HAL_SD_ENABLE_IT(hsd, (SDIO_IT_DATAEND));
 800964e:	68fb      	ldr	r3, [r7, #12]
 8009650:	681b      	ldr	r3, [r3, #0]
 8009652:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8009654:	68fb      	ldr	r3, [r7, #12]
 8009656:	681b      	ldr	r3, [r3, #0]
 8009658:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800965c:	63da      	str	r2, [r3, #60]	; 0x3c
}
 800965e:	bf00      	nop
 8009660:	3714      	adds	r7, #20
 8009662:	46bd      	mov	sp, r7
 8009664:	bc80      	pop	{r7}
 8009666:	4770      	bx	lr

08009668 <SD_DMAReceiveCplt>:
  * @brief  DMA SD receive process complete callback
  * @param  hdma: DMA handle
  * @retval None
  */
static void SD_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8009668:	b580      	push	{r7, lr}
 800966a:	b084      	sub	sp, #16
 800966c:	af00      	add	r7, sp, #0
 800966e:	6078      	str	r0, [r7, #4]
  SD_HandleTypeDef* hsd = (SD_HandleTypeDef* )(hdma->Parent);
 8009670:	687b      	ldr	r3, [r7, #4]
 8009672:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009674:	60fb      	str	r3, [r7, #12]
  uint32_t errorstate;

  /* Send stop command in multiblock write */
  if(hsd->Context == (SD_CONTEXT_READ_MULTIPLE_BLOCK | SD_CONTEXT_DMA))
 8009676:	68fb      	ldr	r3, [r7, #12]
 8009678:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800967a:	2b82      	cmp	r3, #130	; 0x82
 800967c:	d111      	bne.n	80096a2 <SD_DMAReceiveCplt+0x3a>
  {
    errorstate = SDMMC_CmdStopTransfer(hsd->Instance);
 800967e:	68fb      	ldr	r3, [r7, #12]
 8009680:	681b      	ldr	r3, [r3, #0]
 8009682:	4618      	mov	r0, r3
 8009684:	f001 ff18 	bl	800b4b8 <SDMMC_CmdStopTransfer>
 8009688:	60b8      	str	r0, [r7, #8]
    if(errorstate != HAL_SD_ERROR_NONE)
 800968a:	68bb      	ldr	r3, [r7, #8]
 800968c:	2b00      	cmp	r3, #0
 800968e:	d008      	beq.n	80096a2 <SD_DMAReceiveCplt+0x3a>
    {
      hsd->ErrorCode |= errorstate;
 8009690:	68fb      	ldr	r3, [r7, #12]
 8009692:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8009694:	68bb      	ldr	r3, [r7, #8]
 8009696:	431a      	orrs	r2, r3
 8009698:	68fb      	ldr	r3, [r7, #12]
 800969a:	639a      	str	r2, [r3, #56]	; 0x38
#if (USE_HAL_SD_REGISTER_CALLBACKS == 1)
      hsd->ErrorCallback(hsd);
#else
      HAL_SD_ErrorCallback(hsd);
 800969c:	68f8      	ldr	r0, [r7, #12]
 800969e:	f7ff fd59 	bl	8009154 <HAL_SD_ErrorCallback>
    }
  }

  /* Disable the DMA transfer for transmit request by setting the DMAEN bit
  in the SD DCTRL register */
  hsd->Instance->DCTRL &= (uint32_t)~((uint32_t)SDIO_DCTRL_DMAEN);
 80096a2:	68fb      	ldr	r3, [r7, #12]
 80096a4:	681b      	ldr	r3, [r3, #0]
 80096a6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80096a8:	68fb      	ldr	r3, [r7, #12]
 80096aa:	681b      	ldr	r3, [r3, #0]
 80096ac:	f022 0208 	bic.w	r2, r2, #8
 80096b0:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Clear all the static flags */
  __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_DATA_FLAGS);
 80096b2:	68fb      	ldr	r3, [r7, #12]
 80096b4:	681b      	ldr	r3, [r3, #0]
 80096b6:	f240 523a 	movw	r2, #1338	; 0x53a
 80096ba:	639a      	str	r2, [r3, #56]	; 0x38

  hsd->State = HAL_SD_STATE_READY;
 80096bc:	68fb      	ldr	r3, [r7, #12]
 80096be:	2201      	movs	r2, #1
 80096c0:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  hsd->Context = SD_CONTEXT_NONE;
 80096c4:	68fb      	ldr	r3, [r7, #12]
 80096c6:	2200      	movs	r2, #0
 80096c8:	631a      	str	r2, [r3, #48]	; 0x30

#if (USE_HAL_SD_REGISTER_CALLBACKS == 1)
  hsd->RxCpltCallback(hsd);
#else
  HAL_SD_RxCpltCallback(hsd);
 80096ca:	68f8      	ldr	r0, [r7, #12]
 80096cc:	f003 fef6 	bl	800d4bc <HAL_SD_RxCpltCallback>
#endif
}
 80096d0:	bf00      	nop
 80096d2:	3710      	adds	r7, #16
 80096d4:	46bd      	mov	sp, r7
 80096d6:	bd80      	pop	{r7, pc}

080096d8 <SD_DMAError>:
  * @brief  DMA SD communication error callback
  * @param  hdma: DMA handle
  * @retval None
  */
static void SD_DMAError(DMA_HandleTypeDef *hdma)
{
 80096d8:	b580      	push	{r7, lr}
 80096da:	b086      	sub	sp, #24
 80096dc:	af00      	add	r7, sp, #0
 80096de:	6078      	str	r0, [r7, #4]
  SD_HandleTypeDef* hsd = (SD_HandleTypeDef* )(hdma->Parent);
 80096e0:	687b      	ldr	r3, [r7, #4]
 80096e2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80096e4:	617b      	str	r3, [r7, #20]
  HAL_SD_CardStateTypeDef CardState;
  uint32_t RxErrorCode, TxErrorCode;

  /* if DMA error is FIFO error ignore it */
  if(HAL_DMA_GetError(hdma) != HAL_DMA_ERROR_FE)
 80096e6:	6878      	ldr	r0, [r7, #4]
 80096e8:	f7fb fc34 	bl	8004f54 <HAL_DMA_GetError>
 80096ec:	4603      	mov	r3, r0
 80096ee:	2b02      	cmp	r3, #2
 80096f0:	d03e      	beq.n	8009770 <SD_DMAError+0x98>
  {
    RxErrorCode = hsd->hdmarx->ErrorCode;
 80096f2:	697b      	ldr	r3, [r7, #20]
 80096f4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80096f6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80096f8:	613b      	str	r3, [r7, #16]
    TxErrorCode = hsd->hdmatx->ErrorCode;  
 80096fa:	697b      	ldr	r3, [r7, #20]
 80096fc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80096fe:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8009700:	60fb      	str	r3, [r7, #12]
    if((RxErrorCode == HAL_DMA_ERROR_TE) || (TxErrorCode == HAL_DMA_ERROR_TE))
 8009702:	693b      	ldr	r3, [r7, #16]
 8009704:	2b01      	cmp	r3, #1
 8009706:	d002      	beq.n	800970e <SD_DMAError+0x36>
 8009708:	68fb      	ldr	r3, [r7, #12]
 800970a:	2b01      	cmp	r3, #1
 800970c:	d12d      	bne.n	800976a <SD_DMAError+0x92>
    {
      /* Clear All flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 800970e:	697b      	ldr	r3, [r7, #20]
 8009710:	681b      	ldr	r3, [r3, #0]
 8009712:	4a19      	ldr	r2, [pc, #100]	; (8009778 <SD_DMAError+0xa0>)
 8009714:	639a      	str	r2, [r3, #56]	; 0x38

      /* Disable All interrupts */
      __HAL_SD_DISABLE_IT(hsd, SDIO_IT_DATAEND | SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT|\
 8009716:	697b      	ldr	r3, [r7, #20]
 8009718:	681b      	ldr	r3, [r3, #0]
 800971a:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800971c:	697b      	ldr	r3, [r7, #20]
 800971e:	681b      	ldr	r3, [r3, #0]
 8009720:	f422 729d 	bic.w	r2, r2, #314	; 0x13a
 8009724:	63da      	str	r2, [r3, #60]	; 0x3c
        SDIO_IT_TXUNDERR| SDIO_IT_RXOVERR);

      hsd->ErrorCode |= HAL_SD_ERROR_DMA;
 8009726:	697b      	ldr	r3, [r7, #20]
 8009728:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800972a:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 800972e:	697b      	ldr	r3, [r7, #20]
 8009730:	639a      	str	r2, [r3, #56]	; 0x38
      CardState = HAL_SD_GetCardState(hsd);
 8009732:	6978      	ldr	r0, [r7, #20]
 8009734:	f7ff ff64 	bl	8009600 <HAL_SD_GetCardState>
 8009738:	60b8      	str	r0, [r7, #8]
      if((CardState == HAL_SD_CARD_RECEIVING) || (CardState == HAL_SD_CARD_SENDING))
 800973a:	68bb      	ldr	r3, [r7, #8]
 800973c:	2b06      	cmp	r3, #6
 800973e:	d002      	beq.n	8009746 <SD_DMAError+0x6e>
 8009740:	68bb      	ldr	r3, [r7, #8]
 8009742:	2b05      	cmp	r3, #5
 8009744:	d10a      	bne.n	800975c <SD_DMAError+0x84>
      {
        hsd->ErrorCode |= SDMMC_CmdStopTransfer(hsd->Instance);
 8009746:	697b      	ldr	r3, [r7, #20]
 8009748:	681b      	ldr	r3, [r3, #0]
 800974a:	4618      	mov	r0, r3
 800974c:	f001 feb4 	bl	800b4b8 <SDMMC_CmdStopTransfer>
 8009750:	4602      	mov	r2, r0
 8009752:	697b      	ldr	r3, [r7, #20]
 8009754:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009756:	431a      	orrs	r2, r3
 8009758:	697b      	ldr	r3, [r7, #20]
 800975a:	639a      	str	r2, [r3, #56]	; 0x38
      }

      hsd->State= HAL_SD_STATE_READY;
 800975c:	697b      	ldr	r3, [r7, #20]
 800975e:	2201      	movs	r2, #1
 8009760:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 8009764:	697b      	ldr	r3, [r7, #20]
 8009766:	2200      	movs	r2, #0
 8009768:	631a      	str	r2, [r3, #48]	; 0x30
    }

#if (USE_HAL_SD_REGISTER_CALLBACKS == 1)
    hsd->ErrorCallback(hsd);
#else
    HAL_SD_ErrorCallback(hsd);
 800976a:	6978      	ldr	r0, [r7, #20]
 800976c:	f7ff fcf2 	bl	8009154 <HAL_SD_ErrorCallback>
#endif
  }
}
 8009770:	bf00      	nop
 8009772:	3718      	adds	r7, #24
 8009774:	46bd      	mov	sp, r7
 8009776:	bd80      	pop	{r7, pc}
 8009778:	004005ff 	.word	0x004005ff

0800977c <SD_DMATxAbort>:
  * @brief  DMA SD Tx Abort callback
  * @param  hdma: DMA handle
  * @retval None
  */
static void SD_DMATxAbort(DMA_HandleTypeDef *hdma)
{
 800977c:	b580      	push	{r7, lr}
 800977e:	b084      	sub	sp, #16
 8009780:	af00      	add	r7, sp, #0
 8009782:	6078      	str	r0, [r7, #4]
  SD_HandleTypeDef* hsd = (SD_HandleTypeDef* )(hdma->Parent);
 8009784:	687b      	ldr	r3, [r7, #4]
 8009786:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009788:	60fb      	str	r3, [r7, #12]
  HAL_SD_CardStateTypeDef CardState;

  /* Clear All flags */
  __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_DATA_FLAGS);
 800978a:	68fb      	ldr	r3, [r7, #12]
 800978c:	681b      	ldr	r3, [r3, #0]
 800978e:	f240 523a 	movw	r2, #1338	; 0x53a
 8009792:	639a      	str	r2, [r3, #56]	; 0x38

  CardState = HAL_SD_GetCardState(hsd);
 8009794:	68f8      	ldr	r0, [r7, #12]
 8009796:	f7ff ff33 	bl	8009600 <HAL_SD_GetCardState>
 800979a:	60b8      	str	r0, [r7, #8]
  hsd->State = HAL_SD_STATE_READY;
 800979c:	68fb      	ldr	r3, [r7, #12]
 800979e:	2201      	movs	r2, #1
 80097a0:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  hsd->Context = SD_CONTEXT_NONE;
 80097a4:	68fb      	ldr	r3, [r7, #12]
 80097a6:	2200      	movs	r2, #0
 80097a8:	631a      	str	r2, [r3, #48]	; 0x30
  if((CardState == HAL_SD_CARD_RECEIVING) || (CardState == HAL_SD_CARD_SENDING))
 80097aa:	68bb      	ldr	r3, [r7, #8]
 80097ac:	2b06      	cmp	r3, #6
 80097ae:	d002      	beq.n	80097b6 <SD_DMATxAbort+0x3a>
 80097b0:	68bb      	ldr	r3, [r7, #8]
 80097b2:	2b05      	cmp	r3, #5
 80097b4:	d10a      	bne.n	80097cc <SD_DMATxAbort+0x50>
  {
    hsd->ErrorCode |= SDMMC_CmdStopTransfer(hsd->Instance);
 80097b6:	68fb      	ldr	r3, [r7, #12]
 80097b8:	681b      	ldr	r3, [r3, #0]
 80097ba:	4618      	mov	r0, r3
 80097bc:	f001 fe7c 	bl	800b4b8 <SDMMC_CmdStopTransfer>
 80097c0:	4602      	mov	r2, r0
 80097c2:	68fb      	ldr	r3, [r7, #12]
 80097c4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80097c6:	431a      	orrs	r2, r3
 80097c8:	68fb      	ldr	r3, [r7, #12]
 80097ca:	639a      	str	r2, [r3, #56]	; 0x38
  }

  if(hsd->ErrorCode == HAL_SD_ERROR_NONE)
 80097cc:	68fb      	ldr	r3, [r7, #12]
 80097ce:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80097d0:	2b00      	cmp	r3, #0
 80097d2:	d103      	bne.n	80097dc <SD_DMATxAbort+0x60>
  {
#if (USE_HAL_SD_REGISTER_CALLBACKS == 1)
    hsd->AbortCpltCallback(hsd);
#else
    HAL_SD_AbortCallback(hsd);
 80097d4:	68f8      	ldr	r0, [r7, #12]
 80097d6:	f003 fe5d 	bl	800d494 <HAL_SD_AbortCallback>
    hsd->ErrorCallback(hsd);
#else
    HAL_SD_ErrorCallback(hsd);
#endif
  }
}
 80097da:	e002      	b.n	80097e2 <SD_DMATxAbort+0x66>
    HAL_SD_ErrorCallback(hsd);
 80097dc:	68f8      	ldr	r0, [r7, #12]
 80097de:	f7ff fcb9 	bl	8009154 <HAL_SD_ErrorCallback>
}
 80097e2:	bf00      	nop
 80097e4:	3710      	adds	r7, #16
 80097e6:	46bd      	mov	sp, r7
 80097e8:	bd80      	pop	{r7, pc}

080097ea <SD_DMARxAbort>:
  * @brief  DMA SD Rx Abort callback
  * @param  hdma: DMA handle
  * @retval None
  */
static void SD_DMARxAbort(DMA_HandleTypeDef *hdma)
{
 80097ea:	b580      	push	{r7, lr}
 80097ec:	b084      	sub	sp, #16
 80097ee:	af00      	add	r7, sp, #0
 80097f0:	6078      	str	r0, [r7, #4]
  SD_HandleTypeDef* hsd = (SD_HandleTypeDef* )(hdma->Parent);
 80097f2:	687b      	ldr	r3, [r7, #4]
 80097f4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80097f6:	60fb      	str	r3, [r7, #12]
  HAL_SD_CardStateTypeDef CardState;

  /* Clear All flags */
  __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_DATA_FLAGS);
 80097f8:	68fb      	ldr	r3, [r7, #12]
 80097fa:	681b      	ldr	r3, [r3, #0]
 80097fc:	f240 523a 	movw	r2, #1338	; 0x53a
 8009800:	639a      	str	r2, [r3, #56]	; 0x38

  CardState = HAL_SD_GetCardState(hsd);
 8009802:	68f8      	ldr	r0, [r7, #12]
 8009804:	f7ff fefc 	bl	8009600 <HAL_SD_GetCardState>
 8009808:	60b8      	str	r0, [r7, #8]
  hsd->State = HAL_SD_STATE_READY;
 800980a:	68fb      	ldr	r3, [r7, #12]
 800980c:	2201      	movs	r2, #1
 800980e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  hsd->Context = SD_CONTEXT_NONE;
 8009812:	68fb      	ldr	r3, [r7, #12]
 8009814:	2200      	movs	r2, #0
 8009816:	631a      	str	r2, [r3, #48]	; 0x30
  if((CardState == HAL_SD_CARD_RECEIVING) || (CardState == HAL_SD_CARD_SENDING))
 8009818:	68bb      	ldr	r3, [r7, #8]
 800981a:	2b06      	cmp	r3, #6
 800981c:	d002      	beq.n	8009824 <SD_DMARxAbort+0x3a>
 800981e:	68bb      	ldr	r3, [r7, #8]
 8009820:	2b05      	cmp	r3, #5
 8009822:	d10a      	bne.n	800983a <SD_DMARxAbort+0x50>
  {
    hsd->ErrorCode |= SDMMC_CmdStopTransfer(hsd->Instance);
 8009824:	68fb      	ldr	r3, [r7, #12]
 8009826:	681b      	ldr	r3, [r3, #0]
 8009828:	4618      	mov	r0, r3
 800982a:	f001 fe45 	bl	800b4b8 <SDMMC_CmdStopTransfer>
 800982e:	4602      	mov	r2, r0
 8009830:	68fb      	ldr	r3, [r7, #12]
 8009832:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009834:	431a      	orrs	r2, r3
 8009836:	68fb      	ldr	r3, [r7, #12]
 8009838:	639a      	str	r2, [r3, #56]	; 0x38
  }

  if(hsd->ErrorCode == HAL_SD_ERROR_NONE)
 800983a:	68fb      	ldr	r3, [r7, #12]
 800983c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800983e:	2b00      	cmp	r3, #0
 8009840:	d103      	bne.n	800984a <SD_DMARxAbort+0x60>
  {
#if (USE_HAL_SD_REGISTER_CALLBACKS == 1)
    hsd->AbortCpltCallback(hsd);
#else
    HAL_SD_AbortCallback(hsd);
 8009842:	68f8      	ldr	r0, [r7, #12]
 8009844:	f003 fe26 	bl	800d494 <HAL_SD_AbortCallback>
    hsd->ErrorCallback(hsd);
#else
    HAL_SD_ErrorCallback(hsd);
#endif
  }
}
 8009848:	e002      	b.n	8009850 <SD_DMARxAbort+0x66>
    HAL_SD_ErrorCallback(hsd);
 800984a:	68f8      	ldr	r0, [r7, #12]
 800984c:	f7ff fc82 	bl	8009154 <HAL_SD_ErrorCallback>
}
 8009850:	bf00      	nop
 8009852:	3710      	adds	r7, #16
 8009854:	46bd      	mov	sp, r7
 8009856:	bd80      	pop	{r7, pc}

08009858 <SD_InitCard>:
  * @brief  Initializes the sd card.
  * @param  hsd: Pointer to SD handle
  * @retval SD Card error state
  */
static uint32_t SD_InitCard(SD_HandleTypeDef *hsd)
{
 8009858:	b5b0      	push	{r4, r5, r7, lr}
 800985a:	b094      	sub	sp, #80	; 0x50
 800985c:	af04      	add	r7, sp, #16
 800985e:	6078      	str	r0, [r7, #4]
  HAL_SD_CardCSDTypeDef CSD;
  uint32_t errorstate;
  uint16_t sd_rca = 1U;
 8009860:	2301      	movs	r3, #1
 8009862:	81fb      	strh	r3, [r7, #14]

  /* Check the power State */
  if(SDIO_GetPowerState(hsd->Instance) == 0U)
 8009864:	687b      	ldr	r3, [r7, #4]
 8009866:	681b      	ldr	r3, [r3, #0]
 8009868:	4618      	mov	r0, r3
 800986a:	f001 fcfc 	bl	800b266 <SDIO_GetPowerState>
 800986e:	4603      	mov	r3, r0
 8009870:	2b00      	cmp	r3, #0
 8009872:	d102      	bne.n	800987a <SD_InitCard+0x22>
  {
    /* Power off */
    return HAL_SD_ERROR_REQUEST_NOT_APPLICABLE;
 8009874:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 8009878:	e0b7      	b.n	80099ea <SD_InitCard+0x192>
  }

  if(hsd->SdCard.CardType != CARD_SECURED)
 800987a:	687b      	ldr	r3, [r7, #4]
 800987c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800987e:	2b03      	cmp	r3, #3
 8009880:	d02f      	beq.n	80098e2 <SD_InitCard+0x8a>
  {
    /* Send CMD2 ALL_SEND_CID */
    errorstate = SDMMC_CmdSendCID(hsd->Instance);
 8009882:	687b      	ldr	r3, [r7, #4]
 8009884:	681b      	ldr	r3, [r3, #0]
 8009886:	4618      	mov	r0, r3
 8009888:	f001 ff20 	bl	800b6cc <SDMMC_CmdSendCID>
 800988c:	63f8      	str	r0, [r7, #60]	; 0x3c
    if(errorstate != HAL_SD_ERROR_NONE)
 800988e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8009890:	2b00      	cmp	r3, #0
 8009892:	d001      	beq.n	8009898 <SD_InitCard+0x40>
    {
      return errorstate;
 8009894:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8009896:	e0a8      	b.n	80099ea <SD_InitCard+0x192>
    }
    else
    {
      /* Get Card identification number data */
      hsd->CID[0U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP1);
 8009898:	687b      	ldr	r3, [r7, #4]
 800989a:	681b      	ldr	r3, [r3, #0]
 800989c:	2100      	movs	r1, #0
 800989e:	4618      	mov	r0, r3
 80098a0:	f001 fd23 	bl	800b2ea <SDIO_GetResponse>
 80098a4:	4602      	mov	r2, r0
 80098a6:	687b      	ldr	r3, [r7, #4]
 80098a8:	675a      	str	r2, [r3, #116]	; 0x74
      hsd->CID[1U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP2);
 80098aa:	687b      	ldr	r3, [r7, #4]
 80098ac:	681b      	ldr	r3, [r3, #0]
 80098ae:	2104      	movs	r1, #4
 80098b0:	4618      	mov	r0, r3
 80098b2:	f001 fd1a 	bl	800b2ea <SDIO_GetResponse>
 80098b6:	4602      	mov	r2, r0
 80098b8:	687b      	ldr	r3, [r7, #4]
 80098ba:	679a      	str	r2, [r3, #120]	; 0x78
      hsd->CID[2U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP3);
 80098bc:	687b      	ldr	r3, [r7, #4]
 80098be:	681b      	ldr	r3, [r3, #0]
 80098c0:	2108      	movs	r1, #8
 80098c2:	4618      	mov	r0, r3
 80098c4:	f001 fd11 	bl	800b2ea <SDIO_GetResponse>
 80098c8:	4602      	mov	r2, r0
 80098ca:	687b      	ldr	r3, [r7, #4]
 80098cc:	67da      	str	r2, [r3, #124]	; 0x7c
      hsd->CID[3U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP4);
 80098ce:	687b      	ldr	r3, [r7, #4]
 80098d0:	681b      	ldr	r3, [r3, #0]
 80098d2:	210c      	movs	r1, #12
 80098d4:	4618      	mov	r0, r3
 80098d6:	f001 fd08 	bl	800b2ea <SDIO_GetResponse>
 80098da:	4602      	mov	r2, r0
 80098dc:	687b      	ldr	r3, [r7, #4]
 80098de:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    }
  }

  if(hsd->SdCard.CardType != CARD_SECURED)
 80098e2:	687b      	ldr	r3, [r7, #4]
 80098e4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80098e6:	2b03      	cmp	r3, #3
 80098e8:	d00d      	beq.n	8009906 <SD_InitCard+0xae>
  {
    /* Send CMD3 SET_REL_ADDR with argument 0 */
    /* SD Card publishes its RCA. */
    errorstate = SDMMC_CmdSetRelAdd(hsd->Instance, &sd_rca);
 80098ea:	687b      	ldr	r3, [r7, #4]
 80098ec:	681b      	ldr	r3, [r3, #0]
 80098ee:	f107 020e 	add.w	r2, r7, #14
 80098f2:	4611      	mov	r1, r2
 80098f4:	4618      	mov	r0, r3
 80098f6:	f001 ff26 	bl	800b746 <SDMMC_CmdSetRelAdd>
 80098fa:	63f8      	str	r0, [r7, #60]	; 0x3c
    if(errorstate != HAL_SD_ERROR_NONE)
 80098fc:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80098fe:	2b00      	cmp	r3, #0
 8009900:	d001      	beq.n	8009906 <SD_InitCard+0xae>
    {
      return errorstate;
 8009902:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8009904:	e071      	b.n	80099ea <SD_InitCard+0x192>
    }
  }
  if(hsd->SdCard.CardType != CARD_SECURED)
 8009906:	687b      	ldr	r3, [r7, #4]
 8009908:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800990a:	2b03      	cmp	r3, #3
 800990c:	d036      	beq.n	800997c <SD_InitCard+0x124>
  {
    /* Get the SD card RCA */
    hsd->SdCard.RelCardAdd = sd_rca;
 800990e:	89fb      	ldrh	r3, [r7, #14]
 8009910:	461a      	mov	r2, r3
 8009912:	687b      	ldr	r3, [r7, #4]
 8009914:	651a      	str	r2, [r3, #80]	; 0x50

    /* Send CMD9 SEND_CSD with argument as card's RCA */
    errorstate = SDMMC_CmdSendCSD(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 8009916:	687b      	ldr	r3, [r7, #4]
 8009918:	681a      	ldr	r2, [r3, #0]
 800991a:	687b      	ldr	r3, [r7, #4]
 800991c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800991e:	041b      	lsls	r3, r3, #16
 8009920:	4619      	mov	r1, r3
 8009922:	4610      	mov	r0, r2
 8009924:	f001 fef0 	bl	800b708 <SDMMC_CmdSendCSD>
 8009928:	63f8      	str	r0, [r7, #60]	; 0x3c
    if(errorstate != HAL_SD_ERROR_NONE)
 800992a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800992c:	2b00      	cmp	r3, #0
 800992e:	d001      	beq.n	8009934 <SD_InitCard+0xdc>
    {
      return errorstate;
 8009930:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8009932:	e05a      	b.n	80099ea <SD_InitCard+0x192>
    }
    else
    {
      /* Get Card Specific Data */
      hsd->CSD[0U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP1);
 8009934:	687b      	ldr	r3, [r7, #4]
 8009936:	681b      	ldr	r3, [r3, #0]
 8009938:	2100      	movs	r1, #0
 800993a:	4618      	mov	r0, r3
 800993c:	f001 fcd5 	bl	800b2ea <SDIO_GetResponse>
 8009940:	4602      	mov	r2, r0
 8009942:	687b      	ldr	r3, [r7, #4]
 8009944:	665a      	str	r2, [r3, #100]	; 0x64
      hsd->CSD[1U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP2);
 8009946:	687b      	ldr	r3, [r7, #4]
 8009948:	681b      	ldr	r3, [r3, #0]
 800994a:	2104      	movs	r1, #4
 800994c:	4618      	mov	r0, r3
 800994e:	f001 fccc 	bl	800b2ea <SDIO_GetResponse>
 8009952:	4602      	mov	r2, r0
 8009954:	687b      	ldr	r3, [r7, #4]
 8009956:	669a      	str	r2, [r3, #104]	; 0x68
      hsd->CSD[2U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP3);
 8009958:	687b      	ldr	r3, [r7, #4]
 800995a:	681b      	ldr	r3, [r3, #0]
 800995c:	2108      	movs	r1, #8
 800995e:	4618      	mov	r0, r3
 8009960:	f001 fcc3 	bl	800b2ea <SDIO_GetResponse>
 8009964:	4602      	mov	r2, r0
 8009966:	687b      	ldr	r3, [r7, #4]
 8009968:	66da      	str	r2, [r3, #108]	; 0x6c
      hsd->CSD[3U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP4);
 800996a:	687b      	ldr	r3, [r7, #4]
 800996c:	681b      	ldr	r3, [r3, #0]
 800996e:	210c      	movs	r1, #12
 8009970:	4618      	mov	r0, r3
 8009972:	f001 fcba 	bl	800b2ea <SDIO_GetResponse>
 8009976:	4602      	mov	r2, r0
 8009978:	687b      	ldr	r3, [r7, #4]
 800997a:	671a      	str	r2, [r3, #112]	; 0x70
    }
  }

  /* Get the Card Class */
  hsd->SdCard.Class = (SDIO_GetResponse(hsd->Instance, SDIO_RESP2) >> 20U);
 800997c:	687b      	ldr	r3, [r7, #4]
 800997e:	681b      	ldr	r3, [r3, #0]
 8009980:	2104      	movs	r1, #4
 8009982:	4618      	mov	r0, r3
 8009984:	f001 fcb1 	bl	800b2ea <SDIO_GetResponse>
 8009988:	4603      	mov	r3, r0
 800998a:	0d1a      	lsrs	r2, r3, #20
 800998c:	687b      	ldr	r3, [r7, #4]
 800998e:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Get CSD parameters */
  if (HAL_SD_GetCardCSD(hsd, &CSD) != HAL_OK)
 8009990:	f107 0310 	add.w	r3, r7, #16
 8009994:	4619      	mov	r1, r3
 8009996:	6878      	ldr	r0, [r7, #4]
 8009998:	f7ff fbe6 	bl	8009168 <HAL_SD_GetCardCSD>
 800999c:	4603      	mov	r3, r0
 800999e:	2b00      	cmp	r3, #0
 80099a0:	d002      	beq.n	80099a8 <SD_InitCard+0x150>
  {
    return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 80099a2:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 80099a6:	e020      	b.n	80099ea <SD_InitCard+0x192>
  }

  /* Select the Card */
  errorstate = SDMMC_CmdSelDesel(hsd->Instance, (uint32_t)(((uint32_t)hsd->SdCard.RelCardAdd) << 16U));
 80099a8:	687b      	ldr	r3, [r7, #4]
 80099aa:	6819      	ldr	r1, [r3, #0]
 80099ac:	687b      	ldr	r3, [r7, #4]
 80099ae:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80099b0:	041b      	lsls	r3, r3, #16
 80099b2:	f04f 0400 	mov.w	r4, #0
 80099b6:	461a      	mov	r2, r3
 80099b8:	4623      	mov	r3, r4
 80099ba:	4608      	mov	r0, r1
 80099bc:	f001 fd9e 	bl	800b4fc <SDMMC_CmdSelDesel>
 80099c0:	63f8      	str	r0, [r7, #60]	; 0x3c
  if(errorstate != HAL_SD_ERROR_NONE)
 80099c2:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80099c4:	2b00      	cmp	r3, #0
 80099c6:	d001      	beq.n	80099cc <SD_InitCard+0x174>
  {
    return errorstate;
 80099c8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80099ca:	e00e      	b.n	80099ea <SD_InitCard+0x192>
  }

  /* Configure SDIO peripheral interface */
  (void)SDIO_Init(hsd->Instance, hsd->Init);
 80099cc:	687b      	ldr	r3, [r7, #4]
 80099ce:	681d      	ldr	r5, [r3, #0]
 80099d0:	687b      	ldr	r3, [r7, #4]
 80099d2:	466c      	mov	r4, sp
 80099d4:	f103 0210 	add.w	r2, r3, #16
 80099d8:	ca07      	ldmia	r2, {r0, r1, r2}
 80099da:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 80099de:	3304      	adds	r3, #4
 80099e0:	cb0e      	ldmia	r3, {r1, r2, r3}
 80099e2:	4628      	mov	r0, r5
 80099e4:	f001 fbea 	bl	800b1bc <SDIO_Init>

  /* All cards are initialized */
  return HAL_SD_ERROR_NONE;
 80099e8:	2300      	movs	r3, #0
}
 80099ea:	4618      	mov	r0, r3
 80099ec:	3740      	adds	r7, #64	; 0x40
 80099ee:	46bd      	mov	sp, r7
 80099f0:	bdb0      	pop	{r4, r5, r7, pc}
	...

080099f4 <SD_PowerON>:
  *         in the SD handle.
  * @param  hsd: Pointer to SD handle
  * @retval error state
  */
static uint32_t SD_PowerON(SD_HandleTypeDef *hsd)
{
 80099f4:	b580      	push	{r7, lr}
 80099f6:	b086      	sub	sp, #24
 80099f8:	af00      	add	r7, sp, #0
 80099fa:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 80099fc:	2300      	movs	r3, #0
 80099fe:	60bb      	str	r3, [r7, #8]
  uint32_t response = 0U, validvoltage = 0U;
 8009a00:	2300      	movs	r3, #0
 8009a02:	617b      	str	r3, [r7, #20]
 8009a04:	2300      	movs	r3, #0
 8009a06:	613b      	str	r3, [r7, #16]
  uint32_t errorstate;

  /* CMD0: GO_IDLE_STATE */
  errorstate = SDMMC_CmdGoIdleState(hsd->Instance);
 8009a08:	687b      	ldr	r3, [r7, #4]
 8009a0a:	681b      	ldr	r3, [r3, #0]
 8009a0c:	4618      	mov	r0, r3
 8009a0e:	f001 fd98 	bl	800b542 <SDMMC_CmdGoIdleState>
 8009a12:	60f8      	str	r0, [r7, #12]
  if(errorstate != HAL_SD_ERROR_NONE)
 8009a14:	68fb      	ldr	r3, [r7, #12]
 8009a16:	2b00      	cmp	r3, #0
 8009a18:	d001      	beq.n	8009a1e <SD_PowerON+0x2a>
  {
    return errorstate;
 8009a1a:	68fb      	ldr	r3, [r7, #12]
 8009a1c:	e072      	b.n	8009b04 <SD_PowerON+0x110>
  }

  /* CMD8: SEND_IF_COND: Command available only on V2.0 cards */
  errorstate = SDMMC_CmdOperCond(hsd->Instance);
 8009a1e:	687b      	ldr	r3, [r7, #4]
 8009a20:	681b      	ldr	r3, [r3, #0]
 8009a22:	4618      	mov	r0, r3
 8009a24:	f001 fdab 	bl	800b57e <SDMMC_CmdOperCond>
 8009a28:	60f8      	str	r0, [r7, #12]
  if(errorstate != HAL_SD_ERROR_NONE)
 8009a2a:	68fb      	ldr	r3, [r7, #12]
 8009a2c:	2b00      	cmp	r3, #0
 8009a2e:	d00d      	beq.n	8009a4c <SD_PowerON+0x58>
  {
    hsd->SdCard.CardVersion = CARD_V1_X;
 8009a30:	687b      	ldr	r3, [r7, #4]
 8009a32:	2200      	movs	r2, #0
 8009a34:	649a      	str	r2, [r3, #72]	; 0x48
    /* CMD0: GO_IDLE_STATE */
    errorstate = SDMMC_CmdGoIdleState(hsd->Instance);
 8009a36:	687b      	ldr	r3, [r7, #4]
 8009a38:	681b      	ldr	r3, [r3, #0]
 8009a3a:	4618      	mov	r0, r3
 8009a3c:	f001 fd81 	bl	800b542 <SDMMC_CmdGoIdleState>
 8009a40:	60f8      	str	r0, [r7, #12]
    if(errorstate != HAL_SD_ERROR_NONE)
 8009a42:	68fb      	ldr	r3, [r7, #12]
 8009a44:	2b00      	cmp	r3, #0
 8009a46:	d004      	beq.n	8009a52 <SD_PowerON+0x5e>
    {
      return errorstate;
 8009a48:	68fb      	ldr	r3, [r7, #12]
 8009a4a:	e05b      	b.n	8009b04 <SD_PowerON+0x110>
    }

  }
  else
  {
    hsd->SdCard.CardVersion = CARD_V2_X;
 8009a4c:	687b      	ldr	r3, [r7, #4]
 8009a4e:	2201      	movs	r2, #1
 8009a50:	649a      	str	r2, [r3, #72]	; 0x48
  }

  if( hsd->SdCard.CardVersion == CARD_V2_X)
 8009a52:	687b      	ldr	r3, [r7, #4]
 8009a54:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8009a56:	2b01      	cmp	r3, #1
 8009a58:	d137      	bne.n	8009aca <SD_PowerON+0xd6>
  {
    /* SEND CMD55 APP_CMD with RCA as 0 */
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, 0);
 8009a5a:	687b      	ldr	r3, [r7, #4]
 8009a5c:	681b      	ldr	r3, [r3, #0]
 8009a5e:	2100      	movs	r1, #0
 8009a60:	4618      	mov	r0, r3
 8009a62:	f001 fdab 	bl	800b5bc <SDMMC_CmdAppCommand>
 8009a66:	60f8      	str	r0, [r7, #12]
    if(errorstate != HAL_SD_ERROR_NONE)
 8009a68:	68fb      	ldr	r3, [r7, #12]
 8009a6a:	2b00      	cmp	r3, #0
 8009a6c:	d02d      	beq.n	8009aca <SD_PowerON+0xd6>
    {
      return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 8009a6e:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8009a72:	e047      	b.n	8009b04 <SD_PowerON+0x110>
  /* SD CARD */
  /* Send ACMD41 SD_APP_OP_COND with Argument 0x80100000 */
  while((count < SDMMC_MAX_VOLT_TRIAL) && (validvoltage == 0U))
  {
    /* SEND CMD55 APP_CMD with RCA as 0 */
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, 0);
 8009a74:	687b      	ldr	r3, [r7, #4]
 8009a76:	681b      	ldr	r3, [r3, #0]
 8009a78:	2100      	movs	r1, #0
 8009a7a:	4618      	mov	r0, r3
 8009a7c:	f001 fd9e 	bl	800b5bc <SDMMC_CmdAppCommand>
 8009a80:	60f8      	str	r0, [r7, #12]
    if(errorstate != HAL_SD_ERROR_NONE)
 8009a82:	68fb      	ldr	r3, [r7, #12]
 8009a84:	2b00      	cmp	r3, #0
 8009a86:	d001      	beq.n	8009a8c <SD_PowerON+0x98>
    {
      return errorstate;
 8009a88:	68fb      	ldr	r3, [r7, #12]
 8009a8a:	e03b      	b.n	8009b04 <SD_PowerON+0x110>
    }

    /* Send CMD41 */
    errorstate = SDMMC_CmdAppOperCommand(hsd->Instance, SDMMC_VOLTAGE_WINDOW_SD | SDMMC_HIGH_CAPACITY | SD_SWITCH_1_8V_CAPACITY);
 8009a8c:	687b      	ldr	r3, [r7, #4]
 8009a8e:	681b      	ldr	r3, [r3, #0]
 8009a90:	491e      	ldr	r1, [pc, #120]	; (8009b0c <SD_PowerON+0x118>)
 8009a92:	4618      	mov	r0, r3
 8009a94:	f001 fdb4 	bl	800b600 <SDMMC_CmdAppOperCommand>
 8009a98:	60f8      	str	r0, [r7, #12]
    if(errorstate != HAL_SD_ERROR_NONE)
 8009a9a:	68fb      	ldr	r3, [r7, #12]
 8009a9c:	2b00      	cmp	r3, #0
 8009a9e:	d002      	beq.n	8009aa6 <SD_PowerON+0xb2>
    {
      return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 8009aa0:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8009aa4:	e02e      	b.n	8009b04 <SD_PowerON+0x110>
    }

    /* Get command response */
    response = SDIO_GetResponse(hsd->Instance, SDIO_RESP1);
 8009aa6:	687b      	ldr	r3, [r7, #4]
 8009aa8:	681b      	ldr	r3, [r3, #0]
 8009aaa:	2100      	movs	r1, #0
 8009aac:	4618      	mov	r0, r3
 8009aae:	f001 fc1c 	bl	800b2ea <SDIO_GetResponse>
 8009ab2:	6178      	str	r0, [r7, #20]

    /* Get operating voltage*/
    validvoltage = (((response >> 31U) == 1U) ? 1U : 0U);
 8009ab4:	697b      	ldr	r3, [r7, #20]
 8009ab6:	0fdb      	lsrs	r3, r3, #31
 8009ab8:	2b01      	cmp	r3, #1
 8009aba:	d101      	bne.n	8009ac0 <SD_PowerON+0xcc>
 8009abc:	2301      	movs	r3, #1
 8009abe:	e000      	b.n	8009ac2 <SD_PowerON+0xce>
 8009ac0:	2300      	movs	r3, #0
 8009ac2:	613b      	str	r3, [r7, #16]

    count++;
 8009ac4:	68bb      	ldr	r3, [r7, #8]
 8009ac6:	3301      	adds	r3, #1
 8009ac8:	60bb      	str	r3, [r7, #8]
  while((count < SDMMC_MAX_VOLT_TRIAL) && (validvoltage == 0U))
 8009aca:	68bb      	ldr	r3, [r7, #8]
 8009acc:	f64f 72fe 	movw	r2, #65534	; 0xfffe
 8009ad0:	4293      	cmp	r3, r2
 8009ad2:	d802      	bhi.n	8009ada <SD_PowerON+0xe6>
 8009ad4:	693b      	ldr	r3, [r7, #16]
 8009ad6:	2b00      	cmp	r3, #0
 8009ad8:	d0cc      	beq.n	8009a74 <SD_PowerON+0x80>
  }

  if(count >= SDMMC_MAX_VOLT_TRIAL)
 8009ada:	68bb      	ldr	r3, [r7, #8]
 8009adc:	f64f 72fe 	movw	r2, #65534	; 0xfffe
 8009ae0:	4293      	cmp	r3, r2
 8009ae2:	d902      	bls.n	8009aea <SD_PowerON+0xf6>
  {
    return HAL_SD_ERROR_INVALID_VOLTRANGE;
 8009ae4:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8009ae8:	e00c      	b.n	8009b04 <SD_PowerON+0x110>
  }

  if((response & SDMMC_HIGH_CAPACITY) == SDMMC_HIGH_CAPACITY) /* (response &= SD_HIGH_CAPACITY) */
 8009aea:	697b      	ldr	r3, [r7, #20]
 8009aec:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 8009af0:	2b00      	cmp	r3, #0
 8009af2:	d003      	beq.n	8009afc <SD_PowerON+0x108>
  {
    hsd->SdCard.CardType = CARD_SDHC_SDXC;
 8009af4:	687b      	ldr	r3, [r7, #4]
 8009af6:	2201      	movs	r2, #1
 8009af8:	645a      	str	r2, [r3, #68]	; 0x44
 8009afa:	e002      	b.n	8009b02 <SD_PowerON+0x10e>
  }
  else
  {
    hsd->SdCard.CardType = CARD_SDSC;
 8009afc:	687b      	ldr	r3, [r7, #4]
 8009afe:	2200      	movs	r2, #0
 8009b00:	645a      	str	r2, [r3, #68]	; 0x44
  }


  return HAL_SD_ERROR_NONE;
 8009b02:	2300      	movs	r3, #0
}
 8009b04:	4618      	mov	r0, r3
 8009b06:	3718      	adds	r7, #24
 8009b08:	46bd      	mov	sp, r7
 8009b0a:	bd80      	pop	{r7, pc}
 8009b0c:	c1100000 	.word	0xc1100000

08009b10 <SD_SendStatus>:
  * @param  pCardStatus: pointer to the buffer that will contain the SD card
  *         status (Card Status register)
  * @retval error state
  */
static uint32_t SD_SendStatus(SD_HandleTypeDef *hsd, uint32_t *pCardStatus)
{
 8009b10:	b580      	push	{r7, lr}
 8009b12:	b084      	sub	sp, #16
 8009b14:	af00      	add	r7, sp, #0
 8009b16:	6078      	str	r0, [r7, #4]
 8009b18:	6039      	str	r1, [r7, #0]
  uint32_t errorstate;

  if(pCardStatus == NULL)
 8009b1a:	683b      	ldr	r3, [r7, #0]
 8009b1c:	2b00      	cmp	r3, #0
 8009b1e:	d102      	bne.n	8009b26 <SD_SendStatus+0x16>
  {
    return HAL_SD_ERROR_PARAM;
 8009b20:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8009b24:	e018      	b.n	8009b58 <SD_SendStatus+0x48>
  }

  /* Send Status command */
  errorstate = SDMMC_CmdSendStatus(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 8009b26:	687b      	ldr	r3, [r7, #4]
 8009b28:	681a      	ldr	r2, [r3, #0]
 8009b2a:	687b      	ldr	r3, [r7, #4]
 8009b2c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8009b2e:	041b      	lsls	r3, r3, #16
 8009b30:	4619      	mov	r1, r3
 8009b32:	4610      	mov	r0, r2
 8009b34:	f001 fe28 	bl	800b788 <SDMMC_CmdSendStatus>
 8009b38:	60f8      	str	r0, [r7, #12]
  if(errorstate != HAL_SD_ERROR_NONE)
 8009b3a:	68fb      	ldr	r3, [r7, #12]
 8009b3c:	2b00      	cmp	r3, #0
 8009b3e:	d001      	beq.n	8009b44 <SD_SendStatus+0x34>
  {
    return errorstate;
 8009b40:	68fb      	ldr	r3, [r7, #12]
 8009b42:	e009      	b.n	8009b58 <SD_SendStatus+0x48>
  }

  /* Get SD card status */
  *pCardStatus = SDIO_GetResponse(hsd->Instance, SDIO_RESP1);
 8009b44:	687b      	ldr	r3, [r7, #4]
 8009b46:	681b      	ldr	r3, [r3, #0]
 8009b48:	2100      	movs	r1, #0
 8009b4a:	4618      	mov	r0, r3
 8009b4c:	f001 fbcd 	bl	800b2ea <SDIO_GetResponse>
 8009b50:	4602      	mov	r2, r0
 8009b52:	683b      	ldr	r3, [r7, #0]
 8009b54:	601a      	str	r2, [r3, #0]

  return HAL_SD_ERROR_NONE;
 8009b56:	2300      	movs	r3, #0
}
 8009b58:	4618      	mov	r0, r3
 8009b5a:	3710      	adds	r7, #16
 8009b5c:	46bd      	mov	sp, r7
 8009b5e:	bd80      	pop	{r7, pc}

08009b60 <SD_WideBus_Enable>:
  * @brief  Enables the SDIO wide bus mode.
  * @param  hsd: pointer to SD handle
  * @retval error state
  */
static uint32_t SD_WideBus_Enable(SD_HandleTypeDef *hsd)
{
 8009b60:	b580      	push	{r7, lr}
 8009b62:	b086      	sub	sp, #24
 8009b64:	af00      	add	r7, sp, #0
 8009b66:	6078      	str	r0, [r7, #4]
  uint32_t scr[2U] = {0U, 0U};
 8009b68:	2300      	movs	r3, #0
 8009b6a:	60fb      	str	r3, [r7, #12]
 8009b6c:	2300      	movs	r3, #0
 8009b6e:	613b      	str	r3, [r7, #16]
  uint32_t errorstate;

  if((SDIO_GetResponse(hsd->Instance, SDIO_RESP1) & SDMMC_CARD_LOCKED) == SDMMC_CARD_LOCKED)
 8009b70:	687b      	ldr	r3, [r7, #4]
 8009b72:	681b      	ldr	r3, [r3, #0]
 8009b74:	2100      	movs	r1, #0
 8009b76:	4618      	mov	r0, r3
 8009b78:	f001 fbb7 	bl	800b2ea <SDIO_GetResponse>
 8009b7c:	4603      	mov	r3, r0
 8009b7e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8009b82:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8009b86:	d102      	bne.n	8009b8e <SD_WideBus_Enable+0x2e>
  {
    return HAL_SD_ERROR_LOCK_UNLOCK_FAILED;
 8009b88:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8009b8c:	e02f      	b.n	8009bee <SD_WideBus_Enable+0x8e>
  }

  /* Get SCR Register */
  errorstate = SD_FindSCR(hsd, scr);
 8009b8e:	f107 030c 	add.w	r3, r7, #12
 8009b92:	4619      	mov	r1, r3
 8009b94:	6878      	ldr	r0, [r7, #4]
 8009b96:	f000 f879 	bl	8009c8c <SD_FindSCR>
 8009b9a:	6178      	str	r0, [r7, #20]
  if(errorstate != HAL_SD_ERROR_NONE)
 8009b9c:	697b      	ldr	r3, [r7, #20]
 8009b9e:	2b00      	cmp	r3, #0
 8009ba0:	d001      	beq.n	8009ba6 <SD_WideBus_Enable+0x46>
  {
    return errorstate;
 8009ba2:	697b      	ldr	r3, [r7, #20]
 8009ba4:	e023      	b.n	8009bee <SD_WideBus_Enable+0x8e>
  }

  /* If requested card supports wide bus operation */
  if((scr[1U] & SDMMC_WIDE_BUS_SUPPORT) != SDMMC_ALLZERO)
 8009ba6:	693b      	ldr	r3, [r7, #16]
 8009ba8:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8009bac:	2b00      	cmp	r3, #0
 8009bae:	d01c      	beq.n	8009bea <SD_WideBus_Enable+0x8a>
  {
    /* Send CMD55 APP_CMD with argument as card's RCA.*/
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 8009bb0:	687b      	ldr	r3, [r7, #4]
 8009bb2:	681a      	ldr	r2, [r3, #0]
 8009bb4:	687b      	ldr	r3, [r7, #4]
 8009bb6:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8009bb8:	041b      	lsls	r3, r3, #16
 8009bba:	4619      	mov	r1, r3
 8009bbc:	4610      	mov	r0, r2
 8009bbe:	f001 fcfd 	bl	800b5bc <SDMMC_CmdAppCommand>
 8009bc2:	6178      	str	r0, [r7, #20]
    if(errorstate != HAL_SD_ERROR_NONE)
 8009bc4:	697b      	ldr	r3, [r7, #20]
 8009bc6:	2b00      	cmp	r3, #0
 8009bc8:	d001      	beq.n	8009bce <SD_WideBus_Enable+0x6e>
    {
      return errorstate;
 8009bca:	697b      	ldr	r3, [r7, #20]
 8009bcc:	e00f      	b.n	8009bee <SD_WideBus_Enable+0x8e>
    }

    /* Send ACMD6 APP_CMD with argument as 2 for wide bus mode */
    errorstate = SDMMC_CmdBusWidth(hsd->Instance, 2U);
 8009bce:	687b      	ldr	r3, [r7, #4]
 8009bd0:	681b      	ldr	r3, [r3, #0]
 8009bd2:	2102      	movs	r1, #2
 8009bd4:	4618      	mov	r0, r3
 8009bd6:	f001 fd36 	bl	800b646 <SDMMC_CmdBusWidth>
 8009bda:	6178      	str	r0, [r7, #20]
    if(errorstate != HAL_SD_ERROR_NONE)
 8009bdc:	697b      	ldr	r3, [r7, #20]
 8009bde:	2b00      	cmp	r3, #0
 8009be0:	d001      	beq.n	8009be6 <SD_WideBus_Enable+0x86>
    {
      return errorstate;
 8009be2:	697b      	ldr	r3, [r7, #20]
 8009be4:	e003      	b.n	8009bee <SD_WideBus_Enable+0x8e>
    }

    return HAL_SD_ERROR_NONE;
 8009be6:	2300      	movs	r3, #0
 8009be8:	e001      	b.n	8009bee <SD_WideBus_Enable+0x8e>
  }
  else
  {
    return HAL_SD_ERROR_REQUEST_NOT_APPLICABLE;
 8009bea:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
  }
}
 8009bee:	4618      	mov	r0, r3
 8009bf0:	3718      	adds	r7, #24
 8009bf2:	46bd      	mov	sp, r7
 8009bf4:	bd80      	pop	{r7, pc}

08009bf6 <SD_WideBus_Disable>:
  * @brief  Disables the SDIO wide bus mode.
  * @param  hsd: Pointer to SD handle
  * @retval error state
  */
static uint32_t SD_WideBus_Disable(SD_HandleTypeDef *hsd)
{
 8009bf6:	b580      	push	{r7, lr}
 8009bf8:	b086      	sub	sp, #24
 8009bfa:	af00      	add	r7, sp, #0
 8009bfc:	6078      	str	r0, [r7, #4]
  uint32_t scr[2U] = {0U, 0U};
 8009bfe:	2300      	movs	r3, #0
 8009c00:	60fb      	str	r3, [r7, #12]
 8009c02:	2300      	movs	r3, #0
 8009c04:	613b      	str	r3, [r7, #16]
  uint32_t errorstate;

  if((SDIO_GetResponse(hsd->Instance, SDIO_RESP1) & SDMMC_CARD_LOCKED) == SDMMC_CARD_LOCKED)
 8009c06:	687b      	ldr	r3, [r7, #4]
 8009c08:	681b      	ldr	r3, [r3, #0]
 8009c0a:	2100      	movs	r1, #0
 8009c0c:	4618      	mov	r0, r3
 8009c0e:	f001 fb6c 	bl	800b2ea <SDIO_GetResponse>
 8009c12:	4603      	mov	r3, r0
 8009c14:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8009c18:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8009c1c:	d102      	bne.n	8009c24 <SD_WideBus_Disable+0x2e>
  {
    return HAL_SD_ERROR_LOCK_UNLOCK_FAILED;
 8009c1e:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8009c22:	e02f      	b.n	8009c84 <SD_WideBus_Disable+0x8e>
  }

  /* Get SCR Register */
  errorstate = SD_FindSCR(hsd, scr);
 8009c24:	f107 030c 	add.w	r3, r7, #12
 8009c28:	4619      	mov	r1, r3
 8009c2a:	6878      	ldr	r0, [r7, #4]
 8009c2c:	f000 f82e 	bl	8009c8c <SD_FindSCR>
 8009c30:	6178      	str	r0, [r7, #20]
  if(errorstate != HAL_SD_ERROR_NONE)
 8009c32:	697b      	ldr	r3, [r7, #20]
 8009c34:	2b00      	cmp	r3, #0
 8009c36:	d001      	beq.n	8009c3c <SD_WideBus_Disable+0x46>
  {
    return errorstate;
 8009c38:	697b      	ldr	r3, [r7, #20]
 8009c3a:	e023      	b.n	8009c84 <SD_WideBus_Disable+0x8e>
  }

  /* If requested card supports 1 bit mode operation */
  if((scr[1U] & SDMMC_SINGLE_BUS_SUPPORT) != SDMMC_ALLZERO)
 8009c3c:	693b      	ldr	r3, [r7, #16]
 8009c3e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8009c42:	2b00      	cmp	r3, #0
 8009c44:	d01c      	beq.n	8009c80 <SD_WideBus_Disable+0x8a>
  {
    /* Send CMD55 APP_CMD with argument as card's RCA */
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 8009c46:	687b      	ldr	r3, [r7, #4]
 8009c48:	681a      	ldr	r2, [r3, #0]
 8009c4a:	687b      	ldr	r3, [r7, #4]
 8009c4c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8009c4e:	041b      	lsls	r3, r3, #16
 8009c50:	4619      	mov	r1, r3
 8009c52:	4610      	mov	r0, r2
 8009c54:	f001 fcb2 	bl	800b5bc <SDMMC_CmdAppCommand>
 8009c58:	6178      	str	r0, [r7, #20]
    if(errorstate != HAL_SD_ERROR_NONE)
 8009c5a:	697b      	ldr	r3, [r7, #20]
 8009c5c:	2b00      	cmp	r3, #0
 8009c5e:	d001      	beq.n	8009c64 <SD_WideBus_Disable+0x6e>
    {
      return errorstate;
 8009c60:	697b      	ldr	r3, [r7, #20]
 8009c62:	e00f      	b.n	8009c84 <SD_WideBus_Disable+0x8e>
    }

    /* Send ACMD6 APP_CMD with argument as 0 for single bus mode */
    errorstate = SDMMC_CmdBusWidth(hsd->Instance, 0U);
 8009c64:	687b      	ldr	r3, [r7, #4]
 8009c66:	681b      	ldr	r3, [r3, #0]
 8009c68:	2100      	movs	r1, #0
 8009c6a:	4618      	mov	r0, r3
 8009c6c:	f001 fceb 	bl	800b646 <SDMMC_CmdBusWidth>
 8009c70:	6178      	str	r0, [r7, #20]
    if(errorstate != HAL_SD_ERROR_NONE)
 8009c72:	697b      	ldr	r3, [r7, #20]
 8009c74:	2b00      	cmp	r3, #0
 8009c76:	d001      	beq.n	8009c7c <SD_WideBus_Disable+0x86>
    {
      return errorstate;
 8009c78:	697b      	ldr	r3, [r7, #20]
 8009c7a:	e003      	b.n	8009c84 <SD_WideBus_Disable+0x8e>
    }

    return HAL_SD_ERROR_NONE;
 8009c7c:	2300      	movs	r3, #0
 8009c7e:	e001      	b.n	8009c84 <SD_WideBus_Disable+0x8e>
  }
  else
  {
    return HAL_SD_ERROR_REQUEST_NOT_APPLICABLE;
 8009c80:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
  }
}
 8009c84:	4618      	mov	r0, r3
 8009c86:	3718      	adds	r7, #24
 8009c88:	46bd      	mov	sp, r7
 8009c8a:	bd80      	pop	{r7, pc}

08009c8c <SD_FindSCR>:
  * @param  hsd: Pointer to SD handle
  * @param  pSCR: pointer to the buffer that will contain the SCR value
  * @retval error state
  */
static uint32_t SD_FindSCR(SD_HandleTypeDef *hsd, uint32_t *pSCR)
{
 8009c8c:	b590      	push	{r4, r7, lr}
 8009c8e:	b08f      	sub	sp, #60	; 0x3c
 8009c90:	af00      	add	r7, sp, #0
 8009c92:	6078      	str	r0, [r7, #4]
 8009c94:	6039      	str	r1, [r7, #0]
  SDIO_DataInitTypeDef config;
  uint32_t errorstate;
  uint32_t tickstart = HAL_GetTick();
 8009c96:	f7f9 f82f 	bl	8002cf8 <HAL_GetTick>
 8009c9a:	6338      	str	r0, [r7, #48]	; 0x30
  uint32_t index = 0U;
 8009c9c:	2300      	movs	r3, #0
 8009c9e:	637b      	str	r3, [r7, #52]	; 0x34
  uint32_t tempscr[2U] = {0U, 0U};
 8009ca0:	2300      	movs	r3, #0
 8009ca2:	60bb      	str	r3, [r7, #8]
 8009ca4:	2300      	movs	r3, #0
 8009ca6:	60fb      	str	r3, [r7, #12]
  uint32_t *scr = pSCR;
 8009ca8:	683b      	ldr	r3, [r7, #0]
 8009caa:	62fb      	str	r3, [r7, #44]	; 0x2c

  /* Set Block Size To 8 Bytes */
  errorstate = SDMMC_CmdBlockLength(hsd->Instance, 8U);
 8009cac:	687b      	ldr	r3, [r7, #4]
 8009cae:	681b      	ldr	r3, [r3, #0]
 8009cb0:	2108      	movs	r1, #8
 8009cb2:	4618      	mov	r0, r3
 8009cb4:	f001 fb56 	bl	800b364 <SDMMC_CmdBlockLength>
 8009cb8:	62b8      	str	r0, [r7, #40]	; 0x28
  if(errorstate != HAL_SD_ERROR_NONE)
 8009cba:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009cbc:	2b00      	cmp	r3, #0
 8009cbe:	d001      	beq.n	8009cc4 <SD_FindSCR+0x38>
  {
    return errorstate;
 8009cc0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009cc2:	e0a9      	b.n	8009e18 <SD_FindSCR+0x18c>
  }

  /* Send CMD55 APP_CMD with argument as card's RCA */
  errorstate = SDMMC_CmdAppCommand(hsd->Instance, (uint32_t)((hsd->SdCard.RelCardAdd) << 16U));
 8009cc4:	687b      	ldr	r3, [r7, #4]
 8009cc6:	681a      	ldr	r2, [r3, #0]
 8009cc8:	687b      	ldr	r3, [r7, #4]
 8009cca:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8009ccc:	041b      	lsls	r3, r3, #16
 8009cce:	4619      	mov	r1, r3
 8009cd0:	4610      	mov	r0, r2
 8009cd2:	f001 fc73 	bl	800b5bc <SDMMC_CmdAppCommand>
 8009cd6:	62b8      	str	r0, [r7, #40]	; 0x28
  if(errorstate != HAL_SD_ERROR_NONE)
 8009cd8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009cda:	2b00      	cmp	r3, #0
 8009cdc:	d001      	beq.n	8009ce2 <SD_FindSCR+0x56>
  {
    return errorstate;
 8009cde:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009ce0:	e09a      	b.n	8009e18 <SD_FindSCR+0x18c>
  }

  config.DataTimeOut   = SDMMC_DATATIMEOUT;
 8009ce2:	f04f 33ff 	mov.w	r3, #4294967295
 8009ce6:	613b      	str	r3, [r7, #16]
  config.DataLength    = 8U;
 8009ce8:	2308      	movs	r3, #8
 8009cea:	617b      	str	r3, [r7, #20]
  config.DataBlockSize = SDIO_DATABLOCK_SIZE_8B;
 8009cec:	2330      	movs	r3, #48	; 0x30
 8009cee:	61bb      	str	r3, [r7, #24]
  config.TransferDir   = SDIO_TRANSFER_DIR_TO_SDIO;
 8009cf0:	2302      	movs	r3, #2
 8009cf2:	61fb      	str	r3, [r7, #28]
  config.TransferMode  = SDIO_TRANSFER_MODE_BLOCK;
 8009cf4:	2300      	movs	r3, #0
 8009cf6:	623b      	str	r3, [r7, #32]
  config.DPSM          = SDIO_DPSM_ENABLE;
 8009cf8:	2301      	movs	r3, #1
 8009cfa:	627b      	str	r3, [r7, #36]	; 0x24
  (void)SDIO_ConfigData(hsd->Instance, &config);
 8009cfc:	687b      	ldr	r3, [r7, #4]
 8009cfe:	681b      	ldr	r3, [r3, #0]
 8009d00:	f107 0210 	add.w	r2, r7, #16
 8009d04:	4611      	mov	r1, r2
 8009d06:	4618      	mov	r0, r3
 8009d08:	f001 fb01 	bl	800b30e <SDIO_ConfigData>

  /* Send ACMD51 SD_APP_SEND_SCR with argument as 0 */
  errorstate = SDMMC_CmdSendSCR(hsd->Instance);
 8009d0c:	687b      	ldr	r3, [r7, #4]
 8009d0e:	681b      	ldr	r3, [r3, #0]
 8009d10:	4618      	mov	r0, r3
 8009d12:	f001 fcba 	bl	800b68a <SDMMC_CmdSendSCR>
 8009d16:	62b8      	str	r0, [r7, #40]	; 0x28
  if(errorstate != HAL_SD_ERROR_NONE)
 8009d18:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009d1a:	2b00      	cmp	r3, #0
 8009d1c:	d022      	beq.n	8009d64 <SD_FindSCR+0xd8>
  {
    return errorstate;
 8009d1e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009d20:	e07a      	b.n	8009e18 <SD_FindSCR+0x18c>
  }

  while(!__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXOVERR | SDIO_FLAG_DCRCFAIL | SDIO_FLAG_DTIMEOUT | SDIO_FLAG_DBCKEND))
  {
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXDAVL))
 8009d22:	687b      	ldr	r3, [r7, #4]
 8009d24:	681b      	ldr	r3, [r3, #0]
 8009d26:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8009d28:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8009d2c:	2b00      	cmp	r3, #0
 8009d2e:	d00e      	beq.n	8009d4e <SD_FindSCR+0xc2>
    {
      *(tempscr + index) = SDIO_ReadFIFO(hsd->Instance);
 8009d30:	687b      	ldr	r3, [r7, #4]
 8009d32:	6819      	ldr	r1, [r3, #0]
 8009d34:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8009d36:	009b      	lsls	r3, r3, #2
 8009d38:	f107 0208 	add.w	r2, r7, #8
 8009d3c:	18d4      	adds	r4, r2, r3
 8009d3e:	4608      	mov	r0, r1
 8009d40:	f001 fa66 	bl	800b210 <SDIO_ReadFIFO>
 8009d44:	4603      	mov	r3, r0
 8009d46:	6023      	str	r3, [r4, #0]
      index++;
 8009d48:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8009d4a:	3301      	adds	r3, #1
 8009d4c:	637b      	str	r3, [r7, #52]	; 0x34
    }

    if((HAL_GetTick() - tickstart) >=  SDMMC_DATATIMEOUT)
 8009d4e:	f7f8 ffd3 	bl	8002cf8 <HAL_GetTick>
 8009d52:	4602      	mov	r2, r0
 8009d54:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009d56:	1ad3      	subs	r3, r2, r3
 8009d58:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009d5c:	d102      	bne.n	8009d64 <SD_FindSCR+0xd8>
    {
      return HAL_SD_ERROR_TIMEOUT;
 8009d5e:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 8009d62:	e059      	b.n	8009e18 <SD_FindSCR+0x18c>
  while(!__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXOVERR | SDIO_FLAG_DCRCFAIL | SDIO_FLAG_DTIMEOUT | SDIO_FLAG_DBCKEND))
 8009d64:	687b      	ldr	r3, [r7, #4]
 8009d66:	681b      	ldr	r3, [r3, #0]
 8009d68:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8009d6a:	f240 432a 	movw	r3, #1066	; 0x42a
 8009d6e:	4013      	ands	r3, r2
 8009d70:	2b00      	cmp	r3, #0
 8009d72:	d0d6      	beq.n	8009d22 <SD_FindSCR+0x96>
    }
  }

  if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DTIMEOUT))
 8009d74:	687b      	ldr	r3, [r7, #4]
 8009d76:	681b      	ldr	r3, [r3, #0]
 8009d78:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8009d7a:	f003 0308 	and.w	r3, r3, #8
 8009d7e:	2b00      	cmp	r3, #0
 8009d80:	d005      	beq.n	8009d8e <SD_FindSCR+0x102>
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_FLAG_DTIMEOUT);
 8009d82:	687b      	ldr	r3, [r7, #4]
 8009d84:	681b      	ldr	r3, [r3, #0]
 8009d86:	2208      	movs	r2, #8
 8009d88:	639a      	str	r2, [r3, #56]	; 0x38

    return HAL_SD_ERROR_DATA_TIMEOUT;
 8009d8a:	2308      	movs	r3, #8
 8009d8c:	e044      	b.n	8009e18 <SD_FindSCR+0x18c>
  }
  else if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DCRCFAIL))
 8009d8e:	687b      	ldr	r3, [r7, #4]
 8009d90:	681b      	ldr	r3, [r3, #0]
 8009d92:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8009d94:	f003 0302 	and.w	r3, r3, #2
 8009d98:	2b00      	cmp	r3, #0
 8009d9a:	d005      	beq.n	8009da8 <SD_FindSCR+0x11c>
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_FLAG_DCRCFAIL);
 8009d9c:	687b      	ldr	r3, [r7, #4]
 8009d9e:	681b      	ldr	r3, [r3, #0]
 8009da0:	2202      	movs	r2, #2
 8009da2:	639a      	str	r2, [r3, #56]	; 0x38

    return HAL_SD_ERROR_DATA_CRC_FAIL;
 8009da4:	2302      	movs	r3, #2
 8009da6:	e037      	b.n	8009e18 <SD_FindSCR+0x18c>
  }
  else if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXOVERR))
 8009da8:	687b      	ldr	r3, [r7, #4]
 8009daa:	681b      	ldr	r3, [r3, #0]
 8009dac:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8009dae:	f003 0320 	and.w	r3, r3, #32
 8009db2:	2b00      	cmp	r3, #0
 8009db4:	d005      	beq.n	8009dc2 <SD_FindSCR+0x136>
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_FLAG_RXOVERR);
 8009db6:	687b      	ldr	r3, [r7, #4]
 8009db8:	681b      	ldr	r3, [r3, #0]
 8009dba:	2220      	movs	r2, #32
 8009dbc:	639a      	str	r2, [r3, #56]	; 0x38

    return HAL_SD_ERROR_RX_OVERRUN;
 8009dbe:	2320      	movs	r3, #32
 8009dc0:	e02a      	b.n	8009e18 <SD_FindSCR+0x18c>
  }
  else
  {
    /* No error flag set */
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_DATA_FLAGS);
 8009dc2:	687b      	ldr	r3, [r7, #4]
 8009dc4:	681b      	ldr	r3, [r3, #0]
 8009dc6:	f240 523a 	movw	r2, #1338	; 0x53a
 8009dca:	639a      	str	r2, [r3, #56]	; 0x38

    *scr = (((tempscr[1] & SDMMC_0TO7BITS) << 24)  | ((tempscr[1] & SDMMC_8TO15BITS) << 8) |\
 8009dcc:	68fb      	ldr	r3, [r7, #12]
 8009dce:	061a      	lsls	r2, r3, #24
 8009dd0:	68fb      	ldr	r3, [r7, #12]
 8009dd2:	021b      	lsls	r3, r3, #8
 8009dd4:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 8009dd8:	431a      	orrs	r2, r3
            ((tempscr[1] & SDMMC_16TO23BITS) >> 8) | ((tempscr[1] & SDMMC_24TO31BITS) >> 24));
 8009dda:	68fb      	ldr	r3, [r7, #12]
 8009ddc:	0a1b      	lsrs	r3, r3, #8
 8009dde:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
    *scr = (((tempscr[1] & SDMMC_0TO7BITS) << 24)  | ((tempscr[1] & SDMMC_8TO15BITS) << 8) |\
 8009de2:	431a      	orrs	r2, r3
            ((tempscr[1] & SDMMC_16TO23BITS) >> 8) | ((tempscr[1] & SDMMC_24TO31BITS) >> 24));
 8009de4:	68fb      	ldr	r3, [r7, #12]
 8009de6:	0e1b      	lsrs	r3, r3, #24
 8009de8:	431a      	orrs	r2, r3
    *scr = (((tempscr[1] & SDMMC_0TO7BITS) << 24)  | ((tempscr[1] & SDMMC_8TO15BITS) << 8) |\
 8009dea:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009dec:	601a      	str	r2, [r3, #0]
    scr++;
 8009dee:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009df0:	3304      	adds	r3, #4
 8009df2:	62fb      	str	r3, [r7, #44]	; 0x2c
    *scr = (((tempscr[0] & SDMMC_0TO7BITS) << 24)  | ((tempscr[0] & SDMMC_8TO15BITS) << 8) |\
 8009df4:	68bb      	ldr	r3, [r7, #8]
 8009df6:	061a      	lsls	r2, r3, #24
 8009df8:	68bb      	ldr	r3, [r7, #8]
 8009dfa:	021b      	lsls	r3, r3, #8
 8009dfc:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 8009e00:	431a      	orrs	r2, r3
            ((tempscr[0] & SDMMC_16TO23BITS) >> 8) | ((tempscr[0] & SDMMC_24TO31BITS) >> 24));
 8009e02:	68bb      	ldr	r3, [r7, #8]
 8009e04:	0a1b      	lsrs	r3, r3, #8
 8009e06:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
    *scr = (((tempscr[0] & SDMMC_0TO7BITS) << 24)  | ((tempscr[0] & SDMMC_8TO15BITS) << 8) |\
 8009e0a:	431a      	orrs	r2, r3
            ((tempscr[0] & SDMMC_16TO23BITS) >> 8) | ((tempscr[0] & SDMMC_24TO31BITS) >> 24));
 8009e0c:	68bb      	ldr	r3, [r7, #8]
 8009e0e:	0e1b      	lsrs	r3, r3, #24
 8009e10:	431a      	orrs	r2, r3
    *scr = (((tempscr[0] & SDMMC_0TO7BITS) << 24)  | ((tempscr[0] & SDMMC_8TO15BITS) << 8) |\
 8009e12:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009e14:	601a      	str	r2, [r3, #0]

  }

  return HAL_SD_ERROR_NONE;
 8009e16:	2300      	movs	r3, #0
}
 8009e18:	4618      	mov	r0, r3
 8009e1a:	373c      	adds	r7, #60	; 0x3c
 8009e1c:	46bd      	mov	sp, r7
 8009e1e:	bd90      	pop	{r4, r7, pc}

08009e20 <SD_Read_IT>:
  * @param  hsd: pointer to a SD_HandleTypeDef structure that contains
  *              the configuration information.
  * @retval None
  */
static void SD_Read_IT(SD_HandleTypeDef *hsd)
{
 8009e20:	b580      	push	{r7, lr}
 8009e22:	b086      	sub	sp, #24
 8009e24:	af00      	add	r7, sp, #0
 8009e26:	6078      	str	r0, [r7, #4]
  uint32_t count, data, dataremaining;
  uint8_t* tmp;

  tmp = hsd->pRxBuffPtr;
 8009e28:	687b      	ldr	r3, [r7, #4]
 8009e2a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009e2c:	60fb      	str	r3, [r7, #12]
  dataremaining = hsd->RxXferSize;
 8009e2e:	687b      	ldr	r3, [r7, #4]
 8009e30:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009e32:	613b      	str	r3, [r7, #16]

  if (dataremaining > 0U)
 8009e34:	693b      	ldr	r3, [r7, #16]
 8009e36:	2b00      	cmp	r3, #0
 8009e38:	d03f      	beq.n	8009eba <SD_Read_IT+0x9a>
  {
    /* Read data from SDIO Rx FIFO */
    for(count = 0U; count < 8U; count++)
 8009e3a:	2300      	movs	r3, #0
 8009e3c:	617b      	str	r3, [r7, #20]
 8009e3e:	e033      	b.n	8009ea8 <SD_Read_IT+0x88>
    {
      data = SDIO_ReadFIFO(hsd->Instance);
 8009e40:	687b      	ldr	r3, [r7, #4]
 8009e42:	681b      	ldr	r3, [r3, #0]
 8009e44:	4618      	mov	r0, r3
 8009e46:	f001 f9e3 	bl	800b210 <SDIO_ReadFIFO>
 8009e4a:	60b8      	str	r0, [r7, #8]
      *tmp = (uint8_t)(data & 0xFFU);
 8009e4c:	68bb      	ldr	r3, [r7, #8]
 8009e4e:	b2da      	uxtb	r2, r3
 8009e50:	68fb      	ldr	r3, [r7, #12]
 8009e52:	701a      	strb	r2, [r3, #0]
      tmp++;
 8009e54:	68fb      	ldr	r3, [r7, #12]
 8009e56:	3301      	adds	r3, #1
 8009e58:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 8009e5a:	693b      	ldr	r3, [r7, #16]
 8009e5c:	3b01      	subs	r3, #1
 8009e5e:	613b      	str	r3, [r7, #16]
      *tmp = (uint8_t)((data >> 8U) & 0xFFU);
 8009e60:	68bb      	ldr	r3, [r7, #8]
 8009e62:	0a1b      	lsrs	r3, r3, #8
 8009e64:	b2da      	uxtb	r2, r3
 8009e66:	68fb      	ldr	r3, [r7, #12]
 8009e68:	701a      	strb	r2, [r3, #0]
      tmp++;
 8009e6a:	68fb      	ldr	r3, [r7, #12]
 8009e6c:	3301      	adds	r3, #1
 8009e6e:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 8009e70:	693b      	ldr	r3, [r7, #16]
 8009e72:	3b01      	subs	r3, #1
 8009e74:	613b      	str	r3, [r7, #16]
      *tmp = (uint8_t)((data >> 16U) & 0xFFU);
 8009e76:	68bb      	ldr	r3, [r7, #8]
 8009e78:	0c1b      	lsrs	r3, r3, #16
 8009e7a:	b2da      	uxtb	r2, r3
 8009e7c:	68fb      	ldr	r3, [r7, #12]
 8009e7e:	701a      	strb	r2, [r3, #0]
      tmp++;
 8009e80:	68fb      	ldr	r3, [r7, #12]
 8009e82:	3301      	adds	r3, #1
 8009e84:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 8009e86:	693b      	ldr	r3, [r7, #16]
 8009e88:	3b01      	subs	r3, #1
 8009e8a:	613b      	str	r3, [r7, #16]
      *tmp = (uint8_t)((data >> 24U) & 0xFFU);
 8009e8c:	68bb      	ldr	r3, [r7, #8]
 8009e8e:	0e1b      	lsrs	r3, r3, #24
 8009e90:	b2da      	uxtb	r2, r3
 8009e92:	68fb      	ldr	r3, [r7, #12]
 8009e94:	701a      	strb	r2, [r3, #0]
      tmp++;
 8009e96:	68fb      	ldr	r3, [r7, #12]
 8009e98:	3301      	adds	r3, #1
 8009e9a:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 8009e9c:	693b      	ldr	r3, [r7, #16]
 8009e9e:	3b01      	subs	r3, #1
 8009ea0:	613b      	str	r3, [r7, #16]
    for(count = 0U; count < 8U; count++)
 8009ea2:	697b      	ldr	r3, [r7, #20]
 8009ea4:	3301      	adds	r3, #1
 8009ea6:	617b      	str	r3, [r7, #20]
 8009ea8:	697b      	ldr	r3, [r7, #20]
 8009eaa:	2b07      	cmp	r3, #7
 8009eac:	d9c8      	bls.n	8009e40 <SD_Read_IT+0x20>
    }

    hsd->pRxBuffPtr = tmp;
 8009eae:	687b      	ldr	r3, [r7, #4]
 8009eb0:	68fa      	ldr	r2, [r7, #12]
 8009eb2:	629a      	str	r2, [r3, #40]	; 0x28
    hsd->RxXferSize = dataremaining;
 8009eb4:	687b      	ldr	r3, [r7, #4]
 8009eb6:	693a      	ldr	r2, [r7, #16]
 8009eb8:	62da      	str	r2, [r3, #44]	; 0x2c
  }
}
 8009eba:	bf00      	nop
 8009ebc:	3718      	adds	r7, #24
 8009ebe:	46bd      	mov	sp, r7
 8009ec0:	bd80      	pop	{r7, pc}

08009ec2 <SD_Write_IT>:
  * @param  hsd: pointer to a SD_HandleTypeDef structure that contains
  *              the configuration information.
  * @retval None
  */
static void SD_Write_IT(SD_HandleTypeDef *hsd)
{
 8009ec2:	b580      	push	{r7, lr}
 8009ec4:	b086      	sub	sp, #24
 8009ec6:	af00      	add	r7, sp, #0
 8009ec8:	6078      	str	r0, [r7, #4]
  uint32_t count, data, dataremaining;
  uint8_t* tmp;

  tmp = hsd->pTxBuffPtr;
 8009eca:	687b      	ldr	r3, [r7, #4]
 8009ecc:	6a1b      	ldr	r3, [r3, #32]
 8009ece:	60fb      	str	r3, [r7, #12]
  dataremaining = hsd->TxXferSize;
 8009ed0:	687b      	ldr	r3, [r7, #4]
 8009ed2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009ed4:	613b      	str	r3, [r7, #16]

  if (dataremaining > 0U)
 8009ed6:	693b      	ldr	r3, [r7, #16]
 8009ed8:	2b00      	cmp	r3, #0
 8009eda:	d043      	beq.n	8009f64 <SD_Write_IT+0xa2>
  {
    /* Write data to SDIO Tx FIFO */
    for(count = 0U; count < 8U; count++)
 8009edc:	2300      	movs	r3, #0
 8009ede:	617b      	str	r3, [r7, #20]
 8009ee0:	e037      	b.n	8009f52 <SD_Write_IT+0x90>
    {
      data = (uint32_t)(*tmp);
 8009ee2:	68fb      	ldr	r3, [r7, #12]
 8009ee4:	781b      	ldrb	r3, [r3, #0]
 8009ee6:	60bb      	str	r3, [r7, #8]
      tmp++;
 8009ee8:	68fb      	ldr	r3, [r7, #12]
 8009eea:	3301      	adds	r3, #1
 8009eec:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 8009eee:	693b      	ldr	r3, [r7, #16]
 8009ef0:	3b01      	subs	r3, #1
 8009ef2:	613b      	str	r3, [r7, #16]
      data |= ((uint32_t)(*tmp) << 8U);
 8009ef4:	68fb      	ldr	r3, [r7, #12]
 8009ef6:	781b      	ldrb	r3, [r3, #0]
 8009ef8:	021a      	lsls	r2, r3, #8
 8009efa:	68bb      	ldr	r3, [r7, #8]
 8009efc:	4313      	orrs	r3, r2
 8009efe:	60bb      	str	r3, [r7, #8]
      tmp++;
 8009f00:	68fb      	ldr	r3, [r7, #12]
 8009f02:	3301      	adds	r3, #1
 8009f04:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 8009f06:	693b      	ldr	r3, [r7, #16]
 8009f08:	3b01      	subs	r3, #1
 8009f0a:	613b      	str	r3, [r7, #16]
      data |= ((uint32_t)(*tmp) << 16U);
 8009f0c:	68fb      	ldr	r3, [r7, #12]
 8009f0e:	781b      	ldrb	r3, [r3, #0]
 8009f10:	041a      	lsls	r2, r3, #16
 8009f12:	68bb      	ldr	r3, [r7, #8]
 8009f14:	4313      	orrs	r3, r2
 8009f16:	60bb      	str	r3, [r7, #8]
      tmp++;
 8009f18:	68fb      	ldr	r3, [r7, #12]
 8009f1a:	3301      	adds	r3, #1
 8009f1c:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 8009f1e:	693b      	ldr	r3, [r7, #16]
 8009f20:	3b01      	subs	r3, #1
 8009f22:	613b      	str	r3, [r7, #16]
      data |= ((uint32_t)(*tmp) << 24U);
 8009f24:	68fb      	ldr	r3, [r7, #12]
 8009f26:	781b      	ldrb	r3, [r3, #0]
 8009f28:	061a      	lsls	r2, r3, #24
 8009f2a:	68bb      	ldr	r3, [r7, #8]
 8009f2c:	4313      	orrs	r3, r2
 8009f2e:	60bb      	str	r3, [r7, #8]
      tmp++;
 8009f30:	68fb      	ldr	r3, [r7, #12]
 8009f32:	3301      	adds	r3, #1
 8009f34:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 8009f36:	693b      	ldr	r3, [r7, #16]
 8009f38:	3b01      	subs	r3, #1
 8009f3a:	613b      	str	r3, [r7, #16]
      (void)SDIO_WriteFIFO(hsd->Instance, &data);
 8009f3c:	687b      	ldr	r3, [r7, #4]
 8009f3e:	681b      	ldr	r3, [r3, #0]
 8009f40:	f107 0208 	add.w	r2, r7, #8
 8009f44:	4611      	mov	r1, r2
 8009f46:	4618      	mov	r0, r3
 8009f48:	f001 f96e 	bl	800b228 <SDIO_WriteFIFO>
    for(count = 0U; count < 8U; count++)
 8009f4c:	697b      	ldr	r3, [r7, #20]
 8009f4e:	3301      	adds	r3, #1
 8009f50:	617b      	str	r3, [r7, #20]
 8009f52:	697b      	ldr	r3, [r7, #20]
 8009f54:	2b07      	cmp	r3, #7
 8009f56:	d9c4      	bls.n	8009ee2 <SD_Write_IT+0x20>
    }

    hsd->pTxBuffPtr = tmp;
 8009f58:	687b      	ldr	r3, [r7, #4]
 8009f5a:	68fa      	ldr	r2, [r7, #12]
 8009f5c:	621a      	str	r2, [r3, #32]
    hsd->TxXferSize = dataremaining;
 8009f5e:	687b      	ldr	r3, [r7, #4]
 8009f60:	693a      	ldr	r2, [r7, #16]
 8009f62:	625a      	str	r2, [r3, #36]	; 0x24
  }
}
 8009f64:	bf00      	nop
 8009f66:	3718      	adds	r7, #24
 8009f68:	46bd      	mov	sp, r7
 8009f6a:	bd80      	pop	{r7, pc}

08009f6c <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8009f6c:	b580      	push	{r7, lr}
 8009f6e:	b082      	sub	sp, #8
 8009f70:	af00      	add	r7, sp, #0
 8009f72:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8009f74:	687b      	ldr	r3, [r7, #4]
 8009f76:	2b00      	cmp	r3, #0
 8009f78:	d101      	bne.n	8009f7e <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8009f7a:	2301      	movs	r3, #1
 8009f7c:	e056      	b.n	800a02c <HAL_SPI_Init+0xc0>
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8009f7e:	687b      	ldr	r3, [r7, #4]
 8009f80:	2200      	movs	r2, #0
 8009f82:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8009f84:	687b      	ldr	r3, [r7, #4]
 8009f86:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8009f8a:	b2db      	uxtb	r3, r3
 8009f8c:	2b00      	cmp	r3, #0
 8009f8e:	d106      	bne.n	8009f9e <HAL_SPI_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8009f90:	687b      	ldr	r3, [r7, #4]
 8009f92:	2200      	movs	r2, #0
 8009f94:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8009f98:	6878      	ldr	r0, [r7, #4]
 8009f9a:	f7f8 f9c9 	bl	8002330 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8009f9e:	687b      	ldr	r3, [r7, #4]
 8009fa0:	2202      	movs	r2, #2
 8009fa2:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8009fa6:	687b      	ldr	r3, [r7, #4]
 8009fa8:	681b      	ldr	r3, [r3, #0]
 8009faa:	681a      	ldr	r2, [r3, #0]
 8009fac:	687b      	ldr	r3, [r7, #4]
 8009fae:	681b      	ldr	r3, [r3, #0]
 8009fb0:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8009fb4:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction | hspi->Init.DataSize |
 8009fb6:	687b      	ldr	r3, [r7, #4]
 8009fb8:	685a      	ldr	r2, [r3, #4]
 8009fba:	687b      	ldr	r3, [r7, #4]
 8009fbc:	689b      	ldr	r3, [r3, #8]
 8009fbe:	431a      	orrs	r2, r3
 8009fc0:	687b      	ldr	r3, [r7, #4]
 8009fc2:	68db      	ldr	r3, [r3, #12]
 8009fc4:	431a      	orrs	r2, r3
 8009fc6:	687b      	ldr	r3, [r7, #4]
 8009fc8:	691b      	ldr	r3, [r3, #16]
 8009fca:	431a      	orrs	r2, r3
 8009fcc:	687b      	ldr	r3, [r7, #4]
 8009fce:	695b      	ldr	r3, [r3, #20]
 8009fd0:	431a      	orrs	r2, r3
 8009fd2:	687b      	ldr	r3, [r7, #4]
 8009fd4:	699b      	ldr	r3, [r3, #24]
 8009fd6:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8009fda:	431a      	orrs	r2, r3
 8009fdc:	687b      	ldr	r3, [r7, #4]
 8009fde:	69db      	ldr	r3, [r3, #28]
 8009fe0:	431a      	orrs	r2, r3
 8009fe2:	687b      	ldr	r3, [r7, #4]
 8009fe4:	6a1b      	ldr	r3, [r3, #32]
 8009fe6:	ea42 0103 	orr.w	r1, r2, r3
 8009fea:	687b      	ldr	r3, [r7, #4]
 8009fec:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8009fee:	687b      	ldr	r3, [r7, #4]
 8009ff0:	681b      	ldr	r3, [r3, #0]
 8009ff2:	430a      	orrs	r2, r1
 8009ff4:	601a      	str	r2, [r3, #0]
                                  hspi->Init.CLKPolarity | hspi->Init.CLKPhase | (hspi->Init.NSS & SPI_CR1_SSM) |
                                  hspi->Init.BaudRatePrescaler | hspi->Init.FirstBit  | hspi->Init.CRCCalculation));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | hspi->Init.TIMode));
 8009ff6:	687b      	ldr	r3, [r7, #4]
 8009ff8:	699b      	ldr	r3, [r3, #24]
 8009ffa:	0c1b      	lsrs	r3, r3, #16
 8009ffc:	f003 0104 	and.w	r1, r3, #4
 800a000:	687b      	ldr	r3, [r7, #4]
 800a002:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800a004:	687b      	ldr	r3, [r7, #4]
 800a006:	681b      	ldr	r3, [r3, #0]
 800a008:	430a      	orrs	r2, r1
 800a00a:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 800a00c:	687b      	ldr	r3, [r7, #4]
 800a00e:	681b      	ldr	r3, [r3, #0]
 800a010:	69da      	ldr	r2, [r3, #28]
 800a012:	687b      	ldr	r3, [r7, #4]
 800a014:	681b      	ldr	r3, [r3, #0]
 800a016:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800a01a:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800a01c:	687b      	ldr	r3, [r7, #4]
 800a01e:	2200      	movs	r2, #0
 800a020:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 800a022:	687b      	ldr	r3, [r7, #4]
 800a024:	2201      	movs	r2, #1
 800a026:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 800a02a:	2300      	movs	r3, #0
}
 800a02c:	4618      	mov	r0, r3
 800a02e:	3708      	adds	r7, #8
 800a030:	46bd      	mov	sp, r7
 800a032:	bd80      	pop	{r7, pc}

0800a034 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800a034:	b580      	push	{r7, lr}
 800a036:	b088      	sub	sp, #32
 800a038:	af00      	add	r7, sp, #0
 800a03a:	60f8      	str	r0, [r7, #12]
 800a03c:	60b9      	str	r1, [r7, #8]
 800a03e:	603b      	str	r3, [r7, #0]
 800a040:	4613      	mov	r3, r2
 800a042:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 800a044:	2300      	movs	r3, #0
 800a046:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 800a048:	68fb      	ldr	r3, [r7, #12]
 800a04a:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 800a04e:	2b01      	cmp	r3, #1
 800a050:	d101      	bne.n	800a056 <HAL_SPI_Transmit+0x22>
 800a052:	2302      	movs	r3, #2
 800a054:	e11e      	b.n	800a294 <HAL_SPI_Transmit+0x260>
 800a056:	68fb      	ldr	r3, [r7, #12]
 800a058:	2201      	movs	r2, #1
 800a05a:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800a05e:	f7f8 fe4b 	bl	8002cf8 <HAL_GetTick>
 800a062:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 800a064:	88fb      	ldrh	r3, [r7, #6]
 800a066:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 800a068:	68fb      	ldr	r3, [r7, #12]
 800a06a:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800a06e:	b2db      	uxtb	r3, r3
 800a070:	2b01      	cmp	r3, #1
 800a072:	d002      	beq.n	800a07a <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 800a074:	2302      	movs	r3, #2
 800a076:	77fb      	strb	r3, [r7, #31]
    goto error;
 800a078:	e103      	b.n	800a282 <HAL_SPI_Transmit+0x24e>
  }

  if ((pData == NULL) || (Size == 0U))
 800a07a:	68bb      	ldr	r3, [r7, #8]
 800a07c:	2b00      	cmp	r3, #0
 800a07e:	d002      	beq.n	800a086 <HAL_SPI_Transmit+0x52>
 800a080:	88fb      	ldrh	r3, [r7, #6]
 800a082:	2b00      	cmp	r3, #0
 800a084:	d102      	bne.n	800a08c <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 800a086:	2301      	movs	r3, #1
 800a088:	77fb      	strb	r3, [r7, #31]
    goto error;
 800a08a:	e0fa      	b.n	800a282 <HAL_SPI_Transmit+0x24e>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 800a08c:	68fb      	ldr	r3, [r7, #12]
 800a08e:	2203      	movs	r2, #3
 800a090:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800a094:	68fb      	ldr	r3, [r7, #12]
 800a096:	2200      	movs	r2, #0
 800a098:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 800a09a:	68fb      	ldr	r3, [r7, #12]
 800a09c:	68ba      	ldr	r2, [r7, #8]
 800a09e:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = Size;
 800a0a0:	68fb      	ldr	r3, [r7, #12]
 800a0a2:	88fa      	ldrh	r2, [r7, #6]
 800a0a4:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = Size;
 800a0a6:	68fb      	ldr	r3, [r7, #12]
 800a0a8:	88fa      	ldrh	r2, [r7, #6]
 800a0aa:	86da      	strh	r2, [r3, #54]	; 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 800a0ac:	68fb      	ldr	r3, [r7, #12]
 800a0ae:	2200      	movs	r2, #0
 800a0b0:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = 0U;
 800a0b2:	68fb      	ldr	r3, [r7, #12]
 800a0b4:	2200      	movs	r2, #0
 800a0b6:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = 0U;
 800a0b8:	68fb      	ldr	r3, [r7, #12]
 800a0ba:	2200      	movs	r2, #0
 800a0bc:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxISR       = NULL;
 800a0be:	68fb      	ldr	r3, [r7, #12]
 800a0c0:	2200      	movs	r2, #0
 800a0c2:	645a      	str	r2, [r3, #68]	; 0x44
  hspi->RxISR       = NULL;
 800a0c4:	68fb      	ldr	r3, [r7, #12]
 800a0c6:	2200      	movs	r2, #0
 800a0c8:	641a      	str	r2, [r3, #64]	; 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800a0ca:	68fb      	ldr	r3, [r7, #12]
 800a0cc:	689b      	ldr	r3, [r3, #8]
 800a0ce:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800a0d2:	d107      	bne.n	800a0e4 <HAL_SPI_Transmit+0xb0>
  {
    SPI_1LINE_TX(hspi);
 800a0d4:	68fb      	ldr	r3, [r7, #12]
 800a0d6:	681b      	ldr	r3, [r3, #0]
 800a0d8:	681a      	ldr	r2, [r3, #0]
 800a0da:	68fb      	ldr	r3, [r7, #12]
 800a0dc:	681b      	ldr	r3, [r3, #0]
 800a0de:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800a0e2:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800a0e4:	68fb      	ldr	r3, [r7, #12]
 800a0e6:	681b      	ldr	r3, [r3, #0]
 800a0e8:	681b      	ldr	r3, [r3, #0]
 800a0ea:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800a0ee:	2b40      	cmp	r3, #64	; 0x40
 800a0f0:	d007      	beq.n	800a102 <HAL_SPI_Transmit+0xce>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800a0f2:	68fb      	ldr	r3, [r7, #12]
 800a0f4:	681b      	ldr	r3, [r3, #0]
 800a0f6:	681a      	ldr	r2, [r3, #0]
 800a0f8:	68fb      	ldr	r3, [r7, #12]
 800a0fa:	681b      	ldr	r3, [r3, #0]
 800a0fc:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800a100:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 800a102:	68fb      	ldr	r3, [r7, #12]
 800a104:	68db      	ldr	r3, [r3, #12]
 800a106:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800a10a:	d14b      	bne.n	800a1a4 <HAL_SPI_Transmit+0x170>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800a10c:	68fb      	ldr	r3, [r7, #12]
 800a10e:	685b      	ldr	r3, [r3, #4]
 800a110:	2b00      	cmp	r3, #0
 800a112:	d002      	beq.n	800a11a <HAL_SPI_Transmit+0xe6>
 800a114:	8afb      	ldrh	r3, [r7, #22]
 800a116:	2b01      	cmp	r3, #1
 800a118:	d13e      	bne.n	800a198 <HAL_SPI_Transmit+0x164>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800a11a:	68fb      	ldr	r3, [r7, #12]
 800a11c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a11e:	881a      	ldrh	r2, [r3, #0]
 800a120:	68fb      	ldr	r3, [r7, #12]
 800a122:	681b      	ldr	r3, [r3, #0]
 800a124:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 800a126:	68fb      	ldr	r3, [r7, #12]
 800a128:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a12a:	1c9a      	adds	r2, r3, #2
 800a12c:	68fb      	ldr	r3, [r7, #12]
 800a12e:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 800a130:	68fb      	ldr	r3, [r7, #12]
 800a132:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800a134:	b29b      	uxth	r3, r3
 800a136:	3b01      	subs	r3, #1
 800a138:	b29a      	uxth	r2, r3
 800a13a:	68fb      	ldr	r3, [r7, #12]
 800a13c:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 800a13e:	e02b      	b.n	800a198 <HAL_SPI_Transmit+0x164>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800a140:	68fb      	ldr	r3, [r7, #12]
 800a142:	681b      	ldr	r3, [r3, #0]
 800a144:	689b      	ldr	r3, [r3, #8]
 800a146:	f003 0302 	and.w	r3, r3, #2
 800a14a:	2b02      	cmp	r3, #2
 800a14c:	d112      	bne.n	800a174 <HAL_SPI_Transmit+0x140>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800a14e:	68fb      	ldr	r3, [r7, #12]
 800a150:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a152:	881a      	ldrh	r2, [r3, #0]
 800a154:	68fb      	ldr	r3, [r7, #12]
 800a156:	681b      	ldr	r3, [r3, #0]
 800a158:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800a15a:	68fb      	ldr	r3, [r7, #12]
 800a15c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a15e:	1c9a      	adds	r2, r3, #2
 800a160:	68fb      	ldr	r3, [r7, #12]
 800a162:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 800a164:	68fb      	ldr	r3, [r7, #12]
 800a166:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800a168:	b29b      	uxth	r3, r3
 800a16a:	3b01      	subs	r3, #1
 800a16c:	b29a      	uxth	r2, r3
 800a16e:	68fb      	ldr	r3, [r7, #12]
 800a170:	86da      	strh	r2, [r3, #54]	; 0x36
 800a172:	e011      	b.n	800a198 <HAL_SPI_Transmit+0x164>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800a174:	f7f8 fdc0 	bl	8002cf8 <HAL_GetTick>
 800a178:	4602      	mov	r2, r0
 800a17a:	69bb      	ldr	r3, [r7, #24]
 800a17c:	1ad3      	subs	r3, r2, r3
 800a17e:	683a      	ldr	r2, [r7, #0]
 800a180:	429a      	cmp	r2, r3
 800a182:	d803      	bhi.n	800a18c <HAL_SPI_Transmit+0x158>
 800a184:	683b      	ldr	r3, [r7, #0]
 800a186:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a18a:	d102      	bne.n	800a192 <HAL_SPI_Transmit+0x15e>
 800a18c:	683b      	ldr	r3, [r7, #0]
 800a18e:	2b00      	cmp	r3, #0
 800a190:	d102      	bne.n	800a198 <HAL_SPI_Transmit+0x164>
        {
          errorcode = HAL_TIMEOUT;
 800a192:	2303      	movs	r3, #3
 800a194:	77fb      	strb	r3, [r7, #31]
          goto error;
 800a196:	e074      	b.n	800a282 <HAL_SPI_Transmit+0x24e>
    while (hspi->TxXferCount > 0U)
 800a198:	68fb      	ldr	r3, [r7, #12]
 800a19a:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800a19c:	b29b      	uxth	r3, r3
 800a19e:	2b00      	cmp	r3, #0
 800a1a0:	d1ce      	bne.n	800a140 <HAL_SPI_Transmit+0x10c>
 800a1a2:	e04c      	b.n	800a23e <HAL_SPI_Transmit+0x20a>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800a1a4:	68fb      	ldr	r3, [r7, #12]
 800a1a6:	685b      	ldr	r3, [r3, #4]
 800a1a8:	2b00      	cmp	r3, #0
 800a1aa:	d002      	beq.n	800a1b2 <HAL_SPI_Transmit+0x17e>
 800a1ac:	8afb      	ldrh	r3, [r7, #22]
 800a1ae:	2b01      	cmp	r3, #1
 800a1b0:	d140      	bne.n	800a234 <HAL_SPI_Transmit+0x200>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 800a1b2:	68fb      	ldr	r3, [r7, #12]
 800a1b4:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800a1b6:	68fb      	ldr	r3, [r7, #12]
 800a1b8:	681b      	ldr	r3, [r3, #0]
 800a1ba:	330c      	adds	r3, #12
 800a1bc:	7812      	ldrb	r2, [r2, #0]
 800a1be:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 800a1c0:	68fb      	ldr	r3, [r7, #12]
 800a1c2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a1c4:	1c5a      	adds	r2, r3, #1
 800a1c6:	68fb      	ldr	r3, [r7, #12]
 800a1c8:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 800a1ca:	68fb      	ldr	r3, [r7, #12]
 800a1cc:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800a1ce:	b29b      	uxth	r3, r3
 800a1d0:	3b01      	subs	r3, #1
 800a1d2:	b29a      	uxth	r2, r3
 800a1d4:	68fb      	ldr	r3, [r7, #12]
 800a1d6:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while (hspi->TxXferCount > 0U)
 800a1d8:	e02c      	b.n	800a234 <HAL_SPI_Transmit+0x200>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800a1da:	68fb      	ldr	r3, [r7, #12]
 800a1dc:	681b      	ldr	r3, [r3, #0]
 800a1de:	689b      	ldr	r3, [r3, #8]
 800a1e0:	f003 0302 	and.w	r3, r3, #2
 800a1e4:	2b02      	cmp	r3, #2
 800a1e6:	d113      	bne.n	800a210 <HAL_SPI_Transmit+0x1dc>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 800a1e8:	68fb      	ldr	r3, [r7, #12]
 800a1ea:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800a1ec:	68fb      	ldr	r3, [r7, #12]
 800a1ee:	681b      	ldr	r3, [r3, #0]
 800a1f0:	330c      	adds	r3, #12
 800a1f2:	7812      	ldrb	r2, [r2, #0]
 800a1f4:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 800a1f6:	68fb      	ldr	r3, [r7, #12]
 800a1f8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a1fa:	1c5a      	adds	r2, r3, #1
 800a1fc:	68fb      	ldr	r3, [r7, #12]
 800a1fe:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 800a200:	68fb      	ldr	r3, [r7, #12]
 800a202:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800a204:	b29b      	uxth	r3, r3
 800a206:	3b01      	subs	r3, #1
 800a208:	b29a      	uxth	r2, r3
 800a20a:	68fb      	ldr	r3, [r7, #12]
 800a20c:	86da      	strh	r2, [r3, #54]	; 0x36
 800a20e:	e011      	b.n	800a234 <HAL_SPI_Transmit+0x200>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800a210:	f7f8 fd72 	bl	8002cf8 <HAL_GetTick>
 800a214:	4602      	mov	r2, r0
 800a216:	69bb      	ldr	r3, [r7, #24]
 800a218:	1ad3      	subs	r3, r2, r3
 800a21a:	683a      	ldr	r2, [r7, #0]
 800a21c:	429a      	cmp	r2, r3
 800a21e:	d803      	bhi.n	800a228 <HAL_SPI_Transmit+0x1f4>
 800a220:	683b      	ldr	r3, [r7, #0]
 800a222:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a226:	d102      	bne.n	800a22e <HAL_SPI_Transmit+0x1fa>
 800a228:	683b      	ldr	r3, [r7, #0]
 800a22a:	2b00      	cmp	r3, #0
 800a22c:	d102      	bne.n	800a234 <HAL_SPI_Transmit+0x200>
        {
          errorcode = HAL_TIMEOUT;
 800a22e:	2303      	movs	r3, #3
 800a230:	77fb      	strb	r3, [r7, #31]
          goto error;
 800a232:	e026      	b.n	800a282 <HAL_SPI_Transmit+0x24e>
    while (hspi->TxXferCount > 0U)
 800a234:	68fb      	ldr	r3, [r7, #12]
 800a236:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800a238:	b29b      	uxth	r3, r3
 800a23a:	2b00      	cmp	r3, #0
 800a23c:	d1cd      	bne.n	800a1da <HAL_SPI_Transmit+0x1a6>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800a23e:	69ba      	ldr	r2, [r7, #24]
 800a240:	6839      	ldr	r1, [r7, #0]
 800a242:	68f8      	ldr	r0, [r7, #12]
 800a244:	f000 f9b1 	bl	800a5aa <SPI_EndRxTxTransaction>
 800a248:	4603      	mov	r3, r0
 800a24a:	2b00      	cmp	r3, #0
 800a24c:	d002      	beq.n	800a254 <HAL_SPI_Transmit+0x220>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800a24e:	68fb      	ldr	r3, [r7, #12]
 800a250:	2220      	movs	r2, #32
 800a252:	655a      	str	r2, [r3, #84]	; 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 800a254:	68fb      	ldr	r3, [r7, #12]
 800a256:	689b      	ldr	r3, [r3, #8]
 800a258:	2b00      	cmp	r3, #0
 800a25a:	d10a      	bne.n	800a272 <HAL_SPI_Transmit+0x23e>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800a25c:	2300      	movs	r3, #0
 800a25e:	613b      	str	r3, [r7, #16]
 800a260:	68fb      	ldr	r3, [r7, #12]
 800a262:	681b      	ldr	r3, [r3, #0]
 800a264:	68db      	ldr	r3, [r3, #12]
 800a266:	613b      	str	r3, [r7, #16]
 800a268:	68fb      	ldr	r3, [r7, #12]
 800a26a:	681b      	ldr	r3, [r3, #0]
 800a26c:	689b      	ldr	r3, [r3, #8]
 800a26e:	613b      	str	r3, [r7, #16]
 800a270:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800a272:	68fb      	ldr	r3, [r7, #12]
 800a274:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800a276:	2b00      	cmp	r3, #0
 800a278:	d002      	beq.n	800a280 <HAL_SPI_Transmit+0x24c>
  {
    errorcode = HAL_ERROR;
 800a27a:	2301      	movs	r3, #1
 800a27c:	77fb      	strb	r3, [r7, #31]
 800a27e:	e000      	b.n	800a282 <HAL_SPI_Transmit+0x24e>
  }

error:
 800a280:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 800a282:	68fb      	ldr	r3, [r7, #12]
 800a284:	2201      	movs	r2, #1
 800a286:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 800a28a:	68fb      	ldr	r3, [r7, #12]
 800a28c:	2200      	movs	r2, #0
 800a28e:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 800a292:	7ffb      	ldrb	r3, [r7, #31]
}
 800a294:	4618      	mov	r0, r3
 800a296:	3720      	adds	r7, #32
 800a298:	46bd      	mov	sp, r7
 800a29a:	bd80      	pop	{r7, pc}

0800a29c <HAL_SPI_IRQHandler>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for the specified SPI module.
  * @retval None
  */
void HAL_SPI_IRQHandler(SPI_HandleTypeDef *hspi)
{
 800a29c:	b580      	push	{r7, lr}
 800a29e:	b088      	sub	sp, #32
 800a2a0:	af00      	add	r7, sp, #0
 800a2a2:	6078      	str	r0, [r7, #4]
  uint32_t itsource = hspi->Instance->CR2;
 800a2a4:	687b      	ldr	r3, [r7, #4]
 800a2a6:	681b      	ldr	r3, [r3, #0]
 800a2a8:	685b      	ldr	r3, [r3, #4]
 800a2aa:	61fb      	str	r3, [r7, #28]
  uint32_t itflag   = hspi->Instance->SR;
 800a2ac:	687b      	ldr	r3, [r7, #4]
 800a2ae:	681b      	ldr	r3, [r3, #0]
 800a2b0:	689b      	ldr	r3, [r3, #8]
 800a2b2:	61bb      	str	r3, [r7, #24]

  /* SPI in mode Receiver ----------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 800a2b4:	69bb      	ldr	r3, [r7, #24]
 800a2b6:	099b      	lsrs	r3, r3, #6
 800a2b8:	f003 0301 	and.w	r3, r3, #1
 800a2bc:	2b00      	cmp	r3, #0
 800a2be:	d10f      	bne.n	800a2e0 <HAL_SPI_IRQHandler+0x44>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 800a2c0:	69bb      	ldr	r3, [r7, #24]
 800a2c2:	f003 0301 	and.w	r3, r3, #1
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 800a2c6:	2b00      	cmp	r3, #0
 800a2c8:	d00a      	beq.n	800a2e0 <HAL_SPI_IRQHandler+0x44>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 800a2ca:	69fb      	ldr	r3, [r7, #28]
 800a2cc:	099b      	lsrs	r3, r3, #6
 800a2ce:	f003 0301 	and.w	r3, r3, #1
 800a2d2:	2b00      	cmp	r3, #0
 800a2d4:	d004      	beq.n	800a2e0 <HAL_SPI_IRQHandler+0x44>
  {
    hspi->RxISR(hspi);
 800a2d6:	687b      	ldr	r3, [r7, #4]
 800a2d8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a2da:	6878      	ldr	r0, [r7, #4]
 800a2dc:	4798      	blx	r3
    return;
 800a2de:	e0d8      	b.n	800a492 <HAL_SPI_IRQHandler+0x1f6>
  }

  /* SPI in mode Transmitter -------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_TXE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_TXE) != RESET))
 800a2e0:	69bb      	ldr	r3, [r7, #24]
 800a2e2:	085b      	lsrs	r3, r3, #1
 800a2e4:	f003 0301 	and.w	r3, r3, #1
 800a2e8:	2b00      	cmp	r3, #0
 800a2ea:	d00a      	beq.n	800a302 <HAL_SPI_IRQHandler+0x66>
 800a2ec:	69fb      	ldr	r3, [r7, #28]
 800a2ee:	09db      	lsrs	r3, r3, #7
 800a2f0:	f003 0301 	and.w	r3, r3, #1
 800a2f4:	2b00      	cmp	r3, #0
 800a2f6:	d004      	beq.n	800a302 <HAL_SPI_IRQHandler+0x66>
  {
    hspi->TxISR(hspi);
 800a2f8:	687b      	ldr	r3, [r7, #4]
 800a2fa:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800a2fc:	6878      	ldr	r0, [r7, #4]
 800a2fe:	4798      	blx	r3
    return;
 800a300:	e0c7      	b.n	800a492 <HAL_SPI_IRQHandler+0x1f6>
  }

  /* SPI in Error Treatment --------------------------------------------------*/
  if (((SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET) || (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 800a302:	69bb      	ldr	r3, [r7, #24]
 800a304:	095b      	lsrs	r3, r3, #5
 800a306:	f003 0301 	and.w	r3, r3, #1
 800a30a:	2b00      	cmp	r3, #0
 800a30c:	d10c      	bne.n	800a328 <HAL_SPI_IRQHandler+0x8c>
 800a30e:	69bb      	ldr	r3, [r7, #24]
 800a310:	099b      	lsrs	r3, r3, #6
 800a312:	f003 0301 	and.w	r3, r3, #1
 800a316:	2b00      	cmp	r3, #0
 800a318:	d106      	bne.n	800a328 <HAL_SPI_IRQHandler+0x8c>
       || (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_ERR) != RESET))
 800a31a:	69bb      	ldr	r3, [r7, #24]
 800a31c:	0a1b      	lsrs	r3, r3, #8
 800a31e:	f003 0301 	and.w	r3, r3, #1
 800a322:	2b00      	cmp	r3, #0
 800a324:	f000 80b5 	beq.w	800a492 <HAL_SPI_IRQHandler+0x1f6>
 800a328:	69fb      	ldr	r3, [r7, #28]
 800a32a:	095b      	lsrs	r3, r3, #5
 800a32c:	f003 0301 	and.w	r3, r3, #1
 800a330:	2b00      	cmp	r3, #0
 800a332:	f000 80ae 	beq.w	800a492 <HAL_SPI_IRQHandler+0x1f6>
  {
    /* SPI Overrun error interrupt occurred ----------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 800a336:	69bb      	ldr	r3, [r7, #24]
 800a338:	099b      	lsrs	r3, r3, #6
 800a33a:	f003 0301 	and.w	r3, r3, #1
 800a33e:	2b00      	cmp	r3, #0
 800a340:	d023      	beq.n	800a38a <HAL_SPI_IRQHandler+0xee>
    {
      if (hspi->State != HAL_SPI_STATE_BUSY_TX)
 800a342:	687b      	ldr	r3, [r7, #4]
 800a344:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800a348:	b2db      	uxtb	r3, r3
 800a34a:	2b03      	cmp	r3, #3
 800a34c:	d011      	beq.n	800a372 <HAL_SPI_IRQHandler+0xd6>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 800a34e:	687b      	ldr	r3, [r7, #4]
 800a350:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800a352:	f043 0204 	orr.w	r2, r3, #4
 800a356:	687b      	ldr	r3, [r7, #4]
 800a358:	655a      	str	r2, [r3, #84]	; 0x54
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800a35a:	2300      	movs	r3, #0
 800a35c:	617b      	str	r3, [r7, #20]
 800a35e:	687b      	ldr	r3, [r7, #4]
 800a360:	681b      	ldr	r3, [r3, #0]
 800a362:	68db      	ldr	r3, [r3, #12]
 800a364:	617b      	str	r3, [r7, #20]
 800a366:	687b      	ldr	r3, [r7, #4]
 800a368:	681b      	ldr	r3, [r3, #0]
 800a36a:	689b      	ldr	r3, [r3, #8]
 800a36c:	617b      	str	r3, [r7, #20]
 800a36e:	697b      	ldr	r3, [r7, #20]
 800a370:	e00b      	b.n	800a38a <HAL_SPI_IRQHandler+0xee>
      }
      else
      {
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800a372:	2300      	movs	r3, #0
 800a374:	613b      	str	r3, [r7, #16]
 800a376:	687b      	ldr	r3, [r7, #4]
 800a378:	681b      	ldr	r3, [r3, #0]
 800a37a:	68db      	ldr	r3, [r3, #12]
 800a37c:	613b      	str	r3, [r7, #16]
 800a37e:	687b      	ldr	r3, [r7, #4]
 800a380:	681b      	ldr	r3, [r3, #0]
 800a382:	689b      	ldr	r3, [r3, #8]
 800a384:	613b      	str	r3, [r7, #16]
 800a386:	693b      	ldr	r3, [r7, #16]
        return;
 800a388:	e083      	b.n	800a492 <HAL_SPI_IRQHandler+0x1f6>
      }
    }

    /* SPI Mode Fault error interrupt occurred -------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET)
 800a38a:	69bb      	ldr	r3, [r7, #24]
 800a38c:	095b      	lsrs	r3, r3, #5
 800a38e:	f003 0301 	and.w	r3, r3, #1
 800a392:	2b00      	cmp	r3, #0
 800a394:	d014      	beq.n	800a3c0 <HAL_SPI_IRQHandler+0x124>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 800a396:	687b      	ldr	r3, [r7, #4]
 800a398:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800a39a:	f043 0201 	orr.w	r2, r3, #1
 800a39e:	687b      	ldr	r3, [r7, #4]
 800a3a0:	655a      	str	r2, [r3, #84]	; 0x54
      __HAL_SPI_CLEAR_MODFFLAG(hspi);
 800a3a2:	2300      	movs	r3, #0
 800a3a4:	60fb      	str	r3, [r7, #12]
 800a3a6:	687b      	ldr	r3, [r7, #4]
 800a3a8:	681b      	ldr	r3, [r3, #0]
 800a3aa:	689b      	ldr	r3, [r3, #8]
 800a3ac:	60fb      	str	r3, [r7, #12]
 800a3ae:	687b      	ldr	r3, [r7, #4]
 800a3b0:	681b      	ldr	r3, [r3, #0]
 800a3b2:	681a      	ldr	r2, [r3, #0]
 800a3b4:	687b      	ldr	r3, [r7, #4]
 800a3b6:	681b      	ldr	r3, [r3, #0]
 800a3b8:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800a3bc:	601a      	str	r2, [r3, #0]
 800a3be:	68fb      	ldr	r3, [r7, #12]
    }

    /* SPI Frame error interrupt occurred ------------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)
 800a3c0:	69bb      	ldr	r3, [r7, #24]
 800a3c2:	0a1b      	lsrs	r3, r3, #8
 800a3c4:	f003 0301 	and.w	r3, r3, #1
 800a3c8:	2b00      	cmp	r3, #0
 800a3ca:	d00c      	beq.n	800a3e6 <HAL_SPI_IRQHandler+0x14a>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 800a3cc:	687b      	ldr	r3, [r7, #4]
 800a3ce:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800a3d0:	f043 0208 	orr.w	r2, r3, #8
 800a3d4:	687b      	ldr	r3, [r7, #4]
 800a3d6:	655a      	str	r2, [r3, #84]	; 0x54
      __HAL_SPI_CLEAR_FREFLAG(hspi);
 800a3d8:	2300      	movs	r3, #0
 800a3da:	60bb      	str	r3, [r7, #8]
 800a3dc:	687b      	ldr	r3, [r7, #4]
 800a3de:	681b      	ldr	r3, [r3, #0]
 800a3e0:	689b      	ldr	r3, [r3, #8]
 800a3e2:	60bb      	str	r3, [r7, #8]
 800a3e4:	68bb      	ldr	r3, [r7, #8]
    }

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800a3e6:	687b      	ldr	r3, [r7, #4]
 800a3e8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800a3ea:	2b00      	cmp	r3, #0
 800a3ec:	d050      	beq.n	800a490 <HAL_SPI_IRQHandler+0x1f4>
    {
      /* Disable all interrupts */
      __HAL_SPI_DISABLE_IT(hspi, SPI_IT_RXNE | SPI_IT_TXE | SPI_IT_ERR);
 800a3ee:	687b      	ldr	r3, [r7, #4]
 800a3f0:	681b      	ldr	r3, [r3, #0]
 800a3f2:	685a      	ldr	r2, [r3, #4]
 800a3f4:	687b      	ldr	r3, [r7, #4]
 800a3f6:	681b      	ldr	r3, [r3, #0]
 800a3f8:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 800a3fc:	605a      	str	r2, [r3, #4]

      hspi->State = HAL_SPI_STATE_READY;
 800a3fe:	687b      	ldr	r3, [r7, #4]
 800a400:	2201      	movs	r2, #1
 800a402:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
      /* Disable the SPI DMA requests if enabled */
      if ((HAL_IS_BIT_SET(itsource, SPI_CR2_TXDMAEN)) || (HAL_IS_BIT_SET(itsource, SPI_CR2_RXDMAEN)))
 800a406:	69fb      	ldr	r3, [r7, #28]
 800a408:	f003 0302 	and.w	r3, r3, #2
 800a40c:	2b00      	cmp	r3, #0
 800a40e:	d104      	bne.n	800a41a <HAL_SPI_IRQHandler+0x17e>
 800a410:	69fb      	ldr	r3, [r7, #28]
 800a412:	f003 0301 	and.w	r3, r3, #1
 800a416:	2b00      	cmp	r3, #0
 800a418:	d034      	beq.n	800a484 <HAL_SPI_IRQHandler+0x1e8>
      {
        CLEAR_BIT(hspi->Instance->CR2, (SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN));
 800a41a:	687b      	ldr	r3, [r7, #4]
 800a41c:	681b      	ldr	r3, [r3, #0]
 800a41e:	685a      	ldr	r2, [r3, #4]
 800a420:	687b      	ldr	r3, [r7, #4]
 800a422:	681b      	ldr	r3, [r3, #0]
 800a424:	f022 0203 	bic.w	r2, r2, #3
 800a428:	605a      	str	r2, [r3, #4]

        /* Abort the SPI DMA Rx channel */
        if (hspi->hdmarx != NULL)
 800a42a:	687b      	ldr	r3, [r7, #4]
 800a42c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800a42e:	2b00      	cmp	r3, #0
 800a430:	d011      	beq.n	800a456 <HAL_SPI_IRQHandler+0x1ba>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmarx->XferAbortCallback = SPI_DMAAbortOnError;
 800a432:	687b      	ldr	r3, [r7, #4]
 800a434:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800a436:	4a18      	ldr	r2, [pc, #96]	; (800a498 <HAL_SPI_IRQHandler+0x1fc>)
 800a438:	651a      	str	r2, [r3, #80]	; 0x50
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmarx))
 800a43a:	687b      	ldr	r3, [r7, #4]
 800a43c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800a43e:	4618      	mov	r0, r3
 800a440:	f7fa fafe 	bl	8004a40 <HAL_DMA_Abort_IT>
 800a444:	4603      	mov	r3, r0
 800a446:	2b00      	cmp	r3, #0
 800a448:	d005      	beq.n	800a456 <HAL_SPI_IRQHandler+0x1ba>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 800a44a:	687b      	ldr	r3, [r7, #4]
 800a44c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800a44e:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 800a452:	687b      	ldr	r3, [r7, #4]
 800a454:	655a      	str	r2, [r3, #84]	; 0x54
          }
        }
        /* Abort the SPI DMA Tx channel */
        if (hspi->hdmatx != NULL)
 800a456:	687b      	ldr	r3, [r7, #4]
 800a458:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800a45a:	2b00      	cmp	r3, #0
 800a45c:	d016      	beq.n	800a48c <HAL_SPI_IRQHandler+0x1f0>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmatx->XferAbortCallback = SPI_DMAAbortOnError;
 800a45e:	687b      	ldr	r3, [r7, #4]
 800a460:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800a462:	4a0d      	ldr	r2, [pc, #52]	; (800a498 <HAL_SPI_IRQHandler+0x1fc>)
 800a464:	651a      	str	r2, [r3, #80]	; 0x50
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmatx))
 800a466:	687b      	ldr	r3, [r7, #4]
 800a468:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800a46a:	4618      	mov	r0, r3
 800a46c:	f7fa fae8 	bl	8004a40 <HAL_DMA_Abort_IT>
 800a470:	4603      	mov	r3, r0
 800a472:	2b00      	cmp	r3, #0
 800a474:	d00a      	beq.n	800a48c <HAL_SPI_IRQHandler+0x1f0>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 800a476:	687b      	ldr	r3, [r7, #4]
 800a478:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800a47a:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 800a47e:	687b      	ldr	r3, [r7, #4]
 800a480:	655a      	str	r2, [r3, #84]	; 0x54
        if (hspi->hdmatx != NULL)
 800a482:	e003      	b.n	800a48c <HAL_SPI_IRQHandler+0x1f0>
      {
        /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
        hspi->ErrorCallback(hspi);
#else
        HAL_SPI_ErrorCallback(hspi);
 800a484:	6878      	ldr	r0, [r7, #4]
 800a486:	f000 f809 	bl	800a49c <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      }
    }
    return;
 800a48a:	e000      	b.n	800a48e <HAL_SPI_IRQHandler+0x1f2>
        if (hspi->hdmatx != NULL)
 800a48c:	bf00      	nop
    return;
 800a48e:	bf00      	nop
 800a490:	bf00      	nop
  }
}
 800a492:	3720      	adds	r7, #32
 800a494:	46bd      	mov	sp, r7
 800a496:	bd80      	pop	{r7, pc}
 800a498:	0800a4af 	.word	0x0800a4af

0800a49c <HAL_SPI_ErrorCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_ErrorCallback(SPI_HandleTypeDef *hspi)
{
 800a49c:	b480      	push	{r7}
 800a49e:	b083      	sub	sp, #12
 800a4a0:	af00      	add	r7, sp, #0
 800a4a2:	6078      	str	r0, [r7, #4]
            the HAL_SPI_ErrorCallback should be implemented in the user file
   */
  /* NOTE : The ErrorCode parameter in the hspi handle is updated by the SPI processes
            and user can use HAL_SPI_GetError() API to check the latest error occurred
   */
}
 800a4a4:	bf00      	nop
 800a4a6:	370c      	adds	r7, #12
 800a4a8:	46bd      	mov	sp, r7
 800a4aa:	bc80      	pop	{r7}
 800a4ac:	4770      	bx	lr

0800a4ae <SPI_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void SPI_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800a4ae:	b580      	push	{r7, lr}
 800a4b0:	b084      	sub	sp, #16
 800a4b2:	af00      	add	r7, sp, #0
 800a4b4:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 800a4b6:	687b      	ldr	r3, [r7, #4]
 800a4b8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a4ba:	60fb      	str	r3, [r7, #12]
  hspi->RxXferCount = 0U;
 800a4bc:	68fb      	ldr	r3, [r7, #12]
 800a4be:	2200      	movs	r2, #0
 800a4c0:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxXferCount = 0U;
 800a4c2:	68fb      	ldr	r3, [r7, #12]
 800a4c4:	2200      	movs	r2, #0
 800a4c6:	86da      	strh	r2, [r3, #54]	; 0x36

  /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 800a4c8:	68f8      	ldr	r0, [r7, #12]
 800a4ca:	f7ff ffe7 	bl	800a49c <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 800a4ce:	bf00      	nop
 800a4d0:	3710      	adds	r7, #16
 800a4d2:	46bd      	mov	sp, r7
 800a4d4:	bd80      	pop	{r7, pc}

0800a4d6 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 800a4d6:	b580      	push	{r7, lr}
 800a4d8:	b084      	sub	sp, #16
 800a4da:	af00      	add	r7, sp, #0
 800a4dc:	60f8      	str	r0, [r7, #12]
 800a4de:	60b9      	str	r1, [r7, #8]
 800a4e0:	603b      	str	r3, [r7, #0]
 800a4e2:	4613      	mov	r3, r2
 800a4e4:	71fb      	strb	r3, [r7, #7]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800a4e6:	e04c      	b.n	800a582 <SPI_WaitFlagStateUntilTimeout+0xac>
  {
    if (Timeout != HAL_MAX_DELAY)
 800a4e8:	683b      	ldr	r3, [r7, #0]
 800a4ea:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a4ee:	d048      	beq.n	800a582 <SPI_WaitFlagStateUntilTimeout+0xac>
    {
      if (((HAL_GetTick() - Tickstart) >= Timeout) || (Timeout == 0U))
 800a4f0:	f7f8 fc02 	bl	8002cf8 <HAL_GetTick>
 800a4f4:	4602      	mov	r2, r0
 800a4f6:	69bb      	ldr	r3, [r7, #24]
 800a4f8:	1ad3      	subs	r3, r2, r3
 800a4fa:	683a      	ldr	r2, [r7, #0]
 800a4fc:	429a      	cmp	r2, r3
 800a4fe:	d902      	bls.n	800a506 <SPI_WaitFlagStateUntilTimeout+0x30>
 800a500:	683b      	ldr	r3, [r7, #0]
 800a502:	2b00      	cmp	r3, #0
 800a504:	d13d      	bne.n	800a582 <SPI_WaitFlagStateUntilTimeout+0xac>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
        on both master and slave sides in order to resynchronize the master
        and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800a506:	68fb      	ldr	r3, [r7, #12]
 800a508:	681b      	ldr	r3, [r3, #0]
 800a50a:	685a      	ldr	r2, [r3, #4]
 800a50c:	68fb      	ldr	r3, [r7, #12]
 800a50e:	681b      	ldr	r3, [r3, #0]
 800a510:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 800a514:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800a516:	68fb      	ldr	r3, [r7, #12]
 800a518:	685b      	ldr	r3, [r3, #4]
 800a51a:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800a51e:	d111      	bne.n	800a544 <SPI_WaitFlagStateUntilTimeout+0x6e>
 800a520:	68fb      	ldr	r3, [r7, #12]
 800a522:	689b      	ldr	r3, [r3, #8]
 800a524:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800a528:	d004      	beq.n	800a534 <SPI_WaitFlagStateUntilTimeout+0x5e>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800a52a:	68fb      	ldr	r3, [r7, #12]
 800a52c:	689b      	ldr	r3, [r3, #8]
 800a52e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800a532:	d107      	bne.n	800a544 <SPI_WaitFlagStateUntilTimeout+0x6e>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 800a534:	68fb      	ldr	r3, [r7, #12]
 800a536:	681b      	ldr	r3, [r3, #0]
 800a538:	681a      	ldr	r2, [r3, #0]
 800a53a:	68fb      	ldr	r3, [r7, #12]
 800a53c:	681b      	ldr	r3, [r3, #0]
 800a53e:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800a542:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800a544:	68fb      	ldr	r3, [r7, #12]
 800a546:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a548:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800a54c:	d10f      	bne.n	800a56e <SPI_WaitFlagStateUntilTimeout+0x98>
        {
          SPI_RESET_CRC(hspi);
 800a54e:	68fb      	ldr	r3, [r7, #12]
 800a550:	681b      	ldr	r3, [r3, #0]
 800a552:	681a      	ldr	r2, [r3, #0]
 800a554:	68fb      	ldr	r3, [r7, #12]
 800a556:	681b      	ldr	r3, [r3, #0]
 800a558:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800a55c:	601a      	str	r2, [r3, #0]
 800a55e:	68fb      	ldr	r3, [r7, #12]
 800a560:	681b      	ldr	r3, [r3, #0]
 800a562:	681a      	ldr	r2, [r3, #0]
 800a564:	68fb      	ldr	r3, [r7, #12]
 800a566:	681b      	ldr	r3, [r3, #0]
 800a568:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800a56c:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800a56e:	68fb      	ldr	r3, [r7, #12]
 800a570:	2201      	movs	r2, #1
 800a572:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800a576:	68fb      	ldr	r3, [r7, #12]
 800a578:	2200      	movs	r2, #0
 800a57a:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 800a57e:	2303      	movs	r3, #3
 800a580:	e00f      	b.n	800a5a2 <SPI_WaitFlagStateUntilTimeout+0xcc>
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800a582:	68fb      	ldr	r3, [r7, #12]
 800a584:	681b      	ldr	r3, [r3, #0]
 800a586:	689a      	ldr	r2, [r3, #8]
 800a588:	68bb      	ldr	r3, [r7, #8]
 800a58a:	4013      	ands	r3, r2
 800a58c:	68ba      	ldr	r2, [r7, #8]
 800a58e:	429a      	cmp	r2, r3
 800a590:	bf0c      	ite	eq
 800a592:	2301      	moveq	r3, #1
 800a594:	2300      	movne	r3, #0
 800a596:	b2db      	uxtb	r3, r3
 800a598:	461a      	mov	r2, r3
 800a59a:	79fb      	ldrb	r3, [r7, #7]
 800a59c:	429a      	cmp	r2, r3
 800a59e:	d1a3      	bne.n	800a4e8 <SPI_WaitFlagStateUntilTimeout+0x12>
      }
    }
  }

  return HAL_OK;
 800a5a0:	2300      	movs	r3, #0
}
 800a5a2:	4618      	mov	r0, r3
 800a5a4:	3710      	adds	r7, #16
 800a5a6:	46bd      	mov	sp, r7
 800a5a8:	bd80      	pop	{r7, pc}

0800a5aa <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 800a5aa:	b580      	push	{r7, lr}
 800a5ac:	b086      	sub	sp, #24
 800a5ae:	af02      	add	r7, sp, #8
 800a5b0:	60f8      	str	r0, [r7, #12]
 800a5b2:	60b9      	str	r1, [r7, #8]
 800a5b4:	607a      	str	r2, [r7, #4]
  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800a5b6:	687b      	ldr	r3, [r7, #4]
 800a5b8:	9300      	str	r3, [sp, #0]
 800a5ba:	68bb      	ldr	r3, [r7, #8]
 800a5bc:	2200      	movs	r2, #0
 800a5be:	2180      	movs	r1, #128	; 0x80
 800a5c0:	68f8      	ldr	r0, [r7, #12]
 800a5c2:	f7ff ff88 	bl	800a4d6 <SPI_WaitFlagStateUntilTimeout>
 800a5c6:	4603      	mov	r3, r0
 800a5c8:	2b00      	cmp	r3, #0
 800a5ca:	d007      	beq.n	800a5dc <SPI_EndRxTxTransaction+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800a5cc:	68fb      	ldr	r3, [r7, #12]
 800a5ce:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800a5d0:	f043 0220 	orr.w	r2, r3, #32
 800a5d4:	68fb      	ldr	r3, [r7, #12]
 800a5d6:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_TIMEOUT;
 800a5d8:	2303      	movs	r3, #3
 800a5da:	e000      	b.n	800a5de <SPI_EndRxTxTransaction+0x34>
  }
  return HAL_OK;
 800a5dc:	2300      	movs	r3, #0
}
 800a5de:	4618      	mov	r0, r3
 800a5e0:	3710      	adds	r7, #16
 800a5e2:	46bd      	mov	sp, r7
 800a5e4:	bd80      	pop	{r7, pc}

0800a5e6 <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim,  TIM_Encoder_InitTypeDef *sConfig)
{
 800a5e6:	b580      	push	{r7, lr}
 800a5e8:	b086      	sub	sp, #24
 800a5ea:	af00      	add	r7, sp, #0
 800a5ec:	6078      	str	r0, [r7, #4]
 800a5ee:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 800a5f0:	687b      	ldr	r3, [r7, #4]
 800a5f2:	2b00      	cmp	r3, #0
 800a5f4:	d101      	bne.n	800a5fa <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 800a5f6:	2301      	movs	r3, #1
 800a5f8:	e083      	b.n	800a702 <HAL_TIM_Encoder_Init+0x11c>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC1Prescaler));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));

  if (htim->State == HAL_TIM_STATE_RESET)
 800a5fa:	687b      	ldr	r3, [r7, #4]
 800a5fc:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800a600:	b2db      	uxtb	r3, r3
 800a602:	2b00      	cmp	r3, #0
 800a604:	d106      	bne.n	800a614 <HAL_TIM_Encoder_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800a606:	687b      	ldr	r3, [r7, #4]
 800a608:	2200      	movs	r2, #0
 800a60a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_Encoder_MspInit(htim);
 800a60e:	6878      	ldr	r0, [r7, #4]
 800a610:	f7f7 ff62 	bl	80024d8 <HAL_TIM_Encoder_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800a614:	687b      	ldr	r3, [r7, #4]
 800a616:	2202      	movs	r2, #2
 800a618:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 800a61c:	687b      	ldr	r3, [r7, #4]
 800a61e:	681b      	ldr	r3, [r3, #0]
 800a620:	689b      	ldr	r3, [r3, #8]
 800a622:	687a      	ldr	r2, [r7, #4]
 800a624:	6812      	ldr	r2, [r2, #0]
 800a626:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800a62a:	f023 0307 	bic.w	r3, r3, #7
 800a62e:	6093      	str	r3, [r2, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800a630:	687b      	ldr	r3, [r7, #4]
 800a632:	681a      	ldr	r2, [r3, #0]
 800a634:	687b      	ldr	r3, [r7, #4]
 800a636:	3304      	adds	r3, #4
 800a638:	4619      	mov	r1, r3
 800a63a:	4610      	mov	r0, r2
 800a63c:	f000 f89c 	bl	800a778 <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800a640:	687b      	ldr	r3, [r7, #4]
 800a642:	681b      	ldr	r3, [r3, #0]
 800a644:	689b      	ldr	r3, [r3, #8]
 800a646:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 800a648:	687b      	ldr	r3, [r7, #4]
 800a64a:	681b      	ldr	r3, [r3, #0]
 800a64c:	699b      	ldr	r3, [r3, #24]
 800a64e:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 800a650:	687b      	ldr	r3, [r7, #4]
 800a652:	681b      	ldr	r3, [r3, #0]
 800a654:	6a1b      	ldr	r3, [r3, #32]
 800a656:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 800a658:	683b      	ldr	r3, [r7, #0]
 800a65a:	681b      	ldr	r3, [r3, #0]
 800a65c:	697a      	ldr	r2, [r7, #20]
 800a65e:	4313      	orrs	r3, r2
 800a660:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 800a662:	693b      	ldr	r3, [r7, #16]
 800a664:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800a668:	f023 0303 	bic.w	r3, r3, #3
 800a66c:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 800a66e:	683b      	ldr	r3, [r7, #0]
 800a670:	689a      	ldr	r2, [r3, #8]
 800a672:	683b      	ldr	r3, [r7, #0]
 800a674:	699b      	ldr	r3, [r3, #24]
 800a676:	021b      	lsls	r3, r3, #8
 800a678:	4313      	orrs	r3, r2
 800a67a:	693a      	ldr	r2, [r7, #16]
 800a67c:	4313      	orrs	r3, r2
 800a67e:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 800a680:	693b      	ldr	r3, [r7, #16]
 800a682:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 800a686:	f023 030c 	bic.w	r3, r3, #12
 800a68a:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 800a68c:	693b      	ldr	r3, [r7, #16]
 800a68e:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 800a692:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800a696:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 800a698:	683b      	ldr	r3, [r7, #0]
 800a69a:	68da      	ldr	r2, [r3, #12]
 800a69c:	683b      	ldr	r3, [r7, #0]
 800a69e:	69db      	ldr	r3, [r3, #28]
 800a6a0:	021b      	lsls	r3, r3, #8
 800a6a2:	4313      	orrs	r3, r2
 800a6a4:	693a      	ldr	r2, [r7, #16]
 800a6a6:	4313      	orrs	r3, r2
 800a6a8:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 800a6aa:	683b      	ldr	r3, [r7, #0]
 800a6ac:	691b      	ldr	r3, [r3, #16]
 800a6ae:	011a      	lsls	r2, r3, #4
 800a6b0:	683b      	ldr	r3, [r7, #0]
 800a6b2:	6a1b      	ldr	r3, [r3, #32]
 800a6b4:	031b      	lsls	r3, r3, #12
 800a6b6:	4313      	orrs	r3, r2
 800a6b8:	693a      	ldr	r2, [r7, #16]
 800a6ba:	4313      	orrs	r3, r2
 800a6bc:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 800a6be:	68fb      	ldr	r3, [r7, #12]
 800a6c0:	f023 0322 	bic.w	r3, r3, #34	; 0x22
 800a6c4:	60fb      	str	r3, [r7, #12]
  tmpccer &= ~(TIM_CCER_CC1NP | TIM_CCER_CC2NP);
 800a6c6:	68fb      	ldr	r3, [r7, #12]
 800a6c8:	f023 0388 	bic.w	r3, r3, #136	; 0x88
 800a6cc:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 800a6ce:	683b      	ldr	r3, [r7, #0]
 800a6d0:	685a      	ldr	r2, [r3, #4]
 800a6d2:	683b      	ldr	r3, [r7, #0]
 800a6d4:	695b      	ldr	r3, [r3, #20]
 800a6d6:	011b      	lsls	r3, r3, #4
 800a6d8:	4313      	orrs	r3, r2
 800a6da:	68fa      	ldr	r2, [r7, #12]
 800a6dc:	4313      	orrs	r3, r2
 800a6de:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 800a6e0:	687b      	ldr	r3, [r7, #4]
 800a6e2:	681b      	ldr	r3, [r3, #0]
 800a6e4:	697a      	ldr	r2, [r7, #20]
 800a6e6:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 800a6e8:	687b      	ldr	r3, [r7, #4]
 800a6ea:	681b      	ldr	r3, [r3, #0]
 800a6ec:	693a      	ldr	r2, [r7, #16]
 800a6ee:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 800a6f0:	687b      	ldr	r3, [r7, #4]
 800a6f2:	681b      	ldr	r3, [r3, #0]
 800a6f4:	68fa      	ldr	r2, [r7, #12]
 800a6f6:	621a      	str	r2, [r3, #32]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800a6f8:	687b      	ldr	r3, [r7, #4]
 800a6fa:	2201      	movs	r2, #1
 800a6fc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800a700:	2300      	movs	r3, #0
}
 800a702:	4618      	mov	r0, r3
 800a704:	3718      	adds	r7, #24
 800a706:	46bd      	mov	sp, r7
 800a708:	bd80      	pop	{r7, pc}

0800a70a <HAL_TIM_Encoder_Start>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_ALL: TIM Channel 1 and TIM Channel 2 are selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800a70a:	b580      	push	{r7, lr}
 800a70c:	b082      	sub	sp, #8
 800a70e:	af00      	add	r7, sp, #0
 800a710:	6078      	str	r0, [r7, #4]
 800a712:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

  /* Enable the encoder interface channels */
  switch (Channel)
 800a714:	683b      	ldr	r3, [r7, #0]
 800a716:	2b00      	cmp	r3, #0
 800a718:	d002      	beq.n	800a720 <HAL_TIM_Encoder_Start+0x16>
 800a71a:	2b04      	cmp	r3, #4
 800a71c:	d008      	beq.n	800a730 <HAL_TIM_Encoder_Start+0x26>
 800a71e:	e00f      	b.n	800a740 <HAL_TIM_Encoder_Start+0x36>
  {
    case TIM_CHANNEL_1:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 800a720:	687b      	ldr	r3, [r7, #4]
 800a722:	681b      	ldr	r3, [r3, #0]
 800a724:	2201      	movs	r2, #1
 800a726:	2100      	movs	r1, #0
 800a728:	4618      	mov	r0, r3
 800a72a:	f000 f8c3 	bl	800a8b4 <TIM_CCxChannelCmd>
      break;
 800a72e:	e016      	b.n	800a75e <HAL_TIM_Encoder_Start+0x54>
    }

    case TIM_CHANNEL_2:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 800a730:	687b      	ldr	r3, [r7, #4]
 800a732:	681b      	ldr	r3, [r3, #0]
 800a734:	2201      	movs	r2, #1
 800a736:	2104      	movs	r1, #4
 800a738:	4618      	mov	r0, r3
 800a73a:	f000 f8bb 	bl	800a8b4 <TIM_CCxChannelCmd>
      break;
 800a73e:	e00e      	b.n	800a75e <HAL_TIM_Encoder_Start+0x54>
    }

    default :
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 800a740:	687b      	ldr	r3, [r7, #4]
 800a742:	681b      	ldr	r3, [r3, #0]
 800a744:	2201      	movs	r2, #1
 800a746:	2100      	movs	r1, #0
 800a748:	4618      	mov	r0, r3
 800a74a:	f000 f8b3 	bl	800a8b4 <TIM_CCxChannelCmd>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 800a74e:	687b      	ldr	r3, [r7, #4]
 800a750:	681b      	ldr	r3, [r3, #0]
 800a752:	2201      	movs	r2, #1
 800a754:	2104      	movs	r1, #4
 800a756:	4618      	mov	r0, r3
 800a758:	f000 f8ac 	bl	800a8b4 <TIM_CCxChannelCmd>
      break;
 800a75c:	bf00      	nop
    }
  }
  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 800a75e:	687b      	ldr	r3, [r7, #4]
 800a760:	681b      	ldr	r3, [r3, #0]
 800a762:	681a      	ldr	r2, [r3, #0]
 800a764:	687b      	ldr	r3, [r7, #4]
 800a766:	681b      	ldr	r3, [r3, #0]
 800a768:	f042 0201 	orr.w	r2, r2, #1
 800a76c:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 800a76e:	2300      	movs	r3, #0
}
 800a770:	4618      	mov	r0, r3
 800a772:	3708      	adds	r7, #8
 800a774:	46bd      	mov	sp, r7
 800a776:	bd80      	pop	{r7, pc}

0800a778 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 800a778:	b480      	push	{r7}
 800a77a:	b085      	sub	sp, #20
 800a77c:	af00      	add	r7, sp, #0
 800a77e:	6078      	str	r0, [r7, #4]
 800a780:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800a782:	687b      	ldr	r3, [r7, #4]
 800a784:	681b      	ldr	r3, [r3, #0]
 800a786:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800a788:	687b      	ldr	r3, [r7, #4]
 800a78a:	4a3f      	ldr	r2, [pc, #252]	; (800a888 <TIM_Base_SetConfig+0x110>)
 800a78c:	4293      	cmp	r3, r2
 800a78e:	d013      	beq.n	800a7b8 <TIM_Base_SetConfig+0x40>
 800a790:	687b      	ldr	r3, [r7, #4]
 800a792:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800a796:	d00f      	beq.n	800a7b8 <TIM_Base_SetConfig+0x40>
 800a798:	687b      	ldr	r3, [r7, #4]
 800a79a:	4a3c      	ldr	r2, [pc, #240]	; (800a88c <TIM_Base_SetConfig+0x114>)
 800a79c:	4293      	cmp	r3, r2
 800a79e:	d00b      	beq.n	800a7b8 <TIM_Base_SetConfig+0x40>
 800a7a0:	687b      	ldr	r3, [r7, #4]
 800a7a2:	4a3b      	ldr	r2, [pc, #236]	; (800a890 <TIM_Base_SetConfig+0x118>)
 800a7a4:	4293      	cmp	r3, r2
 800a7a6:	d007      	beq.n	800a7b8 <TIM_Base_SetConfig+0x40>
 800a7a8:	687b      	ldr	r3, [r7, #4]
 800a7aa:	4a3a      	ldr	r2, [pc, #232]	; (800a894 <TIM_Base_SetConfig+0x11c>)
 800a7ac:	4293      	cmp	r3, r2
 800a7ae:	d003      	beq.n	800a7b8 <TIM_Base_SetConfig+0x40>
 800a7b0:	687b      	ldr	r3, [r7, #4]
 800a7b2:	4a39      	ldr	r2, [pc, #228]	; (800a898 <TIM_Base_SetConfig+0x120>)
 800a7b4:	4293      	cmp	r3, r2
 800a7b6:	d108      	bne.n	800a7ca <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800a7b8:	68fb      	ldr	r3, [r7, #12]
 800a7ba:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800a7be:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800a7c0:	683b      	ldr	r3, [r7, #0]
 800a7c2:	685b      	ldr	r3, [r3, #4]
 800a7c4:	68fa      	ldr	r2, [r7, #12]
 800a7c6:	4313      	orrs	r3, r2
 800a7c8:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800a7ca:	687b      	ldr	r3, [r7, #4]
 800a7cc:	4a2e      	ldr	r2, [pc, #184]	; (800a888 <TIM_Base_SetConfig+0x110>)
 800a7ce:	4293      	cmp	r3, r2
 800a7d0:	d02b      	beq.n	800a82a <TIM_Base_SetConfig+0xb2>
 800a7d2:	687b      	ldr	r3, [r7, #4]
 800a7d4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800a7d8:	d027      	beq.n	800a82a <TIM_Base_SetConfig+0xb2>
 800a7da:	687b      	ldr	r3, [r7, #4]
 800a7dc:	4a2b      	ldr	r2, [pc, #172]	; (800a88c <TIM_Base_SetConfig+0x114>)
 800a7de:	4293      	cmp	r3, r2
 800a7e0:	d023      	beq.n	800a82a <TIM_Base_SetConfig+0xb2>
 800a7e2:	687b      	ldr	r3, [r7, #4]
 800a7e4:	4a2a      	ldr	r2, [pc, #168]	; (800a890 <TIM_Base_SetConfig+0x118>)
 800a7e6:	4293      	cmp	r3, r2
 800a7e8:	d01f      	beq.n	800a82a <TIM_Base_SetConfig+0xb2>
 800a7ea:	687b      	ldr	r3, [r7, #4]
 800a7ec:	4a29      	ldr	r2, [pc, #164]	; (800a894 <TIM_Base_SetConfig+0x11c>)
 800a7ee:	4293      	cmp	r3, r2
 800a7f0:	d01b      	beq.n	800a82a <TIM_Base_SetConfig+0xb2>
 800a7f2:	687b      	ldr	r3, [r7, #4]
 800a7f4:	4a28      	ldr	r2, [pc, #160]	; (800a898 <TIM_Base_SetConfig+0x120>)
 800a7f6:	4293      	cmp	r3, r2
 800a7f8:	d017      	beq.n	800a82a <TIM_Base_SetConfig+0xb2>
 800a7fa:	687b      	ldr	r3, [r7, #4]
 800a7fc:	4a27      	ldr	r2, [pc, #156]	; (800a89c <TIM_Base_SetConfig+0x124>)
 800a7fe:	4293      	cmp	r3, r2
 800a800:	d013      	beq.n	800a82a <TIM_Base_SetConfig+0xb2>
 800a802:	687b      	ldr	r3, [r7, #4]
 800a804:	4a26      	ldr	r2, [pc, #152]	; (800a8a0 <TIM_Base_SetConfig+0x128>)
 800a806:	4293      	cmp	r3, r2
 800a808:	d00f      	beq.n	800a82a <TIM_Base_SetConfig+0xb2>
 800a80a:	687b      	ldr	r3, [r7, #4]
 800a80c:	4a25      	ldr	r2, [pc, #148]	; (800a8a4 <TIM_Base_SetConfig+0x12c>)
 800a80e:	4293      	cmp	r3, r2
 800a810:	d00b      	beq.n	800a82a <TIM_Base_SetConfig+0xb2>
 800a812:	687b      	ldr	r3, [r7, #4]
 800a814:	4a24      	ldr	r2, [pc, #144]	; (800a8a8 <TIM_Base_SetConfig+0x130>)
 800a816:	4293      	cmp	r3, r2
 800a818:	d007      	beq.n	800a82a <TIM_Base_SetConfig+0xb2>
 800a81a:	687b      	ldr	r3, [r7, #4]
 800a81c:	4a23      	ldr	r2, [pc, #140]	; (800a8ac <TIM_Base_SetConfig+0x134>)
 800a81e:	4293      	cmp	r3, r2
 800a820:	d003      	beq.n	800a82a <TIM_Base_SetConfig+0xb2>
 800a822:	687b      	ldr	r3, [r7, #4]
 800a824:	4a22      	ldr	r2, [pc, #136]	; (800a8b0 <TIM_Base_SetConfig+0x138>)
 800a826:	4293      	cmp	r3, r2
 800a828:	d108      	bne.n	800a83c <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800a82a:	68fb      	ldr	r3, [r7, #12]
 800a82c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800a830:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800a832:	683b      	ldr	r3, [r7, #0]
 800a834:	68db      	ldr	r3, [r3, #12]
 800a836:	68fa      	ldr	r2, [r7, #12]
 800a838:	4313      	orrs	r3, r2
 800a83a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800a83c:	68fb      	ldr	r3, [r7, #12]
 800a83e:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800a842:	683b      	ldr	r3, [r7, #0]
 800a844:	695b      	ldr	r3, [r3, #20]
 800a846:	4313      	orrs	r3, r2
 800a848:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800a84a:	687b      	ldr	r3, [r7, #4]
 800a84c:	68fa      	ldr	r2, [r7, #12]
 800a84e:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800a850:	683b      	ldr	r3, [r7, #0]
 800a852:	689a      	ldr	r2, [r3, #8]
 800a854:	687b      	ldr	r3, [r7, #4]
 800a856:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800a858:	683b      	ldr	r3, [r7, #0]
 800a85a:	681a      	ldr	r2, [r3, #0]
 800a85c:	687b      	ldr	r3, [r7, #4]
 800a85e:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800a860:	687b      	ldr	r3, [r7, #4]
 800a862:	4a09      	ldr	r2, [pc, #36]	; (800a888 <TIM_Base_SetConfig+0x110>)
 800a864:	4293      	cmp	r3, r2
 800a866:	d003      	beq.n	800a870 <TIM_Base_SetConfig+0xf8>
 800a868:	687b      	ldr	r3, [r7, #4]
 800a86a:	4a0b      	ldr	r2, [pc, #44]	; (800a898 <TIM_Base_SetConfig+0x120>)
 800a86c:	4293      	cmp	r3, r2
 800a86e:	d103      	bne.n	800a878 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800a870:	683b      	ldr	r3, [r7, #0]
 800a872:	691a      	ldr	r2, [r3, #16]
 800a874:	687b      	ldr	r3, [r7, #4]
 800a876:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800a878:	687b      	ldr	r3, [r7, #4]
 800a87a:	2201      	movs	r2, #1
 800a87c:	615a      	str	r2, [r3, #20]
}
 800a87e:	bf00      	nop
 800a880:	3714      	adds	r7, #20
 800a882:	46bd      	mov	sp, r7
 800a884:	bc80      	pop	{r7}
 800a886:	4770      	bx	lr
 800a888:	40010000 	.word	0x40010000
 800a88c:	40000400 	.word	0x40000400
 800a890:	40000800 	.word	0x40000800
 800a894:	40000c00 	.word	0x40000c00
 800a898:	40010400 	.word	0x40010400
 800a89c:	40014000 	.word	0x40014000
 800a8a0:	40014400 	.word	0x40014400
 800a8a4:	40014800 	.word	0x40014800
 800a8a8:	40001800 	.word	0x40001800
 800a8ac:	40001c00 	.word	0x40001c00
 800a8b0:	40002000 	.word	0x40002000

0800a8b4 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 800a8b4:	b480      	push	{r7}
 800a8b6:	b087      	sub	sp, #28
 800a8b8:	af00      	add	r7, sp, #0
 800a8ba:	60f8      	str	r0, [r7, #12]
 800a8bc:	60b9      	str	r1, [r7, #8]
 800a8be:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 800a8c0:	68bb      	ldr	r3, [r7, #8]
 800a8c2:	f003 031f 	and.w	r3, r3, #31
 800a8c6:	2201      	movs	r2, #1
 800a8c8:	fa02 f303 	lsl.w	r3, r2, r3
 800a8cc:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800a8ce:	68fb      	ldr	r3, [r7, #12]
 800a8d0:	6a1a      	ldr	r2, [r3, #32]
 800a8d2:	697b      	ldr	r3, [r7, #20]
 800a8d4:	43db      	mvns	r3, r3
 800a8d6:	401a      	ands	r2, r3
 800a8d8:	68fb      	ldr	r3, [r7, #12]
 800a8da:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 800a8dc:	68fb      	ldr	r3, [r7, #12]
 800a8de:	6a1a      	ldr	r2, [r3, #32]
 800a8e0:	68bb      	ldr	r3, [r7, #8]
 800a8e2:	f003 031f 	and.w	r3, r3, #31
 800a8e6:	6879      	ldr	r1, [r7, #4]
 800a8e8:	fa01 f303 	lsl.w	r3, r1, r3
 800a8ec:	431a      	orrs	r2, r3
 800a8ee:	68fb      	ldr	r3, [r7, #12]
 800a8f0:	621a      	str	r2, [r3, #32]
}
 800a8f2:	bf00      	nop
 800a8f4:	371c      	adds	r7, #28
 800a8f6:	46bd      	mov	sp, r7
 800a8f8:	bc80      	pop	{r7}
 800a8fa:	4770      	bx	lr

0800a8fc <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 800a8fc:	b480      	push	{r7}
 800a8fe:	b085      	sub	sp, #20
 800a900:	af00      	add	r7, sp, #0
 800a902:	6078      	str	r0, [r7, #4]
 800a904:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_SYNCHRO_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800a906:	687b      	ldr	r3, [r7, #4]
 800a908:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800a90c:	2b01      	cmp	r3, #1
 800a90e:	d101      	bne.n	800a914 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800a910:	2302      	movs	r3, #2
 800a912:	e032      	b.n	800a97a <HAL_TIMEx_MasterConfigSynchronization+0x7e>
 800a914:	687b      	ldr	r3, [r7, #4]
 800a916:	2201      	movs	r2, #1
 800a918:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800a91c:	687b      	ldr	r3, [r7, #4]
 800a91e:	2202      	movs	r2, #2
 800a920:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800a924:	687b      	ldr	r3, [r7, #4]
 800a926:	681b      	ldr	r3, [r3, #0]
 800a928:	685b      	ldr	r3, [r3, #4]
 800a92a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800a92c:	687b      	ldr	r3, [r7, #4]
 800a92e:	681b      	ldr	r3, [r3, #0]
 800a930:	689b      	ldr	r3, [r3, #8]
 800a932:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800a934:	68fb      	ldr	r3, [r7, #12]
 800a936:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800a93a:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800a93c:	683b      	ldr	r3, [r7, #0]
 800a93e:	681b      	ldr	r3, [r3, #0]
 800a940:	68fa      	ldr	r2, [r7, #12]
 800a942:	4313      	orrs	r3, r2
 800a944:	60fb      	str	r3, [r7, #12]

  /* Reset the MSM Bit */
  tmpsmcr &= ~TIM_SMCR_MSM;
 800a946:	68bb      	ldr	r3, [r7, #8]
 800a948:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800a94c:	60bb      	str	r3, [r7, #8]
  /* Set master mode */
  tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800a94e:	683b      	ldr	r3, [r7, #0]
 800a950:	685b      	ldr	r3, [r3, #4]
 800a952:	68ba      	ldr	r2, [r7, #8]
 800a954:	4313      	orrs	r3, r2
 800a956:	60bb      	str	r3, [r7, #8]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800a958:	687b      	ldr	r3, [r7, #4]
 800a95a:	681b      	ldr	r3, [r3, #0]
 800a95c:	68fa      	ldr	r2, [r7, #12]
 800a95e:	605a      	str	r2, [r3, #4]

  /* Update TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 800a960:	687b      	ldr	r3, [r7, #4]
 800a962:	681b      	ldr	r3, [r3, #0]
 800a964:	68ba      	ldr	r2, [r7, #8]
 800a966:	609a      	str	r2, [r3, #8]

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800a968:	687b      	ldr	r3, [r7, #4]
 800a96a:	2201      	movs	r2, #1
 800a96c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800a970:	687b      	ldr	r3, [r7, #4]
 800a972:	2200      	movs	r2, #0
 800a974:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800a978:	2300      	movs	r3, #0
}
 800a97a:	4618      	mov	r0, r3
 800a97c:	3714      	adds	r7, #20
 800a97e:	46bd      	mov	sp, r7
 800a980:	bc80      	pop	{r7}
 800a982:	4770      	bx	lr

0800a984 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800a984:	b580      	push	{r7, lr}
 800a986:	b082      	sub	sp, #8
 800a988:	af00      	add	r7, sp, #0
 800a98a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800a98c:	687b      	ldr	r3, [r7, #4]
 800a98e:	2b00      	cmp	r3, #0
 800a990:	d101      	bne.n	800a996 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800a992:	2301      	movs	r3, #1
 800a994:	e03f      	b.n	800aa16 <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 800a996:	687b      	ldr	r3, [r7, #4]
 800a998:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 800a99c:	b2db      	uxtb	r3, r3
 800a99e:	2b00      	cmp	r3, #0
 800a9a0:	d106      	bne.n	800a9b0 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800a9a2:	687b      	ldr	r3, [r7, #4]
 800a9a4:	2200      	movs	r2, #0
 800a9a6:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800a9aa:	6878      	ldr	r0, [r7, #4]
 800a9ac:	f7f7 fddc 	bl	8002568 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800a9b0:	687b      	ldr	r3, [r7, #4]
 800a9b2:	2224      	movs	r2, #36	; 0x24
 800a9b4:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 800a9b8:	687b      	ldr	r3, [r7, #4]
 800a9ba:	681b      	ldr	r3, [r3, #0]
 800a9bc:	68da      	ldr	r2, [r3, #12]
 800a9be:	687b      	ldr	r3, [r7, #4]
 800a9c0:	681b      	ldr	r3, [r3, #0]
 800a9c2:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800a9c6:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 800a9c8:	6878      	ldr	r0, [r7, #4]
 800a9ca:	f000 fa63 	bl	800ae94 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800a9ce:	687b      	ldr	r3, [r7, #4]
 800a9d0:	681b      	ldr	r3, [r3, #0]
 800a9d2:	691a      	ldr	r2, [r3, #16]
 800a9d4:	687b      	ldr	r3, [r7, #4]
 800a9d6:	681b      	ldr	r3, [r3, #0]
 800a9d8:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 800a9dc:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800a9de:	687b      	ldr	r3, [r7, #4]
 800a9e0:	681b      	ldr	r3, [r3, #0]
 800a9e2:	695a      	ldr	r2, [r3, #20]
 800a9e4:	687b      	ldr	r3, [r7, #4]
 800a9e6:	681b      	ldr	r3, [r3, #0]
 800a9e8:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 800a9ec:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800a9ee:	687b      	ldr	r3, [r7, #4]
 800a9f0:	681b      	ldr	r3, [r3, #0]
 800a9f2:	68da      	ldr	r2, [r3, #12]
 800a9f4:	687b      	ldr	r3, [r7, #4]
 800a9f6:	681b      	ldr	r3, [r3, #0]
 800a9f8:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800a9fc:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800a9fe:	687b      	ldr	r3, [r7, #4]
 800aa00:	2200      	movs	r2, #0
 800aa02:	63da      	str	r2, [r3, #60]	; 0x3c
  huart->gState = HAL_UART_STATE_READY;
 800aa04:	687b      	ldr	r3, [r7, #4]
 800aa06:	2220      	movs	r2, #32
 800aa08:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  huart->RxState = HAL_UART_STATE_READY;
 800aa0c:	687b      	ldr	r3, [r7, #4]
 800aa0e:	2220      	movs	r2, #32
 800aa10:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

  return HAL_OK;
 800aa14:	2300      	movs	r3, #0
}
 800aa16:	4618      	mov	r0, r3
 800aa18:	3708      	adds	r7, #8
 800aa1a:	46bd      	mov	sp, r7
 800aa1c:	bd80      	pop	{r7, pc}
	...

0800aa20 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 800aa20:	b580      	push	{r7, lr}
 800aa22:	b088      	sub	sp, #32
 800aa24:	af00      	add	r7, sp, #0
 800aa26:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 800aa28:	687b      	ldr	r3, [r7, #4]
 800aa2a:	681b      	ldr	r3, [r3, #0]
 800aa2c:	681b      	ldr	r3, [r3, #0]
 800aa2e:	61fb      	str	r3, [r7, #28]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800aa30:	687b      	ldr	r3, [r7, #4]
 800aa32:	681b      	ldr	r3, [r3, #0]
 800aa34:	68db      	ldr	r3, [r3, #12]
 800aa36:	61bb      	str	r3, [r7, #24]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 800aa38:	687b      	ldr	r3, [r7, #4]
 800aa3a:	681b      	ldr	r3, [r3, #0]
 800aa3c:	695b      	ldr	r3, [r3, #20]
 800aa3e:	617b      	str	r3, [r7, #20]
  uint32_t errorflags = 0x00U;
 800aa40:	2300      	movs	r3, #0
 800aa42:	613b      	str	r3, [r7, #16]
  uint32_t dmarequest = 0x00U;
 800aa44:	2300      	movs	r3, #0
 800aa46:	60fb      	str	r3, [r7, #12]

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 800aa48:	69fb      	ldr	r3, [r7, #28]
 800aa4a:	f003 030f 	and.w	r3, r3, #15
 800aa4e:	613b      	str	r3, [r7, #16]
  if (errorflags == RESET)
 800aa50:	693b      	ldr	r3, [r7, #16]
 800aa52:	2b00      	cmp	r3, #0
 800aa54:	d10d      	bne.n	800aa72 <HAL_UART_IRQHandler+0x52>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800aa56:	69fb      	ldr	r3, [r7, #28]
 800aa58:	f003 0320 	and.w	r3, r3, #32
 800aa5c:	2b00      	cmp	r3, #0
 800aa5e:	d008      	beq.n	800aa72 <HAL_UART_IRQHandler+0x52>
 800aa60:	69bb      	ldr	r3, [r7, #24]
 800aa62:	f003 0320 	and.w	r3, r3, #32
 800aa66:	2b00      	cmp	r3, #0
 800aa68:	d003      	beq.n	800aa72 <HAL_UART_IRQHandler+0x52>
    {
      UART_Receive_IT(huart);
 800aa6a:	6878      	ldr	r0, [r7, #4]
 800aa6c:	f000 f991 	bl	800ad92 <UART_Receive_IT>
      return;
 800aa70:	e0d1      	b.n	800ac16 <HAL_UART_IRQHandler+0x1f6>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET) || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 800aa72:	693b      	ldr	r3, [r7, #16]
 800aa74:	2b00      	cmp	r3, #0
 800aa76:	f000 80b0 	beq.w	800abda <HAL_UART_IRQHandler+0x1ba>
 800aa7a:	697b      	ldr	r3, [r7, #20]
 800aa7c:	f003 0301 	and.w	r3, r3, #1
 800aa80:	2b00      	cmp	r3, #0
 800aa82:	d105      	bne.n	800aa90 <HAL_UART_IRQHandler+0x70>
 800aa84:	69bb      	ldr	r3, [r7, #24]
 800aa86:	f403 7390 	and.w	r3, r3, #288	; 0x120
 800aa8a:	2b00      	cmp	r3, #0
 800aa8c:	f000 80a5 	beq.w	800abda <HAL_UART_IRQHandler+0x1ba>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 800aa90:	69fb      	ldr	r3, [r7, #28]
 800aa92:	f003 0301 	and.w	r3, r3, #1
 800aa96:	2b00      	cmp	r3, #0
 800aa98:	d00a      	beq.n	800aab0 <HAL_UART_IRQHandler+0x90>
 800aa9a:	69bb      	ldr	r3, [r7, #24]
 800aa9c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800aaa0:	2b00      	cmp	r3, #0
 800aaa2:	d005      	beq.n	800aab0 <HAL_UART_IRQHandler+0x90>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800aaa4:	687b      	ldr	r3, [r7, #4]
 800aaa6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800aaa8:	f043 0201 	orr.w	r2, r3, #1
 800aaac:	687b      	ldr	r3, [r7, #4]
 800aaae:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800aab0:	69fb      	ldr	r3, [r7, #28]
 800aab2:	f003 0304 	and.w	r3, r3, #4
 800aab6:	2b00      	cmp	r3, #0
 800aab8:	d00a      	beq.n	800aad0 <HAL_UART_IRQHandler+0xb0>
 800aaba:	697b      	ldr	r3, [r7, #20]
 800aabc:	f003 0301 	and.w	r3, r3, #1
 800aac0:	2b00      	cmp	r3, #0
 800aac2:	d005      	beq.n	800aad0 <HAL_UART_IRQHandler+0xb0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800aac4:	687b      	ldr	r3, [r7, #4]
 800aac6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800aac8:	f043 0202 	orr.w	r2, r3, #2
 800aacc:	687b      	ldr	r3, [r7, #4]
 800aace:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800aad0:	69fb      	ldr	r3, [r7, #28]
 800aad2:	f003 0302 	and.w	r3, r3, #2
 800aad6:	2b00      	cmp	r3, #0
 800aad8:	d00a      	beq.n	800aaf0 <HAL_UART_IRQHandler+0xd0>
 800aada:	697b      	ldr	r3, [r7, #20]
 800aadc:	f003 0301 	and.w	r3, r3, #1
 800aae0:	2b00      	cmp	r3, #0
 800aae2:	d005      	beq.n	800aaf0 <HAL_UART_IRQHandler+0xd0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800aae4:	687b      	ldr	r3, [r7, #4]
 800aae6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800aae8:	f043 0204 	orr.w	r2, r3, #4
 800aaec:	687b      	ldr	r3, [r7, #4]
 800aaee:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET) || ((cr3its & USART_CR3_EIE) != RESET)))
 800aaf0:	69fb      	ldr	r3, [r7, #28]
 800aaf2:	f003 0308 	and.w	r3, r3, #8
 800aaf6:	2b00      	cmp	r3, #0
 800aaf8:	d00f      	beq.n	800ab1a <HAL_UART_IRQHandler+0xfa>
 800aafa:	69bb      	ldr	r3, [r7, #24]
 800aafc:	f003 0320 	and.w	r3, r3, #32
 800ab00:	2b00      	cmp	r3, #0
 800ab02:	d104      	bne.n	800ab0e <HAL_UART_IRQHandler+0xee>
 800ab04:	697b      	ldr	r3, [r7, #20]
 800ab06:	f003 0301 	and.w	r3, r3, #1
 800ab0a:	2b00      	cmp	r3, #0
 800ab0c:	d005      	beq.n	800ab1a <HAL_UART_IRQHandler+0xfa>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800ab0e:	687b      	ldr	r3, [r7, #4]
 800ab10:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800ab12:	f043 0208 	orr.w	r2, r3, #8
 800ab16:	687b      	ldr	r3, [r7, #4]
 800ab18:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800ab1a:	687b      	ldr	r3, [r7, #4]
 800ab1c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800ab1e:	2b00      	cmp	r3, #0
 800ab20:	d078      	beq.n	800ac14 <HAL_UART_IRQHandler+0x1f4>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800ab22:	69fb      	ldr	r3, [r7, #28]
 800ab24:	f003 0320 	and.w	r3, r3, #32
 800ab28:	2b00      	cmp	r3, #0
 800ab2a:	d007      	beq.n	800ab3c <HAL_UART_IRQHandler+0x11c>
 800ab2c:	69bb      	ldr	r3, [r7, #24]
 800ab2e:	f003 0320 	and.w	r3, r3, #32
 800ab32:	2b00      	cmp	r3, #0
 800ab34:	d002      	beq.n	800ab3c <HAL_UART_IRQHandler+0x11c>
      {
        UART_Receive_IT(huart);
 800ab36:	6878      	ldr	r0, [r7, #4]
 800ab38:	f000 f92b 	bl	800ad92 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 800ab3c:	687b      	ldr	r3, [r7, #4]
 800ab3e:	681b      	ldr	r3, [r3, #0]
 800ab40:	695b      	ldr	r3, [r3, #20]
 800ab42:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800ab46:	2b40      	cmp	r3, #64	; 0x40
 800ab48:	bf0c      	ite	eq
 800ab4a:	2301      	moveq	r3, #1
 800ab4c:	2300      	movne	r3, #0
 800ab4e:	b2db      	uxtb	r3, r3
 800ab50:	60fb      	str	r3, [r7, #12]
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 800ab52:	687b      	ldr	r3, [r7, #4]
 800ab54:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800ab56:	f003 0308 	and.w	r3, r3, #8
 800ab5a:	2b00      	cmp	r3, #0
 800ab5c:	d102      	bne.n	800ab64 <HAL_UART_IRQHandler+0x144>
 800ab5e:	68fb      	ldr	r3, [r7, #12]
 800ab60:	2b00      	cmp	r3, #0
 800ab62:	d031      	beq.n	800abc8 <HAL_UART_IRQHandler+0x1a8>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800ab64:	6878      	ldr	r0, [r7, #4]
 800ab66:	f000 f876 	bl	800ac56 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800ab6a:	687b      	ldr	r3, [r7, #4]
 800ab6c:	681b      	ldr	r3, [r3, #0]
 800ab6e:	695b      	ldr	r3, [r3, #20]
 800ab70:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800ab74:	2b40      	cmp	r3, #64	; 0x40
 800ab76:	d123      	bne.n	800abc0 <HAL_UART_IRQHandler+0x1a0>
        {
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800ab78:	687b      	ldr	r3, [r7, #4]
 800ab7a:	681b      	ldr	r3, [r3, #0]
 800ab7c:	695a      	ldr	r2, [r3, #20]
 800ab7e:	687b      	ldr	r3, [r7, #4]
 800ab80:	681b      	ldr	r3, [r3, #0]
 800ab82:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800ab86:	615a      	str	r2, [r3, #20]

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 800ab88:	687b      	ldr	r3, [r7, #4]
 800ab8a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800ab8c:	2b00      	cmp	r3, #0
 800ab8e:	d013      	beq.n	800abb8 <HAL_UART_IRQHandler+0x198>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800ab90:	687b      	ldr	r3, [r7, #4]
 800ab92:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800ab94:	4a21      	ldr	r2, [pc, #132]	; (800ac1c <HAL_UART_IRQHandler+0x1fc>)
 800ab96:	651a      	str	r2, [r3, #80]	; 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800ab98:	687b      	ldr	r3, [r7, #4]
 800ab9a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800ab9c:	4618      	mov	r0, r3
 800ab9e:	f7f9 ff4f 	bl	8004a40 <HAL_DMA_Abort_IT>
 800aba2:	4603      	mov	r3, r0
 800aba4:	2b00      	cmp	r3, #0
 800aba6:	d016      	beq.n	800abd6 <HAL_UART_IRQHandler+0x1b6>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800aba8:	687b      	ldr	r3, [r7, #4]
 800abaa:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800abac:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800abae:	687a      	ldr	r2, [r7, #4]
 800abb0:	6b52      	ldr	r2, [r2, #52]	; 0x34
 800abb2:	4610      	mov	r0, r2
 800abb4:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800abb6:	e00e      	b.n	800abd6 <HAL_UART_IRQHandler+0x1b6>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800abb8:	6878      	ldr	r0, [r7, #4]
 800abba:	f000 f843 	bl	800ac44 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800abbe:	e00a      	b.n	800abd6 <HAL_UART_IRQHandler+0x1b6>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800abc0:	6878      	ldr	r0, [r7, #4]
 800abc2:	f000 f83f 	bl	800ac44 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800abc6:	e006      	b.n	800abd6 <HAL_UART_IRQHandler+0x1b6>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800abc8:	6878      	ldr	r0, [r7, #4]
 800abca:	f000 f83b 	bl	800ac44 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800abce:	687b      	ldr	r3, [r7, #4]
 800abd0:	2200      	movs	r2, #0
 800abd2:	63da      	str	r2, [r3, #60]	; 0x3c
      }
    }
    return;
 800abd4:	e01e      	b.n	800ac14 <HAL_UART_IRQHandler+0x1f4>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800abd6:	bf00      	nop
    return;
 800abd8:	e01c      	b.n	800ac14 <HAL_UART_IRQHandler+0x1f4>
  } /* End if some error occurs */

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 800abda:	69fb      	ldr	r3, [r7, #28]
 800abdc:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800abe0:	2b00      	cmp	r3, #0
 800abe2:	d008      	beq.n	800abf6 <HAL_UART_IRQHandler+0x1d6>
 800abe4:	69bb      	ldr	r3, [r7, #24]
 800abe6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800abea:	2b00      	cmp	r3, #0
 800abec:	d003      	beq.n	800abf6 <HAL_UART_IRQHandler+0x1d6>
  {
    UART_Transmit_IT(huart);
 800abee:	6878      	ldr	r0, [r7, #4]
 800abf0:	f000 f862 	bl	800acb8 <UART_Transmit_IT>
    return;
 800abf4:	e00f      	b.n	800ac16 <HAL_UART_IRQHandler+0x1f6>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 800abf6:	69fb      	ldr	r3, [r7, #28]
 800abf8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800abfc:	2b00      	cmp	r3, #0
 800abfe:	d00a      	beq.n	800ac16 <HAL_UART_IRQHandler+0x1f6>
 800ac00:	69bb      	ldr	r3, [r7, #24]
 800ac02:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800ac06:	2b00      	cmp	r3, #0
 800ac08:	d005      	beq.n	800ac16 <HAL_UART_IRQHandler+0x1f6>
  {
    UART_EndTransmit_IT(huart);
 800ac0a:	6878      	ldr	r0, [r7, #4]
 800ac0c:	f000 f8a9 	bl	800ad62 <UART_EndTransmit_IT>
    return;
 800ac10:	bf00      	nop
 800ac12:	e000      	b.n	800ac16 <HAL_UART_IRQHandler+0x1f6>
    return;
 800ac14:	bf00      	nop
  }
}
 800ac16:	3720      	adds	r7, #32
 800ac18:	46bd      	mov	sp, r7
 800ac1a:	bd80      	pop	{r7, pc}
 800ac1c:	0800ac91 	.word	0x0800ac91

0800ac20 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 800ac20:	b480      	push	{r7}
 800ac22:	b083      	sub	sp, #12
 800ac24:	af00      	add	r7, sp, #0
 800ac26:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 800ac28:	bf00      	nop
 800ac2a:	370c      	adds	r7, #12
 800ac2c:	46bd      	mov	sp, r7
 800ac2e:	bc80      	pop	{r7}
 800ac30:	4770      	bx	lr

0800ac32 <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 800ac32:	b480      	push	{r7}
 800ac34:	b083      	sub	sp, #12
 800ac36:	af00      	add	r7, sp, #0
 800ac38:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 800ac3a:	bf00      	nop
 800ac3c:	370c      	adds	r7, #12
 800ac3e:	46bd      	mov	sp, r7
 800ac40:	bc80      	pop	{r7}
 800ac42:	4770      	bx	lr

0800ac44 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 800ac44:	b480      	push	{r7}
 800ac46:	b083      	sub	sp, #12
 800ac48:	af00      	add	r7, sp, #0
 800ac4a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 800ac4c:	bf00      	nop
 800ac4e:	370c      	adds	r7, #12
 800ac50:	46bd      	mov	sp, r7
 800ac52:	bc80      	pop	{r7}
 800ac54:	4770      	bx	lr

0800ac56 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800ac56:	b480      	push	{r7}
 800ac58:	b083      	sub	sp, #12
 800ac5a:	af00      	add	r7, sp, #0
 800ac5c:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800ac5e:	687b      	ldr	r3, [r7, #4]
 800ac60:	681b      	ldr	r3, [r3, #0]
 800ac62:	68da      	ldr	r2, [r3, #12]
 800ac64:	687b      	ldr	r3, [r7, #4]
 800ac66:	681b      	ldr	r3, [r3, #0]
 800ac68:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 800ac6c:	60da      	str	r2, [r3, #12]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800ac6e:	687b      	ldr	r3, [r7, #4]
 800ac70:	681b      	ldr	r3, [r3, #0]
 800ac72:	695a      	ldr	r2, [r3, #20]
 800ac74:	687b      	ldr	r3, [r7, #4]
 800ac76:	681b      	ldr	r3, [r3, #0]
 800ac78:	f022 0201 	bic.w	r2, r2, #1
 800ac7c:	615a      	str	r2, [r3, #20]

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800ac7e:	687b      	ldr	r3, [r7, #4]
 800ac80:	2220      	movs	r2, #32
 800ac82:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
}
 800ac86:	bf00      	nop
 800ac88:	370c      	adds	r7, #12
 800ac8a:	46bd      	mov	sp, r7
 800ac8c:	bc80      	pop	{r7}
 800ac8e:	4770      	bx	lr

0800ac90 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800ac90:	b580      	push	{r7, lr}
 800ac92:	b084      	sub	sp, #16
 800ac94:	af00      	add	r7, sp, #0
 800ac96:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800ac98:	687b      	ldr	r3, [r7, #4]
 800ac9a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800ac9c:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 800ac9e:	68fb      	ldr	r3, [r7, #12]
 800aca0:	2200      	movs	r2, #0
 800aca2:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 800aca4:	68fb      	ldr	r3, [r7, #12]
 800aca6:	2200      	movs	r2, #0
 800aca8:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800acaa:	68f8      	ldr	r0, [r7, #12]
 800acac:	f7ff ffca 	bl	800ac44 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800acb0:	bf00      	nop
 800acb2:	3710      	adds	r7, #16
 800acb4:	46bd      	mov	sp, r7
 800acb6:	bd80      	pop	{r7, pc}

0800acb8 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 800acb8:	b480      	push	{r7}
 800acba:	b085      	sub	sp, #20
 800acbc:	af00      	add	r7, sp, #0
 800acbe:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 800acc0:	687b      	ldr	r3, [r7, #4]
 800acc2:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 800acc6:	b2db      	uxtb	r3, r3
 800acc8:	2b21      	cmp	r3, #33	; 0x21
 800acca:	d144      	bne.n	800ad56 <UART_Transmit_IT+0x9e>
  {
    if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 800accc:	687b      	ldr	r3, [r7, #4]
 800acce:	689b      	ldr	r3, [r3, #8]
 800acd0:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800acd4:	d11a      	bne.n	800ad0c <UART_Transmit_IT+0x54>
    {
      tmp = (uint16_t *) huart->pTxBuffPtr;
 800acd6:	687b      	ldr	r3, [r7, #4]
 800acd8:	6a1b      	ldr	r3, [r3, #32]
 800acda:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 800acdc:	68fb      	ldr	r3, [r7, #12]
 800acde:	881b      	ldrh	r3, [r3, #0]
 800ace0:	461a      	mov	r2, r3
 800ace2:	687b      	ldr	r3, [r7, #4]
 800ace4:	681b      	ldr	r3, [r3, #0]
 800ace6:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800acea:	605a      	str	r2, [r3, #4]
      if (huart->Init.Parity == UART_PARITY_NONE)
 800acec:	687b      	ldr	r3, [r7, #4]
 800acee:	691b      	ldr	r3, [r3, #16]
 800acf0:	2b00      	cmp	r3, #0
 800acf2:	d105      	bne.n	800ad00 <UART_Transmit_IT+0x48>
      {
        huart->pTxBuffPtr += 2U;
 800acf4:	687b      	ldr	r3, [r7, #4]
 800acf6:	6a1b      	ldr	r3, [r3, #32]
 800acf8:	1c9a      	adds	r2, r3, #2
 800acfa:	687b      	ldr	r3, [r7, #4]
 800acfc:	621a      	str	r2, [r3, #32]
 800acfe:	e00e      	b.n	800ad1e <UART_Transmit_IT+0x66>
      }
      else
      {
        huart->pTxBuffPtr += 1U;
 800ad00:	687b      	ldr	r3, [r7, #4]
 800ad02:	6a1b      	ldr	r3, [r3, #32]
 800ad04:	1c5a      	adds	r2, r3, #1
 800ad06:	687b      	ldr	r3, [r7, #4]
 800ad08:	621a      	str	r2, [r3, #32]
 800ad0a:	e008      	b.n	800ad1e <UART_Transmit_IT+0x66>
      }
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 800ad0c:	687b      	ldr	r3, [r7, #4]
 800ad0e:	6a1b      	ldr	r3, [r3, #32]
 800ad10:	1c59      	adds	r1, r3, #1
 800ad12:	687a      	ldr	r2, [r7, #4]
 800ad14:	6211      	str	r1, [r2, #32]
 800ad16:	781a      	ldrb	r2, [r3, #0]
 800ad18:	687b      	ldr	r3, [r7, #4]
 800ad1a:	681b      	ldr	r3, [r3, #0]
 800ad1c:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 800ad1e:	687b      	ldr	r3, [r7, #4]
 800ad20:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800ad22:	b29b      	uxth	r3, r3
 800ad24:	3b01      	subs	r3, #1
 800ad26:	b29b      	uxth	r3, r3
 800ad28:	687a      	ldr	r2, [r7, #4]
 800ad2a:	4619      	mov	r1, r3
 800ad2c:	84d1      	strh	r1, [r2, #38]	; 0x26
 800ad2e:	2b00      	cmp	r3, #0
 800ad30:	d10f      	bne.n	800ad52 <UART_Transmit_IT+0x9a>
    {
      /* Disable the UART Transmit Complete Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 800ad32:	687b      	ldr	r3, [r7, #4]
 800ad34:	681b      	ldr	r3, [r3, #0]
 800ad36:	68da      	ldr	r2, [r3, #12]
 800ad38:	687b      	ldr	r3, [r7, #4]
 800ad3a:	681b      	ldr	r3, [r3, #0]
 800ad3c:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800ad40:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 800ad42:	687b      	ldr	r3, [r7, #4]
 800ad44:	681b      	ldr	r3, [r3, #0]
 800ad46:	68da      	ldr	r2, [r3, #12]
 800ad48:	687b      	ldr	r3, [r7, #4]
 800ad4a:	681b      	ldr	r3, [r3, #0]
 800ad4c:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800ad50:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 800ad52:	2300      	movs	r3, #0
 800ad54:	e000      	b.n	800ad58 <UART_Transmit_IT+0xa0>
  }
  else
  {
    return HAL_BUSY;
 800ad56:	2302      	movs	r3, #2
  }
}
 800ad58:	4618      	mov	r0, r3
 800ad5a:	3714      	adds	r7, #20
 800ad5c:	46bd      	mov	sp, r7
 800ad5e:	bc80      	pop	{r7}
 800ad60:	4770      	bx	lr

0800ad62 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800ad62:	b580      	push	{r7, lr}
 800ad64:	b082      	sub	sp, #8
 800ad66:	af00      	add	r7, sp, #0
 800ad68:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 800ad6a:	687b      	ldr	r3, [r7, #4]
 800ad6c:	681b      	ldr	r3, [r3, #0]
 800ad6e:	68da      	ldr	r2, [r3, #12]
 800ad70:	687b      	ldr	r3, [r7, #4]
 800ad72:	681b      	ldr	r3, [r3, #0]
 800ad74:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800ad78:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800ad7a:	687b      	ldr	r3, [r7, #4]
 800ad7c:	2220      	movs	r2, #32
 800ad7e:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800ad82:	6878      	ldr	r0, [r7, #4]
 800ad84:	f7ff ff4c 	bl	800ac20 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 800ad88:	2300      	movs	r3, #0
}
 800ad8a:	4618      	mov	r0, r3
 800ad8c:	3708      	adds	r7, #8
 800ad8e:	46bd      	mov	sp, r7
 800ad90:	bd80      	pop	{r7, pc}

0800ad92 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 800ad92:	b580      	push	{r7, lr}
 800ad94:	b084      	sub	sp, #16
 800ad96:	af00      	add	r7, sp, #0
 800ad98:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800ad9a:	687b      	ldr	r3, [r7, #4]
 800ad9c:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 800ada0:	b2db      	uxtb	r3, r3
 800ada2:	2b22      	cmp	r3, #34	; 0x22
 800ada4:	d171      	bne.n	800ae8a <UART_Receive_IT+0xf8>
  {
    if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 800ada6:	687b      	ldr	r3, [r7, #4]
 800ada8:	689b      	ldr	r3, [r3, #8]
 800adaa:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800adae:	d123      	bne.n	800adf8 <UART_Receive_IT+0x66>
    {
      tmp = (uint16_t *) huart->pRxBuffPtr;
 800adb0:	687b      	ldr	r3, [r7, #4]
 800adb2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800adb4:	60fb      	str	r3, [r7, #12]
      if (huart->Init.Parity == UART_PARITY_NONE)
 800adb6:	687b      	ldr	r3, [r7, #4]
 800adb8:	691b      	ldr	r3, [r3, #16]
 800adba:	2b00      	cmp	r3, #0
 800adbc:	d10e      	bne.n	800addc <UART_Receive_IT+0x4a>
      {
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 800adbe:	687b      	ldr	r3, [r7, #4]
 800adc0:	681b      	ldr	r3, [r3, #0]
 800adc2:	685b      	ldr	r3, [r3, #4]
 800adc4:	b29b      	uxth	r3, r3
 800adc6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800adca:	b29a      	uxth	r2, r3
 800adcc:	68fb      	ldr	r3, [r7, #12]
 800adce:	801a      	strh	r2, [r3, #0]
        huart->pRxBuffPtr += 2U;
 800add0:	687b      	ldr	r3, [r7, #4]
 800add2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800add4:	1c9a      	adds	r2, r3, #2
 800add6:	687b      	ldr	r3, [r7, #4]
 800add8:	629a      	str	r2, [r3, #40]	; 0x28
 800adda:	e029      	b.n	800ae30 <UART_Receive_IT+0x9e>
      }
      else
      {
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x00FF);
 800addc:	687b      	ldr	r3, [r7, #4]
 800adde:	681b      	ldr	r3, [r3, #0]
 800ade0:	685b      	ldr	r3, [r3, #4]
 800ade2:	b29b      	uxth	r3, r3
 800ade4:	b2db      	uxtb	r3, r3
 800ade6:	b29a      	uxth	r2, r3
 800ade8:	68fb      	ldr	r3, [r7, #12]
 800adea:	801a      	strh	r2, [r3, #0]
        huart->pRxBuffPtr += 1U;
 800adec:	687b      	ldr	r3, [r7, #4]
 800adee:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800adf0:	1c5a      	adds	r2, r3, #1
 800adf2:	687b      	ldr	r3, [r7, #4]
 800adf4:	629a      	str	r2, [r3, #40]	; 0x28
 800adf6:	e01b      	b.n	800ae30 <UART_Receive_IT+0x9e>
      }
    }
    else
    {
      if (huart->Init.Parity == UART_PARITY_NONE)
 800adf8:	687b      	ldr	r3, [r7, #4]
 800adfa:	691b      	ldr	r3, [r3, #16]
 800adfc:	2b00      	cmp	r3, #0
 800adfe:	d10a      	bne.n	800ae16 <UART_Receive_IT+0x84>
      {
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 800ae00:	687b      	ldr	r3, [r7, #4]
 800ae02:	681b      	ldr	r3, [r3, #0]
 800ae04:	6858      	ldr	r0, [r3, #4]
 800ae06:	687b      	ldr	r3, [r7, #4]
 800ae08:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800ae0a:	1c59      	adds	r1, r3, #1
 800ae0c:	687a      	ldr	r2, [r7, #4]
 800ae0e:	6291      	str	r1, [r2, #40]	; 0x28
 800ae10:	b2c2      	uxtb	r2, r0
 800ae12:	701a      	strb	r2, [r3, #0]
 800ae14:	e00c      	b.n	800ae30 <UART_Receive_IT+0x9e>
      }
      else
      {
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 800ae16:	687b      	ldr	r3, [r7, #4]
 800ae18:	681b      	ldr	r3, [r3, #0]
 800ae1a:	685b      	ldr	r3, [r3, #4]
 800ae1c:	b2da      	uxtb	r2, r3
 800ae1e:	687b      	ldr	r3, [r7, #4]
 800ae20:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800ae22:	1c58      	adds	r0, r3, #1
 800ae24:	6879      	ldr	r1, [r7, #4]
 800ae26:	6288      	str	r0, [r1, #40]	; 0x28
 800ae28:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 800ae2c:	b2d2      	uxtb	r2, r2
 800ae2e:	701a      	strb	r2, [r3, #0]
      }
    }

    if (--huart->RxXferCount == 0U)
 800ae30:	687b      	ldr	r3, [r7, #4]
 800ae32:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800ae34:	b29b      	uxth	r3, r3
 800ae36:	3b01      	subs	r3, #1
 800ae38:	b29b      	uxth	r3, r3
 800ae3a:	687a      	ldr	r2, [r7, #4]
 800ae3c:	4619      	mov	r1, r3
 800ae3e:	85d1      	strh	r1, [r2, #46]	; 0x2e
 800ae40:	2b00      	cmp	r3, #0
 800ae42:	d120      	bne.n	800ae86 <UART_Receive_IT+0xf4>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 800ae44:	687b      	ldr	r3, [r7, #4]
 800ae46:	681b      	ldr	r3, [r3, #0]
 800ae48:	68da      	ldr	r2, [r3, #12]
 800ae4a:	687b      	ldr	r3, [r7, #4]
 800ae4c:	681b      	ldr	r3, [r3, #0]
 800ae4e:	f022 0220 	bic.w	r2, r2, #32
 800ae52:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 800ae54:	687b      	ldr	r3, [r7, #4]
 800ae56:	681b      	ldr	r3, [r3, #0]
 800ae58:	68da      	ldr	r2, [r3, #12]
 800ae5a:	687b      	ldr	r3, [r7, #4]
 800ae5c:	681b      	ldr	r3, [r3, #0]
 800ae5e:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800ae62:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 800ae64:	687b      	ldr	r3, [r7, #4]
 800ae66:	681b      	ldr	r3, [r3, #0]
 800ae68:	695a      	ldr	r2, [r3, #20]
 800ae6a:	687b      	ldr	r3, [r7, #4]
 800ae6c:	681b      	ldr	r3, [r3, #0]
 800ae6e:	f022 0201 	bic.w	r2, r2, #1
 800ae72:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800ae74:	687b      	ldr	r3, [r7, #4]
 800ae76:	2220      	movs	r2, #32
 800ae78:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
      /*Call registered Rx complete callback*/
      huart->RxCpltCallback(huart);
#else
      /*Call legacy weak Rx complete callback*/
      HAL_UART_RxCpltCallback(huart);
 800ae7c:	6878      	ldr	r0, [r7, #4]
 800ae7e:	f7ff fed8 	bl	800ac32 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

      return HAL_OK;
 800ae82:	2300      	movs	r3, #0
 800ae84:	e002      	b.n	800ae8c <UART_Receive_IT+0xfa>
    }
    return HAL_OK;
 800ae86:	2300      	movs	r3, #0
 800ae88:	e000      	b.n	800ae8c <UART_Receive_IT+0xfa>
  }
  else
  {
    return HAL_BUSY;
 800ae8a:	2302      	movs	r3, #2
  }
}
 800ae8c:	4618      	mov	r0, r3
 800ae8e:	3710      	adds	r7, #16
 800ae90:	46bd      	mov	sp, r7
 800ae92:	bd80      	pop	{r7, pc}

0800ae94 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 800ae94:	b580      	push	{r7, lr}
 800ae96:	b084      	sub	sp, #16
 800ae98:	af00      	add	r7, sp, #0
 800ae9a:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800ae9c:	687b      	ldr	r3, [r7, #4]
 800ae9e:	681b      	ldr	r3, [r3, #0]
 800aea0:	691b      	ldr	r3, [r3, #16]
 800aea2:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 800aea6:	687b      	ldr	r3, [r7, #4]
 800aea8:	68da      	ldr	r2, [r3, #12]
 800aeaa:	687b      	ldr	r3, [r7, #4]
 800aeac:	681b      	ldr	r3, [r3, #0]
 800aeae:	430a      	orrs	r2, r1
 800aeb0:	611a      	str	r2, [r3, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 800aeb2:	687b      	ldr	r3, [r7, #4]
 800aeb4:	689a      	ldr	r2, [r3, #8]
 800aeb6:	687b      	ldr	r3, [r7, #4]
 800aeb8:	691b      	ldr	r3, [r3, #16]
 800aeba:	431a      	orrs	r2, r3
 800aebc:	687b      	ldr	r3, [r7, #4]
 800aebe:	695b      	ldr	r3, [r3, #20]
 800aec0:	431a      	orrs	r2, r3
 800aec2:	687b      	ldr	r3, [r7, #4]
 800aec4:	69db      	ldr	r3, [r3, #28]
 800aec6:	4313      	orrs	r3, r2
 800aec8:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(huart->Instance->CR1,
 800aeca:	687b      	ldr	r3, [r7, #4]
 800aecc:	681b      	ldr	r3, [r3, #0]
 800aece:	68db      	ldr	r3, [r3, #12]
 800aed0:	f423 4316 	bic.w	r3, r3, #38400	; 0x9600
 800aed4:	f023 030c 	bic.w	r3, r3, #12
 800aed8:	687a      	ldr	r2, [r7, #4]
 800aeda:	6812      	ldr	r2, [r2, #0]
 800aedc:	68f9      	ldr	r1, [r7, #12]
 800aede:	430b      	orrs	r3, r1
 800aee0:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800aee2:	687b      	ldr	r3, [r7, #4]
 800aee4:	681b      	ldr	r3, [r3, #0]
 800aee6:	695b      	ldr	r3, [r3, #20]
 800aee8:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 800aeec:	687b      	ldr	r3, [r7, #4]
 800aeee:	699a      	ldr	r2, [r3, #24]
 800aef0:	687b      	ldr	r3, [r7, #4]
 800aef2:	681b      	ldr	r3, [r3, #0]
 800aef4:	430a      	orrs	r2, r1
 800aef6:	615a      	str	r2, [r3, #20]

/* Check the Over Sampling */
  if(huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800aef8:	687b      	ldr	r3, [r7, #4]
 800aefa:	69db      	ldr	r3, [r3, #28]
 800aefc:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800af00:	f040 80aa 	bne.w	800b058 <UART_SetConfig+0x1c4>
  {
    /*-------------------------- USART BRR Configuration ---------------------*/
    if((huart->Instance == USART1) || (huart->Instance == USART6))
 800af04:	687b      	ldr	r3, [r7, #4]
 800af06:	681b      	ldr	r3, [r3, #0]
 800af08:	4aa9      	ldr	r2, [pc, #676]	; (800b1b0 <UART_SetConfig+0x31c>)
 800af0a:	4293      	cmp	r3, r2
 800af0c:	d004      	beq.n	800af18 <UART_SetConfig+0x84>
 800af0e:	687b      	ldr	r3, [r7, #4]
 800af10:	681b      	ldr	r3, [r3, #0]
 800af12:	4aa8      	ldr	r2, [pc, #672]	; (800b1b4 <UART_SetConfig+0x320>)
 800af14:	4293      	cmp	r3, r2
 800af16:	d14f      	bne.n	800afb8 <UART_SetConfig+0x124>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 800af18:	f7fd fd1e 	bl	8008958 <HAL_RCC_GetPCLK2Freq>
 800af1c:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 800af1e:	68ba      	ldr	r2, [r7, #8]
 800af20:	4613      	mov	r3, r2
 800af22:	009b      	lsls	r3, r3, #2
 800af24:	4413      	add	r3, r2
 800af26:	009a      	lsls	r2, r3, #2
 800af28:	441a      	add	r2, r3
 800af2a:	687b      	ldr	r3, [r7, #4]
 800af2c:	685b      	ldr	r3, [r3, #4]
 800af2e:	005b      	lsls	r3, r3, #1
 800af30:	fbb2 f3f3 	udiv	r3, r2, r3
 800af34:	4aa0      	ldr	r2, [pc, #640]	; (800b1b8 <UART_SetConfig+0x324>)
 800af36:	fba2 2303 	umull	r2, r3, r2, r3
 800af3a:	095b      	lsrs	r3, r3, #5
 800af3c:	0119      	lsls	r1, r3, #4
 800af3e:	68ba      	ldr	r2, [r7, #8]
 800af40:	4613      	mov	r3, r2
 800af42:	009b      	lsls	r3, r3, #2
 800af44:	4413      	add	r3, r2
 800af46:	009a      	lsls	r2, r3, #2
 800af48:	441a      	add	r2, r3
 800af4a:	687b      	ldr	r3, [r7, #4]
 800af4c:	685b      	ldr	r3, [r3, #4]
 800af4e:	005b      	lsls	r3, r3, #1
 800af50:	fbb2 f2f3 	udiv	r2, r2, r3
 800af54:	4b98      	ldr	r3, [pc, #608]	; (800b1b8 <UART_SetConfig+0x324>)
 800af56:	fba3 0302 	umull	r0, r3, r3, r2
 800af5a:	095b      	lsrs	r3, r3, #5
 800af5c:	2064      	movs	r0, #100	; 0x64
 800af5e:	fb00 f303 	mul.w	r3, r0, r3
 800af62:	1ad3      	subs	r3, r2, r3
 800af64:	00db      	lsls	r3, r3, #3
 800af66:	3332      	adds	r3, #50	; 0x32
 800af68:	4a93      	ldr	r2, [pc, #588]	; (800b1b8 <UART_SetConfig+0x324>)
 800af6a:	fba2 2303 	umull	r2, r3, r2, r3
 800af6e:	095b      	lsrs	r3, r3, #5
 800af70:	005b      	lsls	r3, r3, #1
 800af72:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 800af76:	4419      	add	r1, r3
 800af78:	68ba      	ldr	r2, [r7, #8]
 800af7a:	4613      	mov	r3, r2
 800af7c:	009b      	lsls	r3, r3, #2
 800af7e:	4413      	add	r3, r2
 800af80:	009a      	lsls	r2, r3, #2
 800af82:	441a      	add	r2, r3
 800af84:	687b      	ldr	r3, [r7, #4]
 800af86:	685b      	ldr	r3, [r3, #4]
 800af88:	005b      	lsls	r3, r3, #1
 800af8a:	fbb2 f2f3 	udiv	r2, r2, r3
 800af8e:	4b8a      	ldr	r3, [pc, #552]	; (800b1b8 <UART_SetConfig+0x324>)
 800af90:	fba3 0302 	umull	r0, r3, r3, r2
 800af94:	095b      	lsrs	r3, r3, #5
 800af96:	2064      	movs	r0, #100	; 0x64
 800af98:	fb00 f303 	mul.w	r3, r0, r3
 800af9c:	1ad3      	subs	r3, r2, r3
 800af9e:	00db      	lsls	r3, r3, #3
 800afa0:	3332      	adds	r3, #50	; 0x32
 800afa2:	4a85      	ldr	r2, [pc, #532]	; (800b1b8 <UART_SetConfig+0x324>)
 800afa4:	fba2 2303 	umull	r2, r3, r2, r3
 800afa8:	095b      	lsrs	r3, r3, #5
 800afaa:	f003 0207 	and.w	r2, r3, #7
 800afae:	687b      	ldr	r3, [r7, #4]
 800afb0:	681b      	ldr	r3, [r3, #0]
 800afb2:	440a      	add	r2, r1
 800afb4:	609a      	str	r2, [r3, #8]
 800afb6:	e0f7      	b.n	800b1a8 <UART_SetConfig+0x314>
    }
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 800afb8:	f7fd fcac 	bl	8008914 <HAL_RCC_GetPCLK1Freq>
 800afbc:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 800afbe:	68ba      	ldr	r2, [r7, #8]
 800afc0:	4613      	mov	r3, r2
 800afc2:	009b      	lsls	r3, r3, #2
 800afc4:	4413      	add	r3, r2
 800afc6:	009a      	lsls	r2, r3, #2
 800afc8:	441a      	add	r2, r3
 800afca:	687b      	ldr	r3, [r7, #4]
 800afcc:	685b      	ldr	r3, [r3, #4]
 800afce:	005b      	lsls	r3, r3, #1
 800afd0:	fbb2 f3f3 	udiv	r3, r2, r3
 800afd4:	4a78      	ldr	r2, [pc, #480]	; (800b1b8 <UART_SetConfig+0x324>)
 800afd6:	fba2 2303 	umull	r2, r3, r2, r3
 800afda:	095b      	lsrs	r3, r3, #5
 800afdc:	0119      	lsls	r1, r3, #4
 800afde:	68ba      	ldr	r2, [r7, #8]
 800afe0:	4613      	mov	r3, r2
 800afe2:	009b      	lsls	r3, r3, #2
 800afe4:	4413      	add	r3, r2
 800afe6:	009a      	lsls	r2, r3, #2
 800afe8:	441a      	add	r2, r3
 800afea:	687b      	ldr	r3, [r7, #4]
 800afec:	685b      	ldr	r3, [r3, #4]
 800afee:	005b      	lsls	r3, r3, #1
 800aff0:	fbb2 f2f3 	udiv	r2, r2, r3
 800aff4:	4b70      	ldr	r3, [pc, #448]	; (800b1b8 <UART_SetConfig+0x324>)
 800aff6:	fba3 0302 	umull	r0, r3, r3, r2
 800affa:	095b      	lsrs	r3, r3, #5
 800affc:	2064      	movs	r0, #100	; 0x64
 800affe:	fb00 f303 	mul.w	r3, r0, r3
 800b002:	1ad3      	subs	r3, r2, r3
 800b004:	00db      	lsls	r3, r3, #3
 800b006:	3332      	adds	r3, #50	; 0x32
 800b008:	4a6b      	ldr	r2, [pc, #428]	; (800b1b8 <UART_SetConfig+0x324>)
 800b00a:	fba2 2303 	umull	r2, r3, r2, r3
 800b00e:	095b      	lsrs	r3, r3, #5
 800b010:	005b      	lsls	r3, r3, #1
 800b012:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 800b016:	4419      	add	r1, r3
 800b018:	68ba      	ldr	r2, [r7, #8]
 800b01a:	4613      	mov	r3, r2
 800b01c:	009b      	lsls	r3, r3, #2
 800b01e:	4413      	add	r3, r2
 800b020:	009a      	lsls	r2, r3, #2
 800b022:	441a      	add	r2, r3
 800b024:	687b      	ldr	r3, [r7, #4]
 800b026:	685b      	ldr	r3, [r3, #4]
 800b028:	005b      	lsls	r3, r3, #1
 800b02a:	fbb2 f2f3 	udiv	r2, r2, r3
 800b02e:	4b62      	ldr	r3, [pc, #392]	; (800b1b8 <UART_SetConfig+0x324>)
 800b030:	fba3 0302 	umull	r0, r3, r3, r2
 800b034:	095b      	lsrs	r3, r3, #5
 800b036:	2064      	movs	r0, #100	; 0x64
 800b038:	fb00 f303 	mul.w	r3, r0, r3
 800b03c:	1ad3      	subs	r3, r2, r3
 800b03e:	00db      	lsls	r3, r3, #3
 800b040:	3332      	adds	r3, #50	; 0x32
 800b042:	4a5d      	ldr	r2, [pc, #372]	; (800b1b8 <UART_SetConfig+0x324>)
 800b044:	fba2 2303 	umull	r2, r3, r2, r3
 800b048:	095b      	lsrs	r3, r3, #5
 800b04a:	f003 0207 	and.w	r2, r3, #7
 800b04e:	687b      	ldr	r3, [r7, #4]
 800b050:	681b      	ldr	r3, [r3, #0]
 800b052:	440a      	add	r2, r1
 800b054:	609a      	str	r2, [r3, #8]
    {
      pclk = HAL_RCC_GetPCLK1Freq();
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
    }
  }
}
 800b056:	e0a7      	b.n	800b1a8 <UART_SetConfig+0x314>
    if((huart->Instance == USART1) || (huart->Instance == USART6))
 800b058:	687b      	ldr	r3, [r7, #4]
 800b05a:	681b      	ldr	r3, [r3, #0]
 800b05c:	4a54      	ldr	r2, [pc, #336]	; (800b1b0 <UART_SetConfig+0x31c>)
 800b05e:	4293      	cmp	r3, r2
 800b060:	d004      	beq.n	800b06c <UART_SetConfig+0x1d8>
 800b062:	687b      	ldr	r3, [r7, #4]
 800b064:	681b      	ldr	r3, [r3, #0]
 800b066:	4a53      	ldr	r2, [pc, #332]	; (800b1b4 <UART_SetConfig+0x320>)
 800b068:	4293      	cmp	r3, r2
 800b06a:	d14e      	bne.n	800b10a <UART_SetConfig+0x276>
      pclk = HAL_RCC_GetPCLK2Freq();
 800b06c:	f7fd fc74 	bl	8008958 <HAL_RCC_GetPCLK2Freq>
 800b070:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800b072:	68ba      	ldr	r2, [r7, #8]
 800b074:	4613      	mov	r3, r2
 800b076:	009b      	lsls	r3, r3, #2
 800b078:	4413      	add	r3, r2
 800b07a:	009a      	lsls	r2, r3, #2
 800b07c:	441a      	add	r2, r3
 800b07e:	687b      	ldr	r3, [r7, #4]
 800b080:	685b      	ldr	r3, [r3, #4]
 800b082:	009b      	lsls	r3, r3, #2
 800b084:	fbb2 f3f3 	udiv	r3, r2, r3
 800b088:	4a4b      	ldr	r2, [pc, #300]	; (800b1b8 <UART_SetConfig+0x324>)
 800b08a:	fba2 2303 	umull	r2, r3, r2, r3
 800b08e:	095b      	lsrs	r3, r3, #5
 800b090:	0119      	lsls	r1, r3, #4
 800b092:	68ba      	ldr	r2, [r7, #8]
 800b094:	4613      	mov	r3, r2
 800b096:	009b      	lsls	r3, r3, #2
 800b098:	4413      	add	r3, r2
 800b09a:	009a      	lsls	r2, r3, #2
 800b09c:	441a      	add	r2, r3
 800b09e:	687b      	ldr	r3, [r7, #4]
 800b0a0:	685b      	ldr	r3, [r3, #4]
 800b0a2:	009b      	lsls	r3, r3, #2
 800b0a4:	fbb2 f2f3 	udiv	r2, r2, r3
 800b0a8:	4b43      	ldr	r3, [pc, #268]	; (800b1b8 <UART_SetConfig+0x324>)
 800b0aa:	fba3 0302 	umull	r0, r3, r3, r2
 800b0ae:	095b      	lsrs	r3, r3, #5
 800b0b0:	2064      	movs	r0, #100	; 0x64
 800b0b2:	fb00 f303 	mul.w	r3, r0, r3
 800b0b6:	1ad3      	subs	r3, r2, r3
 800b0b8:	011b      	lsls	r3, r3, #4
 800b0ba:	3332      	adds	r3, #50	; 0x32
 800b0bc:	4a3e      	ldr	r2, [pc, #248]	; (800b1b8 <UART_SetConfig+0x324>)
 800b0be:	fba2 2303 	umull	r2, r3, r2, r3
 800b0c2:	095b      	lsrs	r3, r3, #5
 800b0c4:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800b0c8:	4419      	add	r1, r3
 800b0ca:	68ba      	ldr	r2, [r7, #8]
 800b0cc:	4613      	mov	r3, r2
 800b0ce:	009b      	lsls	r3, r3, #2
 800b0d0:	4413      	add	r3, r2
 800b0d2:	009a      	lsls	r2, r3, #2
 800b0d4:	441a      	add	r2, r3
 800b0d6:	687b      	ldr	r3, [r7, #4]
 800b0d8:	685b      	ldr	r3, [r3, #4]
 800b0da:	009b      	lsls	r3, r3, #2
 800b0dc:	fbb2 f2f3 	udiv	r2, r2, r3
 800b0e0:	4b35      	ldr	r3, [pc, #212]	; (800b1b8 <UART_SetConfig+0x324>)
 800b0e2:	fba3 0302 	umull	r0, r3, r3, r2
 800b0e6:	095b      	lsrs	r3, r3, #5
 800b0e8:	2064      	movs	r0, #100	; 0x64
 800b0ea:	fb00 f303 	mul.w	r3, r0, r3
 800b0ee:	1ad3      	subs	r3, r2, r3
 800b0f0:	011b      	lsls	r3, r3, #4
 800b0f2:	3332      	adds	r3, #50	; 0x32
 800b0f4:	4a30      	ldr	r2, [pc, #192]	; (800b1b8 <UART_SetConfig+0x324>)
 800b0f6:	fba2 2303 	umull	r2, r3, r2, r3
 800b0fa:	095b      	lsrs	r3, r3, #5
 800b0fc:	f003 020f 	and.w	r2, r3, #15
 800b100:	687b      	ldr	r3, [r7, #4]
 800b102:	681b      	ldr	r3, [r3, #0]
 800b104:	440a      	add	r2, r1
 800b106:	609a      	str	r2, [r3, #8]
 800b108:	e04e      	b.n	800b1a8 <UART_SetConfig+0x314>
      pclk = HAL_RCC_GetPCLK1Freq();
 800b10a:	f7fd fc03 	bl	8008914 <HAL_RCC_GetPCLK1Freq>
 800b10e:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800b110:	68ba      	ldr	r2, [r7, #8]
 800b112:	4613      	mov	r3, r2
 800b114:	009b      	lsls	r3, r3, #2
 800b116:	4413      	add	r3, r2
 800b118:	009a      	lsls	r2, r3, #2
 800b11a:	441a      	add	r2, r3
 800b11c:	687b      	ldr	r3, [r7, #4]
 800b11e:	685b      	ldr	r3, [r3, #4]
 800b120:	009b      	lsls	r3, r3, #2
 800b122:	fbb2 f3f3 	udiv	r3, r2, r3
 800b126:	4a24      	ldr	r2, [pc, #144]	; (800b1b8 <UART_SetConfig+0x324>)
 800b128:	fba2 2303 	umull	r2, r3, r2, r3
 800b12c:	095b      	lsrs	r3, r3, #5
 800b12e:	0119      	lsls	r1, r3, #4
 800b130:	68ba      	ldr	r2, [r7, #8]
 800b132:	4613      	mov	r3, r2
 800b134:	009b      	lsls	r3, r3, #2
 800b136:	4413      	add	r3, r2
 800b138:	009a      	lsls	r2, r3, #2
 800b13a:	441a      	add	r2, r3
 800b13c:	687b      	ldr	r3, [r7, #4]
 800b13e:	685b      	ldr	r3, [r3, #4]
 800b140:	009b      	lsls	r3, r3, #2
 800b142:	fbb2 f2f3 	udiv	r2, r2, r3
 800b146:	4b1c      	ldr	r3, [pc, #112]	; (800b1b8 <UART_SetConfig+0x324>)
 800b148:	fba3 0302 	umull	r0, r3, r3, r2
 800b14c:	095b      	lsrs	r3, r3, #5
 800b14e:	2064      	movs	r0, #100	; 0x64
 800b150:	fb00 f303 	mul.w	r3, r0, r3
 800b154:	1ad3      	subs	r3, r2, r3
 800b156:	011b      	lsls	r3, r3, #4
 800b158:	3332      	adds	r3, #50	; 0x32
 800b15a:	4a17      	ldr	r2, [pc, #92]	; (800b1b8 <UART_SetConfig+0x324>)
 800b15c:	fba2 2303 	umull	r2, r3, r2, r3
 800b160:	095b      	lsrs	r3, r3, #5
 800b162:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800b166:	4419      	add	r1, r3
 800b168:	68ba      	ldr	r2, [r7, #8]
 800b16a:	4613      	mov	r3, r2
 800b16c:	009b      	lsls	r3, r3, #2
 800b16e:	4413      	add	r3, r2
 800b170:	009a      	lsls	r2, r3, #2
 800b172:	441a      	add	r2, r3
 800b174:	687b      	ldr	r3, [r7, #4]
 800b176:	685b      	ldr	r3, [r3, #4]
 800b178:	009b      	lsls	r3, r3, #2
 800b17a:	fbb2 f2f3 	udiv	r2, r2, r3
 800b17e:	4b0e      	ldr	r3, [pc, #56]	; (800b1b8 <UART_SetConfig+0x324>)
 800b180:	fba3 0302 	umull	r0, r3, r3, r2
 800b184:	095b      	lsrs	r3, r3, #5
 800b186:	2064      	movs	r0, #100	; 0x64
 800b188:	fb00 f303 	mul.w	r3, r0, r3
 800b18c:	1ad3      	subs	r3, r2, r3
 800b18e:	011b      	lsls	r3, r3, #4
 800b190:	3332      	adds	r3, #50	; 0x32
 800b192:	4a09      	ldr	r2, [pc, #36]	; (800b1b8 <UART_SetConfig+0x324>)
 800b194:	fba2 2303 	umull	r2, r3, r2, r3
 800b198:	095b      	lsrs	r3, r3, #5
 800b19a:	f003 020f 	and.w	r2, r3, #15
 800b19e:	687b      	ldr	r3, [r7, #4]
 800b1a0:	681b      	ldr	r3, [r3, #0]
 800b1a2:	440a      	add	r2, r1
 800b1a4:	609a      	str	r2, [r3, #8]
}
 800b1a6:	e7ff      	b.n	800b1a8 <UART_SetConfig+0x314>
 800b1a8:	bf00      	nop
 800b1aa:	3710      	adds	r7, #16
 800b1ac:	46bd      	mov	sp, r7
 800b1ae:	bd80      	pop	{r7, pc}
 800b1b0:	40011000 	.word	0x40011000
 800b1b4:	40011400 	.word	0x40011400
 800b1b8:	51eb851f 	.word	0x51eb851f

0800b1bc <SDIO_Init>:
  * @param  SDIOx: Pointer to SDMMC register base
  * @param  Init: SDMMC initialization structure   
  * @retval HAL status
  */
HAL_StatusTypeDef SDIO_Init(SDIO_TypeDef *SDIOx, SDIO_InitTypeDef Init)
{
 800b1bc:	b084      	sub	sp, #16
 800b1be:	b480      	push	{r7}
 800b1c0:	b085      	sub	sp, #20
 800b1c2:	af00      	add	r7, sp, #0
 800b1c4:	6078      	str	r0, [r7, #4]
 800b1c6:	f107 001c 	add.w	r0, r7, #28
 800b1ca:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  uint32_t tmpreg = 0;
 800b1ce:	2300      	movs	r3, #0
 800b1d0:	60fb      	str	r3, [r7, #12]
  assert_param(IS_SDIO_BUS_WIDE(Init.BusWide));
  assert_param(IS_SDIO_HARDWARE_FLOW_CONTROL(Init.HardwareFlowControl));
  assert_param(IS_SDIO_CLKDIV(Init.ClockDiv));
  
  /* Set SDMMC configuration parameters */
  tmpreg |= (Init.ClockEdge           |\
 800b1d2:	69fa      	ldr	r2, [r7, #28]
             Init.ClockBypass         |\
 800b1d4:	6a3b      	ldr	r3, [r7, #32]
  tmpreg |= (Init.ClockEdge           |\
 800b1d6:	431a      	orrs	r2, r3
             Init.ClockPowerSave      |\
 800b1d8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
             Init.ClockBypass         |\
 800b1da:	431a      	orrs	r2, r3
             Init.BusWide             |\
 800b1dc:	6abb      	ldr	r3, [r7, #40]	; 0x28
             Init.ClockPowerSave      |\
 800b1de:	431a      	orrs	r2, r3
             Init.HardwareFlowControl |\
 800b1e0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
             Init.BusWide             |\
 800b1e2:	431a      	orrs	r2, r3
             Init.ClockDiv
 800b1e4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
             Init.HardwareFlowControl |\
 800b1e6:	4313      	orrs	r3, r2
  tmpreg |= (Init.ClockEdge           |\
 800b1e8:	68fa      	ldr	r2, [r7, #12]
 800b1ea:	4313      	orrs	r3, r2
 800b1ec:	60fb      	str	r3, [r7, #12]
             ); 
  
  /* Write to SDMMC CLKCR */
  MODIFY_REG(SDIOx->CLKCR, CLKCR_CLEAR_MASK, tmpreg);  
 800b1ee:	687b      	ldr	r3, [r7, #4]
 800b1f0:	685b      	ldr	r3, [r3, #4]
 800b1f2:	f423 43fd 	bic.w	r3, r3, #32384	; 0x7e80
 800b1f6:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 800b1fa:	68fa      	ldr	r2, [r7, #12]
 800b1fc:	431a      	orrs	r2, r3
 800b1fe:	687b      	ldr	r3, [r7, #4]
 800b200:	605a      	str	r2, [r3, #4]

  return HAL_OK;
 800b202:	2300      	movs	r3, #0
}
 800b204:	4618      	mov	r0, r3
 800b206:	3714      	adds	r7, #20
 800b208:	46bd      	mov	sp, r7
 800b20a:	bc80      	pop	{r7}
 800b20c:	b004      	add	sp, #16
 800b20e:	4770      	bx	lr

0800b210 <SDIO_ReadFIFO>:
  * @brief  Read data (word) from Rx FIFO in blocking mode (polling) 
  * @param  SDIOx: Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDIO_ReadFIFO(SDIO_TypeDef *SDIOx)
{
 800b210:	b480      	push	{r7}
 800b212:	b083      	sub	sp, #12
 800b214:	af00      	add	r7, sp, #0
 800b216:	6078      	str	r0, [r7, #4]
  /* Read data from Rx FIFO */ 
  return (SDIOx->FIFO);
 800b218:	687b      	ldr	r3, [r7, #4]
 800b21a:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
}
 800b21e:	4618      	mov	r0, r3
 800b220:	370c      	adds	r7, #12
 800b222:	46bd      	mov	sp, r7
 800b224:	bc80      	pop	{r7}
 800b226:	4770      	bx	lr

0800b228 <SDIO_WriteFIFO>:
  * @param  SDIOx: Pointer to SDMMC register base
  * @param  pWriteData: pointer to data to write
  * @retval HAL status
  */
HAL_StatusTypeDef SDIO_WriteFIFO(SDIO_TypeDef *SDIOx, uint32_t *pWriteData)
{ 
 800b228:	b480      	push	{r7}
 800b22a:	b083      	sub	sp, #12
 800b22c:	af00      	add	r7, sp, #0
 800b22e:	6078      	str	r0, [r7, #4]
 800b230:	6039      	str	r1, [r7, #0]
  /* Write data to FIFO */ 
  SDIOx->FIFO = *pWriteData;
 800b232:	683b      	ldr	r3, [r7, #0]
 800b234:	681a      	ldr	r2, [r3, #0]
 800b236:	687b      	ldr	r3, [r7, #4]
 800b238:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 800b23c:	2300      	movs	r3, #0
}
 800b23e:	4618      	mov	r0, r3
 800b240:	370c      	adds	r7, #12
 800b242:	46bd      	mov	sp, r7
 800b244:	bc80      	pop	{r7}
 800b246:	4770      	bx	lr

0800b248 <SDIO_PowerState_ON>:
  * @brief  Set SDMMC Power state to ON. 
  * @param  SDIOx: Pointer to SDMMC register base
  * @retval HAL status
  */
HAL_StatusTypeDef SDIO_PowerState_ON(SDIO_TypeDef *SDIOx)
{  
 800b248:	b580      	push	{r7, lr}
 800b24a:	b082      	sub	sp, #8
 800b24c:	af00      	add	r7, sp, #0
 800b24e:	6078      	str	r0, [r7, #4]
  /* Set power state to ON */ 
  SDIOx->POWER = SDIO_POWER_PWRCTRL;
 800b250:	687b      	ldr	r3, [r7, #4]
 800b252:	2203      	movs	r2, #3
 800b254:	601a      	str	r2, [r3, #0]

  /* 1ms: required power up waiting time before starting the SD initialization
  sequence */
  HAL_Delay(2);
 800b256:	2002      	movs	r0, #2
 800b258:	f7f7 fd58 	bl	8002d0c <HAL_Delay>
  
  return HAL_OK;
 800b25c:	2300      	movs	r3, #0
}
 800b25e:	4618      	mov	r0, r3
 800b260:	3708      	adds	r7, #8
 800b262:	46bd      	mov	sp, r7
 800b264:	bd80      	pop	{r7, pc}

0800b266 <SDIO_GetPowerState>:
  *            - 0x00: Power OFF
  *            - 0x02: Power UP
  *            - 0x03: Power ON 
  */
uint32_t SDIO_GetPowerState(SDIO_TypeDef *SDIOx)  
{
 800b266:	b480      	push	{r7}
 800b268:	b083      	sub	sp, #12
 800b26a:	af00      	add	r7, sp, #0
 800b26c:	6078      	str	r0, [r7, #4]
  return (SDIOx->POWER & SDIO_POWER_PWRCTRL);
 800b26e:	687b      	ldr	r3, [r7, #4]
 800b270:	681b      	ldr	r3, [r3, #0]
 800b272:	f003 0303 	and.w	r3, r3, #3
}
 800b276:	4618      	mov	r0, r3
 800b278:	370c      	adds	r7, #12
 800b27a:	46bd      	mov	sp, r7
 800b27c:	bc80      	pop	{r7}
 800b27e:	4770      	bx	lr

0800b280 <SDIO_SendCommand>:
  * @param  Command: pointer to a SDIO_CmdInitTypeDef structure that contains 
  *         the configuration information for the SDMMC command
  * @retval HAL status
  */
HAL_StatusTypeDef SDIO_SendCommand(SDIO_TypeDef *SDIOx, SDIO_CmdInitTypeDef *Command)
{
 800b280:	b480      	push	{r7}
 800b282:	b085      	sub	sp, #20
 800b284:	af00      	add	r7, sp, #0
 800b286:	6078      	str	r0, [r7, #4]
 800b288:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0;
 800b28a:	2300      	movs	r3, #0
 800b28c:	60fb      	str	r3, [r7, #12]
  assert_param(IS_SDIO_RESPONSE(Command->Response));
  assert_param(IS_SDIO_WAIT(Command->WaitForInterrupt));
  assert_param(IS_SDIO_CPSM(Command->CPSM));

  /* Set the SDMMC Argument value */
  SDIOx->ARG = Command->Argument;
 800b28e:	683b      	ldr	r3, [r7, #0]
 800b290:	681a      	ldr	r2, [r3, #0]
 800b292:	687b      	ldr	r3, [r7, #4]
 800b294:	609a      	str	r2, [r3, #8]

  /* Set SDMMC command parameters */
  tmpreg |= (uint32_t)(Command->CmdIndex         |\
 800b296:	683b      	ldr	r3, [r7, #0]
 800b298:	685a      	ldr	r2, [r3, #4]
                       Command->Response         |\
 800b29a:	683b      	ldr	r3, [r7, #0]
 800b29c:	689b      	ldr	r3, [r3, #8]
  tmpreg |= (uint32_t)(Command->CmdIndex         |\
 800b29e:	431a      	orrs	r2, r3
                       Command->WaitForInterrupt |\
 800b2a0:	683b      	ldr	r3, [r7, #0]
 800b2a2:	68db      	ldr	r3, [r3, #12]
                       Command->Response         |\
 800b2a4:	431a      	orrs	r2, r3
                       Command->CPSM);
 800b2a6:	683b      	ldr	r3, [r7, #0]
 800b2a8:	691b      	ldr	r3, [r3, #16]
                       Command->WaitForInterrupt |\
 800b2aa:	4313      	orrs	r3, r2
  tmpreg |= (uint32_t)(Command->CmdIndex         |\
 800b2ac:	68fa      	ldr	r2, [r7, #12]
 800b2ae:	4313      	orrs	r3, r2
 800b2b0:	60fb      	str	r3, [r7, #12]
  
  /* Write to SDMMC CMD register */
  MODIFY_REG(SDIOx->CMD, CMD_CLEAR_MASK, tmpreg); 
 800b2b2:	687b      	ldr	r3, [r7, #4]
 800b2b4:	68db      	ldr	r3, [r3, #12]
 800b2b6:	f423 637f 	bic.w	r3, r3, #4080	; 0xff0
 800b2ba:	f023 030f 	bic.w	r3, r3, #15
 800b2be:	68fa      	ldr	r2, [r7, #12]
 800b2c0:	431a      	orrs	r2, r3
 800b2c2:	687b      	ldr	r3, [r7, #4]
 800b2c4:	60da      	str	r2, [r3, #12]
  
  return HAL_OK;  
 800b2c6:	2300      	movs	r3, #0
}
 800b2c8:	4618      	mov	r0, r3
 800b2ca:	3714      	adds	r7, #20
 800b2cc:	46bd      	mov	sp, r7
 800b2ce:	bc80      	pop	{r7}
 800b2d0:	4770      	bx	lr

0800b2d2 <SDIO_GetCommandResponse>:
  * @brief  Return the command index of last command for which response received
  * @param  SDIOx: Pointer to SDMMC register base
  * @retval Command index of the last command response received
  */
uint8_t SDIO_GetCommandResponse(SDIO_TypeDef *SDIOx)
{
 800b2d2:	b480      	push	{r7}
 800b2d4:	b083      	sub	sp, #12
 800b2d6:	af00      	add	r7, sp, #0
 800b2d8:	6078      	str	r0, [r7, #4]
  return (uint8_t)(SDIOx->RESPCMD);
 800b2da:	687b      	ldr	r3, [r7, #4]
 800b2dc:	691b      	ldr	r3, [r3, #16]
 800b2de:	b2db      	uxtb	r3, r3
}
 800b2e0:	4618      	mov	r0, r3
 800b2e2:	370c      	adds	r7, #12
 800b2e4:	46bd      	mov	sp, r7
 800b2e6:	bc80      	pop	{r7}
 800b2e8:	4770      	bx	lr

0800b2ea <SDIO_GetResponse>:
  *            @arg SDIO_RESP3: Response Register 3
  *            @arg SDIO_RESP4: Response Register 4  
  * @retval The Corresponding response register value
  */
uint32_t SDIO_GetResponse(SDIO_TypeDef *SDIOx, uint32_t Response)
{
 800b2ea:	b480      	push	{r7}
 800b2ec:	b085      	sub	sp, #20
 800b2ee:	af00      	add	r7, sp, #0
 800b2f0:	6078      	str	r0, [r7, #4]
 800b2f2:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_SDIO_RESP(Response));
  
  /* Get the response */
  tmp = (uint32_t)(&(SDIOx->RESP1)) + Response;
 800b2f4:	687b      	ldr	r3, [r7, #4]
 800b2f6:	3314      	adds	r3, #20
 800b2f8:	461a      	mov	r2, r3
 800b2fa:	683b      	ldr	r3, [r7, #0]
 800b2fc:	4413      	add	r3, r2
 800b2fe:	60fb      	str	r3, [r7, #12]
  
  return (*(__IO uint32_t *) tmp);
 800b300:	68fb      	ldr	r3, [r7, #12]
 800b302:	681b      	ldr	r3, [r3, #0]
}  
 800b304:	4618      	mov	r0, r3
 800b306:	3714      	adds	r7, #20
 800b308:	46bd      	mov	sp, r7
 800b30a:	bc80      	pop	{r7}
 800b30c:	4770      	bx	lr

0800b30e <SDIO_ConfigData>:
  * @param  Data : pointer to a SDIO_DataInitTypeDef structure 
  *         that contains the configuration information for the SDMMC data.
  * @retval HAL status
  */
HAL_StatusTypeDef SDIO_ConfigData(SDIO_TypeDef *SDIOx, SDIO_DataInitTypeDef* Data)
{
 800b30e:	b480      	push	{r7}
 800b310:	b085      	sub	sp, #20
 800b312:	af00      	add	r7, sp, #0
 800b314:	6078      	str	r0, [r7, #4]
 800b316:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0;
 800b318:	2300      	movs	r3, #0
 800b31a:	60fb      	str	r3, [r7, #12]
  assert_param(IS_SDIO_TRANSFER_DIR(Data->TransferDir));
  assert_param(IS_SDIO_TRANSFER_MODE(Data->TransferMode));
  assert_param(IS_SDIO_DPSM(Data->DPSM));

  /* Set the SDMMC Data TimeOut value */
  SDIOx->DTIMER = Data->DataTimeOut;
 800b31c:	683b      	ldr	r3, [r7, #0]
 800b31e:	681a      	ldr	r2, [r3, #0]
 800b320:	687b      	ldr	r3, [r7, #4]
 800b322:	625a      	str	r2, [r3, #36]	; 0x24

  /* Set the SDMMC DataLength value */
  SDIOx->DLEN = Data->DataLength;
 800b324:	683b      	ldr	r3, [r7, #0]
 800b326:	685a      	ldr	r2, [r3, #4]
 800b328:	687b      	ldr	r3, [r7, #4]
 800b32a:	629a      	str	r2, [r3, #40]	; 0x28

  /* Set the SDMMC data configuration parameters */
  tmpreg |= (uint32_t)(Data->DataBlockSize |\
 800b32c:	683b      	ldr	r3, [r7, #0]
 800b32e:	689a      	ldr	r2, [r3, #8]
                       Data->TransferDir   |\
 800b330:	683b      	ldr	r3, [r7, #0]
 800b332:	68db      	ldr	r3, [r3, #12]
  tmpreg |= (uint32_t)(Data->DataBlockSize |\
 800b334:	431a      	orrs	r2, r3
                       Data->TransferMode  |\
 800b336:	683b      	ldr	r3, [r7, #0]
 800b338:	691b      	ldr	r3, [r3, #16]
                       Data->TransferDir   |\
 800b33a:	431a      	orrs	r2, r3
                       Data->DPSM);
 800b33c:	683b      	ldr	r3, [r7, #0]
 800b33e:	695b      	ldr	r3, [r3, #20]
                       Data->TransferMode  |\
 800b340:	4313      	orrs	r3, r2
  tmpreg |= (uint32_t)(Data->DataBlockSize |\
 800b342:	68fa      	ldr	r2, [r7, #12]
 800b344:	4313      	orrs	r3, r2
 800b346:	60fb      	str	r3, [r7, #12]
  
  /* Write to SDMMC DCTRL */
  MODIFY_REG(SDIOx->DCTRL, DCTRL_CLEAR_MASK, tmpreg);
 800b348:	687b      	ldr	r3, [r7, #4]
 800b34a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b34c:	f023 02f7 	bic.w	r2, r3, #247	; 0xf7
 800b350:	68fb      	ldr	r3, [r7, #12]
 800b352:	431a      	orrs	r2, r3
 800b354:	687b      	ldr	r3, [r7, #4]
 800b356:	62da      	str	r2, [r3, #44]	; 0x2c

  return HAL_OK;
 800b358:	2300      	movs	r3, #0

}
 800b35a:	4618      	mov	r0, r3
 800b35c:	3714      	adds	r7, #20
 800b35e:	46bd      	mov	sp, r7
 800b360:	bc80      	pop	{r7}
 800b362:	4770      	bx	lr

0800b364 <SDMMC_CmdBlockLength>:
  * @brief  Send the Data Block Lenght command and check the response
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdBlockLength(SDIO_TypeDef *SDIOx, uint32_t BlockSize)
{
 800b364:	b580      	push	{r7, lr}
 800b366:	b088      	sub	sp, #32
 800b368:	af00      	add	r7, sp, #0
 800b36a:	6078      	str	r0, [r7, #4]
 800b36c:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)BlockSize;
 800b36e:	683b      	ldr	r3, [r7, #0]
 800b370:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SET_BLOCKLEN;
 800b372:	2310      	movs	r3, #16
 800b374:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800b376:	2340      	movs	r3, #64	; 0x40
 800b378:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800b37a:	2300      	movs	r3, #0
 800b37c:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800b37e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800b382:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800b384:	f107 0308 	add.w	r3, r7, #8
 800b388:	4619      	mov	r1, r3
 800b38a:	6878      	ldr	r0, [r7, #4]
 800b38c:	f7ff ff78 	bl	800b280 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_SET_BLOCKLEN, SDIO_CMDTIMEOUT);
 800b390:	f241 3288 	movw	r2, #5000	; 0x1388
 800b394:	2110      	movs	r1, #16
 800b396:	6878      	ldr	r0, [r7, #4]
 800b398:	f000 fa40 	bl	800b81c <SDMMC_GetCmdResp1>
 800b39c:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800b39e:	69fb      	ldr	r3, [r7, #28]
}
 800b3a0:	4618      	mov	r0, r3
 800b3a2:	3720      	adds	r7, #32
 800b3a4:	46bd      	mov	sp, r7
 800b3a6:	bd80      	pop	{r7, pc}

0800b3a8 <SDMMC_CmdReadSingleBlock>:
  * @brief  Send the Read Single Block command and check the response
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdReadSingleBlock(SDIO_TypeDef *SDIOx, uint32_t ReadAdd)
{
 800b3a8:	b580      	push	{r7, lr}
 800b3aa:	b088      	sub	sp, #32
 800b3ac:	af00      	add	r7, sp, #0
 800b3ae:	6078      	str	r0, [r7, #4]
 800b3b0:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)ReadAdd;
 800b3b2:	683b      	ldr	r3, [r7, #0]
 800b3b4:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_READ_SINGLE_BLOCK;
 800b3b6:	2311      	movs	r3, #17
 800b3b8:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800b3ba:	2340      	movs	r3, #64	; 0x40
 800b3bc:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800b3be:	2300      	movs	r3, #0
 800b3c0:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800b3c2:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800b3c6:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800b3c8:	f107 0308 	add.w	r3, r7, #8
 800b3cc:	4619      	mov	r1, r3
 800b3ce:	6878      	ldr	r0, [r7, #4]
 800b3d0:	f7ff ff56 	bl	800b280 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_READ_SINGLE_BLOCK, SDIO_CMDTIMEOUT);
 800b3d4:	f241 3288 	movw	r2, #5000	; 0x1388
 800b3d8:	2111      	movs	r1, #17
 800b3da:	6878      	ldr	r0, [r7, #4]
 800b3dc:	f000 fa1e 	bl	800b81c <SDMMC_GetCmdResp1>
 800b3e0:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800b3e2:	69fb      	ldr	r3, [r7, #28]
}
 800b3e4:	4618      	mov	r0, r3
 800b3e6:	3720      	adds	r7, #32
 800b3e8:	46bd      	mov	sp, r7
 800b3ea:	bd80      	pop	{r7, pc}

0800b3ec <SDMMC_CmdReadMultiBlock>:
  * @brief  Send the Read Multi Block command and check the response
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdReadMultiBlock(SDIO_TypeDef *SDIOx, uint32_t ReadAdd)
{
 800b3ec:	b580      	push	{r7, lr}
 800b3ee:	b088      	sub	sp, #32
 800b3f0:	af00      	add	r7, sp, #0
 800b3f2:	6078      	str	r0, [r7, #4]
 800b3f4:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)ReadAdd;
 800b3f6:	683b      	ldr	r3, [r7, #0]
 800b3f8:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_READ_MULT_BLOCK;
 800b3fa:	2312      	movs	r3, #18
 800b3fc:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800b3fe:	2340      	movs	r3, #64	; 0x40
 800b400:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800b402:	2300      	movs	r3, #0
 800b404:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800b406:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800b40a:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800b40c:	f107 0308 	add.w	r3, r7, #8
 800b410:	4619      	mov	r1, r3
 800b412:	6878      	ldr	r0, [r7, #4]
 800b414:	f7ff ff34 	bl	800b280 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_READ_MULT_BLOCK, SDIO_CMDTIMEOUT);
 800b418:	f241 3288 	movw	r2, #5000	; 0x1388
 800b41c:	2112      	movs	r1, #18
 800b41e:	6878      	ldr	r0, [r7, #4]
 800b420:	f000 f9fc 	bl	800b81c <SDMMC_GetCmdResp1>
 800b424:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800b426:	69fb      	ldr	r3, [r7, #28]
}
 800b428:	4618      	mov	r0, r3
 800b42a:	3720      	adds	r7, #32
 800b42c:	46bd      	mov	sp, r7
 800b42e:	bd80      	pop	{r7, pc}

0800b430 <SDMMC_CmdWriteSingleBlock>:
  * @brief  Send the Write Single Block command and check the response
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdWriteSingleBlock(SDIO_TypeDef *SDIOx, uint32_t WriteAdd)
{
 800b430:	b580      	push	{r7, lr}
 800b432:	b088      	sub	sp, #32
 800b434:	af00      	add	r7, sp, #0
 800b436:	6078      	str	r0, [r7, #4]
 800b438:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)WriteAdd;
 800b43a:	683b      	ldr	r3, [r7, #0]
 800b43c:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_WRITE_SINGLE_BLOCK;
 800b43e:	2318      	movs	r3, #24
 800b440:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800b442:	2340      	movs	r3, #64	; 0x40
 800b444:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800b446:	2300      	movs	r3, #0
 800b448:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800b44a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800b44e:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800b450:	f107 0308 	add.w	r3, r7, #8
 800b454:	4619      	mov	r1, r3
 800b456:	6878      	ldr	r0, [r7, #4]
 800b458:	f7ff ff12 	bl	800b280 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_WRITE_SINGLE_BLOCK, SDIO_CMDTIMEOUT);
 800b45c:	f241 3288 	movw	r2, #5000	; 0x1388
 800b460:	2118      	movs	r1, #24
 800b462:	6878      	ldr	r0, [r7, #4]
 800b464:	f000 f9da 	bl	800b81c <SDMMC_GetCmdResp1>
 800b468:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800b46a:	69fb      	ldr	r3, [r7, #28]
}
 800b46c:	4618      	mov	r0, r3
 800b46e:	3720      	adds	r7, #32
 800b470:	46bd      	mov	sp, r7
 800b472:	bd80      	pop	{r7, pc}

0800b474 <SDMMC_CmdWriteMultiBlock>:
  * @brief  Send the Write Multi Block command and check the response
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdWriteMultiBlock(SDIO_TypeDef *SDIOx, uint32_t WriteAdd)
{
 800b474:	b580      	push	{r7, lr}
 800b476:	b088      	sub	sp, #32
 800b478:	af00      	add	r7, sp, #0
 800b47a:	6078      	str	r0, [r7, #4]
 800b47c:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)WriteAdd;
 800b47e:	683b      	ldr	r3, [r7, #0]
 800b480:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_WRITE_MULT_BLOCK;
 800b482:	2319      	movs	r3, #25
 800b484:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800b486:	2340      	movs	r3, #64	; 0x40
 800b488:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800b48a:	2300      	movs	r3, #0
 800b48c:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800b48e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800b492:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800b494:	f107 0308 	add.w	r3, r7, #8
 800b498:	4619      	mov	r1, r3
 800b49a:	6878      	ldr	r0, [r7, #4]
 800b49c:	f7ff fef0 	bl	800b280 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_WRITE_MULT_BLOCK, SDIO_CMDTIMEOUT);
 800b4a0:	f241 3288 	movw	r2, #5000	; 0x1388
 800b4a4:	2119      	movs	r1, #25
 800b4a6:	6878      	ldr	r0, [r7, #4]
 800b4a8:	f000 f9b8 	bl	800b81c <SDMMC_GetCmdResp1>
 800b4ac:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800b4ae:	69fb      	ldr	r3, [r7, #28]
}
 800b4b0:	4618      	mov	r0, r3
 800b4b2:	3720      	adds	r7, #32
 800b4b4:	46bd      	mov	sp, r7
 800b4b6:	bd80      	pop	{r7, pc}

0800b4b8 <SDMMC_CmdStopTransfer>:
  * @brief  Send the Stop Transfer command and check the response.
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdStopTransfer(SDIO_TypeDef *SDIOx)
{
 800b4b8:	b580      	push	{r7, lr}
 800b4ba:	b088      	sub	sp, #32
 800b4bc:	af00      	add	r7, sp, #0
 800b4be:	6078      	str	r0, [r7, #4]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD12 STOP_TRANSMISSION  */
  sdmmc_cmdinit.Argument         = 0U;
 800b4c0:	2300      	movs	r3, #0
 800b4c2:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_STOP_TRANSMISSION;
 800b4c4:	230c      	movs	r3, #12
 800b4c6:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800b4c8:	2340      	movs	r3, #64	; 0x40
 800b4ca:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800b4cc:	2300      	movs	r3, #0
 800b4ce:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800b4d0:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800b4d4:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800b4d6:	f107 0308 	add.w	r3, r7, #8
 800b4da:	4619      	mov	r1, r3
 800b4dc:	6878      	ldr	r0, [r7, #4]
 800b4de:	f7ff fecf 	bl	800b280 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_STOP_TRANSMISSION, SDIO_STOPTRANSFERTIMEOUT);
 800b4e2:	4a05      	ldr	r2, [pc, #20]	; (800b4f8 <SDMMC_CmdStopTransfer+0x40>)
 800b4e4:	210c      	movs	r1, #12
 800b4e6:	6878      	ldr	r0, [r7, #4]
 800b4e8:	f000 f998 	bl	800b81c <SDMMC_GetCmdResp1>
 800b4ec:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800b4ee:	69fb      	ldr	r3, [r7, #28]
}
 800b4f0:	4618      	mov	r0, r3
 800b4f2:	3720      	adds	r7, #32
 800b4f4:	46bd      	mov	sp, r7
 800b4f6:	bd80      	pop	{r7, pc}
 800b4f8:	05f5e100 	.word	0x05f5e100

0800b4fc <SDMMC_CmdSelDesel>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  addr: Address of the card to be selected  
  * @retval HAL status
  */
uint32_t SDMMC_CmdSelDesel(SDIO_TypeDef *SDIOx, uint64_t Addr)
{
 800b4fc:	b580      	push	{r7, lr}
 800b4fe:	b08a      	sub	sp, #40	; 0x28
 800b500:	af00      	add	r7, sp, #0
 800b502:	60f8      	str	r0, [r7, #12]
 800b504:	e9c7 2300 	strd	r2, r3, [r7]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD7 SDMMC_SEL_DESEL_CARD */
  sdmmc_cmdinit.Argument         = (uint32_t)Addr;
 800b508:	683b      	ldr	r3, [r7, #0]
 800b50a:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEL_DESEL_CARD;
 800b50c:	2307      	movs	r3, #7
 800b50e:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800b510:	2340      	movs	r3, #64	; 0x40
 800b512:	61bb      	str	r3, [r7, #24]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800b514:	2300      	movs	r3, #0
 800b516:	61fb      	str	r3, [r7, #28]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800b518:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800b51c:	623b      	str	r3, [r7, #32]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800b51e:	f107 0310 	add.w	r3, r7, #16
 800b522:	4619      	mov	r1, r3
 800b524:	68f8      	ldr	r0, [r7, #12]
 800b526:	f7ff feab 	bl	800b280 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_SEL_DESEL_CARD, SDIO_CMDTIMEOUT);
 800b52a:	f241 3288 	movw	r2, #5000	; 0x1388
 800b52e:	2107      	movs	r1, #7
 800b530:	68f8      	ldr	r0, [r7, #12]
 800b532:	f000 f973 	bl	800b81c <SDMMC_GetCmdResp1>
 800b536:	6278      	str	r0, [r7, #36]	; 0x24

  return errorstate;
 800b538:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 800b53a:	4618      	mov	r0, r3
 800b53c:	3728      	adds	r7, #40	; 0x28
 800b53e:	46bd      	mov	sp, r7
 800b540:	bd80      	pop	{r7, pc}

0800b542 <SDMMC_CmdGoIdleState>:
  * @brief  Send the Go Idle State command and check the response.
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdGoIdleState(SDIO_TypeDef *SDIOx)
{
 800b542:	b580      	push	{r7, lr}
 800b544:	b088      	sub	sp, #32
 800b546:	af00      	add	r7, sp, #0
 800b548:	6078      	str	r0, [r7, #4]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = 0U;
 800b54a:	2300      	movs	r3, #0
 800b54c:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_GO_IDLE_STATE;
 800b54e:	2300      	movs	r3, #0
 800b550:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_NO;
 800b552:	2300      	movs	r3, #0
 800b554:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800b556:	2300      	movs	r3, #0
 800b558:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800b55a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800b55e:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800b560:	f107 0308 	add.w	r3, r7, #8
 800b564:	4619      	mov	r1, r3
 800b566:	6878      	ldr	r0, [r7, #4]
 800b568:	f7ff fe8a 	bl	800b280 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdError(SDIOx);
 800b56c:	6878      	ldr	r0, [r7, #4]
 800b56e:	f000 f92d 	bl	800b7cc <SDMMC_GetCmdError>
 800b572:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800b574:	69fb      	ldr	r3, [r7, #28]
}
 800b576:	4618      	mov	r0, r3
 800b578:	3720      	adds	r7, #32
 800b57a:	46bd      	mov	sp, r7
 800b57c:	bd80      	pop	{r7, pc}

0800b57e <SDMMC_CmdOperCond>:
  * @brief  Send the Operating Condition command and check the response.
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdOperCond(SDIO_TypeDef *SDIOx)
{
 800b57e:	b580      	push	{r7, lr}
 800b580:	b088      	sub	sp, #32
 800b582:	af00      	add	r7, sp, #0
 800b584:	6078      	str	r0, [r7, #4]
  /* Send CMD8 to verify SD card interface operating condition */
  /* Argument: - [31:12]: Reserved (shall be set to '0')
  - [11:8]: Supply Voltage (VHS) 0x1 (Range: 2.7-3.6 V)
  - [7:0]: Check Pattern (recommended 0xAA) */
  /* CMD Response: R7 */
  sdmmc_cmdinit.Argument         = SDMMC_CHECK_PATTERN;
 800b586:	f44f 73d5 	mov.w	r3, #426	; 0x1aa
 800b58a:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_HS_SEND_EXT_CSD;
 800b58c:	2308      	movs	r3, #8
 800b58e:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800b590:	2340      	movs	r3, #64	; 0x40
 800b592:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800b594:	2300      	movs	r3, #0
 800b596:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800b598:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800b59c:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800b59e:	f107 0308 	add.w	r3, r7, #8
 800b5a2:	4619      	mov	r1, r3
 800b5a4:	6878      	ldr	r0, [r7, #4]
 800b5a6:	f7ff fe6b 	bl	800b280 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp7(SDIOx);
 800b5aa:	6878      	ldr	r0, [r7, #4]
 800b5ac:	f000 fb16 	bl	800bbdc <SDMMC_GetCmdResp7>
 800b5b0:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800b5b2:	69fb      	ldr	r3, [r7, #28]
}
 800b5b4:	4618      	mov	r0, r3
 800b5b6:	3720      	adds	r7, #32
 800b5b8:	46bd      	mov	sp, r7
 800b5ba:	bd80      	pop	{r7, pc}

0800b5bc <SDMMC_CmdAppCommand>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  Argument: Command Argument 
  * @retval HAL status
  */
uint32_t SDMMC_CmdAppCommand(SDIO_TypeDef *SDIOx, uint32_t Argument)
{
 800b5bc:	b580      	push	{r7, lr}
 800b5be:	b088      	sub	sp, #32
 800b5c0:	af00      	add	r7, sp, #0
 800b5c2:	6078      	str	r0, [r7, #4]
 800b5c4:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = (uint32_t)Argument;
 800b5c6:	683b      	ldr	r3, [r7, #0]
 800b5c8:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_APP_CMD;
 800b5ca:	2337      	movs	r3, #55	; 0x37
 800b5cc:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800b5ce:	2340      	movs	r3, #64	; 0x40
 800b5d0:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800b5d2:	2300      	movs	r3, #0
 800b5d4:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800b5d6:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800b5da:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800b5dc:	f107 0308 	add.w	r3, r7, #8
 800b5e0:	4619      	mov	r1, r3
 800b5e2:	6878      	ldr	r0, [r7, #4]
 800b5e4:	f7ff fe4c 	bl	800b280 <SDIO_SendCommand>
  
  /* Check for error conditions */
  /* If there is a HAL_ERROR, it is a MMC card, else
  it is a SD card: SD card 2.0 (voltage range mismatch)
     or SD card 1.x */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_APP_CMD, SDIO_CMDTIMEOUT);
 800b5e8:	f241 3288 	movw	r2, #5000	; 0x1388
 800b5ec:	2137      	movs	r1, #55	; 0x37
 800b5ee:	6878      	ldr	r0, [r7, #4]
 800b5f0:	f000 f914 	bl	800b81c <SDMMC_GetCmdResp1>
 800b5f4:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800b5f6:	69fb      	ldr	r3, [r7, #28]
}
 800b5f8:	4618      	mov	r0, r3
 800b5fa:	3720      	adds	r7, #32
 800b5fc:	46bd      	mov	sp, r7
 800b5fe:	bd80      	pop	{r7, pc}

0800b600 <SDMMC_CmdAppOperCommand>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  Argument: Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdAppOperCommand(SDIO_TypeDef *SDIOx, uint32_t Argument)
{
 800b600:	b580      	push	{r7, lr}
 800b602:	b088      	sub	sp, #32
 800b604:	af00      	add	r7, sp, #0
 800b606:	6078      	str	r0, [r7, #4]
 800b608:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = SDMMC_VOLTAGE_WINDOW_SD | Argument;
 800b60a:	683b      	ldr	r3, [r7, #0]
 800b60c:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800b610:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800b614:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SD_APP_OP_COND;
 800b616:	2329      	movs	r3, #41	; 0x29
 800b618:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800b61a:	2340      	movs	r3, #64	; 0x40
 800b61c:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800b61e:	2300      	movs	r3, #0
 800b620:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800b622:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800b626:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800b628:	f107 0308 	add.w	r3, r7, #8
 800b62c:	4619      	mov	r1, r3
 800b62e:	6878      	ldr	r0, [r7, #4]
 800b630:	f7ff fe26 	bl	800b280 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp3(SDIOx);
 800b634:	6878      	ldr	r0, [r7, #4]
 800b636:	f000 fa23 	bl	800ba80 <SDMMC_GetCmdResp3>
 800b63a:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800b63c:	69fb      	ldr	r3, [r7, #28]
}
 800b63e:	4618      	mov	r0, r3
 800b640:	3720      	adds	r7, #32
 800b642:	46bd      	mov	sp, r7
 800b644:	bd80      	pop	{r7, pc}

0800b646 <SDMMC_CmdBusWidth>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  BusWidth: BusWidth
  * @retval HAL status
  */
uint32_t SDMMC_CmdBusWidth(SDIO_TypeDef *SDIOx, uint32_t BusWidth)
{
 800b646:	b580      	push	{r7, lr}
 800b648:	b088      	sub	sp, #32
 800b64a:	af00      	add	r7, sp, #0
 800b64c:	6078      	str	r0, [r7, #4]
 800b64e:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = (uint32_t)BusWidth;
 800b650:	683b      	ldr	r3, [r7, #0]
 800b652:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_APP_SD_SET_BUSWIDTH;
 800b654:	2306      	movs	r3, #6
 800b656:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800b658:	2340      	movs	r3, #64	; 0x40
 800b65a:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800b65c:	2300      	movs	r3, #0
 800b65e:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800b660:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800b664:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800b666:	f107 0308 	add.w	r3, r7, #8
 800b66a:	4619      	mov	r1, r3
 800b66c:	6878      	ldr	r0, [r7, #4]
 800b66e:	f7ff fe07 	bl	800b280 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_APP_SD_SET_BUSWIDTH, SDIO_CMDTIMEOUT);
 800b672:	f241 3288 	movw	r2, #5000	; 0x1388
 800b676:	2106      	movs	r1, #6
 800b678:	6878      	ldr	r0, [r7, #4]
 800b67a:	f000 f8cf 	bl	800b81c <SDMMC_GetCmdResp1>
 800b67e:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800b680:	69fb      	ldr	r3, [r7, #28]
}
 800b682:	4618      	mov	r0, r3
 800b684:	3720      	adds	r7, #32
 800b686:	46bd      	mov	sp, r7
 800b688:	bd80      	pop	{r7, pc}

0800b68a <SDMMC_CmdSendSCR>:
  * @brief  Send the Send SCR command and check the response.
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendSCR(SDIO_TypeDef *SDIOx)
{
 800b68a:	b580      	push	{r7, lr}
 800b68c:	b088      	sub	sp, #32
 800b68e:	af00      	add	r7, sp, #0
 800b690:	6078      	str	r0, [r7, #4]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD51 SD_APP_SEND_SCR */
  sdmmc_cmdinit.Argument         = 0U;
 800b692:	2300      	movs	r3, #0
 800b694:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SD_APP_SEND_SCR;
 800b696:	2333      	movs	r3, #51	; 0x33
 800b698:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800b69a:	2340      	movs	r3, #64	; 0x40
 800b69c:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800b69e:	2300      	movs	r3, #0
 800b6a0:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800b6a2:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800b6a6:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800b6a8:	f107 0308 	add.w	r3, r7, #8
 800b6ac:	4619      	mov	r1, r3
 800b6ae:	6878      	ldr	r0, [r7, #4]
 800b6b0:	f7ff fde6 	bl	800b280 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_SD_APP_SEND_SCR, SDIO_CMDTIMEOUT);
 800b6b4:	f241 3288 	movw	r2, #5000	; 0x1388
 800b6b8:	2133      	movs	r1, #51	; 0x33
 800b6ba:	6878      	ldr	r0, [r7, #4]
 800b6bc:	f000 f8ae 	bl	800b81c <SDMMC_GetCmdResp1>
 800b6c0:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800b6c2:	69fb      	ldr	r3, [r7, #28]
}
 800b6c4:	4618      	mov	r0, r3
 800b6c6:	3720      	adds	r7, #32
 800b6c8:	46bd      	mov	sp, r7
 800b6ca:	bd80      	pop	{r7, pc}

0800b6cc <SDMMC_CmdSendCID>:
  * @brief  Send the Send CID command and check the response.
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendCID(SDIO_TypeDef *SDIOx)
{
 800b6cc:	b580      	push	{r7, lr}
 800b6ce:	b088      	sub	sp, #32
 800b6d0:	af00      	add	r7, sp, #0
 800b6d2:	6078      	str	r0, [r7, #4]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD2 ALL_SEND_CID */
  sdmmc_cmdinit.Argument         = 0U;
 800b6d4:	2300      	movs	r3, #0
 800b6d6:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_ALL_SEND_CID;
 800b6d8:	2302      	movs	r3, #2
 800b6da:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_LONG;
 800b6dc:	23c0      	movs	r3, #192	; 0xc0
 800b6de:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800b6e0:	2300      	movs	r3, #0
 800b6e2:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800b6e4:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800b6e8:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800b6ea:	f107 0308 	add.w	r3, r7, #8
 800b6ee:	4619      	mov	r1, r3
 800b6f0:	6878      	ldr	r0, [r7, #4]
 800b6f2:	f7ff fdc5 	bl	800b280 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp2(SDIOx);
 800b6f6:	6878      	ldr	r0, [r7, #4]
 800b6f8:	f000 f97c 	bl	800b9f4 <SDMMC_GetCmdResp2>
 800b6fc:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800b6fe:	69fb      	ldr	r3, [r7, #28]
}
 800b700:	4618      	mov	r0, r3
 800b702:	3720      	adds	r7, #32
 800b704:	46bd      	mov	sp, r7
 800b706:	bd80      	pop	{r7, pc}

0800b708 <SDMMC_CmdSendCSD>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  Argument: Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendCSD(SDIO_TypeDef *SDIOx, uint32_t Argument)
{
 800b708:	b580      	push	{r7, lr}
 800b70a:	b088      	sub	sp, #32
 800b70c:	af00      	add	r7, sp, #0
 800b70e:	6078      	str	r0, [r7, #4]
 800b710:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD9 SEND_CSD */
  sdmmc_cmdinit.Argument         = Argument;
 800b712:	683b      	ldr	r3, [r7, #0]
 800b714:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEND_CSD;
 800b716:	2309      	movs	r3, #9
 800b718:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_LONG;
 800b71a:	23c0      	movs	r3, #192	; 0xc0
 800b71c:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800b71e:	2300      	movs	r3, #0
 800b720:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800b722:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800b726:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800b728:	f107 0308 	add.w	r3, r7, #8
 800b72c:	4619      	mov	r1, r3
 800b72e:	6878      	ldr	r0, [r7, #4]
 800b730:	f7ff fda6 	bl	800b280 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp2(SDIOx);
 800b734:	6878      	ldr	r0, [r7, #4]
 800b736:	f000 f95d 	bl	800b9f4 <SDMMC_GetCmdResp2>
 800b73a:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800b73c:	69fb      	ldr	r3, [r7, #28]
}
 800b73e:	4618      	mov	r0, r3
 800b740:	3720      	adds	r7, #32
 800b742:	46bd      	mov	sp, r7
 800b744:	bd80      	pop	{r7, pc}

0800b746 <SDMMC_CmdSetRelAdd>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  pRCA: Card RCA  
  * @retval HAL status
  */
uint32_t SDMMC_CmdSetRelAdd(SDIO_TypeDef *SDIOx, uint16_t *pRCA)
{
 800b746:	b580      	push	{r7, lr}
 800b748:	b088      	sub	sp, #32
 800b74a:	af00      	add	r7, sp, #0
 800b74c:	6078      	str	r0, [r7, #4]
 800b74e:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD3 SD_CMD_SET_REL_ADDR */
  sdmmc_cmdinit.Argument         = 0U;
 800b750:	2300      	movs	r3, #0
 800b752:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SET_REL_ADDR;
 800b754:	2303      	movs	r3, #3
 800b756:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800b758:	2340      	movs	r3, #64	; 0x40
 800b75a:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800b75c:	2300      	movs	r3, #0
 800b75e:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800b760:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800b764:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800b766:	f107 0308 	add.w	r3, r7, #8
 800b76a:	4619      	mov	r1, r3
 800b76c:	6878      	ldr	r0, [r7, #4]
 800b76e:	f7ff fd87 	bl	800b280 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp6(SDIOx, SDMMC_CMD_SET_REL_ADDR, pRCA);
 800b772:	683a      	ldr	r2, [r7, #0]
 800b774:	2103      	movs	r1, #3
 800b776:	6878      	ldr	r0, [r7, #4]
 800b778:	f000 f9bc 	bl	800baf4 <SDMMC_GetCmdResp6>
 800b77c:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800b77e:	69fb      	ldr	r3, [r7, #28]
}
 800b780:	4618      	mov	r0, r3
 800b782:	3720      	adds	r7, #32
 800b784:	46bd      	mov	sp, r7
 800b786:	bd80      	pop	{r7, pc}

0800b788 <SDMMC_CmdSendStatus>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  Argument: Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendStatus(SDIO_TypeDef *SDIOx, uint32_t Argument)
{
 800b788:	b580      	push	{r7, lr}
 800b78a:	b088      	sub	sp, #32
 800b78c:	af00      	add	r7, sp, #0
 800b78e:	6078      	str	r0, [r7, #4]
 800b790:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = Argument;
 800b792:	683b      	ldr	r3, [r7, #0]
 800b794:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEND_STATUS;
 800b796:	230d      	movs	r3, #13
 800b798:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800b79a:	2340      	movs	r3, #64	; 0x40
 800b79c:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800b79e:	2300      	movs	r3, #0
 800b7a0:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800b7a2:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800b7a6:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800b7a8:	f107 0308 	add.w	r3, r7, #8
 800b7ac:	4619      	mov	r1, r3
 800b7ae:	6878      	ldr	r0, [r7, #4]
 800b7b0:	f7ff fd66 	bl	800b280 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_SEND_STATUS, SDIO_CMDTIMEOUT);
 800b7b4:	f241 3288 	movw	r2, #5000	; 0x1388
 800b7b8:	210d      	movs	r1, #13
 800b7ba:	6878      	ldr	r0, [r7, #4]
 800b7bc:	f000 f82e 	bl	800b81c <SDMMC_GetCmdResp1>
 800b7c0:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800b7c2:	69fb      	ldr	r3, [r7, #28]
}
 800b7c4:	4618      	mov	r0, r3
 800b7c6:	3720      	adds	r7, #32
 800b7c8:	46bd      	mov	sp, r7
 800b7ca:	bd80      	pop	{r7, pc}

0800b7cc <SDMMC_GetCmdError>:
  * @brief  Checks for error conditions for CMD0.
  * @param  hsd: SD handle
  * @retval SD Card error state
  */
static uint32_t SDMMC_GetCmdError(SDIO_TypeDef *SDIOx)
{
 800b7cc:	b490      	push	{r4, r7}
 800b7ce:	b082      	sub	sp, #8
 800b7d0:	af00      	add	r7, sp, #0
 800b7d2:	6078      	str	r0, [r7, #4]
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDIO_CMDTIMEOUT is expressed in ms */
  register uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 800b7d4:	4b0f      	ldr	r3, [pc, #60]	; (800b814 <SDMMC_GetCmdError+0x48>)
 800b7d6:	681b      	ldr	r3, [r3, #0]
 800b7d8:	4a0f      	ldr	r2, [pc, #60]	; (800b818 <SDMMC_GetCmdError+0x4c>)
 800b7da:	fba2 2303 	umull	r2, r3, r2, r3
 800b7de:	0a5b      	lsrs	r3, r3, #9
 800b7e0:	f241 3288 	movw	r2, #5000	; 0x1388
 800b7e4:	fb02 f403 	mul.w	r4, r2, r3
  
  do
  {
    if (count-- == 0U)
 800b7e8:	4623      	mov	r3, r4
 800b7ea:	1e5c      	subs	r4, r3, #1
 800b7ec:	2b00      	cmp	r3, #0
 800b7ee:	d102      	bne.n	800b7f6 <SDMMC_GetCmdError+0x2a>
    {
      return SDMMC_ERROR_TIMEOUT;
 800b7f0:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 800b7f4:	e009      	b.n	800b80a <SDMMC_GetCmdError+0x3e>
    }
    
  }while(!__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CMDSENT));
 800b7f6:	687b      	ldr	r3, [r7, #4]
 800b7f8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800b7fa:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800b7fe:	2b00      	cmp	r3, #0
 800b800:	d0f2      	beq.n	800b7e8 <SDMMC_GetCmdError+0x1c>
  
  /* Clear all the static flags */
  __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_CMD_FLAGS);
 800b802:	687b      	ldr	r3, [r7, #4]
 800b804:	22c5      	movs	r2, #197	; 0xc5
 800b806:	639a      	str	r2, [r3, #56]	; 0x38
  
  return SDMMC_ERROR_NONE;
 800b808:	2300      	movs	r3, #0
}
 800b80a:	4618      	mov	r0, r3
 800b80c:	3708      	adds	r7, #8
 800b80e:	46bd      	mov	sp, r7
 800b810:	bc90      	pop	{r4, r7}
 800b812:	4770      	bx	lr
 800b814:	20000004 	.word	0x20000004
 800b818:	10624dd3 	.word	0x10624dd3

0800b81c <SDMMC_GetCmdResp1>:
  * @param  hsd: SD handle
  * @param  SD_CMD: The sent command index  
  * @retval SD Card error state
  */
static uint32_t SDMMC_GetCmdResp1(SDIO_TypeDef *SDIOx, uint8_t SD_CMD, uint32_t Timeout)
{
 800b81c:	b590      	push	{r4, r7, lr}
 800b81e:	b087      	sub	sp, #28
 800b820:	af00      	add	r7, sp, #0
 800b822:	60f8      	str	r0, [r7, #12]
 800b824:	460b      	mov	r3, r1
 800b826:	607a      	str	r2, [r7, #4]
 800b828:	72fb      	strb	r3, [r7, #11]
  uint32_t response_r1;
  uint32_t sta_reg;
  
  /* 8 is the number of required instructions cycles for the below loop statement.
  The Timeout is expressed in ms */
  register uint32_t count = Timeout * (SystemCoreClock / 8U /1000U);
 800b82a:	4b6f      	ldr	r3, [pc, #444]	; (800b9e8 <SDMMC_GetCmdResp1+0x1cc>)
 800b82c:	681b      	ldr	r3, [r3, #0]
 800b82e:	4a6f      	ldr	r2, [pc, #444]	; (800b9ec <SDMMC_GetCmdResp1+0x1d0>)
 800b830:	fba2 2303 	umull	r2, r3, r2, r3
 800b834:	0a5b      	lsrs	r3, r3, #9
 800b836:	687a      	ldr	r2, [r7, #4]
 800b838:	fb02 f403 	mul.w	r4, r2, r3
  
  do
  {
    if (count-- == 0U)
 800b83c:	4623      	mov	r3, r4
 800b83e:	1e5c      	subs	r4, r3, #1
 800b840:	2b00      	cmp	r3, #0
 800b842:	d102      	bne.n	800b84a <SDMMC_GetCmdResp1+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 800b844:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 800b848:	e0c9      	b.n	800b9de <SDMMC_GetCmdResp1+0x1c2>
    }
    sta_reg = SDIOx->STA;
 800b84a:	68fb      	ldr	r3, [r7, #12]
 800b84c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800b84e:	617b      	str	r3, [r7, #20]
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 800b850:	697b      	ldr	r3, [r7, #20]
 800b852:	f003 0345 	and.w	r3, r3, #69	; 0x45
         ((sta_reg & SDIO_FLAG_CMDACT) != 0U ));
 800b856:	2b00      	cmp	r3, #0
 800b858:	d0f0      	beq.n	800b83c <SDMMC_GetCmdResp1+0x20>
 800b85a:	697b      	ldr	r3, [r7, #20]
 800b85c:	f403 6300 	and.w	r3, r3, #2048	; 0x800
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 800b860:	2b00      	cmp	r3, #0
 800b862:	d1eb      	bne.n	800b83c <SDMMC_GetCmdResp1+0x20>
    
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 800b864:	68fb      	ldr	r3, [r7, #12]
 800b866:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800b868:	f003 0304 	and.w	r3, r3, #4
 800b86c:	2b00      	cmp	r3, #0
 800b86e:	d004      	beq.n	800b87a <SDMMC_GetCmdResp1+0x5e>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 800b870:	68fb      	ldr	r3, [r7, #12]
 800b872:	2204      	movs	r2, #4
 800b874:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 800b876:	2304      	movs	r3, #4
 800b878:	e0b1      	b.n	800b9de <SDMMC_GetCmdResp1+0x1c2>
  }
  else if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL))
 800b87a:	68fb      	ldr	r3, [r7, #12]
 800b87c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800b87e:	f003 0301 	and.w	r3, r3, #1
 800b882:	2b00      	cmp	r3, #0
 800b884:	d004      	beq.n	800b890 <SDMMC_GetCmdResp1+0x74>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL);
 800b886:	68fb      	ldr	r3, [r7, #12]
 800b888:	2201      	movs	r2, #1
 800b88a:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_CRC_FAIL;
 800b88c:	2301      	movs	r3, #1
 800b88e:	e0a6      	b.n	800b9de <SDMMC_GetCmdResp1+0x1c2>
  {
    /* Nothing to do */
  }
  
  /* Clear all the static flags */
  __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_CMD_FLAGS);
 800b890:	68fb      	ldr	r3, [r7, #12]
 800b892:	22c5      	movs	r2, #197	; 0xc5
 800b894:	639a      	str	r2, [r3, #56]	; 0x38
  
  /* Check response received is of desired command */
  if(SDIO_GetCommandResponse(SDIOx) != SD_CMD)
 800b896:	68f8      	ldr	r0, [r7, #12]
 800b898:	f7ff fd1b 	bl	800b2d2 <SDIO_GetCommandResponse>
 800b89c:	4603      	mov	r3, r0
 800b89e:	461a      	mov	r2, r3
 800b8a0:	7afb      	ldrb	r3, [r7, #11]
 800b8a2:	4293      	cmp	r3, r2
 800b8a4:	d001      	beq.n	800b8aa <SDMMC_GetCmdResp1+0x8e>
  {
    return SDMMC_ERROR_CMD_CRC_FAIL;
 800b8a6:	2301      	movs	r3, #1
 800b8a8:	e099      	b.n	800b9de <SDMMC_GetCmdResp1+0x1c2>
  }
  
  /* We have received response, retrieve it for analysis  */
  response_r1 = SDIO_GetResponse(SDIOx, SDIO_RESP1);
 800b8aa:	2100      	movs	r1, #0
 800b8ac:	68f8      	ldr	r0, [r7, #12]
 800b8ae:	f7ff fd1c 	bl	800b2ea <SDIO_GetResponse>
 800b8b2:	6138      	str	r0, [r7, #16]
  
  if((response_r1 & SDMMC_OCR_ERRORBITS) == SDMMC_ALLZERO)
 800b8b4:	693a      	ldr	r2, [r7, #16]
 800b8b6:	4b4e      	ldr	r3, [pc, #312]	; (800b9f0 <SDMMC_GetCmdResp1+0x1d4>)
 800b8b8:	4013      	ands	r3, r2
 800b8ba:	2b00      	cmp	r3, #0
 800b8bc:	d101      	bne.n	800b8c2 <SDMMC_GetCmdResp1+0xa6>
  {
    return SDMMC_ERROR_NONE;
 800b8be:	2300      	movs	r3, #0
 800b8c0:	e08d      	b.n	800b9de <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_ADDR_OUT_OF_RANGE) == SDMMC_OCR_ADDR_OUT_OF_RANGE)
 800b8c2:	693b      	ldr	r3, [r7, #16]
 800b8c4:	2b00      	cmp	r3, #0
 800b8c6:	da02      	bge.n	800b8ce <SDMMC_GetCmdResp1+0xb2>
  {
    return SDMMC_ERROR_ADDR_OUT_OF_RANGE;
 800b8c8:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800b8cc:	e087      	b.n	800b9de <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_ADDR_MISALIGNED) == SDMMC_OCR_ADDR_MISALIGNED)
 800b8ce:	693b      	ldr	r3, [r7, #16]
 800b8d0:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 800b8d4:	2b00      	cmp	r3, #0
 800b8d6:	d001      	beq.n	800b8dc <SDMMC_GetCmdResp1+0xc0>
  {
    return SDMMC_ERROR_ADDR_MISALIGNED;
 800b8d8:	2340      	movs	r3, #64	; 0x40
 800b8da:	e080      	b.n	800b9de <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_BLOCK_LEN_ERR) == SDMMC_OCR_BLOCK_LEN_ERR)
 800b8dc:	693b      	ldr	r3, [r7, #16]
 800b8de:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800b8e2:	2b00      	cmp	r3, #0
 800b8e4:	d001      	beq.n	800b8ea <SDMMC_GetCmdResp1+0xce>
  {
    return SDMMC_ERROR_BLOCK_LEN_ERR;
 800b8e6:	2380      	movs	r3, #128	; 0x80
 800b8e8:	e079      	b.n	800b9de <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_ERASE_SEQ_ERR) == SDMMC_OCR_ERASE_SEQ_ERR)
 800b8ea:	693b      	ldr	r3, [r7, #16]
 800b8ec:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800b8f0:	2b00      	cmp	r3, #0
 800b8f2:	d002      	beq.n	800b8fa <SDMMC_GetCmdResp1+0xde>
  {
    return SDMMC_ERROR_ERASE_SEQ_ERR;
 800b8f4:	f44f 7380 	mov.w	r3, #256	; 0x100
 800b8f8:	e071      	b.n	800b9de <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_BAD_ERASE_PARAM) == SDMMC_OCR_BAD_ERASE_PARAM)
 800b8fa:	693b      	ldr	r3, [r7, #16]
 800b8fc:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800b900:	2b00      	cmp	r3, #0
 800b902:	d002      	beq.n	800b90a <SDMMC_GetCmdResp1+0xee>
  {
    return SDMMC_ERROR_BAD_ERASE_PARAM;
 800b904:	f44f 7300 	mov.w	r3, #512	; 0x200
 800b908:	e069      	b.n	800b9de <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_WRITE_PROT_VIOLATION) == SDMMC_OCR_WRITE_PROT_VIOLATION)
 800b90a:	693b      	ldr	r3, [r7, #16]
 800b90c:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 800b910:	2b00      	cmp	r3, #0
 800b912:	d002      	beq.n	800b91a <SDMMC_GetCmdResp1+0xfe>
  {
    return SDMMC_ERROR_WRITE_PROT_VIOLATION;
 800b914:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800b918:	e061      	b.n	800b9de <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_LOCK_UNLOCK_FAILED) == SDMMC_OCR_LOCK_UNLOCK_FAILED)
 800b91a:	693b      	ldr	r3, [r7, #16]
 800b91c:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800b920:	2b00      	cmp	r3, #0
 800b922:	d002      	beq.n	800b92a <SDMMC_GetCmdResp1+0x10e>
  {
    return SDMMC_ERROR_LOCK_UNLOCK_FAILED;
 800b924:	f44f 6300 	mov.w	r3, #2048	; 0x800
 800b928:	e059      	b.n	800b9de <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_COM_CRC_FAILED) == SDMMC_OCR_COM_CRC_FAILED)
 800b92a:	693b      	ldr	r3, [r7, #16]
 800b92c:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800b930:	2b00      	cmp	r3, #0
 800b932:	d002      	beq.n	800b93a <SDMMC_GetCmdResp1+0x11e>
  {
    return SDMMC_ERROR_COM_CRC_FAILED;
 800b934:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800b938:	e051      	b.n	800b9de <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_ILLEGAL_CMD) == SDMMC_OCR_ILLEGAL_CMD)
 800b93a:	693b      	ldr	r3, [r7, #16]
 800b93c:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800b940:	2b00      	cmp	r3, #0
 800b942:	d002      	beq.n	800b94a <SDMMC_GetCmdResp1+0x12e>
  {
    return SDMMC_ERROR_ILLEGAL_CMD;
 800b944:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800b948:	e049      	b.n	800b9de <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_CARD_ECC_FAILED) == SDMMC_OCR_CARD_ECC_FAILED)
 800b94a:	693b      	ldr	r3, [r7, #16]
 800b94c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800b950:	2b00      	cmp	r3, #0
 800b952:	d002      	beq.n	800b95a <SDMMC_GetCmdResp1+0x13e>
  {
    return SDMMC_ERROR_CARD_ECC_FAILED;
 800b954:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 800b958:	e041      	b.n	800b9de <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_CC_ERROR) == SDMMC_OCR_CC_ERROR)
 800b95a:	693b      	ldr	r3, [r7, #16]
 800b95c:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800b960:	2b00      	cmp	r3, #0
 800b962:	d002      	beq.n	800b96a <SDMMC_GetCmdResp1+0x14e>
  {
    return SDMMC_ERROR_CC_ERR;
 800b964:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800b968:	e039      	b.n	800b9de <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_STREAM_READ_UNDERRUN) == SDMMC_OCR_STREAM_READ_UNDERRUN)
 800b96a:	693b      	ldr	r3, [r7, #16]
 800b96c:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800b970:	2b00      	cmp	r3, #0
 800b972:	d002      	beq.n	800b97a <SDMMC_GetCmdResp1+0x15e>
  {
    return SDMMC_ERROR_STREAM_READ_UNDERRUN;
 800b974:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 800b978:	e031      	b.n	800b9de <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_STREAM_WRITE_OVERRUN) == SDMMC_OCR_STREAM_WRITE_OVERRUN)
 800b97a:	693b      	ldr	r3, [r7, #16]
 800b97c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800b980:	2b00      	cmp	r3, #0
 800b982:	d002      	beq.n	800b98a <SDMMC_GetCmdResp1+0x16e>
  {
    return SDMMC_ERROR_STREAM_WRITE_OVERRUN;
 800b984:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 800b988:	e029      	b.n	800b9de <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_CID_CSD_OVERWRITE) == SDMMC_OCR_CID_CSD_OVERWRITE)
 800b98a:	693b      	ldr	r3, [r7, #16]
 800b98c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800b990:	2b00      	cmp	r3, #0
 800b992:	d002      	beq.n	800b99a <SDMMC_GetCmdResp1+0x17e>
  {
    return SDMMC_ERROR_CID_CSD_OVERWRITE;
 800b994:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 800b998:	e021      	b.n	800b9de <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_WP_ERASE_SKIP) == SDMMC_OCR_WP_ERASE_SKIP)
 800b99a:	693b      	ldr	r3, [r7, #16]
 800b99c:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800b9a0:	2b00      	cmp	r3, #0
 800b9a2:	d002      	beq.n	800b9aa <SDMMC_GetCmdResp1+0x18e>
  {
    return SDMMC_ERROR_WP_ERASE_SKIP;
 800b9a4:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 800b9a8:	e019      	b.n	800b9de <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_CARD_ECC_DISABLED) == SDMMC_OCR_CARD_ECC_DISABLED)
 800b9aa:	693b      	ldr	r3, [r7, #16]
 800b9ac:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800b9b0:	2b00      	cmp	r3, #0
 800b9b2:	d002      	beq.n	800b9ba <SDMMC_GetCmdResp1+0x19e>
  {
    return SDMMC_ERROR_CARD_ECC_DISABLED;
 800b9b4:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 800b9b8:	e011      	b.n	800b9de <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_ERASE_RESET) == SDMMC_OCR_ERASE_RESET)
 800b9ba:	693b      	ldr	r3, [r7, #16]
 800b9bc:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800b9c0:	2b00      	cmp	r3, #0
 800b9c2:	d002      	beq.n	800b9ca <SDMMC_GetCmdResp1+0x1ae>
  {
    return SDMMC_ERROR_ERASE_RESET;
 800b9c4:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 800b9c8:	e009      	b.n	800b9de <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_AKE_SEQ_ERROR) == SDMMC_OCR_AKE_SEQ_ERROR)
 800b9ca:	693b      	ldr	r3, [r7, #16]
 800b9cc:	f003 0308 	and.w	r3, r3, #8
 800b9d0:	2b00      	cmp	r3, #0
 800b9d2:	d002      	beq.n	800b9da <SDMMC_GetCmdResp1+0x1be>
  {
    return SDMMC_ERROR_AKE_SEQ_ERR;
 800b9d4:	f44f 0300 	mov.w	r3, #8388608	; 0x800000
 800b9d8:	e001      	b.n	800b9de <SDMMC_GetCmdResp1+0x1c2>
  }
  else
  {
    return SDMMC_ERROR_GENERAL_UNKNOWN_ERR;
 800b9da:	f44f 3380 	mov.w	r3, #65536	; 0x10000
  }
}
 800b9de:	4618      	mov	r0, r3
 800b9e0:	371c      	adds	r7, #28
 800b9e2:	46bd      	mov	sp, r7
 800b9e4:	bd90      	pop	{r4, r7, pc}
 800b9e6:	bf00      	nop
 800b9e8:	20000004 	.word	0x20000004
 800b9ec:	10624dd3 	.word	0x10624dd3
 800b9f0:	fdffe008 	.word	0xfdffe008

0800b9f4 <SDMMC_GetCmdResp2>:
  * @brief  Checks for error conditions for R2 (CID or CSD) response.
  * @param  hsd: SD handle
  * @retval SD Card error state
  */
static uint32_t SDMMC_GetCmdResp2(SDIO_TypeDef *SDIOx)
{
 800b9f4:	b490      	push	{r4, r7}
 800b9f6:	b084      	sub	sp, #16
 800b9f8:	af00      	add	r7, sp, #0
 800b9fa:	6078      	str	r0, [r7, #4]
  uint32_t sta_reg;
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDIO_CMDTIMEOUT is expressed in ms */
  register uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 800b9fc:	4b1e      	ldr	r3, [pc, #120]	; (800ba78 <SDMMC_GetCmdResp2+0x84>)
 800b9fe:	681b      	ldr	r3, [r3, #0]
 800ba00:	4a1e      	ldr	r2, [pc, #120]	; (800ba7c <SDMMC_GetCmdResp2+0x88>)
 800ba02:	fba2 2303 	umull	r2, r3, r2, r3
 800ba06:	0a5b      	lsrs	r3, r3, #9
 800ba08:	f241 3288 	movw	r2, #5000	; 0x1388
 800ba0c:	fb02 f403 	mul.w	r4, r2, r3
  
  do
  {
    if (count-- == 0U)
 800ba10:	4623      	mov	r3, r4
 800ba12:	1e5c      	subs	r4, r3, #1
 800ba14:	2b00      	cmp	r3, #0
 800ba16:	d102      	bne.n	800ba1e <SDMMC_GetCmdResp2+0x2a>
    {
      return SDMMC_ERROR_TIMEOUT;
 800ba18:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 800ba1c:	e026      	b.n	800ba6c <SDMMC_GetCmdResp2+0x78>
    }
    sta_reg = SDIOx->STA;
 800ba1e:	687b      	ldr	r3, [r7, #4]
 800ba20:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800ba22:	60fb      	str	r3, [r7, #12]
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 800ba24:	68fb      	ldr	r3, [r7, #12]
 800ba26:	f003 0345 	and.w	r3, r3, #69	; 0x45
         ((sta_reg & SDIO_FLAG_CMDACT) != 0U ));
 800ba2a:	2b00      	cmp	r3, #0
 800ba2c:	d0f0      	beq.n	800ba10 <SDMMC_GetCmdResp2+0x1c>
 800ba2e:	68fb      	ldr	r3, [r7, #12]
 800ba30:	f403 6300 	and.w	r3, r3, #2048	; 0x800
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 800ba34:	2b00      	cmp	r3, #0
 800ba36:	d1eb      	bne.n	800ba10 <SDMMC_GetCmdResp2+0x1c>
    
  if (__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 800ba38:	687b      	ldr	r3, [r7, #4]
 800ba3a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800ba3c:	f003 0304 	and.w	r3, r3, #4
 800ba40:	2b00      	cmp	r3, #0
 800ba42:	d004      	beq.n	800ba4e <SDMMC_GetCmdResp2+0x5a>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 800ba44:	687b      	ldr	r3, [r7, #4]
 800ba46:	2204      	movs	r2, #4
 800ba48:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 800ba4a:	2304      	movs	r3, #4
 800ba4c:	e00e      	b.n	800ba6c <SDMMC_GetCmdResp2+0x78>
  }
  else if (__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL))
 800ba4e:	687b      	ldr	r3, [r7, #4]
 800ba50:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800ba52:	f003 0301 	and.w	r3, r3, #1
 800ba56:	2b00      	cmp	r3, #0
 800ba58:	d004      	beq.n	800ba64 <SDMMC_GetCmdResp2+0x70>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL);
 800ba5a:	687b      	ldr	r3, [r7, #4]
 800ba5c:	2201      	movs	r2, #1
 800ba5e:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_CRC_FAIL;
 800ba60:	2301      	movs	r3, #1
 800ba62:	e003      	b.n	800ba6c <SDMMC_GetCmdResp2+0x78>
  }
  else
  {
    /* No error flag set */
    /* Clear all the static flags */
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_CMD_FLAGS);
 800ba64:	687b      	ldr	r3, [r7, #4]
 800ba66:	22c5      	movs	r2, #197	; 0xc5
 800ba68:	639a      	str	r2, [r3, #56]	; 0x38
  }

  return SDMMC_ERROR_NONE;
 800ba6a:	2300      	movs	r3, #0
}
 800ba6c:	4618      	mov	r0, r3
 800ba6e:	3710      	adds	r7, #16
 800ba70:	46bd      	mov	sp, r7
 800ba72:	bc90      	pop	{r4, r7}
 800ba74:	4770      	bx	lr
 800ba76:	bf00      	nop
 800ba78:	20000004 	.word	0x20000004
 800ba7c:	10624dd3 	.word	0x10624dd3

0800ba80 <SDMMC_GetCmdResp3>:
  * @brief  Checks for error conditions for R3 (OCR) response.
  * @param  hsd: SD handle
  * @retval SD Card error state
  */
static uint32_t SDMMC_GetCmdResp3(SDIO_TypeDef *SDIOx)
{
 800ba80:	b490      	push	{r4, r7}
 800ba82:	b084      	sub	sp, #16
 800ba84:	af00      	add	r7, sp, #0
 800ba86:	6078      	str	r0, [r7, #4]
  uint32_t sta_reg;
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDIO_CMDTIMEOUT is expressed in ms */
  register uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 800ba88:	4b18      	ldr	r3, [pc, #96]	; (800baec <SDMMC_GetCmdResp3+0x6c>)
 800ba8a:	681b      	ldr	r3, [r3, #0]
 800ba8c:	4a18      	ldr	r2, [pc, #96]	; (800baf0 <SDMMC_GetCmdResp3+0x70>)
 800ba8e:	fba2 2303 	umull	r2, r3, r2, r3
 800ba92:	0a5b      	lsrs	r3, r3, #9
 800ba94:	f241 3288 	movw	r2, #5000	; 0x1388
 800ba98:	fb02 f403 	mul.w	r4, r2, r3
  
  do
  {
    if (count-- == 0U)
 800ba9c:	4623      	mov	r3, r4
 800ba9e:	1e5c      	subs	r4, r3, #1
 800baa0:	2b00      	cmp	r3, #0
 800baa2:	d102      	bne.n	800baaa <SDMMC_GetCmdResp3+0x2a>
    {
      return SDMMC_ERROR_TIMEOUT;
 800baa4:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 800baa8:	e01b      	b.n	800bae2 <SDMMC_GetCmdResp3+0x62>
    }
    sta_reg = SDIOx->STA;
 800baaa:	687b      	ldr	r3, [r7, #4]
 800baac:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800baae:	60fb      	str	r3, [r7, #12]
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 800bab0:	68fb      	ldr	r3, [r7, #12]
 800bab2:	f003 0345 	and.w	r3, r3, #69	; 0x45
         ((sta_reg & SDIO_FLAG_CMDACT) != 0U ));
 800bab6:	2b00      	cmp	r3, #0
 800bab8:	d0f0      	beq.n	800ba9c <SDMMC_GetCmdResp3+0x1c>
 800baba:	68fb      	ldr	r3, [r7, #12]
 800babc:	f403 6300 	and.w	r3, r3, #2048	; 0x800
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 800bac0:	2b00      	cmp	r3, #0
 800bac2:	d1eb      	bne.n	800ba9c <SDMMC_GetCmdResp3+0x1c>
    
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 800bac4:	687b      	ldr	r3, [r7, #4]
 800bac6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800bac8:	f003 0304 	and.w	r3, r3, #4
 800bacc:	2b00      	cmp	r3, #0
 800bace:	d004      	beq.n	800bada <SDMMC_GetCmdResp3+0x5a>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 800bad0:	687b      	ldr	r3, [r7, #4]
 800bad2:	2204      	movs	r2, #4
 800bad4:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 800bad6:	2304      	movs	r3, #4
 800bad8:	e003      	b.n	800bae2 <SDMMC_GetCmdResp3+0x62>
  }
  else
  {  
    /* Clear all the static flags */
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_CMD_FLAGS);
 800bada:	687b      	ldr	r3, [r7, #4]
 800badc:	22c5      	movs	r2, #197	; 0xc5
 800bade:	639a      	str	r2, [r3, #56]	; 0x38
  }
  
  return SDMMC_ERROR_NONE;
 800bae0:	2300      	movs	r3, #0
}
 800bae2:	4618      	mov	r0, r3
 800bae4:	3710      	adds	r7, #16
 800bae6:	46bd      	mov	sp, r7
 800bae8:	bc90      	pop	{r4, r7}
 800baea:	4770      	bx	lr
 800baec:	20000004 	.word	0x20000004
 800baf0:	10624dd3 	.word	0x10624dd3

0800baf4 <SDMMC_GetCmdResp6>:
  * @param  pRCA: Pointer to the variable that will contain the SD card relative 
  *         address RCA   
  * @retval SD Card error state
  */
static uint32_t SDMMC_GetCmdResp6(SDIO_TypeDef *SDIOx, uint8_t SD_CMD, uint16_t *pRCA)
{
 800baf4:	b590      	push	{r4, r7, lr}
 800baf6:	b087      	sub	sp, #28
 800baf8:	af00      	add	r7, sp, #0
 800bafa:	60f8      	str	r0, [r7, #12]
 800bafc:	460b      	mov	r3, r1
 800bafe:	607a      	str	r2, [r7, #4]
 800bb00:	72fb      	strb	r3, [r7, #11]
  uint32_t response_r1;
  uint32_t sta_reg;

  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDIO_CMDTIMEOUT is expressed in ms */
  register uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 800bb02:	4b34      	ldr	r3, [pc, #208]	; (800bbd4 <SDMMC_GetCmdResp6+0xe0>)
 800bb04:	681b      	ldr	r3, [r3, #0]
 800bb06:	4a34      	ldr	r2, [pc, #208]	; (800bbd8 <SDMMC_GetCmdResp6+0xe4>)
 800bb08:	fba2 2303 	umull	r2, r3, r2, r3
 800bb0c:	0a5b      	lsrs	r3, r3, #9
 800bb0e:	f241 3288 	movw	r2, #5000	; 0x1388
 800bb12:	fb02 f403 	mul.w	r4, r2, r3
  
  do
  {
    if (count-- == 0U)
 800bb16:	4623      	mov	r3, r4
 800bb18:	1e5c      	subs	r4, r3, #1
 800bb1a:	2b00      	cmp	r3, #0
 800bb1c:	d102      	bne.n	800bb24 <SDMMC_GetCmdResp6+0x30>
    {
      return SDMMC_ERROR_TIMEOUT;
 800bb1e:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 800bb22:	e052      	b.n	800bbca <SDMMC_GetCmdResp6+0xd6>
    }
    sta_reg = SDIOx->STA;
 800bb24:	68fb      	ldr	r3, [r7, #12]
 800bb26:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800bb28:	617b      	str	r3, [r7, #20]
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 800bb2a:	697b      	ldr	r3, [r7, #20]
 800bb2c:	f003 0345 	and.w	r3, r3, #69	; 0x45
         ((sta_reg & SDIO_FLAG_CMDACT) != 0U ));
 800bb30:	2b00      	cmp	r3, #0
 800bb32:	d0f0      	beq.n	800bb16 <SDMMC_GetCmdResp6+0x22>
 800bb34:	697b      	ldr	r3, [r7, #20]
 800bb36:	f403 6300 	and.w	r3, r3, #2048	; 0x800
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 800bb3a:	2b00      	cmp	r3, #0
 800bb3c:	d1eb      	bne.n	800bb16 <SDMMC_GetCmdResp6+0x22>
    
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 800bb3e:	68fb      	ldr	r3, [r7, #12]
 800bb40:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800bb42:	f003 0304 	and.w	r3, r3, #4
 800bb46:	2b00      	cmp	r3, #0
 800bb48:	d004      	beq.n	800bb54 <SDMMC_GetCmdResp6+0x60>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 800bb4a:	68fb      	ldr	r3, [r7, #12]
 800bb4c:	2204      	movs	r2, #4
 800bb4e:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 800bb50:	2304      	movs	r3, #4
 800bb52:	e03a      	b.n	800bbca <SDMMC_GetCmdResp6+0xd6>
  }
  else if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL))
 800bb54:	68fb      	ldr	r3, [r7, #12]
 800bb56:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800bb58:	f003 0301 	and.w	r3, r3, #1
 800bb5c:	2b00      	cmp	r3, #0
 800bb5e:	d004      	beq.n	800bb6a <SDMMC_GetCmdResp6+0x76>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL);
 800bb60:	68fb      	ldr	r3, [r7, #12]
 800bb62:	2201      	movs	r2, #1
 800bb64:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_CRC_FAIL;
 800bb66:	2301      	movs	r3, #1
 800bb68:	e02f      	b.n	800bbca <SDMMC_GetCmdResp6+0xd6>
  {
    /* Nothing to do */
  }
  
  /* Check response received is of desired command */
  if(SDIO_GetCommandResponse(SDIOx) != SD_CMD)
 800bb6a:	68f8      	ldr	r0, [r7, #12]
 800bb6c:	f7ff fbb1 	bl	800b2d2 <SDIO_GetCommandResponse>
 800bb70:	4603      	mov	r3, r0
 800bb72:	461a      	mov	r2, r3
 800bb74:	7afb      	ldrb	r3, [r7, #11]
 800bb76:	4293      	cmp	r3, r2
 800bb78:	d001      	beq.n	800bb7e <SDMMC_GetCmdResp6+0x8a>
  {
    return SDMMC_ERROR_CMD_CRC_FAIL;
 800bb7a:	2301      	movs	r3, #1
 800bb7c:	e025      	b.n	800bbca <SDMMC_GetCmdResp6+0xd6>
  }
  
  /* Clear all the static flags */
  __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_CMD_FLAGS);
 800bb7e:	68fb      	ldr	r3, [r7, #12]
 800bb80:	22c5      	movs	r2, #197	; 0xc5
 800bb82:	639a      	str	r2, [r3, #56]	; 0x38
  
  /* We have received response, retrieve it.  */
  response_r1 = SDIO_GetResponse(SDIOx, SDIO_RESP1);
 800bb84:	2100      	movs	r1, #0
 800bb86:	68f8      	ldr	r0, [r7, #12]
 800bb88:	f7ff fbaf 	bl	800b2ea <SDIO_GetResponse>
 800bb8c:	6138      	str	r0, [r7, #16]
  
  if((response_r1 & (SDMMC_R6_GENERAL_UNKNOWN_ERROR | SDMMC_R6_ILLEGAL_CMD | SDMMC_R6_COM_CRC_FAILED)) == SDMMC_ALLZERO)
 800bb8e:	693b      	ldr	r3, [r7, #16]
 800bb90:	f403 4360 	and.w	r3, r3, #57344	; 0xe000
 800bb94:	2b00      	cmp	r3, #0
 800bb96:	d106      	bne.n	800bba6 <SDMMC_GetCmdResp6+0xb2>
  {
    *pRCA = (uint16_t) (response_r1 >> 16);
 800bb98:	693b      	ldr	r3, [r7, #16]
 800bb9a:	0c1b      	lsrs	r3, r3, #16
 800bb9c:	b29a      	uxth	r2, r3
 800bb9e:	687b      	ldr	r3, [r7, #4]
 800bba0:	801a      	strh	r2, [r3, #0]
    
    return SDMMC_ERROR_NONE;
 800bba2:	2300      	movs	r3, #0
 800bba4:	e011      	b.n	800bbca <SDMMC_GetCmdResp6+0xd6>
  }
  else if((response_r1 & SDMMC_R6_ILLEGAL_CMD) == SDMMC_R6_ILLEGAL_CMD)
 800bba6:	693b      	ldr	r3, [r7, #16]
 800bba8:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800bbac:	2b00      	cmp	r3, #0
 800bbae:	d002      	beq.n	800bbb6 <SDMMC_GetCmdResp6+0xc2>
  {
    return SDMMC_ERROR_ILLEGAL_CMD;
 800bbb0:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800bbb4:	e009      	b.n	800bbca <SDMMC_GetCmdResp6+0xd6>
  }
  else if((response_r1 & SDMMC_R6_COM_CRC_FAILED) == SDMMC_R6_COM_CRC_FAILED)
 800bbb6:	693b      	ldr	r3, [r7, #16]
 800bbb8:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800bbbc:	2b00      	cmp	r3, #0
 800bbbe:	d002      	beq.n	800bbc6 <SDMMC_GetCmdResp6+0xd2>
  {
    return SDMMC_ERROR_COM_CRC_FAILED;
 800bbc0:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800bbc4:	e001      	b.n	800bbca <SDMMC_GetCmdResp6+0xd6>
  }
  else
  {
    return SDMMC_ERROR_GENERAL_UNKNOWN_ERR;
 800bbc6:	f44f 3380 	mov.w	r3, #65536	; 0x10000
  }
}
 800bbca:	4618      	mov	r0, r3
 800bbcc:	371c      	adds	r7, #28
 800bbce:	46bd      	mov	sp, r7
 800bbd0:	bd90      	pop	{r4, r7, pc}
 800bbd2:	bf00      	nop
 800bbd4:	20000004 	.word	0x20000004
 800bbd8:	10624dd3 	.word	0x10624dd3

0800bbdc <SDMMC_GetCmdResp7>:
  * @brief  Checks for error conditions for R7 response.
  * @param  hsd: SD handle
  * @retval SD Card error state
  */
static uint32_t SDMMC_GetCmdResp7(SDIO_TypeDef *SDIOx)
{
 800bbdc:	b490      	push	{r4, r7}
 800bbde:	b084      	sub	sp, #16
 800bbe0:	af00      	add	r7, sp, #0
 800bbe2:	6078      	str	r0, [r7, #4]
  uint32_t sta_reg;
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDIO_CMDTIMEOUT is expressed in ms */
  register uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 800bbe4:	4b21      	ldr	r3, [pc, #132]	; (800bc6c <SDMMC_GetCmdResp7+0x90>)
 800bbe6:	681b      	ldr	r3, [r3, #0]
 800bbe8:	4a21      	ldr	r2, [pc, #132]	; (800bc70 <SDMMC_GetCmdResp7+0x94>)
 800bbea:	fba2 2303 	umull	r2, r3, r2, r3
 800bbee:	0a5b      	lsrs	r3, r3, #9
 800bbf0:	f241 3288 	movw	r2, #5000	; 0x1388
 800bbf4:	fb02 f403 	mul.w	r4, r2, r3
  
  do
  {
    if (count-- == 0U)
 800bbf8:	4623      	mov	r3, r4
 800bbfa:	1e5c      	subs	r4, r3, #1
 800bbfc:	2b00      	cmp	r3, #0
 800bbfe:	d102      	bne.n	800bc06 <SDMMC_GetCmdResp7+0x2a>
    {
      return SDMMC_ERROR_TIMEOUT;
 800bc00:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 800bc04:	e02c      	b.n	800bc60 <SDMMC_GetCmdResp7+0x84>
    }
    sta_reg = SDIOx->STA;
 800bc06:	687b      	ldr	r3, [r7, #4]
 800bc08:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800bc0a:	60fb      	str	r3, [r7, #12]
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 800bc0c:	68fb      	ldr	r3, [r7, #12]
 800bc0e:	f003 0345 	and.w	r3, r3, #69	; 0x45
         ((sta_reg & SDIO_FLAG_CMDACT) != 0U ));
 800bc12:	2b00      	cmp	r3, #0
 800bc14:	d0f0      	beq.n	800bbf8 <SDMMC_GetCmdResp7+0x1c>
 800bc16:	68fb      	ldr	r3, [r7, #12]
 800bc18:	f403 6300 	and.w	r3, r3, #2048	; 0x800
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 800bc1c:	2b00      	cmp	r3, #0
 800bc1e:	d1eb      	bne.n	800bbf8 <SDMMC_GetCmdResp7+0x1c>
    
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 800bc20:	687b      	ldr	r3, [r7, #4]
 800bc22:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800bc24:	f003 0304 	and.w	r3, r3, #4
 800bc28:	2b00      	cmp	r3, #0
 800bc2a:	d004      	beq.n	800bc36 <SDMMC_GetCmdResp7+0x5a>
  {
    /* Card is SD V2.0 compliant */
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 800bc2c:	687b      	ldr	r3, [r7, #4]
 800bc2e:	2204      	movs	r2, #4
 800bc30:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 800bc32:	2304      	movs	r3, #4
 800bc34:	e014      	b.n	800bc60 <SDMMC_GetCmdResp7+0x84>
  }
  else if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL))
 800bc36:	687b      	ldr	r3, [r7, #4]
 800bc38:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800bc3a:	f003 0301 	and.w	r3, r3, #1
 800bc3e:	2b00      	cmp	r3, #0
 800bc40:	d004      	beq.n	800bc4c <SDMMC_GetCmdResp7+0x70>
  {
    /* Card is SD V2.0 compliant */
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL);
 800bc42:	687b      	ldr	r3, [r7, #4]
 800bc44:	2201      	movs	r2, #1
 800bc46:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_CRC_FAIL;
 800bc48:	2301      	movs	r3, #1
 800bc4a:	e009      	b.n	800bc60 <SDMMC_GetCmdResp7+0x84>
  else
  {
    /* Nothing to do */
  }
  
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CMDREND))
 800bc4c:	687b      	ldr	r3, [r7, #4]
 800bc4e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800bc50:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800bc54:	2b00      	cmp	r3, #0
 800bc56:	d002      	beq.n	800bc5e <SDMMC_GetCmdResp7+0x82>
  {
    /* Card is SD V2.0 compliant */
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CMDREND);
 800bc58:	687b      	ldr	r3, [r7, #4]
 800bc5a:	2240      	movs	r2, #64	; 0x40
 800bc5c:	639a      	str	r2, [r3, #56]	; 0x38
  }
  
  return SDMMC_ERROR_NONE;
 800bc5e:	2300      	movs	r3, #0
  
}
 800bc60:	4618      	mov	r0, r3
 800bc62:	3710      	adds	r7, #16
 800bc64:	46bd      	mov	sp, r7
 800bc66:	bc90      	pop	{r4, r7}
 800bc68:	4770      	bx	lr
 800bc6a:	bf00      	nop
 800bc6c:	20000004 	.word	0x20000004
 800bc70:	10624dd3 	.word	0x10624dd3

0800bc74 <LL_TIM_SetPrescaler>:
{
 800bc74:	b480      	push	{r7}
 800bc76:	b083      	sub	sp, #12
 800bc78:	af00      	add	r7, sp, #0
 800bc7a:	6078      	str	r0, [r7, #4]
 800bc7c:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->PSC, Prescaler);
 800bc7e:	687b      	ldr	r3, [r7, #4]
 800bc80:	683a      	ldr	r2, [r7, #0]
 800bc82:	629a      	str	r2, [r3, #40]	; 0x28
}
 800bc84:	bf00      	nop
 800bc86:	370c      	adds	r7, #12
 800bc88:	46bd      	mov	sp, r7
 800bc8a:	bc80      	pop	{r7}
 800bc8c:	4770      	bx	lr

0800bc8e <LL_TIM_SetAutoReload>:
{
 800bc8e:	b480      	push	{r7}
 800bc90:	b083      	sub	sp, #12
 800bc92:	af00      	add	r7, sp, #0
 800bc94:	6078      	str	r0, [r7, #4]
 800bc96:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->ARR, AutoReload);
 800bc98:	687b      	ldr	r3, [r7, #4]
 800bc9a:	683a      	ldr	r2, [r7, #0]
 800bc9c:	62da      	str	r2, [r3, #44]	; 0x2c
}
 800bc9e:	bf00      	nop
 800bca0:	370c      	adds	r7, #12
 800bca2:	46bd      	mov	sp, r7
 800bca4:	bc80      	pop	{r7}
 800bca6:	4770      	bx	lr

0800bca8 <LL_TIM_SetRepetitionCounter>:
{
 800bca8:	b480      	push	{r7}
 800bcaa:	b083      	sub	sp, #12
 800bcac:	af00      	add	r7, sp, #0
 800bcae:	6078      	str	r0, [r7, #4]
 800bcb0:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->RCR, RepetitionCounter);
 800bcb2:	687b      	ldr	r3, [r7, #4]
 800bcb4:	683a      	ldr	r2, [r7, #0]
 800bcb6:	631a      	str	r2, [r3, #48]	; 0x30
}
 800bcb8:	bf00      	nop
 800bcba:	370c      	adds	r7, #12
 800bcbc:	46bd      	mov	sp, r7
 800bcbe:	bc80      	pop	{r7}
 800bcc0:	4770      	bx	lr

0800bcc2 <LL_TIM_GenerateEvent_UPDATE>:
  * @rmtoll EGR          UG            LL_TIM_GenerateEvent_UPDATE
  * @param  TIMx Timer instance
  * @retval None
  */
__STATIC_INLINE void LL_TIM_GenerateEvent_UPDATE(TIM_TypeDef *TIMx)
{
 800bcc2:	b480      	push	{r7}
 800bcc4:	b083      	sub	sp, #12
 800bcc6:	af00      	add	r7, sp, #0
 800bcc8:	6078      	str	r0, [r7, #4]
  SET_BIT(TIMx->EGR, TIM_EGR_UG);
 800bcca:	687b      	ldr	r3, [r7, #4]
 800bccc:	695b      	ldr	r3, [r3, #20]
 800bcce:	f043 0201 	orr.w	r2, r3, #1
 800bcd2:	687b      	ldr	r3, [r7, #4]
 800bcd4:	615a      	str	r2, [r3, #20]
}
 800bcd6:	bf00      	nop
 800bcd8:	370c      	adds	r7, #12
 800bcda:	46bd      	mov	sp, r7
 800bcdc:	bc80      	pop	{r7}
 800bcde:	4770      	bx	lr

0800bce0 <LL_TIM_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: TIMx registers are de-initialized
  *          - ERROR: not applicable
  */
ErrorStatus LL_TIM_Init(TIM_TypeDef *TIMx, LL_TIM_InitTypeDef *TIM_InitStruct)
{
 800bce0:	b580      	push	{r7, lr}
 800bce2:	b084      	sub	sp, #16
 800bce4:	af00      	add	r7, sp, #0
 800bce6:	6078      	str	r0, [r7, #4]
 800bce8:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(TIMx));
  assert_param(IS_LL_TIM_COUNTERMODE(TIM_InitStruct->CounterMode));
  assert_param(IS_LL_TIM_CLOCKDIVISION(TIM_InitStruct->ClockDivision));

  tmpcr1 = LL_TIM_ReadReg(TIMx, CR1);
 800bcea:	687b      	ldr	r3, [r7, #4]
 800bcec:	681b      	ldr	r3, [r3, #0]
 800bcee:	60fb      	str	r3, [r7, #12]

  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800bcf0:	687b      	ldr	r3, [r7, #4]
 800bcf2:	4a3d      	ldr	r2, [pc, #244]	; (800bde8 <LL_TIM_Init+0x108>)
 800bcf4:	4293      	cmp	r3, r2
 800bcf6:	d013      	beq.n	800bd20 <LL_TIM_Init+0x40>
 800bcf8:	687b      	ldr	r3, [r7, #4]
 800bcfa:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800bcfe:	d00f      	beq.n	800bd20 <LL_TIM_Init+0x40>
 800bd00:	687b      	ldr	r3, [r7, #4]
 800bd02:	4a3a      	ldr	r2, [pc, #232]	; (800bdec <LL_TIM_Init+0x10c>)
 800bd04:	4293      	cmp	r3, r2
 800bd06:	d00b      	beq.n	800bd20 <LL_TIM_Init+0x40>
 800bd08:	687b      	ldr	r3, [r7, #4]
 800bd0a:	4a39      	ldr	r2, [pc, #228]	; (800bdf0 <LL_TIM_Init+0x110>)
 800bd0c:	4293      	cmp	r3, r2
 800bd0e:	d007      	beq.n	800bd20 <LL_TIM_Init+0x40>
 800bd10:	687b      	ldr	r3, [r7, #4]
 800bd12:	4a38      	ldr	r2, [pc, #224]	; (800bdf4 <LL_TIM_Init+0x114>)
 800bd14:	4293      	cmp	r3, r2
 800bd16:	d003      	beq.n	800bd20 <LL_TIM_Init+0x40>
 800bd18:	687b      	ldr	r3, [r7, #4]
 800bd1a:	4a37      	ldr	r2, [pc, #220]	; (800bdf8 <LL_TIM_Init+0x118>)
 800bd1c:	4293      	cmp	r3, r2
 800bd1e:	d106      	bne.n	800bd2e <LL_TIM_Init+0x4e>
  {
    /* Select the Counter Mode */
    MODIFY_REG(tmpcr1, (TIM_CR1_DIR | TIM_CR1_CMS), TIM_InitStruct->CounterMode);
 800bd20:	68fb      	ldr	r3, [r7, #12]
 800bd22:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 800bd26:	683b      	ldr	r3, [r7, #0]
 800bd28:	685b      	ldr	r3, [r3, #4]
 800bd2a:	4313      	orrs	r3, r2
 800bd2c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800bd2e:	687b      	ldr	r3, [r7, #4]
 800bd30:	4a2d      	ldr	r2, [pc, #180]	; (800bde8 <LL_TIM_Init+0x108>)
 800bd32:	4293      	cmp	r3, r2
 800bd34:	d02b      	beq.n	800bd8e <LL_TIM_Init+0xae>
 800bd36:	687b      	ldr	r3, [r7, #4]
 800bd38:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800bd3c:	d027      	beq.n	800bd8e <LL_TIM_Init+0xae>
 800bd3e:	687b      	ldr	r3, [r7, #4]
 800bd40:	4a2a      	ldr	r2, [pc, #168]	; (800bdec <LL_TIM_Init+0x10c>)
 800bd42:	4293      	cmp	r3, r2
 800bd44:	d023      	beq.n	800bd8e <LL_TIM_Init+0xae>
 800bd46:	687b      	ldr	r3, [r7, #4]
 800bd48:	4a29      	ldr	r2, [pc, #164]	; (800bdf0 <LL_TIM_Init+0x110>)
 800bd4a:	4293      	cmp	r3, r2
 800bd4c:	d01f      	beq.n	800bd8e <LL_TIM_Init+0xae>
 800bd4e:	687b      	ldr	r3, [r7, #4]
 800bd50:	4a28      	ldr	r2, [pc, #160]	; (800bdf4 <LL_TIM_Init+0x114>)
 800bd52:	4293      	cmp	r3, r2
 800bd54:	d01b      	beq.n	800bd8e <LL_TIM_Init+0xae>
 800bd56:	687b      	ldr	r3, [r7, #4]
 800bd58:	4a27      	ldr	r2, [pc, #156]	; (800bdf8 <LL_TIM_Init+0x118>)
 800bd5a:	4293      	cmp	r3, r2
 800bd5c:	d017      	beq.n	800bd8e <LL_TIM_Init+0xae>
 800bd5e:	687b      	ldr	r3, [r7, #4]
 800bd60:	4a26      	ldr	r2, [pc, #152]	; (800bdfc <LL_TIM_Init+0x11c>)
 800bd62:	4293      	cmp	r3, r2
 800bd64:	d013      	beq.n	800bd8e <LL_TIM_Init+0xae>
 800bd66:	687b      	ldr	r3, [r7, #4]
 800bd68:	4a25      	ldr	r2, [pc, #148]	; (800be00 <LL_TIM_Init+0x120>)
 800bd6a:	4293      	cmp	r3, r2
 800bd6c:	d00f      	beq.n	800bd8e <LL_TIM_Init+0xae>
 800bd6e:	687b      	ldr	r3, [r7, #4]
 800bd70:	4a24      	ldr	r2, [pc, #144]	; (800be04 <LL_TIM_Init+0x124>)
 800bd72:	4293      	cmp	r3, r2
 800bd74:	d00b      	beq.n	800bd8e <LL_TIM_Init+0xae>
 800bd76:	687b      	ldr	r3, [r7, #4]
 800bd78:	4a23      	ldr	r2, [pc, #140]	; (800be08 <LL_TIM_Init+0x128>)
 800bd7a:	4293      	cmp	r3, r2
 800bd7c:	d007      	beq.n	800bd8e <LL_TIM_Init+0xae>
 800bd7e:	687b      	ldr	r3, [r7, #4]
 800bd80:	4a22      	ldr	r2, [pc, #136]	; (800be0c <LL_TIM_Init+0x12c>)
 800bd82:	4293      	cmp	r3, r2
 800bd84:	d003      	beq.n	800bd8e <LL_TIM_Init+0xae>
 800bd86:	687b      	ldr	r3, [r7, #4]
 800bd88:	4a21      	ldr	r2, [pc, #132]	; (800be10 <LL_TIM_Init+0x130>)
 800bd8a:	4293      	cmp	r3, r2
 800bd8c:	d106      	bne.n	800bd9c <LL_TIM_Init+0xbc>
  {
    /* Set the clock division */
    MODIFY_REG(tmpcr1, TIM_CR1_CKD, TIM_InitStruct->ClockDivision);
 800bd8e:	68fb      	ldr	r3, [r7, #12]
 800bd90:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 800bd94:	683b      	ldr	r3, [r7, #0]
 800bd96:	68db      	ldr	r3, [r3, #12]
 800bd98:	4313      	orrs	r3, r2
 800bd9a:	60fb      	str	r3, [r7, #12]
  }

  /* Write to TIMx CR1 */
  LL_TIM_WriteReg(TIMx, CR1, tmpcr1);
 800bd9c:	687b      	ldr	r3, [r7, #4]
 800bd9e:	68fa      	ldr	r2, [r7, #12]
 800bda0:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  LL_TIM_SetAutoReload(TIMx, TIM_InitStruct->Autoreload);
 800bda2:	683b      	ldr	r3, [r7, #0]
 800bda4:	689b      	ldr	r3, [r3, #8]
 800bda6:	4619      	mov	r1, r3
 800bda8:	6878      	ldr	r0, [r7, #4]
 800bdaa:	f7ff ff70 	bl	800bc8e <LL_TIM_SetAutoReload>

  /* Set the Prescaler value */
  LL_TIM_SetPrescaler(TIMx, TIM_InitStruct->Prescaler);
 800bdae:	683b      	ldr	r3, [r7, #0]
 800bdb0:	881b      	ldrh	r3, [r3, #0]
 800bdb2:	4619      	mov	r1, r3
 800bdb4:	6878      	ldr	r0, [r7, #4]
 800bdb6:	f7ff ff5d 	bl	800bc74 <LL_TIM_SetPrescaler>

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800bdba:	687b      	ldr	r3, [r7, #4]
 800bdbc:	4a0a      	ldr	r2, [pc, #40]	; (800bde8 <LL_TIM_Init+0x108>)
 800bdbe:	4293      	cmp	r3, r2
 800bdc0:	d003      	beq.n	800bdca <LL_TIM_Init+0xea>
 800bdc2:	687b      	ldr	r3, [r7, #4]
 800bdc4:	4a0c      	ldr	r2, [pc, #48]	; (800bdf8 <LL_TIM_Init+0x118>)
 800bdc6:	4293      	cmp	r3, r2
 800bdc8:	d105      	bne.n	800bdd6 <LL_TIM_Init+0xf6>
  {
    /* Set the Repetition Counter value */
    LL_TIM_SetRepetitionCounter(TIMx, TIM_InitStruct->RepetitionCounter);
 800bdca:	683b      	ldr	r3, [r7, #0]
 800bdcc:	7c1b      	ldrb	r3, [r3, #16]
 800bdce:	4619      	mov	r1, r3
 800bdd0:	6878      	ldr	r0, [r7, #4]
 800bdd2:	f7ff ff69 	bl	800bca8 <LL_TIM_SetRepetitionCounter>
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter value (if applicable) immediately */
  LL_TIM_GenerateEvent_UPDATE(TIMx);
 800bdd6:	6878      	ldr	r0, [r7, #4]
 800bdd8:	f7ff ff73 	bl	800bcc2 <LL_TIM_GenerateEvent_UPDATE>

  return SUCCESS;
 800bddc:	2300      	movs	r3, #0
}
 800bdde:	4618      	mov	r0, r3
 800bde0:	3710      	adds	r7, #16
 800bde2:	46bd      	mov	sp, r7
 800bde4:	bd80      	pop	{r7, pc}
 800bde6:	bf00      	nop
 800bde8:	40010000 	.word	0x40010000
 800bdec:	40000400 	.word	0x40000400
 800bdf0:	40000800 	.word	0x40000800
 800bdf4:	40000c00 	.word	0x40000c00
 800bdf8:	40010400 	.word	0x40010400
 800bdfc:	40014000 	.word	0x40014000
 800be00:	40014400 	.word	0x40014400
 800be04:	40014800 	.word	0x40014800
 800be08:	40001800 	.word	0x40001800
 800be0c:	40001c00 	.word	0x40001c00
 800be10:	40002000 	.word	0x40002000

0800be14 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 800be14:	b084      	sub	sp, #16
 800be16:	b580      	push	{r7, lr}
 800be18:	b084      	sub	sp, #16
 800be1a:	af00      	add	r7, sp, #0
 800be1c:	6078      	str	r0, [r7, #4]
 800be1e:	f107 001c 	add.w	r0, r7, #28
 800be22:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 800be26:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800be28:	2b01      	cmp	r3, #1
 800be2a:	d122      	bne.n	800be72 <USB_CoreInit+0x5e>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 800be2c:	687b      	ldr	r3, [r7, #4]
 800be2e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800be30:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 800be34:	687b      	ldr	r3, [r7, #4]
 800be36:	639a      	str	r2, [r3, #56]	; 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 800be38:	687b      	ldr	r3, [r7, #4]
 800be3a:	68db      	ldr	r3, [r3, #12]
 800be3c:	f423 0384 	bic.w	r3, r3, #4325376	; 0x420000
 800be40:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800be44:	687a      	ldr	r2, [r7, #4]
 800be46:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 800be48:	687b      	ldr	r3, [r7, #4]
 800be4a:	68db      	ldr	r3, [r3, #12]
 800be4c:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 800be50:	687b      	ldr	r3, [r7, #4]
 800be52:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 800be54:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800be56:	2b01      	cmp	r3, #1
 800be58:	d105      	bne.n	800be66 <USB_CoreInit+0x52>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 800be5a:	687b      	ldr	r3, [r7, #4]
 800be5c:	68db      	ldr	r3, [r3, #12]
 800be5e:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 800be62:	687b      	ldr	r3, [r7, #4]
 800be64:	60da      	str	r2, [r3, #12]
    }
    /* Reset after a PHY select  */
    ret = USB_CoreReset(USBx);
 800be66:	6878      	ldr	r0, [r7, #4]
 800be68:	f001 fa58 	bl	800d31c <USB_CoreReset>
 800be6c:	4603      	mov	r3, r0
 800be6e:	73fb      	strb	r3, [r7, #15]
 800be70:	e010      	b.n	800be94 <USB_CoreInit+0x80>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 800be72:	687b      	ldr	r3, [r7, #4]
 800be74:	68db      	ldr	r3, [r3, #12]
 800be76:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 800be7a:	687b      	ldr	r3, [r7, #4]
 800be7c:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select and set Host mode */
    ret = USB_CoreReset(USBx);
 800be7e:	6878      	ldr	r0, [r7, #4]
 800be80:	f001 fa4c 	bl	800d31c <USB_CoreReset>
 800be84:	4603      	mov	r3, r0
 800be86:	73fb      	strb	r3, [r7, #15]

    /* Activate the USB Transceiver */
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 800be88:	687b      	ldr	r3, [r7, #4]
 800be8a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800be8c:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 800be90:	687b      	ldr	r3, [r7, #4]
 800be92:	639a      	str	r2, [r3, #56]	; 0x38
  }

  if (cfg.dma_enable == 1U)
 800be94:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800be96:	2b01      	cmp	r3, #1
 800be98:	d10b      	bne.n	800beb2 <USB_CoreInit+0x9e>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 800be9a:	687b      	ldr	r3, [r7, #4]
 800be9c:	689b      	ldr	r3, [r3, #8]
 800be9e:	f043 0206 	orr.w	r2, r3, #6
 800bea2:	687b      	ldr	r3, [r7, #4]
 800bea4:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 800bea6:	687b      	ldr	r3, [r7, #4]
 800bea8:	689b      	ldr	r3, [r3, #8]
 800beaa:	f043 0220 	orr.w	r2, r3, #32
 800beae:	687b      	ldr	r3, [r7, #4]
 800beb0:	609a      	str	r2, [r3, #8]
  }

  return ret;
 800beb2:	7bfb      	ldrb	r3, [r7, #15]
}
 800beb4:	4618      	mov	r0, r3
 800beb6:	3710      	adds	r7, #16
 800beb8:	46bd      	mov	sp, r7
 800beba:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800bebe:	b004      	add	sp, #16
 800bec0:	4770      	bx	lr
	...

0800bec4 <USB_SetTurnaroundTime>:
  * @param  hclk: AHB clock frequency
  * @retval USB turnaround time In PHY Clocks number
  */
HAL_StatusTypeDef USB_SetTurnaroundTime(USB_OTG_GlobalTypeDef *USBx,
                                        uint32_t hclk, uint8_t speed)
{
 800bec4:	b480      	push	{r7}
 800bec6:	b087      	sub	sp, #28
 800bec8:	af00      	add	r7, sp, #0
 800beca:	60f8      	str	r0, [r7, #12]
 800becc:	60b9      	str	r1, [r7, #8]
 800bece:	4613      	mov	r3, r2
 800bed0:	71fb      	strb	r3, [r7, #7]

  /* The USBTRD is configured according to the tables below, depending on AHB frequency
  used by application. In the low AHB frequency range it is used to stretch enough the USB response
  time to IN tokens, the USB turnaround time, so to compensate for the longer AHB read access
  latency to the Data FIFO */
  if (speed == USBD_FS_SPEED)
 800bed2:	79fb      	ldrb	r3, [r7, #7]
 800bed4:	2b02      	cmp	r3, #2
 800bed6:	d165      	bne.n	800bfa4 <USB_SetTurnaroundTime+0xe0>
  {
    if ((hclk >= 14200000U) && (hclk < 15000000U))
 800bed8:	68bb      	ldr	r3, [r7, #8]
 800beda:	4a41      	ldr	r2, [pc, #260]	; (800bfe0 <USB_SetTurnaroundTime+0x11c>)
 800bedc:	4293      	cmp	r3, r2
 800bede:	d906      	bls.n	800beee <USB_SetTurnaroundTime+0x2a>
 800bee0:	68bb      	ldr	r3, [r7, #8]
 800bee2:	4a40      	ldr	r2, [pc, #256]	; (800bfe4 <USB_SetTurnaroundTime+0x120>)
 800bee4:	4293      	cmp	r3, r2
 800bee6:	d802      	bhi.n	800beee <USB_SetTurnaroundTime+0x2a>
    {
      /* hclk Clock Range between 14.2-15 MHz */
      UsbTrd = 0xFU;
 800bee8:	230f      	movs	r3, #15
 800beea:	617b      	str	r3, [r7, #20]
 800beec:	e062      	b.n	800bfb4 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 15000000U) && (hclk < 16000000U))
 800beee:	68bb      	ldr	r3, [r7, #8]
 800bef0:	4a3c      	ldr	r2, [pc, #240]	; (800bfe4 <USB_SetTurnaroundTime+0x120>)
 800bef2:	4293      	cmp	r3, r2
 800bef4:	d906      	bls.n	800bf04 <USB_SetTurnaroundTime+0x40>
 800bef6:	68bb      	ldr	r3, [r7, #8]
 800bef8:	4a3b      	ldr	r2, [pc, #236]	; (800bfe8 <USB_SetTurnaroundTime+0x124>)
 800befa:	4293      	cmp	r3, r2
 800befc:	d802      	bhi.n	800bf04 <USB_SetTurnaroundTime+0x40>
    {
      /* hclk Clock Range between 15-16 MHz */
      UsbTrd = 0xEU;
 800befe:	230e      	movs	r3, #14
 800bf00:	617b      	str	r3, [r7, #20]
 800bf02:	e057      	b.n	800bfb4 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 16000000U) && (hclk < 17200000U))
 800bf04:	68bb      	ldr	r3, [r7, #8]
 800bf06:	4a38      	ldr	r2, [pc, #224]	; (800bfe8 <USB_SetTurnaroundTime+0x124>)
 800bf08:	4293      	cmp	r3, r2
 800bf0a:	d906      	bls.n	800bf1a <USB_SetTurnaroundTime+0x56>
 800bf0c:	68bb      	ldr	r3, [r7, #8]
 800bf0e:	4a37      	ldr	r2, [pc, #220]	; (800bfec <USB_SetTurnaroundTime+0x128>)
 800bf10:	4293      	cmp	r3, r2
 800bf12:	d802      	bhi.n	800bf1a <USB_SetTurnaroundTime+0x56>
    {
      /* hclk Clock Range between 16-17.2 MHz */
      UsbTrd = 0xDU;
 800bf14:	230d      	movs	r3, #13
 800bf16:	617b      	str	r3, [r7, #20]
 800bf18:	e04c      	b.n	800bfb4 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 17200000U) && (hclk < 18500000U))
 800bf1a:	68bb      	ldr	r3, [r7, #8]
 800bf1c:	4a33      	ldr	r2, [pc, #204]	; (800bfec <USB_SetTurnaroundTime+0x128>)
 800bf1e:	4293      	cmp	r3, r2
 800bf20:	d906      	bls.n	800bf30 <USB_SetTurnaroundTime+0x6c>
 800bf22:	68bb      	ldr	r3, [r7, #8]
 800bf24:	4a32      	ldr	r2, [pc, #200]	; (800bff0 <USB_SetTurnaroundTime+0x12c>)
 800bf26:	4293      	cmp	r3, r2
 800bf28:	d802      	bhi.n	800bf30 <USB_SetTurnaroundTime+0x6c>
    {
      /* hclk Clock Range between 17.2-18.5 MHz */
      UsbTrd = 0xCU;
 800bf2a:	230c      	movs	r3, #12
 800bf2c:	617b      	str	r3, [r7, #20]
 800bf2e:	e041      	b.n	800bfb4 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 18500000U) && (hclk < 20000000U))
 800bf30:	68bb      	ldr	r3, [r7, #8]
 800bf32:	4a2f      	ldr	r2, [pc, #188]	; (800bff0 <USB_SetTurnaroundTime+0x12c>)
 800bf34:	4293      	cmp	r3, r2
 800bf36:	d906      	bls.n	800bf46 <USB_SetTurnaroundTime+0x82>
 800bf38:	68bb      	ldr	r3, [r7, #8]
 800bf3a:	4a2e      	ldr	r2, [pc, #184]	; (800bff4 <USB_SetTurnaroundTime+0x130>)
 800bf3c:	4293      	cmp	r3, r2
 800bf3e:	d802      	bhi.n	800bf46 <USB_SetTurnaroundTime+0x82>
    {
      /* hclk Clock Range between 18.5-20 MHz */
      UsbTrd = 0xBU;
 800bf40:	230b      	movs	r3, #11
 800bf42:	617b      	str	r3, [r7, #20]
 800bf44:	e036      	b.n	800bfb4 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 20000000U) && (hclk < 21800000U))
 800bf46:	68bb      	ldr	r3, [r7, #8]
 800bf48:	4a2a      	ldr	r2, [pc, #168]	; (800bff4 <USB_SetTurnaroundTime+0x130>)
 800bf4a:	4293      	cmp	r3, r2
 800bf4c:	d906      	bls.n	800bf5c <USB_SetTurnaroundTime+0x98>
 800bf4e:	68bb      	ldr	r3, [r7, #8]
 800bf50:	4a29      	ldr	r2, [pc, #164]	; (800bff8 <USB_SetTurnaroundTime+0x134>)
 800bf52:	4293      	cmp	r3, r2
 800bf54:	d802      	bhi.n	800bf5c <USB_SetTurnaroundTime+0x98>
    {
      /* hclk Clock Range between 20-21.8 MHz */
      UsbTrd = 0xAU;
 800bf56:	230a      	movs	r3, #10
 800bf58:	617b      	str	r3, [r7, #20]
 800bf5a:	e02b      	b.n	800bfb4 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 21800000U) && (hclk < 24000000U))
 800bf5c:	68bb      	ldr	r3, [r7, #8]
 800bf5e:	4a26      	ldr	r2, [pc, #152]	; (800bff8 <USB_SetTurnaroundTime+0x134>)
 800bf60:	4293      	cmp	r3, r2
 800bf62:	d906      	bls.n	800bf72 <USB_SetTurnaroundTime+0xae>
 800bf64:	68bb      	ldr	r3, [r7, #8]
 800bf66:	4a25      	ldr	r2, [pc, #148]	; (800bffc <USB_SetTurnaroundTime+0x138>)
 800bf68:	4293      	cmp	r3, r2
 800bf6a:	d802      	bhi.n	800bf72 <USB_SetTurnaroundTime+0xae>
    {
      /* hclk Clock Range between 21.8-24 MHz */
      UsbTrd = 0x9U;
 800bf6c:	2309      	movs	r3, #9
 800bf6e:	617b      	str	r3, [r7, #20]
 800bf70:	e020      	b.n	800bfb4 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 24000000U) && (hclk < 27700000U))
 800bf72:	68bb      	ldr	r3, [r7, #8]
 800bf74:	4a21      	ldr	r2, [pc, #132]	; (800bffc <USB_SetTurnaroundTime+0x138>)
 800bf76:	4293      	cmp	r3, r2
 800bf78:	d906      	bls.n	800bf88 <USB_SetTurnaroundTime+0xc4>
 800bf7a:	68bb      	ldr	r3, [r7, #8]
 800bf7c:	4a20      	ldr	r2, [pc, #128]	; (800c000 <USB_SetTurnaroundTime+0x13c>)
 800bf7e:	4293      	cmp	r3, r2
 800bf80:	d802      	bhi.n	800bf88 <USB_SetTurnaroundTime+0xc4>
    {
      /* hclk Clock Range between 24-27.7 MHz */
      UsbTrd = 0x8U;
 800bf82:	2308      	movs	r3, #8
 800bf84:	617b      	str	r3, [r7, #20]
 800bf86:	e015      	b.n	800bfb4 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 27700000U) && (hclk < 32000000U))
 800bf88:	68bb      	ldr	r3, [r7, #8]
 800bf8a:	4a1d      	ldr	r2, [pc, #116]	; (800c000 <USB_SetTurnaroundTime+0x13c>)
 800bf8c:	4293      	cmp	r3, r2
 800bf8e:	d906      	bls.n	800bf9e <USB_SetTurnaroundTime+0xda>
 800bf90:	68bb      	ldr	r3, [r7, #8]
 800bf92:	4a1c      	ldr	r2, [pc, #112]	; (800c004 <USB_SetTurnaroundTime+0x140>)
 800bf94:	4293      	cmp	r3, r2
 800bf96:	d802      	bhi.n	800bf9e <USB_SetTurnaroundTime+0xda>
    {
      /* hclk Clock Range between 27.7-32 MHz */
      UsbTrd = 0x7U;
 800bf98:	2307      	movs	r3, #7
 800bf9a:	617b      	str	r3, [r7, #20]
 800bf9c:	e00a      	b.n	800bfb4 <USB_SetTurnaroundTime+0xf0>
    }
    else /* if(hclk >= 32000000) */
    {
      /* hclk Clock Range between 32-200 MHz */
      UsbTrd = 0x6U;
 800bf9e:	2306      	movs	r3, #6
 800bfa0:	617b      	str	r3, [r7, #20]
 800bfa2:	e007      	b.n	800bfb4 <USB_SetTurnaroundTime+0xf0>
    }
  }
  else if (speed == USBD_HS_SPEED)
 800bfa4:	79fb      	ldrb	r3, [r7, #7]
 800bfa6:	2b00      	cmp	r3, #0
 800bfa8:	d102      	bne.n	800bfb0 <USB_SetTurnaroundTime+0xec>
  {
    UsbTrd = USBD_HS_TRDT_VALUE;
 800bfaa:	2309      	movs	r3, #9
 800bfac:	617b      	str	r3, [r7, #20]
 800bfae:	e001      	b.n	800bfb4 <USB_SetTurnaroundTime+0xf0>
  }
  else
  {
    UsbTrd = USBD_DEFAULT_TRDT_VALUE;
 800bfb0:	2309      	movs	r3, #9
 800bfb2:	617b      	str	r3, [r7, #20]
  }

  USBx->GUSBCFG &= ~USB_OTG_GUSBCFG_TRDT;
 800bfb4:	68fb      	ldr	r3, [r7, #12]
 800bfb6:	68db      	ldr	r3, [r3, #12]
 800bfb8:	f423 5270 	bic.w	r2, r3, #15360	; 0x3c00
 800bfbc:	68fb      	ldr	r3, [r7, #12]
 800bfbe:	60da      	str	r2, [r3, #12]
  USBx->GUSBCFG |= (uint32_t)((UsbTrd << 10) & USB_OTG_GUSBCFG_TRDT);
 800bfc0:	68fb      	ldr	r3, [r7, #12]
 800bfc2:	68da      	ldr	r2, [r3, #12]
 800bfc4:	697b      	ldr	r3, [r7, #20]
 800bfc6:	029b      	lsls	r3, r3, #10
 800bfc8:	f403 5370 	and.w	r3, r3, #15360	; 0x3c00
 800bfcc:	431a      	orrs	r2, r3
 800bfce:	68fb      	ldr	r3, [r7, #12]
 800bfd0:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 800bfd2:	2300      	movs	r3, #0
}
 800bfd4:	4618      	mov	r0, r3
 800bfd6:	371c      	adds	r7, #28
 800bfd8:	46bd      	mov	sp, r7
 800bfda:	bc80      	pop	{r7}
 800bfdc:	4770      	bx	lr
 800bfde:	bf00      	nop
 800bfe0:	00d8acbf 	.word	0x00d8acbf
 800bfe4:	00e4e1bf 	.word	0x00e4e1bf
 800bfe8:	00f423ff 	.word	0x00f423ff
 800bfec:	0106737f 	.word	0x0106737f
 800bff0:	011a499f 	.word	0x011a499f
 800bff4:	01312cff 	.word	0x01312cff
 800bff8:	014ca43f 	.word	0x014ca43f
 800bffc:	016e35ff 	.word	0x016e35ff
 800c000:	01a6ab1f 	.word	0x01a6ab1f
 800c004:	01e847ff 	.word	0x01e847ff

0800c008 <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 800c008:	b480      	push	{r7}
 800c00a:	b083      	sub	sp, #12
 800c00c:	af00      	add	r7, sp, #0
 800c00e:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 800c010:	687b      	ldr	r3, [r7, #4]
 800c012:	689b      	ldr	r3, [r3, #8]
 800c014:	f043 0201 	orr.w	r2, r3, #1
 800c018:	687b      	ldr	r3, [r7, #4]
 800c01a:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 800c01c:	2300      	movs	r3, #0
}
 800c01e:	4618      	mov	r0, r3
 800c020:	370c      	adds	r7, #12
 800c022:	46bd      	mov	sp, r7
 800c024:	bc80      	pop	{r7}
 800c026:	4770      	bx	lr

0800c028 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
*/
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 800c028:	b480      	push	{r7}
 800c02a:	b083      	sub	sp, #12
 800c02c:	af00      	add	r7, sp, #0
 800c02e:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 800c030:	687b      	ldr	r3, [r7, #4]
 800c032:	689b      	ldr	r3, [r3, #8]
 800c034:	f023 0201 	bic.w	r2, r3, #1
 800c038:	687b      	ldr	r3, [r7, #4]
 800c03a:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 800c03c:	2300      	movs	r3, #0
}
 800c03e:	4618      	mov	r0, r3
 800c040:	370c      	adds	r7, #12
 800c042:	46bd      	mov	sp, r7
 800c044:	bc80      	pop	{r7}
 800c046:	4770      	bx	lr

0800c048 <USB_SetCurrentMode>:
  *            @arg USB_HOST_MODE: Host mode
  *            @arg USB_DRD_MODE: Dual Role Device mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 800c048:	b580      	push	{r7, lr}
 800c04a:	b082      	sub	sp, #8
 800c04c:	af00      	add	r7, sp, #0
 800c04e:	6078      	str	r0, [r7, #4]
 800c050:	460b      	mov	r3, r1
 800c052:	70fb      	strb	r3, [r7, #3]
  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 800c054:	687b      	ldr	r3, [r7, #4]
 800c056:	68db      	ldr	r3, [r3, #12]
 800c058:	f023 42c0 	bic.w	r2, r3, #1610612736	; 0x60000000
 800c05c:	687b      	ldr	r3, [r7, #4]
 800c05e:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 800c060:	78fb      	ldrb	r3, [r7, #3]
 800c062:	2b01      	cmp	r3, #1
 800c064:	d106      	bne.n	800c074 <USB_SetCurrentMode+0x2c>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 800c066:	687b      	ldr	r3, [r7, #4]
 800c068:	68db      	ldr	r3, [r3, #12]
 800c06a:	f043 5200 	orr.w	r2, r3, #536870912	; 0x20000000
 800c06e:	687b      	ldr	r3, [r7, #4]
 800c070:	60da      	str	r2, [r3, #12]
 800c072:	e00b      	b.n	800c08c <USB_SetCurrentMode+0x44>
  }
  else if (mode == USB_DEVICE_MODE)
 800c074:	78fb      	ldrb	r3, [r7, #3]
 800c076:	2b00      	cmp	r3, #0
 800c078:	d106      	bne.n	800c088 <USB_SetCurrentMode+0x40>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 800c07a:	687b      	ldr	r3, [r7, #4]
 800c07c:	68db      	ldr	r3, [r3, #12]
 800c07e:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 800c082:	687b      	ldr	r3, [r7, #4]
 800c084:	60da      	str	r2, [r3, #12]
 800c086:	e001      	b.n	800c08c <USB_SetCurrentMode+0x44>
  }
  else
  {
    return HAL_ERROR;
 800c088:	2301      	movs	r3, #1
 800c08a:	e003      	b.n	800c094 <USB_SetCurrentMode+0x4c>
  }
  HAL_Delay(50U);
 800c08c:	2032      	movs	r0, #50	; 0x32
 800c08e:	f7f6 fe3d 	bl	8002d0c <HAL_Delay>

  return HAL_OK;
 800c092:	2300      	movs	r3, #0
}
 800c094:	4618      	mov	r0, r3
 800c096:	3708      	adds	r7, #8
 800c098:	46bd      	mov	sp, r7
 800c09a:	bd80      	pop	{r7, pc}

0800c09c <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 800c09c:	b084      	sub	sp, #16
 800c09e:	b580      	push	{r7, lr}
 800c0a0:	b086      	sub	sp, #24
 800c0a2:	af00      	add	r7, sp, #0
 800c0a4:	6078      	str	r0, [r7, #4]
 800c0a6:	f107 0024 	add.w	r0, r7, #36	; 0x24
 800c0aa:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 800c0ae:	2300      	movs	r3, #0
 800c0b0:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800c0b2:	687b      	ldr	r3, [r7, #4]
 800c0b4:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 800c0b6:	2300      	movs	r3, #0
 800c0b8:	613b      	str	r3, [r7, #16]
 800c0ba:	e009      	b.n	800c0d0 <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 800c0bc:	687a      	ldr	r2, [r7, #4]
 800c0be:	693b      	ldr	r3, [r7, #16]
 800c0c0:	3340      	adds	r3, #64	; 0x40
 800c0c2:	009b      	lsls	r3, r3, #2
 800c0c4:	4413      	add	r3, r2
 800c0c6:	2200      	movs	r2, #0
 800c0c8:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 800c0ca:	693b      	ldr	r3, [r7, #16]
 800c0cc:	3301      	adds	r3, #1
 800c0ce:	613b      	str	r3, [r7, #16]
 800c0d0:	693b      	ldr	r3, [r7, #16]
 800c0d2:	2b0e      	cmp	r3, #14
 800c0d4:	d9f2      	bls.n	800c0bc <USB_DevInit+0x20>
  }

  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 800c0d6:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800c0d8:	2b00      	cmp	r3, #0
 800c0da:	d112      	bne.n	800c102 <USB_DevInit+0x66>
  {
    /*
     * disable HW VBUS sensing. VBUS is internally considered to be always
     * at VBUS-Valid level (5V).
     */
    USBx->GCCFG |= USB_OTG_GCCFG_NOVBUSSENS;
 800c0dc:	687b      	ldr	r3, [r7, #4]
 800c0de:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800c0e0:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 800c0e4:	687b      	ldr	r3, [r7, #4]
 800c0e6:	639a      	str	r2, [r3, #56]	; 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSBSEN;
 800c0e8:	687b      	ldr	r3, [r7, #4]
 800c0ea:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800c0ec:	f423 2200 	bic.w	r2, r3, #524288	; 0x80000
 800c0f0:	687b      	ldr	r3, [r7, #4]
 800c0f2:	639a      	str	r2, [r3, #56]	; 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSASEN;
 800c0f4:	687b      	ldr	r3, [r7, #4]
 800c0f6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800c0f8:	f423 2280 	bic.w	r2, r3, #262144	; 0x40000
 800c0fc:	687b      	ldr	r3, [r7, #4]
 800c0fe:	639a      	str	r2, [r3, #56]	; 0x38
 800c100:	e00b      	b.n	800c11a <USB_DevInit+0x7e>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG &= ~USB_OTG_GCCFG_NOVBUSSENS;
 800c102:	687b      	ldr	r3, [r7, #4]
 800c104:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800c106:	f423 1200 	bic.w	r2, r3, #2097152	; 0x200000
 800c10a:	687b      	ldr	r3, [r7, #4]
 800c10c:	639a      	str	r2, [r3, #56]	; 0x38
    USBx->GCCFG |= USB_OTG_GCCFG_VBUSBSEN;
 800c10e:	687b      	ldr	r3, [r7, #4]
 800c110:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800c112:	f443 2200 	orr.w	r2, r3, #524288	; 0x80000
 800c116:	687b      	ldr	r3, [r7, #4]
 800c118:	639a      	str	r2, [r3, #56]	; 0x38
  }

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 800c11a:	68fb      	ldr	r3, [r7, #12]
 800c11c:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 800c120:	461a      	mov	r2, r3
 800c122:	2300      	movs	r3, #0
 800c124:	6013      	str	r3, [r2, #0]

  /* Device mode configuration */
  USBx_DEVICE->DCFG |= DCFG_FRAME_INTERVAL_80;
 800c126:	68fb      	ldr	r3, [r7, #12]
 800c128:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800c12c:	4619      	mov	r1, r3
 800c12e:	68fb      	ldr	r3, [r7, #12]
 800c130:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800c134:	461a      	mov	r2, r3
 800c136:	680b      	ldr	r3, [r1, #0]
 800c138:	6013      	str	r3, [r2, #0]

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 800c13a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c13c:	2b01      	cmp	r3, #1
 800c13e:	d10c      	bne.n	800c15a <USB_DevInit+0xbe>
  {
    if (cfg.speed == USBD_HS_SPEED)
 800c140:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c142:	2b00      	cmp	r3, #0
 800c144:	d104      	bne.n	800c150 <USB_DevInit+0xb4>
    {
      /* Set Core speed to High speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 800c146:	2100      	movs	r1, #0
 800c148:	6878      	ldr	r0, [r7, #4]
 800c14a:	f000 f95d 	bl	800c408 <USB_SetDevSpeed>
 800c14e:	e008      	b.n	800c162 <USB_DevInit+0xc6>
    }
    else
    {
      /* Set Core speed to Full speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 800c150:	2101      	movs	r1, #1
 800c152:	6878      	ldr	r0, [r7, #4]
 800c154:	f000 f958 	bl	800c408 <USB_SetDevSpeed>
 800c158:	e003      	b.n	800c162 <USB_DevInit+0xc6>
    }
  }
  else
  {
    /* Set Core speed to Full speed mode */
    (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 800c15a:	2103      	movs	r1, #3
 800c15c:	6878      	ldr	r0, [r7, #4]
 800c15e:	f000 f953 	bl	800c408 <USB_SetDevSpeed>
  }

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 800c162:	2110      	movs	r1, #16
 800c164:	6878      	ldr	r0, [r7, #4]
 800c166:	f000 f90b 	bl	800c380 <USB_FlushTxFifo>
 800c16a:	4603      	mov	r3, r0
 800c16c:	2b00      	cmp	r3, #0
 800c16e:	d001      	beq.n	800c174 <USB_DevInit+0xd8>
  {
    ret = HAL_ERROR;
 800c170:	2301      	movs	r3, #1
 800c172:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 800c174:	6878      	ldr	r0, [r7, #4]
 800c176:	f000 f927 	bl	800c3c8 <USB_FlushRxFifo>
 800c17a:	4603      	mov	r3, r0
 800c17c:	2b00      	cmp	r3, #0
 800c17e:	d001      	beq.n	800c184 <USB_DevInit+0xe8>
  {
    ret = HAL_ERROR;
 800c180:	2301      	movs	r3, #1
 800c182:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 800c184:	68fb      	ldr	r3, [r7, #12]
 800c186:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800c18a:	461a      	mov	r2, r3
 800c18c:	2300      	movs	r3, #0
 800c18e:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 800c190:	68fb      	ldr	r3, [r7, #12]
 800c192:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800c196:	461a      	mov	r2, r3
 800c198:	2300      	movs	r3, #0
 800c19a:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 800c19c:	68fb      	ldr	r3, [r7, #12]
 800c19e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800c1a2:	461a      	mov	r2, r3
 800c1a4:	2300      	movs	r3, #0
 800c1a6:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 800c1a8:	2300      	movs	r3, #0
 800c1aa:	613b      	str	r3, [r7, #16]
 800c1ac:	e043      	b.n	800c236 <USB_DevInit+0x19a>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 800c1ae:	693b      	ldr	r3, [r7, #16]
 800c1b0:	015a      	lsls	r2, r3, #5
 800c1b2:	68fb      	ldr	r3, [r7, #12]
 800c1b4:	4413      	add	r3, r2
 800c1b6:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800c1ba:	681b      	ldr	r3, [r3, #0]
 800c1bc:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800c1c0:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800c1c4:	d118      	bne.n	800c1f8 <USB_DevInit+0x15c>
    {
      if (i == 0U)
 800c1c6:	693b      	ldr	r3, [r7, #16]
 800c1c8:	2b00      	cmp	r3, #0
 800c1ca:	d10a      	bne.n	800c1e2 <USB_DevInit+0x146>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 800c1cc:	693b      	ldr	r3, [r7, #16]
 800c1ce:	015a      	lsls	r2, r3, #5
 800c1d0:	68fb      	ldr	r3, [r7, #12]
 800c1d2:	4413      	add	r3, r2
 800c1d4:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800c1d8:	461a      	mov	r2, r3
 800c1da:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 800c1de:	6013      	str	r3, [r2, #0]
 800c1e0:	e013      	b.n	800c20a <USB_DevInit+0x16e>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 800c1e2:	693b      	ldr	r3, [r7, #16]
 800c1e4:	015a      	lsls	r2, r3, #5
 800c1e6:	68fb      	ldr	r3, [r7, #12]
 800c1e8:	4413      	add	r3, r2
 800c1ea:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800c1ee:	461a      	mov	r2, r3
 800c1f0:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 800c1f4:	6013      	str	r3, [r2, #0]
 800c1f6:	e008      	b.n	800c20a <USB_DevInit+0x16e>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 800c1f8:	693b      	ldr	r3, [r7, #16]
 800c1fa:	015a      	lsls	r2, r3, #5
 800c1fc:	68fb      	ldr	r3, [r7, #12]
 800c1fe:	4413      	add	r3, r2
 800c200:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800c204:	461a      	mov	r2, r3
 800c206:	2300      	movs	r3, #0
 800c208:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 800c20a:	693b      	ldr	r3, [r7, #16]
 800c20c:	015a      	lsls	r2, r3, #5
 800c20e:	68fb      	ldr	r3, [r7, #12]
 800c210:	4413      	add	r3, r2
 800c212:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800c216:	461a      	mov	r2, r3
 800c218:	2300      	movs	r3, #0
 800c21a:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 800c21c:	693b      	ldr	r3, [r7, #16]
 800c21e:	015a      	lsls	r2, r3, #5
 800c220:	68fb      	ldr	r3, [r7, #12]
 800c222:	4413      	add	r3, r2
 800c224:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800c228:	461a      	mov	r2, r3
 800c22a:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 800c22e:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 800c230:	693b      	ldr	r3, [r7, #16]
 800c232:	3301      	adds	r3, #1
 800c234:	613b      	str	r3, [r7, #16]
 800c236:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c238:	693a      	ldr	r2, [r7, #16]
 800c23a:	429a      	cmp	r2, r3
 800c23c:	d3b7      	bcc.n	800c1ae <USB_DevInit+0x112>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 800c23e:	2300      	movs	r3, #0
 800c240:	613b      	str	r3, [r7, #16]
 800c242:	e043      	b.n	800c2cc <USB_DevInit+0x230>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 800c244:	693b      	ldr	r3, [r7, #16]
 800c246:	015a      	lsls	r2, r3, #5
 800c248:	68fb      	ldr	r3, [r7, #12]
 800c24a:	4413      	add	r3, r2
 800c24c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800c250:	681b      	ldr	r3, [r3, #0]
 800c252:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800c256:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800c25a:	d118      	bne.n	800c28e <USB_DevInit+0x1f2>
    {
      if (i == 0U)
 800c25c:	693b      	ldr	r3, [r7, #16]
 800c25e:	2b00      	cmp	r3, #0
 800c260:	d10a      	bne.n	800c278 <USB_DevInit+0x1dc>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 800c262:	693b      	ldr	r3, [r7, #16]
 800c264:	015a      	lsls	r2, r3, #5
 800c266:	68fb      	ldr	r3, [r7, #12]
 800c268:	4413      	add	r3, r2
 800c26a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800c26e:	461a      	mov	r2, r3
 800c270:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 800c274:	6013      	str	r3, [r2, #0]
 800c276:	e013      	b.n	800c2a0 <USB_DevInit+0x204>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 800c278:	693b      	ldr	r3, [r7, #16]
 800c27a:	015a      	lsls	r2, r3, #5
 800c27c:	68fb      	ldr	r3, [r7, #12]
 800c27e:	4413      	add	r3, r2
 800c280:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800c284:	461a      	mov	r2, r3
 800c286:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 800c28a:	6013      	str	r3, [r2, #0]
 800c28c:	e008      	b.n	800c2a0 <USB_DevInit+0x204>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 800c28e:	693b      	ldr	r3, [r7, #16]
 800c290:	015a      	lsls	r2, r3, #5
 800c292:	68fb      	ldr	r3, [r7, #12]
 800c294:	4413      	add	r3, r2
 800c296:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800c29a:	461a      	mov	r2, r3
 800c29c:	2300      	movs	r3, #0
 800c29e:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 800c2a0:	693b      	ldr	r3, [r7, #16]
 800c2a2:	015a      	lsls	r2, r3, #5
 800c2a4:	68fb      	ldr	r3, [r7, #12]
 800c2a6:	4413      	add	r3, r2
 800c2a8:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800c2ac:	461a      	mov	r2, r3
 800c2ae:	2300      	movs	r3, #0
 800c2b0:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 800c2b2:	693b      	ldr	r3, [r7, #16]
 800c2b4:	015a      	lsls	r2, r3, #5
 800c2b6:	68fb      	ldr	r3, [r7, #12]
 800c2b8:	4413      	add	r3, r2
 800c2ba:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800c2be:	461a      	mov	r2, r3
 800c2c0:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 800c2c4:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 800c2c6:	693b      	ldr	r3, [r7, #16]
 800c2c8:	3301      	adds	r3, #1
 800c2ca:	613b      	str	r3, [r7, #16]
 800c2cc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c2ce:	693a      	ldr	r2, [r7, #16]
 800c2d0:	429a      	cmp	r2, r3
 800c2d2:	d3b7      	bcc.n	800c244 <USB_DevInit+0x1a8>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 800c2d4:	68fb      	ldr	r3, [r7, #12]
 800c2d6:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800c2da:	691b      	ldr	r3, [r3, #16]
 800c2dc:	68fa      	ldr	r2, [r7, #12]
 800c2de:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800c2e2:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800c2e6:	6113      	str	r3, [r2, #16]

  if (cfg.dma_enable == 1U)
 800c2e8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c2ea:	2b01      	cmp	r3, #1
 800c2ec:	d111      	bne.n	800c312 <USB_DevInit+0x276>
  {
    /*Set threshold parameters */
    USBx_DEVICE->DTHRCTL = USB_OTG_DTHRCTL_TXTHRLEN_6 |
 800c2ee:	68fb      	ldr	r3, [r7, #12]
 800c2f0:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800c2f4:	461a      	mov	r2, r3
 800c2f6:	4b20      	ldr	r3, [pc, #128]	; (800c378 <USB_DevInit+0x2dc>)
 800c2f8:	6313      	str	r3, [r2, #48]	; 0x30
                           USB_OTG_DTHRCTL_RXTHRLEN_6;

    USBx_DEVICE->DTHRCTL |= USB_OTG_DTHRCTL_RXTHREN |
 800c2fa:	68fb      	ldr	r3, [r7, #12]
 800c2fc:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800c300:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800c302:	68fa      	ldr	r2, [r7, #12]
 800c304:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800c308:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800c30c:	f043 0303 	orr.w	r3, r3, #3
 800c310:	6313      	str	r3, [r2, #48]	; 0x30
                            USB_OTG_DTHRCTL_ISOTHREN |
                            USB_OTG_DTHRCTL_NONISOTHREN;
  }

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 800c312:	687b      	ldr	r3, [r7, #4]
 800c314:	2200      	movs	r2, #0
 800c316:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 800c318:	687b      	ldr	r3, [r7, #4]
 800c31a:	f06f 4280 	mvn.w	r2, #1073741824	; 0x40000000
 800c31e:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 800c320:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c322:	2b00      	cmp	r3, #0
 800c324:	d105      	bne.n	800c332 <USB_DevInit+0x296>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 800c326:	687b      	ldr	r3, [r7, #4]
 800c328:	699b      	ldr	r3, [r3, #24]
 800c32a:	f043 0210 	orr.w	r2, r3, #16
 800c32e:	687b      	ldr	r3, [r7, #4]
 800c330:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 800c332:	687b      	ldr	r3, [r7, #4]
 800c334:	699a      	ldr	r2, [r3, #24]
 800c336:	4b11      	ldr	r3, [pc, #68]	; (800c37c <USB_DevInit+0x2e0>)
 800c338:	4313      	orrs	r3, r2
 800c33a:	687a      	ldr	r2, [r7, #4]
 800c33c:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 800c33e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800c340:	2b00      	cmp	r3, #0
 800c342:	d005      	beq.n	800c350 <USB_DevInit+0x2b4>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 800c344:	687b      	ldr	r3, [r7, #4]
 800c346:	699b      	ldr	r3, [r3, #24]
 800c348:	f043 0208 	orr.w	r2, r3, #8
 800c34c:	687b      	ldr	r3, [r7, #4]
 800c34e:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 800c350:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800c352:	2b01      	cmp	r3, #1
 800c354:	d107      	bne.n	800c366 <USB_DevInit+0x2ca>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 800c356:	687b      	ldr	r3, [r7, #4]
 800c358:	699b      	ldr	r3, [r3, #24]
 800c35a:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 800c35e:	f043 0304 	orr.w	r3, r3, #4
 800c362:	687a      	ldr	r2, [r7, #4]
 800c364:	6193      	str	r3, [r2, #24]
  }

  return ret;
 800c366:	7dfb      	ldrb	r3, [r7, #23]
}
 800c368:	4618      	mov	r0, r3
 800c36a:	3718      	adds	r7, #24
 800c36c:	46bd      	mov	sp, r7
 800c36e:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800c372:	b004      	add	sp, #16
 800c374:	4770      	bx	lr
 800c376:	bf00      	nop
 800c378:	00800100 	.word	0x00800100
 800c37c:	803c3800 	.word	0x803c3800

0800c380 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 800c380:	b480      	push	{r7}
 800c382:	b085      	sub	sp, #20
 800c384:	af00      	add	r7, sp, #0
 800c386:	6078      	str	r0, [r7, #4]
 800c388:	6039      	str	r1, [r7, #0]
  uint32_t count = 0U;
 800c38a:	2300      	movs	r3, #0
 800c38c:	60fb      	str	r3, [r7, #12]

  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 800c38e:	683b      	ldr	r3, [r7, #0]
 800c390:	019b      	lsls	r3, r3, #6
 800c392:	f043 0220 	orr.w	r2, r3, #32
 800c396:	687b      	ldr	r3, [r7, #4]
 800c398:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 800c39a:	68fb      	ldr	r3, [r7, #12]
 800c39c:	3301      	adds	r3, #1
 800c39e:	60fb      	str	r3, [r7, #12]
 800c3a0:	68fb      	ldr	r3, [r7, #12]
 800c3a2:	4a08      	ldr	r2, [pc, #32]	; (800c3c4 <USB_FlushTxFifo+0x44>)
 800c3a4:	4293      	cmp	r3, r2
 800c3a6:	d901      	bls.n	800c3ac <USB_FlushTxFifo+0x2c>
    {
      return HAL_TIMEOUT;
 800c3a8:	2303      	movs	r3, #3
 800c3aa:	e006      	b.n	800c3ba <USB_FlushTxFifo+0x3a>
    }
  }
  while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 800c3ac:	687b      	ldr	r3, [r7, #4]
 800c3ae:	691b      	ldr	r3, [r3, #16]
 800c3b0:	f003 0320 	and.w	r3, r3, #32
 800c3b4:	2b20      	cmp	r3, #32
 800c3b6:	d0f0      	beq.n	800c39a <USB_FlushTxFifo+0x1a>

  return HAL_OK;
 800c3b8:	2300      	movs	r3, #0
}
 800c3ba:	4618      	mov	r0, r3
 800c3bc:	3714      	adds	r7, #20
 800c3be:	46bd      	mov	sp, r7
 800c3c0:	bc80      	pop	{r7}
 800c3c2:	4770      	bx	lr
 800c3c4:	00030d40 	.word	0x00030d40

0800c3c8 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo : Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 800c3c8:	b480      	push	{r7}
 800c3ca:	b085      	sub	sp, #20
 800c3cc:	af00      	add	r7, sp, #0
 800c3ce:	6078      	str	r0, [r7, #4]
  uint32_t count = 0;
 800c3d0:	2300      	movs	r3, #0
 800c3d2:	60fb      	str	r3, [r7, #12]

  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 800c3d4:	687b      	ldr	r3, [r7, #4]
 800c3d6:	2210      	movs	r2, #16
 800c3d8:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 800c3da:	68fb      	ldr	r3, [r7, #12]
 800c3dc:	3301      	adds	r3, #1
 800c3de:	60fb      	str	r3, [r7, #12]
 800c3e0:	68fb      	ldr	r3, [r7, #12]
 800c3e2:	4a08      	ldr	r2, [pc, #32]	; (800c404 <USB_FlushRxFifo+0x3c>)
 800c3e4:	4293      	cmp	r3, r2
 800c3e6:	d901      	bls.n	800c3ec <USB_FlushRxFifo+0x24>
    {
      return HAL_TIMEOUT;
 800c3e8:	2303      	movs	r3, #3
 800c3ea:	e006      	b.n	800c3fa <USB_FlushRxFifo+0x32>
    }
  }
  while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 800c3ec:	687b      	ldr	r3, [r7, #4]
 800c3ee:	691b      	ldr	r3, [r3, #16]
 800c3f0:	f003 0310 	and.w	r3, r3, #16
 800c3f4:	2b10      	cmp	r3, #16
 800c3f6:	d0f0      	beq.n	800c3da <USB_FlushRxFifo+0x12>

  return HAL_OK;
 800c3f8:	2300      	movs	r3, #0
}
 800c3fa:	4618      	mov	r0, r3
 800c3fc:	3714      	adds	r7, #20
 800c3fe:	46bd      	mov	sp, r7
 800c400:	bc80      	pop	{r7}
 800c402:	4770      	bx	lr
 800c404:	00030d40 	.word	0x00030d40

0800c408 <USB_SetDevSpeed>:
  *            @arg USB_OTG_SPEED_HIGH_IN_FULL: High speed core in Full Speed mode
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 800c408:	b480      	push	{r7}
 800c40a:	b085      	sub	sp, #20
 800c40c:	af00      	add	r7, sp, #0
 800c40e:	6078      	str	r0, [r7, #4]
 800c410:	460b      	mov	r3, r1
 800c412:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800c414:	687b      	ldr	r3, [r7, #4]
 800c416:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 800c418:	68fb      	ldr	r3, [r7, #12]
 800c41a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800c41e:	681a      	ldr	r2, [r3, #0]
 800c420:	78fb      	ldrb	r3, [r7, #3]
 800c422:	68f9      	ldr	r1, [r7, #12]
 800c424:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800c428:	4313      	orrs	r3, r2
 800c42a:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 800c42c:	2300      	movs	r3, #0
}
 800c42e:	4618      	mov	r0, r3
 800c430:	3714      	adds	r7, #20
 800c432:	46bd      	mov	sp, r7
 800c434:	bc80      	pop	{r7}
 800c436:	4770      	bx	lr

0800c438 <USB_GetDevSpeed>:
  *          This parameter can be one of these values:
  *            @arg PCD_SPEED_HIGH: High speed mode
  *            @arg PCD_SPEED_FULL: Full speed mode
  */
uint8_t USB_GetDevSpeed(USB_OTG_GlobalTypeDef *USBx)
{
 800c438:	b480      	push	{r7}
 800c43a:	b087      	sub	sp, #28
 800c43c:	af00      	add	r7, sp, #0
 800c43e:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800c440:	687b      	ldr	r3, [r7, #4]
 800c442:	613b      	str	r3, [r7, #16]
  uint8_t speed;
  uint32_t DevEnumSpeed = USBx_DEVICE->DSTS & USB_OTG_DSTS_ENUMSPD;
 800c444:	693b      	ldr	r3, [r7, #16]
 800c446:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800c44a:	689b      	ldr	r3, [r3, #8]
 800c44c:	f003 0306 	and.w	r3, r3, #6
 800c450:	60fb      	str	r3, [r7, #12]

  if (DevEnumSpeed == DSTS_ENUMSPD_HS_PHY_30MHZ_OR_60MHZ)
 800c452:	68fb      	ldr	r3, [r7, #12]
 800c454:	2b00      	cmp	r3, #0
 800c456:	d102      	bne.n	800c45e <USB_GetDevSpeed+0x26>
  {
    speed = USBD_HS_SPEED;
 800c458:	2300      	movs	r3, #0
 800c45a:	75fb      	strb	r3, [r7, #23]
 800c45c:	e00a      	b.n	800c474 <USB_GetDevSpeed+0x3c>
  }
  else if ((DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_30MHZ_OR_60MHZ) ||
 800c45e:	68fb      	ldr	r3, [r7, #12]
 800c460:	2b02      	cmp	r3, #2
 800c462:	d002      	beq.n	800c46a <USB_GetDevSpeed+0x32>
 800c464:	68fb      	ldr	r3, [r7, #12]
 800c466:	2b06      	cmp	r3, #6
 800c468:	d102      	bne.n	800c470 <USB_GetDevSpeed+0x38>
           (DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_48MHZ))
  {
    speed = USBD_FS_SPEED;
 800c46a:	2302      	movs	r3, #2
 800c46c:	75fb      	strb	r3, [r7, #23]
 800c46e:	e001      	b.n	800c474 <USB_GetDevSpeed+0x3c>
  }
  else
  {
    speed = 0xFU;
 800c470:	230f      	movs	r3, #15
 800c472:	75fb      	strb	r3, [r7, #23]
  }

  return speed;
 800c474:	7dfb      	ldrb	r3, [r7, #23]
}
 800c476:	4618      	mov	r0, r3
 800c478:	371c      	adds	r7, #28
 800c47a:	46bd      	mov	sp, r7
 800c47c:	bc80      	pop	{r7}
 800c47e:	4770      	bx	lr

0800c480 <USB_ActivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 800c480:	b480      	push	{r7}
 800c482:	b085      	sub	sp, #20
 800c484:	af00      	add	r7, sp, #0
 800c486:	6078      	str	r0, [r7, #4]
 800c488:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800c48a:	687b      	ldr	r3, [r7, #4]
 800c48c:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 800c48e:	683b      	ldr	r3, [r7, #0]
 800c490:	781b      	ldrb	r3, [r3, #0]
 800c492:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 800c494:	683b      	ldr	r3, [r7, #0]
 800c496:	785b      	ldrb	r3, [r3, #1]
 800c498:	2b01      	cmp	r3, #1
 800c49a:	d13a      	bne.n	800c512 <USB_ActivateEndpoint+0x92>
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK));
 800c49c:	68fb      	ldr	r3, [r7, #12]
 800c49e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800c4a2:	69da      	ldr	r2, [r3, #28]
 800c4a4:	683b      	ldr	r3, [r7, #0]
 800c4a6:	781b      	ldrb	r3, [r3, #0]
 800c4a8:	f003 030f 	and.w	r3, r3, #15
 800c4ac:	2101      	movs	r1, #1
 800c4ae:	fa01 f303 	lsl.w	r3, r1, r3
 800c4b2:	b29b      	uxth	r3, r3
 800c4b4:	68f9      	ldr	r1, [r7, #12]
 800c4b6:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800c4ba:	4313      	orrs	r3, r2
 800c4bc:	61cb      	str	r3, [r1, #28]

    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_USBAEP) == 0U)
 800c4be:	68bb      	ldr	r3, [r7, #8]
 800c4c0:	015a      	lsls	r2, r3, #5
 800c4c2:	68fb      	ldr	r3, [r7, #12]
 800c4c4:	4413      	add	r3, r2
 800c4c6:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800c4ca:	681b      	ldr	r3, [r3, #0]
 800c4cc:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800c4d0:	2b00      	cmp	r3, #0
 800c4d2:	d155      	bne.n	800c580 <USB_ActivateEndpoint+0x100>
    {
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 800c4d4:	68bb      	ldr	r3, [r7, #8]
 800c4d6:	015a      	lsls	r2, r3, #5
 800c4d8:	68fb      	ldr	r3, [r7, #12]
 800c4da:	4413      	add	r3, r2
 800c4dc:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800c4e0:	681a      	ldr	r2, [r3, #0]
 800c4e2:	683b      	ldr	r3, [r7, #0]
 800c4e4:	689b      	ldr	r3, [r3, #8]
 800c4e6:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 800c4ea:	683b      	ldr	r3, [r7, #0]
 800c4ec:	78db      	ldrb	r3, [r3, #3]
 800c4ee:	049b      	lsls	r3, r3, #18
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 800c4f0:	4319      	orrs	r1, r3
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 800c4f2:	68bb      	ldr	r3, [r7, #8]
 800c4f4:	059b      	lsls	r3, r3, #22
 800c4f6:	430b      	orrs	r3, r1
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 800c4f8:	4313      	orrs	r3, r2
 800c4fa:	68ba      	ldr	r2, [r7, #8]
 800c4fc:	0151      	lsls	r1, r2, #5
 800c4fe:	68fa      	ldr	r2, [r7, #12]
 800c500:	440a      	add	r2, r1
 800c502:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800c506:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800c50a:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800c50e:	6013      	str	r3, [r2, #0]
 800c510:	e036      	b.n	800c580 <USB_ActivateEndpoint+0x100>
                                   USB_OTG_DIEPCTL_USBAEP;
    }
  }
  else
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16);
 800c512:	68fb      	ldr	r3, [r7, #12]
 800c514:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800c518:	69da      	ldr	r2, [r3, #28]
 800c51a:	683b      	ldr	r3, [r7, #0]
 800c51c:	781b      	ldrb	r3, [r3, #0]
 800c51e:	f003 030f 	and.w	r3, r3, #15
 800c522:	2101      	movs	r1, #1
 800c524:	fa01 f303 	lsl.w	r3, r1, r3
 800c528:	041b      	lsls	r3, r3, #16
 800c52a:	68f9      	ldr	r1, [r7, #12]
 800c52c:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800c530:	4313      	orrs	r3, r2
 800c532:	61cb      	str	r3, [r1, #28]

    if (((USBx_OUTEP(epnum)->DOEPCTL) & USB_OTG_DOEPCTL_USBAEP) == 0U)
 800c534:	68bb      	ldr	r3, [r7, #8]
 800c536:	015a      	lsls	r2, r3, #5
 800c538:	68fb      	ldr	r3, [r7, #12]
 800c53a:	4413      	add	r3, r2
 800c53c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800c540:	681b      	ldr	r3, [r3, #0]
 800c542:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800c546:	2b00      	cmp	r3, #0
 800c548:	d11a      	bne.n	800c580 <USB_ActivateEndpoint+0x100>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 800c54a:	68bb      	ldr	r3, [r7, #8]
 800c54c:	015a      	lsls	r2, r3, #5
 800c54e:	68fb      	ldr	r3, [r7, #12]
 800c550:	4413      	add	r3, r2
 800c552:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800c556:	681a      	ldr	r2, [r3, #0]
 800c558:	683b      	ldr	r3, [r7, #0]
 800c55a:	689b      	ldr	r3, [r3, #8]
 800c55c:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                    ((uint32_t)ep->type << 18) |
 800c560:	683b      	ldr	r3, [r7, #0]
 800c562:	78db      	ldrb	r3, [r3, #3]
 800c564:	049b      	lsls	r3, r3, #18
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 800c566:	430b      	orrs	r3, r1
 800c568:	4313      	orrs	r3, r2
 800c56a:	68ba      	ldr	r2, [r7, #8]
 800c56c:	0151      	lsls	r1, r2, #5
 800c56e:	68fa      	ldr	r2, [r7, #12]
 800c570:	440a      	add	r2, r1
 800c572:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800c576:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800c57a:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800c57e:	6013      	str	r3, [r2, #0]
                                    USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_USBAEP;
    }
  }
  return HAL_OK;
 800c580:	2300      	movs	r3, #0
}
 800c582:	4618      	mov	r0, r3
 800c584:	3714      	adds	r7, #20
 800c586:	46bd      	mov	sp, r7
 800c588:	bc80      	pop	{r7}
 800c58a:	4770      	bx	lr

0800c58c <USB_DeactivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeactivateEndpoint(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 800c58c:	b480      	push	{r7}
 800c58e:	b085      	sub	sp, #20
 800c590:	af00      	add	r7, sp, #0
 800c592:	6078      	str	r0, [r7, #4]
 800c594:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800c596:	687b      	ldr	r3, [r7, #4]
 800c598:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 800c59a:	683b      	ldr	r3, [r7, #0]
 800c59c:	781b      	ldrb	r3, [r3, #0]
 800c59e:	60bb      	str	r3, [r7, #8]

  /* Read DEPCTLn register */
  if (ep->is_in == 1U)
 800c5a0:	683b      	ldr	r3, [r7, #0]
 800c5a2:	785b      	ldrb	r3, [r3, #1]
 800c5a4:	2b01      	cmp	r3, #1
 800c5a6:	d135      	bne.n	800c614 <USB_DeactivateEndpoint+0x88>
  {
    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 800c5a8:	68fb      	ldr	r3, [r7, #12]
 800c5aa:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800c5ae:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800c5b0:	683b      	ldr	r3, [r7, #0]
 800c5b2:	781b      	ldrb	r3, [r3, #0]
 800c5b4:	f003 030f 	and.w	r3, r3, #15
 800c5b8:	2101      	movs	r1, #1
 800c5ba:	fa01 f303 	lsl.w	r3, r1, r3
 800c5be:	b29b      	uxth	r3, r3
 800c5c0:	43db      	mvns	r3, r3
 800c5c2:	68f9      	ldr	r1, [r7, #12]
 800c5c4:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800c5c8:	4013      	ands	r3, r2
 800c5ca:	63cb      	str	r3, [r1, #60]	; 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 800c5cc:	68fb      	ldr	r3, [r7, #12]
 800c5ce:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800c5d2:	69da      	ldr	r2, [r3, #28]
 800c5d4:	683b      	ldr	r3, [r7, #0]
 800c5d6:	781b      	ldrb	r3, [r3, #0]
 800c5d8:	f003 030f 	and.w	r3, r3, #15
 800c5dc:	2101      	movs	r1, #1
 800c5de:	fa01 f303 	lsl.w	r3, r1, r3
 800c5e2:	b29b      	uxth	r3, r3
 800c5e4:	43db      	mvns	r3, r3
 800c5e6:	68f9      	ldr	r1, [r7, #12]
 800c5e8:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800c5ec:	4013      	ands	r3, r2
 800c5ee:	61cb      	str	r3, [r1, #28]
    USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_USBAEP |
 800c5f0:	68bb      	ldr	r3, [r7, #8]
 800c5f2:	015a      	lsls	r2, r3, #5
 800c5f4:	68fb      	ldr	r3, [r7, #12]
 800c5f6:	4413      	add	r3, r2
 800c5f8:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800c5fc:	681a      	ldr	r2, [r3, #0]
 800c5fe:	68bb      	ldr	r3, [r7, #8]
 800c600:	0159      	lsls	r1, r3, #5
 800c602:	68fb      	ldr	r3, [r7, #12]
 800c604:	440b      	add	r3, r1
 800c606:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800c60a:	4619      	mov	r1, r3
 800c60c:	4b1f      	ldr	r3, [pc, #124]	; (800c68c <USB_DeactivateEndpoint+0x100>)
 800c60e:	4013      	ands	r3, r2
 800c610:	600b      	str	r3, [r1, #0]
 800c612:	e034      	b.n	800c67e <USB_DeactivateEndpoint+0xf2>
                                   USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                   USB_OTG_DIEPCTL_EPTYP);
  }
  else
  {
    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 800c614:	68fb      	ldr	r3, [r7, #12]
 800c616:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800c61a:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800c61c:	683b      	ldr	r3, [r7, #0]
 800c61e:	781b      	ldrb	r3, [r3, #0]
 800c620:	f003 030f 	and.w	r3, r3, #15
 800c624:	2101      	movs	r1, #1
 800c626:	fa01 f303 	lsl.w	r3, r1, r3
 800c62a:	041b      	lsls	r3, r3, #16
 800c62c:	43db      	mvns	r3, r3
 800c62e:	68f9      	ldr	r1, [r7, #12]
 800c630:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800c634:	4013      	ands	r3, r2
 800c636:	63cb      	str	r3, [r1, #60]	; 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 800c638:	68fb      	ldr	r3, [r7, #12]
 800c63a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800c63e:	69da      	ldr	r2, [r3, #28]
 800c640:	683b      	ldr	r3, [r7, #0]
 800c642:	781b      	ldrb	r3, [r3, #0]
 800c644:	f003 030f 	and.w	r3, r3, #15
 800c648:	2101      	movs	r1, #1
 800c64a:	fa01 f303 	lsl.w	r3, r1, r3
 800c64e:	041b      	lsls	r3, r3, #16
 800c650:	43db      	mvns	r3, r3
 800c652:	68f9      	ldr	r1, [r7, #12]
 800c654:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800c658:	4013      	ands	r3, r2
 800c65a:	61cb      	str	r3, [r1, #28]
    USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_USBAEP |
 800c65c:	68bb      	ldr	r3, [r7, #8]
 800c65e:	015a      	lsls	r2, r3, #5
 800c660:	68fb      	ldr	r3, [r7, #12]
 800c662:	4413      	add	r3, r2
 800c664:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800c668:	681a      	ldr	r2, [r3, #0]
 800c66a:	68bb      	ldr	r3, [r7, #8]
 800c66c:	0159      	lsls	r1, r3, #5
 800c66e:	68fb      	ldr	r3, [r7, #12]
 800c670:	440b      	add	r3, r1
 800c672:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800c676:	4619      	mov	r1, r3
 800c678:	4b05      	ldr	r3, [pc, #20]	; (800c690 <USB_DeactivateEndpoint+0x104>)
 800c67a:	4013      	ands	r3, r2
 800c67c:	600b      	str	r3, [r1, #0]
                                    USB_OTG_DOEPCTL_MPSIZ |
                                    USB_OTG_DOEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_EPTYP);
  }

  return HAL_OK;
 800c67e:	2300      	movs	r3, #0
}
 800c680:	4618      	mov	r0, r3
 800c682:	3714      	adds	r7, #20
 800c684:	46bd      	mov	sp, r7
 800c686:	bc80      	pop	{r7}
 800c688:	4770      	bx	lr
 800c68a:	bf00      	nop
 800c68c:	ec337800 	.word	0xec337800
 800c690:	eff37800 	.word	0xeff37800

0800c694 <USB_EPStartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep, uint8_t dma)
{
 800c694:	b580      	push	{r7, lr}
 800c696:	b08a      	sub	sp, #40	; 0x28
 800c698:	af02      	add	r7, sp, #8
 800c69a:	60f8      	str	r0, [r7, #12]
 800c69c:	60b9      	str	r1, [r7, #8]
 800c69e:	4613      	mov	r3, r2
 800c6a0:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800c6a2:	68fb      	ldr	r3, [r7, #12]
 800c6a4:	61fb      	str	r3, [r7, #28]
  uint32_t epnum = (uint32_t)ep->num;
 800c6a6:	68bb      	ldr	r3, [r7, #8]
 800c6a8:	781b      	ldrb	r3, [r3, #0]
 800c6aa:	61bb      	str	r3, [r7, #24]
  uint16_t pktcnt;

  /* IN endpoint */
  if (ep->is_in == 1U)
 800c6ac:	68bb      	ldr	r3, [r7, #8]
 800c6ae:	785b      	ldrb	r3, [r3, #1]
 800c6b0:	2b01      	cmp	r3, #1
 800c6b2:	f040 815c 	bne.w	800c96e <USB_EPStartXfer+0x2da>
  {
    /* Zero Length Packet? */
    if (ep->xfer_len == 0U)
 800c6b6:	68bb      	ldr	r3, [r7, #8]
 800c6b8:	695b      	ldr	r3, [r3, #20]
 800c6ba:	2b00      	cmp	r3, #0
 800c6bc:	d132      	bne.n	800c724 <USB_EPStartXfer+0x90>
    {
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 800c6be:	69bb      	ldr	r3, [r7, #24]
 800c6c0:	015a      	lsls	r2, r3, #5
 800c6c2:	69fb      	ldr	r3, [r7, #28]
 800c6c4:	4413      	add	r3, r2
 800c6c6:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800c6ca:	691b      	ldr	r3, [r3, #16]
 800c6cc:	69ba      	ldr	r2, [r7, #24]
 800c6ce:	0151      	lsls	r1, r2, #5
 800c6d0:	69fa      	ldr	r2, [r7, #28]
 800c6d2:	440a      	add	r2, r1
 800c6d4:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800c6d8:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 800c6dc:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 800c6e0:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 800c6e2:	69bb      	ldr	r3, [r7, #24]
 800c6e4:	015a      	lsls	r2, r3, #5
 800c6e6:	69fb      	ldr	r3, [r7, #28]
 800c6e8:	4413      	add	r3, r2
 800c6ea:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800c6ee:	691b      	ldr	r3, [r3, #16]
 800c6f0:	69ba      	ldr	r2, [r7, #24]
 800c6f2:	0151      	lsls	r1, r2, #5
 800c6f4:	69fa      	ldr	r2, [r7, #28]
 800c6f6:	440a      	add	r2, r1
 800c6f8:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800c6fc:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 800c700:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 800c702:	69bb      	ldr	r3, [r7, #24]
 800c704:	015a      	lsls	r2, r3, #5
 800c706:	69fb      	ldr	r3, [r7, #28]
 800c708:	4413      	add	r3, r2
 800c70a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800c70e:	691b      	ldr	r3, [r3, #16]
 800c710:	69ba      	ldr	r2, [r7, #24]
 800c712:	0151      	lsls	r1, r2, #5
 800c714:	69fa      	ldr	r2, [r7, #28]
 800c716:	440a      	add	r2, r1
 800c718:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800c71c:	0cdb      	lsrs	r3, r3, #19
 800c71e:	04db      	lsls	r3, r3, #19
 800c720:	6113      	str	r3, [r2, #16]
 800c722:	e074      	b.n	800c80e <USB_EPStartXfer+0x17a>
      /* Program the transfer size and packet count
      * as follows: xfersize = N * maxpacket +
      * short_packet pktcnt = N + (short_packet
      * exist ? 1 : 0)
      */
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 800c724:	69bb      	ldr	r3, [r7, #24]
 800c726:	015a      	lsls	r2, r3, #5
 800c728:	69fb      	ldr	r3, [r7, #28]
 800c72a:	4413      	add	r3, r2
 800c72c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800c730:	691b      	ldr	r3, [r3, #16]
 800c732:	69ba      	ldr	r2, [r7, #24]
 800c734:	0151      	lsls	r1, r2, #5
 800c736:	69fa      	ldr	r2, [r7, #28]
 800c738:	440a      	add	r2, r1
 800c73a:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800c73e:	0cdb      	lsrs	r3, r3, #19
 800c740:	04db      	lsls	r3, r3, #19
 800c742:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 800c744:	69bb      	ldr	r3, [r7, #24]
 800c746:	015a      	lsls	r2, r3, #5
 800c748:	69fb      	ldr	r3, [r7, #28]
 800c74a:	4413      	add	r3, r2
 800c74c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800c750:	691b      	ldr	r3, [r3, #16]
 800c752:	69ba      	ldr	r2, [r7, #24]
 800c754:	0151      	lsls	r1, r2, #5
 800c756:	69fa      	ldr	r2, [r7, #28]
 800c758:	440a      	add	r2, r1
 800c75a:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800c75e:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 800c762:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 800c766:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket) << 19));
 800c768:	69bb      	ldr	r3, [r7, #24]
 800c76a:	015a      	lsls	r2, r3, #5
 800c76c:	69fb      	ldr	r3, [r7, #28]
 800c76e:	4413      	add	r3, r2
 800c770:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800c774:	691a      	ldr	r2, [r3, #16]
 800c776:	68bb      	ldr	r3, [r7, #8]
 800c778:	6959      	ldr	r1, [r3, #20]
 800c77a:	68bb      	ldr	r3, [r7, #8]
 800c77c:	689b      	ldr	r3, [r3, #8]
 800c77e:	440b      	add	r3, r1
 800c780:	1e59      	subs	r1, r3, #1
 800c782:	68bb      	ldr	r3, [r7, #8]
 800c784:	689b      	ldr	r3, [r3, #8]
 800c786:	fbb1 f3f3 	udiv	r3, r1, r3
 800c78a:	04d9      	lsls	r1, r3, #19
 800c78c:	4b9d      	ldr	r3, [pc, #628]	; (800ca04 <USB_EPStartXfer+0x370>)
 800c78e:	400b      	ands	r3, r1
 800c790:	69b9      	ldr	r1, [r7, #24]
 800c792:	0148      	lsls	r0, r1, #5
 800c794:	69f9      	ldr	r1, [r7, #28]
 800c796:	4401      	add	r1, r0
 800c798:	f501 6110 	add.w	r1, r1, #2304	; 0x900
 800c79c:	4313      	orrs	r3, r2
 800c79e:	610b      	str	r3, [r1, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 800c7a0:	69bb      	ldr	r3, [r7, #24]
 800c7a2:	015a      	lsls	r2, r3, #5
 800c7a4:	69fb      	ldr	r3, [r7, #28]
 800c7a6:	4413      	add	r3, r2
 800c7a8:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800c7ac:	691a      	ldr	r2, [r3, #16]
 800c7ae:	68bb      	ldr	r3, [r7, #8]
 800c7b0:	695b      	ldr	r3, [r3, #20]
 800c7b2:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800c7b6:	69b9      	ldr	r1, [r7, #24]
 800c7b8:	0148      	lsls	r0, r1, #5
 800c7ba:	69f9      	ldr	r1, [r7, #28]
 800c7bc:	4401      	add	r1, r0
 800c7be:	f501 6110 	add.w	r1, r1, #2304	; 0x900
 800c7c2:	4313      	orrs	r3, r2
 800c7c4:	610b      	str	r3, [r1, #16]

      if (ep->type == EP_TYPE_ISOC)
 800c7c6:	68bb      	ldr	r3, [r7, #8]
 800c7c8:	78db      	ldrb	r3, [r3, #3]
 800c7ca:	2b01      	cmp	r3, #1
 800c7cc:	d11f      	bne.n	800c80e <USB_EPStartXfer+0x17a>
      {
        USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_MULCNT);
 800c7ce:	69bb      	ldr	r3, [r7, #24]
 800c7d0:	015a      	lsls	r2, r3, #5
 800c7d2:	69fb      	ldr	r3, [r7, #28]
 800c7d4:	4413      	add	r3, r2
 800c7d6:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800c7da:	691b      	ldr	r3, [r3, #16]
 800c7dc:	69ba      	ldr	r2, [r7, #24]
 800c7de:	0151      	lsls	r1, r2, #5
 800c7e0:	69fa      	ldr	r2, [r7, #28]
 800c7e2:	440a      	add	r2, r1
 800c7e4:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800c7e8:	f023 43c0 	bic.w	r3, r3, #1610612736	; 0x60000000
 800c7ec:	6113      	str	r3, [r2, #16]
        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_MULCNT & (1U << 29));
 800c7ee:	69bb      	ldr	r3, [r7, #24]
 800c7f0:	015a      	lsls	r2, r3, #5
 800c7f2:	69fb      	ldr	r3, [r7, #28]
 800c7f4:	4413      	add	r3, r2
 800c7f6:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800c7fa:	691b      	ldr	r3, [r3, #16]
 800c7fc:	69ba      	ldr	r2, [r7, #24]
 800c7fe:	0151      	lsls	r1, r2, #5
 800c800:	69fa      	ldr	r2, [r7, #28]
 800c802:	440a      	add	r2, r1
 800c804:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800c808:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 800c80c:	6113      	str	r3, [r2, #16]
      }
    }

    if (dma == 1U)
 800c80e:	79fb      	ldrb	r3, [r7, #7]
 800c810:	2b01      	cmp	r3, #1
 800c812:	d14b      	bne.n	800c8ac <USB_EPStartXfer+0x218>
    {
      if ((uint32_t)ep->dma_addr != 0U)
 800c814:	68bb      	ldr	r3, [r7, #8]
 800c816:	691b      	ldr	r3, [r3, #16]
 800c818:	2b00      	cmp	r3, #0
 800c81a:	d009      	beq.n	800c830 <USB_EPStartXfer+0x19c>
      {
        USBx_INEP(epnum)->DIEPDMA = (uint32_t)(ep->dma_addr);
 800c81c:	69bb      	ldr	r3, [r7, #24]
 800c81e:	015a      	lsls	r2, r3, #5
 800c820:	69fb      	ldr	r3, [r7, #28]
 800c822:	4413      	add	r3, r2
 800c824:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800c828:	461a      	mov	r2, r3
 800c82a:	68bb      	ldr	r3, [r7, #8]
 800c82c:	691b      	ldr	r3, [r3, #16]
 800c82e:	6153      	str	r3, [r2, #20]
      }

      if (ep->type == EP_TYPE_ISOC)
 800c830:	68bb      	ldr	r3, [r7, #8]
 800c832:	78db      	ldrb	r3, [r3, #3]
 800c834:	2b01      	cmp	r3, #1
 800c836:	d128      	bne.n	800c88a <USB_EPStartXfer+0x1f6>
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 800c838:	69fb      	ldr	r3, [r7, #28]
 800c83a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800c83e:	689b      	ldr	r3, [r3, #8]
 800c840:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800c844:	2b00      	cmp	r3, #0
 800c846:	d110      	bne.n	800c86a <USB_EPStartXfer+0x1d6>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 800c848:	69bb      	ldr	r3, [r7, #24]
 800c84a:	015a      	lsls	r2, r3, #5
 800c84c:	69fb      	ldr	r3, [r7, #28]
 800c84e:	4413      	add	r3, r2
 800c850:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800c854:	681b      	ldr	r3, [r3, #0]
 800c856:	69ba      	ldr	r2, [r7, #24]
 800c858:	0151      	lsls	r1, r2, #5
 800c85a:	69fa      	ldr	r2, [r7, #28]
 800c85c:	440a      	add	r2, r1
 800c85e:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800c862:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 800c866:	6013      	str	r3, [r2, #0]
 800c868:	e00f      	b.n	800c88a <USB_EPStartXfer+0x1f6>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 800c86a:	69bb      	ldr	r3, [r7, #24]
 800c86c:	015a      	lsls	r2, r3, #5
 800c86e:	69fb      	ldr	r3, [r7, #28]
 800c870:	4413      	add	r3, r2
 800c872:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800c876:	681b      	ldr	r3, [r3, #0]
 800c878:	69ba      	ldr	r2, [r7, #24]
 800c87a:	0151      	lsls	r1, r2, #5
 800c87c:	69fa      	ldr	r2, [r7, #28]
 800c87e:	440a      	add	r2, r1
 800c880:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800c884:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800c888:	6013      	str	r3, [r2, #0]
        }
      }

      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 800c88a:	69bb      	ldr	r3, [r7, #24]
 800c88c:	015a      	lsls	r2, r3, #5
 800c88e:	69fb      	ldr	r3, [r7, #28]
 800c890:	4413      	add	r3, r2
 800c892:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800c896:	681b      	ldr	r3, [r3, #0]
 800c898:	69ba      	ldr	r2, [r7, #24]
 800c89a:	0151      	lsls	r1, r2, #5
 800c89c:	69fa      	ldr	r2, [r7, #28]
 800c89e:	440a      	add	r2, r1
 800c8a0:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800c8a4:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 800c8a8:	6013      	str	r3, [r2, #0]
 800c8aa:	e12f      	b.n	800cb0c <USB_EPStartXfer+0x478>
    }
    else
    {
      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 800c8ac:	69bb      	ldr	r3, [r7, #24]
 800c8ae:	015a      	lsls	r2, r3, #5
 800c8b0:	69fb      	ldr	r3, [r7, #28]
 800c8b2:	4413      	add	r3, r2
 800c8b4:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800c8b8:	681b      	ldr	r3, [r3, #0]
 800c8ba:	69ba      	ldr	r2, [r7, #24]
 800c8bc:	0151      	lsls	r1, r2, #5
 800c8be:	69fa      	ldr	r2, [r7, #28]
 800c8c0:	440a      	add	r2, r1
 800c8c2:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800c8c6:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 800c8ca:	6013      	str	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 800c8cc:	68bb      	ldr	r3, [r7, #8]
 800c8ce:	78db      	ldrb	r3, [r3, #3]
 800c8d0:	2b01      	cmp	r3, #1
 800c8d2:	d015      	beq.n	800c900 <USB_EPStartXfer+0x26c>
      {
        /* Enable the Tx FIFO Empty Interrupt for this EP */
        if (ep->xfer_len > 0U)
 800c8d4:	68bb      	ldr	r3, [r7, #8]
 800c8d6:	695b      	ldr	r3, [r3, #20]
 800c8d8:	2b00      	cmp	r3, #0
 800c8da:	f000 8117 	beq.w	800cb0c <USB_EPStartXfer+0x478>
        {
          USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 800c8de:	69fb      	ldr	r3, [r7, #28]
 800c8e0:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800c8e4:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800c8e6:	68bb      	ldr	r3, [r7, #8]
 800c8e8:	781b      	ldrb	r3, [r3, #0]
 800c8ea:	f003 030f 	and.w	r3, r3, #15
 800c8ee:	2101      	movs	r1, #1
 800c8f0:	fa01 f303 	lsl.w	r3, r1, r3
 800c8f4:	69f9      	ldr	r1, [r7, #28]
 800c8f6:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800c8fa:	4313      	orrs	r3, r2
 800c8fc:	634b      	str	r3, [r1, #52]	; 0x34
 800c8fe:	e105      	b.n	800cb0c <USB_EPStartXfer+0x478>
        }
      }
      else
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 800c900:	69fb      	ldr	r3, [r7, #28]
 800c902:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800c906:	689b      	ldr	r3, [r3, #8]
 800c908:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800c90c:	2b00      	cmp	r3, #0
 800c90e:	d110      	bne.n	800c932 <USB_EPStartXfer+0x29e>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 800c910:	69bb      	ldr	r3, [r7, #24]
 800c912:	015a      	lsls	r2, r3, #5
 800c914:	69fb      	ldr	r3, [r7, #28]
 800c916:	4413      	add	r3, r2
 800c918:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800c91c:	681b      	ldr	r3, [r3, #0]
 800c91e:	69ba      	ldr	r2, [r7, #24]
 800c920:	0151      	lsls	r1, r2, #5
 800c922:	69fa      	ldr	r2, [r7, #28]
 800c924:	440a      	add	r2, r1
 800c926:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800c92a:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 800c92e:	6013      	str	r3, [r2, #0]
 800c930:	e00f      	b.n	800c952 <USB_EPStartXfer+0x2be>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 800c932:	69bb      	ldr	r3, [r7, #24]
 800c934:	015a      	lsls	r2, r3, #5
 800c936:	69fb      	ldr	r3, [r7, #28]
 800c938:	4413      	add	r3, r2
 800c93a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800c93e:	681b      	ldr	r3, [r3, #0]
 800c940:	69ba      	ldr	r2, [r7, #24]
 800c942:	0151      	lsls	r1, r2, #5
 800c944:	69fa      	ldr	r2, [r7, #28]
 800c946:	440a      	add	r2, r1
 800c948:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800c94c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800c950:	6013      	str	r3, [r2, #0]
        }

        (void)USB_WritePacket(USBx, ep->xfer_buff, ep->num, (uint16_t)ep->xfer_len, dma);
 800c952:	68bb      	ldr	r3, [r7, #8]
 800c954:	68d9      	ldr	r1, [r3, #12]
 800c956:	68bb      	ldr	r3, [r7, #8]
 800c958:	781a      	ldrb	r2, [r3, #0]
 800c95a:	68bb      	ldr	r3, [r7, #8]
 800c95c:	695b      	ldr	r3, [r3, #20]
 800c95e:	b298      	uxth	r0, r3
 800c960:	79fb      	ldrb	r3, [r7, #7]
 800c962:	9300      	str	r3, [sp, #0]
 800c964:	4603      	mov	r3, r0
 800c966:	68f8      	ldr	r0, [r7, #12]
 800c968:	f000 fa2a 	bl	800cdc0 <USB_WritePacket>
 800c96c:	e0ce      	b.n	800cb0c <USB_EPStartXfer+0x478>
  {
    /* Program the transfer size and packet count as follows:
    * pktcnt = N
    * xfersize = N * maxpacket
    */
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 800c96e:	69bb      	ldr	r3, [r7, #24]
 800c970:	015a      	lsls	r2, r3, #5
 800c972:	69fb      	ldr	r3, [r7, #28]
 800c974:	4413      	add	r3, r2
 800c976:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800c97a:	691b      	ldr	r3, [r3, #16]
 800c97c:	69ba      	ldr	r2, [r7, #24]
 800c97e:	0151      	lsls	r1, r2, #5
 800c980:	69fa      	ldr	r2, [r7, #28]
 800c982:	440a      	add	r2, r1
 800c984:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800c988:	0cdb      	lsrs	r3, r3, #19
 800c98a:	04db      	lsls	r3, r3, #19
 800c98c:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 800c98e:	69bb      	ldr	r3, [r7, #24]
 800c990:	015a      	lsls	r2, r3, #5
 800c992:	69fb      	ldr	r3, [r7, #28]
 800c994:	4413      	add	r3, r2
 800c996:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800c99a:	691b      	ldr	r3, [r3, #16]
 800c99c:	69ba      	ldr	r2, [r7, #24]
 800c99e:	0151      	lsls	r1, r2, #5
 800c9a0:	69fa      	ldr	r2, [r7, #28]
 800c9a2:	440a      	add	r2, r1
 800c9a4:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800c9a8:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 800c9ac:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 800c9b0:	6113      	str	r3, [r2, #16]

    if (ep->xfer_len == 0U)
 800c9b2:	68bb      	ldr	r3, [r7, #8]
 800c9b4:	695b      	ldr	r3, [r3, #20]
 800c9b6:	2b00      	cmp	r3, #0
 800c9b8:	d126      	bne.n	800ca08 <USB_EPStartXfer+0x374>
    {
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->maxpacket);
 800c9ba:	69bb      	ldr	r3, [r7, #24]
 800c9bc:	015a      	lsls	r2, r3, #5
 800c9be:	69fb      	ldr	r3, [r7, #28]
 800c9c0:	4413      	add	r3, r2
 800c9c2:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800c9c6:	691a      	ldr	r2, [r3, #16]
 800c9c8:	68bb      	ldr	r3, [r7, #8]
 800c9ca:	689b      	ldr	r3, [r3, #8]
 800c9cc:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800c9d0:	69b9      	ldr	r1, [r7, #24]
 800c9d2:	0148      	lsls	r0, r1, #5
 800c9d4:	69f9      	ldr	r1, [r7, #28]
 800c9d6:	4401      	add	r1, r0
 800c9d8:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 800c9dc:	4313      	orrs	r3, r2
 800c9de:	610b      	str	r3, [r1, #16]
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 800c9e0:	69bb      	ldr	r3, [r7, #24]
 800c9e2:	015a      	lsls	r2, r3, #5
 800c9e4:	69fb      	ldr	r3, [r7, #28]
 800c9e6:	4413      	add	r3, r2
 800c9e8:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800c9ec:	691b      	ldr	r3, [r3, #16]
 800c9ee:	69ba      	ldr	r2, [r7, #24]
 800c9f0:	0151      	lsls	r1, r2, #5
 800c9f2:	69fa      	ldr	r2, [r7, #28]
 800c9f4:	440a      	add	r2, r1
 800c9f6:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800c9fa:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 800c9fe:	6113      	str	r3, [r2, #16]
 800ca00:	e036      	b.n	800ca70 <USB_EPStartXfer+0x3dc>
 800ca02:	bf00      	nop
 800ca04:	1ff80000 	.word	0x1ff80000
    }
    else
    {
      pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 800ca08:	68bb      	ldr	r3, [r7, #8]
 800ca0a:	695a      	ldr	r2, [r3, #20]
 800ca0c:	68bb      	ldr	r3, [r7, #8]
 800ca0e:	689b      	ldr	r3, [r3, #8]
 800ca10:	4413      	add	r3, r2
 800ca12:	1e5a      	subs	r2, r3, #1
 800ca14:	68bb      	ldr	r3, [r7, #8]
 800ca16:	689b      	ldr	r3, [r3, #8]
 800ca18:	fbb2 f3f3 	udiv	r3, r2, r3
 800ca1c:	82fb      	strh	r3, [r7, #22]
      USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19);
 800ca1e:	69bb      	ldr	r3, [r7, #24]
 800ca20:	015a      	lsls	r2, r3, #5
 800ca22:	69fb      	ldr	r3, [r7, #28]
 800ca24:	4413      	add	r3, r2
 800ca26:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800ca2a:	691a      	ldr	r2, [r3, #16]
 800ca2c:	8afb      	ldrh	r3, [r7, #22]
 800ca2e:	04d9      	lsls	r1, r3, #19
 800ca30:	4b39      	ldr	r3, [pc, #228]	; (800cb18 <USB_EPStartXfer+0x484>)
 800ca32:	400b      	ands	r3, r1
 800ca34:	69b9      	ldr	r1, [r7, #24]
 800ca36:	0148      	lsls	r0, r1, #5
 800ca38:	69f9      	ldr	r1, [r7, #28]
 800ca3a:	4401      	add	r1, r0
 800ca3c:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 800ca40:	4313      	orrs	r3, r2
 800ca42:	610b      	str	r3, [r1, #16]
      USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_XFRSIZ & (ep->maxpacket * pktcnt);
 800ca44:	69bb      	ldr	r3, [r7, #24]
 800ca46:	015a      	lsls	r2, r3, #5
 800ca48:	69fb      	ldr	r3, [r7, #28]
 800ca4a:	4413      	add	r3, r2
 800ca4c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800ca50:	691a      	ldr	r2, [r3, #16]
 800ca52:	68bb      	ldr	r3, [r7, #8]
 800ca54:	689b      	ldr	r3, [r3, #8]
 800ca56:	8af9      	ldrh	r1, [r7, #22]
 800ca58:	fb01 f303 	mul.w	r3, r1, r3
 800ca5c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800ca60:	69b9      	ldr	r1, [r7, #24]
 800ca62:	0148      	lsls	r0, r1, #5
 800ca64:	69f9      	ldr	r1, [r7, #28]
 800ca66:	4401      	add	r1, r0
 800ca68:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 800ca6c:	4313      	orrs	r3, r2
 800ca6e:	610b      	str	r3, [r1, #16]
    }

    if (dma == 1U)
 800ca70:	79fb      	ldrb	r3, [r7, #7]
 800ca72:	2b01      	cmp	r3, #1
 800ca74:	d10d      	bne.n	800ca92 <USB_EPStartXfer+0x3fe>
    {
      if ((uint32_t)ep->xfer_buff != 0U)
 800ca76:	68bb      	ldr	r3, [r7, #8]
 800ca78:	68db      	ldr	r3, [r3, #12]
 800ca7a:	2b00      	cmp	r3, #0
 800ca7c:	d009      	beq.n	800ca92 <USB_EPStartXfer+0x3fe>
      {
        USBx_OUTEP(epnum)->DOEPDMA = (uint32_t)(ep->xfer_buff);
 800ca7e:	68bb      	ldr	r3, [r7, #8]
 800ca80:	68d9      	ldr	r1, [r3, #12]
 800ca82:	69bb      	ldr	r3, [r7, #24]
 800ca84:	015a      	lsls	r2, r3, #5
 800ca86:	69fb      	ldr	r3, [r7, #28]
 800ca88:	4413      	add	r3, r2
 800ca8a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800ca8e:	460a      	mov	r2, r1
 800ca90:	615a      	str	r2, [r3, #20]
      }
    }

    if (ep->type == EP_TYPE_ISOC)
 800ca92:	68bb      	ldr	r3, [r7, #8]
 800ca94:	78db      	ldrb	r3, [r3, #3]
 800ca96:	2b01      	cmp	r3, #1
 800ca98:	d128      	bne.n	800caec <USB_EPStartXfer+0x458>
    {
      if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 800ca9a:	69fb      	ldr	r3, [r7, #28]
 800ca9c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800caa0:	689b      	ldr	r3, [r3, #8]
 800caa2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800caa6:	2b00      	cmp	r3, #0
 800caa8:	d110      	bne.n	800cacc <USB_EPStartXfer+0x438>
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SODDFRM;
 800caaa:	69bb      	ldr	r3, [r7, #24]
 800caac:	015a      	lsls	r2, r3, #5
 800caae:	69fb      	ldr	r3, [r7, #28]
 800cab0:	4413      	add	r3, r2
 800cab2:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800cab6:	681b      	ldr	r3, [r3, #0]
 800cab8:	69ba      	ldr	r2, [r7, #24]
 800caba:	0151      	lsls	r1, r2, #5
 800cabc:	69fa      	ldr	r2, [r7, #28]
 800cabe:	440a      	add	r2, r1
 800cac0:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800cac4:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 800cac8:	6013      	str	r3, [r2, #0]
 800caca:	e00f      	b.n	800caec <USB_EPStartXfer+0x458>
      }
      else
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM;
 800cacc:	69bb      	ldr	r3, [r7, #24]
 800cace:	015a      	lsls	r2, r3, #5
 800cad0:	69fb      	ldr	r3, [r7, #28]
 800cad2:	4413      	add	r3, r2
 800cad4:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800cad8:	681b      	ldr	r3, [r3, #0]
 800cada:	69ba      	ldr	r2, [r7, #24]
 800cadc:	0151      	lsls	r1, r2, #5
 800cade:	69fa      	ldr	r2, [r7, #28]
 800cae0:	440a      	add	r2, r1
 800cae2:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800cae6:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800caea:	6013      	str	r3, [r2, #0]
      }
    }
    /* EP enable */
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 800caec:	69bb      	ldr	r3, [r7, #24]
 800caee:	015a      	lsls	r2, r3, #5
 800caf0:	69fb      	ldr	r3, [r7, #28]
 800caf2:	4413      	add	r3, r2
 800caf4:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800caf8:	681b      	ldr	r3, [r3, #0]
 800cafa:	69ba      	ldr	r2, [r7, #24]
 800cafc:	0151      	lsls	r1, r2, #5
 800cafe:	69fa      	ldr	r2, [r7, #28]
 800cb00:	440a      	add	r2, r1
 800cb02:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800cb06:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 800cb0a:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 800cb0c:	2300      	movs	r3, #0
}
 800cb0e:	4618      	mov	r0, r3
 800cb10:	3720      	adds	r7, #32
 800cb12:	46bd      	mov	sp, r7
 800cb14:	bd80      	pop	{r7, pc}
 800cb16:	bf00      	nop
 800cb18:	1ff80000 	.word	0x1ff80000

0800cb1c <USB_EP0StartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0StartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep, uint8_t dma)
{
 800cb1c:	b480      	push	{r7}
 800cb1e:	b087      	sub	sp, #28
 800cb20:	af00      	add	r7, sp, #0
 800cb22:	60f8      	str	r0, [r7, #12]
 800cb24:	60b9      	str	r1, [r7, #8]
 800cb26:	4613      	mov	r3, r2
 800cb28:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800cb2a:	68fb      	ldr	r3, [r7, #12]
 800cb2c:	617b      	str	r3, [r7, #20]
  uint32_t epnum = (uint32_t)ep->num;
 800cb2e:	68bb      	ldr	r3, [r7, #8]
 800cb30:	781b      	ldrb	r3, [r3, #0]
 800cb32:	613b      	str	r3, [r7, #16]

  /* IN endpoint */
  if (ep->is_in == 1U)
 800cb34:	68bb      	ldr	r3, [r7, #8]
 800cb36:	785b      	ldrb	r3, [r3, #1]
 800cb38:	2b01      	cmp	r3, #1
 800cb3a:	f040 80cd 	bne.w	800ccd8 <USB_EP0StartXfer+0x1bc>
  {
    /* Zero Length Packet? */
    if (ep->xfer_len == 0U)
 800cb3e:	68bb      	ldr	r3, [r7, #8]
 800cb40:	695b      	ldr	r3, [r3, #20]
 800cb42:	2b00      	cmp	r3, #0
 800cb44:	d132      	bne.n	800cbac <USB_EP0StartXfer+0x90>
    {
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 800cb46:	693b      	ldr	r3, [r7, #16]
 800cb48:	015a      	lsls	r2, r3, #5
 800cb4a:	697b      	ldr	r3, [r7, #20]
 800cb4c:	4413      	add	r3, r2
 800cb4e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800cb52:	691b      	ldr	r3, [r3, #16]
 800cb54:	693a      	ldr	r2, [r7, #16]
 800cb56:	0151      	lsls	r1, r2, #5
 800cb58:	697a      	ldr	r2, [r7, #20]
 800cb5a:	440a      	add	r2, r1
 800cb5c:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800cb60:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 800cb64:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 800cb68:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 800cb6a:	693b      	ldr	r3, [r7, #16]
 800cb6c:	015a      	lsls	r2, r3, #5
 800cb6e:	697b      	ldr	r3, [r7, #20]
 800cb70:	4413      	add	r3, r2
 800cb72:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800cb76:	691b      	ldr	r3, [r3, #16]
 800cb78:	693a      	ldr	r2, [r7, #16]
 800cb7a:	0151      	lsls	r1, r2, #5
 800cb7c:	697a      	ldr	r2, [r7, #20]
 800cb7e:	440a      	add	r2, r1
 800cb80:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800cb84:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 800cb88:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 800cb8a:	693b      	ldr	r3, [r7, #16]
 800cb8c:	015a      	lsls	r2, r3, #5
 800cb8e:	697b      	ldr	r3, [r7, #20]
 800cb90:	4413      	add	r3, r2
 800cb92:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800cb96:	691b      	ldr	r3, [r3, #16]
 800cb98:	693a      	ldr	r2, [r7, #16]
 800cb9a:	0151      	lsls	r1, r2, #5
 800cb9c:	697a      	ldr	r2, [r7, #20]
 800cb9e:	440a      	add	r2, r1
 800cba0:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800cba4:	0cdb      	lsrs	r3, r3, #19
 800cba6:	04db      	lsls	r3, r3, #19
 800cba8:	6113      	str	r3, [r2, #16]
 800cbaa:	e04e      	b.n	800cc4a <USB_EP0StartXfer+0x12e>
      /* Program the transfer size and packet count
      * as follows: xfersize = N * maxpacket +
      * short_packet pktcnt = N + (short_packet
      * exist ? 1 : 0)
      */
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 800cbac:	693b      	ldr	r3, [r7, #16]
 800cbae:	015a      	lsls	r2, r3, #5
 800cbb0:	697b      	ldr	r3, [r7, #20]
 800cbb2:	4413      	add	r3, r2
 800cbb4:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800cbb8:	691b      	ldr	r3, [r3, #16]
 800cbba:	693a      	ldr	r2, [r7, #16]
 800cbbc:	0151      	lsls	r1, r2, #5
 800cbbe:	697a      	ldr	r2, [r7, #20]
 800cbc0:	440a      	add	r2, r1
 800cbc2:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800cbc6:	0cdb      	lsrs	r3, r3, #19
 800cbc8:	04db      	lsls	r3, r3, #19
 800cbca:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 800cbcc:	693b      	ldr	r3, [r7, #16]
 800cbce:	015a      	lsls	r2, r3, #5
 800cbd0:	697b      	ldr	r3, [r7, #20]
 800cbd2:	4413      	add	r3, r2
 800cbd4:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800cbd8:	691b      	ldr	r3, [r3, #16]
 800cbda:	693a      	ldr	r2, [r7, #16]
 800cbdc:	0151      	lsls	r1, r2, #5
 800cbde:	697a      	ldr	r2, [r7, #20]
 800cbe0:	440a      	add	r2, r1
 800cbe2:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800cbe6:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 800cbea:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 800cbee:	6113      	str	r3, [r2, #16]

      if (ep->xfer_len > ep->maxpacket)
 800cbf0:	68bb      	ldr	r3, [r7, #8]
 800cbf2:	695a      	ldr	r2, [r3, #20]
 800cbf4:	68bb      	ldr	r3, [r7, #8]
 800cbf6:	689b      	ldr	r3, [r3, #8]
 800cbf8:	429a      	cmp	r2, r3
 800cbfa:	d903      	bls.n	800cc04 <USB_EP0StartXfer+0xe8>
      {
        ep->xfer_len = ep->maxpacket;
 800cbfc:	68bb      	ldr	r3, [r7, #8]
 800cbfe:	689a      	ldr	r2, [r3, #8]
 800cc00:	68bb      	ldr	r3, [r7, #8]
 800cc02:	615a      	str	r2, [r3, #20]
      }
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 800cc04:	693b      	ldr	r3, [r7, #16]
 800cc06:	015a      	lsls	r2, r3, #5
 800cc08:	697b      	ldr	r3, [r7, #20]
 800cc0a:	4413      	add	r3, r2
 800cc0c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800cc10:	691b      	ldr	r3, [r3, #16]
 800cc12:	693a      	ldr	r2, [r7, #16]
 800cc14:	0151      	lsls	r1, r2, #5
 800cc16:	697a      	ldr	r2, [r7, #20]
 800cc18:	440a      	add	r2, r1
 800cc1a:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800cc1e:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 800cc22:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 800cc24:	693b      	ldr	r3, [r7, #16]
 800cc26:	015a      	lsls	r2, r3, #5
 800cc28:	697b      	ldr	r3, [r7, #20]
 800cc2a:	4413      	add	r3, r2
 800cc2c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800cc30:	691a      	ldr	r2, [r3, #16]
 800cc32:	68bb      	ldr	r3, [r7, #8]
 800cc34:	695b      	ldr	r3, [r3, #20]
 800cc36:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800cc3a:	6939      	ldr	r1, [r7, #16]
 800cc3c:	0148      	lsls	r0, r1, #5
 800cc3e:	6979      	ldr	r1, [r7, #20]
 800cc40:	4401      	add	r1, r0
 800cc42:	f501 6110 	add.w	r1, r1, #2304	; 0x900
 800cc46:	4313      	orrs	r3, r2
 800cc48:	610b      	str	r3, [r1, #16]
    }

    if (dma == 1U)
 800cc4a:	79fb      	ldrb	r3, [r7, #7]
 800cc4c:	2b01      	cmp	r3, #1
 800cc4e:	d11e      	bne.n	800cc8e <USB_EP0StartXfer+0x172>
    {
      if ((uint32_t)ep->dma_addr != 0U)
 800cc50:	68bb      	ldr	r3, [r7, #8]
 800cc52:	691b      	ldr	r3, [r3, #16]
 800cc54:	2b00      	cmp	r3, #0
 800cc56:	d009      	beq.n	800cc6c <USB_EP0StartXfer+0x150>
      {
        USBx_INEP(epnum)->DIEPDMA = (uint32_t)(ep->dma_addr);
 800cc58:	693b      	ldr	r3, [r7, #16]
 800cc5a:	015a      	lsls	r2, r3, #5
 800cc5c:	697b      	ldr	r3, [r7, #20]
 800cc5e:	4413      	add	r3, r2
 800cc60:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800cc64:	461a      	mov	r2, r3
 800cc66:	68bb      	ldr	r3, [r7, #8]
 800cc68:	691b      	ldr	r3, [r3, #16]
 800cc6a:	6153      	str	r3, [r2, #20]
      }

      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 800cc6c:	693b      	ldr	r3, [r7, #16]
 800cc6e:	015a      	lsls	r2, r3, #5
 800cc70:	697b      	ldr	r3, [r7, #20]
 800cc72:	4413      	add	r3, r2
 800cc74:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800cc78:	681b      	ldr	r3, [r3, #0]
 800cc7a:	693a      	ldr	r2, [r7, #16]
 800cc7c:	0151      	lsls	r1, r2, #5
 800cc7e:	697a      	ldr	r2, [r7, #20]
 800cc80:	440a      	add	r2, r1
 800cc82:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800cc86:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 800cc8a:	6013      	str	r3, [r2, #0]
 800cc8c:	e092      	b.n	800cdb4 <USB_EP0StartXfer+0x298>
    }
    else
    {
      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 800cc8e:	693b      	ldr	r3, [r7, #16]
 800cc90:	015a      	lsls	r2, r3, #5
 800cc92:	697b      	ldr	r3, [r7, #20]
 800cc94:	4413      	add	r3, r2
 800cc96:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800cc9a:	681b      	ldr	r3, [r3, #0]
 800cc9c:	693a      	ldr	r2, [r7, #16]
 800cc9e:	0151      	lsls	r1, r2, #5
 800cca0:	697a      	ldr	r2, [r7, #20]
 800cca2:	440a      	add	r2, r1
 800cca4:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800cca8:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 800ccac:	6013      	str	r3, [r2, #0]

      /* Enable the Tx FIFO Empty Interrupt for this EP */
      if (ep->xfer_len > 0U)
 800ccae:	68bb      	ldr	r3, [r7, #8]
 800ccb0:	695b      	ldr	r3, [r3, #20]
 800ccb2:	2b00      	cmp	r3, #0
 800ccb4:	d07e      	beq.n	800cdb4 <USB_EP0StartXfer+0x298>
      {
        USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 800ccb6:	697b      	ldr	r3, [r7, #20]
 800ccb8:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800ccbc:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800ccbe:	68bb      	ldr	r3, [r7, #8]
 800ccc0:	781b      	ldrb	r3, [r3, #0]
 800ccc2:	f003 030f 	and.w	r3, r3, #15
 800ccc6:	2101      	movs	r1, #1
 800ccc8:	fa01 f303 	lsl.w	r3, r1, r3
 800cccc:	6979      	ldr	r1, [r7, #20]
 800ccce:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800ccd2:	4313      	orrs	r3, r2
 800ccd4:	634b      	str	r3, [r1, #52]	; 0x34
 800ccd6:	e06d      	b.n	800cdb4 <USB_EP0StartXfer+0x298>
  {
    /* Program the transfer size and packet count as follows:
    * pktcnt = N
    * xfersize = N * maxpacket
    */
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 800ccd8:	693b      	ldr	r3, [r7, #16]
 800ccda:	015a      	lsls	r2, r3, #5
 800ccdc:	697b      	ldr	r3, [r7, #20]
 800ccde:	4413      	add	r3, r2
 800cce0:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800cce4:	691b      	ldr	r3, [r3, #16]
 800cce6:	693a      	ldr	r2, [r7, #16]
 800cce8:	0151      	lsls	r1, r2, #5
 800ccea:	697a      	ldr	r2, [r7, #20]
 800ccec:	440a      	add	r2, r1
 800ccee:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800ccf2:	0cdb      	lsrs	r3, r3, #19
 800ccf4:	04db      	lsls	r3, r3, #19
 800ccf6:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 800ccf8:	693b      	ldr	r3, [r7, #16]
 800ccfa:	015a      	lsls	r2, r3, #5
 800ccfc:	697b      	ldr	r3, [r7, #20]
 800ccfe:	4413      	add	r3, r2
 800cd00:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800cd04:	691b      	ldr	r3, [r3, #16]
 800cd06:	693a      	ldr	r2, [r7, #16]
 800cd08:	0151      	lsls	r1, r2, #5
 800cd0a:	697a      	ldr	r2, [r7, #20]
 800cd0c:	440a      	add	r2, r1
 800cd0e:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800cd12:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 800cd16:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 800cd1a:	6113      	str	r3, [r2, #16]

    if (ep->xfer_len > 0U)
 800cd1c:	68bb      	ldr	r3, [r7, #8]
 800cd1e:	695b      	ldr	r3, [r3, #20]
 800cd20:	2b00      	cmp	r3, #0
 800cd22:	d003      	beq.n	800cd2c <USB_EP0StartXfer+0x210>
    {
      ep->xfer_len = ep->maxpacket;
 800cd24:	68bb      	ldr	r3, [r7, #8]
 800cd26:	689a      	ldr	r2, [r3, #8]
 800cd28:	68bb      	ldr	r3, [r7, #8]
 800cd2a:	615a      	str	r2, [r3, #20]
    }

    USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 800cd2c:	693b      	ldr	r3, [r7, #16]
 800cd2e:	015a      	lsls	r2, r3, #5
 800cd30:	697b      	ldr	r3, [r7, #20]
 800cd32:	4413      	add	r3, r2
 800cd34:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800cd38:	691b      	ldr	r3, [r3, #16]
 800cd3a:	693a      	ldr	r2, [r7, #16]
 800cd3c:	0151      	lsls	r1, r2, #5
 800cd3e:	697a      	ldr	r2, [r7, #20]
 800cd40:	440a      	add	r2, r1
 800cd42:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800cd46:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 800cd4a:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & (ep->maxpacket));
 800cd4c:	693b      	ldr	r3, [r7, #16]
 800cd4e:	015a      	lsls	r2, r3, #5
 800cd50:	697b      	ldr	r3, [r7, #20]
 800cd52:	4413      	add	r3, r2
 800cd54:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800cd58:	691a      	ldr	r2, [r3, #16]
 800cd5a:	68bb      	ldr	r3, [r7, #8]
 800cd5c:	689b      	ldr	r3, [r3, #8]
 800cd5e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800cd62:	6939      	ldr	r1, [r7, #16]
 800cd64:	0148      	lsls	r0, r1, #5
 800cd66:	6979      	ldr	r1, [r7, #20]
 800cd68:	4401      	add	r1, r0
 800cd6a:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 800cd6e:	4313      	orrs	r3, r2
 800cd70:	610b      	str	r3, [r1, #16]

    if (dma == 1U)
 800cd72:	79fb      	ldrb	r3, [r7, #7]
 800cd74:	2b01      	cmp	r3, #1
 800cd76:	d10d      	bne.n	800cd94 <USB_EP0StartXfer+0x278>
    {
      if ((uint32_t)ep->xfer_buff != 0U)
 800cd78:	68bb      	ldr	r3, [r7, #8]
 800cd7a:	68db      	ldr	r3, [r3, #12]
 800cd7c:	2b00      	cmp	r3, #0
 800cd7e:	d009      	beq.n	800cd94 <USB_EP0StartXfer+0x278>
      {
        USBx_OUTEP(epnum)->DOEPDMA = (uint32_t)(ep->xfer_buff);
 800cd80:	68bb      	ldr	r3, [r7, #8]
 800cd82:	68d9      	ldr	r1, [r3, #12]
 800cd84:	693b      	ldr	r3, [r7, #16]
 800cd86:	015a      	lsls	r2, r3, #5
 800cd88:	697b      	ldr	r3, [r7, #20]
 800cd8a:	4413      	add	r3, r2
 800cd8c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800cd90:	460a      	mov	r2, r1
 800cd92:	615a      	str	r2, [r3, #20]
      }
    }

    /* EP enable */
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 800cd94:	693b      	ldr	r3, [r7, #16]
 800cd96:	015a      	lsls	r2, r3, #5
 800cd98:	697b      	ldr	r3, [r7, #20]
 800cd9a:	4413      	add	r3, r2
 800cd9c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800cda0:	681b      	ldr	r3, [r3, #0]
 800cda2:	693a      	ldr	r2, [r7, #16]
 800cda4:	0151      	lsls	r1, r2, #5
 800cda6:	697a      	ldr	r2, [r7, #20]
 800cda8:	440a      	add	r2, r1
 800cdaa:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800cdae:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 800cdb2:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 800cdb4:	2300      	movs	r3, #0
}
 800cdb6:	4618      	mov	r0, r3
 800cdb8:	371c      	adds	r7, #28
 800cdba:	46bd      	mov	sp, r7
 800cdbc:	bc80      	pop	{r7}
 800cdbe:	4770      	bx	lr

0800cdc0 <USB_WritePacket>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_WritePacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *src, uint8_t ch_ep_num, uint16_t len, uint8_t dma)
{
 800cdc0:	b480      	push	{r7}
 800cdc2:	b089      	sub	sp, #36	; 0x24
 800cdc4:	af00      	add	r7, sp, #0
 800cdc6:	60f8      	str	r0, [r7, #12]
 800cdc8:	60b9      	str	r1, [r7, #8]
 800cdca:	4611      	mov	r1, r2
 800cdcc:	461a      	mov	r2, r3
 800cdce:	460b      	mov	r3, r1
 800cdd0:	71fb      	strb	r3, [r7, #7]
 800cdd2:	4613      	mov	r3, r2
 800cdd4:	80bb      	strh	r3, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800cdd6:	68fb      	ldr	r3, [r7, #12]
 800cdd8:	617b      	str	r3, [r7, #20]
  uint32_t *pSrc = (uint32_t *)src;
 800cdda:	68bb      	ldr	r3, [r7, #8]
 800cddc:	61fb      	str	r3, [r7, #28]
  uint32_t count32b, i;

  if (dma == 0U)
 800cdde:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 800cde2:	2b00      	cmp	r3, #0
 800cde4:	d11a      	bne.n	800ce1c <USB_WritePacket+0x5c>
  {
    count32b = ((uint32_t)len + 3U) / 4U;
 800cde6:	88bb      	ldrh	r3, [r7, #4]
 800cde8:	3303      	adds	r3, #3
 800cdea:	089b      	lsrs	r3, r3, #2
 800cdec:	613b      	str	r3, [r7, #16]
    for (i = 0U; i < count32b; i++)
 800cdee:	2300      	movs	r3, #0
 800cdf0:	61bb      	str	r3, [r7, #24]
 800cdf2:	e00f      	b.n	800ce14 <USB_WritePacket+0x54>
    {
      USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 800cdf4:	79fb      	ldrb	r3, [r7, #7]
 800cdf6:	031a      	lsls	r2, r3, #12
 800cdf8:	697b      	ldr	r3, [r7, #20]
 800cdfa:	4413      	add	r3, r2
 800cdfc:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800ce00:	461a      	mov	r2, r3
 800ce02:	69fb      	ldr	r3, [r7, #28]
 800ce04:	681b      	ldr	r3, [r3, #0]
 800ce06:	6013      	str	r3, [r2, #0]
      pSrc++;
 800ce08:	69fb      	ldr	r3, [r7, #28]
 800ce0a:	3304      	adds	r3, #4
 800ce0c:	61fb      	str	r3, [r7, #28]
    for (i = 0U; i < count32b; i++)
 800ce0e:	69bb      	ldr	r3, [r7, #24]
 800ce10:	3301      	adds	r3, #1
 800ce12:	61bb      	str	r3, [r7, #24]
 800ce14:	69ba      	ldr	r2, [r7, #24]
 800ce16:	693b      	ldr	r3, [r7, #16]
 800ce18:	429a      	cmp	r2, r3
 800ce1a:	d3eb      	bcc.n	800cdf4 <USB_WritePacket+0x34>
    }
  }

  return HAL_OK;
 800ce1c:	2300      	movs	r3, #0
}
 800ce1e:	4618      	mov	r0, r3
 800ce20:	3724      	adds	r7, #36	; 0x24
 800ce22:	46bd      	mov	sp, r7
 800ce24:	bc80      	pop	{r7}
 800ce26:	4770      	bx	lr

0800ce28 <USB_ReadPacket>:
  * @param  dest  source pointer
  * @param  len  Number of bytes to read
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
 800ce28:	b480      	push	{r7}
 800ce2a:	b089      	sub	sp, #36	; 0x24
 800ce2c:	af00      	add	r7, sp, #0
 800ce2e:	60f8      	str	r0, [r7, #12]
 800ce30:	60b9      	str	r1, [r7, #8]
 800ce32:	4613      	mov	r3, r2
 800ce34:	80fb      	strh	r3, [r7, #6]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800ce36:	68fb      	ldr	r3, [r7, #12]
 800ce38:	617b      	str	r3, [r7, #20]
  uint32_t *pDest = (uint32_t *)dest;
 800ce3a:	68bb      	ldr	r3, [r7, #8]
 800ce3c:	61fb      	str	r3, [r7, #28]
  uint32_t i;
  uint32_t count32b = ((uint32_t)len + 3U) / 4U;
 800ce3e:	88fb      	ldrh	r3, [r7, #6]
 800ce40:	3303      	adds	r3, #3
 800ce42:	089b      	lsrs	r3, r3, #2
 800ce44:	613b      	str	r3, [r7, #16]

  for (i = 0U; i < count32b; i++)
 800ce46:	2300      	movs	r3, #0
 800ce48:	61bb      	str	r3, [r7, #24]
 800ce4a:	e00b      	b.n	800ce64 <USB_ReadPacket+0x3c>
  {
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 800ce4c:	697b      	ldr	r3, [r7, #20]
 800ce4e:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800ce52:	681a      	ldr	r2, [r3, #0]
 800ce54:	69fb      	ldr	r3, [r7, #28]
 800ce56:	601a      	str	r2, [r3, #0]
    pDest++;
 800ce58:	69fb      	ldr	r3, [r7, #28]
 800ce5a:	3304      	adds	r3, #4
 800ce5c:	61fb      	str	r3, [r7, #28]
  for (i = 0U; i < count32b; i++)
 800ce5e:	69bb      	ldr	r3, [r7, #24]
 800ce60:	3301      	adds	r3, #1
 800ce62:	61bb      	str	r3, [r7, #24]
 800ce64:	69ba      	ldr	r2, [r7, #24]
 800ce66:	693b      	ldr	r3, [r7, #16]
 800ce68:	429a      	cmp	r2, r3
 800ce6a:	d3ef      	bcc.n	800ce4c <USB_ReadPacket+0x24>
  }

  return ((void *)pDest);
 800ce6c:	69fb      	ldr	r3, [r7, #28]
}
 800ce6e:	4618      	mov	r0, r3
 800ce70:	3724      	adds	r7, #36	; 0x24
 800ce72:	46bd      	mov	sp, r7
 800ce74:	bc80      	pop	{r7}
 800ce76:	4770      	bx	lr

0800ce78 <USB_EPSetStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 800ce78:	b480      	push	{r7}
 800ce7a:	b085      	sub	sp, #20
 800ce7c:	af00      	add	r7, sp, #0
 800ce7e:	6078      	str	r0, [r7, #4]
 800ce80:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800ce82:	687b      	ldr	r3, [r7, #4]
 800ce84:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 800ce86:	683b      	ldr	r3, [r7, #0]
 800ce88:	781b      	ldrb	r3, [r3, #0]
 800ce8a:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 800ce8c:	683b      	ldr	r3, [r7, #0]
 800ce8e:	785b      	ldrb	r3, [r3, #1]
 800ce90:	2b01      	cmp	r3, #1
 800ce92:	d12c      	bne.n	800ceee <USB_EPSetStall+0x76>
  {
    if (((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == 0U) && (epnum != 0U))
 800ce94:	68bb      	ldr	r3, [r7, #8]
 800ce96:	015a      	lsls	r2, r3, #5
 800ce98:	68fb      	ldr	r3, [r7, #12]
 800ce9a:	4413      	add	r3, r2
 800ce9c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800cea0:	681b      	ldr	r3, [r3, #0]
 800cea2:	2b00      	cmp	r3, #0
 800cea4:	db12      	blt.n	800cecc <USB_EPSetStall+0x54>
 800cea6:	68bb      	ldr	r3, [r7, #8]
 800cea8:	2b00      	cmp	r3, #0
 800ceaa:	d00f      	beq.n	800cecc <USB_EPSetStall+0x54>
    {
      USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_EPDIS);
 800ceac:	68bb      	ldr	r3, [r7, #8]
 800ceae:	015a      	lsls	r2, r3, #5
 800ceb0:	68fb      	ldr	r3, [r7, #12]
 800ceb2:	4413      	add	r3, r2
 800ceb4:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800ceb8:	681b      	ldr	r3, [r3, #0]
 800ceba:	68ba      	ldr	r2, [r7, #8]
 800cebc:	0151      	lsls	r1, r2, #5
 800cebe:	68fa      	ldr	r2, [r7, #12]
 800cec0:	440a      	add	r2, r1
 800cec2:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800cec6:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 800ceca:	6013      	str	r3, [r2, #0]
    }
    USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_STALL;
 800cecc:	68bb      	ldr	r3, [r7, #8]
 800cece:	015a      	lsls	r2, r3, #5
 800ced0:	68fb      	ldr	r3, [r7, #12]
 800ced2:	4413      	add	r3, r2
 800ced4:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800ced8:	681b      	ldr	r3, [r3, #0]
 800ceda:	68ba      	ldr	r2, [r7, #8]
 800cedc:	0151      	lsls	r1, r2, #5
 800cede:	68fa      	ldr	r2, [r7, #12]
 800cee0:	440a      	add	r2, r1
 800cee2:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800cee6:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 800ceea:	6013      	str	r3, [r2, #0]
 800ceec:	e02b      	b.n	800cf46 <USB_EPSetStall+0xce>
  }
  else
  {
    if (((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == 0U) && (epnum != 0U))
 800ceee:	68bb      	ldr	r3, [r7, #8]
 800cef0:	015a      	lsls	r2, r3, #5
 800cef2:	68fb      	ldr	r3, [r7, #12]
 800cef4:	4413      	add	r3, r2
 800cef6:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800cefa:	681b      	ldr	r3, [r3, #0]
 800cefc:	2b00      	cmp	r3, #0
 800cefe:	db12      	blt.n	800cf26 <USB_EPSetStall+0xae>
 800cf00:	68bb      	ldr	r3, [r7, #8]
 800cf02:	2b00      	cmp	r3, #0
 800cf04:	d00f      	beq.n	800cf26 <USB_EPSetStall+0xae>
    {
      USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_EPDIS);
 800cf06:	68bb      	ldr	r3, [r7, #8]
 800cf08:	015a      	lsls	r2, r3, #5
 800cf0a:	68fb      	ldr	r3, [r7, #12]
 800cf0c:	4413      	add	r3, r2
 800cf0e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800cf12:	681b      	ldr	r3, [r3, #0]
 800cf14:	68ba      	ldr	r2, [r7, #8]
 800cf16:	0151      	lsls	r1, r2, #5
 800cf18:	68fa      	ldr	r2, [r7, #12]
 800cf1a:	440a      	add	r2, r1
 800cf1c:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800cf20:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 800cf24:	6013      	str	r3, [r2, #0]
    }
    USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_STALL;
 800cf26:	68bb      	ldr	r3, [r7, #8]
 800cf28:	015a      	lsls	r2, r3, #5
 800cf2a:	68fb      	ldr	r3, [r7, #12]
 800cf2c:	4413      	add	r3, r2
 800cf2e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800cf32:	681b      	ldr	r3, [r3, #0]
 800cf34:	68ba      	ldr	r2, [r7, #8]
 800cf36:	0151      	lsls	r1, r2, #5
 800cf38:	68fa      	ldr	r2, [r7, #12]
 800cf3a:	440a      	add	r2, r1
 800cf3c:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800cf40:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 800cf44:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 800cf46:	2300      	movs	r3, #0
}
 800cf48:	4618      	mov	r0, r3
 800cf4a:	3714      	adds	r7, #20
 800cf4c:	46bd      	mov	sp, r7
 800cf4e:	bc80      	pop	{r7}
 800cf50:	4770      	bx	lr

0800cf52 <USB_EPClearStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 800cf52:	b480      	push	{r7}
 800cf54:	b085      	sub	sp, #20
 800cf56:	af00      	add	r7, sp, #0
 800cf58:	6078      	str	r0, [r7, #4]
 800cf5a:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800cf5c:	687b      	ldr	r3, [r7, #4]
 800cf5e:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 800cf60:	683b      	ldr	r3, [r7, #0]
 800cf62:	781b      	ldrb	r3, [r3, #0]
 800cf64:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 800cf66:	683b      	ldr	r3, [r7, #0]
 800cf68:	785b      	ldrb	r3, [r3, #1]
 800cf6a:	2b01      	cmp	r3, #1
 800cf6c:	d128      	bne.n	800cfc0 <USB_EPClearStall+0x6e>
  {
    USBx_INEP(epnum)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 800cf6e:	68bb      	ldr	r3, [r7, #8]
 800cf70:	015a      	lsls	r2, r3, #5
 800cf72:	68fb      	ldr	r3, [r7, #12]
 800cf74:	4413      	add	r3, r2
 800cf76:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800cf7a:	681b      	ldr	r3, [r3, #0]
 800cf7c:	68ba      	ldr	r2, [r7, #8]
 800cf7e:	0151      	lsls	r1, r2, #5
 800cf80:	68fa      	ldr	r2, [r7, #12]
 800cf82:	440a      	add	r2, r1
 800cf84:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800cf88:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 800cf8c:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 800cf8e:	683b      	ldr	r3, [r7, #0]
 800cf90:	78db      	ldrb	r3, [r3, #3]
 800cf92:	2b03      	cmp	r3, #3
 800cf94:	d003      	beq.n	800cf9e <USB_EPClearStall+0x4c>
 800cf96:	683b      	ldr	r3, [r7, #0]
 800cf98:	78db      	ldrb	r3, [r3, #3]
 800cf9a:	2b02      	cmp	r3, #2
 800cf9c:	d138      	bne.n	800d010 <USB_EPClearStall+0xbe>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 800cf9e:	68bb      	ldr	r3, [r7, #8]
 800cfa0:	015a      	lsls	r2, r3, #5
 800cfa2:	68fb      	ldr	r3, [r7, #12]
 800cfa4:	4413      	add	r3, r2
 800cfa6:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800cfaa:	681b      	ldr	r3, [r3, #0]
 800cfac:	68ba      	ldr	r2, [r7, #8]
 800cfae:	0151      	lsls	r1, r2, #5
 800cfb0:	68fa      	ldr	r2, [r7, #12]
 800cfb2:	440a      	add	r2, r1
 800cfb4:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800cfb8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800cfbc:	6013      	str	r3, [r2, #0]
 800cfbe:	e027      	b.n	800d010 <USB_EPClearStall+0xbe>
    }
  }
  else
  {
    USBx_OUTEP(epnum)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 800cfc0:	68bb      	ldr	r3, [r7, #8]
 800cfc2:	015a      	lsls	r2, r3, #5
 800cfc4:	68fb      	ldr	r3, [r7, #12]
 800cfc6:	4413      	add	r3, r2
 800cfc8:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800cfcc:	681b      	ldr	r3, [r3, #0]
 800cfce:	68ba      	ldr	r2, [r7, #8]
 800cfd0:	0151      	lsls	r1, r2, #5
 800cfd2:	68fa      	ldr	r2, [r7, #12]
 800cfd4:	440a      	add	r2, r1
 800cfd6:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800cfda:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 800cfde:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 800cfe0:	683b      	ldr	r3, [r7, #0]
 800cfe2:	78db      	ldrb	r3, [r3, #3]
 800cfe4:	2b03      	cmp	r3, #3
 800cfe6:	d003      	beq.n	800cff0 <USB_EPClearStall+0x9e>
 800cfe8:	683b      	ldr	r3, [r7, #0]
 800cfea:	78db      	ldrb	r3, [r3, #3]
 800cfec:	2b02      	cmp	r3, #2
 800cfee:	d10f      	bne.n	800d010 <USB_EPClearStall+0xbe>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 800cff0:	68bb      	ldr	r3, [r7, #8]
 800cff2:	015a      	lsls	r2, r3, #5
 800cff4:	68fb      	ldr	r3, [r7, #12]
 800cff6:	4413      	add	r3, r2
 800cff8:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800cffc:	681b      	ldr	r3, [r3, #0]
 800cffe:	68ba      	ldr	r2, [r7, #8]
 800d000:	0151      	lsls	r1, r2, #5
 800d002:	68fa      	ldr	r2, [r7, #12]
 800d004:	440a      	add	r2, r1
 800d006:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800d00a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800d00e:	6013      	str	r3, [r2, #0]
    }
  }
  return HAL_OK;
 800d010:	2300      	movs	r3, #0
}
 800d012:	4618      	mov	r0, r3
 800d014:	3714      	adds	r7, #20
 800d016:	46bd      	mov	sp, r7
 800d018:	bc80      	pop	{r7}
 800d01a:	4770      	bx	lr

0800d01c <USB_SetDevAddress>:
  * @param  address  new device address to be assigned
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_SetDevAddress(USB_OTG_GlobalTypeDef *USBx, uint8_t address)
{
 800d01c:	b480      	push	{r7}
 800d01e:	b085      	sub	sp, #20
 800d020:	af00      	add	r7, sp, #0
 800d022:	6078      	str	r0, [r7, #4]
 800d024:	460b      	mov	r3, r1
 800d026:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800d028:	687b      	ldr	r3, [r7, #4]
 800d02a:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG &= ~(USB_OTG_DCFG_DAD);
 800d02c:	68fb      	ldr	r3, [r7, #12]
 800d02e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800d032:	681b      	ldr	r3, [r3, #0]
 800d034:	68fa      	ldr	r2, [r7, #12]
 800d036:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800d03a:	f423 63fe 	bic.w	r3, r3, #2032	; 0x7f0
 800d03e:	6013      	str	r3, [r2, #0]
  USBx_DEVICE->DCFG |= ((uint32_t)address << 4) & USB_OTG_DCFG_DAD;
 800d040:	68fb      	ldr	r3, [r7, #12]
 800d042:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800d046:	681a      	ldr	r2, [r3, #0]
 800d048:	78fb      	ldrb	r3, [r7, #3]
 800d04a:	011b      	lsls	r3, r3, #4
 800d04c:	f403 63fe 	and.w	r3, r3, #2032	; 0x7f0
 800d050:	68f9      	ldr	r1, [r7, #12]
 800d052:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800d056:	4313      	orrs	r3, r2
 800d058:	600b      	str	r3, [r1, #0]

  return HAL_OK;
 800d05a:	2300      	movs	r3, #0
}
 800d05c:	4618      	mov	r0, r3
 800d05e:	3714      	adds	r7, #20
 800d060:	46bd      	mov	sp, r7
 800d062:	bc80      	pop	{r7}
 800d064:	4770      	bx	lr

0800d066 <USB_DevConnect>:
  * @brief  USB_DevConnect : Connect the USB device by enabling the pull-up/pull-down
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevConnect(USB_OTG_GlobalTypeDef *USBx)
{
 800d066:	b580      	push	{r7, lr}
 800d068:	b084      	sub	sp, #16
 800d06a:	af00      	add	r7, sp, #0
 800d06c:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800d06e:	687b      	ldr	r3, [r7, #4]
 800d070:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_SDIS;
 800d072:	68fb      	ldr	r3, [r7, #12]
 800d074:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800d078:	685b      	ldr	r3, [r3, #4]
 800d07a:	68fa      	ldr	r2, [r7, #12]
 800d07c:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800d080:	f023 0302 	bic.w	r3, r3, #2
 800d084:	6053      	str	r3, [r2, #4]
  HAL_Delay(3U);
 800d086:	2003      	movs	r0, #3
 800d088:	f7f5 fe40 	bl	8002d0c <HAL_Delay>

  return HAL_OK;
 800d08c:	2300      	movs	r3, #0
}
 800d08e:	4618      	mov	r0, r3
 800d090:	3710      	adds	r7, #16
 800d092:	46bd      	mov	sp, r7
 800d094:	bd80      	pop	{r7, pc}

0800d096 <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling the pull-up/pull-down
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevDisconnect(USB_OTG_GlobalTypeDef *USBx)
{
 800d096:	b580      	push	{r7, lr}
 800d098:	b084      	sub	sp, #16
 800d09a:	af00      	add	r7, sp, #0
 800d09c:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800d09e:	687b      	ldr	r3, [r7, #4]
 800d0a0:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 800d0a2:	68fb      	ldr	r3, [r7, #12]
 800d0a4:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800d0a8:	685b      	ldr	r3, [r3, #4]
 800d0aa:	68fa      	ldr	r2, [r7, #12]
 800d0ac:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800d0b0:	f043 0302 	orr.w	r3, r3, #2
 800d0b4:	6053      	str	r3, [r2, #4]
  HAL_Delay(3U);
 800d0b6:	2003      	movs	r0, #3
 800d0b8:	f7f5 fe28 	bl	8002d0c <HAL_Delay>

  return HAL_OK;
 800d0bc:	2300      	movs	r3, #0
}
 800d0be:	4618      	mov	r0, r3
 800d0c0:	3710      	adds	r7, #16
 800d0c2:	46bd      	mov	sp, r7
 800d0c4:	bd80      	pop	{r7, pc}

0800d0c6 <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx  Selected device
  * @retval HAL status
  */
uint32_t  USB_ReadInterrupts(USB_OTG_GlobalTypeDef *USBx)
{
 800d0c6:	b480      	push	{r7}
 800d0c8:	b085      	sub	sp, #20
 800d0ca:	af00      	add	r7, sp, #0
 800d0cc:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->GINTSTS;
 800d0ce:	687b      	ldr	r3, [r7, #4]
 800d0d0:	695b      	ldr	r3, [r3, #20]
 800d0d2:	60fb      	str	r3, [r7, #12]
  tmpreg &= USBx->GINTMSK;
 800d0d4:	687b      	ldr	r3, [r7, #4]
 800d0d6:	699b      	ldr	r3, [r3, #24]
 800d0d8:	68fa      	ldr	r2, [r7, #12]
 800d0da:	4013      	ands	r3, r2
 800d0dc:	60fb      	str	r3, [r7, #12]

  return tmpreg;
 800d0de:	68fb      	ldr	r3, [r7, #12]
}
 800d0e0:	4618      	mov	r0, r3
 800d0e2:	3714      	adds	r7, #20
 800d0e4:	46bd      	mov	sp, r7
 800d0e6:	bc80      	pop	{r7}
 800d0e8:	4770      	bx	lr

0800d0ea <USB_ReadDevAllOutEpInterrupt>:
  * @brief  USB_ReadDevAllOutEpInterrupt: return the USB device OUT endpoints interrupt status
  * @param  USBx  Selected device
  * @retval HAL status
  */
uint32_t USB_ReadDevAllOutEpInterrupt(USB_OTG_GlobalTypeDef *USBx)
{
 800d0ea:	b480      	push	{r7}
 800d0ec:	b085      	sub	sp, #20
 800d0ee:	af00      	add	r7, sp, #0
 800d0f0:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800d0f2:	687b      	ldr	r3, [r7, #4]
 800d0f4:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 800d0f6:	68fb      	ldr	r3, [r7, #12]
 800d0f8:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800d0fc:	699b      	ldr	r3, [r3, #24]
 800d0fe:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 800d100:	68fb      	ldr	r3, [r7, #12]
 800d102:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800d106:	69db      	ldr	r3, [r3, #28]
 800d108:	68ba      	ldr	r2, [r7, #8]
 800d10a:	4013      	ands	r3, r2
 800d10c:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xffff0000U) >> 16);
 800d10e:	68bb      	ldr	r3, [r7, #8]
 800d110:	0c1b      	lsrs	r3, r3, #16
}
 800d112:	4618      	mov	r0, r3
 800d114:	3714      	adds	r7, #20
 800d116:	46bd      	mov	sp, r7
 800d118:	bc80      	pop	{r7}
 800d11a:	4770      	bx	lr

0800d11c <USB_ReadDevAllInEpInterrupt>:
  * @brief  USB_ReadDevAllInEpInterrupt: return the USB device IN endpoints interrupt status
  * @param  USBx  Selected device
  * @retval HAL status
  */
uint32_t USB_ReadDevAllInEpInterrupt(USB_OTG_GlobalTypeDef *USBx)
{
 800d11c:	b480      	push	{r7}
 800d11e:	b085      	sub	sp, #20
 800d120:	af00      	add	r7, sp, #0
 800d122:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800d124:	687b      	ldr	r3, [r7, #4]
 800d126:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 800d128:	68fb      	ldr	r3, [r7, #12]
 800d12a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800d12e:	699b      	ldr	r3, [r3, #24]
 800d130:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 800d132:	68fb      	ldr	r3, [r7, #12]
 800d134:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800d138:	69db      	ldr	r3, [r3, #28]
 800d13a:	68ba      	ldr	r2, [r7, #8]
 800d13c:	4013      	ands	r3, r2
 800d13e:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xFFFFU));
 800d140:	68bb      	ldr	r3, [r7, #8]
 800d142:	b29b      	uxth	r3, r3
}
 800d144:	4618      	mov	r0, r3
 800d146:	3714      	adds	r7, #20
 800d148:	46bd      	mov	sp, r7
 800d14a:	bc80      	pop	{r7}
 800d14c:	4770      	bx	lr

0800d14e <USB_ReadDevOutEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device OUT EP Interrupt register
  */
uint32_t USB_ReadDevOutEPInterrupt(USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 800d14e:	b480      	push	{r7}
 800d150:	b085      	sub	sp, #20
 800d152:	af00      	add	r7, sp, #0
 800d154:	6078      	str	r0, [r7, #4]
 800d156:	460b      	mov	r3, r1
 800d158:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800d15a:	687b      	ldr	r3, [r7, #4]
 800d15c:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_OUTEP((uint32_t)epnum)->DOEPINT;
 800d15e:	78fb      	ldrb	r3, [r7, #3]
 800d160:	015a      	lsls	r2, r3, #5
 800d162:	68fb      	ldr	r3, [r7, #12]
 800d164:	4413      	add	r3, r2
 800d166:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800d16a:	689b      	ldr	r3, [r3, #8]
 800d16c:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DOEPMSK;
 800d16e:	68fb      	ldr	r3, [r7, #12]
 800d170:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800d174:	695b      	ldr	r3, [r3, #20]
 800d176:	68ba      	ldr	r2, [r7, #8]
 800d178:	4013      	ands	r3, r2
 800d17a:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 800d17c:	68bb      	ldr	r3, [r7, #8]
}
 800d17e:	4618      	mov	r0, r3
 800d180:	3714      	adds	r7, #20
 800d182:	46bd      	mov	sp, r7
 800d184:	bc80      	pop	{r7}
 800d186:	4770      	bx	lr

0800d188 <USB_ReadDevInEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device IN EP Interrupt register
  */
uint32_t USB_ReadDevInEPInterrupt(USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 800d188:	b480      	push	{r7}
 800d18a:	b087      	sub	sp, #28
 800d18c:	af00      	add	r7, sp, #0
 800d18e:	6078      	str	r0, [r7, #4]
 800d190:	460b      	mov	r3, r1
 800d192:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800d194:	687b      	ldr	r3, [r7, #4]
 800d196:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg, msk, emp;

  msk = USBx_DEVICE->DIEPMSK;
 800d198:	697b      	ldr	r3, [r7, #20]
 800d19a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800d19e:	691b      	ldr	r3, [r3, #16]
 800d1a0:	613b      	str	r3, [r7, #16]
  emp = USBx_DEVICE->DIEPEMPMSK;
 800d1a2:	697b      	ldr	r3, [r7, #20]
 800d1a4:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800d1a8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800d1aa:	60fb      	str	r3, [r7, #12]
  msk |= ((emp >> (epnum & EP_ADDR_MSK)) & 0x1U) << 7;
 800d1ac:	78fb      	ldrb	r3, [r7, #3]
 800d1ae:	f003 030f 	and.w	r3, r3, #15
 800d1b2:	68fa      	ldr	r2, [r7, #12]
 800d1b4:	fa22 f303 	lsr.w	r3, r2, r3
 800d1b8:	01db      	lsls	r3, r3, #7
 800d1ba:	b2db      	uxtb	r3, r3
 800d1bc:	693a      	ldr	r2, [r7, #16]
 800d1be:	4313      	orrs	r3, r2
 800d1c0:	613b      	str	r3, [r7, #16]
  tmpreg = USBx_INEP((uint32_t)epnum)->DIEPINT & msk;
 800d1c2:	78fb      	ldrb	r3, [r7, #3]
 800d1c4:	015a      	lsls	r2, r3, #5
 800d1c6:	697b      	ldr	r3, [r7, #20]
 800d1c8:	4413      	add	r3, r2
 800d1ca:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800d1ce:	689b      	ldr	r3, [r3, #8]
 800d1d0:	693a      	ldr	r2, [r7, #16]
 800d1d2:	4013      	ands	r3, r2
 800d1d4:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 800d1d6:	68bb      	ldr	r3, [r7, #8]
}
 800d1d8:	4618      	mov	r0, r3
 800d1da:	371c      	adds	r7, #28
 800d1dc:	46bd      	mov	sp, r7
 800d1de:	bc80      	pop	{r7}
 800d1e0:	4770      	bx	lr

0800d1e2 <USB_GetMode>:
  *          This parameter can be one of these values:
  *           0 : Host
  *           1 : Device
  */
uint32_t USB_GetMode(USB_OTG_GlobalTypeDef *USBx)
{
 800d1e2:	b480      	push	{r7}
 800d1e4:	b083      	sub	sp, #12
 800d1e6:	af00      	add	r7, sp, #0
 800d1e8:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 800d1ea:	687b      	ldr	r3, [r7, #4]
 800d1ec:	695b      	ldr	r3, [r3, #20]
 800d1ee:	f003 0301 	and.w	r3, r3, #1
}
 800d1f2:	4618      	mov	r0, r3
 800d1f4:	370c      	adds	r7, #12
 800d1f6:	46bd      	mov	sp, r7
 800d1f8:	bc80      	pop	{r7}
 800d1fa:	4770      	bx	lr

0800d1fc <USB_ActivateSetup>:
  * @brief  Activate EP0 for Setup transactions
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_ActivateSetup(USB_OTG_GlobalTypeDef *USBx)
{
 800d1fc:	b480      	push	{r7}
 800d1fe:	b085      	sub	sp, #20
 800d200:	af00      	add	r7, sp, #0
 800d202:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800d204:	687b      	ldr	r3, [r7, #4]
 800d206:	60fb      	str	r3, [r7, #12]

  /* Set the MPS of the IN EP based on the enumeration speed */
  USBx_INEP(0U)->DIEPCTL &= ~USB_OTG_DIEPCTL_MPSIZ;
 800d208:	68fb      	ldr	r3, [r7, #12]
 800d20a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800d20e:	681b      	ldr	r3, [r3, #0]
 800d210:	68fa      	ldr	r2, [r7, #12]
 800d212:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800d216:	f423 63ff 	bic.w	r3, r3, #2040	; 0x7f8
 800d21a:	f023 0307 	bic.w	r3, r3, #7
 800d21e:	6013      	str	r3, [r2, #0]

  if ((USBx_DEVICE->DSTS & USB_OTG_DSTS_ENUMSPD) == DSTS_ENUMSPD_LS_PHY_6MHZ)
 800d220:	68fb      	ldr	r3, [r7, #12]
 800d222:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800d226:	689b      	ldr	r3, [r3, #8]
 800d228:	f003 0306 	and.w	r3, r3, #6
 800d22c:	2b04      	cmp	r3, #4
 800d22e:	d109      	bne.n	800d244 <USB_ActivateSetup+0x48>
  {
    USBx_INEP(0U)->DIEPCTL |= 3U;
 800d230:	68fb      	ldr	r3, [r7, #12]
 800d232:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800d236:	681b      	ldr	r3, [r3, #0]
 800d238:	68fa      	ldr	r2, [r7, #12]
 800d23a:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800d23e:	f043 0303 	orr.w	r3, r3, #3
 800d242:	6013      	str	r3, [r2, #0]
  }
  USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGINAK;
 800d244:	68fb      	ldr	r3, [r7, #12]
 800d246:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800d24a:	685b      	ldr	r3, [r3, #4]
 800d24c:	68fa      	ldr	r2, [r7, #12]
 800d24e:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800d252:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800d256:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 800d258:	2300      	movs	r3, #0
}
 800d25a:	4618      	mov	r0, r3
 800d25c:	3714      	adds	r7, #20
 800d25e:	46bd      	mov	sp, r7
 800d260:	bc80      	pop	{r7}
 800d262:	4770      	bx	lr

0800d264 <USB_EP0_OutStart>:
  *           1 : DMA feature used
  * @param  psetup  pointer to setup packet
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0_OutStart(USB_OTG_GlobalTypeDef *USBx, uint8_t dma, uint8_t *psetup)
{
 800d264:	b480      	push	{r7}
 800d266:	b087      	sub	sp, #28
 800d268:	af00      	add	r7, sp, #0
 800d26a:	60f8      	str	r0, [r7, #12]
 800d26c:	460b      	mov	r3, r1
 800d26e:	607a      	str	r2, [r7, #4]
 800d270:	72fb      	strb	r3, [r7, #11]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800d272:	68fb      	ldr	r3, [r7, #12]
 800d274:	617b      	str	r3, [r7, #20]
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 800d276:	68fb      	ldr	r3, [r7, #12]
 800d278:	333c      	adds	r3, #60	; 0x3c
 800d27a:	3304      	adds	r3, #4
 800d27c:	681b      	ldr	r3, [r3, #0]
 800d27e:	613b      	str	r3, [r7, #16]

  if (gSNPSiD > USB_OTG_CORE_ID_300A)
 800d280:	693b      	ldr	r3, [r7, #16]
 800d282:	4a25      	ldr	r2, [pc, #148]	; (800d318 <USB_EP0_OutStart+0xb4>)
 800d284:	4293      	cmp	r3, r2
 800d286:	d90a      	bls.n	800d29e <USB_EP0_OutStart+0x3a>
  {
    if ((USBx_OUTEP(0U)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 800d288:	697b      	ldr	r3, [r7, #20]
 800d28a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800d28e:	681b      	ldr	r3, [r3, #0]
 800d290:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800d294:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800d298:	d101      	bne.n	800d29e <USB_EP0_OutStart+0x3a>
    {
      return HAL_OK;
 800d29a:	2300      	movs	r3, #0
 800d29c:	e037      	b.n	800d30e <USB_EP0_OutStart+0xaa>
    }
  }

  USBx_OUTEP(0U)->DOEPTSIZ = 0U;
 800d29e:	697b      	ldr	r3, [r7, #20]
 800d2a0:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800d2a4:	461a      	mov	r2, r3
 800d2a6:	2300      	movs	r3, #0
 800d2a8:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 800d2aa:	697b      	ldr	r3, [r7, #20]
 800d2ac:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800d2b0:	691b      	ldr	r3, [r3, #16]
 800d2b2:	697a      	ldr	r2, [r7, #20]
 800d2b4:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800d2b8:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 800d2bc:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (3U * 8U);
 800d2be:	697b      	ldr	r3, [r7, #20]
 800d2c0:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800d2c4:	691b      	ldr	r3, [r3, #16]
 800d2c6:	697a      	ldr	r2, [r7, #20]
 800d2c8:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800d2cc:	f043 0318 	orr.w	r3, r3, #24
 800d2d0:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |=  USB_OTG_DOEPTSIZ_STUPCNT;
 800d2d2:	697b      	ldr	r3, [r7, #20]
 800d2d4:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800d2d8:	691b      	ldr	r3, [r3, #16]
 800d2da:	697a      	ldr	r2, [r7, #20]
 800d2dc:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800d2e0:	f043 43c0 	orr.w	r3, r3, #1610612736	; 0x60000000
 800d2e4:	6113      	str	r3, [r2, #16]

  if (dma == 1U)
 800d2e6:	7afb      	ldrb	r3, [r7, #11]
 800d2e8:	2b01      	cmp	r3, #1
 800d2ea:	d10f      	bne.n	800d30c <USB_EP0_OutStart+0xa8>
  {
    USBx_OUTEP(0U)->DOEPDMA = (uint32_t)psetup;
 800d2ec:	697b      	ldr	r3, [r7, #20]
 800d2ee:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800d2f2:	461a      	mov	r2, r3
 800d2f4:	687b      	ldr	r3, [r7, #4]
 800d2f6:	6153      	str	r3, [r2, #20]
    /* EP enable */
    USBx_OUTEP(0U)->DOEPCTL |= USB_OTG_DOEPCTL_EPENA | USB_OTG_DOEPCTL_USBAEP;
 800d2f8:	697b      	ldr	r3, [r7, #20]
 800d2fa:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800d2fe:	681b      	ldr	r3, [r3, #0]
 800d300:	697a      	ldr	r2, [r7, #20]
 800d302:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800d306:	f043 2380 	orr.w	r3, r3, #2147516416	; 0x80008000
 800d30a:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 800d30c:	2300      	movs	r3, #0
}
 800d30e:	4618      	mov	r0, r3
 800d310:	371c      	adds	r7, #28
 800d312:	46bd      	mov	sp, r7
 800d314:	bc80      	pop	{r7}
 800d316:	4770      	bx	lr
 800d318:	4f54300a 	.word	0x4f54300a

0800d31c <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 800d31c:	b480      	push	{r7}
 800d31e:	b085      	sub	sp, #20
 800d320:	af00      	add	r7, sp, #0
 800d322:	6078      	str	r0, [r7, #4]
  uint32_t count = 0U;
 800d324:	2300      	movs	r3, #0
 800d326:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    if (++count > 200000U)
 800d328:	68fb      	ldr	r3, [r7, #12]
 800d32a:	3301      	adds	r3, #1
 800d32c:	60fb      	str	r3, [r7, #12]
 800d32e:	68fb      	ldr	r3, [r7, #12]
 800d330:	4a12      	ldr	r2, [pc, #72]	; (800d37c <USB_CoreReset+0x60>)
 800d332:	4293      	cmp	r3, r2
 800d334:	d901      	bls.n	800d33a <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 800d336:	2303      	movs	r3, #3
 800d338:	e01b      	b.n	800d372 <USB_CoreReset+0x56>
    }
  }
  while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800d33a:	687b      	ldr	r3, [r7, #4]
 800d33c:	691b      	ldr	r3, [r3, #16]
 800d33e:	2b00      	cmp	r3, #0
 800d340:	daf2      	bge.n	800d328 <USB_CoreReset+0xc>

  /* Core Soft Reset */
  count = 0U;
 800d342:	2300      	movs	r3, #0
 800d344:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 800d346:	687b      	ldr	r3, [r7, #4]
 800d348:	691b      	ldr	r3, [r3, #16]
 800d34a:	f043 0201 	orr.w	r2, r3, #1
 800d34e:	687b      	ldr	r3, [r7, #4]
 800d350:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 800d352:	68fb      	ldr	r3, [r7, #12]
 800d354:	3301      	adds	r3, #1
 800d356:	60fb      	str	r3, [r7, #12]
 800d358:	68fb      	ldr	r3, [r7, #12]
 800d35a:	4a08      	ldr	r2, [pc, #32]	; (800d37c <USB_CoreReset+0x60>)
 800d35c:	4293      	cmp	r3, r2
 800d35e:	d901      	bls.n	800d364 <USB_CoreReset+0x48>
    {
      return HAL_TIMEOUT;
 800d360:	2303      	movs	r3, #3
 800d362:	e006      	b.n	800d372 <USB_CoreReset+0x56>
    }
  }
  while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 800d364:	687b      	ldr	r3, [r7, #4]
 800d366:	691b      	ldr	r3, [r3, #16]
 800d368:	f003 0301 	and.w	r3, r3, #1
 800d36c:	2b01      	cmp	r3, #1
 800d36e:	d0f0      	beq.n	800d352 <USB_CoreReset+0x36>

  return HAL_OK;
 800d370:	2300      	movs	r3, #0
}
 800d372:	4618      	mov	r0, r3
 800d374:	3714      	adds	r7, #20
 800d376:	46bd      	mov	sp, r7
 800d378:	bc80      	pop	{r7}
 800d37a:	4770      	bx	lr
 800d37c:	00030d40 	.word	0x00030d40

0800d380 <MX_FATFS_Init>:
/* USER CODE BEGIN Variables */

/* USER CODE END Variables */

void MX_FATFS_Init(void)
{
 800d380:	b580      	push	{r7, lr}
 800d382:	af00      	add	r7, sp, #0
  /*## FatFS: Link the SD driver ###########################*/
  retSD = FATFS_LinkDriver(&SD_Driver, SDPath);
 800d384:	4904      	ldr	r1, [pc, #16]	; (800d398 <MX_FATFS_Init+0x18>)
 800d386:	4805      	ldr	r0, [pc, #20]	; (800d39c <MX_FATFS_Init+0x1c>)
 800d388:	f002 f9a0 	bl	800f6cc <FATFS_LinkDriver>
 800d38c:	4603      	mov	r3, r0
 800d38e:	461a      	mov	r2, r3
 800d390:	4b03      	ldr	r3, [pc, #12]	; (800d3a0 <MX_FATFS_Init+0x20>)
 800d392:	701a      	strb	r2, [r3, #0]

  /* USER CODE BEGIN Init */
  /* additional user code for init */
  /* USER CODE END Init */
}
 800d394:	bf00      	nop
 800d396:	bd80      	pop	{r7, pc}
 800d398:	200009dc 	.word	0x200009dc
 800d39c:	08018af0 	.word	0x08018af0
 800d3a0:	20001158 	.word	0x20001158

0800d3a4 <BSP_SD_Init>:
/**
  * @brief  Initializes the SD card device.
  * @retval SD status
  */
__weak uint8_t BSP_SD_Init(void)
{
 800d3a4:	b580      	push	{r7, lr}
 800d3a6:	b082      	sub	sp, #8
 800d3a8:	af00      	add	r7, sp, #0
  uint8_t sd_state = MSD_OK;
 800d3aa:	2300      	movs	r3, #0
 800d3ac:	71fb      	strb	r3, [r7, #7]
  /* Check if the SD card is plugged in the slot */
  if (BSP_SD_IsDetected() != SD_PRESENT)
 800d3ae:	f000 f895 	bl	800d4dc <BSP_SD_IsDetected>
 800d3b2:	4603      	mov	r3, r0
 800d3b4:	2b01      	cmp	r3, #1
 800d3b6:	d001      	beq.n	800d3bc <BSP_SD_Init+0x18>
  {
    return MSD_ERROR;
 800d3b8:	2301      	movs	r3, #1
 800d3ba:	e012      	b.n	800d3e2 <BSP_SD_Init+0x3e>
  }
  /* HAL SD initialization */
  sd_state = HAL_SD_Init(&hsd);
 800d3bc:	480b      	ldr	r0, [pc, #44]	; (800d3ec <BSP_SD_Init+0x48>)
 800d3be:	f7fb faed 	bl	800899c <HAL_SD_Init>
 800d3c2:	4603      	mov	r3, r0
 800d3c4:	71fb      	strb	r3, [r7, #7]
  /* Configure SD Bus width (4 bits mode selected) */
  if (sd_state == MSD_OK)
 800d3c6:	79fb      	ldrb	r3, [r7, #7]
 800d3c8:	2b00      	cmp	r3, #0
 800d3ca:	d109      	bne.n	800d3e0 <BSP_SD_Init+0x3c>
  {
    /* Enable wide operation */
    if (HAL_SD_ConfigWideBusOperation(&hsd, SDIO_BUS_WIDE_4B) != HAL_OK)
 800d3cc:	f44f 6100 	mov.w	r1, #2048	; 0x800
 800d3d0:	4806      	ldr	r0, [pc, #24]	; (800d3ec <BSP_SD_Init+0x48>)
 800d3d2:	f7fc f899 	bl	8009508 <HAL_SD_ConfigWideBusOperation>
 800d3d6:	4603      	mov	r3, r0
 800d3d8:	2b00      	cmp	r3, #0
 800d3da:	d001      	beq.n	800d3e0 <BSP_SD_Init+0x3c>
    {
      sd_state = MSD_ERROR;
 800d3dc:	2301      	movs	r3, #1
 800d3de:	71fb      	strb	r3, [r7, #7]
    }
  }

  return sd_state;
 800d3e0:	79fb      	ldrb	r3, [r7, #7]
}
 800d3e2:	4618      	mov	r0, r3
 800d3e4:	3708      	adds	r7, #8
 800d3e6:	46bd      	mov	sp, r7
 800d3e8:	bd80      	pop	{r7, pc}
 800d3ea:	bf00      	nop
 800d3ec:	20000ce0 	.word	0x20000ce0

0800d3f0 <BSP_SD_ReadBlocks_DMA>:
  * @param  ReadAddr: Address from where data is to be read
  * @param  NumOfBlocks: Number of SD blocks to read
  * @retval SD status
  */
__weak uint8_t BSP_SD_ReadBlocks_DMA(uint32_t *pData, uint32_t ReadAddr, uint32_t NumOfBlocks)
{
 800d3f0:	b580      	push	{r7, lr}
 800d3f2:	b086      	sub	sp, #24
 800d3f4:	af00      	add	r7, sp, #0
 800d3f6:	60f8      	str	r0, [r7, #12]
 800d3f8:	60b9      	str	r1, [r7, #8]
 800d3fa:	607a      	str	r2, [r7, #4]
  uint8_t sd_state = MSD_OK;
 800d3fc:	2300      	movs	r3, #0
 800d3fe:	75fb      	strb	r3, [r7, #23]

  /* Read block(s) in DMA transfer mode */
  if (HAL_SD_ReadBlocks_DMA(&hsd, (uint8_t *)pData, ReadAddr, NumOfBlocks) != HAL_OK)
 800d400:	687b      	ldr	r3, [r7, #4]
 800d402:	68ba      	ldr	r2, [r7, #8]
 800d404:	68f9      	ldr	r1, [r7, #12]
 800d406:	4806      	ldr	r0, [pc, #24]	; (800d420 <BSP_SD_ReadBlocks_DMA+0x30>)
 800d408:	f7fb fb58 	bl	8008abc <HAL_SD_ReadBlocks_DMA>
 800d40c:	4603      	mov	r3, r0
 800d40e:	2b00      	cmp	r3, #0
 800d410:	d001      	beq.n	800d416 <BSP_SD_ReadBlocks_DMA+0x26>
  {
    sd_state = MSD_ERROR;
 800d412:	2301      	movs	r3, #1
 800d414:	75fb      	strb	r3, [r7, #23]
  }

  return sd_state;
 800d416:	7dfb      	ldrb	r3, [r7, #23]
}
 800d418:	4618      	mov	r0, r3
 800d41a:	3718      	adds	r7, #24
 800d41c:	46bd      	mov	sp, r7
 800d41e:	bd80      	pop	{r7, pc}
 800d420:	20000ce0 	.word	0x20000ce0

0800d424 <BSP_SD_WriteBlocks_DMA>:
  * @param  WriteAddr: Address from where data is to be written
  * @param  NumOfBlocks: Number of SD blocks to write
  * @retval SD status
  */
__weak uint8_t BSP_SD_WriteBlocks_DMA(uint32_t *pData, uint32_t WriteAddr, uint32_t NumOfBlocks)
{
 800d424:	b580      	push	{r7, lr}
 800d426:	b086      	sub	sp, #24
 800d428:	af00      	add	r7, sp, #0
 800d42a:	60f8      	str	r0, [r7, #12]
 800d42c:	60b9      	str	r1, [r7, #8]
 800d42e:	607a      	str	r2, [r7, #4]
  uint8_t sd_state = MSD_OK;
 800d430:	2300      	movs	r3, #0
 800d432:	75fb      	strb	r3, [r7, #23]

  /* Write block(s) in DMA transfer mode */
  if (HAL_SD_WriteBlocks_DMA(&hsd, (uint8_t *)pData, WriteAddr, NumOfBlocks) != HAL_OK)
 800d434:	687b      	ldr	r3, [r7, #4]
 800d436:	68ba      	ldr	r2, [r7, #8]
 800d438:	68f9      	ldr	r1, [r7, #12]
 800d43a:	4806      	ldr	r0, [pc, #24]	; (800d454 <BSP_SD_WriteBlocks_DMA+0x30>)
 800d43c:	f7fb fc26 	bl	8008c8c <HAL_SD_WriteBlocks_DMA>
 800d440:	4603      	mov	r3, r0
 800d442:	2b00      	cmp	r3, #0
 800d444:	d001      	beq.n	800d44a <BSP_SD_WriteBlocks_DMA+0x26>
  {
    sd_state = MSD_ERROR;
 800d446:	2301      	movs	r3, #1
 800d448:	75fb      	strb	r3, [r7, #23]
  }

  return sd_state;
 800d44a:	7dfb      	ldrb	r3, [r7, #23]
}
 800d44c:	4618      	mov	r0, r3
 800d44e:	3718      	adds	r7, #24
 800d450:	46bd      	mov	sp, r7
 800d452:	bd80      	pop	{r7, pc}
 800d454:	20000ce0 	.word	0x20000ce0

0800d458 <BSP_SD_GetCardState>:
  *          This value can be one of the following values:
  *            @arg  SD_TRANSFER_OK: No data transfer is acting
  *            @arg  SD_TRANSFER_BUSY: Data transfer is acting
  */
__weak uint8_t BSP_SD_GetCardState(void)
{
 800d458:	b580      	push	{r7, lr}
 800d45a:	af00      	add	r7, sp, #0
  return ((HAL_SD_GetCardState(&hsd) == HAL_SD_CARD_TRANSFER ) ? SD_TRANSFER_OK : SD_TRANSFER_BUSY);
 800d45c:	4805      	ldr	r0, [pc, #20]	; (800d474 <BSP_SD_GetCardState+0x1c>)
 800d45e:	f7fc f8cf 	bl	8009600 <HAL_SD_GetCardState>
 800d462:	4603      	mov	r3, r0
 800d464:	2b04      	cmp	r3, #4
 800d466:	bf14      	ite	ne
 800d468:	2301      	movne	r3, #1
 800d46a:	2300      	moveq	r3, #0
 800d46c:	b2db      	uxtb	r3, r3
}
 800d46e:	4618      	mov	r0, r3
 800d470:	bd80      	pop	{r7, pc}
 800d472:	bf00      	nop
 800d474:	20000ce0 	.word	0x20000ce0

0800d478 <BSP_SD_GetCardInfo>:
  * @brief  Get SD information about specific SD card.
  * @param  CardInfo: Pointer to HAL_SD_CardInfoTypedef structure
  * @retval None
  */
__weak void BSP_SD_GetCardInfo(HAL_SD_CardInfoTypeDef *CardInfo)
{
 800d478:	b580      	push	{r7, lr}
 800d47a:	b082      	sub	sp, #8
 800d47c:	af00      	add	r7, sp, #0
 800d47e:	6078      	str	r0, [r7, #4]
  /* Get SD card Information */
  HAL_SD_GetCardInfo(&hsd, CardInfo);
 800d480:	6879      	ldr	r1, [r7, #4]
 800d482:	4803      	ldr	r0, [pc, #12]	; (800d490 <BSP_SD_GetCardInfo+0x18>)
 800d484:	f7fc f814 	bl	80094b0 <HAL_SD_GetCardInfo>
}
 800d488:	bf00      	nop
 800d48a:	3708      	adds	r7, #8
 800d48c:	46bd      	mov	sp, r7
 800d48e:	bd80      	pop	{r7, pc}
 800d490:	20000ce0 	.word	0x20000ce0

0800d494 <HAL_SD_AbortCallback>:
  * @brief SD Abort callbacks
  * @param hsd: SD handle
  * @retval None
  */
void HAL_SD_AbortCallback(SD_HandleTypeDef *hsd)
{
 800d494:	b580      	push	{r7, lr}
 800d496:	b082      	sub	sp, #8
 800d498:	af00      	add	r7, sp, #0
 800d49a:	6078      	str	r0, [r7, #4]
  BSP_SD_AbortCallback();
 800d49c:	f000 f818 	bl	800d4d0 <BSP_SD_AbortCallback>
}
 800d4a0:	bf00      	nop
 800d4a2:	3708      	adds	r7, #8
 800d4a4:	46bd      	mov	sp, r7
 800d4a6:	bd80      	pop	{r7, pc}

0800d4a8 <HAL_SD_TxCpltCallback>:
  * @brief Tx Transfer completed callback
  * @param hsd: SD handle
  * @retval None
  */
void HAL_SD_TxCpltCallback(SD_HandleTypeDef *hsd)
{
 800d4a8:	b580      	push	{r7, lr}
 800d4aa:	b082      	sub	sp, #8
 800d4ac:	af00      	add	r7, sp, #0
 800d4ae:	6078      	str	r0, [r7, #4]
  BSP_SD_WriteCpltCallback();
 800d4b0:	f002 fa54 	bl	800f95c <BSP_SD_WriteCpltCallback>
}
 800d4b4:	bf00      	nop
 800d4b6:	3708      	adds	r7, #8
 800d4b8:	46bd      	mov	sp, r7
 800d4ba:	bd80      	pop	{r7, pc}

0800d4bc <HAL_SD_RxCpltCallback>:
  * @brief Rx Transfer completed callback
  * @param hsd: SD handle
  * @retval None
  */
void HAL_SD_RxCpltCallback(SD_HandleTypeDef *hsd)
{
 800d4bc:	b580      	push	{r7, lr}
 800d4be:	b082      	sub	sp, #8
 800d4c0:	af00      	add	r7, sp, #0
 800d4c2:	6078      	str	r0, [r7, #4]
  BSP_SD_ReadCpltCallback();
 800d4c4:	f002 fa56 	bl	800f974 <BSP_SD_ReadCpltCallback>
}
 800d4c8:	bf00      	nop
 800d4ca:	3708      	adds	r7, #8
 800d4cc:	46bd      	mov	sp, r7
 800d4ce:	bd80      	pop	{r7, pc}

0800d4d0 <BSP_SD_AbortCallback>:
  * @brief BSP SD Abort callback
  * @retval None
  * @note empty (up to the user to fill it in or to remove it if useless)
  */
__weak void BSP_SD_AbortCallback(void)
{
 800d4d0:	b480      	push	{r7}
 800d4d2:	af00      	add	r7, sp, #0

}
 800d4d4:	bf00      	nop
 800d4d6:	46bd      	mov	sp, r7
 800d4d8:	bc80      	pop	{r7}
 800d4da:	4770      	bx	lr

0800d4dc <BSP_SD_IsDetected>:
 * @brief  Detects if SD card is correctly plugged in the memory slot or not.
 * @param  None
 * @retval Returns if SD is detected or not
 */
__weak uint8_t BSP_SD_IsDetected(void)
{
 800d4dc:	b580      	push	{r7, lr}
 800d4de:	b082      	sub	sp, #8
 800d4e0:	af00      	add	r7, sp, #0
  __IO uint8_t status = SD_PRESENT;
 800d4e2:	2301      	movs	r3, #1
 800d4e4:	71fb      	strb	r3, [r7, #7]

  if (BSP_PlatformIsDetected() == 0x0)
 800d4e6:	f000 f80b 	bl	800d500 <BSP_PlatformIsDetected>
 800d4ea:	4603      	mov	r3, r0
 800d4ec:	2b00      	cmp	r3, #0
 800d4ee:	d101      	bne.n	800d4f4 <BSP_SD_IsDetected+0x18>
  {
    status = SD_NOT_PRESENT;
 800d4f0:	2300      	movs	r3, #0
 800d4f2:	71fb      	strb	r3, [r7, #7]
  }

  return status;
 800d4f4:	79fb      	ldrb	r3, [r7, #7]
 800d4f6:	b2db      	uxtb	r3, r3
}
 800d4f8:	4618      	mov	r0, r3
 800d4fa:	3708      	adds	r7, #8
 800d4fc:	46bd      	mov	sp, r7
 800d4fe:	bd80      	pop	{r7, pc}

0800d500 <BSP_PlatformIsDetected>:
  *
  ******************************************************************************
*/
#include "fatfs_platform.h"

uint8_t	BSP_PlatformIsDetected(void) {
 800d500:	b580      	push	{r7, lr}
 800d502:	b082      	sub	sp, #8
 800d504:	af00      	add	r7, sp, #0
    uint8_t status = SD_PRESENT;
 800d506:	2301      	movs	r3, #1
 800d508:	71fb      	strb	r3, [r7, #7]
    /* Check SD card detect pin */
    if(HAL_GPIO_ReadPin(SD_DETECT_GPIO_PORT, SD_DETECT_PIN) != GPIO_PIN_RESET)
 800d50a:	2104      	movs	r1, #4
 800d50c:	4806      	ldr	r0, [pc, #24]	; (800d528 <BSP_PlatformIsDetected+0x28>)
 800d50e:	f7f9 fc0d 	bl	8006d2c <HAL_GPIO_ReadPin>
 800d512:	4603      	mov	r3, r0
 800d514:	2b00      	cmp	r3, #0
 800d516:	d001      	beq.n	800d51c <BSP_PlatformIsDetected+0x1c>
    {
        status = SD_NOT_PRESENT;
 800d518:	2300      	movs	r3, #0
 800d51a:	71fb      	strb	r3, [r7, #7]
    }
    /* USER CODE BEGIN 1 */
    /* user code can be inserted here */
    /* USER CODE END 1 */
    return status;
 800d51c:	79fb      	ldrb	r3, [r7, #7]
}
 800d51e:	4618      	mov	r0, r3
 800d520:	3708      	adds	r7, #8
 800d522:	46bd      	mov	sp, r7
 800d524:	bd80      	pop	{r7, pc}
 800d526:	bf00      	nop
 800d528:	40021800 	.word	0x40021800

0800d52c <MX_LWIP_Init>:

/**
  * LwIP initialization function
  */
void MX_LWIP_Init(void)
{
 800d52c:	b580      	push	{r7, lr}
 800d52e:	b084      	sub	sp, #16
 800d530:	af04      	add	r7, sp, #16
  /* IP addresses initialization */
  IP_ADDRESS[0] = 192;
 800d532:	4b8d      	ldr	r3, [pc, #564]	; (800d768 <MX_LWIP_Init+0x23c>)
 800d534:	22c0      	movs	r2, #192	; 0xc0
 800d536:	701a      	strb	r2, [r3, #0]
  IP_ADDRESS[1] = 168;
 800d538:	4b8b      	ldr	r3, [pc, #556]	; (800d768 <MX_LWIP_Init+0x23c>)
 800d53a:	22a8      	movs	r2, #168	; 0xa8
 800d53c:	705a      	strb	r2, [r3, #1]
  IP_ADDRESS[2] = 1;
 800d53e:	4b8a      	ldr	r3, [pc, #552]	; (800d768 <MX_LWIP_Init+0x23c>)
 800d540:	2201      	movs	r2, #1
 800d542:	709a      	strb	r2, [r3, #2]
  IP_ADDRESS[3] = 230;
 800d544:	4b88      	ldr	r3, [pc, #544]	; (800d768 <MX_LWIP_Init+0x23c>)
 800d546:	22e6      	movs	r2, #230	; 0xe6
 800d548:	70da      	strb	r2, [r3, #3]
  NETMASK_ADDRESS[0] = 255;
 800d54a:	4b88      	ldr	r3, [pc, #544]	; (800d76c <MX_LWIP_Init+0x240>)
 800d54c:	22ff      	movs	r2, #255	; 0xff
 800d54e:	701a      	strb	r2, [r3, #0]
  NETMASK_ADDRESS[1] = 255;
 800d550:	4b86      	ldr	r3, [pc, #536]	; (800d76c <MX_LWIP_Init+0x240>)
 800d552:	22ff      	movs	r2, #255	; 0xff
 800d554:	705a      	strb	r2, [r3, #1]
  NETMASK_ADDRESS[2] = 255;
 800d556:	4b85      	ldr	r3, [pc, #532]	; (800d76c <MX_LWIP_Init+0x240>)
 800d558:	22ff      	movs	r2, #255	; 0xff
 800d55a:	709a      	strb	r2, [r3, #2]
  NETMASK_ADDRESS[3] = 0;
 800d55c:	4b83      	ldr	r3, [pc, #524]	; (800d76c <MX_LWIP_Init+0x240>)
 800d55e:	2200      	movs	r2, #0
 800d560:	70da      	strb	r2, [r3, #3]
  GATEWAY_ADDRESS[0] = 192;
 800d562:	4b83      	ldr	r3, [pc, #524]	; (800d770 <MX_LWIP_Init+0x244>)
 800d564:	22c0      	movs	r2, #192	; 0xc0
 800d566:	701a      	strb	r2, [r3, #0]
  GATEWAY_ADDRESS[1] = 168;
 800d568:	4b81      	ldr	r3, [pc, #516]	; (800d770 <MX_LWIP_Init+0x244>)
 800d56a:	22a8      	movs	r2, #168	; 0xa8
 800d56c:	705a      	strb	r2, [r3, #1]
  GATEWAY_ADDRESS[2] = 1;
 800d56e:	4b80      	ldr	r3, [pc, #512]	; (800d770 <MX_LWIP_Init+0x244>)
 800d570:	2201      	movs	r2, #1
 800d572:	709a      	strb	r2, [r3, #2]
  GATEWAY_ADDRESS[3] = 1;
 800d574:	4b7e      	ldr	r3, [pc, #504]	; (800d770 <MX_LWIP_Init+0x244>)
 800d576:	2201      	movs	r2, #1
 800d578:	70da      	strb	r2, [r3, #3]

  /* Initilialize the LwIP stack without RTOS */
  lwip_init();
 800d57a:	f002 fa14 	bl	800f9a6 <lwip_init>

  /* IP addresses initialization without DHCP (IPv4) */
  IP4_ADDR(&ipaddr, IP_ADDRESS[0], IP_ADDRESS[1], IP_ADDRESS[2], IP_ADDRESS[3]);
 800d57e:	4b7a      	ldr	r3, [pc, #488]	; (800d768 <MX_LWIP_Init+0x23c>)
 800d580:	781b      	ldrb	r3, [r3, #0]
 800d582:	061a      	lsls	r2, r3, #24
 800d584:	4b78      	ldr	r3, [pc, #480]	; (800d768 <MX_LWIP_Init+0x23c>)
 800d586:	785b      	ldrb	r3, [r3, #1]
 800d588:	041b      	lsls	r3, r3, #16
 800d58a:	431a      	orrs	r2, r3
 800d58c:	4b76      	ldr	r3, [pc, #472]	; (800d768 <MX_LWIP_Init+0x23c>)
 800d58e:	789b      	ldrb	r3, [r3, #2]
 800d590:	021b      	lsls	r3, r3, #8
 800d592:	4313      	orrs	r3, r2
 800d594:	4a74      	ldr	r2, [pc, #464]	; (800d768 <MX_LWIP_Init+0x23c>)
 800d596:	78d2      	ldrb	r2, [r2, #3]
 800d598:	4313      	orrs	r3, r2
 800d59a:	061a      	lsls	r2, r3, #24
 800d59c:	4b72      	ldr	r3, [pc, #456]	; (800d768 <MX_LWIP_Init+0x23c>)
 800d59e:	781b      	ldrb	r3, [r3, #0]
 800d5a0:	0619      	lsls	r1, r3, #24
 800d5a2:	4b71      	ldr	r3, [pc, #452]	; (800d768 <MX_LWIP_Init+0x23c>)
 800d5a4:	785b      	ldrb	r3, [r3, #1]
 800d5a6:	041b      	lsls	r3, r3, #16
 800d5a8:	4319      	orrs	r1, r3
 800d5aa:	4b6f      	ldr	r3, [pc, #444]	; (800d768 <MX_LWIP_Init+0x23c>)
 800d5ac:	789b      	ldrb	r3, [r3, #2]
 800d5ae:	021b      	lsls	r3, r3, #8
 800d5b0:	430b      	orrs	r3, r1
 800d5b2:	496d      	ldr	r1, [pc, #436]	; (800d768 <MX_LWIP_Init+0x23c>)
 800d5b4:	78c9      	ldrb	r1, [r1, #3]
 800d5b6:	430b      	orrs	r3, r1
 800d5b8:	021b      	lsls	r3, r3, #8
 800d5ba:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 800d5be:	431a      	orrs	r2, r3
 800d5c0:	4b69      	ldr	r3, [pc, #420]	; (800d768 <MX_LWIP_Init+0x23c>)
 800d5c2:	781b      	ldrb	r3, [r3, #0]
 800d5c4:	0619      	lsls	r1, r3, #24
 800d5c6:	4b68      	ldr	r3, [pc, #416]	; (800d768 <MX_LWIP_Init+0x23c>)
 800d5c8:	785b      	ldrb	r3, [r3, #1]
 800d5ca:	041b      	lsls	r3, r3, #16
 800d5cc:	4319      	orrs	r1, r3
 800d5ce:	4b66      	ldr	r3, [pc, #408]	; (800d768 <MX_LWIP_Init+0x23c>)
 800d5d0:	789b      	ldrb	r3, [r3, #2]
 800d5d2:	021b      	lsls	r3, r3, #8
 800d5d4:	430b      	orrs	r3, r1
 800d5d6:	4964      	ldr	r1, [pc, #400]	; (800d768 <MX_LWIP_Init+0x23c>)
 800d5d8:	78c9      	ldrb	r1, [r1, #3]
 800d5da:	430b      	orrs	r3, r1
 800d5dc:	0a1b      	lsrs	r3, r3, #8
 800d5de:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
 800d5e2:	431a      	orrs	r2, r3
 800d5e4:	4b60      	ldr	r3, [pc, #384]	; (800d768 <MX_LWIP_Init+0x23c>)
 800d5e6:	781b      	ldrb	r3, [r3, #0]
 800d5e8:	0619      	lsls	r1, r3, #24
 800d5ea:	4b5f      	ldr	r3, [pc, #380]	; (800d768 <MX_LWIP_Init+0x23c>)
 800d5ec:	785b      	ldrb	r3, [r3, #1]
 800d5ee:	041b      	lsls	r3, r3, #16
 800d5f0:	4319      	orrs	r1, r3
 800d5f2:	4b5d      	ldr	r3, [pc, #372]	; (800d768 <MX_LWIP_Init+0x23c>)
 800d5f4:	789b      	ldrb	r3, [r3, #2]
 800d5f6:	021b      	lsls	r3, r3, #8
 800d5f8:	430b      	orrs	r3, r1
 800d5fa:	495b      	ldr	r1, [pc, #364]	; (800d768 <MX_LWIP_Init+0x23c>)
 800d5fc:	78c9      	ldrb	r1, [r1, #3]
 800d5fe:	430b      	orrs	r3, r1
 800d600:	0e1b      	lsrs	r3, r3, #24
 800d602:	4313      	orrs	r3, r2
 800d604:	4a5b      	ldr	r2, [pc, #364]	; (800d774 <MX_LWIP_Init+0x248>)
 800d606:	6013      	str	r3, [r2, #0]
  IP4_ADDR(&netmask, NETMASK_ADDRESS[0], NETMASK_ADDRESS[1] , NETMASK_ADDRESS[2], NETMASK_ADDRESS[3]);
 800d608:	4b58      	ldr	r3, [pc, #352]	; (800d76c <MX_LWIP_Init+0x240>)
 800d60a:	781b      	ldrb	r3, [r3, #0]
 800d60c:	061a      	lsls	r2, r3, #24
 800d60e:	4b57      	ldr	r3, [pc, #348]	; (800d76c <MX_LWIP_Init+0x240>)
 800d610:	785b      	ldrb	r3, [r3, #1]
 800d612:	041b      	lsls	r3, r3, #16
 800d614:	431a      	orrs	r2, r3
 800d616:	4b55      	ldr	r3, [pc, #340]	; (800d76c <MX_LWIP_Init+0x240>)
 800d618:	789b      	ldrb	r3, [r3, #2]
 800d61a:	021b      	lsls	r3, r3, #8
 800d61c:	4313      	orrs	r3, r2
 800d61e:	4a53      	ldr	r2, [pc, #332]	; (800d76c <MX_LWIP_Init+0x240>)
 800d620:	78d2      	ldrb	r2, [r2, #3]
 800d622:	4313      	orrs	r3, r2
 800d624:	061a      	lsls	r2, r3, #24
 800d626:	4b51      	ldr	r3, [pc, #324]	; (800d76c <MX_LWIP_Init+0x240>)
 800d628:	781b      	ldrb	r3, [r3, #0]
 800d62a:	0619      	lsls	r1, r3, #24
 800d62c:	4b4f      	ldr	r3, [pc, #316]	; (800d76c <MX_LWIP_Init+0x240>)
 800d62e:	785b      	ldrb	r3, [r3, #1]
 800d630:	041b      	lsls	r3, r3, #16
 800d632:	4319      	orrs	r1, r3
 800d634:	4b4d      	ldr	r3, [pc, #308]	; (800d76c <MX_LWIP_Init+0x240>)
 800d636:	789b      	ldrb	r3, [r3, #2]
 800d638:	021b      	lsls	r3, r3, #8
 800d63a:	430b      	orrs	r3, r1
 800d63c:	494b      	ldr	r1, [pc, #300]	; (800d76c <MX_LWIP_Init+0x240>)
 800d63e:	78c9      	ldrb	r1, [r1, #3]
 800d640:	430b      	orrs	r3, r1
 800d642:	021b      	lsls	r3, r3, #8
 800d644:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 800d648:	431a      	orrs	r2, r3
 800d64a:	4b48      	ldr	r3, [pc, #288]	; (800d76c <MX_LWIP_Init+0x240>)
 800d64c:	781b      	ldrb	r3, [r3, #0]
 800d64e:	0619      	lsls	r1, r3, #24
 800d650:	4b46      	ldr	r3, [pc, #280]	; (800d76c <MX_LWIP_Init+0x240>)
 800d652:	785b      	ldrb	r3, [r3, #1]
 800d654:	041b      	lsls	r3, r3, #16
 800d656:	4319      	orrs	r1, r3
 800d658:	4b44      	ldr	r3, [pc, #272]	; (800d76c <MX_LWIP_Init+0x240>)
 800d65a:	789b      	ldrb	r3, [r3, #2]
 800d65c:	021b      	lsls	r3, r3, #8
 800d65e:	430b      	orrs	r3, r1
 800d660:	4942      	ldr	r1, [pc, #264]	; (800d76c <MX_LWIP_Init+0x240>)
 800d662:	78c9      	ldrb	r1, [r1, #3]
 800d664:	430b      	orrs	r3, r1
 800d666:	0a1b      	lsrs	r3, r3, #8
 800d668:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
 800d66c:	431a      	orrs	r2, r3
 800d66e:	4b3f      	ldr	r3, [pc, #252]	; (800d76c <MX_LWIP_Init+0x240>)
 800d670:	781b      	ldrb	r3, [r3, #0]
 800d672:	0619      	lsls	r1, r3, #24
 800d674:	4b3d      	ldr	r3, [pc, #244]	; (800d76c <MX_LWIP_Init+0x240>)
 800d676:	785b      	ldrb	r3, [r3, #1]
 800d678:	041b      	lsls	r3, r3, #16
 800d67a:	4319      	orrs	r1, r3
 800d67c:	4b3b      	ldr	r3, [pc, #236]	; (800d76c <MX_LWIP_Init+0x240>)
 800d67e:	789b      	ldrb	r3, [r3, #2]
 800d680:	021b      	lsls	r3, r3, #8
 800d682:	430b      	orrs	r3, r1
 800d684:	4939      	ldr	r1, [pc, #228]	; (800d76c <MX_LWIP_Init+0x240>)
 800d686:	78c9      	ldrb	r1, [r1, #3]
 800d688:	430b      	orrs	r3, r1
 800d68a:	0e1b      	lsrs	r3, r3, #24
 800d68c:	4313      	orrs	r3, r2
 800d68e:	4a3a      	ldr	r2, [pc, #232]	; (800d778 <MX_LWIP_Init+0x24c>)
 800d690:	6013      	str	r3, [r2, #0]
  IP4_ADDR(&gw, GATEWAY_ADDRESS[0], GATEWAY_ADDRESS[1], GATEWAY_ADDRESS[2], GATEWAY_ADDRESS[3]);
 800d692:	4b37      	ldr	r3, [pc, #220]	; (800d770 <MX_LWIP_Init+0x244>)
 800d694:	781b      	ldrb	r3, [r3, #0]
 800d696:	061a      	lsls	r2, r3, #24
 800d698:	4b35      	ldr	r3, [pc, #212]	; (800d770 <MX_LWIP_Init+0x244>)
 800d69a:	785b      	ldrb	r3, [r3, #1]
 800d69c:	041b      	lsls	r3, r3, #16
 800d69e:	431a      	orrs	r2, r3
 800d6a0:	4b33      	ldr	r3, [pc, #204]	; (800d770 <MX_LWIP_Init+0x244>)
 800d6a2:	789b      	ldrb	r3, [r3, #2]
 800d6a4:	021b      	lsls	r3, r3, #8
 800d6a6:	4313      	orrs	r3, r2
 800d6a8:	4a31      	ldr	r2, [pc, #196]	; (800d770 <MX_LWIP_Init+0x244>)
 800d6aa:	78d2      	ldrb	r2, [r2, #3]
 800d6ac:	4313      	orrs	r3, r2
 800d6ae:	061a      	lsls	r2, r3, #24
 800d6b0:	4b2f      	ldr	r3, [pc, #188]	; (800d770 <MX_LWIP_Init+0x244>)
 800d6b2:	781b      	ldrb	r3, [r3, #0]
 800d6b4:	0619      	lsls	r1, r3, #24
 800d6b6:	4b2e      	ldr	r3, [pc, #184]	; (800d770 <MX_LWIP_Init+0x244>)
 800d6b8:	785b      	ldrb	r3, [r3, #1]
 800d6ba:	041b      	lsls	r3, r3, #16
 800d6bc:	4319      	orrs	r1, r3
 800d6be:	4b2c      	ldr	r3, [pc, #176]	; (800d770 <MX_LWIP_Init+0x244>)
 800d6c0:	789b      	ldrb	r3, [r3, #2]
 800d6c2:	021b      	lsls	r3, r3, #8
 800d6c4:	430b      	orrs	r3, r1
 800d6c6:	492a      	ldr	r1, [pc, #168]	; (800d770 <MX_LWIP_Init+0x244>)
 800d6c8:	78c9      	ldrb	r1, [r1, #3]
 800d6ca:	430b      	orrs	r3, r1
 800d6cc:	021b      	lsls	r3, r3, #8
 800d6ce:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 800d6d2:	431a      	orrs	r2, r3
 800d6d4:	4b26      	ldr	r3, [pc, #152]	; (800d770 <MX_LWIP_Init+0x244>)
 800d6d6:	781b      	ldrb	r3, [r3, #0]
 800d6d8:	0619      	lsls	r1, r3, #24
 800d6da:	4b25      	ldr	r3, [pc, #148]	; (800d770 <MX_LWIP_Init+0x244>)
 800d6dc:	785b      	ldrb	r3, [r3, #1]
 800d6de:	041b      	lsls	r3, r3, #16
 800d6e0:	4319      	orrs	r1, r3
 800d6e2:	4b23      	ldr	r3, [pc, #140]	; (800d770 <MX_LWIP_Init+0x244>)
 800d6e4:	789b      	ldrb	r3, [r3, #2]
 800d6e6:	021b      	lsls	r3, r3, #8
 800d6e8:	430b      	orrs	r3, r1
 800d6ea:	4921      	ldr	r1, [pc, #132]	; (800d770 <MX_LWIP_Init+0x244>)
 800d6ec:	78c9      	ldrb	r1, [r1, #3]
 800d6ee:	430b      	orrs	r3, r1
 800d6f0:	0a1b      	lsrs	r3, r3, #8
 800d6f2:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
 800d6f6:	431a      	orrs	r2, r3
 800d6f8:	4b1d      	ldr	r3, [pc, #116]	; (800d770 <MX_LWIP_Init+0x244>)
 800d6fa:	781b      	ldrb	r3, [r3, #0]
 800d6fc:	0619      	lsls	r1, r3, #24
 800d6fe:	4b1c      	ldr	r3, [pc, #112]	; (800d770 <MX_LWIP_Init+0x244>)
 800d700:	785b      	ldrb	r3, [r3, #1]
 800d702:	041b      	lsls	r3, r3, #16
 800d704:	4319      	orrs	r1, r3
 800d706:	4b1a      	ldr	r3, [pc, #104]	; (800d770 <MX_LWIP_Init+0x244>)
 800d708:	789b      	ldrb	r3, [r3, #2]
 800d70a:	021b      	lsls	r3, r3, #8
 800d70c:	430b      	orrs	r3, r1
 800d70e:	4918      	ldr	r1, [pc, #96]	; (800d770 <MX_LWIP_Init+0x244>)
 800d710:	78c9      	ldrb	r1, [r1, #3]
 800d712:	430b      	orrs	r3, r1
 800d714:	0e1b      	lsrs	r3, r3, #24
 800d716:	4313      	orrs	r3, r2
 800d718:	4a18      	ldr	r2, [pc, #96]	; (800d77c <MX_LWIP_Init+0x250>)
 800d71a:	6013      	str	r3, [r2, #0]

  /* add the network interface (IPv4/IPv6) without RTOS */
  netif_add(&gnetif, &ipaddr, &netmask, &gw, NULL, &ethernetif_init, &ethernet_input);
 800d71c:	4b18      	ldr	r3, [pc, #96]	; (800d780 <MX_LWIP_Init+0x254>)
 800d71e:	9302      	str	r3, [sp, #8]
 800d720:	4b18      	ldr	r3, [pc, #96]	; (800d784 <MX_LWIP_Init+0x258>)
 800d722:	9301      	str	r3, [sp, #4]
 800d724:	2300      	movs	r3, #0
 800d726:	9300      	str	r3, [sp, #0]
 800d728:	4b14      	ldr	r3, [pc, #80]	; (800d77c <MX_LWIP_Init+0x250>)
 800d72a:	4a13      	ldr	r2, [pc, #76]	; (800d778 <MX_LWIP_Init+0x24c>)
 800d72c:	4911      	ldr	r1, [pc, #68]	; (800d774 <MX_LWIP_Init+0x248>)
 800d72e:	4816      	ldr	r0, [pc, #88]	; (800d788 <MX_LWIP_Init+0x25c>)
 800d730:	f002 fd36 	bl	80101a0 <netif_add>

  /* Registers the default network interface */
  netif_set_default(&gnetif);
 800d734:	4814      	ldr	r0, [pc, #80]	; (800d788 <MX_LWIP_Init+0x25c>)
 800d736:	f002 fe0d 	bl	8010354 <netif_set_default>

  if (netif_is_link_up(&gnetif))
 800d73a:	4b13      	ldr	r3, [pc, #76]	; (800d788 <MX_LWIP_Init+0x25c>)
 800d73c:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 800d740:	089b      	lsrs	r3, r3, #2
 800d742:	f003 0301 	and.w	r3, r3, #1
 800d746:	b2db      	uxtb	r3, r3
 800d748:	2b00      	cmp	r3, #0
 800d74a:	d003      	beq.n	800d754 <MX_LWIP_Init+0x228>
  {
    /* When the netif is fully configured this function must be called */
    netif_set_up(&gnetif);
 800d74c:	480e      	ldr	r0, [pc, #56]	; (800d788 <MX_LWIP_Init+0x25c>)
 800d74e:	f002 fe0f 	bl	8010370 <netif_set_up>
 800d752:	e002      	b.n	800d75a <MX_LWIP_Init+0x22e>
  }
  else
  {
    /* When the netif link is down this function must be called */
    netif_set_down(&gnetif);
 800d754:	480c      	ldr	r0, [pc, #48]	; (800d788 <MX_LWIP_Init+0x25c>)
 800d756:	f002 fe4f 	bl	80103f8 <netif_set_down>
  }

  /* Set the link callback function, this function is called on change of link status*/
  netif_set_link_callback(&gnetif, ethernetif_update_config);
 800d75a:	490c      	ldr	r1, [pc, #48]	; (800d78c <MX_LWIP_Init+0x260>)
 800d75c:	480a      	ldr	r0, [pc, #40]	; (800d788 <MX_LWIP_Init+0x25c>)
 800d75e:	f002 fe6d 	bl	801043c <netif_set_link_callback>
  /* Create the Ethernet link handler thread */

/* USER CODE BEGIN 3 */

/* USER CODE END 3 */
}
 800d762:	bf00      	nop
 800d764:	46bd      	mov	sp, r7
 800d766:	bd80      	pop	{r7, pc}
 800d768:	200015f8 	.word	0x200015f8
 800d76c:	200015f4 	.word	0x200015f4
 800d770:	200015b8 	.word	0x200015b8
 800d774:	200015f0 	.word	0x200015f0
 800d778:	200015fc 	.word	0x200015fc
 800d77c:	20001600 	.word	0x20001600
 800d780:	08013b25 	.word	0x08013b25
 800d784:	0800dd81 	.word	0x0800dd81
 800d788:	200015bc 	.word	0x200015bc
 800d78c:	0800dded 	.word	0x0800dded

0800d790 <MX_LWIP_Process>:
 * Send it to the lwIP stack for handling
 * Handle timeouts if LWIP_TIMERS is set and without RTOS
 * Handle the llink status if LWIP_NETIF_LINK_CALLBACK is set and without RTOS
 */
void MX_LWIP_Process(void)
{
 800d790:	b580      	push	{r7, lr}
 800d792:	af00      	add	r7, sp, #0
/* USER CODE BEGIN 4_1 */
/* USER CODE END 4_1 */
  ethernetif_input(&gnetif);
 800d794:	4803      	ldr	r0, [pc, #12]	; (800d7a4 <MX_LWIP_Process+0x14>)
 800d796:	f000 fad3 	bl	800dd40 <ethernetif_input>

/* USER CODE BEGIN 4_2 */
/* USER CODE END 4_2 */
  /* Handle timeouts */
  sys_check_timeouts();
 800d79a:	f003 fcad 	bl	80110f8 <sys_check_timeouts>

/* USER CODE BEGIN 4_3 */
/* USER CODE END 4_3 */
}
 800d79e:	bf00      	nop
 800d7a0:	bd80      	pop	{r7, pc}
 800d7a2:	bf00      	nop
 800d7a4:	200015bc 	.word	0x200015bc

0800d7a8 <HAL_ETH_MspInit>:
/* USER CODE END 3 */

/* Private functions ---------------------------------------------------------*/

void HAL_ETH_MspInit(ETH_HandleTypeDef* ethHandle)
{
 800d7a8:	b580      	push	{r7, lr}
 800d7aa:	b08e      	sub	sp, #56	; 0x38
 800d7ac:	af00      	add	r7, sp, #0
 800d7ae:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800d7b0:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800d7b4:	2200      	movs	r2, #0
 800d7b6:	601a      	str	r2, [r3, #0]
 800d7b8:	605a      	str	r2, [r3, #4]
 800d7ba:	609a      	str	r2, [r3, #8]
 800d7bc:	60da      	str	r2, [r3, #12]
 800d7be:	611a      	str	r2, [r3, #16]
  if(ethHandle->Instance==ETH)
 800d7c0:	687b      	ldr	r3, [r7, #4]
 800d7c2:	681b      	ldr	r3, [r3, #0]
 800d7c4:	4a5d      	ldr	r2, [pc, #372]	; (800d93c <HAL_ETH_MspInit+0x194>)
 800d7c6:	4293      	cmp	r3, r2
 800d7c8:	f040 80b4 	bne.w	800d934 <HAL_ETH_MspInit+0x18c>
  {
  /* USER CODE BEGIN ETH_MspInit 0 */

  /* USER CODE END ETH_MspInit 0 */
    /* Enable Peripheral clock */
    __HAL_RCC_ETH_CLK_ENABLE();
 800d7cc:	2300      	movs	r3, #0
 800d7ce:	623b      	str	r3, [r7, #32]
 800d7d0:	4b5b      	ldr	r3, [pc, #364]	; (800d940 <HAL_ETH_MspInit+0x198>)
 800d7d2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800d7d4:	4a5a      	ldr	r2, [pc, #360]	; (800d940 <HAL_ETH_MspInit+0x198>)
 800d7d6:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 800d7da:	6313      	str	r3, [r2, #48]	; 0x30
 800d7dc:	4b58      	ldr	r3, [pc, #352]	; (800d940 <HAL_ETH_MspInit+0x198>)
 800d7de:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800d7e0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800d7e4:	623b      	str	r3, [r7, #32]
 800d7e6:	6a3b      	ldr	r3, [r7, #32]
 800d7e8:	2300      	movs	r3, #0
 800d7ea:	61fb      	str	r3, [r7, #28]
 800d7ec:	4b54      	ldr	r3, [pc, #336]	; (800d940 <HAL_ETH_MspInit+0x198>)
 800d7ee:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800d7f0:	4a53      	ldr	r2, [pc, #332]	; (800d940 <HAL_ETH_MspInit+0x198>)
 800d7f2:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 800d7f6:	6313      	str	r3, [r2, #48]	; 0x30
 800d7f8:	4b51      	ldr	r3, [pc, #324]	; (800d940 <HAL_ETH_MspInit+0x198>)
 800d7fa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800d7fc:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 800d800:	61fb      	str	r3, [r7, #28]
 800d802:	69fb      	ldr	r3, [r7, #28]
 800d804:	2300      	movs	r3, #0
 800d806:	61bb      	str	r3, [r7, #24]
 800d808:	4b4d      	ldr	r3, [pc, #308]	; (800d940 <HAL_ETH_MspInit+0x198>)
 800d80a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800d80c:	4a4c      	ldr	r2, [pc, #304]	; (800d940 <HAL_ETH_MspInit+0x198>)
 800d80e:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 800d812:	6313      	str	r3, [r2, #48]	; 0x30
 800d814:	4b4a      	ldr	r3, [pc, #296]	; (800d940 <HAL_ETH_MspInit+0x198>)
 800d816:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800d818:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800d81c:	61bb      	str	r3, [r7, #24]
 800d81e:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 800d820:	2300      	movs	r3, #0
 800d822:	617b      	str	r3, [r7, #20]
 800d824:	4b46      	ldr	r3, [pc, #280]	; (800d940 <HAL_ETH_MspInit+0x198>)
 800d826:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800d828:	4a45      	ldr	r2, [pc, #276]	; (800d940 <HAL_ETH_MspInit+0x198>)
 800d82a:	f043 0304 	orr.w	r3, r3, #4
 800d82e:	6313      	str	r3, [r2, #48]	; 0x30
 800d830:	4b43      	ldr	r3, [pc, #268]	; (800d940 <HAL_ETH_MspInit+0x198>)
 800d832:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800d834:	f003 0304 	and.w	r3, r3, #4
 800d838:	617b      	str	r3, [r7, #20]
 800d83a:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800d83c:	2300      	movs	r3, #0
 800d83e:	613b      	str	r3, [r7, #16]
 800d840:	4b3f      	ldr	r3, [pc, #252]	; (800d940 <HAL_ETH_MspInit+0x198>)
 800d842:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800d844:	4a3e      	ldr	r2, [pc, #248]	; (800d940 <HAL_ETH_MspInit+0x198>)
 800d846:	f043 0301 	orr.w	r3, r3, #1
 800d84a:	6313      	str	r3, [r2, #48]	; 0x30
 800d84c:	4b3c      	ldr	r3, [pc, #240]	; (800d940 <HAL_ETH_MspInit+0x198>)
 800d84e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800d850:	f003 0301 	and.w	r3, r3, #1
 800d854:	613b      	str	r3, [r7, #16]
 800d856:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800d858:	2300      	movs	r3, #0
 800d85a:	60fb      	str	r3, [r7, #12]
 800d85c:	4b38      	ldr	r3, [pc, #224]	; (800d940 <HAL_ETH_MspInit+0x198>)
 800d85e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800d860:	4a37      	ldr	r2, [pc, #220]	; (800d940 <HAL_ETH_MspInit+0x198>)
 800d862:	f043 0302 	orr.w	r3, r3, #2
 800d866:	6313      	str	r3, [r2, #48]	; 0x30
 800d868:	4b35      	ldr	r3, [pc, #212]	; (800d940 <HAL_ETH_MspInit+0x198>)
 800d86a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800d86c:	f003 0302 	and.w	r3, r3, #2
 800d870:	60fb      	str	r3, [r7, #12]
 800d872:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOG_CLK_ENABLE();
 800d874:	2300      	movs	r3, #0
 800d876:	60bb      	str	r3, [r7, #8]
 800d878:	4b31      	ldr	r3, [pc, #196]	; (800d940 <HAL_ETH_MspInit+0x198>)
 800d87a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800d87c:	4a30      	ldr	r2, [pc, #192]	; (800d940 <HAL_ETH_MspInit+0x198>)
 800d87e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800d882:	6313      	str	r3, [r2, #48]	; 0x30
 800d884:	4b2e      	ldr	r3, [pc, #184]	; (800d940 <HAL_ETH_MspInit+0x198>)
 800d886:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800d888:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800d88c:	60bb      	str	r3, [r7, #8]
 800d88e:	68bb      	ldr	r3, [r7, #8]
    PC5     ------> ETH_RXD1
    PB13     ------> ETH_TXD1
    PG11     ------> ETH_TX_EN
    PG13     ------> ETH_TXD0
    */
    GPIO_InitStruct.Pin = RMII_MDC_Pin|RMII_RXD0_Pin|RMII_RXD1_Pin;
 800d890:	2332      	movs	r3, #50	; 0x32
 800d892:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800d894:	2302      	movs	r3, #2
 800d896:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800d898:	2300      	movs	r3, #0
 800d89a:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800d89c:	2303      	movs	r3, #3
 800d89e:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 800d8a0:	230b      	movs	r3, #11
 800d8a2:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800d8a4:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800d8a8:	4619      	mov	r1, r3
 800d8aa:	4826      	ldr	r0, [pc, #152]	; (800d944 <HAL_ETH_MspInit+0x19c>)
 800d8ac:	f7f9 f8a0 	bl	80069f0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = RMII_REF_CLK_Pin|RMII_MDIO_Pin|RMII_CRS_DV_Pin;
 800d8b0:	2386      	movs	r3, #134	; 0x86
 800d8b2:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800d8b4:	2302      	movs	r3, #2
 800d8b6:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800d8b8:	2300      	movs	r3, #0
 800d8ba:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800d8bc:	2303      	movs	r3, #3
 800d8be:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 800d8c0:	230b      	movs	r3, #11
 800d8c2:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800d8c4:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800d8c8:	4619      	mov	r1, r3
 800d8ca:	481f      	ldr	r0, [pc, #124]	; (800d948 <HAL_ETH_MspInit+0x1a0>)
 800d8cc:	f7f9 f890 	bl	80069f0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = RMII_TXD1_Pin;
 800d8d0:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800d8d4:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800d8d6:	2302      	movs	r3, #2
 800d8d8:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800d8da:	2300      	movs	r3, #0
 800d8dc:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800d8de:	2303      	movs	r3, #3
 800d8e0:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 800d8e2:	230b      	movs	r3, #11
 800d8e4:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(RMII_TXD1_GPIO_Port, &GPIO_InitStruct);
 800d8e6:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800d8ea:	4619      	mov	r1, r3
 800d8ec:	4817      	ldr	r0, [pc, #92]	; (800d94c <HAL_ETH_MspInit+0x1a4>)
 800d8ee:	f7f9 f87f 	bl	80069f0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = RMII_TX_EN_Pin|RMII_TXD0_Pin;
 800d8f2:	f44f 5320 	mov.w	r3, #10240	; 0x2800
 800d8f6:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800d8f8:	2302      	movs	r3, #2
 800d8fa:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800d8fc:	2300      	movs	r3, #0
 800d8fe:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800d900:	2303      	movs	r3, #3
 800d902:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 800d904:	230b      	movs	r3, #11
 800d906:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 800d908:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800d90c:	4619      	mov	r1, r3
 800d90e:	4810      	ldr	r0, [pc, #64]	; (800d950 <HAL_ETH_MspInit+0x1a8>)
 800d910:	f7f9 f86e 	bl	80069f0 <HAL_GPIO_Init>

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(ETH_IRQn, 1, 0);
 800d914:	2200      	movs	r2, #0
 800d916:	2101      	movs	r1, #1
 800d918:	203d      	movs	r0, #61	; 0x3d
 800d91a:	f7f6 fee4 	bl	80046e6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ETH_IRQn);
 800d91e:	203d      	movs	r0, #61	; 0x3d
 800d920:	f7f6 fefd 	bl	800471e <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(ETH_WKUP_IRQn, 1, 0);
 800d924:	2200      	movs	r2, #0
 800d926:	2101      	movs	r1, #1
 800d928:	203e      	movs	r0, #62	; 0x3e
 800d92a:	f7f6 fedc 	bl	80046e6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ETH_WKUP_IRQn);
 800d92e:	203e      	movs	r0, #62	; 0x3e
 800d930:	f7f6 fef5 	bl	800471e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN ETH_MspInit 1 */

  /* USER CODE END ETH_MspInit 1 */
  }
}
 800d934:	bf00      	nop
 800d936:	3738      	adds	r7, #56	; 0x38
 800d938:	46bd      	mov	sp, r7
 800d93a:	bd80      	pop	{r7, pc}
 800d93c:	40028000 	.word	0x40028000
 800d940:	40023800 	.word	0x40023800
 800d944:	40020800 	.word	0x40020800
 800d948:	40020000 	.word	0x40020000
 800d94c:	40020400 	.word	0x40020400
 800d950:	40021800 	.word	0x40021800

0800d954 <low_level_init>:
 *
 * @param netif the already initialized lwip network interface structure
 *        for this ethernetif
 */
static void low_level_init(struct netif *netif)
{
 800d954:	b580      	push	{r7, lr}
 800d956:	b086      	sub	sp, #24
 800d958:	af00      	add	r7, sp, #0
 800d95a:	6078      	str	r0, [r7, #4]
  uint32_t regvalue = 0;
 800d95c:	2300      	movs	r3, #0
 800d95e:	613b      	str	r3, [r7, #16]
  HAL_StatusTypeDef hal_eth_init_status;

/* Init ETH */

   uint8_t MACAddr[6] ;
  heth.Instance = ETH;
 800d960:	4b49      	ldr	r3, [pc, #292]	; (800da88 <low_level_init+0x134>)
 800d962:	4a4a      	ldr	r2, [pc, #296]	; (800da8c <low_level_init+0x138>)
 800d964:	601a      	str	r2, [r3, #0]
  heth.Init.AutoNegotiation = ETH_AUTONEGOTIATION_ENABLE;
 800d966:	4b48      	ldr	r3, [pc, #288]	; (800da88 <low_level_init+0x134>)
 800d968:	2201      	movs	r2, #1
 800d96a:	605a      	str	r2, [r3, #4]
  heth.Init.PhyAddress = LAN8742A_PHY_ADDRESS;
 800d96c:	4b46      	ldr	r3, [pc, #280]	; (800da88 <low_level_init+0x134>)
 800d96e:	2200      	movs	r2, #0
 800d970:	821a      	strh	r2, [r3, #16]
  MACAddr[0] = 0x00;
 800d972:	2300      	movs	r3, #0
 800d974:	723b      	strb	r3, [r7, #8]
  MACAddr[1] = 0x80;
 800d976:	2380      	movs	r3, #128	; 0x80
 800d978:	727b      	strb	r3, [r7, #9]
  MACAddr[2] = 0xE1;
 800d97a:	23e1      	movs	r3, #225	; 0xe1
 800d97c:	72bb      	strb	r3, [r7, #10]
  MACAddr[3] = 0x00;
 800d97e:	2300      	movs	r3, #0
 800d980:	72fb      	strb	r3, [r7, #11]
  MACAddr[4] = 0x00;
 800d982:	2300      	movs	r3, #0
 800d984:	733b      	strb	r3, [r7, #12]
  MACAddr[5] = 0x00;
 800d986:	2300      	movs	r3, #0
 800d988:	737b      	strb	r3, [r7, #13]
  heth.Init.MACAddr = &MACAddr[0];
 800d98a:	4a3f      	ldr	r2, [pc, #252]	; (800da88 <low_level_init+0x134>)
 800d98c:	f107 0308 	add.w	r3, r7, #8
 800d990:	6153      	str	r3, [r2, #20]
  heth.Init.RxMode = ETH_RXPOLLING_MODE;
 800d992:	4b3d      	ldr	r3, [pc, #244]	; (800da88 <low_level_init+0x134>)
 800d994:	2200      	movs	r2, #0
 800d996:	619a      	str	r2, [r3, #24]
  heth.Init.ChecksumMode = ETH_CHECKSUM_BY_HARDWARE;
 800d998:	4b3b      	ldr	r3, [pc, #236]	; (800da88 <low_level_init+0x134>)
 800d99a:	2200      	movs	r2, #0
 800d99c:	61da      	str	r2, [r3, #28]
  heth.Init.MediaInterface = ETH_MEDIA_INTERFACE_RMII;
 800d99e:	4b3a      	ldr	r3, [pc, #232]	; (800da88 <low_level_init+0x134>)
 800d9a0:	f44f 0200 	mov.w	r2, #8388608	; 0x800000
 800d9a4:	621a      	str	r2, [r3, #32]

  /* USER CODE BEGIN MACADDRESS */

  /* USER CODE END MACADDRESS */

  hal_eth_init_status = HAL_ETH_Init(&heth);
 800d9a6:	4838      	ldr	r0, [pc, #224]	; (800da88 <low_level_init+0x134>)
 800d9a8:	f7f7 fbba 	bl	8005120 <HAL_ETH_Init>
 800d9ac:	4603      	mov	r3, r0
 800d9ae:	75fb      	strb	r3, [r7, #23]

  if (hal_eth_init_status == HAL_OK)
 800d9b0:	7dfb      	ldrb	r3, [r7, #23]
 800d9b2:	2b00      	cmp	r3, #0
 800d9b4:	d108      	bne.n	800d9c8 <low_level_init+0x74>
  {
    /* Set netif link flag */
    netif->flags |= NETIF_FLAG_LINK_UP;
 800d9b6:	687b      	ldr	r3, [r7, #4]
 800d9b8:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 800d9bc:	f043 0304 	orr.w	r3, r3, #4
 800d9c0:	b2da      	uxtb	r2, r3
 800d9c2:	687b      	ldr	r3, [r7, #4]
 800d9c4:	f883 202f 	strb.w	r2, [r3, #47]	; 0x2f
  }
  /* Initialize Tx Descriptors list: Chain Mode */
  HAL_ETH_DMATxDescListInit(&heth, DMATxDscrTab, &Tx_Buff[0][0], ETH_TXBUFNB);
 800d9c8:	2304      	movs	r3, #4
 800d9ca:	4a31      	ldr	r2, [pc, #196]	; (800da90 <low_level_init+0x13c>)
 800d9cc:	4931      	ldr	r1, [pc, #196]	; (800da94 <low_level_init+0x140>)
 800d9ce:	482e      	ldr	r0, [pc, #184]	; (800da88 <low_level_init+0x134>)
 800d9d0:	f7f7 fd34 	bl	800543c <HAL_ETH_DMATxDescListInit>

  /* Initialize Rx Descriptors list: Chain Mode  */
  HAL_ETH_DMARxDescListInit(&heth, DMARxDscrTab, &Rx_Buff[0][0], ETH_RXBUFNB);
 800d9d4:	2304      	movs	r3, #4
 800d9d6:	4a30      	ldr	r2, [pc, #192]	; (800da98 <low_level_init+0x144>)
 800d9d8:	4930      	ldr	r1, [pc, #192]	; (800da9c <low_level_init+0x148>)
 800d9da:	482b      	ldr	r0, [pc, #172]	; (800da88 <low_level_init+0x134>)
 800d9dc:	f7f7 fd96 	bl	800550c <HAL_ETH_DMARxDescListInit>

#if LWIP_ARP || LWIP_ETHERNET

  /* set MAC hardware address length */
  netif->hwaddr_len = ETH_HWADDR_LEN;
 800d9e0:	687b      	ldr	r3, [r7, #4]
 800d9e2:	2206      	movs	r2, #6
 800d9e4:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28

  /* set MAC hardware address */
  netif->hwaddr[0] =  heth.Init.MACAddr[0];
 800d9e8:	4b27      	ldr	r3, [pc, #156]	; (800da88 <low_level_init+0x134>)
 800d9ea:	695b      	ldr	r3, [r3, #20]
 800d9ec:	781a      	ldrb	r2, [r3, #0]
 800d9ee:	687b      	ldr	r3, [r7, #4]
 800d9f0:	f883 2029 	strb.w	r2, [r3, #41]	; 0x29
  netif->hwaddr[1] =  heth.Init.MACAddr[1];
 800d9f4:	4b24      	ldr	r3, [pc, #144]	; (800da88 <low_level_init+0x134>)
 800d9f6:	695b      	ldr	r3, [r3, #20]
 800d9f8:	785a      	ldrb	r2, [r3, #1]
 800d9fa:	687b      	ldr	r3, [r7, #4]
 800d9fc:	f883 202a 	strb.w	r2, [r3, #42]	; 0x2a
  netif->hwaddr[2] =  heth.Init.MACAddr[2];
 800da00:	4b21      	ldr	r3, [pc, #132]	; (800da88 <low_level_init+0x134>)
 800da02:	695b      	ldr	r3, [r3, #20]
 800da04:	789a      	ldrb	r2, [r3, #2]
 800da06:	687b      	ldr	r3, [r7, #4]
 800da08:	f883 202b 	strb.w	r2, [r3, #43]	; 0x2b
  netif->hwaddr[3] =  heth.Init.MACAddr[3];
 800da0c:	4b1e      	ldr	r3, [pc, #120]	; (800da88 <low_level_init+0x134>)
 800da0e:	695b      	ldr	r3, [r3, #20]
 800da10:	78da      	ldrb	r2, [r3, #3]
 800da12:	687b      	ldr	r3, [r7, #4]
 800da14:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c
  netif->hwaddr[4] =  heth.Init.MACAddr[4];
 800da18:	4b1b      	ldr	r3, [pc, #108]	; (800da88 <low_level_init+0x134>)
 800da1a:	695b      	ldr	r3, [r3, #20]
 800da1c:	791a      	ldrb	r2, [r3, #4]
 800da1e:	687b      	ldr	r3, [r7, #4]
 800da20:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d
  netif->hwaddr[5] =  heth.Init.MACAddr[5];
 800da24:	4b18      	ldr	r3, [pc, #96]	; (800da88 <low_level_init+0x134>)
 800da26:	695b      	ldr	r3, [r3, #20]
 800da28:	795a      	ldrb	r2, [r3, #5]
 800da2a:	687b      	ldr	r3, [r7, #4]
 800da2c:	f883 202e 	strb.w	r2, [r3, #46]	; 0x2e

  /* maximum transfer unit */
  netif->mtu = 1500;
 800da30:	687b      	ldr	r3, [r7, #4]
 800da32:	f240 52dc 	movw	r2, #1500	; 0x5dc
 800da36:	84da      	strh	r2, [r3, #38]	; 0x26

  /* Accept broadcast address and ARP traffic */
  /* don't set NETIF_FLAG_ETHARP if this device is not an ethernet one */
  #if LWIP_ARP
    netif->flags |= NETIF_FLAG_BROADCAST | NETIF_FLAG_ETHARP;
 800da38:	687b      	ldr	r3, [r7, #4]
 800da3a:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 800da3e:	f043 030a 	orr.w	r3, r3, #10
 800da42:	b2da      	uxtb	r2, r3
 800da44:	687b      	ldr	r3, [r7, #4]
 800da46:	f883 202f 	strb.w	r2, [r3, #47]	; 0x2f
  #else
    netif->flags |= NETIF_FLAG_BROADCAST;
  #endif /* LWIP_ARP */

  /* Enable MAC and DMA transmission and reception */
  HAL_ETH_Start(&heth);
 800da4a:	480f      	ldr	r0, [pc, #60]	; (800da88 <low_level_init+0x134>)
 800da4c:	f7f8 f887 	bl	8005b5e <HAL_ETH_Start>
/* USER CODE BEGIN PHY_PRE_CONFIG */

/* USER CODE END PHY_PRE_CONFIG */

  /* Read Register Configuration */
  HAL_ETH_ReadPHYRegister(&heth, PHY_ISFR, &regvalue);
 800da50:	f107 0310 	add.w	r3, r7, #16
 800da54:	461a      	mov	r2, r3
 800da56:	211d      	movs	r1, #29
 800da58:	480b      	ldr	r0, [pc, #44]	; (800da88 <low_level_init+0x134>)
 800da5a:	f7f7 ffb2 	bl	80059c2 <HAL_ETH_ReadPHYRegister>
  regvalue |= (PHY_ISFR_INT4);
 800da5e:	693b      	ldr	r3, [r7, #16]
 800da60:	f043 030b 	orr.w	r3, r3, #11
 800da64:	613b      	str	r3, [r7, #16]

  /* Enable Interrupt on change of link status */
  HAL_ETH_WritePHYRegister(&heth, PHY_ISFR , regvalue );
 800da66:	693b      	ldr	r3, [r7, #16]
 800da68:	461a      	mov	r2, r3
 800da6a:	211d      	movs	r1, #29
 800da6c:	4806      	ldr	r0, [pc, #24]	; (800da88 <low_level_init+0x134>)
 800da6e:	f7f8 f810 	bl	8005a92 <HAL_ETH_WritePHYRegister>

  /* Read Register Configuration */
  HAL_ETH_ReadPHYRegister(&heth, PHY_ISFR , &regvalue);
 800da72:	f107 0310 	add.w	r3, r7, #16
 800da76:	461a      	mov	r2, r3
 800da78:	211d      	movs	r1, #29
 800da7a:	4803      	ldr	r0, [pc, #12]	; (800da88 <low_level_init+0x134>)
 800da7c:	f7f7 ffa1 	bl	80059c2 <HAL_ETH_ReadPHYRegister>
#endif /* LWIP_ARP || LWIP_ETHERNET */

/* USER CODE BEGIN LOW_LEVEL_INIT */

/* USER CODE END LOW_LEVEL_INIT */
}
 800da80:	bf00      	nop
 800da82:	3718      	adds	r7, #24
 800da84:	46bd      	mov	sp, r7
 800da86:	bd80      	pop	{r7, pc}
 800da88:	20002ed4 	.word	0x20002ed4
 800da8c:	40028000 	.word	0x40028000
 800da90:	20002f1c 	.word	0x20002f1c
 800da94:	20001604 	.word	0x20001604
 800da98:	20001684 	.word	0x20001684
 800da9c:	20002e54 	.word	0x20002e54

0800daa0 <low_level_output>:
 *       to become availale since the stack doesn't retry to send a packet
 *       dropped because of memory failure (except for the TCP timers).
 */

static err_t low_level_output(struct netif *netif, struct pbuf *p)
{
 800daa0:	b580      	push	{r7, lr}
 800daa2:	b08a      	sub	sp, #40	; 0x28
 800daa4:	af00      	add	r7, sp, #0
 800daa6:	6078      	str	r0, [r7, #4]
 800daa8:	6039      	str	r1, [r7, #0]
  err_t errval;
  struct pbuf *q;
  uint8_t *buffer = (uint8_t *)(heth.TxDesc->Buffer1Addr);
 800daaa:	4b4b      	ldr	r3, [pc, #300]	; (800dbd8 <low_level_output+0x138>)
 800daac:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800daae:	689b      	ldr	r3, [r3, #8]
 800dab0:	61fb      	str	r3, [r7, #28]
  __IO ETH_DMADescTypeDef *DmaTxDesc;
  uint32_t framelength = 0;
 800dab2:	2300      	movs	r3, #0
 800dab4:	617b      	str	r3, [r7, #20]
  uint32_t bufferoffset = 0;
 800dab6:	2300      	movs	r3, #0
 800dab8:	613b      	str	r3, [r7, #16]
  uint32_t byteslefttocopy = 0;
 800daba:	2300      	movs	r3, #0
 800dabc:	60fb      	str	r3, [r7, #12]
  uint32_t payloadoffset = 0;
 800dabe:	2300      	movs	r3, #0
 800dac0:	60bb      	str	r3, [r7, #8]
  DmaTxDesc = heth.TxDesc;
 800dac2:	4b45      	ldr	r3, [pc, #276]	; (800dbd8 <low_level_output+0x138>)
 800dac4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800dac6:	61bb      	str	r3, [r7, #24]
  bufferoffset = 0;
 800dac8:	2300      	movs	r3, #0
 800daca:	613b      	str	r3, [r7, #16]

  /* copy frame from pbufs to driver buffers */
  for(q = p; q != NULL; q = q->next)
 800dacc:	683b      	ldr	r3, [r7, #0]
 800dace:	623b      	str	r3, [r7, #32]
 800dad0:	e05a      	b.n	800db88 <low_level_output+0xe8>
    {
      /* Is this buffer available? If not, goto error */
      if((DmaTxDesc->Status & ETH_DMATXDESC_OWN) != (uint32_t)RESET)
 800dad2:	69bb      	ldr	r3, [r7, #24]
 800dad4:	681b      	ldr	r3, [r3, #0]
 800dad6:	2b00      	cmp	r3, #0
 800dad8:	da03      	bge.n	800dae2 <low_level_output+0x42>
      {
        errval = ERR_USE;
 800dada:	23f8      	movs	r3, #248	; 0xf8
 800dadc:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
        goto error;
 800dae0:	e05c      	b.n	800db9c <low_level_output+0xfc>
      }

      /* Get bytes in current lwIP buffer */
      byteslefttocopy = q->len;
 800dae2:	6a3b      	ldr	r3, [r7, #32]
 800dae4:	895b      	ldrh	r3, [r3, #10]
 800dae6:	60fb      	str	r3, [r7, #12]
      payloadoffset = 0;
 800dae8:	2300      	movs	r3, #0
 800daea:	60bb      	str	r3, [r7, #8]

      /* Check if the length of data to copy is bigger than Tx buffer size*/
      while( (byteslefttocopy + bufferoffset) > ETH_TX_BUF_SIZE )
 800daec:	e02f      	b.n	800db4e <low_level_output+0xae>
      {
        /* Copy data to Tx buffer*/
        memcpy( (uint8_t*)((uint8_t*)buffer + bufferoffset), (uint8_t*)((uint8_t*)q->payload + payloadoffset), (ETH_TX_BUF_SIZE - bufferoffset) );
 800daee:	69fa      	ldr	r2, [r7, #28]
 800daf0:	693b      	ldr	r3, [r7, #16]
 800daf2:	18d0      	adds	r0, r2, r3
 800daf4:	6a3b      	ldr	r3, [r7, #32]
 800daf6:	685a      	ldr	r2, [r3, #4]
 800daf8:	68bb      	ldr	r3, [r7, #8]
 800dafa:	18d1      	adds	r1, r2, r3
 800dafc:	693b      	ldr	r3, [r7, #16]
 800dafe:	f5c3 63be 	rsb	r3, r3, #1520	; 0x5f0
 800db02:	3304      	adds	r3, #4
 800db04:	461a      	mov	r2, r3
 800db06:	f007 f8c2 	bl	8014c8e <memcpy>

        /* Point to next descriptor */
        DmaTxDesc = (ETH_DMADescTypeDef *)(DmaTxDesc->Buffer2NextDescAddr);
 800db0a:	69bb      	ldr	r3, [r7, #24]
 800db0c:	68db      	ldr	r3, [r3, #12]
 800db0e:	61bb      	str	r3, [r7, #24]

        /* Check if the buffer is available */
        if((DmaTxDesc->Status & ETH_DMATXDESC_OWN) != (uint32_t)RESET)
 800db10:	69bb      	ldr	r3, [r7, #24]
 800db12:	681b      	ldr	r3, [r3, #0]
 800db14:	2b00      	cmp	r3, #0
 800db16:	da03      	bge.n	800db20 <low_level_output+0x80>
        {
          errval = ERR_USE;
 800db18:	23f8      	movs	r3, #248	; 0xf8
 800db1a:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
          goto error;
 800db1e:	e03d      	b.n	800db9c <low_level_output+0xfc>
        }

        buffer = (uint8_t *)(DmaTxDesc->Buffer1Addr);
 800db20:	69bb      	ldr	r3, [r7, #24]
 800db22:	689b      	ldr	r3, [r3, #8]
 800db24:	61fb      	str	r3, [r7, #28]

        byteslefttocopy = byteslefttocopy - (ETH_TX_BUF_SIZE - bufferoffset);
 800db26:	693a      	ldr	r2, [r7, #16]
 800db28:	68fb      	ldr	r3, [r7, #12]
 800db2a:	4413      	add	r3, r2
 800db2c:	f2a3 53f4 	subw	r3, r3, #1524	; 0x5f4
 800db30:	60fb      	str	r3, [r7, #12]
        payloadoffset = payloadoffset + (ETH_TX_BUF_SIZE - bufferoffset);
 800db32:	68ba      	ldr	r2, [r7, #8]
 800db34:	693b      	ldr	r3, [r7, #16]
 800db36:	1ad3      	subs	r3, r2, r3
 800db38:	f203 53f4 	addw	r3, r3, #1524	; 0x5f4
 800db3c:	60bb      	str	r3, [r7, #8]
        framelength = framelength + (ETH_TX_BUF_SIZE - bufferoffset);
 800db3e:	697a      	ldr	r2, [r7, #20]
 800db40:	693b      	ldr	r3, [r7, #16]
 800db42:	1ad3      	subs	r3, r2, r3
 800db44:	f203 53f4 	addw	r3, r3, #1524	; 0x5f4
 800db48:	617b      	str	r3, [r7, #20]
        bufferoffset = 0;
 800db4a:	2300      	movs	r3, #0
 800db4c:	613b      	str	r3, [r7, #16]
      while( (byteslefttocopy + bufferoffset) > ETH_TX_BUF_SIZE )
 800db4e:	68fa      	ldr	r2, [r7, #12]
 800db50:	693b      	ldr	r3, [r7, #16]
 800db52:	4413      	add	r3, r2
 800db54:	f240 52f4 	movw	r2, #1524	; 0x5f4
 800db58:	4293      	cmp	r3, r2
 800db5a:	d8c8      	bhi.n	800daee <low_level_output+0x4e>
      }

      /* Copy the remaining bytes */
      memcpy( (uint8_t*)((uint8_t*)buffer + bufferoffset), (uint8_t*)((uint8_t*)q->payload + payloadoffset), byteslefttocopy );
 800db5c:	69fa      	ldr	r2, [r7, #28]
 800db5e:	693b      	ldr	r3, [r7, #16]
 800db60:	18d0      	adds	r0, r2, r3
 800db62:	6a3b      	ldr	r3, [r7, #32]
 800db64:	685a      	ldr	r2, [r3, #4]
 800db66:	68bb      	ldr	r3, [r7, #8]
 800db68:	4413      	add	r3, r2
 800db6a:	68fa      	ldr	r2, [r7, #12]
 800db6c:	4619      	mov	r1, r3
 800db6e:	f007 f88e 	bl	8014c8e <memcpy>
      bufferoffset = bufferoffset + byteslefttocopy;
 800db72:	693a      	ldr	r2, [r7, #16]
 800db74:	68fb      	ldr	r3, [r7, #12]
 800db76:	4413      	add	r3, r2
 800db78:	613b      	str	r3, [r7, #16]
      framelength = framelength + byteslefttocopy;
 800db7a:	697a      	ldr	r2, [r7, #20]
 800db7c:	68fb      	ldr	r3, [r7, #12]
 800db7e:	4413      	add	r3, r2
 800db80:	617b      	str	r3, [r7, #20]
  for(q = p; q != NULL; q = q->next)
 800db82:	6a3b      	ldr	r3, [r7, #32]
 800db84:	681b      	ldr	r3, [r3, #0]
 800db86:	623b      	str	r3, [r7, #32]
 800db88:	6a3b      	ldr	r3, [r7, #32]
 800db8a:	2b00      	cmp	r3, #0
 800db8c:	d1a1      	bne.n	800dad2 <low_level_output+0x32>
    }

  /* Prepare transmit descriptors to give to DMA */
  HAL_ETH_TransmitFrame(&heth, framelength);
 800db8e:	6979      	ldr	r1, [r7, #20]
 800db90:	4811      	ldr	r0, [pc, #68]	; (800dbd8 <low_level_output+0x138>)
 800db92:	f7f7 fd27 	bl	80055e4 <HAL_ETH_TransmitFrame>

  errval = ERR_OK;
 800db96:	2300      	movs	r3, #0
 800db98:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

error:

  /* When Transmit Underflow flag is set, clear it and issue a Transmit Poll Demand to resume transmission */
  if ((heth.Instance->DMASR & ETH_DMASR_TUS) != (uint32_t)RESET)
 800db9c:	4b0e      	ldr	r3, [pc, #56]	; (800dbd8 <low_level_output+0x138>)
 800db9e:	681b      	ldr	r3, [r3, #0]
 800dba0:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800dba4:	3314      	adds	r3, #20
 800dba6:	681b      	ldr	r3, [r3, #0]
 800dba8:	f003 0320 	and.w	r3, r3, #32
 800dbac:	2b00      	cmp	r3, #0
 800dbae:	d00d      	beq.n	800dbcc <low_level_output+0x12c>
  {
    /* Clear TUS ETHERNET DMA flag */
    heth.Instance->DMASR = ETH_DMASR_TUS;
 800dbb0:	4b09      	ldr	r3, [pc, #36]	; (800dbd8 <low_level_output+0x138>)
 800dbb2:	681b      	ldr	r3, [r3, #0]
 800dbb4:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800dbb8:	3314      	adds	r3, #20
 800dbba:	2220      	movs	r2, #32
 800dbbc:	601a      	str	r2, [r3, #0]

    /* Resume DMA transmission*/
    heth.Instance->DMATPDR = 0;
 800dbbe:	4b06      	ldr	r3, [pc, #24]	; (800dbd8 <low_level_output+0x138>)
 800dbc0:	681b      	ldr	r3, [r3, #0]
 800dbc2:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800dbc6:	3304      	adds	r3, #4
 800dbc8:	2200      	movs	r2, #0
 800dbca:	601a      	str	r2, [r3, #0]
  }
  return errval;
 800dbcc:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
}
 800dbd0:	4618      	mov	r0, r3
 800dbd2:	3728      	adds	r7, #40	; 0x28
 800dbd4:	46bd      	mov	sp, r7
 800dbd6:	bd80      	pop	{r7, pc}
 800dbd8:	20002ed4 	.word	0x20002ed4

0800dbdc <low_level_input>:
 * @param netif the lwip network interface structure for this ethernetif
 * @return a pbuf filled with the received packet (including MAC header)
 *         NULL on memory error
   */
static struct pbuf * low_level_input(struct netif *netif)
{
 800dbdc:	b580      	push	{r7, lr}
 800dbde:	b08c      	sub	sp, #48	; 0x30
 800dbe0:	af00      	add	r7, sp, #0
 800dbe2:	6078      	str	r0, [r7, #4]
  struct pbuf *p = NULL;
 800dbe4:	2300      	movs	r3, #0
 800dbe6:	62fb      	str	r3, [r7, #44]	; 0x2c
  struct pbuf *q = NULL;
 800dbe8:	2300      	movs	r3, #0
 800dbea:	62bb      	str	r3, [r7, #40]	; 0x28
  uint16_t len = 0;
 800dbec:	2300      	movs	r3, #0
 800dbee:	81fb      	strh	r3, [r7, #14]
  uint8_t *buffer;
  __IO ETH_DMADescTypeDef *dmarxdesc;
  uint32_t bufferoffset = 0;
 800dbf0:	2300      	movs	r3, #0
 800dbf2:	61fb      	str	r3, [r7, #28]
  uint32_t payloadoffset = 0;
 800dbf4:	2300      	movs	r3, #0
 800dbf6:	61bb      	str	r3, [r7, #24]
  uint32_t byteslefttocopy = 0;
 800dbf8:	2300      	movs	r3, #0
 800dbfa:	617b      	str	r3, [r7, #20]
  uint32_t i=0;
 800dbfc:	2300      	movs	r3, #0
 800dbfe:	613b      	str	r3, [r7, #16]

  /* get received frame */
  if (HAL_ETH_GetReceivedFrame(&heth) != HAL_OK)
 800dc00:	484e      	ldr	r0, [pc, #312]	; (800dd3c <low_level_input+0x160>)
 800dc02:	f7f7 fdd9 	bl	80057b8 <HAL_ETH_GetReceivedFrame>
 800dc06:	4603      	mov	r3, r0
 800dc08:	2b00      	cmp	r3, #0
 800dc0a:	d001      	beq.n	800dc10 <low_level_input+0x34>

    return NULL;
 800dc0c:	2300      	movs	r3, #0
 800dc0e:	e091      	b.n	800dd34 <low_level_input+0x158>

  /* Obtain the size of the packet and put it into the "len" variable. */
  len = heth.RxFrameInfos.length;
 800dc10:	4b4a      	ldr	r3, [pc, #296]	; (800dd3c <low_level_input+0x160>)
 800dc12:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800dc14:	81fb      	strh	r3, [r7, #14]
  buffer = (uint8_t *)heth.RxFrameInfos.buffer;
 800dc16:	4b49      	ldr	r3, [pc, #292]	; (800dd3c <low_level_input+0x160>)
 800dc18:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800dc1a:	627b      	str	r3, [r7, #36]	; 0x24

  if (len > 0)
 800dc1c:	89fb      	ldrh	r3, [r7, #14]
 800dc1e:	2b00      	cmp	r3, #0
 800dc20:	d006      	beq.n	800dc30 <low_level_input+0x54>
  {
    /* We allocate a pbuf chain of pbufs from the Lwip buffer pool */
    p = pbuf_alloc(PBUF_RAW, len, PBUF_POOL);
 800dc22:	89fb      	ldrh	r3, [r7, #14]
 800dc24:	2203      	movs	r2, #3
 800dc26:	4619      	mov	r1, r3
 800dc28:	2004      	movs	r0, #4
 800dc2a:	f002 fc17 	bl	801045c <pbuf_alloc>
 800dc2e:	62f8      	str	r0, [r7, #44]	; 0x2c
  }

  if (p != NULL)
 800dc30:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800dc32:	2b00      	cmp	r3, #0
 800dc34:	d04b      	beq.n	800dcce <low_level_input+0xf2>
  {
    dmarxdesc = heth.RxFrameInfos.FSRxDesc;
 800dc36:	4b41      	ldr	r3, [pc, #260]	; (800dd3c <low_level_input+0x160>)
 800dc38:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800dc3a:	623b      	str	r3, [r7, #32]
    bufferoffset = 0;
 800dc3c:	2300      	movs	r3, #0
 800dc3e:	61fb      	str	r3, [r7, #28]
    for(q = p; q != NULL; q = q->next)
 800dc40:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800dc42:	62bb      	str	r3, [r7, #40]	; 0x28
 800dc44:	e040      	b.n	800dcc8 <low_level_input+0xec>
    {
      byteslefttocopy = q->len;
 800dc46:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800dc48:	895b      	ldrh	r3, [r3, #10]
 800dc4a:	617b      	str	r3, [r7, #20]
      payloadoffset = 0;
 800dc4c:	2300      	movs	r3, #0
 800dc4e:	61bb      	str	r3, [r7, #24]

      /* Check if the length of bytes to copy in current pbuf is bigger than Rx buffer size*/
      while( (byteslefttocopy + bufferoffset) > ETH_RX_BUF_SIZE )
 800dc50:	e021      	b.n	800dc96 <low_level_input+0xba>
      {
        /* Copy data to pbuf */
        memcpy( (uint8_t*)((uint8_t*)q->payload + payloadoffset), (uint8_t*)((uint8_t*)buffer + bufferoffset), (ETH_RX_BUF_SIZE - bufferoffset));
 800dc52:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800dc54:	685a      	ldr	r2, [r3, #4]
 800dc56:	69bb      	ldr	r3, [r7, #24]
 800dc58:	18d0      	adds	r0, r2, r3
 800dc5a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800dc5c:	69fb      	ldr	r3, [r7, #28]
 800dc5e:	18d1      	adds	r1, r2, r3
 800dc60:	69fb      	ldr	r3, [r7, #28]
 800dc62:	f5c3 63be 	rsb	r3, r3, #1520	; 0x5f0
 800dc66:	3304      	adds	r3, #4
 800dc68:	461a      	mov	r2, r3
 800dc6a:	f007 f810 	bl	8014c8e <memcpy>

        /* Point to next descriptor */
        dmarxdesc = (ETH_DMADescTypeDef *)(dmarxdesc->Buffer2NextDescAddr);
 800dc6e:	6a3b      	ldr	r3, [r7, #32]
 800dc70:	68db      	ldr	r3, [r3, #12]
 800dc72:	623b      	str	r3, [r7, #32]
        buffer = (uint8_t *)(dmarxdesc->Buffer1Addr);
 800dc74:	6a3b      	ldr	r3, [r7, #32]
 800dc76:	689b      	ldr	r3, [r3, #8]
 800dc78:	627b      	str	r3, [r7, #36]	; 0x24

        byteslefttocopy = byteslefttocopy - (ETH_RX_BUF_SIZE - bufferoffset);
 800dc7a:	69fa      	ldr	r2, [r7, #28]
 800dc7c:	697b      	ldr	r3, [r7, #20]
 800dc7e:	4413      	add	r3, r2
 800dc80:	f2a3 53f4 	subw	r3, r3, #1524	; 0x5f4
 800dc84:	617b      	str	r3, [r7, #20]
        payloadoffset = payloadoffset + (ETH_RX_BUF_SIZE - bufferoffset);
 800dc86:	69ba      	ldr	r2, [r7, #24]
 800dc88:	69fb      	ldr	r3, [r7, #28]
 800dc8a:	1ad3      	subs	r3, r2, r3
 800dc8c:	f203 53f4 	addw	r3, r3, #1524	; 0x5f4
 800dc90:	61bb      	str	r3, [r7, #24]
        bufferoffset = 0;
 800dc92:	2300      	movs	r3, #0
 800dc94:	61fb      	str	r3, [r7, #28]
      while( (byteslefttocopy + bufferoffset) > ETH_RX_BUF_SIZE )
 800dc96:	697a      	ldr	r2, [r7, #20]
 800dc98:	69fb      	ldr	r3, [r7, #28]
 800dc9a:	4413      	add	r3, r2
 800dc9c:	f240 52f4 	movw	r2, #1524	; 0x5f4
 800dca0:	4293      	cmp	r3, r2
 800dca2:	d8d6      	bhi.n	800dc52 <low_level_input+0x76>
      }
      /* Copy remaining data in pbuf */
      memcpy( (uint8_t*)((uint8_t*)q->payload + payloadoffset), (uint8_t*)((uint8_t*)buffer + bufferoffset), byteslefttocopy);
 800dca4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800dca6:	685a      	ldr	r2, [r3, #4]
 800dca8:	69bb      	ldr	r3, [r7, #24]
 800dcaa:	18d0      	adds	r0, r2, r3
 800dcac:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800dcae:	69fb      	ldr	r3, [r7, #28]
 800dcb0:	4413      	add	r3, r2
 800dcb2:	697a      	ldr	r2, [r7, #20]
 800dcb4:	4619      	mov	r1, r3
 800dcb6:	f006 ffea 	bl	8014c8e <memcpy>
      bufferoffset = bufferoffset + byteslefttocopy;
 800dcba:	69fa      	ldr	r2, [r7, #28]
 800dcbc:	697b      	ldr	r3, [r7, #20]
 800dcbe:	4413      	add	r3, r2
 800dcc0:	61fb      	str	r3, [r7, #28]
    for(q = p; q != NULL; q = q->next)
 800dcc2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800dcc4:	681b      	ldr	r3, [r3, #0]
 800dcc6:	62bb      	str	r3, [r7, #40]	; 0x28
 800dcc8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800dcca:	2b00      	cmp	r3, #0
 800dccc:	d1bb      	bne.n	800dc46 <low_level_input+0x6a>
    }
  }

    /* Release descriptors to DMA */
    /* Point to first descriptor */
    dmarxdesc = heth.RxFrameInfos.FSRxDesc;
 800dcce:	4b1b      	ldr	r3, [pc, #108]	; (800dd3c <low_level_input+0x160>)
 800dcd0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800dcd2:	623b      	str	r3, [r7, #32]
    /* Set Own bit in Rx descriptors: gives the buffers back to DMA */
    for (i=0; i< heth.RxFrameInfos.SegCount; i++)
 800dcd4:	2300      	movs	r3, #0
 800dcd6:	613b      	str	r3, [r7, #16]
 800dcd8:	e00b      	b.n	800dcf2 <low_level_input+0x116>
    {
      dmarxdesc->Status |= ETH_DMARXDESC_OWN;
 800dcda:	6a3b      	ldr	r3, [r7, #32]
 800dcdc:	681b      	ldr	r3, [r3, #0]
 800dcde:	f043 4200 	orr.w	r2, r3, #2147483648	; 0x80000000
 800dce2:	6a3b      	ldr	r3, [r7, #32]
 800dce4:	601a      	str	r2, [r3, #0]
      dmarxdesc = (ETH_DMADescTypeDef *)(dmarxdesc->Buffer2NextDescAddr);
 800dce6:	6a3b      	ldr	r3, [r7, #32]
 800dce8:	68db      	ldr	r3, [r3, #12]
 800dcea:	623b      	str	r3, [r7, #32]
    for (i=0; i< heth.RxFrameInfos.SegCount; i++)
 800dcec:	693b      	ldr	r3, [r7, #16]
 800dcee:	3301      	adds	r3, #1
 800dcf0:	613b      	str	r3, [r7, #16]
 800dcf2:	4b12      	ldr	r3, [pc, #72]	; (800dd3c <low_level_input+0x160>)
 800dcf4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800dcf6:	693a      	ldr	r2, [r7, #16]
 800dcf8:	429a      	cmp	r2, r3
 800dcfa:	d3ee      	bcc.n	800dcda <low_level_input+0xfe>
    }

    /* Clear Segment_Count */
    heth.RxFrameInfos.SegCount =0;
 800dcfc:	4b0f      	ldr	r3, [pc, #60]	; (800dd3c <low_level_input+0x160>)
 800dcfe:	2200      	movs	r2, #0
 800dd00:	639a      	str	r2, [r3, #56]	; 0x38

  /* When Rx Buffer unavailable flag is set: clear it and resume reception */
  if ((heth.Instance->DMASR & ETH_DMASR_RBUS) != (uint32_t)RESET)
 800dd02:	4b0e      	ldr	r3, [pc, #56]	; (800dd3c <low_level_input+0x160>)
 800dd04:	681b      	ldr	r3, [r3, #0]
 800dd06:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800dd0a:	3314      	adds	r3, #20
 800dd0c:	681b      	ldr	r3, [r3, #0]
 800dd0e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800dd12:	2b00      	cmp	r3, #0
 800dd14:	d00d      	beq.n	800dd32 <low_level_input+0x156>
  {
    /* Clear RBUS ETHERNET DMA flag */
    heth.Instance->DMASR = ETH_DMASR_RBUS;
 800dd16:	4b09      	ldr	r3, [pc, #36]	; (800dd3c <low_level_input+0x160>)
 800dd18:	681b      	ldr	r3, [r3, #0]
 800dd1a:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800dd1e:	3314      	adds	r3, #20
 800dd20:	2280      	movs	r2, #128	; 0x80
 800dd22:	601a      	str	r2, [r3, #0]
    /* Resume DMA reception */
    heth.Instance->DMARPDR = 0;
 800dd24:	4b05      	ldr	r3, [pc, #20]	; (800dd3c <low_level_input+0x160>)
 800dd26:	681b      	ldr	r3, [r3, #0]
 800dd28:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800dd2c:	3308      	adds	r3, #8
 800dd2e:	2200      	movs	r2, #0
 800dd30:	601a      	str	r2, [r3, #0]
  }
  return p;
 800dd32:	6afb      	ldr	r3, [r7, #44]	; 0x2c
}
 800dd34:	4618      	mov	r0, r3
 800dd36:	3730      	adds	r7, #48	; 0x30
 800dd38:	46bd      	mov	sp, r7
 800dd3a:	bd80      	pop	{r7, pc}
 800dd3c:	20002ed4 	.word	0x20002ed4

0800dd40 <ethernetif_input>:
 * the appropriate input function is called.
 *
 * @param netif the lwip network interface structure for this ethernetif
 */
void ethernetif_input(struct netif *netif)
{
 800dd40:	b580      	push	{r7, lr}
 800dd42:	b084      	sub	sp, #16
 800dd44:	af00      	add	r7, sp, #0
 800dd46:	6078      	str	r0, [r7, #4]
  err_t err;
  struct pbuf *p;

  /* move received packet into a new pbuf */
  p = low_level_input(netif);
 800dd48:	6878      	ldr	r0, [r7, #4]
 800dd4a:	f7ff ff47 	bl	800dbdc <low_level_input>
 800dd4e:	60f8      	str	r0, [r7, #12]

  /* no packet could be read, silently ignore this */
  if (p == NULL) return;
 800dd50:	68fb      	ldr	r3, [r7, #12]
 800dd52:	2b00      	cmp	r3, #0
 800dd54:	d010      	beq.n	800dd78 <ethernetif_input+0x38>

  /* entry point to the LwIP stack */
  err = netif->input(p, netif);
 800dd56:	687b      	ldr	r3, [r7, #4]
 800dd58:	691b      	ldr	r3, [r3, #16]
 800dd5a:	6879      	ldr	r1, [r7, #4]
 800dd5c:	68f8      	ldr	r0, [r7, #12]
 800dd5e:	4798      	blx	r3
 800dd60:	4603      	mov	r3, r0
 800dd62:	72fb      	strb	r3, [r7, #11]

  if (err != ERR_OK)
 800dd64:	f997 300b 	ldrsb.w	r3, [r7, #11]
 800dd68:	2b00      	cmp	r3, #0
 800dd6a:	d006      	beq.n	800dd7a <ethernetif_input+0x3a>
  {
    LWIP_DEBUGF(NETIF_DEBUG, ("ethernetif_input: IP input error\n"));
    pbuf_free(p);
 800dd6c:	68f8      	ldr	r0, [r7, #12]
 800dd6e:	f002 fee3 	bl	8010b38 <pbuf_free>
    p = NULL;
 800dd72:	2300      	movs	r3, #0
 800dd74:	60fb      	str	r3, [r7, #12]
 800dd76:	e000      	b.n	800dd7a <ethernetif_input+0x3a>
  if (p == NULL) return;
 800dd78:	bf00      	nop
  }
}
 800dd7a:	3710      	adds	r7, #16
 800dd7c:	46bd      	mov	sp, r7
 800dd7e:	bd80      	pop	{r7, pc}

0800dd80 <ethernetif_init>:
 * @return ERR_OK if the loopif is initialized
 *         ERR_MEM if private data couldn't be allocated
 *         any other err_t on error
 */
err_t ethernetif_init(struct netif *netif)
{
 800dd80:	b580      	push	{r7, lr}
 800dd82:	b082      	sub	sp, #8
 800dd84:	af00      	add	r7, sp, #0
 800dd86:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("netif != NULL", (netif != NULL));
 800dd88:	687b      	ldr	r3, [r7, #4]
 800dd8a:	2b00      	cmp	r3, #0
 800dd8c:	d106      	bne.n	800dd9c <ethernetif_init+0x1c>
 800dd8e:	4b0e      	ldr	r3, [pc, #56]	; (800ddc8 <ethernetif_init+0x48>)
 800dd90:	f240 2219 	movw	r2, #537	; 0x219
 800dd94:	490d      	ldr	r1, [pc, #52]	; (800ddcc <ethernetif_init+0x4c>)
 800dd96:	480e      	ldr	r0, [pc, #56]	; (800ddd0 <ethernetif_init+0x50>)
 800dd98:	f007 fc82 	bl	80156a0 <iprintf>
#if LWIP_NETIF_HOSTNAME
  /* Initialize interface hostname */
  netif->hostname = "lwip";
#endif /* LWIP_NETIF_HOSTNAME */

  netif->name[0] = IFNAME0;
 800dd9c:	687b      	ldr	r3, [r7, #4]
 800dd9e:	2273      	movs	r2, #115	; 0x73
 800dda0:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  netif->name[1] = IFNAME1;
 800dda4:	687b      	ldr	r3, [r7, #4]
 800dda6:	2274      	movs	r2, #116	; 0x74
 800dda8:	f883 2031 	strb.w	r2, [r3, #49]	; 0x31
   * is available...) */

#if LWIP_IPV4
#if LWIP_ARP || LWIP_ETHERNET
#if LWIP_ARP
  netif->output = etharp_output;
 800ddac:	687b      	ldr	r3, [r7, #4]
 800ddae:	4a09      	ldr	r2, [pc, #36]	; (800ddd4 <ethernetif_init+0x54>)
 800ddb0:	615a      	str	r2, [r3, #20]

#if LWIP_IPV6
  netif->output_ip6 = ethip6_output;
#endif /* LWIP_IPV6 */

  netif->linkoutput = low_level_output;
 800ddb2:	687b      	ldr	r3, [r7, #4]
 800ddb4:	4a08      	ldr	r2, [pc, #32]	; (800ddd8 <ethernetif_init+0x58>)
 800ddb6:	619a      	str	r2, [r3, #24]

  /* initialize the hardware */
  low_level_init(netif);
 800ddb8:	6878      	ldr	r0, [r7, #4]
 800ddba:	f7ff fdcb 	bl	800d954 <low_level_init>

  return ERR_OK;
 800ddbe:	2300      	movs	r3, #0
}
 800ddc0:	4618      	mov	r0, r3
 800ddc2:	3708      	adds	r7, #8
 800ddc4:	46bd      	mov	sp, r7
 800ddc6:	bd80      	pop	{r7, pc}
 800ddc8:	08017930 	.word	0x08017930
 800ddcc:	0801794c 	.word	0x0801794c
 800ddd0:	0801795c 	.word	0x0801795c
 800ddd4:	0801211d 	.word	0x0801211d
 800ddd8:	0800daa1 	.word	0x0800daa1

0800dddc <sys_now>:
*         when LWIP_TIMERS == 1 and NO_SYS == 1
* @param  None
* @retval Time
*/
u32_t sys_now(void)
{
 800dddc:	b580      	push	{r7, lr}
 800ddde:	af00      	add	r7, sp, #0
  return HAL_GetTick();
 800dde0:	f7f4 ff8a 	bl	8002cf8 <HAL_GetTick>
 800dde4:	4603      	mov	r3, r0
}
 800dde6:	4618      	mov	r0, r3
 800dde8:	bd80      	pop	{r7, pc}
	...

0800ddec <ethernetif_update_config>:
  *         to update low level driver configuration.
* @param  netif: The network interface
  * @retval None
  */
void ethernetif_update_config(struct netif *netif)
{
 800ddec:	b580      	push	{r7, lr}
 800ddee:	b084      	sub	sp, #16
 800ddf0:	af00      	add	r7, sp, #0
 800ddf2:	6078      	str	r0, [r7, #4]
  __IO uint32_t tickstart = 0;
 800ddf4:	2300      	movs	r3, #0
 800ddf6:	60fb      	str	r3, [r7, #12]
  uint32_t regvalue = 0;
 800ddf8:	2300      	movs	r3, #0
 800ddfa:	60bb      	str	r3, [r7, #8]

  if(netif_is_link_up(netif))
 800ddfc:	687b      	ldr	r3, [r7, #4]
 800ddfe:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 800de02:	089b      	lsrs	r3, r3, #2
 800de04:	f003 0301 	and.w	r3, r3, #1
 800de08:	b2db      	uxtb	r3, r3
 800de0a:	2b00      	cmp	r3, #0
 800de0c:	d05d      	beq.n	800deca <ethernetif_update_config+0xde>
  {
    /* Restart the auto-negotiation */
    if(heth.Init.AutoNegotiation != ETH_AUTONEGOTIATION_DISABLE)
 800de0e:	4b34      	ldr	r3, [pc, #208]	; (800dee0 <ethernetif_update_config+0xf4>)
 800de10:	685b      	ldr	r3, [r3, #4]
 800de12:	2b00      	cmp	r3, #0
 800de14:	d03f      	beq.n	800de96 <ethernetif_update_config+0xaa>
    {
      /* Enable Auto-Negotiation */
      HAL_ETH_WritePHYRegister(&heth, PHY_BCR, PHY_AUTONEGOTIATION);
 800de16:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 800de1a:	2100      	movs	r1, #0
 800de1c:	4830      	ldr	r0, [pc, #192]	; (800dee0 <ethernetif_update_config+0xf4>)
 800de1e:	f7f7 fe38 	bl	8005a92 <HAL_ETH_WritePHYRegister>

      /* Get tick */
      tickstart = HAL_GetTick();
 800de22:	f7f4 ff69 	bl	8002cf8 <HAL_GetTick>
 800de26:	4603      	mov	r3, r0
 800de28:	60fb      	str	r3, [r7, #12]

      /* Wait until the auto-negotiation will be completed */
      do
      {
        HAL_ETH_ReadPHYRegister(&heth, PHY_BSR, &regvalue);
 800de2a:	f107 0308 	add.w	r3, r7, #8
 800de2e:	461a      	mov	r2, r3
 800de30:	2101      	movs	r1, #1
 800de32:	482b      	ldr	r0, [pc, #172]	; (800dee0 <ethernetif_update_config+0xf4>)
 800de34:	f7f7 fdc5 	bl	80059c2 <HAL_ETH_ReadPHYRegister>

        /* Check for the Timeout ( 1s ) */
        if((HAL_GetTick() - tickstart ) > 1000)
 800de38:	f7f4 ff5e 	bl	8002cf8 <HAL_GetTick>
 800de3c:	4602      	mov	r2, r0
 800de3e:	68fb      	ldr	r3, [r7, #12]
 800de40:	1ad3      	subs	r3, r2, r3
 800de42:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800de46:	d828      	bhi.n	800de9a <ethernetif_update_config+0xae>
        {
          /* In case of timeout */
          goto error;
        }
      } while (((regvalue & PHY_AUTONEGO_COMPLETE) != PHY_AUTONEGO_COMPLETE));
 800de48:	68bb      	ldr	r3, [r7, #8]
 800de4a:	f003 0320 	and.w	r3, r3, #32
 800de4e:	2b00      	cmp	r3, #0
 800de50:	d0eb      	beq.n	800de2a <ethernetif_update_config+0x3e>

      /* Read the result of the auto-negotiation */
      HAL_ETH_ReadPHYRegister(&heth, PHY_SR, &regvalue);
 800de52:	f107 0308 	add.w	r3, r7, #8
 800de56:	461a      	mov	r2, r3
 800de58:	211f      	movs	r1, #31
 800de5a:	4821      	ldr	r0, [pc, #132]	; (800dee0 <ethernetif_update_config+0xf4>)
 800de5c:	f7f7 fdb1 	bl	80059c2 <HAL_ETH_ReadPHYRegister>

      /* Configure the MAC with the Duplex Mode fixed by the auto-negotiation process */
      if((regvalue & PHY_DUPLEX_STATUS) != (uint32_t)RESET)
 800de60:	68bb      	ldr	r3, [r7, #8]
 800de62:	f003 0310 	and.w	r3, r3, #16
 800de66:	2b00      	cmp	r3, #0
 800de68:	d004      	beq.n	800de74 <ethernetif_update_config+0x88>
      {
        /* Set Ethernet duplex mode to Full-duplex following the auto-negotiation */
        heth.Init.DuplexMode = ETH_MODE_FULLDUPLEX;
 800de6a:	4b1d      	ldr	r3, [pc, #116]	; (800dee0 <ethernetif_update_config+0xf4>)
 800de6c:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800de70:	60da      	str	r2, [r3, #12]
 800de72:	e002      	b.n	800de7a <ethernetif_update_config+0x8e>
      }
      else
      {
        /* Set Ethernet duplex mode to Half-duplex following the auto-negotiation */
        heth.Init.DuplexMode = ETH_MODE_HALFDUPLEX;
 800de74:	4b1a      	ldr	r3, [pc, #104]	; (800dee0 <ethernetif_update_config+0xf4>)
 800de76:	2200      	movs	r2, #0
 800de78:	60da      	str	r2, [r3, #12]
      }
      /* Configure the MAC with the speed fixed by the auto-negotiation process */
      if(regvalue & PHY_SPEED_STATUS)
 800de7a:	68bb      	ldr	r3, [r7, #8]
 800de7c:	f003 0304 	and.w	r3, r3, #4
 800de80:	2b00      	cmp	r3, #0
 800de82:	d003      	beq.n	800de8c <ethernetif_update_config+0xa0>
      {
        /* Set Ethernet speed to 10M following the auto-negotiation */
        heth.Init.Speed = ETH_SPEED_10M;
 800de84:	4b16      	ldr	r3, [pc, #88]	; (800dee0 <ethernetif_update_config+0xf4>)
 800de86:	2200      	movs	r2, #0
 800de88:	609a      	str	r2, [r3, #8]
 800de8a:	e016      	b.n	800deba <ethernetif_update_config+0xce>
      }
      else
      {
        /* Set Ethernet speed to 100M following the auto-negotiation */
        heth.Init.Speed = ETH_SPEED_100M;
 800de8c:	4b14      	ldr	r3, [pc, #80]	; (800dee0 <ethernetif_update_config+0xf4>)
 800de8e:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 800de92:	609a      	str	r2, [r3, #8]
 800de94:	e011      	b.n	800deba <ethernetif_update_config+0xce>
      }
    }
    else /* AutoNegotiation Disable */
    {
    error :
 800de96:	bf00      	nop
 800de98:	e000      	b.n	800de9c <ethernetif_update_config+0xb0>
          goto error;
 800de9a:	bf00      	nop
      /* Check parameters */
      assert_param(IS_ETH_SPEED(heth.Init.Speed));
      assert_param(IS_ETH_DUPLEX_MODE(heth.Init.DuplexMode));

      /* Set MAC Speed and Duplex Mode to PHY */
      HAL_ETH_WritePHYRegister(&heth, PHY_BCR, ((uint16_t)(heth.Init.DuplexMode >> 3) |
 800de9c:	4b10      	ldr	r3, [pc, #64]	; (800dee0 <ethernetif_update_config+0xf4>)
 800de9e:	68db      	ldr	r3, [r3, #12]
 800dea0:	08db      	lsrs	r3, r3, #3
 800dea2:	b29a      	uxth	r2, r3
                                                     (uint16_t)(heth.Init.Speed >> 1)));
 800dea4:	4b0e      	ldr	r3, [pc, #56]	; (800dee0 <ethernetif_update_config+0xf4>)
 800dea6:	689b      	ldr	r3, [r3, #8]
 800dea8:	085b      	lsrs	r3, r3, #1
 800deaa:	b29b      	uxth	r3, r3
      HAL_ETH_WritePHYRegister(&heth, PHY_BCR, ((uint16_t)(heth.Init.DuplexMode >> 3) |
 800deac:	4313      	orrs	r3, r2
 800deae:	b29b      	uxth	r3, r3
 800deb0:	461a      	mov	r2, r3
 800deb2:	2100      	movs	r1, #0
 800deb4:	480a      	ldr	r0, [pc, #40]	; (800dee0 <ethernetif_update_config+0xf4>)
 800deb6:	f7f7 fdec 	bl	8005a92 <HAL_ETH_WritePHYRegister>
    }

    /* ETHERNET MAC Re-Configuration */
    HAL_ETH_ConfigMAC(&heth, (ETH_MACInitTypeDef *) NULL);
 800deba:	2100      	movs	r1, #0
 800debc:	4808      	ldr	r0, [pc, #32]	; (800dee0 <ethernetif_update_config+0xf4>)
 800debe:	f7f7 fead 	bl	8005c1c <HAL_ETH_ConfigMAC>

    /* Restart MAC interface */
    HAL_ETH_Start(&heth);
 800dec2:	4807      	ldr	r0, [pc, #28]	; (800dee0 <ethernetif_update_config+0xf4>)
 800dec4:	f7f7 fe4b 	bl	8005b5e <HAL_ETH_Start>
 800dec8:	e002      	b.n	800ded0 <ethernetif_update_config+0xe4>
  }
  else
  {
    /* Stop MAC interface */
    HAL_ETH_Stop(&heth);
 800deca:	4805      	ldr	r0, [pc, #20]	; (800dee0 <ethernetif_update_config+0xf4>)
 800decc:	f7f7 fe76 	bl	8005bbc <HAL_ETH_Stop>
  }

  ethernetif_notify_conn_changed(netif);
 800ded0:	6878      	ldr	r0, [r7, #4]
 800ded2:	f000 f807 	bl	800dee4 <ethernetif_notify_conn_changed>
}
 800ded6:	bf00      	nop
 800ded8:	3710      	adds	r7, #16
 800deda:	46bd      	mov	sp, r7
 800dedc:	bd80      	pop	{r7, pc}
 800dede:	bf00      	nop
 800dee0:	20002ed4 	.word	0x20002ed4

0800dee4 <ethernetif_notify_conn_changed>:
  * @brief  This function notify user about link status changement.
  * @param  netif: the network interface
  * @retval None
  */
__weak void ethernetif_notify_conn_changed(struct netif *netif)
{
 800dee4:	b480      	push	{r7}
 800dee6:	b083      	sub	sp, #12
 800dee8:	af00      	add	r7, sp, #0
 800deea:	6078      	str	r0, [r7, #4]
  /* NOTE : This is function could be implemented in user file
            when the callback is needed,
  */

}
 800deec:	bf00      	nop
 800deee:	370c      	adds	r7, #12
 800def0:	46bd      	mov	sp, r7
 800def2:	bc80      	pop	{r7}
 800def4:	4770      	bx	lr

0800def6 <USBD_CDC_Init>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t  USBD_CDC_Init(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800def6:	b580      	push	{r7, lr}
 800def8:	b084      	sub	sp, #16
 800defa:	af00      	add	r7, sp, #0
 800defc:	6078      	str	r0, [r7, #4]
 800defe:	460b      	mov	r3, r1
 800df00:	70fb      	strb	r3, [r7, #3]
  uint8_t ret = 0U;
 800df02:	2300      	movs	r3, #0
 800df04:	73fb      	strb	r3, [r7, #15]
  USBD_CDC_HandleTypeDef   *hcdc;

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 800df06:	687b      	ldr	r3, [r7, #4]
 800df08:	7c1b      	ldrb	r3, [r3, #16]
 800df0a:	2b00      	cmp	r3, #0
 800df0c:	d115      	bne.n	800df3a <USBD_CDC_Init+0x44>
  {
    /* Open EP IN */
    USBD_LL_OpenEP(pdev, CDC_IN_EP, USBD_EP_TYPE_BULK,
 800df0e:	f44f 7300 	mov.w	r3, #512	; 0x200
 800df12:	2202      	movs	r2, #2
 800df14:	2181      	movs	r1, #129	; 0x81
 800df16:	6878      	ldr	r0, [r7, #4]
 800df18:	f006 fd1f 	bl	801495a <USBD_LL_OpenEP>
                   CDC_DATA_HS_IN_PACKET_SIZE);

    pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 1U;
 800df1c:	687b      	ldr	r3, [r7, #4]
 800df1e:	2201      	movs	r2, #1
 800df20:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Open EP OUT */
    USBD_LL_OpenEP(pdev, CDC_OUT_EP, USBD_EP_TYPE_BULK,
 800df22:	f44f 7300 	mov.w	r3, #512	; 0x200
 800df26:	2202      	movs	r2, #2
 800df28:	2101      	movs	r1, #1
 800df2a:	6878      	ldr	r0, [r7, #4]
 800df2c:	f006 fd15 	bl	801495a <USBD_LL_OpenEP>
                   CDC_DATA_HS_OUT_PACKET_SIZE);

    pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 1U;
 800df30:	687b      	ldr	r3, [r7, #4]
 800df32:	2201      	movs	r2, #1
 800df34:	f8c3 216c 	str.w	r2, [r3, #364]	; 0x16c
 800df38:	e012      	b.n	800df60 <USBD_CDC_Init+0x6a>

  }
  else
  {
    /* Open EP IN */
    USBD_LL_OpenEP(pdev, CDC_IN_EP, USBD_EP_TYPE_BULK,
 800df3a:	2340      	movs	r3, #64	; 0x40
 800df3c:	2202      	movs	r2, #2
 800df3e:	2181      	movs	r1, #129	; 0x81
 800df40:	6878      	ldr	r0, [r7, #4]
 800df42:	f006 fd0a 	bl	801495a <USBD_LL_OpenEP>
                   CDC_DATA_FS_IN_PACKET_SIZE);

    pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 1U;
 800df46:	687b      	ldr	r3, [r7, #4]
 800df48:	2201      	movs	r2, #1
 800df4a:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Open EP OUT */
    USBD_LL_OpenEP(pdev, CDC_OUT_EP, USBD_EP_TYPE_BULK,
 800df4c:	2340      	movs	r3, #64	; 0x40
 800df4e:	2202      	movs	r2, #2
 800df50:	2101      	movs	r1, #1
 800df52:	6878      	ldr	r0, [r7, #4]
 800df54:	f006 fd01 	bl	801495a <USBD_LL_OpenEP>
                   CDC_DATA_FS_OUT_PACKET_SIZE);

    pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 1U;
 800df58:	687b      	ldr	r3, [r7, #4]
 800df5a:	2201      	movs	r2, #1
 800df5c:	f8c3 216c 	str.w	r2, [r3, #364]	; 0x16c
  }
  /* Open Command IN EP */
  USBD_LL_OpenEP(pdev, CDC_CMD_EP, USBD_EP_TYPE_INTR, CDC_CMD_PACKET_SIZE);
 800df60:	2308      	movs	r3, #8
 800df62:	2203      	movs	r2, #3
 800df64:	2182      	movs	r1, #130	; 0x82
 800df66:	6878      	ldr	r0, [r7, #4]
 800df68:	f006 fcf7 	bl	801495a <USBD_LL_OpenEP>
  pdev->ep_in[CDC_CMD_EP & 0xFU].is_used = 1U;
 800df6c:	687b      	ldr	r3, [r7, #4]
 800df6e:	2201      	movs	r2, #1
 800df70:	641a      	str	r2, [r3, #64]	; 0x40

  pdev->pClassData = USBD_malloc(sizeof(USBD_CDC_HandleTypeDef));
 800df72:	f44f 7007 	mov.w	r0, #540	; 0x21c
 800df76:	f006 fe6b 	bl	8014c50 <malloc>
 800df7a:	4603      	mov	r3, r0
 800df7c:	461a      	mov	r2, r3
 800df7e:	687b      	ldr	r3, [r7, #4]
 800df80:	f8c3 22b8 	str.w	r2, [r3, #696]	; 0x2b8
  memset(pdev->pClassData,0,sizeof(USBD_CDC_HandleTypeDef)); // THIS LINE WAS ADDED
 800df84:	687b      	ldr	r3, [r7, #4]
 800df86:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800df8a:	f44f 7207 	mov.w	r2, #540	; 0x21c
 800df8e:	2100      	movs	r1, #0
 800df90:	4618      	mov	r0, r3
 800df92:	f006 fe87 	bl	8014ca4 <memset>
  if (pdev->pClassData == NULL)
 800df96:	687b      	ldr	r3, [r7, #4]
 800df98:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800df9c:	2b00      	cmp	r3, #0
 800df9e:	d102      	bne.n	800dfa6 <USBD_CDC_Init+0xb0>
  {
    ret = 1U;
 800dfa0:	2301      	movs	r3, #1
 800dfa2:	73fb      	strb	r3, [r7, #15]
 800dfa4:	e026      	b.n	800dff4 <USBD_CDC_Init+0xfe>
  }
  else
  {
    hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 800dfa6:	687b      	ldr	r3, [r7, #4]
 800dfa8:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800dfac:	60bb      	str	r3, [r7, #8]

    /* Init  physical Interface components */
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Init();
 800dfae:	687b      	ldr	r3, [r7, #4]
 800dfb0:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800dfb4:	681b      	ldr	r3, [r3, #0]
 800dfb6:	4798      	blx	r3

    /* Init Xfer states */
    hcdc->TxState = 0U;
 800dfb8:	68bb      	ldr	r3, [r7, #8]
 800dfba:	2200      	movs	r2, #0
 800dfbc:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
    hcdc->RxState = 0U;
 800dfc0:	68bb      	ldr	r3, [r7, #8]
 800dfc2:	2200      	movs	r2, #0
 800dfc4:	f8c3 2218 	str.w	r2, [r3, #536]	; 0x218

    if (pdev->dev_speed == USBD_SPEED_HIGH)
 800dfc8:	687b      	ldr	r3, [r7, #4]
 800dfca:	7c1b      	ldrb	r3, [r3, #16]
 800dfcc:	2b00      	cmp	r3, #0
 800dfce:	d109      	bne.n	800dfe4 <USBD_CDC_Init+0xee>
    {
      /* Prepare Out endpoint to receive next packet */
      USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 800dfd0:	68bb      	ldr	r3, [r7, #8]
 800dfd2:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 800dfd6:	f44f 7300 	mov.w	r3, #512	; 0x200
 800dfda:	2101      	movs	r1, #1
 800dfdc:	6878      	ldr	r0, [r7, #4]
 800dfde:	f006 fdac 	bl	8014b3a <USBD_LL_PrepareReceive>
 800dfe2:	e007      	b.n	800dff4 <USBD_CDC_Init+0xfe>
                             CDC_DATA_HS_OUT_PACKET_SIZE);
    }
    else
    {
      /* Prepare Out endpoint to receive next packet */
      USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 800dfe4:	68bb      	ldr	r3, [r7, #8]
 800dfe6:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 800dfea:	2340      	movs	r3, #64	; 0x40
 800dfec:	2101      	movs	r1, #1
 800dfee:	6878      	ldr	r0, [r7, #4]
 800dff0:	f006 fda3 	bl	8014b3a <USBD_LL_PrepareReceive>
                             CDC_DATA_FS_OUT_PACKET_SIZE);
    }
  }
  return ret;
 800dff4:	7bfb      	ldrb	r3, [r7, #15]
}
 800dff6:	4618      	mov	r0, r3
 800dff8:	3710      	adds	r7, #16
 800dffa:	46bd      	mov	sp, r7
 800dffc:	bd80      	pop	{r7, pc}

0800dffe <USBD_CDC_DeInit>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t  USBD_CDC_DeInit(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800dffe:	b580      	push	{r7, lr}
 800e000:	b084      	sub	sp, #16
 800e002:	af00      	add	r7, sp, #0
 800e004:	6078      	str	r0, [r7, #4]
 800e006:	460b      	mov	r3, r1
 800e008:	70fb      	strb	r3, [r7, #3]
  uint8_t ret = 0U;
 800e00a:	2300      	movs	r3, #0
 800e00c:	73fb      	strb	r3, [r7, #15]

  /* Close EP IN */
  USBD_LL_CloseEP(pdev, CDC_IN_EP);
 800e00e:	2181      	movs	r1, #129	; 0x81
 800e010:	6878      	ldr	r0, [r7, #4]
 800e012:	f006 fcc8 	bl	80149a6 <USBD_LL_CloseEP>
  pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 0U;
 800e016:	687b      	ldr	r3, [r7, #4]
 800e018:	2200      	movs	r2, #0
 800e01a:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Close EP OUT */
  USBD_LL_CloseEP(pdev, CDC_OUT_EP);
 800e01c:	2101      	movs	r1, #1
 800e01e:	6878      	ldr	r0, [r7, #4]
 800e020:	f006 fcc1 	bl	80149a6 <USBD_LL_CloseEP>
  pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 0U;
 800e024:	687b      	ldr	r3, [r7, #4]
 800e026:	2200      	movs	r2, #0
 800e028:	f8c3 216c 	str.w	r2, [r3, #364]	; 0x16c

  /* Close Command IN EP */
  USBD_LL_CloseEP(pdev, CDC_CMD_EP);
 800e02c:	2182      	movs	r1, #130	; 0x82
 800e02e:	6878      	ldr	r0, [r7, #4]
 800e030:	f006 fcb9 	bl	80149a6 <USBD_LL_CloseEP>
  pdev->ep_in[CDC_CMD_EP & 0xFU].is_used = 0U;
 800e034:	687b      	ldr	r3, [r7, #4]
 800e036:	2200      	movs	r2, #0
 800e038:	641a      	str	r2, [r3, #64]	; 0x40

  /* DeInit  physical Interface components */
  if (pdev->pClassData != NULL)
 800e03a:	687b      	ldr	r3, [r7, #4]
 800e03c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800e040:	2b00      	cmp	r3, #0
 800e042:	d00e      	beq.n	800e062 <USBD_CDC_DeInit+0x64>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->DeInit();
 800e044:	687b      	ldr	r3, [r7, #4]
 800e046:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800e04a:	685b      	ldr	r3, [r3, #4]
 800e04c:	4798      	blx	r3
    USBD_free(pdev->pClassData);
 800e04e:	687b      	ldr	r3, [r7, #4]
 800e050:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800e054:	4618      	mov	r0, r3
 800e056:	f006 fe03 	bl	8014c60 <free>
    pdev->pClassData = NULL;
 800e05a:	687b      	ldr	r3, [r7, #4]
 800e05c:	2200      	movs	r2, #0
 800e05e:	f8c3 22b8 	str.w	r2, [r3, #696]	; 0x2b8
  }

  return ret;
 800e062:	7bfb      	ldrb	r3, [r7, #15]
}
 800e064:	4618      	mov	r0, r3
 800e066:	3710      	adds	r7, #16
 800e068:	46bd      	mov	sp, r7
 800e06a:	bd80      	pop	{r7, pc}

0800e06c <USBD_CDC_Setup>:
  * @param  req: usb requests
  * @retval status
  */
static uint8_t  USBD_CDC_Setup(USBD_HandleTypeDef *pdev,
                               USBD_SetupReqTypedef *req)
{
 800e06c:	b580      	push	{r7, lr}
 800e06e:	b086      	sub	sp, #24
 800e070:	af00      	add	r7, sp, #0
 800e072:	6078      	str	r0, [r7, #4]
 800e074:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 800e076:	687b      	ldr	r3, [r7, #4]
 800e078:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800e07c:	613b      	str	r3, [r7, #16]
  uint8_t ifalt = 0U;
 800e07e:	2300      	movs	r3, #0
 800e080:	73fb      	strb	r3, [r7, #15]
  uint16_t status_info = 0U;
 800e082:	2300      	movs	r3, #0
 800e084:	81bb      	strh	r3, [r7, #12]
  uint8_t ret = USBD_OK;
 800e086:	2300      	movs	r3, #0
 800e088:	75fb      	strb	r3, [r7, #23]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800e08a:	683b      	ldr	r3, [r7, #0]
 800e08c:	781b      	ldrb	r3, [r3, #0]
 800e08e:	f003 0360 	and.w	r3, r3, #96	; 0x60
 800e092:	2b00      	cmp	r3, #0
 800e094:	d039      	beq.n	800e10a <USBD_CDC_Setup+0x9e>
 800e096:	2b20      	cmp	r3, #32
 800e098:	d17c      	bne.n	800e194 <USBD_CDC_Setup+0x128>
  {
    case USB_REQ_TYPE_CLASS :
      if (req->wLength)
 800e09a:	683b      	ldr	r3, [r7, #0]
 800e09c:	88db      	ldrh	r3, [r3, #6]
 800e09e:	2b00      	cmp	r3, #0
 800e0a0:	d029      	beq.n	800e0f6 <USBD_CDC_Setup+0x8a>
      {
        if (req->bmRequest & 0x80U)
 800e0a2:	683b      	ldr	r3, [r7, #0]
 800e0a4:	781b      	ldrb	r3, [r3, #0]
 800e0a6:	b25b      	sxtb	r3, r3
 800e0a8:	2b00      	cmp	r3, #0
 800e0aa:	da11      	bge.n	800e0d0 <USBD_CDC_Setup+0x64>
        {
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 800e0ac:	687b      	ldr	r3, [r7, #4]
 800e0ae:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800e0b2:	689b      	ldr	r3, [r3, #8]
 800e0b4:	683a      	ldr	r2, [r7, #0]
 800e0b6:	7850      	ldrb	r0, [r2, #1]
                                                            (uint8_t *)(void *)hcdc->data,
 800e0b8:	6939      	ldr	r1, [r7, #16]
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 800e0ba:	683a      	ldr	r2, [r7, #0]
 800e0bc:	88d2      	ldrh	r2, [r2, #6]
 800e0be:	4798      	blx	r3
                                                            req->wLength);

          USBD_CtlSendData(pdev, (uint8_t *)(void *)hcdc->data, req->wLength);
 800e0c0:	6939      	ldr	r1, [r7, #16]
 800e0c2:	683b      	ldr	r3, [r7, #0]
 800e0c4:	88db      	ldrh	r3, [r3, #6]
 800e0c6:	461a      	mov	r2, r3
 800e0c8:	6878      	ldr	r0, [r7, #4]
 800e0ca:	f001 fa31 	bl	800f530 <USBD_CtlSendData>
      else
      {
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
                                                          (uint8_t *)(void *)req, 0U);
      }
      break;
 800e0ce:	e068      	b.n	800e1a2 <USBD_CDC_Setup+0x136>
          hcdc->CmdOpCode = req->bRequest;
 800e0d0:	683b      	ldr	r3, [r7, #0]
 800e0d2:	785a      	ldrb	r2, [r3, #1]
 800e0d4:	693b      	ldr	r3, [r7, #16]
 800e0d6:	f883 2200 	strb.w	r2, [r3, #512]	; 0x200
          hcdc->CmdLength = (uint8_t)req->wLength;
 800e0da:	683b      	ldr	r3, [r7, #0]
 800e0dc:	88db      	ldrh	r3, [r3, #6]
 800e0de:	b2da      	uxtb	r2, r3
 800e0e0:	693b      	ldr	r3, [r7, #16]
 800e0e2:	f883 2201 	strb.w	r2, [r3, #513]	; 0x201
          USBD_CtlPrepareRx(pdev, (uint8_t *)(void *)hcdc->data, req->wLength);
 800e0e6:	6939      	ldr	r1, [r7, #16]
 800e0e8:	683b      	ldr	r3, [r7, #0]
 800e0ea:	88db      	ldrh	r3, [r3, #6]
 800e0ec:	461a      	mov	r2, r3
 800e0ee:	6878      	ldr	r0, [r7, #4]
 800e0f0:	f001 fa4c 	bl	800f58c <USBD_CtlPrepareRx>
      break;
 800e0f4:	e055      	b.n	800e1a2 <USBD_CDC_Setup+0x136>
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 800e0f6:	687b      	ldr	r3, [r7, #4]
 800e0f8:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800e0fc:	689b      	ldr	r3, [r3, #8]
 800e0fe:	683a      	ldr	r2, [r7, #0]
 800e100:	7850      	ldrb	r0, [r2, #1]
 800e102:	2200      	movs	r2, #0
 800e104:	6839      	ldr	r1, [r7, #0]
 800e106:	4798      	blx	r3
      break;
 800e108:	e04b      	b.n	800e1a2 <USBD_CDC_Setup+0x136>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800e10a:	683b      	ldr	r3, [r7, #0]
 800e10c:	785b      	ldrb	r3, [r3, #1]
 800e10e:	2b0a      	cmp	r3, #10
 800e110:	d017      	beq.n	800e142 <USBD_CDC_Setup+0xd6>
 800e112:	2b0b      	cmp	r3, #11
 800e114:	d029      	beq.n	800e16a <USBD_CDC_Setup+0xfe>
 800e116:	2b00      	cmp	r3, #0
 800e118:	d133      	bne.n	800e182 <USBD_CDC_Setup+0x116>
      {
        case USB_REQ_GET_STATUS:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800e11a:	687b      	ldr	r3, [r7, #4]
 800e11c:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800e120:	2b03      	cmp	r3, #3
 800e122:	d107      	bne.n	800e134 <USBD_CDC_Setup+0xc8>
          {
            USBD_CtlSendData(pdev, (uint8_t *)(void *)&status_info, 2U);
 800e124:	f107 030c 	add.w	r3, r7, #12
 800e128:	2202      	movs	r2, #2
 800e12a:	4619      	mov	r1, r3
 800e12c:	6878      	ldr	r0, [r7, #4]
 800e12e:	f001 f9ff 	bl	800f530 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 800e132:	e02e      	b.n	800e192 <USBD_CDC_Setup+0x126>
            USBD_CtlError(pdev, req);
 800e134:	6839      	ldr	r1, [r7, #0]
 800e136:	6878      	ldr	r0, [r7, #4]
 800e138:	f001 f990 	bl	800f45c <USBD_CtlError>
            ret = USBD_FAIL;
 800e13c:	2302      	movs	r3, #2
 800e13e:	75fb      	strb	r3, [r7, #23]
          break;
 800e140:	e027      	b.n	800e192 <USBD_CDC_Setup+0x126>

        case USB_REQ_GET_INTERFACE:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800e142:	687b      	ldr	r3, [r7, #4]
 800e144:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800e148:	2b03      	cmp	r3, #3
 800e14a:	d107      	bne.n	800e15c <USBD_CDC_Setup+0xf0>
          {
            USBD_CtlSendData(pdev, &ifalt, 1U);
 800e14c:	f107 030f 	add.w	r3, r7, #15
 800e150:	2201      	movs	r2, #1
 800e152:	4619      	mov	r1, r3
 800e154:	6878      	ldr	r0, [r7, #4]
 800e156:	f001 f9eb 	bl	800f530 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 800e15a:	e01a      	b.n	800e192 <USBD_CDC_Setup+0x126>
            USBD_CtlError(pdev, req);
 800e15c:	6839      	ldr	r1, [r7, #0]
 800e15e:	6878      	ldr	r0, [r7, #4]
 800e160:	f001 f97c 	bl	800f45c <USBD_CtlError>
            ret = USBD_FAIL;
 800e164:	2302      	movs	r3, #2
 800e166:	75fb      	strb	r3, [r7, #23]
          break;
 800e168:	e013      	b.n	800e192 <USBD_CDC_Setup+0x126>

        case USB_REQ_SET_INTERFACE:
          if (pdev->dev_state != USBD_STATE_CONFIGURED)
 800e16a:	687b      	ldr	r3, [r7, #4]
 800e16c:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800e170:	2b03      	cmp	r3, #3
 800e172:	d00d      	beq.n	800e190 <USBD_CDC_Setup+0x124>
          {
            USBD_CtlError(pdev, req);
 800e174:	6839      	ldr	r1, [r7, #0]
 800e176:	6878      	ldr	r0, [r7, #4]
 800e178:	f001 f970 	bl	800f45c <USBD_CtlError>
            ret = USBD_FAIL;
 800e17c:	2302      	movs	r3, #2
 800e17e:	75fb      	strb	r3, [r7, #23]
          }
          break;
 800e180:	e006      	b.n	800e190 <USBD_CDC_Setup+0x124>

        default:
          USBD_CtlError(pdev, req);
 800e182:	6839      	ldr	r1, [r7, #0]
 800e184:	6878      	ldr	r0, [r7, #4]
 800e186:	f001 f969 	bl	800f45c <USBD_CtlError>
          ret = USBD_FAIL;
 800e18a:	2302      	movs	r3, #2
 800e18c:	75fb      	strb	r3, [r7, #23]
          break;
 800e18e:	e000      	b.n	800e192 <USBD_CDC_Setup+0x126>
          break;
 800e190:	bf00      	nop
      }
      break;
 800e192:	e006      	b.n	800e1a2 <USBD_CDC_Setup+0x136>

    default:
      USBD_CtlError(pdev, req);
 800e194:	6839      	ldr	r1, [r7, #0]
 800e196:	6878      	ldr	r0, [r7, #4]
 800e198:	f001 f960 	bl	800f45c <USBD_CtlError>
      ret = USBD_FAIL;
 800e19c:	2302      	movs	r3, #2
 800e19e:	75fb      	strb	r3, [r7, #23]
      break;
 800e1a0:	bf00      	nop
  }

  return ret;
 800e1a2:	7dfb      	ldrb	r3, [r7, #23]
}
 800e1a4:	4618      	mov	r0, r3
 800e1a6:	3718      	adds	r7, #24
 800e1a8:	46bd      	mov	sp, r7
 800e1aa:	bd80      	pop	{r7, pc}

0800e1ac <USBD_CDC_DataIn>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t  USBD_CDC_DataIn(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 800e1ac:	b580      	push	{r7, lr}
 800e1ae:	b084      	sub	sp, #16
 800e1b0:	af00      	add	r7, sp, #0
 800e1b2:	6078      	str	r0, [r7, #4]
 800e1b4:	460b      	mov	r3, r1
 800e1b6:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 800e1b8:	687b      	ldr	r3, [r7, #4]
 800e1ba:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800e1be:	60fb      	str	r3, [r7, #12]
  PCD_HandleTypeDef *hpcd = pdev->pData;
 800e1c0:	687b      	ldr	r3, [r7, #4]
 800e1c2:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800e1c6:	60bb      	str	r3, [r7, #8]

  if (pdev->pClassData != NULL)
 800e1c8:	687b      	ldr	r3, [r7, #4]
 800e1ca:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800e1ce:	2b00      	cmp	r3, #0
 800e1d0:	d03a      	beq.n	800e248 <USBD_CDC_DataIn+0x9c>
  {
    if ((pdev->ep_in[epnum].total_length > 0U) && ((pdev->ep_in[epnum].total_length % hpcd->IN_ep[epnum].maxpacket) == 0U))
 800e1d2:	78fa      	ldrb	r2, [r7, #3]
 800e1d4:	6879      	ldr	r1, [r7, #4]
 800e1d6:	4613      	mov	r3, r2
 800e1d8:	009b      	lsls	r3, r3, #2
 800e1da:	4413      	add	r3, r2
 800e1dc:	009b      	lsls	r3, r3, #2
 800e1de:	440b      	add	r3, r1
 800e1e0:	331c      	adds	r3, #28
 800e1e2:	681b      	ldr	r3, [r3, #0]
 800e1e4:	2b00      	cmp	r3, #0
 800e1e6:	d029      	beq.n	800e23c <USBD_CDC_DataIn+0x90>
 800e1e8:	78fa      	ldrb	r2, [r7, #3]
 800e1ea:	6879      	ldr	r1, [r7, #4]
 800e1ec:	4613      	mov	r3, r2
 800e1ee:	009b      	lsls	r3, r3, #2
 800e1f0:	4413      	add	r3, r2
 800e1f2:	009b      	lsls	r3, r3, #2
 800e1f4:	440b      	add	r3, r1
 800e1f6:	331c      	adds	r3, #28
 800e1f8:	681a      	ldr	r2, [r3, #0]
 800e1fa:	78f9      	ldrb	r1, [r7, #3]
 800e1fc:	68b8      	ldr	r0, [r7, #8]
 800e1fe:	460b      	mov	r3, r1
 800e200:	00db      	lsls	r3, r3, #3
 800e202:	1a5b      	subs	r3, r3, r1
 800e204:	009b      	lsls	r3, r3, #2
 800e206:	4403      	add	r3, r0
 800e208:	3344      	adds	r3, #68	; 0x44
 800e20a:	681b      	ldr	r3, [r3, #0]
 800e20c:	fbb2 f1f3 	udiv	r1, r2, r3
 800e210:	fb03 f301 	mul.w	r3, r3, r1
 800e214:	1ad3      	subs	r3, r2, r3
 800e216:	2b00      	cmp	r3, #0
 800e218:	d110      	bne.n	800e23c <USBD_CDC_DataIn+0x90>
    {
      /* Update the packet total length */
      pdev->ep_in[epnum].total_length = 0U;
 800e21a:	78fa      	ldrb	r2, [r7, #3]
 800e21c:	6879      	ldr	r1, [r7, #4]
 800e21e:	4613      	mov	r3, r2
 800e220:	009b      	lsls	r3, r3, #2
 800e222:	4413      	add	r3, r2
 800e224:	009b      	lsls	r3, r3, #2
 800e226:	440b      	add	r3, r1
 800e228:	331c      	adds	r3, #28
 800e22a:	2200      	movs	r2, #0
 800e22c:	601a      	str	r2, [r3, #0]

      /* Send ZLP */
      USBD_LL_Transmit(pdev, epnum, NULL, 0U);
 800e22e:	78f9      	ldrb	r1, [r7, #3]
 800e230:	2300      	movs	r3, #0
 800e232:	2200      	movs	r2, #0
 800e234:	6878      	ldr	r0, [r7, #4]
 800e236:	f006 fc5d 	bl	8014af4 <USBD_LL_Transmit>
 800e23a:	e003      	b.n	800e244 <USBD_CDC_DataIn+0x98>
    }
    else
    {
      hcdc->TxState = 0U;
 800e23c:	68fb      	ldr	r3, [r7, #12]
 800e23e:	2200      	movs	r2, #0
 800e240:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
    }
    return USBD_OK;
 800e244:	2300      	movs	r3, #0
 800e246:	e000      	b.n	800e24a <USBD_CDC_DataIn+0x9e>
  }
  else
  {
    return USBD_FAIL;
 800e248:	2302      	movs	r3, #2
  }
}
 800e24a:	4618      	mov	r0, r3
 800e24c:	3710      	adds	r7, #16
 800e24e:	46bd      	mov	sp, r7
 800e250:	bd80      	pop	{r7, pc}

0800e252 <USBD_CDC_DataOut>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t  USBD_CDC_DataOut(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 800e252:	b580      	push	{r7, lr}
 800e254:	b084      	sub	sp, #16
 800e256:	af00      	add	r7, sp, #0
 800e258:	6078      	str	r0, [r7, #4]
 800e25a:	460b      	mov	r3, r1
 800e25c:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 800e25e:	687b      	ldr	r3, [r7, #4]
 800e260:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800e264:	60fb      	str	r3, [r7, #12]

  /* Get the received data length */
  hcdc->RxLength = USBD_LL_GetRxDataSize(pdev, epnum);
 800e266:	78fb      	ldrb	r3, [r7, #3]
 800e268:	4619      	mov	r1, r3
 800e26a:	6878      	ldr	r0, [r7, #4]
 800e26c:	f006 fc88 	bl	8014b80 <USBD_LL_GetRxDataSize>
 800e270:	4602      	mov	r2, r0
 800e272:	68fb      	ldr	r3, [r7, #12]
 800e274:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

  /* USB data will be immediately processed, this allow next USB traffic being
  NAKed till the end of the application Xfer */
  if (pdev->pClassData != NULL)
 800e278:	687b      	ldr	r3, [r7, #4]
 800e27a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800e27e:	2b00      	cmp	r3, #0
 800e280:	d00d      	beq.n	800e29e <USBD_CDC_DataOut+0x4c>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Receive(hcdc->RxBuffer, &hcdc->RxLength);
 800e282:	687b      	ldr	r3, [r7, #4]
 800e284:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800e288:	68db      	ldr	r3, [r3, #12]
 800e28a:	68fa      	ldr	r2, [r7, #12]
 800e28c:	f8d2 0204 	ldr.w	r0, [r2, #516]	; 0x204
 800e290:	68fa      	ldr	r2, [r7, #12]
 800e292:	f502 7203 	add.w	r2, r2, #524	; 0x20c
 800e296:	4611      	mov	r1, r2
 800e298:	4798      	blx	r3

    return USBD_OK;
 800e29a:	2300      	movs	r3, #0
 800e29c:	e000      	b.n	800e2a0 <USBD_CDC_DataOut+0x4e>
  }
  else
  {
    return USBD_FAIL;
 800e29e:	2302      	movs	r3, #2
  }
}
 800e2a0:	4618      	mov	r0, r3
 800e2a2:	3710      	adds	r7, #16
 800e2a4:	46bd      	mov	sp, r7
 800e2a6:	bd80      	pop	{r7, pc}

0800e2a8 <USBD_CDC_EP0_RxReady>:
  *         Handle EP0 Rx Ready event
  * @param  pdev: device instance
  * @retval status
  */
static uint8_t  USBD_CDC_EP0_RxReady(USBD_HandleTypeDef *pdev)
{
 800e2a8:	b580      	push	{r7, lr}
 800e2aa:	b084      	sub	sp, #16
 800e2ac:	af00      	add	r7, sp, #0
 800e2ae:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 800e2b0:	687b      	ldr	r3, [r7, #4]
 800e2b2:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800e2b6:	60fb      	str	r3, [r7, #12]

  if ((pdev->pUserData != NULL) && (hcdc->CmdOpCode != 0xFFU))
 800e2b8:	687b      	ldr	r3, [r7, #4]
 800e2ba:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800e2be:	2b00      	cmp	r3, #0
 800e2c0:	d015      	beq.n	800e2ee <USBD_CDC_EP0_RxReady+0x46>
 800e2c2:	68fb      	ldr	r3, [r7, #12]
 800e2c4:	f893 3200 	ldrb.w	r3, [r3, #512]	; 0x200
 800e2c8:	2bff      	cmp	r3, #255	; 0xff
 800e2ca:	d010      	beq.n	800e2ee <USBD_CDC_EP0_RxReady+0x46>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(hcdc->CmdOpCode,
 800e2cc:	687b      	ldr	r3, [r7, #4]
 800e2ce:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800e2d2:	689b      	ldr	r3, [r3, #8]
 800e2d4:	68fa      	ldr	r2, [r7, #12]
 800e2d6:	f892 0200 	ldrb.w	r0, [r2, #512]	; 0x200
                                                      (uint8_t *)(void *)hcdc->data,
 800e2da:	68f9      	ldr	r1, [r7, #12]
                                                      (uint16_t)hcdc->CmdLength);
 800e2dc:	68fa      	ldr	r2, [r7, #12]
 800e2de:	f892 2201 	ldrb.w	r2, [r2, #513]	; 0x201
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(hcdc->CmdOpCode,
 800e2e2:	b292      	uxth	r2, r2
 800e2e4:	4798      	blx	r3
    hcdc->CmdOpCode = 0xFFU;
 800e2e6:	68fb      	ldr	r3, [r7, #12]
 800e2e8:	22ff      	movs	r2, #255	; 0xff
 800e2ea:	f883 2200 	strb.w	r2, [r3, #512]	; 0x200

  }
  return USBD_OK;
 800e2ee:	2300      	movs	r3, #0
}
 800e2f0:	4618      	mov	r0, r3
 800e2f2:	3710      	adds	r7, #16
 800e2f4:	46bd      	mov	sp, r7
 800e2f6:	bd80      	pop	{r7, pc}

0800e2f8 <USBD_CDC_GetFSCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t  *USBD_CDC_GetFSCfgDesc(uint16_t *length)
{
 800e2f8:	b480      	push	{r7}
 800e2fa:	b083      	sub	sp, #12
 800e2fc:	af00      	add	r7, sp, #0
 800e2fe:	6078      	str	r0, [r7, #4]
  *length = sizeof(USBD_CDC_CfgFSDesc);
 800e300:	687b      	ldr	r3, [r7, #4]
 800e302:	2243      	movs	r2, #67	; 0x43
 800e304:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgFSDesc;
 800e306:	4b03      	ldr	r3, [pc, #12]	; (800e314 <USBD_CDC_GetFSCfgDesc+0x1c>)
}
 800e308:	4618      	mov	r0, r3
 800e30a:	370c      	adds	r7, #12
 800e30c:	46bd      	mov	sp, r7
 800e30e:	bc80      	pop	{r7}
 800e310:	4770      	bx	lr
 800e312:	bf00      	nop
 800e314:	20000098 	.word	0x20000098

0800e318 <USBD_CDC_GetHSCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t  *USBD_CDC_GetHSCfgDesc(uint16_t *length)
{
 800e318:	b480      	push	{r7}
 800e31a:	b083      	sub	sp, #12
 800e31c:	af00      	add	r7, sp, #0
 800e31e:	6078      	str	r0, [r7, #4]
  *length = sizeof(USBD_CDC_CfgHSDesc);
 800e320:	687b      	ldr	r3, [r7, #4]
 800e322:	2243      	movs	r2, #67	; 0x43
 800e324:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgHSDesc;
 800e326:	4b03      	ldr	r3, [pc, #12]	; (800e334 <USBD_CDC_GetHSCfgDesc+0x1c>)
}
 800e328:	4618      	mov	r0, r3
 800e32a:	370c      	adds	r7, #12
 800e32c:	46bd      	mov	sp, r7
 800e32e:	bc80      	pop	{r7}
 800e330:	4770      	bx	lr
 800e332:	bf00      	nop
 800e334:	20000054 	.word	0x20000054

0800e338 <USBD_CDC_GetOtherSpeedCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t  *USBD_CDC_GetOtherSpeedCfgDesc(uint16_t *length)
{
 800e338:	b480      	push	{r7}
 800e33a:	b083      	sub	sp, #12
 800e33c:	af00      	add	r7, sp, #0
 800e33e:	6078      	str	r0, [r7, #4]
  *length = sizeof(USBD_CDC_OtherSpeedCfgDesc);
 800e340:	687b      	ldr	r3, [r7, #4]
 800e342:	2243      	movs	r2, #67	; 0x43
 800e344:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_OtherSpeedCfgDesc;
 800e346:	4b03      	ldr	r3, [pc, #12]	; (800e354 <USBD_CDC_GetOtherSpeedCfgDesc+0x1c>)
}
 800e348:	4618      	mov	r0, r3
 800e34a:	370c      	adds	r7, #12
 800e34c:	46bd      	mov	sp, r7
 800e34e:	bc80      	pop	{r7}
 800e350:	4770      	bx	lr
 800e352:	bf00      	nop
 800e354:	200000dc 	.word	0x200000dc

0800e358 <USBD_CDC_GetDeviceQualifierDescriptor>:
*         return Device Qualifier descriptor
* @param  length : pointer data length
* @retval pointer to descriptor buffer
*/
uint8_t  *USBD_CDC_GetDeviceQualifierDescriptor(uint16_t *length)
{
 800e358:	b480      	push	{r7}
 800e35a:	b083      	sub	sp, #12
 800e35c:	af00      	add	r7, sp, #0
 800e35e:	6078      	str	r0, [r7, #4]
  *length = sizeof(USBD_CDC_DeviceQualifierDesc);
 800e360:	687b      	ldr	r3, [r7, #4]
 800e362:	220a      	movs	r2, #10
 800e364:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_DeviceQualifierDesc;
 800e366:	4b03      	ldr	r3, [pc, #12]	; (800e374 <USBD_CDC_GetDeviceQualifierDescriptor+0x1c>)
}
 800e368:	4618      	mov	r0, r3
 800e36a:	370c      	adds	r7, #12
 800e36c:	46bd      	mov	sp, r7
 800e36e:	bc80      	pop	{r7}
 800e370:	4770      	bx	lr
 800e372:	bf00      	nop
 800e374:	20000010 	.word	0x20000010

0800e378 <USBD_CDC_RegisterInterface>:
  * @param  fops: CD  Interface callback
  * @retval status
  */
uint8_t  USBD_CDC_RegisterInterface(USBD_HandleTypeDef   *pdev,
                                    USBD_CDC_ItfTypeDef *fops)
{
 800e378:	b480      	push	{r7}
 800e37a:	b085      	sub	sp, #20
 800e37c:	af00      	add	r7, sp, #0
 800e37e:	6078      	str	r0, [r7, #4]
 800e380:	6039      	str	r1, [r7, #0]
  uint8_t  ret = USBD_FAIL;
 800e382:	2302      	movs	r3, #2
 800e384:	73fb      	strb	r3, [r7, #15]

  if (fops != NULL)
 800e386:	683b      	ldr	r3, [r7, #0]
 800e388:	2b00      	cmp	r3, #0
 800e38a:	d005      	beq.n	800e398 <USBD_CDC_RegisterInterface+0x20>
  {
    pdev->pUserData = fops;
 800e38c:	687b      	ldr	r3, [r7, #4]
 800e38e:	683a      	ldr	r2, [r7, #0]
 800e390:	f8c3 22bc 	str.w	r2, [r3, #700]	; 0x2bc
    ret = USBD_OK;
 800e394:	2300      	movs	r3, #0
 800e396:	73fb      	strb	r3, [r7, #15]
  }

  return ret;
 800e398:	7bfb      	ldrb	r3, [r7, #15]
}
 800e39a:	4618      	mov	r0, r3
 800e39c:	3714      	adds	r7, #20
 800e39e:	46bd      	mov	sp, r7
 800e3a0:	bc80      	pop	{r7}
 800e3a2:	4770      	bx	lr

0800e3a4 <USBD_CDC_SetTxBuffer>:
  * @retval status
  */
uint8_t  USBD_CDC_SetTxBuffer(USBD_HandleTypeDef   *pdev,
                              uint8_t  *pbuff,
                              uint16_t length)
{
 800e3a4:	b480      	push	{r7}
 800e3a6:	b087      	sub	sp, #28
 800e3a8:	af00      	add	r7, sp, #0
 800e3aa:	60f8      	str	r0, [r7, #12]
 800e3ac:	60b9      	str	r1, [r7, #8]
 800e3ae:	4613      	mov	r3, r2
 800e3b0:	80fb      	strh	r3, [r7, #6]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 800e3b2:	68fb      	ldr	r3, [r7, #12]
 800e3b4:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800e3b8:	617b      	str	r3, [r7, #20]

  hcdc->TxBuffer = pbuff;
 800e3ba:	697b      	ldr	r3, [r7, #20]
 800e3bc:	68ba      	ldr	r2, [r7, #8]
 800e3be:	f8c3 2208 	str.w	r2, [r3, #520]	; 0x208
  hcdc->TxLength = length;
 800e3c2:	88fa      	ldrh	r2, [r7, #6]
 800e3c4:	697b      	ldr	r3, [r7, #20]
 800e3c6:	f8c3 2210 	str.w	r2, [r3, #528]	; 0x210

  return USBD_OK;
 800e3ca:	2300      	movs	r3, #0
}
 800e3cc:	4618      	mov	r0, r3
 800e3ce:	371c      	adds	r7, #28
 800e3d0:	46bd      	mov	sp, r7
 800e3d2:	bc80      	pop	{r7}
 800e3d4:	4770      	bx	lr

0800e3d6 <USBD_CDC_SetRxBuffer>:
  * @param  pbuff: Rx Buffer
  * @retval status
  */
uint8_t  USBD_CDC_SetRxBuffer(USBD_HandleTypeDef   *pdev,
                              uint8_t  *pbuff)
{
 800e3d6:	b480      	push	{r7}
 800e3d8:	b085      	sub	sp, #20
 800e3da:	af00      	add	r7, sp, #0
 800e3dc:	6078      	str	r0, [r7, #4]
 800e3de:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 800e3e0:	687b      	ldr	r3, [r7, #4]
 800e3e2:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800e3e6:	60fb      	str	r3, [r7, #12]

  hcdc->RxBuffer = pbuff;
 800e3e8:	68fb      	ldr	r3, [r7, #12]
 800e3ea:	683a      	ldr	r2, [r7, #0]
 800e3ec:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204

  return USBD_OK;
 800e3f0:	2300      	movs	r3, #0
}
 800e3f2:	4618      	mov	r0, r3
 800e3f4:	3714      	adds	r7, #20
 800e3f6:	46bd      	mov	sp, r7
 800e3f8:	bc80      	pop	{r7}
 800e3fa:	4770      	bx	lr

0800e3fc <USBD_CDC_TransmitPacket>:
  *         Transmit packet on IN endpoint
  * @param  pdev: device instance
  * @retval status
  */
uint8_t  USBD_CDC_TransmitPacket(USBD_HandleTypeDef *pdev)
{
 800e3fc:	b580      	push	{r7, lr}
 800e3fe:	b084      	sub	sp, #16
 800e400:	af00      	add	r7, sp, #0
 800e402:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 800e404:	687b      	ldr	r3, [r7, #4]
 800e406:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800e40a:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassData != NULL)
 800e40c:	687b      	ldr	r3, [r7, #4]
 800e40e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800e412:	2b00      	cmp	r3, #0
 800e414:	d01c      	beq.n	800e450 <USBD_CDC_TransmitPacket+0x54>
  {
    if (hcdc->TxState == 0U)
 800e416:	68fb      	ldr	r3, [r7, #12]
 800e418:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 800e41c:	2b00      	cmp	r3, #0
 800e41e:	d115      	bne.n	800e44c <USBD_CDC_TransmitPacket+0x50>
    {
      /* Tx Transfer in progress */
      hcdc->TxState = 1U;
 800e420:	68fb      	ldr	r3, [r7, #12]
 800e422:	2201      	movs	r2, #1
 800e424:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214

      /* Update the packet total length */
      pdev->ep_in[CDC_IN_EP & 0xFU].total_length = hcdc->TxLength;
 800e428:	68fb      	ldr	r3, [r7, #12]
 800e42a:	f8d3 2210 	ldr.w	r2, [r3, #528]	; 0x210
 800e42e:	687b      	ldr	r3, [r7, #4]
 800e430:	631a      	str	r2, [r3, #48]	; 0x30

      /* Transmit next packet */
      USBD_LL_Transmit(pdev, CDC_IN_EP, hcdc->TxBuffer,
 800e432:	68fb      	ldr	r3, [r7, #12]
 800e434:	f8d3 2208 	ldr.w	r2, [r3, #520]	; 0x208
                       (uint16_t)hcdc->TxLength);
 800e438:	68fb      	ldr	r3, [r7, #12]
 800e43a:	f8d3 3210 	ldr.w	r3, [r3, #528]	; 0x210
      USBD_LL_Transmit(pdev, CDC_IN_EP, hcdc->TxBuffer,
 800e43e:	b29b      	uxth	r3, r3
 800e440:	2181      	movs	r1, #129	; 0x81
 800e442:	6878      	ldr	r0, [r7, #4]
 800e444:	f006 fb56 	bl	8014af4 <USBD_LL_Transmit>

      return USBD_OK;
 800e448:	2300      	movs	r3, #0
 800e44a:	e002      	b.n	800e452 <USBD_CDC_TransmitPacket+0x56>
    }
    else
    {
      return USBD_BUSY;
 800e44c:	2301      	movs	r3, #1
 800e44e:	e000      	b.n	800e452 <USBD_CDC_TransmitPacket+0x56>
    }
  }
  else
  {
    return USBD_FAIL;
 800e450:	2302      	movs	r3, #2
  }
}
 800e452:	4618      	mov	r0, r3
 800e454:	3710      	adds	r7, #16
 800e456:	46bd      	mov	sp, r7
 800e458:	bd80      	pop	{r7, pc}

0800e45a <USBD_CDC_ReceivePacket>:
  *         prepare OUT Endpoint for reception
  * @param  pdev: device instance
  * @retval status
  */
uint8_t  USBD_CDC_ReceivePacket(USBD_HandleTypeDef *pdev)
{
 800e45a:	b580      	push	{r7, lr}
 800e45c:	b084      	sub	sp, #16
 800e45e:	af00      	add	r7, sp, #0
 800e460:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 800e462:	687b      	ldr	r3, [r7, #4]
 800e464:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800e468:	60fb      	str	r3, [r7, #12]

  /* Suspend or Resume USB Out process */
  if (pdev->pClassData != NULL)
 800e46a:	687b      	ldr	r3, [r7, #4]
 800e46c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800e470:	2b00      	cmp	r3, #0
 800e472:	d017      	beq.n	800e4a4 <USBD_CDC_ReceivePacket+0x4a>
  {
    if (pdev->dev_speed == USBD_SPEED_HIGH)
 800e474:	687b      	ldr	r3, [r7, #4]
 800e476:	7c1b      	ldrb	r3, [r3, #16]
 800e478:	2b00      	cmp	r3, #0
 800e47a:	d109      	bne.n	800e490 <USBD_CDC_ReceivePacket+0x36>
    {
      /* Prepare Out endpoint to receive next packet */
      USBD_LL_PrepareReceive(pdev,
 800e47c:	68fb      	ldr	r3, [r7, #12]
 800e47e:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 800e482:	f44f 7300 	mov.w	r3, #512	; 0x200
 800e486:	2101      	movs	r1, #1
 800e488:	6878      	ldr	r0, [r7, #4]
 800e48a:	f006 fb56 	bl	8014b3a <USBD_LL_PrepareReceive>
 800e48e:	e007      	b.n	800e4a0 <USBD_CDC_ReceivePacket+0x46>
                             CDC_DATA_HS_OUT_PACKET_SIZE);
    }
    else
    {
      /* Prepare Out endpoint to receive next packet */
      USBD_LL_PrepareReceive(pdev,
 800e490:	68fb      	ldr	r3, [r7, #12]
 800e492:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 800e496:	2340      	movs	r3, #64	; 0x40
 800e498:	2101      	movs	r1, #1
 800e49a:	6878      	ldr	r0, [r7, #4]
 800e49c:	f006 fb4d 	bl	8014b3a <USBD_LL_PrepareReceive>
                             CDC_OUT_EP,
                             hcdc->RxBuffer,
                             CDC_DATA_FS_OUT_PACKET_SIZE);
    }
    return USBD_OK;
 800e4a0:	2300      	movs	r3, #0
 800e4a2:	e000      	b.n	800e4a6 <USBD_CDC_ReceivePacket+0x4c>
  }
  else
  {
    return USBD_FAIL;
 800e4a4:	2302      	movs	r3, #2
  }
}
 800e4a6:	4618      	mov	r0, r3
 800e4a8:	3710      	adds	r7, #16
 800e4aa:	46bd      	mov	sp, r7
 800e4ac:	bd80      	pop	{r7, pc}

0800e4ae <USBD_Init>:
* @param  id: Low level core index
* @retval None
*/
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev,
                             USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
 800e4ae:	b580      	push	{r7, lr}
 800e4b0:	b084      	sub	sp, #16
 800e4b2:	af00      	add	r7, sp, #0
 800e4b4:	60f8      	str	r0, [r7, #12]
 800e4b6:	60b9      	str	r1, [r7, #8]
 800e4b8:	4613      	mov	r3, r2
 800e4ba:	71fb      	strb	r3, [r7, #7]
  /* Check whether the USB Host handle is valid */
  if (pdev == NULL)
 800e4bc:	68fb      	ldr	r3, [r7, #12]
 800e4be:	2b00      	cmp	r3, #0
 800e4c0:	d101      	bne.n	800e4c6 <USBD_Init+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Device handle");
#endif
    return USBD_FAIL;
 800e4c2:	2302      	movs	r3, #2
 800e4c4:	e01a      	b.n	800e4fc <USBD_Init+0x4e>
  }

  /* Unlink previous class*/
  if (pdev->pClass != NULL)
 800e4c6:	68fb      	ldr	r3, [r7, #12]
 800e4c8:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800e4cc:	2b00      	cmp	r3, #0
 800e4ce:	d003      	beq.n	800e4d8 <USBD_Init+0x2a>
  {
    pdev->pClass = NULL;
 800e4d0:	68fb      	ldr	r3, [r7, #12]
 800e4d2:	2200      	movs	r2, #0
 800e4d4:	f8c3 22b4 	str.w	r2, [r3, #692]	; 0x2b4
  }

  /* Assign USBD Descriptors */
  if (pdesc != NULL)
 800e4d8:	68bb      	ldr	r3, [r7, #8]
 800e4da:	2b00      	cmp	r3, #0
 800e4dc:	d003      	beq.n	800e4e6 <USBD_Init+0x38>
  {
    pdev->pDesc = pdesc;
 800e4de:	68fb      	ldr	r3, [r7, #12]
 800e4e0:	68ba      	ldr	r2, [r7, #8]
 800e4e2:	f8c3 22b0 	str.w	r2, [r3, #688]	; 0x2b0
  }

  /* Set Device initial State */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800e4e6:	68fb      	ldr	r3, [r7, #12]
 800e4e8:	2201      	movs	r2, #1
 800e4ea:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  pdev->id = id;
 800e4ee:	68fb      	ldr	r3, [r7, #12]
 800e4f0:	79fa      	ldrb	r2, [r7, #7]
 800e4f2:	701a      	strb	r2, [r3, #0]
  /* Initialize low level driver */
  USBD_LL_Init(pdev);
 800e4f4:	68f8      	ldr	r0, [r7, #12]
 800e4f6:	f006 f9cb 	bl	8014890 <USBD_LL_Init>

  return USBD_OK;
 800e4fa:	2300      	movs	r3, #0
}
 800e4fc:	4618      	mov	r0, r3
 800e4fe:	3710      	adds	r7, #16
 800e500:	46bd      	mov	sp, r7
 800e502:	bd80      	pop	{r7, pc}

0800e504 <USBD_RegisterClass>:
  * @param  pDevice : Device Handle
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef  USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
 800e504:	b480      	push	{r7}
 800e506:	b085      	sub	sp, #20
 800e508:	af00      	add	r7, sp, #0
 800e50a:	6078      	str	r0, [r7, #4]
 800e50c:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef status = USBD_OK;
 800e50e:	2300      	movs	r3, #0
 800e510:	73fb      	strb	r3, [r7, #15]
  if (pclass != NULL)
 800e512:	683b      	ldr	r3, [r7, #0]
 800e514:	2b00      	cmp	r3, #0
 800e516:	d006      	beq.n	800e526 <USBD_RegisterClass+0x22>
  {
    /* link the class to the USB Device handle */
    pdev->pClass = pclass;
 800e518:	687b      	ldr	r3, [r7, #4]
 800e51a:	683a      	ldr	r2, [r7, #0]
 800e51c:	f8c3 22b4 	str.w	r2, [r3, #692]	; 0x2b4
    status = USBD_OK;
 800e520:	2300      	movs	r3, #0
 800e522:	73fb      	strb	r3, [r7, #15]
 800e524:	e001      	b.n	800e52a <USBD_RegisterClass+0x26>
  else
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Class handle");
#endif
    status = USBD_FAIL;
 800e526:	2302      	movs	r3, #2
 800e528:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 800e52a:	7bfb      	ldrb	r3, [r7, #15]
}
 800e52c:	4618      	mov	r0, r3
 800e52e:	3714      	adds	r7, #20
 800e530:	46bd      	mov	sp, r7
 800e532:	bc80      	pop	{r7}
 800e534:	4770      	bx	lr

0800e536 <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef  USBD_Start(USBD_HandleTypeDef *pdev)
{
 800e536:	b580      	push	{r7, lr}
 800e538:	b082      	sub	sp, #8
 800e53a:	af00      	add	r7, sp, #0
 800e53c:	6078      	str	r0, [r7, #4]
  /* Start the low level driver  */
  USBD_LL_Start(pdev);
 800e53e:	6878      	ldr	r0, [r7, #4]
 800e540:	f006 f9f0 	bl	8014924 <USBD_LL_Start>

  return USBD_OK;
 800e544:	2300      	movs	r3, #0
}
 800e546:	4618      	mov	r0, r3
 800e548:	3708      	adds	r7, #8
 800e54a:	46bd      	mov	sp, r7
 800e54c:	bd80      	pop	{r7, pc}

0800e54e <USBD_RunTestMode>:
*         Launch test mode process
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef  USBD_RunTestMode(USBD_HandleTypeDef  *pdev)
{
 800e54e:	b480      	push	{r7}
 800e550:	b083      	sub	sp, #12
 800e552:	af00      	add	r7, sp, #0
 800e554:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 800e556:	2300      	movs	r3, #0
}
 800e558:	4618      	mov	r0, r3
 800e55a:	370c      	adds	r7, #12
 800e55c:	46bd      	mov	sp, r7
 800e55e:	bc80      	pop	{r7}
 800e560:	4770      	bx	lr

0800e562 <USBD_SetClassConfig>:
* @param  cfgidx: configuration index
* @retval status
*/

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef  *pdev, uint8_t cfgidx)
{
 800e562:	b580      	push	{r7, lr}
 800e564:	b084      	sub	sp, #16
 800e566:	af00      	add	r7, sp, #0
 800e568:	6078      	str	r0, [r7, #4]
 800e56a:	460b      	mov	r3, r1
 800e56c:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_FAIL;
 800e56e:	2302      	movs	r3, #2
 800e570:	73fb      	strb	r3, [r7, #15]

  if (pdev->pClass != NULL)
 800e572:	687b      	ldr	r3, [r7, #4]
 800e574:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800e578:	2b00      	cmp	r3, #0
 800e57a:	d00c      	beq.n	800e596 <USBD_SetClassConfig+0x34>
  {
    /* Set configuration  and Start the Class*/
    if (pdev->pClass->Init(pdev, cfgidx) == 0U)
 800e57c:	687b      	ldr	r3, [r7, #4]
 800e57e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800e582:	681b      	ldr	r3, [r3, #0]
 800e584:	78fa      	ldrb	r2, [r7, #3]
 800e586:	4611      	mov	r1, r2
 800e588:	6878      	ldr	r0, [r7, #4]
 800e58a:	4798      	blx	r3
 800e58c:	4603      	mov	r3, r0
 800e58e:	2b00      	cmp	r3, #0
 800e590:	d101      	bne.n	800e596 <USBD_SetClassConfig+0x34>
    {
      ret = USBD_OK;
 800e592:	2300      	movs	r3, #0
 800e594:	73fb      	strb	r3, [r7, #15]
    }
  }

  return ret;
 800e596:	7bfb      	ldrb	r3, [r7, #15]
}
 800e598:	4618      	mov	r0, r3
 800e59a:	3710      	adds	r7, #16
 800e59c:	46bd      	mov	sp, r7
 800e59e:	bd80      	pop	{r7, pc}

0800e5a0 <USBD_ClrClassConfig>:
* @param  pdev: device instance
* @param  cfgidx: configuration index
* @retval status: USBD_StatusTypeDef
*/
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef  *pdev, uint8_t cfgidx)
{
 800e5a0:	b580      	push	{r7, lr}
 800e5a2:	b082      	sub	sp, #8
 800e5a4:	af00      	add	r7, sp, #0
 800e5a6:	6078      	str	r0, [r7, #4]
 800e5a8:	460b      	mov	r3, r1
 800e5aa:	70fb      	strb	r3, [r7, #3]
  /* Clear configuration  and De-initialize the Class process*/
  pdev->pClass->DeInit(pdev, cfgidx);
 800e5ac:	687b      	ldr	r3, [r7, #4]
 800e5ae:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800e5b2:	685b      	ldr	r3, [r3, #4]
 800e5b4:	78fa      	ldrb	r2, [r7, #3]
 800e5b6:	4611      	mov	r1, r2
 800e5b8:	6878      	ldr	r0, [r7, #4]
 800e5ba:	4798      	blx	r3

  return USBD_OK;
 800e5bc:	2300      	movs	r3, #0
}
 800e5be:	4618      	mov	r0, r3
 800e5c0:	3708      	adds	r7, #8
 800e5c2:	46bd      	mov	sp, r7
 800e5c4:	bd80      	pop	{r7, pc}

0800e5c6 <USBD_LL_SetupStage>:
*         Handle the setup stage
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 800e5c6:	b580      	push	{r7, lr}
 800e5c8:	b082      	sub	sp, #8
 800e5ca:	af00      	add	r7, sp, #0
 800e5cc:	6078      	str	r0, [r7, #4]
 800e5ce:	6039      	str	r1, [r7, #0]
  USBD_ParseSetupRequest(&pdev->request, psetup);
 800e5d0:	687b      	ldr	r3, [r7, #4]
 800e5d2:	f503 732a 	add.w	r3, r3, #680	; 0x2a8
 800e5d6:	6839      	ldr	r1, [r7, #0]
 800e5d8:	4618      	mov	r0, r3
 800e5da:	f000 ff03 	bl	800f3e4 <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 800e5de:	687b      	ldr	r3, [r7, #4]
 800e5e0:	2201      	movs	r2, #1
 800e5e2:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  pdev->ep0_data_len = pdev->request.wLength;
 800e5e6:	687b      	ldr	r3, [r7, #4]
 800e5e8:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	; 0x2ae
 800e5ec:	461a      	mov	r2, r3
 800e5ee:	687b      	ldr	r3, [r7, #4]
 800e5f0:	f8c3 2298 	str.w	r2, [r3, #664]	; 0x298

  switch (pdev->request.bmRequest & 0x1FU)
 800e5f4:	687b      	ldr	r3, [r7, #4]
 800e5f6:	f893 32a8 	ldrb.w	r3, [r3, #680]	; 0x2a8
 800e5fa:	f003 031f 	and.w	r3, r3, #31
 800e5fe:	2b01      	cmp	r3, #1
 800e600:	d00c      	beq.n	800e61c <USBD_LL_SetupStage+0x56>
 800e602:	2b01      	cmp	r3, #1
 800e604:	d302      	bcc.n	800e60c <USBD_LL_SetupStage+0x46>
 800e606:	2b02      	cmp	r3, #2
 800e608:	d010      	beq.n	800e62c <USBD_LL_SetupStage+0x66>
 800e60a:	e017      	b.n	800e63c <USBD_LL_SetupStage+0x76>
  {
    case USB_REQ_RECIPIENT_DEVICE:
      USBD_StdDevReq(pdev, &pdev->request);
 800e60c:	687b      	ldr	r3, [r7, #4]
 800e60e:	f503 732a 	add.w	r3, r3, #680	; 0x2a8
 800e612:	4619      	mov	r1, r3
 800e614:	6878      	ldr	r0, [r7, #4]
 800e616:	f000 fa03 	bl	800ea20 <USBD_StdDevReq>
      break;
 800e61a:	e01a      	b.n	800e652 <USBD_LL_SetupStage+0x8c>

    case USB_REQ_RECIPIENT_INTERFACE:
      USBD_StdItfReq(pdev, &pdev->request);
 800e61c:	687b      	ldr	r3, [r7, #4]
 800e61e:	f503 732a 	add.w	r3, r3, #680	; 0x2a8
 800e622:	4619      	mov	r1, r3
 800e624:	6878      	ldr	r0, [r7, #4]
 800e626:	f000 fa65 	bl	800eaf4 <USBD_StdItfReq>
      break;
 800e62a:	e012      	b.n	800e652 <USBD_LL_SetupStage+0x8c>

    case USB_REQ_RECIPIENT_ENDPOINT:
      USBD_StdEPReq(pdev, &pdev->request);
 800e62c:	687b      	ldr	r3, [r7, #4]
 800e62e:	f503 732a 	add.w	r3, r3, #680	; 0x2a8
 800e632:	4619      	mov	r1, r3
 800e634:	6878      	ldr	r0, [r7, #4]
 800e636:	f000 faa3 	bl	800eb80 <USBD_StdEPReq>
      break;
 800e63a:	e00a      	b.n	800e652 <USBD_LL_SetupStage+0x8c>

    default:
      USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 800e63c:	687b      	ldr	r3, [r7, #4]
 800e63e:	f893 32a8 	ldrb.w	r3, [r3, #680]	; 0x2a8
 800e642:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 800e646:	b2db      	uxtb	r3, r3
 800e648:	4619      	mov	r1, r3
 800e64a:	6878      	ldr	r0, [r7, #4]
 800e64c:	f006 f9ca 	bl	80149e4 <USBD_LL_StallEP>
      break;
 800e650:	bf00      	nop
  }

  return USBD_OK;
 800e652:	2300      	movs	r3, #0
}
 800e654:	4618      	mov	r0, r3
 800e656:	3708      	adds	r7, #8
 800e658:	46bd      	mov	sp, r7
 800e65a:	bd80      	pop	{r7, pc}

0800e65c <USBD_LL_DataOutStage>:
* @param  epnum: endpoint index
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 800e65c:	b580      	push	{r7, lr}
 800e65e:	b086      	sub	sp, #24
 800e660:	af00      	add	r7, sp, #0
 800e662:	60f8      	str	r0, [r7, #12]
 800e664:	460b      	mov	r3, r1
 800e666:	607a      	str	r2, [r7, #4]
 800e668:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;

  if (epnum == 0U)
 800e66a:	7afb      	ldrb	r3, [r7, #11]
 800e66c:	2b00      	cmp	r3, #0
 800e66e:	d14b      	bne.n	800e708 <USBD_LL_DataOutStage+0xac>
  {
    pep = &pdev->ep_out[0];
 800e670:	68fb      	ldr	r3, [r7, #12]
 800e672:	f503 73aa 	add.w	r3, r3, #340	; 0x154
 800e676:	617b      	str	r3, [r7, #20]

    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
 800e678:	68fb      	ldr	r3, [r7, #12]
 800e67a:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 800e67e:	2b03      	cmp	r3, #3
 800e680:	d134      	bne.n	800e6ec <USBD_LL_DataOutStage+0x90>
    {
      if (pep->rem_length > pep->maxpacket)
 800e682:	697b      	ldr	r3, [r7, #20]
 800e684:	68da      	ldr	r2, [r3, #12]
 800e686:	697b      	ldr	r3, [r7, #20]
 800e688:	691b      	ldr	r3, [r3, #16]
 800e68a:	429a      	cmp	r2, r3
 800e68c:	d919      	bls.n	800e6c2 <USBD_LL_DataOutStage+0x66>
      {
        pep->rem_length -= pep->maxpacket;
 800e68e:	697b      	ldr	r3, [r7, #20]
 800e690:	68da      	ldr	r2, [r3, #12]
 800e692:	697b      	ldr	r3, [r7, #20]
 800e694:	691b      	ldr	r3, [r3, #16]
 800e696:	1ad2      	subs	r2, r2, r3
 800e698:	697b      	ldr	r3, [r7, #20]
 800e69a:	60da      	str	r2, [r3, #12]

        USBD_CtlContinueRx(pdev, pdata,
                           (uint16_t)MIN(pep->rem_length, pep->maxpacket));
 800e69c:	697b      	ldr	r3, [r7, #20]
 800e69e:	68da      	ldr	r2, [r3, #12]
 800e6a0:	697b      	ldr	r3, [r7, #20]
 800e6a2:	691b      	ldr	r3, [r3, #16]
        USBD_CtlContinueRx(pdev, pdata,
 800e6a4:	429a      	cmp	r2, r3
 800e6a6:	d203      	bcs.n	800e6b0 <USBD_LL_DataOutStage+0x54>
                           (uint16_t)MIN(pep->rem_length, pep->maxpacket));
 800e6a8:	697b      	ldr	r3, [r7, #20]
 800e6aa:	68db      	ldr	r3, [r3, #12]
        USBD_CtlContinueRx(pdev, pdata,
 800e6ac:	b29b      	uxth	r3, r3
 800e6ae:	e002      	b.n	800e6b6 <USBD_LL_DataOutStage+0x5a>
                           (uint16_t)MIN(pep->rem_length, pep->maxpacket));
 800e6b0:	697b      	ldr	r3, [r7, #20]
 800e6b2:	691b      	ldr	r3, [r3, #16]
        USBD_CtlContinueRx(pdev, pdata,
 800e6b4:	b29b      	uxth	r3, r3
 800e6b6:	461a      	mov	r2, r3
 800e6b8:	6879      	ldr	r1, [r7, #4]
 800e6ba:	68f8      	ldr	r0, [r7, #12]
 800e6bc:	f000 ff84 	bl	800f5c8 <USBD_CtlContinueRx>
 800e6c0:	e038      	b.n	800e734 <USBD_LL_DataOutStage+0xd8>
      }
      else
      {
        if ((pdev->pClass->EP0_RxReady != NULL) &&
 800e6c2:	68fb      	ldr	r3, [r7, #12]
 800e6c4:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800e6c8:	691b      	ldr	r3, [r3, #16]
 800e6ca:	2b00      	cmp	r3, #0
 800e6cc:	d00a      	beq.n	800e6e4 <USBD_LL_DataOutStage+0x88>
            (pdev->dev_state == USBD_STATE_CONFIGURED))
 800e6ce:	68fb      	ldr	r3, [r7, #12]
 800e6d0:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
        if ((pdev->pClass->EP0_RxReady != NULL) &&
 800e6d4:	2b03      	cmp	r3, #3
 800e6d6:	d105      	bne.n	800e6e4 <USBD_LL_DataOutStage+0x88>
        {
          pdev->pClass->EP0_RxReady(pdev);
 800e6d8:	68fb      	ldr	r3, [r7, #12]
 800e6da:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800e6de:	691b      	ldr	r3, [r3, #16]
 800e6e0:	68f8      	ldr	r0, [r7, #12]
 800e6e2:	4798      	blx	r3
        }
        USBD_CtlSendStatus(pdev);
 800e6e4:	68f8      	ldr	r0, [r7, #12]
 800e6e6:	f000 ff81 	bl	800f5ec <USBD_CtlSendStatus>
 800e6ea:	e023      	b.n	800e734 <USBD_LL_DataOutStage+0xd8>
      }
    }
    else
    {
      if (pdev->ep0_state == USBD_EP0_STATUS_OUT)
 800e6ec:	68fb      	ldr	r3, [r7, #12]
 800e6ee:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 800e6f2:	2b05      	cmp	r3, #5
 800e6f4:	d11e      	bne.n	800e734 <USBD_LL_DataOutStage+0xd8>
      {
        /*
         * STATUS PHASE completed, update ep0_state to idle
         */
        pdev->ep0_state = USBD_EP0_IDLE;
 800e6f6:	68fb      	ldr	r3, [r7, #12]
 800e6f8:	2200      	movs	r2, #0
 800e6fa:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
        USBD_LL_StallEP(pdev, 0U);
 800e6fe:	2100      	movs	r1, #0
 800e700:	68f8      	ldr	r0, [r7, #12]
 800e702:	f006 f96f 	bl	80149e4 <USBD_LL_StallEP>
 800e706:	e015      	b.n	800e734 <USBD_LL_DataOutStage+0xd8>
      }
    }
  }
  else if ((pdev->pClass->DataOut != NULL) &&
 800e708:	68fb      	ldr	r3, [r7, #12]
 800e70a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800e70e:	699b      	ldr	r3, [r3, #24]
 800e710:	2b00      	cmp	r3, #0
 800e712:	d00d      	beq.n	800e730 <USBD_LL_DataOutStage+0xd4>
           (pdev->dev_state == USBD_STATE_CONFIGURED))
 800e714:	68fb      	ldr	r3, [r7, #12]
 800e716:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
  else if ((pdev->pClass->DataOut != NULL) &&
 800e71a:	2b03      	cmp	r3, #3
 800e71c:	d108      	bne.n	800e730 <USBD_LL_DataOutStage+0xd4>
  {
    pdev->pClass->DataOut(pdev, epnum);
 800e71e:	68fb      	ldr	r3, [r7, #12]
 800e720:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800e724:	699b      	ldr	r3, [r3, #24]
 800e726:	7afa      	ldrb	r2, [r7, #11]
 800e728:	4611      	mov	r1, r2
 800e72a:	68f8      	ldr	r0, [r7, #12]
 800e72c:	4798      	blx	r3
 800e72e:	e001      	b.n	800e734 <USBD_LL_DataOutStage+0xd8>
  }
  else
  {
    /* should never be in this condition */
    return USBD_FAIL;
 800e730:	2302      	movs	r3, #2
 800e732:	e000      	b.n	800e736 <USBD_LL_DataOutStage+0xda>
  }

  return USBD_OK;
 800e734:	2300      	movs	r3, #0
}
 800e736:	4618      	mov	r0, r3
 800e738:	3718      	adds	r7, #24
 800e73a:	46bd      	mov	sp, r7
 800e73c:	bd80      	pop	{r7, pc}

0800e73e <USBD_LL_DataInStage>:
* @param  epnum: endpoint index
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum, uint8_t *pdata)
{
 800e73e:	b580      	push	{r7, lr}
 800e740:	b086      	sub	sp, #24
 800e742:	af00      	add	r7, sp, #0
 800e744:	60f8      	str	r0, [r7, #12]
 800e746:	460b      	mov	r3, r1
 800e748:	607a      	str	r2, [r7, #4]
 800e74a:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;

  if (epnum == 0U)
 800e74c:	7afb      	ldrb	r3, [r7, #11]
 800e74e:	2b00      	cmp	r3, #0
 800e750:	d17f      	bne.n	800e852 <USBD_LL_DataInStage+0x114>
  {
    pep = &pdev->ep_in[0];
 800e752:	68fb      	ldr	r3, [r7, #12]
 800e754:	3314      	adds	r3, #20
 800e756:	617b      	str	r3, [r7, #20]

    if (pdev->ep0_state == USBD_EP0_DATA_IN)
 800e758:	68fb      	ldr	r3, [r7, #12]
 800e75a:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 800e75e:	2b02      	cmp	r3, #2
 800e760:	d15c      	bne.n	800e81c <USBD_LL_DataInStage+0xde>
    {
      if (pep->rem_length > pep->maxpacket)
 800e762:	697b      	ldr	r3, [r7, #20]
 800e764:	68da      	ldr	r2, [r3, #12]
 800e766:	697b      	ldr	r3, [r7, #20]
 800e768:	691b      	ldr	r3, [r3, #16]
 800e76a:	429a      	cmp	r2, r3
 800e76c:	d915      	bls.n	800e79a <USBD_LL_DataInStage+0x5c>
      {
        pep->rem_length -= pep->maxpacket;
 800e76e:	697b      	ldr	r3, [r7, #20]
 800e770:	68da      	ldr	r2, [r3, #12]
 800e772:	697b      	ldr	r3, [r7, #20]
 800e774:	691b      	ldr	r3, [r3, #16]
 800e776:	1ad2      	subs	r2, r2, r3
 800e778:	697b      	ldr	r3, [r7, #20]
 800e77a:	60da      	str	r2, [r3, #12]

        USBD_CtlContinueSendData(pdev, pdata, (uint16_t)pep->rem_length);
 800e77c:	697b      	ldr	r3, [r7, #20]
 800e77e:	68db      	ldr	r3, [r3, #12]
 800e780:	b29b      	uxth	r3, r3
 800e782:	461a      	mov	r2, r3
 800e784:	6879      	ldr	r1, [r7, #4]
 800e786:	68f8      	ldr	r0, [r7, #12]
 800e788:	f000 feee 	bl	800f568 <USBD_CtlContinueSendData>

        /* Prepare endpoint for premature end of transfer */
        USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800e78c:	2300      	movs	r3, #0
 800e78e:	2200      	movs	r2, #0
 800e790:	2100      	movs	r1, #0
 800e792:	68f8      	ldr	r0, [r7, #12]
 800e794:	f006 f9d1 	bl	8014b3a <USBD_LL_PrepareReceive>
 800e798:	e04e      	b.n	800e838 <USBD_LL_DataInStage+0xfa>
      }
      else
      {
        /* last packet is MPS multiple, so send ZLP packet */
        if ((pep->total_length % pep->maxpacket == 0U) &&
 800e79a:	697b      	ldr	r3, [r7, #20]
 800e79c:	689b      	ldr	r3, [r3, #8]
 800e79e:	697a      	ldr	r2, [r7, #20]
 800e7a0:	6912      	ldr	r2, [r2, #16]
 800e7a2:	fbb3 f1f2 	udiv	r1, r3, r2
 800e7a6:	fb02 f201 	mul.w	r2, r2, r1
 800e7aa:	1a9b      	subs	r3, r3, r2
 800e7ac:	2b00      	cmp	r3, #0
 800e7ae:	d11c      	bne.n	800e7ea <USBD_LL_DataInStage+0xac>
            (pep->total_length >= pep->maxpacket) &&
 800e7b0:	697b      	ldr	r3, [r7, #20]
 800e7b2:	689a      	ldr	r2, [r3, #8]
 800e7b4:	697b      	ldr	r3, [r7, #20]
 800e7b6:	691b      	ldr	r3, [r3, #16]
        if ((pep->total_length % pep->maxpacket == 0U) &&
 800e7b8:	429a      	cmp	r2, r3
 800e7ba:	d316      	bcc.n	800e7ea <USBD_LL_DataInStage+0xac>
            (pep->total_length < pdev->ep0_data_len))
 800e7bc:	697b      	ldr	r3, [r7, #20]
 800e7be:	689a      	ldr	r2, [r3, #8]
 800e7c0:	68fb      	ldr	r3, [r7, #12]
 800e7c2:	f8d3 3298 	ldr.w	r3, [r3, #664]	; 0x298
            (pep->total_length >= pep->maxpacket) &&
 800e7c6:	429a      	cmp	r2, r3
 800e7c8:	d20f      	bcs.n	800e7ea <USBD_LL_DataInStage+0xac>
        {
          USBD_CtlContinueSendData(pdev, NULL, 0U);
 800e7ca:	2200      	movs	r2, #0
 800e7cc:	2100      	movs	r1, #0
 800e7ce:	68f8      	ldr	r0, [r7, #12]
 800e7d0:	f000 feca 	bl	800f568 <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 800e7d4:	68fb      	ldr	r3, [r7, #12]
 800e7d6:	2200      	movs	r2, #0
 800e7d8:	f8c3 2298 	str.w	r2, [r3, #664]	; 0x298

          /* Prepare endpoint for premature end of transfer */
          USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800e7dc:	2300      	movs	r3, #0
 800e7de:	2200      	movs	r2, #0
 800e7e0:	2100      	movs	r1, #0
 800e7e2:	68f8      	ldr	r0, [r7, #12]
 800e7e4:	f006 f9a9 	bl	8014b3a <USBD_LL_PrepareReceive>
 800e7e8:	e026      	b.n	800e838 <USBD_LL_DataInStage+0xfa>
        }
        else
        {
          if ((pdev->pClass->EP0_TxSent != NULL) &&
 800e7ea:	68fb      	ldr	r3, [r7, #12]
 800e7ec:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800e7f0:	68db      	ldr	r3, [r3, #12]
 800e7f2:	2b00      	cmp	r3, #0
 800e7f4:	d00a      	beq.n	800e80c <USBD_LL_DataInStage+0xce>
              (pdev->dev_state == USBD_STATE_CONFIGURED))
 800e7f6:	68fb      	ldr	r3, [r7, #12]
 800e7f8:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
          if ((pdev->pClass->EP0_TxSent != NULL) &&
 800e7fc:	2b03      	cmp	r3, #3
 800e7fe:	d105      	bne.n	800e80c <USBD_LL_DataInStage+0xce>
          {
            pdev->pClass->EP0_TxSent(pdev);
 800e800:	68fb      	ldr	r3, [r7, #12]
 800e802:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800e806:	68db      	ldr	r3, [r3, #12]
 800e808:	68f8      	ldr	r0, [r7, #12]
 800e80a:	4798      	blx	r3
          }
          USBD_LL_StallEP(pdev, 0x80U);
 800e80c:	2180      	movs	r1, #128	; 0x80
 800e80e:	68f8      	ldr	r0, [r7, #12]
 800e810:	f006 f8e8 	bl	80149e4 <USBD_LL_StallEP>
          USBD_CtlReceiveStatus(pdev);
 800e814:	68f8      	ldr	r0, [r7, #12]
 800e816:	f000 fefc 	bl	800f612 <USBD_CtlReceiveStatus>
 800e81a:	e00d      	b.n	800e838 <USBD_LL_DataInStage+0xfa>
        }
      }
    }
    else
    {
      if ((pdev->ep0_state == USBD_EP0_STATUS_IN) ||
 800e81c:	68fb      	ldr	r3, [r7, #12]
 800e81e:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 800e822:	2b04      	cmp	r3, #4
 800e824:	d004      	beq.n	800e830 <USBD_LL_DataInStage+0xf2>
          (pdev->ep0_state == USBD_EP0_IDLE))
 800e826:	68fb      	ldr	r3, [r7, #12]
 800e828:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
      if ((pdev->ep0_state == USBD_EP0_STATUS_IN) ||
 800e82c:	2b00      	cmp	r3, #0
 800e82e:	d103      	bne.n	800e838 <USBD_LL_DataInStage+0xfa>
      {
        USBD_LL_StallEP(pdev, 0x80U);
 800e830:	2180      	movs	r1, #128	; 0x80
 800e832:	68f8      	ldr	r0, [r7, #12]
 800e834:	f006 f8d6 	bl	80149e4 <USBD_LL_StallEP>
      }
    }

    if (pdev->dev_test_mode == 1U)
 800e838:	68fb      	ldr	r3, [r7, #12]
 800e83a:	f893 32a0 	ldrb.w	r3, [r3, #672]	; 0x2a0
 800e83e:	2b01      	cmp	r3, #1
 800e840:	d11d      	bne.n	800e87e <USBD_LL_DataInStage+0x140>
    {
      USBD_RunTestMode(pdev);
 800e842:	68f8      	ldr	r0, [r7, #12]
 800e844:	f7ff fe83 	bl	800e54e <USBD_RunTestMode>
      pdev->dev_test_mode = 0U;
 800e848:	68fb      	ldr	r3, [r7, #12]
 800e84a:	2200      	movs	r2, #0
 800e84c:	f883 22a0 	strb.w	r2, [r3, #672]	; 0x2a0
 800e850:	e015      	b.n	800e87e <USBD_LL_DataInStage+0x140>
    }
  }
  else if ((pdev->pClass->DataIn != NULL) &&
 800e852:	68fb      	ldr	r3, [r7, #12]
 800e854:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800e858:	695b      	ldr	r3, [r3, #20]
 800e85a:	2b00      	cmp	r3, #0
 800e85c:	d00d      	beq.n	800e87a <USBD_LL_DataInStage+0x13c>
           (pdev->dev_state == USBD_STATE_CONFIGURED))
 800e85e:	68fb      	ldr	r3, [r7, #12]
 800e860:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
  else if ((pdev->pClass->DataIn != NULL) &&
 800e864:	2b03      	cmp	r3, #3
 800e866:	d108      	bne.n	800e87a <USBD_LL_DataInStage+0x13c>
  {
    pdev->pClass->DataIn(pdev, epnum);
 800e868:	68fb      	ldr	r3, [r7, #12]
 800e86a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800e86e:	695b      	ldr	r3, [r3, #20]
 800e870:	7afa      	ldrb	r2, [r7, #11]
 800e872:	4611      	mov	r1, r2
 800e874:	68f8      	ldr	r0, [r7, #12]
 800e876:	4798      	blx	r3
 800e878:	e001      	b.n	800e87e <USBD_LL_DataInStage+0x140>
  }
  else
  {
    /* should never be in this condition */
    return USBD_FAIL;
 800e87a:	2302      	movs	r3, #2
 800e87c:	e000      	b.n	800e880 <USBD_LL_DataInStage+0x142>
  }

  return USBD_OK;
 800e87e:	2300      	movs	r3, #0
}
 800e880:	4618      	mov	r0, r3
 800e882:	3718      	adds	r7, #24
 800e884:	46bd      	mov	sp, r7
 800e886:	bd80      	pop	{r7, pc}

0800e888 <USBD_LL_Reset>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
 800e888:	b580      	push	{r7, lr}
 800e88a:	b082      	sub	sp, #8
 800e88c:	af00      	add	r7, sp, #0
 800e88e:	6078      	str	r0, [r7, #4]
  /* Open EP0 OUT */
  USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 800e890:	2340      	movs	r3, #64	; 0x40
 800e892:	2200      	movs	r2, #0
 800e894:	2100      	movs	r1, #0
 800e896:	6878      	ldr	r0, [r7, #4]
 800e898:	f006 f85f 	bl	801495a <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 800e89c:	687b      	ldr	r3, [r7, #4]
 800e89e:	2201      	movs	r2, #1
 800e8a0:	f8c3 2158 	str.w	r2, [r3, #344]	; 0x158

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 800e8a4:	687b      	ldr	r3, [r7, #4]
 800e8a6:	2240      	movs	r2, #64	; 0x40
 800e8a8:	f8c3 2164 	str.w	r2, [r3, #356]	; 0x164

  /* Open EP0 IN */
  USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 800e8ac:	2340      	movs	r3, #64	; 0x40
 800e8ae:	2200      	movs	r2, #0
 800e8b0:	2180      	movs	r1, #128	; 0x80
 800e8b2:	6878      	ldr	r0, [r7, #4]
 800e8b4:	f006 f851 	bl	801495a <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 800e8b8:	687b      	ldr	r3, [r7, #4]
 800e8ba:	2201      	movs	r2, #1
 800e8bc:	619a      	str	r2, [r3, #24]

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 800e8be:	687b      	ldr	r3, [r7, #4]
 800e8c0:	2240      	movs	r2, #64	; 0x40
 800e8c2:	625a      	str	r2, [r3, #36]	; 0x24

  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800e8c4:	687b      	ldr	r3, [r7, #4]
 800e8c6:	2201      	movs	r2, #1
 800e8c8:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  pdev->ep0_state = USBD_EP0_IDLE;
 800e8cc:	687b      	ldr	r3, [r7, #4]
 800e8ce:	2200      	movs	r2, #0
 800e8d0:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->dev_config = 0U;
 800e8d4:	687b      	ldr	r3, [r7, #4]
 800e8d6:	2200      	movs	r2, #0
 800e8d8:	605a      	str	r2, [r3, #4]
  pdev->dev_remote_wakeup = 0U;
 800e8da:	687b      	ldr	r3, [r7, #4]
 800e8dc:	2200      	movs	r2, #0
 800e8de:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4

  if (pdev->pClassData)
 800e8e2:	687b      	ldr	r3, [r7, #4]
 800e8e4:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800e8e8:	2b00      	cmp	r3, #0
 800e8ea:	d009      	beq.n	800e900 <USBD_LL_Reset+0x78>
  {
    pdev->pClass->DeInit(pdev, (uint8_t)pdev->dev_config);
 800e8ec:	687b      	ldr	r3, [r7, #4]
 800e8ee:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800e8f2:	685b      	ldr	r3, [r3, #4]
 800e8f4:	687a      	ldr	r2, [r7, #4]
 800e8f6:	6852      	ldr	r2, [r2, #4]
 800e8f8:	b2d2      	uxtb	r2, r2
 800e8fa:	4611      	mov	r1, r2
 800e8fc:	6878      	ldr	r0, [r7, #4]
 800e8fe:	4798      	blx	r3
  }

  return USBD_OK;
 800e900:	2300      	movs	r3, #0
}
 800e902:	4618      	mov	r0, r3
 800e904:	3708      	adds	r7, #8
 800e906:	46bd      	mov	sp, r7
 800e908:	bd80      	pop	{r7, pc}

0800e90a <USBD_LL_SetSpeed>:
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
 800e90a:	b480      	push	{r7}
 800e90c:	b083      	sub	sp, #12
 800e90e:	af00      	add	r7, sp, #0
 800e910:	6078      	str	r0, [r7, #4]
 800e912:	460b      	mov	r3, r1
 800e914:	70fb      	strb	r3, [r7, #3]
  pdev->dev_speed = speed;
 800e916:	687b      	ldr	r3, [r7, #4]
 800e918:	78fa      	ldrb	r2, [r7, #3]
 800e91a:	741a      	strb	r2, [r3, #16]

  return USBD_OK;
 800e91c:	2300      	movs	r3, #0
}
 800e91e:	4618      	mov	r0, r3
 800e920:	370c      	adds	r7, #12
 800e922:	46bd      	mov	sp, r7
 800e924:	bc80      	pop	{r7}
 800e926:	4770      	bx	lr

0800e928 <USBD_LL_Suspend>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
 800e928:	b480      	push	{r7}
 800e92a:	b083      	sub	sp, #12
 800e92c:	af00      	add	r7, sp, #0
 800e92e:	6078      	str	r0, [r7, #4]
  pdev->dev_old_state =  pdev->dev_state;
 800e930:	687b      	ldr	r3, [r7, #4]
 800e932:	f893 229c 	ldrb.w	r2, [r3, #668]	; 0x29c
 800e936:	687b      	ldr	r3, [r7, #4]
 800e938:	f883 229d 	strb.w	r2, [r3, #669]	; 0x29d
  pdev->dev_state  = USBD_STATE_SUSPENDED;
 800e93c:	687b      	ldr	r3, [r7, #4]
 800e93e:	2204      	movs	r2, #4
 800e940:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c

  return USBD_OK;
 800e944:	2300      	movs	r3, #0
}
 800e946:	4618      	mov	r0, r3
 800e948:	370c      	adds	r7, #12
 800e94a:	46bd      	mov	sp, r7
 800e94c:	bc80      	pop	{r7}
 800e94e:	4770      	bx	lr

0800e950 <USBD_LL_Resume>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
 800e950:	b480      	push	{r7}
 800e952:	b083      	sub	sp, #12
 800e954:	af00      	add	r7, sp, #0
 800e956:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
 800e958:	687b      	ldr	r3, [r7, #4]
 800e95a:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800e95e:	2b04      	cmp	r3, #4
 800e960:	d105      	bne.n	800e96e <USBD_LL_Resume+0x1e>
  {
    pdev->dev_state = pdev->dev_old_state;
 800e962:	687b      	ldr	r3, [r7, #4]
 800e964:	f893 229d 	ldrb.w	r2, [r3, #669]	; 0x29d
 800e968:	687b      	ldr	r3, [r7, #4]
 800e96a:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  }

  return USBD_OK;
 800e96e:	2300      	movs	r3, #0
}
 800e970:	4618      	mov	r0, r3
 800e972:	370c      	adds	r7, #12
 800e974:	46bd      	mov	sp, r7
 800e976:	bc80      	pop	{r7}
 800e978:	4770      	bx	lr

0800e97a <USBD_LL_SOF>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
 800e97a:	b580      	push	{r7, lr}
 800e97c:	b082      	sub	sp, #8
 800e97e:	af00      	add	r7, sp, #0
 800e980:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800e982:	687b      	ldr	r3, [r7, #4]
 800e984:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800e988:	2b03      	cmp	r3, #3
 800e98a:	d10b      	bne.n	800e9a4 <USBD_LL_SOF+0x2a>
  {
    if (pdev->pClass->SOF != NULL)
 800e98c:	687b      	ldr	r3, [r7, #4]
 800e98e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800e992:	69db      	ldr	r3, [r3, #28]
 800e994:	2b00      	cmp	r3, #0
 800e996:	d005      	beq.n	800e9a4 <USBD_LL_SOF+0x2a>
    {
      pdev->pClass->SOF(pdev);
 800e998:	687b      	ldr	r3, [r7, #4]
 800e99a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800e99e:	69db      	ldr	r3, [r3, #28]
 800e9a0:	6878      	ldr	r0, [r7, #4]
 800e9a2:	4798      	blx	r3
    }
  }

  return USBD_OK;
 800e9a4:	2300      	movs	r3, #0
}
 800e9a6:	4618      	mov	r0, r3
 800e9a8:	3708      	adds	r7, #8
 800e9aa:	46bd      	mov	sp, r7
 800e9ac:	bd80      	pop	{r7, pc}

0800e9ae <USBD_LL_IsoINIncomplete>:
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_IsoINIncomplete(USBD_HandleTypeDef *pdev,
                                           uint8_t epnum)
{
 800e9ae:	b480      	push	{r7}
 800e9b0:	b083      	sub	sp, #12
 800e9b2:	af00      	add	r7, sp, #0
 800e9b4:	6078      	str	r0, [r7, #4]
 800e9b6:	460b      	mov	r3, r1
 800e9b8:	70fb      	strb	r3, [r7, #3]
  /* Prevent unused arguments compilation warning */
  UNUSED(pdev);
  UNUSED(epnum);

  return USBD_OK;
 800e9ba:	2300      	movs	r3, #0
}
 800e9bc:	4618      	mov	r0, r3
 800e9be:	370c      	adds	r7, #12
 800e9c0:	46bd      	mov	sp, r7
 800e9c2:	bc80      	pop	{r7}
 800e9c4:	4770      	bx	lr

0800e9c6 <USBD_LL_IsoOUTIncomplete>:
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_IsoOUTIncomplete(USBD_HandleTypeDef *pdev,
                                            uint8_t epnum)
{
 800e9c6:	b480      	push	{r7}
 800e9c8:	b083      	sub	sp, #12
 800e9ca:	af00      	add	r7, sp, #0
 800e9cc:	6078      	str	r0, [r7, #4]
 800e9ce:	460b      	mov	r3, r1
 800e9d0:	70fb      	strb	r3, [r7, #3]
  /* Prevent unused arguments compilation warning */
  UNUSED(pdev);
  UNUSED(epnum);

  return USBD_OK;
 800e9d2:	2300      	movs	r3, #0
}
 800e9d4:	4618      	mov	r0, r3
 800e9d6:	370c      	adds	r7, #12
 800e9d8:	46bd      	mov	sp, r7
 800e9da:	bc80      	pop	{r7}
 800e9dc:	4770      	bx	lr

0800e9de <USBD_LL_DevConnected>:
*         Handle device connection event
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DevConnected(USBD_HandleTypeDef *pdev)
{
 800e9de:	b480      	push	{r7}
 800e9e0:	b083      	sub	sp, #12
 800e9e2:	af00      	add	r7, sp, #0
 800e9e4:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 800e9e6:	2300      	movs	r3, #0
}
 800e9e8:	4618      	mov	r0, r3
 800e9ea:	370c      	adds	r7, #12
 800e9ec:	46bd      	mov	sp, r7
 800e9ee:	bc80      	pop	{r7}
 800e9f0:	4770      	bx	lr

0800e9f2 <USBD_LL_DevDisconnected>:
*         Handle device disconnection event
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DevDisconnected(USBD_HandleTypeDef *pdev)
{
 800e9f2:	b580      	push	{r7, lr}
 800e9f4:	b082      	sub	sp, #8
 800e9f6:	af00      	add	r7, sp, #0
 800e9f8:	6078      	str	r0, [r7, #4]
  /* Free Class Resources */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800e9fa:	687b      	ldr	r3, [r7, #4]
 800e9fc:	2201      	movs	r2, #1
 800e9fe:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  pdev->pClass->DeInit(pdev, (uint8_t)pdev->dev_config);
 800ea02:	687b      	ldr	r3, [r7, #4]
 800ea04:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800ea08:	685b      	ldr	r3, [r3, #4]
 800ea0a:	687a      	ldr	r2, [r7, #4]
 800ea0c:	6852      	ldr	r2, [r2, #4]
 800ea0e:	b2d2      	uxtb	r2, r2
 800ea10:	4611      	mov	r1, r2
 800ea12:	6878      	ldr	r0, [r7, #4]
 800ea14:	4798      	blx	r3

  return USBD_OK;
 800ea16:	2300      	movs	r3, #0
}
 800ea18:	4618      	mov	r0, r3
 800ea1a:	3708      	adds	r7, #8
 800ea1c:	46bd      	mov	sp, r7
 800ea1e:	bd80      	pop	{r7, pc}

0800ea20 <USBD_StdDevReq>:
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef  USBD_StdDevReq(USBD_HandleTypeDef *pdev,
                                   USBD_SetupReqTypedef *req)
{
 800ea20:	b580      	push	{r7, lr}
 800ea22:	b084      	sub	sp, #16
 800ea24:	af00      	add	r7, sp, #0
 800ea26:	6078      	str	r0, [r7, #4]
 800ea28:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800ea2a:	2300      	movs	r3, #0
 800ea2c:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800ea2e:	683b      	ldr	r3, [r7, #0]
 800ea30:	781b      	ldrb	r3, [r3, #0]
 800ea32:	f003 0360 	and.w	r3, r3, #96	; 0x60
 800ea36:	2b20      	cmp	r3, #32
 800ea38:	d004      	beq.n	800ea44 <USBD_StdDevReq+0x24>
 800ea3a:	2b40      	cmp	r3, #64	; 0x40
 800ea3c:	d002      	beq.n	800ea44 <USBD_StdDevReq+0x24>
 800ea3e:	2b00      	cmp	r3, #0
 800ea40:	d008      	beq.n	800ea54 <USBD_StdDevReq+0x34>
 800ea42:	e04c      	b.n	800eade <USBD_StdDevReq+0xbe>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      pdev->pClass->Setup(pdev, req);
 800ea44:	687b      	ldr	r3, [r7, #4]
 800ea46:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800ea4a:	689b      	ldr	r3, [r3, #8]
 800ea4c:	6839      	ldr	r1, [r7, #0]
 800ea4e:	6878      	ldr	r0, [r7, #4]
 800ea50:	4798      	blx	r3
      break;
 800ea52:	e049      	b.n	800eae8 <USBD_StdDevReq+0xc8>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800ea54:	683b      	ldr	r3, [r7, #0]
 800ea56:	785b      	ldrb	r3, [r3, #1]
 800ea58:	2b09      	cmp	r3, #9
 800ea5a:	d83a      	bhi.n	800ead2 <USBD_StdDevReq+0xb2>
 800ea5c:	a201      	add	r2, pc, #4	; (adr r2, 800ea64 <USBD_StdDevReq+0x44>)
 800ea5e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ea62:	bf00      	nop
 800ea64:	0800eab5 	.word	0x0800eab5
 800ea68:	0800eac9 	.word	0x0800eac9
 800ea6c:	0800ead3 	.word	0x0800ead3
 800ea70:	0800eabf 	.word	0x0800eabf
 800ea74:	0800ead3 	.word	0x0800ead3
 800ea78:	0800ea97 	.word	0x0800ea97
 800ea7c:	0800ea8d 	.word	0x0800ea8d
 800ea80:	0800ead3 	.word	0x0800ead3
 800ea84:	0800eaab 	.word	0x0800eaab
 800ea88:	0800eaa1 	.word	0x0800eaa1
      {
        case USB_REQ_GET_DESCRIPTOR:
          USBD_GetDescriptor(pdev, req);
 800ea8c:	6839      	ldr	r1, [r7, #0]
 800ea8e:	6878      	ldr	r0, [r7, #4]
 800ea90:	f000 f9d4 	bl	800ee3c <USBD_GetDescriptor>
          break;
 800ea94:	e022      	b.n	800eadc <USBD_StdDevReq+0xbc>

        case USB_REQ_SET_ADDRESS:
          USBD_SetAddress(pdev, req);
 800ea96:	6839      	ldr	r1, [r7, #0]
 800ea98:	6878      	ldr	r0, [r7, #4]
 800ea9a:	f000 fb37 	bl	800f10c <USBD_SetAddress>
          break;
 800ea9e:	e01d      	b.n	800eadc <USBD_StdDevReq+0xbc>

        case USB_REQ_SET_CONFIGURATION:
          USBD_SetConfig(pdev, req);
 800eaa0:	6839      	ldr	r1, [r7, #0]
 800eaa2:	6878      	ldr	r0, [r7, #4]
 800eaa4:	f000 fb74 	bl	800f190 <USBD_SetConfig>
          break;
 800eaa8:	e018      	b.n	800eadc <USBD_StdDevReq+0xbc>

        case USB_REQ_GET_CONFIGURATION:
          USBD_GetConfig(pdev, req);
 800eaaa:	6839      	ldr	r1, [r7, #0]
 800eaac:	6878      	ldr	r0, [r7, #4]
 800eaae:	f000 fbfd 	bl	800f2ac <USBD_GetConfig>
          break;
 800eab2:	e013      	b.n	800eadc <USBD_StdDevReq+0xbc>

        case USB_REQ_GET_STATUS:
          USBD_GetStatus(pdev, req);
 800eab4:	6839      	ldr	r1, [r7, #0]
 800eab6:	6878      	ldr	r0, [r7, #4]
 800eab8:	f000 fc2c 	bl	800f314 <USBD_GetStatus>
          break;
 800eabc:	e00e      	b.n	800eadc <USBD_StdDevReq+0xbc>

        case USB_REQ_SET_FEATURE:
          USBD_SetFeature(pdev, req);
 800eabe:	6839      	ldr	r1, [r7, #0]
 800eac0:	6878      	ldr	r0, [r7, #4]
 800eac2:	f000 fc5a 	bl	800f37a <USBD_SetFeature>
          break;
 800eac6:	e009      	b.n	800eadc <USBD_StdDevReq+0xbc>

        case USB_REQ_CLEAR_FEATURE:
          USBD_ClrFeature(pdev, req);
 800eac8:	6839      	ldr	r1, [r7, #0]
 800eaca:	6878      	ldr	r0, [r7, #4]
 800eacc:	f000 fc69 	bl	800f3a2 <USBD_ClrFeature>
          break;
 800ead0:	e004      	b.n	800eadc <USBD_StdDevReq+0xbc>

        default:
          USBD_CtlError(pdev, req);
 800ead2:	6839      	ldr	r1, [r7, #0]
 800ead4:	6878      	ldr	r0, [r7, #4]
 800ead6:	f000 fcc1 	bl	800f45c <USBD_CtlError>
          break;
 800eada:	bf00      	nop
      }
      break;
 800eadc:	e004      	b.n	800eae8 <USBD_StdDevReq+0xc8>

    default:
      USBD_CtlError(pdev, req);
 800eade:	6839      	ldr	r1, [r7, #0]
 800eae0:	6878      	ldr	r0, [r7, #4]
 800eae2:	f000 fcbb 	bl	800f45c <USBD_CtlError>
      break;
 800eae6:	bf00      	nop
  }

  return ret;
 800eae8:	7bfb      	ldrb	r3, [r7, #15]
}
 800eaea:	4618      	mov	r0, r3
 800eaec:	3710      	adds	r7, #16
 800eaee:	46bd      	mov	sp, r7
 800eaf0:	bd80      	pop	{r7, pc}
 800eaf2:	bf00      	nop

0800eaf4 <USBD_StdItfReq>:
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef  USBD_StdItfReq(USBD_HandleTypeDef *pdev,
                                   USBD_SetupReqTypedef  *req)
{
 800eaf4:	b580      	push	{r7, lr}
 800eaf6:	b084      	sub	sp, #16
 800eaf8:	af00      	add	r7, sp, #0
 800eafa:	6078      	str	r0, [r7, #4]
 800eafc:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800eafe:	2300      	movs	r3, #0
 800eb00:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800eb02:	683b      	ldr	r3, [r7, #0]
 800eb04:	781b      	ldrb	r3, [r3, #0]
 800eb06:	f003 0360 	and.w	r3, r3, #96	; 0x60
 800eb0a:	2b20      	cmp	r3, #32
 800eb0c:	d003      	beq.n	800eb16 <USBD_StdItfReq+0x22>
 800eb0e:	2b40      	cmp	r3, #64	; 0x40
 800eb10:	d001      	beq.n	800eb16 <USBD_StdItfReq+0x22>
 800eb12:	2b00      	cmp	r3, #0
 800eb14:	d12a      	bne.n	800eb6c <USBD_StdItfReq+0x78>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
    case USB_REQ_TYPE_STANDARD:
      switch (pdev->dev_state)
 800eb16:	687b      	ldr	r3, [r7, #4]
 800eb18:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800eb1c:	3b01      	subs	r3, #1
 800eb1e:	2b02      	cmp	r3, #2
 800eb20:	d81d      	bhi.n	800eb5e <USBD_StdItfReq+0x6a>
      {
        case USBD_STATE_DEFAULT:
        case USBD_STATE_ADDRESSED:
        case USBD_STATE_CONFIGURED:

          if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 800eb22:	683b      	ldr	r3, [r7, #0]
 800eb24:	889b      	ldrh	r3, [r3, #4]
 800eb26:	b2db      	uxtb	r3, r3
 800eb28:	2b01      	cmp	r3, #1
 800eb2a:	d813      	bhi.n	800eb54 <USBD_StdItfReq+0x60>
          {
            ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 800eb2c:	687b      	ldr	r3, [r7, #4]
 800eb2e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800eb32:	689b      	ldr	r3, [r3, #8]
 800eb34:	6839      	ldr	r1, [r7, #0]
 800eb36:	6878      	ldr	r0, [r7, #4]
 800eb38:	4798      	blx	r3
 800eb3a:	4603      	mov	r3, r0
 800eb3c:	73fb      	strb	r3, [r7, #15]

            if ((req->wLength == 0U) && (ret == USBD_OK))
 800eb3e:	683b      	ldr	r3, [r7, #0]
 800eb40:	88db      	ldrh	r3, [r3, #6]
 800eb42:	2b00      	cmp	r3, #0
 800eb44:	d110      	bne.n	800eb68 <USBD_StdItfReq+0x74>
 800eb46:	7bfb      	ldrb	r3, [r7, #15]
 800eb48:	2b00      	cmp	r3, #0
 800eb4a:	d10d      	bne.n	800eb68 <USBD_StdItfReq+0x74>
            {
              USBD_CtlSendStatus(pdev);
 800eb4c:	6878      	ldr	r0, [r7, #4]
 800eb4e:	f000 fd4d 	bl	800f5ec <USBD_CtlSendStatus>
          }
          else
          {
            USBD_CtlError(pdev, req);
          }
          break;
 800eb52:	e009      	b.n	800eb68 <USBD_StdItfReq+0x74>
            USBD_CtlError(pdev, req);
 800eb54:	6839      	ldr	r1, [r7, #0]
 800eb56:	6878      	ldr	r0, [r7, #4]
 800eb58:	f000 fc80 	bl	800f45c <USBD_CtlError>
          break;
 800eb5c:	e004      	b.n	800eb68 <USBD_StdItfReq+0x74>

        default:
          USBD_CtlError(pdev, req);
 800eb5e:	6839      	ldr	r1, [r7, #0]
 800eb60:	6878      	ldr	r0, [r7, #4]
 800eb62:	f000 fc7b 	bl	800f45c <USBD_CtlError>
          break;
 800eb66:	e000      	b.n	800eb6a <USBD_StdItfReq+0x76>
          break;
 800eb68:	bf00      	nop
      }
      break;
 800eb6a:	e004      	b.n	800eb76 <USBD_StdItfReq+0x82>

    default:
      USBD_CtlError(pdev, req);
 800eb6c:	6839      	ldr	r1, [r7, #0]
 800eb6e:	6878      	ldr	r0, [r7, #4]
 800eb70:	f000 fc74 	bl	800f45c <USBD_CtlError>
      break;
 800eb74:	bf00      	nop
  }

  return USBD_OK;
 800eb76:	2300      	movs	r3, #0
}
 800eb78:	4618      	mov	r0, r3
 800eb7a:	3710      	adds	r7, #16
 800eb7c:	46bd      	mov	sp, r7
 800eb7e:	bd80      	pop	{r7, pc}

0800eb80 <USBD_StdEPReq>:
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef  USBD_StdEPReq(USBD_HandleTypeDef *pdev,
                                  USBD_SetupReqTypedef  *req)
{
 800eb80:	b580      	push	{r7, lr}
 800eb82:	b084      	sub	sp, #16
 800eb84:	af00      	add	r7, sp, #0
 800eb86:	6078      	str	r0, [r7, #4]
 800eb88:	6039      	str	r1, [r7, #0]
  USBD_EndpointTypeDef *pep;
  uint8_t   ep_addr;
  USBD_StatusTypeDef ret = USBD_OK;
 800eb8a:	2300      	movs	r3, #0
 800eb8c:	73fb      	strb	r3, [r7, #15]
  ep_addr  = LOBYTE(req->wIndex);
 800eb8e:	683b      	ldr	r3, [r7, #0]
 800eb90:	889b      	ldrh	r3, [r3, #4]
 800eb92:	73bb      	strb	r3, [r7, #14]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800eb94:	683b      	ldr	r3, [r7, #0]
 800eb96:	781b      	ldrb	r3, [r3, #0]
 800eb98:	f003 0360 	and.w	r3, r3, #96	; 0x60
 800eb9c:	2b20      	cmp	r3, #32
 800eb9e:	d004      	beq.n	800ebaa <USBD_StdEPReq+0x2a>
 800eba0:	2b40      	cmp	r3, #64	; 0x40
 800eba2:	d002      	beq.n	800ebaa <USBD_StdEPReq+0x2a>
 800eba4:	2b00      	cmp	r3, #0
 800eba6:	d008      	beq.n	800ebba <USBD_StdEPReq+0x3a>
 800eba8:	e13d      	b.n	800ee26 <USBD_StdEPReq+0x2a6>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      pdev->pClass->Setup(pdev, req);
 800ebaa:	687b      	ldr	r3, [r7, #4]
 800ebac:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800ebb0:	689b      	ldr	r3, [r3, #8]
 800ebb2:	6839      	ldr	r1, [r7, #0]
 800ebb4:	6878      	ldr	r0, [r7, #4]
 800ebb6:	4798      	blx	r3
      break;
 800ebb8:	e13a      	b.n	800ee30 <USBD_StdEPReq+0x2b0>

    case USB_REQ_TYPE_STANDARD:
      /* Check if it is a class request */
      if ((req->bmRequest & 0x60U) == 0x20U)
 800ebba:	683b      	ldr	r3, [r7, #0]
 800ebbc:	781b      	ldrb	r3, [r3, #0]
 800ebbe:	f003 0360 	and.w	r3, r3, #96	; 0x60
 800ebc2:	2b20      	cmp	r3, #32
 800ebc4:	d10a      	bne.n	800ebdc <USBD_StdEPReq+0x5c>
      {
        ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 800ebc6:	687b      	ldr	r3, [r7, #4]
 800ebc8:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800ebcc:	689b      	ldr	r3, [r3, #8]
 800ebce:	6839      	ldr	r1, [r7, #0]
 800ebd0:	6878      	ldr	r0, [r7, #4]
 800ebd2:	4798      	blx	r3
 800ebd4:	4603      	mov	r3, r0
 800ebd6:	73fb      	strb	r3, [r7, #15]

        return ret;
 800ebd8:	7bfb      	ldrb	r3, [r7, #15]
 800ebda:	e12a      	b.n	800ee32 <USBD_StdEPReq+0x2b2>
      }

      switch (req->bRequest)
 800ebdc:	683b      	ldr	r3, [r7, #0]
 800ebde:	785b      	ldrb	r3, [r3, #1]
 800ebe0:	2b01      	cmp	r3, #1
 800ebe2:	d03e      	beq.n	800ec62 <USBD_StdEPReq+0xe2>
 800ebe4:	2b03      	cmp	r3, #3
 800ebe6:	d002      	beq.n	800ebee <USBD_StdEPReq+0x6e>
 800ebe8:	2b00      	cmp	r3, #0
 800ebea:	d070      	beq.n	800ecce <USBD_StdEPReq+0x14e>
 800ebec:	e115      	b.n	800ee1a <USBD_StdEPReq+0x29a>
      {
        case USB_REQ_SET_FEATURE:
          switch (pdev->dev_state)
 800ebee:	687b      	ldr	r3, [r7, #4]
 800ebf0:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800ebf4:	2b02      	cmp	r3, #2
 800ebf6:	d002      	beq.n	800ebfe <USBD_StdEPReq+0x7e>
 800ebf8:	2b03      	cmp	r3, #3
 800ebfa:	d015      	beq.n	800ec28 <USBD_StdEPReq+0xa8>
 800ebfc:	e02b      	b.n	800ec56 <USBD_StdEPReq+0xd6>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800ebfe:	7bbb      	ldrb	r3, [r7, #14]
 800ec00:	2b00      	cmp	r3, #0
 800ec02:	d00c      	beq.n	800ec1e <USBD_StdEPReq+0x9e>
 800ec04:	7bbb      	ldrb	r3, [r7, #14]
 800ec06:	2b80      	cmp	r3, #128	; 0x80
 800ec08:	d009      	beq.n	800ec1e <USBD_StdEPReq+0x9e>
              {
                USBD_LL_StallEP(pdev, ep_addr);
 800ec0a:	7bbb      	ldrb	r3, [r7, #14]
 800ec0c:	4619      	mov	r1, r3
 800ec0e:	6878      	ldr	r0, [r7, #4]
 800ec10:	f005 fee8 	bl	80149e4 <USBD_LL_StallEP>
                USBD_LL_StallEP(pdev, 0x80U);
 800ec14:	2180      	movs	r1, #128	; 0x80
 800ec16:	6878      	ldr	r0, [r7, #4]
 800ec18:	f005 fee4 	bl	80149e4 <USBD_LL_StallEP>
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 800ec1c:	e020      	b.n	800ec60 <USBD_StdEPReq+0xe0>
                USBD_CtlError(pdev, req);
 800ec1e:	6839      	ldr	r1, [r7, #0]
 800ec20:	6878      	ldr	r0, [r7, #4]
 800ec22:	f000 fc1b 	bl	800f45c <USBD_CtlError>
              break;
 800ec26:	e01b      	b.n	800ec60 <USBD_StdEPReq+0xe0>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 800ec28:	683b      	ldr	r3, [r7, #0]
 800ec2a:	885b      	ldrh	r3, [r3, #2]
 800ec2c:	2b00      	cmp	r3, #0
 800ec2e:	d10e      	bne.n	800ec4e <USBD_StdEPReq+0xce>
              {
                if ((ep_addr != 0x00U) &&
 800ec30:	7bbb      	ldrb	r3, [r7, #14]
 800ec32:	2b00      	cmp	r3, #0
 800ec34:	d00b      	beq.n	800ec4e <USBD_StdEPReq+0xce>
 800ec36:	7bbb      	ldrb	r3, [r7, #14]
 800ec38:	2b80      	cmp	r3, #128	; 0x80
 800ec3a:	d008      	beq.n	800ec4e <USBD_StdEPReq+0xce>
                    (ep_addr != 0x80U) && (req->wLength == 0x00U))
 800ec3c:	683b      	ldr	r3, [r7, #0]
 800ec3e:	88db      	ldrh	r3, [r3, #6]
 800ec40:	2b00      	cmp	r3, #0
 800ec42:	d104      	bne.n	800ec4e <USBD_StdEPReq+0xce>
                {
                  USBD_LL_StallEP(pdev, ep_addr);
 800ec44:	7bbb      	ldrb	r3, [r7, #14]
 800ec46:	4619      	mov	r1, r3
 800ec48:	6878      	ldr	r0, [r7, #4]
 800ec4a:	f005 fecb 	bl	80149e4 <USBD_LL_StallEP>
                }
              }
              USBD_CtlSendStatus(pdev);
 800ec4e:	6878      	ldr	r0, [r7, #4]
 800ec50:	f000 fccc 	bl	800f5ec <USBD_CtlSendStatus>

              break;
 800ec54:	e004      	b.n	800ec60 <USBD_StdEPReq+0xe0>

            default:
              USBD_CtlError(pdev, req);
 800ec56:	6839      	ldr	r1, [r7, #0]
 800ec58:	6878      	ldr	r0, [r7, #4]
 800ec5a:	f000 fbff 	bl	800f45c <USBD_CtlError>
              break;
 800ec5e:	bf00      	nop
          }
          break;
 800ec60:	e0e0      	b.n	800ee24 <USBD_StdEPReq+0x2a4>

        case USB_REQ_CLEAR_FEATURE:

          switch (pdev->dev_state)
 800ec62:	687b      	ldr	r3, [r7, #4]
 800ec64:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800ec68:	2b02      	cmp	r3, #2
 800ec6a:	d002      	beq.n	800ec72 <USBD_StdEPReq+0xf2>
 800ec6c:	2b03      	cmp	r3, #3
 800ec6e:	d015      	beq.n	800ec9c <USBD_StdEPReq+0x11c>
 800ec70:	e026      	b.n	800ecc0 <USBD_StdEPReq+0x140>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800ec72:	7bbb      	ldrb	r3, [r7, #14]
 800ec74:	2b00      	cmp	r3, #0
 800ec76:	d00c      	beq.n	800ec92 <USBD_StdEPReq+0x112>
 800ec78:	7bbb      	ldrb	r3, [r7, #14]
 800ec7a:	2b80      	cmp	r3, #128	; 0x80
 800ec7c:	d009      	beq.n	800ec92 <USBD_StdEPReq+0x112>
              {
                USBD_LL_StallEP(pdev, ep_addr);
 800ec7e:	7bbb      	ldrb	r3, [r7, #14]
 800ec80:	4619      	mov	r1, r3
 800ec82:	6878      	ldr	r0, [r7, #4]
 800ec84:	f005 feae 	bl	80149e4 <USBD_LL_StallEP>
                USBD_LL_StallEP(pdev, 0x80U);
 800ec88:	2180      	movs	r1, #128	; 0x80
 800ec8a:	6878      	ldr	r0, [r7, #4]
 800ec8c:	f005 feaa 	bl	80149e4 <USBD_LL_StallEP>
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 800ec90:	e01c      	b.n	800eccc <USBD_StdEPReq+0x14c>
                USBD_CtlError(pdev, req);
 800ec92:	6839      	ldr	r1, [r7, #0]
 800ec94:	6878      	ldr	r0, [r7, #4]
 800ec96:	f000 fbe1 	bl	800f45c <USBD_CtlError>
              break;
 800ec9a:	e017      	b.n	800eccc <USBD_StdEPReq+0x14c>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 800ec9c:	683b      	ldr	r3, [r7, #0]
 800ec9e:	885b      	ldrh	r3, [r3, #2]
 800eca0:	2b00      	cmp	r3, #0
 800eca2:	d112      	bne.n	800ecca <USBD_StdEPReq+0x14a>
              {
                if ((ep_addr & 0x7FU) != 0x00U)
 800eca4:	7bbb      	ldrb	r3, [r7, #14]
 800eca6:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800ecaa:	2b00      	cmp	r3, #0
 800ecac:	d004      	beq.n	800ecb8 <USBD_StdEPReq+0x138>
                {
                  USBD_LL_ClearStallEP(pdev, ep_addr);
 800ecae:	7bbb      	ldrb	r3, [r7, #14]
 800ecb0:	4619      	mov	r1, r3
 800ecb2:	6878      	ldr	r0, [r7, #4]
 800ecb4:	f005 feb5 	bl	8014a22 <USBD_LL_ClearStallEP>
                }
                USBD_CtlSendStatus(pdev);
 800ecb8:	6878      	ldr	r0, [r7, #4]
 800ecba:	f000 fc97 	bl	800f5ec <USBD_CtlSendStatus>
              }
              break;
 800ecbe:	e004      	b.n	800ecca <USBD_StdEPReq+0x14a>

            default:
              USBD_CtlError(pdev, req);
 800ecc0:	6839      	ldr	r1, [r7, #0]
 800ecc2:	6878      	ldr	r0, [r7, #4]
 800ecc4:	f000 fbca 	bl	800f45c <USBD_CtlError>
              break;
 800ecc8:	e000      	b.n	800eccc <USBD_StdEPReq+0x14c>
              break;
 800ecca:	bf00      	nop
          }
          break;
 800eccc:	e0aa      	b.n	800ee24 <USBD_StdEPReq+0x2a4>

        case USB_REQ_GET_STATUS:
          switch (pdev->dev_state)
 800ecce:	687b      	ldr	r3, [r7, #4]
 800ecd0:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800ecd4:	2b02      	cmp	r3, #2
 800ecd6:	d002      	beq.n	800ecde <USBD_StdEPReq+0x15e>
 800ecd8:	2b03      	cmp	r3, #3
 800ecda:	d032      	beq.n	800ed42 <USBD_StdEPReq+0x1c2>
 800ecdc:	e097      	b.n	800ee0e <USBD_StdEPReq+0x28e>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800ecde:	7bbb      	ldrb	r3, [r7, #14]
 800ece0:	2b00      	cmp	r3, #0
 800ece2:	d007      	beq.n	800ecf4 <USBD_StdEPReq+0x174>
 800ece4:	7bbb      	ldrb	r3, [r7, #14]
 800ece6:	2b80      	cmp	r3, #128	; 0x80
 800ece8:	d004      	beq.n	800ecf4 <USBD_StdEPReq+0x174>
              {
                USBD_CtlError(pdev, req);
 800ecea:	6839      	ldr	r1, [r7, #0]
 800ecec:	6878      	ldr	r0, [r7, #4]
 800ecee:	f000 fbb5 	bl	800f45c <USBD_CtlError>
                break;
 800ecf2:	e091      	b.n	800ee18 <USBD_StdEPReq+0x298>
              }
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800ecf4:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800ecf8:	2b00      	cmp	r3, #0
 800ecfa:	da0b      	bge.n	800ed14 <USBD_StdEPReq+0x194>
 800ecfc:	7bbb      	ldrb	r3, [r7, #14]
 800ecfe:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800ed02:	4613      	mov	r3, r2
 800ed04:	009b      	lsls	r3, r3, #2
 800ed06:	4413      	add	r3, r2
 800ed08:	009b      	lsls	r3, r3, #2
 800ed0a:	3310      	adds	r3, #16
 800ed0c:	687a      	ldr	r2, [r7, #4]
 800ed0e:	4413      	add	r3, r2
 800ed10:	3304      	adds	r3, #4
 800ed12:	e00b      	b.n	800ed2c <USBD_StdEPReq+0x1ac>
                    &pdev->ep_out[ep_addr & 0x7FU];
 800ed14:	7bbb      	ldrb	r3, [r7, #14]
 800ed16:	f003 027f 	and.w	r2, r3, #127	; 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800ed1a:	4613      	mov	r3, r2
 800ed1c:	009b      	lsls	r3, r3, #2
 800ed1e:	4413      	add	r3, r2
 800ed20:	009b      	lsls	r3, r3, #2
 800ed22:	f503 73a8 	add.w	r3, r3, #336	; 0x150
 800ed26:	687a      	ldr	r2, [r7, #4]
 800ed28:	4413      	add	r3, r2
 800ed2a:	3304      	adds	r3, #4
 800ed2c:	60bb      	str	r3, [r7, #8]

              pep->status = 0x0000U;
 800ed2e:	68bb      	ldr	r3, [r7, #8]
 800ed30:	2200      	movs	r2, #0
 800ed32:	601a      	str	r2, [r3, #0]

              USBD_CtlSendData(pdev, (uint8_t *)(void *)&pep->status, 2U);
 800ed34:	68bb      	ldr	r3, [r7, #8]
 800ed36:	2202      	movs	r2, #2
 800ed38:	4619      	mov	r1, r3
 800ed3a:	6878      	ldr	r0, [r7, #4]
 800ed3c:	f000 fbf8 	bl	800f530 <USBD_CtlSendData>
              break;
 800ed40:	e06a      	b.n	800ee18 <USBD_StdEPReq+0x298>

            case USBD_STATE_CONFIGURED:
              if ((ep_addr & 0x80U) == 0x80U)
 800ed42:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800ed46:	2b00      	cmp	r3, #0
 800ed48:	da11      	bge.n	800ed6e <USBD_StdEPReq+0x1ee>
              {
                if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 800ed4a:	7bbb      	ldrb	r3, [r7, #14]
 800ed4c:	f003 020f 	and.w	r2, r3, #15
 800ed50:	6879      	ldr	r1, [r7, #4]
 800ed52:	4613      	mov	r3, r2
 800ed54:	009b      	lsls	r3, r3, #2
 800ed56:	4413      	add	r3, r2
 800ed58:	009b      	lsls	r3, r3, #2
 800ed5a:	440b      	add	r3, r1
 800ed5c:	3318      	adds	r3, #24
 800ed5e:	681b      	ldr	r3, [r3, #0]
 800ed60:	2b00      	cmp	r3, #0
 800ed62:	d117      	bne.n	800ed94 <USBD_StdEPReq+0x214>
                {
                  USBD_CtlError(pdev, req);
 800ed64:	6839      	ldr	r1, [r7, #0]
 800ed66:	6878      	ldr	r0, [r7, #4]
 800ed68:	f000 fb78 	bl	800f45c <USBD_CtlError>
                  break;
 800ed6c:	e054      	b.n	800ee18 <USBD_StdEPReq+0x298>
                }
              }
              else
              {
                if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 800ed6e:	7bbb      	ldrb	r3, [r7, #14]
 800ed70:	f003 020f 	and.w	r2, r3, #15
 800ed74:	6879      	ldr	r1, [r7, #4]
 800ed76:	4613      	mov	r3, r2
 800ed78:	009b      	lsls	r3, r3, #2
 800ed7a:	4413      	add	r3, r2
 800ed7c:	009b      	lsls	r3, r3, #2
 800ed7e:	440b      	add	r3, r1
 800ed80:	f503 73ac 	add.w	r3, r3, #344	; 0x158
 800ed84:	681b      	ldr	r3, [r3, #0]
 800ed86:	2b00      	cmp	r3, #0
 800ed88:	d104      	bne.n	800ed94 <USBD_StdEPReq+0x214>
                {
                  USBD_CtlError(pdev, req);
 800ed8a:	6839      	ldr	r1, [r7, #0]
 800ed8c:	6878      	ldr	r0, [r7, #4]
 800ed8e:	f000 fb65 	bl	800f45c <USBD_CtlError>
                  break;
 800ed92:	e041      	b.n	800ee18 <USBD_StdEPReq+0x298>
                }
              }

              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800ed94:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800ed98:	2b00      	cmp	r3, #0
 800ed9a:	da0b      	bge.n	800edb4 <USBD_StdEPReq+0x234>
 800ed9c:	7bbb      	ldrb	r3, [r7, #14]
 800ed9e:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800eda2:	4613      	mov	r3, r2
 800eda4:	009b      	lsls	r3, r3, #2
 800eda6:	4413      	add	r3, r2
 800eda8:	009b      	lsls	r3, r3, #2
 800edaa:	3310      	adds	r3, #16
 800edac:	687a      	ldr	r2, [r7, #4]
 800edae:	4413      	add	r3, r2
 800edb0:	3304      	adds	r3, #4
 800edb2:	e00b      	b.n	800edcc <USBD_StdEPReq+0x24c>
                    &pdev->ep_out[ep_addr & 0x7FU];
 800edb4:	7bbb      	ldrb	r3, [r7, #14]
 800edb6:	f003 027f 	and.w	r2, r3, #127	; 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800edba:	4613      	mov	r3, r2
 800edbc:	009b      	lsls	r3, r3, #2
 800edbe:	4413      	add	r3, r2
 800edc0:	009b      	lsls	r3, r3, #2
 800edc2:	f503 73a8 	add.w	r3, r3, #336	; 0x150
 800edc6:	687a      	ldr	r2, [r7, #4]
 800edc8:	4413      	add	r3, r2
 800edca:	3304      	adds	r3, #4
 800edcc:	60bb      	str	r3, [r7, #8]

              if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 800edce:	7bbb      	ldrb	r3, [r7, #14]
 800edd0:	2b00      	cmp	r3, #0
 800edd2:	d002      	beq.n	800edda <USBD_StdEPReq+0x25a>
 800edd4:	7bbb      	ldrb	r3, [r7, #14]
 800edd6:	2b80      	cmp	r3, #128	; 0x80
 800edd8:	d103      	bne.n	800ede2 <USBD_StdEPReq+0x262>
              {
                pep->status = 0x0000U;
 800edda:	68bb      	ldr	r3, [r7, #8]
 800eddc:	2200      	movs	r2, #0
 800edde:	601a      	str	r2, [r3, #0]
 800ede0:	e00e      	b.n	800ee00 <USBD_StdEPReq+0x280>
              }
              else if (USBD_LL_IsStallEP(pdev, ep_addr))
 800ede2:	7bbb      	ldrb	r3, [r7, #14]
 800ede4:	4619      	mov	r1, r3
 800ede6:	6878      	ldr	r0, [r7, #4]
 800ede8:	f005 fe3a 	bl	8014a60 <USBD_LL_IsStallEP>
 800edec:	4603      	mov	r3, r0
 800edee:	2b00      	cmp	r3, #0
 800edf0:	d003      	beq.n	800edfa <USBD_StdEPReq+0x27a>
              {
                pep->status = 0x0001U;
 800edf2:	68bb      	ldr	r3, [r7, #8]
 800edf4:	2201      	movs	r2, #1
 800edf6:	601a      	str	r2, [r3, #0]
 800edf8:	e002      	b.n	800ee00 <USBD_StdEPReq+0x280>
              }
              else
              {
                pep->status = 0x0000U;
 800edfa:	68bb      	ldr	r3, [r7, #8]
 800edfc:	2200      	movs	r2, #0
 800edfe:	601a      	str	r2, [r3, #0]
              }

              USBD_CtlSendData(pdev, (uint8_t *)(void *)&pep->status, 2U);
 800ee00:	68bb      	ldr	r3, [r7, #8]
 800ee02:	2202      	movs	r2, #2
 800ee04:	4619      	mov	r1, r3
 800ee06:	6878      	ldr	r0, [r7, #4]
 800ee08:	f000 fb92 	bl	800f530 <USBD_CtlSendData>
              break;
 800ee0c:	e004      	b.n	800ee18 <USBD_StdEPReq+0x298>

            default:
              USBD_CtlError(pdev, req);
 800ee0e:	6839      	ldr	r1, [r7, #0]
 800ee10:	6878      	ldr	r0, [r7, #4]
 800ee12:	f000 fb23 	bl	800f45c <USBD_CtlError>
              break;
 800ee16:	bf00      	nop
          }
          break;
 800ee18:	e004      	b.n	800ee24 <USBD_StdEPReq+0x2a4>

        default:
          USBD_CtlError(pdev, req);
 800ee1a:	6839      	ldr	r1, [r7, #0]
 800ee1c:	6878      	ldr	r0, [r7, #4]
 800ee1e:	f000 fb1d 	bl	800f45c <USBD_CtlError>
          break;
 800ee22:	bf00      	nop
      }
      break;
 800ee24:	e004      	b.n	800ee30 <USBD_StdEPReq+0x2b0>

    default:
      USBD_CtlError(pdev, req);
 800ee26:	6839      	ldr	r1, [r7, #0]
 800ee28:	6878      	ldr	r0, [r7, #4]
 800ee2a:	f000 fb17 	bl	800f45c <USBD_CtlError>
      break;
 800ee2e:	bf00      	nop
  }

  return ret;
 800ee30:	7bfb      	ldrb	r3, [r7, #15]
}
 800ee32:	4618      	mov	r0, r3
 800ee34:	3710      	adds	r7, #16
 800ee36:	46bd      	mov	sp, r7
 800ee38:	bd80      	pop	{r7, pc}
	...

0800ee3c <USBD_GetDescriptor>:
* @param  req: usb request
* @retval status
*/
static void USBD_GetDescriptor(USBD_HandleTypeDef *pdev,
                               USBD_SetupReqTypedef *req)
{
 800ee3c:	b580      	push	{r7, lr}
 800ee3e:	b084      	sub	sp, #16
 800ee40:	af00      	add	r7, sp, #0
 800ee42:	6078      	str	r0, [r7, #4]
 800ee44:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 800ee46:	2300      	movs	r3, #0
 800ee48:	813b      	strh	r3, [r7, #8]
  uint8_t *pbuf = NULL;
 800ee4a:	2300      	movs	r3, #0
 800ee4c:	60fb      	str	r3, [r7, #12]
  uint8_t err = 0U;
 800ee4e:	2300      	movs	r3, #0
 800ee50:	72fb      	strb	r3, [r7, #11]

  switch (req->wValue >> 8)
 800ee52:	683b      	ldr	r3, [r7, #0]
 800ee54:	885b      	ldrh	r3, [r3, #2]
 800ee56:	0a1b      	lsrs	r3, r3, #8
 800ee58:	b29b      	uxth	r3, r3
 800ee5a:	3b01      	subs	r3, #1
 800ee5c:	2b06      	cmp	r3, #6
 800ee5e:	f200 8128 	bhi.w	800f0b2 <USBD_GetDescriptor+0x276>
 800ee62:	a201      	add	r2, pc, #4	; (adr r2, 800ee68 <USBD_GetDescriptor+0x2c>)
 800ee64:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ee68:	0800ee85 	.word	0x0800ee85
 800ee6c:	0800ee9d 	.word	0x0800ee9d
 800ee70:	0800eedd 	.word	0x0800eedd
 800ee74:	0800f0b3 	.word	0x0800f0b3
 800ee78:	0800f0b3 	.word	0x0800f0b3
 800ee7c:	0800f053 	.word	0x0800f053
 800ee80:	0800f07f 	.word	0x0800f07f
        err++;
      }
      break;
#endif
    case USB_DESC_TYPE_DEVICE:
      pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 800ee84:	687b      	ldr	r3, [r7, #4]
 800ee86:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 800ee8a:	681b      	ldr	r3, [r3, #0]
 800ee8c:	687a      	ldr	r2, [r7, #4]
 800ee8e:	7c12      	ldrb	r2, [r2, #16]
 800ee90:	f107 0108 	add.w	r1, r7, #8
 800ee94:	4610      	mov	r0, r2
 800ee96:	4798      	blx	r3
 800ee98:	60f8      	str	r0, [r7, #12]
      break;
 800ee9a:	e112      	b.n	800f0c2 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800ee9c:	687b      	ldr	r3, [r7, #4]
 800ee9e:	7c1b      	ldrb	r3, [r3, #16]
 800eea0:	2b00      	cmp	r3, #0
 800eea2:	d10d      	bne.n	800eec0 <USBD_GetDescriptor+0x84>
      {
        pbuf = pdev->pClass->GetHSConfigDescriptor(&len);
 800eea4:	687b      	ldr	r3, [r7, #4]
 800eea6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800eeaa:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800eeac:	f107 0208 	add.w	r2, r7, #8
 800eeb0:	4610      	mov	r0, r2
 800eeb2:	4798      	blx	r3
 800eeb4:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 800eeb6:	68fb      	ldr	r3, [r7, #12]
 800eeb8:	3301      	adds	r3, #1
 800eeba:	2202      	movs	r2, #2
 800eebc:	701a      	strb	r2, [r3, #0]
      else
      {
        pbuf = pdev->pClass->GetFSConfigDescriptor(&len);
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
      }
      break;
 800eebe:	e100      	b.n	800f0c2 <USBD_GetDescriptor+0x286>
        pbuf = pdev->pClass->GetFSConfigDescriptor(&len);
 800eec0:	687b      	ldr	r3, [r7, #4]
 800eec2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800eec6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800eec8:	f107 0208 	add.w	r2, r7, #8
 800eecc:	4610      	mov	r0, r2
 800eece:	4798      	blx	r3
 800eed0:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 800eed2:	68fb      	ldr	r3, [r7, #12]
 800eed4:	3301      	adds	r3, #1
 800eed6:	2202      	movs	r2, #2
 800eed8:	701a      	strb	r2, [r3, #0]
      break;
 800eeda:	e0f2      	b.n	800f0c2 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_STRING:
      switch ((uint8_t)(req->wValue))
 800eedc:	683b      	ldr	r3, [r7, #0]
 800eede:	885b      	ldrh	r3, [r3, #2]
 800eee0:	b2db      	uxtb	r3, r3
 800eee2:	2b05      	cmp	r3, #5
 800eee4:	f200 80ac 	bhi.w	800f040 <USBD_GetDescriptor+0x204>
 800eee8:	a201      	add	r2, pc, #4	; (adr r2, 800eef0 <USBD_GetDescriptor+0xb4>)
 800eeea:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800eeee:	bf00      	nop
 800eef0:	0800ef09 	.word	0x0800ef09
 800eef4:	0800ef3d 	.word	0x0800ef3d
 800eef8:	0800ef71 	.word	0x0800ef71
 800eefc:	0800efa5 	.word	0x0800efa5
 800ef00:	0800efd9 	.word	0x0800efd9
 800ef04:	0800f00d 	.word	0x0800f00d
      {
        case USBD_IDX_LANGID_STR:
          if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
 800ef08:	687b      	ldr	r3, [r7, #4]
 800ef0a:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 800ef0e:	685b      	ldr	r3, [r3, #4]
 800ef10:	2b00      	cmp	r3, #0
 800ef12:	d00b      	beq.n	800ef2c <USBD_GetDescriptor+0xf0>
          {
            pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);
 800ef14:	687b      	ldr	r3, [r7, #4]
 800ef16:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 800ef1a:	685b      	ldr	r3, [r3, #4]
 800ef1c:	687a      	ldr	r2, [r7, #4]
 800ef1e:	7c12      	ldrb	r2, [r2, #16]
 800ef20:	f107 0108 	add.w	r1, r7, #8
 800ef24:	4610      	mov	r0, r2
 800ef26:	4798      	blx	r3
 800ef28:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800ef2a:	e091      	b.n	800f050 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800ef2c:	6839      	ldr	r1, [r7, #0]
 800ef2e:	6878      	ldr	r0, [r7, #4]
 800ef30:	f000 fa94 	bl	800f45c <USBD_CtlError>
            err++;
 800ef34:	7afb      	ldrb	r3, [r7, #11]
 800ef36:	3301      	adds	r3, #1
 800ef38:	72fb      	strb	r3, [r7, #11]
          break;
 800ef3a:	e089      	b.n	800f050 <USBD_GetDescriptor+0x214>

        case USBD_IDX_MFC_STR:
          if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
 800ef3c:	687b      	ldr	r3, [r7, #4]
 800ef3e:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 800ef42:	689b      	ldr	r3, [r3, #8]
 800ef44:	2b00      	cmp	r3, #0
 800ef46:	d00b      	beq.n	800ef60 <USBD_GetDescriptor+0x124>
          {
            pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 800ef48:	687b      	ldr	r3, [r7, #4]
 800ef4a:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 800ef4e:	689b      	ldr	r3, [r3, #8]
 800ef50:	687a      	ldr	r2, [r7, #4]
 800ef52:	7c12      	ldrb	r2, [r2, #16]
 800ef54:	f107 0108 	add.w	r1, r7, #8
 800ef58:	4610      	mov	r0, r2
 800ef5a:	4798      	blx	r3
 800ef5c:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800ef5e:	e077      	b.n	800f050 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800ef60:	6839      	ldr	r1, [r7, #0]
 800ef62:	6878      	ldr	r0, [r7, #4]
 800ef64:	f000 fa7a 	bl	800f45c <USBD_CtlError>
            err++;
 800ef68:	7afb      	ldrb	r3, [r7, #11]
 800ef6a:	3301      	adds	r3, #1
 800ef6c:	72fb      	strb	r3, [r7, #11]
          break;
 800ef6e:	e06f      	b.n	800f050 <USBD_GetDescriptor+0x214>

        case USBD_IDX_PRODUCT_STR:
          if (pdev->pDesc->GetProductStrDescriptor != NULL)
 800ef70:	687b      	ldr	r3, [r7, #4]
 800ef72:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 800ef76:	68db      	ldr	r3, [r3, #12]
 800ef78:	2b00      	cmp	r3, #0
 800ef7a:	d00b      	beq.n	800ef94 <USBD_GetDescriptor+0x158>
          {
            pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 800ef7c:	687b      	ldr	r3, [r7, #4]
 800ef7e:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 800ef82:	68db      	ldr	r3, [r3, #12]
 800ef84:	687a      	ldr	r2, [r7, #4]
 800ef86:	7c12      	ldrb	r2, [r2, #16]
 800ef88:	f107 0108 	add.w	r1, r7, #8
 800ef8c:	4610      	mov	r0, r2
 800ef8e:	4798      	blx	r3
 800ef90:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800ef92:	e05d      	b.n	800f050 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800ef94:	6839      	ldr	r1, [r7, #0]
 800ef96:	6878      	ldr	r0, [r7, #4]
 800ef98:	f000 fa60 	bl	800f45c <USBD_CtlError>
            err++;
 800ef9c:	7afb      	ldrb	r3, [r7, #11]
 800ef9e:	3301      	adds	r3, #1
 800efa0:	72fb      	strb	r3, [r7, #11]
          break;
 800efa2:	e055      	b.n	800f050 <USBD_GetDescriptor+0x214>

        case USBD_IDX_SERIAL_STR:
          if (pdev->pDesc->GetSerialStrDescriptor != NULL)
 800efa4:	687b      	ldr	r3, [r7, #4]
 800efa6:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 800efaa:	691b      	ldr	r3, [r3, #16]
 800efac:	2b00      	cmp	r3, #0
 800efae:	d00b      	beq.n	800efc8 <USBD_GetDescriptor+0x18c>
          {
            pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 800efb0:	687b      	ldr	r3, [r7, #4]
 800efb2:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 800efb6:	691b      	ldr	r3, [r3, #16]
 800efb8:	687a      	ldr	r2, [r7, #4]
 800efba:	7c12      	ldrb	r2, [r2, #16]
 800efbc:	f107 0108 	add.w	r1, r7, #8
 800efc0:	4610      	mov	r0, r2
 800efc2:	4798      	blx	r3
 800efc4:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800efc6:	e043      	b.n	800f050 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800efc8:	6839      	ldr	r1, [r7, #0]
 800efca:	6878      	ldr	r0, [r7, #4]
 800efcc:	f000 fa46 	bl	800f45c <USBD_CtlError>
            err++;
 800efd0:	7afb      	ldrb	r3, [r7, #11]
 800efd2:	3301      	adds	r3, #1
 800efd4:	72fb      	strb	r3, [r7, #11]
          break;
 800efd6:	e03b      	b.n	800f050 <USBD_GetDescriptor+0x214>

        case USBD_IDX_CONFIG_STR:
          if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
 800efd8:	687b      	ldr	r3, [r7, #4]
 800efda:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 800efde:	695b      	ldr	r3, [r3, #20]
 800efe0:	2b00      	cmp	r3, #0
 800efe2:	d00b      	beq.n	800effc <USBD_GetDescriptor+0x1c0>
          {
            pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 800efe4:	687b      	ldr	r3, [r7, #4]
 800efe6:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 800efea:	695b      	ldr	r3, [r3, #20]
 800efec:	687a      	ldr	r2, [r7, #4]
 800efee:	7c12      	ldrb	r2, [r2, #16]
 800eff0:	f107 0108 	add.w	r1, r7, #8
 800eff4:	4610      	mov	r0, r2
 800eff6:	4798      	blx	r3
 800eff8:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800effa:	e029      	b.n	800f050 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800effc:	6839      	ldr	r1, [r7, #0]
 800effe:	6878      	ldr	r0, [r7, #4]
 800f000:	f000 fa2c 	bl	800f45c <USBD_CtlError>
            err++;
 800f004:	7afb      	ldrb	r3, [r7, #11]
 800f006:	3301      	adds	r3, #1
 800f008:	72fb      	strb	r3, [r7, #11]
          break;
 800f00a:	e021      	b.n	800f050 <USBD_GetDescriptor+0x214>

        case USBD_IDX_INTERFACE_STR:
          if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 800f00c:	687b      	ldr	r3, [r7, #4]
 800f00e:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 800f012:	699b      	ldr	r3, [r3, #24]
 800f014:	2b00      	cmp	r3, #0
 800f016:	d00b      	beq.n	800f030 <USBD_GetDescriptor+0x1f4>
          {
            pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 800f018:	687b      	ldr	r3, [r7, #4]
 800f01a:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 800f01e:	699b      	ldr	r3, [r3, #24]
 800f020:	687a      	ldr	r2, [r7, #4]
 800f022:	7c12      	ldrb	r2, [r2, #16]
 800f024:	f107 0108 	add.w	r1, r7, #8
 800f028:	4610      	mov	r0, r2
 800f02a:	4798      	blx	r3
 800f02c:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800f02e:	e00f      	b.n	800f050 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800f030:	6839      	ldr	r1, [r7, #0]
 800f032:	6878      	ldr	r0, [r7, #4]
 800f034:	f000 fa12 	bl	800f45c <USBD_CtlError>
            err++;
 800f038:	7afb      	ldrb	r3, [r7, #11]
 800f03a:	3301      	adds	r3, #1
 800f03c:	72fb      	strb	r3, [r7, #11]
          break;
 800f03e:	e007      	b.n	800f050 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
#else
          USBD_CtlError(pdev, req);
 800f040:	6839      	ldr	r1, [r7, #0]
 800f042:	6878      	ldr	r0, [r7, #4]
 800f044:	f000 fa0a 	bl	800f45c <USBD_CtlError>
          err++;
 800f048:	7afb      	ldrb	r3, [r7, #11]
 800f04a:	3301      	adds	r3, #1
 800f04c:	72fb      	strb	r3, [r7, #11]
#endif
      }
      break;
 800f04e:	e038      	b.n	800f0c2 <USBD_GetDescriptor+0x286>
 800f050:	e037      	b.n	800f0c2 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_DEVICE_QUALIFIER:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800f052:	687b      	ldr	r3, [r7, #4]
 800f054:	7c1b      	ldrb	r3, [r3, #16]
 800f056:	2b00      	cmp	r3, #0
 800f058:	d109      	bne.n	800f06e <USBD_GetDescriptor+0x232>
      {
        pbuf = pdev->pClass->GetDeviceQualifierDescriptor(&len);
 800f05a:	687b      	ldr	r3, [r7, #4]
 800f05c:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800f060:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800f062:	f107 0208 	add.w	r2, r7, #8
 800f066:	4610      	mov	r0, r2
 800f068:	4798      	blx	r3
 800f06a:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800f06c:	e029      	b.n	800f0c2 <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 800f06e:	6839      	ldr	r1, [r7, #0]
 800f070:	6878      	ldr	r0, [r7, #4]
 800f072:	f000 f9f3 	bl	800f45c <USBD_CtlError>
        err++;
 800f076:	7afb      	ldrb	r3, [r7, #11]
 800f078:	3301      	adds	r3, #1
 800f07a:	72fb      	strb	r3, [r7, #11]
      break;
 800f07c:	e021      	b.n	800f0c2 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800f07e:	687b      	ldr	r3, [r7, #4]
 800f080:	7c1b      	ldrb	r3, [r3, #16]
 800f082:	2b00      	cmp	r3, #0
 800f084:	d10d      	bne.n	800f0a2 <USBD_GetDescriptor+0x266>
      {
        pbuf = pdev->pClass->GetOtherSpeedConfigDescriptor(&len);
 800f086:	687b      	ldr	r3, [r7, #4]
 800f088:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800f08c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800f08e:	f107 0208 	add.w	r2, r7, #8
 800f092:	4610      	mov	r0, r2
 800f094:	4798      	blx	r3
 800f096:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 800f098:	68fb      	ldr	r3, [r7, #12]
 800f09a:	3301      	adds	r3, #1
 800f09c:	2207      	movs	r2, #7
 800f09e:	701a      	strb	r2, [r3, #0]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800f0a0:	e00f      	b.n	800f0c2 <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 800f0a2:	6839      	ldr	r1, [r7, #0]
 800f0a4:	6878      	ldr	r0, [r7, #4]
 800f0a6:	f000 f9d9 	bl	800f45c <USBD_CtlError>
        err++;
 800f0aa:	7afb      	ldrb	r3, [r7, #11]
 800f0ac:	3301      	adds	r3, #1
 800f0ae:	72fb      	strb	r3, [r7, #11]
      break;
 800f0b0:	e007      	b.n	800f0c2 <USBD_GetDescriptor+0x286>

    default:
      USBD_CtlError(pdev, req);
 800f0b2:	6839      	ldr	r1, [r7, #0]
 800f0b4:	6878      	ldr	r0, [r7, #4]
 800f0b6:	f000 f9d1 	bl	800f45c <USBD_CtlError>
      err++;
 800f0ba:	7afb      	ldrb	r3, [r7, #11]
 800f0bc:	3301      	adds	r3, #1
 800f0be:	72fb      	strb	r3, [r7, #11]
      break;
 800f0c0:	bf00      	nop
  }

  if (err != 0U)
 800f0c2:	7afb      	ldrb	r3, [r7, #11]
 800f0c4:	2b00      	cmp	r3, #0
 800f0c6:	d11c      	bne.n	800f102 <USBD_GetDescriptor+0x2c6>
  {
    return;
  }
  else
  {
    if ((len != 0U) && (req->wLength != 0U))
 800f0c8:	893b      	ldrh	r3, [r7, #8]
 800f0ca:	2b00      	cmp	r3, #0
 800f0cc:	d011      	beq.n	800f0f2 <USBD_GetDescriptor+0x2b6>
 800f0ce:	683b      	ldr	r3, [r7, #0]
 800f0d0:	88db      	ldrh	r3, [r3, #6]
 800f0d2:	2b00      	cmp	r3, #0
 800f0d4:	d00d      	beq.n	800f0f2 <USBD_GetDescriptor+0x2b6>
    {
      len = MIN(len, req->wLength);
 800f0d6:	683b      	ldr	r3, [r7, #0]
 800f0d8:	88da      	ldrh	r2, [r3, #6]
 800f0da:	893b      	ldrh	r3, [r7, #8]
 800f0dc:	4293      	cmp	r3, r2
 800f0de:	bf28      	it	cs
 800f0e0:	4613      	movcs	r3, r2
 800f0e2:	b29b      	uxth	r3, r3
 800f0e4:	813b      	strh	r3, [r7, #8]
      (void)USBD_CtlSendData(pdev, pbuf, len);
 800f0e6:	893b      	ldrh	r3, [r7, #8]
 800f0e8:	461a      	mov	r2, r3
 800f0ea:	68f9      	ldr	r1, [r7, #12]
 800f0ec:	6878      	ldr	r0, [r7, #4]
 800f0ee:	f000 fa1f 	bl	800f530 <USBD_CtlSendData>
    }

    if (req->wLength == 0U)
 800f0f2:	683b      	ldr	r3, [r7, #0]
 800f0f4:	88db      	ldrh	r3, [r3, #6]
 800f0f6:	2b00      	cmp	r3, #0
 800f0f8:	d104      	bne.n	800f104 <USBD_GetDescriptor+0x2c8>
    {
      (void)USBD_CtlSendStatus(pdev);
 800f0fa:	6878      	ldr	r0, [r7, #4]
 800f0fc:	f000 fa76 	bl	800f5ec <USBD_CtlSendStatus>
 800f100:	e000      	b.n	800f104 <USBD_GetDescriptor+0x2c8>
    return;
 800f102:	bf00      	nop
    }
  }
}
 800f104:	3710      	adds	r7, #16
 800f106:	46bd      	mov	sp, r7
 800f108:	bd80      	pop	{r7, pc}
 800f10a:	bf00      	nop

0800f10c <USBD_SetAddress>:
* @param  req: usb request
* @retval status
*/
static void USBD_SetAddress(USBD_HandleTypeDef *pdev,
                            USBD_SetupReqTypedef *req)
{
 800f10c:	b580      	push	{r7, lr}
 800f10e:	b084      	sub	sp, #16
 800f110:	af00      	add	r7, sp, #0
 800f112:	6078      	str	r0, [r7, #4]
 800f114:	6039      	str	r1, [r7, #0]
  uint8_t  dev_addr;

  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 800f116:	683b      	ldr	r3, [r7, #0]
 800f118:	889b      	ldrh	r3, [r3, #4]
 800f11a:	2b00      	cmp	r3, #0
 800f11c:	d130      	bne.n	800f180 <USBD_SetAddress+0x74>
 800f11e:	683b      	ldr	r3, [r7, #0]
 800f120:	88db      	ldrh	r3, [r3, #6]
 800f122:	2b00      	cmp	r3, #0
 800f124:	d12c      	bne.n	800f180 <USBD_SetAddress+0x74>
 800f126:	683b      	ldr	r3, [r7, #0]
 800f128:	885b      	ldrh	r3, [r3, #2]
 800f12a:	2b7f      	cmp	r3, #127	; 0x7f
 800f12c:	d828      	bhi.n	800f180 <USBD_SetAddress+0x74>
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 800f12e:	683b      	ldr	r3, [r7, #0]
 800f130:	885b      	ldrh	r3, [r3, #2]
 800f132:	b2db      	uxtb	r3, r3
 800f134:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800f138:	73fb      	strb	r3, [r7, #15]

    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800f13a:	687b      	ldr	r3, [r7, #4]
 800f13c:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800f140:	2b03      	cmp	r3, #3
 800f142:	d104      	bne.n	800f14e <USBD_SetAddress+0x42>
    {
      USBD_CtlError(pdev, req);
 800f144:	6839      	ldr	r1, [r7, #0]
 800f146:	6878      	ldr	r0, [r7, #4]
 800f148:	f000 f988 	bl	800f45c <USBD_CtlError>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800f14c:	e01c      	b.n	800f188 <USBD_SetAddress+0x7c>
    }
    else
    {
      pdev->dev_address = dev_addr;
 800f14e:	687b      	ldr	r3, [r7, #4]
 800f150:	7bfa      	ldrb	r2, [r7, #15]
 800f152:	f883 229e 	strb.w	r2, [r3, #670]	; 0x29e
      USBD_LL_SetUSBAddress(pdev, dev_addr);
 800f156:	7bfb      	ldrb	r3, [r7, #15]
 800f158:	4619      	mov	r1, r3
 800f15a:	6878      	ldr	r0, [r7, #4]
 800f15c:	f005 fcab 	bl	8014ab6 <USBD_LL_SetUSBAddress>
      USBD_CtlSendStatus(pdev);
 800f160:	6878      	ldr	r0, [r7, #4]
 800f162:	f000 fa43 	bl	800f5ec <USBD_CtlSendStatus>

      if (dev_addr != 0U)
 800f166:	7bfb      	ldrb	r3, [r7, #15]
 800f168:	2b00      	cmp	r3, #0
 800f16a:	d004      	beq.n	800f176 <USBD_SetAddress+0x6a>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 800f16c:	687b      	ldr	r3, [r7, #4]
 800f16e:	2202      	movs	r2, #2
 800f170:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800f174:	e008      	b.n	800f188 <USBD_SetAddress+0x7c>
      }
      else
      {
        pdev->dev_state = USBD_STATE_DEFAULT;
 800f176:	687b      	ldr	r3, [r7, #4]
 800f178:	2201      	movs	r2, #1
 800f17a:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800f17e:	e003      	b.n	800f188 <USBD_SetAddress+0x7c>
      }
    }
  }
  else
  {
    USBD_CtlError(pdev, req);
 800f180:	6839      	ldr	r1, [r7, #0]
 800f182:	6878      	ldr	r0, [r7, #4]
 800f184:	f000 f96a 	bl	800f45c <USBD_CtlError>
  }
}
 800f188:	bf00      	nop
 800f18a:	3710      	adds	r7, #16
 800f18c:	46bd      	mov	sp, r7
 800f18e:	bd80      	pop	{r7, pc}

0800f190 <USBD_SetConfig>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_SetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800f190:	b580      	push	{r7, lr}
 800f192:	b082      	sub	sp, #8
 800f194:	af00      	add	r7, sp, #0
 800f196:	6078      	str	r0, [r7, #4]
 800f198:	6039      	str	r1, [r7, #0]
  static uint8_t cfgidx;

  cfgidx = (uint8_t)(req->wValue);
 800f19a:	683b      	ldr	r3, [r7, #0]
 800f19c:	885b      	ldrh	r3, [r3, #2]
 800f19e:	b2da      	uxtb	r2, r3
 800f1a0:	4b41      	ldr	r3, [pc, #260]	; (800f2a8 <USBD_SetConfig+0x118>)
 800f1a2:	701a      	strb	r2, [r3, #0]

  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 800f1a4:	4b40      	ldr	r3, [pc, #256]	; (800f2a8 <USBD_SetConfig+0x118>)
 800f1a6:	781b      	ldrb	r3, [r3, #0]
 800f1a8:	2b01      	cmp	r3, #1
 800f1aa:	d904      	bls.n	800f1b6 <USBD_SetConfig+0x26>
  {
    USBD_CtlError(pdev, req);
 800f1ac:	6839      	ldr	r1, [r7, #0]
 800f1ae:	6878      	ldr	r0, [r7, #4]
 800f1b0:	f000 f954 	bl	800f45c <USBD_CtlError>
 800f1b4:	e075      	b.n	800f2a2 <USBD_SetConfig+0x112>
  }
  else
  {
    switch (pdev->dev_state)
 800f1b6:	687b      	ldr	r3, [r7, #4]
 800f1b8:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800f1bc:	2b02      	cmp	r3, #2
 800f1be:	d002      	beq.n	800f1c6 <USBD_SetConfig+0x36>
 800f1c0:	2b03      	cmp	r3, #3
 800f1c2:	d023      	beq.n	800f20c <USBD_SetConfig+0x7c>
 800f1c4:	e062      	b.n	800f28c <USBD_SetConfig+0xfc>
    {
      case USBD_STATE_ADDRESSED:
        if (cfgidx)
 800f1c6:	4b38      	ldr	r3, [pc, #224]	; (800f2a8 <USBD_SetConfig+0x118>)
 800f1c8:	781b      	ldrb	r3, [r3, #0]
 800f1ca:	2b00      	cmp	r3, #0
 800f1cc:	d01a      	beq.n	800f204 <USBD_SetConfig+0x74>
        {
          pdev->dev_config = cfgidx;
 800f1ce:	4b36      	ldr	r3, [pc, #216]	; (800f2a8 <USBD_SetConfig+0x118>)
 800f1d0:	781b      	ldrb	r3, [r3, #0]
 800f1d2:	461a      	mov	r2, r3
 800f1d4:	687b      	ldr	r3, [r7, #4]
 800f1d6:	605a      	str	r2, [r3, #4]
          pdev->dev_state = USBD_STATE_CONFIGURED;
 800f1d8:	687b      	ldr	r3, [r7, #4]
 800f1da:	2203      	movs	r2, #3
 800f1dc:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
          if (USBD_SetClassConfig(pdev, cfgidx) == USBD_FAIL)
 800f1e0:	4b31      	ldr	r3, [pc, #196]	; (800f2a8 <USBD_SetConfig+0x118>)
 800f1e2:	781b      	ldrb	r3, [r3, #0]
 800f1e4:	4619      	mov	r1, r3
 800f1e6:	6878      	ldr	r0, [r7, #4]
 800f1e8:	f7ff f9bb 	bl	800e562 <USBD_SetClassConfig>
 800f1ec:	4603      	mov	r3, r0
 800f1ee:	2b02      	cmp	r3, #2
 800f1f0:	d104      	bne.n	800f1fc <USBD_SetConfig+0x6c>
          {
            USBD_CtlError(pdev, req);
 800f1f2:	6839      	ldr	r1, [r7, #0]
 800f1f4:	6878      	ldr	r0, [r7, #4]
 800f1f6:	f000 f931 	bl	800f45c <USBD_CtlError>
            return;
 800f1fa:	e052      	b.n	800f2a2 <USBD_SetConfig+0x112>
          }
          USBD_CtlSendStatus(pdev);
 800f1fc:	6878      	ldr	r0, [r7, #4]
 800f1fe:	f000 f9f5 	bl	800f5ec <USBD_CtlSendStatus>
        }
        else
        {
          USBD_CtlSendStatus(pdev);
        }
        break;
 800f202:	e04e      	b.n	800f2a2 <USBD_SetConfig+0x112>
          USBD_CtlSendStatus(pdev);
 800f204:	6878      	ldr	r0, [r7, #4]
 800f206:	f000 f9f1 	bl	800f5ec <USBD_CtlSendStatus>
        break;
 800f20a:	e04a      	b.n	800f2a2 <USBD_SetConfig+0x112>

      case USBD_STATE_CONFIGURED:
        if (cfgidx == 0U)
 800f20c:	4b26      	ldr	r3, [pc, #152]	; (800f2a8 <USBD_SetConfig+0x118>)
 800f20e:	781b      	ldrb	r3, [r3, #0]
 800f210:	2b00      	cmp	r3, #0
 800f212:	d112      	bne.n	800f23a <USBD_SetConfig+0xaa>
        {
          pdev->dev_state = USBD_STATE_ADDRESSED;
 800f214:	687b      	ldr	r3, [r7, #4]
 800f216:	2202      	movs	r2, #2
 800f218:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
          pdev->dev_config = cfgidx;
 800f21c:	4b22      	ldr	r3, [pc, #136]	; (800f2a8 <USBD_SetConfig+0x118>)
 800f21e:	781b      	ldrb	r3, [r3, #0]
 800f220:	461a      	mov	r2, r3
 800f222:	687b      	ldr	r3, [r7, #4]
 800f224:	605a      	str	r2, [r3, #4]
          USBD_ClrClassConfig(pdev, cfgidx);
 800f226:	4b20      	ldr	r3, [pc, #128]	; (800f2a8 <USBD_SetConfig+0x118>)
 800f228:	781b      	ldrb	r3, [r3, #0]
 800f22a:	4619      	mov	r1, r3
 800f22c:	6878      	ldr	r0, [r7, #4]
 800f22e:	f7ff f9b7 	bl	800e5a0 <USBD_ClrClassConfig>
          USBD_CtlSendStatus(pdev);
 800f232:	6878      	ldr	r0, [r7, #4]
 800f234:	f000 f9da 	bl	800f5ec <USBD_CtlSendStatus>
        }
        else
        {
          USBD_CtlSendStatus(pdev);
        }
        break;
 800f238:	e033      	b.n	800f2a2 <USBD_SetConfig+0x112>
        else if (cfgidx != pdev->dev_config)
 800f23a:	4b1b      	ldr	r3, [pc, #108]	; (800f2a8 <USBD_SetConfig+0x118>)
 800f23c:	781b      	ldrb	r3, [r3, #0]
 800f23e:	461a      	mov	r2, r3
 800f240:	687b      	ldr	r3, [r7, #4]
 800f242:	685b      	ldr	r3, [r3, #4]
 800f244:	429a      	cmp	r2, r3
 800f246:	d01d      	beq.n	800f284 <USBD_SetConfig+0xf4>
          USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 800f248:	687b      	ldr	r3, [r7, #4]
 800f24a:	685b      	ldr	r3, [r3, #4]
 800f24c:	b2db      	uxtb	r3, r3
 800f24e:	4619      	mov	r1, r3
 800f250:	6878      	ldr	r0, [r7, #4]
 800f252:	f7ff f9a5 	bl	800e5a0 <USBD_ClrClassConfig>
          pdev->dev_config = cfgidx;
 800f256:	4b14      	ldr	r3, [pc, #80]	; (800f2a8 <USBD_SetConfig+0x118>)
 800f258:	781b      	ldrb	r3, [r3, #0]
 800f25a:	461a      	mov	r2, r3
 800f25c:	687b      	ldr	r3, [r7, #4]
 800f25e:	605a      	str	r2, [r3, #4]
          if (USBD_SetClassConfig(pdev, cfgidx) == USBD_FAIL)
 800f260:	4b11      	ldr	r3, [pc, #68]	; (800f2a8 <USBD_SetConfig+0x118>)
 800f262:	781b      	ldrb	r3, [r3, #0]
 800f264:	4619      	mov	r1, r3
 800f266:	6878      	ldr	r0, [r7, #4]
 800f268:	f7ff f97b 	bl	800e562 <USBD_SetClassConfig>
 800f26c:	4603      	mov	r3, r0
 800f26e:	2b02      	cmp	r3, #2
 800f270:	d104      	bne.n	800f27c <USBD_SetConfig+0xec>
            USBD_CtlError(pdev, req);
 800f272:	6839      	ldr	r1, [r7, #0]
 800f274:	6878      	ldr	r0, [r7, #4]
 800f276:	f000 f8f1 	bl	800f45c <USBD_CtlError>
            return;
 800f27a:	e012      	b.n	800f2a2 <USBD_SetConfig+0x112>
          USBD_CtlSendStatus(pdev);
 800f27c:	6878      	ldr	r0, [r7, #4]
 800f27e:	f000 f9b5 	bl	800f5ec <USBD_CtlSendStatus>
        break;
 800f282:	e00e      	b.n	800f2a2 <USBD_SetConfig+0x112>
          USBD_CtlSendStatus(pdev);
 800f284:	6878      	ldr	r0, [r7, #4]
 800f286:	f000 f9b1 	bl	800f5ec <USBD_CtlSendStatus>
        break;
 800f28a:	e00a      	b.n	800f2a2 <USBD_SetConfig+0x112>

      default:
        USBD_CtlError(pdev, req);
 800f28c:	6839      	ldr	r1, [r7, #0]
 800f28e:	6878      	ldr	r0, [r7, #4]
 800f290:	f000 f8e4 	bl	800f45c <USBD_CtlError>
        USBD_ClrClassConfig(pdev, cfgidx);
 800f294:	4b04      	ldr	r3, [pc, #16]	; (800f2a8 <USBD_SetConfig+0x118>)
 800f296:	781b      	ldrb	r3, [r3, #0]
 800f298:	4619      	mov	r1, r3
 800f29a:	6878      	ldr	r0, [r7, #4]
 800f29c:	f7ff f980 	bl	800e5a0 <USBD_ClrClassConfig>
        break;
 800f2a0:	bf00      	nop
    }
  }
}
 800f2a2:	3708      	adds	r7, #8
 800f2a4:	46bd      	mov	sp, r7
 800f2a6:	bd80      	pop	{r7, pc}
 800f2a8:	20000490 	.word	0x20000490

0800f2ac <USBD_GetConfig>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_GetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800f2ac:	b580      	push	{r7, lr}
 800f2ae:	b082      	sub	sp, #8
 800f2b0:	af00      	add	r7, sp, #0
 800f2b2:	6078      	str	r0, [r7, #4]
 800f2b4:	6039      	str	r1, [r7, #0]
  if (req->wLength != 1U)
 800f2b6:	683b      	ldr	r3, [r7, #0]
 800f2b8:	88db      	ldrh	r3, [r3, #6]
 800f2ba:	2b01      	cmp	r3, #1
 800f2bc:	d004      	beq.n	800f2c8 <USBD_GetConfig+0x1c>
  {
    USBD_CtlError(pdev, req);
 800f2be:	6839      	ldr	r1, [r7, #0]
 800f2c0:	6878      	ldr	r0, [r7, #4]
 800f2c2:	f000 f8cb 	bl	800f45c <USBD_CtlError>
      default:
        USBD_CtlError(pdev, req);
        break;
    }
  }
}
 800f2c6:	e021      	b.n	800f30c <USBD_GetConfig+0x60>
    switch (pdev->dev_state)
 800f2c8:	687b      	ldr	r3, [r7, #4]
 800f2ca:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800f2ce:	2b01      	cmp	r3, #1
 800f2d0:	db17      	blt.n	800f302 <USBD_GetConfig+0x56>
 800f2d2:	2b02      	cmp	r3, #2
 800f2d4:	dd02      	ble.n	800f2dc <USBD_GetConfig+0x30>
 800f2d6:	2b03      	cmp	r3, #3
 800f2d8:	d00b      	beq.n	800f2f2 <USBD_GetConfig+0x46>
 800f2da:	e012      	b.n	800f302 <USBD_GetConfig+0x56>
        pdev->dev_default_config = 0U;
 800f2dc:	687b      	ldr	r3, [r7, #4]
 800f2de:	2200      	movs	r2, #0
 800f2e0:	609a      	str	r2, [r3, #8]
        USBD_CtlSendData(pdev, (uint8_t *)(void *)&pdev->dev_default_config, 1U);
 800f2e2:	687b      	ldr	r3, [r7, #4]
 800f2e4:	3308      	adds	r3, #8
 800f2e6:	2201      	movs	r2, #1
 800f2e8:	4619      	mov	r1, r3
 800f2ea:	6878      	ldr	r0, [r7, #4]
 800f2ec:	f000 f920 	bl	800f530 <USBD_CtlSendData>
        break;
 800f2f0:	e00c      	b.n	800f30c <USBD_GetConfig+0x60>
        USBD_CtlSendData(pdev, (uint8_t *)(void *)&pdev->dev_config, 1U);
 800f2f2:	687b      	ldr	r3, [r7, #4]
 800f2f4:	3304      	adds	r3, #4
 800f2f6:	2201      	movs	r2, #1
 800f2f8:	4619      	mov	r1, r3
 800f2fa:	6878      	ldr	r0, [r7, #4]
 800f2fc:	f000 f918 	bl	800f530 <USBD_CtlSendData>
        break;
 800f300:	e004      	b.n	800f30c <USBD_GetConfig+0x60>
        USBD_CtlError(pdev, req);
 800f302:	6839      	ldr	r1, [r7, #0]
 800f304:	6878      	ldr	r0, [r7, #4]
 800f306:	f000 f8a9 	bl	800f45c <USBD_CtlError>
        break;
 800f30a:	bf00      	nop
}
 800f30c:	bf00      	nop
 800f30e:	3708      	adds	r7, #8
 800f310:	46bd      	mov	sp, r7
 800f312:	bd80      	pop	{r7, pc}

0800f314 <USBD_GetStatus>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_GetStatus(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800f314:	b580      	push	{r7, lr}
 800f316:	b082      	sub	sp, #8
 800f318:	af00      	add	r7, sp, #0
 800f31a:	6078      	str	r0, [r7, #4]
 800f31c:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 800f31e:	687b      	ldr	r3, [r7, #4]
 800f320:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800f324:	3b01      	subs	r3, #1
 800f326:	2b02      	cmp	r3, #2
 800f328:	d81e      	bhi.n	800f368 <USBD_GetStatus+0x54>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wLength != 0x2U)
 800f32a:	683b      	ldr	r3, [r7, #0]
 800f32c:	88db      	ldrh	r3, [r3, #6]
 800f32e:	2b02      	cmp	r3, #2
 800f330:	d004      	beq.n	800f33c <USBD_GetStatus+0x28>
      {
        USBD_CtlError(pdev, req);
 800f332:	6839      	ldr	r1, [r7, #0]
 800f334:	6878      	ldr	r0, [r7, #4]
 800f336:	f000 f891 	bl	800f45c <USBD_CtlError>
        break;
 800f33a:	e01a      	b.n	800f372 <USBD_GetStatus+0x5e>
      }

#if (USBD_SELF_POWERED == 1U)
      pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 800f33c:	687b      	ldr	r3, [r7, #4]
 800f33e:	2201      	movs	r2, #1
 800f340:	60da      	str	r2, [r3, #12]
#else
      pdev->dev_config_status = 0U;
#endif

      if (pdev->dev_remote_wakeup)
 800f342:	687b      	ldr	r3, [r7, #4]
 800f344:	f8d3 32a4 	ldr.w	r3, [r3, #676]	; 0x2a4
 800f348:	2b00      	cmp	r3, #0
 800f34a:	d005      	beq.n	800f358 <USBD_GetStatus+0x44>
      {
        pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 800f34c:	687b      	ldr	r3, [r7, #4]
 800f34e:	68db      	ldr	r3, [r3, #12]
 800f350:	f043 0202 	orr.w	r2, r3, #2
 800f354:	687b      	ldr	r3, [r7, #4]
 800f356:	60da      	str	r2, [r3, #12]
      }

      USBD_CtlSendData(pdev, (uint8_t *)(void *)&pdev->dev_config_status, 2U);
 800f358:	687b      	ldr	r3, [r7, #4]
 800f35a:	330c      	adds	r3, #12
 800f35c:	2202      	movs	r2, #2
 800f35e:	4619      	mov	r1, r3
 800f360:	6878      	ldr	r0, [r7, #4]
 800f362:	f000 f8e5 	bl	800f530 <USBD_CtlSendData>
      break;
 800f366:	e004      	b.n	800f372 <USBD_GetStatus+0x5e>

    default:
      USBD_CtlError(pdev, req);
 800f368:	6839      	ldr	r1, [r7, #0]
 800f36a:	6878      	ldr	r0, [r7, #4]
 800f36c:	f000 f876 	bl	800f45c <USBD_CtlError>
      break;
 800f370:	bf00      	nop
  }
}
 800f372:	bf00      	nop
 800f374:	3708      	adds	r7, #8
 800f376:	46bd      	mov	sp, r7
 800f378:	bd80      	pop	{r7, pc}

0800f37a <USBD_SetFeature>:
* @param  req: usb request
* @retval status
*/
static void USBD_SetFeature(USBD_HandleTypeDef *pdev,
                            USBD_SetupReqTypedef *req)
{
 800f37a:	b580      	push	{r7, lr}
 800f37c:	b082      	sub	sp, #8
 800f37e:	af00      	add	r7, sp, #0
 800f380:	6078      	str	r0, [r7, #4]
 800f382:	6039      	str	r1, [r7, #0]
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800f384:	683b      	ldr	r3, [r7, #0]
 800f386:	885b      	ldrh	r3, [r3, #2]
 800f388:	2b01      	cmp	r3, #1
 800f38a:	d106      	bne.n	800f39a <USBD_SetFeature+0x20>
  {
    pdev->dev_remote_wakeup = 1U;
 800f38c:	687b      	ldr	r3, [r7, #4]
 800f38e:	2201      	movs	r2, #1
 800f390:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4
    USBD_CtlSendStatus(pdev);
 800f394:	6878      	ldr	r0, [r7, #4]
 800f396:	f000 f929 	bl	800f5ec <USBD_CtlSendStatus>
  }
}
 800f39a:	bf00      	nop
 800f39c:	3708      	adds	r7, #8
 800f39e:	46bd      	mov	sp, r7
 800f3a0:	bd80      	pop	{r7, pc}

0800f3a2 <USBD_ClrFeature>:
* @param  req: usb request
* @retval status
*/
static void USBD_ClrFeature(USBD_HandleTypeDef *pdev,
                            USBD_SetupReqTypedef *req)
{
 800f3a2:	b580      	push	{r7, lr}
 800f3a4:	b082      	sub	sp, #8
 800f3a6:	af00      	add	r7, sp, #0
 800f3a8:	6078      	str	r0, [r7, #4]
 800f3aa:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 800f3ac:	687b      	ldr	r3, [r7, #4]
 800f3ae:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800f3b2:	3b01      	subs	r3, #1
 800f3b4:	2b02      	cmp	r3, #2
 800f3b6:	d80b      	bhi.n	800f3d0 <USBD_ClrFeature+0x2e>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800f3b8:	683b      	ldr	r3, [r7, #0]
 800f3ba:	885b      	ldrh	r3, [r3, #2]
 800f3bc:	2b01      	cmp	r3, #1
 800f3be:	d10c      	bne.n	800f3da <USBD_ClrFeature+0x38>
      {
        pdev->dev_remote_wakeup = 0U;
 800f3c0:	687b      	ldr	r3, [r7, #4]
 800f3c2:	2200      	movs	r2, #0
 800f3c4:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4
        USBD_CtlSendStatus(pdev);
 800f3c8:	6878      	ldr	r0, [r7, #4]
 800f3ca:	f000 f90f 	bl	800f5ec <USBD_CtlSendStatus>
      }
      break;
 800f3ce:	e004      	b.n	800f3da <USBD_ClrFeature+0x38>

    default:
      USBD_CtlError(pdev, req);
 800f3d0:	6839      	ldr	r1, [r7, #0]
 800f3d2:	6878      	ldr	r0, [r7, #4]
 800f3d4:	f000 f842 	bl	800f45c <USBD_CtlError>
      break;
 800f3d8:	e000      	b.n	800f3dc <USBD_ClrFeature+0x3a>
      break;
 800f3da:	bf00      	nop
  }
}
 800f3dc:	bf00      	nop
 800f3de:	3708      	adds	r7, #8
 800f3e0:	46bd      	mov	sp, r7
 800f3e2:	bd80      	pop	{r7, pc}

0800f3e4 <USBD_ParseSetupRequest>:
* @param  req: usb request
* @retval None
*/

void USBD_ParseSetupRequest(USBD_SetupReqTypedef *req, uint8_t *pdata)
{
 800f3e4:	b480      	push	{r7}
 800f3e6:	b083      	sub	sp, #12
 800f3e8:	af00      	add	r7, sp, #0
 800f3ea:	6078      	str	r0, [r7, #4]
 800f3ec:	6039      	str	r1, [r7, #0]
  req->bmRequest = *(uint8_t *)(pdata);
 800f3ee:	683b      	ldr	r3, [r7, #0]
 800f3f0:	781a      	ldrb	r2, [r3, #0]
 800f3f2:	687b      	ldr	r3, [r7, #4]
 800f3f4:	701a      	strb	r2, [r3, #0]
  req->bRequest = *(uint8_t *)(pdata + 1U);
 800f3f6:	683b      	ldr	r3, [r7, #0]
 800f3f8:	785a      	ldrb	r2, [r3, #1]
 800f3fa:	687b      	ldr	r3, [r7, #4]
 800f3fc:	705a      	strb	r2, [r3, #1]
  req->wValue = SWAPBYTE(pdata + 2U);
 800f3fe:	683b      	ldr	r3, [r7, #0]
 800f400:	3302      	adds	r3, #2
 800f402:	781b      	ldrb	r3, [r3, #0]
 800f404:	b29a      	uxth	r2, r3
 800f406:	683b      	ldr	r3, [r7, #0]
 800f408:	3303      	adds	r3, #3
 800f40a:	781b      	ldrb	r3, [r3, #0]
 800f40c:	b29b      	uxth	r3, r3
 800f40e:	021b      	lsls	r3, r3, #8
 800f410:	b29b      	uxth	r3, r3
 800f412:	4413      	add	r3, r2
 800f414:	b29a      	uxth	r2, r3
 800f416:	687b      	ldr	r3, [r7, #4]
 800f418:	805a      	strh	r2, [r3, #2]
  req->wIndex = SWAPBYTE(pdata + 4U);
 800f41a:	683b      	ldr	r3, [r7, #0]
 800f41c:	3304      	adds	r3, #4
 800f41e:	781b      	ldrb	r3, [r3, #0]
 800f420:	b29a      	uxth	r2, r3
 800f422:	683b      	ldr	r3, [r7, #0]
 800f424:	3305      	adds	r3, #5
 800f426:	781b      	ldrb	r3, [r3, #0]
 800f428:	b29b      	uxth	r3, r3
 800f42a:	021b      	lsls	r3, r3, #8
 800f42c:	b29b      	uxth	r3, r3
 800f42e:	4413      	add	r3, r2
 800f430:	b29a      	uxth	r2, r3
 800f432:	687b      	ldr	r3, [r7, #4]
 800f434:	809a      	strh	r2, [r3, #4]
  req->wLength = SWAPBYTE(pdata + 6U);
 800f436:	683b      	ldr	r3, [r7, #0]
 800f438:	3306      	adds	r3, #6
 800f43a:	781b      	ldrb	r3, [r3, #0]
 800f43c:	b29a      	uxth	r2, r3
 800f43e:	683b      	ldr	r3, [r7, #0]
 800f440:	3307      	adds	r3, #7
 800f442:	781b      	ldrb	r3, [r3, #0]
 800f444:	b29b      	uxth	r3, r3
 800f446:	021b      	lsls	r3, r3, #8
 800f448:	b29b      	uxth	r3, r3
 800f44a:	4413      	add	r3, r2
 800f44c:	b29a      	uxth	r2, r3
 800f44e:	687b      	ldr	r3, [r7, #4]
 800f450:	80da      	strh	r2, [r3, #6]

}
 800f452:	bf00      	nop
 800f454:	370c      	adds	r7, #12
 800f456:	46bd      	mov	sp, r7
 800f458:	bc80      	pop	{r7}
 800f45a:	4770      	bx	lr

0800f45c <USBD_CtlError>:
* @retval None
*/

void USBD_CtlError(USBD_HandleTypeDef *pdev,
                   USBD_SetupReqTypedef *req)
{
 800f45c:	b580      	push	{r7, lr}
 800f45e:	b082      	sub	sp, #8
 800f460:	af00      	add	r7, sp, #0
 800f462:	6078      	str	r0, [r7, #4]
 800f464:	6039      	str	r1, [r7, #0]
  USBD_LL_StallEP(pdev, 0x80U);
 800f466:	2180      	movs	r1, #128	; 0x80
 800f468:	6878      	ldr	r0, [r7, #4]
 800f46a:	f005 fabb 	bl	80149e4 <USBD_LL_StallEP>
  USBD_LL_StallEP(pdev, 0U);
 800f46e:	2100      	movs	r1, #0
 800f470:	6878      	ldr	r0, [r7, #4]
 800f472:	f005 fab7 	bl	80149e4 <USBD_LL_StallEP>
}
 800f476:	bf00      	nop
 800f478:	3708      	adds	r7, #8
 800f47a:	46bd      	mov	sp, r7
 800f47c:	bd80      	pop	{r7, pc}

0800f47e <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 800f47e:	b580      	push	{r7, lr}
 800f480:	b086      	sub	sp, #24
 800f482:	af00      	add	r7, sp, #0
 800f484:	60f8      	str	r0, [r7, #12]
 800f486:	60b9      	str	r1, [r7, #8]
 800f488:	607a      	str	r2, [r7, #4]
  uint8_t idx = 0U;
 800f48a:	2300      	movs	r3, #0
 800f48c:	75fb      	strb	r3, [r7, #23]

  if (desc != NULL)
 800f48e:	68fb      	ldr	r3, [r7, #12]
 800f490:	2b00      	cmp	r3, #0
 800f492:	d032      	beq.n	800f4fa <USBD_GetString+0x7c>
  {
    *len = (uint16_t)USBD_GetLen(desc) * 2U + 2U;
 800f494:	68f8      	ldr	r0, [r7, #12]
 800f496:	f000 f834 	bl	800f502 <USBD_GetLen>
 800f49a:	4603      	mov	r3, r0
 800f49c:	3301      	adds	r3, #1
 800f49e:	b29b      	uxth	r3, r3
 800f4a0:	005b      	lsls	r3, r3, #1
 800f4a2:	b29a      	uxth	r2, r3
 800f4a4:	687b      	ldr	r3, [r7, #4]
 800f4a6:	801a      	strh	r2, [r3, #0]
    unicode[idx++] = *(uint8_t *)(void *)len;
 800f4a8:	7dfb      	ldrb	r3, [r7, #23]
 800f4aa:	1c5a      	adds	r2, r3, #1
 800f4ac:	75fa      	strb	r2, [r7, #23]
 800f4ae:	461a      	mov	r2, r3
 800f4b0:	68bb      	ldr	r3, [r7, #8]
 800f4b2:	4413      	add	r3, r2
 800f4b4:	687a      	ldr	r2, [r7, #4]
 800f4b6:	7812      	ldrb	r2, [r2, #0]
 800f4b8:	701a      	strb	r2, [r3, #0]
    unicode[idx++] = USB_DESC_TYPE_STRING;
 800f4ba:	7dfb      	ldrb	r3, [r7, #23]
 800f4bc:	1c5a      	adds	r2, r3, #1
 800f4be:	75fa      	strb	r2, [r7, #23]
 800f4c0:	461a      	mov	r2, r3
 800f4c2:	68bb      	ldr	r3, [r7, #8]
 800f4c4:	4413      	add	r3, r2
 800f4c6:	2203      	movs	r2, #3
 800f4c8:	701a      	strb	r2, [r3, #0]

    while (*desc != '\0')
 800f4ca:	e012      	b.n	800f4f2 <USBD_GetString+0x74>
    {
      unicode[idx++] = *desc++;
 800f4cc:	68fb      	ldr	r3, [r7, #12]
 800f4ce:	1c5a      	adds	r2, r3, #1
 800f4d0:	60fa      	str	r2, [r7, #12]
 800f4d2:	7dfa      	ldrb	r2, [r7, #23]
 800f4d4:	1c51      	adds	r1, r2, #1
 800f4d6:	75f9      	strb	r1, [r7, #23]
 800f4d8:	4611      	mov	r1, r2
 800f4da:	68ba      	ldr	r2, [r7, #8]
 800f4dc:	440a      	add	r2, r1
 800f4de:	781b      	ldrb	r3, [r3, #0]
 800f4e0:	7013      	strb	r3, [r2, #0]
      unicode[idx++] =  0U;
 800f4e2:	7dfb      	ldrb	r3, [r7, #23]
 800f4e4:	1c5a      	adds	r2, r3, #1
 800f4e6:	75fa      	strb	r2, [r7, #23]
 800f4e8:	461a      	mov	r2, r3
 800f4ea:	68bb      	ldr	r3, [r7, #8]
 800f4ec:	4413      	add	r3, r2
 800f4ee:	2200      	movs	r2, #0
 800f4f0:	701a      	strb	r2, [r3, #0]
    while (*desc != '\0')
 800f4f2:	68fb      	ldr	r3, [r7, #12]
 800f4f4:	781b      	ldrb	r3, [r3, #0]
 800f4f6:	2b00      	cmp	r3, #0
 800f4f8:	d1e8      	bne.n	800f4cc <USBD_GetString+0x4e>
    }
  }
}
 800f4fa:	bf00      	nop
 800f4fc:	3718      	adds	r7, #24
 800f4fe:	46bd      	mov	sp, r7
 800f500:	bd80      	pop	{r7, pc}

0800f502 <USBD_GetLen>:
  *         return the string length
   * @param  buf : pointer to the ascii string buffer
  * @retval string length
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
 800f502:	b480      	push	{r7}
 800f504:	b085      	sub	sp, #20
 800f506:	af00      	add	r7, sp, #0
 800f508:	6078      	str	r0, [r7, #4]
  uint8_t  len = 0U;
 800f50a:	2300      	movs	r3, #0
 800f50c:	73fb      	strb	r3, [r7, #15]

  while (*buf != '\0')
 800f50e:	e005      	b.n	800f51c <USBD_GetLen+0x1a>
  {
    len++;
 800f510:	7bfb      	ldrb	r3, [r7, #15]
 800f512:	3301      	adds	r3, #1
 800f514:	73fb      	strb	r3, [r7, #15]
    buf++;
 800f516:	687b      	ldr	r3, [r7, #4]
 800f518:	3301      	adds	r3, #1
 800f51a:	607b      	str	r3, [r7, #4]
  while (*buf != '\0')
 800f51c:	687b      	ldr	r3, [r7, #4]
 800f51e:	781b      	ldrb	r3, [r3, #0]
 800f520:	2b00      	cmp	r3, #0
 800f522:	d1f5      	bne.n	800f510 <USBD_GetLen+0xe>
  }

  return len;
 800f524:	7bfb      	ldrb	r3, [r7, #15]
}
 800f526:	4618      	mov	r0, r3
 800f528:	3714      	adds	r7, #20
 800f52a:	46bd      	mov	sp, r7
 800f52c:	bc80      	pop	{r7}
 800f52e:	4770      	bx	lr

0800f530 <USBD_CtlSendData>:
* @param  len: length of data to be sent
* @retval status
*/
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint16_t len)
{
 800f530:	b580      	push	{r7, lr}
 800f532:	b084      	sub	sp, #16
 800f534:	af00      	add	r7, sp, #0
 800f536:	60f8      	str	r0, [r7, #12]
 800f538:	60b9      	str	r1, [r7, #8]
 800f53a:	4613      	mov	r3, r2
 800f53c:	80fb      	strh	r3, [r7, #6]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 800f53e:	68fb      	ldr	r3, [r7, #12]
 800f540:	2202      	movs	r2, #2
 800f542:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->ep_in[0].total_length = len;
 800f546:	88fa      	ldrh	r2, [r7, #6]
 800f548:	68fb      	ldr	r3, [r7, #12]
 800f54a:	61da      	str	r2, [r3, #28]
  pdev->ep_in[0].rem_length   = len;
 800f54c:	88fa      	ldrh	r2, [r7, #6]
 800f54e:	68fb      	ldr	r3, [r7, #12]
 800f550:	621a      	str	r2, [r3, #32]

  /* Start the transfer */
  USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800f552:	88fb      	ldrh	r3, [r7, #6]
 800f554:	68ba      	ldr	r2, [r7, #8]
 800f556:	2100      	movs	r1, #0
 800f558:	68f8      	ldr	r0, [r7, #12]
 800f55a:	f005 facb 	bl	8014af4 <USBD_LL_Transmit>

  return USBD_OK;
 800f55e:	2300      	movs	r3, #0
}
 800f560:	4618      	mov	r0, r3
 800f562:	3710      	adds	r7, #16
 800f564:	46bd      	mov	sp, r7
 800f566:	bd80      	pop	{r7, pc}

0800f568 <USBD_CtlContinueSendData>:
* @param  len: length of data to be sent
* @retval status
*/
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint16_t len)
{
 800f568:	b580      	push	{r7, lr}
 800f56a:	b084      	sub	sp, #16
 800f56c:	af00      	add	r7, sp, #0
 800f56e:	60f8      	str	r0, [r7, #12]
 800f570:	60b9      	str	r1, [r7, #8]
 800f572:	4613      	mov	r3, r2
 800f574:	80fb      	strh	r3, [r7, #6]
  /* Start the next transfer */
  USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800f576:	88fb      	ldrh	r3, [r7, #6]
 800f578:	68ba      	ldr	r2, [r7, #8]
 800f57a:	2100      	movs	r1, #0
 800f57c:	68f8      	ldr	r0, [r7, #12]
 800f57e:	f005 fab9 	bl	8014af4 <USBD_LL_Transmit>

  return USBD_OK;
 800f582:	2300      	movs	r3, #0
}
 800f584:	4618      	mov	r0, r3
 800f586:	3710      	adds	r7, #16
 800f588:	46bd      	mov	sp, r7
 800f58a:	bd80      	pop	{r7, pc}

0800f58c <USBD_CtlPrepareRx>:
* @param  len: length of data to be received
* @retval status
*/
USBD_StatusTypeDef USBD_CtlPrepareRx(USBD_HandleTypeDef *pdev,
                                     uint8_t *pbuf, uint16_t len)
{
 800f58c:	b580      	push	{r7, lr}
 800f58e:	b084      	sub	sp, #16
 800f590:	af00      	add	r7, sp, #0
 800f592:	60f8      	str	r0, [r7, #12]
 800f594:	60b9      	str	r1, [r7, #8]
 800f596:	4613      	mov	r3, r2
 800f598:	80fb      	strh	r3, [r7, #6]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_OUT;
 800f59a:	68fb      	ldr	r3, [r7, #12]
 800f59c:	2203      	movs	r2, #3
 800f59e:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->ep_out[0].total_length = len;
 800f5a2:	88fa      	ldrh	r2, [r7, #6]
 800f5a4:	68fb      	ldr	r3, [r7, #12]
 800f5a6:	f8c3 215c 	str.w	r2, [r3, #348]	; 0x15c
  pdev->ep_out[0].rem_length   = len;
 800f5aa:	88fa      	ldrh	r2, [r7, #6]
 800f5ac:	68fb      	ldr	r3, [r7, #12]
 800f5ae:	f8c3 2160 	str.w	r2, [r3, #352]	; 0x160

  /* Start the transfer */
  USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800f5b2:	88fb      	ldrh	r3, [r7, #6]
 800f5b4:	68ba      	ldr	r2, [r7, #8]
 800f5b6:	2100      	movs	r1, #0
 800f5b8:	68f8      	ldr	r0, [r7, #12]
 800f5ba:	f005 fabe 	bl	8014b3a <USBD_LL_PrepareReceive>

  return USBD_OK;
 800f5be:	2300      	movs	r3, #0
}
 800f5c0:	4618      	mov	r0, r3
 800f5c2:	3710      	adds	r7, #16
 800f5c4:	46bd      	mov	sp, r7
 800f5c6:	bd80      	pop	{r7, pc}

0800f5c8 <USBD_CtlContinueRx>:
* @param  len: length of data to be received
* @retval status
*/
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint16_t len)
{
 800f5c8:	b580      	push	{r7, lr}
 800f5ca:	b084      	sub	sp, #16
 800f5cc:	af00      	add	r7, sp, #0
 800f5ce:	60f8      	str	r0, [r7, #12]
 800f5d0:	60b9      	str	r1, [r7, #8]
 800f5d2:	4613      	mov	r3, r2
 800f5d4:	80fb      	strh	r3, [r7, #6]
  USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800f5d6:	88fb      	ldrh	r3, [r7, #6]
 800f5d8:	68ba      	ldr	r2, [r7, #8]
 800f5da:	2100      	movs	r1, #0
 800f5dc:	68f8      	ldr	r0, [r7, #12]
 800f5de:	f005 faac 	bl	8014b3a <USBD_LL_PrepareReceive>

  return USBD_OK;
 800f5e2:	2300      	movs	r3, #0
}
 800f5e4:	4618      	mov	r0, r3
 800f5e6:	3710      	adds	r7, #16
 800f5e8:	46bd      	mov	sp, r7
 800f5ea:	bd80      	pop	{r7, pc}

0800f5ec <USBD_CtlSendStatus>:
*         send zero lzngth packet on the ctl pipe
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
{
 800f5ec:	b580      	push	{r7, lr}
 800f5ee:	b082      	sub	sp, #8
 800f5f0:	af00      	add	r7, sp, #0
 800f5f2:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 800f5f4:	687b      	ldr	r3, [r7, #4]
 800f5f6:	2204      	movs	r2, #4
 800f5f8:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  /* Start the transfer */
  USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 800f5fc:	2300      	movs	r3, #0
 800f5fe:	2200      	movs	r2, #0
 800f600:	2100      	movs	r1, #0
 800f602:	6878      	ldr	r0, [r7, #4]
 800f604:	f005 fa76 	bl	8014af4 <USBD_LL_Transmit>

  return USBD_OK;
 800f608:	2300      	movs	r3, #0
}
 800f60a:	4618      	mov	r0, r3
 800f60c:	3708      	adds	r7, #8
 800f60e:	46bd      	mov	sp, r7
 800f610:	bd80      	pop	{r7, pc}

0800f612 <USBD_CtlReceiveStatus>:
*         receive zero lzngth packet on the ctl pipe
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
{
 800f612:	b580      	push	{r7, lr}
 800f614:	b082      	sub	sp, #8
 800f616:	af00      	add	r7, sp, #0
 800f618:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 800f61a:	687b      	ldr	r3, [r7, #4]
 800f61c:	2205      	movs	r2, #5
 800f61e:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  /* Start the transfer */
  USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800f622:	2300      	movs	r3, #0
 800f624:	2200      	movs	r2, #0
 800f626:	2100      	movs	r1, #0
 800f628:	6878      	ldr	r0, [r7, #4]
 800f62a:	f005 fa86 	bl	8014b3a <USBD_LL_PrepareReceive>

  return USBD_OK;
 800f62e:	2300      	movs	r3, #0
}
 800f630:	4618      	mov	r0, r3
 800f632:	3708      	adds	r7, #8
 800f634:	46bd      	mov	sp, r7
 800f636:	bd80      	pop	{r7, pc}

0800f638 <FATFS_LinkDriverEx>:
  * @param  lun : only used for USB Key Disk to add multi-lun management
            else the paramter must be equal to 0
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriverEx(Diskio_drvTypeDef *drv, char *path, uint8_t lun)
{
 800f638:	b480      	push	{r7}
 800f63a:	b087      	sub	sp, #28
 800f63c:	af00      	add	r7, sp, #0
 800f63e:	60f8      	str	r0, [r7, #12]
 800f640:	60b9      	str	r1, [r7, #8]
 800f642:	4613      	mov	r3, r2
 800f644:	71fb      	strb	r3, [r7, #7]
  uint8_t ret = 1;
 800f646:	2301      	movs	r3, #1
 800f648:	75fb      	strb	r3, [r7, #23]
  uint8_t DiskNum = 0;
 800f64a:	2300      	movs	r3, #0
 800f64c:	75bb      	strb	r3, [r7, #22]
  
  if(disk.nbr <= _VOLUMES)
 800f64e:	4b1e      	ldr	r3, [pc, #120]	; (800f6c8 <FATFS_LinkDriverEx+0x90>)
 800f650:	7a5b      	ldrb	r3, [r3, #9]
 800f652:	b2db      	uxtb	r3, r3
 800f654:	2b01      	cmp	r3, #1
 800f656:	d831      	bhi.n	800f6bc <FATFS_LinkDriverEx+0x84>
  {
    disk.is_initialized[disk.nbr] = 0;
 800f658:	4b1b      	ldr	r3, [pc, #108]	; (800f6c8 <FATFS_LinkDriverEx+0x90>)
 800f65a:	7a5b      	ldrb	r3, [r3, #9]
 800f65c:	b2db      	uxtb	r3, r3
 800f65e:	461a      	mov	r2, r3
 800f660:	4b19      	ldr	r3, [pc, #100]	; (800f6c8 <FATFS_LinkDriverEx+0x90>)
 800f662:	2100      	movs	r1, #0
 800f664:	5499      	strb	r1, [r3, r2]
    disk.drv[disk.nbr] = drv;  
 800f666:	4b18      	ldr	r3, [pc, #96]	; (800f6c8 <FATFS_LinkDriverEx+0x90>)
 800f668:	7a5b      	ldrb	r3, [r3, #9]
 800f66a:	b2db      	uxtb	r3, r3
 800f66c:	4a16      	ldr	r2, [pc, #88]	; (800f6c8 <FATFS_LinkDriverEx+0x90>)
 800f66e:	009b      	lsls	r3, r3, #2
 800f670:	4413      	add	r3, r2
 800f672:	68fa      	ldr	r2, [r7, #12]
 800f674:	605a      	str	r2, [r3, #4]
    disk.lun[disk.nbr] = lun;  
 800f676:	4b14      	ldr	r3, [pc, #80]	; (800f6c8 <FATFS_LinkDriverEx+0x90>)
 800f678:	7a5b      	ldrb	r3, [r3, #9]
 800f67a:	b2db      	uxtb	r3, r3
 800f67c:	461a      	mov	r2, r3
 800f67e:	4b12      	ldr	r3, [pc, #72]	; (800f6c8 <FATFS_LinkDriverEx+0x90>)
 800f680:	4413      	add	r3, r2
 800f682:	79fa      	ldrb	r2, [r7, #7]
 800f684:	721a      	strb	r2, [r3, #8]
    DiskNum = disk.nbr++;
 800f686:	4b10      	ldr	r3, [pc, #64]	; (800f6c8 <FATFS_LinkDriverEx+0x90>)
 800f688:	7a5b      	ldrb	r3, [r3, #9]
 800f68a:	b2db      	uxtb	r3, r3
 800f68c:	1c5a      	adds	r2, r3, #1
 800f68e:	b2d1      	uxtb	r1, r2
 800f690:	4a0d      	ldr	r2, [pc, #52]	; (800f6c8 <FATFS_LinkDriverEx+0x90>)
 800f692:	7251      	strb	r1, [r2, #9]
 800f694:	75bb      	strb	r3, [r7, #22]
    path[0] = DiskNum + '0';
 800f696:	7dbb      	ldrb	r3, [r7, #22]
 800f698:	3330      	adds	r3, #48	; 0x30
 800f69a:	b2da      	uxtb	r2, r3
 800f69c:	68bb      	ldr	r3, [r7, #8]
 800f69e:	701a      	strb	r2, [r3, #0]
    path[1] = ':';
 800f6a0:	68bb      	ldr	r3, [r7, #8]
 800f6a2:	3301      	adds	r3, #1
 800f6a4:	223a      	movs	r2, #58	; 0x3a
 800f6a6:	701a      	strb	r2, [r3, #0]
    path[2] = '/';
 800f6a8:	68bb      	ldr	r3, [r7, #8]
 800f6aa:	3302      	adds	r3, #2
 800f6ac:	222f      	movs	r2, #47	; 0x2f
 800f6ae:	701a      	strb	r2, [r3, #0]
    path[3] = 0;
 800f6b0:	68bb      	ldr	r3, [r7, #8]
 800f6b2:	3303      	adds	r3, #3
 800f6b4:	2200      	movs	r2, #0
 800f6b6:	701a      	strb	r2, [r3, #0]
    ret = 0;
 800f6b8:	2300      	movs	r3, #0
 800f6ba:	75fb      	strb	r3, [r7, #23]
  }
  
  return ret;
 800f6bc:	7dfb      	ldrb	r3, [r7, #23]
}
 800f6be:	4618      	mov	r0, r3
 800f6c0:	371c      	adds	r7, #28
 800f6c2:	46bd      	mov	sp, r7
 800f6c4:	bc80      	pop	{r7}
 800f6c6:	4770      	bx	lr
 800f6c8:	20000494 	.word	0x20000494

0800f6cc <FATFS_LinkDriver>:
  * @param  drv: pointer to the disk IO Driver structure
  * @param  path: pointer to the logical drive path 
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriver(Diskio_drvTypeDef *drv, char *path)
{
 800f6cc:	b580      	push	{r7, lr}
 800f6ce:	b082      	sub	sp, #8
 800f6d0:	af00      	add	r7, sp, #0
 800f6d2:	6078      	str	r0, [r7, #4]
 800f6d4:	6039      	str	r1, [r7, #0]
  return FATFS_LinkDriverEx(drv, path, 0);
 800f6d6:	2200      	movs	r2, #0
 800f6d8:	6839      	ldr	r1, [r7, #0]
 800f6da:	6878      	ldr	r0, [r7, #4]
 800f6dc:	f7ff ffac 	bl	800f638 <FATFS_LinkDriverEx>
 800f6e0:	4603      	mov	r3, r0
}
 800f6e2:	4618      	mov	r0, r3
 800f6e4:	3708      	adds	r7, #8
 800f6e6:	46bd      	mov	sp, r7
 800f6e8:	bd80      	pop	{r7, pc}
	...

0800f6ec <SD_CheckStatus>:
#endif /* _USE_IOCTL == 1 */
		};

/* Private functions ---------------------------------------------------------*/
static DSTATUS SD_CheckStatus(BYTE lun)
{
 800f6ec:	b580      	push	{r7, lr}
 800f6ee:	b082      	sub	sp, #8
 800f6f0:	af00      	add	r7, sp, #0
 800f6f2:	4603      	mov	r3, r0
 800f6f4:	71fb      	strb	r3, [r7, #7]
	Stat = STA_NOINIT;
 800f6f6:	4b0b      	ldr	r3, [pc, #44]	; (800f724 <SD_CheckStatus+0x38>)
 800f6f8:	2201      	movs	r2, #1
 800f6fa:	701a      	strb	r2, [r3, #0]

	if (BSP_SD_GetCardState() == MSD_OK)
 800f6fc:	f7fd feac 	bl	800d458 <BSP_SD_GetCardState>
 800f700:	4603      	mov	r3, r0
 800f702:	2b00      	cmp	r3, #0
 800f704:	d107      	bne.n	800f716 <SD_CheckStatus+0x2a>
	{
		Stat &= ~STA_NOINIT;
 800f706:	4b07      	ldr	r3, [pc, #28]	; (800f724 <SD_CheckStatus+0x38>)
 800f708:	781b      	ldrb	r3, [r3, #0]
 800f70a:	b2db      	uxtb	r3, r3
 800f70c:	f023 0301 	bic.w	r3, r3, #1
 800f710:	b2da      	uxtb	r2, r3
 800f712:	4b04      	ldr	r3, [pc, #16]	; (800f724 <SD_CheckStatus+0x38>)
 800f714:	701a      	strb	r2, [r3, #0]
	}

	return Stat;
 800f716:	4b03      	ldr	r3, [pc, #12]	; (800f724 <SD_CheckStatus+0x38>)
 800f718:	781b      	ldrb	r3, [r3, #0]
 800f71a:	b2db      	uxtb	r3, r3
}
 800f71c:	4618      	mov	r0, r3
 800f71e:	3708      	adds	r7, #8
 800f720:	46bd      	mov	sp, r7
 800f722:	bd80      	pop	{r7, pc}
 800f724:	2000011f 	.word	0x2000011f

0800f728 <SD_initialize>:
 * @brief  Initializes a Drive
 * @param  lun : not used
 * @retval DSTATUS: Operation status
 */
DSTATUS SD_initialize(BYTE lun)
{
 800f728:	b580      	push	{r7, lr}
 800f72a:	b082      	sub	sp, #8
 800f72c:	af00      	add	r7, sp, #0
 800f72e:	4603      	mov	r3, r0
 800f730:	71fb      	strb	r3, [r7, #7]
#if !defined(DISABLE_SD_INIT)

	if (BSP_SD_Init() == MSD_OK)
 800f732:	f7fd fe37 	bl	800d3a4 <BSP_SD_Init>
 800f736:	4603      	mov	r3, r0
 800f738:	2b00      	cmp	r3, #0
 800f73a:	d107      	bne.n	800f74c <SD_initialize+0x24>
	{
		Stat = SD_CheckStatus(lun);
 800f73c:	79fb      	ldrb	r3, [r7, #7]
 800f73e:	4618      	mov	r0, r3
 800f740:	f7ff ffd4 	bl	800f6ec <SD_CheckStatus>
 800f744:	4603      	mov	r3, r0
 800f746:	461a      	mov	r2, r3
 800f748:	4b04      	ldr	r3, [pc, #16]	; (800f75c <SD_initialize+0x34>)
 800f74a:	701a      	strb	r2, [r3, #0]
	}

#else
  Stat = SD_CheckStatus(lun);
#endif
	return Stat;
 800f74c:	4b03      	ldr	r3, [pc, #12]	; (800f75c <SD_initialize+0x34>)
 800f74e:	781b      	ldrb	r3, [r3, #0]
 800f750:	b2db      	uxtb	r3, r3
}
 800f752:	4618      	mov	r0, r3
 800f754:	3708      	adds	r7, #8
 800f756:	46bd      	mov	sp, r7
 800f758:	bd80      	pop	{r7, pc}
 800f75a:	bf00      	nop
 800f75c:	2000011f 	.word	0x2000011f

0800f760 <SD_status>:
 * @brief  Gets Disk Status
 * @param  lun : not used
 * @retval DSTATUS: Operation status
 */
DSTATUS SD_status(BYTE lun)
{
 800f760:	b580      	push	{r7, lr}
 800f762:	b082      	sub	sp, #8
 800f764:	af00      	add	r7, sp, #0
 800f766:	4603      	mov	r3, r0
 800f768:	71fb      	strb	r3, [r7, #7]
	return SD_CheckStatus(lun);
 800f76a:	79fb      	ldrb	r3, [r7, #7]
 800f76c:	4618      	mov	r0, r3
 800f76e:	f7ff ffbd 	bl	800f6ec <SD_CheckStatus>
 800f772:	4603      	mov	r3, r0
}
 800f774:	4618      	mov	r0, r3
 800f776:	3708      	adds	r7, #8
 800f778:	46bd      	mov	sp, r7
 800f77a:	bd80      	pop	{r7, pc}

0800f77c <SD_read>:
 * @param  sector: Sector address (LBA)
 * @param  count: Number of sectors to read (1..128)
 * @retval DRESULT: Operation result
 */
DRESULT SD_read(BYTE lun, BYTE *buff, DWORD sector, UINT count)
{
 800f77c:	b580      	push	{r7, lr}
 800f77e:	b086      	sub	sp, #24
 800f780:	af00      	add	r7, sp, #0
 800f782:	60b9      	str	r1, [r7, #8]
 800f784:	607a      	str	r2, [r7, #4]
 800f786:	603b      	str	r3, [r7, #0]
 800f788:	4603      	mov	r3, r0
 800f78a:	73fb      	strb	r3, [r7, #15]
	DRESULT res = RES_ERROR;
 800f78c:	2301      	movs	r3, #1
 800f78e:	75fb      	strb	r3, [r7, #23]
	ReadStatus = 0;
 800f790:	4b1f      	ldr	r3, [pc, #124]	; (800f810 <SD_read+0x94>)
 800f792:	2200      	movs	r2, #0
 800f794:	601a      	str	r2, [r3, #0]
	uint32_t timeout;
#if (ENABLE_SD_DMA_CACHE_MAINTENANCE == 1)
  uint32_t alignedAddr;
#endif

	if (BSP_SD_ReadBlocks_DMA((uint32_t*) buff, (uint32_t) (sector),
 800f796:	683a      	ldr	r2, [r7, #0]
 800f798:	6879      	ldr	r1, [r7, #4]
 800f79a:	68b8      	ldr	r0, [r7, #8]
 800f79c:	f7fd fe28 	bl	800d3f0 <BSP_SD_ReadBlocks_DMA>
 800f7a0:	4603      	mov	r3, r0
 800f7a2:	2b00      	cmp	r3, #0
 800f7a4:	d12f      	bne.n	800f806 <SD_read+0x8a>
			count) == MSD_OK)
	{
		/* Wait that the reading process is completed or a timeout occurs */
		timeout = HAL_GetTick();
 800f7a6:	f7f3 faa7 	bl	8002cf8 <HAL_GetTick>
 800f7aa:	6138      	str	r0, [r7, #16]
		while ((ReadStatus == 0) && ((HAL_GetTick() - timeout) < SD_TIMEOUT))
 800f7ac:	bf00      	nop
 800f7ae:	4b18      	ldr	r3, [pc, #96]	; (800f810 <SD_read+0x94>)
 800f7b0:	681b      	ldr	r3, [r3, #0]
 800f7b2:	2b00      	cmp	r3, #0
 800f7b4:	d108      	bne.n	800f7c8 <SD_read+0x4c>
 800f7b6:	f7f3 fa9f 	bl	8002cf8 <HAL_GetTick>
 800f7ba:	4602      	mov	r2, r0
 800f7bc:	693b      	ldr	r3, [r7, #16]
 800f7be:	1ad3      	subs	r3, r2, r3
 800f7c0:	f247 522f 	movw	r2, #29999	; 0x752f
 800f7c4:	4293      	cmp	r3, r2
 800f7c6:	d9f2      	bls.n	800f7ae <SD_read+0x32>
		{
		}
		/* incase of a timeout return error */
		if (ReadStatus == 0)
 800f7c8:	4b11      	ldr	r3, [pc, #68]	; (800f810 <SD_read+0x94>)
 800f7ca:	681b      	ldr	r3, [r3, #0]
 800f7cc:	2b00      	cmp	r3, #0
 800f7ce:	d102      	bne.n	800f7d6 <SD_read+0x5a>
		{
			res = RES_ERROR;
 800f7d0:	2301      	movs	r3, #1
 800f7d2:	75fb      	strb	r3, [r7, #23]
 800f7d4:	e017      	b.n	800f806 <SD_read+0x8a>
		}
		else
		{
			ReadStatus = 0;
 800f7d6:	4b0e      	ldr	r3, [pc, #56]	; (800f810 <SD_read+0x94>)
 800f7d8:	2200      	movs	r2, #0
 800f7da:	601a      	str	r2, [r3, #0]
			timeout = HAL_GetTick();
 800f7dc:	f7f3 fa8c 	bl	8002cf8 <HAL_GetTick>
 800f7e0:	6138      	str	r0, [r7, #16]

			while ((HAL_GetTick() - timeout) < SD_TIMEOUT)
 800f7e2:	e007      	b.n	800f7f4 <SD_read+0x78>
			{
				if (BSP_SD_GetCardState() == SD_TRANSFER_OK)
 800f7e4:	f7fd fe38 	bl	800d458 <BSP_SD_GetCardState>
 800f7e8:	4603      	mov	r3, r0
 800f7ea:	2b00      	cmp	r3, #0
 800f7ec:	d102      	bne.n	800f7f4 <SD_read+0x78>
				{
					res = RES_OK;
 800f7ee:	2300      	movs	r3, #0
 800f7f0:	75fb      	strb	r3, [r7, #23]
               adjust the address and the D-Cache size to invalidate accordingly.
             */
            alignedAddr = (uint32_t)buff & ~0x1F;
            SCB_InvalidateDCache_by_Addr((uint32_t*)alignedAddr, count*BLOCKSIZE + ((uint32_t)buff - alignedAddr));
#endif
					break;
 800f7f2:	e008      	b.n	800f806 <SD_read+0x8a>
			while ((HAL_GetTick() - timeout) < SD_TIMEOUT)
 800f7f4:	f7f3 fa80 	bl	8002cf8 <HAL_GetTick>
 800f7f8:	4602      	mov	r2, r0
 800f7fa:	693b      	ldr	r3, [r7, #16]
 800f7fc:	1ad3      	subs	r3, r2, r3
 800f7fe:	f247 522f 	movw	r2, #29999	; 0x752f
 800f802:	4293      	cmp	r3, r2
 800f804:	d9ee      	bls.n	800f7e4 <SD_read+0x68>
				}
			}
		}
	}

	return res;
 800f806:	7dfb      	ldrb	r3, [r7, #23]
}
 800f808:	4618      	mov	r0, r3
 800f80a:	3718      	adds	r7, #24
 800f80c:	46bd      	mov	sp, r7
 800f80e:	bd80      	pop	{r7, pc}
 800f810:	200004a4 	.word	0x200004a4

0800f814 <SD_write>:
 * @param  count: Number of sectors to write (1..128)
 * @retval DRESULT: Operation result
 */
#if _USE_WRITE == 1
DRESULT SD_write(BYTE lun, const BYTE *buff, DWORD sector, UINT count)
{
 800f814:	b580      	push	{r7, lr}
 800f816:	b086      	sub	sp, #24
 800f818:	af00      	add	r7, sp, #0
 800f81a:	60b9      	str	r1, [r7, #8]
 800f81c:	607a      	str	r2, [r7, #4]
 800f81e:	603b      	str	r3, [r7, #0]
 800f820:	4603      	mov	r3, r0
 800f822:	73fb      	strb	r3, [r7, #15]
	DRESULT res = RES_ERROR;
 800f824:	2301      	movs	r3, #1
 800f826:	75fb      	strb	r3, [r7, #23]
	WriteStatus = 0;
 800f828:	4b1f      	ldr	r3, [pc, #124]	; (800f8a8 <SD_write+0x94>)
 800f82a:	2200      	movs	r2, #0
 800f82c:	601a      	str	r2, [r3, #0]
	 * to maintain the cache as its content is always coherent with the memory.
	 * If needed, check the file "Middlewares/Third_Party/FatFs/src/drivers/sd_diskio_dma_template.c"
	 * to see how the cache is maintained during the write operations.
	 */

	if (BSP_SD_WriteBlocks_DMA((uint32_t*) buff, (uint32_t) (sector),
 800f82e:	683a      	ldr	r2, [r7, #0]
 800f830:	6879      	ldr	r1, [r7, #4]
 800f832:	68b8      	ldr	r0, [r7, #8]
 800f834:	f7fd fdf6 	bl	800d424 <BSP_SD_WriteBlocks_DMA>
 800f838:	4603      	mov	r3, r0
 800f83a:	2b00      	cmp	r3, #0
 800f83c:	d12f      	bne.n	800f89e <SD_write+0x8a>
			count) == MSD_OK)
	{
		/* Wait that writing process is completed or a timeout occurs */

		timeout = HAL_GetTick();
 800f83e:	f7f3 fa5b 	bl	8002cf8 <HAL_GetTick>
 800f842:	6138      	str	r0, [r7, #16]
		while ((WriteStatus == 0) && ((HAL_GetTick() - timeout) < SD_TIMEOUT))
 800f844:	bf00      	nop
 800f846:	4b18      	ldr	r3, [pc, #96]	; (800f8a8 <SD_write+0x94>)
 800f848:	681b      	ldr	r3, [r3, #0]
 800f84a:	2b00      	cmp	r3, #0
 800f84c:	d108      	bne.n	800f860 <SD_write+0x4c>
 800f84e:	f7f3 fa53 	bl	8002cf8 <HAL_GetTick>
 800f852:	4602      	mov	r2, r0
 800f854:	693b      	ldr	r3, [r7, #16]
 800f856:	1ad3      	subs	r3, r2, r3
 800f858:	f247 522f 	movw	r2, #29999	; 0x752f
 800f85c:	4293      	cmp	r3, r2
 800f85e:	d9f2      	bls.n	800f846 <SD_write+0x32>
		{
		}
		/* incase of a timeout return error */
		if (WriteStatus == 0)
 800f860:	4b11      	ldr	r3, [pc, #68]	; (800f8a8 <SD_write+0x94>)
 800f862:	681b      	ldr	r3, [r3, #0]
 800f864:	2b00      	cmp	r3, #0
 800f866:	d102      	bne.n	800f86e <SD_write+0x5a>
		{
			res = RES_ERROR;
 800f868:	2301      	movs	r3, #1
 800f86a:	75fb      	strb	r3, [r7, #23]
 800f86c:	e017      	b.n	800f89e <SD_write+0x8a>
		}
		else
		{
			WriteStatus = 0;
 800f86e:	4b0e      	ldr	r3, [pc, #56]	; (800f8a8 <SD_write+0x94>)
 800f870:	2200      	movs	r2, #0
 800f872:	601a      	str	r2, [r3, #0]
			timeout = HAL_GetTick();
 800f874:	f7f3 fa40 	bl	8002cf8 <HAL_GetTick>
 800f878:	6138      	str	r0, [r7, #16]

			while ((HAL_GetTick() - timeout) < SD_TIMEOUT)
 800f87a:	e007      	b.n	800f88c <SD_write+0x78>
			{
				if (BSP_SD_GetCardState() == SD_TRANSFER_OK)
 800f87c:	f7fd fdec 	bl	800d458 <BSP_SD_GetCardState>
 800f880:	4603      	mov	r3, r0
 800f882:	2b00      	cmp	r3, #0
 800f884:	d102      	bne.n	800f88c <SD_write+0x78>
				{
					res = RES_OK;
 800f886:	2300      	movs	r3, #0
 800f888:	75fb      	strb	r3, [r7, #23]
					break;
 800f88a:	e008      	b.n	800f89e <SD_write+0x8a>
			while ((HAL_GetTick() - timeout) < SD_TIMEOUT)
 800f88c:	f7f3 fa34 	bl	8002cf8 <HAL_GetTick>
 800f890:	4602      	mov	r2, r0
 800f892:	693b      	ldr	r3, [r7, #16]
 800f894:	1ad3      	subs	r3, r2, r3
 800f896:	f247 522f 	movw	r2, #29999	; 0x752f
 800f89a:	4293      	cmp	r3, r2
 800f89c:	d9ee      	bls.n	800f87c <SD_write+0x68>
				}
			}
		}
	}

	return res;
 800f89e:	7dfb      	ldrb	r3, [r7, #23]
}
 800f8a0:	4618      	mov	r0, r3
 800f8a2:	3718      	adds	r7, #24
 800f8a4:	46bd      	mov	sp, r7
 800f8a6:	bd80      	pop	{r7, pc}
 800f8a8:	200004a0 	.word	0x200004a0

0800f8ac <SD_ioctl>:
 * @param  *buff: Buffer to send/receive control data
 * @retval DRESULT: Operation result
 */
#if _USE_IOCTL == 1
DRESULT SD_ioctl(BYTE lun, BYTE cmd, void *buff)
{
 800f8ac:	b580      	push	{r7, lr}
 800f8ae:	b08c      	sub	sp, #48	; 0x30
 800f8b0:	af00      	add	r7, sp, #0
 800f8b2:	4603      	mov	r3, r0
 800f8b4:	603a      	str	r2, [r7, #0]
 800f8b6:	71fb      	strb	r3, [r7, #7]
 800f8b8:	460b      	mov	r3, r1
 800f8ba:	71bb      	strb	r3, [r7, #6]
	DRESULT res = RES_ERROR;
 800f8bc:	2301      	movs	r3, #1
 800f8be:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
	BSP_SD_CardInfo CardInfo;

	if (Stat & STA_NOINIT)
 800f8c2:	4b25      	ldr	r3, [pc, #148]	; (800f958 <SD_ioctl+0xac>)
 800f8c4:	781b      	ldrb	r3, [r3, #0]
 800f8c6:	b2db      	uxtb	r3, r3
 800f8c8:	f003 0301 	and.w	r3, r3, #1
 800f8cc:	2b00      	cmp	r3, #0
 800f8ce:	d001      	beq.n	800f8d4 <SD_ioctl+0x28>
		return RES_NOTRDY;
 800f8d0:	2303      	movs	r3, #3
 800f8d2:	e03c      	b.n	800f94e <SD_ioctl+0xa2>

	switch (cmd)
 800f8d4:	79bb      	ldrb	r3, [r7, #6]
 800f8d6:	2b03      	cmp	r3, #3
 800f8d8:	d834      	bhi.n	800f944 <SD_ioctl+0x98>
 800f8da:	a201      	add	r2, pc, #4	; (adr r2, 800f8e0 <SD_ioctl+0x34>)
 800f8dc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800f8e0:	0800f8f1 	.word	0x0800f8f1
 800f8e4:	0800f8f9 	.word	0x0800f8f9
 800f8e8:	0800f911 	.word	0x0800f911
 800f8ec:	0800f92b 	.word	0x0800f92b
	{
	/* Make sure that no pending write process */
	case CTRL_SYNC:
		res = RES_OK;
 800f8f0:	2300      	movs	r3, #0
 800f8f2:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
		break;
 800f8f6:	e028      	b.n	800f94a <SD_ioctl+0x9e>

		/* Get number of sectors on the disk (DWORD) */
	case GET_SECTOR_COUNT:
		BSP_SD_GetCardInfo(&CardInfo);
 800f8f8:	f107 030c 	add.w	r3, r7, #12
 800f8fc:	4618      	mov	r0, r3
 800f8fe:	f7fd fdbb 	bl	800d478 <BSP_SD_GetCardInfo>
		*(DWORD*) buff = CardInfo.LogBlockNbr;
 800f902:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800f904:	683b      	ldr	r3, [r7, #0]
 800f906:	601a      	str	r2, [r3, #0]
		res = RES_OK;
 800f908:	2300      	movs	r3, #0
 800f90a:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
		break;
 800f90e:	e01c      	b.n	800f94a <SD_ioctl+0x9e>

		/* Get R/W sector size (WORD) */
	case GET_SECTOR_SIZE:
		BSP_SD_GetCardInfo(&CardInfo);
 800f910:	f107 030c 	add.w	r3, r7, #12
 800f914:	4618      	mov	r0, r3
 800f916:	f7fd fdaf 	bl	800d478 <BSP_SD_GetCardInfo>
		*(WORD*) buff = CardInfo.LogBlockSize;
 800f91a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800f91c:	b29a      	uxth	r2, r3
 800f91e:	683b      	ldr	r3, [r7, #0]
 800f920:	801a      	strh	r2, [r3, #0]
		res = RES_OK;
 800f922:	2300      	movs	r3, #0
 800f924:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
		break;
 800f928:	e00f      	b.n	800f94a <SD_ioctl+0x9e>

		/* Get erase block size in unit of sector (DWORD) */
	case GET_BLOCK_SIZE:
		BSP_SD_GetCardInfo(&CardInfo);
 800f92a:	f107 030c 	add.w	r3, r7, #12
 800f92e:	4618      	mov	r0, r3
 800f930:	f7fd fda2 	bl	800d478 <BSP_SD_GetCardInfo>
		*(DWORD*) buff = CardInfo.LogBlockSize / SD_DEFAULT_BLOCK_SIZE;
 800f934:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800f936:	0a5a      	lsrs	r2, r3, #9
 800f938:	683b      	ldr	r3, [r7, #0]
 800f93a:	601a      	str	r2, [r3, #0]
		res = RES_OK;
 800f93c:	2300      	movs	r3, #0
 800f93e:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
		break;
 800f942:	e002      	b.n	800f94a <SD_ioctl+0x9e>

	default:
		res = RES_PARERR;
 800f944:	2304      	movs	r3, #4
 800f946:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
	}

	return res;
 800f94a:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
}
 800f94e:	4618      	mov	r0, r3
 800f950:	3730      	adds	r7, #48	; 0x30
 800f952:	46bd      	mov	sp, r7
 800f954:	bd80      	pop	{r7, pc}
 800f956:	bf00      	nop
 800f958:	2000011f 	.word	0x2000011f

0800f95c <BSP_SD_WriteCpltCallback>:
 * @param hsd: SD handle
 * @retval None
 */

void BSP_SD_WriteCpltCallback(void)
{
 800f95c:	b480      	push	{r7}
 800f95e:	af00      	add	r7, sp, #0
	WriteStatus = 1;
 800f960:	4b03      	ldr	r3, [pc, #12]	; (800f970 <BSP_SD_WriteCpltCallback+0x14>)
 800f962:	2201      	movs	r2, #1
 800f964:	601a      	str	r2, [r3, #0]
}
 800f966:	bf00      	nop
 800f968:	46bd      	mov	sp, r7
 800f96a:	bc80      	pop	{r7}
 800f96c:	4770      	bx	lr
 800f96e:	bf00      	nop
 800f970:	200004a0 	.word	0x200004a0

0800f974 <BSP_SD_ReadCpltCallback>:
 * @param hsd: SD handle
 * @retval None
 */

void BSP_SD_ReadCpltCallback(void)
{
 800f974:	b480      	push	{r7}
 800f976:	af00      	add	r7, sp, #0
	ReadStatus = 1;
 800f978:	4b03      	ldr	r3, [pc, #12]	; (800f988 <BSP_SD_ReadCpltCallback+0x14>)
 800f97a:	2201      	movs	r2, #1
 800f97c:	601a      	str	r2, [r3, #0]
}
 800f97e:	bf00      	nop
 800f980:	46bd      	mov	sp, r7
 800f982:	bc80      	pop	{r7}
 800f984:	4770      	bx	lr
 800f986:	bf00      	nop
 800f988:	200004a4 	.word	0x200004a4

0800f98c <lwip_htons>:
 * @param n u16_t in host byte order
 * @return n in network byte order
 */
u16_t
lwip_htons(u16_t n)
{
 800f98c:	b480      	push	{r7}
 800f98e:	b083      	sub	sp, #12
 800f990:	af00      	add	r7, sp, #0
 800f992:	4603      	mov	r3, r0
 800f994:	80fb      	strh	r3, [r7, #6]
  return (u16_t)PP_HTONS(n);
 800f996:	88fb      	ldrh	r3, [r7, #6]
 800f998:	ba5b      	rev16	r3, r3
 800f99a:	b29b      	uxth	r3, r3
}
 800f99c:	4618      	mov	r0, r3
 800f99e:	370c      	adds	r7, #12
 800f9a0:	46bd      	mov	sp, r7
 800f9a2:	bc80      	pop	{r7}
 800f9a4:	4770      	bx	lr

0800f9a6 <lwip_init>:
 * Initialize all modules.
 * Use this in NO_SYS mode. Use tcpip_init() otherwise.
 */
void
lwip_init(void)
{
 800f9a6:	b580      	push	{r7, lr}
 800f9a8:	b082      	sub	sp, #8
 800f9aa:	af00      	add	r7, sp, #0
#ifndef LWIP_SKIP_CONST_CHECK
  int a = 0;
 800f9ac:	2300      	movs	r3, #0
 800f9ae:	607b      	str	r3, [r7, #4]
  /* Modules initialization */
  stats_init();
#if !NO_SYS
  sys_init();
#endif /* !NO_SYS */
  mem_init();
 800f9b0:	f000 f8a4 	bl	800fafc <mem_init>
  memp_init();
 800f9b4:	f000 fb34 	bl	8010020 <memp_init>
  pbuf_init();
  netif_init();
 800f9b8:	f000 fbec 	bl	8010194 <netif_init>
#endif /* LWIP_IPV4 */
#if LWIP_RAW
  raw_init();
#endif /* LWIP_RAW */
#if LWIP_UDP
  udp_init();
 800f9bc:	f001 fbe6 	bl	801118c <udp_init>
#if PPP_SUPPORT
  ppp_init();
#endif
 
#if LWIP_TIMERS
  sys_timeouts_init();
 800f9c0:	f001 face 	bl	8010f60 <sys_timeouts_init>
#endif /* LWIP_TIMERS */
}
 800f9c4:	bf00      	nop
 800f9c6:	3708      	adds	r7, #8
 800f9c8:	46bd      	mov	sp, r7
 800f9ca:	bd80      	pop	{r7, pc}

0800f9cc <plug_holes>:
 * This assumes access to the heap is protected by the calling function
 * already.
 */
static void
plug_holes(struct mem *mem)
{
 800f9cc:	b580      	push	{r7, lr}
 800f9ce:	b084      	sub	sp, #16
 800f9d0:	af00      	add	r7, sp, #0
 800f9d2:	6078      	str	r0, [r7, #4]
  struct mem *nmem;
  struct mem *pmem;

  LWIP_ASSERT("plug_holes: mem >= ram", (u8_t *)mem >= ram);
 800f9d4:	4b40      	ldr	r3, [pc, #256]	; (800fad8 <plug_holes+0x10c>)
 800f9d6:	681b      	ldr	r3, [r3, #0]
 800f9d8:	687a      	ldr	r2, [r7, #4]
 800f9da:	429a      	cmp	r2, r3
 800f9dc:	d206      	bcs.n	800f9ec <plug_holes+0x20>
 800f9de:	4b3f      	ldr	r3, [pc, #252]	; (800fadc <plug_holes+0x110>)
 800f9e0:	f240 125d 	movw	r2, #349	; 0x15d
 800f9e4:	493e      	ldr	r1, [pc, #248]	; (800fae0 <plug_holes+0x114>)
 800f9e6:	483f      	ldr	r0, [pc, #252]	; (800fae4 <plug_holes+0x118>)
 800f9e8:	f005 fe5a 	bl	80156a0 <iprintf>
  LWIP_ASSERT("plug_holes: mem < ram_end", (u8_t *)mem < (u8_t *)ram_end);
 800f9ec:	4b3e      	ldr	r3, [pc, #248]	; (800fae8 <plug_holes+0x11c>)
 800f9ee:	681b      	ldr	r3, [r3, #0]
 800f9f0:	687a      	ldr	r2, [r7, #4]
 800f9f2:	429a      	cmp	r2, r3
 800f9f4:	d306      	bcc.n	800fa04 <plug_holes+0x38>
 800f9f6:	4b39      	ldr	r3, [pc, #228]	; (800fadc <plug_holes+0x110>)
 800f9f8:	f44f 72af 	mov.w	r2, #350	; 0x15e
 800f9fc:	493b      	ldr	r1, [pc, #236]	; (800faec <plug_holes+0x120>)
 800f9fe:	4839      	ldr	r0, [pc, #228]	; (800fae4 <plug_holes+0x118>)
 800fa00:	f005 fe4e 	bl	80156a0 <iprintf>
  LWIP_ASSERT("plug_holes: mem->used == 0", mem->used == 0);
 800fa04:	687b      	ldr	r3, [r7, #4]
 800fa06:	791b      	ldrb	r3, [r3, #4]
 800fa08:	2b00      	cmp	r3, #0
 800fa0a:	d006      	beq.n	800fa1a <plug_holes+0x4e>
 800fa0c:	4b33      	ldr	r3, [pc, #204]	; (800fadc <plug_holes+0x110>)
 800fa0e:	f240 125f 	movw	r2, #351	; 0x15f
 800fa12:	4937      	ldr	r1, [pc, #220]	; (800faf0 <plug_holes+0x124>)
 800fa14:	4833      	ldr	r0, [pc, #204]	; (800fae4 <plug_holes+0x118>)
 800fa16:	f005 fe43 	bl	80156a0 <iprintf>

  /* plug hole forward */
  LWIP_ASSERT("plug_holes: mem->next <= MEM_SIZE_ALIGNED", mem->next <= MEM_SIZE_ALIGNED);
 800fa1a:	687b      	ldr	r3, [r7, #4]
 800fa1c:	881b      	ldrh	r3, [r3, #0]
 800fa1e:	f5b3 6fc8 	cmp.w	r3, #1600	; 0x640
 800fa22:	d906      	bls.n	800fa32 <plug_holes+0x66>
 800fa24:	4b2d      	ldr	r3, [pc, #180]	; (800fadc <plug_holes+0x110>)
 800fa26:	f44f 72b1 	mov.w	r2, #354	; 0x162
 800fa2a:	4932      	ldr	r1, [pc, #200]	; (800faf4 <plug_holes+0x128>)
 800fa2c:	482d      	ldr	r0, [pc, #180]	; (800fae4 <plug_holes+0x118>)
 800fa2e:	f005 fe37 	bl	80156a0 <iprintf>

  nmem = (struct mem *)(void *)&ram[mem->next];
 800fa32:	4b29      	ldr	r3, [pc, #164]	; (800fad8 <plug_holes+0x10c>)
 800fa34:	681b      	ldr	r3, [r3, #0]
 800fa36:	687a      	ldr	r2, [r7, #4]
 800fa38:	8812      	ldrh	r2, [r2, #0]
 800fa3a:	4413      	add	r3, r2
 800fa3c:	60fb      	str	r3, [r7, #12]
  if (mem != nmem && nmem->used == 0 && (u8_t *)nmem != (u8_t *)ram_end) {
 800fa3e:	687a      	ldr	r2, [r7, #4]
 800fa40:	68fb      	ldr	r3, [r7, #12]
 800fa42:	429a      	cmp	r2, r3
 800fa44:	d01f      	beq.n	800fa86 <plug_holes+0xba>
 800fa46:	68fb      	ldr	r3, [r7, #12]
 800fa48:	791b      	ldrb	r3, [r3, #4]
 800fa4a:	2b00      	cmp	r3, #0
 800fa4c:	d11b      	bne.n	800fa86 <plug_holes+0xba>
 800fa4e:	4b26      	ldr	r3, [pc, #152]	; (800fae8 <plug_holes+0x11c>)
 800fa50:	681b      	ldr	r3, [r3, #0]
 800fa52:	68fa      	ldr	r2, [r7, #12]
 800fa54:	429a      	cmp	r2, r3
 800fa56:	d016      	beq.n	800fa86 <plug_holes+0xba>
    /* if mem->next is unused and not end of ram, combine mem and mem->next */
    if (lfree == nmem) {
 800fa58:	4b27      	ldr	r3, [pc, #156]	; (800faf8 <plug_holes+0x12c>)
 800fa5a:	681b      	ldr	r3, [r3, #0]
 800fa5c:	68fa      	ldr	r2, [r7, #12]
 800fa5e:	429a      	cmp	r2, r3
 800fa60:	d102      	bne.n	800fa68 <plug_holes+0x9c>
      lfree = mem;
 800fa62:	4a25      	ldr	r2, [pc, #148]	; (800faf8 <plug_holes+0x12c>)
 800fa64:	687b      	ldr	r3, [r7, #4]
 800fa66:	6013      	str	r3, [r2, #0]
    }
    mem->next = nmem->next;
 800fa68:	68fb      	ldr	r3, [r7, #12]
 800fa6a:	881a      	ldrh	r2, [r3, #0]
 800fa6c:	687b      	ldr	r3, [r7, #4]
 800fa6e:	801a      	strh	r2, [r3, #0]
    ((struct mem *)(void *)&ram[nmem->next])->prev = (mem_size_t)((u8_t *)mem - ram);
 800fa70:	687b      	ldr	r3, [r7, #4]
 800fa72:	4a19      	ldr	r2, [pc, #100]	; (800fad8 <plug_holes+0x10c>)
 800fa74:	6812      	ldr	r2, [r2, #0]
 800fa76:	1a99      	subs	r1, r3, r2
 800fa78:	4b17      	ldr	r3, [pc, #92]	; (800fad8 <plug_holes+0x10c>)
 800fa7a:	681b      	ldr	r3, [r3, #0]
 800fa7c:	68fa      	ldr	r2, [r7, #12]
 800fa7e:	8812      	ldrh	r2, [r2, #0]
 800fa80:	4413      	add	r3, r2
 800fa82:	b28a      	uxth	r2, r1
 800fa84:	805a      	strh	r2, [r3, #2]
  }

  /* plug hole backward */
  pmem = (struct mem *)(void *)&ram[mem->prev];
 800fa86:	4b14      	ldr	r3, [pc, #80]	; (800fad8 <plug_holes+0x10c>)
 800fa88:	681b      	ldr	r3, [r3, #0]
 800fa8a:	687a      	ldr	r2, [r7, #4]
 800fa8c:	8852      	ldrh	r2, [r2, #2]
 800fa8e:	4413      	add	r3, r2
 800fa90:	60bb      	str	r3, [r7, #8]
  if (pmem != mem && pmem->used == 0) {
 800fa92:	68ba      	ldr	r2, [r7, #8]
 800fa94:	687b      	ldr	r3, [r7, #4]
 800fa96:	429a      	cmp	r2, r3
 800fa98:	d01a      	beq.n	800fad0 <plug_holes+0x104>
 800fa9a:	68bb      	ldr	r3, [r7, #8]
 800fa9c:	791b      	ldrb	r3, [r3, #4]
 800fa9e:	2b00      	cmp	r3, #0
 800faa0:	d116      	bne.n	800fad0 <plug_holes+0x104>
    /* if mem->prev is unused, combine mem and mem->prev */
    if (lfree == mem) {
 800faa2:	4b15      	ldr	r3, [pc, #84]	; (800faf8 <plug_holes+0x12c>)
 800faa4:	681b      	ldr	r3, [r3, #0]
 800faa6:	687a      	ldr	r2, [r7, #4]
 800faa8:	429a      	cmp	r2, r3
 800faaa:	d102      	bne.n	800fab2 <plug_holes+0xe6>
      lfree = pmem;
 800faac:	4a12      	ldr	r2, [pc, #72]	; (800faf8 <plug_holes+0x12c>)
 800faae:	68bb      	ldr	r3, [r7, #8]
 800fab0:	6013      	str	r3, [r2, #0]
    }
    pmem->next = mem->next;
 800fab2:	687b      	ldr	r3, [r7, #4]
 800fab4:	881a      	ldrh	r2, [r3, #0]
 800fab6:	68bb      	ldr	r3, [r7, #8]
 800fab8:	801a      	strh	r2, [r3, #0]
    ((struct mem *)(void *)&ram[mem->next])->prev = (mem_size_t)((u8_t *)pmem - ram);
 800faba:	68bb      	ldr	r3, [r7, #8]
 800fabc:	4a06      	ldr	r2, [pc, #24]	; (800fad8 <plug_holes+0x10c>)
 800fabe:	6812      	ldr	r2, [r2, #0]
 800fac0:	1a99      	subs	r1, r3, r2
 800fac2:	4b05      	ldr	r3, [pc, #20]	; (800fad8 <plug_holes+0x10c>)
 800fac4:	681b      	ldr	r3, [r3, #0]
 800fac6:	687a      	ldr	r2, [r7, #4]
 800fac8:	8812      	ldrh	r2, [r2, #0]
 800faca:	4413      	add	r3, r2
 800facc:	b28a      	uxth	r2, r1
 800face:	805a      	strh	r2, [r3, #2]
  }
}
 800fad0:	bf00      	nop
 800fad2:	3710      	adds	r7, #16
 800fad4:	46bd      	mov	sp, r7
 800fad6:	bd80      	pop	{r7, pc}
 800fad8:	200004a8 	.word	0x200004a8
 800fadc:	08017984 	.word	0x08017984
 800fae0:	080179b4 	.word	0x080179b4
 800fae4:	080179cc 	.word	0x080179cc
 800fae8:	200004ac 	.word	0x200004ac
 800faec:	080179f4 	.word	0x080179f4
 800faf0:	08017a10 	.word	0x08017a10
 800faf4:	08017a2c 	.word	0x08017a2c
 800faf8:	200004b0 	.word	0x200004b0

0800fafc <mem_init>:
/**
 * Zero the heap and initialize start, end and lowest-free
 */
void
mem_init(void)
{
 800fafc:	b480      	push	{r7}
 800fafe:	b083      	sub	sp, #12
 800fb00:	af00      	add	r7, sp, #0

  LWIP_ASSERT("Sanity check alignment",
    (SIZEOF_STRUCT_MEM & (MEM_ALIGNMENT-1)) == 0);

  /* align the heap */
  ram = (u8_t *)LWIP_MEM_ALIGN(LWIP_RAM_HEAP_POINTER);
 800fb02:	4b18      	ldr	r3, [pc, #96]	; (800fb64 <mem_init+0x68>)
 800fb04:	3303      	adds	r3, #3
 800fb06:	f023 0303 	bic.w	r3, r3, #3
 800fb0a:	461a      	mov	r2, r3
 800fb0c:	4b16      	ldr	r3, [pc, #88]	; (800fb68 <mem_init+0x6c>)
 800fb0e:	601a      	str	r2, [r3, #0]
  /* initialize the start of the heap */
  mem = (struct mem *)(void *)ram;
 800fb10:	4b15      	ldr	r3, [pc, #84]	; (800fb68 <mem_init+0x6c>)
 800fb12:	681b      	ldr	r3, [r3, #0]
 800fb14:	607b      	str	r3, [r7, #4]
  mem->next = MEM_SIZE_ALIGNED;
 800fb16:	687b      	ldr	r3, [r7, #4]
 800fb18:	f44f 62c8 	mov.w	r2, #1600	; 0x640
 800fb1c:	801a      	strh	r2, [r3, #0]
  mem->prev = 0;
 800fb1e:	687b      	ldr	r3, [r7, #4]
 800fb20:	2200      	movs	r2, #0
 800fb22:	805a      	strh	r2, [r3, #2]
  mem->used = 0;
 800fb24:	687b      	ldr	r3, [r7, #4]
 800fb26:	2200      	movs	r2, #0
 800fb28:	711a      	strb	r2, [r3, #4]
  /* initialize the end of the heap */
  ram_end = (struct mem *)(void *)&ram[MEM_SIZE_ALIGNED];
 800fb2a:	4b0f      	ldr	r3, [pc, #60]	; (800fb68 <mem_init+0x6c>)
 800fb2c:	681b      	ldr	r3, [r3, #0]
 800fb2e:	f503 63c8 	add.w	r3, r3, #1600	; 0x640
 800fb32:	4a0e      	ldr	r2, [pc, #56]	; (800fb6c <mem_init+0x70>)
 800fb34:	6013      	str	r3, [r2, #0]
  ram_end->used = 1;
 800fb36:	4b0d      	ldr	r3, [pc, #52]	; (800fb6c <mem_init+0x70>)
 800fb38:	681b      	ldr	r3, [r3, #0]
 800fb3a:	2201      	movs	r2, #1
 800fb3c:	711a      	strb	r2, [r3, #4]
  ram_end->next = MEM_SIZE_ALIGNED;
 800fb3e:	4b0b      	ldr	r3, [pc, #44]	; (800fb6c <mem_init+0x70>)
 800fb40:	681b      	ldr	r3, [r3, #0]
 800fb42:	f44f 62c8 	mov.w	r2, #1600	; 0x640
 800fb46:	801a      	strh	r2, [r3, #0]
  ram_end->prev = MEM_SIZE_ALIGNED;
 800fb48:	4b08      	ldr	r3, [pc, #32]	; (800fb6c <mem_init+0x70>)
 800fb4a:	681b      	ldr	r3, [r3, #0]
 800fb4c:	f44f 62c8 	mov.w	r2, #1600	; 0x640
 800fb50:	805a      	strh	r2, [r3, #2]

  /* initialize the lowest-free pointer to the start of the heap */
  lfree = (struct mem *)(void *)ram;
 800fb52:	4b05      	ldr	r3, [pc, #20]	; (800fb68 <mem_init+0x6c>)
 800fb54:	681b      	ldr	r3, [r3, #0]
 800fb56:	4a06      	ldr	r2, [pc, #24]	; (800fb70 <mem_init+0x74>)
 800fb58:	6013      	str	r3, [r2, #0]
  MEM_STATS_AVAIL(avail, MEM_SIZE_ALIGNED);

  if (sys_mutex_new(&mem_mutex) != ERR_OK) {
    LWIP_ASSERT("failed to create mem_mutex", 0);
  }
}
 800fb5a:	bf00      	nop
 800fb5c:	370c      	adds	r7, #12
 800fb5e:	46bd      	mov	sp, r7
 800fb60:	bc80      	pop	{r7}
 800fb62:	4770      	bx	lr
 800fb64:	20004704 	.word	0x20004704
 800fb68:	200004a8 	.word	0x200004a8
 800fb6c:	200004ac 	.word	0x200004ac
 800fb70:	200004b0 	.word	0x200004b0

0800fb74 <mem_free>:
 * @param rmem is the data portion of a struct mem as returned by a previous
 *             call to mem_malloc()
 */
void
mem_free(void *rmem)
{
 800fb74:	b580      	push	{r7, lr}
 800fb76:	b084      	sub	sp, #16
 800fb78:	af00      	add	r7, sp, #0
 800fb7a:	6078      	str	r0, [r7, #4]
  struct mem *mem;
  LWIP_MEM_FREE_DECL_PROTECT();

  if (rmem == NULL) {
 800fb7c:	687b      	ldr	r3, [r7, #4]
 800fb7e:	2b00      	cmp	r3, #0
 800fb80:	d043      	beq.n	800fc0a <mem_free+0x96>
    LWIP_DEBUGF(MEM_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_SERIOUS, ("mem_free(p == NULL) was called.\n"));
    return;
  }
  LWIP_ASSERT("mem_free: sanity check alignment", (((mem_ptr_t)rmem) & (MEM_ALIGNMENT-1)) == 0);
 800fb82:	687b      	ldr	r3, [r7, #4]
 800fb84:	f003 0303 	and.w	r3, r3, #3
 800fb88:	2b00      	cmp	r3, #0
 800fb8a:	d006      	beq.n	800fb9a <mem_free+0x26>
 800fb8c:	4b22      	ldr	r3, [pc, #136]	; (800fc18 <mem_free+0xa4>)
 800fb8e:	f44f 72d6 	mov.w	r2, #428	; 0x1ac
 800fb92:	4922      	ldr	r1, [pc, #136]	; (800fc1c <mem_free+0xa8>)
 800fb94:	4822      	ldr	r0, [pc, #136]	; (800fc20 <mem_free+0xac>)
 800fb96:	f005 fd83 	bl	80156a0 <iprintf>

  LWIP_ASSERT("mem_free: legal memory", (u8_t *)rmem >= (u8_t *)ram &&
 800fb9a:	4b22      	ldr	r3, [pc, #136]	; (800fc24 <mem_free+0xb0>)
 800fb9c:	681b      	ldr	r3, [r3, #0]
 800fb9e:	687a      	ldr	r2, [r7, #4]
 800fba0:	429a      	cmp	r2, r3
 800fba2:	d304      	bcc.n	800fbae <mem_free+0x3a>
 800fba4:	4b20      	ldr	r3, [pc, #128]	; (800fc28 <mem_free+0xb4>)
 800fba6:	681b      	ldr	r3, [r3, #0]
 800fba8:	687a      	ldr	r2, [r7, #4]
 800fbaa:	429a      	cmp	r2, r3
 800fbac:	d306      	bcc.n	800fbbc <mem_free+0x48>
 800fbae:	4b1a      	ldr	r3, [pc, #104]	; (800fc18 <mem_free+0xa4>)
 800fbb0:	f240 12af 	movw	r2, #431	; 0x1af
 800fbb4:	491d      	ldr	r1, [pc, #116]	; (800fc2c <mem_free+0xb8>)
 800fbb6:	481a      	ldr	r0, [pc, #104]	; (800fc20 <mem_free+0xac>)
 800fbb8:	f005 fd72 	bl	80156a0 <iprintf>
    (u8_t *)rmem < (u8_t *)ram_end);

  if ((u8_t *)rmem < (u8_t *)ram || (u8_t *)rmem >= (u8_t *)ram_end) {
 800fbbc:	4b19      	ldr	r3, [pc, #100]	; (800fc24 <mem_free+0xb0>)
 800fbbe:	681b      	ldr	r3, [r3, #0]
 800fbc0:	687a      	ldr	r2, [r7, #4]
 800fbc2:	429a      	cmp	r2, r3
 800fbc4:	d323      	bcc.n	800fc0e <mem_free+0x9a>
 800fbc6:	4b18      	ldr	r3, [pc, #96]	; (800fc28 <mem_free+0xb4>)
 800fbc8:	681b      	ldr	r3, [r3, #0]
 800fbca:	687a      	ldr	r2, [r7, #4]
 800fbcc:	429a      	cmp	r2, r3
 800fbce:	d21e      	bcs.n	800fc0e <mem_free+0x9a>
  }
  /* protect the heap from concurrent access */
  LWIP_MEM_FREE_PROTECT();
  /* Get the corresponding struct mem ... */
  /* cast through void* to get rid of alignment warnings */
  mem = (struct mem *)(void *)((u8_t *)rmem - SIZEOF_STRUCT_MEM);
 800fbd0:	687b      	ldr	r3, [r7, #4]
 800fbd2:	3b08      	subs	r3, #8
 800fbd4:	60fb      	str	r3, [r7, #12]
  /* ... which has to be in a used state ... */
  LWIP_ASSERT("mem_free: mem->used", mem->used);
 800fbd6:	68fb      	ldr	r3, [r7, #12]
 800fbd8:	791b      	ldrb	r3, [r3, #4]
 800fbda:	2b00      	cmp	r3, #0
 800fbdc:	d106      	bne.n	800fbec <mem_free+0x78>
 800fbde:	4b0e      	ldr	r3, [pc, #56]	; (800fc18 <mem_free+0xa4>)
 800fbe0:	f44f 72e0 	mov.w	r2, #448	; 0x1c0
 800fbe4:	4912      	ldr	r1, [pc, #72]	; (800fc30 <mem_free+0xbc>)
 800fbe6:	480e      	ldr	r0, [pc, #56]	; (800fc20 <mem_free+0xac>)
 800fbe8:	f005 fd5a 	bl	80156a0 <iprintf>
  /* ... and is now unused. */
  mem->used = 0;
 800fbec:	68fb      	ldr	r3, [r7, #12]
 800fbee:	2200      	movs	r2, #0
 800fbf0:	711a      	strb	r2, [r3, #4]

  if (mem < lfree) {
 800fbf2:	4b10      	ldr	r3, [pc, #64]	; (800fc34 <mem_free+0xc0>)
 800fbf4:	681b      	ldr	r3, [r3, #0]
 800fbf6:	68fa      	ldr	r2, [r7, #12]
 800fbf8:	429a      	cmp	r2, r3
 800fbfa:	d202      	bcs.n	800fc02 <mem_free+0x8e>
    /* the newly freed struct is now the lowest */
    lfree = mem;
 800fbfc:	4a0d      	ldr	r2, [pc, #52]	; (800fc34 <mem_free+0xc0>)
 800fbfe:	68fb      	ldr	r3, [r7, #12]
 800fc00:	6013      	str	r3, [r2, #0]
  }

  MEM_STATS_DEC_USED(used, mem->next - (mem_size_t)(((u8_t *)mem - ram)));

  /* finally, see if prev or next are free also */
  plug_holes(mem);
 800fc02:	68f8      	ldr	r0, [r7, #12]
 800fc04:	f7ff fee2 	bl	800f9cc <plug_holes>
 800fc08:	e002      	b.n	800fc10 <mem_free+0x9c>
    return;
 800fc0a:	bf00      	nop
 800fc0c:	e000      	b.n	800fc10 <mem_free+0x9c>
    return;
 800fc0e:	bf00      	nop
#if LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT
  mem_free_count = 1;
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */
  LWIP_MEM_FREE_UNPROTECT();
}
 800fc10:	3710      	adds	r7, #16
 800fc12:	46bd      	mov	sp, r7
 800fc14:	bd80      	pop	{r7, pc}
 800fc16:	bf00      	nop
 800fc18:	08017984 	.word	0x08017984
 800fc1c:	08017a58 	.word	0x08017a58
 800fc20:	080179cc 	.word	0x080179cc
 800fc24:	200004a8 	.word	0x200004a8
 800fc28:	200004ac 	.word	0x200004ac
 800fc2c:	08017a7c 	.word	0x08017a7c
 800fc30:	08017a94 	.word	0x08017a94
 800fc34:	200004b0 	.word	0x200004b0

0800fc38 <mem_trim>:
 *         or NULL if newsize is > old size, in which case rmem is NOT touched
 *         or freed!
 */
void *
mem_trim(void *rmem, mem_size_t newsize)
{
 800fc38:	b580      	push	{r7, lr}
 800fc3a:	b086      	sub	sp, #24
 800fc3c:	af00      	add	r7, sp, #0
 800fc3e:	6078      	str	r0, [r7, #4]
 800fc40:	460b      	mov	r3, r1
 800fc42:	807b      	strh	r3, [r7, #2]
  /* use the FREE_PROTECT here: it protects with sem OR SYS_ARCH_PROTECT */
  LWIP_MEM_FREE_DECL_PROTECT();

  /* Expand the size of the allocated memory region so that we can
     adjust for alignment. */
  newsize = LWIP_MEM_ALIGN_SIZE(newsize);
 800fc44:	887b      	ldrh	r3, [r7, #2]
 800fc46:	3303      	adds	r3, #3
 800fc48:	b29b      	uxth	r3, r3
 800fc4a:	f023 0303 	bic.w	r3, r3, #3
 800fc4e:	807b      	strh	r3, [r7, #2]

  if (newsize < MIN_SIZE_ALIGNED) {
 800fc50:	887b      	ldrh	r3, [r7, #2]
 800fc52:	2b0b      	cmp	r3, #11
 800fc54:	d801      	bhi.n	800fc5a <mem_trim+0x22>
    /* every data block must be at least MIN_SIZE_ALIGNED long */
    newsize = MIN_SIZE_ALIGNED;
 800fc56:	230c      	movs	r3, #12
 800fc58:	807b      	strh	r3, [r7, #2]
  }

  if (newsize > MEM_SIZE_ALIGNED) {
 800fc5a:	887b      	ldrh	r3, [r7, #2]
 800fc5c:	f5b3 6fc8 	cmp.w	r3, #1600	; 0x640
 800fc60:	d901      	bls.n	800fc66 <mem_trim+0x2e>
    return NULL;
 800fc62:	2300      	movs	r3, #0
 800fc64:	e0b1      	b.n	800fdca <mem_trim+0x192>
  }

  LWIP_ASSERT("mem_trim: legal memory", (u8_t *)rmem >= (u8_t *)ram &&
 800fc66:	4b5b      	ldr	r3, [pc, #364]	; (800fdd4 <mem_trim+0x19c>)
 800fc68:	681b      	ldr	r3, [r3, #0]
 800fc6a:	687a      	ldr	r2, [r7, #4]
 800fc6c:	429a      	cmp	r2, r3
 800fc6e:	d304      	bcc.n	800fc7a <mem_trim+0x42>
 800fc70:	4b59      	ldr	r3, [pc, #356]	; (800fdd8 <mem_trim+0x1a0>)
 800fc72:	681b      	ldr	r3, [r3, #0]
 800fc74:	687a      	ldr	r2, [r7, #4]
 800fc76:	429a      	cmp	r2, r3
 800fc78:	d306      	bcc.n	800fc88 <mem_trim+0x50>
 800fc7a:	4b58      	ldr	r3, [pc, #352]	; (800fddc <mem_trim+0x1a4>)
 800fc7c:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
 800fc80:	4957      	ldr	r1, [pc, #348]	; (800fde0 <mem_trim+0x1a8>)
 800fc82:	4858      	ldr	r0, [pc, #352]	; (800fde4 <mem_trim+0x1ac>)
 800fc84:	f005 fd0c 	bl	80156a0 <iprintf>
   (u8_t *)rmem < (u8_t *)ram_end);

  if ((u8_t *)rmem < (u8_t *)ram || (u8_t *)rmem >= (u8_t *)ram_end) {
 800fc88:	4b52      	ldr	r3, [pc, #328]	; (800fdd4 <mem_trim+0x19c>)
 800fc8a:	681b      	ldr	r3, [r3, #0]
 800fc8c:	687a      	ldr	r2, [r7, #4]
 800fc8e:	429a      	cmp	r2, r3
 800fc90:	d304      	bcc.n	800fc9c <mem_trim+0x64>
 800fc92:	4b51      	ldr	r3, [pc, #324]	; (800fdd8 <mem_trim+0x1a0>)
 800fc94:	681b      	ldr	r3, [r3, #0]
 800fc96:	687a      	ldr	r2, [r7, #4]
 800fc98:	429a      	cmp	r2, r3
 800fc9a:	d301      	bcc.n	800fca0 <mem_trim+0x68>
    LWIP_DEBUGF(MEM_DEBUG | LWIP_DBG_LEVEL_SEVERE, ("mem_trim: illegal memory\n"));
    /* protect mem stats from concurrent access */
    SYS_ARCH_PROTECT(lev);
    MEM_STATS_INC(illegal);
    SYS_ARCH_UNPROTECT(lev);
    return rmem;
 800fc9c:	687b      	ldr	r3, [r7, #4]
 800fc9e:	e094      	b.n	800fdca <mem_trim+0x192>
  }
  /* Get the corresponding struct mem ... */
  /* cast through void* to get rid of alignment warnings */
  mem = (struct mem *)(void *)((u8_t *)rmem - SIZEOF_STRUCT_MEM);
 800fca0:	687b      	ldr	r3, [r7, #4]
 800fca2:	3b08      	subs	r3, #8
 800fca4:	617b      	str	r3, [r7, #20]
  /* ... and its offset pointer */
  ptr = (mem_size_t)((u8_t *)mem - ram);
 800fca6:	697b      	ldr	r3, [r7, #20]
 800fca8:	4a4a      	ldr	r2, [pc, #296]	; (800fdd4 <mem_trim+0x19c>)
 800fcaa:	6812      	ldr	r2, [r2, #0]
 800fcac:	1a9b      	subs	r3, r3, r2
 800fcae:	827b      	strh	r3, [r7, #18]

  size = mem->next - ptr - SIZEOF_STRUCT_MEM;
 800fcb0:	697b      	ldr	r3, [r7, #20]
 800fcb2:	881a      	ldrh	r2, [r3, #0]
 800fcb4:	8a7b      	ldrh	r3, [r7, #18]
 800fcb6:	1ad3      	subs	r3, r2, r3
 800fcb8:	b29b      	uxth	r3, r3
 800fcba:	3b08      	subs	r3, #8
 800fcbc:	823b      	strh	r3, [r7, #16]
  LWIP_ASSERT("mem_trim can only shrink memory", newsize <= size);
 800fcbe:	887a      	ldrh	r2, [r7, #2]
 800fcc0:	8a3b      	ldrh	r3, [r7, #16]
 800fcc2:	429a      	cmp	r2, r3
 800fcc4:	d906      	bls.n	800fcd4 <mem_trim+0x9c>
 800fcc6:	4b45      	ldr	r3, [pc, #276]	; (800fddc <mem_trim+0x1a4>)
 800fcc8:	f240 2206 	movw	r2, #518	; 0x206
 800fccc:	4946      	ldr	r1, [pc, #280]	; (800fde8 <mem_trim+0x1b0>)
 800fcce:	4845      	ldr	r0, [pc, #276]	; (800fde4 <mem_trim+0x1ac>)
 800fcd0:	f005 fce6 	bl	80156a0 <iprintf>
  if (newsize > size) {
 800fcd4:	887a      	ldrh	r2, [r7, #2]
 800fcd6:	8a3b      	ldrh	r3, [r7, #16]
 800fcd8:	429a      	cmp	r2, r3
 800fcda:	d901      	bls.n	800fce0 <mem_trim+0xa8>
    /* not supported */
    return NULL;
 800fcdc:	2300      	movs	r3, #0
 800fcde:	e074      	b.n	800fdca <mem_trim+0x192>
  }
  if (newsize == size) {
 800fce0:	887a      	ldrh	r2, [r7, #2]
 800fce2:	8a3b      	ldrh	r3, [r7, #16]
 800fce4:	429a      	cmp	r2, r3
 800fce6:	d101      	bne.n	800fcec <mem_trim+0xb4>
    /* No change in size, simply return */
    return rmem;
 800fce8:	687b      	ldr	r3, [r7, #4]
 800fcea:	e06e      	b.n	800fdca <mem_trim+0x192>
  }

  /* protect the heap from concurrent access */
  LWIP_MEM_FREE_PROTECT();

  mem2 = (struct mem *)(void *)&ram[mem->next];
 800fcec:	4b39      	ldr	r3, [pc, #228]	; (800fdd4 <mem_trim+0x19c>)
 800fcee:	681b      	ldr	r3, [r3, #0]
 800fcf0:	697a      	ldr	r2, [r7, #20]
 800fcf2:	8812      	ldrh	r2, [r2, #0]
 800fcf4:	4413      	add	r3, r2
 800fcf6:	60fb      	str	r3, [r7, #12]
  if (mem2->used == 0) {
 800fcf8:	68fb      	ldr	r3, [r7, #12]
 800fcfa:	791b      	ldrb	r3, [r3, #4]
 800fcfc:	2b00      	cmp	r3, #0
 800fcfe:	d131      	bne.n	800fd64 <mem_trim+0x12c>
    /* The next struct is unused, we can simply move it at little */
    mem_size_t next;
    /* remember the old next pointer */
    next = mem2->next;
 800fd00:	68fb      	ldr	r3, [r7, #12]
 800fd02:	881b      	ldrh	r3, [r3, #0]
 800fd04:	813b      	strh	r3, [r7, #8]
    /* create new struct mem which is moved directly after the shrinked mem */
    ptr2 = ptr + SIZEOF_STRUCT_MEM + newsize;
 800fd06:	8a7a      	ldrh	r2, [r7, #18]
 800fd08:	887b      	ldrh	r3, [r7, #2]
 800fd0a:	4413      	add	r3, r2
 800fd0c:	b29b      	uxth	r3, r3
 800fd0e:	3308      	adds	r3, #8
 800fd10:	817b      	strh	r3, [r7, #10]
    if (lfree == mem2) {
 800fd12:	4b36      	ldr	r3, [pc, #216]	; (800fdec <mem_trim+0x1b4>)
 800fd14:	681b      	ldr	r3, [r3, #0]
 800fd16:	68fa      	ldr	r2, [r7, #12]
 800fd18:	429a      	cmp	r2, r3
 800fd1a:	d105      	bne.n	800fd28 <mem_trim+0xf0>
      lfree = (struct mem *)(void *)&ram[ptr2];
 800fd1c:	4b2d      	ldr	r3, [pc, #180]	; (800fdd4 <mem_trim+0x19c>)
 800fd1e:	681a      	ldr	r2, [r3, #0]
 800fd20:	897b      	ldrh	r3, [r7, #10]
 800fd22:	4413      	add	r3, r2
 800fd24:	4a31      	ldr	r2, [pc, #196]	; (800fdec <mem_trim+0x1b4>)
 800fd26:	6013      	str	r3, [r2, #0]
    }
    mem2 = (struct mem *)(void *)&ram[ptr2];
 800fd28:	4b2a      	ldr	r3, [pc, #168]	; (800fdd4 <mem_trim+0x19c>)
 800fd2a:	681a      	ldr	r2, [r3, #0]
 800fd2c:	897b      	ldrh	r3, [r7, #10]
 800fd2e:	4413      	add	r3, r2
 800fd30:	60fb      	str	r3, [r7, #12]
    mem2->used = 0;
 800fd32:	68fb      	ldr	r3, [r7, #12]
 800fd34:	2200      	movs	r2, #0
 800fd36:	711a      	strb	r2, [r3, #4]
    /* restore the next pointer */
    mem2->next = next;
 800fd38:	68fb      	ldr	r3, [r7, #12]
 800fd3a:	893a      	ldrh	r2, [r7, #8]
 800fd3c:	801a      	strh	r2, [r3, #0]
    /* link it back to mem */
    mem2->prev = ptr;
 800fd3e:	68fb      	ldr	r3, [r7, #12]
 800fd40:	8a7a      	ldrh	r2, [r7, #18]
 800fd42:	805a      	strh	r2, [r3, #2]
    /* link mem to it */
    mem->next = ptr2;
 800fd44:	697b      	ldr	r3, [r7, #20]
 800fd46:	897a      	ldrh	r2, [r7, #10]
 800fd48:	801a      	strh	r2, [r3, #0]
    /* last thing to restore linked list: as we have moved mem2,
     * let 'mem2->next->prev' point to mem2 again. but only if mem2->next is not
     * the end of the heap */
    if (mem2->next != MEM_SIZE_ALIGNED) {
 800fd4a:	68fb      	ldr	r3, [r7, #12]
 800fd4c:	881b      	ldrh	r3, [r3, #0]
 800fd4e:	f5b3 6fc8 	cmp.w	r3, #1600	; 0x640
 800fd52:	d039      	beq.n	800fdc8 <mem_trim+0x190>
      ((struct mem *)(void *)&ram[mem2->next])->prev = ptr2;
 800fd54:	4b1f      	ldr	r3, [pc, #124]	; (800fdd4 <mem_trim+0x19c>)
 800fd56:	681b      	ldr	r3, [r3, #0]
 800fd58:	68fa      	ldr	r2, [r7, #12]
 800fd5a:	8812      	ldrh	r2, [r2, #0]
 800fd5c:	4413      	add	r3, r2
 800fd5e:	897a      	ldrh	r2, [r7, #10]
 800fd60:	805a      	strh	r2, [r3, #2]
 800fd62:	e031      	b.n	800fdc8 <mem_trim+0x190>
    }
    MEM_STATS_DEC_USED(used, (size - newsize));
    /* no need to plug holes, we've already done that */
  } else if (newsize + SIZEOF_STRUCT_MEM + MIN_SIZE_ALIGNED <= size) {
 800fd64:	887b      	ldrh	r3, [r7, #2]
 800fd66:	f103 0214 	add.w	r2, r3, #20
 800fd6a:	8a3b      	ldrh	r3, [r7, #16]
 800fd6c:	429a      	cmp	r2, r3
 800fd6e:	d82b      	bhi.n	800fdc8 <mem_trim+0x190>
     * Old size ('size') must be big enough to contain at least 'newsize' plus a struct mem
     * ('SIZEOF_STRUCT_MEM') with some data ('MIN_SIZE_ALIGNED').
     * @todo we could leave out MIN_SIZE_ALIGNED. We would create an empty
     *       region that couldn't hold data, but when mem->next gets freed,
     *       the 2 regions would be combined, resulting in more free memory */
    ptr2 = ptr + SIZEOF_STRUCT_MEM + newsize;
 800fd70:	8a7a      	ldrh	r2, [r7, #18]
 800fd72:	887b      	ldrh	r3, [r7, #2]
 800fd74:	4413      	add	r3, r2
 800fd76:	b29b      	uxth	r3, r3
 800fd78:	3308      	adds	r3, #8
 800fd7a:	817b      	strh	r3, [r7, #10]
    mem2 = (struct mem *)(void *)&ram[ptr2];
 800fd7c:	4b15      	ldr	r3, [pc, #84]	; (800fdd4 <mem_trim+0x19c>)
 800fd7e:	681a      	ldr	r2, [r3, #0]
 800fd80:	897b      	ldrh	r3, [r7, #10]
 800fd82:	4413      	add	r3, r2
 800fd84:	60fb      	str	r3, [r7, #12]
    if (mem2 < lfree) {
 800fd86:	4b19      	ldr	r3, [pc, #100]	; (800fdec <mem_trim+0x1b4>)
 800fd88:	681b      	ldr	r3, [r3, #0]
 800fd8a:	68fa      	ldr	r2, [r7, #12]
 800fd8c:	429a      	cmp	r2, r3
 800fd8e:	d202      	bcs.n	800fd96 <mem_trim+0x15e>
      lfree = mem2;
 800fd90:	4a16      	ldr	r2, [pc, #88]	; (800fdec <mem_trim+0x1b4>)
 800fd92:	68fb      	ldr	r3, [r7, #12]
 800fd94:	6013      	str	r3, [r2, #0]
    }
    mem2->used = 0;
 800fd96:	68fb      	ldr	r3, [r7, #12]
 800fd98:	2200      	movs	r2, #0
 800fd9a:	711a      	strb	r2, [r3, #4]
    mem2->next = mem->next;
 800fd9c:	697b      	ldr	r3, [r7, #20]
 800fd9e:	881a      	ldrh	r2, [r3, #0]
 800fda0:	68fb      	ldr	r3, [r7, #12]
 800fda2:	801a      	strh	r2, [r3, #0]
    mem2->prev = ptr;
 800fda4:	68fb      	ldr	r3, [r7, #12]
 800fda6:	8a7a      	ldrh	r2, [r7, #18]
 800fda8:	805a      	strh	r2, [r3, #2]
    mem->next = ptr2;
 800fdaa:	697b      	ldr	r3, [r7, #20]
 800fdac:	897a      	ldrh	r2, [r7, #10]
 800fdae:	801a      	strh	r2, [r3, #0]
    if (mem2->next != MEM_SIZE_ALIGNED) {
 800fdb0:	68fb      	ldr	r3, [r7, #12]
 800fdb2:	881b      	ldrh	r3, [r3, #0]
 800fdb4:	f5b3 6fc8 	cmp.w	r3, #1600	; 0x640
 800fdb8:	d006      	beq.n	800fdc8 <mem_trim+0x190>
      ((struct mem *)(void *)&ram[mem2->next])->prev = ptr2;
 800fdba:	4b06      	ldr	r3, [pc, #24]	; (800fdd4 <mem_trim+0x19c>)
 800fdbc:	681b      	ldr	r3, [r3, #0]
 800fdbe:	68fa      	ldr	r2, [r7, #12]
 800fdc0:	8812      	ldrh	r2, [r2, #0]
 800fdc2:	4413      	add	r3, r2
 800fdc4:	897a      	ldrh	r2, [r7, #10]
 800fdc6:	805a      	strh	r2, [r3, #2]
  } */
#if LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT
  mem_free_count = 1;
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */
  LWIP_MEM_FREE_UNPROTECT();
  return rmem;
 800fdc8:	687b      	ldr	r3, [r7, #4]
}
 800fdca:	4618      	mov	r0, r3
 800fdcc:	3718      	adds	r7, #24
 800fdce:	46bd      	mov	sp, r7
 800fdd0:	bd80      	pop	{r7, pc}
 800fdd2:	bf00      	nop
 800fdd4:	200004a8 	.word	0x200004a8
 800fdd8:	200004ac 	.word	0x200004ac
 800fddc:	08017984 	.word	0x08017984
 800fde0:	08017aa8 	.word	0x08017aa8
 800fde4:	080179cc 	.word	0x080179cc
 800fde8:	08017ac0 	.word	0x08017ac0
 800fdec:	200004b0 	.word	0x200004b0

0800fdf0 <mem_malloc>:
 *
 * Note that the returned value will always be aligned (as defined by MEM_ALIGNMENT).
 */
void *
mem_malloc(mem_size_t size)
{
 800fdf0:	b580      	push	{r7, lr}
 800fdf2:	b088      	sub	sp, #32
 800fdf4:	af00      	add	r7, sp, #0
 800fdf6:	4603      	mov	r3, r0
 800fdf8:	80fb      	strh	r3, [r7, #6]
#if LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT
  u8_t local_mem_free_count = 0;
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */
  LWIP_MEM_ALLOC_DECL_PROTECT();

  if (size == 0) {
 800fdfa:	88fb      	ldrh	r3, [r7, #6]
 800fdfc:	2b00      	cmp	r3, #0
 800fdfe:	d101      	bne.n	800fe04 <mem_malloc+0x14>
    return NULL;
 800fe00:	2300      	movs	r3, #0
 800fe02:	e0c8      	b.n	800ff96 <mem_malloc+0x1a6>
  }

  /* Expand the size of the allocated memory region so that we can
     adjust for alignment. */
  size = LWIP_MEM_ALIGN_SIZE(size);
 800fe04:	88fb      	ldrh	r3, [r7, #6]
 800fe06:	3303      	adds	r3, #3
 800fe08:	b29b      	uxth	r3, r3
 800fe0a:	f023 0303 	bic.w	r3, r3, #3
 800fe0e:	80fb      	strh	r3, [r7, #6]

  if (size < MIN_SIZE_ALIGNED) {
 800fe10:	88fb      	ldrh	r3, [r7, #6]
 800fe12:	2b0b      	cmp	r3, #11
 800fe14:	d801      	bhi.n	800fe1a <mem_malloc+0x2a>
    /* every data block must be at least MIN_SIZE_ALIGNED long */
    size = MIN_SIZE_ALIGNED;
 800fe16:	230c      	movs	r3, #12
 800fe18:	80fb      	strh	r3, [r7, #6]
  }

  if (size > MEM_SIZE_ALIGNED) {
 800fe1a:	88fb      	ldrh	r3, [r7, #6]
 800fe1c:	f5b3 6fc8 	cmp.w	r3, #1600	; 0x640
 800fe20:	d901      	bls.n	800fe26 <mem_malloc+0x36>
    return NULL;
 800fe22:	2300      	movs	r3, #0
 800fe24:	e0b7      	b.n	800ff96 <mem_malloc+0x1a6>
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */

    /* Scan through the heap searching for a free block that is big enough,
     * beginning with the lowest free block.
     */
    for (ptr = (mem_size_t)((u8_t *)lfree - ram); ptr < MEM_SIZE_ALIGNED - size;
 800fe26:	4b5e      	ldr	r3, [pc, #376]	; (800ffa0 <mem_malloc+0x1b0>)
 800fe28:	681b      	ldr	r3, [r3, #0]
 800fe2a:	461a      	mov	r2, r3
 800fe2c:	4b5d      	ldr	r3, [pc, #372]	; (800ffa4 <mem_malloc+0x1b4>)
 800fe2e:	681b      	ldr	r3, [r3, #0]
 800fe30:	1ad3      	subs	r3, r2, r3
 800fe32:	83fb      	strh	r3, [r7, #30]
 800fe34:	e0a7      	b.n	800ff86 <mem_malloc+0x196>
         ptr = ((struct mem *)(void *)&ram[ptr])->next) {
      mem = (struct mem *)(void *)&ram[ptr];
 800fe36:	4b5b      	ldr	r3, [pc, #364]	; (800ffa4 <mem_malloc+0x1b4>)
 800fe38:	681a      	ldr	r2, [r3, #0]
 800fe3a:	8bfb      	ldrh	r3, [r7, #30]
 800fe3c:	4413      	add	r3, r2
 800fe3e:	617b      	str	r3, [r7, #20]
        local_mem_free_count = 1;
        break;
      }
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */

      if ((!mem->used) &&
 800fe40:	697b      	ldr	r3, [r7, #20]
 800fe42:	791b      	ldrb	r3, [r3, #4]
 800fe44:	2b00      	cmp	r3, #0
 800fe46:	f040 8098 	bne.w	800ff7a <mem_malloc+0x18a>
          (mem->next - (ptr + SIZEOF_STRUCT_MEM)) >= size) {
 800fe4a:	697b      	ldr	r3, [r7, #20]
 800fe4c:	881b      	ldrh	r3, [r3, #0]
 800fe4e:	461a      	mov	r2, r3
 800fe50:	8bfb      	ldrh	r3, [r7, #30]
 800fe52:	1ad3      	subs	r3, r2, r3
 800fe54:	f1a3 0208 	sub.w	r2, r3, #8
 800fe58:	88fb      	ldrh	r3, [r7, #6]
      if ((!mem->used) &&
 800fe5a:	429a      	cmp	r2, r3
 800fe5c:	f0c0 808d 	bcc.w	800ff7a <mem_malloc+0x18a>
        /* mem is not used and at least perfect fit is possible:
         * mem->next - (ptr + SIZEOF_STRUCT_MEM) gives us the 'user data size' of mem */

        if (mem->next - (ptr + SIZEOF_STRUCT_MEM) >= (size + SIZEOF_STRUCT_MEM + MIN_SIZE_ALIGNED)) {
 800fe60:	697b      	ldr	r3, [r7, #20]
 800fe62:	881b      	ldrh	r3, [r3, #0]
 800fe64:	461a      	mov	r2, r3
 800fe66:	8bfb      	ldrh	r3, [r7, #30]
 800fe68:	1ad3      	subs	r3, r2, r3
 800fe6a:	f1a3 0208 	sub.w	r2, r3, #8
 800fe6e:	88fb      	ldrh	r3, [r7, #6]
 800fe70:	3314      	adds	r3, #20
 800fe72:	429a      	cmp	r2, r3
 800fe74:	d327      	bcc.n	800fec6 <mem_malloc+0xd6>
           * struct mem would fit in but no data between mem2 and mem2->next
           * @todo we could leave out MIN_SIZE_ALIGNED. We would create an empty
           *       region that couldn't hold data, but when mem->next gets freed,
           *       the 2 regions would be combined, resulting in more free memory
           */
          ptr2 = ptr + SIZEOF_STRUCT_MEM + size;
 800fe76:	8bfa      	ldrh	r2, [r7, #30]
 800fe78:	88fb      	ldrh	r3, [r7, #6]
 800fe7a:	4413      	add	r3, r2
 800fe7c:	b29b      	uxth	r3, r3
 800fe7e:	3308      	adds	r3, #8
 800fe80:	827b      	strh	r3, [r7, #18]
          /* create mem2 struct */
          mem2 = (struct mem *)(void *)&ram[ptr2];
 800fe82:	4b48      	ldr	r3, [pc, #288]	; (800ffa4 <mem_malloc+0x1b4>)
 800fe84:	681a      	ldr	r2, [r3, #0]
 800fe86:	8a7b      	ldrh	r3, [r7, #18]
 800fe88:	4413      	add	r3, r2
 800fe8a:	60fb      	str	r3, [r7, #12]
          mem2->used = 0;
 800fe8c:	68fb      	ldr	r3, [r7, #12]
 800fe8e:	2200      	movs	r2, #0
 800fe90:	711a      	strb	r2, [r3, #4]
          mem2->next = mem->next;
 800fe92:	697b      	ldr	r3, [r7, #20]
 800fe94:	881a      	ldrh	r2, [r3, #0]
 800fe96:	68fb      	ldr	r3, [r7, #12]
 800fe98:	801a      	strh	r2, [r3, #0]
          mem2->prev = ptr;
 800fe9a:	68fb      	ldr	r3, [r7, #12]
 800fe9c:	8bfa      	ldrh	r2, [r7, #30]
 800fe9e:	805a      	strh	r2, [r3, #2]
          /* and insert it between mem and mem->next */
          mem->next = ptr2;
 800fea0:	697b      	ldr	r3, [r7, #20]
 800fea2:	8a7a      	ldrh	r2, [r7, #18]
 800fea4:	801a      	strh	r2, [r3, #0]
          mem->used = 1;
 800fea6:	697b      	ldr	r3, [r7, #20]
 800fea8:	2201      	movs	r2, #1
 800feaa:	711a      	strb	r2, [r3, #4]

          if (mem2->next != MEM_SIZE_ALIGNED) {
 800feac:	68fb      	ldr	r3, [r7, #12]
 800feae:	881b      	ldrh	r3, [r3, #0]
 800feb0:	f5b3 6fc8 	cmp.w	r3, #1600	; 0x640
 800feb4:	d00a      	beq.n	800fecc <mem_malloc+0xdc>
            ((struct mem *)(void *)&ram[mem2->next])->prev = ptr2;
 800feb6:	4b3b      	ldr	r3, [pc, #236]	; (800ffa4 <mem_malloc+0x1b4>)
 800feb8:	681b      	ldr	r3, [r3, #0]
 800feba:	68fa      	ldr	r2, [r7, #12]
 800febc:	8812      	ldrh	r2, [r2, #0]
 800febe:	4413      	add	r3, r2
 800fec0:	8a7a      	ldrh	r2, [r7, #18]
 800fec2:	805a      	strh	r2, [r3, #2]
 800fec4:	e002      	b.n	800fecc <mem_malloc+0xdc>
           * take care of this).
           * -> near fit or exact fit: do not split, no mem2 creation
           * also can't move mem->next directly behind mem, since mem->next
           * will always be used at this point!
           */
          mem->used = 1;
 800fec6:	697b      	ldr	r3, [r7, #20]
 800fec8:	2201      	movs	r2, #1
 800feca:	711a      	strb	r2, [r3, #4]
          MEM_STATS_INC_USED(used, mem->next - (mem_size_t)((u8_t *)mem - ram));
        }
#if LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT
mem_malloc_adjust_lfree:
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */
        if (mem == lfree) {
 800fecc:	4b34      	ldr	r3, [pc, #208]	; (800ffa0 <mem_malloc+0x1b0>)
 800fece:	681b      	ldr	r3, [r3, #0]
 800fed0:	697a      	ldr	r2, [r7, #20]
 800fed2:	429a      	cmp	r2, r3
 800fed4:	d127      	bne.n	800ff26 <mem_malloc+0x136>
          struct mem *cur = lfree;
 800fed6:	4b32      	ldr	r3, [pc, #200]	; (800ffa0 <mem_malloc+0x1b0>)
 800fed8:	681b      	ldr	r3, [r3, #0]
 800feda:	61bb      	str	r3, [r7, #24]
          /* Find next free block after mem and update lowest free pointer */
          while (cur->used && cur != ram_end) {
 800fedc:	e005      	b.n	800feea <mem_malloc+0xfa>
              /* If mem_free or mem_trim have run, we have to restart since they
                 could have altered our current struct mem or lfree. */
              goto mem_malloc_adjust_lfree;
            }
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */
            cur = (struct mem *)(void *)&ram[cur->next];
 800fede:	4b31      	ldr	r3, [pc, #196]	; (800ffa4 <mem_malloc+0x1b4>)
 800fee0:	681b      	ldr	r3, [r3, #0]
 800fee2:	69ba      	ldr	r2, [r7, #24]
 800fee4:	8812      	ldrh	r2, [r2, #0]
 800fee6:	4413      	add	r3, r2
 800fee8:	61bb      	str	r3, [r7, #24]
          while (cur->used && cur != ram_end) {
 800feea:	69bb      	ldr	r3, [r7, #24]
 800feec:	791b      	ldrb	r3, [r3, #4]
 800feee:	2b00      	cmp	r3, #0
 800fef0:	d004      	beq.n	800fefc <mem_malloc+0x10c>
 800fef2:	4b2d      	ldr	r3, [pc, #180]	; (800ffa8 <mem_malloc+0x1b8>)
 800fef4:	681b      	ldr	r3, [r3, #0]
 800fef6:	69ba      	ldr	r2, [r7, #24]
 800fef8:	429a      	cmp	r2, r3
 800fefa:	d1f0      	bne.n	800fede <mem_malloc+0xee>
          }
          lfree = cur;
 800fefc:	4a28      	ldr	r2, [pc, #160]	; (800ffa0 <mem_malloc+0x1b0>)
 800fefe:	69bb      	ldr	r3, [r7, #24]
 800ff00:	6013      	str	r3, [r2, #0]
          LWIP_ASSERT("mem_malloc: !lfree->used", ((lfree == ram_end) || (!lfree->used)));
 800ff02:	4b27      	ldr	r3, [pc, #156]	; (800ffa0 <mem_malloc+0x1b0>)
 800ff04:	681a      	ldr	r2, [r3, #0]
 800ff06:	4b28      	ldr	r3, [pc, #160]	; (800ffa8 <mem_malloc+0x1b8>)
 800ff08:	681b      	ldr	r3, [r3, #0]
 800ff0a:	429a      	cmp	r2, r3
 800ff0c:	d00b      	beq.n	800ff26 <mem_malloc+0x136>
 800ff0e:	4b24      	ldr	r3, [pc, #144]	; (800ffa0 <mem_malloc+0x1b0>)
 800ff10:	681b      	ldr	r3, [r3, #0]
 800ff12:	791b      	ldrb	r3, [r3, #4]
 800ff14:	2b00      	cmp	r3, #0
 800ff16:	d006      	beq.n	800ff26 <mem_malloc+0x136>
 800ff18:	4b24      	ldr	r3, [pc, #144]	; (800ffac <mem_malloc+0x1bc>)
 800ff1a:	f240 22cf 	movw	r2, #719	; 0x2cf
 800ff1e:	4924      	ldr	r1, [pc, #144]	; (800ffb0 <mem_malloc+0x1c0>)
 800ff20:	4824      	ldr	r0, [pc, #144]	; (800ffb4 <mem_malloc+0x1c4>)
 800ff22:	f005 fbbd 	bl	80156a0 <iprintf>
        }
        LWIP_MEM_ALLOC_UNPROTECT();
        sys_mutex_unlock(&mem_mutex);
        LWIP_ASSERT("mem_malloc: allocated memory not above ram_end.",
 800ff26:	88fa      	ldrh	r2, [r7, #6]
 800ff28:	697b      	ldr	r3, [r7, #20]
 800ff2a:	4413      	add	r3, r2
 800ff2c:	3308      	adds	r3, #8
 800ff2e:	4a1e      	ldr	r2, [pc, #120]	; (800ffa8 <mem_malloc+0x1b8>)
 800ff30:	6812      	ldr	r2, [r2, #0]
 800ff32:	4293      	cmp	r3, r2
 800ff34:	d906      	bls.n	800ff44 <mem_malloc+0x154>
 800ff36:	4b1d      	ldr	r3, [pc, #116]	; (800ffac <mem_malloc+0x1bc>)
 800ff38:	f44f 7235 	mov.w	r2, #724	; 0x2d4
 800ff3c:	491e      	ldr	r1, [pc, #120]	; (800ffb8 <mem_malloc+0x1c8>)
 800ff3e:	481d      	ldr	r0, [pc, #116]	; (800ffb4 <mem_malloc+0x1c4>)
 800ff40:	f005 fbae 	bl	80156a0 <iprintf>
         (mem_ptr_t)mem + SIZEOF_STRUCT_MEM + size <= (mem_ptr_t)ram_end);
        LWIP_ASSERT("mem_malloc: allocated memory properly aligned.",
 800ff44:	697b      	ldr	r3, [r7, #20]
 800ff46:	f003 0303 	and.w	r3, r3, #3
 800ff4a:	2b00      	cmp	r3, #0
 800ff4c:	d006      	beq.n	800ff5c <mem_malloc+0x16c>
 800ff4e:	4b17      	ldr	r3, [pc, #92]	; (800ffac <mem_malloc+0x1bc>)
 800ff50:	f240 22d6 	movw	r2, #726	; 0x2d6
 800ff54:	4919      	ldr	r1, [pc, #100]	; (800ffbc <mem_malloc+0x1cc>)
 800ff56:	4817      	ldr	r0, [pc, #92]	; (800ffb4 <mem_malloc+0x1c4>)
 800ff58:	f005 fba2 	bl	80156a0 <iprintf>
         ((mem_ptr_t)mem + SIZEOF_STRUCT_MEM) % MEM_ALIGNMENT == 0);
        LWIP_ASSERT("mem_malloc: sanity check alignment",
 800ff5c:	697b      	ldr	r3, [r7, #20]
 800ff5e:	f003 0303 	and.w	r3, r3, #3
 800ff62:	2b00      	cmp	r3, #0
 800ff64:	d006      	beq.n	800ff74 <mem_malloc+0x184>
 800ff66:	4b11      	ldr	r3, [pc, #68]	; (800ffac <mem_malloc+0x1bc>)
 800ff68:	f44f 7236 	mov.w	r2, #728	; 0x2d8
 800ff6c:	4914      	ldr	r1, [pc, #80]	; (800ffc0 <mem_malloc+0x1d0>)
 800ff6e:	4811      	ldr	r0, [pc, #68]	; (800ffb4 <mem_malloc+0x1c4>)
 800ff70:	f005 fb96 	bl	80156a0 <iprintf>
          (((mem_ptr_t)mem) & (MEM_ALIGNMENT-1)) == 0);

        return (u8_t *)mem + SIZEOF_STRUCT_MEM;
 800ff74:	697b      	ldr	r3, [r7, #20]
 800ff76:	3308      	adds	r3, #8
 800ff78:	e00d      	b.n	800ff96 <mem_malloc+0x1a6>
         ptr = ((struct mem *)(void *)&ram[ptr])->next) {
 800ff7a:	4b0a      	ldr	r3, [pc, #40]	; (800ffa4 <mem_malloc+0x1b4>)
 800ff7c:	681a      	ldr	r2, [r3, #0]
 800ff7e:	8bfb      	ldrh	r3, [r7, #30]
 800ff80:	4413      	add	r3, r2
 800ff82:	881b      	ldrh	r3, [r3, #0]
 800ff84:	83fb      	strh	r3, [r7, #30]
    for (ptr = (mem_size_t)((u8_t *)lfree - ram); ptr < MEM_SIZE_ALIGNED - size;
 800ff86:	8bfa      	ldrh	r2, [r7, #30]
 800ff88:	88fb      	ldrh	r3, [r7, #6]
 800ff8a:	f5c3 63c8 	rsb	r3, r3, #1600	; 0x640
 800ff8e:	429a      	cmp	r2, r3
 800ff90:	f4ff af51 	bcc.w	800fe36 <mem_malloc+0x46>
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */
  LWIP_DEBUGF(MEM_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("mem_malloc: could not allocate %"S16_F" bytes\n", (s16_t)size));
  MEM_STATS_INC(err);
  LWIP_MEM_ALLOC_UNPROTECT();
  sys_mutex_unlock(&mem_mutex);
  return NULL;
 800ff94:	2300      	movs	r3, #0
}
 800ff96:	4618      	mov	r0, r3
 800ff98:	3720      	adds	r7, #32
 800ff9a:	46bd      	mov	sp, r7
 800ff9c:	bd80      	pop	{r7, pc}
 800ff9e:	bf00      	nop
 800ffa0:	200004b0 	.word	0x200004b0
 800ffa4:	200004a8 	.word	0x200004a8
 800ffa8:	200004ac 	.word	0x200004ac
 800ffac:	08017984 	.word	0x08017984
 800ffb0:	08017ae0 	.word	0x08017ae0
 800ffb4:	080179cc 	.word	0x080179cc
 800ffb8:	08017afc 	.word	0x08017afc
 800ffbc:	08017b2c 	.word	0x08017b2c
 800ffc0:	08017b5c 	.word	0x08017b5c

0800ffc4 <memp_init_pool>:
 *
 * @param desc pool to initialize
 */
void
memp_init_pool(const struct memp_desc *desc)
{
 800ffc4:	b480      	push	{r7}
 800ffc6:	b085      	sub	sp, #20
 800ffc8:	af00      	add	r7, sp, #0
 800ffca:	6078      	str	r0, [r7, #4]
  LWIP_UNUSED_ARG(desc);
#else
  int i;
  struct memp *memp;

  *desc->tab = NULL;
 800ffcc:	687b      	ldr	r3, [r7, #4]
 800ffce:	689b      	ldr	r3, [r3, #8]
 800ffd0:	2200      	movs	r2, #0
 800ffd2:	601a      	str	r2, [r3, #0]
  memp = (struct memp*)LWIP_MEM_ALIGN(desc->base);
 800ffd4:	687b      	ldr	r3, [r7, #4]
 800ffd6:	685b      	ldr	r3, [r3, #4]
 800ffd8:	3303      	adds	r3, #3
 800ffda:	f023 0303 	bic.w	r3, r3, #3
 800ffde:	60bb      	str	r3, [r7, #8]
  /* create a linked list of memp elements */
  for (i = 0; i < desc->num; ++i) {
 800ffe0:	2300      	movs	r3, #0
 800ffe2:	60fb      	str	r3, [r7, #12]
 800ffe4:	e011      	b.n	801000a <memp_init_pool+0x46>
    memp->next = *desc->tab;
 800ffe6:	687b      	ldr	r3, [r7, #4]
 800ffe8:	689b      	ldr	r3, [r3, #8]
 800ffea:	681a      	ldr	r2, [r3, #0]
 800ffec:	68bb      	ldr	r3, [r7, #8]
 800ffee:	601a      	str	r2, [r3, #0]
    *desc->tab = memp;
 800fff0:	687b      	ldr	r3, [r7, #4]
 800fff2:	689b      	ldr	r3, [r3, #8]
 800fff4:	68ba      	ldr	r2, [r7, #8]
 800fff6:	601a      	str	r2, [r3, #0]
#if MEMP_OVERFLOW_CHECK
    memp_overflow_init_element(memp, desc);
#endif /* MEMP_OVERFLOW_CHECK */
   /* cast through void* to get rid of alignment warnings */
   memp = (struct memp *)(void *)((u8_t *)memp + MEMP_SIZE + desc->size
 800fff8:	687b      	ldr	r3, [r7, #4]
 800fffa:	881b      	ldrh	r3, [r3, #0]
 800fffc:	461a      	mov	r2, r3
 800fffe:	68bb      	ldr	r3, [r7, #8]
 8010000:	4413      	add	r3, r2
 8010002:	60bb      	str	r3, [r7, #8]
  for (i = 0; i < desc->num; ++i) {
 8010004:	68fb      	ldr	r3, [r7, #12]
 8010006:	3301      	adds	r3, #1
 8010008:	60fb      	str	r3, [r7, #12]
 801000a:	687b      	ldr	r3, [r7, #4]
 801000c:	885b      	ldrh	r3, [r3, #2]
 801000e:	461a      	mov	r2, r3
 8010010:	68fb      	ldr	r3, [r7, #12]
 8010012:	4293      	cmp	r3, r2
 8010014:	dbe7      	blt.n	800ffe6 <memp_init_pool+0x22>
#endif /* !MEMP_MEM_MALLOC */

#if MEMP_STATS && (defined(LWIP_DEBUG) || LWIP_STATS_DISPLAY)
  desc->stats->name  = desc->desc;
#endif /* MEMP_STATS && (defined(LWIP_DEBUG) || LWIP_STATS_DISPLAY) */
}
 8010016:	bf00      	nop
 8010018:	3714      	adds	r7, #20
 801001a:	46bd      	mov	sp, r7
 801001c:	bc80      	pop	{r7}
 801001e:	4770      	bx	lr

08010020 <memp_init>:
 *
 * Carves out memp_memory into linked lists for each pool-type.
 */
void
memp_init(void)
{
 8010020:	b580      	push	{r7, lr}
 8010022:	b082      	sub	sp, #8
 8010024:	af00      	add	r7, sp, #0
  u16_t i;

  /* for every pool: */
  for (i = 0; i < LWIP_ARRAYSIZE(memp_pools); i++) {
 8010026:	2300      	movs	r3, #0
 8010028:	80fb      	strh	r3, [r7, #6]
 801002a:	e009      	b.n	8010040 <memp_init+0x20>
    memp_init_pool(memp_pools[i]);
 801002c:	88fb      	ldrh	r3, [r7, #6]
 801002e:	4a08      	ldr	r2, [pc, #32]	; (8010050 <memp_init+0x30>)
 8010030:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8010034:	4618      	mov	r0, r3
 8010036:	f7ff ffc5 	bl	800ffc4 <memp_init_pool>
  for (i = 0; i < LWIP_ARRAYSIZE(memp_pools); i++) {
 801003a:	88fb      	ldrh	r3, [r7, #6]
 801003c:	3301      	adds	r3, #1
 801003e:	80fb      	strh	r3, [r7, #6]
 8010040:	88fb      	ldrh	r3, [r7, #6]
 8010042:	2b05      	cmp	r3, #5
 8010044:	d9f2      	bls.n	801002c <memp_init+0xc>

#if MEMP_OVERFLOW_CHECK >= 2
  /* check everything a first time to see if it worked */
  memp_overflow_check_all();
#endif /* MEMP_OVERFLOW_CHECK >= 2 */
}
 8010046:	bf00      	nop
 8010048:	3708      	adds	r7, #8
 801004a:	46bd      	mov	sp, r7
 801004c:	bd80      	pop	{r7, pc}
 801004e:	bf00      	nop
 8010050:	08018b4c 	.word	0x08018b4c

08010054 <do_memp_malloc_pool>:
#if !MEMP_OVERFLOW_CHECK
do_memp_malloc_pool(const struct memp_desc *desc)
#else
do_memp_malloc_pool_fn(const struct memp_desc *desc, const char* file, const int line)
#endif
{
 8010054:	b580      	push	{r7, lr}
 8010056:	b084      	sub	sp, #16
 8010058:	af00      	add	r7, sp, #0
 801005a:	6078      	str	r0, [r7, #4]
  memp = (struct memp *)mem_malloc(MEMP_SIZE + MEMP_ALIGN_SIZE(desc->size));
  SYS_ARCH_PROTECT(old_level);
#else /* MEMP_MEM_MALLOC */
  SYS_ARCH_PROTECT(old_level);

  memp = *desc->tab;
 801005c:	687b      	ldr	r3, [r7, #4]
 801005e:	689b      	ldr	r3, [r3, #8]
 8010060:	681b      	ldr	r3, [r3, #0]
 8010062:	60fb      	str	r3, [r7, #12]
#endif /* MEMP_MEM_MALLOC */

  if (memp != NULL) {
 8010064:	68fb      	ldr	r3, [r7, #12]
 8010066:	2b00      	cmp	r3, #0
 8010068:	d012      	beq.n	8010090 <do_memp_malloc_pool+0x3c>
#if MEMP_OVERFLOW_CHECK == 1
    memp_overflow_check_element_overflow(memp, desc);
    memp_overflow_check_element_underflow(memp, desc);
#endif /* MEMP_OVERFLOW_CHECK */

    *desc->tab = memp->next;
 801006a:	687b      	ldr	r3, [r7, #4]
 801006c:	689b      	ldr	r3, [r3, #8]
 801006e:	68fa      	ldr	r2, [r7, #12]
 8010070:	6812      	ldr	r2, [r2, #0]
 8010072:	601a      	str	r2, [r3, #0]
    memp->line = line;
#if MEMP_MEM_MALLOC
    memp_overflow_init_element(memp, desc);
#endif /* MEMP_MEM_MALLOC */
#endif /* MEMP_OVERFLOW_CHECK */
    LWIP_ASSERT("memp_malloc: memp properly aligned",
 8010074:	68fb      	ldr	r3, [r7, #12]
 8010076:	f003 0303 	and.w	r3, r3, #3
 801007a:	2b00      	cmp	r3, #0
 801007c:	d006      	beq.n	801008c <do_memp_malloc_pool+0x38>
 801007e:	4b07      	ldr	r3, [pc, #28]	; (801009c <do_memp_malloc_pool+0x48>)
 8010080:	f240 1249 	movw	r2, #329	; 0x149
 8010084:	4906      	ldr	r1, [pc, #24]	; (80100a0 <do_memp_malloc_pool+0x4c>)
 8010086:	4807      	ldr	r0, [pc, #28]	; (80100a4 <do_memp_malloc_pool+0x50>)
 8010088:	f005 fb0a 	bl	80156a0 <iprintf>
      desc->stats->max = desc->stats->used;
    }
#endif
    SYS_ARCH_UNPROTECT(old_level);
    /* cast through u8_t* to get rid of alignment warnings */
    return ((u8_t*)memp + MEMP_SIZE);
 801008c:	68fb      	ldr	r3, [r7, #12]
 801008e:	e000      	b.n	8010092 <do_memp_malloc_pool+0x3e>
    desc->stats->err++;
#endif
  }

  SYS_ARCH_UNPROTECT(old_level);
  return NULL;
 8010090:	2300      	movs	r3, #0
}
 8010092:	4618      	mov	r0, r3
 8010094:	3710      	adds	r7, #16
 8010096:	46bd      	mov	sp, r7
 8010098:	bd80      	pop	{r7, pc}
 801009a:	bf00      	nop
 801009c:	08017b80 	.word	0x08017b80
 80100a0:	08017bb0 	.word	0x08017bb0
 80100a4:	08017bd4 	.word	0x08017bd4

080100a8 <memp_malloc>:
#if !MEMP_OVERFLOW_CHECK
memp_malloc(memp_t type)
#else
memp_malloc_fn(memp_t type, const char* file, const int line)
#endif
{
 80100a8:	b580      	push	{r7, lr}
 80100aa:	b084      	sub	sp, #16
 80100ac:	af00      	add	r7, sp, #0
 80100ae:	4603      	mov	r3, r0
 80100b0:	71fb      	strb	r3, [r7, #7]
  void *memp;
  LWIP_ERROR("memp_malloc: type < MEMP_MAX", (type < MEMP_MAX), return NULL;);
 80100b2:	79fb      	ldrb	r3, [r7, #7]
 80100b4:	2b05      	cmp	r3, #5
 80100b6:	d908      	bls.n	80100ca <memp_malloc+0x22>
 80100b8:	4b0a      	ldr	r3, [pc, #40]	; (80100e4 <memp_malloc+0x3c>)
 80100ba:	f240 1287 	movw	r2, #391	; 0x187
 80100be:	490a      	ldr	r1, [pc, #40]	; (80100e8 <memp_malloc+0x40>)
 80100c0:	480a      	ldr	r0, [pc, #40]	; (80100ec <memp_malloc+0x44>)
 80100c2:	f005 faed 	bl	80156a0 <iprintf>
 80100c6:	2300      	movs	r3, #0
 80100c8:	e008      	b.n	80100dc <memp_malloc+0x34>
#if MEMP_OVERFLOW_CHECK >= 2
  memp_overflow_check_all();
#endif /* MEMP_OVERFLOW_CHECK >= 2 */

#if !MEMP_OVERFLOW_CHECK
  memp = do_memp_malloc_pool(memp_pools[type]);
 80100ca:	79fb      	ldrb	r3, [r7, #7]
 80100cc:	4a08      	ldr	r2, [pc, #32]	; (80100f0 <memp_malloc+0x48>)
 80100ce:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80100d2:	4618      	mov	r0, r3
 80100d4:	f7ff ffbe 	bl	8010054 <do_memp_malloc_pool>
 80100d8:	60f8      	str	r0, [r7, #12]
#else
  memp = do_memp_malloc_pool_fn(memp_pools[type], file, line);
#endif

  return memp;
 80100da:	68fb      	ldr	r3, [r7, #12]
}
 80100dc:	4618      	mov	r0, r3
 80100de:	3710      	adds	r7, #16
 80100e0:	46bd      	mov	sp, r7
 80100e2:	bd80      	pop	{r7, pc}
 80100e4:	08017b80 	.word	0x08017b80
 80100e8:	08017c10 	.word	0x08017c10
 80100ec:	08017bd4 	.word	0x08017bd4
 80100f0:	08018b4c 	.word	0x08018b4c

080100f4 <do_memp_free_pool>:

static void
do_memp_free_pool(const struct memp_desc* desc, void *mem)
{
 80100f4:	b580      	push	{r7, lr}
 80100f6:	b084      	sub	sp, #16
 80100f8:	af00      	add	r7, sp, #0
 80100fa:	6078      	str	r0, [r7, #4]
 80100fc:	6039      	str	r1, [r7, #0]
  struct memp *memp;
  SYS_ARCH_DECL_PROTECT(old_level);

  LWIP_ASSERT("memp_free: mem properly aligned",
 80100fe:	683b      	ldr	r3, [r7, #0]
 8010100:	f003 0303 	and.w	r3, r3, #3
 8010104:	2b00      	cmp	r3, #0
 8010106:	d006      	beq.n	8010116 <do_memp_free_pool+0x22>
 8010108:	4b0a      	ldr	r3, [pc, #40]	; (8010134 <do_memp_free_pool+0x40>)
 801010a:	f240 129d 	movw	r2, #413	; 0x19d
 801010e:	490a      	ldr	r1, [pc, #40]	; (8010138 <do_memp_free_pool+0x44>)
 8010110:	480a      	ldr	r0, [pc, #40]	; (801013c <do_memp_free_pool+0x48>)
 8010112:	f005 fac5 	bl	80156a0 <iprintf>
                ((mem_ptr_t)mem % MEM_ALIGNMENT) == 0);

  /* cast through void* to get rid of alignment warnings */
  memp = (struct memp *)(void *)((u8_t*)mem - MEMP_SIZE);
 8010116:	683b      	ldr	r3, [r7, #0]
 8010118:	60fb      	str	r3, [r7, #12]
#if MEMP_MEM_MALLOC
  LWIP_UNUSED_ARG(desc);
  SYS_ARCH_UNPROTECT(old_level);
  mem_free(memp);
#else /* MEMP_MEM_MALLOC */
  memp->next = *desc->tab;
 801011a:	687b      	ldr	r3, [r7, #4]
 801011c:	689b      	ldr	r3, [r3, #8]
 801011e:	681a      	ldr	r2, [r3, #0]
 8010120:	68fb      	ldr	r3, [r7, #12]
 8010122:	601a      	str	r2, [r3, #0]
  *desc->tab = memp;
 8010124:	687b      	ldr	r3, [r7, #4]
 8010126:	689b      	ldr	r3, [r3, #8]
 8010128:	68fa      	ldr	r2, [r7, #12]
 801012a:	601a      	str	r2, [r3, #0]
  LWIP_ASSERT("memp sanity", memp_sanity(desc));
#endif /* MEMP_SANITY_CHECK */

  SYS_ARCH_UNPROTECT(old_level);
#endif /* !MEMP_MEM_MALLOC */
}
 801012c:	bf00      	nop
 801012e:	3710      	adds	r7, #16
 8010130:	46bd      	mov	sp, r7
 8010132:	bd80      	pop	{r7, pc}
 8010134:	08017b80 	.word	0x08017b80
 8010138:	08017c30 	.word	0x08017c30
 801013c:	08017bd4 	.word	0x08017bd4

08010140 <memp_free>:
 * @param type the pool where to put mem
 * @param mem the memp element to free
 */
void
memp_free(memp_t type, void *mem)
{
 8010140:	b580      	push	{r7, lr}
 8010142:	b082      	sub	sp, #8
 8010144:	af00      	add	r7, sp, #0
 8010146:	4603      	mov	r3, r0
 8010148:	6039      	str	r1, [r7, #0]
 801014a:	71fb      	strb	r3, [r7, #7]
#ifdef LWIP_HOOK_MEMP_AVAILABLE
  struct memp *old_first;
#endif

  LWIP_ERROR("memp_free: type < MEMP_MAX", (type < MEMP_MAX), return;);
 801014c:	79fb      	ldrb	r3, [r7, #7]
 801014e:	2b05      	cmp	r3, #5
 8010150:	d907      	bls.n	8010162 <memp_free+0x22>
 8010152:	4b0c      	ldr	r3, [pc, #48]	; (8010184 <memp_free+0x44>)
 8010154:	f240 12db 	movw	r2, #475	; 0x1db
 8010158:	490b      	ldr	r1, [pc, #44]	; (8010188 <memp_free+0x48>)
 801015a:	480c      	ldr	r0, [pc, #48]	; (801018c <memp_free+0x4c>)
 801015c:	f005 faa0 	bl	80156a0 <iprintf>
 8010160:	e00c      	b.n	801017c <memp_free+0x3c>

  if (mem == NULL) {
 8010162:	683b      	ldr	r3, [r7, #0]
 8010164:	2b00      	cmp	r3, #0
 8010166:	d008      	beq.n	801017a <memp_free+0x3a>

#ifdef LWIP_HOOK_MEMP_AVAILABLE
  old_first = *memp_pools[type]->tab;
#endif

  do_memp_free_pool(memp_pools[type], mem);
 8010168:	79fb      	ldrb	r3, [r7, #7]
 801016a:	4a09      	ldr	r2, [pc, #36]	; (8010190 <memp_free+0x50>)
 801016c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8010170:	6839      	ldr	r1, [r7, #0]
 8010172:	4618      	mov	r0, r3
 8010174:	f7ff ffbe 	bl	80100f4 <do_memp_free_pool>
 8010178:	e000      	b.n	801017c <memp_free+0x3c>
    return;
 801017a:	bf00      	nop
#ifdef LWIP_HOOK_MEMP_AVAILABLE
  if (old_first == NULL) {
    LWIP_HOOK_MEMP_AVAILABLE(type);
  }
#endif
}
 801017c:	3708      	adds	r7, #8
 801017e:	46bd      	mov	sp, r7
 8010180:	bd80      	pop	{r7, pc}
 8010182:	bf00      	nop
 8010184:	08017b80 	.word	0x08017b80
 8010188:	08017c50 	.word	0x08017c50
 801018c:	08017bd4 	.word	0x08017bd4
 8010190:	08018b4c 	.word	0x08018b4c

08010194 <netif_init>:
}
#endif /* LWIP_HAVE_LOOPIF */

void
netif_init(void)
{
 8010194:	b480      	push	{r7}
 8010196:	af00      	add	r7, sp, #0

  netif_set_link_up(&loop_netif);
  netif_set_up(&loop_netif);

#endif /* LWIP_HAVE_LOOPIF */
}
 8010198:	bf00      	nop
 801019a:	46bd      	mov	sp, r7
 801019c:	bc80      	pop	{r7}
 801019e:	4770      	bx	lr

080101a0 <netif_add>:
netif_add(struct netif *netif,
#if LWIP_IPV4
          const ip4_addr_t *ipaddr, const ip4_addr_t *netmask, const ip4_addr_t *gw,
#endif /* LWIP_IPV4 */
          void *state, netif_init_fn init, netif_input_fn input)
{
 80101a0:	b580      	push	{r7, lr}
 80101a2:	b084      	sub	sp, #16
 80101a4:	af00      	add	r7, sp, #0
 80101a6:	60f8      	str	r0, [r7, #12]
 80101a8:	60b9      	str	r1, [r7, #8]
 80101aa:	607a      	str	r2, [r7, #4]
 80101ac:	603b      	str	r3, [r7, #0]
#if LWIP_IPV6
  s8_t i;
#endif

  LWIP_ASSERT("No init function given", init != NULL);
 80101ae:	69fb      	ldr	r3, [r7, #28]
 80101b0:	2b00      	cmp	r3, #0
 80101b2:	d105      	bne.n	80101c0 <netif_add+0x20>
 80101b4:	4b21      	ldr	r3, [pc, #132]	; (801023c <netif_add+0x9c>)
 80101b6:	22fb      	movs	r2, #251	; 0xfb
 80101b8:	4921      	ldr	r1, [pc, #132]	; (8010240 <netif_add+0xa0>)
 80101ba:	4822      	ldr	r0, [pc, #136]	; (8010244 <netif_add+0xa4>)
 80101bc:	f005 fa70 	bl	80156a0 <iprintf>

  /* reset new interface configuration state */
#if LWIP_IPV4
  ip_addr_set_zero_ip4(&netif->ip_addr);
 80101c0:	68fb      	ldr	r3, [r7, #12]
 80101c2:	2200      	movs	r2, #0
 80101c4:	605a      	str	r2, [r3, #4]
  ip_addr_set_zero_ip4(&netif->netmask);
 80101c6:	68fb      	ldr	r3, [r7, #12]
 80101c8:	2200      	movs	r2, #0
 80101ca:	609a      	str	r2, [r3, #8]
  ip_addr_set_zero_ip4(&netif->gw);
 80101cc:	68fb      	ldr	r3, [r7, #12]
 80101ce:	2200      	movs	r2, #0
 80101d0:	60da      	str	r2, [r3, #12]
    netif->ip6_addr_state[i] = IP6_ADDR_INVALID;
  }
  netif->output_ip6 = netif_null_output_ip6;
#endif /* LWIP_IPV6 */
  NETIF_SET_CHECKSUM_CTRL(netif, NETIF_CHECKSUM_ENABLE_ALL);
  netif->flags = 0;
 80101d2:	68fb      	ldr	r3, [r7, #12]
 80101d4:	2200      	movs	r2, #0
 80101d6:	f883 202f 	strb.w	r2, [r3, #47]	; 0x2f
#if LWIP_IPV6_AUTOCONFIG
  /* IPv6 address autoconfiguration not enabled by default */
  netif->ip6_autoconfig_enabled = 0;
#endif /* LWIP_IPV6_AUTOCONFIG */
#if LWIP_IPV6_SEND_ROUTER_SOLICIT
  netif->rs_count = LWIP_ND6_MAX_MULTICAST_SOLICIT;
 80101da:	68fb      	ldr	r3, [r7, #12]
 80101dc:	2203      	movs	r2, #3
 80101de:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
#endif /* LWIP_IPV6_SEND_ROUTER_SOLICIT */
#if LWIP_NETIF_STATUS_CALLBACK
  netif->status_callback = NULL;
#endif /* LWIP_NETIF_STATUS_CALLBACK */
#if LWIP_NETIF_LINK_CALLBACK
  netif->link_callback = NULL;
 80101e2:	68fb      	ldr	r3, [r7, #12]
 80101e4:	2200      	movs	r2, #0
 80101e6:	61da      	str	r2, [r3, #28]
  netif->loop_first = NULL;
  netif->loop_last = NULL;
#endif /* ENABLE_LOOPBACK */

  /* remember netif specific state information data */
  netif->state = state;
 80101e8:	68fb      	ldr	r3, [r7, #12]
 80101ea:	69ba      	ldr	r2, [r7, #24]
 80101ec:	621a      	str	r2, [r3, #32]
  netif->num = netif_num++;
 80101ee:	4b16      	ldr	r3, [pc, #88]	; (8010248 <netif_add+0xa8>)
 80101f0:	781b      	ldrb	r3, [r3, #0]
 80101f2:	1c5a      	adds	r2, r3, #1
 80101f4:	b2d1      	uxtb	r1, r2
 80101f6:	4a14      	ldr	r2, [pc, #80]	; (8010248 <netif_add+0xa8>)
 80101f8:	7011      	strb	r1, [r2, #0]
 80101fa:	68fa      	ldr	r2, [r7, #12]
 80101fc:	f882 3032 	strb.w	r3, [r2, #50]	; 0x32
  netif->input = input;
 8010200:	68fb      	ldr	r3, [r7, #12]
 8010202:	6a3a      	ldr	r2, [r7, #32]
 8010204:	611a      	str	r2, [r3, #16]
#if ENABLE_LOOPBACK && LWIP_LOOPBACK_MAX_PBUFS
  netif->loop_cnt_current = 0;
#endif /* ENABLE_LOOPBACK && LWIP_LOOPBACK_MAX_PBUFS */

#if LWIP_IPV4
  netif_set_addr(netif, ipaddr, netmask, gw);
 8010206:	683b      	ldr	r3, [r7, #0]
 8010208:	687a      	ldr	r2, [r7, #4]
 801020a:	68b9      	ldr	r1, [r7, #8]
 801020c:	68f8      	ldr	r0, [r7, #12]
 801020e:	f000 f81f 	bl	8010250 <netif_set_addr>
#endif /* LWIP_IPV4 */

  /* call user specified initialization function for netif */
  if (init(netif) != ERR_OK) {
 8010212:	69fb      	ldr	r3, [r7, #28]
 8010214:	68f8      	ldr	r0, [r7, #12]
 8010216:	4798      	blx	r3
 8010218:	4603      	mov	r3, r0
 801021a:	2b00      	cmp	r3, #0
 801021c:	d001      	beq.n	8010222 <netif_add+0x82>
    return NULL;
 801021e:	2300      	movs	r3, #0
 8010220:	e007      	b.n	8010232 <netif_add+0x92>
  }

  /* add this netif to the list */
  netif->next = netif_list;
 8010222:	4b0a      	ldr	r3, [pc, #40]	; (801024c <netif_add+0xac>)
 8010224:	681a      	ldr	r2, [r3, #0]
 8010226:	68fb      	ldr	r3, [r7, #12]
 8010228:	601a      	str	r2, [r3, #0]
  netif_list = netif;
 801022a:	4a08      	ldr	r2, [pc, #32]	; (801024c <netif_add+0xac>)
 801022c:	68fb      	ldr	r3, [r7, #12]
 801022e:	6013      	str	r3, [r2, #0]
  ip4_addr_debug_print(NETIF_DEBUG, netmask);
  LWIP_DEBUGF(NETIF_DEBUG, (" gw "));
  ip4_addr_debug_print(NETIF_DEBUG, gw);
#endif /* LWIP_IPV4 */
  LWIP_DEBUGF(NETIF_DEBUG, ("\n"));
  return netif;
 8010230:	68fb      	ldr	r3, [r7, #12]
}
 8010232:	4618      	mov	r0, r3
 8010234:	3710      	adds	r7, #16
 8010236:	46bd      	mov	sp, r7
 8010238:	bd80      	pop	{r7, pc}
 801023a:	bf00      	nop
 801023c:	08017c6c 	.word	0x08017c6c
 8010240:	08017ca0 	.word	0x08017ca0
 8010244:	08017cb8 	.word	0x08017cb8
 8010248:	200004cc 	.word	0x200004cc
 801024c:	20007718 	.word	0x20007718

08010250 <netif_set_addr>:
 * @param gw the new default gateway
 */
void
netif_set_addr(struct netif *netif, const ip4_addr_t *ipaddr, const ip4_addr_t *netmask,
    const ip4_addr_t *gw)
{
 8010250:	b580      	push	{r7, lr}
 8010252:	b084      	sub	sp, #16
 8010254:	af00      	add	r7, sp, #0
 8010256:	60f8      	str	r0, [r7, #12]
 8010258:	60b9      	str	r1, [r7, #8]
 801025a:	607a      	str	r2, [r7, #4]
 801025c:	603b      	str	r3, [r7, #0]
  if (ip4_addr_isany(ipaddr)) {
 801025e:	68bb      	ldr	r3, [r7, #8]
 8010260:	2b00      	cmp	r3, #0
 8010262:	d003      	beq.n	801026c <netif_set_addr+0x1c>
 8010264:	68bb      	ldr	r3, [r7, #8]
 8010266:	681b      	ldr	r3, [r3, #0]
 8010268:	2b00      	cmp	r3, #0
 801026a:	d10c      	bne.n	8010286 <netif_set_addr+0x36>
    /* when removing an address, we have to remove it *before* changing netmask/gw
       to ensure that tcp RST segment can be sent correctly */
    netif_set_ipaddr(netif, ipaddr);
 801026c:	68b9      	ldr	r1, [r7, #8]
 801026e:	68f8      	ldr	r0, [r7, #12]
 8010270:	f000 f81a 	bl	80102a8 <netif_set_ipaddr>
    netif_set_netmask(netif, netmask);
 8010274:	6879      	ldr	r1, [r7, #4]
 8010276:	68f8      	ldr	r0, [r7, #12]
 8010278:	f000 f859 	bl	801032e <netif_set_netmask>
    netif_set_gw(netif, gw);
 801027c:	6839      	ldr	r1, [r7, #0]
 801027e:	68f8      	ldr	r0, [r7, #12]
 8010280:	f000 f842 	bl	8010308 <netif_set_gw>
 8010284:	e00b      	b.n	801029e <netif_set_addr+0x4e>
  } else {
    netif_set_netmask(netif, netmask);
 8010286:	6879      	ldr	r1, [r7, #4]
 8010288:	68f8      	ldr	r0, [r7, #12]
 801028a:	f000 f850 	bl	801032e <netif_set_netmask>
    netif_set_gw(netif, gw);
 801028e:	6839      	ldr	r1, [r7, #0]
 8010290:	68f8      	ldr	r0, [r7, #12]
 8010292:	f000 f839 	bl	8010308 <netif_set_gw>
    /* set ipaddr last to ensure netmask/gw have been set when status callback is called */
    netif_set_ipaddr(netif, ipaddr);
 8010296:	68b9      	ldr	r1, [r7, #8]
 8010298:	68f8      	ldr	r0, [r7, #12]
 801029a:	f000 f805 	bl	80102a8 <netif_set_ipaddr>
  }
}
 801029e:	bf00      	nop
 80102a0:	3710      	adds	r7, #16
 80102a2:	46bd      	mov	sp, r7
 80102a4:	bd80      	pop	{r7, pc}
	...

080102a8 <netif_set_ipaddr>:
 * @note call netif_set_addr() if you also want to change netmask and
 * default gateway
 */
void
netif_set_ipaddr(struct netif *netif, const ip4_addr_t *ipaddr)
{
 80102a8:	b580      	push	{r7, lr}
 80102aa:	b084      	sub	sp, #16
 80102ac:	af00      	add	r7, sp, #0
 80102ae:	6078      	str	r0, [r7, #4]
 80102b0:	6039      	str	r1, [r7, #0]
  ip_addr_t new_addr;
  *ip_2_ip4(&new_addr) = (ipaddr ? *ipaddr : *IP4_ADDR_ANY4);
 80102b2:	683b      	ldr	r3, [r7, #0]
 80102b4:	2b00      	cmp	r3, #0
 80102b6:	d003      	beq.n	80102c0 <netif_set_ipaddr+0x18>
 80102b8:	683b      	ldr	r3, [r7, #0]
 80102ba:	681b      	ldr	r3, [r3, #0]
 80102bc:	60fb      	str	r3, [r7, #12]
 80102be:	e002      	b.n	80102c6 <netif_set_ipaddr+0x1e>
 80102c0:	4b10      	ldr	r3, [pc, #64]	; (8010304 <netif_set_ipaddr+0x5c>)
 80102c2:	681b      	ldr	r3, [r3, #0]
 80102c4:	60fb      	str	r3, [r7, #12]
  IP_SET_TYPE_VAL(new_addr, IPADDR_TYPE_V4);

  /* address is actually being changed? */
  if (ip4_addr_cmp(ip_2_ip4(&new_addr), netif_ip4_addr(netif)) == 0) {
 80102c6:	68fa      	ldr	r2, [r7, #12]
 80102c8:	687b      	ldr	r3, [r7, #4]
 80102ca:	3304      	adds	r3, #4
 80102cc:	681b      	ldr	r3, [r3, #0]
 80102ce:	429a      	cmp	r2, r3
 80102d0:	d014      	beq.n	80102fc <netif_set_ipaddr+0x54>
    LWIP_DEBUGF(NETIF_DEBUG | LWIP_DBG_STATE, ("netif_set_ipaddr: netif address being changed\n"));
#if LWIP_TCP
    tcp_netif_ip_addr_changed(netif_ip_addr4(netif), &new_addr);
#endif /* LWIP_TCP */
#if LWIP_UDP
    udp_netif_ip_addr_changed(netif_ip_addr4(netif), &new_addr);
 80102d2:	687b      	ldr	r3, [r7, #4]
 80102d4:	3304      	adds	r3, #4
 80102d6:	f107 020c 	add.w	r2, r7, #12
 80102da:	4611      	mov	r1, r2
 80102dc:	4618      	mov	r0, r3
 80102de:	f001 fad1 	bl	8011884 <udp_netif_ip_addr_changed>
#endif /* LWIP_RAW */

    mib2_remove_ip4(netif);
    mib2_remove_route_ip4(0, netif);
    /* set new IP address to netif */
    ip4_addr_set(ip_2_ip4(&netif->ip_addr), ipaddr);
 80102e2:	683b      	ldr	r3, [r7, #0]
 80102e4:	2b00      	cmp	r3, #0
 80102e6:	d002      	beq.n	80102ee <netif_set_ipaddr+0x46>
 80102e8:	683b      	ldr	r3, [r7, #0]
 80102ea:	681b      	ldr	r3, [r3, #0]
 80102ec:	e000      	b.n	80102f0 <netif_set_ipaddr+0x48>
 80102ee:	2300      	movs	r3, #0
 80102f0:	687a      	ldr	r2, [r7, #4]
 80102f2:	6053      	str	r3, [r2, #4]
    IP_SET_TYPE_VAL(netif->ip_addr, IPADDR_TYPE_V4);
    mib2_add_ip4(netif);
    mib2_add_route_ip4(0, netif);

    netif_issue_reports(netif, NETIF_REPORT_TYPE_IPV4);
 80102f4:	2101      	movs	r1, #1
 80102f6:	6878      	ldr	r0, [r7, #4]
 80102f8:	f000 f85d 	bl	80103b6 <netif_issue_reports>
    netif->name[0], netif->name[1],
    ip4_addr1_16(netif_ip4_addr(netif)),
    ip4_addr2_16(netif_ip4_addr(netif)),
    ip4_addr3_16(netif_ip4_addr(netif)),
    ip4_addr4_16(netif_ip4_addr(netif))));
}
 80102fc:	bf00      	nop
 80102fe:	3710      	adds	r7, #16
 8010300:	46bd      	mov	sp, r7
 8010302:	bd80      	pop	{r7, pc}
 8010304:	08018b74 	.word	0x08018b74

08010308 <netif_set_gw>:
 *
 * @note call netif_set_addr() if you also want to change ip address and netmask
 */
void
netif_set_gw(struct netif *netif, const ip4_addr_t *gw)
{
 8010308:	b480      	push	{r7}
 801030a:	b083      	sub	sp, #12
 801030c:	af00      	add	r7, sp, #0
 801030e:	6078      	str	r0, [r7, #4]
 8010310:	6039      	str	r1, [r7, #0]
  ip4_addr_set(ip_2_ip4(&netif->gw), gw);
 8010312:	683b      	ldr	r3, [r7, #0]
 8010314:	2b00      	cmp	r3, #0
 8010316:	d002      	beq.n	801031e <netif_set_gw+0x16>
 8010318:	683b      	ldr	r3, [r7, #0]
 801031a:	681b      	ldr	r3, [r3, #0]
 801031c:	e000      	b.n	8010320 <netif_set_gw+0x18>
 801031e:	2300      	movs	r3, #0
 8010320:	687a      	ldr	r2, [r7, #4]
 8010322:	60d3      	str	r3, [r2, #12]
    netif->name[0], netif->name[1],
    ip4_addr1_16(netif_ip4_gw(netif)),
    ip4_addr2_16(netif_ip4_gw(netif)),
    ip4_addr3_16(netif_ip4_gw(netif)),
    ip4_addr4_16(netif_ip4_gw(netif))));
}
 8010324:	bf00      	nop
 8010326:	370c      	adds	r7, #12
 8010328:	46bd      	mov	sp, r7
 801032a:	bc80      	pop	{r7}
 801032c:	4770      	bx	lr

0801032e <netif_set_netmask>:
 * @note call netif_set_addr() if you also want to change ip address and
 * default gateway
 */
void
netif_set_netmask(struct netif *netif, const ip4_addr_t *netmask)
{
 801032e:	b480      	push	{r7}
 8010330:	b083      	sub	sp, #12
 8010332:	af00      	add	r7, sp, #0
 8010334:	6078      	str	r0, [r7, #4]
 8010336:	6039      	str	r1, [r7, #0]
  mib2_remove_route_ip4(0, netif);
  /* set new netmask to netif */
  ip4_addr_set(ip_2_ip4(&netif->netmask), netmask);
 8010338:	683b      	ldr	r3, [r7, #0]
 801033a:	2b00      	cmp	r3, #0
 801033c:	d002      	beq.n	8010344 <netif_set_netmask+0x16>
 801033e:	683b      	ldr	r3, [r7, #0]
 8010340:	681b      	ldr	r3, [r3, #0]
 8010342:	e000      	b.n	8010346 <netif_set_netmask+0x18>
 8010344:	2300      	movs	r3, #0
 8010346:	687a      	ldr	r2, [r7, #4]
 8010348:	6093      	str	r3, [r2, #8]
    netif->name[0], netif->name[1],
    ip4_addr1_16(netif_ip4_netmask(netif)),
    ip4_addr2_16(netif_ip4_netmask(netif)),
    ip4_addr3_16(netif_ip4_netmask(netif)),
    ip4_addr4_16(netif_ip4_netmask(netif))));
}
 801034a:	bf00      	nop
 801034c:	370c      	adds	r7, #12
 801034e:	46bd      	mov	sp, r7
 8010350:	bc80      	pop	{r7}
 8010352:	4770      	bx	lr

08010354 <netif_set_default>:
 *
 * @param netif the default network interface
 */
void
netif_set_default(struct netif *netif)
{
 8010354:	b480      	push	{r7}
 8010356:	b083      	sub	sp, #12
 8010358:	af00      	add	r7, sp, #0
 801035a:	6078      	str	r0, [r7, #4]
    mib2_remove_route_ip4(1, netif);
  } else {
    /* install default route */
    mib2_add_route_ip4(1, netif);
  }
  netif_default = netif;
 801035c:	4a03      	ldr	r2, [pc, #12]	; (801036c <netif_set_default+0x18>)
 801035e:	687b      	ldr	r3, [r7, #4]
 8010360:	6013      	str	r3, [r2, #0]
  LWIP_DEBUGF(NETIF_DEBUG, ("netif: setting default interface %c%c\n",
           netif ? netif->name[0] : '\'', netif ? netif->name[1] : '\''));
}
 8010362:	bf00      	nop
 8010364:	370c      	adds	r7, #12
 8010366:	46bd      	mov	sp, r7
 8010368:	bc80      	pop	{r7}
 801036a:	4770      	bx	lr
 801036c:	2000771c 	.word	0x2000771c

08010370 <netif_set_up>:
 * Bring an interface up, available for processing
 * traffic.
 */
void
netif_set_up(struct netif *netif)
{
 8010370:	b580      	push	{r7, lr}
 8010372:	b082      	sub	sp, #8
 8010374:	af00      	add	r7, sp, #0
 8010376:	6078      	str	r0, [r7, #4]
  if (!(netif->flags & NETIF_FLAG_UP)) {
 8010378:	687b      	ldr	r3, [r7, #4]
 801037a:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 801037e:	f003 0301 	and.w	r3, r3, #1
 8010382:	2b00      	cmp	r3, #0
 8010384:	d113      	bne.n	80103ae <netif_set_up+0x3e>
    netif->flags |= NETIF_FLAG_UP;
 8010386:	687b      	ldr	r3, [r7, #4]
 8010388:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 801038c:	f043 0301 	orr.w	r3, r3, #1
 8010390:	b2da      	uxtb	r2, r3
 8010392:	687b      	ldr	r3, [r7, #4]
 8010394:	f883 202f 	strb.w	r2, [r3, #47]	; 0x2f

    MIB2_COPY_SYSUPTIME_TO(&netif->ts);

    NETIF_STATUS_CALLBACK(netif);

    if (netif->flags & NETIF_FLAG_LINK_UP) {
 8010398:	687b      	ldr	r3, [r7, #4]
 801039a:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 801039e:	f003 0304 	and.w	r3, r3, #4
 80103a2:	2b00      	cmp	r3, #0
 80103a4:	d003      	beq.n	80103ae <netif_set_up+0x3e>
      netif_issue_reports(netif, NETIF_REPORT_TYPE_IPV4|NETIF_REPORT_TYPE_IPV6);
 80103a6:	2103      	movs	r1, #3
 80103a8:	6878      	ldr	r0, [r7, #4]
 80103aa:	f000 f804 	bl	80103b6 <netif_issue_reports>
    }
  }
}
 80103ae:	bf00      	nop
 80103b0:	3708      	adds	r7, #8
 80103b2:	46bd      	mov	sp, r7
 80103b4:	bd80      	pop	{r7, pc}

080103b6 <netif_issue_reports>:

/** Send ARP/IGMP/MLD/RS events, e.g. on link-up/netif-up or addr-change
 */
static void
netif_issue_reports(struct netif* netif, u8_t report_type)
{
 80103b6:	b580      	push	{r7, lr}
 80103b8:	b082      	sub	sp, #8
 80103ba:	af00      	add	r7, sp, #0
 80103bc:	6078      	str	r0, [r7, #4]
 80103be:	460b      	mov	r3, r1
 80103c0:	70fb      	strb	r3, [r7, #3]
#if LWIP_IPV4
  if ((report_type & NETIF_REPORT_TYPE_IPV4) &&
 80103c2:	78fb      	ldrb	r3, [r7, #3]
 80103c4:	f003 0301 	and.w	r3, r3, #1
 80103c8:	2b00      	cmp	r3, #0
 80103ca:	d011      	beq.n	80103f0 <netif_issue_reports+0x3a>
      !ip4_addr_isany_val(*netif_ip4_addr(netif))) {
 80103cc:	687b      	ldr	r3, [r7, #4]
 80103ce:	3304      	adds	r3, #4
 80103d0:	681b      	ldr	r3, [r3, #0]
  if ((report_type & NETIF_REPORT_TYPE_IPV4) &&
 80103d2:	2b00      	cmp	r3, #0
 80103d4:	d00c      	beq.n	80103f0 <netif_issue_reports+0x3a>
#if LWIP_ARP
    /* For Ethernet network interfaces, we would like to send a "gratuitous ARP" */
    if (netif->flags & (NETIF_FLAG_ETHARP)) {
 80103d6:	687b      	ldr	r3, [r7, #4]
 80103d8:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 80103dc:	f003 0308 	and.w	r3, r3, #8
 80103e0:	2b00      	cmp	r3, #0
 80103e2:	d005      	beq.n	80103f0 <netif_issue_reports+0x3a>
      etharp_gratuitous(netif);
 80103e4:	687b      	ldr	r3, [r7, #4]
 80103e6:	3304      	adds	r3, #4
 80103e8:	4619      	mov	r1, r3
 80103ea:	6878      	ldr	r0, [r7, #4]
 80103ec:	f002 f97c 	bl	80126e8 <etharp_request>
    /* Send Router Solicitation messages. */
    netif->rs_count = LWIP_ND6_MAX_MULTICAST_SOLICIT;
#endif /* LWIP_IPV6_SEND_ROUTER_SOLICIT */
  }
#endif /* LWIP_IPV6 */
}
 80103f0:	bf00      	nop
 80103f2:	3708      	adds	r7, #8
 80103f4:	46bd      	mov	sp, r7
 80103f6:	bd80      	pop	{r7, pc}

080103f8 <netif_set_down>:
 * @ingroup netif
 * Bring an interface down, disabling any traffic processing.
 */
void
netif_set_down(struct netif *netif)
{
 80103f8:	b580      	push	{r7, lr}
 80103fa:	b082      	sub	sp, #8
 80103fc:	af00      	add	r7, sp, #0
 80103fe:	6078      	str	r0, [r7, #4]
  if (netif->flags & NETIF_FLAG_UP) {
 8010400:	687b      	ldr	r3, [r7, #4]
 8010402:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 8010406:	f003 0301 	and.w	r3, r3, #1
 801040a:	2b00      	cmp	r3, #0
 801040c:	d012      	beq.n	8010434 <netif_set_down+0x3c>
    netif->flags &= ~NETIF_FLAG_UP;
 801040e:	687b      	ldr	r3, [r7, #4]
 8010410:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 8010414:	f023 0301 	bic.w	r3, r3, #1
 8010418:	b2da      	uxtb	r2, r3
 801041a:	687b      	ldr	r3, [r7, #4]
 801041c:	f883 202f 	strb.w	r2, [r3, #47]	; 0x2f
    MIB2_COPY_SYSUPTIME_TO(&netif->ts);

#if LWIP_IPV4 && LWIP_ARP
    if (netif->flags & NETIF_FLAG_ETHARP) {
 8010420:	687b      	ldr	r3, [r7, #4]
 8010422:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 8010426:	f003 0308 	and.w	r3, r3, #8
 801042a:	2b00      	cmp	r3, #0
 801042c:	d002      	beq.n	8010434 <netif_set_down+0x3c>
      etharp_cleanup_netif(netif);
 801042e:	6878      	ldr	r0, [r7, #4]
 8010430:	f001 fd20 	bl	8011e74 <etharp_cleanup_netif>
    nd6_cleanup_netif(netif);
#endif /* LWIP_IPV6 */

    NETIF_STATUS_CALLBACK(netif);
  }
}
 8010434:	bf00      	nop
 8010436:	3708      	adds	r7, #8
 8010438:	46bd      	mov	sp, r7
 801043a:	bd80      	pop	{r7, pc}

0801043c <netif_set_link_callback>:
 * @ingroup netif
 * Set callback to be called when link is brought up/down
 */
void
netif_set_link_callback(struct netif *netif, netif_status_callback_fn link_callback)
{
 801043c:	b480      	push	{r7}
 801043e:	b083      	sub	sp, #12
 8010440:	af00      	add	r7, sp, #0
 8010442:	6078      	str	r0, [r7, #4]
 8010444:	6039      	str	r1, [r7, #0]
  if (netif) {
 8010446:	687b      	ldr	r3, [r7, #4]
 8010448:	2b00      	cmp	r3, #0
 801044a:	d002      	beq.n	8010452 <netif_set_link_callback+0x16>
    netif->link_callback = link_callback;
 801044c:	687b      	ldr	r3, [r7, #4]
 801044e:	683a      	ldr	r2, [r7, #0]
 8010450:	61da      	str	r2, [r3, #28]
  }
}
 8010452:	bf00      	nop
 8010454:	370c      	adds	r7, #12
 8010456:	46bd      	mov	sp, r7
 8010458:	bc80      	pop	{r7}
 801045a:	4770      	bx	lr

0801045c <pbuf_alloc>:
 * @return the allocated pbuf. If multiple pbufs where allocated, this
 * is the first pbuf of a pbuf chain.
 */
struct pbuf *
pbuf_alloc(pbuf_layer layer, u16_t length, pbuf_type type)
{
 801045c:	b580      	push	{r7, lr}
 801045e:	b088      	sub	sp, #32
 8010460:	af00      	add	r7, sp, #0
 8010462:	4603      	mov	r3, r0
 8010464:	71fb      	strb	r3, [r7, #7]
 8010466:	460b      	mov	r3, r1
 8010468:	80bb      	strh	r3, [r7, #4]
 801046a:	4613      	mov	r3, r2
 801046c:	71bb      	strb	r3, [r7, #6]
  u16_t offset;
  s32_t rem_len; /* remaining length */
  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_alloc(length=%"U16_F")\n", length));

  /* determine header offset */
  switch (layer) {
 801046e:	79fb      	ldrb	r3, [r7, #7]
 8010470:	2b04      	cmp	r3, #4
 8010472:	d81c      	bhi.n	80104ae <pbuf_alloc+0x52>
 8010474:	a201      	add	r2, pc, #4	; (adr r2, 801047c <pbuf_alloc+0x20>)
 8010476:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801047a:	bf00      	nop
 801047c:	08010491 	.word	0x08010491
 8010480:	08010497 	.word	0x08010497
 8010484:	0801049d 	.word	0x0801049d
 8010488:	080104a3 	.word	0x080104a3
 801048c:	080104a9 	.word	0x080104a9
  case PBUF_TRANSPORT:
    /* add room for transport (often TCP) layer header */
    offset = PBUF_LINK_ENCAPSULATION_HLEN + PBUF_LINK_HLEN + PBUF_IP_HLEN + PBUF_TRANSPORT_HLEN;
 8010490:	2336      	movs	r3, #54	; 0x36
 8010492:	82fb      	strh	r3, [r7, #22]
    break;
 8010494:	e014      	b.n	80104c0 <pbuf_alloc+0x64>
  case PBUF_IP:
    /* add room for IP layer header */
    offset = PBUF_LINK_ENCAPSULATION_HLEN + PBUF_LINK_HLEN + PBUF_IP_HLEN;
 8010496:	2322      	movs	r3, #34	; 0x22
 8010498:	82fb      	strh	r3, [r7, #22]
    break;
 801049a:	e011      	b.n	80104c0 <pbuf_alloc+0x64>
  case PBUF_LINK:
    /* add room for link layer header */
    offset = PBUF_LINK_ENCAPSULATION_HLEN + PBUF_LINK_HLEN;
 801049c:	230e      	movs	r3, #14
 801049e:	82fb      	strh	r3, [r7, #22]
    break;
 80104a0:	e00e      	b.n	80104c0 <pbuf_alloc+0x64>
  case PBUF_RAW_TX:
    /* add room for encapsulating link layer headers (e.g. 802.11) */
    offset = PBUF_LINK_ENCAPSULATION_HLEN;
 80104a2:	2300      	movs	r3, #0
 80104a4:	82fb      	strh	r3, [r7, #22]
    break;
 80104a6:	e00b      	b.n	80104c0 <pbuf_alloc+0x64>
  case PBUF_RAW:
    /* no offset (e.g. RX buffers or chain successors) */
    offset = 0;
 80104a8:	2300      	movs	r3, #0
 80104aa:	82fb      	strh	r3, [r7, #22]
    break;
 80104ac:	e008      	b.n	80104c0 <pbuf_alloc+0x64>
  default:
    LWIP_ASSERT("pbuf_alloc: bad pbuf layer", 0);
 80104ae:	4ba3      	ldr	r3, [pc, #652]	; (801073c <pbuf_alloc+0x2e0>)
 80104b0:	f44f 728b 	mov.w	r2, #278	; 0x116
 80104b4:	49a2      	ldr	r1, [pc, #648]	; (8010740 <pbuf_alloc+0x2e4>)
 80104b6:	48a3      	ldr	r0, [pc, #652]	; (8010744 <pbuf_alloc+0x2e8>)
 80104b8:	f005 f8f2 	bl	80156a0 <iprintf>
    return NULL;
 80104bc:	2300      	movs	r3, #0
 80104be:	e159      	b.n	8010774 <pbuf_alloc+0x318>
  }

  switch (type) {
 80104c0:	79bb      	ldrb	r3, [r7, #6]
 80104c2:	2b03      	cmp	r3, #3
 80104c4:	f200 8130 	bhi.w	8010728 <pbuf_alloc+0x2cc>
 80104c8:	a201      	add	r2, pc, #4	; (adr r2, 80104d0 <pbuf_alloc+0x74>)
 80104ca:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80104ce:	bf00      	nop
 80104d0:	08010669 	.word	0x08010669
 80104d4:	080106f5 	.word	0x080106f5
 80104d8:	080106f5 	.word	0x080106f5
 80104dc:	080104e1 	.word	0x080104e1
  case PBUF_POOL:
    /* allocate head of pbuf chain into p */
    p = (struct pbuf *)memp_malloc(MEMP_PBUF_POOL);
 80104e0:	2005      	movs	r0, #5
 80104e2:	f7ff fde1 	bl	80100a8 <memp_malloc>
 80104e6:	61f8      	str	r0, [r7, #28]
    LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_alloc: allocated pbuf %p\n", (void *)p));
    if (p == NULL) {
 80104e8:	69fb      	ldr	r3, [r7, #28]
 80104ea:	2b00      	cmp	r3, #0
 80104ec:	d101      	bne.n	80104f2 <pbuf_alloc+0x96>
      PBUF_POOL_IS_EMPTY();
      return NULL;
 80104ee:	2300      	movs	r3, #0
 80104f0:	e140      	b.n	8010774 <pbuf_alloc+0x318>
    }
    p->type = type;
 80104f2:	69fb      	ldr	r3, [r7, #28]
 80104f4:	79ba      	ldrb	r2, [r7, #6]
 80104f6:	731a      	strb	r2, [r3, #12]
    p->next = NULL;
 80104f8:	69fb      	ldr	r3, [r7, #28]
 80104fa:	2200      	movs	r2, #0
 80104fc:	601a      	str	r2, [r3, #0]

    /* make the payload pointer point 'offset' bytes into pbuf data memory */
    p->payload = LWIP_MEM_ALIGN((void *)((u8_t *)p + (SIZEOF_STRUCT_PBUF + offset)));
 80104fe:	8afb      	ldrh	r3, [r7, #22]
 8010500:	3310      	adds	r3, #16
 8010502:	69fa      	ldr	r2, [r7, #28]
 8010504:	4413      	add	r3, r2
 8010506:	3303      	adds	r3, #3
 8010508:	f023 0303 	bic.w	r3, r3, #3
 801050c:	461a      	mov	r2, r3
 801050e:	69fb      	ldr	r3, [r7, #28]
 8010510:	605a      	str	r2, [r3, #4]
    LWIP_ASSERT("pbuf_alloc: pbuf p->payload properly aligned",
 8010512:	69fb      	ldr	r3, [r7, #28]
 8010514:	685b      	ldr	r3, [r3, #4]
 8010516:	f003 0303 	and.w	r3, r3, #3
 801051a:	2b00      	cmp	r3, #0
 801051c:	d006      	beq.n	801052c <pbuf_alloc+0xd0>
 801051e:	4b87      	ldr	r3, [pc, #540]	; (801073c <pbuf_alloc+0x2e0>)
 8010520:	f240 1229 	movw	r2, #297	; 0x129
 8010524:	4988      	ldr	r1, [pc, #544]	; (8010748 <pbuf_alloc+0x2ec>)
 8010526:	4887      	ldr	r0, [pc, #540]	; (8010744 <pbuf_alloc+0x2e8>)
 8010528:	f005 f8ba 	bl	80156a0 <iprintf>
            ((mem_ptr_t)p->payload % MEM_ALIGNMENT) == 0);
    /* the total length of the pbuf chain is the requested size */
    p->tot_len = length;
 801052c:	69fb      	ldr	r3, [r7, #28]
 801052e:	88ba      	ldrh	r2, [r7, #4]
 8010530:	811a      	strh	r2, [r3, #8]
    /* set the length of the first pbuf in the chain */
    p->len = LWIP_MIN(length, PBUF_POOL_BUFSIZE_ALIGNED - LWIP_MEM_ALIGN_SIZE(offset));
 8010532:	8afb      	ldrh	r3, [r7, #22]
 8010534:	3303      	adds	r3, #3
 8010536:	f023 0303 	bic.w	r3, r3, #3
 801053a:	f5c3 7214 	rsb	r2, r3, #592	; 0x250
 801053e:	88bb      	ldrh	r3, [r7, #4]
 8010540:	4293      	cmp	r3, r2
 8010542:	bf28      	it	cs
 8010544:	4613      	movcs	r3, r2
 8010546:	b29a      	uxth	r2, r3
 8010548:	69fb      	ldr	r3, [r7, #28]
 801054a:	815a      	strh	r2, [r3, #10]
    LWIP_ASSERT("check p->payload + p->len does not overflow pbuf",
 801054c:	69fb      	ldr	r3, [r7, #28]
 801054e:	685b      	ldr	r3, [r3, #4]
 8010550:	69fa      	ldr	r2, [r7, #28]
 8010552:	8952      	ldrh	r2, [r2, #10]
 8010554:	441a      	add	r2, r3
 8010556:	69fb      	ldr	r3, [r7, #28]
 8010558:	f503 7318 	add.w	r3, r3, #608	; 0x260
 801055c:	429a      	cmp	r2, r3
 801055e:	d906      	bls.n	801056e <pbuf_alloc+0x112>
 8010560:	4b76      	ldr	r3, [pc, #472]	; (801073c <pbuf_alloc+0x2e0>)
 8010562:	f44f 7298 	mov.w	r2, #304	; 0x130
 8010566:	4979      	ldr	r1, [pc, #484]	; (801074c <pbuf_alloc+0x2f0>)
 8010568:	4876      	ldr	r0, [pc, #472]	; (8010744 <pbuf_alloc+0x2e8>)
 801056a:	f005 f899 	bl	80156a0 <iprintf>
                ((u8_t*)p->payload + p->len <=
                 (u8_t*)p + SIZEOF_STRUCT_PBUF + PBUF_POOL_BUFSIZE_ALIGNED));
    LWIP_ASSERT("PBUF_POOL_BUFSIZE must be bigger than MEM_ALIGNMENT",
 801056e:	8afb      	ldrh	r3, [r7, #22]
 8010570:	3303      	adds	r3, #3
 8010572:	f023 0303 	bic.w	r3, r3, #3
 8010576:	f5b3 7f14 	cmp.w	r3, #592	; 0x250
 801057a:	d106      	bne.n	801058a <pbuf_alloc+0x12e>
 801057c:	4b6f      	ldr	r3, [pc, #444]	; (801073c <pbuf_alloc+0x2e0>)
 801057e:	f44f 7299 	mov.w	r2, #306	; 0x132
 8010582:	4973      	ldr	r1, [pc, #460]	; (8010750 <pbuf_alloc+0x2f4>)
 8010584:	486f      	ldr	r0, [pc, #444]	; (8010744 <pbuf_alloc+0x2e8>)
 8010586:	f005 f88b 	bl	80156a0 <iprintf>
      (PBUF_POOL_BUFSIZE_ALIGNED - LWIP_MEM_ALIGN_SIZE(offset)) > 0 );
    /* set reference count (needed here in case we fail) */
    p->ref = 1;
 801058a:	69fb      	ldr	r3, [r7, #28]
 801058c:	2201      	movs	r2, #1
 801058e:	81da      	strh	r2, [r3, #14]

    /* now allocate the tail of the pbuf chain */

    /* remember first pbuf for linkage in next iteration */
    r = p;
 8010590:	69fb      	ldr	r3, [r7, #28]
 8010592:	61bb      	str	r3, [r7, #24]
    /* remaining length to be allocated */
    rem_len = length - p->len;
 8010594:	88bb      	ldrh	r3, [r7, #4]
 8010596:	69fa      	ldr	r2, [r7, #28]
 8010598:	8952      	ldrh	r2, [r2, #10]
 801059a:	1a9b      	subs	r3, r3, r2
 801059c:	613b      	str	r3, [r7, #16]
    /* any remaining pbufs to be allocated? */
    while (rem_len > 0) {
 801059e:	e05f      	b.n	8010660 <pbuf_alloc+0x204>
      q = (struct pbuf *)memp_malloc(MEMP_PBUF_POOL);
 80105a0:	2005      	movs	r0, #5
 80105a2:	f7ff fd81 	bl	80100a8 <memp_malloc>
 80105a6:	60f8      	str	r0, [r7, #12]
      if (q == NULL) {
 80105a8:	68fb      	ldr	r3, [r7, #12]
 80105aa:	2b00      	cmp	r3, #0
 80105ac:	d104      	bne.n	80105b8 <pbuf_alloc+0x15c>
        PBUF_POOL_IS_EMPTY();
        /* free chain so far allocated */
        pbuf_free(p);
 80105ae:	69f8      	ldr	r0, [r7, #28]
 80105b0:	f000 fac2 	bl	8010b38 <pbuf_free>
        /* bail out unsuccessfully */
        return NULL;
 80105b4:	2300      	movs	r3, #0
 80105b6:	e0dd      	b.n	8010774 <pbuf_alloc+0x318>
      }
      q->type = type;
 80105b8:	68fb      	ldr	r3, [r7, #12]
 80105ba:	79ba      	ldrb	r2, [r7, #6]
 80105bc:	731a      	strb	r2, [r3, #12]
      q->flags = 0;
 80105be:	68fb      	ldr	r3, [r7, #12]
 80105c0:	2200      	movs	r2, #0
 80105c2:	735a      	strb	r2, [r3, #13]
      q->next = NULL;
 80105c4:	68fb      	ldr	r3, [r7, #12]
 80105c6:	2200      	movs	r2, #0
 80105c8:	601a      	str	r2, [r3, #0]
      /* make previous pbuf point to this pbuf */
      r->next = q;
 80105ca:	69bb      	ldr	r3, [r7, #24]
 80105cc:	68fa      	ldr	r2, [r7, #12]
 80105ce:	601a      	str	r2, [r3, #0]
      /* set total length of this pbuf and next in chain */
      LWIP_ASSERT("rem_len < max_u16_t", rem_len < 0xffff);
 80105d0:	693b      	ldr	r3, [r7, #16]
 80105d2:	f64f 72fe 	movw	r2, #65534	; 0xfffe
 80105d6:	4293      	cmp	r3, r2
 80105d8:	dd06      	ble.n	80105e8 <pbuf_alloc+0x18c>
 80105da:	4b58      	ldr	r3, [pc, #352]	; (801073c <pbuf_alloc+0x2e0>)
 80105dc:	f44f 72a6 	mov.w	r2, #332	; 0x14c
 80105e0:	495c      	ldr	r1, [pc, #368]	; (8010754 <pbuf_alloc+0x2f8>)
 80105e2:	4858      	ldr	r0, [pc, #352]	; (8010744 <pbuf_alloc+0x2e8>)
 80105e4:	f005 f85c 	bl	80156a0 <iprintf>
      q->tot_len = (u16_t)rem_len;
 80105e8:	693b      	ldr	r3, [r7, #16]
 80105ea:	b29a      	uxth	r2, r3
 80105ec:	68fb      	ldr	r3, [r7, #12]
 80105ee:	811a      	strh	r2, [r3, #8]
      /* this pbuf length is pool size, unless smaller sized tail */
      q->len = LWIP_MIN((u16_t)rem_len, PBUF_POOL_BUFSIZE_ALIGNED);
 80105f0:	693b      	ldr	r3, [r7, #16]
 80105f2:	b29b      	uxth	r3, r3
 80105f4:	f5b3 7f14 	cmp.w	r3, #592	; 0x250
 80105f8:	bf28      	it	cs
 80105fa:	f44f 7314 	movcs.w	r3, #592	; 0x250
 80105fe:	b29a      	uxth	r2, r3
 8010600:	68fb      	ldr	r3, [r7, #12]
 8010602:	815a      	strh	r2, [r3, #10]
      q->payload = (void *)((u8_t *)q + SIZEOF_STRUCT_PBUF);
 8010604:	68fb      	ldr	r3, [r7, #12]
 8010606:	f103 0210 	add.w	r2, r3, #16
 801060a:	68fb      	ldr	r3, [r7, #12]
 801060c:	605a      	str	r2, [r3, #4]
      LWIP_ASSERT("pbuf_alloc: pbuf q->payload properly aligned",
 801060e:	68fb      	ldr	r3, [r7, #12]
 8010610:	685b      	ldr	r3, [r3, #4]
 8010612:	f003 0303 	and.w	r3, r3, #3
 8010616:	2b00      	cmp	r3, #0
 8010618:	d006      	beq.n	8010628 <pbuf_alloc+0x1cc>
 801061a:	4b48      	ldr	r3, [pc, #288]	; (801073c <pbuf_alloc+0x2e0>)
 801061c:	f44f 72a9 	mov.w	r2, #338	; 0x152
 8010620:	494d      	ldr	r1, [pc, #308]	; (8010758 <pbuf_alloc+0x2fc>)
 8010622:	4848      	ldr	r0, [pc, #288]	; (8010744 <pbuf_alloc+0x2e8>)
 8010624:	f005 f83c 	bl	80156a0 <iprintf>
              ((mem_ptr_t)q->payload % MEM_ALIGNMENT) == 0);
      LWIP_ASSERT("check p->payload + p->len does not overflow pbuf",
 8010628:	69fb      	ldr	r3, [r7, #28]
 801062a:	685b      	ldr	r3, [r3, #4]
 801062c:	69fa      	ldr	r2, [r7, #28]
 801062e:	8952      	ldrh	r2, [r2, #10]
 8010630:	441a      	add	r2, r3
 8010632:	69fb      	ldr	r3, [r7, #28]
 8010634:	f503 7318 	add.w	r3, r3, #608	; 0x260
 8010638:	429a      	cmp	r2, r3
 801063a:	d906      	bls.n	801064a <pbuf_alloc+0x1ee>
 801063c:	4b3f      	ldr	r3, [pc, #252]	; (801073c <pbuf_alloc+0x2e0>)
 801063e:	f240 1255 	movw	r2, #341	; 0x155
 8010642:	4942      	ldr	r1, [pc, #264]	; (801074c <pbuf_alloc+0x2f0>)
 8010644:	483f      	ldr	r0, [pc, #252]	; (8010744 <pbuf_alloc+0x2e8>)
 8010646:	f005 f82b 	bl	80156a0 <iprintf>
                  ((u8_t*)p->payload + p->len <=
                   (u8_t*)p + SIZEOF_STRUCT_PBUF + PBUF_POOL_BUFSIZE_ALIGNED));
      q->ref = 1;
 801064a:	68fb      	ldr	r3, [r7, #12]
 801064c:	2201      	movs	r2, #1
 801064e:	81da      	strh	r2, [r3, #14]
      /* calculate remaining length to be allocated */
      rem_len -= q->len;
 8010650:	68fb      	ldr	r3, [r7, #12]
 8010652:	895b      	ldrh	r3, [r3, #10]
 8010654:	461a      	mov	r2, r3
 8010656:	693b      	ldr	r3, [r7, #16]
 8010658:	1a9b      	subs	r3, r3, r2
 801065a:	613b      	str	r3, [r7, #16]
      /* remember this pbuf for linkage in next iteration */
      r = q;
 801065c:	68fb      	ldr	r3, [r7, #12]
 801065e:	61bb      	str	r3, [r7, #24]
    while (rem_len > 0) {
 8010660:	693b      	ldr	r3, [r7, #16]
 8010662:	2b00      	cmp	r3, #0
 8010664:	dc9c      	bgt.n	80105a0 <pbuf_alloc+0x144>
    }
    /* end of chain */
    /*r->next = NULL;*/

    break;
 8010666:	e07e      	b.n	8010766 <pbuf_alloc+0x30a>
  case PBUF_RAM:
    {
      mem_size_t alloc_len = LWIP_MEM_ALIGN_SIZE(SIZEOF_STRUCT_PBUF + offset) + LWIP_MEM_ALIGN_SIZE(length);
 8010668:	8afb      	ldrh	r3, [r7, #22]
 801066a:	3313      	adds	r3, #19
 801066c:	b29b      	uxth	r3, r3
 801066e:	f023 0303 	bic.w	r3, r3, #3
 8010672:	b29a      	uxth	r2, r3
 8010674:	88bb      	ldrh	r3, [r7, #4]
 8010676:	3303      	adds	r3, #3
 8010678:	b29b      	uxth	r3, r3
 801067a:	f023 0303 	bic.w	r3, r3, #3
 801067e:	b29b      	uxth	r3, r3
 8010680:	4413      	add	r3, r2
 8010682:	817b      	strh	r3, [r7, #10]
      
      /* bug #50040: Check for integer overflow when calculating alloc_len */
      if (alloc_len < LWIP_MEM_ALIGN_SIZE(length)) {
 8010684:	897a      	ldrh	r2, [r7, #10]
 8010686:	88bb      	ldrh	r3, [r7, #4]
 8010688:	3303      	adds	r3, #3
 801068a:	f023 0303 	bic.w	r3, r3, #3
 801068e:	429a      	cmp	r2, r3
 8010690:	d201      	bcs.n	8010696 <pbuf_alloc+0x23a>
        return NULL;
 8010692:	2300      	movs	r3, #0
 8010694:	e06e      	b.n	8010774 <pbuf_alloc+0x318>
      }
    
      /* If pbuf is to be allocated in RAM, allocate memory for it. */
      p = (struct pbuf*)mem_malloc(alloc_len);
 8010696:	897b      	ldrh	r3, [r7, #10]
 8010698:	4618      	mov	r0, r3
 801069a:	f7ff fba9 	bl	800fdf0 <mem_malloc>
 801069e:	61f8      	str	r0, [r7, #28]
    }

    if (p == NULL) {
 80106a0:	69fb      	ldr	r3, [r7, #28]
 80106a2:	2b00      	cmp	r3, #0
 80106a4:	d101      	bne.n	80106aa <pbuf_alloc+0x24e>
      return NULL;
 80106a6:	2300      	movs	r3, #0
 80106a8:	e064      	b.n	8010774 <pbuf_alloc+0x318>
    }
    /* Set up internal structure of the pbuf. */
    p->payload = LWIP_MEM_ALIGN((void *)((u8_t *)p + SIZEOF_STRUCT_PBUF + offset));
 80106aa:	8afb      	ldrh	r3, [r7, #22]
 80106ac:	3310      	adds	r3, #16
 80106ae:	69fa      	ldr	r2, [r7, #28]
 80106b0:	4413      	add	r3, r2
 80106b2:	3303      	adds	r3, #3
 80106b4:	f023 0303 	bic.w	r3, r3, #3
 80106b8:	461a      	mov	r2, r3
 80106ba:	69fb      	ldr	r3, [r7, #28]
 80106bc:	605a      	str	r2, [r3, #4]
    p->len = p->tot_len = length;
 80106be:	69fb      	ldr	r3, [r7, #28]
 80106c0:	88ba      	ldrh	r2, [r7, #4]
 80106c2:	811a      	strh	r2, [r3, #8]
 80106c4:	69fb      	ldr	r3, [r7, #28]
 80106c6:	891a      	ldrh	r2, [r3, #8]
 80106c8:	69fb      	ldr	r3, [r7, #28]
 80106ca:	815a      	strh	r2, [r3, #10]
    p->next = NULL;
 80106cc:	69fb      	ldr	r3, [r7, #28]
 80106ce:	2200      	movs	r2, #0
 80106d0:	601a      	str	r2, [r3, #0]
    p->type = type;
 80106d2:	69fb      	ldr	r3, [r7, #28]
 80106d4:	79ba      	ldrb	r2, [r7, #6]
 80106d6:	731a      	strb	r2, [r3, #12]

    LWIP_ASSERT("pbuf_alloc: pbuf->payload properly aligned",
 80106d8:	69fb      	ldr	r3, [r7, #28]
 80106da:	685b      	ldr	r3, [r3, #4]
 80106dc:	f003 0303 	and.w	r3, r3, #3
 80106e0:	2b00      	cmp	r3, #0
 80106e2:	d03f      	beq.n	8010764 <pbuf_alloc+0x308>
 80106e4:	4b15      	ldr	r3, [pc, #84]	; (801073c <pbuf_alloc+0x2e0>)
 80106e6:	f240 1277 	movw	r2, #375	; 0x177
 80106ea:	491c      	ldr	r1, [pc, #112]	; (801075c <pbuf_alloc+0x300>)
 80106ec:	4815      	ldr	r0, [pc, #84]	; (8010744 <pbuf_alloc+0x2e8>)
 80106ee:	f004 ffd7 	bl	80156a0 <iprintf>
           ((mem_ptr_t)p->payload % MEM_ALIGNMENT) == 0);
    break;
 80106f2:	e037      	b.n	8010764 <pbuf_alloc+0x308>
  /* pbuf references existing (non-volatile static constant) ROM payload? */
  case PBUF_ROM:
  /* pbuf references existing (externally allocated) RAM payload? */
  case PBUF_REF:
    /* only allocate memory for the pbuf structure */
    p = (struct pbuf *)memp_malloc(MEMP_PBUF);
 80106f4:	2004      	movs	r0, #4
 80106f6:	f7ff fcd7 	bl	80100a8 <memp_malloc>
 80106fa:	61f8      	str	r0, [r7, #28]
    if (p == NULL) {
 80106fc:	69fb      	ldr	r3, [r7, #28]
 80106fe:	2b00      	cmp	r3, #0
 8010700:	d101      	bne.n	8010706 <pbuf_alloc+0x2aa>
      LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_LEVEL_SERIOUS,
                  ("pbuf_alloc: Could not allocate MEMP_PBUF for PBUF_%s.\n",
                  (type == PBUF_ROM) ? "ROM" : "REF"));
      return NULL;
 8010702:	2300      	movs	r3, #0
 8010704:	e036      	b.n	8010774 <pbuf_alloc+0x318>
    }
    /* caller must set this field properly, afterwards */
    p->payload = NULL;
 8010706:	69fb      	ldr	r3, [r7, #28]
 8010708:	2200      	movs	r2, #0
 801070a:	605a      	str	r2, [r3, #4]
    p->len = p->tot_len = length;
 801070c:	69fb      	ldr	r3, [r7, #28]
 801070e:	88ba      	ldrh	r2, [r7, #4]
 8010710:	811a      	strh	r2, [r3, #8]
 8010712:	69fb      	ldr	r3, [r7, #28]
 8010714:	891a      	ldrh	r2, [r3, #8]
 8010716:	69fb      	ldr	r3, [r7, #28]
 8010718:	815a      	strh	r2, [r3, #10]
    p->next = NULL;
 801071a:	69fb      	ldr	r3, [r7, #28]
 801071c:	2200      	movs	r2, #0
 801071e:	601a      	str	r2, [r3, #0]
    p->type = type;
 8010720:	69fb      	ldr	r3, [r7, #28]
 8010722:	79ba      	ldrb	r2, [r7, #6]
 8010724:	731a      	strb	r2, [r3, #12]
    break;
 8010726:	e01e      	b.n	8010766 <pbuf_alloc+0x30a>
  default:
    LWIP_ASSERT("pbuf_alloc: erroneous type", 0);
 8010728:	4b04      	ldr	r3, [pc, #16]	; (801073c <pbuf_alloc+0x2e0>)
 801072a:	f44f 72c6 	mov.w	r2, #396	; 0x18c
 801072e:	490c      	ldr	r1, [pc, #48]	; (8010760 <pbuf_alloc+0x304>)
 8010730:	4804      	ldr	r0, [pc, #16]	; (8010744 <pbuf_alloc+0x2e8>)
 8010732:	f004 ffb5 	bl	80156a0 <iprintf>
    return NULL;
 8010736:	2300      	movs	r3, #0
 8010738:	e01c      	b.n	8010774 <pbuf_alloc+0x318>
 801073a:	bf00      	nop
 801073c:	08017ce0 	.word	0x08017ce0
 8010740:	08017d10 	.word	0x08017d10
 8010744:	08017d2c 	.word	0x08017d2c
 8010748:	08017d54 	.word	0x08017d54
 801074c:	08017d84 	.word	0x08017d84
 8010750:	08017db8 	.word	0x08017db8
 8010754:	08017dec 	.word	0x08017dec
 8010758:	08017e00 	.word	0x08017e00
 801075c:	08017e30 	.word	0x08017e30
 8010760:	08017e5c 	.word	0x08017e5c
    break;
 8010764:	bf00      	nop
  }
  /* set reference count */
  p->ref = 1;
 8010766:	69fb      	ldr	r3, [r7, #28]
 8010768:	2201      	movs	r2, #1
 801076a:	81da      	strh	r2, [r3, #14]
  /* set flags */
  p->flags = 0;
 801076c:	69fb      	ldr	r3, [r7, #28]
 801076e:	2200      	movs	r2, #0
 8010770:	735a      	strb	r2, [r3, #13]
  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_alloc(length=%"U16_F") == %p\n", length, (void *)p));
  return p;
 8010772:	69fb      	ldr	r3, [r7, #28]
}
 8010774:	4618      	mov	r0, r3
 8010776:	3720      	adds	r7, #32
 8010778:	46bd      	mov	sp, r7
 801077a:	bd80      	pop	{r7, pc}

0801077c <pbuf_alloced_custom>:
 *        big enough to hold 'length' plus the header size
 */
struct pbuf*
pbuf_alloced_custom(pbuf_layer l, u16_t length, pbuf_type type, struct pbuf_custom *p,
                    void *payload_mem, u16_t payload_mem_len)
{
 801077c:	b580      	push	{r7, lr}
 801077e:	b084      	sub	sp, #16
 8010780:	af00      	add	r7, sp, #0
 8010782:	603b      	str	r3, [r7, #0]
 8010784:	4603      	mov	r3, r0
 8010786:	71fb      	strb	r3, [r7, #7]
 8010788:	460b      	mov	r3, r1
 801078a:	80bb      	strh	r3, [r7, #4]
 801078c:	4613      	mov	r3, r2
 801078e:	71bb      	strb	r3, [r7, #6]
  u16_t offset;
  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_alloced_custom(length=%"U16_F")\n", length));

  /* determine header offset */
  switch (l) {
 8010790:	79fb      	ldrb	r3, [r7, #7]
 8010792:	2b04      	cmp	r3, #4
 8010794:	d81b      	bhi.n	80107ce <pbuf_alloced_custom+0x52>
 8010796:	a201      	add	r2, pc, #4	; (adr r2, 801079c <pbuf_alloced_custom+0x20>)
 8010798:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801079c:	080107b1 	.word	0x080107b1
 80107a0:	080107b7 	.word	0x080107b7
 80107a4:	080107bd 	.word	0x080107bd
 80107a8:	080107c3 	.word	0x080107c3
 80107ac:	080107c9 	.word	0x080107c9
  case PBUF_TRANSPORT:
    /* add room for transport (often TCP) layer header */
    offset = PBUF_LINK_ENCAPSULATION_HLEN + PBUF_LINK_HLEN + PBUF_IP_HLEN + PBUF_TRANSPORT_HLEN;
 80107b0:	2336      	movs	r3, #54	; 0x36
 80107b2:	81fb      	strh	r3, [r7, #14]
    break;
 80107b4:	e014      	b.n	80107e0 <pbuf_alloced_custom+0x64>
  case PBUF_IP:
    /* add room for IP layer header */
    offset = PBUF_LINK_ENCAPSULATION_HLEN + PBUF_LINK_HLEN + PBUF_IP_HLEN;
 80107b6:	2322      	movs	r3, #34	; 0x22
 80107b8:	81fb      	strh	r3, [r7, #14]
    break;
 80107ba:	e011      	b.n	80107e0 <pbuf_alloced_custom+0x64>
  case PBUF_LINK:
    /* add room for link layer header */
    offset = PBUF_LINK_ENCAPSULATION_HLEN + PBUF_LINK_HLEN;
 80107bc:	230e      	movs	r3, #14
 80107be:	81fb      	strh	r3, [r7, #14]
    break;
 80107c0:	e00e      	b.n	80107e0 <pbuf_alloced_custom+0x64>
  case PBUF_RAW_TX:
    /* add room for encapsulating link layer headers (e.g. 802.11) */
    offset = PBUF_LINK_ENCAPSULATION_HLEN;
 80107c2:	2300      	movs	r3, #0
 80107c4:	81fb      	strh	r3, [r7, #14]
    break;
 80107c6:	e00b      	b.n	80107e0 <pbuf_alloced_custom+0x64>
  case PBUF_RAW:
    offset = 0;
 80107c8:	2300      	movs	r3, #0
 80107ca:	81fb      	strh	r3, [r7, #14]
    break;
 80107cc:	e008      	b.n	80107e0 <pbuf_alloced_custom+0x64>
  default:
    LWIP_ASSERT("pbuf_alloced_custom: bad pbuf layer", 0);
 80107ce:	4b1d      	ldr	r3, [pc, #116]	; (8010844 <pbuf_alloced_custom+0xc8>)
 80107d0:	f240 12c5 	movw	r2, #453	; 0x1c5
 80107d4:	491c      	ldr	r1, [pc, #112]	; (8010848 <pbuf_alloced_custom+0xcc>)
 80107d6:	481d      	ldr	r0, [pc, #116]	; (801084c <pbuf_alloced_custom+0xd0>)
 80107d8:	f004 ff62 	bl	80156a0 <iprintf>
    return NULL;
 80107dc:	2300      	movs	r3, #0
 80107de:	e02d      	b.n	801083c <pbuf_alloced_custom+0xc0>
  }

  if (LWIP_MEM_ALIGN_SIZE(offset) + length > payload_mem_len) {
 80107e0:	89fb      	ldrh	r3, [r7, #14]
 80107e2:	3303      	adds	r3, #3
 80107e4:	f023 0203 	bic.w	r2, r3, #3
 80107e8:	88bb      	ldrh	r3, [r7, #4]
 80107ea:	441a      	add	r2, r3
 80107ec:	8bbb      	ldrh	r3, [r7, #28]
 80107ee:	429a      	cmp	r2, r3
 80107f0:	d901      	bls.n	80107f6 <pbuf_alloced_custom+0x7a>
    LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_LEVEL_WARNING, ("pbuf_alloced_custom(length=%"U16_F") buffer too short\n", length));
    return NULL;
 80107f2:	2300      	movs	r3, #0
 80107f4:	e022      	b.n	801083c <pbuf_alloced_custom+0xc0>
  }

  p->pbuf.next = NULL;
 80107f6:	683b      	ldr	r3, [r7, #0]
 80107f8:	2200      	movs	r2, #0
 80107fa:	601a      	str	r2, [r3, #0]
  if (payload_mem != NULL) {
 80107fc:	69bb      	ldr	r3, [r7, #24]
 80107fe:	2b00      	cmp	r3, #0
 8010800:	d008      	beq.n	8010814 <pbuf_alloced_custom+0x98>
    p->pbuf.payload = (u8_t *)payload_mem + LWIP_MEM_ALIGN_SIZE(offset);
 8010802:	89fb      	ldrh	r3, [r7, #14]
 8010804:	3303      	adds	r3, #3
 8010806:	f023 0303 	bic.w	r3, r3, #3
 801080a:	69ba      	ldr	r2, [r7, #24]
 801080c:	441a      	add	r2, r3
 801080e:	683b      	ldr	r3, [r7, #0]
 8010810:	605a      	str	r2, [r3, #4]
 8010812:	e002      	b.n	801081a <pbuf_alloced_custom+0x9e>
  } else {
    p->pbuf.payload = NULL;
 8010814:	683b      	ldr	r3, [r7, #0]
 8010816:	2200      	movs	r2, #0
 8010818:	605a      	str	r2, [r3, #4]
  }
  p->pbuf.flags = PBUF_FLAG_IS_CUSTOM;
 801081a:	683b      	ldr	r3, [r7, #0]
 801081c:	2202      	movs	r2, #2
 801081e:	735a      	strb	r2, [r3, #13]
  p->pbuf.len = p->pbuf.tot_len = length;
 8010820:	683b      	ldr	r3, [r7, #0]
 8010822:	88ba      	ldrh	r2, [r7, #4]
 8010824:	811a      	strh	r2, [r3, #8]
 8010826:	683b      	ldr	r3, [r7, #0]
 8010828:	891a      	ldrh	r2, [r3, #8]
 801082a:	683b      	ldr	r3, [r7, #0]
 801082c:	815a      	strh	r2, [r3, #10]
  p->pbuf.type = type;
 801082e:	683b      	ldr	r3, [r7, #0]
 8010830:	79ba      	ldrb	r2, [r7, #6]
 8010832:	731a      	strb	r2, [r3, #12]
  p->pbuf.ref = 1;
 8010834:	683b      	ldr	r3, [r7, #0]
 8010836:	2201      	movs	r2, #1
 8010838:	81da      	strh	r2, [r3, #14]
  return &p->pbuf;
 801083a:	683b      	ldr	r3, [r7, #0]
}
 801083c:	4618      	mov	r0, r3
 801083e:	3710      	adds	r7, #16
 8010840:	46bd      	mov	sp, r7
 8010842:	bd80      	pop	{r7, pc}
 8010844:	08017ce0 	.word	0x08017ce0
 8010848:	08017e78 	.word	0x08017e78
 801084c:	08017d2c 	.word	0x08017d2c

08010850 <pbuf_realloc>:
 *
 * @note Despite its name, pbuf_realloc cannot grow the size of a pbuf (chain).
 */
void
pbuf_realloc(struct pbuf *p, u16_t new_len)
{
 8010850:	b580      	push	{r7, lr}
 8010852:	b086      	sub	sp, #24
 8010854:	af00      	add	r7, sp, #0
 8010856:	6078      	str	r0, [r7, #4]
 8010858:	460b      	mov	r3, r1
 801085a:	807b      	strh	r3, [r7, #2]
  struct pbuf *q;
  u16_t rem_len; /* remaining length */
  s32_t grow;

  LWIP_ASSERT("pbuf_realloc: p != NULL", p != NULL);
 801085c:	687b      	ldr	r3, [r7, #4]
 801085e:	2b00      	cmp	r3, #0
 8010860:	d106      	bne.n	8010870 <pbuf_realloc+0x20>
 8010862:	4b4b      	ldr	r3, [pc, #300]	; (8010990 <pbuf_realloc+0x140>)
 8010864:	f240 12f3 	movw	r2, #499	; 0x1f3
 8010868:	494a      	ldr	r1, [pc, #296]	; (8010994 <pbuf_realloc+0x144>)
 801086a:	484b      	ldr	r0, [pc, #300]	; (8010998 <pbuf_realloc+0x148>)
 801086c:	f004 ff18 	bl	80156a0 <iprintf>
  LWIP_ASSERT("pbuf_realloc: sane p->type", p->type == PBUF_POOL ||
 8010870:	687b      	ldr	r3, [r7, #4]
 8010872:	7b1b      	ldrb	r3, [r3, #12]
 8010874:	2b03      	cmp	r3, #3
 8010876:	d012      	beq.n	801089e <pbuf_realloc+0x4e>
 8010878:	687b      	ldr	r3, [r7, #4]
 801087a:	7b1b      	ldrb	r3, [r3, #12]
 801087c:	2b01      	cmp	r3, #1
 801087e:	d00e      	beq.n	801089e <pbuf_realloc+0x4e>
 8010880:	687b      	ldr	r3, [r7, #4]
 8010882:	7b1b      	ldrb	r3, [r3, #12]
 8010884:	2b00      	cmp	r3, #0
 8010886:	d00a      	beq.n	801089e <pbuf_realloc+0x4e>
 8010888:	687b      	ldr	r3, [r7, #4]
 801088a:	7b1b      	ldrb	r3, [r3, #12]
 801088c:	2b02      	cmp	r3, #2
 801088e:	d006      	beq.n	801089e <pbuf_realloc+0x4e>
 8010890:	4b3f      	ldr	r3, [pc, #252]	; (8010990 <pbuf_realloc+0x140>)
 8010892:	f240 12f7 	movw	r2, #503	; 0x1f7
 8010896:	4941      	ldr	r1, [pc, #260]	; (801099c <pbuf_realloc+0x14c>)
 8010898:	483f      	ldr	r0, [pc, #252]	; (8010998 <pbuf_realloc+0x148>)
 801089a:	f004 ff01 	bl	80156a0 <iprintf>
              p->type == PBUF_ROM ||
              p->type == PBUF_RAM ||
              p->type == PBUF_REF);

  /* desired length larger than current length? */
  if (new_len >= p->tot_len) {
 801089e:	687b      	ldr	r3, [r7, #4]
 80108a0:	891b      	ldrh	r3, [r3, #8]
 80108a2:	887a      	ldrh	r2, [r7, #2]
 80108a4:	429a      	cmp	r2, r3
 80108a6:	d26f      	bcs.n	8010988 <pbuf_realloc+0x138>
    return;
  }

  /* the pbuf chain grows by (new_len - p->tot_len) bytes
   * (which may be negative in case of shrinking) */
  grow = new_len - p->tot_len;
 80108a8:	887b      	ldrh	r3, [r7, #2]
 80108aa:	687a      	ldr	r2, [r7, #4]
 80108ac:	8912      	ldrh	r2, [r2, #8]
 80108ae:	1a9b      	subs	r3, r3, r2
 80108b0:	60fb      	str	r3, [r7, #12]

  /* first, step over any pbufs that should remain in the chain */
  rem_len = new_len;
 80108b2:	887b      	ldrh	r3, [r7, #2]
 80108b4:	827b      	strh	r3, [r7, #18]
  q = p;
 80108b6:	687b      	ldr	r3, [r7, #4]
 80108b8:	617b      	str	r3, [r7, #20]
  /* should this pbuf be kept? */
  while (rem_len > q->len) {
 80108ba:	e025      	b.n	8010908 <pbuf_realloc+0xb8>
    /* decrease remaining length by pbuf length */
    rem_len -= q->len;
 80108bc:	697b      	ldr	r3, [r7, #20]
 80108be:	895b      	ldrh	r3, [r3, #10]
 80108c0:	8a7a      	ldrh	r2, [r7, #18]
 80108c2:	1ad3      	subs	r3, r2, r3
 80108c4:	827b      	strh	r3, [r7, #18]
    /* decrease total length indicator */
    LWIP_ASSERT("grow < max_u16_t", grow < 0xffff);
 80108c6:	68fb      	ldr	r3, [r7, #12]
 80108c8:	f64f 72fe 	movw	r2, #65534	; 0xfffe
 80108cc:	4293      	cmp	r3, r2
 80108ce:	dd06      	ble.n	80108de <pbuf_realloc+0x8e>
 80108d0:	4b2f      	ldr	r3, [pc, #188]	; (8010990 <pbuf_realloc+0x140>)
 80108d2:	f240 220b 	movw	r2, #523	; 0x20b
 80108d6:	4932      	ldr	r1, [pc, #200]	; (80109a0 <pbuf_realloc+0x150>)
 80108d8:	482f      	ldr	r0, [pc, #188]	; (8010998 <pbuf_realloc+0x148>)
 80108da:	f004 fee1 	bl	80156a0 <iprintf>
    q->tot_len += (u16_t)grow;
 80108de:	697b      	ldr	r3, [r7, #20]
 80108e0:	891a      	ldrh	r2, [r3, #8]
 80108e2:	68fb      	ldr	r3, [r7, #12]
 80108e4:	b29b      	uxth	r3, r3
 80108e6:	4413      	add	r3, r2
 80108e8:	b29a      	uxth	r2, r3
 80108ea:	697b      	ldr	r3, [r7, #20]
 80108ec:	811a      	strh	r2, [r3, #8]
    /* proceed to next pbuf in chain */
    q = q->next;
 80108ee:	697b      	ldr	r3, [r7, #20]
 80108f0:	681b      	ldr	r3, [r3, #0]
 80108f2:	617b      	str	r3, [r7, #20]
    LWIP_ASSERT("pbuf_realloc: q != NULL", q != NULL);
 80108f4:	697b      	ldr	r3, [r7, #20]
 80108f6:	2b00      	cmp	r3, #0
 80108f8:	d106      	bne.n	8010908 <pbuf_realloc+0xb8>
 80108fa:	4b25      	ldr	r3, [pc, #148]	; (8010990 <pbuf_realloc+0x140>)
 80108fc:	f240 220f 	movw	r2, #527	; 0x20f
 8010900:	4928      	ldr	r1, [pc, #160]	; (80109a4 <pbuf_realloc+0x154>)
 8010902:	4825      	ldr	r0, [pc, #148]	; (8010998 <pbuf_realloc+0x148>)
 8010904:	f004 fecc 	bl	80156a0 <iprintf>
  while (rem_len > q->len) {
 8010908:	697b      	ldr	r3, [r7, #20]
 801090a:	895b      	ldrh	r3, [r3, #10]
 801090c:	8a7a      	ldrh	r2, [r7, #18]
 801090e:	429a      	cmp	r2, r3
 8010910:	d8d4      	bhi.n	80108bc <pbuf_realloc+0x6c>
  /* we have now reached the new last pbuf (in q) */
  /* rem_len == desired length for pbuf q */

  /* shrink allocated memory for PBUF_RAM */
  /* (other types merely adjust their length fields */
  if ((q->type == PBUF_RAM) && (rem_len != q->len)
 8010912:	697b      	ldr	r3, [r7, #20]
 8010914:	7b1b      	ldrb	r3, [r3, #12]
 8010916:	2b00      	cmp	r3, #0
 8010918:	d122      	bne.n	8010960 <pbuf_realloc+0x110>
 801091a:	697b      	ldr	r3, [r7, #20]
 801091c:	895b      	ldrh	r3, [r3, #10]
 801091e:	8a7a      	ldrh	r2, [r7, #18]
 8010920:	429a      	cmp	r2, r3
 8010922:	d01d      	beq.n	8010960 <pbuf_realloc+0x110>
#if LWIP_SUPPORT_CUSTOM_PBUF
      && ((q->flags & PBUF_FLAG_IS_CUSTOM) == 0)
 8010924:	697b      	ldr	r3, [r7, #20]
 8010926:	7b5b      	ldrb	r3, [r3, #13]
 8010928:	f003 0302 	and.w	r3, r3, #2
 801092c:	2b00      	cmp	r3, #0
 801092e:	d117      	bne.n	8010960 <pbuf_realloc+0x110>
#endif /* LWIP_SUPPORT_CUSTOM_PBUF */
     ) {
    /* reallocate and adjust the length of the pbuf that will be split */
    q = (struct pbuf *)mem_trim(q, (u16_t)((u8_t *)q->payload - (u8_t *)q) + rem_len);
 8010930:	697b      	ldr	r3, [r7, #20]
 8010932:	685b      	ldr	r3, [r3, #4]
 8010934:	461a      	mov	r2, r3
 8010936:	697b      	ldr	r3, [r7, #20]
 8010938:	1ad3      	subs	r3, r2, r3
 801093a:	b29a      	uxth	r2, r3
 801093c:	8a7b      	ldrh	r3, [r7, #18]
 801093e:	4413      	add	r3, r2
 8010940:	b29b      	uxth	r3, r3
 8010942:	4619      	mov	r1, r3
 8010944:	6978      	ldr	r0, [r7, #20]
 8010946:	f7ff f977 	bl	800fc38 <mem_trim>
 801094a:	6178      	str	r0, [r7, #20]
    LWIP_ASSERT("mem_trim returned q == NULL", q != NULL);
 801094c:	697b      	ldr	r3, [r7, #20]
 801094e:	2b00      	cmp	r3, #0
 8010950:	d106      	bne.n	8010960 <pbuf_realloc+0x110>
 8010952:	4b0f      	ldr	r3, [pc, #60]	; (8010990 <pbuf_realloc+0x140>)
 8010954:	f240 221d 	movw	r2, #541	; 0x21d
 8010958:	4913      	ldr	r1, [pc, #76]	; (80109a8 <pbuf_realloc+0x158>)
 801095a:	480f      	ldr	r0, [pc, #60]	; (8010998 <pbuf_realloc+0x148>)
 801095c:	f004 fea0 	bl	80156a0 <iprintf>
  }
  /* adjust length fields for new last pbuf */
  q->len = rem_len;
 8010960:	697b      	ldr	r3, [r7, #20]
 8010962:	8a7a      	ldrh	r2, [r7, #18]
 8010964:	815a      	strh	r2, [r3, #10]
  q->tot_len = q->len;
 8010966:	697b      	ldr	r3, [r7, #20]
 8010968:	895a      	ldrh	r2, [r3, #10]
 801096a:	697b      	ldr	r3, [r7, #20]
 801096c:	811a      	strh	r2, [r3, #8]

  /* any remaining pbufs in chain? */
  if (q->next != NULL) {
 801096e:	697b      	ldr	r3, [r7, #20]
 8010970:	681b      	ldr	r3, [r3, #0]
 8010972:	2b00      	cmp	r3, #0
 8010974:	d004      	beq.n	8010980 <pbuf_realloc+0x130>
    /* free remaining pbufs in chain */
    pbuf_free(q->next);
 8010976:	697b      	ldr	r3, [r7, #20]
 8010978:	681b      	ldr	r3, [r3, #0]
 801097a:	4618      	mov	r0, r3
 801097c:	f000 f8dc 	bl	8010b38 <pbuf_free>
  }
  /* q is last packet in chain */
  q->next = NULL;
 8010980:	697b      	ldr	r3, [r7, #20]
 8010982:	2200      	movs	r2, #0
 8010984:	601a      	str	r2, [r3, #0]
 8010986:	e000      	b.n	801098a <pbuf_realloc+0x13a>
    return;
 8010988:	bf00      	nop

}
 801098a:	3718      	adds	r7, #24
 801098c:	46bd      	mov	sp, r7
 801098e:	bd80      	pop	{r7, pc}
 8010990:	08017ce0 	.word	0x08017ce0
 8010994:	08017e9c 	.word	0x08017e9c
 8010998:	08017d2c 	.word	0x08017d2c
 801099c:	08017eb4 	.word	0x08017eb4
 80109a0:	08017ed0 	.word	0x08017ed0
 80109a4:	08017ee4 	.word	0x08017ee4
 80109a8:	08017efc 	.word	0x08017efc

080109ac <pbuf_header_impl>:
 * @return non-zero on failure, zero on success.
 *
 */
static u8_t
pbuf_header_impl(struct pbuf *p, s16_t header_size_increment, u8_t force)
{
 80109ac:	b580      	push	{r7, lr}
 80109ae:	b084      	sub	sp, #16
 80109b0:	af00      	add	r7, sp, #0
 80109b2:	6078      	str	r0, [r7, #4]
 80109b4:	460b      	mov	r3, r1
 80109b6:	807b      	strh	r3, [r7, #2]
 80109b8:	4613      	mov	r3, r2
 80109ba:	707b      	strb	r3, [r7, #1]
  u16_t type;
  void *payload;
  u16_t increment_magnitude;

  LWIP_ASSERT("p != NULL", p != NULL);
 80109bc:	687b      	ldr	r3, [r7, #4]
 80109be:	2b00      	cmp	r3, #0
 80109c0:	d106      	bne.n	80109d0 <pbuf_header_impl+0x24>
 80109c2:	4b46      	ldr	r3, [pc, #280]	; (8010adc <pbuf_header_impl+0x130>)
 80109c4:	f240 223f 	movw	r2, #575	; 0x23f
 80109c8:	4945      	ldr	r1, [pc, #276]	; (8010ae0 <pbuf_header_impl+0x134>)
 80109ca:	4846      	ldr	r0, [pc, #280]	; (8010ae4 <pbuf_header_impl+0x138>)
 80109cc:	f004 fe68 	bl	80156a0 <iprintf>
  if ((header_size_increment == 0) || (p == NULL)) {
 80109d0:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 80109d4:	2b00      	cmp	r3, #0
 80109d6:	d002      	beq.n	80109de <pbuf_header_impl+0x32>
 80109d8:	687b      	ldr	r3, [r7, #4]
 80109da:	2b00      	cmp	r3, #0
 80109dc:	d101      	bne.n	80109e2 <pbuf_header_impl+0x36>
    return 0;
 80109de:	2300      	movs	r3, #0
 80109e0:	e078      	b.n	8010ad4 <pbuf_header_impl+0x128>
  }

  if (header_size_increment < 0) {
 80109e2:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 80109e6:	2b00      	cmp	r3, #0
 80109e8:	da10      	bge.n	8010a0c <pbuf_header_impl+0x60>
    increment_magnitude = (u16_t)-header_size_increment;
 80109ea:	887b      	ldrh	r3, [r7, #2]
 80109ec:	425b      	negs	r3, r3
 80109ee:	81fb      	strh	r3, [r7, #14]
    /* Check that we aren't going to move off the end of the pbuf */
    LWIP_ERROR("increment_magnitude <= p->len", (increment_magnitude <= p->len), return 1;);
 80109f0:	687b      	ldr	r3, [r7, #4]
 80109f2:	895b      	ldrh	r3, [r3, #10]
 80109f4:	89fa      	ldrh	r2, [r7, #14]
 80109f6:	429a      	cmp	r2, r3
 80109f8:	d90a      	bls.n	8010a10 <pbuf_header_impl+0x64>
 80109fa:	4b38      	ldr	r3, [pc, #224]	; (8010adc <pbuf_header_impl+0x130>)
 80109fc:	f240 2247 	movw	r2, #583	; 0x247
 8010a00:	4939      	ldr	r1, [pc, #228]	; (8010ae8 <pbuf_header_impl+0x13c>)
 8010a02:	4838      	ldr	r0, [pc, #224]	; (8010ae4 <pbuf_header_impl+0x138>)
 8010a04:	f004 fe4c 	bl	80156a0 <iprintf>
 8010a08:	2301      	movs	r3, #1
 8010a0a:	e063      	b.n	8010ad4 <pbuf_header_impl+0x128>
  } else {
    increment_magnitude = (u16_t)header_size_increment;
 8010a0c:	887b      	ldrh	r3, [r7, #2]
 8010a0e:	81fb      	strh	r3, [r7, #14]
    LWIP_ASSERT("p->payload - increment_magnitude >= p + SIZEOF_STRUCT_PBUF",
                (u8_t *)p->payload - increment_magnitude >= (u8_t *)p + SIZEOF_STRUCT_PBUF);
#endif
  }

  type = p->type;
 8010a10:	687b      	ldr	r3, [r7, #4]
 8010a12:	7b1b      	ldrb	r3, [r3, #12]
 8010a14:	81bb      	strh	r3, [r7, #12]
  /* remember current payload pointer */
  payload = p->payload;
 8010a16:	687b      	ldr	r3, [r7, #4]
 8010a18:	685b      	ldr	r3, [r3, #4]
 8010a1a:	60bb      	str	r3, [r7, #8]

  /* pbuf types containing payloads? */
  if (type == PBUF_RAM || type == PBUF_POOL) {
 8010a1c:	89bb      	ldrh	r3, [r7, #12]
 8010a1e:	2b00      	cmp	r3, #0
 8010a20:	d002      	beq.n	8010a28 <pbuf_header_impl+0x7c>
 8010a22:	89bb      	ldrh	r3, [r7, #12]
 8010a24:	2b03      	cmp	r3, #3
 8010a26:	d112      	bne.n	8010a4e <pbuf_header_impl+0xa2>
    /* set new payload pointer */
    p->payload = (u8_t *)p->payload - header_size_increment;
 8010a28:	687b      	ldr	r3, [r7, #4]
 8010a2a:	685a      	ldr	r2, [r3, #4]
 8010a2c:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8010a30:	425b      	negs	r3, r3
 8010a32:	441a      	add	r2, r3
 8010a34:	687b      	ldr	r3, [r7, #4]
 8010a36:	605a      	str	r2, [r3, #4]
    /* boundary check fails? */
    if ((u8_t *)p->payload < (u8_t *)p + SIZEOF_STRUCT_PBUF) {
 8010a38:	687b      	ldr	r3, [r7, #4]
 8010a3a:	685a      	ldr	r2, [r3, #4]
 8010a3c:	687b      	ldr	r3, [r7, #4]
 8010a3e:	3310      	adds	r3, #16
 8010a40:	429a      	cmp	r2, r3
 8010a42:	d238      	bcs.n	8010ab6 <pbuf_header_impl+0x10a>
      LWIP_DEBUGF( PBUF_DEBUG | LWIP_DBG_TRACE,
        ("pbuf_header: failed as %p < %p (not enough space for new header size)\n",
        (void *)p->payload, (void *)((u8_t *)p + SIZEOF_STRUCT_PBUF)));
      /* restore old payload pointer */
      p->payload = payload;
 8010a44:	687b      	ldr	r3, [r7, #4]
 8010a46:	68ba      	ldr	r2, [r7, #8]
 8010a48:	605a      	str	r2, [r3, #4]
      /* bail out unsuccessfully */
      return 1;
 8010a4a:	2301      	movs	r3, #1
 8010a4c:	e042      	b.n	8010ad4 <pbuf_header_impl+0x128>
    }
  /* pbuf types referring to external payloads? */
  } else if (type == PBUF_REF || type == PBUF_ROM) {
 8010a4e:	89bb      	ldrh	r3, [r7, #12]
 8010a50:	2b02      	cmp	r3, #2
 8010a52:	d002      	beq.n	8010a5a <pbuf_header_impl+0xae>
 8010a54:	89bb      	ldrh	r3, [r7, #12]
 8010a56:	2b01      	cmp	r3, #1
 8010a58:	d124      	bne.n	8010aa4 <pbuf_header_impl+0xf8>
    /* hide a header in the payload? */
    if ((header_size_increment < 0) && (increment_magnitude <= p->len)) {
 8010a5a:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8010a5e:	2b00      	cmp	r3, #0
 8010a60:	da0d      	bge.n	8010a7e <pbuf_header_impl+0xd2>
 8010a62:	687b      	ldr	r3, [r7, #4]
 8010a64:	895b      	ldrh	r3, [r3, #10]
 8010a66:	89fa      	ldrh	r2, [r7, #14]
 8010a68:	429a      	cmp	r2, r3
 8010a6a:	d808      	bhi.n	8010a7e <pbuf_header_impl+0xd2>
      /* increase payload pointer */
      p->payload = (u8_t *)p->payload - header_size_increment;
 8010a6c:	687b      	ldr	r3, [r7, #4]
 8010a6e:	685a      	ldr	r2, [r3, #4]
 8010a70:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8010a74:	425b      	negs	r3, r3
 8010a76:	441a      	add	r2, r3
 8010a78:	687b      	ldr	r3, [r7, #4]
 8010a7a:	605a      	str	r2, [r3, #4]
 8010a7c:	e011      	b.n	8010aa2 <pbuf_header_impl+0xf6>
    } else if ((header_size_increment > 0) && force) {
 8010a7e:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8010a82:	2b00      	cmp	r3, #0
 8010a84:	dd0b      	ble.n	8010a9e <pbuf_header_impl+0xf2>
 8010a86:	787b      	ldrb	r3, [r7, #1]
 8010a88:	2b00      	cmp	r3, #0
 8010a8a:	d008      	beq.n	8010a9e <pbuf_header_impl+0xf2>
      p->payload = (u8_t *)p->payload - header_size_increment;
 8010a8c:	687b      	ldr	r3, [r7, #4]
 8010a8e:	685a      	ldr	r2, [r3, #4]
 8010a90:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8010a94:	425b      	negs	r3, r3
 8010a96:	441a      	add	r2, r3
 8010a98:	687b      	ldr	r3, [r7, #4]
 8010a9a:	605a      	str	r2, [r3, #4]
 8010a9c:	e001      	b.n	8010aa2 <pbuf_header_impl+0xf6>
    } else {
      /* cannot expand payload to front (yet!)
       * bail out unsuccessfully */
      return 1;
 8010a9e:	2301      	movs	r3, #1
 8010aa0:	e018      	b.n	8010ad4 <pbuf_header_impl+0x128>
    if ((header_size_increment < 0) && (increment_magnitude <= p->len)) {
 8010aa2:	e008      	b.n	8010ab6 <pbuf_header_impl+0x10a>
    }
  } else {
    /* Unknown type */
    LWIP_ASSERT("bad pbuf type", 0);
 8010aa4:	4b0d      	ldr	r3, [pc, #52]	; (8010adc <pbuf_header_impl+0x130>)
 8010aa6:	f240 2277 	movw	r2, #631	; 0x277
 8010aaa:	4910      	ldr	r1, [pc, #64]	; (8010aec <pbuf_header_impl+0x140>)
 8010aac:	480d      	ldr	r0, [pc, #52]	; (8010ae4 <pbuf_header_impl+0x138>)
 8010aae:	f004 fdf7 	bl	80156a0 <iprintf>
    return 1;
 8010ab2:	2301      	movs	r3, #1
 8010ab4:	e00e      	b.n	8010ad4 <pbuf_header_impl+0x128>
  }
  /* modify pbuf length fields */
  p->len += header_size_increment;
 8010ab6:	687b      	ldr	r3, [r7, #4]
 8010ab8:	895a      	ldrh	r2, [r3, #10]
 8010aba:	887b      	ldrh	r3, [r7, #2]
 8010abc:	4413      	add	r3, r2
 8010abe:	b29a      	uxth	r2, r3
 8010ac0:	687b      	ldr	r3, [r7, #4]
 8010ac2:	815a      	strh	r2, [r3, #10]
  p->tot_len += header_size_increment;
 8010ac4:	687b      	ldr	r3, [r7, #4]
 8010ac6:	891a      	ldrh	r2, [r3, #8]
 8010ac8:	887b      	ldrh	r3, [r7, #2]
 8010aca:	4413      	add	r3, r2
 8010acc:	b29a      	uxth	r2, r3
 8010ace:	687b      	ldr	r3, [r7, #4]
 8010ad0:	811a      	strh	r2, [r3, #8]

  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_header: old %p new %p (%"S16_F")\n",
    (void *)payload, (void *)p->payload, header_size_increment));

  return 0;
 8010ad2:	2300      	movs	r3, #0
}
 8010ad4:	4618      	mov	r0, r3
 8010ad6:	3710      	adds	r7, #16
 8010ad8:	46bd      	mov	sp, r7
 8010ada:	bd80      	pop	{r7, pc}
 8010adc:	08017ce0 	.word	0x08017ce0
 8010ae0:	08017f18 	.word	0x08017f18
 8010ae4:	08017d2c 	.word	0x08017d2c
 8010ae8:	08017f24 	.word	0x08017f24
 8010aec:	08017f44 	.word	0x08017f44

08010af0 <pbuf_header>:
 * @return non-zero on failure, zero on success.
 *
 */
u8_t
pbuf_header(struct pbuf *p, s16_t header_size_increment)
{
 8010af0:	b580      	push	{r7, lr}
 8010af2:	b082      	sub	sp, #8
 8010af4:	af00      	add	r7, sp, #0
 8010af6:	6078      	str	r0, [r7, #4]
 8010af8:	460b      	mov	r3, r1
 8010afa:	807b      	strh	r3, [r7, #2]
   return pbuf_header_impl(p, header_size_increment, 0);
 8010afc:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8010b00:	2200      	movs	r2, #0
 8010b02:	4619      	mov	r1, r3
 8010b04:	6878      	ldr	r0, [r7, #4]
 8010b06:	f7ff ff51 	bl	80109ac <pbuf_header_impl>
 8010b0a:	4603      	mov	r3, r0
}
 8010b0c:	4618      	mov	r0, r3
 8010b0e:	3708      	adds	r7, #8
 8010b10:	46bd      	mov	sp, r7
 8010b12:	bd80      	pop	{r7, pc}

08010b14 <pbuf_header_force>:
 * Same as pbuf_header but does not check if 'header_size > 0' is allowed.
 * This is used internally only, to allow PBUF_REF for RX.
 */
u8_t
pbuf_header_force(struct pbuf *p, s16_t header_size_increment)
{
 8010b14:	b580      	push	{r7, lr}
 8010b16:	b082      	sub	sp, #8
 8010b18:	af00      	add	r7, sp, #0
 8010b1a:	6078      	str	r0, [r7, #4]
 8010b1c:	460b      	mov	r3, r1
 8010b1e:	807b      	strh	r3, [r7, #2]
   return pbuf_header_impl(p, header_size_increment, 1);
 8010b20:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8010b24:	2201      	movs	r2, #1
 8010b26:	4619      	mov	r1, r3
 8010b28:	6878      	ldr	r0, [r7, #4]
 8010b2a:	f7ff ff3f 	bl	80109ac <pbuf_header_impl>
 8010b2e:	4603      	mov	r3, r0
}
 8010b30:	4618      	mov	r0, r3
 8010b32:	3708      	adds	r7, #8
 8010b34:	46bd      	mov	sp, r7
 8010b36:	bd80      	pop	{r7, pc}

08010b38 <pbuf_free>:
 * 1->1->1 becomes .......
 *
 */
u8_t
pbuf_free(struct pbuf *p)
{
 8010b38:	b580      	push	{r7, lr}
 8010b3a:	b086      	sub	sp, #24
 8010b3c:	af00      	add	r7, sp, #0
 8010b3e:	6078      	str	r0, [r7, #4]
  u16_t type;
  struct pbuf *q;
  u8_t count;

  if (p == NULL) {
 8010b40:	687b      	ldr	r3, [r7, #4]
 8010b42:	2b00      	cmp	r3, #0
 8010b44:	d10b      	bne.n	8010b5e <pbuf_free+0x26>
    LWIP_ASSERT("p != NULL", p != NULL);
 8010b46:	687b      	ldr	r3, [r7, #4]
 8010b48:	2b00      	cmp	r3, #0
 8010b4a:	d106      	bne.n	8010b5a <pbuf_free+0x22>
 8010b4c:	4b3e      	ldr	r3, [pc, #248]	; (8010c48 <pbuf_free+0x110>)
 8010b4e:	f240 22d2 	movw	r2, #722	; 0x2d2
 8010b52:	493e      	ldr	r1, [pc, #248]	; (8010c4c <pbuf_free+0x114>)
 8010b54:	483e      	ldr	r0, [pc, #248]	; (8010c50 <pbuf_free+0x118>)
 8010b56:	f004 fda3 	bl	80156a0 <iprintf>
    /* if assertions are disabled, proceed with debug output */
    LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_LEVEL_SERIOUS,
      ("pbuf_free(p == NULL) was called.\n"));
    return 0;
 8010b5a:	2300      	movs	r3, #0
 8010b5c:	e070      	b.n	8010c40 <pbuf_free+0x108>
  }
  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_free(%p)\n", (void *)p));

  PERF_START;

  LWIP_ASSERT("pbuf_free: sane type",
 8010b5e:	687b      	ldr	r3, [r7, #4]
 8010b60:	7b1b      	ldrb	r3, [r3, #12]
 8010b62:	2b00      	cmp	r3, #0
 8010b64:	d012      	beq.n	8010b8c <pbuf_free+0x54>
 8010b66:	687b      	ldr	r3, [r7, #4]
 8010b68:	7b1b      	ldrb	r3, [r3, #12]
 8010b6a:	2b01      	cmp	r3, #1
 8010b6c:	d00e      	beq.n	8010b8c <pbuf_free+0x54>
 8010b6e:	687b      	ldr	r3, [r7, #4]
 8010b70:	7b1b      	ldrb	r3, [r3, #12]
 8010b72:	2b02      	cmp	r3, #2
 8010b74:	d00a      	beq.n	8010b8c <pbuf_free+0x54>
 8010b76:	687b      	ldr	r3, [r7, #4]
 8010b78:	7b1b      	ldrb	r3, [r3, #12]
 8010b7a:	2b03      	cmp	r3, #3
 8010b7c:	d006      	beq.n	8010b8c <pbuf_free+0x54>
 8010b7e:	4b32      	ldr	r3, [pc, #200]	; (8010c48 <pbuf_free+0x110>)
 8010b80:	f240 22de 	movw	r2, #734	; 0x2de
 8010b84:	4933      	ldr	r1, [pc, #204]	; (8010c54 <pbuf_free+0x11c>)
 8010b86:	4832      	ldr	r0, [pc, #200]	; (8010c50 <pbuf_free+0x118>)
 8010b88:	f004 fd8a 	bl	80156a0 <iprintf>
    p->type == PBUF_RAM || p->type == PBUF_ROM ||
    p->type == PBUF_REF || p->type == PBUF_POOL);

  count = 0;
 8010b8c:	2300      	movs	r3, #0
 8010b8e:	75fb      	strb	r3, [r7, #23]
  /* de-allocate all consecutive pbufs from the head of the chain that
   * obtain a zero reference count after decrementing*/
  while (p != NULL) {
 8010b90:	e052      	b.n	8010c38 <pbuf_free+0x100>
    /* Since decrementing ref cannot be guaranteed to be a single machine operation
     * we must protect it. We put the new ref into a local variable to prevent
     * further protection. */
    SYS_ARCH_PROTECT(old_level);
    /* all pbufs in a chain are referenced at least once */
    LWIP_ASSERT("pbuf_free: p->ref > 0", p->ref > 0);
 8010b92:	687b      	ldr	r3, [r7, #4]
 8010b94:	89db      	ldrh	r3, [r3, #14]
 8010b96:	2b00      	cmp	r3, #0
 8010b98:	d106      	bne.n	8010ba8 <pbuf_free+0x70>
 8010b9a:	4b2b      	ldr	r3, [pc, #172]	; (8010c48 <pbuf_free+0x110>)
 8010b9c:	f240 22eb 	movw	r2, #747	; 0x2eb
 8010ba0:	492d      	ldr	r1, [pc, #180]	; (8010c58 <pbuf_free+0x120>)
 8010ba2:	482b      	ldr	r0, [pc, #172]	; (8010c50 <pbuf_free+0x118>)
 8010ba4:	f004 fd7c 	bl	80156a0 <iprintf>
    /* decrease reference count (number of pointers to pbuf) */
    ref = --(p->ref);
 8010ba8:	687b      	ldr	r3, [r7, #4]
 8010baa:	89db      	ldrh	r3, [r3, #14]
 8010bac:	3b01      	subs	r3, #1
 8010bae:	b29a      	uxth	r2, r3
 8010bb0:	687b      	ldr	r3, [r7, #4]
 8010bb2:	81da      	strh	r2, [r3, #14]
 8010bb4:	687b      	ldr	r3, [r7, #4]
 8010bb6:	89db      	ldrh	r3, [r3, #14]
 8010bb8:	82bb      	strh	r3, [r7, #20]
    SYS_ARCH_UNPROTECT(old_level);
    /* this pbuf is no longer referenced to? */
    if (ref == 0) {
 8010bba:	8abb      	ldrh	r3, [r7, #20]
 8010bbc:	2b00      	cmp	r3, #0
 8010bbe:	d139      	bne.n	8010c34 <pbuf_free+0xfc>
      /* remember next pbuf in chain for next iteration */
      q = p->next;
 8010bc0:	687b      	ldr	r3, [r7, #4]
 8010bc2:	681b      	ldr	r3, [r3, #0]
 8010bc4:	613b      	str	r3, [r7, #16]
      LWIP_DEBUGF( PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_free: deallocating %p\n", (void *)p));
      type = p->type;
 8010bc6:	687b      	ldr	r3, [r7, #4]
 8010bc8:	7b1b      	ldrb	r3, [r3, #12]
 8010bca:	81fb      	strh	r3, [r7, #14]
#if LWIP_SUPPORT_CUSTOM_PBUF
      /* is this a custom pbuf? */
      if ((p->flags & PBUF_FLAG_IS_CUSTOM) != 0) {
 8010bcc:	687b      	ldr	r3, [r7, #4]
 8010bce:	7b5b      	ldrb	r3, [r3, #13]
 8010bd0:	f003 0302 	and.w	r3, r3, #2
 8010bd4:	2b00      	cmp	r3, #0
 8010bd6:	d011      	beq.n	8010bfc <pbuf_free+0xc4>
        struct pbuf_custom *pc = (struct pbuf_custom*)p;
 8010bd8:	687b      	ldr	r3, [r7, #4]
 8010bda:	60bb      	str	r3, [r7, #8]
        LWIP_ASSERT("pc->custom_free_function != NULL", pc->custom_free_function != NULL);
 8010bdc:	68bb      	ldr	r3, [r7, #8]
 8010bde:	691b      	ldr	r3, [r3, #16]
 8010be0:	2b00      	cmp	r3, #0
 8010be2:	d106      	bne.n	8010bf2 <pbuf_free+0xba>
 8010be4:	4b18      	ldr	r3, [pc, #96]	; (8010c48 <pbuf_free+0x110>)
 8010be6:	f240 22f9 	movw	r2, #761	; 0x2f9
 8010bea:	491c      	ldr	r1, [pc, #112]	; (8010c5c <pbuf_free+0x124>)
 8010bec:	4818      	ldr	r0, [pc, #96]	; (8010c50 <pbuf_free+0x118>)
 8010bee:	f004 fd57 	bl	80156a0 <iprintf>
        pc->custom_free_function(p);
 8010bf2:	68bb      	ldr	r3, [r7, #8]
 8010bf4:	691b      	ldr	r3, [r3, #16]
 8010bf6:	6878      	ldr	r0, [r7, #4]
 8010bf8:	4798      	blx	r3
 8010bfa:	e015      	b.n	8010c28 <pbuf_free+0xf0>
      } else
#endif /* LWIP_SUPPORT_CUSTOM_PBUF */
      {
        /* is this a pbuf from the pool? */
        if (type == PBUF_POOL) {
 8010bfc:	89fb      	ldrh	r3, [r7, #14]
 8010bfe:	2b03      	cmp	r3, #3
 8010c00:	d104      	bne.n	8010c0c <pbuf_free+0xd4>
          memp_free(MEMP_PBUF_POOL, p);
 8010c02:	6879      	ldr	r1, [r7, #4]
 8010c04:	2005      	movs	r0, #5
 8010c06:	f7ff fa9b 	bl	8010140 <memp_free>
 8010c0a:	e00d      	b.n	8010c28 <pbuf_free+0xf0>
        /* is this a ROM or RAM referencing pbuf? */
        } else if (type == PBUF_ROM || type == PBUF_REF) {
 8010c0c:	89fb      	ldrh	r3, [r7, #14]
 8010c0e:	2b01      	cmp	r3, #1
 8010c10:	d002      	beq.n	8010c18 <pbuf_free+0xe0>
 8010c12:	89fb      	ldrh	r3, [r7, #14]
 8010c14:	2b02      	cmp	r3, #2
 8010c16:	d104      	bne.n	8010c22 <pbuf_free+0xea>
          memp_free(MEMP_PBUF, p);
 8010c18:	6879      	ldr	r1, [r7, #4]
 8010c1a:	2004      	movs	r0, #4
 8010c1c:	f7ff fa90 	bl	8010140 <memp_free>
 8010c20:	e002      	b.n	8010c28 <pbuf_free+0xf0>
        /* type == PBUF_RAM */
        } else {
          mem_free(p);
 8010c22:	6878      	ldr	r0, [r7, #4]
 8010c24:	f7fe ffa6 	bl	800fb74 <mem_free>
        }
      }
      count++;
 8010c28:	7dfb      	ldrb	r3, [r7, #23]
 8010c2a:	3301      	adds	r3, #1
 8010c2c:	75fb      	strb	r3, [r7, #23]
      /* proceed to next pbuf */
      p = q;
 8010c2e:	693b      	ldr	r3, [r7, #16]
 8010c30:	607b      	str	r3, [r7, #4]
 8010c32:	e001      	b.n	8010c38 <pbuf_free+0x100>
    /* p->ref > 0, this pbuf is still referenced to */
    /* (and so the remaining pbufs in chain as well) */
    } else {
      LWIP_DEBUGF( PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_free: %p has ref %"U16_F", ending here.\n", (void *)p, ref));
      /* stop walking through the chain */
      p = NULL;
 8010c34:	2300      	movs	r3, #0
 8010c36:	607b      	str	r3, [r7, #4]
  while (p != NULL) {
 8010c38:	687b      	ldr	r3, [r7, #4]
 8010c3a:	2b00      	cmp	r3, #0
 8010c3c:	d1a9      	bne.n	8010b92 <pbuf_free+0x5a>
    }
  }
  PERF_STOP("pbuf_free");
  /* return number of de-allocated pbufs */
  return count;
 8010c3e:	7dfb      	ldrb	r3, [r7, #23]
}
 8010c40:	4618      	mov	r0, r3
 8010c42:	3718      	adds	r7, #24
 8010c44:	46bd      	mov	sp, r7
 8010c46:	bd80      	pop	{r7, pc}
 8010c48:	08017ce0 	.word	0x08017ce0
 8010c4c:	08017f18 	.word	0x08017f18
 8010c50:	08017d2c 	.word	0x08017d2c
 8010c54:	08017f54 	.word	0x08017f54
 8010c58:	08017f6c 	.word	0x08017f6c
 8010c5c:	08017f84 	.word	0x08017f84

08010c60 <pbuf_clen>:
 * @param p first pbuf of chain
 * @return the number of pbufs in a chain
 */
u16_t
pbuf_clen(const struct pbuf *p)
{
 8010c60:	b480      	push	{r7}
 8010c62:	b085      	sub	sp, #20
 8010c64:	af00      	add	r7, sp, #0
 8010c66:	6078      	str	r0, [r7, #4]
  u16_t len;

  len = 0;
 8010c68:	2300      	movs	r3, #0
 8010c6a:	81fb      	strh	r3, [r7, #14]
  while (p != NULL) {
 8010c6c:	e005      	b.n	8010c7a <pbuf_clen+0x1a>
    ++len;
 8010c6e:	89fb      	ldrh	r3, [r7, #14]
 8010c70:	3301      	adds	r3, #1
 8010c72:	81fb      	strh	r3, [r7, #14]
    p = p->next;
 8010c74:	687b      	ldr	r3, [r7, #4]
 8010c76:	681b      	ldr	r3, [r3, #0]
 8010c78:	607b      	str	r3, [r7, #4]
  while (p != NULL) {
 8010c7a:	687b      	ldr	r3, [r7, #4]
 8010c7c:	2b00      	cmp	r3, #0
 8010c7e:	d1f6      	bne.n	8010c6e <pbuf_clen+0xe>
  }
  return len;
 8010c80:	89fb      	ldrh	r3, [r7, #14]
}
 8010c82:	4618      	mov	r0, r3
 8010c84:	3714      	adds	r7, #20
 8010c86:	46bd      	mov	sp, r7
 8010c88:	bc80      	pop	{r7}
 8010c8a:	4770      	bx	lr

08010c8c <pbuf_ref>:
 * @param p pbuf to increase reference counter of
 *
 */
void
pbuf_ref(struct pbuf *p)
{
 8010c8c:	b580      	push	{r7, lr}
 8010c8e:	b082      	sub	sp, #8
 8010c90:	af00      	add	r7, sp, #0
 8010c92:	6078      	str	r0, [r7, #4]
  /* pbuf given? */
  if (p != NULL) {
 8010c94:	687b      	ldr	r3, [r7, #4]
 8010c96:	2b00      	cmp	r3, #0
 8010c98:	d010      	beq.n	8010cbc <pbuf_ref+0x30>
    SYS_ARCH_INC(p->ref, 1);
 8010c9a:	687b      	ldr	r3, [r7, #4]
 8010c9c:	89db      	ldrh	r3, [r3, #14]
 8010c9e:	3301      	adds	r3, #1
 8010ca0:	b29a      	uxth	r2, r3
 8010ca2:	687b      	ldr	r3, [r7, #4]
 8010ca4:	81da      	strh	r2, [r3, #14]
    LWIP_ASSERT("pbuf ref overflow", p->ref > 0);
 8010ca6:	687b      	ldr	r3, [r7, #4]
 8010ca8:	89db      	ldrh	r3, [r3, #14]
 8010caa:	2b00      	cmp	r3, #0
 8010cac:	d106      	bne.n	8010cbc <pbuf_ref+0x30>
 8010cae:	4b05      	ldr	r3, [pc, #20]	; (8010cc4 <pbuf_ref+0x38>)
 8010cb0:	f240 3239 	movw	r2, #825	; 0x339
 8010cb4:	4904      	ldr	r1, [pc, #16]	; (8010cc8 <pbuf_ref+0x3c>)
 8010cb6:	4805      	ldr	r0, [pc, #20]	; (8010ccc <pbuf_ref+0x40>)
 8010cb8:	f004 fcf2 	bl	80156a0 <iprintf>
  }
}
 8010cbc:	bf00      	nop
 8010cbe:	3708      	adds	r7, #8
 8010cc0:	46bd      	mov	sp, r7
 8010cc2:	bd80      	pop	{r7, pc}
 8010cc4:	08017ce0 	.word	0x08017ce0
 8010cc8:	08017fa8 	.word	0x08017fa8
 8010ccc:	08017d2c 	.word	0x08017d2c

08010cd0 <pbuf_cat>:
 *
 * @see pbuf_chain()
 */
void
pbuf_cat(struct pbuf *h, struct pbuf *t)
{
 8010cd0:	b580      	push	{r7, lr}
 8010cd2:	b084      	sub	sp, #16
 8010cd4:	af00      	add	r7, sp, #0
 8010cd6:	6078      	str	r0, [r7, #4]
 8010cd8:	6039      	str	r1, [r7, #0]
  struct pbuf *p;

  LWIP_ERROR("(h != NULL) && (t != NULL) (programmer violates API)",
 8010cda:	687b      	ldr	r3, [r7, #4]
 8010cdc:	2b00      	cmp	r3, #0
 8010cde:	d002      	beq.n	8010ce6 <pbuf_cat+0x16>
 8010ce0:	683b      	ldr	r3, [r7, #0]
 8010ce2:	2b00      	cmp	r3, #0
 8010ce4:	d107      	bne.n	8010cf6 <pbuf_cat+0x26>
 8010ce6:	4b20      	ldr	r3, [pc, #128]	; (8010d68 <pbuf_cat+0x98>)
 8010ce8:	f240 324d 	movw	r2, #845	; 0x34d
 8010cec:	491f      	ldr	r1, [pc, #124]	; (8010d6c <pbuf_cat+0x9c>)
 8010cee:	4820      	ldr	r0, [pc, #128]	; (8010d70 <pbuf_cat+0xa0>)
 8010cf0:	f004 fcd6 	bl	80156a0 <iprintf>
 8010cf4:	e034      	b.n	8010d60 <pbuf_cat+0x90>
             ((h != NULL) && (t != NULL)), return;);

  /* proceed to last pbuf of chain */
  for (p = h; p->next != NULL; p = p->next) {
 8010cf6:	687b      	ldr	r3, [r7, #4]
 8010cf8:	60fb      	str	r3, [r7, #12]
 8010cfa:	e00a      	b.n	8010d12 <pbuf_cat+0x42>
    /* add total length of second chain to all totals of first chain */
    p->tot_len += t->tot_len;
 8010cfc:	68fb      	ldr	r3, [r7, #12]
 8010cfe:	891a      	ldrh	r2, [r3, #8]
 8010d00:	683b      	ldr	r3, [r7, #0]
 8010d02:	891b      	ldrh	r3, [r3, #8]
 8010d04:	4413      	add	r3, r2
 8010d06:	b29a      	uxth	r2, r3
 8010d08:	68fb      	ldr	r3, [r7, #12]
 8010d0a:	811a      	strh	r2, [r3, #8]
  for (p = h; p->next != NULL; p = p->next) {
 8010d0c:	68fb      	ldr	r3, [r7, #12]
 8010d0e:	681b      	ldr	r3, [r3, #0]
 8010d10:	60fb      	str	r3, [r7, #12]
 8010d12:	68fb      	ldr	r3, [r7, #12]
 8010d14:	681b      	ldr	r3, [r3, #0]
 8010d16:	2b00      	cmp	r3, #0
 8010d18:	d1f0      	bne.n	8010cfc <pbuf_cat+0x2c>
  }
  /* { p is last pbuf of first h chain, p->next == NULL } */
  LWIP_ASSERT("p->tot_len == p->len (of last pbuf in chain)", p->tot_len == p->len);
 8010d1a:	68fb      	ldr	r3, [r7, #12]
 8010d1c:	891a      	ldrh	r2, [r3, #8]
 8010d1e:	68fb      	ldr	r3, [r7, #12]
 8010d20:	895b      	ldrh	r3, [r3, #10]
 8010d22:	429a      	cmp	r2, r3
 8010d24:	d006      	beq.n	8010d34 <pbuf_cat+0x64>
 8010d26:	4b10      	ldr	r3, [pc, #64]	; (8010d68 <pbuf_cat+0x98>)
 8010d28:	f240 3255 	movw	r2, #853	; 0x355
 8010d2c:	4911      	ldr	r1, [pc, #68]	; (8010d74 <pbuf_cat+0xa4>)
 8010d2e:	4810      	ldr	r0, [pc, #64]	; (8010d70 <pbuf_cat+0xa0>)
 8010d30:	f004 fcb6 	bl	80156a0 <iprintf>
  LWIP_ASSERT("p->next == NULL", p->next == NULL);
 8010d34:	68fb      	ldr	r3, [r7, #12]
 8010d36:	681b      	ldr	r3, [r3, #0]
 8010d38:	2b00      	cmp	r3, #0
 8010d3a:	d006      	beq.n	8010d4a <pbuf_cat+0x7a>
 8010d3c:	4b0a      	ldr	r3, [pc, #40]	; (8010d68 <pbuf_cat+0x98>)
 8010d3e:	f240 3256 	movw	r2, #854	; 0x356
 8010d42:	490d      	ldr	r1, [pc, #52]	; (8010d78 <pbuf_cat+0xa8>)
 8010d44:	480a      	ldr	r0, [pc, #40]	; (8010d70 <pbuf_cat+0xa0>)
 8010d46:	f004 fcab 	bl	80156a0 <iprintf>
  /* add total length of second chain to last pbuf total of first chain */
  p->tot_len += t->tot_len;
 8010d4a:	68fb      	ldr	r3, [r7, #12]
 8010d4c:	891a      	ldrh	r2, [r3, #8]
 8010d4e:	683b      	ldr	r3, [r7, #0]
 8010d50:	891b      	ldrh	r3, [r3, #8]
 8010d52:	4413      	add	r3, r2
 8010d54:	b29a      	uxth	r2, r3
 8010d56:	68fb      	ldr	r3, [r7, #12]
 8010d58:	811a      	strh	r2, [r3, #8]
  /* chain last pbuf of head (p) with first of tail (t) */
  p->next = t;
 8010d5a:	68fb      	ldr	r3, [r7, #12]
 8010d5c:	683a      	ldr	r2, [r7, #0]
 8010d5e:	601a      	str	r2, [r3, #0]
  /* p->next now references t, but the caller will drop its reference to t,
   * so netto there is no change to the reference count of t.
   */
}
 8010d60:	3710      	adds	r7, #16
 8010d62:	46bd      	mov	sp, r7
 8010d64:	bd80      	pop	{r7, pc}
 8010d66:	bf00      	nop
 8010d68:	08017ce0 	.word	0x08017ce0
 8010d6c:	08017fbc 	.word	0x08017fbc
 8010d70:	08017d2c 	.word	0x08017d2c
 8010d74:	08017ff4 	.word	0x08017ff4
 8010d78:	08018024 	.word	0x08018024

08010d7c <pbuf_chain>:
 * The ->ref field of the first pbuf of the tail chain is adjusted.
 *
 */
void
pbuf_chain(struct pbuf *h, struct pbuf *t)
{
 8010d7c:	b580      	push	{r7, lr}
 8010d7e:	b082      	sub	sp, #8
 8010d80:	af00      	add	r7, sp, #0
 8010d82:	6078      	str	r0, [r7, #4]
 8010d84:	6039      	str	r1, [r7, #0]
  pbuf_cat(h, t);
 8010d86:	6839      	ldr	r1, [r7, #0]
 8010d88:	6878      	ldr	r0, [r7, #4]
 8010d8a:	f7ff ffa1 	bl	8010cd0 <pbuf_cat>
  /* t is now referenced by h */
  pbuf_ref(t);
 8010d8e:	6838      	ldr	r0, [r7, #0]
 8010d90:	f7ff ff7c 	bl	8010c8c <pbuf_ref>
  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_chain: %p references %p\n", (void *)h, (void *)t));
}
 8010d94:	bf00      	nop
 8010d96:	3708      	adds	r7, #8
 8010d98:	46bd      	mov	sp, r7
 8010d9a:	bd80      	pop	{r7, pc}

08010d9c <pbuf_copy>:
 *         ERR_ARG if one of the pbufs is NULL or p_to is not big
 *                 enough to hold p_from
 */
err_t
pbuf_copy(struct pbuf *p_to, const struct pbuf *p_from)
{
 8010d9c:	b580      	push	{r7, lr}
 8010d9e:	b084      	sub	sp, #16
 8010da0:	af00      	add	r7, sp, #0
 8010da2:	6078      	str	r0, [r7, #4]
 8010da4:	6039      	str	r1, [r7, #0]
  u16_t offset_to=0, offset_from=0, len;
 8010da6:	2300      	movs	r3, #0
 8010da8:	81fb      	strh	r3, [r7, #14]
 8010daa:	2300      	movs	r3, #0
 8010dac:	81bb      	strh	r3, [r7, #12]

  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_copy(%p, %p)\n",
    (const void*)p_to, (const void*)p_from));

  /* is the target big enough to hold the source? */
  LWIP_ERROR("pbuf_copy: target not big enough to hold source", ((p_to != NULL) &&
 8010dae:	687b      	ldr	r3, [r7, #4]
 8010db0:	2b00      	cmp	r3, #0
 8010db2:	d008      	beq.n	8010dc6 <pbuf_copy+0x2a>
 8010db4:	683b      	ldr	r3, [r7, #0]
 8010db6:	2b00      	cmp	r3, #0
 8010db8:	d005      	beq.n	8010dc6 <pbuf_copy+0x2a>
 8010dba:	687b      	ldr	r3, [r7, #4]
 8010dbc:	891a      	ldrh	r2, [r3, #8]
 8010dbe:	683b      	ldr	r3, [r7, #0]
 8010dc0:	891b      	ldrh	r3, [r3, #8]
 8010dc2:	429a      	cmp	r2, r3
 8010dc4:	d209      	bcs.n	8010dda <pbuf_copy+0x3e>
 8010dc6:	4b54      	ldr	r3, [pc, #336]	; (8010f18 <pbuf_copy+0x17c>)
 8010dc8:	f240 32bd 	movw	r2, #957	; 0x3bd
 8010dcc:	4953      	ldr	r1, [pc, #332]	; (8010f1c <pbuf_copy+0x180>)
 8010dce:	4854      	ldr	r0, [pc, #336]	; (8010f20 <pbuf_copy+0x184>)
 8010dd0:	f004 fc66 	bl	80156a0 <iprintf>
 8010dd4:	f06f 030f 	mvn.w	r3, #15
 8010dd8:	e099      	b.n	8010f0e <pbuf_copy+0x172>

  /* iterate through pbuf chain */
  do
  {
    /* copy one part of the original chain */
    if ((p_to->len - offset_to) >= (p_from->len - offset_from)) {
 8010dda:	687b      	ldr	r3, [r7, #4]
 8010ddc:	895b      	ldrh	r3, [r3, #10]
 8010dde:	461a      	mov	r2, r3
 8010de0:	89fb      	ldrh	r3, [r7, #14]
 8010de2:	1ad2      	subs	r2, r2, r3
 8010de4:	683b      	ldr	r3, [r7, #0]
 8010de6:	895b      	ldrh	r3, [r3, #10]
 8010de8:	4619      	mov	r1, r3
 8010dea:	89bb      	ldrh	r3, [r7, #12]
 8010dec:	1acb      	subs	r3, r1, r3
 8010dee:	429a      	cmp	r2, r3
 8010df0:	db05      	blt.n	8010dfe <pbuf_copy+0x62>
      /* complete current p_from fits into current p_to */
      len = p_from->len - offset_from;
 8010df2:	683b      	ldr	r3, [r7, #0]
 8010df4:	895a      	ldrh	r2, [r3, #10]
 8010df6:	89bb      	ldrh	r3, [r7, #12]
 8010df8:	1ad3      	subs	r3, r2, r3
 8010dfa:	817b      	strh	r3, [r7, #10]
 8010dfc:	e004      	b.n	8010e08 <pbuf_copy+0x6c>
    } else {
      /* current p_from does not fit into current p_to */
      len = p_to->len - offset_to;
 8010dfe:	687b      	ldr	r3, [r7, #4]
 8010e00:	895a      	ldrh	r2, [r3, #10]
 8010e02:	89fb      	ldrh	r3, [r7, #14]
 8010e04:	1ad3      	subs	r3, r2, r3
 8010e06:	817b      	strh	r3, [r7, #10]
    }
    MEMCPY((u8_t*)p_to->payload + offset_to, (u8_t*)p_from->payload + offset_from, len);
 8010e08:	687b      	ldr	r3, [r7, #4]
 8010e0a:	685a      	ldr	r2, [r3, #4]
 8010e0c:	89fb      	ldrh	r3, [r7, #14]
 8010e0e:	18d0      	adds	r0, r2, r3
 8010e10:	683b      	ldr	r3, [r7, #0]
 8010e12:	685a      	ldr	r2, [r3, #4]
 8010e14:	89bb      	ldrh	r3, [r7, #12]
 8010e16:	4413      	add	r3, r2
 8010e18:	897a      	ldrh	r2, [r7, #10]
 8010e1a:	4619      	mov	r1, r3
 8010e1c:	f003 ff37 	bl	8014c8e <memcpy>
    offset_to += len;
 8010e20:	89fa      	ldrh	r2, [r7, #14]
 8010e22:	897b      	ldrh	r3, [r7, #10]
 8010e24:	4413      	add	r3, r2
 8010e26:	81fb      	strh	r3, [r7, #14]
    offset_from += len;
 8010e28:	89ba      	ldrh	r2, [r7, #12]
 8010e2a:	897b      	ldrh	r3, [r7, #10]
 8010e2c:	4413      	add	r3, r2
 8010e2e:	81bb      	strh	r3, [r7, #12]
    LWIP_ASSERT("offset_to <= p_to->len", offset_to <= p_to->len);
 8010e30:	687b      	ldr	r3, [r7, #4]
 8010e32:	895b      	ldrh	r3, [r3, #10]
 8010e34:	89fa      	ldrh	r2, [r7, #14]
 8010e36:	429a      	cmp	r2, r3
 8010e38:	d906      	bls.n	8010e48 <pbuf_copy+0xac>
 8010e3a:	4b37      	ldr	r3, [pc, #220]	; (8010f18 <pbuf_copy+0x17c>)
 8010e3c:	f240 32cd 	movw	r2, #973	; 0x3cd
 8010e40:	4938      	ldr	r1, [pc, #224]	; (8010f24 <pbuf_copy+0x188>)
 8010e42:	4837      	ldr	r0, [pc, #220]	; (8010f20 <pbuf_copy+0x184>)
 8010e44:	f004 fc2c 	bl	80156a0 <iprintf>
    LWIP_ASSERT("offset_from <= p_from->len", offset_from <= p_from->len);
 8010e48:	683b      	ldr	r3, [r7, #0]
 8010e4a:	895b      	ldrh	r3, [r3, #10]
 8010e4c:	89ba      	ldrh	r2, [r7, #12]
 8010e4e:	429a      	cmp	r2, r3
 8010e50:	d906      	bls.n	8010e60 <pbuf_copy+0xc4>
 8010e52:	4b31      	ldr	r3, [pc, #196]	; (8010f18 <pbuf_copy+0x17c>)
 8010e54:	f240 32ce 	movw	r2, #974	; 0x3ce
 8010e58:	4933      	ldr	r1, [pc, #204]	; (8010f28 <pbuf_copy+0x18c>)
 8010e5a:	4831      	ldr	r0, [pc, #196]	; (8010f20 <pbuf_copy+0x184>)
 8010e5c:	f004 fc20 	bl	80156a0 <iprintf>
    if (offset_from >= p_from->len) {
 8010e60:	683b      	ldr	r3, [r7, #0]
 8010e62:	895b      	ldrh	r3, [r3, #10]
 8010e64:	89ba      	ldrh	r2, [r7, #12]
 8010e66:	429a      	cmp	r2, r3
 8010e68:	d304      	bcc.n	8010e74 <pbuf_copy+0xd8>
      /* on to next p_from (if any) */
      offset_from = 0;
 8010e6a:	2300      	movs	r3, #0
 8010e6c:	81bb      	strh	r3, [r7, #12]
      p_from = p_from->next;
 8010e6e:	683b      	ldr	r3, [r7, #0]
 8010e70:	681b      	ldr	r3, [r3, #0]
 8010e72:	603b      	str	r3, [r7, #0]
    }
    if (offset_to == p_to->len) {
 8010e74:	687b      	ldr	r3, [r7, #4]
 8010e76:	895b      	ldrh	r3, [r3, #10]
 8010e78:	89fa      	ldrh	r2, [r7, #14]
 8010e7a:	429a      	cmp	r2, r3
 8010e7c:	d114      	bne.n	8010ea8 <pbuf_copy+0x10c>
      /* on to next p_to (if any) */
      offset_to = 0;
 8010e7e:	2300      	movs	r3, #0
 8010e80:	81fb      	strh	r3, [r7, #14]
      p_to = p_to->next;
 8010e82:	687b      	ldr	r3, [r7, #4]
 8010e84:	681b      	ldr	r3, [r3, #0]
 8010e86:	607b      	str	r3, [r7, #4]
      LWIP_ERROR("p_to != NULL", (p_to != NULL) || (p_from == NULL) , return ERR_ARG;);
 8010e88:	687b      	ldr	r3, [r7, #4]
 8010e8a:	2b00      	cmp	r3, #0
 8010e8c:	d10c      	bne.n	8010ea8 <pbuf_copy+0x10c>
 8010e8e:	683b      	ldr	r3, [r7, #0]
 8010e90:	2b00      	cmp	r3, #0
 8010e92:	d009      	beq.n	8010ea8 <pbuf_copy+0x10c>
 8010e94:	4b20      	ldr	r3, [pc, #128]	; (8010f18 <pbuf_copy+0x17c>)
 8010e96:	f44f 7276 	mov.w	r2, #984	; 0x3d8
 8010e9a:	4924      	ldr	r1, [pc, #144]	; (8010f2c <pbuf_copy+0x190>)
 8010e9c:	4820      	ldr	r0, [pc, #128]	; (8010f20 <pbuf_copy+0x184>)
 8010e9e:	f004 fbff 	bl	80156a0 <iprintf>
 8010ea2:	f06f 030f 	mvn.w	r3, #15
 8010ea6:	e032      	b.n	8010f0e <pbuf_copy+0x172>
    }

    if ((p_from != NULL) && (p_from->len == p_from->tot_len)) {
 8010ea8:	683b      	ldr	r3, [r7, #0]
 8010eaa:	2b00      	cmp	r3, #0
 8010eac:	d013      	beq.n	8010ed6 <pbuf_copy+0x13a>
 8010eae:	683b      	ldr	r3, [r7, #0]
 8010eb0:	895a      	ldrh	r2, [r3, #10]
 8010eb2:	683b      	ldr	r3, [r7, #0]
 8010eb4:	891b      	ldrh	r3, [r3, #8]
 8010eb6:	429a      	cmp	r2, r3
 8010eb8:	d10d      	bne.n	8010ed6 <pbuf_copy+0x13a>
      /* don't copy more than one packet! */
      LWIP_ERROR("pbuf_copy() does not allow packet queues!",
 8010eba:	683b      	ldr	r3, [r7, #0]
 8010ebc:	681b      	ldr	r3, [r3, #0]
 8010ebe:	2b00      	cmp	r3, #0
 8010ec0:	d009      	beq.n	8010ed6 <pbuf_copy+0x13a>
 8010ec2:	4b15      	ldr	r3, [pc, #84]	; (8010f18 <pbuf_copy+0x17c>)
 8010ec4:	f240 32de 	movw	r2, #990	; 0x3de
 8010ec8:	4919      	ldr	r1, [pc, #100]	; (8010f30 <pbuf_copy+0x194>)
 8010eca:	4815      	ldr	r0, [pc, #84]	; (8010f20 <pbuf_copy+0x184>)
 8010ecc:	f004 fbe8 	bl	80156a0 <iprintf>
 8010ed0:	f06f 0305 	mvn.w	r3, #5
 8010ed4:	e01b      	b.n	8010f0e <pbuf_copy+0x172>
                 (p_from->next == NULL), return ERR_VAL;);
    }
    if ((p_to != NULL) && (p_to->len == p_to->tot_len)) {
 8010ed6:	687b      	ldr	r3, [r7, #4]
 8010ed8:	2b00      	cmp	r3, #0
 8010eda:	d013      	beq.n	8010f04 <pbuf_copy+0x168>
 8010edc:	687b      	ldr	r3, [r7, #4]
 8010ede:	895a      	ldrh	r2, [r3, #10]
 8010ee0:	687b      	ldr	r3, [r7, #4]
 8010ee2:	891b      	ldrh	r3, [r3, #8]
 8010ee4:	429a      	cmp	r2, r3
 8010ee6:	d10d      	bne.n	8010f04 <pbuf_copy+0x168>
      /* don't copy more than one packet! */
      LWIP_ERROR("pbuf_copy() does not allow packet queues!",
 8010ee8:	687b      	ldr	r3, [r7, #4]
 8010eea:	681b      	ldr	r3, [r3, #0]
 8010eec:	2b00      	cmp	r3, #0
 8010eee:	d009      	beq.n	8010f04 <pbuf_copy+0x168>
 8010ef0:	4b09      	ldr	r3, [pc, #36]	; (8010f18 <pbuf_copy+0x17c>)
 8010ef2:	f240 32e3 	movw	r2, #995	; 0x3e3
 8010ef6:	490e      	ldr	r1, [pc, #56]	; (8010f30 <pbuf_copy+0x194>)
 8010ef8:	4809      	ldr	r0, [pc, #36]	; (8010f20 <pbuf_copy+0x184>)
 8010efa:	f004 fbd1 	bl	80156a0 <iprintf>
 8010efe:	f06f 0305 	mvn.w	r3, #5
 8010f02:	e004      	b.n	8010f0e <pbuf_copy+0x172>
                  (p_to->next == NULL), return ERR_VAL;);
    }
  } while (p_from);
 8010f04:	683b      	ldr	r3, [r7, #0]
 8010f06:	2b00      	cmp	r3, #0
 8010f08:	f47f af67 	bne.w	8010dda <pbuf_copy+0x3e>
  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_copy: end of chain reached.\n"));
  return ERR_OK;
 8010f0c:	2300      	movs	r3, #0
}
 8010f0e:	4618      	mov	r0, r3
 8010f10:	3710      	adds	r7, #16
 8010f12:	46bd      	mov	sp, r7
 8010f14:	bd80      	pop	{r7, pc}
 8010f16:	bf00      	nop
 8010f18:	08017ce0 	.word	0x08017ce0
 8010f1c:	08018070 	.word	0x08018070
 8010f20:	08017d2c 	.word	0x08017d2c
 8010f24:	080180a0 	.word	0x080180a0
 8010f28:	080180b8 	.word	0x080180b8
 8010f2c:	080180d4 	.word	0x080180d4
 8010f30:	080180e4 	.word	0x080180e4

08010f34 <cyclic_timer>:
 *
 * @param arg unused argument
 */
static void
cyclic_timer(void *arg)
{
 8010f34:	b580      	push	{r7, lr}
 8010f36:	b084      	sub	sp, #16
 8010f38:	af00      	add	r7, sp, #0
 8010f3a:	6078      	str	r0, [r7, #4]
  const struct lwip_cyclic_timer* cyclic = (const struct lwip_cyclic_timer*)arg;
 8010f3c:	687b      	ldr	r3, [r7, #4]
 8010f3e:	60fb      	str	r3, [r7, #12]
#if LWIP_DEBUG_TIMERNAMES
  LWIP_DEBUGF(TIMERS_DEBUG, ("tcpip: %s()\n", cyclic->handler_name));
#endif
  cyclic->handler();
 8010f40:	68fb      	ldr	r3, [r7, #12]
 8010f42:	685b      	ldr	r3, [r3, #4]
 8010f44:	4798      	blx	r3
  sys_timeout(cyclic->interval_ms, cyclic_timer, arg);
 8010f46:	68fb      	ldr	r3, [r7, #12]
 8010f48:	681b      	ldr	r3, [r3, #0]
 8010f4a:	687a      	ldr	r2, [r7, #4]
 8010f4c:	4903      	ldr	r1, [pc, #12]	; (8010f5c <cyclic_timer+0x28>)
 8010f4e:	4618      	mov	r0, r3
 8010f50:	f000 f82e 	bl	8010fb0 <sys_timeout>
}
 8010f54:	bf00      	nop
 8010f56:	3710      	adds	r7, #16
 8010f58:	46bd      	mov	sp, r7
 8010f5a:	bd80      	pop	{r7, pc}
 8010f5c:	08010f35 	.word	0x08010f35

08010f60 <sys_timeouts_init>:

/** Initialize this module */
void sys_timeouts_init(void)
{
 8010f60:	b580      	push	{r7, lr}
 8010f62:	b082      	sub	sp, #8
 8010f64:	af00      	add	r7, sp, #0
  size_t i;
  /* tcp_tmr() at index 0 is started on demand */
  for (i = (LWIP_TCP ? 1 : 0); i < LWIP_ARRAYSIZE(lwip_cyclic_timers); i++) {
 8010f66:	2300      	movs	r3, #0
 8010f68:	607b      	str	r3, [r7, #4]
 8010f6a:	e00e      	b.n	8010f8a <sys_timeouts_init+0x2a>
    /* we have to cast via size_t to get rid of const warning
      (this is OK as cyclic_timer() casts back to const* */
    sys_timeout(lwip_cyclic_timers[i].interval_ms, cyclic_timer, LWIP_CONST_CAST(void*, &lwip_cyclic_timers[i]));
 8010f6c:	4a0d      	ldr	r2, [pc, #52]	; (8010fa4 <sys_timeouts_init+0x44>)
 8010f6e:	687b      	ldr	r3, [r7, #4]
 8010f70:	f852 0033 	ldr.w	r0, [r2, r3, lsl #3]
 8010f74:	687b      	ldr	r3, [r7, #4]
 8010f76:	00db      	lsls	r3, r3, #3
 8010f78:	4a0a      	ldr	r2, [pc, #40]	; (8010fa4 <sys_timeouts_init+0x44>)
 8010f7a:	4413      	add	r3, r2
 8010f7c:	461a      	mov	r2, r3
 8010f7e:	490a      	ldr	r1, [pc, #40]	; (8010fa8 <sys_timeouts_init+0x48>)
 8010f80:	f000 f816 	bl	8010fb0 <sys_timeout>
  for (i = (LWIP_TCP ? 1 : 0); i < LWIP_ARRAYSIZE(lwip_cyclic_timers); i++) {
 8010f84:	687b      	ldr	r3, [r7, #4]
 8010f86:	3301      	adds	r3, #1
 8010f88:	607b      	str	r3, [r7, #4]
 8010f8a:	687b      	ldr	r3, [r7, #4]
 8010f8c:	2b01      	cmp	r3, #1
 8010f8e:	d9ed      	bls.n	8010f6c <sys_timeouts_init+0xc>
  }

  /* Initialise timestamp for sys_check_timeouts */
  timeouts_last_time = sys_now();
 8010f90:	f7fc ff24 	bl	800dddc <sys_now>
 8010f94:	4602      	mov	r2, r0
 8010f96:	4b05      	ldr	r3, [pc, #20]	; (8010fac <sys_timeouts_init+0x4c>)
 8010f98:	601a      	str	r2, [r3, #0]
}
 8010f9a:	bf00      	nop
 8010f9c:	3708      	adds	r7, #8
 8010f9e:	46bd      	mov	sp, r7
 8010fa0:	bd80      	pop	{r7, pc}
 8010fa2:	bf00      	nop
 8010fa4:	08018b64 	.word	0x08018b64
 8010fa8:	08010f35 	.word	0x08010f35
 8010fac:	200004d4 	.word	0x200004d4

08010fb0 <sys_timeout>:
sys_timeout_debug(u32_t msecs, sys_timeout_handler handler, void *arg, const char* handler_name)
#else /* LWIP_DEBUG_TIMERNAMES */
void
sys_timeout(u32_t msecs, sys_timeout_handler handler, void *arg)
#endif /* LWIP_DEBUG_TIMERNAMES */
{
 8010fb0:	b580      	push	{r7, lr}
 8010fb2:	b088      	sub	sp, #32
 8010fb4:	af00      	add	r7, sp, #0
 8010fb6:	60f8      	str	r0, [r7, #12]
 8010fb8:	60b9      	str	r1, [r7, #8]
 8010fba:	607a      	str	r2, [r7, #4]
  struct sys_timeo *timeout, *t;
  u32_t now, diff;

  timeout = (struct sys_timeo *)memp_malloc(MEMP_SYS_TIMEOUT);
 8010fbc:	2003      	movs	r0, #3
 8010fbe:	f7ff f873 	bl	80100a8 <memp_malloc>
 8010fc2:	6178      	str	r0, [r7, #20]
  if (timeout == NULL) {
 8010fc4:	697b      	ldr	r3, [r7, #20]
 8010fc6:	2b00      	cmp	r3, #0
 8010fc8:	d10a      	bne.n	8010fe0 <sys_timeout+0x30>
    LWIP_ASSERT("sys_timeout: timeout != NULL, pool MEMP_SYS_TIMEOUT is empty", timeout != NULL);
 8010fca:	697b      	ldr	r3, [r7, #20]
 8010fcc:	2b00      	cmp	r3, #0
 8010fce:	f040 8084 	bne.w	80110da <sys_timeout+0x12a>
 8010fd2:	4b44      	ldr	r3, [pc, #272]	; (80110e4 <sys_timeout+0x134>)
 8010fd4:	22d4      	movs	r2, #212	; 0xd4
 8010fd6:	4944      	ldr	r1, [pc, #272]	; (80110e8 <sys_timeout+0x138>)
 8010fd8:	4844      	ldr	r0, [pc, #272]	; (80110ec <sys_timeout+0x13c>)
 8010fda:	f004 fb61 	bl	80156a0 <iprintf>
    return;
 8010fde:	e07c      	b.n	80110da <sys_timeout+0x12a>
  }

  now = sys_now();
 8010fe0:	f7fc fefc 	bl	800dddc <sys_now>
 8010fe4:	6138      	str	r0, [r7, #16]
  if (next_timeout == NULL) {
 8010fe6:	4b42      	ldr	r3, [pc, #264]	; (80110f0 <sys_timeout+0x140>)
 8010fe8:	681b      	ldr	r3, [r3, #0]
 8010fea:	2b00      	cmp	r3, #0
 8010fec:	d105      	bne.n	8010ffa <sys_timeout+0x4a>
    diff = 0;
 8010fee:	2300      	movs	r3, #0
 8010ff0:	61bb      	str	r3, [r7, #24]
    timeouts_last_time = now;
 8010ff2:	4a40      	ldr	r2, [pc, #256]	; (80110f4 <sys_timeout+0x144>)
 8010ff4:	693b      	ldr	r3, [r7, #16]
 8010ff6:	6013      	str	r3, [r2, #0]
 8010ff8:	e004      	b.n	8011004 <sys_timeout+0x54>
  } else {
    diff = now - timeouts_last_time;
 8010ffa:	4b3e      	ldr	r3, [pc, #248]	; (80110f4 <sys_timeout+0x144>)
 8010ffc:	681b      	ldr	r3, [r3, #0]
 8010ffe:	693a      	ldr	r2, [r7, #16]
 8011000:	1ad3      	subs	r3, r2, r3
 8011002:	61bb      	str	r3, [r7, #24]
  }

  timeout->next = NULL;
 8011004:	697b      	ldr	r3, [r7, #20]
 8011006:	2200      	movs	r2, #0
 8011008:	601a      	str	r2, [r3, #0]
  timeout->h = handler;
 801100a:	697b      	ldr	r3, [r7, #20]
 801100c:	68ba      	ldr	r2, [r7, #8]
 801100e:	609a      	str	r2, [r3, #8]
  timeout->arg = arg;
 8011010:	697b      	ldr	r3, [r7, #20]
 8011012:	687a      	ldr	r2, [r7, #4]
 8011014:	60da      	str	r2, [r3, #12]
  timeout->time = msecs + diff;
 8011016:	68fa      	ldr	r2, [r7, #12]
 8011018:	69bb      	ldr	r3, [r7, #24]
 801101a:	441a      	add	r2, r3
 801101c:	697b      	ldr	r3, [r7, #20]
 801101e:	605a      	str	r2, [r3, #4]
  timeout->handler_name = handler_name;
  LWIP_DEBUGF(TIMERS_DEBUG, ("sys_timeout: %p msecs=%"U32_F" handler=%s arg=%p\n",
    (void *)timeout, msecs, handler_name, (void *)arg));
#endif /* LWIP_DEBUG_TIMERNAMES */

  if (next_timeout == NULL) {
 8011020:	4b33      	ldr	r3, [pc, #204]	; (80110f0 <sys_timeout+0x140>)
 8011022:	681b      	ldr	r3, [r3, #0]
 8011024:	2b00      	cmp	r3, #0
 8011026:	d103      	bne.n	8011030 <sys_timeout+0x80>
    next_timeout = timeout;
 8011028:	4a31      	ldr	r2, [pc, #196]	; (80110f0 <sys_timeout+0x140>)
 801102a:	697b      	ldr	r3, [r7, #20]
 801102c:	6013      	str	r3, [r2, #0]
    return;
 801102e:	e055      	b.n	80110dc <sys_timeout+0x12c>
  }

  if (next_timeout->time > msecs) {
 8011030:	4b2f      	ldr	r3, [pc, #188]	; (80110f0 <sys_timeout+0x140>)
 8011032:	681b      	ldr	r3, [r3, #0]
 8011034:	685b      	ldr	r3, [r3, #4]
 8011036:	68fa      	ldr	r2, [r7, #12]
 8011038:	429a      	cmp	r2, r3
 801103a:	d20f      	bcs.n	801105c <sys_timeout+0xac>
    next_timeout->time -= msecs;
 801103c:	4b2c      	ldr	r3, [pc, #176]	; (80110f0 <sys_timeout+0x140>)
 801103e:	681b      	ldr	r3, [r3, #0]
 8011040:	6859      	ldr	r1, [r3, #4]
 8011042:	4b2b      	ldr	r3, [pc, #172]	; (80110f0 <sys_timeout+0x140>)
 8011044:	681b      	ldr	r3, [r3, #0]
 8011046:	68fa      	ldr	r2, [r7, #12]
 8011048:	1a8a      	subs	r2, r1, r2
 801104a:	605a      	str	r2, [r3, #4]
    timeout->next = next_timeout;
 801104c:	4b28      	ldr	r3, [pc, #160]	; (80110f0 <sys_timeout+0x140>)
 801104e:	681a      	ldr	r2, [r3, #0]
 8011050:	697b      	ldr	r3, [r7, #20]
 8011052:	601a      	str	r2, [r3, #0]
    next_timeout = timeout;
 8011054:	4a26      	ldr	r2, [pc, #152]	; (80110f0 <sys_timeout+0x140>)
 8011056:	697b      	ldr	r3, [r7, #20]
 8011058:	6013      	str	r3, [r2, #0]
 801105a:	e03f      	b.n	80110dc <sys_timeout+0x12c>
  } else {
    for (t = next_timeout; t != NULL; t = t->next) {
 801105c:	4b24      	ldr	r3, [pc, #144]	; (80110f0 <sys_timeout+0x140>)
 801105e:	681b      	ldr	r3, [r3, #0]
 8011060:	61fb      	str	r3, [r7, #28]
 8011062:	e036      	b.n	80110d2 <sys_timeout+0x122>
      timeout->time -= t->time;
 8011064:	697b      	ldr	r3, [r7, #20]
 8011066:	685a      	ldr	r2, [r3, #4]
 8011068:	69fb      	ldr	r3, [r7, #28]
 801106a:	685b      	ldr	r3, [r3, #4]
 801106c:	1ad2      	subs	r2, r2, r3
 801106e:	697b      	ldr	r3, [r7, #20]
 8011070:	605a      	str	r2, [r3, #4]
      if (t->next == NULL || t->next->time > timeout->time) {
 8011072:	69fb      	ldr	r3, [r7, #28]
 8011074:	681b      	ldr	r3, [r3, #0]
 8011076:	2b00      	cmp	r3, #0
 8011078:	d006      	beq.n	8011088 <sys_timeout+0xd8>
 801107a:	69fb      	ldr	r3, [r7, #28]
 801107c:	681b      	ldr	r3, [r3, #0]
 801107e:	685a      	ldr	r2, [r3, #4]
 8011080:	697b      	ldr	r3, [r7, #20]
 8011082:	685b      	ldr	r3, [r3, #4]
 8011084:	429a      	cmp	r2, r3
 8011086:	d921      	bls.n	80110cc <sys_timeout+0x11c>
        if (t->next != NULL) {
 8011088:	69fb      	ldr	r3, [r7, #28]
 801108a:	681b      	ldr	r3, [r3, #0]
 801108c:	2b00      	cmp	r3, #0
 801108e:	d009      	beq.n	80110a4 <sys_timeout+0xf4>
          t->next->time -= timeout->time;
 8011090:	69fb      	ldr	r3, [r7, #28]
 8011092:	681b      	ldr	r3, [r3, #0]
 8011094:	6859      	ldr	r1, [r3, #4]
 8011096:	697b      	ldr	r3, [r7, #20]
 8011098:	685a      	ldr	r2, [r3, #4]
 801109a:	69fb      	ldr	r3, [r7, #28]
 801109c:	681b      	ldr	r3, [r3, #0]
 801109e:	1a8a      	subs	r2, r1, r2
 80110a0:	605a      	str	r2, [r3, #4]
 80110a2:	e00b      	b.n	80110bc <sys_timeout+0x10c>
        } else if (timeout->time > msecs) {
 80110a4:	697b      	ldr	r3, [r7, #20]
 80110a6:	685b      	ldr	r3, [r3, #4]
 80110a8:	68fa      	ldr	r2, [r7, #12]
 80110aa:	429a      	cmp	r2, r3
 80110ac:	d206      	bcs.n	80110bc <sys_timeout+0x10c>
          /* If this is the case, 'timeouts_last_time' and 'now' differs too much.
             This can be due to sys_check_timeouts() not being called at the right
             times, but also when stopping in a breakpoint. Anyway, let's assume
             this is not wanted, so add the first timer's time instead of 'diff' */
          timeout->time = msecs + next_timeout->time;
 80110ae:	4b10      	ldr	r3, [pc, #64]	; (80110f0 <sys_timeout+0x140>)
 80110b0:	681b      	ldr	r3, [r3, #0]
 80110b2:	685a      	ldr	r2, [r3, #4]
 80110b4:	68fb      	ldr	r3, [r7, #12]
 80110b6:	441a      	add	r2, r3
 80110b8:	697b      	ldr	r3, [r7, #20]
 80110ba:	605a      	str	r2, [r3, #4]
        }
        timeout->next = t->next;
 80110bc:	69fb      	ldr	r3, [r7, #28]
 80110be:	681a      	ldr	r2, [r3, #0]
 80110c0:	697b      	ldr	r3, [r7, #20]
 80110c2:	601a      	str	r2, [r3, #0]
        t->next = timeout;
 80110c4:	69fb      	ldr	r3, [r7, #28]
 80110c6:	697a      	ldr	r2, [r7, #20]
 80110c8:	601a      	str	r2, [r3, #0]
        break;
 80110ca:	e007      	b.n	80110dc <sys_timeout+0x12c>
    for (t = next_timeout; t != NULL; t = t->next) {
 80110cc:	69fb      	ldr	r3, [r7, #28]
 80110ce:	681b      	ldr	r3, [r3, #0]
 80110d0:	61fb      	str	r3, [r7, #28]
 80110d2:	69fb      	ldr	r3, [r7, #28]
 80110d4:	2b00      	cmp	r3, #0
 80110d6:	d1c5      	bne.n	8011064 <sys_timeout+0xb4>
 80110d8:	e000      	b.n	80110dc <sys_timeout+0x12c>
    return;
 80110da:	bf00      	nop
      }
    }
  }
}
 80110dc:	3720      	adds	r7, #32
 80110de:	46bd      	mov	sp, r7
 80110e0:	bd80      	pop	{r7, pc}
 80110e2:	bf00      	nop
 80110e4:	080181ec 	.word	0x080181ec
 80110e8:	08018220 	.word	0x08018220
 80110ec:	08018260 	.word	0x08018260
 80110f0:	200004d0 	.word	0x200004d0
 80110f4:	200004d4 	.word	0x200004d4

080110f8 <sys_check_timeouts>:
#if !NO_SYS && !defined __DOXYGEN__
static
#endif /* !NO_SYS */
void
sys_check_timeouts(void)
{
 80110f8:	b580      	push	{r7, lr}
 80110fa:	b086      	sub	sp, #24
 80110fc:	af00      	add	r7, sp, #0
  if (next_timeout) {
 80110fe:	4b21      	ldr	r3, [pc, #132]	; (8011184 <sys_check_timeouts+0x8c>)
 8011100:	681b      	ldr	r3, [r3, #0]
 8011102:	2b00      	cmp	r3, #0
 8011104:	d039      	beq.n	801117a <sys_check_timeouts+0x82>
    sys_timeout_handler handler;
    void *arg;
    u8_t had_one;
    u32_t now;

    now = sys_now();
 8011106:	f7fc fe69 	bl	800dddc <sys_now>
 801110a:	60f8      	str	r0, [r7, #12]
    /* this cares for wraparounds */
    diff = now - timeouts_last_time;
 801110c:	4b1e      	ldr	r3, [pc, #120]	; (8011188 <sys_check_timeouts+0x90>)
 801110e:	681b      	ldr	r3, [r3, #0]
 8011110:	68fa      	ldr	r2, [r7, #12]
 8011112:	1ad3      	subs	r3, r2, r3
 8011114:	617b      	str	r3, [r7, #20]
    do {
      PBUF_CHECK_FREE_OOSEQ();
      had_one = 0;
 8011116:	2300      	movs	r3, #0
 8011118:	74fb      	strb	r3, [r7, #19]
      tmptimeout = next_timeout;
 801111a:	4b1a      	ldr	r3, [pc, #104]	; (8011184 <sys_check_timeouts+0x8c>)
 801111c:	681b      	ldr	r3, [r3, #0]
 801111e:	60bb      	str	r3, [r7, #8]
      if (tmptimeout && (tmptimeout->time <= diff)) {
 8011120:	68bb      	ldr	r3, [r7, #8]
 8011122:	2b00      	cmp	r3, #0
 8011124:	d026      	beq.n	8011174 <sys_check_timeouts+0x7c>
 8011126:	68bb      	ldr	r3, [r7, #8]
 8011128:	685b      	ldr	r3, [r3, #4]
 801112a:	697a      	ldr	r2, [r7, #20]
 801112c:	429a      	cmp	r2, r3
 801112e:	d321      	bcc.n	8011174 <sys_check_timeouts+0x7c>
        /* timeout has expired */
        had_one = 1;
 8011130:	2301      	movs	r3, #1
 8011132:	74fb      	strb	r3, [r7, #19]
        timeouts_last_time += tmptimeout->time;
 8011134:	68bb      	ldr	r3, [r7, #8]
 8011136:	685a      	ldr	r2, [r3, #4]
 8011138:	4b13      	ldr	r3, [pc, #76]	; (8011188 <sys_check_timeouts+0x90>)
 801113a:	681b      	ldr	r3, [r3, #0]
 801113c:	4413      	add	r3, r2
 801113e:	4a12      	ldr	r2, [pc, #72]	; (8011188 <sys_check_timeouts+0x90>)
 8011140:	6013      	str	r3, [r2, #0]
        diff -= tmptimeout->time;
 8011142:	68bb      	ldr	r3, [r7, #8]
 8011144:	685b      	ldr	r3, [r3, #4]
 8011146:	697a      	ldr	r2, [r7, #20]
 8011148:	1ad3      	subs	r3, r2, r3
 801114a:	617b      	str	r3, [r7, #20]
        next_timeout = tmptimeout->next;
 801114c:	68bb      	ldr	r3, [r7, #8]
 801114e:	681b      	ldr	r3, [r3, #0]
 8011150:	4a0c      	ldr	r2, [pc, #48]	; (8011184 <sys_check_timeouts+0x8c>)
 8011152:	6013      	str	r3, [r2, #0]
        handler = tmptimeout->h;
 8011154:	68bb      	ldr	r3, [r7, #8]
 8011156:	689b      	ldr	r3, [r3, #8]
 8011158:	607b      	str	r3, [r7, #4]
        arg = tmptimeout->arg;
 801115a:	68bb      	ldr	r3, [r7, #8]
 801115c:	68db      	ldr	r3, [r3, #12]
 801115e:	603b      	str	r3, [r7, #0]
        if (handler != NULL) {
          LWIP_DEBUGF(TIMERS_DEBUG, ("sct calling h=%s arg=%p\n",
            tmptimeout->handler_name, arg));
        }
#endif /* LWIP_DEBUG_TIMERNAMES */
        memp_free(MEMP_SYS_TIMEOUT, tmptimeout);
 8011160:	68b9      	ldr	r1, [r7, #8]
 8011162:	2003      	movs	r0, #3
 8011164:	f7fe ffec 	bl	8010140 <memp_free>
        if (handler != NULL) {
 8011168:	687b      	ldr	r3, [r7, #4]
 801116a:	2b00      	cmp	r3, #0
 801116c:	d002      	beq.n	8011174 <sys_check_timeouts+0x7c>
#if !NO_SYS
          /* For LWIP_TCPIP_CORE_LOCKING, lock the core before calling the
             timeout handler function. */
          LOCK_TCPIP_CORE();
#endif /* !NO_SYS */
          handler(arg);
 801116e:	687b      	ldr	r3, [r7, #4]
 8011170:	6838      	ldr	r0, [r7, #0]
 8011172:	4798      	blx	r3
#endif /* !NO_SYS */
        }
        LWIP_TCPIP_THREAD_ALIVE();
      }
    /* repeat until all expired timers have been called */
    } while (had_one);
 8011174:	7cfb      	ldrb	r3, [r7, #19]
 8011176:	2b00      	cmp	r3, #0
 8011178:	d1cd      	bne.n	8011116 <sys_check_timeouts+0x1e>
  }
}
 801117a:	bf00      	nop
 801117c:	3718      	adds	r7, #24
 801117e:	46bd      	mov	sp, r7
 8011180:	bd80      	pop	{r7, pc}
 8011182:	bf00      	nop
 8011184:	200004d0 	.word	0x200004d0
 8011188:	200004d4 	.word	0x200004d4

0801118c <udp_init>:
/**
 * Initialize this module.
 */
void
udp_init(void)
{
 801118c:	b480      	push	{r7}
 801118e:	af00      	add	r7, sp, #0
#if LWIP_RANDOMIZE_INITIAL_LOCAL_PORTS && defined(LWIP_RAND)
  udp_port = UDP_ENSURE_LOCAL_PORT_RANGE(LWIP_RAND());
#endif /* LWIP_RANDOMIZE_INITIAL_LOCAL_PORTS && defined(LWIP_RAND) */
}
 8011190:	bf00      	nop
 8011192:	46bd      	mov	sp, r7
 8011194:	bc80      	pop	{r7}
 8011196:	4770      	bx	lr

08011198 <udp_new_port>:
 *
 * @return a new (free) local UDP port number
 */
static u16_t
udp_new_port(void)
{
 8011198:	b480      	push	{r7}
 801119a:	b083      	sub	sp, #12
 801119c:	af00      	add	r7, sp, #0
  u16_t n = 0;
 801119e:	2300      	movs	r3, #0
 80111a0:	80fb      	strh	r3, [r7, #6]
  struct udp_pcb *pcb;

again:
  if (udp_port++ == UDP_LOCAL_PORT_RANGE_END) {
 80111a2:	4b17      	ldr	r3, [pc, #92]	; (8011200 <udp_new_port+0x68>)
 80111a4:	881b      	ldrh	r3, [r3, #0]
 80111a6:	1c5a      	adds	r2, r3, #1
 80111a8:	b291      	uxth	r1, r2
 80111aa:	4a15      	ldr	r2, [pc, #84]	; (8011200 <udp_new_port+0x68>)
 80111ac:	8011      	strh	r1, [r2, #0]
 80111ae:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80111b2:	4293      	cmp	r3, r2
 80111b4:	d103      	bne.n	80111be <udp_new_port+0x26>
    udp_port = UDP_LOCAL_PORT_RANGE_START;
 80111b6:	4b12      	ldr	r3, [pc, #72]	; (8011200 <udp_new_port+0x68>)
 80111b8:	f44f 4240 	mov.w	r2, #49152	; 0xc000
 80111bc:	801a      	strh	r2, [r3, #0]
  }
  /* Check all PCBs. */
  for (pcb = udp_pcbs; pcb != NULL; pcb = pcb->next) {
 80111be:	4b11      	ldr	r3, [pc, #68]	; (8011204 <udp_new_port+0x6c>)
 80111c0:	681b      	ldr	r3, [r3, #0]
 80111c2:	603b      	str	r3, [r7, #0]
 80111c4:	e011      	b.n	80111ea <udp_new_port+0x52>
    if (pcb->local_port == udp_port) {
 80111c6:	683b      	ldr	r3, [r7, #0]
 80111c8:	8a5a      	ldrh	r2, [r3, #18]
 80111ca:	4b0d      	ldr	r3, [pc, #52]	; (8011200 <udp_new_port+0x68>)
 80111cc:	881b      	ldrh	r3, [r3, #0]
 80111ce:	429a      	cmp	r2, r3
 80111d0:	d108      	bne.n	80111e4 <udp_new_port+0x4c>
      if (++n > (UDP_LOCAL_PORT_RANGE_END - UDP_LOCAL_PORT_RANGE_START)) {
 80111d2:	88fb      	ldrh	r3, [r7, #6]
 80111d4:	3301      	adds	r3, #1
 80111d6:	80fb      	strh	r3, [r7, #6]
 80111d8:	88fb      	ldrh	r3, [r7, #6]
 80111da:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80111de:	d3e0      	bcc.n	80111a2 <udp_new_port+0xa>
        return 0;
 80111e0:	2300      	movs	r3, #0
 80111e2:	e007      	b.n	80111f4 <udp_new_port+0x5c>
  for (pcb = udp_pcbs; pcb != NULL; pcb = pcb->next) {
 80111e4:	683b      	ldr	r3, [r7, #0]
 80111e6:	68db      	ldr	r3, [r3, #12]
 80111e8:	603b      	str	r3, [r7, #0]
 80111ea:	683b      	ldr	r3, [r7, #0]
 80111ec:	2b00      	cmp	r3, #0
 80111ee:	d1ea      	bne.n	80111c6 <udp_new_port+0x2e>
      }
      goto again;
    }
  }
  return udp_port;
 80111f0:	4b03      	ldr	r3, [pc, #12]	; (8011200 <udp_new_port+0x68>)
 80111f2:	881b      	ldrh	r3, [r3, #0]
}
 80111f4:	4618      	mov	r0, r3
 80111f6:	370c      	adds	r7, #12
 80111f8:	46bd      	mov	sp, r7
 80111fa:	bc80      	pop	{r7}
 80111fc:	4770      	bx	lr
 80111fe:	bf00      	nop
 8011200:	20000120 	.word	0x20000120
 8011204:	20007720 	.word	0x20007720

08011208 <udp_input_local_match>:
 * @param broadcast 1 if his is an IPv4 broadcast (global or subnet-only), 0 otherwise (only used for IPv4)
 * @return 1 on match, 0 otherwise
 */
static u8_t
udp_input_local_match(struct udp_pcb *pcb, struct netif *inp, u8_t broadcast)
{
 8011208:	b480      	push	{r7}
 801120a:	b085      	sub	sp, #20
 801120c:	af00      	add	r7, sp, #0
 801120e:	60f8      	str	r0, [r7, #12]
 8011210:	60b9      	str	r1, [r7, #8]
 8011212:	4613      	mov	r3, r2
 8011214:	71fb      	strb	r3, [r7, #7]
  /* Only need to check PCB if incoming IP version matches PCB IP version */
  if (IP_ADDR_PCB_VERSION_MATCH_EXACT(pcb, ip_current_dest_addr())) {
#if LWIP_IPV4
    /* Special case: IPv4 broadcast: all or broadcasts in my subnet
     * Note: broadcast variable can only be 1 if it is an IPv4 broadcast */
    if (broadcast != 0) {
 8011216:	79fb      	ldrb	r3, [r7, #7]
 8011218:	2b00      	cmp	r3, #0
 801121a:	d018      	beq.n	801124e <udp_input_local_match+0x46>
#if IP_SOF_BROADCAST_RECV
      if (ip_get_option(pcb, SOF_BROADCAST))
#endif /* IP_SOF_BROADCAST_RECV */
      {
        if (ip4_addr_isany(ip_2_ip4(&pcb->local_ip)) ||
 801121c:	68fb      	ldr	r3, [r7, #12]
 801121e:	2b00      	cmp	r3, #0
 8011220:	d013      	beq.n	801124a <udp_input_local_match+0x42>
 8011222:	68fb      	ldr	r3, [r7, #12]
 8011224:	681b      	ldr	r3, [r3, #0]
 8011226:	2b00      	cmp	r3, #0
 8011228:	d00f      	beq.n	801124a <udp_input_local_match+0x42>
          ((ip4_current_dest_addr()->addr == IPADDR_BROADCAST)) ||
 801122a:	4b13      	ldr	r3, [pc, #76]	; (8011278 <udp_input_local_match+0x70>)
 801122c:	695b      	ldr	r3, [r3, #20]
        if (ip4_addr_isany(ip_2_ip4(&pcb->local_ip)) ||
 801122e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8011232:	d00a      	beq.n	801124a <udp_input_local_match+0x42>
           ip4_addr_netcmp(ip_2_ip4(&pcb->local_ip), ip4_current_dest_addr(), netif_ip4_netmask(inp))) {
 8011234:	68fb      	ldr	r3, [r7, #12]
 8011236:	681a      	ldr	r2, [r3, #0]
 8011238:	4b0f      	ldr	r3, [pc, #60]	; (8011278 <udp_input_local_match+0x70>)
 801123a:	695b      	ldr	r3, [r3, #20]
 801123c:	405a      	eors	r2, r3
 801123e:	68bb      	ldr	r3, [r7, #8]
 8011240:	3308      	adds	r3, #8
 8011242:	681b      	ldr	r3, [r3, #0]
 8011244:	4013      	ands	r3, r2
          ((ip4_current_dest_addr()->addr == IPADDR_BROADCAST)) ||
 8011246:	2b00      	cmp	r3, #0
 8011248:	d110      	bne.n	801126c <udp_input_local_match+0x64>
          return 1;
 801124a:	2301      	movs	r3, #1
 801124c:	e00f      	b.n	801126e <udp_input_local_match+0x66>
        }
      }
    } else
#endif /* LWIP_IPV4 */
    /* Handle IPv4 and IPv6: all or exact match */
    if (ip_addr_isany(&pcb->local_ip) || ip_addr_cmp(&pcb->local_ip, ip_current_dest_addr())) {
 801124e:	68fb      	ldr	r3, [r7, #12]
 8011250:	2b00      	cmp	r3, #0
 8011252:	d009      	beq.n	8011268 <udp_input_local_match+0x60>
 8011254:	68fb      	ldr	r3, [r7, #12]
 8011256:	681b      	ldr	r3, [r3, #0]
 8011258:	2b00      	cmp	r3, #0
 801125a:	d005      	beq.n	8011268 <udp_input_local_match+0x60>
 801125c:	68fb      	ldr	r3, [r7, #12]
 801125e:	681a      	ldr	r2, [r3, #0]
 8011260:	4b05      	ldr	r3, [pc, #20]	; (8011278 <udp_input_local_match+0x70>)
 8011262:	695b      	ldr	r3, [r3, #20]
 8011264:	429a      	cmp	r2, r3
 8011266:	d101      	bne.n	801126c <udp_input_local_match+0x64>
      return 1;
 8011268:	2301      	movs	r3, #1
 801126a:	e000      	b.n	801126e <udp_input_local_match+0x66>
    }
  }

  return 0;
 801126c:	2300      	movs	r3, #0
}
 801126e:	4618      	mov	r0, r3
 8011270:	3714      	adds	r7, #20
 8011272:	46bd      	mov	sp, r7
 8011274:	bc80      	pop	{r7}
 8011276:	4770      	bx	lr
 8011278:	200046ec 	.word	0x200046ec

0801127c <udp_input>:
 * @param inp network interface on which the datagram was received.
 *
 */
void
udp_input(struct pbuf *p, struct netif *inp)
{
 801127c:	b590      	push	{r4, r7, lr}
 801127e:	b08d      	sub	sp, #52	; 0x34
 8011280:	af02      	add	r7, sp, #8
 8011282:	6078      	str	r0, [r7, #4]
 8011284:	6039      	str	r1, [r7, #0]
  struct udp_hdr *udphdr;
  struct udp_pcb *pcb, *prev;
  struct udp_pcb *uncon_pcb;
  u16_t src, dest;
  u8_t broadcast;
  u8_t for_us = 0;
 8011286:	2300      	movs	r3, #0
 8011288:	76fb      	strb	r3, [r7, #27]
  PERF_START;

  UDP_STATS_INC(udp.recv);

  /* Check minimum length (UDP header) */
  if (p->len < UDP_HLEN) {
 801128a:	687b      	ldr	r3, [r7, #4]
 801128c:	895b      	ldrh	r3, [r3, #10]
 801128e:	2b07      	cmp	r3, #7
 8011290:	d803      	bhi.n	801129a <udp_input+0x1e>
    LWIP_DEBUGF(UDP_DEBUG,
                ("udp_input: short UDP datagram (%"U16_F" bytes) discarded\n", p->tot_len));
    UDP_STATS_INC(udp.lenerr);
    UDP_STATS_INC(udp.drop);
    MIB2_STATS_INC(mib2.udpinerrors);
    pbuf_free(p);
 8011292:	6878      	ldr	r0, [r7, #4]
 8011294:	f7ff fc50 	bl	8010b38 <pbuf_free>
    goto end;
 8011298:	e0c6      	b.n	8011428 <udp_input+0x1ac>
  }

  udphdr = (struct udp_hdr *)p->payload;
 801129a:	687b      	ldr	r3, [r7, #4]
 801129c:	685b      	ldr	r3, [r3, #4]
 801129e:	617b      	str	r3, [r7, #20]

  /* is broadcast packet ? */
  broadcast = ip_addr_isbroadcast(ip_current_dest_addr(), ip_current_netif());
 80112a0:	4b63      	ldr	r3, [pc, #396]	; (8011430 <udp_input+0x1b4>)
 80112a2:	695a      	ldr	r2, [r3, #20]
 80112a4:	4b62      	ldr	r3, [pc, #392]	; (8011430 <udp_input+0x1b4>)
 80112a6:	681b      	ldr	r3, [r3, #0]
 80112a8:	4619      	mov	r1, r3
 80112aa:	4610      	mov	r0, r2
 80112ac:	f001 fe2e 	bl	8012f0c <ip4_addr_isbroadcast_u32>
 80112b0:	4603      	mov	r3, r0
 80112b2:	74fb      	strb	r3, [r7, #19]

  LWIP_DEBUGF(UDP_DEBUG, ("udp_input: received datagram of length %"U16_F"\n", p->tot_len));

  /* convert src and dest ports to host byte order */
  src = lwip_ntohs(udphdr->src);
 80112b4:	697b      	ldr	r3, [r7, #20]
 80112b6:	881b      	ldrh	r3, [r3, #0]
 80112b8:	b29b      	uxth	r3, r3
 80112ba:	4618      	mov	r0, r3
 80112bc:	f7fe fb66 	bl	800f98c <lwip_htons>
 80112c0:	4603      	mov	r3, r0
 80112c2:	823b      	strh	r3, [r7, #16]
  dest = lwip_ntohs(udphdr->dest);
 80112c4:	697b      	ldr	r3, [r7, #20]
 80112c6:	885b      	ldrh	r3, [r3, #2]
 80112c8:	b29b      	uxth	r3, r3
 80112ca:	4618      	mov	r0, r3
 80112cc:	f7fe fb5e 	bl	800f98c <lwip_htons>
 80112d0:	4603      	mov	r3, r0
 80112d2:	81fb      	strh	r3, [r7, #14]
  ip_addr_debug_print(UDP_DEBUG, ip_current_dest_addr());
  LWIP_DEBUGF(UDP_DEBUG, (", %"U16_F") <-- (", lwip_ntohs(udphdr->dest)));
  ip_addr_debug_print(UDP_DEBUG, ip_current_src_addr());
  LWIP_DEBUGF(UDP_DEBUG, (", %"U16_F")\n", lwip_ntohs(udphdr->src)));

  pcb = NULL;
 80112d4:	2300      	movs	r3, #0
 80112d6:	627b      	str	r3, [r7, #36]	; 0x24
  prev = NULL;
 80112d8:	2300      	movs	r3, #0
 80112da:	623b      	str	r3, [r7, #32]
  uncon_pcb = NULL;
 80112dc:	2300      	movs	r3, #0
 80112de:	61fb      	str	r3, [r7, #28]
  /* Iterate through the UDP pcb list for a matching pcb.
   * 'Perfect match' pcbs (connected to the remote port & ip address) are
   * preferred. If no perfect match is found, the first unconnected pcb that
   * matches the local port and ip address gets the datagram. */
  for (pcb = udp_pcbs; pcb != NULL; pcb = pcb->next) {
 80112e0:	4b54      	ldr	r3, [pc, #336]	; (8011434 <udp_input+0x1b8>)
 80112e2:	681b      	ldr	r3, [r3, #0]
 80112e4:	627b      	str	r3, [r7, #36]	; 0x24
 80112e6:	e03b      	b.n	8011360 <udp_input+0xe4>
    LWIP_DEBUGF(UDP_DEBUG, (", %"U16_F") <-- (", pcb->local_port));
    ip_addr_debug_print(UDP_DEBUG, &pcb->remote_ip);
    LWIP_DEBUGF(UDP_DEBUG, (", %"U16_F")\n", pcb->remote_port));

    /* compare PCB local addr+port to UDP destination addr+port */
    if ((pcb->local_port == dest) &&
 80112e8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80112ea:	8a5b      	ldrh	r3, [r3, #18]
 80112ec:	89fa      	ldrh	r2, [r7, #14]
 80112ee:	429a      	cmp	r2, r3
 80112f0:	d131      	bne.n	8011356 <udp_input+0xda>
        (udp_input_local_match(pcb, inp, broadcast) != 0)) {
 80112f2:	7cfb      	ldrb	r3, [r7, #19]
 80112f4:	461a      	mov	r2, r3
 80112f6:	6839      	ldr	r1, [r7, #0]
 80112f8:	6a78      	ldr	r0, [r7, #36]	; 0x24
 80112fa:	f7ff ff85 	bl	8011208 <udp_input_local_match>
 80112fe:	4603      	mov	r3, r0
    if ((pcb->local_port == dest) &&
 8011300:	2b00      	cmp	r3, #0
 8011302:	d028      	beq.n	8011356 <udp_input+0xda>
      if (((pcb->flags & UDP_FLAGS_CONNECTED) == 0) &&
 8011304:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8011306:	7c1b      	ldrb	r3, [r3, #16]
 8011308:	f003 0304 	and.w	r3, r3, #4
 801130c:	2b00      	cmp	r3, #0
 801130e:	d104      	bne.n	801131a <udp_input+0x9e>
 8011310:	69fb      	ldr	r3, [r7, #28]
 8011312:	2b00      	cmp	r3, #0
 8011314:	d101      	bne.n	801131a <udp_input+0x9e>
          /* prefer specific IPs over cath-all */
          || !ip_addr_isany(&pcb->local_ip)
#endif /* SO_REUSE */
          )) {
        /* the first unconnected matching PCB */
        uncon_pcb = pcb;
 8011316:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8011318:	61fb      	str	r3, [r7, #28]
      }

      /* compare PCB remote addr+port to UDP source addr+port */
      if ((pcb->remote_port == src) &&
 801131a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801131c:	8a9b      	ldrh	r3, [r3, #20]
 801131e:	8a3a      	ldrh	r2, [r7, #16]
 8011320:	429a      	cmp	r2, r3
 8011322:	d118      	bne.n	8011356 <udp_input+0xda>
          (ip_addr_isany_val(pcb->remote_ip) ||
 8011324:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8011326:	685b      	ldr	r3, [r3, #4]
      if ((pcb->remote_port == src) &&
 8011328:	2b00      	cmp	r3, #0
 801132a:	d005      	beq.n	8011338 <udp_input+0xbc>
          ip_addr_cmp(&pcb->remote_ip, ip_current_src_addr()))) {
 801132c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801132e:	685a      	ldr	r2, [r3, #4]
 8011330:	4b3f      	ldr	r3, [pc, #252]	; (8011430 <udp_input+0x1b4>)
 8011332:	691b      	ldr	r3, [r3, #16]
          (ip_addr_isany_val(pcb->remote_ip) ||
 8011334:	429a      	cmp	r2, r3
 8011336:	d10e      	bne.n	8011356 <udp_input+0xda>
        /* the first fully matching PCB */
        if (prev != NULL) {
 8011338:	6a3b      	ldr	r3, [r7, #32]
 801133a:	2b00      	cmp	r3, #0
 801133c:	d014      	beq.n	8011368 <udp_input+0xec>
          /* move the pcb to the front of udp_pcbs so that is
             found faster next time */
          prev->next = pcb->next;
 801133e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8011340:	68da      	ldr	r2, [r3, #12]
 8011342:	6a3b      	ldr	r3, [r7, #32]
 8011344:	60da      	str	r2, [r3, #12]
          pcb->next = udp_pcbs;
 8011346:	4b3b      	ldr	r3, [pc, #236]	; (8011434 <udp_input+0x1b8>)
 8011348:	681a      	ldr	r2, [r3, #0]
 801134a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801134c:	60da      	str	r2, [r3, #12]
          udp_pcbs = pcb;
 801134e:	4a39      	ldr	r2, [pc, #228]	; (8011434 <udp_input+0x1b8>)
 8011350:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8011352:	6013      	str	r3, [r2, #0]
        } else {
          UDP_STATS_INC(udp.cachehit);
        }
        break;
 8011354:	e008      	b.n	8011368 <udp_input+0xec>
      }
    }

    prev = pcb;
 8011356:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8011358:	623b      	str	r3, [r7, #32]
  for (pcb = udp_pcbs; pcb != NULL; pcb = pcb->next) {
 801135a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801135c:	68db      	ldr	r3, [r3, #12]
 801135e:	627b      	str	r3, [r7, #36]	; 0x24
 8011360:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8011362:	2b00      	cmp	r3, #0
 8011364:	d1c0      	bne.n	80112e8 <udp_input+0x6c>
 8011366:	e000      	b.n	801136a <udp_input+0xee>
        break;
 8011368:	bf00      	nop
  }
  /* no fully matching pcb found? then look for an unconnected pcb */
  if (pcb == NULL) {
 801136a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801136c:	2b00      	cmp	r3, #0
 801136e:	d101      	bne.n	8011374 <udp_input+0xf8>
    pcb = uncon_pcb;
 8011370:	69fb      	ldr	r3, [r7, #28]
 8011372:	627b      	str	r3, [r7, #36]	; 0x24
  }

  /* Check checksum if this is a match or if it was directed at us. */
  if (pcb != NULL) {
 8011374:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8011376:	2b00      	cmp	r3, #0
 8011378:	d002      	beq.n	8011380 <udp_input+0x104>
    for_us = 1;
 801137a:	2301      	movs	r3, #1
 801137c:	76fb      	strb	r3, [r7, #27]
 801137e:	e00a      	b.n	8011396 <udp_input+0x11a>
      for_us = netif_get_ip6_addr_match(inp, ip6_current_dest_addr()) >= 0;
    }
#endif /* LWIP_IPV6 */
#if LWIP_IPV4
    if (!ip_current_is_v6()) {
      for_us = ip4_addr_cmp(netif_ip4_addr(inp), ip4_current_dest_addr());
 8011380:	683b      	ldr	r3, [r7, #0]
 8011382:	3304      	adds	r3, #4
 8011384:	681a      	ldr	r2, [r3, #0]
 8011386:	4b2a      	ldr	r3, [pc, #168]	; (8011430 <udp_input+0x1b4>)
 8011388:	695b      	ldr	r3, [r3, #20]
 801138a:	429a      	cmp	r2, r3
 801138c:	bf0c      	ite	eq
 801138e:	2301      	moveq	r3, #1
 8011390:	2300      	movne	r3, #0
 8011392:	b2db      	uxtb	r3, r3
 8011394:	76fb      	strb	r3, [r7, #27]
    }
#endif /* LWIP_IPV4 */
  }

  if (for_us) {
 8011396:	7efb      	ldrb	r3, [r7, #27]
 8011398:	2b00      	cmp	r3, #0
 801139a:	d042      	beq.n	8011422 <udp_input+0x1a6>
          }
        }
      }
    }
#endif /* CHECKSUM_CHECK_UDP */
    if (pbuf_header(p, -UDP_HLEN)) {
 801139c:	f06f 0107 	mvn.w	r1, #7
 80113a0:	6878      	ldr	r0, [r7, #4]
 80113a2:	f7ff fba5 	bl	8010af0 <pbuf_header>
 80113a6:	4603      	mov	r3, r0
 80113a8:	2b00      	cmp	r3, #0
 80113aa:	d00a      	beq.n	80113c2 <udp_input+0x146>
      /* Can we cope with this failing? Just assert for now */
      LWIP_ASSERT("pbuf_header failed\n", 0);
 80113ac:	4b22      	ldr	r3, [pc, #136]	; (8011438 <udp_input+0x1bc>)
 80113ae:	f240 1255 	movw	r2, #341	; 0x155
 80113b2:	4922      	ldr	r1, [pc, #136]	; (801143c <udp_input+0x1c0>)
 80113b4:	4822      	ldr	r0, [pc, #136]	; (8011440 <udp_input+0x1c4>)
 80113b6:	f004 f973 	bl	80156a0 <iprintf>
      UDP_STATS_INC(udp.drop);
      MIB2_STATS_INC(mib2.udpinerrors);
      pbuf_free(p);
 80113ba:	6878      	ldr	r0, [r7, #4]
 80113bc:	f7ff fbbc 	bl	8010b38 <pbuf_free>
      goto end;
 80113c0:	e032      	b.n	8011428 <udp_input+0x1ac>
    }

    if (pcb != NULL) {
 80113c2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80113c4:	2b00      	cmp	r3, #0
 80113c6:	d012      	beq.n	80113ee <udp_input+0x172>
          pbuf_header(p, -hdrs_len);
        }
      }
#endif /* SO_REUSE && SO_REUSE_RXTOALL */
      /* callback */
      if (pcb->recv != NULL) {
 80113c8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80113ca:	699b      	ldr	r3, [r3, #24]
 80113cc:	2b00      	cmp	r3, #0
 80113ce:	d00a      	beq.n	80113e6 <udp_input+0x16a>
        /* now the recv function is responsible for freeing p */
        pcb->recv(pcb->recv_arg, pcb, p, ip_current_src_addr(), src);
 80113d0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80113d2:	699c      	ldr	r4, [r3, #24]
 80113d4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80113d6:	69d8      	ldr	r0, [r3, #28]
 80113d8:	8a3b      	ldrh	r3, [r7, #16]
 80113da:	9300      	str	r3, [sp, #0]
 80113dc:	4b19      	ldr	r3, [pc, #100]	; (8011444 <udp_input+0x1c8>)
 80113de:	687a      	ldr	r2, [r7, #4]
 80113e0:	6a79      	ldr	r1, [r7, #36]	; 0x24
 80113e2:	47a0      	blx	r4
  } else {
    pbuf_free(p);
  }
end:
  PERF_STOP("udp_input");
  return;
 80113e4:	e021      	b.n	801142a <udp_input+0x1ae>
        pbuf_free(p);
 80113e6:	6878      	ldr	r0, [r7, #4]
 80113e8:	f7ff fba6 	bl	8010b38 <pbuf_free>
        goto end;
 80113ec:	e01c      	b.n	8011428 <udp_input+0x1ac>
      if (!broadcast && !ip_addr_ismulticast(ip_current_dest_addr())) {
 80113ee:	7cfb      	ldrb	r3, [r7, #19]
 80113f0:	2b00      	cmp	r3, #0
 80113f2:	d112      	bne.n	801141a <udp_input+0x19e>
 80113f4:	4b0e      	ldr	r3, [pc, #56]	; (8011430 <udp_input+0x1b4>)
 80113f6:	695b      	ldr	r3, [r3, #20]
 80113f8:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80113fc:	2be0      	cmp	r3, #224	; 0xe0
 80113fe:	d00c      	beq.n	801141a <udp_input+0x19e>
        pbuf_header_force(p, (s16_t)(ip_current_header_tot_len() + UDP_HLEN));
 8011400:	4b0b      	ldr	r3, [pc, #44]	; (8011430 <udp_input+0x1b4>)
 8011402:	899b      	ldrh	r3, [r3, #12]
 8011404:	3308      	adds	r3, #8
 8011406:	b29b      	uxth	r3, r3
 8011408:	b21b      	sxth	r3, r3
 801140a:	4619      	mov	r1, r3
 801140c:	6878      	ldr	r0, [r7, #4]
 801140e:	f7ff fb81 	bl	8010b14 <pbuf_header_force>
        icmp_port_unreach(ip_current_is_v6(), p);
 8011412:	2103      	movs	r1, #3
 8011414:	6878      	ldr	r0, [r7, #4]
 8011416:	f001 fa7f 	bl	8012918 <icmp_dest_unreach>
      pbuf_free(p);
 801141a:	6878      	ldr	r0, [r7, #4]
 801141c:	f7ff fb8c 	bl	8010b38 <pbuf_free>
  return;
 8011420:	e003      	b.n	801142a <udp_input+0x1ae>
    pbuf_free(p);
 8011422:	6878      	ldr	r0, [r7, #4]
 8011424:	f7ff fb88 	bl	8010b38 <pbuf_free>
  return;
 8011428:	bf00      	nop
  UDP_STATS_INC(udp.drop);
  MIB2_STATS_INC(mib2.udpinerrors);
  pbuf_free(p);
  PERF_STOP("udp_input");
#endif /* CHECKSUM_CHECK_UDP */
}
 801142a:	372c      	adds	r7, #44	; 0x2c
 801142c:	46bd      	mov	sp, r7
 801142e:	bd90      	pop	{r4, r7, pc}
 8011430:	200046ec 	.word	0x200046ec
 8011434:	20007720 	.word	0x20007720
 8011438:	08018288 	.word	0x08018288
 801143c:	080182b8 	.word	0x080182b8
 8011440:	080182cc 	.word	0x080182cc
 8011444:	200046fc 	.word	0x200046fc

08011448 <udp_send>:
 *
 * @see udp_disconnect() udp_sendto()
 */
err_t
udp_send(struct udp_pcb *pcb, struct pbuf *p)
{
 8011448:	b580      	push	{r7, lr}
 801144a:	b082      	sub	sp, #8
 801144c:	af00      	add	r7, sp, #0
 801144e:	6078      	str	r0, [r7, #4]
 8011450:	6039      	str	r1, [r7, #0]
  if ((pcb == NULL) || IP_IS_ANY_TYPE_VAL(pcb->remote_ip)) {
 8011452:	687b      	ldr	r3, [r7, #4]
 8011454:	2b00      	cmp	r3, #0
 8011456:	d102      	bne.n	801145e <udp_send+0x16>
    return ERR_VAL;
 8011458:	f06f 0305 	mvn.w	r3, #5
 801145c:	e008      	b.n	8011470 <udp_send+0x28>
  }

  /* send to the packet using remote ip and port stored in the pcb */
  return udp_sendto(pcb, p, &pcb->remote_ip, pcb->remote_port);
 801145e:	687b      	ldr	r3, [r7, #4]
 8011460:	1d1a      	adds	r2, r3, #4
 8011462:	687b      	ldr	r3, [r7, #4]
 8011464:	8a9b      	ldrh	r3, [r3, #20]
 8011466:	6839      	ldr	r1, [r7, #0]
 8011468:	6878      	ldr	r0, [r7, #4]
 801146a:	f000 f805 	bl	8011478 <udp_sendto>
 801146e:	4603      	mov	r3, r0
}
 8011470:	4618      	mov	r0, r3
 8011472:	3708      	adds	r7, #8
 8011474:	46bd      	mov	sp, r7
 8011476:	bd80      	pop	{r7, pc}

08011478 <udp_sendto>:
 * @see udp_disconnect() udp_send()
 */
err_t
udp_sendto(struct udp_pcb *pcb, struct pbuf *p,
  const ip_addr_t *dst_ip, u16_t dst_port)
{
 8011478:	b580      	push	{r7, lr}
 801147a:	b088      	sub	sp, #32
 801147c:	af02      	add	r7, sp, #8
 801147e:	60f8      	str	r0, [r7, #12]
 8011480:	60b9      	str	r1, [r7, #8]
 8011482:	607a      	str	r2, [r7, #4]
 8011484:	807b      	strh	r3, [r7, #2]
udp_sendto_chksum(struct udp_pcb *pcb, struct pbuf *p, const ip_addr_t *dst_ip,
                  u16_t dst_port, u8_t have_chksum, u16_t chksum)
{
#endif /* LWIP_CHECKSUM_ON_COPY && CHECKSUM_GEN_UDP */
  struct netif *netif;
  const ip_addr_t *dst_ip_route = dst_ip;
 8011486:	687b      	ldr	r3, [r7, #4]
 8011488:	617b      	str	r3, [r7, #20]

  if ((pcb == NULL) || (dst_ip == NULL) || !IP_ADDR_PCB_VERSION_MATCH(pcb, dst_ip)) {
 801148a:	68fb      	ldr	r3, [r7, #12]
 801148c:	2b00      	cmp	r3, #0
 801148e:	d002      	beq.n	8011496 <udp_sendto+0x1e>
 8011490:	687b      	ldr	r3, [r7, #4]
 8011492:	2b00      	cmp	r3, #0
 8011494:	d102      	bne.n	801149c <udp_sendto+0x24>
    return ERR_VAL;
 8011496:	f06f 0305 	mvn.w	r3, #5
 801149a:	e013      	b.n	80114c4 <udp_sendto+0x4c>
  /* find the outgoing network interface for this packet */
  if(IP_IS_ANY_TYPE_VAL(pcb->local_ip)) {
    /* Don't call ip_route() with IP_ANY_TYPE */
    netif = ip_route(IP46_ADDR_ANY(IP_GET_TYPE(dst_ip_route)), dst_ip_route);
  } else {
    netif = ip_route(&pcb->local_ip, dst_ip_route);
 801149c:	6978      	ldr	r0, [r7, #20]
 801149e:	f001 fac3 	bl	8012a28 <ip4_route>
 80114a2:	6138      	str	r0, [r7, #16]
  }

  /* no outgoing network interface could be found? */
  if (netif == NULL) {
 80114a4:	693b      	ldr	r3, [r7, #16]
 80114a6:	2b00      	cmp	r3, #0
 80114a8:	d102      	bne.n	80114b0 <udp_sendto+0x38>
    LWIP_DEBUGF(UDP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("udp_send: No route to "));
    ip_addr_debug_print(UDP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, dst_ip);
    LWIP_DEBUGF(UDP_DEBUG, ("\n"));
    UDP_STATS_INC(udp.rterr);
    return ERR_RTE;
 80114aa:	f06f 0303 	mvn.w	r3, #3
 80114ae:	e009      	b.n	80114c4 <udp_sendto+0x4c>
  }
#if LWIP_CHECKSUM_ON_COPY && CHECKSUM_GEN_UDP
  return udp_sendto_if_chksum(pcb, p, dst_ip, dst_port, netif, have_chksum, chksum);
#else /* LWIP_CHECKSUM_ON_COPY && CHECKSUM_GEN_UDP */
  return udp_sendto_if(pcb, p, dst_ip, dst_port, netif);
 80114b0:	887a      	ldrh	r2, [r7, #2]
 80114b2:	693b      	ldr	r3, [r7, #16]
 80114b4:	9300      	str	r3, [sp, #0]
 80114b6:	4613      	mov	r3, r2
 80114b8:	687a      	ldr	r2, [r7, #4]
 80114ba:	68b9      	ldr	r1, [r7, #8]
 80114bc:	68f8      	ldr	r0, [r7, #12]
 80114be:	f000 f805 	bl	80114cc <udp_sendto_if>
 80114c2:	4603      	mov	r3, r0
#endif /* LWIP_CHECKSUM_ON_COPY && CHECKSUM_GEN_UDP */
}
 80114c4:	4618      	mov	r0, r3
 80114c6:	3718      	adds	r7, #24
 80114c8:	46bd      	mov	sp, r7
 80114ca:	bd80      	pop	{r7, pc}

080114cc <udp_sendto_if>:
 * @see udp_disconnect() udp_send()
 */
err_t
udp_sendto_if(struct udp_pcb *pcb, struct pbuf *p,
  const ip_addr_t *dst_ip, u16_t dst_port, struct netif *netif)
{
 80114cc:	b580      	push	{r7, lr}
 80114ce:	b088      	sub	sp, #32
 80114d0:	af02      	add	r7, sp, #8
 80114d2:	60f8      	str	r0, [r7, #12]
 80114d4:	60b9      	str	r1, [r7, #8]
 80114d6:	607a      	str	r2, [r7, #4]
 80114d8:	807b      	strh	r3, [r7, #2]
                     u16_t chksum)
{
#endif /* LWIP_CHECKSUM_ON_COPY && CHECKSUM_GEN_UDP */
  const ip_addr_t *src_ip;

  if ((pcb == NULL) || (dst_ip == NULL) || !IP_ADDR_PCB_VERSION_MATCH(pcb, dst_ip)) {
 80114da:	68fb      	ldr	r3, [r7, #12]
 80114dc:	2b00      	cmp	r3, #0
 80114de:	d002      	beq.n	80114e6 <udp_sendto_if+0x1a>
 80114e0:	687b      	ldr	r3, [r7, #4]
 80114e2:	2b00      	cmp	r3, #0
 80114e4:	d102      	bne.n	80114ec <udp_sendto_if+0x20>
    return ERR_VAL;
 80114e6:	f06f 0305 	mvn.w	r3, #5
 80114ea:	e028      	b.n	801153e <udp_sendto_if+0x72>
#endif /* LWIP_IPV6 */
#if LWIP_IPV4 && LWIP_IPV6
  else
#endif /* LWIP_IPV4 && LWIP_IPV6 */
#if LWIP_IPV4
  if (ip4_addr_isany(ip_2_ip4(&pcb->local_ip)) ||
 80114ec:	68fb      	ldr	r3, [r7, #12]
 80114ee:	2b00      	cmp	r3, #0
 80114f0:	d009      	beq.n	8011506 <udp_sendto_if+0x3a>
 80114f2:	68fb      	ldr	r3, [r7, #12]
 80114f4:	681b      	ldr	r3, [r3, #0]
 80114f6:	2b00      	cmp	r3, #0
 80114f8:	d005      	beq.n	8011506 <udp_sendto_if+0x3a>
      ip4_addr_ismulticast(ip_2_ip4(&pcb->local_ip))) {
 80114fa:	68fb      	ldr	r3, [r7, #12]
 80114fc:	681b      	ldr	r3, [r3, #0]
 80114fe:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
  if (ip4_addr_isany(ip_2_ip4(&pcb->local_ip)) ||
 8011502:	2be0      	cmp	r3, #224	; 0xe0
 8011504:	d103      	bne.n	801150e <udp_sendto_if+0x42>
    /* if the local_ip is any or multicast
     * use the outgoing network interface IP address as source address */
    src_ip = netif_ip_addr4(netif);
 8011506:	6a3b      	ldr	r3, [r7, #32]
 8011508:	3304      	adds	r3, #4
 801150a:	617b      	str	r3, [r7, #20]
 801150c:	e00b      	b.n	8011526 <udp_sendto_if+0x5a>
  } else {
    /* check if UDP PCB local IP address is correct
     * this could be an old address if netif->ip_addr has changed */
    if (!ip4_addr_cmp(ip_2_ip4(&(pcb->local_ip)), netif_ip4_addr(netif))) {
 801150e:	68fb      	ldr	r3, [r7, #12]
 8011510:	681a      	ldr	r2, [r3, #0]
 8011512:	6a3b      	ldr	r3, [r7, #32]
 8011514:	3304      	adds	r3, #4
 8011516:	681b      	ldr	r3, [r3, #0]
 8011518:	429a      	cmp	r2, r3
 801151a:	d002      	beq.n	8011522 <udp_sendto_if+0x56>
      /* local_ip doesn't match, drop the packet */
      return ERR_RTE;
 801151c:	f06f 0303 	mvn.w	r3, #3
 8011520:	e00d      	b.n	801153e <udp_sendto_if+0x72>
    }
    /* use UDP PCB local IP address as source address */
    src_ip = &pcb->local_ip;
 8011522:	68fb      	ldr	r3, [r7, #12]
 8011524:	617b      	str	r3, [r7, #20]
  }
#endif /* LWIP_IPV4 */
#if LWIP_CHECKSUM_ON_COPY && CHECKSUM_GEN_UDP
  return udp_sendto_if_src_chksum(pcb, p, dst_ip, dst_port, netif, have_chksum, chksum, src_ip);
#else /* LWIP_CHECKSUM_ON_COPY && CHECKSUM_GEN_UDP */
  return udp_sendto_if_src(pcb, p, dst_ip, dst_port, netif, src_ip);
 8011526:	887a      	ldrh	r2, [r7, #2]
 8011528:	697b      	ldr	r3, [r7, #20]
 801152a:	9301      	str	r3, [sp, #4]
 801152c:	6a3b      	ldr	r3, [r7, #32]
 801152e:	9300      	str	r3, [sp, #0]
 8011530:	4613      	mov	r3, r2
 8011532:	687a      	ldr	r2, [r7, #4]
 8011534:	68b9      	ldr	r1, [r7, #8]
 8011536:	68f8      	ldr	r0, [r7, #12]
 8011538:	f000 f806 	bl	8011548 <udp_sendto_if_src>
 801153c:	4603      	mov	r3, r0
#endif /* LWIP_CHECKSUM_ON_COPY && CHECKSUM_GEN_UDP */
}
 801153e:	4618      	mov	r0, r3
 8011540:	3718      	adds	r7, #24
 8011542:	46bd      	mov	sp, r7
 8011544:	bd80      	pop	{r7, pc}
	...

08011548 <udp_sendto_if_src>:
/** @ingroup udp_raw
 * Same as @ref udp_sendto_if, but with source address */
err_t
udp_sendto_if_src(struct udp_pcb *pcb, struct pbuf *p,
  const ip_addr_t *dst_ip, u16_t dst_port, struct netif *netif, const ip_addr_t *src_ip)
{
 8011548:	b580      	push	{r7, lr}
 801154a:	b08c      	sub	sp, #48	; 0x30
 801154c:	af04      	add	r7, sp, #16
 801154e:	60f8      	str	r0, [r7, #12]
 8011550:	60b9      	str	r1, [r7, #8]
 8011552:	607a      	str	r2, [r7, #4]
 8011554:	807b      	strh	r3, [r7, #2]
  err_t err;
  struct pbuf *q; /* q will be sent down the stack */
  u8_t ip_proto;
  u8_t ttl;

  if ((pcb == NULL) || (dst_ip == NULL) || !IP_ADDR_PCB_VERSION_MATCH(pcb, src_ip) ||
 8011556:	68fb      	ldr	r3, [r7, #12]
 8011558:	2b00      	cmp	r3, #0
 801155a:	d002      	beq.n	8011562 <udp_sendto_if_src+0x1a>
 801155c:	687b      	ldr	r3, [r7, #4]
 801155e:	2b00      	cmp	r3, #0
 8011560:	d102      	bne.n	8011568 <udp_sendto_if_src+0x20>
      !IP_ADDR_PCB_VERSION_MATCH(pcb, dst_ip)) {
    return ERR_VAL;
 8011562:	f06f 0305 	mvn.w	r3, #5
 8011566:	e07e      	b.n	8011666 <udp_sendto_if_src+0x11e>
    return ERR_VAL;
  }
#endif /* LWIP_IPV4 && IP_SOF_BROADCAST */

  /* if the PCB is not yet bound to a port, bind it here */
  if (pcb->local_port == 0) {
 8011568:	68fb      	ldr	r3, [r7, #12]
 801156a:	8a5b      	ldrh	r3, [r3, #18]
 801156c:	2b00      	cmp	r3, #0
 801156e:	d10f      	bne.n	8011590 <udp_sendto_if_src+0x48>
    LWIP_DEBUGF(UDP_DEBUG | LWIP_DBG_TRACE, ("udp_send: not yet bound to a port, binding now\n"));
    err = udp_bind(pcb, &pcb->local_ip, pcb->local_port);
 8011570:	68f9      	ldr	r1, [r7, #12]
 8011572:	68fb      	ldr	r3, [r7, #12]
 8011574:	8a5b      	ldrh	r3, [r3, #18]
 8011576:	461a      	mov	r2, r3
 8011578:	68f8      	ldr	r0, [r7, #12]
 801157a:	f000 f87f 	bl	801167c <udp_bind>
 801157e:	4603      	mov	r3, r0
 8011580:	76fb      	strb	r3, [r7, #27]
    if (err != ERR_OK) {
 8011582:	f997 301b 	ldrsb.w	r3, [r7, #27]
 8011586:	2b00      	cmp	r3, #0
 8011588:	d002      	beq.n	8011590 <udp_sendto_if_src+0x48>
      LWIP_DEBUGF(UDP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_SERIOUS, ("udp_send: forced port bind failed\n"));
      return err;
 801158a:	f997 301b 	ldrsb.w	r3, [r7, #27]
 801158e:	e06a      	b.n	8011666 <udp_sendto_if_src+0x11e>
    }
  }

  /* not enough space to add an UDP header to first pbuf in given p chain? */
  if (pbuf_header(p, UDP_HLEN)) {
 8011590:	2108      	movs	r1, #8
 8011592:	68b8      	ldr	r0, [r7, #8]
 8011594:	f7ff faac 	bl	8010af0 <pbuf_header>
 8011598:	4603      	mov	r3, r0
 801159a:	2b00      	cmp	r3, #0
 801159c:	d014      	beq.n	80115c8 <udp_sendto_if_src+0x80>
    /* allocate header in a separate new pbuf */
    q = pbuf_alloc(PBUF_IP, UDP_HLEN, PBUF_RAM);
 801159e:	2200      	movs	r2, #0
 80115a0:	2108      	movs	r1, #8
 80115a2:	2001      	movs	r0, #1
 80115a4:	f7fe ff5a 	bl	801045c <pbuf_alloc>
 80115a8:	61f8      	str	r0, [r7, #28]
    /* new header pbuf could not be allocated? */
    if (q == NULL) {
 80115aa:	69fb      	ldr	r3, [r7, #28]
 80115ac:	2b00      	cmp	r3, #0
 80115ae:	d102      	bne.n	80115b6 <udp_sendto_if_src+0x6e>
      LWIP_DEBUGF(UDP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_SERIOUS, ("udp_send: could not allocate header\n"));
      return ERR_MEM;
 80115b0:	f04f 33ff 	mov.w	r3, #4294967295
 80115b4:	e057      	b.n	8011666 <udp_sendto_if_src+0x11e>
    }
    if (p->tot_len != 0) {
 80115b6:	68bb      	ldr	r3, [r7, #8]
 80115b8:	891b      	ldrh	r3, [r3, #8]
 80115ba:	2b00      	cmp	r3, #0
 80115bc:	d006      	beq.n	80115cc <udp_sendto_if_src+0x84>
      /* chain header q in front of given pbuf p (only if p contains data) */
      pbuf_chain(q, p);
 80115be:	68b9      	ldr	r1, [r7, #8]
 80115c0:	69f8      	ldr	r0, [r7, #28]
 80115c2:	f7ff fbdb 	bl	8010d7c <pbuf_chain>
 80115c6:	e001      	b.n	80115cc <udp_sendto_if_src+0x84>
    LWIP_DEBUGF(UDP_DEBUG,
                ("udp_send: added header pbuf %p before given pbuf %p\n", (void *)q, (void *)p));
  } else {
    /* adding space for header within p succeeded */
    /* first pbuf q equals given pbuf */
    q = p;
 80115c8:	68bb      	ldr	r3, [r7, #8]
 80115ca:	61fb      	str	r3, [r7, #28]
    LWIP_DEBUGF(UDP_DEBUG, ("udp_send: added header in given pbuf %p\n", (void *)p));
  }
  LWIP_ASSERT("check that first pbuf can hold struct udp_hdr",
 80115cc:	69fb      	ldr	r3, [r7, #28]
 80115ce:	895b      	ldrh	r3, [r3, #10]
 80115d0:	2b07      	cmp	r3, #7
 80115d2:	d806      	bhi.n	80115e2 <udp_sendto_if_src+0x9a>
 80115d4:	4b26      	ldr	r3, [pc, #152]	; (8011670 <udp_sendto_if_src+0x128>)
 80115d6:	f44f 7237 	mov.w	r2, #732	; 0x2dc
 80115da:	4926      	ldr	r1, [pc, #152]	; (8011674 <udp_sendto_if_src+0x12c>)
 80115dc:	4826      	ldr	r0, [pc, #152]	; (8011678 <udp_sendto_if_src+0x130>)
 80115de:	f004 f85f 	bl	80156a0 <iprintf>
              (q->len >= sizeof(struct udp_hdr)));
  /* q now represents the packet to be sent */
  udphdr = (struct udp_hdr *)q->payload;
 80115e2:	69fb      	ldr	r3, [r7, #28]
 80115e4:	685b      	ldr	r3, [r3, #4]
 80115e6:	617b      	str	r3, [r7, #20]
  udphdr->src = lwip_htons(pcb->local_port);
 80115e8:	68fb      	ldr	r3, [r7, #12]
 80115ea:	8a5b      	ldrh	r3, [r3, #18]
 80115ec:	4618      	mov	r0, r3
 80115ee:	f7fe f9cd 	bl	800f98c <lwip_htons>
 80115f2:	4603      	mov	r3, r0
 80115f4:	461a      	mov	r2, r3
 80115f6:	697b      	ldr	r3, [r7, #20]
 80115f8:	801a      	strh	r2, [r3, #0]
  udphdr->dest = lwip_htons(dst_port);
 80115fa:	887b      	ldrh	r3, [r7, #2]
 80115fc:	4618      	mov	r0, r3
 80115fe:	f7fe f9c5 	bl	800f98c <lwip_htons>
 8011602:	4603      	mov	r3, r0
 8011604:	461a      	mov	r2, r3
 8011606:	697b      	ldr	r3, [r7, #20]
 8011608:	805a      	strh	r2, [r3, #2]
  /* in UDP, 0 checksum means 'no checksum' */
  udphdr->chksum = 0x0000;
 801160a:	697b      	ldr	r3, [r7, #20]
 801160c:	2200      	movs	r2, #0
 801160e:	719a      	strb	r2, [r3, #6]
 8011610:	2200      	movs	r2, #0
 8011612:	71da      	strb	r2, [r3, #7]
    ip_proto = IP_PROTO_UDPLITE;
  } else
#endif /* LWIP_UDPLITE */
  {      /* UDP */
    LWIP_DEBUGF(UDP_DEBUG, ("udp_send: UDP packet length %"U16_F"\n", q->tot_len));
    udphdr->len = lwip_htons(q->tot_len);
 8011614:	69fb      	ldr	r3, [r7, #28]
 8011616:	891b      	ldrh	r3, [r3, #8]
 8011618:	4618      	mov	r0, r3
 801161a:	f7fe f9b7 	bl	800f98c <lwip_htons>
 801161e:	4603      	mov	r3, r0
 8011620:	461a      	mov	r2, r3
 8011622:	697b      	ldr	r3, [r7, #20]
 8011624:	809a      	strh	r2, [r3, #4]
        }
        udphdr->chksum = udpchksum;
      }
    }
#endif /* CHECKSUM_GEN_UDP */
    ip_proto = IP_PROTO_UDP;
 8011626:	2311      	movs	r3, #17
 8011628:	74fb      	strb	r3, [r7, #19]

  /* Determine TTL to use */
#if LWIP_MULTICAST_TX_OPTIONS
  ttl = (ip_addr_ismulticast(dst_ip) ? udp_get_multicast_ttl(pcb) : pcb->ttl);
#else /* LWIP_MULTICAST_TX_OPTIONS */
  ttl = pcb->ttl;
 801162a:	68fb      	ldr	r3, [r7, #12]
 801162c:	7a9b      	ldrb	r3, [r3, #10]
 801162e:	74bb      	strb	r3, [r7, #18]

  LWIP_DEBUGF(UDP_DEBUG, ("udp_send: UDP checksum 0x%04"X16_F"\n", udphdr->chksum));
  LWIP_DEBUGF(UDP_DEBUG, ("udp_send: ip_output_if (,,,,0x%02"X16_F",)\n", (u16_t)ip_proto));
  /* output to IP */
  NETIF_SET_HWADDRHINT(netif, &(pcb->addr_hint));
  err = ip_output_if_src(q, src_ip, dst_ip, ttl, pcb->tos, ip_proto, netif);
 8011630:	68fb      	ldr	r3, [r7, #12]
 8011632:	7a5b      	ldrb	r3, [r3, #9]
 8011634:	7cb9      	ldrb	r1, [r7, #18]
 8011636:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8011638:	9202      	str	r2, [sp, #8]
 801163a:	7cfa      	ldrb	r2, [r7, #19]
 801163c:	9201      	str	r2, [sp, #4]
 801163e:	9300      	str	r3, [sp, #0]
 8011640:	460b      	mov	r3, r1
 8011642:	687a      	ldr	r2, [r7, #4]
 8011644:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8011646:	69f8      	ldr	r0, [r7, #28]
 8011648:	f001 fbb8 	bl	8012dbc <ip4_output_if_src>
 801164c:	4603      	mov	r3, r0
 801164e:	76fb      	strb	r3, [r7, #27]

  /* @todo: must this be increased even if error occurred? */
  MIB2_STATS_INC(mib2.udpoutdatagrams);

  /* did we chain a separate header pbuf earlier? */
  if (q != p) {
 8011650:	69fa      	ldr	r2, [r7, #28]
 8011652:	68bb      	ldr	r3, [r7, #8]
 8011654:	429a      	cmp	r2, r3
 8011656:	d004      	beq.n	8011662 <udp_sendto_if_src+0x11a>
    /* free the header pbuf */
    pbuf_free(q);
 8011658:	69f8      	ldr	r0, [r7, #28]
 801165a:	f7ff fa6d 	bl	8010b38 <pbuf_free>
    q = NULL;
 801165e:	2300      	movs	r3, #0
 8011660:	61fb      	str	r3, [r7, #28]
    /* p is still referenced by the caller, and will live on */
  }

  UDP_STATS_INC(udp.xmit);
  return err;
 8011662:	f997 301b 	ldrsb.w	r3, [r7, #27]
}
 8011666:	4618      	mov	r0, r3
 8011668:	3720      	adds	r7, #32
 801166a:	46bd      	mov	sp, r7
 801166c:	bd80      	pop	{r7, pc}
 801166e:	bf00      	nop
 8011670:	08018288 	.word	0x08018288
 8011674:	080182f4 	.word	0x080182f4
 8011678:	080182cc 	.word	0x080182cc

0801167c <udp_bind>:
 *
 * @see udp_disconnect()
 */
err_t
udp_bind(struct udp_pcb *pcb, const ip_addr_t *ipaddr, u16_t port)
{
 801167c:	b580      	push	{r7, lr}
 801167e:	b086      	sub	sp, #24
 8011680:	af00      	add	r7, sp, #0
 8011682:	60f8      	str	r0, [r7, #12]
 8011684:	60b9      	str	r1, [r7, #8]
 8011686:	4613      	mov	r3, r2
 8011688:	80fb      	strh	r3, [r7, #6]
  struct udp_pcb *ipcb;
  u8_t rebind;

#if LWIP_IPV4
  /* Don't propagate NULL pointer (IPv4 ANY) to subsequent functions */
  if (ipaddr == NULL) {
 801168a:	68bb      	ldr	r3, [r7, #8]
 801168c:	2b00      	cmp	r3, #0
 801168e:	d101      	bne.n	8011694 <udp_bind+0x18>
    ipaddr = IP4_ADDR_ANY;
 8011690:	4b30      	ldr	r3, [pc, #192]	; (8011754 <udp_bind+0xd8>)
 8011692:	60bb      	str	r3, [r7, #8]
  }
#endif /* LWIP_IPV4 */

  /* still need to check for ipaddr == NULL in IPv6 only case */
  if ((pcb == NULL) || (ipaddr == NULL)) {
 8011694:	68fb      	ldr	r3, [r7, #12]
 8011696:	2b00      	cmp	r3, #0
 8011698:	d002      	beq.n	80116a0 <udp_bind+0x24>
 801169a:	68bb      	ldr	r3, [r7, #8]
 801169c:	2b00      	cmp	r3, #0
 801169e:	d102      	bne.n	80116a6 <udp_bind+0x2a>
    return ERR_VAL;
 80116a0:	f06f 0305 	mvn.w	r3, #5
 80116a4:	e052      	b.n	801174c <udp_bind+0xd0>

  LWIP_DEBUGF(UDP_DEBUG | LWIP_DBG_TRACE, ("udp_bind(ipaddr = "));
  ip_addr_debug_print(UDP_DEBUG | LWIP_DBG_TRACE, ipaddr);
  LWIP_DEBUGF(UDP_DEBUG | LWIP_DBG_TRACE, (", port = %"U16_F")\n", port));

  rebind = 0;
 80116a6:	2300      	movs	r3, #0
 80116a8:	74fb      	strb	r3, [r7, #19]
  /* Check for double bind and rebind of the same pcb */
  for (ipcb = udp_pcbs; ipcb != NULL; ipcb = ipcb->next) {
 80116aa:	4b2b      	ldr	r3, [pc, #172]	; (8011758 <udp_bind+0xdc>)
 80116ac:	681b      	ldr	r3, [r3, #0]
 80116ae:	617b      	str	r3, [r7, #20]
 80116b0:	e009      	b.n	80116c6 <udp_bind+0x4a>
    /* is this UDP PCB already on active list? */
    if (pcb == ipcb) {
 80116b2:	68fa      	ldr	r2, [r7, #12]
 80116b4:	697b      	ldr	r3, [r7, #20]
 80116b6:	429a      	cmp	r2, r3
 80116b8:	d102      	bne.n	80116c0 <udp_bind+0x44>
      rebind = 1;
 80116ba:	2301      	movs	r3, #1
 80116bc:	74fb      	strb	r3, [r7, #19]
      break;
 80116be:	e005      	b.n	80116cc <udp_bind+0x50>
  for (ipcb = udp_pcbs; ipcb != NULL; ipcb = ipcb->next) {
 80116c0:	697b      	ldr	r3, [r7, #20]
 80116c2:	68db      	ldr	r3, [r3, #12]
 80116c4:	617b      	str	r3, [r7, #20]
 80116c6:	697b      	ldr	r3, [r7, #20]
 80116c8:	2b00      	cmp	r3, #0
 80116ca:	d1f2      	bne.n	80116b2 <udp_bind+0x36>
    }
  }

  /* no port specified? */
  if (port == 0) {
 80116cc:	88fb      	ldrh	r3, [r7, #6]
 80116ce:	2b00      	cmp	r3, #0
 80116d0:	d109      	bne.n	80116e6 <udp_bind+0x6a>
    port = udp_new_port();
 80116d2:	f7ff fd61 	bl	8011198 <udp_new_port>
 80116d6:	4603      	mov	r3, r0
 80116d8:	80fb      	strh	r3, [r7, #6]
    if (port == 0) {
 80116da:	88fb      	ldrh	r3, [r7, #6]
 80116dc:	2b00      	cmp	r3, #0
 80116de:	d11e      	bne.n	801171e <udp_bind+0xa2>
      /* no more ports available in local range */
      LWIP_DEBUGF(UDP_DEBUG, ("udp_bind: out of free UDP ports\n"));
      return ERR_USE;
 80116e0:	f06f 0307 	mvn.w	r3, #7
 80116e4:	e032      	b.n	801174c <udp_bind+0xd0>
    }
  } else {
    for (ipcb = udp_pcbs; ipcb != NULL; ipcb = ipcb->next) {
 80116e6:	4b1c      	ldr	r3, [pc, #112]	; (8011758 <udp_bind+0xdc>)
 80116e8:	681b      	ldr	r3, [r3, #0]
 80116ea:	617b      	str	r3, [r7, #20]
 80116ec:	e014      	b.n	8011718 <udp_bind+0x9c>
      if (pcb != ipcb) {
 80116ee:	68fa      	ldr	r2, [r7, #12]
 80116f0:	697b      	ldr	r3, [r7, #20]
 80116f2:	429a      	cmp	r2, r3
 80116f4:	d00d      	beq.n	8011712 <udp_bind+0x96>
        if (!ip_get_option(pcb, SOF_REUSEADDR) ||
            !ip_get_option(ipcb, SOF_REUSEADDR))
#endif /* SO_REUSE */
        {
          /* port matches that of PCB in list and REUSEADDR not set -> reject */
          if ((ipcb->local_port == port) &&
 80116f6:	697b      	ldr	r3, [r7, #20]
 80116f8:	8a5b      	ldrh	r3, [r3, #18]
 80116fa:	88fa      	ldrh	r2, [r7, #6]
 80116fc:	429a      	cmp	r2, r3
 80116fe:	d108      	bne.n	8011712 <udp_bind+0x96>
              /* IP address matches? */
              ip_addr_cmp(&ipcb->local_ip, ipaddr)) {
 8011700:	697b      	ldr	r3, [r7, #20]
 8011702:	681a      	ldr	r2, [r3, #0]
 8011704:	68bb      	ldr	r3, [r7, #8]
 8011706:	681b      	ldr	r3, [r3, #0]
          if ((ipcb->local_port == port) &&
 8011708:	429a      	cmp	r2, r3
 801170a:	d102      	bne.n	8011712 <udp_bind+0x96>
            /* other PCB already binds to this local IP and port */
            LWIP_DEBUGF(UDP_DEBUG,
                        ("udp_bind: local port %"U16_F" already bound by another pcb\n", port));
            return ERR_USE;
 801170c:	f06f 0307 	mvn.w	r3, #7
 8011710:	e01c      	b.n	801174c <udp_bind+0xd0>
    for (ipcb = udp_pcbs; ipcb != NULL; ipcb = ipcb->next) {
 8011712:	697b      	ldr	r3, [r7, #20]
 8011714:	68db      	ldr	r3, [r3, #12]
 8011716:	617b      	str	r3, [r7, #20]
 8011718:	697b      	ldr	r3, [r7, #20]
 801171a:	2b00      	cmp	r3, #0
 801171c:	d1e7      	bne.n	80116ee <udp_bind+0x72>
        }
      }
    }
  }

  ip_addr_set_ipaddr(&pcb->local_ip, ipaddr);
 801171e:	68bb      	ldr	r3, [r7, #8]
 8011720:	2b00      	cmp	r3, #0
 8011722:	d002      	beq.n	801172a <udp_bind+0xae>
 8011724:	68bb      	ldr	r3, [r7, #8]
 8011726:	681b      	ldr	r3, [r3, #0]
 8011728:	e000      	b.n	801172c <udp_bind+0xb0>
 801172a:	2300      	movs	r3, #0
 801172c:	68fa      	ldr	r2, [r7, #12]
 801172e:	6013      	str	r3, [r2, #0]

  pcb->local_port = port;
 8011730:	68fb      	ldr	r3, [r7, #12]
 8011732:	88fa      	ldrh	r2, [r7, #6]
 8011734:	825a      	strh	r2, [r3, #18]
  mib2_udp_bind(pcb);
  /* pcb not active yet? */
  if (rebind == 0) {
 8011736:	7cfb      	ldrb	r3, [r7, #19]
 8011738:	2b00      	cmp	r3, #0
 801173a:	d106      	bne.n	801174a <udp_bind+0xce>
    /* place the PCB on the active list if not already there */
    pcb->next = udp_pcbs;
 801173c:	4b06      	ldr	r3, [pc, #24]	; (8011758 <udp_bind+0xdc>)
 801173e:	681a      	ldr	r2, [r3, #0]
 8011740:	68fb      	ldr	r3, [r7, #12]
 8011742:	60da      	str	r2, [r3, #12]
    udp_pcbs = pcb;
 8011744:	4a04      	ldr	r2, [pc, #16]	; (8011758 <udp_bind+0xdc>)
 8011746:	68fb      	ldr	r3, [r7, #12]
 8011748:	6013      	str	r3, [r2, #0]
  }
  LWIP_DEBUGF(UDP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_STATE, ("udp_bind: bound to "));
  ip_addr_debug_print(UDP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_STATE, &pcb->local_ip);
  LWIP_DEBUGF(UDP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_STATE, (", port %"U16_F")\n", pcb->local_port));
  return ERR_OK;
 801174a:	2300      	movs	r3, #0
}
 801174c:	4618      	mov	r0, r3
 801174e:	3718      	adds	r7, #24
 8011750:	46bd      	mov	sp, r7
 8011752:	bd80      	pop	{r7, pc}
 8011754:	08018b74 	.word	0x08018b74
 8011758:	20007720 	.word	0x20007720

0801175c <udp_connect>:
 *
 * @see udp_disconnect()
 */
err_t
udp_connect(struct udp_pcb *pcb, const ip_addr_t *ipaddr, u16_t port)
{
 801175c:	b580      	push	{r7, lr}
 801175e:	b086      	sub	sp, #24
 8011760:	af00      	add	r7, sp, #0
 8011762:	60f8      	str	r0, [r7, #12]
 8011764:	60b9      	str	r1, [r7, #8]
 8011766:	4613      	mov	r3, r2
 8011768:	80fb      	strh	r3, [r7, #6]
  struct udp_pcb *ipcb;

  if ((pcb == NULL) || (ipaddr == NULL)) {
 801176a:	68fb      	ldr	r3, [r7, #12]
 801176c:	2b00      	cmp	r3, #0
 801176e:	d002      	beq.n	8011776 <udp_connect+0x1a>
 8011770:	68bb      	ldr	r3, [r7, #8]
 8011772:	2b00      	cmp	r3, #0
 8011774:	d102      	bne.n	801177c <udp_connect+0x20>
    return ERR_VAL;
 8011776:	f06f 0305 	mvn.w	r3, #5
 801177a:	e03e      	b.n	80117fa <udp_connect+0x9e>
  }

  if (pcb->local_port == 0) {
 801177c:	68fb      	ldr	r3, [r7, #12]
 801177e:	8a5b      	ldrh	r3, [r3, #18]
 8011780:	2b00      	cmp	r3, #0
 8011782:	d10f      	bne.n	80117a4 <udp_connect+0x48>
    err_t err = udp_bind(pcb, &pcb->local_ip, pcb->local_port);
 8011784:	68f9      	ldr	r1, [r7, #12]
 8011786:	68fb      	ldr	r3, [r7, #12]
 8011788:	8a5b      	ldrh	r3, [r3, #18]
 801178a:	461a      	mov	r2, r3
 801178c:	68f8      	ldr	r0, [r7, #12]
 801178e:	f7ff ff75 	bl	801167c <udp_bind>
 8011792:	4603      	mov	r3, r0
 8011794:	74fb      	strb	r3, [r7, #19]
    if (err != ERR_OK) {
 8011796:	f997 3013 	ldrsb.w	r3, [r7, #19]
 801179a:	2b00      	cmp	r3, #0
 801179c:	d002      	beq.n	80117a4 <udp_connect+0x48>
      return err;
 801179e:	f997 3013 	ldrsb.w	r3, [r7, #19]
 80117a2:	e02a      	b.n	80117fa <udp_connect+0x9e>
    }
  }

  ip_addr_set_ipaddr(&pcb->remote_ip, ipaddr);
 80117a4:	68bb      	ldr	r3, [r7, #8]
 80117a6:	2b00      	cmp	r3, #0
 80117a8:	d002      	beq.n	80117b0 <udp_connect+0x54>
 80117aa:	68bb      	ldr	r3, [r7, #8]
 80117ac:	681b      	ldr	r3, [r3, #0]
 80117ae:	e000      	b.n	80117b2 <udp_connect+0x56>
 80117b0:	2300      	movs	r3, #0
 80117b2:	68fa      	ldr	r2, [r7, #12]
 80117b4:	6053      	str	r3, [r2, #4]
  pcb->remote_port = port;
 80117b6:	68fb      	ldr	r3, [r7, #12]
 80117b8:	88fa      	ldrh	r2, [r7, #6]
 80117ba:	829a      	strh	r2, [r3, #20]
  pcb->flags |= UDP_FLAGS_CONNECTED;
 80117bc:	68fb      	ldr	r3, [r7, #12]
 80117be:	7c1b      	ldrb	r3, [r3, #16]
 80117c0:	f043 0304 	orr.w	r3, r3, #4
 80117c4:	b2da      	uxtb	r2, r3
 80117c6:	68fb      	ldr	r3, [r7, #12]
 80117c8:	741a      	strb	r2, [r3, #16]
  ip_addr_debug_print(UDP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_STATE,
                      &pcb->remote_ip);
  LWIP_DEBUGF(UDP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_STATE, (", port %"U16_F")\n", pcb->remote_port));

  /* Insert UDP PCB into the list of active UDP PCBs. */
  for (ipcb = udp_pcbs; ipcb != NULL; ipcb = ipcb->next) {
 80117ca:	4b0e      	ldr	r3, [pc, #56]	; (8011804 <udp_connect+0xa8>)
 80117cc:	681b      	ldr	r3, [r3, #0]
 80117ce:	617b      	str	r3, [r7, #20]
 80117d0:	e008      	b.n	80117e4 <udp_connect+0x88>
    if (pcb == ipcb) {
 80117d2:	68fa      	ldr	r2, [r7, #12]
 80117d4:	697b      	ldr	r3, [r7, #20]
 80117d6:	429a      	cmp	r2, r3
 80117d8:	d101      	bne.n	80117de <udp_connect+0x82>
      /* already on the list, just return */
      return ERR_OK;
 80117da:	2300      	movs	r3, #0
 80117dc:	e00d      	b.n	80117fa <udp_connect+0x9e>
  for (ipcb = udp_pcbs; ipcb != NULL; ipcb = ipcb->next) {
 80117de:	697b      	ldr	r3, [r7, #20]
 80117e0:	68db      	ldr	r3, [r3, #12]
 80117e2:	617b      	str	r3, [r7, #20]
 80117e4:	697b      	ldr	r3, [r7, #20]
 80117e6:	2b00      	cmp	r3, #0
 80117e8:	d1f3      	bne.n	80117d2 <udp_connect+0x76>
    }
  }
  /* PCB not yet on the list, add PCB now */
  pcb->next = udp_pcbs;
 80117ea:	4b06      	ldr	r3, [pc, #24]	; (8011804 <udp_connect+0xa8>)
 80117ec:	681a      	ldr	r2, [r3, #0]
 80117ee:	68fb      	ldr	r3, [r7, #12]
 80117f0:	60da      	str	r2, [r3, #12]
  udp_pcbs = pcb;
 80117f2:	4a04      	ldr	r2, [pc, #16]	; (8011804 <udp_connect+0xa8>)
 80117f4:	68fb      	ldr	r3, [r7, #12]
 80117f6:	6013      	str	r3, [r2, #0]
  return ERR_OK;
 80117f8:	2300      	movs	r3, #0
}
 80117fa:	4618      	mov	r0, r3
 80117fc:	3718      	adds	r7, #24
 80117fe:	46bd      	mov	sp, r7
 8011800:	bd80      	pop	{r7, pc}
 8011802:	bf00      	nop
 8011804:	20007720 	.word	0x20007720

08011808 <udp_disconnect>:
 *
 * @param pcb the udp pcb to disconnect.
 */
void
udp_disconnect(struct udp_pcb *pcb)
{
 8011808:	b480      	push	{r7}
 801180a:	b083      	sub	sp, #12
 801180c:	af00      	add	r7, sp, #0
 801180e:	6078      	str	r0, [r7, #4]
#if LWIP_IPV4 && LWIP_IPV6
  if (IP_IS_ANY_TYPE_VAL(pcb->local_ip)) {
    ip_addr_copy(pcb->remote_ip, *IP_ANY_TYPE);
  } else {
#endif
    ip_addr_set_any(IP_IS_V6_VAL(pcb->remote_ip), &pcb->remote_ip);
 8011810:	687b      	ldr	r3, [r7, #4]
 8011812:	2200      	movs	r2, #0
 8011814:	605a      	str	r2, [r3, #4]
#if LWIP_IPV4 && LWIP_IPV6
  }
#endif
  pcb->remote_port = 0;
 8011816:	687b      	ldr	r3, [r7, #4]
 8011818:	2200      	movs	r2, #0
 801181a:	829a      	strh	r2, [r3, #20]
  /* mark PCB as unconnected */
  pcb->flags &= ~UDP_FLAGS_CONNECTED;
 801181c:	687b      	ldr	r3, [r7, #4]
 801181e:	7c1b      	ldrb	r3, [r3, #16]
 8011820:	f023 0304 	bic.w	r3, r3, #4
 8011824:	b2da      	uxtb	r2, r3
 8011826:	687b      	ldr	r3, [r7, #4]
 8011828:	741a      	strb	r2, [r3, #16]
}
 801182a:	bf00      	nop
 801182c:	370c      	adds	r7, #12
 801182e:	46bd      	mov	sp, r7
 8011830:	bc80      	pop	{r7}
 8011832:	4770      	bx	lr

08011834 <udp_recv>:
 * @param recv function pointer of the callback function
 * @param recv_arg additional argument to pass to the callback function
 */
void
udp_recv(struct udp_pcb *pcb, udp_recv_fn recv, void *recv_arg)
{
 8011834:	b480      	push	{r7}
 8011836:	b085      	sub	sp, #20
 8011838:	af00      	add	r7, sp, #0
 801183a:	60f8      	str	r0, [r7, #12]
 801183c:	60b9      	str	r1, [r7, #8]
 801183e:	607a      	str	r2, [r7, #4]
  /* remember recv() callback and user data */
  pcb->recv = recv;
 8011840:	68fb      	ldr	r3, [r7, #12]
 8011842:	68ba      	ldr	r2, [r7, #8]
 8011844:	619a      	str	r2, [r3, #24]
  pcb->recv_arg = recv_arg;
 8011846:	68fb      	ldr	r3, [r7, #12]
 8011848:	687a      	ldr	r2, [r7, #4]
 801184a:	61da      	str	r2, [r3, #28]
}
 801184c:	bf00      	nop
 801184e:	3714      	adds	r7, #20
 8011850:	46bd      	mov	sp, r7
 8011852:	bc80      	pop	{r7}
 8011854:	4770      	bx	lr

08011856 <udp_new>:
 *
 * @see udp_remove()
 */
struct udp_pcb *
udp_new(void)
{
 8011856:	b580      	push	{r7, lr}
 8011858:	b082      	sub	sp, #8
 801185a:	af00      	add	r7, sp, #0
  struct udp_pcb *pcb;
  pcb = (struct udp_pcb *)memp_malloc(MEMP_UDP_PCB);
 801185c:	2000      	movs	r0, #0
 801185e:	f7fe fc23 	bl	80100a8 <memp_malloc>
 8011862:	6078      	str	r0, [r7, #4]
  /* could allocate UDP PCB? */
  if (pcb != NULL) {
 8011864:	687b      	ldr	r3, [r7, #4]
 8011866:	2b00      	cmp	r3, #0
 8011868:	d007      	beq.n	801187a <udp_new+0x24>
    /* UDP Lite: by initializing to all zeroes, chksum_len is set to 0
     * which means checksum is generated over the whole datagram per default
     * (recommended as default by RFC 3828). */
    /* initialize PCB to all zeroes */
    memset(pcb, 0, sizeof(struct udp_pcb));
 801186a:	2220      	movs	r2, #32
 801186c:	2100      	movs	r1, #0
 801186e:	6878      	ldr	r0, [r7, #4]
 8011870:	f003 fa18 	bl	8014ca4 <memset>
    pcb->ttl = UDP_TTL;
 8011874:	687b      	ldr	r3, [r7, #4]
 8011876:	22ff      	movs	r2, #255	; 0xff
 8011878:	729a      	strb	r2, [r3, #10]
#if LWIP_MULTICAST_TX_OPTIONS
    udp_set_multicast_ttl(pcb, UDP_TTL);
#endif /* LWIP_MULTICAST_TX_OPTIONS */
  }
  return pcb;
 801187a:	687b      	ldr	r3, [r7, #4]
}
 801187c:	4618      	mov	r0, r3
 801187e:	3708      	adds	r7, #8
 8011880:	46bd      	mov	sp, r7
 8011882:	bd80      	pop	{r7, pc}

08011884 <udp_netif_ip_addr_changed>:
 *
 * @param old_addr IP address of the netif before change
 * @param new_addr IP address of the netif after change
 */
void udp_netif_ip_addr_changed(const ip_addr_t* old_addr, const ip_addr_t* new_addr)
{
 8011884:	b480      	push	{r7}
 8011886:	b085      	sub	sp, #20
 8011888:	af00      	add	r7, sp, #0
 801188a:	6078      	str	r0, [r7, #4]
 801188c:	6039      	str	r1, [r7, #0]
  struct udp_pcb* upcb;

  if (!ip_addr_isany(old_addr) && !ip_addr_isany(new_addr)) {
 801188e:	687b      	ldr	r3, [r7, #4]
 8011890:	2b00      	cmp	r3, #0
 8011892:	d01e      	beq.n	80118d2 <udp_netif_ip_addr_changed+0x4e>
 8011894:	687b      	ldr	r3, [r7, #4]
 8011896:	681b      	ldr	r3, [r3, #0]
 8011898:	2b00      	cmp	r3, #0
 801189a:	d01a      	beq.n	80118d2 <udp_netif_ip_addr_changed+0x4e>
 801189c:	683b      	ldr	r3, [r7, #0]
 801189e:	2b00      	cmp	r3, #0
 80118a0:	d017      	beq.n	80118d2 <udp_netif_ip_addr_changed+0x4e>
 80118a2:	683b      	ldr	r3, [r7, #0]
 80118a4:	681b      	ldr	r3, [r3, #0]
 80118a6:	2b00      	cmp	r3, #0
 80118a8:	d013      	beq.n	80118d2 <udp_netif_ip_addr_changed+0x4e>
    for (upcb = udp_pcbs; upcb != NULL; upcb = upcb->next) {
 80118aa:	4b0c      	ldr	r3, [pc, #48]	; (80118dc <udp_netif_ip_addr_changed+0x58>)
 80118ac:	681b      	ldr	r3, [r3, #0]
 80118ae:	60fb      	str	r3, [r7, #12]
 80118b0:	e00c      	b.n	80118cc <udp_netif_ip_addr_changed+0x48>
      /* PCB bound to current local interface address? */
      if (ip_addr_cmp(&upcb->local_ip, old_addr)) {
 80118b2:	68fb      	ldr	r3, [r7, #12]
 80118b4:	681a      	ldr	r2, [r3, #0]
 80118b6:	687b      	ldr	r3, [r7, #4]
 80118b8:	681b      	ldr	r3, [r3, #0]
 80118ba:	429a      	cmp	r2, r3
 80118bc:	d103      	bne.n	80118c6 <udp_netif_ip_addr_changed+0x42>
        /* The PCB is bound to the old ipaddr and
         * is set to bound to the new one instead */
        ip_addr_copy(upcb->local_ip, *new_addr);
 80118be:	683b      	ldr	r3, [r7, #0]
 80118c0:	681a      	ldr	r2, [r3, #0]
 80118c2:	68fb      	ldr	r3, [r7, #12]
 80118c4:	601a      	str	r2, [r3, #0]
    for (upcb = udp_pcbs; upcb != NULL; upcb = upcb->next) {
 80118c6:	68fb      	ldr	r3, [r7, #12]
 80118c8:	68db      	ldr	r3, [r3, #12]
 80118ca:	60fb      	str	r3, [r7, #12]
 80118cc:	68fb      	ldr	r3, [r7, #12]
 80118ce:	2b00      	cmp	r3, #0
 80118d0:	d1ef      	bne.n	80118b2 <udp_netif_ip_addr_changed+0x2e>
      }
    }
  }
}
 80118d2:	bf00      	nop
 80118d4:	3714      	adds	r7, #20
 80118d6:	46bd      	mov	sp, r7
 80118d8:	bc80      	pop	{r7}
 80118da:	4770      	bx	lr
 80118dc:	20007720 	.word	0x20007720

080118e0 <etharp_free_entry>:
#endif /* ARP_QUEUEING */

/** Clean up ARP table entries */
static void
etharp_free_entry(int i)
{
 80118e0:	b580      	push	{r7, lr}
 80118e2:	b082      	sub	sp, #8
 80118e4:	af00      	add	r7, sp, #0
 80118e6:	6078      	str	r0, [r7, #4]
  /* remove from SNMP ARP index tree */
  mib2_remove_arp_entry(arp_table[i].netif, &arp_table[i].ipaddr);
  /* and empty packet queue */
  if (arp_table[i].q != NULL) {
 80118e8:	4915      	ldr	r1, [pc, #84]	; (8011940 <etharp_free_entry+0x60>)
 80118ea:	687a      	ldr	r2, [r7, #4]
 80118ec:	4613      	mov	r3, r2
 80118ee:	005b      	lsls	r3, r3, #1
 80118f0:	4413      	add	r3, r2
 80118f2:	00db      	lsls	r3, r3, #3
 80118f4:	440b      	add	r3, r1
 80118f6:	681b      	ldr	r3, [r3, #0]
 80118f8:	2b00      	cmp	r3, #0
 80118fa:	d013      	beq.n	8011924 <etharp_free_entry+0x44>
    /* remove all queued packets */
    LWIP_DEBUGF(ETHARP_DEBUG, ("etharp_free_entry: freeing entry %"U16_F", packet queue %p.\n", (u16_t)i, (void *)(arp_table[i].q)));
    free_etharp_q(arp_table[i].q);
 80118fc:	4910      	ldr	r1, [pc, #64]	; (8011940 <etharp_free_entry+0x60>)
 80118fe:	687a      	ldr	r2, [r7, #4]
 8011900:	4613      	mov	r3, r2
 8011902:	005b      	lsls	r3, r3, #1
 8011904:	4413      	add	r3, r2
 8011906:	00db      	lsls	r3, r3, #3
 8011908:	440b      	add	r3, r1
 801190a:	681b      	ldr	r3, [r3, #0]
 801190c:	4618      	mov	r0, r3
 801190e:	f7ff f913 	bl	8010b38 <pbuf_free>
    arp_table[i].q = NULL;
 8011912:	490b      	ldr	r1, [pc, #44]	; (8011940 <etharp_free_entry+0x60>)
 8011914:	687a      	ldr	r2, [r7, #4]
 8011916:	4613      	mov	r3, r2
 8011918:	005b      	lsls	r3, r3, #1
 801191a:	4413      	add	r3, r2
 801191c:	00db      	lsls	r3, r3, #3
 801191e:	440b      	add	r3, r1
 8011920:	2200      	movs	r2, #0
 8011922:	601a      	str	r2, [r3, #0]
  }
  /* recycle entry for re-use */
  arp_table[i].state = ETHARP_STATE_EMPTY;
 8011924:	4906      	ldr	r1, [pc, #24]	; (8011940 <etharp_free_entry+0x60>)
 8011926:	687a      	ldr	r2, [r7, #4]
 8011928:	4613      	mov	r3, r2
 801192a:	005b      	lsls	r3, r3, #1
 801192c:	4413      	add	r3, r2
 801192e:	00db      	lsls	r3, r3, #3
 8011930:	440b      	add	r3, r1
 8011932:	3314      	adds	r3, #20
 8011934:	2200      	movs	r2, #0
 8011936:	701a      	strb	r2, [r3, #0]
  arp_table[i].ctime = 0;
  arp_table[i].netif = NULL;
  ip4_addr_set_zero(&arp_table[i].ipaddr);
  arp_table[i].ethaddr = ethzero;
#endif /* LWIP_DEBUG */
}
 8011938:	bf00      	nop
 801193a:	3708      	adds	r7, #8
 801193c:	46bd      	mov	sp, r7
 801193e:	bd80      	pop	{r7, pc}
 8011940:	200004d8 	.word	0x200004d8

08011944 <etharp_tmr>:
 * This function should be called every ARP_TMR_INTERVAL milliseconds (1 second),
 * in order to expire entries in the ARP table.
 */
void
etharp_tmr(void)
{
 8011944:	b580      	push	{r7, lr}
 8011946:	b082      	sub	sp, #8
 8011948:	af00      	add	r7, sp, #0
  u8_t i;

  LWIP_DEBUGF(ETHARP_DEBUG, ("etharp_timer\n"));
  /* remove expired entries from the ARP table */
  for (i = 0; i < ARP_TABLE_SIZE; ++i) {
 801194a:	2300      	movs	r3, #0
 801194c:	71fb      	strb	r3, [r7, #7]
 801194e:	e096      	b.n	8011a7e <etharp_tmr+0x13a>
    u8_t state = arp_table[i].state;
 8011950:	79fa      	ldrb	r2, [r7, #7]
 8011952:	494f      	ldr	r1, [pc, #316]	; (8011a90 <etharp_tmr+0x14c>)
 8011954:	4613      	mov	r3, r2
 8011956:	005b      	lsls	r3, r3, #1
 8011958:	4413      	add	r3, r2
 801195a:	00db      	lsls	r3, r3, #3
 801195c:	440b      	add	r3, r1
 801195e:	3314      	adds	r3, #20
 8011960:	781b      	ldrb	r3, [r3, #0]
 8011962:	71bb      	strb	r3, [r7, #6]
    if (state != ETHARP_STATE_EMPTY
 8011964:	79bb      	ldrb	r3, [r7, #6]
 8011966:	2b00      	cmp	r3, #0
 8011968:	f000 8086 	beq.w	8011a78 <etharp_tmr+0x134>
#if ETHARP_SUPPORT_STATIC_ENTRIES
      && (state != ETHARP_STATE_STATIC)
#endif /* ETHARP_SUPPORT_STATIC_ENTRIES */
      ) {
      arp_table[i].ctime++;
 801196c:	79fa      	ldrb	r2, [r7, #7]
 801196e:	4948      	ldr	r1, [pc, #288]	; (8011a90 <etharp_tmr+0x14c>)
 8011970:	4613      	mov	r3, r2
 8011972:	005b      	lsls	r3, r3, #1
 8011974:	4413      	add	r3, r2
 8011976:	00db      	lsls	r3, r3, #3
 8011978:	440b      	add	r3, r1
 801197a:	3312      	adds	r3, #18
 801197c:	881b      	ldrh	r3, [r3, #0]
 801197e:	3301      	adds	r3, #1
 8011980:	b298      	uxth	r0, r3
 8011982:	4943      	ldr	r1, [pc, #268]	; (8011a90 <etharp_tmr+0x14c>)
 8011984:	4613      	mov	r3, r2
 8011986:	005b      	lsls	r3, r3, #1
 8011988:	4413      	add	r3, r2
 801198a:	00db      	lsls	r3, r3, #3
 801198c:	440b      	add	r3, r1
 801198e:	3312      	adds	r3, #18
 8011990:	4602      	mov	r2, r0
 8011992:	801a      	strh	r2, [r3, #0]
      if ((arp_table[i].ctime >= ARP_MAXAGE) ||
 8011994:	79fa      	ldrb	r2, [r7, #7]
 8011996:	493e      	ldr	r1, [pc, #248]	; (8011a90 <etharp_tmr+0x14c>)
 8011998:	4613      	mov	r3, r2
 801199a:	005b      	lsls	r3, r3, #1
 801199c:	4413      	add	r3, r2
 801199e:	00db      	lsls	r3, r3, #3
 80119a0:	440b      	add	r3, r1
 80119a2:	3312      	adds	r3, #18
 80119a4:	881b      	ldrh	r3, [r3, #0]
 80119a6:	f5b3 7f96 	cmp.w	r3, #300	; 0x12c
 80119aa:	d215      	bcs.n	80119d8 <etharp_tmr+0x94>
          ((arp_table[i].state == ETHARP_STATE_PENDING)  &&
 80119ac:	79fa      	ldrb	r2, [r7, #7]
 80119ae:	4938      	ldr	r1, [pc, #224]	; (8011a90 <etharp_tmr+0x14c>)
 80119b0:	4613      	mov	r3, r2
 80119b2:	005b      	lsls	r3, r3, #1
 80119b4:	4413      	add	r3, r2
 80119b6:	00db      	lsls	r3, r3, #3
 80119b8:	440b      	add	r3, r1
 80119ba:	3314      	adds	r3, #20
 80119bc:	781b      	ldrb	r3, [r3, #0]
      if ((arp_table[i].ctime >= ARP_MAXAGE) ||
 80119be:	2b01      	cmp	r3, #1
 80119c0:	d10f      	bne.n	80119e2 <etharp_tmr+0x9e>
           (arp_table[i].ctime >= ARP_MAXPENDING))) {
 80119c2:	79fa      	ldrb	r2, [r7, #7]
 80119c4:	4932      	ldr	r1, [pc, #200]	; (8011a90 <etharp_tmr+0x14c>)
 80119c6:	4613      	mov	r3, r2
 80119c8:	005b      	lsls	r3, r3, #1
 80119ca:	4413      	add	r3, r2
 80119cc:	00db      	lsls	r3, r3, #3
 80119ce:	440b      	add	r3, r1
 80119d0:	3312      	adds	r3, #18
 80119d2:	881b      	ldrh	r3, [r3, #0]
          ((arp_table[i].state == ETHARP_STATE_PENDING)  &&
 80119d4:	2b04      	cmp	r3, #4
 80119d6:	d904      	bls.n	80119e2 <etharp_tmr+0x9e>
        /* pending or stable entry has become old! */
        LWIP_DEBUGF(ETHARP_DEBUG, ("etharp_timer: expired %s entry %"U16_F".\n",
             arp_table[i].state >= ETHARP_STATE_STABLE ? "stable" : "pending", (u16_t)i));
        /* clean up entries that have just been expired */
        etharp_free_entry(i);
 80119d8:	79fb      	ldrb	r3, [r7, #7]
 80119da:	4618      	mov	r0, r3
 80119dc:	f7ff ff80 	bl	80118e0 <etharp_free_entry>
 80119e0:	e04a      	b.n	8011a78 <etharp_tmr+0x134>
      } else if (arp_table[i].state == ETHARP_STATE_STABLE_REREQUESTING_1) {
 80119e2:	79fa      	ldrb	r2, [r7, #7]
 80119e4:	492a      	ldr	r1, [pc, #168]	; (8011a90 <etharp_tmr+0x14c>)
 80119e6:	4613      	mov	r3, r2
 80119e8:	005b      	lsls	r3, r3, #1
 80119ea:	4413      	add	r3, r2
 80119ec:	00db      	lsls	r3, r3, #3
 80119ee:	440b      	add	r3, r1
 80119f0:	3314      	adds	r3, #20
 80119f2:	781b      	ldrb	r3, [r3, #0]
 80119f4:	2b03      	cmp	r3, #3
 80119f6:	d10a      	bne.n	8011a0e <etharp_tmr+0xca>
        /* Don't send more than one request every 2 seconds. */
        arp_table[i].state = ETHARP_STATE_STABLE_REREQUESTING_2;
 80119f8:	79fa      	ldrb	r2, [r7, #7]
 80119fa:	4925      	ldr	r1, [pc, #148]	; (8011a90 <etharp_tmr+0x14c>)
 80119fc:	4613      	mov	r3, r2
 80119fe:	005b      	lsls	r3, r3, #1
 8011a00:	4413      	add	r3, r2
 8011a02:	00db      	lsls	r3, r3, #3
 8011a04:	440b      	add	r3, r1
 8011a06:	3314      	adds	r3, #20
 8011a08:	2204      	movs	r2, #4
 8011a0a:	701a      	strb	r2, [r3, #0]
 8011a0c:	e034      	b.n	8011a78 <etharp_tmr+0x134>
      } else if (arp_table[i].state == ETHARP_STATE_STABLE_REREQUESTING_2) {
 8011a0e:	79fa      	ldrb	r2, [r7, #7]
 8011a10:	491f      	ldr	r1, [pc, #124]	; (8011a90 <etharp_tmr+0x14c>)
 8011a12:	4613      	mov	r3, r2
 8011a14:	005b      	lsls	r3, r3, #1
 8011a16:	4413      	add	r3, r2
 8011a18:	00db      	lsls	r3, r3, #3
 8011a1a:	440b      	add	r3, r1
 8011a1c:	3314      	adds	r3, #20
 8011a1e:	781b      	ldrb	r3, [r3, #0]
 8011a20:	2b04      	cmp	r3, #4
 8011a22:	d10a      	bne.n	8011a3a <etharp_tmr+0xf6>
        /* Reset state to stable, so that the next transmitted packet will
           re-send an ARP request. */
        arp_table[i].state = ETHARP_STATE_STABLE;
 8011a24:	79fa      	ldrb	r2, [r7, #7]
 8011a26:	491a      	ldr	r1, [pc, #104]	; (8011a90 <etharp_tmr+0x14c>)
 8011a28:	4613      	mov	r3, r2
 8011a2a:	005b      	lsls	r3, r3, #1
 8011a2c:	4413      	add	r3, r2
 8011a2e:	00db      	lsls	r3, r3, #3
 8011a30:	440b      	add	r3, r1
 8011a32:	3314      	adds	r3, #20
 8011a34:	2202      	movs	r2, #2
 8011a36:	701a      	strb	r2, [r3, #0]
 8011a38:	e01e      	b.n	8011a78 <etharp_tmr+0x134>
      } else if (arp_table[i].state == ETHARP_STATE_PENDING) {
 8011a3a:	79fa      	ldrb	r2, [r7, #7]
 8011a3c:	4914      	ldr	r1, [pc, #80]	; (8011a90 <etharp_tmr+0x14c>)
 8011a3e:	4613      	mov	r3, r2
 8011a40:	005b      	lsls	r3, r3, #1
 8011a42:	4413      	add	r3, r2
 8011a44:	00db      	lsls	r3, r3, #3
 8011a46:	440b      	add	r3, r1
 8011a48:	3314      	adds	r3, #20
 8011a4a:	781b      	ldrb	r3, [r3, #0]
 8011a4c:	2b01      	cmp	r3, #1
 8011a4e:	d113      	bne.n	8011a78 <etharp_tmr+0x134>
        /* still pending, resend an ARP query */
        etharp_request(arp_table[i].netif, &arp_table[i].ipaddr);
 8011a50:	79fa      	ldrb	r2, [r7, #7]
 8011a52:	490f      	ldr	r1, [pc, #60]	; (8011a90 <etharp_tmr+0x14c>)
 8011a54:	4613      	mov	r3, r2
 8011a56:	005b      	lsls	r3, r3, #1
 8011a58:	4413      	add	r3, r2
 8011a5a:	00db      	lsls	r3, r3, #3
 8011a5c:	440b      	add	r3, r1
 8011a5e:	3308      	adds	r3, #8
 8011a60:	6818      	ldr	r0, [r3, #0]
 8011a62:	79fa      	ldrb	r2, [r7, #7]
 8011a64:	4613      	mov	r3, r2
 8011a66:	005b      	lsls	r3, r3, #1
 8011a68:	4413      	add	r3, r2
 8011a6a:	00db      	lsls	r3, r3, #3
 8011a6c:	4a08      	ldr	r2, [pc, #32]	; (8011a90 <etharp_tmr+0x14c>)
 8011a6e:	4413      	add	r3, r2
 8011a70:	3304      	adds	r3, #4
 8011a72:	4619      	mov	r1, r3
 8011a74:	f000 fe38 	bl	80126e8 <etharp_request>
  for (i = 0; i < ARP_TABLE_SIZE; ++i) {
 8011a78:	79fb      	ldrb	r3, [r7, #7]
 8011a7a:	3301      	adds	r3, #1
 8011a7c:	71fb      	strb	r3, [r7, #7]
 8011a7e:	79fb      	ldrb	r3, [r7, #7]
 8011a80:	2b09      	cmp	r3, #9
 8011a82:	f67f af65 	bls.w	8011950 <etharp_tmr+0xc>
      }
    }
  }
}
 8011a86:	bf00      	nop
 8011a88:	3708      	adds	r7, #8
 8011a8a:	46bd      	mov	sp, r7
 8011a8c:	bd80      	pop	{r7, pc}
 8011a8e:	bf00      	nop
 8011a90:	200004d8 	.word	0x200004d8

08011a94 <etharp_find_entry>:
 * @return The ARP entry index that matched or is created, ERR_MEM if no
 * entry is found or could be recycled.
 */
static s8_t
etharp_find_entry(const ip4_addr_t *ipaddr, u8_t flags, struct netif* netif)
{
 8011a94:	b580      	push	{r7, lr}
 8011a96:	b088      	sub	sp, #32
 8011a98:	af00      	add	r7, sp, #0
 8011a9a:	60f8      	str	r0, [r7, #12]
 8011a9c:	460b      	mov	r3, r1
 8011a9e:	607a      	str	r2, [r7, #4]
 8011aa0:	72fb      	strb	r3, [r7, #11]
  s8_t old_pending = ARP_TABLE_SIZE, old_stable = ARP_TABLE_SIZE;
 8011aa2:	230a      	movs	r3, #10
 8011aa4:	77fb      	strb	r3, [r7, #31]
 8011aa6:	230a      	movs	r3, #10
 8011aa8:	77bb      	strb	r3, [r7, #30]
  s8_t empty = ARP_TABLE_SIZE;
 8011aaa:	230a      	movs	r3, #10
 8011aac:	777b      	strb	r3, [r7, #29]
  u8_t i = 0;
 8011aae:	2300      	movs	r3, #0
 8011ab0:	773b      	strb	r3, [r7, #28]
  /* oldest entry with packets on queue */
  s8_t old_queue = ARP_TABLE_SIZE;
 8011ab2:	230a      	movs	r3, #10
 8011ab4:	76fb      	strb	r3, [r7, #27]
  /* its age */
  u16_t age_queue = 0, age_pending = 0, age_stable = 0;
 8011ab6:	2300      	movs	r3, #0
 8011ab8:	833b      	strh	r3, [r7, #24]
 8011aba:	2300      	movs	r3, #0
 8011abc:	82fb      	strh	r3, [r7, #22]
 8011abe:	2300      	movs	r3, #0
 8011ac0:	82bb      	strh	r3, [r7, #20]
   * 4) remember the oldest pending entry with queued packets (if any)
   * 5) search for a matching IP entry, either pending or stable
   *    until 5 matches, or all entries are searched for.
   */

  for (i = 0; i < ARP_TABLE_SIZE; ++i) {
 8011ac2:	2300      	movs	r3, #0
 8011ac4:	773b      	strb	r3, [r7, #28]
 8011ac6:	e093      	b.n	8011bf0 <etharp_find_entry+0x15c>
    u8_t state = arp_table[i].state;
 8011ac8:	7f3a      	ldrb	r2, [r7, #28]
 8011aca:	4990      	ldr	r1, [pc, #576]	; (8011d0c <etharp_find_entry+0x278>)
 8011acc:	4613      	mov	r3, r2
 8011ace:	005b      	lsls	r3, r3, #1
 8011ad0:	4413      	add	r3, r2
 8011ad2:	00db      	lsls	r3, r3, #3
 8011ad4:	440b      	add	r3, r1
 8011ad6:	3314      	adds	r3, #20
 8011ad8:	781b      	ldrb	r3, [r3, #0]
 8011ada:	74fb      	strb	r3, [r7, #19]
    /* no empty entry found yet and now we do find one? */
    if ((empty == ARP_TABLE_SIZE) && (state == ETHARP_STATE_EMPTY)) {
 8011adc:	f997 301d 	ldrsb.w	r3, [r7, #29]
 8011ae0:	2b0a      	cmp	r3, #10
 8011ae2:	d105      	bne.n	8011af0 <etharp_find_entry+0x5c>
 8011ae4:	7cfb      	ldrb	r3, [r7, #19]
 8011ae6:	2b00      	cmp	r3, #0
 8011ae8:	d102      	bne.n	8011af0 <etharp_find_entry+0x5c>
      LWIP_DEBUGF(ETHARP_DEBUG, ("etharp_find_entry: found empty entry %"U16_F"\n", (u16_t)i));
      /* remember first empty entry */
      empty = i;
 8011aea:	7f3b      	ldrb	r3, [r7, #28]
 8011aec:	777b      	strb	r3, [r7, #29]
 8011aee:	e07c      	b.n	8011bea <etharp_find_entry+0x156>
    } else if (state != ETHARP_STATE_EMPTY) {
 8011af0:	7cfb      	ldrb	r3, [r7, #19]
 8011af2:	2b00      	cmp	r3, #0
 8011af4:	d079      	beq.n	8011bea <etharp_find_entry+0x156>
      LWIP_ASSERT("state == ETHARP_STATE_PENDING || state >= ETHARP_STATE_STABLE",
 8011af6:	7cfb      	ldrb	r3, [r7, #19]
 8011af8:	2b01      	cmp	r3, #1
 8011afa:	d009      	beq.n	8011b10 <etharp_find_entry+0x7c>
 8011afc:	7cfb      	ldrb	r3, [r7, #19]
 8011afe:	2b01      	cmp	r3, #1
 8011b00:	d806      	bhi.n	8011b10 <etharp_find_entry+0x7c>
 8011b02:	4b83      	ldr	r3, [pc, #524]	; (8011d10 <etharp_find_entry+0x27c>)
 8011b04:	f44f 7293 	mov.w	r2, #294	; 0x126
 8011b08:	4982      	ldr	r1, [pc, #520]	; (8011d14 <etharp_find_entry+0x280>)
 8011b0a:	4883      	ldr	r0, [pc, #524]	; (8011d18 <etharp_find_entry+0x284>)
 8011b0c:	f003 fdc8 	bl	80156a0 <iprintf>
        state == ETHARP_STATE_PENDING || state >= ETHARP_STATE_STABLE);
      /* if given, does IP address match IP address in ARP entry? */
      if (ipaddr && ip4_addr_cmp(ipaddr, &arp_table[i].ipaddr)
 8011b10:	68fb      	ldr	r3, [r7, #12]
 8011b12:	2b00      	cmp	r3, #0
 8011b14:	d00f      	beq.n	8011b36 <etharp_find_entry+0xa2>
 8011b16:	68fb      	ldr	r3, [r7, #12]
 8011b18:	6819      	ldr	r1, [r3, #0]
 8011b1a:	7f3a      	ldrb	r2, [r7, #28]
 8011b1c:	487b      	ldr	r0, [pc, #492]	; (8011d0c <etharp_find_entry+0x278>)
 8011b1e:	4613      	mov	r3, r2
 8011b20:	005b      	lsls	r3, r3, #1
 8011b22:	4413      	add	r3, r2
 8011b24:	00db      	lsls	r3, r3, #3
 8011b26:	4403      	add	r3, r0
 8011b28:	3304      	adds	r3, #4
 8011b2a:	681b      	ldr	r3, [r3, #0]
 8011b2c:	4299      	cmp	r1, r3
 8011b2e:	d102      	bne.n	8011b36 <etharp_find_entry+0xa2>
          && ((netif == NULL) || (netif == arp_table[i].netif))
#endif /* ETHARP_TABLE_MATCH_NETIF */
        ) {
        LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_find_entry: found matching entry %"U16_F"\n", (u16_t)i));
        /* found exact IP address match, simply bail out */
        return i;
 8011b30:	f997 301c 	ldrsb.w	r3, [r7, #28]
 8011b34:	e0e5      	b.n	8011d02 <etharp_find_entry+0x26e>
      }
      /* pending entry? */
      if (state == ETHARP_STATE_PENDING) {
 8011b36:	7cfb      	ldrb	r3, [r7, #19]
 8011b38:	2b01      	cmp	r3, #1
 8011b3a:	d13b      	bne.n	8011bb4 <etharp_find_entry+0x120>
        /* pending with queued packets? */
        if (arp_table[i].q != NULL) {
 8011b3c:	7f3a      	ldrb	r2, [r7, #28]
 8011b3e:	4973      	ldr	r1, [pc, #460]	; (8011d0c <etharp_find_entry+0x278>)
 8011b40:	4613      	mov	r3, r2
 8011b42:	005b      	lsls	r3, r3, #1
 8011b44:	4413      	add	r3, r2
 8011b46:	00db      	lsls	r3, r3, #3
 8011b48:	440b      	add	r3, r1
 8011b4a:	681b      	ldr	r3, [r3, #0]
 8011b4c:	2b00      	cmp	r3, #0
 8011b4e:	d018      	beq.n	8011b82 <etharp_find_entry+0xee>
          if (arp_table[i].ctime >= age_queue) {
 8011b50:	7f3a      	ldrb	r2, [r7, #28]
 8011b52:	496e      	ldr	r1, [pc, #440]	; (8011d0c <etharp_find_entry+0x278>)
 8011b54:	4613      	mov	r3, r2
 8011b56:	005b      	lsls	r3, r3, #1
 8011b58:	4413      	add	r3, r2
 8011b5a:	00db      	lsls	r3, r3, #3
 8011b5c:	440b      	add	r3, r1
 8011b5e:	3312      	adds	r3, #18
 8011b60:	881b      	ldrh	r3, [r3, #0]
 8011b62:	8b3a      	ldrh	r2, [r7, #24]
 8011b64:	429a      	cmp	r2, r3
 8011b66:	d840      	bhi.n	8011bea <etharp_find_entry+0x156>
            old_queue = i;
 8011b68:	7f3b      	ldrb	r3, [r7, #28]
 8011b6a:	76fb      	strb	r3, [r7, #27]
            age_queue = arp_table[i].ctime;
 8011b6c:	7f3a      	ldrb	r2, [r7, #28]
 8011b6e:	4967      	ldr	r1, [pc, #412]	; (8011d0c <etharp_find_entry+0x278>)
 8011b70:	4613      	mov	r3, r2
 8011b72:	005b      	lsls	r3, r3, #1
 8011b74:	4413      	add	r3, r2
 8011b76:	00db      	lsls	r3, r3, #3
 8011b78:	440b      	add	r3, r1
 8011b7a:	3312      	adds	r3, #18
 8011b7c:	881b      	ldrh	r3, [r3, #0]
 8011b7e:	833b      	strh	r3, [r7, #24]
 8011b80:	e033      	b.n	8011bea <etharp_find_entry+0x156>
          }
        } else
        /* pending without queued packets? */
        {
          if (arp_table[i].ctime >= age_pending) {
 8011b82:	7f3a      	ldrb	r2, [r7, #28]
 8011b84:	4961      	ldr	r1, [pc, #388]	; (8011d0c <etharp_find_entry+0x278>)
 8011b86:	4613      	mov	r3, r2
 8011b88:	005b      	lsls	r3, r3, #1
 8011b8a:	4413      	add	r3, r2
 8011b8c:	00db      	lsls	r3, r3, #3
 8011b8e:	440b      	add	r3, r1
 8011b90:	3312      	adds	r3, #18
 8011b92:	881b      	ldrh	r3, [r3, #0]
 8011b94:	8afa      	ldrh	r2, [r7, #22]
 8011b96:	429a      	cmp	r2, r3
 8011b98:	d827      	bhi.n	8011bea <etharp_find_entry+0x156>
            old_pending = i;
 8011b9a:	7f3b      	ldrb	r3, [r7, #28]
 8011b9c:	77fb      	strb	r3, [r7, #31]
            age_pending = arp_table[i].ctime;
 8011b9e:	7f3a      	ldrb	r2, [r7, #28]
 8011ba0:	495a      	ldr	r1, [pc, #360]	; (8011d0c <etharp_find_entry+0x278>)
 8011ba2:	4613      	mov	r3, r2
 8011ba4:	005b      	lsls	r3, r3, #1
 8011ba6:	4413      	add	r3, r2
 8011ba8:	00db      	lsls	r3, r3, #3
 8011baa:	440b      	add	r3, r1
 8011bac:	3312      	adds	r3, #18
 8011bae:	881b      	ldrh	r3, [r3, #0]
 8011bb0:	82fb      	strh	r3, [r7, #22]
 8011bb2:	e01a      	b.n	8011bea <etharp_find_entry+0x156>
          }
        }
      /* stable entry? */
      } else if (state >= ETHARP_STATE_STABLE) {
 8011bb4:	7cfb      	ldrb	r3, [r7, #19]
 8011bb6:	2b01      	cmp	r3, #1
 8011bb8:	d917      	bls.n	8011bea <etharp_find_entry+0x156>
        /* don't record old_stable for static entries since they never expire */
        if (state < ETHARP_STATE_STATIC)
#endif /* ETHARP_SUPPORT_STATIC_ENTRIES */
        {
          /* remember entry with oldest stable entry in oldest, its age in maxtime */
          if (arp_table[i].ctime >= age_stable) {
 8011bba:	7f3a      	ldrb	r2, [r7, #28]
 8011bbc:	4953      	ldr	r1, [pc, #332]	; (8011d0c <etharp_find_entry+0x278>)
 8011bbe:	4613      	mov	r3, r2
 8011bc0:	005b      	lsls	r3, r3, #1
 8011bc2:	4413      	add	r3, r2
 8011bc4:	00db      	lsls	r3, r3, #3
 8011bc6:	440b      	add	r3, r1
 8011bc8:	3312      	adds	r3, #18
 8011bca:	881b      	ldrh	r3, [r3, #0]
 8011bcc:	8aba      	ldrh	r2, [r7, #20]
 8011bce:	429a      	cmp	r2, r3
 8011bd0:	d80b      	bhi.n	8011bea <etharp_find_entry+0x156>
            old_stable = i;
 8011bd2:	7f3b      	ldrb	r3, [r7, #28]
 8011bd4:	77bb      	strb	r3, [r7, #30]
            age_stable = arp_table[i].ctime;
 8011bd6:	7f3a      	ldrb	r2, [r7, #28]
 8011bd8:	494c      	ldr	r1, [pc, #304]	; (8011d0c <etharp_find_entry+0x278>)
 8011bda:	4613      	mov	r3, r2
 8011bdc:	005b      	lsls	r3, r3, #1
 8011bde:	4413      	add	r3, r2
 8011be0:	00db      	lsls	r3, r3, #3
 8011be2:	440b      	add	r3, r1
 8011be4:	3312      	adds	r3, #18
 8011be6:	881b      	ldrh	r3, [r3, #0]
 8011be8:	82bb      	strh	r3, [r7, #20]
  for (i = 0; i < ARP_TABLE_SIZE; ++i) {
 8011bea:	7f3b      	ldrb	r3, [r7, #28]
 8011bec:	3301      	adds	r3, #1
 8011bee:	773b      	strb	r3, [r7, #28]
 8011bf0:	7f3b      	ldrb	r3, [r7, #28]
 8011bf2:	2b09      	cmp	r3, #9
 8011bf4:	f67f af68 	bls.w	8011ac8 <etharp_find_entry+0x34>
    }
  }
  /* { we have no match } => try to create a new entry */

  /* don't create new entry, only search? */
  if (((flags & ETHARP_FLAG_FIND_ONLY) != 0) ||
 8011bf8:	7afb      	ldrb	r3, [r7, #11]
 8011bfa:	f003 0302 	and.w	r3, r3, #2
 8011bfe:	2b00      	cmp	r3, #0
 8011c00:	d108      	bne.n	8011c14 <etharp_find_entry+0x180>
 8011c02:	f997 301d 	ldrsb.w	r3, [r7, #29]
 8011c06:	2b0a      	cmp	r3, #10
 8011c08:	d107      	bne.n	8011c1a <etharp_find_entry+0x186>
      /* or no empty entry found and not allowed to recycle? */
      ((empty == ARP_TABLE_SIZE) && ((flags & ETHARP_FLAG_TRY_HARD) == 0))) {
 8011c0a:	7afb      	ldrb	r3, [r7, #11]
 8011c0c:	f003 0301 	and.w	r3, r3, #1
 8011c10:	2b00      	cmp	r3, #0
 8011c12:	d102      	bne.n	8011c1a <etharp_find_entry+0x186>
    LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_find_entry: no empty entry found and not allowed to recycle\n"));
    return (s8_t)ERR_MEM;
 8011c14:	f04f 33ff 	mov.w	r3, #4294967295
 8011c18:	e073      	b.n	8011d02 <etharp_find_entry+0x26e>
   *
   * { ETHARP_FLAG_TRY_HARD is set at this point }
   */

  /* 1) empty entry available? */
  if (empty < ARP_TABLE_SIZE) {
 8011c1a:	f997 301d 	ldrsb.w	r3, [r7, #29]
 8011c1e:	2b09      	cmp	r3, #9
 8011c20:	dc02      	bgt.n	8011c28 <etharp_find_entry+0x194>
    i = empty;
 8011c22:	7f7b      	ldrb	r3, [r7, #29]
 8011c24:	773b      	strb	r3, [r7, #28]
 8011c26:	e036      	b.n	8011c96 <etharp_find_entry+0x202>
    LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_find_entry: selecting empty entry %"U16_F"\n", (u16_t)i));
  } else {
    /* 2) found recyclable stable entry? */
    if (old_stable < ARP_TABLE_SIZE) {
 8011c28:	f997 301e 	ldrsb.w	r3, [r7, #30]
 8011c2c:	2b09      	cmp	r3, #9
 8011c2e:	dc13      	bgt.n	8011c58 <etharp_find_entry+0x1c4>
      /* recycle oldest stable*/
      i = old_stable;
 8011c30:	7fbb      	ldrb	r3, [r7, #30]
 8011c32:	773b      	strb	r3, [r7, #28]
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_find_entry: selecting oldest stable entry %"U16_F"\n", (u16_t)i));
      /* no queued packets should exist on stable entries */
      LWIP_ASSERT("arp_table[i].q == NULL", arp_table[i].q == NULL);
 8011c34:	7f3a      	ldrb	r2, [r7, #28]
 8011c36:	4935      	ldr	r1, [pc, #212]	; (8011d0c <etharp_find_entry+0x278>)
 8011c38:	4613      	mov	r3, r2
 8011c3a:	005b      	lsls	r3, r3, #1
 8011c3c:	4413      	add	r3, r2
 8011c3e:	00db      	lsls	r3, r3, #3
 8011c40:	440b      	add	r3, r1
 8011c42:	681b      	ldr	r3, [r3, #0]
 8011c44:	2b00      	cmp	r3, #0
 8011c46:	d018      	beq.n	8011c7a <etharp_find_entry+0x1e6>
 8011c48:	4b31      	ldr	r3, [pc, #196]	; (8011d10 <etharp_find_entry+0x27c>)
 8011c4a:	f240 126f 	movw	r2, #367	; 0x16f
 8011c4e:	4933      	ldr	r1, [pc, #204]	; (8011d1c <etharp_find_entry+0x288>)
 8011c50:	4831      	ldr	r0, [pc, #196]	; (8011d18 <etharp_find_entry+0x284>)
 8011c52:	f003 fd25 	bl	80156a0 <iprintf>
 8011c56:	e010      	b.n	8011c7a <etharp_find_entry+0x1e6>
    /* 3) found recyclable pending entry without queued packets? */
    } else if (old_pending < ARP_TABLE_SIZE) {
 8011c58:	f997 301f 	ldrsb.w	r3, [r7, #31]
 8011c5c:	2b09      	cmp	r3, #9
 8011c5e:	dc02      	bgt.n	8011c66 <etharp_find_entry+0x1d2>
      /* recycle oldest pending */
      i = old_pending;
 8011c60:	7ffb      	ldrb	r3, [r7, #31]
 8011c62:	773b      	strb	r3, [r7, #28]
 8011c64:	e009      	b.n	8011c7a <etharp_find_entry+0x1e6>
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_find_entry: selecting oldest pending entry %"U16_F" (without queue)\n", (u16_t)i));
    /* 4) found recyclable pending entry with queued packets? */
    } else if (old_queue < ARP_TABLE_SIZE) {
 8011c66:	f997 301b 	ldrsb.w	r3, [r7, #27]
 8011c6a:	2b09      	cmp	r3, #9
 8011c6c:	dc02      	bgt.n	8011c74 <etharp_find_entry+0x1e0>
      /* recycle oldest pending (queued packets are free in etharp_free_entry) */
      i = old_queue;
 8011c6e:	7efb      	ldrb	r3, [r7, #27]
 8011c70:	773b      	strb	r3, [r7, #28]
 8011c72:	e002      	b.n	8011c7a <etharp_find_entry+0x1e6>
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_find_entry: selecting oldest pending entry %"U16_F", freeing packet queue %p\n", (u16_t)i, (void *)(arp_table[i].q)));
      /* no empty or recyclable entries found */
    } else {
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_find_entry: no empty or recyclable entries found\n"));
      return (s8_t)ERR_MEM;
 8011c74:	f04f 33ff 	mov.w	r3, #4294967295
 8011c78:	e043      	b.n	8011d02 <etharp_find_entry+0x26e>
    }

    /* { empty or recyclable entry found } */
    LWIP_ASSERT("i < ARP_TABLE_SIZE", i < ARP_TABLE_SIZE);
 8011c7a:	7f3b      	ldrb	r3, [r7, #28]
 8011c7c:	2b09      	cmp	r3, #9
 8011c7e:	d906      	bls.n	8011c8e <etharp_find_entry+0x1fa>
 8011c80:	4b23      	ldr	r3, [pc, #140]	; (8011d10 <etharp_find_entry+0x27c>)
 8011c82:	f240 1281 	movw	r2, #385	; 0x181
 8011c86:	4926      	ldr	r1, [pc, #152]	; (8011d20 <etharp_find_entry+0x28c>)
 8011c88:	4823      	ldr	r0, [pc, #140]	; (8011d18 <etharp_find_entry+0x284>)
 8011c8a:	f003 fd09 	bl	80156a0 <iprintf>
    etharp_free_entry(i);
 8011c8e:	7f3b      	ldrb	r3, [r7, #28]
 8011c90:	4618      	mov	r0, r3
 8011c92:	f7ff fe25 	bl	80118e0 <etharp_free_entry>
  }

  LWIP_ASSERT("i < ARP_TABLE_SIZE", i < ARP_TABLE_SIZE);
 8011c96:	7f3b      	ldrb	r3, [r7, #28]
 8011c98:	2b09      	cmp	r3, #9
 8011c9a:	d906      	bls.n	8011caa <etharp_find_entry+0x216>
 8011c9c:	4b1c      	ldr	r3, [pc, #112]	; (8011d10 <etharp_find_entry+0x27c>)
 8011c9e:	f240 1285 	movw	r2, #389	; 0x185
 8011ca2:	491f      	ldr	r1, [pc, #124]	; (8011d20 <etharp_find_entry+0x28c>)
 8011ca4:	481c      	ldr	r0, [pc, #112]	; (8011d18 <etharp_find_entry+0x284>)
 8011ca6:	f003 fcfb 	bl	80156a0 <iprintf>
  LWIP_ASSERT("arp_table[i].state == ETHARP_STATE_EMPTY",
 8011caa:	7f3a      	ldrb	r2, [r7, #28]
 8011cac:	4917      	ldr	r1, [pc, #92]	; (8011d0c <etharp_find_entry+0x278>)
 8011cae:	4613      	mov	r3, r2
 8011cb0:	005b      	lsls	r3, r3, #1
 8011cb2:	4413      	add	r3, r2
 8011cb4:	00db      	lsls	r3, r3, #3
 8011cb6:	440b      	add	r3, r1
 8011cb8:	3314      	adds	r3, #20
 8011cba:	781b      	ldrb	r3, [r3, #0]
 8011cbc:	2b00      	cmp	r3, #0
 8011cbe:	d006      	beq.n	8011cce <etharp_find_entry+0x23a>
 8011cc0:	4b13      	ldr	r3, [pc, #76]	; (8011d10 <etharp_find_entry+0x27c>)
 8011cc2:	f240 1287 	movw	r2, #391	; 0x187
 8011cc6:	4917      	ldr	r1, [pc, #92]	; (8011d24 <etharp_find_entry+0x290>)
 8011cc8:	4813      	ldr	r0, [pc, #76]	; (8011d18 <etharp_find_entry+0x284>)
 8011cca:	f003 fce9 	bl	80156a0 <iprintf>
    arp_table[i].state == ETHARP_STATE_EMPTY);

  /* IP address given? */
  if (ipaddr != NULL) {
 8011cce:	68fb      	ldr	r3, [r7, #12]
 8011cd0:	2b00      	cmp	r3, #0
 8011cd2:	d00a      	beq.n	8011cea <etharp_find_entry+0x256>
    /* set IP address */
    ip4_addr_copy(arp_table[i].ipaddr, *ipaddr);
 8011cd4:	7f3a      	ldrb	r2, [r7, #28]
 8011cd6:	68fb      	ldr	r3, [r7, #12]
 8011cd8:	6819      	ldr	r1, [r3, #0]
 8011cda:	480c      	ldr	r0, [pc, #48]	; (8011d0c <etharp_find_entry+0x278>)
 8011cdc:	4613      	mov	r3, r2
 8011cde:	005b      	lsls	r3, r3, #1
 8011ce0:	4413      	add	r3, r2
 8011ce2:	00db      	lsls	r3, r3, #3
 8011ce4:	4403      	add	r3, r0
 8011ce6:	3304      	adds	r3, #4
 8011ce8:	6019      	str	r1, [r3, #0]
  }
  arp_table[i].ctime = 0;
 8011cea:	7f3a      	ldrb	r2, [r7, #28]
 8011cec:	4907      	ldr	r1, [pc, #28]	; (8011d0c <etharp_find_entry+0x278>)
 8011cee:	4613      	mov	r3, r2
 8011cf0:	005b      	lsls	r3, r3, #1
 8011cf2:	4413      	add	r3, r2
 8011cf4:	00db      	lsls	r3, r3, #3
 8011cf6:	440b      	add	r3, r1
 8011cf8:	3312      	adds	r3, #18
 8011cfa:	2200      	movs	r2, #0
 8011cfc:	801a      	strh	r2, [r3, #0]
#if ETHARP_TABLE_MATCH_NETIF
  arp_table[i].netif = netif;
#endif /* ETHARP_TABLE_MATCH_NETIF*/
  return (err_t)i;
 8011cfe:	f997 301c 	ldrsb.w	r3, [r7, #28]
}
 8011d02:	4618      	mov	r0, r3
 8011d04:	3720      	adds	r7, #32
 8011d06:	46bd      	mov	sp, r7
 8011d08:	bd80      	pop	{r7, pc}
 8011d0a:	bf00      	nop
 8011d0c:	200004d8 	.word	0x200004d8
 8011d10:	08018324 	.word	0x08018324
 8011d14:	0801835c 	.word	0x0801835c
 8011d18:	0801839c 	.word	0x0801839c
 8011d1c:	080183c4 	.word	0x080183c4
 8011d20:	080183dc 	.word	0x080183dc
 8011d24:	080183f0 	.word	0x080183f0

08011d28 <etharp_update_arp_entry>:
 *
 * @see pbuf_free()
 */
static err_t
etharp_update_arp_entry(struct netif *netif, const ip4_addr_t *ipaddr, struct eth_addr *ethaddr, u8_t flags)
{
 8011d28:	b580      	push	{r7, lr}
 8011d2a:	b088      	sub	sp, #32
 8011d2c:	af02      	add	r7, sp, #8
 8011d2e:	60f8      	str	r0, [r7, #12]
 8011d30:	60b9      	str	r1, [r7, #8]
 8011d32:	607a      	str	r2, [r7, #4]
 8011d34:	70fb      	strb	r3, [r7, #3]
  s8_t i;
  LWIP_ASSERT("netif->hwaddr_len == ETH_HWADDR_LEN", netif->hwaddr_len == ETH_HWADDR_LEN);
 8011d36:	68fb      	ldr	r3, [r7, #12]
 8011d38:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8011d3c:	2b06      	cmp	r3, #6
 8011d3e:	d006      	beq.n	8011d4e <etharp_update_arp_entry+0x26>
 8011d40:	4b48      	ldr	r3, [pc, #288]	; (8011e64 <etharp_update_arp_entry+0x13c>)
 8011d42:	f240 12ab 	movw	r2, #427	; 0x1ab
 8011d46:	4948      	ldr	r1, [pc, #288]	; (8011e68 <etharp_update_arp_entry+0x140>)
 8011d48:	4848      	ldr	r0, [pc, #288]	; (8011e6c <etharp_update_arp_entry+0x144>)
 8011d4a:	f003 fca9 	bl	80156a0 <iprintf>
  LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_update_arp_entry: %"U16_F".%"U16_F".%"U16_F".%"U16_F" - %02"X16_F":%02"X16_F":%02"X16_F":%02"X16_F":%02"X16_F":%02"X16_F"\n",
    ip4_addr1_16(ipaddr), ip4_addr2_16(ipaddr), ip4_addr3_16(ipaddr), ip4_addr4_16(ipaddr),
    (u16_t)ethaddr->addr[0], (u16_t)ethaddr->addr[1], (u16_t)ethaddr->addr[2],
    (u16_t)ethaddr->addr[3], (u16_t)ethaddr->addr[4], (u16_t)ethaddr->addr[5]));
  /* non-unicast address? */
  if (ip4_addr_isany(ipaddr) ||
 8011d4e:	68bb      	ldr	r3, [r7, #8]
 8011d50:	2b00      	cmp	r3, #0
 8011d52:	d012      	beq.n	8011d7a <etharp_update_arp_entry+0x52>
 8011d54:	68bb      	ldr	r3, [r7, #8]
 8011d56:	681b      	ldr	r3, [r3, #0]
 8011d58:	2b00      	cmp	r3, #0
 8011d5a:	d00e      	beq.n	8011d7a <etharp_update_arp_entry+0x52>
      ip4_addr_isbroadcast(ipaddr, netif) ||
 8011d5c:	68bb      	ldr	r3, [r7, #8]
 8011d5e:	681b      	ldr	r3, [r3, #0]
 8011d60:	68f9      	ldr	r1, [r7, #12]
 8011d62:	4618      	mov	r0, r3
 8011d64:	f001 f8d2 	bl	8012f0c <ip4_addr_isbroadcast_u32>
 8011d68:	4603      	mov	r3, r0
  if (ip4_addr_isany(ipaddr) ||
 8011d6a:	2b00      	cmp	r3, #0
 8011d6c:	d105      	bne.n	8011d7a <etharp_update_arp_entry+0x52>
      ip4_addr_ismulticast(ipaddr)) {
 8011d6e:	68bb      	ldr	r3, [r7, #8]
 8011d70:	681b      	ldr	r3, [r3, #0]
 8011d72:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
      ip4_addr_isbroadcast(ipaddr, netif) ||
 8011d76:	2be0      	cmp	r3, #224	; 0xe0
 8011d78:	d102      	bne.n	8011d80 <etharp_update_arp_entry+0x58>
    LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_update_arp_entry: will not add non-unicast IP address to ARP cache\n"));
    return ERR_ARG;
 8011d7a:	f06f 030f 	mvn.w	r3, #15
 8011d7e:	e06c      	b.n	8011e5a <etharp_update_arp_entry+0x132>
  }
  /* find or create ARP entry */
  i = etharp_find_entry(ipaddr, flags, netif);
 8011d80:	78fb      	ldrb	r3, [r7, #3]
 8011d82:	68fa      	ldr	r2, [r7, #12]
 8011d84:	4619      	mov	r1, r3
 8011d86:	68b8      	ldr	r0, [r7, #8]
 8011d88:	f7ff fe84 	bl	8011a94 <etharp_find_entry>
 8011d8c:	4603      	mov	r3, r0
 8011d8e:	75fb      	strb	r3, [r7, #23]
  /* bail out if no entry could be found */
  if (i < 0) {
 8011d90:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8011d94:	2b00      	cmp	r3, #0
 8011d96:	da02      	bge.n	8011d9e <etharp_update_arp_entry+0x76>
    return (err_t)i;
 8011d98:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8011d9c:	e05d      	b.n	8011e5a <etharp_update_arp_entry+0x132>
    return ERR_VAL;
  } else
#endif /* ETHARP_SUPPORT_STATIC_ENTRIES */
  {
    /* mark it stable */
    arp_table[i].state = ETHARP_STATE_STABLE;
 8011d9e:	f997 2017 	ldrsb.w	r2, [r7, #23]
 8011da2:	4933      	ldr	r1, [pc, #204]	; (8011e70 <etharp_update_arp_entry+0x148>)
 8011da4:	4613      	mov	r3, r2
 8011da6:	005b      	lsls	r3, r3, #1
 8011da8:	4413      	add	r3, r2
 8011daa:	00db      	lsls	r3, r3, #3
 8011dac:	440b      	add	r3, r1
 8011dae:	3314      	adds	r3, #20
 8011db0:	2202      	movs	r2, #2
 8011db2:	701a      	strb	r2, [r3, #0]
  }

  /* record network interface */
  arp_table[i].netif = netif;
 8011db4:	f997 2017 	ldrsb.w	r2, [r7, #23]
 8011db8:	492d      	ldr	r1, [pc, #180]	; (8011e70 <etharp_update_arp_entry+0x148>)
 8011dba:	4613      	mov	r3, r2
 8011dbc:	005b      	lsls	r3, r3, #1
 8011dbe:	4413      	add	r3, r2
 8011dc0:	00db      	lsls	r3, r3, #3
 8011dc2:	440b      	add	r3, r1
 8011dc4:	3308      	adds	r3, #8
 8011dc6:	68fa      	ldr	r2, [r7, #12]
 8011dc8:	601a      	str	r2, [r3, #0]
  /* insert in SNMP ARP index tree */
  mib2_add_arp_entry(netif, &arp_table[i].ipaddr);

  LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_update_arp_entry: updating stable entry %"S16_F"\n", (s16_t)i));
  /* update address */
  ETHADDR32_COPY(&arp_table[i].ethaddr, ethaddr);
 8011dca:	f997 2017 	ldrsb.w	r2, [r7, #23]
 8011dce:	4613      	mov	r3, r2
 8011dd0:	005b      	lsls	r3, r3, #1
 8011dd2:	4413      	add	r3, r2
 8011dd4:	00db      	lsls	r3, r3, #3
 8011dd6:	3308      	adds	r3, #8
 8011dd8:	4a25      	ldr	r2, [pc, #148]	; (8011e70 <etharp_update_arp_entry+0x148>)
 8011dda:	4413      	add	r3, r2
 8011ddc:	3304      	adds	r3, #4
 8011dde:	2206      	movs	r2, #6
 8011de0:	6879      	ldr	r1, [r7, #4]
 8011de2:	4618      	mov	r0, r3
 8011de4:	f002 ff53 	bl	8014c8e <memcpy>
  /* reset time stamp */
  arp_table[i].ctime = 0;
 8011de8:	f997 2017 	ldrsb.w	r2, [r7, #23]
 8011dec:	4920      	ldr	r1, [pc, #128]	; (8011e70 <etharp_update_arp_entry+0x148>)
 8011dee:	4613      	mov	r3, r2
 8011df0:	005b      	lsls	r3, r3, #1
 8011df2:	4413      	add	r3, r2
 8011df4:	00db      	lsls	r3, r3, #3
 8011df6:	440b      	add	r3, r1
 8011df8:	3312      	adds	r3, #18
 8011dfa:	2200      	movs	r2, #0
 8011dfc:	801a      	strh	r2, [r3, #0]
    /* get the packet pointer */
    p = q->p;
    /* now queue entry can be freed */
    memp_free(MEMP_ARP_QUEUE, q);
#else /* ARP_QUEUEING */
  if (arp_table[i].q != NULL) {
 8011dfe:	f997 2017 	ldrsb.w	r2, [r7, #23]
 8011e02:	491b      	ldr	r1, [pc, #108]	; (8011e70 <etharp_update_arp_entry+0x148>)
 8011e04:	4613      	mov	r3, r2
 8011e06:	005b      	lsls	r3, r3, #1
 8011e08:	4413      	add	r3, r2
 8011e0a:	00db      	lsls	r3, r3, #3
 8011e0c:	440b      	add	r3, r1
 8011e0e:	681b      	ldr	r3, [r3, #0]
 8011e10:	2b00      	cmp	r3, #0
 8011e12:	d021      	beq.n	8011e58 <etharp_update_arp_entry+0x130>
    struct pbuf *p = arp_table[i].q;
 8011e14:	f997 2017 	ldrsb.w	r2, [r7, #23]
 8011e18:	4915      	ldr	r1, [pc, #84]	; (8011e70 <etharp_update_arp_entry+0x148>)
 8011e1a:	4613      	mov	r3, r2
 8011e1c:	005b      	lsls	r3, r3, #1
 8011e1e:	4413      	add	r3, r2
 8011e20:	00db      	lsls	r3, r3, #3
 8011e22:	440b      	add	r3, r1
 8011e24:	681b      	ldr	r3, [r3, #0]
 8011e26:	613b      	str	r3, [r7, #16]
    arp_table[i].q = NULL;
 8011e28:	f997 2017 	ldrsb.w	r2, [r7, #23]
 8011e2c:	4910      	ldr	r1, [pc, #64]	; (8011e70 <etharp_update_arp_entry+0x148>)
 8011e2e:	4613      	mov	r3, r2
 8011e30:	005b      	lsls	r3, r3, #1
 8011e32:	4413      	add	r3, r2
 8011e34:	00db      	lsls	r3, r3, #3
 8011e36:	440b      	add	r3, r1
 8011e38:	2200      	movs	r2, #0
 8011e3a:	601a      	str	r2, [r3, #0]
#endif /* ARP_QUEUEING */
    /* send the queued IP packet */
    ethernet_output(netif, p, (struct eth_addr*)(netif->hwaddr), ethaddr, ETHTYPE_IP);
 8011e3c:	68fb      	ldr	r3, [r7, #12]
 8011e3e:	f103 0229 	add.w	r2, r3, #41	; 0x29
 8011e42:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8011e46:	9300      	str	r3, [sp, #0]
 8011e48:	687b      	ldr	r3, [r7, #4]
 8011e4a:	6939      	ldr	r1, [r7, #16]
 8011e4c:	68f8      	ldr	r0, [r7, #12]
 8011e4e:	f001 fefd 	bl	8013c4c <ethernet_output>
    /* free the queued IP packet */
    pbuf_free(p);
 8011e52:	6938      	ldr	r0, [r7, #16]
 8011e54:	f7fe fe70 	bl	8010b38 <pbuf_free>
  }
  return ERR_OK;
 8011e58:	2300      	movs	r3, #0
}
 8011e5a:	4618      	mov	r0, r3
 8011e5c:	3718      	adds	r7, #24
 8011e5e:	46bd      	mov	sp, r7
 8011e60:	bd80      	pop	{r7, pc}
 8011e62:	bf00      	nop
 8011e64:	08018324 	.word	0x08018324
 8011e68:	0801841c 	.word	0x0801841c
 8011e6c:	0801839c 	.word	0x0801839c
 8011e70:	200004d8 	.word	0x200004d8

08011e74 <etharp_cleanup_netif>:
 *
 * @param netif points to a network interface
 */
void
etharp_cleanup_netif(struct netif *netif)
{
 8011e74:	b580      	push	{r7, lr}
 8011e76:	b084      	sub	sp, #16
 8011e78:	af00      	add	r7, sp, #0
 8011e7a:	6078      	str	r0, [r7, #4]
  u8_t i;

  for (i = 0; i < ARP_TABLE_SIZE; ++i) {
 8011e7c:	2300      	movs	r3, #0
 8011e7e:	73fb      	strb	r3, [r7, #15]
 8011e80:	e01f      	b.n	8011ec2 <etharp_cleanup_netif+0x4e>
    u8_t state = arp_table[i].state;
 8011e82:	7bfa      	ldrb	r2, [r7, #15]
 8011e84:	4912      	ldr	r1, [pc, #72]	; (8011ed0 <etharp_cleanup_netif+0x5c>)
 8011e86:	4613      	mov	r3, r2
 8011e88:	005b      	lsls	r3, r3, #1
 8011e8a:	4413      	add	r3, r2
 8011e8c:	00db      	lsls	r3, r3, #3
 8011e8e:	440b      	add	r3, r1
 8011e90:	3314      	adds	r3, #20
 8011e92:	781b      	ldrb	r3, [r3, #0]
 8011e94:	73bb      	strb	r3, [r7, #14]
    if ((state != ETHARP_STATE_EMPTY) && (arp_table[i].netif == netif)) {
 8011e96:	7bbb      	ldrb	r3, [r7, #14]
 8011e98:	2b00      	cmp	r3, #0
 8011e9a:	d00f      	beq.n	8011ebc <etharp_cleanup_netif+0x48>
 8011e9c:	7bfa      	ldrb	r2, [r7, #15]
 8011e9e:	490c      	ldr	r1, [pc, #48]	; (8011ed0 <etharp_cleanup_netif+0x5c>)
 8011ea0:	4613      	mov	r3, r2
 8011ea2:	005b      	lsls	r3, r3, #1
 8011ea4:	4413      	add	r3, r2
 8011ea6:	00db      	lsls	r3, r3, #3
 8011ea8:	440b      	add	r3, r1
 8011eaa:	3308      	adds	r3, #8
 8011eac:	681b      	ldr	r3, [r3, #0]
 8011eae:	687a      	ldr	r2, [r7, #4]
 8011eb0:	429a      	cmp	r2, r3
 8011eb2:	d103      	bne.n	8011ebc <etharp_cleanup_netif+0x48>
      etharp_free_entry(i);
 8011eb4:	7bfb      	ldrb	r3, [r7, #15]
 8011eb6:	4618      	mov	r0, r3
 8011eb8:	f7ff fd12 	bl	80118e0 <etharp_free_entry>
  for (i = 0; i < ARP_TABLE_SIZE; ++i) {
 8011ebc:	7bfb      	ldrb	r3, [r7, #15]
 8011ebe:	3301      	adds	r3, #1
 8011ec0:	73fb      	strb	r3, [r7, #15]
 8011ec2:	7bfb      	ldrb	r3, [r7, #15]
 8011ec4:	2b09      	cmp	r3, #9
 8011ec6:	d9dc      	bls.n	8011e82 <etharp_cleanup_netif+0xe>
    }
  }
}
 8011ec8:	bf00      	nop
 8011eca:	3710      	adds	r7, #16
 8011ecc:	46bd      	mov	sp, r7
 8011ece:	bd80      	pop	{r7, pc}
 8011ed0:	200004d8 	.word	0x200004d8

08011ed4 <etharp_input>:
 *
 * @see pbuf_free()
 */
void
etharp_input(struct pbuf *p, struct netif *netif)
{
 8011ed4:	b5b0      	push	{r4, r5, r7, lr}
 8011ed6:	b08a      	sub	sp, #40	; 0x28
 8011ed8:	af04      	add	r7, sp, #16
 8011eda:	6078      	str	r0, [r7, #4]
 8011edc:	6039      	str	r1, [r7, #0]
  struct etharp_hdr *hdr;
  /* these are aligned properly, whereas the ARP header fields might not be */
  ip4_addr_t sipaddr, dipaddr;
  u8_t for_us;

  LWIP_ERROR("netif != NULL", (netif != NULL), return;);
 8011ede:	683b      	ldr	r3, [r7, #0]
 8011ee0:	2b00      	cmp	r3, #0
 8011ee2:	d107      	bne.n	8011ef4 <etharp_input+0x20>
 8011ee4:	4b3d      	ldr	r3, [pc, #244]	; (8011fdc <etharp_input+0x108>)
 8011ee6:	f44f 7222 	mov.w	r2, #648	; 0x288
 8011eea:	493d      	ldr	r1, [pc, #244]	; (8011fe0 <etharp_input+0x10c>)
 8011eec:	483d      	ldr	r0, [pc, #244]	; (8011fe4 <etharp_input+0x110>)
 8011eee:	f003 fbd7 	bl	80156a0 <iprintf>
 8011ef2:	e06f      	b.n	8011fd4 <etharp_input+0x100>

  hdr = (struct etharp_hdr *)p->payload;
 8011ef4:	687b      	ldr	r3, [r7, #4]
 8011ef6:	685b      	ldr	r3, [r3, #4]
 8011ef8:	613b      	str	r3, [r7, #16]

  /* RFC 826 "Packet Reception": */
  if ((hdr->hwtype != PP_HTONS(HWTYPE_ETHERNET)) ||
 8011efa:	693b      	ldr	r3, [r7, #16]
 8011efc:	881b      	ldrh	r3, [r3, #0]
 8011efe:	b29b      	uxth	r3, r3
 8011f00:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8011f04:	d10c      	bne.n	8011f20 <etharp_input+0x4c>
      (hdr->hwlen != ETH_HWADDR_LEN) ||
 8011f06:	693b      	ldr	r3, [r7, #16]
 8011f08:	791b      	ldrb	r3, [r3, #4]
  if ((hdr->hwtype != PP_HTONS(HWTYPE_ETHERNET)) ||
 8011f0a:	2b06      	cmp	r3, #6
 8011f0c:	d108      	bne.n	8011f20 <etharp_input+0x4c>
      (hdr->protolen != sizeof(ip4_addr_t)) ||
 8011f0e:	693b      	ldr	r3, [r7, #16]
 8011f10:	795b      	ldrb	r3, [r3, #5]
      (hdr->hwlen != ETH_HWADDR_LEN) ||
 8011f12:	2b04      	cmp	r3, #4
 8011f14:	d104      	bne.n	8011f20 <etharp_input+0x4c>
      (hdr->proto != PP_HTONS(ETHTYPE_IP)))  {
 8011f16:	693b      	ldr	r3, [r7, #16]
 8011f18:	885b      	ldrh	r3, [r3, #2]
 8011f1a:	b29b      	uxth	r3, r3
      (hdr->protolen != sizeof(ip4_addr_t)) ||
 8011f1c:	2b08      	cmp	r3, #8
 8011f1e:	d003      	beq.n	8011f28 <etharp_input+0x54>
    LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_WARNING,
      ("etharp_input: packet dropped, wrong hw type, hwlen, proto, protolen or ethernet type (%"U16_F"/%"U16_F"/%"U16_F"/%"U16_F")\n",
      hdr->hwtype, (u16_t)hdr->hwlen, hdr->proto, (u16_t)hdr->protolen));
    ETHARP_STATS_INC(etharp.proterr);
    ETHARP_STATS_INC(etharp.drop);
    pbuf_free(p);
 8011f20:	6878      	ldr	r0, [r7, #4]
 8011f22:	f7fe fe09 	bl	8010b38 <pbuf_free>
    return;
 8011f26:	e055      	b.n	8011fd4 <etharp_input+0x100>
  autoip_arp_reply(netif, hdr);
#endif /* LWIP_AUTOIP */

  /* Copy struct ip4_addr2 to aligned ip4_addr, to support compilers without
   * structure packing (not using structure copy which breaks strict-aliasing rules). */
  IPADDR2_COPY(&sipaddr, &hdr->sipaddr);
 8011f28:	693b      	ldr	r3, [r7, #16]
 8011f2a:	330e      	adds	r3, #14
 8011f2c:	681b      	ldr	r3, [r3, #0]
 8011f2e:	60fb      	str	r3, [r7, #12]
  IPADDR2_COPY(&dipaddr, &hdr->dipaddr);
 8011f30:	693b      	ldr	r3, [r7, #16]
 8011f32:	3318      	adds	r3, #24
 8011f34:	681b      	ldr	r3, [r3, #0]
 8011f36:	60bb      	str	r3, [r7, #8]

  /* this interface is not configured? */
  if (ip4_addr_isany_val(*netif_ip4_addr(netif))) {
 8011f38:	683b      	ldr	r3, [r7, #0]
 8011f3a:	3304      	adds	r3, #4
 8011f3c:	681b      	ldr	r3, [r3, #0]
 8011f3e:	2b00      	cmp	r3, #0
 8011f40:	d102      	bne.n	8011f48 <etharp_input+0x74>
    for_us = 0;
 8011f42:	2300      	movs	r3, #0
 8011f44:	75fb      	strb	r3, [r7, #23]
 8011f46:	e009      	b.n	8011f5c <etharp_input+0x88>
  } else {
    /* ARP packet directed to us? */
    for_us = (u8_t)ip4_addr_cmp(&dipaddr, netif_ip4_addr(netif));
 8011f48:	68ba      	ldr	r2, [r7, #8]
 8011f4a:	683b      	ldr	r3, [r7, #0]
 8011f4c:	3304      	adds	r3, #4
 8011f4e:	681b      	ldr	r3, [r3, #0]
 8011f50:	429a      	cmp	r2, r3
 8011f52:	bf0c      	ite	eq
 8011f54:	2301      	moveq	r3, #1
 8011f56:	2300      	movne	r3, #0
 8011f58:	b2db      	uxtb	r3, r3
 8011f5a:	75fb      	strb	r3, [r7, #23]
  /* ARP message directed to us?
      -> add IP address in ARP cache; assume requester wants to talk to us,
         can result in directly sending the queued packets for this host.
     ARP message not directed to us?
      ->  update the source IP address in the cache, if present */
  etharp_update_arp_entry(netif, &sipaddr, &(hdr->shwaddr),
 8011f5c:	693b      	ldr	r3, [r7, #16]
 8011f5e:	f103 0208 	add.w	r2, r3, #8
 8011f62:	7dfb      	ldrb	r3, [r7, #23]
 8011f64:	2b00      	cmp	r3, #0
 8011f66:	d001      	beq.n	8011f6c <etharp_input+0x98>
 8011f68:	2301      	movs	r3, #1
 8011f6a:	e000      	b.n	8011f6e <etharp_input+0x9a>
 8011f6c:	2302      	movs	r3, #2
 8011f6e:	f107 010c 	add.w	r1, r7, #12
 8011f72:	6838      	ldr	r0, [r7, #0]
 8011f74:	f7ff fed8 	bl	8011d28 <etharp_update_arp_entry>
                   for_us ? ETHARP_FLAG_TRY_HARD : ETHARP_FLAG_FIND_ONLY);

  /* now act on the message itself */
  switch (hdr->opcode) {
 8011f78:	693b      	ldr	r3, [r7, #16]
 8011f7a:	88db      	ldrh	r3, [r3, #6]
 8011f7c:	b29b      	uxth	r3, r3
 8011f7e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8011f82:	d003      	beq.n	8011f8c <etharp_input+0xb8>
 8011f84:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8011f88:	d01e      	beq.n	8011fc8 <etharp_input+0xf4>
#endif /* (LWIP_DHCP && DHCP_DOES_ARP_CHECK) */
    break;
  default:
    LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_input: ARP unknown opcode type %"S16_F"\n", lwip_htons(hdr->opcode)));
    ETHARP_STATS_INC(etharp.err);
    break;
 8011f8a:	e020      	b.n	8011fce <etharp_input+0xfa>
    if (for_us) {
 8011f8c:	7dfb      	ldrb	r3, [r7, #23]
 8011f8e:	2b00      	cmp	r3, #0
 8011f90:	d01c      	beq.n	8011fcc <etharp_input+0xf8>
                 (struct eth_addr *)netif->hwaddr, &hdr->shwaddr,
 8011f92:	683b      	ldr	r3, [r7, #0]
 8011f94:	f103 0029 	add.w	r0, r3, #41	; 0x29
 8011f98:	693b      	ldr	r3, [r7, #16]
 8011f9a:	f103 0408 	add.w	r4, r3, #8
                 (struct eth_addr *)netif->hwaddr, netif_ip4_addr(netif),
 8011f9e:	683b      	ldr	r3, [r7, #0]
 8011fa0:	f103 0529 	add.w	r5, r3, #41	; 0x29
 8011fa4:	683b      	ldr	r3, [r7, #0]
 8011fa6:	3304      	adds	r3, #4
                 &hdr->shwaddr, &sipaddr,
 8011fa8:	693a      	ldr	r2, [r7, #16]
 8011faa:	3208      	adds	r2, #8
      etharp_raw(netif,
 8011fac:	2102      	movs	r1, #2
 8011fae:	9103      	str	r1, [sp, #12]
 8011fb0:	f107 010c 	add.w	r1, r7, #12
 8011fb4:	9102      	str	r1, [sp, #8]
 8011fb6:	9201      	str	r2, [sp, #4]
 8011fb8:	9300      	str	r3, [sp, #0]
 8011fba:	462b      	mov	r3, r5
 8011fbc:	4622      	mov	r2, r4
 8011fbe:	4601      	mov	r1, r0
 8011fc0:	6838      	ldr	r0, [r7, #0]
 8011fc2:	f000 fae3 	bl	801258c <etharp_raw>
    break;
 8011fc6:	e001      	b.n	8011fcc <etharp_input+0xf8>
    break;
 8011fc8:	bf00      	nop
 8011fca:	e000      	b.n	8011fce <etharp_input+0xfa>
    break;
 8011fcc:	bf00      	nop
  }
  /* free ARP packet */
  pbuf_free(p);
 8011fce:	6878      	ldr	r0, [r7, #4]
 8011fd0:	f7fe fdb2 	bl	8010b38 <pbuf_free>
}
 8011fd4:	3718      	adds	r7, #24
 8011fd6:	46bd      	mov	sp, r7
 8011fd8:	bdb0      	pop	{r4, r5, r7, pc}
 8011fda:	bf00      	nop
 8011fdc:	08018324 	.word	0x08018324
 8011fe0:	08018474 	.word	0x08018474
 8011fe4:	0801839c 	.word	0x0801839c

08011fe8 <etharp_output_to_arp_index>:
/** Just a small helper function that sends a pbuf to an ethernet address
 * in the arp_table specified by the index 'arp_idx'.
 */
static err_t
etharp_output_to_arp_index(struct netif *netif, struct pbuf *q, u8_t arp_idx)
{
 8011fe8:	b580      	push	{r7, lr}
 8011fea:	b086      	sub	sp, #24
 8011fec:	af02      	add	r7, sp, #8
 8011fee:	60f8      	str	r0, [r7, #12]
 8011ff0:	60b9      	str	r1, [r7, #8]
 8011ff2:	4613      	mov	r3, r2
 8011ff4:	71fb      	strb	r3, [r7, #7]
  LWIP_ASSERT("arp_table[arp_idx].state >= ETHARP_STATE_STABLE",
 8011ff6:	79fa      	ldrb	r2, [r7, #7]
 8011ff8:	4944      	ldr	r1, [pc, #272]	; (801210c <etharp_output_to_arp_index+0x124>)
 8011ffa:	4613      	mov	r3, r2
 8011ffc:	005b      	lsls	r3, r3, #1
 8011ffe:	4413      	add	r3, r2
 8012000:	00db      	lsls	r3, r3, #3
 8012002:	440b      	add	r3, r1
 8012004:	3314      	adds	r3, #20
 8012006:	781b      	ldrb	r3, [r3, #0]
 8012008:	2b01      	cmp	r3, #1
 801200a:	d806      	bhi.n	801201a <etharp_output_to_arp_index+0x32>
 801200c:	4b40      	ldr	r3, [pc, #256]	; (8012110 <etharp_output_to_arp_index+0x128>)
 801200e:	f240 22ed 	movw	r2, #749	; 0x2ed
 8012012:	4940      	ldr	r1, [pc, #256]	; (8012114 <etharp_output_to_arp_index+0x12c>)
 8012014:	4840      	ldr	r0, [pc, #256]	; (8012118 <etharp_output_to_arp_index+0x130>)
 8012016:	f003 fb43 	bl	80156a0 <iprintf>
              arp_table[arp_idx].state >= ETHARP_STATE_STABLE);
  /* if arp table entry is about to expire: re-request it,
     but only if its state is ETHARP_STATE_STABLE to prevent flooding the
     network with ARP requests if this address is used frequently. */
  if (arp_table[arp_idx].state == ETHARP_STATE_STABLE) {
 801201a:	79fa      	ldrb	r2, [r7, #7]
 801201c:	493b      	ldr	r1, [pc, #236]	; (801210c <etharp_output_to_arp_index+0x124>)
 801201e:	4613      	mov	r3, r2
 8012020:	005b      	lsls	r3, r3, #1
 8012022:	4413      	add	r3, r2
 8012024:	00db      	lsls	r3, r3, #3
 8012026:	440b      	add	r3, r1
 8012028:	3314      	adds	r3, #20
 801202a:	781b      	ldrb	r3, [r3, #0]
 801202c:	2b02      	cmp	r3, #2
 801202e:	d153      	bne.n	80120d8 <etharp_output_to_arp_index+0xf0>
    if (arp_table[arp_idx].ctime >= ARP_AGE_REREQUEST_USED_BROADCAST) {
 8012030:	79fa      	ldrb	r2, [r7, #7]
 8012032:	4936      	ldr	r1, [pc, #216]	; (801210c <etharp_output_to_arp_index+0x124>)
 8012034:	4613      	mov	r3, r2
 8012036:	005b      	lsls	r3, r3, #1
 8012038:	4413      	add	r3, r2
 801203a:	00db      	lsls	r3, r3, #3
 801203c:	440b      	add	r3, r1
 801203e:	3312      	adds	r3, #18
 8012040:	881b      	ldrh	r3, [r3, #0]
 8012042:	f5b3 7f8e 	cmp.w	r3, #284	; 0x11c
 8012046:	d919      	bls.n	801207c <etharp_output_to_arp_index+0x94>
      /* issue a standard request using broadcast */
      if (etharp_request(netif, &arp_table[arp_idx].ipaddr) == ERR_OK) {
 8012048:	79fa      	ldrb	r2, [r7, #7]
 801204a:	4613      	mov	r3, r2
 801204c:	005b      	lsls	r3, r3, #1
 801204e:	4413      	add	r3, r2
 8012050:	00db      	lsls	r3, r3, #3
 8012052:	4a2e      	ldr	r2, [pc, #184]	; (801210c <etharp_output_to_arp_index+0x124>)
 8012054:	4413      	add	r3, r2
 8012056:	3304      	adds	r3, #4
 8012058:	4619      	mov	r1, r3
 801205a:	68f8      	ldr	r0, [r7, #12]
 801205c:	f000 fb44 	bl	80126e8 <etharp_request>
 8012060:	4603      	mov	r3, r0
 8012062:	2b00      	cmp	r3, #0
 8012064:	d138      	bne.n	80120d8 <etharp_output_to_arp_index+0xf0>
        arp_table[arp_idx].state = ETHARP_STATE_STABLE_REREQUESTING_1;
 8012066:	79fa      	ldrb	r2, [r7, #7]
 8012068:	4928      	ldr	r1, [pc, #160]	; (801210c <etharp_output_to_arp_index+0x124>)
 801206a:	4613      	mov	r3, r2
 801206c:	005b      	lsls	r3, r3, #1
 801206e:	4413      	add	r3, r2
 8012070:	00db      	lsls	r3, r3, #3
 8012072:	440b      	add	r3, r1
 8012074:	3314      	adds	r3, #20
 8012076:	2203      	movs	r2, #3
 8012078:	701a      	strb	r2, [r3, #0]
 801207a:	e02d      	b.n	80120d8 <etharp_output_to_arp_index+0xf0>
      }
    } else if (arp_table[arp_idx].ctime >= ARP_AGE_REREQUEST_USED_UNICAST) {
 801207c:	79fa      	ldrb	r2, [r7, #7]
 801207e:	4923      	ldr	r1, [pc, #140]	; (801210c <etharp_output_to_arp_index+0x124>)
 8012080:	4613      	mov	r3, r2
 8012082:	005b      	lsls	r3, r3, #1
 8012084:	4413      	add	r3, r2
 8012086:	00db      	lsls	r3, r3, #3
 8012088:	440b      	add	r3, r1
 801208a:	3312      	adds	r3, #18
 801208c:	881b      	ldrh	r3, [r3, #0]
 801208e:	f5b3 7f87 	cmp.w	r3, #270	; 0x10e
 8012092:	d321      	bcc.n	80120d8 <etharp_output_to_arp_index+0xf0>
      /* issue a unicast request (for 15 seconds) to prevent unnecessary broadcast */
      if (etharp_request_dst(netif, &arp_table[arp_idx].ipaddr, &arp_table[arp_idx].ethaddr) == ERR_OK) {
 8012094:	79fa      	ldrb	r2, [r7, #7]
 8012096:	4613      	mov	r3, r2
 8012098:	005b      	lsls	r3, r3, #1
 801209a:	4413      	add	r3, r2
 801209c:	00db      	lsls	r3, r3, #3
 801209e:	4a1b      	ldr	r2, [pc, #108]	; (801210c <etharp_output_to_arp_index+0x124>)
 80120a0:	4413      	add	r3, r2
 80120a2:	1d19      	adds	r1, r3, #4
 80120a4:	79fa      	ldrb	r2, [r7, #7]
 80120a6:	4613      	mov	r3, r2
 80120a8:	005b      	lsls	r3, r3, #1
 80120aa:	4413      	add	r3, r2
 80120ac:	00db      	lsls	r3, r3, #3
 80120ae:	3308      	adds	r3, #8
 80120b0:	4a16      	ldr	r2, [pc, #88]	; (801210c <etharp_output_to_arp_index+0x124>)
 80120b2:	4413      	add	r3, r2
 80120b4:	3304      	adds	r3, #4
 80120b6:	461a      	mov	r2, r3
 80120b8:	68f8      	ldr	r0, [r7, #12]
 80120ba:	f000 faf3 	bl	80126a4 <etharp_request_dst>
 80120be:	4603      	mov	r3, r0
 80120c0:	2b00      	cmp	r3, #0
 80120c2:	d109      	bne.n	80120d8 <etharp_output_to_arp_index+0xf0>
        arp_table[arp_idx].state = ETHARP_STATE_STABLE_REREQUESTING_1;
 80120c4:	79fa      	ldrb	r2, [r7, #7]
 80120c6:	4911      	ldr	r1, [pc, #68]	; (801210c <etharp_output_to_arp_index+0x124>)
 80120c8:	4613      	mov	r3, r2
 80120ca:	005b      	lsls	r3, r3, #1
 80120cc:	4413      	add	r3, r2
 80120ce:	00db      	lsls	r3, r3, #3
 80120d0:	440b      	add	r3, r1
 80120d2:	3314      	adds	r3, #20
 80120d4:	2203      	movs	r2, #3
 80120d6:	701a      	strb	r2, [r3, #0]
      }
    }
  }

  return ethernet_output(netif, q, (struct eth_addr*)(netif->hwaddr), &arp_table[arp_idx].ethaddr, ETHTYPE_IP);
 80120d8:	68fb      	ldr	r3, [r7, #12]
 80120da:	f103 0129 	add.w	r1, r3, #41	; 0x29
 80120de:	79fa      	ldrb	r2, [r7, #7]
 80120e0:	4613      	mov	r3, r2
 80120e2:	005b      	lsls	r3, r3, #1
 80120e4:	4413      	add	r3, r2
 80120e6:	00db      	lsls	r3, r3, #3
 80120e8:	3308      	adds	r3, #8
 80120ea:	4a08      	ldr	r2, [pc, #32]	; (801210c <etharp_output_to_arp_index+0x124>)
 80120ec:	4413      	add	r3, r2
 80120ee:	1d1a      	adds	r2, r3, #4
 80120f0:	f44f 6300 	mov.w	r3, #2048	; 0x800
 80120f4:	9300      	str	r3, [sp, #0]
 80120f6:	4613      	mov	r3, r2
 80120f8:	460a      	mov	r2, r1
 80120fa:	68b9      	ldr	r1, [r7, #8]
 80120fc:	68f8      	ldr	r0, [r7, #12]
 80120fe:	f001 fda5 	bl	8013c4c <ethernet_output>
 8012102:	4603      	mov	r3, r0
}
 8012104:	4618      	mov	r0, r3
 8012106:	3710      	adds	r7, #16
 8012108:	46bd      	mov	sp, r7
 801210a:	bd80      	pop	{r7, pc}
 801210c:	200004d8 	.word	0x200004d8
 8012110:	08018324 	.word	0x08018324
 8012114:	08018494 	.word	0x08018494
 8012118:	0801839c 	.word	0x0801839c

0801211c <etharp_output>:
 * - ERR_RTE No route to destination (no gateway to external networks),
 * or the return type of either etharp_query() or ethernet_output().
 */
err_t
etharp_output(struct netif *netif, struct pbuf *q, const ip4_addr_t *ipaddr)
{
 801211c:	b580      	push	{r7, lr}
 801211e:	b08a      	sub	sp, #40	; 0x28
 8012120:	af02      	add	r7, sp, #8
 8012122:	60f8      	str	r0, [r7, #12]
 8012124:	60b9      	str	r1, [r7, #8]
 8012126:	607a      	str	r2, [r7, #4]
  const struct eth_addr *dest;
  struct eth_addr mcastaddr;
  const ip4_addr_t *dst_addr = ipaddr;
 8012128:	687b      	ldr	r3, [r7, #4]
 801212a:	61bb      	str	r3, [r7, #24]

  LWIP_ASSERT("netif != NULL", netif != NULL);
 801212c:	68fb      	ldr	r3, [r7, #12]
 801212e:	2b00      	cmp	r3, #0
 8012130:	d106      	bne.n	8012140 <etharp_output+0x24>
 8012132:	4b69      	ldr	r3, [pc, #420]	; (80122d8 <etharp_output+0x1bc>)
 8012134:	f240 321b 	movw	r2, #795	; 0x31b
 8012138:	4968      	ldr	r1, [pc, #416]	; (80122dc <etharp_output+0x1c0>)
 801213a:	4869      	ldr	r0, [pc, #420]	; (80122e0 <etharp_output+0x1c4>)
 801213c:	f003 fab0 	bl	80156a0 <iprintf>
  LWIP_ASSERT("q != NULL", q != NULL);
 8012140:	68bb      	ldr	r3, [r7, #8]
 8012142:	2b00      	cmp	r3, #0
 8012144:	d106      	bne.n	8012154 <etharp_output+0x38>
 8012146:	4b64      	ldr	r3, [pc, #400]	; (80122d8 <etharp_output+0x1bc>)
 8012148:	f44f 7247 	mov.w	r2, #796	; 0x31c
 801214c:	4965      	ldr	r1, [pc, #404]	; (80122e4 <etharp_output+0x1c8>)
 801214e:	4864      	ldr	r0, [pc, #400]	; (80122e0 <etharp_output+0x1c4>)
 8012150:	f003 faa6 	bl	80156a0 <iprintf>
  LWIP_ASSERT("ipaddr != NULL", ipaddr != NULL);
 8012154:	687b      	ldr	r3, [r7, #4]
 8012156:	2b00      	cmp	r3, #0
 8012158:	d106      	bne.n	8012168 <etharp_output+0x4c>
 801215a:	4b5f      	ldr	r3, [pc, #380]	; (80122d8 <etharp_output+0x1bc>)
 801215c:	f240 321d 	movw	r2, #797	; 0x31d
 8012160:	4961      	ldr	r1, [pc, #388]	; (80122e8 <etharp_output+0x1cc>)
 8012162:	485f      	ldr	r0, [pc, #380]	; (80122e0 <etharp_output+0x1c4>)
 8012164:	f003 fa9c 	bl	80156a0 <iprintf>

  /* Determine on destination hardware address. Broadcasts and multicasts
   * are special, other IP addresses are looked up in the ARP table. */

  /* broadcast destination IP address? */
  if (ip4_addr_isbroadcast(ipaddr, netif)) {
 8012168:	687b      	ldr	r3, [r7, #4]
 801216a:	681b      	ldr	r3, [r3, #0]
 801216c:	68f9      	ldr	r1, [r7, #12]
 801216e:	4618      	mov	r0, r3
 8012170:	f000 fecc 	bl	8012f0c <ip4_addr_isbroadcast_u32>
 8012174:	4603      	mov	r3, r0
 8012176:	2b00      	cmp	r3, #0
 8012178:	d002      	beq.n	8012180 <etharp_output+0x64>
    /* broadcast on Ethernet also */
    dest = (const struct eth_addr *)&ethbroadcast;
 801217a:	4b5c      	ldr	r3, [pc, #368]	; (80122ec <etharp_output+0x1d0>)
 801217c:	61fb      	str	r3, [r7, #28]
 801217e:	e09b      	b.n	80122b8 <etharp_output+0x19c>
  /* multicast destination IP address? */
  } else if (ip4_addr_ismulticast(ipaddr)) {
 8012180:	687b      	ldr	r3, [r7, #4]
 8012182:	681b      	ldr	r3, [r3, #0]
 8012184:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8012188:	2be0      	cmp	r3, #224	; 0xe0
 801218a:	d118      	bne.n	80121be <etharp_output+0xa2>
    /* Hash IP multicast address to MAC address.*/
    mcastaddr.addr[0] = LL_IP4_MULTICAST_ADDR_0;
 801218c:	2301      	movs	r3, #1
 801218e:	743b      	strb	r3, [r7, #16]
    mcastaddr.addr[1] = LL_IP4_MULTICAST_ADDR_1;
 8012190:	2300      	movs	r3, #0
 8012192:	747b      	strb	r3, [r7, #17]
    mcastaddr.addr[2] = LL_IP4_MULTICAST_ADDR_2;
 8012194:	235e      	movs	r3, #94	; 0x5e
 8012196:	74bb      	strb	r3, [r7, #18]
    mcastaddr.addr[3] = ip4_addr2(ipaddr) & 0x7f;
 8012198:	687b      	ldr	r3, [r7, #4]
 801219a:	3301      	adds	r3, #1
 801219c:	781b      	ldrb	r3, [r3, #0]
 801219e:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80121a2:	b2db      	uxtb	r3, r3
 80121a4:	74fb      	strb	r3, [r7, #19]
    mcastaddr.addr[4] = ip4_addr3(ipaddr);
 80121a6:	687b      	ldr	r3, [r7, #4]
 80121a8:	3302      	adds	r3, #2
 80121aa:	781b      	ldrb	r3, [r3, #0]
 80121ac:	753b      	strb	r3, [r7, #20]
    mcastaddr.addr[5] = ip4_addr4(ipaddr);
 80121ae:	687b      	ldr	r3, [r7, #4]
 80121b0:	3303      	adds	r3, #3
 80121b2:	781b      	ldrb	r3, [r3, #0]
 80121b4:	757b      	strb	r3, [r7, #21]
    /* destination Ethernet address is multicast */
    dest = &mcastaddr;
 80121b6:	f107 0310 	add.w	r3, r7, #16
 80121ba:	61fb      	str	r3, [r7, #28]
 80121bc:	e07c      	b.n	80122b8 <etharp_output+0x19c>
  /* unicast destination IP address? */
  } else {
    s8_t i;
    /* outside local network? if so, this can neither be a global broadcast nor
       a subnet broadcast. */
    if (!ip4_addr_netcmp(ipaddr, netif_ip4_addr(netif), netif_ip4_netmask(netif)) &&
 80121be:	687b      	ldr	r3, [r7, #4]
 80121c0:	681a      	ldr	r2, [r3, #0]
 80121c2:	68fb      	ldr	r3, [r7, #12]
 80121c4:	3304      	adds	r3, #4
 80121c6:	681b      	ldr	r3, [r3, #0]
 80121c8:	405a      	eors	r2, r3
 80121ca:	68fb      	ldr	r3, [r7, #12]
 80121cc:	3308      	adds	r3, #8
 80121ce:	681b      	ldr	r3, [r3, #0]
 80121d0:	4013      	ands	r3, r2
 80121d2:	2b00      	cmp	r3, #0
 80121d4:	d012      	beq.n	80121fc <etharp_output+0xe0>
        !ip4_addr_islinklocal(ipaddr)) {
 80121d6:	687b      	ldr	r3, [r7, #4]
 80121d8:	681b      	ldr	r3, [r3, #0]
 80121da:	b29b      	uxth	r3, r3
    if (!ip4_addr_netcmp(ipaddr, netif_ip4_addr(netif), netif_ip4_netmask(netif)) &&
 80121dc:	f64f 62a9 	movw	r2, #65193	; 0xfea9
 80121e0:	4293      	cmp	r3, r2
 80121e2:	d00b      	beq.n	80121fc <etharp_output+0xe0>
        dst_addr = LWIP_HOOK_ETHARP_GET_GW(netif, ipaddr);
        if (dst_addr == NULL)
#endif /* LWIP_HOOK_ETHARP_GET_GW */
        {
          /* interface has default gateway? */
          if (!ip4_addr_isany_val(*netif_ip4_gw(netif))) {
 80121e4:	68fb      	ldr	r3, [r7, #12]
 80121e6:	330c      	adds	r3, #12
 80121e8:	681b      	ldr	r3, [r3, #0]
 80121ea:	2b00      	cmp	r3, #0
 80121ec:	d003      	beq.n	80121f6 <etharp_output+0xda>
            /* send to hardware address of default gateway IP address */
            dst_addr = netif_ip4_gw(netif);
 80121ee:	68fb      	ldr	r3, [r7, #12]
 80121f0:	330c      	adds	r3, #12
 80121f2:	61bb      	str	r3, [r7, #24]
 80121f4:	e002      	b.n	80121fc <etharp_output+0xe0>
          /* no default gateway available */
          } else {
            /* no route to destination error (default gateway missing) */
            return ERR_RTE;
 80121f6:	f06f 0303 	mvn.w	r3, #3
 80121fa:	e069      	b.n	80122d0 <etharp_output+0x1b4>
    if (netif->addr_hint != NULL) {
      /* per-pcb cached entry was given */
      u8_t etharp_cached_entry = *(netif->addr_hint);
      if (etharp_cached_entry < ARP_TABLE_SIZE) {
#endif /* LWIP_NETIF_HWADDRHINT */
        if ((arp_table[etharp_cached_entry].state >= ETHARP_STATE_STABLE) &&
 80121fc:	4b3c      	ldr	r3, [pc, #240]	; (80122f0 <etharp_output+0x1d4>)
 80121fe:	781b      	ldrb	r3, [r3, #0]
 8012200:	4619      	mov	r1, r3
 8012202:	4a3c      	ldr	r2, [pc, #240]	; (80122f4 <etharp_output+0x1d8>)
 8012204:	460b      	mov	r3, r1
 8012206:	005b      	lsls	r3, r3, #1
 8012208:	440b      	add	r3, r1
 801220a:	00db      	lsls	r3, r3, #3
 801220c:	4413      	add	r3, r2
 801220e:	3314      	adds	r3, #20
 8012210:	781b      	ldrb	r3, [r3, #0]
 8012212:	2b01      	cmp	r3, #1
 8012214:	d917      	bls.n	8012246 <etharp_output+0x12a>
#if ETHARP_TABLE_MATCH_NETIF
            (arp_table[etharp_cached_entry].netif == netif) &&
#endif
            (ip4_addr_cmp(dst_addr, &arp_table[etharp_cached_entry].ipaddr))) {
 8012216:	69bb      	ldr	r3, [r7, #24]
 8012218:	681a      	ldr	r2, [r3, #0]
 801221a:	4b35      	ldr	r3, [pc, #212]	; (80122f0 <etharp_output+0x1d4>)
 801221c:	781b      	ldrb	r3, [r3, #0]
 801221e:	4618      	mov	r0, r3
 8012220:	4934      	ldr	r1, [pc, #208]	; (80122f4 <etharp_output+0x1d8>)
 8012222:	4603      	mov	r3, r0
 8012224:	005b      	lsls	r3, r3, #1
 8012226:	4403      	add	r3, r0
 8012228:	00db      	lsls	r3, r3, #3
 801222a:	440b      	add	r3, r1
 801222c:	3304      	adds	r3, #4
 801222e:	681b      	ldr	r3, [r3, #0]
        if ((arp_table[etharp_cached_entry].state >= ETHARP_STATE_STABLE) &&
 8012230:	429a      	cmp	r2, r3
 8012232:	d108      	bne.n	8012246 <etharp_output+0x12a>
          /* the per-pcb-cached entry is stable and the right one! */
          ETHARP_STATS_INC(etharp.cachehit);
          return etharp_output_to_arp_index(netif, q, etharp_cached_entry);
 8012234:	4b2e      	ldr	r3, [pc, #184]	; (80122f0 <etharp_output+0x1d4>)
 8012236:	781b      	ldrb	r3, [r3, #0]
 8012238:	461a      	mov	r2, r3
 801223a:	68b9      	ldr	r1, [r7, #8]
 801223c:	68f8      	ldr	r0, [r7, #12]
 801223e:	f7ff fed3 	bl	8011fe8 <etharp_output_to_arp_index>
 8012242:	4603      	mov	r3, r0
 8012244:	e044      	b.n	80122d0 <etharp_output+0x1b4>
    }
#endif /* LWIP_NETIF_HWADDRHINT */

    /* find stable entry: do this here since this is a critical path for
       throughput and etharp_find_entry() is kind of slow */
    for (i = 0; i < ARP_TABLE_SIZE; i++) {
 8012246:	2300      	movs	r3, #0
 8012248:	75fb      	strb	r3, [r7, #23]
 801224a:	e02a      	b.n	80122a2 <etharp_output+0x186>
      if ((arp_table[i].state >= ETHARP_STATE_STABLE) &&
 801224c:	f997 2017 	ldrsb.w	r2, [r7, #23]
 8012250:	4928      	ldr	r1, [pc, #160]	; (80122f4 <etharp_output+0x1d8>)
 8012252:	4613      	mov	r3, r2
 8012254:	005b      	lsls	r3, r3, #1
 8012256:	4413      	add	r3, r2
 8012258:	00db      	lsls	r3, r3, #3
 801225a:	440b      	add	r3, r1
 801225c:	3314      	adds	r3, #20
 801225e:	781b      	ldrb	r3, [r3, #0]
 8012260:	2b01      	cmp	r3, #1
 8012262:	d918      	bls.n	8012296 <etharp_output+0x17a>
#if ETHARP_TABLE_MATCH_NETIF
          (arp_table[i].netif == netif) &&
#endif
          (ip4_addr_cmp(dst_addr, &arp_table[i].ipaddr))) {
 8012264:	69bb      	ldr	r3, [r7, #24]
 8012266:	6819      	ldr	r1, [r3, #0]
 8012268:	f997 2017 	ldrsb.w	r2, [r7, #23]
 801226c:	4821      	ldr	r0, [pc, #132]	; (80122f4 <etharp_output+0x1d8>)
 801226e:	4613      	mov	r3, r2
 8012270:	005b      	lsls	r3, r3, #1
 8012272:	4413      	add	r3, r2
 8012274:	00db      	lsls	r3, r3, #3
 8012276:	4403      	add	r3, r0
 8012278:	3304      	adds	r3, #4
 801227a:	681b      	ldr	r3, [r3, #0]
      if ((arp_table[i].state >= ETHARP_STATE_STABLE) &&
 801227c:	4299      	cmp	r1, r3
 801227e:	d10a      	bne.n	8012296 <etharp_output+0x17a>
        /* found an existing, stable entry */
        ETHARP_SET_HINT(netif, i);
 8012280:	7dfa      	ldrb	r2, [r7, #23]
 8012282:	4b1b      	ldr	r3, [pc, #108]	; (80122f0 <etharp_output+0x1d4>)
 8012284:	701a      	strb	r2, [r3, #0]
        return etharp_output_to_arp_index(netif, q, i);
 8012286:	7dfb      	ldrb	r3, [r7, #23]
 8012288:	461a      	mov	r2, r3
 801228a:	68b9      	ldr	r1, [r7, #8]
 801228c:	68f8      	ldr	r0, [r7, #12]
 801228e:	f7ff feab 	bl	8011fe8 <etharp_output_to_arp_index>
 8012292:	4603      	mov	r3, r0
 8012294:	e01c      	b.n	80122d0 <etharp_output+0x1b4>
    for (i = 0; i < ARP_TABLE_SIZE; i++) {
 8012296:	f997 3017 	ldrsb.w	r3, [r7, #23]
 801229a:	b2db      	uxtb	r3, r3
 801229c:	3301      	adds	r3, #1
 801229e:	b2db      	uxtb	r3, r3
 80122a0:	75fb      	strb	r3, [r7, #23]
 80122a2:	f997 3017 	ldrsb.w	r3, [r7, #23]
 80122a6:	2b09      	cmp	r3, #9
 80122a8:	ddd0      	ble.n	801224c <etharp_output+0x130>
      }
    }
    /* no stable entry found, use the (slower) query function:
       queue on destination Ethernet address belonging to ipaddr */
    return etharp_query(netif, dst_addr, q);
 80122aa:	68ba      	ldr	r2, [r7, #8]
 80122ac:	69b9      	ldr	r1, [r7, #24]
 80122ae:	68f8      	ldr	r0, [r7, #12]
 80122b0:	f000 f822 	bl	80122f8 <etharp_query>
 80122b4:	4603      	mov	r3, r0
 80122b6:	e00b      	b.n	80122d0 <etharp_output+0x1b4>
  }

  /* continuation for multicast/broadcast destinations */
  /* obtain source Ethernet address of the given interface */
  /* send packet directly on the link */
  return ethernet_output(netif, q, (struct eth_addr*)(netif->hwaddr), dest, ETHTYPE_IP);
 80122b8:	68fb      	ldr	r3, [r7, #12]
 80122ba:	f103 0229 	add.w	r2, r3, #41	; 0x29
 80122be:	f44f 6300 	mov.w	r3, #2048	; 0x800
 80122c2:	9300      	str	r3, [sp, #0]
 80122c4:	69fb      	ldr	r3, [r7, #28]
 80122c6:	68b9      	ldr	r1, [r7, #8]
 80122c8:	68f8      	ldr	r0, [r7, #12]
 80122ca:	f001 fcbf 	bl	8013c4c <ethernet_output>
 80122ce:	4603      	mov	r3, r0
}
 80122d0:	4618      	mov	r0, r3
 80122d2:	3720      	adds	r7, #32
 80122d4:	46bd      	mov	sp, r7
 80122d6:	bd80      	pop	{r7, pc}
 80122d8:	08018324 	.word	0x08018324
 80122dc:	08018474 	.word	0x08018474
 80122e0:	0801839c 	.word	0x0801839c
 80122e4:	080184c4 	.word	0x080184c4
 80122e8:	08018464 	.word	0x08018464
 80122ec:	08018b78 	.word	0x08018b78
 80122f0:	200005c8 	.word	0x200005c8
 80122f4:	200004d8 	.word	0x200004d8

080122f8 <etharp_query>:
 * - ERR_ARG Non-unicast address given, those will not appear in ARP cache.
 *
 */
err_t
etharp_query(struct netif *netif, const ip4_addr_t *ipaddr, struct pbuf *q)
{
 80122f8:	b580      	push	{r7, lr}
 80122fa:	b08c      	sub	sp, #48	; 0x30
 80122fc:	af02      	add	r7, sp, #8
 80122fe:	60f8      	str	r0, [r7, #12]
 8012300:	60b9      	str	r1, [r7, #8]
 8012302:	607a      	str	r2, [r7, #4]
  struct eth_addr * srcaddr = (struct eth_addr *)netif->hwaddr;
 8012304:	68fb      	ldr	r3, [r7, #12]
 8012306:	3329      	adds	r3, #41	; 0x29
 8012308:	617b      	str	r3, [r7, #20]
  err_t result = ERR_MEM;
 801230a:	23ff      	movs	r3, #255	; 0xff
 801230c:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  int is_new_entry = 0;
 8012310:	2300      	movs	r3, #0
 8012312:	623b      	str	r3, [r7, #32]
  s8_t i; /* ARP entry index */

  /* non-unicast address? */
  if (ip4_addr_isbroadcast(ipaddr, netif) ||
 8012314:	68bb      	ldr	r3, [r7, #8]
 8012316:	681b      	ldr	r3, [r3, #0]
 8012318:	68f9      	ldr	r1, [r7, #12]
 801231a:	4618      	mov	r0, r3
 801231c:	f000 fdf6 	bl	8012f0c <ip4_addr_isbroadcast_u32>
 8012320:	4603      	mov	r3, r0
 8012322:	2b00      	cmp	r3, #0
 8012324:	d10c      	bne.n	8012340 <etharp_query+0x48>
      ip4_addr_ismulticast(ipaddr) ||
 8012326:	68bb      	ldr	r3, [r7, #8]
 8012328:	681b      	ldr	r3, [r3, #0]
 801232a:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
  if (ip4_addr_isbroadcast(ipaddr, netif) ||
 801232e:	2be0      	cmp	r3, #224	; 0xe0
 8012330:	d006      	beq.n	8012340 <etharp_query+0x48>
      ip4_addr_ismulticast(ipaddr) ||
 8012332:	68bb      	ldr	r3, [r7, #8]
 8012334:	2b00      	cmp	r3, #0
 8012336:	d003      	beq.n	8012340 <etharp_query+0x48>
      ip4_addr_isany(ipaddr)) {
 8012338:	68bb      	ldr	r3, [r7, #8]
 801233a:	681b      	ldr	r3, [r3, #0]
 801233c:	2b00      	cmp	r3, #0
 801233e:	d102      	bne.n	8012346 <etharp_query+0x4e>
    LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_query: will not add non-unicast IP address to ARP cache\n"));
    return ERR_ARG;
 8012340:	f06f 030f 	mvn.w	r3, #15
 8012344:	e10f      	b.n	8012566 <etharp_query+0x26e>
  }

  /* find entry in ARP cache, ask to create entry if queueing packet */
  i = etharp_find_entry(ipaddr, ETHARP_FLAG_TRY_HARD, netif);
 8012346:	68fa      	ldr	r2, [r7, #12]
 8012348:	2101      	movs	r1, #1
 801234a:	68b8      	ldr	r0, [r7, #8]
 801234c:	f7ff fba2 	bl	8011a94 <etharp_find_entry>
 8012350:	4603      	mov	r3, r0
 8012352:	74fb      	strb	r3, [r7, #19]

  /* could not find or create entry? */
  if (i < 0) {
 8012354:	f997 3013 	ldrsb.w	r3, [r7, #19]
 8012358:	2b00      	cmp	r3, #0
 801235a:	da02      	bge.n	8012362 <etharp_query+0x6a>
    LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_query: could not create ARP entry\n"));
    if (q) {
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_query: packet dropped\n"));
      ETHARP_STATS_INC(etharp.memerr);
    }
    return (err_t)i;
 801235c:	f997 3013 	ldrsb.w	r3, [r7, #19]
 8012360:	e101      	b.n	8012566 <etharp_query+0x26e>
  }

  /* mark a fresh entry as pending (we just sent a request) */
  if (arp_table[i].state == ETHARP_STATE_EMPTY) {
 8012362:	f997 2013 	ldrsb.w	r2, [r7, #19]
 8012366:	4982      	ldr	r1, [pc, #520]	; (8012570 <etharp_query+0x278>)
 8012368:	4613      	mov	r3, r2
 801236a:	005b      	lsls	r3, r3, #1
 801236c:	4413      	add	r3, r2
 801236e:	00db      	lsls	r3, r3, #3
 8012370:	440b      	add	r3, r1
 8012372:	3314      	adds	r3, #20
 8012374:	781b      	ldrb	r3, [r3, #0]
 8012376:	2b00      	cmp	r3, #0
 8012378:	d117      	bne.n	80123aa <etharp_query+0xb2>
    is_new_entry = 1;
 801237a:	2301      	movs	r3, #1
 801237c:	623b      	str	r3, [r7, #32]
    arp_table[i].state = ETHARP_STATE_PENDING;
 801237e:	f997 2013 	ldrsb.w	r2, [r7, #19]
 8012382:	497b      	ldr	r1, [pc, #492]	; (8012570 <etharp_query+0x278>)
 8012384:	4613      	mov	r3, r2
 8012386:	005b      	lsls	r3, r3, #1
 8012388:	4413      	add	r3, r2
 801238a:	00db      	lsls	r3, r3, #3
 801238c:	440b      	add	r3, r1
 801238e:	3314      	adds	r3, #20
 8012390:	2201      	movs	r2, #1
 8012392:	701a      	strb	r2, [r3, #0]
    /* record network interface for re-sending arp request in etharp_tmr */
    arp_table[i].netif = netif;
 8012394:	f997 2013 	ldrsb.w	r2, [r7, #19]
 8012398:	4975      	ldr	r1, [pc, #468]	; (8012570 <etharp_query+0x278>)
 801239a:	4613      	mov	r3, r2
 801239c:	005b      	lsls	r3, r3, #1
 801239e:	4413      	add	r3, r2
 80123a0:	00db      	lsls	r3, r3, #3
 80123a2:	440b      	add	r3, r1
 80123a4:	3308      	adds	r3, #8
 80123a6:	68fa      	ldr	r2, [r7, #12]
 80123a8:	601a      	str	r2, [r3, #0]
  }

  /* { i is either a STABLE or (new or existing) PENDING entry } */
  LWIP_ASSERT("arp_table[i].state == PENDING or STABLE",
 80123aa:	f997 2013 	ldrsb.w	r2, [r7, #19]
 80123ae:	4970      	ldr	r1, [pc, #448]	; (8012570 <etharp_query+0x278>)
 80123b0:	4613      	mov	r3, r2
 80123b2:	005b      	lsls	r3, r3, #1
 80123b4:	4413      	add	r3, r2
 80123b6:	00db      	lsls	r3, r3, #3
 80123b8:	440b      	add	r3, r1
 80123ba:	3314      	adds	r3, #20
 80123bc:	781b      	ldrb	r3, [r3, #0]
 80123be:	2b01      	cmp	r3, #1
 80123c0:	d012      	beq.n	80123e8 <etharp_query+0xf0>
 80123c2:	f997 2013 	ldrsb.w	r2, [r7, #19]
 80123c6:	496a      	ldr	r1, [pc, #424]	; (8012570 <etharp_query+0x278>)
 80123c8:	4613      	mov	r3, r2
 80123ca:	005b      	lsls	r3, r3, #1
 80123cc:	4413      	add	r3, r2
 80123ce:	00db      	lsls	r3, r3, #3
 80123d0:	440b      	add	r3, r1
 80123d2:	3314      	adds	r3, #20
 80123d4:	781b      	ldrb	r3, [r3, #0]
 80123d6:	2b01      	cmp	r3, #1
 80123d8:	d806      	bhi.n	80123e8 <etharp_query+0xf0>
 80123da:	4b66      	ldr	r3, [pc, #408]	; (8012574 <etharp_query+0x27c>)
 80123dc:	f240 32c9 	movw	r2, #969	; 0x3c9
 80123e0:	4965      	ldr	r1, [pc, #404]	; (8012578 <etharp_query+0x280>)
 80123e2:	4866      	ldr	r0, [pc, #408]	; (801257c <etharp_query+0x284>)
 80123e4:	f003 f95c 	bl	80156a0 <iprintf>
  ((arp_table[i].state == ETHARP_STATE_PENDING) ||
   (arp_table[i].state >= ETHARP_STATE_STABLE)));

  /* do we have a new entry? or an implicit query request? */
  if (is_new_entry || (q == NULL)) {
 80123e8:	6a3b      	ldr	r3, [r7, #32]
 80123ea:	2b00      	cmp	r3, #0
 80123ec:	d102      	bne.n	80123f4 <etharp_query+0xfc>
 80123ee:	687b      	ldr	r3, [r7, #4]
 80123f0:	2b00      	cmp	r3, #0
 80123f2:	d10c      	bne.n	801240e <etharp_query+0x116>
    /* try to resolve it; send out ARP request */
    result = etharp_request(netif, ipaddr);
 80123f4:	68b9      	ldr	r1, [r7, #8]
 80123f6:	68f8      	ldr	r0, [r7, #12]
 80123f8:	f000 f976 	bl	80126e8 <etharp_request>
 80123fc:	4603      	mov	r3, r0
 80123fe:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
      /* ARP request couldn't be sent */
      /* We don't re-send arp request in etharp_tmr, but we still queue packets,
         since this failure could be temporary, and the next packet calling
         etharp_query again could lead to sending the queued packets. */
    }
    if (q == NULL) {
 8012402:	687b      	ldr	r3, [r7, #4]
 8012404:	2b00      	cmp	r3, #0
 8012406:	d102      	bne.n	801240e <etharp_query+0x116>
      return result;
 8012408:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 801240c:	e0ab      	b.n	8012566 <etharp_query+0x26e>
    }
  }

  /* packet given? */
  LWIP_ASSERT("q != NULL", q != NULL);
 801240e:	687b      	ldr	r3, [r7, #4]
 8012410:	2b00      	cmp	r3, #0
 8012412:	d106      	bne.n	8012422 <etharp_query+0x12a>
 8012414:	4b57      	ldr	r3, [pc, #348]	; (8012574 <etharp_query+0x27c>)
 8012416:	f240 32db 	movw	r2, #987	; 0x3db
 801241a:	4959      	ldr	r1, [pc, #356]	; (8012580 <etharp_query+0x288>)
 801241c:	4857      	ldr	r0, [pc, #348]	; (801257c <etharp_query+0x284>)
 801241e:	f003 f93f 	bl	80156a0 <iprintf>
  /* stable entry? */
  if (arp_table[i].state >= ETHARP_STATE_STABLE) {
 8012422:	f997 2013 	ldrsb.w	r2, [r7, #19]
 8012426:	4952      	ldr	r1, [pc, #328]	; (8012570 <etharp_query+0x278>)
 8012428:	4613      	mov	r3, r2
 801242a:	005b      	lsls	r3, r3, #1
 801242c:	4413      	add	r3, r2
 801242e:	00db      	lsls	r3, r3, #3
 8012430:	440b      	add	r3, r1
 8012432:	3314      	adds	r3, #20
 8012434:	781b      	ldrb	r3, [r3, #0]
 8012436:	2b01      	cmp	r3, #1
 8012438:	d919      	bls.n	801246e <etharp_query+0x176>
    /* we have a valid IP->Ethernet address mapping */
    ETHARP_SET_HINT(netif, i);
 801243a:	7cfa      	ldrb	r2, [r7, #19]
 801243c:	4b51      	ldr	r3, [pc, #324]	; (8012584 <etharp_query+0x28c>)
 801243e:	701a      	strb	r2, [r3, #0]
    /* send the packet */
    result = ethernet_output(netif, q, srcaddr, &(arp_table[i].ethaddr), ETHTYPE_IP);
 8012440:	f997 2013 	ldrsb.w	r2, [r7, #19]
 8012444:	4613      	mov	r3, r2
 8012446:	005b      	lsls	r3, r3, #1
 8012448:	4413      	add	r3, r2
 801244a:	00db      	lsls	r3, r3, #3
 801244c:	3308      	adds	r3, #8
 801244e:	4a48      	ldr	r2, [pc, #288]	; (8012570 <etharp_query+0x278>)
 8012450:	4413      	add	r3, r2
 8012452:	1d1a      	adds	r2, r3, #4
 8012454:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8012458:	9300      	str	r3, [sp, #0]
 801245a:	4613      	mov	r3, r2
 801245c:	697a      	ldr	r2, [r7, #20]
 801245e:	6879      	ldr	r1, [r7, #4]
 8012460:	68f8      	ldr	r0, [r7, #12]
 8012462:	f001 fbf3 	bl	8013c4c <ethernet_output>
 8012466:	4603      	mov	r3, r0
 8012468:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 801246c:	e079      	b.n	8012562 <etharp_query+0x26a>
  /* pending entry? (either just created or already pending */
  } else if (arp_table[i].state == ETHARP_STATE_PENDING) {
 801246e:	f997 2013 	ldrsb.w	r2, [r7, #19]
 8012472:	493f      	ldr	r1, [pc, #252]	; (8012570 <etharp_query+0x278>)
 8012474:	4613      	mov	r3, r2
 8012476:	005b      	lsls	r3, r3, #1
 8012478:	4413      	add	r3, r2
 801247a:	00db      	lsls	r3, r3, #3
 801247c:	440b      	add	r3, r1
 801247e:	3314      	adds	r3, #20
 8012480:	781b      	ldrb	r3, [r3, #0]
 8012482:	2b01      	cmp	r3, #1
 8012484:	d16d      	bne.n	8012562 <etharp_query+0x26a>
    /* entry is still pending, queue the given packet 'q' */
    struct pbuf *p;
    int copy_needed = 0;
 8012486:	2300      	movs	r3, #0
 8012488:	61bb      	str	r3, [r7, #24]
    /* IF q includes a PBUF_REF, PBUF_POOL or PBUF_RAM, we have no choice but
     * to copy the whole queue into a new PBUF_RAM (see bug #11400)
     * PBUF_ROMs can be left as they are, since ROM must not get changed. */
    p = q;
 801248a:	687b      	ldr	r3, [r7, #4]
 801248c:	61fb      	str	r3, [r7, #28]
    while (p) {
 801248e:	e01a      	b.n	80124c6 <etharp_query+0x1ce>
      LWIP_ASSERT("no packet queues allowed!", (p->len != p->tot_len) || (p->next == 0));
 8012490:	69fb      	ldr	r3, [r7, #28]
 8012492:	895a      	ldrh	r2, [r3, #10]
 8012494:	69fb      	ldr	r3, [r7, #28]
 8012496:	891b      	ldrh	r3, [r3, #8]
 8012498:	429a      	cmp	r2, r3
 801249a:	d10a      	bne.n	80124b2 <etharp_query+0x1ba>
 801249c:	69fb      	ldr	r3, [r7, #28]
 801249e:	681b      	ldr	r3, [r3, #0]
 80124a0:	2b00      	cmp	r3, #0
 80124a2:	d006      	beq.n	80124b2 <etharp_query+0x1ba>
 80124a4:	4b33      	ldr	r3, [pc, #204]	; (8012574 <etharp_query+0x27c>)
 80124a6:	f44f 727b 	mov.w	r2, #1004	; 0x3ec
 80124aa:	4937      	ldr	r1, [pc, #220]	; (8012588 <etharp_query+0x290>)
 80124ac:	4833      	ldr	r0, [pc, #204]	; (801257c <etharp_query+0x284>)
 80124ae:	f003 f8f7 	bl	80156a0 <iprintf>
      if (p->type != PBUF_ROM) {
 80124b2:	69fb      	ldr	r3, [r7, #28]
 80124b4:	7b1b      	ldrb	r3, [r3, #12]
 80124b6:	2b01      	cmp	r3, #1
 80124b8:	d002      	beq.n	80124c0 <etharp_query+0x1c8>
        copy_needed = 1;
 80124ba:	2301      	movs	r3, #1
 80124bc:	61bb      	str	r3, [r7, #24]
        break;
 80124be:	e005      	b.n	80124cc <etharp_query+0x1d4>
      }
      p = p->next;
 80124c0:	69fb      	ldr	r3, [r7, #28]
 80124c2:	681b      	ldr	r3, [r3, #0]
 80124c4:	61fb      	str	r3, [r7, #28]
    while (p) {
 80124c6:	69fb      	ldr	r3, [r7, #28]
 80124c8:	2b00      	cmp	r3, #0
 80124ca:	d1e1      	bne.n	8012490 <etharp_query+0x198>
    }
    if (copy_needed) {
 80124cc:	69bb      	ldr	r3, [r7, #24]
 80124ce:	2b00      	cmp	r3, #0
 80124d0:	d017      	beq.n	8012502 <etharp_query+0x20a>
      /* copy the whole packet into new pbufs */
      p = pbuf_alloc(PBUF_LINK, p->tot_len, PBUF_RAM);
 80124d2:	69fb      	ldr	r3, [r7, #28]
 80124d4:	891b      	ldrh	r3, [r3, #8]
 80124d6:	2200      	movs	r2, #0
 80124d8:	4619      	mov	r1, r3
 80124da:	2002      	movs	r0, #2
 80124dc:	f7fd ffbe 	bl	801045c <pbuf_alloc>
 80124e0:	61f8      	str	r0, [r7, #28]
      if (p != NULL) {
 80124e2:	69fb      	ldr	r3, [r7, #28]
 80124e4:	2b00      	cmp	r3, #0
 80124e6:	d011      	beq.n	801250c <etharp_query+0x214>
        if (pbuf_copy(p, q) != ERR_OK) {
 80124e8:	6879      	ldr	r1, [r7, #4]
 80124ea:	69f8      	ldr	r0, [r7, #28]
 80124ec:	f7fe fc56 	bl	8010d9c <pbuf_copy>
 80124f0:	4603      	mov	r3, r0
 80124f2:	2b00      	cmp	r3, #0
 80124f4:	d00a      	beq.n	801250c <etharp_query+0x214>
          pbuf_free(p);
 80124f6:	69f8      	ldr	r0, [r7, #28]
 80124f8:	f7fe fb1e 	bl	8010b38 <pbuf_free>
          p = NULL;
 80124fc:	2300      	movs	r3, #0
 80124fe:	61fb      	str	r3, [r7, #28]
 8012500:	e004      	b.n	801250c <etharp_query+0x214>
        }
      }
    } else {
      /* referencing the old pbuf is enough */
      p = q;
 8012502:	687b      	ldr	r3, [r7, #4]
 8012504:	61fb      	str	r3, [r7, #28]
      pbuf_ref(p);
 8012506:	69f8      	ldr	r0, [r7, #28]
 8012508:	f7fe fbc0 	bl	8010c8c <pbuf_ref>
    }
    /* packet could be taken over? */
    if (p != NULL) {
 801250c:	69fb      	ldr	r3, [r7, #28]
 801250e:	2b00      	cmp	r3, #0
 8012510:	d024      	beq.n	801255c <etharp_query+0x264>
        LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_query: could not queue a copy of PBUF_REF packet %p (out of memory)\n", (void *)q));
        result = ERR_MEM;
      }
#else /* ARP_QUEUEING */
      /* always queue one packet per ARP request only, freeing a previously queued packet */
      if (arp_table[i].q != NULL) {
 8012512:	f997 2013 	ldrsb.w	r2, [r7, #19]
 8012516:	4916      	ldr	r1, [pc, #88]	; (8012570 <etharp_query+0x278>)
 8012518:	4613      	mov	r3, r2
 801251a:	005b      	lsls	r3, r3, #1
 801251c:	4413      	add	r3, r2
 801251e:	00db      	lsls	r3, r3, #3
 8012520:	440b      	add	r3, r1
 8012522:	681b      	ldr	r3, [r3, #0]
 8012524:	2b00      	cmp	r3, #0
 8012526:	d00b      	beq.n	8012540 <etharp_query+0x248>
        LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_query: dropped previously queued packet %p for ARP entry %"S16_F"\n", (void *)q, (s16_t)i));
        pbuf_free(arp_table[i].q);
 8012528:	f997 2013 	ldrsb.w	r2, [r7, #19]
 801252c:	4910      	ldr	r1, [pc, #64]	; (8012570 <etharp_query+0x278>)
 801252e:	4613      	mov	r3, r2
 8012530:	005b      	lsls	r3, r3, #1
 8012532:	4413      	add	r3, r2
 8012534:	00db      	lsls	r3, r3, #3
 8012536:	440b      	add	r3, r1
 8012538:	681b      	ldr	r3, [r3, #0]
 801253a:	4618      	mov	r0, r3
 801253c:	f7fe fafc 	bl	8010b38 <pbuf_free>
      }
      arp_table[i].q = p;
 8012540:	f997 2013 	ldrsb.w	r2, [r7, #19]
 8012544:	490a      	ldr	r1, [pc, #40]	; (8012570 <etharp_query+0x278>)
 8012546:	4613      	mov	r3, r2
 8012548:	005b      	lsls	r3, r3, #1
 801254a:	4413      	add	r3, r2
 801254c:	00db      	lsls	r3, r3, #3
 801254e:	440b      	add	r3, r1
 8012550:	69fa      	ldr	r2, [r7, #28]
 8012552:	601a      	str	r2, [r3, #0]
      result = ERR_OK;
 8012554:	2300      	movs	r3, #0
 8012556:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 801255a:	e002      	b.n	8012562 <etharp_query+0x26a>
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_query: queued packet %p on ARP entry %"S16_F"\n", (void *)q, (s16_t)i));
#endif /* ARP_QUEUEING */
    } else {
      ETHARP_STATS_INC(etharp.memerr);
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_query: could not queue a copy of PBUF_REF packet %p (out of memory)\n", (void *)q));
      result = ERR_MEM;
 801255c:	23ff      	movs	r3, #255	; 0xff
 801255e:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
    }
  }
  return result;
 8012562:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
}
 8012566:	4618      	mov	r0, r3
 8012568:	3728      	adds	r7, #40	; 0x28
 801256a:	46bd      	mov	sp, r7
 801256c:	bd80      	pop	{r7, pc}
 801256e:	bf00      	nop
 8012570:	200004d8 	.word	0x200004d8
 8012574:	08018324 	.word	0x08018324
 8012578:	080184d0 	.word	0x080184d0
 801257c:	0801839c 	.word	0x0801839c
 8012580:	080184c4 	.word	0x080184c4
 8012584:	200005c8 	.word	0x200005c8
 8012588:	080184f8 	.word	0x080184f8

0801258c <etharp_raw>:
etharp_raw(struct netif *netif, const struct eth_addr *ethsrc_addr,
           const struct eth_addr *ethdst_addr,
           const struct eth_addr *hwsrc_addr, const ip4_addr_t *ipsrc_addr,
           const struct eth_addr *hwdst_addr, const ip4_addr_t *ipdst_addr,
           const u16_t opcode)
{
 801258c:	b580      	push	{r7, lr}
 801258e:	b08a      	sub	sp, #40	; 0x28
 8012590:	af02      	add	r7, sp, #8
 8012592:	60f8      	str	r0, [r7, #12]
 8012594:	60b9      	str	r1, [r7, #8]
 8012596:	607a      	str	r2, [r7, #4]
 8012598:	603b      	str	r3, [r7, #0]
  struct pbuf *p;
  err_t result = ERR_OK;
 801259a:	2300      	movs	r3, #0
 801259c:	77fb      	strb	r3, [r7, #31]
  struct etharp_hdr *hdr;

  LWIP_ASSERT("netif != NULL", netif != NULL);
 801259e:	68fb      	ldr	r3, [r7, #12]
 80125a0:	2b00      	cmp	r3, #0
 80125a2:	d106      	bne.n	80125b2 <etharp_raw+0x26>
 80125a4:	4b3a      	ldr	r3, [pc, #232]	; (8012690 <etharp_raw+0x104>)
 80125a6:	f44f 628b 	mov.w	r2, #1112	; 0x458
 80125aa:	493a      	ldr	r1, [pc, #232]	; (8012694 <etharp_raw+0x108>)
 80125ac:	483a      	ldr	r0, [pc, #232]	; (8012698 <etharp_raw+0x10c>)
 80125ae:	f003 f877 	bl	80156a0 <iprintf>

  /* allocate a pbuf for the outgoing ARP request packet */
  p = pbuf_alloc(PBUF_LINK, SIZEOF_ETHARP_HDR, PBUF_RAM);
 80125b2:	2200      	movs	r2, #0
 80125b4:	211c      	movs	r1, #28
 80125b6:	2002      	movs	r0, #2
 80125b8:	f7fd ff50 	bl	801045c <pbuf_alloc>
 80125bc:	61b8      	str	r0, [r7, #24]
  /* could allocate a pbuf for an ARP request? */
  if (p == NULL) {
 80125be:	69bb      	ldr	r3, [r7, #24]
 80125c0:	2b00      	cmp	r3, #0
 80125c2:	d102      	bne.n	80125ca <etharp_raw+0x3e>
    LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_SERIOUS,
      ("etharp_raw: could not allocate pbuf for ARP request.\n"));
    ETHARP_STATS_INC(etharp.memerr);
    return ERR_MEM;
 80125c4:	f04f 33ff 	mov.w	r3, #4294967295
 80125c8:	e05d      	b.n	8012686 <etharp_raw+0xfa>
  }
  LWIP_ASSERT("check that first pbuf can hold struct etharp_hdr",
 80125ca:	69bb      	ldr	r3, [r7, #24]
 80125cc:	895b      	ldrh	r3, [r3, #10]
 80125ce:	2b1b      	cmp	r3, #27
 80125d0:	d806      	bhi.n	80125e0 <etharp_raw+0x54>
 80125d2:	4b2f      	ldr	r3, [pc, #188]	; (8012690 <etharp_raw+0x104>)
 80125d4:	f240 4264 	movw	r2, #1124	; 0x464
 80125d8:	4930      	ldr	r1, [pc, #192]	; (801269c <etharp_raw+0x110>)
 80125da:	482f      	ldr	r0, [pc, #188]	; (8012698 <etharp_raw+0x10c>)
 80125dc:	f003 f860 	bl	80156a0 <iprintf>
              (p->len >= SIZEOF_ETHARP_HDR));

  hdr = (struct etharp_hdr *)p->payload;
 80125e0:	69bb      	ldr	r3, [r7, #24]
 80125e2:	685b      	ldr	r3, [r3, #4]
 80125e4:	617b      	str	r3, [r7, #20]
  LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_raw: sending raw ARP packet.\n"));
  hdr->opcode = lwip_htons(opcode);
 80125e6:	8ebb      	ldrh	r3, [r7, #52]	; 0x34
 80125e8:	4618      	mov	r0, r3
 80125ea:	f7fd f9cf 	bl	800f98c <lwip_htons>
 80125ee:	4603      	mov	r3, r0
 80125f0:	461a      	mov	r2, r3
 80125f2:	697b      	ldr	r3, [r7, #20]
 80125f4:	80da      	strh	r2, [r3, #6]

  LWIP_ASSERT("netif->hwaddr_len must be the same as ETH_HWADDR_LEN for etharp!",
 80125f6:	68fb      	ldr	r3, [r7, #12]
 80125f8:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 80125fc:	2b06      	cmp	r3, #6
 80125fe:	d006      	beq.n	801260e <etharp_raw+0x82>
 8012600:	4b23      	ldr	r3, [pc, #140]	; (8012690 <etharp_raw+0x104>)
 8012602:	f240 426b 	movw	r2, #1131	; 0x46b
 8012606:	4926      	ldr	r1, [pc, #152]	; (80126a0 <etharp_raw+0x114>)
 8012608:	4823      	ldr	r0, [pc, #140]	; (8012698 <etharp_raw+0x10c>)
 801260a:	f003 f849 	bl	80156a0 <iprintf>
              (netif->hwaddr_len == ETH_HWADDR_LEN));

  /* Write the ARP MAC-Addresses */
  ETHADDR16_COPY(&hdr->shwaddr, hwsrc_addr);
 801260e:	697b      	ldr	r3, [r7, #20]
 8012610:	3308      	adds	r3, #8
 8012612:	2206      	movs	r2, #6
 8012614:	6839      	ldr	r1, [r7, #0]
 8012616:	4618      	mov	r0, r3
 8012618:	f002 fb39 	bl	8014c8e <memcpy>
  ETHADDR16_COPY(&hdr->dhwaddr, hwdst_addr);
 801261c:	697b      	ldr	r3, [r7, #20]
 801261e:	3312      	adds	r3, #18
 8012620:	2206      	movs	r2, #6
 8012622:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8012624:	4618      	mov	r0, r3
 8012626:	f002 fb32 	bl	8014c8e <memcpy>
  /* Copy struct ip4_addr2 to aligned ip4_addr, to support compilers without
   * structure packing. */
  IPADDR2_COPY(&hdr->sipaddr, ipsrc_addr);
 801262a:	697b      	ldr	r3, [r7, #20]
 801262c:	330e      	adds	r3, #14
 801262e:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8012630:	6812      	ldr	r2, [r2, #0]
 8012632:	601a      	str	r2, [r3, #0]
  IPADDR2_COPY(&hdr->dipaddr, ipdst_addr);
 8012634:	697b      	ldr	r3, [r7, #20]
 8012636:	3318      	adds	r3, #24
 8012638:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 801263a:	6812      	ldr	r2, [r2, #0]
 801263c:	601a      	str	r2, [r3, #0]

  hdr->hwtype = PP_HTONS(HWTYPE_ETHERNET);
 801263e:	697b      	ldr	r3, [r7, #20]
 8012640:	2200      	movs	r2, #0
 8012642:	701a      	strb	r2, [r3, #0]
 8012644:	2200      	movs	r2, #0
 8012646:	f042 0201 	orr.w	r2, r2, #1
 801264a:	705a      	strb	r2, [r3, #1]
  hdr->proto = PP_HTONS(ETHTYPE_IP);
 801264c:	697b      	ldr	r3, [r7, #20]
 801264e:	2200      	movs	r2, #0
 8012650:	f042 0208 	orr.w	r2, r2, #8
 8012654:	709a      	strb	r2, [r3, #2]
 8012656:	2200      	movs	r2, #0
 8012658:	70da      	strb	r2, [r3, #3]
  /* set hwlen and protolen */
  hdr->hwlen = ETH_HWADDR_LEN;
 801265a:	697b      	ldr	r3, [r7, #20]
 801265c:	2206      	movs	r2, #6
 801265e:	711a      	strb	r2, [r3, #4]
  hdr->protolen = sizeof(ip4_addr_t);
 8012660:	697b      	ldr	r3, [r7, #20]
 8012662:	2204      	movs	r2, #4
 8012664:	715a      	strb	r2, [r3, #5]
  if(ip4_addr_islinklocal(ipsrc_addr)) {
    ethernet_output(netif, p, ethsrc_addr, &ethbroadcast, ETHTYPE_ARP);
  } else
#endif /* LWIP_AUTOIP */
  {
    ethernet_output(netif, p, ethsrc_addr, ethdst_addr, ETHTYPE_ARP);
 8012666:	f640 0306 	movw	r3, #2054	; 0x806
 801266a:	9300      	str	r3, [sp, #0]
 801266c:	687b      	ldr	r3, [r7, #4]
 801266e:	68ba      	ldr	r2, [r7, #8]
 8012670:	69b9      	ldr	r1, [r7, #24]
 8012672:	68f8      	ldr	r0, [r7, #12]
 8012674:	f001 faea 	bl	8013c4c <ethernet_output>
  }

  ETHARP_STATS_INC(etharp.xmit);
  /* free ARP query packet */
  pbuf_free(p);
 8012678:	69b8      	ldr	r0, [r7, #24]
 801267a:	f7fe fa5d 	bl	8010b38 <pbuf_free>
  p = NULL;
 801267e:	2300      	movs	r3, #0
 8012680:	61bb      	str	r3, [r7, #24]
  /* could not allocate pbuf for ARP request */

  return result;
 8012682:	f997 301f 	ldrsb.w	r3, [r7, #31]
}
 8012686:	4618      	mov	r0, r3
 8012688:	3720      	adds	r7, #32
 801268a:	46bd      	mov	sp, r7
 801268c:	bd80      	pop	{r7, pc}
 801268e:	bf00      	nop
 8012690:	08018324 	.word	0x08018324
 8012694:	08018474 	.word	0x08018474
 8012698:	0801839c 	.word	0x0801839c
 801269c:	08018514 	.word	0x08018514
 80126a0:	08018548 	.word	0x08018548

080126a4 <etharp_request_dst>:
 *         ERR_MEM if the ARP packet couldn't be allocated
 *         any other err_t on failure
 */
static err_t
etharp_request_dst(struct netif *netif, const ip4_addr_t *ipaddr, const struct eth_addr* hw_dst_addr)
{
 80126a4:	b580      	push	{r7, lr}
 80126a6:	b088      	sub	sp, #32
 80126a8:	af04      	add	r7, sp, #16
 80126aa:	60f8      	str	r0, [r7, #12]
 80126ac:	60b9      	str	r1, [r7, #8]
 80126ae:	607a      	str	r2, [r7, #4]
  return etharp_raw(netif, (struct eth_addr *)netif->hwaddr, hw_dst_addr,
 80126b0:	68fb      	ldr	r3, [r7, #12]
 80126b2:	f103 0129 	add.w	r1, r3, #41	; 0x29
                    (struct eth_addr *)netif->hwaddr, netif_ip4_addr(netif), &ethzero,
 80126b6:	68fb      	ldr	r3, [r7, #12]
 80126b8:	f103 0029 	add.w	r0, r3, #41	; 0x29
 80126bc:	68fb      	ldr	r3, [r7, #12]
 80126be:	3304      	adds	r3, #4
  return etharp_raw(netif, (struct eth_addr *)netif->hwaddr, hw_dst_addr,
 80126c0:	2201      	movs	r2, #1
 80126c2:	9203      	str	r2, [sp, #12]
 80126c4:	68ba      	ldr	r2, [r7, #8]
 80126c6:	9202      	str	r2, [sp, #8]
 80126c8:	4a06      	ldr	r2, [pc, #24]	; (80126e4 <etharp_request_dst+0x40>)
 80126ca:	9201      	str	r2, [sp, #4]
 80126cc:	9300      	str	r3, [sp, #0]
 80126ce:	4603      	mov	r3, r0
 80126d0:	687a      	ldr	r2, [r7, #4]
 80126d2:	68f8      	ldr	r0, [r7, #12]
 80126d4:	f7ff ff5a 	bl	801258c <etharp_raw>
 80126d8:	4603      	mov	r3, r0
                    ipaddr, ARP_REQUEST);
}
 80126da:	4618      	mov	r0, r3
 80126dc:	3710      	adds	r7, #16
 80126de:	46bd      	mov	sp, r7
 80126e0:	bd80      	pop	{r7, pc}
 80126e2:	bf00      	nop
 80126e4:	08018b80 	.word	0x08018b80

080126e8 <etharp_request>:
 *         ERR_MEM if the ARP packet couldn't be allocated
 *         any other err_t on failure
 */
err_t
etharp_request(struct netif *netif, const ip4_addr_t *ipaddr)
{
 80126e8:	b580      	push	{r7, lr}
 80126ea:	b082      	sub	sp, #8
 80126ec:	af00      	add	r7, sp, #0
 80126ee:	6078      	str	r0, [r7, #4]
 80126f0:	6039      	str	r1, [r7, #0]
  LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_request: sending ARP request.\n"));
  return etharp_request_dst(netif, ipaddr, &ethbroadcast);
 80126f2:	4a05      	ldr	r2, [pc, #20]	; (8012708 <etharp_request+0x20>)
 80126f4:	6839      	ldr	r1, [r7, #0]
 80126f6:	6878      	ldr	r0, [r7, #4]
 80126f8:	f7ff ffd4 	bl	80126a4 <etharp_request_dst>
 80126fc:	4603      	mov	r3, r0
}
 80126fe:	4618      	mov	r0, r3
 8012700:	3708      	adds	r7, #8
 8012702:	46bd      	mov	sp, r7
 8012704:	bd80      	pop	{r7, pc}
 8012706:	bf00      	nop
 8012708:	08018b78 	.word	0x08018b78

0801270c <icmp_input>:
 * @param p the icmp echo request packet, p->payload pointing to the icmp header
 * @param inp the netif on which this packet was received
 */
void
icmp_input(struct pbuf *p, struct netif *inp)
{
 801270c:	b580      	push	{r7, lr}
 801270e:	b08e      	sub	sp, #56	; 0x38
 8012710:	af04      	add	r7, sp, #16
 8012712:	6078      	str	r0, [r7, #4]
 8012714:	6039      	str	r1, [r7, #0]
  const ip4_addr_t* src;

  ICMP_STATS_INC(icmp.recv);
  MIB2_STATS_INC(mib2.icmpinmsgs);

  iphdr_in = ip4_current_header();
 8012716:	4b7a      	ldr	r3, [pc, #488]	; (8012900 <icmp_input+0x1f4>)
 8012718:	689b      	ldr	r3, [r3, #8]
 801271a:	627b      	str	r3, [r7, #36]	; 0x24
  hlen = IPH_HL(iphdr_in) * 4;
 801271c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801271e:	781b      	ldrb	r3, [r3, #0]
 8012720:	b29b      	uxth	r3, r3
 8012722:	f003 030f 	and.w	r3, r3, #15
 8012726:	b29b      	uxth	r3, r3
 8012728:	009b      	lsls	r3, r3, #2
 801272a:	847b      	strh	r3, [r7, #34]	; 0x22
  if (hlen < IP_HLEN) {
 801272c:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 801272e:	2b13      	cmp	r3, #19
 8012730:	f240 80d1 	bls.w	80128d6 <icmp_input+0x1ca>
    LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: short IP header (%"S16_F" bytes) received\n", hlen));
    goto lenerr;
  }
  if (p->len < sizeof(u16_t)*2) {
 8012734:	687b      	ldr	r3, [r7, #4]
 8012736:	895b      	ldrh	r3, [r3, #10]
 8012738:	2b03      	cmp	r3, #3
 801273a:	f240 80ce 	bls.w	80128da <icmp_input+0x1ce>
    LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: short ICMP (%"U16_F" bytes) received\n", p->tot_len));
    goto lenerr;
  }

  type = *((u8_t *)p->payload);
 801273e:	687b      	ldr	r3, [r7, #4]
 8012740:	685b      	ldr	r3, [r3, #4]
 8012742:	781b      	ldrb	r3, [r3, #0]
 8012744:	f887 3021 	strb.w	r3, [r7, #33]	; 0x21
#ifdef LWIP_DEBUG
  code = *(((u8_t *)p->payload)+1);
#endif /* LWIP_DEBUG */
  switch (type) {
 8012748:	f897 3021 	ldrb.w	r3, [r7, #33]	; 0x21
 801274c:	2b00      	cmp	r3, #0
 801274e:	f000 80bb 	beq.w	80128c8 <icmp_input+0x1bc>
 8012752:	2b08      	cmp	r3, #8
 8012754:	f040 80bb 	bne.w	80128ce <icmp_input+0x1c2>
       (as obviously, an echo request has been sent, too). */
    MIB2_STATS_INC(mib2.icmpinechoreps);
    break;
  case ICMP_ECHO:
    MIB2_STATS_INC(mib2.icmpinechos);
    src = ip4_current_dest_addr();
 8012758:	4b6a      	ldr	r3, [pc, #424]	; (8012904 <icmp_input+0x1f8>)
 801275a:	61fb      	str	r3, [r7, #28]
    /* multicast destination address? */
    if (ip4_addr_ismulticast(ip4_current_dest_addr())) {
 801275c:	4b68      	ldr	r3, [pc, #416]	; (8012900 <icmp_input+0x1f4>)
 801275e:	695b      	ldr	r3, [r3, #20]
 8012760:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8012764:	2be0      	cmp	r3, #224	; 0xe0
 8012766:	f000 80bf 	beq.w	80128e8 <icmp_input+0x1dc>
      LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: Not echoing to multicast pings\n"));
      goto icmperr;
#endif /* LWIP_MULTICAST_PING */
    }
    /* broadcast destination address? */
    if (ip4_addr_isbroadcast(ip4_current_dest_addr(), ip_current_netif())) {
 801276a:	4b65      	ldr	r3, [pc, #404]	; (8012900 <icmp_input+0x1f4>)
 801276c:	695a      	ldr	r2, [r3, #20]
 801276e:	4b64      	ldr	r3, [pc, #400]	; (8012900 <icmp_input+0x1f4>)
 8012770:	681b      	ldr	r3, [r3, #0]
 8012772:	4619      	mov	r1, r3
 8012774:	4610      	mov	r0, r2
 8012776:	f000 fbc9 	bl	8012f0c <ip4_addr_isbroadcast_u32>
 801277a:	4603      	mov	r3, r0
 801277c:	2b00      	cmp	r3, #0
 801277e:	f040 80b5 	bne.w	80128ec <icmp_input+0x1e0>
      LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: Not echoing to broadcast pings\n"));
      goto icmperr;
#endif /* LWIP_BROADCAST_PING */
    }
    LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: ping\n"));
    if (p->tot_len < sizeof(struct icmp_echo_hdr)) {
 8012782:	687b      	ldr	r3, [r7, #4]
 8012784:	891b      	ldrh	r3, [r3, #8]
 8012786:	2b07      	cmp	r3, #7
 8012788:	f240 80a9 	bls.w	80128de <icmp_input+0x1d2>
        return;
      }
    }
#endif
#if LWIP_ICMP_ECHO_CHECK_INPUT_PBUF_LEN
    if (pbuf_header(p, (s16_t)(hlen + PBUF_LINK_HLEN + PBUF_LINK_ENCAPSULATION_HLEN))) {
 801278c:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 801278e:	330e      	adds	r3, #14
 8012790:	b29b      	uxth	r3, r3
 8012792:	b21b      	sxth	r3, r3
 8012794:	4619      	mov	r1, r3
 8012796:	6878      	ldr	r0, [r7, #4]
 8012798:	f7fe f9aa 	bl	8010af0 <pbuf_header>
 801279c:	4603      	mov	r3, r0
 801279e:	2b00      	cmp	r3, #0
 80127a0:	d046      	beq.n	8012830 <icmp_input+0x124>
      /* p is not big enough to contain link headers
       * allocate a new one and copy p into it
       */
      struct pbuf *r;
      /* allocate new packet buffer with space for link headers */
      r = pbuf_alloc(PBUF_LINK, p->tot_len + hlen, PBUF_RAM);
 80127a2:	687b      	ldr	r3, [r7, #4]
 80127a4:	891a      	ldrh	r2, [r3, #8]
 80127a6:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 80127a8:	4413      	add	r3, r2
 80127aa:	b29b      	uxth	r3, r3
 80127ac:	2200      	movs	r2, #0
 80127ae:	4619      	mov	r1, r3
 80127b0:	2002      	movs	r0, #2
 80127b2:	f7fd fe53 	bl	801045c <pbuf_alloc>
 80127b6:	61b8      	str	r0, [r7, #24]
      if (r == NULL) {
 80127b8:	69bb      	ldr	r3, [r7, #24]
 80127ba:	2b00      	cmp	r3, #0
 80127bc:	f000 8098 	beq.w	80128f0 <icmp_input+0x1e4>
        LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: allocating new pbuf failed\n"));
        goto icmperr;
      }
      if (r->len < hlen + sizeof(struct icmp_echo_hdr)) {
 80127c0:	69bb      	ldr	r3, [r7, #24]
 80127c2:	895b      	ldrh	r3, [r3, #10]
 80127c4:	461a      	mov	r2, r3
 80127c6:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 80127c8:	3308      	adds	r3, #8
 80127ca:	429a      	cmp	r2, r3
 80127cc:	d203      	bcs.n	80127d6 <icmp_input+0xca>
        LWIP_DEBUGF(ICMP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("first pbuf cannot hold the ICMP header"));
        pbuf_free(r);
 80127ce:	69b8      	ldr	r0, [r7, #24]
 80127d0:	f7fe f9b2 	bl	8010b38 <pbuf_free>
        goto icmperr;
 80127d4:	e08d      	b.n	80128f2 <icmp_input+0x1e6>
      }
      /* copy the ip header */
      MEMCPY(r->payload, iphdr_in, hlen);
 80127d6:	69bb      	ldr	r3, [r7, #24]
 80127d8:	685b      	ldr	r3, [r3, #4]
 80127da:	8c7a      	ldrh	r2, [r7, #34]	; 0x22
 80127dc:	6a79      	ldr	r1, [r7, #36]	; 0x24
 80127de:	4618      	mov	r0, r3
 80127e0:	f002 fa55 	bl	8014c8e <memcpy>
      /* switch r->payload back to icmp header (cannot fail) */
      if (pbuf_header(r, (s16_t)-hlen)) {
 80127e4:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 80127e6:	425b      	negs	r3, r3
 80127e8:	b29b      	uxth	r3, r3
 80127ea:	b21b      	sxth	r3, r3
 80127ec:	4619      	mov	r1, r3
 80127ee:	69b8      	ldr	r0, [r7, #24]
 80127f0:	f7fe f97e 	bl	8010af0 <pbuf_header>
 80127f4:	4603      	mov	r3, r0
 80127f6:	2b00      	cmp	r3, #0
 80127f8:	d009      	beq.n	801280e <icmp_input+0x102>
        LWIP_ASSERT("icmp_input: moving r->payload to icmp header failed\n", 0);
 80127fa:	4b43      	ldr	r3, [pc, #268]	; (8012908 <icmp_input+0x1fc>)
 80127fc:	22af      	movs	r2, #175	; 0xaf
 80127fe:	4943      	ldr	r1, [pc, #268]	; (801290c <icmp_input+0x200>)
 8012800:	4843      	ldr	r0, [pc, #268]	; (8012910 <icmp_input+0x204>)
 8012802:	f002 ff4d 	bl	80156a0 <iprintf>
        pbuf_free(r);
 8012806:	69b8      	ldr	r0, [r7, #24]
 8012808:	f7fe f996 	bl	8010b38 <pbuf_free>
        goto icmperr;
 801280c:	e071      	b.n	80128f2 <icmp_input+0x1e6>
      }
      /* copy the rest of the packet without ip header */
      if (pbuf_copy(r, p) != ERR_OK) {
 801280e:	6879      	ldr	r1, [r7, #4]
 8012810:	69b8      	ldr	r0, [r7, #24]
 8012812:	f7fe fac3 	bl	8010d9c <pbuf_copy>
 8012816:	4603      	mov	r3, r0
 8012818:	2b00      	cmp	r3, #0
 801281a:	d003      	beq.n	8012824 <icmp_input+0x118>
        LWIP_DEBUGF(ICMP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("icmp_input: copying to new pbuf failed"));
        pbuf_free(r);
 801281c:	69b8      	ldr	r0, [r7, #24]
 801281e:	f7fe f98b 	bl	8010b38 <pbuf_free>
        goto icmperr;
 8012822:	e066      	b.n	80128f2 <icmp_input+0x1e6>
      }
      /* free the original p */
      pbuf_free(p);
 8012824:	6878      	ldr	r0, [r7, #4]
 8012826:	f7fe f987 	bl	8010b38 <pbuf_free>
      /* we now have an identical copy of p that has room for link headers */
      p = r;
 801282a:	69bb      	ldr	r3, [r7, #24]
 801282c:	607b      	str	r3, [r7, #4]
 801282e:	e015      	b.n	801285c <icmp_input+0x150>
    } else {
      /* restore p->payload to point to icmp header (cannot fail) */
      if (pbuf_header(p, -(s16_t)(hlen + PBUF_LINK_HLEN + PBUF_LINK_ENCAPSULATION_HLEN))) {
 8012830:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8012832:	f1c3 23ff 	rsb	r3, r3, #4278255360	; 0xff00ff00
 8012836:	f503 037f 	add.w	r3, r3, #16711680	; 0xff0000
 801283a:	33f2      	adds	r3, #242	; 0xf2
 801283c:	b29b      	uxth	r3, r3
 801283e:	b21b      	sxth	r3, r3
 8012840:	4619      	mov	r1, r3
 8012842:	6878      	ldr	r0, [r7, #4]
 8012844:	f7fe f954 	bl	8010af0 <pbuf_header>
 8012848:	4603      	mov	r3, r0
 801284a:	2b00      	cmp	r3, #0
 801284c:	d006      	beq.n	801285c <icmp_input+0x150>
        LWIP_ASSERT("icmp_input: restoring original p->payload failed\n", 0);
 801284e:	4b2e      	ldr	r3, [pc, #184]	; (8012908 <icmp_input+0x1fc>)
 8012850:	22c0      	movs	r2, #192	; 0xc0
 8012852:	4930      	ldr	r1, [pc, #192]	; (8012914 <icmp_input+0x208>)
 8012854:	482e      	ldr	r0, [pc, #184]	; (8012910 <icmp_input+0x204>)
 8012856:	f002 ff23 	bl	80156a0 <iprintf>
        goto icmperr;
 801285a:	e04a      	b.n	80128f2 <icmp_input+0x1e6>
    }
#endif /* LWIP_ICMP_ECHO_CHECK_INPUT_PBUF_LEN */
    /* At this point, all checks are OK. */
    /* We generate an answer by switching the dest and src ip addresses,
     * setting the icmp type to ECHO_RESPONSE and updating the checksum. */
    iecho = (struct icmp_echo_hdr *)p->payload;
 801285c:	687b      	ldr	r3, [r7, #4]
 801285e:	685b      	ldr	r3, [r3, #4]
 8012860:	617b      	str	r3, [r7, #20]
    if (pbuf_header(p, (s16_t)hlen)) {
 8012862:	f9b7 3022 	ldrsh.w	r3, [r7, #34]	; 0x22
 8012866:	4619      	mov	r1, r3
 8012868:	6878      	ldr	r0, [r7, #4]
 801286a:	f7fe f941 	bl	8010af0 <pbuf_header>
 801286e:	4603      	mov	r3, r0
 8012870:	2b00      	cmp	r3, #0
 8012872:	d12b      	bne.n	80128cc <icmp_input+0x1c0>
      LWIP_DEBUGF(ICMP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("Can't move over header in packet"));
    } else {
      err_t ret;
      struct ip_hdr *iphdr = (struct ip_hdr*)p->payload;
 8012874:	687b      	ldr	r3, [r7, #4]
 8012876:	685b      	ldr	r3, [r3, #4]
 8012878:	613b      	str	r3, [r7, #16]
      ip4_addr_copy(iphdr->src, *src);
 801287a:	69fb      	ldr	r3, [r7, #28]
 801287c:	681a      	ldr	r2, [r3, #0]
 801287e:	693b      	ldr	r3, [r7, #16]
 8012880:	60da      	str	r2, [r3, #12]
      ip4_addr_copy(iphdr->dest, *ip4_current_src_addr());
 8012882:	4b1f      	ldr	r3, [pc, #124]	; (8012900 <icmp_input+0x1f4>)
 8012884:	691a      	ldr	r2, [r3, #16]
 8012886:	693b      	ldr	r3, [r7, #16]
 8012888:	611a      	str	r2, [r3, #16]
      ICMPH_TYPE_SET(iecho, ICMP_ER);
 801288a:	697b      	ldr	r3, [r7, #20]
 801288c:	2200      	movs	r2, #0
 801288e:	701a      	strb	r2, [r3, #0]
      else {
        iecho->chksum = 0;
      }
#endif /* LWIP_CHECKSUM_CTRL_PER_NETIF */
#else /* CHECKSUM_GEN_ICMP */
      iecho->chksum = 0;
 8012890:	697b      	ldr	r3, [r7, #20]
 8012892:	2200      	movs	r2, #0
 8012894:	709a      	strb	r2, [r3, #2]
 8012896:	2200      	movs	r2, #0
 8012898:	70da      	strb	r2, [r3, #3]
#endif /* CHECKSUM_GEN_ICMP */

      /* Set the correct TTL and recalculate the header checksum. */
      IPH_TTL_SET(iphdr, ICMP_TTL);
 801289a:	693b      	ldr	r3, [r7, #16]
 801289c:	22ff      	movs	r2, #255	; 0xff
 801289e:	721a      	strb	r2, [r3, #8]
      IPH_CHKSUM_SET(iphdr, 0);
 80128a0:	693b      	ldr	r3, [r7, #16]
 80128a2:	2200      	movs	r2, #0
 80128a4:	729a      	strb	r2, [r3, #10]
 80128a6:	2200      	movs	r2, #0
 80128a8:	72da      	strb	r2, [r3, #11]
      MIB2_STATS_INC(mib2.icmpoutmsgs);
      /* increase number of echo replies attempted to send */
      MIB2_STATS_INC(mib2.icmpoutechoreps);

      /* send an ICMP packet */
      ret = ip4_output_if(p, src, LWIP_IP_HDRINCL,
 80128aa:	683b      	ldr	r3, [r7, #0]
 80128ac:	9302      	str	r3, [sp, #8]
 80128ae:	2301      	movs	r3, #1
 80128b0:	9301      	str	r3, [sp, #4]
 80128b2:	2300      	movs	r3, #0
 80128b4:	9300      	str	r3, [sp, #0]
 80128b6:	23ff      	movs	r3, #255	; 0xff
 80128b8:	2200      	movs	r2, #0
 80128ba:	69f9      	ldr	r1, [r7, #28]
 80128bc:	6878      	ldr	r0, [r7, #4]
 80128be:	f000 fa53 	bl	8012d68 <ip4_output_if>
 80128c2:	4603      	mov	r3, r0
 80128c4:	73fb      	strb	r3, [r7, #15]
                   ICMP_TTL, 0, IP_PROTO_ICMP, inp);
      if (ret != ERR_OK) {
        LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: ip_output_if returned an error: %s\n", lwip_strerr(ret)));
      }
    }
    break;
 80128c6:	e001      	b.n	80128cc <icmp_input+0x1c0>
    break;
 80128c8:	bf00      	nop
 80128ca:	e000      	b.n	80128ce <icmp_input+0x1c2>
    break;
 80128cc:	bf00      	nop
    LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: ICMP type %"S16_F" code %"S16_F" not supported.\n",
                (s16_t)type, (s16_t)code));
    ICMP_STATS_INC(icmp.proterr);
    ICMP_STATS_INC(icmp.drop);
  }
  pbuf_free(p);
 80128ce:	6878      	ldr	r0, [r7, #4]
 80128d0:	f7fe f932 	bl	8010b38 <pbuf_free>
  return;
 80128d4:	e011      	b.n	80128fa <icmp_input+0x1ee>
    goto lenerr;
 80128d6:	bf00      	nop
 80128d8:	e002      	b.n	80128e0 <icmp_input+0x1d4>
    goto lenerr;
 80128da:	bf00      	nop
 80128dc:	e000      	b.n	80128e0 <icmp_input+0x1d4>
      goto lenerr;
 80128de:	bf00      	nop
lenerr:
  pbuf_free(p);
 80128e0:	6878      	ldr	r0, [r7, #4]
 80128e2:	f7fe f929 	bl	8010b38 <pbuf_free>
  ICMP_STATS_INC(icmp.lenerr);
  MIB2_STATS_INC(mib2.icmpinerrors);
  return;
 80128e6:	e008      	b.n	80128fa <icmp_input+0x1ee>
      goto icmperr;
 80128e8:	bf00      	nop
 80128ea:	e002      	b.n	80128f2 <icmp_input+0x1e6>
      goto icmperr;
 80128ec:	bf00      	nop
 80128ee:	e000      	b.n	80128f2 <icmp_input+0x1e6>
        goto icmperr;
 80128f0:	bf00      	nop
#if LWIP_ICMP_ECHO_CHECK_INPUT_PBUF_LEN || !LWIP_MULTICAST_PING || !LWIP_BROADCAST_PING
icmperr:
  pbuf_free(p);
 80128f2:	6878      	ldr	r0, [r7, #4]
 80128f4:	f7fe f920 	bl	8010b38 <pbuf_free>
  ICMP_STATS_INC(icmp.err);
  MIB2_STATS_INC(mib2.icmpinerrors);
  return;
 80128f8:	bf00      	nop
#endif /* LWIP_ICMP_ECHO_CHECK_INPUT_PBUF_LEN || !LWIP_MULTICAST_PING || !LWIP_BROADCAST_PING */
}
 80128fa:	3728      	adds	r7, #40	; 0x28
 80128fc:	46bd      	mov	sp, r7
 80128fe:	bd80      	pop	{r7, pc}
 8012900:	200046ec 	.word	0x200046ec
 8012904:	20004700 	.word	0x20004700
 8012908:	0801858c 	.word	0x0801858c
 801290c:	080185c4 	.word	0x080185c4
 8012910:	080185fc 	.word	0x080185fc
 8012914:	08018624 	.word	0x08018624

08012918 <icmp_dest_unreach>:
 *          p->payload pointing to the IP header
 * @param t type of the 'unreachable' packet
 */
void
icmp_dest_unreach(struct pbuf *p, enum icmp_dur_type t)
{
 8012918:	b580      	push	{r7, lr}
 801291a:	b082      	sub	sp, #8
 801291c:	af00      	add	r7, sp, #0
 801291e:	6078      	str	r0, [r7, #4]
 8012920:	460b      	mov	r3, r1
 8012922:	70fb      	strb	r3, [r7, #3]
  MIB2_STATS_INC(mib2.icmpoutdestunreachs);
  icmp_send_response(p, ICMP_DUR, t);
 8012924:	78fb      	ldrb	r3, [r7, #3]
 8012926:	461a      	mov	r2, r3
 8012928:	2103      	movs	r1, #3
 801292a:	6878      	ldr	r0, [r7, #4]
 801292c:	f000 f814 	bl	8012958 <icmp_send_response>
}
 8012930:	bf00      	nop
 8012932:	3708      	adds	r7, #8
 8012934:	46bd      	mov	sp, r7
 8012936:	bd80      	pop	{r7, pc}

08012938 <icmp_time_exceeded>:
 *          p->payload pointing to the IP header
 * @param t type of the 'time exceeded' packet
 */
void
icmp_time_exceeded(struct pbuf *p, enum icmp_te_type t)
{
 8012938:	b580      	push	{r7, lr}
 801293a:	b082      	sub	sp, #8
 801293c:	af00      	add	r7, sp, #0
 801293e:	6078      	str	r0, [r7, #4]
 8012940:	460b      	mov	r3, r1
 8012942:	70fb      	strb	r3, [r7, #3]
  MIB2_STATS_INC(mib2.icmpouttimeexcds);
  icmp_send_response(p, ICMP_TE, t);
 8012944:	78fb      	ldrb	r3, [r7, #3]
 8012946:	461a      	mov	r2, r3
 8012948:	210b      	movs	r1, #11
 801294a:	6878      	ldr	r0, [r7, #4]
 801294c:	f000 f804 	bl	8012958 <icmp_send_response>
}
 8012950:	bf00      	nop
 8012952:	3708      	adds	r7, #8
 8012954:	46bd      	mov	sp, r7
 8012956:	bd80      	pop	{r7, pc}

08012958 <icmp_send_response>:
 * @param type Type of the ICMP header
 * @param code Code of the ICMP header
 */
static void
icmp_send_response(struct pbuf *p, u8_t type, u8_t code)
{
 8012958:	b580      	push	{r7, lr}
 801295a:	b08c      	sub	sp, #48	; 0x30
 801295c:	af04      	add	r7, sp, #16
 801295e:	6078      	str	r0, [r7, #4]
 8012960:	460b      	mov	r3, r1
 8012962:	70fb      	strb	r3, [r7, #3]
 8012964:	4613      	mov	r3, r2
 8012966:	70bb      	strb	r3, [r7, #2]

  /* increase number of messages attempted to send */
  MIB2_STATS_INC(mib2.icmpoutmsgs);

  /* ICMP header + IP header + 8 bytes of data */
  q = pbuf_alloc(PBUF_IP, sizeof(struct icmp_echo_hdr) + IP_HLEN + ICMP_DEST_UNREACH_DATASIZE,
 8012968:	2200      	movs	r2, #0
 801296a:	2124      	movs	r1, #36	; 0x24
 801296c:	2001      	movs	r0, #1
 801296e:	f7fd fd75 	bl	801045c <pbuf_alloc>
 8012972:	61f8      	str	r0, [r7, #28]
                 PBUF_RAM);
  if (q == NULL) {
 8012974:	69fb      	ldr	r3, [r7, #28]
 8012976:	2b00      	cmp	r3, #0
 8012978:	d04c      	beq.n	8012a14 <icmp_send_response+0xbc>
    LWIP_DEBUGF(ICMP_DEBUG, ("icmp_time_exceeded: failed to allocate pbuf for ICMP packet.\n"));
    MIB2_STATS_INC(mib2.icmpouterrors);
    return;
  }
  LWIP_ASSERT("check that first pbuf can hold icmp message",
 801297a:	69fb      	ldr	r3, [r7, #28]
 801297c:	895b      	ldrh	r3, [r3, #10]
 801297e:	2b23      	cmp	r3, #35	; 0x23
 8012980:	d806      	bhi.n	8012990 <icmp_send_response+0x38>
 8012982:	4b26      	ldr	r3, [pc, #152]	; (8012a1c <icmp_send_response+0xc4>)
 8012984:	f44f 72b1 	mov.w	r2, #354	; 0x162
 8012988:	4925      	ldr	r1, [pc, #148]	; (8012a20 <icmp_send_response+0xc8>)
 801298a:	4826      	ldr	r0, [pc, #152]	; (8012a24 <icmp_send_response+0xcc>)
 801298c:	f002 fe88 	bl	80156a0 <iprintf>
             (q->len >= (sizeof(struct icmp_echo_hdr) + IP_HLEN + ICMP_DEST_UNREACH_DATASIZE)));

  iphdr = (struct ip_hdr *)p->payload;
 8012990:	687b      	ldr	r3, [r7, #4]
 8012992:	685b      	ldr	r3, [r3, #4]
 8012994:	61bb      	str	r3, [r7, #24]
  ip4_addr_debug_print_val(ICMP_DEBUG, iphdr->src);
  LWIP_DEBUGF(ICMP_DEBUG, (" to "));
  ip4_addr_debug_print_val(ICMP_DEBUG, iphdr->dest);
  LWIP_DEBUGF(ICMP_DEBUG, ("\n"));

  icmphdr = (struct icmp_echo_hdr *)q->payload;
 8012996:	69fb      	ldr	r3, [r7, #28]
 8012998:	685b      	ldr	r3, [r3, #4]
 801299a:	617b      	str	r3, [r7, #20]
  icmphdr->type = type;
 801299c:	697b      	ldr	r3, [r7, #20]
 801299e:	78fa      	ldrb	r2, [r7, #3]
 80129a0:	701a      	strb	r2, [r3, #0]
  icmphdr->code = code;
 80129a2:	697b      	ldr	r3, [r7, #20]
 80129a4:	78ba      	ldrb	r2, [r7, #2]
 80129a6:	705a      	strb	r2, [r3, #1]
  icmphdr->id = 0;
 80129a8:	697b      	ldr	r3, [r7, #20]
 80129aa:	2200      	movs	r2, #0
 80129ac:	711a      	strb	r2, [r3, #4]
 80129ae:	2200      	movs	r2, #0
 80129b0:	715a      	strb	r2, [r3, #5]
  icmphdr->seqno = 0;
 80129b2:	697b      	ldr	r3, [r7, #20]
 80129b4:	2200      	movs	r2, #0
 80129b6:	719a      	strb	r2, [r3, #6]
 80129b8:	2200      	movs	r2, #0
 80129ba:	71da      	strb	r2, [r3, #7]

  /* copy fields from original packet */
  SMEMCPY((u8_t *)q->payload + sizeof(struct icmp_echo_hdr), (u8_t *)p->payload,
 80129bc:	69fb      	ldr	r3, [r7, #28]
 80129be:	685b      	ldr	r3, [r3, #4]
 80129c0:	f103 0008 	add.w	r0, r3, #8
 80129c4:	687b      	ldr	r3, [r7, #4]
 80129c6:	685b      	ldr	r3, [r3, #4]
 80129c8:	221c      	movs	r2, #28
 80129ca:	4619      	mov	r1, r3
 80129cc:	f002 f95f 	bl	8014c8e <memcpy>
          IP_HLEN + ICMP_DEST_UNREACH_DATASIZE);

  ip4_addr_copy(iphdr_src, iphdr->src);
 80129d0:	69bb      	ldr	r3, [r7, #24]
 80129d2:	68db      	ldr	r3, [r3, #12]
 80129d4:	60fb      	str	r3, [r7, #12]
    ip4_addr_t iphdr_dst;
    ip4_addr_copy(iphdr_dst, iphdr->dest);
    netif = ip4_route_src(&iphdr_src, &iphdr_dst);
  }
#else
  netif = ip4_route(&iphdr_src);
 80129d6:	f107 030c 	add.w	r3, r7, #12
 80129da:	4618      	mov	r0, r3
 80129dc:	f000 f824 	bl	8012a28 <ip4_route>
 80129e0:	6138      	str	r0, [r7, #16]
#endif
  if (netif != NULL) {
 80129e2:	693b      	ldr	r3, [r7, #16]
 80129e4:	2b00      	cmp	r3, #0
 80129e6:	d011      	beq.n	8012a0c <icmp_send_response+0xb4>
    /* calculate checksum */
    icmphdr->chksum = 0;
 80129e8:	697b      	ldr	r3, [r7, #20]
 80129ea:	2200      	movs	r2, #0
 80129ec:	709a      	strb	r2, [r3, #2]
 80129ee:	2200      	movs	r2, #0
 80129f0:	70da      	strb	r2, [r3, #3]
    IF__NETIF_CHECKSUM_ENABLED(netif, NETIF_CHECKSUM_GEN_ICMP) {
      icmphdr->chksum = inet_chksum(icmphdr, q->len);
    }
#endif
    ICMP_STATS_INC(icmp.xmit);
    ip4_output_if(q, NULL, &iphdr_src, ICMP_TTL, 0, IP_PROTO_ICMP, netif);
 80129f2:	f107 020c 	add.w	r2, r7, #12
 80129f6:	693b      	ldr	r3, [r7, #16]
 80129f8:	9302      	str	r3, [sp, #8]
 80129fa:	2301      	movs	r3, #1
 80129fc:	9301      	str	r3, [sp, #4]
 80129fe:	2300      	movs	r3, #0
 8012a00:	9300      	str	r3, [sp, #0]
 8012a02:	23ff      	movs	r3, #255	; 0xff
 8012a04:	2100      	movs	r1, #0
 8012a06:	69f8      	ldr	r0, [r7, #28]
 8012a08:	f000 f9ae 	bl	8012d68 <ip4_output_if>
  }
  pbuf_free(q);
 8012a0c:	69f8      	ldr	r0, [r7, #28]
 8012a0e:	f7fe f893 	bl	8010b38 <pbuf_free>
 8012a12:	e000      	b.n	8012a16 <icmp_send_response+0xbe>
    return;
 8012a14:	bf00      	nop
}
 8012a16:	3720      	adds	r7, #32
 8012a18:	46bd      	mov	sp, r7
 8012a1a:	bd80      	pop	{r7, pc}
 8012a1c:	0801858c 	.word	0x0801858c
 8012a20:	08018658 	.word	0x08018658
 8012a24:	080185fc 	.word	0x080185fc

08012a28 <ip4_route>:
 * @param dest the destination IP address for which to find the route
 * @return the netif on which to send to reach dest
 */
struct netif *
ip4_route(const ip4_addr_t *dest)
{
 8012a28:	b480      	push	{r7}
 8012a2a:	b085      	sub	sp, #20
 8012a2c:	af00      	add	r7, sp, #0
 8012a2e:	6078      	str	r0, [r7, #4]
    return ip4_default_multicast_netif;
  }
#endif /* LWIP_MULTICAST_TX_OPTIONS */

  /* iterate through netifs */
  for (netif = netif_list; netif != NULL; netif = netif->next) {
 8012a30:	4b30      	ldr	r3, [pc, #192]	; (8012af4 <ip4_route+0xcc>)
 8012a32:	681b      	ldr	r3, [r3, #0]
 8012a34:	60fb      	str	r3, [r7, #12]
 8012a36:	e036      	b.n	8012aa6 <ip4_route+0x7e>
    /* is the netif up, does it have a link and a valid address? */
    if (netif_is_up(netif) && netif_is_link_up(netif) && !ip4_addr_isany_val(*netif_ip4_addr(netif))) {
 8012a38:	68fb      	ldr	r3, [r7, #12]
 8012a3a:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 8012a3e:	f003 0301 	and.w	r3, r3, #1
 8012a42:	b2db      	uxtb	r3, r3
 8012a44:	2b00      	cmp	r3, #0
 8012a46:	d02b      	beq.n	8012aa0 <ip4_route+0x78>
 8012a48:	68fb      	ldr	r3, [r7, #12]
 8012a4a:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 8012a4e:	089b      	lsrs	r3, r3, #2
 8012a50:	f003 0301 	and.w	r3, r3, #1
 8012a54:	b2db      	uxtb	r3, r3
 8012a56:	2b00      	cmp	r3, #0
 8012a58:	d022      	beq.n	8012aa0 <ip4_route+0x78>
 8012a5a:	68fb      	ldr	r3, [r7, #12]
 8012a5c:	3304      	adds	r3, #4
 8012a5e:	681b      	ldr	r3, [r3, #0]
 8012a60:	2b00      	cmp	r3, #0
 8012a62:	d01d      	beq.n	8012aa0 <ip4_route+0x78>
      /* network mask matches? */
      if (ip4_addr_netcmp(dest, netif_ip4_addr(netif), netif_ip4_netmask(netif))) {
 8012a64:	687b      	ldr	r3, [r7, #4]
 8012a66:	681a      	ldr	r2, [r3, #0]
 8012a68:	68fb      	ldr	r3, [r7, #12]
 8012a6a:	3304      	adds	r3, #4
 8012a6c:	681b      	ldr	r3, [r3, #0]
 8012a6e:	405a      	eors	r2, r3
 8012a70:	68fb      	ldr	r3, [r7, #12]
 8012a72:	3308      	adds	r3, #8
 8012a74:	681b      	ldr	r3, [r3, #0]
 8012a76:	4013      	ands	r3, r2
 8012a78:	2b00      	cmp	r3, #0
 8012a7a:	d101      	bne.n	8012a80 <ip4_route+0x58>
        /* return netif on which to forward IP packet */
        return netif;
 8012a7c:	68fb      	ldr	r3, [r7, #12]
 8012a7e:	e033      	b.n	8012ae8 <ip4_route+0xc0>
      }
      /* gateway matches on a non broadcast interface? (i.e. peer in a point to point interface) */
      if (((netif->flags & NETIF_FLAG_BROADCAST) == 0) && ip4_addr_cmp(dest, netif_ip4_gw(netif))) {
 8012a80:	68fb      	ldr	r3, [r7, #12]
 8012a82:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 8012a86:	f003 0302 	and.w	r3, r3, #2
 8012a8a:	2b00      	cmp	r3, #0
 8012a8c:	d108      	bne.n	8012aa0 <ip4_route+0x78>
 8012a8e:	687b      	ldr	r3, [r7, #4]
 8012a90:	681a      	ldr	r2, [r3, #0]
 8012a92:	68fb      	ldr	r3, [r7, #12]
 8012a94:	330c      	adds	r3, #12
 8012a96:	681b      	ldr	r3, [r3, #0]
 8012a98:	429a      	cmp	r2, r3
 8012a9a:	d101      	bne.n	8012aa0 <ip4_route+0x78>
        /* return netif on which to forward IP packet */
        return netif;
 8012a9c:	68fb      	ldr	r3, [r7, #12]
 8012a9e:	e023      	b.n	8012ae8 <ip4_route+0xc0>
  for (netif = netif_list; netif != NULL; netif = netif->next) {
 8012aa0:	68fb      	ldr	r3, [r7, #12]
 8012aa2:	681b      	ldr	r3, [r3, #0]
 8012aa4:	60fb      	str	r3, [r7, #12]
 8012aa6:	68fb      	ldr	r3, [r7, #12]
 8012aa8:	2b00      	cmp	r3, #0
 8012aaa:	d1c5      	bne.n	8012a38 <ip4_route+0x10>
  if (netif != NULL) {
    return netif;
  }
#endif

  if ((netif_default == NULL) || !netif_is_up(netif_default) || !netif_is_link_up(netif_default) ||
 8012aac:	4b12      	ldr	r3, [pc, #72]	; (8012af8 <ip4_route+0xd0>)
 8012aae:	681b      	ldr	r3, [r3, #0]
 8012ab0:	2b00      	cmp	r3, #0
 8012ab2:	d015      	beq.n	8012ae0 <ip4_route+0xb8>
 8012ab4:	4b10      	ldr	r3, [pc, #64]	; (8012af8 <ip4_route+0xd0>)
 8012ab6:	681b      	ldr	r3, [r3, #0]
 8012ab8:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 8012abc:	f003 0301 	and.w	r3, r3, #1
 8012ac0:	2b00      	cmp	r3, #0
 8012ac2:	d00d      	beq.n	8012ae0 <ip4_route+0xb8>
 8012ac4:	4b0c      	ldr	r3, [pc, #48]	; (8012af8 <ip4_route+0xd0>)
 8012ac6:	681b      	ldr	r3, [r3, #0]
 8012ac8:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 8012acc:	f003 0304 	and.w	r3, r3, #4
 8012ad0:	2b00      	cmp	r3, #0
 8012ad2:	d005      	beq.n	8012ae0 <ip4_route+0xb8>
      ip4_addr_isany_val(*netif_ip4_addr(netif_default))) {
 8012ad4:	4b08      	ldr	r3, [pc, #32]	; (8012af8 <ip4_route+0xd0>)
 8012ad6:	681b      	ldr	r3, [r3, #0]
 8012ad8:	3304      	adds	r3, #4
 8012ada:	681b      	ldr	r3, [r3, #0]
  if ((netif_default == NULL) || !netif_is_up(netif_default) || !netif_is_link_up(netif_default) ||
 8012adc:	2b00      	cmp	r3, #0
 8012ade:	d101      	bne.n	8012ae4 <ip4_route+0xbc>
       If this is not good enough for you, use LWIP_HOOK_IP4_ROUTE() */
    LWIP_DEBUGF(IP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("ip4_route: No route to %"U16_F".%"U16_F".%"U16_F".%"U16_F"\n",
      ip4_addr1_16(dest), ip4_addr2_16(dest), ip4_addr3_16(dest), ip4_addr4_16(dest)));
    IP_STATS_INC(ip.rterr);
    MIB2_STATS_INC(mib2.ipoutnoroutes);
    return NULL;
 8012ae0:	2300      	movs	r3, #0
 8012ae2:	e001      	b.n	8012ae8 <ip4_route+0xc0>
  }

  return netif_default;
 8012ae4:	4b04      	ldr	r3, [pc, #16]	; (8012af8 <ip4_route+0xd0>)
 8012ae6:	681b      	ldr	r3, [r3, #0]
}
 8012ae8:	4618      	mov	r0, r3
 8012aea:	3714      	adds	r7, #20
 8012aec:	46bd      	mov	sp, r7
 8012aee:	bc80      	pop	{r7}
 8012af0:	4770      	bx	lr
 8012af2:	bf00      	nop
 8012af4:	20007718 	.word	0x20007718
 8012af8:	2000771c 	.word	0x2000771c

08012afc <ip4_input>:
 * @return ERR_OK if the packet was processed (could return ERR_* if it wasn't
 *         processed, but currently always returns ERR_OK)
 */
err_t
ip4_input(struct pbuf *p, struct netif *inp)
{
 8012afc:	b580      	push	{r7, lr}
 8012afe:	b086      	sub	sp, #24
 8012b00:	af00      	add	r7, sp, #0
 8012b02:	6078      	str	r0, [r7, #4]
 8012b04:	6039      	str	r1, [r7, #0]

  IP_STATS_INC(ip.recv);
  MIB2_STATS_INC(mib2.ipinreceives);

  /* identify the IP header */
  iphdr = (struct ip_hdr *)p->payload;
 8012b06:	687b      	ldr	r3, [r7, #4]
 8012b08:	685b      	ldr	r3, [r3, #4]
 8012b0a:	617b      	str	r3, [r7, #20]
  if (IPH_V(iphdr) != 4) {
 8012b0c:	697b      	ldr	r3, [r7, #20]
 8012b0e:	781b      	ldrb	r3, [r3, #0]
 8012b10:	091b      	lsrs	r3, r3, #4
 8012b12:	b2db      	uxtb	r3, r3
 8012b14:	2b04      	cmp	r3, #4
 8012b16:	d004      	beq.n	8012b22 <ip4_input+0x26>
    LWIP_DEBUGF(IP_DEBUG | LWIP_DBG_LEVEL_WARNING, ("IP packet dropped due to bad version number %"U16_F"\n", (u16_t)IPH_V(iphdr)));
    ip4_debug_print(p);
    pbuf_free(p);
 8012b18:	6878      	ldr	r0, [r7, #4]
 8012b1a:	f7fe f80d 	bl	8010b38 <pbuf_free>
    IP_STATS_INC(ip.err);
    IP_STATS_INC(ip.drop);
    MIB2_STATS_INC(mib2.ipinhdrerrors);
    return ERR_OK;
 8012b1e:	2300      	movs	r3, #0
 8012b20:	e11a      	b.n	8012d58 <ip4_input+0x25c>
    return ERR_OK;
  }
#endif

  /* obtain IP header length in number of 32-bit words */
  iphdr_hlen = IPH_HL(iphdr);
 8012b22:	697b      	ldr	r3, [r7, #20]
 8012b24:	781b      	ldrb	r3, [r3, #0]
 8012b26:	b29b      	uxth	r3, r3
 8012b28:	f003 030f 	and.w	r3, r3, #15
 8012b2c:	817b      	strh	r3, [r7, #10]
  /* calculate IP header length in bytes */
  iphdr_hlen *= 4;
 8012b2e:	897b      	ldrh	r3, [r7, #10]
 8012b30:	009b      	lsls	r3, r3, #2
 8012b32:	817b      	strh	r3, [r7, #10]
  /* obtain ip length in bytes */
  iphdr_len = lwip_ntohs(IPH_LEN(iphdr));
 8012b34:	697b      	ldr	r3, [r7, #20]
 8012b36:	885b      	ldrh	r3, [r3, #2]
 8012b38:	b29b      	uxth	r3, r3
 8012b3a:	4618      	mov	r0, r3
 8012b3c:	f7fc ff26 	bl	800f98c <lwip_htons>
 8012b40:	4603      	mov	r3, r0
 8012b42:	813b      	strh	r3, [r7, #8]

  /* Trim pbuf. This is especially required for packets < 60 bytes. */
  if (iphdr_len < p->tot_len) {
 8012b44:	687b      	ldr	r3, [r7, #4]
 8012b46:	891b      	ldrh	r3, [r3, #8]
 8012b48:	893a      	ldrh	r2, [r7, #8]
 8012b4a:	429a      	cmp	r2, r3
 8012b4c:	d204      	bcs.n	8012b58 <ip4_input+0x5c>
    pbuf_realloc(p, iphdr_len);
 8012b4e:	893b      	ldrh	r3, [r7, #8]
 8012b50:	4619      	mov	r1, r3
 8012b52:	6878      	ldr	r0, [r7, #4]
 8012b54:	f7fd fe7c 	bl	8010850 <pbuf_realloc>
  }

  /* header length exceeds first pbuf length, or ip length exceeds total pbuf length? */
  if ((iphdr_hlen > p->len) || (iphdr_len > p->tot_len) || (iphdr_hlen < IP_HLEN)) {
 8012b58:	687b      	ldr	r3, [r7, #4]
 8012b5a:	895b      	ldrh	r3, [r3, #10]
 8012b5c:	897a      	ldrh	r2, [r7, #10]
 8012b5e:	429a      	cmp	r2, r3
 8012b60:	d807      	bhi.n	8012b72 <ip4_input+0x76>
 8012b62:	687b      	ldr	r3, [r7, #4]
 8012b64:	891b      	ldrh	r3, [r3, #8]
 8012b66:	893a      	ldrh	r2, [r7, #8]
 8012b68:	429a      	cmp	r2, r3
 8012b6a:	d802      	bhi.n	8012b72 <ip4_input+0x76>
 8012b6c:	897b      	ldrh	r3, [r7, #10]
 8012b6e:	2b13      	cmp	r3, #19
 8012b70:	d804      	bhi.n	8012b7c <ip4_input+0x80>
      LWIP_DEBUGF(IP_DEBUG | LWIP_DBG_LEVEL_SERIOUS,
        ("IP (len %"U16_F") is longer than pbuf (len %"U16_F"), IP packet dropped.\n",
        iphdr_len, p->tot_len));
    }
    /* free (drop) packet pbufs */
    pbuf_free(p);
 8012b72:	6878      	ldr	r0, [r7, #4]
 8012b74:	f7fd ffe0 	bl	8010b38 <pbuf_free>
    IP_STATS_INC(ip.lenerr);
    IP_STATS_INC(ip.drop);
    MIB2_STATS_INC(mib2.ipindiscards);
    return ERR_OK;
 8012b78:	2300      	movs	r3, #0
 8012b7a:	e0ed      	b.n	8012d58 <ip4_input+0x25c>
    }
  }
#endif

  /* copy IP addresses to aligned ip_addr_t */
  ip_addr_copy_from_ip4(ip_data.current_iphdr_dest, iphdr->dest);
 8012b7c:	697b      	ldr	r3, [r7, #20]
 8012b7e:	691b      	ldr	r3, [r3, #16]
 8012b80:	4a77      	ldr	r2, [pc, #476]	; (8012d60 <ip4_input+0x264>)
 8012b82:	6153      	str	r3, [r2, #20]
  ip_addr_copy_from_ip4(ip_data.current_iphdr_src, iphdr->src);
 8012b84:	697b      	ldr	r3, [r7, #20]
 8012b86:	68db      	ldr	r3, [r3, #12]
 8012b88:	4a75      	ldr	r2, [pc, #468]	; (8012d60 <ip4_input+0x264>)
 8012b8a:	6113      	str	r3, [r2, #16]

  /* match packet against an interface, i.e. is this packet for us? */
  if (ip4_addr_ismulticast(ip4_current_dest_addr())) {
 8012b8c:	4b74      	ldr	r3, [pc, #464]	; (8012d60 <ip4_input+0x264>)
 8012b8e:	695b      	ldr	r3, [r3, #20]
 8012b90:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8012b94:	2be0      	cmp	r3, #224	; 0xe0
 8012b96:	d112      	bne.n	8012bbe <ip4_input+0xc2>
      netif = inp;
    } else {
      netif = NULL;
    }
#else /* LWIP_IGMP */
    if ((netif_is_up(inp)) && (!ip4_addr_isany_val(*netif_ip4_addr(inp)))) {
 8012b98:	683b      	ldr	r3, [r7, #0]
 8012b9a:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 8012b9e:	f003 0301 	and.w	r3, r3, #1
 8012ba2:	b2db      	uxtb	r3, r3
 8012ba4:	2b00      	cmp	r3, #0
 8012ba6:	d007      	beq.n	8012bb8 <ip4_input+0xbc>
 8012ba8:	683b      	ldr	r3, [r7, #0]
 8012baa:	3304      	adds	r3, #4
 8012bac:	681b      	ldr	r3, [r3, #0]
 8012bae:	2b00      	cmp	r3, #0
 8012bb0:	d002      	beq.n	8012bb8 <ip4_input+0xbc>
      netif = inp;
 8012bb2:	683b      	ldr	r3, [r7, #0]
 8012bb4:	613b      	str	r3, [r7, #16]
 8012bb6:	e041      	b.n	8012c3c <ip4_input+0x140>
    } else {
      netif = NULL;
 8012bb8:	2300      	movs	r3, #0
 8012bba:	613b      	str	r3, [r7, #16]
 8012bbc:	e03e      	b.n	8012c3c <ip4_input+0x140>
#endif /* LWIP_IGMP */
  } else {
    /* start trying with inp. if that's not acceptable, start walking the
       list of configured netifs.
       'first' is used as a boolean to mark whether we started walking the list */
    int first = 1;
 8012bbe:	2301      	movs	r3, #1
 8012bc0:	60fb      	str	r3, [r7, #12]
    netif = inp;
 8012bc2:	683b      	ldr	r3, [r7, #0]
 8012bc4:	613b      	str	r3, [r7, #16]
          ip4_addr_get_u32(&iphdr->dest) & ip4_addr_get_u32(netif_ip4_netmask(netif)),
          ip4_addr_get_u32(netif_ip4_addr(netif)) & ip4_addr_get_u32(netif_ip4_netmask(netif)),
          ip4_addr_get_u32(&iphdr->dest) & ~ip4_addr_get_u32(netif_ip4_netmask(netif))));

      /* interface is up and configured? */
      if ((netif_is_up(netif)) && (!ip4_addr_isany_val(*netif_ip4_addr(netif)))) {
 8012bc6:	693b      	ldr	r3, [r7, #16]
 8012bc8:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 8012bcc:	f003 0301 	and.w	r3, r3, #1
 8012bd0:	b2db      	uxtb	r3, r3
 8012bd2:	2b00      	cmp	r3, #0
 8012bd4:	d014      	beq.n	8012c00 <ip4_input+0x104>
 8012bd6:	693b      	ldr	r3, [r7, #16]
 8012bd8:	3304      	adds	r3, #4
 8012bda:	681b      	ldr	r3, [r3, #0]
 8012bdc:	2b00      	cmp	r3, #0
 8012bde:	d00f      	beq.n	8012c00 <ip4_input+0x104>
        /* unicast to this interface address? */
        if (ip4_addr_cmp(ip4_current_dest_addr(), netif_ip4_addr(netif)) ||
 8012be0:	4b5f      	ldr	r3, [pc, #380]	; (8012d60 <ip4_input+0x264>)
 8012be2:	695a      	ldr	r2, [r3, #20]
 8012be4:	693b      	ldr	r3, [r7, #16]
 8012be6:	3304      	adds	r3, #4
 8012be8:	681b      	ldr	r3, [r3, #0]
 8012bea:	429a      	cmp	r2, r3
 8012bec:	d026      	beq.n	8012c3c <ip4_input+0x140>
            /* or broadcast on this interface network address? */
            ip4_addr_isbroadcast(ip4_current_dest_addr(), netif)
 8012bee:	4b5c      	ldr	r3, [pc, #368]	; (8012d60 <ip4_input+0x264>)
 8012bf0:	695b      	ldr	r3, [r3, #20]
 8012bf2:	6939      	ldr	r1, [r7, #16]
 8012bf4:	4618      	mov	r0, r3
 8012bf6:	f000 f989 	bl	8012f0c <ip4_addr_isbroadcast_u32>
 8012bfa:	4603      	mov	r3, r0
        if (ip4_addr_cmp(ip4_current_dest_addr(), netif_ip4_addr(netif)) ||
 8012bfc:	2b00      	cmp	r3, #0
 8012bfe:	d11d      	bne.n	8012c3c <ip4_input+0x140>
          /* break out of for loop */
          break;
        }
#endif /* LWIP_AUTOIP */
      }
      if (first) {
 8012c00:	68fb      	ldr	r3, [r7, #12]
 8012c02:	2b00      	cmp	r3, #0
 8012c04:	d00d      	beq.n	8012c22 <ip4_input+0x126>
#if !LWIP_NETIF_LOOPBACK || LWIP_HAVE_LOOPIF
        /* Packets sent to the loopback address must not be accepted on an
         * interface that does not have the loopback address assigned to it,
         * unless a non-loopback interface is used for loopback traffic. */
        if (ip4_addr_isloopback(ip4_current_dest_addr())) {
 8012c06:	4b56      	ldr	r3, [pc, #344]	; (8012d60 <ip4_input+0x264>)
 8012c08:	695b      	ldr	r3, [r3, #20]
 8012c0a:	b2db      	uxtb	r3, r3
 8012c0c:	2b7f      	cmp	r3, #127	; 0x7f
 8012c0e:	d102      	bne.n	8012c16 <ip4_input+0x11a>
          netif = NULL;
 8012c10:	2300      	movs	r3, #0
 8012c12:	613b      	str	r3, [r7, #16]
          break;
 8012c14:	e012      	b.n	8012c3c <ip4_input+0x140>
        }
#endif /* !LWIP_NETIF_LOOPBACK || LWIP_HAVE_LOOPIF */
        first = 0;
 8012c16:	2300      	movs	r3, #0
 8012c18:	60fb      	str	r3, [r7, #12]
        netif = netif_list;
 8012c1a:	4b52      	ldr	r3, [pc, #328]	; (8012d64 <ip4_input+0x268>)
 8012c1c:	681b      	ldr	r3, [r3, #0]
 8012c1e:	613b      	str	r3, [r7, #16]
 8012c20:	e002      	b.n	8012c28 <ip4_input+0x12c>
      } else {
        netif = netif->next;
 8012c22:	693b      	ldr	r3, [r7, #16]
 8012c24:	681b      	ldr	r3, [r3, #0]
 8012c26:	613b      	str	r3, [r7, #16]
      }
      if (netif == inp) {
 8012c28:	693a      	ldr	r2, [r7, #16]
 8012c2a:	683b      	ldr	r3, [r7, #0]
 8012c2c:	429a      	cmp	r2, r3
 8012c2e:	d102      	bne.n	8012c36 <ip4_input+0x13a>
        netif = netif->next;
 8012c30:	693b      	ldr	r3, [r7, #16]
 8012c32:	681b      	ldr	r3, [r3, #0]
 8012c34:	613b      	str	r3, [r7, #16]
      }
    } while (netif != NULL);
 8012c36:	693b      	ldr	r3, [r7, #16]
 8012c38:	2b00      	cmp	r3, #0
 8012c3a:	d1c4      	bne.n	8012bc6 <ip4_input+0xca>
      && !ip4_addr_isany_val(*ip4_current_src_addr())
#endif /* IP_ACCEPT_LINK_LAYER_ADDRESSING */
     )
#endif /* LWIP_IGMP || IP_ACCEPT_LINK_LAYER_ADDRESSING */
  {
    if ((ip4_addr_isbroadcast(ip4_current_src_addr(), inp)) ||
 8012c3c:	4b48      	ldr	r3, [pc, #288]	; (8012d60 <ip4_input+0x264>)
 8012c3e:	691b      	ldr	r3, [r3, #16]
 8012c40:	6839      	ldr	r1, [r7, #0]
 8012c42:	4618      	mov	r0, r3
 8012c44:	f000 f962 	bl	8012f0c <ip4_addr_isbroadcast_u32>
 8012c48:	4603      	mov	r3, r0
 8012c4a:	2b00      	cmp	r3, #0
 8012c4c:	d105      	bne.n	8012c5a <ip4_input+0x15e>
        (ip4_addr_ismulticast(ip4_current_src_addr()))) {
 8012c4e:	4b44      	ldr	r3, [pc, #272]	; (8012d60 <ip4_input+0x264>)
 8012c50:	691b      	ldr	r3, [r3, #16]
 8012c52:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
    if ((ip4_addr_isbroadcast(ip4_current_src_addr(), inp)) ||
 8012c56:	2be0      	cmp	r3, #224	; 0xe0
 8012c58:	d104      	bne.n	8012c64 <ip4_input+0x168>
      /* packet source is not valid */
      LWIP_DEBUGF(IP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_WARNING, ("ip4_input: packet source is not valid.\n"));
      /* free (drop) packet pbufs */
      pbuf_free(p);
 8012c5a:	6878      	ldr	r0, [r7, #4]
 8012c5c:	f7fd ff6c 	bl	8010b38 <pbuf_free>
      IP_STATS_INC(ip.drop);
      MIB2_STATS_INC(mib2.ipinaddrerrors);
      MIB2_STATS_INC(mib2.ipindiscards);
      return ERR_OK;
 8012c60:	2300      	movs	r3, #0
 8012c62:	e079      	b.n	8012d58 <ip4_input+0x25c>
    }
  }

  /* packet not for us? */
  if (netif == NULL) {
 8012c64:	693b      	ldr	r3, [r7, #16]
 8012c66:	2b00      	cmp	r3, #0
 8012c68:	d104      	bne.n	8012c74 <ip4_input+0x178>
    {
      IP_STATS_INC(ip.drop);
      MIB2_STATS_INC(mib2.ipinaddrerrors);
      MIB2_STATS_INC(mib2.ipindiscards);
    }
    pbuf_free(p);
 8012c6a:	6878      	ldr	r0, [r7, #4]
 8012c6c:	f7fd ff64 	bl	8010b38 <pbuf_free>
    return ERR_OK;
 8012c70:	2300      	movs	r3, #0
 8012c72:	e071      	b.n	8012d58 <ip4_input+0x25c>
  }
  /* packet consists of multiple fragments? */
  if ((IPH_OFFSET(iphdr) & PP_HTONS(IP_OFFMASK | IP_MF)) != 0) {
 8012c74:	697b      	ldr	r3, [r7, #20]
 8012c76:	88db      	ldrh	r3, [r3, #6]
 8012c78:	b29b      	uxth	r3, r3
 8012c7a:	461a      	mov	r2, r3
 8012c7c:	f64f 733f 	movw	r3, #65343	; 0xff3f
 8012c80:	4013      	ands	r3, r2
 8012c82:	2b00      	cmp	r3, #0
 8012c84:	d00b      	beq.n	8012c9e <ip4_input+0x1a2>
#if IP_REASSEMBLY /* packet fragment reassembly code present? */
    LWIP_DEBUGF(IP_DEBUG, ("IP packet is a fragment (id=0x%04"X16_F" tot_len=%"U16_F" len=%"U16_F" MF=%"U16_F" offset=%"U16_F"), calling ip4_reass()\n",
      lwip_ntohs(IPH_ID(iphdr)), p->tot_len, lwip_ntohs(IPH_LEN(iphdr)), (u16_t)!!(IPH_OFFSET(iphdr) & PP_HTONS(IP_MF)), (u16_t)((lwip_ntohs(IPH_OFFSET(iphdr)) & IP_OFFMASK)*8)));
    /* reassemble the packet*/
    p = ip4_reass(p);
 8012c86:	6878      	ldr	r0, [r7, #4]
 8012c88:	f000 fc84 	bl	8013594 <ip4_reass>
 8012c8c:	6078      	str	r0, [r7, #4]
    /* packet not fully reassembled yet? */
    if (p == NULL) {
 8012c8e:	687b      	ldr	r3, [r7, #4]
 8012c90:	2b00      	cmp	r3, #0
 8012c92:	d101      	bne.n	8012c98 <ip4_input+0x19c>
      return ERR_OK;
 8012c94:	2300      	movs	r3, #0
 8012c96:	e05f      	b.n	8012d58 <ip4_input+0x25c>
    }
    iphdr = (struct ip_hdr *)p->payload;
 8012c98:	687b      	ldr	r3, [r7, #4]
 8012c9a:	685b      	ldr	r3, [r3, #4]
 8012c9c:	617b      	str	r3, [r7, #20]
  /* send to upper layers */
  LWIP_DEBUGF(IP_DEBUG, ("ip4_input: \n"));
  ip4_debug_print(p);
  LWIP_DEBUGF(IP_DEBUG, ("ip4_input: p->len %"U16_F" p->tot_len %"U16_F"\n", p->len, p->tot_len));

  ip_data.current_netif = netif;
 8012c9e:	4a30      	ldr	r2, [pc, #192]	; (8012d60 <ip4_input+0x264>)
 8012ca0:	693b      	ldr	r3, [r7, #16]
 8012ca2:	6013      	str	r3, [r2, #0]
  ip_data.current_input_netif = inp;
 8012ca4:	4a2e      	ldr	r2, [pc, #184]	; (8012d60 <ip4_input+0x264>)
 8012ca6:	683b      	ldr	r3, [r7, #0]
 8012ca8:	6053      	str	r3, [r2, #4]
  ip_data.current_ip4_header = iphdr;
 8012caa:	4a2d      	ldr	r2, [pc, #180]	; (8012d60 <ip4_input+0x264>)
 8012cac:	697b      	ldr	r3, [r7, #20]
 8012cae:	6093      	str	r3, [r2, #8]
  ip_data.current_ip_header_tot_len = IPH_HL(iphdr) * 4;
 8012cb0:	697b      	ldr	r3, [r7, #20]
 8012cb2:	781b      	ldrb	r3, [r3, #0]
 8012cb4:	b29b      	uxth	r3, r3
 8012cb6:	f003 030f 	and.w	r3, r3, #15
 8012cba:	b29b      	uxth	r3, r3
 8012cbc:	009b      	lsls	r3, r3, #2
 8012cbe:	b29a      	uxth	r2, r3
 8012cc0:	4b27      	ldr	r3, [pc, #156]	; (8012d60 <ip4_input+0x264>)
 8012cc2:	819a      	strh	r2, [r3, #12]
#if LWIP_RAW
  /* raw input did not eat the packet? */
  if (raw_input(p, inp) == 0)
#endif /* LWIP_RAW */
  {
    pbuf_header(p, -(s16_t)iphdr_hlen); /* Move to payload, no check necessary. */
 8012cc4:	897b      	ldrh	r3, [r7, #10]
 8012cc6:	425b      	negs	r3, r3
 8012cc8:	b29b      	uxth	r3, r3
 8012cca:	b21b      	sxth	r3, r3
 8012ccc:	4619      	mov	r1, r3
 8012cce:	6878      	ldr	r0, [r7, #4]
 8012cd0:	f7fd ff0e 	bl	8010af0 <pbuf_header>

    switch (IPH_PROTO(iphdr)) {
 8012cd4:	697b      	ldr	r3, [r7, #20]
 8012cd6:	7a5b      	ldrb	r3, [r3, #9]
 8012cd8:	2b01      	cmp	r3, #1
 8012cda:	d006      	beq.n	8012cea <ip4_input+0x1ee>
 8012cdc:	2b11      	cmp	r3, #17
 8012cde:	d109      	bne.n	8012cf4 <ip4_input+0x1f8>
    case IP_PROTO_UDP:
#if LWIP_UDPLITE
    case IP_PROTO_UDPLITE:
#endif /* LWIP_UDPLITE */
      MIB2_STATS_INC(mib2.ipindelivers);
      udp_input(p, inp);
 8012ce0:	6839      	ldr	r1, [r7, #0]
 8012ce2:	6878      	ldr	r0, [r7, #4]
 8012ce4:	f7fe faca 	bl	801127c <udp_input>
      break;
 8012ce8:	e023      	b.n	8012d32 <ip4_input+0x236>
      break;
#endif /* LWIP_TCP */
#if LWIP_ICMP
    case IP_PROTO_ICMP:
      MIB2_STATS_INC(mib2.ipindelivers);
      icmp_input(p, inp);
 8012cea:	6839      	ldr	r1, [r7, #0]
 8012cec:	6878      	ldr	r0, [r7, #4]
 8012cee:	f7ff fd0d 	bl	801270c <icmp_input>
      break;
 8012cf2:	e01e      	b.n	8012d32 <ip4_input+0x236>
      break;
#endif /* LWIP_IGMP */
    default:
#if LWIP_ICMP
      /* send ICMP destination protocol unreachable unless is was a broadcast */
      if (!ip4_addr_isbroadcast(ip4_current_dest_addr(), netif) &&
 8012cf4:	4b1a      	ldr	r3, [pc, #104]	; (8012d60 <ip4_input+0x264>)
 8012cf6:	695b      	ldr	r3, [r3, #20]
 8012cf8:	6939      	ldr	r1, [r7, #16]
 8012cfa:	4618      	mov	r0, r3
 8012cfc:	f000 f906 	bl	8012f0c <ip4_addr_isbroadcast_u32>
 8012d00:	4603      	mov	r3, r0
 8012d02:	2b00      	cmp	r3, #0
 8012d04:	d112      	bne.n	8012d2c <ip4_input+0x230>
          !ip4_addr_ismulticast(ip4_current_dest_addr())) {
 8012d06:	4b16      	ldr	r3, [pc, #88]	; (8012d60 <ip4_input+0x264>)
 8012d08:	695b      	ldr	r3, [r3, #20]
 8012d0a:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
      if (!ip4_addr_isbroadcast(ip4_current_dest_addr(), netif) &&
 8012d0e:	2be0      	cmp	r3, #224	; 0xe0
 8012d10:	d00c      	beq.n	8012d2c <ip4_input+0x230>
        pbuf_header_force(p, iphdr_hlen); /* Move to ip header, no check necessary. */
 8012d12:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 8012d16:	4619      	mov	r1, r3
 8012d18:	6878      	ldr	r0, [r7, #4]
 8012d1a:	f7fd fefb 	bl	8010b14 <pbuf_header_force>
        p->payload = iphdr;
 8012d1e:	687b      	ldr	r3, [r7, #4]
 8012d20:	697a      	ldr	r2, [r7, #20]
 8012d22:	605a      	str	r2, [r3, #4]
        icmp_dest_unreach(p, ICMP_DUR_PROTO);
 8012d24:	2102      	movs	r1, #2
 8012d26:	6878      	ldr	r0, [r7, #4]
 8012d28:	f7ff fdf6 	bl	8012918 <icmp_dest_unreach>
      }
#endif /* LWIP_ICMP */
      pbuf_free(p);
 8012d2c:	6878      	ldr	r0, [r7, #4]
 8012d2e:	f7fd ff03 	bl	8010b38 <pbuf_free>
      MIB2_STATS_INC(mib2.ipinunknownprotos);
    }
  }

  /* @todo: this is not really necessary... */
  ip_data.current_netif = NULL;
 8012d32:	4b0b      	ldr	r3, [pc, #44]	; (8012d60 <ip4_input+0x264>)
 8012d34:	2200      	movs	r2, #0
 8012d36:	601a      	str	r2, [r3, #0]
  ip_data.current_input_netif = NULL;
 8012d38:	4b09      	ldr	r3, [pc, #36]	; (8012d60 <ip4_input+0x264>)
 8012d3a:	2200      	movs	r2, #0
 8012d3c:	605a      	str	r2, [r3, #4]
  ip_data.current_ip4_header = NULL;
 8012d3e:	4b08      	ldr	r3, [pc, #32]	; (8012d60 <ip4_input+0x264>)
 8012d40:	2200      	movs	r2, #0
 8012d42:	609a      	str	r2, [r3, #8]
  ip_data.current_ip_header_tot_len = 0;
 8012d44:	4b06      	ldr	r3, [pc, #24]	; (8012d60 <ip4_input+0x264>)
 8012d46:	2200      	movs	r2, #0
 8012d48:	819a      	strh	r2, [r3, #12]
  ip4_addr_set_any(ip4_current_src_addr());
 8012d4a:	4b05      	ldr	r3, [pc, #20]	; (8012d60 <ip4_input+0x264>)
 8012d4c:	2200      	movs	r2, #0
 8012d4e:	611a      	str	r2, [r3, #16]
  ip4_addr_set_any(ip4_current_dest_addr());
 8012d50:	4b03      	ldr	r3, [pc, #12]	; (8012d60 <ip4_input+0x264>)
 8012d52:	2200      	movs	r2, #0
 8012d54:	615a      	str	r2, [r3, #20]

  return ERR_OK;
 8012d56:	2300      	movs	r3, #0
}
 8012d58:	4618      	mov	r0, r3
 8012d5a:	3718      	adds	r7, #24
 8012d5c:	46bd      	mov	sp, r7
 8012d5e:	bd80      	pop	{r7, pc}
 8012d60:	200046ec 	.word	0x200046ec
 8012d64:	20007718 	.word	0x20007718

08012d68 <ip4_output_if>:
 */
err_t
ip4_output_if(struct pbuf *p, const ip4_addr_t *src, const ip4_addr_t *dest,
             u8_t ttl, u8_t tos,
             u8_t proto, struct netif *netif)
{
 8012d68:	b580      	push	{r7, lr}
 8012d6a:	b08a      	sub	sp, #40	; 0x28
 8012d6c:	af04      	add	r7, sp, #16
 8012d6e:	60f8      	str	r0, [r7, #12]
 8012d70:	60b9      	str	r1, [r7, #8]
 8012d72:	607a      	str	r2, [r7, #4]
 8012d74:	70fb      	strb	r3, [r7, #3]
ip4_output_if_opt(struct pbuf *p, const ip4_addr_t *src, const ip4_addr_t *dest,
       u8_t ttl, u8_t tos, u8_t proto, struct netif *netif, void *ip_options,
       u16_t optlen)
{
#endif /* IP_OPTIONS_SEND */
  const ip4_addr_t *src_used = src;
 8012d76:	68bb      	ldr	r3, [r7, #8]
 8012d78:	617b      	str	r3, [r7, #20]
  if (dest != LWIP_IP_HDRINCL) {
 8012d7a:	687b      	ldr	r3, [r7, #4]
 8012d7c:	2b00      	cmp	r3, #0
 8012d7e:	d009      	beq.n	8012d94 <ip4_output_if+0x2c>
    if (ip4_addr_isany(src)) {
 8012d80:	68bb      	ldr	r3, [r7, #8]
 8012d82:	2b00      	cmp	r3, #0
 8012d84:	d003      	beq.n	8012d8e <ip4_output_if+0x26>
 8012d86:	68bb      	ldr	r3, [r7, #8]
 8012d88:	681b      	ldr	r3, [r3, #0]
 8012d8a:	2b00      	cmp	r3, #0
 8012d8c:	d102      	bne.n	8012d94 <ip4_output_if+0x2c>
      src_used = netif_ip4_addr(netif);
 8012d8e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8012d90:	3304      	adds	r3, #4
 8012d92:	617b      	str	r3, [r7, #20]

#if IP_OPTIONS_SEND
  return ip4_output_if_opt_src(p, src_used, dest, ttl, tos, proto, netif,
    ip_options, optlen);
#else /* IP_OPTIONS_SEND */
  return ip4_output_if_src(p, src_used, dest, ttl, tos, proto, netif);
 8012d94:	78fa      	ldrb	r2, [r7, #3]
 8012d96:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8012d98:	9302      	str	r3, [sp, #8]
 8012d9a:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 8012d9e:	9301      	str	r3, [sp, #4]
 8012da0:	f897 3020 	ldrb.w	r3, [r7, #32]
 8012da4:	9300      	str	r3, [sp, #0]
 8012da6:	4613      	mov	r3, r2
 8012da8:	687a      	ldr	r2, [r7, #4]
 8012daa:	6979      	ldr	r1, [r7, #20]
 8012dac:	68f8      	ldr	r0, [r7, #12]
 8012dae:	f000 f805 	bl	8012dbc <ip4_output_if_src>
 8012db2:	4603      	mov	r3, r0
#endif /* IP_OPTIONS_SEND */
}
 8012db4:	4618      	mov	r0, r3
 8012db6:	3718      	adds	r7, #24
 8012db8:	46bd      	mov	sp, r7
 8012dba:	bd80      	pop	{r7, pc}

08012dbc <ip4_output_if_src>:
 */
err_t
ip4_output_if_src(struct pbuf *p, const ip4_addr_t *src, const ip4_addr_t *dest,
             u8_t ttl, u8_t tos,
             u8_t proto, struct netif *netif)
{
 8012dbc:	b580      	push	{r7, lr}
 8012dbe:	b088      	sub	sp, #32
 8012dc0:	af00      	add	r7, sp, #0
 8012dc2:	60f8      	str	r0, [r7, #12]
 8012dc4:	60b9      	str	r1, [r7, #8]
 8012dc6:	607a      	str	r2, [r7, #4]
 8012dc8:	70fb      	strb	r3, [r7, #3]
  ip4_addr_t dest_addr;
#if CHECKSUM_GEN_IP_INLINE
  u32_t chk_sum = 0;
#endif /* CHECKSUM_GEN_IP_INLINE */

  LWIP_IP_CHECK_PBUF_REF_COUNT_FOR_TX(p);
 8012dca:	68fb      	ldr	r3, [r7, #12]
 8012dcc:	89db      	ldrh	r3, [r3, #14]
 8012dce:	2b01      	cmp	r3, #1
 8012dd0:	d006      	beq.n	8012de0 <ip4_output_if_src+0x24>
 8012dd2:	4b48      	ldr	r3, [pc, #288]	; (8012ef4 <ip4_output_if_src+0x138>)
 8012dd4:	f240 3233 	movw	r2, #819	; 0x333
 8012dd8:	4947      	ldr	r1, [pc, #284]	; (8012ef8 <ip4_output_if_src+0x13c>)
 8012dda:	4848      	ldr	r0, [pc, #288]	; (8012efc <ip4_output_if_src+0x140>)
 8012ddc:	f002 fc60 	bl	80156a0 <iprintf>

  MIB2_STATS_INC(mib2.ipoutrequests);

  /* Should the IP header be generated or is it already included in p? */
  if (dest != LWIP_IP_HDRINCL) {
 8012de0:	687b      	ldr	r3, [r7, #4]
 8012de2:	2b00      	cmp	r3, #0
 8012de4:	d060      	beq.n	8012ea8 <ip4_output_if_src+0xec>
    u16_t ip_hlen = IP_HLEN;
 8012de6:	2314      	movs	r3, #20
 8012de8:	837b      	strh	r3, [r7, #26]
      }
#endif /* CHECKSUM_GEN_IP_INLINE */
    }
#endif /* IP_OPTIONS_SEND */
    /* generate IP header */
    if (pbuf_header(p, IP_HLEN)) {
 8012dea:	2114      	movs	r1, #20
 8012dec:	68f8      	ldr	r0, [r7, #12]
 8012dee:	f7fd fe7f 	bl	8010af0 <pbuf_header>
 8012df2:	4603      	mov	r3, r0
 8012df4:	2b00      	cmp	r3, #0
 8012df6:	d002      	beq.n	8012dfe <ip4_output_if_src+0x42>
      LWIP_DEBUGF(IP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("ip4_output: not enough room for IP header in pbuf\n"));

      IP_STATS_INC(ip.err);
      MIB2_STATS_INC(mib2.ipoutdiscards);
      return ERR_BUF;
 8012df8:	f06f 0301 	mvn.w	r3, #1
 8012dfc:	e075      	b.n	8012eea <ip4_output_if_src+0x12e>
    }

    iphdr = (struct ip_hdr *)p->payload;
 8012dfe:	68fb      	ldr	r3, [r7, #12]
 8012e00:	685b      	ldr	r3, [r3, #4]
 8012e02:	61fb      	str	r3, [r7, #28]
    LWIP_ASSERT("check that first pbuf can hold struct ip_hdr",
 8012e04:	68fb      	ldr	r3, [r7, #12]
 8012e06:	895b      	ldrh	r3, [r3, #10]
 8012e08:	2b13      	cmp	r3, #19
 8012e0a:	d806      	bhi.n	8012e1a <ip4_output_if_src+0x5e>
 8012e0c:	4b39      	ldr	r3, [pc, #228]	; (8012ef4 <ip4_output_if_src+0x138>)
 8012e0e:	f240 3261 	movw	r2, #865	; 0x361
 8012e12:	493b      	ldr	r1, [pc, #236]	; (8012f00 <ip4_output_if_src+0x144>)
 8012e14:	4839      	ldr	r0, [pc, #228]	; (8012efc <ip4_output_if_src+0x140>)
 8012e16:	f002 fc43 	bl	80156a0 <iprintf>
               (p->len >= sizeof(struct ip_hdr)));

    IPH_TTL_SET(iphdr, ttl);
 8012e1a:	69fb      	ldr	r3, [r7, #28]
 8012e1c:	78fa      	ldrb	r2, [r7, #3]
 8012e1e:	721a      	strb	r2, [r3, #8]
    IPH_PROTO_SET(iphdr, proto);
 8012e20:	69fb      	ldr	r3, [r7, #28]
 8012e22:	f897 202c 	ldrb.w	r2, [r7, #44]	; 0x2c
 8012e26:	725a      	strb	r2, [r3, #9]
#if CHECKSUM_GEN_IP_INLINE
    chk_sum += PP_NTOHS(proto | (ttl << 8));
#endif /* CHECKSUM_GEN_IP_INLINE */

    /* dest cannot be NULL here */
    ip4_addr_copy(iphdr->dest, *dest);
 8012e28:	687b      	ldr	r3, [r7, #4]
 8012e2a:	681a      	ldr	r2, [r3, #0]
 8012e2c:	69fb      	ldr	r3, [r7, #28]
 8012e2e:	611a      	str	r2, [r3, #16]
#if CHECKSUM_GEN_IP_INLINE
    chk_sum += ip4_addr_get_u32(&iphdr->dest) & 0xFFFF;
    chk_sum += ip4_addr_get_u32(&iphdr->dest) >> 16;
#endif /* CHECKSUM_GEN_IP_INLINE */

    IPH_VHL_SET(iphdr, 4, ip_hlen / 4);
 8012e30:	8b7b      	ldrh	r3, [r7, #26]
 8012e32:	089b      	lsrs	r3, r3, #2
 8012e34:	b29b      	uxth	r3, r3
 8012e36:	b2db      	uxtb	r3, r3
 8012e38:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8012e3c:	b2da      	uxtb	r2, r3
 8012e3e:	69fb      	ldr	r3, [r7, #28]
 8012e40:	701a      	strb	r2, [r3, #0]
    IPH_TOS_SET(iphdr, tos);
 8012e42:	69fb      	ldr	r3, [r7, #28]
 8012e44:	f897 2028 	ldrb.w	r2, [r7, #40]	; 0x28
 8012e48:	705a      	strb	r2, [r3, #1]
#if CHECKSUM_GEN_IP_INLINE
    chk_sum += PP_NTOHS(tos | (iphdr->_v_hl << 8));
#endif /* CHECKSUM_GEN_IP_INLINE */
    IPH_LEN_SET(iphdr, lwip_htons(p->tot_len));
 8012e4a:	68fb      	ldr	r3, [r7, #12]
 8012e4c:	891b      	ldrh	r3, [r3, #8]
 8012e4e:	4618      	mov	r0, r3
 8012e50:	f7fc fd9c 	bl	800f98c <lwip_htons>
 8012e54:	4603      	mov	r3, r0
 8012e56:	461a      	mov	r2, r3
 8012e58:	69fb      	ldr	r3, [r7, #28]
 8012e5a:	805a      	strh	r2, [r3, #2]
#if CHECKSUM_GEN_IP_INLINE
    chk_sum += iphdr->_len;
#endif /* CHECKSUM_GEN_IP_INLINE */
    IPH_OFFSET_SET(iphdr, 0);
 8012e5c:	69fb      	ldr	r3, [r7, #28]
 8012e5e:	2200      	movs	r2, #0
 8012e60:	719a      	strb	r2, [r3, #6]
 8012e62:	2200      	movs	r2, #0
 8012e64:	71da      	strb	r2, [r3, #7]
    IPH_ID_SET(iphdr, lwip_htons(ip_id));
 8012e66:	4b27      	ldr	r3, [pc, #156]	; (8012f04 <ip4_output_if_src+0x148>)
 8012e68:	881b      	ldrh	r3, [r3, #0]
 8012e6a:	4618      	mov	r0, r3
 8012e6c:	f7fc fd8e 	bl	800f98c <lwip_htons>
 8012e70:	4603      	mov	r3, r0
 8012e72:	461a      	mov	r2, r3
 8012e74:	69fb      	ldr	r3, [r7, #28]
 8012e76:	809a      	strh	r2, [r3, #4]
#if CHECKSUM_GEN_IP_INLINE
    chk_sum += iphdr->_id;
#endif /* CHECKSUM_GEN_IP_INLINE */
    ++ip_id;
 8012e78:	4b22      	ldr	r3, [pc, #136]	; (8012f04 <ip4_output_if_src+0x148>)
 8012e7a:	881b      	ldrh	r3, [r3, #0]
 8012e7c:	3301      	adds	r3, #1
 8012e7e:	b29a      	uxth	r2, r3
 8012e80:	4b20      	ldr	r3, [pc, #128]	; (8012f04 <ip4_output_if_src+0x148>)
 8012e82:	801a      	strh	r2, [r3, #0]

    if (src == NULL) {
 8012e84:	68bb      	ldr	r3, [r7, #8]
 8012e86:	2b00      	cmp	r3, #0
 8012e88:	d104      	bne.n	8012e94 <ip4_output_if_src+0xd8>
      ip4_addr_copy(iphdr->src, *IP4_ADDR_ANY4);
 8012e8a:	4b1f      	ldr	r3, [pc, #124]	; (8012f08 <ip4_output_if_src+0x14c>)
 8012e8c:	681a      	ldr	r2, [r3, #0]
 8012e8e:	69fb      	ldr	r3, [r7, #28]
 8012e90:	60da      	str	r2, [r3, #12]
 8012e92:	e003      	b.n	8012e9c <ip4_output_if_src+0xe0>
    } else {
      /* src cannot be NULL here */
      ip4_addr_copy(iphdr->src, *src);
 8012e94:	68bb      	ldr	r3, [r7, #8]
 8012e96:	681a      	ldr	r2, [r3, #0]
 8012e98:	69fb      	ldr	r3, [r7, #28]
 8012e9a:	60da      	str	r2, [r3, #12]
    else {
      IPH_CHKSUM_SET(iphdr, 0);
    }
#endif /* LWIP_CHECKSUM_CTRL_PER_NETIF*/
#else /* CHECKSUM_GEN_IP_INLINE */
    IPH_CHKSUM_SET(iphdr, 0);
 8012e9c:	69fb      	ldr	r3, [r7, #28]
 8012e9e:	2200      	movs	r2, #0
 8012ea0:	729a      	strb	r2, [r3, #10]
 8012ea2:	2200      	movs	r2, #0
 8012ea4:	72da      	strb	r2, [r3, #11]
 8012ea6:	e008      	b.n	8012eba <ip4_output_if_src+0xfe>
    }
#endif /* CHECKSUM_GEN_IP */
#endif /* CHECKSUM_GEN_IP_INLINE */
  } else {
    /* IP header already included in p */
    iphdr = (struct ip_hdr *)p->payload;
 8012ea8:	68fb      	ldr	r3, [r7, #12]
 8012eaa:	685b      	ldr	r3, [r3, #4]
 8012eac:	61fb      	str	r3, [r7, #28]
    ip4_addr_copy(dest_addr, iphdr->dest);
 8012eae:	69fb      	ldr	r3, [r7, #28]
 8012eb0:	691b      	ldr	r3, [r3, #16]
 8012eb2:	617b      	str	r3, [r7, #20]
    dest = &dest_addr;
 8012eb4:	f107 0314 	add.w	r3, r7, #20
 8012eb8:	607b      	str	r3, [r7, #4]
  }
#endif /* LWIP_MULTICAST_TX_OPTIONS */
#endif /* ENABLE_LOOPBACK */
#if IP_FRAG
  /* don't fragment if interface has mtu set to 0 [loopif] */
  if (netif->mtu && (p->tot_len > netif->mtu)) {
 8012eba:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8012ebc:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8012ebe:	2b00      	cmp	r3, #0
 8012ec0:	d00c      	beq.n	8012edc <ip4_output_if_src+0x120>
 8012ec2:	68fb      	ldr	r3, [r7, #12]
 8012ec4:	891a      	ldrh	r2, [r3, #8]
 8012ec6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8012ec8:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8012eca:	429a      	cmp	r2, r3
 8012ecc:	d906      	bls.n	8012edc <ip4_output_if_src+0x120>
    return ip4_frag(p, netif, dest);
 8012ece:	687a      	ldr	r2, [r7, #4]
 8012ed0:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8012ed2:	68f8      	ldr	r0, [r7, #12]
 8012ed4:	f000 fd08 	bl	80138e8 <ip4_frag>
 8012ed8:	4603      	mov	r3, r0
 8012eda:	e006      	b.n	8012eea <ip4_output_if_src+0x12e>
  }
#endif /* IP_FRAG */

  LWIP_DEBUGF(IP_DEBUG, ("ip4_output_if: call netif->output()\n"));
  return netif->output(netif, p, dest);
 8012edc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8012ede:	695b      	ldr	r3, [r3, #20]
 8012ee0:	687a      	ldr	r2, [r7, #4]
 8012ee2:	68f9      	ldr	r1, [r7, #12]
 8012ee4:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8012ee6:	4798      	blx	r3
 8012ee8:	4603      	mov	r3, r0
}
 8012eea:	4618      	mov	r0, r3
 8012eec:	3720      	adds	r7, #32
 8012eee:	46bd      	mov	sp, r7
 8012ef0:	bd80      	pop	{r7, pc}
 8012ef2:	bf00      	nop
 8012ef4:	08018684 	.word	0x08018684
 8012ef8:	080186b8 	.word	0x080186b8
 8012efc:	080186c4 	.word	0x080186c4
 8012f00:	080186ec 	.word	0x080186ec
 8012f04:	200005ca 	.word	0x200005ca
 8012f08:	08018b74 	.word	0x08018b74

08012f0c <ip4_addr_isbroadcast_u32>:
 * @param netif the network interface against which the address is checked
 * @return returns non-zero if the address is a broadcast address
 */
u8_t
ip4_addr_isbroadcast_u32(u32_t addr, const struct netif *netif)
{
 8012f0c:	b480      	push	{r7}
 8012f0e:	b085      	sub	sp, #20
 8012f10:	af00      	add	r7, sp, #0
 8012f12:	6078      	str	r0, [r7, #4]
 8012f14:	6039      	str	r1, [r7, #0]
  ip4_addr_t ipaddr;
  ip4_addr_set_u32(&ipaddr, addr);
 8012f16:	687b      	ldr	r3, [r7, #4]
 8012f18:	60fb      	str	r3, [r7, #12]

  /* all ones (broadcast) or all zeroes (old skool broadcast) */
  if ((~addr == IPADDR_ANY) ||
 8012f1a:	687b      	ldr	r3, [r7, #4]
 8012f1c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8012f20:	d002      	beq.n	8012f28 <ip4_addr_isbroadcast_u32+0x1c>
 8012f22:	687b      	ldr	r3, [r7, #4]
 8012f24:	2b00      	cmp	r3, #0
 8012f26:	d101      	bne.n	8012f2c <ip4_addr_isbroadcast_u32+0x20>
      (addr == IPADDR_ANY)) {
    return 1;
 8012f28:	2301      	movs	r3, #1
 8012f2a:	e02a      	b.n	8012f82 <ip4_addr_isbroadcast_u32+0x76>
  /* no broadcast support on this network interface? */
  } else if ((netif->flags & NETIF_FLAG_BROADCAST) == 0) {
 8012f2c:	683b      	ldr	r3, [r7, #0]
 8012f2e:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 8012f32:	f003 0302 	and.w	r3, r3, #2
 8012f36:	2b00      	cmp	r3, #0
 8012f38:	d101      	bne.n	8012f3e <ip4_addr_isbroadcast_u32+0x32>
    /* the given address cannot be a broadcast address
     * nor can we check against any broadcast addresses */
    return 0;
 8012f3a:	2300      	movs	r3, #0
 8012f3c:	e021      	b.n	8012f82 <ip4_addr_isbroadcast_u32+0x76>
  /* address matches network interface address exactly? => no broadcast */
  } else if (addr == ip4_addr_get_u32(netif_ip4_addr(netif))) {
 8012f3e:	683b      	ldr	r3, [r7, #0]
 8012f40:	3304      	adds	r3, #4
 8012f42:	681b      	ldr	r3, [r3, #0]
 8012f44:	687a      	ldr	r2, [r7, #4]
 8012f46:	429a      	cmp	r2, r3
 8012f48:	d101      	bne.n	8012f4e <ip4_addr_isbroadcast_u32+0x42>
    return 0;
 8012f4a:	2300      	movs	r3, #0
 8012f4c:	e019      	b.n	8012f82 <ip4_addr_isbroadcast_u32+0x76>
  /*  on the same (sub) network... */
  } else if (ip4_addr_netcmp(&ipaddr, netif_ip4_addr(netif), netif_ip4_netmask(netif))
 8012f4e:	68fa      	ldr	r2, [r7, #12]
 8012f50:	683b      	ldr	r3, [r7, #0]
 8012f52:	3304      	adds	r3, #4
 8012f54:	681b      	ldr	r3, [r3, #0]
 8012f56:	405a      	eors	r2, r3
 8012f58:	683b      	ldr	r3, [r7, #0]
 8012f5a:	3308      	adds	r3, #8
 8012f5c:	681b      	ldr	r3, [r3, #0]
 8012f5e:	4013      	ands	r3, r2
 8012f60:	2b00      	cmp	r3, #0
 8012f62:	d10d      	bne.n	8012f80 <ip4_addr_isbroadcast_u32+0x74>
         /* ...and host identifier bits are all ones? =>... */
          && ((addr & ~ip4_addr_get_u32(netif_ip4_netmask(netif))) ==
 8012f64:	683b      	ldr	r3, [r7, #0]
 8012f66:	3308      	adds	r3, #8
 8012f68:	681b      	ldr	r3, [r3, #0]
 8012f6a:	43da      	mvns	r2, r3
 8012f6c:	687b      	ldr	r3, [r7, #4]
 8012f6e:	401a      	ands	r2, r3
           (IPADDR_BROADCAST & ~ip4_addr_get_u32(netif_ip4_netmask(netif))))) {
 8012f70:	683b      	ldr	r3, [r7, #0]
 8012f72:	3308      	adds	r3, #8
 8012f74:	681b      	ldr	r3, [r3, #0]
 8012f76:	43db      	mvns	r3, r3
          && ((addr & ~ip4_addr_get_u32(netif_ip4_netmask(netif))) ==
 8012f78:	429a      	cmp	r2, r3
 8012f7a:	d101      	bne.n	8012f80 <ip4_addr_isbroadcast_u32+0x74>
    /* => network broadcast address */
    return 1;
 8012f7c:	2301      	movs	r3, #1
 8012f7e:	e000      	b.n	8012f82 <ip4_addr_isbroadcast_u32+0x76>
  } else {
    return 0;
 8012f80:	2300      	movs	r3, #0
  }
}
 8012f82:	4618      	mov	r0, r3
 8012f84:	3714      	adds	r7, #20
 8012f86:	46bd      	mov	sp, r7
 8012f88:	bc80      	pop	{r7}
 8012f8a:	4770      	bx	lr

08012f8c <ip_reass_tmr>:
 *
 * Should be called every 1000 msec (defined by IP_TMR_INTERVAL).
 */
void
ip_reass_tmr(void)
{
 8012f8c:	b580      	push	{r7, lr}
 8012f8e:	b084      	sub	sp, #16
 8012f90:	af00      	add	r7, sp, #0
  struct ip_reassdata *r, *prev = NULL;
 8012f92:	2300      	movs	r3, #0
 8012f94:	60bb      	str	r3, [r7, #8]

  r = reassdatagrams;
 8012f96:	4b12      	ldr	r3, [pc, #72]	; (8012fe0 <ip_reass_tmr+0x54>)
 8012f98:	681b      	ldr	r3, [r3, #0]
 8012f9a:	60fb      	str	r3, [r7, #12]
  while (r != NULL) {
 8012f9c:	e018      	b.n	8012fd0 <ip_reass_tmr+0x44>
    /* Decrement the timer. Once it reaches 0,
     * clean up the incomplete fragment assembly */
    if (r->timer > 0) {
 8012f9e:	68fb      	ldr	r3, [r7, #12]
 8012fa0:	7fdb      	ldrb	r3, [r3, #31]
 8012fa2:	2b00      	cmp	r3, #0
 8012fa4:	d00b      	beq.n	8012fbe <ip_reass_tmr+0x32>
      r->timer--;
 8012fa6:	68fb      	ldr	r3, [r7, #12]
 8012fa8:	7fdb      	ldrb	r3, [r3, #31]
 8012faa:	3b01      	subs	r3, #1
 8012fac:	b2da      	uxtb	r2, r3
 8012fae:	68fb      	ldr	r3, [r7, #12]
 8012fb0:	77da      	strb	r2, [r3, #31]
      LWIP_DEBUGF(IP_REASS_DEBUG, ("ip_reass_tmr: timer dec %"U16_F"\n",(u16_t)r->timer));
      prev = r;
 8012fb2:	68fb      	ldr	r3, [r7, #12]
 8012fb4:	60bb      	str	r3, [r7, #8]
      r = r->next;
 8012fb6:	68fb      	ldr	r3, [r7, #12]
 8012fb8:	681b      	ldr	r3, [r3, #0]
 8012fba:	60fb      	str	r3, [r7, #12]
 8012fbc:	e008      	b.n	8012fd0 <ip_reass_tmr+0x44>
    } else {
      /* reassembly timed out */
      struct ip_reassdata *tmp;
      LWIP_DEBUGF(IP_REASS_DEBUG, ("ip_reass_tmr: timer timed out\n"));
      tmp = r;
 8012fbe:	68fb      	ldr	r3, [r7, #12]
 8012fc0:	607b      	str	r3, [r7, #4]
      /* get the next pointer before freeing */
      r = r->next;
 8012fc2:	68fb      	ldr	r3, [r7, #12]
 8012fc4:	681b      	ldr	r3, [r3, #0]
 8012fc6:	60fb      	str	r3, [r7, #12]
      /* free the helper struct and all enqueued pbufs */
      ip_reass_free_complete_datagram(tmp, prev);
 8012fc8:	68b9      	ldr	r1, [r7, #8]
 8012fca:	6878      	ldr	r0, [r7, #4]
 8012fcc:	f000 f80a 	bl	8012fe4 <ip_reass_free_complete_datagram>
  while (r != NULL) {
 8012fd0:	68fb      	ldr	r3, [r7, #12]
 8012fd2:	2b00      	cmp	r3, #0
 8012fd4:	d1e3      	bne.n	8012f9e <ip_reass_tmr+0x12>
     }
   }
}
 8012fd6:	bf00      	nop
 8012fd8:	3710      	adds	r7, #16
 8012fda:	46bd      	mov	sp, r7
 8012fdc:	bd80      	pop	{r7, pc}
 8012fde:	bf00      	nop
 8012fe0:	200005cc 	.word	0x200005cc

08012fe4 <ip_reass_free_complete_datagram>:
 * @param prev the previous datagram in the linked list
 * @return the number of pbufs freed
 */
static int
ip_reass_free_complete_datagram(struct ip_reassdata *ipr, struct ip_reassdata *prev)
{
 8012fe4:	b580      	push	{r7, lr}
 8012fe6:	b088      	sub	sp, #32
 8012fe8:	af00      	add	r7, sp, #0
 8012fea:	6078      	str	r0, [r7, #4]
 8012fec:	6039      	str	r1, [r7, #0]
  u16_t pbufs_freed = 0;
 8012fee:	2300      	movs	r3, #0
 8012ff0:	83fb      	strh	r3, [r7, #30]
  u16_t clen;
  struct pbuf *p;
  struct ip_reass_helper *iprh;

  LWIP_ASSERT("prev != ipr", prev != ipr);
 8012ff2:	683a      	ldr	r2, [r7, #0]
 8012ff4:	687b      	ldr	r3, [r7, #4]
 8012ff6:	429a      	cmp	r2, r3
 8012ff8:	d105      	bne.n	8013006 <ip_reass_free_complete_datagram+0x22>
 8012ffa:	4b45      	ldr	r3, [pc, #276]	; (8013110 <ip_reass_free_complete_datagram+0x12c>)
 8012ffc:	22ab      	movs	r2, #171	; 0xab
 8012ffe:	4945      	ldr	r1, [pc, #276]	; (8013114 <ip_reass_free_complete_datagram+0x130>)
 8013000:	4845      	ldr	r0, [pc, #276]	; (8013118 <ip_reass_free_complete_datagram+0x134>)
 8013002:	f002 fb4d 	bl	80156a0 <iprintf>
  if (prev != NULL) {
 8013006:	683b      	ldr	r3, [r7, #0]
 8013008:	2b00      	cmp	r3, #0
 801300a:	d00a      	beq.n	8013022 <ip_reass_free_complete_datagram+0x3e>
    LWIP_ASSERT("prev->next == ipr", prev->next == ipr);
 801300c:	683b      	ldr	r3, [r7, #0]
 801300e:	681b      	ldr	r3, [r3, #0]
 8013010:	687a      	ldr	r2, [r7, #4]
 8013012:	429a      	cmp	r2, r3
 8013014:	d005      	beq.n	8013022 <ip_reass_free_complete_datagram+0x3e>
 8013016:	4b3e      	ldr	r3, [pc, #248]	; (8013110 <ip_reass_free_complete_datagram+0x12c>)
 8013018:	22ad      	movs	r2, #173	; 0xad
 801301a:	4940      	ldr	r1, [pc, #256]	; (801311c <ip_reass_free_complete_datagram+0x138>)
 801301c:	483e      	ldr	r0, [pc, #248]	; (8013118 <ip_reass_free_complete_datagram+0x134>)
 801301e:	f002 fb3f 	bl	80156a0 <iprintf>
  }

  MIB2_STATS_INC(mib2.ipreasmfails);
#if LWIP_ICMP
  iprh = (struct ip_reass_helper *)ipr->p->payload;
 8013022:	687b      	ldr	r3, [r7, #4]
 8013024:	685b      	ldr	r3, [r3, #4]
 8013026:	685b      	ldr	r3, [r3, #4]
 8013028:	617b      	str	r3, [r7, #20]
  if (iprh->start == 0) {
 801302a:	697b      	ldr	r3, [r7, #20]
 801302c:	889b      	ldrh	r3, [r3, #4]
 801302e:	b29b      	uxth	r3, r3
 8013030:	2b00      	cmp	r3, #0
 8013032:	d12a      	bne.n	801308a <ip_reass_free_complete_datagram+0xa6>
    /* The first fragment was received, send ICMP time exceeded. */
    /* First, de-queue the first pbuf from r->p. */
    p = ipr->p;
 8013034:	687b      	ldr	r3, [r7, #4]
 8013036:	685b      	ldr	r3, [r3, #4]
 8013038:	61bb      	str	r3, [r7, #24]
    ipr->p = iprh->next_pbuf;
 801303a:	697b      	ldr	r3, [r7, #20]
 801303c:	681a      	ldr	r2, [r3, #0]
 801303e:	687b      	ldr	r3, [r7, #4]
 8013040:	605a      	str	r2, [r3, #4]
    /* Then, copy the original header into it. */
    SMEMCPY(p->payload, &ipr->iphdr, IP_HLEN);
 8013042:	69bb      	ldr	r3, [r7, #24]
 8013044:	6858      	ldr	r0, [r3, #4]
 8013046:	687b      	ldr	r3, [r7, #4]
 8013048:	3308      	adds	r3, #8
 801304a:	2214      	movs	r2, #20
 801304c:	4619      	mov	r1, r3
 801304e:	f001 fe1e 	bl	8014c8e <memcpy>
    icmp_time_exceeded(p, ICMP_TE_FRAG);
 8013052:	2101      	movs	r1, #1
 8013054:	69b8      	ldr	r0, [r7, #24]
 8013056:	f7ff fc6f 	bl	8012938 <icmp_time_exceeded>
    clen = pbuf_clen(p);
 801305a:	69b8      	ldr	r0, [r7, #24]
 801305c:	f7fd fe00 	bl	8010c60 <pbuf_clen>
 8013060:	4603      	mov	r3, r0
 8013062:	827b      	strh	r3, [r7, #18]
    LWIP_ASSERT("pbufs_freed + clen <= 0xffff", pbufs_freed + clen <= 0xffff);
 8013064:	8bfa      	ldrh	r2, [r7, #30]
 8013066:	8a7b      	ldrh	r3, [r7, #18]
 8013068:	4413      	add	r3, r2
 801306a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 801306e:	db05      	blt.n	801307c <ip_reass_free_complete_datagram+0x98>
 8013070:	4b27      	ldr	r3, [pc, #156]	; (8013110 <ip_reass_free_complete_datagram+0x12c>)
 8013072:	22bc      	movs	r2, #188	; 0xbc
 8013074:	492a      	ldr	r1, [pc, #168]	; (8013120 <ip_reass_free_complete_datagram+0x13c>)
 8013076:	4828      	ldr	r0, [pc, #160]	; (8013118 <ip_reass_free_complete_datagram+0x134>)
 8013078:	f002 fb12 	bl	80156a0 <iprintf>
    pbufs_freed += clen;
 801307c:	8bfa      	ldrh	r2, [r7, #30]
 801307e:	8a7b      	ldrh	r3, [r7, #18]
 8013080:	4413      	add	r3, r2
 8013082:	83fb      	strh	r3, [r7, #30]
    pbuf_free(p);
 8013084:	69b8      	ldr	r0, [r7, #24]
 8013086:	f7fd fd57 	bl	8010b38 <pbuf_free>
  }
#endif /* LWIP_ICMP */

  /* First, free all received pbufs.  The individual pbufs need to be released
     separately as they have not yet been chained */
  p = ipr->p;
 801308a:	687b      	ldr	r3, [r7, #4]
 801308c:	685b      	ldr	r3, [r3, #4]
 801308e:	61bb      	str	r3, [r7, #24]
  while (p != NULL) {
 8013090:	e01f      	b.n	80130d2 <ip_reass_free_complete_datagram+0xee>
    struct pbuf *pcur;
    iprh = (struct ip_reass_helper *)p->payload;
 8013092:	69bb      	ldr	r3, [r7, #24]
 8013094:	685b      	ldr	r3, [r3, #4]
 8013096:	617b      	str	r3, [r7, #20]
    pcur = p;
 8013098:	69bb      	ldr	r3, [r7, #24]
 801309a:	60fb      	str	r3, [r7, #12]
    /* get the next pointer before freeing */
    p = iprh->next_pbuf;
 801309c:	697b      	ldr	r3, [r7, #20]
 801309e:	681b      	ldr	r3, [r3, #0]
 80130a0:	61bb      	str	r3, [r7, #24]
    clen = pbuf_clen(pcur);
 80130a2:	68f8      	ldr	r0, [r7, #12]
 80130a4:	f7fd fddc 	bl	8010c60 <pbuf_clen>
 80130a8:	4603      	mov	r3, r0
 80130aa:	827b      	strh	r3, [r7, #18]
    LWIP_ASSERT("pbufs_freed + clen <= 0xffff", pbufs_freed + clen <= 0xffff);
 80130ac:	8bfa      	ldrh	r2, [r7, #30]
 80130ae:	8a7b      	ldrh	r3, [r7, #18]
 80130b0:	4413      	add	r3, r2
 80130b2:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80130b6:	db05      	blt.n	80130c4 <ip_reass_free_complete_datagram+0xe0>
 80130b8:	4b15      	ldr	r3, [pc, #84]	; (8013110 <ip_reass_free_complete_datagram+0x12c>)
 80130ba:	22cc      	movs	r2, #204	; 0xcc
 80130bc:	4918      	ldr	r1, [pc, #96]	; (8013120 <ip_reass_free_complete_datagram+0x13c>)
 80130be:	4816      	ldr	r0, [pc, #88]	; (8013118 <ip_reass_free_complete_datagram+0x134>)
 80130c0:	f002 faee 	bl	80156a0 <iprintf>
    pbufs_freed += clen;
 80130c4:	8bfa      	ldrh	r2, [r7, #30]
 80130c6:	8a7b      	ldrh	r3, [r7, #18]
 80130c8:	4413      	add	r3, r2
 80130ca:	83fb      	strh	r3, [r7, #30]
    pbuf_free(pcur);
 80130cc:	68f8      	ldr	r0, [r7, #12]
 80130ce:	f7fd fd33 	bl	8010b38 <pbuf_free>
  while (p != NULL) {
 80130d2:	69bb      	ldr	r3, [r7, #24]
 80130d4:	2b00      	cmp	r3, #0
 80130d6:	d1dc      	bne.n	8013092 <ip_reass_free_complete_datagram+0xae>
  }
  /* Then, unchain the struct ip_reassdata from the list and free it. */
  ip_reass_dequeue_datagram(ipr, prev);
 80130d8:	6839      	ldr	r1, [r7, #0]
 80130da:	6878      	ldr	r0, [r7, #4]
 80130dc:	f000 f8c2 	bl	8013264 <ip_reass_dequeue_datagram>
  LWIP_ASSERT("ip_reass_pbufcount >= clen", ip_reass_pbufcount >= pbufs_freed);
 80130e0:	4b10      	ldr	r3, [pc, #64]	; (8013124 <ip_reass_free_complete_datagram+0x140>)
 80130e2:	881b      	ldrh	r3, [r3, #0]
 80130e4:	8bfa      	ldrh	r2, [r7, #30]
 80130e6:	429a      	cmp	r2, r3
 80130e8:	d905      	bls.n	80130f6 <ip_reass_free_complete_datagram+0x112>
 80130ea:	4b09      	ldr	r3, [pc, #36]	; (8013110 <ip_reass_free_complete_datagram+0x12c>)
 80130ec:	22d2      	movs	r2, #210	; 0xd2
 80130ee:	490e      	ldr	r1, [pc, #56]	; (8013128 <ip_reass_free_complete_datagram+0x144>)
 80130f0:	4809      	ldr	r0, [pc, #36]	; (8013118 <ip_reass_free_complete_datagram+0x134>)
 80130f2:	f002 fad5 	bl	80156a0 <iprintf>
  ip_reass_pbufcount -= pbufs_freed;
 80130f6:	4b0b      	ldr	r3, [pc, #44]	; (8013124 <ip_reass_free_complete_datagram+0x140>)
 80130f8:	881a      	ldrh	r2, [r3, #0]
 80130fa:	8bfb      	ldrh	r3, [r7, #30]
 80130fc:	1ad3      	subs	r3, r2, r3
 80130fe:	b29a      	uxth	r2, r3
 8013100:	4b08      	ldr	r3, [pc, #32]	; (8013124 <ip_reass_free_complete_datagram+0x140>)
 8013102:	801a      	strh	r2, [r3, #0]

  return pbufs_freed;
 8013104:	8bfb      	ldrh	r3, [r7, #30]
}
 8013106:	4618      	mov	r0, r3
 8013108:	3720      	adds	r7, #32
 801310a:	46bd      	mov	sp, r7
 801310c:	bd80      	pop	{r7, pc}
 801310e:	bf00      	nop
 8013110:	0801871c 	.word	0x0801871c
 8013114:	08018758 	.word	0x08018758
 8013118:	08018764 	.word	0x08018764
 801311c:	0801878c 	.word	0x0801878c
 8013120:	080187a0 	.word	0x080187a0
 8013124:	200005d0 	.word	0x200005d0
 8013128:	080187c0 	.word	0x080187c0

0801312c <ip_reass_remove_oldest_datagram>:
 *        (used for freeing other datagrams if not enough space)
 * @return the number of pbufs freed
 */
static int
ip_reass_remove_oldest_datagram(struct ip_hdr *fraghdr, int pbufs_needed)
{
 801312c:	b580      	push	{r7, lr}
 801312e:	b08a      	sub	sp, #40	; 0x28
 8013130:	af00      	add	r7, sp, #0
 8013132:	6078      	str	r0, [r7, #4]
 8013134:	6039      	str	r1, [r7, #0]
  /* @todo Can't we simply remove the last datagram in the
   *       linked list behind reassdatagrams?
   */
  struct ip_reassdata *r, *oldest, *prev, *oldest_prev;
  int pbufs_freed = 0, pbufs_freed_current;
 8013136:	2300      	movs	r3, #0
 8013138:	617b      	str	r3, [r7, #20]
  int other_datagrams;

  /* Free datagrams until being allowed to enqueue 'pbufs_needed' pbufs,
   * but don't free the datagram that 'fraghdr' belongs to! */
  do {
    oldest = NULL;
 801313a:	2300      	movs	r3, #0
 801313c:	623b      	str	r3, [r7, #32]
    prev = NULL;
 801313e:	2300      	movs	r3, #0
 8013140:	61fb      	str	r3, [r7, #28]
    oldest_prev = NULL;
 8013142:	2300      	movs	r3, #0
 8013144:	61bb      	str	r3, [r7, #24]
    other_datagrams = 0;
 8013146:	2300      	movs	r3, #0
 8013148:	613b      	str	r3, [r7, #16]
    r = reassdatagrams;
 801314a:	4b28      	ldr	r3, [pc, #160]	; (80131ec <ip_reass_remove_oldest_datagram+0xc0>)
 801314c:	681b      	ldr	r3, [r3, #0]
 801314e:	627b      	str	r3, [r7, #36]	; 0x24
    while (r != NULL) {
 8013150:	e030      	b.n	80131b4 <ip_reass_remove_oldest_datagram+0x88>
      if (!IP_ADDRESSES_AND_ID_MATCH(&r->iphdr, fraghdr)) {
 8013152:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8013154:	695a      	ldr	r2, [r3, #20]
 8013156:	687b      	ldr	r3, [r7, #4]
 8013158:	68db      	ldr	r3, [r3, #12]
 801315a:	429a      	cmp	r2, r3
 801315c:	d10c      	bne.n	8013178 <ip_reass_remove_oldest_datagram+0x4c>
 801315e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8013160:	699a      	ldr	r2, [r3, #24]
 8013162:	687b      	ldr	r3, [r7, #4]
 8013164:	691b      	ldr	r3, [r3, #16]
 8013166:	429a      	cmp	r2, r3
 8013168:	d106      	bne.n	8013178 <ip_reass_remove_oldest_datagram+0x4c>
 801316a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801316c:	899a      	ldrh	r2, [r3, #12]
 801316e:	687b      	ldr	r3, [r7, #4]
 8013170:	889b      	ldrh	r3, [r3, #4]
 8013172:	b29b      	uxth	r3, r3
 8013174:	429a      	cmp	r2, r3
 8013176:	d014      	beq.n	80131a2 <ip_reass_remove_oldest_datagram+0x76>
        /* Not the same datagram as fraghdr */
        other_datagrams++;
 8013178:	693b      	ldr	r3, [r7, #16]
 801317a:	3301      	adds	r3, #1
 801317c:	613b      	str	r3, [r7, #16]
        if (oldest == NULL) {
 801317e:	6a3b      	ldr	r3, [r7, #32]
 8013180:	2b00      	cmp	r3, #0
 8013182:	d104      	bne.n	801318e <ip_reass_remove_oldest_datagram+0x62>
          oldest = r;
 8013184:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8013186:	623b      	str	r3, [r7, #32]
          oldest_prev = prev;
 8013188:	69fb      	ldr	r3, [r7, #28]
 801318a:	61bb      	str	r3, [r7, #24]
 801318c:	e009      	b.n	80131a2 <ip_reass_remove_oldest_datagram+0x76>
        } else if (r->timer <= oldest->timer) {
 801318e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8013190:	7fda      	ldrb	r2, [r3, #31]
 8013192:	6a3b      	ldr	r3, [r7, #32]
 8013194:	7fdb      	ldrb	r3, [r3, #31]
 8013196:	429a      	cmp	r2, r3
 8013198:	d803      	bhi.n	80131a2 <ip_reass_remove_oldest_datagram+0x76>
          /* older than the previous oldest */
          oldest = r;
 801319a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801319c:	623b      	str	r3, [r7, #32]
          oldest_prev = prev;
 801319e:	69fb      	ldr	r3, [r7, #28]
 80131a0:	61bb      	str	r3, [r7, #24]
        }
      }
      if (r->next != NULL) {
 80131a2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80131a4:	681b      	ldr	r3, [r3, #0]
 80131a6:	2b00      	cmp	r3, #0
 80131a8:	d001      	beq.n	80131ae <ip_reass_remove_oldest_datagram+0x82>
        prev = r;
 80131aa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80131ac:	61fb      	str	r3, [r7, #28]
      }
      r = r->next;
 80131ae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80131b0:	681b      	ldr	r3, [r3, #0]
 80131b2:	627b      	str	r3, [r7, #36]	; 0x24
    while (r != NULL) {
 80131b4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80131b6:	2b00      	cmp	r3, #0
 80131b8:	d1cb      	bne.n	8013152 <ip_reass_remove_oldest_datagram+0x26>
    }
    if (oldest != NULL) {
 80131ba:	6a3b      	ldr	r3, [r7, #32]
 80131bc:	2b00      	cmp	r3, #0
 80131be:	d008      	beq.n	80131d2 <ip_reass_remove_oldest_datagram+0xa6>
      pbufs_freed_current = ip_reass_free_complete_datagram(oldest, oldest_prev);
 80131c0:	69b9      	ldr	r1, [r7, #24]
 80131c2:	6a38      	ldr	r0, [r7, #32]
 80131c4:	f7ff ff0e 	bl	8012fe4 <ip_reass_free_complete_datagram>
 80131c8:	60f8      	str	r0, [r7, #12]
      pbufs_freed += pbufs_freed_current;
 80131ca:	697a      	ldr	r2, [r7, #20]
 80131cc:	68fb      	ldr	r3, [r7, #12]
 80131ce:	4413      	add	r3, r2
 80131d0:	617b      	str	r3, [r7, #20]
    }
  } while ((pbufs_freed < pbufs_needed) && (other_datagrams > 1));
 80131d2:	697a      	ldr	r2, [r7, #20]
 80131d4:	683b      	ldr	r3, [r7, #0]
 80131d6:	429a      	cmp	r2, r3
 80131d8:	da02      	bge.n	80131e0 <ip_reass_remove_oldest_datagram+0xb4>
 80131da:	693b      	ldr	r3, [r7, #16]
 80131dc:	2b01      	cmp	r3, #1
 80131de:	dcac      	bgt.n	801313a <ip_reass_remove_oldest_datagram+0xe>
  return pbufs_freed;
 80131e0:	697b      	ldr	r3, [r7, #20]
}
 80131e2:	4618      	mov	r0, r3
 80131e4:	3728      	adds	r7, #40	; 0x28
 80131e6:	46bd      	mov	sp, r7
 80131e8:	bd80      	pop	{r7, pc}
 80131ea:	bf00      	nop
 80131ec:	200005cc 	.word	0x200005cc

080131f0 <ip_reass_enqueue_new_datagram>:
 * @param clen number of pbufs needed to enqueue (used for freeing other datagrams if not enough space)
 * @return A pointer to the queue location into which the fragment was enqueued
 */
static struct ip_reassdata*
ip_reass_enqueue_new_datagram(struct ip_hdr *fraghdr, int clen)
{
 80131f0:	b580      	push	{r7, lr}
 80131f2:	b084      	sub	sp, #16
 80131f4:	af00      	add	r7, sp, #0
 80131f6:	6078      	str	r0, [r7, #4]
 80131f8:	6039      	str	r1, [r7, #0]
#if ! IP_REASS_FREE_OLDEST
  LWIP_UNUSED_ARG(clen);
#endif

  /* No matching previous fragment found, allocate a new reassdata struct */
  ipr = (struct ip_reassdata *)memp_malloc(MEMP_REASSDATA);
 80131fa:	2001      	movs	r0, #1
 80131fc:	f7fc ff54 	bl	80100a8 <memp_malloc>
 8013200:	60f8      	str	r0, [r7, #12]
  if (ipr == NULL) {
 8013202:	68fb      	ldr	r3, [r7, #12]
 8013204:	2b00      	cmp	r3, #0
 8013206:	d110      	bne.n	801322a <ip_reass_enqueue_new_datagram+0x3a>
#if IP_REASS_FREE_OLDEST
    if (ip_reass_remove_oldest_datagram(fraghdr, clen) >= clen) {
 8013208:	6839      	ldr	r1, [r7, #0]
 801320a:	6878      	ldr	r0, [r7, #4]
 801320c:	f7ff ff8e 	bl	801312c <ip_reass_remove_oldest_datagram>
 8013210:	4602      	mov	r2, r0
 8013212:	683b      	ldr	r3, [r7, #0]
 8013214:	4293      	cmp	r3, r2
 8013216:	dc03      	bgt.n	8013220 <ip_reass_enqueue_new_datagram+0x30>
      ipr = (struct ip_reassdata *)memp_malloc(MEMP_REASSDATA);
 8013218:	2001      	movs	r0, #1
 801321a:	f7fc ff45 	bl	80100a8 <memp_malloc>
 801321e:	60f8      	str	r0, [r7, #12]
    }
    if (ipr == NULL)
 8013220:	68fb      	ldr	r3, [r7, #12]
 8013222:	2b00      	cmp	r3, #0
 8013224:	d101      	bne.n	801322a <ip_reass_enqueue_new_datagram+0x3a>
#endif /* IP_REASS_FREE_OLDEST */
    {
      IPFRAG_STATS_INC(ip_frag.memerr);
      LWIP_DEBUGF(IP_REASS_DEBUG,("Failed to alloc reassdata struct\n"));
      return NULL;
 8013226:	2300      	movs	r3, #0
 8013228:	e016      	b.n	8013258 <ip_reass_enqueue_new_datagram+0x68>
    }
  }
  memset(ipr, 0, sizeof(struct ip_reassdata));
 801322a:	2220      	movs	r2, #32
 801322c:	2100      	movs	r1, #0
 801322e:	68f8      	ldr	r0, [r7, #12]
 8013230:	f001 fd38 	bl	8014ca4 <memset>
  ipr->timer = IP_REASS_MAXAGE;
 8013234:	68fb      	ldr	r3, [r7, #12]
 8013236:	2203      	movs	r2, #3
 8013238:	77da      	strb	r2, [r3, #31]

  /* enqueue the new structure to the front of the list */
  ipr->next = reassdatagrams;
 801323a:	4b09      	ldr	r3, [pc, #36]	; (8013260 <ip_reass_enqueue_new_datagram+0x70>)
 801323c:	681a      	ldr	r2, [r3, #0]
 801323e:	68fb      	ldr	r3, [r7, #12]
 8013240:	601a      	str	r2, [r3, #0]
  reassdatagrams = ipr;
 8013242:	4a07      	ldr	r2, [pc, #28]	; (8013260 <ip_reass_enqueue_new_datagram+0x70>)
 8013244:	68fb      	ldr	r3, [r7, #12]
 8013246:	6013      	str	r3, [r2, #0]
  /* copy the ip header for later tests and input */
  /* @todo: no ip options supported? */
  SMEMCPY(&(ipr->iphdr), fraghdr, IP_HLEN);
 8013248:	68fb      	ldr	r3, [r7, #12]
 801324a:	3308      	adds	r3, #8
 801324c:	2214      	movs	r2, #20
 801324e:	6879      	ldr	r1, [r7, #4]
 8013250:	4618      	mov	r0, r3
 8013252:	f001 fd1c 	bl	8014c8e <memcpy>
  return ipr;
 8013256:	68fb      	ldr	r3, [r7, #12]
}
 8013258:	4618      	mov	r0, r3
 801325a:	3710      	adds	r7, #16
 801325c:	46bd      	mov	sp, r7
 801325e:	bd80      	pop	{r7, pc}
 8013260:	200005cc 	.word	0x200005cc

08013264 <ip_reass_dequeue_datagram>:
 * Dequeues a datagram from the datagram queue. Doesn't deallocate the pbufs.
 * @param ipr points to the queue entry to dequeue
 */
static void
ip_reass_dequeue_datagram(struct ip_reassdata *ipr, struct ip_reassdata *prev)
{
 8013264:	b580      	push	{r7, lr}
 8013266:	b082      	sub	sp, #8
 8013268:	af00      	add	r7, sp, #0
 801326a:	6078      	str	r0, [r7, #4]
 801326c:	6039      	str	r1, [r7, #0]
  /* dequeue the reass struct  */
  if (reassdatagrams == ipr) {
 801326e:	4b10      	ldr	r3, [pc, #64]	; (80132b0 <ip_reass_dequeue_datagram+0x4c>)
 8013270:	681b      	ldr	r3, [r3, #0]
 8013272:	687a      	ldr	r2, [r7, #4]
 8013274:	429a      	cmp	r2, r3
 8013276:	d104      	bne.n	8013282 <ip_reass_dequeue_datagram+0x1e>
    /* it was the first in the list */
    reassdatagrams = ipr->next;
 8013278:	687b      	ldr	r3, [r7, #4]
 801327a:	681b      	ldr	r3, [r3, #0]
 801327c:	4a0c      	ldr	r2, [pc, #48]	; (80132b0 <ip_reass_dequeue_datagram+0x4c>)
 801327e:	6013      	str	r3, [r2, #0]
 8013280:	e00d      	b.n	801329e <ip_reass_dequeue_datagram+0x3a>
  } else {
    /* it wasn't the first, so it must have a valid 'prev' */
    LWIP_ASSERT("sanity check linked list", prev != NULL);
 8013282:	683b      	ldr	r3, [r7, #0]
 8013284:	2b00      	cmp	r3, #0
 8013286:	d106      	bne.n	8013296 <ip_reass_dequeue_datagram+0x32>
 8013288:	4b0a      	ldr	r3, [pc, #40]	; (80132b4 <ip_reass_dequeue_datagram+0x50>)
 801328a:	f240 1245 	movw	r2, #325	; 0x145
 801328e:	490a      	ldr	r1, [pc, #40]	; (80132b8 <ip_reass_dequeue_datagram+0x54>)
 8013290:	480a      	ldr	r0, [pc, #40]	; (80132bc <ip_reass_dequeue_datagram+0x58>)
 8013292:	f002 fa05 	bl	80156a0 <iprintf>
    prev->next = ipr->next;
 8013296:	687b      	ldr	r3, [r7, #4]
 8013298:	681a      	ldr	r2, [r3, #0]
 801329a:	683b      	ldr	r3, [r7, #0]
 801329c:	601a      	str	r2, [r3, #0]
  }

  /* now we can free the ip_reassdata struct */
  memp_free(MEMP_REASSDATA, ipr);
 801329e:	6879      	ldr	r1, [r7, #4]
 80132a0:	2001      	movs	r0, #1
 80132a2:	f7fc ff4d 	bl	8010140 <memp_free>
}
 80132a6:	bf00      	nop
 80132a8:	3708      	adds	r7, #8
 80132aa:	46bd      	mov	sp, r7
 80132ac:	bd80      	pop	{r7, pc}
 80132ae:	bf00      	nop
 80132b0:	200005cc 	.word	0x200005cc
 80132b4:	0801871c 	.word	0x0801871c
 80132b8:	080187dc 	.word	0x080187dc
 80132bc:	08018764 	.word	0x08018764

080132c0 <ip_reass_chain_frag_into_datagram_and_validate>:
 * @param is_last is 1 if this pbuf has MF==0 (ipr->flags not updated yet)
 * @return see IP_REASS_VALIDATE_* defines
 */
static int
ip_reass_chain_frag_into_datagram_and_validate(struct ip_reassdata *ipr, struct pbuf *new_p, int is_last)
{
 80132c0:	b580      	push	{r7, lr}
 80132c2:	b08c      	sub	sp, #48	; 0x30
 80132c4:	af00      	add	r7, sp, #0
 80132c6:	60f8      	str	r0, [r7, #12]
 80132c8:	60b9      	str	r1, [r7, #8]
 80132ca:	607a      	str	r2, [r7, #4]
  struct ip_reass_helper *iprh, *iprh_tmp, *iprh_prev=NULL;
 80132cc:	2300      	movs	r3, #0
 80132ce:	62bb      	str	r3, [r7, #40]	; 0x28
  struct pbuf *q;
  u16_t offset, len;
  struct ip_hdr *fraghdr;
  int valid = 1;
 80132d0:	2301      	movs	r3, #1
 80132d2:	623b      	str	r3, [r7, #32]

  /* Extract length and fragment offset from current fragment */
  fraghdr = (struct ip_hdr*)new_p->payload;
 80132d4:	68bb      	ldr	r3, [r7, #8]
 80132d6:	685b      	ldr	r3, [r3, #4]
 80132d8:	61fb      	str	r3, [r7, #28]
  len = lwip_ntohs(IPH_LEN(fraghdr)) - IPH_HL(fraghdr) * 4;
 80132da:	69fb      	ldr	r3, [r7, #28]
 80132dc:	885b      	ldrh	r3, [r3, #2]
 80132de:	b29b      	uxth	r3, r3
 80132e0:	4618      	mov	r0, r3
 80132e2:	f7fc fb53 	bl	800f98c <lwip_htons>
 80132e6:	4603      	mov	r3, r0
 80132e8:	461a      	mov	r2, r3
 80132ea:	69fb      	ldr	r3, [r7, #28]
 80132ec:	781b      	ldrb	r3, [r3, #0]
 80132ee:	b29b      	uxth	r3, r3
 80132f0:	f003 030f 	and.w	r3, r3, #15
 80132f4:	b29b      	uxth	r3, r3
 80132f6:	009b      	lsls	r3, r3, #2
 80132f8:	b29b      	uxth	r3, r3
 80132fa:	1ad3      	subs	r3, r2, r3
 80132fc:	837b      	strh	r3, [r7, #26]
  offset = (lwip_ntohs(IPH_OFFSET(fraghdr)) & IP_OFFMASK) * 8;
 80132fe:	69fb      	ldr	r3, [r7, #28]
 8013300:	88db      	ldrh	r3, [r3, #6]
 8013302:	b29b      	uxth	r3, r3
 8013304:	4618      	mov	r0, r3
 8013306:	f7fc fb41 	bl	800f98c <lwip_htons>
 801330a:	4603      	mov	r3, r0
 801330c:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8013310:	b29b      	uxth	r3, r3
 8013312:	00db      	lsls	r3, r3, #3
 8013314:	833b      	strh	r3, [r7, #24]
  /* overwrite the fragment's ip header from the pbuf with our helper struct,
   * and setup the embedded helper structure. */
  /* make sure the struct ip_reass_helper fits into the IP header */
  LWIP_ASSERT("sizeof(struct ip_reass_helper) <= IP_HLEN",
              sizeof(struct ip_reass_helper) <= IP_HLEN);
  iprh = (struct ip_reass_helper*)new_p->payload;
 8013316:	68bb      	ldr	r3, [r7, #8]
 8013318:	685b      	ldr	r3, [r3, #4]
 801331a:	62fb      	str	r3, [r7, #44]	; 0x2c
  iprh->next_pbuf = NULL;
 801331c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801331e:	2200      	movs	r2, #0
 8013320:	701a      	strb	r2, [r3, #0]
 8013322:	2200      	movs	r2, #0
 8013324:	705a      	strb	r2, [r3, #1]
 8013326:	2200      	movs	r2, #0
 8013328:	709a      	strb	r2, [r3, #2]
 801332a:	2200      	movs	r2, #0
 801332c:	70da      	strb	r2, [r3, #3]
  iprh->start = offset;
 801332e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8013330:	8b3a      	ldrh	r2, [r7, #24]
 8013332:	809a      	strh	r2, [r3, #4]
  iprh->end = offset + len;
 8013334:	8b3a      	ldrh	r2, [r7, #24]
 8013336:	8b7b      	ldrh	r3, [r7, #26]
 8013338:	4413      	add	r3, r2
 801333a:	b29a      	uxth	r2, r3
 801333c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801333e:	80da      	strh	r2, [r3, #6]

  /* Iterate through until we either get to the end of the list (append),
   * or we find one with a larger offset (insert). */
  for (q = ipr->p; q != NULL;) {
 8013340:	68fb      	ldr	r3, [r7, #12]
 8013342:	685b      	ldr	r3, [r3, #4]
 8013344:	627b      	str	r3, [r7, #36]	; 0x24
 8013346:	e061      	b.n	801340c <ip_reass_chain_frag_into_datagram_and_validate+0x14c>
    iprh_tmp = (struct ip_reass_helper*)q->payload;
 8013348:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801334a:	685b      	ldr	r3, [r3, #4]
 801334c:	617b      	str	r3, [r7, #20]
    if (iprh->start < iprh_tmp->start) {
 801334e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8013350:	889b      	ldrh	r3, [r3, #4]
 8013352:	b29a      	uxth	r2, r3
 8013354:	697b      	ldr	r3, [r7, #20]
 8013356:	889b      	ldrh	r3, [r3, #4]
 8013358:	b29b      	uxth	r3, r3
 801335a:	429a      	cmp	r2, r3
 801335c:	d232      	bcs.n	80133c4 <ip_reass_chain_frag_into_datagram_and_validate+0x104>
      /* the new pbuf should be inserted before this */
      iprh->next_pbuf = q;
 801335e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8013360:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8013362:	601a      	str	r2, [r3, #0]
      if (iprh_prev != NULL) {
 8013364:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8013366:	2b00      	cmp	r3, #0
 8013368:	d01f      	beq.n	80133aa <ip_reass_chain_frag_into_datagram_and_validate+0xea>
        /* not the fragment with the lowest offset */
#if IP_REASS_CHECK_OVERLAP
        if ((iprh->start < iprh_prev->end) || (iprh->end > iprh_tmp->start)) {
 801336a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801336c:	889b      	ldrh	r3, [r3, #4]
 801336e:	b29a      	uxth	r2, r3
 8013370:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8013372:	88db      	ldrh	r3, [r3, #6]
 8013374:	b29b      	uxth	r3, r3
 8013376:	429a      	cmp	r2, r3
 8013378:	f0c0 80e3 	bcc.w	8013542 <ip_reass_chain_frag_into_datagram_and_validate+0x282>
 801337c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801337e:	88db      	ldrh	r3, [r3, #6]
 8013380:	b29a      	uxth	r2, r3
 8013382:	697b      	ldr	r3, [r7, #20]
 8013384:	889b      	ldrh	r3, [r3, #4]
 8013386:	b29b      	uxth	r3, r3
 8013388:	429a      	cmp	r2, r3
 801338a:	f200 80da 	bhi.w	8013542 <ip_reass_chain_frag_into_datagram_and_validate+0x282>
          /* fragment overlaps with previous or following, throw away */
          goto freepbuf;
        }
#endif /* IP_REASS_CHECK_OVERLAP */
        iprh_prev->next_pbuf = new_p;
 801338e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8013390:	68ba      	ldr	r2, [r7, #8]
 8013392:	601a      	str	r2, [r3, #0]
        if (iprh_prev->end != iprh->start) {
 8013394:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8013396:	88db      	ldrh	r3, [r3, #6]
 8013398:	b29a      	uxth	r2, r3
 801339a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801339c:	889b      	ldrh	r3, [r3, #4]
 801339e:	b29b      	uxth	r3, r3
 80133a0:	429a      	cmp	r2, r3
 80133a2:	d037      	beq.n	8013414 <ip_reass_chain_frag_into_datagram_and_validate+0x154>
          /* There is a fragment missing between the current
           * and the previous fragment */
          valid = 0;
 80133a4:	2300      	movs	r3, #0
 80133a6:	623b      	str	r3, [r7, #32]
        }
#endif /* IP_REASS_CHECK_OVERLAP */
        /* fragment with the lowest offset */
        ipr->p = new_p;
      }
      break;
 80133a8:	e034      	b.n	8013414 <ip_reass_chain_frag_into_datagram_and_validate+0x154>
        if (iprh->end > iprh_tmp->start) {
 80133aa:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80133ac:	88db      	ldrh	r3, [r3, #6]
 80133ae:	b29a      	uxth	r2, r3
 80133b0:	697b      	ldr	r3, [r7, #20]
 80133b2:	889b      	ldrh	r3, [r3, #4]
 80133b4:	b29b      	uxth	r3, r3
 80133b6:	429a      	cmp	r2, r3
 80133b8:	f200 80c5 	bhi.w	8013546 <ip_reass_chain_frag_into_datagram_and_validate+0x286>
        ipr->p = new_p;
 80133bc:	68fb      	ldr	r3, [r7, #12]
 80133be:	68ba      	ldr	r2, [r7, #8]
 80133c0:	605a      	str	r2, [r3, #4]
      break;
 80133c2:	e027      	b.n	8013414 <ip_reass_chain_frag_into_datagram_and_validate+0x154>
    } else if (iprh->start == iprh_tmp->start) {
 80133c4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80133c6:	889b      	ldrh	r3, [r3, #4]
 80133c8:	b29a      	uxth	r2, r3
 80133ca:	697b      	ldr	r3, [r7, #20]
 80133cc:	889b      	ldrh	r3, [r3, #4]
 80133ce:	b29b      	uxth	r3, r3
 80133d0:	429a      	cmp	r2, r3
 80133d2:	f000 80ba 	beq.w	801354a <ip_reass_chain_frag_into_datagram_and_validate+0x28a>
      /* received the same datagram twice: no need to keep the datagram */
      goto freepbuf;
#if IP_REASS_CHECK_OVERLAP
    } else if (iprh->start < iprh_tmp->end) {
 80133d6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80133d8:	889b      	ldrh	r3, [r3, #4]
 80133da:	b29a      	uxth	r2, r3
 80133dc:	697b      	ldr	r3, [r7, #20]
 80133de:	88db      	ldrh	r3, [r3, #6]
 80133e0:	b29b      	uxth	r3, r3
 80133e2:	429a      	cmp	r2, r3
 80133e4:	f0c0 80b3 	bcc.w	801354e <ip_reass_chain_frag_into_datagram_and_validate+0x28e>
      /* overlap: no need to keep the new datagram */
      goto freepbuf;
#endif /* IP_REASS_CHECK_OVERLAP */
    } else {
      /* Check if the fragments received so far have no holes. */
      if (iprh_prev != NULL) {
 80133e8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80133ea:	2b00      	cmp	r3, #0
 80133ec:	d009      	beq.n	8013402 <ip_reass_chain_frag_into_datagram_and_validate+0x142>
        if (iprh_prev->end != iprh_tmp->start) {
 80133ee:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80133f0:	88db      	ldrh	r3, [r3, #6]
 80133f2:	b29a      	uxth	r2, r3
 80133f4:	697b      	ldr	r3, [r7, #20]
 80133f6:	889b      	ldrh	r3, [r3, #4]
 80133f8:	b29b      	uxth	r3, r3
 80133fa:	429a      	cmp	r2, r3
 80133fc:	d001      	beq.n	8013402 <ip_reass_chain_frag_into_datagram_and_validate+0x142>
          /* There is a fragment missing between the current
           * and the previous fragment */
          valid = 0;
 80133fe:	2300      	movs	r3, #0
 8013400:	623b      	str	r3, [r7, #32]
        }
      }
    }
    q = iprh_tmp->next_pbuf;
 8013402:	697b      	ldr	r3, [r7, #20]
 8013404:	681b      	ldr	r3, [r3, #0]
 8013406:	627b      	str	r3, [r7, #36]	; 0x24
    iprh_prev = iprh_tmp;
 8013408:	697b      	ldr	r3, [r7, #20]
 801340a:	62bb      	str	r3, [r7, #40]	; 0x28
  for (q = ipr->p; q != NULL;) {
 801340c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801340e:	2b00      	cmp	r3, #0
 8013410:	d19a      	bne.n	8013348 <ip_reass_chain_frag_into_datagram_and_validate+0x88>
 8013412:	e000      	b.n	8013416 <ip_reass_chain_frag_into_datagram_and_validate+0x156>
      break;
 8013414:	bf00      	nop
  }

  /* If q is NULL, then we made it to the end of the list. Determine what to do now */
  if (q == NULL) {
 8013416:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8013418:	2b00      	cmp	r3, #0
 801341a:	d12d      	bne.n	8013478 <ip_reass_chain_frag_into_datagram_and_validate+0x1b8>
    if (iprh_prev != NULL) {
 801341c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801341e:	2b00      	cmp	r3, #0
 8013420:	d01c      	beq.n	801345c <ip_reass_chain_frag_into_datagram_and_validate+0x19c>
      /* this is (for now), the fragment with the highest offset:
       * chain it to the last fragment */
#if IP_REASS_CHECK_OVERLAP
      LWIP_ASSERT("check fragments don't overlap", iprh_prev->end <= iprh->start);
 8013422:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8013424:	88db      	ldrh	r3, [r3, #6]
 8013426:	b29a      	uxth	r2, r3
 8013428:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801342a:	889b      	ldrh	r3, [r3, #4]
 801342c:	b29b      	uxth	r3, r3
 801342e:	429a      	cmp	r2, r3
 8013430:	d906      	bls.n	8013440 <ip_reass_chain_frag_into_datagram_and_validate+0x180>
 8013432:	4b51      	ldr	r3, [pc, #324]	; (8013578 <ip_reass_chain_frag_into_datagram_and_validate+0x2b8>)
 8013434:	f240 12ab 	movw	r2, #427	; 0x1ab
 8013438:	4950      	ldr	r1, [pc, #320]	; (801357c <ip_reass_chain_frag_into_datagram_and_validate+0x2bc>)
 801343a:	4851      	ldr	r0, [pc, #324]	; (8013580 <ip_reass_chain_frag_into_datagram_and_validate+0x2c0>)
 801343c:	f002 f930 	bl	80156a0 <iprintf>
#endif /* IP_REASS_CHECK_OVERLAP */
      iprh_prev->next_pbuf = new_p;
 8013440:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8013442:	68ba      	ldr	r2, [r7, #8]
 8013444:	601a      	str	r2, [r3, #0]
      if (iprh_prev->end != iprh->start) {
 8013446:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8013448:	88db      	ldrh	r3, [r3, #6]
 801344a:	b29a      	uxth	r2, r3
 801344c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801344e:	889b      	ldrh	r3, [r3, #4]
 8013450:	b29b      	uxth	r3, r3
 8013452:	429a      	cmp	r2, r3
 8013454:	d010      	beq.n	8013478 <ip_reass_chain_frag_into_datagram_and_validate+0x1b8>
        valid = 0;
 8013456:	2300      	movs	r3, #0
 8013458:	623b      	str	r3, [r7, #32]
 801345a:	e00d      	b.n	8013478 <ip_reass_chain_frag_into_datagram_and_validate+0x1b8>
      }
    } else {
#if IP_REASS_CHECK_OVERLAP
      LWIP_ASSERT("no previous fragment, this must be the first fragment!",
 801345c:	68fb      	ldr	r3, [r7, #12]
 801345e:	685b      	ldr	r3, [r3, #4]
 8013460:	2b00      	cmp	r3, #0
 8013462:	d006      	beq.n	8013472 <ip_reass_chain_frag_into_datagram_and_validate+0x1b2>
 8013464:	4b44      	ldr	r3, [pc, #272]	; (8013578 <ip_reass_chain_frag_into_datagram_and_validate+0x2b8>)
 8013466:	f44f 72da 	mov.w	r2, #436	; 0x1b4
 801346a:	4946      	ldr	r1, [pc, #280]	; (8013584 <ip_reass_chain_frag_into_datagram_and_validate+0x2c4>)
 801346c:	4844      	ldr	r0, [pc, #272]	; (8013580 <ip_reass_chain_frag_into_datagram_and_validate+0x2c0>)
 801346e:	f002 f917 	bl	80156a0 <iprintf>
        ipr->p == NULL);
#endif /* IP_REASS_CHECK_OVERLAP */
      /* this is the first fragment we ever received for this ip datagram */
      ipr->p = new_p;
 8013472:	68fb      	ldr	r3, [r7, #12]
 8013474:	68ba      	ldr	r2, [r7, #8]
 8013476:	605a      	str	r2, [r3, #4]
    }
  }

  /* At this point, the validation part begins: */
  /* If we already received the last fragment */
  if (is_last || ((ipr->flags & IP_REASS_FLAG_LASTFRAG) != 0)) {
 8013478:	687b      	ldr	r3, [r7, #4]
 801347a:	2b00      	cmp	r3, #0
 801347c:	d105      	bne.n	801348a <ip_reass_chain_frag_into_datagram_and_validate+0x1ca>
 801347e:	68fb      	ldr	r3, [r7, #12]
 8013480:	7f9b      	ldrb	r3, [r3, #30]
 8013482:	f003 0301 	and.w	r3, r3, #1
 8013486:	2b00      	cmp	r3, #0
 8013488:	d059      	beq.n	801353e <ip_reass_chain_frag_into_datagram_and_validate+0x27e>
    /* and had no holes so far */
    if (valid) {
 801348a:	6a3b      	ldr	r3, [r7, #32]
 801348c:	2b00      	cmp	r3, #0
 801348e:	d04f      	beq.n	8013530 <ip_reass_chain_frag_into_datagram_and_validate+0x270>
      /* then check if the rest of the fragments is here */
      /* Check if the queue starts with the first datagram */
      if ((ipr->p == NULL) || (((struct ip_reass_helper*)ipr->p->payload)->start != 0)) {
 8013490:	68fb      	ldr	r3, [r7, #12]
 8013492:	685b      	ldr	r3, [r3, #4]
 8013494:	2b00      	cmp	r3, #0
 8013496:	d006      	beq.n	80134a6 <ip_reass_chain_frag_into_datagram_and_validate+0x1e6>
 8013498:	68fb      	ldr	r3, [r7, #12]
 801349a:	685b      	ldr	r3, [r3, #4]
 801349c:	685b      	ldr	r3, [r3, #4]
 801349e:	889b      	ldrh	r3, [r3, #4]
 80134a0:	b29b      	uxth	r3, r3
 80134a2:	2b00      	cmp	r3, #0
 80134a4:	d002      	beq.n	80134ac <ip_reass_chain_frag_into_datagram_and_validate+0x1ec>
        valid = 0;
 80134a6:	2300      	movs	r3, #0
 80134a8:	623b      	str	r3, [r7, #32]
 80134aa:	e041      	b.n	8013530 <ip_reass_chain_frag_into_datagram_and_validate+0x270>
      } else {
        /* and check that there are no holes after this datagram */
        iprh_prev = iprh;
 80134ac:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80134ae:	62bb      	str	r3, [r7, #40]	; 0x28
        q = iprh->next_pbuf;
 80134b0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80134b2:	681b      	ldr	r3, [r3, #0]
 80134b4:	627b      	str	r3, [r7, #36]	; 0x24
        while (q != NULL) {
 80134b6:	e012      	b.n	80134de <ip_reass_chain_frag_into_datagram_and_validate+0x21e>
          iprh = (struct ip_reass_helper*)q->payload;
 80134b8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80134ba:	685b      	ldr	r3, [r3, #4]
 80134bc:	62fb      	str	r3, [r7, #44]	; 0x2c
          if (iprh_prev->end != iprh->start) {
 80134be:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80134c0:	88db      	ldrh	r3, [r3, #6]
 80134c2:	b29a      	uxth	r2, r3
 80134c4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80134c6:	889b      	ldrh	r3, [r3, #4]
 80134c8:	b29b      	uxth	r3, r3
 80134ca:	429a      	cmp	r2, r3
 80134cc:	d002      	beq.n	80134d4 <ip_reass_chain_frag_into_datagram_and_validate+0x214>
            valid = 0;
 80134ce:	2300      	movs	r3, #0
 80134d0:	623b      	str	r3, [r7, #32]
            break;
 80134d2:	e007      	b.n	80134e4 <ip_reass_chain_frag_into_datagram_and_validate+0x224>
          }
          iprh_prev = iprh;
 80134d4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80134d6:	62bb      	str	r3, [r7, #40]	; 0x28
          q = iprh->next_pbuf;
 80134d8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80134da:	681b      	ldr	r3, [r3, #0]
 80134dc:	627b      	str	r3, [r7, #36]	; 0x24
        while (q != NULL) {
 80134de:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80134e0:	2b00      	cmp	r3, #0
 80134e2:	d1e9      	bne.n	80134b8 <ip_reass_chain_frag_into_datagram_and_validate+0x1f8>
        }
        /* if still valid, all fragments are received
         * (because to the MF==0 already arrived */
        if (valid) {
 80134e4:	6a3b      	ldr	r3, [r7, #32]
 80134e6:	2b00      	cmp	r3, #0
 80134e8:	d022      	beq.n	8013530 <ip_reass_chain_frag_into_datagram_and_validate+0x270>
          LWIP_ASSERT("sanity check", ipr->p != NULL);
 80134ea:	68fb      	ldr	r3, [r7, #12]
 80134ec:	685b      	ldr	r3, [r3, #4]
 80134ee:	2b00      	cmp	r3, #0
 80134f0:	d106      	bne.n	8013500 <ip_reass_chain_frag_into_datagram_and_validate+0x240>
 80134f2:	4b21      	ldr	r3, [pc, #132]	; (8013578 <ip_reass_chain_frag_into_datagram_and_validate+0x2b8>)
 80134f4:	f44f 72ea 	mov.w	r2, #468	; 0x1d4
 80134f8:	4923      	ldr	r1, [pc, #140]	; (8013588 <ip_reass_chain_frag_into_datagram_and_validate+0x2c8>)
 80134fa:	4821      	ldr	r0, [pc, #132]	; (8013580 <ip_reass_chain_frag_into_datagram_and_validate+0x2c0>)
 80134fc:	f002 f8d0 	bl	80156a0 <iprintf>
          LWIP_ASSERT("sanity check",
 8013500:	68fb      	ldr	r3, [r7, #12]
 8013502:	685b      	ldr	r3, [r3, #4]
 8013504:	685b      	ldr	r3, [r3, #4]
 8013506:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8013508:	429a      	cmp	r2, r3
 801350a:	d106      	bne.n	801351a <ip_reass_chain_frag_into_datagram_and_validate+0x25a>
 801350c:	4b1a      	ldr	r3, [pc, #104]	; (8013578 <ip_reass_chain_frag_into_datagram_and_validate+0x2b8>)
 801350e:	f44f 72eb 	mov.w	r2, #470	; 0x1d6
 8013512:	491d      	ldr	r1, [pc, #116]	; (8013588 <ip_reass_chain_frag_into_datagram_and_validate+0x2c8>)
 8013514:	481a      	ldr	r0, [pc, #104]	; (8013580 <ip_reass_chain_frag_into_datagram_and_validate+0x2c0>)
 8013516:	f002 f8c3 	bl	80156a0 <iprintf>
            ((struct ip_reass_helper*)ipr->p->payload) != iprh);
          LWIP_ASSERT("validate_datagram:next_pbuf!=NULL",
 801351a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801351c:	681b      	ldr	r3, [r3, #0]
 801351e:	2b00      	cmp	r3, #0
 8013520:	d006      	beq.n	8013530 <ip_reass_chain_frag_into_datagram_and_validate+0x270>
 8013522:	4b15      	ldr	r3, [pc, #84]	; (8013578 <ip_reass_chain_frag_into_datagram_and_validate+0x2b8>)
 8013524:	f44f 72ec 	mov.w	r2, #472	; 0x1d8
 8013528:	4918      	ldr	r1, [pc, #96]	; (801358c <ip_reass_chain_frag_into_datagram_and_validate+0x2cc>)
 801352a:	4815      	ldr	r0, [pc, #84]	; (8013580 <ip_reass_chain_frag_into_datagram_and_validate+0x2c0>)
 801352c:	f002 f8b8 	bl	80156a0 <iprintf>
      }
    }
    /* If valid is 0 here, there are some fragments missing in the middle
     * (since MF == 0 has already arrived). Such datagrams simply time out if
     * no more fragments are received... */
    return valid ? IP_REASS_VALIDATE_TELEGRAM_FINISHED : IP_REASS_VALIDATE_PBUF_QUEUED;
 8013530:	6a3b      	ldr	r3, [r7, #32]
 8013532:	2b00      	cmp	r3, #0
 8013534:	bf14      	ite	ne
 8013536:	2301      	movne	r3, #1
 8013538:	2300      	moveq	r3, #0
 801353a:	b2db      	uxtb	r3, r3
 801353c:	e018      	b.n	8013570 <ip_reass_chain_frag_into_datagram_and_validate+0x2b0>
  }
  /* If we come here, not all fragments were received, yet! */
  return IP_REASS_VALIDATE_PBUF_QUEUED; /* not yet valid! */
 801353e:	2300      	movs	r3, #0
 8013540:	e016      	b.n	8013570 <ip_reass_chain_frag_into_datagram_and_validate+0x2b0>
#if IP_REASS_CHECK_OVERLAP
freepbuf:
 8013542:	bf00      	nop
 8013544:	e004      	b.n	8013550 <ip_reass_chain_frag_into_datagram_and_validate+0x290>
          goto freepbuf;
 8013546:	bf00      	nop
 8013548:	e002      	b.n	8013550 <ip_reass_chain_frag_into_datagram_and_validate+0x290>
      goto freepbuf;
 801354a:	bf00      	nop
 801354c:	e000      	b.n	8013550 <ip_reass_chain_frag_into_datagram_and_validate+0x290>
      goto freepbuf;
 801354e:	bf00      	nop
  ip_reass_pbufcount -= pbuf_clen(new_p);
 8013550:	68b8      	ldr	r0, [r7, #8]
 8013552:	f7fd fb85 	bl	8010c60 <pbuf_clen>
 8013556:	4603      	mov	r3, r0
 8013558:	461a      	mov	r2, r3
 801355a:	4b0d      	ldr	r3, [pc, #52]	; (8013590 <ip_reass_chain_frag_into_datagram_and_validate+0x2d0>)
 801355c:	881b      	ldrh	r3, [r3, #0]
 801355e:	1a9b      	subs	r3, r3, r2
 8013560:	b29a      	uxth	r2, r3
 8013562:	4b0b      	ldr	r3, [pc, #44]	; (8013590 <ip_reass_chain_frag_into_datagram_and_validate+0x2d0>)
 8013564:	801a      	strh	r2, [r3, #0]
  pbuf_free(new_p);
 8013566:	68b8      	ldr	r0, [r7, #8]
 8013568:	f7fd fae6 	bl	8010b38 <pbuf_free>
  return IP_REASS_VALIDATE_PBUF_DROPPED;
 801356c:	f04f 33ff 	mov.w	r3, #4294967295
#endif /* IP_REASS_CHECK_OVERLAP */
}
 8013570:	4618      	mov	r0, r3
 8013572:	3730      	adds	r7, #48	; 0x30
 8013574:	46bd      	mov	sp, r7
 8013576:	bd80      	pop	{r7, pc}
 8013578:	0801871c 	.word	0x0801871c
 801357c:	080187f8 	.word	0x080187f8
 8013580:	08018764 	.word	0x08018764
 8013584:	08018818 	.word	0x08018818
 8013588:	08018850 	.word	0x08018850
 801358c:	08018860 	.word	0x08018860
 8013590:	200005d0 	.word	0x200005d0

08013594 <ip4_reass>:
 * @param p points to a pbuf chain of the fragment
 * @return NULL if reassembly is incomplete, ? otherwise
 */
struct pbuf *
ip4_reass(struct pbuf *p)
{
 8013594:	b580      	push	{r7, lr}
 8013596:	b08e      	sub	sp, #56	; 0x38
 8013598:	af00      	add	r7, sp, #0
 801359a:	6078      	str	r0, [r7, #4]
  int is_last;

  IPFRAG_STATS_INC(ip_frag.recv);
  MIB2_STATS_INC(mib2.ipreasmreqds);

  fraghdr = (struct ip_hdr*)p->payload;
 801359c:	687b      	ldr	r3, [r7, #4]
 801359e:	685b      	ldr	r3, [r3, #4]
 80135a0:	62bb      	str	r3, [r7, #40]	; 0x28

  if ((IPH_HL(fraghdr) * 4) != IP_HLEN) {
 80135a2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80135a4:	781b      	ldrb	r3, [r3, #0]
 80135a6:	f003 030f 	and.w	r3, r3, #15
 80135aa:	009b      	lsls	r3, r3, #2
 80135ac:	2b14      	cmp	r3, #20
 80135ae:	f040 8131 	bne.w	8013814 <ip4_reass+0x280>
    LWIP_DEBUGF(IP_REASS_DEBUG,("ip4_reass: IP options currently not supported!\n"));
    IPFRAG_STATS_INC(ip_frag.err);
    goto nullreturn;
  }

  offset = (lwip_ntohs(IPH_OFFSET(fraghdr)) & IP_OFFMASK) * 8;
 80135b2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80135b4:	88db      	ldrh	r3, [r3, #6]
 80135b6:	b29b      	uxth	r3, r3
 80135b8:	4618      	mov	r0, r3
 80135ba:	f7fc f9e7 	bl	800f98c <lwip_htons>
 80135be:	4603      	mov	r3, r0
 80135c0:	f3c3 030c 	ubfx	r3, r3, #0, #13
 80135c4:	b29b      	uxth	r3, r3
 80135c6:	00db      	lsls	r3, r3, #3
 80135c8:	84fb      	strh	r3, [r7, #38]	; 0x26
  len = lwip_ntohs(IPH_LEN(fraghdr)) - IPH_HL(fraghdr) * 4;
 80135ca:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80135cc:	885b      	ldrh	r3, [r3, #2]
 80135ce:	b29b      	uxth	r3, r3
 80135d0:	4618      	mov	r0, r3
 80135d2:	f7fc f9db 	bl	800f98c <lwip_htons>
 80135d6:	4603      	mov	r3, r0
 80135d8:	461a      	mov	r2, r3
 80135da:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80135dc:	781b      	ldrb	r3, [r3, #0]
 80135de:	b29b      	uxth	r3, r3
 80135e0:	f003 030f 	and.w	r3, r3, #15
 80135e4:	b29b      	uxth	r3, r3
 80135e6:	009b      	lsls	r3, r3, #2
 80135e8:	b29b      	uxth	r3, r3
 80135ea:	1ad3      	subs	r3, r2, r3
 80135ec:	84bb      	strh	r3, [r7, #36]	; 0x24

  /* Check if we are allowed to enqueue more datagrams. */
  clen = pbuf_clen(p);
 80135ee:	6878      	ldr	r0, [r7, #4]
 80135f0:	f7fd fb36 	bl	8010c60 <pbuf_clen>
 80135f4:	4603      	mov	r3, r0
 80135f6:	847b      	strh	r3, [r7, #34]	; 0x22
  if ((ip_reass_pbufcount + clen) > IP_REASS_MAX_PBUFS) {
 80135f8:	4b8d      	ldr	r3, [pc, #564]	; (8013830 <ip4_reass+0x29c>)
 80135fa:	881b      	ldrh	r3, [r3, #0]
 80135fc:	461a      	mov	r2, r3
 80135fe:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8013600:	4413      	add	r3, r2
 8013602:	2b0a      	cmp	r3, #10
 8013604:	dd10      	ble.n	8013628 <ip4_reass+0x94>
#if IP_REASS_FREE_OLDEST
    if (!ip_reass_remove_oldest_datagram(fraghdr, clen) ||
 8013606:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8013608:	4619      	mov	r1, r3
 801360a:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 801360c:	f7ff fd8e 	bl	801312c <ip_reass_remove_oldest_datagram>
 8013610:	4603      	mov	r3, r0
 8013612:	2b00      	cmp	r3, #0
 8013614:	f000 8100 	beq.w	8013818 <ip4_reass+0x284>
        ((ip_reass_pbufcount + clen) > IP_REASS_MAX_PBUFS))
 8013618:	4b85      	ldr	r3, [pc, #532]	; (8013830 <ip4_reass+0x29c>)
 801361a:	881b      	ldrh	r3, [r3, #0]
 801361c:	461a      	mov	r2, r3
 801361e:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8013620:	4413      	add	r3, r2
    if (!ip_reass_remove_oldest_datagram(fraghdr, clen) ||
 8013622:	2b0a      	cmp	r3, #10
 8013624:	f300 80f8 	bgt.w	8013818 <ip4_reass+0x284>
    }
  }

  /* Look for the datagram the fragment belongs to in the current datagram queue,
   * remembering the previous in the queue for later dequeueing. */
  for (ipr = reassdatagrams; ipr != NULL; ipr = ipr->next) {
 8013628:	4b82      	ldr	r3, [pc, #520]	; (8013834 <ip4_reass+0x2a0>)
 801362a:	681b      	ldr	r3, [r3, #0]
 801362c:	633b      	str	r3, [r7, #48]	; 0x30
 801362e:	e015      	b.n	801365c <ip4_reass+0xc8>
    /* Check if the incoming fragment matches the one currently present
       in the reassembly buffer. If so, we proceed with copying the
       fragment into the buffer. */
    if (IP_ADDRESSES_AND_ID_MATCH(&ipr->iphdr, fraghdr)) {
 8013630:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8013632:	695a      	ldr	r2, [r3, #20]
 8013634:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8013636:	68db      	ldr	r3, [r3, #12]
 8013638:	429a      	cmp	r2, r3
 801363a:	d10c      	bne.n	8013656 <ip4_reass+0xc2>
 801363c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801363e:	699a      	ldr	r2, [r3, #24]
 8013640:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8013642:	691b      	ldr	r3, [r3, #16]
 8013644:	429a      	cmp	r2, r3
 8013646:	d106      	bne.n	8013656 <ip4_reass+0xc2>
 8013648:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801364a:	899a      	ldrh	r2, [r3, #12]
 801364c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801364e:	889b      	ldrh	r3, [r3, #4]
 8013650:	b29b      	uxth	r3, r3
 8013652:	429a      	cmp	r2, r3
 8013654:	d006      	beq.n	8013664 <ip4_reass+0xd0>
  for (ipr = reassdatagrams; ipr != NULL; ipr = ipr->next) {
 8013656:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8013658:	681b      	ldr	r3, [r3, #0]
 801365a:	633b      	str	r3, [r7, #48]	; 0x30
 801365c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801365e:	2b00      	cmp	r3, #0
 8013660:	d1e6      	bne.n	8013630 <ip4_reass+0x9c>
 8013662:	e000      	b.n	8013666 <ip4_reass+0xd2>
      LWIP_DEBUGF(IP_REASS_DEBUG, ("ip4_reass: matching previous fragment ID=%"X16_F"\n",
        lwip_ntohs(IPH_ID(fraghdr))));
      IPFRAG_STATS_INC(ip_frag.cachehit);
      break;
 8013664:	bf00      	nop
    }
  }

  if (ipr == NULL) {
 8013666:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8013668:	2b00      	cmp	r3, #0
 801366a:	d109      	bne.n	8013680 <ip4_reass+0xec>
  /* Enqueue a new datagram into the datagram queue */
    ipr = ip_reass_enqueue_new_datagram(fraghdr, clen);
 801366c:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 801366e:	4619      	mov	r1, r3
 8013670:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8013672:	f7ff fdbd 	bl	80131f0 <ip_reass_enqueue_new_datagram>
 8013676:	6338      	str	r0, [r7, #48]	; 0x30
    /* Bail if unable to enqueue */
    if (ipr == NULL) {
 8013678:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801367a:	2b00      	cmp	r3, #0
 801367c:	d11c      	bne.n	80136b8 <ip4_reass+0x124>
      goto nullreturn;
 801367e:	e0ce      	b.n	801381e <ip4_reass+0x28a>
    }
  } else {
    if (((lwip_ntohs(IPH_OFFSET(fraghdr)) & IP_OFFMASK) == 0) &&
 8013680:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8013682:	88db      	ldrh	r3, [r3, #6]
 8013684:	b29b      	uxth	r3, r3
 8013686:	4618      	mov	r0, r3
 8013688:	f7fc f980 	bl	800f98c <lwip_htons>
 801368c:	4603      	mov	r3, r0
 801368e:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8013692:	2b00      	cmp	r3, #0
 8013694:	d110      	bne.n	80136b8 <ip4_reass+0x124>
      ((lwip_ntohs(IPH_OFFSET(&ipr->iphdr)) & IP_OFFMASK) != 0)) {
 8013696:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8013698:	89db      	ldrh	r3, [r3, #14]
 801369a:	4618      	mov	r0, r3
 801369c:	f7fc f976 	bl	800f98c <lwip_htons>
 80136a0:	4603      	mov	r3, r0
 80136a2:	f3c3 030c 	ubfx	r3, r3, #0, #13
    if (((lwip_ntohs(IPH_OFFSET(fraghdr)) & IP_OFFMASK) == 0) &&
 80136a6:	2b00      	cmp	r3, #0
 80136a8:	d006      	beq.n	80136b8 <ip4_reass+0x124>
      /* ipr->iphdr is not the header from the first fragment, but fraghdr is
       * -> copy fraghdr into ipr->iphdr since we want to have the header
       * of the first fragment (for ICMP time exceeded and later, for copying
       * all options, if supported)*/
      SMEMCPY(&ipr->iphdr, fraghdr, IP_HLEN);
 80136aa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80136ac:	3308      	adds	r3, #8
 80136ae:	2214      	movs	r2, #20
 80136b0:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80136b2:	4618      	mov	r0, r3
 80136b4:	f001 faeb 	bl	8014c8e <memcpy>

  /* At this point, we have either created a new entry or pointing
   * to an existing one */

  /* check for 'no more fragments', and update queue entry*/
  is_last = (IPH_OFFSET(fraghdr) & PP_NTOHS(IP_MF)) == 0;
 80136b8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80136ba:	88db      	ldrh	r3, [r3, #6]
 80136bc:	b29b      	uxth	r3, r3
 80136be:	f003 0320 	and.w	r3, r3, #32
 80136c2:	2b00      	cmp	r3, #0
 80136c4:	bf0c      	ite	eq
 80136c6:	2301      	moveq	r3, #1
 80136c8:	2300      	movne	r3, #0
 80136ca:	b2db      	uxtb	r3, r3
 80136cc:	61fb      	str	r3, [r7, #28]
  if (is_last) {
 80136ce:	69fb      	ldr	r3, [r7, #28]
 80136d0:	2b00      	cmp	r3, #0
 80136d2:	d00e      	beq.n	80136f2 <ip4_reass+0x15e>
    u16_t datagram_len = (u16_t)(offset + len);
 80136d4:	8cfa      	ldrh	r2, [r7, #38]	; 0x26
 80136d6:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 80136d8:	4413      	add	r3, r2
 80136da:	837b      	strh	r3, [r7, #26]
    if ((datagram_len < offset) || (datagram_len > (0xFFFF - IP_HLEN))) {
 80136dc:	8b7a      	ldrh	r2, [r7, #26]
 80136de:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 80136e0:	429a      	cmp	r2, r3
 80136e2:	f0c0 8099 	bcc.w	8013818 <ip4_reass+0x284>
 80136e6:	8b7b      	ldrh	r3, [r7, #26]
 80136e8:	f64f 72eb 	movw	r2, #65515	; 0xffeb
 80136ec:	4293      	cmp	r3, r2
 80136ee:	f200 8093 	bhi.w	8013818 <ip4_reass+0x284>
      goto nullreturn;
    }
  }
  /* find the right place to insert this pbuf */
  /* @todo: trim pbufs if fragments are overlapping */
  valid = ip_reass_chain_frag_into_datagram_and_validate(ipr, p, is_last);
 80136f2:	69fa      	ldr	r2, [r7, #28]
 80136f4:	6879      	ldr	r1, [r7, #4]
 80136f6:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80136f8:	f7ff fde2 	bl	80132c0 <ip_reass_chain_frag_into_datagram_and_validate>
 80136fc:	6178      	str	r0, [r7, #20]
  if (valid == IP_REASS_VALIDATE_PBUF_DROPPED) {
 80136fe:	697b      	ldr	r3, [r7, #20]
 8013700:	f1b3 3fff 	cmp.w	r3, #4294967295
 8013704:	f000 808a 	beq.w	801381c <ip4_reass+0x288>
  /* if we come here, the pbuf has been enqueued */

  /* Track the current number of pbufs current 'in-flight', in order to limit
     the number of fragments that may be enqueued at any one time
     (overflow checked by testing against IP_REASS_MAX_PBUFS) */
  ip_reass_pbufcount = (u16_t)(ip_reass_pbufcount + clen);
 8013708:	4b49      	ldr	r3, [pc, #292]	; (8013830 <ip4_reass+0x29c>)
 801370a:	881a      	ldrh	r2, [r3, #0]
 801370c:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 801370e:	4413      	add	r3, r2
 8013710:	b29a      	uxth	r2, r3
 8013712:	4b47      	ldr	r3, [pc, #284]	; (8013830 <ip4_reass+0x29c>)
 8013714:	801a      	strh	r2, [r3, #0]
  if (is_last) {
 8013716:	69fb      	ldr	r3, [r7, #28]
 8013718:	2b00      	cmp	r3, #0
 801371a:	d00d      	beq.n	8013738 <ip4_reass+0x1a4>
    u16_t datagram_len = (u16_t)(offset + len);
 801371c:	8cfa      	ldrh	r2, [r7, #38]	; 0x26
 801371e:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8013720:	4413      	add	r3, r2
 8013722:	827b      	strh	r3, [r7, #18]
    ipr->datagram_len = datagram_len;
 8013724:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8013726:	8a7a      	ldrh	r2, [r7, #18]
 8013728:	839a      	strh	r2, [r3, #28]
    ipr->flags |= IP_REASS_FLAG_LASTFRAG;
 801372a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801372c:	7f9b      	ldrb	r3, [r3, #30]
 801372e:	f043 0301 	orr.w	r3, r3, #1
 8013732:	b2da      	uxtb	r2, r3
 8013734:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8013736:	779a      	strb	r2, [r3, #30]
    LWIP_DEBUGF(IP_REASS_DEBUG,
     ("ip4_reass: last fragment seen, total len %"S16_F"\n",
      ipr->datagram_len));
  }

  if (valid == IP_REASS_VALIDATE_TELEGRAM_FINISHED) {
 8013738:	697b      	ldr	r3, [r7, #20]
 801373a:	2b01      	cmp	r3, #1
 801373c:	d168      	bne.n	8013810 <ip4_reass+0x27c>
    struct ip_reassdata *ipr_prev;
    /* the totally last fragment (flag more fragments = 0) was received at least
     * once AND all fragments are received */
    ipr->datagram_len += IP_HLEN;
 801373e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8013740:	8b9b      	ldrh	r3, [r3, #28]
 8013742:	3314      	adds	r3, #20
 8013744:	b29a      	uxth	r2, r3
 8013746:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8013748:	839a      	strh	r2, [r3, #28]

    /* save the second pbuf before copying the header over the pointer */
    r = ((struct ip_reass_helper*)ipr->p->payload)->next_pbuf;
 801374a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801374c:	685b      	ldr	r3, [r3, #4]
 801374e:	685b      	ldr	r3, [r3, #4]
 8013750:	681b      	ldr	r3, [r3, #0]
 8013752:	637b      	str	r3, [r7, #52]	; 0x34

    /* copy the original ip header back to the first pbuf */
    fraghdr = (struct ip_hdr*)(ipr->p->payload);
 8013754:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8013756:	685b      	ldr	r3, [r3, #4]
 8013758:	685b      	ldr	r3, [r3, #4]
 801375a:	62bb      	str	r3, [r7, #40]	; 0x28
    SMEMCPY(fraghdr, &ipr->iphdr, IP_HLEN);
 801375c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801375e:	3308      	adds	r3, #8
 8013760:	2214      	movs	r2, #20
 8013762:	4619      	mov	r1, r3
 8013764:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8013766:	f001 fa92 	bl	8014c8e <memcpy>
    IPH_LEN_SET(fraghdr, lwip_htons(ipr->datagram_len));
 801376a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801376c:	8b9b      	ldrh	r3, [r3, #28]
 801376e:	4618      	mov	r0, r3
 8013770:	f7fc f90c 	bl	800f98c <lwip_htons>
 8013774:	4603      	mov	r3, r0
 8013776:	461a      	mov	r2, r3
 8013778:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801377a:	805a      	strh	r2, [r3, #2]
    IPH_OFFSET_SET(fraghdr, 0);
 801377c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801377e:	2200      	movs	r2, #0
 8013780:	719a      	strb	r2, [r3, #6]
 8013782:	2200      	movs	r2, #0
 8013784:	71da      	strb	r2, [r3, #7]
    IPH_CHKSUM_SET(fraghdr, 0);
 8013786:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8013788:	2200      	movs	r2, #0
 801378a:	729a      	strb	r2, [r3, #10]
 801378c:	2200      	movs	r2, #0
 801378e:	72da      	strb	r2, [r3, #11]
    IF__NETIF_CHECKSUM_ENABLED(ip_current_input_netif(), NETIF_CHECKSUM_GEN_IP) {
      IPH_CHKSUM_SET(fraghdr, inet_chksum(fraghdr, IP_HLEN));
    }
#endif /* CHECKSUM_GEN_IP */

    p = ipr->p;
 8013790:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8013792:	685b      	ldr	r3, [r3, #4]
 8013794:	607b      	str	r3, [r7, #4]

    /* chain together the pbufs contained within the reass_data list. */
    while (r != NULL) {
 8013796:	e00e      	b.n	80137b6 <ip4_reass+0x222>
      iprh = (struct ip_reass_helper*)r->payload;
 8013798:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 801379a:	685b      	ldr	r3, [r3, #4]
 801379c:	60fb      	str	r3, [r7, #12]

      /* hide the ip header for every succeeding fragment */
      pbuf_header(r, -IP_HLEN);
 801379e:	f06f 0113 	mvn.w	r1, #19
 80137a2:	6b78      	ldr	r0, [r7, #52]	; 0x34
 80137a4:	f7fd f9a4 	bl	8010af0 <pbuf_header>
      pbuf_cat(p, r);
 80137a8:	6b79      	ldr	r1, [r7, #52]	; 0x34
 80137aa:	6878      	ldr	r0, [r7, #4]
 80137ac:	f7fd fa90 	bl	8010cd0 <pbuf_cat>
      r = iprh->next_pbuf;
 80137b0:	68fb      	ldr	r3, [r7, #12]
 80137b2:	681b      	ldr	r3, [r3, #0]
 80137b4:	637b      	str	r3, [r7, #52]	; 0x34
    while (r != NULL) {
 80137b6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80137b8:	2b00      	cmp	r3, #0
 80137ba:	d1ed      	bne.n	8013798 <ip4_reass+0x204>
    }

    /* find the previous entry in the linked list */
    if (ipr == reassdatagrams) {
 80137bc:	4b1d      	ldr	r3, [pc, #116]	; (8013834 <ip4_reass+0x2a0>)
 80137be:	681b      	ldr	r3, [r3, #0]
 80137c0:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80137c2:	429a      	cmp	r2, r3
 80137c4:	d102      	bne.n	80137cc <ip4_reass+0x238>
      ipr_prev = NULL;
 80137c6:	2300      	movs	r3, #0
 80137c8:	62fb      	str	r3, [r7, #44]	; 0x2c
 80137ca:	e010      	b.n	80137ee <ip4_reass+0x25a>
    } else {
      for (ipr_prev = reassdatagrams; ipr_prev != NULL; ipr_prev = ipr_prev->next) {
 80137cc:	4b19      	ldr	r3, [pc, #100]	; (8013834 <ip4_reass+0x2a0>)
 80137ce:	681b      	ldr	r3, [r3, #0]
 80137d0:	62fb      	str	r3, [r7, #44]	; 0x2c
 80137d2:	e007      	b.n	80137e4 <ip4_reass+0x250>
        if (ipr_prev->next == ipr) {
 80137d4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80137d6:	681b      	ldr	r3, [r3, #0]
 80137d8:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80137da:	429a      	cmp	r2, r3
 80137dc:	d006      	beq.n	80137ec <ip4_reass+0x258>
      for (ipr_prev = reassdatagrams; ipr_prev != NULL; ipr_prev = ipr_prev->next) {
 80137de:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80137e0:	681b      	ldr	r3, [r3, #0]
 80137e2:	62fb      	str	r3, [r7, #44]	; 0x2c
 80137e4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80137e6:	2b00      	cmp	r3, #0
 80137e8:	d1f4      	bne.n	80137d4 <ip4_reass+0x240>
 80137ea:	e000      	b.n	80137ee <ip4_reass+0x25a>
          break;
 80137ec:	bf00      	nop
        }
      }
    }

    /* release the sources allocate for the fragment queue entry */
    ip_reass_dequeue_datagram(ipr, ipr_prev);
 80137ee:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 80137f0:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80137f2:	f7ff fd37 	bl	8013264 <ip_reass_dequeue_datagram>

    /* and adjust the number of pbufs currently queued for reassembly. */
    ip_reass_pbufcount -= pbuf_clen(p);
 80137f6:	6878      	ldr	r0, [r7, #4]
 80137f8:	f7fd fa32 	bl	8010c60 <pbuf_clen>
 80137fc:	4603      	mov	r3, r0
 80137fe:	461a      	mov	r2, r3
 8013800:	4b0b      	ldr	r3, [pc, #44]	; (8013830 <ip4_reass+0x29c>)
 8013802:	881b      	ldrh	r3, [r3, #0]
 8013804:	1a9b      	subs	r3, r3, r2
 8013806:	b29a      	uxth	r2, r3
 8013808:	4b09      	ldr	r3, [pc, #36]	; (8013830 <ip4_reass+0x29c>)
 801380a:	801a      	strh	r2, [r3, #0]

    MIB2_STATS_INC(mib2.ipreasmoks);

    /* Return the pbuf chain */
    return p;
 801380c:	687b      	ldr	r3, [r7, #4]
 801380e:	e00a      	b.n	8013826 <ip4_reass+0x292>
  }
  /* the datagram is not (yet?) reassembled completely */
  LWIP_DEBUGF(IP_REASS_DEBUG,("ip_reass_pbufcount: %d out\n", ip_reass_pbufcount));
  return NULL;
 8013810:	2300      	movs	r3, #0
 8013812:	e008      	b.n	8013826 <ip4_reass+0x292>
    goto nullreturn;
 8013814:	bf00      	nop
 8013816:	e002      	b.n	801381e <ip4_reass+0x28a>

nullreturn:
 8013818:	bf00      	nop
 801381a:	e000      	b.n	801381e <ip4_reass+0x28a>
    goto nullreturn;
 801381c:	bf00      	nop
  LWIP_DEBUGF(IP_REASS_DEBUG,("ip4_reass: nullreturn\n"));
  IPFRAG_STATS_INC(ip_frag.drop);
  pbuf_free(p);
 801381e:	6878      	ldr	r0, [r7, #4]
 8013820:	f7fd f98a 	bl	8010b38 <pbuf_free>
  return NULL;
 8013824:	2300      	movs	r3, #0
}
 8013826:	4618      	mov	r0, r3
 8013828:	3738      	adds	r7, #56	; 0x38
 801382a:	46bd      	mov	sp, r7
 801382c:	bd80      	pop	{r7, pc}
 801382e:	bf00      	nop
 8013830:	200005d0 	.word	0x200005d0
 8013834:	200005cc 	.word	0x200005cc

08013838 <ip_frag_alloc_pbuf_custom_ref>:
#if IP_FRAG
#if !LWIP_NETIF_TX_SINGLE_PBUF
/** Allocate a new struct pbuf_custom_ref */
static struct pbuf_custom_ref*
ip_frag_alloc_pbuf_custom_ref(void)
{
 8013838:	b580      	push	{r7, lr}
 801383a:	af00      	add	r7, sp, #0
  return (struct pbuf_custom_ref*)memp_malloc(MEMP_FRAG_PBUF);
 801383c:	2002      	movs	r0, #2
 801383e:	f7fc fc33 	bl	80100a8 <memp_malloc>
 8013842:	4603      	mov	r3, r0
}
 8013844:	4618      	mov	r0, r3
 8013846:	bd80      	pop	{r7, pc}

08013848 <ip_frag_free_pbuf_custom_ref>:

/** Free a struct pbuf_custom_ref */
static void
ip_frag_free_pbuf_custom_ref(struct pbuf_custom_ref* p)
{
 8013848:	b580      	push	{r7, lr}
 801384a:	b082      	sub	sp, #8
 801384c:	af00      	add	r7, sp, #0
 801384e:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("p != NULL", p != NULL);
 8013850:	687b      	ldr	r3, [r7, #4]
 8013852:	2b00      	cmp	r3, #0
 8013854:	d106      	bne.n	8013864 <ip_frag_free_pbuf_custom_ref+0x1c>
 8013856:	4b07      	ldr	r3, [pc, #28]	; (8013874 <ip_frag_free_pbuf_custom_ref+0x2c>)
 8013858:	f240 22ae 	movw	r2, #686	; 0x2ae
 801385c:	4906      	ldr	r1, [pc, #24]	; (8013878 <ip_frag_free_pbuf_custom_ref+0x30>)
 801385e:	4807      	ldr	r0, [pc, #28]	; (801387c <ip_frag_free_pbuf_custom_ref+0x34>)
 8013860:	f001 ff1e 	bl	80156a0 <iprintf>
  memp_free(MEMP_FRAG_PBUF, p);
 8013864:	6879      	ldr	r1, [r7, #4]
 8013866:	2002      	movs	r0, #2
 8013868:	f7fc fc6a 	bl	8010140 <memp_free>
}
 801386c:	bf00      	nop
 801386e:	3708      	adds	r7, #8
 8013870:	46bd      	mov	sp, r7
 8013872:	bd80      	pop	{r7, pc}
 8013874:	0801871c 	.word	0x0801871c
 8013878:	08018884 	.word	0x08018884
 801387c:	08018764 	.word	0x08018764

08013880 <ipfrag_free_pbuf_custom>:

/** Free-callback function to free a 'struct pbuf_custom_ref', called by
 * pbuf_free. */
static void
ipfrag_free_pbuf_custom(struct pbuf *p)
{
 8013880:	b580      	push	{r7, lr}
 8013882:	b084      	sub	sp, #16
 8013884:	af00      	add	r7, sp, #0
 8013886:	6078      	str	r0, [r7, #4]
  struct pbuf_custom_ref *pcr = (struct pbuf_custom_ref*)p;
 8013888:	687b      	ldr	r3, [r7, #4]
 801388a:	60fb      	str	r3, [r7, #12]
  LWIP_ASSERT("pcr != NULL", pcr != NULL);
 801388c:	68fb      	ldr	r3, [r7, #12]
 801388e:	2b00      	cmp	r3, #0
 8013890:	d106      	bne.n	80138a0 <ipfrag_free_pbuf_custom+0x20>
 8013892:	4b11      	ldr	r3, [pc, #68]	; (80138d8 <ipfrag_free_pbuf_custom+0x58>)
 8013894:	f44f 722e 	mov.w	r2, #696	; 0x2b8
 8013898:	4910      	ldr	r1, [pc, #64]	; (80138dc <ipfrag_free_pbuf_custom+0x5c>)
 801389a:	4811      	ldr	r0, [pc, #68]	; (80138e0 <ipfrag_free_pbuf_custom+0x60>)
 801389c:	f001 ff00 	bl	80156a0 <iprintf>
  LWIP_ASSERT("pcr == p", (void*)pcr == (void*)p);
 80138a0:	68fa      	ldr	r2, [r7, #12]
 80138a2:	687b      	ldr	r3, [r7, #4]
 80138a4:	429a      	cmp	r2, r3
 80138a6:	d006      	beq.n	80138b6 <ipfrag_free_pbuf_custom+0x36>
 80138a8:	4b0b      	ldr	r3, [pc, #44]	; (80138d8 <ipfrag_free_pbuf_custom+0x58>)
 80138aa:	f240 22b9 	movw	r2, #697	; 0x2b9
 80138ae:	490d      	ldr	r1, [pc, #52]	; (80138e4 <ipfrag_free_pbuf_custom+0x64>)
 80138b0:	480b      	ldr	r0, [pc, #44]	; (80138e0 <ipfrag_free_pbuf_custom+0x60>)
 80138b2:	f001 fef5 	bl	80156a0 <iprintf>
  if (pcr->original != NULL) {
 80138b6:	68fb      	ldr	r3, [r7, #12]
 80138b8:	695b      	ldr	r3, [r3, #20]
 80138ba:	2b00      	cmp	r3, #0
 80138bc:	d004      	beq.n	80138c8 <ipfrag_free_pbuf_custom+0x48>
    pbuf_free(pcr->original);
 80138be:	68fb      	ldr	r3, [r7, #12]
 80138c0:	695b      	ldr	r3, [r3, #20]
 80138c2:	4618      	mov	r0, r3
 80138c4:	f7fd f938 	bl	8010b38 <pbuf_free>
  }
  ip_frag_free_pbuf_custom_ref(pcr);
 80138c8:	68f8      	ldr	r0, [r7, #12]
 80138ca:	f7ff ffbd 	bl	8013848 <ip_frag_free_pbuf_custom_ref>
}
 80138ce:	bf00      	nop
 80138d0:	3710      	adds	r7, #16
 80138d2:	46bd      	mov	sp, r7
 80138d4:	bd80      	pop	{r7, pc}
 80138d6:	bf00      	nop
 80138d8:	0801871c 	.word	0x0801871c
 80138dc:	08018890 	.word	0x08018890
 80138e0:	08018764 	.word	0x08018764
 80138e4:	0801889c 	.word	0x0801889c

080138e8 <ip4_frag>:
 *
 * @return ERR_OK if sent successfully, err_t otherwise
 */
err_t
ip4_frag(struct pbuf *p, struct netif *netif, const ip4_addr_t *dest)
{
 80138e8:	b580      	push	{r7, lr}
 80138ea:	b092      	sub	sp, #72	; 0x48
 80138ec:	af02      	add	r7, sp, #8
 80138ee:	60f8      	str	r0, [r7, #12]
 80138f0:	60b9      	str	r1, [r7, #8]
 80138f2:	607a      	str	r2, [r7, #4]
  struct pbuf *rambuf;
#if !LWIP_NETIF_TX_SINGLE_PBUF
  struct pbuf *newpbuf;
  u16_t newpbuflen = 0;
 80138f4:	2300      	movs	r3, #0
 80138f6:	87fb      	strh	r3, [r7, #62]	; 0x3e
  u16_t left_to_copy;
#endif
  struct ip_hdr *original_iphdr;
  struct ip_hdr *iphdr;
  const u16_t nfb = (netif->mtu - IP_HLEN) / 8;
 80138f8:	68bb      	ldr	r3, [r7, #8]
 80138fa:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80138fc:	3b14      	subs	r3, #20
 80138fe:	2b00      	cmp	r3, #0
 8013900:	da00      	bge.n	8013904 <ip4_frag+0x1c>
 8013902:	3307      	adds	r3, #7
 8013904:	10db      	asrs	r3, r3, #3
 8013906:	867b      	strh	r3, [r7, #50]	; 0x32
  u16_t left, fragsize;
  u16_t ofo;
  int last;
  u16_t poff = IP_HLEN;
 8013908:	2314      	movs	r3, #20
 801390a:	86fb      	strh	r3, [r7, #54]	; 0x36
  u16_t tmp;

  original_iphdr = (struct ip_hdr *)p->payload;
 801390c:	68fb      	ldr	r3, [r7, #12]
 801390e:	685b      	ldr	r3, [r3, #4]
 8013910:	62fb      	str	r3, [r7, #44]	; 0x2c
  iphdr = original_iphdr;
 8013912:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8013914:	62bb      	str	r3, [r7, #40]	; 0x28
  LWIP_ERROR("ip4_frag() does not support IP options", IPH_HL(iphdr) * 4 == IP_HLEN, return ERR_VAL);
 8013916:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8013918:	781b      	ldrb	r3, [r3, #0]
 801391a:	f003 030f 	and.w	r3, r3, #15
 801391e:	009b      	lsls	r3, r3, #2
 8013920:	2b14      	cmp	r3, #20
 8013922:	d009      	beq.n	8013938 <ip4_frag+0x50>
 8013924:	4b79      	ldr	r3, [pc, #484]	; (8013b0c <ip4_frag+0x224>)
 8013926:	f240 22e1 	movw	r2, #737	; 0x2e1
 801392a:	4979      	ldr	r1, [pc, #484]	; (8013b10 <ip4_frag+0x228>)
 801392c:	4879      	ldr	r0, [pc, #484]	; (8013b14 <ip4_frag+0x22c>)
 801392e:	f001 feb7 	bl	80156a0 <iprintf>
 8013932:	f06f 0305 	mvn.w	r3, #5
 8013936:	e0e5      	b.n	8013b04 <ip4_frag+0x21c>

  /* Save original offset */
  tmp = lwip_ntohs(IPH_OFFSET(iphdr));
 8013938:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801393a:	88db      	ldrh	r3, [r3, #6]
 801393c:	b29b      	uxth	r3, r3
 801393e:	4618      	mov	r0, r3
 8013940:	f7fc f824 	bl	800f98c <lwip_htons>
 8013944:	4603      	mov	r3, r0
 8013946:	86bb      	strh	r3, [r7, #52]	; 0x34
  ofo = tmp & IP_OFFMASK;
 8013948:	8ebb      	ldrh	r3, [r7, #52]	; 0x34
 801394a:	f3c3 030c 	ubfx	r3, r3, #0, #13
 801394e:	873b      	strh	r3, [r7, #56]	; 0x38
  LWIP_ERROR("ip_frag(): MF already set", (tmp & IP_MF) == 0, return ERR_VAL);
 8013950:	8ebb      	ldrh	r3, [r7, #52]	; 0x34
 8013952:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8013956:	2b00      	cmp	r3, #0
 8013958:	d009      	beq.n	801396e <ip4_frag+0x86>
 801395a:	4b6c      	ldr	r3, [pc, #432]	; (8013b0c <ip4_frag+0x224>)
 801395c:	f240 22e6 	movw	r2, #742	; 0x2e6
 8013960:	496d      	ldr	r1, [pc, #436]	; (8013b18 <ip4_frag+0x230>)
 8013962:	486c      	ldr	r0, [pc, #432]	; (8013b14 <ip4_frag+0x22c>)
 8013964:	f001 fe9c 	bl	80156a0 <iprintf>
 8013968:	f06f 0305 	mvn.w	r3, #5
 801396c:	e0ca      	b.n	8013b04 <ip4_frag+0x21c>

  left = p->tot_len - IP_HLEN;
 801396e:	68fb      	ldr	r3, [r7, #12]
 8013970:	891b      	ldrh	r3, [r3, #8]
 8013972:	3b14      	subs	r3, #20
 8013974:	877b      	strh	r3, [r7, #58]	; 0x3a

  while (left) {
 8013976:	e0bc      	b.n	8013af2 <ip4_frag+0x20a>
    /* Fill this fragment */
    fragsize = LWIP_MIN(left, nfb * 8);
 8013978:	8e7b      	ldrh	r3, [r7, #50]	; 0x32
 801397a:	00da      	lsls	r2, r3, #3
 801397c:	8f7b      	ldrh	r3, [r7, #58]	; 0x3a
 801397e:	4293      	cmp	r3, r2
 8013980:	bfa8      	it	ge
 8013982:	4613      	movge	r3, r2
 8013984:	84fb      	strh	r3, [r7, #38]	; 0x26
    /* When not using a static buffer, create a chain of pbufs.
     * The first will be a PBUF_RAM holding the link and IP header.
     * The rest will be PBUF_REFs mirroring the pbuf chain to be fragged,
     * but limited to the size of an mtu.
     */
    rambuf = pbuf_alloc(PBUF_LINK, IP_HLEN, PBUF_RAM);
 8013986:	2200      	movs	r2, #0
 8013988:	2114      	movs	r1, #20
 801398a:	2002      	movs	r0, #2
 801398c:	f7fc fd66 	bl	801045c <pbuf_alloc>
 8013990:	6238      	str	r0, [r7, #32]
    if (rambuf == NULL) {
 8013992:	6a3b      	ldr	r3, [r7, #32]
 8013994:	2b00      	cmp	r3, #0
 8013996:	f000 80b2 	beq.w	8013afe <ip4_frag+0x216>
      goto memerr;
    }
    LWIP_ASSERT("this needs a pbuf in one piece!",
 801399a:	68fb      	ldr	r3, [r7, #12]
 801399c:	895b      	ldrh	r3, [r3, #10]
 801399e:	2b13      	cmp	r3, #19
 80139a0:	d806      	bhi.n	80139b0 <ip4_frag+0xc8>
 80139a2:	4b5a      	ldr	r3, [pc, #360]	; (8013b0c <ip4_frag+0x224>)
 80139a4:	f240 3209 	movw	r2, #777	; 0x309
 80139a8:	495c      	ldr	r1, [pc, #368]	; (8013b1c <ip4_frag+0x234>)
 80139aa:	485a      	ldr	r0, [pc, #360]	; (8013b14 <ip4_frag+0x22c>)
 80139ac:	f001 fe78 	bl	80156a0 <iprintf>
                (p->len >= (IP_HLEN)));
    SMEMCPY(rambuf->payload, original_iphdr, IP_HLEN);
 80139b0:	6a3b      	ldr	r3, [r7, #32]
 80139b2:	685b      	ldr	r3, [r3, #4]
 80139b4:	2214      	movs	r2, #20
 80139b6:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 80139b8:	4618      	mov	r0, r3
 80139ba:	f001 f968 	bl	8014c8e <memcpy>
    iphdr = (struct ip_hdr *)rambuf->payload;
 80139be:	6a3b      	ldr	r3, [r7, #32]
 80139c0:	685b      	ldr	r3, [r3, #4]
 80139c2:	62bb      	str	r3, [r7, #40]	; 0x28

    left_to_copy = fragsize;
 80139c4:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 80139c6:	87bb      	strh	r3, [r7, #60]	; 0x3c
    while (left_to_copy) {
 80139c8:	e04f      	b.n	8013a6a <ip4_frag+0x182>
      struct pbuf_custom_ref *pcr;
      u16_t plen = p->len - poff;
 80139ca:	68fb      	ldr	r3, [r7, #12]
 80139cc:	895a      	ldrh	r2, [r3, #10]
 80139ce:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 80139d0:	1ad3      	subs	r3, r2, r3
 80139d2:	837b      	strh	r3, [r7, #26]
      newpbuflen = LWIP_MIN(left_to_copy, plen);
 80139d4:	8b7a      	ldrh	r2, [r7, #26]
 80139d6:	8fbb      	ldrh	r3, [r7, #60]	; 0x3c
 80139d8:	4293      	cmp	r3, r2
 80139da:	bf28      	it	cs
 80139dc:	4613      	movcs	r3, r2
 80139de:	87fb      	strh	r3, [r7, #62]	; 0x3e
      /* Is this pbuf already empty? */
      if (!newpbuflen) {
 80139e0:	8ffb      	ldrh	r3, [r7, #62]	; 0x3e
 80139e2:	2b00      	cmp	r3, #0
 80139e4:	d105      	bne.n	80139f2 <ip4_frag+0x10a>
        poff = 0;
 80139e6:	2300      	movs	r3, #0
 80139e8:	86fb      	strh	r3, [r7, #54]	; 0x36
        p = p->next;
 80139ea:	68fb      	ldr	r3, [r7, #12]
 80139ec:	681b      	ldr	r3, [r3, #0]
 80139ee:	60fb      	str	r3, [r7, #12]
        continue;
 80139f0:	e03b      	b.n	8013a6a <ip4_frag+0x182>
      }
      pcr = ip_frag_alloc_pbuf_custom_ref();
 80139f2:	f7ff ff21 	bl	8013838 <ip_frag_alloc_pbuf_custom_ref>
 80139f6:	6178      	str	r0, [r7, #20]
      if (pcr == NULL) {
 80139f8:	697b      	ldr	r3, [r7, #20]
 80139fa:	2b00      	cmp	r3, #0
 80139fc:	d103      	bne.n	8013a06 <ip4_frag+0x11e>
        pbuf_free(rambuf);
 80139fe:	6a38      	ldr	r0, [r7, #32]
 8013a00:	f7fd f89a 	bl	8010b38 <pbuf_free>
        goto memerr;
 8013a04:	e07c      	b.n	8013b00 <ip4_frag+0x218>
      }
      /* Mirror this pbuf, although we might not need all of it. */
      newpbuf = pbuf_alloced_custom(PBUF_RAW, newpbuflen, PBUF_REF, &pcr->pc,
 8013a06:	6978      	ldr	r0, [r7, #20]
        (u8_t*)p->payload + poff, newpbuflen);
 8013a08:	68fb      	ldr	r3, [r7, #12]
 8013a0a:	685a      	ldr	r2, [r3, #4]
      newpbuf = pbuf_alloced_custom(PBUF_RAW, newpbuflen, PBUF_REF, &pcr->pc,
 8013a0c:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 8013a0e:	4413      	add	r3, r2
 8013a10:	8ff9      	ldrh	r1, [r7, #62]	; 0x3e
 8013a12:	8ffa      	ldrh	r2, [r7, #62]	; 0x3e
 8013a14:	9201      	str	r2, [sp, #4]
 8013a16:	9300      	str	r3, [sp, #0]
 8013a18:	4603      	mov	r3, r0
 8013a1a:	2202      	movs	r2, #2
 8013a1c:	2004      	movs	r0, #4
 8013a1e:	f7fc fead 	bl	801077c <pbuf_alloced_custom>
 8013a22:	6138      	str	r0, [r7, #16]
      if (newpbuf == NULL) {
 8013a24:	693b      	ldr	r3, [r7, #16]
 8013a26:	2b00      	cmp	r3, #0
 8013a28:	d106      	bne.n	8013a38 <ip4_frag+0x150>
        ip_frag_free_pbuf_custom_ref(pcr);
 8013a2a:	6978      	ldr	r0, [r7, #20]
 8013a2c:	f7ff ff0c 	bl	8013848 <ip_frag_free_pbuf_custom_ref>
        pbuf_free(rambuf);
 8013a30:	6a38      	ldr	r0, [r7, #32]
 8013a32:	f7fd f881 	bl	8010b38 <pbuf_free>
        goto memerr;
 8013a36:	e063      	b.n	8013b00 <ip4_frag+0x218>
      }
      pbuf_ref(p);
 8013a38:	68f8      	ldr	r0, [r7, #12]
 8013a3a:	f7fd f927 	bl	8010c8c <pbuf_ref>
      pcr->original = p;
 8013a3e:	697b      	ldr	r3, [r7, #20]
 8013a40:	68fa      	ldr	r2, [r7, #12]
 8013a42:	615a      	str	r2, [r3, #20]
      pcr->pc.custom_free_function = ipfrag_free_pbuf_custom;
 8013a44:	697b      	ldr	r3, [r7, #20]
 8013a46:	4a36      	ldr	r2, [pc, #216]	; (8013b20 <ip4_frag+0x238>)
 8013a48:	611a      	str	r2, [r3, #16]

      /* Add it to end of rambuf's chain, but using pbuf_cat, not pbuf_chain
       * so that it is removed when pbuf_dechain is later called on rambuf.
       */
      pbuf_cat(rambuf, newpbuf);
 8013a4a:	6939      	ldr	r1, [r7, #16]
 8013a4c:	6a38      	ldr	r0, [r7, #32]
 8013a4e:	f7fd f93f 	bl	8010cd0 <pbuf_cat>
      left_to_copy -= newpbuflen;
 8013a52:	8fba      	ldrh	r2, [r7, #60]	; 0x3c
 8013a54:	8ffb      	ldrh	r3, [r7, #62]	; 0x3e
 8013a56:	1ad3      	subs	r3, r2, r3
 8013a58:	87bb      	strh	r3, [r7, #60]	; 0x3c
      if (left_to_copy) {
 8013a5a:	8fbb      	ldrh	r3, [r7, #60]	; 0x3c
 8013a5c:	2b00      	cmp	r3, #0
 8013a5e:	d004      	beq.n	8013a6a <ip4_frag+0x182>
        poff = 0;
 8013a60:	2300      	movs	r3, #0
 8013a62:	86fb      	strh	r3, [r7, #54]	; 0x36
        p = p->next;
 8013a64:	68fb      	ldr	r3, [r7, #12]
 8013a66:	681b      	ldr	r3, [r3, #0]
 8013a68:	60fb      	str	r3, [r7, #12]
    while (left_to_copy) {
 8013a6a:	8fbb      	ldrh	r3, [r7, #60]	; 0x3c
 8013a6c:	2b00      	cmp	r3, #0
 8013a6e:	d1ac      	bne.n	80139ca <ip4_frag+0xe2>
      }
    }
    poff += newpbuflen;
 8013a70:	8efa      	ldrh	r2, [r7, #54]	; 0x36
 8013a72:	8ffb      	ldrh	r3, [r7, #62]	; 0x3e
 8013a74:	4413      	add	r3, r2
 8013a76:	86fb      	strh	r3, [r7, #54]	; 0x36
#endif /* LWIP_NETIF_TX_SINGLE_PBUF */

    /* Correct header */
    last = (left <= netif->mtu - IP_HLEN);
 8013a78:	8f7a      	ldrh	r2, [r7, #58]	; 0x3a
 8013a7a:	68bb      	ldr	r3, [r7, #8]
 8013a7c:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8013a7e:	3b14      	subs	r3, #20
 8013a80:	429a      	cmp	r2, r3
 8013a82:	bfd4      	ite	le
 8013a84:	2301      	movle	r3, #1
 8013a86:	2300      	movgt	r3, #0
 8013a88:	b2db      	uxtb	r3, r3
 8013a8a:	61fb      	str	r3, [r7, #28]

    /* Set new offset and MF flag */
    tmp = (IP_OFFMASK & (ofo));
 8013a8c:	8f3b      	ldrh	r3, [r7, #56]	; 0x38
 8013a8e:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8013a92:	86bb      	strh	r3, [r7, #52]	; 0x34
    if (!last) {
 8013a94:	69fb      	ldr	r3, [r7, #28]
 8013a96:	2b00      	cmp	r3, #0
 8013a98:	d103      	bne.n	8013aa2 <ip4_frag+0x1ba>
      tmp = tmp | IP_MF;
 8013a9a:	8ebb      	ldrh	r3, [r7, #52]	; 0x34
 8013a9c:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8013aa0:	86bb      	strh	r3, [r7, #52]	; 0x34
    }
    IPH_OFFSET_SET(iphdr, lwip_htons(tmp));
 8013aa2:	8ebb      	ldrh	r3, [r7, #52]	; 0x34
 8013aa4:	4618      	mov	r0, r3
 8013aa6:	f7fb ff71 	bl	800f98c <lwip_htons>
 8013aaa:	4603      	mov	r3, r0
 8013aac:	461a      	mov	r2, r3
 8013aae:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8013ab0:	80da      	strh	r2, [r3, #6]
    IPH_LEN_SET(iphdr, lwip_htons(fragsize + IP_HLEN));
 8013ab2:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8013ab4:	3314      	adds	r3, #20
 8013ab6:	b29b      	uxth	r3, r3
 8013ab8:	4618      	mov	r0, r3
 8013aba:	f7fb ff67 	bl	800f98c <lwip_htons>
 8013abe:	4603      	mov	r3, r0
 8013ac0:	461a      	mov	r2, r3
 8013ac2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8013ac4:	805a      	strh	r2, [r3, #2]
    IPH_CHKSUM_SET(iphdr, 0);
 8013ac6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8013ac8:	2200      	movs	r2, #0
 8013aca:	729a      	strb	r2, [r3, #10]
 8013acc:	2200      	movs	r2, #0
 8013ace:	72da      	strb	r2, [r3, #11]
#endif /* CHECKSUM_GEN_IP */

    /* No need for separate header pbuf - we allowed room for it in rambuf
     * when allocated.
     */
    netif->output(netif, rambuf, dest);
 8013ad0:	68bb      	ldr	r3, [r7, #8]
 8013ad2:	695b      	ldr	r3, [r3, #20]
 8013ad4:	687a      	ldr	r2, [r7, #4]
 8013ad6:	6a39      	ldr	r1, [r7, #32]
 8013ad8:	68b8      	ldr	r0, [r7, #8]
 8013ada:	4798      	blx	r3
     * recreate it next time round the loop. If we're lucky the hardware
     * will have already sent the packet, the free will really free, and
     * there will be zero memory penalty.
     */

    pbuf_free(rambuf);
 8013adc:	6a38      	ldr	r0, [r7, #32]
 8013ade:	f7fd f82b 	bl	8010b38 <pbuf_free>
    left -= fragsize;
 8013ae2:	8f7a      	ldrh	r2, [r7, #58]	; 0x3a
 8013ae4:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8013ae6:	1ad3      	subs	r3, r2, r3
 8013ae8:	877b      	strh	r3, [r7, #58]	; 0x3a
    ofo += nfb;
 8013aea:	8f3a      	ldrh	r2, [r7, #56]	; 0x38
 8013aec:	8e7b      	ldrh	r3, [r7, #50]	; 0x32
 8013aee:	4413      	add	r3, r2
 8013af0:	873b      	strh	r3, [r7, #56]	; 0x38
  while (left) {
 8013af2:	8f7b      	ldrh	r3, [r7, #58]	; 0x3a
 8013af4:	2b00      	cmp	r3, #0
 8013af6:	f47f af3f 	bne.w	8013978 <ip4_frag+0x90>
  }
  MIB2_STATS_INC(mib2.ipfragoks);
  return ERR_OK;
 8013afa:	2300      	movs	r3, #0
 8013afc:	e002      	b.n	8013b04 <ip4_frag+0x21c>
      goto memerr;
 8013afe:	bf00      	nop
memerr:
  MIB2_STATS_INC(mib2.ipfragfails);
  return ERR_MEM;
 8013b00:	f04f 33ff 	mov.w	r3, #4294967295
}
 8013b04:	4618      	mov	r0, r3
 8013b06:	3740      	adds	r7, #64	; 0x40
 8013b08:	46bd      	mov	sp, r7
 8013b0a:	bd80      	pop	{r7, pc}
 8013b0c:	0801871c 	.word	0x0801871c
 8013b10:	080188a8 	.word	0x080188a8
 8013b14:	08018764 	.word	0x08018764
 8013b18:	080188d0 	.word	0x080188d0
 8013b1c:	080188ec 	.word	0x080188ec
 8013b20:	08013881 	.word	0x08013881

08013b24 <ethernet_input>:
 * @see ETHARP_SUPPORT_VLAN
 * @see LWIP_HOOK_VLAN_CHECK
 */
err_t
ethernet_input(struct pbuf *p, struct netif *netif)
{
 8013b24:	b580      	push	{r7, lr}
 8013b26:	b086      	sub	sp, #24
 8013b28:	af00      	add	r7, sp, #0
 8013b2a:	6078      	str	r0, [r7, #4]
 8013b2c:	6039      	str	r1, [r7, #0]
  struct eth_hdr* ethhdr;
  u16_t type;
#if LWIP_ARP || ETHARP_SUPPORT_VLAN || LWIP_IPV6
  s16_t ip_hdr_offset = SIZEOF_ETH_HDR;
 8013b2e:	230e      	movs	r3, #14
 8013b30:	82fb      	strh	r3, [r7, #22]
#endif /* LWIP_ARP || ETHARP_SUPPORT_VLAN */

  if (p->len <= SIZEOF_ETH_HDR) {
 8013b32:	687b      	ldr	r3, [r7, #4]
 8013b34:	895b      	ldrh	r3, [r3, #10]
 8013b36:	2b0e      	cmp	r3, #14
 8013b38:	d977      	bls.n	8013c2a <ethernet_input+0x106>
    MIB2_STATS_NETIF_INC(netif, ifinerrors);
    goto free_and_return;
  }

  /* points to packet payload, which starts with an Ethernet header */
  ethhdr = (struct eth_hdr *)p->payload;
 8013b3a:	687b      	ldr	r3, [r7, #4]
 8013b3c:	685b      	ldr	r3, [r3, #4]
 8013b3e:	613b      	str	r3, [r7, #16]
     (unsigned)ethhdr->dest.addr[3], (unsigned)ethhdr->dest.addr[4], (unsigned)ethhdr->dest.addr[5],
     (unsigned)ethhdr->src.addr[0],  (unsigned)ethhdr->src.addr[1],  (unsigned)ethhdr->src.addr[2],
     (unsigned)ethhdr->src.addr[3],  (unsigned)ethhdr->src.addr[4],  (unsigned)ethhdr->src.addr[5],
     lwip_htons(ethhdr->type)));

  type = ethhdr->type;
 8013b40:	693b      	ldr	r3, [r7, #16]
 8013b42:	7b1a      	ldrb	r2, [r3, #12]
 8013b44:	7b5b      	ldrb	r3, [r3, #13]
 8013b46:	021b      	lsls	r3, r3, #8
 8013b48:	4313      	orrs	r3, r2
 8013b4a:	81fb      	strh	r3, [r7, #14]

#if LWIP_ARP_FILTER_NETIF
  netif = LWIP_ARP_FILTER_NETIF_FN(p, netif, lwip_htons(type));
#endif /* LWIP_ARP_FILTER_NETIF*/

  if (ethhdr->dest.addr[0] & 1) {
 8013b4c:	693b      	ldr	r3, [r7, #16]
 8013b4e:	781b      	ldrb	r3, [r3, #0]
 8013b50:	f003 0301 	and.w	r3, r3, #1
 8013b54:	2b00      	cmp	r3, #0
 8013b56:	d023      	beq.n	8013ba0 <ethernet_input+0x7c>
    /* this might be a multicast or broadcast packet */
    if (ethhdr->dest.addr[0] == LL_IP4_MULTICAST_ADDR_0) {
 8013b58:	693b      	ldr	r3, [r7, #16]
 8013b5a:	781b      	ldrb	r3, [r3, #0]
 8013b5c:	2b01      	cmp	r3, #1
 8013b5e:	d10f      	bne.n	8013b80 <ethernet_input+0x5c>
#if LWIP_IPV4
      if ((ethhdr->dest.addr[1] == LL_IP4_MULTICAST_ADDR_1) &&
 8013b60:	693b      	ldr	r3, [r7, #16]
 8013b62:	785b      	ldrb	r3, [r3, #1]
 8013b64:	2b00      	cmp	r3, #0
 8013b66:	d11b      	bne.n	8013ba0 <ethernet_input+0x7c>
          (ethhdr->dest.addr[2] == LL_IP4_MULTICAST_ADDR_2)) {
 8013b68:	693b      	ldr	r3, [r7, #16]
 8013b6a:	789b      	ldrb	r3, [r3, #2]
      if ((ethhdr->dest.addr[1] == LL_IP4_MULTICAST_ADDR_1) &&
 8013b6c:	2b5e      	cmp	r3, #94	; 0x5e
 8013b6e:	d117      	bne.n	8013ba0 <ethernet_input+0x7c>
        /* mark the pbuf as link-layer multicast */
        p->flags |= PBUF_FLAG_LLMCAST;
 8013b70:	687b      	ldr	r3, [r7, #4]
 8013b72:	7b5b      	ldrb	r3, [r3, #13]
 8013b74:	f043 0310 	orr.w	r3, r3, #16
 8013b78:	b2da      	uxtb	r2, r3
 8013b7a:	687b      	ldr	r3, [r7, #4]
 8013b7c:	735a      	strb	r2, [r3, #13]
 8013b7e:	e00f      	b.n	8013ba0 <ethernet_input+0x7c>
             (ethhdr->dest.addr[1] == LL_IP6_MULTICAST_ADDR_1)) {
        /* mark the pbuf as link-layer multicast */
        p->flags |= PBUF_FLAG_LLMCAST;
    }
#endif /* LWIP_IPV6 */
    else if (eth_addr_cmp(&ethhdr->dest, &ethbroadcast)) {
 8013b80:	693b      	ldr	r3, [r7, #16]
 8013b82:	2206      	movs	r2, #6
 8013b84:	4930      	ldr	r1, [pc, #192]	; (8013c48 <ethernet_input+0x124>)
 8013b86:	4618      	mov	r0, r3
 8013b88:	f001 f872 	bl	8014c70 <memcmp>
 8013b8c:	4603      	mov	r3, r0
 8013b8e:	2b00      	cmp	r3, #0
 8013b90:	d106      	bne.n	8013ba0 <ethernet_input+0x7c>
      /* mark the pbuf as link-layer broadcast */
      p->flags |= PBUF_FLAG_LLBCAST;
 8013b92:	687b      	ldr	r3, [r7, #4]
 8013b94:	7b5b      	ldrb	r3, [r3, #13]
 8013b96:	f043 0308 	orr.w	r3, r3, #8
 8013b9a:	b2da      	uxtb	r2, r3
 8013b9c:	687b      	ldr	r3, [r7, #4]
 8013b9e:	735a      	strb	r2, [r3, #13]
    }
  }

  switch (type) {
 8013ba0:	89fb      	ldrh	r3, [r7, #14]
 8013ba2:	2b08      	cmp	r3, #8
 8013ba4:	d003      	beq.n	8013bae <ethernet_input+0x8a>
 8013ba6:	f5b3 6fc1 	cmp.w	r3, #1544	; 0x608
 8013baa:	d01e      	beq.n	8013bea <ethernet_input+0xc6>
      }
#endif
      ETHARP_STATS_INC(etharp.proterr);
      ETHARP_STATS_INC(etharp.drop);
      MIB2_STATS_NETIF_INC(netif, ifinunknownprotos);
      goto free_and_return;
 8013bac:	e044      	b.n	8013c38 <ethernet_input+0x114>
      if (!(netif->flags & NETIF_FLAG_ETHARP)) {
 8013bae:	683b      	ldr	r3, [r7, #0]
 8013bb0:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 8013bb4:	f003 0308 	and.w	r3, r3, #8
 8013bb8:	2b00      	cmp	r3, #0
 8013bba:	d038      	beq.n	8013c2e <ethernet_input+0x10a>
      if ((p->len < ip_hdr_offset) || pbuf_header(p, (s16_t)-ip_hdr_offset)) {
 8013bbc:	687b      	ldr	r3, [r7, #4]
 8013bbe:	895b      	ldrh	r3, [r3, #10]
 8013bc0:	461a      	mov	r2, r3
 8013bc2:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 8013bc6:	429a      	cmp	r2, r3
 8013bc8:	db33      	blt.n	8013c32 <ethernet_input+0x10e>
 8013bca:	8afb      	ldrh	r3, [r7, #22]
 8013bcc:	425b      	negs	r3, r3
 8013bce:	b29b      	uxth	r3, r3
 8013bd0:	b21b      	sxth	r3, r3
 8013bd2:	4619      	mov	r1, r3
 8013bd4:	6878      	ldr	r0, [r7, #4]
 8013bd6:	f7fc ff8b 	bl	8010af0 <pbuf_header>
 8013bda:	4603      	mov	r3, r0
 8013bdc:	2b00      	cmp	r3, #0
 8013bde:	d128      	bne.n	8013c32 <ethernet_input+0x10e>
        ip4_input(p, netif);
 8013be0:	6839      	ldr	r1, [r7, #0]
 8013be2:	6878      	ldr	r0, [r7, #4]
 8013be4:	f7fe ff8a 	bl	8012afc <ip4_input>
      break;
 8013be8:	e01d      	b.n	8013c26 <ethernet_input+0x102>
      if (!(netif->flags & NETIF_FLAG_ETHARP)) {
 8013bea:	683b      	ldr	r3, [r7, #0]
 8013bec:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 8013bf0:	f003 0308 	and.w	r3, r3, #8
 8013bf4:	2b00      	cmp	r3, #0
 8013bf6:	d01e      	beq.n	8013c36 <ethernet_input+0x112>
      if ((p->len < ip_hdr_offset) || pbuf_header(p, (s16_t)-ip_hdr_offset)) {
 8013bf8:	687b      	ldr	r3, [r7, #4]
 8013bfa:	895b      	ldrh	r3, [r3, #10]
 8013bfc:	461a      	mov	r2, r3
 8013bfe:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 8013c02:	429a      	cmp	r2, r3
 8013c04:	db15      	blt.n	8013c32 <ethernet_input+0x10e>
 8013c06:	8afb      	ldrh	r3, [r7, #22]
 8013c08:	425b      	negs	r3, r3
 8013c0a:	b29b      	uxth	r3, r3
 8013c0c:	b21b      	sxth	r3, r3
 8013c0e:	4619      	mov	r1, r3
 8013c10:	6878      	ldr	r0, [r7, #4]
 8013c12:	f7fc ff6d 	bl	8010af0 <pbuf_header>
 8013c16:	4603      	mov	r3, r0
 8013c18:	2b00      	cmp	r3, #0
 8013c1a:	d10a      	bne.n	8013c32 <ethernet_input+0x10e>
        etharp_input(p, netif);
 8013c1c:	6839      	ldr	r1, [r7, #0]
 8013c1e:	6878      	ldr	r0, [r7, #4]
 8013c20:	f7fe f958 	bl	8011ed4 <etharp_input>
      break;
 8013c24:	bf00      	nop
  }

  /* This means the pbuf is freed or consumed,
     so the caller doesn't have to free it again */
  return ERR_OK;
 8013c26:	2300      	movs	r3, #0
 8013c28:	e00a      	b.n	8013c40 <ethernet_input+0x11c>
    goto free_and_return;
 8013c2a:	bf00      	nop
 8013c2c:	e004      	b.n	8013c38 <ethernet_input+0x114>
        goto free_and_return;
 8013c2e:	bf00      	nop
 8013c30:	e002      	b.n	8013c38 <ethernet_input+0x114>

free_and_return:
 8013c32:	bf00      	nop
 8013c34:	e000      	b.n	8013c38 <ethernet_input+0x114>
        goto free_and_return;
 8013c36:	bf00      	nop
  pbuf_free(p);
 8013c38:	6878      	ldr	r0, [r7, #4]
 8013c3a:	f7fc ff7d 	bl	8010b38 <pbuf_free>
  return ERR_OK;
 8013c3e:	2300      	movs	r3, #0
}
 8013c40:	4618      	mov	r0, r3
 8013c42:	3718      	adds	r7, #24
 8013c44:	46bd      	mov	sp, r7
 8013c46:	bd80      	pop	{r7, pc}
 8013c48:	08018b78 	.word	0x08018b78

08013c4c <ethernet_output>:
 */
err_t
ethernet_output(struct netif* netif, struct pbuf* p,
                const struct eth_addr* src, const struct eth_addr* dst,
                u16_t eth_type)
{
 8013c4c:	b580      	push	{r7, lr}
 8013c4e:	b086      	sub	sp, #24
 8013c50:	af00      	add	r7, sp, #0
 8013c52:	60f8      	str	r0, [r7, #12]
 8013c54:	60b9      	str	r1, [r7, #8]
 8013c56:	607a      	str	r2, [r7, #4]
 8013c58:	603b      	str	r3, [r7, #0]
  struct eth_hdr* ethhdr;
  u16_t eth_type_be = lwip_htons(eth_type);
 8013c5a:	8c3b      	ldrh	r3, [r7, #32]
 8013c5c:	4618      	mov	r0, r3
 8013c5e:	f7fb fe95 	bl	800f98c <lwip_htons>
 8013c62:	4603      	mov	r3, r0
 8013c64:	82fb      	strh	r3, [r7, #22]

    eth_type_be = PP_HTONS(ETHTYPE_VLAN);
  } else
#endif /* ETHARP_SUPPORT_VLAN && defined(LWIP_HOOK_VLAN_SET) */
  {
    if (pbuf_header(p, SIZEOF_ETH_HDR) != 0) {
 8013c66:	210e      	movs	r1, #14
 8013c68:	68b8      	ldr	r0, [r7, #8]
 8013c6a:	f7fc ff41 	bl	8010af0 <pbuf_header>
 8013c6e:	4603      	mov	r3, r0
 8013c70:	2b00      	cmp	r3, #0
 8013c72:	d125      	bne.n	8013cc0 <ethernet_output+0x74>
      goto pbuf_header_failed;
    }
  }

  ethhdr = (struct eth_hdr*)p->payload;
 8013c74:	68bb      	ldr	r3, [r7, #8]
 8013c76:	685b      	ldr	r3, [r3, #4]
 8013c78:	613b      	str	r3, [r7, #16]
  ethhdr->type = eth_type_be;
 8013c7a:	693b      	ldr	r3, [r7, #16]
 8013c7c:	8afa      	ldrh	r2, [r7, #22]
 8013c7e:	819a      	strh	r2, [r3, #12]
  ETHADDR32_COPY(&ethhdr->dest, dst);
 8013c80:	693b      	ldr	r3, [r7, #16]
 8013c82:	2206      	movs	r2, #6
 8013c84:	6839      	ldr	r1, [r7, #0]
 8013c86:	4618      	mov	r0, r3
 8013c88:	f001 f801 	bl	8014c8e <memcpy>
  ETHADDR16_COPY(&ethhdr->src,  src);
 8013c8c:	693b      	ldr	r3, [r7, #16]
 8013c8e:	3306      	adds	r3, #6
 8013c90:	2206      	movs	r2, #6
 8013c92:	6879      	ldr	r1, [r7, #4]
 8013c94:	4618      	mov	r0, r3
 8013c96:	f000 fffa 	bl	8014c8e <memcpy>

  LWIP_ASSERT("netif->hwaddr_len must be 6 for ethernet_output!",
 8013c9a:	68fb      	ldr	r3, [r7, #12]
 8013c9c:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8013ca0:	2b06      	cmp	r3, #6
 8013ca2:	d006      	beq.n	8013cb2 <ethernet_output+0x66>
 8013ca4:	4b0a      	ldr	r3, [pc, #40]	; (8013cd0 <ethernet_output+0x84>)
 8013ca6:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8013caa:	490a      	ldr	r1, [pc, #40]	; (8013cd4 <ethernet_output+0x88>)
 8013cac:	480a      	ldr	r0, [pc, #40]	; (8013cd8 <ethernet_output+0x8c>)
 8013cae:	f001 fcf7 	bl	80156a0 <iprintf>
    (netif->hwaddr_len == ETH_HWADDR_LEN));
  LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE,
    ("ethernet_output: sending packet %p\n", (void *)p));

  /* send the packet */
  return netif->linkoutput(netif, p);
 8013cb2:	68fb      	ldr	r3, [r7, #12]
 8013cb4:	699b      	ldr	r3, [r3, #24]
 8013cb6:	68b9      	ldr	r1, [r7, #8]
 8013cb8:	68f8      	ldr	r0, [r7, #12]
 8013cba:	4798      	blx	r3
 8013cbc:	4603      	mov	r3, r0
 8013cbe:	e002      	b.n	8013cc6 <ethernet_output+0x7a>
      goto pbuf_header_failed;
 8013cc0:	bf00      	nop

pbuf_header_failed:
  LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_SERIOUS,
    ("ethernet_output: could not allocate room for header.\n"));
  LINK_STATS_INC(link.lenerr);
  return ERR_BUF;
 8013cc2:	f06f 0301 	mvn.w	r3, #1
}
 8013cc6:	4618      	mov	r0, r3
 8013cc8:	3718      	adds	r7, #24
 8013cca:	46bd      	mov	sp, r7
 8013ccc:	bd80      	pop	{r7, pc}
 8013cce:	bf00      	nop
 8013cd0:	0801890c 	.word	0x0801890c
 8013cd4:	08018944 	.word	0x08018944
 8013cd8:	08018978 	.word	0x08018978

08013cdc <MX_USB_DEVICE_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_DEVICE_Init(void)
{
 8013cdc:	b580      	push	{r7, lr}
 8013cde:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_DEVICE_Init_PreTreatment */

  /* USER CODE END USB_DEVICE_Init_PreTreatment */

  /* Init Device Library, add supported class and start the library. */
  if (USBD_Init(&hUsbDeviceFS, &FS_Desc, DEVICE_FS) != USBD_OK)
 8013ce0:	2200      	movs	r2, #0
 8013ce2:	4912      	ldr	r1, [pc, #72]	; (8013d2c <MX_USB_DEVICE_Init+0x50>)
 8013ce4:	4812      	ldr	r0, [pc, #72]	; (8013d30 <MX_USB_DEVICE_Init+0x54>)
 8013ce6:	f7fa fbe2 	bl	800e4ae <USBD_Init>
 8013cea:	4603      	mov	r3, r0
 8013cec:	2b00      	cmp	r3, #0
 8013cee:	d001      	beq.n	8013cf4 <MX_USB_DEVICE_Init+0x18>
  {
    Error_Handler();
 8013cf0:	f7ee f8ec 	bl	8001ecc <Error_Handler>
  }
  if (USBD_RegisterClass(&hUsbDeviceFS, &USBD_CDC) != USBD_OK)
 8013cf4:	490f      	ldr	r1, [pc, #60]	; (8013d34 <MX_USB_DEVICE_Init+0x58>)
 8013cf6:	480e      	ldr	r0, [pc, #56]	; (8013d30 <MX_USB_DEVICE_Init+0x54>)
 8013cf8:	f7fa fc04 	bl	800e504 <USBD_RegisterClass>
 8013cfc:	4603      	mov	r3, r0
 8013cfe:	2b00      	cmp	r3, #0
 8013d00:	d001      	beq.n	8013d06 <MX_USB_DEVICE_Init+0x2a>
  {
    Error_Handler();
 8013d02:	f7ee f8e3 	bl	8001ecc <Error_Handler>
  }
  if (USBD_CDC_RegisterInterface(&hUsbDeviceFS, &USBD_Interface_fops_FS) != USBD_OK)
 8013d06:	490c      	ldr	r1, [pc, #48]	; (8013d38 <MX_USB_DEVICE_Init+0x5c>)
 8013d08:	4809      	ldr	r0, [pc, #36]	; (8013d30 <MX_USB_DEVICE_Init+0x54>)
 8013d0a:	f7fa fb35 	bl	800e378 <USBD_CDC_RegisterInterface>
 8013d0e:	4603      	mov	r3, r0
 8013d10:	2b00      	cmp	r3, #0
 8013d12:	d001      	beq.n	8013d18 <MX_USB_DEVICE_Init+0x3c>
  {
    Error_Handler();
 8013d14:	f7ee f8da 	bl	8001ecc <Error_Handler>
  }
  if (USBD_Start(&hUsbDeviceFS) != USBD_OK)
 8013d18:	4805      	ldr	r0, [pc, #20]	; (8013d30 <MX_USB_DEVICE_Init+0x54>)
 8013d1a:	f7fa fc0c 	bl	800e536 <USBD_Start>
 8013d1e:	4603      	mov	r3, r0
 8013d20:	2b00      	cmp	r3, #0
 8013d22:	d001      	beq.n	8013d28 <MX_USB_DEVICE_Init+0x4c>
  {
    Error_Handler();
 8013d24:	f7ee f8d2 	bl	8001ecc <Error_Handler>
  }

  /* USER CODE BEGIN USB_DEVICE_Init_PostTreatment */

  /* USER CODE END USB_DEVICE_Init_PostTreatment */
}
 8013d28:	bf00      	nop
 8013d2a:	bd80      	pop	{r7, pc}
 8013d2c:	20000248 	.word	0x20000248
 8013d30:	20007724 	.word	0x20007724
 8013d34:	2000001c 	.word	0x2000001c
 8013d38:	20000238 	.word	0x20000238

08013d3c <LL_TIM_EnableCounter>:
{
 8013d3c:	b480      	push	{r7}
 8013d3e:	b083      	sub	sp, #12
 8013d40:	af00      	add	r7, sp, #0
 8013d42:	6078      	str	r0, [r7, #4]
  SET_BIT(TIMx->CR1, TIM_CR1_CEN);
 8013d44:	687b      	ldr	r3, [r7, #4]
 8013d46:	681b      	ldr	r3, [r3, #0]
 8013d48:	f043 0201 	orr.w	r2, r3, #1
 8013d4c:	687b      	ldr	r3, [r7, #4]
 8013d4e:	601a      	str	r2, [r3, #0]
}
 8013d50:	bf00      	nop
 8013d52:	370c      	adds	r7, #12
 8013d54:	46bd      	mov	sp, r7
 8013d56:	bc80      	pop	{r7}
 8013d58:	4770      	bx	lr

08013d5a <LL_TIM_ClearFlag_UPDATE>:
{
 8013d5a:	b480      	push	{r7}
 8013d5c:	b083      	sub	sp, #12
 8013d5e:	af00      	add	r7, sp, #0
 8013d60:	6078      	str	r0, [r7, #4]
  WRITE_REG(TIMx->SR, ~(TIM_SR_UIF));
 8013d62:	687b      	ldr	r3, [r7, #4]
 8013d64:	f06f 0201 	mvn.w	r2, #1
 8013d68:	611a      	str	r2, [r3, #16]
}
 8013d6a:	bf00      	nop
 8013d6c:	370c      	adds	r7, #12
 8013d6e:	46bd      	mov	sp, r7
 8013d70:	bc80      	pop	{r7}
 8013d72:	4770      	bx	lr

08013d74 <LL_GPIO_ResetOutputPin>:
  *         @arg @ref LL_GPIO_PIN_15
  *         @arg @ref LL_GPIO_PIN_ALL
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_ResetOutputPin(GPIO_TypeDef *GPIOx, uint32_t PinMask)
{
 8013d74:	b480      	push	{r7}
 8013d76:	b083      	sub	sp, #12
 8013d78:	af00      	add	r7, sp, #0
 8013d7a:	6078      	str	r0, [r7, #4]
 8013d7c:	6039      	str	r1, [r7, #0]
  WRITE_REG(GPIOx->BSRR, (PinMask << 16));
 8013d7e:	683b      	ldr	r3, [r7, #0]
 8013d80:	041a      	lsls	r2, r3, #16
 8013d82:	687b      	ldr	r3, [r7, #4]
 8013d84:	619a      	str	r2, [r3, #24]
}
 8013d86:	bf00      	nop
 8013d88:	370c      	adds	r7, #12
 8013d8a:	46bd      	mov	sp, r7
 8013d8c:	bc80      	pop	{r7}
 8013d8e:	4770      	bx	lr

08013d90 <CDC_Init_FS>:
/**
 * @brief  Initializes the CDC media low layer over the FS USB IP
 * @retval USBD_OK if all operations are OK else USBD_FAIL
 */
static int8_t CDC_Init_FS(void)
{
 8013d90:	b580      	push	{r7, lr}
 8013d92:	af00      	add	r7, sp, #0
	/* USER CODE BEGIN 3 */
	/* Set Application Buffers */
	USBD_CDC_SetTxBuffer(&hUsbDeviceFS, UserTxBufferFS, 0);
 8013d94:	2200      	movs	r2, #0
 8013d96:	4905      	ldr	r1, [pc, #20]	; (8013dac <CDC_Init_FS+0x1c>)
 8013d98:	4805      	ldr	r0, [pc, #20]	; (8013db0 <CDC_Init_FS+0x20>)
 8013d9a:	f7fa fb03 	bl	800e3a4 <USBD_CDC_SetTxBuffer>
	USBD_CDC_SetRxBuffer(&hUsbDeviceFS, UserRxBufferFS);
 8013d9e:	4905      	ldr	r1, [pc, #20]	; (8013db4 <CDC_Init_FS+0x24>)
 8013da0:	4803      	ldr	r0, [pc, #12]	; (8013db0 <CDC_Init_FS+0x20>)
 8013da2:	f7fa fb18 	bl	800e3d6 <USBD_CDC_SetRxBuffer>
	return (USBD_OK);
 8013da6:	2300      	movs	r3, #0
	/* USER CODE END 3 */
}
 8013da8:	4618      	mov	r0, r3
 8013daa:	bd80      	pop	{r7, pc}
 8013dac:	20007be0 	.word	0x20007be0
 8013db0:	20007724 	.word	0x20007724
 8013db4:	20007ab4 	.word	0x20007ab4

08013db8 <CDC_DeInit_FS>:
/**
 * @brief  DeInitializes the CDC media low layer
 * @retval USBD_OK if all operations are OK else USBD_FAIL
 */
static int8_t CDC_DeInit_FS(void)
{
 8013db8:	b480      	push	{r7}
 8013dba:	af00      	add	r7, sp, #0
	/* USER CODE BEGIN 4 */
	return (USBD_OK);
 8013dbc:	2300      	movs	r3, #0
	/* USER CODE END 4 */
}
 8013dbe:	4618      	mov	r0, r3
 8013dc0:	46bd      	mov	sp, r7
 8013dc2:	bc80      	pop	{r7}
 8013dc4:	4770      	bx	lr
	...

08013dc8 <CDC_Control_FS>:
 * @param  pbuf: Buffer containing command data (request parameters)
 * @param  length: Number of data to be sent (in bytes)
 * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
 */
static int8_t CDC_Control_FS(uint8_t cmd, uint8_t *pbuf, uint16_t length)
{
 8013dc8:	b480      	push	{r7}
 8013dca:	b083      	sub	sp, #12
 8013dcc:	af00      	add	r7, sp, #0
 8013dce:	4603      	mov	r3, r0
 8013dd0:	6039      	str	r1, [r7, #0]
 8013dd2:	71fb      	strb	r3, [r7, #7]
 8013dd4:	4613      	mov	r3, r2
 8013dd6:	80bb      	strh	r3, [r7, #4]
	/* USER CODE BEGIN 5 */
	switch (cmd)
 8013dd8:	79fb      	ldrb	r3, [r7, #7]
 8013dda:	2b23      	cmp	r3, #35	; 0x23
 8013ddc:	d84a      	bhi.n	8013e74 <CDC_Control_FS+0xac>
 8013dde:	a201      	add	r2, pc, #4	; (adr r2, 8013de4 <CDC_Control_FS+0x1c>)
 8013de0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8013de4:	08013e75 	.word	0x08013e75
 8013de8:	08013e75 	.word	0x08013e75
 8013dec:	08013e75 	.word	0x08013e75
 8013df0:	08013e75 	.word	0x08013e75
 8013df4:	08013e75 	.word	0x08013e75
 8013df8:	08013e75 	.word	0x08013e75
 8013dfc:	08013e75 	.word	0x08013e75
 8013e00:	08013e75 	.word	0x08013e75
 8013e04:	08013e75 	.word	0x08013e75
 8013e08:	08013e75 	.word	0x08013e75
 8013e0c:	08013e75 	.word	0x08013e75
 8013e10:	08013e75 	.word	0x08013e75
 8013e14:	08013e75 	.word	0x08013e75
 8013e18:	08013e75 	.word	0x08013e75
 8013e1c:	08013e75 	.word	0x08013e75
 8013e20:	08013e75 	.word	0x08013e75
 8013e24:	08013e75 	.word	0x08013e75
 8013e28:	08013e75 	.word	0x08013e75
 8013e2c:	08013e75 	.word	0x08013e75
 8013e30:	08013e75 	.word	0x08013e75
 8013e34:	08013e75 	.word	0x08013e75
 8013e38:	08013e75 	.word	0x08013e75
 8013e3c:	08013e75 	.word	0x08013e75
 8013e40:	08013e75 	.word	0x08013e75
 8013e44:	08013e75 	.word	0x08013e75
 8013e48:	08013e75 	.word	0x08013e75
 8013e4c:	08013e75 	.word	0x08013e75
 8013e50:	08013e75 	.word	0x08013e75
 8013e54:	08013e75 	.word	0x08013e75
 8013e58:	08013e75 	.word	0x08013e75
 8013e5c:	08013e75 	.word	0x08013e75
 8013e60:	08013e75 	.word	0x08013e75
 8013e64:	08013e75 	.word	0x08013e75
 8013e68:	08013e75 	.word	0x08013e75
 8013e6c:	08013e75 	.word	0x08013e75
 8013e70:	08013e75 	.word	0x08013e75
	case CDC_SEND_BREAK:

		break;

	default:
		break;
 8013e74:	bf00      	nop
	}

	return (USBD_OK);
 8013e76:	2300      	movs	r3, #0
	/* USER CODE END 5 */
}
 8013e78:	4618      	mov	r0, r3
 8013e7a:	370c      	adds	r7, #12
 8013e7c:	46bd      	mov	sp, r7
 8013e7e:	bc80      	pop	{r7}
 8013e80:	4770      	bx	lr
 8013e82:	bf00      	nop

08013e84 <CDC_Receive_FS>:
 * @param  Buf: Buffer of data to be received
 * @param  Len: Number of data received (in bytes)
 * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
 */
static int8_t CDC_Receive_FS(uint8_t *Buf, uint32_t *Len)
{
 8013e84:	b580      	push	{r7, lr}
 8013e86:	b086      	sub	sp, #24
 8013e88:	af02      	add	r7, sp, #8
 8013e8a:	6078      	str	r0, [r7, #4]
 8013e8c:	6039      	str	r1, [r7, #0]
	/* USER CODE BEGIN 6 */
	USBD_CDC_SetRxBuffer(&hUsbDeviceFS, &Buf[0]);
 8013e8e:	6879      	ldr	r1, [r7, #4]
 8013e90:	48c8      	ldr	r0, [pc, #800]	; (80141b4 <CDC_Receive_FS+0x330>)
 8013e92:	f7fa faa0 	bl	800e3d6 <USBD_CDC_SetRxBuffer>
	USBD_CDC_ReceivePacket(&hUsbDeviceFS);
 8013e96:	48c7      	ldr	r0, [pc, #796]	; (80141b4 <CDC_Receive_FS+0x330>)
 8013e98:	f7fa fadf 	bl	800e45a <USBD_CDC_ReceivePacket>
	// WebMMS S Version
	if (UFlag == 0)
 8013e9c:	4bc6      	ldr	r3, [pc, #792]	; (80141b8 <CDC_Receive_FS+0x334>)
 8013e9e:	781b      	ldrb	r3, [r3, #0]
 8013ea0:	2b00      	cmp	r3, #0
 8013ea2:	f040 820b 	bne.w	80142bc <CDC_Receive_FS+0x438>
	{
		// UI INPUT DATA
		if (Buf[0] == '#')
 8013ea6:	687b      	ldr	r3, [r7, #4]
 8013ea8:	781b      	ldrb	r3, [r3, #0]
 8013eaa:	2b23      	cmp	r3, #35	; 0x23
 8013eac:	f040 80c9 	bne.w	8014042 <CDC_Receive_FS+0x1be>
		{
			if (strncmp(Buf, "#fuck", 4) == 0) // TEST code
 8013eb0:	2204      	movs	r2, #4
 8013eb2:	49c2      	ldr	r1, [pc, #776]	; (80141bc <CDC_Receive_FS+0x338>)
 8013eb4:	6878      	ldr	r0, [r7, #4]
 8013eb6:	f001 fc3b 	bl	8015730 <strncmp>
 8013eba:	4603      	mov	r3, r0
 8013ebc:	2b00      	cmp	r3, #0
 8013ebe:	d103      	bne.n	8013ec8 <CDC_Receive_FS+0x44>
			{
				HAL_GPIO_TogglePin(LD1_GPIO_Port, LD1_Pin);
 8013ec0:	2101      	movs	r1, #1
 8013ec2:	48bf      	ldr	r0, [pc, #764]	; (80141c0 <CDC_Receive_FS+0x33c>)
 8013ec4:	f7f2 ff61 	bl	8006d8a <HAL_GPIO_TogglePin>
			}
			if (strncmp(Buf, "#shoot", 6) == 0) // USB 2.0
 8013ec8:	2206      	movs	r2, #6
 8013eca:	49be      	ldr	r1, [pc, #760]	; (80141c4 <CDC_Receive_FS+0x340>)
 8013ecc:	6878      	ldr	r0, [r7, #4]
 8013ece:	f001 fc2f 	bl	8015730 <strncmp>
 8013ed2:	4603      	mov	r3, r0
 8013ed4:	2b00      	cmp	r3, #0
 8013ed6:	d115      	bne.n	8013f04 <CDC_Receive_FS+0x80>
			{
				HAL_GPIO_WritePin(SIG_AUTOFOCUS_GPIO_Port, SIG_AUTOFOCUS_Pin,
 8013ed8:	2201      	movs	r2, #1
 8013eda:	2120      	movs	r1, #32
 8013edc:	48ba      	ldr	r0, [pc, #744]	; (80141c8 <CDC_Receive_FS+0x344>)
 8013ede:	f7f2 ff3c 	bl	8006d5a <HAL_GPIO_WritePin>
						SET);
				HAL_GPIO_WritePin(SIG_SHUTTER_GPIO_Port, SIG_SHUTTER_Pin, SET);
 8013ee2:	2201      	movs	r2, #1
 8013ee4:	2110      	movs	r1, #16
 8013ee6:	48b8      	ldr	r0, [pc, #736]	; (80141c8 <CDC_Receive_FS+0x344>)
 8013ee8:	f7f2 ff37 	bl	8006d5a <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(STROBE_DRV_GPIO_Port, STROBE_DRV_Pin, RESET);
 8013eec:	2200      	movs	r2, #0
 8013eee:	f44f 7100 	mov.w	r1, #512	; 0x200
 8013ef2:	48b6      	ldr	r0, [pc, #728]	; (80141cc <CDC_Receive_FS+0x348>)
 8013ef4:	f7f2 ff31 	bl	8006d5a <HAL_GPIO_WritePin>
				LL_TIM_ClearFlag_UPDATE(TIM3);
 8013ef8:	48b5      	ldr	r0, [pc, #724]	; (80141d0 <CDC_Receive_FS+0x34c>)
 8013efa:	f7ff ff2e 	bl	8013d5a <LL_TIM_ClearFlag_UPDATE>
				LL_TIM_EnableCounter(TIM3);
 8013efe:	48b4      	ldr	r0, [pc, #720]	; (80141d0 <CDC_Receive_FS+0x34c>)
 8013f00:	f7ff ff1c 	bl	8013d3c <LL_TIM_EnableCounter>
			}
			if (strncmp(Buf, "#USB2", 5) == 0) // USB 2.0
 8013f04:	2205      	movs	r2, #5
 8013f06:	49b3      	ldr	r1, [pc, #716]	; (80141d4 <CDC_Receive_FS+0x350>)
 8013f08:	6878      	ldr	r0, [r7, #4]
 8013f0a:	f001 fc11 	bl	8015730 <strncmp>
 8013f0e:	4603      	mov	r3, r0
 8013f10:	2b00      	cmp	r3, #0
 8013f12:	d106      	bne.n	8013f22 <CDC_Receive_FS+0x9e>
			{
				CDC_Transmit_FS("USB Select 2.0\r\n\r\n", 16);
 8013f14:	2110      	movs	r1, #16
 8013f16:	48b0      	ldr	r0, [pc, #704]	; (80141d8 <CDC_Receive_FS+0x354>)
 8013f18:	f000 fa32 	bl	8014380 <CDC_Transmit_FS>
				UFlag = 8;
 8013f1c:	4ba6      	ldr	r3, [pc, #664]	; (80141b8 <CDC_Receive_FS+0x334>)
 8013f1e:	2208      	movs	r2, #8
 8013f20:	701a      	strb	r2, [r3, #0]
			}
			if (strncmp(Buf, "#USB3", 5) == 0) // USB 3.0
 8013f22:	2205      	movs	r2, #5
 8013f24:	49ad      	ldr	r1, [pc, #692]	; (80141dc <CDC_Receive_FS+0x358>)
 8013f26:	6878      	ldr	r0, [r7, #4]
 8013f28:	f001 fc02 	bl	8015730 <strncmp>
 8013f2c:	4603      	mov	r3, r0
 8013f2e:	2b00      	cmp	r3, #0
 8013f30:	d106      	bne.n	8013f40 <CDC_Receive_FS+0xbc>
			{
				CDC_Transmit_FS("USB Select 3.0\r\n\r\n", 16);
 8013f32:	2110      	movs	r1, #16
 8013f34:	48aa      	ldr	r0, [pc, #680]	; (80141e0 <CDC_Receive_FS+0x35c>)
 8013f36:	f000 fa23 	bl	8014380 <CDC_Transmit_FS>
				UFlag = 9;
 8013f3a:	4b9f      	ldr	r3, [pc, #636]	; (80141b8 <CDC_Receive_FS+0x334>)
 8013f3c:	2209      	movs	r2, #9
 8013f3e:	701a      	strb	r2, [r3, #0]
			}
			if (strncmp(Buf, "#dparam", 7) == 0) // Set Radius Parameter
 8013f40:	2207      	movs	r2, #7
 8013f42:	49a8      	ldr	r1, [pc, #672]	; (80141e4 <CDC_Receive_FS+0x360>)
 8013f44:	6878      	ldr	r0, [r7, #4]
 8013f46:	f001 fbf3 	bl	8015730 <strncmp>
 8013f4a:	4603      	mov	r3, r0
 8013f4c:	2b00      	cmp	r3, #0
 8013f4e:	d106      	bne.n	8013f5e <CDC_Receive_FS+0xda>
			{
				CDC_Transmit_FS("Input wheel radius.. > ", 23);
 8013f50:	2117      	movs	r1, #23
 8013f52:	48a5      	ldr	r0, [pc, #660]	; (80141e8 <CDC_Receive_FS+0x364>)
 8013f54:	f000 fa14 	bl	8014380 <CDC_Transmit_FS>
				UFlag = 2;
 8013f58:	4b97      	ldr	r3, [pc, #604]	; (80141b8 <CDC_Receive_FS+0x334>)
 8013f5a:	2202      	movs	r2, #2
 8013f5c:	701a      	strb	r2, [r3, #0]
			}
			if (strncmp(Buf, "#dsave", 6) == 0) // Save Parameter
 8013f5e:	2206      	movs	r2, #6
 8013f60:	49a2      	ldr	r1, [pc, #648]	; (80141ec <CDC_Receive_FS+0x368>)
 8013f62:	6878      	ldr	r0, [r7, #4]
 8013f64:	f001 fbe4 	bl	8015730 <strncmp>
 8013f68:	4603      	mov	r3, r0
 8013f6a:	2b00      	cmp	r3, #0
 8013f6c:	d106      	bne.n	8013f7c <CDC_Receive_FS+0xf8>
			{
				CDC_Transmit_FS("Saving current param...\r\n", 25);
 8013f6e:	2119      	movs	r1, #25
 8013f70:	489f      	ldr	r0, [pc, #636]	; (80141f0 <CDC_Receive_FS+0x36c>)
 8013f72:	f000 fa05 	bl	8014380 <CDC_Transmit_FS>
				UFlag = 7;
 8013f76:	4b90      	ldr	r3, [pc, #576]	; (80141b8 <CDC_Receive_FS+0x334>)
 8013f78:	2207      	movs	r2, #7
 8013f7a:	701a      	strb	r2, [r3, #0]
			}
			if (strncmp(Buf, "#setcds", 7) == 0) // Save Parameter
 8013f7c:	2207      	movs	r2, #7
 8013f7e:	499d      	ldr	r1, [pc, #628]	; (80141f4 <CDC_Receive_FS+0x370>)
 8013f80:	6878      	ldr	r0, [r7, #4]
 8013f82:	f001 fbd5 	bl	8015730 <strncmp>
 8013f86:	4603      	mov	r3, r0
 8013f88:	2b00      	cmp	r3, #0
 8013f8a:	d110      	bne.n	8013fae <CDC_Receive_FS+0x12a>
			{
				CDC_Transmit_FS("Set Number of CDS Sensor...\r\n", 29);
 8013f8c:	211d      	movs	r1, #29
 8013f8e:	489a      	ldr	r0, [pc, #616]	; (80141f8 <CDC_Receive_FS+0x374>)
 8013f90:	f000 f9f6 	bl	8014380 <CDC_Transmit_FS>
				char data = Buf[7];
 8013f94:	687b      	ldr	r3, [r7, #4]
 8013f96:	3307      	adds	r3, #7
 8013f98:	781b      	ldrb	r3, [r3, #0]
 8013f9a:	737b      	strb	r3, [r7, #13]
				setcdsvalue = atoi(&data);
 8013f9c:	f107 030d 	add.w	r3, r7, #13
 8013fa0:	4618      	mov	r0, r3
 8013fa2:	f000 fe2d 	bl	8014c00 <atoi>
 8013fa6:	4603      	mov	r3, r0
 8013fa8:	b2da      	uxtb	r2, r3
 8013faa:	4b94      	ldr	r3, [pc, #592]	; (80141fc <CDC_Receive_FS+0x378>)
 8013fac:	701a      	strb	r2, [r3, #0]
			}
			if (strncmp(Buf, "#stget", 6) == 0) // Save Parameter
 8013fae:	2206      	movs	r2, #6
 8013fb0:	4993      	ldr	r1, [pc, #588]	; (8014200 <CDC_Receive_FS+0x37c>)
 8013fb2:	6878      	ldr	r0, [r7, #4]
 8013fb4:	f001 fbbc 	bl	8015730 <strncmp>
 8013fb8:	4603      	mov	r3, r0
 8013fba:	2b00      	cmp	r3, #0
 8013fbc:	d11b      	bne.n	8013ff6 <CDC_Receive_FS+0x172>
			{
				sprintf(UTxbuf, "#st,%d,%d,%d,%d\r\n", stb0, stb1, stb2, stb3);
 8013fbe:	4b91      	ldr	r3, [pc, #580]	; (8014204 <CDC_Receive_FS+0x380>)
 8013fc0:	881b      	ldrh	r3, [r3, #0]
 8013fc2:	4619      	mov	r1, r3
 8013fc4:	4b90      	ldr	r3, [pc, #576]	; (8014208 <CDC_Receive_FS+0x384>)
 8013fc6:	881b      	ldrh	r3, [r3, #0]
 8013fc8:	4618      	mov	r0, r3
 8013fca:	4b90      	ldr	r3, [pc, #576]	; (801420c <CDC_Receive_FS+0x388>)
 8013fcc:	881b      	ldrh	r3, [r3, #0]
 8013fce:	461a      	mov	r2, r3
 8013fd0:	4b8f      	ldr	r3, [pc, #572]	; (8014210 <CDC_Receive_FS+0x38c>)
 8013fd2:	881b      	ldrh	r3, [r3, #0]
 8013fd4:	9301      	str	r3, [sp, #4]
 8013fd6:	9200      	str	r2, [sp, #0]
 8013fd8:	4603      	mov	r3, r0
 8013fda:	460a      	mov	r2, r1
 8013fdc:	498d      	ldr	r1, [pc, #564]	; (8014214 <CDC_Receive_FS+0x390>)
 8013fde:	488e      	ldr	r0, [pc, #568]	; (8014218 <CDC_Receive_FS+0x394>)
 8013fe0:	f001 fb86 	bl	80156f0 <siprintf>
				CDC_Transmit_FS(UTxbuf, strlen(UTxbuf));
 8013fe4:	488c      	ldr	r0, [pc, #560]	; (8014218 <CDC_Receive_FS+0x394>)
 8013fe6:	f7ec f8ef 	bl	80001c8 <strlen>
 8013fea:	4603      	mov	r3, r0
 8013fec:	b29b      	uxth	r3, r3
 8013fee:	4619      	mov	r1, r3
 8013ff0:	4889      	ldr	r0, [pc, #548]	; (8014218 <CDC_Receive_FS+0x394>)
 8013ff2:	f000 f9c5 	bl	8014380 <CDC_Transmit_FS>
			}
			if (strncmp(Buf, "#stinit", 7) == 0) // Save Parameter
 8013ff6:	2207      	movs	r2, #7
 8013ff8:	4988      	ldr	r1, [pc, #544]	; (801421c <CDC_Receive_FS+0x398>)
 8013ffa:	6878      	ldr	r0, [r7, #4]
 8013ffc:	f001 fb98 	bl	8015730 <strncmp>
 8014000:	4603      	mov	r3, r0
 8014002:	2b00      	cmp	r3, #0
 8014004:	f040 819a 	bne.w	801433c <CDC_Receive_FS+0x4b8>
			{
				stb0 = 0;
 8014008:	4b7e      	ldr	r3, [pc, #504]	; (8014204 <CDC_Receive_FS+0x380>)
 801400a:	2200      	movs	r2, #0
 801400c:	801a      	strh	r2, [r3, #0]
				stb1 = 0;
 801400e:	4b7e      	ldr	r3, [pc, #504]	; (8014208 <CDC_Receive_FS+0x384>)
 8014010:	2200      	movs	r2, #0
 8014012:	801a      	strh	r2, [r3, #0]
				stb2 = 0;
 8014014:	4b7d      	ldr	r3, [pc, #500]	; (801420c <CDC_Receive_FS+0x388>)
 8014016:	2200      	movs	r2, #0
 8014018:	801a      	strh	r2, [r3, #0]
				stb3 = 0;
 801401a:	4b7d      	ldr	r3, [pc, #500]	; (8014210 <CDC_Receive_FS+0x38c>)
 801401c:	2200      	movs	r2, #0
 801401e:	801a      	strh	r2, [r3, #0]
				stb_all = 0;
 8014020:	4b7f      	ldr	r3, [pc, #508]	; (8014220 <CDC_Receive_FS+0x39c>)
 8014022:	2200      	movs	r2, #0
 8014024:	801a      	strh	r2, [r3, #0]
				LL_GPIO_ResetOutputPin(LD1_GPIO_Port, LD1_Pin);
 8014026:	2101      	movs	r1, #1
 8014028:	4865      	ldr	r0, [pc, #404]	; (80141c0 <CDC_Receive_FS+0x33c>)
 801402a:	f7ff fea3 	bl	8013d74 <LL_GPIO_ResetOutputPin>
				LL_GPIO_ResetOutputPin(LD2_GPIO_Port, LD2_Pin);
 801402e:	2180      	movs	r1, #128	; 0x80
 8014030:	4863      	ldr	r0, [pc, #396]	; (80141c0 <CDC_Receive_FS+0x33c>)
 8014032:	f7ff fe9f 	bl	8013d74 <LL_GPIO_ResetOutputPin>
				LL_GPIO_ResetOutputPin(LD3_GPIO_Port, LD3_Pin);
 8014036:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 801403a:	4861      	ldr	r0, [pc, #388]	; (80141c0 <CDC_Receive_FS+0x33c>)
 801403c:	f7ff fe9a 	bl	8013d74 <LL_GPIO_ResetOutputPin>
 8014040:	e17c      	b.n	801433c <CDC_Receive_FS+0x4b8>
				//LL_GPIO_WriteOutputPort(GPIOx, PortValue);
			}
		}
		else
		{
			switch (Buf[0])
 8014042:	687b      	ldr	r3, [r7, #4]
 8014044:	781b      	ldrb	r3, [r3, #0]
 8014046:	3b32      	subs	r3, #50	; 0x32
 8014048:	2b46      	cmp	r3, #70	; 0x46
 801404a:	f200 812c 	bhi.w	80142a6 <CDC_Receive_FS+0x422>
 801404e:	a201      	add	r2, pc, #4	; (adr r2, 8014054 <CDC_Receive_FS+0x1d0>)
 8014050:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8014054:	08014241 	.word	0x08014241
 8014058:	08014249 	.word	0x08014249
 801405c:	080142a7 	.word	0x080142a7
 8014060:	080142a7 	.word	0x080142a7
 8014064:	080142a7 	.word	0x080142a7
 8014068:	080142a7 	.word	0x080142a7
 801406c:	080142a7 	.word	0x080142a7
 8014070:	080142a7 	.word	0x080142a7
 8014074:	080142a7 	.word	0x080142a7
 8014078:	080142a7 	.word	0x080142a7
 801407c:	080142a7 	.word	0x080142a7
 8014080:	080142a7 	.word	0x080142a7
 8014084:	080142a7 	.word	0x080142a7
 8014088:	080142a7 	.word	0x080142a7
 801408c:	080142a7 	.word	0x080142a7
 8014090:	08014275 	.word	0x08014275
 8014094:	080142a7 	.word	0x080142a7
 8014098:	080141ab 	.word	0x080141ab
 801409c:	080141a3 	.word	0x080141a3
 80140a0:	080142a7 	.word	0x080142a7
 80140a4:	08014251 	.word	0x08014251
 80140a8:	080142a7 	.word	0x080142a7
 80140ac:	080142a7 	.word	0x080142a7
 80140b0:	08014193 	.word	0x08014193
 80140b4:	080142a7 	.word	0x080142a7
 80140b8:	080142a7 	.word	0x080142a7
 80140bc:	0801419b 	.word	0x0801419b
 80140c0:	08014171 	.word	0x08014171
 80140c4:	080142a7 	.word	0x080142a7
 80140c8:	080142a7 	.word	0x080142a7
 80140cc:	0801418b 	.word	0x0801418b
 80140d0:	080142a7 	.word	0x080142a7
 80140d4:	08014275 	.word	0x08014275
 80140d8:	08014239 	.word	0x08014239
 80140dc:	08014297 	.word	0x08014297
 80140e0:	080142a7 	.word	0x080142a7
 80140e4:	0801418b 	.word	0x0801418b
 80140e8:	08014193 	.word	0x08014193
 80140ec:	08014231 	.word	0x08014231
 80140f0:	080142a7 	.word	0x080142a7
 80140f4:	080142a7 	.word	0x080142a7
 80140f8:	080142a7 	.word	0x080142a7
 80140fc:	080142a7 	.word	0x080142a7
 8014100:	080142a7 	.word	0x080142a7
 8014104:	080142a7 	.word	0x080142a7
 8014108:	080142a7 	.word	0x080142a7
 801410c:	080142a7 	.word	0x080142a7
 8014110:	08014275 	.word	0x08014275
 8014114:	080142a7 	.word	0x080142a7
 8014118:	080141ab 	.word	0x080141ab
 801411c:	080141a3 	.word	0x080141a3
 8014120:	080142a7 	.word	0x080142a7
 8014124:	08014251 	.word	0x08014251
 8014128:	080142a7 	.word	0x080142a7
 801412c:	080142a7 	.word	0x080142a7
 8014130:	08014193 	.word	0x08014193
 8014134:	080142a7 	.word	0x080142a7
 8014138:	080142a7 	.word	0x080142a7
 801413c:	0801419b 	.word	0x0801419b
 8014140:	08014171 	.word	0x08014171
 8014144:	080142a7 	.word	0x080142a7
 8014148:	080142a7 	.word	0x080142a7
 801414c:	0801418b 	.word	0x0801418b
 8014150:	080142a7 	.word	0x080142a7
 8014154:	08014275 	.word	0x08014275
 8014158:	08014239 	.word	0x08014239
 801415c:	08014297 	.word	0x08014297
 8014160:	080142a7 	.word	0x080142a7
 8014164:	0801418b 	.word	0x0801418b
 8014168:	08014193 	.word	0x08014193
 801416c:	08014231 	.word	0x08014231
			{
			// SHELL INPUT DATA
			case 'M':
			case 'm':

				CDC_Transmit_FS((uint8_t*) Manual, strlen(Manual));
 8014170:	482c      	ldr	r0, [pc, #176]	; (8014224 <CDC_Receive_FS+0x3a0>)
 8014172:	f7ec f829 	bl	80001c8 <strlen>
 8014176:	4603      	mov	r3, r0
 8014178:	b29b      	uxth	r3, r3
 801417a:	4619      	mov	r1, r3
 801417c:	4829      	ldr	r0, [pc, #164]	; (8014224 <CDC_Receive_FS+0x3a0>)
 801417e:	f000 f8ff 	bl	8014380 <CDC_Transmit_FS>
				bufptr = URxbuf;
 8014182:	4b29      	ldr	r3, [pc, #164]	; (8014228 <CDC_Receive_FS+0x3a4>)
 8014184:	4a29      	ldr	r2, [pc, #164]	; (801422c <CDC_Receive_FS+0x3a8>)
 8014186:	601a      	str	r2, [r3, #0]
				break;
 8014188:	e0d8      	b.n	801433c <CDC_Receive_FS+0x4b8>
			case 'V':
			case 'v':
			case 'P':
			case 'p':
				UFlag = 1;
 801418a:	4b0b      	ldr	r3, [pc, #44]	; (80141b8 <CDC_Receive_FS+0x334>)
 801418c:	2201      	movs	r2, #1
 801418e:	701a      	strb	r2, [r3, #0]
				break;
 8014190:	e0d4      	b.n	801433c <CDC_Receive_FS+0x4b8>
			case 'I':
			case 'i':
			case 'W':
			case 'w':
				UFlag = 2;
 8014192:	4b09      	ldr	r3, [pc, #36]	; (80141b8 <CDC_Receive_FS+0x334>)
 8014194:	2202      	movs	r2, #2
 8014196:	701a      	strb	r2, [r3, #0]
				break;
 8014198:	e0d0      	b.n	801433c <CDC_Receive_FS+0x4b8>
			case 'L':
			case 'l':
				UFlag = 3;
 801419a:	4b07      	ldr	r3, [pc, #28]	; (80141b8 <CDC_Receive_FS+0x334>)
 801419c:	2203      	movs	r2, #3
 801419e:	701a      	strb	r2, [r3, #0]
				break;
 80141a0:	e0cc      	b.n	801433c <CDC_Receive_FS+0x4b8>
			case 'D':
			case 'd':
				UFlag = 4;
 80141a2:	4b05      	ldr	r3, [pc, #20]	; (80141b8 <CDC_Receive_FS+0x334>)
 80141a4:	2204      	movs	r2, #4
 80141a6:	701a      	strb	r2, [r3, #0]
				break;
 80141a8:	e0c8      	b.n	801433c <CDC_Receive_FS+0x4b8>
			case 'C':
			case 'c':
				UFlag = 5;
 80141aa:	4b03      	ldr	r3, [pc, #12]	; (80141b8 <CDC_Receive_FS+0x334>)
 80141ac:	2205      	movs	r2, #5
 80141ae:	701a      	strb	r2, [r3, #0]
				break;
 80141b0:	e0c4      	b.n	801433c <CDC_Receive_FS+0x4b8>
 80141b2:	bf00      	nop
 80141b4:	20007724 	.word	0x20007724
 80141b8:	20000489 	.word	0x20000489
 80141bc:	080189a0 	.word	0x080189a0
 80141c0:	40020400 	.word	0x40020400
 80141c4:	080189a8 	.word	0x080189a8
 80141c8:	40021800 	.word	0x40021800
 80141cc:	40021000 	.word	0x40021000
 80141d0:	40000400 	.word	0x40000400
 80141d4:	080189b0 	.word	0x080189b0
 80141d8:	080189b8 	.word	0x080189b8
 80141dc:	080189cc 	.word	0x080189cc
 80141e0:	080189d4 	.word	0x080189d4
 80141e4:	080189e8 	.word	0x080189e8
 80141e8:	080189f0 	.word	0x080189f0
 80141ec:	08018a08 	.word	0x08018a08
 80141f0:	08018a10 	.word	0x08018a10
 80141f4:	08018a2c 	.word	0x08018a2c
 80141f8:	08018a34 	.word	0x08018a34
 80141fc:	20000931 	.word	0x20000931
 8014200:	08018a54 	.word	0x08018a54
 8014204:	20000d64 	.word	0x20000d64
 8014208:	20000932 	.word	0x20000932
 801420c:	20000888 	.word	0x20000888
 8014210:	20000f96 	.word	0x20000f96
 8014214:	08018a5c 	.word	0x08018a5c
 8014218:	200005dc 	.word	0x200005dc
 801421c:	08018a70 	.word	0x08018a70
 8014220:	20000cdc 	.word	0x20000cdc
 8014224:	20000124 	.word	0x20000124
 8014228:	200079e8 	.word	0x200079e8
 801422c:	200079ec 	.word	0x200079ec
			case 'X':
			case 'x':
				UFlag = 6;
 8014230:	4b45      	ldr	r3, [pc, #276]	; (8014348 <CDC_Receive_FS+0x4c4>)
 8014232:	2206      	movs	r2, #6
 8014234:	701a      	strb	r2, [r3, #0]
				break;
 8014236:	e081      	b.n	801433c <CDC_Receive_FS+0x4b8>
			case 'S':
			case 's':
				UFlag = 7;
 8014238:	4b43      	ldr	r3, [pc, #268]	; (8014348 <CDC_Receive_FS+0x4c4>)
 801423a:	2207      	movs	r2, #7
 801423c:	701a      	strb	r2, [r3, #0]
				break;
 801423e:	e07d      	b.n	801433c <CDC_Receive_FS+0x4b8>
			case '2':
				UFlag = 8;
 8014240:	4b41      	ldr	r3, [pc, #260]	; (8014348 <CDC_Receive_FS+0x4c4>)
 8014242:	2208      	movs	r2, #8
 8014244:	701a      	strb	r2, [r3, #0]
				break;
 8014246:	e079      	b.n	801433c <CDC_Receive_FS+0x4b8>
			case '3':
				UFlag = 9;
 8014248:	4b3f      	ldr	r3, [pc, #252]	; (8014348 <CDC_Receive_FS+0x4c4>)
 801424a:	2209      	movs	r2, #9
 801424c:	701a      	strb	r2, [r3, #0]
				break;
 801424e:	e075      	b.n	801433c <CDC_Receive_FS+0x4b8>
			case 'F':
			case 'f':
				/* I version */
				HAL_GPIO_WritePin(SIG_SHUTTER_GPIO_Port, SIG_SHUTTER_Pin, SET);
 8014250:	2201      	movs	r2, #1
 8014252:	2110      	movs	r1, #16
 8014254:	483d      	ldr	r0, [pc, #244]	; (801434c <CDC_Receive_FS+0x4c8>)
 8014256:	f7f2 fd80 	bl	8006d5a <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(STROBE_DRV_GPIO_Port, STROBE_DRV_Pin, RESET);
 801425a:	2200      	movs	r2, #0
 801425c:	f44f 7100 	mov.w	r1, #512	; 0x200
 8014260:	483b      	ldr	r0, [pc, #236]	; (8014350 <CDC_Receive_FS+0x4cc>)
 8014262:	f7f2 fd7a 	bl	8006d5a <HAL_GPIO_WritePin>
				 HAL_GPIO_WritePin(SIG_AUTOFOCUS_GPIO_Port, SIG_AUTOFOCUS_Pin,
				 SET);
				 HAL_GPIO_WritePin(SIG_SHUTTER_GPIO_Port, SIG_SHUTTER_Pin, SET);
				 HAL_GPIO_WritePin(STROBE_DRV_GPIO_Port, STROBE_DRV_Pin, RESET);
				 */
				LL_TIM_ClearFlag_UPDATE(TIM3);
 8014266:	483b      	ldr	r0, [pc, #236]	; (8014354 <CDC_Receive_FS+0x4d0>)
 8014268:	f7ff fd77 	bl	8013d5a <LL_TIM_ClearFlag_UPDATE>
				LL_TIM_EnableCounter(TIM3);
 801426c:	4839      	ldr	r0, [pc, #228]	; (8014354 <CDC_Receive_FS+0x4d0>)
 801426e:	f7ff fd65 	bl	8013d3c <LL_TIM_EnableCounter>
				break;
 8014272:	e063      	b.n	801433c <CDC_Receive_FS+0x4b8>
			case 'A':
			case 'a':
			case 'R':
			case 'r':
				TIM8->CNT = 0;
 8014274:	4b38      	ldr	r3, [pc, #224]	; (8014358 <CDC_Receive_FS+0x4d4>)
 8014276:	2200      	movs	r2, #0
 8014278:	625a      	str	r2, [r3, #36]	; 0x24
				A_PLS_CNT = 0;
 801427a:	4b38      	ldr	r3, [pc, #224]	; (801435c <CDC_Receive_FS+0x4d8>)
 801427c:	2200      	movs	r2, #0
 801427e:	601a      	str	r2, [r3, #0]
				B_PLS_CNT = 0;
 8014280:	4b37      	ldr	r3, [pc, #220]	; (8014360 <CDC_Receive_FS+0x4dc>)
 8014282:	2200      	movs	r2, #0
 8014284:	601a      	str	r2, [r3, #0]
				bFlag = 1;
 8014286:	4b37      	ldr	r3, [pc, #220]	; (8014364 <CDC_Receive_FS+0x4e0>)
 8014288:	2201      	movs	r2, #1
 801428a:	701a      	strb	r2, [r3, #0]
				CDC_Transmit_FS((uint8_t*) "AutoTrigger Started!\r\n", 22); // ACK
 801428c:	2116      	movs	r1, #22
 801428e:	4836      	ldr	r0, [pc, #216]	; (8014368 <CDC_Receive_FS+0x4e4>)
 8014290:	f000 f876 	bl	8014380 <CDC_Transmit_FS>
				break;
 8014294:	e052      	b.n	801433c <CDC_Receive_FS+0x4b8>
				//case 'S':
				//case 's':
			case 'T':
			case 't':
				bFlag = 0;
 8014296:	4b33      	ldr	r3, [pc, #204]	; (8014364 <CDC_Receive_FS+0x4e0>)
 8014298:	2200      	movs	r2, #0
 801429a:	701a      	strb	r2, [r3, #0]
				CDC_Transmit_FS((uint8_t*) "Stopped!\r\n", 22); // ACK
 801429c:	2116      	movs	r1, #22
 801429e:	4833      	ldr	r0, [pc, #204]	; (801436c <CDC_Receive_FS+0x4e8>)
 80142a0:	f000 f86e 	bl	8014380 <CDC_Transmit_FS>
				break;
 80142a4:	e04a      	b.n	801433c <CDC_Receive_FS+0x4b8>
			default:
				CDC_Transmit_FS((uint8_t*) Manual, strlen(Manual));
 80142a6:	4832      	ldr	r0, [pc, #200]	; (8014370 <CDC_Receive_FS+0x4ec>)
 80142a8:	f7eb ff8e 	bl	80001c8 <strlen>
 80142ac:	4603      	mov	r3, r0
 80142ae:	b29b      	uxth	r3, r3
 80142b0:	4619      	mov	r1, r3
 80142b2:	482f      	ldr	r0, [pc, #188]	; (8014370 <CDC_Receive_FS+0x4ec>)
 80142b4:	f000 f864 	bl	8014380 <CDC_Transmit_FS>
				break;
 80142b8:	bf00      	nop
 80142ba:	e03f      	b.n	801433c <CDC_Receive_FS+0x4b8>
			}
		}
	}
	else
	{
		for (uint16_t i = 0; i < *Len; i++)
 80142bc:	2300      	movs	r3, #0
 80142be:	81fb      	strh	r3, [r7, #14]
 80142c0:	e037      	b.n	8014332 <CDC_Receive_FS+0x4ae>
		{
			*bufptr = Buf[i];
 80142c2:	89fb      	ldrh	r3, [r7, #14]
 80142c4:	687a      	ldr	r2, [r7, #4]
 80142c6:	441a      	add	r2, r3
 80142c8:	4b2a      	ldr	r3, [pc, #168]	; (8014374 <CDC_Receive_FS+0x4f0>)
 80142ca:	681b      	ldr	r3, [r3, #0]
 80142cc:	7812      	ldrb	r2, [r2, #0]
 80142ce:	701a      	strb	r2, [r3, #0]
			CDC_Transmit_FS((uint8_t*) bufptr, 1);
 80142d0:	4b28      	ldr	r3, [pc, #160]	; (8014374 <CDC_Receive_FS+0x4f0>)
 80142d2:	681b      	ldr	r3, [r3, #0]
 80142d4:	2101      	movs	r1, #1
 80142d6:	4618      	mov	r0, r3
 80142d8:	f000 f852 	bl	8014380 <CDC_Transmit_FS>
			bufptr++;
 80142dc:	4b25      	ldr	r3, [pc, #148]	; (8014374 <CDC_Receive_FS+0x4f0>)
 80142de:	681b      	ldr	r3, [r3, #0]
 80142e0:	3301      	adds	r3, #1
 80142e2:	4a24      	ldr	r2, [pc, #144]	; (8014374 <CDC_Receive_FS+0x4f0>)
 80142e4:	6013      	str	r3, [r2, #0]
			if (Buf[i] == '\r' || Buf[i] == '\n')
 80142e6:	89fb      	ldrh	r3, [r7, #14]
 80142e8:	687a      	ldr	r2, [r7, #4]
 80142ea:	4413      	add	r3, r2
 80142ec:	781b      	ldrb	r3, [r3, #0]
 80142ee:	2b0d      	cmp	r3, #13
 80142f0:	d005      	beq.n	80142fe <CDC_Receive_FS+0x47a>
 80142f2:	89fb      	ldrh	r3, [r7, #14]
 80142f4:	687a      	ldr	r2, [r7, #4]
 80142f6:	4413      	add	r3, r2
 80142f8:	781b      	ldrb	r3, [r3, #0]
 80142fa:	2b0a      	cmp	r3, #10
 80142fc:	d106      	bne.n	801430c <CDC_Receive_FS+0x488>
			{
				EnterFlag = 1;
 80142fe:	4b1e      	ldr	r3, [pc, #120]	; (8014378 <CDC_Receive_FS+0x4f4>)
 8014300:	2201      	movs	r2, #1
 8014302:	701a      	strb	r2, [r3, #0]
				bufptr = URxbuf;
 8014304:	4b1b      	ldr	r3, [pc, #108]	; (8014374 <CDC_Receive_FS+0x4f0>)
 8014306:	4a1d      	ldr	r2, [pc, #116]	; (801437c <CDC_Receive_FS+0x4f8>)
 8014308:	601a      	str	r2, [r3, #0]
 801430a:	e00f      	b.n	801432c <CDC_Receive_FS+0x4a8>
			}
			else if (Buf[i] == '\b')
 801430c:	89fb      	ldrh	r3, [r7, #14]
 801430e:	687a      	ldr	r2, [r7, #4]
 8014310:	4413      	add	r3, r2
 8014312:	781b      	ldrb	r3, [r3, #0]
 8014314:	2b08      	cmp	r3, #8
 8014316:	d109      	bne.n	801432c <CDC_Receive_FS+0x4a8>
			{
				if (bufptr != URxbuf)
 8014318:	4b16      	ldr	r3, [pc, #88]	; (8014374 <CDC_Receive_FS+0x4f0>)
 801431a:	681b      	ldr	r3, [r3, #0]
 801431c:	4a17      	ldr	r2, [pc, #92]	; (801437c <CDC_Receive_FS+0x4f8>)
 801431e:	4293      	cmp	r3, r2
 8014320:	d004      	beq.n	801432c <CDC_Receive_FS+0x4a8>
				{
					bufptr--;
 8014322:	4b14      	ldr	r3, [pc, #80]	; (8014374 <CDC_Receive_FS+0x4f0>)
 8014324:	681b      	ldr	r3, [r3, #0]
 8014326:	3b01      	subs	r3, #1
 8014328:	4a12      	ldr	r2, [pc, #72]	; (8014374 <CDC_Receive_FS+0x4f0>)
 801432a:	6013      	str	r3, [r2, #0]
		for (uint16_t i = 0; i < *Len; i++)
 801432c:	89fb      	ldrh	r3, [r7, #14]
 801432e:	3301      	adds	r3, #1
 8014330:	81fb      	strh	r3, [r7, #14]
 8014332:	89fa      	ldrh	r2, [r7, #14]
 8014334:	683b      	ldr	r3, [r7, #0]
 8014336:	681b      	ldr	r3, [r3, #0]
 8014338:	429a      	cmp	r2, r3
 801433a:	d3c2      	bcc.n	80142c2 <CDC_Receive_FS+0x43e>
				}
			}
		}
	}
	return (USBD_OK);
 801433c:	2300      	movs	r3, #0
	/* USER CODE END 6 */
}
 801433e:	4618      	mov	r0, r3
 8014340:	3710      	adds	r7, #16
 8014342:	46bd      	mov	sp, r7
 8014344:	bd80      	pop	{r7, pc}
 8014346:	bf00      	nop
 8014348:	20000489 	.word	0x20000489
 801434c:	40021800 	.word	0x40021800
 8014350:	40021000 	.word	0x40021000
 8014354:	40000400 	.word	0x40000400
 8014358:	40010400 	.word	0x40010400
 801435c:	20000484 	.word	0x20000484
 8014360:	20000486 	.word	0x20000486
 8014364:	20000488 	.word	0x20000488
 8014368:	08018a78 	.word	0x08018a78
 801436c:	08018a90 	.word	0x08018a90
 8014370:	20000124 	.word	0x20000124
 8014374:	200079e8 	.word	0x200079e8
 8014378:	2000048a 	.word	0x2000048a
 801437c:	200079ec 	.word	0x200079ec

08014380 <CDC_Transmit_FS>:
 * @param  Buf: Buffer of data to be sent
 * @param  Len: Number of data to be sent (in bytes)
 * @retval USBD_OK if all operations are OK else USBD_FAIL or USBD_BUSY
 */
uint8_t CDC_Transmit_FS(uint8_t *Buf, uint16_t Len)
{
 8014380:	b580      	push	{r7, lr}
 8014382:	b084      	sub	sp, #16
 8014384:	af00      	add	r7, sp, #0
 8014386:	6078      	str	r0, [r7, #4]
 8014388:	460b      	mov	r3, r1
 801438a:	807b      	strh	r3, [r7, #2]
	uint8_t result = USBD_OK;
 801438c:	2300      	movs	r3, #0
 801438e:	73fb      	strb	r3, [r7, #15]
	/* USER CODE BEGIN 7 */
	USBD_CDC_HandleTypeDef *hcdc =
 8014390:	4b0d      	ldr	r3, [pc, #52]	; (80143c8 <CDC_Transmit_FS+0x48>)
 8014392:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8014396:	60bb      	str	r3, [r7, #8]
			(USBD_CDC_HandleTypeDef*) hUsbDeviceFS.pClassData;
	if (hcdc->TxState != 0)
 8014398:	68bb      	ldr	r3, [r7, #8]
 801439a:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 801439e:	2b00      	cmp	r3, #0
 80143a0:	d001      	beq.n	80143a6 <CDC_Transmit_FS+0x26>
	{
		return USBD_BUSY;
 80143a2:	2301      	movs	r3, #1
 80143a4:	e00b      	b.n	80143be <CDC_Transmit_FS+0x3e>
	}
	USBD_CDC_SetTxBuffer(&hUsbDeviceFS, Buf, Len);
 80143a6:	887b      	ldrh	r3, [r7, #2]
 80143a8:	461a      	mov	r2, r3
 80143aa:	6879      	ldr	r1, [r7, #4]
 80143ac:	4806      	ldr	r0, [pc, #24]	; (80143c8 <CDC_Transmit_FS+0x48>)
 80143ae:	f7f9 fff9 	bl	800e3a4 <USBD_CDC_SetTxBuffer>
	result = USBD_CDC_TransmitPacket(&hUsbDeviceFS);
 80143b2:	4805      	ldr	r0, [pc, #20]	; (80143c8 <CDC_Transmit_FS+0x48>)
 80143b4:	f7fa f822 	bl	800e3fc <USBD_CDC_TransmitPacket>
 80143b8:	4603      	mov	r3, r0
 80143ba:	73fb      	strb	r3, [r7, #15]
	/* USER CODE END 7 */
	return result;
 80143bc:	7bfb      	ldrb	r3, [r7, #15]
}
 80143be:	4618      	mov	r0, r3
 80143c0:	3710      	adds	r7, #16
 80143c2:	46bd      	mov	sp, r7
 80143c4:	bd80      	pop	{r7, pc}
 80143c6:	bf00      	nop
 80143c8:	20007724 	.word	0x20007724

080143cc <USBD_FS_DeviceDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 80143cc:	b480      	push	{r7}
 80143ce:	b083      	sub	sp, #12
 80143d0:	af00      	add	r7, sp, #0
 80143d2:	4603      	mov	r3, r0
 80143d4:	6039      	str	r1, [r7, #0]
 80143d6:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_FS_DeviceDesc);
 80143d8:	683b      	ldr	r3, [r7, #0]
 80143da:	2212      	movs	r2, #18
 80143dc:	801a      	strh	r2, [r3, #0]
  return USBD_FS_DeviceDesc;
 80143de:	4b03      	ldr	r3, [pc, #12]	; (80143ec <USBD_FS_DeviceDescriptor+0x20>)
}
 80143e0:	4618      	mov	r0, r3
 80143e2:	370c      	adds	r7, #12
 80143e4:	46bd      	mov	sp, r7
 80143e6:	bc80      	pop	{r7}
 80143e8:	4770      	bx	lr
 80143ea:	bf00      	nop
 80143ec:	20000264 	.word	0x20000264

080143f0 <USBD_FS_LangIDStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 80143f0:	b480      	push	{r7}
 80143f2:	b083      	sub	sp, #12
 80143f4:	af00      	add	r7, sp, #0
 80143f6:	4603      	mov	r3, r0
 80143f8:	6039      	str	r1, [r7, #0]
 80143fa:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_LangIDDesc);
 80143fc:	683b      	ldr	r3, [r7, #0]
 80143fe:	2204      	movs	r2, #4
 8014400:	801a      	strh	r2, [r3, #0]
  return USBD_LangIDDesc;
 8014402:	4b03      	ldr	r3, [pc, #12]	; (8014410 <USBD_FS_LangIDStrDescriptor+0x20>)
}
 8014404:	4618      	mov	r0, r3
 8014406:	370c      	adds	r7, #12
 8014408:	46bd      	mov	sp, r7
 801440a:	bc80      	pop	{r7}
 801440c:	4770      	bx	lr
 801440e:	bf00      	nop
 8014410:	20000278 	.word	0x20000278

08014414 <USBD_FS_ProductStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ProductStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8014414:	b580      	push	{r7, lr}
 8014416:	b082      	sub	sp, #8
 8014418:	af00      	add	r7, sp, #0
 801441a:	4603      	mov	r3, r0
 801441c:	6039      	str	r1, [r7, #0]
 801441e:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 8014420:	79fb      	ldrb	r3, [r7, #7]
 8014422:	2b00      	cmp	r3, #0
 8014424:	d105      	bne.n	8014432 <USBD_FS_ProductStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 8014426:	683a      	ldr	r2, [r7, #0]
 8014428:	4907      	ldr	r1, [pc, #28]	; (8014448 <USBD_FS_ProductStrDescriptor+0x34>)
 801442a:	4808      	ldr	r0, [pc, #32]	; (801444c <USBD_FS_ProductStrDescriptor+0x38>)
 801442c:	f7fb f827 	bl	800f47e <USBD_GetString>
 8014430:	e004      	b.n	801443c <USBD_FS_ProductStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 8014432:	683a      	ldr	r2, [r7, #0]
 8014434:	4904      	ldr	r1, [pc, #16]	; (8014448 <USBD_FS_ProductStrDescriptor+0x34>)
 8014436:	4805      	ldr	r0, [pc, #20]	; (801444c <USBD_FS_ProductStrDescriptor+0x38>)
 8014438:	f7fb f821 	bl	800f47e <USBD_GetString>
  }
  return USBD_StrDesc;
 801443c:	4b02      	ldr	r3, [pc, #8]	; (8014448 <USBD_FS_ProductStrDescriptor+0x34>)
}
 801443e:	4618      	mov	r0, r3
 8014440:	3708      	adds	r7, #8
 8014442:	46bd      	mov	sp, r7
 8014444:	bd80      	pop	{r7, pc}
 8014446:	bf00      	nop
 8014448:	20007d0c 	.word	0x20007d0c
 801444c:	08018a9c 	.word	0x08018a9c

08014450 <USBD_FS_ManufacturerStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ManufacturerStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8014450:	b580      	push	{r7, lr}
 8014452:	b082      	sub	sp, #8
 8014454:	af00      	add	r7, sp, #0
 8014456:	4603      	mov	r3, r0
 8014458:	6039      	str	r1, [r7, #0]
 801445a:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 801445c:	683a      	ldr	r2, [r7, #0]
 801445e:	4904      	ldr	r1, [pc, #16]	; (8014470 <USBD_FS_ManufacturerStrDescriptor+0x20>)
 8014460:	4804      	ldr	r0, [pc, #16]	; (8014474 <USBD_FS_ManufacturerStrDescriptor+0x24>)
 8014462:	f7fb f80c 	bl	800f47e <USBD_GetString>
  return USBD_StrDesc;
 8014466:	4b02      	ldr	r3, [pc, #8]	; (8014470 <USBD_FS_ManufacturerStrDescriptor+0x20>)
}
 8014468:	4618      	mov	r0, r3
 801446a:	3708      	adds	r7, #8
 801446c:	46bd      	mov	sp, r7
 801446e:	bd80      	pop	{r7, pc}
 8014470:	20007d0c 	.word	0x20007d0c
 8014474:	08018aa8 	.word	0x08018aa8

08014478 <USBD_FS_SerialStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_SerialStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8014478:	b580      	push	{r7, lr}
 801447a:	b082      	sub	sp, #8
 801447c:	af00      	add	r7, sp, #0
 801447e:	4603      	mov	r3, r0
 8014480:	6039      	str	r1, [r7, #0]
 8014482:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = USB_SIZ_STRING_SERIAL;
 8014484:	683b      	ldr	r3, [r7, #0]
 8014486:	221a      	movs	r2, #26
 8014488:	801a      	strh	r2, [r3, #0]

  /* Update the serial number string descriptor with the data from the unique
   * ID */
  Get_SerialNum();
 801448a:	f000 f843 	bl	8014514 <Get_SerialNum>
  /* USER CODE BEGIN USBD_FS_SerialStrDescriptor */

  /* USER CODE END USBD_FS_SerialStrDescriptor */
  return (uint8_t *) USBD_StringSerial;
 801448e:	4b02      	ldr	r3, [pc, #8]	; (8014498 <USBD_FS_SerialStrDescriptor+0x20>)
}
 8014490:	4618      	mov	r0, r3
 8014492:	3708      	adds	r7, #8
 8014494:	46bd      	mov	sp, r7
 8014496:	bd80      	pop	{r7, pc}
 8014498:	2000027c 	.word	0x2000027c

0801449c <USBD_FS_ConfigStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ConfigStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 801449c:	b580      	push	{r7, lr}
 801449e:	b082      	sub	sp, #8
 80144a0:	af00      	add	r7, sp, #0
 80144a2:	4603      	mov	r3, r0
 80144a4:	6039      	str	r1, [r7, #0]
 80144a6:	71fb      	strb	r3, [r7, #7]
  if(speed == USBD_SPEED_HIGH)
 80144a8:	79fb      	ldrb	r3, [r7, #7]
 80144aa:	2b00      	cmp	r3, #0
 80144ac:	d105      	bne.n	80144ba <USBD_FS_ConfigStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 80144ae:	683a      	ldr	r2, [r7, #0]
 80144b0:	4907      	ldr	r1, [pc, #28]	; (80144d0 <USBD_FS_ConfigStrDescriptor+0x34>)
 80144b2:	4808      	ldr	r0, [pc, #32]	; (80144d4 <USBD_FS_ConfigStrDescriptor+0x38>)
 80144b4:	f7fa ffe3 	bl	800f47e <USBD_GetString>
 80144b8:	e004      	b.n	80144c4 <USBD_FS_ConfigStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 80144ba:	683a      	ldr	r2, [r7, #0]
 80144bc:	4904      	ldr	r1, [pc, #16]	; (80144d0 <USBD_FS_ConfigStrDescriptor+0x34>)
 80144be:	4805      	ldr	r0, [pc, #20]	; (80144d4 <USBD_FS_ConfigStrDescriptor+0x38>)
 80144c0:	f7fa ffdd 	bl	800f47e <USBD_GetString>
  }
  return USBD_StrDesc;
 80144c4:	4b02      	ldr	r3, [pc, #8]	; (80144d0 <USBD_FS_ConfigStrDescriptor+0x34>)
}
 80144c6:	4618      	mov	r0, r3
 80144c8:	3708      	adds	r7, #8
 80144ca:	46bd      	mov	sp, r7
 80144cc:	bd80      	pop	{r7, pc}
 80144ce:	bf00      	nop
 80144d0:	20007d0c 	.word	0x20007d0c
 80144d4:	08018ab4 	.word	0x08018ab4

080144d8 <USBD_FS_InterfaceStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_InterfaceStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 80144d8:	b580      	push	{r7, lr}
 80144da:	b082      	sub	sp, #8
 80144dc:	af00      	add	r7, sp, #0
 80144de:	4603      	mov	r3, r0
 80144e0:	6039      	str	r1, [r7, #0]
 80144e2:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 80144e4:	79fb      	ldrb	r3, [r7, #7]
 80144e6:	2b00      	cmp	r3, #0
 80144e8:	d105      	bne.n	80144f6 <USBD_FS_InterfaceStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 80144ea:	683a      	ldr	r2, [r7, #0]
 80144ec:	4907      	ldr	r1, [pc, #28]	; (801450c <USBD_FS_InterfaceStrDescriptor+0x34>)
 80144ee:	4808      	ldr	r0, [pc, #32]	; (8014510 <USBD_FS_InterfaceStrDescriptor+0x38>)
 80144f0:	f7fa ffc5 	bl	800f47e <USBD_GetString>
 80144f4:	e004      	b.n	8014500 <USBD_FS_InterfaceStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 80144f6:	683a      	ldr	r2, [r7, #0]
 80144f8:	4904      	ldr	r1, [pc, #16]	; (801450c <USBD_FS_InterfaceStrDescriptor+0x34>)
 80144fa:	4805      	ldr	r0, [pc, #20]	; (8014510 <USBD_FS_InterfaceStrDescriptor+0x38>)
 80144fc:	f7fa ffbf 	bl	800f47e <USBD_GetString>
  }
  return USBD_StrDesc;
 8014500:	4b02      	ldr	r3, [pc, #8]	; (801450c <USBD_FS_InterfaceStrDescriptor+0x34>)
}
 8014502:	4618      	mov	r0, r3
 8014504:	3708      	adds	r7, #8
 8014506:	46bd      	mov	sp, r7
 8014508:	bd80      	pop	{r7, pc}
 801450a:	bf00      	nop
 801450c:	20007d0c 	.word	0x20007d0c
 8014510:	08018ac0 	.word	0x08018ac0

08014514 <Get_SerialNum>:
  * @brief  Create the serial number string descriptor
  * @param  None
  * @retval None
  */
static void Get_SerialNum(void)
{
 8014514:	b580      	push	{r7, lr}
 8014516:	b084      	sub	sp, #16
 8014518:	af00      	add	r7, sp, #0
  uint32_t deviceserial0, deviceserial1, deviceserial2;

  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 801451a:	4b0f      	ldr	r3, [pc, #60]	; (8014558 <Get_SerialNum+0x44>)
 801451c:	681b      	ldr	r3, [r3, #0]
 801451e:	60fb      	str	r3, [r7, #12]
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 8014520:	4b0e      	ldr	r3, [pc, #56]	; (801455c <Get_SerialNum+0x48>)
 8014522:	681b      	ldr	r3, [r3, #0]
 8014524:	60bb      	str	r3, [r7, #8]
  deviceserial2 = *(uint32_t *) DEVICE_ID3;
 8014526:	4b0e      	ldr	r3, [pc, #56]	; (8014560 <Get_SerialNum+0x4c>)
 8014528:	681b      	ldr	r3, [r3, #0]
 801452a:	607b      	str	r3, [r7, #4]

  deviceserial0 += deviceserial2;
 801452c:	68fa      	ldr	r2, [r7, #12]
 801452e:	687b      	ldr	r3, [r7, #4]
 8014530:	4413      	add	r3, r2
 8014532:	60fb      	str	r3, [r7, #12]

  if (deviceserial0 != 0)
 8014534:	68fb      	ldr	r3, [r7, #12]
 8014536:	2b00      	cmp	r3, #0
 8014538:	d009      	beq.n	801454e <Get_SerialNum+0x3a>
  {
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 801453a:	2208      	movs	r2, #8
 801453c:	4909      	ldr	r1, [pc, #36]	; (8014564 <Get_SerialNum+0x50>)
 801453e:	68f8      	ldr	r0, [r7, #12]
 8014540:	f000 f814 	bl	801456c <IntToUnicode>
    IntToUnicode(deviceserial1, &USBD_StringSerial[18], 4);
 8014544:	2204      	movs	r2, #4
 8014546:	4908      	ldr	r1, [pc, #32]	; (8014568 <Get_SerialNum+0x54>)
 8014548:	68b8      	ldr	r0, [r7, #8]
 801454a:	f000 f80f 	bl	801456c <IntToUnicode>
  }
}
 801454e:	bf00      	nop
 8014550:	3710      	adds	r7, #16
 8014552:	46bd      	mov	sp, r7
 8014554:	bd80      	pop	{r7, pc}
 8014556:	bf00      	nop
 8014558:	1fff7a10 	.word	0x1fff7a10
 801455c:	1fff7a14 	.word	0x1fff7a14
 8014560:	1fff7a18 	.word	0x1fff7a18
 8014564:	2000027e 	.word	0x2000027e
 8014568:	2000028e 	.word	0x2000028e

0801456c <IntToUnicode>:
  * @param  pbuf: pointer to the buffer
  * @param  len: buffer length
  * @retval None
  */
static void IntToUnicode(uint32_t value, uint8_t * pbuf, uint8_t len)
{
 801456c:	b480      	push	{r7}
 801456e:	b087      	sub	sp, #28
 8014570:	af00      	add	r7, sp, #0
 8014572:	60f8      	str	r0, [r7, #12]
 8014574:	60b9      	str	r1, [r7, #8]
 8014576:	4613      	mov	r3, r2
 8014578:	71fb      	strb	r3, [r7, #7]
  uint8_t idx = 0;
 801457a:	2300      	movs	r3, #0
 801457c:	75fb      	strb	r3, [r7, #23]

  for (idx = 0; idx < len; idx++)
 801457e:	2300      	movs	r3, #0
 8014580:	75fb      	strb	r3, [r7, #23]
 8014582:	e027      	b.n	80145d4 <IntToUnicode+0x68>
  {
    if (((value >> 28)) < 0xA)
 8014584:	68fb      	ldr	r3, [r7, #12]
 8014586:	0f1b      	lsrs	r3, r3, #28
 8014588:	2b09      	cmp	r3, #9
 801458a:	d80b      	bhi.n	80145a4 <IntToUnicode+0x38>
    {
      pbuf[2 * idx] = (value >> 28) + '0';
 801458c:	68fb      	ldr	r3, [r7, #12]
 801458e:	0f1b      	lsrs	r3, r3, #28
 8014590:	b2da      	uxtb	r2, r3
 8014592:	7dfb      	ldrb	r3, [r7, #23]
 8014594:	005b      	lsls	r3, r3, #1
 8014596:	4619      	mov	r1, r3
 8014598:	68bb      	ldr	r3, [r7, #8]
 801459a:	440b      	add	r3, r1
 801459c:	3230      	adds	r2, #48	; 0x30
 801459e:	b2d2      	uxtb	r2, r2
 80145a0:	701a      	strb	r2, [r3, #0]
 80145a2:	e00a      	b.n	80145ba <IntToUnicode+0x4e>
    }
    else
    {
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 80145a4:	68fb      	ldr	r3, [r7, #12]
 80145a6:	0f1b      	lsrs	r3, r3, #28
 80145a8:	b2da      	uxtb	r2, r3
 80145aa:	7dfb      	ldrb	r3, [r7, #23]
 80145ac:	005b      	lsls	r3, r3, #1
 80145ae:	4619      	mov	r1, r3
 80145b0:	68bb      	ldr	r3, [r7, #8]
 80145b2:	440b      	add	r3, r1
 80145b4:	3237      	adds	r2, #55	; 0x37
 80145b6:	b2d2      	uxtb	r2, r2
 80145b8:	701a      	strb	r2, [r3, #0]
    }

    value = value << 4;
 80145ba:	68fb      	ldr	r3, [r7, #12]
 80145bc:	011b      	lsls	r3, r3, #4
 80145be:	60fb      	str	r3, [r7, #12]

    pbuf[2 * idx + 1] = 0;
 80145c0:	7dfb      	ldrb	r3, [r7, #23]
 80145c2:	005b      	lsls	r3, r3, #1
 80145c4:	3301      	adds	r3, #1
 80145c6:	68ba      	ldr	r2, [r7, #8]
 80145c8:	4413      	add	r3, r2
 80145ca:	2200      	movs	r2, #0
 80145cc:	701a      	strb	r2, [r3, #0]
  for (idx = 0; idx < len; idx++)
 80145ce:	7dfb      	ldrb	r3, [r7, #23]
 80145d0:	3301      	adds	r3, #1
 80145d2:	75fb      	strb	r3, [r7, #23]
 80145d4:	7dfa      	ldrb	r2, [r7, #23]
 80145d6:	79fb      	ldrb	r3, [r7, #7]
 80145d8:	429a      	cmp	r2, r3
 80145da:	d3d3      	bcc.n	8014584 <IntToUnicode+0x18>
  }
}
 80145dc:	bf00      	nop
 80145de:	371c      	adds	r7, #28
 80145e0:	46bd      	mov	sp, r7
 80145e2:	bc80      	pop	{r7}
 80145e4:	4770      	bx	lr
	...

080145e8 <HAL_PCD_MspInit>:
                       LL Driver Callbacks (PCD -> USB Device Library)
*******************************************************************************/
/* MSP Init */

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
 80145e8:	b580      	push	{r7, lr}
 80145ea:	b08a      	sub	sp, #40	; 0x28
 80145ec:	af00      	add	r7, sp, #0
 80145ee:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80145f0:	f107 0314 	add.w	r3, r7, #20
 80145f4:	2200      	movs	r2, #0
 80145f6:	601a      	str	r2, [r3, #0]
 80145f8:	605a      	str	r2, [r3, #4]
 80145fa:	609a      	str	r2, [r3, #8]
 80145fc:	60da      	str	r2, [r3, #12]
 80145fe:	611a      	str	r2, [r3, #16]
  if(pcdHandle->Instance==USB_OTG_FS)
 8014600:	687b      	ldr	r3, [r7, #4]
 8014602:	681b      	ldr	r3, [r3, #0]
 8014604:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8014608:	d147      	bne.n	801469a <HAL_PCD_MspInit+0xb2>
  {
  /* USER CODE BEGIN USB_OTG_FS_MspInit 0 */

  /* USER CODE END USB_OTG_FS_MspInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 801460a:	2300      	movs	r3, #0
 801460c:	613b      	str	r3, [r7, #16]
 801460e:	4b25      	ldr	r3, [pc, #148]	; (80146a4 <HAL_PCD_MspInit+0xbc>)
 8014610:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8014612:	4a24      	ldr	r2, [pc, #144]	; (80146a4 <HAL_PCD_MspInit+0xbc>)
 8014614:	f043 0301 	orr.w	r3, r3, #1
 8014618:	6313      	str	r3, [r2, #48]	; 0x30
 801461a:	4b22      	ldr	r3, [pc, #136]	; (80146a4 <HAL_PCD_MspInit+0xbc>)
 801461c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 801461e:	f003 0301 	and.w	r3, r3, #1
 8014622:	613b      	str	r3, [r7, #16]
 8014624:	693b      	ldr	r3, [r7, #16]
    PA9     ------> USB_OTG_FS_VBUS
    PA10     ------> USB_OTG_FS_ID
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = USB_SOF_Pin|USB_ID_Pin|USB_DM_Pin|USB_DP_Pin;
 8014626:	f44f 53e8 	mov.w	r3, #7424	; 0x1d00
 801462a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 801462c:	2302      	movs	r3, #2
 801462e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8014630:	2300      	movs	r3, #0
 8014632:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8014634:	2303      	movs	r3, #3
 8014636:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 8014638:	230a      	movs	r3, #10
 801463a:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 801463c:	f107 0314 	add.w	r3, r7, #20
 8014640:	4619      	mov	r1, r3
 8014642:	4819      	ldr	r0, [pc, #100]	; (80146a8 <HAL_PCD_MspInit+0xc0>)
 8014644:	f7f2 f9d4 	bl	80069f0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = USB_VBUS_Pin;
 8014648:	f44f 7300 	mov.w	r3, #512	; 0x200
 801464c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 801464e:	2300      	movs	r3, #0
 8014650:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8014652:	2300      	movs	r3, #0
 8014654:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(USB_VBUS_GPIO_Port, &GPIO_InitStruct);
 8014656:	f107 0314 	add.w	r3, r7, #20
 801465a:	4619      	mov	r1, r3
 801465c:	4812      	ldr	r0, [pc, #72]	; (80146a8 <HAL_PCD_MspInit+0xc0>)
 801465e:	f7f2 f9c7 	bl	80069f0 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 8014662:	4b10      	ldr	r3, [pc, #64]	; (80146a4 <HAL_PCD_MspInit+0xbc>)
 8014664:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8014666:	4a0f      	ldr	r2, [pc, #60]	; (80146a4 <HAL_PCD_MspInit+0xbc>)
 8014668:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 801466c:	6353      	str	r3, [r2, #52]	; 0x34
 801466e:	2300      	movs	r3, #0
 8014670:	60fb      	str	r3, [r7, #12]
 8014672:	4b0c      	ldr	r3, [pc, #48]	; (80146a4 <HAL_PCD_MspInit+0xbc>)
 8014674:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8014676:	4a0b      	ldr	r2, [pc, #44]	; (80146a4 <HAL_PCD_MspInit+0xbc>)
 8014678:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 801467c:	6453      	str	r3, [r2, #68]	; 0x44
 801467e:	4b09      	ldr	r3, [pc, #36]	; (80146a4 <HAL_PCD_MspInit+0xbc>)
 8014680:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8014682:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8014686:	60fb      	str	r3, [r7, #12]
 8014688:	68fb      	ldr	r3, [r7, #12]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 1, 0);
 801468a:	2200      	movs	r2, #0
 801468c:	2101      	movs	r1, #1
 801468e:	2043      	movs	r0, #67	; 0x43
 8014690:	f7f0 f829 	bl	80046e6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_FS_IRQn);
 8014694:	2043      	movs	r0, #67	; 0x43
 8014696:	f7f0 f842 	bl	800471e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }
}
 801469a:	bf00      	nop
 801469c:	3728      	adds	r7, #40	; 0x28
 801469e:	46bd      	mov	sp, r7
 80146a0:	bd80      	pop	{r7, pc}
 80146a2:	bf00      	nop
 80146a4:	40023800 	.word	0x40023800
 80146a8:	40020000 	.word	0x40020000

080146ac <HAL_PCD_SetupStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80146ac:	b580      	push	{r7, lr}
 80146ae:	b082      	sub	sp, #8
 80146b0:	af00      	add	r7, sp, #0
 80146b2:	6078      	str	r0, [r7, #4]
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 80146b4:	687b      	ldr	r3, [r7, #4]
 80146b6:	f8d3 23fc 	ldr.w	r2, [r3, #1020]	; 0x3fc
 80146ba:	687b      	ldr	r3, [r7, #4]
 80146bc:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 80146c0:	4619      	mov	r1, r3
 80146c2:	4610      	mov	r0, r2
 80146c4:	f7f9 ff7f 	bl	800e5c6 <USBD_LL_SetupStage>
}
 80146c8:	bf00      	nop
 80146ca:	3708      	adds	r7, #8
 80146cc:	46bd      	mov	sp, r7
 80146ce:	bd80      	pop	{r7, pc}

080146d0 <HAL_PCD_DataOutStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80146d0:	b580      	push	{r7, lr}
 80146d2:	b082      	sub	sp, #8
 80146d4:	af00      	add	r7, sp, #0
 80146d6:	6078      	str	r0, [r7, #4]
 80146d8:	460b      	mov	r3, r1
 80146da:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 80146dc:	687b      	ldr	r3, [r7, #4]
 80146de:	f8d3 03fc 	ldr.w	r0, [r3, #1020]	; 0x3fc
 80146e2:	78fa      	ldrb	r2, [r7, #3]
 80146e4:	6879      	ldr	r1, [r7, #4]
 80146e6:	4613      	mov	r3, r2
 80146e8:	00db      	lsls	r3, r3, #3
 80146ea:	1a9b      	subs	r3, r3, r2
 80146ec:	009b      	lsls	r3, r3, #2
 80146ee:	440b      	add	r3, r1
 80146f0:	f503 7302 	add.w	r3, r3, #520	; 0x208
 80146f4:	681a      	ldr	r2, [r3, #0]
 80146f6:	78fb      	ldrb	r3, [r7, #3]
 80146f8:	4619      	mov	r1, r3
 80146fa:	f7f9 ffaf 	bl	800e65c <USBD_LL_DataOutStage>
}
 80146fe:	bf00      	nop
 8014700:	3708      	adds	r7, #8
 8014702:	46bd      	mov	sp, r7
 8014704:	bd80      	pop	{r7, pc}

08014706 <HAL_PCD_DataInStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8014706:	b580      	push	{r7, lr}
 8014708:	b082      	sub	sp, #8
 801470a:	af00      	add	r7, sp, #0
 801470c:	6078      	str	r0, [r7, #4]
 801470e:	460b      	mov	r3, r1
 8014710:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 8014712:	687b      	ldr	r3, [r7, #4]
 8014714:	f8d3 03fc 	ldr.w	r0, [r3, #1020]	; 0x3fc
 8014718:	78fa      	ldrb	r2, [r7, #3]
 801471a:	6879      	ldr	r1, [r7, #4]
 801471c:	4613      	mov	r3, r2
 801471e:	00db      	lsls	r3, r3, #3
 8014720:	1a9b      	subs	r3, r3, r2
 8014722:	009b      	lsls	r3, r3, #2
 8014724:	440b      	add	r3, r1
 8014726:	3348      	adds	r3, #72	; 0x48
 8014728:	681a      	ldr	r2, [r3, #0]
 801472a:	78fb      	ldrb	r3, [r7, #3]
 801472c:	4619      	mov	r1, r3
 801472e:	f7fa f806 	bl	800e73e <USBD_LL_DataInStage>
}
 8014732:	bf00      	nop
 8014734:	3708      	adds	r7, #8
 8014736:	46bd      	mov	sp, r7
 8014738:	bd80      	pop	{r7, pc}

0801473a <HAL_PCD_SOFCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 801473a:	b580      	push	{r7, lr}
 801473c:	b082      	sub	sp, #8
 801473e:	af00      	add	r7, sp, #0
 8014740:	6078      	str	r0, [r7, #4]
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 8014742:	687b      	ldr	r3, [r7, #4]
 8014744:	f8d3 33fc 	ldr.w	r3, [r3, #1020]	; 0x3fc
 8014748:	4618      	mov	r0, r3
 801474a:	f7fa f916 	bl	800e97a <USBD_LL_SOF>
}
 801474e:	bf00      	nop
 8014750:	3708      	adds	r7, #8
 8014752:	46bd      	mov	sp, r7
 8014754:	bd80      	pop	{r7, pc}

08014756 <HAL_PCD_ResetCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8014756:	b580      	push	{r7, lr}
 8014758:	b084      	sub	sp, #16
 801475a:	af00      	add	r7, sp, #0
 801475c:	6078      	str	r0, [r7, #4]
  USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
 801475e:	2301      	movs	r3, #1
 8014760:	73fb      	strb	r3, [r7, #15]

  if ( hpcd->Init.speed == PCD_SPEED_HIGH)
 8014762:	687b      	ldr	r3, [r7, #4]
 8014764:	68db      	ldr	r3, [r3, #12]
 8014766:	2b00      	cmp	r3, #0
 8014768:	d102      	bne.n	8014770 <HAL_PCD_ResetCallback+0x1a>
  {
    speed = USBD_SPEED_HIGH;
 801476a:	2300      	movs	r3, #0
 801476c:	73fb      	strb	r3, [r7, #15]
 801476e:	e008      	b.n	8014782 <HAL_PCD_ResetCallback+0x2c>
  }
  else if ( hpcd->Init.speed == PCD_SPEED_FULL)
 8014770:	687b      	ldr	r3, [r7, #4]
 8014772:	68db      	ldr	r3, [r3, #12]
 8014774:	2b02      	cmp	r3, #2
 8014776:	d102      	bne.n	801477e <HAL_PCD_ResetCallback+0x28>
  {
    speed = USBD_SPEED_FULL;
 8014778:	2301      	movs	r3, #1
 801477a:	73fb      	strb	r3, [r7, #15]
 801477c:	e001      	b.n	8014782 <HAL_PCD_ResetCallback+0x2c>
  }
  else
  {
    Error_Handler();
 801477e:	f7ed fba5 	bl	8001ecc <Error_Handler>
  }
    /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 8014782:	687b      	ldr	r3, [r7, #4]
 8014784:	f8d3 33fc 	ldr.w	r3, [r3, #1020]	; 0x3fc
 8014788:	7bfa      	ldrb	r2, [r7, #15]
 801478a:	4611      	mov	r1, r2
 801478c:	4618      	mov	r0, r3
 801478e:	f7fa f8bc 	bl	800e90a <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 8014792:	687b      	ldr	r3, [r7, #4]
 8014794:	f8d3 33fc 	ldr.w	r3, [r3, #1020]	; 0x3fc
 8014798:	4618      	mov	r0, r3
 801479a:	f7fa f875 	bl	800e888 <USBD_LL_Reset>
}
 801479e:	bf00      	nop
 80147a0:	3710      	adds	r7, #16
 80147a2:	46bd      	mov	sp, r7
 80147a4:	bd80      	pop	{r7, pc}
	...

080147a8 <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80147a8:	b580      	push	{r7, lr}
 80147aa:	b082      	sub	sp, #8
 80147ac:	af00      	add	r7, sp, #0
 80147ae:	6078      	str	r0, [r7, #4]
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 80147b0:	687b      	ldr	r3, [r7, #4]
 80147b2:	f8d3 33fc 	ldr.w	r3, [r3, #1020]	; 0x3fc
 80147b6:	4618      	mov	r0, r3
 80147b8:	f7fa f8b6 	bl	800e928 <USBD_LL_Suspend>
  __HAL_PCD_GATE_PHYCLOCK(hpcd);
 80147bc:	687b      	ldr	r3, [r7, #4]
 80147be:	681b      	ldr	r3, [r3, #0]
 80147c0:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 80147c4:	681b      	ldr	r3, [r3, #0]
 80147c6:	687a      	ldr	r2, [r7, #4]
 80147c8:	6812      	ldr	r2, [r2, #0]
 80147ca:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 80147ce:	f043 0301 	orr.w	r3, r3, #1
 80147d2:	6013      	str	r3, [r2, #0]
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 80147d4:	687b      	ldr	r3, [r7, #4]
 80147d6:	6a1b      	ldr	r3, [r3, #32]
 80147d8:	2b00      	cmp	r3, #0
 80147da:	d005      	beq.n	80147e8 <HAL_PCD_SuspendCallback+0x40>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 80147dc:	4b04      	ldr	r3, [pc, #16]	; (80147f0 <HAL_PCD_SuspendCallback+0x48>)
 80147de:	691b      	ldr	r3, [r3, #16]
 80147e0:	4a03      	ldr	r2, [pc, #12]	; (80147f0 <HAL_PCD_SuspendCallback+0x48>)
 80147e2:	f043 0306 	orr.w	r3, r3, #6
 80147e6:	6113      	str	r3, [r2, #16]
  }
  /* USER CODE END 2 */
}
 80147e8:	bf00      	nop
 80147ea:	3708      	adds	r7, #8
 80147ec:	46bd      	mov	sp, r7
 80147ee:	bd80      	pop	{r7, pc}
 80147f0:	e000ed00 	.word	0xe000ed00

080147f4 <HAL_PCD_ResumeCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80147f4:	b580      	push	{r7, lr}
 80147f6:	b082      	sub	sp, #8
 80147f8:	af00      	add	r7, sp, #0
 80147fa:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 3 */

  /* USER CODE END 3 */
  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 80147fc:	687b      	ldr	r3, [r7, #4]
 80147fe:	f8d3 33fc 	ldr.w	r3, [r3, #1020]	; 0x3fc
 8014802:	4618      	mov	r0, r3
 8014804:	f7fa f8a4 	bl	800e950 <USBD_LL_Resume>
}
 8014808:	bf00      	nop
 801480a:	3708      	adds	r7, #8
 801480c:	46bd      	mov	sp, r7
 801480e:	bd80      	pop	{r7, pc}

08014810 <HAL_PCD_ISOOUTIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8014810:	b580      	push	{r7, lr}
 8014812:	b082      	sub	sp, #8
 8014814:	af00      	add	r7, sp, #0
 8014816:	6078      	str	r0, [r7, #4]
 8014818:	460b      	mov	r3, r1
 801481a:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoOUTIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 801481c:	687b      	ldr	r3, [r7, #4]
 801481e:	f8d3 33fc 	ldr.w	r3, [r3, #1020]	; 0x3fc
 8014822:	78fa      	ldrb	r2, [r7, #3]
 8014824:	4611      	mov	r1, r2
 8014826:	4618      	mov	r0, r3
 8014828:	f7fa f8cd 	bl	800e9c6 <USBD_LL_IsoOUTIncomplete>
}
 801482c:	bf00      	nop
 801482e:	3708      	adds	r7, #8
 8014830:	46bd      	mov	sp, r7
 8014832:	bd80      	pop	{r7, pc}

08014834 <HAL_PCD_ISOINIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8014834:	b580      	push	{r7, lr}
 8014836:	b082      	sub	sp, #8
 8014838:	af00      	add	r7, sp, #0
 801483a:	6078      	str	r0, [r7, #4]
 801483c:	460b      	mov	r3, r1
 801483e:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoINIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 8014840:	687b      	ldr	r3, [r7, #4]
 8014842:	f8d3 33fc 	ldr.w	r3, [r3, #1020]	; 0x3fc
 8014846:	78fa      	ldrb	r2, [r7, #3]
 8014848:	4611      	mov	r1, r2
 801484a:	4618      	mov	r0, r3
 801484c:	f7fa f8af 	bl	800e9ae <USBD_LL_IsoINIncomplete>
}
 8014850:	bf00      	nop
 8014852:	3708      	adds	r7, #8
 8014854:	46bd      	mov	sp, r7
 8014856:	bd80      	pop	{r7, pc}

08014858 <HAL_PCD_ConnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8014858:	b580      	push	{r7, lr}
 801485a:	b082      	sub	sp, #8
 801485c:	af00      	add	r7, sp, #0
 801485e:	6078      	str	r0, [r7, #4]
  USBD_LL_DevConnected((USBD_HandleTypeDef*)hpcd->pData);
 8014860:	687b      	ldr	r3, [r7, #4]
 8014862:	f8d3 33fc 	ldr.w	r3, [r3, #1020]	; 0x3fc
 8014866:	4618      	mov	r0, r3
 8014868:	f7fa f8b9 	bl	800e9de <USBD_LL_DevConnected>
}
 801486c:	bf00      	nop
 801486e:	3708      	adds	r7, #8
 8014870:	46bd      	mov	sp, r7
 8014872:	bd80      	pop	{r7, pc}

08014874 <HAL_PCD_DisconnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8014874:	b580      	push	{r7, lr}
 8014876:	b082      	sub	sp, #8
 8014878:	af00      	add	r7, sp, #0
 801487a:	6078      	str	r0, [r7, #4]
  USBD_LL_DevDisconnected((USBD_HandleTypeDef*)hpcd->pData);
 801487c:	687b      	ldr	r3, [r7, #4]
 801487e:	f8d3 33fc 	ldr.w	r3, [r3, #1020]	; 0x3fc
 8014882:	4618      	mov	r0, r3
 8014884:	f7fa f8b5 	bl	800e9f2 <USBD_LL_DevDisconnected>
}
 8014888:	bf00      	nop
 801488a:	3708      	adds	r7, #8
 801488c:	46bd      	mov	sp, r7
 801488e:	bd80      	pop	{r7, pc}

08014890 <USBD_LL_Init>:
  * @brief  Initializes the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
 8014890:	b580      	push	{r7, lr}
 8014892:	b082      	sub	sp, #8
 8014894:	af00      	add	r7, sp, #0
 8014896:	6078      	str	r0, [r7, #4]
  /* Init USB Ip. */
  if (pdev->id == DEVICE_FS) {
 8014898:	687b      	ldr	r3, [r7, #4]
 801489a:	781b      	ldrb	r3, [r3, #0]
 801489c:	2b00      	cmp	r3, #0
 801489e:	d139      	bne.n	8014914 <USBD_LL_Init+0x84>
  /* Link the driver to the stack. */
  hpcd_USB_OTG_FS.pData = pdev;
 80148a0:	4a1f      	ldr	r2, [pc, #124]	; (8014920 <USBD_LL_Init+0x90>)
 80148a2:	687b      	ldr	r3, [r7, #4]
 80148a4:	f8c2 33fc 	str.w	r3, [r2, #1020]	; 0x3fc
  pdev->pData = &hpcd_USB_OTG_FS;
 80148a8:	687b      	ldr	r3, [r7, #4]
 80148aa:	4a1d      	ldr	r2, [pc, #116]	; (8014920 <USBD_LL_Init+0x90>)
 80148ac:	f8c3 22c0 	str.w	r2, [r3, #704]	; 0x2c0

  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 80148b0:	4b1b      	ldr	r3, [pc, #108]	; (8014920 <USBD_LL_Init+0x90>)
 80148b2:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
 80148b6:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 4;
 80148b8:	4b19      	ldr	r3, [pc, #100]	; (8014920 <USBD_LL_Init+0x90>)
 80148ba:	2204      	movs	r2, #4
 80148bc:	605a      	str	r2, [r3, #4]
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 80148be:	4b18      	ldr	r3, [pc, #96]	; (8014920 <USBD_LL_Init+0x90>)
 80148c0:	2202      	movs	r2, #2
 80148c2:	60da      	str	r2, [r3, #12]
  hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 80148c4:	4b16      	ldr	r3, [pc, #88]	; (8014920 <USBD_LL_Init+0x90>)
 80148c6:	2200      	movs	r2, #0
 80148c8:	611a      	str	r2, [r3, #16]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 80148ca:	4b15      	ldr	r3, [pc, #84]	; (8014920 <USBD_LL_Init+0x90>)
 80148cc:	2202      	movs	r2, #2
 80148ce:	619a      	str	r2, [r3, #24]
  hpcd_USB_OTG_FS.Init.Sof_enable = ENABLE;
 80148d0:	4b13      	ldr	r3, [pc, #76]	; (8014920 <USBD_LL_Init+0x90>)
 80148d2:	2201      	movs	r2, #1
 80148d4:	61da      	str	r2, [r3, #28]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 80148d6:	4b12      	ldr	r3, [pc, #72]	; (8014920 <USBD_LL_Init+0x90>)
 80148d8:	2200      	movs	r2, #0
 80148da:	621a      	str	r2, [r3, #32]
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = ENABLE;
 80148dc:	4b10      	ldr	r3, [pc, #64]	; (8014920 <USBD_LL_Init+0x90>)
 80148de:	2201      	movs	r2, #1
 80148e0:	62da      	str	r2, [r3, #44]	; 0x2c
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 80148e2:	4b0f      	ldr	r3, [pc, #60]	; (8014920 <USBD_LL_Init+0x90>)
 80148e4:	2200      	movs	r2, #0
 80148e6:	631a      	str	r2, [r3, #48]	; 0x30
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 80148e8:	480d      	ldr	r0, [pc, #52]	; (8014920 <USBD_LL_Init+0x90>)
 80148ea:	f7f2 fa7f 	bl	8006dec <HAL_PCD_Init>
 80148ee:	4603      	mov	r3, r0
 80148f0:	2b00      	cmp	r3, #0
 80148f2:	d001      	beq.n	80148f8 <USBD_LL_Init+0x68>
  {
    Error_Handler( );
 80148f4:	f7ed faea 	bl	8001ecc <Error_Handler>
  HAL_PCD_RegisterDataOutStageCallback(&hpcd_USB_OTG_FS, PCD_DataOutStageCallback);
  HAL_PCD_RegisterDataInStageCallback(&hpcd_USB_OTG_FS, PCD_DataInStageCallback);
  HAL_PCD_RegisterIsoOutIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOOUTIncompleteCallback);
  HAL_PCD_RegisterIsoInIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOINIncompleteCallback);
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  HAL_PCDEx_SetRxFiFo(&hpcd_USB_OTG_FS, 0x80);
 80148f8:	2180      	movs	r1, #128	; 0x80
 80148fa:	4809      	ldr	r0, [pc, #36]	; (8014920 <USBD_LL_Init+0x90>)
 80148fc:	f7f3 fbc2 	bl	8008084 <HAL_PCDEx_SetRxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 0, 0x40);
 8014900:	2240      	movs	r2, #64	; 0x40
 8014902:	2100      	movs	r1, #0
 8014904:	4806      	ldr	r0, [pc, #24]	; (8014920 <USBD_LL_Init+0x90>)
 8014906:	f7f3 fb77 	bl	8007ff8 <HAL_PCDEx_SetTxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 1, 0x80);
 801490a:	2280      	movs	r2, #128	; 0x80
 801490c:	2101      	movs	r1, #1
 801490e:	4804      	ldr	r0, [pc, #16]	; (8014920 <USBD_LL_Init+0x90>)
 8014910:	f7f3 fb72 	bl	8007ff8 <HAL_PCDEx_SetTxFiFo>
  }
  return USBD_OK;
 8014914:	2300      	movs	r3, #0
}
 8014916:	4618      	mov	r0, r3
 8014918:	3708      	adds	r7, #8
 801491a:	46bd      	mov	sp, r7
 801491c:	bd80      	pop	{r7, pc}
 801491e:	bf00      	nop
 8014920:	20007f0c 	.word	0x20007f0c

08014924 <USBD_LL_Start>:
  * @brief  Starts the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
 8014924:	b580      	push	{r7, lr}
 8014926:	b084      	sub	sp, #16
 8014928:	af00      	add	r7, sp, #0
 801492a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 801492c:	2300      	movs	r3, #0
 801492e:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8014930:	2300      	movs	r3, #0
 8014932:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_Start(pdev->pData);
 8014934:	687b      	ldr	r3, [r7, #4]
 8014936:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 801493a:	4618      	mov	r0, r3
 801493c:	f7f2 fb73 	bl	8007026 <HAL_PCD_Start>
 8014940:	4603      	mov	r3, r0
 8014942:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8014944:	7bfb      	ldrb	r3, [r7, #15]
 8014946:	4618      	mov	r0, r3
 8014948:	f000 f92e 	bl	8014ba8 <USBD_Get_USB_Status>
 801494c:	4603      	mov	r3, r0
 801494e:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8014950:	7bbb      	ldrb	r3, [r7, #14]
}
 8014952:	4618      	mov	r0, r3
 8014954:	3710      	adds	r7, #16
 8014956:	46bd      	mov	sp, r7
 8014958:	bd80      	pop	{r7, pc}

0801495a <USBD_LL_OpenEP>:
  * @param  ep_type: Endpoint type
  * @param  ep_mps: Endpoint max packet size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_OpenEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t ep_type, uint16_t ep_mps)
{
 801495a:	b580      	push	{r7, lr}
 801495c:	b084      	sub	sp, #16
 801495e:	af00      	add	r7, sp, #0
 8014960:	6078      	str	r0, [r7, #4]
 8014962:	4608      	mov	r0, r1
 8014964:	4611      	mov	r1, r2
 8014966:	461a      	mov	r2, r3
 8014968:	4603      	mov	r3, r0
 801496a:	70fb      	strb	r3, [r7, #3]
 801496c:	460b      	mov	r3, r1
 801496e:	70bb      	strb	r3, [r7, #2]
 8014970:	4613      	mov	r3, r2
 8014972:	803b      	strh	r3, [r7, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8014974:	2300      	movs	r3, #0
 8014976:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8014978:	2300      	movs	r3, #0
 801497a:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 801497c:	687b      	ldr	r3, [r7, #4]
 801497e:	f8d3 02c0 	ldr.w	r0, [r3, #704]	; 0x2c0
 8014982:	78bb      	ldrb	r3, [r7, #2]
 8014984:	883a      	ldrh	r2, [r7, #0]
 8014986:	78f9      	ldrb	r1, [r7, #3]
 8014988:	f7f2 ff29 	bl	80077de <HAL_PCD_EP_Open>
 801498c:	4603      	mov	r3, r0
 801498e:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8014990:	7bfb      	ldrb	r3, [r7, #15]
 8014992:	4618      	mov	r0, r3
 8014994:	f000 f908 	bl	8014ba8 <USBD_Get_USB_Status>
 8014998:	4603      	mov	r3, r0
 801499a:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 801499c:	7bbb      	ldrb	r3, [r7, #14]
}
 801499e:	4618      	mov	r0, r3
 80149a0:	3710      	adds	r7, #16
 80149a2:	46bd      	mov	sp, r7
 80149a4:	bd80      	pop	{r7, pc}

080149a6 <USBD_LL_CloseEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_CloseEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 80149a6:	b580      	push	{r7, lr}
 80149a8:	b084      	sub	sp, #16
 80149aa:	af00      	add	r7, sp, #0
 80149ac:	6078      	str	r0, [r7, #4]
 80149ae:	460b      	mov	r3, r1
 80149b0:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80149b2:	2300      	movs	r3, #0
 80149b4:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 80149b6:	2300      	movs	r3, #0
 80149b8:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 80149ba:	687b      	ldr	r3, [r7, #4]
 80149bc:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 80149c0:	78fa      	ldrb	r2, [r7, #3]
 80149c2:	4611      	mov	r1, r2
 80149c4:	4618      	mov	r0, r3
 80149c6:	f7f2 ff72 	bl	80078ae <HAL_PCD_EP_Close>
 80149ca:	4603      	mov	r3, r0
 80149cc:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 80149ce:	7bfb      	ldrb	r3, [r7, #15]
 80149d0:	4618      	mov	r0, r3
 80149d2:	f000 f8e9 	bl	8014ba8 <USBD_Get_USB_Status>
 80149d6:	4603      	mov	r3, r0
 80149d8:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 80149da:	7bbb      	ldrb	r3, [r7, #14]
}
 80149dc:	4618      	mov	r0, r3
 80149de:	3710      	adds	r7, #16
 80149e0:	46bd      	mov	sp, r7
 80149e2:	bd80      	pop	{r7, pc}

080149e4 <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_StallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 80149e4:	b580      	push	{r7, lr}
 80149e6:	b084      	sub	sp, #16
 80149e8:	af00      	add	r7, sp, #0
 80149ea:	6078      	str	r0, [r7, #4]
 80149ec:	460b      	mov	r3, r1
 80149ee:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80149f0:	2300      	movs	r3, #0
 80149f2:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 80149f4:	2300      	movs	r3, #0
 80149f6:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 80149f8:	687b      	ldr	r3, [r7, #4]
 80149fa:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 80149fe:	78fa      	ldrb	r2, [r7, #3]
 8014a00:	4611      	mov	r1, r2
 8014a02:	4618      	mov	r0, r3
 8014a04:	f7f3 f849 	bl	8007a9a <HAL_PCD_EP_SetStall>
 8014a08:	4603      	mov	r3, r0
 8014a0a:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8014a0c:	7bfb      	ldrb	r3, [r7, #15]
 8014a0e:	4618      	mov	r0, r3
 8014a10:	f000 f8ca 	bl	8014ba8 <USBD_Get_USB_Status>
 8014a14:	4603      	mov	r3, r0
 8014a16:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8014a18:	7bbb      	ldrb	r3, [r7, #14]
}
 8014a1a:	4618      	mov	r0, r3
 8014a1c:	3710      	adds	r7, #16
 8014a1e:	46bd      	mov	sp, r7
 8014a20:	bd80      	pop	{r7, pc}

08014a22 <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_ClearStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8014a22:	b580      	push	{r7, lr}
 8014a24:	b084      	sub	sp, #16
 8014a26:	af00      	add	r7, sp, #0
 8014a28:	6078      	str	r0, [r7, #4]
 8014a2a:	460b      	mov	r3, r1
 8014a2c:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8014a2e:	2300      	movs	r3, #0
 8014a30:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8014a32:	2300      	movs	r3, #0
 8014a34:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 8014a36:	687b      	ldr	r3, [r7, #4]
 8014a38:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 8014a3c:	78fa      	ldrb	r2, [r7, #3]
 8014a3e:	4611      	mov	r1, r2
 8014a40:	4618      	mov	r0, r3
 8014a42:	f7f3 f88e 	bl	8007b62 <HAL_PCD_EP_ClrStall>
 8014a46:	4603      	mov	r3, r0
 8014a48:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8014a4a:	7bfb      	ldrb	r3, [r7, #15]
 8014a4c:	4618      	mov	r0, r3
 8014a4e:	f000 f8ab 	bl	8014ba8 <USBD_Get_USB_Status>
 8014a52:	4603      	mov	r3, r0
 8014a54:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8014a56:	7bbb      	ldrb	r3, [r7, #14]
}
 8014a58:	4618      	mov	r0, r3
 8014a5a:	3710      	adds	r7, #16
 8014a5c:	46bd      	mov	sp, r7
 8014a5e:	bd80      	pop	{r7, pc}

08014a60 <USBD_LL_IsStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Stall (1: Yes, 0: No)
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8014a60:	b480      	push	{r7}
 8014a62:	b085      	sub	sp, #20
 8014a64:	af00      	add	r7, sp, #0
 8014a66:	6078      	str	r0, [r7, #4]
 8014a68:	460b      	mov	r3, r1
 8014a6a:	70fb      	strb	r3, [r7, #3]
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 8014a6c:	687b      	ldr	r3, [r7, #4]
 8014a6e:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 8014a72:	60fb      	str	r3, [r7, #12]

  if((ep_addr & 0x80) == 0x80)
 8014a74:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8014a78:	2b00      	cmp	r3, #0
 8014a7a:	da0b      	bge.n	8014a94 <USBD_LL_IsStallEP+0x34>
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
 8014a7c:	78fb      	ldrb	r3, [r7, #3]
 8014a7e:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8014a82:	68f9      	ldr	r1, [r7, #12]
 8014a84:	4613      	mov	r3, r2
 8014a86:	00db      	lsls	r3, r3, #3
 8014a88:	1a9b      	subs	r3, r3, r2
 8014a8a:	009b      	lsls	r3, r3, #2
 8014a8c:	440b      	add	r3, r1
 8014a8e:	333e      	adds	r3, #62	; 0x3e
 8014a90:	781b      	ldrb	r3, [r3, #0]
 8014a92:	e00b      	b.n	8014aac <USBD_LL_IsStallEP+0x4c>
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall;
 8014a94:	78fb      	ldrb	r3, [r7, #3]
 8014a96:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8014a9a:	68f9      	ldr	r1, [r7, #12]
 8014a9c:	4613      	mov	r3, r2
 8014a9e:	00db      	lsls	r3, r3, #3
 8014aa0:	1a9b      	subs	r3, r3, r2
 8014aa2:	009b      	lsls	r3, r3, #2
 8014aa4:	440b      	add	r3, r1
 8014aa6:	f503 73ff 	add.w	r3, r3, #510	; 0x1fe
 8014aaa:	781b      	ldrb	r3, [r3, #0]
  }
}
 8014aac:	4618      	mov	r0, r3
 8014aae:	3714      	adds	r7, #20
 8014ab0:	46bd      	mov	sp, r7
 8014ab2:	bc80      	pop	{r7}
 8014ab4:	4770      	bx	lr

08014ab6 <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  dev_addr: Device address
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_SetUSBAddress(USBD_HandleTypeDef *pdev, uint8_t dev_addr)
{
 8014ab6:	b580      	push	{r7, lr}
 8014ab8:	b084      	sub	sp, #16
 8014aba:	af00      	add	r7, sp, #0
 8014abc:	6078      	str	r0, [r7, #4]
 8014abe:	460b      	mov	r3, r1
 8014ac0:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8014ac2:	2300      	movs	r3, #0
 8014ac4:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8014ac6:	2300      	movs	r3, #0
 8014ac8:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 8014aca:	687b      	ldr	r3, [r7, #4]
 8014acc:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 8014ad0:	78fa      	ldrb	r2, [r7, #3]
 8014ad2:	4611      	mov	r1, r2
 8014ad4:	4618      	mov	r0, r3
 8014ad6:	f7f2 fe5d 	bl	8007794 <HAL_PCD_SetAddress>
 8014ada:	4603      	mov	r3, r0
 8014adc:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8014ade:	7bfb      	ldrb	r3, [r7, #15]
 8014ae0:	4618      	mov	r0, r3
 8014ae2:	f000 f861 	bl	8014ba8 <USBD_Get_USB_Status>
 8014ae6:	4603      	mov	r3, r0
 8014ae8:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8014aea:	7bbb      	ldrb	r3, [r7, #14]
}
 8014aec:	4618      	mov	r0, r3
 8014aee:	3710      	adds	r7, #16
 8014af0:	46bd      	mov	sp, r7
 8014af2:	bd80      	pop	{r7, pc}

08014af4 <USBD_LL_Transmit>:
  * @param  pbuf: Pointer to data to be sent
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Transmit(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint16_t size)
{
 8014af4:	b580      	push	{r7, lr}
 8014af6:	b086      	sub	sp, #24
 8014af8:	af00      	add	r7, sp, #0
 8014afa:	60f8      	str	r0, [r7, #12]
 8014afc:	607a      	str	r2, [r7, #4]
 8014afe:	461a      	mov	r2, r3
 8014b00:	460b      	mov	r3, r1
 8014b02:	72fb      	strb	r3, [r7, #11]
 8014b04:	4613      	mov	r3, r2
 8014b06:	813b      	strh	r3, [r7, #8]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8014b08:	2300      	movs	r3, #0
 8014b0a:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8014b0c:	2300      	movs	r3, #0
 8014b0e:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 8014b10:	68fb      	ldr	r3, [r7, #12]
 8014b12:	f8d3 02c0 	ldr.w	r0, [r3, #704]	; 0x2c0
 8014b16:	893b      	ldrh	r3, [r7, #8]
 8014b18:	7af9      	ldrb	r1, [r7, #11]
 8014b1a:	687a      	ldr	r2, [r7, #4]
 8014b1c:	f7f2 ff73 	bl	8007a06 <HAL_PCD_EP_Transmit>
 8014b20:	4603      	mov	r3, r0
 8014b22:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8014b24:	7dfb      	ldrb	r3, [r7, #23]
 8014b26:	4618      	mov	r0, r3
 8014b28:	f000 f83e 	bl	8014ba8 <USBD_Get_USB_Status>
 8014b2c:	4603      	mov	r3, r0
 8014b2e:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 8014b30:	7dbb      	ldrb	r3, [r7, #22]
}
 8014b32:	4618      	mov	r0, r3
 8014b34:	3718      	adds	r7, #24
 8014b36:	46bd      	mov	sp, r7
 8014b38:	bd80      	pop	{r7, pc}

08014b3a <USBD_LL_PrepareReceive>:
  * @param  pbuf: Pointer to data to be received
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint16_t size)
{
 8014b3a:	b580      	push	{r7, lr}
 8014b3c:	b086      	sub	sp, #24
 8014b3e:	af00      	add	r7, sp, #0
 8014b40:	60f8      	str	r0, [r7, #12]
 8014b42:	607a      	str	r2, [r7, #4]
 8014b44:	461a      	mov	r2, r3
 8014b46:	460b      	mov	r3, r1
 8014b48:	72fb      	strb	r3, [r7, #11]
 8014b4a:	4613      	mov	r3, r2
 8014b4c:	813b      	strh	r3, [r7, #8]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8014b4e:	2300      	movs	r3, #0
 8014b50:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8014b52:	2300      	movs	r3, #0
 8014b54:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 8014b56:	68fb      	ldr	r3, [r7, #12]
 8014b58:	f8d3 02c0 	ldr.w	r0, [r3, #704]	; 0x2c0
 8014b5c:	893b      	ldrh	r3, [r7, #8]
 8014b5e:	7af9      	ldrb	r1, [r7, #11]
 8014b60:	687a      	ldr	r2, [r7, #4]
 8014b62:	f7f2 feee 	bl	8007942 <HAL_PCD_EP_Receive>
 8014b66:	4603      	mov	r3, r0
 8014b68:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8014b6a:	7dfb      	ldrb	r3, [r7, #23]
 8014b6c:	4618      	mov	r0, r3
 8014b6e:	f000 f81b 	bl	8014ba8 <USBD_Get_USB_Status>
 8014b72:	4603      	mov	r3, r0
 8014b74:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 8014b76:	7dbb      	ldrb	r3, [r7, #22]
}
 8014b78:	4618      	mov	r0, r3
 8014b7a:	3718      	adds	r7, #24
 8014b7c:	46bd      	mov	sp, r7
 8014b7e:	bd80      	pop	{r7, pc}

08014b80 <USBD_LL_GetRxDataSize>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Recived Data Size
  */
uint32_t USBD_LL_GetRxDataSize(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8014b80:	b580      	push	{r7, lr}
 8014b82:	b082      	sub	sp, #8
 8014b84:	af00      	add	r7, sp, #0
 8014b86:	6078      	str	r0, [r7, #4]
 8014b88:	460b      	mov	r3, r1
 8014b8a:	70fb      	strb	r3, [r7, #3]
  return HAL_PCD_EP_GetRxCount((PCD_HandleTypeDef*) pdev->pData, ep_addr);
 8014b8c:	687b      	ldr	r3, [r7, #4]
 8014b8e:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 8014b92:	78fa      	ldrb	r2, [r7, #3]
 8014b94:	4611      	mov	r1, r2
 8014b96:	4618      	mov	r0, r3
 8014b98:	f7f2 ff1e 	bl	80079d8 <HAL_PCD_EP_GetRxCount>
 8014b9c:	4603      	mov	r3, r0
}
 8014b9e:	4618      	mov	r0, r3
 8014ba0:	3708      	adds	r7, #8
 8014ba2:	46bd      	mov	sp, r7
 8014ba4:	bd80      	pop	{r7, pc}
	...

08014ba8 <USBD_Get_USB_Status>:
  * @brief  Retuns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBD_StatusTypeDef USBD_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 8014ba8:	b480      	push	{r7}
 8014baa:	b085      	sub	sp, #20
 8014bac:	af00      	add	r7, sp, #0
 8014bae:	4603      	mov	r3, r0
 8014bb0:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8014bb2:	2300      	movs	r3, #0
 8014bb4:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 8014bb6:	79fb      	ldrb	r3, [r7, #7]
 8014bb8:	2b03      	cmp	r3, #3
 8014bba:	d817      	bhi.n	8014bec <USBD_Get_USB_Status+0x44>
 8014bbc:	a201      	add	r2, pc, #4	; (adr r2, 8014bc4 <USBD_Get_USB_Status+0x1c>)
 8014bbe:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8014bc2:	bf00      	nop
 8014bc4:	08014bd5 	.word	0x08014bd5
 8014bc8:	08014bdb 	.word	0x08014bdb
 8014bcc:	08014be1 	.word	0x08014be1
 8014bd0:	08014be7 	.word	0x08014be7
  {
    case HAL_OK :
      usb_status = USBD_OK;
 8014bd4:	2300      	movs	r3, #0
 8014bd6:	73fb      	strb	r3, [r7, #15]
    break;
 8014bd8:	e00b      	b.n	8014bf2 <USBD_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 8014bda:	2302      	movs	r3, #2
 8014bdc:	73fb      	strb	r3, [r7, #15]
    break;
 8014bde:	e008      	b.n	8014bf2 <USBD_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 8014be0:	2301      	movs	r3, #1
 8014be2:	73fb      	strb	r3, [r7, #15]
    break;
 8014be4:	e005      	b.n	8014bf2 <USBD_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 8014be6:	2302      	movs	r3, #2
 8014be8:	73fb      	strb	r3, [r7, #15]
    break;
 8014bea:	e002      	b.n	8014bf2 <USBD_Get_USB_Status+0x4a>
    default :
      usb_status = USBD_FAIL;
 8014bec:	2302      	movs	r3, #2
 8014bee:	73fb      	strb	r3, [r7, #15]
    break;
 8014bf0:	bf00      	nop
  }
  return usb_status;
 8014bf2:	7bfb      	ldrb	r3, [r7, #15]
}
 8014bf4:	4618      	mov	r0, r3
 8014bf6:	3714      	adds	r7, #20
 8014bf8:	46bd      	mov	sp, r7
 8014bfa:	bc80      	pop	{r7}
 8014bfc:	4770      	bx	lr
 8014bfe:	bf00      	nop

08014c00 <atoi>:
 8014c00:	220a      	movs	r2, #10
 8014c02:	2100      	movs	r1, #0
 8014c04:	f000 be22 	b.w	801584c <strtol>

08014c08 <__libc_init_array>:
 8014c08:	b570      	push	{r4, r5, r6, lr}
 8014c0a:	2500      	movs	r5, #0
 8014c0c:	4e0c      	ldr	r6, [pc, #48]	; (8014c40 <__libc_init_array+0x38>)
 8014c0e:	4c0d      	ldr	r4, [pc, #52]	; (8014c44 <__libc_init_array+0x3c>)
 8014c10:	1ba4      	subs	r4, r4, r6
 8014c12:	10a4      	asrs	r4, r4, #2
 8014c14:	42a5      	cmp	r5, r4
 8014c16:	d109      	bne.n	8014c2c <__libc_init_array+0x24>
 8014c18:	f002 fdc0 	bl	801779c <_init>
 8014c1c:	2500      	movs	r5, #0
 8014c1e:	4e0a      	ldr	r6, [pc, #40]	; (8014c48 <__libc_init_array+0x40>)
 8014c20:	4c0a      	ldr	r4, [pc, #40]	; (8014c4c <__libc_init_array+0x44>)
 8014c22:	1ba4      	subs	r4, r4, r6
 8014c24:	10a4      	asrs	r4, r4, #2
 8014c26:	42a5      	cmp	r5, r4
 8014c28:	d105      	bne.n	8014c36 <__libc_init_array+0x2e>
 8014c2a:	bd70      	pop	{r4, r5, r6, pc}
 8014c2c:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8014c30:	4798      	blx	r3
 8014c32:	3501      	adds	r5, #1
 8014c34:	e7ee      	b.n	8014c14 <__libc_init_array+0xc>
 8014c36:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8014c3a:	4798      	blx	r3
 8014c3c:	3501      	adds	r5, #1
 8014c3e:	e7f2      	b.n	8014c26 <__libc_init_array+0x1e>
 8014c40:	08018e58 	.word	0x08018e58
 8014c44:	08018e58 	.word	0x08018e58
 8014c48:	08018e58 	.word	0x08018e58
 8014c4c:	08018e5c 	.word	0x08018e5c

08014c50 <malloc>:
 8014c50:	4b02      	ldr	r3, [pc, #8]	; (8014c5c <malloc+0xc>)
 8014c52:	4601      	mov	r1, r0
 8014c54:	6818      	ldr	r0, [r3, #0]
 8014c56:	f000 b879 	b.w	8014d4c <_malloc_r>
 8014c5a:	bf00      	nop
 8014c5c:	20000298 	.word	0x20000298

08014c60 <free>:
 8014c60:	4b02      	ldr	r3, [pc, #8]	; (8014c6c <free+0xc>)
 8014c62:	4601      	mov	r1, r0
 8014c64:	6818      	ldr	r0, [r3, #0]
 8014c66:	f000 b825 	b.w	8014cb4 <_free_r>
 8014c6a:	bf00      	nop
 8014c6c:	20000298 	.word	0x20000298

08014c70 <memcmp>:
 8014c70:	b530      	push	{r4, r5, lr}
 8014c72:	2400      	movs	r4, #0
 8014c74:	42a2      	cmp	r2, r4
 8014c76:	d101      	bne.n	8014c7c <memcmp+0xc>
 8014c78:	2000      	movs	r0, #0
 8014c7a:	e007      	b.n	8014c8c <memcmp+0x1c>
 8014c7c:	5d03      	ldrb	r3, [r0, r4]
 8014c7e:	3401      	adds	r4, #1
 8014c80:	190d      	adds	r5, r1, r4
 8014c82:	f815 5c01 	ldrb.w	r5, [r5, #-1]
 8014c86:	42ab      	cmp	r3, r5
 8014c88:	d0f4      	beq.n	8014c74 <memcmp+0x4>
 8014c8a:	1b58      	subs	r0, r3, r5
 8014c8c:	bd30      	pop	{r4, r5, pc}

08014c8e <memcpy>:
 8014c8e:	b510      	push	{r4, lr}
 8014c90:	1e43      	subs	r3, r0, #1
 8014c92:	440a      	add	r2, r1
 8014c94:	4291      	cmp	r1, r2
 8014c96:	d100      	bne.n	8014c9a <memcpy+0xc>
 8014c98:	bd10      	pop	{r4, pc}
 8014c9a:	f811 4b01 	ldrb.w	r4, [r1], #1
 8014c9e:	f803 4f01 	strb.w	r4, [r3, #1]!
 8014ca2:	e7f7      	b.n	8014c94 <memcpy+0x6>

08014ca4 <memset>:
 8014ca4:	4603      	mov	r3, r0
 8014ca6:	4402      	add	r2, r0
 8014ca8:	4293      	cmp	r3, r2
 8014caa:	d100      	bne.n	8014cae <memset+0xa>
 8014cac:	4770      	bx	lr
 8014cae:	f803 1b01 	strb.w	r1, [r3], #1
 8014cb2:	e7f9      	b.n	8014ca8 <memset+0x4>

08014cb4 <_free_r>:
 8014cb4:	b538      	push	{r3, r4, r5, lr}
 8014cb6:	4605      	mov	r5, r0
 8014cb8:	2900      	cmp	r1, #0
 8014cba:	d043      	beq.n	8014d44 <_free_r+0x90>
 8014cbc:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8014cc0:	1f0c      	subs	r4, r1, #4
 8014cc2:	2b00      	cmp	r3, #0
 8014cc4:	bfb8      	it	lt
 8014cc6:	18e4      	addlt	r4, r4, r3
 8014cc8:	f001 fd16 	bl	80166f8 <__malloc_lock>
 8014ccc:	4a1e      	ldr	r2, [pc, #120]	; (8014d48 <_free_r+0x94>)
 8014cce:	6813      	ldr	r3, [r2, #0]
 8014cd0:	4610      	mov	r0, r2
 8014cd2:	b933      	cbnz	r3, 8014ce2 <_free_r+0x2e>
 8014cd4:	6063      	str	r3, [r4, #4]
 8014cd6:	6014      	str	r4, [r2, #0]
 8014cd8:	4628      	mov	r0, r5
 8014cda:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8014cde:	f001 bd0c 	b.w	80166fa <__malloc_unlock>
 8014ce2:	42a3      	cmp	r3, r4
 8014ce4:	d90b      	bls.n	8014cfe <_free_r+0x4a>
 8014ce6:	6821      	ldr	r1, [r4, #0]
 8014ce8:	1862      	adds	r2, r4, r1
 8014cea:	4293      	cmp	r3, r2
 8014cec:	bf01      	itttt	eq
 8014cee:	681a      	ldreq	r2, [r3, #0]
 8014cf0:	685b      	ldreq	r3, [r3, #4]
 8014cf2:	1852      	addeq	r2, r2, r1
 8014cf4:	6022      	streq	r2, [r4, #0]
 8014cf6:	6063      	str	r3, [r4, #4]
 8014cf8:	6004      	str	r4, [r0, #0]
 8014cfa:	e7ed      	b.n	8014cd8 <_free_r+0x24>
 8014cfc:	4613      	mov	r3, r2
 8014cfe:	685a      	ldr	r2, [r3, #4]
 8014d00:	b10a      	cbz	r2, 8014d06 <_free_r+0x52>
 8014d02:	42a2      	cmp	r2, r4
 8014d04:	d9fa      	bls.n	8014cfc <_free_r+0x48>
 8014d06:	6819      	ldr	r1, [r3, #0]
 8014d08:	1858      	adds	r0, r3, r1
 8014d0a:	42a0      	cmp	r0, r4
 8014d0c:	d10b      	bne.n	8014d26 <_free_r+0x72>
 8014d0e:	6820      	ldr	r0, [r4, #0]
 8014d10:	4401      	add	r1, r0
 8014d12:	1858      	adds	r0, r3, r1
 8014d14:	4282      	cmp	r2, r0
 8014d16:	6019      	str	r1, [r3, #0]
 8014d18:	d1de      	bne.n	8014cd8 <_free_r+0x24>
 8014d1a:	6810      	ldr	r0, [r2, #0]
 8014d1c:	6852      	ldr	r2, [r2, #4]
 8014d1e:	4401      	add	r1, r0
 8014d20:	6019      	str	r1, [r3, #0]
 8014d22:	605a      	str	r2, [r3, #4]
 8014d24:	e7d8      	b.n	8014cd8 <_free_r+0x24>
 8014d26:	d902      	bls.n	8014d2e <_free_r+0x7a>
 8014d28:	230c      	movs	r3, #12
 8014d2a:	602b      	str	r3, [r5, #0]
 8014d2c:	e7d4      	b.n	8014cd8 <_free_r+0x24>
 8014d2e:	6820      	ldr	r0, [r4, #0]
 8014d30:	1821      	adds	r1, r4, r0
 8014d32:	428a      	cmp	r2, r1
 8014d34:	bf01      	itttt	eq
 8014d36:	6811      	ldreq	r1, [r2, #0]
 8014d38:	6852      	ldreq	r2, [r2, #4]
 8014d3a:	1809      	addeq	r1, r1, r0
 8014d3c:	6021      	streq	r1, [r4, #0]
 8014d3e:	6062      	str	r2, [r4, #4]
 8014d40:	605c      	str	r4, [r3, #4]
 8014d42:	e7c9      	b.n	8014cd8 <_free_r+0x24>
 8014d44:	bd38      	pop	{r3, r4, r5, pc}
 8014d46:	bf00      	nop
 8014d48:	200005d4 	.word	0x200005d4

08014d4c <_malloc_r>:
 8014d4c:	b570      	push	{r4, r5, r6, lr}
 8014d4e:	1ccd      	adds	r5, r1, #3
 8014d50:	f025 0503 	bic.w	r5, r5, #3
 8014d54:	3508      	adds	r5, #8
 8014d56:	2d0c      	cmp	r5, #12
 8014d58:	bf38      	it	cc
 8014d5a:	250c      	movcc	r5, #12
 8014d5c:	2d00      	cmp	r5, #0
 8014d5e:	4606      	mov	r6, r0
 8014d60:	db01      	blt.n	8014d66 <_malloc_r+0x1a>
 8014d62:	42a9      	cmp	r1, r5
 8014d64:	d903      	bls.n	8014d6e <_malloc_r+0x22>
 8014d66:	230c      	movs	r3, #12
 8014d68:	6033      	str	r3, [r6, #0]
 8014d6a:	2000      	movs	r0, #0
 8014d6c:	bd70      	pop	{r4, r5, r6, pc}
 8014d6e:	f001 fcc3 	bl	80166f8 <__malloc_lock>
 8014d72:	4a21      	ldr	r2, [pc, #132]	; (8014df8 <_malloc_r+0xac>)
 8014d74:	6814      	ldr	r4, [r2, #0]
 8014d76:	4621      	mov	r1, r4
 8014d78:	b991      	cbnz	r1, 8014da0 <_malloc_r+0x54>
 8014d7a:	4c20      	ldr	r4, [pc, #128]	; (8014dfc <_malloc_r+0xb0>)
 8014d7c:	6823      	ldr	r3, [r4, #0]
 8014d7e:	b91b      	cbnz	r3, 8014d88 <_malloc_r+0x3c>
 8014d80:	4630      	mov	r0, r6
 8014d82:	f000 fca5 	bl	80156d0 <_sbrk_r>
 8014d86:	6020      	str	r0, [r4, #0]
 8014d88:	4629      	mov	r1, r5
 8014d8a:	4630      	mov	r0, r6
 8014d8c:	f000 fca0 	bl	80156d0 <_sbrk_r>
 8014d90:	1c43      	adds	r3, r0, #1
 8014d92:	d124      	bne.n	8014dde <_malloc_r+0x92>
 8014d94:	230c      	movs	r3, #12
 8014d96:	4630      	mov	r0, r6
 8014d98:	6033      	str	r3, [r6, #0]
 8014d9a:	f001 fcae 	bl	80166fa <__malloc_unlock>
 8014d9e:	e7e4      	b.n	8014d6a <_malloc_r+0x1e>
 8014da0:	680b      	ldr	r3, [r1, #0]
 8014da2:	1b5b      	subs	r3, r3, r5
 8014da4:	d418      	bmi.n	8014dd8 <_malloc_r+0x8c>
 8014da6:	2b0b      	cmp	r3, #11
 8014da8:	d90f      	bls.n	8014dca <_malloc_r+0x7e>
 8014daa:	600b      	str	r3, [r1, #0]
 8014dac:	18cc      	adds	r4, r1, r3
 8014dae:	50cd      	str	r5, [r1, r3]
 8014db0:	4630      	mov	r0, r6
 8014db2:	f001 fca2 	bl	80166fa <__malloc_unlock>
 8014db6:	f104 000b 	add.w	r0, r4, #11
 8014dba:	1d23      	adds	r3, r4, #4
 8014dbc:	f020 0007 	bic.w	r0, r0, #7
 8014dc0:	1ac3      	subs	r3, r0, r3
 8014dc2:	d0d3      	beq.n	8014d6c <_malloc_r+0x20>
 8014dc4:	425a      	negs	r2, r3
 8014dc6:	50e2      	str	r2, [r4, r3]
 8014dc8:	e7d0      	b.n	8014d6c <_malloc_r+0x20>
 8014dca:	684b      	ldr	r3, [r1, #4]
 8014dcc:	428c      	cmp	r4, r1
 8014dce:	bf16      	itet	ne
 8014dd0:	6063      	strne	r3, [r4, #4]
 8014dd2:	6013      	streq	r3, [r2, #0]
 8014dd4:	460c      	movne	r4, r1
 8014dd6:	e7eb      	b.n	8014db0 <_malloc_r+0x64>
 8014dd8:	460c      	mov	r4, r1
 8014dda:	6849      	ldr	r1, [r1, #4]
 8014ddc:	e7cc      	b.n	8014d78 <_malloc_r+0x2c>
 8014dde:	1cc4      	adds	r4, r0, #3
 8014de0:	f024 0403 	bic.w	r4, r4, #3
 8014de4:	42a0      	cmp	r0, r4
 8014de6:	d005      	beq.n	8014df4 <_malloc_r+0xa8>
 8014de8:	1a21      	subs	r1, r4, r0
 8014dea:	4630      	mov	r0, r6
 8014dec:	f000 fc70 	bl	80156d0 <_sbrk_r>
 8014df0:	3001      	adds	r0, #1
 8014df2:	d0cf      	beq.n	8014d94 <_malloc_r+0x48>
 8014df4:	6025      	str	r5, [r4, #0]
 8014df6:	e7db      	b.n	8014db0 <_malloc_r+0x64>
 8014df8:	200005d4 	.word	0x200005d4
 8014dfc:	200005d8 	.word	0x200005d8

08014e00 <__cvt>:
 8014e00:	2b00      	cmp	r3, #0
 8014e02:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8014e06:	461e      	mov	r6, r3
 8014e08:	bfbb      	ittet	lt
 8014e0a:	f103 4300 	addlt.w	r3, r3, #2147483648	; 0x80000000
 8014e0e:	461e      	movlt	r6, r3
 8014e10:	2300      	movge	r3, #0
 8014e12:	232d      	movlt	r3, #45	; 0x2d
 8014e14:	b088      	sub	sp, #32
 8014e16:	9f14      	ldr	r7, [sp, #80]	; 0x50
 8014e18:	e9dd 1a12 	ldrd	r1, sl, [sp, #72]	; 0x48
 8014e1c:	f027 0720 	bic.w	r7, r7, #32
 8014e20:	2f46      	cmp	r7, #70	; 0x46
 8014e22:	4614      	mov	r4, r2
 8014e24:	9d10      	ldr	r5, [sp, #64]	; 0x40
 8014e26:	700b      	strb	r3, [r1, #0]
 8014e28:	d004      	beq.n	8014e34 <__cvt+0x34>
 8014e2a:	2f45      	cmp	r7, #69	; 0x45
 8014e2c:	d100      	bne.n	8014e30 <__cvt+0x30>
 8014e2e:	3501      	adds	r5, #1
 8014e30:	2302      	movs	r3, #2
 8014e32:	e000      	b.n	8014e36 <__cvt+0x36>
 8014e34:	2303      	movs	r3, #3
 8014e36:	aa07      	add	r2, sp, #28
 8014e38:	9204      	str	r2, [sp, #16]
 8014e3a:	aa06      	add	r2, sp, #24
 8014e3c:	e9cd a202 	strd	sl, r2, [sp, #8]
 8014e40:	e9cd 3500 	strd	r3, r5, [sp]
 8014e44:	4622      	mov	r2, r4
 8014e46:	4633      	mov	r3, r6
 8014e48:	f000 fda6 	bl	8015998 <_dtoa_r>
 8014e4c:	2f47      	cmp	r7, #71	; 0x47
 8014e4e:	4680      	mov	r8, r0
 8014e50:	d102      	bne.n	8014e58 <__cvt+0x58>
 8014e52:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8014e54:	07db      	lsls	r3, r3, #31
 8014e56:	d526      	bpl.n	8014ea6 <__cvt+0xa6>
 8014e58:	2f46      	cmp	r7, #70	; 0x46
 8014e5a:	eb08 0905 	add.w	r9, r8, r5
 8014e5e:	d111      	bne.n	8014e84 <__cvt+0x84>
 8014e60:	f898 3000 	ldrb.w	r3, [r8]
 8014e64:	2b30      	cmp	r3, #48	; 0x30
 8014e66:	d10a      	bne.n	8014e7e <__cvt+0x7e>
 8014e68:	2200      	movs	r2, #0
 8014e6a:	2300      	movs	r3, #0
 8014e6c:	4620      	mov	r0, r4
 8014e6e:	4631      	mov	r1, r6
 8014e70:	f7eb fdd6 	bl	8000a20 <__aeabi_dcmpeq>
 8014e74:	b918      	cbnz	r0, 8014e7e <__cvt+0x7e>
 8014e76:	f1c5 0501 	rsb	r5, r5, #1
 8014e7a:	f8ca 5000 	str.w	r5, [sl]
 8014e7e:	f8da 3000 	ldr.w	r3, [sl]
 8014e82:	4499      	add	r9, r3
 8014e84:	2200      	movs	r2, #0
 8014e86:	2300      	movs	r3, #0
 8014e88:	4620      	mov	r0, r4
 8014e8a:	4631      	mov	r1, r6
 8014e8c:	f7eb fdc8 	bl	8000a20 <__aeabi_dcmpeq>
 8014e90:	b938      	cbnz	r0, 8014ea2 <__cvt+0xa2>
 8014e92:	2230      	movs	r2, #48	; 0x30
 8014e94:	9b07      	ldr	r3, [sp, #28]
 8014e96:	454b      	cmp	r3, r9
 8014e98:	d205      	bcs.n	8014ea6 <__cvt+0xa6>
 8014e9a:	1c59      	adds	r1, r3, #1
 8014e9c:	9107      	str	r1, [sp, #28]
 8014e9e:	701a      	strb	r2, [r3, #0]
 8014ea0:	e7f8      	b.n	8014e94 <__cvt+0x94>
 8014ea2:	f8cd 901c 	str.w	r9, [sp, #28]
 8014ea6:	4640      	mov	r0, r8
 8014ea8:	9b07      	ldr	r3, [sp, #28]
 8014eaa:	9a15      	ldr	r2, [sp, #84]	; 0x54
 8014eac:	eba3 0308 	sub.w	r3, r3, r8
 8014eb0:	6013      	str	r3, [r2, #0]
 8014eb2:	b008      	add	sp, #32
 8014eb4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}

08014eb8 <__exponent>:
 8014eb8:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8014eba:	2900      	cmp	r1, #0
 8014ebc:	bfb4      	ite	lt
 8014ebe:	232d      	movlt	r3, #45	; 0x2d
 8014ec0:	232b      	movge	r3, #43	; 0x2b
 8014ec2:	4604      	mov	r4, r0
 8014ec4:	bfb8      	it	lt
 8014ec6:	4249      	neglt	r1, r1
 8014ec8:	2909      	cmp	r1, #9
 8014eca:	f804 2b02 	strb.w	r2, [r4], #2
 8014ece:	7043      	strb	r3, [r0, #1]
 8014ed0:	dd21      	ble.n	8014f16 <__exponent+0x5e>
 8014ed2:	f10d 0307 	add.w	r3, sp, #7
 8014ed6:	461f      	mov	r7, r3
 8014ed8:	260a      	movs	r6, #10
 8014eda:	fb91 f5f6 	sdiv	r5, r1, r6
 8014ede:	fb06 1115 	mls	r1, r6, r5, r1
 8014ee2:	2d09      	cmp	r5, #9
 8014ee4:	f101 0130 	add.w	r1, r1, #48	; 0x30
 8014ee8:	f803 1c01 	strb.w	r1, [r3, #-1]
 8014eec:	f103 32ff 	add.w	r2, r3, #4294967295
 8014ef0:	4629      	mov	r1, r5
 8014ef2:	dc09      	bgt.n	8014f08 <__exponent+0x50>
 8014ef4:	3130      	adds	r1, #48	; 0x30
 8014ef6:	3b02      	subs	r3, #2
 8014ef8:	f802 1c01 	strb.w	r1, [r2, #-1]
 8014efc:	42bb      	cmp	r3, r7
 8014efe:	4622      	mov	r2, r4
 8014f00:	d304      	bcc.n	8014f0c <__exponent+0x54>
 8014f02:	1a10      	subs	r0, r2, r0
 8014f04:	b003      	add	sp, #12
 8014f06:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8014f08:	4613      	mov	r3, r2
 8014f0a:	e7e6      	b.n	8014eda <__exponent+0x22>
 8014f0c:	f813 2b01 	ldrb.w	r2, [r3], #1
 8014f10:	f804 2b01 	strb.w	r2, [r4], #1
 8014f14:	e7f2      	b.n	8014efc <__exponent+0x44>
 8014f16:	2330      	movs	r3, #48	; 0x30
 8014f18:	4419      	add	r1, r3
 8014f1a:	7083      	strb	r3, [r0, #2]
 8014f1c:	1d02      	adds	r2, r0, #4
 8014f1e:	70c1      	strb	r1, [r0, #3]
 8014f20:	e7ef      	b.n	8014f02 <__exponent+0x4a>
	...

08014f24 <_printf_float>:
 8014f24:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8014f28:	b091      	sub	sp, #68	; 0x44
 8014f2a:	460c      	mov	r4, r1
 8014f2c:	9f1a      	ldr	r7, [sp, #104]	; 0x68
 8014f2e:	4693      	mov	fp, r2
 8014f30:	461e      	mov	r6, r3
 8014f32:	4605      	mov	r5, r0
 8014f34:	f001 fbb2 	bl	801669c <_localeconv_r>
 8014f38:	6803      	ldr	r3, [r0, #0]
 8014f3a:	4618      	mov	r0, r3
 8014f3c:	9309      	str	r3, [sp, #36]	; 0x24
 8014f3e:	f7eb f943 	bl	80001c8 <strlen>
 8014f42:	2300      	movs	r3, #0
 8014f44:	930e      	str	r3, [sp, #56]	; 0x38
 8014f46:	683b      	ldr	r3, [r7, #0]
 8014f48:	900a      	str	r0, [sp, #40]	; 0x28
 8014f4a:	3307      	adds	r3, #7
 8014f4c:	f023 0307 	bic.w	r3, r3, #7
 8014f50:	f103 0208 	add.w	r2, r3, #8
 8014f54:	f894 8018 	ldrb.w	r8, [r4, #24]
 8014f58:	f8d4 a000 	ldr.w	sl, [r4]
 8014f5c:	603a      	str	r2, [r7, #0]
 8014f5e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8014f62:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 8014f66:	e9d4 7912 	ldrd	r7, r9, [r4, #72]	; 0x48
 8014f6a:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8014f6e:	930b      	str	r3, [sp, #44]	; 0x2c
 8014f70:	f04f 32ff 	mov.w	r2, #4294967295
 8014f74:	4ba6      	ldr	r3, [pc, #664]	; (8015210 <_printf_float+0x2ec>)
 8014f76:	4638      	mov	r0, r7
 8014f78:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8014f7a:	f7eb fd83 	bl	8000a84 <__aeabi_dcmpun>
 8014f7e:	bb68      	cbnz	r0, 8014fdc <_printf_float+0xb8>
 8014f80:	f04f 32ff 	mov.w	r2, #4294967295
 8014f84:	4ba2      	ldr	r3, [pc, #648]	; (8015210 <_printf_float+0x2ec>)
 8014f86:	4638      	mov	r0, r7
 8014f88:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8014f8a:	f7eb fd5d 	bl	8000a48 <__aeabi_dcmple>
 8014f8e:	bb28      	cbnz	r0, 8014fdc <_printf_float+0xb8>
 8014f90:	2200      	movs	r2, #0
 8014f92:	2300      	movs	r3, #0
 8014f94:	4638      	mov	r0, r7
 8014f96:	4649      	mov	r1, r9
 8014f98:	f7eb fd4c 	bl	8000a34 <__aeabi_dcmplt>
 8014f9c:	b110      	cbz	r0, 8014fa4 <_printf_float+0x80>
 8014f9e:	232d      	movs	r3, #45	; 0x2d
 8014fa0:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8014fa4:	4f9b      	ldr	r7, [pc, #620]	; (8015214 <_printf_float+0x2f0>)
 8014fa6:	4b9c      	ldr	r3, [pc, #624]	; (8015218 <_printf_float+0x2f4>)
 8014fa8:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 8014fac:	bf98      	it	ls
 8014fae:	461f      	movls	r7, r3
 8014fb0:	2303      	movs	r3, #3
 8014fb2:	f04f 0900 	mov.w	r9, #0
 8014fb6:	6123      	str	r3, [r4, #16]
 8014fb8:	f02a 0304 	bic.w	r3, sl, #4
 8014fbc:	6023      	str	r3, [r4, #0]
 8014fbe:	9600      	str	r6, [sp, #0]
 8014fc0:	465b      	mov	r3, fp
 8014fc2:	aa0f      	add	r2, sp, #60	; 0x3c
 8014fc4:	4621      	mov	r1, r4
 8014fc6:	4628      	mov	r0, r5
 8014fc8:	f000 f9e2 	bl	8015390 <_printf_common>
 8014fcc:	3001      	adds	r0, #1
 8014fce:	f040 8090 	bne.w	80150f2 <_printf_float+0x1ce>
 8014fd2:	f04f 30ff 	mov.w	r0, #4294967295
 8014fd6:	b011      	add	sp, #68	; 0x44
 8014fd8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8014fdc:	463a      	mov	r2, r7
 8014fde:	464b      	mov	r3, r9
 8014fe0:	4638      	mov	r0, r7
 8014fe2:	4649      	mov	r1, r9
 8014fe4:	f7eb fd4e 	bl	8000a84 <__aeabi_dcmpun>
 8014fe8:	b110      	cbz	r0, 8014ff0 <_printf_float+0xcc>
 8014fea:	4f8c      	ldr	r7, [pc, #560]	; (801521c <_printf_float+0x2f8>)
 8014fec:	4b8c      	ldr	r3, [pc, #560]	; (8015220 <_printf_float+0x2fc>)
 8014fee:	e7db      	b.n	8014fa8 <_printf_float+0x84>
 8014ff0:	6863      	ldr	r3, [r4, #4]
 8014ff2:	f44a 6280 	orr.w	r2, sl, #1024	; 0x400
 8014ff6:	1c59      	adds	r1, r3, #1
 8014ff8:	a80d      	add	r0, sp, #52	; 0x34
 8014ffa:	a90e      	add	r1, sp, #56	; 0x38
 8014ffc:	d140      	bne.n	8015080 <_printf_float+0x15c>
 8014ffe:	2306      	movs	r3, #6
 8015000:	6063      	str	r3, [r4, #4]
 8015002:	f04f 0c00 	mov.w	ip, #0
 8015006:	f10d 0333 	add.w	r3, sp, #51	; 0x33
 801500a:	e9cd 2301 	strd	r2, r3, [sp, #4]
 801500e:	6863      	ldr	r3, [r4, #4]
 8015010:	6022      	str	r2, [r4, #0]
 8015012:	e9cd 0803 	strd	r0, r8, [sp, #12]
 8015016:	9300      	str	r3, [sp, #0]
 8015018:	463a      	mov	r2, r7
 801501a:	464b      	mov	r3, r9
 801501c:	e9cd 1c05 	strd	r1, ip, [sp, #20]
 8015020:	4628      	mov	r0, r5
 8015022:	f7ff feed 	bl	8014e00 <__cvt>
 8015026:	f008 03df 	and.w	r3, r8, #223	; 0xdf
 801502a:	2b47      	cmp	r3, #71	; 0x47
 801502c:	4607      	mov	r7, r0
 801502e:	d109      	bne.n	8015044 <_printf_float+0x120>
 8015030:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8015032:	1cd8      	adds	r0, r3, #3
 8015034:	db02      	blt.n	801503c <_printf_float+0x118>
 8015036:	6862      	ldr	r2, [r4, #4]
 8015038:	4293      	cmp	r3, r2
 801503a:	dd47      	ble.n	80150cc <_printf_float+0x1a8>
 801503c:	f1a8 0802 	sub.w	r8, r8, #2
 8015040:	fa5f f888 	uxtb.w	r8, r8
 8015044:	f1b8 0f65 	cmp.w	r8, #101	; 0x65
 8015048:	990d      	ldr	r1, [sp, #52]	; 0x34
 801504a:	d824      	bhi.n	8015096 <_printf_float+0x172>
 801504c:	3901      	subs	r1, #1
 801504e:	4642      	mov	r2, r8
 8015050:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8015054:	910d      	str	r1, [sp, #52]	; 0x34
 8015056:	f7ff ff2f 	bl	8014eb8 <__exponent>
 801505a:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 801505c:	4681      	mov	r9, r0
 801505e:	1813      	adds	r3, r2, r0
 8015060:	2a01      	cmp	r2, #1
 8015062:	6123      	str	r3, [r4, #16]
 8015064:	dc02      	bgt.n	801506c <_printf_float+0x148>
 8015066:	6822      	ldr	r2, [r4, #0]
 8015068:	07d1      	lsls	r1, r2, #31
 801506a:	d501      	bpl.n	8015070 <_printf_float+0x14c>
 801506c:	3301      	adds	r3, #1
 801506e:	6123      	str	r3, [r4, #16]
 8015070:	f89d 3033 	ldrb.w	r3, [sp, #51]	; 0x33
 8015074:	2b00      	cmp	r3, #0
 8015076:	d0a2      	beq.n	8014fbe <_printf_float+0x9a>
 8015078:	232d      	movs	r3, #45	; 0x2d
 801507a:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 801507e:	e79e      	b.n	8014fbe <_printf_float+0x9a>
 8015080:	f1b8 0f67 	cmp.w	r8, #103	; 0x67
 8015084:	f000 816e 	beq.w	8015364 <_printf_float+0x440>
 8015088:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 801508c:	d1b9      	bne.n	8015002 <_printf_float+0xde>
 801508e:	2b00      	cmp	r3, #0
 8015090:	d1b7      	bne.n	8015002 <_printf_float+0xde>
 8015092:	2301      	movs	r3, #1
 8015094:	e7b4      	b.n	8015000 <_printf_float+0xdc>
 8015096:	f1b8 0f66 	cmp.w	r8, #102	; 0x66
 801509a:	d119      	bne.n	80150d0 <_printf_float+0x1ac>
 801509c:	2900      	cmp	r1, #0
 801509e:	6863      	ldr	r3, [r4, #4]
 80150a0:	dd0c      	ble.n	80150bc <_printf_float+0x198>
 80150a2:	6121      	str	r1, [r4, #16]
 80150a4:	b913      	cbnz	r3, 80150ac <_printf_float+0x188>
 80150a6:	6822      	ldr	r2, [r4, #0]
 80150a8:	07d2      	lsls	r2, r2, #31
 80150aa:	d502      	bpl.n	80150b2 <_printf_float+0x18e>
 80150ac:	3301      	adds	r3, #1
 80150ae:	440b      	add	r3, r1
 80150b0:	6123      	str	r3, [r4, #16]
 80150b2:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80150b4:	f04f 0900 	mov.w	r9, #0
 80150b8:	65a3      	str	r3, [r4, #88]	; 0x58
 80150ba:	e7d9      	b.n	8015070 <_printf_float+0x14c>
 80150bc:	b913      	cbnz	r3, 80150c4 <_printf_float+0x1a0>
 80150be:	6822      	ldr	r2, [r4, #0]
 80150c0:	07d0      	lsls	r0, r2, #31
 80150c2:	d501      	bpl.n	80150c8 <_printf_float+0x1a4>
 80150c4:	3302      	adds	r3, #2
 80150c6:	e7f3      	b.n	80150b0 <_printf_float+0x18c>
 80150c8:	2301      	movs	r3, #1
 80150ca:	e7f1      	b.n	80150b0 <_printf_float+0x18c>
 80150cc:	f04f 0867 	mov.w	r8, #103	; 0x67
 80150d0:	e9dd 320d 	ldrd	r3, r2, [sp, #52]	; 0x34
 80150d4:	4293      	cmp	r3, r2
 80150d6:	db05      	blt.n	80150e4 <_printf_float+0x1c0>
 80150d8:	6822      	ldr	r2, [r4, #0]
 80150da:	6123      	str	r3, [r4, #16]
 80150dc:	07d1      	lsls	r1, r2, #31
 80150de:	d5e8      	bpl.n	80150b2 <_printf_float+0x18e>
 80150e0:	3301      	adds	r3, #1
 80150e2:	e7e5      	b.n	80150b0 <_printf_float+0x18c>
 80150e4:	2b00      	cmp	r3, #0
 80150e6:	bfcc      	ite	gt
 80150e8:	2301      	movgt	r3, #1
 80150ea:	f1c3 0302 	rsble	r3, r3, #2
 80150ee:	4413      	add	r3, r2
 80150f0:	e7de      	b.n	80150b0 <_printf_float+0x18c>
 80150f2:	6823      	ldr	r3, [r4, #0]
 80150f4:	055a      	lsls	r2, r3, #21
 80150f6:	d407      	bmi.n	8015108 <_printf_float+0x1e4>
 80150f8:	6923      	ldr	r3, [r4, #16]
 80150fa:	463a      	mov	r2, r7
 80150fc:	4659      	mov	r1, fp
 80150fe:	4628      	mov	r0, r5
 8015100:	47b0      	blx	r6
 8015102:	3001      	adds	r0, #1
 8015104:	d129      	bne.n	801515a <_printf_float+0x236>
 8015106:	e764      	b.n	8014fd2 <_printf_float+0xae>
 8015108:	f1b8 0f65 	cmp.w	r8, #101	; 0x65
 801510c:	f240 80d7 	bls.w	80152be <_printf_float+0x39a>
 8015110:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8015114:	2200      	movs	r2, #0
 8015116:	2300      	movs	r3, #0
 8015118:	f7eb fc82 	bl	8000a20 <__aeabi_dcmpeq>
 801511c:	b388      	cbz	r0, 8015182 <_printf_float+0x25e>
 801511e:	2301      	movs	r3, #1
 8015120:	4a40      	ldr	r2, [pc, #256]	; (8015224 <_printf_float+0x300>)
 8015122:	4659      	mov	r1, fp
 8015124:	4628      	mov	r0, r5
 8015126:	47b0      	blx	r6
 8015128:	3001      	adds	r0, #1
 801512a:	f43f af52 	beq.w	8014fd2 <_printf_float+0xae>
 801512e:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 8015132:	429a      	cmp	r2, r3
 8015134:	db02      	blt.n	801513c <_printf_float+0x218>
 8015136:	6823      	ldr	r3, [r4, #0]
 8015138:	07d8      	lsls	r0, r3, #31
 801513a:	d50e      	bpl.n	801515a <_printf_float+0x236>
 801513c:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8015140:	4659      	mov	r1, fp
 8015142:	4628      	mov	r0, r5
 8015144:	47b0      	blx	r6
 8015146:	3001      	adds	r0, #1
 8015148:	f43f af43 	beq.w	8014fd2 <_printf_float+0xae>
 801514c:	2700      	movs	r7, #0
 801514e:	f104 081a 	add.w	r8, r4, #26
 8015152:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8015154:	3b01      	subs	r3, #1
 8015156:	42bb      	cmp	r3, r7
 8015158:	dc09      	bgt.n	801516e <_printf_float+0x24a>
 801515a:	6823      	ldr	r3, [r4, #0]
 801515c:	079f      	lsls	r7, r3, #30
 801515e:	f100 80fd 	bmi.w	801535c <_printf_float+0x438>
 8015162:	68e0      	ldr	r0, [r4, #12]
 8015164:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8015166:	4298      	cmp	r0, r3
 8015168:	bfb8      	it	lt
 801516a:	4618      	movlt	r0, r3
 801516c:	e733      	b.n	8014fd6 <_printf_float+0xb2>
 801516e:	2301      	movs	r3, #1
 8015170:	4642      	mov	r2, r8
 8015172:	4659      	mov	r1, fp
 8015174:	4628      	mov	r0, r5
 8015176:	47b0      	blx	r6
 8015178:	3001      	adds	r0, #1
 801517a:	f43f af2a 	beq.w	8014fd2 <_printf_float+0xae>
 801517e:	3701      	adds	r7, #1
 8015180:	e7e7      	b.n	8015152 <_printf_float+0x22e>
 8015182:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8015184:	2b00      	cmp	r3, #0
 8015186:	dc2b      	bgt.n	80151e0 <_printf_float+0x2bc>
 8015188:	2301      	movs	r3, #1
 801518a:	4a26      	ldr	r2, [pc, #152]	; (8015224 <_printf_float+0x300>)
 801518c:	4659      	mov	r1, fp
 801518e:	4628      	mov	r0, r5
 8015190:	47b0      	blx	r6
 8015192:	3001      	adds	r0, #1
 8015194:	f43f af1d 	beq.w	8014fd2 <_printf_float+0xae>
 8015198:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 801519a:	b923      	cbnz	r3, 80151a6 <_printf_float+0x282>
 801519c:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 801519e:	b913      	cbnz	r3, 80151a6 <_printf_float+0x282>
 80151a0:	6823      	ldr	r3, [r4, #0]
 80151a2:	07d9      	lsls	r1, r3, #31
 80151a4:	d5d9      	bpl.n	801515a <_printf_float+0x236>
 80151a6:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80151aa:	4659      	mov	r1, fp
 80151ac:	4628      	mov	r0, r5
 80151ae:	47b0      	blx	r6
 80151b0:	3001      	adds	r0, #1
 80151b2:	f43f af0e 	beq.w	8014fd2 <_printf_float+0xae>
 80151b6:	f04f 0800 	mov.w	r8, #0
 80151ba:	f104 091a 	add.w	r9, r4, #26
 80151be:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80151c0:	425b      	negs	r3, r3
 80151c2:	4543      	cmp	r3, r8
 80151c4:	dc01      	bgt.n	80151ca <_printf_float+0x2a6>
 80151c6:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80151c8:	e797      	b.n	80150fa <_printf_float+0x1d6>
 80151ca:	2301      	movs	r3, #1
 80151cc:	464a      	mov	r2, r9
 80151ce:	4659      	mov	r1, fp
 80151d0:	4628      	mov	r0, r5
 80151d2:	47b0      	blx	r6
 80151d4:	3001      	adds	r0, #1
 80151d6:	f43f aefc 	beq.w	8014fd2 <_printf_float+0xae>
 80151da:	f108 0801 	add.w	r8, r8, #1
 80151de:	e7ee      	b.n	80151be <_printf_float+0x29a>
 80151e0:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 80151e2:	6da3      	ldr	r3, [r4, #88]	; 0x58
 80151e4:	429a      	cmp	r2, r3
 80151e6:	bfa8      	it	ge
 80151e8:	461a      	movge	r2, r3
 80151ea:	2a00      	cmp	r2, #0
 80151ec:	4690      	mov	r8, r2
 80151ee:	dd07      	ble.n	8015200 <_printf_float+0x2dc>
 80151f0:	4613      	mov	r3, r2
 80151f2:	4659      	mov	r1, fp
 80151f4:	463a      	mov	r2, r7
 80151f6:	4628      	mov	r0, r5
 80151f8:	47b0      	blx	r6
 80151fa:	3001      	adds	r0, #1
 80151fc:	f43f aee9 	beq.w	8014fd2 <_printf_float+0xae>
 8015200:	f104 031a 	add.w	r3, r4, #26
 8015204:	f04f 0a00 	mov.w	sl, #0
 8015208:	ea28 78e8 	bic.w	r8, r8, r8, asr #31
 801520c:	930b      	str	r3, [sp, #44]	; 0x2c
 801520e:	e015      	b.n	801523c <_printf_float+0x318>
 8015210:	7fefffff 	.word	0x7fefffff
 8015214:	08018b90 	.word	0x08018b90
 8015218:	08018b8c 	.word	0x08018b8c
 801521c:	08018b98 	.word	0x08018b98
 8015220:	08018b94 	.word	0x08018b94
 8015224:	08018b9c 	.word	0x08018b9c
 8015228:	2301      	movs	r3, #1
 801522a:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 801522c:	4659      	mov	r1, fp
 801522e:	4628      	mov	r0, r5
 8015230:	47b0      	blx	r6
 8015232:	3001      	adds	r0, #1
 8015234:	f43f aecd 	beq.w	8014fd2 <_printf_float+0xae>
 8015238:	f10a 0a01 	add.w	sl, sl, #1
 801523c:	f8d4 9058 	ldr.w	r9, [r4, #88]	; 0x58
 8015240:	eba9 0308 	sub.w	r3, r9, r8
 8015244:	4553      	cmp	r3, sl
 8015246:	dcef      	bgt.n	8015228 <_printf_float+0x304>
 8015248:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 801524c:	429a      	cmp	r2, r3
 801524e:	444f      	add	r7, r9
 8015250:	db14      	blt.n	801527c <_printf_float+0x358>
 8015252:	6823      	ldr	r3, [r4, #0]
 8015254:	07da      	lsls	r2, r3, #31
 8015256:	d411      	bmi.n	801527c <_printf_float+0x358>
 8015258:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 801525a:	990d      	ldr	r1, [sp, #52]	; 0x34
 801525c:	eba3 0209 	sub.w	r2, r3, r9
 8015260:	eba3 0901 	sub.w	r9, r3, r1
 8015264:	4591      	cmp	r9, r2
 8015266:	bfa8      	it	ge
 8015268:	4691      	movge	r9, r2
 801526a:	f1b9 0f00 	cmp.w	r9, #0
 801526e:	dc0d      	bgt.n	801528c <_printf_float+0x368>
 8015270:	2700      	movs	r7, #0
 8015272:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8015276:	f104 081a 	add.w	r8, r4, #26
 801527a:	e018      	b.n	80152ae <_printf_float+0x38a>
 801527c:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8015280:	4659      	mov	r1, fp
 8015282:	4628      	mov	r0, r5
 8015284:	47b0      	blx	r6
 8015286:	3001      	adds	r0, #1
 8015288:	d1e6      	bne.n	8015258 <_printf_float+0x334>
 801528a:	e6a2      	b.n	8014fd2 <_printf_float+0xae>
 801528c:	464b      	mov	r3, r9
 801528e:	463a      	mov	r2, r7
 8015290:	4659      	mov	r1, fp
 8015292:	4628      	mov	r0, r5
 8015294:	47b0      	blx	r6
 8015296:	3001      	adds	r0, #1
 8015298:	d1ea      	bne.n	8015270 <_printf_float+0x34c>
 801529a:	e69a      	b.n	8014fd2 <_printf_float+0xae>
 801529c:	2301      	movs	r3, #1
 801529e:	4642      	mov	r2, r8
 80152a0:	4659      	mov	r1, fp
 80152a2:	4628      	mov	r0, r5
 80152a4:	47b0      	blx	r6
 80152a6:	3001      	adds	r0, #1
 80152a8:	f43f ae93 	beq.w	8014fd2 <_printf_float+0xae>
 80152ac:	3701      	adds	r7, #1
 80152ae:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 80152b2:	1a9b      	subs	r3, r3, r2
 80152b4:	eba3 0309 	sub.w	r3, r3, r9
 80152b8:	42bb      	cmp	r3, r7
 80152ba:	dcef      	bgt.n	801529c <_printf_float+0x378>
 80152bc:	e74d      	b.n	801515a <_printf_float+0x236>
 80152be:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 80152c0:	2a01      	cmp	r2, #1
 80152c2:	dc01      	bgt.n	80152c8 <_printf_float+0x3a4>
 80152c4:	07db      	lsls	r3, r3, #31
 80152c6:	d538      	bpl.n	801533a <_printf_float+0x416>
 80152c8:	2301      	movs	r3, #1
 80152ca:	463a      	mov	r2, r7
 80152cc:	4659      	mov	r1, fp
 80152ce:	4628      	mov	r0, r5
 80152d0:	47b0      	blx	r6
 80152d2:	3001      	adds	r0, #1
 80152d4:	f43f ae7d 	beq.w	8014fd2 <_printf_float+0xae>
 80152d8:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80152dc:	4659      	mov	r1, fp
 80152de:	4628      	mov	r0, r5
 80152e0:	47b0      	blx	r6
 80152e2:	3001      	adds	r0, #1
 80152e4:	f107 0701 	add.w	r7, r7, #1
 80152e8:	f43f ae73 	beq.w	8014fd2 <_printf_float+0xae>
 80152ec:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 80152f0:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80152f2:	2200      	movs	r2, #0
 80152f4:	f103 38ff 	add.w	r8, r3, #4294967295
 80152f8:	2300      	movs	r3, #0
 80152fa:	f7eb fb91 	bl	8000a20 <__aeabi_dcmpeq>
 80152fe:	b9c0      	cbnz	r0, 8015332 <_printf_float+0x40e>
 8015300:	4643      	mov	r3, r8
 8015302:	463a      	mov	r2, r7
 8015304:	4659      	mov	r1, fp
 8015306:	4628      	mov	r0, r5
 8015308:	47b0      	blx	r6
 801530a:	3001      	adds	r0, #1
 801530c:	d10d      	bne.n	801532a <_printf_float+0x406>
 801530e:	e660      	b.n	8014fd2 <_printf_float+0xae>
 8015310:	2301      	movs	r3, #1
 8015312:	4642      	mov	r2, r8
 8015314:	4659      	mov	r1, fp
 8015316:	4628      	mov	r0, r5
 8015318:	47b0      	blx	r6
 801531a:	3001      	adds	r0, #1
 801531c:	f43f ae59 	beq.w	8014fd2 <_printf_float+0xae>
 8015320:	3701      	adds	r7, #1
 8015322:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8015324:	3b01      	subs	r3, #1
 8015326:	42bb      	cmp	r3, r7
 8015328:	dcf2      	bgt.n	8015310 <_printf_float+0x3ec>
 801532a:	464b      	mov	r3, r9
 801532c:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8015330:	e6e4      	b.n	80150fc <_printf_float+0x1d8>
 8015332:	2700      	movs	r7, #0
 8015334:	f104 081a 	add.w	r8, r4, #26
 8015338:	e7f3      	b.n	8015322 <_printf_float+0x3fe>
 801533a:	2301      	movs	r3, #1
 801533c:	e7e1      	b.n	8015302 <_printf_float+0x3de>
 801533e:	2301      	movs	r3, #1
 8015340:	4642      	mov	r2, r8
 8015342:	4659      	mov	r1, fp
 8015344:	4628      	mov	r0, r5
 8015346:	47b0      	blx	r6
 8015348:	3001      	adds	r0, #1
 801534a:	f43f ae42 	beq.w	8014fd2 <_printf_float+0xae>
 801534e:	3701      	adds	r7, #1
 8015350:	68e3      	ldr	r3, [r4, #12]
 8015352:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8015354:	1a9b      	subs	r3, r3, r2
 8015356:	42bb      	cmp	r3, r7
 8015358:	dcf1      	bgt.n	801533e <_printf_float+0x41a>
 801535a:	e702      	b.n	8015162 <_printf_float+0x23e>
 801535c:	2700      	movs	r7, #0
 801535e:	f104 0819 	add.w	r8, r4, #25
 8015362:	e7f5      	b.n	8015350 <_printf_float+0x42c>
 8015364:	2b00      	cmp	r3, #0
 8015366:	f43f ae94 	beq.w	8015092 <_printf_float+0x16e>
 801536a:	f04f 0c00 	mov.w	ip, #0
 801536e:	e9cd 1c05 	strd	r1, ip, [sp, #20]
 8015372:	f10d 0133 	add.w	r1, sp, #51	; 0x33
 8015376:	6022      	str	r2, [r4, #0]
 8015378:	e9cd 0803 	strd	r0, r8, [sp, #12]
 801537c:	e9cd 2101 	strd	r2, r1, [sp, #4]
 8015380:	9300      	str	r3, [sp, #0]
 8015382:	463a      	mov	r2, r7
 8015384:	464b      	mov	r3, r9
 8015386:	4628      	mov	r0, r5
 8015388:	f7ff fd3a 	bl	8014e00 <__cvt>
 801538c:	4607      	mov	r7, r0
 801538e:	e64f      	b.n	8015030 <_printf_float+0x10c>

08015390 <_printf_common>:
 8015390:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8015394:	4691      	mov	r9, r2
 8015396:	461f      	mov	r7, r3
 8015398:	688a      	ldr	r2, [r1, #8]
 801539a:	690b      	ldr	r3, [r1, #16]
 801539c:	4606      	mov	r6, r0
 801539e:	4293      	cmp	r3, r2
 80153a0:	bfb8      	it	lt
 80153a2:	4613      	movlt	r3, r2
 80153a4:	f8c9 3000 	str.w	r3, [r9]
 80153a8:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 80153ac:	460c      	mov	r4, r1
 80153ae:	f8dd 8020 	ldr.w	r8, [sp, #32]
 80153b2:	b112      	cbz	r2, 80153ba <_printf_common+0x2a>
 80153b4:	3301      	adds	r3, #1
 80153b6:	f8c9 3000 	str.w	r3, [r9]
 80153ba:	6823      	ldr	r3, [r4, #0]
 80153bc:	0699      	lsls	r1, r3, #26
 80153be:	bf42      	ittt	mi
 80153c0:	f8d9 3000 	ldrmi.w	r3, [r9]
 80153c4:	3302      	addmi	r3, #2
 80153c6:	f8c9 3000 	strmi.w	r3, [r9]
 80153ca:	6825      	ldr	r5, [r4, #0]
 80153cc:	f015 0506 	ands.w	r5, r5, #6
 80153d0:	d107      	bne.n	80153e2 <_printf_common+0x52>
 80153d2:	f104 0a19 	add.w	sl, r4, #25
 80153d6:	68e3      	ldr	r3, [r4, #12]
 80153d8:	f8d9 2000 	ldr.w	r2, [r9]
 80153dc:	1a9b      	subs	r3, r3, r2
 80153de:	42ab      	cmp	r3, r5
 80153e0:	dc29      	bgt.n	8015436 <_printf_common+0xa6>
 80153e2:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 80153e6:	6822      	ldr	r2, [r4, #0]
 80153e8:	3300      	adds	r3, #0
 80153ea:	bf18      	it	ne
 80153ec:	2301      	movne	r3, #1
 80153ee:	0692      	lsls	r2, r2, #26
 80153f0:	d42e      	bmi.n	8015450 <_printf_common+0xc0>
 80153f2:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80153f6:	4639      	mov	r1, r7
 80153f8:	4630      	mov	r0, r6
 80153fa:	47c0      	blx	r8
 80153fc:	3001      	adds	r0, #1
 80153fe:	d021      	beq.n	8015444 <_printf_common+0xb4>
 8015400:	6823      	ldr	r3, [r4, #0]
 8015402:	68e5      	ldr	r5, [r4, #12]
 8015404:	f003 0306 	and.w	r3, r3, #6
 8015408:	2b04      	cmp	r3, #4
 801540a:	bf18      	it	ne
 801540c:	2500      	movne	r5, #0
 801540e:	f8d9 2000 	ldr.w	r2, [r9]
 8015412:	f04f 0900 	mov.w	r9, #0
 8015416:	bf08      	it	eq
 8015418:	1aad      	subeq	r5, r5, r2
 801541a:	68a3      	ldr	r3, [r4, #8]
 801541c:	6922      	ldr	r2, [r4, #16]
 801541e:	bf08      	it	eq
 8015420:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8015424:	4293      	cmp	r3, r2
 8015426:	bfc4      	itt	gt
 8015428:	1a9b      	subgt	r3, r3, r2
 801542a:	18ed      	addgt	r5, r5, r3
 801542c:	341a      	adds	r4, #26
 801542e:	454d      	cmp	r5, r9
 8015430:	d11a      	bne.n	8015468 <_printf_common+0xd8>
 8015432:	2000      	movs	r0, #0
 8015434:	e008      	b.n	8015448 <_printf_common+0xb8>
 8015436:	2301      	movs	r3, #1
 8015438:	4652      	mov	r2, sl
 801543a:	4639      	mov	r1, r7
 801543c:	4630      	mov	r0, r6
 801543e:	47c0      	blx	r8
 8015440:	3001      	adds	r0, #1
 8015442:	d103      	bne.n	801544c <_printf_common+0xbc>
 8015444:	f04f 30ff 	mov.w	r0, #4294967295
 8015448:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801544c:	3501      	adds	r5, #1
 801544e:	e7c2      	b.n	80153d6 <_printf_common+0x46>
 8015450:	2030      	movs	r0, #48	; 0x30
 8015452:	18e1      	adds	r1, r4, r3
 8015454:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8015458:	1c5a      	adds	r2, r3, #1
 801545a:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 801545e:	4422      	add	r2, r4
 8015460:	3302      	adds	r3, #2
 8015462:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8015466:	e7c4      	b.n	80153f2 <_printf_common+0x62>
 8015468:	2301      	movs	r3, #1
 801546a:	4622      	mov	r2, r4
 801546c:	4639      	mov	r1, r7
 801546e:	4630      	mov	r0, r6
 8015470:	47c0      	blx	r8
 8015472:	3001      	adds	r0, #1
 8015474:	d0e6      	beq.n	8015444 <_printf_common+0xb4>
 8015476:	f109 0901 	add.w	r9, r9, #1
 801547a:	e7d8      	b.n	801542e <_printf_common+0x9e>

0801547c <_printf_i>:
 801547c:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8015480:	f101 0c43 	add.w	ip, r1, #67	; 0x43
 8015484:	460c      	mov	r4, r1
 8015486:	7e09      	ldrb	r1, [r1, #24]
 8015488:	b085      	sub	sp, #20
 801548a:	296e      	cmp	r1, #110	; 0x6e
 801548c:	4617      	mov	r7, r2
 801548e:	4606      	mov	r6, r0
 8015490:	4698      	mov	r8, r3
 8015492:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8015494:	f000 80b3 	beq.w	80155fe <_printf_i+0x182>
 8015498:	d822      	bhi.n	80154e0 <_printf_i+0x64>
 801549a:	2963      	cmp	r1, #99	; 0x63
 801549c:	d036      	beq.n	801550c <_printf_i+0x90>
 801549e:	d80a      	bhi.n	80154b6 <_printf_i+0x3a>
 80154a0:	2900      	cmp	r1, #0
 80154a2:	f000 80b9 	beq.w	8015618 <_printf_i+0x19c>
 80154a6:	2958      	cmp	r1, #88	; 0x58
 80154a8:	f000 8083 	beq.w	80155b2 <_printf_i+0x136>
 80154ac:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80154b0:	f884 1042 	strb.w	r1, [r4, #66]	; 0x42
 80154b4:	e032      	b.n	801551c <_printf_i+0xa0>
 80154b6:	2964      	cmp	r1, #100	; 0x64
 80154b8:	d001      	beq.n	80154be <_printf_i+0x42>
 80154ba:	2969      	cmp	r1, #105	; 0x69
 80154bc:	d1f6      	bne.n	80154ac <_printf_i+0x30>
 80154be:	6820      	ldr	r0, [r4, #0]
 80154c0:	6813      	ldr	r3, [r2, #0]
 80154c2:	0605      	lsls	r5, r0, #24
 80154c4:	f103 0104 	add.w	r1, r3, #4
 80154c8:	d52a      	bpl.n	8015520 <_printf_i+0xa4>
 80154ca:	681b      	ldr	r3, [r3, #0]
 80154cc:	6011      	str	r1, [r2, #0]
 80154ce:	2b00      	cmp	r3, #0
 80154d0:	da03      	bge.n	80154da <_printf_i+0x5e>
 80154d2:	222d      	movs	r2, #45	; 0x2d
 80154d4:	425b      	negs	r3, r3
 80154d6:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 80154da:	486f      	ldr	r0, [pc, #444]	; (8015698 <_printf_i+0x21c>)
 80154dc:	220a      	movs	r2, #10
 80154de:	e039      	b.n	8015554 <_printf_i+0xd8>
 80154e0:	2973      	cmp	r1, #115	; 0x73
 80154e2:	f000 809d 	beq.w	8015620 <_printf_i+0x1a4>
 80154e6:	d808      	bhi.n	80154fa <_printf_i+0x7e>
 80154e8:	296f      	cmp	r1, #111	; 0x6f
 80154ea:	d020      	beq.n	801552e <_printf_i+0xb2>
 80154ec:	2970      	cmp	r1, #112	; 0x70
 80154ee:	d1dd      	bne.n	80154ac <_printf_i+0x30>
 80154f0:	6823      	ldr	r3, [r4, #0]
 80154f2:	f043 0320 	orr.w	r3, r3, #32
 80154f6:	6023      	str	r3, [r4, #0]
 80154f8:	e003      	b.n	8015502 <_printf_i+0x86>
 80154fa:	2975      	cmp	r1, #117	; 0x75
 80154fc:	d017      	beq.n	801552e <_printf_i+0xb2>
 80154fe:	2978      	cmp	r1, #120	; 0x78
 8015500:	d1d4      	bne.n	80154ac <_printf_i+0x30>
 8015502:	2378      	movs	r3, #120	; 0x78
 8015504:	4865      	ldr	r0, [pc, #404]	; (801569c <_printf_i+0x220>)
 8015506:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 801550a:	e055      	b.n	80155b8 <_printf_i+0x13c>
 801550c:	6813      	ldr	r3, [r2, #0]
 801550e:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8015512:	1d19      	adds	r1, r3, #4
 8015514:	681b      	ldr	r3, [r3, #0]
 8015516:	6011      	str	r1, [r2, #0]
 8015518:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 801551c:	2301      	movs	r3, #1
 801551e:	e08c      	b.n	801563a <_printf_i+0x1be>
 8015520:	681b      	ldr	r3, [r3, #0]
 8015522:	f010 0f40 	tst.w	r0, #64	; 0x40
 8015526:	6011      	str	r1, [r2, #0]
 8015528:	bf18      	it	ne
 801552a:	b21b      	sxthne	r3, r3
 801552c:	e7cf      	b.n	80154ce <_printf_i+0x52>
 801552e:	6813      	ldr	r3, [r2, #0]
 8015530:	6825      	ldr	r5, [r4, #0]
 8015532:	1d18      	adds	r0, r3, #4
 8015534:	6010      	str	r0, [r2, #0]
 8015536:	0628      	lsls	r0, r5, #24
 8015538:	d501      	bpl.n	801553e <_printf_i+0xc2>
 801553a:	681b      	ldr	r3, [r3, #0]
 801553c:	e002      	b.n	8015544 <_printf_i+0xc8>
 801553e:	0668      	lsls	r0, r5, #25
 8015540:	d5fb      	bpl.n	801553a <_printf_i+0xbe>
 8015542:	881b      	ldrh	r3, [r3, #0]
 8015544:	296f      	cmp	r1, #111	; 0x6f
 8015546:	bf14      	ite	ne
 8015548:	220a      	movne	r2, #10
 801554a:	2208      	moveq	r2, #8
 801554c:	4852      	ldr	r0, [pc, #328]	; (8015698 <_printf_i+0x21c>)
 801554e:	2100      	movs	r1, #0
 8015550:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8015554:	6865      	ldr	r5, [r4, #4]
 8015556:	2d00      	cmp	r5, #0
 8015558:	60a5      	str	r5, [r4, #8]
 801555a:	f2c0 8095 	blt.w	8015688 <_printf_i+0x20c>
 801555e:	6821      	ldr	r1, [r4, #0]
 8015560:	f021 0104 	bic.w	r1, r1, #4
 8015564:	6021      	str	r1, [r4, #0]
 8015566:	2b00      	cmp	r3, #0
 8015568:	d13d      	bne.n	80155e6 <_printf_i+0x16a>
 801556a:	2d00      	cmp	r5, #0
 801556c:	f040 808e 	bne.w	801568c <_printf_i+0x210>
 8015570:	4665      	mov	r5, ip
 8015572:	2a08      	cmp	r2, #8
 8015574:	d10b      	bne.n	801558e <_printf_i+0x112>
 8015576:	6823      	ldr	r3, [r4, #0]
 8015578:	07db      	lsls	r3, r3, #31
 801557a:	d508      	bpl.n	801558e <_printf_i+0x112>
 801557c:	6923      	ldr	r3, [r4, #16]
 801557e:	6862      	ldr	r2, [r4, #4]
 8015580:	429a      	cmp	r2, r3
 8015582:	bfde      	ittt	le
 8015584:	2330      	movle	r3, #48	; 0x30
 8015586:	f805 3c01 	strble.w	r3, [r5, #-1]
 801558a:	f105 35ff 	addle.w	r5, r5, #4294967295
 801558e:	ebac 0305 	sub.w	r3, ip, r5
 8015592:	6123      	str	r3, [r4, #16]
 8015594:	f8cd 8000 	str.w	r8, [sp]
 8015598:	463b      	mov	r3, r7
 801559a:	aa03      	add	r2, sp, #12
 801559c:	4621      	mov	r1, r4
 801559e:	4630      	mov	r0, r6
 80155a0:	f7ff fef6 	bl	8015390 <_printf_common>
 80155a4:	3001      	adds	r0, #1
 80155a6:	d14d      	bne.n	8015644 <_printf_i+0x1c8>
 80155a8:	f04f 30ff 	mov.w	r0, #4294967295
 80155ac:	b005      	add	sp, #20
 80155ae:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80155b2:	4839      	ldr	r0, [pc, #228]	; (8015698 <_printf_i+0x21c>)
 80155b4:	f884 1045 	strb.w	r1, [r4, #69]	; 0x45
 80155b8:	6813      	ldr	r3, [r2, #0]
 80155ba:	6821      	ldr	r1, [r4, #0]
 80155bc:	1d1d      	adds	r5, r3, #4
 80155be:	681b      	ldr	r3, [r3, #0]
 80155c0:	6015      	str	r5, [r2, #0]
 80155c2:	060a      	lsls	r2, r1, #24
 80155c4:	d50b      	bpl.n	80155de <_printf_i+0x162>
 80155c6:	07ca      	lsls	r2, r1, #31
 80155c8:	bf44      	itt	mi
 80155ca:	f041 0120 	orrmi.w	r1, r1, #32
 80155ce:	6021      	strmi	r1, [r4, #0]
 80155d0:	b91b      	cbnz	r3, 80155da <_printf_i+0x15e>
 80155d2:	6822      	ldr	r2, [r4, #0]
 80155d4:	f022 0220 	bic.w	r2, r2, #32
 80155d8:	6022      	str	r2, [r4, #0]
 80155da:	2210      	movs	r2, #16
 80155dc:	e7b7      	b.n	801554e <_printf_i+0xd2>
 80155de:	064d      	lsls	r5, r1, #25
 80155e0:	bf48      	it	mi
 80155e2:	b29b      	uxthmi	r3, r3
 80155e4:	e7ef      	b.n	80155c6 <_printf_i+0x14a>
 80155e6:	4665      	mov	r5, ip
 80155e8:	fbb3 f1f2 	udiv	r1, r3, r2
 80155ec:	fb02 3311 	mls	r3, r2, r1, r3
 80155f0:	5cc3      	ldrb	r3, [r0, r3]
 80155f2:	f805 3d01 	strb.w	r3, [r5, #-1]!
 80155f6:	460b      	mov	r3, r1
 80155f8:	2900      	cmp	r1, #0
 80155fa:	d1f5      	bne.n	80155e8 <_printf_i+0x16c>
 80155fc:	e7b9      	b.n	8015572 <_printf_i+0xf6>
 80155fe:	6813      	ldr	r3, [r2, #0]
 8015600:	6825      	ldr	r5, [r4, #0]
 8015602:	1d18      	adds	r0, r3, #4
 8015604:	6961      	ldr	r1, [r4, #20]
 8015606:	6010      	str	r0, [r2, #0]
 8015608:	0628      	lsls	r0, r5, #24
 801560a:	681b      	ldr	r3, [r3, #0]
 801560c:	d501      	bpl.n	8015612 <_printf_i+0x196>
 801560e:	6019      	str	r1, [r3, #0]
 8015610:	e002      	b.n	8015618 <_printf_i+0x19c>
 8015612:	066a      	lsls	r2, r5, #25
 8015614:	d5fb      	bpl.n	801560e <_printf_i+0x192>
 8015616:	8019      	strh	r1, [r3, #0]
 8015618:	2300      	movs	r3, #0
 801561a:	4665      	mov	r5, ip
 801561c:	6123      	str	r3, [r4, #16]
 801561e:	e7b9      	b.n	8015594 <_printf_i+0x118>
 8015620:	6813      	ldr	r3, [r2, #0]
 8015622:	1d19      	adds	r1, r3, #4
 8015624:	6011      	str	r1, [r2, #0]
 8015626:	681d      	ldr	r5, [r3, #0]
 8015628:	6862      	ldr	r2, [r4, #4]
 801562a:	2100      	movs	r1, #0
 801562c:	4628      	mov	r0, r5
 801562e:	f001 f855 	bl	80166dc <memchr>
 8015632:	b108      	cbz	r0, 8015638 <_printf_i+0x1bc>
 8015634:	1b40      	subs	r0, r0, r5
 8015636:	6060      	str	r0, [r4, #4]
 8015638:	6863      	ldr	r3, [r4, #4]
 801563a:	6123      	str	r3, [r4, #16]
 801563c:	2300      	movs	r3, #0
 801563e:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8015642:	e7a7      	b.n	8015594 <_printf_i+0x118>
 8015644:	6923      	ldr	r3, [r4, #16]
 8015646:	462a      	mov	r2, r5
 8015648:	4639      	mov	r1, r7
 801564a:	4630      	mov	r0, r6
 801564c:	47c0      	blx	r8
 801564e:	3001      	adds	r0, #1
 8015650:	d0aa      	beq.n	80155a8 <_printf_i+0x12c>
 8015652:	6823      	ldr	r3, [r4, #0]
 8015654:	079b      	lsls	r3, r3, #30
 8015656:	d413      	bmi.n	8015680 <_printf_i+0x204>
 8015658:	68e0      	ldr	r0, [r4, #12]
 801565a:	9b03      	ldr	r3, [sp, #12]
 801565c:	4298      	cmp	r0, r3
 801565e:	bfb8      	it	lt
 8015660:	4618      	movlt	r0, r3
 8015662:	e7a3      	b.n	80155ac <_printf_i+0x130>
 8015664:	2301      	movs	r3, #1
 8015666:	464a      	mov	r2, r9
 8015668:	4639      	mov	r1, r7
 801566a:	4630      	mov	r0, r6
 801566c:	47c0      	blx	r8
 801566e:	3001      	adds	r0, #1
 8015670:	d09a      	beq.n	80155a8 <_printf_i+0x12c>
 8015672:	3501      	adds	r5, #1
 8015674:	68e3      	ldr	r3, [r4, #12]
 8015676:	9a03      	ldr	r2, [sp, #12]
 8015678:	1a9b      	subs	r3, r3, r2
 801567a:	42ab      	cmp	r3, r5
 801567c:	dcf2      	bgt.n	8015664 <_printf_i+0x1e8>
 801567e:	e7eb      	b.n	8015658 <_printf_i+0x1dc>
 8015680:	2500      	movs	r5, #0
 8015682:	f104 0919 	add.w	r9, r4, #25
 8015686:	e7f5      	b.n	8015674 <_printf_i+0x1f8>
 8015688:	2b00      	cmp	r3, #0
 801568a:	d1ac      	bne.n	80155e6 <_printf_i+0x16a>
 801568c:	7803      	ldrb	r3, [r0, #0]
 801568e:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8015692:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8015696:	e76c      	b.n	8015572 <_printf_i+0xf6>
 8015698:	08018b9e 	.word	0x08018b9e
 801569c:	08018baf 	.word	0x08018baf

080156a0 <iprintf>:
 80156a0:	b40f      	push	{r0, r1, r2, r3}
 80156a2:	4b0a      	ldr	r3, [pc, #40]	; (80156cc <iprintf+0x2c>)
 80156a4:	b513      	push	{r0, r1, r4, lr}
 80156a6:	681c      	ldr	r4, [r3, #0]
 80156a8:	b124      	cbz	r4, 80156b4 <iprintf+0x14>
 80156aa:	69a3      	ldr	r3, [r4, #24]
 80156ac:	b913      	cbnz	r3, 80156b4 <iprintf+0x14>
 80156ae:	4620      	mov	r0, r4
 80156b0:	f000 ff66 	bl	8016580 <__sinit>
 80156b4:	ab05      	add	r3, sp, #20
 80156b6:	9a04      	ldr	r2, [sp, #16]
 80156b8:	68a1      	ldr	r1, [r4, #8]
 80156ba:	4620      	mov	r0, r4
 80156bc:	9301      	str	r3, [sp, #4]
 80156be:	f001 fc81 	bl	8016fc4 <_vfiprintf_r>
 80156c2:	b002      	add	sp, #8
 80156c4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80156c8:	b004      	add	sp, #16
 80156ca:	4770      	bx	lr
 80156cc:	20000298 	.word	0x20000298

080156d0 <_sbrk_r>:
 80156d0:	b538      	push	{r3, r4, r5, lr}
 80156d2:	2300      	movs	r3, #0
 80156d4:	4c05      	ldr	r4, [pc, #20]	; (80156ec <_sbrk_r+0x1c>)
 80156d6:	4605      	mov	r5, r0
 80156d8:	4608      	mov	r0, r1
 80156da:	6023      	str	r3, [r4, #0]
 80156dc:	f7ed f9c2 	bl	8002a64 <_sbrk>
 80156e0:	1c43      	adds	r3, r0, #1
 80156e2:	d102      	bne.n	80156ea <_sbrk_r+0x1a>
 80156e4:	6823      	ldr	r3, [r4, #0]
 80156e6:	b103      	cbz	r3, 80156ea <_sbrk_r+0x1a>
 80156e8:	602b      	str	r3, [r5, #0]
 80156ea:	bd38      	pop	{r3, r4, r5, pc}
 80156ec:	2000830c 	.word	0x2000830c

080156f0 <siprintf>:
 80156f0:	b40e      	push	{r1, r2, r3}
 80156f2:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 80156f6:	b500      	push	{lr}
 80156f8:	b09c      	sub	sp, #112	; 0x70
 80156fa:	ab1d      	add	r3, sp, #116	; 0x74
 80156fc:	9002      	str	r0, [sp, #8]
 80156fe:	9006      	str	r0, [sp, #24]
 8015700:	9107      	str	r1, [sp, #28]
 8015702:	9104      	str	r1, [sp, #16]
 8015704:	4808      	ldr	r0, [pc, #32]	; (8015728 <siprintf+0x38>)
 8015706:	4909      	ldr	r1, [pc, #36]	; (801572c <siprintf+0x3c>)
 8015708:	f853 2b04 	ldr.w	r2, [r3], #4
 801570c:	9105      	str	r1, [sp, #20]
 801570e:	6800      	ldr	r0, [r0, #0]
 8015710:	a902      	add	r1, sp, #8
 8015712:	9301      	str	r3, [sp, #4]
 8015714:	f001 fb36 	bl	8016d84 <_svfiprintf_r>
 8015718:	2200      	movs	r2, #0
 801571a:	9b02      	ldr	r3, [sp, #8]
 801571c:	701a      	strb	r2, [r3, #0]
 801571e:	b01c      	add	sp, #112	; 0x70
 8015720:	f85d eb04 	ldr.w	lr, [sp], #4
 8015724:	b003      	add	sp, #12
 8015726:	4770      	bx	lr
 8015728:	20000298 	.word	0x20000298
 801572c:	ffff0208 	.word	0xffff0208

08015730 <strncmp>:
 8015730:	b510      	push	{r4, lr}
 8015732:	b16a      	cbz	r2, 8015750 <strncmp+0x20>
 8015734:	3901      	subs	r1, #1
 8015736:	1884      	adds	r4, r0, r2
 8015738:	f810 3b01 	ldrb.w	r3, [r0], #1
 801573c:	f811 2f01 	ldrb.w	r2, [r1, #1]!
 8015740:	4293      	cmp	r3, r2
 8015742:	d103      	bne.n	801574c <strncmp+0x1c>
 8015744:	42a0      	cmp	r0, r4
 8015746:	d001      	beq.n	801574c <strncmp+0x1c>
 8015748:	2b00      	cmp	r3, #0
 801574a:	d1f5      	bne.n	8015738 <strncmp+0x8>
 801574c:	1a98      	subs	r0, r3, r2
 801574e:	bd10      	pop	{r4, pc}
 8015750:	4610      	mov	r0, r2
 8015752:	e7fc      	b.n	801574e <strncmp+0x1e>

08015754 <_strtol_l.isra.0>:
 8015754:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8015758:	4680      	mov	r8, r0
 801575a:	4689      	mov	r9, r1
 801575c:	4692      	mov	sl, r2
 801575e:	461e      	mov	r6, r3
 8015760:	460f      	mov	r7, r1
 8015762:	463d      	mov	r5, r7
 8015764:	9808      	ldr	r0, [sp, #32]
 8015766:	f815 4b01 	ldrb.w	r4, [r5], #1
 801576a:	f000 ff93 	bl	8016694 <__locale_ctype_ptr_l>
 801576e:	4420      	add	r0, r4
 8015770:	7843      	ldrb	r3, [r0, #1]
 8015772:	f013 0308 	ands.w	r3, r3, #8
 8015776:	d132      	bne.n	80157de <_strtol_l.isra.0+0x8a>
 8015778:	2c2d      	cmp	r4, #45	; 0x2d
 801577a:	d132      	bne.n	80157e2 <_strtol_l.isra.0+0x8e>
 801577c:	2201      	movs	r2, #1
 801577e:	787c      	ldrb	r4, [r7, #1]
 8015780:	1cbd      	adds	r5, r7, #2
 8015782:	2e00      	cmp	r6, #0
 8015784:	d05d      	beq.n	8015842 <_strtol_l.isra.0+0xee>
 8015786:	2e10      	cmp	r6, #16
 8015788:	d109      	bne.n	801579e <_strtol_l.isra.0+0x4a>
 801578a:	2c30      	cmp	r4, #48	; 0x30
 801578c:	d107      	bne.n	801579e <_strtol_l.isra.0+0x4a>
 801578e:	782b      	ldrb	r3, [r5, #0]
 8015790:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 8015794:	2b58      	cmp	r3, #88	; 0x58
 8015796:	d14f      	bne.n	8015838 <_strtol_l.isra.0+0xe4>
 8015798:	2610      	movs	r6, #16
 801579a:	786c      	ldrb	r4, [r5, #1]
 801579c:	3502      	adds	r5, #2
 801579e:	2a00      	cmp	r2, #0
 80157a0:	bf14      	ite	ne
 80157a2:	f04f 4100 	movne.w	r1, #2147483648	; 0x80000000
 80157a6:	f06f 4100 	mvneq.w	r1, #2147483648	; 0x80000000
 80157aa:	2700      	movs	r7, #0
 80157ac:	fbb1 fcf6 	udiv	ip, r1, r6
 80157b0:	4638      	mov	r0, r7
 80157b2:	fb06 1e1c 	mls	lr, r6, ip, r1
 80157b6:	f1a4 0330 	sub.w	r3, r4, #48	; 0x30
 80157ba:	2b09      	cmp	r3, #9
 80157bc:	d817      	bhi.n	80157ee <_strtol_l.isra.0+0x9a>
 80157be:	461c      	mov	r4, r3
 80157c0:	42a6      	cmp	r6, r4
 80157c2:	dd23      	ble.n	801580c <_strtol_l.isra.0+0xb8>
 80157c4:	1c7b      	adds	r3, r7, #1
 80157c6:	d007      	beq.n	80157d8 <_strtol_l.isra.0+0x84>
 80157c8:	4584      	cmp	ip, r0
 80157ca:	d31c      	bcc.n	8015806 <_strtol_l.isra.0+0xb2>
 80157cc:	d101      	bne.n	80157d2 <_strtol_l.isra.0+0x7e>
 80157ce:	45a6      	cmp	lr, r4
 80157d0:	db19      	blt.n	8015806 <_strtol_l.isra.0+0xb2>
 80157d2:	2701      	movs	r7, #1
 80157d4:	fb00 4006 	mla	r0, r0, r6, r4
 80157d8:	f815 4b01 	ldrb.w	r4, [r5], #1
 80157dc:	e7eb      	b.n	80157b6 <_strtol_l.isra.0+0x62>
 80157de:	462f      	mov	r7, r5
 80157e0:	e7bf      	b.n	8015762 <_strtol_l.isra.0+0xe>
 80157e2:	2c2b      	cmp	r4, #43	; 0x2b
 80157e4:	bf04      	itt	eq
 80157e6:	1cbd      	addeq	r5, r7, #2
 80157e8:	787c      	ldrbeq	r4, [r7, #1]
 80157ea:	461a      	mov	r2, r3
 80157ec:	e7c9      	b.n	8015782 <_strtol_l.isra.0+0x2e>
 80157ee:	f1a4 0341 	sub.w	r3, r4, #65	; 0x41
 80157f2:	2b19      	cmp	r3, #25
 80157f4:	d801      	bhi.n	80157fa <_strtol_l.isra.0+0xa6>
 80157f6:	3c37      	subs	r4, #55	; 0x37
 80157f8:	e7e2      	b.n	80157c0 <_strtol_l.isra.0+0x6c>
 80157fa:	f1a4 0361 	sub.w	r3, r4, #97	; 0x61
 80157fe:	2b19      	cmp	r3, #25
 8015800:	d804      	bhi.n	801580c <_strtol_l.isra.0+0xb8>
 8015802:	3c57      	subs	r4, #87	; 0x57
 8015804:	e7dc      	b.n	80157c0 <_strtol_l.isra.0+0x6c>
 8015806:	f04f 37ff 	mov.w	r7, #4294967295
 801580a:	e7e5      	b.n	80157d8 <_strtol_l.isra.0+0x84>
 801580c:	1c7b      	adds	r3, r7, #1
 801580e:	d108      	bne.n	8015822 <_strtol_l.isra.0+0xce>
 8015810:	2322      	movs	r3, #34	; 0x22
 8015812:	4608      	mov	r0, r1
 8015814:	f8c8 3000 	str.w	r3, [r8]
 8015818:	f1ba 0f00 	cmp.w	sl, #0
 801581c:	d107      	bne.n	801582e <_strtol_l.isra.0+0xda>
 801581e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8015822:	b102      	cbz	r2, 8015826 <_strtol_l.isra.0+0xd2>
 8015824:	4240      	negs	r0, r0
 8015826:	f1ba 0f00 	cmp.w	sl, #0
 801582a:	d0f8      	beq.n	801581e <_strtol_l.isra.0+0xca>
 801582c:	b10f      	cbz	r7, 8015832 <_strtol_l.isra.0+0xde>
 801582e:	f105 39ff 	add.w	r9, r5, #4294967295
 8015832:	f8ca 9000 	str.w	r9, [sl]
 8015836:	e7f2      	b.n	801581e <_strtol_l.isra.0+0xca>
 8015838:	2430      	movs	r4, #48	; 0x30
 801583a:	2e00      	cmp	r6, #0
 801583c:	d1af      	bne.n	801579e <_strtol_l.isra.0+0x4a>
 801583e:	2608      	movs	r6, #8
 8015840:	e7ad      	b.n	801579e <_strtol_l.isra.0+0x4a>
 8015842:	2c30      	cmp	r4, #48	; 0x30
 8015844:	d0a3      	beq.n	801578e <_strtol_l.isra.0+0x3a>
 8015846:	260a      	movs	r6, #10
 8015848:	e7a9      	b.n	801579e <_strtol_l.isra.0+0x4a>
	...

0801584c <strtol>:
 801584c:	4b08      	ldr	r3, [pc, #32]	; (8015870 <strtol+0x24>)
 801584e:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8015850:	681c      	ldr	r4, [r3, #0]
 8015852:	4d08      	ldr	r5, [pc, #32]	; (8015874 <strtol+0x28>)
 8015854:	6a23      	ldr	r3, [r4, #32]
 8015856:	2b00      	cmp	r3, #0
 8015858:	bf08      	it	eq
 801585a:	462b      	moveq	r3, r5
 801585c:	9300      	str	r3, [sp, #0]
 801585e:	4613      	mov	r3, r2
 8015860:	460a      	mov	r2, r1
 8015862:	4601      	mov	r1, r0
 8015864:	4620      	mov	r0, r4
 8015866:	f7ff ff75 	bl	8015754 <_strtol_l.isra.0>
 801586a:	b003      	add	sp, #12
 801586c:	bd30      	pop	{r4, r5, pc}
 801586e:	bf00      	nop
 8015870:	20000298 	.word	0x20000298
 8015874:	200002fc 	.word	0x200002fc

08015878 <quorem>:
 8015878:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801587c:	6903      	ldr	r3, [r0, #16]
 801587e:	690c      	ldr	r4, [r1, #16]
 8015880:	4680      	mov	r8, r0
 8015882:	42a3      	cmp	r3, r4
 8015884:	f2c0 8084 	blt.w	8015990 <quorem+0x118>
 8015888:	3c01      	subs	r4, #1
 801588a:	f101 0714 	add.w	r7, r1, #20
 801588e:	f100 0614 	add.w	r6, r0, #20
 8015892:	f857 5024 	ldr.w	r5, [r7, r4, lsl #2]
 8015896:	f856 0024 	ldr.w	r0, [r6, r4, lsl #2]
 801589a:	3501      	adds	r5, #1
 801589c:	fbb0 f5f5 	udiv	r5, r0, r5
 80158a0:	ea4f 0c84 	mov.w	ip, r4, lsl #2
 80158a4:	eb06 030c 	add.w	r3, r6, ip
 80158a8:	eb07 090c 	add.w	r9, r7, ip
 80158ac:	9301      	str	r3, [sp, #4]
 80158ae:	b39d      	cbz	r5, 8015918 <quorem+0xa0>
 80158b0:	f04f 0a00 	mov.w	sl, #0
 80158b4:	4638      	mov	r0, r7
 80158b6:	46b6      	mov	lr, r6
 80158b8:	46d3      	mov	fp, sl
 80158ba:	f850 2b04 	ldr.w	r2, [r0], #4
 80158be:	b293      	uxth	r3, r2
 80158c0:	fb05 a303 	mla	r3, r5, r3, sl
 80158c4:	0c12      	lsrs	r2, r2, #16
 80158c6:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 80158ca:	fb05 a202 	mla	r2, r5, r2, sl
 80158ce:	b29b      	uxth	r3, r3
 80158d0:	ebab 0303 	sub.w	r3, fp, r3
 80158d4:	f8de b000 	ldr.w	fp, [lr]
 80158d8:	ea4f 4a12 	mov.w	sl, r2, lsr #16
 80158dc:	fa1f fb8b 	uxth.w	fp, fp
 80158e0:	445b      	add	r3, fp
 80158e2:	fa1f fb82 	uxth.w	fp, r2
 80158e6:	f8de 2000 	ldr.w	r2, [lr]
 80158ea:	4581      	cmp	r9, r0
 80158ec:	ebcb 4212 	rsb	r2, fp, r2, lsr #16
 80158f0:	eb02 4223 	add.w	r2, r2, r3, asr #16
 80158f4:	b29b      	uxth	r3, r3
 80158f6:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80158fa:	ea4f 4b22 	mov.w	fp, r2, asr #16
 80158fe:	f84e 3b04 	str.w	r3, [lr], #4
 8015902:	d2da      	bcs.n	80158ba <quorem+0x42>
 8015904:	f856 300c 	ldr.w	r3, [r6, ip]
 8015908:	b933      	cbnz	r3, 8015918 <quorem+0xa0>
 801590a:	9b01      	ldr	r3, [sp, #4]
 801590c:	3b04      	subs	r3, #4
 801590e:	429e      	cmp	r6, r3
 8015910:	461a      	mov	r2, r3
 8015912:	d331      	bcc.n	8015978 <quorem+0x100>
 8015914:	f8c8 4010 	str.w	r4, [r8, #16]
 8015918:	4640      	mov	r0, r8
 801591a:	f001 f903 	bl	8016b24 <__mcmp>
 801591e:	2800      	cmp	r0, #0
 8015920:	db26      	blt.n	8015970 <quorem+0xf8>
 8015922:	4630      	mov	r0, r6
 8015924:	f04f 0c00 	mov.w	ip, #0
 8015928:	3501      	adds	r5, #1
 801592a:	f857 1b04 	ldr.w	r1, [r7], #4
 801592e:	f8d0 e000 	ldr.w	lr, [r0]
 8015932:	b28b      	uxth	r3, r1
 8015934:	ebac 0303 	sub.w	r3, ip, r3
 8015938:	fa1f f28e 	uxth.w	r2, lr
 801593c:	4413      	add	r3, r2
 801593e:	0c0a      	lsrs	r2, r1, #16
 8015940:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 8015944:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8015948:	b29b      	uxth	r3, r3
 801594a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 801594e:	45b9      	cmp	r9, r7
 8015950:	ea4f 4c22 	mov.w	ip, r2, asr #16
 8015954:	f840 3b04 	str.w	r3, [r0], #4
 8015958:	d2e7      	bcs.n	801592a <quorem+0xb2>
 801595a:	f856 2024 	ldr.w	r2, [r6, r4, lsl #2]
 801595e:	eb06 0384 	add.w	r3, r6, r4, lsl #2
 8015962:	b92a      	cbnz	r2, 8015970 <quorem+0xf8>
 8015964:	3b04      	subs	r3, #4
 8015966:	429e      	cmp	r6, r3
 8015968:	461a      	mov	r2, r3
 801596a:	d30b      	bcc.n	8015984 <quorem+0x10c>
 801596c:	f8c8 4010 	str.w	r4, [r8, #16]
 8015970:	4628      	mov	r0, r5
 8015972:	b003      	add	sp, #12
 8015974:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8015978:	6812      	ldr	r2, [r2, #0]
 801597a:	3b04      	subs	r3, #4
 801597c:	2a00      	cmp	r2, #0
 801597e:	d1c9      	bne.n	8015914 <quorem+0x9c>
 8015980:	3c01      	subs	r4, #1
 8015982:	e7c4      	b.n	801590e <quorem+0x96>
 8015984:	6812      	ldr	r2, [r2, #0]
 8015986:	3b04      	subs	r3, #4
 8015988:	2a00      	cmp	r2, #0
 801598a:	d1ef      	bne.n	801596c <quorem+0xf4>
 801598c:	3c01      	subs	r4, #1
 801598e:	e7ea      	b.n	8015966 <quorem+0xee>
 8015990:	2000      	movs	r0, #0
 8015992:	e7ee      	b.n	8015972 <quorem+0xfa>
 8015994:	0000      	movs	r0, r0
	...

08015998 <_dtoa_r>:
 8015998:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801599c:	4616      	mov	r6, r2
 801599e:	461f      	mov	r7, r3
 80159a0:	6a45      	ldr	r5, [r0, #36]	; 0x24
 80159a2:	b095      	sub	sp, #84	; 0x54
 80159a4:	4604      	mov	r4, r0
 80159a6:	f8dd 8084 	ldr.w	r8, [sp, #132]	; 0x84
 80159aa:	e9cd 6702 	strd	r6, r7, [sp, #8]
 80159ae:	b93d      	cbnz	r5, 80159c0 <_dtoa_r+0x28>
 80159b0:	2010      	movs	r0, #16
 80159b2:	f7ff f94d 	bl	8014c50 <malloc>
 80159b6:	6260      	str	r0, [r4, #36]	; 0x24
 80159b8:	e9c0 5501 	strd	r5, r5, [r0, #4]
 80159bc:	6005      	str	r5, [r0, #0]
 80159be:	60c5      	str	r5, [r0, #12]
 80159c0:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80159c2:	6819      	ldr	r1, [r3, #0]
 80159c4:	b151      	cbz	r1, 80159dc <_dtoa_r+0x44>
 80159c6:	685a      	ldr	r2, [r3, #4]
 80159c8:	2301      	movs	r3, #1
 80159ca:	4093      	lsls	r3, r2
 80159cc:	604a      	str	r2, [r1, #4]
 80159ce:	608b      	str	r3, [r1, #8]
 80159d0:	4620      	mov	r0, r4
 80159d2:	f000 fec7 	bl	8016764 <_Bfree>
 80159d6:	2200      	movs	r2, #0
 80159d8:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80159da:	601a      	str	r2, [r3, #0]
 80159dc:	1e3b      	subs	r3, r7, #0
 80159de:	bfaf      	iteee	ge
 80159e0:	2300      	movge	r3, #0
 80159e2:	2201      	movlt	r2, #1
 80159e4:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 80159e8:	9303      	strlt	r3, [sp, #12]
 80159ea:	bfac      	ite	ge
 80159ec:	f8c8 3000 	strge.w	r3, [r8]
 80159f0:	f8c8 2000 	strlt.w	r2, [r8]
 80159f4:	4bae      	ldr	r3, [pc, #696]	; (8015cb0 <_dtoa_r+0x318>)
 80159f6:	f8dd 800c 	ldr.w	r8, [sp, #12]
 80159fa:	ea33 0308 	bics.w	r3, r3, r8
 80159fe:	d11b      	bne.n	8015a38 <_dtoa_r+0xa0>
 8015a00:	f242 730f 	movw	r3, #9999	; 0x270f
 8015a04:	9a20      	ldr	r2, [sp, #128]	; 0x80
 8015a06:	6013      	str	r3, [r2, #0]
 8015a08:	9b02      	ldr	r3, [sp, #8]
 8015a0a:	b923      	cbnz	r3, 8015a16 <_dtoa_r+0x7e>
 8015a0c:	f3c8 0013 	ubfx	r0, r8, #0, #20
 8015a10:	2800      	cmp	r0, #0
 8015a12:	f000 8545 	beq.w	80164a0 <_dtoa_r+0xb08>
 8015a16:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8015a18:	b953      	cbnz	r3, 8015a30 <_dtoa_r+0x98>
 8015a1a:	4ba6      	ldr	r3, [pc, #664]	; (8015cb4 <_dtoa_r+0x31c>)
 8015a1c:	e021      	b.n	8015a62 <_dtoa_r+0xca>
 8015a1e:	4ba6      	ldr	r3, [pc, #664]	; (8015cb8 <_dtoa_r+0x320>)
 8015a20:	9306      	str	r3, [sp, #24]
 8015a22:	3308      	adds	r3, #8
 8015a24:	9a22      	ldr	r2, [sp, #136]	; 0x88
 8015a26:	6013      	str	r3, [r2, #0]
 8015a28:	9806      	ldr	r0, [sp, #24]
 8015a2a:	b015      	add	sp, #84	; 0x54
 8015a2c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8015a30:	4ba0      	ldr	r3, [pc, #640]	; (8015cb4 <_dtoa_r+0x31c>)
 8015a32:	9306      	str	r3, [sp, #24]
 8015a34:	3303      	adds	r3, #3
 8015a36:	e7f5      	b.n	8015a24 <_dtoa_r+0x8c>
 8015a38:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 8015a3c:	2200      	movs	r2, #0
 8015a3e:	2300      	movs	r3, #0
 8015a40:	4630      	mov	r0, r6
 8015a42:	4639      	mov	r1, r7
 8015a44:	f7ea ffec 	bl	8000a20 <__aeabi_dcmpeq>
 8015a48:	4682      	mov	sl, r0
 8015a4a:	b160      	cbz	r0, 8015a66 <_dtoa_r+0xce>
 8015a4c:	2301      	movs	r3, #1
 8015a4e:	9a20      	ldr	r2, [sp, #128]	; 0x80
 8015a50:	6013      	str	r3, [r2, #0]
 8015a52:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8015a54:	2b00      	cmp	r3, #0
 8015a56:	f000 8520 	beq.w	801649a <_dtoa_r+0xb02>
 8015a5a:	4b98      	ldr	r3, [pc, #608]	; (8015cbc <_dtoa_r+0x324>)
 8015a5c:	9a22      	ldr	r2, [sp, #136]	; 0x88
 8015a5e:	6013      	str	r3, [r2, #0]
 8015a60:	3b01      	subs	r3, #1
 8015a62:	9306      	str	r3, [sp, #24]
 8015a64:	e7e0      	b.n	8015a28 <_dtoa_r+0x90>
 8015a66:	ab12      	add	r3, sp, #72	; 0x48
 8015a68:	9301      	str	r3, [sp, #4]
 8015a6a:	ab13      	add	r3, sp, #76	; 0x4c
 8015a6c:	9300      	str	r3, [sp, #0]
 8015a6e:	4632      	mov	r2, r6
 8015a70:	463b      	mov	r3, r7
 8015a72:	4620      	mov	r0, r4
 8015a74:	f001 f8ce 	bl	8016c14 <__d2b>
 8015a78:	f3c8 550a 	ubfx	r5, r8, #20, #11
 8015a7c:	4683      	mov	fp, r0
 8015a7e:	2d00      	cmp	r5, #0
 8015a80:	d07d      	beq.n	8015b7e <_dtoa_r+0x1e6>
 8015a82:	46b0      	mov	r8, r6
 8015a84:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8015a88:	f043 597f 	orr.w	r9, r3, #1069547520	; 0x3fc00000
 8015a8c:	f449 1940 	orr.w	r9, r9, #3145728	; 0x300000
 8015a90:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 8015a94:	f8cd a040 	str.w	sl, [sp, #64]	; 0x40
 8015a98:	2200      	movs	r2, #0
 8015a9a:	4b89      	ldr	r3, [pc, #548]	; (8015cc0 <_dtoa_r+0x328>)
 8015a9c:	4640      	mov	r0, r8
 8015a9e:	4649      	mov	r1, r9
 8015aa0:	f7ea fb9e 	bl	80001e0 <__aeabi_dsub>
 8015aa4:	a37c      	add	r3, pc, #496	; (adr r3, 8015c98 <_dtoa_r+0x300>)
 8015aa6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8015aaa:	f7ea fd51 	bl	8000550 <__aeabi_dmul>
 8015aae:	a37c      	add	r3, pc, #496	; (adr r3, 8015ca0 <_dtoa_r+0x308>)
 8015ab0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8015ab4:	f7ea fb96 	bl	80001e4 <__adddf3>
 8015ab8:	4606      	mov	r6, r0
 8015aba:	4628      	mov	r0, r5
 8015abc:	460f      	mov	r7, r1
 8015abe:	f7ea fcdd 	bl	800047c <__aeabi_i2d>
 8015ac2:	a379      	add	r3, pc, #484	; (adr r3, 8015ca8 <_dtoa_r+0x310>)
 8015ac4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8015ac8:	f7ea fd42 	bl	8000550 <__aeabi_dmul>
 8015acc:	4602      	mov	r2, r0
 8015ace:	460b      	mov	r3, r1
 8015ad0:	4630      	mov	r0, r6
 8015ad2:	4639      	mov	r1, r7
 8015ad4:	f7ea fb86 	bl	80001e4 <__adddf3>
 8015ad8:	4606      	mov	r6, r0
 8015ada:	460f      	mov	r7, r1
 8015adc:	f7ea ffe8 	bl	8000ab0 <__aeabi_d2iz>
 8015ae0:	2200      	movs	r2, #0
 8015ae2:	4682      	mov	sl, r0
 8015ae4:	2300      	movs	r3, #0
 8015ae6:	4630      	mov	r0, r6
 8015ae8:	4639      	mov	r1, r7
 8015aea:	f7ea ffa3 	bl	8000a34 <__aeabi_dcmplt>
 8015aee:	b148      	cbz	r0, 8015b04 <_dtoa_r+0x16c>
 8015af0:	4650      	mov	r0, sl
 8015af2:	f7ea fcc3 	bl	800047c <__aeabi_i2d>
 8015af6:	4632      	mov	r2, r6
 8015af8:	463b      	mov	r3, r7
 8015afa:	f7ea ff91 	bl	8000a20 <__aeabi_dcmpeq>
 8015afe:	b908      	cbnz	r0, 8015b04 <_dtoa_r+0x16c>
 8015b00:	f10a 3aff 	add.w	sl, sl, #4294967295
 8015b04:	f1ba 0f16 	cmp.w	sl, #22
 8015b08:	d85a      	bhi.n	8015bc0 <_dtoa_r+0x228>
 8015b0a:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8015b0e:	496d      	ldr	r1, [pc, #436]	; (8015cc4 <_dtoa_r+0x32c>)
 8015b10:	eb01 01ca 	add.w	r1, r1, sl, lsl #3
 8015b14:	e9d1 0100 	ldrd	r0, r1, [r1]
 8015b18:	f7ea ffaa 	bl	8000a70 <__aeabi_dcmpgt>
 8015b1c:	2800      	cmp	r0, #0
 8015b1e:	d051      	beq.n	8015bc4 <_dtoa_r+0x22c>
 8015b20:	2300      	movs	r3, #0
 8015b22:	f10a 3aff 	add.w	sl, sl, #4294967295
 8015b26:	930d      	str	r3, [sp, #52]	; 0x34
 8015b28:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8015b2a:	1b5d      	subs	r5, r3, r5
 8015b2c:	1e6b      	subs	r3, r5, #1
 8015b2e:	9307      	str	r3, [sp, #28]
 8015b30:	bf43      	ittte	mi
 8015b32:	2300      	movmi	r3, #0
 8015b34:	f1c5 0901 	rsbmi	r9, r5, #1
 8015b38:	9307      	strmi	r3, [sp, #28]
 8015b3a:	f04f 0900 	movpl.w	r9, #0
 8015b3e:	f1ba 0f00 	cmp.w	sl, #0
 8015b42:	db41      	blt.n	8015bc8 <_dtoa_r+0x230>
 8015b44:	9b07      	ldr	r3, [sp, #28]
 8015b46:	f8cd a030 	str.w	sl, [sp, #48]	; 0x30
 8015b4a:	4453      	add	r3, sl
 8015b4c:	9307      	str	r3, [sp, #28]
 8015b4e:	2300      	movs	r3, #0
 8015b50:	9308      	str	r3, [sp, #32]
 8015b52:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 8015b54:	2b09      	cmp	r3, #9
 8015b56:	f200 808f 	bhi.w	8015c78 <_dtoa_r+0x2e0>
 8015b5a:	2b05      	cmp	r3, #5
 8015b5c:	bfc4      	itt	gt
 8015b5e:	3b04      	subgt	r3, #4
 8015b60:	931e      	strgt	r3, [sp, #120]	; 0x78
 8015b62:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 8015b64:	bfc8      	it	gt
 8015b66:	2500      	movgt	r5, #0
 8015b68:	f1a3 0302 	sub.w	r3, r3, #2
 8015b6c:	bfd8      	it	le
 8015b6e:	2501      	movle	r5, #1
 8015b70:	2b03      	cmp	r3, #3
 8015b72:	f200 808d 	bhi.w	8015c90 <_dtoa_r+0x2f8>
 8015b76:	e8df f003 	tbb	[pc, r3]
 8015b7a:	7d7b      	.short	0x7d7b
 8015b7c:	6f2f      	.short	0x6f2f
 8015b7e:	e9dd 5312 	ldrd	r5, r3, [sp, #72]	; 0x48
 8015b82:	441d      	add	r5, r3
 8015b84:	f205 4032 	addw	r0, r5, #1074	; 0x432
 8015b88:	2820      	cmp	r0, #32
 8015b8a:	dd13      	ble.n	8015bb4 <_dtoa_r+0x21c>
 8015b8c:	f1c0 0040 	rsb	r0, r0, #64	; 0x40
 8015b90:	9b02      	ldr	r3, [sp, #8]
 8015b92:	fa08 f800 	lsl.w	r8, r8, r0
 8015b96:	f205 4012 	addw	r0, r5, #1042	; 0x412
 8015b9a:	fa23 f000 	lsr.w	r0, r3, r0
 8015b9e:	ea48 0000 	orr.w	r0, r8, r0
 8015ba2:	f7ea fc5b 	bl	800045c <__aeabi_ui2d>
 8015ba6:	2301      	movs	r3, #1
 8015ba8:	4680      	mov	r8, r0
 8015baa:	f1a1 79f8 	sub.w	r9, r1, #32505856	; 0x1f00000
 8015bae:	3d01      	subs	r5, #1
 8015bb0:	9310      	str	r3, [sp, #64]	; 0x40
 8015bb2:	e771      	b.n	8015a98 <_dtoa_r+0x100>
 8015bb4:	9b02      	ldr	r3, [sp, #8]
 8015bb6:	f1c0 0020 	rsb	r0, r0, #32
 8015bba:	fa03 f000 	lsl.w	r0, r3, r0
 8015bbe:	e7f0      	b.n	8015ba2 <_dtoa_r+0x20a>
 8015bc0:	2301      	movs	r3, #1
 8015bc2:	e7b0      	b.n	8015b26 <_dtoa_r+0x18e>
 8015bc4:	900d      	str	r0, [sp, #52]	; 0x34
 8015bc6:	e7af      	b.n	8015b28 <_dtoa_r+0x190>
 8015bc8:	f1ca 0300 	rsb	r3, sl, #0
 8015bcc:	9308      	str	r3, [sp, #32]
 8015bce:	2300      	movs	r3, #0
 8015bd0:	eba9 090a 	sub.w	r9, r9, sl
 8015bd4:	930c      	str	r3, [sp, #48]	; 0x30
 8015bd6:	e7bc      	b.n	8015b52 <_dtoa_r+0x1ba>
 8015bd8:	2301      	movs	r3, #1
 8015bda:	9309      	str	r3, [sp, #36]	; 0x24
 8015bdc:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 8015bde:	2b00      	cmp	r3, #0
 8015be0:	dd74      	ble.n	8015ccc <_dtoa_r+0x334>
 8015be2:	4698      	mov	r8, r3
 8015be4:	9304      	str	r3, [sp, #16]
 8015be6:	2200      	movs	r2, #0
 8015be8:	6a66      	ldr	r6, [r4, #36]	; 0x24
 8015bea:	6072      	str	r2, [r6, #4]
 8015bec:	2204      	movs	r2, #4
 8015bee:	f102 0014 	add.w	r0, r2, #20
 8015bf2:	4298      	cmp	r0, r3
 8015bf4:	6871      	ldr	r1, [r6, #4]
 8015bf6:	d96e      	bls.n	8015cd6 <_dtoa_r+0x33e>
 8015bf8:	4620      	mov	r0, r4
 8015bfa:	f000 fd7f 	bl	80166fc <_Balloc>
 8015bfe:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8015c00:	6030      	str	r0, [r6, #0]
 8015c02:	681b      	ldr	r3, [r3, #0]
 8015c04:	f1b8 0f0e 	cmp.w	r8, #14
 8015c08:	9306      	str	r3, [sp, #24]
 8015c0a:	f200 80ed 	bhi.w	8015de8 <_dtoa_r+0x450>
 8015c0e:	2d00      	cmp	r5, #0
 8015c10:	f000 80ea 	beq.w	8015de8 <_dtoa_r+0x450>
 8015c14:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8015c18:	f1ba 0f00 	cmp.w	sl, #0
 8015c1c:	e9cd 230e 	strd	r2, r3, [sp, #56]	; 0x38
 8015c20:	dd77      	ble.n	8015d12 <_dtoa_r+0x37a>
 8015c22:	4a28      	ldr	r2, [pc, #160]	; (8015cc4 <_dtoa_r+0x32c>)
 8015c24:	f00a 030f 	and.w	r3, sl, #15
 8015c28:	ea4f 162a 	mov.w	r6, sl, asr #4
 8015c2c:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 8015c30:	06f0      	lsls	r0, r6, #27
 8015c32:	e9d3 2300 	ldrd	r2, r3, [r3]
 8015c36:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
 8015c3a:	d568      	bpl.n	8015d0e <_dtoa_r+0x376>
 8015c3c:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	; 0x38
 8015c40:	4b21      	ldr	r3, [pc, #132]	; (8015cc8 <_dtoa_r+0x330>)
 8015c42:	2503      	movs	r5, #3
 8015c44:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8015c48:	f7ea fdac 	bl	80007a4 <__aeabi_ddiv>
 8015c4c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8015c50:	f006 060f 	and.w	r6, r6, #15
 8015c54:	4f1c      	ldr	r7, [pc, #112]	; (8015cc8 <_dtoa_r+0x330>)
 8015c56:	e04f      	b.n	8015cf8 <_dtoa_r+0x360>
 8015c58:	2301      	movs	r3, #1
 8015c5a:	9309      	str	r3, [sp, #36]	; 0x24
 8015c5c:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 8015c5e:	4453      	add	r3, sl
 8015c60:	f103 0801 	add.w	r8, r3, #1
 8015c64:	9304      	str	r3, [sp, #16]
 8015c66:	4643      	mov	r3, r8
 8015c68:	2b01      	cmp	r3, #1
 8015c6a:	bfb8      	it	lt
 8015c6c:	2301      	movlt	r3, #1
 8015c6e:	e7ba      	b.n	8015be6 <_dtoa_r+0x24e>
 8015c70:	2300      	movs	r3, #0
 8015c72:	e7b2      	b.n	8015bda <_dtoa_r+0x242>
 8015c74:	2300      	movs	r3, #0
 8015c76:	e7f0      	b.n	8015c5a <_dtoa_r+0x2c2>
 8015c78:	2501      	movs	r5, #1
 8015c7a:	2300      	movs	r3, #0
 8015c7c:	9509      	str	r5, [sp, #36]	; 0x24
 8015c7e:	931e      	str	r3, [sp, #120]	; 0x78
 8015c80:	f04f 33ff 	mov.w	r3, #4294967295
 8015c84:	2200      	movs	r2, #0
 8015c86:	9304      	str	r3, [sp, #16]
 8015c88:	4698      	mov	r8, r3
 8015c8a:	2312      	movs	r3, #18
 8015c8c:	921f      	str	r2, [sp, #124]	; 0x7c
 8015c8e:	e7aa      	b.n	8015be6 <_dtoa_r+0x24e>
 8015c90:	2301      	movs	r3, #1
 8015c92:	9309      	str	r3, [sp, #36]	; 0x24
 8015c94:	e7f4      	b.n	8015c80 <_dtoa_r+0x2e8>
 8015c96:	bf00      	nop
 8015c98:	636f4361 	.word	0x636f4361
 8015c9c:	3fd287a7 	.word	0x3fd287a7
 8015ca0:	8b60c8b3 	.word	0x8b60c8b3
 8015ca4:	3fc68a28 	.word	0x3fc68a28
 8015ca8:	509f79fb 	.word	0x509f79fb
 8015cac:	3fd34413 	.word	0x3fd34413
 8015cb0:	7ff00000 	.word	0x7ff00000
 8015cb4:	08018bc9 	.word	0x08018bc9
 8015cb8:	08018bc0 	.word	0x08018bc0
 8015cbc:	08018b9d 	.word	0x08018b9d
 8015cc0:	3ff80000 	.word	0x3ff80000
 8015cc4:	08018c68 	.word	0x08018c68
 8015cc8:	08018c40 	.word	0x08018c40
 8015ccc:	2301      	movs	r3, #1
 8015cce:	9304      	str	r3, [sp, #16]
 8015cd0:	4698      	mov	r8, r3
 8015cd2:	461a      	mov	r2, r3
 8015cd4:	e7da      	b.n	8015c8c <_dtoa_r+0x2f4>
 8015cd6:	3101      	adds	r1, #1
 8015cd8:	6071      	str	r1, [r6, #4]
 8015cda:	0052      	lsls	r2, r2, #1
 8015cdc:	e787      	b.n	8015bee <_dtoa_r+0x256>
 8015cde:	07f1      	lsls	r1, r6, #31
 8015ce0:	d508      	bpl.n	8015cf4 <_dtoa_r+0x35c>
 8015ce2:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8015ce6:	e9d7 2300 	ldrd	r2, r3, [r7]
 8015cea:	f7ea fc31 	bl	8000550 <__aeabi_dmul>
 8015cee:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 8015cf2:	3501      	adds	r5, #1
 8015cf4:	1076      	asrs	r6, r6, #1
 8015cf6:	3708      	adds	r7, #8
 8015cf8:	2e00      	cmp	r6, #0
 8015cfa:	d1f0      	bne.n	8015cde <_dtoa_r+0x346>
 8015cfc:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 8015d00:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8015d04:	f7ea fd4e 	bl	80007a4 <__aeabi_ddiv>
 8015d08:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8015d0c:	e01b      	b.n	8015d46 <_dtoa_r+0x3ae>
 8015d0e:	2502      	movs	r5, #2
 8015d10:	e7a0      	b.n	8015c54 <_dtoa_r+0x2bc>
 8015d12:	f000 80a4 	beq.w	8015e5e <_dtoa_r+0x4c6>
 8015d16:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	; 0x38
 8015d1a:	f1ca 0600 	rsb	r6, sl, #0
 8015d1e:	4ba0      	ldr	r3, [pc, #640]	; (8015fa0 <_dtoa_r+0x608>)
 8015d20:	f006 020f 	and.w	r2, r6, #15
 8015d24:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8015d28:	e9d3 2300 	ldrd	r2, r3, [r3]
 8015d2c:	f7ea fc10 	bl	8000550 <__aeabi_dmul>
 8015d30:	2502      	movs	r5, #2
 8015d32:	2300      	movs	r3, #0
 8015d34:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8015d38:	4f9a      	ldr	r7, [pc, #616]	; (8015fa4 <_dtoa_r+0x60c>)
 8015d3a:	1136      	asrs	r6, r6, #4
 8015d3c:	2e00      	cmp	r6, #0
 8015d3e:	f040 8083 	bne.w	8015e48 <_dtoa_r+0x4b0>
 8015d42:	2b00      	cmp	r3, #0
 8015d44:	d1e0      	bne.n	8015d08 <_dtoa_r+0x370>
 8015d46:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8015d48:	2b00      	cmp	r3, #0
 8015d4a:	f000 808a 	beq.w	8015e62 <_dtoa_r+0x4ca>
 8015d4e:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8015d52:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
 8015d56:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8015d5a:	2200      	movs	r2, #0
 8015d5c:	4b92      	ldr	r3, [pc, #584]	; (8015fa8 <_dtoa_r+0x610>)
 8015d5e:	f7ea fe69 	bl	8000a34 <__aeabi_dcmplt>
 8015d62:	2800      	cmp	r0, #0
 8015d64:	d07d      	beq.n	8015e62 <_dtoa_r+0x4ca>
 8015d66:	f1b8 0f00 	cmp.w	r8, #0
 8015d6a:	d07a      	beq.n	8015e62 <_dtoa_r+0x4ca>
 8015d6c:	9b04      	ldr	r3, [sp, #16]
 8015d6e:	2b00      	cmp	r3, #0
 8015d70:	dd36      	ble.n	8015de0 <_dtoa_r+0x448>
 8015d72:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8015d76:	2200      	movs	r2, #0
 8015d78:	4b8c      	ldr	r3, [pc, #560]	; (8015fac <_dtoa_r+0x614>)
 8015d7a:	f7ea fbe9 	bl	8000550 <__aeabi_dmul>
 8015d7e:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8015d82:	9e04      	ldr	r6, [sp, #16]
 8015d84:	f10a 37ff 	add.w	r7, sl, #4294967295
 8015d88:	3501      	adds	r5, #1
 8015d8a:	4628      	mov	r0, r5
 8015d8c:	f7ea fb76 	bl	800047c <__aeabi_i2d>
 8015d90:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8015d94:	f7ea fbdc 	bl	8000550 <__aeabi_dmul>
 8015d98:	2200      	movs	r2, #0
 8015d9a:	4b85      	ldr	r3, [pc, #532]	; (8015fb0 <_dtoa_r+0x618>)
 8015d9c:	f7ea fa22 	bl	80001e4 <__adddf3>
 8015da0:	f1a1 7550 	sub.w	r5, r1, #54525952	; 0x3400000
 8015da4:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 8015da8:	950b      	str	r5, [sp, #44]	; 0x2c
 8015daa:	2e00      	cmp	r6, #0
 8015dac:	d15c      	bne.n	8015e68 <_dtoa_r+0x4d0>
 8015dae:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8015db2:	2200      	movs	r2, #0
 8015db4:	4b7f      	ldr	r3, [pc, #508]	; (8015fb4 <_dtoa_r+0x61c>)
 8015db6:	f7ea fa13 	bl	80001e0 <__aeabi_dsub>
 8015dba:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8015dbc:	462b      	mov	r3, r5
 8015dbe:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8015dc2:	f7ea fe55 	bl	8000a70 <__aeabi_dcmpgt>
 8015dc6:	2800      	cmp	r0, #0
 8015dc8:	f040 8281 	bne.w	80162ce <_dtoa_r+0x936>
 8015dcc:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8015dd0:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8015dd2:	f105 4300 	add.w	r3, r5, #2147483648	; 0x80000000
 8015dd6:	f7ea fe2d 	bl	8000a34 <__aeabi_dcmplt>
 8015dda:	2800      	cmp	r0, #0
 8015ddc:	f040 8275 	bne.w	80162ca <_dtoa_r+0x932>
 8015de0:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	; 0x38
 8015de4:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8015de8:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8015dea:	2b00      	cmp	r3, #0
 8015dec:	f2c0 814b 	blt.w	8016086 <_dtoa_r+0x6ee>
 8015df0:	f1ba 0f0e 	cmp.w	sl, #14
 8015df4:	f300 8147 	bgt.w	8016086 <_dtoa_r+0x6ee>
 8015df8:	4b69      	ldr	r3, [pc, #420]	; (8015fa0 <_dtoa_r+0x608>)
 8015dfa:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 8015dfe:	e9d3 2300 	ldrd	r2, r3, [r3]
 8015e02:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8015e06:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 8015e08:	2b00      	cmp	r3, #0
 8015e0a:	f280 80d7 	bge.w	8015fbc <_dtoa_r+0x624>
 8015e0e:	f1b8 0f00 	cmp.w	r8, #0
 8015e12:	f300 80d3 	bgt.w	8015fbc <_dtoa_r+0x624>
 8015e16:	f040 8257 	bne.w	80162c8 <_dtoa_r+0x930>
 8015e1a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8015e1e:	2200      	movs	r2, #0
 8015e20:	4b64      	ldr	r3, [pc, #400]	; (8015fb4 <_dtoa_r+0x61c>)
 8015e22:	f7ea fb95 	bl	8000550 <__aeabi_dmul>
 8015e26:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8015e2a:	f7ea fe17 	bl	8000a5c <__aeabi_dcmpge>
 8015e2e:	4646      	mov	r6, r8
 8015e30:	4647      	mov	r7, r8
 8015e32:	2800      	cmp	r0, #0
 8015e34:	f040 822d 	bne.w	8016292 <_dtoa_r+0x8fa>
 8015e38:	9b06      	ldr	r3, [sp, #24]
 8015e3a:	9a06      	ldr	r2, [sp, #24]
 8015e3c:	1c5d      	adds	r5, r3, #1
 8015e3e:	2331      	movs	r3, #49	; 0x31
 8015e40:	f10a 0a01 	add.w	sl, sl, #1
 8015e44:	7013      	strb	r3, [r2, #0]
 8015e46:	e228      	b.n	801629a <_dtoa_r+0x902>
 8015e48:	07f2      	lsls	r2, r6, #31
 8015e4a:	d505      	bpl.n	8015e58 <_dtoa_r+0x4c0>
 8015e4c:	e9d7 2300 	ldrd	r2, r3, [r7]
 8015e50:	f7ea fb7e 	bl	8000550 <__aeabi_dmul>
 8015e54:	2301      	movs	r3, #1
 8015e56:	3501      	adds	r5, #1
 8015e58:	1076      	asrs	r6, r6, #1
 8015e5a:	3708      	adds	r7, #8
 8015e5c:	e76e      	b.n	8015d3c <_dtoa_r+0x3a4>
 8015e5e:	2502      	movs	r5, #2
 8015e60:	e771      	b.n	8015d46 <_dtoa_r+0x3ae>
 8015e62:	4657      	mov	r7, sl
 8015e64:	4646      	mov	r6, r8
 8015e66:	e790      	b.n	8015d8a <_dtoa_r+0x3f2>
 8015e68:	4b4d      	ldr	r3, [pc, #308]	; (8015fa0 <_dtoa_r+0x608>)
 8015e6a:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 8015e6e:	e953 0102 	ldrd	r0, r1, [r3, #-8]
 8015e72:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8015e74:	2b00      	cmp	r3, #0
 8015e76:	d048      	beq.n	8015f0a <_dtoa_r+0x572>
 8015e78:	4602      	mov	r2, r0
 8015e7a:	460b      	mov	r3, r1
 8015e7c:	2000      	movs	r0, #0
 8015e7e:	494e      	ldr	r1, [pc, #312]	; (8015fb8 <_dtoa_r+0x620>)
 8015e80:	f7ea fc90 	bl	80007a4 <__aeabi_ddiv>
 8015e84:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 8015e88:	f7ea f9aa 	bl	80001e0 <__aeabi_dsub>
 8015e8c:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 8015e90:	9d06      	ldr	r5, [sp, #24]
 8015e92:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8015e96:	f7ea fe0b 	bl	8000ab0 <__aeabi_d2iz>
 8015e9a:	9011      	str	r0, [sp, #68]	; 0x44
 8015e9c:	f7ea faee 	bl	800047c <__aeabi_i2d>
 8015ea0:	4602      	mov	r2, r0
 8015ea2:	460b      	mov	r3, r1
 8015ea4:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8015ea8:	f7ea f99a 	bl	80001e0 <__aeabi_dsub>
 8015eac:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8015eae:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8015eb2:	3330      	adds	r3, #48	; 0x30
 8015eb4:	f805 3b01 	strb.w	r3, [r5], #1
 8015eb8:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 8015ebc:	f7ea fdba 	bl	8000a34 <__aeabi_dcmplt>
 8015ec0:	2800      	cmp	r0, #0
 8015ec2:	d163      	bne.n	8015f8c <_dtoa_r+0x5f4>
 8015ec4:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8015ec8:	2000      	movs	r0, #0
 8015eca:	4937      	ldr	r1, [pc, #220]	; (8015fa8 <_dtoa_r+0x610>)
 8015ecc:	f7ea f988 	bl	80001e0 <__aeabi_dsub>
 8015ed0:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 8015ed4:	f7ea fdae 	bl	8000a34 <__aeabi_dcmplt>
 8015ed8:	2800      	cmp	r0, #0
 8015eda:	f040 80b5 	bne.w	8016048 <_dtoa_r+0x6b0>
 8015ede:	9b06      	ldr	r3, [sp, #24]
 8015ee0:	1aeb      	subs	r3, r5, r3
 8015ee2:	429e      	cmp	r6, r3
 8015ee4:	f77f af7c 	ble.w	8015de0 <_dtoa_r+0x448>
 8015ee8:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8015eec:	2200      	movs	r2, #0
 8015eee:	4b2f      	ldr	r3, [pc, #188]	; (8015fac <_dtoa_r+0x614>)
 8015ef0:	f7ea fb2e 	bl	8000550 <__aeabi_dmul>
 8015ef4:	2200      	movs	r2, #0
 8015ef6:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 8015efa:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8015efe:	4b2b      	ldr	r3, [pc, #172]	; (8015fac <_dtoa_r+0x614>)
 8015f00:	f7ea fb26 	bl	8000550 <__aeabi_dmul>
 8015f04:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8015f08:	e7c3      	b.n	8015e92 <_dtoa_r+0x4fa>
 8015f0a:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 8015f0e:	f7ea fb1f 	bl	8000550 <__aeabi_dmul>
 8015f12:	9b06      	ldr	r3, [sp, #24]
 8015f14:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 8015f18:	199d      	adds	r5, r3, r6
 8015f1a:	461e      	mov	r6, r3
 8015f1c:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8015f20:	f7ea fdc6 	bl	8000ab0 <__aeabi_d2iz>
 8015f24:	9011      	str	r0, [sp, #68]	; 0x44
 8015f26:	f7ea faa9 	bl	800047c <__aeabi_i2d>
 8015f2a:	4602      	mov	r2, r0
 8015f2c:	460b      	mov	r3, r1
 8015f2e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8015f32:	f7ea f955 	bl	80001e0 <__aeabi_dsub>
 8015f36:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8015f38:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8015f3c:	3330      	adds	r3, #48	; 0x30
 8015f3e:	f806 3b01 	strb.w	r3, [r6], #1
 8015f42:	42ae      	cmp	r6, r5
 8015f44:	f04f 0200 	mov.w	r2, #0
 8015f48:	d124      	bne.n	8015f94 <_dtoa_r+0x5fc>
 8015f4a:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8015f4e:	4b1a      	ldr	r3, [pc, #104]	; (8015fb8 <_dtoa_r+0x620>)
 8015f50:	f7ea f948 	bl	80001e4 <__adddf3>
 8015f54:	4602      	mov	r2, r0
 8015f56:	460b      	mov	r3, r1
 8015f58:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8015f5c:	f7ea fd88 	bl	8000a70 <__aeabi_dcmpgt>
 8015f60:	2800      	cmp	r0, #0
 8015f62:	d171      	bne.n	8016048 <_dtoa_r+0x6b0>
 8015f64:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 8015f68:	2000      	movs	r0, #0
 8015f6a:	4913      	ldr	r1, [pc, #76]	; (8015fb8 <_dtoa_r+0x620>)
 8015f6c:	f7ea f938 	bl	80001e0 <__aeabi_dsub>
 8015f70:	4602      	mov	r2, r0
 8015f72:	460b      	mov	r3, r1
 8015f74:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8015f78:	f7ea fd5c 	bl	8000a34 <__aeabi_dcmplt>
 8015f7c:	2800      	cmp	r0, #0
 8015f7e:	f43f af2f 	beq.w	8015de0 <_dtoa_r+0x448>
 8015f82:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8015f86:	1e6a      	subs	r2, r5, #1
 8015f88:	2b30      	cmp	r3, #48	; 0x30
 8015f8a:	d001      	beq.n	8015f90 <_dtoa_r+0x5f8>
 8015f8c:	46ba      	mov	sl, r7
 8015f8e:	e04a      	b.n	8016026 <_dtoa_r+0x68e>
 8015f90:	4615      	mov	r5, r2
 8015f92:	e7f6      	b.n	8015f82 <_dtoa_r+0x5ea>
 8015f94:	4b05      	ldr	r3, [pc, #20]	; (8015fac <_dtoa_r+0x614>)
 8015f96:	f7ea fadb 	bl	8000550 <__aeabi_dmul>
 8015f9a:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8015f9e:	e7bd      	b.n	8015f1c <_dtoa_r+0x584>
 8015fa0:	08018c68 	.word	0x08018c68
 8015fa4:	08018c40 	.word	0x08018c40
 8015fa8:	3ff00000 	.word	0x3ff00000
 8015fac:	40240000 	.word	0x40240000
 8015fb0:	401c0000 	.word	0x401c0000
 8015fb4:	40140000 	.word	0x40140000
 8015fb8:	3fe00000 	.word	0x3fe00000
 8015fbc:	9d06      	ldr	r5, [sp, #24]
 8015fbe:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 8015fc2:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8015fc6:	4630      	mov	r0, r6
 8015fc8:	4639      	mov	r1, r7
 8015fca:	f7ea fbeb 	bl	80007a4 <__aeabi_ddiv>
 8015fce:	f7ea fd6f 	bl	8000ab0 <__aeabi_d2iz>
 8015fd2:	4681      	mov	r9, r0
 8015fd4:	f7ea fa52 	bl	800047c <__aeabi_i2d>
 8015fd8:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8015fdc:	f7ea fab8 	bl	8000550 <__aeabi_dmul>
 8015fe0:	4602      	mov	r2, r0
 8015fe2:	460b      	mov	r3, r1
 8015fe4:	4630      	mov	r0, r6
 8015fe6:	4639      	mov	r1, r7
 8015fe8:	f7ea f8fa 	bl	80001e0 <__aeabi_dsub>
 8015fec:	f109 0630 	add.w	r6, r9, #48	; 0x30
 8015ff0:	f805 6b01 	strb.w	r6, [r5], #1
 8015ff4:	9e06      	ldr	r6, [sp, #24]
 8015ff6:	4602      	mov	r2, r0
 8015ff8:	1bae      	subs	r6, r5, r6
 8015ffa:	45b0      	cmp	r8, r6
 8015ffc:	460b      	mov	r3, r1
 8015ffe:	d135      	bne.n	801606c <_dtoa_r+0x6d4>
 8016000:	f7ea f8f0 	bl	80001e4 <__adddf3>
 8016004:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8016008:	4606      	mov	r6, r0
 801600a:	460f      	mov	r7, r1
 801600c:	f7ea fd30 	bl	8000a70 <__aeabi_dcmpgt>
 8016010:	b9c8      	cbnz	r0, 8016046 <_dtoa_r+0x6ae>
 8016012:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8016016:	4630      	mov	r0, r6
 8016018:	4639      	mov	r1, r7
 801601a:	f7ea fd01 	bl	8000a20 <__aeabi_dcmpeq>
 801601e:	b110      	cbz	r0, 8016026 <_dtoa_r+0x68e>
 8016020:	f019 0f01 	tst.w	r9, #1
 8016024:	d10f      	bne.n	8016046 <_dtoa_r+0x6ae>
 8016026:	4659      	mov	r1, fp
 8016028:	4620      	mov	r0, r4
 801602a:	f000 fb9b 	bl	8016764 <_Bfree>
 801602e:	2300      	movs	r3, #0
 8016030:	9a20      	ldr	r2, [sp, #128]	; 0x80
 8016032:	702b      	strb	r3, [r5, #0]
 8016034:	f10a 0301 	add.w	r3, sl, #1
 8016038:	6013      	str	r3, [r2, #0]
 801603a:	9b22      	ldr	r3, [sp, #136]	; 0x88
 801603c:	2b00      	cmp	r3, #0
 801603e:	f43f acf3 	beq.w	8015a28 <_dtoa_r+0x90>
 8016042:	601d      	str	r5, [r3, #0]
 8016044:	e4f0      	b.n	8015a28 <_dtoa_r+0x90>
 8016046:	4657      	mov	r7, sl
 8016048:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 801604c:	1e6b      	subs	r3, r5, #1
 801604e:	2a39      	cmp	r2, #57	; 0x39
 8016050:	d106      	bne.n	8016060 <_dtoa_r+0x6c8>
 8016052:	9a06      	ldr	r2, [sp, #24]
 8016054:	429a      	cmp	r2, r3
 8016056:	d107      	bne.n	8016068 <_dtoa_r+0x6d0>
 8016058:	2330      	movs	r3, #48	; 0x30
 801605a:	7013      	strb	r3, [r2, #0]
 801605c:	4613      	mov	r3, r2
 801605e:	3701      	adds	r7, #1
 8016060:	781a      	ldrb	r2, [r3, #0]
 8016062:	3201      	adds	r2, #1
 8016064:	701a      	strb	r2, [r3, #0]
 8016066:	e791      	b.n	8015f8c <_dtoa_r+0x5f4>
 8016068:	461d      	mov	r5, r3
 801606a:	e7ed      	b.n	8016048 <_dtoa_r+0x6b0>
 801606c:	2200      	movs	r2, #0
 801606e:	4b99      	ldr	r3, [pc, #612]	; (80162d4 <_dtoa_r+0x93c>)
 8016070:	f7ea fa6e 	bl	8000550 <__aeabi_dmul>
 8016074:	2200      	movs	r2, #0
 8016076:	2300      	movs	r3, #0
 8016078:	4606      	mov	r6, r0
 801607a:	460f      	mov	r7, r1
 801607c:	f7ea fcd0 	bl	8000a20 <__aeabi_dcmpeq>
 8016080:	2800      	cmp	r0, #0
 8016082:	d09e      	beq.n	8015fc2 <_dtoa_r+0x62a>
 8016084:	e7cf      	b.n	8016026 <_dtoa_r+0x68e>
 8016086:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8016088:	2a00      	cmp	r2, #0
 801608a:	f000 8088 	beq.w	801619e <_dtoa_r+0x806>
 801608e:	9a1e      	ldr	r2, [sp, #120]	; 0x78
 8016090:	2a01      	cmp	r2, #1
 8016092:	dc6d      	bgt.n	8016170 <_dtoa_r+0x7d8>
 8016094:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8016096:	2a00      	cmp	r2, #0
 8016098:	d066      	beq.n	8016168 <_dtoa_r+0x7d0>
 801609a:	f203 4333 	addw	r3, r3, #1075	; 0x433
 801609e:	464d      	mov	r5, r9
 80160a0:	9e08      	ldr	r6, [sp, #32]
 80160a2:	9a07      	ldr	r2, [sp, #28]
 80160a4:	2101      	movs	r1, #1
 80160a6:	441a      	add	r2, r3
 80160a8:	4620      	mov	r0, r4
 80160aa:	4499      	add	r9, r3
 80160ac:	9207      	str	r2, [sp, #28]
 80160ae:	f000 fbf9 	bl	80168a4 <__i2b>
 80160b2:	4607      	mov	r7, r0
 80160b4:	2d00      	cmp	r5, #0
 80160b6:	dd0b      	ble.n	80160d0 <_dtoa_r+0x738>
 80160b8:	9b07      	ldr	r3, [sp, #28]
 80160ba:	2b00      	cmp	r3, #0
 80160bc:	dd08      	ble.n	80160d0 <_dtoa_r+0x738>
 80160be:	42ab      	cmp	r3, r5
 80160c0:	bfa8      	it	ge
 80160c2:	462b      	movge	r3, r5
 80160c4:	9a07      	ldr	r2, [sp, #28]
 80160c6:	eba9 0903 	sub.w	r9, r9, r3
 80160ca:	1aed      	subs	r5, r5, r3
 80160cc:	1ad3      	subs	r3, r2, r3
 80160ce:	9307      	str	r3, [sp, #28]
 80160d0:	9b08      	ldr	r3, [sp, #32]
 80160d2:	b1eb      	cbz	r3, 8016110 <_dtoa_r+0x778>
 80160d4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80160d6:	2b00      	cmp	r3, #0
 80160d8:	d065      	beq.n	80161a6 <_dtoa_r+0x80e>
 80160da:	b18e      	cbz	r6, 8016100 <_dtoa_r+0x768>
 80160dc:	4639      	mov	r1, r7
 80160de:	4632      	mov	r2, r6
 80160e0:	4620      	mov	r0, r4
 80160e2:	f000 fc7d 	bl	80169e0 <__pow5mult>
 80160e6:	465a      	mov	r2, fp
 80160e8:	4601      	mov	r1, r0
 80160ea:	4607      	mov	r7, r0
 80160ec:	4620      	mov	r0, r4
 80160ee:	f000 fbe2 	bl	80168b6 <__multiply>
 80160f2:	4659      	mov	r1, fp
 80160f4:	900a      	str	r0, [sp, #40]	; 0x28
 80160f6:	4620      	mov	r0, r4
 80160f8:	f000 fb34 	bl	8016764 <_Bfree>
 80160fc:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80160fe:	469b      	mov	fp, r3
 8016100:	9b08      	ldr	r3, [sp, #32]
 8016102:	1b9a      	subs	r2, r3, r6
 8016104:	d004      	beq.n	8016110 <_dtoa_r+0x778>
 8016106:	4659      	mov	r1, fp
 8016108:	4620      	mov	r0, r4
 801610a:	f000 fc69 	bl	80169e0 <__pow5mult>
 801610e:	4683      	mov	fp, r0
 8016110:	2101      	movs	r1, #1
 8016112:	4620      	mov	r0, r4
 8016114:	f000 fbc6 	bl	80168a4 <__i2b>
 8016118:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 801611a:	4606      	mov	r6, r0
 801611c:	2b00      	cmp	r3, #0
 801611e:	f000 81c6 	beq.w	80164ae <_dtoa_r+0xb16>
 8016122:	461a      	mov	r2, r3
 8016124:	4601      	mov	r1, r0
 8016126:	4620      	mov	r0, r4
 8016128:	f000 fc5a 	bl	80169e0 <__pow5mult>
 801612c:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 801612e:	4606      	mov	r6, r0
 8016130:	2b01      	cmp	r3, #1
 8016132:	dc3e      	bgt.n	80161b2 <_dtoa_r+0x81a>
 8016134:	9b02      	ldr	r3, [sp, #8]
 8016136:	2b00      	cmp	r3, #0
 8016138:	d137      	bne.n	80161aa <_dtoa_r+0x812>
 801613a:	9b03      	ldr	r3, [sp, #12]
 801613c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8016140:	2b00      	cmp	r3, #0
 8016142:	d134      	bne.n	80161ae <_dtoa_r+0x816>
 8016144:	9b03      	ldr	r3, [sp, #12]
 8016146:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 801614a:	0d1b      	lsrs	r3, r3, #20
 801614c:	051b      	lsls	r3, r3, #20
 801614e:	b12b      	cbz	r3, 801615c <_dtoa_r+0x7c4>
 8016150:	9b07      	ldr	r3, [sp, #28]
 8016152:	f109 0901 	add.w	r9, r9, #1
 8016156:	3301      	adds	r3, #1
 8016158:	9307      	str	r3, [sp, #28]
 801615a:	2301      	movs	r3, #1
 801615c:	9308      	str	r3, [sp, #32]
 801615e:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8016160:	2b00      	cmp	r3, #0
 8016162:	d128      	bne.n	80161b6 <_dtoa_r+0x81e>
 8016164:	2001      	movs	r0, #1
 8016166:	e02e      	b.n	80161c6 <_dtoa_r+0x82e>
 8016168:	9b12      	ldr	r3, [sp, #72]	; 0x48
 801616a:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 801616e:	e796      	b.n	801609e <_dtoa_r+0x706>
 8016170:	9b08      	ldr	r3, [sp, #32]
 8016172:	f108 36ff 	add.w	r6, r8, #4294967295
 8016176:	42b3      	cmp	r3, r6
 8016178:	bfb7      	itett	lt
 801617a:	9b08      	ldrlt	r3, [sp, #32]
 801617c:	1b9e      	subge	r6, r3, r6
 801617e:	1af2      	sublt	r2, r6, r3
 8016180:	9b0c      	ldrlt	r3, [sp, #48]	; 0x30
 8016182:	bfbf      	itttt	lt
 8016184:	9608      	strlt	r6, [sp, #32]
 8016186:	189b      	addlt	r3, r3, r2
 8016188:	930c      	strlt	r3, [sp, #48]	; 0x30
 801618a:	2600      	movlt	r6, #0
 801618c:	f1b8 0f00 	cmp.w	r8, #0
 8016190:	bfb9      	ittee	lt
 8016192:	eba9 0508 	sublt.w	r5, r9, r8
 8016196:	2300      	movlt	r3, #0
 8016198:	464d      	movge	r5, r9
 801619a:	4643      	movge	r3, r8
 801619c:	e781      	b.n	80160a2 <_dtoa_r+0x70a>
 801619e:	9e08      	ldr	r6, [sp, #32]
 80161a0:	464d      	mov	r5, r9
 80161a2:	9f09      	ldr	r7, [sp, #36]	; 0x24
 80161a4:	e786      	b.n	80160b4 <_dtoa_r+0x71c>
 80161a6:	9a08      	ldr	r2, [sp, #32]
 80161a8:	e7ad      	b.n	8016106 <_dtoa_r+0x76e>
 80161aa:	2300      	movs	r3, #0
 80161ac:	e7d6      	b.n	801615c <_dtoa_r+0x7c4>
 80161ae:	9b02      	ldr	r3, [sp, #8]
 80161b0:	e7d4      	b.n	801615c <_dtoa_r+0x7c4>
 80161b2:	2300      	movs	r3, #0
 80161b4:	9308      	str	r3, [sp, #32]
 80161b6:	6933      	ldr	r3, [r6, #16]
 80161b8:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 80161bc:	6918      	ldr	r0, [r3, #16]
 80161be:	f000 fb23 	bl	8016808 <__hi0bits>
 80161c2:	f1c0 0020 	rsb	r0, r0, #32
 80161c6:	9b07      	ldr	r3, [sp, #28]
 80161c8:	4418      	add	r0, r3
 80161ca:	f010 001f 	ands.w	r0, r0, #31
 80161ce:	d047      	beq.n	8016260 <_dtoa_r+0x8c8>
 80161d0:	f1c0 0320 	rsb	r3, r0, #32
 80161d4:	2b04      	cmp	r3, #4
 80161d6:	dd3b      	ble.n	8016250 <_dtoa_r+0x8b8>
 80161d8:	9b07      	ldr	r3, [sp, #28]
 80161da:	f1c0 001c 	rsb	r0, r0, #28
 80161de:	4481      	add	r9, r0
 80161e0:	4405      	add	r5, r0
 80161e2:	4403      	add	r3, r0
 80161e4:	9307      	str	r3, [sp, #28]
 80161e6:	f1b9 0f00 	cmp.w	r9, #0
 80161ea:	dd05      	ble.n	80161f8 <_dtoa_r+0x860>
 80161ec:	4659      	mov	r1, fp
 80161ee:	464a      	mov	r2, r9
 80161f0:	4620      	mov	r0, r4
 80161f2:	f000 fc43 	bl	8016a7c <__lshift>
 80161f6:	4683      	mov	fp, r0
 80161f8:	9b07      	ldr	r3, [sp, #28]
 80161fa:	2b00      	cmp	r3, #0
 80161fc:	dd05      	ble.n	801620a <_dtoa_r+0x872>
 80161fe:	4631      	mov	r1, r6
 8016200:	461a      	mov	r2, r3
 8016202:	4620      	mov	r0, r4
 8016204:	f000 fc3a 	bl	8016a7c <__lshift>
 8016208:	4606      	mov	r6, r0
 801620a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 801620c:	b353      	cbz	r3, 8016264 <_dtoa_r+0x8cc>
 801620e:	4631      	mov	r1, r6
 8016210:	4658      	mov	r0, fp
 8016212:	f000 fc87 	bl	8016b24 <__mcmp>
 8016216:	2800      	cmp	r0, #0
 8016218:	da24      	bge.n	8016264 <_dtoa_r+0x8cc>
 801621a:	2300      	movs	r3, #0
 801621c:	4659      	mov	r1, fp
 801621e:	220a      	movs	r2, #10
 8016220:	4620      	mov	r0, r4
 8016222:	f000 fab6 	bl	8016792 <__multadd>
 8016226:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8016228:	f10a 3aff 	add.w	sl, sl, #4294967295
 801622c:	4683      	mov	fp, r0
 801622e:	2b00      	cmp	r3, #0
 8016230:	f000 8144 	beq.w	80164bc <_dtoa_r+0xb24>
 8016234:	2300      	movs	r3, #0
 8016236:	4639      	mov	r1, r7
 8016238:	220a      	movs	r2, #10
 801623a:	4620      	mov	r0, r4
 801623c:	f000 faa9 	bl	8016792 <__multadd>
 8016240:	9b04      	ldr	r3, [sp, #16]
 8016242:	4607      	mov	r7, r0
 8016244:	2b00      	cmp	r3, #0
 8016246:	dc4d      	bgt.n	80162e4 <_dtoa_r+0x94c>
 8016248:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 801624a:	2b02      	cmp	r3, #2
 801624c:	dd4a      	ble.n	80162e4 <_dtoa_r+0x94c>
 801624e:	e011      	b.n	8016274 <_dtoa_r+0x8dc>
 8016250:	d0c9      	beq.n	80161e6 <_dtoa_r+0x84e>
 8016252:	9a07      	ldr	r2, [sp, #28]
 8016254:	331c      	adds	r3, #28
 8016256:	441a      	add	r2, r3
 8016258:	4499      	add	r9, r3
 801625a:	441d      	add	r5, r3
 801625c:	4613      	mov	r3, r2
 801625e:	e7c1      	b.n	80161e4 <_dtoa_r+0x84c>
 8016260:	4603      	mov	r3, r0
 8016262:	e7f6      	b.n	8016252 <_dtoa_r+0x8ba>
 8016264:	f1b8 0f00 	cmp.w	r8, #0
 8016268:	dc36      	bgt.n	80162d8 <_dtoa_r+0x940>
 801626a:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 801626c:	2b02      	cmp	r3, #2
 801626e:	dd33      	ble.n	80162d8 <_dtoa_r+0x940>
 8016270:	f8cd 8010 	str.w	r8, [sp, #16]
 8016274:	9b04      	ldr	r3, [sp, #16]
 8016276:	b963      	cbnz	r3, 8016292 <_dtoa_r+0x8fa>
 8016278:	4631      	mov	r1, r6
 801627a:	2205      	movs	r2, #5
 801627c:	4620      	mov	r0, r4
 801627e:	f000 fa88 	bl	8016792 <__multadd>
 8016282:	4601      	mov	r1, r0
 8016284:	4606      	mov	r6, r0
 8016286:	4658      	mov	r0, fp
 8016288:	f000 fc4c 	bl	8016b24 <__mcmp>
 801628c:	2800      	cmp	r0, #0
 801628e:	f73f add3 	bgt.w	8015e38 <_dtoa_r+0x4a0>
 8016292:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 8016294:	9d06      	ldr	r5, [sp, #24]
 8016296:	ea6f 0a03 	mvn.w	sl, r3
 801629a:	f04f 0900 	mov.w	r9, #0
 801629e:	4631      	mov	r1, r6
 80162a0:	4620      	mov	r0, r4
 80162a2:	f000 fa5f 	bl	8016764 <_Bfree>
 80162a6:	2f00      	cmp	r7, #0
 80162a8:	f43f aebd 	beq.w	8016026 <_dtoa_r+0x68e>
 80162ac:	f1b9 0f00 	cmp.w	r9, #0
 80162b0:	d005      	beq.n	80162be <_dtoa_r+0x926>
 80162b2:	45b9      	cmp	r9, r7
 80162b4:	d003      	beq.n	80162be <_dtoa_r+0x926>
 80162b6:	4649      	mov	r1, r9
 80162b8:	4620      	mov	r0, r4
 80162ba:	f000 fa53 	bl	8016764 <_Bfree>
 80162be:	4639      	mov	r1, r7
 80162c0:	4620      	mov	r0, r4
 80162c2:	f000 fa4f 	bl	8016764 <_Bfree>
 80162c6:	e6ae      	b.n	8016026 <_dtoa_r+0x68e>
 80162c8:	2600      	movs	r6, #0
 80162ca:	4637      	mov	r7, r6
 80162cc:	e7e1      	b.n	8016292 <_dtoa_r+0x8fa>
 80162ce:	46ba      	mov	sl, r7
 80162d0:	4637      	mov	r7, r6
 80162d2:	e5b1      	b.n	8015e38 <_dtoa_r+0x4a0>
 80162d4:	40240000 	.word	0x40240000
 80162d8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80162da:	f8cd 8010 	str.w	r8, [sp, #16]
 80162de:	2b00      	cmp	r3, #0
 80162e0:	f000 80f3 	beq.w	80164ca <_dtoa_r+0xb32>
 80162e4:	2d00      	cmp	r5, #0
 80162e6:	dd05      	ble.n	80162f4 <_dtoa_r+0x95c>
 80162e8:	4639      	mov	r1, r7
 80162ea:	462a      	mov	r2, r5
 80162ec:	4620      	mov	r0, r4
 80162ee:	f000 fbc5 	bl	8016a7c <__lshift>
 80162f2:	4607      	mov	r7, r0
 80162f4:	9b08      	ldr	r3, [sp, #32]
 80162f6:	2b00      	cmp	r3, #0
 80162f8:	d04c      	beq.n	8016394 <_dtoa_r+0x9fc>
 80162fa:	6879      	ldr	r1, [r7, #4]
 80162fc:	4620      	mov	r0, r4
 80162fe:	f000 f9fd 	bl	80166fc <_Balloc>
 8016302:	4605      	mov	r5, r0
 8016304:	693a      	ldr	r2, [r7, #16]
 8016306:	f107 010c 	add.w	r1, r7, #12
 801630a:	3202      	adds	r2, #2
 801630c:	0092      	lsls	r2, r2, #2
 801630e:	300c      	adds	r0, #12
 8016310:	f7fe fcbd 	bl	8014c8e <memcpy>
 8016314:	2201      	movs	r2, #1
 8016316:	4629      	mov	r1, r5
 8016318:	4620      	mov	r0, r4
 801631a:	f000 fbaf 	bl	8016a7c <__lshift>
 801631e:	46b9      	mov	r9, r7
 8016320:	4607      	mov	r7, r0
 8016322:	9b06      	ldr	r3, [sp, #24]
 8016324:	9307      	str	r3, [sp, #28]
 8016326:	9b02      	ldr	r3, [sp, #8]
 8016328:	f003 0301 	and.w	r3, r3, #1
 801632c:	9308      	str	r3, [sp, #32]
 801632e:	4631      	mov	r1, r6
 8016330:	4658      	mov	r0, fp
 8016332:	f7ff faa1 	bl	8015878 <quorem>
 8016336:	4649      	mov	r1, r9
 8016338:	4605      	mov	r5, r0
 801633a:	f100 0830 	add.w	r8, r0, #48	; 0x30
 801633e:	4658      	mov	r0, fp
 8016340:	f000 fbf0 	bl	8016b24 <__mcmp>
 8016344:	463a      	mov	r2, r7
 8016346:	9002      	str	r0, [sp, #8]
 8016348:	4631      	mov	r1, r6
 801634a:	4620      	mov	r0, r4
 801634c:	f000 fc04 	bl	8016b58 <__mdiff>
 8016350:	68c3      	ldr	r3, [r0, #12]
 8016352:	4602      	mov	r2, r0
 8016354:	bb03      	cbnz	r3, 8016398 <_dtoa_r+0xa00>
 8016356:	4601      	mov	r1, r0
 8016358:	9009      	str	r0, [sp, #36]	; 0x24
 801635a:	4658      	mov	r0, fp
 801635c:	f000 fbe2 	bl	8016b24 <__mcmp>
 8016360:	4603      	mov	r3, r0
 8016362:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8016364:	4611      	mov	r1, r2
 8016366:	4620      	mov	r0, r4
 8016368:	9309      	str	r3, [sp, #36]	; 0x24
 801636a:	f000 f9fb 	bl	8016764 <_Bfree>
 801636e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8016370:	b9a3      	cbnz	r3, 801639c <_dtoa_r+0xa04>
 8016372:	9a1e      	ldr	r2, [sp, #120]	; 0x78
 8016374:	b992      	cbnz	r2, 801639c <_dtoa_r+0xa04>
 8016376:	9a08      	ldr	r2, [sp, #32]
 8016378:	b982      	cbnz	r2, 801639c <_dtoa_r+0xa04>
 801637a:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 801637e:	d029      	beq.n	80163d4 <_dtoa_r+0xa3c>
 8016380:	9b02      	ldr	r3, [sp, #8]
 8016382:	2b00      	cmp	r3, #0
 8016384:	dd01      	ble.n	801638a <_dtoa_r+0x9f2>
 8016386:	f105 0831 	add.w	r8, r5, #49	; 0x31
 801638a:	9b07      	ldr	r3, [sp, #28]
 801638c:	1c5d      	adds	r5, r3, #1
 801638e:	f883 8000 	strb.w	r8, [r3]
 8016392:	e784      	b.n	801629e <_dtoa_r+0x906>
 8016394:	4638      	mov	r0, r7
 8016396:	e7c2      	b.n	801631e <_dtoa_r+0x986>
 8016398:	2301      	movs	r3, #1
 801639a:	e7e3      	b.n	8016364 <_dtoa_r+0x9cc>
 801639c:	9a02      	ldr	r2, [sp, #8]
 801639e:	2a00      	cmp	r2, #0
 80163a0:	db04      	blt.n	80163ac <_dtoa_r+0xa14>
 80163a2:	d123      	bne.n	80163ec <_dtoa_r+0xa54>
 80163a4:	9a1e      	ldr	r2, [sp, #120]	; 0x78
 80163a6:	bb0a      	cbnz	r2, 80163ec <_dtoa_r+0xa54>
 80163a8:	9a08      	ldr	r2, [sp, #32]
 80163aa:	b9fa      	cbnz	r2, 80163ec <_dtoa_r+0xa54>
 80163ac:	2b00      	cmp	r3, #0
 80163ae:	ddec      	ble.n	801638a <_dtoa_r+0x9f2>
 80163b0:	4659      	mov	r1, fp
 80163b2:	2201      	movs	r2, #1
 80163b4:	4620      	mov	r0, r4
 80163b6:	f000 fb61 	bl	8016a7c <__lshift>
 80163ba:	4631      	mov	r1, r6
 80163bc:	4683      	mov	fp, r0
 80163be:	f000 fbb1 	bl	8016b24 <__mcmp>
 80163c2:	2800      	cmp	r0, #0
 80163c4:	dc03      	bgt.n	80163ce <_dtoa_r+0xa36>
 80163c6:	d1e0      	bne.n	801638a <_dtoa_r+0x9f2>
 80163c8:	f018 0f01 	tst.w	r8, #1
 80163cc:	d0dd      	beq.n	801638a <_dtoa_r+0x9f2>
 80163ce:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 80163d2:	d1d8      	bne.n	8016386 <_dtoa_r+0x9ee>
 80163d4:	9b07      	ldr	r3, [sp, #28]
 80163d6:	9a07      	ldr	r2, [sp, #28]
 80163d8:	1c5d      	adds	r5, r3, #1
 80163da:	2339      	movs	r3, #57	; 0x39
 80163dc:	7013      	strb	r3, [r2, #0]
 80163de:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 80163e2:	1e6a      	subs	r2, r5, #1
 80163e4:	2b39      	cmp	r3, #57	; 0x39
 80163e6:	d04d      	beq.n	8016484 <_dtoa_r+0xaec>
 80163e8:	3301      	adds	r3, #1
 80163ea:	e052      	b.n	8016492 <_dtoa_r+0xafa>
 80163ec:	9a07      	ldr	r2, [sp, #28]
 80163ee:	2b00      	cmp	r3, #0
 80163f0:	f102 0501 	add.w	r5, r2, #1
 80163f4:	dd06      	ble.n	8016404 <_dtoa_r+0xa6c>
 80163f6:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 80163fa:	d0eb      	beq.n	80163d4 <_dtoa_r+0xa3c>
 80163fc:	f108 0801 	add.w	r8, r8, #1
 8016400:	9b07      	ldr	r3, [sp, #28]
 8016402:	e7c4      	b.n	801638e <_dtoa_r+0x9f6>
 8016404:	9b06      	ldr	r3, [sp, #24]
 8016406:	9a04      	ldr	r2, [sp, #16]
 8016408:	1aeb      	subs	r3, r5, r3
 801640a:	4293      	cmp	r3, r2
 801640c:	f805 8c01 	strb.w	r8, [r5, #-1]
 8016410:	d021      	beq.n	8016456 <_dtoa_r+0xabe>
 8016412:	4659      	mov	r1, fp
 8016414:	2300      	movs	r3, #0
 8016416:	220a      	movs	r2, #10
 8016418:	4620      	mov	r0, r4
 801641a:	f000 f9ba 	bl	8016792 <__multadd>
 801641e:	45b9      	cmp	r9, r7
 8016420:	4683      	mov	fp, r0
 8016422:	f04f 0300 	mov.w	r3, #0
 8016426:	f04f 020a 	mov.w	r2, #10
 801642a:	4649      	mov	r1, r9
 801642c:	4620      	mov	r0, r4
 801642e:	d105      	bne.n	801643c <_dtoa_r+0xaa4>
 8016430:	f000 f9af 	bl	8016792 <__multadd>
 8016434:	4681      	mov	r9, r0
 8016436:	4607      	mov	r7, r0
 8016438:	9507      	str	r5, [sp, #28]
 801643a:	e778      	b.n	801632e <_dtoa_r+0x996>
 801643c:	f000 f9a9 	bl	8016792 <__multadd>
 8016440:	4639      	mov	r1, r7
 8016442:	4681      	mov	r9, r0
 8016444:	2300      	movs	r3, #0
 8016446:	220a      	movs	r2, #10
 8016448:	4620      	mov	r0, r4
 801644a:	f000 f9a2 	bl	8016792 <__multadd>
 801644e:	4607      	mov	r7, r0
 8016450:	e7f2      	b.n	8016438 <_dtoa_r+0xaa0>
 8016452:	f04f 0900 	mov.w	r9, #0
 8016456:	4659      	mov	r1, fp
 8016458:	2201      	movs	r2, #1
 801645a:	4620      	mov	r0, r4
 801645c:	f000 fb0e 	bl	8016a7c <__lshift>
 8016460:	4631      	mov	r1, r6
 8016462:	4683      	mov	fp, r0
 8016464:	f000 fb5e 	bl	8016b24 <__mcmp>
 8016468:	2800      	cmp	r0, #0
 801646a:	dcb8      	bgt.n	80163de <_dtoa_r+0xa46>
 801646c:	d102      	bne.n	8016474 <_dtoa_r+0xadc>
 801646e:	f018 0f01 	tst.w	r8, #1
 8016472:	d1b4      	bne.n	80163de <_dtoa_r+0xa46>
 8016474:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8016478:	1e6a      	subs	r2, r5, #1
 801647a:	2b30      	cmp	r3, #48	; 0x30
 801647c:	f47f af0f 	bne.w	801629e <_dtoa_r+0x906>
 8016480:	4615      	mov	r5, r2
 8016482:	e7f7      	b.n	8016474 <_dtoa_r+0xadc>
 8016484:	9b06      	ldr	r3, [sp, #24]
 8016486:	4293      	cmp	r3, r2
 8016488:	d105      	bne.n	8016496 <_dtoa_r+0xafe>
 801648a:	2331      	movs	r3, #49	; 0x31
 801648c:	9a06      	ldr	r2, [sp, #24]
 801648e:	f10a 0a01 	add.w	sl, sl, #1
 8016492:	7013      	strb	r3, [r2, #0]
 8016494:	e703      	b.n	801629e <_dtoa_r+0x906>
 8016496:	4615      	mov	r5, r2
 8016498:	e7a1      	b.n	80163de <_dtoa_r+0xa46>
 801649a:	4b17      	ldr	r3, [pc, #92]	; (80164f8 <_dtoa_r+0xb60>)
 801649c:	f7ff bae1 	b.w	8015a62 <_dtoa_r+0xca>
 80164a0:	9b22      	ldr	r3, [sp, #136]	; 0x88
 80164a2:	2b00      	cmp	r3, #0
 80164a4:	f47f aabb 	bne.w	8015a1e <_dtoa_r+0x86>
 80164a8:	4b14      	ldr	r3, [pc, #80]	; (80164fc <_dtoa_r+0xb64>)
 80164aa:	f7ff bada 	b.w	8015a62 <_dtoa_r+0xca>
 80164ae:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 80164b0:	2b01      	cmp	r3, #1
 80164b2:	f77f ae3f 	ble.w	8016134 <_dtoa_r+0x79c>
 80164b6:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80164b8:	9308      	str	r3, [sp, #32]
 80164ba:	e653      	b.n	8016164 <_dtoa_r+0x7cc>
 80164bc:	9b04      	ldr	r3, [sp, #16]
 80164be:	2b00      	cmp	r3, #0
 80164c0:	dc03      	bgt.n	80164ca <_dtoa_r+0xb32>
 80164c2:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 80164c4:	2b02      	cmp	r3, #2
 80164c6:	f73f aed5 	bgt.w	8016274 <_dtoa_r+0x8dc>
 80164ca:	9d06      	ldr	r5, [sp, #24]
 80164cc:	4631      	mov	r1, r6
 80164ce:	4658      	mov	r0, fp
 80164d0:	f7ff f9d2 	bl	8015878 <quorem>
 80164d4:	9b06      	ldr	r3, [sp, #24]
 80164d6:	f100 0830 	add.w	r8, r0, #48	; 0x30
 80164da:	f805 8b01 	strb.w	r8, [r5], #1
 80164de:	9a04      	ldr	r2, [sp, #16]
 80164e0:	1aeb      	subs	r3, r5, r3
 80164e2:	429a      	cmp	r2, r3
 80164e4:	ddb5      	ble.n	8016452 <_dtoa_r+0xaba>
 80164e6:	4659      	mov	r1, fp
 80164e8:	2300      	movs	r3, #0
 80164ea:	220a      	movs	r2, #10
 80164ec:	4620      	mov	r0, r4
 80164ee:	f000 f950 	bl	8016792 <__multadd>
 80164f2:	4683      	mov	fp, r0
 80164f4:	e7ea      	b.n	80164cc <_dtoa_r+0xb34>
 80164f6:	bf00      	nop
 80164f8:	08018b9c 	.word	0x08018b9c
 80164fc:	08018bc0 	.word	0x08018bc0

08016500 <std>:
 8016500:	2300      	movs	r3, #0
 8016502:	b510      	push	{r4, lr}
 8016504:	4604      	mov	r4, r0
 8016506:	e9c0 3300 	strd	r3, r3, [r0]
 801650a:	6083      	str	r3, [r0, #8]
 801650c:	8181      	strh	r1, [r0, #12]
 801650e:	6643      	str	r3, [r0, #100]	; 0x64
 8016510:	81c2      	strh	r2, [r0, #14]
 8016512:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8016516:	6183      	str	r3, [r0, #24]
 8016518:	4619      	mov	r1, r3
 801651a:	2208      	movs	r2, #8
 801651c:	305c      	adds	r0, #92	; 0x5c
 801651e:	f7fe fbc1 	bl	8014ca4 <memset>
 8016522:	4b05      	ldr	r3, [pc, #20]	; (8016538 <std+0x38>)
 8016524:	6224      	str	r4, [r4, #32]
 8016526:	6263      	str	r3, [r4, #36]	; 0x24
 8016528:	4b04      	ldr	r3, [pc, #16]	; (801653c <std+0x3c>)
 801652a:	62a3      	str	r3, [r4, #40]	; 0x28
 801652c:	4b04      	ldr	r3, [pc, #16]	; (8016540 <std+0x40>)
 801652e:	62e3      	str	r3, [r4, #44]	; 0x2c
 8016530:	4b04      	ldr	r3, [pc, #16]	; (8016544 <std+0x44>)
 8016532:	6323      	str	r3, [r4, #48]	; 0x30
 8016534:	bd10      	pop	{r4, pc}
 8016536:	bf00      	nop
 8016538:	080171f1 	.word	0x080171f1
 801653c:	08017213 	.word	0x08017213
 8016540:	0801724b 	.word	0x0801724b
 8016544:	0801726f 	.word	0x0801726f

08016548 <_cleanup_r>:
 8016548:	4901      	ldr	r1, [pc, #4]	; (8016550 <_cleanup_r+0x8>)
 801654a:	f000 b885 	b.w	8016658 <_fwalk_reent>
 801654e:	bf00      	nop
 8016550:	08017565 	.word	0x08017565

08016554 <__sfmoreglue>:
 8016554:	b570      	push	{r4, r5, r6, lr}
 8016556:	2568      	movs	r5, #104	; 0x68
 8016558:	1e4a      	subs	r2, r1, #1
 801655a:	4355      	muls	r5, r2
 801655c:	460e      	mov	r6, r1
 801655e:	f105 0174 	add.w	r1, r5, #116	; 0x74
 8016562:	f7fe fbf3 	bl	8014d4c <_malloc_r>
 8016566:	4604      	mov	r4, r0
 8016568:	b140      	cbz	r0, 801657c <__sfmoreglue+0x28>
 801656a:	2100      	movs	r1, #0
 801656c:	e9c0 1600 	strd	r1, r6, [r0]
 8016570:	300c      	adds	r0, #12
 8016572:	60a0      	str	r0, [r4, #8]
 8016574:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8016578:	f7fe fb94 	bl	8014ca4 <memset>
 801657c:	4620      	mov	r0, r4
 801657e:	bd70      	pop	{r4, r5, r6, pc}

08016580 <__sinit>:
 8016580:	6983      	ldr	r3, [r0, #24]
 8016582:	b510      	push	{r4, lr}
 8016584:	4604      	mov	r4, r0
 8016586:	bb33      	cbnz	r3, 80165d6 <__sinit+0x56>
 8016588:	e9c0 3312 	strd	r3, r3, [r0, #72]	; 0x48
 801658c:	6503      	str	r3, [r0, #80]	; 0x50
 801658e:	4b12      	ldr	r3, [pc, #72]	; (80165d8 <__sinit+0x58>)
 8016590:	4a12      	ldr	r2, [pc, #72]	; (80165dc <__sinit+0x5c>)
 8016592:	681b      	ldr	r3, [r3, #0]
 8016594:	6282      	str	r2, [r0, #40]	; 0x28
 8016596:	4298      	cmp	r0, r3
 8016598:	bf04      	itt	eq
 801659a:	2301      	moveq	r3, #1
 801659c:	6183      	streq	r3, [r0, #24]
 801659e:	f000 f81f 	bl	80165e0 <__sfp>
 80165a2:	6060      	str	r0, [r4, #4]
 80165a4:	4620      	mov	r0, r4
 80165a6:	f000 f81b 	bl	80165e0 <__sfp>
 80165aa:	60a0      	str	r0, [r4, #8]
 80165ac:	4620      	mov	r0, r4
 80165ae:	f000 f817 	bl	80165e0 <__sfp>
 80165b2:	2200      	movs	r2, #0
 80165b4:	60e0      	str	r0, [r4, #12]
 80165b6:	2104      	movs	r1, #4
 80165b8:	6860      	ldr	r0, [r4, #4]
 80165ba:	f7ff ffa1 	bl	8016500 <std>
 80165be:	2201      	movs	r2, #1
 80165c0:	2109      	movs	r1, #9
 80165c2:	68a0      	ldr	r0, [r4, #8]
 80165c4:	f7ff ff9c 	bl	8016500 <std>
 80165c8:	2202      	movs	r2, #2
 80165ca:	2112      	movs	r1, #18
 80165cc:	68e0      	ldr	r0, [r4, #12]
 80165ce:	f7ff ff97 	bl	8016500 <std>
 80165d2:	2301      	movs	r3, #1
 80165d4:	61a3      	str	r3, [r4, #24]
 80165d6:	bd10      	pop	{r4, pc}
 80165d8:	08018b88 	.word	0x08018b88
 80165dc:	08016549 	.word	0x08016549

080165e0 <__sfp>:
 80165e0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80165e2:	4b1b      	ldr	r3, [pc, #108]	; (8016650 <__sfp+0x70>)
 80165e4:	4607      	mov	r7, r0
 80165e6:	681e      	ldr	r6, [r3, #0]
 80165e8:	69b3      	ldr	r3, [r6, #24]
 80165ea:	b913      	cbnz	r3, 80165f2 <__sfp+0x12>
 80165ec:	4630      	mov	r0, r6
 80165ee:	f7ff ffc7 	bl	8016580 <__sinit>
 80165f2:	3648      	adds	r6, #72	; 0x48
 80165f4:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 80165f8:	3b01      	subs	r3, #1
 80165fa:	d503      	bpl.n	8016604 <__sfp+0x24>
 80165fc:	6833      	ldr	r3, [r6, #0]
 80165fe:	b133      	cbz	r3, 801660e <__sfp+0x2e>
 8016600:	6836      	ldr	r6, [r6, #0]
 8016602:	e7f7      	b.n	80165f4 <__sfp+0x14>
 8016604:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8016608:	b16d      	cbz	r5, 8016626 <__sfp+0x46>
 801660a:	3468      	adds	r4, #104	; 0x68
 801660c:	e7f4      	b.n	80165f8 <__sfp+0x18>
 801660e:	2104      	movs	r1, #4
 8016610:	4638      	mov	r0, r7
 8016612:	f7ff ff9f 	bl	8016554 <__sfmoreglue>
 8016616:	6030      	str	r0, [r6, #0]
 8016618:	2800      	cmp	r0, #0
 801661a:	d1f1      	bne.n	8016600 <__sfp+0x20>
 801661c:	230c      	movs	r3, #12
 801661e:	4604      	mov	r4, r0
 8016620:	603b      	str	r3, [r7, #0]
 8016622:	4620      	mov	r0, r4
 8016624:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8016626:	4b0b      	ldr	r3, [pc, #44]	; (8016654 <__sfp+0x74>)
 8016628:	6665      	str	r5, [r4, #100]	; 0x64
 801662a:	e9c4 5500 	strd	r5, r5, [r4]
 801662e:	60a5      	str	r5, [r4, #8]
 8016630:	e9c4 3503 	strd	r3, r5, [r4, #12]
 8016634:	e9c4 5505 	strd	r5, r5, [r4, #20]
 8016638:	2208      	movs	r2, #8
 801663a:	4629      	mov	r1, r5
 801663c:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8016640:	f7fe fb30 	bl	8014ca4 <memset>
 8016644:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8016648:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 801664c:	e7e9      	b.n	8016622 <__sfp+0x42>
 801664e:	bf00      	nop
 8016650:	08018b88 	.word	0x08018b88
 8016654:	ffff0001 	.word	0xffff0001

08016658 <_fwalk_reent>:
 8016658:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 801665c:	4680      	mov	r8, r0
 801665e:	4689      	mov	r9, r1
 8016660:	2600      	movs	r6, #0
 8016662:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8016666:	b914      	cbnz	r4, 801666e <_fwalk_reent+0x16>
 8016668:	4630      	mov	r0, r6
 801666a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801666e:	e9d4 7501 	ldrd	r7, r5, [r4, #4]
 8016672:	3f01      	subs	r7, #1
 8016674:	d501      	bpl.n	801667a <_fwalk_reent+0x22>
 8016676:	6824      	ldr	r4, [r4, #0]
 8016678:	e7f5      	b.n	8016666 <_fwalk_reent+0xe>
 801667a:	89ab      	ldrh	r3, [r5, #12]
 801667c:	2b01      	cmp	r3, #1
 801667e:	d907      	bls.n	8016690 <_fwalk_reent+0x38>
 8016680:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8016684:	3301      	adds	r3, #1
 8016686:	d003      	beq.n	8016690 <_fwalk_reent+0x38>
 8016688:	4629      	mov	r1, r5
 801668a:	4640      	mov	r0, r8
 801668c:	47c8      	blx	r9
 801668e:	4306      	orrs	r6, r0
 8016690:	3568      	adds	r5, #104	; 0x68
 8016692:	e7ee      	b.n	8016672 <_fwalk_reent+0x1a>

08016694 <__locale_ctype_ptr_l>:
 8016694:	f8d0 00ec 	ldr.w	r0, [r0, #236]	; 0xec
 8016698:	4770      	bx	lr
	...

0801669c <_localeconv_r>:
 801669c:	4b04      	ldr	r3, [pc, #16]	; (80166b0 <_localeconv_r+0x14>)
 801669e:	681b      	ldr	r3, [r3, #0]
 80166a0:	6a18      	ldr	r0, [r3, #32]
 80166a2:	4b04      	ldr	r3, [pc, #16]	; (80166b4 <_localeconv_r+0x18>)
 80166a4:	2800      	cmp	r0, #0
 80166a6:	bf08      	it	eq
 80166a8:	4618      	moveq	r0, r3
 80166aa:	30f0      	adds	r0, #240	; 0xf0
 80166ac:	4770      	bx	lr
 80166ae:	bf00      	nop
 80166b0:	20000298 	.word	0x20000298
 80166b4:	200002fc 	.word	0x200002fc

080166b8 <__ascii_mbtowc>:
 80166b8:	b082      	sub	sp, #8
 80166ba:	b901      	cbnz	r1, 80166be <__ascii_mbtowc+0x6>
 80166bc:	a901      	add	r1, sp, #4
 80166be:	b142      	cbz	r2, 80166d2 <__ascii_mbtowc+0x1a>
 80166c0:	b14b      	cbz	r3, 80166d6 <__ascii_mbtowc+0x1e>
 80166c2:	7813      	ldrb	r3, [r2, #0]
 80166c4:	600b      	str	r3, [r1, #0]
 80166c6:	7812      	ldrb	r2, [r2, #0]
 80166c8:	1c10      	adds	r0, r2, #0
 80166ca:	bf18      	it	ne
 80166cc:	2001      	movne	r0, #1
 80166ce:	b002      	add	sp, #8
 80166d0:	4770      	bx	lr
 80166d2:	4610      	mov	r0, r2
 80166d4:	e7fb      	b.n	80166ce <__ascii_mbtowc+0x16>
 80166d6:	f06f 0001 	mvn.w	r0, #1
 80166da:	e7f8      	b.n	80166ce <__ascii_mbtowc+0x16>

080166dc <memchr>:
 80166dc:	b510      	push	{r4, lr}
 80166de:	b2c9      	uxtb	r1, r1
 80166e0:	4402      	add	r2, r0
 80166e2:	4290      	cmp	r0, r2
 80166e4:	4603      	mov	r3, r0
 80166e6:	d101      	bne.n	80166ec <memchr+0x10>
 80166e8:	2300      	movs	r3, #0
 80166ea:	e003      	b.n	80166f4 <memchr+0x18>
 80166ec:	781c      	ldrb	r4, [r3, #0]
 80166ee:	3001      	adds	r0, #1
 80166f0:	428c      	cmp	r4, r1
 80166f2:	d1f6      	bne.n	80166e2 <memchr+0x6>
 80166f4:	4618      	mov	r0, r3
 80166f6:	bd10      	pop	{r4, pc}

080166f8 <__malloc_lock>:
 80166f8:	4770      	bx	lr

080166fa <__malloc_unlock>:
 80166fa:	4770      	bx	lr

080166fc <_Balloc>:
 80166fc:	b570      	push	{r4, r5, r6, lr}
 80166fe:	6a45      	ldr	r5, [r0, #36]	; 0x24
 8016700:	4604      	mov	r4, r0
 8016702:	460e      	mov	r6, r1
 8016704:	b93d      	cbnz	r5, 8016716 <_Balloc+0x1a>
 8016706:	2010      	movs	r0, #16
 8016708:	f7fe faa2 	bl	8014c50 <malloc>
 801670c:	6260      	str	r0, [r4, #36]	; 0x24
 801670e:	e9c0 5501 	strd	r5, r5, [r0, #4]
 8016712:	6005      	str	r5, [r0, #0]
 8016714:	60c5      	str	r5, [r0, #12]
 8016716:	6a65      	ldr	r5, [r4, #36]	; 0x24
 8016718:	68eb      	ldr	r3, [r5, #12]
 801671a:	b183      	cbz	r3, 801673e <_Balloc+0x42>
 801671c:	6a63      	ldr	r3, [r4, #36]	; 0x24
 801671e:	68db      	ldr	r3, [r3, #12]
 8016720:	f853 0026 	ldr.w	r0, [r3, r6, lsl #2]
 8016724:	b9b8      	cbnz	r0, 8016756 <_Balloc+0x5a>
 8016726:	2101      	movs	r1, #1
 8016728:	fa01 f506 	lsl.w	r5, r1, r6
 801672c:	1d6a      	adds	r2, r5, #5
 801672e:	0092      	lsls	r2, r2, #2
 8016730:	4620      	mov	r0, r4
 8016732:	f000 fabe 	bl	8016cb2 <_calloc_r>
 8016736:	b160      	cbz	r0, 8016752 <_Balloc+0x56>
 8016738:	e9c0 6501 	strd	r6, r5, [r0, #4]
 801673c:	e00e      	b.n	801675c <_Balloc+0x60>
 801673e:	2221      	movs	r2, #33	; 0x21
 8016740:	2104      	movs	r1, #4
 8016742:	4620      	mov	r0, r4
 8016744:	f000 fab5 	bl	8016cb2 <_calloc_r>
 8016748:	6a63      	ldr	r3, [r4, #36]	; 0x24
 801674a:	60e8      	str	r0, [r5, #12]
 801674c:	68db      	ldr	r3, [r3, #12]
 801674e:	2b00      	cmp	r3, #0
 8016750:	d1e4      	bne.n	801671c <_Balloc+0x20>
 8016752:	2000      	movs	r0, #0
 8016754:	bd70      	pop	{r4, r5, r6, pc}
 8016756:	6802      	ldr	r2, [r0, #0]
 8016758:	f843 2026 	str.w	r2, [r3, r6, lsl #2]
 801675c:	2300      	movs	r3, #0
 801675e:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8016762:	e7f7      	b.n	8016754 <_Balloc+0x58>

08016764 <_Bfree>:
 8016764:	b570      	push	{r4, r5, r6, lr}
 8016766:	6a44      	ldr	r4, [r0, #36]	; 0x24
 8016768:	4606      	mov	r6, r0
 801676a:	460d      	mov	r5, r1
 801676c:	b93c      	cbnz	r4, 801677e <_Bfree+0x1a>
 801676e:	2010      	movs	r0, #16
 8016770:	f7fe fa6e 	bl	8014c50 <malloc>
 8016774:	6270      	str	r0, [r6, #36]	; 0x24
 8016776:	e9c0 4401 	strd	r4, r4, [r0, #4]
 801677a:	6004      	str	r4, [r0, #0]
 801677c:	60c4      	str	r4, [r0, #12]
 801677e:	b13d      	cbz	r5, 8016790 <_Bfree+0x2c>
 8016780:	6a73      	ldr	r3, [r6, #36]	; 0x24
 8016782:	686a      	ldr	r2, [r5, #4]
 8016784:	68db      	ldr	r3, [r3, #12]
 8016786:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 801678a:	6029      	str	r1, [r5, #0]
 801678c:	f843 5022 	str.w	r5, [r3, r2, lsl #2]
 8016790:	bd70      	pop	{r4, r5, r6, pc}

08016792 <__multadd>:
 8016792:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8016796:	461f      	mov	r7, r3
 8016798:	4606      	mov	r6, r0
 801679a:	460c      	mov	r4, r1
 801679c:	2300      	movs	r3, #0
 801679e:	690d      	ldr	r5, [r1, #16]
 80167a0:	f101 0c14 	add.w	ip, r1, #20
 80167a4:	f8dc 0000 	ldr.w	r0, [ip]
 80167a8:	3301      	adds	r3, #1
 80167aa:	b281      	uxth	r1, r0
 80167ac:	fb02 7101 	mla	r1, r2, r1, r7
 80167b0:	0c00      	lsrs	r0, r0, #16
 80167b2:	0c0f      	lsrs	r7, r1, #16
 80167b4:	fb02 7000 	mla	r0, r2, r0, r7
 80167b8:	b289      	uxth	r1, r1
 80167ba:	eb01 4100 	add.w	r1, r1, r0, lsl #16
 80167be:	429d      	cmp	r5, r3
 80167c0:	ea4f 4710 	mov.w	r7, r0, lsr #16
 80167c4:	f84c 1b04 	str.w	r1, [ip], #4
 80167c8:	dcec      	bgt.n	80167a4 <__multadd+0x12>
 80167ca:	b1d7      	cbz	r7, 8016802 <__multadd+0x70>
 80167cc:	68a3      	ldr	r3, [r4, #8]
 80167ce:	42ab      	cmp	r3, r5
 80167d0:	dc12      	bgt.n	80167f8 <__multadd+0x66>
 80167d2:	6861      	ldr	r1, [r4, #4]
 80167d4:	4630      	mov	r0, r6
 80167d6:	3101      	adds	r1, #1
 80167d8:	f7ff ff90 	bl	80166fc <_Balloc>
 80167dc:	4680      	mov	r8, r0
 80167de:	6922      	ldr	r2, [r4, #16]
 80167e0:	f104 010c 	add.w	r1, r4, #12
 80167e4:	3202      	adds	r2, #2
 80167e6:	0092      	lsls	r2, r2, #2
 80167e8:	300c      	adds	r0, #12
 80167ea:	f7fe fa50 	bl	8014c8e <memcpy>
 80167ee:	4621      	mov	r1, r4
 80167f0:	4630      	mov	r0, r6
 80167f2:	f7ff ffb7 	bl	8016764 <_Bfree>
 80167f6:	4644      	mov	r4, r8
 80167f8:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 80167fc:	3501      	adds	r5, #1
 80167fe:	615f      	str	r7, [r3, #20]
 8016800:	6125      	str	r5, [r4, #16]
 8016802:	4620      	mov	r0, r4
 8016804:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

08016808 <__hi0bits>:
 8016808:	0c02      	lsrs	r2, r0, #16
 801680a:	0412      	lsls	r2, r2, #16
 801680c:	4603      	mov	r3, r0
 801680e:	b9b2      	cbnz	r2, 801683e <__hi0bits+0x36>
 8016810:	0403      	lsls	r3, r0, #16
 8016812:	2010      	movs	r0, #16
 8016814:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
 8016818:	bf04      	itt	eq
 801681a:	021b      	lsleq	r3, r3, #8
 801681c:	3008      	addeq	r0, #8
 801681e:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
 8016822:	bf04      	itt	eq
 8016824:	011b      	lsleq	r3, r3, #4
 8016826:	3004      	addeq	r0, #4
 8016828:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
 801682c:	bf04      	itt	eq
 801682e:	009b      	lsleq	r3, r3, #2
 8016830:	3002      	addeq	r0, #2
 8016832:	2b00      	cmp	r3, #0
 8016834:	db06      	blt.n	8016844 <__hi0bits+0x3c>
 8016836:	005b      	lsls	r3, r3, #1
 8016838:	d503      	bpl.n	8016842 <__hi0bits+0x3a>
 801683a:	3001      	adds	r0, #1
 801683c:	4770      	bx	lr
 801683e:	2000      	movs	r0, #0
 8016840:	e7e8      	b.n	8016814 <__hi0bits+0xc>
 8016842:	2020      	movs	r0, #32
 8016844:	4770      	bx	lr

08016846 <__lo0bits>:
 8016846:	6803      	ldr	r3, [r0, #0]
 8016848:	4601      	mov	r1, r0
 801684a:	f013 0207 	ands.w	r2, r3, #7
 801684e:	d00b      	beq.n	8016868 <__lo0bits+0x22>
 8016850:	07da      	lsls	r2, r3, #31
 8016852:	d423      	bmi.n	801689c <__lo0bits+0x56>
 8016854:	0798      	lsls	r0, r3, #30
 8016856:	bf49      	itett	mi
 8016858:	085b      	lsrmi	r3, r3, #1
 801685a:	089b      	lsrpl	r3, r3, #2
 801685c:	2001      	movmi	r0, #1
 801685e:	600b      	strmi	r3, [r1, #0]
 8016860:	bf5c      	itt	pl
 8016862:	600b      	strpl	r3, [r1, #0]
 8016864:	2002      	movpl	r0, #2
 8016866:	4770      	bx	lr
 8016868:	b298      	uxth	r0, r3
 801686a:	b9a8      	cbnz	r0, 8016898 <__lo0bits+0x52>
 801686c:	2010      	movs	r0, #16
 801686e:	0c1b      	lsrs	r3, r3, #16
 8016870:	f013 0fff 	tst.w	r3, #255	; 0xff
 8016874:	bf04      	itt	eq
 8016876:	0a1b      	lsreq	r3, r3, #8
 8016878:	3008      	addeq	r0, #8
 801687a:	071a      	lsls	r2, r3, #28
 801687c:	bf04      	itt	eq
 801687e:	091b      	lsreq	r3, r3, #4
 8016880:	3004      	addeq	r0, #4
 8016882:	079a      	lsls	r2, r3, #30
 8016884:	bf04      	itt	eq
 8016886:	089b      	lsreq	r3, r3, #2
 8016888:	3002      	addeq	r0, #2
 801688a:	07da      	lsls	r2, r3, #31
 801688c:	d402      	bmi.n	8016894 <__lo0bits+0x4e>
 801688e:	085b      	lsrs	r3, r3, #1
 8016890:	d006      	beq.n	80168a0 <__lo0bits+0x5a>
 8016892:	3001      	adds	r0, #1
 8016894:	600b      	str	r3, [r1, #0]
 8016896:	4770      	bx	lr
 8016898:	4610      	mov	r0, r2
 801689a:	e7e9      	b.n	8016870 <__lo0bits+0x2a>
 801689c:	2000      	movs	r0, #0
 801689e:	4770      	bx	lr
 80168a0:	2020      	movs	r0, #32
 80168a2:	4770      	bx	lr

080168a4 <__i2b>:
 80168a4:	b510      	push	{r4, lr}
 80168a6:	460c      	mov	r4, r1
 80168a8:	2101      	movs	r1, #1
 80168aa:	f7ff ff27 	bl	80166fc <_Balloc>
 80168ae:	2201      	movs	r2, #1
 80168b0:	6144      	str	r4, [r0, #20]
 80168b2:	6102      	str	r2, [r0, #16]
 80168b4:	bd10      	pop	{r4, pc}

080168b6 <__multiply>:
 80168b6:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80168ba:	4614      	mov	r4, r2
 80168bc:	690a      	ldr	r2, [r1, #16]
 80168be:	6923      	ldr	r3, [r4, #16]
 80168c0:	4688      	mov	r8, r1
 80168c2:	429a      	cmp	r2, r3
 80168c4:	bfbe      	ittt	lt
 80168c6:	460b      	movlt	r3, r1
 80168c8:	46a0      	movlt	r8, r4
 80168ca:	461c      	movlt	r4, r3
 80168cc:	f8d8 7010 	ldr.w	r7, [r8, #16]
 80168d0:	f8d4 9010 	ldr.w	r9, [r4, #16]
 80168d4:	f8d8 3008 	ldr.w	r3, [r8, #8]
 80168d8:	f8d8 1004 	ldr.w	r1, [r8, #4]
 80168dc:	eb07 0609 	add.w	r6, r7, r9
 80168e0:	42b3      	cmp	r3, r6
 80168e2:	bfb8      	it	lt
 80168e4:	3101      	addlt	r1, #1
 80168e6:	f7ff ff09 	bl	80166fc <_Balloc>
 80168ea:	f100 0514 	add.w	r5, r0, #20
 80168ee:	462b      	mov	r3, r5
 80168f0:	2200      	movs	r2, #0
 80168f2:	eb05 0e86 	add.w	lr, r5, r6, lsl #2
 80168f6:	4573      	cmp	r3, lr
 80168f8:	d316      	bcc.n	8016928 <__multiply+0x72>
 80168fa:	f104 0214 	add.w	r2, r4, #20
 80168fe:	f108 0114 	add.w	r1, r8, #20
 8016902:	eb02 0389 	add.w	r3, r2, r9, lsl #2
 8016906:	eb01 0787 	add.w	r7, r1, r7, lsl #2
 801690a:	9300      	str	r3, [sp, #0]
 801690c:	9b00      	ldr	r3, [sp, #0]
 801690e:	9201      	str	r2, [sp, #4]
 8016910:	4293      	cmp	r3, r2
 8016912:	d80c      	bhi.n	801692e <__multiply+0x78>
 8016914:	2e00      	cmp	r6, #0
 8016916:	dd03      	ble.n	8016920 <__multiply+0x6a>
 8016918:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 801691c:	2b00      	cmp	r3, #0
 801691e:	d05d      	beq.n	80169dc <__multiply+0x126>
 8016920:	6106      	str	r6, [r0, #16]
 8016922:	b003      	add	sp, #12
 8016924:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8016928:	f843 2b04 	str.w	r2, [r3], #4
 801692c:	e7e3      	b.n	80168f6 <__multiply+0x40>
 801692e:	f8b2 b000 	ldrh.w	fp, [r2]
 8016932:	f1bb 0f00 	cmp.w	fp, #0
 8016936:	d023      	beq.n	8016980 <__multiply+0xca>
 8016938:	4689      	mov	r9, r1
 801693a:	46ac      	mov	ip, r5
 801693c:	f04f 0800 	mov.w	r8, #0
 8016940:	f859 4b04 	ldr.w	r4, [r9], #4
 8016944:	f8dc a000 	ldr.w	sl, [ip]
 8016948:	b2a3      	uxth	r3, r4
 801694a:	fa1f fa8a 	uxth.w	sl, sl
 801694e:	fb0b a303 	mla	r3, fp, r3, sl
 8016952:	ea4f 4a14 	mov.w	sl, r4, lsr #16
 8016956:	f8dc 4000 	ldr.w	r4, [ip]
 801695a:	4443      	add	r3, r8
 801695c:	ea4f 4814 	mov.w	r8, r4, lsr #16
 8016960:	fb0b 840a 	mla	r4, fp, sl, r8
 8016964:	46e2      	mov	sl, ip
 8016966:	eb04 4413 	add.w	r4, r4, r3, lsr #16
 801696a:	b29b      	uxth	r3, r3
 801696c:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8016970:	454f      	cmp	r7, r9
 8016972:	ea4f 4814 	mov.w	r8, r4, lsr #16
 8016976:	f84a 3b04 	str.w	r3, [sl], #4
 801697a:	d82b      	bhi.n	80169d4 <__multiply+0x11e>
 801697c:	f8cc 8004 	str.w	r8, [ip, #4]
 8016980:	9b01      	ldr	r3, [sp, #4]
 8016982:	3204      	adds	r2, #4
 8016984:	f8b3 a002 	ldrh.w	sl, [r3, #2]
 8016988:	f1ba 0f00 	cmp.w	sl, #0
 801698c:	d020      	beq.n	80169d0 <__multiply+0x11a>
 801698e:	4689      	mov	r9, r1
 8016990:	46a8      	mov	r8, r5
 8016992:	f04f 0b00 	mov.w	fp, #0
 8016996:	682b      	ldr	r3, [r5, #0]
 8016998:	f8b9 c000 	ldrh.w	ip, [r9]
 801699c:	f8b8 4002 	ldrh.w	r4, [r8, #2]
 80169a0:	b29b      	uxth	r3, r3
 80169a2:	fb0a 440c 	mla	r4, sl, ip, r4
 80169a6:	46c4      	mov	ip, r8
 80169a8:	445c      	add	r4, fp
 80169aa:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 80169ae:	f84c 3b04 	str.w	r3, [ip], #4
 80169b2:	f859 3b04 	ldr.w	r3, [r9], #4
 80169b6:	f8b8 b004 	ldrh.w	fp, [r8, #4]
 80169ba:	0c1b      	lsrs	r3, r3, #16
 80169bc:	fb0a b303 	mla	r3, sl, r3, fp
 80169c0:	454f      	cmp	r7, r9
 80169c2:	eb03 4314 	add.w	r3, r3, r4, lsr #16
 80169c6:	ea4f 4b13 	mov.w	fp, r3, lsr #16
 80169ca:	d805      	bhi.n	80169d8 <__multiply+0x122>
 80169cc:	f8c8 3004 	str.w	r3, [r8, #4]
 80169d0:	3504      	adds	r5, #4
 80169d2:	e79b      	b.n	801690c <__multiply+0x56>
 80169d4:	46d4      	mov	ip, sl
 80169d6:	e7b3      	b.n	8016940 <__multiply+0x8a>
 80169d8:	46e0      	mov	r8, ip
 80169da:	e7dd      	b.n	8016998 <__multiply+0xe2>
 80169dc:	3e01      	subs	r6, #1
 80169de:	e799      	b.n	8016914 <__multiply+0x5e>

080169e0 <__pow5mult>:
 80169e0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80169e4:	4615      	mov	r5, r2
 80169e6:	f012 0203 	ands.w	r2, r2, #3
 80169ea:	4606      	mov	r6, r0
 80169ec:	460f      	mov	r7, r1
 80169ee:	d007      	beq.n	8016a00 <__pow5mult+0x20>
 80169f0:	4c21      	ldr	r4, [pc, #132]	; (8016a78 <__pow5mult+0x98>)
 80169f2:	3a01      	subs	r2, #1
 80169f4:	2300      	movs	r3, #0
 80169f6:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 80169fa:	f7ff feca 	bl	8016792 <__multadd>
 80169fe:	4607      	mov	r7, r0
 8016a00:	10ad      	asrs	r5, r5, #2
 8016a02:	d035      	beq.n	8016a70 <__pow5mult+0x90>
 8016a04:	6a74      	ldr	r4, [r6, #36]	; 0x24
 8016a06:	b93c      	cbnz	r4, 8016a18 <__pow5mult+0x38>
 8016a08:	2010      	movs	r0, #16
 8016a0a:	f7fe f921 	bl	8014c50 <malloc>
 8016a0e:	6270      	str	r0, [r6, #36]	; 0x24
 8016a10:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8016a14:	6004      	str	r4, [r0, #0]
 8016a16:	60c4      	str	r4, [r0, #12]
 8016a18:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 8016a1c:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8016a20:	b94c      	cbnz	r4, 8016a36 <__pow5mult+0x56>
 8016a22:	f240 2171 	movw	r1, #625	; 0x271
 8016a26:	4630      	mov	r0, r6
 8016a28:	f7ff ff3c 	bl	80168a4 <__i2b>
 8016a2c:	2300      	movs	r3, #0
 8016a2e:	4604      	mov	r4, r0
 8016a30:	f8c8 0008 	str.w	r0, [r8, #8]
 8016a34:	6003      	str	r3, [r0, #0]
 8016a36:	f04f 0800 	mov.w	r8, #0
 8016a3a:	07eb      	lsls	r3, r5, #31
 8016a3c:	d50a      	bpl.n	8016a54 <__pow5mult+0x74>
 8016a3e:	4639      	mov	r1, r7
 8016a40:	4622      	mov	r2, r4
 8016a42:	4630      	mov	r0, r6
 8016a44:	f7ff ff37 	bl	80168b6 <__multiply>
 8016a48:	4681      	mov	r9, r0
 8016a4a:	4639      	mov	r1, r7
 8016a4c:	4630      	mov	r0, r6
 8016a4e:	f7ff fe89 	bl	8016764 <_Bfree>
 8016a52:	464f      	mov	r7, r9
 8016a54:	106d      	asrs	r5, r5, #1
 8016a56:	d00b      	beq.n	8016a70 <__pow5mult+0x90>
 8016a58:	6820      	ldr	r0, [r4, #0]
 8016a5a:	b938      	cbnz	r0, 8016a6c <__pow5mult+0x8c>
 8016a5c:	4622      	mov	r2, r4
 8016a5e:	4621      	mov	r1, r4
 8016a60:	4630      	mov	r0, r6
 8016a62:	f7ff ff28 	bl	80168b6 <__multiply>
 8016a66:	6020      	str	r0, [r4, #0]
 8016a68:	f8c0 8000 	str.w	r8, [r0]
 8016a6c:	4604      	mov	r4, r0
 8016a6e:	e7e4      	b.n	8016a3a <__pow5mult+0x5a>
 8016a70:	4638      	mov	r0, r7
 8016a72:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8016a76:	bf00      	nop
 8016a78:	08018d30 	.word	0x08018d30

08016a7c <__lshift>:
 8016a7c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8016a80:	460c      	mov	r4, r1
 8016a82:	4607      	mov	r7, r0
 8016a84:	4616      	mov	r6, r2
 8016a86:	6923      	ldr	r3, [r4, #16]
 8016a88:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8016a8c:	eb0a 0903 	add.w	r9, sl, r3
 8016a90:	6849      	ldr	r1, [r1, #4]
 8016a92:	68a3      	ldr	r3, [r4, #8]
 8016a94:	f109 0501 	add.w	r5, r9, #1
 8016a98:	42ab      	cmp	r3, r5
 8016a9a:	db32      	blt.n	8016b02 <__lshift+0x86>
 8016a9c:	4638      	mov	r0, r7
 8016a9e:	f7ff fe2d 	bl	80166fc <_Balloc>
 8016aa2:	2300      	movs	r3, #0
 8016aa4:	4680      	mov	r8, r0
 8016aa6:	461a      	mov	r2, r3
 8016aa8:	f100 0114 	add.w	r1, r0, #20
 8016aac:	4553      	cmp	r3, sl
 8016aae:	db2b      	blt.n	8016b08 <__lshift+0x8c>
 8016ab0:	6920      	ldr	r0, [r4, #16]
 8016ab2:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8016ab6:	f104 0314 	add.w	r3, r4, #20
 8016aba:	f016 021f 	ands.w	r2, r6, #31
 8016abe:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8016ac2:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8016ac6:	d025      	beq.n	8016b14 <__lshift+0x98>
 8016ac8:	2000      	movs	r0, #0
 8016aca:	f1c2 0e20 	rsb	lr, r2, #32
 8016ace:	468a      	mov	sl, r1
 8016ad0:	681e      	ldr	r6, [r3, #0]
 8016ad2:	4096      	lsls	r6, r2
 8016ad4:	4330      	orrs	r0, r6
 8016ad6:	f84a 0b04 	str.w	r0, [sl], #4
 8016ada:	f853 0b04 	ldr.w	r0, [r3], #4
 8016ade:	459c      	cmp	ip, r3
 8016ae0:	fa20 f00e 	lsr.w	r0, r0, lr
 8016ae4:	d814      	bhi.n	8016b10 <__lshift+0x94>
 8016ae6:	6048      	str	r0, [r1, #4]
 8016ae8:	b108      	cbz	r0, 8016aee <__lshift+0x72>
 8016aea:	f109 0502 	add.w	r5, r9, #2
 8016aee:	3d01      	subs	r5, #1
 8016af0:	4638      	mov	r0, r7
 8016af2:	f8c8 5010 	str.w	r5, [r8, #16]
 8016af6:	4621      	mov	r1, r4
 8016af8:	f7ff fe34 	bl	8016764 <_Bfree>
 8016afc:	4640      	mov	r0, r8
 8016afe:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8016b02:	3101      	adds	r1, #1
 8016b04:	005b      	lsls	r3, r3, #1
 8016b06:	e7c7      	b.n	8016a98 <__lshift+0x1c>
 8016b08:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
 8016b0c:	3301      	adds	r3, #1
 8016b0e:	e7cd      	b.n	8016aac <__lshift+0x30>
 8016b10:	4651      	mov	r1, sl
 8016b12:	e7dc      	b.n	8016ace <__lshift+0x52>
 8016b14:	3904      	subs	r1, #4
 8016b16:	f853 2b04 	ldr.w	r2, [r3], #4
 8016b1a:	459c      	cmp	ip, r3
 8016b1c:	f841 2f04 	str.w	r2, [r1, #4]!
 8016b20:	d8f9      	bhi.n	8016b16 <__lshift+0x9a>
 8016b22:	e7e4      	b.n	8016aee <__lshift+0x72>

08016b24 <__mcmp>:
 8016b24:	6903      	ldr	r3, [r0, #16]
 8016b26:	690a      	ldr	r2, [r1, #16]
 8016b28:	b530      	push	{r4, r5, lr}
 8016b2a:	1a9b      	subs	r3, r3, r2
 8016b2c:	d10c      	bne.n	8016b48 <__mcmp+0x24>
 8016b2e:	0092      	lsls	r2, r2, #2
 8016b30:	3014      	adds	r0, #20
 8016b32:	3114      	adds	r1, #20
 8016b34:	1884      	adds	r4, r0, r2
 8016b36:	4411      	add	r1, r2
 8016b38:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8016b3c:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8016b40:	4295      	cmp	r5, r2
 8016b42:	d003      	beq.n	8016b4c <__mcmp+0x28>
 8016b44:	d305      	bcc.n	8016b52 <__mcmp+0x2e>
 8016b46:	2301      	movs	r3, #1
 8016b48:	4618      	mov	r0, r3
 8016b4a:	bd30      	pop	{r4, r5, pc}
 8016b4c:	42a0      	cmp	r0, r4
 8016b4e:	d3f3      	bcc.n	8016b38 <__mcmp+0x14>
 8016b50:	e7fa      	b.n	8016b48 <__mcmp+0x24>
 8016b52:	f04f 33ff 	mov.w	r3, #4294967295
 8016b56:	e7f7      	b.n	8016b48 <__mcmp+0x24>

08016b58 <__mdiff>:
 8016b58:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8016b5c:	460d      	mov	r5, r1
 8016b5e:	4607      	mov	r7, r0
 8016b60:	4611      	mov	r1, r2
 8016b62:	4628      	mov	r0, r5
 8016b64:	4614      	mov	r4, r2
 8016b66:	f7ff ffdd 	bl	8016b24 <__mcmp>
 8016b6a:	1e06      	subs	r6, r0, #0
 8016b6c:	d108      	bne.n	8016b80 <__mdiff+0x28>
 8016b6e:	4631      	mov	r1, r6
 8016b70:	4638      	mov	r0, r7
 8016b72:	f7ff fdc3 	bl	80166fc <_Balloc>
 8016b76:	2301      	movs	r3, #1
 8016b78:	e9c0 3604 	strd	r3, r6, [r0, #16]
 8016b7c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8016b80:	bfa4      	itt	ge
 8016b82:	4623      	movge	r3, r4
 8016b84:	462c      	movge	r4, r5
 8016b86:	4638      	mov	r0, r7
 8016b88:	6861      	ldr	r1, [r4, #4]
 8016b8a:	bfa6      	itte	ge
 8016b8c:	461d      	movge	r5, r3
 8016b8e:	2600      	movge	r6, #0
 8016b90:	2601      	movlt	r6, #1
 8016b92:	f7ff fdb3 	bl	80166fc <_Balloc>
 8016b96:	f04f 0e00 	mov.w	lr, #0
 8016b9a:	60c6      	str	r6, [r0, #12]
 8016b9c:	692b      	ldr	r3, [r5, #16]
 8016b9e:	6926      	ldr	r6, [r4, #16]
 8016ba0:	f104 0214 	add.w	r2, r4, #20
 8016ba4:	f105 0914 	add.w	r9, r5, #20
 8016ba8:	eb02 0786 	add.w	r7, r2, r6, lsl #2
 8016bac:	eb09 0883 	add.w	r8, r9, r3, lsl #2
 8016bb0:	f100 0114 	add.w	r1, r0, #20
 8016bb4:	f852 ab04 	ldr.w	sl, [r2], #4
 8016bb8:	f859 5b04 	ldr.w	r5, [r9], #4
 8016bbc:	fa1f f38a 	uxth.w	r3, sl
 8016bc0:	4473      	add	r3, lr
 8016bc2:	b2ac      	uxth	r4, r5
 8016bc4:	1b1b      	subs	r3, r3, r4
 8016bc6:	0c2c      	lsrs	r4, r5, #16
 8016bc8:	ebc4 441a 	rsb	r4, r4, sl, lsr #16
 8016bcc:	eb04 4423 	add.w	r4, r4, r3, asr #16
 8016bd0:	b29b      	uxth	r3, r3
 8016bd2:	ea4f 4e24 	mov.w	lr, r4, asr #16
 8016bd6:	45c8      	cmp	r8, r9
 8016bd8:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 8016bdc:	4694      	mov	ip, r2
 8016bde:	f841 4b04 	str.w	r4, [r1], #4
 8016be2:	d8e7      	bhi.n	8016bb4 <__mdiff+0x5c>
 8016be4:	45bc      	cmp	ip, r7
 8016be6:	d304      	bcc.n	8016bf2 <__mdiff+0x9a>
 8016be8:	f851 3d04 	ldr.w	r3, [r1, #-4]!
 8016bec:	b183      	cbz	r3, 8016c10 <__mdiff+0xb8>
 8016bee:	6106      	str	r6, [r0, #16]
 8016bf0:	e7c4      	b.n	8016b7c <__mdiff+0x24>
 8016bf2:	f85c 4b04 	ldr.w	r4, [ip], #4
 8016bf6:	b2a2      	uxth	r2, r4
 8016bf8:	4472      	add	r2, lr
 8016bfa:	1413      	asrs	r3, r2, #16
 8016bfc:	eb03 4314 	add.w	r3, r3, r4, lsr #16
 8016c00:	b292      	uxth	r2, r2
 8016c02:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 8016c06:	ea4f 4e23 	mov.w	lr, r3, asr #16
 8016c0a:	f841 2b04 	str.w	r2, [r1], #4
 8016c0e:	e7e9      	b.n	8016be4 <__mdiff+0x8c>
 8016c10:	3e01      	subs	r6, #1
 8016c12:	e7e9      	b.n	8016be8 <__mdiff+0x90>

08016c14 <__d2b>:
 8016c14:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
 8016c18:	461c      	mov	r4, r3
 8016c1a:	e9dd 6508 	ldrd	r6, r5, [sp, #32]
 8016c1e:	2101      	movs	r1, #1
 8016c20:	4690      	mov	r8, r2
 8016c22:	f7ff fd6b 	bl	80166fc <_Balloc>
 8016c26:	f3c4 0213 	ubfx	r2, r4, #0, #20
 8016c2a:	f3c4 540a 	ubfx	r4, r4, #20, #11
 8016c2e:	4607      	mov	r7, r0
 8016c30:	bb34      	cbnz	r4, 8016c80 <__d2b+0x6c>
 8016c32:	9201      	str	r2, [sp, #4]
 8016c34:	f1b8 0200 	subs.w	r2, r8, #0
 8016c38:	d027      	beq.n	8016c8a <__d2b+0x76>
 8016c3a:	a802      	add	r0, sp, #8
 8016c3c:	f840 2d08 	str.w	r2, [r0, #-8]!
 8016c40:	f7ff fe01 	bl	8016846 <__lo0bits>
 8016c44:	9900      	ldr	r1, [sp, #0]
 8016c46:	b1f0      	cbz	r0, 8016c86 <__d2b+0x72>
 8016c48:	9a01      	ldr	r2, [sp, #4]
 8016c4a:	f1c0 0320 	rsb	r3, r0, #32
 8016c4e:	fa02 f303 	lsl.w	r3, r2, r3
 8016c52:	430b      	orrs	r3, r1
 8016c54:	40c2      	lsrs	r2, r0
 8016c56:	617b      	str	r3, [r7, #20]
 8016c58:	9201      	str	r2, [sp, #4]
 8016c5a:	9b01      	ldr	r3, [sp, #4]
 8016c5c:	2b00      	cmp	r3, #0
 8016c5e:	bf14      	ite	ne
 8016c60:	2102      	movne	r1, #2
 8016c62:	2101      	moveq	r1, #1
 8016c64:	61bb      	str	r3, [r7, #24]
 8016c66:	6139      	str	r1, [r7, #16]
 8016c68:	b1c4      	cbz	r4, 8016c9c <__d2b+0x88>
 8016c6a:	f2a4 4433 	subw	r4, r4, #1075	; 0x433
 8016c6e:	4404      	add	r4, r0
 8016c70:	6034      	str	r4, [r6, #0]
 8016c72:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8016c76:	6028      	str	r0, [r5, #0]
 8016c78:	4638      	mov	r0, r7
 8016c7a:	b002      	add	sp, #8
 8016c7c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8016c80:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 8016c84:	e7d5      	b.n	8016c32 <__d2b+0x1e>
 8016c86:	6179      	str	r1, [r7, #20]
 8016c88:	e7e7      	b.n	8016c5a <__d2b+0x46>
 8016c8a:	a801      	add	r0, sp, #4
 8016c8c:	f7ff fddb 	bl	8016846 <__lo0bits>
 8016c90:	2101      	movs	r1, #1
 8016c92:	9b01      	ldr	r3, [sp, #4]
 8016c94:	6139      	str	r1, [r7, #16]
 8016c96:	617b      	str	r3, [r7, #20]
 8016c98:	3020      	adds	r0, #32
 8016c9a:	e7e5      	b.n	8016c68 <__d2b+0x54>
 8016c9c:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8016ca0:	eb07 0381 	add.w	r3, r7, r1, lsl #2
 8016ca4:	6030      	str	r0, [r6, #0]
 8016ca6:	6918      	ldr	r0, [r3, #16]
 8016ca8:	f7ff fdae 	bl	8016808 <__hi0bits>
 8016cac:	ebc0 1041 	rsb	r0, r0, r1, lsl #5
 8016cb0:	e7e1      	b.n	8016c76 <__d2b+0x62>

08016cb2 <_calloc_r>:
 8016cb2:	b538      	push	{r3, r4, r5, lr}
 8016cb4:	fb02 f401 	mul.w	r4, r2, r1
 8016cb8:	4621      	mov	r1, r4
 8016cba:	f7fe f847 	bl	8014d4c <_malloc_r>
 8016cbe:	4605      	mov	r5, r0
 8016cc0:	b118      	cbz	r0, 8016cca <_calloc_r+0x18>
 8016cc2:	4622      	mov	r2, r4
 8016cc4:	2100      	movs	r1, #0
 8016cc6:	f7fd ffed 	bl	8014ca4 <memset>
 8016cca:	4628      	mov	r0, r5
 8016ccc:	bd38      	pop	{r3, r4, r5, pc}

08016cce <__ssputs_r>:
 8016cce:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8016cd2:	688e      	ldr	r6, [r1, #8]
 8016cd4:	4682      	mov	sl, r0
 8016cd6:	429e      	cmp	r6, r3
 8016cd8:	460c      	mov	r4, r1
 8016cda:	4690      	mov	r8, r2
 8016cdc:	4699      	mov	r9, r3
 8016cde:	d837      	bhi.n	8016d50 <__ssputs_r+0x82>
 8016ce0:	898a      	ldrh	r2, [r1, #12]
 8016ce2:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8016ce6:	d031      	beq.n	8016d4c <__ssputs_r+0x7e>
 8016ce8:	2302      	movs	r3, #2
 8016cea:	6825      	ldr	r5, [r4, #0]
 8016cec:	6909      	ldr	r1, [r1, #16]
 8016cee:	1a6f      	subs	r7, r5, r1
 8016cf0:	6965      	ldr	r5, [r4, #20]
 8016cf2:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8016cf6:	fb95 f5f3 	sdiv	r5, r5, r3
 8016cfa:	f109 0301 	add.w	r3, r9, #1
 8016cfe:	443b      	add	r3, r7
 8016d00:	429d      	cmp	r5, r3
 8016d02:	bf38      	it	cc
 8016d04:	461d      	movcc	r5, r3
 8016d06:	0553      	lsls	r3, r2, #21
 8016d08:	d530      	bpl.n	8016d6c <__ssputs_r+0x9e>
 8016d0a:	4629      	mov	r1, r5
 8016d0c:	f7fe f81e 	bl	8014d4c <_malloc_r>
 8016d10:	4606      	mov	r6, r0
 8016d12:	b950      	cbnz	r0, 8016d2a <__ssputs_r+0x5c>
 8016d14:	230c      	movs	r3, #12
 8016d16:	f04f 30ff 	mov.w	r0, #4294967295
 8016d1a:	f8ca 3000 	str.w	r3, [sl]
 8016d1e:	89a3      	ldrh	r3, [r4, #12]
 8016d20:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8016d24:	81a3      	strh	r3, [r4, #12]
 8016d26:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8016d2a:	463a      	mov	r2, r7
 8016d2c:	6921      	ldr	r1, [r4, #16]
 8016d2e:	f7fd ffae 	bl	8014c8e <memcpy>
 8016d32:	89a3      	ldrh	r3, [r4, #12]
 8016d34:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8016d38:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8016d3c:	81a3      	strh	r3, [r4, #12]
 8016d3e:	6126      	str	r6, [r4, #16]
 8016d40:	443e      	add	r6, r7
 8016d42:	6026      	str	r6, [r4, #0]
 8016d44:	464e      	mov	r6, r9
 8016d46:	6165      	str	r5, [r4, #20]
 8016d48:	1bed      	subs	r5, r5, r7
 8016d4a:	60a5      	str	r5, [r4, #8]
 8016d4c:	454e      	cmp	r6, r9
 8016d4e:	d900      	bls.n	8016d52 <__ssputs_r+0x84>
 8016d50:	464e      	mov	r6, r9
 8016d52:	4632      	mov	r2, r6
 8016d54:	4641      	mov	r1, r8
 8016d56:	6820      	ldr	r0, [r4, #0]
 8016d58:	f000 fca4 	bl	80176a4 <memmove>
 8016d5c:	68a3      	ldr	r3, [r4, #8]
 8016d5e:	2000      	movs	r0, #0
 8016d60:	1b9b      	subs	r3, r3, r6
 8016d62:	60a3      	str	r3, [r4, #8]
 8016d64:	6823      	ldr	r3, [r4, #0]
 8016d66:	441e      	add	r6, r3
 8016d68:	6026      	str	r6, [r4, #0]
 8016d6a:	e7dc      	b.n	8016d26 <__ssputs_r+0x58>
 8016d6c:	462a      	mov	r2, r5
 8016d6e:	f000 fcb2 	bl	80176d6 <_realloc_r>
 8016d72:	4606      	mov	r6, r0
 8016d74:	2800      	cmp	r0, #0
 8016d76:	d1e2      	bne.n	8016d3e <__ssputs_r+0x70>
 8016d78:	6921      	ldr	r1, [r4, #16]
 8016d7a:	4650      	mov	r0, sl
 8016d7c:	f7fd ff9a 	bl	8014cb4 <_free_r>
 8016d80:	e7c8      	b.n	8016d14 <__ssputs_r+0x46>
	...

08016d84 <_svfiprintf_r>:
 8016d84:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8016d88:	461d      	mov	r5, r3
 8016d8a:	898b      	ldrh	r3, [r1, #12]
 8016d8c:	b09d      	sub	sp, #116	; 0x74
 8016d8e:	061f      	lsls	r7, r3, #24
 8016d90:	4680      	mov	r8, r0
 8016d92:	460c      	mov	r4, r1
 8016d94:	4616      	mov	r6, r2
 8016d96:	d50f      	bpl.n	8016db8 <_svfiprintf_r+0x34>
 8016d98:	690b      	ldr	r3, [r1, #16]
 8016d9a:	b96b      	cbnz	r3, 8016db8 <_svfiprintf_r+0x34>
 8016d9c:	2140      	movs	r1, #64	; 0x40
 8016d9e:	f7fd ffd5 	bl	8014d4c <_malloc_r>
 8016da2:	6020      	str	r0, [r4, #0]
 8016da4:	6120      	str	r0, [r4, #16]
 8016da6:	b928      	cbnz	r0, 8016db4 <_svfiprintf_r+0x30>
 8016da8:	230c      	movs	r3, #12
 8016daa:	f8c8 3000 	str.w	r3, [r8]
 8016dae:	f04f 30ff 	mov.w	r0, #4294967295
 8016db2:	e0c8      	b.n	8016f46 <_svfiprintf_r+0x1c2>
 8016db4:	2340      	movs	r3, #64	; 0x40
 8016db6:	6163      	str	r3, [r4, #20]
 8016db8:	2300      	movs	r3, #0
 8016dba:	9309      	str	r3, [sp, #36]	; 0x24
 8016dbc:	2320      	movs	r3, #32
 8016dbe:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8016dc2:	2330      	movs	r3, #48	; 0x30
 8016dc4:	f04f 0b01 	mov.w	fp, #1
 8016dc8:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8016dcc:	9503      	str	r5, [sp, #12]
 8016dce:	4637      	mov	r7, r6
 8016dd0:	463d      	mov	r5, r7
 8016dd2:	f815 3b01 	ldrb.w	r3, [r5], #1
 8016dd6:	b10b      	cbz	r3, 8016ddc <_svfiprintf_r+0x58>
 8016dd8:	2b25      	cmp	r3, #37	; 0x25
 8016dda:	d13e      	bne.n	8016e5a <_svfiprintf_r+0xd6>
 8016ddc:	ebb7 0a06 	subs.w	sl, r7, r6
 8016de0:	d00b      	beq.n	8016dfa <_svfiprintf_r+0x76>
 8016de2:	4653      	mov	r3, sl
 8016de4:	4632      	mov	r2, r6
 8016de6:	4621      	mov	r1, r4
 8016de8:	4640      	mov	r0, r8
 8016dea:	f7ff ff70 	bl	8016cce <__ssputs_r>
 8016dee:	3001      	adds	r0, #1
 8016df0:	f000 80a4 	beq.w	8016f3c <_svfiprintf_r+0x1b8>
 8016df4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8016df6:	4453      	add	r3, sl
 8016df8:	9309      	str	r3, [sp, #36]	; 0x24
 8016dfa:	783b      	ldrb	r3, [r7, #0]
 8016dfc:	2b00      	cmp	r3, #0
 8016dfe:	f000 809d 	beq.w	8016f3c <_svfiprintf_r+0x1b8>
 8016e02:	2300      	movs	r3, #0
 8016e04:	f04f 32ff 	mov.w	r2, #4294967295
 8016e08:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8016e0c:	9304      	str	r3, [sp, #16]
 8016e0e:	9307      	str	r3, [sp, #28]
 8016e10:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8016e14:	931a      	str	r3, [sp, #104]	; 0x68
 8016e16:	462f      	mov	r7, r5
 8016e18:	2205      	movs	r2, #5
 8016e1a:	f817 1b01 	ldrb.w	r1, [r7], #1
 8016e1e:	4850      	ldr	r0, [pc, #320]	; (8016f60 <_svfiprintf_r+0x1dc>)
 8016e20:	f7ff fc5c 	bl	80166dc <memchr>
 8016e24:	9b04      	ldr	r3, [sp, #16]
 8016e26:	b9d0      	cbnz	r0, 8016e5e <_svfiprintf_r+0xda>
 8016e28:	06d9      	lsls	r1, r3, #27
 8016e2a:	bf44      	itt	mi
 8016e2c:	2220      	movmi	r2, #32
 8016e2e:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8016e32:	071a      	lsls	r2, r3, #28
 8016e34:	bf44      	itt	mi
 8016e36:	222b      	movmi	r2, #43	; 0x2b
 8016e38:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8016e3c:	782a      	ldrb	r2, [r5, #0]
 8016e3e:	2a2a      	cmp	r2, #42	; 0x2a
 8016e40:	d015      	beq.n	8016e6e <_svfiprintf_r+0xea>
 8016e42:	462f      	mov	r7, r5
 8016e44:	2000      	movs	r0, #0
 8016e46:	250a      	movs	r5, #10
 8016e48:	9a07      	ldr	r2, [sp, #28]
 8016e4a:	4639      	mov	r1, r7
 8016e4c:	f811 3b01 	ldrb.w	r3, [r1], #1
 8016e50:	3b30      	subs	r3, #48	; 0x30
 8016e52:	2b09      	cmp	r3, #9
 8016e54:	d94d      	bls.n	8016ef2 <_svfiprintf_r+0x16e>
 8016e56:	b1b8      	cbz	r0, 8016e88 <_svfiprintf_r+0x104>
 8016e58:	e00f      	b.n	8016e7a <_svfiprintf_r+0xf6>
 8016e5a:	462f      	mov	r7, r5
 8016e5c:	e7b8      	b.n	8016dd0 <_svfiprintf_r+0x4c>
 8016e5e:	4a40      	ldr	r2, [pc, #256]	; (8016f60 <_svfiprintf_r+0x1dc>)
 8016e60:	463d      	mov	r5, r7
 8016e62:	1a80      	subs	r0, r0, r2
 8016e64:	fa0b f000 	lsl.w	r0, fp, r0
 8016e68:	4318      	orrs	r0, r3
 8016e6a:	9004      	str	r0, [sp, #16]
 8016e6c:	e7d3      	b.n	8016e16 <_svfiprintf_r+0x92>
 8016e6e:	9a03      	ldr	r2, [sp, #12]
 8016e70:	1d11      	adds	r1, r2, #4
 8016e72:	6812      	ldr	r2, [r2, #0]
 8016e74:	9103      	str	r1, [sp, #12]
 8016e76:	2a00      	cmp	r2, #0
 8016e78:	db01      	blt.n	8016e7e <_svfiprintf_r+0xfa>
 8016e7a:	9207      	str	r2, [sp, #28]
 8016e7c:	e004      	b.n	8016e88 <_svfiprintf_r+0x104>
 8016e7e:	4252      	negs	r2, r2
 8016e80:	f043 0302 	orr.w	r3, r3, #2
 8016e84:	9207      	str	r2, [sp, #28]
 8016e86:	9304      	str	r3, [sp, #16]
 8016e88:	783b      	ldrb	r3, [r7, #0]
 8016e8a:	2b2e      	cmp	r3, #46	; 0x2e
 8016e8c:	d10c      	bne.n	8016ea8 <_svfiprintf_r+0x124>
 8016e8e:	787b      	ldrb	r3, [r7, #1]
 8016e90:	2b2a      	cmp	r3, #42	; 0x2a
 8016e92:	d133      	bne.n	8016efc <_svfiprintf_r+0x178>
 8016e94:	9b03      	ldr	r3, [sp, #12]
 8016e96:	3702      	adds	r7, #2
 8016e98:	1d1a      	adds	r2, r3, #4
 8016e9a:	681b      	ldr	r3, [r3, #0]
 8016e9c:	9203      	str	r2, [sp, #12]
 8016e9e:	2b00      	cmp	r3, #0
 8016ea0:	bfb8      	it	lt
 8016ea2:	f04f 33ff 	movlt.w	r3, #4294967295
 8016ea6:	9305      	str	r3, [sp, #20]
 8016ea8:	4d2e      	ldr	r5, [pc, #184]	; (8016f64 <_svfiprintf_r+0x1e0>)
 8016eaa:	2203      	movs	r2, #3
 8016eac:	7839      	ldrb	r1, [r7, #0]
 8016eae:	4628      	mov	r0, r5
 8016eb0:	f7ff fc14 	bl	80166dc <memchr>
 8016eb4:	b138      	cbz	r0, 8016ec6 <_svfiprintf_r+0x142>
 8016eb6:	2340      	movs	r3, #64	; 0x40
 8016eb8:	1b40      	subs	r0, r0, r5
 8016eba:	fa03 f000 	lsl.w	r0, r3, r0
 8016ebe:	9b04      	ldr	r3, [sp, #16]
 8016ec0:	3701      	adds	r7, #1
 8016ec2:	4303      	orrs	r3, r0
 8016ec4:	9304      	str	r3, [sp, #16]
 8016ec6:	7839      	ldrb	r1, [r7, #0]
 8016ec8:	2206      	movs	r2, #6
 8016eca:	4827      	ldr	r0, [pc, #156]	; (8016f68 <_svfiprintf_r+0x1e4>)
 8016ecc:	1c7e      	adds	r6, r7, #1
 8016ece:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8016ed2:	f7ff fc03 	bl	80166dc <memchr>
 8016ed6:	2800      	cmp	r0, #0
 8016ed8:	d038      	beq.n	8016f4c <_svfiprintf_r+0x1c8>
 8016eda:	4b24      	ldr	r3, [pc, #144]	; (8016f6c <_svfiprintf_r+0x1e8>)
 8016edc:	bb13      	cbnz	r3, 8016f24 <_svfiprintf_r+0x1a0>
 8016ede:	9b03      	ldr	r3, [sp, #12]
 8016ee0:	3307      	adds	r3, #7
 8016ee2:	f023 0307 	bic.w	r3, r3, #7
 8016ee6:	3308      	adds	r3, #8
 8016ee8:	9303      	str	r3, [sp, #12]
 8016eea:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8016eec:	444b      	add	r3, r9
 8016eee:	9309      	str	r3, [sp, #36]	; 0x24
 8016ef0:	e76d      	b.n	8016dce <_svfiprintf_r+0x4a>
 8016ef2:	fb05 3202 	mla	r2, r5, r2, r3
 8016ef6:	2001      	movs	r0, #1
 8016ef8:	460f      	mov	r7, r1
 8016efa:	e7a6      	b.n	8016e4a <_svfiprintf_r+0xc6>
 8016efc:	2300      	movs	r3, #0
 8016efe:	250a      	movs	r5, #10
 8016f00:	4619      	mov	r1, r3
 8016f02:	3701      	adds	r7, #1
 8016f04:	9305      	str	r3, [sp, #20]
 8016f06:	4638      	mov	r0, r7
 8016f08:	f810 2b01 	ldrb.w	r2, [r0], #1
 8016f0c:	3a30      	subs	r2, #48	; 0x30
 8016f0e:	2a09      	cmp	r2, #9
 8016f10:	d903      	bls.n	8016f1a <_svfiprintf_r+0x196>
 8016f12:	2b00      	cmp	r3, #0
 8016f14:	d0c8      	beq.n	8016ea8 <_svfiprintf_r+0x124>
 8016f16:	9105      	str	r1, [sp, #20]
 8016f18:	e7c6      	b.n	8016ea8 <_svfiprintf_r+0x124>
 8016f1a:	fb05 2101 	mla	r1, r5, r1, r2
 8016f1e:	2301      	movs	r3, #1
 8016f20:	4607      	mov	r7, r0
 8016f22:	e7f0      	b.n	8016f06 <_svfiprintf_r+0x182>
 8016f24:	ab03      	add	r3, sp, #12
 8016f26:	9300      	str	r3, [sp, #0]
 8016f28:	4622      	mov	r2, r4
 8016f2a:	4b11      	ldr	r3, [pc, #68]	; (8016f70 <_svfiprintf_r+0x1ec>)
 8016f2c:	a904      	add	r1, sp, #16
 8016f2e:	4640      	mov	r0, r8
 8016f30:	f7fd fff8 	bl	8014f24 <_printf_float>
 8016f34:	f1b0 3fff 	cmp.w	r0, #4294967295
 8016f38:	4681      	mov	r9, r0
 8016f3a:	d1d6      	bne.n	8016eea <_svfiprintf_r+0x166>
 8016f3c:	89a3      	ldrh	r3, [r4, #12]
 8016f3e:	065b      	lsls	r3, r3, #25
 8016f40:	f53f af35 	bmi.w	8016dae <_svfiprintf_r+0x2a>
 8016f44:	9809      	ldr	r0, [sp, #36]	; 0x24
 8016f46:	b01d      	add	sp, #116	; 0x74
 8016f48:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8016f4c:	ab03      	add	r3, sp, #12
 8016f4e:	9300      	str	r3, [sp, #0]
 8016f50:	4622      	mov	r2, r4
 8016f52:	4b07      	ldr	r3, [pc, #28]	; (8016f70 <_svfiprintf_r+0x1ec>)
 8016f54:	a904      	add	r1, sp, #16
 8016f56:	4640      	mov	r0, r8
 8016f58:	f7fe fa90 	bl	801547c <_printf_i>
 8016f5c:	e7ea      	b.n	8016f34 <_svfiprintf_r+0x1b0>
 8016f5e:	bf00      	nop
 8016f60:	08018d3c 	.word	0x08018d3c
 8016f64:	08018d42 	.word	0x08018d42
 8016f68:	08018d46 	.word	0x08018d46
 8016f6c:	08014f25 	.word	0x08014f25
 8016f70:	08016ccf 	.word	0x08016ccf

08016f74 <__sfputc_r>:
 8016f74:	6893      	ldr	r3, [r2, #8]
 8016f76:	b410      	push	{r4}
 8016f78:	3b01      	subs	r3, #1
 8016f7a:	2b00      	cmp	r3, #0
 8016f7c:	6093      	str	r3, [r2, #8]
 8016f7e:	da07      	bge.n	8016f90 <__sfputc_r+0x1c>
 8016f80:	6994      	ldr	r4, [r2, #24]
 8016f82:	42a3      	cmp	r3, r4
 8016f84:	db01      	blt.n	8016f8a <__sfputc_r+0x16>
 8016f86:	290a      	cmp	r1, #10
 8016f88:	d102      	bne.n	8016f90 <__sfputc_r+0x1c>
 8016f8a:	bc10      	pop	{r4}
 8016f8c:	f000 b974 	b.w	8017278 <__swbuf_r>
 8016f90:	6813      	ldr	r3, [r2, #0]
 8016f92:	1c58      	adds	r0, r3, #1
 8016f94:	6010      	str	r0, [r2, #0]
 8016f96:	7019      	strb	r1, [r3, #0]
 8016f98:	4608      	mov	r0, r1
 8016f9a:	bc10      	pop	{r4}
 8016f9c:	4770      	bx	lr

08016f9e <__sfputs_r>:
 8016f9e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8016fa0:	4606      	mov	r6, r0
 8016fa2:	460f      	mov	r7, r1
 8016fa4:	4614      	mov	r4, r2
 8016fa6:	18d5      	adds	r5, r2, r3
 8016fa8:	42ac      	cmp	r4, r5
 8016faa:	d101      	bne.n	8016fb0 <__sfputs_r+0x12>
 8016fac:	2000      	movs	r0, #0
 8016fae:	e007      	b.n	8016fc0 <__sfputs_r+0x22>
 8016fb0:	463a      	mov	r2, r7
 8016fb2:	f814 1b01 	ldrb.w	r1, [r4], #1
 8016fb6:	4630      	mov	r0, r6
 8016fb8:	f7ff ffdc 	bl	8016f74 <__sfputc_r>
 8016fbc:	1c43      	adds	r3, r0, #1
 8016fbe:	d1f3      	bne.n	8016fa8 <__sfputs_r+0xa>
 8016fc0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08016fc4 <_vfiprintf_r>:
 8016fc4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8016fc8:	460c      	mov	r4, r1
 8016fca:	b09d      	sub	sp, #116	; 0x74
 8016fcc:	4617      	mov	r7, r2
 8016fce:	461d      	mov	r5, r3
 8016fd0:	4606      	mov	r6, r0
 8016fd2:	b118      	cbz	r0, 8016fdc <_vfiprintf_r+0x18>
 8016fd4:	6983      	ldr	r3, [r0, #24]
 8016fd6:	b90b      	cbnz	r3, 8016fdc <_vfiprintf_r+0x18>
 8016fd8:	f7ff fad2 	bl	8016580 <__sinit>
 8016fdc:	4b7c      	ldr	r3, [pc, #496]	; (80171d0 <_vfiprintf_r+0x20c>)
 8016fde:	429c      	cmp	r4, r3
 8016fe0:	d158      	bne.n	8017094 <_vfiprintf_r+0xd0>
 8016fe2:	6874      	ldr	r4, [r6, #4]
 8016fe4:	89a3      	ldrh	r3, [r4, #12]
 8016fe6:	0718      	lsls	r0, r3, #28
 8016fe8:	d55e      	bpl.n	80170a8 <_vfiprintf_r+0xe4>
 8016fea:	6923      	ldr	r3, [r4, #16]
 8016fec:	2b00      	cmp	r3, #0
 8016fee:	d05b      	beq.n	80170a8 <_vfiprintf_r+0xe4>
 8016ff0:	2300      	movs	r3, #0
 8016ff2:	9309      	str	r3, [sp, #36]	; 0x24
 8016ff4:	2320      	movs	r3, #32
 8016ff6:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8016ffa:	2330      	movs	r3, #48	; 0x30
 8016ffc:	f04f 0b01 	mov.w	fp, #1
 8017000:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8017004:	9503      	str	r5, [sp, #12]
 8017006:	46b8      	mov	r8, r7
 8017008:	4645      	mov	r5, r8
 801700a:	f815 3b01 	ldrb.w	r3, [r5], #1
 801700e:	b10b      	cbz	r3, 8017014 <_vfiprintf_r+0x50>
 8017010:	2b25      	cmp	r3, #37	; 0x25
 8017012:	d154      	bne.n	80170be <_vfiprintf_r+0xfa>
 8017014:	ebb8 0a07 	subs.w	sl, r8, r7
 8017018:	d00b      	beq.n	8017032 <_vfiprintf_r+0x6e>
 801701a:	4653      	mov	r3, sl
 801701c:	463a      	mov	r2, r7
 801701e:	4621      	mov	r1, r4
 8017020:	4630      	mov	r0, r6
 8017022:	f7ff ffbc 	bl	8016f9e <__sfputs_r>
 8017026:	3001      	adds	r0, #1
 8017028:	f000 80c2 	beq.w	80171b0 <_vfiprintf_r+0x1ec>
 801702c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 801702e:	4453      	add	r3, sl
 8017030:	9309      	str	r3, [sp, #36]	; 0x24
 8017032:	f898 3000 	ldrb.w	r3, [r8]
 8017036:	2b00      	cmp	r3, #0
 8017038:	f000 80ba 	beq.w	80171b0 <_vfiprintf_r+0x1ec>
 801703c:	2300      	movs	r3, #0
 801703e:	f04f 32ff 	mov.w	r2, #4294967295
 8017042:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8017046:	9304      	str	r3, [sp, #16]
 8017048:	9307      	str	r3, [sp, #28]
 801704a:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 801704e:	931a      	str	r3, [sp, #104]	; 0x68
 8017050:	46a8      	mov	r8, r5
 8017052:	2205      	movs	r2, #5
 8017054:	f818 1b01 	ldrb.w	r1, [r8], #1
 8017058:	485e      	ldr	r0, [pc, #376]	; (80171d4 <_vfiprintf_r+0x210>)
 801705a:	f7ff fb3f 	bl	80166dc <memchr>
 801705e:	9b04      	ldr	r3, [sp, #16]
 8017060:	bb78      	cbnz	r0, 80170c2 <_vfiprintf_r+0xfe>
 8017062:	06d9      	lsls	r1, r3, #27
 8017064:	bf44      	itt	mi
 8017066:	2220      	movmi	r2, #32
 8017068:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 801706c:	071a      	lsls	r2, r3, #28
 801706e:	bf44      	itt	mi
 8017070:	222b      	movmi	r2, #43	; 0x2b
 8017072:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8017076:	782a      	ldrb	r2, [r5, #0]
 8017078:	2a2a      	cmp	r2, #42	; 0x2a
 801707a:	d02a      	beq.n	80170d2 <_vfiprintf_r+0x10e>
 801707c:	46a8      	mov	r8, r5
 801707e:	2000      	movs	r0, #0
 8017080:	250a      	movs	r5, #10
 8017082:	9a07      	ldr	r2, [sp, #28]
 8017084:	4641      	mov	r1, r8
 8017086:	f811 3b01 	ldrb.w	r3, [r1], #1
 801708a:	3b30      	subs	r3, #48	; 0x30
 801708c:	2b09      	cmp	r3, #9
 801708e:	d969      	bls.n	8017164 <_vfiprintf_r+0x1a0>
 8017090:	b360      	cbz	r0, 80170ec <_vfiprintf_r+0x128>
 8017092:	e024      	b.n	80170de <_vfiprintf_r+0x11a>
 8017094:	4b50      	ldr	r3, [pc, #320]	; (80171d8 <_vfiprintf_r+0x214>)
 8017096:	429c      	cmp	r4, r3
 8017098:	d101      	bne.n	801709e <_vfiprintf_r+0xda>
 801709a:	68b4      	ldr	r4, [r6, #8]
 801709c:	e7a2      	b.n	8016fe4 <_vfiprintf_r+0x20>
 801709e:	4b4f      	ldr	r3, [pc, #316]	; (80171dc <_vfiprintf_r+0x218>)
 80170a0:	429c      	cmp	r4, r3
 80170a2:	bf08      	it	eq
 80170a4:	68f4      	ldreq	r4, [r6, #12]
 80170a6:	e79d      	b.n	8016fe4 <_vfiprintf_r+0x20>
 80170a8:	4621      	mov	r1, r4
 80170aa:	4630      	mov	r0, r6
 80170ac:	f000 f956 	bl	801735c <__swsetup_r>
 80170b0:	2800      	cmp	r0, #0
 80170b2:	d09d      	beq.n	8016ff0 <_vfiprintf_r+0x2c>
 80170b4:	f04f 30ff 	mov.w	r0, #4294967295
 80170b8:	b01d      	add	sp, #116	; 0x74
 80170ba:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80170be:	46a8      	mov	r8, r5
 80170c0:	e7a2      	b.n	8017008 <_vfiprintf_r+0x44>
 80170c2:	4a44      	ldr	r2, [pc, #272]	; (80171d4 <_vfiprintf_r+0x210>)
 80170c4:	4645      	mov	r5, r8
 80170c6:	1a80      	subs	r0, r0, r2
 80170c8:	fa0b f000 	lsl.w	r0, fp, r0
 80170cc:	4318      	orrs	r0, r3
 80170ce:	9004      	str	r0, [sp, #16]
 80170d0:	e7be      	b.n	8017050 <_vfiprintf_r+0x8c>
 80170d2:	9a03      	ldr	r2, [sp, #12]
 80170d4:	1d11      	adds	r1, r2, #4
 80170d6:	6812      	ldr	r2, [r2, #0]
 80170d8:	9103      	str	r1, [sp, #12]
 80170da:	2a00      	cmp	r2, #0
 80170dc:	db01      	blt.n	80170e2 <_vfiprintf_r+0x11e>
 80170de:	9207      	str	r2, [sp, #28]
 80170e0:	e004      	b.n	80170ec <_vfiprintf_r+0x128>
 80170e2:	4252      	negs	r2, r2
 80170e4:	f043 0302 	orr.w	r3, r3, #2
 80170e8:	9207      	str	r2, [sp, #28]
 80170ea:	9304      	str	r3, [sp, #16]
 80170ec:	f898 3000 	ldrb.w	r3, [r8]
 80170f0:	2b2e      	cmp	r3, #46	; 0x2e
 80170f2:	d10e      	bne.n	8017112 <_vfiprintf_r+0x14e>
 80170f4:	f898 3001 	ldrb.w	r3, [r8, #1]
 80170f8:	2b2a      	cmp	r3, #42	; 0x2a
 80170fa:	d138      	bne.n	801716e <_vfiprintf_r+0x1aa>
 80170fc:	9b03      	ldr	r3, [sp, #12]
 80170fe:	f108 0802 	add.w	r8, r8, #2
 8017102:	1d1a      	adds	r2, r3, #4
 8017104:	681b      	ldr	r3, [r3, #0]
 8017106:	9203      	str	r2, [sp, #12]
 8017108:	2b00      	cmp	r3, #0
 801710a:	bfb8      	it	lt
 801710c:	f04f 33ff 	movlt.w	r3, #4294967295
 8017110:	9305      	str	r3, [sp, #20]
 8017112:	4d33      	ldr	r5, [pc, #204]	; (80171e0 <_vfiprintf_r+0x21c>)
 8017114:	2203      	movs	r2, #3
 8017116:	f898 1000 	ldrb.w	r1, [r8]
 801711a:	4628      	mov	r0, r5
 801711c:	f7ff fade 	bl	80166dc <memchr>
 8017120:	b140      	cbz	r0, 8017134 <_vfiprintf_r+0x170>
 8017122:	2340      	movs	r3, #64	; 0x40
 8017124:	1b40      	subs	r0, r0, r5
 8017126:	fa03 f000 	lsl.w	r0, r3, r0
 801712a:	9b04      	ldr	r3, [sp, #16]
 801712c:	f108 0801 	add.w	r8, r8, #1
 8017130:	4303      	orrs	r3, r0
 8017132:	9304      	str	r3, [sp, #16]
 8017134:	f898 1000 	ldrb.w	r1, [r8]
 8017138:	2206      	movs	r2, #6
 801713a:	482a      	ldr	r0, [pc, #168]	; (80171e4 <_vfiprintf_r+0x220>)
 801713c:	f108 0701 	add.w	r7, r8, #1
 8017140:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8017144:	f7ff faca 	bl	80166dc <memchr>
 8017148:	2800      	cmp	r0, #0
 801714a:	d037      	beq.n	80171bc <_vfiprintf_r+0x1f8>
 801714c:	4b26      	ldr	r3, [pc, #152]	; (80171e8 <_vfiprintf_r+0x224>)
 801714e:	bb1b      	cbnz	r3, 8017198 <_vfiprintf_r+0x1d4>
 8017150:	9b03      	ldr	r3, [sp, #12]
 8017152:	3307      	adds	r3, #7
 8017154:	f023 0307 	bic.w	r3, r3, #7
 8017158:	3308      	adds	r3, #8
 801715a:	9303      	str	r3, [sp, #12]
 801715c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 801715e:	444b      	add	r3, r9
 8017160:	9309      	str	r3, [sp, #36]	; 0x24
 8017162:	e750      	b.n	8017006 <_vfiprintf_r+0x42>
 8017164:	fb05 3202 	mla	r2, r5, r2, r3
 8017168:	2001      	movs	r0, #1
 801716a:	4688      	mov	r8, r1
 801716c:	e78a      	b.n	8017084 <_vfiprintf_r+0xc0>
 801716e:	2300      	movs	r3, #0
 8017170:	250a      	movs	r5, #10
 8017172:	4619      	mov	r1, r3
 8017174:	f108 0801 	add.w	r8, r8, #1
 8017178:	9305      	str	r3, [sp, #20]
 801717a:	4640      	mov	r0, r8
 801717c:	f810 2b01 	ldrb.w	r2, [r0], #1
 8017180:	3a30      	subs	r2, #48	; 0x30
 8017182:	2a09      	cmp	r2, #9
 8017184:	d903      	bls.n	801718e <_vfiprintf_r+0x1ca>
 8017186:	2b00      	cmp	r3, #0
 8017188:	d0c3      	beq.n	8017112 <_vfiprintf_r+0x14e>
 801718a:	9105      	str	r1, [sp, #20]
 801718c:	e7c1      	b.n	8017112 <_vfiprintf_r+0x14e>
 801718e:	fb05 2101 	mla	r1, r5, r1, r2
 8017192:	2301      	movs	r3, #1
 8017194:	4680      	mov	r8, r0
 8017196:	e7f0      	b.n	801717a <_vfiprintf_r+0x1b6>
 8017198:	ab03      	add	r3, sp, #12
 801719a:	9300      	str	r3, [sp, #0]
 801719c:	4622      	mov	r2, r4
 801719e:	4b13      	ldr	r3, [pc, #76]	; (80171ec <_vfiprintf_r+0x228>)
 80171a0:	a904      	add	r1, sp, #16
 80171a2:	4630      	mov	r0, r6
 80171a4:	f7fd febe 	bl	8014f24 <_printf_float>
 80171a8:	f1b0 3fff 	cmp.w	r0, #4294967295
 80171ac:	4681      	mov	r9, r0
 80171ae:	d1d5      	bne.n	801715c <_vfiprintf_r+0x198>
 80171b0:	89a3      	ldrh	r3, [r4, #12]
 80171b2:	065b      	lsls	r3, r3, #25
 80171b4:	f53f af7e 	bmi.w	80170b4 <_vfiprintf_r+0xf0>
 80171b8:	9809      	ldr	r0, [sp, #36]	; 0x24
 80171ba:	e77d      	b.n	80170b8 <_vfiprintf_r+0xf4>
 80171bc:	ab03      	add	r3, sp, #12
 80171be:	9300      	str	r3, [sp, #0]
 80171c0:	4622      	mov	r2, r4
 80171c2:	4b0a      	ldr	r3, [pc, #40]	; (80171ec <_vfiprintf_r+0x228>)
 80171c4:	a904      	add	r1, sp, #16
 80171c6:	4630      	mov	r0, r6
 80171c8:	f7fe f958 	bl	801547c <_printf_i>
 80171cc:	e7ec      	b.n	80171a8 <_vfiprintf_r+0x1e4>
 80171ce:	bf00      	nop
 80171d0:	08018bf0 	.word	0x08018bf0
 80171d4:	08018d3c 	.word	0x08018d3c
 80171d8:	08018c10 	.word	0x08018c10
 80171dc:	08018bd0 	.word	0x08018bd0
 80171e0:	08018d42 	.word	0x08018d42
 80171e4:	08018d46 	.word	0x08018d46
 80171e8:	08014f25 	.word	0x08014f25
 80171ec:	08016f9f 	.word	0x08016f9f

080171f0 <__sread>:
 80171f0:	b510      	push	{r4, lr}
 80171f2:	460c      	mov	r4, r1
 80171f4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80171f8:	f000 fa94 	bl	8017724 <_read_r>
 80171fc:	2800      	cmp	r0, #0
 80171fe:	bfab      	itete	ge
 8017200:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8017202:	89a3      	ldrhlt	r3, [r4, #12]
 8017204:	181b      	addge	r3, r3, r0
 8017206:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 801720a:	bfac      	ite	ge
 801720c:	6563      	strge	r3, [r4, #84]	; 0x54
 801720e:	81a3      	strhlt	r3, [r4, #12]
 8017210:	bd10      	pop	{r4, pc}

08017212 <__swrite>:
 8017212:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8017216:	461f      	mov	r7, r3
 8017218:	898b      	ldrh	r3, [r1, #12]
 801721a:	4605      	mov	r5, r0
 801721c:	05db      	lsls	r3, r3, #23
 801721e:	460c      	mov	r4, r1
 8017220:	4616      	mov	r6, r2
 8017222:	d505      	bpl.n	8017230 <__swrite+0x1e>
 8017224:	2302      	movs	r3, #2
 8017226:	2200      	movs	r2, #0
 8017228:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801722c:	f000 f9c4 	bl	80175b8 <_lseek_r>
 8017230:	89a3      	ldrh	r3, [r4, #12]
 8017232:	4632      	mov	r2, r6
 8017234:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8017238:	81a3      	strh	r3, [r4, #12]
 801723a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 801723e:	463b      	mov	r3, r7
 8017240:	4628      	mov	r0, r5
 8017242:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8017246:	f000 b877 	b.w	8017338 <_write_r>

0801724a <__sseek>:
 801724a:	b510      	push	{r4, lr}
 801724c:	460c      	mov	r4, r1
 801724e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8017252:	f000 f9b1 	bl	80175b8 <_lseek_r>
 8017256:	1c43      	adds	r3, r0, #1
 8017258:	89a3      	ldrh	r3, [r4, #12]
 801725a:	bf15      	itete	ne
 801725c:	6560      	strne	r0, [r4, #84]	; 0x54
 801725e:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8017262:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8017266:	81a3      	strheq	r3, [r4, #12]
 8017268:	bf18      	it	ne
 801726a:	81a3      	strhne	r3, [r4, #12]
 801726c:	bd10      	pop	{r4, pc}

0801726e <__sclose>:
 801726e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8017272:	f000 b8e1 	b.w	8017438 <_close_r>
	...

08017278 <__swbuf_r>:
 8017278:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801727a:	460e      	mov	r6, r1
 801727c:	4614      	mov	r4, r2
 801727e:	4605      	mov	r5, r0
 8017280:	b118      	cbz	r0, 801728a <__swbuf_r+0x12>
 8017282:	6983      	ldr	r3, [r0, #24]
 8017284:	b90b      	cbnz	r3, 801728a <__swbuf_r+0x12>
 8017286:	f7ff f97b 	bl	8016580 <__sinit>
 801728a:	4b21      	ldr	r3, [pc, #132]	; (8017310 <__swbuf_r+0x98>)
 801728c:	429c      	cmp	r4, r3
 801728e:	d12a      	bne.n	80172e6 <__swbuf_r+0x6e>
 8017290:	686c      	ldr	r4, [r5, #4]
 8017292:	69a3      	ldr	r3, [r4, #24]
 8017294:	60a3      	str	r3, [r4, #8]
 8017296:	89a3      	ldrh	r3, [r4, #12]
 8017298:	071a      	lsls	r2, r3, #28
 801729a:	d52e      	bpl.n	80172fa <__swbuf_r+0x82>
 801729c:	6923      	ldr	r3, [r4, #16]
 801729e:	b363      	cbz	r3, 80172fa <__swbuf_r+0x82>
 80172a0:	6923      	ldr	r3, [r4, #16]
 80172a2:	6820      	ldr	r0, [r4, #0]
 80172a4:	b2f6      	uxtb	r6, r6
 80172a6:	1ac0      	subs	r0, r0, r3
 80172a8:	6963      	ldr	r3, [r4, #20]
 80172aa:	4637      	mov	r7, r6
 80172ac:	4283      	cmp	r3, r0
 80172ae:	dc04      	bgt.n	80172ba <__swbuf_r+0x42>
 80172b0:	4621      	mov	r1, r4
 80172b2:	4628      	mov	r0, r5
 80172b4:	f000 f956 	bl	8017564 <_fflush_r>
 80172b8:	bb28      	cbnz	r0, 8017306 <__swbuf_r+0x8e>
 80172ba:	68a3      	ldr	r3, [r4, #8]
 80172bc:	3001      	adds	r0, #1
 80172be:	3b01      	subs	r3, #1
 80172c0:	60a3      	str	r3, [r4, #8]
 80172c2:	6823      	ldr	r3, [r4, #0]
 80172c4:	1c5a      	adds	r2, r3, #1
 80172c6:	6022      	str	r2, [r4, #0]
 80172c8:	701e      	strb	r6, [r3, #0]
 80172ca:	6963      	ldr	r3, [r4, #20]
 80172cc:	4283      	cmp	r3, r0
 80172ce:	d004      	beq.n	80172da <__swbuf_r+0x62>
 80172d0:	89a3      	ldrh	r3, [r4, #12]
 80172d2:	07db      	lsls	r3, r3, #31
 80172d4:	d519      	bpl.n	801730a <__swbuf_r+0x92>
 80172d6:	2e0a      	cmp	r6, #10
 80172d8:	d117      	bne.n	801730a <__swbuf_r+0x92>
 80172da:	4621      	mov	r1, r4
 80172dc:	4628      	mov	r0, r5
 80172de:	f000 f941 	bl	8017564 <_fflush_r>
 80172e2:	b190      	cbz	r0, 801730a <__swbuf_r+0x92>
 80172e4:	e00f      	b.n	8017306 <__swbuf_r+0x8e>
 80172e6:	4b0b      	ldr	r3, [pc, #44]	; (8017314 <__swbuf_r+0x9c>)
 80172e8:	429c      	cmp	r4, r3
 80172ea:	d101      	bne.n	80172f0 <__swbuf_r+0x78>
 80172ec:	68ac      	ldr	r4, [r5, #8]
 80172ee:	e7d0      	b.n	8017292 <__swbuf_r+0x1a>
 80172f0:	4b09      	ldr	r3, [pc, #36]	; (8017318 <__swbuf_r+0xa0>)
 80172f2:	429c      	cmp	r4, r3
 80172f4:	bf08      	it	eq
 80172f6:	68ec      	ldreq	r4, [r5, #12]
 80172f8:	e7cb      	b.n	8017292 <__swbuf_r+0x1a>
 80172fa:	4621      	mov	r1, r4
 80172fc:	4628      	mov	r0, r5
 80172fe:	f000 f82d 	bl	801735c <__swsetup_r>
 8017302:	2800      	cmp	r0, #0
 8017304:	d0cc      	beq.n	80172a0 <__swbuf_r+0x28>
 8017306:	f04f 37ff 	mov.w	r7, #4294967295
 801730a:	4638      	mov	r0, r7
 801730c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 801730e:	bf00      	nop
 8017310:	08018bf0 	.word	0x08018bf0
 8017314:	08018c10 	.word	0x08018c10
 8017318:	08018bd0 	.word	0x08018bd0

0801731c <__ascii_wctomb>:
 801731c:	b149      	cbz	r1, 8017332 <__ascii_wctomb+0x16>
 801731e:	2aff      	cmp	r2, #255	; 0xff
 8017320:	bf8b      	itete	hi
 8017322:	238a      	movhi	r3, #138	; 0x8a
 8017324:	700a      	strbls	r2, [r1, #0]
 8017326:	6003      	strhi	r3, [r0, #0]
 8017328:	2001      	movls	r0, #1
 801732a:	bf88      	it	hi
 801732c:	f04f 30ff 	movhi.w	r0, #4294967295
 8017330:	4770      	bx	lr
 8017332:	4608      	mov	r0, r1
 8017334:	4770      	bx	lr
	...

08017338 <_write_r>:
 8017338:	b538      	push	{r3, r4, r5, lr}
 801733a:	4605      	mov	r5, r0
 801733c:	4608      	mov	r0, r1
 801733e:	4611      	mov	r1, r2
 8017340:	2200      	movs	r2, #0
 8017342:	4c05      	ldr	r4, [pc, #20]	; (8017358 <_write_r+0x20>)
 8017344:	6022      	str	r2, [r4, #0]
 8017346:	461a      	mov	r2, r3
 8017348:	f7eb fb3f 	bl	80029ca <_write>
 801734c:	1c43      	adds	r3, r0, #1
 801734e:	d102      	bne.n	8017356 <_write_r+0x1e>
 8017350:	6823      	ldr	r3, [r4, #0]
 8017352:	b103      	cbz	r3, 8017356 <_write_r+0x1e>
 8017354:	602b      	str	r3, [r5, #0]
 8017356:	bd38      	pop	{r3, r4, r5, pc}
 8017358:	2000830c 	.word	0x2000830c

0801735c <__swsetup_r>:
 801735c:	4b32      	ldr	r3, [pc, #200]	; (8017428 <__swsetup_r+0xcc>)
 801735e:	b570      	push	{r4, r5, r6, lr}
 8017360:	681d      	ldr	r5, [r3, #0]
 8017362:	4606      	mov	r6, r0
 8017364:	460c      	mov	r4, r1
 8017366:	b125      	cbz	r5, 8017372 <__swsetup_r+0x16>
 8017368:	69ab      	ldr	r3, [r5, #24]
 801736a:	b913      	cbnz	r3, 8017372 <__swsetup_r+0x16>
 801736c:	4628      	mov	r0, r5
 801736e:	f7ff f907 	bl	8016580 <__sinit>
 8017372:	4b2e      	ldr	r3, [pc, #184]	; (801742c <__swsetup_r+0xd0>)
 8017374:	429c      	cmp	r4, r3
 8017376:	d10f      	bne.n	8017398 <__swsetup_r+0x3c>
 8017378:	686c      	ldr	r4, [r5, #4]
 801737a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801737e:	b29a      	uxth	r2, r3
 8017380:	0715      	lsls	r5, r2, #28
 8017382:	d42c      	bmi.n	80173de <__swsetup_r+0x82>
 8017384:	06d0      	lsls	r0, r2, #27
 8017386:	d411      	bmi.n	80173ac <__swsetup_r+0x50>
 8017388:	2209      	movs	r2, #9
 801738a:	6032      	str	r2, [r6, #0]
 801738c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8017390:	81a3      	strh	r3, [r4, #12]
 8017392:	f04f 30ff 	mov.w	r0, #4294967295
 8017396:	e03e      	b.n	8017416 <__swsetup_r+0xba>
 8017398:	4b25      	ldr	r3, [pc, #148]	; (8017430 <__swsetup_r+0xd4>)
 801739a:	429c      	cmp	r4, r3
 801739c:	d101      	bne.n	80173a2 <__swsetup_r+0x46>
 801739e:	68ac      	ldr	r4, [r5, #8]
 80173a0:	e7eb      	b.n	801737a <__swsetup_r+0x1e>
 80173a2:	4b24      	ldr	r3, [pc, #144]	; (8017434 <__swsetup_r+0xd8>)
 80173a4:	429c      	cmp	r4, r3
 80173a6:	bf08      	it	eq
 80173a8:	68ec      	ldreq	r4, [r5, #12]
 80173aa:	e7e6      	b.n	801737a <__swsetup_r+0x1e>
 80173ac:	0751      	lsls	r1, r2, #29
 80173ae:	d512      	bpl.n	80173d6 <__swsetup_r+0x7a>
 80173b0:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80173b2:	b141      	cbz	r1, 80173c6 <__swsetup_r+0x6a>
 80173b4:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80173b8:	4299      	cmp	r1, r3
 80173ba:	d002      	beq.n	80173c2 <__swsetup_r+0x66>
 80173bc:	4630      	mov	r0, r6
 80173be:	f7fd fc79 	bl	8014cb4 <_free_r>
 80173c2:	2300      	movs	r3, #0
 80173c4:	6363      	str	r3, [r4, #52]	; 0x34
 80173c6:	89a3      	ldrh	r3, [r4, #12]
 80173c8:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 80173cc:	81a3      	strh	r3, [r4, #12]
 80173ce:	2300      	movs	r3, #0
 80173d0:	6063      	str	r3, [r4, #4]
 80173d2:	6923      	ldr	r3, [r4, #16]
 80173d4:	6023      	str	r3, [r4, #0]
 80173d6:	89a3      	ldrh	r3, [r4, #12]
 80173d8:	f043 0308 	orr.w	r3, r3, #8
 80173dc:	81a3      	strh	r3, [r4, #12]
 80173de:	6923      	ldr	r3, [r4, #16]
 80173e0:	b94b      	cbnz	r3, 80173f6 <__swsetup_r+0x9a>
 80173e2:	89a3      	ldrh	r3, [r4, #12]
 80173e4:	f403 7320 	and.w	r3, r3, #640	; 0x280
 80173e8:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80173ec:	d003      	beq.n	80173f6 <__swsetup_r+0x9a>
 80173ee:	4621      	mov	r1, r4
 80173f0:	4630      	mov	r0, r6
 80173f2:	f000 f917 	bl	8017624 <__smakebuf_r>
 80173f6:	89a2      	ldrh	r2, [r4, #12]
 80173f8:	f012 0301 	ands.w	r3, r2, #1
 80173fc:	d00c      	beq.n	8017418 <__swsetup_r+0xbc>
 80173fe:	2300      	movs	r3, #0
 8017400:	60a3      	str	r3, [r4, #8]
 8017402:	6963      	ldr	r3, [r4, #20]
 8017404:	425b      	negs	r3, r3
 8017406:	61a3      	str	r3, [r4, #24]
 8017408:	6923      	ldr	r3, [r4, #16]
 801740a:	b953      	cbnz	r3, 8017422 <__swsetup_r+0xc6>
 801740c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8017410:	f013 0080 	ands.w	r0, r3, #128	; 0x80
 8017414:	d1ba      	bne.n	801738c <__swsetup_r+0x30>
 8017416:	bd70      	pop	{r4, r5, r6, pc}
 8017418:	0792      	lsls	r2, r2, #30
 801741a:	bf58      	it	pl
 801741c:	6963      	ldrpl	r3, [r4, #20]
 801741e:	60a3      	str	r3, [r4, #8]
 8017420:	e7f2      	b.n	8017408 <__swsetup_r+0xac>
 8017422:	2000      	movs	r0, #0
 8017424:	e7f7      	b.n	8017416 <__swsetup_r+0xba>
 8017426:	bf00      	nop
 8017428:	20000298 	.word	0x20000298
 801742c:	08018bf0 	.word	0x08018bf0
 8017430:	08018c10 	.word	0x08018c10
 8017434:	08018bd0 	.word	0x08018bd0

08017438 <_close_r>:
 8017438:	b538      	push	{r3, r4, r5, lr}
 801743a:	2300      	movs	r3, #0
 801743c:	4c05      	ldr	r4, [pc, #20]	; (8017454 <_close_r+0x1c>)
 801743e:	4605      	mov	r5, r0
 8017440:	4608      	mov	r0, r1
 8017442:	6023      	str	r3, [r4, #0]
 8017444:	f7eb fadd 	bl	8002a02 <_close>
 8017448:	1c43      	adds	r3, r0, #1
 801744a:	d102      	bne.n	8017452 <_close_r+0x1a>
 801744c:	6823      	ldr	r3, [r4, #0]
 801744e:	b103      	cbz	r3, 8017452 <_close_r+0x1a>
 8017450:	602b      	str	r3, [r5, #0]
 8017452:	bd38      	pop	{r3, r4, r5, pc}
 8017454:	2000830c 	.word	0x2000830c

08017458 <__sflush_r>:
 8017458:	898a      	ldrh	r2, [r1, #12]
 801745a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801745e:	4605      	mov	r5, r0
 8017460:	0710      	lsls	r0, r2, #28
 8017462:	460c      	mov	r4, r1
 8017464:	d458      	bmi.n	8017518 <__sflush_r+0xc0>
 8017466:	684b      	ldr	r3, [r1, #4]
 8017468:	2b00      	cmp	r3, #0
 801746a:	dc05      	bgt.n	8017478 <__sflush_r+0x20>
 801746c:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 801746e:	2b00      	cmp	r3, #0
 8017470:	dc02      	bgt.n	8017478 <__sflush_r+0x20>
 8017472:	2000      	movs	r0, #0
 8017474:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8017478:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 801747a:	2e00      	cmp	r6, #0
 801747c:	d0f9      	beq.n	8017472 <__sflush_r+0x1a>
 801747e:	2300      	movs	r3, #0
 8017480:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8017484:	682f      	ldr	r7, [r5, #0]
 8017486:	6a21      	ldr	r1, [r4, #32]
 8017488:	602b      	str	r3, [r5, #0]
 801748a:	d032      	beq.n	80174f2 <__sflush_r+0x9a>
 801748c:	6d60      	ldr	r0, [r4, #84]	; 0x54
 801748e:	89a3      	ldrh	r3, [r4, #12]
 8017490:	075a      	lsls	r2, r3, #29
 8017492:	d505      	bpl.n	80174a0 <__sflush_r+0x48>
 8017494:	6863      	ldr	r3, [r4, #4]
 8017496:	1ac0      	subs	r0, r0, r3
 8017498:	6b63      	ldr	r3, [r4, #52]	; 0x34
 801749a:	b10b      	cbz	r3, 80174a0 <__sflush_r+0x48>
 801749c:	6c23      	ldr	r3, [r4, #64]	; 0x40
 801749e:	1ac0      	subs	r0, r0, r3
 80174a0:	2300      	movs	r3, #0
 80174a2:	4602      	mov	r2, r0
 80174a4:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80174a6:	6a21      	ldr	r1, [r4, #32]
 80174a8:	4628      	mov	r0, r5
 80174aa:	47b0      	blx	r6
 80174ac:	1c43      	adds	r3, r0, #1
 80174ae:	89a3      	ldrh	r3, [r4, #12]
 80174b0:	d106      	bne.n	80174c0 <__sflush_r+0x68>
 80174b2:	6829      	ldr	r1, [r5, #0]
 80174b4:	291d      	cmp	r1, #29
 80174b6:	d848      	bhi.n	801754a <__sflush_r+0xf2>
 80174b8:	4a29      	ldr	r2, [pc, #164]	; (8017560 <__sflush_r+0x108>)
 80174ba:	40ca      	lsrs	r2, r1
 80174bc:	07d6      	lsls	r6, r2, #31
 80174be:	d544      	bpl.n	801754a <__sflush_r+0xf2>
 80174c0:	2200      	movs	r2, #0
 80174c2:	6062      	str	r2, [r4, #4]
 80174c4:	6922      	ldr	r2, [r4, #16]
 80174c6:	04d9      	lsls	r1, r3, #19
 80174c8:	6022      	str	r2, [r4, #0]
 80174ca:	d504      	bpl.n	80174d6 <__sflush_r+0x7e>
 80174cc:	1c42      	adds	r2, r0, #1
 80174ce:	d101      	bne.n	80174d4 <__sflush_r+0x7c>
 80174d0:	682b      	ldr	r3, [r5, #0]
 80174d2:	b903      	cbnz	r3, 80174d6 <__sflush_r+0x7e>
 80174d4:	6560      	str	r0, [r4, #84]	; 0x54
 80174d6:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80174d8:	602f      	str	r7, [r5, #0]
 80174da:	2900      	cmp	r1, #0
 80174dc:	d0c9      	beq.n	8017472 <__sflush_r+0x1a>
 80174de:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80174e2:	4299      	cmp	r1, r3
 80174e4:	d002      	beq.n	80174ec <__sflush_r+0x94>
 80174e6:	4628      	mov	r0, r5
 80174e8:	f7fd fbe4 	bl	8014cb4 <_free_r>
 80174ec:	2000      	movs	r0, #0
 80174ee:	6360      	str	r0, [r4, #52]	; 0x34
 80174f0:	e7c0      	b.n	8017474 <__sflush_r+0x1c>
 80174f2:	2301      	movs	r3, #1
 80174f4:	4628      	mov	r0, r5
 80174f6:	47b0      	blx	r6
 80174f8:	1c41      	adds	r1, r0, #1
 80174fa:	d1c8      	bne.n	801748e <__sflush_r+0x36>
 80174fc:	682b      	ldr	r3, [r5, #0]
 80174fe:	2b00      	cmp	r3, #0
 8017500:	d0c5      	beq.n	801748e <__sflush_r+0x36>
 8017502:	2b1d      	cmp	r3, #29
 8017504:	d001      	beq.n	801750a <__sflush_r+0xb2>
 8017506:	2b16      	cmp	r3, #22
 8017508:	d101      	bne.n	801750e <__sflush_r+0xb6>
 801750a:	602f      	str	r7, [r5, #0]
 801750c:	e7b1      	b.n	8017472 <__sflush_r+0x1a>
 801750e:	89a3      	ldrh	r3, [r4, #12]
 8017510:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8017514:	81a3      	strh	r3, [r4, #12]
 8017516:	e7ad      	b.n	8017474 <__sflush_r+0x1c>
 8017518:	690f      	ldr	r7, [r1, #16]
 801751a:	2f00      	cmp	r7, #0
 801751c:	d0a9      	beq.n	8017472 <__sflush_r+0x1a>
 801751e:	0793      	lsls	r3, r2, #30
 8017520:	bf18      	it	ne
 8017522:	2300      	movne	r3, #0
 8017524:	680e      	ldr	r6, [r1, #0]
 8017526:	bf08      	it	eq
 8017528:	694b      	ldreq	r3, [r1, #20]
 801752a:	eba6 0807 	sub.w	r8, r6, r7
 801752e:	600f      	str	r7, [r1, #0]
 8017530:	608b      	str	r3, [r1, #8]
 8017532:	f1b8 0f00 	cmp.w	r8, #0
 8017536:	dd9c      	ble.n	8017472 <__sflush_r+0x1a>
 8017538:	4643      	mov	r3, r8
 801753a:	463a      	mov	r2, r7
 801753c:	6a21      	ldr	r1, [r4, #32]
 801753e:	4628      	mov	r0, r5
 8017540:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8017542:	47b0      	blx	r6
 8017544:	2800      	cmp	r0, #0
 8017546:	dc06      	bgt.n	8017556 <__sflush_r+0xfe>
 8017548:	89a3      	ldrh	r3, [r4, #12]
 801754a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 801754e:	81a3      	strh	r3, [r4, #12]
 8017550:	f04f 30ff 	mov.w	r0, #4294967295
 8017554:	e78e      	b.n	8017474 <__sflush_r+0x1c>
 8017556:	4407      	add	r7, r0
 8017558:	eba8 0800 	sub.w	r8, r8, r0
 801755c:	e7e9      	b.n	8017532 <__sflush_r+0xda>
 801755e:	bf00      	nop
 8017560:	20400001 	.word	0x20400001

08017564 <_fflush_r>:
 8017564:	b538      	push	{r3, r4, r5, lr}
 8017566:	690b      	ldr	r3, [r1, #16]
 8017568:	4605      	mov	r5, r0
 801756a:	460c      	mov	r4, r1
 801756c:	b1db      	cbz	r3, 80175a6 <_fflush_r+0x42>
 801756e:	b118      	cbz	r0, 8017578 <_fflush_r+0x14>
 8017570:	6983      	ldr	r3, [r0, #24]
 8017572:	b90b      	cbnz	r3, 8017578 <_fflush_r+0x14>
 8017574:	f7ff f804 	bl	8016580 <__sinit>
 8017578:	4b0c      	ldr	r3, [pc, #48]	; (80175ac <_fflush_r+0x48>)
 801757a:	429c      	cmp	r4, r3
 801757c:	d109      	bne.n	8017592 <_fflush_r+0x2e>
 801757e:	686c      	ldr	r4, [r5, #4]
 8017580:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8017584:	b17b      	cbz	r3, 80175a6 <_fflush_r+0x42>
 8017586:	4621      	mov	r1, r4
 8017588:	4628      	mov	r0, r5
 801758a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 801758e:	f7ff bf63 	b.w	8017458 <__sflush_r>
 8017592:	4b07      	ldr	r3, [pc, #28]	; (80175b0 <_fflush_r+0x4c>)
 8017594:	429c      	cmp	r4, r3
 8017596:	d101      	bne.n	801759c <_fflush_r+0x38>
 8017598:	68ac      	ldr	r4, [r5, #8]
 801759a:	e7f1      	b.n	8017580 <_fflush_r+0x1c>
 801759c:	4b05      	ldr	r3, [pc, #20]	; (80175b4 <_fflush_r+0x50>)
 801759e:	429c      	cmp	r4, r3
 80175a0:	bf08      	it	eq
 80175a2:	68ec      	ldreq	r4, [r5, #12]
 80175a4:	e7ec      	b.n	8017580 <_fflush_r+0x1c>
 80175a6:	2000      	movs	r0, #0
 80175a8:	bd38      	pop	{r3, r4, r5, pc}
 80175aa:	bf00      	nop
 80175ac:	08018bf0 	.word	0x08018bf0
 80175b0:	08018c10 	.word	0x08018c10
 80175b4:	08018bd0 	.word	0x08018bd0

080175b8 <_lseek_r>:
 80175b8:	b538      	push	{r3, r4, r5, lr}
 80175ba:	4605      	mov	r5, r0
 80175bc:	4608      	mov	r0, r1
 80175be:	4611      	mov	r1, r2
 80175c0:	2200      	movs	r2, #0
 80175c2:	4c05      	ldr	r4, [pc, #20]	; (80175d8 <_lseek_r+0x20>)
 80175c4:	6022      	str	r2, [r4, #0]
 80175c6:	461a      	mov	r2, r3
 80175c8:	f7eb fa3f 	bl	8002a4a <_lseek>
 80175cc:	1c43      	adds	r3, r0, #1
 80175ce:	d102      	bne.n	80175d6 <_lseek_r+0x1e>
 80175d0:	6823      	ldr	r3, [r4, #0]
 80175d2:	b103      	cbz	r3, 80175d6 <_lseek_r+0x1e>
 80175d4:	602b      	str	r3, [r5, #0]
 80175d6:	bd38      	pop	{r3, r4, r5, pc}
 80175d8:	2000830c 	.word	0x2000830c

080175dc <__swhatbuf_r>:
 80175dc:	b570      	push	{r4, r5, r6, lr}
 80175de:	460e      	mov	r6, r1
 80175e0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80175e4:	b096      	sub	sp, #88	; 0x58
 80175e6:	2900      	cmp	r1, #0
 80175e8:	4614      	mov	r4, r2
 80175ea:	461d      	mov	r5, r3
 80175ec:	da07      	bge.n	80175fe <__swhatbuf_r+0x22>
 80175ee:	2300      	movs	r3, #0
 80175f0:	602b      	str	r3, [r5, #0]
 80175f2:	89b3      	ldrh	r3, [r6, #12]
 80175f4:	061a      	lsls	r2, r3, #24
 80175f6:	d410      	bmi.n	801761a <__swhatbuf_r+0x3e>
 80175f8:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80175fc:	e00e      	b.n	801761c <__swhatbuf_r+0x40>
 80175fe:	466a      	mov	r2, sp
 8017600:	f000 f8a2 	bl	8017748 <_fstat_r>
 8017604:	2800      	cmp	r0, #0
 8017606:	dbf2      	blt.n	80175ee <__swhatbuf_r+0x12>
 8017608:	9a01      	ldr	r2, [sp, #4]
 801760a:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 801760e:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8017612:	425a      	negs	r2, r3
 8017614:	415a      	adcs	r2, r3
 8017616:	602a      	str	r2, [r5, #0]
 8017618:	e7ee      	b.n	80175f8 <__swhatbuf_r+0x1c>
 801761a:	2340      	movs	r3, #64	; 0x40
 801761c:	2000      	movs	r0, #0
 801761e:	6023      	str	r3, [r4, #0]
 8017620:	b016      	add	sp, #88	; 0x58
 8017622:	bd70      	pop	{r4, r5, r6, pc}

08017624 <__smakebuf_r>:
 8017624:	898b      	ldrh	r3, [r1, #12]
 8017626:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8017628:	079d      	lsls	r5, r3, #30
 801762a:	4606      	mov	r6, r0
 801762c:	460c      	mov	r4, r1
 801762e:	d507      	bpl.n	8017640 <__smakebuf_r+0x1c>
 8017630:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8017634:	6023      	str	r3, [r4, #0]
 8017636:	6123      	str	r3, [r4, #16]
 8017638:	2301      	movs	r3, #1
 801763a:	6163      	str	r3, [r4, #20]
 801763c:	b002      	add	sp, #8
 801763e:	bd70      	pop	{r4, r5, r6, pc}
 8017640:	ab01      	add	r3, sp, #4
 8017642:	466a      	mov	r2, sp
 8017644:	f7ff ffca 	bl	80175dc <__swhatbuf_r>
 8017648:	9900      	ldr	r1, [sp, #0]
 801764a:	4605      	mov	r5, r0
 801764c:	4630      	mov	r0, r6
 801764e:	f7fd fb7d 	bl	8014d4c <_malloc_r>
 8017652:	b948      	cbnz	r0, 8017668 <__smakebuf_r+0x44>
 8017654:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8017658:	059a      	lsls	r2, r3, #22
 801765a:	d4ef      	bmi.n	801763c <__smakebuf_r+0x18>
 801765c:	f023 0303 	bic.w	r3, r3, #3
 8017660:	f043 0302 	orr.w	r3, r3, #2
 8017664:	81a3      	strh	r3, [r4, #12]
 8017666:	e7e3      	b.n	8017630 <__smakebuf_r+0xc>
 8017668:	4b0d      	ldr	r3, [pc, #52]	; (80176a0 <__smakebuf_r+0x7c>)
 801766a:	62b3      	str	r3, [r6, #40]	; 0x28
 801766c:	89a3      	ldrh	r3, [r4, #12]
 801766e:	6020      	str	r0, [r4, #0]
 8017670:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8017674:	81a3      	strh	r3, [r4, #12]
 8017676:	9b00      	ldr	r3, [sp, #0]
 8017678:	6120      	str	r0, [r4, #16]
 801767a:	6163      	str	r3, [r4, #20]
 801767c:	9b01      	ldr	r3, [sp, #4]
 801767e:	b15b      	cbz	r3, 8017698 <__smakebuf_r+0x74>
 8017680:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8017684:	4630      	mov	r0, r6
 8017686:	f000 f871 	bl	801776c <_isatty_r>
 801768a:	b128      	cbz	r0, 8017698 <__smakebuf_r+0x74>
 801768c:	89a3      	ldrh	r3, [r4, #12]
 801768e:	f023 0303 	bic.w	r3, r3, #3
 8017692:	f043 0301 	orr.w	r3, r3, #1
 8017696:	81a3      	strh	r3, [r4, #12]
 8017698:	89a3      	ldrh	r3, [r4, #12]
 801769a:	431d      	orrs	r5, r3
 801769c:	81a5      	strh	r5, [r4, #12]
 801769e:	e7cd      	b.n	801763c <__smakebuf_r+0x18>
 80176a0:	08016549 	.word	0x08016549

080176a4 <memmove>:
 80176a4:	4288      	cmp	r0, r1
 80176a6:	b510      	push	{r4, lr}
 80176a8:	eb01 0302 	add.w	r3, r1, r2
 80176ac:	d807      	bhi.n	80176be <memmove+0x1a>
 80176ae:	1e42      	subs	r2, r0, #1
 80176b0:	4299      	cmp	r1, r3
 80176b2:	d00a      	beq.n	80176ca <memmove+0x26>
 80176b4:	f811 4b01 	ldrb.w	r4, [r1], #1
 80176b8:	f802 4f01 	strb.w	r4, [r2, #1]!
 80176bc:	e7f8      	b.n	80176b0 <memmove+0xc>
 80176be:	4283      	cmp	r3, r0
 80176c0:	d9f5      	bls.n	80176ae <memmove+0xa>
 80176c2:	1881      	adds	r1, r0, r2
 80176c4:	1ad2      	subs	r2, r2, r3
 80176c6:	42d3      	cmn	r3, r2
 80176c8:	d100      	bne.n	80176cc <memmove+0x28>
 80176ca:	bd10      	pop	{r4, pc}
 80176cc:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 80176d0:	f801 4d01 	strb.w	r4, [r1, #-1]!
 80176d4:	e7f7      	b.n	80176c6 <memmove+0x22>

080176d6 <_realloc_r>:
 80176d6:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80176d8:	4607      	mov	r7, r0
 80176da:	4614      	mov	r4, r2
 80176dc:	460e      	mov	r6, r1
 80176de:	b921      	cbnz	r1, 80176ea <_realloc_r+0x14>
 80176e0:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 80176e4:	4611      	mov	r1, r2
 80176e6:	f7fd bb31 	b.w	8014d4c <_malloc_r>
 80176ea:	b922      	cbnz	r2, 80176f6 <_realloc_r+0x20>
 80176ec:	f7fd fae2 	bl	8014cb4 <_free_r>
 80176f0:	4625      	mov	r5, r4
 80176f2:	4628      	mov	r0, r5
 80176f4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80176f6:	f000 f849 	bl	801778c <_malloc_usable_size_r>
 80176fa:	42a0      	cmp	r0, r4
 80176fc:	d20f      	bcs.n	801771e <_realloc_r+0x48>
 80176fe:	4621      	mov	r1, r4
 8017700:	4638      	mov	r0, r7
 8017702:	f7fd fb23 	bl	8014d4c <_malloc_r>
 8017706:	4605      	mov	r5, r0
 8017708:	2800      	cmp	r0, #0
 801770a:	d0f2      	beq.n	80176f2 <_realloc_r+0x1c>
 801770c:	4631      	mov	r1, r6
 801770e:	4622      	mov	r2, r4
 8017710:	f7fd fabd 	bl	8014c8e <memcpy>
 8017714:	4631      	mov	r1, r6
 8017716:	4638      	mov	r0, r7
 8017718:	f7fd facc 	bl	8014cb4 <_free_r>
 801771c:	e7e9      	b.n	80176f2 <_realloc_r+0x1c>
 801771e:	4635      	mov	r5, r6
 8017720:	e7e7      	b.n	80176f2 <_realloc_r+0x1c>
	...

08017724 <_read_r>:
 8017724:	b538      	push	{r3, r4, r5, lr}
 8017726:	4605      	mov	r5, r0
 8017728:	4608      	mov	r0, r1
 801772a:	4611      	mov	r1, r2
 801772c:	2200      	movs	r2, #0
 801772e:	4c05      	ldr	r4, [pc, #20]	; (8017744 <_read_r+0x20>)
 8017730:	6022      	str	r2, [r4, #0]
 8017732:	461a      	mov	r2, r3
 8017734:	f7eb f92c 	bl	8002990 <_read>
 8017738:	1c43      	adds	r3, r0, #1
 801773a:	d102      	bne.n	8017742 <_read_r+0x1e>
 801773c:	6823      	ldr	r3, [r4, #0]
 801773e:	b103      	cbz	r3, 8017742 <_read_r+0x1e>
 8017740:	602b      	str	r3, [r5, #0]
 8017742:	bd38      	pop	{r3, r4, r5, pc}
 8017744:	2000830c 	.word	0x2000830c

08017748 <_fstat_r>:
 8017748:	b538      	push	{r3, r4, r5, lr}
 801774a:	2300      	movs	r3, #0
 801774c:	4c06      	ldr	r4, [pc, #24]	; (8017768 <_fstat_r+0x20>)
 801774e:	4605      	mov	r5, r0
 8017750:	4608      	mov	r0, r1
 8017752:	4611      	mov	r1, r2
 8017754:	6023      	str	r3, [r4, #0]
 8017756:	f7eb f95f 	bl	8002a18 <_fstat>
 801775a:	1c43      	adds	r3, r0, #1
 801775c:	d102      	bne.n	8017764 <_fstat_r+0x1c>
 801775e:	6823      	ldr	r3, [r4, #0]
 8017760:	b103      	cbz	r3, 8017764 <_fstat_r+0x1c>
 8017762:	602b      	str	r3, [r5, #0]
 8017764:	bd38      	pop	{r3, r4, r5, pc}
 8017766:	bf00      	nop
 8017768:	2000830c 	.word	0x2000830c

0801776c <_isatty_r>:
 801776c:	b538      	push	{r3, r4, r5, lr}
 801776e:	2300      	movs	r3, #0
 8017770:	4c05      	ldr	r4, [pc, #20]	; (8017788 <_isatty_r+0x1c>)
 8017772:	4605      	mov	r5, r0
 8017774:	4608      	mov	r0, r1
 8017776:	6023      	str	r3, [r4, #0]
 8017778:	f7eb f95d 	bl	8002a36 <_isatty>
 801777c:	1c43      	adds	r3, r0, #1
 801777e:	d102      	bne.n	8017786 <_isatty_r+0x1a>
 8017780:	6823      	ldr	r3, [r4, #0]
 8017782:	b103      	cbz	r3, 8017786 <_isatty_r+0x1a>
 8017784:	602b      	str	r3, [r5, #0]
 8017786:	bd38      	pop	{r3, r4, r5, pc}
 8017788:	2000830c 	.word	0x2000830c

0801778c <_malloc_usable_size_r>:
 801778c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8017790:	1f18      	subs	r0, r3, #4
 8017792:	2b00      	cmp	r3, #0
 8017794:	bfbc      	itt	lt
 8017796:	580b      	ldrlt	r3, [r1, r0]
 8017798:	18c0      	addlt	r0, r0, r3
 801779a:	4770      	bx	lr

0801779c <_init>:
 801779c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801779e:	bf00      	nop
 80177a0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80177a2:	bc08      	pop	{r3}
 80177a4:	469e      	mov	lr, r3
 80177a6:	4770      	bx	lr

080177a8 <_fini>:
 80177a8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80177aa:	bf00      	nop
 80177ac:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80177ae:	bc08      	pop	{r3}
 80177b0:	469e      	mov	lr, r3
 80177b2:	4770      	bx	lr
