// Seed: 2951715803
module module_0 (
    output tri0 id_0
);
  uwire id_2;
  assign id_2 = 1 - $display(id_2);
  assign module_2.type_4 = 0;
  wor id_3;
  always id_0 = id_3;
endmodule
module module_1 (
    output logic id_0,
    input tri1 id_1,
    output supply0 id_2
);
  id_4 :
  assert property (@(id_1) 1)
  else;
  notif1 primCall (id_2, id_4, id_1);
  module_0 modCall_1 (id_2);
  assign modCall_1.id_3 = 0;
  tri0 id_5 = id_1 > id_1;
  assign id_2 = (id_1);
  wand id_6;
  assign id_6 = 1;
  final id_0 <= 1;
endmodule
module module_2 (
    input  wire  id_0,
    output tri   id_1,
    input  tri   id_2,
    output uwire id_3,
    output wor   id_4,
    output wor   id_5,
    input  tri   id_6
);
  wire id_8;
  module_0 modCall_1 (id_1);
endmodule
