#-----------------------------------------------------------
# Vivado v2017.2 (64-bit)
# SW Build 1909853 on Thu Jun 15 18:39:10 MDT 2017
# IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
# Start of session at: Sun Apr 28 22:35:16 2019
# Process ID: 29856
# Current directory: /root/repo/new/ECE1373_GhostSynth/modules/latcherfloat/latcherfloat/solution1/impl/verilog
# Command line: vivado -notrace -mode batch -source run_vivadosyn.tcl
# Log file: /root/repo/new/ECE1373_GhostSynth/modules/latcherfloat/latcherfloat/solution1/impl/verilog/vivado.log
# Journal file: /root/repo/new/ECE1373_GhostSynth/modules/latcherfloat/latcherfloat/solution1/impl/verilog/vivado.jou
#-----------------------------------------------------------
source run_vivadosyn.tcl -notrace
[Sun Apr 28 22:35:26 2019] Launched synth_1...
Run output will be captured here: /root/repo/new/ECE1373_GhostSynth/modules/latcherfloat/latcherfloat/solution1/impl/verilog/project.runs/synth_1/runme.log
[Sun Apr 28 22:35:26 2019] Waiting for synth_1 to finish...

*** Running vivado
    with args -log latcherfloatlatcherfloat.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source latcherfloatlatcherfloat.tcl


****** Vivado v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:10 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source latcherfloatlatcherfloat.tcl -notrace
Command: synth_design -top latcherfloatlatcherfloat -part xc7z100ffv900-1 -no_iobuf -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z100-ffv900'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z100-ffv900'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 29935 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1191.949 ; gain = 76.996 ; free physical = 1554 ; free virtual = 26576
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'latcherfloatlatcherfloat' [/root/repo/new/ECE1373_GhostSynth/modules/latcherfloat/latcherfloat/solution1/impl/verilog/latcherfloatlatcherfloat.v:12]
INFO: [Synth 8-638] synthesizing module 'latcherfloatBlock_proc' [/root/repo/new/ECE1373_GhostSynth/modules/latcherfloat/latcherfloat/solution1/impl/verilog/latcherfloatBlock_proc.v:10]
	Parameter ap_ST_fsm_state1 bound to: 1'b1 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/root/repo/new/ECE1373_GhostSynth/modules/latcherfloat/latcherfloat/solution1/impl/verilog/latcherfloatBlock_proc.v:51]
WARNING: [Synth 8-6014] Unused sequential element in_V_TDATA_blk_n_reg was removed.  [/root/repo/new/ECE1373_GhostSynth/modules/latcherfloat/latcherfloat/solution1/impl/verilog/latcherfloatBlock_proc.v:167]
WARNING: [Synth 8-6014] Unused sequential element out_V_TDATA_blk_n_reg was removed.  [/root/repo/new/ECE1373_GhostSynth/modules/latcherfloat/latcherfloat/solution1/impl/verilog/latcherfloatBlock_proc.v:183]
WARNING: [Synth 8-6014] Unused sequential element ap_block_state1_reg was removed.  [/root/repo/new/ECE1373_GhostSynth/modules/latcherfloat/latcherfloat/solution1/impl/verilog/latcherfloatBlock_proc.v:211]
INFO: [Synth 8-256] done synthesizing module 'latcherfloatBlock_proc' (1#1) [/root/repo/new/ECE1373_GhostSynth/modules/latcherfloat/latcherfloat/solution1/impl/verilog/latcherfloatBlock_proc.v:10]
INFO: [Synth 8-256] done synthesizing module 'latcherfloatlatcherfloat' (2#1) [/root/repo/new/ECE1373_GhostSynth/modules/latcherfloat/latcherfloat/solution1/impl/verilog/latcherfloatlatcherfloat.v:12]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1232.449 ; gain = 117.496 ; free physical = 1565 ; free virtual = 26587
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1232.449 ; gain = 117.496 ; free physical = 1565 ; free virtual = 26587
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z100ffv900-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/root/repo/new/ECE1373_GhostSynth/modules/latcherfloat/latcherfloat/solution1/impl/verilog/latcherfloatlatcherfloat.xdc]
Finished Parsing XDC File [/root/repo/new/ECE1373_GhostSynth/modules/latcherfloat/latcherfloat/solution1/impl/verilog/latcherfloatlatcherfloat.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 1635.340 ; gain = 0.000 ; free physical = 1242 ; free virtual = 26258
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 1635.340 ; gain = 520.387 ; free physical = 1318 ; free virtual = 26344
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z100ffv900-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 1635.340 ; gain = 520.387 ; free physical = 1318 ; free virtual = 26344
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 1635.340 ; gain = 520.387 ; free physical = 1320 ; free virtual = 26345
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 1635.340 ; gain = 520.387 ; free physical = 1311 ; free virtual = 26336
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module latcherfloatBlock_proc 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 2020 (col length:140)
BRAMs: 1510 (col length: RAMB18 140 RAMB36 70)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\Block_proc_U0/ap_CS_fsm_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Block_proc_U0/ap_done_reg_reg )
WARNING: [Synth 8-3332] Sequential element (Block_proc_U0/ap_done_reg_reg) is unused and will be removed from module latcherfloatlatcherfloat.
WARNING: [Synth 8-3332] Sequential element (Block_proc_U0/ap_CS_fsm_reg[0]) is unused and will be removed from module latcherfloatlatcherfloat.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 1635.340 ; gain = 520.387 ; free physical = 1302 ; free virtual = 26327
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:23 ; elapsed = 00:00:23 . Memory (MB): peak = 1635.340 ; gain = 520.387 ; free physical = 1173 ; free virtual = 26196
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:23 ; elapsed = 00:00:23 . Memory (MB): peak = 1635.340 ; gain = 520.387 ; free physical = 1172 ; free virtual = 26195
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:23 ; elapsed = 00:00:23 . Memory (MB): peak = 1635.340 ; gain = 520.387 ; free physical = 1172 ; free virtual = 26195
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 1635.340 ; gain = 520.387 ; free physical = 1172 ; free virtual = 26195
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 1635.340 ; gain = 520.387 ; free physical = 1172 ; free virtual = 26195
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 1635.340 ; gain = 520.387 ; free physical = 1172 ; free virtual = 26195
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 1635.340 ; gain = 520.387 ; free physical = 1172 ; free virtual = 26195
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 1635.340 ; gain = 520.387 ; free physical = 1172 ; free virtual = 26195
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 1635.340 ; gain = 520.387 ; free physical = 1172 ; free virtual = 26195
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT3 |     1|
|2     |LUT4 |     3|
|3     |LUT5 |     1|
|4     |FDRE |    35|
+------+-----+------+

Report Instance Areas: 
+------+----------------+-----------------------+------+
|      |Instance        |Module                 |Cells |
+------+----------------+-----------------------+------+
|1     |top             |                       |    40|
|2     |  Block_proc_U0 |latcherfloatBlock_proc |    40|
+------+----------------+-----------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 1635.340 ; gain = 520.387 ; free physical = 1172 ; free virtual = 26195
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 2 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 1635.340 ; gain = 117.496 ; free physical = 1229 ; free virtual = 26252
Synthesis Optimization Complete : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 1635.348 ; gain = 520.387 ; free physical = 1229 ; free virtual = 26252
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

15 Infos, 5 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:25 ; elapsed = 00:00:25 . Memory (MB): peak = 1635.348 ; gain = 546.117 ; free physical = 1190 ; free virtual = 26213
INFO: [Common 17-1381] The checkpoint '/root/repo/new/ECE1373_GhostSynth/modules/latcherfloat/latcherfloat/solution1/impl/verilog/project.runs/synth_1/latcherfloatlatcherfloat.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.04 . Memory (MB): peak = 1659.352 ; gain = 0.000 ; free physical = 1191 ; free virtual = 26214
INFO: [Common 17-206] Exiting Vivado at Sun Apr 28 22:36:02 2019...
[Sun Apr 28 22:36:03 2019] synth_1 finished
wait_on_run: Time (s): cpu = 00:00:00.14 ; elapsed = 00:00:37 . Memory (MB): peak = 1122.555 ; gain = 8.000 ; free physical = 1810 ; free virtual = 26833
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7z100ffv900-1
INFO: [Project 1-479] Netlist was created with Vivado 2017.2
INFO: [Device 21-403] Loading part xc7z100ffv900-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/root/repo/new/ECE1373_GhostSynth/modules/latcherfloat/latcherfloat/solution1/impl/verilog/latcherfloatlatcherfloat.xdc]
INFO: [Vivado 12-4761] HD.CLK_SRC property is set on port ap_clk. The net connecting to the port drives either clock PIN or hierarchical black box. Use the create_clock constraint to create a clock on this port prior to setting HD.CLK_SRC.  [/root/repo/new/ECE1373_GhostSynth/modules/latcherfloat/latcherfloat/solution1/impl/verilog/latcherfloatlatcherfloat.xdc:2]
Finished Parsing XDC File [/root/repo/new/ECE1373_GhostSynth/modules/latcherfloat/latcherfloat/solution1/impl/verilog/latcherfloatlatcherfloat.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1484.871 ; gain = 362.316 ; free physical = 1449 ; free virtual = 26487
report_utilization: Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.07 . Memory (MB): peak = 1484.871 ; gain = 0.000 ; free physical = 1449 ; free virtual = 26487
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
report_timing: Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 2006.434 ; gain = 521.562 ; free physical = 1041 ; free virtual = 26067


Implementation tool: Xilinx Vivado v.2017.2
Project:             latcherfloat
Solution:            solution1
Device target:       xc7z100ffv900-1
Report date:         Sun Apr 28 22:36:23 UTC 2019

#=== Post-Synthesis Resource usage ===
SLICE:            0
LUT:              3
FF:              35
DSP:              0
BRAM:             0
SRL:              0
#=== Final timing ===
CP required:    10.000
CP achieved post-synthesis:    1.695
Timing met
INFO: [Common 17-206] Exiting Vivado at Sun Apr 28 22:36:23 2019...
