Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Fri Feb 21 01:33:12 2025
| Host         : DESKTOP-OLJFD8P running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file ALU_74LS181_timing_summary_routed.rpt -pb ALU_74LS181_timing_summary_routed.pb -rpx ALU_74LS181_timing_summary_routed.rpx -warn_on_violation
| Design       : ALU_74LS181
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                     Violations  
---------  ----------------  ------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell     1           
TIMING-20  Warning           Non-clocked latch               5           
LATCH-1    Advisory          Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (6)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (6)
5. checking no_input_delay (14)
6. checking no_output_delay (3)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (6)
------------------------
 There is 1 register/latch pin with no clock driven by root clock pin: clk (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: M_sync_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (6)
------------------------------------------------
 There are 6 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (14)
-------------------------------
 There are 14 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (3)
-------------------------------
 There are 3 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                   14          inf        0.000                      0                   14           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            14 Endpoints
Min Delay            14 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 S[1]
                            (input port)
  Destination:            G
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.853ns  (logic 5.325ns (38.438%)  route 8.528ns (61.562%))
  Logic Levels:           5  (IBUF=1 LUT4=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T3                                                0.000     0.000 r  S[1] (IN)
                         net (fo=0)                   0.000     0.000    S[1]
    T3                   IBUF (Prop_ibuf_I_O)         1.452     1.452 r  S_IBUF[1]_inst/O
                         net (fo=20, routed)          4.683     6.136    S_IBUF[1]
    SLICE_X0Y11          LUT6 (Prop_lut6_I1_O)        0.124     6.260 f  Carry_reg[3]_i_2/O
                         net (fo=2, routed)           1.124     7.384    p_8_in
    SLICE_X2Y12          LUT4 (Prop_lut4_I3_O)        0.124     7.508 f  G_OBUF_inst_i_2/O
                         net (fo=1, routed)           0.648     8.156    G_OBUF_inst_i_2_n_0
    SLICE_X1Y12          LUT6 (Prop_lut6_I0_O)        0.124     8.280 r  G_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.073    10.352    G_OBUF
    V14                  OBUF (Prop_obuf_I_O)         3.501    13.853 r  G_OBUF_inst/O
                         net (fo=0)                   0.000    13.853    G
    V14                                                               r  G (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 S[2]
                            (input port)
  Destination:            AeqB
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.245ns  (logic 5.607ns (42.335%)  route 7.638ns (57.665%))
  Logic Levels:           5  (IBUF=1 LUT6=2 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T2                                                0.000     0.000 r  S[2] (IN)
                         net (fo=0)                   0.000     0.000    S[2]
    T2                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  S_IBUF[2]_inst/O
                         net (fo=20, routed)          4.776     6.234    S_IBUF[2]
    SLICE_X0Y13          LUT6 (Prop_lut6_I0_O)        0.124     6.358 f  F_OBUF[2]_inst_i_2/O
                         net (fo=1, routed)           0.000     6.358    F_OBUF[2]_inst_i_2_n_0
    SLICE_X0Y13          MUXF7 (Prop_muxf7_I0_O)      0.212     6.570 f  F_OBUF[2]_inst_i_1/O
                         net (fo=2, routed)           0.988     7.558    F_OBUF[2]
    SLICE_X0Y11          LUT6 (Prop_lut6_I1_O)        0.299     7.857 r  AeqB_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.874     9.731    AeqB_OBUF
    U15                  OBUF (Prop_obuf_I_O)         3.514    13.245 r  AeqB_OBUF_inst/O
                         net (fo=0)                   0.000    13.245    AeqB
    U15                                                               r  AeqB (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 S[1]
                            (input port)
  Destination:            P
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.873ns  (logic 5.330ns (41.408%)  route 7.542ns (58.592%))
  Logic Levels:           5  (IBUF=1 LUT4=2 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T3                                                0.000     0.000 r  S[1] (IN)
                         net (fo=0)                   0.000     0.000    S[1]
    T3                   IBUF (Prop_ibuf_I_O)         1.452     1.452 r  S_IBUF[1]_inst/O
                         net (fo=20, routed)          4.298     5.750    S_IBUF[1]
    SLICE_X1Y12          LUT4 (Prop_lut4_I2_O)        0.124     5.874 f  P_OBUF_inst_i_6/O
                         net (fo=1, routed)           0.670     6.545    P_OBUF_inst_i_6_n_0
    SLICE_X1Y12          LUT6 (Prop_lut6_I4_O)        0.124     6.669 f  P_OBUF_inst_i_4/O
                         net (fo=2, routed)           0.513     7.181    p_28_in
    SLICE_X0Y12          LUT4 (Prop_lut4_I2_O)        0.124     7.305 r  P_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.061     9.367    P_OBUF
    U14                  OBUF (Prop_obuf_I_O)         3.506    12.873 r  P_OBUF_inst/O
                         net (fo=0)                   0.000    12.873    P
    U14                                                               r  P (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 M
                            (input port)
  Destination:            F[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.401ns  (logic 5.514ns (44.469%)  route 6.886ns (55.531%))
  Logic Levels:           4  (IBUF=1 LUT6=1 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W2                                                0.000     0.000 r  M (IN)
                         net (fo=0)                   0.000     0.000    M
    W2                   IBUF (Prop_ibuf_I_O)         1.469     1.469 r  M_IBUF_inst/O
                         net (fo=19, routed)          4.163     5.632    M_IBUF
    SLICE_X0Y12          LUT6 (Prop_lut6_I5_O)        0.124     5.756 r  F_OBUF[1]_inst_i_3/O
                         net (fo=1, routed)           0.000     5.756    F_OBUF[1]_inst_i_3_n_0
    SLICE_X0Y12          MUXF7 (Prop_muxf7_I1_O)      0.217     5.973 r  F_OBUF[1]_inst_i_1/O
                         net (fo=2, routed)           2.723     8.696    F_OBUF[1]
    E19                  OBUF (Prop_obuf_I_O)         3.705    12.401 r  F_OBUF[1]_inst/O
                         net (fo=0)                   0.000    12.401    F[1]
    E19                                                               r  F[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 S[2]
                            (input port)
  Destination:            F[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.137ns  (logic 5.470ns (45.069%)  route 6.667ns (54.931%))
  Logic Levels:           4  (IBUF=1 LUT6=1 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T2                                                0.000     0.000 r  S[2] (IN)
                         net (fo=0)                   0.000     0.000    S[2]
    T2                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  S_IBUF[2]_inst/O
                         net (fo=20, routed)          4.776     6.234    S_IBUF[2]
    SLICE_X0Y13          LUT6 (Prop_lut6_I0_O)        0.124     6.358 r  F_OBUF[2]_inst_i_2/O
                         net (fo=1, routed)           0.000     6.358    F_OBUF[2]_inst_i_2_n_0
    SLICE_X0Y13          MUXF7 (Prop_muxf7_I0_O)      0.212     6.570 r  F_OBUF[2]_inst_i_1/O
                         net (fo=2, routed)           1.890     8.461    F_OBUF[2]
    U19                  OBUF (Prop_obuf_I_O)         3.676    12.137 r  F_OBUF[2]_inst/O
                         net (fo=0)                   0.000    12.137    F[2]
    U19                                                               r  F[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 S[1]
                            (input port)
  Destination:            F[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.876ns  (logic 5.473ns (46.083%)  route 6.403ns (53.917%))
  Logic Levels:           4  (IBUF=1 LUT6=1 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T3                                                0.000     0.000 r  S[1] (IN)
                         net (fo=0)                   0.000     0.000    S[1]
    T3                   IBUF (Prop_ibuf_I_O)         1.452     1.452 r  S_IBUF[1]_inst/O
                         net (fo=20, routed)          4.472     5.925    S_IBUF[1]
    SLICE_X1Y11          LUT6 (Prop_lut6_I1_O)        0.124     6.049 r  F_OBUF[0]_inst_i_3/O
                         net (fo=1, routed)           0.000     6.049    F_OBUF[0]_inst_i_3_n_0
    SLICE_X1Y11          MUXF7 (Prop_muxf7_I1_O)      0.217     6.266 r  F_OBUF[0]_inst_i_1/O
                         net (fo=2, routed)           1.931     8.197    F_OBUF[0]
    U16                  OBUF (Prop_obuf_I_O)         3.680    11.876 r  F_OBUF[0]_inst/O
                         net (fo=0)                   0.000    11.876    F[0]
    U16                                                               r  F[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 S[2]
                            (input port)
  Destination:            F[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.688ns  (logic 5.503ns (47.081%)  route 6.185ns (52.919%))
  Logic Levels:           4  (IBUF=1 LUT6=1 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T2                                                0.000     0.000 r  S[2] (IN)
                         net (fo=0)                   0.000     0.000    S[2]
    T2                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  S_IBUF[2]_inst/O
                         net (fo=20, routed)          4.300     5.758    S_IBUF[2]
    SLICE_X1Y11          LUT6 (Prop_lut6_I0_O)        0.124     5.882 r  F_OBUF[3]_inst_i_2/O
                         net (fo=1, routed)           0.000     5.882    F_OBUF[3]_inst_i_2_n_0
    SLICE_X1Y11          MUXF7 (Prop_muxf7_I0_O)      0.238     6.120 r  F_OBUF[3]_inst_i_1/O
                         net (fo=2, routed)           1.886     8.005    F_OBUF[3]
    V19                  OBUF (Prop_obuf_I_O)         3.683    11.688 r  F_OBUF[3]_inst/O
                         net (fo=0)                   0.000    11.688    F[3]
    V19                                                               r  F[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 S[1]
                            (input port)
  Destination:            Carry_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.916ns  (logic 1.726ns (21.806%)  route 6.190ns (78.194%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T3                                                0.000     0.000 r  S[1] (IN)
                         net (fo=0)                   0.000     0.000    S[1]
    T3                   IBUF (Prop_ibuf_I_O)         1.452     1.452 r  S_IBUF[1]_inst/O
                         net (fo=20, routed)          4.683     6.136    S_IBUF[1]
    SLICE_X0Y11          LUT6 (Prop_lut6_I1_O)        0.124     6.260 r  Carry_reg[3]_i_2/O
                         net (fo=2, routed)           1.124     7.384    p_8_in
    SLICE_X2Y12          LUT3 (Prop_lut3_I0_O)        0.150     7.534 r  Carry_reg[3]_i_1/O
                         net (fo=1, routed)           0.382     7.916    p_11_out[3]
    SLICE_X2Y12          LDCE                                         r  Carry_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 S[1]
                            (input port)
  Destination:            Carry_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.239ns  (logic 1.700ns (23.488%)  route 5.538ns (76.512%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T3                                                0.000     0.000 r  S[1] (IN)
                         net (fo=0)                   0.000     0.000    S[1]
    T3                   IBUF (Prop_ibuf_I_O)         1.452     1.452 r  S_IBUF[1]_inst/O
                         net (fo=20, routed)          4.490     5.943    S_IBUF[1]
    SLICE_X0Y11          LUT6 (Prop_lut6_I1_O)        0.124     6.067 r  G_OBUF_inst_i_4/O
                         net (fo=2, routed)           0.583     6.650    G_OBUF_inst_i_4_n_0
    SLICE_X0Y12          LUT3 (Prop_lut3_I0_O)        0.124     6.774 r  Carry_reg[1]_i_1/O
                         net (fo=1, routed)           0.465     7.239    p_11_out[1]
    SLICE_X2Y12          LDCE                                         r  Carry_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 S[2]
                            (input port)
  Destination:            Carry_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.197ns  (logic 1.706ns (23.702%)  route 5.491ns (76.298%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T2                                                0.000     0.000 r  S[2] (IN)
                         net (fo=0)                   0.000     0.000    S[2]
    T2                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  S_IBUF[2]_inst/O
                         net (fo=20, routed)          4.235     5.693    S_IBUF[2]
    SLICE_X3Y12          LUT6 (Prop_lut6_I2_O)        0.124     5.817 r  Carry_reg[2]_i_2/O
                         net (fo=2, routed)           0.878     6.694    p_5_in
    SLICE_X2Y12          LUT3 (Prop_lut3_I0_O)        0.124     6.818 r  Carry_reg[2]_i_1/O
                         net (fo=1, routed)           0.379     7.197    p_11_out[2]
    SLICE_X2Y12          LDCE                                         r  Carry_reg[2]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Carry_reg[3]/G
                            (positive level-sensitive latch)
  Destination:            Carry_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.413ns  (logic 0.223ns (53.982%)  route 0.190ns (46.018%))
  Logic Levels:           2  (LDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y12          LDCE                         0.000     0.000 r  Carry_reg[3]/G
    SLICE_X2Y12          LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  Carry_reg[3]/Q
                         net (fo=1, routed)           0.190     0.368    Carry_reg_n_0_[3]
    SLICE_X2Y12          LUT3 (Prop_lut3_I2_O)        0.045     0.413 r  Carry_reg[4]_i_1/O
                         net (fo=1, routed)           0.000     0.413    p_11_out[4]
    SLICE_X2Y12          LDCE                                         r  Carry_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Carry_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            Carry_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.493ns  (logic 0.226ns (45.875%)  route 0.267ns (54.125%))
  Logic Levels:           2  (LDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y12          LDCE                         0.000     0.000 r  Carry_reg[2]/G
    SLICE_X2Y12          LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  Carry_reg[2]/Q
                         net (fo=1, routed)           0.147     0.325    p_6_in
    SLICE_X2Y12          LUT3 (Prop_lut3_I2_O)        0.048     0.373 r  Carry_reg[3]_i_1/O
                         net (fo=1, routed)           0.119     0.493    p_11_out[3]
    SLICE_X2Y12          LDCE                                         r  Carry_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Carry_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            Carry_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.555ns  (logic 0.223ns (40.170%)  route 0.332ns (59.830%))
  Logic Levels:           2  (LDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y12          LDCE                         0.000     0.000 r  Carry_reg[1]/G
    SLICE_X2Y12          LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  Carry_reg[1]/Q
                         net (fo=1, routed)           0.216     0.394    p_3_in
    SLICE_X2Y12          LUT3 (Prop_lut3_I2_O)        0.045     0.439 r  Carry_reg[2]_i_1/O
                         net (fo=1, routed)           0.116     0.555    p_11_out[2]
    SLICE_X2Y12          LDCE                                         r  Carry_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Carry_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            Carry_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.854ns  (logic 0.203ns (23.763%)  route 0.651ns (76.237%))
  Logic Levels:           2  (LDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y12          LDCE                         0.000     0.000 r  Carry_reg[0]/G
    SLICE_X0Y12          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  Carry_reg[0]/Q
                         net (fo=1, routed)           0.496     0.654    Carry_reg_n_0_[0]
    SLICE_X0Y12          LUT3 (Prop_lut3_I2_O)        0.045     0.699 r  Carry_reg[1]_i_1/O
                         net (fo=1, routed)           0.156     0.854    p_11_out[1]
    SLICE_X2Y12          LDCE                                         r  Carry_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Carry_reg[4]/G
                            (positive level-sensitive latch)
  Destination:            Cout
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.064ns  (logic 1.504ns (72.860%)  route 0.560ns (27.140%))
  Logic Levels:           3  (LDCE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y12          LDCE                         0.000     0.000 r  Carry_reg[4]/G
    SLICE_X2Y12          LDCE (EnToQ_ldce_G_Q)        0.178     0.178 f  Carry_reg[4]/Q
                         net (fo=1, routed)           0.144     0.322    p_0_in
    SLICE_X0Y12          LUT2 (Prop_lut2_I0_O)        0.051     0.373 r  Cout_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.416     0.789    Cout_OBUF
    W18                  OBUF (Prop_obuf_I_O)         1.275     2.064 r  Cout_OBUF_inst/O
                         net (fo=0)                   0.000     2.064    Cout
    W18                                                               r  Cout (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 M_sync_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            G
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.113ns  (logic 1.388ns (65.689%)  route 0.725ns (34.311%))
  Logic Levels:           3  (FDRE=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y12          FDRE                         0.000     0.000 r  M_sync_reg/C
    SLICE_X1Y12          FDRE (Prop_fdre_C_Q)         0.141     0.141 f  M_sync_reg/Q
                         net (fo=8, routed)           0.220     0.361    M_sync
    SLICE_X1Y12          LUT6 (Prop_lut6_I5_O)        0.045     0.406 r  G_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.505     0.911    G_OBUF
    V14                  OBUF (Prop_obuf_I_O)         1.202     2.113 r  G_OBUF_inst/O
                         net (fo=0)                   0.000     2.113    G
    V14                                                               r  G (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 M
                            (input port)
  Destination:            M_sync_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.147ns  (logic 0.237ns (11.019%)  route 1.911ns (88.981%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W2                                                0.000     0.000 r  M (IN)
                         net (fo=0)                   0.000     0.000    M
    W2                   IBUF (Prop_ibuf_I_O)         0.237     0.237 r  M_IBUF_inst/O
                         net (fo=19, routed)          1.911     2.147    M_IBUF
    SLICE_X1Y12          FDRE                                         r  M_sync_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 M_sync_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            P
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.206ns  (logic 1.393ns (63.157%)  route 0.813ns (36.843%))
  Logic Levels:           3  (FDRE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y12          FDRE                         0.000     0.000 r  M_sync_reg/C
    SLICE_X1Y12          FDRE (Prop_fdre_C_Q)         0.141     0.141 f  M_sync_reg/Q
                         net (fo=8, routed)           0.312     0.453    M_sync
    SLICE_X0Y12          LUT4 (Prop_lut4_I3_O)        0.045     0.498 r  P_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.501     0.999    P_OBUF
    U14                  OBUF (Prop_obuf_I_O)         1.207     2.206 r  P_OBUF_inst/O
                         net (fo=0)                   0.000     2.206    P
    U14                                                               r  P (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Cin
                            (input port)
  Destination:            Carry_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.237ns  (logic 0.266ns (11.889%)  route 1.971ns (88.111%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U1                                                0.000     0.000 f  Cin (IN)
                         net (fo=0)                   0.000     0.000    Cin
    U1                   IBUF (Prop_ibuf_I_O)         0.221     0.221 f  Cin_IBUF_inst/O
                         net (fo=2, routed)           1.802     2.023    Cin_IBUF
    SLICE_X0Y13          LUT1 (Prop_lut1_I0_O)        0.045     2.068 r  Carry_reg[0]_i_1/O
                         net (fo=1, routed)           0.169     2.237    p_11_out[0]
    SLICE_X0Y12          LDCE                                         r  Carry_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A[3]
                            (input port)
  Destination:            F[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.496ns  (logic 1.606ns (64.335%)  route 0.890ns (35.665%))
  Logic Levels:           4  (IBUF=1 LUT6=1 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W17                                               0.000     0.000 r  A[3] (IN)
                         net (fo=0)                   0.000     0.000    A[3]
    W17                  IBUF (Prop_ibuf_I_O)         0.217     0.217 r  A_IBUF[3]_inst/O
                         net (fo=3, routed)           0.447     0.663    A_IBUF[3]
    SLICE_X1Y11          LUT6 (Prop_lut6_I5_O)        0.045     0.708 r  F_OBUF[3]_inst_i_2/O
                         net (fo=1, routed)           0.000     0.708    F_OBUF[3]_inst_i_2_n_0
    SLICE_X1Y11          MUXF7 (Prop_muxf7_I0_O)      0.071     0.779 r  F_OBUF[3]_inst_i_1/O
                         net (fo=2, routed)           0.444     1.223    F_OBUF[3]
    V19                  OBUF (Prop_obuf_I_O)         1.273     2.496 r  F_OBUF[3]_inst/O
                         net (fo=0)                   0.000     2.496    F[3]
    V19                                                               r  F[3] (OUT)
  -------------------------------------------------------------------    -------------------





