# EECS470 Final Project

We built a 2-way out-of-order super-scalar RISC-V core based on Intel P6 microarchitecture. 

## Achievement

The baseline is the version we submit for EECS 470. 

* Average CPI: 1.88
* Period: 15ns

Below picture is the performance we achieved at the end of this course.

![performance](pic/performance.jpg)
