
timer_IC_1.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000194  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000058c8  080001a0  080001a0  000101a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000040c  08005a68  08005a68  00015a68  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08005e74  08005e74  000201dc  2**0
                  CONTENTS
  4 .ARM          00000008  08005e74  08005e74  00015e74  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08005e7c  08005e7c  000201dc  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08005e7c  08005e7c  00015e7c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08005e80  08005e80  00015e80  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001dc  20000000  08005e84  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000000cc  200001dc  08006060  000201dc  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200002a8  08006060  000202a8  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000201dc  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000d1e0  00000000  00000000  0002020c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001b36  00000000  00000000  0002d3ec  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000be8  00000000  00000000  0002ef28  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000b40  00000000  00000000  0002fb10  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00016df3  00000000  00000000  00030650  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000d31f  00000000  00000000  00047443  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0008e733  00000000  00000000  00054762  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  000e2e95  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000043fc  00000000  00000000  000e2ee8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	; (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	; (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	; (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	200001dc 	.word	0x200001dc
 80001bc:	00000000 	.word	0x00000000
 80001c0:	08005a50 	.word	0x08005a50

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	; (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	; (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	; (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	200001e0 	.word	0x200001e0
 80001dc:	08005a50 	.word	0x08005a50

080001e0 <strlen>:
 80001e0:	4603      	mov	r3, r0
 80001e2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001e6:	2a00      	cmp	r2, #0
 80001e8:	d1fb      	bne.n	80001e2 <strlen+0x2>
 80001ea:	1a18      	subs	r0, r3, r0
 80001ec:	3801      	subs	r0, #1
 80001ee:	4770      	bx	lr

080001f0 <memchr>:
 80001f0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001f4:	2a10      	cmp	r2, #16
 80001f6:	db2b      	blt.n	8000250 <memchr+0x60>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	d008      	beq.n	8000210 <memchr+0x20>
 80001fe:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000202:	3a01      	subs	r2, #1
 8000204:	428b      	cmp	r3, r1
 8000206:	d02d      	beq.n	8000264 <memchr+0x74>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	b342      	cbz	r2, 8000260 <memchr+0x70>
 800020e:	d1f6      	bne.n	80001fe <memchr+0xe>
 8000210:	b4f0      	push	{r4, r5, r6, r7}
 8000212:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000216:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800021a:	f022 0407 	bic.w	r4, r2, #7
 800021e:	f07f 0700 	mvns.w	r7, #0
 8000222:	2300      	movs	r3, #0
 8000224:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000228:	3c08      	subs	r4, #8
 800022a:	ea85 0501 	eor.w	r5, r5, r1
 800022e:	ea86 0601 	eor.w	r6, r6, r1
 8000232:	fa85 f547 	uadd8	r5, r5, r7
 8000236:	faa3 f587 	sel	r5, r3, r7
 800023a:	fa86 f647 	uadd8	r6, r6, r7
 800023e:	faa5 f687 	sel	r6, r5, r7
 8000242:	b98e      	cbnz	r6, 8000268 <memchr+0x78>
 8000244:	d1ee      	bne.n	8000224 <memchr+0x34>
 8000246:	bcf0      	pop	{r4, r5, r6, r7}
 8000248:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800024c:	f002 0207 	and.w	r2, r2, #7
 8000250:	b132      	cbz	r2, 8000260 <memchr+0x70>
 8000252:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000256:	3a01      	subs	r2, #1
 8000258:	ea83 0301 	eor.w	r3, r3, r1
 800025c:	b113      	cbz	r3, 8000264 <memchr+0x74>
 800025e:	d1f8      	bne.n	8000252 <memchr+0x62>
 8000260:	2000      	movs	r0, #0
 8000262:	4770      	bx	lr
 8000264:	3801      	subs	r0, #1
 8000266:	4770      	bx	lr
 8000268:	2d00      	cmp	r5, #0
 800026a:	bf06      	itte	eq
 800026c:	4635      	moveq	r5, r6
 800026e:	3803      	subeq	r0, #3
 8000270:	3807      	subne	r0, #7
 8000272:	f015 0f01 	tst.w	r5, #1
 8000276:	d107      	bne.n	8000288 <memchr+0x98>
 8000278:	3001      	adds	r0, #1
 800027a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800027e:	bf02      	ittt	eq
 8000280:	3001      	addeq	r0, #1
 8000282:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000286:	3001      	addeq	r0, #1
 8000288:	bcf0      	pop	{r4, r5, r6, r7}
 800028a:	3801      	subs	r0, #1
 800028c:	4770      	bx	lr
 800028e:	bf00      	nop

08000290 <__aeabi_drsub>:
 8000290:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000294:	e002      	b.n	800029c <__adddf3>
 8000296:	bf00      	nop

08000298 <__aeabi_dsub>:
 8000298:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800029c <__adddf3>:
 800029c:	b530      	push	{r4, r5, lr}
 800029e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002a2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002a6:	ea94 0f05 	teq	r4, r5
 80002aa:	bf08      	it	eq
 80002ac:	ea90 0f02 	teqeq	r0, r2
 80002b0:	bf1f      	itttt	ne
 80002b2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002b6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ba:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002be:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002c2:	f000 80e2 	beq.w	800048a <__adddf3+0x1ee>
 80002c6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ca:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ce:	bfb8      	it	lt
 80002d0:	426d      	neglt	r5, r5
 80002d2:	dd0c      	ble.n	80002ee <__adddf3+0x52>
 80002d4:	442c      	add	r4, r5
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	ea82 0000 	eor.w	r0, r2, r0
 80002e2:	ea83 0101 	eor.w	r1, r3, r1
 80002e6:	ea80 0202 	eor.w	r2, r0, r2
 80002ea:	ea81 0303 	eor.w	r3, r1, r3
 80002ee:	2d36      	cmp	r5, #54	; 0x36
 80002f0:	bf88      	it	hi
 80002f2:	bd30      	pophi	{r4, r5, pc}
 80002f4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002f8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002fc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000300:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000304:	d002      	beq.n	800030c <__adddf3+0x70>
 8000306:	4240      	negs	r0, r0
 8000308:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800030c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000310:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000314:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000318:	d002      	beq.n	8000320 <__adddf3+0x84>
 800031a:	4252      	negs	r2, r2
 800031c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000320:	ea94 0f05 	teq	r4, r5
 8000324:	f000 80a7 	beq.w	8000476 <__adddf3+0x1da>
 8000328:	f1a4 0401 	sub.w	r4, r4, #1
 800032c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000330:	db0d      	blt.n	800034e <__adddf3+0xb2>
 8000332:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000336:	fa22 f205 	lsr.w	r2, r2, r5
 800033a:	1880      	adds	r0, r0, r2
 800033c:	f141 0100 	adc.w	r1, r1, #0
 8000340:	fa03 f20e 	lsl.w	r2, r3, lr
 8000344:	1880      	adds	r0, r0, r2
 8000346:	fa43 f305 	asr.w	r3, r3, r5
 800034a:	4159      	adcs	r1, r3
 800034c:	e00e      	b.n	800036c <__adddf3+0xd0>
 800034e:	f1a5 0520 	sub.w	r5, r5, #32
 8000352:	f10e 0e20 	add.w	lr, lr, #32
 8000356:	2a01      	cmp	r2, #1
 8000358:	fa03 fc0e 	lsl.w	ip, r3, lr
 800035c:	bf28      	it	cs
 800035e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000362:	fa43 f305 	asr.w	r3, r3, r5
 8000366:	18c0      	adds	r0, r0, r3
 8000368:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800036c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000370:	d507      	bpl.n	8000382 <__adddf3+0xe6>
 8000372:	f04f 0e00 	mov.w	lr, #0
 8000376:	f1dc 0c00 	rsbs	ip, ip, #0
 800037a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800037e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000382:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000386:	d31b      	bcc.n	80003c0 <__adddf3+0x124>
 8000388:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800038c:	d30c      	bcc.n	80003a8 <__adddf3+0x10c>
 800038e:	0849      	lsrs	r1, r1, #1
 8000390:	ea5f 0030 	movs.w	r0, r0, rrx
 8000394:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000398:	f104 0401 	add.w	r4, r4, #1
 800039c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003a0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003a4:	f080 809a 	bcs.w	80004dc <__adddf3+0x240>
 80003a8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003ac:	bf08      	it	eq
 80003ae:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003b2:	f150 0000 	adcs.w	r0, r0, #0
 80003b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ba:	ea41 0105 	orr.w	r1, r1, r5
 80003be:	bd30      	pop	{r4, r5, pc}
 80003c0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003c4:	4140      	adcs	r0, r0
 80003c6:	eb41 0101 	adc.w	r1, r1, r1
 80003ca:	3c01      	subs	r4, #1
 80003cc:	bf28      	it	cs
 80003ce:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003d2:	d2e9      	bcs.n	80003a8 <__adddf3+0x10c>
 80003d4:	f091 0f00 	teq	r1, #0
 80003d8:	bf04      	itt	eq
 80003da:	4601      	moveq	r1, r0
 80003dc:	2000      	moveq	r0, #0
 80003de:	fab1 f381 	clz	r3, r1
 80003e2:	bf08      	it	eq
 80003e4:	3320      	addeq	r3, #32
 80003e6:	f1a3 030b 	sub.w	r3, r3, #11
 80003ea:	f1b3 0220 	subs.w	r2, r3, #32
 80003ee:	da0c      	bge.n	800040a <__adddf3+0x16e>
 80003f0:	320c      	adds	r2, #12
 80003f2:	dd08      	ble.n	8000406 <__adddf3+0x16a>
 80003f4:	f102 0c14 	add.w	ip, r2, #20
 80003f8:	f1c2 020c 	rsb	r2, r2, #12
 80003fc:	fa01 f00c 	lsl.w	r0, r1, ip
 8000400:	fa21 f102 	lsr.w	r1, r1, r2
 8000404:	e00c      	b.n	8000420 <__adddf3+0x184>
 8000406:	f102 0214 	add.w	r2, r2, #20
 800040a:	bfd8      	it	le
 800040c:	f1c2 0c20 	rsble	ip, r2, #32
 8000410:	fa01 f102 	lsl.w	r1, r1, r2
 8000414:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000418:	bfdc      	itt	le
 800041a:	ea41 010c 	orrle.w	r1, r1, ip
 800041e:	4090      	lslle	r0, r2
 8000420:	1ae4      	subs	r4, r4, r3
 8000422:	bfa2      	ittt	ge
 8000424:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000428:	4329      	orrge	r1, r5
 800042a:	bd30      	popge	{r4, r5, pc}
 800042c:	ea6f 0404 	mvn.w	r4, r4
 8000430:	3c1f      	subs	r4, #31
 8000432:	da1c      	bge.n	800046e <__adddf3+0x1d2>
 8000434:	340c      	adds	r4, #12
 8000436:	dc0e      	bgt.n	8000456 <__adddf3+0x1ba>
 8000438:	f104 0414 	add.w	r4, r4, #20
 800043c:	f1c4 0220 	rsb	r2, r4, #32
 8000440:	fa20 f004 	lsr.w	r0, r0, r4
 8000444:	fa01 f302 	lsl.w	r3, r1, r2
 8000448:	ea40 0003 	orr.w	r0, r0, r3
 800044c:	fa21 f304 	lsr.w	r3, r1, r4
 8000450:	ea45 0103 	orr.w	r1, r5, r3
 8000454:	bd30      	pop	{r4, r5, pc}
 8000456:	f1c4 040c 	rsb	r4, r4, #12
 800045a:	f1c4 0220 	rsb	r2, r4, #32
 800045e:	fa20 f002 	lsr.w	r0, r0, r2
 8000462:	fa01 f304 	lsl.w	r3, r1, r4
 8000466:	ea40 0003 	orr.w	r0, r0, r3
 800046a:	4629      	mov	r1, r5
 800046c:	bd30      	pop	{r4, r5, pc}
 800046e:	fa21 f004 	lsr.w	r0, r1, r4
 8000472:	4629      	mov	r1, r5
 8000474:	bd30      	pop	{r4, r5, pc}
 8000476:	f094 0f00 	teq	r4, #0
 800047a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800047e:	bf06      	itte	eq
 8000480:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000484:	3401      	addeq	r4, #1
 8000486:	3d01      	subne	r5, #1
 8000488:	e74e      	b.n	8000328 <__adddf3+0x8c>
 800048a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800048e:	bf18      	it	ne
 8000490:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000494:	d029      	beq.n	80004ea <__adddf3+0x24e>
 8000496:	ea94 0f05 	teq	r4, r5
 800049a:	bf08      	it	eq
 800049c:	ea90 0f02 	teqeq	r0, r2
 80004a0:	d005      	beq.n	80004ae <__adddf3+0x212>
 80004a2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004a6:	bf04      	itt	eq
 80004a8:	4619      	moveq	r1, r3
 80004aa:	4610      	moveq	r0, r2
 80004ac:	bd30      	pop	{r4, r5, pc}
 80004ae:	ea91 0f03 	teq	r1, r3
 80004b2:	bf1e      	ittt	ne
 80004b4:	2100      	movne	r1, #0
 80004b6:	2000      	movne	r0, #0
 80004b8:	bd30      	popne	{r4, r5, pc}
 80004ba:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004be:	d105      	bne.n	80004cc <__adddf3+0x230>
 80004c0:	0040      	lsls	r0, r0, #1
 80004c2:	4149      	adcs	r1, r1
 80004c4:	bf28      	it	cs
 80004c6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ca:	bd30      	pop	{r4, r5, pc}
 80004cc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004d0:	bf3c      	itt	cc
 80004d2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004d6:	bd30      	popcc	{r4, r5, pc}
 80004d8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004dc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004e0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004e4:	f04f 0000 	mov.w	r0, #0
 80004e8:	bd30      	pop	{r4, r5, pc}
 80004ea:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ee:	bf1a      	itte	ne
 80004f0:	4619      	movne	r1, r3
 80004f2:	4610      	movne	r0, r2
 80004f4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004f8:	bf1c      	itt	ne
 80004fa:	460b      	movne	r3, r1
 80004fc:	4602      	movne	r2, r0
 80004fe:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000502:	bf06      	itte	eq
 8000504:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000508:	ea91 0f03 	teqeq	r1, r3
 800050c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000510:	bd30      	pop	{r4, r5, pc}
 8000512:	bf00      	nop

08000514 <__aeabi_ui2d>:
 8000514:	f090 0f00 	teq	r0, #0
 8000518:	bf04      	itt	eq
 800051a:	2100      	moveq	r1, #0
 800051c:	4770      	bxeq	lr
 800051e:	b530      	push	{r4, r5, lr}
 8000520:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000524:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000528:	f04f 0500 	mov.w	r5, #0
 800052c:	f04f 0100 	mov.w	r1, #0
 8000530:	e750      	b.n	80003d4 <__adddf3+0x138>
 8000532:	bf00      	nop

08000534 <__aeabi_i2d>:
 8000534:	f090 0f00 	teq	r0, #0
 8000538:	bf04      	itt	eq
 800053a:	2100      	moveq	r1, #0
 800053c:	4770      	bxeq	lr
 800053e:	b530      	push	{r4, r5, lr}
 8000540:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000544:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000548:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800054c:	bf48      	it	mi
 800054e:	4240      	negmi	r0, r0
 8000550:	f04f 0100 	mov.w	r1, #0
 8000554:	e73e      	b.n	80003d4 <__adddf3+0x138>
 8000556:	bf00      	nop

08000558 <__aeabi_f2d>:
 8000558:	0042      	lsls	r2, r0, #1
 800055a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800055e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000562:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000566:	bf1f      	itttt	ne
 8000568:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800056c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000570:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000574:	4770      	bxne	lr
 8000576:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800057a:	bf08      	it	eq
 800057c:	4770      	bxeq	lr
 800057e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000582:	bf04      	itt	eq
 8000584:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000588:	4770      	bxeq	lr
 800058a:	b530      	push	{r4, r5, lr}
 800058c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000590:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000594:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000598:	e71c      	b.n	80003d4 <__adddf3+0x138>
 800059a:	bf00      	nop

0800059c <__aeabi_ul2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f04f 0500 	mov.w	r5, #0
 80005aa:	e00a      	b.n	80005c2 <__aeabi_l2d+0x16>

080005ac <__aeabi_l2d>:
 80005ac:	ea50 0201 	orrs.w	r2, r0, r1
 80005b0:	bf08      	it	eq
 80005b2:	4770      	bxeq	lr
 80005b4:	b530      	push	{r4, r5, lr}
 80005b6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005ba:	d502      	bpl.n	80005c2 <__aeabi_l2d+0x16>
 80005bc:	4240      	negs	r0, r0
 80005be:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005c2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005c6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ca:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005ce:	f43f aed8 	beq.w	8000382 <__adddf3+0xe6>
 80005d2:	f04f 0203 	mov.w	r2, #3
 80005d6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005da:	bf18      	it	ne
 80005dc:	3203      	addne	r2, #3
 80005de:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005e2:	bf18      	it	ne
 80005e4:	3203      	addne	r2, #3
 80005e6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005ea:	f1c2 0320 	rsb	r3, r2, #32
 80005ee:	fa00 fc03 	lsl.w	ip, r0, r3
 80005f2:	fa20 f002 	lsr.w	r0, r0, r2
 80005f6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005fa:	ea40 000e 	orr.w	r0, r0, lr
 80005fe:	fa21 f102 	lsr.w	r1, r1, r2
 8000602:	4414      	add	r4, r2
 8000604:	e6bd      	b.n	8000382 <__adddf3+0xe6>
 8000606:	bf00      	nop

08000608 <__aeabi_dmul>:
 8000608:	b570      	push	{r4, r5, r6, lr}
 800060a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800060e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000612:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000616:	bf1d      	ittte	ne
 8000618:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800061c:	ea94 0f0c 	teqne	r4, ip
 8000620:	ea95 0f0c 	teqne	r5, ip
 8000624:	f000 f8de 	bleq	80007e4 <__aeabi_dmul+0x1dc>
 8000628:	442c      	add	r4, r5
 800062a:	ea81 0603 	eor.w	r6, r1, r3
 800062e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000632:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000636:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800063a:	bf18      	it	ne
 800063c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000640:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000644:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000648:	d038      	beq.n	80006bc <__aeabi_dmul+0xb4>
 800064a:	fba0 ce02 	umull	ip, lr, r0, r2
 800064e:	f04f 0500 	mov.w	r5, #0
 8000652:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000656:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800065a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800065e:	f04f 0600 	mov.w	r6, #0
 8000662:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000666:	f09c 0f00 	teq	ip, #0
 800066a:	bf18      	it	ne
 800066c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000670:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000674:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000678:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800067c:	d204      	bcs.n	8000688 <__aeabi_dmul+0x80>
 800067e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000682:	416d      	adcs	r5, r5
 8000684:	eb46 0606 	adc.w	r6, r6, r6
 8000688:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800068c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000690:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000694:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000698:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800069c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006a0:	bf88      	it	hi
 80006a2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006a6:	d81e      	bhi.n	80006e6 <__aeabi_dmul+0xde>
 80006a8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006ac:	bf08      	it	eq
 80006ae:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006b2:	f150 0000 	adcs.w	r0, r0, #0
 80006b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ba:	bd70      	pop	{r4, r5, r6, pc}
 80006bc:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006c0:	ea46 0101 	orr.w	r1, r6, r1
 80006c4:	ea40 0002 	orr.w	r0, r0, r2
 80006c8:	ea81 0103 	eor.w	r1, r1, r3
 80006cc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006d0:	bfc2      	ittt	gt
 80006d2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006d6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006da:	bd70      	popgt	{r4, r5, r6, pc}
 80006dc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006e0:	f04f 0e00 	mov.w	lr, #0
 80006e4:	3c01      	subs	r4, #1
 80006e6:	f300 80ab 	bgt.w	8000840 <__aeabi_dmul+0x238>
 80006ea:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006ee:	bfde      	ittt	le
 80006f0:	2000      	movle	r0, #0
 80006f2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006f6:	bd70      	pople	{r4, r5, r6, pc}
 80006f8:	f1c4 0400 	rsb	r4, r4, #0
 80006fc:	3c20      	subs	r4, #32
 80006fe:	da35      	bge.n	800076c <__aeabi_dmul+0x164>
 8000700:	340c      	adds	r4, #12
 8000702:	dc1b      	bgt.n	800073c <__aeabi_dmul+0x134>
 8000704:	f104 0414 	add.w	r4, r4, #20
 8000708:	f1c4 0520 	rsb	r5, r4, #32
 800070c:	fa00 f305 	lsl.w	r3, r0, r5
 8000710:	fa20 f004 	lsr.w	r0, r0, r4
 8000714:	fa01 f205 	lsl.w	r2, r1, r5
 8000718:	ea40 0002 	orr.w	r0, r0, r2
 800071c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000720:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000724:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000728:	fa21 f604 	lsr.w	r6, r1, r4
 800072c:	eb42 0106 	adc.w	r1, r2, r6
 8000730:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000734:	bf08      	it	eq
 8000736:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800073a:	bd70      	pop	{r4, r5, r6, pc}
 800073c:	f1c4 040c 	rsb	r4, r4, #12
 8000740:	f1c4 0520 	rsb	r5, r4, #32
 8000744:	fa00 f304 	lsl.w	r3, r0, r4
 8000748:	fa20 f005 	lsr.w	r0, r0, r5
 800074c:	fa01 f204 	lsl.w	r2, r1, r4
 8000750:	ea40 0002 	orr.w	r0, r0, r2
 8000754:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000758:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800075c:	f141 0100 	adc.w	r1, r1, #0
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 0520 	rsb	r5, r4, #32
 8000770:	fa00 f205 	lsl.w	r2, r0, r5
 8000774:	ea4e 0e02 	orr.w	lr, lr, r2
 8000778:	fa20 f304 	lsr.w	r3, r0, r4
 800077c:	fa01 f205 	lsl.w	r2, r1, r5
 8000780:	ea43 0302 	orr.w	r3, r3, r2
 8000784:	fa21 f004 	lsr.w	r0, r1, r4
 8000788:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800078c:	fa21 f204 	lsr.w	r2, r1, r4
 8000790:	ea20 0002 	bic.w	r0, r0, r2
 8000794:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000798:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800079c:	bf08      	it	eq
 800079e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007a2:	bd70      	pop	{r4, r5, r6, pc}
 80007a4:	f094 0f00 	teq	r4, #0
 80007a8:	d10f      	bne.n	80007ca <__aeabi_dmul+0x1c2>
 80007aa:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007ae:	0040      	lsls	r0, r0, #1
 80007b0:	eb41 0101 	adc.w	r1, r1, r1
 80007b4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007b8:	bf08      	it	eq
 80007ba:	3c01      	subeq	r4, #1
 80007bc:	d0f7      	beq.n	80007ae <__aeabi_dmul+0x1a6>
 80007be:	ea41 0106 	orr.w	r1, r1, r6
 80007c2:	f095 0f00 	teq	r5, #0
 80007c6:	bf18      	it	ne
 80007c8:	4770      	bxne	lr
 80007ca:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007ce:	0052      	lsls	r2, r2, #1
 80007d0:	eb43 0303 	adc.w	r3, r3, r3
 80007d4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007d8:	bf08      	it	eq
 80007da:	3d01      	subeq	r5, #1
 80007dc:	d0f7      	beq.n	80007ce <__aeabi_dmul+0x1c6>
 80007de:	ea43 0306 	orr.w	r3, r3, r6
 80007e2:	4770      	bx	lr
 80007e4:	ea94 0f0c 	teq	r4, ip
 80007e8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007ec:	bf18      	it	ne
 80007ee:	ea95 0f0c 	teqne	r5, ip
 80007f2:	d00c      	beq.n	800080e <__aeabi_dmul+0x206>
 80007f4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007f8:	bf18      	it	ne
 80007fa:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007fe:	d1d1      	bne.n	80007a4 <__aeabi_dmul+0x19c>
 8000800:	ea81 0103 	eor.w	r1, r1, r3
 8000804:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000808:	f04f 0000 	mov.w	r0, #0
 800080c:	bd70      	pop	{r4, r5, r6, pc}
 800080e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000812:	bf06      	itte	eq
 8000814:	4610      	moveq	r0, r2
 8000816:	4619      	moveq	r1, r3
 8000818:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800081c:	d019      	beq.n	8000852 <__aeabi_dmul+0x24a>
 800081e:	ea94 0f0c 	teq	r4, ip
 8000822:	d102      	bne.n	800082a <__aeabi_dmul+0x222>
 8000824:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000828:	d113      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800082a:	ea95 0f0c 	teq	r5, ip
 800082e:	d105      	bne.n	800083c <__aeabi_dmul+0x234>
 8000830:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000834:	bf1c      	itt	ne
 8000836:	4610      	movne	r0, r2
 8000838:	4619      	movne	r1, r3
 800083a:	d10a      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800083c:	ea81 0103 	eor.w	r1, r1, r3
 8000840:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000844:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000848:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800084c:	f04f 0000 	mov.w	r0, #0
 8000850:	bd70      	pop	{r4, r5, r6, pc}
 8000852:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000856:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800085a:	bd70      	pop	{r4, r5, r6, pc}

0800085c <__aeabi_ddiv>:
 800085c:	b570      	push	{r4, r5, r6, lr}
 800085e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000862:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000866:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800086a:	bf1d      	ittte	ne
 800086c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000870:	ea94 0f0c 	teqne	r4, ip
 8000874:	ea95 0f0c 	teqne	r5, ip
 8000878:	f000 f8a7 	bleq	80009ca <__aeabi_ddiv+0x16e>
 800087c:	eba4 0405 	sub.w	r4, r4, r5
 8000880:	ea81 0e03 	eor.w	lr, r1, r3
 8000884:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000888:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800088c:	f000 8088 	beq.w	80009a0 <__aeabi_ddiv+0x144>
 8000890:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000894:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000898:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800089c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008a0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008a4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008a8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008ac:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008b0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008b4:	429d      	cmp	r5, r3
 80008b6:	bf08      	it	eq
 80008b8:	4296      	cmpeq	r6, r2
 80008ba:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008be:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008c2:	d202      	bcs.n	80008ca <__aeabi_ddiv+0x6e>
 80008c4:	085b      	lsrs	r3, r3, #1
 80008c6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ca:	1ab6      	subs	r6, r6, r2
 80008cc:	eb65 0503 	sbc.w	r5, r5, r3
 80008d0:	085b      	lsrs	r3, r3, #1
 80008d2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008d6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008da:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008de:	ebb6 0e02 	subs.w	lr, r6, r2
 80008e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008e6:	bf22      	ittt	cs
 80008e8:	1ab6      	subcs	r6, r6, r2
 80008ea:	4675      	movcs	r5, lr
 80008ec:	ea40 000c 	orrcs.w	r0, r0, ip
 80008f0:	085b      	lsrs	r3, r3, #1
 80008f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008fe:	bf22      	ittt	cs
 8000900:	1ab6      	subcs	r6, r6, r2
 8000902:	4675      	movcs	r5, lr
 8000904:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000908:	085b      	lsrs	r3, r3, #1
 800090a:	ea4f 0232 	mov.w	r2, r2, rrx
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000938:	ea55 0e06 	orrs.w	lr, r5, r6
 800093c:	d018      	beq.n	8000970 <__aeabi_ddiv+0x114>
 800093e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000942:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000946:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800094a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800094e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000952:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000956:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800095a:	d1c0      	bne.n	80008de <__aeabi_ddiv+0x82>
 800095c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000960:	d10b      	bne.n	800097a <__aeabi_ddiv+0x11e>
 8000962:	ea41 0100 	orr.w	r1, r1, r0
 8000966:	f04f 0000 	mov.w	r0, #0
 800096a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800096e:	e7b6      	b.n	80008de <__aeabi_ddiv+0x82>
 8000970:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000974:	bf04      	itt	eq
 8000976:	4301      	orreq	r1, r0
 8000978:	2000      	moveq	r0, #0
 800097a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800097e:	bf88      	it	hi
 8000980:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000984:	f63f aeaf 	bhi.w	80006e6 <__aeabi_dmul+0xde>
 8000988:	ebb5 0c03 	subs.w	ip, r5, r3
 800098c:	bf04      	itt	eq
 800098e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000992:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000996:	f150 0000 	adcs.w	r0, r0, #0
 800099a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800099e:	bd70      	pop	{r4, r5, r6, pc}
 80009a0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009a4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009a8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009ac:	bfc2      	ittt	gt
 80009ae:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009b2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009b6:	bd70      	popgt	{r4, r5, r6, pc}
 80009b8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009bc:	f04f 0e00 	mov.w	lr, #0
 80009c0:	3c01      	subs	r4, #1
 80009c2:	e690      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009c4:	ea45 0e06 	orr.w	lr, r5, r6
 80009c8:	e68d      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009ca:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009ce:	ea94 0f0c 	teq	r4, ip
 80009d2:	bf08      	it	eq
 80009d4:	ea95 0f0c 	teqeq	r5, ip
 80009d8:	f43f af3b 	beq.w	8000852 <__aeabi_dmul+0x24a>
 80009dc:	ea94 0f0c 	teq	r4, ip
 80009e0:	d10a      	bne.n	80009f8 <__aeabi_ddiv+0x19c>
 80009e2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009e6:	f47f af34 	bne.w	8000852 <__aeabi_dmul+0x24a>
 80009ea:	ea95 0f0c 	teq	r5, ip
 80009ee:	f47f af25 	bne.w	800083c <__aeabi_dmul+0x234>
 80009f2:	4610      	mov	r0, r2
 80009f4:	4619      	mov	r1, r3
 80009f6:	e72c      	b.n	8000852 <__aeabi_dmul+0x24a>
 80009f8:	ea95 0f0c 	teq	r5, ip
 80009fc:	d106      	bne.n	8000a0c <__aeabi_ddiv+0x1b0>
 80009fe:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a02:	f43f aefd 	beq.w	8000800 <__aeabi_dmul+0x1f8>
 8000a06:	4610      	mov	r0, r2
 8000a08:	4619      	mov	r1, r3
 8000a0a:	e722      	b.n	8000852 <__aeabi_dmul+0x24a>
 8000a0c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a10:	bf18      	it	ne
 8000a12:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a16:	f47f aec5 	bne.w	80007a4 <__aeabi_dmul+0x19c>
 8000a1a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a1e:	f47f af0d 	bne.w	800083c <__aeabi_dmul+0x234>
 8000a22:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a26:	f47f aeeb 	bne.w	8000800 <__aeabi_dmul+0x1f8>
 8000a2a:	e712      	b.n	8000852 <__aeabi_dmul+0x24a>

08000a2c <__gedf2>:
 8000a2c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a30:	e006      	b.n	8000a40 <__cmpdf2+0x4>
 8000a32:	bf00      	nop

08000a34 <__ledf2>:
 8000a34:	f04f 0c01 	mov.w	ip, #1
 8000a38:	e002      	b.n	8000a40 <__cmpdf2+0x4>
 8000a3a:	bf00      	nop

08000a3c <__cmpdf2>:
 8000a3c:	f04f 0c01 	mov.w	ip, #1
 8000a40:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a44:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a48:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a50:	bf18      	it	ne
 8000a52:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a56:	d01b      	beq.n	8000a90 <__cmpdf2+0x54>
 8000a58:	b001      	add	sp, #4
 8000a5a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a5e:	bf0c      	ite	eq
 8000a60:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a64:	ea91 0f03 	teqne	r1, r3
 8000a68:	bf02      	ittt	eq
 8000a6a:	ea90 0f02 	teqeq	r0, r2
 8000a6e:	2000      	moveq	r0, #0
 8000a70:	4770      	bxeq	lr
 8000a72:	f110 0f00 	cmn.w	r0, #0
 8000a76:	ea91 0f03 	teq	r1, r3
 8000a7a:	bf58      	it	pl
 8000a7c:	4299      	cmppl	r1, r3
 8000a7e:	bf08      	it	eq
 8000a80:	4290      	cmpeq	r0, r2
 8000a82:	bf2c      	ite	cs
 8000a84:	17d8      	asrcs	r0, r3, #31
 8000a86:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a8a:	f040 0001 	orr.w	r0, r0, #1
 8000a8e:	4770      	bx	lr
 8000a90:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d102      	bne.n	8000aa0 <__cmpdf2+0x64>
 8000a9a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a9e:	d107      	bne.n	8000ab0 <__cmpdf2+0x74>
 8000aa0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000aa4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aa8:	d1d6      	bne.n	8000a58 <__cmpdf2+0x1c>
 8000aaa:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aae:	d0d3      	beq.n	8000a58 <__cmpdf2+0x1c>
 8000ab0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ab4:	4770      	bx	lr
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdrcmple>:
 8000ab8:	4684      	mov	ip, r0
 8000aba:	4610      	mov	r0, r2
 8000abc:	4662      	mov	r2, ip
 8000abe:	468c      	mov	ip, r1
 8000ac0:	4619      	mov	r1, r3
 8000ac2:	4663      	mov	r3, ip
 8000ac4:	e000      	b.n	8000ac8 <__aeabi_cdcmpeq>
 8000ac6:	bf00      	nop

08000ac8 <__aeabi_cdcmpeq>:
 8000ac8:	b501      	push	{r0, lr}
 8000aca:	f7ff ffb7 	bl	8000a3c <__cmpdf2>
 8000ace:	2800      	cmp	r0, #0
 8000ad0:	bf48      	it	mi
 8000ad2:	f110 0f00 	cmnmi.w	r0, #0
 8000ad6:	bd01      	pop	{r0, pc}

08000ad8 <__aeabi_dcmpeq>:
 8000ad8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000adc:	f7ff fff4 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000ae0:	bf0c      	ite	eq
 8000ae2:	2001      	moveq	r0, #1
 8000ae4:	2000      	movne	r0, #0
 8000ae6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aea:	bf00      	nop

08000aec <__aeabi_dcmplt>:
 8000aec:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af0:	f7ff ffea 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000af4:	bf34      	ite	cc
 8000af6:	2001      	movcc	r0, #1
 8000af8:	2000      	movcs	r0, #0
 8000afa:	f85d fb08 	ldr.w	pc, [sp], #8
 8000afe:	bf00      	nop

08000b00 <__aeabi_dcmple>:
 8000b00:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b04:	f7ff ffe0 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000b08:	bf94      	ite	ls
 8000b0a:	2001      	movls	r0, #1
 8000b0c:	2000      	movhi	r0, #0
 8000b0e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b12:	bf00      	nop

08000b14 <__aeabi_dcmpge>:
 8000b14:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b18:	f7ff ffce 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b1c:	bf94      	ite	ls
 8000b1e:	2001      	movls	r0, #1
 8000b20:	2000      	movhi	r0, #0
 8000b22:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b26:	bf00      	nop

08000b28 <__aeabi_dcmpgt>:
 8000b28:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b2c:	f7ff ffc4 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b30:	bf34      	ite	cc
 8000b32:	2001      	movcc	r0, #1
 8000b34:	2000      	movcs	r0, #0
 8000b36:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b3a:	bf00      	nop

08000b3c <__aeabi_dcmpun>:
 8000b3c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x10>
 8000b46:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b4a:	d10a      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b50:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b54:	d102      	bne.n	8000b5c <__aeabi_dcmpun+0x20>
 8000b56:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b5a:	d102      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b5c:	f04f 0000 	mov.w	r0, #0
 8000b60:	4770      	bx	lr
 8000b62:	f04f 0001 	mov.w	r0, #1
 8000b66:	4770      	bx	lr

08000b68 <__aeabi_d2iz>:
 8000b68:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b6c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b70:	d215      	bcs.n	8000b9e <__aeabi_d2iz+0x36>
 8000b72:	d511      	bpl.n	8000b98 <__aeabi_d2iz+0x30>
 8000b74:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b78:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b7c:	d912      	bls.n	8000ba4 <__aeabi_d2iz+0x3c>
 8000b7e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b82:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b86:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b8a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b8e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b92:	bf18      	it	ne
 8000b94:	4240      	negne	r0, r0
 8000b96:	4770      	bx	lr
 8000b98:	f04f 0000 	mov.w	r0, #0
 8000b9c:	4770      	bx	lr
 8000b9e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000ba2:	d105      	bne.n	8000bb0 <__aeabi_d2iz+0x48>
 8000ba4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000ba8:	bf08      	it	eq
 8000baa:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000bae:	4770      	bx	lr
 8000bb0:	f04f 0000 	mov.w	r0, #0
 8000bb4:	4770      	bx	lr
 8000bb6:	bf00      	nop

08000bb8 <__aeabi_uldivmod>:
 8000bb8:	b953      	cbnz	r3, 8000bd0 <__aeabi_uldivmod+0x18>
 8000bba:	b94a      	cbnz	r2, 8000bd0 <__aeabi_uldivmod+0x18>
 8000bbc:	2900      	cmp	r1, #0
 8000bbe:	bf08      	it	eq
 8000bc0:	2800      	cmpeq	r0, #0
 8000bc2:	bf1c      	itt	ne
 8000bc4:	f04f 31ff 	movne.w	r1, #4294967295
 8000bc8:	f04f 30ff 	movne.w	r0, #4294967295
 8000bcc:	f000 b974 	b.w	8000eb8 <__aeabi_idiv0>
 8000bd0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000bd4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000bd8:	f000 f806 	bl	8000be8 <__udivmoddi4>
 8000bdc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000be0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000be4:	b004      	add	sp, #16
 8000be6:	4770      	bx	lr

08000be8 <__udivmoddi4>:
 8000be8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000bec:	9d08      	ldr	r5, [sp, #32]
 8000bee:	4604      	mov	r4, r0
 8000bf0:	468e      	mov	lr, r1
 8000bf2:	2b00      	cmp	r3, #0
 8000bf4:	d14d      	bne.n	8000c92 <__udivmoddi4+0xaa>
 8000bf6:	428a      	cmp	r2, r1
 8000bf8:	4694      	mov	ip, r2
 8000bfa:	d969      	bls.n	8000cd0 <__udivmoddi4+0xe8>
 8000bfc:	fab2 f282 	clz	r2, r2
 8000c00:	b152      	cbz	r2, 8000c18 <__udivmoddi4+0x30>
 8000c02:	fa01 f302 	lsl.w	r3, r1, r2
 8000c06:	f1c2 0120 	rsb	r1, r2, #32
 8000c0a:	fa20 f101 	lsr.w	r1, r0, r1
 8000c0e:	fa0c fc02 	lsl.w	ip, ip, r2
 8000c12:	ea41 0e03 	orr.w	lr, r1, r3
 8000c16:	4094      	lsls	r4, r2
 8000c18:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000c1c:	0c21      	lsrs	r1, r4, #16
 8000c1e:	fbbe f6f8 	udiv	r6, lr, r8
 8000c22:	fa1f f78c 	uxth.w	r7, ip
 8000c26:	fb08 e316 	mls	r3, r8, r6, lr
 8000c2a:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8000c2e:	fb06 f107 	mul.w	r1, r6, r7
 8000c32:	4299      	cmp	r1, r3
 8000c34:	d90a      	bls.n	8000c4c <__udivmoddi4+0x64>
 8000c36:	eb1c 0303 	adds.w	r3, ip, r3
 8000c3a:	f106 30ff 	add.w	r0, r6, #4294967295
 8000c3e:	f080 811f 	bcs.w	8000e80 <__udivmoddi4+0x298>
 8000c42:	4299      	cmp	r1, r3
 8000c44:	f240 811c 	bls.w	8000e80 <__udivmoddi4+0x298>
 8000c48:	3e02      	subs	r6, #2
 8000c4a:	4463      	add	r3, ip
 8000c4c:	1a5b      	subs	r3, r3, r1
 8000c4e:	b2a4      	uxth	r4, r4
 8000c50:	fbb3 f0f8 	udiv	r0, r3, r8
 8000c54:	fb08 3310 	mls	r3, r8, r0, r3
 8000c58:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000c5c:	fb00 f707 	mul.w	r7, r0, r7
 8000c60:	42a7      	cmp	r7, r4
 8000c62:	d90a      	bls.n	8000c7a <__udivmoddi4+0x92>
 8000c64:	eb1c 0404 	adds.w	r4, ip, r4
 8000c68:	f100 33ff 	add.w	r3, r0, #4294967295
 8000c6c:	f080 810a 	bcs.w	8000e84 <__udivmoddi4+0x29c>
 8000c70:	42a7      	cmp	r7, r4
 8000c72:	f240 8107 	bls.w	8000e84 <__udivmoddi4+0x29c>
 8000c76:	4464      	add	r4, ip
 8000c78:	3802      	subs	r0, #2
 8000c7a:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000c7e:	1be4      	subs	r4, r4, r7
 8000c80:	2600      	movs	r6, #0
 8000c82:	b11d      	cbz	r5, 8000c8c <__udivmoddi4+0xa4>
 8000c84:	40d4      	lsrs	r4, r2
 8000c86:	2300      	movs	r3, #0
 8000c88:	e9c5 4300 	strd	r4, r3, [r5]
 8000c8c:	4631      	mov	r1, r6
 8000c8e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c92:	428b      	cmp	r3, r1
 8000c94:	d909      	bls.n	8000caa <__udivmoddi4+0xc2>
 8000c96:	2d00      	cmp	r5, #0
 8000c98:	f000 80ef 	beq.w	8000e7a <__udivmoddi4+0x292>
 8000c9c:	2600      	movs	r6, #0
 8000c9e:	e9c5 0100 	strd	r0, r1, [r5]
 8000ca2:	4630      	mov	r0, r6
 8000ca4:	4631      	mov	r1, r6
 8000ca6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000caa:	fab3 f683 	clz	r6, r3
 8000cae:	2e00      	cmp	r6, #0
 8000cb0:	d14a      	bne.n	8000d48 <__udivmoddi4+0x160>
 8000cb2:	428b      	cmp	r3, r1
 8000cb4:	d302      	bcc.n	8000cbc <__udivmoddi4+0xd4>
 8000cb6:	4282      	cmp	r2, r0
 8000cb8:	f200 80f9 	bhi.w	8000eae <__udivmoddi4+0x2c6>
 8000cbc:	1a84      	subs	r4, r0, r2
 8000cbe:	eb61 0303 	sbc.w	r3, r1, r3
 8000cc2:	2001      	movs	r0, #1
 8000cc4:	469e      	mov	lr, r3
 8000cc6:	2d00      	cmp	r5, #0
 8000cc8:	d0e0      	beq.n	8000c8c <__udivmoddi4+0xa4>
 8000cca:	e9c5 4e00 	strd	r4, lr, [r5]
 8000cce:	e7dd      	b.n	8000c8c <__udivmoddi4+0xa4>
 8000cd0:	b902      	cbnz	r2, 8000cd4 <__udivmoddi4+0xec>
 8000cd2:	deff      	udf	#255	; 0xff
 8000cd4:	fab2 f282 	clz	r2, r2
 8000cd8:	2a00      	cmp	r2, #0
 8000cda:	f040 8092 	bne.w	8000e02 <__udivmoddi4+0x21a>
 8000cde:	eba1 010c 	sub.w	r1, r1, ip
 8000ce2:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000ce6:	fa1f fe8c 	uxth.w	lr, ip
 8000cea:	2601      	movs	r6, #1
 8000cec:	0c20      	lsrs	r0, r4, #16
 8000cee:	fbb1 f3f7 	udiv	r3, r1, r7
 8000cf2:	fb07 1113 	mls	r1, r7, r3, r1
 8000cf6:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000cfa:	fb0e f003 	mul.w	r0, lr, r3
 8000cfe:	4288      	cmp	r0, r1
 8000d00:	d908      	bls.n	8000d14 <__udivmoddi4+0x12c>
 8000d02:	eb1c 0101 	adds.w	r1, ip, r1
 8000d06:	f103 38ff 	add.w	r8, r3, #4294967295
 8000d0a:	d202      	bcs.n	8000d12 <__udivmoddi4+0x12a>
 8000d0c:	4288      	cmp	r0, r1
 8000d0e:	f200 80cb 	bhi.w	8000ea8 <__udivmoddi4+0x2c0>
 8000d12:	4643      	mov	r3, r8
 8000d14:	1a09      	subs	r1, r1, r0
 8000d16:	b2a4      	uxth	r4, r4
 8000d18:	fbb1 f0f7 	udiv	r0, r1, r7
 8000d1c:	fb07 1110 	mls	r1, r7, r0, r1
 8000d20:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 8000d24:	fb0e fe00 	mul.w	lr, lr, r0
 8000d28:	45a6      	cmp	lr, r4
 8000d2a:	d908      	bls.n	8000d3e <__udivmoddi4+0x156>
 8000d2c:	eb1c 0404 	adds.w	r4, ip, r4
 8000d30:	f100 31ff 	add.w	r1, r0, #4294967295
 8000d34:	d202      	bcs.n	8000d3c <__udivmoddi4+0x154>
 8000d36:	45a6      	cmp	lr, r4
 8000d38:	f200 80bb 	bhi.w	8000eb2 <__udivmoddi4+0x2ca>
 8000d3c:	4608      	mov	r0, r1
 8000d3e:	eba4 040e 	sub.w	r4, r4, lr
 8000d42:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 8000d46:	e79c      	b.n	8000c82 <__udivmoddi4+0x9a>
 8000d48:	f1c6 0720 	rsb	r7, r6, #32
 8000d4c:	40b3      	lsls	r3, r6
 8000d4e:	fa22 fc07 	lsr.w	ip, r2, r7
 8000d52:	ea4c 0c03 	orr.w	ip, ip, r3
 8000d56:	fa20 f407 	lsr.w	r4, r0, r7
 8000d5a:	fa01 f306 	lsl.w	r3, r1, r6
 8000d5e:	431c      	orrs	r4, r3
 8000d60:	40f9      	lsrs	r1, r7
 8000d62:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000d66:	fa00 f306 	lsl.w	r3, r0, r6
 8000d6a:	fbb1 f8f9 	udiv	r8, r1, r9
 8000d6e:	0c20      	lsrs	r0, r4, #16
 8000d70:	fa1f fe8c 	uxth.w	lr, ip
 8000d74:	fb09 1118 	mls	r1, r9, r8, r1
 8000d78:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000d7c:	fb08 f00e 	mul.w	r0, r8, lr
 8000d80:	4288      	cmp	r0, r1
 8000d82:	fa02 f206 	lsl.w	r2, r2, r6
 8000d86:	d90b      	bls.n	8000da0 <__udivmoddi4+0x1b8>
 8000d88:	eb1c 0101 	adds.w	r1, ip, r1
 8000d8c:	f108 3aff 	add.w	sl, r8, #4294967295
 8000d90:	f080 8088 	bcs.w	8000ea4 <__udivmoddi4+0x2bc>
 8000d94:	4288      	cmp	r0, r1
 8000d96:	f240 8085 	bls.w	8000ea4 <__udivmoddi4+0x2bc>
 8000d9a:	f1a8 0802 	sub.w	r8, r8, #2
 8000d9e:	4461      	add	r1, ip
 8000da0:	1a09      	subs	r1, r1, r0
 8000da2:	b2a4      	uxth	r4, r4
 8000da4:	fbb1 f0f9 	udiv	r0, r1, r9
 8000da8:	fb09 1110 	mls	r1, r9, r0, r1
 8000dac:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8000db0:	fb00 fe0e 	mul.w	lr, r0, lr
 8000db4:	458e      	cmp	lr, r1
 8000db6:	d908      	bls.n	8000dca <__udivmoddi4+0x1e2>
 8000db8:	eb1c 0101 	adds.w	r1, ip, r1
 8000dbc:	f100 34ff 	add.w	r4, r0, #4294967295
 8000dc0:	d26c      	bcs.n	8000e9c <__udivmoddi4+0x2b4>
 8000dc2:	458e      	cmp	lr, r1
 8000dc4:	d96a      	bls.n	8000e9c <__udivmoddi4+0x2b4>
 8000dc6:	3802      	subs	r0, #2
 8000dc8:	4461      	add	r1, ip
 8000dca:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000dce:	fba0 9402 	umull	r9, r4, r0, r2
 8000dd2:	eba1 010e 	sub.w	r1, r1, lr
 8000dd6:	42a1      	cmp	r1, r4
 8000dd8:	46c8      	mov	r8, r9
 8000dda:	46a6      	mov	lr, r4
 8000ddc:	d356      	bcc.n	8000e8c <__udivmoddi4+0x2a4>
 8000dde:	d053      	beq.n	8000e88 <__udivmoddi4+0x2a0>
 8000de0:	b15d      	cbz	r5, 8000dfa <__udivmoddi4+0x212>
 8000de2:	ebb3 0208 	subs.w	r2, r3, r8
 8000de6:	eb61 010e 	sbc.w	r1, r1, lr
 8000dea:	fa01 f707 	lsl.w	r7, r1, r7
 8000dee:	fa22 f306 	lsr.w	r3, r2, r6
 8000df2:	40f1      	lsrs	r1, r6
 8000df4:	431f      	orrs	r7, r3
 8000df6:	e9c5 7100 	strd	r7, r1, [r5]
 8000dfa:	2600      	movs	r6, #0
 8000dfc:	4631      	mov	r1, r6
 8000dfe:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e02:	f1c2 0320 	rsb	r3, r2, #32
 8000e06:	40d8      	lsrs	r0, r3
 8000e08:	fa0c fc02 	lsl.w	ip, ip, r2
 8000e0c:	fa21 f303 	lsr.w	r3, r1, r3
 8000e10:	4091      	lsls	r1, r2
 8000e12:	4301      	orrs	r1, r0
 8000e14:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000e18:	fa1f fe8c 	uxth.w	lr, ip
 8000e1c:	fbb3 f0f7 	udiv	r0, r3, r7
 8000e20:	fb07 3610 	mls	r6, r7, r0, r3
 8000e24:	0c0b      	lsrs	r3, r1, #16
 8000e26:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8000e2a:	fb00 f60e 	mul.w	r6, r0, lr
 8000e2e:	429e      	cmp	r6, r3
 8000e30:	fa04 f402 	lsl.w	r4, r4, r2
 8000e34:	d908      	bls.n	8000e48 <__udivmoddi4+0x260>
 8000e36:	eb1c 0303 	adds.w	r3, ip, r3
 8000e3a:	f100 38ff 	add.w	r8, r0, #4294967295
 8000e3e:	d22f      	bcs.n	8000ea0 <__udivmoddi4+0x2b8>
 8000e40:	429e      	cmp	r6, r3
 8000e42:	d92d      	bls.n	8000ea0 <__udivmoddi4+0x2b8>
 8000e44:	3802      	subs	r0, #2
 8000e46:	4463      	add	r3, ip
 8000e48:	1b9b      	subs	r3, r3, r6
 8000e4a:	b289      	uxth	r1, r1
 8000e4c:	fbb3 f6f7 	udiv	r6, r3, r7
 8000e50:	fb07 3316 	mls	r3, r7, r6, r3
 8000e54:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000e58:	fb06 f30e 	mul.w	r3, r6, lr
 8000e5c:	428b      	cmp	r3, r1
 8000e5e:	d908      	bls.n	8000e72 <__udivmoddi4+0x28a>
 8000e60:	eb1c 0101 	adds.w	r1, ip, r1
 8000e64:	f106 38ff 	add.w	r8, r6, #4294967295
 8000e68:	d216      	bcs.n	8000e98 <__udivmoddi4+0x2b0>
 8000e6a:	428b      	cmp	r3, r1
 8000e6c:	d914      	bls.n	8000e98 <__udivmoddi4+0x2b0>
 8000e6e:	3e02      	subs	r6, #2
 8000e70:	4461      	add	r1, ip
 8000e72:	1ac9      	subs	r1, r1, r3
 8000e74:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000e78:	e738      	b.n	8000cec <__udivmoddi4+0x104>
 8000e7a:	462e      	mov	r6, r5
 8000e7c:	4628      	mov	r0, r5
 8000e7e:	e705      	b.n	8000c8c <__udivmoddi4+0xa4>
 8000e80:	4606      	mov	r6, r0
 8000e82:	e6e3      	b.n	8000c4c <__udivmoddi4+0x64>
 8000e84:	4618      	mov	r0, r3
 8000e86:	e6f8      	b.n	8000c7a <__udivmoddi4+0x92>
 8000e88:	454b      	cmp	r3, r9
 8000e8a:	d2a9      	bcs.n	8000de0 <__udivmoddi4+0x1f8>
 8000e8c:	ebb9 0802 	subs.w	r8, r9, r2
 8000e90:	eb64 0e0c 	sbc.w	lr, r4, ip
 8000e94:	3801      	subs	r0, #1
 8000e96:	e7a3      	b.n	8000de0 <__udivmoddi4+0x1f8>
 8000e98:	4646      	mov	r6, r8
 8000e9a:	e7ea      	b.n	8000e72 <__udivmoddi4+0x28a>
 8000e9c:	4620      	mov	r0, r4
 8000e9e:	e794      	b.n	8000dca <__udivmoddi4+0x1e2>
 8000ea0:	4640      	mov	r0, r8
 8000ea2:	e7d1      	b.n	8000e48 <__udivmoddi4+0x260>
 8000ea4:	46d0      	mov	r8, sl
 8000ea6:	e77b      	b.n	8000da0 <__udivmoddi4+0x1b8>
 8000ea8:	3b02      	subs	r3, #2
 8000eaa:	4461      	add	r1, ip
 8000eac:	e732      	b.n	8000d14 <__udivmoddi4+0x12c>
 8000eae:	4630      	mov	r0, r6
 8000eb0:	e709      	b.n	8000cc6 <__udivmoddi4+0xde>
 8000eb2:	4464      	add	r4, ip
 8000eb4:	3802      	subs	r0, #2
 8000eb6:	e742      	b.n	8000d3e <__udivmoddi4+0x156>

08000eb8 <__aeabi_idiv0>:
 8000eb8:	4770      	bx	lr
 8000eba:	bf00      	nop

08000ebc <SysTick_Handler>:
#include <main.h>

extern TIM_HandleTypeDef htimer2;

void SysTick_Handler (void)
{
 8000ebc:	b580      	push	{r7, lr}
 8000ebe:	af00      	add	r7, sp, #0
	HAL_IncTick();
 8000ec0:	f000 fbc2 	bl	8001648 <HAL_IncTick>
	HAL_SYSTICK_IRQHandler();
 8000ec4:	f000 fcf1 	bl	80018aa <HAL_SYSTICK_IRQHandler>
}
 8000ec8:	bf00      	nop
 8000eca:	bd80      	pop	{r7, pc}

08000ecc <TIM2_IRQHandler>:

void TIM2_IRQHandler(void)
{
 8000ecc:	b580      	push	{r7, lr}
 8000ece:	af00      	add	r7, sp, #0
    HAL_TIM_IRQHandler(&htimer2);
 8000ed0:	4802      	ldr	r0, [pc, #8]	; (8000edc <TIM2_IRQHandler+0x10>)
 8000ed2:	f000 ff66 	bl	8001da2 <HAL_TIM_IRQHandler>
 8000ed6:	bf00      	nop
 8000ed8:	bd80      	pop	{r7, pc}
 8000eda:	bf00      	nop
 8000edc:	2000023c 	.word	0x2000023c

08000ee0 <main>:
uint32_t input_captures[2] = {0};
uint8_t count = 0;
uint8_t is_capture_done = FALSE;

int main(void)
{
 8000ee0:	b580      	push	{r7, lr}
 8000ee2:	b0a4      	sub	sp, #144	; 0x90
 8000ee4:	af00      	add	r7, sp, #0
    uint32_t capture_diff = 0;
 8000ee6:	2300      	movs	r3, #0
 8000ee8:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
    double timer2_cnt_freq = 0;
 8000eec:	f04f 0200 	mov.w	r2, #0
 8000ef0:	f04f 0300 	mov.w	r3, #0
 8000ef4:	e9c7 2320 	strd	r2, r3, [r7, #128]	; 0x80
    double timer2_cnt_res = 0;
 8000ef8:	f04f 0200 	mov.w	r2, #0
 8000efc:	f04f 0300 	mov.w	r3, #0
 8000f00:	e9c7 231e 	strd	r2, r3, [r7, #120]	; 0x78
    double user_signal_time_period = 0;
 8000f04:	f04f 0200 	mov.w	r2, #0
 8000f08:	f04f 0300 	mov.w	r3, #0
 8000f0c:	e9c7 231c 	strd	r2, r3, [r7, #112]	; 0x70
    double user_signal_freq = 0;
 8000f10:	f04f 0200 	mov.w	r2, #0
 8000f14:	f04f 0300 	mov.w	r3, #0
 8000f18:	e9c7 231a 	strd	r2, r3, [r7, #104]	; 0x68
    char user_msg[100];

	HAL_Init();
 8000f1c:	f000 fb42 	bl	80015a4 <HAL_Init>

	SystemClockConfig(SYS_CLOCK_FREQ_50_MHZ);
 8000f20:	2032      	movs	r0, #50	; 0x32
 8000f22:	f000 f877 	bl	8001014 <SystemClockConfig>

	GPIO_Init();
 8000f26:	f000 f8d3 	bl	80010d0 <GPIO_Init>

	UART2_Init();
 8000f2a:	f000 f8f5 	bl	8001118 <UART2_Init>

    TIMER2_Init();
 8000f2e:	f000 f91d 	bl	800116c <TIMER2_Init>

    LSE_Configuration();
 8000f32:	f000 f94d 	bl	80011d0 <LSE_Configuration>

    while(1)
    {
        if(is_capture_done)
 8000f36:	4b31      	ldr	r3, [pc, #196]	; (8000ffc <main+0x11c>)
 8000f38:	781b      	ldrb	r3, [r3, #0]
 8000f3a:	2b00      	cmp	r3, #0
 8000f3c:	d0fb      	beq.n	8000f36 <main+0x56>
        {
            if(input_captures[1] > input_captures[0])
 8000f3e:	4b30      	ldr	r3, [pc, #192]	; (8001000 <main+0x120>)
 8000f40:	685a      	ldr	r2, [r3, #4]
 8000f42:	4b2f      	ldr	r3, [pc, #188]	; (8001000 <main+0x120>)
 8000f44:	681b      	ldr	r3, [r3, #0]
 8000f46:	429a      	cmp	r2, r3
 8000f48:	d907      	bls.n	8000f5a <main+0x7a>
            {
                capture_diff = input_captures[1] - input_captures[0];
 8000f4a:	4b2d      	ldr	r3, [pc, #180]	; (8001000 <main+0x120>)
 8000f4c:	685a      	ldr	r2, [r3, #4]
 8000f4e:	4b2c      	ldr	r3, [pc, #176]	; (8001000 <main+0x120>)
 8000f50:	681b      	ldr	r3, [r3, #0]
 8000f52:	1ad3      	subs	r3, r2, r3
 8000f54:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
 8000f58:	e007      	b.n	8000f6a <main+0x8a>
            }
            else
            {
                capture_diff = (0xFFFFFFFF - input_captures[0]) + input_captures[1];
 8000f5a:	4b29      	ldr	r3, [pc, #164]	; (8001000 <main+0x120>)
 8000f5c:	685a      	ldr	r2, [r3, #4]
 8000f5e:	4b28      	ldr	r3, [pc, #160]	; (8001000 <main+0x120>)
 8000f60:	681b      	ldr	r3, [r3, #0]
 8000f62:	1ad3      	subs	r3, r2, r3
 8000f64:	3b01      	subs	r3, #1
 8000f66:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
            }

            /* After this we can calculate the time period of the applied input signal. */
            timer2_cnt_freq = (HAL_RCC_GetPCLK1Freq() * 2) / htimer2.Init.Prescaler;
 8000f6a:	f000 fea3 	bl	8001cb4 <HAL_RCC_GetPCLK1Freq>
 8000f6e:	4603      	mov	r3, r0
 8000f70:	005a      	lsls	r2, r3, #1
 8000f72:	4b24      	ldr	r3, [pc, #144]	; (8001004 <main+0x124>)
 8000f74:	685b      	ldr	r3, [r3, #4]
 8000f76:	fbb2 f3f3 	udiv	r3, r2, r3
 8000f7a:	4618      	mov	r0, r3
 8000f7c:	f7ff faca 	bl	8000514 <__aeabi_ui2d>
 8000f80:	4602      	mov	r2, r0
 8000f82:	460b      	mov	r3, r1
 8000f84:	e9c7 2320 	strd	r2, r3, [r7, #128]	; 0x80
            timer2_cnt_res = 1 / timer2_cnt_freq;
 8000f88:	e9d7 2320 	ldrd	r2, r3, [r7, #128]	; 0x80
 8000f8c:	f04f 0000 	mov.w	r0, #0
 8000f90:	491d      	ldr	r1, [pc, #116]	; (8001008 <main+0x128>)
 8000f92:	f7ff fc63 	bl	800085c <__aeabi_ddiv>
 8000f96:	4602      	mov	r2, r0
 8000f98:	460b      	mov	r3, r1
 8000f9a:	e9c7 231e 	strd	r2, r3, [r7, #120]	; 0x78
            user_signal_time_period = capture_diff * timer2_cnt_res;
 8000f9e:	f8d7 008c 	ldr.w	r0, [r7, #140]	; 0x8c
 8000fa2:	f7ff fab7 	bl	8000514 <__aeabi_ui2d>
 8000fa6:	4602      	mov	r2, r0
 8000fa8:	460b      	mov	r3, r1
 8000faa:	e9d7 011e 	ldrd	r0, r1, [r7, #120]	; 0x78
 8000fae:	f7ff fb2b 	bl	8000608 <__aeabi_dmul>
 8000fb2:	4602      	mov	r2, r0
 8000fb4:	460b      	mov	r3, r1
 8000fb6:	e9c7 231c 	strd	r2, r3, [r7, #112]	; 0x70
            user_signal_freq = 1 / user_signal_time_period;
 8000fba:	e9d7 231c 	ldrd	r2, r3, [r7, #112]	; 0x70
 8000fbe:	f04f 0000 	mov.w	r0, #0
 8000fc2:	4911      	ldr	r1, [pc, #68]	; (8001008 <main+0x128>)
 8000fc4:	f7ff fc4a 	bl	800085c <__aeabi_ddiv>
 8000fc8:	4602      	mov	r2, r0
 8000fca:	460b      	mov	r3, r1
 8000fcc:	e9c7 231a 	strd	r2, r3, [r7, #104]	; 0x68

            sprintf(user_msg, "Frequency of the signal applied = %f\r\n", user_signal_freq);
 8000fd0:	1d38      	adds	r0, r7, #4
 8000fd2:	e9d7 231a 	ldrd	r2, r3, [r7, #104]	; 0x68
 8000fd6:	490d      	ldr	r1, [pc, #52]	; (800100c <main+0x12c>)
 8000fd8:	f002 fac0 	bl	800355c <siprintf>
            HAL_UART_Transmit(&huart2, (uint8_t*)user_msg, strlen(user_msg), HAL_MAX_DELAY);
 8000fdc:	1d3b      	adds	r3, r7, #4
 8000fde:	4618      	mov	r0, r3
 8000fe0:	f7ff f8fe 	bl	80001e0 <strlen>
 8000fe4:	4603      	mov	r3, r0
 8000fe6:	b29a      	uxth	r2, r3
 8000fe8:	1d39      	adds	r1, r7, #4
 8000fea:	f04f 33ff 	mov.w	r3, #4294967295
 8000fee:	4808      	ldr	r0, [pc, #32]	; (8001010 <main+0x130>)
 8000ff0:	f001 faa3 	bl	800253a <HAL_UART_Transmit>

            is_capture_done = FALSE;
 8000ff4:	4b01      	ldr	r3, [pc, #4]	; (8000ffc <main+0x11c>)
 8000ff6:	2200      	movs	r2, #0
 8000ff8:	701a      	strb	r2, [r3, #0]
        if(is_capture_done)
 8000ffa:	e79c      	b.n	8000f36 <main+0x56>
 8000ffc:	2000028d 	.word	0x2000028d
 8001000:	20000284 	.word	0x20000284
 8001004:	2000023c 	.word	0x2000023c
 8001008:	3ff00000 	.word	0x3ff00000
 800100c:	08005a68 	.word	0x08005a68
 8001010:	200001f8 	.word	0x200001f8

08001014 <SystemClockConfig>:
	return 0;
}


void SystemClockConfig( uint8_t clock_freq )
{
 8001014:	b480      	push	{r7}
 8001016:	b095      	sub	sp, #84	; 0x54
 8001018:	af00      	add	r7, sp, #0
 800101a:	4603      	mov	r3, r0
 800101c:	71fb      	strb	r3, [r7, #7]
    RCC_OscInitTypeDef Osc_Init;
    RCC_ClkInitTypeDef Clk_Init;

    Osc_Init.OscillatorType = RCC_OSCILLATORTYPE_HSI | RCC_OSCILLATORTYPE_LSE;
 800101e:	2306      	movs	r3, #6
 8001020:	623b      	str	r3, [r7, #32]
    Osc_Init.HSIState = RCC_HSI_ON;
 8001022:	2301      	movs	r3, #1
 8001024:	62fb      	str	r3, [r7, #44]	; 0x2c
    Osc_Init.LSEState = RCC_LSE_ON;
 8001026:	2301      	movs	r3, #1
 8001028:	62bb      	str	r3, [r7, #40]	; 0x28
    Osc_Init.HSICalibrationValue = 16;
 800102a:	2310      	movs	r3, #16
 800102c:	633b      	str	r3, [r7, #48]	; 0x30
    Osc_Init.PLL.PLLState = RCC_PLL_ON;
 800102e:	2302      	movs	r3, #2
 8001030:	63bb      	str	r3, [r7, #56]	; 0x38
    Osc_Init.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8001032:	2300      	movs	r3, #0
 8001034:	63fb      	str	r3, [r7, #60]	; 0x3c

    switch(clock_freq)
 8001036:	79fb      	ldrb	r3, [r7, #7]
 8001038:	2b78      	cmp	r3, #120	; 0x78
 800103a:	d02e      	beq.n	800109a <SystemClockConfig+0x86>
 800103c:	2b78      	cmp	r3, #120	; 0x78
 800103e:	dc41      	bgt.n	80010c4 <SystemClockConfig+0xb0>
 8001040:	2b32      	cmp	r3, #50	; 0x32
 8001042:	d002      	beq.n	800104a <SystemClockConfig+0x36>
 8001044:	2b54      	cmp	r3, #84	; 0x54
 8001046:	d014      	beq.n	8001072 <SystemClockConfig+0x5e>
            Clk_Init.APB2CLKDivider = RCC_HCLK_DIV2;
            break;
        }
        default:
        {
            return;
 8001048:	e03c      	b.n	80010c4 <SystemClockConfig+0xb0>
            Osc_Init.PLL.PLLM = 8;
 800104a:	2308      	movs	r3, #8
 800104c:	643b      	str	r3, [r7, #64]	; 0x40
            Osc_Init.PLL.PLLN = 50;
 800104e:	2332      	movs	r3, #50	; 0x32
 8001050:	647b      	str	r3, [r7, #68]	; 0x44
            Osc_Init.PLL.PLLP = RCC_PLLP_DIV2;
 8001052:	2302      	movs	r3, #2
 8001054:	64bb      	str	r3, [r7, #72]	; 0x48
            Osc_Init.PLL.PLLQ = 2;
 8001056:	2302      	movs	r3, #2
 8001058:	64fb      	str	r3, [r7, #76]	; 0x4c
            Clk_Init.ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 800105a:	230f      	movs	r3, #15
 800105c:	60fb      	str	r3, [r7, #12]
            Clk_Init.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800105e:	2302      	movs	r3, #2
 8001060:	613b      	str	r3, [r7, #16]
            Clk_Init.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001062:	2300      	movs	r3, #0
 8001064:	617b      	str	r3, [r7, #20]
            Clk_Init.APB1CLKDivider = RCC_HCLK_DIV2;
 8001066:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800106a:	61bb      	str	r3, [r7, #24]
            Clk_Init.APB2CLKDivider = RCC_HCLK_DIV1;
 800106c:	2300      	movs	r3, #0
 800106e:	61fb      	str	r3, [r7, #28]
            break;
 8001070:	e029      	b.n	80010c6 <SystemClockConfig+0xb2>
            Osc_Init.PLL.PLLM = 8;
 8001072:	2308      	movs	r3, #8
 8001074:	643b      	str	r3, [r7, #64]	; 0x40
            Osc_Init.PLL.PLLN = 84;
 8001076:	2354      	movs	r3, #84	; 0x54
 8001078:	647b      	str	r3, [r7, #68]	; 0x44
            Osc_Init.PLL.PLLP = RCC_PLLP_DIV2;
 800107a:	2302      	movs	r3, #2
 800107c:	64bb      	str	r3, [r7, #72]	; 0x48
            Osc_Init.PLL.PLLQ = 2;
 800107e:	2302      	movs	r3, #2
 8001080:	64fb      	str	r3, [r7, #76]	; 0x4c
            Clk_Init.ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8001082:	230f      	movs	r3, #15
 8001084:	60fb      	str	r3, [r7, #12]
            Clk_Init.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001086:	2302      	movs	r3, #2
 8001088:	613b      	str	r3, [r7, #16]
            Clk_Init.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800108a:	2300      	movs	r3, #0
 800108c:	617b      	str	r3, [r7, #20]
            Clk_Init.APB1CLKDivider = RCC_HCLK_DIV2;
 800108e:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001092:	61bb      	str	r3, [r7, #24]
            Clk_Init.APB2CLKDivider = RCC_HCLK_DIV1;
 8001094:	2300      	movs	r3, #0
 8001096:	61fb      	str	r3, [r7, #28]
            break;
 8001098:	e015      	b.n	80010c6 <SystemClockConfig+0xb2>
            Osc_Init.PLL.PLLM = 8;
 800109a:	2308      	movs	r3, #8
 800109c:	643b      	str	r3, [r7, #64]	; 0x40
            Osc_Init.PLL.PLLN = 120;
 800109e:	2378      	movs	r3, #120	; 0x78
 80010a0:	647b      	str	r3, [r7, #68]	; 0x44
            Osc_Init.PLL.PLLP = RCC_PLLP_DIV2;
 80010a2:	2302      	movs	r3, #2
 80010a4:	64bb      	str	r3, [r7, #72]	; 0x48
            Osc_Init.PLL.PLLQ = 2;
 80010a6:	2302      	movs	r3, #2
 80010a8:	64fb      	str	r3, [r7, #76]	; 0x4c
            Clk_Init.ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 80010aa:	230f      	movs	r3, #15
 80010ac:	60fb      	str	r3, [r7, #12]
            Clk_Init.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80010ae:	2302      	movs	r3, #2
 80010b0:	613b      	str	r3, [r7, #16]
            Clk_Init.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80010b2:	2300      	movs	r3, #0
 80010b4:	617b      	str	r3, [r7, #20]
            Clk_Init.APB1CLKDivider = RCC_HCLK_DIV4;
 80010b6:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 80010ba:	61bb      	str	r3, [r7, #24]
            Clk_Init.APB2CLKDivider = RCC_HCLK_DIV2;
 80010bc:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80010c0:	61fb      	str	r3, [r7, #28]
            break;
 80010c2:	e000      	b.n	80010c6 <SystemClockConfig+0xb2>
            return;
 80010c4:	bf00      	nop
        HAL_SYSTICK_CLKSourceConfig(SYSTICK_CLKSOURCE_HCLK);

        /* SysTick_IRQn interrupt configuration */
        HAL_NVIC_SetPriority(SysTick_IRQn, 0, 0);
    }
}
 80010c6:	3754      	adds	r7, #84	; 0x54
 80010c8:	46bd      	mov	sp, r7
 80010ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010ce:	4770      	bx	lr

080010d0 <GPIO_Init>:

void GPIO_Init(void)
{
 80010d0:	b580      	push	{r7, lr}
 80010d2:	b086      	sub	sp, #24
 80010d4:	af00      	add	r7, sp, #0
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80010d6:	2300      	movs	r3, #0
 80010d8:	603b      	str	r3, [r7, #0]
 80010da:	4b0d      	ldr	r3, [pc, #52]	; (8001110 <GPIO_Init+0x40>)
 80010dc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80010de:	4a0c      	ldr	r2, [pc, #48]	; (8001110 <GPIO_Init+0x40>)
 80010e0:	f043 0301 	orr.w	r3, r3, #1
 80010e4:	6313      	str	r3, [r2, #48]	; 0x30
 80010e6:	4b0a      	ldr	r3, [pc, #40]	; (8001110 <GPIO_Init+0x40>)
 80010e8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80010ea:	f003 0301 	and.w	r3, r3, #1
 80010ee:	603b      	str	r3, [r7, #0]
 80010f0:	683b      	ldr	r3, [r7, #0]
	GPIO_InitTypeDef ledgpio;
	ledgpio.Pin = GPIO_PIN_5;
 80010f2:	2320      	movs	r3, #32
 80010f4:	607b      	str	r3, [r7, #4]
	ledgpio.Mode = GPIO_MODE_OUTPUT_PP;
 80010f6:	2301      	movs	r3, #1
 80010f8:	60bb      	str	r3, [r7, #8]
	ledgpio.Pull = GPIO_NOPULL;
 80010fa:	2300      	movs	r3, #0
 80010fc:	60fb      	str	r3, [r7, #12]
	HAL_GPIO_Init(GPIOA,&ledgpio);
 80010fe:	1d3b      	adds	r3, r7, #4
 8001100:	4619      	mov	r1, r3
 8001102:	4804      	ldr	r0, [pc, #16]	; (8001114 <GPIO_Init+0x44>)
 8001104:	f000 fbde 	bl	80018c4 <HAL_GPIO_Init>
}
 8001108:	bf00      	nop
 800110a:	3718      	adds	r7, #24
 800110c:	46bd      	mov	sp, r7
 800110e:	bd80      	pop	{r7, pc}
 8001110:	40023800 	.word	0x40023800
 8001114:	40020000 	.word	0x40020000

08001118 <UART2_Init>:

void UART2_Init(void)
{
 8001118:	b580      	push	{r7, lr}
 800111a:	af00      	add	r7, sp, #0
    huart2.Instance = USART2;
 800111c:	4b11      	ldr	r3, [pc, #68]	; (8001164 <UART2_Init+0x4c>)
 800111e:	4a12      	ldr	r2, [pc, #72]	; (8001168 <UART2_Init+0x50>)
 8001120:	601a      	str	r2, [r3, #0]
    huart2.Init.BaudRate = 115200;
 8001122:	4b10      	ldr	r3, [pc, #64]	; (8001164 <UART2_Init+0x4c>)
 8001124:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8001128:	605a      	str	r2, [r3, #4]
    huart2.Init.WordLength = UART_WORDLENGTH_8B;
 800112a:	4b0e      	ldr	r3, [pc, #56]	; (8001164 <UART2_Init+0x4c>)
 800112c:	2200      	movs	r2, #0
 800112e:	609a      	str	r2, [r3, #8]
    huart2.Init.StopBits = UART_STOPBITS_1;
 8001130:	4b0c      	ldr	r3, [pc, #48]	; (8001164 <UART2_Init+0x4c>)
 8001132:	2200      	movs	r2, #0
 8001134:	60da      	str	r2, [r3, #12]
    huart2.Init.Parity = UART_PARITY_NONE;
 8001136:	4b0b      	ldr	r3, [pc, #44]	; (8001164 <UART2_Init+0x4c>)
 8001138:	2200      	movs	r2, #0
 800113a:	611a      	str	r2, [r3, #16]
    huart2.Init.Mode = UART_MODE_TX_RX;
 800113c:	4b09      	ldr	r3, [pc, #36]	; (8001164 <UART2_Init+0x4c>)
 800113e:	220c      	movs	r2, #12
 8001140:	615a      	str	r2, [r3, #20]
    huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001142:	4b08      	ldr	r3, [pc, #32]	; (8001164 <UART2_Init+0x4c>)
 8001144:	2200      	movs	r2, #0
 8001146:	619a      	str	r2, [r3, #24]
    huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001148:	4b06      	ldr	r3, [pc, #24]	; (8001164 <UART2_Init+0x4c>)
 800114a:	2200      	movs	r2, #0
 800114c:	61da      	str	r2, [r3, #28]
    if ( HAL_UART_Init(&huart2) != HAL_OK )
 800114e:	4805      	ldr	r0, [pc, #20]	; (8001164 <UART2_Init+0x4c>)
 8001150:	f001 f9a6 	bl	80024a0 <HAL_UART_Init>
 8001154:	4603      	mov	r3, r0
 8001156:	2b00      	cmp	r3, #0
 8001158:	d001      	beq.n	800115e <UART2_Init+0x46>
    {
        // There is a problem
        Error_handler();
 800115a:	f000 f877 	bl	800124c <Error_handler>
    }
}
 800115e:	bf00      	nop
 8001160:	bd80      	pop	{r7, pc}
 8001162:	bf00      	nop
 8001164:	200001f8 	.word	0x200001f8
 8001168:	40004400 	.word	0x40004400

0800116c <TIMER2_Init>:

void TIMER2_Init(void)
{
 800116c:	b580      	push	{r7, lr}
 800116e:	b084      	sub	sp, #16
 8001170:	af00      	add	r7, sp, #0
    TIM_IC_InitTypeDef timer2IC_Config;

    htimer2.Instance = TIM2;
 8001172:	4b16      	ldr	r3, [pc, #88]	; (80011cc <TIMER2_Init+0x60>)
 8001174:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8001178:	601a      	str	r2, [r3, #0]
    htimer2.Init.CounterMode = TIM_COUNTERMODE_UP;
 800117a:	4b14      	ldr	r3, [pc, #80]	; (80011cc <TIMER2_Init+0x60>)
 800117c:	2200      	movs	r2, #0
 800117e:	609a      	str	r2, [r3, #8]
    htimer2.Init.Period = 0xFFFFFFFF;
 8001180:	4b12      	ldr	r3, [pc, #72]	; (80011cc <TIMER2_Init+0x60>)
 8001182:	f04f 32ff 	mov.w	r2, #4294967295
 8001186:	60da      	str	r2, [r3, #12]
    htimer2.Init.Prescaler = 1;
 8001188:	4b10      	ldr	r3, [pc, #64]	; (80011cc <TIMER2_Init+0x60>)
 800118a:	2201      	movs	r2, #1
 800118c:	605a      	str	r2, [r3, #4]
    if ( HAL_TIM_IC_Init(&htimer2) != HAL_OK )
 800118e:	480f      	ldr	r0, [pc, #60]	; (80011cc <TIMER2_Init+0x60>)
 8001190:	f000 fdb8 	bl	8001d04 <HAL_TIM_IC_Init>
 8001194:	4603      	mov	r3, r0
 8001196:	2b00      	cmp	r3, #0
 8001198:	d001      	beq.n	800119e <TIMER2_Init+0x32>
    {
        Error_handler();
 800119a:	f000 f857 	bl	800124c <Error_handler>
    }

    timer2IC_Config.ICFilter = 0;
 800119e:	2300      	movs	r3, #0
 80011a0:	60fb      	str	r3, [r7, #12]
    timer2IC_Config.ICPolarity = TIM_ICPOLARITY_RISING;
 80011a2:	2300      	movs	r3, #0
 80011a4:	603b      	str	r3, [r7, #0]
    timer2IC_Config.ICPrescaler = TIM_ICPSC_DIV1;
 80011a6:	2300      	movs	r3, #0
 80011a8:	60bb      	str	r3, [r7, #8]
    timer2IC_Config.ICSelection = TIM_ICSELECTION_DIRECTTI;
 80011aa:	2301      	movs	r3, #1
 80011ac:	607b      	str	r3, [r7, #4]
    if ( HAL_TIM_IC_ConfigChannel(&htimer2, &timer2IC_Config, TIM_CHANNEL_1) != HAL_OK )
 80011ae:	463b      	mov	r3, r7
 80011b0:	2200      	movs	r2, #0
 80011b2:	4619      	mov	r1, r3
 80011b4:	4805      	ldr	r0, [pc, #20]	; (80011cc <TIMER2_Init+0x60>)
 80011b6:	f000 fefc 	bl	8001fb2 <HAL_TIM_IC_ConfigChannel>
 80011ba:	4603      	mov	r3, r0
 80011bc:	2b00      	cmp	r3, #0
 80011be:	d001      	beq.n	80011c4 <TIMER2_Init+0x58>
    {
        Error_handler();
 80011c0:	f000 f844 	bl	800124c <Error_handler>
    }

}
 80011c4:	bf00      	nop
 80011c6:	3710      	adds	r7, #16
 80011c8:	46bd      	mov	sp, r7
 80011ca:	bd80      	pop	{r7, pc}
 80011cc:	2000023c 	.word	0x2000023c

080011d0 <LSE_Configuration>:

void LSE_Configuration(void)
{
 80011d0:	b580      	push	{r7, lr}
 80011d2:	af00      	add	r7, sp, #0
    /* Supplying the LSE oscillator via GPIO */
    HAL_RCC_MCOConfig(RCC_MCO1, RCC_MCO1SOURCE_LSE, RCC_MCODIV_1);
 80011d4:	2200      	movs	r2, #0
 80011d6:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 80011da:	2000      	movs	r0, #0
 80011dc:	f000 fcf6 	bl	8001bcc <HAL_RCC_MCOConfig>
}
 80011e0:	bf00      	nop
 80011e2:	bd80      	pop	{r7, pc}

080011e4 <HAL_TIM_IC_CaptureCallback>:

void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80011e4:	b480      	push	{r7}
 80011e6:	b083      	sub	sp, #12
 80011e8:	af00      	add	r7, sp, #0
 80011ea:	6078      	str	r0, [r7, #4]
    if(!is_capture_done)
 80011ec:	4b14      	ldr	r3, [pc, #80]	; (8001240 <HAL_TIM_IC_CaptureCallback+0x5c>)
 80011ee:	781b      	ldrb	r3, [r3, #0]
 80011f0:	2b00      	cmp	r3, #0
 80011f2:	d11e      	bne.n	8001232 <HAL_TIM_IC_CaptureCallback+0x4e>
    {
        if(count == 1)
 80011f4:	4b13      	ldr	r3, [pc, #76]	; (8001244 <HAL_TIM_IC_CaptureCallback+0x60>)
 80011f6:	781b      	ldrb	r3, [r3, #0]
 80011f8:	2b01      	cmp	r3, #1
 80011fa:	d10b      	bne.n	8001214 <HAL_TIM_IC_CaptureCallback+0x30>
        {
            input_captures[0] = __HAL_TIM_GET_COMPARE(htim, TIM_CHANNEL_1);
 80011fc:	687b      	ldr	r3, [r7, #4]
 80011fe:	681b      	ldr	r3, [r3, #0]
 8001200:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001202:	4a11      	ldr	r2, [pc, #68]	; (8001248 <HAL_TIM_IC_CaptureCallback+0x64>)
 8001204:	6013      	str	r3, [r2, #0]
            count++;
 8001206:	4b0f      	ldr	r3, [pc, #60]	; (8001244 <HAL_TIM_IC_CaptureCallback+0x60>)
 8001208:	781b      	ldrb	r3, [r3, #0]
 800120a:	3301      	adds	r3, #1
 800120c:	b2da      	uxtb	r2, r3
 800120e:	4b0d      	ldr	r3, [pc, #52]	; (8001244 <HAL_TIM_IC_CaptureCallback+0x60>)
 8001210:	701a      	strb	r2, [r3, #0]
            input_captures[1] = __HAL_TIM_GET_COMPARE(htim, TIM_CHANNEL_1);
            count = 1;
            is_capture_done = TRUE;
        }
    }
}
 8001212:	e00e      	b.n	8001232 <HAL_TIM_IC_CaptureCallback+0x4e>
        else if(count == 2)
 8001214:	4b0b      	ldr	r3, [pc, #44]	; (8001244 <HAL_TIM_IC_CaptureCallback+0x60>)
 8001216:	781b      	ldrb	r3, [r3, #0]
 8001218:	2b02      	cmp	r3, #2
 800121a:	d10a      	bne.n	8001232 <HAL_TIM_IC_CaptureCallback+0x4e>
            input_captures[1] = __HAL_TIM_GET_COMPARE(htim, TIM_CHANNEL_1);
 800121c:	687b      	ldr	r3, [r7, #4]
 800121e:	681b      	ldr	r3, [r3, #0]
 8001220:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001222:	4a09      	ldr	r2, [pc, #36]	; (8001248 <HAL_TIM_IC_CaptureCallback+0x64>)
 8001224:	6053      	str	r3, [r2, #4]
            count = 1;
 8001226:	4b07      	ldr	r3, [pc, #28]	; (8001244 <HAL_TIM_IC_CaptureCallback+0x60>)
 8001228:	2201      	movs	r2, #1
 800122a:	701a      	strb	r2, [r3, #0]
            is_capture_done = TRUE;
 800122c:	4b04      	ldr	r3, [pc, #16]	; (8001240 <HAL_TIM_IC_CaptureCallback+0x5c>)
 800122e:	2201      	movs	r2, #1
 8001230:	701a      	strb	r2, [r3, #0]
}
 8001232:	bf00      	nop
 8001234:	370c      	adds	r7, #12
 8001236:	46bd      	mov	sp, r7
 8001238:	f85d 7b04 	ldr.w	r7, [sp], #4
 800123c:	4770      	bx	lr
 800123e:	bf00      	nop
 8001240:	2000028d 	.word	0x2000028d
 8001244:	2000028c 	.word	0x2000028c
 8001248:	20000284 	.word	0x20000284

0800124c <Error_handler>:

void Error_handler(void)
{
 800124c:	b480      	push	{r7}
 800124e:	af00      	add	r7, sp, #0
	while(1);
 8001250:	e7fe      	b.n	8001250 <Error_handler+0x4>
	...

08001254 <HAL_MspInit>:


#include <main.h>

void HAL_MspInit(void)
{
 8001254:	b580      	push	{r7, lr}
 8001256:	af00      	add	r7, sp, #0
 //Here will do low level processor specific inits.
	//1. Set up the priority grouping of the arm cortex mx processor
	HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001258:	2003      	movs	r0, #3
 800125a:	f000 fae5 	bl	8001828 <HAL_NVIC_SetPriorityGrouping>

	//2. Enable the required system exceptions of the arm cortex mx processor
	SCB->SHCSR |= 0x7 << 16; //usage fault, memory fault and bus fault system exceptions
 800125e:	4b0d      	ldr	r3, [pc, #52]	; (8001294 <HAL_MspInit+0x40>)
 8001260:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001262:	4a0c      	ldr	r2, [pc, #48]	; (8001294 <HAL_MspInit+0x40>)
 8001264:	f443 23e0 	orr.w	r3, r3, #458752	; 0x70000
 8001268:	6253      	str	r3, [r2, #36]	; 0x24

	//3. configure the priority for the system exceptions
	HAL_NVIC_SetPriority(MemoryManagement_IRQn,0,0);
 800126a:	2200      	movs	r2, #0
 800126c:	2100      	movs	r1, #0
 800126e:	f06f 000b 	mvn.w	r0, #11
 8001272:	f000 fae4 	bl	800183e <HAL_NVIC_SetPriority>
	HAL_NVIC_SetPriority(BusFault_IRQn,0,0);
 8001276:	2200      	movs	r2, #0
 8001278:	2100      	movs	r1, #0
 800127a:	f06f 000a 	mvn.w	r0, #10
 800127e:	f000 fade 	bl	800183e <HAL_NVIC_SetPriority>
	HAL_NVIC_SetPriority(UsageFault_IRQn,0,0);
 8001282:	2200      	movs	r2, #0
 8001284:	2100      	movs	r1, #0
 8001286:	f06f 0009 	mvn.w	r0, #9
 800128a:	f000 fad8 	bl	800183e <HAL_NVIC_SetPriority>
}
 800128e:	bf00      	nop
 8001290:	bd80      	pop	{r7, pc}
 8001292:	bf00      	nop
 8001294:	e000ed00 	.word	0xe000ed00

08001298 <HAL_TIM_IC_MspInit>:

void HAL_TIM_IC_MspInit(TIM_HandleTypeDef *htimer)
{
 8001298:	b580      	push	{r7, lr}
 800129a:	b08a      	sub	sp, #40	; 0x28
 800129c:	af00      	add	r7, sp, #0
 800129e:	6078      	str	r0, [r7, #4]
    GPIO_InitTypeDef tim2ch1_gpio;

    /* 1. Enable the clock for timer 2: */
    __HAL_RCC_TIM2_CLK_ENABLE();
 80012a0:	2300      	movs	r3, #0
 80012a2:	613b      	str	r3, [r7, #16]
 80012a4:	4b18      	ldr	r3, [pc, #96]	; (8001308 <HAL_TIM_IC_MspInit+0x70>)
 80012a6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80012a8:	4a17      	ldr	r2, [pc, #92]	; (8001308 <HAL_TIM_IC_MspInit+0x70>)
 80012aa:	f043 0301 	orr.w	r3, r3, #1
 80012ae:	6413      	str	r3, [r2, #64]	; 0x40
 80012b0:	4b15      	ldr	r3, [pc, #84]	; (8001308 <HAL_TIM_IC_MspInit+0x70>)
 80012b2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80012b4:	f003 0301 	and.w	r3, r3, #1
 80012b8:	613b      	str	r3, [r7, #16]
 80012ba:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80012bc:	2300      	movs	r3, #0
 80012be:	60fb      	str	r3, [r7, #12]
 80012c0:	4b11      	ldr	r3, [pc, #68]	; (8001308 <HAL_TIM_IC_MspInit+0x70>)
 80012c2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80012c4:	4a10      	ldr	r2, [pc, #64]	; (8001308 <HAL_TIM_IC_MspInit+0x70>)
 80012c6:	f043 0301 	orr.w	r3, r3, #1
 80012ca:	6313      	str	r3, [r2, #48]	; 0x30
 80012cc:	4b0e      	ldr	r3, [pc, #56]	; (8001308 <HAL_TIM_IC_MspInit+0x70>)
 80012ce:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80012d0:	f003 0301 	and.w	r3, r3, #1
 80012d4:	60fb      	str	r3, [r7, #12]
 80012d6:	68fb      	ldr	r3, [r7, #12]

    /* 2. Configure a gpio to behave as timer2 channel 1 */
    tim2ch1_gpio.Pin = GPIO_PIN_0;
 80012d8:	2301      	movs	r3, #1
 80012da:	617b      	str	r3, [r7, #20]
    tim2ch1_gpio.Mode = GPIO_MODE_AF_PP;
 80012dc:	2302      	movs	r3, #2
 80012de:	61bb      	str	r3, [r7, #24]
    tim2ch1_gpio.Alternate = GPIO_AF1_TIM2;
 80012e0:	2301      	movs	r3, #1
 80012e2:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &tim2ch1_gpio);
 80012e4:	f107 0314 	add.w	r3, r7, #20
 80012e8:	4619      	mov	r1, r3
 80012ea:	4808      	ldr	r0, [pc, #32]	; (800130c <HAL_TIM_IC_MspInit+0x74>)
 80012ec:	f000 faea 	bl	80018c4 <HAL_GPIO_Init>
    
    /* 3. nvic settings for IRQ */
    HAL_NVIC_SetPriority(TIM2_IRQn, 15, 0);
 80012f0:	2200      	movs	r2, #0
 80012f2:	210f      	movs	r1, #15
 80012f4:	201c      	movs	r0, #28
 80012f6:	f000 faa2 	bl	800183e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 80012fa:	201c      	movs	r0, #28
 80012fc:	f000 fabb 	bl	8001876 <HAL_NVIC_EnableIRQ>

}
 8001300:	bf00      	nop
 8001302:	3728      	adds	r7, #40	; 0x28
 8001304:	46bd      	mov	sp, r7
 8001306:	bd80      	pop	{r7, pc}
 8001308:	40023800 	.word	0x40023800
 800130c:	40020000 	.word	0x40020000

08001310 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef *huart)
{
 8001310:	b580      	push	{r7, lr}
 8001312:	b08a      	sub	sp, #40	; 0x28
 8001314:	af00      	add	r7, sp, #0
 8001316:	6078      	str	r0, [r7, #4]
    GPIO_InitTypeDef gpio_uart;

    /* 1. Enable the clock for the USART2 peripheral, as well as for other peripherals such as GPIOA. */
    /* Take a look at the HAL_RCC header file. */
    __HAL_RCC_USART2_CLK_ENABLE();
 8001318:	2300      	movs	r3, #0
 800131a:	613b      	str	r3, [r7, #16]
 800131c:	4b1e      	ldr	r3, [pc, #120]	; (8001398 <HAL_UART_MspInit+0x88>)
 800131e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001320:	4a1d      	ldr	r2, [pc, #116]	; (8001398 <HAL_UART_MspInit+0x88>)
 8001322:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001326:	6413      	str	r3, [r2, #64]	; 0x40
 8001328:	4b1b      	ldr	r3, [pc, #108]	; (8001398 <HAL_UART_MspInit+0x88>)
 800132a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800132c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001330:	613b      	str	r3, [r7, #16]
 8001332:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001334:	2300      	movs	r3, #0
 8001336:	60fb      	str	r3, [r7, #12]
 8001338:	4b17      	ldr	r3, [pc, #92]	; (8001398 <HAL_UART_MspInit+0x88>)
 800133a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800133c:	4a16      	ldr	r2, [pc, #88]	; (8001398 <HAL_UART_MspInit+0x88>)
 800133e:	f043 0301 	orr.w	r3, r3, #1
 8001342:	6313      	str	r3, [r2, #48]	; 0x30
 8001344:	4b14      	ldr	r3, [pc, #80]	; (8001398 <HAL_UART_MspInit+0x88>)
 8001346:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001348:	f003 0301 	and.w	r3, r3, #1
 800134c:	60fb      	str	r3, [r7, #12]
 800134e:	68fb      	ldr	r3, [r7, #12]
    /* 2. Do the pin muxing configurations. */

    /* UART2 TX: */
    /* Pin muxing is different for every MCU. */
    /* Identify pin packs first in the MCU datasheet. */
    gpio_uart.Pin = GPIO_PIN_2;
 8001350:	2304      	movs	r3, #4
 8001352:	617b      	str	r3, [r7, #20]
    gpio_uart.Mode = GPIO_MODE_AF_PP;
 8001354:	2302      	movs	r3, #2
 8001356:	61bb      	str	r3, [r7, #24]
    gpio_uart.Pull = GPIO_PULLUP; /* In most communication protocols, the GPIOs need to be pulled up. */ 
 8001358:	2301      	movs	r3, #1
 800135a:	61fb      	str	r3, [r7, #28]
    gpio_uart.Speed = GPIO_SPEED_FREQ_LOW;
 800135c:	2300      	movs	r3, #0
 800135e:	623b      	str	r3, [r7, #32]
    gpio_uart.Alternate = GPIO_AF7_USART2; // UART2 TX
 8001360:	2307      	movs	r3, #7
 8001362:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &gpio_uart);
 8001364:	f107 0314 	add.w	r3, r7, #20
 8001368:	4619      	mov	r1, r3
 800136a:	480c      	ldr	r0, [pc, #48]	; (800139c <HAL_UART_MspInit+0x8c>)
 800136c:	f000 faaa 	bl	80018c4 <HAL_GPIO_Init>

    /* UART2 RX: */
    gpio_uart.Pin = GPIO_PIN_3; // UART2 RX
 8001370:	2308      	movs	r3, #8
 8001372:	617b      	str	r3, [r7, #20]
    HAL_GPIO_Init(GPIOA, &gpio_uart);
 8001374:	f107 0314 	add.w	r3, r7, #20
 8001378:	4619      	mov	r1, r3
 800137a:	4808      	ldr	r0, [pc, #32]	; (800139c <HAL_UART_MspInit+0x8c>)
 800137c:	f000 faa2 	bl	80018c4 <HAL_GPIO_Init>

    /* 3. Enable the IRQ and set up the priority. */
    /* Interrupt specific. */
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8001380:	2026      	movs	r0, #38	; 0x26
 8001382:	f000 fa78 	bl	8001876 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(USART2_IRQn, 15, 0);
 8001386:	2200      	movs	r2, #0
 8001388:	210f      	movs	r1, #15
 800138a:	2026      	movs	r0, #38	; 0x26
 800138c:	f000 fa57 	bl	800183e <HAL_NVIC_SetPriority>

 8001390:	bf00      	nop
 8001392:	3728      	adds	r7, #40	; 0x28
 8001394:	46bd      	mov	sp, r7
 8001396:	bd80      	pop	{r7, pc}
 8001398:	40023800 	.word	0x40023800
 800139c:	40020000 	.word	0x40020000

080013a0 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 80013a0:	b480      	push	{r7}
 80013a2:	af00      	add	r7, sp, #0
  return 1;
 80013a4:	2301      	movs	r3, #1
}
 80013a6:	4618      	mov	r0, r3
 80013a8:	46bd      	mov	sp, r7
 80013aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013ae:	4770      	bx	lr

080013b0 <_kill>:

int _kill(int pid, int sig)
{
 80013b0:	b580      	push	{r7, lr}
 80013b2:	b082      	sub	sp, #8
 80013b4:	af00      	add	r7, sp, #0
 80013b6:	6078      	str	r0, [r7, #4]
 80013b8:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 80013ba:	f001 fc33 	bl	8002c24 <__errno>
 80013be:	4603      	mov	r3, r0
 80013c0:	2216      	movs	r2, #22
 80013c2:	601a      	str	r2, [r3, #0]
  return -1;
 80013c4:	f04f 33ff 	mov.w	r3, #4294967295
}
 80013c8:	4618      	mov	r0, r3
 80013ca:	3708      	adds	r7, #8
 80013cc:	46bd      	mov	sp, r7
 80013ce:	bd80      	pop	{r7, pc}

080013d0 <_exit>:

void _exit (int status)
{
 80013d0:	b580      	push	{r7, lr}
 80013d2:	b082      	sub	sp, #8
 80013d4:	af00      	add	r7, sp, #0
 80013d6:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 80013d8:	f04f 31ff 	mov.w	r1, #4294967295
 80013dc:	6878      	ldr	r0, [r7, #4]
 80013de:	f7ff ffe7 	bl	80013b0 <_kill>
  while (1) {}    /* Make sure we hang here */
 80013e2:	e7fe      	b.n	80013e2 <_exit+0x12>

080013e4 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80013e4:	b580      	push	{r7, lr}
 80013e6:	b086      	sub	sp, #24
 80013e8:	af00      	add	r7, sp, #0
 80013ea:	60f8      	str	r0, [r7, #12]
 80013ec:	60b9      	str	r1, [r7, #8]
 80013ee:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80013f0:	2300      	movs	r3, #0
 80013f2:	617b      	str	r3, [r7, #20]
 80013f4:	e00a      	b.n	800140c <_read+0x28>
  {
    *ptr++ = __io_getchar();
 80013f6:	f3af 8000 	nop.w
 80013fa:	4601      	mov	r1, r0
 80013fc:	68bb      	ldr	r3, [r7, #8]
 80013fe:	1c5a      	adds	r2, r3, #1
 8001400:	60ba      	str	r2, [r7, #8]
 8001402:	b2ca      	uxtb	r2, r1
 8001404:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001406:	697b      	ldr	r3, [r7, #20]
 8001408:	3301      	adds	r3, #1
 800140a:	617b      	str	r3, [r7, #20]
 800140c:	697a      	ldr	r2, [r7, #20]
 800140e:	687b      	ldr	r3, [r7, #4]
 8001410:	429a      	cmp	r2, r3
 8001412:	dbf0      	blt.n	80013f6 <_read+0x12>
  }

  return len;
 8001414:	687b      	ldr	r3, [r7, #4]
}
 8001416:	4618      	mov	r0, r3
 8001418:	3718      	adds	r7, #24
 800141a:	46bd      	mov	sp, r7
 800141c:	bd80      	pop	{r7, pc}

0800141e <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 800141e:	b580      	push	{r7, lr}
 8001420:	b086      	sub	sp, #24
 8001422:	af00      	add	r7, sp, #0
 8001424:	60f8      	str	r0, [r7, #12]
 8001426:	60b9      	str	r1, [r7, #8]
 8001428:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800142a:	2300      	movs	r3, #0
 800142c:	617b      	str	r3, [r7, #20]
 800142e:	e009      	b.n	8001444 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8001430:	68bb      	ldr	r3, [r7, #8]
 8001432:	1c5a      	adds	r2, r3, #1
 8001434:	60ba      	str	r2, [r7, #8]
 8001436:	781b      	ldrb	r3, [r3, #0]
 8001438:	4618      	mov	r0, r3
 800143a:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800143e:	697b      	ldr	r3, [r7, #20]
 8001440:	3301      	adds	r3, #1
 8001442:	617b      	str	r3, [r7, #20]
 8001444:	697a      	ldr	r2, [r7, #20]
 8001446:	687b      	ldr	r3, [r7, #4]
 8001448:	429a      	cmp	r2, r3
 800144a:	dbf1      	blt.n	8001430 <_write+0x12>
  }
  return len;
 800144c:	687b      	ldr	r3, [r7, #4]
}
 800144e:	4618      	mov	r0, r3
 8001450:	3718      	adds	r7, #24
 8001452:	46bd      	mov	sp, r7
 8001454:	bd80      	pop	{r7, pc}

08001456 <_close>:

int _close(int file)
{
 8001456:	b480      	push	{r7}
 8001458:	b083      	sub	sp, #12
 800145a:	af00      	add	r7, sp, #0
 800145c:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 800145e:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001462:	4618      	mov	r0, r3
 8001464:	370c      	adds	r7, #12
 8001466:	46bd      	mov	sp, r7
 8001468:	f85d 7b04 	ldr.w	r7, [sp], #4
 800146c:	4770      	bx	lr

0800146e <_fstat>:


int _fstat(int file, struct stat *st)
{
 800146e:	b480      	push	{r7}
 8001470:	b083      	sub	sp, #12
 8001472:	af00      	add	r7, sp, #0
 8001474:	6078      	str	r0, [r7, #4]
 8001476:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8001478:	683b      	ldr	r3, [r7, #0]
 800147a:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 800147e:	605a      	str	r2, [r3, #4]
  return 0;
 8001480:	2300      	movs	r3, #0
}
 8001482:	4618      	mov	r0, r3
 8001484:	370c      	adds	r7, #12
 8001486:	46bd      	mov	sp, r7
 8001488:	f85d 7b04 	ldr.w	r7, [sp], #4
 800148c:	4770      	bx	lr

0800148e <_isatty>:

int _isatty(int file)
{
 800148e:	b480      	push	{r7}
 8001490:	b083      	sub	sp, #12
 8001492:	af00      	add	r7, sp, #0
 8001494:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8001496:	2301      	movs	r3, #1
}
 8001498:	4618      	mov	r0, r3
 800149a:	370c      	adds	r7, #12
 800149c:	46bd      	mov	sp, r7
 800149e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014a2:	4770      	bx	lr

080014a4 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80014a4:	b480      	push	{r7}
 80014a6:	b085      	sub	sp, #20
 80014a8:	af00      	add	r7, sp, #0
 80014aa:	60f8      	str	r0, [r7, #12]
 80014ac:	60b9      	str	r1, [r7, #8]
 80014ae:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 80014b0:	2300      	movs	r3, #0
}
 80014b2:	4618      	mov	r0, r3
 80014b4:	3714      	adds	r7, #20
 80014b6:	46bd      	mov	sp, r7
 80014b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014bc:	4770      	bx	lr
	...

080014c0 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80014c0:	b580      	push	{r7, lr}
 80014c2:	b086      	sub	sp, #24
 80014c4:	af00      	add	r7, sp, #0
 80014c6:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80014c8:	4a14      	ldr	r2, [pc, #80]	; (800151c <_sbrk+0x5c>)
 80014ca:	4b15      	ldr	r3, [pc, #84]	; (8001520 <_sbrk+0x60>)
 80014cc:	1ad3      	subs	r3, r2, r3
 80014ce:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80014d0:	697b      	ldr	r3, [r7, #20]
 80014d2:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80014d4:	4b13      	ldr	r3, [pc, #76]	; (8001524 <_sbrk+0x64>)
 80014d6:	681b      	ldr	r3, [r3, #0]
 80014d8:	2b00      	cmp	r3, #0
 80014da:	d102      	bne.n	80014e2 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80014dc:	4b11      	ldr	r3, [pc, #68]	; (8001524 <_sbrk+0x64>)
 80014de:	4a12      	ldr	r2, [pc, #72]	; (8001528 <_sbrk+0x68>)
 80014e0:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80014e2:	4b10      	ldr	r3, [pc, #64]	; (8001524 <_sbrk+0x64>)
 80014e4:	681a      	ldr	r2, [r3, #0]
 80014e6:	687b      	ldr	r3, [r7, #4]
 80014e8:	4413      	add	r3, r2
 80014ea:	693a      	ldr	r2, [r7, #16]
 80014ec:	429a      	cmp	r2, r3
 80014ee:	d207      	bcs.n	8001500 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80014f0:	f001 fb98 	bl	8002c24 <__errno>
 80014f4:	4603      	mov	r3, r0
 80014f6:	220c      	movs	r2, #12
 80014f8:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80014fa:	f04f 33ff 	mov.w	r3, #4294967295
 80014fe:	e009      	b.n	8001514 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001500:	4b08      	ldr	r3, [pc, #32]	; (8001524 <_sbrk+0x64>)
 8001502:	681b      	ldr	r3, [r3, #0]
 8001504:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001506:	4b07      	ldr	r3, [pc, #28]	; (8001524 <_sbrk+0x64>)
 8001508:	681a      	ldr	r2, [r3, #0]
 800150a:	687b      	ldr	r3, [r7, #4]
 800150c:	4413      	add	r3, r2
 800150e:	4a05      	ldr	r2, [pc, #20]	; (8001524 <_sbrk+0x64>)
 8001510:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001512:	68fb      	ldr	r3, [r7, #12]
}
 8001514:	4618      	mov	r0, r3
 8001516:	3718      	adds	r7, #24
 8001518:	46bd      	mov	sp, r7
 800151a:	bd80      	pop	{r7, pc}
 800151c:	20018000 	.word	0x20018000
 8001520:	00000400 	.word	0x00000400
 8001524:	20000290 	.word	0x20000290
 8001528:	200002a8 	.word	0x200002a8

0800152c <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 800152c:	b480      	push	{r7}
 800152e:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001530:	4b06      	ldr	r3, [pc, #24]	; (800154c <SystemInit+0x20>)
 8001532:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001536:	4a05      	ldr	r2, [pc, #20]	; (800154c <SystemInit+0x20>)
 8001538:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 800153c:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001540:	bf00      	nop
 8001542:	46bd      	mov	sp, r7
 8001544:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001548:	4770      	bx	lr
 800154a:	bf00      	nop
 800154c:	e000ed00 	.word	0xe000ed00

08001550 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 8001550:	f8df d034 	ldr.w	sp, [pc, #52]	; 8001588 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8001554:	480d      	ldr	r0, [pc, #52]	; (800158c <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8001556:	490e      	ldr	r1, [pc, #56]	; (8001590 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8001558:	4a0e      	ldr	r2, [pc, #56]	; (8001594 <LoopFillZerobss+0x1e>)
  movs r3, #0
 800155a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800155c:	e002      	b.n	8001564 <LoopCopyDataInit>

0800155e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800155e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001560:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001562:	3304      	adds	r3, #4

08001564 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001564:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001566:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001568:	d3f9      	bcc.n	800155e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800156a:	4a0b      	ldr	r2, [pc, #44]	; (8001598 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 800156c:	4c0b      	ldr	r4, [pc, #44]	; (800159c <LoopFillZerobss+0x26>)
  movs r3, #0
 800156e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001570:	e001      	b.n	8001576 <LoopFillZerobss>

08001572 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001572:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001574:	3204      	adds	r2, #4

08001576 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001576:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001578:	d3fb      	bcc.n	8001572 <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 800157a:	f7ff ffd7 	bl	800152c <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800157e:	f001 fb57 	bl	8002c30 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001582:	f7ff fcad 	bl	8000ee0 <main>
  bx  lr    
 8001586:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 8001588:	20018000 	.word	0x20018000
  ldr r0, =_sdata
 800158c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001590:	200001dc 	.word	0x200001dc
  ldr r2, =_sidata
 8001594:	08005e84 	.word	0x08005e84
  ldr r2, =_sbss
 8001598:	200001dc 	.word	0x200001dc
  ldr r4, =_ebss
 800159c:	200002a8 	.word	0x200002a8

080015a0 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80015a0:	e7fe      	b.n	80015a0 <ADC_IRQHandler>
	...

080015a4 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80015a4:	b580      	push	{r7, lr}
 80015a6:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80015a8:	4b0e      	ldr	r3, [pc, #56]	; (80015e4 <HAL_Init+0x40>)
 80015aa:	681b      	ldr	r3, [r3, #0]
 80015ac:	4a0d      	ldr	r2, [pc, #52]	; (80015e4 <HAL_Init+0x40>)
 80015ae:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80015b2:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 80015b4:	4b0b      	ldr	r3, [pc, #44]	; (80015e4 <HAL_Init+0x40>)
 80015b6:	681b      	ldr	r3, [r3, #0]
 80015b8:	4a0a      	ldr	r2, [pc, #40]	; (80015e4 <HAL_Init+0x40>)
 80015ba:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80015be:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80015c0:	4b08      	ldr	r3, [pc, #32]	; (80015e4 <HAL_Init+0x40>)
 80015c2:	681b      	ldr	r3, [r3, #0]
 80015c4:	4a07      	ldr	r2, [pc, #28]	; (80015e4 <HAL_Init+0x40>)
 80015c6:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80015ca:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80015cc:	2003      	movs	r0, #3
 80015ce:	f000 f92b 	bl	8001828 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80015d2:	2000      	movs	r0, #0
 80015d4:	f000 f808 	bl	80015e8 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80015d8:	f7ff fe3c 	bl	8001254 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80015dc:	2300      	movs	r3, #0
}
 80015de:	4618      	mov	r0, r3
 80015e0:	bd80      	pop	{r7, pc}
 80015e2:	bf00      	nop
 80015e4:	40023c00 	.word	0x40023c00

080015e8 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80015e8:	b580      	push	{r7, lr}
 80015ea:	b082      	sub	sp, #8
 80015ec:	af00      	add	r7, sp, #0
 80015ee:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80015f0:	4b12      	ldr	r3, [pc, #72]	; (800163c <HAL_InitTick+0x54>)
 80015f2:	681a      	ldr	r2, [r3, #0]
 80015f4:	4b12      	ldr	r3, [pc, #72]	; (8001640 <HAL_InitTick+0x58>)
 80015f6:	781b      	ldrb	r3, [r3, #0]
 80015f8:	4619      	mov	r1, r3
 80015fa:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80015fe:	fbb3 f3f1 	udiv	r3, r3, r1
 8001602:	fbb2 f3f3 	udiv	r3, r2, r3
 8001606:	4618      	mov	r0, r3
 8001608:	f000 f943 	bl	8001892 <HAL_SYSTICK_Config>
 800160c:	4603      	mov	r3, r0
 800160e:	2b00      	cmp	r3, #0
 8001610:	d001      	beq.n	8001616 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001612:	2301      	movs	r3, #1
 8001614:	e00e      	b.n	8001634 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001616:	687b      	ldr	r3, [r7, #4]
 8001618:	2b0f      	cmp	r3, #15
 800161a:	d80a      	bhi.n	8001632 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800161c:	2200      	movs	r2, #0
 800161e:	6879      	ldr	r1, [r7, #4]
 8001620:	f04f 30ff 	mov.w	r0, #4294967295
 8001624:	f000 f90b 	bl	800183e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001628:	4a06      	ldr	r2, [pc, #24]	; (8001644 <HAL_InitTick+0x5c>)
 800162a:	687b      	ldr	r3, [r7, #4]
 800162c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800162e:	2300      	movs	r3, #0
 8001630:	e000      	b.n	8001634 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001632:	2301      	movs	r3, #1
}
 8001634:	4618      	mov	r0, r3
 8001636:	3708      	adds	r7, #8
 8001638:	46bd      	mov	sp, r7
 800163a:	bd80      	pop	{r7, pc}
 800163c:	20000000 	.word	0x20000000
 8001640:	20000008 	.word	0x20000008
 8001644:	20000004 	.word	0x20000004

08001648 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001648:	b480      	push	{r7}
 800164a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 800164c:	4b06      	ldr	r3, [pc, #24]	; (8001668 <HAL_IncTick+0x20>)
 800164e:	781b      	ldrb	r3, [r3, #0]
 8001650:	461a      	mov	r2, r3
 8001652:	4b06      	ldr	r3, [pc, #24]	; (800166c <HAL_IncTick+0x24>)
 8001654:	681b      	ldr	r3, [r3, #0]
 8001656:	4413      	add	r3, r2
 8001658:	4a04      	ldr	r2, [pc, #16]	; (800166c <HAL_IncTick+0x24>)
 800165a:	6013      	str	r3, [r2, #0]
}
 800165c:	bf00      	nop
 800165e:	46bd      	mov	sp, r7
 8001660:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001664:	4770      	bx	lr
 8001666:	bf00      	nop
 8001668:	20000008 	.word	0x20000008
 800166c:	20000294 	.word	0x20000294

08001670 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001670:	b480      	push	{r7}
 8001672:	af00      	add	r7, sp, #0
  return uwTick;
 8001674:	4b03      	ldr	r3, [pc, #12]	; (8001684 <HAL_GetTick+0x14>)
 8001676:	681b      	ldr	r3, [r3, #0]
}
 8001678:	4618      	mov	r0, r3
 800167a:	46bd      	mov	sp, r7
 800167c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001680:	4770      	bx	lr
 8001682:	bf00      	nop
 8001684:	20000294 	.word	0x20000294

08001688 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001688:	b480      	push	{r7}
 800168a:	b085      	sub	sp, #20
 800168c:	af00      	add	r7, sp, #0
 800168e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001690:	687b      	ldr	r3, [r7, #4]
 8001692:	f003 0307 	and.w	r3, r3, #7
 8001696:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001698:	4b0c      	ldr	r3, [pc, #48]	; (80016cc <__NVIC_SetPriorityGrouping+0x44>)
 800169a:	68db      	ldr	r3, [r3, #12]
 800169c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800169e:	68ba      	ldr	r2, [r7, #8]
 80016a0:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80016a4:	4013      	ands	r3, r2
 80016a6:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80016a8:	68fb      	ldr	r3, [r7, #12]
 80016aa:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80016ac:	68bb      	ldr	r3, [r7, #8]
 80016ae:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80016b0:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80016b4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80016b8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80016ba:	4a04      	ldr	r2, [pc, #16]	; (80016cc <__NVIC_SetPriorityGrouping+0x44>)
 80016bc:	68bb      	ldr	r3, [r7, #8]
 80016be:	60d3      	str	r3, [r2, #12]
}
 80016c0:	bf00      	nop
 80016c2:	3714      	adds	r7, #20
 80016c4:	46bd      	mov	sp, r7
 80016c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016ca:	4770      	bx	lr
 80016cc:	e000ed00 	.word	0xe000ed00

080016d0 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80016d0:	b480      	push	{r7}
 80016d2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80016d4:	4b04      	ldr	r3, [pc, #16]	; (80016e8 <__NVIC_GetPriorityGrouping+0x18>)
 80016d6:	68db      	ldr	r3, [r3, #12]
 80016d8:	0a1b      	lsrs	r3, r3, #8
 80016da:	f003 0307 	and.w	r3, r3, #7
}
 80016de:	4618      	mov	r0, r3
 80016e0:	46bd      	mov	sp, r7
 80016e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016e6:	4770      	bx	lr
 80016e8:	e000ed00 	.word	0xe000ed00

080016ec <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80016ec:	b480      	push	{r7}
 80016ee:	b083      	sub	sp, #12
 80016f0:	af00      	add	r7, sp, #0
 80016f2:	4603      	mov	r3, r0
 80016f4:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80016f6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80016fa:	2b00      	cmp	r3, #0
 80016fc:	db0b      	blt.n	8001716 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80016fe:	79fb      	ldrb	r3, [r7, #7]
 8001700:	f003 021f 	and.w	r2, r3, #31
 8001704:	4907      	ldr	r1, [pc, #28]	; (8001724 <__NVIC_EnableIRQ+0x38>)
 8001706:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800170a:	095b      	lsrs	r3, r3, #5
 800170c:	2001      	movs	r0, #1
 800170e:	fa00 f202 	lsl.w	r2, r0, r2
 8001712:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8001716:	bf00      	nop
 8001718:	370c      	adds	r7, #12
 800171a:	46bd      	mov	sp, r7
 800171c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001720:	4770      	bx	lr
 8001722:	bf00      	nop
 8001724:	e000e100 	.word	0xe000e100

08001728 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001728:	b480      	push	{r7}
 800172a:	b083      	sub	sp, #12
 800172c:	af00      	add	r7, sp, #0
 800172e:	4603      	mov	r3, r0
 8001730:	6039      	str	r1, [r7, #0]
 8001732:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001734:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001738:	2b00      	cmp	r3, #0
 800173a:	db0a      	blt.n	8001752 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800173c:	683b      	ldr	r3, [r7, #0]
 800173e:	b2da      	uxtb	r2, r3
 8001740:	490c      	ldr	r1, [pc, #48]	; (8001774 <__NVIC_SetPriority+0x4c>)
 8001742:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001746:	0112      	lsls	r2, r2, #4
 8001748:	b2d2      	uxtb	r2, r2
 800174a:	440b      	add	r3, r1
 800174c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001750:	e00a      	b.n	8001768 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001752:	683b      	ldr	r3, [r7, #0]
 8001754:	b2da      	uxtb	r2, r3
 8001756:	4908      	ldr	r1, [pc, #32]	; (8001778 <__NVIC_SetPriority+0x50>)
 8001758:	79fb      	ldrb	r3, [r7, #7]
 800175a:	f003 030f 	and.w	r3, r3, #15
 800175e:	3b04      	subs	r3, #4
 8001760:	0112      	lsls	r2, r2, #4
 8001762:	b2d2      	uxtb	r2, r2
 8001764:	440b      	add	r3, r1
 8001766:	761a      	strb	r2, [r3, #24]
}
 8001768:	bf00      	nop
 800176a:	370c      	adds	r7, #12
 800176c:	46bd      	mov	sp, r7
 800176e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001772:	4770      	bx	lr
 8001774:	e000e100 	.word	0xe000e100
 8001778:	e000ed00 	.word	0xe000ed00

0800177c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800177c:	b480      	push	{r7}
 800177e:	b089      	sub	sp, #36	; 0x24
 8001780:	af00      	add	r7, sp, #0
 8001782:	60f8      	str	r0, [r7, #12]
 8001784:	60b9      	str	r1, [r7, #8]
 8001786:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001788:	68fb      	ldr	r3, [r7, #12]
 800178a:	f003 0307 	and.w	r3, r3, #7
 800178e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001790:	69fb      	ldr	r3, [r7, #28]
 8001792:	f1c3 0307 	rsb	r3, r3, #7
 8001796:	2b04      	cmp	r3, #4
 8001798:	bf28      	it	cs
 800179a:	2304      	movcs	r3, #4
 800179c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800179e:	69fb      	ldr	r3, [r7, #28]
 80017a0:	3304      	adds	r3, #4
 80017a2:	2b06      	cmp	r3, #6
 80017a4:	d902      	bls.n	80017ac <NVIC_EncodePriority+0x30>
 80017a6:	69fb      	ldr	r3, [r7, #28]
 80017a8:	3b03      	subs	r3, #3
 80017aa:	e000      	b.n	80017ae <NVIC_EncodePriority+0x32>
 80017ac:	2300      	movs	r3, #0
 80017ae:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80017b0:	f04f 32ff 	mov.w	r2, #4294967295
 80017b4:	69bb      	ldr	r3, [r7, #24]
 80017b6:	fa02 f303 	lsl.w	r3, r2, r3
 80017ba:	43da      	mvns	r2, r3
 80017bc:	68bb      	ldr	r3, [r7, #8]
 80017be:	401a      	ands	r2, r3
 80017c0:	697b      	ldr	r3, [r7, #20]
 80017c2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80017c4:	f04f 31ff 	mov.w	r1, #4294967295
 80017c8:	697b      	ldr	r3, [r7, #20]
 80017ca:	fa01 f303 	lsl.w	r3, r1, r3
 80017ce:	43d9      	mvns	r1, r3
 80017d0:	687b      	ldr	r3, [r7, #4]
 80017d2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80017d4:	4313      	orrs	r3, r2
         );
}
 80017d6:	4618      	mov	r0, r3
 80017d8:	3724      	adds	r7, #36	; 0x24
 80017da:	46bd      	mov	sp, r7
 80017dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017e0:	4770      	bx	lr
	...

080017e4 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80017e4:	b580      	push	{r7, lr}
 80017e6:	b082      	sub	sp, #8
 80017e8:	af00      	add	r7, sp, #0
 80017ea:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80017ec:	687b      	ldr	r3, [r7, #4]
 80017ee:	3b01      	subs	r3, #1
 80017f0:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80017f4:	d301      	bcc.n	80017fa <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80017f6:	2301      	movs	r3, #1
 80017f8:	e00f      	b.n	800181a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80017fa:	4a0a      	ldr	r2, [pc, #40]	; (8001824 <SysTick_Config+0x40>)
 80017fc:	687b      	ldr	r3, [r7, #4]
 80017fe:	3b01      	subs	r3, #1
 8001800:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001802:	210f      	movs	r1, #15
 8001804:	f04f 30ff 	mov.w	r0, #4294967295
 8001808:	f7ff ff8e 	bl	8001728 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800180c:	4b05      	ldr	r3, [pc, #20]	; (8001824 <SysTick_Config+0x40>)
 800180e:	2200      	movs	r2, #0
 8001810:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001812:	4b04      	ldr	r3, [pc, #16]	; (8001824 <SysTick_Config+0x40>)
 8001814:	2207      	movs	r2, #7
 8001816:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001818:	2300      	movs	r3, #0
}
 800181a:	4618      	mov	r0, r3
 800181c:	3708      	adds	r7, #8
 800181e:	46bd      	mov	sp, r7
 8001820:	bd80      	pop	{r7, pc}
 8001822:	bf00      	nop
 8001824:	e000e010 	.word	0xe000e010

08001828 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001828:	b580      	push	{r7, lr}
 800182a:	b082      	sub	sp, #8
 800182c:	af00      	add	r7, sp, #0
 800182e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001830:	6878      	ldr	r0, [r7, #4]
 8001832:	f7ff ff29 	bl	8001688 <__NVIC_SetPriorityGrouping>
}
 8001836:	bf00      	nop
 8001838:	3708      	adds	r7, #8
 800183a:	46bd      	mov	sp, r7
 800183c:	bd80      	pop	{r7, pc}

0800183e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800183e:	b580      	push	{r7, lr}
 8001840:	b086      	sub	sp, #24
 8001842:	af00      	add	r7, sp, #0
 8001844:	4603      	mov	r3, r0
 8001846:	60b9      	str	r1, [r7, #8]
 8001848:	607a      	str	r2, [r7, #4]
 800184a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 800184c:	2300      	movs	r3, #0
 800184e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001850:	f7ff ff3e 	bl	80016d0 <__NVIC_GetPriorityGrouping>
 8001854:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001856:	687a      	ldr	r2, [r7, #4]
 8001858:	68b9      	ldr	r1, [r7, #8]
 800185a:	6978      	ldr	r0, [r7, #20]
 800185c:	f7ff ff8e 	bl	800177c <NVIC_EncodePriority>
 8001860:	4602      	mov	r2, r0
 8001862:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001866:	4611      	mov	r1, r2
 8001868:	4618      	mov	r0, r3
 800186a:	f7ff ff5d 	bl	8001728 <__NVIC_SetPriority>
}
 800186e:	bf00      	nop
 8001870:	3718      	adds	r7, #24
 8001872:	46bd      	mov	sp, r7
 8001874:	bd80      	pop	{r7, pc}

08001876 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001876:	b580      	push	{r7, lr}
 8001878:	b082      	sub	sp, #8
 800187a:	af00      	add	r7, sp, #0
 800187c:	4603      	mov	r3, r0
 800187e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001880:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001884:	4618      	mov	r0, r3
 8001886:	f7ff ff31 	bl	80016ec <__NVIC_EnableIRQ>
}
 800188a:	bf00      	nop
 800188c:	3708      	adds	r7, #8
 800188e:	46bd      	mov	sp, r7
 8001890:	bd80      	pop	{r7, pc}

08001892 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001892:	b580      	push	{r7, lr}
 8001894:	b082      	sub	sp, #8
 8001896:	af00      	add	r7, sp, #0
 8001898:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800189a:	6878      	ldr	r0, [r7, #4]
 800189c:	f7ff ffa2 	bl	80017e4 <SysTick_Config>
 80018a0:	4603      	mov	r3, r0
}
 80018a2:	4618      	mov	r0, r3
 80018a4:	3708      	adds	r7, #8
 80018a6:	46bd      	mov	sp, r7
 80018a8:	bd80      	pop	{r7, pc}

080018aa <HAL_SYSTICK_IRQHandler>:
/**
  * @brief  This function handles SYSTICK interrupt request.
  * @retval None
  */
void HAL_SYSTICK_IRQHandler(void)
{
 80018aa:	b580      	push	{r7, lr}
 80018ac:	af00      	add	r7, sp, #0
  HAL_SYSTICK_Callback();
 80018ae:	f000 f802 	bl	80018b6 <HAL_SYSTICK_Callback>
}
 80018b2:	bf00      	nop
 80018b4:	bd80      	pop	{r7, pc}

080018b6 <HAL_SYSTICK_Callback>:
/**
  * @brief  SYSTICK callback.
  * @retval None
  */
__weak void HAL_SYSTICK_Callback(void)
{
 80018b6:	b480      	push	{r7}
 80018b8:	af00      	add	r7, sp, #0
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_SYSTICK_Callback could be implemented in the user file
   */
}
 80018ba:	bf00      	nop
 80018bc:	46bd      	mov	sp, r7
 80018be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018c2:	4770      	bx	lr

080018c4 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80018c4:	b480      	push	{r7}
 80018c6:	b089      	sub	sp, #36	; 0x24
 80018c8:	af00      	add	r7, sp, #0
 80018ca:	6078      	str	r0, [r7, #4]
 80018cc:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 80018ce:	2300      	movs	r3, #0
 80018d0:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 80018d2:	2300      	movs	r3, #0
 80018d4:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 80018d6:	2300      	movs	r3, #0
 80018d8:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80018da:	2300      	movs	r3, #0
 80018dc:	61fb      	str	r3, [r7, #28]
 80018de:	e159      	b.n	8001b94 <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 80018e0:	2201      	movs	r2, #1
 80018e2:	69fb      	ldr	r3, [r7, #28]
 80018e4:	fa02 f303 	lsl.w	r3, r2, r3
 80018e8:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80018ea:	683b      	ldr	r3, [r7, #0]
 80018ec:	681b      	ldr	r3, [r3, #0]
 80018ee:	697a      	ldr	r2, [r7, #20]
 80018f0:	4013      	ands	r3, r2
 80018f2:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 80018f4:	693a      	ldr	r2, [r7, #16]
 80018f6:	697b      	ldr	r3, [r7, #20]
 80018f8:	429a      	cmp	r2, r3
 80018fa:	f040 8148 	bne.w	8001b8e <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80018fe:	683b      	ldr	r3, [r7, #0]
 8001900:	685b      	ldr	r3, [r3, #4]
 8001902:	f003 0303 	and.w	r3, r3, #3
 8001906:	2b01      	cmp	r3, #1
 8001908:	d005      	beq.n	8001916 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800190a:	683b      	ldr	r3, [r7, #0]
 800190c:	685b      	ldr	r3, [r3, #4]
 800190e:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8001912:	2b02      	cmp	r3, #2
 8001914:	d130      	bne.n	8001978 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8001916:	687b      	ldr	r3, [r7, #4]
 8001918:	689b      	ldr	r3, [r3, #8]
 800191a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 800191c:	69fb      	ldr	r3, [r7, #28]
 800191e:	005b      	lsls	r3, r3, #1
 8001920:	2203      	movs	r2, #3
 8001922:	fa02 f303 	lsl.w	r3, r2, r3
 8001926:	43db      	mvns	r3, r3
 8001928:	69ba      	ldr	r2, [r7, #24]
 800192a:	4013      	ands	r3, r2
 800192c:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800192e:	683b      	ldr	r3, [r7, #0]
 8001930:	68da      	ldr	r2, [r3, #12]
 8001932:	69fb      	ldr	r3, [r7, #28]
 8001934:	005b      	lsls	r3, r3, #1
 8001936:	fa02 f303 	lsl.w	r3, r2, r3
 800193a:	69ba      	ldr	r2, [r7, #24]
 800193c:	4313      	orrs	r3, r2
 800193e:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8001940:	687b      	ldr	r3, [r7, #4]
 8001942:	69ba      	ldr	r2, [r7, #24]
 8001944:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001946:	687b      	ldr	r3, [r7, #4]
 8001948:	685b      	ldr	r3, [r3, #4]
 800194a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 800194c:	2201      	movs	r2, #1
 800194e:	69fb      	ldr	r3, [r7, #28]
 8001950:	fa02 f303 	lsl.w	r3, r2, r3
 8001954:	43db      	mvns	r3, r3
 8001956:	69ba      	ldr	r2, [r7, #24]
 8001958:	4013      	ands	r3, r2
 800195a:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800195c:	683b      	ldr	r3, [r7, #0]
 800195e:	685b      	ldr	r3, [r3, #4]
 8001960:	091b      	lsrs	r3, r3, #4
 8001962:	f003 0201 	and.w	r2, r3, #1
 8001966:	69fb      	ldr	r3, [r7, #28]
 8001968:	fa02 f303 	lsl.w	r3, r2, r3
 800196c:	69ba      	ldr	r2, [r7, #24]
 800196e:	4313      	orrs	r3, r2
 8001970:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8001972:	687b      	ldr	r3, [r7, #4]
 8001974:	69ba      	ldr	r2, [r7, #24]
 8001976:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001978:	683b      	ldr	r3, [r7, #0]
 800197a:	685b      	ldr	r3, [r3, #4]
 800197c:	f003 0303 	and.w	r3, r3, #3
 8001980:	2b03      	cmp	r3, #3
 8001982:	d017      	beq.n	80019b4 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8001984:	687b      	ldr	r3, [r7, #4]
 8001986:	68db      	ldr	r3, [r3, #12]
 8001988:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 800198a:	69fb      	ldr	r3, [r7, #28]
 800198c:	005b      	lsls	r3, r3, #1
 800198e:	2203      	movs	r2, #3
 8001990:	fa02 f303 	lsl.w	r3, r2, r3
 8001994:	43db      	mvns	r3, r3
 8001996:	69ba      	ldr	r2, [r7, #24]
 8001998:	4013      	ands	r3, r2
 800199a:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 800199c:	683b      	ldr	r3, [r7, #0]
 800199e:	689a      	ldr	r2, [r3, #8]
 80019a0:	69fb      	ldr	r3, [r7, #28]
 80019a2:	005b      	lsls	r3, r3, #1
 80019a4:	fa02 f303 	lsl.w	r3, r2, r3
 80019a8:	69ba      	ldr	r2, [r7, #24]
 80019aa:	4313      	orrs	r3, r2
 80019ac:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 80019ae:	687b      	ldr	r3, [r7, #4]
 80019b0:	69ba      	ldr	r2, [r7, #24]
 80019b2:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80019b4:	683b      	ldr	r3, [r7, #0]
 80019b6:	685b      	ldr	r3, [r3, #4]
 80019b8:	f003 0303 	and.w	r3, r3, #3
 80019bc:	2b02      	cmp	r3, #2
 80019be:	d123      	bne.n	8001a08 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80019c0:	69fb      	ldr	r3, [r7, #28]
 80019c2:	08da      	lsrs	r2, r3, #3
 80019c4:	687b      	ldr	r3, [r7, #4]
 80019c6:	3208      	adds	r2, #8
 80019c8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80019cc:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80019ce:	69fb      	ldr	r3, [r7, #28]
 80019d0:	f003 0307 	and.w	r3, r3, #7
 80019d4:	009b      	lsls	r3, r3, #2
 80019d6:	220f      	movs	r2, #15
 80019d8:	fa02 f303 	lsl.w	r3, r2, r3
 80019dc:	43db      	mvns	r3, r3
 80019de:	69ba      	ldr	r2, [r7, #24]
 80019e0:	4013      	ands	r3, r2
 80019e2:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80019e4:	683b      	ldr	r3, [r7, #0]
 80019e6:	691a      	ldr	r2, [r3, #16]
 80019e8:	69fb      	ldr	r3, [r7, #28]
 80019ea:	f003 0307 	and.w	r3, r3, #7
 80019ee:	009b      	lsls	r3, r3, #2
 80019f0:	fa02 f303 	lsl.w	r3, r2, r3
 80019f4:	69ba      	ldr	r2, [r7, #24]
 80019f6:	4313      	orrs	r3, r2
 80019f8:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80019fa:	69fb      	ldr	r3, [r7, #28]
 80019fc:	08da      	lsrs	r2, r3, #3
 80019fe:	687b      	ldr	r3, [r7, #4]
 8001a00:	3208      	adds	r2, #8
 8001a02:	69b9      	ldr	r1, [r7, #24]
 8001a04:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001a08:	687b      	ldr	r3, [r7, #4]
 8001a0a:	681b      	ldr	r3, [r3, #0]
 8001a0c:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8001a0e:	69fb      	ldr	r3, [r7, #28]
 8001a10:	005b      	lsls	r3, r3, #1
 8001a12:	2203      	movs	r2, #3
 8001a14:	fa02 f303 	lsl.w	r3, r2, r3
 8001a18:	43db      	mvns	r3, r3
 8001a1a:	69ba      	ldr	r2, [r7, #24]
 8001a1c:	4013      	ands	r3, r2
 8001a1e:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001a20:	683b      	ldr	r3, [r7, #0]
 8001a22:	685b      	ldr	r3, [r3, #4]
 8001a24:	f003 0203 	and.w	r2, r3, #3
 8001a28:	69fb      	ldr	r3, [r7, #28]
 8001a2a:	005b      	lsls	r3, r3, #1
 8001a2c:	fa02 f303 	lsl.w	r3, r2, r3
 8001a30:	69ba      	ldr	r2, [r7, #24]
 8001a32:	4313      	orrs	r3, r2
 8001a34:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8001a36:	687b      	ldr	r3, [r7, #4]
 8001a38:	69ba      	ldr	r2, [r7, #24]
 8001a3a:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8001a3c:	683b      	ldr	r3, [r7, #0]
 8001a3e:	685b      	ldr	r3, [r3, #4]
 8001a40:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8001a44:	2b00      	cmp	r3, #0
 8001a46:	f000 80a2 	beq.w	8001b8e <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001a4a:	2300      	movs	r3, #0
 8001a4c:	60fb      	str	r3, [r7, #12]
 8001a4e:	4b57      	ldr	r3, [pc, #348]	; (8001bac <HAL_GPIO_Init+0x2e8>)
 8001a50:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001a52:	4a56      	ldr	r2, [pc, #344]	; (8001bac <HAL_GPIO_Init+0x2e8>)
 8001a54:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001a58:	6453      	str	r3, [r2, #68]	; 0x44
 8001a5a:	4b54      	ldr	r3, [pc, #336]	; (8001bac <HAL_GPIO_Init+0x2e8>)
 8001a5c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001a5e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001a62:	60fb      	str	r3, [r7, #12]
 8001a64:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8001a66:	4a52      	ldr	r2, [pc, #328]	; (8001bb0 <HAL_GPIO_Init+0x2ec>)
 8001a68:	69fb      	ldr	r3, [r7, #28]
 8001a6a:	089b      	lsrs	r3, r3, #2
 8001a6c:	3302      	adds	r3, #2
 8001a6e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001a72:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8001a74:	69fb      	ldr	r3, [r7, #28]
 8001a76:	f003 0303 	and.w	r3, r3, #3
 8001a7a:	009b      	lsls	r3, r3, #2
 8001a7c:	220f      	movs	r2, #15
 8001a7e:	fa02 f303 	lsl.w	r3, r2, r3
 8001a82:	43db      	mvns	r3, r3
 8001a84:	69ba      	ldr	r2, [r7, #24]
 8001a86:	4013      	ands	r3, r2
 8001a88:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8001a8a:	687b      	ldr	r3, [r7, #4]
 8001a8c:	4a49      	ldr	r2, [pc, #292]	; (8001bb4 <HAL_GPIO_Init+0x2f0>)
 8001a8e:	4293      	cmp	r3, r2
 8001a90:	d019      	beq.n	8001ac6 <HAL_GPIO_Init+0x202>
 8001a92:	687b      	ldr	r3, [r7, #4]
 8001a94:	4a48      	ldr	r2, [pc, #288]	; (8001bb8 <HAL_GPIO_Init+0x2f4>)
 8001a96:	4293      	cmp	r3, r2
 8001a98:	d013      	beq.n	8001ac2 <HAL_GPIO_Init+0x1fe>
 8001a9a:	687b      	ldr	r3, [r7, #4]
 8001a9c:	4a47      	ldr	r2, [pc, #284]	; (8001bbc <HAL_GPIO_Init+0x2f8>)
 8001a9e:	4293      	cmp	r3, r2
 8001aa0:	d00d      	beq.n	8001abe <HAL_GPIO_Init+0x1fa>
 8001aa2:	687b      	ldr	r3, [r7, #4]
 8001aa4:	4a46      	ldr	r2, [pc, #280]	; (8001bc0 <HAL_GPIO_Init+0x2fc>)
 8001aa6:	4293      	cmp	r3, r2
 8001aa8:	d007      	beq.n	8001aba <HAL_GPIO_Init+0x1f6>
 8001aaa:	687b      	ldr	r3, [r7, #4]
 8001aac:	4a45      	ldr	r2, [pc, #276]	; (8001bc4 <HAL_GPIO_Init+0x300>)
 8001aae:	4293      	cmp	r3, r2
 8001ab0:	d101      	bne.n	8001ab6 <HAL_GPIO_Init+0x1f2>
 8001ab2:	2304      	movs	r3, #4
 8001ab4:	e008      	b.n	8001ac8 <HAL_GPIO_Init+0x204>
 8001ab6:	2307      	movs	r3, #7
 8001ab8:	e006      	b.n	8001ac8 <HAL_GPIO_Init+0x204>
 8001aba:	2303      	movs	r3, #3
 8001abc:	e004      	b.n	8001ac8 <HAL_GPIO_Init+0x204>
 8001abe:	2302      	movs	r3, #2
 8001ac0:	e002      	b.n	8001ac8 <HAL_GPIO_Init+0x204>
 8001ac2:	2301      	movs	r3, #1
 8001ac4:	e000      	b.n	8001ac8 <HAL_GPIO_Init+0x204>
 8001ac6:	2300      	movs	r3, #0
 8001ac8:	69fa      	ldr	r2, [r7, #28]
 8001aca:	f002 0203 	and.w	r2, r2, #3
 8001ace:	0092      	lsls	r2, r2, #2
 8001ad0:	4093      	lsls	r3, r2
 8001ad2:	69ba      	ldr	r2, [r7, #24]
 8001ad4:	4313      	orrs	r3, r2
 8001ad6:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8001ad8:	4935      	ldr	r1, [pc, #212]	; (8001bb0 <HAL_GPIO_Init+0x2ec>)
 8001ada:	69fb      	ldr	r3, [r7, #28]
 8001adc:	089b      	lsrs	r3, r3, #2
 8001ade:	3302      	adds	r3, #2
 8001ae0:	69ba      	ldr	r2, [r7, #24]
 8001ae2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8001ae6:	4b38      	ldr	r3, [pc, #224]	; (8001bc8 <HAL_GPIO_Init+0x304>)
 8001ae8:	689b      	ldr	r3, [r3, #8]
 8001aea:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001aec:	693b      	ldr	r3, [r7, #16]
 8001aee:	43db      	mvns	r3, r3
 8001af0:	69ba      	ldr	r2, [r7, #24]
 8001af2:	4013      	ands	r3, r2
 8001af4:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8001af6:	683b      	ldr	r3, [r7, #0]
 8001af8:	685b      	ldr	r3, [r3, #4]
 8001afa:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001afe:	2b00      	cmp	r3, #0
 8001b00:	d003      	beq.n	8001b0a <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 8001b02:	69ba      	ldr	r2, [r7, #24]
 8001b04:	693b      	ldr	r3, [r7, #16]
 8001b06:	4313      	orrs	r3, r2
 8001b08:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8001b0a:	4a2f      	ldr	r2, [pc, #188]	; (8001bc8 <HAL_GPIO_Init+0x304>)
 8001b0c:	69bb      	ldr	r3, [r7, #24]
 8001b0e:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8001b10:	4b2d      	ldr	r3, [pc, #180]	; (8001bc8 <HAL_GPIO_Init+0x304>)
 8001b12:	68db      	ldr	r3, [r3, #12]
 8001b14:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001b16:	693b      	ldr	r3, [r7, #16]
 8001b18:	43db      	mvns	r3, r3
 8001b1a:	69ba      	ldr	r2, [r7, #24]
 8001b1c:	4013      	ands	r3, r2
 8001b1e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8001b20:	683b      	ldr	r3, [r7, #0]
 8001b22:	685b      	ldr	r3, [r3, #4]
 8001b24:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001b28:	2b00      	cmp	r3, #0
 8001b2a:	d003      	beq.n	8001b34 <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 8001b2c:	69ba      	ldr	r2, [r7, #24]
 8001b2e:	693b      	ldr	r3, [r7, #16]
 8001b30:	4313      	orrs	r3, r2
 8001b32:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8001b34:	4a24      	ldr	r2, [pc, #144]	; (8001bc8 <HAL_GPIO_Init+0x304>)
 8001b36:	69bb      	ldr	r3, [r7, #24]
 8001b38:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8001b3a:	4b23      	ldr	r3, [pc, #140]	; (8001bc8 <HAL_GPIO_Init+0x304>)
 8001b3c:	685b      	ldr	r3, [r3, #4]
 8001b3e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001b40:	693b      	ldr	r3, [r7, #16]
 8001b42:	43db      	mvns	r3, r3
 8001b44:	69ba      	ldr	r2, [r7, #24]
 8001b46:	4013      	ands	r3, r2
 8001b48:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8001b4a:	683b      	ldr	r3, [r7, #0]
 8001b4c:	685b      	ldr	r3, [r3, #4]
 8001b4e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001b52:	2b00      	cmp	r3, #0
 8001b54:	d003      	beq.n	8001b5e <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 8001b56:	69ba      	ldr	r2, [r7, #24]
 8001b58:	693b      	ldr	r3, [r7, #16]
 8001b5a:	4313      	orrs	r3, r2
 8001b5c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8001b5e:	4a1a      	ldr	r2, [pc, #104]	; (8001bc8 <HAL_GPIO_Init+0x304>)
 8001b60:	69bb      	ldr	r3, [r7, #24]
 8001b62:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001b64:	4b18      	ldr	r3, [pc, #96]	; (8001bc8 <HAL_GPIO_Init+0x304>)
 8001b66:	681b      	ldr	r3, [r3, #0]
 8001b68:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001b6a:	693b      	ldr	r3, [r7, #16]
 8001b6c:	43db      	mvns	r3, r3
 8001b6e:	69ba      	ldr	r2, [r7, #24]
 8001b70:	4013      	ands	r3, r2
 8001b72:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8001b74:	683b      	ldr	r3, [r7, #0]
 8001b76:	685b      	ldr	r3, [r3, #4]
 8001b78:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001b7c:	2b00      	cmp	r3, #0
 8001b7e:	d003      	beq.n	8001b88 <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 8001b80:	69ba      	ldr	r2, [r7, #24]
 8001b82:	693b      	ldr	r3, [r7, #16]
 8001b84:	4313      	orrs	r3, r2
 8001b86:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8001b88:	4a0f      	ldr	r2, [pc, #60]	; (8001bc8 <HAL_GPIO_Init+0x304>)
 8001b8a:	69bb      	ldr	r3, [r7, #24]
 8001b8c:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001b8e:	69fb      	ldr	r3, [r7, #28]
 8001b90:	3301      	adds	r3, #1
 8001b92:	61fb      	str	r3, [r7, #28]
 8001b94:	69fb      	ldr	r3, [r7, #28]
 8001b96:	2b0f      	cmp	r3, #15
 8001b98:	f67f aea2 	bls.w	80018e0 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8001b9c:	bf00      	nop
 8001b9e:	bf00      	nop
 8001ba0:	3724      	adds	r7, #36	; 0x24
 8001ba2:	46bd      	mov	sp, r7
 8001ba4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ba8:	4770      	bx	lr
 8001baa:	bf00      	nop
 8001bac:	40023800 	.word	0x40023800
 8001bb0:	40013800 	.word	0x40013800
 8001bb4:	40020000 	.word	0x40020000
 8001bb8:	40020400 	.word	0x40020400
 8001bbc:	40020800 	.word	0x40020800
 8001bc0:	40020c00 	.word	0x40020c00
 8001bc4:	40021000 	.word	0x40021000
 8001bc8:	40013c00 	.word	0x40013c00

08001bcc <HAL_RCC_MCOConfig>:
  * @note  For STM32F410Rx devices to output I2SCLK clock on MCO2 you should have
  *        at last one of the SPI clocks enabled (SPI1, SPI2 or SPI5).
  * @retval None
  */
void HAL_RCC_MCOConfig(uint32_t RCC_MCOx, uint32_t RCC_MCOSource, uint32_t RCC_MCODiv)
{
 8001bcc:	b580      	push	{r7, lr}
 8001bce:	b08c      	sub	sp, #48	; 0x30
 8001bd0:	af00      	add	r7, sp, #0
 8001bd2:	60f8      	str	r0, [r7, #12]
 8001bd4:	60b9      	str	r1, [r7, #8]
 8001bd6:	607a      	str	r2, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct;
  /* Check the parameters */
  assert_param(IS_RCC_MCO(RCC_MCOx));
  assert_param(IS_RCC_MCODIV(RCC_MCODiv));
  /* RCC_MCO1 */
  if(RCC_MCOx == RCC_MCO1)
 8001bd8:	68fb      	ldr	r3, [r7, #12]
 8001bda:	2b00      	cmp	r3, #0
 8001bdc:	d129      	bne.n	8001c32 <HAL_RCC_MCOConfig+0x66>
  {
    assert_param(IS_RCC_MCO1SOURCE(RCC_MCOSource));

    /* MCO1 Clock Enable */
    __MCO1_CLK_ENABLE();
 8001bde:	2300      	movs	r3, #0
 8001be0:	61bb      	str	r3, [r7, #24]
 8001be2:	4b2b      	ldr	r3, [pc, #172]	; (8001c90 <HAL_RCC_MCOConfig+0xc4>)
 8001be4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001be6:	4a2a      	ldr	r2, [pc, #168]	; (8001c90 <HAL_RCC_MCOConfig+0xc4>)
 8001be8:	f043 0301 	orr.w	r3, r3, #1
 8001bec:	6313      	str	r3, [r2, #48]	; 0x30
 8001bee:	4b28      	ldr	r3, [pc, #160]	; (8001c90 <HAL_RCC_MCOConfig+0xc4>)
 8001bf0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001bf2:	f003 0301 	and.w	r3, r3, #1
 8001bf6:	61bb      	str	r3, [r7, #24]
 8001bf8:	69bb      	ldr	r3, [r7, #24]

    /* Configure the MCO1 pin in alternate function mode */
    GPIO_InitStruct.Pin = MCO1_PIN;
 8001bfa:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001bfe:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001c00:	2302      	movs	r3, #2
 8001c02:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001c04:	2303      	movs	r3, #3
 8001c06:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c08:	2300      	movs	r3, #0
 8001c0a:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Alternate = GPIO_AF0_MCO;
 8001c0c:	2300      	movs	r3, #0
 8001c0e:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(MCO1_GPIO_PORT, &GPIO_InitStruct);
 8001c10:	f107 031c 	add.w	r3, r7, #28
 8001c14:	4619      	mov	r1, r3
 8001c16:	481f      	ldr	r0, [pc, #124]	; (8001c94 <HAL_RCC_MCOConfig+0xc8>)
 8001c18:	f7ff fe54 	bl	80018c4 <HAL_GPIO_Init>

    /* Mask MCO1 and MCO1PRE[2:0] bits then Select MCO1 clock source and prescaler */
    MODIFY_REG(RCC->CFGR, (RCC_CFGR_MCO1 | RCC_CFGR_MCO1PRE), (RCC_MCOSource | RCC_MCODiv));
 8001c1c:	4b1c      	ldr	r3, [pc, #112]	; (8001c90 <HAL_RCC_MCOConfig+0xc4>)
 8001c1e:	689b      	ldr	r3, [r3, #8]
 8001c20:	f023 62ec 	bic.w	r2, r3, #123731968	; 0x7600000
 8001c24:	68b9      	ldr	r1, [r7, #8]
 8001c26:	687b      	ldr	r3, [r7, #4]
 8001c28:	430b      	orrs	r3, r1
 8001c2a:	4919      	ldr	r1, [pc, #100]	; (8001c90 <HAL_RCC_MCOConfig+0xc4>)
 8001c2c:	4313      	orrs	r3, r2
 8001c2e:	608b      	str	r3, [r1, #8]
#if defined(RCC_CFGR_MCO2EN)
    __HAL_RCC_MCO2_ENABLE();
#endif /* RCC_CFGR_MCO2EN */
  }
#endif /* RCC_CFGR_MCO2 */
}
 8001c30:	e029      	b.n	8001c86 <HAL_RCC_MCOConfig+0xba>
    __MCO2_CLK_ENABLE();
 8001c32:	2300      	movs	r3, #0
 8001c34:	617b      	str	r3, [r7, #20]
 8001c36:	4b16      	ldr	r3, [pc, #88]	; (8001c90 <HAL_RCC_MCOConfig+0xc4>)
 8001c38:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001c3a:	4a15      	ldr	r2, [pc, #84]	; (8001c90 <HAL_RCC_MCOConfig+0xc4>)
 8001c3c:	f043 0304 	orr.w	r3, r3, #4
 8001c40:	6313      	str	r3, [r2, #48]	; 0x30
 8001c42:	4b13      	ldr	r3, [pc, #76]	; (8001c90 <HAL_RCC_MCOConfig+0xc4>)
 8001c44:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001c46:	f003 0304 	and.w	r3, r3, #4
 8001c4a:	617b      	str	r3, [r7, #20]
 8001c4c:	697b      	ldr	r3, [r7, #20]
    GPIO_InitStruct.Pin = MCO2_PIN;
 8001c4e:	f44f 7300 	mov.w	r3, #512	; 0x200
 8001c52:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001c54:	2302      	movs	r3, #2
 8001c56:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001c58:	2303      	movs	r3, #3
 8001c5a:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c5c:	2300      	movs	r3, #0
 8001c5e:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Alternate = GPIO_AF0_MCO;
 8001c60:	2300      	movs	r3, #0
 8001c62:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(MCO2_GPIO_PORT, &GPIO_InitStruct);
 8001c64:	f107 031c 	add.w	r3, r7, #28
 8001c68:	4619      	mov	r1, r3
 8001c6a:	480b      	ldr	r0, [pc, #44]	; (8001c98 <HAL_RCC_MCOConfig+0xcc>)
 8001c6c:	f7ff fe2a 	bl	80018c4 <HAL_GPIO_Init>
    MODIFY_REG(RCC->CFGR, (RCC_CFGR_MCO2 | RCC_CFGR_MCO2PRE), (RCC_MCOSource | (RCC_MCODiv << 3U)));
 8001c70:	4b07      	ldr	r3, [pc, #28]	; (8001c90 <HAL_RCC_MCOConfig+0xc4>)
 8001c72:	689b      	ldr	r3, [r3, #8]
 8001c74:	f023 4278 	bic.w	r2, r3, #4160749568	; 0xf8000000
 8001c78:	687b      	ldr	r3, [r7, #4]
 8001c7a:	00d9      	lsls	r1, r3, #3
 8001c7c:	68bb      	ldr	r3, [r7, #8]
 8001c7e:	430b      	orrs	r3, r1
 8001c80:	4903      	ldr	r1, [pc, #12]	; (8001c90 <HAL_RCC_MCOConfig+0xc4>)
 8001c82:	4313      	orrs	r3, r2
 8001c84:	608b      	str	r3, [r1, #8]
}
 8001c86:	bf00      	nop
 8001c88:	3730      	adds	r7, #48	; 0x30
 8001c8a:	46bd      	mov	sp, r7
 8001c8c:	bd80      	pop	{r7, pc}
 8001c8e:	bf00      	nop
 8001c90:	40023800 	.word	0x40023800
 8001c94:	40020000 	.word	0x40020000
 8001c98:	40020800 	.word	0x40020800

08001c9c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8001c9c:	b480      	push	{r7}
 8001c9e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8001ca0:	4b03      	ldr	r3, [pc, #12]	; (8001cb0 <HAL_RCC_GetHCLKFreq+0x14>)
 8001ca2:	681b      	ldr	r3, [r3, #0]
}
 8001ca4:	4618      	mov	r0, r3
 8001ca6:	46bd      	mov	sp, r7
 8001ca8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cac:	4770      	bx	lr
 8001cae:	bf00      	nop
 8001cb0:	20000000 	.word	0x20000000

08001cb4 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8001cb4:	b580      	push	{r7, lr}
 8001cb6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8001cb8:	f7ff fff0 	bl	8001c9c <HAL_RCC_GetHCLKFreq>
 8001cbc:	4602      	mov	r2, r0
 8001cbe:	4b05      	ldr	r3, [pc, #20]	; (8001cd4 <HAL_RCC_GetPCLK1Freq+0x20>)
 8001cc0:	689b      	ldr	r3, [r3, #8]
 8001cc2:	0a9b      	lsrs	r3, r3, #10
 8001cc4:	f003 0307 	and.w	r3, r3, #7
 8001cc8:	4903      	ldr	r1, [pc, #12]	; (8001cd8 <HAL_RCC_GetPCLK1Freq+0x24>)
 8001cca:	5ccb      	ldrb	r3, [r1, r3]
 8001ccc:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001cd0:	4618      	mov	r0, r3
 8001cd2:	bd80      	pop	{r7, pc}
 8001cd4:	40023800 	.word	0x40023800
 8001cd8:	08005a90 	.word	0x08005a90

08001cdc <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8001cdc:	b580      	push	{r7, lr}
 8001cde:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8001ce0:	f7ff ffdc 	bl	8001c9c <HAL_RCC_GetHCLKFreq>
 8001ce4:	4602      	mov	r2, r0
 8001ce6:	4b05      	ldr	r3, [pc, #20]	; (8001cfc <HAL_RCC_GetPCLK2Freq+0x20>)
 8001ce8:	689b      	ldr	r3, [r3, #8]
 8001cea:	0b5b      	lsrs	r3, r3, #13
 8001cec:	f003 0307 	and.w	r3, r3, #7
 8001cf0:	4903      	ldr	r1, [pc, #12]	; (8001d00 <HAL_RCC_GetPCLK2Freq+0x24>)
 8001cf2:	5ccb      	ldrb	r3, [r1, r3]
 8001cf4:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001cf8:	4618      	mov	r0, r3
 8001cfa:	bd80      	pop	{r7, pc}
 8001cfc:	40023800 	.word	0x40023800
 8001d00:	08005a90 	.word	0x08005a90

08001d04 <HAL_TIM_IC_Init>:
  *         Ex: call @ref HAL_TIM_IC_DeInit() before HAL_TIM_IC_Init()
  * @param  htim TIM Input Capture handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Init(TIM_HandleTypeDef *htim)
{
 8001d04:	b580      	push	{r7, lr}
 8001d06:	b082      	sub	sp, #8
 8001d08:	af00      	add	r7, sp, #0
 8001d0a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8001d0c:	687b      	ldr	r3, [r7, #4]
 8001d0e:	2b00      	cmp	r3, #0
 8001d10:	d101      	bne.n	8001d16 <HAL_TIM_IC_Init+0x12>
  {
    return HAL_ERROR;
 8001d12:	2301      	movs	r3, #1
 8001d14:	e041      	b.n	8001d9a <HAL_TIM_IC_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8001d16:	687b      	ldr	r3, [r7, #4]
 8001d18:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8001d1c:	b2db      	uxtb	r3, r3
 8001d1e:	2b00      	cmp	r3, #0
 8001d20:	d106      	bne.n	8001d30 <HAL_TIM_IC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8001d22:	687b      	ldr	r3, [r7, #4]
 8001d24:	2200      	movs	r2, #0
 8001d26:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->IC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_IC_MspInit(htim);
 8001d2a:	6878      	ldr	r0, [r7, #4]
 8001d2c:	f7ff fab4 	bl	8001298 <HAL_TIM_IC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8001d30:	687b      	ldr	r3, [r7, #4]
 8001d32:	2202      	movs	r2, #2
 8001d34:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the input capture */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8001d38:	687b      	ldr	r3, [r7, #4]
 8001d3a:	681a      	ldr	r2, [r3, #0]
 8001d3c:	687b      	ldr	r3, [r7, #4]
 8001d3e:	3304      	adds	r3, #4
 8001d40:	4619      	mov	r1, r3
 8001d42:	4610      	mov	r0, r2
 8001d44:	f000 f9fa 	bl	800213c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8001d48:	687b      	ldr	r3, [r7, #4]
 8001d4a:	2201      	movs	r2, #1
 8001d4c:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8001d50:	687b      	ldr	r3, [r7, #4]
 8001d52:	2201      	movs	r2, #1
 8001d54:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8001d58:	687b      	ldr	r3, [r7, #4]
 8001d5a:	2201      	movs	r2, #1
 8001d5c:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8001d60:	687b      	ldr	r3, [r7, #4]
 8001d62:	2201      	movs	r2, #1
 8001d64:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8001d68:	687b      	ldr	r3, [r7, #4]
 8001d6a:	2201      	movs	r2, #1
 8001d6c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8001d70:	687b      	ldr	r3, [r7, #4]
 8001d72:	2201      	movs	r2, #1
 8001d74:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8001d78:	687b      	ldr	r3, [r7, #4]
 8001d7a:	2201      	movs	r2, #1
 8001d7c:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8001d80:	687b      	ldr	r3, [r7, #4]
 8001d82:	2201      	movs	r2, #1
 8001d84:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8001d88:	687b      	ldr	r3, [r7, #4]
 8001d8a:	2201      	movs	r2, #1
 8001d8c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8001d90:	687b      	ldr	r3, [r7, #4]
 8001d92:	2201      	movs	r2, #1
 8001d94:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8001d98:	2300      	movs	r3, #0
}
 8001d9a:	4618      	mov	r0, r3
 8001d9c:	3708      	adds	r7, #8
 8001d9e:	46bd      	mov	sp, r7
 8001da0:	bd80      	pop	{r7, pc}

08001da2 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8001da2:	b580      	push	{r7, lr}
 8001da4:	b082      	sub	sp, #8
 8001da6:	af00      	add	r7, sp, #0
 8001da8:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8001daa:	687b      	ldr	r3, [r7, #4]
 8001dac:	681b      	ldr	r3, [r3, #0]
 8001dae:	691b      	ldr	r3, [r3, #16]
 8001db0:	f003 0302 	and.w	r3, r3, #2
 8001db4:	2b02      	cmp	r3, #2
 8001db6:	d122      	bne.n	8001dfe <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8001db8:	687b      	ldr	r3, [r7, #4]
 8001dba:	681b      	ldr	r3, [r3, #0]
 8001dbc:	68db      	ldr	r3, [r3, #12]
 8001dbe:	f003 0302 	and.w	r3, r3, #2
 8001dc2:	2b02      	cmp	r3, #2
 8001dc4:	d11b      	bne.n	8001dfe <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8001dc6:	687b      	ldr	r3, [r7, #4]
 8001dc8:	681b      	ldr	r3, [r3, #0]
 8001dca:	f06f 0202 	mvn.w	r2, #2
 8001dce:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8001dd0:	687b      	ldr	r3, [r7, #4]
 8001dd2:	2201      	movs	r2, #1
 8001dd4:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8001dd6:	687b      	ldr	r3, [r7, #4]
 8001dd8:	681b      	ldr	r3, [r3, #0]
 8001dda:	699b      	ldr	r3, [r3, #24]
 8001ddc:	f003 0303 	and.w	r3, r3, #3
 8001de0:	2b00      	cmp	r3, #0
 8001de2:	d003      	beq.n	8001dec <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8001de4:	6878      	ldr	r0, [r7, #4]
 8001de6:	f7ff f9fd 	bl	80011e4 <HAL_TIM_IC_CaptureCallback>
 8001dea:	e005      	b.n	8001df8 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8001dec:	6878      	ldr	r0, [r7, #4]
 8001dee:	f000 f986 	bl	80020fe <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001df2:	6878      	ldr	r0, [r7, #4]
 8001df4:	f000 f98d 	bl	8002112 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001df8:	687b      	ldr	r3, [r7, #4]
 8001dfa:	2200      	movs	r2, #0
 8001dfc:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8001dfe:	687b      	ldr	r3, [r7, #4]
 8001e00:	681b      	ldr	r3, [r3, #0]
 8001e02:	691b      	ldr	r3, [r3, #16]
 8001e04:	f003 0304 	and.w	r3, r3, #4
 8001e08:	2b04      	cmp	r3, #4
 8001e0a:	d122      	bne.n	8001e52 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8001e0c:	687b      	ldr	r3, [r7, #4]
 8001e0e:	681b      	ldr	r3, [r3, #0]
 8001e10:	68db      	ldr	r3, [r3, #12]
 8001e12:	f003 0304 	and.w	r3, r3, #4
 8001e16:	2b04      	cmp	r3, #4
 8001e18:	d11b      	bne.n	8001e52 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8001e1a:	687b      	ldr	r3, [r7, #4]
 8001e1c:	681b      	ldr	r3, [r3, #0]
 8001e1e:	f06f 0204 	mvn.w	r2, #4
 8001e22:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8001e24:	687b      	ldr	r3, [r7, #4]
 8001e26:	2202      	movs	r2, #2
 8001e28:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8001e2a:	687b      	ldr	r3, [r7, #4]
 8001e2c:	681b      	ldr	r3, [r3, #0]
 8001e2e:	699b      	ldr	r3, [r3, #24]
 8001e30:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8001e34:	2b00      	cmp	r3, #0
 8001e36:	d003      	beq.n	8001e40 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8001e38:	6878      	ldr	r0, [r7, #4]
 8001e3a:	f7ff f9d3 	bl	80011e4 <HAL_TIM_IC_CaptureCallback>
 8001e3e:	e005      	b.n	8001e4c <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8001e40:	6878      	ldr	r0, [r7, #4]
 8001e42:	f000 f95c 	bl	80020fe <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001e46:	6878      	ldr	r0, [r7, #4]
 8001e48:	f000 f963 	bl	8002112 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001e4c:	687b      	ldr	r3, [r7, #4]
 8001e4e:	2200      	movs	r2, #0
 8001e50:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8001e52:	687b      	ldr	r3, [r7, #4]
 8001e54:	681b      	ldr	r3, [r3, #0]
 8001e56:	691b      	ldr	r3, [r3, #16]
 8001e58:	f003 0308 	and.w	r3, r3, #8
 8001e5c:	2b08      	cmp	r3, #8
 8001e5e:	d122      	bne.n	8001ea6 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8001e60:	687b      	ldr	r3, [r7, #4]
 8001e62:	681b      	ldr	r3, [r3, #0]
 8001e64:	68db      	ldr	r3, [r3, #12]
 8001e66:	f003 0308 	and.w	r3, r3, #8
 8001e6a:	2b08      	cmp	r3, #8
 8001e6c:	d11b      	bne.n	8001ea6 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8001e6e:	687b      	ldr	r3, [r7, #4]
 8001e70:	681b      	ldr	r3, [r3, #0]
 8001e72:	f06f 0208 	mvn.w	r2, #8
 8001e76:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8001e78:	687b      	ldr	r3, [r7, #4]
 8001e7a:	2204      	movs	r2, #4
 8001e7c:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8001e7e:	687b      	ldr	r3, [r7, #4]
 8001e80:	681b      	ldr	r3, [r3, #0]
 8001e82:	69db      	ldr	r3, [r3, #28]
 8001e84:	f003 0303 	and.w	r3, r3, #3
 8001e88:	2b00      	cmp	r3, #0
 8001e8a:	d003      	beq.n	8001e94 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8001e8c:	6878      	ldr	r0, [r7, #4]
 8001e8e:	f7ff f9a9 	bl	80011e4 <HAL_TIM_IC_CaptureCallback>
 8001e92:	e005      	b.n	8001ea0 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8001e94:	6878      	ldr	r0, [r7, #4]
 8001e96:	f000 f932 	bl	80020fe <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001e9a:	6878      	ldr	r0, [r7, #4]
 8001e9c:	f000 f939 	bl	8002112 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001ea0:	687b      	ldr	r3, [r7, #4]
 8001ea2:	2200      	movs	r2, #0
 8001ea4:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8001ea6:	687b      	ldr	r3, [r7, #4]
 8001ea8:	681b      	ldr	r3, [r3, #0]
 8001eaa:	691b      	ldr	r3, [r3, #16]
 8001eac:	f003 0310 	and.w	r3, r3, #16
 8001eb0:	2b10      	cmp	r3, #16
 8001eb2:	d122      	bne.n	8001efa <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8001eb4:	687b      	ldr	r3, [r7, #4]
 8001eb6:	681b      	ldr	r3, [r3, #0]
 8001eb8:	68db      	ldr	r3, [r3, #12]
 8001eba:	f003 0310 	and.w	r3, r3, #16
 8001ebe:	2b10      	cmp	r3, #16
 8001ec0:	d11b      	bne.n	8001efa <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8001ec2:	687b      	ldr	r3, [r7, #4]
 8001ec4:	681b      	ldr	r3, [r3, #0]
 8001ec6:	f06f 0210 	mvn.w	r2, #16
 8001eca:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8001ecc:	687b      	ldr	r3, [r7, #4]
 8001ece:	2208      	movs	r2, #8
 8001ed0:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8001ed2:	687b      	ldr	r3, [r7, #4]
 8001ed4:	681b      	ldr	r3, [r3, #0]
 8001ed6:	69db      	ldr	r3, [r3, #28]
 8001ed8:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8001edc:	2b00      	cmp	r3, #0
 8001ede:	d003      	beq.n	8001ee8 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8001ee0:	6878      	ldr	r0, [r7, #4]
 8001ee2:	f7ff f97f 	bl	80011e4 <HAL_TIM_IC_CaptureCallback>
 8001ee6:	e005      	b.n	8001ef4 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8001ee8:	6878      	ldr	r0, [r7, #4]
 8001eea:	f000 f908 	bl	80020fe <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001eee:	6878      	ldr	r0, [r7, #4]
 8001ef0:	f000 f90f 	bl	8002112 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001ef4:	687b      	ldr	r3, [r7, #4]
 8001ef6:	2200      	movs	r2, #0
 8001ef8:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8001efa:	687b      	ldr	r3, [r7, #4]
 8001efc:	681b      	ldr	r3, [r3, #0]
 8001efe:	691b      	ldr	r3, [r3, #16]
 8001f00:	f003 0301 	and.w	r3, r3, #1
 8001f04:	2b01      	cmp	r3, #1
 8001f06:	d10e      	bne.n	8001f26 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8001f08:	687b      	ldr	r3, [r7, #4]
 8001f0a:	681b      	ldr	r3, [r3, #0]
 8001f0c:	68db      	ldr	r3, [r3, #12]
 8001f0e:	f003 0301 	and.w	r3, r3, #1
 8001f12:	2b01      	cmp	r3, #1
 8001f14:	d107      	bne.n	8001f26 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8001f16:	687b      	ldr	r3, [r7, #4]
 8001f18:	681b      	ldr	r3, [r3, #0]
 8001f1a:	f06f 0201 	mvn.w	r2, #1
 8001f1e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8001f20:	6878      	ldr	r0, [r7, #4]
 8001f22:	f000 f8e2 	bl	80020ea <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8001f26:	687b      	ldr	r3, [r7, #4]
 8001f28:	681b      	ldr	r3, [r3, #0]
 8001f2a:	691b      	ldr	r3, [r3, #16]
 8001f2c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001f30:	2b80      	cmp	r3, #128	; 0x80
 8001f32:	d10e      	bne.n	8001f52 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8001f34:	687b      	ldr	r3, [r7, #4]
 8001f36:	681b      	ldr	r3, [r3, #0]
 8001f38:	68db      	ldr	r3, [r3, #12]
 8001f3a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001f3e:	2b80      	cmp	r3, #128	; 0x80
 8001f40:	d107      	bne.n	8001f52 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8001f42:	687b      	ldr	r3, [r7, #4]
 8001f44:	681b      	ldr	r3, [r3, #0]
 8001f46:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8001f4a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8001f4c:	6878      	ldr	r0, [r7, #4]
 8001f4e:	f000 fa9d 	bl	800248c <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8001f52:	687b      	ldr	r3, [r7, #4]
 8001f54:	681b      	ldr	r3, [r3, #0]
 8001f56:	691b      	ldr	r3, [r3, #16]
 8001f58:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001f5c:	2b40      	cmp	r3, #64	; 0x40
 8001f5e:	d10e      	bne.n	8001f7e <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8001f60:	687b      	ldr	r3, [r7, #4]
 8001f62:	681b      	ldr	r3, [r3, #0]
 8001f64:	68db      	ldr	r3, [r3, #12]
 8001f66:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001f6a:	2b40      	cmp	r3, #64	; 0x40
 8001f6c:	d107      	bne.n	8001f7e <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8001f6e:	687b      	ldr	r3, [r7, #4]
 8001f70:	681b      	ldr	r3, [r3, #0]
 8001f72:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8001f76:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8001f78:	6878      	ldr	r0, [r7, #4]
 8001f7a:	f000 f8d4 	bl	8002126 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8001f7e:	687b      	ldr	r3, [r7, #4]
 8001f80:	681b      	ldr	r3, [r3, #0]
 8001f82:	691b      	ldr	r3, [r3, #16]
 8001f84:	f003 0320 	and.w	r3, r3, #32
 8001f88:	2b20      	cmp	r3, #32
 8001f8a:	d10e      	bne.n	8001faa <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8001f8c:	687b      	ldr	r3, [r7, #4]
 8001f8e:	681b      	ldr	r3, [r3, #0]
 8001f90:	68db      	ldr	r3, [r3, #12]
 8001f92:	f003 0320 	and.w	r3, r3, #32
 8001f96:	2b20      	cmp	r3, #32
 8001f98:	d107      	bne.n	8001faa <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8001f9a:	687b      	ldr	r3, [r7, #4]
 8001f9c:	681b      	ldr	r3, [r3, #0]
 8001f9e:	f06f 0220 	mvn.w	r2, #32
 8001fa2:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8001fa4:	6878      	ldr	r0, [r7, #4]
 8001fa6:	f000 fa67 	bl	8002478 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8001faa:	bf00      	nop
 8001fac:	3708      	adds	r7, #8
 8001fae:	46bd      	mov	sp, r7
 8001fb0:	bd80      	pop	{r7, pc}

08001fb2 <HAL_TIM_IC_ConfigChannel>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_ConfigChannel(TIM_HandleTypeDef *htim, TIM_IC_InitTypeDef *sConfig, uint32_t Channel)
{
 8001fb2:	b580      	push	{r7, lr}
 8001fb4:	b086      	sub	sp, #24
 8001fb6:	af00      	add	r7, sp, #0
 8001fb8:	60f8      	str	r0, [r7, #12]
 8001fba:	60b9      	str	r1, [r7, #8]
 8001fbc:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8001fbe:	2300      	movs	r3, #0
 8001fc0:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_IC_SELECTION(sConfig->ICSelection));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->ICPrescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->ICFilter));

  /* Process Locked */
  __HAL_LOCK(htim);
 8001fc2:	68fb      	ldr	r3, [r7, #12]
 8001fc4:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8001fc8:	2b01      	cmp	r3, #1
 8001fca:	d101      	bne.n	8001fd0 <HAL_TIM_IC_ConfigChannel+0x1e>
 8001fcc:	2302      	movs	r3, #2
 8001fce:	e088      	b.n	80020e2 <HAL_TIM_IC_ConfigChannel+0x130>
 8001fd0:	68fb      	ldr	r3, [r7, #12]
 8001fd2:	2201      	movs	r2, #1
 8001fd4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  if (Channel == TIM_CHANNEL_1)
 8001fd8:	687b      	ldr	r3, [r7, #4]
 8001fda:	2b00      	cmp	r3, #0
 8001fdc:	d11b      	bne.n	8002016 <HAL_TIM_IC_ConfigChannel+0x64>
  {
    /* TI1 Configuration */
    TIM_TI1_SetConfig(htim->Instance,
 8001fde:	68fb      	ldr	r3, [r7, #12]
 8001fe0:	6818      	ldr	r0, [r3, #0]
 8001fe2:	68bb      	ldr	r3, [r7, #8]
 8001fe4:	6819      	ldr	r1, [r3, #0]
 8001fe6:	68bb      	ldr	r3, [r7, #8]
 8001fe8:	685a      	ldr	r2, [r3, #4]
 8001fea:	68bb      	ldr	r3, [r7, #8]
 8001fec:	68db      	ldr	r3, [r3, #12]
 8001fee:	f000 f925 	bl	800223c <TIM_TI1_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC1PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
 8001ff2:	68fb      	ldr	r3, [r7, #12]
 8001ff4:	681b      	ldr	r3, [r3, #0]
 8001ff6:	699a      	ldr	r2, [r3, #24]
 8001ff8:	68fb      	ldr	r3, [r7, #12]
 8001ffa:	681b      	ldr	r3, [r3, #0]
 8001ffc:	f022 020c 	bic.w	r2, r2, #12
 8002000:	619a      	str	r2, [r3, #24]

    /* Set the IC1PSC value */
    htim->Instance->CCMR1 |= sConfig->ICPrescaler;
 8002002:	68fb      	ldr	r3, [r7, #12]
 8002004:	681b      	ldr	r3, [r3, #0]
 8002006:	6999      	ldr	r1, [r3, #24]
 8002008:	68bb      	ldr	r3, [r7, #8]
 800200a:	689a      	ldr	r2, [r3, #8]
 800200c:	68fb      	ldr	r3, [r7, #12]
 800200e:	681b      	ldr	r3, [r3, #0]
 8002010:	430a      	orrs	r2, r1
 8002012:	619a      	str	r2, [r3, #24]
 8002014:	e060      	b.n	80020d8 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_2)
 8002016:	687b      	ldr	r3, [r7, #4]
 8002018:	2b04      	cmp	r3, #4
 800201a:	d11c      	bne.n	8002056 <HAL_TIM_IC_ConfigChannel+0xa4>
  {
    /* TI2 Configuration */
    assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

    TIM_TI2_SetConfig(htim->Instance,
 800201c:	68fb      	ldr	r3, [r7, #12]
 800201e:	6818      	ldr	r0, [r3, #0]
 8002020:	68bb      	ldr	r3, [r7, #8]
 8002022:	6819      	ldr	r1, [r3, #0]
 8002024:	68bb      	ldr	r3, [r7, #8]
 8002026:	685a      	ldr	r2, [r3, #4]
 8002028:	68bb      	ldr	r3, [r7, #8]
 800202a:	68db      	ldr	r3, [r3, #12]
 800202c:	f000 f96e 	bl	800230c <TIM_TI2_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC2PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC2PSC;
 8002030:	68fb      	ldr	r3, [r7, #12]
 8002032:	681b      	ldr	r3, [r3, #0]
 8002034:	699a      	ldr	r2, [r3, #24]
 8002036:	68fb      	ldr	r3, [r7, #12]
 8002038:	681b      	ldr	r3, [r3, #0]
 800203a:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 800203e:	619a      	str	r2, [r3, #24]

    /* Set the IC2PSC value */
    htim->Instance->CCMR1 |= (sConfig->ICPrescaler << 8U);
 8002040:	68fb      	ldr	r3, [r7, #12]
 8002042:	681b      	ldr	r3, [r3, #0]
 8002044:	6999      	ldr	r1, [r3, #24]
 8002046:	68bb      	ldr	r3, [r7, #8]
 8002048:	689b      	ldr	r3, [r3, #8]
 800204a:	021a      	lsls	r2, r3, #8
 800204c:	68fb      	ldr	r3, [r7, #12]
 800204e:	681b      	ldr	r3, [r3, #0]
 8002050:	430a      	orrs	r2, r1
 8002052:	619a      	str	r2, [r3, #24]
 8002054:	e040      	b.n	80020d8 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_3)
 8002056:	687b      	ldr	r3, [r7, #4]
 8002058:	2b08      	cmp	r3, #8
 800205a:	d11b      	bne.n	8002094 <HAL_TIM_IC_ConfigChannel+0xe2>
  {
    /* TI3 Configuration */
    assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

    TIM_TI3_SetConfig(htim->Instance,
 800205c:	68fb      	ldr	r3, [r7, #12]
 800205e:	6818      	ldr	r0, [r3, #0]
 8002060:	68bb      	ldr	r3, [r7, #8]
 8002062:	6819      	ldr	r1, [r3, #0]
 8002064:	68bb      	ldr	r3, [r7, #8]
 8002066:	685a      	ldr	r2, [r3, #4]
 8002068:	68bb      	ldr	r3, [r7, #8]
 800206a:	68db      	ldr	r3, [r3, #12]
 800206c:	f000 f98b 	bl	8002386 <TIM_TI3_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC3PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC3PSC;
 8002070:	68fb      	ldr	r3, [r7, #12]
 8002072:	681b      	ldr	r3, [r3, #0]
 8002074:	69da      	ldr	r2, [r3, #28]
 8002076:	68fb      	ldr	r3, [r7, #12]
 8002078:	681b      	ldr	r3, [r3, #0]
 800207a:	f022 020c 	bic.w	r2, r2, #12
 800207e:	61da      	str	r2, [r3, #28]

    /* Set the IC3PSC value */
    htim->Instance->CCMR2 |= sConfig->ICPrescaler;
 8002080:	68fb      	ldr	r3, [r7, #12]
 8002082:	681b      	ldr	r3, [r3, #0]
 8002084:	69d9      	ldr	r1, [r3, #28]
 8002086:	68bb      	ldr	r3, [r7, #8]
 8002088:	689a      	ldr	r2, [r3, #8]
 800208a:	68fb      	ldr	r3, [r7, #12]
 800208c:	681b      	ldr	r3, [r3, #0]
 800208e:	430a      	orrs	r2, r1
 8002090:	61da      	str	r2, [r3, #28]
 8002092:	e021      	b.n	80020d8 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_4)
 8002094:	687b      	ldr	r3, [r7, #4]
 8002096:	2b0c      	cmp	r3, #12
 8002098:	d11c      	bne.n	80020d4 <HAL_TIM_IC_ConfigChannel+0x122>
  {
    /* TI4 Configuration */
    assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

    TIM_TI4_SetConfig(htim->Instance,
 800209a:	68fb      	ldr	r3, [r7, #12]
 800209c:	6818      	ldr	r0, [r3, #0]
 800209e:	68bb      	ldr	r3, [r7, #8]
 80020a0:	6819      	ldr	r1, [r3, #0]
 80020a2:	68bb      	ldr	r3, [r7, #8]
 80020a4:	685a      	ldr	r2, [r3, #4]
 80020a6:	68bb      	ldr	r3, [r7, #8]
 80020a8:	68db      	ldr	r3, [r3, #12]
 80020aa:	f000 f9a8 	bl	80023fe <TIM_TI4_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC4PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC4PSC;
 80020ae:	68fb      	ldr	r3, [r7, #12]
 80020b0:	681b      	ldr	r3, [r3, #0]
 80020b2:	69da      	ldr	r2, [r3, #28]
 80020b4:	68fb      	ldr	r3, [r7, #12]
 80020b6:	681b      	ldr	r3, [r3, #0]
 80020b8:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 80020bc:	61da      	str	r2, [r3, #28]

    /* Set the IC4PSC value */
    htim->Instance->CCMR2 |= (sConfig->ICPrescaler << 8U);
 80020be:	68fb      	ldr	r3, [r7, #12]
 80020c0:	681b      	ldr	r3, [r3, #0]
 80020c2:	69d9      	ldr	r1, [r3, #28]
 80020c4:	68bb      	ldr	r3, [r7, #8]
 80020c6:	689b      	ldr	r3, [r3, #8]
 80020c8:	021a      	lsls	r2, r3, #8
 80020ca:	68fb      	ldr	r3, [r7, #12]
 80020cc:	681b      	ldr	r3, [r3, #0]
 80020ce:	430a      	orrs	r2, r1
 80020d0:	61da      	str	r2, [r3, #28]
 80020d2:	e001      	b.n	80020d8 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else
  {
    status = HAL_ERROR;
 80020d4:	2301      	movs	r3, #1
 80020d6:	75fb      	strb	r3, [r7, #23]
  }

  __HAL_UNLOCK(htim);
 80020d8:	68fb      	ldr	r3, [r7, #12]
 80020da:	2200      	movs	r2, #0
 80020dc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 80020e0:	7dfb      	ldrb	r3, [r7, #23]
}
 80020e2:	4618      	mov	r0, r3
 80020e4:	3718      	adds	r7, #24
 80020e6:	46bd      	mov	sp, r7
 80020e8:	bd80      	pop	{r7, pc}

080020ea <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80020ea:	b480      	push	{r7}
 80020ec:	b083      	sub	sp, #12
 80020ee:	af00      	add	r7, sp, #0
 80020f0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 80020f2:	bf00      	nop
 80020f4:	370c      	adds	r7, #12
 80020f6:	46bd      	mov	sp, r7
 80020f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020fc:	4770      	bx	lr

080020fe <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80020fe:	b480      	push	{r7}
 8002100:	b083      	sub	sp, #12
 8002102:	af00      	add	r7, sp, #0
 8002104:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8002106:	bf00      	nop
 8002108:	370c      	adds	r7, #12
 800210a:	46bd      	mov	sp, r7
 800210c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002110:	4770      	bx	lr

08002112 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8002112:	b480      	push	{r7}
 8002114:	b083      	sub	sp, #12
 8002116:	af00      	add	r7, sp, #0
 8002118:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800211a:	bf00      	nop
 800211c:	370c      	adds	r7, #12
 800211e:	46bd      	mov	sp, r7
 8002120:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002124:	4770      	bx	lr

08002126 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8002126:	b480      	push	{r7}
 8002128:	b083      	sub	sp, #12
 800212a:	af00      	add	r7, sp, #0
 800212c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800212e:	bf00      	nop
 8002130:	370c      	adds	r7, #12
 8002132:	46bd      	mov	sp, r7
 8002134:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002138:	4770      	bx	lr
	...

0800213c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 800213c:	b480      	push	{r7}
 800213e:	b085      	sub	sp, #20
 8002140:	af00      	add	r7, sp, #0
 8002142:	6078      	str	r0, [r7, #4]
 8002144:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8002146:	687b      	ldr	r3, [r7, #4]
 8002148:	681b      	ldr	r3, [r3, #0]
 800214a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800214c:	687b      	ldr	r3, [r7, #4]
 800214e:	4a34      	ldr	r2, [pc, #208]	; (8002220 <TIM_Base_SetConfig+0xe4>)
 8002150:	4293      	cmp	r3, r2
 8002152:	d00f      	beq.n	8002174 <TIM_Base_SetConfig+0x38>
 8002154:	687b      	ldr	r3, [r7, #4]
 8002156:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800215a:	d00b      	beq.n	8002174 <TIM_Base_SetConfig+0x38>
 800215c:	687b      	ldr	r3, [r7, #4]
 800215e:	4a31      	ldr	r2, [pc, #196]	; (8002224 <TIM_Base_SetConfig+0xe8>)
 8002160:	4293      	cmp	r3, r2
 8002162:	d007      	beq.n	8002174 <TIM_Base_SetConfig+0x38>
 8002164:	687b      	ldr	r3, [r7, #4]
 8002166:	4a30      	ldr	r2, [pc, #192]	; (8002228 <TIM_Base_SetConfig+0xec>)
 8002168:	4293      	cmp	r3, r2
 800216a:	d003      	beq.n	8002174 <TIM_Base_SetConfig+0x38>
 800216c:	687b      	ldr	r3, [r7, #4]
 800216e:	4a2f      	ldr	r2, [pc, #188]	; (800222c <TIM_Base_SetConfig+0xf0>)
 8002170:	4293      	cmp	r3, r2
 8002172:	d108      	bne.n	8002186 <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8002174:	68fb      	ldr	r3, [r7, #12]
 8002176:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800217a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800217c:	683b      	ldr	r3, [r7, #0]
 800217e:	685b      	ldr	r3, [r3, #4]
 8002180:	68fa      	ldr	r2, [r7, #12]
 8002182:	4313      	orrs	r3, r2
 8002184:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8002186:	687b      	ldr	r3, [r7, #4]
 8002188:	4a25      	ldr	r2, [pc, #148]	; (8002220 <TIM_Base_SetConfig+0xe4>)
 800218a:	4293      	cmp	r3, r2
 800218c:	d01b      	beq.n	80021c6 <TIM_Base_SetConfig+0x8a>
 800218e:	687b      	ldr	r3, [r7, #4]
 8002190:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002194:	d017      	beq.n	80021c6 <TIM_Base_SetConfig+0x8a>
 8002196:	687b      	ldr	r3, [r7, #4]
 8002198:	4a22      	ldr	r2, [pc, #136]	; (8002224 <TIM_Base_SetConfig+0xe8>)
 800219a:	4293      	cmp	r3, r2
 800219c:	d013      	beq.n	80021c6 <TIM_Base_SetConfig+0x8a>
 800219e:	687b      	ldr	r3, [r7, #4]
 80021a0:	4a21      	ldr	r2, [pc, #132]	; (8002228 <TIM_Base_SetConfig+0xec>)
 80021a2:	4293      	cmp	r3, r2
 80021a4:	d00f      	beq.n	80021c6 <TIM_Base_SetConfig+0x8a>
 80021a6:	687b      	ldr	r3, [r7, #4]
 80021a8:	4a20      	ldr	r2, [pc, #128]	; (800222c <TIM_Base_SetConfig+0xf0>)
 80021aa:	4293      	cmp	r3, r2
 80021ac:	d00b      	beq.n	80021c6 <TIM_Base_SetConfig+0x8a>
 80021ae:	687b      	ldr	r3, [r7, #4]
 80021b0:	4a1f      	ldr	r2, [pc, #124]	; (8002230 <TIM_Base_SetConfig+0xf4>)
 80021b2:	4293      	cmp	r3, r2
 80021b4:	d007      	beq.n	80021c6 <TIM_Base_SetConfig+0x8a>
 80021b6:	687b      	ldr	r3, [r7, #4]
 80021b8:	4a1e      	ldr	r2, [pc, #120]	; (8002234 <TIM_Base_SetConfig+0xf8>)
 80021ba:	4293      	cmp	r3, r2
 80021bc:	d003      	beq.n	80021c6 <TIM_Base_SetConfig+0x8a>
 80021be:	687b      	ldr	r3, [r7, #4]
 80021c0:	4a1d      	ldr	r2, [pc, #116]	; (8002238 <TIM_Base_SetConfig+0xfc>)
 80021c2:	4293      	cmp	r3, r2
 80021c4:	d108      	bne.n	80021d8 <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80021c6:	68fb      	ldr	r3, [r7, #12]
 80021c8:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80021cc:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80021ce:	683b      	ldr	r3, [r7, #0]
 80021d0:	68db      	ldr	r3, [r3, #12]
 80021d2:	68fa      	ldr	r2, [r7, #12]
 80021d4:	4313      	orrs	r3, r2
 80021d6:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80021d8:	68fb      	ldr	r3, [r7, #12]
 80021da:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 80021de:	683b      	ldr	r3, [r7, #0]
 80021e0:	695b      	ldr	r3, [r3, #20]
 80021e2:	4313      	orrs	r3, r2
 80021e4:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80021e6:	687b      	ldr	r3, [r7, #4]
 80021e8:	68fa      	ldr	r2, [r7, #12]
 80021ea:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80021ec:	683b      	ldr	r3, [r7, #0]
 80021ee:	689a      	ldr	r2, [r3, #8]
 80021f0:	687b      	ldr	r3, [r7, #4]
 80021f2:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80021f4:	683b      	ldr	r3, [r7, #0]
 80021f6:	681a      	ldr	r2, [r3, #0]
 80021f8:	687b      	ldr	r3, [r7, #4]
 80021fa:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80021fc:	687b      	ldr	r3, [r7, #4]
 80021fe:	4a08      	ldr	r2, [pc, #32]	; (8002220 <TIM_Base_SetConfig+0xe4>)
 8002200:	4293      	cmp	r3, r2
 8002202:	d103      	bne.n	800220c <TIM_Base_SetConfig+0xd0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8002204:	683b      	ldr	r3, [r7, #0]
 8002206:	691a      	ldr	r2, [r3, #16]
 8002208:	687b      	ldr	r3, [r7, #4]
 800220a:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800220c:	687b      	ldr	r3, [r7, #4]
 800220e:	2201      	movs	r2, #1
 8002210:	615a      	str	r2, [r3, #20]
}
 8002212:	bf00      	nop
 8002214:	3714      	adds	r7, #20
 8002216:	46bd      	mov	sp, r7
 8002218:	f85d 7b04 	ldr.w	r7, [sp], #4
 800221c:	4770      	bx	lr
 800221e:	bf00      	nop
 8002220:	40010000 	.word	0x40010000
 8002224:	40000400 	.word	0x40000400
 8002228:	40000800 	.word	0x40000800
 800222c:	40000c00 	.word	0x40000c00
 8002230:	40014000 	.word	0x40014000
 8002234:	40014400 	.word	0x40014400
 8002238:	40014800 	.word	0x40014800

0800223c <TIM_TI1_SetConfig>:
  *       (on channel2 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
void TIM_TI1_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                       uint32_t TIM_ICFilter)
{
 800223c:	b480      	push	{r7}
 800223e:	b087      	sub	sp, #28
 8002240:	af00      	add	r7, sp, #0
 8002242:	60f8      	str	r0, [r7, #12]
 8002244:	60b9      	str	r1, [r7, #8]
 8002246:	607a      	str	r2, [r7, #4]
 8002248:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800224a:	68fb      	ldr	r3, [r7, #12]
 800224c:	6a1b      	ldr	r3, [r3, #32]
 800224e:	f023 0201 	bic.w	r2, r3, #1
 8002252:	68fb      	ldr	r3, [r7, #12]
 8002254:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8002256:	68fb      	ldr	r3, [r7, #12]
 8002258:	699b      	ldr	r3, [r3, #24]
 800225a:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 800225c:	68fb      	ldr	r3, [r7, #12]
 800225e:	6a1b      	ldr	r3, [r3, #32]
 8002260:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  if (IS_TIM_CC2_INSTANCE(TIMx) != RESET)
 8002262:	68fb      	ldr	r3, [r7, #12]
 8002264:	4a24      	ldr	r2, [pc, #144]	; (80022f8 <TIM_TI1_SetConfig+0xbc>)
 8002266:	4293      	cmp	r3, r2
 8002268:	d013      	beq.n	8002292 <TIM_TI1_SetConfig+0x56>
 800226a:	68fb      	ldr	r3, [r7, #12]
 800226c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002270:	d00f      	beq.n	8002292 <TIM_TI1_SetConfig+0x56>
 8002272:	68fb      	ldr	r3, [r7, #12]
 8002274:	4a21      	ldr	r2, [pc, #132]	; (80022fc <TIM_TI1_SetConfig+0xc0>)
 8002276:	4293      	cmp	r3, r2
 8002278:	d00b      	beq.n	8002292 <TIM_TI1_SetConfig+0x56>
 800227a:	68fb      	ldr	r3, [r7, #12]
 800227c:	4a20      	ldr	r2, [pc, #128]	; (8002300 <TIM_TI1_SetConfig+0xc4>)
 800227e:	4293      	cmp	r3, r2
 8002280:	d007      	beq.n	8002292 <TIM_TI1_SetConfig+0x56>
 8002282:	68fb      	ldr	r3, [r7, #12]
 8002284:	4a1f      	ldr	r2, [pc, #124]	; (8002304 <TIM_TI1_SetConfig+0xc8>)
 8002286:	4293      	cmp	r3, r2
 8002288:	d003      	beq.n	8002292 <TIM_TI1_SetConfig+0x56>
 800228a:	68fb      	ldr	r3, [r7, #12]
 800228c:	4a1e      	ldr	r2, [pc, #120]	; (8002308 <TIM_TI1_SetConfig+0xcc>)
 800228e:	4293      	cmp	r3, r2
 8002290:	d101      	bne.n	8002296 <TIM_TI1_SetConfig+0x5a>
 8002292:	2301      	movs	r3, #1
 8002294:	e000      	b.n	8002298 <TIM_TI1_SetConfig+0x5c>
 8002296:	2300      	movs	r3, #0
 8002298:	2b00      	cmp	r3, #0
 800229a:	d008      	beq.n	80022ae <TIM_TI1_SetConfig+0x72>
  {
    tmpccmr1 &= ~TIM_CCMR1_CC1S;
 800229c:	697b      	ldr	r3, [r7, #20]
 800229e:	f023 0303 	bic.w	r3, r3, #3
 80022a2:	617b      	str	r3, [r7, #20]
    tmpccmr1 |= TIM_ICSelection;
 80022a4:	697a      	ldr	r2, [r7, #20]
 80022a6:	687b      	ldr	r3, [r7, #4]
 80022a8:	4313      	orrs	r3, r2
 80022aa:	617b      	str	r3, [r7, #20]
 80022ac:	e003      	b.n	80022b6 <TIM_TI1_SetConfig+0x7a>
  }
  else
  {
    tmpccmr1 |= TIM_CCMR1_CC1S_0;
 80022ae:	697b      	ldr	r3, [r7, #20]
 80022b0:	f043 0301 	orr.w	r3, r3, #1
 80022b4:	617b      	str	r3, [r7, #20]
  }

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80022b6:	697b      	ldr	r3, [r7, #20]
 80022b8:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80022bc:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 4U) & TIM_CCMR1_IC1F);
 80022be:	683b      	ldr	r3, [r7, #0]
 80022c0:	011b      	lsls	r3, r3, #4
 80022c2:	b2db      	uxtb	r3, r3
 80022c4:	697a      	ldr	r2, [r7, #20]
 80022c6:	4313      	orrs	r3, r2
 80022c8:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80022ca:	693b      	ldr	r3, [r7, #16]
 80022cc:	f023 030a 	bic.w	r3, r3, #10
 80022d0:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity & (TIM_CCER_CC1P | TIM_CCER_CC1NP));
 80022d2:	68bb      	ldr	r3, [r7, #8]
 80022d4:	f003 030a 	and.w	r3, r3, #10
 80022d8:	693a      	ldr	r2, [r7, #16]
 80022da:	4313      	orrs	r3, r2
 80022dc:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80022de:	68fb      	ldr	r3, [r7, #12]
 80022e0:	697a      	ldr	r2, [r7, #20]
 80022e2:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80022e4:	68fb      	ldr	r3, [r7, #12]
 80022e6:	693a      	ldr	r2, [r7, #16]
 80022e8:	621a      	str	r2, [r3, #32]
}
 80022ea:	bf00      	nop
 80022ec:	371c      	adds	r7, #28
 80022ee:	46bd      	mov	sp, r7
 80022f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022f4:	4770      	bx	lr
 80022f6:	bf00      	nop
 80022f8:	40010000 	.word	0x40010000
 80022fc:	40000400 	.word	0x40000400
 8002300:	40000800 	.word	0x40000800
 8002304:	40000c00 	.word	0x40000c00
 8002308:	40014000 	.word	0x40014000

0800230c <TIM_TI2_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI2_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 800230c:	b480      	push	{r7}
 800230e:	b087      	sub	sp, #28
 8002310:	af00      	add	r7, sp, #0
 8002312:	60f8      	str	r0, [r7, #12]
 8002314:	60b9      	str	r1, [r7, #8]
 8002316:	607a      	str	r2, [r7, #4]
 8002318:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800231a:	68fb      	ldr	r3, [r7, #12]
 800231c:	6a1b      	ldr	r3, [r3, #32]
 800231e:	f023 0210 	bic.w	r2, r3, #16
 8002322:	68fb      	ldr	r3, [r7, #12]
 8002324:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8002326:	68fb      	ldr	r3, [r7, #12]
 8002328:	699b      	ldr	r3, [r3, #24]
 800232a:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 800232c:	68fb      	ldr	r3, [r7, #12]
 800232e:	6a1b      	ldr	r3, [r3, #32]
 8002330:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr1 &= ~TIM_CCMR1_CC2S;
 8002332:	697b      	ldr	r3, [r7, #20]
 8002334:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002338:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICSelection << 8U);
 800233a:	687b      	ldr	r3, [r7, #4]
 800233c:	021b      	lsls	r3, r3, #8
 800233e:	697a      	ldr	r2, [r7, #20]
 8002340:	4313      	orrs	r3, r2
 8002342:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8002344:	697b      	ldr	r3, [r7, #20]
 8002346:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 800234a:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 12U) & TIM_CCMR1_IC2F);
 800234c:	683b      	ldr	r3, [r7, #0]
 800234e:	031b      	lsls	r3, r3, #12
 8002350:	b29b      	uxth	r3, r3
 8002352:	697a      	ldr	r2, [r7, #20]
 8002354:	4313      	orrs	r3, r2
 8002356:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8002358:	693b      	ldr	r3, [r7, #16]
 800235a:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 800235e:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 4U) & (TIM_CCER_CC2P | TIM_CCER_CC2NP));
 8002360:	68bb      	ldr	r3, [r7, #8]
 8002362:	011b      	lsls	r3, r3, #4
 8002364:	f003 03a0 	and.w	r3, r3, #160	; 0xa0
 8002368:	693a      	ldr	r2, [r7, #16]
 800236a:	4313      	orrs	r3, r2
 800236c:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800236e:	68fb      	ldr	r3, [r7, #12]
 8002370:	697a      	ldr	r2, [r7, #20]
 8002372:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8002374:	68fb      	ldr	r3, [r7, #12]
 8002376:	693a      	ldr	r2, [r7, #16]
 8002378:	621a      	str	r2, [r3, #32]
}
 800237a:	bf00      	nop
 800237c:	371c      	adds	r7, #28
 800237e:	46bd      	mov	sp, r7
 8002380:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002384:	4770      	bx	lr

08002386 <TIM_TI3_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR2 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI3_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8002386:	b480      	push	{r7}
 8002388:	b087      	sub	sp, #28
 800238a:	af00      	add	r7, sp, #0
 800238c:	60f8      	str	r0, [r7, #12]
 800238e:	60b9      	str	r1, [r7, #8]
 8002390:	607a      	str	r2, [r7, #4]
 8002392:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 3: Reset the CC3E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8002394:	68fb      	ldr	r3, [r7, #12]
 8002396:	6a1b      	ldr	r3, [r3, #32]
 8002398:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800239c:	68fb      	ldr	r3, [r7, #12]
 800239e:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 80023a0:	68fb      	ldr	r3, [r7, #12]
 80023a2:	69db      	ldr	r3, [r3, #28]
 80023a4:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 80023a6:	68fb      	ldr	r3, [r7, #12]
 80023a8:	6a1b      	ldr	r3, [r3, #32]
 80023aa:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC3S;
 80023ac:	697b      	ldr	r3, [r7, #20]
 80023ae:	f023 0303 	bic.w	r3, r3, #3
 80023b2:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= TIM_ICSelection;
 80023b4:	697a      	ldr	r2, [r7, #20]
 80023b6:	687b      	ldr	r3, [r7, #4]
 80023b8:	4313      	orrs	r3, r2
 80023ba:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC3F;
 80023bc:	697b      	ldr	r3, [r7, #20]
 80023be:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80023c2:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= ((TIM_ICFilter << 4U) & TIM_CCMR2_IC3F);
 80023c4:	683b      	ldr	r3, [r7, #0]
 80023c6:	011b      	lsls	r3, r3, #4
 80023c8:	b2db      	uxtb	r3, r3
 80023ca:	697a      	ldr	r2, [r7, #20]
 80023cc:	4313      	orrs	r3, r2
 80023ce:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC3E Bit */
  tmpccer &= ~(TIM_CCER_CC3P | TIM_CCER_CC3NP);
 80023d0:	693b      	ldr	r3, [r7, #16]
 80023d2:	f423 6320 	bic.w	r3, r3, #2560	; 0xa00
 80023d6:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 8U) & (TIM_CCER_CC3P | TIM_CCER_CC3NP));
 80023d8:	68bb      	ldr	r3, [r7, #8]
 80023da:	021b      	lsls	r3, r3, #8
 80023dc:	f403 6320 	and.w	r3, r3, #2560	; 0xa00
 80023e0:	693a      	ldr	r2, [r7, #16]
 80023e2:	4313      	orrs	r3, r2
 80023e4:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 80023e6:	68fb      	ldr	r3, [r7, #12]
 80023e8:	697a      	ldr	r2, [r7, #20]
 80023ea:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer;
 80023ec:	68fb      	ldr	r3, [r7, #12]
 80023ee:	693a      	ldr	r2, [r7, #16]
 80023f0:	621a      	str	r2, [r3, #32]
}
 80023f2:	bf00      	nop
 80023f4:	371c      	adds	r7, #28
 80023f6:	46bd      	mov	sp, r7
 80023f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023fc:	4770      	bx	lr

080023fe <TIM_TI4_SetConfig>:
  *        protected against un-initialized filter and polarity values.
  * @retval None
  */
static void TIM_TI4_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 80023fe:	b480      	push	{r7}
 8002400:	b087      	sub	sp, #28
 8002402:	af00      	add	r7, sp, #0
 8002404:	60f8      	str	r0, [r7, #12]
 8002406:	60b9      	str	r1, [r7, #8]
 8002408:	607a      	str	r2, [r7, #4]
 800240a:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800240c:	68fb      	ldr	r3, [r7, #12]
 800240e:	6a1b      	ldr	r3, [r3, #32]
 8002410:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8002414:	68fb      	ldr	r3, [r7, #12]
 8002416:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 8002418:	68fb      	ldr	r3, [r7, #12]
 800241a:	69db      	ldr	r3, [r3, #28]
 800241c:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 800241e:	68fb      	ldr	r3, [r7, #12]
 8002420:	6a1b      	ldr	r3, [r3, #32]
 8002422:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC4S;
 8002424:	697b      	ldr	r3, [r7, #20]
 8002426:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800242a:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= (TIM_ICSelection << 8U);
 800242c:	687b      	ldr	r3, [r7, #4]
 800242e:	021b      	lsls	r3, r3, #8
 8002430:	697a      	ldr	r2, [r7, #20]
 8002432:	4313      	orrs	r3, r2
 8002434:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC4F;
 8002436:	697b      	ldr	r3, [r7, #20]
 8002438:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 800243c:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= ((TIM_ICFilter << 12U) & TIM_CCMR2_IC4F);
 800243e:	683b      	ldr	r3, [r7, #0]
 8002440:	031b      	lsls	r3, r3, #12
 8002442:	b29b      	uxth	r3, r3
 8002444:	697a      	ldr	r2, [r7, #20]
 8002446:	4313      	orrs	r3, r2
 8002448:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC4E Bit */
  tmpccer &= ~(TIM_CCER_CC4P | TIM_CCER_CC4NP);
 800244a:	693b      	ldr	r3, [r7, #16]
 800244c:	f423 4320 	bic.w	r3, r3, #40960	; 0xa000
 8002450:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 12U) & (TIM_CCER_CC4P | TIM_CCER_CC4NP));
 8002452:	68bb      	ldr	r3, [r7, #8]
 8002454:	031b      	lsls	r3, r3, #12
 8002456:	f403 4320 	and.w	r3, r3, #40960	; 0xa000
 800245a:	693a      	ldr	r2, [r7, #16]
 800245c:	4313      	orrs	r3, r2
 800245e:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 8002460:	68fb      	ldr	r3, [r7, #12]
 8002462:	697a      	ldr	r2, [r7, #20]
 8002464:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer ;
 8002466:	68fb      	ldr	r3, [r7, #12]
 8002468:	693a      	ldr	r2, [r7, #16]
 800246a:	621a      	str	r2, [r3, #32]
}
 800246c:	bf00      	nop
 800246e:	371c      	adds	r7, #28
 8002470:	46bd      	mov	sp, r7
 8002472:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002476:	4770      	bx	lr

08002478 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8002478:	b480      	push	{r7}
 800247a:	b083      	sub	sp, #12
 800247c:	af00      	add	r7, sp, #0
 800247e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8002480:	bf00      	nop
 8002482:	370c      	adds	r7, #12
 8002484:	46bd      	mov	sp, r7
 8002486:	f85d 7b04 	ldr.w	r7, [sp], #4
 800248a:	4770      	bx	lr

0800248c <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800248c:	b480      	push	{r7}
 800248e:	b083      	sub	sp, #12
 8002490:	af00      	add	r7, sp, #0
 8002492:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8002494:	bf00      	nop
 8002496:	370c      	adds	r7, #12
 8002498:	46bd      	mov	sp, r7
 800249a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800249e:	4770      	bx	lr

080024a0 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80024a0:	b580      	push	{r7, lr}
 80024a2:	b082      	sub	sp, #8
 80024a4:	af00      	add	r7, sp, #0
 80024a6:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80024a8:	687b      	ldr	r3, [r7, #4]
 80024aa:	2b00      	cmp	r3, #0
 80024ac:	d101      	bne.n	80024b2 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80024ae:	2301      	movs	r3, #1
 80024b0:	e03f      	b.n	8002532 <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 80024b2:	687b      	ldr	r3, [r7, #4]
 80024b4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80024b8:	b2db      	uxtb	r3, r3
 80024ba:	2b00      	cmp	r3, #0
 80024bc:	d106      	bne.n	80024cc <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80024be:	687b      	ldr	r3, [r7, #4]
 80024c0:	2200      	movs	r2, #0
 80024c2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80024c6:	6878      	ldr	r0, [r7, #4]
 80024c8:	f7fe ff22 	bl	8001310 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80024cc:	687b      	ldr	r3, [r7, #4]
 80024ce:	2224      	movs	r2, #36	; 0x24
 80024d0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 80024d4:	687b      	ldr	r3, [r7, #4]
 80024d6:	681b      	ldr	r3, [r3, #0]
 80024d8:	68da      	ldr	r2, [r3, #12]
 80024da:	687b      	ldr	r3, [r7, #4]
 80024dc:	681b      	ldr	r3, [r3, #0]
 80024de:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80024e2:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 80024e4:	6878      	ldr	r0, [r7, #4]
 80024e6:	f000 f929 	bl	800273c <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80024ea:	687b      	ldr	r3, [r7, #4]
 80024ec:	681b      	ldr	r3, [r3, #0]
 80024ee:	691a      	ldr	r2, [r3, #16]
 80024f0:	687b      	ldr	r3, [r7, #4]
 80024f2:	681b      	ldr	r3, [r3, #0]
 80024f4:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80024f8:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80024fa:	687b      	ldr	r3, [r7, #4]
 80024fc:	681b      	ldr	r3, [r3, #0]
 80024fe:	695a      	ldr	r2, [r3, #20]
 8002500:	687b      	ldr	r3, [r7, #4]
 8002502:	681b      	ldr	r3, [r3, #0]
 8002504:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8002508:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800250a:	687b      	ldr	r3, [r7, #4]
 800250c:	681b      	ldr	r3, [r3, #0]
 800250e:	68da      	ldr	r2, [r3, #12]
 8002510:	687b      	ldr	r3, [r7, #4]
 8002512:	681b      	ldr	r3, [r3, #0]
 8002514:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8002518:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800251a:	687b      	ldr	r3, [r7, #4]
 800251c:	2200      	movs	r2, #0
 800251e:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 8002520:	687b      	ldr	r3, [r7, #4]
 8002522:	2220      	movs	r2, #32
 8002524:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 8002528:	687b      	ldr	r3, [r7, #4]
 800252a:	2220      	movs	r2, #32
 800252c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8002530:	2300      	movs	r3, #0
}
 8002532:	4618      	mov	r0, r3
 8002534:	3708      	adds	r7, #8
 8002536:	46bd      	mov	sp, r7
 8002538:	bd80      	pop	{r7, pc}

0800253a <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800253a:	b580      	push	{r7, lr}
 800253c:	b08a      	sub	sp, #40	; 0x28
 800253e:	af02      	add	r7, sp, #8
 8002540:	60f8      	str	r0, [r7, #12]
 8002542:	60b9      	str	r1, [r7, #8]
 8002544:	603b      	str	r3, [r7, #0]
 8002546:	4613      	mov	r3, r2
 8002548:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 800254a:	2300      	movs	r3, #0
 800254c:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800254e:	68fb      	ldr	r3, [r7, #12]
 8002550:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002554:	b2db      	uxtb	r3, r3
 8002556:	2b20      	cmp	r3, #32
 8002558:	d17c      	bne.n	8002654 <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 800255a:	68bb      	ldr	r3, [r7, #8]
 800255c:	2b00      	cmp	r3, #0
 800255e:	d002      	beq.n	8002566 <HAL_UART_Transmit+0x2c>
 8002560:	88fb      	ldrh	r3, [r7, #6]
 8002562:	2b00      	cmp	r3, #0
 8002564:	d101      	bne.n	800256a <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8002566:	2301      	movs	r3, #1
 8002568:	e075      	b.n	8002656 <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 800256a:	68fb      	ldr	r3, [r7, #12]
 800256c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002570:	2b01      	cmp	r3, #1
 8002572:	d101      	bne.n	8002578 <HAL_UART_Transmit+0x3e>
 8002574:	2302      	movs	r3, #2
 8002576:	e06e      	b.n	8002656 <HAL_UART_Transmit+0x11c>
 8002578:	68fb      	ldr	r3, [r7, #12]
 800257a:	2201      	movs	r2, #1
 800257c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002580:	68fb      	ldr	r3, [r7, #12]
 8002582:	2200      	movs	r2, #0
 8002584:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8002586:	68fb      	ldr	r3, [r7, #12]
 8002588:	2221      	movs	r2, #33	; 0x21
 800258a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800258e:	f7ff f86f 	bl	8001670 <HAL_GetTick>
 8002592:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8002594:	68fb      	ldr	r3, [r7, #12]
 8002596:	88fa      	ldrh	r2, [r7, #6]
 8002598:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 800259a:	68fb      	ldr	r3, [r7, #12]
 800259c:	88fa      	ldrh	r2, [r7, #6]
 800259e:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80025a0:	68fb      	ldr	r3, [r7, #12]
 80025a2:	689b      	ldr	r3, [r3, #8]
 80025a4:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80025a8:	d108      	bne.n	80025bc <HAL_UART_Transmit+0x82>
 80025aa:	68fb      	ldr	r3, [r7, #12]
 80025ac:	691b      	ldr	r3, [r3, #16]
 80025ae:	2b00      	cmp	r3, #0
 80025b0:	d104      	bne.n	80025bc <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 80025b2:	2300      	movs	r3, #0
 80025b4:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 80025b6:	68bb      	ldr	r3, [r7, #8]
 80025b8:	61bb      	str	r3, [r7, #24]
 80025ba:	e003      	b.n	80025c4 <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 80025bc:	68bb      	ldr	r3, [r7, #8]
 80025be:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80025c0:	2300      	movs	r3, #0
 80025c2:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 80025c4:	68fb      	ldr	r3, [r7, #12]
 80025c6:	2200      	movs	r2, #0
 80025c8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    while (huart->TxXferCount > 0U)
 80025cc:	e02a      	b.n	8002624 <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80025ce:	683b      	ldr	r3, [r7, #0]
 80025d0:	9300      	str	r3, [sp, #0]
 80025d2:	697b      	ldr	r3, [r7, #20]
 80025d4:	2200      	movs	r2, #0
 80025d6:	2180      	movs	r1, #128	; 0x80
 80025d8:	68f8      	ldr	r0, [r7, #12]
 80025da:	f000 f840 	bl	800265e <UART_WaitOnFlagUntilTimeout>
 80025de:	4603      	mov	r3, r0
 80025e0:	2b00      	cmp	r3, #0
 80025e2:	d001      	beq.n	80025e8 <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 80025e4:	2303      	movs	r3, #3
 80025e6:	e036      	b.n	8002656 <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 80025e8:	69fb      	ldr	r3, [r7, #28]
 80025ea:	2b00      	cmp	r3, #0
 80025ec:	d10b      	bne.n	8002606 <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 80025ee:	69bb      	ldr	r3, [r7, #24]
 80025f0:	881b      	ldrh	r3, [r3, #0]
 80025f2:	461a      	mov	r2, r3
 80025f4:	68fb      	ldr	r3, [r7, #12]
 80025f6:	681b      	ldr	r3, [r3, #0]
 80025f8:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80025fc:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 80025fe:	69bb      	ldr	r3, [r7, #24]
 8002600:	3302      	adds	r3, #2
 8002602:	61bb      	str	r3, [r7, #24]
 8002604:	e007      	b.n	8002616 <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8002606:	69fb      	ldr	r3, [r7, #28]
 8002608:	781a      	ldrb	r2, [r3, #0]
 800260a:	68fb      	ldr	r3, [r7, #12]
 800260c:	681b      	ldr	r3, [r3, #0]
 800260e:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8002610:	69fb      	ldr	r3, [r7, #28]
 8002612:	3301      	adds	r3, #1
 8002614:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8002616:	68fb      	ldr	r3, [r7, #12]
 8002618:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800261a:	b29b      	uxth	r3, r3
 800261c:	3b01      	subs	r3, #1
 800261e:	b29a      	uxth	r2, r3
 8002620:	68fb      	ldr	r3, [r7, #12]
 8002622:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 8002624:	68fb      	ldr	r3, [r7, #12]
 8002626:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8002628:	b29b      	uxth	r3, r3
 800262a:	2b00      	cmp	r3, #0
 800262c:	d1cf      	bne.n	80025ce <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800262e:	683b      	ldr	r3, [r7, #0]
 8002630:	9300      	str	r3, [sp, #0]
 8002632:	697b      	ldr	r3, [r7, #20]
 8002634:	2200      	movs	r2, #0
 8002636:	2140      	movs	r1, #64	; 0x40
 8002638:	68f8      	ldr	r0, [r7, #12]
 800263a:	f000 f810 	bl	800265e <UART_WaitOnFlagUntilTimeout>
 800263e:	4603      	mov	r3, r0
 8002640:	2b00      	cmp	r3, #0
 8002642:	d001      	beq.n	8002648 <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 8002644:	2303      	movs	r3, #3
 8002646:	e006      	b.n	8002656 <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8002648:	68fb      	ldr	r3, [r7, #12]
 800264a:	2220      	movs	r2, #32
 800264c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 8002650:	2300      	movs	r3, #0
 8002652:	e000      	b.n	8002656 <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 8002654:	2302      	movs	r3, #2
  }
}
 8002656:	4618      	mov	r0, r3
 8002658:	3720      	adds	r7, #32
 800265a:	46bd      	mov	sp, r7
 800265c:	bd80      	pop	{r7, pc}

0800265e <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 800265e:	b580      	push	{r7, lr}
 8002660:	b090      	sub	sp, #64	; 0x40
 8002662:	af00      	add	r7, sp, #0
 8002664:	60f8      	str	r0, [r7, #12]
 8002666:	60b9      	str	r1, [r7, #8]
 8002668:	603b      	str	r3, [r7, #0]
 800266a:	4613      	mov	r3, r2
 800266c:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800266e:	e050      	b.n	8002712 <UART_WaitOnFlagUntilTimeout+0xb4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002670:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8002672:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002676:	d04c      	beq.n	8002712 <UART_WaitOnFlagUntilTimeout+0xb4>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8002678:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800267a:	2b00      	cmp	r3, #0
 800267c:	d007      	beq.n	800268e <UART_WaitOnFlagUntilTimeout+0x30>
 800267e:	f7fe fff7 	bl	8001670 <HAL_GetTick>
 8002682:	4602      	mov	r2, r0
 8002684:	683b      	ldr	r3, [r7, #0]
 8002686:	1ad3      	subs	r3, r2, r3
 8002688:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800268a:	429a      	cmp	r2, r3
 800268c:	d241      	bcs.n	8002712 <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 800268e:	68fb      	ldr	r3, [r7, #12]
 8002690:	681b      	ldr	r3, [r3, #0]
 8002692:	330c      	adds	r3, #12
 8002694:	62bb      	str	r3, [r7, #40]	; 0x28
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002696:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002698:	e853 3f00 	ldrex	r3, [r3]
 800269c:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800269e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80026a0:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 80026a4:	63fb      	str	r3, [r7, #60]	; 0x3c
 80026a6:	68fb      	ldr	r3, [r7, #12]
 80026a8:	681b      	ldr	r3, [r3, #0]
 80026aa:	330c      	adds	r3, #12
 80026ac:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 80026ae:	637a      	str	r2, [r7, #52]	; 0x34
 80026b0:	633b      	str	r3, [r7, #48]	; 0x30
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80026b2:	6b39      	ldr	r1, [r7, #48]	; 0x30
 80026b4:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80026b6:	e841 2300 	strex	r3, r2, [r1]
 80026ba:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 80026bc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80026be:	2b00      	cmp	r3, #0
 80026c0:	d1e5      	bne.n	800268e <UART_WaitOnFlagUntilTimeout+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80026c2:	68fb      	ldr	r3, [r7, #12]
 80026c4:	681b      	ldr	r3, [r3, #0]
 80026c6:	3314      	adds	r3, #20
 80026c8:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80026ca:	697b      	ldr	r3, [r7, #20]
 80026cc:	e853 3f00 	ldrex	r3, [r3]
 80026d0:	613b      	str	r3, [r7, #16]
   return(result);
 80026d2:	693b      	ldr	r3, [r7, #16]
 80026d4:	f023 0301 	bic.w	r3, r3, #1
 80026d8:	63bb      	str	r3, [r7, #56]	; 0x38
 80026da:	68fb      	ldr	r3, [r7, #12]
 80026dc:	681b      	ldr	r3, [r3, #0]
 80026de:	3314      	adds	r3, #20
 80026e0:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80026e2:	623a      	str	r2, [r7, #32]
 80026e4:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80026e6:	69f9      	ldr	r1, [r7, #28]
 80026e8:	6a3a      	ldr	r2, [r7, #32]
 80026ea:	e841 2300 	strex	r3, r2, [r1]
 80026ee:	61bb      	str	r3, [r7, #24]
   return(result);
 80026f0:	69bb      	ldr	r3, [r7, #24]
 80026f2:	2b00      	cmp	r3, #0
 80026f4:	d1e5      	bne.n	80026c2 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState  = HAL_UART_STATE_READY;
 80026f6:	68fb      	ldr	r3, [r7, #12]
 80026f8:	2220      	movs	r2, #32
 80026fa:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 80026fe:	68fb      	ldr	r3, [r7, #12]
 8002700:	2220      	movs	r2, #32
 8002702:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8002706:	68fb      	ldr	r3, [r7, #12]
 8002708:	2200      	movs	r2, #0
 800270a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 800270e:	2303      	movs	r3, #3
 8002710:	e00f      	b.n	8002732 <UART_WaitOnFlagUntilTimeout+0xd4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002712:	68fb      	ldr	r3, [r7, #12]
 8002714:	681b      	ldr	r3, [r3, #0]
 8002716:	681a      	ldr	r2, [r3, #0]
 8002718:	68bb      	ldr	r3, [r7, #8]
 800271a:	4013      	ands	r3, r2
 800271c:	68ba      	ldr	r2, [r7, #8]
 800271e:	429a      	cmp	r2, r3
 8002720:	bf0c      	ite	eq
 8002722:	2301      	moveq	r3, #1
 8002724:	2300      	movne	r3, #0
 8002726:	b2db      	uxtb	r3, r3
 8002728:	461a      	mov	r2, r3
 800272a:	79fb      	ldrb	r3, [r7, #7]
 800272c:	429a      	cmp	r2, r3
 800272e:	d09f      	beq.n	8002670 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8002730:	2300      	movs	r3, #0
}
 8002732:	4618      	mov	r0, r3
 8002734:	3740      	adds	r7, #64	; 0x40
 8002736:	46bd      	mov	sp, r7
 8002738:	bd80      	pop	{r7, pc}
	...

0800273c <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 800273c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8002740:	b0c0      	sub	sp, #256	; 0x100
 8002742:	af00      	add	r7, sp, #0
 8002744:	f8c7 00f4 	str.w	r0, [r7, #244]	; 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8002748:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800274c:	681b      	ldr	r3, [r3, #0]
 800274e:	691b      	ldr	r3, [r3, #16]
 8002750:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 8002754:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002758:	68d9      	ldr	r1, [r3, #12]
 800275a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800275e:	681a      	ldr	r2, [r3, #0]
 8002760:	ea40 0301 	orr.w	r3, r0, r1
 8002764:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8002766:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800276a:	689a      	ldr	r2, [r3, #8]
 800276c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002770:	691b      	ldr	r3, [r3, #16]
 8002772:	431a      	orrs	r2, r3
 8002774:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002778:	695b      	ldr	r3, [r3, #20]
 800277a:	431a      	orrs	r2, r3
 800277c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002780:	69db      	ldr	r3, [r3, #28]
 8002782:	4313      	orrs	r3, r2
 8002784:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8002788:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800278c:	681b      	ldr	r3, [r3, #0]
 800278e:	68db      	ldr	r3, [r3, #12]
 8002790:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 8002794:	f021 010c 	bic.w	r1, r1, #12
 8002798:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800279c:	681a      	ldr	r2, [r3, #0]
 800279e:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 80027a2:	430b      	orrs	r3, r1
 80027a4:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80027a6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80027aa:	681b      	ldr	r3, [r3, #0]
 80027ac:	695b      	ldr	r3, [r3, #20]
 80027ae:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 80027b2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80027b6:	6999      	ldr	r1, [r3, #24]
 80027b8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80027bc:	681a      	ldr	r2, [r3, #0]
 80027be:	ea40 0301 	orr.w	r3, r0, r1
 80027c2:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 80027c4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80027c8:	681a      	ldr	r2, [r3, #0]
 80027ca:	4b8f      	ldr	r3, [pc, #572]	; (8002a08 <UART_SetConfig+0x2cc>)
 80027cc:	429a      	cmp	r2, r3
 80027ce:	d005      	beq.n	80027dc <UART_SetConfig+0xa0>
 80027d0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80027d4:	681a      	ldr	r2, [r3, #0]
 80027d6:	4b8d      	ldr	r3, [pc, #564]	; (8002a0c <UART_SetConfig+0x2d0>)
 80027d8:	429a      	cmp	r2, r3
 80027da:	d104      	bne.n	80027e6 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 80027dc:	f7ff fa7e 	bl	8001cdc <HAL_RCC_GetPCLK2Freq>
 80027e0:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
 80027e4:	e003      	b.n	80027ee <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 80027e6:	f7ff fa65 	bl	8001cb4 <HAL_RCC_GetPCLK1Freq>
 80027ea:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80027ee:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80027f2:	69db      	ldr	r3, [r3, #28]
 80027f4:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80027f8:	f040 810c 	bne.w	8002a14 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 80027fc:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8002800:	2200      	movs	r2, #0
 8002802:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 8002806:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 800280a:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	; 0xe8
 800280e:	4622      	mov	r2, r4
 8002810:	462b      	mov	r3, r5
 8002812:	1891      	adds	r1, r2, r2
 8002814:	65b9      	str	r1, [r7, #88]	; 0x58
 8002816:	415b      	adcs	r3, r3
 8002818:	65fb      	str	r3, [r7, #92]	; 0x5c
 800281a:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 800281e:	4621      	mov	r1, r4
 8002820:	eb12 0801 	adds.w	r8, r2, r1
 8002824:	4629      	mov	r1, r5
 8002826:	eb43 0901 	adc.w	r9, r3, r1
 800282a:	f04f 0200 	mov.w	r2, #0
 800282e:	f04f 0300 	mov.w	r3, #0
 8002832:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8002836:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800283a:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800283e:	4690      	mov	r8, r2
 8002840:	4699      	mov	r9, r3
 8002842:	4623      	mov	r3, r4
 8002844:	eb18 0303 	adds.w	r3, r8, r3
 8002848:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 800284c:	462b      	mov	r3, r5
 800284e:	eb49 0303 	adc.w	r3, r9, r3
 8002852:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 8002856:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800285a:	685b      	ldr	r3, [r3, #4]
 800285c:	2200      	movs	r2, #0
 800285e:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 8002862:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 8002866:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
 800286a:	460b      	mov	r3, r1
 800286c:	18db      	adds	r3, r3, r3
 800286e:	653b      	str	r3, [r7, #80]	; 0x50
 8002870:	4613      	mov	r3, r2
 8002872:	eb42 0303 	adc.w	r3, r2, r3
 8002876:	657b      	str	r3, [r7, #84]	; 0x54
 8002878:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 800287c:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 8002880:	f7fe f99a 	bl	8000bb8 <__aeabi_uldivmod>
 8002884:	4602      	mov	r2, r0
 8002886:	460b      	mov	r3, r1
 8002888:	4b61      	ldr	r3, [pc, #388]	; (8002a10 <UART_SetConfig+0x2d4>)
 800288a:	fba3 2302 	umull	r2, r3, r3, r2
 800288e:	095b      	lsrs	r3, r3, #5
 8002890:	011c      	lsls	r4, r3, #4
 8002892:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8002896:	2200      	movs	r2, #0
 8002898:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 800289c:	f8c7 20d4 	str.w	r2, [r7, #212]	; 0xd4
 80028a0:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	; 0xd0
 80028a4:	4642      	mov	r2, r8
 80028a6:	464b      	mov	r3, r9
 80028a8:	1891      	adds	r1, r2, r2
 80028aa:	64b9      	str	r1, [r7, #72]	; 0x48
 80028ac:	415b      	adcs	r3, r3
 80028ae:	64fb      	str	r3, [r7, #76]	; 0x4c
 80028b0:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 80028b4:	4641      	mov	r1, r8
 80028b6:	eb12 0a01 	adds.w	sl, r2, r1
 80028ba:	4649      	mov	r1, r9
 80028bc:	eb43 0b01 	adc.w	fp, r3, r1
 80028c0:	f04f 0200 	mov.w	r2, #0
 80028c4:	f04f 0300 	mov.w	r3, #0
 80028c8:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 80028cc:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 80028d0:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80028d4:	4692      	mov	sl, r2
 80028d6:	469b      	mov	fp, r3
 80028d8:	4643      	mov	r3, r8
 80028da:	eb1a 0303 	adds.w	r3, sl, r3
 80028de:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 80028e2:	464b      	mov	r3, r9
 80028e4:	eb4b 0303 	adc.w	r3, fp, r3
 80028e8:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 80028ec:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80028f0:	685b      	ldr	r3, [r3, #4]
 80028f2:	2200      	movs	r2, #0
 80028f4:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 80028f8:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 80028fc:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 8002900:	460b      	mov	r3, r1
 8002902:	18db      	adds	r3, r3, r3
 8002904:	643b      	str	r3, [r7, #64]	; 0x40
 8002906:	4613      	mov	r3, r2
 8002908:	eb42 0303 	adc.w	r3, r2, r3
 800290c:	647b      	str	r3, [r7, #68]	; 0x44
 800290e:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 8002912:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 8002916:	f7fe f94f 	bl	8000bb8 <__aeabi_uldivmod>
 800291a:	4602      	mov	r2, r0
 800291c:	460b      	mov	r3, r1
 800291e:	4611      	mov	r1, r2
 8002920:	4b3b      	ldr	r3, [pc, #236]	; (8002a10 <UART_SetConfig+0x2d4>)
 8002922:	fba3 2301 	umull	r2, r3, r3, r1
 8002926:	095b      	lsrs	r3, r3, #5
 8002928:	2264      	movs	r2, #100	; 0x64
 800292a:	fb02 f303 	mul.w	r3, r2, r3
 800292e:	1acb      	subs	r3, r1, r3
 8002930:	00db      	lsls	r3, r3, #3
 8002932:	f103 0232 	add.w	r2, r3, #50	; 0x32
 8002936:	4b36      	ldr	r3, [pc, #216]	; (8002a10 <UART_SetConfig+0x2d4>)
 8002938:	fba3 2302 	umull	r2, r3, r3, r2
 800293c:	095b      	lsrs	r3, r3, #5
 800293e:	005b      	lsls	r3, r3, #1
 8002940:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8002944:	441c      	add	r4, r3
 8002946:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800294a:	2200      	movs	r2, #0
 800294c:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8002950:	f8c7 20bc 	str.w	r2, [r7, #188]	; 0xbc
 8002954:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	; 0xb8
 8002958:	4642      	mov	r2, r8
 800295a:	464b      	mov	r3, r9
 800295c:	1891      	adds	r1, r2, r2
 800295e:	63b9      	str	r1, [r7, #56]	; 0x38
 8002960:	415b      	adcs	r3, r3
 8002962:	63fb      	str	r3, [r7, #60]	; 0x3c
 8002964:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8002968:	4641      	mov	r1, r8
 800296a:	1851      	adds	r1, r2, r1
 800296c:	6339      	str	r1, [r7, #48]	; 0x30
 800296e:	4649      	mov	r1, r9
 8002970:	414b      	adcs	r3, r1
 8002972:	637b      	str	r3, [r7, #52]	; 0x34
 8002974:	f04f 0200 	mov.w	r2, #0
 8002978:	f04f 0300 	mov.w	r3, #0
 800297c:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	; 0x30
 8002980:	4659      	mov	r1, fp
 8002982:	00cb      	lsls	r3, r1, #3
 8002984:	4651      	mov	r1, sl
 8002986:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800298a:	4651      	mov	r1, sl
 800298c:	00ca      	lsls	r2, r1, #3
 800298e:	4610      	mov	r0, r2
 8002990:	4619      	mov	r1, r3
 8002992:	4603      	mov	r3, r0
 8002994:	4642      	mov	r2, r8
 8002996:	189b      	adds	r3, r3, r2
 8002998:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 800299c:	464b      	mov	r3, r9
 800299e:	460a      	mov	r2, r1
 80029a0:	eb42 0303 	adc.w	r3, r2, r3
 80029a4:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 80029a8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80029ac:	685b      	ldr	r3, [r3, #4]
 80029ae:	2200      	movs	r2, #0
 80029b0:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 80029b4:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 80029b8:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 80029bc:	460b      	mov	r3, r1
 80029be:	18db      	adds	r3, r3, r3
 80029c0:	62bb      	str	r3, [r7, #40]	; 0x28
 80029c2:	4613      	mov	r3, r2
 80029c4:	eb42 0303 	adc.w	r3, r2, r3
 80029c8:	62fb      	str	r3, [r7, #44]	; 0x2c
 80029ca:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 80029ce:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 80029d2:	f7fe f8f1 	bl	8000bb8 <__aeabi_uldivmod>
 80029d6:	4602      	mov	r2, r0
 80029d8:	460b      	mov	r3, r1
 80029da:	4b0d      	ldr	r3, [pc, #52]	; (8002a10 <UART_SetConfig+0x2d4>)
 80029dc:	fba3 1302 	umull	r1, r3, r3, r2
 80029e0:	095b      	lsrs	r3, r3, #5
 80029e2:	2164      	movs	r1, #100	; 0x64
 80029e4:	fb01 f303 	mul.w	r3, r1, r3
 80029e8:	1ad3      	subs	r3, r2, r3
 80029ea:	00db      	lsls	r3, r3, #3
 80029ec:	3332      	adds	r3, #50	; 0x32
 80029ee:	4a08      	ldr	r2, [pc, #32]	; (8002a10 <UART_SetConfig+0x2d4>)
 80029f0:	fba2 2303 	umull	r2, r3, r2, r3
 80029f4:	095b      	lsrs	r3, r3, #5
 80029f6:	f003 0207 	and.w	r2, r3, #7
 80029fa:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80029fe:	681b      	ldr	r3, [r3, #0]
 8002a00:	4422      	add	r2, r4
 8002a02:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8002a04:	e105      	b.n	8002c12 <UART_SetConfig+0x4d6>
 8002a06:	bf00      	nop
 8002a08:	40011000 	.word	0x40011000
 8002a0c:	40011400 	.word	0x40011400
 8002a10:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8002a14:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8002a18:	2200      	movs	r2, #0
 8002a1a:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 8002a1e:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 8002a22:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	; 0xa0
 8002a26:	4642      	mov	r2, r8
 8002a28:	464b      	mov	r3, r9
 8002a2a:	1891      	adds	r1, r2, r2
 8002a2c:	6239      	str	r1, [r7, #32]
 8002a2e:	415b      	adcs	r3, r3
 8002a30:	627b      	str	r3, [r7, #36]	; 0x24
 8002a32:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8002a36:	4641      	mov	r1, r8
 8002a38:	1854      	adds	r4, r2, r1
 8002a3a:	4649      	mov	r1, r9
 8002a3c:	eb43 0501 	adc.w	r5, r3, r1
 8002a40:	f04f 0200 	mov.w	r2, #0
 8002a44:	f04f 0300 	mov.w	r3, #0
 8002a48:	00eb      	lsls	r3, r5, #3
 8002a4a:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8002a4e:	00e2      	lsls	r2, r4, #3
 8002a50:	4614      	mov	r4, r2
 8002a52:	461d      	mov	r5, r3
 8002a54:	4643      	mov	r3, r8
 8002a56:	18e3      	adds	r3, r4, r3
 8002a58:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 8002a5c:	464b      	mov	r3, r9
 8002a5e:	eb45 0303 	adc.w	r3, r5, r3
 8002a62:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 8002a66:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002a6a:	685b      	ldr	r3, [r3, #4]
 8002a6c:	2200      	movs	r2, #0
 8002a6e:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 8002a72:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 8002a76:	f04f 0200 	mov.w	r2, #0
 8002a7a:	f04f 0300 	mov.w	r3, #0
 8002a7e:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 8002a82:	4629      	mov	r1, r5
 8002a84:	008b      	lsls	r3, r1, #2
 8002a86:	4621      	mov	r1, r4
 8002a88:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8002a8c:	4621      	mov	r1, r4
 8002a8e:	008a      	lsls	r2, r1, #2
 8002a90:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 8002a94:	f7fe f890 	bl	8000bb8 <__aeabi_uldivmod>
 8002a98:	4602      	mov	r2, r0
 8002a9a:	460b      	mov	r3, r1
 8002a9c:	4b60      	ldr	r3, [pc, #384]	; (8002c20 <UART_SetConfig+0x4e4>)
 8002a9e:	fba3 2302 	umull	r2, r3, r3, r2
 8002aa2:	095b      	lsrs	r3, r3, #5
 8002aa4:	011c      	lsls	r4, r3, #4
 8002aa6:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8002aaa:	2200      	movs	r2, #0
 8002aac:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 8002ab0:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 8002ab4:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	; 0x88
 8002ab8:	4642      	mov	r2, r8
 8002aba:	464b      	mov	r3, r9
 8002abc:	1891      	adds	r1, r2, r2
 8002abe:	61b9      	str	r1, [r7, #24]
 8002ac0:	415b      	adcs	r3, r3
 8002ac2:	61fb      	str	r3, [r7, #28]
 8002ac4:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8002ac8:	4641      	mov	r1, r8
 8002aca:	1851      	adds	r1, r2, r1
 8002acc:	6139      	str	r1, [r7, #16]
 8002ace:	4649      	mov	r1, r9
 8002ad0:	414b      	adcs	r3, r1
 8002ad2:	617b      	str	r3, [r7, #20]
 8002ad4:	f04f 0200 	mov.w	r2, #0
 8002ad8:	f04f 0300 	mov.w	r3, #0
 8002adc:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8002ae0:	4659      	mov	r1, fp
 8002ae2:	00cb      	lsls	r3, r1, #3
 8002ae4:	4651      	mov	r1, sl
 8002ae6:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8002aea:	4651      	mov	r1, sl
 8002aec:	00ca      	lsls	r2, r1, #3
 8002aee:	4610      	mov	r0, r2
 8002af0:	4619      	mov	r1, r3
 8002af2:	4603      	mov	r3, r0
 8002af4:	4642      	mov	r2, r8
 8002af6:	189b      	adds	r3, r3, r2
 8002af8:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8002afc:	464b      	mov	r3, r9
 8002afe:	460a      	mov	r2, r1
 8002b00:	eb42 0303 	adc.w	r3, r2, r3
 8002b04:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 8002b08:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002b0c:	685b      	ldr	r3, [r3, #4]
 8002b0e:	2200      	movs	r2, #0
 8002b10:	67bb      	str	r3, [r7, #120]	; 0x78
 8002b12:	67fa      	str	r2, [r7, #124]	; 0x7c
 8002b14:	f04f 0200 	mov.w	r2, #0
 8002b18:	f04f 0300 	mov.w	r3, #0
 8002b1c:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	; 0x78
 8002b20:	4649      	mov	r1, r9
 8002b22:	008b      	lsls	r3, r1, #2
 8002b24:	4641      	mov	r1, r8
 8002b26:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8002b2a:	4641      	mov	r1, r8
 8002b2c:	008a      	lsls	r2, r1, #2
 8002b2e:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 8002b32:	f7fe f841 	bl	8000bb8 <__aeabi_uldivmod>
 8002b36:	4602      	mov	r2, r0
 8002b38:	460b      	mov	r3, r1
 8002b3a:	4b39      	ldr	r3, [pc, #228]	; (8002c20 <UART_SetConfig+0x4e4>)
 8002b3c:	fba3 1302 	umull	r1, r3, r3, r2
 8002b40:	095b      	lsrs	r3, r3, #5
 8002b42:	2164      	movs	r1, #100	; 0x64
 8002b44:	fb01 f303 	mul.w	r3, r1, r3
 8002b48:	1ad3      	subs	r3, r2, r3
 8002b4a:	011b      	lsls	r3, r3, #4
 8002b4c:	3332      	adds	r3, #50	; 0x32
 8002b4e:	4a34      	ldr	r2, [pc, #208]	; (8002c20 <UART_SetConfig+0x4e4>)
 8002b50:	fba2 2303 	umull	r2, r3, r2, r3
 8002b54:	095b      	lsrs	r3, r3, #5
 8002b56:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8002b5a:	441c      	add	r4, r3
 8002b5c:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8002b60:	2200      	movs	r2, #0
 8002b62:	673b      	str	r3, [r7, #112]	; 0x70
 8002b64:	677a      	str	r2, [r7, #116]	; 0x74
 8002b66:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	; 0x70
 8002b6a:	4642      	mov	r2, r8
 8002b6c:	464b      	mov	r3, r9
 8002b6e:	1891      	adds	r1, r2, r2
 8002b70:	60b9      	str	r1, [r7, #8]
 8002b72:	415b      	adcs	r3, r3
 8002b74:	60fb      	str	r3, [r7, #12]
 8002b76:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8002b7a:	4641      	mov	r1, r8
 8002b7c:	1851      	adds	r1, r2, r1
 8002b7e:	6039      	str	r1, [r7, #0]
 8002b80:	4649      	mov	r1, r9
 8002b82:	414b      	adcs	r3, r1
 8002b84:	607b      	str	r3, [r7, #4]
 8002b86:	f04f 0200 	mov.w	r2, #0
 8002b8a:	f04f 0300 	mov.w	r3, #0
 8002b8e:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8002b92:	4659      	mov	r1, fp
 8002b94:	00cb      	lsls	r3, r1, #3
 8002b96:	4651      	mov	r1, sl
 8002b98:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8002b9c:	4651      	mov	r1, sl
 8002b9e:	00ca      	lsls	r2, r1, #3
 8002ba0:	4610      	mov	r0, r2
 8002ba2:	4619      	mov	r1, r3
 8002ba4:	4603      	mov	r3, r0
 8002ba6:	4642      	mov	r2, r8
 8002ba8:	189b      	adds	r3, r3, r2
 8002baa:	66bb      	str	r3, [r7, #104]	; 0x68
 8002bac:	464b      	mov	r3, r9
 8002bae:	460a      	mov	r2, r1
 8002bb0:	eb42 0303 	adc.w	r3, r2, r3
 8002bb4:	66fb      	str	r3, [r7, #108]	; 0x6c
 8002bb6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002bba:	685b      	ldr	r3, [r3, #4]
 8002bbc:	2200      	movs	r2, #0
 8002bbe:	663b      	str	r3, [r7, #96]	; 0x60
 8002bc0:	667a      	str	r2, [r7, #100]	; 0x64
 8002bc2:	f04f 0200 	mov.w	r2, #0
 8002bc6:	f04f 0300 	mov.w	r3, #0
 8002bca:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	; 0x60
 8002bce:	4649      	mov	r1, r9
 8002bd0:	008b      	lsls	r3, r1, #2
 8002bd2:	4641      	mov	r1, r8
 8002bd4:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8002bd8:	4641      	mov	r1, r8
 8002bda:	008a      	lsls	r2, r1, #2
 8002bdc:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 8002be0:	f7fd ffea 	bl	8000bb8 <__aeabi_uldivmod>
 8002be4:	4602      	mov	r2, r0
 8002be6:	460b      	mov	r3, r1
 8002be8:	4b0d      	ldr	r3, [pc, #52]	; (8002c20 <UART_SetConfig+0x4e4>)
 8002bea:	fba3 1302 	umull	r1, r3, r3, r2
 8002bee:	095b      	lsrs	r3, r3, #5
 8002bf0:	2164      	movs	r1, #100	; 0x64
 8002bf2:	fb01 f303 	mul.w	r3, r1, r3
 8002bf6:	1ad3      	subs	r3, r2, r3
 8002bf8:	011b      	lsls	r3, r3, #4
 8002bfa:	3332      	adds	r3, #50	; 0x32
 8002bfc:	4a08      	ldr	r2, [pc, #32]	; (8002c20 <UART_SetConfig+0x4e4>)
 8002bfe:	fba2 2303 	umull	r2, r3, r2, r3
 8002c02:	095b      	lsrs	r3, r3, #5
 8002c04:	f003 020f 	and.w	r2, r3, #15
 8002c08:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002c0c:	681b      	ldr	r3, [r3, #0]
 8002c0e:	4422      	add	r2, r4
 8002c10:	609a      	str	r2, [r3, #8]
}
 8002c12:	bf00      	nop
 8002c14:	f507 7780 	add.w	r7, r7, #256	; 0x100
 8002c18:	46bd      	mov	sp, r7
 8002c1a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8002c1e:	bf00      	nop
 8002c20:	51eb851f 	.word	0x51eb851f

08002c24 <__errno>:
 8002c24:	4b01      	ldr	r3, [pc, #4]	; (8002c2c <__errno+0x8>)
 8002c26:	6818      	ldr	r0, [r3, #0]
 8002c28:	4770      	bx	lr
 8002c2a:	bf00      	nop
 8002c2c:	2000000c 	.word	0x2000000c

08002c30 <__libc_init_array>:
 8002c30:	b570      	push	{r4, r5, r6, lr}
 8002c32:	4d0d      	ldr	r5, [pc, #52]	; (8002c68 <__libc_init_array+0x38>)
 8002c34:	4c0d      	ldr	r4, [pc, #52]	; (8002c6c <__libc_init_array+0x3c>)
 8002c36:	1b64      	subs	r4, r4, r5
 8002c38:	10a4      	asrs	r4, r4, #2
 8002c3a:	2600      	movs	r6, #0
 8002c3c:	42a6      	cmp	r6, r4
 8002c3e:	d109      	bne.n	8002c54 <__libc_init_array+0x24>
 8002c40:	4d0b      	ldr	r5, [pc, #44]	; (8002c70 <__libc_init_array+0x40>)
 8002c42:	4c0c      	ldr	r4, [pc, #48]	; (8002c74 <__libc_init_array+0x44>)
 8002c44:	f002 ff04 	bl	8005a50 <_init>
 8002c48:	1b64      	subs	r4, r4, r5
 8002c4a:	10a4      	asrs	r4, r4, #2
 8002c4c:	2600      	movs	r6, #0
 8002c4e:	42a6      	cmp	r6, r4
 8002c50:	d105      	bne.n	8002c5e <__libc_init_array+0x2e>
 8002c52:	bd70      	pop	{r4, r5, r6, pc}
 8002c54:	f855 3b04 	ldr.w	r3, [r5], #4
 8002c58:	4798      	blx	r3
 8002c5a:	3601      	adds	r6, #1
 8002c5c:	e7ee      	b.n	8002c3c <__libc_init_array+0xc>
 8002c5e:	f855 3b04 	ldr.w	r3, [r5], #4
 8002c62:	4798      	blx	r3
 8002c64:	3601      	adds	r6, #1
 8002c66:	e7f2      	b.n	8002c4e <__libc_init_array+0x1e>
 8002c68:	08005e7c 	.word	0x08005e7c
 8002c6c:	08005e7c 	.word	0x08005e7c
 8002c70:	08005e7c 	.word	0x08005e7c
 8002c74:	08005e80 	.word	0x08005e80

08002c78 <memset>:
 8002c78:	4402      	add	r2, r0
 8002c7a:	4603      	mov	r3, r0
 8002c7c:	4293      	cmp	r3, r2
 8002c7e:	d100      	bne.n	8002c82 <memset+0xa>
 8002c80:	4770      	bx	lr
 8002c82:	f803 1b01 	strb.w	r1, [r3], #1
 8002c86:	e7f9      	b.n	8002c7c <memset+0x4>

08002c88 <__cvt>:
 8002c88:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8002c8c:	ec55 4b10 	vmov	r4, r5, d0
 8002c90:	2d00      	cmp	r5, #0
 8002c92:	460e      	mov	r6, r1
 8002c94:	4619      	mov	r1, r3
 8002c96:	462b      	mov	r3, r5
 8002c98:	bfbb      	ittet	lt
 8002c9a:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 8002c9e:	461d      	movlt	r5, r3
 8002ca0:	2300      	movge	r3, #0
 8002ca2:	232d      	movlt	r3, #45	; 0x2d
 8002ca4:	700b      	strb	r3, [r1, #0]
 8002ca6:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8002ca8:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 8002cac:	4691      	mov	r9, r2
 8002cae:	f023 0820 	bic.w	r8, r3, #32
 8002cb2:	bfbc      	itt	lt
 8002cb4:	4622      	movlt	r2, r4
 8002cb6:	4614      	movlt	r4, r2
 8002cb8:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8002cbc:	d005      	beq.n	8002cca <__cvt+0x42>
 8002cbe:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 8002cc2:	d100      	bne.n	8002cc6 <__cvt+0x3e>
 8002cc4:	3601      	adds	r6, #1
 8002cc6:	2102      	movs	r1, #2
 8002cc8:	e000      	b.n	8002ccc <__cvt+0x44>
 8002cca:	2103      	movs	r1, #3
 8002ccc:	ab03      	add	r3, sp, #12
 8002cce:	9301      	str	r3, [sp, #4]
 8002cd0:	ab02      	add	r3, sp, #8
 8002cd2:	9300      	str	r3, [sp, #0]
 8002cd4:	ec45 4b10 	vmov	d0, r4, r5
 8002cd8:	4653      	mov	r3, sl
 8002cda:	4632      	mov	r2, r6
 8002cdc:	f000 fcec 	bl	80036b8 <_dtoa_r>
 8002ce0:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 8002ce4:	4607      	mov	r7, r0
 8002ce6:	d102      	bne.n	8002cee <__cvt+0x66>
 8002ce8:	f019 0f01 	tst.w	r9, #1
 8002cec:	d022      	beq.n	8002d34 <__cvt+0xac>
 8002cee:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8002cf2:	eb07 0906 	add.w	r9, r7, r6
 8002cf6:	d110      	bne.n	8002d1a <__cvt+0x92>
 8002cf8:	783b      	ldrb	r3, [r7, #0]
 8002cfa:	2b30      	cmp	r3, #48	; 0x30
 8002cfc:	d10a      	bne.n	8002d14 <__cvt+0x8c>
 8002cfe:	2200      	movs	r2, #0
 8002d00:	2300      	movs	r3, #0
 8002d02:	4620      	mov	r0, r4
 8002d04:	4629      	mov	r1, r5
 8002d06:	f7fd fee7 	bl	8000ad8 <__aeabi_dcmpeq>
 8002d0a:	b918      	cbnz	r0, 8002d14 <__cvt+0x8c>
 8002d0c:	f1c6 0601 	rsb	r6, r6, #1
 8002d10:	f8ca 6000 	str.w	r6, [sl]
 8002d14:	f8da 3000 	ldr.w	r3, [sl]
 8002d18:	4499      	add	r9, r3
 8002d1a:	2200      	movs	r2, #0
 8002d1c:	2300      	movs	r3, #0
 8002d1e:	4620      	mov	r0, r4
 8002d20:	4629      	mov	r1, r5
 8002d22:	f7fd fed9 	bl	8000ad8 <__aeabi_dcmpeq>
 8002d26:	b108      	cbz	r0, 8002d2c <__cvt+0xa4>
 8002d28:	f8cd 900c 	str.w	r9, [sp, #12]
 8002d2c:	2230      	movs	r2, #48	; 0x30
 8002d2e:	9b03      	ldr	r3, [sp, #12]
 8002d30:	454b      	cmp	r3, r9
 8002d32:	d307      	bcc.n	8002d44 <__cvt+0xbc>
 8002d34:	9b03      	ldr	r3, [sp, #12]
 8002d36:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8002d38:	1bdb      	subs	r3, r3, r7
 8002d3a:	4638      	mov	r0, r7
 8002d3c:	6013      	str	r3, [r2, #0]
 8002d3e:	b004      	add	sp, #16
 8002d40:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8002d44:	1c59      	adds	r1, r3, #1
 8002d46:	9103      	str	r1, [sp, #12]
 8002d48:	701a      	strb	r2, [r3, #0]
 8002d4a:	e7f0      	b.n	8002d2e <__cvt+0xa6>

08002d4c <__exponent>:
 8002d4c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8002d4e:	4603      	mov	r3, r0
 8002d50:	2900      	cmp	r1, #0
 8002d52:	bfb8      	it	lt
 8002d54:	4249      	neglt	r1, r1
 8002d56:	f803 2b02 	strb.w	r2, [r3], #2
 8002d5a:	bfb4      	ite	lt
 8002d5c:	222d      	movlt	r2, #45	; 0x2d
 8002d5e:	222b      	movge	r2, #43	; 0x2b
 8002d60:	2909      	cmp	r1, #9
 8002d62:	7042      	strb	r2, [r0, #1]
 8002d64:	dd2a      	ble.n	8002dbc <__exponent+0x70>
 8002d66:	f10d 0407 	add.w	r4, sp, #7
 8002d6a:	46a4      	mov	ip, r4
 8002d6c:	270a      	movs	r7, #10
 8002d6e:	46a6      	mov	lr, r4
 8002d70:	460a      	mov	r2, r1
 8002d72:	fb91 f6f7 	sdiv	r6, r1, r7
 8002d76:	fb07 1516 	mls	r5, r7, r6, r1
 8002d7a:	3530      	adds	r5, #48	; 0x30
 8002d7c:	2a63      	cmp	r2, #99	; 0x63
 8002d7e:	f104 34ff 	add.w	r4, r4, #4294967295
 8002d82:	f80e 5c01 	strb.w	r5, [lr, #-1]
 8002d86:	4631      	mov	r1, r6
 8002d88:	dcf1      	bgt.n	8002d6e <__exponent+0x22>
 8002d8a:	3130      	adds	r1, #48	; 0x30
 8002d8c:	f1ae 0502 	sub.w	r5, lr, #2
 8002d90:	f804 1c01 	strb.w	r1, [r4, #-1]
 8002d94:	1c44      	adds	r4, r0, #1
 8002d96:	4629      	mov	r1, r5
 8002d98:	4561      	cmp	r1, ip
 8002d9a:	d30a      	bcc.n	8002db2 <__exponent+0x66>
 8002d9c:	f10d 0209 	add.w	r2, sp, #9
 8002da0:	eba2 020e 	sub.w	r2, r2, lr
 8002da4:	4565      	cmp	r5, ip
 8002da6:	bf88      	it	hi
 8002da8:	2200      	movhi	r2, #0
 8002daa:	4413      	add	r3, r2
 8002dac:	1a18      	subs	r0, r3, r0
 8002dae:	b003      	add	sp, #12
 8002db0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002db2:	f811 2b01 	ldrb.w	r2, [r1], #1
 8002db6:	f804 2f01 	strb.w	r2, [r4, #1]!
 8002dba:	e7ed      	b.n	8002d98 <__exponent+0x4c>
 8002dbc:	2330      	movs	r3, #48	; 0x30
 8002dbe:	3130      	adds	r1, #48	; 0x30
 8002dc0:	7083      	strb	r3, [r0, #2]
 8002dc2:	70c1      	strb	r1, [r0, #3]
 8002dc4:	1d03      	adds	r3, r0, #4
 8002dc6:	e7f1      	b.n	8002dac <__exponent+0x60>

08002dc8 <_printf_float>:
 8002dc8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8002dcc:	ed2d 8b02 	vpush	{d8}
 8002dd0:	b08d      	sub	sp, #52	; 0x34
 8002dd2:	460c      	mov	r4, r1
 8002dd4:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 8002dd8:	4616      	mov	r6, r2
 8002dda:	461f      	mov	r7, r3
 8002ddc:	4605      	mov	r5, r0
 8002dde:	f001 fa59 	bl	8004294 <_localeconv_r>
 8002de2:	f8d0 a000 	ldr.w	sl, [r0]
 8002de6:	4650      	mov	r0, sl
 8002de8:	f7fd f9fa 	bl	80001e0 <strlen>
 8002dec:	2300      	movs	r3, #0
 8002dee:	930a      	str	r3, [sp, #40]	; 0x28
 8002df0:	6823      	ldr	r3, [r4, #0]
 8002df2:	9305      	str	r3, [sp, #20]
 8002df4:	f8d8 3000 	ldr.w	r3, [r8]
 8002df8:	f894 b018 	ldrb.w	fp, [r4, #24]
 8002dfc:	3307      	adds	r3, #7
 8002dfe:	f023 0307 	bic.w	r3, r3, #7
 8002e02:	f103 0208 	add.w	r2, r3, #8
 8002e06:	f8c8 2000 	str.w	r2, [r8]
 8002e0a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002e0e:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 8002e12:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 8002e16:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8002e1a:	9307      	str	r3, [sp, #28]
 8002e1c:	f8cd 8018 	str.w	r8, [sp, #24]
 8002e20:	ee08 0a10 	vmov	s16, r0
 8002e24:	4b9f      	ldr	r3, [pc, #636]	; (80030a4 <_printf_float+0x2dc>)
 8002e26:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8002e2a:	f04f 32ff 	mov.w	r2, #4294967295
 8002e2e:	f7fd fe85 	bl	8000b3c <__aeabi_dcmpun>
 8002e32:	bb88      	cbnz	r0, 8002e98 <_printf_float+0xd0>
 8002e34:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8002e38:	4b9a      	ldr	r3, [pc, #616]	; (80030a4 <_printf_float+0x2dc>)
 8002e3a:	f04f 32ff 	mov.w	r2, #4294967295
 8002e3e:	f7fd fe5f 	bl	8000b00 <__aeabi_dcmple>
 8002e42:	bb48      	cbnz	r0, 8002e98 <_printf_float+0xd0>
 8002e44:	2200      	movs	r2, #0
 8002e46:	2300      	movs	r3, #0
 8002e48:	4640      	mov	r0, r8
 8002e4a:	4649      	mov	r1, r9
 8002e4c:	f7fd fe4e 	bl	8000aec <__aeabi_dcmplt>
 8002e50:	b110      	cbz	r0, 8002e58 <_printf_float+0x90>
 8002e52:	232d      	movs	r3, #45	; 0x2d
 8002e54:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8002e58:	4b93      	ldr	r3, [pc, #588]	; (80030a8 <_printf_float+0x2e0>)
 8002e5a:	4894      	ldr	r0, [pc, #592]	; (80030ac <_printf_float+0x2e4>)
 8002e5c:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 8002e60:	bf94      	ite	ls
 8002e62:	4698      	movls	r8, r3
 8002e64:	4680      	movhi	r8, r0
 8002e66:	2303      	movs	r3, #3
 8002e68:	6123      	str	r3, [r4, #16]
 8002e6a:	9b05      	ldr	r3, [sp, #20]
 8002e6c:	f023 0204 	bic.w	r2, r3, #4
 8002e70:	6022      	str	r2, [r4, #0]
 8002e72:	f04f 0900 	mov.w	r9, #0
 8002e76:	9700      	str	r7, [sp, #0]
 8002e78:	4633      	mov	r3, r6
 8002e7a:	aa0b      	add	r2, sp, #44	; 0x2c
 8002e7c:	4621      	mov	r1, r4
 8002e7e:	4628      	mov	r0, r5
 8002e80:	f000 f9d8 	bl	8003234 <_printf_common>
 8002e84:	3001      	adds	r0, #1
 8002e86:	f040 8090 	bne.w	8002faa <_printf_float+0x1e2>
 8002e8a:	f04f 30ff 	mov.w	r0, #4294967295
 8002e8e:	b00d      	add	sp, #52	; 0x34
 8002e90:	ecbd 8b02 	vpop	{d8}
 8002e94:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8002e98:	4642      	mov	r2, r8
 8002e9a:	464b      	mov	r3, r9
 8002e9c:	4640      	mov	r0, r8
 8002e9e:	4649      	mov	r1, r9
 8002ea0:	f7fd fe4c 	bl	8000b3c <__aeabi_dcmpun>
 8002ea4:	b140      	cbz	r0, 8002eb8 <_printf_float+0xf0>
 8002ea6:	464b      	mov	r3, r9
 8002ea8:	2b00      	cmp	r3, #0
 8002eaa:	bfbc      	itt	lt
 8002eac:	232d      	movlt	r3, #45	; 0x2d
 8002eae:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 8002eb2:	487f      	ldr	r0, [pc, #508]	; (80030b0 <_printf_float+0x2e8>)
 8002eb4:	4b7f      	ldr	r3, [pc, #508]	; (80030b4 <_printf_float+0x2ec>)
 8002eb6:	e7d1      	b.n	8002e5c <_printf_float+0x94>
 8002eb8:	6863      	ldr	r3, [r4, #4]
 8002eba:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 8002ebe:	9206      	str	r2, [sp, #24]
 8002ec0:	1c5a      	adds	r2, r3, #1
 8002ec2:	d13f      	bne.n	8002f44 <_printf_float+0x17c>
 8002ec4:	2306      	movs	r3, #6
 8002ec6:	6063      	str	r3, [r4, #4]
 8002ec8:	9b05      	ldr	r3, [sp, #20]
 8002eca:	6861      	ldr	r1, [r4, #4]
 8002ecc:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 8002ed0:	2300      	movs	r3, #0
 8002ed2:	9303      	str	r3, [sp, #12]
 8002ed4:	ab0a      	add	r3, sp, #40	; 0x28
 8002ed6:	e9cd b301 	strd	fp, r3, [sp, #4]
 8002eda:	ab09      	add	r3, sp, #36	; 0x24
 8002edc:	ec49 8b10 	vmov	d0, r8, r9
 8002ee0:	9300      	str	r3, [sp, #0]
 8002ee2:	6022      	str	r2, [r4, #0]
 8002ee4:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 8002ee8:	4628      	mov	r0, r5
 8002eea:	f7ff fecd 	bl	8002c88 <__cvt>
 8002eee:	9b06      	ldr	r3, [sp, #24]
 8002ef0:	9909      	ldr	r1, [sp, #36]	; 0x24
 8002ef2:	2b47      	cmp	r3, #71	; 0x47
 8002ef4:	4680      	mov	r8, r0
 8002ef6:	d108      	bne.n	8002f0a <_printf_float+0x142>
 8002ef8:	1cc8      	adds	r0, r1, #3
 8002efa:	db02      	blt.n	8002f02 <_printf_float+0x13a>
 8002efc:	6863      	ldr	r3, [r4, #4]
 8002efe:	4299      	cmp	r1, r3
 8002f00:	dd41      	ble.n	8002f86 <_printf_float+0x1be>
 8002f02:	f1ab 0b02 	sub.w	fp, fp, #2
 8002f06:	fa5f fb8b 	uxtb.w	fp, fp
 8002f0a:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8002f0e:	d820      	bhi.n	8002f52 <_printf_float+0x18a>
 8002f10:	3901      	subs	r1, #1
 8002f12:	465a      	mov	r2, fp
 8002f14:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8002f18:	9109      	str	r1, [sp, #36]	; 0x24
 8002f1a:	f7ff ff17 	bl	8002d4c <__exponent>
 8002f1e:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8002f20:	1813      	adds	r3, r2, r0
 8002f22:	2a01      	cmp	r2, #1
 8002f24:	4681      	mov	r9, r0
 8002f26:	6123      	str	r3, [r4, #16]
 8002f28:	dc02      	bgt.n	8002f30 <_printf_float+0x168>
 8002f2a:	6822      	ldr	r2, [r4, #0]
 8002f2c:	07d2      	lsls	r2, r2, #31
 8002f2e:	d501      	bpl.n	8002f34 <_printf_float+0x16c>
 8002f30:	3301      	adds	r3, #1
 8002f32:	6123      	str	r3, [r4, #16]
 8002f34:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 8002f38:	2b00      	cmp	r3, #0
 8002f3a:	d09c      	beq.n	8002e76 <_printf_float+0xae>
 8002f3c:	232d      	movs	r3, #45	; 0x2d
 8002f3e:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8002f42:	e798      	b.n	8002e76 <_printf_float+0xae>
 8002f44:	9a06      	ldr	r2, [sp, #24]
 8002f46:	2a47      	cmp	r2, #71	; 0x47
 8002f48:	d1be      	bne.n	8002ec8 <_printf_float+0x100>
 8002f4a:	2b00      	cmp	r3, #0
 8002f4c:	d1bc      	bne.n	8002ec8 <_printf_float+0x100>
 8002f4e:	2301      	movs	r3, #1
 8002f50:	e7b9      	b.n	8002ec6 <_printf_float+0xfe>
 8002f52:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 8002f56:	d118      	bne.n	8002f8a <_printf_float+0x1c2>
 8002f58:	2900      	cmp	r1, #0
 8002f5a:	6863      	ldr	r3, [r4, #4]
 8002f5c:	dd0b      	ble.n	8002f76 <_printf_float+0x1ae>
 8002f5e:	6121      	str	r1, [r4, #16]
 8002f60:	b913      	cbnz	r3, 8002f68 <_printf_float+0x1a0>
 8002f62:	6822      	ldr	r2, [r4, #0]
 8002f64:	07d0      	lsls	r0, r2, #31
 8002f66:	d502      	bpl.n	8002f6e <_printf_float+0x1a6>
 8002f68:	3301      	adds	r3, #1
 8002f6a:	440b      	add	r3, r1
 8002f6c:	6123      	str	r3, [r4, #16]
 8002f6e:	65a1      	str	r1, [r4, #88]	; 0x58
 8002f70:	f04f 0900 	mov.w	r9, #0
 8002f74:	e7de      	b.n	8002f34 <_printf_float+0x16c>
 8002f76:	b913      	cbnz	r3, 8002f7e <_printf_float+0x1b6>
 8002f78:	6822      	ldr	r2, [r4, #0]
 8002f7a:	07d2      	lsls	r2, r2, #31
 8002f7c:	d501      	bpl.n	8002f82 <_printf_float+0x1ba>
 8002f7e:	3302      	adds	r3, #2
 8002f80:	e7f4      	b.n	8002f6c <_printf_float+0x1a4>
 8002f82:	2301      	movs	r3, #1
 8002f84:	e7f2      	b.n	8002f6c <_printf_float+0x1a4>
 8002f86:	f04f 0b67 	mov.w	fp, #103	; 0x67
 8002f8a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8002f8c:	4299      	cmp	r1, r3
 8002f8e:	db05      	blt.n	8002f9c <_printf_float+0x1d4>
 8002f90:	6823      	ldr	r3, [r4, #0]
 8002f92:	6121      	str	r1, [r4, #16]
 8002f94:	07d8      	lsls	r0, r3, #31
 8002f96:	d5ea      	bpl.n	8002f6e <_printf_float+0x1a6>
 8002f98:	1c4b      	adds	r3, r1, #1
 8002f9a:	e7e7      	b.n	8002f6c <_printf_float+0x1a4>
 8002f9c:	2900      	cmp	r1, #0
 8002f9e:	bfd4      	ite	le
 8002fa0:	f1c1 0202 	rsble	r2, r1, #2
 8002fa4:	2201      	movgt	r2, #1
 8002fa6:	4413      	add	r3, r2
 8002fa8:	e7e0      	b.n	8002f6c <_printf_float+0x1a4>
 8002faa:	6823      	ldr	r3, [r4, #0]
 8002fac:	055a      	lsls	r2, r3, #21
 8002fae:	d407      	bmi.n	8002fc0 <_printf_float+0x1f8>
 8002fb0:	6923      	ldr	r3, [r4, #16]
 8002fb2:	4642      	mov	r2, r8
 8002fb4:	4631      	mov	r1, r6
 8002fb6:	4628      	mov	r0, r5
 8002fb8:	47b8      	blx	r7
 8002fba:	3001      	adds	r0, #1
 8002fbc:	d12c      	bne.n	8003018 <_printf_float+0x250>
 8002fbe:	e764      	b.n	8002e8a <_printf_float+0xc2>
 8002fc0:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8002fc4:	f240 80e0 	bls.w	8003188 <_printf_float+0x3c0>
 8002fc8:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8002fcc:	2200      	movs	r2, #0
 8002fce:	2300      	movs	r3, #0
 8002fd0:	f7fd fd82 	bl	8000ad8 <__aeabi_dcmpeq>
 8002fd4:	2800      	cmp	r0, #0
 8002fd6:	d034      	beq.n	8003042 <_printf_float+0x27a>
 8002fd8:	4a37      	ldr	r2, [pc, #220]	; (80030b8 <_printf_float+0x2f0>)
 8002fda:	2301      	movs	r3, #1
 8002fdc:	4631      	mov	r1, r6
 8002fde:	4628      	mov	r0, r5
 8002fe0:	47b8      	blx	r7
 8002fe2:	3001      	adds	r0, #1
 8002fe4:	f43f af51 	beq.w	8002e8a <_printf_float+0xc2>
 8002fe8:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8002fec:	429a      	cmp	r2, r3
 8002fee:	db02      	blt.n	8002ff6 <_printf_float+0x22e>
 8002ff0:	6823      	ldr	r3, [r4, #0]
 8002ff2:	07d8      	lsls	r0, r3, #31
 8002ff4:	d510      	bpl.n	8003018 <_printf_float+0x250>
 8002ff6:	ee18 3a10 	vmov	r3, s16
 8002ffa:	4652      	mov	r2, sl
 8002ffc:	4631      	mov	r1, r6
 8002ffe:	4628      	mov	r0, r5
 8003000:	47b8      	blx	r7
 8003002:	3001      	adds	r0, #1
 8003004:	f43f af41 	beq.w	8002e8a <_printf_float+0xc2>
 8003008:	f04f 0800 	mov.w	r8, #0
 800300c:	f104 091a 	add.w	r9, r4, #26
 8003010:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8003012:	3b01      	subs	r3, #1
 8003014:	4543      	cmp	r3, r8
 8003016:	dc09      	bgt.n	800302c <_printf_float+0x264>
 8003018:	6823      	ldr	r3, [r4, #0]
 800301a:	079b      	lsls	r3, r3, #30
 800301c:	f100 8105 	bmi.w	800322a <_printf_float+0x462>
 8003020:	68e0      	ldr	r0, [r4, #12]
 8003022:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8003024:	4298      	cmp	r0, r3
 8003026:	bfb8      	it	lt
 8003028:	4618      	movlt	r0, r3
 800302a:	e730      	b.n	8002e8e <_printf_float+0xc6>
 800302c:	2301      	movs	r3, #1
 800302e:	464a      	mov	r2, r9
 8003030:	4631      	mov	r1, r6
 8003032:	4628      	mov	r0, r5
 8003034:	47b8      	blx	r7
 8003036:	3001      	adds	r0, #1
 8003038:	f43f af27 	beq.w	8002e8a <_printf_float+0xc2>
 800303c:	f108 0801 	add.w	r8, r8, #1
 8003040:	e7e6      	b.n	8003010 <_printf_float+0x248>
 8003042:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8003044:	2b00      	cmp	r3, #0
 8003046:	dc39      	bgt.n	80030bc <_printf_float+0x2f4>
 8003048:	4a1b      	ldr	r2, [pc, #108]	; (80030b8 <_printf_float+0x2f0>)
 800304a:	2301      	movs	r3, #1
 800304c:	4631      	mov	r1, r6
 800304e:	4628      	mov	r0, r5
 8003050:	47b8      	blx	r7
 8003052:	3001      	adds	r0, #1
 8003054:	f43f af19 	beq.w	8002e8a <_printf_float+0xc2>
 8003058:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800305c:	4313      	orrs	r3, r2
 800305e:	d102      	bne.n	8003066 <_printf_float+0x29e>
 8003060:	6823      	ldr	r3, [r4, #0]
 8003062:	07d9      	lsls	r1, r3, #31
 8003064:	d5d8      	bpl.n	8003018 <_printf_float+0x250>
 8003066:	ee18 3a10 	vmov	r3, s16
 800306a:	4652      	mov	r2, sl
 800306c:	4631      	mov	r1, r6
 800306e:	4628      	mov	r0, r5
 8003070:	47b8      	blx	r7
 8003072:	3001      	adds	r0, #1
 8003074:	f43f af09 	beq.w	8002e8a <_printf_float+0xc2>
 8003078:	f04f 0900 	mov.w	r9, #0
 800307c:	f104 0a1a 	add.w	sl, r4, #26
 8003080:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8003082:	425b      	negs	r3, r3
 8003084:	454b      	cmp	r3, r9
 8003086:	dc01      	bgt.n	800308c <_printf_float+0x2c4>
 8003088:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800308a:	e792      	b.n	8002fb2 <_printf_float+0x1ea>
 800308c:	2301      	movs	r3, #1
 800308e:	4652      	mov	r2, sl
 8003090:	4631      	mov	r1, r6
 8003092:	4628      	mov	r0, r5
 8003094:	47b8      	blx	r7
 8003096:	3001      	adds	r0, #1
 8003098:	f43f aef7 	beq.w	8002e8a <_printf_float+0xc2>
 800309c:	f109 0901 	add.w	r9, r9, #1
 80030a0:	e7ee      	b.n	8003080 <_printf_float+0x2b8>
 80030a2:	bf00      	nop
 80030a4:	7fefffff 	.word	0x7fefffff
 80030a8:	08005a9c 	.word	0x08005a9c
 80030ac:	08005aa0 	.word	0x08005aa0
 80030b0:	08005aa8 	.word	0x08005aa8
 80030b4:	08005aa4 	.word	0x08005aa4
 80030b8:	08005aac 	.word	0x08005aac
 80030bc:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80030be:	6da3      	ldr	r3, [r4, #88]	; 0x58
 80030c0:	429a      	cmp	r2, r3
 80030c2:	bfa8      	it	ge
 80030c4:	461a      	movge	r2, r3
 80030c6:	2a00      	cmp	r2, #0
 80030c8:	4691      	mov	r9, r2
 80030ca:	dc37      	bgt.n	800313c <_printf_float+0x374>
 80030cc:	f04f 0b00 	mov.w	fp, #0
 80030d0:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80030d4:	f104 021a 	add.w	r2, r4, #26
 80030d8:	6da3      	ldr	r3, [r4, #88]	; 0x58
 80030da:	9305      	str	r3, [sp, #20]
 80030dc:	eba3 0309 	sub.w	r3, r3, r9
 80030e0:	455b      	cmp	r3, fp
 80030e2:	dc33      	bgt.n	800314c <_printf_float+0x384>
 80030e4:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80030e8:	429a      	cmp	r2, r3
 80030ea:	db3b      	blt.n	8003164 <_printf_float+0x39c>
 80030ec:	6823      	ldr	r3, [r4, #0]
 80030ee:	07da      	lsls	r2, r3, #31
 80030f0:	d438      	bmi.n	8003164 <_printf_float+0x39c>
 80030f2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80030f4:	9a05      	ldr	r2, [sp, #20]
 80030f6:	9909      	ldr	r1, [sp, #36]	; 0x24
 80030f8:	1a9a      	subs	r2, r3, r2
 80030fa:	eba3 0901 	sub.w	r9, r3, r1
 80030fe:	4591      	cmp	r9, r2
 8003100:	bfa8      	it	ge
 8003102:	4691      	movge	r9, r2
 8003104:	f1b9 0f00 	cmp.w	r9, #0
 8003108:	dc35      	bgt.n	8003176 <_printf_float+0x3ae>
 800310a:	f04f 0800 	mov.w	r8, #0
 800310e:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8003112:	f104 0a1a 	add.w	sl, r4, #26
 8003116:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800311a:	1a9b      	subs	r3, r3, r2
 800311c:	eba3 0309 	sub.w	r3, r3, r9
 8003120:	4543      	cmp	r3, r8
 8003122:	f77f af79 	ble.w	8003018 <_printf_float+0x250>
 8003126:	2301      	movs	r3, #1
 8003128:	4652      	mov	r2, sl
 800312a:	4631      	mov	r1, r6
 800312c:	4628      	mov	r0, r5
 800312e:	47b8      	blx	r7
 8003130:	3001      	adds	r0, #1
 8003132:	f43f aeaa 	beq.w	8002e8a <_printf_float+0xc2>
 8003136:	f108 0801 	add.w	r8, r8, #1
 800313a:	e7ec      	b.n	8003116 <_printf_float+0x34e>
 800313c:	4613      	mov	r3, r2
 800313e:	4631      	mov	r1, r6
 8003140:	4642      	mov	r2, r8
 8003142:	4628      	mov	r0, r5
 8003144:	47b8      	blx	r7
 8003146:	3001      	adds	r0, #1
 8003148:	d1c0      	bne.n	80030cc <_printf_float+0x304>
 800314a:	e69e      	b.n	8002e8a <_printf_float+0xc2>
 800314c:	2301      	movs	r3, #1
 800314e:	4631      	mov	r1, r6
 8003150:	4628      	mov	r0, r5
 8003152:	9205      	str	r2, [sp, #20]
 8003154:	47b8      	blx	r7
 8003156:	3001      	adds	r0, #1
 8003158:	f43f ae97 	beq.w	8002e8a <_printf_float+0xc2>
 800315c:	9a05      	ldr	r2, [sp, #20]
 800315e:	f10b 0b01 	add.w	fp, fp, #1
 8003162:	e7b9      	b.n	80030d8 <_printf_float+0x310>
 8003164:	ee18 3a10 	vmov	r3, s16
 8003168:	4652      	mov	r2, sl
 800316a:	4631      	mov	r1, r6
 800316c:	4628      	mov	r0, r5
 800316e:	47b8      	blx	r7
 8003170:	3001      	adds	r0, #1
 8003172:	d1be      	bne.n	80030f2 <_printf_float+0x32a>
 8003174:	e689      	b.n	8002e8a <_printf_float+0xc2>
 8003176:	9a05      	ldr	r2, [sp, #20]
 8003178:	464b      	mov	r3, r9
 800317a:	4442      	add	r2, r8
 800317c:	4631      	mov	r1, r6
 800317e:	4628      	mov	r0, r5
 8003180:	47b8      	blx	r7
 8003182:	3001      	adds	r0, #1
 8003184:	d1c1      	bne.n	800310a <_printf_float+0x342>
 8003186:	e680      	b.n	8002e8a <_printf_float+0xc2>
 8003188:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800318a:	2a01      	cmp	r2, #1
 800318c:	dc01      	bgt.n	8003192 <_printf_float+0x3ca>
 800318e:	07db      	lsls	r3, r3, #31
 8003190:	d538      	bpl.n	8003204 <_printf_float+0x43c>
 8003192:	2301      	movs	r3, #1
 8003194:	4642      	mov	r2, r8
 8003196:	4631      	mov	r1, r6
 8003198:	4628      	mov	r0, r5
 800319a:	47b8      	blx	r7
 800319c:	3001      	adds	r0, #1
 800319e:	f43f ae74 	beq.w	8002e8a <_printf_float+0xc2>
 80031a2:	ee18 3a10 	vmov	r3, s16
 80031a6:	4652      	mov	r2, sl
 80031a8:	4631      	mov	r1, r6
 80031aa:	4628      	mov	r0, r5
 80031ac:	47b8      	blx	r7
 80031ae:	3001      	adds	r0, #1
 80031b0:	f43f ae6b 	beq.w	8002e8a <_printf_float+0xc2>
 80031b4:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 80031b8:	2200      	movs	r2, #0
 80031ba:	2300      	movs	r3, #0
 80031bc:	f7fd fc8c 	bl	8000ad8 <__aeabi_dcmpeq>
 80031c0:	b9d8      	cbnz	r0, 80031fa <_printf_float+0x432>
 80031c2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80031c4:	f108 0201 	add.w	r2, r8, #1
 80031c8:	3b01      	subs	r3, #1
 80031ca:	4631      	mov	r1, r6
 80031cc:	4628      	mov	r0, r5
 80031ce:	47b8      	blx	r7
 80031d0:	3001      	adds	r0, #1
 80031d2:	d10e      	bne.n	80031f2 <_printf_float+0x42a>
 80031d4:	e659      	b.n	8002e8a <_printf_float+0xc2>
 80031d6:	2301      	movs	r3, #1
 80031d8:	4652      	mov	r2, sl
 80031da:	4631      	mov	r1, r6
 80031dc:	4628      	mov	r0, r5
 80031de:	47b8      	blx	r7
 80031e0:	3001      	adds	r0, #1
 80031e2:	f43f ae52 	beq.w	8002e8a <_printf_float+0xc2>
 80031e6:	f108 0801 	add.w	r8, r8, #1
 80031ea:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80031ec:	3b01      	subs	r3, #1
 80031ee:	4543      	cmp	r3, r8
 80031f0:	dcf1      	bgt.n	80031d6 <_printf_float+0x40e>
 80031f2:	464b      	mov	r3, r9
 80031f4:	f104 0250 	add.w	r2, r4, #80	; 0x50
 80031f8:	e6dc      	b.n	8002fb4 <_printf_float+0x1ec>
 80031fa:	f04f 0800 	mov.w	r8, #0
 80031fe:	f104 0a1a 	add.w	sl, r4, #26
 8003202:	e7f2      	b.n	80031ea <_printf_float+0x422>
 8003204:	2301      	movs	r3, #1
 8003206:	4642      	mov	r2, r8
 8003208:	e7df      	b.n	80031ca <_printf_float+0x402>
 800320a:	2301      	movs	r3, #1
 800320c:	464a      	mov	r2, r9
 800320e:	4631      	mov	r1, r6
 8003210:	4628      	mov	r0, r5
 8003212:	47b8      	blx	r7
 8003214:	3001      	adds	r0, #1
 8003216:	f43f ae38 	beq.w	8002e8a <_printf_float+0xc2>
 800321a:	f108 0801 	add.w	r8, r8, #1
 800321e:	68e3      	ldr	r3, [r4, #12]
 8003220:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8003222:	1a5b      	subs	r3, r3, r1
 8003224:	4543      	cmp	r3, r8
 8003226:	dcf0      	bgt.n	800320a <_printf_float+0x442>
 8003228:	e6fa      	b.n	8003020 <_printf_float+0x258>
 800322a:	f04f 0800 	mov.w	r8, #0
 800322e:	f104 0919 	add.w	r9, r4, #25
 8003232:	e7f4      	b.n	800321e <_printf_float+0x456>

08003234 <_printf_common>:
 8003234:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8003238:	4616      	mov	r6, r2
 800323a:	4699      	mov	r9, r3
 800323c:	688a      	ldr	r2, [r1, #8]
 800323e:	690b      	ldr	r3, [r1, #16]
 8003240:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8003244:	4293      	cmp	r3, r2
 8003246:	bfb8      	it	lt
 8003248:	4613      	movlt	r3, r2
 800324a:	6033      	str	r3, [r6, #0]
 800324c:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8003250:	4607      	mov	r7, r0
 8003252:	460c      	mov	r4, r1
 8003254:	b10a      	cbz	r2, 800325a <_printf_common+0x26>
 8003256:	3301      	adds	r3, #1
 8003258:	6033      	str	r3, [r6, #0]
 800325a:	6823      	ldr	r3, [r4, #0]
 800325c:	0699      	lsls	r1, r3, #26
 800325e:	bf42      	ittt	mi
 8003260:	6833      	ldrmi	r3, [r6, #0]
 8003262:	3302      	addmi	r3, #2
 8003264:	6033      	strmi	r3, [r6, #0]
 8003266:	6825      	ldr	r5, [r4, #0]
 8003268:	f015 0506 	ands.w	r5, r5, #6
 800326c:	d106      	bne.n	800327c <_printf_common+0x48>
 800326e:	f104 0a19 	add.w	sl, r4, #25
 8003272:	68e3      	ldr	r3, [r4, #12]
 8003274:	6832      	ldr	r2, [r6, #0]
 8003276:	1a9b      	subs	r3, r3, r2
 8003278:	42ab      	cmp	r3, r5
 800327a:	dc26      	bgt.n	80032ca <_printf_common+0x96>
 800327c:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8003280:	1e13      	subs	r3, r2, #0
 8003282:	6822      	ldr	r2, [r4, #0]
 8003284:	bf18      	it	ne
 8003286:	2301      	movne	r3, #1
 8003288:	0692      	lsls	r2, r2, #26
 800328a:	d42b      	bmi.n	80032e4 <_printf_common+0xb0>
 800328c:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8003290:	4649      	mov	r1, r9
 8003292:	4638      	mov	r0, r7
 8003294:	47c0      	blx	r8
 8003296:	3001      	adds	r0, #1
 8003298:	d01e      	beq.n	80032d8 <_printf_common+0xa4>
 800329a:	6823      	ldr	r3, [r4, #0]
 800329c:	68e5      	ldr	r5, [r4, #12]
 800329e:	6832      	ldr	r2, [r6, #0]
 80032a0:	f003 0306 	and.w	r3, r3, #6
 80032a4:	2b04      	cmp	r3, #4
 80032a6:	bf08      	it	eq
 80032a8:	1aad      	subeq	r5, r5, r2
 80032aa:	68a3      	ldr	r3, [r4, #8]
 80032ac:	6922      	ldr	r2, [r4, #16]
 80032ae:	bf0c      	ite	eq
 80032b0:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80032b4:	2500      	movne	r5, #0
 80032b6:	4293      	cmp	r3, r2
 80032b8:	bfc4      	itt	gt
 80032ba:	1a9b      	subgt	r3, r3, r2
 80032bc:	18ed      	addgt	r5, r5, r3
 80032be:	2600      	movs	r6, #0
 80032c0:	341a      	adds	r4, #26
 80032c2:	42b5      	cmp	r5, r6
 80032c4:	d11a      	bne.n	80032fc <_printf_common+0xc8>
 80032c6:	2000      	movs	r0, #0
 80032c8:	e008      	b.n	80032dc <_printf_common+0xa8>
 80032ca:	2301      	movs	r3, #1
 80032cc:	4652      	mov	r2, sl
 80032ce:	4649      	mov	r1, r9
 80032d0:	4638      	mov	r0, r7
 80032d2:	47c0      	blx	r8
 80032d4:	3001      	adds	r0, #1
 80032d6:	d103      	bne.n	80032e0 <_printf_common+0xac>
 80032d8:	f04f 30ff 	mov.w	r0, #4294967295
 80032dc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80032e0:	3501      	adds	r5, #1
 80032e2:	e7c6      	b.n	8003272 <_printf_common+0x3e>
 80032e4:	18e1      	adds	r1, r4, r3
 80032e6:	1c5a      	adds	r2, r3, #1
 80032e8:	2030      	movs	r0, #48	; 0x30
 80032ea:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 80032ee:	4422      	add	r2, r4
 80032f0:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 80032f4:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 80032f8:	3302      	adds	r3, #2
 80032fa:	e7c7      	b.n	800328c <_printf_common+0x58>
 80032fc:	2301      	movs	r3, #1
 80032fe:	4622      	mov	r2, r4
 8003300:	4649      	mov	r1, r9
 8003302:	4638      	mov	r0, r7
 8003304:	47c0      	blx	r8
 8003306:	3001      	adds	r0, #1
 8003308:	d0e6      	beq.n	80032d8 <_printf_common+0xa4>
 800330a:	3601      	adds	r6, #1
 800330c:	e7d9      	b.n	80032c2 <_printf_common+0x8e>
	...

08003310 <_printf_i>:
 8003310:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8003314:	7e0f      	ldrb	r7, [r1, #24]
 8003316:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8003318:	2f78      	cmp	r7, #120	; 0x78
 800331a:	4691      	mov	r9, r2
 800331c:	4680      	mov	r8, r0
 800331e:	460c      	mov	r4, r1
 8003320:	469a      	mov	sl, r3
 8003322:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8003326:	d807      	bhi.n	8003338 <_printf_i+0x28>
 8003328:	2f62      	cmp	r7, #98	; 0x62
 800332a:	d80a      	bhi.n	8003342 <_printf_i+0x32>
 800332c:	2f00      	cmp	r7, #0
 800332e:	f000 80d8 	beq.w	80034e2 <_printf_i+0x1d2>
 8003332:	2f58      	cmp	r7, #88	; 0x58
 8003334:	f000 80a3 	beq.w	800347e <_printf_i+0x16e>
 8003338:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800333c:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8003340:	e03a      	b.n	80033b8 <_printf_i+0xa8>
 8003342:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8003346:	2b15      	cmp	r3, #21
 8003348:	d8f6      	bhi.n	8003338 <_printf_i+0x28>
 800334a:	a101      	add	r1, pc, #4	; (adr r1, 8003350 <_printf_i+0x40>)
 800334c:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8003350:	080033a9 	.word	0x080033a9
 8003354:	080033bd 	.word	0x080033bd
 8003358:	08003339 	.word	0x08003339
 800335c:	08003339 	.word	0x08003339
 8003360:	08003339 	.word	0x08003339
 8003364:	08003339 	.word	0x08003339
 8003368:	080033bd 	.word	0x080033bd
 800336c:	08003339 	.word	0x08003339
 8003370:	08003339 	.word	0x08003339
 8003374:	08003339 	.word	0x08003339
 8003378:	08003339 	.word	0x08003339
 800337c:	080034c9 	.word	0x080034c9
 8003380:	080033ed 	.word	0x080033ed
 8003384:	080034ab 	.word	0x080034ab
 8003388:	08003339 	.word	0x08003339
 800338c:	08003339 	.word	0x08003339
 8003390:	080034eb 	.word	0x080034eb
 8003394:	08003339 	.word	0x08003339
 8003398:	080033ed 	.word	0x080033ed
 800339c:	08003339 	.word	0x08003339
 80033a0:	08003339 	.word	0x08003339
 80033a4:	080034b3 	.word	0x080034b3
 80033a8:	682b      	ldr	r3, [r5, #0]
 80033aa:	1d1a      	adds	r2, r3, #4
 80033ac:	681b      	ldr	r3, [r3, #0]
 80033ae:	602a      	str	r2, [r5, #0]
 80033b0:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80033b4:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80033b8:	2301      	movs	r3, #1
 80033ba:	e0a3      	b.n	8003504 <_printf_i+0x1f4>
 80033bc:	6820      	ldr	r0, [r4, #0]
 80033be:	6829      	ldr	r1, [r5, #0]
 80033c0:	0606      	lsls	r6, r0, #24
 80033c2:	f101 0304 	add.w	r3, r1, #4
 80033c6:	d50a      	bpl.n	80033de <_printf_i+0xce>
 80033c8:	680e      	ldr	r6, [r1, #0]
 80033ca:	602b      	str	r3, [r5, #0]
 80033cc:	2e00      	cmp	r6, #0
 80033ce:	da03      	bge.n	80033d8 <_printf_i+0xc8>
 80033d0:	232d      	movs	r3, #45	; 0x2d
 80033d2:	4276      	negs	r6, r6
 80033d4:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80033d8:	485e      	ldr	r0, [pc, #376]	; (8003554 <_printf_i+0x244>)
 80033da:	230a      	movs	r3, #10
 80033dc:	e019      	b.n	8003412 <_printf_i+0x102>
 80033de:	680e      	ldr	r6, [r1, #0]
 80033e0:	602b      	str	r3, [r5, #0]
 80033e2:	f010 0f40 	tst.w	r0, #64	; 0x40
 80033e6:	bf18      	it	ne
 80033e8:	b236      	sxthne	r6, r6
 80033ea:	e7ef      	b.n	80033cc <_printf_i+0xbc>
 80033ec:	682b      	ldr	r3, [r5, #0]
 80033ee:	6820      	ldr	r0, [r4, #0]
 80033f0:	1d19      	adds	r1, r3, #4
 80033f2:	6029      	str	r1, [r5, #0]
 80033f4:	0601      	lsls	r1, r0, #24
 80033f6:	d501      	bpl.n	80033fc <_printf_i+0xec>
 80033f8:	681e      	ldr	r6, [r3, #0]
 80033fa:	e002      	b.n	8003402 <_printf_i+0xf2>
 80033fc:	0646      	lsls	r6, r0, #25
 80033fe:	d5fb      	bpl.n	80033f8 <_printf_i+0xe8>
 8003400:	881e      	ldrh	r6, [r3, #0]
 8003402:	4854      	ldr	r0, [pc, #336]	; (8003554 <_printf_i+0x244>)
 8003404:	2f6f      	cmp	r7, #111	; 0x6f
 8003406:	bf0c      	ite	eq
 8003408:	2308      	moveq	r3, #8
 800340a:	230a      	movne	r3, #10
 800340c:	2100      	movs	r1, #0
 800340e:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8003412:	6865      	ldr	r5, [r4, #4]
 8003414:	60a5      	str	r5, [r4, #8]
 8003416:	2d00      	cmp	r5, #0
 8003418:	bfa2      	ittt	ge
 800341a:	6821      	ldrge	r1, [r4, #0]
 800341c:	f021 0104 	bicge.w	r1, r1, #4
 8003420:	6021      	strge	r1, [r4, #0]
 8003422:	b90e      	cbnz	r6, 8003428 <_printf_i+0x118>
 8003424:	2d00      	cmp	r5, #0
 8003426:	d04d      	beq.n	80034c4 <_printf_i+0x1b4>
 8003428:	4615      	mov	r5, r2
 800342a:	fbb6 f1f3 	udiv	r1, r6, r3
 800342e:	fb03 6711 	mls	r7, r3, r1, r6
 8003432:	5dc7      	ldrb	r7, [r0, r7]
 8003434:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8003438:	4637      	mov	r7, r6
 800343a:	42bb      	cmp	r3, r7
 800343c:	460e      	mov	r6, r1
 800343e:	d9f4      	bls.n	800342a <_printf_i+0x11a>
 8003440:	2b08      	cmp	r3, #8
 8003442:	d10b      	bne.n	800345c <_printf_i+0x14c>
 8003444:	6823      	ldr	r3, [r4, #0]
 8003446:	07de      	lsls	r6, r3, #31
 8003448:	d508      	bpl.n	800345c <_printf_i+0x14c>
 800344a:	6923      	ldr	r3, [r4, #16]
 800344c:	6861      	ldr	r1, [r4, #4]
 800344e:	4299      	cmp	r1, r3
 8003450:	bfde      	ittt	le
 8003452:	2330      	movle	r3, #48	; 0x30
 8003454:	f805 3c01 	strble.w	r3, [r5, #-1]
 8003458:	f105 35ff 	addle.w	r5, r5, #4294967295
 800345c:	1b52      	subs	r2, r2, r5
 800345e:	6122      	str	r2, [r4, #16]
 8003460:	f8cd a000 	str.w	sl, [sp]
 8003464:	464b      	mov	r3, r9
 8003466:	aa03      	add	r2, sp, #12
 8003468:	4621      	mov	r1, r4
 800346a:	4640      	mov	r0, r8
 800346c:	f7ff fee2 	bl	8003234 <_printf_common>
 8003470:	3001      	adds	r0, #1
 8003472:	d14c      	bne.n	800350e <_printf_i+0x1fe>
 8003474:	f04f 30ff 	mov.w	r0, #4294967295
 8003478:	b004      	add	sp, #16
 800347a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800347e:	4835      	ldr	r0, [pc, #212]	; (8003554 <_printf_i+0x244>)
 8003480:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 8003484:	6829      	ldr	r1, [r5, #0]
 8003486:	6823      	ldr	r3, [r4, #0]
 8003488:	f851 6b04 	ldr.w	r6, [r1], #4
 800348c:	6029      	str	r1, [r5, #0]
 800348e:	061d      	lsls	r5, r3, #24
 8003490:	d514      	bpl.n	80034bc <_printf_i+0x1ac>
 8003492:	07df      	lsls	r7, r3, #31
 8003494:	bf44      	itt	mi
 8003496:	f043 0320 	orrmi.w	r3, r3, #32
 800349a:	6023      	strmi	r3, [r4, #0]
 800349c:	b91e      	cbnz	r6, 80034a6 <_printf_i+0x196>
 800349e:	6823      	ldr	r3, [r4, #0]
 80034a0:	f023 0320 	bic.w	r3, r3, #32
 80034a4:	6023      	str	r3, [r4, #0]
 80034a6:	2310      	movs	r3, #16
 80034a8:	e7b0      	b.n	800340c <_printf_i+0xfc>
 80034aa:	6823      	ldr	r3, [r4, #0]
 80034ac:	f043 0320 	orr.w	r3, r3, #32
 80034b0:	6023      	str	r3, [r4, #0]
 80034b2:	2378      	movs	r3, #120	; 0x78
 80034b4:	4828      	ldr	r0, [pc, #160]	; (8003558 <_printf_i+0x248>)
 80034b6:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 80034ba:	e7e3      	b.n	8003484 <_printf_i+0x174>
 80034bc:	0659      	lsls	r1, r3, #25
 80034be:	bf48      	it	mi
 80034c0:	b2b6      	uxthmi	r6, r6
 80034c2:	e7e6      	b.n	8003492 <_printf_i+0x182>
 80034c4:	4615      	mov	r5, r2
 80034c6:	e7bb      	b.n	8003440 <_printf_i+0x130>
 80034c8:	682b      	ldr	r3, [r5, #0]
 80034ca:	6826      	ldr	r6, [r4, #0]
 80034cc:	6961      	ldr	r1, [r4, #20]
 80034ce:	1d18      	adds	r0, r3, #4
 80034d0:	6028      	str	r0, [r5, #0]
 80034d2:	0635      	lsls	r5, r6, #24
 80034d4:	681b      	ldr	r3, [r3, #0]
 80034d6:	d501      	bpl.n	80034dc <_printf_i+0x1cc>
 80034d8:	6019      	str	r1, [r3, #0]
 80034da:	e002      	b.n	80034e2 <_printf_i+0x1d2>
 80034dc:	0670      	lsls	r0, r6, #25
 80034de:	d5fb      	bpl.n	80034d8 <_printf_i+0x1c8>
 80034e0:	8019      	strh	r1, [r3, #0]
 80034e2:	2300      	movs	r3, #0
 80034e4:	6123      	str	r3, [r4, #16]
 80034e6:	4615      	mov	r5, r2
 80034e8:	e7ba      	b.n	8003460 <_printf_i+0x150>
 80034ea:	682b      	ldr	r3, [r5, #0]
 80034ec:	1d1a      	adds	r2, r3, #4
 80034ee:	602a      	str	r2, [r5, #0]
 80034f0:	681d      	ldr	r5, [r3, #0]
 80034f2:	6862      	ldr	r2, [r4, #4]
 80034f4:	2100      	movs	r1, #0
 80034f6:	4628      	mov	r0, r5
 80034f8:	f7fc fe7a 	bl	80001f0 <memchr>
 80034fc:	b108      	cbz	r0, 8003502 <_printf_i+0x1f2>
 80034fe:	1b40      	subs	r0, r0, r5
 8003500:	6060      	str	r0, [r4, #4]
 8003502:	6863      	ldr	r3, [r4, #4]
 8003504:	6123      	str	r3, [r4, #16]
 8003506:	2300      	movs	r3, #0
 8003508:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800350c:	e7a8      	b.n	8003460 <_printf_i+0x150>
 800350e:	6923      	ldr	r3, [r4, #16]
 8003510:	462a      	mov	r2, r5
 8003512:	4649      	mov	r1, r9
 8003514:	4640      	mov	r0, r8
 8003516:	47d0      	blx	sl
 8003518:	3001      	adds	r0, #1
 800351a:	d0ab      	beq.n	8003474 <_printf_i+0x164>
 800351c:	6823      	ldr	r3, [r4, #0]
 800351e:	079b      	lsls	r3, r3, #30
 8003520:	d413      	bmi.n	800354a <_printf_i+0x23a>
 8003522:	68e0      	ldr	r0, [r4, #12]
 8003524:	9b03      	ldr	r3, [sp, #12]
 8003526:	4298      	cmp	r0, r3
 8003528:	bfb8      	it	lt
 800352a:	4618      	movlt	r0, r3
 800352c:	e7a4      	b.n	8003478 <_printf_i+0x168>
 800352e:	2301      	movs	r3, #1
 8003530:	4632      	mov	r2, r6
 8003532:	4649      	mov	r1, r9
 8003534:	4640      	mov	r0, r8
 8003536:	47d0      	blx	sl
 8003538:	3001      	adds	r0, #1
 800353a:	d09b      	beq.n	8003474 <_printf_i+0x164>
 800353c:	3501      	adds	r5, #1
 800353e:	68e3      	ldr	r3, [r4, #12]
 8003540:	9903      	ldr	r1, [sp, #12]
 8003542:	1a5b      	subs	r3, r3, r1
 8003544:	42ab      	cmp	r3, r5
 8003546:	dcf2      	bgt.n	800352e <_printf_i+0x21e>
 8003548:	e7eb      	b.n	8003522 <_printf_i+0x212>
 800354a:	2500      	movs	r5, #0
 800354c:	f104 0619 	add.w	r6, r4, #25
 8003550:	e7f5      	b.n	800353e <_printf_i+0x22e>
 8003552:	bf00      	nop
 8003554:	08005aae 	.word	0x08005aae
 8003558:	08005abf 	.word	0x08005abf

0800355c <siprintf>:
 800355c:	b40e      	push	{r1, r2, r3}
 800355e:	b500      	push	{lr}
 8003560:	b09c      	sub	sp, #112	; 0x70
 8003562:	ab1d      	add	r3, sp, #116	; 0x74
 8003564:	9002      	str	r0, [sp, #8]
 8003566:	9006      	str	r0, [sp, #24]
 8003568:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 800356c:	4809      	ldr	r0, [pc, #36]	; (8003594 <siprintf+0x38>)
 800356e:	9107      	str	r1, [sp, #28]
 8003570:	9104      	str	r1, [sp, #16]
 8003572:	4909      	ldr	r1, [pc, #36]	; (8003598 <siprintf+0x3c>)
 8003574:	f853 2b04 	ldr.w	r2, [r3], #4
 8003578:	9105      	str	r1, [sp, #20]
 800357a:	6800      	ldr	r0, [r0, #0]
 800357c:	9301      	str	r3, [sp, #4]
 800357e:	a902      	add	r1, sp, #8
 8003580:	f001 fb78 	bl	8004c74 <_svfiprintf_r>
 8003584:	9b02      	ldr	r3, [sp, #8]
 8003586:	2200      	movs	r2, #0
 8003588:	701a      	strb	r2, [r3, #0]
 800358a:	b01c      	add	sp, #112	; 0x70
 800358c:	f85d eb04 	ldr.w	lr, [sp], #4
 8003590:	b003      	add	sp, #12
 8003592:	4770      	bx	lr
 8003594:	2000000c 	.word	0x2000000c
 8003598:	ffff0208 	.word	0xffff0208

0800359c <quorem>:
 800359c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80035a0:	6903      	ldr	r3, [r0, #16]
 80035a2:	690c      	ldr	r4, [r1, #16]
 80035a4:	42a3      	cmp	r3, r4
 80035a6:	4607      	mov	r7, r0
 80035a8:	f2c0 8081 	blt.w	80036ae <quorem+0x112>
 80035ac:	3c01      	subs	r4, #1
 80035ae:	f101 0814 	add.w	r8, r1, #20
 80035b2:	f100 0514 	add.w	r5, r0, #20
 80035b6:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80035ba:	9301      	str	r3, [sp, #4]
 80035bc:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 80035c0:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80035c4:	3301      	adds	r3, #1
 80035c6:	429a      	cmp	r2, r3
 80035c8:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 80035cc:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 80035d0:	fbb2 f6f3 	udiv	r6, r2, r3
 80035d4:	d331      	bcc.n	800363a <quorem+0x9e>
 80035d6:	f04f 0e00 	mov.w	lr, #0
 80035da:	4640      	mov	r0, r8
 80035dc:	46ac      	mov	ip, r5
 80035de:	46f2      	mov	sl, lr
 80035e0:	f850 2b04 	ldr.w	r2, [r0], #4
 80035e4:	b293      	uxth	r3, r2
 80035e6:	fb06 e303 	mla	r3, r6, r3, lr
 80035ea:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 80035ee:	b29b      	uxth	r3, r3
 80035f0:	ebaa 0303 	sub.w	r3, sl, r3
 80035f4:	f8dc a000 	ldr.w	sl, [ip]
 80035f8:	0c12      	lsrs	r2, r2, #16
 80035fa:	fa13 f38a 	uxtah	r3, r3, sl
 80035fe:	fb06 e202 	mla	r2, r6, r2, lr
 8003602:	9300      	str	r3, [sp, #0]
 8003604:	9b00      	ldr	r3, [sp, #0]
 8003606:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 800360a:	b292      	uxth	r2, r2
 800360c:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 8003610:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8003614:	f8bd 3000 	ldrh.w	r3, [sp]
 8003618:	4581      	cmp	r9, r0
 800361a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800361e:	f84c 3b04 	str.w	r3, [ip], #4
 8003622:	ea4f 4a22 	mov.w	sl, r2, asr #16
 8003626:	d2db      	bcs.n	80035e0 <quorem+0x44>
 8003628:	f855 300b 	ldr.w	r3, [r5, fp]
 800362c:	b92b      	cbnz	r3, 800363a <quorem+0x9e>
 800362e:	9b01      	ldr	r3, [sp, #4]
 8003630:	3b04      	subs	r3, #4
 8003632:	429d      	cmp	r5, r3
 8003634:	461a      	mov	r2, r3
 8003636:	d32e      	bcc.n	8003696 <quorem+0xfa>
 8003638:	613c      	str	r4, [r7, #16]
 800363a:	4638      	mov	r0, r7
 800363c:	f001 f8c6 	bl	80047cc <__mcmp>
 8003640:	2800      	cmp	r0, #0
 8003642:	db24      	blt.n	800368e <quorem+0xf2>
 8003644:	3601      	adds	r6, #1
 8003646:	4628      	mov	r0, r5
 8003648:	f04f 0c00 	mov.w	ip, #0
 800364c:	f858 2b04 	ldr.w	r2, [r8], #4
 8003650:	f8d0 e000 	ldr.w	lr, [r0]
 8003654:	b293      	uxth	r3, r2
 8003656:	ebac 0303 	sub.w	r3, ip, r3
 800365a:	0c12      	lsrs	r2, r2, #16
 800365c:	fa13 f38e 	uxtah	r3, r3, lr
 8003660:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 8003664:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8003668:	b29b      	uxth	r3, r3
 800366a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800366e:	45c1      	cmp	r9, r8
 8003670:	f840 3b04 	str.w	r3, [r0], #4
 8003674:	ea4f 4c22 	mov.w	ip, r2, asr #16
 8003678:	d2e8      	bcs.n	800364c <quorem+0xb0>
 800367a:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800367e:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8003682:	b922      	cbnz	r2, 800368e <quorem+0xf2>
 8003684:	3b04      	subs	r3, #4
 8003686:	429d      	cmp	r5, r3
 8003688:	461a      	mov	r2, r3
 800368a:	d30a      	bcc.n	80036a2 <quorem+0x106>
 800368c:	613c      	str	r4, [r7, #16]
 800368e:	4630      	mov	r0, r6
 8003690:	b003      	add	sp, #12
 8003692:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003696:	6812      	ldr	r2, [r2, #0]
 8003698:	3b04      	subs	r3, #4
 800369a:	2a00      	cmp	r2, #0
 800369c:	d1cc      	bne.n	8003638 <quorem+0x9c>
 800369e:	3c01      	subs	r4, #1
 80036a0:	e7c7      	b.n	8003632 <quorem+0x96>
 80036a2:	6812      	ldr	r2, [r2, #0]
 80036a4:	3b04      	subs	r3, #4
 80036a6:	2a00      	cmp	r2, #0
 80036a8:	d1f0      	bne.n	800368c <quorem+0xf0>
 80036aa:	3c01      	subs	r4, #1
 80036ac:	e7eb      	b.n	8003686 <quorem+0xea>
 80036ae:	2000      	movs	r0, #0
 80036b0:	e7ee      	b.n	8003690 <quorem+0xf4>
 80036b2:	0000      	movs	r0, r0
 80036b4:	0000      	movs	r0, r0
	...

080036b8 <_dtoa_r>:
 80036b8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80036bc:	ed2d 8b04 	vpush	{d8-d9}
 80036c0:	ec57 6b10 	vmov	r6, r7, d0
 80036c4:	b093      	sub	sp, #76	; 0x4c
 80036c6:	6a45      	ldr	r5, [r0, #36]	; 0x24
 80036c8:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 80036cc:	9106      	str	r1, [sp, #24]
 80036ce:	ee10 aa10 	vmov	sl, s0
 80036d2:	4604      	mov	r4, r0
 80036d4:	9209      	str	r2, [sp, #36]	; 0x24
 80036d6:	930c      	str	r3, [sp, #48]	; 0x30
 80036d8:	46bb      	mov	fp, r7
 80036da:	b975      	cbnz	r5, 80036fa <_dtoa_r+0x42>
 80036dc:	2010      	movs	r0, #16
 80036de:	f000 fddd 	bl	800429c <malloc>
 80036e2:	4602      	mov	r2, r0
 80036e4:	6260      	str	r0, [r4, #36]	; 0x24
 80036e6:	b920      	cbnz	r0, 80036f2 <_dtoa_r+0x3a>
 80036e8:	4ba7      	ldr	r3, [pc, #668]	; (8003988 <_dtoa_r+0x2d0>)
 80036ea:	21ea      	movs	r1, #234	; 0xea
 80036ec:	48a7      	ldr	r0, [pc, #668]	; (800398c <_dtoa_r+0x2d4>)
 80036ee:	f001 fbd1 	bl	8004e94 <__assert_func>
 80036f2:	e9c0 5501 	strd	r5, r5, [r0, #4]
 80036f6:	6005      	str	r5, [r0, #0]
 80036f8:	60c5      	str	r5, [r0, #12]
 80036fa:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80036fc:	6819      	ldr	r1, [r3, #0]
 80036fe:	b151      	cbz	r1, 8003716 <_dtoa_r+0x5e>
 8003700:	685a      	ldr	r2, [r3, #4]
 8003702:	604a      	str	r2, [r1, #4]
 8003704:	2301      	movs	r3, #1
 8003706:	4093      	lsls	r3, r2
 8003708:	608b      	str	r3, [r1, #8]
 800370a:	4620      	mov	r0, r4
 800370c:	f000 fe1c 	bl	8004348 <_Bfree>
 8003710:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8003712:	2200      	movs	r2, #0
 8003714:	601a      	str	r2, [r3, #0]
 8003716:	1e3b      	subs	r3, r7, #0
 8003718:	bfaa      	itet	ge
 800371a:	2300      	movge	r3, #0
 800371c:	f023 4b00 	biclt.w	fp, r3, #2147483648	; 0x80000000
 8003720:	f8c8 3000 	strge.w	r3, [r8]
 8003724:	4b9a      	ldr	r3, [pc, #616]	; (8003990 <_dtoa_r+0x2d8>)
 8003726:	bfbc      	itt	lt
 8003728:	2201      	movlt	r2, #1
 800372a:	f8c8 2000 	strlt.w	r2, [r8]
 800372e:	ea33 030b 	bics.w	r3, r3, fp
 8003732:	d11b      	bne.n	800376c <_dtoa_r+0xb4>
 8003734:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8003736:	f242 730f 	movw	r3, #9999	; 0x270f
 800373a:	6013      	str	r3, [r2, #0]
 800373c:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8003740:	4333      	orrs	r3, r6
 8003742:	f000 8592 	beq.w	800426a <_dtoa_r+0xbb2>
 8003746:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8003748:	b963      	cbnz	r3, 8003764 <_dtoa_r+0xac>
 800374a:	4b92      	ldr	r3, [pc, #584]	; (8003994 <_dtoa_r+0x2dc>)
 800374c:	e022      	b.n	8003794 <_dtoa_r+0xdc>
 800374e:	4b92      	ldr	r3, [pc, #584]	; (8003998 <_dtoa_r+0x2e0>)
 8003750:	9301      	str	r3, [sp, #4]
 8003752:	3308      	adds	r3, #8
 8003754:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8003756:	6013      	str	r3, [r2, #0]
 8003758:	9801      	ldr	r0, [sp, #4]
 800375a:	b013      	add	sp, #76	; 0x4c
 800375c:	ecbd 8b04 	vpop	{d8-d9}
 8003760:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003764:	4b8b      	ldr	r3, [pc, #556]	; (8003994 <_dtoa_r+0x2dc>)
 8003766:	9301      	str	r3, [sp, #4]
 8003768:	3303      	adds	r3, #3
 800376a:	e7f3      	b.n	8003754 <_dtoa_r+0x9c>
 800376c:	2200      	movs	r2, #0
 800376e:	2300      	movs	r3, #0
 8003770:	4650      	mov	r0, sl
 8003772:	4659      	mov	r1, fp
 8003774:	f7fd f9b0 	bl	8000ad8 <__aeabi_dcmpeq>
 8003778:	ec4b ab19 	vmov	d9, sl, fp
 800377c:	4680      	mov	r8, r0
 800377e:	b158      	cbz	r0, 8003798 <_dtoa_r+0xe0>
 8003780:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8003782:	2301      	movs	r3, #1
 8003784:	6013      	str	r3, [r2, #0]
 8003786:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8003788:	2b00      	cmp	r3, #0
 800378a:	f000 856b 	beq.w	8004264 <_dtoa_r+0xbac>
 800378e:	4883      	ldr	r0, [pc, #524]	; (800399c <_dtoa_r+0x2e4>)
 8003790:	6018      	str	r0, [r3, #0]
 8003792:	1e43      	subs	r3, r0, #1
 8003794:	9301      	str	r3, [sp, #4]
 8003796:	e7df      	b.n	8003758 <_dtoa_r+0xa0>
 8003798:	ec4b ab10 	vmov	d0, sl, fp
 800379c:	aa10      	add	r2, sp, #64	; 0x40
 800379e:	a911      	add	r1, sp, #68	; 0x44
 80037a0:	4620      	mov	r0, r4
 80037a2:	f001 f8b9 	bl	8004918 <__d2b>
 80037a6:	f3cb 550a 	ubfx	r5, fp, #20, #11
 80037aa:	ee08 0a10 	vmov	s16, r0
 80037ae:	2d00      	cmp	r5, #0
 80037b0:	f000 8084 	beq.w	80038bc <_dtoa_r+0x204>
 80037b4:	ee19 3a90 	vmov	r3, s19
 80037b8:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80037bc:	f043 577f 	orr.w	r7, r3, #1069547520	; 0x3fc00000
 80037c0:	4656      	mov	r6, sl
 80037c2:	f447 1740 	orr.w	r7, r7, #3145728	; 0x300000
 80037c6:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 80037ca:	f8cd 8038 	str.w	r8, [sp, #56]	; 0x38
 80037ce:	4b74      	ldr	r3, [pc, #464]	; (80039a0 <_dtoa_r+0x2e8>)
 80037d0:	2200      	movs	r2, #0
 80037d2:	4630      	mov	r0, r6
 80037d4:	4639      	mov	r1, r7
 80037d6:	f7fc fd5f 	bl	8000298 <__aeabi_dsub>
 80037da:	a365      	add	r3, pc, #404	; (adr r3, 8003970 <_dtoa_r+0x2b8>)
 80037dc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80037e0:	f7fc ff12 	bl	8000608 <__aeabi_dmul>
 80037e4:	a364      	add	r3, pc, #400	; (adr r3, 8003978 <_dtoa_r+0x2c0>)
 80037e6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80037ea:	f7fc fd57 	bl	800029c <__adddf3>
 80037ee:	4606      	mov	r6, r0
 80037f0:	4628      	mov	r0, r5
 80037f2:	460f      	mov	r7, r1
 80037f4:	f7fc fe9e 	bl	8000534 <__aeabi_i2d>
 80037f8:	a361      	add	r3, pc, #388	; (adr r3, 8003980 <_dtoa_r+0x2c8>)
 80037fa:	e9d3 2300 	ldrd	r2, r3, [r3]
 80037fe:	f7fc ff03 	bl	8000608 <__aeabi_dmul>
 8003802:	4602      	mov	r2, r0
 8003804:	460b      	mov	r3, r1
 8003806:	4630      	mov	r0, r6
 8003808:	4639      	mov	r1, r7
 800380a:	f7fc fd47 	bl	800029c <__adddf3>
 800380e:	4606      	mov	r6, r0
 8003810:	460f      	mov	r7, r1
 8003812:	f7fd f9a9 	bl	8000b68 <__aeabi_d2iz>
 8003816:	2200      	movs	r2, #0
 8003818:	9000      	str	r0, [sp, #0]
 800381a:	2300      	movs	r3, #0
 800381c:	4630      	mov	r0, r6
 800381e:	4639      	mov	r1, r7
 8003820:	f7fd f964 	bl	8000aec <__aeabi_dcmplt>
 8003824:	b150      	cbz	r0, 800383c <_dtoa_r+0x184>
 8003826:	9800      	ldr	r0, [sp, #0]
 8003828:	f7fc fe84 	bl	8000534 <__aeabi_i2d>
 800382c:	4632      	mov	r2, r6
 800382e:	463b      	mov	r3, r7
 8003830:	f7fd f952 	bl	8000ad8 <__aeabi_dcmpeq>
 8003834:	b910      	cbnz	r0, 800383c <_dtoa_r+0x184>
 8003836:	9b00      	ldr	r3, [sp, #0]
 8003838:	3b01      	subs	r3, #1
 800383a:	9300      	str	r3, [sp, #0]
 800383c:	9b00      	ldr	r3, [sp, #0]
 800383e:	2b16      	cmp	r3, #22
 8003840:	d85a      	bhi.n	80038f8 <_dtoa_r+0x240>
 8003842:	9a00      	ldr	r2, [sp, #0]
 8003844:	4b57      	ldr	r3, [pc, #348]	; (80039a4 <_dtoa_r+0x2ec>)
 8003846:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800384a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800384e:	ec51 0b19 	vmov	r0, r1, d9
 8003852:	f7fd f94b 	bl	8000aec <__aeabi_dcmplt>
 8003856:	2800      	cmp	r0, #0
 8003858:	d050      	beq.n	80038fc <_dtoa_r+0x244>
 800385a:	9b00      	ldr	r3, [sp, #0]
 800385c:	3b01      	subs	r3, #1
 800385e:	9300      	str	r3, [sp, #0]
 8003860:	2300      	movs	r3, #0
 8003862:	930b      	str	r3, [sp, #44]	; 0x2c
 8003864:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8003866:	1b5d      	subs	r5, r3, r5
 8003868:	1e6b      	subs	r3, r5, #1
 800386a:	9305      	str	r3, [sp, #20]
 800386c:	bf45      	ittet	mi
 800386e:	f1c5 0301 	rsbmi	r3, r5, #1
 8003872:	9304      	strmi	r3, [sp, #16]
 8003874:	2300      	movpl	r3, #0
 8003876:	2300      	movmi	r3, #0
 8003878:	bf4c      	ite	mi
 800387a:	9305      	strmi	r3, [sp, #20]
 800387c:	9304      	strpl	r3, [sp, #16]
 800387e:	9b00      	ldr	r3, [sp, #0]
 8003880:	2b00      	cmp	r3, #0
 8003882:	db3d      	blt.n	8003900 <_dtoa_r+0x248>
 8003884:	9b05      	ldr	r3, [sp, #20]
 8003886:	9a00      	ldr	r2, [sp, #0]
 8003888:	920a      	str	r2, [sp, #40]	; 0x28
 800388a:	4413      	add	r3, r2
 800388c:	9305      	str	r3, [sp, #20]
 800388e:	2300      	movs	r3, #0
 8003890:	9307      	str	r3, [sp, #28]
 8003892:	9b06      	ldr	r3, [sp, #24]
 8003894:	2b09      	cmp	r3, #9
 8003896:	f200 8089 	bhi.w	80039ac <_dtoa_r+0x2f4>
 800389a:	2b05      	cmp	r3, #5
 800389c:	bfc4      	itt	gt
 800389e:	3b04      	subgt	r3, #4
 80038a0:	9306      	strgt	r3, [sp, #24]
 80038a2:	9b06      	ldr	r3, [sp, #24]
 80038a4:	f1a3 0302 	sub.w	r3, r3, #2
 80038a8:	bfcc      	ite	gt
 80038aa:	2500      	movgt	r5, #0
 80038ac:	2501      	movle	r5, #1
 80038ae:	2b03      	cmp	r3, #3
 80038b0:	f200 8087 	bhi.w	80039c2 <_dtoa_r+0x30a>
 80038b4:	e8df f003 	tbb	[pc, r3]
 80038b8:	59383a2d 	.word	0x59383a2d
 80038bc:	e9dd 5310 	ldrd	r5, r3, [sp, #64]	; 0x40
 80038c0:	441d      	add	r5, r3
 80038c2:	f205 4332 	addw	r3, r5, #1074	; 0x432
 80038c6:	2b20      	cmp	r3, #32
 80038c8:	bfc1      	itttt	gt
 80038ca:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 80038ce:	f205 4012 	addwgt	r0, r5, #1042	; 0x412
 80038d2:	fa0b f303 	lslgt.w	r3, fp, r3
 80038d6:	fa26 f000 	lsrgt.w	r0, r6, r0
 80038da:	bfda      	itte	le
 80038dc:	f1c3 0320 	rsble	r3, r3, #32
 80038e0:	fa06 f003 	lslle.w	r0, r6, r3
 80038e4:	4318      	orrgt	r0, r3
 80038e6:	f7fc fe15 	bl	8000514 <__aeabi_ui2d>
 80038ea:	2301      	movs	r3, #1
 80038ec:	4606      	mov	r6, r0
 80038ee:	f1a1 77f8 	sub.w	r7, r1, #32505856	; 0x1f00000
 80038f2:	3d01      	subs	r5, #1
 80038f4:	930e      	str	r3, [sp, #56]	; 0x38
 80038f6:	e76a      	b.n	80037ce <_dtoa_r+0x116>
 80038f8:	2301      	movs	r3, #1
 80038fa:	e7b2      	b.n	8003862 <_dtoa_r+0x1aa>
 80038fc:	900b      	str	r0, [sp, #44]	; 0x2c
 80038fe:	e7b1      	b.n	8003864 <_dtoa_r+0x1ac>
 8003900:	9b04      	ldr	r3, [sp, #16]
 8003902:	9a00      	ldr	r2, [sp, #0]
 8003904:	1a9b      	subs	r3, r3, r2
 8003906:	9304      	str	r3, [sp, #16]
 8003908:	4253      	negs	r3, r2
 800390a:	9307      	str	r3, [sp, #28]
 800390c:	2300      	movs	r3, #0
 800390e:	930a      	str	r3, [sp, #40]	; 0x28
 8003910:	e7bf      	b.n	8003892 <_dtoa_r+0x1da>
 8003912:	2300      	movs	r3, #0
 8003914:	9308      	str	r3, [sp, #32]
 8003916:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8003918:	2b00      	cmp	r3, #0
 800391a:	dc55      	bgt.n	80039c8 <_dtoa_r+0x310>
 800391c:	2301      	movs	r3, #1
 800391e:	e9cd 3302 	strd	r3, r3, [sp, #8]
 8003922:	461a      	mov	r2, r3
 8003924:	9209      	str	r2, [sp, #36]	; 0x24
 8003926:	e00c      	b.n	8003942 <_dtoa_r+0x28a>
 8003928:	2301      	movs	r3, #1
 800392a:	e7f3      	b.n	8003914 <_dtoa_r+0x25c>
 800392c:	2300      	movs	r3, #0
 800392e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8003930:	9308      	str	r3, [sp, #32]
 8003932:	9b00      	ldr	r3, [sp, #0]
 8003934:	4413      	add	r3, r2
 8003936:	9302      	str	r3, [sp, #8]
 8003938:	3301      	adds	r3, #1
 800393a:	2b01      	cmp	r3, #1
 800393c:	9303      	str	r3, [sp, #12]
 800393e:	bfb8      	it	lt
 8003940:	2301      	movlt	r3, #1
 8003942:	6a60      	ldr	r0, [r4, #36]	; 0x24
 8003944:	2200      	movs	r2, #0
 8003946:	6042      	str	r2, [r0, #4]
 8003948:	2204      	movs	r2, #4
 800394a:	f102 0614 	add.w	r6, r2, #20
 800394e:	429e      	cmp	r6, r3
 8003950:	6841      	ldr	r1, [r0, #4]
 8003952:	d93d      	bls.n	80039d0 <_dtoa_r+0x318>
 8003954:	4620      	mov	r0, r4
 8003956:	f000 fcb7 	bl	80042c8 <_Balloc>
 800395a:	9001      	str	r0, [sp, #4]
 800395c:	2800      	cmp	r0, #0
 800395e:	d13b      	bne.n	80039d8 <_dtoa_r+0x320>
 8003960:	4b11      	ldr	r3, [pc, #68]	; (80039a8 <_dtoa_r+0x2f0>)
 8003962:	4602      	mov	r2, r0
 8003964:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 8003968:	e6c0      	b.n	80036ec <_dtoa_r+0x34>
 800396a:	2301      	movs	r3, #1
 800396c:	e7df      	b.n	800392e <_dtoa_r+0x276>
 800396e:	bf00      	nop
 8003970:	636f4361 	.word	0x636f4361
 8003974:	3fd287a7 	.word	0x3fd287a7
 8003978:	8b60c8b3 	.word	0x8b60c8b3
 800397c:	3fc68a28 	.word	0x3fc68a28
 8003980:	509f79fb 	.word	0x509f79fb
 8003984:	3fd34413 	.word	0x3fd34413
 8003988:	08005add 	.word	0x08005add
 800398c:	08005af4 	.word	0x08005af4
 8003990:	7ff00000 	.word	0x7ff00000
 8003994:	08005ad9 	.word	0x08005ad9
 8003998:	08005ad0 	.word	0x08005ad0
 800399c:	08005aad 	.word	0x08005aad
 80039a0:	3ff80000 	.word	0x3ff80000
 80039a4:	08005be8 	.word	0x08005be8
 80039a8:	08005b4f 	.word	0x08005b4f
 80039ac:	2501      	movs	r5, #1
 80039ae:	2300      	movs	r3, #0
 80039b0:	9306      	str	r3, [sp, #24]
 80039b2:	9508      	str	r5, [sp, #32]
 80039b4:	f04f 33ff 	mov.w	r3, #4294967295
 80039b8:	e9cd 3302 	strd	r3, r3, [sp, #8]
 80039bc:	2200      	movs	r2, #0
 80039be:	2312      	movs	r3, #18
 80039c0:	e7b0      	b.n	8003924 <_dtoa_r+0x26c>
 80039c2:	2301      	movs	r3, #1
 80039c4:	9308      	str	r3, [sp, #32]
 80039c6:	e7f5      	b.n	80039b4 <_dtoa_r+0x2fc>
 80039c8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80039ca:	e9cd 3302 	strd	r3, r3, [sp, #8]
 80039ce:	e7b8      	b.n	8003942 <_dtoa_r+0x28a>
 80039d0:	3101      	adds	r1, #1
 80039d2:	6041      	str	r1, [r0, #4]
 80039d4:	0052      	lsls	r2, r2, #1
 80039d6:	e7b8      	b.n	800394a <_dtoa_r+0x292>
 80039d8:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80039da:	9a01      	ldr	r2, [sp, #4]
 80039dc:	601a      	str	r2, [r3, #0]
 80039de:	9b03      	ldr	r3, [sp, #12]
 80039e0:	2b0e      	cmp	r3, #14
 80039e2:	f200 809d 	bhi.w	8003b20 <_dtoa_r+0x468>
 80039e6:	2d00      	cmp	r5, #0
 80039e8:	f000 809a 	beq.w	8003b20 <_dtoa_r+0x468>
 80039ec:	9b00      	ldr	r3, [sp, #0]
 80039ee:	2b00      	cmp	r3, #0
 80039f0:	dd32      	ble.n	8003a58 <_dtoa_r+0x3a0>
 80039f2:	4ab7      	ldr	r2, [pc, #732]	; (8003cd0 <_dtoa_r+0x618>)
 80039f4:	f003 030f 	and.w	r3, r3, #15
 80039f8:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 80039fc:	e9d3 8900 	ldrd	r8, r9, [r3]
 8003a00:	9b00      	ldr	r3, [sp, #0]
 8003a02:	05d8      	lsls	r0, r3, #23
 8003a04:	ea4f 1723 	mov.w	r7, r3, asr #4
 8003a08:	d516      	bpl.n	8003a38 <_dtoa_r+0x380>
 8003a0a:	4bb2      	ldr	r3, [pc, #712]	; (8003cd4 <_dtoa_r+0x61c>)
 8003a0c:	ec51 0b19 	vmov	r0, r1, d9
 8003a10:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8003a14:	f7fc ff22 	bl	800085c <__aeabi_ddiv>
 8003a18:	f007 070f 	and.w	r7, r7, #15
 8003a1c:	4682      	mov	sl, r0
 8003a1e:	468b      	mov	fp, r1
 8003a20:	2503      	movs	r5, #3
 8003a22:	4eac      	ldr	r6, [pc, #688]	; (8003cd4 <_dtoa_r+0x61c>)
 8003a24:	b957      	cbnz	r7, 8003a3c <_dtoa_r+0x384>
 8003a26:	4642      	mov	r2, r8
 8003a28:	464b      	mov	r3, r9
 8003a2a:	4650      	mov	r0, sl
 8003a2c:	4659      	mov	r1, fp
 8003a2e:	f7fc ff15 	bl	800085c <__aeabi_ddiv>
 8003a32:	4682      	mov	sl, r0
 8003a34:	468b      	mov	fp, r1
 8003a36:	e028      	b.n	8003a8a <_dtoa_r+0x3d2>
 8003a38:	2502      	movs	r5, #2
 8003a3a:	e7f2      	b.n	8003a22 <_dtoa_r+0x36a>
 8003a3c:	07f9      	lsls	r1, r7, #31
 8003a3e:	d508      	bpl.n	8003a52 <_dtoa_r+0x39a>
 8003a40:	4640      	mov	r0, r8
 8003a42:	4649      	mov	r1, r9
 8003a44:	e9d6 2300 	ldrd	r2, r3, [r6]
 8003a48:	f7fc fdde 	bl	8000608 <__aeabi_dmul>
 8003a4c:	3501      	adds	r5, #1
 8003a4e:	4680      	mov	r8, r0
 8003a50:	4689      	mov	r9, r1
 8003a52:	107f      	asrs	r7, r7, #1
 8003a54:	3608      	adds	r6, #8
 8003a56:	e7e5      	b.n	8003a24 <_dtoa_r+0x36c>
 8003a58:	f000 809b 	beq.w	8003b92 <_dtoa_r+0x4da>
 8003a5c:	9b00      	ldr	r3, [sp, #0]
 8003a5e:	4f9d      	ldr	r7, [pc, #628]	; (8003cd4 <_dtoa_r+0x61c>)
 8003a60:	425e      	negs	r6, r3
 8003a62:	4b9b      	ldr	r3, [pc, #620]	; (8003cd0 <_dtoa_r+0x618>)
 8003a64:	f006 020f 	and.w	r2, r6, #15
 8003a68:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8003a6c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003a70:	ec51 0b19 	vmov	r0, r1, d9
 8003a74:	f7fc fdc8 	bl	8000608 <__aeabi_dmul>
 8003a78:	1136      	asrs	r6, r6, #4
 8003a7a:	4682      	mov	sl, r0
 8003a7c:	468b      	mov	fp, r1
 8003a7e:	2300      	movs	r3, #0
 8003a80:	2502      	movs	r5, #2
 8003a82:	2e00      	cmp	r6, #0
 8003a84:	d17a      	bne.n	8003b7c <_dtoa_r+0x4c4>
 8003a86:	2b00      	cmp	r3, #0
 8003a88:	d1d3      	bne.n	8003a32 <_dtoa_r+0x37a>
 8003a8a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8003a8c:	2b00      	cmp	r3, #0
 8003a8e:	f000 8082 	beq.w	8003b96 <_dtoa_r+0x4de>
 8003a92:	4b91      	ldr	r3, [pc, #580]	; (8003cd8 <_dtoa_r+0x620>)
 8003a94:	2200      	movs	r2, #0
 8003a96:	4650      	mov	r0, sl
 8003a98:	4659      	mov	r1, fp
 8003a9a:	f7fd f827 	bl	8000aec <__aeabi_dcmplt>
 8003a9e:	2800      	cmp	r0, #0
 8003aa0:	d079      	beq.n	8003b96 <_dtoa_r+0x4de>
 8003aa2:	9b03      	ldr	r3, [sp, #12]
 8003aa4:	2b00      	cmp	r3, #0
 8003aa6:	d076      	beq.n	8003b96 <_dtoa_r+0x4de>
 8003aa8:	9b02      	ldr	r3, [sp, #8]
 8003aaa:	2b00      	cmp	r3, #0
 8003aac:	dd36      	ble.n	8003b1c <_dtoa_r+0x464>
 8003aae:	9b00      	ldr	r3, [sp, #0]
 8003ab0:	4650      	mov	r0, sl
 8003ab2:	4659      	mov	r1, fp
 8003ab4:	1e5f      	subs	r7, r3, #1
 8003ab6:	2200      	movs	r2, #0
 8003ab8:	4b88      	ldr	r3, [pc, #544]	; (8003cdc <_dtoa_r+0x624>)
 8003aba:	f7fc fda5 	bl	8000608 <__aeabi_dmul>
 8003abe:	9e02      	ldr	r6, [sp, #8]
 8003ac0:	4682      	mov	sl, r0
 8003ac2:	468b      	mov	fp, r1
 8003ac4:	3501      	adds	r5, #1
 8003ac6:	4628      	mov	r0, r5
 8003ac8:	f7fc fd34 	bl	8000534 <__aeabi_i2d>
 8003acc:	4652      	mov	r2, sl
 8003ace:	465b      	mov	r3, fp
 8003ad0:	f7fc fd9a 	bl	8000608 <__aeabi_dmul>
 8003ad4:	4b82      	ldr	r3, [pc, #520]	; (8003ce0 <_dtoa_r+0x628>)
 8003ad6:	2200      	movs	r2, #0
 8003ad8:	f7fc fbe0 	bl	800029c <__adddf3>
 8003adc:	46d0      	mov	r8, sl
 8003ade:	46d9      	mov	r9, fp
 8003ae0:	4682      	mov	sl, r0
 8003ae2:	f1a1 7b50 	sub.w	fp, r1, #54525952	; 0x3400000
 8003ae6:	2e00      	cmp	r6, #0
 8003ae8:	d158      	bne.n	8003b9c <_dtoa_r+0x4e4>
 8003aea:	4b7e      	ldr	r3, [pc, #504]	; (8003ce4 <_dtoa_r+0x62c>)
 8003aec:	2200      	movs	r2, #0
 8003aee:	4640      	mov	r0, r8
 8003af0:	4649      	mov	r1, r9
 8003af2:	f7fc fbd1 	bl	8000298 <__aeabi_dsub>
 8003af6:	4652      	mov	r2, sl
 8003af8:	465b      	mov	r3, fp
 8003afa:	4680      	mov	r8, r0
 8003afc:	4689      	mov	r9, r1
 8003afe:	f7fd f813 	bl	8000b28 <__aeabi_dcmpgt>
 8003b02:	2800      	cmp	r0, #0
 8003b04:	f040 8295 	bne.w	8004032 <_dtoa_r+0x97a>
 8003b08:	4652      	mov	r2, sl
 8003b0a:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 8003b0e:	4640      	mov	r0, r8
 8003b10:	4649      	mov	r1, r9
 8003b12:	f7fc ffeb 	bl	8000aec <__aeabi_dcmplt>
 8003b16:	2800      	cmp	r0, #0
 8003b18:	f040 8289 	bne.w	800402e <_dtoa_r+0x976>
 8003b1c:	ec5b ab19 	vmov	sl, fp, d9
 8003b20:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8003b22:	2b00      	cmp	r3, #0
 8003b24:	f2c0 8148 	blt.w	8003db8 <_dtoa_r+0x700>
 8003b28:	9a00      	ldr	r2, [sp, #0]
 8003b2a:	2a0e      	cmp	r2, #14
 8003b2c:	f300 8144 	bgt.w	8003db8 <_dtoa_r+0x700>
 8003b30:	4b67      	ldr	r3, [pc, #412]	; (8003cd0 <_dtoa_r+0x618>)
 8003b32:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8003b36:	e9d3 8900 	ldrd	r8, r9, [r3]
 8003b3a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8003b3c:	2b00      	cmp	r3, #0
 8003b3e:	f280 80d5 	bge.w	8003cec <_dtoa_r+0x634>
 8003b42:	9b03      	ldr	r3, [sp, #12]
 8003b44:	2b00      	cmp	r3, #0
 8003b46:	f300 80d1 	bgt.w	8003cec <_dtoa_r+0x634>
 8003b4a:	f040 826f 	bne.w	800402c <_dtoa_r+0x974>
 8003b4e:	4b65      	ldr	r3, [pc, #404]	; (8003ce4 <_dtoa_r+0x62c>)
 8003b50:	2200      	movs	r2, #0
 8003b52:	4640      	mov	r0, r8
 8003b54:	4649      	mov	r1, r9
 8003b56:	f7fc fd57 	bl	8000608 <__aeabi_dmul>
 8003b5a:	4652      	mov	r2, sl
 8003b5c:	465b      	mov	r3, fp
 8003b5e:	f7fc ffd9 	bl	8000b14 <__aeabi_dcmpge>
 8003b62:	9e03      	ldr	r6, [sp, #12]
 8003b64:	4637      	mov	r7, r6
 8003b66:	2800      	cmp	r0, #0
 8003b68:	f040 8245 	bne.w	8003ff6 <_dtoa_r+0x93e>
 8003b6c:	9d01      	ldr	r5, [sp, #4]
 8003b6e:	2331      	movs	r3, #49	; 0x31
 8003b70:	f805 3b01 	strb.w	r3, [r5], #1
 8003b74:	9b00      	ldr	r3, [sp, #0]
 8003b76:	3301      	adds	r3, #1
 8003b78:	9300      	str	r3, [sp, #0]
 8003b7a:	e240      	b.n	8003ffe <_dtoa_r+0x946>
 8003b7c:	07f2      	lsls	r2, r6, #31
 8003b7e:	d505      	bpl.n	8003b8c <_dtoa_r+0x4d4>
 8003b80:	e9d7 2300 	ldrd	r2, r3, [r7]
 8003b84:	f7fc fd40 	bl	8000608 <__aeabi_dmul>
 8003b88:	3501      	adds	r5, #1
 8003b8a:	2301      	movs	r3, #1
 8003b8c:	1076      	asrs	r6, r6, #1
 8003b8e:	3708      	adds	r7, #8
 8003b90:	e777      	b.n	8003a82 <_dtoa_r+0x3ca>
 8003b92:	2502      	movs	r5, #2
 8003b94:	e779      	b.n	8003a8a <_dtoa_r+0x3d2>
 8003b96:	9f00      	ldr	r7, [sp, #0]
 8003b98:	9e03      	ldr	r6, [sp, #12]
 8003b9a:	e794      	b.n	8003ac6 <_dtoa_r+0x40e>
 8003b9c:	9901      	ldr	r1, [sp, #4]
 8003b9e:	4b4c      	ldr	r3, [pc, #304]	; (8003cd0 <_dtoa_r+0x618>)
 8003ba0:	4431      	add	r1, r6
 8003ba2:	910d      	str	r1, [sp, #52]	; 0x34
 8003ba4:	9908      	ldr	r1, [sp, #32]
 8003ba6:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 8003baa:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8003bae:	2900      	cmp	r1, #0
 8003bb0:	d043      	beq.n	8003c3a <_dtoa_r+0x582>
 8003bb2:	494d      	ldr	r1, [pc, #308]	; (8003ce8 <_dtoa_r+0x630>)
 8003bb4:	2000      	movs	r0, #0
 8003bb6:	f7fc fe51 	bl	800085c <__aeabi_ddiv>
 8003bba:	4652      	mov	r2, sl
 8003bbc:	465b      	mov	r3, fp
 8003bbe:	f7fc fb6b 	bl	8000298 <__aeabi_dsub>
 8003bc2:	9d01      	ldr	r5, [sp, #4]
 8003bc4:	4682      	mov	sl, r0
 8003bc6:	468b      	mov	fp, r1
 8003bc8:	4649      	mov	r1, r9
 8003bca:	4640      	mov	r0, r8
 8003bcc:	f7fc ffcc 	bl	8000b68 <__aeabi_d2iz>
 8003bd0:	4606      	mov	r6, r0
 8003bd2:	f7fc fcaf 	bl	8000534 <__aeabi_i2d>
 8003bd6:	4602      	mov	r2, r0
 8003bd8:	460b      	mov	r3, r1
 8003bda:	4640      	mov	r0, r8
 8003bdc:	4649      	mov	r1, r9
 8003bde:	f7fc fb5b 	bl	8000298 <__aeabi_dsub>
 8003be2:	3630      	adds	r6, #48	; 0x30
 8003be4:	f805 6b01 	strb.w	r6, [r5], #1
 8003be8:	4652      	mov	r2, sl
 8003bea:	465b      	mov	r3, fp
 8003bec:	4680      	mov	r8, r0
 8003bee:	4689      	mov	r9, r1
 8003bf0:	f7fc ff7c 	bl	8000aec <__aeabi_dcmplt>
 8003bf4:	2800      	cmp	r0, #0
 8003bf6:	d163      	bne.n	8003cc0 <_dtoa_r+0x608>
 8003bf8:	4642      	mov	r2, r8
 8003bfa:	464b      	mov	r3, r9
 8003bfc:	4936      	ldr	r1, [pc, #216]	; (8003cd8 <_dtoa_r+0x620>)
 8003bfe:	2000      	movs	r0, #0
 8003c00:	f7fc fb4a 	bl	8000298 <__aeabi_dsub>
 8003c04:	4652      	mov	r2, sl
 8003c06:	465b      	mov	r3, fp
 8003c08:	f7fc ff70 	bl	8000aec <__aeabi_dcmplt>
 8003c0c:	2800      	cmp	r0, #0
 8003c0e:	f040 80b5 	bne.w	8003d7c <_dtoa_r+0x6c4>
 8003c12:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8003c14:	429d      	cmp	r5, r3
 8003c16:	d081      	beq.n	8003b1c <_dtoa_r+0x464>
 8003c18:	4b30      	ldr	r3, [pc, #192]	; (8003cdc <_dtoa_r+0x624>)
 8003c1a:	2200      	movs	r2, #0
 8003c1c:	4650      	mov	r0, sl
 8003c1e:	4659      	mov	r1, fp
 8003c20:	f7fc fcf2 	bl	8000608 <__aeabi_dmul>
 8003c24:	4b2d      	ldr	r3, [pc, #180]	; (8003cdc <_dtoa_r+0x624>)
 8003c26:	4682      	mov	sl, r0
 8003c28:	468b      	mov	fp, r1
 8003c2a:	4640      	mov	r0, r8
 8003c2c:	4649      	mov	r1, r9
 8003c2e:	2200      	movs	r2, #0
 8003c30:	f7fc fcea 	bl	8000608 <__aeabi_dmul>
 8003c34:	4680      	mov	r8, r0
 8003c36:	4689      	mov	r9, r1
 8003c38:	e7c6      	b.n	8003bc8 <_dtoa_r+0x510>
 8003c3a:	4650      	mov	r0, sl
 8003c3c:	4659      	mov	r1, fp
 8003c3e:	f7fc fce3 	bl	8000608 <__aeabi_dmul>
 8003c42:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8003c44:	9d01      	ldr	r5, [sp, #4]
 8003c46:	930f      	str	r3, [sp, #60]	; 0x3c
 8003c48:	4682      	mov	sl, r0
 8003c4a:	468b      	mov	fp, r1
 8003c4c:	4649      	mov	r1, r9
 8003c4e:	4640      	mov	r0, r8
 8003c50:	f7fc ff8a 	bl	8000b68 <__aeabi_d2iz>
 8003c54:	4606      	mov	r6, r0
 8003c56:	f7fc fc6d 	bl	8000534 <__aeabi_i2d>
 8003c5a:	3630      	adds	r6, #48	; 0x30
 8003c5c:	4602      	mov	r2, r0
 8003c5e:	460b      	mov	r3, r1
 8003c60:	4640      	mov	r0, r8
 8003c62:	4649      	mov	r1, r9
 8003c64:	f7fc fb18 	bl	8000298 <__aeabi_dsub>
 8003c68:	f805 6b01 	strb.w	r6, [r5], #1
 8003c6c:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8003c6e:	429d      	cmp	r5, r3
 8003c70:	4680      	mov	r8, r0
 8003c72:	4689      	mov	r9, r1
 8003c74:	f04f 0200 	mov.w	r2, #0
 8003c78:	d124      	bne.n	8003cc4 <_dtoa_r+0x60c>
 8003c7a:	4b1b      	ldr	r3, [pc, #108]	; (8003ce8 <_dtoa_r+0x630>)
 8003c7c:	4650      	mov	r0, sl
 8003c7e:	4659      	mov	r1, fp
 8003c80:	f7fc fb0c 	bl	800029c <__adddf3>
 8003c84:	4602      	mov	r2, r0
 8003c86:	460b      	mov	r3, r1
 8003c88:	4640      	mov	r0, r8
 8003c8a:	4649      	mov	r1, r9
 8003c8c:	f7fc ff4c 	bl	8000b28 <__aeabi_dcmpgt>
 8003c90:	2800      	cmp	r0, #0
 8003c92:	d173      	bne.n	8003d7c <_dtoa_r+0x6c4>
 8003c94:	4652      	mov	r2, sl
 8003c96:	465b      	mov	r3, fp
 8003c98:	4913      	ldr	r1, [pc, #76]	; (8003ce8 <_dtoa_r+0x630>)
 8003c9a:	2000      	movs	r0, #0
 8003c9c:	f7fc fafc 	bl	8000298 <__aeabi_dsub>
 8003ca0:	4602      	mov	r2, r0
 8003ca2:	460b      	mov	r3, r1
 8003ca4:	4640      	mov	r0, r8
 8003ca6:	4649      	mov	r1, r9
 8003ca8:	f7fc ff20 	bl	8000aec <__aeabi_dcmplt>
 8003cac:	2800      	cmp	r0, #0
 8003cae:	f43f af35 	beq.w	8003b1c <_dtoa_r+0x464>
 8003cb2:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 8003cb4:	1e6b      	subs	r3, r5, #1
 8003cb6:	930f      	str	r3, [sp, #60]	; 0x3c
 8003cb8:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8003cbc:	2b30      	cmp	r3, #48	; 0x30
 8003cbe:	d0f8      	beq.n	8003cb2 <_dtoa_r+0x5fa>
 8003cc0:	9700      	str	r7, [sp, #0]
 8003cc2:	e049      	b.n	8003d58 <_dtoa_r+0x6a0>
 8003cc4:	4b05      	ldr	r3, [pc, #20]	; (8003cdc <_dtoa_r+0x624>)
 8003cc6:	f7fc fc9f 	bl	8000608 <__aeabi_dmul>
 8003cca:	4680      	mov	r8, r0
 8003ccc:	4689      	mov	r9, r1
 8003cce:	e7bd      	b.n	8003c4c <_dtoa_r+0x594>
 8003cd0:	08005be8 	.word	0x08005be8
 8003cd4:	08005bc0 	.word	0x08005bc0
 8003cd8:	3ff00000 	.word	0x3ff00000
 8003cdc:	40240000 	.word	0x40240000
 8003ce0:	401c0000 	.word	0x401c0000
 8003ce4:	40140000 	.word	0x40140000
 8003ce8:	3fe00000 	.word	0x3fe00000
 8003cec:	9d01      	ldr	r5, [sp, #4]
 8003cee:	4656      	mov	r6, sl
 8003cf0:	465f      	mov	r7, fp
 8003cf2:	4642      	mov	r2, r8
 8003cf4:	464b      	mov	r3, r9
 8003cf6:	4630      	mov	r0, r6
 8003cf8:	4639      	mov	r1, r7
 8003cfa:	f7fc fdaf 	bl	800085c <__aeabi_ddiv>
 8003cfe:	f7fc ff33 	bl	8000b68 <__aeabi_d2iz>
 8003d02:	4682      	mov	sl, r0
 8003d04:	f7fc fc16 	bl	8000534 <__aeabi_i2d>
 8003d08:	4642      	mov	r2, r8
 8003d0a:	464b      	mov	r3, r9
 8003d0c:	f7fc fc7c 	bl	8000608 <__aeabi_dmul>
 8003d10:	4602      	mov	r2, r0
 8003d12:	460b      	mov	r3, r1
 8003d14:	4630      	mov	r0, r6
 8003d16:	4639      	mov	r1, r7
 8003d18:	f10a 0630 	add.w	r6, sl, #48	; 0x30
 8003d1c:	f7fc fabc 	bl	8000298 <__aeabi_dsub>
 8003d20:	f805 6b01 	strb.w	r6, [r5], #1
 8003d24:	9e01      	ldr	r6, [sp, #4]
 8003d26:	9f03      	ldr	r7, [sp, #12]
 8003d28:	1bae      	subs	r6, r5, r6
 8003d2a:	42b7      	cmp	r7, r6
 8003d2c:	4602      	mov	r2, r0
 8003d2e:	460b      	mov	r3, r1
 8003d30:	d135      	bne.n	8003d9e <_dtoa_r+0x6e6>
 8003d32:	f7fc fab3 	bl	800029c <__adddf3>
 8003d36:	4642      	mov	r2, r8
 8003d38:	464b      	mov	r3, r9
 8003d3a:	4606      	mov	r6, r0
 8003d3c:	460f      	mov	r7, r1
 8003d3e:	f7fc fef3 	bl	8000b28 <__aeabi_dcmpgt>
 8003d42:	b9d0      	cbnz	r0, 8003d7a <_dtoa_r+0x6c2>
 8003d44:	4642      	mov	r2, r8
 8003d46:	464b      	mov	r3, r9
 8003d48:	4630      	mov	r0, r6
 8003d4a:	4639      	mov	r1, r7
 8003d4c:	f7fc fec4 	bl	8000ad8 <__aeabi_dcmpeq>
 8003d50:	b110      	cbz	r0, 8003d58 <_dtoa_r+0x6a0>
 8003d52:	f01a 0f01 	tst.w	sl, #1
 8003d56:	d110      	bne.n	8003d7a <_dtoa_r+0x6c2>
 8003d58:	4620      	mov	r0, r4
 8003d5a:	ee18 1a10 	vmov	r1, s16
 8003d5e:	f000 faf3 	bl	8004348 <_Bfree>
 8003d62:	2300      	movs	r3, #0
 8003d64:	9800      	ldr	r0, [sp, #0]
 8003d66:	702b      	strb	r3, [r5, #0]
 8003d68:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8003d6a:	3001      	adds	r0, #1
 8003d6c:	6018      	str	r0, [r3, #0]
 8003d6e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8003d70:	2b00      	cmp	r3, #0
 8003d72:	f43f acf1 	beq.w	8003758 <_dtoa_r+0xa0>
 8003d76:	601d      	str	r5, [r3, #0]
 8003d78:	e4ee      	b.n	8003758 <_dtoa_r+0xa0>
 8003d7a:	9f00      	ldr	r7, [sp, #0]
 8003d7c:	462b      	mov	r3, r5
 8003d7e:	461d      	mov	r5, r3
 8003d80:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8003d84:	2a39      	cmp	r2, #57	; 0x39
 8003d86:	d106      	bne.n	8003d96 <_dtoa_r+0x6de>
 8003d88:	9a01      	ldr	r2, [sp, #4]
 8003d8a:	429a      	cmp	r2, r3
 8003d8c:	d1f7      	bne.n	8003d7e <_dtoa_r+0x6c6>
 8003d8e:	9901      	ldr	r1, [sp, #4]
 8003d90:	2230      	movs	r2, #48	; 0x30
 8003d92:	3701      	adds	r7, #1
 8003d94:	700a      	strb	r2, [r1, #0]
 8003d96:	781a      	ldrb	r2, [r3, #0]
 8003d98:	3201      	adds	r2, #1
 8003d9a:	701a      	strb	r2, [r3, #0]
 8003d9c:	e790      	b.n	8003cc0 <_dtoa_r+0x608>
 8003d9e:	4ba6      	ldr	r3, [pc, #664]	; (8004038 <_dtoa_r+0x980>)
 8003da0:	2200      	movs	r2, #0
 8003da2:	f7fc fc31 	bl	8000608 <__aeabi_dmul>
 8003da6:	2200      	movs	r2, #0
 8003da8:	2300      	movs	r3, #0
 8003daa:	4606      	mov	r6, r0
 8003dac:	460f      	mov	r7, r1
 8003dae:	f7fc fe93 	bl	8000ad8 <__aeabi_dcmpeq>
 8003db2:	2800      	cmp	r0, #0
 8003db4:	d09d      	beq.n	8003cf2 <_dtoa_r+0x63a>
 8003db6:	e7cf      	b.n	8003d58 <_dtoa_r+0x6a0>
 8003db8:	9a08      	ldr	r2, [sp, #32]
 8003dba:	2a00      	cmp	r2, #0
 8003dbc:	f000 80d7 	beq.w	8003f6e <_dtoa_r+0x8b6>
 8003dc0:	9a06      	ldr	r2, [sp, #24]
 8003dc2:	2a01      	cmp	r2, #1
 8003dc4:	f300 80ba 	bgt.w	8003f3c <_dtoa_r+0x884>
 8003dc8:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8003dca:	2a00      	cmp	r2, #0
 8003dcc:	f000 80b2 	beq.w	8003f34 <_dtoa_r+0x87c>
 8003dd0:	f203 4333 	addw	r3, r3, #1075	; 0x433
 8003dd4:	9e07      	ldr	r6, [sp, #28]
 8003dd6:	9d04      	ldr	r5, [sp, #16]
 8003dd8:	9a04      	ldr	r2, [sp, #16]
 8003dda:	441a      	add	r2, r3
 8003ddc:	9204      	str	r2, [sp, #16]
 8003dde:	9a05      	ldr	r2, [sp, #20]
 8003de0:	2101      	movs	r1, #1
 8003de2:	441a      	add	r2, r3
 8003de4:	4620      	mov	r0, r4
 8003de6:	9205      	str	r2, [sp, #20]
 8003de8:	f000 fb66 	bl	80044b8 <__i2b>
 8003dec:	4607      	mov	r7, r0
 8003dee:	2d00      	cmp	r5, #0
 8003df0:	dd0c      	ble.n	8003e0c <_dtoa_r+0x754>
 8003df2:	9b05      	ldr	r3, [sp, #20]
 8003df4:	2b00      	cmp	r3, #0
 8003df6:	dd09      	ble.n	8003e0c <_dtoa_r+0x754>
 8003df8:	42ab      	cmp	r3, r5
 8003dfa:	9a04      	ldr	r2, [sp, #16]
 8003dfc:	bfa8      	it	ge
 8003dfe:	462b      	movge	r3, r5
 8003e00:	1ad2      	subs	r2, r2, r3
 8003e02:	9204      	str	r2, [sp, #16]
 8003e04:	9a05      	ldr	r2, [sp, #20]
 8003e06:	1aed      	subs	r5, r5, r3
 8003e08:	1ad3      	subs	r3, r2, r3
 8003e0a:	9305      	str	r3, [sp, #20]
 8003e0c:	9b07      	ldr	r3, [sp, #28]
 8003e0e:	b31b      	cbz	r3, 8003e58 <_dtoa_r+0x7a0>
 8003e10:	9b08      	ldr	r3, [sp, #32]
 8003e12:	2b00      	cmp	r3, #0
 8003e14:	f000 80af 	beq.w	8003f76 <_dtoa_r+0x8be>
 8003e18:	2e00      	cmp	r6, #0
 8003e1a:	dd13      	ble.n	8003e44 <_dtoa_r+0x78c>
 8003e1c:	4639      	mov	r1, r7
 8003e1e:	4632      	mov	r2, r6
 8003e20:	4620      	mov	r0, r4
 8003e22:	f000 fc09 	bl	8004638 <__pow5mult>
 8003e26:	ee18 2a10 	vmov	r2, s16
 8003e2a:	4601      	mov	r1, r0
 8003e2c:	4607      	mov	r7, r0
 8003e2e:	4620      	mov	r0, r4
 8003e30:	f000 fb58 	bl	80044e4 <__multiply>
 8003e34:	ee18 1a10 	vmov	r1, s16
 8003e38:	4680      	mov	r8, r0
 8003e3a:	4620      	mov	r0, r4
 8003e3c:	f000 fa84 	bl	8004348 <_Bfree>
 8003e40:	ee08 8a10 	vmov	s16, r8
 8003e44:	9b07      	ldr	r3, [sp, #28]
 8003e46:	1b9a      	subs	r2, r3, r6
 8003e48:	d006      	beq.n	8003e58 <_dtoa_r+0x7a0>
 8003e4a:	ee18 1a10 	vmov	r1, s16
 8003e4e:	4620      	mov	r0, r4
 8003e50:	f000 fbf2 	bl	8004638 <__pow5mult>
 8003e54:	ee08 0a10 	vmov	s16, r0
 8003e58:	2101      	movs	r1, #1
 8003e5a:	4620      	mov	r0, r4
 8003e5c:	f000 fb2c 	bl	80044b8 <__i2b>
 8003e60:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8003e62:	2b00      	cmp	r3, #0
 8003e64:	4606      	mov	r6, r0
 8003e66:	f340 8088 	ble.w	8003f7a <_dtoa_r+0x8c2>
 8003e6a:	461a      	mov	r2, r3
 8003e6c:	4601      	mov	r1, r0
 8003e6e:	4620      	mov	r0, r4
 8003e70:	f000 fbe2 	bl	8004638 <__pow5mult>
 8003e74:	9b06      	ldr	r3, [sp, #24]
 8003e76:	2b01      	cmp	r3, #1
 8003e78:	4606      	mov	r6, r0
 8003e7a:	f340 8081 	ble.w	8003f80 <_dtoa_r+0x8c8>
 8003e7e:	f04f 0800 	mov.w	r8, #0
 8003e82:	6933      	ldr	r3, [r6, #16]
 8003e84:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 8003e88:	6918      	ldr	r0, [r3, #16]
 8003e8a:	f000 fac5 	bl	8004418 <__hi0bits>
 8003e8e:	f1c0 0020 	rsb	r0, r0, #32
 8003e92:	9b05      	ldr	r3, [sp, #20]
 8003e94:	4418      	add	r0, r3
 8003e96:	f010 001f 	ands.w	r0, r0, #31
 8003e9a:	f000 8092 	beq.w	8003fc2 <_dtoa_r+0x90a>
 8003e9e:	f1c0 0320 	rsb	r3, r0, #32
 8003ea2:	2b04      	cmp	r3, #4
 8003ea4:	f340 808a 	ble.w	8003fbc <_dtoa_r+0x904>
 8003ea8:	f1c0 001c 	rsb	r0, r0, #28
 8003eac:	9b04      	ldr	r3, [sp, #16]
 8003eae:	4403      	add	r3, r0
 8003eb0:	9304      	str	r3, [sp, #16]
 8003eb2:	9b05      	ldr	r3, [sp, #20]
 8003eb4:	4403      	add	r3, r0
 8003eb6:	4405      	add	r5, r0
 8003eb8:	9305      	str	r3, [sp, #20]
 8003eba:	9b04      	ldr	r3, [sp, #16]
 8003ebc:	2b00      	cmp	r3, #0
 8003ebe:	dd07      	ble.n	8003ed0 <_dtoa_r+0x818>
 8003ec0:	ee18 1a10 	vmov	r1, s16
 8003ec4:	461a      	mov	r2, r3
 8003ec6:	4620      	mov	r0, r4
 8003ec8:	f000 fc10 	bl	80046ec <__lshift>
 8003ecc:	ee08 0a10 	vmov	s16, r0
 8003ed0:	9b05      	ldr	r3, [sp, #20]
 8003ed2:	2b00      	cmp	r3, #0
 8003ed4:	dd05      	ble.n	8003ee2 <_dtoa_r+0x82a>
 8003ed6:	4631      	mov	r1, r6
 8003ed8:	461a      	mov	r2, r3
 8003eda:	4620      	mov	r0, r4
 8003edc:	f000 fc06 	bl	80046ec <__lshift>
 8003ee0:	4606      	mov	r6, r0
 8003ee2:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8003ee4:	2b00      	cmp	r3, #0
 8003ee6:	d06e      	beq.n	8003fc6 <_dtoa_r+0x90e>
 8003ee8:	ee18 0a10 	vmov	r0, s16
 8003eec:	4631      	mov	r1, r6
 8003eee:	f000 fc6d 	bl	80047cc <__mcmp>
 8003ef2:	2800      	cmp	r0, #0
 8003ef4:	da67      	bge.n	8003fc6 <_dtoa_r+0x90e>
 8003ef6:	9b00      	ldr	r3, [sp, #0]
 8003ef8:	3b01      	subs	r3, #1
 8003efa:	ee18 1a10 	vmov	r1, s16
 8003efe:	9300      	str	r3, [sp, #0]
 8003f00:	220a      	movs	r2, #10
 8003f02:	2300      	movs	r3, #0
 8003f04:	4620      	mov	r0, r4
 8003f06:	f000 fa41 	bl	800438c <__multadd>
 8003f0a:	9b08      	ldr	r3, [sp, #32]
 8003f0c:	ee08 0a10 	vmov	s16, r0
 8003f10:	2b00      	cmp	r3, #0
 8003f12:	f000 81b1 	beq.w	8004278 <_dtoa_r+0xbc0>
 8003f16:	2300      	movs	r3, #0
 8003f18:	4639      	mov	r1, r7
 8003f1a:	220a      	movs	r2, #10
 8003f1c:	4620      	mov	r0, r4
 8003f1e:	f000 fa35 	bl	800438c <__multadd>
 8003f22:	9b02      	ldr	r3, [sp, #8]
 8003f24:	2b00      	cmp	r3, #0
 8003f26:	4607      	mov	r7, r0
 8003f28:	f300 808e 	bgt.w	8004048 <_dtoa_r+0x990>
 8003f2c:	9b06      	ldr	r3, [sp, #24]
 8003f2e:	2b02      	cmp	r3, #2
 8003f30:	dc51      	bgt.n	8003fd6 <_dtoa_r+0x91e>
 8003f32:	e089      	b.n	8004048 <_dtoa_r+0x990>
 8003f34:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8003f36:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 8003f3a:	e74b      	b.n	8003dd4 <_dtoa_r+0x71c>
 8003f3c:	9b03      	ldr	r3, [sp, #12]
 8003f3e:	1e5e      	subs	r6, r3, #1
 8003f40:	9b07      	ldr	r3, [sp, #28]
 8003f42:	42b3      	cmp	r3, r6
 8003f44:	bfbf      	itttt	lt
 8003f46:	9b07      	ldrlt	r3, [sp, #28]
 8003f48:	9607      	strlt	r6, [sp, #28]
 8003f4a:	1af2      	sublt	r2, r6, r3
 8003f4c:	9b0a      	ldrlt	r3, [sp, #40]	; 0x28
 8003f4e:	bfb6      	itet	lt
 8003f50:	189b      	addlt	r3, r3, r2
 8003f52:	1b9e      	subge	r6, r3, r6
 8003f54:	930a      	strlt	r3, [sp, #40]	; 0x28
 8003f56:	9b03      	ldr	r3, [sp, #12]
 8003f58:	bfb8      	it	lt
 8003f5a:	2600      	movlt	r6, #0
 8003f5c:	2b00      	cmp	r3, #0
 8003f5e:	bfb7      	itett	lt
 8003f60:	e9dd 2303 	ldrdlt	r2, r3, [sp, #12]
 8003f64:	e9dd 3503 	ldrdge	r3, r5, [sp, #12]
 8003f68:	1a9d      	sublt	r5, r3, r2
 8003f6a:	2300      	movlt	r3, #0
 8003f6c:	e734      	b.n	8003dd8 <_dtoa_r+0x720>
 8003f6e:	9e07      	ldr	r6, [sp, #28]
 8003f70:	9d04      	ldr	r5, [sp, #16]
 8003f72:	9f08      	ldr	r7, [sp, #32]
 8003f74:	e73b      	b.n	8003dee <_dtoa_r+0x736>
 8003f76:	9a07      	ldr	r2, [sp, #28]
 8003f78:	e767      	b.n	8003e4a <_dtoa_r+0x792>
 8003f7a:	9b06      	ldr	r3, [sp, #24]
 8003f7c:	2b01      	cmp	r3, #1
 8003f7e:	dc18      	bgt.n	8003fb2 <_dtoa_r+0x8fa>
 8003f80:	f1ba 0f00 	cmp.w	sl, #0
 8003f84:	d115      	bne.n	8003fb2 <_dtoa_r+0x8fa>
 8003f86:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8003f8a:	b993      	cbnz	r3, 8003fb2 <_dtoa_r+0x8fa>
 8003f8c:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 8003f90:	0d1b      	lsrs	r3, r3, #20
 8003f92:	051b      	lsls	r3, r3, #20
 8003f94:	b183      	cbz	r3, 8003fb8 <_dtoa_r+0x900>
 8003f96:	9b04      	ldr	r3, [sp, #16]
 8003f98:	3301      	adds	r3, #1
 8003f9a:	9304      	str	r3, [sp, #16]
 8003f9c:	9b05      	ldr	r3, [sp, #20]
 8003f9e:	3301      	adds	r3, #1
 8003fa0:	9305      	str	r3, [sp, #20]
 8003fa2:	f04f 0801 	mov.w	r8, #1
 8003fa6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8003fa8:	2b00      	cmp	r3, #0
 8003faa:	f47f af6a 	bne.w	8003e82 <_dtoa_r+0x7ca>
 8003fae:	2001      	movs	r0, #1
 8003fb0:	e76f      	b.n	8003e92 <_dtoa_r+0x7da>
 8003fb2:	f04f 0800 	mov.w	r8, #0
 8003fb6:	e7f6      	b.n	8003fa6 <_dtoa_r+0x8ee>
 8003fb8:	4698      	mov	r8, r3
 8003fba:	e7f4      	b.n	8003fa6 <_dtoa_r+0x8ee>
 8003fbc:	f43f af7d 	beq.w	8003eba <_dtoa_r+0x802>
 8003fc0:	4618      	mov	r0, r3
 8003fc2:	301c      	adds	r0, #28
 8003fc4:	e772      	b.n	8003eac <_dtoa_r+0x7f4>
 8003fc6:	9b03      	ldr	r3, [sp, #12]
 8003fc8:	2b00      	cmp	r3, #0
 8003fca:	dc37      	bgt.n	800403c <_dtoa_r+0x984>
 8003fcc:	9b06      	ldr	r3, [sp, #24]
 8003fce:	2b02      	cmp	r3, #2
 8003fd0:	dd34      	ble.n	800403c <_dtoa_r+0x984>
 8003fd2:	9b03      	ldr	r3, [sp, #12]
 8003fd4:	9302      	str	r3, [sp, #8]
 8003fd6:	9b02      	ldr	r3, [sp, #8]
 8003fd8:	b96b      	cbnz	r3, 8003ff6 <_dtoa_r+0x93e>
 8003fda:	4631      	mov	r1, r6
 8003fdc:	2205      	movs	r2, #5
 8003fde:	4620      	mov	r0, r4
 8003fe0:	f000 f9d4 	bl	800438c <__multadd>
 8003fe4:	4601      	mov	r1, r0
 8003fe6:	4606      	mov	r6, r0
 8003fe8:	ee18 0a10 	vmov	r0, s16
 8003fec:	f000 fbee 	bl	80047cc <__mcmp>
 8003ff0:	2800      	cmp	r0, #0
 8003ff2:	f73f adbb 	bgt.w	8003b6c <_dtoa_r+0x4b4>
 8003ff6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8003ff8:	9d01      	ldr	r5, [sp, #4]
 8003ffa:	43db      	mvns	r3, r3
 8003ffc:	9300      	str	r3, [sp, #0]
 8003ffe:	f04f 0800 	mov.w	r8, #0
 8004002:	4631      	mov	r1, r6
 8004004:	4620      	mov	r0, r4
 8004006:	f000 f99f 	bl	8004348 <_Bfree>
 800400a:	2f00      	cmp	r7, #0
 800400c:	f43f aea4 	beq.w	8003d58 <_dtoa_r+0x6a0>
 8004010:	f1b8 0f00 	cmp.w	r8, #0
 8004014:	d005      	beq.n	8004022 <_dtoa_r+0x96a>
 8004016:	45b8      	cmp	r8, r7
 8004018:	d003      	beq.n	8004022 <_dtoa_r+0x96a>
 800401a:	4641      	mov	r1, r8
 800401c:	4620      	mov	r0, r4
 800401e:	f000 f993 	bl	8004348 <_Bfree>
 8004022:	4639      	mov	r1, r7
 8004024:	4620      	mov	r0, r4
 8004026:	f000 f98f 	bl	8004348 <_Bfree>
 800402a:	e695      	b.n	8003d58 <_dtoa_r+0x6a0>
 800402c:	2600      	movs	r6, #0
 800402e:	4637      	mov	r7, r6
 8004030:	e7e1      	b.n	8003ff6 <_dtoa_r+0x93e>
 8004032:	9700      	str	r7, [sp, #0]
 8004034:	4637      	mov	r7, r6
 8004036:	e599      	b.n	8003b6c <_dtoa_r+0x4b4>
 8004038:	40240000 	.word	0x40240000
 800403c:	9b08      	ldr	r3, [sp, #32]
 800403e:	2b00      	cmp	r3, #0
 8004040:	f000 80ca 	beq.w	80041d8 <_dtoa_r+0xb20>
 8004044:	9b03      	ldr	r3, [sp, #12]
 8004046:	9302      	str	r3, [sp, #8]
 8004048:	2d00      	cmp	r5, #0
 800404a:	dd05      	ble.n	8004058 <_dtoa_r+0x9a0>
 800404c:	4639      	mov	r1, r7
 800404e:	462a      	mov	r2, r5
 8004050:	4620      	mov	r0, r4
 8004052:	f000 fb4b 	bl	80046ec <__lshift>
 8004056:	4607      	mov	r7, r0
 8004058:	f1b8 0f00 	cmp.w	r8, #0
 800405c:	d05b      	beq.n	8004116 <_dtoa_r+0xa5e>
 800405e:	6879      	ldr	r1, [r7, #4]
 8004060:	4620      	mov	r0, r4
 8004062:	f000 f931 	bl	80042c8 <_Balloc>
 8004066:	4605      	mov	r5, r0
 8004068:	b928      	cbnz	r0, 8004076 <_dtoa_r+0x9be>
 800406a:	4b87      	ldr	r3, [pc, #540]	; (8004288 <_dtoa_r+0xbd0>)
 800406c:	4602      	mov	r2, r0
 800406e:	f240 21ea 	movw	r1, #746	; 0x2ea
 8004072:	f7ff bb3b 	b.w	80036ec <_dtoa_r+0x34>
 8004076:	693a      	ldr	r2, [r7, #16]
 8004078:	3202      	adds	r2, #2
 800407a:	0092      	lsls	r2, r2, #2
 800407c:	f107 010c 	add.w	r1, r7, #12
 8004080:	300c      	adds	r0, #12
 8004082:	f000 f913 	bl	80042ac <memcpy>
 8004086:	2201      	movs	r2, #1
 8004088:	4629      	mov	r1, r5
 800408a:	4620      	mov	r0, r4
 800408c:	f000 fb2e 	bl	80046ec <__lshift>
 8004090:	9b01      	ldr	r3, [sp, #4]
 8004092:	f103 0901 	add.w	r9, r3, #1
 8004096:	e9dd 2301 	ldrd	r2, r3, [sp, #4]
 800409a:	4413      	add	r3, r2
 800409c:	9305      	str	r3, [sp, #20]
 800409e:	f00a 0301 	and.w	r3, sl, #1
 80040a2:	46b8      	mov	r8, r7
 80040a4:	9304      	str	r3, [sp, #16]
 80040a6:	4607      	mov	r7, r0
 80040a8:	4631      	mov	r1, r6
 80040aa:	ee18 0a10 	vmov	r0, s16
 80040ae:	f7ff fa75 	bl	800359c <quorem>
 80040b2:	4641      	mov	r1, r8
 80040b4:	9002      	str	r0, [sp, #8]
 80040b6:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 80040ba:	ee18 0a10 	vmov	r0, s16
 80040be:	f000 fb85 	bl	80047cc <__mcmp>
 80040c2:	463a      	mov	r2, r7
 80040c4:	9003      	str	r0, [sp, #12]
 80040c6:	4631      	mov	r1, r6
 80040c8:	4620      	mov	r0, r4
 80040ca:	f000 fb9b 	bl	8004804 <__mdiff>
 80040ce:	68c2      	ldr	r2, [r0, #12]
 80040d0:	f109 3bff 	add.w	fp, r9, #4294967295
 80040d4:	4605      	mov	r5, r0
 80040d6:	bb02      	cbnz	r2, 800411a <_dtoa_r+0xa62>
 80040d8:	4601      	mov	r1, r0
 80040da:	ee18 0a10 	vmov	r0, s16
 80040de:	f000 fb75 	bl	80047cc <__mcmp>
 80040e2:	4602      	mov	r2, r0
 80040e4:	4629      	mov	r1, r5
 80040e6:	4620      	mov	r0, r4
 80040e8:	9207      	str	r2, [sp, #28]
 80040ea:	f000 f92d 	bl	8004348 <_Bfree>
 80040ee:	e9dd 3206 	ldrd	r3, r2, [sp, #24]
 80040f2:	ea43 0102 	orr.w	r1, r3, r2
 80040f6:	9b04      	ldr	r3, [sp, #16]
 80040f8:	430b      	orrs	r3, r1
 80040fa:	464d      	mov	r5, r9
 80040fc:	d10f      	bne.n	800411e <_dtoa_r+0xa66>
 80040fe:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 8004102:	d02a      	beq.n	800415a <_dtoa_r+0xaa2>
 8004104:	9b03      	ldr	r3, [sp, #12]
 8004106:	2b00      	cmp	r3, #0
 8004108:	dd02      	ble.n	8004110 <_dtoa_r+0xa58>
 800410a:	9b02      	ldr	r3, [sp, #8]
 800410c:	f103 0a31 	add.w	sl, r3, #49	; 0x31
 8004110:	f88b a000 	strb.w	sl, [fp]
 8004114:	e775      	b.n	8004002 <_dtoa_r+0x94a>
 8004116:	4638      	mov	r0, r7
 8004118:	e7ba      	b.n	8004090 <_dtoa_r+0x9d8>
 800411a:	2201      	movs	r2, #1
 800411c:	e7e2      	b.n	80040e4 <_dtoa_r+0xa2c>
 800411e:	9b03      	ldr	r3, [sp, #12]
 8004120:	2b00      	cmp	r3, #0
 8004122:	db04      	blt.n	800412e <_dtoa_r+0xa76>
 8004124:	9906      	ldr	r1, [sp, #24]
 8004126:	430b      	orrs	r3, r1
 8004128:	9904      	ldr	r1, [sp, #16]
 800412a:	430b      	orrs	r3, r1
 800412c:	d122      	bne.n	8004174 <_dtoa_r+0xabc>
 800412e:	2a00      	cmp	r2, #0
 8004130:	ddee      	ble.n	8004110 <_dtoa_r+0xa58>
 8004132:	ee18 1a10 	vmov	r1, s16
 8004136:	2201      	movs	r2, #1
 8004138:	4620      	mov	r0, r4
 800413a:	f000 fad7 	bl	80046ec <__lshift>
 800413e:	4631      	mov	r1, r6
 8004140:	ee08 0a10 	vmov	s16, r0
 8004144:	f000 fb42 	bl	80047cc <__mcmp>
 8004148:	2800      	cmp	r0, #0
 800414a:	dc03      	bgt.n	8004154 <_dtoa_r+0xa9c>
 800414c:	d1e0      	bne.n	8004110 <_dtoa_r+0xa58>
 800414e:	f01a 0f01 	tst.w	sl, #1
 8004152:	d0dd      	beq.n	8004110 <_dtoa_r+0xa58>
 8004154:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 8004158:	d1d7      	bne.n	800410a <_dtoa_r+0xa52>
 800415a:	2339      	movs	r3, #57	; 0x39
 800415c:	f88b 3000 	strb.w	r3, [fp]
 8004160:	462b      	mov	r3, r5
 8004162:	461d      	mov	r5, r3
 8004164:	3b01      	subs	r3, #1
 8004166:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 800416a:	2a39      	cmp	r2, #57	; 0x39
 800416c:	d071      	beq.n	8004252 <_dtoa_r+0xb9a>
 800416e:	3201      	adds	r2, #1
 8004170:	701a      	strb	r2, [r3, #0]
 8004172:	e746      	b.n	8004002 <_dtoa_r+0x94a>
 8004174:	2a00      	cmp	r2, #0
 8004176:	dd07      	ble.n	8004188 <_dtoa_r+0xad0>
 8004178:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 800417c:	d0ed      	beq.n	800415a <_dtoa_r+0xaa2>
 800417e:	f10a 0301 	add.w	r3, sl, #1
 8004182:	f88b 3000 	strb.w	r3, [fp]
 8004186:	e73c      	b.n	8004002 <_dtoa_r+0x94a>
 8004188:	9b05      	ldr	r3, [sp, #20]
 800418a:	f809 ac01 	strb.w	sl, [r9, #-1]
 800418e:	4599      	cmp	r9, r3
 8004190:	d047      	beq.n	8004222 <_dtoa_r+0xb6a>
 8004192:	ee18 1a10 	vmov	r1, s16
 8004196:	2300      	movs	r3, #0
 8004198:	220a      	movs	r2, #10
 800419a:	4620      	mov	r0, r4
 800419c:	f000 f8f6 	bl	800438c <__multadd>
 80041a0:	45b8      	cmp	r8, r7
 80041a2:	ee08 0a10 	vmov	s16, r0
 80041a6:	f04f 0300 	mov.w	r3, #0
 80041aa:	f04f 020a 	mov.w	r2, #10
 80041ae:	4641      	mov	r1, r8
 80041b0:	4620      	mov	r0, r4
 80041b2:	d106      	bne.n	80041c2 <_dtoa_r+0xb0a>
 80041b4:	f000 f8ea 	bl	800438c <__multadd>
 80041b8:	4680      	mov	r8, r0
 80041ba:	4607      	mov	r7, r0
 80041bc:	f109 0901 	add.w	r9, r9, #1
 80041c0:	e772      	b.n	80040a8 <_dtoa_r+0x9f0>
 80041c2:	f000 f8e3 	bl	800438c <__multadd>
 80041c6:	4639      	mov	r1, r7
 80041c8:	4680      	mov	r8, r0
 80041ca:	2300      	movs	r3, #0
 80041cc:	220a      	movs	r2, #10
 80041ce:	4620      	mov	r0, r4
 80041d0:	f000 f8dc 	bl	800438c <__multadd>
 80041d4:	4607      	mov	r7, r0
 80041d6:	e7f1      	b.n	80041bc <_dtoa_r+0xb04>
 80041d8:	9b03      	ldr	r3, [sp, #12]
 80041da:	9302      	str	r3, [sp, #8]
 80041dc:	9d01      	ldr	r5, [sp, #4]
 80041de:	ee18 0a10 	vmov	r0, s16
 80041e2:	4631      	mov	r1, r6
 80041e4:	f7ff f9da 	bl	800359c <quorem>
 80041e8:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 80041ec:	9b01      	ldr	r3, [sp, #4]
 80041ee:	f805 ab01 	strb.w	sl, [r5], #1
 80041f2:	1aea      	subs	r2, r5, r3
 80041f4:	9b02      	ldr	r3, [sp, #8]
 80041f6:	4293      	cmp	r3, r2
 80041f8:	dd09      	ble.n	800420e <_dtoa_r+0xb56>
 80041fa:	ee18 1a10 	vmov	r1, s16
 80041fe:	2300      	movs	r3, #0
 8004200:	220a      	movs	r2, #10
 8004202:	4620      	mov	r0, r4
 8004204:	f000 f8c2 	bl	800438c <__multadd>
 8004208:	ee08 0a10 	vmov	s16, r0
 800420c:	e7e7      	b.n	80041de <_dtoa_r+0xb26>
 800420e:	9b02      	ldr	r3, [sp, #8]
 8004210:	2b00      	cmp	r3, #0
 8004212:	bfc8      	it	gt
 8004214:	461d      	movgt	r5, r3
 8004216:	9b01      	ldr	r3, [sp, #4]
 8004218:	bfd8      	it	le
 800421a:	2501      	movle	r5, #1
 800421c:	441d      	add	r5, r3
 800421e:	f04f 0800 	mov.w	r8, #0
 8004222:	ee18 1a10 	vmov	r1, s16
 8004226:	2201      	movs	r2, #1
 8004228:	4620      	mov	r0, r4
 800422a:	f000 fa5f 	bl	80046ec <__lshift>
 800422e:	4631      	mov	r1, r6
 8004230:	ee08 0a10 	vmov	s16, r0
 8004234:	f000 faca 	bl	80047cc <__mcmp>
 8004238:	2800      	cmp	r0, #0
 800423a:	dc91      	bgt.n	8004160 <_dtoa_r+0xaa8>
 800423c:	d102      	bne.n	8004244 <_dtoa_r+0xb8c>
 800423e:	f01a 0f01 	tst.w	sl, #1
 8004242:	d18d      	bne.n	8004160 <_dtoa_r+0xaa8>
 8004244:	462b      	mov	r3, r5
 8004246:	461d      	mov	r5, r3
 8004248:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800424c:	2a30      	cmp	r2, #48	; 0x30
 800424e:	d0fa      	beq.n	8004246 <_dtoa_r+0xb8e>
 8004250:	e6d7      	b.n	8004002 <_dtoa_r+0x94a>
 8004252:	9a01      	ldr	r2, [sp, #4]
 8004254:	429a      	cmp	r2, r3
 8004256:	d184      	bne.n	8004162 <_dtoa_r+0xaaa>
 8004258:	9b00      	ldr	r3, [sp, #0]
 800425a:	3301      	adds	r3, #1
 800425c:	9300      	str	r3, [sp, #0]
 800425e:	2331      	movs	r3, #49	; 0x31
 8004260:	7013      	strb	r3, [r2, #0]
 8004262:	e6ce      	b.n	8004002 <_dtoa_r+0x94a>
 8004264:	4b09      	ldr	r3, [pc, #36]	; (800428c <_dtoa_r+0xbd4>)
 8004266:	f7ff ba95 	b.w	8003794 <_dtoa_r+0xdc>
 800426a:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800426c:	2b00      	cmp	r3, #0
 800426e:	f47f aa6e 	bne.w	800374e <_dtoa_r+0x96>
 8004272:	4b07      	ldr	r3, [pc, #28]	; (8004290 <_dtoa_r+0xbd8>)
 8004274:	f7ff ba8e 	b.w	8003794 <_dtoa_r+0xdc>
 8004278:	9b02      	ldr	r3, [sp, #8]
 800427a:	2b00      	cmp	r3, #0
 800427c:	dcae      	bgt.n	80041dc <_dtoa_r+0xb24>
 800427e:	9b06      	ldr	r3, [sp, #24]
 8004280:	2b02      	cmp	r3, #2
 8004282:	f73f aea8 	bgt.w	8003fd6 <_dtoa_r+0x91e>
 8004286:	e7a9      	b.n	80041dc <_dtoa_r+0xb24>
 8004288:	08005b4f 	.word	0x08005b4f
 800428c:	08005aac 	.word	0x08005aac
 8004290:	08005ad0 	.word	0x08005ad0

08004294 <_localeconv_r>:
 8004294:	4800      	ldr	r0, [pc, #0]	; (8004298 <_localeconv_r+0x4>)
 8004296:	4770      	bx	lr
 8004298:	20000160 	.word	0x20000160

0800429c <malloc>:
 800429c:	4b02      	ldr	r3, [pc, #8]	; (80042a8 <malloc+0xc>)
 800429e:	4601      	mov	r1, r0
 80042a0:	6818      	ldr	r0, [r3, #0]
 80042a2:	f000 bc17 	b.w	8004ad4 <_malloc_r>
 80042a6:	bf00      	nop
 80042a8:	2000000c 	.word	0x2000000c

080042ac <memcpy>:
 80042ac:	440a      	add	r2, r1
 80042ae:	4291      	cmp	r1, r2
 80042b0:	f100 33ff 	add.w	r3, r0, #4294967295
 80042b4:	d100      	bne.n	80042b8 <memcpy+0xc>
 80042b6:	4770      	bx	lr
 80042b8:	b510      	push	{r4, lr}
 80042ba:	f811 4b01 	ldrb.w	r4, [r1], #1
 80042be:	f803 4f01 	strb.w	r4, [r3, #1]!
 80042c2:	4291      	cmp	r1, r2
 80042c4:	d1f9      	bne.n	80042ba <memcpy+0xe>
 80042c6:	bd10      	pop	{r4, pc}

080042c8 <_Balloc>:
 80042c8:	b570      	push	{r4, r5, r6, lr}
 80042ca:	6a46      	ldr	r6, [r0, #36]	; 0x24
 80042cc:	4604      	mov	r4, r0
 80042ce:	460d      	mov	r5, r1
 80042d0:	b976      	cbnz	r6, 80042f0 <_Balloc+0x28>
 80042d2:	2010      	movs	r0, #16
 80042d4:	f7ff ffe2 	bl	800429c <malloc>
 80042d8:	4602      	mov	r2, r0
 80042da:	6260      	str	r0, [r4, #36]	; 0x24
 80042dc:	b920      	cbnz	r0, 80042e8 <_Balloc+0x20>
 80042de:	4b18      	ldr	r3, [pc, #96]	; (8004340 <_Balloc+0x78>)
 80042e0:	4818      	ldr	r0, [pc, #96]	; (8004344 <_Balloc+0x7c>)
 80042e2:	2166      	movs	r1, #102	; 0x66
 80042e4:	f000 fdd6 	bl	8004e94 <__assert_func>
 80042e8:	e9c0 6601 	strd	r6, r6, [r0, #4]
 80042ec:	6006      	str	r6, [r0, #0]
 80042ee:	60c6      	str	r6, [r0, #12]
 80042f0:	6a66      	ldr	r6, [r4, #36]	; 0x24
 80042f2:	68f3      	ldr	r3, [r6, #12]
 80042f4:	b183      	cbz	r3, 8004318 <_Balloc+0x50>
 80042f6:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80042f8:	68db      	ldr	r3, [r3, #12]
 80042fa:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 80042fe:	b9b8      	cbnz	r0, 8004330 <_Balloc+0x68>
 8004300:	2101      	movs	r1, #1
 8004302:	fa01 f605 	lsl.w	r6, r1, r5
 8004306:	1d72      	adds	r2, r6, #5
 8004308:	0092      	lsls	r2, r2, #2
 800430a:	4620      	mov	r0, r4
 800430c:	f000 fb60 	bl	80049d0 <_calloc_r>
 8004310:	b160      	cbz	r0, 800432c <_Balloc+0x64>
 8004312:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8004316:	e00e      	b.n	8004336 <_Balloc+0x6e>
 8004318:	2221      	movs	r2, #33	; 0x21
 800431a:	2104      	movs	r1, #4
 800431c:	4620      	mov	r0, r4
 800431e:	f000 fb57 	bl	80049d0 <_calloc_r>
 8004322:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8004324:	60f0      	str	r0, [r6, #12]
 8004326:	68db      	ldr	r3, [r3, #12]
 8004328:	2b00      	cmp	r3, #0
 800432a:	d1e4      	bne.n	80042f6 <_Balloc+0x2e>
 800432c:	2000      	movs	r0, #0
 800432e:	bd70      	pop	{r4, r5, r6, pc}
 8004330:	6802      	ldr	r2, [r0, #0]
 8004332:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8004336:	2300      	movs	r3, #0
 8004338:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800433c:	e7f7      	b.n	800432e <_Balloc+0x66>
 800433e:	bf00      	nop
 8004340:	08005add 	.word	0x08005add
 8004344:	08005b60 	.word	0x08005b60

08004348 <_Bfree>:
 8004348:	b570      	push	{r4, r5, r6, lr}
 800434a:	6a46      	ldr	r6, [r0, #36]	; 0x24
 800434c:	4605      	mov	r5, r0
 800434e:	460c      	mov	r4, r1
 8004350:	b976      	cbnz	r6, 8004370 <_Bfree+0x28>
 8004352:	2010      	movs	r0, #16
 8004354:	f7ff ffa2 	bl	800429c <malloc>
 8004358:	4602      	mov	r2, r0
 800435a:	6268      	str	r0, [r5, #36]	; 0x24
 800435c:	b920      	cbnz	r0, 8004368 <_Bfree+0x20>
 800435e:	4b09      	ldr	r3, [pc, #36]	; (8004384 <_Bfree+0x3c>)
 8004360:	4809      	ldr	r0, [pc, #36]	; (8004388 <_Bfree+0x40>)
 8004362:	218a      	movs	r1, #138	; 0x8a
 8004364:	f000 fd96 	bl	8004e94 <__assert_func>
 8004368:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800436c:	6006      	str	r6, [r0, #0]
 800436e:	60c6      	str	r6, [r0, #12]
 8004370:	b13c      	cbz	r4, 8004382 <_Bfree+0x3a>
 8004372:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8004374:	6862      	ldr	r2, [r4, #4]
 8004376:	68db      	ldr	r3, [r3, #12]
 8004378:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800437c:	6021      	str	r1, [r4, #0]
 800437e:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8004382:	bd70      	pop	{r4, r5, r6, pc}
 8004384:	08005add 	.word	0x08005add
 8004388:	08005b60 	.word	0x08005b60

0800438c <__multadd>:
 800438c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004390:	690d      	ldr	r5, [r1, #16]
 8004392:	4607      	mov	r7, r0
 8004394:	460c      	mov	r4, r1
 8004396:	461e      	mov	r6, r3
 8004398:	f101 0c14 	add.w	ip, r1, #20
 800439c:	2000      	movs	r0, #0
 800439e:	f8dc 3000 	ldr.w	r3, [ip]
 80043a2:	b299      	uxth	r1, r3
 80043a4:	fb02 6101 	mla	r1, r2, r1, r6
 80043a8:	0c1e      	lsrs	r6, r3, #16
 80043aa:	0c0b      	lsrs	r3, r1, #16
 80043ac:	fb02 3306 	mla	r3, r2, r6, r3
 80043b0:	b289      	uxth	r1, r1
 80043b2:	3001      	adds	r0, #1
 80043b4:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 80043b8:	4285      	cmp	r5, r0
 80043ba:	f84c 1b04 	str.w	r1, [ip], #4
 80043be:	ea4f 4613 	mov.w	r6, r3, lsr #16
 80043c2:	dcec      	bgt.n	800439e <__multadd+0x12>
 80043c4:	b30e      	cbz	r6, 800440a <__multadd+0x7e>
 80043c6:	68a3      	ldr	r3, [r4, #8]
 80043c8:	42ab      	cmp	r3, r5
 80043ca:	dc19      	bgt.n	8004400 <__multadd+0x74>
 80043cc:	6861      	ldr	r1, [r4, #4]
 80043ce:	4638      	mov	r0, r7
 80043d0:	3101      	adds	r1, #1
 80043d2:	f7ff ff79 	bl	80042c8 <_Balloc>
 80043d6:	4680      	mov	r8, r0
 80043d8:	b928      	cbnz	r0, 80043e6 <__multadd+0x5a>
 80043da:	4602      	mov	r2, r0
 80043dc:	4b0c      	ldr	r3, [pc, #48]	; (8004410 <__multadd+0x84>)
 80043de:	480d      	ldr	r0, [pc, #52]	; (8004414 <__multadd+0x88>)
 80043e0:	21b5      	movs	r1, #181	; 0xb5
 80043e2:	f000 fd57 	bl	8004e94 <__assert_func>
 80043e6:	6922      	ldr	r2, [r4, #16]
 80043e8:	3202      	adds	r2, #2
 80043ea:	f104 010c 	add.w	r1, r4, #12
 80043ee:	0092      	lsls	r2, r2, #2
 80043f0:	300c      	adds	r0, #12
 80043f2:	f7ff ff5b 	bl	80042ac <memcpy>
 80043f6:	4621      	mov	r1, r4
 80043f8:	4638      	mov	r0, r7
 80043fa:	f7ff ffa5 	bl	8004348 <_Bfree>
 80043fe:	4644      	mov	r4, r8
 8004400:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8004404:	3501      	adds	r5, #1
 8004406:	615e      	str	r6, [r3, #20]
 8004408:	6125      	str	r5, [r4, #16]
 800440a:	4620      	mov	r0, r4
 800440c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8004410:	08005b4f 	.word	0x08005b4f
 8004414:	08005b60 	.word	0x08005b60

08004418 <__hi0bits>:
 8004418:	0c03      	lsrs	r3, r0, #16
 800441a:	041b      	lsls	r3, r3, #16
 800441c:	b9d3      	cbnz	r3, 8004454 <__hi0bits+0x3c>
 800441e:	0400      	lsls	r0, r0, #16
 8004420:	2310      	movs	r3, #16
 8004422:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 8004426:	bf04      	itt	eq
 8004428:	0200      	lsleq	r0, r0, #8
 800442a:	3308      	addeq	r3, #8
 800442c:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 8004430:	bf04      	itt	eq
 8004432:	0100      	lsleq	r0, r0, #4
 8004434:	3304      	addeq	r3, #4
 8004436:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 800443a:	bf04      	itt	eq
 800443c:	0080      	lsleq	r0, r0, #2
 800443e:	3302      	addeq	r3, #2
 8004440:	2800      	cmp	r0, #0
 8004442:	db05      	blt.n	8004450 <__hi0bits+0x38>
 8004444:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 8004448:	f103 0301 	add.w	r3, r3, #1
 800444c:	bf08      	it	eq
 800444e:	2320      	moveq	r3, #32
 8004450:	4618      	mov	r0, r3
 8004452:	4770      	bx	lr
 8004454:	2300      	movs	r3, #0
 8004456:	e7e4      	b.n	8004422 <__hi0bits+0xa>

08004458 <__lo0bits>:
 8004458:	6803      	ldr	r3, [r0, #0]
 800445a:	f013 0207 	ands.w	r2, r3, #7
 800445e:	4601      	mov	r1, r0
 8004460:	d00b      	beq.n	800447a <__lo0bits+0x22>
 8004462:	07da      	lsls	r2, r3, #31
 8004464:	d423      	bmi.n	80044ae <__lo0bits+0x56>
 8004466:	0798      	lsls	r0, r3, #30
 8004468:	bf49      	itett	mi
 800446a:	085b      	lsrmi	r3, r3, #1
 800446c:	089b      	lsrpl	r3, r3, #2
 800446e:	2001      	movmi	r0, #1
 8004470:	600b      	strmi	r3, [r1, #0]
 8004472:	bf5c      	itt	pl
 8004474:	600b      	strpl	r3, [r1, #0]
 8004476:	2002      	movpl	r0, #2
 8004478:	4770      	bx	lr
 800447a:	b298      	uxth	r0, r3
 800447c:	b9a8      	cbnz	r0, 80044aa <__lo0bits+0x52>
 800447e:	0c1b      	lsrs	r3, r3, #16
 8004480:	2010      	movs	r0, #16
 8004482:	b2da      	uxtb	r2, r3
 8004484:	b90a      	cbnz	r2, 800448a <__lo0bits+0x32>
 8004486:	3008      	adds	r0, #8
 8004488:	0a1b      	lsrs	r3, r3, #8
 800448a:	071a      	lsls	r2, r3, #28
 800448c:	bf04      	itt	eq
 800448e:	091b      	lsreq	r3, r3, #4
 8004490:	3004      	addeq	r0, #4
 8004492:	079a      	lsls	r2, r3, #30
 8004494:	bf04      	itt	eq
 8004496:	089b      	lsreq	r3, r3, #2
 8004498:	3002      	addeq	r0, #2
 800449a:	07da      	lsls	r2, r3, #31
 800449c:	d403      	bmi.n	80044a6 <__lo0bits+0x4e>
 800449e:	085b      	lsrs	r3, r3, #1
 80044a0:	f100 0001 	add.w	r0, r0, #1
 80044a4:	d005      	beq.n	80044b2 <__lo0bits+0x5a>
 80044a6:	600b      	str	r3, [r1, #0]
 80044a8:	4770      	bx	lr
 80044aa:	4610      	mov	r0, r2
 80044ac:	e7e9      	b.n	8004482 <__lo0bits+0x2a>
 80044ae:	2000      	movs	r0, #0
 80044b0:	4770      	bx	lr
 80044b2:	2020      	movs	r0, #32
 80044b4:	4770      	bx	lr
	...

080044b8 <__i2b>:
 80044b8:	b510      	push	{r4, lr}
 80044ba:	460c      	mov	r4, r1
 80044bc:	2101      	movs	r1, #1
 80044be:	f7ff ff03 	bl	80042c8 <_Balloc>
 80044c2:	4602      	mov	r2, r0
 80044c4:	b928      	cbnz	r0, 80044d2 <__i2b+0x1a>
 80044c6:	4b05      	ldr	r3, [pc, #20]	; (80044dc <__i2b+0x24>)
 80044c8:	4805      	ldr	r0, [pc, #20]	; (80044e0 <__i2b+0x28>)
 80044ca:	f44f 71a0 	mov.w	r1, #320	; 0x140
 80044ce:	f000 fce1 	bl	8004e94 <__assert_func>
 80044d2:	2301      	movs	r3, #1
 80044d4:	6144      	str	r4, [r0, #20]
 80044d6:	6103      	str	r3, [r0, #16]
 80044d8:	bd10      	pop	{r4, pc}
 80044da:	bf00      	nop
 80044dc:	08005b4f 	.word	0x08005b4f
 80044e0:	08005b60 	.word	0x08005b60

080044e4 <__multiply>:
 80044e4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80044e8:	4691      	mov	r9, r2
 80044ea:	690a      	ldr	r2, [r1, #16]
 80044ec:	f8d9 3010 	ldr.w	r3, [r9, #16]
 80044f0:	429a      	cmp	r2, r3
 80044f2:	bfb8      	it	lt
 80044f4:	460b      	movlt	r3, r1
 80044f6:	460c      	mov	r4, r1
 80044f8:	bfbc      	itt	lt
 80044fa:	464c      	movlt	r4, r9
 80044fc:	4699      	movlt	r9, r3
 80044fe:	6927      	ldr	r7, [r4, #16]
 8004500:	f8d9 a010 	ldr.w	sl, [r9, #16]
 8004504:	68a3      	ldr	r3, [r4, #8]
 8004506:	6861      	ldr	r1, [r4, #4]
 8004508:	eb07 060a 	add.w	r6, r7, sl
 800450c:	42b3      	cmp	r3, r6
 800450e:	b085      	sub	sp, #20
 8004510:	bfb8      	it	lt
 8004512:	3101      	addlt	r1, #1
 8004514:	f7ff fed8 	bl	80042c8 <_Balloc>
 8004518:	b930      	cbnz	r0, 8004528 <__multiply+0x44>
 800451a:	4602      	mov	r2, r0
 800451c:	4b44      	ldr	r3, [pc, #272]	; (8004630 <__multiply+0x14c>)
 800451e:	4845      	ldr	r0, [pc, #276]	; (8004634 <__multiply+0x150>)
 8004520:	f240 115d 	movw	r1, #349	; 0x15d
 8004524:	f000 fcb6 	bl	8004e94 <__assert_func>
 8004528:	f100 0514 	add.w	r5, r0, #20
 800452c:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 8004530:	462b      	mov	r3, r5
 8004532:	2200      	movs	r2, #0
 8004534:	4543      	cmp	r3, r8
 8004536:	d321      	bcc.n	800457c <__multiply+0x98>
 8004538:	f104 0314 	add.w	r3, r4, #20
 800453c:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 8004540:	f109 0314 	add.w	r3, r9, #20
 8004544:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 8004548:	9202      	str	r2, [sp, #8]
 800454a:	1b3a      	subs	r2, r7, r4
 800454c:	3a15      	subs	r2, #21
 800454e:	f022 0203 	bic.w	r2, r2, #3
 8004552:	3204      	adds	r2, #4
 8004554:	f104 0115 	add.w	r1, r4, #21
 8004558:	428f      	cmp	r7, r1
 800455a:	bf38      	it	cc
 800455c:	2204      	movcc	r2, #4
 800455e:	9201      	str	r2, [sp, #4]
 8004560:	9a02      	ldr	r2, [sp, #8]
 8004562:	9303      	str	r3, [sp, #12]
 8004564:	429a      	cmp	r2, r3
 8004566:	d80c      	bhi.n	8004582 <__multiply+0x9e>
 8004568:	2e00      	cmp	r6, #0
 800456a:	dd03      	ble.n	8004574 <__multiply+0x90>
 800456c:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8004570:	2b00      	cmp	r3, #0
 8004572:	d05a      	beq.n	800462a <__multiply+0x146>
 8004574:	6106      	str	r6, [r0, #16]
 8004576:	b005      	add	sp, #20
 8004578:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800457c:	f843 2b04 	str.w	r2, [r3], #4
 8004580:	e7d8      	b.n	8004534 <__multiply+0x50>
 8004582:	f8b3 a000 	ldrh.w	sl, [r3]
 8004586:	f1ba 0f00 	cmp.w	sl, #0
 800458a:	d024      	beq.n	80045d6 <__multiply+0xf2>
 800458c:	f104 0e14 	add.w	lr, r4, #20
 8004590:	46a9      	mov	r9, r5
 8004592:	f04f 0c00 	mov.w	ip, #0
 8004596:	f85e 2b04 	ldr.w	r2, [lr], #4
 800459a:	f8d9 1000 	ldr.w	r1, [r9]
 800459e:	fa1f fb82 	uxth.w	fp, r2
 80045a2:	b289      	uxth	r1, r1
 80045a4:	fb0a 110b 	mla	r1, sl, fp, r1
 80045a8:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 80045ac:	f8d9 2000 	ldr.w	r2, [r9]
 80045b0:	4461      	add	r1, ip
 80045b2:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 80045b6:	fb0a c20b 	mla	r2, sl, fp, ip
 80045ba:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 80045be:	b289      	uxth	r1, r1
 80045c0:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 80045c4:	4577      	cmp	r7, lr
 80045c6:	f849 1b04 	str.w	r1, [r9], #4
 80045ca:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 80045ce:	d8e2      	bhi.n	8004596 <__multiply+0xb2>
 80045d0:	9a01      	ldr	r2, [sp, #4]
 80045d2:	f845 c002 	str.w	ip, [r5, r2]
 80045d6:	9a03      	ldr	r2, [sp, #12]
 80045d8:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 80045dc:	3304      	adds	r3, #4
 80045de:	f1b9 0f00 	cmp.w	r9, #0
 80045e2:	d020      	beq.n	8004626 <__multiply+0x142>
 80045e4:	6829      	ldr	r1, [r5, #0]
 80045e6:	f104 0c14 	add.w	ip, r4, #20
 80045ea:	46ae      	mov	lr, r5
 80045ec:	f04f 0a00 	mov.w	sl, #0
 80045f0:	f8bc b000 	ldrh.w	fp, [ip]
 80045f4:	f8be 2002 	ldrh.w	r2, [lr, #2]
 80045f8:	fb09 220b 	mla	r2, r9, fp, r2
 80045fc:	4492      	add	sl, r2
 80045fe:	b289      	uxth	r1, r1
 8004600:	ea41 410a 	orr.w	r1, r1, sl, lsl #16
 8004604:	f84e 1b04 	str.w	r1, [lr], #4
 8004608:	f85c 2b04 	ldr.w	r2, [ip], #4
 800460c:	f8be 1000 	ldrh.w	r1, [lr]
 8004610:	0c12      	lsrs	r2, r2, #16
 8004612:	fb09 1102 	mla	r1, r9, r2, r1
 8004616:	eb01 411a 	add.w	r1, r1, sl, lsr #16
 800461a:	4567      	cmp	r7, ip
 800461c:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 8004620:	d8e6      	bhi.n	80045f0 <__multiply+0x10c>
 8004622:	9a01      	ldr	r2, [sp, #4]
 8004624:	50a9      	str	r1, [r5, r2]
 8004626:	3504      	adds	r5, #4
 8004628:	e79a      	b.n	8004560 <__multiply+0x7c>
 800462a:	3e01      	subs	r6, #1
 800462c:	e79c      	b.n	8004568 <__multiply+0x84>
 800462e:	bf00      	nop
 8004630:	08005b4f 	.word	0x08005b4f
 8004634:	08005b60 	.word	0x08005b60

08004638 <__pow5mult>:
 8004638:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800463c:	4615      	mov	r5, r2
 800463e:	f012 0203 	ands.w	r2, r2, #3
 8004642:	4606      	mov	r6, r0
 8004644:	460f      	mov	r7, r1
 8004646:	d007      	beq.n	8004658 <__pow5mult+0x20>
 8004648:	4c25      	ldr	r4, [pc, #148]	; (80046e0 <__pow5mult+0xa8>)
 800464a:	3a01      	subs	r2, #1
 800464c:	2300      	movs	r3, #0
 800464e:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8004652:	f7ff fe9b 	bl	800438c <__multadd>
 8004656:	4607      	mov	r7, r0
 8004658:	10ad      	asrs	r5, r5, #2
 800465a:	d03d      	beq.n	80046d8 <__pow5mult+0xa0>
 800465c:	6a74      	ldr	r4, [r6, #36]	; 0x24
 800465e:	b97c      	cbnz	r4, 8004680 <__pow5mult+0x48>
 8004660:	2010      	movs	r0, #16
 8004662:	f7ff fe1b 	bl	800429c <malloc>
 8004666:	4602      	mov	r2, r0
 8004668:	6270      	str	r0, [r6, #36]	; 0x24
 800466a:	b928      	cbnz	r0, 8004678 <__pow5mult+0x40>
 800466c:	4b1d      	ldr	r3, [pc, #116]	; (80046e4 <__pow5mult+0xac>)
 800466e:	481e      	ldr	r0, [pc, #120]	; (80046e8 <__pow5mult+0xb0>)
 8004670:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 8004674:	f000 fc0e 	bl	8004e94 <__assert_func>
 8004678:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800467c:	6004      	str	r4, [r0, #0]
 800467e:	60c4      	str	r4, [r0, #12]
 8004680:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 8004684:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8004688:	b94c      	cbnz	r4, 800469e <__pow5mult+0x66>
 800468a:	f240 2171 	movw	r1, #625	; 0x271
 800468e:	4630      	mov	r0, r6
 8004690:	f7ff ff12 	bl	80044b8 <__i2b>
 8004694:	2300      	movs	r3, #0
 8004696:	f8c8 0008 	str.w	r0, [r8, #8]
 800469a:	4604      	mov	r4, r0
 800469c:	6003      	str	r3, [r0, #0]
 800469e:	f04f 0900 	mov.w	r9, #0
 80046a2:	07eb      	lsls	r3, r5, #31
 80046a4:	d50a      	bpl.n	80046bc <__pow5mult+0x84>
 80046a6:	4639      	mov	r1, r7
 80046a8:	4622      	mov	r2, r4
 80046aa:	4630      	mov	r0, r6
 80046ac:	f7ff ff1a 	bl	80044e4 <__multiply>
 80046b0:	4639      	mov	r1, r7
 80046b2:	4680      	mov	r8, r0
 80046b4:	4630      	mov	r0, r6
 80046b6:	f7ff fe47 	bl	8004348 <_Bfree>
 80046ba:	4647      	mov	r7, r8
 80046bc:	106d      	asrs	r5, r5, #1
 80046be:	d00b      	beq.n	80046d8 <__pow5mult+0xa0>
 80046c0:	6820      	ldr	r0, [r4, #0]
 80046c2:	b938      	cbnz	r0, 80046d4 <__pow5mult+0x9c>
 80046c4:	4622      	mov	r2, r4
 80046c6:	4621      	mov	r1, r4
 80046c8:	4630      	mov	r0, r6
 80046ca:	f7ff ff0b 	bl	80044e4 <__multiply>
 80046ce:	6020      	str	r0, [r4, #0]
 80046d0:	f8c0 9000 	str.w	r9, [r0]
 80046d4:	4604      	mov	r4, r0
 80046d6:	e7e4      	b.n	80046a2 <__pow5mult+0x6a>
 80046d8:	4638      	mov	r0, r7
 80046da:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80046de:	bf00      	nop
 80046e0:	08005cb0 	.word	0x08005cb0
 80046e4:	08005add 	.word	0x08005add
 80046e8:	08005b60 	.word	0x08005b60

080046ec <__lshift>:
 80046ec:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80046f0:	460c      	mov	r4, r1
 80046f2:	6849      	ldr	r1, [r1, #4]
 80046f4:	6923      	ldr	r3, [r4, #16]
 80046f6:	eb03 1862 	add.w	r8, r3, r2, asr #5
 80046fa:	68a3      	ldr	r3, [r4, #8]
 80046fc:	4607      	mov	r7, r0
 80046fe:	4691      	mov	r9, r2
 8004700:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8004704:	f108 0601 	add.w	r6, r8, #1
 8004708:	42b3      	cmp	r3, r6
 800470a:	db0b      	blt.n	8004724 <__lshift+0x38>
 800470c:	4638      	mov	r0, r7
 800470e:	f7ff fddb 	bl	80042c8 <_Balloc>
 8004712:	4605      	mov	r5, r0
 8004714:	b948      	cbnz	r0, 800472a <__lshift+0x3e>
 8004716:	4602      	mov	r2, r0
 8004718:	4b2a      	ldr	r3, [pc, #168]	; (80047c4 <__lshift+0xd8>)
 800471a:	482b      	ldr	r0, [pc, #172]	; (80047c8 <__lshift+0xdc>)
 800471c:	f240 11d9 	movw	r1, #473	; 0x1d9
 8004720:	f000 fbb8 	bl	8004e94 <__assert_func>
 8004724:	3101      	adds	r1, #1
 8004726:	005b      	lsls	r3, r3, #1
 8004728:	e7ee      	b.n	8004708 <__lshift+0x1c>
 800472a:	2300      	movs	r3, #0
 800472c:	f100 0114 	add.w	r1, r0, #20
 8004730:	f100 0210 	add.w	r2, r0, #16
 8004734:	4618      	mov	r0, r3
 8004736:	4553      	cmp	r3, sl
 8004738:	db37      	blt.n	80047aa <__lshift+0xbe>
 800473a:	6920      	ldr	r0, [r4, #16]
 800473c:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8004740:	f104 0314 	add.w	r3, r4, #20
 8004744:	f019 091f 	ands.w	r9, r9, #31
 8004748:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800474c:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 8004750:	d02f      	beq.n	80047b2 <__lshift+0xc6>
 8004752:	f1c9 0e20 	rsb	lr, r9, #32
 8004756:	468a      	mov	sl, r1
 8004758:	f04f 0c00 	mov.w	ip, #0
 800475c:	681a      	ldr	r2, [r3, #0]
 800475e:	fa02 f209 	lsl.w	r2, r2, r9
 8004762:	ea42 020c 	orr.w	r2, r2, ip
 8004766:	f84a 2b04 	str.w	r2, [sl], #4
 800476a:	f853 2b04 	ldr.w	r2, [r3], #4
 800476e:	4298      	cmp	r0, r3
 8004770:	fa22 fc0e 	lsr.w	ip, r2, lr
 8004774:	d8f2      	bhi.n	800475c <__lshift+0x70>
 8004776:	1b03      	subs	r3, r0, r4
 8004778:	3b15      	subs	r3, #21
 800477a:	f023 0303 	bic.w	r3, r3, #3
 800477e:	3304      	adds	r3, #4
 8004780:	f104 0215 	add.w	r2, r4, #21
 8004784:	4290      	cmp	r0, r2
 8004786:	bf38      	it	cc
 8004788:	2304      	movcc	r3, #4
 800478a:	f841 c003 	str.w	ip, [r1, r3]
 800478e:	f1bc 0f00 	cmp.w	ip, #0
 8004792:	d001      	beq.n	8004798 <__lshift+0xac>
 8004794:	f108 0602 	add.w	r6, r8, #2
 8004798:	3e01      	subs	r6, #1
 800479a:	4638      	mov	r0, r7
 800479c:	612e      	str	r6, [r5, #16]
 800479e:	4621      	mov	r1, r4
 80047a0:	f7ff fdd2 	bl	8004348 <_Bfree>
 80047a4:	4628      	mov	r0, r5
 80047a6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80047aa:	f842 0f04 	str.w	r0, [r2, #4]!
 80047ae:	3301      	adds	r3, #1
 80047b0:	e7c1      	b.n	8004736 <__lshift+0x4a>
 80047b2:	3904      	subs	r1, #4
 80047b4:	f853 2b04 	ldr.w	r2, [r3], #4
 80047b8:	f841 2f04 	str.w	r2, [r1, #4]!
 80047bc:	4298      	cmp	r0, r3
 80047be:	d8f9      	bhi.n	80047b4 <__lshift+0xc8>
 80047c0:	e7ea      	b.n	8004798 <__lshift+0xac>
 80047c2:	bf00      	nop
 80047c4:	08005b4f 	.word	0x08005b4f
 80047c8:	08005b60 	.word	0x08005b60

080047cc <__mcmp>:
 80047cc:	b530      	push	{r4, r5, lr}
 80047ce:	6902      	ldr	r2, [r0, #16]
 80047d0:	690c      	ldr	r4, [r1, #16]
 80047d2:	1b12      	subs	r2, r2, r4
 80047d4:	d10e      	bne.n	80047f4 <__mcmp+0x28>
 80047d6:	f100 0314 	add.w	r3, r0, #20
 80047da:	3114      	adds	r1, #20
 80047dc:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 80047e0:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 80047e4:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 80047e8:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 80047ec:	42a5      	cmp	r5, r4
 80047ee:	d003      	beq.n	80047f8 <__mcmp+0x2c>
 80047f0:	d305      	bcc.n	80047fe <__mcmp+0x32>
 80047f2:	2201      	movs	r2, #1
 80047f4:	4610      	mov	r0, r2
 80047f6:	bd30      	pop	{r4, r5, pc}
 80047f8:	4283      	cmp	r3, r0
 80047fa:	d3f3      	bcc.n	80047e4 <__mcmp+0x18>
 80047fc:	e7fa      	b.n	80047f4 <__mcmp+0x28>
 80047fe:	f04f 32ff 	mov.w	r2, #4294967295
 8004802:	e7f7      	b.n	80047f4 <__mcmp+0x28>

08004804 <__mdiff>:
 8004804:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004808:	460c      	mov	r4, r1
 800480a:	4606      	mov	r6, r0
 800480c:	4611      	mov	r1, r2
 800480e:	4620      	mov	r0, r4
 8004810:	4690      	mov	r8, r2
 8004812:	f7ff ffdb 	bl	80047cc <__mcmp>
 8004816:	1e05      	subs	r5, r0, #0
 8004818:	d110      	bne.n	800483c <__mdiff+0x38>
 800481a:	4629      	mov	r1, r5
 800481c:	4630      	mov	r0, r6
 800481e:	f7ff fd53 	bl	80042c8 <_Balloc>
 8004822:	b930      	cbnz	r0, 8004832 <__mdiff+0x2e>
 8004824:	4b3a      	ldr	r3, [pc, #232]	; (8004910 <__mdiff+0x10c>)
 8004826:	4602      	mov	r2, r0
 8004828:	f240 2132 	movw	r1, #562	; 0x232
 800482c:	4839      	ldr	r0, [pc, #228]	; (8004914 <__mdiff+0x110>)
 800482e:	f000 fb31 	bl	8004e94 <__assert_func>
 8004832:	2301      	movs	r3, #1
 8004834:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8004838:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800483c:	bfa4      	itt	ge
 800483e:	4643      	movge	r3, r8
 8004840:	46a0      	movge	r8, r4
 8004842:	4630      	mov	r0, r6
 8004844:	f8d8 1004 	ldr.w	r1, [r8, #4]
 8004848:	bfa6      	itte	ge
 800484a:	461c      	movge	r4, r3
 800484c:	2500      	movge	r5, #0
 800484e:	2501      	movlt	r5, #1
 8004850:	f7ff fd3a 	bl	80042c8 <_Balloc>
 8004854:	b920      	cbnz	r0, 8004860 <__mdiff+0x5c>
 8004856:	4b2e      	ldr	r3, [pc, #184]	; (8004910 <__mdiff+0x10c>)
 8004858:	4602      	mov	r2, r0
 800485a:	f44f 7110 	mov.w	r1, #576	; 0x240
 800485e:	e7e5      	b.n	800482c <__mdiff+0x28>
 8004860:	f8d8 7010 	ldr.w	r7, [r8, #16]
 8004864:	6926      	ldr	r6, [r4, #16]
 8004866:	60c5      	str	r5, [r0, #12]
 8004868:	f104 0914 	add.w	r9, r4, #20
 800486c:	f108 0514 	add.w	r5, r8, #20
 8004870:	f100 0e14 	add.w	lr, r0, #20
 8004874:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 8004878:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 800487c:	f108 0210 	add.w	r2, r8, #16
 8004880:	46f2      	mov	sl, lr
 8004882:	2100      	movs	r1, #0
 8004884:	f859 3b04 	ldr.w	r3, [r9], #4
 8004888:	f852 bf04 	ldr.w	fp, [r2, #4]!
 800488c:	fa1f f883 	uxth.w	r8, r3
 8004890:	fa11 f18b 	uxtah	r1, r1, fp
 8004894:	0c1b      	lsrs	r3, r3, #16
 8004896:	eba1 0808 	sub.w	r8, r1, r8
 800489a:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 800489e:	eb03 4328 	add.w	r3, r3, r8, asr #16
 80048a2:	fa1f f888 	uxth.w	r8, r8
 80048a6:	1419      	asrs	r1, r3, #16
 80048a8:	454e      	cmp	r6, r9
 80048aa:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 80048ae:	f84a 3b04 	str.w	r3, [sl], #4
 80048b2:	d8e7      	bhi.n	8004884 <__mdiff+0x80>
 80048b4:	1b33      	subs	r3, r6, r4
 80048b6:	3b15      	subs	r3, #21
 80048b8:	f023 0303 	bic.w	r3, r3, #3
 80048bc:	3304      	adds	r3, #4
 80048be:	3415      	adds	r4, #21
 80048c0:	42a6      	cmp	r6, r4
 80048c2:	bf38      	it	cc
 80048c4:	2304      	movcc	r3, #4
 80048c6:	441d      	add	r5, r3
 80048c8:	4473      	add	r3, lr
 80048ca:	469e      	mov	lr, r3
 80048cc:	462e      	mov	r6, r5
 80048ce:	4566      	cmp	r6, ip
 80048d0:	d30e      	bcc.n	80048f0 <__mdiff+0xec>
 80048d2:	f10c 0203 	add.w	r2, ip, #3
 80048d6:	1b52      	subs	r2, r2, r5
 80048d8:	f022 0203 	bic.w	r2, r2, #3
 80048dc:	3d03      	subs	r5, #3
 80048de:	45ac      	cmp	ip, r5
 80048e0:	bf38      	it	cc
 80048e2:	2200      	movcc	r2, #0
 80048e4:	441a      	add	r2, r3
 80048e6:	f852 3d04 	ldr.w	r3, [r2, #-4]!
 80048ea:	b17b      	cbz	r3, 800490c <__mdiff+0x108>
 80048ec:	6107      	str	r7, [r0, #16]
 80048ee:	e7a3      	b.n	8004838 <__mdiff+0x34>
 80048f0:	f856 8b04 	ldr.w	r8, [r6], #4
 80048f4:	fa11 f288 	uxtah	r2, r1, r8
 80048f8:	1414      	asrs	r4, r2, #16
 80048fa:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 80048fe:	b292      	uxth	r2, r2
 8004900:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 8004904:	f84e 2b04 	str.w	r2, [lr], #4
 8004908:	1421      	asrs	r1, r4, #16
 800490a:	e7e0      	b.n	80048ce <__mdiff+0xca>
 800490c:	3f01      	subs	r7, #1
 800490e:	e7ea      	b.n	80048e6 <__mdiff+0xe2>
 8004910:	08005b4f 	.word	0x08005b4f
 8004914:	08005b60 	.word	0x08005b60

08004918 <__d2b>:
 8004918:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800491c:	4689      	mov	r9, r1
 800491e:	2101      	movs	r1, #1
 8004920:	ec57 6b10 	vmov	r6, r7, d0
 8004924:	4690      	mov	r8, r2
 8004926:	f7ff fccf 	bl	80042c8 <_Balloc>
 800492a:	4604      	mov	r4, r0
 800492c:	b930      	cbnz	r0, 800493c <__d2b+0x24>
 800492e:	4602      	mov	r2, r0
 8004930:	4b25      	ldr	r3, [pc, #148]	; (80049c8 <__d2b+0xb0>)
 8004932:	4826      	ldr	r0, [pc, #152]	; (80049cc <__d2b+0xb4>)
 8004934:	f240 310a 	movw	r1, #778	; 0x30a
 8004938:	f000 faac 	bl	8004e94 <__assert_func>
 800493c:	f3c7 550a 	ubfx	r5, r7, #20, #11
 8004940:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8004944:	bb35      	cbnz	r5, 8004994 <__d2b+0x7c>
 8004946:	2e00      	cmp	r6, #0
 8004948:	9301      	str	r3, [sp, #4]
 800494a:	d028      	beq.n	800499e <__d2b+0x86>
 800494c:	4668      	mov	r0, sp
 800494e:	9600      	str	r6, [sp, #0]
 8004950:	f7ff fd82 	bl	8004458 <__lo0bits>
 8004954:	9900      	ldr	r1, [sp, #0]
 8004956:	b300      	cbz	r0, 800499a <__d2b+0x82>
 8004958:	9a01      	ldr	r2, [sp, #4]
 800495a:	f1c0 0320 	rsb	r3, r0, #32
 800495e:	fa02 f303 	lsl.w	r3, r2, r3
 8004962:	430b      	orrs	r3, r1
 8004964:	40c2      	lsrs	r2, r0
 8004966:	6163      	str	r3, [r4, #20]
 8004968:	9201      	str	r2, [sp, #4]
 800496a:	9b01      	ldr	r3, [sp, #4]
 800496c:	61a3      	str	r3, [r4, #24]
 800496e:	2b00      	cmp	r3, #0
 8004970:	bf14      	ite	ne
 8004972:	2202      	movne	r2, #2
 8004974:	2201      	moveq	r2, #1
 8004976:	6122      	str	r2, [r4, #16]
 8004978:	b1d5      	cbz	r5, 80049b0 <__d2b+0x98>
 800497a:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 800497e:	4405      	add	r5, r0
 8004980:	f8c9 5000 	str.w	r5, [r9]
 8004984:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8004988:	f8c8 0000 	str.w	r0, [r8]
 800498c:	4620      	mov	r0, r4
 800498e:	b003      	add	sp, #12
 8004990:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8004994:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8004998:	e7d5      	b.n	8004946 <__d2b+0x2e>
 800499a:	6161      	str	r1, [r4, #20]
 800499c:	e7e5      	b.n	800496a <__d2b+0x52>
 800499e:	a801      	add	r0, sp, #4
 80049a0:	f7ff fd5a 	bl	8004458 <__lo0bits>
 80049a4:	9b01      	ldr	r3, [sp, #4]
 80049a6:	6163      	str	r3, [r4, #20]
 80049a8:	2201      	movs	r2, #1
 80049aa:	6122      	str	r2, [r4, #16]
 80049ac:	3020      	adds	r0, #32
 80049ae:	e7e3      	b.n	8004978 <__d2b+0x60>
 80049b0:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 80049b4:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 80049b8:	f8c9 0000 	str.w	r0, [r9]
 80049bc:	6918      	ldr	r0, [r3, #16]
 80049be:	f7ff fd2b 	bl	8004418 <__hi0bits>
 80049c2:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 80049c6:	e7df      	b.n	8004988 <__d2b+0x70>
 80049c8:	08005b4f 	.word	0x08005b4f
 80049cc:	08005b60 	.word	0x08005b60

080049d0 <_calloc_r>:
 80049d0:	b537      	push	{r0, r1, r2, r4, r5, lr}
 80049d2:	fba1 2402 	umull	r2, r4, r1, r2
 80049d6:	b94c      	cbnz	r4, 80049ec <_calloc_r+0x1c>
 80049d8:	4611      	mov	r1, r2
 80049da:	9201      	str	r2, [sp, #4]
 80049dc:	f000 f87a 	bl	8004ad4 <_malloc_r>
 80049e0:	9a01      	ldr	r2, [sp, #4]
 80049e2:	4605      	mov	r5, r0
 80049e4:	b930      	cbnz	r0, 80049f4 <_calloc_r+0x24>
 80049e6:	4628      	mov	r0, r5
 80049e8:	b003      	add	sp, #12
 80049ea:	bd30      	pop	{r4, r5, pc}
 80049ec:	220c      	movs	r2, #12
 80049ee:	6002      	str	r2, [r0, #0]
 80049f0:	2500      	movs	r5, #0
 80049f2:	e7f8      	b.n	80049e6 <_calloc_r+0x16>
 80049f4:	4621      	mov	r1, r4
 80049f6:	f7fe f93f 	bl	8002c78 <memset>
 80049fa:	e7f4      	b.n	80049e6 <_calloc_r+0x16>

080049fc <_free_r>:
 80049fc:	b537      	push	{r0, r1, r2, r4, r5, lr}
 80049fe:	2900      	cmp	r1, #0
 8004a00:	d044      	beq.n	8004a8c <_free_r+0x90>
 8004a02:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8004a06:	9001      	str	r0, [sp, #4]
 8004a08:	2b00      	cmp	r3, #0
 8004a0a:	f1a1 0404 	sub.w	r4, r1, #4
 8004a0e:	bfb8      	it	lt
 8004a10:	18e4      	addlt	r4, r4, r3
 8004a12:	f000 fa9b 	bl	8004f4c <__malloc_lock>
 8004a16:	4a1e      	ldr	r2, [pc, #120]	; (8004a90 <_free_r+0x94>)
 8004a18:	9801      	ldr	r0, [sp, #4]
 8004a1a:	6813      	ldr	r3, [r2, #0]
 8004a1c:	b933      	cbnz	r3, 8004a2c <_free_r+0x30>
 8004a1e:	6063      	str	r3, [r4, #4]
 8004a20:	6014      	str	r4, [r2, #0]
 8004a22:	b003      	add	sp, #12
 8004a24:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8004a28:	f000 ba96 	b.w	8004f58 <__malloc_unlock>
 8004a2c:	42a3      	cmp	r3, r4
 8004a2e:	d908      	bls.n	8004a42 <_free_r+0x46>
 8004a30:	6825      	ldr	r5, [r4, #0]
 8004a32:	1961      	adds	r1, r4, r5
 8004a34:	428b      	cmp	r3, r1
 8004a36:	bf01      	itttt	eq
 8004a38:	6819      	ldreq	r1, [r3, #0]
 8004a3a:	685b      	ldreq	r3, [r3, #4]
 8004a3c:	1949      	addeq	r1, r1, r5
 8004a3e:	6021      	streq	r1, [r4, #0]
 8004a40:	e7ed      	b.n	8004a1e <_free_r+0x22>
 8004a42:	461a      	mov	r2, r3
 8004a44:	685b      	ldr	r3, [r3, #4]
 8004a46:	b10b      	cbz	r3, 8004a4c <_free_r+0x50>
 8004a48:	42a3      	cmp	r3, r4
 8004a4a:	d9fa      	bls.n	8004a42 <_free_r+0x46>
 8004a4c:	6811      	ldr	r1, [r2, #0]
 8004a4e:	1855      	adds	r5, r2, r1
 8004a50:	42a5      	cmp	r5, r4
 8004a52:	d10b      	bne.n	8004a6c <_free_r+0x70>
 8004a54:	6824      	ldr	r4, [r4, #0]
 8004a56:	4421      	add	r1, r4
 8004a58:	1854      	adds	r4, r2, r1
 8004a5a:	42a3      	cmp	r3, r4
 8004a5c:	6011      	str	r1, [r2, #0]
 8004a5e:	d1e0      	bne.n	8004a22 <_free_r+0x26>
 8004a60:	681c      	ldr	r4, [r3, #0]
 8004a62:	685b      	ldr	r3, [r3, #4]
 8004a64:	6053      	str	r3, [r2, #4]
 8004a66:	4421      	add	r1, r4
 8004a68:	6011      	str	r1, [r2, #0]
 8004a6a:	e7da      	b.n	8004a22 <_free_r+0x26>
 8004a6c:	d902      	bls.n	8004a74 <_free_r+0x78>
 8004a6e:	230c      	movs	r3, #12
 8004a70:	6003      	str	r3, [r0, #0]
 8004a72:	e7d6      	b.n	8004a22 <_free_r+0x26>
 8004a74:	6825      	ldr	r5, [r4, #0]
 8004a76:	1961      	adds	r1, r4, r5
 8004a78:	428b      	cmp	r3, r1
 8004a7a:	bf04      	itt	eq
 8004a7c:	6819      	ldreq	r1, [r3, #0]
 8004a7e:	685b      	ldreq	r3, [r3, #4]
 8004a80:	6063      	str	r3, [r4, #4]
 8004a82:	bf04      	itt	eq
 8004a84:	1949      	addeq	r1, r1, r5
 8004a86:	6021      	streq	r1, [r4, #0]
 8004a88:	6054      	str	r4, [r2, #4]
 8004a8a:	e7ca      	b.n	8004a22 <_free_r+0x26>
 8004a8c:	b003      	add	sp, #12
 8004a8e:	bd30      	pop	{r4, r5, pc}
 8004a90:	20000298 	.word	0x20000298

08004a94 <sbrk_aligned>:
 8004a94:	b570      	push	{r4, r5, r6, lr}
 8004a96:	4e0e      	ldr	r6, [pc, #56]	; (8004ad0 <sbrk_aligned+0x3c>)
 8004a98:	460c      	mov	r4, r1
 8004a9a:	6831      	ldr	r1, [r6, #0]
 8004a9c:	4605      	mov	r5, r0
 8004a9e:	b911      	cbnz	r1, 8004aa6 <sbrk_aligned+0x12>
 8004aa0:	f000 f9e8 	bl	8004e74 <_sbrk_r>
 8004aa4:	6030      	str	r0, [r6, #0]
 8004aa6:	4621      	mov	r1, r4
 8004aa8:	4628      	mov	r0, r5
 8004aaa:	f000 f9e3 	bl	8004e74 <_sbrk_r>
 8004aae:	1c43      	adds	r3, r0, #1
 8004ab0:	d00a      	beq.n	8004ac8 <sbrk_aligned+0x34>
 8004ab2:	1cc4      	adds	r4, r0, #3
 8004ab4:	f024 0403 	bic.w	r4, r4, #3
 8004ab8:	42a0      	cmp	r0, r4
 8004aba:	d007      	beq.n	8004acc <sbrk_aligned+0x38>
 8004abc:	1a21      	subs	r1, r4, r0
 8004abe:	4628      	mov	r0, r5
 8004ac0:	f000 f9d8 	bl	8004e74 <_sbrk_r>
 8004ac4:	3001      	adds	r0, #1
 8004ac6:	d101      	bne.n	8004acc <sbrk_aligned+0x38>
 8004ac8:	f04f 34ff 	mov.w	r4, #4294967295
 8004acc:	4620      	mov	r0, r4
 8004ace:	bd70      	pop	{r4, r5, r6, pc}
 8004ad0:	2000029c 	.word	0x2000029c

08004ad4 <_malloc_r>:
 8004ad4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004ad8:	1ccd      	adds	r5, r1, #3
 8004ada:	f025 0503 	bic.w	r5, r5, #3
 8004ade:	3508      	adds	r5, #8
 8004ae0:	2d0c      	cmp	r5, #12
 8004ae2:	bf38      	it	cc
 8004ae4:	250c      	movcc	r5, #12
 8004ae6:	2d00      	cmp	r5, #0
 8004ae8:	4607      	mov	r7, r0
 8004aea:	db01      	blt.n	8004af0 <_malloc_r+0x1c>
 8004aec:	42a9      	cmp	r1, r5
 8004aee:	d905      	bls.n	8004afc <_malloc_r+0x28>
 8004af0:	230c      	movs	r3, #12
 8004af2:	603b      	str	r3, [r7, #0]
 8004af4:	2600      	movs	r6, #0
 8004af6:	4630      	mov	r0, r6
 8004af8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8004afc:	4e2e      	ldr	r6, [pc, #184]	; (8004bb8 <_malloc_r+0xe4>)
 8004afe:	f000 fa25 	bl	8004f4c <__malloc_lock>
 8004b02:	6833      	ldr	r3, [r6, #0]
 8004b04:	461c      	mov	r4, r3
 8004b06:	bb34      	cbnz	r4, 8004b56 <_malloc_r+0x82>
 8004b08:	4629      	mov	r1, r5
 8004b0a:	4638      	mov	r0, r7
 8004b0c:	f7ff ffc2 	bl	8004a94 <sbrk_aligned>
 8004b10:	1c43      	adds	r3, r0, #1
 8004b12:	4604      	mov	r4, r0
 8004b14:	d14d      	bne.n	8004bb2 <_malloc_r+0xde>
 8004b16:	6834      	ldr	r4, [r6, #0]
 8004b18:	4626      	mov	r6, r4
 8004b1a:	2e00      	cmp	r6, #0
 8004b1c:	d140      	bne.n	8004ba0 <_malloc_r+0xcc>
 8004b1e:	6823      	ldr	r3, [r4, #0]
 8004b20:	4631      	mov	r1, r6
 8004b22:	4638      	mov	r0, r7
 8004b24:	eb04 0803 	add.w	r8, r4, r3
 8004b28:	f000 f9a4 	bl	8004e74 <_sbrk_r>
 8004b2c:	4580      	cmp	r8, r0
 8004b2e:	d13a      	bne.n	8004ba6 <_malloc_r+0xd2>
 8004b30:	6821      	ldr	r1, [r4, #0]
 8004b32:	3503      	adds	r5, #3
 8004b34:	1a6d      	subs	r5, r5, r1
 8004b36:	f025 0503 	bic.w	r5, r5, #3
 8004b3a:	3508      	adds	r5, #8
 8004b3c:	2d0c      	cmp	r5, #12
 8004b3e:	bf38      	it	cc
 8004b40:	250c      	movcc	r5, #12
 8004b42:	4629      	mov	r1, r5
 8004b44:	4638      	mov	r0, r7
 8004b46:	f7ff ffa5 	bl	8004a94 <sbrk_aligned>
 8004b4a:	3001      	adds	r0, #1
 8004b4c:	d02b      	beq.n	8004ba6 <_malloc_r+0xd2>
 8004b4e:	6823      	ldr	r3, [r4, #0]
 8004b50:	442b      	add	r3, r5
 8004b52:	6023      	str	r3, [r4, #0]
 8004b54:	e00e      	b.n	8004b74 <_malloc_r+0xa0>
 8004b56:	6822      	ldr	r2, [r4, #0]
 8004b58:	1b52      	subs	r2, r2, r5
 8004b5a:	d41e      	bmi.n	8004b9a <_malloc_r+0xc6>
 8004b5c:	2a0b      	cmp	r2, #11
 8004b5e:	d916      	bls.n	8004b8e <_malloc_r+0xba>
 8004b60:	1961      	adds	r1, r4, r5
 8004b62:	42a3      	cmp	r3, r4
 8004b64:	6025      	str	r5, [r4, #0]
 8004b66:	bf18      	it	ne
 8004b68:	6059      	strne	r1, [r3, #4]
 8004b6a:	6863      	ldr	r3, [r4, #4]
 8004b6c:	bf08      	it	eq
 8004b6e:	6031      	streq	r1, [r6, #0]
 8004b70:	5162      	str	r2, [r4, r5]
 8004b72:	604b      	str	r3, [r1, #4]
 8004b74:	4638      	mov	r0, r7
 8004b76:	f104 060b 	add.w	r6, r4, #11
 8004b7a:	f000 f9ed 	bl	8004f58 <__malloc_unlock>
 8004b7e:	f026 0607 	bic.w	r6, r6, #7
 8004b82:	1d23      	adds	r3, r4, #4
 8004b84:	1af2      	subs	r2, r6, r3
 8004b86:	d0b6      	beq.n	8004af6 <_malloc_r+0x22>
 8004b88:	1b9b      	subs	r3, r3, r6
 8004b8a:	50a3      	str	r3, [r4, r2]
 8004b8c:	e7b3      	b.n	8004af6 <_malloc_r+0x22>
 8004b8e:	6862      	ldr	r2, [r4, #4]
 8004b90:	42a3      	cmp	r3, r4
 8004b92:	bf0c      	ite	eq
 8004b94:	6032      	streq	r2, [r6, #0]
 8004b96:	605a      	strne	r2, [r3, #4]
 8004b98:	e7ec      	b.n	8004b74 <_malloc_r+0xa0>
 8004b9a:	4623      	mov	r3, r4
 8004b9c:	6864      	ldr	r4, [r4, #4]
 8004b9e:	e7b2      	b.n	8004b06 <_malloc_r+0x32>
 8004ba0:	4634      	mov	r4, r6
 8004ba2:	6876      	ldr	r6, [r6, #4]
 8004ba4:	e7b9      	b.n	8004b1a <_malloc_r+0x46>
 8004ba6:	230c      	movs	r3, #12
 8004ba8:	603b      	str	r3, [r7, #0]
 8004baa:	4638      	mov	r0, r7
 8004bac:	f000 f9d4 	bl	8004f58 <__malloc_unlock>
 8004bb0:	e7a1      	b.n	8004af6 <_malloc_r+0x22>
 8004bb2:	6025      	str	r5, [r4, #0]
 8004bb4:	e7de      	b.n	8004b74 <_malloc_r+0xa0>
 8004bb6:	bf00      	nop
 8004bb8:	20000298 	.word	0x20000298

08004bbc <__ssputs_r>:
 8004bbc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004bc0:	688e      	ldr	r6, [r1, #8]
 8004bc2:	429e      	cmp	r6, r3
 8004bc4:	4682      	mov	sl, r0
 8004bc6:	460c      	mov	r4, r1
 8004bc8:	4690      	mov	r8, r2
 8004bca:	461f      	mov	r7, r3
 8004bcc:	d838      	bhi.n	8004c40 <__ssputs_r+0x84>
 8004bce:	898a      	ldrh	r2, [r1, #12]
 8004bd0:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8004bd4:	d032      	beq.n	8004c3c <__ssputs_r+0x80>
 8004bd6:	6825      	ldr	r5, [r4, #0]
 8004bd8:	6909      	ldr	r1, [r1, #16]
 8004bda:	eba5 0901 	sub.w	r9, r5, r1
 8004bde:	6965      	ldr	r5, [r4, #20]
 8004be0:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8004be4:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8004be8:	3301      	adds	r3, #1
 8004bea:	444b      	add	r3, r9
 8004bec:	106d      	asrs	r5, r5, #1
 8004bee:	429d      	cmp	r5, r3
 8004bf0:	bf38      	it	cc
 8004bf2:	461d      	movcc	r5, r3
 8004bf4:	0553      	lsls	r3, r2, #21
 8004bf6:	d531      	bpl.n	8004c5c <__ssputs_r+0xa0>
 8004bf8:	4629      	mov	r1, r5
 8004bfa:	f7ff ff6b 	bl	8004ad4 <_malloc_r>
 8004bfe:	4606      	mov	r6, r0
 8004c00:	b950      	cbnz	r0, 8004c18 <__ssputs_r+0x5c>
 8004c02:	230c      	movs	r3, #12
 8004c04:	f8ca 3000 	str.w	r3, [sl]
 8004c08:	89a3      	ldrh	r3, [r4, #12]
 8004c0a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8004c0e:	81a3      	strh	r3, [r4, #12]
 8004c10:	f04f 30ff 	mov.w	r0, #4294967295
 8004c14:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004c18:	6921      	ldr	r1, [r4, #16]
 8004c1a:	464a      	mov	r2, r9
 8004c1c:	f7ff fb46 	bl	80042ac <memcpy>
 8004c20:	89a3      	ldrh	r3, [r4, #12]
 8004c22:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8004c26:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8004c2a:	81a3      	strh	r3, [r4, #12]
 8004c2c:	6126      	str	r6, [r4, #16]
 8004c2e:	6165      	str	r5, [r4, #20]
 8004c30:	444e      	add	r6, r9
 8004c32:	eba5 0509 	sub.w	r5, r5, r9
 8004c36:	6026      	str	r6, [r4, #0]
 8004c38:	60a5      	str	r5, [r4, #8]
 8004c3a:	463e      	mov	r6, r7
 8004c3c:	42be      	cmp	r6, r7
 8004c3e:	d900      	bls.n	8004c42 <__ssputs_r+0x86>
 8004c40:	463e      	mov	r6, r7
 8004c42:	6820      	ldr	r0, [r4, #0]
 8004c44:	4632      	mov	r2, r6
 8004c46:	4641      	mov	r1, r8
 8004c48:	f000 f966 	bl	8004f18 <memmove>
 8004c4c:	68a3      	ldr	r3, [r4, #8]
 8004c4e:	1b9b      	subs	r3, r3, r6
 8004c50:	60a3      	str	r3, [r4, #8]
 8004c52:	6823      	ldr	r3, [r4, #0]
 8004c54:	4433      	add	r3, r6
 8004c56:	6023      	str	r3, [r4, #0]
 8004c58:	2000      	movs	r0, #0
 8004c5a:	e7db      	b.n	8004c14 <__ssputs_r+0x58>
 8004c5c:	462a      	mov	r2, r5
 8004c5e:	f000 f981 	bl	8004f64 <_realloc_r>
 8004c62:	4606      	mov	r6, r0
 8004c64:	2800      	cmp	r0, #0
 8004c66:	d1e1      	bne.n	8004c2c <__ssputs_r+0x70>
 8004c68:	6921      	ldr	r1, [r4, #16]
 8004c6a:	4650      	mov	r0, sl
 8004c6c:	f7ff fec6 	bl	80049fc <_free_r>
 8004c70:	e7c7      	b.n	8004c02 <__ssputs_r+0x46>
	...

08004c74 <_svfiprintf_r>:
 8004c74:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004c78:	4698      	mov	r8, r3
 8004c7a:	898b      	ldrh	r3, [r1, #12]
 8004c7c:	061b      	lsls	r3, r3, #24
 8004c7e:	b09d      	sub	sp, #116	; 0x74
 8004c80:	4607      	mov	r7, r0
 8004c82:	460d      	mov	r5, r1
 8004c84:	4614      	mov	r4, r2
 8004c86:	d50e      	bpl.n	8004ca6 <_svfiprintf_r+0x32>
 8004c88:	690b      	ldr	r3, [r1, #16]
 8004c8a:	b963      	cbnz	r3, 8004ca6 <_svfiprintf_r+0x32>
 8004c8c:	2140      	movs	r1, #64	; 0x40
 8004c8e:	f7ff ff21 	bl	8004ad4 <_malloc_r>
 8004c92:	6028      	str	r0, [r5, #0]
 8004c94:	6128      	str	r0, [r5, #16]
 8004c96:	b920      	cbnz	r0, 8004ca2 <_svfiprintf_r+0x2e>
 8004c98:	230c      	movs	r3, #12
 8004c9a:	603b      	str	r3, [r7, #0]
 8004c9c:	f04f 30ff 	mov.w	r0, #4294967295
 8004ca0:	e0d1      	b.n	8004e46 <_svfiprintf_r+0x1d2>
 8004ca2:	2340      	movs	r3, #64	; 0x40
 8004ca4:	616b      	str	r3, [r5, #20]
 8004ca6:	2300      	movs	r3, #0
 8004ca8:	9309      	str	r3, [sp, #36]	; 0x24
 8004caa:	2320      	movs	r3, #32
 8004cac:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8004cb0:	f8cd 800c 	str.w	r8, [sp, #12]
 8004cb4:	2330      	movs	r3, #48	; 0x30
 8004cb6:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 8004e60 <_svfiprintf_r+0x1ec>
 8004cba:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8004cbe:	f04f 0901 	mov.w	r9, #1
 8004cc2:	4623      	mov	r3, r4
 8004cc4:	469a      	mov	sl, r3
 8004cc6:	f813 2b01 	ldrb.w	r2, [r3], #1
 8004cca:	b10a      	cbz	r2, 8004cd0 <_svfiprintf_r+0x5c>
 8004ccc:	2a25      	cmp	r2, #37	; 0x25
 8004cce:	d1f9      	bne.n	8004cc4 <_svfiprintf_r+0x50>
 8004cd0:	ebba 0b04 	subs.w	fp, sl, r4
 8004cd4:	d00b      	beq.n	8004cee <_svfiprintf_r+0x7a>
 8004cd6:	465b      	mov	r3, fp
 8004cd8:	4622      	mov	r2, r4
 8004cda:	4629      	mov	r1, r5
 8004cdc:	4638      	mov	r0, r7
 8004cde:	f7ff ff6d 	bl	8004bbc <__ssputs_r>
 8004ce2:	3001      	adds	r0, #1
 8004ce4:	f000 80aa 	beq.w	8004e3c <_svfiprintf_r+0x1c8>
 8004ce8:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8004cea:	445a      	add	r2, fp
 8004cec:	9209      	str	r2, [sp, #36]	; 0x24
 8004cee:	f89a 3000 	ldrb.w	r3, [sl]
 8004cf2:	2b00      	cmp	r3, #0
 8004cf4:	f000 80a2 	beq.w	8004e3c <_svfiprintf_r+0x1c8>
 8004cf8:	2300      	movs	r3, #0
 8004cfa:	f04f 32ff 	mov.w	r2, #4294967295
 8004cfe:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8004d02:	f10a 0a01 	add.w	sl, sl, #1
 8004d06:	9304      	str	r3, [sp, #16]
 8004d08:	9307      	str	r3, [sp, #28]
 8004d0a:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8004d0e:	931a      	str	r3, [sp, #104]	; 0x68
 8004d10:	4654      	mov	r4, sl
 8004d12:	2205      	movs	r2, #5
 8004d14:	f814 1b01 	ldrb.w	r1, [r4], #1
 8004d18:	4851      	ldr	r0, [pc, #324]	; (8004e60 <_svfiprintf_r+0x1ec>)
 8004d1a:	f7fb fa69 	bl	80001f0 <memchr>
 8004d1e:	9a04      	ldr	r2, [sp, #16]
 8004d20:	b9d8      	cbnz	r0, 8004d5a <_svfiprintf_r+0xe6>
 8004d22:	06d0      	lsls	r0, r2, #27
 8004d24:	bf44      	itt	mi
 8004d26:	2320      	movmi	r3, #32
 8004d28:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8004d2c:	0711      	lsls	r1, r2, #28
 8004d2e:	bf44      	itt	mi
 8004d30:	232b      	movmi	r3, #43	; 0x2b
 8004d32:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8004d36:	f89a 3000 	ldrb.w	r3, [sl]
 8004d3a:	2b2a      	cmp	r3, #42	; 0x2a
 8004d3c:	d015      	beq.n	8004d6a <_svfiprintf_r+0xf6>
 8004d3e:	9a07      	ldr	r2, [sp, #28]
 8004d40:	4654      	mov	r4, sl
 8004d42:	2000      	movs	r0, #0
 8004d44:	f04f 0c0a 	mov.w	ip, #10
 8004d48:	4621      	mov	r1, r4
 8004d4a:	f811 3b01 	ldrb.w	r3, [r1], #1
 8004d4e:	3b30      	subs	r3, #48	; 0x30
 8004d50:	2b09      	cmp	r3, #9
 8004d52:	d94e      	bls.n	8004df2 <_svfiprintf_r+0x17e>
 8004d54:	b1b0      	cbz	r0, 8004d84 <_svfiprintf_r+0x110>
 8004d56:	9207      	str	r2, [sp, #28]
 8004d58:	e014      	b.n	8004d84 <_svfiprintf_r+0x110>
 8004d5a:	eba0 0308 	sub.w	r3, r0, r8
 8004d5e:	fa09 f303 	lsl.w	r3, r9, r3
 8004d62:	4313      	orrs	r3, r2
 8004d64:	9304      	str	r3, [sp, #16]
 8004d66:	46a2      	mov	sl, r4
 8004d68:	e7d2      	b.n	8004d10 <_svfiprintf_r+0x9c>
 8004d6a:	9b03      	ldr	r3, [sp, #12]
 8004d6c:	1d19      	adds	r1, r3, #4
 8004d6e:	681b      	ldr	r3, [r3, #0]
 8004d70:	9103      	str	r1, [sp, #12]
 8004d72:	2b00      	cmp	r3, #0
 8004d74:	bfbb      	ittet	lt
 8004d76:	425b      	neglt	r3, r3
 8004d78:	f042 0202 	orrlt.w	r2, r2, #2
 8004d7c:	9307      	strge	r3, [sp, #28]
 8004d7e:	9307      	strlt	r3, [sp, #28]
 8004d80:	bfb8      	it	lt
 8004d82:	9204      	strlt	r2, [sp, #16]
 8004d84:	7823      	ldrb	r3, [r4, #0]
 8004d86:	2b2e      	cmp	r3, #46	; 0x2e
 8004d88:	d10c      	bne.n	8004da4 <_svfiprintf_r+0x130>
 8004d8a:	7863      	ldrb	r3, [r4, #1]
 8004d8c:	2b2a      	cmp	r3, #42	; 0x2a
 8004d8e:	d135      	bne.n	8004dfc <_svfiprintf_r+0x188>
 8004d90:	9b03      	ldr	r3, [sp, #12]
 8004d92:	1d1a      	adds	r2, r3, #4
 8004d94:	681b      	ldr	r3, [r3, #0]
 8004d96:	9203      	str	r2, [sp, #12]
 8004d98:	2b00      	cmp	r3, #0
 8004d9a:	bfb8      	it	lt
 8004d9c:	f04f 33ff 	movlt.w	r3, #4294967295
 8004da0:	3402      	adds	r4, #2
 8004da2:	9305      	str	r3, [sp, #20]
 8004da4:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 8004e70 <_svfiprintf_r+0x1fc>
 8004da8:	7821      	ldrb	r1, [r4, #0]
 8004daa:	2203      	movs	r2, #3
 8004dac:	4650      	mov	r0, sl
 8004dae:	f7fb fa1f 	bl	80001f0 <memchr>
 8004db2:	b140      	cbz	r0, 8004dc6 <_svfiprintf_r+0x152>
 8004db4:	2340      	movs	r3, #64	; 0x40
 8004db6:	eba0 000a 	sub.w	r0, r0, sl
 8004dba:	fa03 f000 	lsl.w	r0, r3, r0
 8004dbe:	9b04      	ldr	r3, [sp, #16]
 8004dc0:	4303      	orrs	r3, r0
 8004dc2:	3401      	adds	r4, #1
 8004dc4:	9304      	str	r3, [sp, #16]
 8004dc6:	f814 1b01 	ldrb.w	r1, [r4], #1
 8004dca:	4826      	ldr	r0, [pc, #152]	; (8004e64 <_svfiprintf_r+0x1f0>)
 8004dcc:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8004dd0:	2206      	movs	r2, #6
 8004dd2:	f7fb fa0d 	bl	80001f0 <memchr>
 8004dd6:	2800      	cmp	r0, #0
 8004dd8:	d038      	beq.n	8004e4c <_svfiprintf_r+0x1d8>
 8004dda:	4b23      	ldr	r3, [pc, #140]	; (8004e68 <_svfiprintf_r+0x1f4>)
 8004ddc:	bb1b      	cbnz	r3, 8004e26 <_svfiprintf_r+0x1b2>
 8004dde:	9b03      	ldr	r3, [sp, #12]
 8004de0:	3307      	adds	r3, #7
 8004de2:	f023 0307 	bic.w	r3, r3, #7
 8004de6:	3308      	adds	r3, #8
 8004de8:	9303      	str	r3, [sp, #12]
 8004dea:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004dec:	4433      	add	r3, r6
 8004dee:	9309      	str	r3, [sp, #36]	; 0x24
 8004df0:	e767      	b.n	8004cc2 <_svfiprintf_r+0x4e>
 8004df2:	fb0c 3202 	mla	r2, ip, r2, r3
 8004df6:	460c      	mov	r4, r1
 8004df8:	2001      	movs	r0, #1
 8004dfa:	e7a5      	b.n	8004d48 <_svfiprintf_r+0xd4>
 8004dfc:	2300      	movs	r3, #0
 8004dfe:	3401      	adds	r4, #1
 8004e00:	9305      	str	r3, [sp, #20]
 8004e02:	4619      	mov	r1, r3
 8004e04:	f04f 0c0a 	mov.w	ip, #10
 8004e08:	4620      	mov	r0, r4
 8004e0a:	f810 2b01 	ldrb.w	r2, [r0], #1
 8004e0e:	3a30      	subs	r2, #48	; 0x30
 8004e10:	2a09      	cmp	r2, #9
 8004e12:	d903      	bls.n	8004e1c <_svfiprintf_r+0x1a8>
 8004e14:	2b00      	cmp	r3, #0
 8004e16:	d0c5      	beq.n	8004da4 <_svfiprintf_r+0x130>
 8004e18:	9105      	str	r1, [sp, #20]
 8004e1a:	e7c3      	b.n	8004da4 <_svfiprintf_r+0x130>
 8004e1c:	fb0c 2101 	mla	r1, ip, r1, r2
 8004e20:	4604      	mov	r4, r0
 8004e22:	2301      	movs	r3, #1
 8004e24:	e7f0      	b.n	8004e08 <_svfiprintf_r+0x194>
 8004e26:	ab03      	add	r3, sp, #12
 8004e28:	9300      	str	r3, [sp, #0]
 8004e2a:	462a      	mov	r2, r5
 8004e2c:	4b0f      	ldr	r3, [pc, #60]	; (8004e6c <_svfiprintf_r+0x1f8>)
 8004e2e:	a904      	add	r1, sp, #16
 8004e30:	4638      	mov	r0, r7
 8004e32:	f7fd ffc9 	bl	8002dc8 <_printf_float>
 8004e36:	1c42      	adds	r2, r0, #1
 8004e38:	4606      	mov	r6, r0
 8004e3a:	d1d6      	bne.n	8004dea <_svfiprintf_r+0x176>
 8004e3c:	89ab      	ldrh	r3, [r5, #12]
 8004e3e:	065b      	lsls	r3, r3, #25
 8004e40:	f53f af2c 	bmi.w	8004c9c <_svfiprintf_r+0x28>
 8004e44:	9809      	ldr	r0, [sp, #36]	; 0x24
 8004e46:	b01d      	add	sp, #116	; 0x74
 8004e48:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004e4c:	ab03      	add	r3, sp, #12
 8004e4e:	9300      	str	r3, [sp, #0]
 8004e50:	462a      	mov	r2, r5
 8004e52:	4b06      	ldr	r3, [pc, #24]	; (8004e6c <_svfiprintf_r+0x1f8>)
 8004e54:	a904      	add	r1, sp, #16
 8004e56:	4638      	mov	r0, r7
 8004e58:	f7fe fa5a 	bl	8003310 <_printf_i>
 8004e5c:	e7eb      	b.n	8004e36 <_svfiprintf_r+0x1c2>
 8004e5e:	bf00      	nop
 8004e60:	08005cbc 	.word	0x08005cbc
 8004e64:	08005cc6 	.word	0x08005cc6
 8004e68:	08002dc9 	.word	0x08002dc9
 8004e6c:	08004bbd 	.word	0x08004bbd
 8004e70:	08005cc2 	.word	0x08005cc2

08004e74 <_sbrk_r>:
 8004e74:	b538      	push	{r3, r4, r5, lr}
 8004e76:	4d06      	ldr	r5, [pc, #24]	; (8004e90 <_sbrk_r+0x1c>)
 8004e78:	2300      	movs	r3, #0
 8004e7a:	4604      	mov	r4, r0
 8004e7c:	4608      	mov	r0, r1
 8004e7e:	602b      	str	r3, [r5, #0]
 8004e80:	f7fc fb1e 	bl	80014c0 <_sbrk>
 8004e84:	1c43      	adds	r3, r0, #1
 8004e86:	d102      	bne.n	8004e8e <_sbrk_r+0x1a>
 8004e88:	682b      	ldr	r3, [r5, #0]
 8004e8a:	b103      	cbz	r3, 8004e8e <_sbrk_r+0x1a>
 8004e8c:	6023      	str	r3, [r4, #0]
 8004e8e:	bd38      	pop	{r3, r4, r5, pc}
 8004e90:	200002a0 	.word	0x200002a0

08004e94 <__assert_func>:
 8004e94:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8004e96:	4614      	mov	r4, r2
 8004e98:	461a      	mov	r2, r3
 8004e9a:	4b09      	ldr	r3, [pc, #36]	; (8004ec0 <__assert_func+0x2c>)
 8004e9c:	681b      	ldr	r3, [r3, #0]
 8004e9e:	4605      	mov	r5, r0
 8004ea0:	68d8      	ldr	r0, [r3, #12]
 8004ea2:	b14c      	cbz	r4, 8004eb8 <__assert_func+0x24>
 8004ea4:	4b07      	ldr	r3, [pc, #28]	; (8004ec4 <__assert_func+0x30>)
 8004ea6:	9100      	str	r1, [sp, #0]
 8004ea8:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8004eac:	4906      	ldr	r1, [pc, #24]	; (8004ec8 <__assert_func+0x34>)
 8004eae:	462b      	mov	r3, r5
 8004eb0:	f000 f80e 	bl	8004ed0 <fiprintf>
 8004eb4:	f000 faac 	bl	8005410 <abort>
 8004eb8:	4b04      	ldr	r3, [pc, #16]	; (8004ecc <__assert_func+0x38>)
 8004eba:	461c      	mov	r4, r3
 8004ebc:	e7f3      	b.n	8004ea6 <__assert_func+0x12>
 8004ebe:	bf00      	nop
 8004ec0:	2000000c 	.word	0x2000000c
 8004ec4:	08005ccd 	.word	0x08005ccd
 8004ec8:	08005cda 	.word	0x08005cda
 8004ecc:	08005d08 	.word	0x08005d08

08004ed0 <fiprintf>:
 8004ed0:	b40e      	push	{r1, r2, r3}
 8004ed2:	b503      	push	{r0, r1, lr}
 8004ed4:	4601      	mov	r1, r0
 8004ed6:	ab03      	add	r3, sp, #12
 8004ed8:	4805      	ldr	r0, [pc, #20]	; (8004ef0 <fiprintf+0x20>)
 8004eda:	f853 2b04 	ldr.w	r2, [r3], #4
 8004ede:	6800      	ldr	r0, [r0, #0]
 8004ee0:	9301      	str	r3, [sp, #4]
 8004ee2:	f000 f897 	bl	8005014 <_vfiprintf_r>
 8004ee6:	b002      	add	sp, #8
 8004ee8:	f85d eb04 	ldr.w	lr, [sp], #4
 8004eec:	b003      	add	sp, #12
 8004eee:	4770      	bx	lr
 8004ef0:	2000000c 	.word	0x2000000c

08004ef4 <__ascii_mbtowc>:
 8004ef4:	b082      	sub	sp, #8
 8004ef6:	b901      	cbnz	r1, 8004efa <__ascii_mbtowc+0x6>
 8004ef8:	a901      	add	r1, sp, #4
 8004efa:	b142      	cbz	r2, 8004f0e <__ascii_mbtowc+0x1a>
 8004efc:	b14b      	cbz	r3, 8004f12 <__ascii_mbtowc+0x1e>
 8004efe:	7813      	ldrb	r3, [r2, #0]
 8004f00:	600b      	str	r3, [r1, #0]
 8004f02:	7812      	ldrb	r2, [r2, #0]
 8004f04:	1e10      	subs	r0, r2, #0
 8004f06:	bf18      	it	ne
 8004f08:	2001      	movne	r0, #1
 8004f0a:	b002      	add	sp, #8
 8004f0c:	4770      	bx	lr
 8004f0e:	4610      	mov	r0, r2
 8004f10:	e7fb      	b.n	8004f0a <__ascii_mbtowc+0x16>
 8004f12:	f06f 0001 	mvn.w	r0, #1
 8004f16:	e7f8      	b.n	8004f0a <__ascii_mbtowc+0x16>

08004f18 <memmove>:
 8004f18:	4288      	cmp	r0, r1
 8004f1a:	b510      	push	{r4, lr}
 8004f1c:	eb01 0402 	add.w	r4, r1, r2
 8004f20:	d902      	bls.n	8004f28 <memmove+0x10>
 8004f22:	4284      	cmp	r4, r0
 8004f24:	4623      	mov	r3, r4
 8004f26:	d807      	bhi.n	8004f38 <memmove+0x20>
 8004f28:	1e43      	subs	r3, r0, #1
 8004f2a:	42a1      	cmp	r1, r4
 8004f2c:	d008      	beq.n	8004f40 <memmove+0x28>
 8004f2e:	f811 2b01 	ldrb.w	r2, [r1], #1
 8004f32:	f803 2f01 	strb.w	r2, [r3, #1]!
 8004f36:	e7f8      	b.n	8004f2a <memmove+0x12>
 8004f38:	4402      	add	r2, r0
 8004f3a:	4601      	mov	r1, r0
 8004f3c:	428a      	cmp	r2, r1
 8004f3e:	d100      	bne.n	8004f42 <memmove+0x2a>
 8004f40:	bd10      	pop	{r4, pc}
 8004f42:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8004f46:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8004f4a:	e7f7      	b.n	8004f3c <memmove+0x24>

08004f4c <__malloc_lock>:
 8004f4c:	4801      	ldr	r0, [pc, #4]	; (8004f54 <__malloc_lock+0x8>)
 8004f4e:	f000 bc1f 	b.w	8005790 <__retarget_lock_acquire_recursive>
 8004f52:	bf00      	nop
 8004f54:	200002a4 	.word	0x200002a4

08004f58 <__malloc_unlock>:
 8004f58:	4801      	ldr	r0, [pc, #4]	; (8004f60 <__malloc_unlock+0x8>)
 8004f5a:	f000 bc1a 	b.w	8005792 <__retarget_lock_release_recursive>
 8004f5e:	bf00      	nop
 8004f60:	200002a4 	.word	0x200002a4

08004f64 <_realloc_r>:
 8004f64:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004f68:	4680      	mov	r8, r0
 8004f6a:	4614      	mov	r4, r2
 8004f6c:	460e      	mov	r6, r1
 8004f6e:	b921      	cbnz	r1, 8004f7a <_realloc_r+0x16>
 8004f70:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8004f74:	4611      	mov	r1, r2
 8004f76:	f7ff bdad 	b.w	8004ad4 <_malloc_r>
 8004f7a:	b92a      	cbnz	r2, 8004f88 <_realloc_r+0x24>
 8004f7c:	f7ff fd3e 	bl	80049fc <_free_r>
 8004f80:	4625      	mov	r5, r4
 8004f82:	4628      	mov	r0, r5
 8004f84:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8004f88:	f000 fc6a 	bl	8005860 <_malloc_usable_size_r>
 8004f8c:	4284      	cmp	r4, r0
 8004f8e:	4607      	mov	r7, r0
 8004f90:	d802      	bhi.n	8004f98 <_realloc_r+0x34>
 8004f92:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8004f96:	d812      	bhi.n	8004fbe <_realloc_r+0x5a>
 8004f98:	4621      	mov	r1, r4
 8004f9a:	4640      	mov	r0, r8
 8004f9c:	f7ff fd9a 	bl	8004ad4 <_malloc_r>
 8004fa0:	4605      	mov	r5, r0
 8004fa2:	2800      	cmp	r0, #0
 8004fa4:	d0ed      	beq.n	8004f82 <_realloc_r+0x1e>
 8004fa6:	42bc      	cmp	r4, r7
 8004fa8:	4622      	mov	r2, r4
 8004faa:	4631      	mov	r1, r6
 8004fac:	bf28      	it	cs
 8004fae:	463a      	movcs	r2, r7
 8004fb0:	f7ff f97c 	bl	80042ac <memcpy>
 8004fb4:	4631      	mov	r1, r6
 8004fb6:	4640      	mov	r0, r8
 8004fb8:	f7ff fd20 	bl	80049fc <_free_r>
 8004fbc:	e7e1      	b.n	8004f82 <_realloc_r+0x1e>
 8004fbe:	4635      	mov	r5, r6
 8004fc0:	e7df      	b.n	8004f82 <_realloc_r+0x1e>

08004fc2 <__sfputc_r>:
 8004fc2:	6893      	ldr	r3, [r2, #8]
 8004fc4:	3b01      	subs	r3, #1
 8004fc6:	2b00      	cmp	r3, #0
 8004fc8:	b410      	push	{r4}
 8004fca:	6093      	str	r3, [r2, #8]
 8004fcc:	da08      	bge.n	8004fe0 <__sfputc_r+0x1e>
 8004fce:	6994      	ldr	r4, [r2, #24]
 8004fd0:	42a3      	cmp	r3, r4
 8004fd2:	db01      	blt.n	8004fd8 <__sfputc_r+0x16>
 8004fd4:	290a      	cmp	r1, #10
 8004fd6:	d103      	bne.n	8004fe0 <__sfputc_r+0x1e>
 8004fd8:	f85d 4b04 	ldr.w	r4, [sp], #4
 8004fdc:	f000 b94a 	b.w	8005274 <__swbuf_r>
 8004fe0:	6813      	ldr	r3, [r2, #0]
 8004fe2:	1c58      	adds	r0, r3, #1
 8004fe4:	6010      	str	r0, [r2, #0]
 8004fe6:	7019      	strb	r1, [r3, #0]
 8004fe8:	4608      	mov	r0, r1
 8004fea:	f85d 4b04 	ldr.w	r4, [sp], #4
 8004fee:	4770      	bx	lr

08004ff0 <__sfputs_r>:
 8004ff0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004ff2:	4606      	mov	r6, r0
 8004ff4:	460f      	mov	r7, r1
 8004ff6:	4614      	mov	r4, r2
 8004ff8:	18d5      	adds	r5, r2, r3
 8004ffa:	42ac      	cmp	r4, r5
 8004ffc:	d101      	bne.n	8005002 <__sfputs_r+0x12>
 8004ffe:	2000      	movs	r0, #0
 8005000:	e007      	b.n	8005012 <__sfputs_r+0x22>
 8005002:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005006:	463a      	mov	r2, r7
 8005008:	4630      	mov	r0, r6
 800500a:	f7ff ffda 	bl	8004fc2 <__sfputc_r>
 800500e:	1c43      	adds	r3, r0, #1
 8005010:	d1f3      	bne.n	8004ffa <__sfputs_r+0xa>
 8005012:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08005014 <_vfiprintf_r>:
 8005014:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005018:	460d      	mov	r5, r1
 800501a:	b09d      	sub	sp, #116	; 0x74
 800501c:	4614      	mov	r4, r2
 800501e:	4698      	mov	r8, r3
 8005020:	4606      	mov	r6, r0
 8005022:	b118      	cbz	r0, 800502c <_vfiprintf_r+0x18>
 8005024:	6983      	ldr	r3, [r0, #24]
 8005026:	b90b      	cbnz	r3, 800502c <_vfiprintf_r+0x18>
 8005028:	f000 fb14 	bl	8005654 <__sinit>
 800502c:	4b89      	ldr	r3, [pc, #548]	; (8005254 <_vfiprintf_r+0x240>)
 800502e:	429d      	cmp	r5, r3
 8005030:	d11b      	bne.n	800506a <_vfiprintf_r+0x56>
 8005032:	6875      	ldr	r5, [r6, #4]
 8005034:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8005036:	07d9      	lsls	r1, r3, #31
 8005038:	d405      	bmi.n	8005046 <_vfiprintf_r+0x32>
 800503a:	89ab      	ldrh	r3, [r5, #12]
 800503c:	059a      	lsls	r2, r3, #22
 800503e:	d402      	bmi.n	8005046 <_vfiprintf_r+0x32>
 8005040:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8005042:	f000 fba5 	bl	8005790 <__retarget_lock_acquire_recursive>
 8005046:	89ab      	ldrh	r3, [r5, #12]
 8005048:	071b      	lsls	r3, r3, #28
 800504a:	d501      	bpl.n	8005050 <_vfiprintf_r+0x3c>
 800504c:	692b      	ldr	r3, [r5, #16]
 800504e:	b9eb      	cbnz	r3, 800508c <_vfiprintf_r+0x78>
 8005050:	4629      	mov	r1, r5
 8005052:	4630      	mov	r0, r6
 8005054:	f000 f96e 	bl	8005334 <__swsetup_r>
 8005058:	b1c0      	cbz	r0, 800508c <_vfiprintf_r+0x78>
 800505a:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800505c:	07dc      	lsls	r4, r3, #31
 800505e:	d50e      	bpl.n	800507e <_vfiprintf_r+0x6a>
 8005060:	f04f 30ff 	mov.w	r0, #4294967295
 8005064:	b01d      	add	sp, #116	; 0x74
 8005066:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800506a:	4b7b      	ldr	r3, [pc, #492]	; (8005258 <_vfiprintf_r+0x244>)
 800506c:	429d      	cmp	r5, r3
 800506e:	d101      	bne.n	8005074 <_vfiprintf_r+0x60>
 8005070:	68b5      	ldr	r5, [r6, #8]
 8005072:	e7df      	b.n	8005034 <_vfiprintf_r+0x20>
 8005074:	4b79      	ldr	r3, [pc, #484]	; (800525c <_vfiprintf_r+0x248>)
 8005076:	429d      	cmp	r5, r3
 8005078:	bf08      	it	eq
 800507a:	68f5      	ldreq	r5, [r6, #12]
 800507c:	e7da      	b.n	8005034 <_vfiprintf_r+0x20>
 800507e:	89ab      	ldrh	r3, [r5, #12]
 8005080:	0598      	lsls	r0, r3, #22
 8005082:	d4ed      	bmi.n	8005060 <_vfiprintf_r+0x4c>
 8005084:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8005086:	f000 fb84 	bl	8005792 <__retarget_lock_release_recursive>
 800508a:	e7e9      	b.n	8005060 <_vfiprintf_r+0x4c>
 800508c:	2300      	movs	r3, #0
 800508e:	9309      	str	r3, [sp, #36]	; 0x24
 8005090:	2320      	movs	r3, #32
 8005092:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8005096:	f8cd 800c 	str.w	r8, [sp, #12]
 800509a:	2330      	movs	r3, #48	; 0x30
 800509c:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 8005260 <_vfiprintf_r+0x24c>
 80050a0:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80050a4:	f04f 0901 	mov.w	r9, #1
 80050a8:	4623      	mov	r3, r4
 80050aa:	469a      	mov	sl, r3
 80050ac:	f813 2b01 	ldrb.w	r2, [r3], #1
 80050b0:	b10a      	cbz	r2, 80050b6 <_vfiprintf_r+0xa2>
 80050b2:	2a25      	cmp	r2, #37	; 0x25
 80050b4:	d1f9      	bne.n	80050aa <_vfiprintf_r+0x96>
 80050b6:	ebba 0b04 	subs.w	fp, sl, r4
 80050ba:	d00b      	beq.n	80050d4 <_vfiprintf_r+0xc0>
 80050bc:	465b      	mov	r3, fp
 80050be:	4622      	mov	r2, r4
 80050c0:	4629      	mov	r1, r5
 80050c2:	4630      	mov	r0, r6
 80050c4:	f7ff ff94 	bl	8004ff0 <__sfputs_r>
 80050c8:	3001      	adds	r0, #1
 80050ca:	f000 80aa 	beq.w	8005222 <_vfiprintf_r+0x20e>
 80050ce:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80050d0:	445a      	add	r2, fp
 80050d2:	9209      	str	r2, [sp, #36]	; 0x24
 80050d4:	f89a 3000 	ldrb.w	r3, [sl]
 80050d8:	2b00      	cmp	r3, #0
 80050da:	f000 80a2 	beq.w	8005222 <_vfiprintf_r+0x20e>
 80050de:	2300      	movs	r3, #0
 80050e0:	f04f 32ff 	mov.w	r2, #4294967295
 80050e4:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80050e8:	f10a 0a01 	add.w	sl, sl, #1
 80050ec:	9304      	str	r3, [sp, #16]
 80050ee:	9307      	str	r3, [sp, #28]
 80050f0:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 80050f4:	931a      	str	r3, [sp, #104]	; 0x68
 80050f6:	4654      	mov	r4, sl
 80050f8:	2205      	movs	r2, #5
 80050fa:	f814 1b01 	ldrb.w	r1, [r4], #1
 80050fe:	4858      	ldr	r0, [pc, #352]	; (8005260 <_vfiprintf_r+0x24c>)
 8005100:	f7fb f876 	bl	80001f0 <memchr>
 8005104:	9a04      	ldr	r2, [sp, #16]
 8005106:	b9d8      	cbnz	r0, 8005140 <_vfiprintf_r+0x12c>
 8005108:	06d1      	lsls	r1, r2, #27
 800510a:	bf44      	itt	mi
 800510c:	2320      	movmi	r3, #32
 800510e:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8005112:	0713      	lsls	r3, r2, #28
 8005114:	bf44      	itt	mi
 8005116:	232b      	movmi	r3, #43	; 0x2b
 8005118:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800511c:	f89a 3000 	ldrb.w	r3, [sl]
 8005120:	2b2a      	cmp	r3, #42	; 0x2a
 8005122:	d015      	beq.n	8005150 <_vfiprintf_r+0x13c>
 8005124:	9a07      	ldr	r2, [sp, #28]
 8005126:	4654      	mov	r4, sl
 8005128:	2000      	movs	r0, #0
 800512a:	f04f 0c0a 	mov.w	ip, #10
 800512e:	4621      	mov	r1, r4
 8005130:	f811 3b01 	ldrb.w	r3, [r1], #1
 8005134:	3b30      	subs	r3, #48	; 0x30
 8005136:	2b09      	cmp	r3, #9
 8005138:	d94e      	bls.n	80051d8 <_vfiprintf_r+0x1c4>
 800513a:	b1b0      	cbz	r0, 800516a <_vfiprintf_r+0x156>
 800513c:	9207      	str	r2, [sp, #28]
 800513e:	e014      	b.n	800516a <_vfiprintf_r+0x156>
 8005140:	eba0 0308 	sub.w	r3, r0, r8
 8005144:	fa09 f303 	lsl.w	r3, r9, r3
 8005148:	4313      	orrs	r3, r2
 800514a:	9304      	str	r3, [sp, #16]
 800514c:	46a2      	mov	sl, r4
 800514e:	e7d2      	b.n	80050f6 <_vfiprintf_r+0xe2>
 8005150:	9b03      	ldr	r3, [sp, #12]
 8005152:	1d19      	adds	r1, r3, #4
 8005154:	681b      	ldr	r3, [r3, #0]
 8005156:	9103      	str	r1, [sp, #12]
 8005158:	2b00      	cmp	r3, #0
 800515a:	bfbb      	ittet	lt
 800515c:	425b      	neglt	r3, r3
 800515e:	f042 0202 	orrlt.w	r2, r2, #2
 8005162:	9307      	strge	r3, [sp, #28]
 8005164:	9307      	strlt	r3, [sp, #28]
 8005166:	bfb8      	it	lt
 8005168:	9204      	strlt	r2, [sp, #16]
 800516a:	7823      	ldrb	r3, [r4, #0]
 800516c:	2b2e      	cmp	r3, #46	; 0x2e
 800516e:	d10c      	bne.n	800518a <_vfiprintf_r+0x176>
 8005170:	7863      	ldrb	r3, [r4, #1]
 8005172:	2b2a      	cmp	r3, #42	; 0x2a
 8005174:	d135      	bne.n	80051e2 <_vfiprintf_r+0x1ce>
 8005176:	9b03      	ldr	r3, [sp, #12]
 8005178:	1d1a      	adds	r2, r3, #4
 800517a:	681b      	ldr	r3, [r3, #0]
 800517c:	9203      	str	r2, [sp, #12]
 800517e:	2b00      	cmp	r3, #0
 8005180:	bfb8      	it	lt
 8005182:	f04f 33ff 	movlt.w	r3, #4294967295
 8005186:	3402      	adds	r4, #2
 8005188:	9305      	str	r3, [sp, #20]
 800518a:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 8005270 <_vfiprintf_r+0x25c>
 800518e:	7821      	ldrb	r1, [r4, #0]
 8005190:	2203      	movs	r2, #3
 8005192:	4650      	mov	r0, sl
 8005194:	f7fb f82c 	bl	80001f0 <memchr>
 8005198:	b140      	cbz	r0, 80051ac <_vfiprintf_r+0x198>
 800519a:	2340      	movs	r3, #64	; 0x40
 800519c:	eba0 000a 	sub.w	r0, r0, sl
 80051a0:	fa03 f000 	lsl.w	r0, r3, r0
 80051a4:	9b04      	ldr	r3, [sp, #16]
 80051a6:	4303      	orrs	r3, r0
 80051a8:	3401      	adds	r4, #1
 80051aa:	9304      	str	r3, [sp, #16]
 80051ac:	f814 1b01 	ldrb.w	r1, [r4], #1
 80051b0:	482c      	ldr	r0, [pc, #176]	; (8005264 <_vfiprintf_r+0x250>)
 80051b2:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80051b6:	2206      	movs	r2, #6
 80051b8:	f7fb f81a 	bl	80001f0 <memchr>
 80051bc:	2800      	cmp	r0, #0
 80051be:	d03f      	beq.n	8005240 <_vfiprintf_r+0x22c>
 80051c0:	4b29      	ldr	r3, [pc, #164]	; (8005268 <_vfiprintf_r+0x254>)
 80051c2:	bb1b      	cbnz	r3, 800520c <_vfiprintf_r+0x1f8>
 80051c4:	9b03      	ldr	r3, [sp, #12]
 80051c6:	3307      	adds	r3, #7
 80051c8:	f023 0307 	bic.w	r3, r3, #7
 80051cc:	3308      	adds	r3, #8
 80051ce:	9303      	str	r3, [sp, #12]
 80051d0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80051d2:	443b      	add	r3, r7
 80051d4:	9309      	str	r3, [sp, #36]	; 0x24
 80051d6:	e767      	b.n	80050a8 <_vfiprintf_r+0x94>
 80051d8:	fb0c 3202 	mla	r2, ip, r2, r3
 80051dc:	460c      	mov	r4, r1
 80051de:	2001      	movs	r0, #1
 80051e0:	e7a5      	b.n	800512e <_vfiprintf_r+0x11a>
 80051e2:	2300      	movs	r3, #0
 80051e4:	3401      	adds	r4, #1
 80051e6:	9305      	str	r3, [sp, #20]
 80051e8:	4619      	mov	r1, r3
 80051ea:	f04f 0c0a 	mov.w	ip, #10
 80051ee:	4620      	mov	r0, r4
 80051f0:	f810 2b01 	ldrb.w	r2, [r0], #1
 80051f4:	3a30      	subs	r2, #48	; 0x30
 80051f6:	2a09      	cmp	r2, #9
 80051f8:	d903      	bls.n	8005202 <_vfiprintf_r+0x1ee>
 80051fa:	2b00      	cmp	r3, #0
 80051fc:	d0c5      	beq.n	800518a <_vfiprintf_r+0x176>
 80051fe:	9105      	str	r1, [sp, #20]
 8005200:	e7c3      	b.n	800518a <_vfiprintf_r+0x176>
 8005202:	fb0c 2101 	mla	r1, ip, r1, r2
 8005206:	4604      	mov	r4, r0
 8005208:	2301      	movs	r3, #1
 800520a:	e7f0      	b.n	80051ee <_vfiprintf_r+0x1da>
 800520c:	ab03      	add	r3, sp, #12
 800520e:	9300      	str	r3, [sp, #0]
 8005210:	462a      	mov	r2, r5
 8005212:	4b16      	ldr	r3, [pc, #88]	; (800526c <_vfiprintf_r+0x258>)
 8005214:	a904      	add	r1, sp, #16
 8005216:	4630      	mov	r0, r6
 8005218:	f7fd fdd6 	bl	8002dc8 <_printf_float>
 800521c:	4607      	mov	r7, r0
 800521e:	1c78      	adds	r0, r7, #1
 8005220:	d1d6      	bne.n	80051d0 <_vfiprintf_r+0x1bc>
 8005222:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8005224:	07d9      	lsls	r1, r3, #31
 8005226:	d405      	bmi.n	8005234 <_vfiprintf_r+0x220>
 8005228:	89ab      	ldrh	r3, [r5, #12]
 800522a:	059a      	lsls	r2, r3, #22
 800522c:	d402      	bmi.n	8005234 <_vfiprintf_r+0x220>
 800522e:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8005230:	f000 faaf 	bl	8005792 <__retarget_lock_release_recursive>
 8005234:	89ab      	ldrh	r3, [r5, #12]
 8005236:	065b      	lsls	r3, r3, #25
 8005238:	f53f af12 	bmi.w	8005060 <_vfiprintf_r+0x4c>
 800523c:	9809      	ldr	r0, [sp, #36]	; 0x24
 800523e:	e711      	b.n	8005064 <_vfiprintf_r+0x50>
 8005240:	ab03      	add	r3, sp, #12
 8005242:	9300      	str	r3, [sp, #0]
 8005244:	462a      	mov	r2, r5
 8005246:	4b09      	ldr	r3, [pc, #36]	; (800526c <_vfiprintf_r+0x258>)
 8005248:	a904      	add	r1, sp, #16
 800524a:	4630      	mov	r0, r6
 800524c:	f7fe f860 	bl	8003310 <_printf_i>
 8005250:	e7e4      	b.n	800521c <_vfiprintf_r+0x208>
 8005252:	bf00      	nop
 8005254:	08005e34 	.word	0x08005e34
 8005258:	08005e54 	.word	0x08005e54
 800525c:	08005e14 	.word	0x08005e14
 8005260:	08005cbc 	.word	0x08005cbc
 8005264:	08005cc6 	.word	0x08005cc6
 8005268:	08002dc9 	.word	0x08002dc9
 800526c:	08004ff1 	.word	0x08004ff1
 8005270:	08005cc2 	.word	0x08005cc2

08005274 <__swbuf_r>:
 8005274:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005276:	460e      	mov	r6, r1
 8005278:	4614      	mov	r4, r2
 800527a:	4605      	mov	r5, r0
 800527c:	b118      	cbz	r0, 8005286 <__swbuf_r+0x12>
 800527e:	6983      	ldr	r3, [r0, #24]
 8005280:	b90b      	cbnz	r3, 8005286 <__swbuf_r+0x12>
 8005282:	f000 f9e7 	bl	8005654 <__sinit>
 8005286:	4b21      	ldr	r3, [pc, #132]	; (800530c <__swbuf_r+0x98>)
 8005288:	429c      	cmp	r4, r3
 800528a:	d12b      	bne.n	80052e4 <__swbuf_r+0x70>
 800528c:	686c      	ldr	r4, [r5, #4]
 800528e:	69a3      	ldr	r3, [r4, #24]
 8005290:	60a3      	str	r3, [r4, #8]
 8005292:	89a3      	ldrh	r3, [r4, #12]
 8005294:	071a      	lsls	r2, r3, #28
 8005296:	d52f      	bpl.n	80052f8 <__swbuf_r+0x84>
 8005298:	6923      	ldr	r3, [r4, #16]
 800529a:	b36b      	cbz	r3, 80052f8 <__swbuf_r+0x84>
 800529c:	6923      	ldr	r3, [r4, #16]
 800529e:	6820      	ldr	r0, [r4, #0]
 80052a0:	1ac0      	subs	r0, r0, r3
 80052a2:	6963      	ldr	r3, [r4, #20]
 80052a4:	b2f6      	uxtb	r6, r6
 80052a6:	4283      	cmp	r3, r0
 80052a8:	4637      	mov	r7, r6
 80052aa:	dc04      	bgt.n	80052b6 <__swbuf_r+0x42>
 80052ac:	4621      	mov	r1, r4
 80052ae:	4628      	mov	r0, r5
 80052b0:	f000 f93c 	bl	800552c <_fflush_r>
 80052b4:	bb30      	cbnz	r0, 8005304 <__swbuf_r+0x90>
 80052b6:	68a3      	ldr	r3, [r4, #8]
 80052b8:	3b01      	subs	r3, #1
 80052ba:	60a3      	str	r3, [r4, #8]
 80052bc:	6823      	ldr	r3, [r4, #0]
 80052be:	1c5a      	adds	r2, r3, #1
 80052c0:	6022      	str	r2, [r4, #0]
 80052c2:	701e      	strb	r6, [r3, #0]
 80052c4:	6963      	ldr	r3, [r4, #20]
 80052c6:	3001      	adds	r0, #1
 80052c8:	4283      	cmp	r3, r0
 80052ca:	d004      	beq.n	80052d6 <__swbuf_r+0x62>
 80052cc:	89a3      	ldrh	r3, [r4, #12]
 80052ce:	07db      	lsls	r3, r3, #31
 80052d0:	d506      	bpl.n	80052e0 <__swbuf_r+0x6c>
 80052d2:	2e0a      	cmp	r6, #10
 80052d4:	d104      	bne.n	80052e0 <__swbuf_r+0x6c>
 80052d6:	4621      	mov	r1, r4
 80052d8:	4628      	mov	r0, r5
 80052da:	f000 f927 	bl	800552c <_fflush_r>
 80052de:	b988      	cbnz	r0, 8005304 <__swbuf_r+0x90>
 80052e0:	4638      	mov	r0, r7
 80052e2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80052e4:	4b0a      	ldr	r3, [pc, #40]	; (8005310 <__swbuf_r+0x9c>)
 80052e6:	429c      	cmp	r4, r3
 80052e8:	d101      	bne.n	80052ee <__swbuf_r+0x7a>
 80052ea:	68ac      	ldr	r4, [r5, #8]
 80052ec:	e7cf      	b.n	800528e <__swbuf_r+0x1a>
 80052ee:	4b09      	ldr	r3, [pc, #36]	; (8005314 <__swbuf_r+0xa0>)
 80052f0:	429c      	cmp	r4, r3
 80052f2:	bf08      	it	eq
 80052f4:	68ec      	ldreq	r4, [r5, #12]
 80052f6:	e7ca      	b.n	800528e <__swbuf_r+0x1a>
 80052f8:	4621      	mov	r1, r4
 80052fa:	4628      	mov	r0, r5
 80052fc:	f000 f81a 	bl	8005334 <__swsetup_r>
 8005300:	2800      	cmp	r0, #0
 8005302:	d0cb      	beq.n	800529c <__swbuf_r+0x28>
 8005304:	f04f 37ff 	mov.w	r7, #4294967295
 8005308:	e7ea      	b.n	80052e0 <__swbuf_r+0x6c>
 800530a:	bf00      	nop
 800530c:	08005e34 	.word	0x08005e34
 8005310:	08005e54 	.word	0x08005e54
 8005314:	08005e14 	.word	0x08005e14

08005318 <__ascii_wctomb>:
 8005318:	b149      	cbz	r1, 800532e <__ascii_wctomb+0x16>
 800531a:	2aff      	cmp	r2, #255	; 0xff
 800531c:	bf85      	ittet	hi
 800531e:	238a      	movhi	r3, #138	; 0x8a
 8005320:	6003      	strhi	r3, [r0, #0]
 8005322:	700a      	strbls	r2, [r1, #0]
 8005324:	f04f 30ff 	movhi.w	r0, #4294967295
 8005328:	bf98      	it	ls
 800532a:	2001      	movls	r0, #1
 800532c:	4770      	bx	lr
 800532e:	4608      	mov	r0, r1
 8005330:	4770      	bx	lr
	...

08005334 <__swsetup_r>:
 8005334:	4b32      	ldr	r3, [pc, #200]	; (8005400 <__swsetup_r+0xcc>)
 8005336:	b570      	push	{r4, r5, r6, lr}
 8005338:	681d      	ldr	r5, [r3, #0]
 800533a:	4606      	mov	r6, r0
 800533c:	460c      	mov	r4, r1
 800533e:	b125      	cbz	r5, 800534a <__swsetup_r+0x16>
 8005340:	69ab      	ldr	r3, [r5, #24]
 8005342:	b913      	cbnz	r3, 800534a <__swsetup_r+0x16>
 8005344:	4628      	mov	r0, r5
 8005346:	f000 f985 	bl	8005654 <__sinit>
 800534a:	4b2e      	ldr	r3, [pc, #184]	; (8005404 <__swsetup_r+0xd0>)
 800534c:	429c      	cmp	r4, r3
 800534e:	d10f      	bne.n	8005370 <__swsetup_r+0x3c>
 8005350:	686c      	ldr	r4, [r5, #4]
 8005352:	89a3      	ldrh	r3, [r4, #12]
 8005354:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8005358:	0719      	lsls	r1, r3, #28
 800535a:	d42c      	bmi.n	80053b6 <__swsetup_r+0x82>
 800535c:	06dd      	lsls	r5, r3, #27
 800535e:	d411      	bmi.n	8005384 <__swsetup_r+0x50>
 8005360:	2309      	movs	r3, #9
 8005362:	6033      	str	r3, [r6, #0]
 8005364:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8005368:	81a3      	strh	r3, [r4, #12]
 800536a:	f04f 30ff 	mov.w	r0, #4294967295
 800536e:	e03e      	b.n	80053ee <__swsetup_r+0xba>
 8005370:	4b25      	ldr	r3, [pc, #148]	; (8005408 <__swsetup_r+0xd4>)
 8005372:	429c      	cmp	r4, r3
 8005374:	d101      	bne.n	800537a <__swsetup_r+0x46>
 8005376:	68ac      	ldr	r4, [r5, #8]
 8005378:	e7eb      	b.n	8005352 <__swsetup_r+0x1e>
 800537a:	4b24      	ldr	r3, [pc, #144]	; (800540c <__swsetup_r+0xd8>)
 800537c:	429c      	cmp	r4, r3
 800537e:	bf08      	it	eq
 8005380:	68ec      	ldreq	r4, [r5, #12]
 8005382:	e7e6      	b.n	8005352 <__swsetup_r+0x1e>
 8005384:	0758      	lsls	r0, r3, #29
 8005386:	d512      	bpl.n	80053ae <__swsetup_r+0x7a>
 8005388:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800538a:	b141      	cbz	r1, 800539e <__swsetup_r+0x6a>
 800538c:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8005390:	4299      	cmp	r1, r3
 8005392:	d002      	beq.n	800539a <__swsetup_r+0x66>
 8005394:	4630      	mov	r0, r6
 8005396:	f7ff fb31 	bl	80049fc <_free_r>
 800539a:	2300      	movs	r3, #0
 800539c:	6363      	str	r3, [r4, #52]	; 0x34
 800539e:	89a3      	ldrh	r3, [r4, #12]
 80053a0:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 80053a4:	81a3      	strh	r3, [r4, #12]
 80053a6:	2300      	movs	r3, #0
 80053a8:	6063      	str	r3, [r4, #4]
 80053aa:	6923      	ldr	r3, [r4, #16]
 80053ac:	6023      	str	r3, [r4, #0]
 80053ae:	89a3      	ldrh	r3, [r4, #12]
 80053b0:	f043 0308 	orr.w	r3, r3, #8
 80053b4:	81a3      	strh	r3, [r4, #12]
 80053b6:	6923      	ldr	r3, [r4, #16]
 80053b8:	b94b      	cbnz	r3, 80053ce <__swsetup_r+0x9a>
 80053ba:	89a3      	ldrh	r3, [r4, #12]
 80053bc:	f403 7320 	and.w	r3, r3, #640	; 0x280
 80053c0:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80053c4:	d003      	beq.n	80053ce <__swsetup_r+0x9a>
 80053c6:	4621      	mov	r1, r4
 80053c8:	4630      	mov	r0, r6
 80053ca:	f000 fa09 	bl	80057e0 <__smakebuf_r>
 80053ce:	89a0      	ldrh	r0, [r4, #12]
 80053d0:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 80053d4:	f010 0301 	ands.w	r3, r0, #1
 80053d8:	d00a      	beq.n	80053f0 <__swsetup_r+0xbc>
 80053da:	2300      	movs	r3, #0
 80053dc:	60a3      	str	r3, [r4, #8]
 80053de:	6963      	ldr	r3, [r4, #20]
 80053e0:	425b      	negs	r3, r3
 80053e2:	61a3      	str	r3, [r4, #24]
 80053e4:	6923      	ldr	r3, [r4, #16]
 80053e6:	b943      	cbnz	r3, 80053fa <__swsetup_r+0xc6>
 80053e8:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 80053ec:	d1ba      	bne.n	8005364 <__swsetup_r+0x30>
 80053ee:	bd70      	pop	{r4, r5, r6, pc}
 80053f0:	0781      	lsls	r1, r0, #30
 80053f2:	bf58      	it	pl
 80053f4:	6963      	ldrpl	r3, [r4, #20]
 80053f6:	60a3      	str	r3, [r4, #8]
 80053f8:	e7f4      	b.n	80053e4 <__swsetup_r+0xb0>
 80053fa:	2000      	movs	r0, #0
 80053fc:	e7f7      	b.n	80053ee <__swsetup_r+0xba>
 80053fe:	bf00      	nop
 8005400:	2000000c 	.word	0x2000000c
 8005404:	08005e34 	.word	0x08005e34
 8005408:	08005e54 	.word	0x08005e54
 800540c:	08005e14 	.word	0x08005e14

08005410 <abort>:
 8005410:	b508      	push	{r3, lr}
 8005412:	2006      	movs	r0, #6
 8005414:	f000 fa54 	bl	80058c0 <raise>
 8005418:	2001      	movs	r0, #1
 800541a:	f7fb ffd9 	bl	80013d0 <_exit>
	...

08005420 <__sflush_r>:
 8005420:	898a      	ldrh	r2, [r1, #12]
 8005422:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005426:	4605      	mov	r5, r0
 8005428:	0710      	lsls	r0, r2, #28
 800542a:	460c      	mov	r4, r1
 800542c:	d458      	bmi.n	80054e0 <__sflush_r+0xc0>
 800542e:	684b      	ldr	r3, [r1, #4]
 8005430:	2b00      	cmp	r3, #0
 8005432:	dc05      	bgt.n	8005440 <__sflush_r+0x20>
 8005434:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8005436:	2b00      	cmp	r3, #0
 8005438:	dc02      	bgt.n	8005440 <__sflush_r+0x20>
 800543a:	2000      	movs	r0, #0
 800543c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8005440:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8005442:	2e00      	cmp	r6, #0
 8005444:	d0f9      	beq.n	800543a <__sflush_r+0x1a>
 8005446:	2300      	movs	r3, #0
 8005448:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800544c:	682f      	ldr	r7, [r5, #0]
 800544e:	602b      	str	r3, [r5, #0]
 8005450:	d032      	beq.n	80054b8 <__sflush_r+0x98>
 8005452:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8005454:	89a3      	ldrh	r3, [r4, #12]
 8005456:	075a      	lsls	r2, r3, #29
 8005458:	d505      	bpl.n	8005466 <__sflush_r+0x46>
 800545a:	6863      	ldr	r3, [r4, #4]
 800545c:	1ac0      	subs	r0, r0, r3
 800545e:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8005460:	b10b      	cbz	r3, 8005466 <__sflush_r+0x46>
 8005462:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8005464:	1ac0      	subs	r0, r0, r3
 8005466:	2300      	movs	r3, #0
 8005468:	4602      	mov	r2, r0
 800546a:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800546c:	6a21      	ldr	r1, [r4, #32]
 800546e:	4628      	mov	r0, r5
 8005470:	47b0      	blx	r6
 8005472:	1c43      	adds	r3, r0, #1
 8005474:	89a3      	ldrh	r3, [r4, #12]
 8005476:	d106      	bne.n	8005486 <__sflush_r+0x66>
 8005478:	6829      	ldr	r1, [r5, #0]
 800547a:	291d      	cmp	r1, #29
 800547c:	d82c      	bhi.n	80054d8 <__sflush_r+0xb8>
 800547e:	4a2a      	ldr	r2, [pc, #168]	; (8005528 <__sflush_r+0x108>)
 8005480:	40ca      	lsrs	r2, r1
 8005482:	07d6      	lsls	r6, r2, #31
 8005484:	d528      	bpl.n	80054d8 <__sflush_r+0xb8>
 8005486:	2200      	movs	r2, #0
 8005488:	6062      	str	r2, [r4, #4]
 800548a:	04d9      	lsls	r1, r3, #19
 800548c:	6922      	ldr	r2, [r4, #16]
 800548e:	6022      	str	r2, [r4, #0]
 8005490:	d504      	bpl.n	800549c <__sflush_r+0x7c>
 8005492:	1c42      	adds	r2, r0, #1
 8005494:	d101      	bne.n	800549a <__sflush_r+0x7a>
 8005496:	682b      	ldr	r3, [r5, #0]
 8005498:	b903      	cbnz	r3, 800549c <__sflush_r+0x7c>
 800549a:	6560      	str	r0, [r4, #84]	; 0x54
 800549c:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800549e:	602f      	str	r7, [r5, #0]
 80054a0:	2900      	cmp	r1, #0
 80054a2:	d0ca      	beq.n	800543a <__sflush_r+0x1a>
 80054a4:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80054a8:	4299      	cmp	r1, r3
 80054aa:	d002      	beq.n	80054b2 <__sflush_r+0x92>
 80054ac:	4628      	mov	r0, r5
 80054ae:	f7ff faa5 	bl	80049fc <_free_r>
 80054b2:	2000      	movs	r0, #0
 80054b4:	6360      	str	r0, [r4, #52]	; 0x34
 80054b6:	e7c1      	b.n	800543c <__sflush_r+0x1c>
 80054b8:	6a21      	ldr	r1, [r4, #32]
 80054ba:	2301      	movs	r3, #1
 80054bc:	4628      	mov	r0, r5
 80054be:	47b0      	blx	r6
 80054c0:	1c41      	adds	r1, r0, #1
 80054c2:	d1c7      	bne.n	8005454 <__sflush_r+0x34>
 80054c4:	682b      	ldr	r3, [r5, #0]
 80054c6:	2b00      	cmp	r3, #0
 80054c8:	d0c4      	beq.n	8005454 <__sflush_r+0x34>
 80054ca:	2b1d      	cmp	r3, #29
 80054cc:	d001      	beq.n	80054d2 <__sflush_r+0xb2>
 80054ce:	2b16      	cmp	r3, #22
 80054d0:	d101      	bne.n	80054d6 <__sflush_r+0xb6>
 80054d2:	602f      	str	r7, [r5, #0]
 80054d4:	e7b1      	b.n	800543a <__sflush_r+0x1a>
 80054d6:	89a3      	ldrh	r3, [r4, #12]
 80054d8:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80054dc:	81a3      	strh	r3, [r4, #12]
 80054de:	e7ad      	b.n	800543c <__sflush_r+0x1c>
 80054e0:	690f      	ldr	r7, [r1, #16]
 80054e2:	2f00      	cmp	r7, #0
 80054e4:	d0a9      	beq.n	800543a <__sflush_r+0x1a>
 80054e6:	0793      	lsls	r3, r2, #30
 80054e8:	680e      	ldr	r6, [r1, #0]
 80054ea:	bf08      	it	eq
 80054ec:	694b      	ldreq	r3, [r1, #20]
 80054ee:	600f      	str	r7, [r1, #0]
 80054f0:	bf18      	it	ne
 80054f2:	2300      	movne	r3, #0
 80054f4:	eba6 0807 	sub.w	r8, r6, r7
 80054f8:	608b      	str	r3, [r1, #8]
 80054fa:	f1b8 0f00 	cmp.w	r8, #0
 80054fe:	dd9c      	ble.n	800543a <__sflush_r+0x1a>
 8005500:	6a21      	ldr	r1, [r4, #32]
 8005502:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8005504:	4643      	mov	r3, r8
 8005506:	463a      	mov	r2, r7
 8005508:	4628      	mov	r0, r5
 800550a:	47b0      	blx	r6
 800550c:	2800      	cmp	r0, #0
 800550e:	dc06      	bgt.n	800551e <__sflush_r+0xfe>
 8005510:	89a3      	ldrh	r3, [r4, #12]
 8005512:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8005516:	81a3      	strh	r3, [r4, #12]
 8005518:	f04f 30ff 	mov.w	r0, #4294967295
 800551c:	e78e      	b.n	800543c <__sflush_r+0x1c>
 800551e:	4407      	add	r7, r0
 8005520:	eba8 0800 	sub.w	r8, r8, r0
 8005524:	e7e9      	b.n	80054fa <__sflush_r+0xda>
 8005526:	bf00      	nop
 8005528:	20400001 	.word	0x20400001

0800552c <_fflush_r>:
 800552c:	b538      	push	{r3, r4, r5, lr}
 800552e:	690b      	ldr	r3, [r1, #16]
 8005530:	4605      	mov	r5, r0
 8005532:	460c      	mov	r4, r1
 8005534:	b913      	cbnz	r3, 800553c <_fflush_r+0x10>
 8005536:	2500      	movs	r5, #0
 8005538:	4628      	mov	r0, r5
 800553a:	bd38      	pop	{r3, r4, r5, pc}
 800553c:	b118      	cbz	r0, 8005546 <_fflush_r+0x1a>
 800553e:	6983      	ldr	r3, [r0, #24]
 8005540:	b90b      	cbnz	r3, 8005546 <_fflush_r+0x1a>
 8005542:	f000 f887 	bl	8005654 <__sinit>
 8005546:	4b14      	ldr	r3, [pc, #80]	; (8005598 <_fflush_r+0x6c>)
 8005548:	429c      	cmp	r4, r3
 800554a:	d11b      	bne.n	8005584 <_fflush_r+0x58>
 800554c:	686c      	ldr	r4, [r5, #4]
 800554e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8005552:	2b00      	cmp	r3, #0
 8005554:	d0ef      	beq.n	8005536 <_fflush_r+0xa>
 8005556:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8005558:	07d0      	lsls	r0, r2, #31
 800555a:	d404      	bmi.n	8005566 <_fflush_r+0x3a>
 800555c:	0599      	lsls	r1, r3, #22
 800555e:	d402      	bmi.n	8005566 <_fflush_r+0x3a>
 8005560:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8005562:	f000 f915 	bl	8005790 <__retarget_lock_acquire_recursive>
 8005566:	4628      	mov	r0, r5
 8005568:	4621      	mov	r1, r4
 800556a:	f7ff ff59 	bl	8005420 <__sflush_r>
 800556e:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8005570:	07da      	lsls	r2, r3, #31
 8005572:	4605      	mov	r5, r0
 8005574:	d4e0      	bmi.n	8005538 <_fflush_r+0xc>
 8005576:	89a3      	ldrh	r3, [r4, #12]
 8005578:	059b      	lsls	r3, r3, #22
 800557a:	d4dd      	bmi.n	8005538 <_fflush_r+0xc>
 800557c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800557e:	f000 f908 	bl	8005792 <__retarget_lock_release_recursive>
 8005582:	e7d9      	b.n	8005538 <_fflush_r+0xc>
 8005584:	4b05      	ldr	r3, [pc, #20]	; (800559c <_fflush_r+0x70>)
 8005586:	429c      	cmp	r4, r3
 8005588:	d101      	bne.n	800558e <_fflush_r+0x62>
 800558a:	68ac      	ldr	r4, [r5, #8]
 800558c:	e7df      	b.n	800554e <_fflush_r+0x22>
 800558e:	4b04      	ldr	r3, [pc, #16]	; (80055a0 <_fflush_r+0x74>)
 8005590:	429c      	cmp	r4, r3
 8005592:	bf08      	it	eq
 8005594:	68ec      	ldreq	r4, [r5, #12]
 8005596:	e7da      	b.n	800554e <_fflush_r+0x22>
 8005598:	08005e34 	.word	0x08005e34
 800559c:	08005e54 	.word	0x08005e54
 80055a0:	08005e14 	.word	0x08005e14

080055a4 <std>:
 80055a4:	2300      	movs	r3, #0
 80055a6:	b510      	push	{r4, lr}
 80055a8:	4604      	mov	r4, r0
 80055aa:	e9c0 3300 	strd	r3, r3, [r0]
 80055ae:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80055b2:	6083      	str	r3, [r0, #8]
 80055b4:	8181      	strh	r1, [r0, #12]
 80055b6:	6643      	str	r3, [r0, #100]	; 0x64
 80055b8:	81c2      	strh	r2, [r0, #14]
 80055ba:	6183      	str	r3, [r0, #24]
 80055bc:	4619      	mov	r1, r3
 80055be:	2208      	movs	r2, #8
 80055c0:	305c      	adds	r0, #92	; 0x5c
 80055c2:	f7fd fb59 	bl	8002c78 <memset>
 80055c6:	4b05      	ldr	r3, [pc, #20]	; (80055dc <std+0x38>)
 80055c8:	6263      	str	r3, [r4, #36]	; 0x24
 80055ca:	4b05      	ldr	r3, [pc, #20]	; (80055e0 <std+0x3c>)
 80055cc:	62a3      	str	r3, [r4, #40]	; 0x28
 80055ce:	4b05      	ldr	r3, [pc, #20]	; (80055e4 <std+0x40>)
 80055d0:	62e3      	str	r3, [r4, #44]	; 0x2c
 80055d2:	4b05      	ldr	r3, [pc, #20]	; (80055e8 <std+0x44>)
 80055d4:	6224      	str	r4, [r4, #32]
 80055d6:	6323      	str	r3, [r4, #48]	; 0x30
 80055d8:	bd10      	pop	{r4, pc}
 80055da:	bf00      	nop
 80055dc:	080058f9 	.word	0x080058f9
 80055e0:	0800591b 	.word	0x0800591b
 80055e4:	08005953 	.word	0x08005953
 80055e8:	08005977 	.word	0x08005977

080055ec <_cleanup_r>:
 80055ec:	4901      	ldr	r1, [pc, #4]	; (80055f4 <_cleanup_r+0x8>)
 80055ee:	f000 b8af 	b.w	8005750 <_fwalk_reent>
 80055f2:	bf00      	nop
 80055f4:	0800552d 	.word	0x0800552d

080055f8 <__sfmoreglue>:
 80055f8:	b570      	push	{r4, r5, r6, lr}
 80055fa:	2268      	movs	r2, #104	; 0x68
 80055fc:	1e4d      	subs	r5, r1, #1
 80055fe:	4355      	muls	r5, r2
 8005600:	460e      	mov	r6, r1
 8005602:	f105 0174 	add.w	r1, r5, #116	; 0x74
 8005606:	f7ff fa65 	bl	8004ad4 <_malloc_r>
 800560a:	4604      	mov	r4, r0
 800560c:	b140      	cbz	r0, 8005620 <__sfmoreglue+0x28>
 800560e:	2100      	movs	r1, #0
 8005610:	e9c0 1600 	strd	r1, r6, [r0]
 8005614:	300c      	adds	r0, #12
 8005616:	60a0      	str	r0, [r4, #8]
 8005618:	f105 0268 	add.w	r2, r5, #104	; 0x68
 800561c:	f7fd fb2c 	bl	8002c78 <memset>
 8005620:	4620      	mov	r0, r4
 8005622:	bd70      	pop	{r4, r5, r6, pc}

08005624 <__sfp_lock_acquire>:
 8005624:	4801      	ldr	r0, [pc, #4]	; (800562c <__sfp_lock_acquire+0x8>)
 8005626:	f000 b8b3 	b.w	8005790 <__retarget_lock_acquire_recursive>
 800562a:	bf00      	nop
 800562c:	200002a5 	.word	0x200002a5

08005630 <__sfp_lock_release>:
 8005630:	4801      	ldr	r0, [pc, #4]	; (8005638 <__sfp_lock_release+0x8>)
 8005632:	f000 b8ae 	b.w	8005792 <__retarget_lock_release_recursive>
 8005636:	bf00      	nop
 8005638:	200002a5 	.word	0x200002a5

0800563c <__sinit_lock_acquire>:
 800563c:	4801      	ldr	r0, [pc, #4]	; (8005644 <__sinit_lock_acquire+0x8>)
 800563e:	f000 b8a7 	b.w	8005790 <__retarget_lock_acquire_recursive>
 8005642:	bf00      	nop
 8005644:	200002a6 	.word	0x200002a6

08005648 <__sinit_lock_release>:
 8005648:	4801      	ldr	r0, [pc, #4]	; (8005650 <__sinit_lock_release+0x8>)
 800564a:	f000 b8a2 	b.w	8005792 <__retarget_lock_release_recursive>
 800564e:	bf00      	nop
 8005650:	200002a6 	.word	0x200002a6

08005654 <__sinit>:
 8005654:	b510      	push	{r4, lr}
 8005656:	4604      	mov	r4, r0
 8005658:	f7ff fff0 	bl	800563c <__sinit_lock_acquire>
 800565c:	69a3      	ldr	r3, [r4, #24]
 800565e:	b11b      	cbz	r3, 8005668 <__sinit+0x14>
 8005660:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005664:	f7ff bff0 	b.w	8005648 <__sinit_lock_release>
 8005668:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 800566c:	6523      	str	r3, [r4, #80]	; 0x50
 800566e:	4b13      	ldr	r3, [pc, #76]	; (80056bc <__sinit+0x68>)
 8005670:	4a13      	ldr	r2, [pc, #76]	; (80056c0 <__sinit+0x6c>)
 8005672:	681b      	ldr	r3, [r3, #0]
 8005674:	62a2      	str	r2, [r4, #40]	; 0x28
 8005676:	42a3      	cmp	r3, r4
 8005678:	bf04      	itt	eq
 800567a:	2301      	moveq	r3, #1
 800567c:	61a3      	streq	r3, [r4, #24]
 800567e:	4620      	mov	r0, r4
 8005680:	f000 f820 	bl	80056c4 <__sfp>
 8005684:	6060      	str	r0, [r4, #4]
 8005686:	4620      	mov	r0, r4
 8005688:	f000 f81c 	bl	80056c4 <__sfp>
 800568c:	60a0      	str	r0, [r4, #8]
 800568e:	4620      	mov	r0, r4
 8005690:	f000 f818 	bl	80056c4 <__sfp>
 8005694:	2200      	movs	r2, #0
 8005696:	60e0      	str	r0, [r4, #12]
 8005698:	2104      	movs	r1, #4
 800569a:	6860      	ldr	r0, [r4, #4]
 800569c:	f7ff ff82 	bl	80055a4 <std>
 80056a0:	68a0      	ldr	r0, [r4, #8]
 80056a2:	2201      	movs	r2, #1
 80056a4:	2109      	movs	r1, #9
 80056a6:	f7ff ff7d 	bl	80055a4 <std>
 80056aa:	68e0      	ldr	r0, [r4, #12]
 80056ac:	2202      	movs	r2, #2
 80056ae:	2112      	movs	r1, #18
 80056b0:	f7ff ff78 	bl	80055a4 <std>
 80056b4:	2301      	movs	r3, #1
 80056b6:	61a3      	str	r3, [r4, #24]
 80056b8:	e7d2      	b.n	8005660 <__sinit+0xc>
 80056ba:	bf00      	nop
 80056bc:	08005a98 	.word	0x08005a98
 80056c0:	080055ed 	.word	0x080055ed

080056c4 <__sfp>:
 80056c4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80056c6:	4607      	mov	r7, r0
 80056c8:	f7ff ffac 	bl	8005624 <__sfp_lock_acquire>
 80056cc:	4b1e      	ldr	r3, [pc, #120]	; (8005748 <__sfp+0x84>)
 80056ce:	681e      	ldr	r6, [r3, #0]
 80056d0:	69b3      	ldr	r3, [r6, #24]
 80056d2:	b913      	cbnz	r3, 80056da <__sfp+0x16>
 80056d4:	4630      	mov	r0, r6
 80056d6:	f7ff ffbd 	bl	8005654 <__sinit>
 80056da:	3648      	adds	r6, #72	; 0x48
 80056dc:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 80056e0:	3b01      	subs	r3, #1
 80056e2:	d503      	bpl.n	80056ec <__sfp+0x28>
 80056e4:	6833      	ldr	r3, [r6, #0]
 80056e6:	b30b      	cbz	r3, 800572c <__sfp+0x68>
 80056e8:	6836      	ldr	r6, [r6, #0]
 80056ea:	e7f7      	b.n	80056dc <__sfp+0x18>
 80056ec:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 80056f0:	b9d5      	cbnz	r5, 8005728 <__sfp+0x64>
 80056f2:	4b16      	ldr	r3, [pc, #88]	; (800574c <__sfp+0x88>)
 80056f4:	60e3      	str	r3, [r4, #12]
 80056f6:	f104 0058 	add.w	r0, r4, #88	; 0x58
 80056fa:	6665      	str	r5, [r4, #100]	; 0x64
 80056fc:	f000 f847 	bl	800578e <__retarget_lock_init_recursive>
 8005700:	f7ff ff96 	bl	8005630 <__sfp_lock_release>
 8005704:	e9c4 5501 	strd	r5, r5, [r4, #4]
 8005708:	e9c4 5504 	strd	r5, r5, [r4, #16]
 800570c:	6025      	str	r5, [r4, #0]
 800570e:	61a5      	str	r5, [r4, #24]
 8005710:	2208      	movs	r2, #8
 8005712:	4629      	mov	r1, r5
 8005714:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8005718:	f7fd faae 	bl	8002c78 <memset>
 800571c:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8005720:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8005724:	4620      	mov	r0, r4
 8005726:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8005728:	3468      	adds	r4, #104	; 0x68
 800572a:	e7d9      	b.n	80056e0 <__sfp+0x1c>
 800572c:	2104      	movs	r1, #4
 800572e:	4638      	mov	r0, r7
 8005730:	f7ff ff62 	bl	80055f8 <__sfmoreglue>
 8005734:	4604      	mov	r4, r0
 8005736:	6030      	str	r0, [r6, #0]
 8005738:	2800      	cmp	r0, #0
 800573a:	d1d5      	bne.n	80056e8 <__sfp+0x24>
 800573c:	f7ff ff78 	bl	8005630 <__sfp_lock_release>
 8005740:	230c      	movs	r3, #12
 8005742:	603b      	str	r3, [r7, #0]
 8005744:	e7ee      	b.n	8005724 <__sfp+0x60>
 8005746:	bf00      	nop
 8005748:	08005a98 	.word	0x08005a98
 800574c:	ffff0001 	.word	0xffff0001

08005750 <_fwalk_reent>:
 8005750:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8005754:	4606      	mov	r6, r0
 8005756:	4688      	mov	r8, r1
 8005758:	f100 0448 	add.w	r4, r0, #72	; 0x48
 800575c:	2700      	movs	r7, #0
 800575e:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8005762:	f1b9 0901 	subs.w	r9, r9, #1
 8005766:	d505      	bpl.n	8005774 <_fwalk_reent+0x24>
 8005768:	6824      	ldr	r4, [r4, #0]
 800576a:	2c00      	cmp	r4, #0
 800576c:	d1f7      	bne.n	800575e <_fwalk_reent+0xe>
 800576e:	4638      	mov	r0, r7
 8005770:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8005774:	89ab      	ldrh	r3, [r5, #12]
 8005776:	2b01      	cmp	r3, #1
 8005778:	d907      	bls.n	800578a <_fwalk_reent+0x3a>
 800577a:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800577e:	3301      	adds	r3, #1
 8005780:	d003      	beq.n	800578a <_fwalk_reent+0x3a>
 8005782:	4629      	mov	r1, r5
 8005784:	4630      	mov	r0, r6
 8005786:	47c0      	blx	r8
 8005788:	4307      	orrs	r7, r0
 800578a:	3568      	adds	r5, #104	; 0x68
 800578c:	e7e9      	b.n	8005762 <_fwalk_reent+0x12>

0800578e <__retarget_lock_init_recursive>:
 800578e:	4770      	bx	lr

08005790 <__retarget_lock_acquire_recursive>:
 8005790:	4770      	bx	lr

08005792 <__retarget_lock_release_recursive>:
 8005792:	4770      	bx	lr

08005794 <__swhatbuf_r>:
 8005794:	b570      	push	{r4, r5, r6, lr}
 8005796:	460e      	mov	r6, r1
 8005798:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800579c:	2900      	cmp	r1, #0
 800579e:	b096      	sub	sp, #88	; 0x58
 80057a0:	4614      	mov	r4, r2
 80057a2:	461d      	mov	r5, r3
 80057a4:	da08      	bge.n	80057b8 <__swhatbuf_r+0x24>
 80057a6:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 80057aa:	2200      	movs	r2, #0
 80057ac:	602a      	str	r2, [r5, #0]
 80057ae:	061a      	lsls	r2, r3, #24
 80057b0:	d410      	bmi.n	80057d4 <__swhatbuf_r+0x40>
 80057b2:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80057b6:	e00e      	b.n	80057d6 <__swhatbuf_r+0x42>
 80057b8:	466a      	mov	r2, sp
 80057ba:	f000 f903 	bl	80059c4 <_fstat_r>
 80057be:	2800      	cmp	r0, #0
 80057c0:	dbf1      	blt.n	80057a6 <__swhatbuf_r+0x12>
 80057c2:	9a01      	ldr	r2, [sp, #4]
 80057c4:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 80057c8:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 80057cc:	425a      	negs	r2, r3
 80057ce:	415a      	adcs	r2, r3
 80057d0:	602a      	str	r2, [r5, #0]
 80057d2:	e7ee      	b.n	80057b2 <__swhatbuf_r+0x1e>
 80057d4:	2340      	movs	r3, #64	; 0x40
 80057d6:	2000      	movs	r0, #0
 80057d8:	6023      	str	r3, [r4, #0]
 80057da:	b016      	add	sp, #88	; 0x58
 80057dc:	bd70      	pop	{r4, r5, r6, pc}
	...

080057e0 <__smakebuf_r>:
 80057e0:	898b      	ldrh	r3, [r1, #12]
 80057e2:	b573      	push	{r0, r1, r4, r5, r6, lr}
 80057e4:	079d      	lsls	r5, r3, #30
 80057e6:	4606      	mov	r6, r0
 80057e8:	460c      	mov	r4, r1
 80057ea:	d507      	bpl.n	80057fc <__smakebuf_r+0x1c>
 80057ec:	f104 0347 	add.w	r3, r4, #71	; 0x47
 80057f0:	6023      	str	r3, [r4, #0]
 80057f2:	6123      	str	r3, [r4, #16]
 80057f4:	2301      	movs	r3, #1
 80057f6:	6163      	str	r3, [r4, #20]
 80057f8:	b002      	add	sp, #8
 80057fa:	bd70      	pop	{r4, r5, r6, pc}
 80057fc:	ab01      	add	r3, sp, #4
 80057fe:	466a      	mov	r2, sp
 8005800:	f7ff ffc8 	bl	8005794 <__swhatbuf_r>
 8005804:	9900      	ldr	r1, [sp, #0]
 8005806:	4605      	mov	r5, r0
 8005808:	4630      	mov	r0, r6
 800580a:	f7ff f963 	bl	8004ad4 <_malloc_r>
 800580e:	b948      	cbnz	r0, 8005824 <__smakebuf_r+0x44>
 8005810:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8005814:	059a      	lsls	r2, r3, #22
 8005816:	d4ef      	bmi.n	80057f8 <__smakebuf_r+0x18>
 8005818:	f023 0303 	bic.w	r3, r3, #3
 800581c:	f043 0302 	orr.w	r3, r3, #2
 8005820:	81a3      	strh	r3, [r4, #12]
 8005822:	e7e3      	b.n	80057ec <__smakebuf_r+0xc>
 8005824:	4b0d      	ldr	r3, [pc, #52]	; (800585c <__smakebuf_r+0x7c>)
 8005826:	62b3      	str	r3, [r6, #40]	; 0x28
 8005828:	89a3      	ldrh	r3, [r4, #12]
 800582a:	6020      	str	r0, [r4, #0]
 800582c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8005830:	81a3      	strh	r3, [r4, #12]
 8005832:	9b00      	ldr	r3, [sp, #0]
 8005834:	6163      	str	r3, [r4, #20]
 8005836:	9b01      	ldr	r3, [sp, #4]
 8005838:	6120      	str	r0, [r4, #16]
 800583a:	b15b      	cbz	r3, 8005854 <__smakebuf_r+0x74>
 800583c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8005840:	4630      	mov	r0, r6
 8005842:	f000 f8d1 	bl	80059e8 <_isatty_r>
 8005846:	b128      	cbz	r0, 8005854 <__smakebuf_r+0x74>
 8005848:	89a3      	ldrh	r3, [r4, #12]
 800584a:	f023 0303 	bic.w	r3, r3, #3
 800584e:	f043 0301 	orr.w	r3, r3, #1
 8005852:	81a3      	strh	r3, [r4, #12]
 8005854:	89a0      	ldrh	r0, [r4, #12]
 8005856:	4305      	orrs	r5, r0
 8005858:	81a5      	strh	r5, [r4, #12]
 800585a:	e7cd      	b.n	80057f8 <__smakebuf_r+0x18>
 800585c:	080055ed 	.word	0x080055ed

08005860 <_malloc_usable_size_r>:
 8005860:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8005864:	1f18      	subs	r0, r3, #4
 8005866:	2b00      	cmp	r3, #0
 8005868:	bfbc      	itt	lt
 800586a:	580b      	ldrlt	r3, [r1, r0]
 800586c:	18c0      	addlt	r0, r0, r3
 800586e:	4770      	bx	lr

08005870 <_raise_r>:
 8005870:	291f      	cmp	r1, #31
 8005872:	b538      	push	{r3, r4, r5, lr}
 8005874:	4604      	mov	r4, r0
 8005876:	460d      	mov	r5, r1
 8005878:	d904      	bls.n	8005884 <_raise_r+0x14>
 800587a:	2316      	movs	r3, #22
 800587c:	6003      	str	r3, [r0, #0]
 800587e:	f04f 30ff 	mov.w	r0, #4294967295
 8005882:	bd38      	pop	{r3, r4, r5, pc}
 8005884:	6c42      	ldr	r2, [r0, #68]	; 0x44
 8005886:	b112      	cbz	r2, 800588e <_raise_r+0x1e>
 8005888:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800588c:	b94b      	cbnz	r3, 80058a2 <_raise_r+0x32>
 800588e:	4620      	mov	r0, r4
 8005890:	f000 f830 	bl	80058f4 <_getpid_r>
 8005894:	462a      	mov	r2, r5
 8005896:	4601      	mov	r1, r0
 8005898:	4620      	mov	r0, r4
 800589a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800589e:	f000 b817 	b.w	80058d0 <_kill_r>
 80058a2:	2b01      	cmp	r3, #1
 80058a4:	d00a      	beq.n	80058bc <_raise_r+0x4c>
 80058a6:	1c59      	adds	r1, r3, #1
 80058a8:	d103      	bne.n	80058b2 <_raise_r+0x42>
 80058aa:	2316      	movs	r3, #22
 80058ac:	6003      	str	r3, [r0, #0]
 80058ae:	2001      	movs	r0, #1
 80058b0:	e7e7      	b.n	8005882 <_raise_r+0x12>
 80058b2:	2400      	movs	r4, #0
 80058b4:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 80058b8:	4628      	mov	r0, r5
 80058ba:	4798      	blx	r3
 80058bc:	2000      	movs	r0, #0
 80058be:	e7e0      	b.n	8005882 <_raise_r+0x12>

080058c0 <raise>:
 80058c0:	4b02      	ldr	r3, [pc, #8]	; (80058cc <raise+0xc>)
 80058c2:	4601      	mov	r1, r0
 80058c4:	6818      	ldr	r0, [r3, #0]
 80058c6:	f7ff bfd3 	b.w	8005870 <_raise_r>
 80058ca:	bf00      	nop
 80058cc:	2000000c 	.word	0x2000000c

080058d0 <_kill_r>:
 80058d0:	b538      	push	{r3, r4, r5, lr}
 80058d2:	4d07      	ldr	r5, [pc, #28]	; (80058f0 <_kill_r+0x20>)
 80058d4:	2300      	movs	r3, #0
 80058d6:	4604      	mov	r4, r0
 80058d8:	4608      	mov	r0, r1
 80058da:	4611      	mov	r1, r2
 80058dc:	602b      	str	r3, [r5, #0]
 80058de:	f7fb fd67 	bl	80013b0 <_kill>
 80058e2:	1c43      	adds	r3, r0, #1
 80058e4:	d102      	bne.n	80058ec <_kill_r+0x1c>
 80058e6:	682b      	ldr	r3, [r5, #0]
 80058e8:	b103      	cbz	r3, 80058ec <_kill_r+0x1c>
 80058ea:	6023      	str	r3, [r4, #0]
 80058ec:	bd38      	pop	{r3, r4, r5, pc}
 80058ee:	bf00      	nop
 80058f0:	200002a0 	.word	0x200002a0

080058f4 <_getpid_r>:
 80058f4:	f7fb bd54 	b.w	80013a0 <_getpid>

080058f8 <__sread>:
 80058f8:	b510      	push	{r4, lr}
 80058fa:	460c      	mov	r4, r1
 80058fc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005900:	f000 f894 	bl	8005a2c <_read_r>
 8005904:	2800      	cmp	r0, #0
 8005906:	bfab      	itete	ge
 8005908:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800590a:	89a3      	ldrhlt	r3, [r4, #12]
 800590c:	181b      	addge	r3, r3, r0
 800590e:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8005912:	bfac      	ite	ge
 8005914:	6563      	strge	r3, [r4, #84]	; 0x54
 8005916:	81a3      	strhlt	r3, [r4, #12]
 8005918:	bd10      	pop	{r4, pc}

0800591a <__swrite>:
 800591a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800591e:	461f      	mov	r7, r3
 8005920:	898b      	ldrh	r3, [r1, #12]
 8005922:	05db      	lsls	r3, r3, #23
 8005924:	4605      	mov	r5, r0
 8005926:	460c      	mov	r4, r1
 8005928:	4616      	mov	r6, r2
 800592a:	d505      	bpl.n	8005938 <__swrite+0x1e>
 800592c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005930:	2302      	movs	r3, #2
 8005932:	2200      	movs	r2, #0
 8005934:	f000 f868 	bl	8005a08 <_lseek_r>
 8005938:	89a3      	ldrh	r3, [r4, #12]
 800593a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800593e:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8005942:	81a3      	strh	r3, [r4, #12]
 8005944:	4632      	mov	r2, r6
 8005946:	463b      	mov	r3, r7
 8005948:	4628      	mov	r0, r5
 800594a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800594e:	f000 b817 	b.w	8005980 <_write_r>

08005952 <__sseek>:
 8005952:	b510      	push	{r4, lr}
 8005954:	460c      	mov	r4, r1
 8005956:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800595a:	f000 f855 	bl	8005a08 <_lseek_r>
 800595e:	1c43      	adds	r3, r0, #1
 8005960:	89a3      	ldrh	r3, [r4, #12]
 8005962:	bf15      	itete	ne
 8005964:	6560      	strne	r0, [r4, #84]	; 0x54
 8005966:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800596a:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800596e:	81a3      	strheq	r3, [r4, #12]
 8005970:	bf18      	it	ne
 8005972:	81a3      	strhne	r3, [r4, #12]
 8005974:	bd10      	pop	{r4, pc}

08005976 <__sclose>:
 8005976:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800597a:	f000 b813 	b.w	80059a4 <_close_r>
	...

08005980 <_write_r>:
 8005980:	b538      	push	{r3, r4, r5, lr}
 8005982:	4d07      	ldr	r5, [pc, #28]	; (80059a0 <_write_r+0x20>)
 8005984:	4604      	mov	r4, r0
 8005986:	4608      	mov	r0, r1
 8005988:	4611      	mov	r1, r2
 800598a:	2200      	movs	r2, #0
 800598c:	602a      	str	r2, [r5, #0]
 800598e:	461a      	mov	r2, r3
 8005990:	f7fb fd45 	bl	800141e <_write>
 8005994:	1c43      	adds	r3, r0, #1
 8005996:	d102      	bne.n	800599e <_write_r+0x1e>
 8005998:	682b      	ldr	r3, [r5, #0]
 800599a:	b103      	cbz	r3, 800599e <_write_r+0x1e>
 800599c:	6023      	str	r3, [r4, #0]
 800599e:	bd38      	pop	{r3, r4, r5, pc}
 80059a0:	200002a0 	.word	0x200002a0

080059a4 <_close_r>:
 80059a4:	b538      	push	{r3, r4, r5, lr}
 80059a6:	4d06      	ldr	r5, [pc, #24]	; (80059c0 <_close_r+0x1c>)
 80059a8:	2300      	movs	r3, #0
 80059aa:	4604      	mov	r4, r0
 80059ac:	4608      	mov	r0, r1
 80059ae:	602b      	str	r3, [r5, #0]
 80059b0:	f7fb fd51 	bl	8001456 <_close>
 80059b4:	1c43      	adds	r3, r0, #1
 80059b6:	d102      	bne.n	80059be <_close_r+0x1a>
 80059b8:	682b      	ldr	r3, [r5, #0]
 80059ba:	b103      	cbz	r3, 80059be <_close_r+0x1a>
 80059bc:	6023      	str	r3, [r4, #0]
 80059be:	bd38      	pop	{r3, r4, r5, pc}
 80059c0:	200002a0 	.word	0x200002a0

080059c4 <_fstat_r>:
 80059c4:	b538      	push	{r3, r4, r5, lr}
 80059c6:	4d07      	ldr	r5, [pc, #28]	; (80059e4 <_fstat_r+0x20>)
 80059c8:	2300      	movs	r3, #0
 80059ca:	4604      	mov	r4, r0
 80059cc:	4608      	mov	r0, r1
 80059ce:	4611      	mov	r1, r2
 80059d0:	602b      	str	r3, [r5, #0]
 80059d2:	f7fb fd4c 	bl	800146e <_fstat>
 80059d6:	1c43      	adds	r3, r0, #1
 80059d8:	d102      	bne.n	80059e0 <_fstat_r+0x1c>
 80059da:	682b      	ldr	r3, [r5, #0]
 80059dc:	b103      	cbz	r3, 80059e0 <_fstat_r+0x1c>
 80059de:	6023      	str	r3, [r4, #0]
 80059e0:	bd38      	pop	{r3, r4, r5, pc}
 80059e2:	bf00      	nop
 80059e4:	200002a0 	.word	0x200002a0

080059e8 <_isatty_r>:
 80059e8:	b538      	push	{r3, r4, r5, lr}
 80059ea:	4d06      	ldr	r5, [pc, #24]	; (8005a04 <_isatty_r+0x1c>)
 80059ec:	2300      	movs	r3, #0
 80059ee:	4604      	mov	r4, r0
 80059f0:	4608      	mov	r0, r1
 80059f2:	602b      	str	r3, [r5, #0]
 80059f4:	f7fb fd4b 	bl	800148e <_isatty>
 80059f8:	1c43      	adds	r3, r0, #1
 80059fa:	d102      	bne.n	8005a02 <_isatty_r+0x1a>
 80059fc:	682b      	ldr	r3, [r5, #0]
 80059fe:	b103      	cbz	r3, 8005a02 <_isatty_r+0x1a>
 8005a00:	6023      	str	r3, [r4, #0]
 8005a02:	bd38      	pop	{r3, r4, r5, pc}
 8005a04:	200002a0 	.word	0x200002a0

08005a08 <_lseek_r>:
 8005a08:	b538      	push	{r3, r4, r5, lr}
 8005a0a:	4d07      	ldr	r5, [pc, #28]	; (8005a28 <_lseek_r+0x20>)
 8005a0c:	4604      	mov	r4, r0
 8005a0e:	4608      	mov	r0, r1
 8005a10:	4611      	mov	r1, r2
 8005a12:	2200      	movs	r2, #0
 8005a14:	602a      	str	r2, [r5, #0]
 8005a16:	461a      	mov	r2, r3
 8005a18:	f7fb fd44 	bl	80014a4 <_lseek>
 8005a1c:	1c43      	adds	r3, r0, #1
 8005a1e:	d102      	bne.n	8005a26 <_lseek_r+0x1e>
 8005a20:	682b      	ldr	r3, [r5, #0]
 8005a22:	b103      	cbz	r3, 8005a26 <_lseek_r+0x1e>
 8005a24:	6023      	str	r3, [r4, #0]
 8005a26:	bd38      	pop	{r3, r4, r5, pc}
 8005a28:	200002a0 	.word	0x200002a0

08005a2c <_read_r>:
 8005a2c:	b538      	push	{r3, r4, r5, lr}
 8005a2e:	4d07      	ldr	r5, [pc, #28]	; (8005a4c <_read_r+0x20>)
 8005a30:	4604      	mov	r4, r0
 8005a32:	4608      	mov	r0, r1
 8005a34:	4611      	mov	r1, r2
 8005a36:	2200      	movs	r2, #0
 8005a38:	602a      	str	r2, [r5, #0]
 8005a3a:	461a      	mov	r2, r3
 8005a3c:	f7fb fcd2 	bl	80013e4 <_read>
 8005a40:	1c43      	adds	r3, r0, #1
 8005a42:	d102      	bne.n	8005a4a <_read_r+0x1e>
 8005a44:	682b      	ldr	r3, [r5, #0]
 8005a46:	b103      	cbz	r3, 8005a4a <_read_r+0x1e>
 8005a48:	6023      	str	r3, [r4, #0]
 8005a4a:	bd38      	pop	{r3, r4, r5, pc}
 8005a4c:	200002a0 	.word	0x200002a0

08005a50 <_init>:
 8005a50:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005a52:	bf00      	nop
 8005a54:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005a56:	bc08      	pop	{r3}
 8005a58:	469e      	mov	lr, r3
 8005a5a:	4770      	bx	lr

08005a5c <_fini>:
 8005a5c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005a5e:	bf00      	nop
 8005a60:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005a62:	bc08      	pop	{r3}
 8005a64:	469e      	mov	lr, r3
 8005a66:	4770      	bx	lr
