{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1544935869151 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1544935869159 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Dec 16 13:51:08 2018 " "Processing started: Sun Dec 16 13:51:08 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1544935869159 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544935869159 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off td4 -c td4 " "Command: quartus_map --read_settings_files=on --write_settings_files=off td4 -c td4" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544935869160 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1544935869793 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1544935869793 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "seg.v 1 1 " "Found 1 design units, including 1 entities, in source file seg.v" { { "Info" "ISGN_ENTITY_NAME" "1 seg " "Found entity 1: seg" {  } { { "seg.v" "" { Text "C:/Work/intelFPGA_lite/de0-nano/td4/seg.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544935885609 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544935885609 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 decoder " "Found entity 1: decoder" {  } { { "decoder.v" "" { Text "C:/Work/intelFPGA_lite/de0-nano/td4/decoder.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544935885618 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544935885618 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hc161.bdf 1 1 " "Found 1 design units, including 1 entities, in source file hc161.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 hc161 " "Found entity 1: hc161" {  } { { "hc161.bdf" "" { Schematic "C:/Work/intelFPGA_lite/de0-nano/td4/hc161.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544935885627 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544935885627 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dflipf.v 1 1 " "Found 1 design units, including 1 entities, in source file dflipf.v" { { "Info" "ISGN_ENTITY_NAME" "1 dflipf " "Found entity 1: dflipf" {  } { { "dflipf.v" "" { Text "C:/Work/intelFPGA_lite/de0-nano/td4/dflipf.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544935885657 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544935885657 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dffsel.v 1 1 " "Found 1 design units, including 1 entities, in source file dffsel.v" { { "Info" "ISGN_ENTITY_NAME" "1 dffsel " "Found entity 1: dffsel" {  } { { "dffsel.v" "" { Text "C:/Work/intelFPGA_lite/de0-nano/td4/dffsel.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544935885694 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544935885694 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datasel.v 1 1 " "Found 1 design units, including 1 entities, in source file datasel.v" { { "Info" "ISGN_ENTITY_NAME" "1 datasel " "Found entity 1: datasel" {  } { { "datasel.v" "" { Text "C:/Work/intelFPGA_lite/de0-nano/td4/datasel.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544935885703 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544935885703 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test.bdf 1 1 " "Found 1 design units, including 1 entities, in source file test.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 test " "Found entity 1: test" {  } { { "test.bdf" "" { Schematic "C:/Work/intelFPGA_lite/de0-nano/td4/test.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544935885723 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544935885723 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dlclock.v 1 1 " "Found 1 design units, including 1 entities, in source file dlclock.v" { { "Info" "ISGN_ENTITY_NAME" "1 dlclock " "Found entity 1: dlclock" {  } { { "dlclock.v" "" { Text "C:/Work/intelFPGA_lite/de0-nano/td4/dlclock.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544935885734 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544935885734 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hc153.bdf 1 1 " "Found 1 design units, including 1 entities, in source file hc153.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 hc153 " "Found entity 1: hc153" {  } { { "hc153.bdf" "" { Schematic "C:/Work/intelFPGA_lite/de0-nano/td4/hc153.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544935885745 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544935885745 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "debug.v 1 1 " "Found 1 design units, including 1 entities, in source file debug.v" { { "Info" "ISGN_ENTITY_NAME" "1 debug " "Found entity 1: debug" {  } { { "debug.v" "" { Text "C:/Work/intelFPGA_lite/de0-nano/td4/debug.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544935885764 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544935885764 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fadd.v 1 1 " "Found 1 design units, including 1 entities, in source file fadd.v" { { "Info" "ISGN_ENTITY_NAME" "1 fadd " "Found entity 1: fadd" {  } { { "fadd.v" "" { Text "C:/Work/intelFPGA_lite/de0-nano/td4/fadd.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544935885778 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544935885778 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hc283.bdf 1 1 " "Found 1 design units, including 1 entities, in source file hc283.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 hc283 " "Found entity 1: hc283" {  } { { "hc283.bdf" "" { Schematic "C:/Work/intelFPGA_lite/de0-nano/td4/hc283.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544935885785 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544935885785 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hc74.bdf 1 1 " "Found 1 design units, including 1 entities, in source file hc74.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 hc74 " "Found entity 1: hc74" {  } { { "hc74.bdf" "" { Schematic "C:/Work/intelFPGA_lite/de0-nano/td4/hc74.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544935885796 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544935885796 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom.v 1 1 " "Found 1 design units, including 1 entities, in source file rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 rom " "Found entity 1: rom" {  } { { "rom.v" "" { Text "C:/Work/intelFPGA_lite/de0-nano/td4/rom.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544935885812 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544935885812 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "test " "Elaborating entity \"test\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1544935885939 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dlclock dlclock:inst " "Elaborating entity \"dlclock\" for hierarchy \"dlclock:inst\"" {  } { { "test.bdf" "inst" { Schematic "C:/Work/intelFPGA_lite/de0-nano/td4/test.bdf" { { -232 -936 -808 -152 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544935885946 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 28 dlclock.v(15) " "Verilog HDL assignment warning at dlclock.v(15): truncated value with size 32 to match size of target (28)" {  } { { "dlclock.v" "" { Text "C:/Work/intelFPGA_lite/de0-nano/td4/dlclock.v" 15 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1544935885949 "|test|dlclock:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 28 dlclock.v(22) " "Verilog HDL assignment warning at dlclock.v(22): truncated value with size 32 to match size of target (28)" {  } { { "dlclock.v" "" { Text "C:/Work/intelFPGA_lite/de0-nano/td4/dlclock.v" 22 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1544935885949 "|test|dlclock:inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hc161 hc161:inst6 " "Elaborating entity \"hc161\" for hierarchy \"hc161:inst6\"" {  } { { "test.bdf" "inst6" { Schematic "C:/Work/intelFPGA_lite/de0-nano/td4/test.bdf" { { 920 -320 -200 1112 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544935885951 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dflipf hc161:inst6\|dflipf:inst " "Elaborating entity \"dflipf\" for hierarchy \"hc161:inst6\|dflipf:inst\"" {  } { { "hc161.bdf" "inst" { Schematic "C:/Work/intelFPGA_lite/de0-nano/td4/hc161.bdf" { { 120 808 936 232 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544935885957 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fadd hc161:inst6\|fadd:inst13 " "Elaborating entity \"fadd\" for hierarchy \"hc161:inst6\|fadd:inst13\"" {  } { { "hc161.bdf" "inst13" { Schematic "C:/Work/intelFPGA_lite/de0-nano/td4/hc161.bdf" { { 120 560 688 232 "inst13" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544935885962 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffsel hc161:inst6\|dffsel:inst6 " "Elaborating entity \"dffsel\" for hierarchy \"hc161:inst6\|dffsel:inst6\"" {  } { { "hc161.bdf" "inst6" { Schematic "C:/Work/intelFPGA_lite/de0-nano/td4/hc161.bdf" { { 136 352 480 248 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544935885984 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "qin dffsel.v(14) " "Verilog HDL Always Construct warning at dffsel.v(14): variable \"qin\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "dffsel.v" "" { Text "C:/Work/intelFPGA_lite/de0-nano/td4/dffsel.v" 14 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1544935885990 "|test|hc161:inst6|dffsel:inst6"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "din dffsel.v(16) " "Verilog HDL Always Construct warning at dffsel.v(16): variable \"din\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "dffsel.v" "" { Text "C:/Work/intelFPGA_lite/de0-nano/td4/dffsel.v" 16 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1544935885990 "|test|hc161:inst6|dffsel:inst6"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "dout dffsel.v(12) " "Verilog HDL Always Construct warning at dffsel.v(12): inferring latch(es) for variable \"dout\", which holds its previous value in one or more paths through the always construct" {  } { { "dffsel.v" "" { Text "C:/Work/intelFPGA_lite/de0-nano/td4/dffsel.v" 12 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1544935885990 "|test|hc161:inst6|dffsel:inst6"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hc283 hc283:inst1 " "Elaborating entity \"hc283\" for hierarchy \"hc283:inst1\"" {  } { { "test.bdf" "inst1" { Schematic "C:/Work/intelFPGA_lite/de0-nano/td4/test.bdf" { { -24 608 720 168 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544935886014 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hc153 hc153:inst12 " "Elaborating entity \"hc153\" for hierarchy \"hc153:inst12\"" {  } { { "test.bdf" "inst12" { Schematic "C:/Work/intelFPGA_lite/de0-nano/td4/test.bdf" { { 48 256 368 304 "inst12" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544935886066 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "datasel hc153:inst12\|datasel:inst2 " "Elaborating entity \"datasel\" for hierarchy \"hc153:inst12\|datasel:inst2\"" {  } { { "hc153.bdf" "inst2" { Schematic "C:/Work/intelFPGA_lite/de0-nano/td4/hc153.bdf" { { 176 688 824 352 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544935886074 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "c0in datasel.v(23) " "Verilog HDL Always Construct warning at datasel.v(23): variable \"c0in\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "datasel.v" "" { Text "C:/Work/intelFPGA_lite/de0-nano/td4/datasel.v" 23 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1544935886077 "|test|hc153:inst12|datasel:inst2"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "c1in datasel.v(25) " "Verilog HDL Always Construct warning at datasel.v(25): variable \"c1in\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "datasel.v" "" { Text "C:/Work/intelFPGA_lite/de0-nano/td4/datasel.v" 25 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1544935886078 "|test|hc153:inst12|datasel:inst2"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "c2in datasel.v(27) " "Verilog HDL Always Construct warning at datasel.v(27): variable \"c2in\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "datasel.v" "" { Text "C:/Work/intelFPGA_lite/de0-nano/td4/datasel.v" 27 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1544935886078 "|test|hc153:inst12|datasel:inst2"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "c3in datasel.v(29) " "Verilog HDL Always Construct warning at datasel.v(29): variable \"c3in\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "datasel.v" "" { Text "C:/Work/intelFPGA_lite/de0-nano/td4/datasel.v" 29 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1544935886078 "|test|hc153:inst12|datasel:inst2"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "yout datasel.v(17) " "Verilog HDL Always Construct warning at datasel.v(17): inferring latch(es) for variable \"yout\", which holds its previous value in one or more paths through the always construct" {  } { { "datasel.v" "" { Text "C:/Work/intelFPGA_lite/de0-nano/td4/datasel.v" 17 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1544935886079 "|test|hc153:inst12|datasel:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "yout datasel.v(17) " "Inferred latch for \"yout\" at datasel.v(17)" {  } { { "datasel.v" "" { Text "C:/Work/intelFPGA_lite/de0-nano/td4/datasel.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544935886081 "|test|hc153:inst12|datasel:inst2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder decoder:inst9 " "Elaborating entity \"decoder\" for hierarchy \"decoder:inst9\"" {  } { { "test.bdf" "inst9" { Schematic "C:/Work/intelFPGA_lite/de0-nano/td4/test.bdf" { { 1192 600 744 1336 "inst9" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544935886089 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rom rom:inst13 " "Elaborating entity \"rom\" for hierarchy \"rom:inst13\"" {  } { { "test.bdf" "inst13" { Schematic "C:/Work/intelFPGA_lite/de0-nano/td4/test.bdf" { { 1128 120 256 1304 "inst13" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544935886095 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "addr rom.v(30) " "Verilog HDL Always Construct warning at rom.v(30): variable \"addr\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "rom.v" "" { Text "C:/Work/intelFPGA_lite/de0-nano/td4/rom.v" 30 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1544935886097 "|test|rom:inst13"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "addr rom.v(32) " "Verilog HDL Always Construct warning at rom.v(32): variable \"addr\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "rom.v" "" { Text "C:/Work/intelFPGA_lite/de0-nano/td4/rom.v" 32 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1544935886097 "|test|rom:inst13"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "addr rom.v(34) " "Verilog HDL Always Construct warning at rom.v(34): variable \"addr\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "rom.v" "" { Text "C:/Work/intelFPGA_lite/de0-nano/td4/rom.v" 34 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1544935886097 "|test|rom:inst13"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "addr rom.v(36) " "Verilog HDL Always Construct warning at rom.v(36): variable \"addr\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "rom.v" "" { Text "C:/Work/intelFPGA_lite/de0-nano/td4/rom.v" 36 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1544935886098 "|test|rom:inst13"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "addr rom.v(38) " "Verilog HDL Always Construct warning at rom.v(38): variable \"addr\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "rom.v" "" { Text "C:/Work/intelFPGA_lite/de0-nano/td4/rom.v" 38 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1544935886098 "|test|rom:inst13"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "data rom.v(44) " "Verilog HDL Always Construct warning at rom.v(44): variable \"data\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "rom.v" "" { Text "C:/Work/intelFPGA_lite/de0-nano/td4/rom.v" 44 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1544935886098 "|test|rom:inst13"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "data rom.v(27) " "Verilog HDL Always Construct warning at rom.v(27): inferring latch(es) for variable \"data\", which holds its previous value in one or more paths through the always construct" {  } { { "rom.v" "" { Text "C:/Work/intelFPGA_lite/de0-nano/td4/rom.v" 27 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1544935886098 "|test|rom:inst13"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[0\] rom.v(27) " "Inferred latch for \"data\[0\]\" at rom.v(27)" {  } { { "rom.v" "" { Text "C:/Work/intelFPGA_lite/de0-nano/td4/rom.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544935886098 "|test|rom:inst13"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[1\] rom.v(27) " "Inferred latch for \"data\[1\]\" at rom.v(27)" {  } { { "rom.v" "" { Text "C:/Work/intelFPGA_lite/de0-nano/td4/rom.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544935886098 "|test|rom:inst13"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[2\] rom.v(27) " "Inferred latch for \"data\[2\]\" at rom.v(27)" {  } { { "rom.v" "" { Text "C:/Work/intelFPGA_lite/de0-nano/td4/rom.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544935886098 "|test|rom:inst13"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[3\] rom.v(27) " "Inferred latch for \"data\[3\]\" at rom.v(27)" {  } { { "rom.v" "" { Text "C:/Work/intelFPGA_lite/de0-nano/td4/rom.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544935886098 "|test|rom:inst13"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[4\] rom.v(27) " "Inferred latch for \"data\[4\]\" at rom.v(27)" {  } { { "rom.v" "" { Text "C:/Work/intelFPGA_lite/de0-nano/td4/rom.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544935886098 "|test|rom:inst13"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[5\] rom.v(27) " "Inferred latch for \"data\[5\]\" at rom.v(27)" {  } { { "rom.v" "" { Text "C:/Work/intelFPGA_lite/de0-nano/td4/rom.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544935886099 "|test|rom:inst13"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[6\] rom.v(27) " "Inferred latch for \"data\[6\]\" at rom.v(27)" {  } { { "rom.v" "" { Text "C:/Work/intelFPGA_lite/de0-nano/td4/rom.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544935886099 "|test|rom:inst13"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[7\] rom.v(27) " "Inferred latch for \"data\[7\]\" at rom.v(27)" {  } { { "rom.v" "" { Text "C:/Work/intelFPGA_lite/de0-nano/td4/rom.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544935886099 "|test|rom:inst13"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hc74 hc74:inst8 " "Elaborating entity \"hc74\" for hierarchy \"hc74:inst8\"" {  } { { "test.bdf" "inst8" { Schematic "C:/Work/intelFPGA_lite/de0-nano/td4/test.bdf" { { 24 928 1024 120 "inst8" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544935886124 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seg seg:inst14 " "Elaborating entity \"seg\" for hierarchy \"seg:inst14\"" {  } { { "test.bdf" "inst14" { Schematic "C:/Work/intelFPGA_lite/de0-nano/td4/test.bdf" { { 1296 -56 88 1408 "inst14" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544935886183 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "din seg.v(14) " "Verilog HDL Always Construct warning at seg.v(14): variable \"din\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "seg.v" "" { Text "C:/Work/intelFPGA_lite/de0-nano/td4/seg.v" 14 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1544935886190 "|test|seg:inst14"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "cin seg.v(14) " "Verilog HDL Always Construct warning at seg.v(14): variable \"cin\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "seg.v" "" { Text "C:/Work/intelFPGA_lite/de0-nano/td4/seg.v" 14 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1544935886190 "|test|seg:inst14"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "bin seg.v(14) " "Verilog HDL Always Construct warning at seg.v(14): variable \"bin\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "seg.v" "" { Text "C:/Work/intelFPGA_lite/de0-nano/td4/seg.v" 14 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1544935886190 "|test|seg:inst14"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ain seg.v(14) " "Verilog HDL Always Construct warning at seg.v(14): variable \"ain\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "seg.v" "" { Text "C:/Work/intelFPGA_lite/de0-nano/td4/seg.v" 14 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1544935886190 "|test|seg:inst14"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "hc153:inst12\|datasel:inst2\|yout " "LATCH primitive \"hc153:inst12\|datasel:inst2\|yout\" is permanently enabled" {  } { { "datasel.v" "" { Text "C:/Work/intelFPGA_lite/de0-nano/td4/datasel.v" 15 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1544935886774 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "hc153:inst12\|datasel:inst1\|yout " "LATCH primitive \"hc153:inst12\|datasel:inst1\|yout\" is permanently enabled" {  } { { "datasel.v" "" { Text "C:/Work/intelFPGA_lite/de0-nano/td4/datasel.v" 15 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1544935886774 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "hc153:inst16\|datasel:inst2\|yout " "LATCH primitive \"hc153:inst16\|datasel:inst2\|yout\" is permanently enabled" {  } { { "datasel.v" "" { Text "C:/Work/intelFPGA_lite/de0-nano/td4/datasel.v" 15 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1544935886774 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "hc153:inst16\|datasel:inst1\|yout " "LATCH primitive \"hc153:inst16\|datasel:inst1\|yout\" is permanently enabled" {  } { { "datasel.v" "" { Text "C:/Work/intelFPGA_lite/de0-nano/td4/datasel.v" 15 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1544935886774 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "seg\[7\] VCC " "Pin \"seg\[7\]\" is stuck at VCC" {  } { { "test.bdf" "" { Schematic "C:/Work/intelFPGA_lite/de0-nano/td4/test.bdf" { { 1320 232 408 1336 "seg\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1544935887219 "|test|seg[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1544935887219 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1544935887331 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1544935888045 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544935888045 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "141 " "Implemented 141 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1544935888159 ""} { "Info" "ICUT_CUT_TM_OPINS" "17 " "Implemented 17 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1544935888159 ""} { "Info" "ICUT_CUT_TM_LCELLS" "122 " "Implemented 122 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1544935888159 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1544935888159 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 28 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 28 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4760 " "Peak virtual memory: 4760 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1544935888227 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Dec 16 13:51:28 2018 " "Processing ended: Sun Dec 16 13:51:28 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1544935888227 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:20 " "Elapsed time: 00:00:20" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1544935888227 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:37 " "Total CPU time (on all processors): 00:00:37" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1544935888227 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1544935888227 ""}
