-- Copyright (C) 2024  Intel Corporation. All rights reserved.
-- Your use of Intel Corporation's design tools, logic functions 
-- and other software and tools, and any partner logic 
-- functions, and any output files from any of the foregoing 
-- (including device programming or simulation files), and any 
-- associated documentation or information are expressly subject 
-- to the terms and conditions of the Intel Program License 
-- Subscription Agreement, the Intel Quartus Prime License Agreement,
-- the Intel FPGA IP License Agreement, or other applicable license
-- agreement, including, without limitation, that your use is for
-- the sole purpose of programming logic devices manufactured by
-- Intel and sold by Intel or its authorized distributors.  Please
-- refer to the applicable agreement for further details, at
-- https://fpgasoftware.intel.com/eula.

-- Quartus Prime generated Memory Initialization File (.mif)

WIDTH=32;
DEPTH=48;

ADDRESS_RADIX=UNS;
DATA_RADIX=HEX;

CONTENT BEGIN
	0   :   00140C80;
	1   :   0027C12E;
	2   :   003AC7BA;
	3   :   004CCCCD;
	4   :   005D8179;
	5   :   006C9C92;
	6   :   0079DBEC;
	7   :   00850581;
	8   :   008DE86C;
	9   :   00945DC0;
	10  :   00984933;
	11  :   0099999A;
	12  :   00984933;
	13  :   00945DC0;
	14  :   008DE86C;
	15  :   00850582;
	16  :   0079DBED;
	17  :   006C9C92;
	18  :   005D817A;
	19  :   004CCCCD;
	20  :   003AC7BA;
	21  :   0027C12E;
	22  :   00140C80;
	23  :   00000000;
	24  :   FFEBF381;
	25  :   FFD83ED2;
	26  :   FFC53847;
	27  :   FFB33333;
	28  :   FFA27E87;
	29  :   FF93636E;
	30  :   FF862414;
	31  :   FF7AFA7F;
	32  :   FF721794;
	33  :   FF6BA240;
	34  :   FF67B6CD;
	35  :   FF666666;
	36  :   FF67B6CD;
	37  :   FF6BA240;
	38  :   FF721794;
	39  :   FF7AFA7E;
	40  :   FF862413;
	41  :   FF93636D;
	42  :   FFA27E86;
	43  :   FFB33333;
	44  :   FFC53846;
	45  :   FFD83ED2;
	46  :   FFEBF380;
	47  :   FFFFFFFF;
END;
