/* SPDX-License-Identifier: GPL-2.0 */
/*
 * Copyright (c) 2019 MediaTek Inc.
 */

#ifndef _APUSYS_POWER_USER_H_
#define _APUSYS_POWER_USER_H_

enum POWER_CALLBACK_USER {
	IOMMU				= 0,
	REVISOR				= 0,
	MNOC				= 0,
	DEVAPC				= 0,
	APUSYS_POWER_CALLBACK_USER_NUM,
};

enum DVFS_USER {
	VPU0			= 1,
	VPU1			= 0,
	MDLA0			= 0,
	MDLA1			= 0,
	APUSYS_DVFS_USER_NUM,

	EDMA			= 0x10,	 // power user only
	EDMA2			= 0x10,  // power user only
	REVISER			= 0x10, // power user only
	APUSYS_POWER_USER_NUM,
};


enum DVFS_VOLTAGE_DOMAIN {
	V_VPU0			= 0,
	V_VPU1			= 0,
	V_MDLA0			= 0,
	V_MDLA1			= 0,
	V_APU_CONN		= 0,
	V_TOP_IOMMU		= 0,
	APUSYS_BUCK_DOMAIN_NUM,
};


enum DVFS_BUCK {
	SRAM_BUCK	= -1,	// sepcial case for VSRAM constraint
	VPU_BUCK	= 0,
	MDLA_BUCK	= 0,
	APUSYS_BUCK_NUM,
};


enum DVFS_VOLTAGE {
	DVFS_VOLT_NOT_SUPPORT = 0,
	DVFS_VOLT_00_550000_V = 550000,
	DVFS_VOLT_00_575000_V = 575000,
	DVFS_VOLT_00_600000_V = 600000,
	DVFS_VOLT_00_650000_V = 650000,
	DVFS_VOLT_00_700000_V = 700000,
	DVFS_VOLT_00_725000_V = 725000,
	DVFS_VOLT_00_737500_V = 737500,
	DVFS_VOLT_00_750000_V = 750000,
	DVFS_VOLT_00_762500_V = 762500,
	DVFS_VOLT_00_775000_V = 775000,
	DVFS_VOLT_00_800000_V = 800000,
	DVFS_VOLT_00_825000_V = 825000,
	DVFS_VOLT_00_850000_V = 850000,
	DVFS_VOLT_MAX = 850000 + 1,
};


enum DVFS_FREQ {
	DVFS_FREQ_NOT_SUPPORT = 0,
	DVFS_FREQ_ACC_26M     = 1,
	DVFS_FREQ_ACC_PARKING = 2,
	DVFS_FREQ_ACC_SOC     = 3,
	DVFS_FREQ_ACC_APUPLL  = 4,
	DVFS_FREQ_00_026000_F = 26000,
	DVFS_FREQ_00_208000_F = 208000,
	DVFS_FREQ_00_238000_F = 238000,
	DVFS_FREQ_00_273000_F = 273000,
	DVFS_FREQ_00_312000_F = 312000,
	DVFS_FREQ_00_358000_F = 358000,
	DVFS_FREQ_00_385000_F = 385000,
	DVFS_FREQ_00_499200_F = 499200,
	DVFS_FREQ_00_500000_F = 500000,
	DVFS_FREQ_00_525000_F = 525000,
	DVFS_FREQ_00_546000_F = 546000,
	DVFS_FREQ_00_594000_F = 594000,
	DVFS_FREQ_00_624000_F = 624000,
	DVFS_FREQ_00_688000_F = 688000,
	DVFS_FREQ_00_687500_F = 687500,
	DVFS_FREQ_00_728000_F = 728000,
	DVFS_FREQ_00_800000_F = 800000,
	DVFS_FREQ_00_832000_F = 832000,
	DVFS_FREQ_00_960000_F = 960000,
	DVFS_FREQ_00_1100000_F = 1100000,
	DVFS_FREQ_MAX,
};

enum DVFS_FREQ_POSTDIV {
	POSDIV_NO = 0,
	POSDIV_1 = 0,
	POSDIV_2,
	POSDIV_4,
	POSDIV_8,
	POSDIV_16,
};

#endif
