<module name="MCU_SEC_MMR0_CFG2" acronym="" XML_version="1.0" HW_revision="n/a" description="">
  <register id="CTRLMMR_SEC_CLSTR0_CORE0_DBG_CFG" acronym="CTRLMMR_SEC_CLSTR0_CORE0_DBG_CFG" offset="0x0" width="32" description="Configures debug operation for Cluster Core0.">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="DBGEN" width="4" begin="15" end="12" resetval="0xA" description="Core0 Invasive debug enable." range="" rwaccess="RW"/>
    <bitfield id="NIDEN" width="4" begin="11" end="8" resetval="0xA" description="Core0 Non-invasive debug enable." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="8" begin="7" end="0" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
  </register>
  <register id="CTRLMMR_SEC_CLSTR0_CORE1_DBG_CFG" acronym="CTRLMMR_SEC_CLSTR0_CORE1_DBG_CFG" offset="0x40" width="32" description="Configures debug operation for Cluster Core1.">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="DBGEN" width="4" begin="15" end="12" resetval="0xA" description="Core1 Invasive debug enable." range="" rwaccess="RW"/>
    <bitfield id="NIDEN" width="4" begin="11" end="8" resetval="0xA" description="Core1 Non-invasive debug enable." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="8" begin="7" end="0" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
  </register>
</module>
