<stg><name>forwardPropagation<8, 10>_Pipeline_VITIS_LOOP_81_1</name>


<trans_list>

<trans id="282" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="235" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="236" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="237" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="238" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="239" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="240" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="241" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="242" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="243" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="244" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="245" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="246" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="247" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="248" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="249" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="250" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="251" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="252" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="253" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="254" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="255" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="256" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="257" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="258" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="259" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="260" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="261" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="262" from="29" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="263" from="30" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="264" from="31" to="32">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="265" from="32" to="33">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="266" from="33" to="34">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="267" from="34" to="35">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="268" from="35" to="36">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="269" from="36" to="37">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="270" from="37" to="38">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="271" from="38" to="39">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="272" from="39" to="40">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="273" from="40" to="41">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="274" from="41" to="42">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="275" from="42" to="43">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="276" from="43" to="44">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="277" from="44" to="45">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="278" from="45" to="46">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="279" from="46" to="47">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="50" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="4" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %i = alloca i32 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
newFuncRoot:1 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %weights_l3, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:2 %p_read_15 = read i64 @_ssdm_op_Read.ap_auto.double, i64 %p_read7

]]></Node>
<StgValue><ssdm name="p_read_15"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:3 %p_read614 = read i64 @_ssdm_op_Read.ap_auto.double, i64 %p_read6

]]></Node>
<StgValue><ssdm name="p_read614"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:4 %p_read513 = read i64 @_ssdm_op_Read.ap_auto.double, i64 %p_read5

]]></Node>
<StgValue><ssdm name="p_read513"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:5 %p_read412 = read i64 @_ssdm_op_Read.ap_auto.double, i64 %p_read4

]]></Node>
<StgValue><ssdm name="p_read412"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:6 %p_read311 = read i64 @_ssdm_op_Read.ap_auto.double, i64 %p_read3

]]></Node>
<StgValue><ssdm name="p_read311"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:7 %p_read210 = read i64 @_ssdm_op_Read.ap_auto.double, i64 %p_read2

]]></Node>
<StgValue><ssdm name="p_read210"/></StgValue>
</operation>

<operation id="58" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:8 %p_read19 = read i64 @_ssdm_op_Read.ap_auto.double, i64 %p_read1

]]></Node>
<StgValue><ssdm name="p_read19"/></StgValue>
</operation>

<operation id="59" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:9 %p_read_16 = read i64 @_ssdm_op_Read.ap_auto.double, i64 %p_read

]]></Node>
<StgValue><ssdm name="p_read_16"/></StgValue>
</operation>

<operation id="60" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
newFuncRoot:10 %store_ln81 = store i4 0, i4 %i

]]></Node>
<StgValue><ssdm name="store_ln81"/></StgValue>
</operation>

<operation id="61" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:11 %br_ln0 = br void %VITIS_LOOP_82_2.i

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="62" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
VITIS_LOOP_82_2.i:0 %i_11 = load i4 %i

]]></Node>
<StgValue><ssdm name="i_11"/></StgValue>
</operation>

<operation id="63" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
VITIS_LOOP_82_2.i:1 %icmp_ln81 = icmp_eq  i4 %i_11, i4 10

]]></Node>
<StgValue><ssdm name="icmp_ln81"/></StgValue>
</operation>

<operation id="64" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
VITIS_LOOP_82_2.i:2 %i_12 = add i4 %i_11, i4 1

]]></Node>
<StgValue><ssdm name="i_12"/></StgValue>
</operation>

<operation id="65" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
VITIS_LOOP_82_2.i:3 %br_ln81 = br i1 %icmp_ln81, void %VITIS_LOOP_82_2.i.split, void %_Z6matmulILm10ELm8ELm1EESt5arrayIS0_IdXT1_EEXT_EERKS0_IS0_IdXT0_EEXT_EERKS0_IS1_XT0_EE.exit.exitStub

]]></Node>
<StgValue><ssdm name="br_ln81"/></StgValue>
</operation>

<operation id="66" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="64" op_0_bw="4">
<![CDATA[
VITIS_LOOP_82_2.i.split:0 %zext_ln81 = zext i4 %i_11

]]></Node>
<StgValue><ssdm name="zext_ln81"/></StgValue>
</operation>

<operation id="67" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="4" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_82_2.i.split:4 %C_0_addr = getelementptr i64 %C_0, i64 0, i64 %zext_ln81

]]></Node>
<StgValue><ssdm name="C_0_addr"/></StgValue>
</operation>

<operation id="68" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="4" op_0_bw="512" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_82_2.i.split:6 %weights_l3_addr = getelementptr i512 %weights_l3, i64 0, i64 %zext_ln81

]]></Node>
<StgValue><ssdm name="weights_l3_addr"/></StgValue>
</operation>

<operation id="69" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="512" op_0_bw="4">
<![CDATA[
VITIS_LOOP_82_2.i.split:7 %weights_l3_load = load i4 %weights_l3_addr

]]></Node>
<StgValue><ssdm name="weights_l3_load"/></StgValue>
</operation>

<operation id="70" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="0" op_0_bw="4" op_1_bw="4" op_2_bw="0" op_3_bw="0">
<![CDATA[
VITIS_LOOP_82_2.i.split:41 %store_ln81 = store i4 %i_12, i4 %i

]]></Node>
<StgValue><ssdm name="store_ln81"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="71" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="512" op_0_bw="4">
<![CDATA[
VITIS_LOOP_82_2.i.split:7 %weights_l3_load = load i4 %weights_l3_addr

]]></Node>
<StgValue><ssdm name="weights_l3_load"/></StgValue>
</operation>

<operation id="72" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="64" op_0_bw="512">
<![CDATA[
VITIS_LOOP_82_2.i.split:8 %trunc_ln84 = trunc i512 %weights_l3_load

]]></Node>
<StgValue><ssdm name="trunc_ln84"/></StgValue>
</operation>

<operation id="73" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_82_2.i.split:9 %bitcast_ln84 = bitcast i64 %trunc_ln84

]]></Node>
<StgValue><ssdm name="bitcast_ln84"/></StgValue>
</operation>

<operation id="74" st_id="2" stage="6" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_82_2.i.split:10 %mul_i = dmul i64 %bitcast_ln84, i64 %p_read_16

]]></Node>
<StgValue><ssdm name="mul_i"/></StgValue>
</operation>

<operation id="75" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="64" op_0_bw="64" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_82_2.i.split:12 %trunc_ln84_s = partselect i64 @_ssdm_op_PartSelect.i64.i512.i32.i32, i512 %weights_l3_load, i32 64, i32 127

]]></Node>
<StgValue><ssdm name="trunc_ln84_s"/></StgValue>
</operation>

<operation id="76" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_82_2.i.split:13 %bitcast_ln84_71 = bitcast i64 %trunc_ln84_s

]]></Node>
<StgValue><ssdm name="bitcast_ln84_71"/></StgValue>
</operation>

<operation id="77" st_id="2" stage="6" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_82_2.i.split:14 %mul_i_1 = dmul i64 %bitcast_ln84_71, i64 %p_read19

]]></Node>
<StgValue><ssdm name="mul_i_1"/></StgValue>
</operation>

<operation id="78" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="64" op_0_bw="64" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_82_2.i.split:16 %trunc_ln84_63 = partselect i64 @_ssdm_op_PartSelect.i64.i512.i32.i32, i512 %weights_l3_load, i32 128, i32 191

]]></Node>
<StgValue><ssdm name="trunc_ln84_63"/></StgValue>
</operation>

<operation id="79" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_82_2.i.split:17 %bitcast_ln84_72 = bitcast i64 %trunc_ln84_63

]]></Node>
<StgValue><ssdm name="bitcast_ln84_72"/></StgValue>
</operation>

<operation id="80" st_id="2" stage="6" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_82_2.i.split:18 %mul_i_2 = dmul i64 %bitcast_ln84_72, i64 %p_read210

]]></Node>
<StgValue><ssdm name="mul_i_2"/></StgValue>
</operation>

<operation id="81" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="64" op_0_bw="64" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_82_2.i.split:20 %trunc_ln84_64 = partselect i64 @_ssdm_op_PartSelect.i64.i512.i32.i32, i512 %weights_l3_load, i32 192, i32 255

]]></Node>
<StgValue><ssdm name="trunc_ln84_64"/></StgValue>
</operation>

<operation id="82" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_82_2.i.split:21 %bitcast_ln84_73 = bitcast i64 %trunc_ln84_64

]]></Node>
<StgValue><ssdm name="bitcast_ln84_73"/></StgValue>
</operation>

<operation id="83" st_id="2" stage="6" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_82_2.i.split:22 %mul_i_3 = dmul i64 %bitcast_ln84_73, i64 %p_read311

]]></Node>
<StgValue><ssdm name="mul_i_3"/></StgValue>
</operation>

<operation id="84" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="64" op_0_bw="64" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_82_2.i.split:24 %trunc_ln84_65 = partselect i64 @_ssdm_op_PartSelect.i64.i512.i32.i32, i512 %weights_l3_load, i32 256, i32 319

]]></Node>
<StgValue><ssdm name="trunc_ln84_65"/></StgValue>
</operation>

<operation id="85" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_82_2.i.split:25 %bitcast_ln84_74 = bitcast i64 %trunc_ln84_65

]]></Node>
<StgValue><ssdm name="bitcast_ln84_74"/></StgValue>
</operation>

<operation id="86" st_id="2" stage="6" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_82_2.i.split:26 %mul_i_4 = dmul i64 %bitcast_ln84_74, i64 %p_read412

]]></Node>
<StgValue><ssdm name="mul_i_4"/></StgValue>
</operation>

<operation id="87" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="64" op_0_bw="64" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_82_2.i.split:28 %trunc_ln84_66 = partselect i64 @_ssdm_op_PartSelect.i64.i512.i32.i32, i512 %weights_l3_load, i32 320, i32 383

]]></Node>
<StgValue><ssdm name="trunc_ln84_66"/></StgValue>
</operation>

<operation id="88" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_82_2.i.split:29 %bitcast_ln84_75 = bitcast i64 %trunc_ln84_66

]]></Node>
<StgValue><ssdm name="bitcast_ln84_75"/></StgValue>
</operation>

<operation id="89" st_id="2" stage="6" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_82_2.i.split:30 %mul_i_5 = dmul i64 %bitcast_ln84_75, i64 %p_read513

]]></Node>
<StgValue><ssdm name="mul_i_5"/></StgValue>
</operation>

<operation id="90" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="64" op_0_bw="64" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_82_2.i.split:32 %trunc_ln84_67 = partselect i64 @_ssdm_op_PartSelect.i64.i512.i32.i32, i512 %weights_l3_load, i32 384, i32 447

]]></Node>
<StgValue><ssdm name="trunc_ln84_67"/></StgValue>
</operation>

<operation id="91" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_82_2.i.split:33 %bitcast_ln84_76 = bitcast i64 %trunc_ln84_67

]]></Node>
<StgValue><ssdm name="bitcast_ln84_76"/></StgValue>
</operation>

<operation id="92" st_id="2" stage="6" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_82_2.i.split:34 %mul_i_6 = dmul i64 %bitcast_ln84_76, i64 %p_read614

]]></Node>
<StgValue><ssdm name="mul_i_6"/></StgValue>
</operation>

<operation id="93" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="64" op_0_bw="64" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_82_2.i.split:36 %trunc_ln84_68 = partselect i64 @_ssdm_op_PartSelect.i64.i512.i32.i32, i512 %weights_l3_load, i32 448, i32 511

]]></Node>
<StgValue><ssdm name="trunc_ln84_68"/></StgValue>
</operation>

<operation id="94" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_82_2.i.split:37 %bitcast_ln84_77 = bitcast i64 %trunc_ln84_68

]]></Node>
<StgValue><ssdm name="bitcast_ln84_77"/></StgValue>
</operation>

<operation id="95" st_id="2" stage="6" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_82_2.i.split:38 %mul_i_7 = dmul i64 %bitcast_ln84_77, i64 %p_read_15

]]></Node>
<StgValue><ssdm name="mul_i_7"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="96" st_id="3" stage="5" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_82_2.i.split:10 %mul_i = dmul i64 %bitcast_ln84, i64 %p_read_16

]]></Node>
<StgValue><ssdm name="mul_i"/></StgValue>
</operation>

<operation id="97" st_id="3" stage="5" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_82_2.i.split:14 %mul_i_1 = dmul i64 %bitcast_ln84_71, i64 %p_read19

]]></Node>
<StgValue><ssdm name="mul_i_1"/></StgValue>
</operation>

<operation id="98" st_id="3" stage="5" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_82_2.i.split:18 %mul_i_2 = dmul i64 %bitcast_ln84_72, i64 %p_read210

]]></Node>
<StgValue><ssdm name="mul_i_2"/></StgValue>
</operation>

<operation id="99" st_id="3" stage="5" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_82_2.i.split:22 %mul_i_3 = dmul i64 %bitcast_ln84_73, i64 %p_read311

]]></Node>
<StgValue><ssdm name="mul_i_3"/></StgValue>
</operation>

<operation id="100" st_id="3" stage="5" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_82_2.i.split:26 %mul_i_4 = dmul i64 %bitcast_ln84_74, i64 %p_read412

]]></Node>
<StgValue><ssdm name="mul_i_4"/></StgValue>
</operation>

<operation id="101" st_id="3" stage="5" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_82_2.i.split:30 %mul_i_5 = dmul i64 %bitcast_ln84_75, i64 %p_read513

]]></Node>
<StgValue><ssdm name="mul_i_5"/></StgValue>
</operation>

<operation id="102" st_id="3" stage="5" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_82_2.i.split:34 %mul_i_6 = dmul i64 %bitcast_ln84_76, i64 %p_read614

]]></Node>
<StgValue><ssdm name="mul_i_6"/></StgValue>
</operation>

<operation id="103" st_id="3" stage="5" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_82_2.i.split:38 %mul_i_7 = dmul i64 %bitcast_ln84_77, i64 %p_read_15

]]></Node>
<StgValue><ssdm name="mul_i_7"/></StgValue>
</operation>
</state>

<state id="4" st_id="5">

<operation id="104" st_id="4" stage="4" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_82_2.i.split:10 %mul_i = dmul i64 %bitcast_ln84, i64 %p_read_16

]]></Node>
<StgValue><ssdm name="mul_i"/></StgValue>
</operation>

<operation id="105" st_id="4" stage="4" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_82_2.i.split:14 %mul_i_1 = dmul i64 %bitcast_ln84_71, i64 %p_read19

]]></Node>
<StgValue><ssdm name="mul_i_1"/></StgValue>
</operation>

<operation id="106" st_id="4" stage="4" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_82_2.i.split:18 %mul_i_2 = dmul i64 %bitcast_ln84_72, i64 %p_read210

]]></Node>
<StgValue><ssdm name="mul_i_2"/></StgValue>
</operation>

<operation id="107" st_id="4" stage="4" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_82_2.i.split:22 %mul_i_3 = dmul i64 %bitcast_ln84_73, i64 %p_read311

]]></Node>
<StgValue><ssdm name="mul_i_3"/></StgValue>
</operation>

<operation id="108" st_id="4" stage="4" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_82_2.i.split:26 %mul_i_4 = dmul i64 %bitcast_ln84_74, i64 %p_read412

]]></Node>
<StgValue><ssdm name="mul_i_4"/></StgValue>
</operation>

<operation id="109" st_id="4" stage="4" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_82_2.i.split:30 %mul_i_5 = dmul i64 %bitcast_ln84_75, i64 %p_read513

]]></Node>
<StgValue><ssdm name="mul_i_5"/></StgValue>
</operation>

<operation id="110" st_id="4" stage="4" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_82_2.i.split:34 %mul_i_6 = dmul i64 %bitcast_ln84_76, i64 %p_read614

]]></Node>
<StgValue><ssdm name="mul_i_6"/></StgValue>
</operation>

<operation id="111" st_id="4" stage="4" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_82_2.i.split:38 %mul_i_7 = dmul i64 %bitcast_ln84_77, i64 %p_read_15

]]></Node>
<StgValue><ssdm name="mul_i_7"/></StgValue>
</operation>
</state>

<state id="5" st_id="6">

<operation id="112" st_id="5" stage="3" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_82_2.i.split:10 %mul_i = dmul i64 %bitcast_ln84, i64 %p_read_16

]]></Node>
<StgValue><ssdm name="mul_i"/></StgValue>
</operation>

<operation id="113" st_id="5" stage="3" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_82_2.i.split:14 %mul_i_1 = dmul i64 %bitcast_ln84_71, i64 %p_read19

]]></Node>
<StgValue><ssdm name="mul_i_1"/></StgValue>
</operation>

<operation id="114" st_id="5" stage="3" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_82_2.i.split:18 %mul_i_2 = dmul i64 %bitcast_ln84_72, i64 %p_read210

]]></Node>
<StgValue><ssdm name="mul_i_2"/></StgValue>
</operation>

<operation id="115" st_id="5" stage="3" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_82_2.i.split:22 %mul_i_3 = dmul i64 %bitcast_ln84_73, i64 %p_read311

]]></Node>
<StgValue><ssdm name="mul_i_3"/></StgValue>
</operation>

<operation id="116" st_id="5" stage="3" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_82_2.i.split:26 %mul_i_4 = dmul i64 %bitcast_ln84_74, i64 %p_read412

]]></Node>
<StgValue><ssdm name="mul_i_4"/></StgValue>
</operation>

<operation id="117" st_id="5" stage="3" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_82_2.i.split:30 %mul_i_5 = dmul i64 %bitcast_ln84_75, i64 %p_read513

]]></Node>
<StgValue><ssdm name="mul_i_5"/></StgValue>
</operation>

<operation id="118" st_id="5" stage="3" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_82_2.i.split:34 %mul_i_6 = dmul i64 %bitcast_ln84_76, i64 %p_read614

]]></Node>
<StgValue><ssdm name="mul_i_6"/></StgValue>
</operation>

<operation id="119" st_id="5" stage="3" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_82_2.i.split:38 %mul_i_7 = dmul i64 %bitcast_ln84_77, i64 %p_read_15

]]></Node>
<StgValue><ssdm name="mul_i_7"/></StgValue>
</operation>
</state>

<state id="6" st_id="7">

<operation id="120" st_id="6" stage="2" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_82_2.i.split:10 %mul_i = dmul i64 %bitcast_ln84, i64 %p_read_16

]]></Node>
<StgValue><ssdm name="mul_i"/></StgValue>
</operation>

<operation id="121" st_id="6" stage="2" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_82_2.i.split:14 %mul_i_1 = dmul i64 %bitcast_ln84_71, i64 %p_read19

]]></Node>
<StgValue><ssdm name="mul_i_1"/></StgValue>
</operation>

<operation id="122" st_id="6" stage="2" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_82_2.i.split:18 %mul_i_2 = dmul i64 %bitcast_ln84_72, i64 %p_read210

]]></Node>
<StgValue><ssdm name="mul_i_2"/></StgValue>
</operation>

<operation id="123" st_id="6" stage="2" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_82_2.i.split:22 %mul_i_3 = dmul i64 %bitcast_ln84_73, i64 %p_read311

]]></Node>
<StgValue><ssdm name="mul_i_3"/></StgValue>
</operation>

<operation id="124" st_id="6" stage="2" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_82_2.i.split:26 %mul_i_4 = dmul i64 %bitcast_ln84_74, i64 %p_read412

]]></Node>
<StgValue><ssdm name="mul_i_4"/></StgValue>
</operation>

<operation id="125" st_id="6" stage="2" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_82_2.i.split:30 %mul_i_5 = dmul i64 %bitcast_ln84_75, i64 %p_read513

]]></Node>
<StgValue><ssdm name="mul_i_5"/></StgValue>
</operation>

<operation id="126" st_id="6" stage="2" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_82_2.i.split:34 %mul_i_6 = dmul i64 %bitcast_ln84_76, i64 %p_read614

]]></Node>
<StgValue><ssdm name="mul_i_6"/></StgValue>
</operation>

<operation id="127" st_id="6" stage="2" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_82_2.i.split:38 %mul_i_7 = dmul i64 %bitcast_ln84_77, i64 %p_read_15

]]></Node>
<StgValue><ssdm name="mul_i_7"/></StgValue>
</operation>
</state>

<state id="7" st_id="8">

<operation id="128" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="64" op_0_bw="4">
<![CDATA[
VITIS_LOOP_82_2.i.split:5 %C_0_load = load i4 %C_0_addr

]]></Node>
<StgValue><ssdm name="C_0_load"/></StgValue>
</operation>

<operation id="129" st_id="7" stage="1" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_82_2.i.split:10 %mul_i = dmul i64 %bitcast_ln84, i64 %p_read_16

]]></Node>
<StgValue><ssdm name="mul_i"/></StgValue>
</operation>

<operation id="130" st_id="7" stage="1" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_82_2.i.split:14 %mul_i_1 = dmul i64 %bitcast_ln84_71, i64 %p_read19

]]></Node>
<StgValue><ssdm name="mul_i_1"/></StgValue>
</operation>

<operation id="131" st_id="7" stage="1" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_82_2.i.split:18 %mul_i_2 = dmul i64 %bitcast_ln84_72, i64 %p_read210

]]></Node>
<StgValue><ssdm name="mul_i_2"/></StgValue>
</operation>

<operation id="132" st_id="7" stage="1" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_82_2.i.split:22 %mul_i_3 = dmul i64 %bitcast_ln84_73, i64 %p_read311

]]></Node>
<StgValue><ssdm name="mul_i_3"/></StgValue>
</operation>

<operation id="133" st_id="7" stage="1" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_82_2.i.split:26 %mul_i_4 = dmul i64 %bitcast_ln84_74, i64 %p_read412

]]></Node>
<StgValue><ssdm name="mul_i_4"/></StgValue>
</operation>

<operation id="134" st_id="7" stage="1" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_82_2.i.split:30 %mul_i_5 = dmul i64 %bitcast_ln84_75, i64 %p_read513

]]></Node>
<StgValue><ssdm name="mul_i_5"/></StgValue>
</operation>

<operation id="135" st_id="7" stage="1" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_82_2.i.split:34 %mul_i_6 = dmul i64 %bitcast_ln84_76, i64 %p_read614

]]></Node>
<StgValue><ssdm name="mul_i_6"/></StgValue>
</operation>

<operation id="136" st_id="7" stage="1" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_82_2.i.split:38 %mul_i_7 = dmul i64 %bitcast_ln84_77, i64 %p_read_15

]]></Node>
<StgValue><ssdm name="mul_i_7"/></StgValue>
</operation>
</state>

<state id="8" st_id="9">

<operation id="137" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="64" op_0_bw="4">
<![CDATA[
VITIS_LOOP_82_2.i.split:5 %C_0_load = load i4 %C_0_addr

]]></Node>
<StgValue><ssdm name="C_0_load"/></StgValue>
</operation>

<operation id="138" st_id="8" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_82_2.i.split:11 %add_i = dadd i64 %C_0_load, i64 %mul_i

]]></Node>
<StgValue><ssdm name="add_i"/></StgValue>
</operation>
</state>

<state id="9" st_id="10">

<operation id="139" st_id="9" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_82_2.i.split:11 %add_i = dadd i64 %C_0_load, i64 %mul_i

]]></Node>
<StgValue><ssdm name="add_i"/></StgValue>
</operation>
</state>

<state id="10" st_id="11">

<operation id="140" st_id="10" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_82_2.i.split:11 %add_i = dadd i64 %C_0_load, i64 %mul_i

]]></Node>
<StgValue><ssdm name="add_i"/></StgValue>
</operation>
</state>

<state id="11" st_id="12">

<operation id="141" st_id="11" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_82_2.i.split:11 %add_i = dadd i64 %C_0_load, i64 %mul_i

]]></Node>
<StgValue><ssdm name="add_i"/></StgValue>
</operation>
</state>

<state id="12" st_id="13">

<operation id="142" st_id="12" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_82_2.i.split:11 %add_i = dadd i64 %C_0_load, i64 %mul_i

]]></Node>
<StgValue><ssdm name="add_i"/></StgValue>
</operation>
</state>

<state id="13" st_id="14">

<operation id="143" st_id="13" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_82_2.i.split:15 %add_i_1 = dadd i64 %add_i, i64 %mul_i_1

]]></Node>
<StgValue><ssdm name="add_i_1"/></StgValue>
</operation>
</state>

<state id="14" st_id="15">

<operation id="144" st_id="14" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_82_2.i.split:15 %add_i_1 = dadd i64 %add_i, i64 %mul_i_1

]]></Node>
<StgValue><ssdm name="add_i_1"/></StgValue>
</operation>
</state>

<state id="15" st_id="16">

<operation id="145" st_id="15" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_82_2.i.split:15 %add_i_1 = dadd i64 %add_i, i64 %mul_i_1

]]></Node>
<StgValue><ssdm name="add_i_1"/></StgValue>
</operation>
</state>

<state id="16" st_id="17">

<operation id="146" st_id="16" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_82_2.i.split:15 %add_i_1 = dadd i64 %add_i, i64 %mul_i_1

]]></Node>
<StgValue><ssdm name="add_i_1"/></StgValue>
</operation>
</state>

<state id="17" st_id="18">

<operation id="147" st_id="17" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_82_2.i.split:15 %add_i_1 = dadd i64 %add_i, i64 %mul_i_1

]]></Node>
<StgValue><ssdm name="add_i_1"/></StgValue>
</operation>
</state>

<state id="18" st_id="19">

<operation id="148" st_id="18" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_82_2.i.split:19 %add_i_2 = dadd i64 %add_i_1, i64 %mul_i_2

]]></Node>
<StgValue><ssdm name="add_i_2"/></StgValue>
</operation>
</state>

<state id="19" st_id="20">

<operation id="149" st_id="19" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_82_2.i.split:19 %add_i_2 = dadd i64 %add_i_1, i64 %mul_i_2

]]></Node>
<StgValue><ssdm name="add_i_2"/></StgValue>
</operation>
</state>

<state id="20" st_id="21">

<operation id="150" st_id="20" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_82_2.i.split:19 %add_i_2 = dadd i64 %add_i_1, i64 %mul_i_2

]]></Node>
<StgValue><ssdm name="add_i_2"/></StgValue>
</operation>
</state>

<state id="21" st_id="22">

<operation id="151" st_id="21" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_82_2.i.split:19 %add_i_2 = dadd i64 %add_i_1, i64 %mul_i_2

]]></Node>
<StgValue><ssdm name="add_i_2"/></StgValue>
</operation>
</state>

<state id="22" st_id="23">

<operation id="152" st_id="22" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_82_2.i.split:19 %add_i_2 = dadd i64 %add_i_1, i64 %mul_i_2

]]></Node>
<StgValue><ssdm name="add_i_2"/></StgValue>
</operation>
</state>

<state id="23" st_id="24">

<operation id="153" st_id="23" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_82_2.i.split:23 %add_i_3 = dadd i64 %add_i_2, i64 %mul_i_3

]]></Node>
<StgValue><ssdm name="add_i_3"/></StgValue>
</operation>
</state>

<state id="24" st_id="25">

<operation id="154" st_id="24" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_82_2.i.split:23 %add_i_3 = dadd i64 %add_i_2, i64 %mul_i_3

]]></Node>
<StgValue><ssdm name="add_i_3"/></StgValue>
</operation>
</state>

<state id="25" st_id="26">

<operation id="155" st_id="25" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_82_2.i.split:23 %add_i_3 = dadd i64 %add_i_2, i64 %mul_i_3

]]></Node>
<StgValue><ssdm name="add_i_3"/></StgValue>
</operation>
</state>

<state id="26" st_id="27">

<operation id="156" st_id="26" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_82_2.i.split:23 %add_i_3 = dadd i64 %add_i_2, i64 %mul_i_3

]]></Node>
<StgValue><ssdm name="add_i_3"/></StgValue>
</operation>
</state>

<state id="27" st_id="28">

<operation id="157" st_id="27" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_82_2.i.split:23 %add_i_3 = dadd i64 %add_i_2, i64 %mul_i_3

]]></Node>
<StgValue><ssdm name="add_i_3"/></StgValue>
</operation>
</state>

<state id="28" st_id="29">

<operation id="158" st_id="28" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_82_2.i.split:27 %add_i_4 = dadd i64 %add_i_3, i64 %mul_i_4

]]></Node>
<StgValue><ssdm name="add_i_4"/></StgValue>
</operation>
</state>

<state id="29" st_id="30">

<operation id="159" st_id="29" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_82_2.i.split:27 %add_i_4 = dadd i64 %add_i_3, i64 %mul_i_4

]]></Node>
<StgValue><ssdm name="add_i_4"/></StgValue>
</operation>
</state>

<state id="30" st_id="31">

<operation id="160" st_id="30" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_82_2.i.split:27 %add_i_4 = dadd i64 %add_i_3, i64 %mul_i_4

]]></Node>
<StgValue><ssdm name="add_i_4"/></StgValue>
</operation>
</state>

<state id="31" st_id="32">

<operation id="161" st_id="31" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_82_2.i.split:27 %add_i_4 = dadd i64 %add_i_3, i64 %mul_i_4

]]></Node>
<StgValue><ssdm name="add_i_4"/></StgValue>
</operation>
</state>

<state id="32" st_id="33">

<operation id="162" st_id="32" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_82_2.i.split:27 %add_i_4 = dadd i64 %add_i_3, i64 %mul_i_4

]]></Node>
<StgValue><ssdm name="add_i_4"/></StgValue>
</operation>
</state>

<state id="33" st_id="34">

<operation id="163" st_id="33" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_82_2.i.split:31 %add_i_5 = dadd i64 %add_i_4, i64 %mul_i_5

]]></Node>
<StgValue><ssdm name="add_i_5"/></StgValue>
</operation>
</state>

<state id="34" st_id="35">

<operation id="164" st_id="34" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_82_2.i.split:31 %add_i_5 = dadd i64 %add_i_4, i64 %mul_i_5

]]></Node>
<StgValue><ssdm name="add_i_5"/></StgValue>
</operation>
</state>

<state id="35" st_id="36">

<operation id="165" st_id="35" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_82_2.i.split:31 %add_i_5 = dadd i64 %add_i_4, i64 %mul_i_5

]]></Node>
<StgValue><ssdm name="add_i_5"/></StgValue>
</operation>
</state>

<state id="36" st_id="37">

<operation id="166" st_id="36" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_82_2.i.split:31 %add_i_5 = dadd i64 %add_i_4, i64 %mul_i_5

]]></Node>
<StgValue><ssdm name="add_i_5"/></StgValue>
</operation>
</state>

<state id="37" st_id="38">

<operation id="167" st_id="37" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_82_2.i.split:31 %add_i_5 = dadd i64 %add_i_4, i64 %mul_i_5

]]></Node>
<StgValue><ssdm name="add_i_5"/></StgValue>
</operation>
</state>

<state id="38" st_id="39">

<operation id="168" st_id="38" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_82_2.i.split:35 %add_i_6 = dadd i64 %add_i_5, i64 %mul_i_6

]]></Node>
<StgValue><ssdm name="add_i_6"/></StgValue>
</operation>
</state>

<state id="39" st_id="40">

<operation id="169" st_id="39" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_82_2.i.split:35 %add_i_6 = dadd i64 %add_i_5, i64 %mul_i_6

]]></Node>
<StgValue><ssdm name="add_i_6"/></StgValue>
</operation>
</state>

<state id="40" st_id="41">

<operation id="170" st_id="40" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_82_2.i.split:35 %add_i_6 = dadd i64 %add_i_5, i64 %mul_i_6

]]></Node>
<StgValue><ssdm name="add_i_6"/></StgValue>
</operation>
</state>

<state id="41" st_id="42">

<operation id="171" st_id="41" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_82_2.i.split:35 %add_i_6 = dadd i64 %add_i_5, i64 %mul_i_6

]]></Node>
<StgValue><ssdm name="add_i_6"/></StgValue>
</operation>
</state>

<state id="42" st_id="43">

<operation id="172" st_id="42" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_82_2.i.split:35 %add_i_6 = dadd i64 %add_i_5, i64 %mul_i_6

]]></Node>
<StgValue><ssdm name="add_i_6"/></StgValue>
</operation>
</state>

<state id="43" st_id="44">

<operation id="173" st_id="43" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_82_2.i.split:39 %add_i_7 = dadd i64 %add_i_6, i64 %mul_i_7

]]></Node>
<StgValue><ssdm name="add_i_7"/></StgValue>
</operation>
</state>

<state id="44" st_id="45">

<operation id="174" st_id="44" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_82_2.i.split:39 %add_i_7 = dadd i64 %add_i_6, i64 %mul_i_7

]]></Node>
<StgValue><ssdm name="add_i_7"/></StgValue>
</operation>
</state>

<state id="45" st_id="46">

<operation id="175" st_id="45" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_82_2.i.split:39 %add_i_7 = dadd i64 %add_i_6, i64 %mul_i_7

]]></Node>
<StgValue><ssdm name="add_i_7"/></StgValue>
</operation>
</state>

<state id="46" st_id="47">

<operation id="176" st_id="46" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_82_2.i.split:39 %add_i_7 = dadd i64 %add_i_6, i64 %mul_i_7

]]></Node>
<StgValue><ssdm name="add_i_7"/></StgValue>
</operation>

<operation id="183" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="0">
<![CDATA[
_Z6matmulILm10ELm8ELm1EESt5arrayIS0_IdXT1_EEXT_EERKS0_IS0_IdXT0_EEXT_EERKS0_IS1_XT0_EE.exit.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="47" st_id="48">

<operation id="177" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
VITIS_LOOP_82_2.i.split:1 %specpipeline_ln81 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0

]]></Node>
<StgValue><ssdm name="specpipeline_ln81"/></StgValue>
</operation>

<operation id="178" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
VITIS_LOOP_82_2.i.split:2 %speclooptripcount_ln81 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 10, i64 10, i64 10

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln81"/></StgValue>
</operation>

<operation id="179" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
VITIS_LOOP_82_2.i.split:3 %specloopname_ln81 = specloopname void @_ssdm_op_SpecLoopName, void @empty_9

]]></Node>
<StgValue><ssdm name="specloopname_ln81"/></StgValue>
</operation>

<operation id="180" st_id="47" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_82_2.i.split:39 %add_i_7 = dadd i64 %add_i_6, i64 %mul_i_7

]]></Node>
<StgValue><ssdm name="add_i_7"/></StgValue>
</operation>

<operation id="181" st_id="47" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="0" op_0_bw="64" op_1_bw="4" op_2_bw="0">
<![CDATA[
VITIS_LOOP_82_2.i.split:40 %store_ln84 = store i64 %add_i_7, i4 %C_0_addr

]]></Node>
<StgValue><ssdm name="store_ln84"/></StgValue>
</operation>

<operation id="182" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="0" op_0_bw="0">
<![CDATA[
VITIS_LOOP_82_2.i.split:42 %br_ln81 = br void %VITIS_LOOP_82_2.i

]]></Node>
<StgValue><ssdm name="br_ln81"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="283" name="C_0" dir="2" iftype="1">
<core>RAM</core><StgValue><ssdm name="C_0"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</port>
<port id="284" name="weights_l3" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="weights_l3"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="285" name="p_read" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="p_read"/></StgValue>
</port>
<port id="286" name="p_read1" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="p_read1"/></StgValue>
</port>
<port id="287" name="p_read2" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="p_read2"/></StgValue>
</port>
<port id="288" name="p_read3" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="p_read3"/></StgValue>
</port>
<port id="289" name="p_read4" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="p_read4"/></StgValue>
</port>
<port id="290" name="p_read5" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="p_read5"/></StgValue>
</port>
<port id="291" name="p_read6" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="p_read6"/></StgValue>
</port>
<port id="292" name="p_read7" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="p_read7"/></StgValue>
</port>
</ports>


<dataflows>
<dataflow id="294" from="StgValue_293" to="i" fromId="293" toId="50">
</dataflow>
<dataflow id="296" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="295" toId="51">
</dataflow>
<dataflow id="297" from="weights_l3" to="specinterface_ln0" fromId="284" toId="51">
</dataflow>
<dataflow id="299" from="empty" to="specinterface_ln0" fromId="298" toId="51">
</dataflow>
<dataflow id="301" from="StgValue_300" to="specinterface_ln0" fromId="300" toId="51">
</dataflow>
<dataflow id="302" from="StgValue_300" to="specinterface_ln0" fromId="300" toId="51">
</dataflow>
<dataflow id="304" from="empty_0" to="specinterface_ln0" fromId="303" toId="51">
</dataflow>
<dataflow id="306" from="StgValue_305" to="specinterface_ln0" fromId="305" toId="51">
</dataflow>
<dataflow id="307" from="StgValue_300" to="specinterface_ln0" fromId="300" toId="51">
</dataflow>
<dataflow id="308" from="empty_0" to="specinterface_ln0" fromId="303" toId="51">
</dataflow>
<dataflow id="309" from="empty_0" to="specinterface_ln0" fromId="303" toId="51">
</dataflow>
<dataflow id="310" from="empty_0" to="specinterface_ln0" fromId="303" toId="51">
</dataflow>
<dataflow id="311" from="StgValue_300" to="specinterface_ln0" fromId="300" toId="51">
</dataflow>
<dataflow id="312" from="StgValue_300" to="specinterface_ln0" fromId="300" toId="51">
</dataflow>
<dataflow id="313" from="StgValue_300" to="specinterface_ln0" fromId="300" toId="51">
</dataflow>
<dataflow id="314" from="StgValue_300" to="specinterface_ln0" fromId="300" toId="51">
</dataflow>
<dataflow id="315" from="empty_0" to="specinterface_ln0" fromId="303" toId="51">
</dataflow>
<dataflow id="316" from="empty_0" to="specinterface_ln0" fromId="303" toId="51">
</dataflow>
<dataflow id="317" from="StgValue_305" to="specinterface_ln0" fromId="305" toId="51">
</dataflow>
<dataflow id="318" from="StgValue_300" to="specinterface_ln0" fromId="300" toId="51">
</dataflow>
<dataflow id="319" from="StgValue_300" to="specinterface_ln0" fromId="300" toId="51">
</dataflow>
<dataflow id="321" from="_ssdm_op_Read.ap_auto.double" to="p_read_15" fromId="320" toId="52">
</dataflow>
<dataflow id="322" from="p_read7" to="p_read_15" fromId="292" toId="52">
</dataflow>
<dataflow id="323" from="_ssdm_op_Read.ap_auto.double" to="p_read614" fromId="320" toId="53">
</dataflow>
<dataflow id="324" from="p_read6" to="p_read614" fromId="291" toId="53">
</dataflow>
<dataflow id="325" from="_ssdm_op_Read.ap_auto.double" to="p_read513" fromId="320" toId="54">
</dataflow>
<dataflow id="326" from="p_read5" to="p_read513" fromId="290" toId="54">
</dataflow>
<dataflow id="327" from="_ssdm_op_Read.ap_auto.double" to="p_read412" fromId="320" toId="55">
</dataflow>
<dataflow id="328" from="p_read4" to="p_read412" fromId="289" toId="55">
</dataflow>
<dataflow id="329" from="_ssdm_op_Read.ap_auto.double" to="p_read311" fromId="320" toId="56">
</dataflow>
<dataflow id="330" from="p_read3" to="p_read311" fromId="288" toId="56">
</dataflow>
<dataflow id="331" from="_ssdm_op_Read.ap_auto.double" to="p_read210" fromId="320" toId="57">
</dataflow>
<dataflow id="332" from="p_read2" to="p_read210" fromId="287" toId="57">
</dataflow>
<dataflow id="333" from="_ssdm_op_Read.ap_auto.double" to="p_read19" fromId="320" toId="58">
</dataflow>
<dataflow id="334" from="p_read1" to="p_read19" fromId="286" toId="58">
</dataflow>
<dataflow id="335" from="_ssdm_op_Read.ap_auto.double" to="p_read_16" fromId="320" toId="59">
</dataflow>
<dataflow id="336" from="p_read" to="p_read_16" fromId="285" toId="59">
</dataflow>
<dataflow id="338" from="StgValue_337" to="store_ln81" fromId="337" toId="60">
</dataflow>
<dataflow id="339" from="i" to="store_ln81" fromId="50" toId="60">
</dataflow>
<dataflow id="340" from="i" to="i_11" fromId="50" toId="62">
</dataflow>
<dataflow id="341" from="i_11" to="icmp_ln81" fromId="62" toId="63">
</dataflow>
<dataflow id="343" from="StgValue_342" to="icmp_ln81" fromId="342" toId="63">
</dataflow>
<dataflow id="344" from="i_11" to="i_12" fromId="62" toId="64">
</dataflow>
<dataflow id="346" from="StgValue_345" to="i_12" fromId="345" toId="64">
</dataflow>
<dataflow id="347" from="icmp_ln81" to="br_ln81" fromId="63" toId="65">
</dataflow>
<dataflow id="348" from="i_11" to="zext_ln81" fromId="62" toId="66">
</dataflow>
<dataflow id="349" from="C_0" to="C_0_addr" fromId="283" toId="67">
</dataflow>
<dataflow id="351" from="StgValue_350" to="C_0_addr" fromId="350" toId="67">
</dataflow>
<dataflow id="352" from="zext_ln81" to="C_0_addr" fromId="66" toId="67">
</dataflow>
<dataflow id="353" from="weights_l3" to="weights_l3_addr" fromId="284" toId="68">
</dataflow>
<dataflow id="354" from="StgValue_350" to="weights_l3_addr" fromId="350" toId="68">
</dataflow>
<dataflow id="355" from="zext_ln81" to="weights_l3_addr" fromId="66" toId="68">
</dataflow>
<dataflow id="356" from="weights_l3_addr" to="weights_l3_load" fromId="68" toId="69">
</dataflow>
<dataflow id="357" from="i_12" to="store_ln81" fromId="64" toId="70">
</dataflow>
<dataflow id="358" from="i" to="store_ln81" fromId="50" toId="70">
</dataflow>
<dataflow id="359" from="weights_l3_addr" to="weights_l3_load" fromId="68" toId="71">
</dataflow>
<dataflow id="360" from="weights_l3_load" to="trunc_ln84" fromId="71" toId="72">
</dataflow>
<dataflow id="361" from="trunc_ln84" to="bitcast_ln84" fromId="72" toId="73">
</dataflow>
<dataflow id="362" from="bitcast_ln84" to="mul_i" fromId="73" toId="74">
</dataflow>
<dataflow id="363" from="p_read_16" to="mul_i" fromId="59" toId="74">
</dataflow>
<dataflow id="365" from="_ssdm_op_PartSelect.i64.i512.i32.i32" to="trunc_ln84_s" fromId="364" toId="75">
</dataflow>
<dataflow id="366" from="weights_l3_load" to="trunc_ln84_s" fromId="71" toId="75">
</dataflow>
<dataflow id="368" from="StgValue_367" to="trunc_ln84_s" fromId="367" toId="75">
</dataflow>
<dataflow id="370" from="StgValue_369" to="trunc_ln84_s" fromId="369" toId="75">
</dataflow>
<dataflow id="371" from="trunc_ln84_s" to="bitcast_ln84_71" fromId="75" toId="76">
</dataflow>
<dataflow id="372" from="bitcast_ln84_71" to="mul_i_1" fromId="76" toId="77">
</dataflow>
<dataflow id="373" from="p_read19" to="mul_i_1" fromId="58" toId="77">
</dataflow>
<dataflow id="374" from="_ssdm_op_PartSelect.i64.i512.i32.i32" to="trunc_ln84_63" fromId="364" toId="78">
</dataflow>
<dataflow id="375" from="weights_l3_load" to="trunc_ln84_63" fromId="71" toId="78">
</dataflow>
<dataflow id="377" from="StgValue_376" to="trunc_ln84_63" fromId="376" toId="78">
</dataflow>
<dataflow id="379" from="StgValue_378" to="trunc_ln84_63" fromId="378" toId="78">
</dataflow>
<dataflow id="380" from="trunc_ln84_63" to="bitcast_ln84_72" fromId="78" toId="79">
</dataflow>
<dataflow id="381" from="bitcast_ln84_72" to="mul_i_2" fromId="79" toId="80">
</dataflow>
<dataflow id="382" from="p_read210" to="mul_i_2" fromId="57" toId="80">
</dataflow>
<dataflow id="383" from="_ssdm_op_PartSelect.i64.i512.i32.i32" to="trunc_ln84_64" fromId="364" toId="81">
</dataflow>
<dataflow id="384" from="weights_l3_load" to="trunc_ln84_64" fromId="71" toId="81">
</dataflow>
<dataflow id="386" from="StgValue_385" to="trunc_ln84_64" fromId="385" toId="81">
</dataflow>
<dataflow id="388" from="StgValue_387" to="trunc_ln84_64" fromId="387" toId="81">
</dataflow>
<dataflow id="389" from="trunc_ln84_64" to="bitcast_ln84_73" fromId="81" toId="82">
</dataflow>
<dataflow id="390" from="bitcast_ln84_73" to="mul_i_3" fromId="82" toId="83">
</dataflow>
<dataflow id="391" from="p_read311" to="mul_i_3" fromId="56" toId="83">
</dataflow>
<dataflow id="392" from="_ssdm_op_PartSelect.i64.i512.i32.i32" to="trunc_ln84_65" fromId="364" toId="84">
</dataflow>
<dataflow id="393" from="weights_l3_load" to="trunc_ln84_65" fromId="71" toId="84">
</dataflow>
<dataflow id="395" from="StgValue_394" to="trunc_ln84_65" fromId="394" toId="84">
</dataflow>
<dataflow id="397" from="StgValue_396" to="trunc_ln84_65" fromId="396" toId="84">
</dataflow>
<dataflow id="398" from="trunc_ln84_65" to="bitcast_ln84_74" fromId="84" toId="85">
</dataflow>
<dataflow id="399" from="bitcast_ln84_74" to="mul_i_4" fromId="85" toId="86">
</dataflow>
<dataflow id="400" from="p_read412" to="mul_i_4" fromId="55" toId="86">
</dataflow>
<dataflow id="401" from="_ssdm_op_PartSelect.i64.i512.i32.i32" to="trunc_ln84_66" fromId="364" toId="87">
</dataflow>
<dataflow id="402" from="weights_l3_load" to="trunc_ln84_66" fromId="71" toId="87">
</dataflow>
<dataflow id="404" from="StgValue_403" to="trunc_ln84_66" fromId="403" toId="87">
</dataflow>
<dataflow id="406" from="StgValue_405" to="trunc_ln84_66" fromId="405" toId="87">
</dataflow>
<dataflow id="407" from="trunc_ln84_66" to="bitcast_ln84_75" fromId="87" toId="88">
</dataflow>
<dataflow id="408" from="bitcast_ln84_75" to="mul_i_5" fromId="88" toId="89">
</dataflow>
<dataflow id="409" from="p_read513" to="mul_i_5" fromId="54" toId="89">
</dataflow>
<dataflow id="410" from="_ssdm_op_PartSelect.i64.i512.i32.i32" to="trunc_ln84_67" fromId="364" toId="90">
</dataflow>
<dataflow id="411" from="weights_l3_load" to="trunc_ln84_67" fromId="71" toId="90">
</dataflow>
<dataflow id="413" from="StgValue_412" to="trunc_ln84_67" fromId="412" toId="90">
</dataflow>
<dataflow id="415" from="StgValue_414" to="trunc_ln84_67" fromId="414" toId="90">
</dataflow>
<dataflow id="416" from="trunc_ln84_67" to="bitcast_ln84_76" fromId="90" toId="91">
</dataflow>
<dataflow id="417" from="bitcast_ln84_76" to="mul_i_6" fromId="91" toId="92">
</dataflow>
<dataflow id="418" from="p_read614" to="mul_i_6" fromId="53" toId="92">
</dataflow>
<dataflow id="419" from="_ssdm_op_PartSelect.i64.i512.i32.i32" to="trunc_ln84_68" fromId="364" toId="93">
</dataflow>
<dataflow id="420" from="weights_l3_load" to="trunc_ln84_68" fromId="71" toId="93">
</dataflow>
<dataflow id="422" from="StgValue_421" to="trunc_ln84_68" fromId="421" toId="93">
</dataflow>
<dataflow id="424" from="StgValue_423" to="trunc_ln84_68" fromId="423" toId="93">
</dataflow>
<dataflow id="425" from="trunc_ln84_68" to="bitcast_ln84_77" fromId="93" toId="94">
</dataflow>
<dataflow id="426" from="bitcast_ln84_77" to="mul_i_7" fromId="94" toId="95">
</dataflow>
<dataflow id="427" from="p_read_15" to="mul_i_7" fromId="52" toId="95">
</dataflow>
<dataflow id="428" from="bitcast_ln84" to="mul_i" fromId="73" toId="96">
</dataflow>
<dataflow id="429" from="p_read_16" to="mul_i" fromId="59" toId="96">
</dataflow>
<dataflow id="430" from="bitcast_ln84_71" to="mul_i_1" fromId="76" toId="97">
</dataflow>
<dataflow id="431" from="p_read19" to="mul_i_1" fromId="58" toId="97">
</dataflow>
<dataflow id="432" from="bitcast_ln84_72" to="mul_i_2" fromId="79" toId="98">
</dataflow>
<dataflow id="433" from="p_read210" to="mul_i_2" fromId="57" toId="98">
</dataflow>
<dataflow id="434" from="bitcast_ln84_73" to="mul_i_3" fromId="82" toId="99">
</dataflow>
<dataflow id="435" from="p_read311" to="mul_i_3" fromId="56" toId="99">
</dataflow>
<dataflow id="436" from="bitcast_ln84_74" to="mul_i_4" fromId="85" toId="100">
</dataflow>
<dataflow id="437" from="p_read412" to="mul_i_4" fromId="55" toId="100">
</dataflow>
<dataflow id="438" from="bitcast_ln84_75" to="mul_i_5" fromId="88" toId="101">
</dataflow>
<dataflow id="439" from="p_read513" to="mul_i_5" fromId="54" toId="101">
</dataflow>
<dataflow id="440" from="bitcast_ln84_76" to="mul_i_6" fromId="91" toId="102">
</dataflow>
<dataflow id="441" from="p_read614" to="mul_i_6" fromId="53" toId="102">
</dataflow>
<dataflow id="442" from="bitcast_ln84_77" to="mul_i_7" fromId="94" toId="103">
</dataflow>
<dataflow id="443" from="p_read_15" to="mul_i_7" fromId="52" toId="103">
</dataflow>
<dataflow id="444" from="bitcast_ln84" to="mul_i" fromId="73" toId="104">
</dataflow>
<dataflow id="445" from="p_read_16" to="mul_i" fromId="59" toId="104">
</dataflow>
<dataflow id="446" from="bitcast_ln84_71" to="mul_i_1" fromId="76" toId="105">
</dataflow>
<dataflow id="447" from="p_read19" to="mul_i_1" fromId="58" toId="105">
</dataflow>
<dataflow id="448" from="bitcast_ln84_72" to="mul_i_2" fromId="79" toId="106">
</dataflow>
<dataflow id="449" from="p_read210" to="mul_i_2" fromId="57" toId="106">
</dataflow>
<dataflow id="450" from="bitcast_ln84_73" to="mul_i_3" fromId="82" toId="107">
</dataflow>
<dataflow id="451" from="p_read311" to="mul_i_3" fromId="56" toId="107">
</dataflow>
<dataflow id="452" from="bitcast_ln84_74" to="mul_i_4" fromId="85" toId="108">
</dataflow>
<dataflow id="453" from="p_read412" to="mul_i_4" fromId="55" toId="108">
</dataflow>
<dataflow id="454" from="bitcast_ln84_75" to="mul_i_5" fromId="88" toId="109">
</dataflow>
<dataflow id="455" from="p_read513" to="mul_i_5" fromId="54" toId="109">
</dataflow>
<dataflow id="456" from="bitcast_ln84_76" to="mul_i_6" fromId="91" toId="110">
</dataflow>
<dataflow id="457" from="p_read614" to="mul_i_6" fromId="53" toId="110">
</dataflow>
<dataflow id="458" from="bitcast_ln84_77" to="mul_i_7" fromId="94" toId="111">
</dataflow>
<dataflow id="459" from="p_read_15" to="mul_i_7" fromId="52" toId="111">
</dataflow>
<dataflow id="460" from="bitcast_ln84" to="mul_i" fromId="73" toId="112">
</dataflow>
<dataflow id="461" from="p_read_16" to="mul_i" fromId="59" toId="112">
</dataflow>
<dataflow id="462" from="bitcast_ln84_71" to="mul_i_1" fromId="76" toId="113">
</dataflow>
<dataflow id="463" from="p_read19" to="mul_i_1" fromId="58" toId="113">
</dataflow>
<dataflow id="464" from="bitcast_ln84_72" to="mul_i_2" fromId="79" toId="114">
</dataflow>
<dataflow id="465" from="p_read210" to="mul_i_2" fromId="57" toId="114">
</dataflow>
<dataflow id="466" from="bitcast_ln84_73" to="mul_i_3" fromId="82" toId="115">
</dataflow>
<dataflow id="467" from="p_read311" to="mul_i_3" fromId="56" toId="115">
</dataflow>
<dataflow id="468" from="bitcast_ln84_74" to="mul_i_4" fromId="85" toId="116">
</dataflow>
<dataflow id="469" from="p_read412" to="mul_i_4" fromId="55" toId="116">
</dataflow>
<dataflow id="470" from="bitcast_ln84_75" to="mul_i_5" fromId="88" toId="117">
</dataflow>
<dataflow id="471" from="p_read513" to="mul_i_5" fromId="54" toId="117">
</dataflow>
<dataflow id="472" from="bitcast_ln84_76" to="mul_i_6" fromId="91" toId="118">
</dataflow>
<dataflow id="473" from="p_read614" to="mul_i_6" fromId="53" toId="118">
</dataflow>
<dataflow id="474" from="bitcast_ln84_77" to="mul_i_7" fromId="94" toId="119">
</dataflow>
<dataflow id="475" from="p_read_15" to="mul_i_7" fromId="52" toId="119">
</dataflow>
<dataflow id="476" from="bitcast_ln84" to="mul_i" fromId="73" toId="120">
</dataflow>
<dataflow id="477" from="p_read_16" to="mul_i" fromId="59" toId="120">
</dataflow>
<dataflow id="478" from="bitcast_ln84_71" to="mul_i_1" fromId="76" toId="121">
</dataflow>
<dataflow id="479" from="p_read19" to="mul_i_1" fromId="58" toId="121">
</dataflow>
<dataflow id="480" from="bitcast_ln84_72" to="mul_i_2" fromId="79" toId="122">
</dataflow>
<dataflow id="481" from="p_read210" to="mul_i_2" fromId="57" toId="122">
</dataflow>
<dataflow id="482" from="bitcast_ln84_73" to="mul_i_3" fromId="82" toId="123">
</dataflow>
<dataflow id="483" from="p_read311" to="mul_i_3" fromId="56" toId="123">
</dataflow>
<dataflow id="484" from="bitcast_ln84_74" to="mul_i_4" fromId="85" toId="124">
</dataflow>
<dataflow id="485" from="p_read412" to="mul_i_4" fromId="55" toId="124">
</dataflow>
<dataflow id="486" from="bitcast_ln84_75" to="mul_i_5" fromId="88" toId="125">
</dataflow>
<dataflow id="487" from="p_read513" to="mul_i_5" fromId="54" toId="125">
</dataflow>
<dataflow id="488" from="bitcast_ln84_76" to="mul_i_6" fromId="91" toId="126">
</dataflow>
<dataflow id="489" from="p_read614" to="mul_i_6" fromId="53" toId="126">
</dataflow>
<dataflow id="490" from="bitcast_ln84_77" to="mul_i_7" fromId="94" toId="127">
</dataflow>
<dataflow id="491" from="p_read_15" to="mul_i_7" fromId="52" toId="127">
</dataflow>
<dataflow id="492" from="C_0_addr" to="C_0_load" fromId="67" toId="128">
</dataflow>
<dataflow id="493" from="bitcast_ln84" to="mul_i" fromId="73" toId="129">
</dataflow>
<dataflow id="494" from="p_read_16" to="mul_i" fromId="59" toId="129">
</dataflow>
<dataflow id="495" from="bitcast_ln84_71" to="mul_i_1" fromId="76" toId="130">
</dataflow>
<dataflow id="496" from="p_read19" to="mul_i_1" fromId="58" toId="130">
</dataflow>
<dataflow id="497" from="bitcast_ln84_72" to="mul_i_2" fromId="79" toId="131">
</dataflow>
<dataflow id="498" from="p_read210" to="mul_i_2" fromId="57" toId="131">
</dataflow>
<dataflow id="499" from="bitcast_ln84_73" to="mul_i_3" fromId="82" toId="132">
</dataflow>
<dataflow id="500" from="p_read311" to="mul_i_3" fromId="56" toId="132">
</dataflow>
<dataflow id="501" from="bitcast_ln84_74" to="mul_i_4" fromId="85" toId="133">
</dataflow>
<dataflow id="502" from="p_read412" to="mul_i_4" fromId="55" toId="133">
</dataflow>
<dataflow id="503" from="bitcast_ln84_75" to="mul_i_5" fromId="88" toId="134">
</dataflow>
<dataflow id="504" from="p_read513" to="mul_i_5" fromId="54" toId="134">
</dataflow>
<dataflow id="505" from="bitcast_ln84_76" to="mul_i_6" fromId="91" toId="135">
</dataflow>
<dataflow id="506" from="p_read614" to="mul_i_6" fromId="53" toId="135">
</dataflow>
<dataflow id="507" from="bitcast_ln84_77" to="mul_i_7" fromId="94" toId="136">
</dataflow>
<dataflow id="508" from="p_read_15" to="mul_i_7" fromId="52" toId="136">
</dataflow>
<dataflow id="509" from="C_0_addr" to="C_0_load" fromId="67" toId="137">
</dataflow>
<dataflow id="510" from="C_0_load" to="add_i" fromId="137" toId="138">
</dataflow>
<dataflow id="511" from="mul_i" to="add_i" fromId="129" toId="138">
</dataflow>
<dataflow id="512" from="C_0_load" to="add_i" fromId="137" toId="139">
</dataflow>
<dataflow id="513" from="mul_i" to="add_i" fromId="129" toId="139">
</dataflow>
<dataflow id="514" from="C_0_load" to="add_i" fromId="137" toId="140">
</dataflow>
<dataflow id="515" from="mul_i" to="add_i" fromId="129" toId="140">
</dataflow>
<dataflow id="516" from="C_0_load" to="add_i" fromId="137" toId="141">
</dataflow>
<dataflow id="517" from="mul_i" to="add_i" fromId="129" toId="141">
</dataflow>
<dataflow id="518" from="C_0_load" to="add_i" fromId="137" toId="142">
</dataflow>
<dataflow id="519" from="mul_i" to="add_i" fromId="129" toId="142">
</dataflow>
<dataflow id="520" from="add_i" to="add_i_1" fromId="142" toId="143">
</dataflow>
<dataflow id="521" from="mul_i_1" to="add_i_1" fromId="130" toId="143">
</dataflow>
<dataflow id="522" from="add_i" to="add_i_1" fromId="142" toId="144">
</dataflow>
<dataflow id="523" from="mul_i_1" to="add_i_1" fromId="130" toId="144">
</dataflow>
<dataflow id="524" from="add_i" to="add_i_1" fromId="142" toId="145">
</dataflow>
<dataflow id="525" from="mul_i_1" to="add_i_1" fromId="130" toId="145">
</dataflow>
<dataflow id="526" from="add_i" to="add_i_1" fromId="142" toId="146">
</dataflow>
<dataflow id="527" from="mul_i_1" to="add_i_1" fromId="130" toId="146">
</dataflow>
<dataflow id="528" from="add_i" to="add_i_1" fromId="142" toId="147">
</dataflow>
<dataflow id="529" from="mul_i_1" to="add_i_1" fromId="130" toId="147">
</dataflow>
<dataflow id="530" from="add_i_1" to="add_i_2" fromId="147" toId="148">
</dataflow>
<dataflow id="531" from="mul_i_2" to="add_i_2" fromId="131" toId="148">
</dataflow>
<dataflow id="532" from="add_i_1" to="add_i_2" fromId="147" toId="149">
</dataflow>
<dataflow id="533" from="mul_i_2" to="add_i_2" fromId="131" toId="149">
</dataflow>
<dataflow id="534" from="add_i_1" to="add_i_2" fromId="147" toId="150">
</dataflow>
<dataflow id="535" from="mul_i_2" to="add_i_2" fromId="131" toId="150">
</dataflow>
<dataflow id="536" from="add_i_1" to="add_i_2" fromId="147" toId="151">
</dataflow>
<dataflow id="537" from="mul_i_2" to="add_i_2" fromId="131" toId="151">
</dataflow>
<dataflow id="538" from="add_i_1" to="add_i_2" fromId="147" toId="152">
</dataflow>
<dataflow id="539" from="mul_i_2" to="add_i_2" fromId="131" toId="152">
</dataflow>
<dataflow id="540" from="add_i_2" to="add_i_3" fromId="152" toId="153">
</dataflow>
<dataflow id="541" from="mul_i_3" to="add_i_3" fromId="132" toId="153">
</dataflow>
<dataflow id="542" from="add_i_2" to="add_i_3" fromId="152" toId="154">
</dataflow>
<dataflow id="543" from="mul_i_3" to="add_i_3" fromId="132" toId="154">
</dataflow>
<dataflow id="544" from="add_i_2" to="add_i_3" fromId="152" toId="155">
</dataflow>
<dataflow id="545" from="mul_i_3" to="add_i_3" fromId="132" toId="155">
</dataflow>
<dataflow id="546" from="add_i_2" to="add_i_3" fromId="152" toId="156">
</dataflow>
<dataflow id="547" from="mul_i_3" to="add_i_3" fromId="132" toId="156">
</dataflow>
<dataflow id="548" from="add_i_2" to="add_i_3" fromId="152" toId="157">
</dataflow>
<dataflow id="549" from="mul_i_3" to="add_i_3" fromId="132" toId="157">
</dataflow>
<dataflow id="550" from="add_i_3" to="add_i_4" fromId="157" toId="158">
</dataflow>
<dataflow id="551" from="mul_i_4" to="add_i_4" fromId="133" toId="158">
</dataflow>
<dataflow id="552" from="add_i_3" to="add_i_4" fromId="157" toId="159">
</dataflow>
<dataflow id="553" from="mul_i_4" to="add_i_4" fromId="133" toId="159">
</dataflow>
<dataflow id="554" from="add_i_3" to="add_i_4" fromId="157" toId="160">
</dataflow>
<dataflow id="555" from="mul_i_4" to="add_i_4" fromId="133" toId="160">
</dataflow>
<dataflow id="556" from="add_i_3" to="add_i_4" fromId="157" toId="161">
</dataflow>
<dataflow id="557" from="mul_i_4" to="add_i_4" fromId="133" toId="161">
</dataflow>
<dataflow id="558" from="add_i_3" to="add_i_4" fromId="157" toId="162">
</dataflow>
<dataflow id="559" from="mul_i_4" to="add_i_4" fromId="133" toId="162">
</dataflow>
<dataflow id="560" from="add_i_4" to="add_i_5" fromId="162" toId="163">
</dataflow>
<dataflow id="561" from="mul_i_5" to="add_i_5" fromId="134" toId="163">
</dataflow>
<dataflow id="562" from="add_i_4" to="add_i_5" fromId="162" toId="164">
</dataflow>
<dataflow id="563" from="mul_i_5" to="add_i_5" fromId="134" toId="164">
</dataflow>
<dataflow id="564" from="add_i_4" to="add_i_5" fromId="162" toId="165">
</dataflow>
<dataflow id="565" from="mul_i_5" to="add_i_5" fromId="134" toId="165">
</dataflow>
<dataflow id="566" from="add_i_4" to="add_i_5" fromId="162" toId="166">
</dataflow>
<dataflow id="567" from="mul_i_5" to="add_i_5" fromId="134" toId="166">
</dataflow>
<dataflow id="568" from="add_i_4" to="add_i_5" fromId="162" toId="167">
</dataflow>
<dataflow id="569" from="mul_i_5" to="add_i_5" fromId="134" toId="167">
</dataflow>
<dataflow id="570" from="add_i_5" to="add_i_6" fromId="167" toId="168">
</dataflow>
<dataflow id="571" from="mul_i_6" to="add_i_6" fromId="135" toId="168">
</dataflow>
<dataflow id="572" from="add_i_5" to="add_i_6" fromId="167" toId="169">
</dataflow>
<dataflow id="573" from="mul_i_6" to="add_i_6" fromId="135" toId="169">
</dataflow>
<dataflow id="574" from="add_i_5" to="add_i_6" fromId="167" toId="170">
</dataflow>
<dataflow id="575" from="mul_i_6" to="add_i_6" fromId="135" toId="170">
</dataflow>
<dataflow id="576" from="add_i_5" to="add_i_6" fromId="167" toId="171">
</dataflow>
<dataflow id="577" from="mul_i_6" to="add_i_6" fromId="135" toId="171">
</dataflow>
<dataflow id="578" from="add_i_5" to="add_i_6" fromId="167" toId="172">
</dataflow>
<dataflow id="579" from="mul_i_6" to="add_i_6" fromId="135" toId="172">
</dataflow>
<dataflow id="580" from="add_i_6" to="add_i_7" fromId="172" toId="173">
</dataflow>
<dataflow id="581" from="mul_i_7" to="add_i_7" fromId="136" toId="173">
</dataflow>
<dataflow id="582" from="add_i_6" to="add_i_7" fromId="172" toId="174">
</dataflow>
<dataflow id="583" from="mul_i_7" to="add_i_7" fromId="136" toId="174">
</dataflow>
<dataflow id="584" from="add_i_6" to="add_i_7" fromId="172" toId="175">
</dataflow>
<dataflow id="585" from="mul_i_7" to="add_i_7" fromId="136" toId="175">
</dataflow>
<dataflow id="586" from="add_i_6" to="add_i_7" fromId="172" toId="176">
</dataflow>
<dataflow id="587" from="mul_i_7" to="add_i_7" fromId="136" toId="176">
</dataflow>
<dataflow id="589" from="_ssdm_op_SpecPipeline" to="specpipeline_ln81" fromId="588" toId="177">
</dataflow>
<dataflow id="590" from="StgValue_305" to="specpipeline_ln81" fromId="305" toId="177">
</dataflow>
<dataflow id="591" from="StgValue_300" to="specpipeline_ln81" fromId="300" toId="177">
</dataflow>
<dataflow id="592" from="StgValue_300" to="specpipeline_ln81" fromId="300" toId="177">
</dataflow>
<dataflow id="593" from="StgValue_300" to="specpipeline_ln81" fromId="300" toId="177">
</dataflow>
<dataflow id="594" from="empty_0" to="specpipeline_ln81" fromId="303" toId="177">
</dataflow>
<dataflow id="596" from="_ssdm_op_SpecLoopTripCount" to="speclooptripcount_ln81" fromId="595" toId="178">
</dataflow>
<dataflow id="598" from="StgValue_597" to="speclooptripcount_ln81" fromId="597" toId="178">
</dataflow>
<dataflow id="599" from="StgValue_597" to="speclooptripcount_ln81" fromId="597" toId="178">
</dataflow>
<dataflow id="600" from="StgValue_597" to="speclooptripcount_ln81" fromId="597" toId="178">
</dataflow>
<dataflow id="602" from="_ssdm_op_SpecLoopName" to="specloopname_ln81" fromId="601" toId="179">
</dataflow>
<dataflow id="604" from="empty_9" to="specloopname_ln81" fromId="603" toId="179">
</dataflow>
<dataflow id="605" from="add_i_6" to="add_i_7" fromId="172" toId="180">
</dataflow>
<dataflow id="606" from="mul_i_7" to="add_i_7" fromId="136" toId="180">
</dataflow>
<dataflow id="607" from="add_i_7" to="store_ln84" fromId="180" toId="181">
</dataflow>
<dataflow id="608" from="C_0_addr" to="store_ln84" fromId="67" toId="181">
</dataflow>
<dataflow id="609" from="icmp_ln81" to="StgValue_2" fromId="63" toId="2">
</dataflow>
<dataflow id="610" from="icmp_ln81" to="StgValue_47" fromId="63" toId="47">
</dataflow>
</dataflows>


</stg>
