<!DOCTYPE html>
<html>
<head>
<meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
<meta name="Author" content="<username>"> <meta name="GENERATOR" content="urg/version [en] (platform name) [urg]">
<title>Unified Coverage Report :: Module :: mem_cntl</title>
<link type="text/css" rel="stylesheet" href="css/.urg.css">
<link type="text/css" rel="stylesheet" href="css/.layout.css">
<link type="text/css" rel="stylesheet" href="css/.breadcrumb.css">
<script type="text/javascript" src="js/.jquery.js"></script>
<script type="text/javascript" src="js/.jquery-ui.js"></script>
<script type="text/javascript" src="js/.sortable.js"></script>
<script type="text/javascript" src="js/.layout.js"></script>
<script type="text/javascript" src="js/.breadcrumb.js"></script>
<script type="text/javascript">
var layout, westLayout, centerLayout;
$(document).ready(function () {
  if ($("#north-bread-crumb")) {
    $("#north-bread-crumb").jBreadCrumb({easing:'swing'})
  }
  layout = $("body").layout({ 
    resizable: true,
    spacing_open: 4,
    spacing_closed: 4,
    north: {
      size: 76
    },
    south: {
      size: 45,
      initClosed: true
    },
    west: {
      size: 500,
      resizable: true,
      initClosed: false
    }
  });
  centerLayout = $('div.ui-layout-center').layout({
    north__paneSelector: ".ui-layout-center-inner-north",
    center__paneSelector: ".ui-layout-center-inner-center", 
    north__size: 50,
    spacing_open: 4,
    spacing_closed: 4
  });
});
</script>
</head>
<body onLoad="initPage();"><div class="ui-layout-north">
<div class="logo"></div>
<center class="pagetitle">Module Definition</center>
<div align="center"><a href="dashboard.html" ><b>dashboard</b></a> | <a href="hierarchy.html" ><b>hierarchy</b></a> | <a href="modlist.html" ><b>modlist</b></a> | <a href="groups.html" ><b>groups</b></a> | <a href="tests.html" ><b>tests</b></a> | <a href="asserts.html" ><b>asserts</b></a></div>

</div>
<div class="ui-layout-west">
<div name='tag_mem_cntl'>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module : <a href="#"  onclick="showContent('tag_mem_cntl')">mem_cntl</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>ASSERT</td></tr><tr>
<td class="s9 cl rt"> 97.35</td>
<td class="s9 cl rt"><a href="mod8.html#Line" > 98.40</a></td>
<td class="s9 cl rt"><a href="mod8.html#Cond" > 93.94</a></td>
<td class="s9 cl rt"><a href="mod8.html#Toggle" > 97.04</a></td>
<td class="s10 cl rt"><a href="mod8.html#FSM" >100.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<span class=repname>Source File(s) : </span>
<br clear=all>
<a href="javascript:void(0);"  onclick="openSrcFile('/nfs_project/gemini/DV/mahmood/dashboard_up_sram_fcb/gemini/DV/unit_level/sram_verif_env/results/../../../../design/mem_ss/sram_ss/mem_cntl.v')">/nfs_project/gemini/DV/mahmood/dashboard_up_sram_fcb/gemini/DV/unit_level/sram_verif_env/results/../../../../design/mem_ss/sram_ss/mem_cntl.v</a><br clear=all>
<br clear=all>
<span class=repname>Module self-instances :</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod8.html#inst_tag_21"  onclick="showContent('inst_tag_21')">testbench.sram_inst.bank1_cntl.mem_controller</a></td>
<td class="s9 cl rt"> 95.82</td>
<td class="s9 cl rt"><a href="mod8.html#inst_tag_21_Line" > 92.80</a></td>
<td class="s9 cl rt"><a href="mod8.html#inst_tag_21_Cond" > 93.94</a></td>
<td class="s9 cl rt"><a href="mod8.html#inst_tag_21_Toggle" > 96.55</a></td>
<td class="s10 cl rt"><a href="mod8.html#inst_tag_21_FSM" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod8.html#inst_tag_20"  onclick="showContent('inst_tag_20')">testbench.sram_inst.bank0_cntl.mem_controller</a></td>
<td class="s9 cl rt"> 97.13</td>
<td class="s9 cl rt"><a href="mod8.html#inst_tag_20_Line" > 98.40</a></td>
<td class="s9 cl rt"><a href="mod8.html#inst_tag_20_Cond" > 93.94</a></td>
<td class="s9 cl rt"><a href="mod8.html#inst_tag_20_Toggle" > 96.18</a></td>
<td class="s10 cl rt"><a href="mod8.html#inst_tag_20_FSM" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod8.html#inst_tag_22"  onclick="showContent('inst_tag_22')">testbench.sram_inst.bank2_cntl.mem_controller</a></td>
<td class="s9 cl rt"> 97.16</td>
<td class="s9 cl rt"><a href="mod8.html#inst_tag_22_Line" > 98.40</a></td>
<td class="s9 cl rt"><a href="mod8.html#inst_tag_22_Cond" > 93.94</a></td>
<td class="s9 cl rt"><a href="mod8.html#inst_tag_22_Toggle" > 96.31</a></td>
<td class="s10 cl rt"><a href="mod8.html#inst_tag_22_FSM" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod8.html#inst_tag_23"  onclick="showContent('inst_tag_23')">testbench.sram_inst.bank3_cntl.mem_controller</a></td>
<td class="s9 cl rt"> 97.19</td>
<td class="s9 cl rt"><a href="mod8.html#inst_tag_23_Line" > 98.40</a></td>
<td class="s9 cl rt"><a href="mod8.html#inst_tag_23_Cond" > 93.94</a></td>
<td class="s9 cl rt"><a href="mod8.html#inst_tag_23_Toggle" > 96.43</a></td>
<td class="s10 cl rt"><a href="mod8.html#inst_tag_23_FSM" >100.00</a></td>
<td class="wht cl rt"></td>
</tr></table></div>
</div>
<br clear=all>
<div name='inst_tag_21'>
<hr>
<a name="inst_tag_21"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy.html#tag_urg_inst_21" >testbench.sram_inst.bank1_cntl.mem_controller</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>ASSERT</td></tr><tr>
<td class="s9 cl rt"> 95.82</td>
<td class="s9 cl rt"><a href="mod8.html#inst_tag_21_Line" > 92.80</a></td>
<td class="s9 cl rt"><a href="mod8.html#inst_tag_21_Cond" > 93.94</a></td>
<td class="s9 cl rt"><a href="mod8.html#inst_tag_21_Toggle" > 96.55</a></td>
<td class="s10 cl rt"><a href="mod8.html#inst_tag_21_FSM" >100.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>ASSERT</td></tr><tr>
<td class="s9 cl rt"> 95.17</td>
<td class="s9 cl rt"> 92.99</td>
<td class="s9 cl rt"> 91.20</td>
<td class="s9 cl rt"> 96.49</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s9 cl rt"> 97.81</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"> 97.81</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod1.html#inst_tag_2" >bank1_cntl</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod10.html#inst_tag_26" id="tag_urg_inst_26">arbiter</a></td>
<td class="s8 cl rt"> 89.13</td>
<td class="s9 cl rt"> 93.75</td>
<td class="s8 cl rt"> 80.77</td>
<td class="s9 cl rt"> 92.86</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_20'>
<hr>
<a name="inst_tag_20"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy.html#tag_urg_inst_20" >testbench.sram_inst.bank0_cntl.mem_controller</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>ASSERT</td></tr><tr>
<td class="s9 cl rt"> 97.13</td>
<td class="s9 cl rt"><a href="mod8.html#inst_tag_20_Line" > 98.40</a></td>
<td class="s9 cl rt"><a href="mod8.html#inst_tag_20_Cond" > 93.94</a></td>
<td class="s9 cl rt"><a href="mod8.html#inst_tag_20_Toggle" > 96.18</a></td>
<td class="s10 cl rt"><a href="mod8.html#inst_tag_20_FSM" >100.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>ASSERT</td></tr><tr>
<td class="s9 cl rt"> 96.19</td>
<td class="s9 cl rt"> 97.45</td>
<td class="s9 cl rt"> 91.20</td>
<td class="s9 cl rt"> 96.13</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s9 cl rt"> 98.51</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"> 98.51</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod1.html#inst_tag_1" >bank0_cntl</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod10.html#inst_tag_25" id="tag_urg_inst_25">arbiter</a></td>
<td class="s8 cl rt"> 89.13</td>
<td class="s9 cl rt"> 93.75</td>
<td class="s8 cl rt"> 80.77</td>
<td class="s9 cl rt"> 92.86</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_22'>
<hr>
<a name="inst_tag_22"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy.html#tag_urg_inst_22" >testbench.sram_inst.bank2_cntl.mem_controller</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>ASSERT</td></tr><tr>
<td class="s9 cl rt"> 97.16</td>
<td class="s9 cl rt"><a href="mod8.html#inst_tag_22_Line" > 98.40</a></td>
<td class="s9 cl rt"><a href="mod8.html#inst_tag_22_Cond" > 93.94</a></td>
<td class="s9 cl rt"><a href="mod8.html#inst_tag_22_Toggle" > 96.31</a></td>
<td class="s10 cl rt"><a href="mod8.html#inst_tag_22_FSM" >100.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>ASSERT</td></tr><tr>
<td class="s9 cl rt"> 96.22</td>
<td class="s9 cl rt"> 97.45</td>
<td class="s9 cl rt"> 91.20</td>
<td class="s9 cl rt"> 96.25</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s9 cl rt"> 97.81</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"> 97.81</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod1.html#inst_tag_3" >bank2_cntl</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod10.html#inst_tag_27" id="tag_urg_inst_27">arbiter</a></td>
<td class="s8 cl rt"> 89.13</td>
<td class="s9 cl rt"> 93.75</td>
<td class="s8 cl rt"> 80.77</td>
<td class="s9 cl rt"> 92.86</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_23'>
<hr>
<a name="inst_tag_23"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy.html#tag_urg_inst_23" >testbench.sram_inst.bank3_cntl.mem_controller</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>ASSERT</td></tr><tr>
<td class="s9 cl rt"> 97.19</td>
<td class="s9 cl rt"><a href="mod8.html#inst_tag_23_Line" > 98.40</a></td>
<td class="s9 cl rt"><a href="mod8.html#inst_tag_23_Cond" > 93.94</a></td>
<td class="s9 cl rt"><a href="mod8.html#inst_tag_23_Toggle" > 96.43</a></td>
<td class="s10 cl rt"><a href="mod8.html#inst_tag_23_FSM" >100.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>ASSERT</td></tr><tr>
<td class="s9 cl rt"> 96.26</td>
<td class="s9 cl rt"> 97.45</td>
<td class="s9 cl rt"> 91.20</td>
<td class="s9 cl rt"> 96.37</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s9 cl rt"> 97.98</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"> 97.98</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod1.html#inst_tag_4" >bank3_cntl</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod10.html#inst_tag_28" id="tag_urg_inst_28">arbiter</a></td>
<td class="s8 cl rt"> 89.13</td>
<td class="s9 cl rt"> 93.75</td>
<td class="s8 cl rt"> 80.77</td>
<td class="s9 cl rt"> 92.86</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
</div>
</div>
</div>
<div class="ui-layout-center">
<div class="ui-layout-center-inner-center">
<div name='tag_mem_cntl'>
<a name="Line"></a>
Line Coverage for Module : <a href="mod8.html" >mem_cntl</a><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s9"><td class="lf">TOTAL</td><td></td><td>125</td><td>123</td><td>98.40</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>93</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>98</td><td>8</td><td>8</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>122</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>127</td><td>5</td><td>5</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>140</td><td>7</td><td>7</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>152</td><td>9</td><td>9</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>166</td><td>11</td><td>11</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>196</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s9"><td class="lf">ALWAYS</td><td>207</td><td>60</td><td>58</td><td>96.67</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>304</td><td>15</td><td>15</td><td>100.00</td></tr>
</table>
<pre class="code"><br clear=all>
92                      	always@(posedge clk, negedge resetn) begin
93         2/2          		if(!resetn)	xaction_avail_q &lt;= 1'b0;
94         1/1          		else 		xaction_avail_q &lt;= xaction_avail;
95                      	end
96                      
97                      	always@(posedge clk, negedge resetn) begin
98         2/2          		if(!resetn) axi_cntl_word &lt;= {1'b0, 30'h0};
99                      		else begin
100        1/1          			if((mem_cs == IDLE &amp;&amp; mem_ns != IDLE) || (xaction_done &amp;&amp; mem_cs == BURST_ACCESS)) begin
101        1/1          				if(wr_granted)
102        1/1          					axi_cntl_word &lt;= {1'b1, axi_aw_cntl_rd_dout};
103        1/1          				else if(rd_granted)
104        1/1          					axi_cntl_word &lt;= {1'b0, axi_ar_cntl_rd_dout};
105                     				else
106        1/1          					axi_cntl_word &lt;= {1'b0, 30'h0};
107                     			end	
                        MISSING_ELSE
108                     		end
109                     	end
110                     
111                     	assign mem_cs_is_IDLE = mem_cs == IDLE ?  1'b1 : 1'b0;
112                     
113                     	assign mem_wdata 		= axi_w_data_rd_dout[31:0];
114                     	assign mem_bywe			= axi_w_data_rd_dout[35:32];	
115                     
116                     
117                     	assign axi_r_data_wr_req = ( (rd_avail_cnt != rd_serv_cnt) &amp;&amp; !axi_r_data_wr_full )? 1'b1 : 1'b0;
118                     	assign axi_r_data_wr_din = {rlast, rid, rresp, rdata};
119                     		
120                     	// Latch AXI Read Data Info
121                     	always@(*) begin
122        2/2          		if(axi_r_data_wr_req) 	rresp &lt;= (error ? 2'h2 : 2'h0);
                        MISSING_ELSE
123        2/2          		if(axi_r_data_wr_req)	rdata &lt;= mem_rdata;
                        MISSING_ELSE
124                     	end
125                     
126                     	always@(posedge clk, negedge resetn) begin
127        1/1          		if(!resetn) begin
128        1/1          			rlast			&lt;= 1'b0;
129        1/1          			rid			&lt;= 1'b0;
130                     		end
131                     		else begin
132        1/1          			rlast			&lt;= (mem_we) ? 1'b0 : data_avail ? xaction_done 	: !read_done ? rlast : 1'b0;
133        1/1          			rid			&lt;= (mem_we) ? 4'h0 : data_avail ? axid 		: !read_done ? rid   : 4'h0;
134                     		end
135                     		
136                     	end
137                     	
138                     	// Burst Access Counter
139                     	always@(posedge clk, negedge resetn) begin
140        1/1          		if(!resetn) 		
141        1/1          			access_cnt &lt;= 7'h0;
142        1/1          		else if(xaction_done) 	
143        1/1          			access_cnt 	&lt;= 7'h0;
144        1/1          		else if(data_avail) 
145        1/1          			access_cnt &lt;= access_cnt + 1;	
146                     		else 	
147        1/1          			access_cnt &lt;= access_cnt;
148                     	end
149                     
150                     	// Read Logic
151                     	always@(posedge clk, negedge resetn) begin
152        1/1          		if(!resetn) begin
153        1/1          			rd_avail_cnt &lt;= 4'h0;
154        1/1          			rd_serv_cnt &lt;= 4'h0;
155                     		end 
156                     		else begin	
157        2/2          			if(mem_ce &amp;&amp; ~mem_we) 	rd_avail_cnt &lt;= rd_avail_cnt + 1;
158        1/1          			else 			rd_avail_cnt &lt;= rd_avail_cnt;
159                     			
160        2/2          			if(axi_r_data_wr_req)	rd_serv_cnt &lt;= rd_serv_cnt + 1;
161        1/1          			else 			rd_serv_cnt &lt;= rd_serv_cnt;
162                     		end
163                     	end
164                     	// Address Calculation
165                     	always@(posedge clk, negedge resetn) begin
166        2/2          		if(~resetn) axaddr_mod &lt;= 16'h0;
167                     		else begin
168        1/1          			if(data_avail) begin
169        1/1          				if(burst_type != 0) begin
170        1/1          					if(((((axi_cntl_word[15:0] / (1&lt;&lt;axsize)) * (1&lt;&lt;axsize)) + ((access_cnt+1) * (1&lt;&lt;axsize))) &lt; axaddr_thresh) &amp;&amp; (burst_type == 2))
171        1/1          						axaddr_mod &lt;= (((axi_cntl_word[15:0] / (1&lt;&lt;axsize)) * (1&lt;&lt;axsize)) + ((access_cnt+1) * (1&lt;&lt;axsize))) ;
172        1/1          					else if(((((axi_cntl_word[15:0] / (1&lt;&lt;axsize)) * (1&lt;&lt;axsize)) + ((access_cnt+1) * (1&lt;&lt;axsize))) &gt;= axaddr_thresh) &amp;&amp; (burst_type == 2))
173        1/1          						axaddr_mod &lt;= ((axi_cntl_word[15:0] / (1&lt;&lt;axsize)) * (1&lt;&lt;axsize)) + ((access_cnt+1) * (1&lt;&lt;axsize)) - ((1&lt;&lt;axsize)*(axlen+1));
174                     					else
175        1/1          						axaddr_mod &lt;= (((axi_cntl_word[15:0] / (1&lt;&lt;axsize)) * (1&lt;&lt;axsize)) + ((access_cnt+1) * (1&lt;&lt;axsize))) ;
176                     				end
177                     				else begin	// Fixed Burst
178        1/1          					axaddr_mod &lt;= axi_cntl_word[15:0];
179                     				end
180                     			end
181        1/1          			else 	axaddr_mod &lt;= axaddr_mod;
182                     		end
183                     	end	
184                     
185                     	assign axaddr_thresh	= ((axi_cntl_word[15:0] / ((axlen+1)*(1&lt;&lt;axsize))) *  ((axlen+1)*(1&lt;&lt;axsize))) + ((axlen+1)*(1&lt;&lt;axsize));
186                     	assign axaddr		= (access_cnt == 0) ? axi_cntl_word[15:0] : axaddr_mod;
187                     	assign burst_type 	= axi_cntl_word[24:23];
188                     	assign axlen	   	= axi_cntl_word[19:16];
189                     	assign axsize	   	= axi_cntl_word[22:20];
190                     	assign axid	   	= axi_cntl_word[28:25];
191                     	assign error	   	= axi_cntl_word[29];
192                     	assign mem_we	   	= axi_cntl_word[30];
193                     	
194                     	// Memory Access State Machine
195                     	always@(posedge clk, negedge resetn) begin
196        1/1          		if(~resetn) begin
197        1/1          			mem_cs &lt;= 2'd0;
198                     		end
199                     		else begin
200        1/1          			mem_cs &lt;= mem_ns;
201                     		end
202                     	end		
203                     
204                     
205                     	// Memory Access State Machine Combo Logic
206                     	always@(*) begin
207        1/1          		case(mem_cs)
208                     			IDLE : begin
209                     				// Set Memory Interface Out
210        1/1          				mem_ce 		&lt;= 1'b0;
211        1/1          				axi_w_data_rd_req &lt;= 1'b0;
212        1/1          				axi_aw_cntl_rd_req	&lt;= wr_granted ? 1'b1 : 1'b0;
213        1/1          				axi_ar_cntl_rd_req	&lt;= rd_granted ? 1'b1 : 1'b0;
214        1/1          				gen_response 	&lt;= 1'b0;
215        1/1          				if(xaction_avail_q) begin
216        1/1          					mem_ns 	 &lt;= FIRST_ACCESS;
217        1/1          					mem_addr &lt;= axaddr[15:2];
218                     				end 
219                     				else begin	
220        1/1          					mem_ns &lt;= IDLE;
221        1/1          					mem_addr &lt;= 16'h0;
222                     				end
223                     
224                     			end
225                     			FIRST_ACCESS: begin
226        1/1          				axi_aw_cntl_rd_req	&lt;= 1'b0;
227        1/1          				axi_ar_cntl_rd_req	&lt;= 1'b0;
228        1/1          				mem_addr 	&lt;= axaddr[15:2]; 
229        1/1          				if(data_avail) begin
230                     					// Set Memory Interface Out
231        1/1          					mem_ce 		&lt;= error ? 1'b0 : 1'b1;
232        1/1          					axi_w_data_rd_req 	&lt;= mem_we ? 1'b1 : 1'b0;
233                     					// State Transition
234        1/1          					if(!xaction_done) begin
235        1/1          						mem_ns 		&lt;= BURST_ACCESS;
236        1/1          						gen_response 	&lt;= 1'b0;
237                     					end
238        1/1          					else if(xaction_done) begin	// Single burst creates throughput bubble
239        1/1          						mem_ns 		&lt;= IDLE;
240        1/1          						gen_response 	&lt;= mem_we ? 1'b1 : 1'b0;
241                     					end 
242                     					else begin
243        <font color = "red">0/1     ==>  						mem_ns 		&lt;= IDLE;</font>
244        <font color = "red">0/1     ==>  						gen_response 	&lt;= 1'b0;</font>
245                     					end
246                     				end 
247                     				else begin
248        1/1          					mem_ce	&lt;= 1'b0;
249        1/1          					mem_ns &lt;= FIRST_ACCESS;
250        1/1          					axi_w_data_rd_req 	&lt;= 1'b0;
251        1/1          					gen_response 	&lt;= 1'b0;
252                     				end
253                     				
254                     			end
255                     			BURST_ACCESS: begin
256        1/1          				mem_addr 	&lt;= axaddr[15:2];
257        1/1          				if(data_avail) begin
258                     					// Set Memory Interface Out
259        1/1          					mem_ce 		&lt;= error ? 1'b0 : 1'b1;
260        1/1          					axi_w_data_rd_req &lt;= mem_we ? 1'b1 : 1'b0;
261                     					// State Transition
262        1/1          					if(!xaction_done) begin
263        1/1          						mem_ns &lt;= BURST_ACCESS;
264        1/1          						axi_aw_cntl_rd_req	&lt;= 1'b0;
265        1/1          						axi_ar_cntl_rd_req	&lt;= 1'b0;
266        1/1          						gen_response &lt;= 1'b0;
267                     					end
268        1/1          					else if(xaction_done &amp;&amp; xaction_avail_q) begin
269        1/1          						mem_ns &lt;= FIRST_ACCESS;
270        1/1          						gen_response 	&lt;= mem_we ? 1'b1 : 1'b0;
271        1/1          						axi_aw_cntl_rd_req	&lt;= wr_granted ? 1'b1 : 1'b0;
272        1/1          						axi_ar_cntl_rd_req	&lt;= rd_granted ? 1'b1 : 1'b0;
273                     					end
274                     					else begin
275        1/1          						mem_ns 		&lt;= IDLE;
276        1/1          						gen_response 	&lt;= mem_we ? 1'b1 : 1'b0;
277        1/1          						axi_aw_cntl_rd_req	&lt;= 1'b0;
278        1/1          						axi_ar_cntl_rd_req	&lt;= 1'b0;
279                     					end
280                     				end
281                     				else begin
282        1/1          					mem_ce &lt;= 1'b0;
283        1/1          					mem_ns &lt;= BURST_ACCESS;
284        1/1          					axi_w_data_rd_req 	&lt;= 1'b0;
285        1/1          					axi_aw_cntl_rd_req	&lt;= 1'b0;
286        1/1          					axi_ar_cntl_rd_req	&lt;= 1'b0;
287        1/1          					gen_response &lt;= 1'b0;
288                     				end
289                     			end
290                     			default: begin
291        1/1          				mem_ce 			&lt;=1'b0;	// Disable Memory Interface
292        1/1          				mem_addr 		&lt;= 13'h0;
293        1/1          				axi_aw_cntl_rd_req	&lt;= 1'b0;
294        1/1          				axi_ar_cntl_rd_req	&lt;= 1'b0;
295        1/1          				axi_w_data_rd_req 	&lt;= 1'b0;
296        1/1          				mem_ns 			&lt;= IDLE;
297        1/1          				gen_response 		&lt;= 1'b0;
298                     			end
299                     		endcase
300                     	end
301                     
302                     	// Response Generation Block
303                     	always@(posedge clk, negedge resetn) begin
304        1/1          		if(!resetn) begin
305        1/1          			bvalid 	&lt;= 1'b0;
306        1/1          			bid	&lt;= 4'h0;
307        1/1          			bresp	&lt;= 2'h0;
308                     		end
309                     		else begin	
310                     			// Latch Response Info
311        1/1          			if(gen_response) begin
312        1/1          				bid	&lt;= axid;
313        1/1          				bresp 	&lt;= error ? 2'h2 : 2'h0;
314        1/1          				bvalid	&lt;= 1'b1;
315                     			end
316        1/1          			else if(!bready) begin
317        1/1          				bid	&lt;= bid;
318        1/1          				bresp 	&lt;= bresp;
319        1/1          				bvalid	&lt;= bvalid;
320                     			end
321                     			else begin
322        1/1          				bid	&lt;= 4'h0;
323        1/1          				bresp 	&lt;= 2'h0;
324        1/1          				bvalid 	&lt;= 1'b0;
</pre>
<hr>
<a name="Cond"></a>
Cond Coverage for Module : <a href="mod8.html" >mem_cntl</a><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s9"><td class="lf">Conditions</td><td>99</td><td>93</td><td>93.94</td></tr>
<tr class="s9"><td class="lf">Logical</td><td>99</td><td>93</td><td>93.94</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       86
 EXPRESSION (((!axi_aw_cntl_rd_empty)) || ((!axi_ar_cntl_rd_empty)))
             ------------1------------    ------------2------------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th></tr>
<tr class="uGreen"><td>0</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       87
 EXPRESSION (((((!bvalid)) &amp;&amp; ((!axi_w_data_rd_empty)) &amp;&amp; mem_we) || (((!axi_r_data_wr_full)) &amp;&amp; ((!mem_we)))) &amp;&amp; ((!mem_cs_is_IDLE)))
             ------------------------------------------------1------------------------------------------------    ---------2---------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th></tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       87
 SUB-EXPRESSION ((((!bvalid)) &amp;&amp; ((!axi_w_data_rd_empty)) &amp;&amp; mem_we) || (((!axi_r_data_wr_full)) &amp;&amp; ((!mem_we))))
                 -------------------------1-------------------------    --------------------2-------------------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th></tr>
<tr class="uGreen"><td>0</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       87
 SUB-EXPRESSION (((!bvalid)) &amp;&amp; ((!axi_w_data_rd_empty)) &amp;&amp; mem_we)
                 -----1-----    ------------2-----------    ---3--
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th></tr>
<tr class="uGreen"><td>0</td><td>1</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       87
 SUB-EXPRESSION (((!axi_r_data_wr_full)) &amp;&amp; ((!mem_we)))
                 -----------1-----------    -----2-----
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th></tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       88
 EXPRESSION (((access_cnt == axlen) &amp;&amp; data_avail &amp;&amp; ((!mem_cs_is_IDLE))) ? 1'b1 : 1'b0)
             ------------------------------1-----------------------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th></tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       88
 SUB-EXPRESSION ((access_cnt == axlen) &amp;&amp; data_avail &amp;&amp; ((!mem_cs_is_IDLE)))
                 ----------1----------    -----2----    ---------3---------
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th></tr>
<tr class="uGreen"><td>0</td><td>1</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       89
 EXPRESSION (((axlen != 4'b0) ? (access_cnt == (axlen - 1)) : (access_cnt == axlen)) &amp;&amp; data_avail &amp;&amp; ((!mem_cs_is_IDLE)))
             -----------------------------------1-----------------------------------    -----2----    ---------3---------
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th></tr>
<tr class="uGreen"><td>0</td><td>1</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       89
 SUB-EXPRESSION ((axlen != 4'b0) ? (access_cnt == (axlen - 1)) : (access_cnt == axlen))
                 -------1-------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th></tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       90
 EXPRESSION (rlast &amp;&amp; axi_r_data_wr_req)
             --1--    --------2--------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th></tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       100
 EXPRESSION (((mem_cs == IDLE) &amp;&amp; (mem_ns != IDLE)) || (xaction_done &amp;&amp; (mem_cs == BURST_ACCESS)))
             -------------------1------------------    ---------------------2--------------------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th></tr>
<tr class="uGreen"><td>0</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       100
 SUB-EXPRESSION ((mem_cs == IDLE) &amp;&amp; (mem_ns != IDLE))
                 --------1-------    --------2-------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th></tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       100
 SUB-EXPRESSION (xaction_done &amp;&amp; (mem_cs == BURST_ACCESS))
                 ------1-----    ------------2-----------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th></tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       111
 EXPRESSION ((mem_cs == IDLE) ? 1'b1 : 1'b0)
             --------1-------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th></tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       117
 EXPRESSION (((rd_avail_cnt != rd_serv_cnt) &amp;&amp; ((!axi_r_data_wr_full))) ? 1'b1 : 1'b0)
             -----------------------------1----------------------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th></tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       117
 SUB-EXPRESSION ((rd_avail_cnt != rd_serv_cnt) &amp;&amp; ((!axi_r_data_wr_full)))
                 --------------1--------------    -----------2-----------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th></tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       122
 EXPRESSION (error ? 2'h2 : 2'b0)
             --1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th></tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       132
 EXPRESSION (mem_we ? 1'b0 : (data_avail ? xaction_done : (((!read_done)) ? rlast : 1'b0)))
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th></tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       132
 SUB-EXPRESSION (data_avail ? xaction_done : (((!read_done)) ? rlast : 1'b0))
                 -----1----
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th></tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       132
 SUB-EXPRESSION (((!read_done)) ? rlast : 1'b0)
                 -------1------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th></tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       133
 EXPRESSION (mem_we ? 4'b0 : (data_avail ? axid : (((!read_done)) ? rid : 4'b0)))
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th></tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       133
 SUB-EXPRESSION (data_avail ? axid : (((!read_done)) ? rid : 4'b0))
                 -----1----
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th></tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       133
 SUB-EXPRESSION (((!read_done)) ? rid : 4'b0)
                 -------1------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th></tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       157
 EXPRESSION (mem_ce &amp;&amp; ((~mem_we)))
             ---1--    -----2-----
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th></tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       170
 EXPRESSION (((((axi_cntl_word[15:0] / (1 &lt;&lt; axsize)) * (1 &lt;&lt; axsize)) + ((access_cnt + 1) * (1 &lt;&lt; axsize))) &lt; axaddr_thresh) &amp;&amp; (burst_type == 3'h2))
             --------------------------------------------------------1-------------------------------------------------------    ----------2---------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th></tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       172
 EXPRESSION (((((axi_cntl_word[15:0] / (1 &lt;&lt; axsize)) * (1 &lt;&lt; axsize)) + ((access_cnt + 1) * (1 &lt;&lt; axsize))) &gt;= axaddr_thresh) &amp;&amp; (burst_type == 3'h2))
             --------------------------------------------------------1--------------------------------------------------------    ----------2---------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th></tr>
<tr class="uRed"><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       186
 EXPRESSION ((access_cnt == 4'b0) ? axi_cntl_word[15:0] : axaddr_mod)
             ----------1---------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th></tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       212
 EXPRESSION (wr_granted ? 1'b1 : 1'b0)
             -----1----
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th></tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       213
 EXPRESSION (rd_granted ? 1'b1 : 1'b0)
             -----1----
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th></tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       231
 EXPRESSION (error ? 1'b0 : 1'b1)
             --1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th></tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       232
 EXPRESSION (mem_we ? 1'b1 : 1'b0)
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th></tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       240
 EXPRESSION (mem_we ? 1'b1 : 1'b0)
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th></tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       259
 EXPRESSION (error ? 1'b0 : 1'b1)
             --1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th></tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       260
 EXPRESSION (mem_we ? 1'b1 : 1'b0)
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th></tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       268
 EXPRESSION (xaction_done &amp;&amp; xaction_avail_q)
             ------1-----    -------2-------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th></tr>
<tr class="uRed"><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       270
 EXPRESSION (mem_we ? 1'b1 : 1'b0)
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th></tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       271
 EXPRESSION (wr_granted ? 1'b1 : 1'b0)
             -----1----
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th></tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       272
 EXPRESSION (rd_granted ? 1'b1 : 1'b0)
             -----1----
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th></tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       276
 EXPRESSION (mem_we ? 1'b1 : 1'b0)
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th></tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       313
 EXPRESSION (error ? 2'h2 : 2'b0)
             --1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th></tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="Toggle"></a>
Toggle Coverage for Module : <a href="mod8.html" >mem_cntl</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s8">
<td>Totals</td>
<td class="rt">54</td>
<td class="rt">44</td>
<td class="rt">81.48 </td>
</tr><tr class="s9">
<td>Total Bits</td>
<td class="rt">812</td>
<td class="rt">788</td>
<td class="rt">97.04 </td>
</tr><tr class="s9">
<td nowrap>Total Bits 0->1</td>
<td class="rt">406</td>
<td class="rt">390</td>
<td class="rt">96.06 </td>
</tr><tr class="s9">
<td nowrap>Total Bits 1->0</td>
<td class="rt">406</td>
<td class="rt">398</td>
<td class="rt">98.03 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s8">
<td>Ports</td>
<td class="rt">24</td>
<td class="rt">21</td>
<td class="rt">87.50 </td>
</tr><tr class="s9">
<td>Port Bits</td>
<td class="rt">484</td>
<td class="rt">478</td>
<td class="rt">98.76 </td>
</tr><tr class="s9">
<td nowrap>Port Bits 0->1</td>
<td class="rt">242</td>
<td class="rt">238</td>
<td class="rt">98.35 </td>
</tr><tr class="s9">
<td nowrap>Port Bits 1->0</td>
<td class="rt">242</td>
<td class="rt">240</td>
<td class="rt">99.17 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s7">
<td>Signals</td>
<td class="rt">30</td>
<td class="rt">23</td>
<td class="rt">76.67 </td>
</tr><tr class="s9">
<td>Signal Bits</td>
<td class="rt">328</td>
<td class="rt">310</td>
<td class="rt">94.51 </td>
</tr><tr class="s9">
<td nowrap>Signal Bits 0->1</td>
<td class="rt">164</td>
<td class="rt">152</td>
<td class="rt">92.68 </td>
</tr><tr class="s9">
<td nowrap>Signal Bits 1->0</td>
<td class="rt">164</td>
<td class="rt">158</td>
<td class="rt">96.34 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>resetn</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>axi_aw_cntl_rd_req</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>axi_aw_cntl_rd_empty</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>axi_aw_cntl_rd_dout[29:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>axi_ar_cntl_rd_req</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>axi_ar_cntl_rd_empty</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>axi_ar_cntl_rd_dout[29:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>axi_w_data_rd_req</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>axi_w_data_rd_empty</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>axi_w_data_rd_dout[40:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>axi_r_data_wr_req</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>axi_r_data_wr_full</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>axi_r_data_wr_din[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>axi_r_data_wr_din[33:32]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>axi_r_data_wr_din[38:34]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>mem_addr[13:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>mem_ce</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>mem_we</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>mem_wdata[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>mem_rdata[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>mem_bywe[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>bvalid</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>bready</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>bresp[0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>bresp[1]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>bid[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Signal Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td></tr><tr>
<td>wr_granted</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>rd_granted</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>axi_cntl_word[21:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>axi_cntl_word[22]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>axi_cntl_word[28:23]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>axi_cntl_word[29]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>axi_cntl_word[30]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>error</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rlast</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>rlast_pre</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rid[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>rid_pre[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rresp[1:0]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rdata[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>xaction_avail</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>xaction_done</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>xaction_done_pre</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>data_avail</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>xaction_avail_q</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>burst_type[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>burst_type[2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>axaddr[15:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>axaddr_mod[15:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>axaddr_thresh[15:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>axlen[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>axsize[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>axsize[2]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>axid[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>access_cnt[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>rd_avail_cnt[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>rd_serv_cnt[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>gen_response</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>read_done</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>mem_cs[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>mem_ns[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>mem_cs_is_IDLE</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr></table><br clear=all>
<hr>
<a name="FSM"></a>
FSM Coverage for Module : <a href="mod8.html" >mem_cntl</a><br clear=all>
<table align=left class="noborder">
<caption><b>Summary for FSM :: mem_cs</b></caption>
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th><th nowrap width=200></th></tr><tr class="wht">
<td>States</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
<td>(Not included in score)</td>
</tr><tr class="s10">
<td>Transitions</td>
<td class="rt">5</td>
<td class="rt">5</td>
<td class="rt">100.00</td>
<td></td>
</tr><tr class="wht">
<td>Sequences</td>
<td class="rt">0</td>
<td class="rt">0</td>
<td></td>
<td></td>
</tr></table><br clear=all>
<b>State, Transition and Sequence Details for FSM :: mem_cs</b><hr>
<table align=left class="sortable noborder">
<tr class="sortablehead">
<td class="alfsrt">states</td><td>Line No.</td><td class="alfsrt">Covered</td></tr><tr class="uGreen">
<td nowrap>BURST_ACCESS</td>
<td class="rt">235</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>FIRST_ACCESS</td>
<td class="rt">216</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>IDLE</td>
<td class="rt">220</td>
<td>Covered</td>
</tr></table><br clear=all>
<br clear=all>
<table align=left class="sortable noborder">
<tr class="sortablehead">
<td class="alfsrt">transitions</td><td>Line No.</td><td class="alfsrt">Covered</td></tr><tr class="uGreen">
<td nowrap>BURST_ACCESS->IDLE</td>
<td class="rt">197</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>BURST_ACCESS->FIRST_ACCESS</td>
<td class="rt">269</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>FIRST_ACCESS->IDLE</td>
<td class="rt">197</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>FIRST_ACCESS->BURST_ACCESS</td>
<td class="rt">235</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>IDLE->FIRST_ACCESS</td>
<td class="rt">216</td>
<td>Covered</td>
</tr></table><br clear=all>
<br clear=all>
</div>
<div name='inst_tag_21'>
<a name="inst_tag_21_Line"></a>
<b>Line Coverage for Instance : <a href="mod8.html#inst_tag_21" >testbench.sram_inst.bank1_cntl.mem_controller</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s9"><td class="lf">TOTAL</td><td></td><td>125</td><td>116</td><td>92.80</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>93</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>98</td><td>8</td><td>8</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>122</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>127</td><td>5</td><td>5</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>140</td><td>7</td><td>7</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>152</td><td>9</td><td>9</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>166</td><td>11</td><td>11</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>196</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s8"><td class="lf">ALWAYS</td><td>207</td><td>60</td><td>51</td><td>85.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>304</td><td>15</td><td>15</td><td>100.00</td></tr>
</table>
<pre class="code"><br clear=all>
92                      	always@(posedge clk, negedge resetn) begin
93         2/2          		if(!resetn)	xaction_avail_q &lt;= 1'b0;
94         1/1          		else 		xaction_avail_q &lt;= xaction_avail;
95                      	end
96                      
97                      	always@(posedge clk, negedge resetn) begin
98         2/2          		if(!resetn) axi_cntl_word &lt;= {1'b0, 30'h0};
99                      		else begin
100        1/1          			if((mem_cs == IDLE &amp;&amp; mem_ns != IDLE) || (xaction_done &amp;&amp; mem_cs == BURST_ACCESS)) begin
101        1/1          				if(wr_granted)
102        1/1          					axi_cntl_word &lt;= {1'b1, axi_aw_cntl_rd_dout};
103        1/1          				else if(rd_granted)
104        1/1          					axi_cntl_word &lt;= {1'b0, axi_ar_cntl_rd_dout};
105                     				else
106        1/1          					axi_cntl_word &lt;= {1'b0, 30'h0};
107                     			end	
                        MISSING_ELSE
108                     		end
109                     	end
110                     
111                     	assign mem_cs_is_IDLE = mem_cs == IDLE ?  1'b1 : 1'b0;
112                     
113                     	assign mem_wdata 		= axi_w_data_rd_dout[31:0];
114                     	assign mem_bywe			= axi_w_data_rd_dout[35:32];	
115                     
116                     
117                     	assign axi_r_data_wr_req = ( (rd_avail_cnt != rd_serv_cnt) &amp;&amp; !axi_r_data_wr_full )? 1'b1 : 1'b0;
118                     	assign axi_r_data_wr_din = {rlast, rid, rresp, rdata};
119                     		
120                     	// Latch AXI Read Data Info
121                     	always@(*) begin
122        2/2          		if(axi_r_data_wr_req) 	rresp &lt;= (error ? 2'h2 : 2'h0);
                        MISSING_ELSE
123        2/2          		if(axi_r_data_wr_req)	rdata &lt;= mem_rdata;
                        MISSING_ELSE
124                     	end
125                     
126                     	always@(posedge clk, negedge resetn) begin
127        1/1          		if(!resetn) begin
128        1/1          			rlast			&lt;= 1'b0;
129        1/1          			rid			&lt;= 1'b0;
130                     		end
131                     		else begin
132        1/1          			rlast			&lt;= (mem_we) ? 1'b0 : data_avail ? xaction_done 	: !read_done ? rlast : 1'b0;
133        1/1          			rid			&lt;= (mem_we) ? 4'h0 : data_avail ? axid 		: !read_done ? rid   : 4'h0;
134                     		end
135                     		
136                     	end
137                     	
138                     	// Burst Access Counter
139                     	always@(posedge clk, negedge resetn) begin
140        1/1          		if(!resetn) 		
141        1/1          			access_cnt &lt;= 7'h0;
142        1/1          		else if(xaction_done) 	
143        1/1          			access_cnt 	&lt;= 7'h0;
144        1/1          		else if(data_avail) 
145        1/1          			access_cnt &lt;= access_cnt + 1;	
146                     		else 	
147        1/1          			access_cnt &lt;= access_cnt;
148                     	end
149                     
150                     	// Read Logic
151                     	always@(posedge clk, negedge resetn) begin
152        1/1          		if(!resetn) begin
153        1/1          			rd_avail_cnt &lt;= 4'h0;
154        1/1          			rd_serv_cnt &lt;= 4'h0;
155                     		end 
156                     		else begin	
157        2/2          			if(mem_ce &amp;&amp; ~mem_we) 	rd_avail_cnt &lt;= rd_avail_cnt + 1;
158        1/1          			else 			rd_avail_cnt &lt;= rd_avail_cnt;
159                     			
160        2/2          			if(axi_r_data_wr_req)	rd_serv_cnt &lt;= rd_serv_cnt + 1;
161        1/1          			else 			rd_serv_cnt &lt;= rd_serv_cnt;
162                     		end
163                     	end
164                     	// Address Calculation
165                     	always@(posedge clk, negedge resetn) begin
166        2/2          		if(~resetn) axaddr_mod &lt;= 16'h0;
167                     		else begin
168        1/1          			if(data_avail) begin
169        1/1          				if(burst_type != 0) begin
170        1/1          					if(((((axi_cntl_word[15:0] / (1&lt;&lt;axsize)) * (1&lt;&lt;axsize)) + ((access_cnt+1) * (1&lt;&lt;axsize))) &lt; axaddr_thresh) &amp;&amp; (burst_type == 2))
171        1/1          						axaddr_mod &lt;= (((axi_cntl_word[15:0] / (1&lt;&lt;axsize)) * (1&lt;&lt;axsize)) + ((access_cnt+1) * (1&lt;&lt;axsize))) ;
172        1/1          					else if(((((axi_cntl_word[15:0] / (1&lt;&lt;axsize)) * (1&lt;&lt;axsize)) + ((access_cnt+1) * (1&lt;&lt;axsize))) &gt;= axaddr_thresh) &amp;&amp; (burst_type == 2))
173        1/1          						axaddr_mod &lt;= ((axi_cntl_word[15:0] / (1&lt;&lt;axsize)) * (1&lt;&lt;axsize)) + ((access_cnt+1) * (1&lt;&lt;axsize)) - ((1&lt;&lt;axsize)*(axlen+1));
174                     					else
175        1/1          						axaddr_mod &lt;= (((axi_cntl_word[15:0] / (1&lt;&lt;axsize)) * (1&lt;&lt;axsize)) + ((access_cnt+1) * (1&lt;&lt;axsize))) ;
176                     				end
177                     				else begin	// Fixed Burst
178        1/1          					axaddr_mod &lt;= axi_cntl_word[15:0];
179                     				end
180                     			end
181        1/1          			else 	axaddr_mod &lt;= axaddr_mod;
182                     		end
183                     	end	
184                     
185                     	assign axaddr_thresh	= ((axi_cntl_word[15:0] / ((axlen+1)*(1&lt;&lt;axsize))) *  ((axlen+1)*(1&lt;&lt;axsize))) + ((axlen+1)*(1&lt;&lt;axsize));
186                     	assign axaddr		= (access_cnt == 0) ? axi_cntl_word[15:0] : axaddr_mod;
187                     	assign burst_type 	= axi_cntl_word[24:23];
188                     	assign axlen	   	= axi_cntl_word[19:16];
189                     	assign axsize	   	= axi_cntl_word[22:20];
190                     	assign axid	   	= axi_cntl_word[28:25];
191                     	assign error	   	= axi_cntl_word[29];
192                     	assign mem_we	   	= axi_cntl_word[30];
193                     	
194                     	// Memory Access State Machine
195                     	always@(posedge clk, negedge resetn) begin
196        1/1          		if(~resetn) begin
197        1/1          			mem_cs &lt;= 2'd0;
198                     		end
199                     		else begin
200        1/1          			mem_cs &lt;= mem_ns;
201                     		end
202                     	end		
203                     
204                     
205                     	// Memory Access State Machine Combo Logic
206                     	always@(*) begin
207        1/1          		case(mem_cs)
208                     			IDLE : begin
209                     				// Set Memory Interface Out
210        1/1          				mem_ce 		&lt;= 1'b0;
211        1/1          				axi_w_data_rd_req &lt;= 1'b0;
212        1/1          				axi_aw_cntl_rd_req	&lt;= wr_granted ? 1'b1 : 1'b0;
213        1/1          				axi_ar_cntl_rd_req	&lt;= rd_granted ? 1'b1 : 1'b0;
214        1/1          				gen_response 	&lt;= 1'b0;
215        1/1          				if(xaction_avail_q) begin
216        1/1          					mem_ns 	 &lt;= FIRST_ACCESS;
217        1/1          					mem_addr &lt;= axaddr[15:2];
218                     				end 
219                     				else begin	
220        1/1          					mem_ns &lt;= IDLE;
221        1/1          					mem_addr &lt;= 16'h0;
222                     				end
223                     
224                     			end
225                     			FIRST_ACCESS: begin
226        1/1          				axi_aw_cntl_rd_req	&lt;= 1'b0;
227        1/1          				axi_ar_cntl_rd_req	&lt;= 1'b0;
228        1/1          				mem_addr 	&lt;= axaddr[15:2]; 
229        1/1          				if(data_avail) begin
230                     					// Set Memory Interface Out
231        1/1          					mem_ce 		&lt;= error ? 1'b0 : 1'b1;
232        1/1          					axi_w_data_rd_req 	&lt;= mem_we ? 1'b1 : 1'b0;
233                     					// State Transition
234        1/1          					if(!xaction_done) begin
235        1/1          						mem_ns 		&lt;= BURST_ACCESS;
236        1/1          						gen_response 	&lt;= 1'b0;
237                     					end
238        1/1          					else if(xaction_done) begin	// Single burst creates throughput bubble
239        1/1          						mem_ns 		&lt;= IDLE;
240        1/1          						gen_response 	&lt;= mem_we ? 1'b1 : 1'b0;
241                     					end 
242                     					else begin
243        <font color = "red">0/1     ==>  						mem_ns 		&lt;= IDLE;</font>
244        <font color = "red">0/1     ==>  						gen_response 	&lt;= 1'b0;</font>
245                     					end
246                     				end 
247                     				else begin
248        1/1          					mem_ce	&lt;= 1'b0;
249        1/1          					mem_ns &lt;= FIRST_ACCESS;
250        1/1          					axi_w_data_rd_req 	&lt;= 1'b0;
251        1/1          					gen_response 	&lt;= 1'b0;
252                     				end
253                     				
254                     			end
255                     			BURST_ACCESS: begin
256        1/1          				mem_addr 	&lt;= axaddr[15:2];
257        1/1          				if(data_avail) begin
258                     					// Set Memory Interface Out
259        1/1          					mem_ce 		&lt;= error ? 1'b0 : 1'b1;
260        1/1          					axi_w_data_rd_req &lt;= mem_we ? 1'b1 : 1'b0;
261                     					// State Transition
262        1/1          					if(!xaction_done) begin
263        1/1          						mem_ns &lt;= BURST_ACCESS;
264        1/1          						axi_aw_cntl_rd_req	&lt;= 1'b0;
265        1/1          						axi_ar_cntl_rd_req	&lt;= 1'b0;
266        1/1          						gen_response &lt;= 1'b0;
267                     					end
268        1/1          					else if(xaction_done &amp;&amp; xaction_avail_q) begin
269        1/1          						mem_ns &lt;= FIRST_ACCESS;
270        1/1          						gen_response 	&lt;= mem_we ? 1'b1 : 1'b0;
271        1/1          						axi_aw_cntl_rd_req	&lt;= wr_granted ? 1'b1 : 1'b0;
272        1/1          						axi_ar_cntl_rd_req	&lt;= rd_granted ? 1'b1 : 1'b0;
273                     					end
274                     					else begin
275        1/1          						mem_ns 		&lt;= IDLE;
276        1/1          						gen_response 	&lt;= mem_we ? 1'b1 : 1'b0;
277        1/1          						axi_aw_cntl_rd_req	&lt;= 1'b0;
278        1/1          						axi_ar_cntl_rd_req	&lt;= 1'b0;
279                     					end
280                     				end
281                     				else begin
282        1/1          					mem_ce &lt;= 1'b0;
283        1/1          					mem_ns &lt;= BURST_ACCESS;
284        1/1          					axi_w_data_rd_req 	&lt;= 1'b0;
285        1/1          					axi_aw_cntl_rd_req	&lt;= 1'b0;
286        1/1          					axi_ar_cntl_rd_req	&lt;= 1'b0;
287        1/1          					gen_response &lt;= 1'b0;
288                     				end
289                     			end
290                     			default: begin
291        <font color = "red">0/1     ==>  				mem_ce 			&lt;=1'b0;	// Disable Memory Interface</font>
292        <font color = "red">0/1     ==>  				mem_addr 		&lt;= 13'h0;</font>
293        <font color = "red">0/1     ==>  				axi_aw_cntl_rd_req	&lt;= 1'b0;</font>
294        <font color = "red">0/1     ==>  				axi_ar_cntl_rd_req	&lt;= 1'b0;</font>
295        <font color = "red">0/1     ==>  				axi_w_data_rd_req 	&lt;= 1'b0;</font>
296        <font color = "red">0/1     ==>  				mem_ns 			&lt;= IDLE;</font>
297        <font color = "red">0/1     ==>  				gen_response 		&lt;= 1'b0;</font>
298                     			end
299                     		endcase
300                     	end
301                     
302                     	// Response Generation Block
303                     	always@(posedge clk, negedge resetn) begin
304        1/1          		if(!resetn) begin
305        1/1          			bvalid 	&lt;= 1'b0;
306        1/1          			bid	&lt;= 4'h0;
307        1/1          			bresp	&lt;= 2'h0;
308                     		end
309                     		else begin	
310                     			// Latch Response Info
311        1/1          			if(gen_response) begin
312        1/1          				bid	&lt;= axid;
313        1/1          				bresp 	&lt;= error ? 2'h2 : 2'h0;
314        1/1          				bvalid	&lt;= 1'b1;
315                     			end
316        1/1          			else if(!bready) begin
317        1/1          				bid	&lt;= bid;
318        1/1          				bresp 	&lt;= bresp;
319        1/1          				bvalid	&lt;= bvalid;
320                     			end
321                     			else begin
322        1/1          				bid	&lt;= 4'h0;
323        1/1          				bresp 	&lt;= 2'h0;
324        1/1          				bvalid 	&lt;= 1'b0;
</pre>
<hr>
<a name="inst_tag_21_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod8.html#inst_tag_21" >testbench.sram_inst.bank1_cntl.mem_controller</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s9"><td class="lf">Conditions</td><td>99</td><td>93</td><td>93.94</td></tr>
<tr class="s9"><td class="lf">Logical</td><td>99</td><td>93</td><td>93.94</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       86
 EXPRESSION (((!axi_aw_cntl_rd_empty)) || ((!axi_ar_cntl_rd_empty)))
             ------------1------------    ------------2------------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th></tr>
<tr class="uGreen"><td>0</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       87
 EXPRESSION (((((!bvalid)) &amp;&amp; ((!axi_w_data_rd_empty)) &amp;&amp; mem_we) || (((!axi_r_data_wr_full)) &amp;&amp; ((!mem_we)))) &amp;&amp; ((!mem_cs_is_IDLE)))
             ------------------------------------------------1------------------------------------------------    ---------2---------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th></tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       87
 SUB-EXPRESSION ((((!bvalid)) &amp;&amp; ((!axi_w_data_rd_empty)) &amp;&amp; mem_we) || (((!axi_r_data_wr_full)) &amp;&amp; ((!mem_we))))
                 -------------------------1-------------------------    --------------------2-------------------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th></tr>
<tr class="uGreen"><td>0</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       87
 SUB-EXPRESSION (((!bvalid)) &amp;&amp; ((!axi_w_data_rd_empty)) &amp;&amp; mem_we)
                 -----1-----    ------------2-----------    ---3--
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th></tr>
<tr class="uGreen"><td>0</td><td>1</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       87
 SUB-EXPRESSION (((!axi_r_data_wr_full)) &amp;&amp; ((!mem_we)))
                 -----------1-----------    -----2-----
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th></tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       88
 EXPRESSION (((access_cnt == axlen) &amp;&amp; data_avail &amp;&amp; ((!mem_cs_is_IDLE))) ? 1'b1 : 1'b0)
             ------------------------------1-----------------------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th></tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       88
 SUB-EXPRESSION ((access_cnt == axlen) &amp;&amp; data_avail &amp;&amp; ((!mem_cs_is_IDLE)))
                 ----------1----------    -----2----    ---------3---------
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th></tr>
<tr class="uGreen"><td>0</td><td>1</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       89
 EXPRESSION (((axlen != 4'b0) ? (access_cnt == (axlen - 1)) : (access_cnt == axlen)) &amp;&amp; data_avail &amp;&amp; ((!mem_cs_is_IDLE)))
             -----------------------------------1-----------------------------------    -----2----    ---------3---------
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th></tr>
<tr class="uGreen"><td>0</td><td>1</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       89
 SUB-EXPRESSION ((axlen != 4'b0) ? (access_cnt == (axlen - 1)) : (access_cnt == axlen))
                 -------1-------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th></tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       90
 EXPRESSION (rlast &amp;&amp; axi_r_data_wr_req)
             --1--    --------2--------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th></tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       100
 EXPRESSION (((mem_cs == IDLE) &amp;&amp; (mem_ns != IDLE)) || (xaction_done &amp;&amp; (mem_cs == BURST_ACCESS)))
             -------------------1------------------    ---------------------2--------------------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th></tr>
<tr class="uGreen"><td>0</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       100
 SUB-EXPRESSION ((mem_cs == IDLE) &amp;&amp; (mem_ns != IDLE))
                 --------1-------    --------2-------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th></tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       100
 SUB-EXPRESSION (xaction_done &amp;&amp; (mem_cs == BURST_ACCESS))
                 ------1-----    ------------2-----------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th></tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       111
 EXPRESSION ((mem_cs == IDLE) ? 1'b1 : 1'b0)
             --------1-------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th></tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       117
 EXPRESSION (((rd_avail_cnt != rd_serv_cnt) &amp;&amp; ((!axi_r_data_wr_full))) ? 1'b1 : 1'b0)
             -----------------------------1----------------------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th></tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       117
 SUB-EXPRESSION ((rd_avail_cnt != rd_serv_cnt) &amp;&amp; ((!axi_r_data_wr_full)))
                 --------------1--------------    -----------2-----------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th></tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       122
 EXPRESSION (error ? 2'h2 : 2'b0)
             --1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th></tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       132
 EXPRESSION (mem_we ? 1'b0 : (data_avail ? xaction_done : (((!read_done)) ? rlast : 1'b0)))
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th></tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       132
 SUB-EXPRESSION (data_avail ? xaction_done : (((!read_done)) ? rlast : 1'b0))
                 -----1----
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th></tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       132
 SUB-EXPRESSION (((!read_done)) ? rlast : 1'b0)
                 -------1------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th></tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       133
 EXPRESSION (mem_we ? 4'b0 : (data_avail ? axid : (((!read_done)) ? rid : 4'b0)))
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th></tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       133
 SUB-EXPRESSION (data_avail ? axid : (((!read_done)) ? rid : 4'b0))
                 -----1----
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th></tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       133
 SUB-EXPRESSION (((!read_done)) ? rid : 4'b0)
                 -------1------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th></tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       157
 EXPRESSION (mem_ce &amp;&amp; ((~mem_we)))
             ---1--    -----2-----
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th></tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       170
 EXPRESSION (((((axi_cntl_word[15:0] / (1 &lt;&lt; axsize)) * (1 &lt;&lt; axsize)) + ((access_cnt + 1) * (1 &lt;&lt; axsize))) &lt; axaddr_thresh) &amp;&amp; (burst_type == 3'h2))
             --------------------------------------------------------1-------------------------------------------------------    ----------2---------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th></tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       172
 EXPRESSION (((((axi_cntl_word[15:0] / (1 &lt;&lt; axsize)) * (1 &lt;&lt; axsize)) + ((access_cnt + 1) * (1 &lt;&lt; axsize))) &gt;= axaddr_thresh) &amp;&amp; (burst_type == 3'h2))
             --------------------------------------------------------1--------------------------------------------------------    ----------2---------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th></tr>
<tr class="uRed"><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       186
 EXPRESSION ((access_cnt == 4'b0) ? axi_cntl_word[15:0] : axaddr_mod)
             ----------1---------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th></tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       212
 EXPRESSION (wr_granted ? 1'b1 : 1'b0)
             -----1----
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th></tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       213
 EXPRESSION (rd_granted ? 1'b1 : 1'b0)
             -----1----
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th></tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       231
 EXPRESSION (error ? 1'b0 : 1'b1)
             --1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th></tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       232
 EXPRESSION (mem_we ? 1'b1 : 1'b0)
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th></tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       240
 EXPRESSION (mem_we ? 1'b1 : 1'b0)
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th></tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       259
 EXPRESSION (error ? 1'b0 : 1'b1)
             --1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th></tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       260
 EXPRESSION (mem_we ? 1'b1 : 1'b0)
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th></tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       268
 EXPRESSION (xaction_done &amp;&amp; xaction_avail_q)
             ------1-----    -------2-------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th></tr>
<tr class="uRed"><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       270
 EXPRESSION (mem_we ? 1'b1 : 1'b0)
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th></tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       271
 EXPRESSION (wr_granted ? 1'b1 : 1'b0)
             -----1----
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th></tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       272
 EXPRESSION (rd_granted ? 1'b1 : 1'b0)
             -----1----
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th></tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       276
 EXPRESSION (mem_we ? 1'b1 : 1'b0)
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th></tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       313
 EXPRESSION (error ? 2'h2 : 2'b0)
             --1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th></tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_21_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod8.html#inst_tag_21" >testbench.sram_inst.bank1_cntl.mem_controller</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s8">
<td>Totals</td>
<td class="rt">54</td>
<td class="rt">44</td>
<td class="rt">81.48 </td>
</tr><tr class="s9">
<td>Total Bits</td>
<td class="rt">812</td>
<td class="rt">784</td>
<td class="rt">96.55 </td>
</tr><tr class="s9">
<td nowrap>Total Bits 0->1</td>
<td class="rt">406</td>
<td class="rt">390</td>
<td class="rt">96.06 </td>
</tr><tr class="s9">
<td nowrap>Total Bits 1->0</td>
<td class="rt">406</td>
<td class="rt">394</td>
<td class="rt">97.04 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s8">
<td>Ports</td>
<td class="rt">24</td>
<td class="rt">21</td>
<td class="rt">87.50 </td>
</tr><tr class="s9">
<td>Port Bits</td>
<td class="rt">484</td>
<td class="rt">477</td>
<td class="rt">98.55 </td>
</tr><tr class="s9">
<td nowrap>Port Bits 0->1</td>
<td class="rt">242</td>
<td class="rt">238</td>
<td class="rt">98.35 </td>
</tr><tr class="s9">
<td nowrap>Port Bits 1->0</td>
<td class="rt">242</td>
<td class="rt">239</td>
<td class="rt">98.76 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s7">
<td>Signals</td>
<td class="rt">30</td>
<td class="rt">23</td>
<td class="rt">76.67 </td>
</tr><tr class="s9">
<td>Signal Bits</td>
<td class="rt">328</td>
<td class="rt">307</td>
<td class="rt">93.60 </td>
</tr><tr class="s9">
<td nowrap>Signal Bits 0->1</td>
<td class="rt">164</td>
<td class="rt">152</td>
<td class="rt">92.68 </td>
</tr><tr class="s9">
<td nowrap>Signal Bits 1->0</td>
<td class="rt">164</td>
<td class="rt">155</td>
<td class="rt">94.51 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>resetn</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>axi_aw_cntl_rd_req</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>axi_aw_cntl_rd_empty</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>axi_aw_cntl_rd_dout[29:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>axi_ar_cntl_rd_req</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>axi_ar_cntl_rd_empty</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>axi_ar_cntl_rd_dout[29:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>axi_w_data_rd_req</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>axi_w_data_rd_empty</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>axi_w_data_rd_dout[40:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>axi_r_data_wr_req</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>axi_r_data_wr_full</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>axi_r_data_wr_din[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>axi_r_data_wr_din[32]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>axi_r_data_wr_din[33]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>axi_r_data_wr_din[38:34]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>mem_addr[13:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>mem_ce</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>mem_we</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>mem_wdata[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>mem_rdata[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>mem_bywe[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>bvalid</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>bready</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>bresp[0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>bresp[1]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>bid[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Signal Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td></tr><tr>
<td>wr_granted</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>rd_granted</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>axi_cntl_word[21:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>axi_cntl_word[22]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>axi_cntl_word[28:23]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>axi_cntl_word[29]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>axi_cntl_word[30]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>error</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rlast</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>rlast_pre</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rid[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>rid_pre[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rresp[0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rresp[1]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rdata[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>xaction_avail</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>xaction_done</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>xaction_done_pre</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>data_avail</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>xaction_avail_q</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>burst_type[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>burst_type[2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>axaddr[15:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>axaddr_mod[15:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>axaddr_thresh[15:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>axlen[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>axsize[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>axsize[2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>axid[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>access_cnt[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>rd_avail_cnt[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>rd_serv_cnt[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>gen_response</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>read_done</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>mem_cs[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>mem_ns[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>mem_cs_is_IDLE</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_21_FSM"></a>
<b>FSM Coverage for Instance : <a href="mod8.html#inst_tag_21" >testbench.sram_inst.bank1_cntl.mem_controller</a></b><br clear=all>
<table align=left class="noborder">
<caption><b>Summary for FSM :: mem_cs</b></caption>
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th><th nowrap width=200></th></tr><tr class="wht">
<td>States</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
<td>(Not included in score)</td>
</tr><tr class="s10">
<td>Transitions</td>
<td class="rt">5</td>
<td class="rt">5</td>
<td class="rt">100.00</td>
<td></td>
</tr><tr class="wht">
<td>Sequences</td>
<td class="rt">0</td>
<td class="rt">0</td>
<td></td>
<td></td>
</tr></table><br clear=all>
<b>State, Transition and Sequence Details for FSM :: mem_cs</b><hr>
<table align=left class="sortable noborder">
<tr class="sortablehead">
<td class="alfsrt">states</td><td>Line No.</td><td class="alfsrt">Covered</td></tr><tr class="uGreen">
<td nowrap>BURST_ACCESS</td>
<td class="rt">235</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>FIRST_ACCESS</td>
<td class="rt">216</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>IDLE</td>
<td class="rt">220</td>
<td>Covered</td>
</tr></table><br clear=all>
<br clear=all>
<table align=left class="sortable noborder">
<tr class="sortablehead">
<td class="alfsrt">transitions</td><td>Line No.</td><td class="alfsrt">Covered</td></tr><tr class="uGreen">
<td nowrap>BURST_ACCESS->IDLE</td>
<td class="rt">197</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>BURST_ACCESS->FIRST_ACCESS</td>
<td class="rt">269</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>FIRST_ACCESS->IDLE</td>
<td class="rt">197</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>FIRST_ACCESS->BURST_ACCESS</td>
<td class="rt">235</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>IDLE->FIRST_ACCESS</td>
<td class="rt">216</td>
<td>Covered</td>
</tr></table><br clear=all>
<br clear=all>
</div>
<div name='inst_tag_20'>
<a name="inst_tag_20_Line"></a>
<b>Line Coverage for Instance : <a href="mod8.html#inst_tag_20" >testbench.sram_inst.bank0_cntl.mem_controller</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s9"><td class="lf">TOTAL</td><td></td><td>125</td><td>123</td><td>98.40</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>93</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>98</td><td>8</td><td>8</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>122</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>127</td><td>5</td><td>5</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>140</td><td>7</td><td>7</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>152</td><td>9</td><td>9</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>166</td><td>11</td><td>11</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>196</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s9"><td class="lf">ALWAYS</td><td>207</td><td>60</td><td>58</td><td>96.67</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>304</td><td>15</td><td>15</td><td>100.00</td></tr>
</table>
<pre class="code"><br clear=all>
92                      	always@(posedge clk, negedge resetn) begin
93         2/2          		if(!resetn)	xaction_avail_q &lt;= 1'b0;
94         1/1          		else 		xaction_avail_q &lt;= xaction_avail;
95                      	end
96                      
97                      	always@(posedge clk, negedge resetn) begin
98         2/2          		if(!resetn) axi_cntl_word &lt;= {1'b0, 30'h0};
99                      		else begin
100        1/1          			if((mem_cs == IDLE &amp;&amp; mem_ns != IDLE) || (xaction_done &amp;&amp; mem_cs == BURST_ACCESS)) begin
101        1/1          				if(wr_granted)
102        1/1          					axi_cntl_word &lt;= {1'b1, axi_aw_cntl_rd_dout};
103        1/1          				else if(rd_granted)
104        1/1          					axi_cntl_word &lt;= {1'b0, axi_ar_cntl_rd_dout};
105                     				else
106        1/1          					axi_cntl_word &lt;= {1'b0, 30'h0};
107                     			end	
                        MISSING_ELSE
108                     		end
109                     	end
110                     
111                     	assign mem_cs_is_IDLE = mem_cs == IDLE ?  1'b1 : 1'b0;
112                     
113                     	assign mem_wdata 		= axi_w_data_rd_dout[31:0];
114                     	assign mem_bywe			= axi_w_data_rd_dout[35:32];	
115                     
116                     
117                     	assign axi_r_data_wr_req = ( (rd_avail_cnt != rd_serv_cnt) &amp;&amp; !axi_r_data_wr_full )? 1'b1 : 1'b0;
118                     	assign axi_r_data_wr_din = {rlast, rid, rresp, rdata};
119                     		
120                     	// Latch AXI Read Data Info
121                     	always@(*) begin
122        2/2          		if(axi_r_data_wr_req) 	rresp &lt;= (error ? 2'h2 : 2'h0);
                        MISSING_ELSE
123        2/2          		if(axi_r_data_wr_req)	rdata &lt;= mem_rdata;
                        MISSING_ELSE
124                     	end
125                     
126                     	always@(posedge clk, negedge resetn) begin
127        1/1          		if(!resetn) begin
128        1/1          			rlast			&lt;= 1'b0;
129        1/1          			rid			&lt;= 1'b0;
130                     		end
131                     		else begin
132        1/1          			rlast			&lt;= (mem_we) ? 1'b0 : data_avail ? xaction_done 	: !read_done ? rlast : 1'b0;
133        1/1          			rid			&lt;= (mem_we) ? 4'h0 : data_avail ? axid 		: !read_done ? rid   : 4'h0;
134                     		end
135                     		
136                     	end
137                     	
138                     	// Burst Access Counter
139                     	always@(posedge clk, negedge resetn) begin
140        1/1          		if(!resetn) 		
141        1/1          			access_cnt &lt;= 7'h0;
142        1/1          		else if(xaction_done) 	
143        1/1          			access_cnt 	&lt;= 7'h0;
144        1/1          		else if(data_avail) 
145        1/1          			access_cnt &lt;= access_cnt + 1;	
146                     		else 	
147        1/1          			access_cnt &lt;= access_cnt;
148                     	end
149                     
150                     	// Read Logic
151                     	always@(posedge clk, negedge resetn) begin
152        1/1          		if(!resetn) begin
153        1/1          			rd_avail_cnt &lt;= 4'h0;
154        1/1          			rd_serv_cnt &lt;= 4'h0;
155                     		end 
156                     		else begin	
157        2/2          			if(mem_ce &amp;&amp; ~mem_we) 	rd_avail_cnt &lt;= rd_avail_cnt + 1;
158        1/1          			else 			rd_avail_cnt &lt;= rd_avail_cnt;
159                     			
160        2/2          			if(axi_r_data_wr_req)	rd_serv_cnt &lt;= rd_serv_cnt + 1;
161        1/1          			else 			rd_serv_cnt &lt;= rd_serv_cnt;
162                     		end
163                     	end
164                     	// Address Calculation
165                     	always@(posedge clk, negedge resetn) begin
166        2/2          		if(~resetn) axaddr_mod &lt;= 16'h0;
167                     		else begin
168        1/1          			if(data_avail) begin
169        1/1          				if(burst_type != 0) begin
170        1/1          					if(((((axi_cntl_word[15:0] / (1&lt;&lt;axsize)) * (1&lt;&lt;axsize)) + ((access_cnt+1) * (1&lt;&lt;axsize))) &lt; axaddr_thresh) &amp;&amp; (burst_type == 2))
171        1/1          						axaddr_mod &lt;= (((axi_cntl_word[15:0] / (1&lt;&lt;axsize)) * (1&lt;&lt;axsize)) + ((access_cnt+1) * (1&lt;&lt;axsize))) ;
172        1/1          					else if(((((axi_cntl_word[15:0] / (1&lt;&lt;axsize)) * (1&lt;&lt;axsize)) + ((access_cnt+1) * (1&lt;&lt;axsize))) &gt;= axaddr_thresh) &amp;&amp; (burst_type == 2))
173        1/1          						axaddr_mod &lt;= ((axi_cntl_word[15:0] / (1&lt;&lt;axsize)) * (1&lt;&lt;axsize)) + ((access_cnt+1) * (1&lt;&lt;axsize)) - ((1&lt;&lt;axsize)*(axlen+1));
174                     					else
175        1/1          						axaddr_mod &lt;= (((axi_cntl_word[15:0] / (1&lt;&lt;axsize)) * (1&lt;&lt;axsize)) + ((access_cnt+1) * (1&lt;&lt;axsize))) ;
176                     				end
177                     				else begin	// Fixed Burst
178        1/1          					axaddr_mod &lt;= axi_cntl_word[15:0];
179                     				end
180                     			end
181        1/1          			else 	axaddr_mod &lt;= axaddr_mod;
182                     		end
183                     	end	
184                     
185                     	assign axaddr_thresh	= ((axi_cntl_word[15:0] / ((axlen+1)*(1&lt;&lt;axsize))) *  ((axlen+1)*(1&lt;&lt;axsize))) + ((axlen+1)*(1&lt;&lt;axsize));
186                     	assign axaddr		= (access_cnt == 0) ? axi_cntl_word[15:0] : axaddr_mod;
187                     	assign burst_type 	= axi_cntl_word[24:23];
188                     	assign axlen	   	= axi_cntl_word[19:16];
189                     	assign axsize	   	= axi_cntl_word[22:20];
190                     	assign axid	   	= axi_cntl_word[28:25];
191                     	assign error	   	= axi_cntl_word[29];
192                     	assign mem_we	   	= axi_cntl_word[30];
193                     	
194                     	// Memory Access State Machine
195                     	always@(posedge clk, negedge resetn) begin
196        1/1          		if(~resetn) begin
197        1/1          			mem_cs &lt;= 2'd0;
198                     		end
199                     		else begin
200        1/1          			mem_cs &lt;= mem_ns;
201                     		end
202                     	end		
203                     
204                     
205                     	// Memory Access State Machine Combo Logic
206                     	always@(*) begin
207        1/1          		case(mem_cs)
208                     			IDLE : begin
209                     				// Set Memory Interface Out
210        1/1          				mem_ce 		&lt;= 1'b0;
211        1/1          				axi_w_data_rd_req &lt;= 1'b0;
212        1/1          				axi_aw_cntl_rd_req	&lt;= wr_granted ? 1'b1 : 1'b0;
213        1/1          				axi_ar_cntl_rd_req	&lt;= rd_granted ? 1'b1 : 1'b0;
214        1/1          				gen_response 	&lt;= 1'b0;
215        1/1          				if(xaction_avail_q) begin
216        1/1          					mem_ns 	 &lt;= FIRST_ACCESS;
217        1/1          					mem_addr &lt;= axaddr[15:2];
218                     				end 
219                     				else begin	
220        1/1          					mem_ns &lt;= IDLE;
221        1/1          					mem_addr &lt;= 16'h0;
222                     				end
223                     
224                     			end
225                     			FIRST_ACCESS: begin
226        1/1          				axi_aw_cntl_rd_req	&lt;= 1'b0;
227        1/1          				axi_ar_cntl_rd_req	&lt;= 1'b0;
228        1/1          				mem_addr 	&lt;= axaddr[15:2]; 
229        1/1          				if(data_avail) begin
230                     					// Set Memory Interface Out
231        1/1          					mem_ce 		&lt;= error ? 1'b0 : 1'b1;
232        1/1          					axi_w_data_rd_req 	&lt;= mem_we ? 1'b1 : 1'b0;
233                     					// State Transition
234        1/1          					if(!xaction_done) begin
235        1/1          						mem_ns 		&lt;= BURST_ACCESS;
236        1/1          						gen_response 	&lt;= 1'b0;
237                     					end
238        1/1          					else if(xaction_done) begin	// Single burst creates throughput bubble
239        1/1          						mem_ns 		&lt;= IDLE;
240        1/1          						gen_response 	&lt;= mem_we ? 1'b1 : 1'b0;
241                     					end 
242                     					else begin
243        <font color = "red">0/1     ==>  						mem_ns 		&lt;= IDLE;</font>
244        <font color = "red">0/1     ==>  						gen_response 	&lt;= 1'b0;</font>
245                     					end
246                     				end 
247                     				else begin
248        1/1          					mem_ce	&lt;= 1'b0;
249        1/1          					mem_ns &lt;= FIRST_ACCESS;
250        1/1          					axi_w_data_rd_req 	&lt;= 1'b0;
251        1/1          					gen_response 	&lt;= 1'b0;
252                     				end
253                     				
254                     			end
255                     			BURST_ACCESS: begin
256        1/1          				mem_addr 	&lt;= axaddr[15:2];
257        1/1          				if(data_avail) begin
258                     					// Set Memory Interface Out
259        1/1          					mem_ce 		&lt;= error ? 1'b0 : 1'b1;
260        1/1          					axi_w_data_rd_req &lt;= mem_we ? 1'b1 : 1'b0;
261                     					// State Transition
262        1/1          					if(!xaction_done) begin
263        1/1          						mem_ns &lt;= BURST_ACCESS;
264        1/1          						axi_aw_cntl_rd_req	&lt;= 1'b0;
265        1/1          						axi_ar_cntl_rd_req	&lt;= 1'b0;
266        1/1          						gen_response &lt;= 1'b0;
267                     					end
268        1/1          					else if(xaction_done &amp;&amp; xaction_avail_q) begin
269        1/1          						mem_ns &lt;= FIRST_ACCESS;
270        1/1          						gen_response 	&lt;= mem_we ? 1'b1 : 1'b0;
271        1/1          						axi_aw_cntl_rd_req	&lt;= wr_granted ? 1'b1 : 1'b0;
272        1/1          						axi_ar_cntl_rd_req	&lt;= rd_granted ? 1'b1 : 1'b0;
273                     					end
274                     					else begin
275        1/1          						mem_ns 		&lt;= IDLE;
276        1/1          						gen_response 	&lt;= mem_we ? 1'b1 : 1'b0;
277        1/1          						axi_aw_cntl_rd_req	&lt;= 1'b0;
278        1/1          						axi_ar_cntl_rd_req	&lt;= 1'b0;
279                     					end
280                     				end
281                     				else begin
282        1/1          					mem_ce &lt;= 1'b0;
283        1/1          					mem_ns &lt;= BURST_ACCESS;
284        1/1          					axi_w_data_rd_req 	&lt;= 1'b0;
285        1/1          					axi_aw_cntl_rd_req	&lt;= 1'b0;
286        1/1          					axi_ar_cntl_rd_req	&lt;= 1'b0;
287        1/1          					gen_response &lt;= 1'b0;
288                     				end
289                     			end
290                     			default: begin
291        1/1          				mem_ce 			&lt;=1'b0;	// Disable Memory Interface
292        1/1          				mem_addr 		&lt;= 13'h0;
293        1/1          				axi_aw_cntl_rd_req	&lt;= 1'b0;
294        1/1          				axi_ar_cntl_rd_req	&lt;= 1'b0;
295        1/1          				axi_w_data_rd_req 	&lt;= 1'b0;
296        1/1          				mem_ns 			&lt;= IDLE;
297        1/1          				gen_response 		&lt;= 1'b0;
298                     			end
299                     		endcase
300                     	end
301                     
302                     	// Response Generation Block
303                     	always@(posedge clk, negedge resetn) begin
304        1/1          		if(!resetn) begin
305        1/1          			bvalid 	&lt;= 1'b0;
306        1/1          			bid	&lt;= 4'h0;
307        1/1          			bresp	&lt;= 2'h0;
308                     		end
309                     		else begin	
310                     			// Latch Response Info
311        1/1          			if(gen_response) begin
312        1/1          				bid	&lt;= axid;
313        1/1          				bresp 	&lt;= error ? 2'h2 : 2'h0;
314        1/1          				bvalid	&lt;= 1'b1;
315                     			end
316        1/1          			else if(!bready) begin
317        1/1          				bid	&lt;= bid;
318        1/1          				bresp 	&lt;= bresp;
319        1/1          				bvalid	&lt;= bvalid;
320                     			end
321                     			else begin
322        1/1          				bid	&lt;= 4'h0;
323        1/1          				bresp 	&lt;= 2'h0;
324        1/1          				bvalid 	&lt;= 1'b0;
</pre>
<hr>
<a name="inst_tag_20_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod8.html#inst_tag_20" >testbench.sram_inst.bank0_cntl.mem_controller</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s9"><td class="lf">Conditions</td><td>99</td><td>93</td><td>93.94</td></tr>
<tr class="s9"><td class="lf">Logical</td><td>99</td><td>93</td><td>93.94</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       86
 EXPRESSION (((!axi_aw_cntl_rd_empty)) || ((!axi_ar_cntl_rd_empty)))
             ------------1------------    ------------2------------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th></tr>
<tr class="uGreen"><td>0</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       87
 EXPRESSION (((((!bvalid)) &amp;&amp; ((!axi_w_data_rd_empty)) &amp;&amp; mem_we) || (((!axi_r_data_wr_full)) &amp;&amp; ((!mem_we)))) &amp;&amp; ((!mem_cs_is_IDLE)))
             ------------------------------------------------1------------------------------------------------    ---------2---------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th></tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       87
 SUB-EXPRESSION ((((!bvalid)) &amp;&amp; ((!axi_w_data_rd_empty)) &amp;&amp; mem_we) || (((!axi_r_data_wr_full)) &amp;&amp; ((!mem_we))))
                 -------------------------1-------------------------    --------------------2-------------------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th></tr>
<tr class="uGreen"><td>0</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       87
 SUB-EXPRESSION (((!bvalid)) &amp;&amp; ((!axi_w_data_rd_empty)) &amp;&amp; mem_we)
                 -----1-----    ------------2-----------    ---3--
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th></tr>
<tr class="uGreen"><td>0</td><td>1</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       87
 SUB-EXPRESSION (((!axi_r_data_wr_full)) &amp;&amp; ((!mem_we)))
                 -----------1-----------    -----2-----
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th></tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       88
 EXPRESSION (((access_cnt == axlen) &amp;&amp; data_avail &amp;&amp; ((!mem_cs_is_IDLE))) ? 1'b1 : 1'b0)
             ------------------------------1-----------------------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th></tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       88
 SUB-EXPRESSION ((access_cnt == axlen) &amp;&amp; data_avail &amp;&amp; ((!mem_cs_is_IDLE)))
                 ----------1----------    -----2----    ---------3---------
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th></tr>
<tr class="uGreen"><td>0</td><td>1</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       89
 EXPRESSION (((axlen != 4'b0) ? (access_cnt == (axlen - 1)) : (access_cnt == axlen)) &amp;&amp; data_avail &amp;&amp; ((!mem_cs_is_IDLE)))
             -----------------------------------1-----------------------------------    -----2----    ---------3---------
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th></tr>
<tr class="uGreen"><td>0</td><td>1</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       89
 SUB-EXPRESSION ((axlen != 4'b0) ? (access_cnt == (axlen - 1)) : (access_cnt == axlen))
                 -------1-------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th></tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       90
 EXPRESSION (rlast &amp;&amp; axi_r_data_wr_req)
             --1--    --------2--------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th></tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       100
 EXPRESSION (((mem_cs == IDLE) &amp;&amp; (mem_ns != IDLE)) || (xaction_done &amp;&amp; (mem_cs == BURST_ACCESS)))
             -------------------1------------------    ---------------------2--------------------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th></tr>
<tr class="uGreen"><td>0</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       100
 SUB-EXPRESSION ((mem_cs == IDLE) &amp;&amp; (mem_ns != IDLE))
                 --------1-------    --------2-------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th></tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       100
 SUB-EXPRESSION (xaction_done &amp;&amp; (mem_cs == BURST_ACCESS))
                 ------1-----    ------------2-----------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th></tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       111
 EXPRESSION ((mem_cs == IDLE) ? 1'b1 : 1'b0)
             --------1-------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th></tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       117
 EXPRESSION (((rd_avail_cnt != rd_serv_cnt) &amp;&amp; ((!axi_r_data_wr_full))) ? 1'b1 : 1'b0)
             -----------------------------1----------------------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th></tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       117
 SUB-EXPRESSION ((rd_avail_cnt != rd_serv_cnt) &amp;&amp; ((!axi_r_data_wr_full)))
                 --------------1--------------    -----------2-----------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th></tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       122
 EXPRESSION (error ? 2'h2 : 2'b0)
             --1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th></tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       132
 EXPRESSION (mem_we ? 1'b0 : (data_avail ? xaction_done : (((!read_done)) ? rlast : 1'b0)))
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th></tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       132
 SUB-EXPRESSION (data_avail ? xaction_done : (((!read_done)) ? rlast : 1'b0))
                 -----1----
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th></tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       132
 SUB-EXPRESSION (((!read_done)) ? rlast : 1'b0)
                 -------1------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th></tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       133
 EXPRESSION (mem_we ? 4'b0 : (data_avail ? axid : (((!read_done)) ? rid : 4'b0)))
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th></tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       133
 SUB-EXPRESSION (data_avail ? axid : (((!read_done)) ? rid : 4'b0))
                 -----1----
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th></tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       133
 SUB-EXPRESSION (((!read_done)) ? rid : 4'b0)
                 -------1------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th></tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       157
 EXPRESSION (mem_ce &amp;&amp; ((~mem_we)))
             ---1--    -----2-----
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th></tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       170
 EXPRESSION (((((axi_cntl_word[15:0] / (1 &lt;&lt; axsize)) * (1 &lt;&lt; axsize)) + ((access_cnt + 1) * (1 &lt;&lt; axsize))) &lt; axaddr_thresh) &amp;&amp; (burst_type == 3'h2))
             --------------------------------------------------------1-------------------------------------------------------    ----------2---------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th></tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       172
 EXPRESSION (((((axi_cntl_word[15:0] / (1 &lt;&lt; axsize)) * (1 &lt;&lt; axsize)) + ((access_cnt + 1) * (1 &lt;&lt; axsize))) &gt;= axaddr_thresh) &amp;&amp; (burst_type == 3'h2))
             --------------------------------------------------------1--------------------------------------------------------    ----------2---------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th></tr>
<tr class="uRed"><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       186
 EXPRESSION ((access_cnt == 4'b0) ? axi_cntl_word[15:0] : axaddr_mod)
             ----------1---------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th></tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       212
 EXPRESSION (wr_granted ? 1'b1 : 1'b0)
             -----1----
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th></tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       213
 EXPRESSION (rd_granted ? 1'b1 : 1'b0)
             -----1----
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th></tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       231
 EXPRESSION (error ? 1'b0 : 1'b1)
             --1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th></tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       232
 EXPRESSION (mem_we ? 1'b1 : 1'b0)
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th></tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       240
 EXPRESSION (mem_we ? 1'b1 : 1'b0)
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th></tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       259
 EXPRESSION (error ? 1'b0 : 1'b1)
             --1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th></tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       260
 EXPRESSION (mem_we ? 1'b1 : 1'b0)
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th></tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       268
 EXPRESSION (xaction_done &amp;&amp; xaction_avail_q)
             ------1-----    -------2-------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th></tr>
<tr class="uRed"><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       270
 EXPRESSION (mem_we ? 1'b1 : 1'b0)
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th></tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       271
 EXPRESSION (wr_granted ? 1'b1 : 1'b0)
             -----1----
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th></tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       272
 EXPRESSION (rd_granted ? 1'b1 : 1'b0)
             -----1----
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th></tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       276
 EXPRESSION (mem_we ? 1'b1 : 1'b0)
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th></tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       313
 EXPRESSION (error ? 2'h2 : 2'b0)
             --1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th></tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_20_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod8.html#inst_tag_20" >testbench.sram_inst.bank0_cntl.mem_controller</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s8">
<td>Totals</td>
<td class="rt">54</td>
<td class="rt">44</td>
<td class="rt">81.48 </td>
</tr><tr class="s9">
<td>Total Bits</td>
<td class="rt">812</td>
<td class="rt">781</td>
<td class="rt">96.18 </td>
</tr><tr class="s9">
<td nowrap>Total Bits 0->1</td>
<td class="rt">406</td>
<td class="rt">390</td>
<td class="rt">96.06 </td>
</tr><tr class="s9">
<td nowrap>Total Bits 1->0</td>
<td class="rt">406</td>
<td class="rt">391</td>
<td class="rt">96.31 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s8">
<td>Ports</td>
<td class="rt">24</td>
<td class="rt">21</td>
<td class="rt">87.50 </td>
</tr><tr class="s9">
<td>Port Bits</td>
<td class="rt">484</td>
<td class="rt">476</td>
<td class="rt">98.35 </td>
</tr><tr class="s9">
<td nowrap>Port Bits 0->1</td>
<td class="rt">242</td>
<td class="rt">238</td>
<td class="rt">98.35 </td>
</tr><tr class="s9">
<td nowrap>Port Bits 1->0</td>
<td class="rt">242</td>
<td class="rt">238</td>
<td class="rt">98.35 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s7">
<td>Signals</td>
<td class="rt">30</td>
<td class="rt">23</td>
<td class="rt">76.67 </td>
</tr><tr class="s9">
<td>Signal Bits</td>
<td class="rt">328</td>
<td class="rt">305</td>
<td class="rt">92.99 </td>
</tr><tr class="s9">
<td nowrap>Signal Bits 0->1</td>
<td class="rt">164</td>
<td class="rt">152</td>
<td class="rt">92.68 </td>
</tr><tr class="s9">
<td nowrap>Signal Bits 1->0</td>
<td class="rt">164</td>
<td class="rt">153</td>
<td class="rt">93.29 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>resetn</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>axi_aw_cntl_rd_req</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>axi_aw_cntl_rd_empty</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>axi_aw_cntl_rd_dout[29:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>axi_ar_cntl_rd_req</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>axi_ar_cntl_rd_empty</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>axi_ar_cntl_rd_dout[29:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>axi_w_data_rd_req</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>axi_w_data_rd_empty</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>axi_w_data_rd_dout[40:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>axi_r_data_wr_req</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>axi_r_data_wr_full</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>axi_r_data_wr_din[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>axi_r_data_wr_din[33:32]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>axi_r_data_wr_din[38:34]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>mem_addr[13:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>mem_ce</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>mem_we</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>mem_wdata[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>mem_rdata[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>mem_bywe[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>bvalid</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>bready</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>bresp[0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>bresp[1]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>bid[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Signal Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td></tr><tr>
<td>wr_granted</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>rd_granted</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>axi_cntl_word[21:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>axi_cntl_word[22]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>axi_cntl_word[28:23]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>axi_cntl_word[29]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>axi_cntl_word[30]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>error</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rlast</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>rlast_pre</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rid[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>rid_pre[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rresp[0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rresp[1]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rdata[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>xaction_avail</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>xaction_done</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>xaction_done_pre</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>data_avail</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>xaction_avail_q</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>burst_type[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>burst_type[2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>axaddr[15:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>axaddr_mod[15:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>axaddr_thresh[15:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>axlen[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>axsize[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>axsize[2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>axid[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>access_cnt[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>rd_avail_cnt[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>rd_serv_cnt[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>gen_response</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>read_done</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>mem_cs[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>mem_ns[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>mem_cs_is_IDLE</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_20_FSM"></a>
<b>FSM Coverage for Instance : <a href="mod8.html#inst_tag_20" >testbench.sram_inst.bank0_cntl.mem_controller</a></b><br clear=all>
<table align=left class="noborder">
<caption><b>Summary for FSM :: mem_cs</b></caption>
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th><th nowrap width=200></th></tr><tr class="wht">
<td>States</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
<td>(Not included in score)</td>
</tr><tr class="s10">
<td>Transitions</td>
<td class="rt">5</td>
<td class="rt">5</td>
<td class="rt">100.00</td>
<td></td>
</tr><tr class="wht">
<td>Sequences</td>
<td class="rt">0</td>
<td class="rt">0</td>
<td></td>
<td></td>
</tr></table><br clear=all>
<b>State, Transition and Sequence Details for FSM :: mem_cs</b><hr>
<table align=left class="sortable noborder">
<tr class="sortablehead">
<td class="alfsrt">states</td><td>Line No.</td><td class="alfsrt">Covered</td></tr><tr class="uGreen">
<td nowrap>BURST_ACCESS</td>
<td class="rt">235</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>FIRST_ACCESS</td>
<td class="rt">216</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>IDLE</td>
<td class="rt">220</td>
<td>Covered</td>
</tr></table><br clear=all>
<br clear=all>
<table align=left class="sortable noborder">
<tr class="sortablehead">
<td class="alfsrt">transitions</td><td>Line No.</td><td class="alfsrt">Covered</td></tr><tr class="uGreen">
<td nowrap>BURST_ACCESS->IDLE</td>
<td class="rt">197</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>BURST_ACCESS->FIRST_ACCESS</td>
<td class="rt">269</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>FIRST_ACCESS->IDLE</td>
<td class="rt">197</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>FIRST_ACCESS->BURST_ACCESS</td>
<td class="rt">235</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>IDLE->FIRST_ACCESS</td>
<td class="rt">216</td>
<td>Covered</td>
</tr></table><br clear=all>
<br clear=all>
</div>
<div name='inst_tag_22'>
<a name="inst_tag_22_Line"></a>
<b>Line Coverage for Instance : <a href="mod8.html#inst_tag_22" >testbench.sram_inst.bank2_cntl.mem_controller</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s9"><td class="lf">TOTAL</td><td></td><td>125</td><td>123</td><td>98.40</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>93</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>98</td><td>8</td><td>8</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>122</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>127</td><td>5</td><td>5</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>140</td><td>7</td><td>7</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>152</td><td>9</td><td>9</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>166</td><td>11</td><td>11</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>196</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s9"><td class="lf">ALWAYS</td><td>207</td><td>60</td><td>58</td><td>96.67</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>304</td><td>15</td><td>15</td><td>100.00</td></tr>
</table>
<pre class="code"><br clear=all>
92                      	always@(posedge clk, negedge resetn) begin
93         2/2          		if(!resetn)	xaction_avail_q &lt;= 1'b0;
94         1/1          		else 		xaction_avail_q &lt;= xaction_avail;
95                      	end
96                      
97                      	always@(posedge clk, negedge resetn) begin
98         2/2          		if(!resetn) axi_cntl_word &lt;= {1'b0, 30'h0};
99                      		else begin
100        1/1          			if((mem_cs == IDLE &amp;&amp; mem_ns != IDLE) || (xaction_done &amp;&amp; mem_cs == BURST_ACCESS)) begin
101        1/1          				if(wr_granted)
102        1/1          					axi_cntl_word &lt;= {1'b1, axi_aw_cntl_rd_dout};
103        1/1          				else if(rd_granted)
104        1/1          					axi_cntl_word &lt;= {1'b0, axi_ar_cntl_rd_dout};
105                     				else
106        1/1          					axi_cntl_word &lt;= {1'b0, 30'h0};
107                     			end	
                        MISSING_ELSE
108                     		end
109                     	end
110                     
111                     	assign mem_cs_is_IDLE = mem_cs == IDLE ?  1'b1 : 1'b0;
112                     
113                     	assign mem_wdata 		= axi_w_data_rd_dout[31:0];
114                     	assign mem_bywe			= axi_w_data_rd_dout[35:32];	
115                     
116                     
117                     	assign axi_r_data_wr_req = ( (rd_avail_cnt != rd_serv_cnt) &amp;&amp; !axi_r_data_wr_full )? 1'b1 : 1'b0;
118                     	assign axi_r_data_wr_din = {rlast, rid, rresp, rdata};
119                     		
120                     	// Latch AXI Read Data Info
121                     	always@(*) begin
122        2/2          		if(axi_r_data_wr_req) 	rresp &lt;= (error ? 2'h2 : 2'h0);
                        MISSING_ELSE
123        2/2          		if(axi_r_data_wr_req)	rdata &lt;= mem_rdata;
                        MISSING_ELSE
124                     	end
125                     
126                     	always@(posedge clk, negedge resetn) begin
127        1/1          		if(!resetn) begin
128        1/1          			rlast			&lt;= 1'b0;
129        1/1          			rid			&lt;= 1'b0;
130                     		end
131                     		else begin
132        1/1          			rlast			&lt;= (mem_we) ? 1'b0 : data_avail ? xaction_done 	: !read_done ? rlast : 1'b0;
133        1/1          			rid			&lt;= (mem_we) ? 4'h0 : data_avail ? axid 		: !read_done ? rid   : 4'h0;
134                     		end
135                     		
136                     	end
137                     	
138                     	// Burst Access Counter
139                     	always@(posedge clk, negedge resetn) begin
140        1/1          		if(!resetn) 		
141        1/1          			access_cnt &lt;= 7'h0;
142        1/1          		else if(xaction_done) 	
143        1/1          			access_cnt 	&lt;= 7'h0;
144        1/1          		else if(data_avail) 
145        1/1          			access_cnt &lt;= access_cnt + 1;	
146                     		else 	
147        1/1          			access_cnt &lt;= access_cnt;
148                     	end
149                     
150                     	// Read Logic
151                     	always@(posedge clk, negedge resetn) begin
152        1/1          		if(!resetn) begin
153        1/1          			rd_avail_cnt &lt;= 4'h0;
154        1/1          			rd_serv_cnt &lt;= 4'h0;
155                     		end 
156                     		else begin	
157        2/2          			if(mem_ce &amp;&amp; ~mem_we) 	rd_avail_cnt &lt;= rd_avail_cnt + 1;
158        1/1          			else 			rd_avail_cnt &lt;= rd_avail_cnt;
159                     			
160        2/2          			if(axi_r_data_wr_req)	rd_serv_cnt &lt;= rd_serv_cnt + 1;
161        1/1          			else 			rd_serv_cnt &lt;= rd_serv_cnt;
162                     		end
163                     	end
164                     	// Address Calculation
165                     	always@(posedge clk, negedge resetn) begin
166        2/2          		if(~resetn) axaddr_mod &lt;= 16'h0;
167                     		else begin
168        1/1          			if(data_avail) begin
169        1/1          				if(burst_type != 0) begin
170        1/1          					if(((((axi_cntl_word[15:0] / (1&lt;&lt;axsize)) * (1&lt;&lt;axsize)) + ((access_cnt+1) * (1&lt;&lt;axsize))) &lt; axaddr_thresh) &amp;&amp; (burst_type == 2))
171        1/1          						axaddr_mod &lt;= (((axi_cntl_word[15:0] / (1&lt;&lt;axsize)) * (1&lt;&lt;axsize)) + ((access_cnt+1) * (1&lt;&lt;axsize))) ;
172        1/1          					else if(((((axi_cntl_word[15:0] / (1&lt;&lt;axsize)) * (1&lt;&lt;axsize)) + ((access_cnt+1) * (1&lt;&lt;axsize))) &gt;= axaddr_thresh) &amp;&amp; (burst_type == 2))
173        1/1          						axaddr_mod &lt;= ((axi_cntl_word[15:0] / (1&lt;&lt;axsize)) * (1&lt;&lt;axsize)) + ((access_cnt+1) * (1&lt;&lt;axsize)) - ((1&lt;&lt;axsize)*(axlen+1));
174                     					else
175        1/1          						axaddr_mod &lt;= (((axi_cntl_word[15:0] / (1&lt;&lt;axsize)) * (1&lt;&lt;axsize)) + ((access_cnt+1) * (1&lt;&lt;axsize))) ;
176                     				end
177                     				else begin	// Fixed Burst
178        1/1          					axaddr_mod &lt;= axi_cntl_word[15:0];
179                     				end
180                     			end
181        1/1          			else 	axaddr_mod &lt;= axaddr_mod;
182                     		end
183                     	end	
184                     
185                     	assign axaddr_thresh	= ((axi_cntl_word[15:0] / ((axlen+1)*(1&lt;&lt;axsize))) *  ((axlen+1)*(1&lt;&lt;axsize))) + ((axlen+1)*(1&lt;&lt;axsize));
186                     	assign axaddr		= (access_cnt == 0) ? axi_cntl_word[15:0] : axaddr_mod;
187                     	assign burst_type 	= axi_cntl_word[24:23];
188                     	assign axlen	   	= axi_cntl_word[19:16];
189                     	assign axsize	   	= axi_cntl_word[22:20];
190                     	assign axid	   	= axi_cntl_word[28:25];
191                     	assign error	   	= axi_cntl_word[29];
192                     	assign mem_we	   	= axi_cntl_word[30];
193                     	
194                     	// Memory Access State Machine
195                     	always@(posedge clk, negedge resetn) begin
196        1/1          		if(~resetn) begin
197        1/1          			mem_cs &lt;= 2'd0;
198                     		end
199                     		else begin
200        1/1          			mem_cs &lt;= mem_ns;
201                     		end
202                     	end		
203                     
204                     
205                     	// Memory Access State Machine Combo Logic
206                     	always@(*) begin
207        1/1          		case(mem_cs)
208                     			IDLE : begin
209                     				// Set Memory Interface Out
210        1/1          				mem_ce 		&lt;= 1'b0;
211        1/1          				axi_w_data_rd_req &lt;= 1'b0;
212        1/1          				axi_aw_cntl_rd_req	&lt;= wr_granted ? 1'b1 : 1'b0;
213        1/1          				axi_ar_cntl_rd_req	&lt;= rd_granted ? 1'b1 : 1'b0;
214        1/1          				gen_response 	&lt;= 1'b0;
215        1/1          				if(xaction_avail_q) begin
216        1/1          					mem_ns 	 &lt;= FIRST_ACCESS;
217        1/1          					mem_addr &lt;= axaddr[15:2];
218                     				end 
219                     				else begin	
220        1/1          					mem_ns &lt;= IDLE;
221        1/1          					mem_addr &lt;= 16'h0;
222                     				end
223                     
224                     			end
225                     			FIRST_ACCESS: begin
226        1/1          				axi_aw_cntl_rd_req	&lt;= 1'b0;
227        1/1          				axi_ar_cntl_rd_req	&lt;= 1'b0;
228        1/1          				mem_addr 	&lt;= axaddr[15:2]; 
229        1/1          				if(data_avail) begin
230                     					// Set Memory Interface Out
231        1/1          					mem_ce 		&lt;= error ? 1'b0 : 1'b1;
232        1/1          					axi_w_data_rd_req 	&lt;= mem_we ? 1'b1 : 1'b0;
233                     					// State Transition
234        1/1          					if(!xaction_done) begin
235        1/1          						mem_ns 		&lt;= BURST_ACCESS;
236        1/1          						gen_response 	&lt;= 1'b0;
237                     					end
238        1/1          					else if(xaction_done) begin	// Single burst creates throughput bubble
239        1/1          						mem_ns 		&lt;= IDLE;
240        1/1          						gen_response 	&lt;= mem_we ? 1'b1 : 1'b0;
241                     					end 
242                     					else begin
243        <font color = "red">0/1     ==>  						mem_ns 		&lt;= IDLE;</font>
244        <font color = "red">0/1     ==>  						gen_response 	&lt;= 1'b0;</font>
245                     					end
246                     				end 
247                     				else begin
248        1/1          					mem_ce	&lt;= 1'b0;
249        1/1          					mem_ns &lt;= FIRST_ACCESS;
250        1/1          					axi_w_data_rd_req 	&lt;= 1'b0;
251        1/1          					gen_response 	&lt;= 1'b0;
252                     				end
253                     				
254                     			end
255                     			BURST_ACCESS: begin
256        1/1          				mem_addr 	&lt;= axaddr[15:2];
257        1/1          				if(data_avail) begin
258                     					// Set Memory Interface Out
259        1/1          					mem_ce 		&lt;= error ? 1'b0 : 1'b1;
260        1/1          					axi_w_data_rd_req &lt;= mem_we ? 1'b1 : 1'b0;
261                     					// State Transition
262        1/1          					if(!xaction_done) begin
263        1/1          						mem_ns &lt;= BURST_ACCESS;
264        1/1          						axi_aw_cntl_rd_req	&lt;= 1'b0;
265        1/1          						axi_ar_cntl_rd_req	&lt;= 1'b0;
266        1/1          						gen_response &lt;= 1'b0;
267                     					end
268        1/1          					else if(xaction_done &amp;&amp; xaction_avail_q) begin
269        1/1          						mem_ns &lt;= FIRST_ACCESS;
270        1/1          						gen_response 	&lt;= mem_we ? 1'b1 : 1'b0;
271        1/1          						axi_aw_cntl_rd_req	&lt;= wr_granted ? 1'b1 : 1'b0;
272        1/1          						axi_ar_cntl_rd_req	&lt;= rd_granted ? 1'b1 : 1'b0;
273                     					end
274                     					else begin
275        1/1          						mem_ns 		&lt;= IDLE;
276        1/1          						gen_response 	&lt;= mem_we ? 1'b1 : 1'b0;
277        1/1          						axi_aw_cntl_rd_req	&lt;= 1'b0;
278        1/1          						axi_ar_cntl_rd_req	&lt;= 1'b0;
279                     					end
280                     				end
281                     				else begin
282        1/1          					mem_ce &lt;= 1'b0;
283        1/1          					mem_ns &lt;= BURST_ACCESS;
284        1/1          					axi_w_data_rd_req 	&lt;= 1'b0;
285        1/1          					axi_aw_cntl_rd_req	&lt;= 1'b0;
286        1/1          					axi_ar_cntl_rd_req	&lt;= 1'b0;
287        1/1          					gen_response &lt;= 1'b0;
288                     				end
289                     			end
290                     			default: begin
291        1/1          				mem_ce 			&lt;=1'b0;	// Disable Memory Interface
292        1/1          				mem_addr 		&lt;= 13'h0;
293        1/1          				axi_aw_cntl_rd_req	&lt;= 1'b0;
294        1/1          				axi_ar_cntl_rd_req	&lt;= 1'b0;
295        1/1          				axi_w_data_rd_req 	&lt;= 1'b0;
296        1/1          				mem_ns 			&lt;= IDLE;
297        1/1          				gen_response 		&lt;= 1'b0;
298                     			end
299                     		endcase
300                     	end
301                     
302                     	// Response Generation Block
303                     	always@(posedge clk, negedge resetn) begin
304        1/1          		if(!resetn) begin
305        1/1          			bvalid 	&lt;= 1'b0;
306        1/1          			bid	&lt;= 4'h0;
307        1/1          			bresp	&lt;= 2'h0;
308                     		end
309                     		else begin	
310                     			// Latch Response Info
311        1/1          			if(gen_response) begin
312        1/1          				bid	&lt;= axid;
313        1/1          				bresp 	&lt;= error ? 2'h2 : 2'h0;
314        1/1          				bvalid	&lt;= 1'b1;
315                     			end
316        1/1          			else if(!bready) begin
317        1/1          				bid	&lt;= bid;
318        1/1          				bresp 	&lt;= bresp;
319        1/1          				bvalid	&lt;= bvalid;
320                     			end
321                     			else begin
322        1/1          				bid	&lt;= 4'h0;
323        1/1          				bresp 	&lt;= 2'h0;
324        1/1          				bvalid 	&lt;= 1'b0;
</pre>
<hr>
<a name="inst_tag_22_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod8.html#inst_tag_22" >testbench.sram_inst.bank2_cntl.mem_controller</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s9"><td class="lf">Conditions</td><td>99</td><td>93</td><td>93.94</td></tr>
<tr class="s9"><td class="lf">Logical</td><td>99</td><td>93</td><td>93.94</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       86
 EXPRESSION (((!axi_aw_cntl_rd_empty)) || ((!axi_ar_cntl_rd_empty)))
             ------------1------------    ------------2------------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th></tr>
<tr class="uGreen"><td>0</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       87
 EXPRESSION (((((!bvalid)) &amp;&amp; ((!axi_w_data_rd_empty)) &amp;&amp; mem_we) || (((!axi_r_data_wr_full)) &amp;&amp; ((!mem_we)))) &amp;&amp; ((!mem_cs_is_IDLE)))
             ------------------------------------------------1------------------------------------------------    ---------2---------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th></tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       87
 SUB-EXPRESSION ((((!bvalid)) &amp;&amp; ((!axi_w_data_rd_empty)) &amp;&amp; mem_we) || (((!axi_r_data_wr_full)) &amp;&amp; ((!mem_we))))
                 -------------------------1-------------------------    --------------------2-------------------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th></tr>
<tr class="uGreen"><td>0</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       87
 SUB-EXPRESSION (((!bvalid)) &amp;&amp; ((!axi_w_data_rd_empty)) &amp;&amp; mem_we)
                 -----1-----    ------------2-----------    ---3--
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th></tr>
<tr class="uGreen"><td>0</td><td>1</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       87
 SUB-EXPRESSION (((!axi_r_data_wr_full)) &amp;&amp; ((!mem_we)))
                 -----------1-----------    -----2-----
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th></tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       88
 EXPRESSION (((access_cnt == axlen) &amp;&amp; data_avail &amp;&amp; ((!mem_cs_is_IDLE))) ? 1'b1 : 1'b0)
             ------------------------------1-----------------------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th></tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       88
 SUB-EXPRESSION ((access_cnt == axlen) &amp;&amp; data_avail &amp;&amp; ((!mem_cs_is_IDLE)))
                 ----------1----------    -----2----    ---------3---------
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th></tr>
<tr class="uGreen"><td>0</td><td>1</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       89
 EXPRESSION (((axlen != 4'b0) ? (access_cnt == (axlen - 1)) : (access_cnt == axlen)) &amp;&amp; data_avail &amp;&amp; ((!mem_cs_is_IDLE)))
             -----------------------------------1-----------------------------------    -----2----    ---------3---------
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th></tr>
<tr class="uGreen"><td>0</td><td>1</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       89
 SUB-EXPRESSION ((axlen != 4'b0) ? (access_cnt == (axlen - 1)) : (access_cnt == axlen))
                 -------1-------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th></tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       90
 EXPRESSION (rlast &amp;&amp; axi_r_data_wr_req)
             --1--    --------2--------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th></tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       100
 EXPRESSION (((mem_cs == IDLE) &amp;&amp; (mem_ns != IDLE)) || (xaction_done &amp;&amp; (mem_cs == BURST_ACCESS)))
             -------------------1------------------    ---------------------2--------------------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th></tr>
<tr class="uGreen"><td>0</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       100
 SUB-EXPRESSION ((mem_cs == IDLE) &amp;&amp; (mem_ns != IDLE))
                 --------1-------    --------2-------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th></tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       100
 SUB-EXPRESSION (xaction_done &amp;&amp; (mem_cs == BURST_ACCESS))
                 ------1-----    ------------2-----------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th></tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       111
 EXPRESSION ((mem_cs == IDLE) ? 1'b1 : 1'b0)
             --------1-------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th></tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       117
 EXPRESSION (((rd_avail_cnt != rd_serv_cnt) &amp;&amp; ((!axi_r_data_wr_full))) ? 1'b1 : 1'b0)
             -----------------------------1----------------------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th></tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       117
 SUB-EXPRESSION ((rd_avail_cnt != rd_serv_cnt) &amp;&amp; ((!axi_r_data_wr_full)))
                 --------------1--------------    -----------2-----------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th></tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       122
 EXPRESSION (error ? 2'h2 : 2'b0)
             --1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th></tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       132
 EXPRESSION (mem_we ? 1'b0 : (data_avail ? xaction_done : (((!read_done)) ? rlast : 1'b0)))
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th></tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       132
 SUB-EXPRESSION (data_avail ? xaction_done : (((!read_done)) ? rlast : 1'b0))
                 -----1----
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th></tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       132
 SUB-EXPRESSION (((!read_done)) ? rlast : 1'b0)
                 -------1------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th></tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       133
 EXPRESSION (mem_we ? 4'b0 : (data_avail ? axid : (((!read_done)) ? rid : 4'b0)))
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th></tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       133
 SUB-EXPRESSION (data_avail ? axid : (((!read_done)) ? rid : 4'b0))
                 -----1----
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th></tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       133
 SUB-EXPRESSION (((!read_done)) ? rid : 4'b0)
                 -------1------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th></tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       157
 EXPRESSION (mem_ce &amp;&amp; ((~mem_we)))
             ---1--    -----2-----
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th></tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       170
 EXPRESSION (((((axi_cntl_word[15:0] / (1 &lt;&lt; axsize)) * (1 &lt;&lt; axsize)) + ((access_cnt + 1) * (1 &lt;&lt; axsize))) &lt; axaddr_thresh) &amp;&amp; (burst_type == 3'h2))
             --------------------------------------------------------1-------------------------------------------------------    ----------2---------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th></tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       172
 EXPRESSION (((((axi_cntl_word[15:0] / (1 &lt;&lt; axsize)) * (1 &lt;&lt; axsize)) + ((access_cnt + 1) * (1 &lt;&lt; axsize))) &gt;= axaddr_thresh) &amp;&amp; (burst_type == 3'h2))
             --------------------------------------------------------1--------------------------------------------------------    ----------2---------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th></tr>
<tr class="uRed"><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       186
 EXPRESSION ((access_cnt == 4'b0) ? axi_cntl_word[15:0] : axaddr_mod)
             ----------1---------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th></tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       212
 EXPRESSION (wr_granted ? 1'b1 : 1'b0)
             -----1----
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th></tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       213
 EXPRESSION (rd_granted ? 1'b1 : 1'b0)
             -----1----
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th></tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       231
 EXPRESSION (error ? 1'b0 : 1'b1)
             --1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th></tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       232
 EXPRESSION (mem_we ? 1'b1 : 1'b0)
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th></tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       240
 EXPRESSION (mem_we ? 1'b1 : 1'b0)
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th></tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       259
 EXPRESSION (error ? 1'b0 : 1'b1)
             --1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th></tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       260
 EXPRESSION (mem_we ? 1'b1 : 1'b0)
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th></tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       268
 EXPRESSION (xaction_done &amp;&amp; xaction_avail_q)
             ------1-----    -------2-------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th></tr>
<tr class="uRed"><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       270
 EXPRESSION (mem_we ? 1'b1 : 1'b0)
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th></tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       271
 EXPRESSION (wr_granted ? 1'b1 : 1'b0)
             -----1----
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th></tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       272
 EXPRESSION (rd_granted ? 1'b1 : 1'b0)
             -----1----
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th></tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       276
 EXPRESSION (mem_we ? 1'b1 : 1'b0)
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th></tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       313
 EXPRESSION (error ? 2'h2 : 2'b0)
             --1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th></tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_22_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod8.html#inst_tag_22" >testbench.sram_inst.bank2_cntl.mem_controller</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s8">
<td>Totals</td>
<td class="rt">54</td>
<td class="rt">44</td>
<td class="rt">81.48 </td>
</tr><tr class="s9">
<td>Total Bits</td>
<td class="rt">812</td>
<td class="rt">782</td>
<td class="rt">96.31 </td>
</tr><tr class="s9">
<td nowrap>Total Bits 0->1</td>
<td class="rt">406</td>
<td class="rt">390</td>
<td class="rt">96.06 </td>
</tr><tr class="s9">
<td nowrap>Total Bits 1->0</td>
<td class="rt">406</td>
<td class="rt">392</td>
<td class="rt">96.55 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s8">
<td>Ports</td>
<td class="rt">24</td>
<td class="rt">21</td>
<td class="rt">87.50 </td>
</tr><tr class="s9">
<td>Port Bits</td>
<td class="rt">484</td>
<td class="rt">476</td>
<td class="rt">98.35 </td>
</tr><tr class="s9">
<td nowrap>Port Bits 0->1</td>
<td class="rt">242</td>
<td class="rt">238</td>
<td class="rt">98.35 </td>
</tr><tr class="s9">
<td nowrap>Port Bits 1->0</td>
<td class="rt">242</td>
<td class="rt">238</td>
<td class="rt">98.35 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s7">
<td>Signals</td>
<td class="rt">30</td>
<td class="rt">23</td>
<td class="rt">76.67 </td>
</tr><tr class="s9">
<td>Signal Bits</td>
<td class="rt">328</td>
<td class="rt">306</td>
<td class="rt">93.29 </td>
</tr><tr class="s9">
<td nowrap>Signal Bits 0->1</td>
<td class="rt">164</td>
<td class="rt">152</td>
<td class="rt">92.68 </td>
</tr><tr class="s9">
<td nowrap>Signal Bits 1->0</td>
<td class="rt">164</td>
<td class="rt">154</td>
<td class="rt">93.90 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>resetn</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>axi_aw_cntl_rd_req</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>axi_aw_cntl_rd_empty</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>axi_aw_cntl_rd_dout[29:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>axi_ar_cntl_rd_req</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>axi_ar_cntl_rd_empty</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>axi_ar_cntl_rd_dout[29:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>axi_w_data_rd_req</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>axi_w_data_rd_empty</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>axi_w_data_rd_dout[40:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>axi_r_data_wr_req</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>axi_r_data_wr_full</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>axi_r_data_wr_din[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>axi_r_data_wr_din[33:32]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>axi_r_data_wr_din[38:34]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>mem_addr[13:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>mem_ce</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>mem_we</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>mem_wdata[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>mem_rdata[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>mem_bywe[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>bvalid</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>bready</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>bresp[0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>bresp[1]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>bid[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Signal Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td></tr><tr>
<td>wr_granted</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>rd_granted</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>axi_cntl_word[21:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>axi_cntl_word[22]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>axi_cntl_word[28:23]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>axi_cntl_word[29]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>axi_cntl_word[30]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>error</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rlast</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>rlast_pre</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rid[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>rid_pre[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rresp[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rdata[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>xaction_avail</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>xaction_done</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>xaction_done_pre</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>data_avail</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>xaction_avail_q</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>burst_type[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>burst_type[2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>axaddr[15:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>axaddr_mod[15:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>axaddr_thresh[15:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>axlen[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>axsize[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>axsize[2]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>axid[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>access_cnt[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>rd_avail_cnt[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>rd_serv_cnt[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>gen_response</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>read_done</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>mem_cs[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>mem_ns[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>mem_cs_is_IDLE</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_22_FSM"></a>
<b>FSM Coverage for Instance : <a href="mod8.html#inst_tag_22" >testbench.sram_inst.bank2_cntl.mem_controller</a></b><br clear=all>
<table align=left class="noborder">
<caption><b>Summary for FSM :: mem_cs</b></caption>
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th><th nowrap width=200></th></tr><tr class="wht">
<td>States</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
<td>(Not included in score)</td>
</tr><tr class="s10">
<td>Transitions</td>
<td class="rt">5</td>
<td class="rt">5</td>
<td class="rt">100.00</td>
<td></td>
</tr><tr class="wht">
<td>Sequences</td>
<td class="rt">0</td>
<td class="rt">0</td>
<td></td>
<td></td>
</tr></table><br clear=all>
<b>State, Transition and Sequence Details for FSM :: mem_cs</b><hr>
<table align=left class="sortable noborder">
<tr class="sortablehead">
<td class="alfsrt">states</td><td>Line No.</td><td class="alfsrt">Covered</td></tr><tr class="uGreen">
<td nowrap>BURST_ACCESS</td>
<td class="rt">235</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>FIRST_ACCESS</td>
<td class="rt">216</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>IDLE</td>
<td class="rt">220</td>
<td>Covered</td>
</tr></table><br clear=all>
<br clear=all>
<table align=left class="sortable noborder">
<tr class="sortablehead">
<td class="alfsrt">transitions</td><td>Line No.</td><td class="alfsrt">Covered</td></tr><tr class="uGreen">
<td nowrap>BURST_ACCESS->IDLE</td>
<td class="rt">197</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>BURST_ACCESS->FIRST_ACCESS</td>
<td class="rt">269</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>FIRST_ACCESS->IDLE</td>
<td class="rt">197</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>FIRST_ACCESS->BURST_ACCESS</td>
<td class="rt">235</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>IDLE->FIRST_ACCESS</td>
<td class="rt">216</td>
<td>Covered</td>
</tr></table><br clear=all>
<br clear=all>
</div>
<div name='inst_tag_23'>
<a name="inst_tag_23_Line"></a>
<b>Line Coverage for Instance : <a href="mod8.html#inst_tag_23" >testbench.sram_inst.bank3_cntl.mem_controller</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s9"><td class="lf">TOTAL</td><td></td><td>125</td><td>123</td><td>98.40</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>93</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>98</td><td>8</td><td>8</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>122</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>127</td><td>5</td><td>5</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>140</td><td>7</td><td>7</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>152</td><td>9</td><td>9</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>166</td><td>11</td><td>11</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>196</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s9"><td class="lf">ALWAYS</td><td>207</td><td>60</td><td>58</td><td>96.67</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>304</td><td>15</td><td>15</td><td>100.00</td></tr>
</table>
<pre class="code"><br clear=all>
92                      	always@(posedge clk, negedge resetn) begin
93         2/2          		if(!resetn)	xaction_avail_q &lt;= 1'b0;
94         1/1          		else 		xaction_avail_q &lt;= xaction_avail;
95                      	end
96                      
97                      	always@(posedge clk, negedge resetn) begin
98         2/2          		if(!resetn) axi_cntl_word &lt;= {1'b0, 30'h0};
99                      		else begin
100        1/1          			if((mem_cs == IDLE &amp;&amp; mem_ns != IDLE) || (xaction_done &amp;&amp; mem_cs == BURST_ACCESS)) begin
101        1/1          				if(wr_granted)
102        1/1          					axi_cntl_word &lt;= {1'b1, axi_aw_cntl_rd_dout};
103        1/1          				else if(rd_granted)
104        1/1          					axi_cntl_word &lt;= {1'b0, axi_ar_cntl_rd_dout};
105                     				else
106        1/1          					axi_cntl_word &lt;= {1'b0, 30'h0};
107                     			end	
                        MISSING_ELSE
108                     		end
109                     	end
110                     
111                     	assign mem_cs_is_IDLE = mem_cs == IDLE ?  1'b1 : 1'b0;
112                     
113                     	assign mem_wdata 		= axi_w_data_rd_dout[31:0];
114                     	assign mem_bywe			= axi_w_data_rd_dout[35:32];	
115                     
116                     
117                     	assign axi_r_data_wr_req = ( (rd_avail_cnt != rd_serv_cnt) &amp;&amp; !axi_r_data_wr_full )? 1'b1 : 1'b0;
118                     	assign axi_r_data_wr_din = {rlast, rid, rresp, rdata};
119                     		
120                     	// Latch AXI Read Data Info
121                     	always@(*) begin
122        2/2          		if(axi_r_data_wr_req) 	rresp &lt;= (error ? 2'h2 : 2'h0);
                        MISSING_ELSE
123        2/2          		if(axi_r_data_wr_req)	rdata &lt;= mem_rdata;
                        MISSING_ELSE
124                     	end
125                     
126                     	always@(posedge clk, negedge resetn) begin
127        1/1          		if(!resetn) begin
128        1/1          			rlast			&lt;= 1'b0;
129        1/1          			rid			&lt;= 1'b0;
130                     		end
131                     		else begin
132        1/1          			rlast			&lt;= (mem_we) ? 1'b0 : data_avail ? xaction_done 	: !read_done ? rlast : 1'b0;
133        1/1          			rid			&lt;= (mem_we) ? 4'h0 : data_avail ? axid 		: !read_done ? rid   : 4'h0;
134                     		end
135                     		
136                     	end
137                     	
138                     	// Burst Access Counter
139                     	always@(posedge clk, negedge resetn) begin
140        1/1          		if(!resetn) 		
141        1/1          			access_cnt &lt;= 7'h0;
142        1/1          		else if(xaction_done) 	
143        1/1          			access_cnt 	&lt;= 7'h0;
144        1/1          		else if(data_avail) 
145        1/1          			access_cnt &lt;= access_cnt + 1;	
146                     		else 	
147        1/1          			access_cnt &lt;= access_cnt;
148                     	end
149                     
150                     	// Read Logic
151                     	always@(posedge clk, negedge resetn) begin
152        1/1          		if(!resetn) begin
153        1/1          			rd_avail_cnt &lt;= 4'h0;
154        1/1          			rd_serv_cnt &lt;= 4'h0;
155                     		end 
156                     		else begin	
157        2/2          			if(mem_ce &amp;&amp; ~mem_we) 	rd_avail_cnt &lt;= rd_avail_cnt + 1;
158        1/1          			else 			rd_avail_cnt &lt;= rd_avail_cnt;
159                     			
160        2/2          			if(axi_r_data_wr_req)	rd_serv_cnt &lt;= rd_serv_cnt + 1;
161        1/1          			else 			rd_serv_cnt &lt;= rd_serv_cnt;
162                     		end
163                     	end
164                     	// Address Calculation
165                     	always@(posedge clk, negedge resetn) begin
166        2/2          		if(~resetn) axaddr_mod &lt;= 16'h0;
167                     		else begin
168        1/1          			if(data_avail) begin
169        1/1          				if(burst_type != 0) begin
170        1/1          					if(((((axi_cntl_word[15:0] / (1&lt;&lt;axsize)) * (1&lt;&lt;axsize)) + ((access_cnt+1) * (1&lt;&lt;axsize))) &lt; axaddr_thresh) &amp;&amp; (burst_type == 2))
171        1/1          						axaddr_mod &lt;= (((axi_cntl_word[15:0] / (1&lt;&lt;axsize)) * (1&lt;&lt;axsize)) + ((access_cnt+1) * (1&lt;&lt;axsize))) ;
172        1/1          					else if(((((axi_cntl_word[15:0] / (1&lt;&lt;axsize)) * (1&lt;&lt;axsize)) + ((access_cnt+1) * (1&lt;&lt;axsize))) &gt;= axaddr_thresh) &amp;&amp; (burst_type == 2))
173        1/1          						axaddr_mod &lt;= ((axi_cntl_word[15:0] / (1&lt;&lt;axsize)) * (1&lt;&lt;axsize)) + ((access_cnt+1) * (1&lt;&lt;axsize)) - ((1&lt;&lt;axsize)*(axlen+1));
174                     					else
175        1/1          						axaddr_mod &lt;= (((axi_cntl_word[15:0] / (1&lt;&lt;axsize)) * (1&lt;&lt;axsize)) + ((access_cnt+1) * (1&lt;&lt;axsize))) ;
176                     				end
177                     				else begin	// Fixed Burst
178        1/1          					axaddr_mod &lt;= axi_cntl_word[15:0];
179                     				end
180                     			end
181        1/1          			else 	axaddr_mod &lt;= axaddr_mod;
182                     		end
183                     	end	
184                     
185                     	assign axaddr_thresh	= ((axi_cntl_word[15:0] / ((axlen+1)*(1&lt;&lt;axsize))) *  ((axlen+1)*(1&lt;&lt;axsize))) + ((axlen+1)*(1&lt;&lt;axsize));
186                     	assign axaddr		= (access_cnt == 0) ? axi_cntl_word[15:0] : axaddr_mod;
187                     	assign burst_type 	= axi_cntl_word[24:23];
188                     	assign axlen	   	= axi_cntl_word[19:16];
189                     	assign axsize	   	= axi_cntl_word[22:20];
190                     	assign axid	   	= axi_cntl_word[28:25];
191                     	assign error	   	= axi_cntl_word[29];
192                     	assign mem_we	   	= axi_cntl_word[30];
193                     	
194                     	// Memory Access State Machine
195                     	always@(posedge clk, negedge resetn) begin
196        1/1          		if(~resetn) begin
197        1/1          			mem_cs &lt;= 2'd0;
198                     		end
199                     		else begin
200        1/1          			mem_cs &lt;= mem_ns;
201                     		end
202                     	end		
203                     
204                     
205                     	// Memory Access State Machine Combo Logic
206                     	always@(*) begin
207        1/1          		case(mem_cs)
208                     			IDLE : begin
209                     				// Set Memory Interface Out
210        1/1          				mem_ce 		&lt;= 1'b0;
211        1/1          				axi_w_data_rd_req &lt;= 1'b0;
212        1/1          				axi_aw_cntl_rd_req	&lt;= wr_granted ? 1'b1 : 1'b0;
213        1/1          				axi_ar_cntl_rd_req	&lt;= rd_granted ? 1'b1 : 1'b0;
214        1/1          				gen_response 	&lt;= 1'b0;
215        1/1          				if(xaction_avail_q) begin
216        1/1          					mem_ns 	 &lt;= FIRST_ACCESS;
217        1/1          					mem_addr &lt;= axaddr[15:2];
218                     				end 
219                     				else begin	
220        1/1          					mem_ns &lt;= IDLE;
221        1/1          					mem_addr &lt;= 16'h0;
222                     				end
223                     
224                     			end
225                     			FIRST_ACCESS: begin
226        1/1          				axi_aw_cntl_rd_req	&lt;= 1'b0;
227        1/1          				axi_ar_cntl_rd_req	&lt;= 1'b0;
228        1/1          				mem_addr 	&lt;= axaddr[15:2]; 
229        1/1          				if(data_avail) begin
230                     					// Set Memory Interface Out
231        1/1          					mem_ce 		&lt;= error ? 1'b0 : 1'b1;
232        1/1          					axi_w_data_rd_req 	&lt;= mem_we ? 1'b1 : 1'b0;
233                     					// State Transition
234        1/1          					if(!xaction_done) begin
235        1/1          						mem_ns 		&lt;= BURST_ACCESS;
236        1/1          						gen_response 	&lt;= 1'b0;
237                     					end
238        1/1          					else if(xaction_done) begin	// Single burst creates throughput bubble
239        1/1          						mem_ns 		&lt;= IDLE;
240        1/1          						gen_response 	&lt;= mem_we ? 1'b1 : 1'b0;
241                     					end 
242                     					else begin
243        <font color = "red">0/1     ==>  						mem_ns 		&lt;= IDLE;</font>
244        <font color = "red">0/1     ==>  						gen_response 	&lt;= 1'b0;</font>
245                     					end
246                     				end 
247                     				else begin
248        1/1          					mem_ce	&lt;= 1'b0;
249        1/1          					mem_ns &lt;= FIRST_ACCESS;
250        1/1          					axi_w_data_rd_req 	&lt;= 1'b0;
251        1/1          					gen_response 	&lt;= 1'b0;
252                     				end
253                     				
254                     			end
255                     			BURST_ACCESS: begin
256        1/1          				mem_addr 	&lt;= axaddr[15:2];
257        1/1          				if(data_avail) begin
258                     					// Set Memory Interface Out
259        1/1          					mem_ce 		&lt;= error ? 1'b0 : 1'b1;
260        1/1          					axi_w_data_rd_req &lt;= mem_we ? 1'b1 : 1'b0;
261                     					// State Transition
262        1/1          					if(!xaction_done) begin
263        1/1          						mem_ns &lt;= BURST_ACCESS;
264        1/1          						axi_aw_cntl_rd_req	&lt;= 1'b0;
265        1/1          						axi_ar_cntl_rd_req	&lt;= 1'b0;
266        1/1          						gen_response &lt;= 1'b0;
267                     					end
268        1/1          					else if(xaction_done &amp;&amp; xaction_avail_q) begin
269        1/1          						mem_ns &lt;= FIRST_ACCESS;
270        1/1          						gen_response 	&lt;= mem_we ? 1'b1 : 1'b0;
271        1/1          						axi_aw_cntl_rd_req	&lt;= wr_granted ? 1'b1 : 1'b0;
272        1/1          						axi_ar_cntl_rd_req	&lt;= rd_granted ? 1'b1 : 1'b0;
273                     					end
274                     					else begin
275        1/1          						mem_ns 		&lt;= IDLE;
276        1/1          						gen_response 	&lt;= mem_we ? 1'b1 : 1'b0;
277        1/1          						axi_aw_cntl_rd_req	&lt;= 1'b0;
278        1/1          						axi_ar_cntl_rd_req	&lt;= 1'b0;
279                     					end
280                     				end
281                     				else begin
282        1/1          					mem_ce &lt;= 1'b0;
283        1/1          					mem_ns &lt;= BURST_ACCESS;
284        1/1          					axi_w_data_rd_req 	&lt;= 1'b0;
285        1/1          					axi_aw_cntl_rd_req	&lt;= 1'b0;
286        1/1          					axi_ar_cntl_rd_req	&lt;= 1'b0;
287        1/1          					gen_response &lt;= 1'b0;
288                     				end
289                     			end
290                     			default: begin
291        1/1          				mem_ce 			&lt;=1'b0;	// Disable Memory Interface
292        1/1          				mem_addr 		&lt;= 13'h0;
293        1/1          				axi_aw_cntl_rd_req	&lt;= 1'b0;
294        1/1          				axi_ar_cntl_rd_req	&lt;= 1'b0;
295        1/1          				axi_w_data_rd_req 	&lt;= 1'b0;
296        1/1          				mem_ns 			&lt;= IDLE;
297        1/1          				gen_response 		&lt;= 1'b0;
298                     			end
299                     		endcase
300                     	end
301                     
302                     	// Response Generation Block
303                     	always@(posedge clk, negedge resetn) begin
304        1/1          		if(!resetn) begin
305        1/1          			bvalid 	&lt;= 1'b0;
306        1/1          			bid	&lt;= 4'h0;
307        1/1          			bresp	&lt;= 2'h0;
308                     		end
309                     		else begin	
310                     			// Latch Response Info
311        1/1          			if(gen_response) begin
312        1/1          				bid	&lt;= axid;
313        1/1          				bresp 	&lt;= error ? 2'h2 : 2'h0;
314        1/1          				bvalid	&lt;= 1'b1;
315                     			end
316        1/1          			else if(!bready) begin
317        1/1          				bid	&lt;= bid;
318        1/1          				bresp 	&lt;= bresp;
319        1/1          				bvalid	&lt;= bvalid;
320                     			end
321                     			else begin
322        1/1          				bid	&lt;= 4'h0;
323        1/1          				bresp 	&lt;= 2'h0;
324        1/1          				bvalid 	&lt;= 1'b0;
</pre>
<hr>
<a name="inst_tag_23_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod8.html#inst_tag_23" >testbench.sram_inst.bank3_cntl.mem_controller</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s9"><td class="lf">Conditions</td><td>99</td><td>93</td><td>93.94</td></tr>
<tr class="s9"><td class="lf">Logical</td><td>99</td><td>93</td><td>93.94</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       86
 EXPRESSION (((!axi_aw_cntl_rd_empty)) || ((!axi_ar_cntl_rd_empty)))
             ------------1------------    ------------2------------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th></tr>
<tr class="uGreen"><td>0</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       87
 EXPRESSION (((((!bvalid)) &amp;&amp; ((!axi_w_data_rd_empty)) &amp;&amp; mem_we) || (((!axi_r_data_wr_full)) &amp;&amp; ((!mem_we)))) &amp;&amp; ((!mem_cs_is_IDLE)))
             ------------------------------------------------1------------------------------------------------    ---------2---------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th></tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       87
 SUB-EXPRESSION ((((!bvalid)) &amp;&amp; ((!axi_w_data_rd_empty)) &amp;&amp; mem_we) || (((!axi_r_data_wr_full)) &amp;&amp; ((!mem_we))))
                 -------------------------1-------------------------    --------------------2-------------------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th></tr>
<tr class="uGreen"><td>0</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       87
 SUB-EXPRESSION (((!bvalid)) &amp;&amp; ((!axi_w_data_rd_empty)) &amp;&amp; mem_we)
                 -----1-----    ------------2-----------    ---3--
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th></tr>
<tr class="uGreen"><td>0</td><td>1</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       87
 SUB-EXPRESSION (((!axi_r_data_wr_full)) &amp;&amp; ((!mem_we)))
                 -----------1-----------    -----2-----
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th></tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       88
 EXPRESSION (((access_cnt == axlen) &amp;&amp; data_avail &amp;&amp; ((!mem_cs_is_IDLE))) ? 1'b1 : 1'b0)
             ------------------------------1-----------------------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th></tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       88
 SUB-EXPRESSION ((access_cnt == axlen) &amp;&amp; data_avail &amp;&amp; ((!mem_cs_is_IDLE)))
                 ----------1----------    -----2----    ---------3---------
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th></tr>
<tr class="uGreen"><td>0</td><td>1</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       89
 EXPRESSION (((axlen != 4'b0) ? (access_cnt == (axlen - 1)) : (access_cnt == axlen)) &amp;&amp; data_avail &amp;&amp; ((!mem_cs_is_IDLE)))
             -----------------------------------1-----------------------------------    -----2----    ---------3---------
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th></tr>
<tr class="uGreen"><td>0</td><td>1</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       89
 SUB-EXPRESSION ((axlen != 4'b0) ? (access_cnt == (axlen - 1)) : (access_cnt == axlen))
                 -------1-------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th></tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       90
 EXPRESSION (rlast &amp;&amp; axi_r_data_wr_req)
             --1--    --------2--------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th></tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       100
 EXPRESSION (((mem_cs == IDLE) &amp;&amp; (mem_ns != IDLE)) || (xaction_done &amp;&amp; (mem_cs == BURST_ACCESS)))
             -------------------1------------------    ---------------------2--------------------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th></tr>
<tr class="uGreen"><td>0</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       100
 SUB-EXPRESSION ((mem_cs == IDLE) &amp;&amp; (mem_ns != IDLE))
                 --------1-------    --------2-------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th></tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       100
 SUB-EXPRESSION (xaction_done &amp;&amp; (mem_cs == BURST_ACCESS))
                 ------1-----    ------------2-----------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th></tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       111
 EXPRESSION ((mem_cs == IDLE) ? 1'b1 : 1'b0)
             --------1-------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th></tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       117
 EXPRESSION (((rd_avail_cnt != rd_serv_cnt) &amp;&amp; ((!axi_r_data_wr_full))) ? 1'b1 : 1'b0)
             -----------------------------1----------------------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th></tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       117
 SUB-EXPRESSION ((rd_avail_cnt != rd_serv_cnt) &amp;&amp; ((!axi_r_data_wr_full)))
                 --------------1--------------    -----------2-----------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th></tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       122
 EXPRESSION (error ? 2'h2 : 2'b0)
             --1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th></tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       132
 EXPRESSION (mem_we ? 1'b0 : (data_avail ? xaction_done : (((!read_done)) ? rlast : 1'b0)))
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th></tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       132
 SUB-EXPRESSION (data_avail ? xaction_done : (((!read_done)) ? rlast : 1'b0))
                 -----1----
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th></tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       132
 SUB-EXPRESSION (((!read_done)) ? rlast : 1'b0)
                 -------1------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th></tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       133
 EXPRESSION (mem_we ? 4'b0 : (data_avail ? axid : (((!read_done)) ? rid : 4'b0)))
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th></tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       133
 SUB-EXPRESSION (data_avail ? axid : (((!read_done)) ? rid : 4'b0))
                 -----1----
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th></tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       133
 SUB-EXPRESSION (((!read_done)) ? rid : 4'b0)
                 -------1------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th></tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       157
 EXPRESSION (mem_ce &amp;&amp; ((~mem_we)))
             ---1--    -----2-----
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th></tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       170
 EXPRESSION (((((axi_cntl_word[15:0] / (1 &lt;&lt; axsize)) * (1 &lt;&lt; axsize)) + ((access_cnt + 1) * (1 &lt;&lt; axsize))) &lt; axaddr_thresh) &amp;&amp; (burst_type == 3'h2))
             --------------------------------------------------------1-------------------------------------------------------    ----------2---------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th></tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       172
 EXPRESSION (((((axi_cntl_word[15:0] / (1 &lt;&lt; axsize)) * (1 &lt;&lt; axsize)) + ((access_cnt + 1) * (1 &lt;&lt; axsize))) &gt;= axaddr_thresh) &amp;&amp; (burst_type == 3'h2))
             --------------------------------------------------------1--------------------------------------------------------    ----------2---------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th></tr>
<tr class="uRed"><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       186
 EXPRESSION ((access_cnt == 4'b0) ? axi_cntl_word[15:0] : axaddr_mod)
             ----------1---------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th></tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       212
 EXPRESSION (wr_granted ? 1'b1 : 1'b0)
             -----1----
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th></tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       213
 EXPRESSION (rd_granted ? 1'b1 : 1'b0)
             -----1----
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th></tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       231
 EXPRESSION (error ? 1'b0 : 1'b1)
             --1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th></tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       232
 EXPRESSION (mem_we ? 1'b1 : 1'b0)
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th></tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       240
 EXPRESSION (mem_we ? 1'b1 : 1'b0)
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th></tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       259
 EXPRESSION (error ? 1'b0 : 1'b1)
             --1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th></tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       260
 EXPRESSION (mem_we ? 1'b1 : 1'b0)
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th></tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       268
 EXPRESSION (xaction_done &amp;&amp; xaction_avail_q)
             ------1-----    -------2-------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th></tr>
<tr class="uRed"><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       270
 EXPRESSION (mem_we ? 1'b1 : 1'b0)
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th></tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       271
 EXPRESSION (wr_granted ? 1'b1 : 1'b0)
             -----1----
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th></tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       272
 EXPRESSION (rd_granted ? 1'b1 : 1'b0)
             -----1----
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th></tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       276
 EXPRESSION (mem_we ? 1'b1 : 1'b0)
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th></tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       313
 EXPRESSION (error ? 2'h2 : 2'b0)
             --1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th></tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_23_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod8.html#inst_tag_23" >testbench.sram_inst.bank3_cntl.mem_controller</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s8">
<td>Totals</td>
<td class="rt">54</td>
<td class="rt">44</td>
<td class="rt">81.48 </td>
</tr><tr class="s9">
<td>Total Bits</td>
<td class="rt">812</td>
<td class="rt">783</td>
<td class="rt">96.43 </td>
</tr><tr class="s9">
<td nowrap>Total Bits 0->1</td>
<td class="rt">406</td>
<td class="rt">390</td>
<td class="rt">96.06 </td>
</tr><tr class="s9">
<td nowrap>Total Bits 1->0</td>
<td class="rt">406</td>
<td class="rt">393</td>
<td class="rt">96.80 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s8">
<td>Ports</td>
<td class="rt">24</td>
<td class="rt">21</td>
<td class="rt">87.50 </td>
</tr><tr class="s9">
<td>Port Bits</td>
<td class="rt">484</td>
<td class="rt">476</td>
<td class="rt">98.35 </td>
</tr><tr class="s9">
<td nowrap>Port Bits 0->1</td>
<td class="rt">242</td>
<td class="rt">238</td>
<td class="rt">98.35 </td>
</tr><tr class="s9">
<td nowrap>Port Bits 1->0</td>
<td class="rt">242</td>
<td class="rt">238</td>
<td class="rt">98.35 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s7">
<td>Signals</td>
<td class="rt">30</td>
<td class="rt">23</td>
<td class="rt">76.67 </td>
</tr><tr class="s9">
<td>Signal Bits</td>
<td class="rt">328</td>
<td class="rt">307</td>
<td class="rt">93.60 </td>
</tr><tr class="s9">
<td nowrap>Signal Bits 0->1</td>
<td class="rt">164</td>
<td class="rt">152</td>
<td class="rt">92.68 </td>
</tr><tr class="s9">
<td nowrap>Signal Bits 1->0</td>
<td class="rt">164</td>
<td class="rt">155</td>
<td class="rt">94.51 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>resetn</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>axi_aw_cntl_rd_req</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>axi_aw_cntl_rd_empty</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>axi_aw_cntl_rd_dout[29:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>axi_ar_cntl_rd_req</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>axi_ar_cntl_rd_empty</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>axi_ar_cntl_rd_dout[29:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>axi_w_data_rd_req</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>axi_w_data_rd_empty</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>axi_w_data_rd_dout[40:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>axi_r_data_wr_req</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>axi_r_data_wr_full</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>axi_r_data_wr_din[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>axi_r_data_wr_din[32]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>axi_r_data_wr_din[33]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>axi_r_data_wr_din[38:34]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>mem_addr[13:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>mem_ce</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>mem_we</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>mem_wdata[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>mem_rdata[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>mem_bywe[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>bvalid</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>bready</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>bresp[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>bid[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Signal Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td></tr><tr>
<td>wr_granted</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>rd_granted</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>axi_cntl_word[21:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>axi_cntl_word[22]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>axi_cntl_word[28:23]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>axi_cntl_word[29]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>axi_cntl_word[30]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>error</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rlast</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>rlast_pre</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rid[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>rid_pre[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rresp[0]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rresp[1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rdata[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>xaction_avail</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>xaction_done</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>xaction_done_pre</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>data_avail</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>xaction_avail_q</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>burst_type[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>burst_type[2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>axaddr[15:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>axaddr_mod[15:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>axaddr_thresh[15:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>axlen[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>axsize[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>axsize[2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>axid[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>access_cnt[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>rd_avail_cnt[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>rd_serv_cnt[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>gen_response</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>read_done</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>mem_cs[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>mem_ns[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>mem_cs_is_IDLE</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_23_FSM"></a>
<b>FSM Coverage for Instance : <a href="mod8.html#inst_tag_23" >testbench.sram_inst.bank3_cntl.mem_controller</a></b><br clear=all>
<table align=left class="noborder">
<caption><b>Summary for FSM :: mem_cs</b></caption>
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th><th nowrap width=200></th></tr><tr class="wht">
<td>States</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
<td>(Not included in score)</td>
</tr><tr class="s10">
<td>Transitions</td>
<td class="rt">5</td>
<td class="rt">5</td>
<td class="rt">100.00</td>
<td></td>
</tr><tr class="wht">
<td>Sequences</td>
<td class="rt">0</td>
<td class="rt">0</td>
<td></td>
<td></td>
</tr></table><br clear=all>
<b>State, Transition and Sequence Details for FSM :: mem_cs</b><hr>
<table align=left class="sortable noborder">
<tr class="sortablehead">
<td class="alfsrt">states</td><td>Line No.</td><td class="alfsrt">Covered</td></tr><tr class="uGreen">
<td nowrap>BURST_ACCESS</td>
<td class="rt">235</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>FIRST_ACCESS</td>
<td class="rt">216</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>IDLE</td>
<td class="rt">220</td>
<td>Covered</td>
</tr></table><br clear=all>
<br clear=all>
<table align=left class="sortable noborder">
<tr class="sortablehead">
<td class="alfsrt">transitions</td><td>Line No.</td><td class="alfsrt">Covered</td></tr><tr class="uGreen">
<td nowrap>BURST_ACCESS->IDLE</td>
<td class="rt">197</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>BURST_ACCESS->FIRST_ACCESS</td>
<td class="rt">269</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>FIRST_ACCESS->IDLE</td>
<td class="rt">197</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>FIRST_ACCESS->BURST_ACCESS</td>
<td class="rt">235</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>IDLE->FIRST_ACCESS</td>
<td class="rt">216</td>
<td>Covered</td>
</tr></table><br clear=all>
<br clear=all>
</div>
</div>
<div class="ui-layout-center-inner-north">
<div id="center-bread-crumb" class="breadCrumb module urg-margin-bottom">
  <ul name="inst_tag_20">
    <li>
      <a href="#inst_tag_20_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_20_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_20_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_20_FSM">FSM</a>    </li>
  </ul>
  <ul name="inst_tag_21">
    <li>
      <a href="#inst_tag_21_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_21_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_21_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_21_FSM">FSM</a>    </li>
  </ul>
  <ul name="inst_tag_22">
    <li>
      <a href="#inst_tag_22_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_22_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_22_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_22_FSM">FSM</a>    </li>
  </ul>
  <ul name="inst_tag_23">
    <li>
      <a href="#inst_tag_23_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_23_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_23_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_23_FSM">FSM</a>    </li>
  </ul>
  <ul name="tag_mem_cntl">
    <li>
      <a href="#Line">Line</a>    </li>
    <li>
      <a href="#Cond">Cond</a>    </li>
    <li>
      <a href="#Toggle">Toggle</a>    </li>
    <li>
      <a href="#FSM">FSM</a>    </li>
  </ul>
</div>
</div>
</div>
<div class="ui-layout-south">
<table align=center><tr><td class="s0 cl">0%</td>
<td class="s1 cl">10%</td>
<td class="s2 cl">20%</td>
<td class="s3 cl">30%</td>
<td class="s4 cl">40%</td>
<td class="s5 cl">50%</td>
<td class="s6 cl">60%</td>
<td class="s7 cl">70%</td>
<td class="s8 cl">80%</td>
<td class="s9 cl">90%</td>
<td class="s10 cl">100%</td></tr></table></div>
</body>
</html>
