Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Fri Apr 18 15:54:35 2025
| Host         : DESKTOP-B6M86Q2 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file uart_top_control_sets_placed.rpt
| Design       : uart_top
| Device       : xc7z020
-------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    27 |
|    Minimum number of control sets                        |    27 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    66 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    27 |
| >= 0 to < 4        |     0 |
| >= 4 to < 6        |     2 |
| >= 6 to < 8        |     1 |
| >= 8 to < 10       |     8 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |    16 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              13 |            6 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |            3195 |          887 |
| Yes          | No                    | No                     |            1355 |          438 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |            3195 |          678 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------------------------------+---------------------------------------------------------+---------------------------------------+------------------+----------------+--------------+
|                Clock Signal               |                      Enable Signal                      |            Set/Reset Signal           | Slice Load Count | Bel Load Count | Bels / Slice |
+-------------------------------------------+---------------------------------------------------------+---------------------------------------+------------------+----------------+--------------+
|  iClk_IBUF_BUFG                           | FPU_CORE_INST/fpu_add_inst/FSM_onehot_rState[3]_i_1_n_0 | iRst_IBUF                             |                1 |              4 |         4.00 |
|  iClk_IBUF_BUFG                           |                                                         |                                       |                4 |              5 |         1.25 |
|  iClk_IBUF_BUFG                           | UART_TX_INST/FSM_onehot_rFSM_reg[6]_0                   | MP_ADDER_INST/FSM_onehot_rFSM_reg[6]  |                2 |              7 |         3.50 |
|  iClk_IBUF_BUFG                           |                                                         | UART_RX_INST/rRxByteOut[7]_i_1_n_0    |                1 |              8 |         8.00 |
|  iClk_IBUF_BUFG                           | UART_RX_INST/E[0]                                       |                                       |                1 |              8 |         8.00 |
|  iClk_IBUF_BUFG                           | UART_TX_INST/FSM_onehot_rFSM_reg[6]_0                   | UART_TX_INST/FSM_onehot_rFSM_reg[6]   |                2 |              8 |         4.00 |
|  iClk_IBUF_BUFG                           | UART_TX_INST/FSM_onehot_rFSM_reg[12]_2                  | FPU_CORE_INST/FSM_onehot_rFSM_reg[12] |                2 |              8 |         4.00 |
|  iClk_IBUF_BUFG                           | UART_TX_INST/FSM_onehot_rFSM_reg[12]_2                  | UART_TX_INST/FSM_onehot_rFSM_reg[12]  |                1 |              8 |         8.00 |
|  iClk_IBUF_BUFG                           | UART_TX_INST/wTxData_Next                               | iRst_IBUF                             |                2 |              8 |         4.00 |
|  UART_RX_INST/wRxData_Next_reg[7]_i_2_n_0 |                                                         |                                       |                2 |              8 |         4.00 |
|  iClk_IBUF_BUFG                           | UART_RX_INST/FSM_onehot_rFSM_reg[3]_rep__2_0[0]         | iRst_IBUF                             |                3 |              9 |         3.00 |
|  iClk_IBUF_BUFG                           | rCnt[8]_i_1_n_0                                         | iRst_IBUF                             |                6 |             17 |         2.83 |
|  iClk_IBUF_BUFG                           | UART_TX_INST/FSM_onehot_rFSM_reg[12]_2                  |                                       |                9 |             24 |         2.67 |
|  iClk_IBUF_BUFG                           | FPU_CORE_INST/fpu_add_inst/oMantSum[24]_i_1_n_0         |                                       |               13 |             25 |         1.92 |
|  iClk_IBUF_BUFG                           | UART_RX_INST/FSM_onehot_rFSM_reg[7]                     | iRst_IBUF                             |               12 |             30 |         2.50 |
|  iClk_IBUF_BUFG                           | FPU_CORE_INST/oResult[31]_i_1_n_0                       | iRst_IBUF                             |                9 |             32 |         3.56 |
|  iClk_IBUF_BUFG                           | UART_RX_INST/FSM_onehot_rFSM_reg[8][0]                  |                                       |                7 |             32 |         4.57 |
|  iClk_IBUF_BUFG                           | UART_RX_INST/FSM_onehot_rFSM_reg[9]_1[0]                |                                       |                5 |             32 |         6.40 |
|  iClk_IBUF_BUFG                           | FPU_CORE_INST/fpu_add_inst/FSM_sequential_rState_reg[0] |                                       |                9 |             33 |         3.67 |
|  iClk_IBUF_BUFG                           | FPU_CORE_INST/fpu_add_inst/rOpA[23]_i_1_n_0             |                                       |               15 |             58 |         3.87 |
|  iClk_IBUF_BUFG                           | FPU_CORE_INST/fpu_add_inst/rAGreater_i_1_n_0            |                                       |               26 |             60 |         2.31 |
|  iClk_IBUF_BUFG                           | FPU_CORE_INST/mantB[23]_i_1_n_0                         |                                       |               19 |             66 |         3.47 |
|  iClk_IBUF_BUFG                           | UART_RX_INST/FSM_onehot_rFSM_reg[9][0]                  | iRst_IBUF                             |              221 |           1016 |         4.60 |
|  iClk_IBUF_BUFG                           | UART_TX_INST/FSM_onehot_rFSM_reg[6]_0                   |                                       |              334 |           1017 |         3.04 |
|  iClk_IBUF_BUFG                           | UART_RX_INST/FSM_onehot_rFSM_reg[2][0]                  | iRst_IBUF                             |              212 |           1024 |         4.83 |
|  iClk_IBUF_BUFG                           | UART_RX_INST/FSM_onehot_rFSM_reg[0][0]                  | iRst_IBUF                             |              205 |           1024 |         5.00 |
|  iClk_IBUF_BUFG                           |                                                         | iRst_IBUF                             |              886 |           3187 |         3.60 |
+-------------------------------------------+---------------------------------------------------------+---------------------------------------+------------------+----------------+--------------+


