// Seed: 3429688029
module module_0 ();
  wire id_1;
  ;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  inout logic [7:0] id_5;
  output wire id_4;
  input wire id_3;
  inout wire id_2;
  input wire id_1;
  wire id_6;
  wire id_7;
  assign id_5[-1] = -1'b0;
  module_0 modCall_1 ();
endmodule
module module_2 (
    output logic id_0,
    input  tri0  id_1,
    input  wire  id_2
);
  wire id_4;
  initial begin : LABEL_0
    id_0 <= id_4;
    id_0 <= -1'b0;
  end
  assign id_0 = id_1 < id_2;
  logic id_5;
  ;
  logic [1 : -1] id_6;
  ;
  module_0 modCall_1 ();
  wire id_7;
endmodule
