// Seed: 2571750103
module module_0 (
    output tri0 id_0,
    input wand id_1,
    input supply0 id_2,
    output tri0 id_3,
    output tri1 id_4,
    input tri1 id_5,
    output wire id_6,
    input tri1 id_7,
    input tri id_8,
    input wor id_9,
    output tri id_10,
    input wand id_11,
    input supply1 id_12,
    input uwire id_13,
    input tri1 id_14,
    output tri0 id_15,
    input supply1 id_16,
    input wand id_17,
    input tri0 id_18,
    output wand id_19,
    input supply1 id_20,
    input supply1 id_21,
    output supply1 id_22,
    input wand id_23,
    input wire id_24,
    input uwire id_25
);
  parameter id_27 = -1;
  assign id_10 = 1;
  assign module_1.type_9 = 0;
endmodule
program module_1 (
    input supply0 id_0,
    input tri0 id_1,
    output supply1 id_2,
    input wor id_3,
    input tri1 id_4,
    output supply1 id_5,
    input wand id_6,
    output tri1 id_7,
    output supply1 id_8,
    id_26,
    output tri0 id_9,
    input tri id_10,
    input tri1 id_11,
    input tri0 id_12,
    input uwire id_13,
    output tri1 id_14,
    input tri0 id_15,
    input wire id_16,
    output wire id_17,
    output supply0 id_18,
    input wire id_19,
    input tri0 void id_20,
    output tri1 id_21,
    input tri0 id_22,
    input wor id_23,
    output supply0 id_24
);
  wire id_27, id_28;
  module_0 modCall_1 (
      id_8,
      id_22,
      id_16,
      id_18,
      id_9,
      id_13,
      id_18,
      id_20,
      id_20,
      id_11,
      id_17,
      id_23,
      id_3,
      id_11,
      id_22,
      id_17,
      id_1,
      id_4,
      id_6,
      id_2,
      id_0,
      id_6,
      id_8,
      id_22,
      id_16,
      id_15
  );
  logic [7:0][-1] id_29 = id_27;
endmodule
