Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L secureip --snapshot tb_mb_final_top_func_impl xil_defaultlib.tb_mb_final_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-3180] cannot find port 'collision_hexA' on this module [C:/Users/Warre/fireboy_watergirl_final_project/fireboy_watergirl_final_project.srcs/sim_1/new/top_level_tb.sv:58]
ERROR: [VRFC 10-3180] cannot find port 'WatergirlY_out' on this module [C:/Users/Warre/fireboy_watergirl_final_project/fireboy_watergirl_final_project.srcs/sim_1/new/top_level_tb.sv:57]
ERROR: [VRFC 10-3180] cannot find port 'WatergirlX_out' on this module [C:/Users/Warre/fireboy_watergirl_final_project/fireboy_watergirl_final_project.srcs/sim_1/new/top_level_tb.sv:56]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
