Analysis & Synthesis report for single_cycle_p2
Sat Apr  8 14:58:16 2023
Quartus Prime Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis DSP Block Usage Summary
 10. Analysis & Synthesis IP Cores Summary
 11. State Machine - |single_cycle_p2|UART:uart0|UART_RX:RX|FSM_UART_rx:FSM_rx|Rx_state
 12. State Machine - |single_cycle_p2|UART:uart0|UART_TX:TX|FSM_UART_tx:FSM_tx|Tx_state
 13. Registers Removed During Synthesis
 14. Removed Registers Triggering Further Register Optimizations
 15. General Register Statistics
 16. Inverted Register Statistics
 17. Multiplexer Restructuring Statistics (Restructuring Performed)
 18. Source assignments for sld_signaltap:auto_signaltap_0
 19. Parameter Settings for User Entity Instance: pll40MHz:clk40MHz|pll40MHz_0002:pll40mhz_inst|altera_pll:altera_pll_i
 20. Parameter Settings for User Entity Instance: core_risc_v:core
 21. Parameter Settings for User Entity Instance: core_risc_v:core|Register:PCReg
 22. Parameter Settings for User Entity Instance: core_risc_v:core|adder:PC_adder
 23. Parameter Settings for User Entity Instance: core_risc_v:core|adder:PC_add_imm
 24. Parameter Settings for User Entity Instance: core_risc_v:core|Mux_2to1:pc_src
 25. Parameter Settings for User Entity Instance: core_risc_v:core|Mux_2to1:pc_adders
 26. Parameter Settings for User Entity Instance: core_risc_v:core|Mux_2to1:pc_save
 27. Parameter Settings for User Entity Instance: core_risc_v:core|memory_ROM:ROM
 28. Parameter Settings for User Entity Instance: core_risc_v:core|memory_ROM:ROM|single_port_rom:ROM_32bitD_programMemory
 29. Parameter Settings for User Entity Instance: core_risc_v:core|Mux_4to1:data_pc_rd
 30. Parameter Settings for User Entity Instance: core_risc_v:core|RegisterFile:RegFile
 31. Parameter Settings for User Entity Instance: core_risc_v:core|RegisterFile:RegFile|Registers:Regs
 32. Parameter Settings for User Entity Instance: core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R0_1[0].R
 33. Parameter Settings for User Entity Instance: core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R0_1[1].R
 34. Parameter Settings for User Entity Instance: core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[3].R
 35. Parameter Settings for User Entity Instance: core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[4].R
 36. Parameter Settings for User Entity Instance: core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[5].R
 37. Parameter Settings for User Entity Instance: core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[6].R
 38. Parameter Settings for User Entity Instance: core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[7].R
 39. Parameter Settings for User Entity Instance: core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[8].R
 40. Parameter Settings for User Entity Instance: core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[9].R
 41. Parameter Settings for User Entity Instance: core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[10].R
 42. Parameter Settings for User Entity Instance: core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[11].R
 43. Parameter Settings for User Entity Instance: core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[12].R
 44. Parameter Settings for User Entity Instance: core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[13].R
 45. Parameter Settings for User Entity Instance: core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[14].R
 46. Parameter Settings for User Entity Instance: core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[15].R
 47. Parameter Settings for User Entity Instance: core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[16].R
 48. Parameter Settings for User Entity Instance: core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[17].R
 49. Parameter Settings for User Entity Instance: core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[18].R
 50. Parameter Settings for User Entity Instance: core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[19].R
 51. Parameter Settings for User Entity Instance: core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[20].R
 52. Parameter Settings for User Entity Instance: core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[21].R
 53. Parameter Settings for User Entity Instance: core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[22].R
 54. Parameter Settings for User Entity Instance: core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[23].R
 55. Parameter Settings for User Entity Instance: core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[24].R
 56. Parameter Settings for User Entity Instance: core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[25].R
 57. Parameter Settings for User Entity Instance: core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[26].R
 58. Parameter Settings for User Entity Instance: core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[27].R
 59. Parameter Settings for User Entity Instance: core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[28].R
 60. Parameter Settings for User Entity Instance: core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[29].R
 61. Parameter Settings for User Entity Instance: core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[30].R
 62. Parameter Settings for User Entity Instance: core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[31].R
 63. Parameter Settings for User Entity Instance: core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:SP
 64. Parameter Settings for User Entity Instance: core_risc_v:core|Mux_2to1:src_B
 65. Parameter Settings for User Entity Instance: core_risc_v:core|ALU:ALU_Block
 66. Parameter Settings for User Entity Instance: MemController:MemCtrl
 67. Parameter Settings for User Entity Instance: UART:uart0|Register:TXReg
 68. Parameter Settings for User Entity Instance: UART:uart0|Register:RXReg
 69. Parameter Settings for User Entity Instance: UART:uart0|UART_TX:TX|Bit_Rate_Pulse:BR_pulse_tx
 70. Parameter Settings for User Entity Instance: UART:uart0|UART_TX:TX|Counter_Param:Counter_bits_tx
 71. Parameter Settings for User Entity Instance: UART:uart0|UART_RX:RX|Bit_Rate_Pulse:BR_pulse_rx
 72. Parameter Settings for User Entity Instance: UART:uart0|UART_RX:RX|Counter_Param:Counter_bits_rx
 73. Parameter Settings for User Entity Instance: GPIO_in_out:GPIO|Register:InReg
 74. Parameter Settings for User Entity Instance: GPIO_in_out:GPIO|Register:OutReg
 75. Parameter Settings for User Entity Instance: single_port_ram:RAM_32bit_dataMemory
 76. Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0
 77. Port Connectivity Checks: "GPIO_in_out:GPIO|Register:OutReg"
 78. Port Connectivity Checks: "GPIO_in_out:GPIO|Register:InReg"
 79. Port Connectivity Checks: "GPIO_in_out:GPIO"
 80. Port Connectivity Checks: "UART:uart0|UART_RX:RX|RXshift_register:SR|FF_D_enable:FF_[0].FF"
 81. Port Connectivity Checks: "UART:uart0|UART_TX:TX|TXshift_register:SR|FF_D_2enable:FF_[0].FF"
 82. Port Connectivity Checks: "UART:uart0|UART_TX:TX|TXshift_register:SR"
 83. Port Connectivity Checks: "UART:uart0|Register:RXReg"
 84. Port Connectivity Checks: "UART:uart0|Register:TXReg"
 85. Port Connectivity Checks: "core_risc_v:core|ALU:ALU_Block"
 86. Port Connectivity Checks: "core_risc_v:core|imm:GenImm"
 87. Port Connectivity Checks: "core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:SP"
 88. Port Connectivity Checks: "core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[31].R"
 89. Port Connectivity Checks: "core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[30].R"
 90. Port Connectivity Checks: "core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[29].R"
 91. Port Connectivity Checks: "core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[28].R"
 92. Port Connectivity Checks: "core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[27].R"
 93. Port Connectivity Checks: "core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[26].R"
 94. Port Connectivity Checks: "core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[25].R"
 95. Port Connectivity Checks: "core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[24].R"
 96. Port Connectivity Checks: "core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[23].R"
 97. Port Connectivity Checks: "core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[22].R"
 98. Port Connectivity Checks: "core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[21].R"
 99. Port Connectivity Checks: "core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[20].R"
100. Port Connectivity Checks: "core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[19].R"
101. Port Connectivity Checks: "core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[18].R"
102. Port Connectivity Checks: "core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[17].R"
103. Port Connectivity Checks: "core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[16].R"
104. Port Connectivity Checks: "core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[15].R"
105. Port Connectivity Checks: "core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[14].R"
106. Port Connectivity Checks: "core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[13].R"
107. Port Connectivity Checks: "core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[12].R"
108. Port Connectivity Checks: "core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[11].R"
109. Port Connectivity Checks: "core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[10].R"
110. Port Connectivity Checks: "core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[9].R"
111. Port Connectivity Checks: "core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[8].R"
112. Port Connectivity Checks: "core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[7].R"
113. Port Connectivity Checks: "core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[6].R"
114. Port Connectivity Checks: "core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[5].R"
115. Port Connectivity Checks: "core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[4].R"
116. Port Connectivity Checks: "core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[3].R"
117. Port Connectivity Checks: "core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R0_1[1].R"
118. Port Connectivity Checks: "core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R0_1[0].R"
119. Port Connectivity Checks: "core_risc_v:core|RegisterFile:RegFile|Registers:Regs"
120. Port Connectivity Checks: "core_risc_v:core|RegisterFile:RegFile|WriteControl:WC_32_regs"
121. Port Connectivity Checks: "core_risc_v:core|memory_ROM:ROM|single_port_rom:ROM_32bitD_programMemory"
122. Port Connectivity Checks: "core_risc_v:core|adder:PC_adder"
123. Port Connectivity Checks: "core_risc_v:core|Register:PCReg"
124. Port Connectivity Checks: "core_risc_v:core"
125. Port Connectivity Checks: "pll40MHz:clk40MHz|pll40MHz_0002:pll40mhz_inst|altera_pll:altera_pll_i"
126. Port Connectivity Checks: "pll40MHz:clk40MHz"
127. Signal Tap Logic Analyzer Settings
128. Post-Synthesis Netlist Statistics for Top Partition
129. Post-Synthesis Netlist Statistics for Partition sld_signaltap:auto_signaltap_0
130. Post-Synthesis Netlist Statistics for Partition sld_hub:auto_hub
131. Elapsed Time Per Partition
132. Connections to In-System Debugging Instance "auto_signaltap_0"
133. Analysis & Synthesis Messages
134. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2022  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+---------------------------------+------------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Sat Apr  8 14:58:16 2023          ;
; Quartus Prime Version           ; 22.1std.0 Build 915 10/25/2022 SC Lite Edition ;
; Revision Name                   ; single_cycle_p2                                ;
; Top-level Entity Name           ; single_cycle_p2                                ;
; Family                          ; Cyclone V                                      ;
; Logic utilization (in ALMs)     ; N/A                                            ;
; Total registers                 ; 7077                                           ;
; Total pins                      ; 4                                              ;
; Total virtual pins              ; 0                                              ;
; Total block memory bits         ; 415,744                                        ;
; Total DSP Blocks                ; 2                                              ;
; Total HSSI RX PCSs              ; 0                                              ;
; Total HSSI PMA RX Deserializers ; 0                                              ;
; Total HSSI TX PCSs              ; 0                                              ;
; Total HSSI PMA TX Serializers   ; 0                                              ;
; Total PLLs                      ; 1                                              ;
; Total DLLs                      ; 0                                              ;
+---------------------------------+------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSXFC6D6F31C6     ;                    ;
; Top-level entity name                                                           ; single_cycle_p2    ; single_cycle_p2    ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 16          ;
; Maximum allowed            ; 8           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 8           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
;     Processor 3            ;   0.0%      ;
;     Processor 4            ;   0.0%      ;
;     Processor 5            ;   0.0%      ;
;     Processor 6            ;   0.0%      ;
;     Processor 7            ;   0.0%      ;
;     Processor 8            ;   0.0%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                                                                              ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+
; File Name with User-Entered Path                                   ; Used in Netlist ; File Type                                    ; File Name with Absolute Path                                                                                                                                    ; Library     ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+
; ../src/UART_Full_Duplex/UART_TX.v                                  ; yes             ; User Verilog HDL File                        ; E:/Documentos/Otros archivos/Cicuitos y Hardware/Verilog/MDE/RISCV_Single_Cycle/src/UART_Full_Duplex/UART_TX.v                                                  ;             ;
; ../src/UART_Full_Duplex/UART_RX.v                                  ; yes             ; User Verilog HDL File                        ; E:/Documentos/Otros archivos/Cicuitos y Hardware/Verilog/MDE/RISCV_Single_Cycle/src/UART_Full_Duplex/UART_RX.v                                                  ;             ;
; ../src/UART_Full_Duplex/TXshift_register.v                         ; yes             ; User Verilog HDL File                        ; E:/Documentos/Otros archivos/Cicuitos y Hardware/Verilog/MDE/RISCV_Single_Cycle/src/UART_Full_Duplex/TXshift_register.v                                         ;             ;
; ../src/UART_Full_Duplex/RXshift_register.v                         ; yes             ; User Verilog HDL File                        ; E:/Documentos/Otros archivos/Cicuitos y Hardware/Verilog/MDE/RISCV_Single_Cycle/src/UART_Full_Duplex/RXshift_register.v                                         ;             ;
; ../src/UART_Full_Duplex/FSM_UART_tx.v                              ; yes             ; User Verilog HDL File                        ; E:/Documentos/Otros archivos/Cicuitos y Hardware/Verilog/MDE/RISCV_Single_Cycle/src/UART_Full_Duplex/FSM_UART_tx.v                                              ;             ;
; ../src/UART_Full_Duplex/FSM_UART_rx.v                              ; yes             ; User Verilog HDL File                        ; E:/Documentos/Otros archivos/Cicuitos y Hardware/Verilog/MDE/RISCV_Single_Cycle/src/UART_Full_Duplex/FSM_UART_rx.v                                              ;             ;
; ../src/UART_Full_Duplex/FF_D_enable.v                              ; yes             ; User Verilog HDL File                        ; E:/Documentos/Otros archivos/Cicuitos y Hardware/Verilog/MDE/RISCV_Single_Cycle/src/UART_Full_Duplex/FF_D_enable.v                                              ;             ;
; ../src/UART_Full_Duplex/FF_D_2enable.v                             ; yes             ; User Verilog HDL File                        ; E:/Documentos/Otros archivos/Cicuitos y Hardware/Verilog/MDE/RISCV_Single_Cycle/src/UART_Full_Duplex/FF_D_2enable.v                                             ;             ;
; ../src/UART_Full_Duplex/Counter_Param.v                            ; yes             ; User Verilog HDL File                        ; E:/Documentos/Otros archivos/Cicuitos y Hardware/Verilog/MDE/RISCV_Single_Cycle/src/UART_Full_Duplex/Counter_Param.v                                            ;             ;
; ../src/UART_Full_Duplex/Bit_Rate_Pulse.v                           ; yes             ; User Verilog HDL File                        ; E:/Documentos/Otros archivos/Cicuitos y Hardware/Verilog/MDE/RISCV_Single_Cycle/src/UART_Full_Duplex/Bit_Rate_Pulse.v                                           ;             ;
; ../src/UART.v                                                      ; yes             ; User Verilog HDL File                        ; E:/Documentos/Otros archivos/Cicuitos y Hardware/Verilog/MDE/RISCV_Single_Cycle/src/UART.v                                                                      ;             ;
; ../src/MemController.v                                             ; yes             ; User Verilog HDL File                        ; E:/Documentos/Otros archivos/Cicuitos y Hardware/Verilog/MDE/RISCV_Single_Cycle/src/MemController.v                                                             ;             ;
; ../src/single_cycle_p2.v                                           ; yes             ; User Verilog HDL File                        ; E:/Documentos/Otros archivos/Cicuitos y Hardware/Verilog/MDE/RISCV_Single_Cycle/src/single_cycle_p2.v                                                           ;             ;
; ../src/core_risc_v.v                                               ; yes             ; User Verilog HDL File                        ; E:/Documentos/Otros archivos/Cicuitos y Hardware/Verilog/MDE/RISCV_Single_Cycle/src/core_risc_v.v                                                               ;             ;
; ../src/ALU/ALU.v                                                   ; yes             ; User Verilog HDL File                        ; E:/Documentos/Otros archivos/Cicuitos y Hardware/Verilog/MDE/RISCV_Single_Cycle/src/ALU/ALU.v                                                                   ;             ;
; ../src/Single_port_ROM/single_port_rom.v                           ; yes             ; User Verilog HDL File                        ; E:/Documentos/Otros archivos/Cicuitos y Hardware/Verilog/MDE/RISCV_Single_Cycle/src/Single_port_ROM/single_port_rom.v                                           ;             ;
; ../src/Single_port_RAM/single_port_ram.v                           ; yes             ; User Verilog HDL File                        ; E:/Documentos/Otros archivos/Cicuitos y Hardware/Verilog/MDE/RISCV_Single_Cycle/src/Single_port_RAM/single_port_ram.v                                           ;             ;
; ../src/Single_port_RAM/GPIO_in_out.v                               ; yes             ; User Verilog HDL File                        ; E:/Documentos/Otros archivos/Cicuitos y Hardware/Verilog/MDE/RISCV_Single_Cycle/src/Single_port_RAM/GPIO_in_out.v                                               ;             ;
; ../src/SignExtend/imm.v                                            ; yes             ; User Verilog HDL File                        ; E:/Documentos/Otros archivos/Cicuitos y Hardware/Verilog/MDE/RISCV_Single_Cycle/src/SignExtend/imm.v                                                            ;             ;
; ../src/RegisterFile/WriteControl.v                                 ; yes             ; User Verilog HDL File                        ; E:/Documentos/Otros archivos/Cicuitos y Hardware/Verilog/MDE/RISCV_Single_Cycle/src/RegisterFile/WriteControl.v                                                 ;             ;
; ../src/RegisterFile/Registers.v                                    ; yes             ; User Verilog HDL File                        ; E:/Documentos/Otros archivos/Cicuitos y Hardware/Verilog/MDE/RISCV_Single_Cycle/src/RegisterFile/Registers.v                                                    ;             ;
; ../src/RegisterFile/RegisterFile.v                                 ; yes             ; User Verilog HDL File                        ; E:/Documentos/Otros archivos/Cicuitos y Hardware/Verilog/MDE/RISCV_Single_Cycle/src/RegisterFile/RegisterFile.v                                                 ;             ;
; ../src/RegisterFile/Register.v                                     ; yes             ; User Verilog HDL File                        ; E:/Documentos/Otros archivos/Cicuitos y Hardware/Verilog/MDE/RISCV_Single_Cycle/src/RegisterFile/Register.v                                                     ;             ;
; ../src/RegisterFile/MUX32input.v                                   ; yes             ; User Verilog HDL File                        ; E:/Documentos/Otros archivos/Cicuitos y Hardware/Verilog/MDE/RISCV_Single_Cycle/src/RegisterFile/MUX32input.v                                                   ;             ;
; ../src/Muxs/Mux_4to1.v                                             ; yes             ; User Verilog HDL File                        ; E:/Documentos/Otros archivos/Cicuitos y Hardware/Verilog/MDE/RISCV_Single_Cycle/src/Muxs/Mux_4to1.v                                                             ;             ;
; ../src/Muxs/Mux_2to1.v                                             ; yes             ; User Verilog HDL File                        ; E:/Documentos/Otros archivos/Cicuitos y Hardware/Verilog/MDE/RISCV_Single_Cycle/src/Muxs/Mux_2to1.v                                                             ;             ;
; ../src/FSM/Control_unit_riscv.v                                    ; yes             ; User Verilog HDL File                        ; E:/Documentos/Otros archivos/Cicuitos y Hardware/Verilog/MDE/RISCV_Single_Cycle/src/FSM/Control_unit_riscv.v                                                    ;             ;
; ../src/FSM/ALU_decoder.v                                           ; yes             ; User Verilog HDL File                        ; E:/Documentos/Otros archivos/Cicuitos y Hardware/Verilog/MDE/RISCV_Single_Cycle/src/FSM/ALU_decoder.v                                                           ;             ;
; ../src/ALU/adder.v                                                 ; yes             ; User Verilog HDL File                        ; E:/Documentos/Otros archivos/Cicuitos y Hardware/Verilog/MDE/RISCV_Single_Cycle/src/ALU/adder.v                                                                 ;             ;
; ../src/Single_port_ROM/memory_ROM.v                                ; yes             ; User Verilog HDL File                        ; E:/Documentos/Otros archivos/Cicuitos y Hardware/Verilog/MDE/RISCV_Single_Cycle/src/Single_port_ROM/memory_ROM.v                                                ;             ;
; ../src/Control.v                                                   ; yes             ; User Verilog HDL File                        ; E:/Documentos/Otros archivos/Cicuitos y Hardware/Verilog/MDE/RISCV_Single_Cycle/src/Control.v                                                                   ;             ;
; ../src/MUXNInput.v                                                 ; yes             ; User Verilog HDL File                        ; E:/Documentos/Otros archivos/Cicuitos y Hardware/Verilog/MDE/RISCV_Single_Cycle/src/MUXNInput.v                                                                 ;             ;
; ../src/RISCV_tb.v                                                  ; yes             ; User Verilog HDL File                        ; E:/Documentos/Otros archivos/Cicuitos y Hardware/Verilog/MDE/RISCV_Single_Cycle/src/RISCV_tb.v                                                                  ;             ;
; pll40MHz.v                                                         ; yes             ; User Verilog HDL File                        ; E:/Documentos/Otros archivos/Cicuitos y Hardware/Verilog/MDE/RISCV_Single_Cycle/proj_quartus/pll40MHz.v                                                         ; pll40MHz    ;
; pll40MHz/pll40MHz_0002.v                                           ; yes             ; User Verilog HDL File                        ; E:/Documentos/Otros archivos/Cicuitos y Hardware/Verilog/MDE/RISCV_Single_Cycle/proj_quartus/pll40MHz/pll40MHz_0002.v                                           ; pll40MHz    ;
; factorial.txt                                                      ; yes             ; Auto-Found File                              ; E:/Documentos/Otros archivos/Cicuitos y Hardware/Verilog/MDE/RISCV_Single_Cycle/proj_quartus/factorial.txt                                                      ;             ;
; altera_pll.v                                                       ; yes             ; Megafunction                                 ; d:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altera_pll.v                                                                                          ;             ;
; sld_signaltap.vhd                                                  ; yes             ; Megafunction                                 ; d:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/sld_signaltap.vhd                                                                                     ;             ;
; sld_signaltap_impl.vhd                                             ; yes             ; Encrypted Megafunction                       ; d:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/sld_signaltap_impl.vhd                                                                                ;             ;
; sld_ela_control.vhd                                                ; yes             ; Encrypted Megafunction                       ; d:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/sld_ela_control.vhd                                                                                   ;             ;
; lpm_shiftreg.tdf                                                   ; yes             ; Megafunction                                 ; d:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/lpm_shiftreg.tdf                                                                                      ;             ;
; lpm_constant.inc                                                   ; yes             ; Megafunction                                 ; d:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/lpm_constant.inc                                                                                      ;             ;
; dffeea.inc                                                         ; yes             ; Megafunction                                 ; d:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/dffeea.inc                                                                                            ;             ;
; aglobal221.inc                                                     ; yes             ; Megafunction                                 ; d:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/aglobal221.inc                                                                                        ;             ;
; sld_ela_trigger.tdf                                                ; yes             ; Encrypted Megafunction                       ; d:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/sld_ela_trigger.tdf                                                                                   ;             ;
; db/sld_ela_trigger_bgp.tdf                                         ; yes             ; Auto-Generated Megafunction                  ; E:/Documentos/Otros archivos/Cicuitos y Hardware/Verilog/MDE/RISCV_Single_Cycle/proj_quartus/db/sld_ela_trigger_bgp.tdf                                         ;             ;
; db/sld_reserved_single_cycle_p2_auto_signaltap_0_1_2e69.v          ; yes             ; Encrypted Auto-Generated Megafunction        ; E:/Documentos/Otros archivos/Cicuitos y Hardware/Verilog/MDE/RISCV_Single_Cycle/proj_quartus/db/sld_reserved_single_cycle_p2_auto_signaltap_0_1_2e69.v          ;             ;
; sld_alt_reduction.vhd                                              ; yes             ; Encrypted Megafunction                       ; d:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/sld_alt_reduction.vhd                                                                                 ;             ;
; sld_mbpmg.vhd                                                      ; yes             ; Encrypted Megafunction                       ; d:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/sld_mbpmg.vhd                                                                                         ;             ;
; sld_ela_trigger_flow_mgr.vhd                                       ; yes             ; Encrypted Megafunction                       ; d:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/sld_ela_trigger_flow_mgr.vhd                                                                          ;             ;
; sld_buffer_manager.vhd                                             ; yes             ; Encrypted Megafunction                       ; d:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/sld_buffer_manager.vhd                                                                                ;             ;
; altsyncram.tdf                                                     ; yes             ; Megafunction                                 ; d:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf                                                                                        ;             ;
; stratix_ram_block.inc                                              ; yes             ; Megafunction                                 ; d:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/stratix_ram_block.inc                                                                                 ;             ;
; lpm_mux.inc                                                        ; yes             ; Megafunction                                 ; d:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/lpm_mux.inc                                                                                           ;             ;
; lpm_decode.inc                                                     ; yes             ; Megafunction                                 ; d:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/lpm_decode.inc                                                                                        ;             ;
; a_rdenreg.inc                                                      ; yes             ; Megafunction                                 ; d:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/a_rdenreg.inc                                                                                         ;             ;
; altrom.inc                                                         ; yes             ; Megafunction                                 ; d:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altrom.inc                                                                                            ;             ;
; altram.inc                                                         ; yes             ; Megafunction                                 ; d:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altram.inc                                                                                            ;             ;
; altdpram.inc                                                       ; yes             ; Megafunction                                 ; d:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altdpram.inc                                                                                          ;             ;
; db/altsyncram_ck84.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; E:/Documentos/Otros archivos/Cicuitos y Hardware/Verilog/MDE/RISCV_Single_Cycle/proj_quartus/db/altsyncram_ck84.tdf                                             ;             ;
; altdpram.tdf                                                       ; yes             ; Megafunction                                 ; d:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altdpram.tdf                                                                                          ;             ;
; memmodes.inc                                                       ; yes             ; Megafunction                                 ; d:/intelfpga_lite/22.1std/quartus/libraries/others/maxplus2/memmodes.inc                                                                                        ;             ;
; a_hdffe.inc                                                        ; yes             ; Megafunction                                 ; d:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/a_hdffe.inc                                                                                           ;             ;
; alt_le_rden_reg.inc                                                ; yes             ; Megafunction                                 ; d:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/alt_le_rden_reg.inc                                                                                   ;             ;
; altsyncram.inc                                                     ; yes             ; Megafunction                                 ; d:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.inc                                                                                        ;             ;
; lpm_mux.tdf                                                        ; yes             ; Megafunction                                 ; d:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/lpm_mux.tdf                                                                                           ;             ;
; muxlut.inc                                                         ; yes             ; Megafunction                                 ; d:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/muxlut.inc                                                                                            ;             ;
; bypassff.inc                                                       ; yes             ; Megafunction                                 ; d:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/bypassff.inc                                                                                          ;             ;
; altshift.inc                                                       ; yes             ; Megafunction                                 ; d:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altshift.inc                                                                                          ;             ;
; db/mux_dlc.tdf                                                     ; yes             ; Auto-Generated Megafunction                  ; E:/Documentos/Otros archivos/Cicuitos y Hardware/Verilog/MDE/RISCV_Single_Cycle/proj_quartus/db/mux_dlc.tdf                                                     ;             ;
; lpm_decode.tdf                                                     ; yes             ; Megafunction                                 ; d:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/lpm_decode.tdf                                                                                        ;             ;
; declut.inc                                                         ; yes             ; Megafunction                                 ; d:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/declut.inc                                                                                            ;             ;
; lpm_compare.inc                                                    ; yes             ; Megafunction                                 ; d:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/lpm_compare.inc                                                                                       ;             ;
; db/decode_vnf.tdf                                                  ; yes             ; Auto-Generated Megafunction                  ; E:/Documentos/Otros archivos/Cicuitos y Hardware/Verilog/MDE/RISCV_Single_Cycle/proj_quartus/db/decode_vnf.tdf                                                  ;             ;
; lpm_counter.tdf                                                    ; yes             ; Megafunction                                 ; d:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/lpm_counter.tdf                                                                                       ;             ;
; lpm_add_sub.inc                                                    ; yes             ; Megafunction                                 ; d:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/lpm_add_sub.inc                                                                                       ;             ;
; cmpconst.inc                                                       ; yes             ; Megafunction                                 ; d:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/cmpconst.inc                                                                                          ;             ;
; lpm_counter.inc                                                    ; yes             ; Megafunction                                 ; d:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/lpm_counter.inc                                                                                       ;             ;
; alt_counter_stratix.inc                                            ; yes             ; Megafunction                                 ; d:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/alt_counter_stratix.inc                                                                               ;             ;
; db/cntr_jai.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; E:/Documentos/Otros archivos/Cicuitos y Hardware/Verilog/MDE/RISCV_Single_Cycle/proj_quartus/db/cntr_jai.tdf                                                    ;             ;
; db/cmpr_g9c.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; E:/Documentos/Otros archivos/Cicuitos y Hardware/Verilog/MDE/RISCV_Single_Cycle/proj_quartus/db/cmpr_g9c.tdf                                                    ;             ;
; db/cntr_22j.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; E:/Documentos/Otros archivos/Cicuitos y Hardware/Verilog/MDE/RISCV_Single_Cycle/proj_quartus/db/cntr_22j.tdf                                                    ;             ;
; db/cntr_09i.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; E:/Documentos/Otros archivos/Cicuitos y Hardware/Verilog/MDE/RISCV_Single_Cycle/proj_quartus/db/cntr_09i.tdf                                                    ;             ;
; db/cmpr_d9c.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; E:/Documentos/Otros archivos/Cicuitos y Hardware/Verilog/MDE/RISCV_Single_Cycle/proj_quartus/db/cmpr_d9c.tdf                                                    ;             ;
; db/cntr_kri.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; E:/Documentos/Otros archivos/Cicuitos y Hardware/Verilog/MDE/RISCV_Single_Cycle/proj_quartus/db/cntr_kri.tdf                                                    ;             ;
; db/cmpr_99c.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; E:/Documentos/Otros archivos/Cicuitos y Hardware/Verilog/MDE/RISCV_Single_Cycle/proj_quartus/db/cmpr_99c.tdf                                                    ;             ;
; sld_rom_sr.vhd                                                     ; yes             ; Encrypted Megafunction                       ; d:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/sld_rom_sr.vhd                                                                                        ;             ;
; sld_jtag_endpoint_adapter.vhd                                      ; yes             ; Encrypted Megafunction                       ; d:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd                                                                         ;             ;
; sld_jtag_endpoint_adapter_impl.sv                                  ; yes             ; Encrypted Megafunction                       ; d:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter_impl.sv                                                                     ;             ;
; sld_hub.vhd                                                        ; yes             ; Encrypted Megafunction                       ; d:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/sld_hub.vhd                                                                                           ; altera_sld  ;
; db/ip/sld87d6b97a/alt_sld_fab.v                                    ; yes             ; Encrypted Auto-Found Verilog HDL File        ; E:/Documentos/Otros archivos/Cicuitos y Hardware/Verilog/MDE/RISCV_Single_Cycle/proj_quartus/db/ip/sld87d6b97a/alt_sld_fab.v                                    ; alt_sld_fab ;
; db/ip/sld87d6b97a/submodules/alt_sld_fab_alt_sld_fab.v             ; yes             ; Encrypted Auto-Found Verilog HDL File        ; E:/Documentos/Otros archivos/Cicuitos y Hardware/Verilog/MDE/RISCV_Single_Cycle/proj_quartus/db/ip/sld87d6b97a/submodules/alt_sld_fab_alt_sld_fab.v             ; alt_sld_fab ;
; db/ip/sld87d6b97a/submodules/alt_sld_fab_alt_sld_fab_ident.sv      ; yes             ; Auto-Found SystemVerilog HDL File            ; E:/Documentos/Otros archivos/Cicuitos y Hardware/Verilog/MDE/RISCV_Single_Cycle/proj_quartus/db/ip/sld87d6b97a/submodules/alt_sld_fab_alt_sld_fab_ident.sv      ; alt_sld_fab ;
; db/ip/sld87d6b97a/submodules/alt_sld_fab_alt_sld_fab_presplit.sv   ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; E:/Documentos/Otros archivos/Cicuitos y Hardware/Verilog/MDE/RISCV_Single_Cycle/proj_quartus/db/ip/sld87d6b97a/submodules/alt_sld_fab_alt_sld_fab_presplit.sv   ; alt_sld_fab ;
; db/ip/sld87d6b97a/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd ; yes             ; Encrypted Auto-Found VHDL File               ; E:/Documentos/Otros archivos/Cicuitos y Hardware/Verilog/MDE/RISCV_Single_Cycle/proj_quartus/db/ip/sld87d6b97a/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd ; alt_sld_fab ;
; db/ip/sld87d6b97a/submodules/alt_sld_fab_alt_sld_fab_splitter.sv   ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; E:/Documentos/Otros archivos/Cicuitos y Hardware/Verilog/MDE/RISCV_Single_Cycle/proj_quartus/db/ip/sld87d6b97a/submodules/alt_sld_fab_alt_sld_fab_splitter.sv   ; alt_sld_fab ;
; sld_jtag_hub.vhd                                                   ; yes             ; Encrypted Megafunction                       ; d:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/sld_jtag_hub.vhd                                                                                      ;             ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                                                                        ;
+---------------------------------------------+--------------------------------------------------------------------------------------+
; Resource                                    ; Usage                                                                                ;
+---------------------------------------------+--------------------------------------------------------------------------------------+
; Estimate of Logic utilization (ALMs needed) ; 4789                                                                                 ;
;                                             ;                                                                                      ;
; Combinational ALUT usage for logic          ; 3093                                                                                 ;
;     -- 7 input functions                    ; 73                                                                                   ;
;     -- 6 input functions                    ; 1759                                                                                 ;
;     -- 5 input functions                    ; 587                                                                                  ;
;     -- 4 input functions                    ; 166                                                                                  ;
;     -- <=3 input functions                  ; 508                                                                                  ;
;                                             ;                                                                                      ;
; Dedicated logic registers                   ; 7077                                                                                 ;
;                                             ;                                                                                      ;
; I/O pins                                    ; 4                                                                                    ;
; Total MLAB memory bits                      ; 0                                                                                    ;
; Total block memory bits                     ; 415744                                                                               ;
;                                             ;                                                                                      ;
; Total DSP Blocks                            ; 2                                                                                    ;
;                                             ;                                                                                      ;
; Total PLLs                                  ; 1                                                                                    ;
;     -- PLLs                                 ; 1                                                                                    ;
;                                             ;                                                                                      ;
; Maximum fan-out node                        ; pll40MHz:clk40MHz|pll40MHz_0002:pll40mhz_inst|altera_pll:altera_pll_i|outclk_wire[0] ;
; Maximum fan-out                             ; 5944                                                                                 ;
; Total fan-out                               ; 42696                                                                                ;
; Average fan-out                             ; 4.11                                                                                 ;
+---------------------------------------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+--------------+
; Compilation Hierarchy Node                                                                                                              ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                                                                            ; Entity Name                                          ; Library Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+--------------+
; |single_cycle_p2                                                                                                                        ; 3093 (1)            ; 7077 (0)                  ; 415744            ; 2          ; 4    ; 0            ; |single_cycle_p2                                                                                                                                                                                                                                                                                                                                                                                               ; single_cycle_p2                                      ; work         ;
;    |MemController:MemCtrl|                                                                                                              ; 55 (55)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|MemController:MemCtrl                                                                                                                                                                                                                                                                                                                                                                         ; MemController                                        ; work         ;
;    |UART:uart0|                                                                                                                         ; 76 (3)              ; 85 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|UART:uart0                                                                                                                                                                                                                                                                                                                                                                                    ; UART                                                 ; work         ;
;       |Register:RXReg|                                                                                                                  ; 0 (0)               ; 10 (10)                   ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|UART:uart0|Register:RXReg                                                                                                                                                                                                                                                                                                                                                                     ; Register                                             ; work         ;
;       |Register:TXReg|                                                                                                                  ; 0 (0)               ; 10 (10)                   ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|UART:uart0|Register:TXReg                                                                                                                                                                                                                                                                                                                                                                     ; Register                                             ; work         ;
;       |UART_RX:RX|                                                                                                                      ; 32 (0)              ; 33 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|UART:uart0|UART_RX:RX                                                                                                                                                                                                                                                                                                                                                                         ; UART_RX                                              ; work         ;
;          |Bit_Rate_Pulse:BR_pulse_rx|                                                                                                   ; 16 (16)             ; 13 (13)                   ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|UART:uart0|UART_RX:RX|Bit_Rate_Pulse:BR_pulse_rx                                                                                                                                                                                                                                                                                                                                              ; Bit_Rate_Pulse                                       ; work         ;
;          |Counter_Param:Counter_bits_rx|                                                                                                ; 4 (4)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|UART:uart0|UART_RX:RX|Counter_Param:Counter_bits_rx                                                                                                                                                                                                                                                                                                                                           ; Counter_Param                                        ; work         ;
;          |FSM_UART_rx:FSM_rx|                                                                                                           ; 12 (11)             ; 7 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|UART:uart0|UART_RX:RX|FSM_UART_rx:FSM_rx                                                                                                                                                                                                                                                                                                                                                      ; FSM_UART_rx                                          ; work         ;
;             |FF_D_enable:Sampling|                                                                                                      ; 1 (1)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|UART:uart0|UART_RX:RX|FSM_UART_rx:FSM_rx|FF_D_enable:Sampling                                                                                                                                                                                                                                                                                                                                 ; FF_D_enable                                          ; work         ;
;          |RXshift_register:SR|                                                                                                          ; 0 (0)               ; 9 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|UART:uart0|UART_RX:RX|RXshift_register:SR                                                                                                                                                                                                                                                                                                                                                     ; RXshift_register                                     ; work         ;
;             |FF_D_enable:FF_[1].FF|                                                                                                     ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|UART:uart0|UART_RX:RX|RXshift_register:SR|FF_D_enable:FF_[1].FF                                                                                                                                                                                                                                                                                                                               ; FF_D_enable                                          ; work         ;
;             |FF_D_enable:FF_[2].FF|                                                                                                     ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|UART:uart0|UART_RX:RX|RXshift_register:SR|FF_D_enable:FF_[2].FF                                                                                                                                                                                                                                                                                                                               ; FF_D_enable                                          ; work         ;
;             |FF_D_enable:FF_[3].FF|                                                                                                     ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|UART:uart0|UART_RX:RX|RXshift_register:SR|FF_D_enable:FF_[3].FF                                                                                                                                                                                                                                                                                                                               ; FF_D_enable                                          ; work         ;
;             |FF_D_enable:FF_[4].FF|                                                                                                     ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|UART:uart0|UART_RX:RX|RXshift_register:SR|FF_D_enable:FF_[4].FF                                                                                                                                                                                                                                                                                                                               ; FF_D_enable                                          ; work         ;
;             |FF_D_enable:FF_[5].FF|                                                                                                     ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|UART:uart0|UART_RX:RX|RXshift_register:SR|FF_D_enable:FF_[5].FF                                                                                                                                                                                                                                                                                                                               ; FF_D_enable                                          ; work         ;
;             |FF_D_enable:FF_[6].FF|                                                                                                     ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|UART:uart0|UART_RX:RX|RXshift_register:SR|FF_D_enable:FF_[6].FF                                                                                                                                                                                                                                                                                                                               ; FF_D_enable                                          ; work         ;
;             |FF_D_enable:FF_[7].FF|                                                                                                     ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|UART:uart0|UART_RX:RX|RXshift_register:SR|FF_D_enable:FF_[7].FF                                                                                                                                                                                                                                                                                                                               ; FF_D_enable                                          ; work         ;
;             |FF_D_enable:FF_[8].FF|                                                                                                     ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|UART:uart0|UART_RX:RX|RXshift_register:SR|FF_D_enable:FF_[8].FF                                                                                                                                                                                                                                                                                                                               ; FF_D_enable                                          ; work         ;
;             |FF_D_enable:FF_[9].FF|                                                                                                     ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|UART:uart0|UART_RX:RX|RXshift_register:SR|FF_D_enable:FF_[9].FF                                                                                                                                                                                                                                                                                                                               ; FF_D_enable                                          ; work         ;
;       |UART_TX:TX|                                                                                                                      ; 41 (1)              ; 32 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|UART:uart0|UART_TX:TX                                                                                                                                                                                                                                                                                                                                                                         ; UART_TX                                              ; work         ;
;          |Bit_Rate_Pulse:BR_pulse_tx|                                                                                                   ; 16 (16)             ; 13 (13)                   ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|UART:uart0|UART_TX:TX|Bit_Rate_Pulse:BR_pulse_tx                                                                                                                                                                                                                                                                                                                                              ; Bit_Rate_Pulse                                       ; work         ;
;          |Counter_Param:Counter_bits_tx|                                                                                                ; 4 (4)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|UART:uart0|UART_TX:TX|Counter_Param:Counter_bits_tx                                                                                                                                                                                                                                                                                                                                           ; Counter_Param                                        ; work         ;
;          |FSM_UART_tx:FSM_tx|                                                                                                           ; 9 (9)               ; 5 (5)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|UART:uart0|UART_TX:TX|FSM_UART_tx:FSM_tx                                                                                                                                                                                                                                                                                                                                                      ; FSM_UART_tx                                          ; work         ;
;          |TXshift_register:SR|                                                                                                          ; 11 (0)              ; 10 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|UART:uart0|UART_TX:TX|TXshift_register:SR                                                                                                                                                                                                                                                                                                                                                     ; TXshift_register                                     ; work         ;
;             |FF_D_2enable:FF_[0].FF|                                                                                                    ; 2 (2)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|UART:uart0|UART_TX:TX|TXshift_register:SR|FF_D_2enable:FF_[0].FF                                                                                                                                                                                                                                                                                                                              ; FF_D_2enable                                         ; work         ;
;             |FF_D_2enable:FF_[1].FF|                                                                                                    ; 1 (1)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|UART:uart0|UART_TX:TX|TXshift_register:SR|FF_D_2enable:FF_[1].FF                                                                                                                                                                                                                                                                                                                              ; FF_D_2enable                                         ; work         ;
;             |FF_D_2enable:FF_[2].FF|                                                                                                    ; 1 (1)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|UART:uart0|UART_TX:TX|TXshift_register:SR|FF_D_2enable:FF_[2].FF                                                                                                                                                                                                                                                                                                                              ; FF_D_2enable                                         ; work         ;
;             |FF_D_2enable:FF_[3].FF|                                                                                                    ; 1 (1)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|UART:uart0|UART_TX:TX|TXshift_register:SR|FF_D_2enable:FF_[3].FF                                                                                                                                                                                                                                                                                                                              ; FF_D_2enable                                         ; work         ;
;             |FF_D_2enable:FF_[4].FF|                                                                                                    ; 1 (1)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|UART:uart0|UART_TX:TX|TXshift_register:SR|FF_D_2enable:FF_[4].FF                                                                                                                                                                                                                                                                                                                              ; FF_D_2enable                                         ; work         ;
;             |FF_D_2enable:FF_[5].FF|                                                                                                    ; 1 (1)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|UART:uart0|UART_TX:TX|TXshift_register:SR|FF_D_2enable:FF_[5].FF                                                                                                                                                                                                                                                                                                                              ; FF_D_2enable                                         ; work         ;
;             |FF_D_2enable:FF_[6].FF|                                                                                                    ; 1 (1)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|UART:uart0|UART_TX:TX|TXshift_register:SR|FF_D_2enable:FF_[6].FF                                                                                                                                                                                                                                                                                                                              ; FF_D_2enable                                         ; work         ;
;             |FF_D_2enable:FF_[7].FF|                                                                                                    ; 1 (1)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|UART:uart0|UART_TX:TX|TXshift_register:SR|FF_D_2enable:FF_[7].FF                                                                                                                                                                                                                                                                                                                              ; FF_D_2enable                                         ; work         ;
;             |FF_D_2enable:FF_[8].FF|                                                                                                    ; 1 (1)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|UART:uart0|UART_TX:TX|TXshift_register:SR|FF_D_2enable:FF_[8].FF                                                                                                                                                                                                                                                                                                                              ; FF_D_2enable                                         ; work         ;
;             |FF_D_2enable:FF_[9].FF|                                                                                                    ; 1 (1)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|UART:uart0|UART_TX:TX|TXshift_register:SR|FF_D_2enable:FF_[9].FF                                                                                                                                                                                                                                                                                                                              ; FF_D_2enable                                         ; work         ;
;    |core_risc_v:core|                                                                                                                   ; 1479 (2)            ; 896 (0)                   ; 0                 ; 2          ; 0    ; 0            ; |single_cycle_p2|core_risc_v:core                                                                                                                                                                                                                                                                                                                                                                              ; core_risc_v                                          ; work         ;
;       |ALU:ALU_Block|                                                                                                                   ; 435 (435)           ; 0 (0)                     ; 0                 ; 2          ; 0    ; 0            ; |single_cycle_p2|core_risc_v:core|ALU:ALU_Block                                                                                                                                                                                                                                                                                                                                                                ; ALU                                                  ; work         ;
;       |Control_unit_riscv:cu_riscV|                                                                                                     ; 20 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|core_risc_v:core|Control_unit_riscv:cu_riscV                                                                                                                                                                                                                                                                                                                                                  ; Control_unit_riscv                                   ; work         ;
;          |ALU_decoder:ALUControl|                                                                                                       ; 6 (6)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|core_risc_v:core|Control_unit_riscv:cu_riscV|ALU_decoder:ALUControl                                                                                                                                                                                                                                                                                                                           ; ALU_decoder                                          ; work         ;
;          |Control:ControlModule|                                                                                                        ; 14 (14)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|core_risc_v:core|Control_unit_riscv:cu_riscV|Control:ControlModule                                                                                                                                                                                                                                                                                                                            ; Control                                              ; work         ;
;       |Mux_2to1:pc_src|                                                                                                                 ; 32 (32)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|core_risc_v:core|Mux_2to1:pc_src                                                                                                                                                                                                                                                                                                                                                              ; Mux_2to1                                             ; work         ;
;       |Mux_2to1:src_B|                                                                                                                  ; 33 (33)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|core_risc_v:core|Mux_2to1:src_B                                                                                                                                                                                                                                                                                                                                                               ; Mux_2to1                                             ; work         ;
;       |Mux_4to1:data_pc_rd|                                                                                                             ; 79 (79)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|core_risc_v:core|Mux_4to1:data_pc_rd                                                                                                                                                                                                                                                                                                                                                          ; Mux_4to1                                             ; work         ;
;       |Register:PCReg|                                                                                                                  ; 1 (1)               ; 32 (32)                   ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|core_risc_v:core|Register:PCReg                                                                                                                                                                                                                                                                                                                                                               ; Register                                             ; work         ;
;       |RegisterFile:RegFile|                                                                                                            ; 750 (0)             ; 864 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|core_risc_v:core|RegisterFile:RegFile                                                                                                                                                                                                                                                                                                                                                         ; RegisterFile                                         ; work         ;
;          |MUX32input:rd1Out|                                                                                                            ; 320 (320)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|core_risc_v:core|RegisterFile:RegFile|MUX32input:rd1Out                                                                                                                                                                                                                                                                                                                                       ; MUX32input                                           ; work         ;
;          |MUX32input:rd2Out|                                                                                                            ; 369 (369)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|core_risc_v:core|RegisterFile:RegFile|MUX32input:rd2Out                                                                                                                                                                                                                                                                                                                                       ; MUX32input                                           ; work         ;
;          |Registers:Regs|                                                                                                               ; 28 (0)              ; 864 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|core_risc_v:core|RegisterFile:RegFile|Registers:Regs                                                                                                                                                                                                                                                                                                                                          ; Registers                                            ; work         ;
;             |Register:R0_1[1].R|                                                                                                        ; 0 (0)               ; 32 (32)                   ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R0_1[1].R                                                                                                                                                                                                                                                                                                                       ; Register                                             ; work         ;
;             |Register:R3_31[10].R|                                                                                                      ; 0 (0)               ; 32 (32)                   ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[10].R                                                                                                                                                                                                                                                                                                                     ; Register                                             ; work         ;
;             |Register:R3_31[12].R|                                                                                                      ; 0 (0)               ; 32 (32)                   ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[12].R                                                                                                                                                                                                                                                                                                                     ; Register                                             ; work         ;
;             |Register:R3_31[14].R|                                                                                                      ; 0 (0)               ; 32 (32)                   ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[14].R                                                                                                                                                                                                                                                                                                                     ; Register                                             ; work         ;
;             |Register:R3_31[15].R|                                                                                                      ; 0 (0)               ; 32 (32)                   ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[15].R                                                                                                                                                                                                                                                                                                                     ; Register                                             ; work         ;
;             |Register:R3_31[16].R|                                                                                                      ; 0 (0)               ; 32 (32)                   ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[16].R                                                                                                                                                                                                                                                                                                                     ; Register                                             ; work         ;
;             |Register:R3_31[18].R|                                                                                                      ; 0 (0)               ; 32 (32)                   ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[18].R                                                                                                                                                                                                                                                                                                                     ; Register                                             ; work         ;
;             |Register:R3_31[19].R|                                                                                                      ; 0 (0)               ; 32 (32)                   ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[19].R                                                                                                                                                                                                                                                                                                                     ; Register                                             ; work         ;
;             |Register:R3_31[20].R|                                                                                                      ; 0 (0)               ; 32 (32)                   ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[20].R                                                                                                                                                                                                                                                                                                                     ; Register                                             ; work         ;
;             |Register:R3_31[21].R|                                                                                                      ; 0 (0)               ; 32 (32)                   ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[21].R                                                                                                                                                                                                                                                                                                                     ; Register                                             ; work         ;
;             |Register:R3_31[22].R|                                                                                                      ; 0 (0)               ; 32 (32)                   ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[22].R                                                                                                                                                                                                                                                                                                                     ; Register                                             ; work         ;
;             |Register:R3_31[23].R|                                                                                                      ; 0 (0)               ; 32 (32)                   ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[23].R                                                                                                                                                                                                                                                                                                                     ; Register                                             ; work         ;
;             |Register:R3_31[24].R|                                                                                                      ; 0 (0)               ; 32 (32)                   ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[24].R                                                                                                                                                                                                                                                                                                                     ; Register                                             ; work         ;
;             |Register:R3_31[25].R|                                                                                                      ; 0 (0)               ; 32 (32)                   ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[25].R                                                                                                                                                                                                                                                                                                                     ; Register                                             ; work         ;
;             |Register:R3_31[26].R|                                                                                                      ; 0 (0)               ; 32 (32)                   ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[26].R                                                                                                                                                                                                                                                                                                                     ; Register                                             ; work         ;
;             |Register:R3_31[28].R|                                                                                                      ; 0 (0)               ; 32 (32)                   ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[28].R                                                                                                                                                                                                                                                                                                                     ; Register                                             ; work         ;
;             |Register:R3_31[29].R|                                                                                                      ; 0 (0)               ; 32 (32)                   ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[29].R                                                                                                                                                                                                                                                                                                                     ; Register                                             ; work         ;
;             |Register:R3_31[30].R|                                                                                                      ; 0 (0)               ; 32 (32)                   ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[30].R                                                                                                                                                                                                                                                                                                                     ; Register                                             ; work         ;
;             |Register:R3_31[31].R|                                                                                                      ; 0 (0)               ; 32 (32)                   ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[31].R                                                                                                                                                                                                                                                                                                                     ; Register                                             ; work         ;
;             |Register:R3_31[3].R|                                                                                                       ; 0 (0)               ; 32 (32)                   ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[3].R                                                                                                                                                                                                                                                                                                                      ; Register                                             ; work         ;
;             |Register:R3_31[4].R|                                                                                                       ; 0 (0)               ; 32 (32)                   ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[4].R                                                                                                                                                                                                                                                                                                                      ; Register                                             ; work         ;
;             |Register:R3_31[5].R|                                                                                                       ; 0 (0)               ; 32 (32)                   ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[5].R                                                                                                                                                                                                                                                                                                                      ; Register                                             ; work         ;
;             |Register:R3_31[6].R|                                                                                                       ; 0 (0)               ; 32 (32)                   ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[6].R                                                                                                                                                                                                                                                                                                                      ; Register                                             ; work         ;
;             |Register:R3_31[7].R|                                                                                                       ; 0 (0)               ; 32 (32)                   ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[7].R                                                                                                                                                                                                                                                                                                                      ; Register                                             ; work         ;
;             |Register:R3_31[8].R|                                                                                                       ; 0 (0)               ; 32 (32)                   ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[8].R                                                                                                                                                                                                                                                                                                                      ; Register                                             ; work         ;
;             |Register:R3_31[9].R|                                                                                                       ; 0 (0)               ; 32 (32)                   ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[9].R                                                                                                                                                                                                                                                                                                                      ; Register                                             ; work         ;
;             |Register:SP|                                                                                                               ; 28 (28)             ; 32 (32)                   ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:SP                                                                                                                                                                                                                                                                                                                              ; Register                                             ; work         ;
;          |WriteControl:WC_32_regs|                                                                                                      ; 33 (33)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|core_risc_v:core|RegisterFile:RegFile|WriteControl:WC_32_regs                                                                                                                                                                                                                                                                                                                                 ; WriteControl                                         ; work         ;
;       |adder:PC_add_imm|                                                                                                                ; 32 (32)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|core_risc_v:core|adder:PC_add_imm                                                                                                                                                                                                                                                                                                                                                             ; adder                                                ; work         ;
;       |adder:PC_adder|                                                                                                                  ; 30 (30)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|core_risc_v:core|adder:PC_adder                                                                                                                                                                                                                                                                                                                                                               ; adder                                                ; work         ;
;       |imm:GenImm|                                                                                                                      ; 42 (42)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|core_risc_v:core|imm:GenImm                                                                                                                                                                                                                                                                                                                                                                   ; imm                                                  ; work         ;
;       |memory_ROM:ROM|                                                                                                                  ; 23 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|core_risc_v:core|memory_ROM:ROM                                                                                                                                                                                                                                                                                                                                                               ; memory_ROM                                           ; work         ;
;          |single_port_rom:ROM_32bitD_programMemory|                                                                                     ; 23 (23)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|core_risc_v:core|memory_ROM:ROM|single_port_rom:ROM_32bitD_programMemory                                                                                                                                                                                                                                                                                                                      ; single_port_rom                                      ; work         ;
;    |pll40MHz:clk40MHz|                                                                                                                  ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|pll40MHz:clk40MHz                                                                                                                                                                                                                                                                                                                                                                             ; pll40MHz                                             ; pll40MHz     ;
;       |pll40MHz_0002:pll40mhz_inst|                                                                                                     ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|pll40MHz:clk40MHz|pll40MHz_0002:pll40mhz_inst                                                                                                                                                                                                                                                                                                                                                 ; pll40MHz_0002                                        ; pll40MHz     ;
;          |altera_pll:altera_pll_i|                                                                                                      ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|pll40MHz:clk40MHz|pll40MHz_0002:pll40mhz_inst|altera_pll:altera_pll_i                                                                                                                                                                                                                                                                                                                         ; altera_pll                                           ; work         ;
;    |single_port_ram:RAM_32bit_dataMemory|                                                                                               ; 800 (800)           ; 2048 (2048)               ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|single_port_ram:RAM_32bit_dataMemory                                                                                                                                                                                                                                                                                                                                                          ; single_port_ram                                      ; work         ;
;    |sld_hub:auto_hub|                                                                                                                   ; 90 (1)              ; 90 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                                                                              ; sld_hub                                              ; altera_sld   ;
;       |alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric| ; 89 (0)              ; 90 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric                                                                                                                                                                                                                                              ; alt_sld_fab_with_jtag_input                          ; altera_sld   ;
;          |alt_sld_fab:instrumentation_fabric|                                                                                           ; 89 (0)              ; 90 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                                                                           ; alt_sld_fab                                          ; alt_sld_fab  ;
;             |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                                                       ; 89 (1)              ; 90 (5)                    ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                                                                       ; alt_sld_fab_alt_sld_fab                              ; alt_sld_fab  ;
;                |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                                                            ; 88 (0)              ; 85 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                                                                           ; alt_sld_fab_alt_sld_fab_sldfabric                    ; alt_sld_fab  ;
;                   |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                                                        ; 88 (55)             ; 85 (57)                   ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                                                                              ; sld_jtag_hub                                         ; work         ;
;                      |sld_rom_sr:hub_info_reg|                                                                                          ; 15 (15)             ; 9 (9)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg                                                      ; sld_rom_sr                                           ; work         ;
;                      |sld_shadow_jsm:shadow_jsm|                                                                                        ; 18 (18)             ; 19 (19)                   ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm                                                    ; sld_shadow_jsm                                       ; altera_sld   ;
;    |sld_signaltap:auto_signaltap_0|                                                                                                     ; 592 (2)             ; 3958 (406)                ; 415744            ; 0          ; 0    ; 0            ; |single_cycle_p2|sld_signaltap:auto_signaltap_0                                                                                                                                                                                                                                                                                                                                                                ; sld_signaltap                                        ; work         ;
;       |sld_signaltap_impl:sld_signaltap_body|                                                                                           ; 590 (0)             ; 3552 (0)                  ; 415744            ; 0          ; 0    ; 0            ; |single_cycle_p2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body                                                                                                                                                                                                                                                                                                                          ; sld_signaltap_impl                                   ; work         ;
;          |sld_signaltap_implb:sld_signaltap_body|                                                                                       ; 590 (68)            ; 3552 (2039)               ; 415744            ; 0          ; 0    ; 0            ; |single_cycle_p2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body                                                                                                                                                                                                                                                                                   ; sld_signaltap_implb                                  ; work         ;
;             |altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|                                                            ; 2 (0)               ; 70 (70)                   ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem                                                                                                                                                                                                                    ; altdpram                                             ; work         ;
;                |lpm_decode:wdecoder|                                                                                                    ; 2 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder                                                                                                                                                                                                ; lpm_decode                                           ; work         ;
;                   |decode_vnf:auto_generated|                                                                                           ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_vnf:auto_generated                                                                                                                                                                      ; decode_vnf                                           ; work         ;
;             |altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|                                                                           ; 0 (0)               ; 0 (0)                     ; 415744            ; 0          ; 0    ; 0            ; |single_cycle_p2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram                                                                                                                                                                                                                                   ; altsyncram                                           ; work         ;
;                |altsyncram_ck84:auto_generated|                                                                                         ; 0 (0)               ; 0 (0)                     ; 415744            ; 0          ; 0    ; 0            ; |single_cycle_p2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ck84:auto_generated                                                                                                                                                                                                    ; altsyncram_ck84                                      ; work         ;
;             |lpm_shiftreg:segment_offset_config_deserialize|                                                                            ; 0 (0)               ; 11 (11)                   ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize                                                                                                                                                                                                                                    ; lpm_shiftreg                                         ; work         ;
;             |lpm_shiftreg:status_register|                                                                                              ; 17 (17)             ; 17 (17)                   ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register                                                                                                                                                                                                                                                      ; lpm_shiftreg                                         ; work         ;
;             |serial_crc_16:\tdo_crc_gen:tdo_crc_calc|                                                                                   ; 4 (4)               ; 13 (13)                   ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc                                                                                                                                                                                                                                           ; serial_crc_16                                        ; work         ;
;             |sld_buffer_manager:sld_buffer_manager_inst|                                                                                ; 80 (80)             ; 64 (64)                   ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst                                                                                                                                                                                                                                        ; sld_buffer_manager                                   ; work         ;
;             |sld_ela_control:ela_control|                                                                                               ; 354 (1)             ; 1056 (1)                  ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control                                                                                                                                                                                                                                                       ; sld_ela_control                                      ; work         ;
;                |lpm_shiftreg:trigger_config_deserialize|                                                                                ; 0 (0)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize                                                                                                                                                                                                               ; lpm_shiftreg                                         ; work         ;
;                |sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|                                             ; 352 (0)             ; 1040 (0)                  ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper                                                                                                                                                                            ; sld_ela_trigger                                      ; work         ;
;                   |sld_ela_trigger_bgp:auto_generated|                                                                                  ; 352 (0)             ; 1040 (0)                  ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bgp:auto_generated                                                                                                                                         ; sld_ela_trigger_bgp                                  ; work         ;
;                      |sld_reserved_single_cycle_p2_auto_signaltap_0_1_2e69:mgl_prim1|                                                   ; 352 (203)           ; 1040 (1)                  ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bgp:auto_generated|sld_reserved_single_cycle_p2_auto_signaltap_0_1_2e69:mgl_prim1                                                                          ; sld_reserved_single_cycle_p2_auto_signaltap_0_1_2e69 ; work         ;
;                         |lpm_shiftreg:config_shiftreg_102|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bgp:auto_generated|sld_reserved_single_cycle_p2_auto_signaltap_0_1_2e69:mgl_prim1|lpm_shiftreg:config_shiftreg_102                                         ; lpm_shiftreg                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_103|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bgp:auto_generated|sld_reserved_single_cycle_p2_auto_signaltap_0_1_2e69:mgl_prim1|lpm_shiftreg:config_shiftreg_103                                         ; lpm_shiftreg                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_105|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bgp:auto_generated|sld_reserved_single_cycle_p2_auto_signaltap_0_1_2e69:mgl_prim1|lpm_shiftreg:config_shiftreg_105                                         ; lpm_shiftreg                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_106|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bgp:auto_generated|sld_reserved_single_cycle_p2_auto_signaltap_0_1_2e69:mgl_prim1|lpm_shiftreg:config_shiftreg_106                                         ; lpm_shiftreg                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_108|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bgp:auto_generated|sld_reserved_single_cycle_p2_auto_signaltap_0_1_2e69:mgl_prim1|lpm_shiftreg:config_shiftreg_108                                         ; lpm_shiftreg                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_109|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bgp:auto_generated|sld_reserved_single_cycle_p2_auto_signaltap_0_1_2e69:mgl_prim1|lpm_shiftreg:config_shiftreg_109                                         ; lpm_shiftreg                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_10|                                                                               ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bgp:auto_generated|sld_reserved_single_cycle_p2_auto_signaltap_0_1_2e69:mgl_prim1|lpm_shiftreg:config_shiftreg_10                                          ; lpm_shiftreg                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_111|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bgp:auto_generated|sld_reserved_single_cycle_p2_auto_signaltap_0_1_2e69:mgl_prim1|lpm_shiftreg:config_shiftreg_111                                         ; lpm_shiftreg                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_112|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bgp:auto_generated|sld_reserved_single_cycle_p2_auto_signaltap_0_1_2e69:mgl_prim1|lpm_shiftreg:config_shiftreg_112                                         ; lpm_shiftreg                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_114|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bgp:auto_generated|sld_reserved_single_cycle_p2_auto_signaltap_0_1_2e69:mgl_prim1|lpm_shiftreg:config_shiftreg_114                                         ; lpm_shiftreg                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_115|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bgp:auto_generated|sld_reserved_single_cycle_p2_auto_signaltap_0_1_2e69:mgl_prim1|lpm_shiftreg:config_shiftreg_115                                         ; lpm_shiftreg                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_117|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bgp:auto_generated|sld_reserved_single_cycle_p2_auto_signaltap_0_1_2e69:mgl_prim1|lpm_shiftreg:config_shiftreg_117                                         ; lpm_shiftreg                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_118|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bgp:auto_generated|sld_reserved_single_cycle_p2_auto_signaltap_0_1_2e69:mgl_prim1|lpm_shiftreg:config_shiftreg_118                                         ; lpm_shiftreg                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_11|                                                                               ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bgp:auto_generated|sld_reserved_single_cycle_p2_auto_signaltap_0_1_2e69:mgl_prim1|lpm_shiftreg:config_shiftreg_11                                          ; lpm_shiftreg                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_120|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bgp:auto_generated|sld_reserved_single_cycle_p2_auto_signaltap_0_1_2e69:mgl_prim1|lpm_shiftreg:config_shiftreg_120                                         ; lpm_shiftreg                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_121|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bgp:auto_generated|sld_reserved_single_cycle_p2_auto_signaltap_0_1_2e69:mgl_prim1|lpm_shiftreg:config_shiftreg_121                                         ; lpm_shiftreg                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_123|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bgp:auto_generated|sld_reserved_single_cycle_p2_auto_signaltap_0_1_2e69:mgl_prim1|lpm_shiftreg:config_shiftreg_123                                         ; lpm_shiftreg                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_124|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bgp:auto_generated|sld_reserved_single_cycle_p2_auto_signaltap_0_1_2e69:mgl_prim1|lpm_shiftreg:config_shiftreg_124                                         ; lpm_shiftreg                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_126|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bgp:auto_generated|sld_reserved_single_cycle_p2_auto_signaltap_0_1_2e69:mgl_prim1|lpm_shiftreg:config_shiftreg_126                                         ; lpm_shiftreg                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_127|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bgp:auto_generated|sld_reserved_single_cycle_p2_auto_signaltap_0_1_2e69:mgl_prim1|lpm_shiftreg:config_shiftreg_127                                         ; lpm_shiftreg                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_129|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bgp:auto_generated|sld_reserved_single_cycle_p2_auto_signaltap_0_1_2e69:mgl_prim1|lpm_shiftreg:config_shiftreg_129                                         ; lpm_shiftreg                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_130|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bgp:auto_generated|sld_reserved_single_cycle_p2_auto_signaltap_0_1_2e69:mgl_prim1|lpm_shiftreg:config_shiftreg_130                                         ; lpm_shiftreg                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_132|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bgp:auto_generated|sld_reserved_single_cycle_p2_auto_signaltap_0_1_2e69:mgl_prim1|lpm_shiftreg:config_shiftreg_132                                         ; lpm_shiftreg                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_133|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bgp:auto_generated|sld_reserved_single_cycle_p2_auto_signaltap_0_1_2e69:mgl_prim1|lpm_shiftreg:config_shiftreg_133                                         ; lpm_shiftreg                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_135|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bgp:auto_generated|sld_reserved_single_cycle_p2_auto_signaltap_0_1_2e69:mgl_prim1|lpm_shiftreg:config_shiftreg_135                                         ; lpm_shiftreg                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_136|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bgp:auto_generated|sld_reserved_single_cycle_p2_auto_signaltap_0_1_2e69:mgl_prim1|lpm_shiftreg:config_shiftreg_136                                         ; lpm_shiftreg                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_138|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bgp:auto_generated|sld_reserved_single_cycle_p2_auto_signaltap_0_1_2e69:mgl_prim1|lpm_shiftreg:config_shiftreg_138                                         ; lpm_shiftreg                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_139|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bgp:auto_generated|sld_reserved_single_cycle_p2_auto_signaltap_0_1_2e69:mgl_prim1|lpm_shiftreg:config_shiftreg_139                                         ; lpm_shiftreg                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_13|                                                                               ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bgp:auto_generated|sld_reserved_single_cycle_p2_auto_signaltap_0_1_2e69:mgl_prim1|lpm_shiftreg:config_shiftreg_13                                          ; lpm_shiftreg                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_141|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bgp:auto_generated|sld_reserved_single_cycle_p2_auto_signaltap_0_1_2e69:mgl_prim1|lpm_shiftreg:config_shiftreg_141                                         ; lpm_shiftreg                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_142|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bgp:auto_generated|sld_reserved_single_cycle_p2_auto_signaltap_0_1_2e69:mgl_prim1|lpm_shiftreg:config_shiftreg_142                                         ; lpm_shiftreg                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_144|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bgp:auto_generated|sld_reserved_single_cycle_p2_auto_signaltap_0_1_2e69:mgl_prim1|lpm_shiftreg:config_shiftreg_144                                         ; lpm_shiftreg                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_145|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bgp:auto_generated|sld_reserved_single_cycle_p2_auto_signaltap_0_1_2e69:mgl_prim1|lpm_shiftreg:config_shiftreg_145                                         ; lpm_shiftreg                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_147|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bgp:auto_generated|sld_reserved_single_cycle_p2_auto_signaltap_0_1_2e69:mgl_prim1|lpm_shiftreg:config_shiftreg_147                                         ; lpm_shiftreg                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_148|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bgp:auto_generated|sld_reserved_single_cycle_p2_auto_signaltap_0_1_2e69:mgl_prim1|lpm_shiftreg:config_shiftreg_148                                         ; lpm_shiftreg                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_14|                                                                               ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bgp:auto_generated|sld_reserved_single_cycle_p2_auto_signaltap_0_1_2e69:mgl_prim1|lpm_shiftreg:config_shiftreg_14                                          ; lpm_shiftreg                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_150|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bgp:auto_generated|sld_reserved_single_cycle_p2_auto_signaltap_0_1_2e69:mgl_prim1|lpm_shiftreg:config_shiftreg_150                                         ; lpm_shiftreg                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_151|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bgp:auto_generated|sld_reserved_single_cycle_p2_auto_signaltap_0_1_2e69:mgl_prim1|lpm_shiftreg:config_shiftreg_151                                         ; lpm_shiftreg                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_153|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bgp:auto_generated|sld_reserved_single_cycle_p2_auto_signaltap_0_1_2e69:mgl_prim1|lpm_shiftreg:config_shiftreg_153                                         ; lpm_shiftreg                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_154|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bgp:auto_generated|sld_reserved_single_cycle_p2_auto_signaltap_0_1_2e69:mgl_prim1|lpm_shiftreg:config_shiftreg_154                                         ; lpm_shiftreg                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_156|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bgp:auto_generated|sld_reserved_single_cycle_p2_auto_signaltap_0_1_2e69:mgl_prim1|lpm_shiftreg:config_shiftreg_156                                         ; lpm_shiftreg                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_157|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bgp:auto_generated|sld_reserved_single_cycle_p2_auto_signaltap_0_1_2e69:mgl_prim1|lpm_shiftreg:config_shiftreg_157                                         ; lpm_shiftreg                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_159|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bgp:auto_generated|sld_reserved_single_cycle_p2_auto_signaltap_0_1_2e69:mgl_prim1|lpm_shiftreg:config_shiftreg_159                                         ; lpm_shiftreg                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_160|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bgp:auto_generated|sld_reserved_single_cycle_p2_auto_signaltap_0_1_2e69:mgl_prim1|lpm_shiftreg:config_shiftreg_160                                         ; lpm_shiftreg                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_162|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bgp:auto_generated|sld_reserved_single_cycle_p2_auto_signaltap_0_1_2e69:mgl_prim1|lpm_shiftreg:config_shiftreg_162                                         ; lpm_shiftreg                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_163|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bgp:auto_generated|sld_reserved_single_cycle_p2_auto_signaltap_0_1_2e69:mgl_prim1|lpm_shiftreg:config_shiftreg_163                                         ; lpm_shiftreg                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_165|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bgp:auto_generated|sld_reserved_single_cycle_p2_auto_signaltap_0_1_2e69:mgl_prim1|lpm_shiftreg:config_shiftreg_165                                         ; lpm_shiftreg                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_166|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bgp:auto_generated|sld_reserved_single_cycle_p2_auto_signaltap_0_1_2e69:mgl_prim1|lpm_shiftreg:config_shiftreg_166                                         ; lpm_shiftreg                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_168|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bgp:auto_generated|sld_reserved_single_cycle_p2_auto_signaltap_0_1_2e69:mgl_prim1|lpm_shiftreg:config_shiftreg_168                                         ; lpm_shiftreg                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_169|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bgp:auto_generated|sld_reserved_single_cycle_p2_auto_signaltap_0_1_2e69:mgl_prim1|lpm_shiftreg:config_shiftreg_169                                         ; lpm_shiftreg                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_16|                                                                               ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bgp:auto_generated|sld_reserved_single_cycle_p2_auto_signaltap_0_1_2e69:mgl_prim1|lpm_shiftreg:config_shiftreg_16                                          ; lpm_shiftreg                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_171|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bgp:auto_generated|sld_reserved_single_cycle_p2_auto_signaltap_0_1_2e69:mgl_prim1|lpm_shiftreg:config_shiftreg_171                                         ; lpm_shiftreg                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_172|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bgp:auto_generated|sld_reserved_single_cycle_p2_auto_signaltap_0_1_2e69:mgl_prim1|lpm_shiftreg:config_shiftreg_172                                         ; lpm_shiftreg                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_174|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bgp:auto_generated|sld_reserved_single_cycle_p2_auto_signaltap_0_1_2e69:mgl_prim1|lpm_shiftreg:config_shiftreg_174                                         ; lpm_shiftreg                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_175|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bgp:auto_generated|sld_reserved_single_cycle_p2_auto_signaltap_0_1_2e69:mgl_prim1|lpm_shiftreg:config_shiftreg_175                                         ; lpm_shiftreg                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_177|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bgp:auto_generated|sld_reserved_single_cycle_p2_auto_signaltap_0_1_2e69:mgl_prim1|lpm_shiftreg:config_shiftreg_177                                         ; lpm_shiftreg                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_178|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bgp:auto_generated|sld_reserved_single_cycle_p2_auto_signaltap_0_1_2e69:mgl_prim1|lpm_shiftreg:config_shiftreg_178                                         ; lpm_shiftreg                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_17|                                                                               ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bgp:auto_generated|sld_reserved_single_cycle_p2_auto_signaltap_0_1_2e69:mgl_prim1|lpm_shiftreg:config_shiftreg_17                                          ; lpm_shiftreg                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_180|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bgp:auto_generated|sld_reserved_single_cycle_p2_auto_signaltap_0_1_2e69:mgl_prim1|lpm_shiftreg:config_shiftreg_180                                         ; lpm_shiftreg                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_181|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bgp:auto_generated|sld_reserved_single_cycle_p2_auto_signaltap_0_1_2e69:mgl_prim1|lpm_shiftreg:config_shiftreg_181                                         ; lpm_shiftreg                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_183|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bgp:auto_generated|sld_reserved_single_cycle_p2_auto_signaltap_0_1_2e69:mgl_prim1|lpm_shiftreg:config_shiftreg_183                                         ; lpm_shiftreg                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_184|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bgp:auto_generated|sld_reserved_single_cycle_p2_auto_signaltap_0_1_2e69:mgl_prim1|lpm_shiftreg:config_shiftreg_184                                         ; lpm_shiftreg                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_186|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bgp:auto_generated|sld_reserved_single_cycle_p2_auto_signaltap_0_1_2e69:mgl_prim1|lpm_shiftreg:config_shiftreg_186                                         ; lpm_shiftreg                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_187|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bgp:auto_generated|sld_reserved_single_cycle_p2_auto_signaltap_0_1_2e69:mgl_prim1|lpm_shiftreg:config_shiftreg_187                                         ; lpm_shiftreg                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_189|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bgp:auto_generated|sld_reserved_single_cycle_p2_auto_signaltap_0_1_2e69:mgl_prim1|lpm_shiftreg:config_shiftreg_189                                         ; lpm_shiftreg                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_190|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bgp:auto_generated|sld_reserved_single_cycle_p2_auto_signaltap_0_1_2e69:mgl_prim1|lpm_shiftreg:config_shiftreg_190                                         ; lpm_shiftreg                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_192|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bgp:auto_generated|sld_reserved_single_cycle_p2_auto_signaltap_0_1_2e69:mgl_prim1|lpm_shiftreg:config_shiftreg_192                                         ; lpm_shiftreg                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_193|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bgp:auto_generated|sld_reserved_single_cycle_p2_auto_signaltap_0_1_2e69:mgl_prim1|lpm_shiftreg:config_shiftreg_193                                         ; lpm_shiftreg                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_195|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bgp:auto_generated|sld_reserved_single_cycle_p2_auto_signaltap_0_1_2e69:mgl_prim1|lpm_shiftreg:config_shiftreg_195                                         ; lpm_shiftreg                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_196|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bgp:auto_generated|sld_reserved_single_cycle_p2_auto_signaltap_0_1_2e69:mgl_prim1|lpm_shiftreg:config_shiftreg_196                                         ; lpm_shiftreg                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_197|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bgp:auto_generated|sld_reserved_single_cycle_p2_auto_signaltap_0_1_2e69:mgl_prim1|lpm_shiftreg:config_shiftreg_197                                         ; lpm_shiftreg                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_19|                                                                               ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bgp:auto_generated|sld_reserved_single_cycle_p2_auto_signaltap_0_1_2e69:mgl_prim1|lpm_shiftreg:config_shiftreg_19                                          ; lpm_shiftreg                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_200|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bgp:auto_generated|sld_reserved_single_cycle_p2_auto_signaltap_0_1_2e69:mgl_prim1|lpm_shiftreg:config_shiftreg_200                                         ; lpm_shiftreg                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_201|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bgp:auto_generated|sld_reserved_single_cycle_p2_auto_signaltap_0_1_2e69:mgl_prim1|lpm_shiftreg:config_shiftreg_201                                         ; lpm_shiftreg                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_203|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bgp:auto_generated|sld_reserved_single_cycle_p2_auto_signaltap_0_1_2e69:mgl_prim1|lpm_shiftreg:config_shiftreg_203                                         ; lpm_shiftreg                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_204|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bgp:auto_generated|sld_reserved_single_cycle_p2_auto_signaltap_0_1_2e69:mgl_prim1|lpm_shiftreg:config_shiftreg_204                                         ; lpm_shiftreg                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_206|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bgp:auto_generated|sld_reserved_single_cycle_p2_auto_signaltap_0_1_2e69:mgl_prim1|lpm_shiftreg:config_shiftreg_206                                         ; lpm_shiftreg                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_207|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bgp:auto_generated|sld_reserved_single_cycle_p2_auto_signaltap_0_1_2e69:mgl_prim1|lpm_shiftreg:config_shiftreg_207                                         ; lpm_shiftreg                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_209|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bgp:auto_generated|sld_reserved_single_cycle_p2_auto_signaltap_0_1_2e69:mgl_prim1|lpm_shiftreg:config_shiftreg_209                                         ; lpm_shiftreg                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_20|                                                                               ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bgp:auto_generated|sld_reserved_single_cycle_p2_auto_signaltap_0_1_2e69:mgl_prim1|lpm_shiftreg:config_shiftreg_20                                          ; lpm_shiftreg                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_210|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bgp:auto_generated|sld_reserved_single_cycle_p2_auto_signaltap_0_1_2e69:mgl_prim1|lpm_shiftreg:config_shiftreg_210                                         ; lpm_shiftreg                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_212|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bgp:auto_generated|sld_reserved_single_cycle_p2_auto_signaltap_0_1_2e69:mgl_prim1|lpm_shiftreg:config_shiftreg_212                                         ; lpm_shiftreg                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_213|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bgp:auto_generated|sld_reserved_single_cycle_p2_auto_signaltap_0_1_2e69:mgl_prim1|lpm_shiftreg:config_shiftreg_213                                         ; lpm_shiftreg                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_215|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bgp:auto_generated|sld_reserved_single_cycle_p2_auto_signaltap_0_1_2e69:mgl_prim1|lpm_shiftreg:config_shiftreg_215                                         ; lpm_shiftreg                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_216|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bgp:auto_generated|sld_reserved_single_cycle_p2_auto_signaltap_0_1_2e69:mgl_prim1|lpm_shiftreg:config_shiftreg_216                                         ; lpm_shiftreg                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_218|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bgp:auto_generated|sld_reserved_single_cycle_p2_auto_signaltap_0_1_2e69:mgl_prim1|lpm_shiftreg:config_shiftreg_218                                         ; lpm_shiftreg                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_219|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bgp:auto_generated|sld_reserved_single_cycle_p2_auto_signaltap_0_1_2e69:mgl_prim1|lpm_shiftreg:config_shiftreg_219                                         ; lpm_shiftreg                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_221|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bgp:auto_generated|sld_reserved_single_cycle_p2_auto_signaltap_0_1_2e69:mgl_prim1|lpm_shiftreg:config_shiftreg_221                                         ; lpm_shiftreg                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_222|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bgp:auto_generated|sld_reserved_single_cycle_p2_auto_signaltap_0_1_2e69:mgl_prim1|lpm_shiftreg:config_shiftreg_222                                         ; lpm_shiftreg                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_224|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bgp:auto_generated|sld_reserved_single_cycle_p2_auto_signaltap_0_1_2e69:mgl_prim1|lpm_shiftreg:config_shiftreg_224                                         ; lpm_shiftreg                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_225|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bgp:auto_generated|sld_reserved_single_cycle_p2_auto_signaltap_0_1_2e69:mgl_prim1|lpm_shiftreg:config_shiftreg_225                                         ; lpm_shiftreg                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_227|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bgp:auto_generated|sld_reserved_single_cycle_p2_auto_signaltap_0_1_2e69:mgl_prim1|lpm_shiftreg:config_shiftreg_227                                         ; lpm_shiftreg                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_228|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bgp:auto_generated|sld_reserved_single_cycle_p2_auto_signaltap_0_1_2e69:mgl_prim1|lpm_shiftreg:config_shiftreg_228                                         ; lpm_shiftreg                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_22|                                                                               ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bgp:auto_generated|sld_reserved_single_cycle_p2_auto_signaltap_0_1_2e69:mgl_prim1|lpm_shiftreg:config_shiftreg_22                                          ; lpm_shiftreg                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_230|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bgp:auto_generated|sld_reserved_single_cycle_p2_auto_signaltap_0_1_2e69:mgl_prim1|lpm_shiftreg:config_shiftreg_230                                         ; lpm_shiftreg                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_231|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bgp:auto_generated|sld_reserved_single_cycle_p2_auto_signaltap_0_1_2e69:mgl_prim1|lpm_shiftreg:config_shiftreg_231                                         ; lpm_shiftreg                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_233|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bgp:auto_generated|sld_reserved_single_cycle_p2_auto_signaltap_0_1_2e69:mgl_prim1|lpm_shiftreg:config_shiftreg_233                                         ; lpm_shiftreg                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_234|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bgp:auto_generated|sld_reserved_single_cycle_p2_auto_signaltap_0_1_2e69:mgl_prim1|lpm_shiftreg:config_shiftreg_234                                         ; lpm_shiftreg                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_236|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bgp:auto_generated|sld_reserved_single_cycle_p2_auto_signaltap_0_1_2e69:mgl_prim1|lpm_shiftreg:config_shiftreg_236                                         ; lpm_shiftreg                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_237|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bgp:auto_generated|sld_reserved_single_cycle_p2_auto_signaltap_0_1_2e69:mgl_prim1|lpm_shiftreg:config_shiftreg_237                                         ; lpm_shiftreg                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_239|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bgp:auto_generated|sld_reserved_single_cycle_p2_auto_signaltap_0_1_2e69:mgl_prim1|lpm_shiftreg:config_shiftreg_239                                         ; lpm_shiftreg                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_23|                                                                               ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bgp:auto_generated|sld_reserved_single_cycle_p2_auto_signaltap_0_1_2e69:mgl_prim1|lpm_shiftreg:config_shiftreg_23                                          ; lpm_shiftreg                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_240|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bgp:auto_generated|sld_reserved_single_cycle_p2_auto_signaltap_0_1_2e69:mgl_prim1|lpm_shiftreg:config_shiftreg_240                                         ; lpm_shiftreg                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_242|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bgp:auto_generated|sld_reserved_single_cycle_p2_auto_signaltap_0_1_2e69:mgl_prim1|lpm_shiftreg:config_shiftreg_242                                         ; lpm_shiftreg                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_243|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bgp:auto_generated|sld_reserved_single_cycle_p2_auto_signaltap_0_1_2e69:mgl_prim1|lpm_shiftreg:config_shiftreg_243                                         ; lpm_shiftreg                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_245|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bgp:auto_generated|sld_reserved_single_cycle_p2_auto_signaltap_0_1_2e69:mgl_prim1|lpm_shiftreg:config_shiftreg_245                                         ; lpm_shiftreg                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_246|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bgp:auto_generated|sld_reserved_single_cycle_p2_auto_signaltap_0_1_2e69:mgl_prim1|lpm_shiftreg:config_shiftreg_246                                         ; lpm_shiftreg                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_248|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bgp:auto_generated|sld_reserved_single_cycle_p2_auto_signaltap_0_1_2e69:mgl_prim1|lpm_shiftreg:config_shiftreg_248                                         ; lpm_shiftreg                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_249|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bgp:auto_generated|sld_reserved_single_cycle_p2_auto_signaltap_0_1_2e69:mgl_prim1|lpm_shiftreg:config_shiftreg_249                                         ; lpm_shiftreg                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_251|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bgp:auto_generated|sld_reserved_single_cycle_p2_auto_signaltap_0_1_2e69:mgl_prim1|lpm_shiftreg:config_shiftreg_251                                         ; lpm_shiftreg                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_252|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bgp:auto_generated|sld_reserved_single_cycle_p2_auto_signaltap_0_1_2e69:mgl_prim1|lpm_shiftreg:config_shiftreg_252                                         ; lpm_shiftreg                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_254|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bgp:auto_generated|sld_reserved_single_cycle_p2_auto_signaltap_0_1_2e69:mgl_prim1|lpm_shiftreg:config_shiftreg_254                                         ; lpm_shiftreg                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_255|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bgp:auto_generated|sld_reserved_single_cycle_p2_auto_signaltap_0_1_2e69:mgl_prim1|lpm_shiftreg:config_shiftreg_255                                         ; lpm_shiftreg                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_257|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bgp:auto_generated|sld_reserved_single_cycle_p2_auto_signaltap_0_1_2e69:mgl_prim1|lpm_shiftreg:config_shiftreg_257                                         ; lpm_shiftreg                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_258|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bgp:auto_generated|sld_reserved_single_cycle_p2_auto_signaltap_0_1_2e69:mgl_prim1|lpm_shiftreg:config_shiftreg_258                                         ; lpm_shiftreg                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_25|                                                                               ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bgp:auto_generated|sld_reserved_single_cycle_p2_auto_signaltap_0_1_2e69:mgl_prim1|lpm_shiftreg:config_shiftreg_25                                          ; lpm_shiftreg                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_260|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bgp:auto_generated|sld_reserved_single_cycle_p2_auto_signaltap_0_1_2e69:mgl_prim1|lpm_shiftreg:config_shiftreg_260                                         ; lpm_shiftreg                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_261|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bgp:auto_generated|sld_reserved_single_cycle_p2_auto_signaltap_0_1_2e69:mgl_prim1|lpm_shiftreg:config_shiftreg_261                                         ; lpm_shiftreg                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_263|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bgp:auto_generated|sld_reserved_single_cycle_p2_auto_signaltap_0_1_2e69:mgl_prim1|lpm_shiftreg:config_shiftreg_263                                         ; lpm_shiftreg                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_264|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bgp:auto_generated|sld_reserved_single_cycle_p2_auto_signaltap_0_1_2e69:mgl_prim1|lpm_shiftreg:config_shiftreg_264                                         ; lpm_shiftreg                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_266|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bgp:auto_generated|sld_reserved_single_cycle_p2_auto_signaltap_0_1_2e69:mgl_prim1|lpm_shiftreg:config_shiftreg_266                                         ; lpm_shiftreg                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_267|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bgp:auto_generated|sld_reserved_single_cycle_p2_auto_signaltap_0_1_2e69:mgl_prim1|lpm_shiftreg:config_shiftreg_267                                         ; lpm_shiftreg                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_269|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bgp:auto_generated|sld_reserved_single_cycle_p2_auto_signaltap_0_1_2e69:mgl_prim1|lpm_shiftreg:config_shiftreg_269                                         ; lpm_shiftreg                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_26|                                                                               ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bgp:auto_generated|sld_reserved_single_cycle_p2_auto_signaltap_0_1_2e69:mgl_prim1|lpm_shiftreg:config_shiftreg_26                                          ; lpm_shiftreg                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_270|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bgp:auto_generated|sld_reserved_single_cycle_p2_auto_signaltap_0_1_2e69:mgl_prim1|lpm_shiftreg:config_shiftreg_270                                         ; lpm_shiftreg                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_272|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bgp:auto_generated|sld_reserved_single_cycle_p2_auto_signaltap_0_1_2e69:mgl_prim1|lpm_shiftreg:config_shiftreg_272                                         ; lpm_shiftreg                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_273|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bgp:auto_generated|sld_reserved_single_cycle_p2_auto_signaltap_0_1_2e69:mgl_prim1|lpm_shiftreg:config_shiftreg_273                                         ; lpm_shiftreg                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_275|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bgp:auto_generated|sld_reserved_single_cycle_p2_auto_signaltap_0_1_2e69:mgl_prim1|lpm_shiftreg:config_shiftreg_275                                         ; lpm_shiftreg                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_276|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bgp:auto_generated|sld_reserved_single_cycle_p2_auto_signaltap_0_1_2e69:mgl_prim1|lpm_shiftreg:config_shiftreg_276                                         ; lpm_shiftreg                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_278|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bgp:auto_generated|sld_reserved_single_cycle_p2_auto_signaltap_0_1_2e69:mgl_prim1|lpm_shiftreg:config_shiftreg_278                                         ; lpm_shiftreg                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_279|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bgp:auto_generated|sld_reserved_single_cycle_p2_auto_signaltap_0_1_2e69:mgl_prim1|lpm_shiftreg:config_shiftreg_279                                         ; lpm_shiftreg                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_281|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bgp:auto_generated|sld_reserved_single_cycle_p2_auto_signaltap_0_1_2e69:mgl_prim1|lpm_shiftreg:config_shiftreg_281                                         ; lpm_shiftreg                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_282|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bgp:auto_generated|sld_reserved_single_cycle_p2_auto_signaltap_0_1_2e69:mgl_prim1|lpm_shiftreg:config_shiftreg_282                                         ; lpm_shiftreg                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_284|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bgp:auto_generated|sld_reserved_single_cycle_p2_auto_signaltap_0_1_2e69:mgl_prim1|lpm_shiftreg:config_shiftreg_284                                         ; lpm_shiftreg                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_285|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bgp:auto_generated|sld_reserved_single_cycle_p2_auto_signaltap_0_1_2e69:mgl_prim1|lpm_shiftreg:config_shiftreg_285                                         ; lpm_shiftreg                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_287|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bgp:auto_generated|sld_reserved_single_cycle_p2_auto_signaltap_0_1_2e69:mgl_prim1|lpm_shiftreg:config_shiftreg_287                                         ; lpm_shiftreg                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_288|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bgp:auto_generated|sld_reserved_single_cycle_p2_auto_signaltap_0_1_2e69:mgl_prim1|lpm_shiftreg:config_shiftreg_288                                         ; lpm_shiftreg                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_28|                                                                               ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bgp:auto_generated|sld_reserved_single_cycle_p2_auto_signaltap_0_1_2e69:mgl_prim1|lpm_shiftreg:config_shiftreg_28                                          ; lpm_shiftreg                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_290|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bgp:auto_generated|sld_reserved_single_cycle_p2_auto_signaltap_0_1_2e69:mgl_prim1|lpm_shiftreg:config_shiftreg_290                                         ; lpm_shiftreg                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_291|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bgp:auto_generated|sld_reserved_single_cycle_p2_auto_signaltap_0_1_2e69:mgl_prim1|lpm_shiftreg:config_shiftreg_291                                         ; lpm_shiftreg                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_293|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bgp:auto_generated|sld_reserved_single_cycle_p2_auto_signaltap_0_1_2e69:mgl_prim1|lpm_shiftreg:config_shiftreg_293                                         ; lpm_shiftreg                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_294|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bgp:auto_generated|sld_reserved_single_cycle_p2_auto_signaltap_0_1_2e69:mgl_prim1|lpm_shiftreg:config_shiftreg_294                                         ; lpm_shiftreg                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_295|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bgp:auto_generated|sld_reserved_single_cycle_p2_auto_signaltap_0_1_2e69:mgl_prim1|lpm_shiftreg:config_shiftreg_295                                         ; lpm_shiftreg                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_298|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bgp:auto_generated|sld_reserved_single_cycle_p2_auto_signaltap_0_1_2e69:mgl_prim1|lpm_shiftreg:config_shiftreg_298                                         ; lpm_shiftreg                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_299|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bgp:auto_generated|sld_reserved_single_cycle_p2_auto_signaltap_0_1_2e69:mgl_prim1|lpm_shiftreg:config_shiftreg_299                                         ; lpm_shiftreg                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_29|                                                                               ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bgp:auto_generated|sld_reserved_single_cycle_p2_auto_signaltap_0_1_2e69:mgl_prim1|lpm_shiftreg:config_shiftreg_29                                          ; lpm_shiftreg                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_301|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bgp:auto_generated|sld_reserved_single_cycle_p2_auto_signaltap_0_1_2e69:mgl_prim1|lpm_shiftreg:config_shiftreg_301                                         ; lpm_shiftreg                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_302|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bgp:auto_generated|sld_reserved_single_cycle_p2_auto_signaltap_0_1_2e69:mgl_prim1|lpm_shiftreg:config_shiftreg_302                                         ; lpm_shiftreg                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_304|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bgp:auto_generated|sld_reserved_single_cycle_p2_auto_signaltap_0_1_2e69:mgl_prim1|lpm_shiftreg:config_shiftreg_304                                         ; lpm_shiftreg                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_305|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bgp:auto_generated|sld_reserved_single_cycle_p2_auto_signaltap_0_1_2e69:mgl_prim1|lpm_shiftreg:config_shiftreg_305                                         ; lpm_shiftreg                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_307|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bgp:auto_generated|sld_reserved_single_cycle_p2_auto_signaltap_0_1_2e69:mgl_prim1|lpm_shiftreg:config_shiftreg_307                                         ; lpm_shiftreg                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_308|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bgp:auto_generated|sld_reserved_single_cycle_p2_auto_signaltap_0_1_2e69:mgl_prim1|lpm_shiftreg:config_shiftreg_308                                         ; lpm_shiftreg                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_310|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bgp:auto_generated|sld_reserved_single_cycle_p2_auto_signaltap_0_1_2e69:mgl_prim1|lpm_shiftreg:config_shiftreg_310                                         ; lpm_shiftreg                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_311|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bgp:auto_generated|sld_reserved_single_cycle_p2_auto_signaltap_0_1_2e69:mgl_prim1|lpm_shiftreg:config_shiftreg_311                                         ; lpm_shiftreg                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_313|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bgp:auto_generated|sld_reserved_single_cycle_p2_auto_signaltap_0_1_2e69:mgl_prim1|lpm_shiftreg:config_shiftreg_313                                         ; lpm_shiftreg                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_314|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bgp:auto_generated|sld_reserved_single_cycle_p2_auto_signaltap_0_1_2e69:mgl_prim1|lpm_shiftreg:config_shiftreg_314                                         ; lpm_shiftreg                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_316|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bgp:auto_generated|sld_reserved_single_cycle_p2_auto_signaltap_0_1_2e69:mgl_prim1|lpm_shiftreg:config_shiftreg_316                                         ; lpm_shiftreg                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_317|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bgp:auto_generated|sld_reserved_single_cycle_p2_auto_signaltap_0_1_2e69:mgl_prim1|lpm_shiftreg:config_shiftreg_317                                         ; lpm_shiftreg                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_319|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bgp:auto_generated|sld_reserved_single_cycle_p2_auto_signaltap_0_1_2e69:mgl_prim1|lpm_shiftreg:config_shiftreg_319                                         ; lpm_shiftreg                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_31|                                                                               ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bgp:auto_generated|sld_reserved_single_cycle_p2_auto_signaltap_0_1_2e69:mgl_prim1|lpm_shiftreg:config_shiftreg_31                                          ; lpm_shiftreg                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_320|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bgp:auto_generated|sld_reserved_single_cycle_p2_auto_signaltap_0_1_2e69:mgl_prim1|lpm_shiftreg:config_shiftreg_320                                         ; lpm_shiftreg                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_322|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bgp:auto_generated|sld_reserved_single_cycle_p2_auto_signaltap_0_1_2e69:mgl_prim1|lpm_shiftreg:config_shiftreg_322                                         ; lpm_shiftreg                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_323|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bgp:auto_generated|sld_reserved_single_cycle_p2_auto_signaltap_0_1_2e69:mgl_prim1|lpm_shiftreg:config_shiftreg_323                                         ; lpm_shiftreg                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_325|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bgp:auto_generated|sld_reserved_single_cycle_p2_auto_signaltap_0_1_2e69:mgl_prim1|lpm_shiftreg:config_shiftreg_325                                         ; lpm_shiftreg                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_326|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bgp:auto_generated|sld_reserved_single_cycle_p2_auto_signaltap_0_1_2e69:mgl_prim1|lpm_shiftreg:config_shiftreg_326                                         ; lpm_shiftreg                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_328|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bgp:auto_generated|sld_reserved_single_cycle_p2_auto_signaltap_0_1_2e69:mgl_prim1|lpm_shiftreg:config_shiftreg_328                                         ; lpm_shiftreg                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_329|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bgp:auto_generated|sld_reserved_single_cycle_p2_auto_signaltap_0_1_2e69:mgl_prim1|lpm_shiftreg:config_shiftreg_329                                         ; lpm_shiftreg                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_32|                                                                               ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bgp:auto_generated|sld_reserved_single_cycle_p2_auto_signaltap_0_1_2e69:mgl_prim1|lpm_shiftreg:config_shiftreg_32                                          ; lpm_shiftreg                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_331|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bgp:auto_generated|sld_reserved_single_cycle_p2_auto_signaltap_0_1_2e69:mgl_prim1|lpm_shiftreg:config_shiftreg_331                                         ; lpm_shiftreg                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_332|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bgp:auto_generated|sld_reserved_single_cycle_p2_auto_signaltap_0_1_2e69:mgl_prim1|lpm_shiftreg:config_shiftreg_332                                         ; lpm_shiftreg                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_334|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bgp:auto_generated|sld_reserved_single_cycle_p2_auto_signaltap_0_1_2e69:mgl_prim1|lpm_shiftreg:config_shiftreg_334                                         ; lpm_shiftreg                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_335|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bgp:auto_generated|sld_reserved_single_cycle_p2_auto_signaltap_0_1_2e69:mgl_prim1|lpm_shiftreg:config_shiftreg_335                                         ; lpm_shiftreg                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_337|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bgp:auto_generated|sld_reserved_single_cycle_p2_auto_signaltap_0_1_2e69:mgl_prim1|lpm_shiftreg:config_shiftreg_337                                         ; lpm_shiftreg                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_338|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bgp:auto_generated|sld_reserved_single_cycle_p2_auto_signaltap_0_1_2e69:mgl_prim1|lpm_shiftreg:config_shiftreg_338                                         ; lpm_shiftreg                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_340|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bgp:auto_generated|sld_reserved_single_cycle_p2_auto_signaltap_0_1_2e69:mgl_prim1|lpm_shiftreg:config_shiftreg_340                                         ; lpm_shiftreg                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_341|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bgp:auto_generated|sld_reserved_single_cycle_p2_auto_signaltap_0_1_2e69:mgl_prim1|lpm_shiftreg:config_shiftreg_341                                         ; lpm_shiftreg                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_343|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bgp:auto_generated|sld_reserved_single_cycle_p2_auto_signaltap_0_1_2e69:mgl_prim1|lpm_shiftreg:config_shiftreg_343                                         ; lpm_shiftreg                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_344|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bgp:auto_generated|sld_reserved_single_cycle_p2_auto_signaltap_0_1_2e69:mgl_prim1|lpm_shiftreg:config_shiftreg_344                                         ; lpm_shiftreg                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_346|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bgp:auto_generated|sld_reserved_single_cycle_p2_auto_signaltap_0_1_2e69:mgl_prim1|lpm_shiftreg:config_shiftreg_346                                         ; lpm_shiftreg                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_347|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bgp:auto_generated|sld_reserved_single_cycle_p2_auto_signaltap_0_1_2e69:mgl_prim1|lpm_shiftreg:config_shiftreg_347                                         ; lpm_shiftreg                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_349|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bgp:auto_generated|sld_reserved_single_cycle_p2_auto_signaltap_0_1_2e69:mgl_prim1|lpm_shiftreg:config_shiftreg_349                                         ; lpm_shiftreg                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_34|                                                                               ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bgp:auto_generated|sld_reserved_single_cycle_p2_auto_signaltap_0_1_2e69:mgl_prim1|lpm_shiftreg:config_shiftreg_34                                          ; lpm_shiftreg                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_350|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bgp:auto_generated|sld_reserved_single_cycle_p2_auto_signaltap_0_1_2e69:mgl_prim1|lpm_shiftreg:config_shiftreg_350                                         ; lpm_shiftreg                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_352|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bgp:auto_generated|sld_reserved_single_cycle_p2_auto_signaltap_0_1_2e69:mgl_prim1|lpm_shiftreg:config_shiftreg_352                                         ; lpm_shiftreg                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_353|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bgp:auto_generated|sld_reserved_single_cycle_p2_auto_signaltap_0_1_2e69:mgl_prim1|lpm_shiftreg:config_shiftreg_353                                         ; lpm_shiftreg                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_355|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bgp:auto_generated|sld_reserved_single_cycle_p2_auto_signaltap_0_1_2e69:mgl_prim1|lpm_shiftreg:config_shiftreg_355                                         ; lpm_shiftreg                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_356|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bgp:auto_generated|sld_reserved_single_cycle_p2_auto_signaltap_0_1_2e69:mgl_prim1|lpm_shiftreg:config_shiftreg_356                                         ; lpm_shiftreg                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_358|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bgp:auto_generated|sld_reserved_single_cycle_p2_auto_signaltap_0_1_2e69:mgl_prim1|lpm_shiftreg:config_shiftreg_358                                         ; lpm_shiftreg                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_359|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bgp:auto_generated|sld_reserved_single_cycle_p2_auto_signaltap_0_1_2e69:mgl_prim1|lpm_shiftreg:config_shiftreg_359                                         ; lpm_shiftreg                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_35|                                                                               ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bgp:auto_generated|sld_reserved_single_cycle_p2_auto_signaltap_0_1_2e69:mgl_prim1|lpm_shiftreg:config_shiftreg_35                                          ; lpm_shiftreg                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_361|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bgp:auto_generated|sld_reserved_single_cycle_p2_auto_signaltap_0_1_2e69:mgl_prim1|lpm_shiftreg:config_shiftreg_361                                         ; lpm_shiftreg                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_362|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bgp:auto_generated|sld_reserved_single_cycle_p2_auto_signaltap_0_1_2e69:mgl_prim1|lpm_shiftreg:config_shiftreg_362                                         ; lpm_shiftreg                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_364|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bgp:auto_generated|sld_reserved_single_cycle_p2_auto_signaltap_0_1_2e69:mgl_prim1|lpm_shiftreg:config_shiftreg_364                                         ; lpm_shiftreg                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_365|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bgp:auto_generated|sld_reserved_single_cycle_p2_auto_signaltap_0_1_2e69:mgl_prim1|lpm_shiftreg:config_shiftreg_365                                         ; lpm_shiftreg                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_367|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bgp:auto_generated|sld_reserved_single_cycle_p2_auto_signaltap_0_1_2e69:mgl_prim1|lpm_shiftreg:config_shiftreg_367                                         ; lpm_shiftreg                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_368|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bgp:auto_generated|sld_reserved_single_cycle_p2_auto_signaltap_0_1_2e69:mgl_prim1|lpm_shiftreg:config_shiftreg_368                                         ; lpm_shiftreg                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_370|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bgp:auto_generated|sld_reserved_single_cycle_p2_auto_signaltap_0_1_2e69:mgl_prim1|lpm_shiftreg:config_shiftreg_370                                         ; lpm_shiftreg                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_371|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bgp:auto_generated|sld_reserved_single_cycle_p2_auto_signaltap_0_1_2e69:mgl_prim1|lpm_shiftreg:config_shiftreg_371                                         ; lpm_shiftreg                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_373|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bgp:auto_generated|sld_reserved_single_cycle_p2_auto_signaltap_0_1_2e69:mgl_prim1|lpm_shiftreg:config_shiftreg_373                                         ; lpm_shiftreg                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_374|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bgp:auto_generated|sld_reserved_single_cycle_p2_auto_signaltap_0_1_2e69:mgl_prim1|lpm_shiftreg:config_shiftreg_374                                         ; lpm_shiftreg                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_376|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bgp:auto_generated|sld_reserved_single_cycle_p2_auto_signaltap_0_1_2e69:mgl_prim1|lpm_shiftreg:config_shiftreg_376                                         ; lpm_shiftreg                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_377|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bgp:auto_generated|sld_reserved_single_cycle_p2_auto_signaltap_0_1_2e69:mgl_prim1|lpm_shiftreg:config_shiftreg_377                                         ; lpm_shiftreg                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_379|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bgp:auto_generated|sld_reserved_single_cycle_p2_auto_signaltap_0_1_2e69:mgl_prim1|lpm_shiftreg:config_shiftreg_379                                         ; lpm_shiftreg                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_37|                                                                               ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bgp:auto_generated|sld_reserved_single_cycle_p2_auto_signaltap_0_1_2e69:mgl_prim1|lpm_shiftreg:config_shiftreg_37                                          ; lpm_shiftreg                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_380|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bgp:auto_generated|sld_reserved_single_cycle_p2_auto_signaltap_0_1_2e69:mgl_prim1|lpm_shiftreg:config_shiftreg_380                                         ; lpm_shiftreg                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_382|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bgp:auto_generated|sld_reserved_single_cycle_p2_auto_signaltap_0_1_2e69:mgl_prim1|lpm_shiftreg:config_shiftreg_382                                         ; lpm_shiftreg                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_383|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bgp:auto_generated|sld_reserved_single_cycle_p2_auto_signaltap_0_1_2e69:mgl_prim1|lpm_shiftreg:config_shiftreg_383                                         ; lpm_shiftreg                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_385|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bgp:auto_generated|sld_reserved_single_cycle_p2_auto_signaltap_0_1_2e69:mgl_prim1|lpm_shiftreg:config_shiftreg_385                                         ; lpm_shiftreg                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_386|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bgp:auto_generated|sld_reserved_single_cycle_p2_auto_signaltap_0_1_2e69:mgl_prim1|lpm_shiftreg:config_shiftreg_386                                         ; lpm_shiftreg                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_388|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bgp:auto_generated|sld_reserved_single_cycle_p2_auto_signaltap_0_1_2e69:mgl_prim1|lpm_shiftreg:config_shiftreg_388                                         ; lpm_shiftreg                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_389|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bgp:auto_generated|sld_reserved_single_cycle_p2_auto_signaltap_0_1_2e69:mgl_prim1|lpm_shiftreg:config_shiftreg_389                                         ; lpm_shiftreg                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_38|                                                                               ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bgp:auto_generated|sld_reserved_single_cycle_p2_auto_signaltap_0_1_2e69:mgl_prim1|lpm_shiftreg:config_shiftreg_38                                          ; lpm_shiftreg                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_391|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bgp:auto_generated|sld_reserved_single_cycle_p2_auto_signaltap_0_1_2e69:mgl_prim1|lpm_shiftreg:config_shiftreg_391                                         ; lpm_shiftreg                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_392|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bgp:auto_generated|sld_reserved_single_cycle_p2_auto_signaltap_0_1_2e69:mgl_prim1|lpm_shiftreg:config_shiftreg_392                                         ; lpm_shiftreg                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_393|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bgp:auto_generated|sld_reserved_single_cycle_p2_auto_signaltap_0_1_2e69:mgl_prim1|lpm_shiftreg:config_shiftreg_393                                         ; lpm_shiftreg                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_396|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bgp:auto_generated|sld_reserved_single_cycle_p2_auto_signaltap_0_1_2e69:mgl_prim1|lpm_shiftreg:config_shiftreg_396                                         ; lpm_shiftreg                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_397|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bgp:auto_generated|sld_reserved_single_cycle_p2_auto_signaltap_0_1_2e69:mgl_prim1|lpm_shiftreg:config_shiftreg_397                                         ; lpm_shiftreg                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_399|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bgp:auto_generated|sld_reserved_single_cycle_p2_auto_signaltap_0_1_2e69:mgl_prim1|lpm_shiftreg:config_shiftreg_399                                         ; lpm_shiftreg                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_400|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bgp:auto_generated|sld_reserved_single_cycle_p2_auto_signaltap_0_1_2e69:mgl_prim1|lpm_shiftreg:config_shiftreg_400                                         ; lpm_shiftreg                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_402|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bgp:auto_generated|sld_reserved_single_cycle_p2_auto_signaltap_0_1_2e69:mgl_prim1|lpm_shiftreg:config_shiftreg_402                                         ; lpm_shiftreg                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_403|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bgp:auto_generated|sld_reserved_single_cycle_p2_auto_signaltap_0_1_2e69:mgl_prim1|lpm_shiftreg:config_shiftreg_403                                         ; lpm_shiftreg                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_405|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bgp:auto_generated|sld_reserved_single_cycle_p2_auto_signaltap_0_1_2e69:mgl_prim1|lpm_shiftreg:config_shiftreg_405                                         ; lpm_shiftreg                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_406|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bgp:auto_generated|sld_reserved_single_cycle_p2_auto_signaltap_0_1_2e69:mgl_prim1|lpm_shiftreg:config_shiftreg_406                                         ; lpm_shiftreg                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_408|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bgp:auto_generated|sld_reserved_single_cycle_p2_auto_signaltap_0_1_2e69:mgl_prim1|lpm_shiftreg:config_shiftreg_408                                         ; lpm_shiftreg                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_409|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bgp:auto_generated|sld_reserved_single_cycle_p2_auto_signaltap_0_1_2e69:mgl_prim1|lpm_shiftreg:config_shiftreg_409                                         ; lpm_shiftreg                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_40|                                                                               ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bgp:auto_generated|sld_reserved_single_cycle_p2_auto_signaltap_0_1_2e69:mgl_prim1|lpm_shiftreg:config_shiftreg_40                                          ; lpm_shiftreg                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_411|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bgp:auto_generated|sld_reserved_single_cycle_p2_auto_signaltap_0_1_2e69:mgl_prim1|lpm_shiftreg:config_shiftreg_411                                         ; lpm_shiftreg                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_412|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bgp:auto_generated|sld_reserved_single_cycle_p2_auto_signaltap_0_1_2e69:mgl_prim1|lpm_shiftreg:config_shiftreg_412                                         ; lpm_shiftreg                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_414|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bgp:auto_generated|sld_reserved_single_cycle_p2_auto_signaltap_0_1_2e69:mgl_prim1|lpm_shiftreg:config_shiftreg_414                                         ; lpm_shiftreg                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_415|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bgp:auto_generated|sld_reserved_single_cycle_p2_auto_signaltap_0_1_2e69:mgl_prim1|lpm_shiftreg:config_shiftreg_415                                         ; lpm_shiftreg                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_417|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bgp:auto_generated|sld_reserved_single_cycle_p2_auto_signaltap_0_1_2e69:mgl_prim1|lpm_shiftreg:config_shiftreg_417                                         ; lpm_shiftreg                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_418|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bgp:auto_generated|sld_reserved_single_cycle_p2_auto_signaltap_0_1_2e69:mgl_prim1|lpm_shiftreg:config_shiftreg_418                                         ; lpm_shiftreg                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_41|                                                                               ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bgp:auto_generated|sld_reserved_single_cycle_p2_auto_signaltap_0_1_2e69:mgl_prim1|lpm_shiftreg:config_shiftreg_41                                          ; lpm_shiftreg                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_420|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bgp:auto_generated|sld_reserved_single_cycle_p2_auto_signaltap_0_1_2e69:mgl_prim1|lpm_shiftreg:config_shiftreg_420                                         ; lpm_shiftreg                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_421|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bgp:auto_generated|sld_reserved_single_cycle_p2_auto_signaltap_0_1_2e69:mgl_prim1|lpm_shiftreg:config_shiftreg_421                                         ; lpm_shiftreg                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_423|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bgp:auto_generated|sld_reserved_single_cycle_p2_auto_signaltap_0_1_2e69:mgl_prim1|lpm_shiftreg:config_shiftreg_423                                         ; lpm_shiftreg                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_424|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bgp:auto_generated|sld_reserved_single_cycle_p2_auto_signaltap_0_1_2e69:mgl_prim1|lpm_shiftreg:config_shiftreg_424                                         ; lpm_shiftreg                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_425|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bgp:auto_generated|sld_reserved_single_cycle_p2_auto_signaltap_0_1_2e69:mgl_prim1|lpm_shiftreg:config_shiftreg_425                                         ; lpm_shiftreg                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_428|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bgp:auto_generated|sld_reserved_single_cycle_p2_auto_signaltap_0_1_2e69:mgl_prim1|lpm_shiftreg:config_shiftreg_428                                         ; lpm_shiftreg                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_429|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bgp:auto_generated|sld_reserved_single_cycle_p2_auto_signaltap_0_1_2e69:mgl_prim1|lpm_shiftreg:config_shiftreg_429                                         ; lpm_shiftreg                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_431|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bgp:auto_generated|sld_reserved_single_cycle_p2_auto_signaltap_0_1_2e69:mgl_prim1|lpm_shiftreg:config_shiftreg_431                                         ; lpm_shiftreg                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_432|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bgp:auto_generated|sld_reserved_single_cycle_p2_auto_signaltap_0_1_2e69:mgl_prim1|lpm_shiftreg:config_shiftreg_432                                         ; lpm_shiftreg                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_434|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bgp:auto_generated|sld_reserved_single_cycle_p2_auto_signaltap_0_1_2e69:mgl_prim1|lpm_shiftreg:config_shiftreg_434                                         ; lpm_shiftreg                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_435|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bgp:auto_generated|sld_reserved_single_cycle_p2_auto_signaltap_0_1_2e69:mgl_prim1|lpm_shiftreg:config_shiftreg_435                                         ; lpm_shiftreg                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_437|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bgp:auto_generated|sld_reserved_single_cycle_p2_auto_signaltap_0_1_2e69:mgl_prim1|lpm_shiftreg:config_shiftreg_437                                         ; lpm_shiftreg                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_438|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bgp:auto_generated|sld_reserved_single_cycle_p2_auto_signaltap_0_1_2e69:mgl_prim1|lpm_shiftreg:config_shiftreg_438                                         ; lpm_shiftreg                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_43|                                                                               ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bgp:auto_generated|sld_reserved_single_cycle_p2_auto_signaltap_0_1_2e69:mgl_prim1|lpm_shiftreg:config_shiftreg_43                                          ; lpm_shiftreg                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_440|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bgp:auto_generated|sld_reserved_single_cycle_p2_auto_signaltap_0_1_2e69:mgl_prim1|lpm_shiftreg:config_shiftreg_440                                         ; lpm_shiftreg                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_441|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bgp:auto_generated|sld_reserved_single_cycle_p2_auto_signaltap_0_1_2e69:mgl_prim1|lpm_shiftreg:config_shiftreg_441                                         ; lpm_shiftreg                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_443|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bgp:auto_generated|sld_reserved_single_cycle_p2_auto_signaltap_0_1_2e69:mgl_prim1|lpm_shiftreg:config_shiftreg_443                                         ; lpm_shiftreg                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_444|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bgp:auto_generated|sld_reserved_single_cycle_p2_auto_signaltap_0_1_2e69:mgl_prim1|lpm_shiftreg:config_shiftreg_444                                         ; lpm_shiftreg                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_446|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bgp:auto_generated|sld_reserved_single_cycle_p2_auto_signaltap_0_1_2e69:mgl_prim1|lpm_shiftreg:config_shiftreg_446                                         ; lpm_shiftreg                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_447|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bgp:auto_generated|sld_reserved_single_cycle_p2_auto_signaltap_0_1_2e69:mgl_prim1|lpm_shiftreg:config_shiftreg_447                                         ; lpm_shiftreg                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_449|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bgp:auto_generated|sld_reserved_single_cycle_p2_auto_signaltap_0_1_2e69:mgl_prim1|lpm_shiftreg:config_shiftreg_449                                         ; lpm_shiftreg                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_44|                                                                               ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bgp:auto_generated|sld_reserved_single_cycle_p2_auto_signaltap_0_1_2e69:mgl_prim1|lpm_shiftreg:config_shiftreg_44                                          ; lpm_shiftreg                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_450|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bgp:auto_generated|sld_reserved_single_cycle_p2_auto_signaltap_0_1_2e69:mgl_prim1|lpm_shiftreg:config_shiftreg_450                                         ; lpm_shiftreg                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_452|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bgp:auto_generated|sld_reserved_single_cycle_p2_auto_signaltap_0_1_2e69:mgl_prim1|lpm_shiftreg:config_shiftreg_452                                         ; lpm_shiftreg                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_453|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bgp:auto_generated|sld_reserved_single_cycle_p2_auto_signaltap_0_1_2e69:mgl_prim1|lpm_shiftreg:config_shiftreg_453                                         ; lpm_shiftreg                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_455|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bgp:auto_generated|sld_reserved_single_cycle_p2_auto_signaltap_0_1_2e69:mgl_prim1|lpm_shiftreg:config_shiftreg_455                                         ; lpm_shiftreg                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_456|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bgp:auto_generated|sld_reserved_single_cycle_p2_auto_signaltap_0_1_2e69:mgl_prim1|lpm_shiftreg:config_shiftreg_456                                         ; lpm_shiftreg                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_458|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bgp:auto_generated|sld_reserved_single_cycle_p2_auto_signaltap_0_1_2e69:mgl_prim1|lpm_shiftreg:config_shiftreg_458                                         ; lpm_shiftreg                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_459|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bgp:auto_generated|sld_reserved_single_cycle_p2_auto_signaltap_0_1_2e69:mgl_prim1|lpm_shiftreg:config_shiftreg_459                                         ; lpm_shiftreg                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_461|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bgp:auto_generated|sld_reserved_single_cycle_p2_auto_signaltap_0_1_2e69:mgl_prim1|lpm_shiftreg:config_shiftreg_461                                         ; lpm_shiftreg                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_462|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bgp:auto_generated|sld_reserved_single_cycle_p2_auto_signaltap_0_1_2e69:mgl_prim1|lpm_shiftreg:config_shiftreg_462                                         ; lpm_shiftreg                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_464|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bgp:auto_generated|sld_reserved_single_cycle_p2_auto_signaltap_0_1_2e69:mgl_prim1|lpm_shiftreg:config_shiftreg_464                                         ; lpm_shiftreg                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_465|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bgp:auto_generated|sld_reserved_single_cycle_p2_auto_signaltap_0_1_2e69:mgl_prim1|lpm_shiftreg:config_shiftreg_465                                         ; lpm_shiftreg                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_467|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bgp:auto_generated|sld_reserved_single_cycle_p2_auto_signaltap_0_1_2e69:mgl_prim1|lpm_shiftreg:config_shiftreg_467                                         ; lpm_shiftreg                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_468|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bgp:auto_generated|sld_reserved_single_cycle_p2_auto_signaltap_0_1_2e69:mgl_prim1|lpm_shiftreg:config_shiftreg_468                                         ; lpm_shiftreg                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_46|                                                                               ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bgp:auto_generated|sld_reserved_single_cycle_p2_auto_signaltap_0_1_2e69:mgl_prim1|lpm_shiftreg:config_shiftreg_46                                          ; lpm_shiftreg                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_470|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bgp:auto_generated|sld_reserved_single_cycle_p2_auto_signaltap_0_1_2e69:mgl_prim1|lpm_shiftreg:config_shiftreg_470                                         ; lpm_shiftreg                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_471|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bgp:auto_generated|sld_reserved_single_cycle_p2_auto_signaltap_0_1_2e69:mgl_prim1|lpm_shiftreg:config_shiftreg_471                                         ; lpm_shiftreg                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_473|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bgp:auto_generated|sld_reserved_single_cycle_p2_auto_signaltap_0_1_2e69:mgl_prim1|lpm_shiftreg:config_shiftreg_473                                         ; lpm_shiftreg                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_474|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bgp:auto_generated|sld_reserved_single_cycle_p2_auto_signaltap_0_1_2e69:mgl_prim1|lpm_shiftreg:config_shiftreg_474                                         ; lpm_shiftreg                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_476|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bgp:auto_generated|sld_reserved_single_cycle_p2_auto_signaltap_0_1_2e69:mgl_prim1|lpm_shiftreg:config_shiftreg_476                                         ; lpm_shiftreg                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_477|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bgp:auto_generated|sld_reserved_single_cycle_p2_auto_signaltap_0_1_2e69:mgl_prim1|lpm_shiftreg:config_shiftreg_477                                         ; lpm_shiftreg                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_479|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bgp:auto_generated|sld_reserved_single_cycle_p2_auto_signaltap_0_1_2e69:mgl_prim1|lpm_shiftreg:config_shiftreg_479                                         ; lpm_shiftreg                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_47|                                                                               ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bgp:auto_generated|sld_reserved_single_cycle_p2_auto_signaltap_0_1_2e69:mgl_prim1|lpm_shiftreg:config_shiftreg_47                                          ; lpm_shiftreg                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_480|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bgp:auto_generated|sld_reserved_single_cycle_p2_auto_signaltap_0_1_2e69:mgl_prim1|lpm_shiftreg:config_shiftreg_480                                         ; lpm_shiftreg                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_482|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bgp:auto_generated|sld_reserved_single_cycle_p2_auto_signaltap_0_1_2e69:mgl_prim1|lpm_shiftreg:config_shiftreg_482                                         ; lpm_shiftreg                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_483|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bgp:auto_generated|sld_reserved_single_cycle_p2_auto_signaltap_0_1_2e69:mgl_prim1|lpm_shiftreg:config_shiftreg_483                                         ; lpm_shiftreg                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_485|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bgp:auto_generated|sld_reserved_single_cycle_p2_auto_signaltap_0_1_2e69:mgl_prim1|lpm_shiftreg:config_shiftreg_485                                         ; lpm_shiftreg                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_486|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bgp:auto_generated|sld_reserved_single_cycle_p2_auto_signaltap_0_1_2e69:mgl_prim1|lpm_shiftreg:config_shiftreg_486                                         ; lpm_shiftreg                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_488|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bgp:auto_generated|sld_reserved_single_cycle_p2_auto_signaltap_0_1_2e69:mgl_prim1|lpm_shiftreg:config_shiftreg_488                                         ; lpm_shiftreg                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_489|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bgp:auto_generated|sld_reserved_single_cycle_p2_auto_signaltap_0_1_2e69:mgl_prim1|lpm_shiftreg:config_shiftreg_489                                         ; lpm_shiftreg                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_491|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bgp:auto_generated|sld_reserved_single_cycle_p2_auto_signaltap_0_1_2e69:mgl_prim1|lpm_shiftreg:config_shiftreg_491                                         ; lpm_shiftreg                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_492|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bgp:auto_generated|sld_reserved_single_cycle_p2_auto_signaltap_0_1_2e69:mgl_prim1|lpm_shiftreg:config_shiftreg_492                                         ; lpm_shiftreg                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_494|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bgp:auto_generated|sld_reserved_single_cycle_p2_auto_signaltap_0_1_2e69:mgl_prim1|lpm_shiftreg:config_shiftreg_494                                         ; lpm_shiftreg                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_495|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bgp:auto_generated|sld_reserved_single_cycle_p2_auto_signaltap_0_1_2e69:mgl_prim1|lpm_shiftreg:config_shiftreg_495                                         ; lpm_shiftreg                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_497|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bgp:auto_generated|sld_reserved_single_cycle_p2_auto_signaltap_0_1_2e69:mgl_prim1|lpm_shiftreg:config_shiftreg_497                                         ; lpm_shiftreg                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_498|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bgp:auto_generated|sld_reserved_single_cycle_p2_auto_signaltap_0_1_2e69:mgl_prim1|lpm_shiftreg:config_shiftreg_498                                         ; lpm_shiftreg                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_49|                                                                               ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bgp:auto_generated|sld_reserved_single_cycle_p2_auto_signaltap_0_1_2e69:mgl_prim1|lpm_shiftreg:config_shiftreg_49                                          ; lpm_shiftreg                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_4|                                                                                ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bgp:auto_generated|sld_reserved_single_cycle_p2_auto_signaltap_0_1_2e69:mgl_prim1|lpm_shiftreg:config_shiftreg_4                                           ; lpm_shiftreg                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_500|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bgp:auto_generated|sld_reserved_single_cycle_p2_auto_signaltap_0_1_2e69:mgl_prim1|lpm_shiftreg:config_shiftreg_500                                         ; lpm_shiftreg                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_501|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bgp:auto_generated|sld_reserved_single_cycle_p2_auto_signaltap_0_1_2e69:mgl_prim1|lpm_shiftreg:config_shiftreg_501                                         ; lpm_shiftreg                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_503|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bgp:auto_generated|sld_reserved_single_cycle_p2_auto_signaltap_0_1_2e69:mgl_prim1|lpm_shiftreg:config_shiftreg_503                                         ; lpm_shiftreg                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_504|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bgp:auto_generated|sld_reserved_single_cycle_p2_auto_signaltap_0_1_2e69:mgl_prim1|lpm_shiftreg:config_shiftreg_504                                         ; lpm_shiftreg                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_506|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bgp:auto_generated|sld_reserved_single_cycle_p2_auto_signaltap_0_1_2e69:mgl_prim1|lpm_shiftreg:config_shiftreg_506                                         ; lpm_shiftreg                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_507|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bgp:auto_generated|sld_reserved_single_cycle_p2_auto_signaltap_0_1_2e69:mgl_prim1|lpm_shiftreg:config_shiftreg_507                                         ; lpm_shiftreg                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_509|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bgp:auto_generated|sld_reserved_single_cycle_p2_auto_signaltap_0_1_2e69:mgl_prim1|lpm_shiftreg:config_shiftreg_509                                         ; lpm_shiftreg                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_50|                                                                               ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bgp:auto_generated|sld_reserved_single_cycle_p2_auto_signaltap_0_1_2e69:mgl_prim1|lpm_shiftreg:config_shiftreg_50                                          ; lpm_shiftreg                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_510|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bgp:auto_generated|sld_reserved_single_cycle_p2_auto_signaltap_0_1_2e69:mgl_prim1|lpm_shiftreg:config_shiftreg_510                                         ; lpm_shiftreg                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_512|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bgp:auto_generated|sld_reserved_single_cycle_p2_auto_signaltap_0_1_2e69:mgl_prim1|lpm_shiftreg:config_shiftreg_512                                         ; lpm_shiftreg                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_513|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bgp:auto_generated|sld_reserved_single_cycle_p2_auto_signaltap_0_1_2e69:mgl_prim1|lpm_shiftreg:config_shiftreg_513                                         ; lpm_shiftreg                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_515|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bgp:auto_generated|sld_reserved_single_cycle_p2_auto_signaltap_0_1_2e69:mgl_prim1|lpm_shiftreg:config_shiftreg_515                                         ; lpm_shiftreg                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_516|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bgp:auto_generated|sld_reserved_single_cycle_p2_auto_signaltap_0_1_2e69:mgl_prim1|lpm_shiftreg:config_shiftreg_516                                         ; lpm_shiftreg                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_518|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bgp:auto_generated|sld_reserved_single_cycle_p2_auto_signaltap_0_1_2e69:mgl_prim1|lpm_shiftreg:config_shiftreg_518                                         ; lpm_shiftreg                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_519|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bgp:auto_generated|sld_reserved_single_cycle_p2_auto_signaltap_0_1_2e69:mgl_prim1|lpm_shiftreg:config_shiftreg_519                                         ; lpm_shiftreg                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_521|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bgp:auto_generated|sld_reserved_single_cycle_p2_auto_signaltap_0_1_2e69:mgl_prim1|lpm_shiftreg:config_shiftreg_521                                         ; lpm_shiftreg                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_522|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bgp:auto_generated|sld_reserved_single_cycle_p2_auto_signaltap_0_1_2e69:mgl_prim1|lpm_shiftreg:config_shiftreg_522                                         ; lpm_shiftreg                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_523|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bgp:auto_generated|sld_reserved_single_cycle_p2_auto_signaltap_0_1_2e69:mgl_prim1|lpm_shiftreg:config_shiftreg_523                                         ; lpm_shiftreg                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_526|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bgp:auto_generated|sld_reserved_single_cycle_p2_auto_signaltap_0_1_2e69:mgl_prim1|lpm_shiftreg:config_shiftreg_526                                         ; lpm_shiftreg                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_527|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bgp:auto_generated|sld_reserved_single_cycle_p2_auto_signaltap_0_1_2e69:mgl_prim1|lpm_shiftreg:config_shiftreg_527                                         ; lpm_shiftreg                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_529|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bgp:auto_generated|sld_reserved_single_cycle_p2_auto_signaltap_0_1_2e69:mgl_prim1|lpm_shiftreg:config_shiftreg_529                                         ; lpm_shiftreg                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_52|                                                                               ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bgp:auto_generated|sld_reserved_single_cycle_p2_auto_signaltap_0_1_2e69:mgl_prim1|lpm_shiftreg:config_shiftreg_52                                          ; lpm_shiftreg                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_530|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bgp:auto_generated|sld_reserved_single_cycle_p2_auto_signaltap_0_1_2e69:mgl_prim1|lpm_shiftreg:config_shiftreg_530                                         ; lpm_shiftreg                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_532|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bgp:auto_generated|sld_reserved_single_cycle_p2_auto_signaltap_0_1_2e69:mgl_prim1|lpm_shiftreg:config_shiftreg_532                                         ; lpm_shiftreg                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_533|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bgp:auto_generated|sld_reserved_single_cycle_p2_auto_signaltap_0_1_2e69:mgl_prim1|lpm_shiftreg:config_shiftreg_533                                         ; lpm_shiftreg                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_535|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bgp:auto_generated|sld_reserved_single_cycle_p2_auto_signaltap_0_1_2e69:mgl_prim1|lpm_shiftreg:config_shiftreg_535                                         ; lpm_shiftreg                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_536|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bgp:auto_generated|sld_reserved_single_cycle_p2_auto_signaltap_0_1_2e69:mgl_prim1|lpm_shiftreg:config_shiftreg_536                                         ; lpm_shiftreg                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_538|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bgp:auto_generated|sld_reserved_single_cycle_p2_auto_signaltap_0_1_2e69:mgl_prim1|lpm_shiftreg:config_shiftreg_538                                         ; lpm_shiftreg                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_539|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bgp:auto_generated|sld_reserved_single_cycle_p2_auto_signaltap_0_1_2e69:mgl_prim1|lpm_shiftreg:config_shiftreg_539                                         ; lpm_shiftreg                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_53|                                                                               ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bgp:auto_generated|sld_reserved_single_cycle_p2_auto_signaltap_0_1_2e69:mgl_prim1|lpm_shiftreg:config_shiftreg_53                                          ; lpm_shiftreg                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_541|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bgp:auto_generated|sld_reserved_single_cycle_p2_auto_signaltap_0_1_2e69:mgl_prim1|lpm_shiftreg:config_shiftreg_541                                         ; lpm_shiftreg                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_542|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bgp:auto_generated|sld_reserved_single_cycle_p2_auto_signaltap_0_1_2e69:mgl_prim1|lpm_shiftreg:config_shiftreg_542                                         ; lpm_shiftreg                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_544|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bgp:auto_generated|sld_reserved_single_cycle_p2_auto_signaltap_0_1_2e69:mgl_prim1|lpm_shiftreg:config_shiftreg_544                                         ; lpm_shiftreg                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_545|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bgp:auto_generated|sld_reserved_single_cycle_p2_auto_signaltap_0_1_2e69:mgl_prim1|lpm_shiftreg:config_shiftreg_545                                         ; lpm_shiftreg                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_547|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bgp:auto_generated|sld_reserved_single_cycle_p2_auto_signaltap_0_1_2e69:mgl_prim1|lpm_shiftreg:config_shiftreg_547                                         ; lpm_shiftreg                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_548|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bgp:auto_generated|sld_reserved_single_cycle_p2_auto_signaltap_0_1_2e69:mgl_prim1|lpm_shiftreg:config_shiftreg_548                                         ; lpm_shiftreg                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_550|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bgp:auto_generated|sld_reserved_single_cycle_p2_auto_signaltap_0_1_2e69:mgl_prim1|lpm_shiftreg:config_shiftreg_550                                         ; lpm_shiftreg                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_551|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bgp:auto_generated|sld_reserved_single_cycle_p2_auto_signaltap_0_1_2e69:mgl_prim1|lpm_shiftreg:config_shiftreg_551                                         ; lpm_shiftreg                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_553|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bgp:auto_generated|sld_reserved_single_cycle_p2_auto_signaltap_0_1_2e69:mgl_prim1|lpm_shiftreg:config_shiftreg_553                                         ; lpm_shiftreg                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_554|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bgp:auto_generated|sld_reserved_single_cycle_p2_auto_signaltap_0_1_2e69:mgl_prim1|lpm_shiftreg:config_shiftreg_554                                         ; lpm_shiftreg                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_556|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bgp:auto_generated|sld_reserved_single_cycle_p2_auto_signaltap_0_1_2e69:mgl_prim1|lpm_shiftreg:config_shiftreg_556                                         ; lpm_shiftreg                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_557|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bgp:auto_generated|sld_reserved_single_cycle_p2_auto_signaltap_0_1_2e69:mgl_prim1|lpm_shiftreg:config_shiftreg_557                                         ; lpm_shiftreg                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_559|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bgp:auto_generated|sld_reserved_single_cycle_p2_auto_signaltap_0_1_2e69:mgl_prim1|lpm_shiftreg:config_shiftreg_559                                         ; lpm_shiftreg                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_55|                                                                               ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bgp:auto_generated|sld_reserved_single_cycle_p2_auto_signaltap_0_1_2e69:mgl_prim1|lpm_shiftreg:config_shiftreg_55                                          ; lpm_shiftreg                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_560|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bgp:auto_generated|sld_reserved_single_cycle_p2_auto_signaltap_0_1_2e69:mgl_prim1|lpm_shiftreg:config_shiftreg_560                                         ; lpm_shiftreg                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_562|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bgp:auto_generated|sld_reserved_single_cycle_p2_auto_signaltap_0_1_2e69:mgl_prim1|lpm_shiftreg:config_shiftreg_562                                         ; lpm_shiftreg                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_563|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bgp:auto_generated|sld_reserved_single_cycle_p2_auto_signaltap_0_1_2e69:mgl_prim1|lpm_shiftreg:config_shiftreg_563                                         ; lpm_shiftreg                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_565|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bgp:auto_generated|sld_reserved_single_cycle_p2_auto_signaltap_0_1_2e69:mgl_prim1|lpm_shiftreg:config_shiftreg_565                                         ; lpm_shiftreg                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_566|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bgp:auto_generated|sld_reserved_single_cycle_p2_auto_signaltap_0_1_2e69:mgl_prim1|lpm_shiftreg:config_shiftreg_566                                         ; lpm_shiftreg                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_568|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bgp:auto_generated|sld_reserved_single_cycle_p2_auto_signaltap_0_1_2e69:mgl_prim1|lpm_shiftreg:config_shiftreg_568                                         ; lpm_shiftreg                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_569|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bgp:auto_generated|sld_reserved_single_cycle_p2_auto_signaltap_0_1_2e69:mgl_prim1|lpm_shiftreg:config_shiftreg_569                                         ; lpm_shiftreg                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_56|                                                                               ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bgp:auto_generated|sld_reserved_single_cycle_p2_auto_signaltap_0_1_2e69:mgl_prim1|lpm_shiftreg:config_shiftreg_56                                          ; lpm_shiftreg                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_571|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bgp:auto_generated|sld_reserved_single_cycle_p2_auto_signaltap_0_1_2e69:mgl_prim1|lpm_shiftreg:config_shiftreg_571                                         ; lpm_shiftreg                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_572|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bgp:auto_generated|sld_reserved_single_cycle_p2_auto_signaltap_0_1_2e69:mgl_prim1|lpm_shiftreg:config_shiftreg_572                                         ; lpm_shiftreg                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_574|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bgp:auto_generated|sld_reserved_single_cycle_p2_auto_signaltap_0_1_2e69:mgl_prim1|lpm_shiftreg:config_shiftreg_574                                         ; lpm_shiftreg                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_575|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bgp:auto_generated|sld_reserved_single_cycle_p2_auto_signaltap_0_1_2e69:mgl_prim1|lpm_shiftreg:config_shiftreg_575                                         ; lpm_shiftreg                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_577|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bgp:auto_generated|sld_reserved_single_cycle_p2_auto_signaltap_0_1_2e69:mgl_prim1|lpm_shiftreg:config_shiftreg_577                                         ; lpm_shiftreg                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_578|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bgp:auto_generated|sld_reserved_single_cycle_p2_auto_signaltap_0_1_2e69:mgl_prim1|lpm_shiftreg:config_shiftreg_578                                         ; lpm_shiftreg                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_580|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bgp:auto_generated|sld_reserved_single_cycle_p2_auto_signaltap_0_1_2e69:mgl_prim1|lpm_shiftreg:config_shiftreg_580                                         ; lpm_shiftreg                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_581|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bgp:auto_generated|sld_reserved_single_cycle_p2_auto_signaltap_0_1_2e69:mgl_prim1|lpm_shiftreg:config_shiftreg_581                                         ; lpm_shiftreg                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_583|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bgp:auto_generated|sld_reserved_single_cycle_p2_auto_signaltap_0_1_2e69:mgl_prim1|lpm_shiftreg:config_shiftreg_583                                         ; lpm_shiftreg                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_584|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bgp:auto_generated|sld_reserved_single_cycle_p2_auto_signaltap_0_1_2e69:mgl_prim1|lpm_shiftreg:config_shiftreg_584                                         ; lpm_shiftreg                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_586|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bgp:auto_generated|sld_reserved_single_cycle_p2_auto_signaltap_0_1_2e69:mgl_prim1|lpm_shiftreg:config_shiftreg_586                                         ; lpm_shiftreg                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_587|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bgp:auto_generated|sld_reserved_single_cycle_p2_auto_signaltap_0_1_2e69:mgl_prim1|lpm_shiftreg:config_shiftreg_587                                         ; lpm_shiftreg                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_589|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bgp:auto_generated|sld_reserved_single_cycle_p2_auto_signaltap_0_1_2e69:mgl_prim1|lpm_shiftreg:config_shiftreg_589                                         ; lpm_shiftreg                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_58|                                                                               ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bgp:auto_generated|sld_reserved_single_cycle_p2_auto_signaltap_0_1_2e69:mgl_prim1|lpm_shiftreg:config_shiftreg_58                                          ; lpm_shiftreg                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_590|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bgp:auto_generated|sld_reserved_single_cycle_p2_auto_signaltap_0_1_2e69:mgl_prim1|lpm_shiftreg:config_shiftreg_590                                         ; lpm_shiftreg                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_592|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bgp:auto_generated|sld_reserved_single_cycle_p2_auto_signaltap_0_1_2e69:mgl_prim1|lpm_shiftreg:config_shiftreg_592                                         ; lpm_shiftreg                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_593|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bgp:auto_generated|sld_reserved_single_cycle_p2_auto_signaltap_0_1_2e69:mgl_prim1|lpm_shiftreg:config_shiftreg_593                                         ; lpm_shiftreg                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_595|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bgp:auto_generated|sld_reserved_single_cycle_p2_auto_signaltap_0_1_2e69:mgl_prim1|lpm_shiftreg:config_shiftreg_595                                         ; lpm_shiftreg                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_596|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bgp:auto_generated|sld_reserved_single_cycle_p2_auto_signaltap_0_1_2e69:mgl_prim1|lpm_shiftreg:config_shiftreg_596                                         ; lpm_shiftreg                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_598|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bgp:auto_generated|sld_reserved_single_cycle_p2_auto_signaltap_0_1_2e69:mgl_prim1|lpm_shiftreg:config_shiftreg_598                                         ; lpm_shiftreg                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_599|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bgp:auto_generated|sld_reserved_single_cycle_p2_auto_signaltap_0_1_2e69:mgl_prim1|lpm_shiftreg:config_shiftreg_599                                         ; lpm_shiftreg                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_59|                                                                               ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bgp:auto_generated|sld_reserved_single_cycle_p2_auto_signaltap_0_1_2e69:mgl_prim1|lpm_shiftreg:config_shiftreg_59                                          ; lpm_shiftreg                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_5|                                                                                ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bgp:auto_generated|sld_reserved_single_cycle_p2_auto_signaltap_0_1_2e69:mgl_prim1|lpm_shiftreg:config_shiftreg_5                                           ; lpm_shiftreg                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_601|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bgp:auto_generated|sld_reserved_single_cycle_p2_auto_signaltap_0_1_2e69:mgl_prim1|lpm_shiftreg:config_shiftreg_601                                         ; lpm_shiftreg                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_602|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bgp:auto_generated|sld_reserved_single_cycle_p2_auto_signaltap_0_1_2e69:mgl_prim1|lpm_shiftreg:config_shiftreg_602                                         ; lpm_shiftreg                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_604|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bgp:auto_generated|sld_reserved_single_cycle_p2_auto_signaltap_0_1_2e69:mgl_prim1|lpm_shiftreg:config_shiftreg_604                                         ; lpm_shiftreg                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_605|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bgp:auto_generated|sld_reserved_single_cycle_p2_auto_signaltap_0_1_2e69:mgl_prim1|lpm_shiftreg:config_shiftreg_605                                         ; lpm_shiftreg                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_607|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bgp:auto_generated|sld_reserved_single_cycle_p2_auto_signaltap_0_1_2e69:mgl_prim1|lpm_shiftreg:config_shiftreg_607                                         ; lpm_shiftreg                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_608|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bgp:auto_generated|sld_reserved_single_cycle_p2_auto_signaltap_0_1_2e69:mgl_prim1|lpm_shiftreg:config_shiftreg_608                                         ; lpm_shiftreg                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_610|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bgp:auto_generated|sld_reserved_single_cycle_p2_auto_signaltap_0_1_2e69:mgl_prim1|lpm_shiftreg:config_shiftreg_610                                         ; lpm_shiftreg                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_611|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bgp:auto_generated|sld_reserved_single_cycle_p2_auto_signaltap_0_1_2e69:mgl_prim1|lpm_shiftreg:config_shiftreg_611                                         ; lpm_shiftreg                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_613|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bgp:auto_generated|sld_reserved_single_cycle_p2_auto_signaltap_0_1_2e69:mgl_prim1|lpm_shiftreg:config_shiftreg_613                                         ; lpm_shiftreg                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_614|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bgp:auto_generated|sld_reserved_single_cycle_p2_auto_signaltap_0_1_2e69:mgl_prim1|lpm_shiftreg:config_shiftreg_614                                         ; lpm_shiftreg                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_616|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bgp:auto_generated|sld_reserved_single_cycle_p2_auto_signaltap_0_1_2e69:mgl_prim1|lpm_shiftreg:config_shiftreg_616                                         ; lpm_shiftreg                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_617|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bgp:auto_generated|sld_reserved_single_cycle_p2_auto_signaltap_0_1_2e69:mgl_prim1|lpm_shiftreg:config_shiftreg_617                                         ; lpm_shiftreg                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_619|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bgp:auto_generated|sld_reserved_single_cycle_p2_auto_signaltap_0_1_2e69:mgl_prim1|lpm_shiftreg:config_shiftreg_619                                         ; lpm_shiftreg                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_61|                                                                               ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bgp:auto_generated|sld_reserved_single_cycle_p2_auto_signaltap_0_1_2e69:mgl_prim1|lpm_shiftreg:config_shiftreg_61                                          ; lpm_shiftreg                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_620|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bgp:auto_generated|sld_reserved_single_cycle_p2_auto_signaltap_0_1_2e69:mgl_prim1|lpm_shiftreg:config_shiftreg_620                                         ; lpm_shiftreg                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_621|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bgp:auto_generated|sld_reserved_single_cycle_p2_auto_signaltap_0_1_2e69:mgl_prim1|lpm_shiftreg:config_shiftreg_621                                         ; lpm_shiftreg                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_623|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bgp:auto_generated|sld_reserved_single_cycle_p2_auto_signaltap_0_1_2e69:mgl_prim1|lpm_shiftreg:config_shiftreg_623                                         ; lpm_shiftreg                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_624|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bgp:auto_generated|sld_reserved_single_cycle_p2_auto_signaltap_0_1_2e69:mgl_prim1|lpm_shiftreg:config_shiftreg_624                                         ; lpm_shiftreg                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_625|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bgp:auto_generated|sld_reserved_single_cycle_p2_auto_signaltap_0_1_2e69:mgl_prim1|lpm_shiftreg:config_shiftreg_625                                         ; lpm_shiftreg                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_62|                                                                               ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bgp:auto_generated|sld_reserved_single_cycle_p2_auto_signaltap_0_1_2e69:mgl_prim1|lpm_shiftreg:config_shiftreg_62                                          ; lpm_shiftreg                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_64|                                                                               ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bgp:auto_generated|sld_reserved_single_cycle_p2_auto_signaltap_0_1_2e69:mgl_prim1|lpm_shiftreg:config_shiftreg_64                                          ; lpm_shiftreg                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_65|                                                                               ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bgp:auto_generated|sld_reserved_single_cycle_p2_auto_signaltap_0_1_2e69:mgl_prim1|lpm_shiftreg:config_shiftreg_65                                          ; lpm_shiftreg                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_67|                                                                               ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bgp:auto_generated|sld_reserved_single_cycle_p2_auto_signaltap_0_1_2e69:mgl_prim1|lpm_shiftreg:config_shiftreg_67                                          ; lpm_shiftreg                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_68|                                                                               ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bgp:auto_generated|sld_reserved_single_cycle_p2_auto_signaltap_0_1_2e69:mgl_prim1|lpm_shiftreg:config_shiftreg_68                                          ; lpm_shiftreg                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_70|                                                                               ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bgp:auto_generated|sld_reserved_single_cycle_p2_auto_signaltap_0_1_2e69:mgl_prim1|lpm_shiftreg:config_shiftreg_70                                          ; lpm_shiftreg                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_71|                                                                               ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bgp:auto_generated|sld_reserved_single_cycle_p2_auto_signaltap_0_1_2e69:mgl_prim1|lpm_shiftreg:config_shiftreg_71                                          ; lpm_shiftreg                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_73|                                                                               ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bgp:auto_generated|sld_reserved_single_cycle_p2_auto_signaltap_0_1_2e69:mgl_prim1|lpm_shiftreg:config_shiftreg_73                                          ; lpm_shiftreg                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_74|                                                                               ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bgp:auto_generated|sld_reserved_single_cycle_p2_auto_signaltap_0_1_2e69:mgl_prim1|lpm_shiftreg:config_shiftreg_74                                          ; lpm_shiftreg                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_76|                                                                               ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bgp:auto_generated|sld_reserved_single_cycle_p2_auto_signaltap_0_1_2e69:mgl_prim1|lpm_shiftreg:config_shiftreg_76                                          ; lpm_shiftreg                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_77|                                                                               ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bgp:auto_generated|sld_reserved_single_cycle_p2_auto_signaltap_0_1_2e69:mgl_prim1|lpm_shiftreg:config_shiftreg_77                                          ; lpm_shiftreg                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_79|                                                                               ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bgp:auto_generated|sld_reserved_single_cycle_p2_auto_signaltap_0_1_2e69:mgl_prim1|lpm_shiftreg:config_shiftreg_79                                          ; lpm_shiftreg                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_7|                                                                                ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bgp:auto_generated|sld_reserved_single_cycle_p2_auto_signaltap_0_1_2e69:mgl_prim1|lpm_shiftreg:config_shiftreg_7                                           ; lpm_shiftreg                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_80|                                                                               ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bgp:auto_generated|sld_reserved_single_cycle_p2_auto_signaltap_0_1_2e69:mgl_prim1|lpm_shiftreg:config_shiftreg_80                                          ; lpm_shiftreg                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_82|                                                                               ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bgp:auto_generated|sld_reserved_single_cycle_p2_auto_signaltap_0_1_2e69:mgl_prim1|lpm_shiftreg:config_shiftreg_82                                          ; lpm_shiftreg                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_83|                                                                               ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bgp:auto_generated|sld_reserved_single_cycle_p2_auto_signaltap_0_1_2e69:mgl_prim1|lpm_shiftreg:config_shiftreg_83                                          ; lpm_shiftreg                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_85|                                                                               ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bgp:auto_generated|sld_reserved_single_cycle_p2_auto_signaltap_0_1_2e69:mgl_prim1|lpm_shiftreg:config_shiftreg_85                                          ; lpm_shiftreg                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_86|                                                                               ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bgp:auto_generated|sld_reserved_single_cycle_p2_auto_signaltap_0_1_2e69:mgl_prim1|lpm_shiftreg:config_shiftreg_86                                          ; lpm_shiftreg                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_88|                                                                               ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bgp:auto_generated|sld_reserved_single_cycle_p2_auto_signaltap_0_1_2e69:mgl_prim1|lpm_shiftreg:config_shiftreg_88                                          ; lpm_shiftreg                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_89|                                                                               ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bgp:auto_generated|sld_reserved_single_cycle_p2_auto_signaltap_0_1_2e69:mgl_prim1|lpm_shiftreg:config_shiftreg_89                                          ; lpm_shiftreg                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_8|                                                                                ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bgp:auto_generated|sld_reserved_single_cycle_p2_auto_signaltap_0_1_2e69:mgl_prim1|lpm_shiftreg:config_shiftreg_8                                           ; lpm_shiftreg                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_91|                                                                               ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bgp:auto_generated|sld_reserved_single_cycle_p2_auto_signaltap_0_1_2e69:mgl_prim1|lpm_shiftreg:config_shiftreg_91                                          ; lpm_shiftreg                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_92|                                                                               ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bgp:auto_generated|sld_reserved_single_cycle_p2_auto_signaltap_0_1_2e69:mgl_prim1|lpm_shiftreg:config_shiftreg_92                                          ; lpm_shiftreg                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_94|                                                                               ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bgp:auto_generated|sld_reserved_single_cycle_p2_auto_signaltap_0_1_2e69:mgl_prim1|lpm_shiftreg:config_shiftreg_94                                          ; lpm_shiftreg                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_95|                                                                               ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bgp:auto_generated|sld_reserved_single_cycle_p2_auto_signaltap_0_1_2e69:mgl_prim1|lpm_shiftreg:config_shiftreg_95                                          ; lpm_shiftreg                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_97|                                                                               ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bgp:auto_generated|sld_reserved_single_cycle_p2_auto_signaltap_0_1_2e69:mgl_prim1|lpm_shiftreg:config_shiftreg_97                                          ; lpm_shiftreg                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_98|                                                                               ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bgp:auto_generated|sld_reserved_single_cycle_p2_auto_signaltap_0_1_2e69:mgl_prim1|lpm_shiftreg:config_shiftreg_98                                          ; lpm_shiftreg                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_99|                                                                               ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bgp:auto_generated|sld_reserved_single_cycle_p2_auto_signaltap_0_1_2e69:mgl_prim1|lpm_shiftreg:config_shiftreg_99                                          ; lpm_shiftreg                                         ; work         ;
;                         |sld_alt_reduction:unary_100|                                                                                   ; 22 (22)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bgp:auto_generated|sld_reserved_single_cycle_p2_auto_signaltap_0_1_2e69:mgl_prim1|sld_alt_reduction:unary_100                                              ; sld_alt_reduction                                    ; work         ;
;                         |sld_alt_reduction:unary_198|                                                                                   ; 22 (22)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bgp:auto_generated|sld_reserved_single_cycle_p2_auto_signaltap_0_1_2e69:mgl_prim1|sld_alt_reduction:unary_198                                              ; sld_alt_reduction                                    ; work         ;
;                         |sld_alt_reduction:unary_1|                                                                                     ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bgp:auto_generated|sld_reserved_single_cycle_p2_auto_signaltap_0_1_2e69:mgl_prim1|sld_alt_reduction:unary_1                                                ; sld_alt_reduction                                    ; work         ;
;                         |sld_alt_reduction:unary_296|                                                                                   ; 22 (22)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bgp:auto_generated|sld_reserved_single_cycle_p2_auto_signaltap_0_1_2e69:mgl_prim1|sld_alt_reduction:unary_296                                              ; sld_alt_reduction                                    ; work         ;
;                         |sld_alt_reduction:unary_2|                                                                                     ; 22 (22)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bgp:auto_generated|sld_reserved_single_cycle_p2_auto_signaltap_0_1_2e69:mgl_prim1|sld_alt_reduction:unary_2                                                ; sld_alt_reduction                                    ; work         ;
;                         |sld_alt_reduction:unary_394|                                                                                   ; 10 (10)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bgp:auto_generated|sld_reserved_single_cycle_p2_auto_signaltap_0_1_2e69:mgl_prim1|sld_alt_reduction:unary_394                                              ; sld_alt_reduction                                    ; work         ;
;                         |sld_alt_reduction:unary_426|                                                                                   ; 22 (22)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bgp:auto_generated|sld_reserved_single_cycle_p2_auto_signaltap_0_1_2e69:mgl_prim1|sld_alt_reduction:unary_426                                              ; sld_alt_reduction                                    ; work         ;
;                         |sld_alt_reduction:unary_524|                                                                                   ; 22 (22)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bgp:auto_generated|sld_reserved_single_cycle_p2_auto_signaltap_0_1_2e69:mgl_prim1|sld_alt_reduction:unary_524                                              ; sld_alt_reduction                                    ; work         ;
;                         |sld_mbpmg:mbpm_101|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bgp:auto_generated|sld_reserved_single_cycle_p2_auto_signaltap_0_1_2e69:mgl_prim1|sld_mbpmg:mbpm_101                                                       ; sld_mbpmg                                            ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bgp:auto_generated|sld_reserved_single_cycle_p2_auto_signaltap_0_1_2e69:mgl_prim1|sld_mbpmg:mbpm_101|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                            ; work         ;
;                         |sld_mbpmg:mbpm_104|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bgp:auto_generated|sld_reserved_single_cycle_p2_auto_signaltap_0_1_2e69:mgl_prim1|sld_mbpmg:mbpm_104                                                       ; sld_mbpmg                                            ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bgp:auto_generated|sld_reserved_single_cycle_p2_auto_signaltap_0_1_2e69:mgl_prim1|sld_mbpmg:mbpm_104|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                            ; work         ;
;                         |sld_mbpmg:mbpm_107|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bgp:auto_generated|sld_reserved_single_cycle_p2_auto_signaltap_0_1_2e69:mgl_prim1|sld_mbpmg:mbpm_107                                                       ; sld_mbpmg                                            ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bgp:auto_generated|sld_reserved_single_cycle_p2_auto_signaltap_0_1_2e69:mgl_prim1|sld_mbpmg:mbpm_107|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                            ; work         ;
;                         |sld_mbpmg:mbpm_110|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bgp:auto_generated|sld_reserved_single_cycle_p2_auto_signaltap_0_1_2e69:mgl_prim1|sld_mbpmg:mbpm_110                                                       ; sld_mbpmg                                            ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bgp:auto_generated|sld_reserved_single_cycle_p2_auto_signaltap_0_1_2e69:mgl_prim1|sld_mbpmg:mbpm_110|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                            ; work         ;
;                         |sld_mbpmg:mbpm_113|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bgp:auto_generated|sld_reserved_single_cycle_p2_auto_signaltap_0_1_2e69:mgl_prim1|sld_mbpmg:mbpm_113                                                       ; sld_mbpmg                                            ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bgp:auto_generated|sld_reserved_single_cycle_p2_auto_signaltap_0_1_2e69:mgl_prim1|sld_mbpmg:mbpm_113|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                            ; work         ;
;                         |sld_mbpmg:mbpm_116|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bgp:auto_generated|sld_reserved_single_cycle_p2_auto_signaltap_0_1_2e69:mgl_prim1|sld_mbpmg:mbpm_116                                                       ; sld_mbpmg                                            ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bgp:auto_generated|sld_reserved_single_cycle_p2_auto_signaltap_0_1_2e69:mgl_prim1|sld_mbpmg:mbpm_116|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                            ; work         ;
;                         |sld_mbpmg:mbpm_119|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bgp:auto_generated|sld_reserved_single_cycle_p2_auto_signaltap_0_1_2e69:mgl_prim1|sld_mbpmg:mbpm_119                                                       ; sld_mbpmg                                            ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bgp:auto_generated|sld_reserved_single_cycle_p2_auto_signaltap_0_1_2e69:mgl_prim1|sld_mbpmg:mbpm_119|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                            ; work         ;
;                         |sld_mbpmg:mbpm_122|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bgp:auto_generated|sld_reserved_single_cycle_p2_auto_signaltap_0_1_2e69:mgl_prim1|sld_mbpmg:mbpm_122                                                       ; sld_mbpmg                                            ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bgp:auto_generated|sld_reserved_single_cycle_p2_auto_signaltap_0_1_2e69:mgl_prim1|sld_mbpmg:mbpm_122|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                            ; work         ;
;                         |sld_mbpmg:mbpm_125|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bgp:auto_generated|sld_reserved_single_cycle_p2_auto_signaltap_0_1_2e69:mgl_prim1|sld_mbpmg:mbpm_125                                                       ; sld_mbpmg                                            ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bgp:auto_generated|sld_reserved_single_cycle_p2_auto_signaltap_0_1_2e69:mgl_prim1|sld_mbpmg:mbpm_125|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                            ; work         ;
;                         |sld_mbpmg:mbpm_128|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bgp:auto_generated|sld_reserved_single_cycle_p2_auto_signaltap_0_1_2e69:mgl_prim1|sld_mbpmg:mbpm_128                                                       ; sld_mbpmg                                            ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bgp:auto_generated|sld_reserved_single_cycle_p2_auto_signaltap_0_1_2e69:mgl_prim1|sld_mbpmg:mbpm_128|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                            ; work         ;
;                         |sld_mbpmg:mbpm_12|                                                                                             ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bgp:auto_generated|sld_reserved_single_cycle_p2_auto_signaltap_0_1_2e69:mgl_prim1|sld_mbpmg:mbpm_12                                                        ; sld_mbpmg                                            ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bgp:auto_generated|sld_reserved_single_cycle_p2_auto_signaltap_0_1_2e69:mgl_prim1|sld_mbpmg:mbpm_12|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                            ; work         ;
;                         |sld_mbpmg:mbpm_131|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bgp:auto_generated|sld_reserved_single_cycle_p2_auto_signaltap_0_1_2e69:mgl_prim1|sld_mbpmg:mbpm_131                                                       ; sld_mbpmg                                            ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bgp:auto_generated|sld_reserved_single_cycle_p2_auto_signaltap_0_1_2e69:mgl_prim1|sld_mbpmg:mbpm_131|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                            ; work         ;
;                         |sld_mbpmg:mbpm_134|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bgp:auto_generated|sld_reserved_single_cycle_p2_auto_signaltap_0_1_2e69:mgl_prim1|sld_mbpmg:mbpm_134                                                       ; sld_mbpmg                                            ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bgp:auto_generated|sld_reserved_single_cycle_p2_auto_signaltap_0_1_2e69:mgl_prim1|sld_mbpmg:mbpm_134|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                            ; work         ;
;                         |sld_mbpmg:mbpm_137|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bgp:auto_generated|sld_reserved_single_cycle_p2_auto_signaltap_0_1_2e69:mgl_prim1|sld_mbpmg:mbpm_137                                                       ; sld_mbpmg                                            ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bgp:auto_generated|sld_reserved_single_cycle_p2_auto_signaltap_0_1_2e69:mgl_prim1|sld_mbpmg:mbpm_137|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                            ; work         ;
;                         |sld_mbpmg:mbpm_140|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bgp:auto_generated|sld_reserved_single_cycle_p2_auto_signaltap_0_1_2e69:mgl_prim1|sld_mbpmg:mbpm_140                                                       ; sld_mbpmg                                            ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bgp:auto_generated|sld_reserved_single_cycle_p2_auto_signaltap_0_1_2e69:mgl_prim1|sld_mbpmg:mbpm_140|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                            ; work         ;
;                         |sld_mbpmg:mbpm_143|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bgp:auto_generated|sld_reserved_single_cycle_p2_auto_signaltap_0_1_2e69:mgl_prim1|sld_mbpmg:mbpm_143                                                       ; sld_mbpmg                                            ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bgp:auto_generated|sld_reserved_single_cycle_p2_auto_signaltap_0_1_2e69:mgl_prim1|sld_mbpmg:mbpm_143|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                            ; work         ;
;                         |sld_mbpmg:mbpm_146|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bgp:auto_generated|sld_reserved_single_cycle_p2_auto_signaltap_0_1_2e69:mgl_prim1|sld_mbpmg:mbpm_146                                                       ; sld_mbpmg                                            ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bgp:auto_generated|sld_reserved_single_cycle_p2_auto_signaltap_0_1_2e69:mgl_prim1|sld_mbpmg:mbpm_146|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                            ; work         ;
;                         |sld_mbpmg:mbpm_149|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bgp:auto_generated|sld_reserved_single_cycle_p2_auto_signaltap_0_1_2e69:mgl_prim1|sld_mbpmg:mbpm_149                                                       ; sld_mbpmg                                            ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bgp:auto_generated|sld_reserved_single_cycle_p2_auto_signaltap_0_1_2e69:mgl_prim1|sld_mbpmg:mbpm_149|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                            ; work         ;
;                         |sld_mbpmg:mbpm_152|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bgp:auto_generated|sld_reserved_single_cycle_p2_auto_signaltap_0_1_2e69:mgl_prim1|sld_mbpmg:mbpm_152                                                       ; sld_mbpmg                                            ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bgp:auto_generated|sld_reserved_single_cycle_p2_auto_signaltap_0_1_2e69:mgl_prim1|sld_mbpmg:mbpm_152|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                            ; work         ;
;                         |sld_mbpmg:mbpm_155|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bgp:auto_generated|sld_reserved_single_cycle_p2_auto_signaltap_0_1_2e69:mgl_prim1|sld_mbpmg:mbpm_155                                                       ; sld_mbpmg                                            ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bgp:auto_generated|sld_reserved_single_cycle_p2_auto_signaltap_0_1_2e69:mgl_prim1|sld_mbpmg:mbpm_155|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                            ; work         ;
;                         |sld_mbpmg:mbpm_158|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bgp:auto_generated|sld_reserved_single_cycle_p2_auto_signaltap_0_1_2e69:mgl_prim1|sld_mbpmg:mbpm_158                                                       ; sld_mbpmg                                            ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bgp:auto_generated|sld_reserved_single_cycle_p2_auto_signaltap_0_1_2e69:mgl_prim1|sld_mbpmg:mbpm_158|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                            ; work         ;
;                         |sld_mbpmg:mbpm_15|                                                                                             ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bgp:auto_generated|sld_reserved_single_cycle_p2_auto_signaltap_0_1_2e69:mgl_prim1|sld_mbpmg:mbpm_15                                                        ; sld_mbpmg                                            ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bgp:auto_generated|sld_reserved_single_cycle_p2_auto_signaltap_0_1_2e69:mgl_prim1|sld_mbpmg:mbpm_15|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                            ; work         ;
;                         |sld_mbpmg:mbpm_161|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bgp:auto_generated|sld_reserved_single_cycle_p2_auto_signaltap_0_1_2e69:mgl_prim1|sld_mbpmg:mbpm_161                                                       ; sld_mbpmg                                            ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bgp:auto_generated|sld_reserved_single_cycle_p2_auto_signaltap_0_1_2e69:mgl_prim1|sld_mbpmg:mbpm_161|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                            ; work         ;
;                         |sld_mbpmg:mbpm_164|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bgp:auto_generated|sld_reserved_single_cycle_p2_auto_signaltap_0_1_2e69:mgl_prim1|sld_mbpmg:mbpm_164                                                       ; sld_mbpmg                                            ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bgp:auto_generated|sld_reserved_single_cycle_p2_auto_signaltap_0_1_2e69:mgl_prim1|sld_mbpmg:mbpm_164|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                            ; work         ;
;                         |sld_mbpmg:mbpm_167|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bgp:auto_generated|sld_reserved_single_cycle_p2_auto_signaltap_0_1_2e69:mgl_prim1|sld_mbpmg:mbpm_167                                                       ; sld_mbpmg                                            ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bgp:auto_generated|sld_reserved_single_cycle_p2_auto_signaltap_0_1_2e69:mgl_prim1|sld_mbpmg:mbpm_167|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                            ; work         ;
;                         |sld_mbpmg:mbpm_170|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bgp:auto_generated|sld_reserved_single_cycle_p2_auto_signaltap_0_1_2e69:mgl_prim1|sld_mbpmg:mbpm_170                                                       ; sld_mbpmg                                            ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bgp:auto_generated|sld_reserved_single_cycle_p2_auto_signaltap_0_1_2e69:mgl_prim1|sld_mbpmg:mbpm_170|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                            ; work         ;
;                         |sld_mbpmg:mbpm_173|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bgp:auto_generated|sld_reserved_single_cycle_p2_auto_signaltap_0_1_2e69:mgl_prim1|sld_mbpmg:mbpm_173                                                       ; sld_mbpmg                                            ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bgp:auto_generated|sld_reserved_single_cycle_p2_auto_signaltap_0_1_2e69:mgl_prim1|sld_mbpmg:mbpm_173|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                            ; work         ;
;                         |sld_mbpmg:mbpm_176|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bgp:auto_generated|sld_reserved_single_cycle_p2_auto_signaltap_0_1_2e69:mgl_prim1|sld_mbpmg:mbpm_176                                                       ; sld_mbpmg                                            ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bgp:auto_generated|sld_reserved_single_cycle_p2_auto_signaltap_0_1_2e69:mgl_prim1|sld_mbpmg:mbpm_176|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                            ; work         ;
;                         |sld_mbpmg:mbpm_179|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bgp:auto_generated|sld_reserved_single_cycle_p2_auto_signaltap_0_1_2e69:mgl_prim1|sld_mbpmg:mbpm_179                                                       ; sld_mbpmg                                            ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bgp:auto_generated|sld_reserved_single_cycle_p2_auto_signaltap_0_1_2e69:mgl_prim1|sld_mbpmg:mbpm_179|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                            ; work         ;
;                         |sld_mbpmg:mbpm_182|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bgp:auto_generated|sld_reserved_single_cycle_p2_auto_signaltap_0_1_2e69:mgl_prim1|sld_mbpmg:mbpm_182                                                       ; sld_mbpmg                                            ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bgp:auto_generated|sld_reserved_single_cycle_p2_auto_signaltap_0_1_2e69:mgl_prim1|sld_mbpmg:mbpm_182|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                            ; work         ;
;                         |sld_mbpmg:mbpm_185|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bgp:auto_generated|sld_reserved_single_cycle_p2_auto_signaltap_0_1_2e69:mgl_prim1|sld_mbpmg:mbpm_185                                                       ; sld_mbpmg                                            ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bgp:auto_generated|sld_reserved_single_cycle_p2_auto_signaltap_0_1_2e69:mgl_prim1|sld_mbpmg:mbpm_185|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                            ; work         ;
;                         |sld_mbpmg:mbpm_188|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bgp:auto_generated|sld_reserved_single_cycle_p2_auto_signaltap_0_1_2e69:mgl_prim1|sld_mbpmg:mbpm_188                                                       ; sld_mbpmg                                            ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bgp:auto_generated|sld_reserved_single_cycle_p2_auto_signaltap_0_1_2e69:mgl_prim1|sld_mbpmg:mbpm_188|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                            ; work         ;
;                         |sld_mbpmg:mbpm_18|                                                                                             ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bgp:auto_generated|sld_reserved_single_cycle_p2_auto_signaltap_0_1_2e69:mgl_prim1|sld_mbpmg:mbpm_18                                                        ; sld_mbpmg                                            ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bgp:auto_generated|sld_reserved_single_cycle_p2_auto_signaltap_0_1_2e69:mgl_prim1|sld_mbpmg:mbpm_18|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                            ; work         ;
;                         |sld_mbpmg:mbpm_191|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bgp:auto_generated|sld_reserved_single_cycle_p2_auto_signaltap_0_1_2e69:mgl_prim1|sld_mbpmg:mbpm_191                                                       ; sld_mbpmg                                            ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bgp:auto_generated|sld_reserved_single_cycle_p2_auto_signaltap_0_1_2e69:mgl_prim1|sld_mbpmg:mbpm_191|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                            ; work         ;
;                         |sld_mbpmg:mbpm_194|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bgp:auto_generated|sld_reserved_single_cycle_p2_auto_signaltap_0_1_2e69:mgl_prim1|sld_mbpmg:mbpm_194                                                       ; sld_mbpmg                                            ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bgp:auto_generated|sld_reserved_single_cycle_p2_auto_signaltap_0_1_2e69:mgl_prim1|sld_mbpmg:mbpm_194|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                            ; work         ;
;                         |sld_mbpmg:mbpm_199|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bgp:auto_generated|sld_reserved_single_cycle_p2_auto_signaltap_0_1_2e69:mgl_prim1|sld_mbpmg:mbpm_199                                                       ; sld_mbpmg                                            ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bgp:auto_generated|sld_reserved_single_cycle_p2_auto_signaltap_0_1_2e69:mgl_prim1|sld_mbpmg:mbpm_199|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                            ; work         ;
;                         |sld_mbpmg:mbpm_202|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bgp:auto_generated|sld_reserved_single_cycle_p2_auto_signaltap_0_1_2e69:mgl_prim1|sld_mbpmg:mbpm_202                                                       ; sld_mbpmg                                            ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bgp:auto_generated|sld_reserved_single_cycle_p2_auto_signaltap_0_1_2e69:mgl_prim1|sld_mbpmg:mbpm_202|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                            ; work         ;
;                         |sld_mbpmg:mbpm_205|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bgp:auto_generated|sld_reserved_single_cycle_p2_auto_signaltap_0_1_2e69:mgl_prim1|sld_mbpmg:mbpm_205                                                       ; sld_mbpmg                                            ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bgp:auto_generated|sld_reserved_single_cycle_p2_auto_signaltap_0_1_2e69:mgl_prim1|sld_mbpmg:mbpm_205|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                            ; work         ;
;                         |sld_mbpmg:mbpm_208|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bgp:auto_generated|sld_reserved_single_cycle_p2_auto_signaltap_0_1_2e69:mgl_prim1|sld_mbpmg:mbpm_208                                                       ; sld_mbpmg                                            ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bgp:auto_generated|sld_reserved_single_cycle_p2_auto_signaltap_0_1_2e69:mgl_prim1|sld_mbpmg:mbpm_208|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                            ; work         ;
;                         |sld_mbpmg:mbpm_211|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bgp:auto_generated|sld_reserved_single_cycle_p2_auto_signaltap_0_1_2e69:mgl_prim1|sld_mbpmg:mbpm_211                                                       ; sld_mbpmg                                            ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bgp:auto_generated|sld_reserved_single_cycle_p2_auto_signaltap_0_1_2e69:mgl_prim1|sld_mbpmg:mbpm_211|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                            ; work         ;
;                         |sld_mbpmg:mbpm_214|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bgp:auto_generated|sld_reserved_single_cycle_p2_auto_signaltap_0_1_2e69:mgl_prim1|sld_mbpmg:mbpm_214                                                       ; sld_mbpmg                                            ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bgp:auto_generated|sld_reserved_single_cycle_p2_auto_signaltap_0_1_2e69:mgl_prim1|sld_mbpmg:mbpm_214|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                            ; work         ;
;                         |sld_mbpmg:mbpm_217|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bgp:auto_generated|sld_reserved_single_cycle_p2_auto_signaltap_0_1_2e69:mgl_prim1|sld_mbpmg:mbpm_217                                                       ; sld_mbpmg                                            ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bgp:auto_generated|sld_reserved_single_cycle_p2_auto_signaltap_0_1_2e69:mgl_prim1|sld_mbpmg:mbpm_217|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                            ; work         ;
;                         |sld_mbpmg:mbpm_21|                                                                                             ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bgp:auto_generated|sld_reserved_single_cycle_p2_auto_signaltap_0_1_2e69:mgl_prim1|sld_mbpmg:mbpm_21                                                        ; sld_mbpmg                                            ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bgp:auto_generated|sld_reserved_single_cycle_p2_auto_signaltap_0_1_2e69:mgl_prim1|sld_mbpmg:mbpm_21|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                            ; work         ;
;                         |sld_mbpmg:mbpm_220|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bgp:auto_generated|sld_reserved_single_cycle_p2_auto_signaltap_0_1_2e69:mgl_prim1|sld_mbpmg:mbpm_220                                                       ; sld_mbpmg                                            ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bgp:auto_generated|sld_reserved_single_cycle_p2_auto_signaltap_0_1_2e69:mgl_prim1|sld_mbpmg:mbpm_220|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                            ; work         ;
;                         |sld_mbpmg:mbpm_223|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bgp:auto_generated|sld_reserved_single_cycle_p2_auto_signaltap_0_1_2e69:mgl_prim1|sld_mbpmg:mbpm_223                                                       ; sld_mbpmg                                            ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bgp:auto_generated|sld_reserved_single_cycle_p2_auto_signaltap_0_1_2e69:mgl_prim1|sld_mbpmg:mbpm_223|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                            ; work         ;
;                         |sld_mbpmg:mbpm_226|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bgp:auto_generated|sld_reserved_single_cycle_p2_auto_signaltap_0_1_2e69:mgl_prim1|sld_mbpmg:mbpm_226                                                       ; sld_mbpmg                                            ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bgp:auto_generated|sld_reserved_single_cycle_p2_auto_signaltap_0_1_2e69:mgl_prim1|sld_mbpmg:mbpm_226|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                            ; work         ;
;                         |sld_mbpmg:mbpm_229|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bgp:auto_generated|sld_reserved_single_cycle_p2_auto_signaltap_0_1_2e69:mgl_prim1|sld_mbpmg:mbpm_229                                                       ; sld_mbpmg                                            ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bgp:auto_generated|sld_reserved_single_cycle_p2_auto_signaltap_0_1_2e69:mgl_prim1|sld_mbpmg:mbpm_229|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                            ; work         ;
;                         |sld_mbpmg:mbpm_232|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bgp:auto_generated|sld_reserved_single_cycle_p2_auto_signaltap_0_1_2e69:mgl_prim1|sld_mbpmg:mbpm_232                                                       ; sld_mbpmg                                            ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bgp:auto_generated|sld_reserved_single_cycle_p2_auto_signaltap_0_1_2e69:mgl_prim1|sld_mbpmg:mbpm_232|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                            ; work         ;
;                         |sld_mbpmg:mbpm_235|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bgp:auto_generated|sld_reserved_single_cycle_p2_auto_signaltap_0_1_2e69:mgl_prim1|sld_mbpmg:mbpm_235                                                       ; sld_mbpmg                                            ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bgp:auto_generated|sld_reserved_single_cycle_p2_auto_signaltap_0_1_2e69:mgl_prim1|sld_mbpmg:mbpm_235|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                            ; work         ;
;                         |sld_mbpmg:mbpm_238|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bgp:auto_generated|sld_reserved_single_cycle_p2_auto_signaltap_0_1_2e69:mgl_prim1|sld_mbpmg:mbpm_238                                                       ; sld_mbpmg                                            ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bgp:auto_generated|sld_reserved_single_cycle_p2_auto_signaltap_0_1_2e69:mgl_prim1|sld_mbpmg:mbpm_238|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                            ; work         ;
;                         |sld_mbpmg:mbpm_241|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bgp:auto_generated|sld_reserved_single_cycle_p2_auto_signaltap_0_1_2e69:mgl_prim1|sld_mbpmg:mbpm_241                                                       ; sld_mbpmg                                            ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bgp:auto_generated|sld_reserved_single_cycle_p2_auto_signaltap_0_1_2e69:mgl_prim1|sld_mbpmg:mbpm_241|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                            ; work         ;
;                         |sld_mbpmg:mbpm_244|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bgp:auto_generated|sld_reserved_single_cycle_p2_auto_signaltap_0_1_2e69:mgl_prim1|sld_mbpmg:mbpm_244                                                       ; sld_mbpmg                                            ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bgp:auto_generated|sld_reserved_single_cycle_p2_auto_signaltap_0_1_2e69:mgl_prim1|sld_mbpmg:mbpm_244|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                            ; work         ;
;                         |sld_mbpmg:mbpm_247|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bgp:auto_generated|sld_reserved_single_cycle_p2_auto_signaltap_0_1_2e69:mgl_prim1|sld_mbpmg:mbpm_247                                                       ; sld_mbpmg                                            ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bgp:auto_generated|sld_reserved_single_cycle_p2_auto_signaltap_0_1_2e69:mgl_prim1|sld_mbpmg:mbpm_247|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                            ; work         ;
;                         |sld_mbpmg:mbpm_24|                                                                                             ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bgp:auto_generated|sld_reserved_single_cycle_p2_auto_signaltap_0_1_2e69:mgl_prim1|sld_mbpmg:mbpm_24                                                        ; sld_mbpmg                                            ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bgp:auto_generated|sld_reserved_single_cycle_p2_auto_signaltap_0_1_2e69:mgl_prim1|sld_mbpmg:mbpm_24|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                            ; work         ;
;                         |sld_mbpmg:mbpm_250|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bgp:auto_generated|sld_reserved_single_cycle_p2_auto_signaltap_0_1_2e69:mgl_prim1|sld_mbpmg:mbpm_250                                                       ; sld_mbpmg                                            ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bgp:auto_generated|sld_reserved_single_cycle_p2_auto_signaltap_0_1_2e69:mgl_prim1|sld_mbpmg:mbpm_250|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                            ; work         ;
;                         |sld_mbpmg:mbpm_253|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bgp:auto_generated|sld_reserved_single_cycle_p2_auto_signaltap_0_1_2e69:mgl_prim1|sld_mbpmg:mbpm_253                                                       ; sld_mbpmg                                            ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bgp:auto_generated|sld_reserved_single_cycle_p2_auto_signaltap_0_1_2e69:mgl_prim1|sld_mbpmg:mbpm_253|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                            ; work         ;
;                         |sld_mbpmg:mbpm_256|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bgp:auto_generated|sld_reserved_single_cycle_p2_auto_signaltap_0_1_2e69:mgl_prim1|sld_mbpmg:mbpm_256                                                       ; sld_mbpmg                                            ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bgp:auto_generated|sld_reserved_single_cycle_p2_auto_signaltap_0_1_2e69:mgl_prim1|sld_mbpmg:mbpm_256|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                            ; work         ;
;                         |sld_mbpmg:mbpm_259|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bgp:auto_generated|sld_reserved_single_cycle_p2_auto_signaltap_0_1_2e69:mgl_prim1|sld_mbpmg:mbpm_259                                                       ; sld_mbpmg                                            ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bgp:auto_generated|sld_reserved_single_cycle_p2_auto_signaltap_0_1_2e69:mgl_prim1|sld_mbpmg:mbpm_259|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                            ; work         ;
;                         |sld_mbpmg:mbpm_262|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bgp:auto_generated|sld_reserved_single_cycle_p2_auto_signaltap_0_1_2e69:mgl_prim1|sld_mbpmg:mbpm_262                                                       ; sld_mbpmg                                            ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bgp:auto_generated|sld_reserved_single_cycle_p2_auto_signaltap_0_1_2e69:mgl_prim1|sld_mbpmg:mbpm_262|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                            ; work         ;
;                         |sld_mbpmg:mbpm_265|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bgp:auto_generated|sld_reserved_single_cycle_p2_auto_signaltap_0_1_2e69:mgl_prim1|sld_mbpmg:mbpm_265                                                       ; sld_mbpmg                                            ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bgp:auto_generated|sld_reserved_single_cycle_p2_auto_signaltap_0_1_2e69:mgl_prim1|sld_mbpmg:mbpm_265|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                            ; work         ;
;                         |sld_mbpmg:mbpm_268|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bgp:auto_generated|sld_reserved_single_cycle_p2_auto_signaltap_0_1_2e69:mgl_prim1|sld_mbpmg:mbpm_268                                                       ; sld_mbpmg                                            ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bgp:auto_generated|sld_reserved_single_cycle_p2_auto_signaltap_0_1_2e69:mgl_prim1|sld_mbpmg:mbpm_268|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                            ; work         ;
;                         |sld_mbpmg:mbpm_271|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bgp:auto_generated|sld_reserved_single_cycle_p2_auto_signaltap_0_1_2e69:mgl_prim1|sld_mbpmg:mbpm_271                                                       ; sld_mbpmg                                            ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bgp:auto_generated|sld_reserved_single_cycle_p2_auto_signaltap_0_1_2e69:mgl_prim1|sld_mbpmg:mbpm_271|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                            ; work         ;
;                         |sld_mbpmg:mbpm_274|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bgp:auto_generated|sld_reserved_single_cycle_p2_auto_signaltap_0_1_2e69:mgl_prim1|sld_mbpmg:mbpm_274                                                       ; sld_mbpmg                                            ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bgp:auto_generated|sld_reserved_single_cycle_p2_auto_signaltap_0_1_2e69:mgl_prim1|sld_mbpmg:mbpm_274|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                            ; work         ;
;                         |sld_mbpmg:mbpm_277|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bgp:auto_generated|sld_reserved_single_cycle_p2_auto_signaltap_0_1_2e69:mgl_prim1|sld_mbpmg:mbpm_277                                                       ; sld_mbpmg                                            ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bgp:auto_generated|sld_reserved_single_cycle_p2_auto_signaltap_0_1_2e69:mgl_prim1|sld_mbpmg:mbpm_277|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                            ; work         ;
;                         |sld_mbpmg:mbpm_27|                                                                                             ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bgp:auto_generated|sld_reserved_single_cycle_p2_auto_signaltap_0_1_2e69:mgl_prim1|sld_mbpmg:mbpm_27                                                        ; sld_mbpmg                                            ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bgp:auto_generated|sld_reserved_single_cycle_p2_auto_signaltap_0_1_2e69:mgl_prim1|sld_mbpmg:mbpm_27|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                            ; work         ;
;                         |sld_mbpmg:mbpm_280|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bgp:auto_generated|sld_reserved_single_cycle_p2_auto_signaltap_0_1_2e69:mgl_prim1|sld_mbpmg:mbpm_280                                                       ; sld_mbpmg                                            ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bgp:auto_generated|sld_reserved_single_cycle_p2_auto_signaltap_0_1_2e69:mgl_prim1|sld_mbpmg:mbpm_280|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                            ; work         ;
;                         |sld_mbpmg:mbpm_283|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bgp:auto_generated|sld_reserved_single_cycle_p2_auto_signaltap_0_1_2e69:mgl_prim1|sld_mbpmg:mbpm_283                                                       ; sld_mbpmg                                            ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bgp:auto_generated|sld_reserved_single_cycle_p2_auto_signaltap_0_1_2e69:mgl_prim1|sld_mbpmg:mbpm_283|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                            ; work         ;
;                         |sld_mbpmg:mbpm_286|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bgp:auto_generated|sld_reserved_single_cycle_p2_auto_signaltap_0_1_2e69:mgl_prim1|sld_mbpmg:mbpm_286                                                       ; sld_mbpmg                                            ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bgp:auto_generated|sld_reserved_single_cycle_p2_auto_signaltap_0_1_2e69:mgl_prim1|sld_mbpmg:mbpm_286|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                            ; work         ;
;                         |sld_mbpmg:mbpm_289|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bgp:auto_generated|sld_reserved_single_cycle_p2_auto_signaltap_0_1_2e69:mgl_prim1|sld_mbpmg:mbpm_289                                                       ; sld_mbpmg                                            ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bgp:auto_generated|sld_reserved_single_cycle_p2_auto_signaltap_0_1_2e69:mgl_prim1|sld_mbpmg:mbpm_289|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                            ; work         ;
;                         |sld_mbpmg:mbpm_292|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bgp:auto_generated|sld_reserved_single_cycle_p2_auto_signaltap_0_1_2e69:mgl_prim1|sld_mbpmg:mbpm_292                                                       ; sld_mbpmg                                            ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bgp:auto_generated|sld_reserved_single_cycle_p2_auto_signaltap_0_1_2e69:mgl_prim1|sld_mbpmg:mbpm_292|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                            ; work         ;
;                         |sld_mbpmg:mbpm_297|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bgp:auto_generated|sld_reserved_single_cycle_p2_auto_signaltap_0_1_2e69:mgl_prim1|sld_mbpmg:mbpm_297                                                       ; sld_mbpmg                                            ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bgp:auto_generated|sld_reserved_single_cycle_p2_auto_signaltap_0_1_2e69:mgl_prim1|sld_mbpmg:mbpm_297|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                            ; work         ;
;                         |sld_mbpmg:mbpm_300|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bgp:auto_generated|sld_reserved_single_cycle_p2_auto_signaltap_0_1_2e69:mgl_prim1|sld_mbpmg:mbpm_300                                                       ; sld_mbpmg                                            ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bgp:auto_generated|sld_reserved_single_cycle_p2_auto_signaltap_0_1_2e69:mgl_prim1|sld_mbpmg:mbpm_300|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                            ; work         ;
;                         |sld_mbpmg:mbpm_303|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bgp:auto_generated|sld_reserved_single_cycle_p2_auto_signaltap_0_1_2e69:mgl_prim1|sld_mbpmg:mbpm_303                                                       ; sld_mbpmg                                            ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bgp:auto_generated|sld_reserved_single_cycle_p2_auto_signaltap_0_1_2e69:mgl_prim1|sld_mbpmg:mbpm_303|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                            ; work         ;
;                         |sld_mbpmg:mbpm_306|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bgp:auto_generated|sld_reserved_single_cycle_p2_auto_signaltap_0_1_2e69:mgl_prim1|sld_mbpmg:mbpm_306                                                       ; sld_mbpmg                                            ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bgp:auto_generated|sld_reserved_single_cycle_p2_auto_signaltap_0_1_2e69:mgl_prim1|sld_mbpmg:mbpm_306|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                            ; work         ;
;                         |sld_mbpmg:mbpm_309|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bgp:auto_generated|sld_reserved_single_cycle_p2_auto_signaltap_0_1_2e69:mgl_prim1|sld_mbpmg:mbpm_309                                                       ; sld_mbpmg                                            ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bgp:auto_generated|sld_reserved_single_cycle_p2_auto_signaltap_0_1_2e69:mgl_prim1|sld_mbpmg:mbpm_309|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                            ; work         ;
;                         |sld_mbpmg:mbpm_30|                                                                                             ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bgp:auto_generated|sld_reserved_single_cycle_p2_auto_signaltap_0_1_2e69:mgl_prim1|sld_mbpmg:mbpm_30                                                        ; sld_mbpmg                                            ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bgp:auto_generated|sld_reserved_single_cycle_p2_auto_signaltap_0_1_2e69:mgl_prim1|sld_mbpmg:mbpm_30|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                            ; work         ;
;                         |sld_mbpmg:mbpm_312|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bgp:auto_generated|sld_reserved_single_cycle_p2_auto_signaltap_0_1_2e69:mgl_prim1|sld_mbpmg:mbpm_312                                                       ; sld_mbpmg                                            ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bgp:auto_generated|sld_reserved_single_cycle_p2_auto_signaltap_0_1_2e69:mgl_prim1|sld_mbpmg:mbpm_312|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                            ; work         ;
;                         |sld_mbpmg:mbpm_315|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bgp:auto_generated|sld_reserved_single_cycle_p2_auto_signaltap_0_1_2e69:mgl_prim1|sld_mbpmg:mbpm_315                                                       ; sld_mbpmg                                            ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bgp:auto_generated|sld_reserved_single_cycle_p2_auto_signaltap_0_1_2e69:mgl_prim1|sld_mbpmg:mbpm_315|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                            ; work         ;
;                         |sld_mbpmg:mbpm_318|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bgp:auto_generated|sld_reserved_single_cycle_p2_auto_signaltap_0_1_2e69:mgl_prim1|sld_mbpmg:mbpm_318                                                       ; sld_mbpmg                                            ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bgp:auto_generated|sld_reserved_single_cycle_p2_auto_signaltap_0_1_2e69:mgl_prim1|sld_mbpmg:mbpm_318|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                            ; work         ;
;                         |sld_mbpmg:mbpm_321|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bgp:auto_generated|sld_reserved_single_cycle_p2_auto_signaltap_0_1_2e69:mgl_prim1|sld_mbpmg:mbpm_321                                                       ; sld_mbpmg                                            ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bgp:auto_generated|sld_reserved_single_cycle_p2_auto_signaltap_0_1_2e69:mgl_prim1|sld_mbpmg:mbpm_321|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                            ; work         ;
;                         |sld_mbpmg:mbpm_324|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bgp:auto_generated|sld_reserved_single_cycle_p2_auto_signaltap_0_1_2e69:mgl_prim1|sld_mbpmg:mbpm_324                                                       ; sld_mbpmg                                            ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bgp:auto_generated|sld_reserved_single_cycle_p2_auto_signaltap_0_1_2e69:mgl_prim1|sld_mbpmg:mbpm_324|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                            ; work         ;
;                         |sld_mbpmg:mbpm_327|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bgp:auto_generated|sld_reserved_single_cycle_p2_auto_signaltap_0_1_2e69:mgl_prim1|sld_mbpmg:mbpm_327                                                       ; sld_mbpmg                                            ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bgp:auto_generated|sld_reserved_single_cycle_p2_auto_signaltap_0_1_2e69:mgl_prim1|sld_mbpmg:mbpm_327|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                            ; work         ;
;                         |sld_mbpmg:mbpm_330|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bgp:auto_generated|sld_reserved_single_cycle_p2_auto_signaltap_0_1_2e69:mgl_prim1|sld_mbpmg:mbpm_330                                                       ; sld_mbpmg                                            ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bgp:auto_generated|sld_reserved_single_cycle_p2_auto_signaltap_0_1_2e69:mgl_prim1|sld_mbpmg:mbpm_330|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                            ; work         ;
;                         |sld_mbpmg:mbpm_333|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bgp:auto_generated|sld_reserved_single_cycle_p2_auto_signaltap_0_1_2e69:mgl_prim1|sld_mbpmg:mbpm_333                                                       ; sld_mbpmg                                            ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bgp:auto_generated|sld_reserved_single_cycle_p2_auto_signaltap_0_1_2e69:mgl_prim1|sld_mbpmg:mbpm_333|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                            ; work         ;
;                         |sld_mbpmg:mbpm_336|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bgp:auto_generated|sld_reserved_single_cycle_p2_auto_signaltap_0_1_2e69:mgl_prim1|sld_mbpmg:mbpm_336                                                       ; sld_mbpmg                                            ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bgp:auto_generated|sld_reserved_single_cycle_p2_auto_signaltap_0_1_2e69:mgl_prim1|sld_mbpmg:mbpm_336|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                            ; work         ;
;                         |sld_mbpmg:mbpm_339|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bgp:auto_generated|sld_reserved_single_cycle_p2_auto_signaltap_0_1_2e69:mgl_prim1|sld_mbpmg:mbpm_339                                                       ; sld_mbpmg                                            ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bgp:auto_generated|sld_reserved_single_cycle_p2_auto_signaltap_0_1_2e69:mgl_prim1|sld_mbpmg:mbpm_339|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                            ; work         ;
;                         |sld_mbpmg:mbpm_33|                                                                                             ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bgp:auto_generated|sld_reserved_single_cycle_p2_auto_signaltap_0_1_2e69:mgl_prim1|sld_mbpmg:mbpm_33                                                        ; sld_mbpmg                                            ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bgp:auto_generated|sld_reserved_single_cycle_p2_auto_signaltap_0_1_2e69:mgl_prim1|sld_mbpmg:mbpm_33|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                            ; work         ;
;                         |sld_mbpmg:mbpm_342|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bgp:auto_generated|sld_reserved_single_cycle_p2_auto_signaltap_0_1_2e69:mgl_prim1|sld_mbpmg:mbpm_342                                                       ; sld_mbpmg                                            ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bgp:auto_generated|sld_reserved_single_cycle_p2_auto_signaltap_0_1_2e69:mgl_prim1|sld_mbpmg:mbpm_342|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                            ; work         ;
;                         |sld_mbpmg:mbpm_345|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bgp:auto_generated|sld_reserved_single_cycle_p2_auto_signaltap_0_1_2e69:mgl_prim1|sld_mbpmg:mbpm_345                                                       ; sld_mbpmg                                            ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bgp:auto_generated|sld_reserved_single_cycle_p2_auto_signaltap_0_1_2e69:mgl_prim1|sld_mbpmg:mbpm_345|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                            ; work         ;
;                         |sld_mbpmg:mbpm_348|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bgp:auto_generated|sld_reserved_single_cycle_p2_auto_signaltap_0_1_2e69:mgl_prim1|sld_mbpmg:mbpm_348                                                       ; sld_mbpmg                                            ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bgp:auto_generated|sld_reserved_single_cycle_p2_auto_signaltap_0_1_2e69:mgl_prim1|sld_mbpmg:mbpm_348|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                            ; work         ;
;                         |sld_mbpmg:mbpm_351|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bgp:auto_generated|sld_reserved_single_cycle_p2_auto_signaltap_0_1_2e69:mgl_prim1|sld_mbpmg:mbpm_351                                                       ; sld_mbpmg                                            ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bgp:auto_generated|sld_reserved_single_cycle_p2_auto_signaltap_0_1_2e69:mgl_prim1|sld_mbpmg:mbpm_351|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                            ; work         ;
;                         |sld_mbpmg:mbpm_354|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bgp:auto_generated|sld_reserved_single_cycle_p2_auto_signaltap_0_1_2e69:mgl_prim1|sld_mbpmg:mbpm_354                                                       ; sld_mbpmg                                            ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bgp:auto_generated|sld_reserved_single_cycle_p2_auto_signaltap_0_1_2e69:mgl_prim1|sld_mbpmg:mbpm_354|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                            ; work         ;
;                         |sld_mbpmg:mbpm_357|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bgp:auto_generated|sld_reserved_single_cycle_p2_auto_signaltap_0_1_2e69:mgl_prim1|sld_mbpmg:mbpm_357                                                       ; sld_mbpmg                                            ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bgp:auto_generated|sld_reserved_single_cycle_p2_auto_signaltap_0_1_2e69:mgl_prim1|sld_mbpmg:mbpm_357|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                            ; work         ;
;                         |sld_mbpmg:mbpm_360|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bgp:auto_generated|sld_reserved_single_cycle_p2_auto_signaltap_0_1_2e69:mgl_prim1|sld_mbpmg:mbpm_360                                                       ; sld_mbpmg                                            ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bgp:auto_generated|sld_reserved_single_cycle_p2_auto_signaltap_0_1_2e69:mgl_prim1|sld_mbpmg:mbpm_360|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                            ; work         ;
;                         |sld_mbpmg:mbpm_363|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bgp:auto_generated|sld_reserved_single_cycle_p2_auto_signaltap_0_1_2e69:mgl_prim1|sld_mbpmg:mbpm_363                                                       ; sld_mbpmg                                            ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bgp:auto_generated|sld_reserved_single_cycle_p2_auto_signaltap_0_1_2e69:mgl_prim1|sld_mbpmg:mbpm_363|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                            ; work         ;
;                         |sld_mbpmg:mbpm_366|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bgp:auto_generated|sld_reserved_single_cycle_p2_auto_signaltap_0_1_2e69:mgl_prim1|sld_mbpmg:mbpm_366                                                       ; sld_mbpmg                                            ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bgp:auto_generated|sld_reserved_single_cycle_p2_auto_signaltap_0_1_2e69:mgl_prim1|sld_mbpmg:mbpm_366|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                            ; work         ;
;                         |sld_mbpmg:mbpm_369|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bgp:auto_generated|sld_reserved_single_cycle_p2_auto_signaltap_0_1_2e69:mgl_prim1|sld_mbpmg:mbpm_369                                                       ; sld_mbpmg                                            ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bgp:auto_generated|sld_reserved_single_cycle_p2_auto_signaltap_0_1_2e69:mgl_prim1|sld_mbpmg:mbpm_369|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                            ; work         ;
;                         |sld_mbpmg:mbpm_36|                                                                                             ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bgp:auto_generated|sld_reserved_single_cycle_p2_auto_signaltap_0_1_2e69:mgl_prim1|sld_mbpmg:mbpm_36                                                        ; sld_mbpmg                                            ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bgp:auto_generated|sld_reserved_single_cycle_p2_auto_signaltap_0_1_2e69:mgl_prim1|sld_mbpmg:mbpm_36|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                            ; work         ;
;                         |sld_mbpmg:mbpm_372|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bgp:auto_generated|sld_reserved_single_cycle_p2_auto_signaltap_0_1_2e69:mgl_prim1|sld_mbpmg:mbpm_372                                                       ; sld_mbpmg                                            ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bgp:auto_generated|sld_reserved_single_cycle_p2_auto_signaltap_0_1_2e69:mgl_prim1|sld_mbpmg:mbpm_372|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                            ; work         ;
;                         |sld_mbpmg:mbpm_375|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bgp:auto_generated|sld_reserved_single_cycle_p2_auto_signaltap_0_1_2e69:mgl_prim1|sld_mbpmg:mbpm_375                                                       ; sld_mbpmg                                            ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bgp:auto_generated|sld_reserved_single_cycle_p2_auto_signaltap_0_1_2e69:mgl_prim1|sld_mbpmg:mbpm_375|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                            ; work         ;
;                         |sld_mbpmg:mbpm_378|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bgp:auto_generated|sld_reserved_single_cycle_p2_auto_signaltap_0_1_2e69:mgl_prim1|sld_mbpmg:mbpm_378                                                       ; sld_mbpmg                                            ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bgp:auto_generated|sld_reserved_single_cycle_p2_auto_signaltap_0_1_2e69:mgl_prim1|sld_mbpmg:mbpm_378|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                            ; work         ;
;                         |sld_mbpmg:mbpm_381|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bgp:auto_generated|sld_reserved_single_cycle_p2_auto_signaltap_0_1_2e69:mgl_prim1|sld_mbpmg:mbpm_381                                                       ; sld_mbpmg                                            ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bgp:auto_generated|sld_reserved_single_cycle_p2_auto_signaltap_0_1_2e69:mgl_prim1|sld_mbpmg:mbpm_381|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                            ; work         ;
;                         |sld_mbpmg:mbpm_384|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bgp:auto_generated|sld_reserved_single_cycle_p2_auto_signaltap_0_1_2e69:mgl_prim1|sld_mbpmg:mbpm_384                                                       ; sld_mbpmg                                            ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bgp:auto_generated|sld_reserved_single_cycle_p2_auto_signaltap_0_1_2e69:mgl_prim1|sld_mbpmg:mbpm_384|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                            ; work         ;
;                         |sld_mbpmg:mbpm_387|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bgp:auto_generated|sld_reserved_single_cycle_p2_auto_signaltap_0_1_2e69:mgl_prim1|sld_mbpmg:mbpm_387                                                       ; sld_mbpmg                                            ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bgp:auto_generated|sld_reserved_single_cycle_p2_auto_signaltap_0_1_2e69:mgl_prim1|sld_mbpmg:mbpm_387|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                            ; work         ;
;                         |sld_mbpmg:mbpm_390|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bgp:auto_generated|sld_reserved_single_cycle_p2_auto_signaltap_0_1_2e69:mgl_prim1|sld_mbpmg:mbpm_390                                                       ; sld_mbpmg                                            ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bgp:auto_generated|sld_reserved_single_cycle_p2_auto_signaltap_0_1_2e69:mgl_prim1|sld_mbpmg:mbpm_390|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                            ; work         ;
;                         |sld_mbpmg:mbpm_395|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bgp:auto_generated|sld_reserved_single_cycle_p2_auto_signaltap_0_1_2e69:mgl_prim1|sld_mbpmg:mbpm_395                                                       ; sld_mbpmg                                            ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bgp:auto_generated|sld_reserved_single_cycle_p2_auto_signaltap_0_1_2e69:mgl_prim1|sld_mbpmg:mbpm_395|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                            ; work         ;
;                         |sld_mbpmg:mbpm_398|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bgp:auto_generated|sld_reserved_single_cycle_p2_auto_signaltap_0_1_2e69:mgl_prim1|sld_mbpmg:mbpm_398                                                       ; sld_mbpmg                                            ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bgp:auto_generated|sld_reserved_single_cycle_p2_auto_signaltap_0_1_2e69:mgl_prim1|sld_mbpmg:mbpm_398|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                            ; work         ;
;                         |sld_mbpmg:mbpm_39|                                                                                             ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bgp:auto_generated|sld_reserved_single_cycle_p2_auto_signaltap_0_1_2e69:mgl_prim1|sld_mbpmg:mbpm_39                                                        ; sld_mbpmg                                            ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bgp:auto_generated|sld_reserved_single_cycle_p2_auto_signaltap_0_1_2e69:mgl_prim1|sld_mbpmg:mbpm_39|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                            ; work         ;
;                         |sld_mbpmg:mbpm_3|                                                                                              ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bgp:auto_generated|sld_reserved_single_cycle_p2_auto_signaltap_0_1_2e69:mgl_prim1|sld_mbpmg:mbpm_3                                                         ; sld_mbpmg                                            ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bgp:auto_generated|sld_reserved_single_cycle_p2_auto_signaltap_0_1_2e69:mgl_prim1|sld_mbpmg:mbpm_3|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1   ; sld_sbpmg                                            ; work         ;
;                         |sld_mbpmg:mbpm_401|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bgp:auto_generated|sld_reserved_single_cycle_p2_auto_signaltap_0_1_2e69:mgl_prim1|sld_mbpmg:mbpm_401                                                       ; sld_mbpmg                                            ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bgp:auto_generated|sld_reserved_single_cycle_p2_auto_signaltap_0_1_2e69:mgl_prim1|sld_mbpmg:mbpm_401|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                            ; work         ;
;                         |sld_mbpmg:mbpm_404|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bgp:auto_generated|sld_reserved_single_cycle_p2_auto_signaltap_0_1_2e69:mgl_prim1|sld_mbpmg:mbpm_404                                                       ; sld_mbpmg                                            ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bgp:auto_generated|sld_reserved_single_cycle_p2_auto_signaltap_0_1_2e69:mgl_prim1|sld_mbpmg:mbpm_404|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                            ; work         ;
;                         |sld_mbpmg:mbpm_407|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bgp:auto_generated|sld_reserved_single_cycle_p2_auto_signaltap_0_1_2e69:mgl_prim1|sld_mbpmg:mbpm_407                                                       ; sld_mbpmg                                            ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bgp:auto_generated|sld_reserved_single_cycle_p2_auto_signaltap_0_1_2e69:mgl_prim1|sld_mbpmg:mbpm_407|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                            ; work         ;
;                         |sld_mbpmg:mbpm_410|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bgp:auto_generated|sld_reserved_single_cycle_p2_auto_signaltap_0_1_2e69:mgl_prim1|sld_mbpmg:mbpm_410                                                       ; sld_mbpmg                                            ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bgp:auto_generated|sld_reserved_single_cycle_p2_auto_signaltap_0_1_2e69:mgl_prim1|sld_mbpmg:mbpm_410|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                            ; work         ;
;                         |sld_mbpmg:mbpm_413|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bgp:auto_generated|sld_reserved_single_cycle_p2_auto_signaltap_0_1_2e69:mgl_prim1|sld_mbpmg:mbpm_413                                                       ; sld_mbpmg                                            ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bgp:auto_generated|sld_reserved_single_cycle_p2_auto_signaltap_0_1_2e69:mgl_prim1|sld_mbpmg:mbpm_413|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                            ; work         ;
;                         |sld_mbpmg:mbpm_416|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bgp:auto_generated|sld_reserved_single_cycle_p2_auto_signaltap_0_1_2e69:mgl_prim1|sld_mbpmg:mbpm_416                                                       ; sld_mbpmg                                            ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bgp:auto_generated|sld_reserved_single_cycle_p2_auto_signaltap_0_1_2e69:mgl_prim1|sld_mbpmg:mbpm_416|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                            ; work         ;
;                         |sld_mbpmg:mbpm_419|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bgp:auto_generated|sld_reserved_single_cycle_p2_auto_signaltap_0_1_2e69:mgl_prim1|sld_mbpmg:mbpm_419                                                       ; sld_mbpmg                                            ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bgp:auto_generated|sld_reserved_single_cycle_p2_auto_signaltap_0_1_2e69:mgl_prim1|sld_mbpmg:mbpm_419|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                            ; work         ;
;                         |sld_mbpmg:mbpm_422|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bgp:auto_generated|sld_reserved_single_cycle_p2_auto_signaltap_0_1_2e69:mgl_prim1|sld_mbpmg:mbpm_422                                                       ; sld_mbpmg                                            ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bgp:auto_generated|sld_reserved_single_cycle_p2_auto_signaltap_0_1_2e69:mgl_prim1|sld_mbpmg:mbpm_422|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                            ; work         ;
;                         |sld_mbpmg:mbpm_427|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bgp:auto_generated|sld_reserved_single_cycle_p2_auto_signaltap_0_1_2e69:mgl_prim1|sld_mbpmg:mbpm_427                                                       ; sld_mbpmg                                            ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bgp:auto_generated|sld_reserved_single_cycle_p2_auto_signaltap_0_1_2e69:mgl_prim1|sld_mbpmg:mbpm_427|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                            ; work         ;
;                         |sld_mbpmg:mbpm_42|                                                                                             ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bgp:auto_generated|sld_reserved_single_cycle_p2_auto_signaltap_0_1_2e69:mgl_prim1|sld_mbpmg:mbpm_42                                                        ; sld_mbpmg                                            ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bgp:auto_generated|sld_reserved_single_cycle_p2_auto_signaltap_0_1_2e69:mgl_prim1|sld_mbpmg:mbpm_42|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                            ; work         ;
;                         |sld_mbpmg:mbpm_430|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bgp:auto_generated|sld_reserved_single_cycle_p2_auto_signaltap_0_1_2e69:mgl_prim1|sld_mbpmg:mbpm_430                                                       ; sld_mbpmg                                            ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bgp:auto_generated|sld_reserved_single_cycle_p2_auto_signaltap_0_1_2e69:mgl_prim1|sld_mbpmg:mbpm_430|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                            ; work         ;
;                         |sld_mbpmg:mbpm_433|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bgp:auto_generated|sld_reserved_single_cycle_p2_auto_signaltap_0_1_2e69:mgl_prim1|sld_mbpmg:mbpm_433                                                       ; sld_mbpmg                                            ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bgp:auto_generated|sld_reserved_single_cycle_p2_auto_signaltap_0_1_2e69:mgl_prim1|sld_mbpmg:mbpm_433|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                            ; work         ;
;                         |sld_mbpmg:mbpm_436|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bgp:auto_generated|sld_reserved_single_cycle_p2_auto_signaltap_0_1_2e69:mgl_prim1|sld_mbpmg:mbpm_436                                                       ; sld_mbpmg                                            ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bgp:auto_generated|sld_reserved_single_cycle_p2_auto_signaltap_0_1_2e69:mgl_prim1|sld_mbpmg:mbpm_436|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                            ; work         ;
;                         |sld_mbpmg:mbpm_439|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bgp:auto_generated|sld_reserved_single_cycle_p2_auto_signaltap_0_1_2e69:mgl_prim1|sld_mbpmg:mbpm_439                                                       ; sld_mbpmg                                            ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bgp:auto_generated|sld_reserved_single_cycle_p2_auto_signaltap_0_1_2e69:mgl_prim1|sld_mbpmg:mbpm_439|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                            ; work         ;
;                         |sld_mbpmg:mbpm_442|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bgp:auto_generated|sld_reserved_single_cycle_p2_auto_signaltap_0_1_2e69:mgl_prim1|sld_mbpmg:mbpm_442                                                       ; sld_mbpmg                                            ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bgp:auto_generated|sld_reserved_single_cycle_p2_auto_signaltap_0_1_2e69:mgl_prim1|sld_mbpmg:mbpm_442|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                            ; work         ;
;                         |sld_mbpmg:mbpm_445|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bgp:auto_generated|sld_reserved_single_cycle_p2_auto_signaltap_0_1_2e69:mgl_prim1|sld_mbpmg:mbpm_445                                                       ; sld_mbpmg                                            ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bgp:auto_generated|sld_reserved_single_cycle_p2_auto_signaltap_0_1_2e69:mgl_prim1|sld_mbpmg:mbpm_445|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                            ; work         ;
;                         |sld_mbpmg:mbpm_448|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bgp:auto_generated|sld_reserved_single_cycle_p2_auto_signaltap_0_1_2e69:mgl_prim1|sld_mbpmg:mbpm_448                                                       ; sld_mbpmg                                            ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bgp:auto_generated|sld_reserved_single_cycle_p2_auto_signaltap_0_1_2e69:mgl_prim1|sld_mbpmg:mbpm_448|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                            ; work         ;
;                         |sld_mbpmg:mbpm_451|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bgp:auto_generated|sld_reserved_single_cycle_p2_auto_signaltap_0_1_2e69:mgl_prim1|sld_mbpmg:mbpm_451                                                       ; sld_mbpmg                                            ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bgp:auto_generated|sld_reserved_single_cycle_p2_auto_signaltap_0_1_2e69:mgl_prim1|sld_mbpmg:mbpm_451|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                            ; work         ;
;                         |sld_mbpmg:mbpm_454|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bgp:auto_generated|sld_reserved_single_cycle_p2_auto_signaltap_0_1_2e69:mgl_prim1|sld_mbpmg:mbpm_454                                                       ; sld_mbpmg                                            ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bgp:auto_generated|sld_reserved_single_cycle_p2_auto_signaltap_0_1_2e69:mgl_prim1|sld_mbpmg:mbpm_454|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                            ; work         ;
;                         |sld_mbpmg:mbpm_457|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bgp:auto_generated|sld_reserved_single_cycle_p2_auto_signaltap_0_1_2e69:mgl_prim1|sld_mbpmg:mbpm_457                                                       ; sld_mbpmg                                            ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bgp:auto_generated|sld_reserved_single_cycle_p2_auto_signaltap_0_1_2e69:mgl_prim1|sld_mbpmg:mbpm_457|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                            ; work         ;
;                         |sld_mbpmg:mbpm_45|                                                                                             ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bgp:auto_generated|sld_reserved_single_cycle_p2_auto_signaltap_0_1_2e69:mgl_prim1|sld_mbpmg:mbpm_45                                                        ; sld_mbpmg                                            ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bgp:auto_generated|sld_reserved_single_cycle_p2_auto_signaltap_0_1_2e69:mgl_prim1|sld_mbpmg:mbpm_45|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                            ; work         ;
;                         |sld_mbpmg:mbpm_460|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bgp:auto_generated|sld_reserved_single_cycle_p2_auto_signaltap_0_1_2e69:mgl_prim1|sld_mbpmg:mbpm_460                                                       ; sld_mbpmg                                            ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bgp:auto_generated|sld_reserved_single_cycle_p2_auto_signaltap_0_1_2e69:mgl_prim1|sld_mbpmg:mbpm_460|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                            ; work         ;
;                         |sld_mbpmg:mbpm_463|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bgp:auto_generated|sld_reserved_single_cycle_p2_auto_signaltap_0_1_2e69:mgl_prim1|sld_mbpmg:mbpm_463                                                       ; sld_mbpmg                                            ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bgp:auto_generated|sld_reserved_single_cycle_p2_auto_signaltap_0_1_2e69:mgl_prim1|sld_mbpmg:mbpm_463|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                            ; work         ;
;                         |sld_mbpmg:mbpm_466|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bgp:auto_generated|sld_reserved_single_cycle_p2_auto_signaltap_0_1_2e69:mgl_prim1|sld_mbpmg:mbpm_466                                                       ; sld_mbpmg                                            ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bgp:auto_generated|sld_reserved_single_cycle_p2_auto_signaltap_0_1_2e69:mgl_prim1|sld_mbpmg:mbpm_466|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                            ; work         ;
;                         |sld_mbpmg:mbpm_469|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bgp:auto_generated|sld_reserved_single_cycle_p2_auto_signaltap_0_1_2e69:mgl_prim1|sld_mbpmg:mbpm_469                                                       ; sld_mbpmg                                            ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bgp:auto_generated|sld_reserved_single_cycle_p2_auto_signaltap_0_1_2e69:mgl_prim1|sld_mbpmg:mbpm_469|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                            ; work         ;
;                         |sld_mbpmg:mbpm_472|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bgp:auto_generated|sld_reserved_single_cycle_p2_auto_signaltap_0_1_2e69:mgl_prim1|sld_mbpmg:mbpm_472                                                       ; sld_mbpmg                                            ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bgp:auto_generated|sld_reserved_single_cycle_p2_auto_signaltap_0_1_2e69:mgl_prim1|sld_mbpmg:mbpm_472|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                            ; work         ;
;                         |sld_mbpmg:mbpm_475|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bgp:auto_generated|sld_reserved_single_cycle_p2_auto_signaltap_0_1_2e69:mgl_prim1|sld_mbpmg:mbpm_475                                                       ; sld_mbpmg                                            ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bgp:auto_generated|sld_reserved_single_cycle_p2_auto_signaltap_0_1_2e69:mgl_prim1|sld_mbpmg:mbpm_475|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                            ; work         ;
;                         |sld_mbpmg:mbpm_478|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bgp:auto_generated|sld_reserved_single_cycle_p2_auto_signaltap_0_1_2e69:mgl_prim1|sld_mbpmg:mbpm_478                                                       ; sld_mbpmg                                            ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bgp:auto_generated|sld_reserved_single_cycle_p2_auto_signaltap_0_1_2e69:mgl_prim1|sld_mbpmg:mbpm_478|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                            ; work         ;
;                         |sld_mbpmg:mbpm_481|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bgp:auto_generated|sld_reserved_single_cycle_p2_auto_signaltap_0_1_2e69:mgl_prim1|sld_mbpmg:mbpm_481                                                       ; sld_mbpmg                                            ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bgp:auto_generated|sld_reserved_single_cycle_p2_auto_signaltap_0_1_2e69:mgl_prim1|sld_mbpmg:mbpm_481|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                            ; work         ;
;                         |sld_mbpmg:mbpm_484|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bgp:auto_generated|sld_reserved_single_cycle_p2_auto_signaltap_0_1_2e69:mgl_prim1|sld_mbpmg:mbpm_484                                                       ; sld_mbpmg                                            ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bgp:auto_generated|sld_reserved_single_cycle_p2_auto_signaltap_0_1_2e69:mgl_prim1|sld_mbpmg:mbpm_484|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                            ; work         ;
;                         |sld_mbpmg:mbpm_487|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bgp:auto_generated|sld_reserved_single_cycle_p2_auto_signaltap_0_1_2e69:mgl_prim1|sld_mbpmg:mbpm_487                                                       ; sld_mbpmg                                            ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bgp:auto_generated|sld_reserved_single_cycle_p2_auto_signaltap_0_1_2e69:mgl_prim1|sld_mbpmg:mbpm_487|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                            ; work         ;
;                         |sld_mbpmg:mbpm_48|                                                                                             ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bgp:auto_generated|sld_reserved_single_cycle_p2_auto_signaltap_0_1_2e69:mgl_prim1|sld_mbpmg:mbpm_48                                                        ; sld_mbpmg                                            ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bgp:auto_generated|sld_reserved_single_cycle_p2_auto_signaltap_0_1_2e69:mgl_prim1|sld_mbpmg:mbpm_48|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                            ; work         ;
;                         |sld_mbpmg:mbpm_490|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bgp:auto_generated|sld_reserved_single_cycle_p2_auto_signaltap_0_1_2e69:mgl_prim1|sld_mbpmg:mbpm_490                                                       ; sld_mbpmg                                            ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bgp:auto_generated|sld_reserved_single_cycle_p2_auto_signaltap_0_1_2e69:mgl_prim1|sld_mbpmg:mbpm_490|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                            ; work         ;
;                         |sld_mbpmg:mbpm_493|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bgp:auto_generated|sld_reserved_single_cycle_p2_auto_signaltap_0_1_2e69:mgl_prim1|sld_mbpmg:mbpm_493                                                       ; sld_mbpmg                                            ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bgp:auto_generated|sld_reserved_single_cycle_p2_auto_signaltap_0_1_2e69:mgl_prim1|sld_mbpmg:mbpm_493|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                            ; work         ;
;                         |sld_mbpmg:mbpm_496|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bgp:auto_generated|sld_reserved_single_cycle_p2_auto_signaltap_0_1_2e69:mgl_prim1|sld_mbpmg:mbpm_496                                                       ; sld_mbpmg                                            ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bgp:auto_generated|sld_reserved_single_cycle_p2_auto_signaltap_0_1_2e69:mgl_prim1|sld_mbpmg:mbpm_496|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                            ; work         ;
;                         |sld_mbpmg:mbpm_499|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bgp:auto_generated|sld_reserved_single_cycle_p2_auto_signaltap_0_1_2e69:mgl_prim1|sld_mbpmg:mbpm_499                                                       ; sld_mbpmg                                            ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bgp:auto_generated|sld_reserved_single_cycle_p2_auto_signaltap_0_1_2e69:mgl_prim1|sld_mbpmg:mbpm_499|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                            ; work         ;
;                         |sld_mbpmg:mbpm_502|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bgp:auto_generated|sld_reserved_single_cycle_p2_auto_signaltap_0_1_2e69:mgl_prim1|sld_mbpmg:mbpm_502                                                       ; sld_mbpmg                                            ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bgp:auto_generated|sld_reserved_single_cycle_p2_auto_signaltap_0_1_2e69:mgl_prim1|sld_mbpmg:mbpm_502|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                            ; work         ;
;                         |sld_mbpmg:mbpm_505|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bgp:auto_generated|sld_reserved_single_cycle_p2_auto_signaltap_0_1_2e69:mgl_prim1|sld_mbpmg:mbpm_505                                                       ; sld_mbpmg                                            ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bgp:auto_generated|sld_reserved_single_cycle_p2_auto_signaltap_0_1_2e69:mgl_prim1|sld_mbpmg:mbpm_505|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                            ; work         ;
;                         |sld_mbpmg:mbpm_508|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bgp:auto_generated|sld_reserved_single_cycle_p2_auto_signaltap_0_1_2e69:mgl_prim1|sld_mbpmg:mbpm_508                                                       ; sld_mbpmg                                            ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bgp:auto_generated|sld_reserved_single_cycle_p2_auto_signaltap_0_1_2e69:mgl_prim1|sld_mbpmg:mbpm_508|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                            ; work         ;
;                         |sld_mbpmg:mbpm_511|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bgp:auto_generated|sld_reserved_single_cycle_p2_auto_signaltap_0_1_2e69:mgl_prim1|sld_mbpmg:mbpm_511                                                       ; sld_mbpmg                                            ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bgp:auto_generated|sld_reserved_single_cycle_p2_auto_signaltap_0_1_2e69:mgl_prim1|sld_mbpmg:mbpm_511|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                            ; work         ;
;                         |sld_mbpmg:mbpm_514|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bgp:auto_generated|sld_reserved_single_cycle_p2_auto_signaltap_0_1_2e69:mgl_prim1|sld_mbpmg:mbpm_514                                                       ; sld_mbpmg                                            ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bgp:auto_generated|sld_reserved_single_cycle_p2_auto_signaltap_0_1_2e69:mgl_prim1|sld_mbpmg:mbpm_514|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                            ; work         ;
;                         |sld_mbpmg:mbpm_517|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bgp:auto_generated|sld_reserved_single_cycle_p2_auto_signaltap_0_1_2e69:mgl_prim1|sld_mbpmg:mbpm_517                                                       ; sld_mbpmg                                            ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bgp:auto_generated|sld_reserved_single_cycle_p2_auto_signaltap_0_1_2e69:mgl_prim1|sld_mbpmg:mbpm_517|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                            ; work         ;
;                         |sld_mbpmg:mbpm_51|                                                                                             ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bgp:auto_generated|sld_reserved_single_cycle_p2_auto_signaltap_0_1_2e69:mgl_prim1|sld_mbpmg:mbpm_51                                                        ; sld_mbpmg                                            ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bgp:auto_generated|sld_reserved_single_cycle_p2_auto_signaltap_0_1_2e69:mgl_prim1|sld_mbpmg:mbpm_51|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                            ; work         ;
;                         |sld_mbpmg:mbpm_520|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bgp:auto_generated|sld_reserved_single_cycle_p2_auto_signaltap_0_1_2e69:mgl_prim1|sld_mbpmg:mbpm_520                                                       ; sld_mbpmg                                            ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bgp:auto_generated|sld_reserved_single_cycle_p2_auto_signaltap_0_1_2e69:mgl_prim1|sld_mbpmg:mbpm_520|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                            ; work         ;
;                         |sld_mbpmg:mbpm_525|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bgp:auto_generated|sld_reserved_single_cycle_p2_auto_signaltap_0_1_2e69:mgl_prim1|sld_mbpmg:mbpm_525                                                       ; sld_mbpmg                                            ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bgp:auto_generated|sld_reserved_single_cycle_p2_auto_signaltap_0_1_2e69:mgl_prim1|sld_mbpmg:mbpm_525|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                            ; work         ;
;                         |sld_mbpmg:mbpm_528|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bgp:auto_generated|sld_reserved_single_cycle_p2_auto_signaltap_0_1_2e69:mgl_prim1|sld_mbpmg:mbpm_528                                                       ; sld_mbpmg                                            ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bgp:auto_generated|sld_reserved_single_cycle_p2_auto_signaltap_0_1_2e69:mgl_prim1|sld_mbpmg:mbpm_528|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                            ; work         ;
;                         |sld_mbpmg:mbpm_531|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bgp:auto_generated|sld_reserved_single_cycle_p2_auto_signaltap_0_1_2e69:mgl_prim1|sld_mbpmg:mbpm_531                                                       ; sld_mbpmg                                            ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bgp:auto_generated|sld_reserved_single_cycle_p2_auto_signaltap_0_1_2e69:mgl_prim1|sld_mbpmg:mbpm_531|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                            ; work         ;
;                         |sld_mbpmg:mbpm_534|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bgp:auto_generated|sld_reserved_single_cycle_p2_auto_signaltap_0_1_2e69:mgl_prim1|sld_mbpmg:mbpm_534                                                       ; sld_mbpmg                                            ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bgp:auto_generated|sld_reserved_single_cycle_p2_auto_signaltap_0_1_2e69:mgl_prim1|sld_mbpmg:mbpm_534|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                            ; work         ;
;                         |sld_mbpmg:mbpm_537|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bgp:auto_generated|sld_reserved_single_cycle_p2_auto_signaltap_0_1_2e69:mgl_prim1|sld_mbpmg:mbpm_537                                                       ; sld_mbpmg                                            ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bgp:auto_generated|sld_reserved_single_cycle_p2_auto_signaltap_0_1_2e69:mgl_prim1|sld_mbpmg:mbpm_537|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                            ; work         ;
;                         |sld_mbpmg:mbpm_540|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bgp:auto_generated|sld_reserved_single_cycle_p2_auto_signaltap_0_1_2e69:mgl_prim1|sld_mbpmg:mbpm_540                                                       ; sld_mbpmg                                            ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bgp:auto_generated|sld_reserved_single_cycle_p2_auto_signaltap_0_1_2e69:mgl_prim1|sld_mbpmg:mbpm_540|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                            ; work         ;
;                         |sld_mbpmg:mbpm_543|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bgp:auto_generated|sld_reserved_single_cycle_p2_auto_signaltap_0_1_2e69:mgl_prim1|sld_mbpmg:mbpm_543                                                       ; sld_mbpmg                                            ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bgp:auto_generated|sld_reserved_single_cycle_p2_auto_signaltap_0_1_2e69:mgl_prim1|sld_mbpmg:mbpm_543|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                            ; work         ;
;                         |sld_mbpmg:mbpm_546|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bgp:auto_generated|sld_reserved_single_cycle_p2_auto_signaltap_0_1_2e69:mgl_prim1|sld_mbpmg:mbpm_546                                                       ; sld_mbpmg                                            ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bgp:auto_generated|sld_reserved_single_cycle_p2_auto_signaltap_0_1_2e69:mgl_prim1|sld_mbpmg:mbpm_546|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                            ; work         ;
;                         |sld_mbpmg:mbpm_549|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bgp:auto_generated|sld_reserved_single_cycle_p2_auto_signaltap_0_1_2e69:mgl_prim1|sld_mbpmg:mbpm_549                                                       ; sld_mbpmg                                            ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bgp:auto_generated|sld_reserved_single_cycle_p2_auto_signaltap_0_1_2e69:mgl_prim1|sld_mbpmg:mbpm_549|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                            ; work         ;
;                         |sld_mbpmg:mbpm_54|                                                                                             ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bgp:auto_generated|sld_reserved_single_cycle_p2_auto_signaltap_0_1_2e69:mgl_prim1|sld_mbpmg:mbpm_54                                                        ; sld_mbpmg                                            ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bgp:auto_generated|sld_reserved_single_cycle_p2_auto_signaltap_0_1_2e69:mgl_prim1|sld_mbpmg:mbpm_54|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                            ; work         ;
;                         |sld_mbpmg:mbpm_552|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bgp:auto_generated|sld_reserved_single_cycle_p2_auto_signaltap_0_1_2e69:mgl_prim1|sld_mbpmg:mbpm_552                                                       ; sld_mbpmg                                            ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bgp:auto_generated|sld_reserved_single_cycle_p2_auto_signaltap_0_1_2e69:mgl_prim1|sld_mbpmg:mbpm_552|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                            ; work         ;
;                         |sld_mbpmg:mbpm_555|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bgp:auto_generated|sld_reserved_single_cycle_p2_auto_signaltap_0_1_2e69:mgl_prim1|sld_mbpmg:mbpm_555                                                       ; sld_mbpmg                                            ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bgp:auto_generated|sld_reserved_single_cycle_p2_auto_signaltap_0_1_2e69:mgl_prim1|sld_mbpmg:mbpm_555|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                            ; work         ;
;                         |sld_mbpmg:mbpm_558|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bgp:auto_generated|sld_reserved_single_cycle_p2_auto_signaltap_0_1_2e69:mgl_prim1|sld_mbpmg:mbpm_558                                                       ; sld_mbpmg                                            ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bgp:auto_generated|sld_reserved_single_cycle_p2_auto_signaltap_0_1_2e69:mgl_prim1|sld_mbpmg:mbpm_558|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                            ; work         ;
;                         |sld_mbpmg:mbpm_561|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bgp:auto_generated|sld_reserved_single_cycle_p2_auto_signaltap_0_1_2e69:mgl_prim1|sld_mbpmg:mbpm_561                                                       ; sld_mbpmg                                            ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bgp:auto_generated|sld_reserved_single_cycle_p2_auto_signaltap_0_1_2e69:mgl_prim1|sld_mbpmg:mbpm_561|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                            ; work         ;
;                         |sld_mbpmg:mbpm_564|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bgp:auto_generated|sld_reserved_single_cycle_p2_auto_signaltap_0_1_2e69:mgl_prim1|sld_mbpmg:mbpm_564                                                       ; sld_mbpmg                                            ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bgp:auto_generated|sld_reserved_single_cycle_p2_auto_signaltap_0_1_2e69:mgl_prim1|sld_mbpmg:mbpm_564|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                            ; work         ;
;                         |sld_mbpmg:mbpm_567|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bgp:auto_generated|sld_reserved_single_cycle_p2_auto_signaltap_0_1_2e69:mgl_prim1|sld_mbpmg:mbpm_567                                                       ; sld_mbpmg                                            ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bgp:auto_generated|sld_reserved_single_cycle_p2_auto_signaltap_0_1_2e69:mgl_prim1|sld_mbpmg:mbpm_567|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                            ; work         ;
;                         |sld_mbpmg:mbpm_570|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bgp:auto_generated|sld_reserved_single_cycle_p2_auto_signaltap_0_1_2e69:mgl_prim1|sld_mbpmg:mbpm_570                                                       ; sld_mbpmg                                            ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bgp:auto_generated|sld_reserved_single_cycle_p2_auto_signaltap_0_1_2e69:mgl_prim1|sld_mbpmg:mbpm_570|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                            ; work         ;
;                         |sld_mbpmg:mbpm_573|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bgp:auto_generated|sld_reserved_single_cycle_p2_auto_signaltap_0_1_2e69:mgl_prim1|sld_mbpmg:mbpm_573                                                       ; sld_mbpmg                                            ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bgp:auto_generated|sld_reserved_single_cycle_p2_auto_signaltap_0_1_2e69:mgl_prim1|sld_mbpmg:mbpm_573|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                            ; work         ;
;                         |sld_mbpmg:mbpm_576|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bgp:auto_generated|sld_reserved_single_cycle_p2_auto_signaltap_0_1_2e69:mgl_prim1|sld_mbpmg:mbpm_576                                                       ; sld_mbpmg                                            ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bgp:auto_generated|sld_reserved_single_cycle_p2_auto_signaltap_0_1_2e69:mgl_prim1|sld_mbpmg:mbpm_576|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                            ; work         ;
;                         |sld_mbpmg:mbpm_579|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bgp:auto_generated|sld_reserved_single_cycle_p2_auto_signaltap_0_1_2e69:mgl_prim1|sld_mbpmg:mbpm_579                                                       ; sld_mbpmg                                            ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bgp:auto_generated|sld_reserved_single_cycle_p2_auto_signaltap_0_1_2e69:mgl_prim1|sld_mbpmg:mbpm_579|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                            ; work         ;
;                         |sld_mbpmg:mbpm_57|                                                                                             ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bgp:auto_generated|sld_reserved_single_cycle_p2_auto_signaltap_0_1_2e69:mgl_prim1|sld_mbpmg:mbpm_57                                                        ; sld_mbpmg                                            ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bgp:auto_generated|sld_reserved_single_cycle_p2_auto_signaltap_0_1_2e69:mgl_prim1|sld_mbpmg:mbpm_57|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                            ; work         ;
;                         |sld_mbpmg:mbpm_582|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bgp:auto_generated|sld_reserved_single_cycle_p2_auto_signaltap_0_1_2e69:mgl_prim1|sld_mbpmg:mbpm_582                                                       ; sld_mbpmg                                            ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bgp:auto_generated|sld_reserved_single_cycle_p2_auto_signaltap_0_1_2e69:mgl_prim1|sld_mbpmg:mbpm_582|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                            ; work         ;
;                         |sld_mbpmg:mbpm_585|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bgp:auto_generated|sld_reserved_single_cycle_p2_auto_signaltap_0_1_2e69:mgl_prim1|sld_mbpmg:mbpm_585                                                       ; sld_mbpmg                                            ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bgp:auto_generated|sld_reserved_single_cycle_p2_auto_signaltap_0_1_2e69:mgl_prim1|sld_mbpmg:mbpm_585|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                            ; work         ;
;                         |sld_mbpmg:mbpm_588|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bgp:auto_generated|sld_reserved_single_cycle_p2_auto_signaltap_0_1_2e69:mgl_prim1|sld_mbpmg:mbpm_588                                                       ; sld_mbpmg                                            ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bgp:auto_generated|sld_reserved_single_cycle_p2_auto_signaltap_0_1_2e69:mgl_prim1|sld_mbpmg:mbpm_588|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                            ; work         ;
;                         |sld_mbpmg:mbpm_591|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bgp:auto_generated|sld_reserved_single_cycle_p2_auto_signaltap_0_1_2e69:mgl_prim1|sld_mbpmg:mbpm_591                                                       ; sld_mbpmg                                            ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bgp:auto_generated|sld_reserved_single_cycle_p2_auto_signaltap_0_1_2e69:mgl_prim1|sld_mbpmg:mbpm_591|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                            ; work         ;
;                         |sld_mbpmg:mbpm_594|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bgp:auto_generated|sld_reserved_single_cycle_p2_auto_signaltap_0_1_2e69:mgl_prim1|sld_mbpmg:mbpm_594                                                       ; sld_mbpmg                                            ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bgp:auto_generated|sld_reserved_single_cycle_p2_auto_signaltap_0_1_2e69:mgl_prim1|sld_mbpmg:mbpm_594|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                            ; work         ;
;                         |sld_mbpmg:mbpm_597|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bgp:auto_generated|sld_reserved_single_cycle_p2_auto_signaltap_0_1_2e69:mgl_prim1|sld_mbpmg:mbpm_597                                                       ; sld_mbpmg                                            ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bgp:auto_generated|sld_reserved_single_cycle_p2_auto_signaltap_0_1_2e69:mgl_prim1|sld_mbpmg:mbpm_597|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                            ; work         ;
;                         |sld_mbpmg:mbpm_600|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bgp:auto_generated|sld_reserved_single_cycle_p2_auto_signaltap_0_1_2e69:mgl_prim1|sld_mbpmg:mbpm_600                                                       ; sld_mbpmg                                            ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bgp:auto_generated|sld_reserved_single_cycle_p2_auto_signaltap_0_1_2e69:mgl_prim1|sld_mbpmg:mbpm_600|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                            ; work         ;
;                         |sld_mbpmg:mbpm_603|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bgp:auto_generated|sld_reserved_single_cycle_p2_auto_signaltap_0_1_2e69:mgl_prim1|sld_mbpmg:mbpm_603                                                       ; sld_mbpmg                                            ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bgp:auto_generated|sld_reserved_single_cycle_p2_auto_signaltap_0_1_2e69:mgl_prim1|sld_mbpmg:mbpm_603|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                            ; work         ;
;                         |sld_mbpmg:mbpm_606|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bgp:auto_generated|sld_reserved_single_cycle_p2_auto_signaltap_0_1_2e69:mgl_prim1|sld_mbpmg:mbpm_606                                                       ; sld_mbpmg                                            ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bgp:auto_generated|sld_reserved_single_cycle_p2_auto_signaltap_0_1_2e69:mgl_prim1|sld_mbpmg:mbpm_606|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                            ; work         ;
;                         |sld_mbpmg:mbpm_609|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bgp:auto_generated|sld_reserved_single_cycle_p2_auto_signaltap_0_1_2e69:mgl_prim1|sld_mbpmg:mbpm_609                                                       ; sld_mbpmg                                            ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bgp:auto_generated|sld_reserved_single_cycle_p2_auto_signaltap_0_1_2e69:mgl_prim1|sld_mbpmg:mbpm_609|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                            ; work         ;
;                         |sld_mbpmg:mbpm_60|                                                                                             ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bgp:auto_generated|sld_reserved_single_cycle_p2_auto_signaltap_0_1_2e69:mgl_prim1|sld_mbpmg:mbpm_60                                                        ; sld_mbpmg                                            ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bgp:auto_generated|sld_reserved_single_cycle_p2_auto_signaltap_0_1_2e69:mgl_prim1|sld_mbpmg:mbpm_60|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                            ; work         ;
;                         |sld_mbpmg:mbpm_612|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bgp:auto_generated|sld_reserved_single_cycle_p2_auto_signaltap_0_1_2e69:mgl_prim1|sld_mbpmg:mbpm_612                                                       ; sld_mbpmg                                            ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bgp:auto_generated|sld_reserved_single_cycle_p2_auto_signaltap_0_1_2e69:mgl_prim1|sld_mbpmg:mbpm_612|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                            ; work         ;
;                         |sld_mbpmg:mbpm_615|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bgp:auto_generated|sld_reserved_single_cycle_p2_auto_signaltap_0_1_2e69:mgl_prim1|sld_mbpmg:mbpm_615                                                       ; sld_mbpmg                                            ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bgp:auto_generated|sld_reserved_single_cycle_p2_auto_signaltap_0_1_2e69:mgl_prim1|sld_mbpmg:mbpm_615|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                            ; work         ;
;                         |sld_mbpmg:mbpm_618|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bgp:auto_generated|sld_reserved_single_cycle_p2_auto_signaltap_0_1_2e69:mgl_prim1|sld_mbpmg:mbpm_618                                                       ; sld_mbpmg                                            ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bgp:auto_generated|sld_reserved_single_cycle_p2_auto_signaltap_0_1_2e69:mgl_prim1|sld_mbpmg:mbpm_618|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                            ; work         ;
;                         |sld_mbpmg:mbpm_622|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bgp:auto_generated|sld_reserved_single_cycle_p2_auto_signaltap_0_1_2e69:mgl_prim1|sld_mbpmg:mbpm_622                                                       ; sld_mbpmg                                            ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bgp:auto_generated|sld_reserved_single_cycle_p2_auto_signaltap_0_1_2e69:mgl_prim1|sld_mbpmg:mbpm_622|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                            ; work         ;
;                         |sld_mbpmg:mbpm_63|                                                                                             ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bgp:auto_generated|sld_reserved_single_cycle_p2_auto_signaltap_0_1_2e69:mgl_prim1|sld_mbpmg:mbpm_63                                                        ; sld_mbpmg                                            ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bgp:auto_generated|sld_reserved_single_cycle_p2_auto_signaltap_0_1_2e69:mgl_prim1|sld_mbpmg:mbpm_63|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                            ; work         ;
;                         |sld_mbpmg:mbpm_66|                                                                                             ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bgp:auto_generated|sld_reserved_single_cycle_p2_auto_signaltap_0_1_2e69:mgl_prim1|sld_mbpmg:mbpm_66                                                        ; sld_mbpmg                                            ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bgp:auto_generated|sld_reserved_single_cycle_p2_auto_signaltap_0_1_2e69:mgl_prim1|sld_mbpmg:mbpm_66|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                            ; work         ;
;                         |sld_mbpmg:mbpm_69|                                                                                             ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bgp:auto_generated|sld_reserved_single_cycle_p2_auto_signaltap_0_1_2e69:mgl_prim1|sld_mbpmg:mbpm_69                                                        ; sld_mbpmg                                            ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bgp:auto_generated|sld_reserved_single_cycle_p2_auto_signaltap_0_1_2e69:mgl_prim1|sld_mbpmg:mbpm_69|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                            ; work         ;
;                         |sld_mbpmg:mbpm_6|                                                                                              ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bgp:auto_generated|sld_reserved_single_cycle_p2_auto_signaltap_0_1_2e69:mgl_prim1|sld_mbpmg:mbpm_6                                                         ; sld_mbpmg                                            ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bgp:auto_generated|sld_reserved_single_cycle_p2_auto_signaltap_0_1_2e69:mgl_prim1|sld_mbpmg:mbpm_6|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1   ; sld_sbpmg                                            ; work         ;
;                         |sld_mbpmg:mbpm_72|                                                                                             ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bgp:auto_generated|sld_reserved_single_cycle_p2_auto_signaltap_0_1_2e69:mgl_prim1|sld_mbpmg:mbpm_72                                                        ; sld_mbpmg                                            ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bgp:auto_generated|sld_reserved_single_cycle_p2_auto_signaltap_0_1_2e69:mgl_prim1|sld_mbpmg:mbpm_72|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                            ; work         ;
;                         |sld_mbpmg:mbpm_75|                                                                                             ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bgp:auto_generated|sld_reserved_single_cycle_p2_auto_signaltap_0_1_2e69:mgl_prim1|sld_mbpmg:mbpm_75                                                        ; sld_mbpmg                                            ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bgp:auto_generated|sld_reserved_single_cycle_p2_auto_signaltap_0_1_2e69:mgl_prim1|sld_mbpmg:mbpm_75|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                            ; work         ;
;                         |sld_mbpmg:mbpm_78|                                                                                             ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bgp:auto_generated|sld_reserved_single_cycle_p2_auto_signaltap_0_1_2e69:mgl_prim1|sld_mbpmg:mbpm_78                                                        ; sld_mbpmg                                            ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bgp:auto_generated|sld_reserved_single_cycle_p2_auto_signaltap_0_1_2e69:mgl_prim1|sld_mbpmg:mbpm_78|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                            ; work         ;
;                         |sld_mbpmg:mbpm_81|                                                                                             ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bgp:auto_generated|sld_reserved_single_cycle_p2_auto_signaltap_0_1_2e69:mgl_prim1|sld_mbpmg:mbpm_81                                                        ; sld_mbpmg                                            ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bgp:auto_generated|sld_reserved_single_cycle_p2_auto_signaltap_0_1_2e69:mgl_prim1|sld_mbpmg:mbpm_81|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                            ; work         ;
;                         |sld_mbpmg:mbpm_84|                                                                                             ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bgp:auto_generated|sld_reserved_single_cycle_p2_auto_signaltap_0_1_2e69:mgl_prim1|sld_mbpmg:mbpm_84                                                        ; sld_mbpmg                                            ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bgp:auto_generated|sld_reserved_single_cycle_p2_auto_signaltap_0_1_2e69:mgl_prim1|sld_mbpmg:mbpm_84|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                            ; work         ;
;                         |sld_mbpmg:mbpm_87|                                                                                             ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bgp:auto_generated|sld_reserved_single_cycle_p2_auto_signaltap_0_1_2e69:mgl_prim1|sld_mbpmg:mbpm_87                                                        ; sld_mbpmg                                            ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bgp:auto_generated|sld_reserved_single_cycle_p2_auto_signaltap_0_1_2e69:mgl_prim1|sld_mbpmg:mbpm_87|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                            ; work         ;
;                         |sld_mbpmg:mbpm_90|                                                                                             ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bgp:auto_generated|sld_reserved_single_cycle_p2_auto_signaltap_0_1_2e69:mgl_prim1|sld_mbpmg:mbpm_90                                                        ; sld_mbpmg                                            ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bgp:auto_generated|sld_reserved_single_cycle_p2_auto_signaltap_0_1_2e69:mgl_prim1|sld_mbpmg:mbpm_90|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                            ; work         ;
;                         |sld_mbpmg:mbpm_93|                                                                                             ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bgp:auto_generated|sld_reserved_single_cycle_p2_auto_signaltap_0_1_2e69:mgl_prim1|sld_mbpmg:mbpm_93                                                        ; sld_mbpmg                                            ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bgp:auto_generated|sld_reserved_single_cycle_p2_auto_signaltap_0_1_2e69:mgl_prim1|sld_mbpmg:mbpm_93|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                            ; work         ;
;                         |sld_mbpmg:mbpm_96|                                                                                             ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bgp:auto_generated|sld_reserved_single_cycle_p2_auto_signaltap_0_1_2e69:mgl_prim1|sld_mbpmg:mbpm_96                                                        ; sld_mbpmg                                            ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bgp:auto_generated|sld_reserved_single_cycle_p2_auto_signaltap_0_1_2e69:mgl_prim1|sld_mbpmg:mbpm_96|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                            ; work         ;
;                         |sld_mbpmg:mbpm_9|                                                                                              ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bgp:auto_generated|sld_reserved_single_cycle_p2_auto_signaltap_0_1_2e69:mgl_prim1|sld_mbpmg:mbpm_9                                                         ; sld_mbpmg                                            ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bgp:auto_generated|sld_reserved_single_cycle_p2_auto_signaltap_0_1_2e69:mgl_prim1|sld_mbpmg:mbpm_9|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1   ; sld_sbpmg                                            ; work         ;
;                |sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|                                                          ; 1 (1)               ; 11 (1)                    ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity                                                                                                                                                                                         ; sld_ela_trigger_flow_mgr                             ; work         ;
;                   |lpm_shiftreg:trigger_config_deserialize|                                                                             ; 0 (0)               ; 10 (10)                   ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize                                                                                                                                                 ; lpm_shiftreg                                         ; work         ;
;             |sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|                                          ; 45 (12)             ; 274 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst                                                                                                                                                                                                  ; sld_offload_buffer_mgr                               ; work         ;
;                |lpm_counter:\adv_point_3_and_more:advance_pointer_counter|                                                              ; 10 (0)              ; 8 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter                                                                                                                                        ; lpm_counter                                          ; work         ;
;                   |cntr_jai:auto_generated|                                                                                             ; 10 (10)             ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_jai:auto_generated                                                                                                                ; cntr_jai                                             ; work         ;
;                |lpm_counter:read_pointer_counter|                                                                                       ; 11 (0)              ; 11 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter                                                                                                                                                                 ; lpm_counter                                          ; work         ;
;                   |cntr_22j:auto_generated|                                                                                             ; 11 (11)             ; 11 (11)                   ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_22j:auto_generated                                                                                                                                         ; cntr_22j                                             ; work         ;
;                |lpm_counter:status_advance_pointer_counter|                                                                             ; 7 (0)               ; 5 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter                                                                                                                                                       ; lpm_counter                                          ; work         ;
;                   |cntr_09i:auto_generated|                                                                                             ; 7 (7)               ; 5 (5)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_09i:auto_generated                                                                                                                               ; cntr_09i                                             ; work         ;
;                |lpm_counter:status_read_pointer_counter|                                                                                ; 3 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter                                                                                                                                                          ; lpm_counter                                          ; work         ;
;                   |cntr_kri:auto_generated|                                                                                             ; 3 (3)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_kri:auto_generated                                                                                                                                  ; cntr_kri                                             ; work         ;
;                |lpm_shiftreg:info_data_shift_out|                                                                                       ; 0 (0)               ; 23 (23)                   ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out                                                                                                                                                                 ; lpm_shiftreg                                         ; work         ;
;                |lpm_shiftreg:ram_data_shift_out|                                                                                        ; 1 (1)               ; 203 (203)                 ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out                                                                                                                                                                  ; lpm_shiftreg                                         ; work         ;
;                |lpm_shiftreg:status_data_shift_out|                                                                                     ; 1 (1)               ; 23 (23)                   ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out                                                                                                                                                               ; lpm_shiftreg                                         ; work         ;
;             |sld_rom_sr:crc_rom_sr|                                                                                                     ; 20 (20)             ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr                                                                                                                                                                                                                                                             ; sld_rom_sr                                           ; work         ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                            ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+------+
; Name                                                                                                                                                                                                  ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size   ; MIF  ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+------+
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ck84:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 2048         ; 203          ; 2048         ; 203          ; 415744 ; None ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+------+


+-------------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary    ;
+-----------------------------------+-------------+
; Statistic                         ; Number Used ;
+-----------------------------------+-------------+
; Two Independent 18x18             ; 1           ;
; Sum of two 18x18                  ; 1           ;
; Total number of DSP blocks        ; 2           ;
;                                   ;             ;
; Fixed Point Unsigned Multiplier   ; 1           ;
; Fixed Point Mixed Sign Multiplier ; 2           ;
+-----------------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                                                                                                                                                   ;
+--------+--------------+---------+--------------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                                                                                                                                                                                                                                                                                                       ; IP Include File ;
+--------+--------------+---------+--------------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |single_cycle_p2|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                  ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |single_cycle_p2|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                              ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |single_cycle_p2|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_presplit:presplit                                                    ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |single_cycle_p2|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                  ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |single_cycle_p2|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_splitter:splitter                                                    ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |single_cycle_p2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bgp:auto_generated|sld_reserved_single_cycle_p2_auto_signaltap_0_1_2e69:mgl_prim1 ;                 ;
; N/A    ; altera_pll   ; 22.1    ; N/A          ; N/A          ; |single_cycle_p2|pll40MHz:clk40MHz                                                                                                                                                                                                                                                                                                    ;                 ;
+--------+--------------+---------+--------------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |single_cycle_p2|UART:uart0|UART_RX:RX|FSM_UART_rx:FSM_rx|Rx_state                                                ;
+--------------------+---------------+------------------+--------------------+------------------+------------------+----------------+
; Name               ; Rx_state.STOP ; Rx_state.RX_BITS ; Rx_state.RESET_TIM ; Rx_state.WAIT_RX ; Rx_state.START_R ; Rx_state.INI_R ;
+--------------------+---------------+------------------+--------------------+------------------+------------------+----------------+
; Rx_state.INI_R     ; 0             ; 0                ; 0                  ; 0                ; 0                ; 0              ;
; Rx_state.START_R   ; 0             ; 0                ; 0                  ; 0                ; 1                ; 1              ;
; Rx_state.WAIT_RX   ; 0             ; 0                ; 0                  ; 1                ; 0                ; 1              ;
; Rx_state.RESET_TIM ; 0             ; 0                ; 1                  ; 0                ; 0                ; 1              ;
; Rx_state.RX_BITS   ; 0             ; 1                ; 0                  ; 0                ; 0                ; 1              ;
; Rx_state.STOP      ; 1             ; 0                ; 0                  ; 0                ; 0                ; 1              ;
+--------------------+---------------+------------------+--------------------+------------------+------------------+----------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------+
; State Machine - |single_cycle_p2|UART:uart0|UART_TX:TX|FSM_UART_tx:FSM_tx|Tx_state                               ;
+--------------------+------------------+--------------------+------------------+----------------+-----------------+
; Name               ; Tx_state.WAIT_TX ; Tx_state.TX_BITS_T ; Tx_state.START_T ; Tx_state.INI_T ; Tx_state.STOP_T ;
+--------------------+------------------+--------------------+------------------+----------------+-----------------+
; Tx_state.INI_T     ; 0                ; 0                  ; 0                ; 0              ; 0               ;
; Tx_state.START_T   ; 0                ; 0                  ; 1                ; 1              ; 0               ;
; Tx_state.TX_BITS_T ; 0                ; 1                  ; 0                ; 1              ; 0               ;
; Tx_state.WAIT_TX   ; 1                ; 0                  ; 0                ; 1              ; 0               ;
; Tx_state.STOP_T    ; 0                ; 0                  ; 0                ; 1              ; 1               ;
+--------------------+------------------+--------------------+------------------+----------------+-----------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                           ; Reason for Removal                                                                                                                                                                                  ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; GPIO_in_out:GPIO|Register:InReg|Q[0..31]                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                              ;
; UART:uart0|Register:RXReg|Q[10..31]                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                              ;
; UART:uart0|Register:TXReg|Q[2..23]                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                              ;
; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R0_1[0].R|Q[0..31]                                                                                                        ; Stuck at GND due to stuck port clock_enable                                                                                                                                                         ;
; UART:uart0|UART_RX:RX|FSM_UART_rx:FSM_rx|Rx_state~7                                                                                                                                     ; Lost fanout                                                                                                                                                                                         ;
; UART:uart0|UART_RX:RX|FSM_UART_rx:FSM_rx|Rx_state~8                                                                                                                                     ; Lost fanout                                                                                                                                                                                         ;
; UART:uart0|UART_RX:RX|FSM_UART_rx:FSM_rx|Rx_state~9                                                                                                                                     ; Lost fanout                                                                                                                                                                                         ;
; UART:uart0|UART_TX:TX|FSM_UART_tx:FSM_tx|Tx_state~5                                                                                                                                     ; Lost fanout                                                                                                                                                                                         ;
; UART:uart0|UART_TX:TX|FSM_UART_tx:FSM_tx|Tx_state~6                                                                                                                                     ; Lost fanout                                                                                                                                                                                         ;
; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[17].R|Q[24]                                                                                                         ; Stuck at GND due to stuck port clock_enable                                                                                                                                                         ;
; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[27].R|Q[24]                                                                                                         ; Stuck at GND due to stuck port clock_enable                                                                                                                                                         ;
; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[11].R|Q[24]                                                                                                         ; Stuck at GND due to stuck port clock_enable                                                                                                                                                         ;
; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[13].R|Q[24]                                                                                                         ; Stuck at GND due to stuck port clock_enable                                                                                                                                                         ;
; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[17].R|Q[3]                                                                                                          ; Stuck at GND due to stuck port clock_enable                                                                                                                                                         ;
; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[27].R|Q[3]                                                                                                          ; Stuck at GND due to stuck port clock_enable                                                                                                                                                         ;
; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[11].R|Q[3]                                                                                                          ; Stuck at GND due to stuck port clock_enable                                                                                                                                                         ;
; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[13].R|Q[3]                                                                                                          ; Stuck at GND due to stuck port clock_enable                                                                                                                                                         ;
; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[17].R|Q[4]                                                                                                          ; Stuck at GND due to stuck port clock_enable                                                                                                                                                         ;
; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[27].R|Q[4]                                                                                                          ; Stuck at GND due to stuck port clock_enable                                                                                                                                                         ;
; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[11].R|Q[4]                                                                                                          ; Stuck at GND due to stuck port clock_enable                                                                                                                                                         ;
; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[13].R|Q[4]                                                                                                          ; Stuck at GND due to stuck port clock_enable                                                                                                                                                         ;
; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[17].R|Q[5]                                                                                                          ; Stuck at GND due to stuck port clock_enable                                                                                                                                                         ;
; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[27].R|Q[5]                                                                                                          ; Stuck at GND due to stuck port clock_enable                                                                                                                                                         ;
; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[11].R|Q[5]                                                                                                          ; Stuck at GND due to stuck port clock_enable                                                                                                                                                         ;
; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[13].R|Q[5]                                                                                                          ; Stuck at GND due to stuck port clock_enable                                                                                                                                                         ;
; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[17].R|Q[6]                                                                                                          ; Stuck at GND due to stuck port clock_enable                                                                                                                                                         ;
; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[27].R|Q[6]                                                                                                          ; Stuck at GND due to stuck port clock_enable                                                                                                                                                         ;
; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[11].R|Q[6]                                                                                                          ; Stuck at GND due to stuck port clock_enable                                                                                                                                                         ;
; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[13].R|Q[6]                                                                                                          ; Stuck at GND due to stuck port clock_enable                                                                                                                                                         ;
; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[17].R|Q[0]                                                                                                          ; Stuck at GND due to stuck port clock_enable                                                                                                                                                         ;
; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[27].R|Q[0]                                                                                                          ; Stuck at GND due to stuck port clock_enable                                                                                                                                                         ;
; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[11].R|Q[0]                                                                                                          ; Stuck at GND due to stuck port clock_enable                                                                                                                                                         ;
; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[13].R|Q[0]                                                                                                          ; Stuck at GND due to stuck port clock_enable                                                                                                                                                         ;
; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[17].R|Q[1]                                                                                                          ; Stuck at GND due to stuck port clock_enable                                                                                                                                                         ;
; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[27].R|Q[1]                                                                                                          ; Stuck at GND due to stuck port clock_enable                                                                                                                                                         ;
; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[11].R|Q[1]                                                                                                          ; Stuck at GND due to stuck port clock_enable                                                                                                                                                         ;
; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[13].R|Q[1]                                                                                                          ; Stuck at GND due to stuck port clock_enable                                                                                                                                                         ;
; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[17].R|Q[7]                                                                                                          ; Stuck at GND due to stuck port clock_enable                                                                                                                                                         ;
; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[27].R|Q[7]                                                                                                          ; Stuck at GND due to stuck port clock_enable                                                                                                                                                         ;
; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[11].R|Q[7]                                                                                                          ; Stuck at GND due to stuck port clock_enable                                                                                                                                                         ;
; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[13].R|Q[7]                                                                                                          ; Stuck at GND due to stuck port clock_enable                                                                                                                                                         ;
; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[17].R|Q[8]                                                                                                          ; Stuck at GND due to stuck port clock_enable                                                                                                                                                         ;
; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[27].R|Q[8]                                                                                                          ; Stuck at GND due to stuck port clock_enable                                                                                                                                                         ;
; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[11].R|Q[8]                                                                                                          ; Stuck at GND due to stuck port clock_enable                                                                                                                                                         ;
; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[13].R|Q[8]                                                                                                          ; Stuck at GND due to stuck port clock_enable                                                                                                                                                         ;
; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[17].R|Q[9]                                                                                                          ; Stuck at GND due to stuck port clock_enable                                                                                                                                                         ;
; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[27].R|Q[9]                                                                                                          ; Stuck at GND due to stuck port clock_enable                                                                                                                                                         ;
; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[11].R|Q[9]                                                                                                          ; Stuck at GND due to stuck port clock_enable                                                                                                                                                         ;
; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[13].R|Q[9]                                                                                                          ; Stuck at GND due to stuck port clock_enable                                                                                                                                                         ;
; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[17].R|Q[10]                                                                                                         ; Stuck at GND due to stuck port clock_enable                                                                                                                                                         ;
; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[27].R|Q[10]                                                                                                         ; Stuck at GND due to stuck port clock_enable                                                                                                                                                         ;
; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[11].R|Q[10]                                                                                                         ; Stuck at GND due to stuck port clock_enable                                                                                                                                                         ;
; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[13].R|Q[10]                                                                                                         ; Stuck at GND due to stuck port clock_enable                                                                                                                                                         ;
; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[17].R|Q[11]                                                                                                         ; Stuck at GND due to stuck port clock_enable                                                                                                                                                         ;
; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[27].R|Q[11]                                                                                                         ; Stuck at GND due to stuck port clock_enable                                                                                                                                                         ;
; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[11].R|Q[11]                                                                                                         ; Stuck at GND due to stuck port clock_enable                                                                                                                                                         ;
; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[13].R|Q[11]                                                                                                         ; Stuck at GND due to stuck port clock_enable                                                                                                                                                         ;
; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[17].R|Q[12]                                                                                                         ; Stuck at GND due to stuck port clock_enable                                                                                                                                                         ;
; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[27].R|Q[12]                                                                                                         ; Stuck at GND due to stuck port clock_enable                                                                                                                                                         ;
; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[11].R|Q[12]                                                                                                         ; Stuck at GND due to stuck port clock_enable                                                                                                                                                         ;
; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[13].R|Q[12]                                                                                                         ; Stuck at GND due to stuck port clock_enable                                                                                                                                                         ;
; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[17].R|Q[13]                                                                                                         ; Stuck at GND due to stuck port clock_enable                                                                                                                                                         ;
; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[27].R|Q[13]                                                                                                         ; Stuck at GND due to stuck port clock_enable                                                                                                                                                         ;
; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[11].R|Q[13]                                                                                                         ; Stuck at GND due to stuck port clock_enable                                                                                                                                                         ;
; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[13].R|Q[13]                                                                                                         ; Stuck at GND due to stuck port clock_enable                                                                                                                                                         ;
; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[17].R|Q[14]                                                                                                         ; Stuck at GND due to stuck port clock_enable                                                                                                                                                         ;
; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[27].R|Q[14]                                                                                                         ; Stuck at GND due to stuck port clock_enable                                                                                                                                                         ;
; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[11].R|Q[14]                                                                                                         ; Stuck at GND due to stuck port clock_enable                                                                                                                                                         ;
; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[13].R|Q[14]                                                                                                         ; Stuck at GND due to stuck port clock_enable                                                                                                                                                         ;
; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[17].R|Q[15]                                                                                                         ; Stuck at GND due to stuck port clock_enable                                                                                                                                                         ;
; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[27].R|Q[15]                                                                                                         ; Stuck at GND due to stuck port clock_enable                                                                                                                                                         ;
; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[11].R|Q[15]                                                                                                         ; Stuck at GND due to stuck port clock_enable                                                                                                                                                         ;
; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[13].R|Q[15]                                                                                                         ; Stuck at GND due to stuck port clock_enable                                                                                                                                                         ;
; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[17].R|Q[16]                                                                                                         ; Stuck at GND due to stuck port clock_enable                                                                                                                                                         ;
; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[27].R|Q[16]                                                                                                         ; Stuck at GND due to stuck port clock_enable                                                                                                                                                         ;
; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[11].R|Q[16]                                                                                                         ; Stuck at GND due to stuck port clock_enable                                                                                                                                                         ;
; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[13].R|Q[16]                                                                                                         ; Stuck at GND due to stuck port clock_enable                                                                                                                                                         ;
; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[17].R|Q[17]                                                                                                         ; Stuck at GND due to stuck port clock_enable                                                                                                                                                         ;
; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[27].R|Q[17]                                                                                                         ; Stuck at GND due to stuck port clock_enable                                                                                                                                                         ;
; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[11].R|Q[17]                                                                                                         ; Stuck at GND due to stuck port clock_enable                                                                                                                                                         ;
; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[13].R|Q[17]                                                                                                         ; Stuck at GND due to stuck port clock_enable                                                                                                                                                         ;
; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[17].R|Q[18]                                                                                                         ; Stuck at GND due to stuck port clock_enable                                                                                                                                                         ;
; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[27].R|Q[18]                                                                                                         ; Stuck at GND due to stuck port clock_enable                                                                                                                                                         ;
; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[11].R|Q[18]                                                                                                         ; Stuck at GND due to stuck port clock_enable                                                                                                                                                         ;
; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[13].R|Q[18]                                                                                                         ; Stuck at GND due to stuck port clock_enable                                                                                                                                                         ;
; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[17].R|Q[2]                                                                                                          ; Stuck at GND due to stuck port clock_enable                                                                                                                                                         ;
; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[27].R|Q[2]                                                                                                          ; Stuck at GND due to stuck port clock_enable                                                                                                                                                         ;
; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[11].R|Q[2]                                                                                                          ; Stuck at GND due to stuck port clock_enable                                                                                                                                                         ;
; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[13].R|Q[2]                                                                                                          ; Stuck at GND due to stuck port clock_enable                                                                                                                                                         ;
; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[17].R|Q[19]                                                                                                         ; Stuck at GND due to stuck port clock_enable                                                                                                                                                         ;
; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[27].R|Q[19]                                                                                                         ; Stuck at GND due to stuck port clock_enable                                                                                                                                                         ;
; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[11].R|Q[19]                                                                                                         ; Stuck at GND due to stuck port clock_enable                                                                                                                                                         ;
; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[13].R|Q[19]                                                                                                         ; Stuck at GND due to stuck port clock_enable                                                                                                                                                         ;
; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[17].R|Q[20]                                                                                                         ; Stuck at GND due to stuck port clock_enable                                                                                                                                                         ;
; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[27].R|Q[20]                                                                                                         ; Stuck at GND due to stuck port clock_enable                                                                                                                                                         ;
; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[11].R|Q[20]                                                                                                         ; Stuck at GND due to stuck port clock_enable                                                                                                                                                         ;
; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[13].R|Q[20]                                                                                                         ; Stuck at GND due to stuck port clock_enable                                                                                                                                                         ;
; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[17].R|Q[21]                                                                                                         ; Stuck at GND due to stuck port clock_enable                                                                                                                                                         ;
; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[27].R|Q[21]                                                                                                         ; Stuck at GND due to stuck port clock_enable                                                                                                                                                         ;
; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[11].R|Q[21]                                                                                                         ; Stuck at GND due to stuck port clock_enable                                                                                                                                                         ;
; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[13].R|Q[21]                                                                                                         ; Stuck at GND due to stuck port clock_enable                                                                                                                                                         ;
; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[17].R|Q[22]                                                                                                         ; Stuck at GND due to stuck port clock_enable                                                                                                                                                         ;
; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[27].R|Q[22]                                                                                                         ; Stuck at GND due to stuck port clock_enable                                                                                                                                                         ;
; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[11].R|Q[22]                                                                                                         ; Stuck at GND due to stuck port clock_enable                                                                                                                                                         ;
; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[13].R|Q[22]                                                                                                         ; Stuck at GND due to stuck port clock_enable                                                                                                                                                         ;
; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[17].R|Q[23]                                                                                                         ; Stuck at GND due to stuck port clock_enable                                                                                                                                                         ;
; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[27].R|Q[23]                                                                                                         ; Stuck at GND due to stuck port clock_enable                                                                                                                                                         ;
; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[11].R|Q[23]                                                                                                         ; Stuck at GND due to stuck port clock_enable                                                                                                                                                         ;
; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[13].R|Q[23]                                                                                                         ; Stuck at GND due to stuck port clock_enable                                                                                                                                                         ;
; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[17].R|Q[25]                                                                                                         ; Stuck at GND due to stuck port clock_enable                                                                                                                                                         ;
; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[27].R|Q[25]                                                                                                         ; Stuck at GND due to stuck port clock_enable                                                                                                                                                         ;
; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[11].R|Q[25]                                                                                                         ; Stuck at GND due to stuck port clock_enable                                                                                                                                                         ;
; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[13].R|Q[25]                                                                                                         ; Stuck at GND due to stuck port clock_enable                                                                                                                                                         ;
; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[17].R|Q[26]                                                                                                         ; Stuck at GND due to stuck port clock_enable                                                                                                                                                         ;
; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[27].R|Q[26]                                                                                                         ; Stuck at GND due to stuck port clock_enable                                                                                                                                                         ;
; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[11].R|Q[26]                                                                                                         ; Stuck at GND due to stuck port clock_enable                                                                                                                                                         ;
; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[13].R|Q[26]                                                                                                         ; Stuck at GND due to stuck port clock_enable                                                                                                                                                         ;
; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[17].R|Q[27]                                                                                                         ; Stuck at GND due to stuck port clock_enable                                                                                                                                                         ;
; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[27].R|Q[27]                                                                                                         ; Stuck at GND due to stuck port clock_enable                                                                                                                                                         ;
; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[11].R|Q[27]                                                                                                         ; Stuck at GND due to stuck port clock_enable                                                                                                                                                         ;
; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[13].R|Q[27]                                                                                                         ; Stuck at GND due to stuck port clock_enable                                                                                                                                                         ;
; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[17].R|Q[28]                                                                                                         ; Stuck at GND due to stuck port clock_enable                                                                                                                                                         ;
; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[27].R|Q[28]                                                                                                         ; Stuck at GND due to stuck port clock_enable                                                                                                                                                         ;
; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[11].R|Q[28]                                                                                                         ; Stuck at GND due to stuck port clock_enable                                                                                                                                                         ;
; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[13].R|Q[28]                                                                                                         ; Stuck at GND due to stuck port clock_enable                                                                                                                                                         ;
; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[17].R|Q[29]                                                                                                         ; Stuck at GND due to stuck port clock_enable                                                                                                                                                         ;
; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[27].R|Q[29]                                                                                                         ; Stuck at GND due to stuck port clock_enable                                                                                                                                                         ;
; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[11].R|Q[29]                                                                                                         ; Stuck at GND due to stuck port clock_enable                                                                                                                                                         ;
; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[13].R|Q[29]                                                                                                         ; Stuck at GND due to stuck port clock_enable                                                                                                                                                         ;
; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[17].R|Q[30]                                                                                                         ; Stuck at GND due to stuck port clock_enable                                                                                                                                                         ;
; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[27].R|Q[30]                                                                                                         ; Stuck at GND due to stuck port clock_enable                                                                                                                                                         ;
; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[11].R|Q[30]                                                                                                         ; Stuck at GND due to stuck port clock_enable                                                                                                                                                         ;
; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[13].R|Q[30]                                                                                                         ; Stuck at GND due to stuck port clock_enable                                                                                                                                                         ;
; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[17].R|Q[31]                                                                                                         ; Stuck at GND due to stuck port clock_enable                                                                                                                                                         ;
; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[27].R|Q[31]                                                                                                         ; Stuck at GND due to stuck port clock_enable                                                                                                                                                         ;
; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[11].R|Q[31]                                                                                                         ; Stuck at GND due to stuck port clock_enable                                                                                                                                                         ;
; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[13].R|Q[31]                                                                                                         ; Stuck at GND due to stuck port clock_enable                                                                                                                                                         ;
; Total Number of Removed Registers = 241                                                                                                                                                 ;                                                                                                                                                                                                     ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|segment_shift_clk_ena                                                       ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_enable_delayed                                                 ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[0]  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[0]  ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[1]  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[1]  ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[2]  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[2]  ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[3]  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[3]  ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[4]  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[4]  ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[5]  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[5]  ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[6]  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[6]  ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[7]  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[7]  ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[8]  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[8]  ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[9]  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[9]  ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[10] ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[10] ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[0]                                                   ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[0]                                             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed_pipe_reg[0][0]                                 ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|status_data_pipe_reg[0][12]                                                 ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed_pipe_reg[1][0]                                 ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|status_data_pipe_reg[1][12]                                                 ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed_pipe_reg[2][0]                                 ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|status_data_pipe_reg[2][12]                                                 ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed_pipe_reg[3][0]                                 ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|status_data_pipe_reg[3][12]                                                 ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed_pipe_reg[4][0]                                 ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|status_data_pipe_reg[4][12]                                                 ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_enable_delayed_pipe_reg[0]                                     ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|segment_shift_clk_ena_pipe_reg[0]                                           ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_enable_delayed_pipe_reg[1]                                     ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|segment_shift_clk_ena_pipe_reg[1]                                           ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_enable_delayed_pipe_reg[2]                                     ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|segment_shift_clk_ena_pipe_reg[2]                                           ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_enable_delayed_pipe_reg[3]                                     ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|segment_shift_clk_ena_pipe_reg[3]                                           ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_enable_delayed_pipe_reg[4]                                     ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|segment_shift_clk_ena_pipe_reg[4]                                           ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[1]                                                   ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[1]                                             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[2]                                                   ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[2]                                             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[3]                                                   ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[3]                                             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[4]                                                   ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[4]                                             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[5]                                                   ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[5]                                             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[6]                                                   ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[6]                                             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[7]                                                   ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[7]                                             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[8]                                                   ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[8]                                             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[9]                                                   ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[9]                                             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[10]                                                  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[10]                                            ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed_pipe_reg[0][1]                                 ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|status_data_pipe_reg[0][13]                                                 ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed_pipe_reg[0][2]                                 ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|status_data_pipe_reg[0][14]                                                 ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed_pipe_reg[0][3]                                 ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|status_data_pipe_reg[0][15]                                                 ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed_pipe_reg[0][4]                                 ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|status_data_pipe_reg[0][16]                                                 ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed_pipe_reg[0][5]                                 ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|status_data_pipe_reg[0][17]                                                 ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed_pipe_reg[0][6]                                 ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|status_data_pipe_reg[0][18]                                                 ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed_pipe_reg[0][7]                                 ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|status_data_pipe_reg[0][19]                                                 ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed_pipe_reg[0][8]                                 ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|status_data_pipe_reg[0][20]                                                 ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed_pipe_reg[0][9]                                 ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|status_data_pipe_reg[0][21]                                                 ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed_pipe_reg[0][10]                                ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|status_data_pipe_reg[0][22]                                                 ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed_pipe_reg[1][1]                                 ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|status_data_pipe_reg[1][13]                                                 ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed_pipe_reg[1][2]                                 ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|status_data_pipe_reg[1][14]                                                 ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed_pipe_reg[1][3]                                 ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|status_data_pipe_reg[1][15]                                                 ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed_pipe_reg[1][4]                                 ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|status_data_pipe_reg[1][16]                                                 ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed_pipe_reg[1][5]                                 ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|status_data_pipe_reg[1][17]                                                 ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed_pipe_reg[1][6]                                 ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|status_data_pipe_reg[1][18]                                                 ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed_pipe_reg[1][7]                                 ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|status_data_pipe_reg[1][19]                                                 ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed_pipe_reg[1][8]                                 ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|status_data_pipe_reg[1][20]                                                 ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed_pipe_reg[1][9]                                 ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|status_data_pipe_reg[1][21]                                                 ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed_pipe_reg[1][10]                                ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|status_data_pipe_reg[1][22]                                                 ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed_pipe_reg[2][1]                                 ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|status_data_pipe_reg[2][13]                                                 ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed_pipe_reg[2][2]                                 ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|status_data_pipe_reg[2][14]                                                 ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed_pipe_reg[2][3]                                 ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|status_data_pipe_reg[2][15]                                                 ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed_pipe_reg[2][4]                                 ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|status_data_pipe_reg[2][16]                                                 ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed_pipe_reg[2][5]                                 ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|status_data_pipe_reg[2][17]                                                 ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed_pipe_reg[2][6]                                 ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|status_data_pipe_reg[2][18]                                                 ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed_pipe_reg[2][7]                                 ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|status_data_pipe_reg[2][19]                                                 ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed_pipe_reg[2][8]                                 ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|status_data_pipe_reg[2][20]                                                 ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed_pipe_reg[2][9]                                 ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|status_data_pipe_reg[2][21]                                                 ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed_pipe_reg[2][10]                                ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|status_data_pipe_reg[2][22]                                                 ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed_pipe_reg[3][1]                                 ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|status_data_pipe_reg[3][13]                                                 ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed_pipe_reg[3][2]                                 ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|status_data_pipe_reg[3][14]                                                 ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed_pipe_reg[3][3]                                 ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|status_data_pipe_reg[3][15]                                                 ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed_pipe_reg[3][4]                                 ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|status_data_pipe_reg[3][16]                                                 ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed_pipe_reg[3][5]                                 ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|status_data_pipe_reg[3][17]                                                 ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed_pipe_reg[3][6]                                 ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|status_data_pipe_reg[3][18]                                                 ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed_pipe_reg[3][7]                                 ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|status_data_pipe_reg[3][19]                                                 ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed_pipe_reg[3][8]                                 ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|status_data_pipe_reg[3][20]                                                 ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed_pipe_reg[3][9]                                 ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|status_data_pipe_reg[3][21]                                                 ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed_pipe_reg[3][10]                                ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|status_data_pipe_reg[3][22]                                                 ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed_pipe_reg[4][1]                                 ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|status_data_pipe_reg[4][13]                                                 ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed_pipe_reg[4][2]                                 ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|status_data_pipe_reg[4][14]                                                 ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed_pipe_reg[4][3]                                 ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|status_data_pipe_reg[4][15]                                                 ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed_pipe_reg[4][4]                                 ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|status_data_pipe_reg[4][16]                                                 ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed_pipe_reg[4][5]                                 ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|status_data_pipe_reg[4][17]                                                 ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed_pipe_reg[4][6]                                 ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|status_data_pipe_reg[4][18]                                                 ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed_pipe_reg[4][7]                                 ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|status_data_pipe_reg[4][19]                                                 ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed_pipe_reg[4][8]                                 ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|status_data_pipe_reg[4][20]                                                 ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed_pipe_reg[4][9]                                 ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|status_data_pipe_reg[4][21]                                                 ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed_pipe_reg[4][10]                                ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|status_data_pipe_reg[4][22]                                                 ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[13..15]                        ; Stuck at GND due to stuck port data_in                                                                                                                                                              ;
; Total Number of Removed Registers = 86                                                                                                                                                  ;                                                                                                                                                                                                     ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                                                                                                                                              ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                ; Reason for Removal        ; Registers Removed due to This Register                                                                                                                        ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; GPIO_in_out:GPIO|Register:InReg|Q[0]                                                                                                                         ; Stuck at GND              ; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R0_1[0].R|Q[0],                                                                                 ;
;                                                                                                                                                              ; due to stuck port data_in ; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[17].R|Q[0],                                                                               ;
;                                                                                                                                                              ;                           ; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[27].R|Q[0],                                                                               ;
;                                                                                                                                                              ;                           ; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[11].R|Q[0],                                                                               ;
;                                                                                                                                                              ;                           ; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[13].R|Q[0]                                                                                ;
; GPIO_in_out:GPIO|Register:InReg|Q[31]                                                                                                                        ; Stuck at GND              ; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R0_1[0].R|Q[31],                                                                                ;
;                                                                                                                                                              ; due to stuck port data_in ; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[17].R|Q[31],                                                                              ;
;                                                                                                                                                              ;                           ; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[27].R|Q[31],                                                                              ;
;                                                                                                                                                              ;                           ; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[11].R|Q[31],                                                                              ;
;                                                                                                                                                              ;                           ; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[13].R|Q[31]                                                                               ;
; GPIO_in_out:GPIO|Register:InReg|Q[30]                                                                                                                        ; Stuck at GND              ; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R0_1[0].R|Q[30],                                                                                ;
;                                                                                                                                                              ; due to stuck port data_in ; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[17].R|Q[30],                                                                              ;
;                                                                                                                                                              ;                           ; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[27].R|Q[30],                                                                              ;
;                                                                                                                                                              ;                           ; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[11].R|Q[30],                                                                              ;
;                                                                                                                                                              ;                           ; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[13].R|Q[30]                                                                               ;
; GPIO_in_out:GPIO|Register:InReg|Q[29]                                                                                                                        ; Stuck at GND              ; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R0_1[0].R|Q[29],                                                                                ;
;                                                                                                                                                              ; due to stuck port data_in ; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[17].R|Q[29],                                                                              ;
;                                                                                                                                                              ;                           ; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[27].R|Q[29],                                                                              ;
;                                                                                                                                                              ;                           ; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[11].R|Q[29],                                                                              ;
;                                                                                                                                                              ;                           ; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[13].R|Q[29]                                                                               ;
; GPIO_in_out:GPIO|Register:InReg|Q[28]                                                                                                                        ; Stuck at GND              ; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R0_1[0].R|Q[28],                                                                                ;
;                                                                                                                                                              ; due to stuck port data_in ; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[17].R|Q[28],                                                                              ;
;                                                                                                                                                              ;                           ; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[27].R|Q[28],                                                                              ;
;                                                                                                                                                              ;                           ; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[11].R|Q[28],                                                                              ;
;                                                                                                                                                              ;                           ; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[13].R|Q[28]                                                                               ;
; GPIO_in_out:GPIO|Register:InReg|Q[27]                                                                                                                        ; Stuck at GND              ; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R0_1[0].R|Q[27],                                                                                ;
;                                                                                                                                                              ; due to stuck port data_in ; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[17].R|Q[27],                                                                              ;
;                                                                                                                                                              ;                           ; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[27].R|Q[27],                                                                              ;
;                                                                                                                                                              ;                           ; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[11].R|Q[27],                                                                              ;
;                                                                                                                                                              ;                           ; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[13].R|Q[27]                                                                               ;
; GPIO_in_out:GPIO|Register:InReg|Q[26]                                                                                                                        ; Stuck at GND              ; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R0_1[0].R|Q[26],                                                                                ;
;                                                                                                                                                              ; due to stuck port data_in ; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[17].R|Q[26],                                                                              ;
;                                                                                                                                                              ;                           ; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[27].R|Q[26],                                                                              ;
;                                                                                                                                                              ;                           ; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[11].R|Q[26],                                                                              ;
;                                                                                                                                                              ;                           ; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[13].R|Q[26]                                                                               ;
; GPIO_in_out:GPIO|Register:InReg|Q[25]                                                                                                                        ; Stuck at GND              ; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R0_1[0].R|Q[25],                                                                                ;
;                                                                                                                                                              ; due to stuck port data_in ; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[17].R|Q[25],                                                                              ;
;                                                                                                                                                              ;                           ; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[27].R|Q[25],                                                                              ;
;                                                                                                                                                              ;                           ; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[11].R|Q[25],                                                                              ;
;                                                                                                                                                              ;                           ; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[13].R|Q[25]                                                                               ;
; GPIO_in_out:GPIO|Register:InReg|Q[24]                                                                                                                        ; Stuck at GND              ; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R0_1[0].R|Q[24],                                                                                ;
;                                                                                                                                                              ; due to stuck port data_in ; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[17].R|Q[24],                                                                              ;
;                                                                                                                                                              ;                           ; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[27].R|Q[24],                                                                              ;
;                                                                                                                                                              ;                           ; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[11].R|Q[24],                                                                              ;
;                                                                                                                                                              ;                           ; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[13].R|Q[24]                                                                               ;
; GPIO_in_out:GPIO|Register:InReg|Q[23]                                                                                                                        ; Stuck at GND              ; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R0_1[0].R|Q[23],                                                                                ;
;                                                                                                                                                              ; due to stuck port data_in ; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[17].R|Q[23],                                                                              ;
;                                                                                                                                                              ;                           ; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[27].R|Q[23],                                                                              ;
;                                                                                                                                                              ;                           ; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[11].R|Q[23],                                                                              ;
;                                                                                                                                                              ;                           ; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[13].R|Q[23]                                                                               ;
; GPIO_in_out:GPIO|Register:InReg|Q[22]                                                                                                                        ; Stuck at GND              ; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R0_1[0].R|Q[22],                                                                                ;
;                                                                                                                                                              ; due to stuck port data_in ; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[17].R|Q[22],                                                                              ;
;                                                                                                                                                              ;                           ; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[27].R|Q[22],                                                                              ;
;                                                                                                                                                              ;                           ; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[11].R|Q[22],                                                                              ;
;                                                                                                                                                              ;                           ; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[13].R|Q[22]                                                                               ;
; GPIO_in_out:GPIO|Register:InReg|Q[21]                                                                                                                        ; Stuck at GND              ; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R0_1[0].R|Q[21],                                                                                ;
;                                                                                                                                                              ; due to stuck port data_in ; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[17].R|Q[21],                                                                              ;
;                                                                                                                                                              ;                           ; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[27].R|Q[21],                                                                              ;
;                                                                                                                                                              ;                           ; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[11].R|Q[21],                                                                              ;
;                                                                                                                                                              ;                           ; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[13].R|Q[21]                                                                               ;
; GPIO_in_out:GPIO|Register:InReg|Q[20]                                                                                                                        ; Stuck at GND              ; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R0_1[0].R|Q[20],                                                                                ;
;                                                                                                                                                              ; due to stuck port data_in ; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[17].R|Q[20],                                                                              ;
;                                                                                                                                                              ;                           ; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[27].R|Q[20],                                                                              ;
;                                                                                                                                                              ;                           ; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[11].R|Q[20],                                                                              ;
;                                                                                                                                                              ;                           ; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[13].R|Q[20]                                                                               ;
; GPIO_in_out:GPIO|Register:InReg|Q[19]                                                                                                                        ; Stuck at GND              ; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R0_1[0].R|Q[19],                                                                                ;
;                                                                                                                                                              ; due to stuck port data_in ; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[17].R|Q[19],                                                                              ;
;                                                                                                                                                              ;                           ; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[27].R|Q[19],                                                                              ;
;                                                                                                                                                              ;                           ; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[11].R|Q[19],                                                                              ;
;                                                                                                                                                              ;                           ; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[13].R|Q[19]                                                                               ;
; GPIO_in_out:GPIO|Register:InReg|Q[18]                                                                                                                        ; Stuck at GND              ; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R0_1[0].R|Q[18],                                                                                ;
;                                                                                                                                                              ; due to stuck port data_in ; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[17].R|Q[18],                                                                              ;
;                                                                                                                                                              ;                           ; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[27].R|Q[18],                                                                              ;
;                                                                                                                                                              ;                           ; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[11].R|Q[18],                                                                              ;
;                                                                                                                                                              ;                           ; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[13].R|Q[18]                                                                               ;
; GPIO_in_out:GPIO|Register:InReg|Q[17]                                                                                                                        ; Stuck at GND              ; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R0_1[0].R|Q[17],                                                                                ;
;                                                                                                                                                              ; due to stuck port data_in ; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[17].R|Q[17],                                                                              ;
;                                                                                                                                                              ;                           ; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[27].R|Q[17],                                                                              ;
;                                                                                                                                                              ;                           ; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[11].R|Q[17],                                                                              ;
;                                                                                                                                                              ;                           ; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[13].R|Q[17]                                                                               ;
; GPIO_in_out:GPIO|Register:InReg|Q[16]                                                                                                                        ; Stuck at GND              ; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R0_1[0].R|Q[16],                                                                                ;
;                                                                                                                                                              ; due to stuck port data_in ; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[17].R|Q[16],                                                                              ;
;                                                                                                                                                              ;                           ; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[27].R|Q[16],                                                                              ;
;                                                                                                                                                              ;                           ; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[11].R|Q[16],                                                                              ;
;                                                                                                                                                              ;                           ; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[13].R|Q[16]                                                                               ;
; GPIO_in_out:GPIO|Register:InReg|Q[15]                                                                                                                        ; Stuck at GND              ; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R0_1[0].R|Q[15],                                                                                ;
;                                                                                                                                                              ; due to stuck port data_in ; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[17].R|Q[15],                                                                              ;
;                                                                                                                                                              ;                           ; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[27].R|Q[15],                                                                              ;
;                                                                                                                                                              ;                           ; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[11].R|Q[15],                                                                              ;
;                                                                                                                                                              ;                           ; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[13].R|Q[15]                                                                               ;
; GPIO_in_out:GPIO|Register:InReg|Q[14]                                                                                                                        ; Stuck at GND              ; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R0_1[0].R|Q[14],                                                                                ;
;                                                                                                                                                              ; due to stuck port data_in ; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[17].R|Q[14],                                                                              ;
;                                                                                                                                                              ;                           ; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[27].R|Q[14],                                                                              ;
;                                                                                                                                                              ;                           ; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[11].R|Q[14],                                                                              ;
;                                                                                                                                                              ;                           ; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[13].R|Q[14]                                                                               ;
; GPIO_in_out:GPIO|Register:InReg|Q[13]                                                                                                                        ; Stuck at GND              ; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R0_1[0].R|Q[13],                                                                                ;
;                                                                                                                                                              ; due to stuck port data_in ; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[17].R|Q[13],                                                                              ;
;                                                                                                                                                              ;                           ; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[27].R|Q[13],                                                                              ;
;                                                                                                                                                              ;                           ; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[11].R|Q[13],                                                                              ;
;                                                                                                                                                              ;                           ; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[13].R|Q[13]                                                                               ;
; GPIO_in_out:GPIO|Register:InReg|Q[12]                                                                                                                        ; Stuck at GND              ; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R0_1[0].R|Q[12],                                                                                ;
;                                                                                                                                                              ; due to stuck port data_in ; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[17].R|Q[12],                                                                              ;
;                                                                                                                                                              ;                           ; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[27].R|Q[12],                                                                              ;
;                                                                                                                                                              ;                           ; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[11].R|Q[12],                                                                              ;
;                                                                                                                                                              ;                           ; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[13].R|Q[12]                                                                               ;
; GPIO_in_out:GPIO|Register:InReg|Q[11]                                                                                                                        ; Stuck at GND              ; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R0_1[0].R|Q[11],                                                                                ;
;                                                                                                                                                              ; due to stuck port data_in ; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[17].R|Q[11],                                                                              ;
;                                                                                                                                                              ;                           ; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[27].R|Q[11],                                                                              ;
;                                                                                                                                                              ;                           ; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[11].R|Q[11],                                                                              ;
;                                                                                                                                                              ;                           ; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[13].R|Q[11]                                                                               ;
; GPIO_in_out:GPIO|Register:InReg|Q[10]                                                                                                                        ; Stuck at GND              ; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R0_1[0].R|Q[10],                                                                                ;
;                                                                                                                                                              ; due to stuck port data_in ; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[17].R|Q[10],                                                                              ;
;                                                                                                                                                              ;                           ; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[27].R|Q[10],                                                                              ;
;                                                                                                                                                              ;                           ; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[11].R|Q[10],                                                                              ;
;                                                                                                                                                              ;                           ; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[13].R|Q[10]                                                                               ;
; GPIO_in_out:GPIO|Register:InReg|Q[9]                                                                                                                         ; Stuck at GND              ; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R0_1[0].R|Q[9],                                                                                 ;
;                                                                                                                                                              ; due to stuck port data_in ; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[17].R|Q[9],                                                                               ;
;                                                                                                                                                              ;                           ; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[27].R|Q[9],                                                                               ;
;                                                                                                                                                              ;                           ; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[11].R|Q[9],                                                                               ;
;                                                                                                                                                              ;                           ; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[13].R|Q[9]                                                                                ;
; GPIO_in_out:GPIO|Register:InReg|Q[8]                                                                                                                         ; Stuck at GND              ; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R0_1[0].R|Q[8],                                                                                 ;
;                                                                                                                                                              ; due to stuck port data_in ; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[17].R|Q[8],                                                                               ;
;                                                                                                                                                              ;                           ; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[27].R|Q[8],                                                                               ;
;                                                                                                                                                              ;                           ; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[11].R|Q[8],                                                                               ;
;                                                                                                                                                              ;                           ; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[13].R|Q[8]                                                                                ;
; GPIO_in_out:GPIO|Register:InReg|Q[7]                                                                                                                         ; Stuck at GND              ; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R0_1[0].R|Q[7],                                                                                 ;
;                                                                                                                                                              ; due to stuck port data_in ; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[17].R|Q[7],                                                                               ;
;                                                                                                                                                              ;                           ; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[27].R|Q[7],                                                                               ;
;                                                                                                                                                              ;                           ; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[11].R|Q[7],                                                                               ;
;                                                                                                                                                              ;                           ; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[13].R|Q[7]                                                                                ;
; GPIO_in_out:GPIO|Register:InReg|Q[6]                                                                                                                         ; Stuck at GND              ; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R0_1[0].R|Q[6],                                                                                 ;
;                                                                                                                                                              ; due to stuck port data_in ; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[17].R|Q[6],                                                                               ;
;                                                                                                                                                              ;                           ; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[27].R|Q[6],                                                                               ;
;                                                                                                                                                              ;                           ; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[11].R|Q[6],                                                                               ;
;                                                                                                                                                              ;                           ; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[13].R|Q[6]                                                                                ;
; GPIO_in_out:GPIO|Register:InReg|Q[5]                                                                                                                         ; Stuck at GND              ; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R0_1[0].R|Q[5],                                                                                 ;
;                                                                                                                                                              ; due to stuck port data_in ; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[17].R|Q[5],                                                                               ;
;                                                                                                                                                              ;                           ; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[27].R|Q[5],                                                                               ;
;                                                                                                                                                              ;                           ; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[11].R|Q[5],                                                                               ;
;                                                                                                                                                              ;                           ; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[13].R|Q[5]                                                                                ;
; GPIO_in_out:GPIO|Register:InReg|Q[4]                                                                                                                         ; Stuck at GND              ; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R0_1[0].R|Q[4],                                                                                 ;
;                                                                                                                                                              ; due to stuck port data_in ; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[17].R|Q[4],                                                                               ;
;                                                                                                                                                              ;                           ; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[27].R|Q[4],                                                                               ;
;                                                                                                                                                              ;                           ; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[11].R|Q[4],                                                                               ;
;                                                                                                                                                              ;                           ; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[13].R|Q[4]                                                                                ;
; GPIO_in_out:GPIO|Register:InReg|Q[3]                                                                                                                         ; Stuck at GND              ; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R0_1[0].R|Q[3],                                                                                 ;
;                                                                                                                                                              ; due to stuck port data_in ; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[17].R|Q[3],                                                                               ;
;                                                                                                                                                              ;                           ; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[27].R|Q[3],                                                                               ;
;                                                                                                                                                              ;                           ; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[11].R|Q[3],                                                                               ;
;                                                                                                                                                              ;                           ; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[13].R|Q[3]                                                                                ;
; GPIO_in_out:GPIO|Register:InReg|Q[2]                                                                                                                         ; Stuck at GND              ; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R0_1[0].R|Q[2],                                                                                 ;
;                                                                                                                                                              ; due to stuck port data_in ; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[17].R|Q[2],                                                                               ;
;                                                                                                                                                              ;                           ; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[27].R|Q[2],                                                                               ;
;                                                                                                                                                              ;                           ; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[11].R|Q[2],                                                                               ;
;                                                                                                                                                              ;                           ; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[13].R|Q[2]                                                                                ;
; GPIO_in_out:GPIO|Register:InReg|Q[1]                                                                                                                         ; Stuck at GND              ; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R0_1[0].R|Q[1],                                                                                 ;
;                                                                                                                                                              ; due to stuck port data_in ; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[17].R|Q[1],                                                                               ;
;                                                                                                                                                              ;                           ; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[27].R|Q[1],                                                                               ;
;                                                                                                                                                              ;                           ; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[11].R|Q[1],                                                                               ;
;                                                                                                                                                              ;                           ; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[13].R|Q[1]                                                                                ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[15] ; Stuck at GND              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[14], ;
;                                                                                                                                                              ; due to stuck port data_in ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[13]  ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 7077  ;
; Number of registers using Synchronous Clear  ; 156   ;
; Number of registers using Synchronous Load   ; 339   ;
; Number of registers using Asynchronous Clear ; 2184  ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 4124  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                                                                                                                                                                              ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                                                                                                                                                                               ; Fan out ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; UART:uart0|UART_TX:TX|TXshift_register:SR|FF_D_2enable:FF_[9].FF|q                                                                                                                                                                                                                                                              ; 3       ;
; UART:uart0|UART_TX:TX|TXshift_register:SR|FF_D_2enable:FF_[8].FF|q                                                                                                                                                                                                                                                              ; 3       ;
; UART:uart0|UART_TX:TX|TXshift_register:SR|FF_D_2enable:FF_[7].FF|q                                                                                                                                                                                                                                                              ; 3       ;
; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:SP|Q[24]                                                                                                                                                                                                                                                          ; 2       ;
; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:SP|Q[3]                                                                                                                                                                                                                                                           ; 2       ;
; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:SP|Q[4]                                                                                                                                                                                                                                                           ; 2       ;
; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:SP|Q[5]                                                                                                                                                                                                                                                           ; 2       ;
; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:SP|Q[6]                                                                                                                                                                                                                                                           ; 2       ;
; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:SP|Q[7]                                                                                                                                                                                                                                                           ; 2       ;
; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:SP|Q[8]                                                                                                                                                                                                                                                           ; 2       ;
; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:SP|Q[9]                                                                                                                                                                                                                                                           ; 2       ;
; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:SP|Q[10]                                                                                                                                                                                                                                                          ; 2       ;
; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:SP|Q[11]                                                                                                                                                                                                                                                          ; 2       ;
; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:SP|Q[13]                                                                                                                                                                                                                                                          ; 2       ;
; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:SP|Q[14]                                                                                                                                                                                                                                                          ; 2       ;
; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:SP|Q[15]                                                                                                                                                                                                                                                          ; 2       ;
; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:SP|Q[16]                                                                                                                                                                                                                                                          ; 2       ;
; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:SP|Q[17]                                                                                                                                                                                                                                                          ; 2       ;
; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:SP|Q[18]                                                                                                                                                                                                                                                          ; 2       ;
; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:SP|Q[2]                                                                                                                                                                                                                                                           ; 2       ;
; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:SP|Q[19]                                                                                                                                                                                                                                                          ; 2       ;
; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:SP|Q[20]                                                                                                                                                                                                                                                          ; 2       ;
; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:SP|Q[21]                                                                                                                                                                                                                                                          ; 2       ;
; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:SP|Q[22]                                                                                                                                                                                                                                                          ; 2       ;
; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:SP|Q[23]                                                                                                                                                                                                                                                          ; 2       ;
; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:SP|Q[25]                                                                                                                                                                                                                                                          ; 2       ;
; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:SP|Q[26]                                                                                                                                                                                                                                                          ; 2       ;
; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:SP|Q[27]                                                                                                                                                                                                                                                          ; 2       ;
; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:SP|Q[28]                                                                                                                                                                                                                                                          ; 2       ;
; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:SP|Q[29]                                                                                                                                                                                                                                                          ; 2       ;
; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:SP|Q[30]                                                                                                                                                                                                                                                          ; 2       ;
; UART:uart0|UART_TX:TX|TXshift_register:SR|FF_D_2enable:FF_[6].FF|q                                                                                                                                                                                                                                                              ; 3       ;
; UART:uart0|UART_TX:TX|TXshift_register:SR|FF_D_2enable:FF_[5].FF|q                                                                                                                                                                                                                                                              ; 3       ;
; core_risc_v:core|Register:PCReg|Q[22]                                                                                                                                                                                                                                                                                           ; 2       ;
; UART:uart0|UART_TX:TX|TXshift_register:SR|FF_D_2enable:FF_[4].FF|q                                                                                                                                                                                                                                                              ; 3       ;
; UART:uart0|UART_TX:TX|TXshift_register:SR|FF_D_2enable:FF_[3].FF|q                                                                                                                                                                                                                                                              ; 3       ;
; UART:uart0|UART_TX:TX|TXshift_register:SR|FF_D_2enable:FF_[2].FF|q                                                                                                                                                                                                                                                              ; 3       ;
; UART:uart0|UART_TX:TX|TXshift_register:SR|FF_D_2enable:FF_[1].FF|q                                                                                                                                                                                                                                                              ; 3       ;
; UART:uart0|UART_TX:TX|TXshift_register:SR|FF_D_2enable:FF_[0].FF|q                                                                                                                                                                                                                                                              ; 3       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] ; 3       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[9]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[10]                                                                                                                                                  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[11]                                                                                                                                                  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[6]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[7]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[8]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[0]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[1]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[2]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[3]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[4]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[5]                                                                                                                                                   ; 1       ;
; Total number of inverted registers = 53                                                                                                                                                                                                                                                                                         ;         ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                                                                                                                                                                                                                                ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |single_cycle_p2|core_risc_v:core|Register:PCReg|Q[1]                                                                                                                                                                                                                                                                                                                     ;
; 3:1                ; 29 bits   ; 58 LEs        ; 58 LEs               ; 0 LEs                  ; Yes        ; |single_cycle_p2|core_risc_v:core|Register:PCReg|Q[8]                                                                                                                                                                                                                                                                                                                     ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |single_cycle_p2|UART:uart0|UART_TX:TX|TXshift_register:SR|FF_D_2enable:FF_[1].FF|q                                                                                                                                                                                                                                                                                       ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |single_cycle_p2|core_risc_v:core|imm:GenImm|Mux13                                                                                                                                                                                                                                                                                                                        ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |single_cycle_p2|core_risc_v:core|ALU:ALU_Block|ShiftLeft0                                                                                                                                                                                                                                                                                                                ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |single_cycle_p2|core_risc_v:core|ALU:ALU_Block|ShiftRight0                                                                                                                                                                                                                                                                                                               ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |single_cycle_p2|core_risc_v:core|ALU:ALU_Block|ShiftRight0                                                                                                                                                                                                                                                                                                               ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |single_cycle_p2|core_risc_v:core|ALU:ALU_Block|ShiftRight0                                                                                                                                                                                                                                                                                                               ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |single_cycle_p2|core_risc_v:core|ALU:ALU_Block|ShiftRight0                                                                                                                                                                                                                                                                                                               ;
; 4:1                ; 50 bits   ; 100 LEs       ; 100 LEs              ; 0 LEs                  ; No         ; |single_cycle_p2|core_risc_v:core|ALU:ALU_Block|ShiftRight0                                                                                                                                                                                                                                                                                                               ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |single_cycle_p2|core_risc_v:core|imm:GenImm|Mux21                                                                                                                                                                                                                                                                                                                        ;
; 5:1                ; 9 bits    ; 27 LEs        ; 18 LEs               ; 9 LEs                  ; No         ; |single_cycle_p2|core_risc_v:core|imm:GenImm|Mux7                                                                                                                                                                                                                                                                                                                         ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |single_cycle_p2|core_risc_v:core|Control_unit_riscv:cu_riscV|ALU_decoder:ALUControl|ALUcontrol[1]                                                                                                                                                                                                                                                                        ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |single_cycle_p2|MemController:MemCtrl|Sel[1]                                                                                                                                                                                                                                                                                                                             ;
; 5:1                ; 2 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |single_cycle_p2|core_risc_v:core|Control_unit_riscv:cu_riscV|ALU_decoder:ALUControl|ALUcontrol[4]                                                                                                                                                                                                                                                                        ;
; 5:1                ; 6 bits    ; 18 LEs        ; 18 LEs               ; 0 LEs                  ; No         ; |single_cycle_p2|MemController:MemCtrl|ADDROut[4]                                                                                                                                                                                                                                                                                                                         ;
; 32:1               ; 32 bits   ; 672 LEs       ; 672 LEs              ; 0 LEs                  ; No         ; |single_cycle_p2|core_risc_v:core|RegisterFile:RegFile|MUX32input:rd2Out|Mux11                                                                                                                                                                                                                                                                                            ;
; 7:1                ; 14 bits   ; 56 LEs        ; 56 LEs               ; 0 LEs                  ; No         ; |single_cycle_p2|core_risc_v:core|Mux_4to1:data_pc_rd|Mux21                                                                                                                                                                                                                                                                                                               ;
; 32:1               ; 32 bits   ; 672 LEs       ; 672 LEs              ; 0 LEs                  ; No         ; |single_cycle_p2|core_risc_v:core|RegisterFile:RegFile|MUX32input:rd1Out|Mux12                                                                                                                                                                                                                                                                                            ;
; 10:1               ; 8 bits    ; 48 LEs        ; 48 LEs               ; 0 LEs                  ; No         ; |single_cycle_p2|core_risc_v:core|Mux_4to1:data_pc_rd|Mux2                                                                                                                                                                                                                                                                                                                ;
; 10:1               ; 8 bits    ; 48 LEs        ; 48 LEs               ; 0 LEs                  ; No         ; |single_cycle_p2|core_risc_v:core|Mux_4to1:data_pc_rd|Mux26                                                                                                                                                                                                                                                                                                               ;
; 10:1               ; 2 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |single_cycle_p2|core_risc_v:core|Mux_4to1:data_pc_rd|Mux31                                                                                                                                                                                                                                                                                                               ;
; 36:1               ; 12 bits   ; 288 LEs       ; 168 LEs              ; 120 LEs                ; No         ; |single_cycle_p2|core_risc_v:core|ALU:ALU_Block|Mux25                                                                                                                                                                                                                                                                                                                     ;
; 36:1               ; 12 bits   ; 288 LEs       ; 168 LEs              ; 120 LEs                ; No         ; |single_cycle_p2|core_risc_v:core|ALU:ALU_Block|Mux8                                                                                                                                                                                                                                                                                                                      ;
; 39:1               ; 3 bits    ; 78 LEs        ; 48 LEs               ; 30 LEs                 ; No         ; |single_cycle_p2|core_risc_v:core|ALU:ALU_Block|Mux28                                                                                                                                                                                                                                                                                                                     ;
; 39:1               ; 4 bits    ; 104 LEs       ; 64 LEs               ; 40 LEs                 ; No         ; |single_cycle_p2|core_risc_v:core|ALU:ALU_Block|Mux0                                                                                                                                                                                                                                                                                                                      ;
; 3:1                ; 13 bits   ; 26 LEs        ; 0 LEs                ; 26 LEs                 ; Yes        ; |single_cycle_p2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[6]                                                                                                                                                                                                                     ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |single_cycle_p2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[13]                                                                                                                                                                                                                    ;
; 3:1                ; 13 bits   ; 26 LEs        ; 0 LEs                ; 26 LEs                 ; Yes        ; |single_cycle_p2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[5]                                                                                                                                                                                              ;
; 4:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |single_cycle_p2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[24]                                                                                                                                                                                                                          ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |single_cycle_p2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[1]                                                                                                                                                                                                        ;
; 4:1                ; 12 bits   ; 24 LEs        ; 12 LEs               ; 12 LEs                 ; Yes        ; |single_cycle_p2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[10]                                                                                                                                                                                       ;
; 12:1               ; 4 bits    ; 32 LEs        ; 28 LEs               ; 4 LEs                  ; Yes        ; |single_cycle_p2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[2]                                                                                                                                                                                                             ;
; 3:1                ; 11 bits   ; 22 LEs        ; 22 LEs               ; 0 LEs                  ; No         ; |single_cycle_p2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|offset_count                                                                                                                                                                                      ;
; 3:1                ; 9 bits    ; 18 LEs        ; 0 LEs                ; 18 LEs                 ; Yes        ; |single_cycle_p2|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                             ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |single_cycle_p2|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]                    ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |single_cycle_p2|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1]                    ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |single_cycle_p2|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]              ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |single_cycle_p2|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[0] ;
; 34:1               ; 4 bits    ; 88 LEs        ; 64 LEs               ; 24 LEs                 ; Yes        ; |single_cycle_p2|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                      ;
; 20:1               ; 4 bits    ; 52 LEs        ; 32 LEs               ; 20 LEs                 ; Yes        ; |single_cycle_p2|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0]      ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------+
; Source assignments for sld_signaltap:auto_signaltap_0 ;
+-----------------+-------+------+----------------------+
; Assignment      ; Value ; From ; To                   ;
+-----------------+-------+------+----------------------+
; MESSAGE_DISABLE ; 13410 ; -    ; -                    ;
+-----------------+-------+------+----------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pll40MHz:clk40MHz|pll40MHz_0002:pll40mhz_inst|altera_pll:altera_pll_i ;
+--------------------------------------+------------------------+----------------------------------------------------+
; Parameter Name                       ; Value                  ; Type                                               ;
+--------------------------------------+------------------------+----------------------------------------------------+
; reference_clock_frequency            ; 50.0 MHz               ; String                                             ;
; fractional_vco_multiplier            ; false                  ; String                                             ;
; pll_type                             ; General                ; String                                             ;
; pll_subtype                          ; General                ; String                                             ;
; number_of_clocks                     ; 1                      ; Signed Integer                                     ;
; operation_mode                       ; direct                 ; String                                             ;
; deserialization_factor               ; 4                      ; Signed Integer                                     ;
; data_rate                            ; 0                      ; Signed Integer                                     ;
; sim_additional_refclk_cycles_to_lock ; 0                      ; Signed Integer                                     ;
; output_clock_frequency0              ; 40.000000 MHz          ; String                                             ;
; phase_shift0                         ; 0 ps                   ; String                                             ;
; duty_cycle0                          ; 50                     ; Signed Integer                                     ;
; output_clock_frequency1              ; 0 MHz                  ; String                                             ;
; phase_shift1                         ; 0 ps                   ; String                                             ;
; duty_cycle1                          ; 50                     ; Signed Integer                                     ;
; output_clock_frequency2              ; 0 MHz                  ; String                                             ;
; phase_shift2                         ; 0 ps                   ; String                                             ;
; duty_cycle2                          ; 50                     ; Signed Integer                                     ;
; output_clock_frequency3              ; 0 MHz                  ; String                                             ;
; phase_shift3                         ; 0 ps                   ; String                                             ;
; duty_cycle3                          ; 50                     ; Signed Integer                                     ;
; output_clock_frequency4              ; 0 MHz                  ; String                                             ;
; phase_shift4                         ; 0 ps                   ; String                                             ;
; duty_cycle4                          ; 50                     ; Signed Integer                                     ;
; output_clock_frequency5              ; 0 MHz                  ; String                                             ;
; phase_shift5                         ; 0 ps                   ; String                                             ;
; duty_cycle5                          ; 50                     ; Signed Integer                                     ;
; output_clock_frequency6              ; 0 MHz                  ; String                                             ;
; phase_shift6                         ; 0 ps                   ; String                                             ;
; duty_cycle6                          ; 50                     ; Signed Integer                                     ;
; output_clock_frequency7              ; 0 MHz                  ; String                                             ;
; phase_shift7                         ; 0 ps                   ; String                                             ;
; duty_cycle7                          ; 50                     ; Signed Integer                                     ;
; output_clock_frequency8              ; 0 MHz                  ; String                                             ;
; phase_shift8                         ; 0 ps                   ; String                                             ;
; duty_cycle8                          ; 50                     ; Signed Integer                                     ;
; output_clock_frequency9              ; 0 MHz                  ; String                                             ;
; phase_shift9                         ; 0 ps                   ; String                                             ;
; duty_cycle9                          ; 50                     ; Signed Integer                                     ;
; output_clock_frequency10             ; 0 MHz                  ; String                                             ;
; phase_shift10                        ; 0 ps                   ; String                                             ;
; duty_cycle10                         ; 50                     ; Signed Integer                                     ;
; output_clock_frequency11             ; 0 MHz                  ; String                                             ;
; phase_shift11                        ; 0 ps                   ; String                                             ;
; duty_cycle11                         ; 50                     ; Signed Integer                                     ;
; output_clock_frequency12             ; 0 MHz                  ; String                                             ;
; phase_shift12                        ; 0 ps                   ; String                                             ;
; duty_cycle12                         ; 50                     ; Signed Integer                                     ;
; output_clock_frequency13             ; 0 MHz                  ; String                                             ;
; phase_shift13                        ; 0 ps                   ; String                                             ;
; duty_cycle13                         ; 50                     ; Signed Integer                                     ;
; output_clock_frequency14             ; 0 MHz                  ; String                                             ;
; phase_shift14                        ; 0 ps                   ; String                                             ;
; duty_cycle14                         ; 50                     ; Signed Integer                                     ;
; output_clock_frequency15             ; 0 MHz                  ; String                                             ;
; phase_shift15                        ; 0 ps                   ; String                                             ;
; duty_cycle15                         ; 50                     ; Signed Integer                                     ;
; output_clock_frequency16             ; 0 MHz                  ; String                                             ;
; phase_shift16                        ; 0 ps                   ; String                                             ;
; duty_cycle16                         ; 50                     ; Signed Integer                                     ;
; output_clock_frequency17             ; 0 MHz                  ; String                                             ;
; phase_shift17                        ; 0 ps                   ; String                                             ;
; duty_cycle17                         ; 50                     ; Signed Integer                                     ;
; clock_name_0                         ;                        ; String                                             ;
; clock_name_1                         ;                        ; String                                             ;
; clock_name_2                         ;                        ; String                                             ;
; clock_name_3                         ;                        ; String                                             ;
; clock_name_4                         ;                        ; String                                             ;
; clock_name_5                         ;                        ; String                                             ;
; clock_name_6                         ;                        ; String                                             ;
; clock_name_7                         ;                        ; String                                             ;
; clock_name_8                         ;                        ; String                                             ;
; clock_name_global_0                  ; false                  ; String                                             ;
; clock_name_global_1                  ; false                  ; String                                             ;
; clock_name_global_2                  ; false                  ; String                                             ;
; clock_name_global_3                  ; false                  ; String                                             ;
; clock_name_global_4                  ; false                  ; String                                             ;
; clock_name_global_5                  ; false                  ; String                                             ;
; clock_name_global_6                  ; false                  ; String                                             ;
; clock_name_global_7                  ; false                  ; String                                             ;
; clock_name_global_8                  ; false                  ; String                                             ;
; m_cnt_hi_div                         ; 1                      ; Signed Integer                                     ;
; m_cnt_lo_div                         ; 1                      ; Signed Integer                                     ;
; m_cnt_bypass_en                      ; false                  ; String                                             ;
; m_cnt_odd_div_duty_en                ; false                  ; String                                             ;
; n_cnt_hi_div                         ; 1                      ; Signed Integer                                     ;
; n_cnt_lo_div                         ; 1                      ; Signed Integer                                     ;
; n_cnt_bypass_en                      ; false                  ; String                                             ;
; n_cnt_odd_div_duty_en                ; false                  ; String                                             ;
; c_cnt_hi_div0                        ; 1                      ; Signed Integer                                     ;
; c_cnt_lo_div0                        ; 1                      ; Signed Integer                                     ;
; c_cnt_bypass_en0                     ; false                  ; String                                             ;
; c_cnt_in_src0                        ; ph_mux_clk             ; String                                             ;
; c_cnt_odd_div_duty_en0               ; false                  ; String                                             ;
; c_cnt_prst0                          ; 1                      ; Signed Integer                                     ;
; c_cnt_ph_mux_prst0                   ; 0                      ; Signed Integer                                     ;
; c_cnt_hi_div1                        ; 1                      ; Signed Integer                                     ;
; c_cnt_lo_div1                        ; 1                      ; Signed Integer                                     ;
; c_cnt_bypass_en1                     ; false                  ; String                                             ;
; c_cnt_in_src1                        ; ph_mux_clk             ; String                                             ;
; c_cnt_odd_div_duty_en1               ; false                  ; String                                             ;
; c_cnt_prst1                          ; 1                      ; Signed Integer                                     ;
; c_cnt_ph_mux_prst1                   ; 0                      ; Signed Integer                                     ;
; c_cnt_hi_div2                        ; 1                      ; Signed Integer                                     ;
; c_cnt_lo_div2                        ; 1                      ; Signed Integer                                     ;
; c_cnt_bypass_en2                     ; false                  ; String                                             ;
; c_cnt_in_src2                        ; ph_mux_clk             ; String                                             ;
; c_cnt_odd_div_duty_en2               ; false                  ; String                                             ;
; c_cnt_prst2                          ; 1                      ; Signed Integer                                     ;
; c_cnt_ph_mux_prst2                   ; 0                      ; Signed Integer                                     ;
; c_cnt_hi_div3                        ; 1                      ; Signed Integer                                     ;
; c_cnt_lo_div3                        ; 1                      ; Signed Integer                                     ;
; c_cnt_bypass_en3                     ; false                  ; String                                             ;
; c_cnt_in_src3                        ; ph_mux_clk             ; String                                             ;
; c_cnt_odd_div_duty_en3               ; false                  ; String                                             ;
; c_cnt_prst3                          ; 1                      ; Signed Integer                                     ;
; c_cnt_ph_mux_prst3                   ; 0                      ; Signed Integer                                     ;
; c_cnt_hi_div4                        ; 1                      ; Signed Integer                                     ;
; c_cnt_lo_div4                        ; 1                      ; Signed Integer                                     ;
; c_cnt_bypass_en4                     ; false                  ; String                                             ;
; c_cnt_in_src4                        ; ph_mux_clk             ; String                                             ;
; c_cnt_odd_div_duty_en4               ; false                  ; String                                             ;
; c_cnt_prst4                          ; 1                      ; Signed Integer                                     ;
; c_cnt_ph_mux_prst4                   ; 0                      ; Signed Integer                                     ;
; c_cnt_hi_div5                        ; 1                      ; Signed Integer                                     ;
; c_cnt_lo_div5                        ; 1                      ; Signed Integer                                     ;
; c_cnt_bypass_en5                     ; false                  ; String                                             ;
; c_cnt_in_src5                        ; ph_mux_clk             ; String                                             ;
; c_cnt_odd_div_duty_en5               ; false                  ; String                                             ;
; c_cnt_prst5                          ; 1                      ; Signed Integer                                     ;
; c_cnt_ph_mux_prst5                   ; 0                      ; Signed Integer                                     ;
; c_cnt_hi_div6                        ; 1                      ; Signed Integer                                     ;
; c_cnt_lo_div6                        ; 1                      ; Signed Integer                                     ;
; c_cnt_bypass_en6                     ; false                  ; String                                             ;
; c_cnt_in_src6                        ; ph_mux_clk             ; String                                             ;
; c_cnt_odd_div_duty_en6               ; false                  ; String                                             ;
; c_cnt_prst6                          ; 1                      ; Signed Integer                                     ;
; c_cnt_ph_mux_prst6                   ; 0                      ; Signed Integer                                     ;
; c_cnt_hi_div7                        ; 1                      ; Signed Integer                                     ;
; c_cnt_lo_div7                        ; 1                      ; Signed Integer                                     ;
; c_cnt_bypass_en7                     ; false                  ; String                                             ;
; c_cnt_in_src7                        ; ph_mux_clk             ; String                                             ;
; c_cnt_odd_div_duty_en7               ; false                  ; String                                             ;
; c_cnt_prst7                          ; 1                      ; Signed Integer                                     ;
; c_cnt_ph_mux_prst7                   ; 0                      ; Signed Integer                                     ;
; c_cnt_hi_div8                        ; 1                      ; Signed Integer                                     ;
; c_cnt_lo_div8                        ; 1                      ; Signed Integer                                     ;
; c_cnt_bypass_en8                     ; false                  ; String                                             ;
; c_cnt_in_src8                        ; ph_mux_clk             ; String                                             ;
; c_cnt_odd_div_duty_en8               ; false                  ; String                                             ;
; c_cnt_prst8                          ; 1                      ; Signed Integer                                     ;
; c_cnt_ph_mux_prst8                   ; 0                      ; Signed Integer                                     ;
; c_cnt_hi_div9                        ; 1                      ; Signed Integer                                     ;
; c_cnt_lo_div9                        ; 1                      ; Signed Integer                                     ;
; c_cnt_bypass_en9                     ; false                  ; String                                             ;
; c_cnt_in_src9                        ; ph_mux_clk             ; String                                             ;
; c_cnt_odd_div_duty_en9               ; false                  ; String                                             ;
; c_cnt_prst9                          ; 1                      ; Signed Integer                                     ;
; c_cnt_ph_mux_prst9                   ; 0                      ; Signed Integer                                     ;
; c_cnt_hi_div10                       ; 1                      ; Signed Integer                                     ;
; c_cnt_lo_div10                       ; 1                      ; Signed Integer                                     ;
; c_cnt_bypass_en10                    ; false                  ; String                                             ;
; c_cnt_in_src10                       ; ph_mux_clk             ; String                                             ;
; c_cnt_odd_div_duty_en10              ; false                  ; String                                             ;
; c_cnt_prst10                         ; 1                      ; Signed Integer                                     ;
; c_cnt_ph_mux_prst10                  ; 0                      ; Signed Integer                                     ;
; c_cnt_hi_div11                       ; 1                      ; Signed Integer                                     ;
; c_cnt_lo_div11                       ; 1                      ; Signed Integer                                     ;
; c_cnt_bypass_en11                    ; false                  ; String                                             ;
; c_cnt_in_src11                       ; ph_mux_clk             ; String                                             ;
; c_cnt_odd_div_duty_en11              ; false                  ; String                                             ;
; c_cnt_prst11                         ; 1                      ; Signed Integer                                     ;
; c_cnt_ph_mux_prst11                  ; 0                      ; Signed Integer                                     ;
; c_cnt_hi_div12                       ; 1                      ; Signed Integer                                     ;
; c_cnt_lo_div12                       ; 1                      ; Signed Integer                                     ;
; c_cnt_bypass_en12                    ; false                  ; String                                             ;
; c_cnt_in_src12                       ; ph_mux_clk             ; String                                             ;
; c_cnt_odd_div_duty_en12              ; false                  ; String                                             ;
; c_cnt_prst12                         ; 1                      ; Signed Integer                                     ;
; c_cnt_ph_mux_prst12                  ; 0                      ; Signed Integer                                     ;
; c_cnt_hi_div13                       ; 1                      ; Signed Integer                                     ;
; c_cnt_lo_div13                       ; 1                      ; Signed Integer                                     ;
; c_cnt_bypass_en13                    ; false                  ; String                                             ;
; c_cnt_in_src13                       ; ph_mux_clk             ; String                                             ;
; c_cnt_odd_div_duty_en13              ; false                  ; String                                             ;
; c_cnt_prst13                         ; 1                      ; Signed Integer                                     ;
; c_cnt_ph_mux_prst13                  ; 0                      ; Signed Integer                                     ;
; c_cnt_hi_div14                       ; 1                      ; Signed Integer                                     ;
; c_cnt_lo_div14                       ; 1                      ; Signed Integer                                     ;
; c_cnt_bypass_en14                    ; false                  ; String                                             ;
; c_cnt_in_src14                       ; ph_mux_clk             ; String                                             ;
; c_cnt_odd_div_duty_en14              ; false                  ; String                                             ;
; c_cnt_prst14                         ; 1                      ; Signed Integer                                     ;
; c_cnt_ph_mux_prst14                  ; 0                      ; Signed Integer                                     ;
; c_cnt_hi_div15                       ; 1                      ; Signed Integer                                     ;
; c_cnt_lo_div15                       ; 1                      ; Signed Integer                                     ;
; c_cnt_bypass_en15                    ; false                  ; String                                             ;
; c_cnt_in_src15                       ; ph_mux_clk             ; String                                             ;
; c_cnt_odd_div_duty_en15              ; false                  ; String                                             ;
; c_cnt_prst15                         ; 1                      ; Signed Integer                                     ;
; c_cnt_ph_mux_prst15                  ; 0                      ; Signed Integer                                     ;
; c_cnt_hi_div16                       ; 1                      ; Signed Integer                                     ;
; c_cnt_lo_div16                       ; 1                      ; Signed Integer                                     ;
; c_cnt_bypass_en16                    ; false                  ; String                                             ;
; c_cnt_in_src16                       ; ph_mux_clk             ; String                                             ;
; c_cnt_odd_div_duty_en16              ; false                  ; String                                             ;
; c_cnt_prst16                         ; 1                      ; Signed Integer                                     ;
; c_cnt_ph_mux_prst16                  ; 0                      ; Signed Integer                                     ;
; c_cnt_hi_div17                       ; 1                      ; Signed Integer                                     ;
; c_cnt_lo_div17                       ; 1                      ; Signed Integer                                     ;
; c_cnt_bypass_en17                    ; false                  ; String                                             ;
; c_cnt_in_src17                       ; ph_mux_clk             ; String                                             ;
; c_cnt_odd_div_duty_en17              ; false                  ; String                                             ;
; c_cnt_prst17                         ; 1                      ; Signed Integer                                     ;
; c_cnt_ph_mux_prst17                  ; 0                      ; Signed Integer                                     ;
; pll_vco_div                          ; 1                      ; Signed Integer                                     ;
; pll_slf_rst                          ; false                  ; String                                             ;
; pll_bw_sel                           ; low                    ; String                                             ;
; pll_output_clk_frequency             ; 0 MHz                  ; String                                             ;
; pll_cp_current                       ; 0                      ; Signed Integer                                     ;
; pll_bwctrl                           ; 0                      ; Signed Integer                                     ;
; pll_fractional_division              ; 1                      ; Signed Integer                                     ;
; pll_fractional_cout                  ; 24                     ; Signed Integer                                     ;
; pll_dsm_out_sel                      ; 1st_order              ; String                                             ;
; mimic_fbclk_type                     ; gclk                   ; String                                             ;
; pll_fbclk_mux_1                      ; glb                    ; String                                             ;
; pll_fbclk_mux_2                      ; fb_1                   ; String                                             ;
; pll_m_cnt_in_src                     ; ph_mux_clk             ; String                                             ;
; pll_vcoph_div                        ; 1                      ; Signed Integer                                     ;
; refclk1_frequency                    ; 0 MHz                  ; String                                             ;
; pll_clkin_0_src                      ; clk_0                  ; String                                             ;
; pll_clkin_1_src                      ; clk_0                  ; String                                             ;
; pll_clk_loss_sw_en                   ; false                  ; String                                             ;
; pll_auto_clk_sw_en                   ; false                  ; String                                             ;
; pll_manu_clk_sw_en                   ; false                  ; String                                             ;
; pll_clk_sw_dly                       ; 0                      ; Signed Integer                                     ;
; pll_extclk_0_cnt_src                 ; pll_extclk_cnt_src_vss ; String                                             ;
; pll_extclk_1_cnt_src                 ; pll_extclk_cnt_src_vss ; String                                             ;
+--------------------------------------+------------------------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------+
; Parameter Settings for User Entity Instance: core_risc_v:core ;
+----------------+-------+--------------------------------------+
; Parameter Name ; Value ; Type                                 ;
+----------------+-------+--------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                       ;
; ADDR_WIDTH     ; 32    ; Signed Integer                       ;
+----------------+-------+--------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: core_risc_v:core|Register:PCReg ;
+----------------+-------+-----------------------------------------------------+
; Parameter Name ; Value ; Type                                                ;
+----------------+-------+-----------------------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                                      ;
+----------------+-------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: core_risc_v:core|adder:PC_adder ;
+----------------+-------+-----------------------------------------------------+
; Parameter Name ; Value ; Type                                                ;
+----------------+-------+-----------------------------------------------------+
; LENGTH         ; 32    ; Signed Integer                                      ;
+----------------+-------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: core_risc_v:core|adder:PC_add_imm ;
+----------------+-------+-------------------------------------------------------+
; Parameter Name ; Value ; Type                                                  ;
+----------------+-------+-------------------------------------------------------+
; LENGTH         ; 32    ; Signed Integer                                        ;
+----------------+-------+-------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: core_risc_v:core|Mux_2to1:pc_src ;
+----------------+-------+------------------------------------------------------+
; Parameter Name ; Value ; Type                                                 ;
+----------------+-------+------------------------------------------------------+
; InLength       ; 32    ; Signed Integer                                       ;
+----------------+-------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: core_risc_v:core|Mux_2to1:pc_adders ;
+----------------+-------+---------------------------------------------------------+
; Parameter Name ; Value ; Type                                                    ;
+----------------+-------+---------------------------------------------------------+
; InLength       ; 32    ; Signed Integer                                          ;
+----------------+-------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: core_risc_v:core|Mux_2to1:pc_save ;
+----------------+-------+-------------------------------------------------------+
; Parameter Name ; Value ; Type                                                  ;
+----------------+-------+-------------------------------------------------------+
; InLength       ; 32    ; Signed Integer                                        ;
+----------------+-------+-------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: core_risc_v:core|memory_ROM:ROM ;
+----------------+-------+-----------------------------------------------------+
; Parameter Name ; Value ; Type                                                ;
+----------------+-------+-----------------------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                                      ;
; ADDR_WIDTH     ; 32    ; Signed Integer                                      ;
+----------------+-------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: core_risc_v:core|memory_ROM:ROM|single_port_rom:ROM_32bitD_programMemory ;
+----------------+-------+----------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                                                                               ;
; ADDR_WIDTH     ; 32    ; Signed Integer                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: core_risc_v:core|Mux_4to1:data_pc_rd ;
+----------------+-------+----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                     ;
+----------------+-------+----------------------------------------------------------+
; InLength       ; 32    ; Signed Integer                                           ;
+----------------+-------+----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: core_risc_v:core|RegisterFile:RegFile ;
+----------------+-------+-----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                      ;
+----------------+-------+-----------------------------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                                            ;
; ADDR_WIDTH     ; 5     ; Signed Integer                                            ;
+----------------+-------+-----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: core_risc_v:core|RegisterFile:RegFile|Registers:Regs ;
+----------------+-------+--------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                     ;
+----------------+-------+--------------------------------------------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                                                           ;
; ADDR_WIDTH     ; 5     ; Signed Integer                                                           ;
+----------------+-------+--------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R0_1[0].R ;
+----------------+-------+---------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R0_1[1].R ;
+----------------+-------+---------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[3].R ;
+----------------+-------+----------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[4].R ;
+----------------+-------+----------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[5].R ;
+----------------+-------+----------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[6].R ;
+----------------+-------+----------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[7].R ;
+----------------+-------+----------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[8].R ;
+----------------+-------+----------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[9].R ;
+----------------+-------+----------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[10].R ;
+----------------+-------+-----------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[11].R ;
+----------------+-------+-----------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[12].R ;
+----------------+-------+-----------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[13].R ;
+----------------+-------+-----------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[14].R ;
+----------------+-------+-----------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[15].R ;
+----------------+-------+-----------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[16].R ;
+----------------+-------+-----------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[17].R ;
+----------------+-------+-----------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[18].R ;
+----------------+-------+-----------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[19].R ;
+----------------+-------+-----------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[20].R ;
+----------------+-------+-----------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[21].R ;
+----------------+-------+-----------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[22].R ;
+----------------+-------+-----------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[23].R ;
+----------------+-------+-----------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[24].R ;
+----------------+-------+-----------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[25].R ;
+----------------+-------+-----------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[26].R ;
+----------------+-------+-----------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[27].R ;
+----------------+-------+-----------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[28].R ;
+----------------+-------+-----------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[29].R ;
+----------------+-------+-----------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[30].R ;
+----------------+-------+-----------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[31].R ;
+----------------+-------+-----------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:SP ;
+----------------+-------+--------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: core_risc_v:core|Mux_2to1:src_B ;
+----------------+-------+-----------------------------------------------------+
; Parameter Name ; Value ; Type                                                ;
+----------------+-------+-----------------------------------------------------+
; InLength       ; 32    ; Signed Integer                                      ;
+----------------+-------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: core_risc_v:core|ALU:ALU_Block ;
+----------------+-------+----------------------------------------------------+
; Parameter Name ; Value ; Type                                               ;
+----------------+-------+----------------------------------------------------+
; LENGTH         ; 32    ; Signed Integer                                     ;
+----------------+-------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MemController:MemCtrl ;
+----------------+-------+-------------------------------------------+
; Parameter Name ; Value ; Type                                      ;
+----------------+-------+-------------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                            ;
; ADDR_WIDTH     ; 32    ; Signed Integer                            ;
+----------------+-------+-------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: UART:uart0|Register:TXReg ;
+----------------+-------+-----------------------------------------------+
; Parameter Name ; Value ; Type                                          ;
+----------------+-------+-----------------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                                ;
+----------------+-------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: UART:uart0|Register:RXReg ;
+----------------+-------+-----------------------------------------------+
; Parameter Name ; Value ; Type                                          ;
+----------------+-------+-----------------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                                ;
+----------------+-------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: UART:uart0|UART_TX:TX|Bit_Rate_Pulse:BR_pulse_tx ;
+----------------+-------+----------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                 ;
+----------------+-------+----------------------------------------------------------------------+
; delay_counts   ; 4167  ; Signed Integer                                                       ;
+----------------+-------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: UART:uart0|UART_TX:TX|Counter_Param:Counter_bits_tx ;
+----------------+-------+-------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                    ;
+----------------+-------+-------------------------------------------------------------------------+
; n              ; 4     ; Signed Integer                                                          ;
+----------------+-------+-------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: UART:uart0|UART_RX:RX|Bit_Rate_Pulse:BR_pulse_rx ;
+----------------+-------+----------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                 ;
+----------------+-------+----------------------------------------------------------------------+
; delay_counts   ; 2083  ; Signed Integer                                                       ;
+----------------+-------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: UART:uart0|UART_RX:RX|Counter_Param:Counter_bits_rx ;
+----------------+-------+-------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                    ;
+----------------+-------+-------------------------------------------------------------------------+
; n              ; 4     ; Signed Integer                                                          ;
+----------------+-------+-------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: GPIO_in_out:GPIO|Register:InReg ;
+----------------+-------+-----------------------------------------------------+
; Parameter Name ; Value ; Type                                                ;
+----------------+-------+-----------------------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                                      ;
+----------------+-------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: GPIO_in_out:GPIO|Register:OutReg ;
+----------------+-------+------------------------------------------------------+
; Parameter Name ; Value ; Type                                                 ;
+----------------+-------+------------------------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                                       ;
+----------------+-------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: single_port_ram:RAM_32bit_dataMemory ;
+----------------+-------+----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                     ;
+----------------+-------+----------------------------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                                           ;
; ADDR_WIDTH     ; 32    ; Signed Integer                                           ;
+----------------+-------+----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0                                          ;
+-------------------------------------------------+-------------------------------------------------------+----------------+
; Parameter Name                                  ; Value                                                 ; Type           ;
+-------------------------------------------------+-------------------------------------------------------+----------------+
; lpm_type                                        ; sld_signaltap                                         ; String         ;
; sld_node_info                                   ; 805334528                                             ; Untyped        ;
; SLD_SECTION_ID                                  ; hdl_signaltap_0                                       ; String         ;
; SLD_IP_VERSION                                  ; 6                                                     ; Signed Integer ;
; SLD_IP_MINOR_VERSION                            ; 0                                                     ; Signed Integer ;
; SLD_COMMON_IP_VERSION                           ; 0                                                     ; Signed Integer ;
; sld_data_bits                                   ; 203                                                   ; Untyped        ;
; sld_trigger_bits                                ; 203                                                   ; Untyped        ;
; SLD_NODE_CRC_BITS                               ; 32                                                    ; Signed Integer ;
; SLD_NODE_CRC_HIWORD                             ; 41394                                                 ; Signed Integer ;
; SLD_NODE_CRC_LOWORD                             ; 50132                                                 ; Signed Integer ;
; sld_incremental_routing                         ; 1                                                     ; Untyped        ;
; sld_sample_depth                                ; 2048                                                  ; Untyped        ;
; sld_segment_size                                ; 2048                                                  ; Untyped        ;
; sld_ram_block_type                              ; AUTO                                                  ; Untyped        ;
; sld_state_bits                                  ; 11                                                    ; Untyped        ;
; sld_buffer_full_stop                            ; 1                                                     ; Untyped        ;
; SLD_MEM_ADDRESS_BITS                            ; 7                                                     ; Signed Integer ;
; SLD_DATA_BIT_CNTR_BITS                          ; 4                                                     ; Signed Integer ;
; sld_trigger_level                               ; 1                                                     ; Untyped        ;
; sld_trigger_in_enabled                          ; 0                                                     ; Untyped        ;
; SLD_HPS_TRIGGER_IN_ENABLED                      ; 0                                                     ; Signed Integer ;
; SLD_HPS_TRIGGER_OUT_ENABLED                     ; 0                                                     ; Signed Integer ;
; SLD_HPS_EVENT_ENABLED                           ; 0                                                     ; Signed Integer ;
; SLD_HPS_EVENT_ID                                ; 0                                                     ; Signed Integer ;
; sld_advanced_trigger_entity                     ; sld_reserved_single_cycle_p2_auto_signaltap_0_1_2e69, ; Untyped        ;
; sld_trigger_level_pipeline                      ; 1                                                     ; Untyped        ;
; sld_trigger_pipeline                            ; 0                                                     ; Untyped        ;
; sld_ram_pipeline                                ; 5                                                     ; Untyped        ;
; sld_counter_pipeline                            ; 0                                                     ; Untyped        ;
; sld_enable_advanced_trigger                     ; 1                                                     ; Untyped        ;
; SLD_ADVANCED_TRIGGER_1                          ; NONE                                                  ; String         ;
; SLD_ADVANCED_TRIGGER_2                          ; NONE                                                  ; String         ;
; SLD_ADVANCED_TRIGGER_3                          ; NONE                                                  ; String         ;
; SLD_ADVANCED_TRIGGER_4                          ; NONE                                                  ; String         ;
; SLD_ADVANCED_TRIGGER_5                          ; NONE                                                  ; String         ;
; SLD_ADVANCED_TRIGGER_6                          ; NONE                                                  ; String         ;
; SLD_ADVANCED_TRIGGER_7                          ; NONE                                                  ; String         ;
; SLD_ADVANCED_TRIGGER_8                          ; NONE                                                  ; String         ;
; SLD_ADVANCED_TRIGGER_9                          ; NONE                                                  ; String         ;
; SLD_ADVANCED_TRIGGER_10                         ; NONE                                                  ; String         ;
; sld_inversion_mask_length                       ; 25                                                    ; Untyped        ;
; sld_inversion_mask                              ; 0000000000000000000000000                             ; Untyped        ;
; sld_power_up_trigger                            ; 0                                                     ; Untyped        ;
; SLD_STATE_FLOW_MGR_ENTITY                       ; state_flow_mgr_entity.vhd                             ; String         ;
; sld_state_flow_use_generated                    ; 0                                                     ; Untyped        ;
; sld_current_resource_width                      ; 1                                                     ; Untyped        ;
; sld_attribute_mem_mode                          ; OFF                                                   ; Untyped        ;
; sld_storage_qualifier_bits                      ; 203                                                   ; Untyped        ;
; SLD_STORAGE_QUALIFIER_GAP_RECORD                ; 0                                                     ; Signed Integer ;
; SLD_STORAGE_QUALIFIER_MODE                      ; OFF                                                   ; String         ;
; SLD_STORAGE_QUALIFIER_ENABLE_ADVANCED_CONDITION ; 0                                                     ; Signed Integer ;
; sld_storage_qualifier_inversion_mask_length     ; 0                                                     ; Untyped        ;
; SLD_STORAGE_QUALIFIER_ADVANCED_CONDITION_ENTITY ; basic                                                 ; String         ;
; SLD_STORAGE_QUALIFIER_PIPELINE                  ; 0                                                     ; Signed Integer ;
; SLD_CREATE_MONITOR_INTERFACE                    ; 0                                                     ; Signed Integer ;
; SLD_USE_JTAG_SIGNAL_ADAPTER                     ; 1                                                     ; Signed Integer ;
+-------------------------------------------------+-------------------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "GPIO_in_out:GPIO|Register:OutReg"                                                        ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                             ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; dafault_D ; Input  ; Info     ; Stuck at GND                                                                        ;
; Q[31..8]  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------+
; Port Connectivity Checks: "GPIO_in_out:GPIO|Register:InReg" ;
+-----------+-------+----------+------------------------------+
; Port      ; Type  ; Severity ; Details                      ;
+-----------+-------+----------+------------------------------+
; D[31..8]  ; Input ; Info     ; Stuck at GND                 ;
; dafault_D ; Input ; Info     ; Stuck at GND                 ;
; en        ; Input ; Info     ; Stuck at VCC                 ;
+-----------+-------+----------+------------------------------+


+-------------------------------------------------------+
; Port Connectivity Checks: "GPIO_in_out:GPIO"          ;
+----------+--------+----------+------------------------+
; Port     ; Type   ; Severity ; Details                ;
+----------+--------+----------+------------------------+
; PORT_IN  ; Input  ; Info     ; Explicitly unconnected ;
; PORT_OUT ; Output ; Info     ; Explicitly unconnected ;
+----------+--------+----------+------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "UART:uart0|UART_RX:RX|RXshift_register:SR|FF_D_enable:FF_[0].FF"                    ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; q    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "UART:uart0|UART_TX:TX|TXshift_register:SR|FF_D_2enable:FF_[0].FF" ;
+------+-------+----------+--------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                            ;
+------+-------+----------+--------------------------------------------------------------------+
; d1   ; Input ; Info     ; Stuck at VCC                                                       ;
+------+-------+----------+--------------------------------------------------------------------+


+-----------------------------------------------------------------------+
; Port Connectivity Checks: "UART:uart0|UART_TX:TX|TXshift_register:SR" ;
+-------+-------+----------+--------------------------------------------+
; Port  ; Type  ; Severity ; Details                                    ;
+-------+-------+----------+--------------------------------------------+
; Sw[0] ; Input ; Info     ; Stuck at GND                               ;
+-------+-------+----------+--------------------------------------------+


+-------------------------------------------------------+
; Port Connectivity Checks: "UART:uart0|Register:RXReg" ;
+-----------+-------+----------+------------------------+
; Port      ; Type  ; Severity ; Details                ;
+-----------+-------+----------+------------------------+
; D[31..10] ; Input ; Info     ; Stuck at GND           ;
; dafault_D ; Input ; Info     ; Stuck at GND           ;
; en        ; Input ; Info     ; Stuck at VCC           ;
+-----------+-------+----------+------------------------+


+-------------------------------------------------------+
; Port Connectivity Checks: "UART:uart0|Register:TXReg" ;
+-----------+-------+----------+------------------------+
; Port      ; Type  ; Severity ; Details                ;
+-----------+-------+----------+------------------------+
; D[23..2]  ; Input ; Info     ; Stuck at GND           ;
; dafault_D ; Input ; Info     ; Stuck at GND           ;
+-----------+-------+----------+------------------------+


+------------------------------------------------------------+
; Port Connectivity Checks: "core_risc_v:core|ALU:ALU_Block" ;
+--------------+--------+----------+-------------------------+
; Port         ; Type   ; Severity ; Details                 ;
+--------------+--------+----------+-------------------------+
; negativeflag ; Output ; Info     ; Explicitly unconnected  ;
+--------------+--------+----------+-------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "core_risc_v:core|imm:GenImm"                                                          ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Doutm4 ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:SP" ;
+-------------------+-------+----------+-------------------------------------------------------+
; Port              ; Type  ; Severity ; Details                                               ;
+-------------------+-------+----------+-------------------------------------------------------+
; dafault_D[30..13] ; Input ; Info     ; Stuck at VCC                                          ;
; dafault_D[11..2]  ; Input ; Info     ; Stuck at VCC                                          ;
; dafault_D[1..0]   ; Input ; Info     ; Stuck at GND                                          ;
; dafault_D[31]     ; Input ; Info     ; Stuck at GND                                          ;
; dafault_D[12]     ; Input ; Info     ; Stuck at GND                                          ;
+-------------------+-------+----------+-------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[31].R" ;
+-----------+-------+----------+------------------------------------------------------------------------+
; Port      ; Type  ; Severity ; Details                                                                ;
+-----------+-------+----------+------------------------------------------------------------------------+
; dafault_D ; Input ; Info     ; Stuck at GND                                                           ;
+-----------+-------+----------+------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[30].R" ;
+-----------+-------+----------+------------------------------------------------------------------------+
; Port      ; Type  ; Severity ; Details                                                                ;
+-----------+-------+----------+------------------------------------------------------------------------+
; dafault_D ; Input ; Info     ; Stuck at GND                                                           ;
+-----------+-------+----------+------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[29].R" ;
+-----------+-------+----------+------------------------------------------------------------------------+
; Port      ; Type  ; Severity ; Details                                                                ;
+-----------+-------+----------+------------------------------------------------------------------------+
; dafault_D ; Input ; Info     ; Stuck at GND                                                           ;
+-----------+-------+----------+------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[28].R" ;
+-----------+-------+----------+------------------------------------------------------------------------+
; Port      ; Type  ; Severity ; Details                                                                ;
+-----------+-------+----------+------------------------------------------------------------------------+
; dafault_D ; Input ; Info     ; Stuck at GND                                                           ;
+-----------+-------+----------+------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[27].R" ;
+-----------+-------+----------+------------------------------------------------------------------------+
; Port      ; Type  ; Severity ; Details                                                                ;
+-----------+-------+----------+------------------------------------------------------------------------+
; dafault_D ; Input ; Info     ; Stuck at GND                                                           ;
+-----------+-------+----------+------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[26].R" ;
+-----------+-------+----------+------------------------------------------------------------------------+
; Port      ; Type  ; Severity ; Details                                                                ;
+-----------+-------+----------+------------------------------------------------------------------------+
; dafault_D ; Input ; Info     ; Stuck at GND                                                           ;
+-----------+-------+----------+------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[25].R" ;
+-----------+-------+----------+------------------------------------------------------------------------+
; Port      ; Type  ; Severity ; Details                                                                ;
+-----------+-------+----------+------------------------------------------------------------------------+
; dafault_D ; Input ; Info     ; Stuck at GND                                                           ;
+-----------+-------+----------+------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[24].R" ;
+-----------+-------+----------+------------------------------------------------------------------------+
; Port      ; Type  ; Severity ; Details                                                                ;
+-----------+-------+----------+------------------------------------------------------------------------+
; dafault_D ; Input ; Info     ; Stuck at GND                                                           ;
+-----------+-------+----------+------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[23].R" ;
+-----------+-------+----------+------------------------------------------------------------------------+
; Port      ; Type  ; Severity ; Details                                                                ;
+-----------+-------+----------+------------------------------------------------------------------------+
; dafault_D ; Input ; Info     ; Stuck at GND                                                           ;
+-----------+-------+----------+------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[22].R" ;
+-----------+-------+----------+------------------------------------------------------------------------+
; Port      ; Type  ; Severity ; Details                                                                ;
+-----------+-------+----------+------------------------------------------------------------------------+
; dafault_D ; Input ; Info     ; Stuck at GND                                                           ;
+-----------+-------+----------+------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[21].R" ;
+-----------+-------+----------+------------------------------------------------------------------------+
; Port      ; Type  ; Severity ; Details                                                                ;
+-----------+-------+----------+------------------------------------------------------------------------+
; dafault_D ; Input ; Info     ; Stuck at GND                                                           ;
+-----------+-------+----------+------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[20].R" ;
+-----------+-------+----------+------------------------------------------------------------------------+
; Port      ; Type  ; Severity ; Details                                                                ;
+-----------+-------+----------+------------------------------------------------------------------------+
; dafault_D ; Input ; Info     ; Stuck at GND                                                           ;
+-----------+-------+----------+------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[19].R" ;
+-----------+-------+----------+------------------------------------------------------------------------+
; Port      ; Type  ; Severity ; Details                                                                ;
+-----------+-------+----------+------------------------------------------------------------------------+
; dafault_D ; Input ; Info     ; Stuck at GND                                                           ;
+-----------+-------+----------+------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[18].R" ;
+-----------+-------+----------+------------------------------------------------------------------------+
; Port      ; Type  ; Severity ; Details                                                                ;
+-----------+-------+----------+------------------------------------------------------------------------+
; dafault_D ; Input ; Info     ; Stuck at GND                                                           ;
+-----------+-------+----------+------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[17].R" ;
+-----------+-------+----------+------------------------------------------------------------------------+
; Port      ; Type  ; Severity ; Details                                                                ;
+-----------+-------+----------+------------------------------------------------------------------------+
; dafault_D ; Input ; Info     ; Stuck at GND                                                           ;
+-----------+-------+----------+------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[16].R" ;
+-----------+-------+----------+------------------------------------------------------------------------+
; Port      ; Type  ; Severity ; Details                                                                ;
+-----------+-------+----------+------------------------------------------------------------------------+
; dafault_D ; Input ; Info     ; Stuck at GND                                                           ;
+-----------+-------+----------+------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[15].R" ;
+-----------+-------+----------+------------------------------------------------------------------------+
; Port      ; Type  ; Severity ; Details                                                                ;
+-----------+-------+----------+------------------------------------------------------------------------+
; dafault_D ; Input ; Info     ; Stuck at GND                                                           ;
+-----------+-------+----------+------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[14].R" ;
+-----------+-------+----------+------------------------------------------------------------------------+
; Port      ; Type  ; Severity ; Details                                                                ;
+-----------+-------+----------+------------------------------------------------------------------------+
; dafault_D ; Input ; Info     ; Stuck at GND                                                           ;
+-----------+-------+----------+------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[13].R" ;
+-----------+-------+----------+------------------------------------------------------------------------+
; Port      ; Type  ; Severity ; Details                                                                ;
+-----------+-------+----------+------------------------------------------------------------------------+
; dafault_D ; Input ; Info     ; Stuck at GND                                                           ;
+-----------+-------+----------+------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[12].R" ;
+-----------+-------+----------+------------------------------------------------------------------------+
; Port      ; Type  ; Severity ; Details                                                                ;
+-----------+-------+----------+------------------------------------------------------------------------+
; dafault_D ; Input ; Info     ; Stuck at GND                                                           ;
+-----------+-------+----------+------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[11].R" ;
+-----------+-------+----------+------------------------------------------------------------------------+
; Port      ; Type  ; Severity ; Details                                                                ;
+-----------+-------+----------+------------------------------------------------------------------------+
; dafault_D ; Input ; Info     ; Stuck at GND                                                           ;
+-----------+-------+----------+------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[10].R" ;
+-----------+-------+----------+------------------------------------------------------------------------+
; Port      ; Type  ; Severity ; Details                                                                ;
+-----------+-------+----------+------------------------------------------------------------------------+
; dafault_D ; Input ; Info     ; Stuck at GND                                                           ;
+-----------+-------+----------+------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[9].R" ;
+-----------+-------+----------+-----------------------------------------------------------------------+
; Port      ; Type  ; Severity ; Details                                                               ;
+-----------+-------+----------+-----------------------------------------------------------------------+
; dafault_D ; Input ; Info     ; Stuck at GND                                                          ;
+-----------+-------+----------+-----------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[8].R" ;
+-----------+-------+----------+-----------------------------------------------------------------------+
; Port      ; Type  ; Severity ; Details                                                               ;
+-----------+-------+----------+-----------------------------------------------------------------------+
; dafault_D ; Input ; Info     ; Stuck at GND                                                          ;
+-----------+-------+----------+-----------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[7].R" ;
+-----------+-------+----------+-----------------------------------------------------------------------+
; Port      ; Type  ; Severity ; Details                                                               ;
+-----------+-------+----------+-----------------------------------------------------------------------+
; dafault_D ; Input ; Info     ; Stuck at GND                                                          ;
+-----------+-------+----------+-----------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[6].R" ;
+-----------+-------+----------+-----------------------------------------------------------------------+
; Port      ; Type  ; Severity ; Details                                                               ;
+-----------+-------+----------+-----------------------------------------------------------------------+
; dafault_D ; Input ; Info     ; Stuck at GND                                                          ;
+-----------+-------+----------+-----------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[5].R" ;
+-----------+-------+----------+-----------------------------------------------------------------------+
; Port      ; Type  ; Severity ; Details                                                               ;
+-----------+-------+----------+-----------------------------------------------------------------------+
; dafault_D ; Input ; Info     ; Stuck at GND                                                          ;
+-----------+-------+----------+-----------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[4].R" ;
+-----------+-------+----------+-----------------------------------------------------------------------+
; Port      ; Type  ; Severity ; Details                                                               ;
+-----------+-------+----------+-----------------------------------------------------------------------+
; dafault_D ; Input ; Info     ; Stuck at GND                                                          ;
+-----------+-------+----------+-----------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[3].R" ;
+-----------+-------+----------+-----------------------------------------------------------------------+
; Port      ; Type  ; Severity ; Details                                                               ;
+-----------+-------+----------+-----------------------------------------------------------------------+
; dafault_D ; Input ; Info     ; Stuck at GND                                                          ;
+-----------+-------+----------+-----------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R0_1[1].R" ;
+-----------+-------+----------+----------------------------------------------------------------------+
; Port      ; Type  ; Severity ; Details                                                              ;
+-----------+-------+----------+----------------------------------------------------------------------+
; dafault_D ; Input ; Info     ; Stuck at GND                                                         ;
+-----------+-------+----------+----------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R0_1[0].R" ;
+-----------+-------+----------+----------------------------------------------------------------------+
; Port      ; Type  ; Severity ; Details                                                              ;
+-----------+-------+----------+----------------------------------------------------------------------+
; dafault_D ; Input ; Info     ; Stuck at GND                                                         ;
+-----------+-------+----------+----------------------------------------------------------------------+


+----------------------------------------------------------------------------------+
; Port Connectivity Checks: "core_risc_v:core|RegisterFile:RegFile|Registers:Regs" ;
+------+-------+----------+--------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                ;
+------+-------+----------+--------------------------------------------------------+
; en0  ; Input ; Info     ; Stuck at GND                                           ;
+------+-------+----------+--------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "core_risc_v:core|RegisterFile:RegFile|WriteControl:WC_32_regs"                      ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; out0 ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "core_risc_v:core|memory_ROM:ROM|single_port_rom:ROM_32bitD_programMemory" ;
+--------------+-------+----------+--------------------------------------------------------------------+
; Port         ; Type  ; Severity ; Details                                                            ;
+--------------+-------+----------+--------------------------------------------------------------------+
; addr[31..20] ; Input ; Info     ; Stuck at GND                                                       ;
+--------------+-------+----------+--------------------------------------------------------------------+


+-------------------------------------------------------------+
; Port Connectivity Checks: "core_risc_v:core|adder:PC_adder" ;
+----------+-------+----------+-------------------------------+
; Port     ; Type  ; Severity ; Details                       ;
+----------+-------+----------+-------------------------------+
; B[31..3] ; Input ; Info     ; Stuck at GND                  ;
; B[1..0]  ; Input ; Info     ; Stuck at GND                  ;
; B[2]     ; Input ; Info     ; Stuck at VCC                  ;
+----------+-------+----------+-------------------------------+


+-------------------------------------------------------------+
; Port Connectivity Checks: "core_risc_v:core|Register:PCReg" ;
+-------------------+-------+----------+----------------------+
; Port              ; Type  ; Severity ; Details              ;
+-------------------+-------+----------+----------------------+
; dafault_D[31..23] ; Input ; Info     ; Stuck at GND         ;
; dafault_D[21..0]  ; Input ; Info     ; Stuck at GND         ;
; dafault_D[22]     ; Input ; Info     ; Stuck at VCC         ;
; en                ; Input ; Info     ; Stuck at VCC         ;
+-------------------+-------+----------+----------------------+


+----------------------------------------------+
; Port Connectivity Checks: "core_risc_v:core" ;
+------+-------+----------+--------------------+
; Port ; Type  ; Severity ; Details            ;
+------+-------+----------+--------------------+
; en   ; Input ; Info     ; Stuck at VCC       ;
+------+-------+----------+--------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pll40MHz:clk40MHz|pll40MHz_0002:pll40mhz_inst|altera_pll:altera_pll_i"                                                                                    ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                                                      ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; fboutclk          ; Output ; Info     ; Explicitly unconnected                                                                                                                       ;
; fbclk             ; Input  ; Info     ; Stuck at GND                                                                                                                                 ;
; refclk1           ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; phase_en          ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; updn              ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; num_phase_shifts  ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; scanclk           ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; cntsel            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; reconfig_to_pll   ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; extswitch         ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; adjpllin          ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; cclk              ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; phase_done        ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; reconfig_from_pll ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; activeclk         ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; clkbad            ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; phout             ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; lvds_clk          ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; loaden            ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; extclk_out        ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; cascade_out       ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; zdbfbclk          ; Bidir  ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pll40MHz:clk40MHz"                                                                                         ;
+--------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                                                  ;
+--------+--------+----------+----------------------------------------------------------------------------------------------------------+
; locked ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Tap Logic Analyzer Settings                                                                                                                                                                                                                                      ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; Instance Index ; Instance Name    ; Trigger Input Width ; Data Input Width ; Sample Depth ; Segments ; Storage Qualifier Type ; Trigger Flow Control ; Trigger Conditions ; Advanced Trigger Conditions ; Trigger In Used ; Trigger Out Used ; Power-Up Trigger Enabled ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; 0              ; auto_signaltap_0 ; 203                 ; 203              ; 2048         ; 1        ; continuous             ; sequential           ; 1                  ; 1                           ; no              ; no               ; no                       ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_ff             ; 3029                        ;
;     CLR               ; 59                          ;
;     ENA               ; 2048                        ;
;     ENA CLR           ; 888                         ;
;     ENA CLR SCLR      ; 34                          ;
; arriav_lcell_comb     ; 2411                        ;
;     arith             ; 167                         ;
;         0 data inputs ; 1                           ;
;         1 data inputs ; 56                          ;
;         2 data inputs ; 31                          ;
;         4 data inputs ; 44                          ;
;         5 data inputs ; 35                          ;
;     extend            ; 72                          ;
;         7 data inputs ; 72                          ;
;     normal            ; 2172                        ;
;         1 data inputs ; 30                          ;
;         2 data inputs ; 111                         ;
;         3 data inputs ; 88                          ;
;         4 data inputs ; 79                          ;
;         5 data inputs ; 502                         ;
;         6 data inputs ; 1362                        ;
; arriav_mac            ; 2                           ;
; boundary_port         ; 5                           ;
; generic_pll           ; 1                           ;
;                       ;                             ;
; Max LUT depth         ; 20.60                       ;
; Average LUT depth     ; 12.66                       ;
+-----------------------+-----------------------------+


+--------------------------------------------------------------------------------+
; Post-Synthesis Netlist Statistics for Partition sld_signaltap:auto_signaltap_0 ;
+-----------------------+--------------------------------------------------------+
; Type                  ; Count                                                  ;
+-----------------------+--------------------------------------------------------+
; arriav_ff             ; 3958                                                   ;
;     CLR               ; 6                                                      ;
;     CLR SLD           ; 247                                                    ;
;     ENA               ; 75                                                     ;
;     ENA CLR           ; 879                                                    ;
;     ENA CLR SCLR      ; 34                                                     ;
;     ENA SCLR          ; 35                                                     ;
;     ENA SCLR SLD      ; 33                                                     ;
;     ENA SLD           ; 36                                                     ;
;     SCLR SLD          ; 13                                                     ;
;     plain             ; 2600                                                   ;
; arriav_lcell_comb     ; 592                                                    ;
;     arith             ; 94                                                     ;
;         0 data inputs ; 4                                                      ;
;         1 data inputs ; 89                                                     ;
;         2 data inputs ; 1                                                      ;
;     normal            ; 498                                                    ;
;         0 data inputs ; 2                                                      ;
;         1 data inputs ; 12                                                     ;
;         2 data inputs ; 33                                                     ;
;         3 data inputs ; 13                                                     ;
;         4 data inputs ; 28                                                     ;
;         5 data inputs ; 26                                                     ;
;         6 data inputs ; 384                                                    ;
; boundary_port         ; 1099                                                   ;
; stratixv_ram_block    ; 203                                                    ;
;                       ;                                                        ;
; Max LUT depth         ; 7.00                                                   ;
; Average LUT depth     ; 2.22                                                   ;
+-----------------------+--------------------------------------------------------+


+------------------------------------------------------------------+
; Post-Synthesis Netlist Statistics for Partition sld_hub:auto_hub ;
+-----------------------+------------------------------------------+
; Type                  ; Count                                    ;
+-----------------------+------------------------------------------+
; arriav_ff             ; 90                                       ;
;     CLR               ; 5                                        ;
;     ENA               ; 30                                       ;
;     ENA CLR           ; 22                                       ;
;     ENA CLR SLD       ; 10                                       ;
;     SCLR              ; 7                                        ;
;     plain             ; 16                                       ;
; arriav_lcell_comb     ; 90                                       ;
;     extend            ; 1                                        ;
;         7 data inputs ; 1                                        ;
;     normal            ; 89                                       ;
;         0 data inputs ; 1                                        ;
;         1 data inputs ; 4                                        ;
;         2 data inputs ; 19                                       ;
;         3 data inputs ; 13                                       ;
;         4 data inputs ; 15                                       ;
;         5 data inputs ; 24                                       ;
;         6 data inputs ; 13                                       ;
; boundary_port         ; 107                                      ;
;                       ;                                          ;
; Max LUT depth         ; 3.00                                     ;
; Average LUT depth     ; 1.32                                     ;
+-----------------------+------------------------------------------+


+-----------------------------------------------+
; Elapsed Time Per Partition                    ;
+--------------------------------+--------------+
; Partition Name                 ; Elapsed Time ;
+--------------------------------+--------------+
; sld_signaltap:auto_signaltap_0 ; 00:00:03     ;
; Top                            ; 00:00:11     ;
; sld_hub:auto_hub               ; 00:00:00     ;
+--------------------------------+--------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Connections to In-System Debugging Instance "auto_signaltap_0"                                                                                                                                                                                                                                                                                     ;
+---------------------------------------------------------------------------------+---------------+-----------+--------------------------------+-------------------+--------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+
; Name                                                                            ; Type          ; Status    ; Partition Name                 ; Netlist Type Used ; Actual Connection                                                                    ; Details                                                                                  ;
+---------------------------------------------------------------------------------+---------------+-----------+--------------------------------+-------------------+--------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+
; pll40MHz:clk40MHz|outclk_0                                                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; pll40MHz:clk40MHz|pll40MHz_0002:pll40mhz_inst|altera_pll:altera_pll_i|outclk_wire[0] ; N/A                                                                                      ;
; rx_line_uart                                                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; rx_line_uart                                                                         ; N/A                                                                                      ;
; rx_line_uart                                                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; rx_line_uart                                                                         ; N/A                                                                                      ;
; UART:uart0|Register:RXReg|Q[0]                                                  ; post-fitting  ; connected ; Top                            ; post-synthesis    ; UART:uart0|Register:RXReg|Q[0]                                                       ; N/A                                                                                      ;
; UART:uart0|Register:RXReg|Q[0]                                                  ; post-fitting  ; connected ; Top                            ; post-synthesis    ; UART:uart0|Register:RXReg|Q[0]                                                       ; N/A                                                                                      ;
; UART:uart0|Register:RXReg|Q[10]                                                 ; post-fitting  ; missing   ; Top                            ; post-synthesis    ; GND                                                                                  ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; UART:uart0|Register:RXReg|Q[10]                                                 ; post-fitting  ; missing   ; Top                            ; post-synthesis    ; GND                                                                                  ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; UART:uart0|Register:RXReg|Q[11]                                                 ; post-fitting  ; missing   ; Top                            ; post-synthesis    ; GND                                                                                  ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; UART:uart0|Register:RXReg|Q[11]                                                 ; post-fitting  ; missing   ; Top                            ; post-synthesis    ; GND                                                                                  ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; UART:uart0|Register:RXReg|Q[12]                                                 ; post-fitting  ; missing   ; Top                            ; post-synthesis    ; GND                                                                                  ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; UART:uart0|Register:RXReg|Q[12]                                                 ; post-fitting  ; missing   ; Top                            ; post-synthesis    ; GND                                                                                  ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; UART:uart0|Register:RXReg|Q[13]                                                 ; post-fitting  ; missing   ; Top                            ; post-synthesis    ; GND                                                                                  ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; UART:uart0|Register:RXReg|Q[13]                                                 ; post-fitting  ; missing   ; Top                            ; post-synthesis    ; GND                                                                                  ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; UART:uart0|Register:RXReg|Q[14]                                                 ; post-fitting  ; missing   ; Top                            ; post-synthesis    ; GND                                                                                  ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; UART:uart0|Register:RXReg|Q[14]                                                 ; post-fitting  ; missing   ; Top                            ; post-synthesis    ; GND                                                                                  ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; UART:uart0|Register:RXReg|Q[15]                                                 ; post-fitting  ; missing   ; Top                            ; post-synthesis    ; GND                                                                                  ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; UART:uart0|Register:RXReg|Q[15]                                                 ; post-fitting  ; missing   ; Top                            ; post-synthesis    ; GND                                                                                  ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; UART:uart0|Register:RXReg|Q[16]                                                 ; post-fitting  ; missing   ; Top                            ; post-synthesis    ; GND                                                                                  ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; UART:uart0|Register:RXReg|Q[16]                                                 ; post-fitting  ; missing   ; Top                            ; post-synthesis    ; GND                                                                                  ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; UART:uart0|Register:RXReg|Q[17]                                                 ; post-fitting  ; missing   ; Top                            ; post-synthesis    ; GND                                                                                  ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; UART:uart0|Register:RXReg|Q[17]                                                 ; post-fitting  ; missing   ; Top                            ; post-synthesis    ; GND                                                                                  ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; UART:uart0|Register:RXReg|Q[18]                                                 ; post-fitting  ; missing   ; Top                            ; post-synthesis    ; GND                                                                                  ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; UART:uart0|Register:RXReg|Q[18]                                                 ; post-fitting  ; missing   ; Top                            ; post-synthesis    ; GND                                                                                  ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; UART:uart0|Register:RXReg|Q[19]                                                 ; post-fitting  ; missing   ; Top                            ; post-synthesis    ; GND                                                                                  ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; UART:uart0|Register:RXReg|Q[19]                                                 ; post-fitting  ; missing   ; Top                            ; post-synthesis    ; GND                                                                                  ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; UART:uart0|Register:RXReg|Q[1]                                                  ; post-fitting  ; connected ; Top                            ; post-synthesis    ; UART:uart0|Register:RXReg|Q[1]                                                       ; N/A                                                                                      ;
; UART:uart0|Register:RXReg|Q[1]                                                  ; post-fitting  ; connected ; Top                            ; post-synthesis    ; UART:uart0|Register:RXReg|Q[1]                                                       ; N/A                                                                                      ;
; UART:uart0|Register:RXReg|Q[20]                                                 ; post-fitting  ; missing   ; Top                            ; post-synthesis    ; GND                                                                                  ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; UART:uart0|Register:RXReg|Q[20]                                                 ; post-fitting  ; missing   ; Top                            ; post-synthesis    ; GND                                                                                  ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; UART:uart0|Register:RXReg|Q[21]                                                 ; post-fitting  ; missing   ; Top                            ; post-synthesis    ; GND                                                                                  ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; UART:uart0|Register:RXReg|Q[21]                                                 ; post-fitting  ; missing   ; Top                            ; post-synthesis    ; GND                                                                                  ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; UART:uart0|Register:RXReg|Q[22]                                                 ; post-fitting  ; missing   ; Top                            ; post-synthesis    ; GND                                                                                  ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; UART:uart0|Register:RXReg|Q[22]                                                 ; post-fitting  ; missing   ; Top                            ; post-synthesis    ; GND                                                                                  ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; UART:uart0|Register:RXReg|Q[23]                                                 ; post-fitting  ; missing   ; Top                            ; post-synthesis    ; GND                                                                                  ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; UART:uart0|Register:RXReg|Q[23]                                                 ; post-fitting  ; missing   ; Top                            ; post-synthesis    ; GND                                                                                  ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; UART:uart0|Register:RXReg|Q[24]                                                 ; post-fitting  ; missing   ; Top                            ; post-synthesis    ; GND                                                                                  ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; UART:uart0|Register:RXReg|Q[24]                                                 ; post-fitting  ; missing   ; Top                            ; post-synthesis    ; GND                                                                                  ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; UART:uart0|Register:RXReg|Q[25]                                                 ; post-fitting  ; missing   ; Top                            ; post-synthesis    ; GND                                                                                  ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; UART:uart0|Register:RXReg|Q[25]                                                 ; post-fitting  ; missing   ; Top                            ; post-synthesis    ; GND                                                                                  ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; UART:uart0|Register:RXReg|Q[26]                                                 ; post-fitting  ; missing   ; Top                            ; post-synthesis    ; GND                                                                                  ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; UART:uart0|Register:RXReg|Q[26]                                                 ; post-fitting  ; missing   ; Top                            ; post-synthesis    ; GND                                                                                  ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; UART:uart0|Register:RXReg|Q[27]                                                 ; post-fitting  ; missing   ; Top                            ; post-synthesis    ; GND                                                                                  ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; UART:uart0|Register:RXReg|Q[27]                                                 ; post-fitting  ; missing   ; Top                            ; post-synthesis    ; GND                                                                                  ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; UART:uart0|Register:RXReg|Q[28]                                                 ; post-fitting  ; missing   ; Top                            ; post-synthesis    ; GND                                                                                  ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; UART:uart0|Register:RXReg|Q[28]                                                 ; post-fitting  ; missing   ; Top                            ; post-synthesis    ; GND                                                                                  ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; UART:uart0|Register:RXReg|Q[29]                                                 ; post-fitting  ; missing   ; Top                            ; post-synthesis    ; GND                                                                                  ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; UART:uart0|Register:RXReg|Q[29]                                                 ; post-fitting  ; missing   ; Top                            ; post-synthesis    ; GND                                                                                  ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; UART:uart0|Register:RXReg|Q[2]                                                  ; post-fitting  ; connected ; Top                            ; post-synthesis    ; UART:uart0|Register:RXReg|Q[2]                                                       ; N/A                                                                                      ;
; UART:uart0|Register:RXReg|Q[2]                                                  ; post-fitting  ; connected ; Top                            ; post-synthesis    ; UART:uart0|Register:RXReg|Q[2]                                                       ; N/A                                                                                      ;
; UART:uart0|Register:RXReg|Q[30]                                                 ; post-fitting  ; missing   ; Top                            ; post-synthesis    ; GND                                                                                  ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; UART:uart0|Register:RXReg|Q[30]                                                 ; post-fitting  ; missing   ; Top                            ; post-synthesis    ; GND                                                                                  ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; UART:uart0|Register:RXReg|Q[31]                                                 ; post-fitting  ; missing   ; Top                            ; post-synthesis    ; GND                                                                                  ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; UART:uart0|Register:RXReg|Q[31]                                                 ; post-fitting  ; missing   ; Top                            ; post-synthesis    ; GND                                                                                  ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; UART:uart0|Register:RXReg|Q[3]                                                  ; post-fitting  ; connected ; Top                            ; post-synthesis    ; UART:uart0|Register:RXReg|Q[3]                                                       ; N/A                                                                                      ;
; UART:uart0|Register:RXReg|Q[3]                                                  ; post-fitting  ; connected ; Top                            ; post-synthesis    ; UART:uart0|Register:RXReg|Q[3]                                                       ; N/A                                                                                      ;
; UART:uart0|Register:RXReg|Q[4]                                                  ; post-fitting  ; connected ; Top                            ; post-synthesis    ; UART:uart0|Register:RXReg|Q[4]                                                       ; N/A                                                                                      ;
; UART:uart0|Register:RXReg|Q[4]                                                  ; post-fitting  ; connected ; Top                            ; post-synthesis    ; UART:uart0|Register:RXReg|Q[4]                                                       ; N/A                                                                                      ;
; UART:uart0|Register:RXReg|Q[5]                                                  ; post-fitting  ; connected ; Top                            ; post-synthesis    ; UART:uart0|Register:RXReg|Q[5]                                                       ; N/A                                                                                      ;
; UART:uart0|Register:RXReg|Q[5]                                                  ; post-fitting  ; connected ; Top                            ; post-synthesis    ; UART:uart0|Register:RXReg|Q[5]                                                       ; N/A                                                                                      ;
; UART:uart0|Register:RXReg|Q[6]                                                  ; post-fitting  ; connected ; Top                            ; post-synthesis    ; UART:uart0|Register:RXReg|Q[6]                                                       ; N/A                                                                                      ;
; UART:uart0|Register:RXReg|Q[6]                                                  ; post-fitting  ; connected ; Top                            ; post-synthesis    ; UART:uart0|Register:RXReg|Q[6]                                                       ; N/A                                                                                      ;
; UART:uart0|Register:RXReg|Q[7]                                                  ; post-fitting  ; connected ; Top                            ; post-synthesis    ; UART:uart0|Register:RXReg|Q[7]                                                       ; N/A                                                                                      ;
; UART:uart0|Register:RXReg|Q[7]                                                  ; post-fitting  ; connected ; Top                            ; post-synthesis    ; UART:uart0|Register:RXReg|Q[7]                                                       ; N/A                                                                                      ;
; UART:uart0|Register:RXReg|Q[8]                                                  ; post-fitting  ; connected ; Top                            ; post-synthesis    ; UART:uart0|Register:RXReg|Q[8]                                                       ; N/A                                                                                      ;
; UART:uart0|Register:RXReg|Q[8]                                                  ; post-fitting  ; connected ; Top                            ; post-synthesis    ; UART:uart0|Register:RXReg|Q[8]                                                       ; N/A                                                                                      ;
; UART:uart0|Register:RXReg|Q[9]                                                  ; post-fitting  ; connected ; Top                            ; post-synthesis    ; UART:uart0|Register:RXReg|Q[9]                                                       ; N/A                                                                                      ;
; UART:uart0|Register:RXReg|Q[9]                                                  ; post-fitting  ; connected ; Top                            ; post-synthesis    ; UART:uart0|Register:RXReg|Q[9]                                                       ; N/A                                                                                      ;
; UART:uart0|Register:TXReg|Q[0]                                                  ; post-fitting  ; connected ; Top                            ; post-synthesis    ; UART:uart0|Register:TXReg|Q[0]                                                       ; N/A                                                                                      ;
; UART:uart0|Register:TXReg|Q[0]                                                  ; post-fitting  ; connected ; Top                            ; post-synthesis    ; UART:uart0|Register:TXReg|Q[0]                                                       ; N/A                                                                                      ;
; UART:uart0|Register:TXReg|Q[10]                                                 ; post-fitting  ; missing   ; Top                            ; post-synthesis    ; GND                                                                                  ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; UART:uart0|Register:TXReg|Q[10]                                                 ; post-fitting  ; missing   ; Top                            ; post-synthesis    ; GND                                                                                  ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; UART:uart0|Register:TXReg|Q[11]                                                 ; post-fitting  ; missing   ; Top                            ; post-synthesis    ; GND                                                                                  ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; UART:uart0|Register:TXReg|Q[11]                                                 ; post-fitting  ; missing   ; Top                            ; post-synthesis    ; GND                                                                                  ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; UART:uart0|Register:TXReg|Q[12]                                                 ; post-fitting  ; missing   ; Top                            ; post-synthesis    ; GND                                                                                  ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; UART:uart0|Register:TXReg|Q[12]                                                 ; post-fitting  ; missing   ; Top                            ; post-synthesis    ; GND                                                                                  ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; UART:uart0|Register:TXReg|Q[13]                                                 ; post-fitting  ; missing   ; Top                            ; post-synthesis    ; GND                                                                                  ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; UART:uart0|Register:TXReg|Q[13]                                                 ; post-fitting  ; missing   ; Top                            ; post-synthesis    ; GND                                                                                  ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; UART:uart0|Register:TXReg|Q[14]                                                 ; post-fitting  ; missing   ; Top                            ; post-synthesis    ; GND                                                                                  ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; UART:uart0|Register:TXReg|Q[14]                                                 ; post-fitting  ; missing   ; Top                            ; post-synthesis    ; GND                                                                                  ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; UART:uart0|Register:TXReg|Q[15]                                                 ; post-fitting  ; missing   ; Top                            ; post-synthesis    ; GND                                                                                  ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; UART:uart0|Register:TXReg|Q[15]                                                 ; post-fitting  ; missing   ; Top                            ; post-synthesis    ; GND                                                                                  ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; UART:uart0|Register:TXReg|Q[16]                                                 ; post-fitting  ; missing   ; Top                            ; post-synthesis    ; GND                                                                                  ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; UART:uart0|Register:TXReg|Q[16]                                                 ; post-fitting  ; missing   ; Top                            ; post-synthesis    ; GND                                                                                  ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; UART:uart0|Register:TXReg|Q[17]                                                 ; post-fitting  ; missing   ; Top                            ; post-synthesis    ; GND                                                                                  ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; UART:uart0|Register:TXReg|Q[17]                                                 ; post-fitting  ; missing   ; Top                            ; post-synthesis    ; GND                                                                                  ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; UART:uart0|Register:TXReg|Q[18]                                                 ; post-fitting  ; missing   ; Top                            ; post-synthesis    ; GND                                                                                  ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; UART:uart0|Register:TXReg|Q[18]                                                 ; post-fitting  ; missing   ; Top                            ; post-synthesis    ; GND                                                                                  ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; UART:uart0|Register:TXReg|Q[19]                                                 ; post-fitting  ; missing   ; Top                            ; post-synthesis    ; GND                                                                                  ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; UART:uart0|Register:TXReg|Q[19]                                                 ; post-fitting  ; missing   ; Top                            ; post-synthesis    ; GND                                                                                  ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; UART:uart0|Register:TXReg|Q[1]                                                  ; post-fitting  ; connected ; Top                            ; post-synthesis    ; UART:uart0|Register:TXReg|Q[1]                                                       ; N/A                                                                                      ;
; UART:uart0|Register:TXReg|Q[1]                                                  ; post-fitting  ; connected ; Top                            ; post-synthesis    ; UART:uart0|Register:TXReg|Q[1]                                                       ; N/A                                                                                      ;
; UART:uart0|Register:TXReg|Q[20]                                                 ; post-fitting  ; missing   ; Top                            ; post-synthesis    ; GND                                                                                  ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; UART:uart0|Register:TXReg|Q[20]                                                 ; post-fitting  ; missing   ; Top                            ; post-synthesis    ; GND                                                                                  ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; UART:uart0|Register:TXReg|Q[21]                                                 ; post-fitting  ; missing   ; Top                            ; post-synthesis    ; GND                                                                                  ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; UART:uart0|Register:TXReg|Q[21]                                                 ; post-fitting  ; missing   ; Top                            ; post-synthesis    ; GND                                                                                  ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; UART:uart0|Register:TXReg|Q[22]                                                 ; post-fitting  ; missing   ; Top                            ; post-synthesis    ; GND                                                                                  ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; UART:uart0|Register:TXReg|Q[22]                                                 ; post-fitting  ; missing   ; Top                            ; post-synthesis    ; GND                                                                                  ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; UART:uart0|Register:TXReg|Q[23]                                                 ; post-fitting  ; missing   ; Top                            ; post-synthesis    ; GND                                                                                  ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; UART:uart0|Register:TXReg|Q[23]                                                 ; post-fitting  ; missing   ; Top                            ; post-synthesis    ; GND                                                                                  ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; UART:uart0|Register:TXReg|Q[24]                                                 ; post-fitting  ; connected ; Top                            ; post-synthesis    ; UART:uart0|Register:TXReg|Q[24]                                                      ; N/A                                                                                      ;
; UART:uart0|Register:TXReg|Q[24]                                                 ; post-fitting  ; connected ; Top                            ; post-synthesis    ; UART:uart0|Register:TXReg|Q[24]                                                      ; N/A                                                                                      ;
; UART:uart0|Register:TXReg|Q[25]                                                 ; post-fitting  ; connected ; Top                            ; post-synthesis    ; UART:uart0|Register:TXReg|Q[25]                                                      ; N/A                                                                                      ;
; UART:uart0|Register:TXReg|Q[25]                                                 ; post-fitting  ; connected ; Top                            ; post-synthesis    ; UART:uart0|Register:TXReg|Q[25]                                                      ; N/A                                                                                      ;
; UART:uart0|Register:TXReg|Q[26]                                                 ; post-fitting  ; connected ; Top                            ; post-synthesis    ; UART:uart0|Register:TXReg|Q[26]                                                      ; N/A                                                                                      ;
; UART:uart0|Register:TXReg|Q[26]                                                 ; post-fitting  ; connected ; Top                            ; post-synthesis    ; UART:uart0|Register:TXReg|Q[26]                                                      ; N/A                                                                                      ;
; UART:uart0|Register:TXReg|Q[27]                                                 ; post-fitting  ; connected ; Top                            ; post-synthesis    ; UART:uart0|Register:TXReg|Q[27]                                                      ; N/A                                                                                      ;
; UART:uart0|Register:TXReg|Q[27]                                                 ; post-fitting  ; connected ; Top                            ; post-synthesis    ; UART:uart0|Register:TXReg|Q[27]                                                      ; N/A                                                                                      ;
; UART:uart0|Register:TXReg|Q[28]                                                 ; post-fitting  ; connected ; Top                            ; post-synthesis    ; UART:uart0|Register:TXReg|Q[28]                                                      ; N/A                                                                                      ;
; UART:uart0|Register:TXReg|Q[28]                                                 ; post-fitting  ; connected ; Top                            ; post-synthesis    ; UART:uart0|Register:TXReg|Q[28]                                                      ; N/A                                                                                      ;
; UART:uart0|Register:TXReg|Q[29]                                                 ; post-fitting  ; connected ; Top                            ; post-synthesis    ; UART:uart0|Register:TXReg|Q[29]                                                      ; N/A                                                                                      ;
; UART:uart0|Register:TXReg|Q[29]                                                 ; post-fitting  ; connected ; Top                            ; post-synthesis    ; UART:uart0|Register:TXReg|Q[29]                                                      ; N/A                                                                                      ;
; UART:uart0|Register:TXReg|Q[2]                                                  ; post-fitting  ; missing   ; Top                            ; post-synthesis    ; GND                                                                                  ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; UART:uart0|Register:TXReg|Q[2]                                                  ; post-fitting  ; missing   ; Top                            ; post-synthesis    ; GND                                                                                  ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; UART:uart0|Register:TXReg|Q[30]                                                 ; post-fitting  ; connected ; Top                            ; post-synthesis    ; UART:uart0|Register:TXReg|Q[30]                                                      ; N/A                                                                                      ;
; UART:uart0|Register:TXReg|Q[30]                                                 ; post-fitting  ; connected ; Top                            ; post-synthesis    ; UART:uart0|Register:TXReg|Q[30]                                                      ; N/A                                                                                      ;
; UART:uart0|Register:TXReg|Q[31]                                                 ; post-fitting  ; connected ; Top                            ; post-synthesis    ; UART:uart0|Register:TXReg|Q[31]                                                      ; N/A                                                                                      ;
; UART:uart0|Register:TXReg|Q[31]                                                 ; post-fitting  ; connected ; Top                            ; post-synthesis    ; UART:uart0|Register:TXReg|Q[31]                                                      ; N/A                                                                                      ;
; UART:uart0|Register:TXReg|Q[3]                                                  ; post-fitting  ; missing   ; Top                            ; post-synthesis    ; GND                                                                                  ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; UART:uart0|Register:TXReg|Q[3]                                                  ; post-fitting  ; missing   ; Top                            ; post-synthesis    ; GND                                                                                  ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; UART:uart0|Register:TXReg|Q[4]                                                  ; post-fitting  ; missing   ; Top                            ; post-synthesis    ; GND                                                                                  ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; UART:uart0|Register:TXReg|Q[4]                                                  ; post-fitting  ; missing   ; Top                            ; post-synthesis    ; GND                                                                                  ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; UART:uart0|Register:TXReg|Q[5]                                                  ; post-fitting  ; missing   ; Top                            ; post-synthesis    ; GND                                                                                  ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; UART:uart0|Register:TXReg|Q[5]                                                  ; post-fitting  ; missing   ; Top                            ; post-synthesis    ; GND                                                                                  ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; UART:uart0|Register:TXReg|Q[6]                                                  ; post-fitting  ; missing   ; Top                            ; post-synthesis    ; GND                                                                                  ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; UART:uart0|Register:TXReg|Q[6]                                                  ; post-fitting  ; missing   ; Top                            ; post-synthesis    ; GND                                                                                  ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; UART:uart0|Register:TXReg|Q[7]                                                  ; post-fitting  ; missing   ; Top                            ; post-synthesis    ; GND                                                                                  ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; UART:uart0|Register:TXReg|Q[7]                                                  ; post-fitting  ; missing   ; Top                            ; post-synthesis    ; GND                                                                                  ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; UART:uart0|Register:TXReg|Q[8]                                                  ; post-fitting  ; missing   ; Top                            ; post-synthesis    ; GND                                                                                  ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; UART:uart0|Register:TXReg|Q[8]                                                  ; post-fitting  ; missing   ; Top                            ; post-synthesis    ; GND                                                                                  ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; UART:uart0|Register:TXReg|Q[9]                                                  ; post-fitting  ; missing   ; Top                            ; post-synthesis    ; GND                                                                                  ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; UART:uart0|Register:TXReg|Q[9]                                                  ; post-fitting  ; missing   ; Top                            ; post-synthesis    ; GND                                                                                  ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; UART:uart0|UART_TX:TX|TXshift_register:SR|FF_D_2enable:FF_[0].FF|q              ; post-fitting  ; connected ; Top                            ; post-synthesis    ; UART:uart0|UART_TX:TX|TXshift_register:SR|FF_D_2enable:FF_[0].FF|q                   ; N/A                                                                                      ;
; UART:uart0|UART_TX:TX|TXshift_register:SR|FF_D_2enable:FF_[0].FF|q              ; post-fitting  ; connected ; Top                            ; post-synthesis    ; UART:uart0|UART_TX:TX|TXshift_register:SR|FF_D_2enable:FF_[0].FF|q                   ; N/A                                                                                      ;
; UART:uart0|UART_TX:TX|TXshift_register:SR|FF_D_2enable:FF_[1].FF|q              ; post-fitting  ; connected ; Top                            ; post-synthesis    ; UART:uart0|UART_TX:TX|TXshift_register:SR|FF_D_2enable:FF_[1].FF|q                   ; N/A                                                                                      ;
; UART:uart0|UART_TX:TX|TXshift_register:SR|FF_D_2enable:FF_[1].FF|q              ; post-fitting  ; connected ; Top                            ; post-synthesis    ; UART:uart0|UART_TX:TX|TXshift_register:SR|FF_D_2enable:FF_[1].FF|q                   ; N/A                                                                                      ;
; UART:uart0|UART_TX:TX|TXshift_register:SR|FF_D_2enable:FF_[2].FF|q              ; post-fitting  ; connected ; Top                            ; post-synthesis    ; UART:uart0|UART_TX:TX|TXshift_register:SR|FF_D_2enable:FF_[2].FF|q                   ; N/A                                                                                      ;
; UART:uart0|UART_TX:TX|TXshift_register:SR|FF_D_2enable:FF_[2].FF|q              ; post-fitting  ; connected ; Top                            ; post-synthesis    ; UART:uart0|UART_TX:TX|TXshift_register:SR|FF_D_2enable:FF_[2].FF|q                   ; N/A                                                                                      ;
; UART:uart0|UART_TX:TX|TXshift_register:SR|FF_D_2enable:FF_[3].FF|q              ; post-fitting  ; connected ; Top                            ; post-synthesis    ; UART:uart0|UART_TX:TX|TXshift_register:SR|FF_D_2enable:FF_[3].FF|q                   ; N/A                                                                                      ;
; UART:uart0|UART_TX:TX|TXshift_register:SR|FF_D_2enable:FF_[3].FF|q              ; post-fitting  ; connected ; Top                            ; post-synthesis    ; UART:uart0|UART_TX:TX|TXshift_register:SR|FF_D_2enable:FF_[3].FF|q                   ; N/A                                                                                      ;
; UART:uart0|UART_TX:TX|TXshift_register:SR|FF_D_2enable:FF_[4].FF|q              ; post-fitting  ; connected ; Top                            ; post-synthesis    ; UART:uart0|UART_TX:TX|TXshift_register:SR|FF_D_2enable:FF_[4].FF|q                   ; N/A                                                                                      ;
; UART:uart0|UART_TX:TX|TXshift_register:SR|FF_D_2enable:FF_[4].FF|q              ; post-fitting  ; connected ; Top                            ; post-synthesis    ; UART:uart0|UART_TX:TX|TXshift_register:SR|FF_D_2enable:FF_[4].FF|q                   ; N/A                                                                                      ;
; UART:uart0|UART_TX:TX|TXshift_register:SR|FF_D_2enable:FF_[5].FF|q              ; post-fitting  ; connected ; Top                            ; post-synthesis    ; UART:uart0|UART_TX:TX|TXshift_register:SR|FF_D_2enable:FF_[5].FF|q                   ; N/A                                                                                      ;
; UART:uart0|UART_TX:TX|TXshift_register:SR|FF_D_2enable:FF_[5].FF|q              ; post-fitting  ; connected ; Top                            ; post-synthesis    ; UART:uart0|UART_TX:TX|TXshift_register:SR|FF_D_2enable:FF_[5].FF|q                   ; N/A                                                                                      ;
; UART:uart0|UART_TX:TX|TXshift_register:SR|FF_D_2enable:FF_[6].FF|q              ; post-fitting  ; connected ; Top                            ; post-synthesis    ; UART:uart0|UART_TX:TX|TXshift_register:SR|FF_D_2enable:FF_[6].FF|q                   ; N/A                                                                                      ;
; UART:uart0|UART_TX:TX|TXshift_register:SR|FF_D_2enable:FF_[6].FF|q              ; post-fitting  ; connected ; Top                            ; post-synthesis    ; UART:uart0|UART_TX:TX|TXshift_register:SR|FF_D_2enable:FF_[6].FF|q                   ; N/A                                                                                      ;
; UART:uart0|UART_TX:TX|TXshift_register:SR|FF_D_2enable:FF_[7].FF|q              ; post-fitting  ; connected ; Top                            ; post-synthesis    ; UART:uart0|UART_TX:TX|TXshift_register:SR|FF_D_2enable:FF_[7].FF|q                   ; N/A                                                                                      ;
; UART:uart0|UART_TX:TX|TXshift_register:SR|FF_D_2enable:FF_[7].FF|q              ; post-fitting  ; connected ; Top                            ; post-synthesis    ; UART:uart0|UART_TX:TX|TXshift_register:SR|FF_D_2enable:FF_[7].FF|q                   ; N/A                                                                                      ;
; UART:uart0|UART_TX:TX|TXshift_register:SR|FF_D_2enable:FF_[8].FF|q              ; post-fitting  ; connected ; Top                            ; post-synthesis    ; UART:uart0|UART_TX:TX|TXshift_register:SR|FF_D_2enable:FF_[8].FF|q                   ; N/A                                                                                      ;
; UART:uart0|UART_TX:TX|TXshift_register:SR|FF_D_2enable:FF_[8].FF|q              ; post-fitting  ; connected ; Top                            ; post-synthesis    ; UART:uart0|UART_TX:TX|TXshift_register:SR|FF_D_2enable:FF_[8].FF|q                   ; N/A                                                                                      ;
; UART:uart0|UART_TX:TX|TXshift_register:SR|FF_D_2enable:FF_[9].FF|q              ; post-fitting  ; connected ; Top                            ; post-synthesis    ; UART:uart0|UART_TX:TX|TXshift_register:SR|FF_D_2enable:FF_[9].FF|q                   ; N/A                                                                                      ;
; UART:uart0|UART_TX:TX|TXshift_register:SR|FF_D_2enable:FF_[9].FF|q              ; post-fitting  ; connected ; Top                            ; post-synthesis    ; UART:uart0|UART_TX:TX|TXshift_register:SR|FF_D_2enable:FF_[9].FF|q                   ; N/A                                                                                      ;
; auto_signaltap_0|gnd                                                            ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                  ; N/A                                                                                      ;
; auto_signaltap_0|gnd                                                            ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                  ; N/A                                                                                      ;
; auto_signaltap_0|gnd                                                            ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                  ; N/A                                                                                      ;
; auto_signaltap_0|gnd                                                            ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                  ; N/A                                                                                      ;
; auto_signaltap_0|gnd                                                            ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                  ; N/A                                                                                      ;
; auto_signaltap_0|gnd                                                            ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                  ; N/A                                                                                      ;
; auto_signaltap_0|gnd                                                            ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                  ; N/A                                                                                      ;
; auto_signaltap_0|gnd                                                            ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                  ; N/A                                                                                      ;
; auto_signaltap_0|gnd                                                            ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                  ; N/A                                                                                      ;
; auto_signaltap_0|gnd                                                            ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                  ; N/A                                                                                      ;
; auto_signaltap_0|gnd                                                            ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                  ; N/A                                                                                      ;
; auto_signaltap_0|gnd                                                            ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                  ; N/A                                                                                      ;
; auto_signaltap_0|gnd                                                            ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                  ; N/A                                                                                      ;
; auto_signaltap_0|gnd                                                            ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                  ; N/A                                                                                      ;
; auto_signaltap_0|gnd                                                            ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                  ; N/A                                                                                      ;
; auto_signaltap_0|gnd                                                            ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                  ; N/A                                                                                      ;
; auto_signaltap_0|vcc                                                            ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                  ; N/A                                                                                      ;
; auto_signaltap_0|vcc                                                            ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                  ; N/A                                                                                      ;
; auto_signaltap_0|vcc                                                            ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                  ; N/A                                                                                      ;
; auto_signaltap_0|vcc                                                            ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                  ; N/A                                                                                      ;
; auto_signaltap_0|vcc                                                            ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                  ; N/A                                                                                      ;
; auto_signaltap_0|vcc                                                            ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                  ; N/A                                                                                      ;
; auto_signaltap_0|vcc                                                            ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                  ; N/A                                                                                      ;
; auto_signaltap_0|vcc                                                            ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                  ; N/A                                                                                      ;
; auto_signaltap_0|vcc                                                            ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                  ; N/A                                                                                      ;
; auto_signaltap_0|vcc                                                            ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                  ; N/A                                                                                      ;
; auto_signaltap_0|vcc                                                            ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                  ; N/A                                                                                      ;
; auto_signaltap_0|vcc                                                            ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                  ; N/A                                                                                      ;
; auto_signaltap_0|vcc                                                            ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                  ; N/A                                                                                      ;
; auto_signaltap_0|vcc                                                            ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                  ; N/A                                                                                      ;
; auto_signaltap_0|vcc                                                            ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                  ; N/A                                                                                      ;
; auto_signaltap_0|vcc                                                            ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                  ; N/A                                                                                      ;
; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[10].R|Q[0]  ; post-fitting  ; connected ; Top                            ; post-synthesis    ; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[10].R|Q[0]       ; N/A                                                                                      ;
; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[10].R|Q[0]  ; post-fitting  ; connected ; Top                            ; post-synthesis    ; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[10].R|Q[0]       ; N/A                                                                                      ;
; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[10].R|Q[10] ; post-fitting  ; connected ; Top                            ; post-synthesis    ; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[10].R|Q[10]      ; N/A                                                                                      ;
; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[10].R|Q[10] ; post-fitting  ; connected ; Top                            ; post-synthesis    ; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[10].R|Q[10]      ; N/A                                                                                      ;
; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[10].R|Q[11] ; post-fitting  ; connected ; Top                            ; post-synthesis    ; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[10].R|Q[11]      ; N/A                                                                                      ;
; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[10].R|Q[11] ; post-fitting  ; connected ; Top                            ; post-synthesis    ; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[10].R|Q[11]      ; N/A                                                                                      ;
; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[10].R|Q[12] ; post-fitting  ; connected ; Top                            ; post-synthesis    ; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[10].R|Q[12]      ; N/A                                                                                      ;
; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[10].R|Q[12] ; post-fitting  ; connected ; Top                            ; post-synthesis    ; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[10].R|Q[12]      ; N/A                                                                                      ;
; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[10].R|Q[13] ; post-fitting  ; connected ; Top                            ; post-synthesis    ; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[10].R|Q[13]      ; N/A                                                                                      ;
; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[10].R|Q[13] ; post-fitting  ; connected ; Top                            ; post-synthesis    ; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[10].R|Q[13]      ; N/A                                                                                      ;
; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[10].R|Q[14] ; post-fitting  ; connected ; Top                            ; post-synthesis    ; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[10].R|Q[14]      ; N/A                                                                                      ;
; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[10].R|Q[14] ; post-fitting  ; connected ; Top                            ; post-synthesis    ; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[10].R|Q[14]      ; N/A                                                                                      ;
; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[10].R|Q[15] ; post-fitting  ; connected ; Top                            ; post-synthesis    ; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[10].R|Q[15]      ; N/A                                                                                      ;
; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[10].R|Q[15] ; post-fitting  ; connected ; Top                            ; post-synthesis    ; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[10].R|Q[15]      ; N/A                                                                                      ;
; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[10].R|Q[16] ; post-fitting  ; connected ; Top                            ; post-synthesis    ; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[10].R|Q[16]      ; N/A                                                                                      ;
; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[10].R|Q[16] ; post-fitting  ; connected ; Top                            ; post-synthesis    ; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[10].R|Q[16]      ; N/A                                                                                      ;
; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[10].R|Q[17] ; post-fitting  ; connected ; Top                            ; post-synthesis    ; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[10].R|Q[17]      ; N/A                                                                                      ;
; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[10].R|Q[17] ; post-fitting  ; connected ; Top                            ; post-synthesis    ; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[10].R|Q[17]      ; N/A                                                                                      ;
; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[10].R|Q[18] ; post-fitting  ; connected ; Top                            ; post-synthesis    ; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[10].R|Q[18]      ; N/A                                                                                      ;
; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[10].R|Q[18] ; post-fitting  ; connected ; Top                            ; post-synthesis    ; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[10].R|Q[18]      ; N/A                                                                                      ;
; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[10].R|Q[19] ; post-fitting  ; connected ; Top                            ; post-synthesis    ; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[10].R|Q[19]      ; N/A                                                                                      ;
; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[10].R|Q[19] ; post-fitting  ; connected ; Top                            ; post-synthesis    ; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[10].R|Q[19]      ; N/A                                                                                      ;
; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[10].R|Q[1]  ; post-fitting  ; connected ; Top                            ; post-synthesis    ; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[10].R|Q[1]       ; N/A                                                                                      ;
; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[10].R|Q[1]  ; post-fitting  ; connected ; Top                            ; post-synthesis    ; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[10].R|Q[1]       ; N/A                                                                                      ;
; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[10].R|Q[20] ; post-fitting  ; connected ; Top                            ; post-synthesis    ; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[10].R|Q[20]      ; N/A                                                                                      ;
; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[10].R|Q[20] ; post-fitting  ; connected ; Top                            ; post-synthesis    ; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[10].R|Q[20]      ; N/A                                                                                      ;
; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[10].R|Q[21] ; post-fitting  ; connected ; Top                            ; post-synthesis    ; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[10].R|Q[21]      ; N/A                                                                                      ;
; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[10].R|Q[21] ; post-fitting  ; connected ; Top                            ; post-synthesis    ; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[10].R|Q[21]      ; N/A                                                                                      ;
; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[10].R|Q[22] ; post-fitting  ; connected ; Top                            ; post-synthesis    ; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[10].R|Q[22]      ; N/A                                                                                      ;
; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[10].R|Q[22] ; post-fitting  ; connected ; Top                            ; post-synthesis    ; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[10].R|Q[22]      ; N/A                                                                                      ;
; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[10].R|Q[23] ; post-fitting  ; connected ; Top                            ; post-synthesis    ; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[10].R|Q[23]      ; N/A                                                                                      ;
; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[10].R|Q[23] ; post-fitting  ; connected ; Top                            ; post-synthesis    ; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[10].R|Q[23]      ; N/A                                                                                      ;
; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[10].R|Q[24] ; post-fitting  ; connected ; Top                            ; post-synthesis    ; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[10].R|Q[24]      ; N/A                                                                                      ;
; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[10].R|Q[24] ; post-fitting  ; connected ; Top                            ; post-synthesis    ; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[10].R|Q[24]      ; N/A                                                                                      ;
; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[10].R|Q[25] ; post-fitting  ; connected ; Top                            ; post-synthesis    ; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[10].R|Q[25]      ; N/A                                                                                      ;
; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[10].R|Q[25] ; post-fitting  ; connected ; Top                            ; post-synthesis    ; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[10].R|Q[25]      ; N/A                                                                                      ;
; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[10].R|Q[26] ; post-fitting  ; connected ; Top                            ; post-synthesis    ; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[10].R|Q[26]      ; N/A                                                                                      ;
; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[10].R|Q[26] ; post-fitting  ; connected ; Top                            ; post-synthesis    ; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[10].R|Q[26]      ; N/A                                                                                      ;
; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[10].R|Q[27] ; post-fitting  ; connected ; Top                            ; post-synthesis    ; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[10].R|Q[27]      ; N/A                                                                                      ;
; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[10].R|Q[27] ; post-fitting  ; connected ; Top                            ; post-synthesis    ; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[10].R|Q[27]      ; N/A                                                                                      ;
; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[10].R|Q[28] ; post-fitting  ; connected ; Top                            ; post-synthesis    ; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[10].R|Q[28]      ; N/A                                                                                      ;
; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[10].R|Q[28] ; post-fitting  ; connected ; Top                            ; post-synthesis    ; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[10].R|Q[28]      ; N/A                                                                                      ;
; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[10].R|Q[29] ; post-fitting  ; connected ; Top                            ; post-synthesis    ; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[10].R|Q[29]      ; N/A                                                                                      ;
; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[10].R|Q[29] ; post-fitting  ; connected ; Top                            ; post-synthesis    ; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[10].R|Q[29]      ; N/A                                                                                      ;
; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[10].R|Q[2]  ; post-fitting  ; connected ; Top                            ; post-synthesis    ; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[10].R|Q[2]       ; N/A                                                                                      ;
; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[10].R|Q[2]  ; post-fitting  ; connected ; Top                            ; post-synthesis    ; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[10].R|Q[2]       ; N/A                                                                                      ;
; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[10].R|Q[30] ; post-fitting  ; connected ; Top                            ; post-synthesis    ; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[10].R|Q[30]      ; N/A                                                                                      ;
; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[10].R|Q[30] ; post-fitting  ; connected ; Top                            ; post-synthesis    ; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[10].R|Q[30]      ; N/A                                                                                      ;
; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[10].R|Q[31] ; post-fitting  ; connected ; Top                            ; post-synthesis    ; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[10].R|Q[31]      ; N/A                                                                                      ;
; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[10].R|Q[31] ; post-fitting  ; connected ; Top                            ; post-synthesis    ; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[10].R|Q[31]      ; N/A                                                                                      ;
; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[10].R|Q[3]  ; post-fitting  ; connected ; Top                            ; post-synthesis    ; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[10].R|Q[3]       ; N/A                                                                                      ;
; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[10].R|Q[3]  ; post-fitting  ; connected ; Top                            ; post-synthesis    ; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[10].R|Q[3]       ; N/A                                                                                      ;
; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[10].R|Q[4]  ; post-fitting  ; connected ; Top                            ; post-synthesis    ; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[10].R|Q[4]       ; N/A                                                                                      ;
; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[10].R|Q[4]  ; post-fitting  ; connected ; Top                            ; post-synthesis    ; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[10].R|Q[4]       ; N/A                                                                                      ;
; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[10].R|Q[5]  ; post-fitting  ; connected ; Top                            ; post-synthesis    ; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[10].R|Q[5]       ; N/A                                                                                      ;
; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[10].R|Q[5]  ; post-fitting  ; connected ; Top                            ; post-synthesis    ; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[10].R|Q[5]       ; N/A                                                                                      ;
; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[10].R|Q[6]  ; post-fitting  ; connected ; Top                            ; post-synthesis    ; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[10].R|Q[6]       ; N/A                                                                                      ;
; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[10].R|Q[6]  ; post-fitting  ; connected ; Top                            ; post-synthesis    ; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[10].R|Q[6]       ; N/A                                                                                      ;
; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[10].R|Q[7]  ; post-fitting  ; connected ; Top                            ; post-synthesis    ; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[10].R|Q[7]       ; N/A                                                                                      ;
; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[10].R|Q[7]  ; post-fitting  ; connected ; Top                            ; post-synthesis    ; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[10].R|Q[7]       ; N/A                                                                                      ;
; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[10].R|Q[8]  ; post-fitting  ; connected ; Top                            ; post-synthesis    ; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[10].R|Q[8]       ; N/A                                                                                      ;
; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[10].R|Q[8]  ; post-fitting  ; connected ; Top                            ; post-synthesis    ; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[10].R|Q[8]       ; N/A                                                                                      ;
; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[10].R|Q[9]  ; post-fitting  ; connected ; Top                            ; post-synthesis    ; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[10].R|Q[9]       ; N/A                                                                                      ;
; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[10].R|Q[9]  ; post-fitting  ; connected ; Top                            ; post-synthesis    ; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[10].R|Q[9]       ; N/A                                                                                      ;
; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[18].R|Q[0]  ; post-fitting  ; connected ; Top                            ; post-synthesis    ; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[18].R|Q[0]       ; N/A                                                                                      ;
; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[18].R|Q[0]  ; post-fitting  ; connected ; Top                            ; post-synthesis    ; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[18].R|Q[0]       ; N/A                                                                                      ;
; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[18].R|Q[10] ; post-fitting  ; connected ; Top                            ; post-synthesis    ; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[18].R|Q[10]      ; N/A                                                                                      ;
; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[18].R|Q[10] ; post-fitting  ; connected ; Top                            ; post-synthesis    ; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[18].R|Q[10]      ; N/A                                                                                      ;
; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[18].R|Q[11] ; post-fitting  ; connected ; Top                            ; post-synthesis    ; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[18].R|Q[11]      ; N/A                                                                                      ;
; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[18].R|Q[11] ; post-fitting  ; connected ; Top                            ; post-synthesis    ; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[18].R|Q[11]      ; N/A                                                                                      ;
; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[18].R|Q[12] ; post-fitting  ; connected ; Top                            ; post-synthesis    ; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[18].R|Q[12]      ; N/A                                                                                      ;
; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[18].R|Q[12] ; post-fitting  ; connected ; Top                            ; post-synthesis    ; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[18].R|Q[12]      ; N/A                                                                                      ;
; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[18].R|Q[13] ; post-fitting  ; connected ; Top                            ; post-synthesis    ; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[18].R|Q[13]      ; N/A                                                                                      ;
; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[18].R|Q[13] ; post-fitting  ; connected ; Top                            ; post-synthesis    ; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[18].R|Q[13]      ; N/A                                                                                      ;
; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[18].R|Q[14] ; post-fitting  ; connected ; Top                            ; post-synthesis    ; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[18].R|Q[14]      ; N/A                                                                                      ;
; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[18].R|Q[14] ; post-fitting  ; connected ; Top                            ; post-synthesis    ; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[18].R|Q[14]      ; N/A                                                                                      ;
; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[18].R|Q[15] ; post-fitting  ; connected ; Top                            ; post-synthesis    ; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[18].R|Q[15]      ; N/A                                                                                      ;
; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[18].R|Q[15] ; post-fitting  ; connected ; Top                            ; post-synthesis    ; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[18].R|Q[15]      ; N/A                                                                                      ;
; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[18].R|Q[16] ; post-fitting  ; connected ; Top                            ; post-synthesis    ; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[18].R|Q[16]      ; N/A                                                                                      ;
; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[18].R|Q[16] ; post-fitting  ; connected ; Top                            ; post-synthesis    ; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[18].R|Q[16]      ; N/A                                                                                      ;
; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[18].R|Q[17] ; post-fitting  ; connected ; Top                            ; post-synthesis    ; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[18].R|Q[17]      ; N/A                                                                                      ;
; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[18].R|Q[17] ; post-fitting  ; connected ; Top                            ; post-synthesis    ; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[18].R|Q[17]      ; N/A                                                                                      ;
; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[18].R|Q[18] ; post-fitting  ; connected ; Top                            ; post-synthesis    ; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[18].R|Q[18]      ; N/A                                                                                      ;
; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[18].R|Q[18] ; post-fitting  ; connected ; Top                            ; post-synthesis    ; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[18].R|Q[18]      ; N/A                                                                                      ;
; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[18].R|Q[19] ; post-fitting  ; connected ; Top                            ; post-synthesis    ; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[18].R|Q[19]      ; N/A                                                                                      ;
; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[18].R|Q[19] ; post-fitting  ; connected ; Top                            ; post-synthesis    ; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[18].R|Q[19]      ; N/A                                                                                      ;
; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[18].R|Q[1]  ; post-fitting  ; connected ; Top                            ; post-synthesis    ; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[18].R|Q[1]       ; N/A                                                                                      ;
; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[18].R|Q[1]  ; post-fitting  ; connected ; Top                            ; post-synthesis    ; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[18].R|Q[1]       ; N/A                                                                                      ;
; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[18].R|Q[20] ; post-fitting  ; connected ; Top                            ; post-synthesis    ; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[18].R|Q[20]      ; N/A                                                                                      ;
; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[18].R|Q[20] ; post-fitting  ; connected ; Top                            ; post-synthesis    ; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[18].R|Q[20]      ; N/A                                                                                      ;
; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[18].R|Q[21] ; post-fitting  ; connected ; Top                            ; post-synthesis    ; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[18].R|Q[21]      ; N/A                                                                                      ;
; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[18].R|Q[21] ; post-fitting  ; connected ; Top                            ; post-synthesis    ; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[18].R|Q[21]      ; N/A                                                                                      ;
; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[18].R|Q[22] ; post-fitting  ; connected ; Top                            ; post-synthesis    ; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[18].R|Q[22]      ; N/A                                                                                      ;
; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[18].R|Q[22] ; post-fitting  ; connected ; Top                            ; post-synthesis    ; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[18].R|Q[22]      ; N/A                                                                                      ;
; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[18].R|Q[23] ; post-fitting  ; connected ; Top                            ; post-synthesis    ; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[18].R|Q[23]      ; N/A                                                                                      ;
; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[18].R|Q[23] ; post-fitting  ; connected ; Top                            ; post-synthesis    ; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[18].R|Q[23]      ; N/A                                                                                      ;
; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[18].R|Q[24] ; post-fitting  ; connected ; Top                            ; post-synthesis    ; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[18].R|Q[24]      ; N/A                                                                                      ;
; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[18].R|Q[24] ; post-fitting  ; connected ; Top                            ; post-synthesis    ; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[18].R|Q[24]      ; N/A                                                                                      ;
; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[18].R|Q[25] ; post-fitting  ; connected ; Top                            ; post-synthesis    ; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[18].R|Q[25]      ; N/A                                                                                      ;
; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[18].R|Q[25] ; post-fitting  ; connected ; Top                            ; post-synthesis    ; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[18].R|Q[25]      ; N/A                                                                                      ;
; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[18].R|Q[26] ; post-fitting  ; connected ; Top                            ; post-synthesis    ; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[18].R|Q[26]      ; N/A                                                                                      ;
; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[18].R|Q[26] ; post-fitting  ; connected ; Top                            ; post-synthesis    ; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[18].R|Q[26]      ; N/A                                                                                      ;
; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[18].R|Q[27] ; post-fitting  ; connected ; Top                            ; post-synthesis    ; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[18].R|Q[27]      ; N/A                                                                                      ;
; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[18].R|Q[27] ; post-fitting  ; connected ; Top                            ; post-synthesis    ; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[18].R|Q[27]      ; N/A                                                                                      ;
; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[18].R|Q[28] ; post-fitting  ; connected ; Top                            ; post-synthesis    ; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[18].R|Q[28]      ; N/A                                                                                      ;
; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[18].R|Q[28] ; post-fitting  ; connected ; Top                            ; post-synthesis    ; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[18].R|Q[28]      ; N/A                                                                                      ;
; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[18].R|Q[29] ; post-fitting  ; connected ; Top                            ; post-synthesis    ; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[18].R|Q[29]      ; N/A                                                                                      ;
; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[18].R|Q[29] ; post-fitting  ; connected ; Top                            ; post-synthesis    ; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[18].R|Q[29]      ; N/A                                                                                      ;
; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[18].R|Q[2]  ; post-fitting  ; connected ; Top                            ; post-synthesis    ; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[18].R|Q[2]       ; N/A                                                                                      ;
; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[18].R|Q[2]  ; post-fitting  ; connected ; Top                            ; post-synthesis    ; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[18].R|Q[2]       ; N/A                                                                                      ;
; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[18].R|Q[30] ; post-fitting  ; connected ; Top                            ; post-synthesis    ; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[18].R|Q[30]      ; N/A                                                                                      ;
; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[18].R|Q[30] ; post-fitting  ; connected ; Top                            ; post-synthesis    ; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[18].R|Q[30]      ; N/A                                                                                      ;
; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[18].R|Q[31] ; post-fitting  ; connected ; Top                            ; post-synthesis    ; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[18].R|Q[31]      ; N/A                                                                                      ;
; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[18].R|Q[31] ; post-fitting  ; connected ; Top                            ; post-synthesis    ; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[18].R|Q[31]      ; N/A                                                                                      ;
; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[18].R|Q[3]  ; post-fitting  ; connected ; Top                            ; post-synthesis    ; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[18].R|Q[3]       ; N/A                                                                                      ;
; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[18].R|Q[3]  ; post-fitting  ; connected ; Top                            ; post-synthesis    ; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[18].R|Q[3]       ; N/A                                                                                      ;
; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[18].R|Q[4]  ; post-fitting  ; connected ; Top                            ; post-synthesis    ; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[18].R|Q[4]       ; N/A                                                                                      ;
; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[18].R|Q[4]  ; post-fitting  ; connected ; Top                            ; post-synthesis    ; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[18].R|Q[4]       ; N/A                                                                                      ;
; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[18].R|Q[5]  ; post-fitting  ; connected ; Top                            ; post-synthesis    ; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[18].R|Q[5]       ; N/A                                                                                      ;
; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[18].R|Q[5]  ; post-fitting  ; connected ; Top                            ; post-synthesis    ; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[18].R|Q[5]       ; N/A                                                                                      ;
; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[18].R|Q[6]  ; post-fitting  ; connected ; Top                            ; post-synthesis    ; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[18].R|Q[6]       ; N/A                                                                                      ;
; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[18].R|Q[6]  ; post-fitting  ; connected ; Top                            ; post-synthesis    ; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[18].R|Q[6]       ; N/A                                                                                      ;
; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[18].R|Q[7]  ; post-fitting  ; connected ; Top                            ; post-synthesis    ; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[18].R|Q[7]       ; N/A                                                                                      ;
; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[18].R|Q[7]  ; post-fitting  ; connected ; Top                            ; post-synthesis    ; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[18].R|Q[7]       ; N/A                                                                                      ;
; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[18].R|Q[8]  ; post-fitting  ; connected ; Top                            ; post-synthesis    ; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[18].R|Q[8]       ; N/A                                                                                      ;
; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[18].R|Q[8]  ; post-fitting  ; connected ; Top                            ; post-synthesis    ; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[18].R|Q[8]       ; N/A                                                                                      ;
; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[18].R|Q[9]  ; post-fitting  ; connected ; Top                            ; post-synthesis    ; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[18].R|Q[9]       ; N/A                                                                                      ;
; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[18].R|Q[9]  ; post-fitting  ; connected ; Top                            ; post-synthesis    ; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[18].R|Q[9]       ; N/A                                                                                      ;
; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[19].R|Q[0]  ; post-fitting  ; connected ; Top                            ; post-synthesis    ; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[19].R|Q[0]       ; N/A                                                                                      ;
; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[19].R|Q[0]  ; post-fitting  ; connected ; Top                            ; post-synthesis    ; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[19].R|Q[0]       ; N/A                                                                                      ;
; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[19].R|Q[10] ; post-fitting  ; connected ; Top                            ; post-synthesis    ; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[19].R|Q[10]      ; N/A                                                                                      ;
; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[19].R|Q[10] ; post-fitting  ; connected ; Top                            ; post-synthesis    ; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[19].R|Q[10]      ; N/A                                                                                      ;
; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[19].R|Q[11] ; post-fitting  ; connected ; Top                            ; post-synthesis    ; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[19].R|Q[11]      ; N/A                                                                                      ;
; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[19].R|Q[11] ; post-fitting  ; connected ; Top                            ; post-synthesis    ; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[19].R|Q[11]      ; N/A                                                                                      ;
; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[19].R|Q[12] ; post-fitting  ; connected ; Top                            ; post-synthesis    ; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[19].R|Q[12]      ; N/A                                                                                      ;
; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[19].R|Q[12] ; post-fitting  ; connected ; Top                            ; post-synthesis    ; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[19].R|Q[12]      ; N/A                                                                                      ;
; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[19].R|Q[13] ; post-fitting  ; connected ; Top                            ; post-synthesis    ; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[19].R|Q[13]      ; N/A                                                                                      ;
; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[19].R|Q[13] ; post-fitting  ; connected ; Top                            ; post-synthesis    ; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[19].R|Q[13]      ; N/A                                                                                      ;
; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[19].R|Q[14] ; post-fitting  ; connected ; Top                            ; post-synthesis    ; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[19].R|Q[14]      ; N/A                                                                                      ;
; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[19].R|Q[14] ; post-fitting  ; connected ; Top                            ; post-synthesis    ; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[19].R|Q[14]      ; N/A                                                                                      ;
; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[19].R|Q[15] ; post-fitting  ; connected ; Top                            ; post-synthesis    ; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[19].R|Q[15]      ; N/A                                                                                      ;
; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[19].R|Q[15] ; post-fitting  ; connected ; Top                            ; post-synthesis    ; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[19].R|Q[15]      ; N/A                                                                                      ;
; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[19].R|Q[16] ; post-fitting  ; connected ; Top                            ; post-synthesis    ; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[19].R|Q[16]      ; N/A                                                                                      ;
; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[19].R|Q[16] ; post-fitting  ; connected ; Top                            ; post-synthesis    ; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[19].R|Q[16]      ; N/A                                                                                      ;
; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[19].R|Q[17] ; post-fitting  ; connected ; Top                            ; post-synthesis    ; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[19].R|Q[17]      ; N/A                                                                                      ;
; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[19].R|Q[17] ; post-fitting  ; connected ; Top                            ; post-synthesis    ; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[19].R|Q[17]      ; N/A                                                                                      ;
; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[19].R|Q[18] ; post-fitting  ; connected ; Top                            ; post-synthesis    ; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[19].R|Q[18]      ; N/A                                                                                      ;
; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[19].R|Q[18] ; post-fitting  ; connected ; Top                            ; post-synthesis    ; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[19].R|Q[18]      ; N/A                                                                                      ;
; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[19].R|Q[19] ; post-fitting  ; connected ; Top                            ; post-synthesis    ; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[19].R|Q[19]      ; N/A                                                                                      ;
; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[19].R|Q[19] ; post-fitting  ; connected ; Top                            ; post-synthesis    ; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[19].R|Q[19]      ; N/A                                                                                      ;
; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[19].R|Q[1]  ; post-fitting  ; connected ; Top                            ; post-synthesis    ; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[19].R|Q[1]       ; N/A                                                                                      ;
; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[19].R|Q[1]  ; post-fitting  ; connected ; Top                            ; post-synthesis    ; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[19].R|Q[1]       ; N/A                                                                                      ;
; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[19].R|Q[20] ; post-fitting  ; connected ; Top                            ; post-synthesis    ; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[19].R|Q[20]      ; N/A                                                                                      ;
; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[19].R|Q[20] ; post-fitting  ; connected ; Top                            ; post-synthesis    ; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[19].R|Q[20]      ; N/A                                                                                      ;
; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[19].R|Q[21] ; post-fitting  ; connected ; Top                            ; post-synthesis    ; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[19].R|Q[21]      ; N/A                                                                                      ;
; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[19].R|Q[21] ; post-fitting  ; connected ; Top                            ; post-synthesis    ; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[19].R|Q[21]      ; N/A                                                                                      ;
; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[19].R|Q[22] ; post-fitting  ; connected ; Top                            ; post-synthesis    ; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[19].R|Q[22]      ; N/A                                                                                      ;
; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[19].R|Q[22] ; post-fitting  ; connected ; Top                            ; post-synthesis    ; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[19].R|Q[22]      ; N/A                                                                                      ;
; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[19].R|Q[23] ; post-fitting  ; connected ; Top                            ; post-synthesis    ; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[19].R|Q[23]      ; N/A                                                                                      ;
; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[19].R|Q[23] ; post-fitting  ; connected ; Top                            ; post-synthesis    ; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[19].R|Q[23]      ; N/A                                                                                      ;
; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[19].R|Q[24] ; post-fitting  ; connected ; Top                            ; post-synthesis    ; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[19].R|Q[24]      ; N/A                                                                                      ;
; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[19].R|Q[24] ; post-fitting  ; connected ; Top                            ; post-synthesis    ; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[19].R|Q[24]      ; N/A                                                                                      ;
; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[19].R|Q[25] ; post-fitting  ; connected ; Top                            ; post-synthesis    ; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[19].R|Q[25]      ; N/A                                                                                      ;
; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[19].R|Q[25] ; post-fitting  ; connected ; Top                            ; post-synthesis    ; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[19].R|Q[25]      ; N/A                                                                                      ;
; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[19].R|Q[26] ; post-fitting  ; connected ; Top                            ; post-synthesis    ; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[19].R|Q[26]      ; N/A                                                                                      ;
; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[19].R|Q[26] ; post-fitting  ; connected ; Top                            ; post-synthesis    ; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[19].R|Q[26]      ; N/A                                                                                      ;
; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[19].R|Q[27] ; post-fitting  ; connected ; Top                            ; post-synthesis    ; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[19].R|Q[27]      ; N/A                                                                                      ;
; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[19].R|Q[27] ; post-fitting  ; connected ; Top                            ; post-synthesis    ; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[19].R|Q[27]      ; N/A                                                                                      ;
; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[19].R|Q[28] ; post-fitting  ; connected ; Top                            ; post-synthesis    ; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[19].R|Q[28]      ; N/A                                                                                      ;
; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[19].R|Q[28] ; post-fitting  ; connected ; Top                            ; post-synthesis    ; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[19].R|Q[28]      ; N/A                                                                                      ;
; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[19].R|Q[29] ; post-fitting  ; connected ; Top                            ; post-synthesis    ; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[19].R|Q[29]      ; N/A                                                                                      ;
; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[19].R|Q[29] ; post-fitting  ; connected ; Top                            ; post-synthesis    ; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[19].R|Q[29]      ; N/A                                                                                      ;
; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[19].R|Q[2]  ; post-fitting  ; connected ; Top                            ; post-synthesis    ; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[19].R|Q[2]       ; N/A                                                                                      ;
; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[19].R|Q[2]  ; post-fitting  ; connected ; Top                            ; post-synthesis    ; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[19].R|Q[2]       ; N/A                                                                                      ;
; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[19].R|Q[30] ; post-fitting  ; connected ; Top                            ; post-synthesis    ; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[19].R|Q[30]      ; N/A                                                                                      ;
; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[19].R|Q[30] ; post-fitting  ; connected ; Top                            ; post-synthesis    ; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[19].R|Q[30]      ; N/A                                                                                      ;
; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[19].R|Q[31] ; post-fitting  ; connected ; Top                            ; post-synthesis    ; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[19].R|Q[31]      ; N/A                                                                                      ;
; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[19].R|Q[31] ; post-fitting  ; connected ; Top                            ; post-synthesis    ; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[19].R|Q[31]      ; N/A                                                                                      ;
; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[19].R|Q[3]  ; post-fitting  ; connected ; Top                            ; post-synthesis    ; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[19].R|Q[3]       ; N/A                                                                                      ;
; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[19].R|Q[3]  ; post-fitting  ; connected ; Top                            ; post-synthesis    ; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[19].R|Q[3]       ; N/A                                                                                      ;
; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[19].R|Q[4]  ; post-fitting  ; connected ; Top                            ; post-synthesis    ; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[19].R|Q[4]       ; N/A                                                                                      ;
; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[19].R|Q[4]  ; post-fitting  ; connected ; Top                            ; post-synthesis    ; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[19].R|Q[4]       ; N/A                                                                                      ;
; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[19].R|Q[5]  ; post-fitting  ; connected ; Top                            ; post-synthesis    ; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[19].R|Q[5]       ; N/A                                                                                      ;
; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[19].R|Q[5]  ; post-fitting  ; connected ; Top                            ; post-synthesis    ; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[19].R|Q[5]       ; N/A                                                                                      ;
; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[19].R|Q[6]  ; post-fitting  ; connected ; Top                            ; post-synthesis    ; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[19].R|Q[6]       ; N/A                                                                                      ;
; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[19].R|Q[6]  ; post-fitting  ; connected ; Top                            ; post-synthesis    ; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[19].R|Q[6]       ; N/A                                                                                      ;
; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[19].R|Q[7]  ; post-fitting  ; connected ; Top                            ; post-synthesis    ; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[19].R|Q[7]       ; N/A                                                                                      ;
; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[19].R|Q[7]  ; post-fitting  ; connected ; Top                            ; post-synthesis    ; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[19].R|Q[7]       ; N/A                                                                                      ;
; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[19].R|Q[8]  ; post-fitting  ; connected ; Top                            ; post-synthesis    ; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[19].R|Q[8]       ; N/A                                                                                      ;
; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[19].R|Q[8]  ; post-fitting  ; connected ; Top                            ; post-synthesis    ; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[19].R|Q[8]       ; N/A                                                                                      ;
; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[19].R|Q[9]  ; post-fitting  ; connected ; Top                            ; post-synthesis    ; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[19].R|Q[9]       ; N/A                                                                                      ;
; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[19].R|Q[9]  ; post-fitting  ; connected ; Top                            ; post-synthesis    ; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[19].R|Q[9]       ; N/A                                                                                      ;
; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[9].R|Q[0]   ; post-fitting  ; connected ; Top                            ; post-synthesis    ; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[9].R|Q[0]        ; N/A                                                                                      ;
; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[9].R|Q[0]   ; post-fitting  ; connected ; Top                            ; post-synthesis    ; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[9].R|Q[0]        ; N/A                                                                                      ;
; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[9].R|Q[10]  ; post-fitting  ; connected ; Top                            ; post-synthesis    ; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[9].R|Q[10]       ; N/A                                                                                      ;
; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[9].R|Q[10]  ; post-fitting  ; connected ; Top                            ; post-synthesis    ; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[9].R|Q[10]       ; N/A                                                                                      ;
; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[9].R|Q[11]  ; post-fitting  ; connected ; Top                            ; post-synthesis    ; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[9].R|Q[11]       ; N/A                                                                                      ;
; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[9].R|Q[11]  ; post-fitting  ; connected ; Top                            ; post-synthesis    ; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[9].R|Q[11]       ; N/A                                                                                      ;
; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[9].R|Q[12]  ; post-fitting  ; connected ; Top                            ; post-synthesis    ; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[9].R|Q[12]       ; N/A                                                                                      ;
; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[9].R|Q[12]  ; post-fitting  ; connected ; Top                            ; post-synthesis    ; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[9].R|Q[12]       ; N/A                                                                                      ;
; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[9].R|Q[13]  ; post-fitting  ; connected ; Top                            ; post-synthesis    ; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[9].R|Q[13]       ; N/A                                                                                      ;
; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[9].R|Q[13]  ; post-fitting  ; connected ; Top                            ; post-synthesis    ; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[9].R|Q[13]       ; N/A                                                                                      ;
; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[9].R|Q[14]  ; post-fitting  ; connected ; Top                            ; post-synthesis    ; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[9].R|Q[14]       ; N/A                                                                                      ;
; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[9].R|Q[14]  ; post-fitting  ; connected ; Top                            ; post-synthesis    ; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[9].R|Q[14]       ; N/A                                                                                      ;
; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[9].R|Q[15]  ; post-fitting  ; connected ; Top                            ; post-synthesis    ; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[9].R|Q[15]       ; N/A                                                                                      ;
; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[9].R|Q[15]  ; post-fitting  ; connected ; Top                            ; post-synthesis    ; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[9].R|Q[15]       ; N/A                                                                                      ;
; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[9].R|Q[16]  ; post-fitting  ; connected ; Top                            ; post-synthesis    ; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[9].R|Q[16]       ; N/A                                                                                      ;
; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[9].R|Q[16]  ; post-fitting  ; connected ; Top                            ; post-synthesis    ; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[9].R|Q[16]       ; N/A                                                                                      ;
; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[9].R|Q[17]  ; post-fitting  ; connected ; Top                            ; post-synthesis    ; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[9].R|Q[17]       ; N/A                                                                                      ;
; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[9].R|Q[17]  ; post-fitting  ; connected ; Top                            ; post-synthesis    ; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[9].R|Q[17]       ; N/A                                                                                      ;
; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[9].R|Q[18]  ; post-fitting  ; connected ; Top                            ; post-synthesis    ; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[9].R|Q[18]       ; N/A                                                                                      ;
; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[9].R|Q[18]  ; post-fitting  ; connected ; Top                            ; post-synthesis    ; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[9].R|Q[18]       ; N/A                                                                                      ;
; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[9].R|Q[19]  ; post-fitting  ; connected ; Top                            ; post-synthesis    ; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[9].R|Q[19]       ; N/A                                                                                      ;
; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[9].R|Q[19]  ; post-fitting  ; connected ; Top                            ; post-synthesis    ; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[9].R|Q[19]       ; N/A                                                                                      ;
; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[9].R|Q[1]   ; post-fitting  ; connected ; Top                            ; post-synthesis    ; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[9].R|Q[1]        ; N/A                                                                                      ;
; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[9].R|Q[1]   ; post-fitting  ; connected ; Top                            ; post-synthesis    ; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[9].R|Q[1]        ; N/A                                                                                      ;
; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[9].R|Q[20]  ; post-fitting  ; connected ; Top                            ; post-synthesis    ; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[9].R|Q[20]       ; N/A                                                                                      ;
; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[9].R|Q[20]  ; post-fitting  ; connected ; Top                            ; post-synthesis    ; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[9].R|Q[20]       ; N/A                                                                                      ;
; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[9].R|Q[21]  ; post-fitting  ; connected ; Top                            ; post-synthesis    ; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[9].R|Q[21]       ; N/A                                                                                      ;
; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[9].R|Q[21]  ; post-fitting  ; connected ; Top                            ; post-synthesis    ; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[9].R|Q[21]       ; N/A                                                                                      ;
; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[9].R|Q[22]  ; post-fitting  ; connected ; Top                            ; post-synthesis    ; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[9].R|Q[22]       ; N/A                                                                                      ;
; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[9].R|Q[22]  ; post-fitting  ; connected ; Top                            ; post-synthesis    ; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[9].R|Q[22]       ; N/A                                                                                      ;
; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[9].R|Q[23]  ; post-fitting  ; connected ; Top                            ; post-synthesis    ; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[9].R|Q[23]       ; N/A                                                                                      ;
; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[9].R|Q[23]  ; post-fitting  ; connected ; Top                            ; post-synthesis    ; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[9].R|Q[23]       ; N/A                                                                                      ;
; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[9].R|Q[24]  ; post-fitting  ; connected ; Top                            ; post-synthesis    ; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[9].R|Q[24]       ; N/A                                                                                      ;
; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[9].R|Q[24]  ; post-fitting  ; connected ; Top                            ; post-synthesis    ; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[9].R|Q[24]       ; N/A                                                                                      ;
; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[9].R|Q[25]  ; post-fitting  ; connected ; Top                            ; post-synthesis    ; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[9].R|Q[25]       ; N/A                                                                                      ;
; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[9].R|Q[25]  ; post-fitting  ; connected ; Top                            ; post-synthesis    ; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[9].R|Q[25]       ; N/A                                                                                      ;
; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[9].R|Q[26]  ; post-fitting  ; connected ; Top                            ; post-synthesis    ; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[9].R|Q[26]       ; N/A                                                                                      ;
; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[9].R|Q[26]  ; post-fitting  ; connected ; Top                            ; post-synthesis    ; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[9].R|Q[26]       ; N/A                                                                                      ;
; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[9].R|Q[27]  ; post-fitting  ; connected ; Top                            ; post-synthesis    ; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[9].R|Q[27]       ; N/A                                                                                      ;
; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[9].R|Q[27]  ; post-fitting  ; connected ; Top                            ; post-synthesis    ; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[9].R|Q[27]       ; N/A                                                                                      ;
; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[9].R|Q[28]  ; post-fitting  ; connected ; Top                            ; post-synthesis    ; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[9].R|Q[28]       ; N/A                                                                                      ;
; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[9].R|Q[28]  ; post-fitting  ; connected ; Top                            ; post-synthesis    ; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[9].R|Q[28]       ; N/A                                                                                      ;
; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[9].R|Q[29]  ; post-fitting  ; connected ; Top                            ; post-synthesis    ; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[9].R|Q[29]       ; N/A                                                                                      ;
; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[9].R|Q[29]  ; post-fitting  ; connected ; Top                            ; post-synthesis    ; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[9].R|Q[29]       ; N/A                                                                                      ;
; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[9].R|Q[2]   ; post-fitting  ; connected ; Top                            ; post-synthesis    ; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[9].R|Q[2]        ; N/A                                                                                      ;
; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[9].R|Q[2]   ; post-fitting  ; connected ; Top                            ; post-synthesis    ; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[9].R|Q[2]        ; N/A                                                                                      ;
; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[9].R|Q[30]  ; post-fitting  ; connected ; Top                            ; post-synthesis    ; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[9].R|Q[30]       ; N/A                                                                                      ;
; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[9].R|Q[30]  ; post-fitting  ; connected ; Top                            ; post-synthesis    ; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[9].R|Q[30]       ; N/A                                                                                      ;
; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[9].R|Q[31]  ; post-fitting  ; connected ; Top                            ; post-synthesis    ; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[9].R|Q[31]       ; N/A                                                                                      ;
; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[9].R|Q[31]  ; post-fitting  ; connected ; Top                            ; post-synthesis    ; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[9].R|Q[31]       ; N/A                                                                                      ;
; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[9].R|Q[3]   ; post-fitting  ; connected ; Top                            ; post-synthesis    ; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[9].R|Q[3]        ; N/A                                                                                      ;
; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[9].R|Q[3]   ; post-fitting  ; connected ; Top                            ; post-synthesis    ; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[9].R|Q[3]        ; N/A                                                                                      ;
; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[9].R|Q[4]   ; post-fitting  ; connected ; Top                            ; post-synthesis    ; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[9].R|Q[4]        ; N/A                                                                                      ;
; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[9].R|Q[4]   ; post-fitting  ; connected ; Top                            ; post-synthesis    ; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[9].R|Q[4]        ; N/A                                                                                      ;
; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[9].R|Q[5]   ; post-fitting  ; connected ; Top                            ; post-synthesis    ; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[9].R|Q[5]        ; N/A                                                                                      ;
; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[9].R|Q[5]   ; post-fitting  ; connected ; Top                            ; post-synthesis    ; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[9].R|Q[5]        ; N/A                                                                                      ;
; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[9].R|Q[6]   ; post-fitting  ; connected ; Top                            ; post-synthesis    ; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[9].R|Q[6]        ; N/A                                                                                      ;
; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[9].R|Q[6]   ; post-fitting  ; connected ; Top                            ; post-synthesis    ; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[9].R|Q[6]        ; N/A                                                                                      ;
; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[9].R|Q[7]   ; post-fitting  ; connected ; Top                            ; post-synthesis    ; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[9].R|Q[7]        ; N/A                                                                                      ;
; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[9].R|Q[7]   ; post-fitting  ; connected ; Top                            ; post-synthesis    ; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[9].R|Q[7]        ; N/A                                                                                      ;
; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[9].R|Q[8]   ; post-fitting  ; connected ; Top                            ; post-synthesis    ; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[9].R|Q[8]        ; N/A                                                                                      ;
; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[9].R|Q[8]   ; post-fitting  ; connected ; Top                            ; post-synthesis    ; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[9].R|Q[8]        ; N/A                                                                                      ;
; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[9].R|Q[9]   ; post-fitting  ; connected ; Top                            ; post-synthesis    ; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[9].R|Q[9]        ; N/A                                                                                      ;
; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[9].R|Q[9]   ; post-fitting  ; connected ; Top                            ; post-synthesis    ; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[9].R|Q[9]        ; N/A                                                                                      ;
+---------------------------------------------------------------------------------+---------------+-----------+--------------------------------+-------------------+--------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition
    Info: Processing started: Sat Apr  8 14:57:37 2023
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off single_cycle_p2 -c single_cycle_p2
Critical Warning (138067): Current license file does not support incremental compilation. The Quartus Prime software removes all the user-specified design partitions in the design automatically.
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 8 of the 8 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file /documentos/otros archivos/cicuitos y hardware/verilog/mde/riscv_single_cycle/src/uart_full_duplex/uart_tx.v
    Info (12023): Found entity 1: UART_TX File: E:/Documentos/Otros archivos/Cicuitos y Hardware/Verilog/MDE/RISCV_Single_Cycle/src/UART_Full_Duplex/UART_TX.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file /documentos/otros archivos/cicuitos y hardware/verilog/mde/riscv_single_cycle/src/uart_full_duplex/uart_rx.v
    Info (12023): Found entity 1: UART_RX File: E:/Documentos/Otros archivos/Cicuitos y Hardware/Verilog/MDE/RISCV_Single_Cycle/src/UART_Full_Duplex/UART_RX.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /documentos/otros archivos/cicuitos y hardware/verilog/mde/riscv_single_cycle/src/uart_full_duplex/txshift_register.v
    Info (12023): Found entity 1: TXshift_register File: E:/Documentos/Otros archivos/Cicuitos y Hardware/Verilog/MDE/RISCV_Single_Cycle/src/UART_Full_Duplex/TXshift_register.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /documentos/otros archivos/cicuitos y hardware/verilog/mde/riscv_single_cycle/src/uart_full_duplex/shift_register.v
    Info (12023): Found entity 1: shift_register File: E:/Documentos/Otros archivos/Cicuitos y Hardware/Verilog/MDE/RISCV_Single_Cycle/src/UART_Full_Duplex/shift_register.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /documentos/otros archivos/cicuitos y hardware/verilog/mde/riscv_single_cycle/src/uart_full_duplex/rxshift_register.v
    Info (12023): Found entity 1: RXshift_register File: E:/Documentos/Otros archivos/Cicuitos y Hardware/Verilog/MDE/RISCV_Single_Cycle/src/UART_Full_Duplex/RXshift_register.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /documentos/otros archivos/cicuitos y hardware/verilog/mde/riscv_single_cycle/src/uart_full_duplex/fsm_uart_tx.v
    Info (12023): Found entity 1: FSM_UART_tx File: E:/Documentos/Otros archivos/Cicuitos y Hardware/Verilog/MDE/RISCV_Single_Cycle/src/UART_Full_Duplex/FSM_UART_tx.v Line: 7
Info (12021): Found 1 design units, including 1 entities, in source file /documentos/otros archivos/cicuitos y hardware/verilog/mde/riscv_single_cycle/src/uart_full_duplex/fsm_uart_rx.v
    Info (12023): Found entity 1: FSM_UART_rx File: E:/Documentos/Otros archivos/Cicuitos y Hardware/Verilog/MDE/RISCV_Single_Cycle/src/UART_Full_Duplex/FSM_UART_rx.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file /documentos/otros archivos/cicuitos y hardware/verilog/mde/riscv_single_cycle/src/uart_full_duplex/ff_d_enable.v
    Info (12023): Found entity 1: FF_D_enable File: E:/Documentos/Otros archivos/Cicuitos y Hardware/Verilog/MDE/RISCV_Single_Cycle/src/UART_Full_Duplex/FF_D_enable.v Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file /documentos/otros archivos/cicuitos y hardware/verilog/mde/riscv_single_cycle/src/uart_full_duplex/ff_d_2enable.v
    Info (12023): Found entity 1: FF_D_2enable File: E:/Documentos/Otros archivos/Cicuitos y Hardware/Verilog/MDE/RISCV_Single_Cycle/src/UART_Full_Duplex/FF_D_2enable.v Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file /documentos/otros archivos/cicuitos y hardware/verilog/mde/riscv_single_cycle/src/uart_full_duplex/counter_param.v
    Info (12023): Found entity 1: Counter_Param File: E:/Documentos/Otros archivos/Cicuitos y Hardware/Verilog/MDE/RISCV_Single_Cycle/src/UART_Full_Duplex/Counter_Param.v Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file /documentos/otros archivos/cicuitos y hardware/verilog/mde/riscv_single_cycle/src/uart_full_duplex/bit_rate_pulse.v
    Info (12023): Found entity 1: Bit_Rate_Pulse File: E:/Documentos/Otros archivos/Cicuitos y Hardware/Verilog/MDE/RISCV_Single_Cycle/src/UART_Full_Duplex/Bit_Rate_Pulse.v Line: 7
Info (12021): Found 1 design units, including 1 entities, in source file /documentos/otros archivos/cicuitos y hardware/verilog/mde/riscv_single_cycle/src/uart.v
    Info (12023): Found entity 1: UART File: E:/Documentos/Otros archivos/Cicuitos y Hardware/Verilog/MDE/RISCV_Single_Cycle/src/UART.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /documentos/otros archivos/cicuitos y hardware/verilog/mde/riscv_single_cycle/src/memcontroller.v
    Info (12023): Found entity 1: MemController File: E:/Documentos/Otros archivos/Cicuitos y Hardware/Verilog/MDE/RISCV_Single_Cycle/src/MemController.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /documentos/otros archivos/cicuitos y hardware/verilog/mde/riscv_single_cycle/src/single_cycle_p2.v
    Info (12023): Found entity 1: single_cycle_p2 File: E:/Documentos/Otros archivos/Cicuitos y Hardware/Verilog/MDE/RISCV_Single_Cycle/src/single_cycle_p2.v Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file /documentos/otros archivos/cicuitos y hardware/verilog/mde/riscv_single_cycle/src/core_risc_v.v
    Info (12023): Found entity 1: core_risc_v File: E:/Documentos/Otros archivos/Cicuitos y Hardware/Verilog/MDE/RISCV_Single_Cycle/src/core_risc_v.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /documentos/otros archivos/cicuitos y hardware/verilog/mde/riscv_single_cycle/src/alu/alu.v
    Info (12023): Found entity 1: ALU File: E:/Documentos/Otros archivos/Cicuitos y Hardware/Verilog/MDE/RISCV_Single_Cycle/src/ALU/ALU.v Line: 20
Info (12021): Found 1 design units, including 1 entities, in source file /documentos/otros archivos/cicuitos y hardware/verilog/mde/riscv_single_cycle/src/single_port_rom/single_port_rom.v
    Info (12023): Found entity 1: single_port_rom File: E:/Documentos/Otros archivos/Cicuitos y Hardware/Verilog/MDE/RISCV_Single_Cycle/src/Single_port_ROM/single_port_rom.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file /documentos/otros archivos/cicuitos y hardware/verilog/mde/riscv_single_cycle/src/single_port_ram/single_port_ram.v
    Info (12023): Found entity 1: single_port_ram File: E:/Documentos/Otros archivos/Cicuitos y Hardware/Verilog/MDE/RISCV_Single_Cycle/src/Single_port_RAM/single_port_ram.v Line: 13
Info (12021): Found 1 design units, including 1 entities, in source file /documentos/otros archivos/cicuitos y hardware/verilog/mde/riscv_single_cycle/src/single_port_ram/gpio_in_out.v
    Info (12023): Found entity 1: GPIO_in_out File: E:/Documentos/Otros archivos/Cicuitos y Hardware/Verilog/MDE/RISCV_Single_Cycle/src/Single_port_RAM/GPIO_in_out.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /documentos/otros archivos/cicuitos y hardware/verilog/mde/riscv_single_cycle/src/signextend/imm.v
    Info (12023): Found entity 1: imm File: E:/Documentos/Otros archivos/Cicuitos y Hardware/Verilog/MDE/RISCV_Single_Cycle/src/SignExtend/imm.v Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file /documentos/otros archivos/cicuitos y hardware/verilog/mde/riscv_single_cycle/src/registerfile/writecontrol.v
    Info (12023): Found entity 1: WriteControl File: E:/Documentos/Otros archivos/Cicuitos y Hardware/Verilog/MDE/RISCV_Single_Cycle/src/RegisterFile/WriteControl.v Line: 10
Info (12021): Found 1 design units, including 1 entities, in source file /documentos/otros archivos/cicuitos y hardware/verilog/mde/riscv_single_cycle/src/registerfile/registers.v
    Info (12023): Found entity 1: Registers File: E:/Documentos/Otros archivos/Cicuitos y Hardware/Verilog/MDE/RISCV_Single_Cycle/src/RegisterFile/Registers.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /documentos/otros archivos/cicuitos y hardware/verilog/mde/riscv_single_cycle/src/registerfile/registerfile.v
    Info (12023): Found entity 1: RegisterFile File: E:/Documentos/Otros archivos/Cicuitos y Hardware/Verilog/MDE/RISCV_Single_Cycle/src/RegisterFile/RegisterFile.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file /documentos/otros archivos/cicuitos y hardware/verilog/mde/riscv_single_cycle/src/registerfile/register.v
    Info (12023): Found entity 1: Register File: E:/Documentos/Otros archivos/Cicuitos y Hardware/Verilog/MDE/RISCV_Single_Cycle/src/RegisterFile/Register.v Line: 10
Info (12021): Found 1 design units, including 1 entities, in source file /documentos/otros archivos/cicuitos y hardware/verilog/mde/riscv_single_cycle/src/registerfile/mux32input.v
    Info (12023): Found entity 1: MUX32input File: E:/Documentos/Otros archivos/Cicuitos y Hardware/Verilog/MDE/RISCV_Single_Cycle/src/RegisterFile/MUX32input.v Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file /documentos/otros archivos/cicuitos y hardware/verilog/mde/riscv_single_cycle/src/muxs/mux_4to1.v
    Info (12023): Found entity 1: Mux_4to1 File: E:/Documentos/Otros archivos/Cicuitos y Hardware/Verilog/MDE/RISCV_Single_Cycle/src/Muxs/Mux_4to1.v Line: 15
Info (12021): Found 1 design units, including 1 entities, in source file /documentos/otros archivos/cicuitos y hardware/verilog/mde/riscv_single_cycle/src/muxs/mux_2to1.v
    Info (12023): Found entity 1: Mux_2to1 File: E:/Documentos/Otros archivos/Cicuitos y Hardware/Verilog/MDE/RISCV_Single_Cycle/src/Muxs/Mux_2to1.v Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file /documentos/otros archivos/cicuitos y hardware/verilog/mde/riscv_single_cycle/src/fsm/control_unit_riscv.v
    Info (12023): Found entity 1: Control_unit_riscv File: E:/Documentos/Otros archivos/Cicuitos y Hardware/Verilog/MDE/RISCV_Single_Cycle/src/FSM/Control_unit_riscv.v Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file /documentos/otros archivos/cicuitos y hardware/verilog/mde/riscv_single_cycle/src/fsm/control_unit.v
    Info (12023): Found entity 1: Control_Unit File: E:/Documentos/Otros archivos/Cicuitos y Hardware/Verilog/MDE/RISCV_Single_Cycle/src/FSM/Control_Unit.v Line: 12
Info (12021): Found 1 design units, including 1 entities, in source file /documentos/otros archivos/cicuitos y hardware/verilog/mde/riscv_single_cycle/src/fsm/alu_decoder.v
    Info (12023): Found entity 1: ALU_decoder File: E:/Documentos/Otros archivos/Cicuitos y Hardware/Verilog/MDE/RISCV_Single_Cycle/src/FSM/ALU_decoder.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file /documentos/otros archivos/cicuitos y hardware/verilog/mde/riscv_single_cycle/src/alu/adder.v
    Info (12023): Found entity 1: adder File: E:/Documentos/Otros archivos/Cicuitos y Hardware/Verilog/MDE/RISCV_Single_Cycle/src/ALU/adder.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /documentos/otros archivos/cicuitos y hardware/verilog/mde/riscv_single_cycle/src/single_port_rom/memory_rom.v
    Info (12023): Found entity 1: memory_ROM File: E:/Documentos/Otros archivos/Cicuitos y Hardware/Verilog/MDE/RISCV_Single_Cycle/src/Single_port_ROM/memory_ROM.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /documentos/otros archivos/cicuitos y hardware/verilog/mde/riscv_single_cycle/src/control.v
    Info (12023): Found entity 1: Control File: E:/Documentos/Otros archivos/Cicuitos y Hardware/Verilog/MDE/RISCV_Single_Cycle/src/Control.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /documentos/otros archivos/cicuitos y hardware/verilog/mde/riscv_single_cycle/src/muxninput.v
    Info (12023): Found entity 1: MUXNInput File: E:/Documentos/Otros archivos/Cicuitos y Hardware/Verilog/MDE/RISCV_Single_Cycle/src/MUXNInput.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /documentos/otros archivos/cicuitos y hardware/verilog/mde/riscv_single_cycle/src/riscv_tb.v
    Info (12023): Found entity 1: RISCV_tb File: E:/Documentos/Otros archivos/Cicuitos y Hardware/Verilog/MDE/RISCV_Single_Cycle/src/RISCV_tb.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file pll40mhz.v
    Info (12023): Found entity 1: pll40MHz File: E:/Documentos/Otros archivos/Cicuitos y Hardware/Verilog/MDE/RISCV_Single_Cycle/proj_quartus/pll40MHz.v Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file pll40mhz/pll40mhz_0002.v
    Info (12023): Found entity 1: pll40MHz_0002 File: E:/Documentos/Otros archivos/Cicuitos y Hardware/Verilog/MDE/RISCV_Single_Cycle/proj_quartus/pll40MHz/pll40MHz_0002.v Line: 2
Info (12127): Elaborating entity "single_cycle_p2" for the top level hierarchy
Info (12128): Elaborating entity "pll40MHz" for hierarchy "pll40MHz:clk40MHz" File: E:/Documentos/Otros archivos/Cicuitos y Hardware/Verilog/MDE/RISCV_Single_Cycle/src/single_cycle_p2.v Line: 32
Info (12128): Elaborating entity "pll40MHz_0002" for hierarchy "pll40MHz:clk40MHz|pll40MHz_0002:pll40mhz_inst" File: E:/Documentos/Otros archivos/Cicuitos y Hardware/Verilog/MDE/RISCV_Single_Cycle/proj_quartus/pll40MHz.v Line: 18
Info (12128): Elaborating entity "altera_pll" for hierarchy "pll40MHz:clk40MHz|pll40MHz_0002:pll40mhz_inst|altera_pll:altera_pll_i" File: E:/Documentos/Otros archivos/Cicuitos y Hardware/Verilog/MDE/RISCV_Single_Cycle/proj_quartus/pll40MHz/pll40MHz_0002.v Line: 85
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "wire_to_nowhere_64" into its bus
Info (12130): Elaborated megafunction instantiation "pll40MHz:clk40MHz|pll40MHz_0002:pll40mhz_inst|altera_pll:altera_pll_i" File: E:/Documentos/Otros archivos/Cicuitos y Hardware/Verilog/MDE/RISCV_Single_Cycle/proj_quartus/pll40MHz/pll40MHz_0002.v Line: 85
Info (12133): Instantiated megafunction "pll40MHz:clk40MHz|pll40MHz_0002:pll40mhz_inst|altera_pll:altera_pll_i" with the following parameter: File: E:/Documentos/Otros archivos/Cicuitos y Hardware/Verilog/MDE/RISCV_Single_Cycle/proj_quartus/pll40MHz/pll40MHz_0002.v Line: 85
    Info (12134): Parameter "fractional_vco_multiplier" = "false"
    Info (12134): Parameter "reference_clock_frequency" = "50.0 MHz"
    Info (12134): Parameter "operation_mode" = "direct"
    Info (12134): Parameter "number_of_clocks" = "1"
    Info (12134): Parameter "output_clock_frequency0" = "40.000000 MHz"
    Info (12134): Parameter "phase_shift0" = "0 ps"
    Info (12134): Parameter "duty_cycle0" = "50"
    Info (12134): Parameter "output_clock_frequency1" = "0 MHz"
    Info (12134): Parameter "phase_shift1" = "0 ps"
    Info (12134): Parameter "duty_cycle1" = "50"
    Info (12134): Parameter "output_clock_frequency2" = "0 MHz"
    Info (12134): Parameter "phase_shift2" = "0 ps"
    Info (12134): Parameter "duty_cycle2" = "50"
    Info (12134): Parameter "output_clock_frequency3" = "0 MHz"
    Info (12134): Parameter "phase_shift3" = "0 ps"
    Info (12134): Parameter "duty_cycle3" = "50"
    Info (12134): Parameter "output_clock_frequency4" = "0 MHz"
    Info (12134): Parameter "phase_shift4" = "0 ps"
    Info (12134): Parameter "duty_cycle4" = "50"
    Info (12134): Parameter "output_clock_frequency5" = "0 MHz"
    Info (12134): Parameter "phase_shift5" = "0 ps"
    Info (12134): Parameter "duty_cycle5" = "50"
    Info (12134): Parameter "output_clock_frequency6" = "0 MHz"
    Info (12134): Parameter "phase_shift6" = "0 ps"
    Info (12134): Parameter "duty_cycle6" = "50"
    Info (12134): Parameter "output_clock_frequency7" = "0 MHz"
    Info (12134): Parameter "phase_shift7" = "0 ps"
    Info (12134): Parameter "duty_cycle7" = "50"
    Info (12134): Parameter "output_clock_frequency8" = "0 MHz"
    Info (12134): Parameter "phase_shift8" = "0 ps"
    Info (12134): Parameter "duty_cycle8" = "50"
    Info (12134): Parameter "output_clock_frequency9" = "0 MHz"
    Info (12134): Parameter "phase_shift9" = "0 ps"
    Info (12134): Parameter "duty_cycle9" = "50"
    Info (12134): Parameter "output_clock_frequency10" = "0 MHz"
    Info (12134): Parameter "phase_shift10" = "0 ps"
    Info (12134): Parameter "duty_cycle10" = "50"
    Info (12134): Parameter "output_clock_frequency11" = "0 MHz"
    Info (12134): Parameter "phase_shift11" = "0 ps"
    Info (12134): Parameter "duty_cycle11" = "50"
    Info (12134): Parameter "output_clock_frequency12" = "0 MHz"
    Info (12134): Parameter "phase_shift12" = "0 ps"
    Info (12134): Parameter "duty_cycle12" = "50"
    Info (12134): Parameter "output_clock_frequency13" = "0 MHz"
    Info (12134): Parameter "phase_shift13" = "0 ps"
    Info (12134): Parameter "duty_cycle13" = "50"
    Info (12134): Parameter "output_clock_frequency14" = "0 MHz"
    Info (12134): Parameter "phase_shift14" = "0 ps"
    Info (12134): Parameter "duty_cycle14" = "50"
    Info (12134): Parameter "output_clock_frequency15" = "0 MHz"
    Info (12134): Parameter "phase_shift15" = "0 ps"
    Info (12134): Parameter "duty_cycle15" = "50"
    Info (12134): Parameter "output_clock_frequency16" = "0 MHz"
    Info (12134): Parameter "phase_shift16" = "0 ps"
    Info (12134): Parameter "duty_cycle16" = "50"
    Info (12134): Parameter "output_clock_frequency17" = "0 MHz"
    Info (12134): Parameter "phase_shift17" = "0 ps"
    Info (12134): Parameter "duty_cycle17" = "50"
    Info (12134): Parameter "pll_type" = "General"
    Info (12134): Parameter "pll_subtype" = "General"
Info (12128): Elaborating entity "core_risc_v" for hierarchy "core_risc_v:core" File: E:/Documentos/Otros archivos/Cicuitos y Hardware/Verilog/MDE/RISCV_Single_Cycle/src/single_cycle_p2.v Line: 43
Info (12128): Elaborating entity "Register" for hierarchy "core_risc_v:core|Register:PCReg" File: E:/Documentos/Otros archivos/Cicuitos y Hardware/Verilog/MDE/RISCV_Single_Cycle/src/core_risc_v.v Line: 32
Info (12128): Elaborating entity "adder" for hierarchy "core_risc_v:core|adder:PC_adder" File: E:/Documentos/Otros archivos/Cicuitos y Hardware/Verilog/MDE/RISCV_Single_Cycle/src/core_risc_v.v Line: 42
Info (12128): Elaborating entity "Mux_2to1" for hierarchy "core_risc_v:core|Mux_2to1:pc_src" File: E:/Documentos/Otros archivos/Cicuitos y Hardware/Verilog/MDE/RISCV_Single_Cycle/src/core_risc_v.v Line: 63
Info (12128): Elaborating entity "memory_ROM" for hierarchy "core_risc_v:core|memory_ROM:ROM" File: E:/Documentos/Otros archivos/Cicuitos y Hardware/Verilog/MDE/RISCV_Single_Cycle/src/core_risc_v.v Line: 92
Info (12128): Elaborating entity "single_port_rom" for hierarchy "core_risc_v:core|memory_ROM:ROM|single_port_rom:ROM_32bitD_programMemory" File: E:/Documentos/Otros archivos/Cicuitos y Hardware/Verilog/MDE/RISCV_Single_Cycle/src/Single_port_ROM/memory_ROM.v Line: 19
Warning (10850): Verilog HDL warning at single_port_rom.v(15): number of words (40) in memory file does not match the number of elements in the address range [0:63] File: E:/Documentos/Otros archivos/Cicuitos y Hardware/Verilog/MDE/RISCV_Single_Cycle/src/Single_port_ROM/single_port_rom.v Line: 15
Warning (10030): Net "rom.data_a" at single_port_rom.v(8) has no driver or initial value, using a default initial value '0' File: E:/Documentos/Otros archivos/Cicuitos y Hardware/Verilog/MDE/RISCV_Single_Cycle/src/Single_port_ROM/single_port_rom.v Line: 8
Warning (10030): Net "rom.waddr_a" at single_port_rom.v(8) has no driver or initial value, using a default initial value '0' File: E:/Documentos/Otros archivos/Cicuitos y Hardware/Verilog/MDE/RISCV_Single_Cycle/src/Single_port_ROM/single_port_rom.v Line: 8
Warning (10030): Net "rom.we_a" at single_port_rom.v(8) has no driver or initial value, using a default initial value '0' File: E:/Documentos/Otros archivos/Cicuitos y Hardware/Verilog/MDE/RISCV_Single_Cycle/src/Single_port_ROM/single_port_rom.v Line: 8
Info (12128): Elaborating entity "Mux_4to1" for hierarchy "core_risc_v:core|Mux_4to1:data_pc_rd" File: E:/Documentos/Otros archivos/Cicuitos y Hardware/Verilog/MDE/RISCV_Single_Cycle/src/core_risc_v.v Line: 106
Info (12128): Elaborating entity "RegisterFile" for hierarchy "core_risc_v:core|RegisterFile:RegFile" File: E:/Documentos/Otros archivos/Cicuitos y Hardware/Verilog/MDE/RISCV_Single_Cycle/src/core_risc_v.v Line: 120
Info (12128): Elaborating entity "WriteControl" for hierarchy "core_risc_v:core|RegisterFile:RegFile|WriteControl:WC_32_regs" File: E:/Documentos/Otros archivos/Cicuitos y Hardware/Verilog/MDE/RISCV_Single_Cycle/src/RegisterFile/RegisterFile.v Line: 61
Info (12128): Elaborating entity "Registers" for hierarchy "core_risc_v:core|RegisterFile:RegFile|Registers:Regs" File: E:/Documentos/Otros archivos/Cicuitos y Hardware/Verilog/MDE/RISCV_Single_Cycle/src/RegisterFile/RegisterFile.v Line: 132
Info (12128): Elaborating entity "Register" for hierarchy "core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R0_1[0].R" File: E:/Documentos/Otros archivos/Cicuitos y Hardware/Verilog/MDE/RISCV_Single_Cycle/src/RegisterFile/Registers.v Line: 150
Info (12128): Elaborating entity "MUX32input" for hierarchy "core_risc_v:core|RegisterFile:RegFile|MUX32input:rd1Out" File: E:/Documentos/Otros archivos/Cicuitos y Hardware/Verilog/MDE/RISCV_Single_Cycle/src/RegisterFile/RegisterFile.v Line: 170
Info (12128): Elaborating entity "imm" for hierarchy "core_risc_v:core|imm:GenImm" File: E:/Documentos/Otros archivos/Cicuitos y Hardware/Verilog/MDE/RISCV_Single_Cycle/src/core_risc_v.v Line: 130
Info (12128): Elaborating entity "ALU" for hierarchy "core_risc_v:core|ALU:ALU_Block" File: E:/Documentos/Otros archivos/Cicuitos y Hardware/Verilog/MDE/RISCV_Single_Cycle/src/core_risc_v.v Line: 152
Info (12128): Elaborating entity "Control_unit_riscv" for hierarchy "core_risc_v:core|Control_unit_riscv:cu_riscV" File: E:/Documentos/Otros archivos/Cicuitos y Hardware/Verilog/MDE/RISCV_Single_Cycle/src/core_risc_v.v Line: 175
Info (12128): Elaborating entity "ALU_decoder" for hierarchy "core_risc_v:core|Control_unit_riscv:cu_riscV|ALU_decoder:ALUControl" File: E:/Documentos/Otros archivos/Cicuitos y Hardware/Verilog/MDE/RISCV_Single_Cycle/src/FSM/Control_unit_riscv.v Line: 36
Info (12128): Elaborating entity "Control" for hierarchy "core_risc_v:core|Control_unit_riscv:cu_riscV|Control:ControlModule" File: E:/Documentos/Otros archivos/Cicuitos y Hardware/Verilog/MDE/RISCV_Single_Cycle/src/FSM/Control_unit_riscv.v Line: 51
Info (12128): Elaborating entity "MemController" for hierarchy "MemController:MemCtrl" File: E:/Documentos/Otros archivos/Cicuitos y Hardware/Verilog/MDE/RISCV_Single_Cycle/src/single_cycle_p2.v Line: 54
Info (12128): Elaborating entity "MUXNInput" for hierarchy "MUXNInput:DataMUX" File: E:/Documentos/Otros archivos/Cicuitos y Hardware/Verilog/MDE/RISCV_Single_Cycle/src/single_cycle_p2.v Line: 62
Info (12128): Elaborating entity "UART" for hierarchy "UART:uart0" File: E:/Documentos/Otros archivos/Cicuitos y Hardware/Verilog/MDE/RISCV_Single_Cycle/src/single_cycle_p2.v Line: 74
Info (12128): Elaborating entity "UART_TX" for hierarchy "UART:uart0|UART_TX:TX" File: E:/Documentos/Otros archivos/Cicuitos y Hardware/Verilog/MDE/RISCV_Single_Cycle/src/UART.v Line: 46
Info (12128): Elaborating entity "Bit_Rate_Pulse" for hierarchy "UART:uart0|UART_TX:TX|Bit_Rate_Pulse:BR_pulse_tx" File: E:/Documentos/Otros archivos/Cicuitos y Hardware/Verilog/MDE/RISCV_Single_Cycle/src/UART_Full_Duplex/UART_TX.v Line: 30
Info (12128): Elaborating entity "FSM_UART_tx" for hierarchy "UART:uart0|UART_TX:TX|FSM_UART_tx:FSM_tx" File: E:/Documentos/Otros archivos/Cicuitos y Hardware/Verilog/MDE/RISCV_Single_Cycle/src/UART_Full_Duplex/UART_TX.v Line: 48
Info (12128): Elaborating entity "Counter_Param" for hierarchy "UART:uart0|UART_TX:TX|Counter_Param:Counter_bits_tx" File: E:/Documentos/Otros archivos/Cicuitos y Hardware/Verilog/MDE/RISCV_Single_Cycle/src/UART_Full_Duplex/UART_TX.v Line: 56
Info (12128): Elaborating entity "TXshift_register" for hierarchy "UART:uart0|UART_TX:TX|TXshift_register:SR" File: E:/Documentos/Otros archivos/Cicuitos y Hardware/Verilog/MDE/RISCV_Single_Cycle/src/UART_Full_Duplex/UART_TX.v Line: 66
Info (12128): Elaborating entity "FF_D_2enable" for hierarchy "UART:uart0|UART_TX:TX|TXshift_register:SR|FF_D_2enable:FF_[0].FF" File: E:/Documentos/Otros archivos/Cicuitos y Hardware/Verilog/MDE/RISCV_Single_Cycle/src/UART_Full_Duplex/TXshift_register.v Line: 26
Info (12128): Elaborating entity "UART_RX" for hierarchy "UART:uart0|UART_RX:RX" File: E:/Documentos/Otros archivos/Cicuitos y Hardware/Verilog/MDE/RISCV_Single_Cycle/src/UART.v Line: 54
Info (12128): Elaborating entity "Bit_Rate_Pulse" for hierarchy "UART:uart0|UART_RX:RX|Bit_Rate_Pulse:BR_pulse_rx" File: E:/Documentos/Otros archivos/Cicuitos y Hardware/Verilog/MDE/RISCV_Single_Cycle/src/UART_Full_Duplex/UART_RX.v Line: 19
Info (12128): Elaborating entity "FSM_UART_rx" for hierarchy "UART:uart0|UART_RX:RX|FSM_UART_rx:FSM_rx" File: E:/Documentos/Otros archivos/Cicuitos y Hardware/Verilog/MDE/RISCV_Single_Cycle/src/UART_Full_Duplex/UART_RX.v Line: 34
Info (12128): Elaborating entity "FF_D_enable" for hierarchy "UART:uart0|UART_RX:RX|FSM_UART_rx:FSM_rx|FF_D_enable:Sampling" File: E:/Documentos/Otros archivos/Cicuitos y Hardware/Verilog/MDE/RISCV_Single_Cycle/src/UART_Full_Duplex/FSM_UART_rx.v Line: 160
Info (12128): Elaborating entity "RXshift_register" for hierarchy "UART:uart0|UART_RX:RX|RXshift_register:SR" File: E:/Documentos/Otros archivos/Cicuitos y Hardware/Verilog/MDE/RISCV_Single_Cycle/src/UART_Full_Duplex/UART_RX.v Line: 50
Info (12128): Elaborating entity "GPIO_in_out" for hierarchy "GPIO_in_out:GPIO" File: E:/Documentos/Otros archivos/Cicuitos y Hardware/Verilog/MDE/RISCV_Single_Cycle/src/single_cycle_p2.v Line: 84
Info (12128): Elaborating entity "single_port_ram" for hierarchy "single_port_ram:RAM_32bit_dataMemory" File: E:/Documentos/Otros archivos/Cicuitos y Hardware/Verilog/MDE/RISCV_Single_Cycle/src/single_cycle_p2.v Line: 97
Critical Warning (138067): Current license file does not support incremental compilation. The Quartus Prime software removes all the user-specified design partitions in the design automatically.
Info (12021): Found 1 design units, including 1 entities, in source file db/sld_ela_trigger_bgp.tdf
    Info (12023): Found entity 1: sld_ela_trigger_bgp File: E:/Documentos/Otros archivos/Cicuitos y Hardware/Verilog/MDE/RISCV_Single_Cycle/proj_quartus/db/sld_ela_trigger_bgp.tdf Line: 26
Info (12021): Found 1 design units, including 1 entities, in source file db/sld_reserved_single_cycle_p2_auto_signaltap_0_1_2e69.v
    Info (12023): Found entity 1: sld_reserved_single_cycle_p2_auto_signaltap_0_1_2e69 File: E:/Documentos/Otros archivos/Cicuitos y Hardware/Verilog/MDE/RISCV_Single_Cycle/proj_quartus/db/sld_reserved_single_cycle_p2_auto_signaltap_0_1_2e69.v Line: 29
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_ck84.tdf
    Info (12023): Found entity 1: altsyncram_ck84 File: E:/Documentos/Otros archivos/Cicuitos y Hardware/Verilog/MDE/RISCV_Single_Cycle/proj_quartus/db/altsyncram_ck84.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_dlc.tdf
    Info (12023): Found entity 1: mux_dlc File: E:/Documentos/Otros archivos/Cicuitos y Hardware/Verilog/MDE/RISCV_Single_Cycle/proj_quartus/db/mux_dlc.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_vnf.tdf
    Info (12023): Found entity 1: decode_vnf File: E:/Documentos/Otros archivos/Cicuitos y Hardware/Verilog/MDE/RISCV_Single_Cycle/proj_quartus/db/decode_vnf.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_jai.tdf
    Info (12023): Found entity 1: cntr_jai File: E:/Documentos/Otros archivos/Cicuitos y Hardware/Verilog/MDE/RISCV_Single_Cycle/proj_quartus/db/cntr_jai.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_g9c.tdf
    Info (12023): Found entity 1: cmpr_g9c File: E:/Documentos/Otros archivos/Cicuitos y Hardware/Verilog/MDE/RISCV_Single_Cycle/proj_quartus/db/cmpr_g9c.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_22j.tdf
    Info (12023): Found entity 1: cntr_22j File: E:/Documentos/Otros archivos/Cicuitos y Hardware/Verilog/MDE/RISCV_Single_Cycle/proj_quartus/db/cntr_22j.tdf Line: 26
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_09i.tdf
    Info (12023): Found entity 1: cntr_09i File: E:/Documentos/Otros archivos/Cicuitos y Hardware/Verilog/MDE/RISCV_Single_Cycle/proj_quartus/db/cntr_09i.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_d9c.tdf
    Info (12023): Found entity 1: cmpr_d9c File: E:/Documentos/Otros archivos/Cicuitos y Hardware/Verilog/MDE/RISCV_Single_Cycle/proj_quartus/db/cmpr_d9c.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_kri.tdf
    Info (12023): Found entity 1: cntr_kri File: E:/Documentos/Otros archivos/Cicuitos y Hardware/Verilog/MDE/RISCV_Single_Cycle/proj_quartus/db/cntr_kri.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_99c.tdf
    Info (12023): Found entity 1: cmpr_99c File: E:/Documentos/Otros archivos/Cicuitos y Hardware/Verilog/MDE/RISCV_Single_Cycle/proj_quartus/db/cmpr_99c.tdf Line: 23
Info (12033): Analysis and Synthesis generated Signal Tap or debug node instance "auto_signaltap_0"
Info (11170): Starting IP generation for the debug fabric: alt_sld_fab.
Info (11172): 2023.04.08.15:57:52 Progress: Loading sld87d6b97a/alt_sld_fab_wrapper_hw.tcl
Info (11172): Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG
Info (11172): Alt_sld_fab: Generating alt_sld_fab "alt_sld_fab" for QUARTUS_SYNTH
Info (11172): Alt_sld_fab: "alt_sld_fab" instantiated alt_sld_fab "alt_sld_fab"
Info (11172): Presplit: "alt_sld_fab" instantiated altera_super_splitter "presplit"
Info (11172): Splitter: "alt_sld_fab" instantiated altera_sld_splitter "splitter"
Info (11172): Sldfabric: "alt_sld_fab" instantiated altera_sld_jtag_hub "sldfabric"
Info (11172): Ident: "alt_sld_fab" instantiated altera_connection_identification_hub "ident"
Info (11172): Alt_sld_fab: Done "alt_sld_fab" with 6 modules, 6 files
Info (11171): Finished IP generation for the debug fabric: alt_sld_fab.
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld87d6b97a/alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab File: E:/Documentos/Otros archivos/Cicuitos y Hardware/Verilog/MDE/RISCV_Single_Cycle/proj_quartus/db/ip/sld87d6b97a/alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld87d6b97a/submodules/alt_sld_fab_alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab File: E:/Documentos/Otros archivos/Cicuitos y Hardware/Verilog/MDE/RISCV_Single_Cycle/proj_quartus/db/ip/sld87d6b97a/submodules/alt_sld_fab_alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld87d6b97a/submodules/alt_sld_fab_alt_sld_fab_ident.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_ident File: E:/Documentos/Otros archivos/Cicuitos y Hardware/Verilog/MDE/RISCV_Single_Cycle/proj_quartus/db/ip/sld87d6b97a/submodules/alt_sld_fab_alt_sld_fab_ident.sv Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld87d6b97a/submodules/alt_sld_fab_alt_sld_fab_presplit.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_presplit File: E:/Documentos/Otros archivos/Cicuitos y Hardware/Verilog/MDE/RISCV_Single_Cycle/proj_quartus/db/ip/sld87d6b97a/submodules/alt_sld_fab_alt_sld_fab_presplit.sv Line: 3
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/sld87d6b97a/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd
    Info (12022): Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl File: E:/Documentos/Otros archivos/Cicuitos y Hardware/Verilog/MDE/RISCV_Single_Cycle/proj_quartus/db/ip/sld87d6b97a/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 102
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric File: E:/Documentos/Otros archivos/Cicuitos y Hardware/Verilog/MDE/RISCV_Single_Cycle/proj_quartus/db/ip/sld87d6b97a/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld87d6b97a/submodules/alt_sld_fab_alt_sld_fab_splitter.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_splitter File: E:/Documentos/Otros archivos/Cicuitos y Hardware/Verilog/MDE/RISCV_Single_Cycle/proj_quartus/db/ip/sld87d6b97a/submodules/alt_sld_fab_alt_sld_fab_splitter.sv Line: 3
Info (276014): Found 2 instances of uninferred RAM logic
    Info (276007): RAM logic "single_port_ram:RAM_32bit_dataMemory|ram" is uninferred due to asynchronous read logic File: E:/Documentos/Otros archivos/Cicuitos y Hardware/Verilog/MDE/RISCV_Single_Cycle/src/Single_port_RAM/single_port_ram.v Line: 21
    Info (276004): RAM logic "core_risc_v:core|memory_ROM:ROM|single_port_rom:ROM_32bitD_programMemory|rom" is uninferred due to inappropriate RAM size File: E:/Documentos/Otros archivos/Cicuitos y Hardware/Verilog/MDE/RISCV_Single_Cycle/src/Single_port_ROM/single_port_rom.v Line: 8
Warning (127007): Memory Initialization File or Hexadecimal (Intel-Format) File "E:/Documentos/Otros archivos/Cicuitos y Hardware/Verilog/MDE/RISCV_Single_Cycle/proj_quartus/db/single_cycle_p2.ram0_single_port_rom_aa4c3bdd.hdl.mif" contains "don't care" values -- overwriting them with 0s
Warning (12241): 2 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (13000): Registers with preset signals will power-up high File: E:/Documentos/Otros archivos/Cicuitos y Hardware/Verilog/MDE/RISCV_Single_Cycle/src/RegisterFile/Register.v Line: 24
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Info (17049): 5 registers lost all their fanouts during netlist optimizations.
Info (286031): Timing-Driven Synthesis is running on partition "sld_signaltap:auto_signaltap_0"
Info (286031): Timing-Driven Synthesis is running on partition "sld_hub:auto_hub"
Info (144001): Generated suppressed messages file E:/Documentos/Otros archivos/Cicuitos y Hardware/Verilog/MDE/RISCV_Single_Cycle/proj_quartus/output_files/single_cycle_p2.map.smsg
Critical Warning (35025): Partially connected in-system debug instance "auto_signaltap_0" to 351 of its 439 required data inputs, trigger inputs, acquisition clocks, and dynamic pins.  There were 0 illegal, 0 inaccessible, and 88 missing sources or connections.
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 14 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 10088 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 6 input pins
    Info (21059): Implemented 2 output pins
    Info (21061): Implemented 9873 logic cells
    Info (21064): Implemented 203 RAM segments
    Info (21065): Implemented 1 PLLs
    Info (21062): Implemented 2 DSP elements
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 10 warnings
    Info: Peak virtual memory: 5044 megabytes
    Info: Processing ended: Sat Apr  8 14:58:16 2023
    Info: Elapsed time: 00:00:39
    Info: Total CPU time (on all processors): 00:00:30


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in E:/Documentos/Otros archivos/Cicuitos y Hardware/Verilog/MDE/RISCV_Single_Cycle/proj_quartus/output_files/single_cycle_p2.map.smsg.


