

================================================================
== Vivado HLS Report for 'convolution5'
================================================================
* Date:           Wed Nov  7 23:47:53 2018

* Version:        2017.2 (Build 1909853 on Thu Jun 15 18:55:24 MDT 2017)
* Project:        lenet
* Solution:       lenet_accelerator
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      7.40|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +--------+--------+--------+--------+---------+
    |     Latency     |     Interval    | Pipeline|
    |   min  |   max  |   min  |   max  |   Type  |
    +--------+--------+--------+--------+---------+
    |  587281|  587281|  587281|  587281|   none  |
    +--------+--------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------+--------+--------+----------+-----------+-----------+------+----------+
        |                     |     Latency     | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name      |   min  |   max  |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------+--------+--------+----------+-----------+-----------+------+----------+
        |- Loop 1             |  587280|  587280|      4894|          -|          -|   120|    no    |
        | + Loop 1.1          |    4885|    4885|       977|          -|          -|     5|    no    |
        |  ++ Loop 1.1.1      |     975|     975|       195|          -|          -|     5|    no    |
        |   +++ Loop 1.1.1.1  |     193|     193|        12|          -|          -|    16|    no    |
        +---------------------+--------+--------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 23
* Pipeline: 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!exitcond3)
3 --> 
	17  / (exitcond2)
	4  / (!exitcond2)
4 --> 
	5  / (!exitcond1)
	3  / (exitcond1)
5 --> 
	6  / true
6 --> 
	7  / (!exitcond)
	4  / (exitcond)
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 
	15  / true
15 --> 
	16  / true
16 --> 
	5  / true
17 --> 
	18  / true
18 --> 
	19  / true
19 --> 
	20  / true
20 --> 
	21  / true
21 --> 
	22  / true
22 --> 
	23  / true
23 --> 
	2  / true
* FSM state operations: 

 <State 1>: 1.59ns
ST_1: StgValue_24 (5)  [1/1] 1.59ns  loc: lenet/lenet_hls.c:261
:0  br label %1


 <State 2>: 2.91ns
ST_2: co (7)  [1/1] 0.00ns
:0  %co = phi i7 [ 0, %0 ], [ %co_1, %3 ]

ST_2: co_cast4 (8)  [1/1] 0.00ns  loc: lenet/lenet_hls.c:261
:1  %co_cast4 = zext i7 %co to i32

ST_2: tmp_142 (9)  [1/1] 0.00ns  loc: lenet/lenet_hls.c:261
:2  %tmp_142 = call i11 @_ssdm_op_BitConcatenate.i11.i7.i4(i7 %co, i4 0)

ST_2: tmp_150_cast (10)  [1/1] 0.00ns  loc: lenet/lenet_hls.c:261
:3  %tmp_150_cast = zext i11 %tmp_142 to i12

ST_2: exitcond3 (11)  [1/1] 2.91ns  loc: lenet/lenet_hls.c:261
:4  %exitcond3 = icmp eq i7 %co, -8

ST_2: empty (12)  [1/1] 0.00ns
:5  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 120, i64 120, i64 120)

ST_2: co_1 (13)  [1/1] 2.32ns  loc: lenet/lenet_hls.c:261
:6  %co_1 = add i7 %co, 1

ST_2: StgValue_32 (14)  [1/1] 0.00ns  loc: lenet/lenet_hls.c:261
:7  br i1 %exitcond3, label %4, label %.preheader5.preheader

ST_2: StgValue_33 (16)  [1/1] 1.59ns  loc: lenet/lenet_hls.c:263
.preheader5.preheader:0  br label %.preheader5

ST_2: StgValue_34 (89)  [1/1] 0.00ns  loc: lenet/lenet_hls.c:272
:0  ret void


 <State 3>: 3.25ns
ST_3: i (18)  [1/1] 0.00ns
.preheader5:0  %i = phi i3 [ %m, %.preheader5.loopexit ], [ 0, %.preheader5.preheader ]

ST_3: sum (19)  [1/1] 0.00ns  loc: lenet/lenet_hls.c:266
.preheader5:1  %sum = phi float [ %sum_1, %.preheader5.loopexit ], [ 0.000000e+00, %.preheader5.preheader ]

ST_3: i_cast3 (20)  [1/1] 0.00ns  loc: lenet/lenet_hls.c:263
.preheader5:2  %i_cast3 = zext i3 %i to i32

ST_3: i_cast3_cast (21)  [1/1] 0.00ns  loc: lenet/lenet_hls.c:263
.preheader5:3  %i_cast3_cast = zext i3 %i to i8

ST_3: exitcond2 (22)  [1/1] 2.07ns  loc: lenet/lenet_hls.c:263
.preheader5:4  %exitcond2 = icmp eq i3 %i, -3

ST_3: empty_76 (23)  [1/1] 0.00ns
.preheader5:5  %empty_76 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 5, i64 5, i64 5)

ST_3: m (24)  [1/1] 2.26ns  loc: lenet/lenet_hls.c:263
.preheader5:6  %m = add i3 %i, 1

ST_3: StgValue_42 (25)  [1/1] 0.00ns  loc: lenet/lenet_hls.c:263
.preheader5:7  br i1 %exitcond2, label %3, label %.preheader4.preheader

ST_3: StgValue_43 (27)  [1/1] 1.59ns  loc: lenet/lenet_hls.c:264
.preheader4.preheader:0  br label %.preheader4

ST_3: conv5_b_addr (82)  [1/1] 0.00ns  loc: lenet/lenet_hls.c:270
:0  %conv5_b_addr = getelementptr [120 x float]* %conv5_b, i32 0, i32 %co_cast4

ST_3: conv5_b_load (83)  [2/2] 3.25ns  loc: lenet/lenet_hls.c:270
:1  %conv5_b_load = load float* %conv5_b_addr, align 4


 <State 4>: 2.26ns
ST_4: j (29)  [1/1] 0.00ns
.preheader4:0  %j = phi i3 [ %n, %.preheader4.loopexit ], [ 0, %.preheader4.preheader ]

ST_4: sum_1 (30)  [1/1] 0.00ns  loc: lenet/lenet_hls.c:266
.preheader4:1  %sum_1 = phi float [ %sum_2, %.preheader4.loopexit ], [ %sum, %.preheader4.preheader ]

ST_4: j_cast2_cast1 (31)  [1/1] 0.00ns  loc: lenet/lenet_hls.c:264
.preheader4:2  %j_cast2_cast1 = zext i3 %j to i10

ST_4: j_cast2_cast (32)  [1/1] 0.00ns  loc: lenet/lenet_hls.c:264
.preheader4:3  %j_cast2_cast = zext i3 %j to i17

ST_4: exitcond1 (33)  [1/1] 2.07ns  loc: lenet/lenet_hls.c:264
.preheader4:4  %exitcond1 = icmp eq i3 %j, -3

ST_4: empty_77 (34)  [1/1] 0.00ns
.preheader4:5  %empty_77 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 5, i64 5, i64 5)

ST_4: n (35)  [1/1] 2.26ns  loc: lenet/lenet_hls.c:264
.preheader4:6  %n = add i3 %j, 1

ST_4: StgValue_53 (36)  [1/1] 0.00ns  loc: lenet/lenet_hls.c:264
.preheader4:7  br i1 %exitcond1, label %.preheader5.loopexit, label %.preheader.preheader

ST_4: StgValue_54 (38)  [1/1] 1.59ns  loc: lenet/lenet_hls.c:266
.preheader.preheader:0  br label %.preheader

ST_4: StgValue_55 (80)  [1/1] 0.00ns
.preheader5.loopexit:0  br label %.preheader5


 <State 5>: 7.40ns
ST_5: ci (40)  [1/1] 0.00ns
.preheader:0  %ci = phi i5 [ %ci_1, %2 ], [ 0, %.preheader.preheader ]

ST_5: ci_cast1_cast1 (42)  [1/1] 0.00ns  loc: lenet/lenet_hls.c:266
.preheader:2  %ci_cast1_cast1 = zext i5 %ci to i8

ST_5: ci_cast1_cast (43)  [1/1] 0.00ns  loc: lenet/lenet_hls.c:266
.preheader:3  %ci_cast1_cast = zext i5 %ci to i12

ST_5: tmp_143 (44)  [1/1] 2.33ns  loc: lenet/lenet_hls.c:266
.preheader:4  %tmp_143 = add i12 %ci_cast1_cast, %tmp_150_cast

ST_5: tmp_151_cast (45)  [1/1] 0.00ns  loc: lenet/lenet_hls.c:266
.preheader:5  %tmp_151_cast = zext i12 %tmp_143 to i32

ST_5: tmp_141 (46)  [1/1] 0.00ns  loc: lenet/lenet_hls.c:266
.preheader:6  %tmp_141 = call i14 @_ssdm_op_BitConcatenate.i14.i12.i2(i12 %tmp_143, i2 0)

ST_5: p_shl3 (47)  [1/1] 0.00ns  loc: lenet/lenet_hls.c:266
.preheader:7  %p_shl3 = zext i14 %tmp_141 to i32

ST_5: tmp_144 (48)  [1/1] 1.94ns  loc: lenet/lenet_hls.c:266
.preheader:8  %tmp_144 = add i32 %p_shl3, %tmp_151_cast

ST_5: tmp_145 (49)  [1/1] 1.94ns  loc: lenet/lenet_hls.c:266
.preheader:9  %tmp_145 = add i32 %i_cast3, %tmp_144

ST_5: tmp_146 (50)  [1/1] 0.00ns  loc: lenet/lenet_hls.c:266
.preheader:10  %tmp_146 = trunc i32 %tmp_145 to i17

ST_5: tmp_147 (51)  [1/1] 0.00ns  loc: lenet/lenet_hls.c:266
.preheader:11  %tmp_147 = trunc i32 %tmp_145 to i15

ST_5: tmp_150 (57)  [1/1] 0.00ns  loc: lenet/lenet_hls.c:265
.preheader:17  %tmp_150 = call i7 @_ssdm_op_BitConcatenate.i7.i5.i2(i5 %ci, i2 0)

ST_5: p_shl1_cast (58)  [1/1] 0.00ns  loc: lenet/lenet_hls.c:266
.preheader:18  %p_shl1_cast = zext i7 %tmp_150 to i8

ST_5: tmp_151 (59)  [1/1] 1.83ns  loc: lenet/lenet_hls.c:266
.preheader:19  %tmp_151 = add i8 %p_shl1_cast, %ci_cast1_cast1

ST_5: tmp_152 (60)  [1/1] 1.83ns  loc: lenet/lenet_hls.c:266
.preheader:20  %tmp_152 = add i8 %i_cast3_cast, %tmp_151

ST_5: tmp_160_cast (61)  [1/1] 0.00ns  loc: lenet/lenet_hls.c:266
.preheader:21  %tmp_160_cast = zext i8 %tmp_152 to i10

ST_5: p_shl_cast (62)  [1/1] 0.00ns  loc: lenet/lenet_hls.c:266
.preheader:22  %p_shl_cast = call i10 @_ssdm_op_BitConcatenate.i10.i8.i2(i8 %tmp_152, i2 0)

ST_5: tmp_153 (63)  [1/1] 1.86ns  loc: lenet/lenet_hls.c:266
.preheader:23  %tmp_153 = add i10 %p_shl_cast, %tmp_160_cast

ST_5: tmp_154 (64)  [1/1] 1.86ns  loc: lenet/lenet_hls.c:266
.preheader:24  %tmp_154 = add i10 %j_cast2_cast1, %tmp_153

ST_5: tmp_163_cast (65)  [1/1] 0.00ns  loc: lenet/lenet_hls.c:266
.preheader:25  %tmp_163_cast = zext i10 %tmp_154 to i32

ST_5: p4_o_2_addr (66)  [1/1] 0.00ns  loc: lenet/lenet_hls.c:266
.preheader:26  %p4_o_2_addr = getelementptr [400 x float]* @p4_o_2, i32 0, i32 %tmp_163_cast

ST_5: exitcond (67)  [1/1] 3.31ns  loc: lenet/lenet_hls.c:265
.preheader:27  %exitcond = icmp eq i5 %ci, -16

ST_5: ci_1 (69)  [1/1] 2.33ns  loc: lenet/lenet_hls.c:265
.preheader:29  %ci_1 = add i5 1, %ci


 <State 6>: 7.19ns
ST_6: sum_2 (41)  [1/1] 0.00ns
.preheader:1  %sum_2 = phi float [ %sum_3, %2 ], [ %sum_1, %.preheader.preheader ]

ST_6: p_shl2_cast (52)  [1/1] 0.00ns  loc: lenet/lenet_hls.c:266
.preheader:12  %p_shl2_cast = call i17 @_ssdm_op_BitConcatenate.i17.i15.i2(i15 %tmp_147, i2 0)

ST_6: tmp_148 (53)  [1/1] 1.97ns  loc: lenet/lenet_hls.c:266
.preheader:13  %tmp_148 = add i17 %p_shl2_cast, %tmp_146

ST_6: tmp_149 (54)  [1/1] 1.97ns  loc: lenet/lenet_hls.c:266
.preheader:14  %tmp_149 = add i17 %j_cast2_cast, %tmp_148

ST_6: tmp_157_cast (55)  [1/1] 0.00ns  loc: lenet/lenet_hls.c:266
.preheader:15  %tmp_157_cast = zext i17 %tmp_149 to i32

ST_6: conv5_w_addr (56)  [1/1] 0.00ns  loc: lenet/lenet_hls.c:266
.preheader:16  %conv5_w_addr = getelementptr [48000 x float]* %conv5_w, i32 0, i32 %tmp_157_cast

ST_6: empty_78 (68)  [1/1] 0.00ns
.preheader:28  %empty_78 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)

ST_6: StgValue_86 (70)  [1/1] 0.00ns  loc: lenet/lenet_hls.c:265
.preheader:30  br i1 %exitcond, label %.preheader4.loopexit, label %2

ST_6: conv5_w_load (72)  [2/2] 3.25ns  loc: lenet/lenet_hls.c:266
:0  %conv5_w_load = load float* %conv5_w_addr, align 4

ST_6: p4_o_2_load (73)  [2/2] 3.25ns  loc: lenet/lenet_hls.c:266
:1  %p4_o_2_load = load float* %p4_o_2_addr, align 4

ST_6: StgValue_89 (78)  [1/1] 0.00ns
.preheader4.loopexit:0  br label %.preheader4


 <State 7>: 3.25ns
ST_7: conv5_w_load (72)  [1/2] 3.25ns  loc: lenet/lenet_hls.c:266
:0  %conv5_w_load = load float* %conv5_w_addr, align 4

ST_7: p4_o_2_load (73)  [1/2] 3.25ns  loc: lenet/lenet_hls.c:266
:1  %p4_o_2_load = load float* %p4_o_2_addr, align 4


 <State 8>: 5.70ns
ST_8: tmp_s (74)  [4/4] 5.70ns  loc: lenet/lenet_hls.c:266
:2  %tmp_s = fmul float %conv5_w_load, %p4_o_2_load


 <State 9>: 5.70ns
ST_9: tmp_s (74)  [3/4] 5.70ns  loc: lenet/lenet_hls.c:266
:2  %tmp_s = fmul float %conv5_w_load, %p4_o_2_load


 <State 10>: 5.70ns
ST_10: tmp_s (74)  [2/4] 5.70ns  loc: lenet/lenet_hls.c:266
:2  %tmp_s = fmul float %conv5_w_load, %p4_o_2_load


 <State 11>: 5.70ns
ST_11: tmp_s (74)  [1/4] 5.70ns  loc: lenet/lenet_hls.c:266
:2  %tmp_s = fmul float %conv5_w_load, %p4_o_2_load


 <State 12>: 7.26ns
ST_12: sum_3 (75)  [5/5] 7.26ns  loc: lenet/lenet_hls.c:266
:3  %sum_3 = fadd float %sum_2, %tmp_s


 <State 13>: 7.26ns
ST_13: sum_3 (75)  [4/5] 7.26ns  loc: lenet/lenet_hls.c:266
:3  %sum_3 = fadd float %sum_2, %tmp_s


 <State 14>: 7.26ns
ST_14: sum_3 (75)  [3/5] 7.26ns  loc: lenet/lenet_hls.c:266
:3  %sum_3 = fadd float %sum_2, %tmp_s


 <State 15>: 7.26ns
ST_15: sum_3 (75)  [2/5] 7.26ns  loc: lenet/lenet_hls.c:266
:3  %sum_3 = fadd float %sum_2, %tmp_s


 <State 16>: 7.26ns
ST_16: sum_3 (75)  [1/5] 7.26ns  loc: lenet/lenet_hls.c:266
:3  %sum_3 = fadd float %sum_2, %tmp_s

ST_16: StgValue_101 (76)  [1/1] 0.00ns  loc: lenet/lenet_hls.c:265
:4  br label %.preheader


 <State 17>: 3.25ns
ST_17: conv5_b_load (83)  [1/2] 3.25ns  loc: lenet/lenet_hls.c:270
:1  %conv5_b_load = load float* %conv5_b_addr, align 4


 <State 18>: 7.26ns
ST_18: tmp (84)  [5/5] 7.26ns  loc: lenet/lenet_hls.c:270
:2  %tmp = fadd float %sum, %conv5_b_load


 <State 19>: 7.26ns
ST_19: tmp (84)  [4/5] 7.26ns  loc: lenet/lenet_hls.c:270
:2  %tmp = fadd float %sum, %conv5_b_load


 <State 20>: 7.26ns
ST_20: tmp (84)  [3/5] 7.26ns  loc: lenet/lenet_hls.c:270
:2  %tmp = fadd float %sum, %conv5_b_load


 <State 21>: 7.26ns
ST_21: tmp (84)  [2/5] 7.26ns  loc: lenet/lenet_hls.c:270
:2  %tmp = fadd float %sum, %conv5_b_load


 <State 22>: 7.26ns
ST_22: tmp (84)  [1/5] 7.26ns  loc: lenet/lenet_hls.c:270
:2  %tmp = fadd float %sum, %conv5_b_load


 <State 23>: 3.25ns
ST_23: output_0_0_addr (85)  [1/1] 0.00ns  loc: lenet/lenet_hls.c:270
:3  %output_0_0_addr = getelementptr [120 x float]* %output_0_0, i32 0, i32 %co_cast4

ST_23: StgValue_109 (86)  [1/1] 3.25ns  loc: lenet/lenet_hls.c:270
:4  store float %tmp, float* %output_0_0_addr, align 4

ST_23: StgValue_110 (87)  [1/1] 0.00ns  loc: lenet/lenet_hls.c:261
:5  br label %1



============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 1.59ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('co') with incoming values : ('co', lenet/lenet_hls.c:261) [7]  (1.59 ns)

 <State 2>: 2.91ns
The critical path consists of the following:
	'phi' operation ('co') with incoming values : ('co', lenet/lenet_hls.c:261) [7]  (0 ns)
	'icmp' operation ('exitcond3', lenet/lenet_hls.c:261) [11]  (2.91 ns)

 <State 3>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('conv5_b_addr', lenet/lenet_hls.c:270) [82]  (0 ns)
	'load' operation ('conv5_b_load', lenet/lenet_hls.c:270) on array 'conv5_b' [83]  (3.25 ns)

 <State 4>: 2.26ns
The critical path consists of the following:
	'phi' operation ('n') with incoming values : ('n', lenet/lenet_hls.c:264) [29]  (0 ns)
	'add' operation ('n', lenet/lenet_hls.c:264) [35]  (2.26 ns)

 <State 5>: 7.4ns
The critical path consists of the following:
	'phi' operation ('ci') with incoming values : ('ci', lenet/lenet_hls.c:265) [40]  (0 ns)
	'add' operation ('tmp_151', lenet/lenet_hls.c:266) [59]  (1.83 ns)
	'add' operation ('tmp_152', lenet/lenet_hls.c:266) [60]  (1.83 ns)
	'add' operation ('tmp_153', lenet/lenet_hls.c:266) [63]  (1.86 ns)
	'add' operation ('tmp_154', lenet/lenet_hls.c:266) [64]  (1.86 ns)

 <State 6>: 7.19ns
The critical path consists of the following:
	'add' operation ('tmp_148', lenet/lenet_hls.c:266) [53]  (1.97 ns)
	'add' operation ('tmp_149', lenet/lenet_hls.c:266) [54]  (1.97 ns)
	'getelementptr' operation ('conv5_w_addr', lenet/lenet_hls.c:266) [56]  (0 ns)
	'load' operation ('conv5_w_load', lenet/lenet_hls.c:266) on array 'conv5_w' [72]  (3.25 ns)

 <State 7>: 3.25ns
The critical path consists of the following:
	'load' operation ('conv5_w_load', lenet/lenet_hls.c:266) on array 'conv5_w' [72]  (3.25 ns)

 <State 8>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_s', lenet/lenet_hls.c:266) [74]  (5.7 ns)

 <State 9>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_s', lenet/lenet_hls.c:266) [74]  (5.7 ns)

 <State 10>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_s', lenet/lenet_hls.c:266) [74]  (5.7 ns)

 <State 11>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_s', lenet/lenet_hls.c:266) [74]  (5.7 ns)

 <State 12>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum', lenet/lenet_hls.c:266) [75]  (7.26 ns)

 <State 13>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum', lenet/lenet_hls.c:266) [75]  (7.26 ns)

 <State 14>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum', lenet/lenet_hls.c:266) [75]  (7.26 ns)

 <State 15>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum', lenet/lenet_hls.c:266) [75]  (7.26 ns)

 <State 16>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum', lenet/lenet_hls.c:266) [75]  (7.26 ns)

 <State 17>: 3.25ns
The critical path consists of the following:
	'load' operation ('conv5_b_load', lenet/lenet_hls.c:270) on array 'conv5_b' [83]  (3.25 ns)

 <State 18>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp', lenet/lenet_hls.c:270) [84]  (7.26 ns)

 <State 19>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp', lenet/lenet_hls.c:270) [84]  (7.26 ns)

 <State 20>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp', lenet/lenet_hls.c:270) [84]  (7.26 ns)

 <State 21>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp', lenet/lenet_hls.c:270) [84]  (7.26 ns)

 <State 22>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp', lenet/lenet_hls.c:270) [84]  (7.26 ns)

 <State 23>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('output_0_0_addr', lenet/lenet_hls.c:270) [85]  (0 ns)
	'store' operation (lenet/lenet_hls.c:270) of variable 'tmp', lenet/lenet_hls.c:270 on array 'output_0_0' [86]  (3.25 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
