From 4625e956066210841e900aa561ce472d0254b21b Mon Sep 17 00:00:00 2001
From: YouMin Chen <cym@rock-chips.com>
Date: Tue, 19 Sep 2017 19:49:08 +0800
Subject: [PATCH] PM / devfreq: rockchip_dmc: modify rk3399 dram default timing

Change-Id: I1af3177d78240c0767a4a71f4f085b55b2d7a2c6
Signed-off-by: YouMin Chen <cym@rock-chips.com>
---
 .../dts/rockchip/rk3399-dram-default-timing.dtsi   | 14 +++++++-------
 drivers/devfreq/rockchip_dmc.c                     |  6 +++---
 2 files changed, 10 insertions(+), 10 deletions(-)

diff --git a/arch/arm64/boot/dts/rockchip/rk3399-dram-default-timing.dtsi b/arch/arm64/boot/dts/rockchip/rk3399-dram-default-timing.dtsi
index 9fb98d783a0f..f797ee9f9624 100644
--- a/arch/arm64/boot/dts/rockchip/rk3399-dram-default-timing.dtsi
+++ b/arch/arm64/boot/dts/rockchip/rk3399-dram-default-timing.dtsi
@@ -50,24 +50,24 @@
 		sr_mc_gate_idle = <0>;
 		srpd_lite_idle	= <0>;
 		standby_idle = <0>;
-		dram_dll_dis_freq = <300>;
-		phy_dll_dis_freq = <125>;
+		ddr3_dll_dis_freq = <300>;
+		phy_dll_dis_freq = <260>;
 
-		ddr3_odt_dis_freq = <333>;
+		ddr3_odt_dis_freq = <666>;
 		ddr3_drv = <DDR3_DS_40ohm>;
 		ddr3_odt = <DDR3_ODT_120ohm>;
 		phy_ddr3_ca_drv = <PHY_DRV_ODT_40>;
 		phy_ddr3_dq_drv = <PHY_DRV_ODT_40>;
 		phy_ddr3_odt = <PHY_DRV_ODT_240>;
 
-		lpddr3_odt_dis_freq = <333>;
+		lpddr3_odt_dis_freq = <666>;
 		lpddr3_drv = <LP3_DS_34ohm>;
 		lpddr3_odt = <LP3_ODT_240ohm>;
-		phy_lpddr3_ca_drv = <PHY_DRV_ODT_40>;
-		phy_lpddr3_dq_drv = <PHY_DRV_ODT_40>;
+		phy_lpddr3_ca_drv = <PHY_DRV_ODT_34_3>;
+		phy_lpddr3_dq_drv = <PHY_DRV_ODT_34_3>;
 		phy_lpddr3_odt = <PHY_DRV_ODT_240>;
 
-		lpddr4_odt_dis_freq = <333>;
+		lpddr4_odt_dis_freq = <933>;
 		lpddr4_drv = <LP4_PDDS_60ohm>;
 		lpddr4_dq_odt = <LP4_DQ_ODT_40ohm>;
 		lpddr4_ca_odt = <LP4_CA_ODT_40ohm>;
