library ieee;
use ieee.std_logic_1164.all;

entity señal is
port(clk: in std_logic;
	  duty: in integer;
	  señal: out std_logic);
end entity;

architecture arqseñal of señal is
signal conteo: integer range 0 to 1000;
begin
	process(clk)
		begin
			if(rising_edge(clk)) then
				if(conteo<=duty) then
					señal<='1';
				else
					señal<='0';
				end if;
		end process;
end architecture;