# Timing diagram
![[Pasted image 20260223190216.png]]
# Flip flops pt2
[[Lecture 5 - Circuits]] extra 

![[Pasted image 20260223181425.png]]
TRUTH TABLE:
![[Pasted image 20260223181913.png]]
Edge triggered Diagram:
![[Pasted image 20260223183600.png]]


# Buses
![[Pasted image 20260223184213.png]]
Showing transfer from r1 to r2
![[Pasted image 20260223184515.png]]



# Memory 
Static memory (l1 cache)
4 bytes
![[Pasted image 20260223185752.png]]
![[Pasted image 20260223185830.png]]
![[Pasted image 20260223190048.png]]
