#ifndef __HI_CHIP_REGS_H__
#define __HI_CHIP_REGS_H__

#include <mach/io.h>

/*#define DDR_BASE		0x80000000*/
/**//*#define DDRC_BASE		0x20110000*/
/**//*#define IOCONFIG_BASE		0x200F0000*/
#define UART0_BASE		0x10030000
#define UART1_BASE		0x10040000
#define UART2_BASE		0x10050000
#define SYS_CTRL_BASE	0x20000000
/*#define WDG_BASE		0x20040000*/
/*#define CRG_REG_BASE		0x20030000*/
#define TIMER23_BASE		0x100D0000
#define TIMER01_BASE		0x100C0000
#define INTC_BASE			0x20010000
#define DMAC_BASE		0x20020000
#define GPIO_BASE       0x10020000
#define GMAC_BASE       0x20040000
#define SDIO1_BASE       0x50000000
#define SDIO2_BASE       0x50010000

#define GPIO78_MULT_USE_EN 0x01C

#define REG_INTC_IRQSTATUS	0x000
#define REG_INTC_FIQSTATUS	0x004
#define REG_INTC_RAWSTATUS	0x008
#define REG_INTC_INTSELECT	0x00C
#define REG_INTC_INTENABLE	0x010
#define REG_INTC_INTENCLEAR	0x014
#define REG_INTC_SOFTINT	0x018
#define REG_INTC_SOFTINTCLEAR	0x01C

#define INTNR_IRQ_START		0
#define INTNR_IRQ_END		31

#define REG_TIMER_RELOAD	0x000
#define REG_TIMER_VALUE		0x004
#define REG_TIMER_CONTROL	0x008
#define REG_TIMER_INTCLR	0x00C
#define REG_TIMER_RIS		0x010
#define REG_TIMER_MIS		0x014
#define REG_TIMER_BGLOAD	0x018

#define REG_TIMER1_RELOAD	0x020
#define REG_TIMER1_VALUE	0x024
#define REG_TIMER1_CONTROL	0x028
#define REG_TIMER1_INTCLR	0x02C
#define REG_TIMER1_RIS		0x030
#define REG_TIMER1_MIS		0x034
#define REG_TIMER1_BGLOAD	0x038

#define REG_SC_SYSRES		0x4

#define REG_SYS_SOFT_RSTEN  0x30  
#define REG_SYS_SOFT_RST	0x34


#endif
