$date
	Thu Nov 21 09:42:48 2019
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module filters_tb $end
$var wire 1 ! y $end
$var reg 1 " clk $end
$var reg 1 # rst $end
$var reg 4 $ x [3:0] $end
$var reg 1 % x_is_valid $end
$scope module filts $end
$var wire 1 " clk $end
$var wire 1 # rst $end
$var wire 4 & x [3:0] $end
$var wire 1 % x_is_valid $end
$var reg 4 ' x1 [3:0] $end
$var reg 4 ( x2 [3:0] $end
$var reg 6 ) y [5:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 )
bx (
b0 '
b101 &
x%
b101 $
1#
1"
0!
$end
#10000
0"
#20000
0#
1"
#30000
0"
#40000
b111 $
b111 &
1"
#50000
0"
#60000
b100 $
b100 &
1"
#70000
0"
#80000
b1000 $
b1000 &
1"
#90000
0"
#100000
b1111 $
b1111 &
1"
#110000
0"
#120000
x!
b0xxxx )
b1 (
b111 '
1%
1"
#130000
0"
#140000
1!
b1 )
1"
