Day 4 - 30 Days Verilog Challenge üöÄ

Project: 4-bit Ripple Carry Adder

On Day 4 I designed and simulated a **4-bit Ripple Carry Adder (RCA)** in Verilog.  
It connects multiple Full Adders in series, where the carry output of one adder feeds the next stage.  
This is one of the most fundamental building blocks in digital arithmetic design.

Code Files
- `ripple_carry_adder.v` ‚Üí Verilog code for 4-bit RCA
- `ripple_carry_adder_tb.v` ‚Üí Testbench for simulation
Features
- Adds two 4-bit numbers along with a carry-in.
- Produces a 4-bit sum and a final carry-out.
- Built using **Full Adders** (from Day 3).

 üñ•Ô∏è Simulation
Waveforms generated using EDA Playground.

Example Testcases
| A (4-bit) | B (4-bit) | Cin | Sum (4-bit) | Cout |
|-----------|-----------|-----|-------------|------|
| 0000      | 0000      | 0   | 0000        | 0    |
| 0101      | 0011      | 0   | 1000        | 0    |
| 1111      | 0001      | 0   | 0000        | 1    |
| 1010      | 0101      | 1   | 0000        | 1    |
| 1111      | 1111      | 1   | 1111        | 1    |
