$date
	Thu Apr 19 12:57:31 2018
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module test $end
$var wire 2 ! din [1:0] $end
$var wire 2 " dout [1:0] $end
$var reg 7 # address [6:0] $end
$var reg 1 $ clk $end
$var reg 1 % p $end
$var reg 1 & reset $end
$scope module CC $end
$var wire 2 ' din [1:0] $end
$var wire 1 ( p $end
$var reg 2 ) dout [1:0] $end
$upscope $end
$scope module tab $end
$var wire 1 * clk $end
$var wire 2 + din [1:0] $end
$var wire 2 , dout [1:0] $end
$var wire 7 - line [6:0] $end
$var wire 1 . reset $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0.
b0 -
bx ,
bx +
0*
bx )
0(
bx '
0&
0%
0$
b0 #
bx "
bx !
$end
#1
1$
1*
#2
b10 )
b10 !
b10 +
b11 "
b11 '
b11 ,
0$
0*
1&
1.
#3
b1 )
b1 !
b1 +
b10 "
b10 '
b10 ,
1$
1*
#4
0$
0*
0&
0.
#5
b0 )
b0 !
b0 +
b1 "
b1 '
b1 ,
1$
1*
#6
0$
0*
b10 #
b10 -
#7
b0 "
b0 '
b0 ,
1$
1*
#8
0$
0*
#9
1$
1*
#10
0$
0*
#11
1$
1*
#12
0$
0*
#13
1$
1*
#14
0$
0*
#15
1$
1*
#16
b1 )
b1 !
b1 +
0$
0*
1%
1(
#17
b10 )
b10 !
b10 +
b1 "
b1 '
b1 ,
1$
1*
#18
0$
0*
#19
b11 )
b11 !
b11 +
b10 "
b10 '
b10 ,
1$
1*
#20
0$
0*
#21
b11 "
b11 '
b11 ,
1$
1*
#22
0$
0*
#23
1$
1*
#24
0$
0*
#25
1$
1*
#26
0$
0*
#27
1$
1*
#28
0$
0*
#29
1$
1*
#30
0$
0*
#31
1$
1*
#32
0$
0*
#33
1$
1*
#34
0$
0*
#35
1$
1*
#36
b10 )
b10 !
b10 +
0$
0*
0%
0(
#37
b1 )
b1 !
b1 +
b10 "
b10 '
b10 ,
1$
1*
#38
0$
0*
#39
b0 )
b0 !
b0 +
b1 "
b1 '
b1 ,
1$
1*
#40
0$
0*
#41
b0 "
b0 '
b0 ,
1$
1*
#42
0$
0*
#43
1$
1*
#44
0$
0*
#45
1$
1*
#46
b1 )
b1 !
b1 +
0$
0*
1%
1(
#47
b10 )
b10 !
b10 +
b1 "
b1 '
b1 ,
1$
1*
#48
0$
0*
#49
b11 )
b11 !
b11 +
b10 "
b10 '
b10 ,
1$
1*
#50
0$
0*
#51
b11 "
b11 '
b11 ,
1$
1*
#52
0$
0*
#53
1$
1*
#54
0$
0*
#55
1$
1*
#56
0$
0*
