// Copyright (C) 1991-2016 Altera Corporation. All rights reserved.
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, the Altera Quartus Prime License Agreement,
// the Altera MegaCore Function License Agreement, or other 
// applicable license agreement, including, without limitation, 
// that your use is for the sole purpose of programming logic 
// devices manufactured by Altera and sold by Altera or its 
// authorized distributors.  Please refer to the applicable 
// agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition"

// DATE "10/25/2016 09:05:51"

// 
// Device: Altera 5M570ZF256C5 Package FBGA256
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module AVRX1400H (
	TXI2S0,
	DSP1OUTF,
	RXI2S0,
	AP_DA,
	AP_CK,
	AP_CS,
	DSP1INMCK,
	MCLK_I2S_0,
	DIRMCK,
	RXMCK,
	DIRXMCK,
	\DSP1IN_/SW ,
	PLDADCMCK,
	PLDADCBCK,
	PLDADCLRCK,
	SCLK_I2S_2,
	DIRAUXBCK,
	LRCK_I2S_2,
	DIRAUXLRCK,
	SDIN_I2S_2,
	DIRAUXDATA,
	TXLRCK,
	DACLRCK,
	LRCK_I2S_0,
	DSP1OUTLRCK,
	DSP1INLRCK,
	SCLK_I2S_1,
	LRCK_I2S_1,
	SDOUT_I2S_1,
	GPIO_0,
	SCLK_I2S_0,
	RXLRCK,
	DIRLRCK,
	TXBCK,
	DACBCK,
	DSP1OUTBCK,
	RXBCK,
	DSP1INF_FL,
	SDOUT_I2S_0,
	PLDADCDATA,
	DIRDATA,
	DSP1INRSV_FR,
	DSP1INSWC_C,
	RXI2S1,
	DSP1INS_SL,
	RXI2S2,
	DSP1INSB_SR,
	RXI2S3,
	DACPCMF,
	DIRNPCM,
	DIRPERR,
	DACPCMCSW1,
	DSP1OUTCSW1,
	DACPCMS,
	DSP1OUTS,
	DACPCMSB,
	DSP1OUTSB,
	Z2DACMCK,
	Z2DACBCK,
	Z2DACLRCK,
	Z2DACDATA,
	DIRAUXMCK,
	OSC22M,
	GPIO_1,
	HDMISPDIF,
	DACMCK,
	DSP1INBCK,
	DIRBCK,
	PLDERR,
	DSP1FLAG3,
	DZF1,
	MPIO_B0,
	MPIO_B1,
	MPIO_B2,
	MPIO_B3,
	Z2DACMUTE,
	SLRCK,
	SBCK,
	GPIO_2,
	DSP1OUTFH,
	DSP1OUTFW,
	PLDERR2,
	SDOUT_I2S_2);
output 	TXI2S0;
input 	DSP1OUTF;
input 	RXI2S0;
input 	AP_DA;
input 	AP_CK;
input 	AP_CS;
output 	DSP1INMCK;
input 	MCLK_I2S_0;
input 	DIRMCK;
input 	RXMCK;
input 	DIRXMCK;
output 	\DSP1IN_/SW ;
output 	PLDADCMCK;
output 	PLDADCBCK;
output 	PLDADCLRCK;
output 	SCLK_I2S_2;
input 	DIRAUXBCK;
output 	LRCK_I2S_2;
input 	DIRAUXLRCK;
output 	SDIN_I2S_2;
input 	DIRAUXDATA;
output 	TXLRCK;
output 	DACLRCK;
input 	LRCK_I2S_0;
input 	DSP1OUTLRCK;
output 	DSP1INLRCK;
input 	SCLK_I2S_1;
input 	LRCK_I2S_1;
input 	SDOUT_I2S_1;
input 	GPIO_0;
input 	SCLK_I2S_0;
input 	RXLRCK;
input 	DIRLRCK;
output 	TXBCK;
output 	DACBCK;
input 	DSP1OUTBCK;
input 	RXBCK;
output 	DSP1INF_FL;
input 	SDOUT_I2S_0;
input 	PLDADCDATA;
input 	DIRDATA;
output 	DSP1INRSV_FR;
output 	DSP1INSWC_C;
input 	RXI2S1;
output 	DSP1INS_SL;
input 	RXI2S2;
output 	DSP1INSB_SR;
input 	RXI2S3;
output 	DACPCMF;
input 	DIRNPCM;
input 	DIRPERR;
output 	DACPCMCSW1;
input 	DSP1OUTCSW1;
output 	DACPCMS;
input 	DSP1OUTS;
output 	DACPCMSB;
input 	DSP1OUTSB;
output 	Z2DACMCK;
output 	Z2DACBCK;
output 	Z2DACLRCK;
output 	Z2DACDATA;
output 	DIRAUXMCK;
input 	OSC22M;
input 	GPIO_1;
output 	HDMISPDIF;
output 	DACMCK;
output 	DSP1INBCK;
input 	DIRBCK;
output 	PLDERR;
input 	DSP1FLAG3;
input 	DZF1;
output 	MPIO_B0;
output 	MPIO_B1;
output 	MPIO_B2;
output 	MPIO_B3;
output 	Z2DACMUTE;
input 	SLRCK;
input 	SBCK;
input 	GPIO_2;
input 	DSP1OUTFH;
input 	DSP1OUTFW;
input 	PLDERR2;
input 	SDOUT_I2S_2;

// Design Ports Information


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \RXI2S0~combout ;
wire \AP_CS~combout ;
wire \AP_CK~combout ;
wire \AP_DA~combout ;
wire \DSP1OUTF~combout ;
wire \inst210|LPM_MUX_component|auto_generated|result_node[0]~0_combout ;
wire \RXMCK~combout ;
wire \DIRXMCK~combout ;
wire \DIRMCK~combout ;
wire \inst35|LPM_MUX_component|auto_generated|result_node[0]~0_combout ;
wire \inst201~0_combout ;
wire \inst201~1_combout ;
wire \MCLK_I2S_0~combout ;
wire \inst183~0_combout ;
wire \inst201~2_combout ;
wire \inst75|LPM_MUX_component|auto_generated|result_node[0]~0_combout ;
wire \inst206|FS96~regout ;
wire \inst63|MCKDiv[1]~1 ;
wire \inst63|MCKDiv[1]~1COUT1_18 ;
wire \inst76|LPM_MUX_component|auto_generated|result_node[0]~0_combout ;
wire \inst63|MCKDiv[2]~3 ;
wire \inst63|MCKDiv[2]~3COUT1_19 ;
wire \inst63|MCKDiv[3]~15 ;
wire \inst63|MCKDiv[3]~15COUT1_20 ;
wire \inst63|MCKDiv[4]~13 ;
wire \inst63|MCKDiv[4]~13COUT1_21 ;
wire \inst63|MCKDiv[5]~11 ;
wire \inst63|MCKDiv[6]~9 ;
wire \inst63|MCKDiv[6]~9COUT1_22 ;
wire \inst63|MCKDiv[7]~7 ;
wire \inst63|MCKDiv[7]~7COUT1_23 ;
wire \inst63|LRCK_out~combout ;
wire \inst77|LPM_MUX_component|auto_generated|result_node[0]~0_combout ;
wire \DIRAUXBCK~combout ;
wire \inst178~combout ;
wire \DIRAUXLRCK~combout ;
wire \inst202~combout ;
wire \DIRAUXDATA~combout ;
wire \inst203~combout ;
wire \LRCK_I2S_0~combout ;
wire \DSP1OUTLRCK~combout ;
wire \SCLK_I2S_0~combout ;
wire \SCLK_I2S_1~combout ;
wire \LRCK_I2S_1~combout ;
wire \inst211|Fs~regout ;
wire \inst134|dat_o[1]~9 ;
wire \inst134|dat_o[1]~9COUT1_12 ;
wire \inst134|dat_o[2]~7 ;
wire \inst134|dat_o[2]~7COUT1_13 ;
wire \inst134|dat_o[3]~5 ;
wire \inst134|dat_o[3]~5COUT1_14 ;
wire \inst134|dat_o[4]~3 ;
wire \inst134|dat_o[4]~3COUT1_15 ;
wire \inst165|LPM_MUX_component|auto_generated|result_node[0]~0_combout ;
wire \RXLRCK~combout ;
wire \DIRLRCK~combout ;
wire \inst88|LPM_MUX_component|auto_generated|result_node[0]~0_combout ;
wire \inst10|LPM_MUX_component|auto_generated|result_node[0]~0_combout ;
wire \inst164|LPM_MUX_component|auto_generated|result_node[0]~0_combout ;
wire \inst191~combout ;
wire \inst39~combout ;
wire \inst19|dat_o[1]~5 ;
wire \inst19|dat_o[1]~5COUT1_18 ;
wire \inst19|dat_o[2]~1 ;
wire \inst19|dat_o[2]~1COUT1_19 ;
wire \inst19|dat_o[3]~15 ;
wire \inst19|dat_o[3]~15COUT1_20 ;
wire \inst19|dat_o[4]~13 ;
wire \inst19|dat_o[4]~13COUT1_21 ;
wire \inst19|dat_o[5]~11 ;
wire \inst19|dat_o[6]~9 ;
wire \inst19|dat_o[6]~9COUT1_22 ;
wire \inst19|dat_o[7]~7 ;
wire \inst19|dat_o[7]~7COUT1_23 ;
wire \inst37|LPM_MUX_component|auto_generated|result_node[0]~0_combout ;
wire \inst156|LPM_MUX_component|auto_generated|result_node[0]~0_combout ;
wire \inst185~combout ;
wire \inst214|LPM_MUX_component|auto_generated|result_node[0]~0_combout ;
wire \DSP1OUTBCK~combout ;
wire \inst21~combout ;
wire \inst184~0_combout ;
wire \inst184~1_combout ;
wire \RXBCK~combout ;
wire \inst215|LPM_MUX_component|auto_generated|result_node[0]~0_combout ;
wire \PLDADCDATA~combout ;
wire \DIRDATA~combout ;
wire \inst108|LPM_MUX_component|auto_generated|result_node[0]~2_combout ;
wire \SDOUT_I2S_0~combout ;
wire \inst79|TxLatch~regout ;
wire \SDOUT_I2S_1~combout ;
wire \inst211|Data~regout ;
wire \inst79|BitCount[0]~9 ;
wire \inst79|BitCount[0]~9COUT1_11 ;
wire \inst79|BitCount[1]~1 ;
wire \inst79|BitCount[1]~1COUT1_12 ;
wire \inst79|BitCount[2]~3 ;
wire \inst79|BitCount[2]~3COUT1_13 ;
wire \inst79|BitCount[3]~5 ;
wire \inst79|BitCount[3]~5COUT1_14 ;
wire \inst79|Equal0~0_combout ;
wire \GPIO_0~combout ;
wire \inst79|ProtectFlag~11_combout ;
wire \inst79|ProtectFlag~12_combout ;
wire \inst79|ProtectFlag~13_combout ;
wire \inst79|ProtectFlag~10_combout ;
wire \inst79|ProtectFlag~14_combout ;
wire \inst79|ProtectFlag~16_combout ;
wire \inst79|ProtectFlag~17_combout ;
wire \inst79|ProtectFlag~18_combout ;
wire \inst79|ProtectFlag~15_combout ;
wire \inst79|ProtectFlag~19_combout ;
wire \inst79|ProtectFlag~8_combout ;
wire \inst79|ProtectFlag~6_combout ;
wire \inst79|ProtectFlag~7_combout ;
wire \inst79|ProtectFlag~5_combout ;
wire \inst79|ProtectFlag~9_combout ;
wire \inst79|ProtectFlag~2_combout ;
wire \inst79|ProtectFlag~1_combout ;
wire \inst79|ProtectFlag~0_combout ;
wire \inst79|ProtectFlag~3_combout ;
wire \inst79|ProtectFlag~4_combout ;
wire \inst79|ProtectFlag~20_combout ;
wire \inst79|ProtectFlag~21_combout ;
wire \inst108|LPM_MUX_component|auto_generated|result_node[0]~0_combout ;
wire \inst108|LPM_MUX_component|auto_generated|result_node[0]~1_combout ;
wire \inst108|LPM_MUX_component|auto_generated|result_node[0]~3_combout ;
wire \inst192~0_combout ;
wire \inst193~combout ;
wire \RXI2S1~combout ;
wire \inst60~0_combout ;
wire \RXI2S2~combout ;
wire \inst61~0_combout ;
wire \RXI2S3~combout ;
wire \inst62~0_combout ;
wire \DIRNPCM~combout ;
wire \DIRPERR~combout ;
wire \inst8~0_combout ;
wire \inst8~1_combout ;
wire \inst186~0_combout ;
wire \inst186~1_combout ;
wire \inst186~2_combout ;
wire \DSP1OUTCSW1~combout ;
wire \inst187~0_combout ;
wire \DSP1OUTS~combout ;
wire \inst188~0_combout ;
wire \DSP1OUTSB~combout ;
wire \inst189~0_combout ;
wire \inst180~combout ;
wire \inst179~combout ;
wire \inst176~combout ;
wire \inst174~combout ;
wire \inst59~0_combout ;
wire \inst183~1_combout ;
wire \inst183~2_combout ;
wire \inst183~3_combout ;
wire \inst183~4_combout ;
wire \DIRBCK~combout ;
wire \inst190~0_combout ;
wire \inst190~1_combout ;
wire \inst190~2_combout ;
wire \inst22~0_combout ;
wire \DSP1FLAG3~combout ;
wire \DZF1~combout ;
wire \inst22~1_combout ;
wire \inst177~0_combout ;
wire \inst197~0_combout ;
wire \inst198~0_combout ;
wire \inst199~0_combout ;
wire \inst50~0_combout ;
wire [5:0] \inst134|dat_o ;
wire [15:0] \inst141|dat_o ;
wire [16:0] \inst79|Ch1_TxReg ;
wire [8:0] \inst63|MCKDiv ;
wire [8:0] \inst19|dat_o ;
wire [0:0] \inst97|lpm_ff_component|dffs ;
wire [0:0] \inst29|lpm_ff_component|dffs ;
wire [15:0] \inst141|r ;
wire [16:0] \inst79|Ch0_TxReg ;
wire [0:0] \inst25|lpm_ff_component|dffs ;
wire [31:0] \inst79|RxReg ;
wire [4:0] \inst79|BitCount ;
wire [0:0] \inst72|LPM_MUX_component|auto_generated|result_node ;
wire [1:0] \inst66|Q ;


// Location: PIN_D2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxv_io \RXI2S0~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\RXI2S0~combout ),
	.padio(RXI2S0));
// synopsys translate_off
defparam \RXI2S0~I .operation_mode = "input";
// synopsys translate_on

// Location: PIN_A2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxv_io \AP_CS~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\AP_CS~combout ),
	.padio(AP_CS));
// synopsys translate_off
defparam \AP_CS~I .operation_mode = "input";
// synopsys translate_on

// Location: PIN_C4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxv_io \AP_CK~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\AP_CK~combout ),
	.padio(AP_CK));
// synopsys translate_off
defparam \AP_CK~I .operation_mode = "input";
// synopsys translate_on

// Location: PIN_B3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxv_io \AP_DA~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\AP_DA~combout ),
	.padio(AP_DA));
// synopsys translate_off
defparam \AP_DA~I .operation_mode = "input";
// synopsys translate_on

// Location: LC_X6_Y7_N2
maxv_lcell \inst141|r[0] (
// Equation(s):
// \inst141|r [0] = DFFEAS(GND, GLOBAL(\AP_CK~combout ), VCC, , !\AP_CS~combout , \AP_DA~combout , , , VCC)

	.clk(\AP_CK~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\AP_DA~combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\AP_CS~combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst141|r [0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst141|r[0] .lut_mask = "0000";
defparam \inst141|r[0] .operation_mode = "normal";
defparam \inst141|r[0] .output_mode = "reg_only";
defparam \inst141|r[0] .register_cascade_mode = "off";
defparam \inst141|r[0] .sum_lutc_input = "datac";
defparam \inst141|r[0] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X7_Y6_N1
maxv_lcell \inst141|r[1] (
// Equation(s):
// \inst141|r [1] = DFFEAS(GND, GLOBAL(\AP_CK~combout ), VCC, , !\AP_CS~combout , \inst141|r [0], , , VCC)

	.clk(\AP_CK~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\inst141|r [0]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\AP_CS~combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst141|r [1]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst141|r[1] .lut_mask = "0000";
defparam \inst141|r[1] .operation_mode = "normal";
defparam \inst141|r[1] .output_mode = "reg_only";
defparam \inst141|r[1] .register_cascade_mode = "off";
defparam \inst141|r[1] .sum_lutc_input = "datac";
defparam \inst141|r[1] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X7_Y6_N6
maxv_lcell \inst141|r[2] (
// Equation(s):
// \inst141|r [2] = DFFEAS((((\inst141|r [1]))), GLOBAL(\AP_CK~combout ), VCC, , !\AP_CS~combout , , , , )

	.clk(\AP_CK~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst141|r [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\AP_CS~combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst141|r [2]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst141|r[2] .lut_mask = "ff00";
defparam \inst141|r[2] .operation_mode = "normal";
defparam \inst141|r[2] .output_mode = "reg_only";
defparam \inst141|r[2] .register_cascade_mode = "off";
defparam \inst141|r[2] .sum_lutc_input = "datac";
defparam \inst141|r[2] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y6_N8
maxv_lcell \inst141|r[3] (
// Equation(s):
// \inst141|r [3] = DFFEAS((((\inst141|r [2]))), GLOBAL(\AP_CK~combout ), VCC, , !\AP_CS~combout , , , , )

	.clk(\AP_CK~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst141|r [2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\AP_CS~combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst141|r [3]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst141|r[3] .lut_mask = "ff00";
defparam \inst141|r[3] .operation_mode = "normal";
defparam \inst141|r[3] .output_mode = "reg_only";
defparam \inst141|r[3] .register_cascade_mode = "off";
defparam \inst141|r[3] .sum_lutc_input = "datac";
defparam \inst141|r[3] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y4_N9
maxv_lcell \inst141|r[4] (
// Equation(s):
// \inst141|r [4] = DFFEAS(GND, GLOBAL(\AP_CK~combout ), VCC, , !\AP_CS~combout , \inst141|r [3], , , VCC)

	.clk(\AP_CK~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\inst141|r [3]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\AP_CS~combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst141|r [4]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst141|r[4] .lut_mask = "0000";
defparam \inst141|r[4] .operation_mode = "normal";
defparam \inst141|r[4] .output_mode = "reg_only";
defparam \inst141|r[4] .register_cascade_mode = "off";
defparam \inst141|r[4] .sum_lutc_input = "datac";
defparam \inst141|r[4] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X7_Y6_N4
maxv_lcell \inst141|r[5] (
// Equation(s):
// \inst141|r [5] = DFFEAS(GND, GLOBAL(\AP_CK~combout ), VCC, , !\AP_CS~combout , \inst141|r [4], , , VCC)

	.clk(\AP_CK~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\inst141|r [4]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\AP_CS~combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst141|r [5]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst141|r[5] .lut_mask = "0000";
defparam \inst141|r[5] .operation_mode = "normal";
defparam \inst141|r[5] .output_mode = "reg_only";
defparam \inst141|r[5] .register_cascade_mode = "off";
defparam \inst141|r[5] .sum_lutc_input = "datac";
defparam \inst141|r[5] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X9_Y5_N4
maxv_lcell \inst141|r[6] (
// Equation(s):
// \inst141|r [6] = DFFEAS((((\inst141|r [5]))), GLOBAL(\AP_CK~combout ), VCC, , !\AP_CS~combout , , , , )

	.clk(\AP_CK~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst141|r [5]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\AP_CS~combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst141|r [6]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst141|r[6] .lut_mask = "ff00";
defparam \inst141|r[6] .operation_mode = "normal";
defparam \inst141|r[6] .output_mode = "reg_only";
defparam \inst141|r[6] .register_cascade_mode = "off";
defparam \inst141|r[6] .sum_lutc_input = "datac";
defparam \inst141|r[6] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y6_N8
maxv_lcell \inst141|dat_o[6] (
// Equation(s):
// \inst141|dat_o [6] = DFFEAS(GND, \AP_CS~combout , VCC, , , \inst141|r [6], , , VCC)

	.clk(\AP_CS~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\inst141|r [6]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst141|dat_o [6]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst141|dat_o[6] .lut_mask = "0000";
defparam \inst141|dat_o[6] .operation_mode = "normal";
defparam \inst141|dat_o[6] .output_mode = "reg_only";
defparam \inst141|dat_o[6] .register_cascade_mode = "off";
defparam \inst141|dat_o[6] .sum_lutc_input = "datac";
defparam \inst141|dat_o[6] .synch_mode = "on";
// synopsys translate_on

// Location: PIN_B9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxv_io \DSP1OUTF~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\DSP1OUTF~combout ),
	.padio(DSP1OUTF));
// synopsys translate_off
defparam \DSP1OUTF~I .operation_mode = "input";
// synopsys translate_on

// Location: LC_X6_Y4_N9
maxv_lcell \inst210|LPM_MUX_component|auto_generated|result_node[0]~0 (
// Equation(s):
// \inst210|LPM_MUX_component|auto_generated|result_node[0]~0_combout  = ((\inst141|dat_o [6] & ((\DSP1OUTF~combout ))) # (!\inst141|dat_o [6] & (\RXI2S0~combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\RXI2S0~combout ),
	.datac(\inst141|dat_o [6]),
	.datad(\DSP1OUTF~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst210|LPM_MUX_component|auto_generated|result_node[0]~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst210|LPM_MUX_component|auto_generated|result_node[0]~0 .lut_mask = "fc0c";
defparam \inst210|LPM_MUX_component|auto_generated|result_node[0]~0 .operation_mode = "normal";
defparam \inst210|LPM_MUX_component|auto_generated|result_node[0]~0 .output_mode = "comb_only";
defparam \inst210|LPM_MUX_component|auto_generated|result_node[0]~0 .register_cascade_mode = "off";
defparam \inst210|LPM_MUX_component|auto_generated|result_node[0]~0 .sum_lutc_input = "datac";
defparam \inst210|LPM_MUX_component|auto_generated|result_node[0]~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y4_N4
maxv_lcell \inst141|r[7] (
// Equation(s):
// \inst141|r [7] = DFFEAS(GND, GLOBAL(\AP_CK~combout ), VCC, , !\AP_CS~combout , \inst141|r [6], , , VCC)

	.clk(\AP_CK~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\inst141|r [6]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\AP_CS~combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst141|r [7]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst141|r[7] .lut_mask = "0000";
defparam \inst141|r[7] .operation_mode = "normal";
defparam \inst141|r[7] .output_mode = "reg_only";
defparam \inst141|r[7] .register_cascade_mode = "off";
defparam \inst141|r[7] .sum_lutc_input = "datac";
defparam \inst141|r[7] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X7_Y5_N7
maxv_lcell \inst141|dat_o[7] (
// Equation(s):
// \inst141|dat_o [7] = DFFEAS(GND, \AP_CS~combout , VCC, , , \inst141|r [7], , , VCC)

	.clk(\AP_CS~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\inst141|r [7]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst141|dat_o [7]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst141|dat_o[7] .lut_mask = "0000";
defparam \inst141|dat_o[7] .operation_mode = "normal";
defparam \inst141|dat_o[7] .output_mode = "reg_only";
defparam \inst141|dat_o[7] .register_cascade_mode = "off";
defparam \inst141|dat_o[7] .sum_lutc_input = "datac";
defparam \inst141|dat_o[7] .synch_mode = "on";
// synopsys translate_on

// Location: PIN_D3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxv_io \RXMCK~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\RXMCK~combout ),
	.padio(RXMCK));
// synopsys translate_off
defparam \RXMCK~I .operation_mode = "input";
// synopsys translate_on

// Location: LC_X3_Y4_N4
maxv_lcell \inst141|dat_o[4] (
// Equation(s):
// \inst141|dat_o [4] = DFFEAS((((\inst141|r [4]))), \AP_CS~combout , VCC, , , , , , )

	.clk(\AP_CS~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst141|r [4]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst141|dat_o [4]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst141|dat_o[4] .lut_mask = "ff00";
defparam \inst141|dat_o[4] .operation_mode = "normal";
defparam \inst141|dat_o[4] .output_mode = "reg_only";
defparam \inst141|dat_o[4] .register_cascade_mode = "off";
defparam \inst141|dat_o[4] .sum_lutc_input = "datac";
defparam \inst141|dat_o[4] .synch_mode = "off";
// synopsys translate_on

// Location: PIN_L15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxv_io \DIRXMCK~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\DIRXMCK~combout ),
	.padio(DIRXMCK));
// synopsys translate_off
defparam \DIRXMCK~I .operation_mode = "input";
// synopsys translate_on

// Location: LC_X3_Y4_N7
maxv_lcell \inst141|dat_o[3] (
// Equation(s):
// \inst141|dat_o [3] = DFFEAS(GND, \AP_CS~combout , VCC, , , \inst141|r [3], , , VCC)

	.clk(\AP_CS~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\inst141|r [3]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst141|dat_o [3]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst141|dat_o[3] .lut_mask = "0000";
defparam \inst141|dat_o[3] .operation_mode = "normal";
defparam \inst141|dat_o[3] .output_mode = "reg_only";
defparam \inst141|dat_o[3] .register_cascade_mode = "off";
defparam \inst141|dat_o[3] .sum_lutc_input = "datac";
defparam \inst141|dat_o[3] .synch_mode = "on";
// synopsys translate_on

// Location: PIN_N15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxv_io \DIRMCK~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\DIRMCK~combout ),
	.padio(DIRMCK));
// synopsys translate_off
defparam \DIRMCK~I .operation_mode = "input";
// synopsys translate_on

// Location: LC_X7_Y4_N1
maxv_lcell \inst35|LPM_MUX_component|auto_generated|result_node[0]~0 (
// Equation(s):
// \inst35|LPM_MUX_component|auto_generated|result_node[0]~0_combout  = (\inst141|dat_o [3] & (\inst141|dat_o [7] & (\DIRXMCK~combout ))) # (!\inst141|dat_o [3] & (((\DIRMCK~combout ))))

	.clk(gnd),
	.dataa(\inst141|dat_o [7]),
	.datab(\DIRXMCK~combout ),
	.datac(\inst141|dat_o [3]),
	.datad(\DIRMCK~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst35|LPM_MUX_component|auto_generated|result_node[0]~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst35|LPM_MUX_component|auto_generated|result_node[0]~0 .lut_mask = "8f80";
defparam \inst35|LPM_MUX_component|auto_generated|result_node[0]~0 .operation_mode = "normal";
defparam \inst35|LPM_MUX_component|auto_generated|result_node[0]~0 .output_mode = "comb_only";
defparam \inst35|LPM_MUX_component|auto_generated|result_node[0]~0 .register_cascade_mode = "off";
defparam \inst35|LPM_MUX_component|auto_generated|result_node[0]~0 .sum_lutc_input = "datac";
defparam \inst35|LPM_MUX_component|auto_generated|result_node[0]~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y4_N8
maxv_lcell \inst201~0 (
// Equation(s):
// \inst201~0_combout  = ((\inst141|dat_o [4] & (\RXMCK~combout )) # (!\inst141|dat_o [4] & ((\inst35|LPM_MUX_component|auto_generated|result_node[0]~0_combout ))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\RXMCK~combout ),
	.datac(\inst141|dat_o [4]),
	.datad(\inst35|LPM_MUX_component|auto_generated|result_node[0]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst201~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst201~0 .lut_mask = "cfc0";
defparam \inst201~0 .operation_mode = "normal";
defparam \inst201~0 .output_mode = "comb_only";
defparam \inst201~0 .register_cascade_mode = "off";
defparam \inst201~0 .sum_lutc_input = "datac";
defparam \inst201~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y5_N2
maxv_lcell \inst141|r[8] (
// Equation(s):
// \inst141|r [8] = DFFEAS(GND, GLOBAL(\AP_CK~combout ), VCC, , !\AP_CS~combout , \inst141|r [7], , , VCC)

	.clk(\AP_CK~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\inst141|r [7]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\AP_CS~combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst141|r [8]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst141|r[8] .lut_mask = "0000";
defparam \inst141|r[8] .operation_mode = "normal";
defparam \inst141|r[8] .output_mode = "reg_only";
defparam \inst141|r[8] .register_cascade_mode = "off";
defparam \inst141|r[8] .sum_lutc_input = "datac";
defparam \inst141|r[8] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X12_Y4_N9
maxv_lcell \inst141|r[9] (
// Equation(s):
// \inst141|r [9] = DFFEAS(GND, GLOBAL(\AP_CK~combout ), VCC, , !\AP_CS~combout , \inst141|r [8], , , VCC)

	.clk(\AP_CK~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\inst141|r [8]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\AP_CS~combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst141|r [9]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst141|r[9] .lut_mask = "0000";
defparam \inst141|r[9] .operation_mode = "normal";
defparam \inst141|r[9] .output_mode = "reg_only";
defparam \inst141|r[9] .register_cascade_mode = "off";
defparam \inst141|r[9] .sum_lutc_input = "datac";
defparam \inst141|r[9] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X12_Y4_N8
maxv_lcell \inst141|r[10] (
// Equation(s):
// \inst141|r [10] = DFFEAS((((\inst141|r [9]))), GLOBAL(\AP_CK~combout ), VCC, , !\AP_CS~combout , , , , )

	.clk(\AP_CK~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst141|r [9]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\AP_CS~combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst141|r [10]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst141|r[10] .lut_mask = "ff00";
defparam \inst141|r[10] .operation_mode = "normal";
defparam \inst141|r[10] .output_mode = "reg_only";
defparam \inst141|r[10] .register_cascade_mode = "off";
defparam \inst141|r[10] .sum_lutc_input = "datac";
defparam \inst141|r[10] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y5_N4
maxv_lcell \inst141|dat_o[10] (
// Equation(s):
// \inst141|dat_o [10] = DFFEAS((((\inst141|r [10]))), \AP_CS~combout , VCC, , , , , , )

	.clk(\AP_CS~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst141|r [10]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst141|dat_o [10]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst141|dat_o[10] .lut_mask = "ff00";
defparam \inst141|dat_o[10] .operation_mode = "normal";
defparam \inst141|dat_o[10] .output_mode = "reg_only";
defparam \inst141|dat_o[10] .register_cascade_mode = "off";
defparam \inst141|dat_o[10] .sum_lutc_input = "datac";
defparam \inst141|dat_o[10] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y6_N2
maxv_lcell \inst141|dat_o[9] (
// Equation(s):
// \inst141|dat_o [9] = DFFEAS((((\inst141|r [9]))), \AP_CS~combout , VCC, , , , , , )

	.clk(\AP_CS~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst141|r [9]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst141|dat_o [9]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst141|dat_o[9] .lut_mask = "ff00";
defparam \inst141|dat_o[9] .operation_mode = "normal";
defparam \inst141|dat_o[9] .output_mode = "reg_only";
defparam \inst141|dat_o[9] .register_cascade_mode = "off";
defparam \inst141|dat_o[9] .sum_lutc_input = "datac";
defparam \inst141|dat_o[9] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y4_N2
maxv_lcell \inst201~1 (
// Equation(s):
// \inst201~1_combout  = (\inst141|dat_o [10] & (((\DIRMCK~combout )))) # (!\inst141|dat_o [10] & (\inst201~0_combout  & (!\inst141|dat_o [9])))

	.clk(gnd),
	.dataa(\inst201~0_combout ),
	.datab(\inst141|dat_o [10]),
	.datac(\inst141|dat_o [9]),
	.datad(\DIRMCK~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst201~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst201~1 .lut_mask = "ce02";
defparam \inst201~1 .operation_mode = "normal";
defparam \inst201~1 .output_mode = "comb_only";
defparam \inst201~1 .register_cascade_mode = "off";
defparam \inst201~1 .sum_lutc_input = "datac";
defparam \inst201~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y5_N8
maxv_lcell \inst141|r[11] (
// Equation(s):
// \inst141|r [11] = DFFEAS((((\inst141|r [10]))), GLOBAL(\AP_CK~combout ), VCC, , !\AP_CS~combout , , , , )

	.clk(\AP_CK~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst141|r [10]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\AP_CS~combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst141|r [11]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst141|r[11] .lut_mask = "ff00";
defparam \inst141|r[11] .operation_mode = "normal";
defparam \inst141|r[11] .output_mode = "reg_only";
defparam \inst141|r[11] .register_cascade_mode = "off";
defparam \inst141|r[11] .sum_lutc_input = "datac";
defparam \inst141|r[11] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y5_N3
maxv_lcell \inst141|dat_o[11] (
// Equation(s):
// \inst141|dat_o [11] = DFFEAS((((\inst141|r [11]))), \AP_CS~combout , VCC, , , , , , )

	.clk(\AP_CS~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst141|r [11]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst141|dat_o [11]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst141|dat_o[11] .lut_mask = "ff00";
defparam \inst141|dat_o[11] .operation_mode = "normal";
defparam \inst141|dat_o[11] .output_mode = "reg_only";
defparam \inst141|dat_o[11] .register_cascade_mode = "off";
defparam \inst141|dat_o[11] .sum_lutc_input = "datac";
defparam \inst141|dat_o[11] .synch_mode = "off";
// synopsys translate_on

// Location: PIN_L1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxv_io \MCLK_I2S_0~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\MCLK_I2S_0~combout ),
	.padio(MCLK_I2S_0));
// synopsys translate_off
defparam \MCLK_I2S_0~I .operation_mode = "input";
// synopsys translate_on

// Location: LC_X7_Y4_N3
maxv_lcell \inst183~0 (
// Equation(s):
// \inst183~0_combout  = (\MCLK_I2S_0~combout  & ((\inst141|dat_o [11]) # ((\inst141|dat_o [9] & !\inst141|dat_o [10]))))

	.clk(gnd),
	.dataa(\inst141|dat_o [9]),
	.datab(\inst141|dat_o [10]),
	.datac(\inst141|dat_o [11]),
	.datad(\MCLK_I2S_0~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst183~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst183~0 .lut_mask = "f200";
defparam \inst183~0 .operation_mode = "normal";
defparam \inst183~0 .output_mode = "comb_only";
defparam \inst183~0 .register_cascade_mode = "off";
defparam \inst183~0 .sum_lutc_input = "datac";
defparam \inst183~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y4_N4
maxv_lcell \inst201~2 (
// Equation(s):
// \inst201~2_combout  = (\inst141|dat_o [7] & ((\inst183~0_combout ) # ((\inst201~1_combout  & !\inst141|dat_o [11]))))

	.clk(gnd),
	.dataa(\inst141|dat_o [7]),
	.datab(\inst201~1_combout ),
	.datac(\inst141|dat_o [11]),
	.datad(\inst183~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst201~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst201~2 .lut_mask = "aa08";
defparam \inst201~2 .operation_mode = "normal";
defparam \inst201~2 .output_mode = "comb_only";
defparam \inst201~2 .register_cascade_mode = "off";
defparam \inst201~2 .sum_lutc_input = "datac";
defparam \inst201~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y3_N2
maxv_lcell \inst75|LPM_MUX_component|auto_generated|result_node[0]~0 (
// Equation(s):
// \inst75|LPM_MUX_component|auto_generated|result_node[0]~0_combout  = (((\inst141|dat_o [7] & \DIRXMCK~combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\inst141|dat_o [7]),
	.datad(\DIRXMCK~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst75|LPM_MUX_component|auto_generated|result_node[0]~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst75|LPM_MUX_component|auto_generated|result_node[0]~0 .lut_mask = "f000";
defparam \inst75|LPM_MUX_component|auto_generated|result_node[0]~0 .operation_mode = "normal";
defparam \inst75|LPM_MUX_component|auto_generated|result_node[0]~0 .output_mode = "comb_only";
defparam \inst75|LPM_MUX_component|auto_generated|result_node[0]~0 .register_cascade_mode = "off";
defparam \inst75|LPM_MUX_component|auto_generated|result_node[0]~0 .sum_lutc_input = "datac";
defparam \inst75|LPM_MUX_component|auto_generated|result_node[0]~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y5_N6
maxv_lcell \inst141|r[12] (
// Equation(s):
// \inst141|r [12] = DFFEAS((((\inst141|r [11]))), GLOBAL(\AP_CK~combout ), VCC, , !\AP_CS~combout , , , , )

	.clk(\AP_CK~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst141|r [11]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\AP_CS~combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst141|r [12]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst141|r[12] .lut_mask = "ff00";
defparam \inst141|r[12] .operation_mode = "normal";
defparam \inst141|r[12] .output_mode = "reg_only";
defparam \inst141|r[12] .register_cascade_mode = "off";
defparam \inst141|r[12] .sum_lutc_input = "datac";
defparam \inst141|r[12] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y5_N9
maxv_lcell \inst141|r[13] (
// Equation(s):
// \inst141|r [13] = DFFEAS(GND, GLOBAL(\AP_CK~combout ), VCC, , !\AP_CS~combout , \inst141|r [12], , , VCC)

	.clk(\AP_CK~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\inst141|r [12]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\AP_CS~combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst141|r [13]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst141|r[13] .lut_mask = "0000";
defparam \inst141|r[13] .operation_mode = "normal";
defparam \inst141|r[13] .output_mode = "reg_only";
defparam \inst141|r[13] .register_cascade_mode = "off";
defparam \inst141|r[13] .sum_lutc_input = "datac";
defparam \inst141|r[13] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X6_Y5_N5
maxv_lcell \inst141|r[14] (
// Equation(s):
// \inst141|r [14] = DFFEAS((((\inst141|r [13]))), GLOBAL(\AP_CK~combout ), VCC, , !\AP_CS~combout , , , , )

	.clk(\AP_CK~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst141|r [13]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\AP_CS~combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst141|r [14]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst141|r[14] .lut_mask = "ff00";
defparam \inst141|r[14] .operation_mode = "normal";
defparam \inst141|r[14] .output_mode = "reg_only";
defparam \inst141|r[14] .register_cascade_mode = "off";
defparam \inst141|r[14] .sum_lutc_input = "datac";
defparam \inst141|r[14] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y4_N5
maxv_lcell \inst141|dat_o[14] (
// Equation(s):
// \inst141|dat_o [14] = DFFEAS((((\inst141|r [14]))), \AP_CS~combout , VCC, , , , , , )

	.clk(\AP_CS~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst141|r [14]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst141|dat_o [14]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst141|dat_o[14] .lut_mask = "ff00";
defparam \inst141|dat_o[14] .operation_mode = "normal";
defparam \inst141|dat_o[14] .output_mode = "reg_only";
defparam \inst141|dat_o[14] .register_cascade_mode = "off";
defparam \inst141|dat_o[14] .sum_lutc_input = "datac";
defparam \inst141|dat_o[14] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y5_N8
maxv_lcell \inst141|r[15] (
// Equation(s):
// \inst141|r [15] = DFFEAS((((\inst141|r [14]))), GLOBAL(\AP_CK~combout ), VCC, , !\AP_CS~combout , , , , )

	.clk(\AP_CK~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst141|r [14]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\AP_CS~combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst141|r [15]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst141|r[15] .lut_mask = "ff00";
defparam \inst141|r[15] .operation_mode = "normal";
defparam \inst141|r[15] .output_mode = "reg_only";
defparam \inst141|r[15] .register_cascade_mode = "off";
defparam \inst141|r[15] .sum_lutc_input = "datac";
defparam \inst141|r[15] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y5_N3
maxv_lcell \inst141|dat_o[15] (
// Equation(s):
// \inst141|dat_o [15] = DFFEAS((((\inst141|r [15]))), \AP_CS~combout , VCC, , , , , , )

	.clk(\AP_CS~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst141|r [15]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst141|dat_o [15]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst141|dat_o[15] .lut_mask = "ff00";
defparam \inst141|dat_o[15] .operation_mode = "normal";
defparam \inst141|dat_o[15] .output_mode = "reg_only";
defparam \inst141|dat_o[15] .register_cascade_mode = "off";
defparam \inst141|dat_o[15] .sum_lutc_input = "datac";
defparam \inst141|dat_o[15] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y4_N1
maxv_lcell \inst206|FS96 (
// Equation(s):
// \inst206|FS96~regout  = DFFEAS((\inst141|dat_o [3] & (!\inst141|dat_o [14] & (\inst141|dat_o [15]))) # (!\inst141|dat_o [3] & (((\inst206|FS96~regout )))), GLOBAL(\DIRXMCK~combout ), VCC, , , , , , )

	.clk(\DIRXMCK~combout ),
	.dataa(\inst141|dat_o [14]),
	.datab(\inst141|dat_o [3]),
	.datac(\inst141|dat_o [15]),
	.datad(\inst206|FS96~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst206|FS96~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst206|FS96 .lut_mask = "7340";
defparam \inst206|FS96 .operation_mode = "normal";
defparam \inst206|FS96 .output_mode = "reg_only";
defparam \inst206|FS96 .register_cascade_mode = "off";
defparam \inst206|FS96 .sum_lutc_input = "datac";
defparam \inst206|FS96 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y7_N1
maxv_lcell \inst63|MCKDiv[0] (
// Equation(s):
// \inst63|MCKDiv [0] = DFFEAS((((!\inst63|MCKDiv [0]))), !GLOBAL(\DIRXMCK~combout ), VCC, , , , , , )

	.clk(!\DIRXMCK~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst63|MCKDiv [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst63|MCKDiv [0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst63|MCKDiv[0] .lut_mask = "00ff";
defparam \inst63|MCKDiv[0] .operation_mode = "normal";
defparam \inst63|MCKDiv[0] .output_mode = "reg_only";
defparam \inst63|MCKDiv[0] .register_cascade_mode = "off";
defparam \inst63|MCKDiv[0] .sum_lutc_input = "datac";
defparam \inst63|MCKDiv[0] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y7_N0
maxv_lcell \inst63|MCKDiv[1] (
// Equation(s):
// \inst63|MCKDiv [1] = DFFEAS(\inst63|MCKDiv [0] $ ((\inst63|MCKDiv [1])), !GLOBAL(\DIRXMCK~combout ), VCC, , , , , , )
// \inst63|MCKDiv[1]~1  = CARRY((\inst63|MCKDiv [0] & (\inst63|MCKDiv [1])))
// \inst63|MCKDiv[1]~1COUT1_18  = CARRY((\inst63|MCKDiv [0] & (\inst63|MCKDiv [1])))

	.clk(!\DIRXMCK~combout ),
	.dataa(\inst63|MCKDiv [0]),
	.datab(\inst63|MCKDiv [1]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst63|MCKDiv [1]),
	.cout(),
	.cout0(\inst63|MCKDiv[1]~1 ),
	.cout1(\inst63|MCKDiv[1]~1COUT1_18 ));
// synopsys translate_off
defparam \inst63|MCKDiv[1] .lut_mask = "6688";
defparam \inst63|MCKDiv[1] .operation_mode = "arithmetic";
defparam \inst63|MCKDiv[1] .output_mode = "reg_only";
defparam \inst63|MCKDiv[1] .register_cascade_mode = "off";
defparam \inst63|MCKDiv[1] .sum_lutc_input = "datac";
defparam \inst63|MCKDiv[1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y7_N1
maxv_lcell \inst63|MCKDiv[2] (
// Equation(s):
// \inst63|MCKDiv [2] = DFFEAS((\inst63|MCKDiv [2] $ ((\inst63|MCKDiv[1]~1 ))), !GLOBAL(\DIRXMCK~combout ), VCC, , , , , , )
// \inst63|MCKDiv[2]~3  = CARRY(((!\inst63|MCKDiv[1]~1 ) # (!\inst63|MCKDiv [2])))
// \inst63|MCKDiv[2]~3COUT1_19  = CARRY(((!\inst63|MCKDiv[1]~1COUT1_18 ) # (!\inst63|MCKDiv [2])))

	.clk(!\DIRXMCK~combout ),
	.dataa(vcc),
	.datab(\inst63|MCKDiv [2]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\inst63|MCKDiv[1]~1 ),
	.cin1(\inst63|MCKDiv[1]~1COUT1_18 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst63|MCKDiv [2]),
	.cout(),
	.cout0(\inst63|MCKDiv[2]~3 ),
	.cout1(\inst63|MCKDiv[2]~3COUT1_19 ));
// synopsys translate_off
defparam \inst63|MCKDiv[2] .cin0_used = "true";
defparam \inst63|MCKDiv[2] .cin1_used = "true";
defparam \inst63|MCKDiv[2] .lut_mask = "3c3f";
defparam \inst63|MCKDiv[2] .operation_mode = "arithmetic";
defparam \inst63|MCKDiv[2] .output_mode = "reg_only";
defparam \inst63|MCKDiv[2] .register_cascade_mode = "off";
defparam \inst63|MCKDiv[2] .sum_lutc_input = "cin";
defparam \inst63|MCKDiv[2] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y7_N8
maxv_lcell \inst76|LPM_MUX_component|auto_generated|result_node[0]~0 (
// Equation(s):
// \inst76|LPM_MUX_component|auto_generated|result_node[0]~0_combout  = (\inst141|dat_o [7] & ((\inst206|FS96~regout  & (\inst63|MCKDiv [1])) # (!\inst206|FS96~regout  & ((\inst63|MCKDiv [2])))))

	.clk(gnd),
	.dataa(\inst141|dat_o [7]),
	.datab(\inst206|FS96~regout ),
	.datac(\inst63|MCKDiv [1]),
	.datad(\inst63|MCKDiv [2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst76|LPM_MUX_component|auto_generated|result_node[0]~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst76|LPM_MUX_component|auto_generated|result_node[0]~0 .lut_mask = "a280";
defparam \inst76|LPM_MUX_component|auto_generated|result_node[0]~0 .operation_mode = "normal";
defparam \inst76|LPM_MUX_component|auto_generated|result_node[0]~0 .output_mode = "comb_only";
defparam \inst76|LPM_MUX_component|auto_generated|result_node[0]~0 .register_cascade_mode = "off";
defparam \inst76|LPM_MUX_component|auto_generated|result_node[0]~0 .sum_lutc_input = "datac";
defparam \inst76|LPM_MUX_component|auto_generated|result_node[0]~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y7_N2
maxv_lcell \inst63|MCKDiv[3] (
// Equation(s):
// \inst63|MCKDiv [3] = DFFEAS((\inst63|MCKDiv [3] $ ((!\inst63|MCKDiv[2]~3 ))), !GLOBAL(\DIRXMCK~combout ), VCC, , , , , , )
// \inst63|MCKDiv[3]~15  = CARRY(((\inst63|MCKDiv [3] & !\inst63|MCKDiv[2]~3 )))
// \inst63|MCKDiv[3]~15COUT1_20  = CARRY(((\inst63|MCKDiv [3] & !\inst63|MCKDiv[2]~3COUT1_19 )))

	.clk(!\DIRXMCK~combout ),
	.dataa(vcc),
	.datab(\inst63|MCKDiv [3]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\inst63|MCKDiv[2]~3 ),
	.cin1(\inst63|MCKDiv[2]~3COUT1_19 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst63|MCKDiv [3]),
	.cout(),
	.cout0(\inst63|MCKDiv[3]~15 ),
	.cout1(\inst63|MCKDiv[3]~15COUT1_20 ));
// synopsys translate_off
defparam \inst63|MCKDiv[3] .cin0_used = "true";
defparam \inst63|MCKDiv[3] .cin1_used = "true";
defparam \inst63|MCKDiv[3] .lut_mask = "c30c";
defparam \inst63|MCKDiv[3] .operation_mode = "arithmetic";
defparam \inst63|MCKDiv[3] .output_mode = "reg_only";
defparam \inst63|MCKDiv[3] .register_cascade_mode = "off";
defparam \inst63|MCKDiv[3] .sum_lutc_input = "cin";
defparam \inst63|MCKDiv[3] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y7_N3
maxv_lcell \inst63|MCKDiv[4] (
// Equation(s):
// \inst63|MCKDiv [4] = DFFEAS(\inst63|MCKDiv [4] $ ((((\inst63|MCKDiv[3]~15 )))), !GLOBAL(\DIRXMCK~combout ), VCC, , , , , , )
// \inst63|MCKDiv[4]~13  = CARRY(((!\inst63|MCKDiv[3]~15 )) # (!\inst63|MCKDiv [4]))
// \inst63|MCKDiv[4]~13COUT1_21  = CARRY(((!\inst63|MCKDiv[3]~15COUT1_20 )) # (!\inst63|MCKDiv [4]))

	.clk(!\DIRXMCK~combout ),
	.dataa(\inst63|MCKDiv [4]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\inst63|MCKDiv[3]~15 ),
	.cin1(\inst63|MCKDiv[3]~15COUT1_20 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst63|MCKDiv [4]),
	.cout(),
	.cout0(\inst63|MCKDiv[4]~13 ),
	.cout1(\inst63|MCKDiv[4]~13COUT1_21 ));
// synopsys translate_off
defparam \inst63|MCKDiv[4] .cin0_used = "true";
defparam \inst63|MCKDiv[4] .cin1_used = "true";
defparam \inst63|MCKDiv[4] .lut_mask = "5a5f";
defparam \inst63|MCKDiv[4] .operation_mode = "arithmetic";
defparam \inst63|MCKDiv[4] .output_mode = "reg_only";
defparam \inst63|MCKDiv[4] .register_cascade_mode = "off";
defparam \inst63|MCKDiv[4] .sum_lutc_input = "cin";
defparam \inst63|MCKDiv[4] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y7_N4
maxv_lcell \inst63|MCKDiv[5] (
// Equation(s):
// \inst63|MCKDiv [5] = DFFEAS(\inst63|MCKDiv [5] $ ((((!\inst63|MCKDiv[4]~13 )))), !GLOBAL(\DIRXMCK~combout ), VCC, , , , , , )
// \inst63|MCKDiv[5]~11  = CARRY((\inst63|MCKDiv [5] & ((!\inst63|MCKDiv[4]~13COUT1_21 ))))

	.clk(!\DIRXMCK~combout ),
	.dataa(\inst63|MCKDiv [5]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\inst63|MCKDiv[4]~13 ),
	.cin1(\inst63|MCKDiv[4]~13COUT1_21 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst63|MCKDiv [5]),
	.cout(\inst63|MCKDiv[5]~11 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst63|MCKDiv[5] .cin0_used = "true";
defparam \inst63|MCKDiv[5] .cin1_used = "true";
defparam \inst63|MCKDiv[5] .lut_mask = "a50a";
defparam \inst63|MCKDiv[5] .operation_mode = "arithmetic";
defparam \inst63|MCKDiv[5] .output_mode = "reg_only";
defparam \inst63|MCKDiv[5] .register_cascade_mode = "off";
defparam \inst63|MCKDiv[5] .sum_lutc_input = "cin";
defparam \inst63|MCKDiv[5] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y7_N5
maxv_lcell \inst63|MCKDiv[6] (
// Equation(s):
// \inst63|MCKDiv [6] = DFFEAS(\inst63|MCKDiv [6] $ ((((\inst63|MCKDiv[5]~11 )))), !GLOBAL(\DIRXMCK~combout ), VCC, , , , , , )
// \inst63|MCKDiv[6]~9  = CARRY(((!\inst63|MCKDiv[5]~11 )) # (!\inst63|MCKDiv [6]))
// \inst63|MCKDiv[6]~9COUT1_22  = CARRY(((!\inst63|MCKDiv[5]~11 )) # (!\inst63|MCKDiv [6]))

	.clk(!\DIRXMCK~combout ),
	.dataa(\inst63|MCKDiv [6]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\inst63|MCKDiv[5]~11 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst63|MCKDiv [6]),
	.cout(),
	.cout0(\inst63|MCKDiv[6]~9 ),
	.cout1(\inst63|MCKDiv[6]~9COUT1_22 ));
// synopsys translate_off
defparam \inst63|MCKDiv[6] .cin_used = "true";
defparam \inst63|MCKDiv[6] .lut_mask = "5a5f";
defparam \inst63|MCKDiv[6] .operation_mode = "arithmetic";
defparam \inst63|MCKDiv[6] .output_mode = "reg_only";
defparam \inst63|MCKDiv[6] .register_cascade_mode = "off";
defparam \inst63|MCKDiv[6] .sum_lutc_input = "cin";
defparam \inst63|MCKDiv[6] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y7_N6
maxv_lcell \inst63|MCKDiv[7] (
// Equation(s):
// \inst63|MCKDiv [7] = DFFEAS(\inst63|MCKDiv [7] $ ((((!(!\inst63|MCKDiv[5]~11  & \inst63|MCKDiv[6]~9 ) # (\inst63|MCKDiv[5]~11  & \inst63|MCKDiv[6]~9COUT1_22 ))))), !GLOBAL(\DIRXMCK~combout ), VCC, , , , , , )
// \inst63|MCKDiv[7]~7  = CARRY((\inst63|MCKDiv [7] & ((!\inst63|MCKDiv[6]~9 ))))
// \inst63|MCKDiv[7]~7COUT1_23  = CARRY((\inst63|MCKDiv [7] & ((!\inst63|MCKDiv[6]~9COUT1_22 ))))

	.clk(!\DIRXMCK~combout ),
	.dataa(\inst63|MCKDiv [7]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\inst63|MCKDiv[5]~11 ),
	.cin0(\inst63|MCKDiv[6]~9 ),
	.cin1(\inst63|MCKDiv[6]~9COUT1_22 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst63|MCKDiv [7]),
	.cout(),
	.cout0(\inst63|MCKDiv[7]~7 ),
	.cout1(\inst63|MCKDiv[7]~7COUT1_23 ));
// synopsys translate_off
defparam \inst63|MCKDiv[7] .cin0_used = "true";
defparam \inst63|MCKDiv[7] .cin1_used = "true";
defparam \inst63|MCKDiv[7] .cin_used = "true";
defparam \inst63|MCKDiv[7] .lut_mask = "a50a";
defparam \inst63|MCKDiv[7] .operation_mode = "arithmetic";
defparam \inst63|MCKDiv[7] .output_mode = "reg_only";
defparam \inst63|MCKDiv[7] .register_cascade_mode = "off";
defparam \inst63|MCKDiv[7] .sum_lutc_input = "cin";
defparam \inst63|MCKDiv[7] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y7_N7
maxv_lcell \inst63|MCKDiv[8] (
// Equation(s):
// \inst63|MCKDiv [8] = DFFEAS((\inst63|MCKDiv [8] $ (((!\inst63|MCKDiv[5]~11  & \inst63|MCKDiv[7]~7 ) # (\inst63|MCKDiv[5]~11  & \inst63|MCKDiv[7]~7COUT1_23 )))), !GLOBAL(\DIRXMCK~combout ), VCC, , , , , , )

	.clk(!\DIRXMCK~combout ),
	.dataa(vcc),
	.datab(\inst63|MCKDiv [8]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\inst63|MCKDiv[5]~11 ),
	.cin0(\inst63|MCKDiv[7]~7 ),
	.cin1(\inst63|MCKDiv[7]~7COUT1_23 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst63|MCKDiv [8]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst63|MCKDiv[8] .cin0_used = "true";
defparam \inst63|MCKDiv[8] .cin1_used = "true";
defparam \inst63|MCKDiv[8] .cin_used = "true";
defparam \inst63|MCKDiv[8] .lut_mask = "3c3c";
defparam \inst63|MCKDiv[8] .operation_mode = "normal";
defparam \inst63|MCKDiv[8] .output_mode = "reg_only";
defparam \inst63|MCKDiv[8] .register_cascade_mode = "off";
defparam \inst63|MCKDiv[8] .sum_lutc_input = "cin";
defparam \inst63|MCKDiv[8] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y7_N9
maxv_lcell \inst63|LRCK_out (
// Equation(s):
// \inst63|LRCK_out~combout  = ((\inst206|FS96~regout  & ((\inst63|MCKDiv [7]))) # (!\inst206|FS96~regout  & (\inst63|MCKDiv [8])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\inst63|MCKDiv [8]),
	.datac(\inst63|MCKDiv [7]),
	.datad(\inst206|FS96~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst63|LRCK_out~combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst63|LRCK_out .lut_mask = "f0cc";
defparam \inst63|LRCK_out .operation_mode = "normal";
defparam \inst63|LRCK_out .output_mode = "comb_only";
defparam \inst63|LRCK_out .register_cascade_mode = "off";
defparam \inst63|LRCK_out .sum_lutc_input = "datac";
defparam \inst63|LRCK_out .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y5_N6
maxv_lcell \inst77|LPM_MUX_component|auto_generated|result_node[0]~0 (
// Equation(s):
// \inst77|LPM_MUX_component|auto_generated|result_node[0]~0_combout  = (((\inst141|dat_o [7] & \inst63|LRCK_out~combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\inst141|dat_o [7]),
	.datad(\inst63|LRCK_out~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst77|LPM_MUX_component|auto_generated|result_node[0]~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst77|LPM_MUX_component|auto_generated|result_node[0]~0 .lut_mask = "f000";
defparam \inst77|LPM_MUX_component|auto_generated|result_node[0]~0 .operation_mode = "normal";
defparam \inst77|LPM_MUX_component|auto_generated|result_node[0]~0 .output_mode = "comb_only";
defparam \inst77|LPM_MUX_component|auto_generated|result_node[0]~0 .register_cascade_mode = "off";
defparam \inst77|LPM_MUX_component|auto_generated|result_node[0]~0 .sum_lutc_input = "datac";
defparam \inst77|LPM_MUX_component|auto_generated|result_node[0]~0 .synch_mode = "off";
// synopsys translate_on

// Location: PIN_H12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxv_io \DIRAUXBCK~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\DIRAUXBCK~combout ),
	.padio(DIRAUXBCK));
// synopsys translate_off
defparam \DIRAUXBCK~I .operation_mode = "input";
// synopsys translate_on

// Location: LC_X7_Y5_N5
maxv_lcell inst178(
// Equation(s):
// \inst178~combout  = (((\inst141|dat_o [7] & \DIRAUXBCK~combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\inst141|dat_o [7]),
	.datad(\DIRAUXBCK~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst178~combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam inst178.lut_mask = "f000";
defparam inst178.operation_mode = "normal";
defparam inst178.output_mode = "comb_only";
defparam inst178.register_cascade_mode = "off";
defparam inst178.sum_lutc_input = "datac";
defparam inst178.synch_mode = "off";
// synopsys translate_on

// Location: PIN_K15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxv_io \DIRAUXLRCK~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\DIRAUXLRCK~combout ),
	.padio(DIRAUXLRCK));
// synopsys translate_off
defparam \DIRAUXLRCK~I .operation_mode = "input";
// synopsys translate_on

// Location: LC_X10_Y4_N4
maxv_lcell inst202(
// Equation(s):
// \inst202~combout  = (((\inst141|dat_o [7] & \DIRAUXLRCK~combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\inst141|dat_o [7]),
	.datad(\DIRAUXLRCK~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst202~combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam inst202.lut_mask = "f000";
defparam inst202.operation_mode = "normal";
defparam inst202.output_mode = "comb_only";
defparam inst202.register_cascade_mode = "off";
defparam inst202.sum_lutc_input = "datac";
defparam inst202.synch_mode = "off";
// synopsys translate_on

// Location: PIN_K16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxv_io \DIRAUXDATA~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\DIRAUXDATA~combout ),
	.padio(DIRAUXDATA));
// synopsys translate_off
defparam \DIRAUXDATA~I .operation_mode = "input";
// synopsys translate_on

// Location: LC_X10_Y4_N2
maxv_lcell inst203(
// Equation(s):
// \inst203~combout  = (((\inst141|dat_o [7] & !\DIRAUXDATA~combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\inst141|dat_o [7]),
	.datad(\DIRAUXDATA~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst203~combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam inst203.lut_mask = "00f0";
defparam inst203.operation_mode = "normal";
defparam inst203.output_mode = "comb_only";
defparam inst203.register_cascade_mode = "off";
defparam inst203.sum_lutc_input = "datac";
defparam inst203.synch_mode = "off";
// synopsys translate_on

// Location: PIN_L2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxv_io \LRCK_I2S_0~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\LRCK_I2S_0~combout ),
	.padio(LRCK_I2S_0));
// synopsys translate_off
defparam \LRCK_I2S_0~I .operation_mode = "input";
// synopsys translate_on

// Location: PIN_C11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxv_io \DSP1OUTLRCK~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\DSP1OUTLRCK~combout ),
	.padio(DSP1OUTLRCK));
// synopsys translate_off
defparam \DSP1OUTLRCK~I .operation_mode = "input";
// synopsys translate_on

// Location: PIN_K1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxv_io \SCLK_I2S_0~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\SCLK_I2S_0~combout ),
	.padio(SCLK_I2S_0));
// synopsys translate_off
defparam \SCLK_I2S_0~I .operation_mode = "input";
// synopsys translate_on

// Location: PIN_J2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxv_io \SCLK_I2S_1~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\SCLK_I2S_1~combout ),
	.padio(SCLK_I2S_1));
// synopsys translate_off
defparam \SCLK_I2S_1~I .operation_mode = "input";
// synopsys translate_on

// Location: PIN_K3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxv_io \LRCK_I2S_1~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\LRCK_I2S_1~combout ),
	.padio(LRCK_I2S_1));
// synopsys translate_off
defparam \LRCK_I2S_1~I .operation_mode = "input";
// synopsys translate_on

// Location: LC_X9_Y4_N5
maxv_lcell \inst211|Fs (
// Equation(s):
// \inst211|Fs~regout  = DFFEAS((((\LRCK_I2S_1~combout ))), !GLOBAL(\SCLK_I2S_1~combout ), VCC, , , , , , )

	.clk(!\SCLK_I2S_1~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\LRCK_I2S_1~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst211|Fs~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst211|Fs .lut_mask = "ff00";
defparam \inst211|Fs .operation_mode = "normal";
defparam \inst211|Fs .output_mode = "reg_only";
defparam \inst211|Fs .register_cascade_mode = "off";
defparam \inst211|Fs .sum_lutc_input = "datac";
defparam \inst211|Fs .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y4_N8
maxv_lcell \inst66|Q[0] (
// Equation(s):
// \inst66|Q [0] = DFFEAS((((\inst211|Fs~regout ))), GLOBAL(\SCLK_I2S_1~combout ), VCC, , , , , , )

	.clk(\SCLK_I2S_1~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\inst211|Fs~regout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst66|Q [0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst66|Q[0] .lut_mask = "f0f0";
defparam \inst66|Q[0] .operation_mode = "normal";
defparam \inst66|Q[0] .output_mode = "reg_only";
defparam \inst66|Q[0] .register_cascade_mode = "off";
defparam \inst66|Q[0] .sum_lutc_input = "datac";
defparam \inst66|Q[0] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y4_N7
maxv_lcell \inst66|Q[1] (
// Equation(s):
// \inst66|Q [1] = DFFEAS((((\inst66|Q [0]))), !GLOBAL(\SCLK_I2S_1~combout ), VCC, , , , , , )

	.clk(!\SCLK_I2S_1~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst66|Q [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst66|Q [1]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst66|Q[1] .lut_mask = "ff00";
defparam \inst66|Q[1] .operation_mode = "normal";
defparam \inst66|Q[1] .output_mode = "reg_only";
defparam \inst66|Q[1] .register_cascade_mode = "off";
defparam \inst66|Q[1] .sum_lutc_input = "datac";
defparam \inst66|Q[1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y4_N0
maxv_lcell \inst79|BitCount[0] (
// Equation(s):
// \inst79|BitCount [0] = DFFEAS(((!\inst79|BitCount [0])), GLOBAL(\SCLK_I2S_1~combout ), VCC, , , , , \inst66|Q [1], )
// \inst79|BitCount[0]~9  = CARRY(((\inst79|BitCount [0])))
// \inst79|BitCount[0]~9COUT1_11  = CARRY(((\inst79|BitCount [0])))

	.clk(\SCLK_I2S_1~combout ),
	.dataa(vcc),
	.datab(\inst79|BitCount [0]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\inst66|Q [1]),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst79|BitCount [0]),
	.cout(),
	.cout0(\inst79|BitCount[0]~9 ),
	.cout1(\inst79|BitCount[0]~9COUT1_11 ));
// synopsys translate_off
defparam \inst79|BitCount[0] .lut_mask = "33cc";
defparam \inst79|BitCount[0] .operation_mode = "arithmetic";
defparam \inst79|BitCount[0] .output_mode = "reg_only";
defparam \inst79|BitCount[0] .register_cascade_mode = "off";
defparam \inst79|BitCount[0] .sum_lutc_input = "datac";
defparam \inst79|BitCount[0] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X5_Y5_N7
maxv_lcell \inst72|LPM_MUX_component|auto_generated|result_node[0] (
// Equation(s):
// \inst72|LPM_MUX_component|auto_generated|result_node [0] = LCELL(((\inst141|dat_o [10] & ((!\inst79|BitCount [0]))) # (!\inst141|dat_o [10] & (\SCLK_I2S_0~combout ))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\SCLK_I2S_0~combout ),
	.datac(\inst79|BitCount [0]),
	.datad(\inst141|dat_o [10]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst72|LPM_MUX_component|auto_generated|result_node [0]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst72|LPM_MUX_component|auto_generated|result_node[0] .lut_mask = "0fcc";
defparam \inst72|LPM_MUX_component|auto_generated|result_node[0] .operation_mode = "normal";
defparam \inst72|LPM_MUX_component|auto_generated|result_node[0] .output_mode = "comb_only";
defparam \inst72|LPM_MUX_component|auto_generated|result_node[0] .register_cascade_mode = "off";
defparam \inst72|LPM_MUX_component|auto_generated|result_node[0] .sum_lutc_input = "datac";
defparam \inst72|LPM_MUX_component|auto_generated|result_node[0] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y5_N8
maxv_lcell \inst134|dat_o[0] (
// Equation(s):
// \inst134|dat_o [0] = DFFEAS((((!\inst134|dat_o [0]))), \inst72|LPM_MUX_component|auto_generated|result_node [0], VCC, , , , , , )

	.clk(\inst72|LPM_MUX_component|auto_generated|result_node [0]),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst134|dat_o [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst134|dat_o [0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst134|dat_o[0] .lut_mask = "00ff";
defparam \inst134|dat_o[0] .operation_mode = "normal";
defparam \inst134|dat_o[0] .output_mode = "reg_only";
defparam \inst134|dat_o[0] .register_cascade_mode = "off";
defparam \inst134|dat_o[0] .sum_lutc_input = "datac";
defparam \inst134|dat_o[0] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y5_N0
maxv_lcell \inst134|dat_o[1] (
// Equation(s):
// \inst134|dat_o [1] = DFFEAS(\inst134|dat_o [0] $ ((\inst134|dat_o [1])), \inst72|LPM_MUX_component|auto_generated|result_node [0], VCC, , , , , , )
// \inst134|dat_o[1]~9  = CARRY((\inst134|dat_o [0] & (\inst134|dat_o [1])))
// \inst134|dat_o[1]~9COUT1_12  = CARRY((\inst134|dat_o [0] & (\inst134|dat_o [1])))

	.clk(\inst72|LPM_MUX_component|auto_generated|result_node [0]),
	.dataa(\inst134|dat_o [0]),
	.datab(\inst134|dat_o [1]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst134|dat_o [1]),
	.cout(),
	.cout0(\inst134|dat_o[1]~9 ),
	.cout1(\inst134|dat_o[1]~9COUT1_12 ));
// synopsys translate_off
defparam \inst134|dat_o[1] .lut_mask = "6688";
defparam \inst134|dat_o[1] .operation_mode = "arithmetic";
defparam \inst134|dat_o[1] .output_mode = "reg_only";
defparam \inst134|dat_o[1] .register_cascade_mode = "off";
defparam \inst134|dat_o[1] .sum_lutc_input = "datac";
defparam \inst134|dat_o[1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y5_N1
maxv_lcell \inst134|dat_o[2] (
// Equation(s):
// \inst134|dat_o [2] = DFFEAS((\inst134|dat_o [2] $ ((\inst134|dat_o[1]~9 ))), \inst72|LPM_MUX_component|auto_generated|result_node [0], VCC, , , , , , )
// \inst134|dat_o[2]~7  = CARRY(((!\inst134|dat_o[1]~9 ) # (!\inst134|dat_o [2])))
// \inst134|dat_o[2]~7COUT1_13  = CARRY(((!\inst134|dat_o[1]~9COUT1_12 ) # (!\inst134|dat_o [2])))

	.clk(\inst72|LPM_MUX_component|auto_generated|result_node [0]),
	.dataa(vcc),
	.datab(\inst134|dat_o [2]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\inst134|dat_o[1]~9 ),
	.cin1(\inst134|dat_o[1]~9COUT1_12 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst134|dat_o [2]),
	.cout(),
	.cout0(\inst134|dat_o[2]~7 ),
	.cout1(\inst134|dat_o[2]~7COUT1_13 ));
// synopsys translate_off
defparam \inst134|dat_o[2] .cin0_used = "true";
defparam \inst134|dat_o[2] .cin1_used = "true";
defparam \inst134|dat_o[2] .lut_mask = "3c3f";
defparam \inst134|dat_o[2] .operation_mode = "arithmetic";
defparam \inst134|dat_o[2] .output_mode = "reg_only";
defparam \inst134|dat_o[2] .register_cascade_mode = "off";
defparam \inst134|dat_o[2] .sum_lutc_input = "cin";
defparam \inst134|dat_o[2] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y5_N2
maxv_lcell \inst134|dat_o[3] (
// Equation(s):
// \inst134|dat_o [3] = DFFEAS((\inst134|dat_o [3] $ ((!\inst134|dat_o[2]~7 ))), \inst72|LPM_MUX_component|auto_generated|result_node [0], VCC, , , , , , )
// \inst134|dat_o[3]~5  = CARRY(((\inst134|dat_o [3] & !\inst134|dat_o[2]~7 )))
// \inst134|dat_o[3]~5COUT1_14  = CARRY(((\inst134|dat_o [3] & !\inst134|dat_o[2]~7COUT1_13 )))

	.clk(\inst72|LPM_MUX_component|auto_generated|result_node [0]),
	.dataa(vcc),
	.datab(\inst134|dat_o [3]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\inst134|dat_o[2]~7 ),
	.cin1(\inst134|dat_o[2]~7COUT1_13 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst134|dat_o [3]),
	.cout(),
	.cout0(\inst134|dat_o[3]~5 ),
	.cout1(\inst134|dat_o[3]~5COUT1_14 ));
// synopsys translate_off
defparam \inst134|dat_o[3] .cin0_used = "true";
defparam \inst134|dat_o[3] .cin1_used = "true";
defparam \inst134|dat_o[3] .lut_mask = "c30c";
defparam \inst134|dat_o[3] .operation_mode = "arithmetic";
defparam \inst134|dat_o[3] .output_mode = "reg_only";
defparam \inst134|dat_o[3] .register_cascade_mode = "off";
defparam \inst134|dat_o[3] .sum_lutc_input = "cin";
defparam \inst134|dat_o[3] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y5_N3
maxv_lcell \inst134|dat_o[4] (
// Equation(s):
// \inst134|dat_o [4] = DFFEAS(\inst134|dat_o [4] $ ((((\inst134|dat_o[3]~5 )))), \inst72|LPM_MUX_component|auto_generated|result_node [0], VCC, , , , , , )
// \inst134|dat_o[4]~3  = CARRY(((!\inst134|dat_o[3]~5 )) # (!\inst134|dat_o [4]))
// \inst134|dat_o[4]~3COUT1_15  = CARRY(((!\inst134|dat_o[3]~5COUT1_14 )) # (!\inst134|dat_o [4]))

	.clk(\inst72|LPM_MUX_component|auto_generated|result_node [0]),
	.dataa(\inst134|dat_o [4]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\inst134|dat_o[3]~5 ),
	.cin1(\inst134|dat_o[3]~5COUT1_14 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst134|dat_o [4]),
	.cout(),
	.cout0(\inst134|dat_o[4]~3 ),
	.cout1(\inst134|dat_o[4]~3COUT1_15 ));
// synopsys translate_off
defparam \inst134|dat_o[4] .cin0_used = "true";
defparam \inst134|dat_o[4] .cin1_used = "true";
defparam \inst134|dat_o[4] .lut_mask = "5a5f";
defparam \inst134|dat_o[4] .operation_mode = "arithmetic";
defparam \inst134|dat_o[4] .output_mode = "reg_only";
defparam \inst134|dat_o[4] .register_cascade_mode = "off";
defparam \inst134|dat_o[4] .sum_lutc_input = "cin";
defparam \inst134|dat_o[4] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y5_N4
maxv_lcell \inst134|dat_o[5] (
// Equation(s):
// \inst134|dat_o [5] = DFFEAS(\inst134|dat_o [5] $ ((((!\inst134|dat_o[4]~3 )))), \inst72|LPM_MUX_component|auto_generated|result_node [0], VCC, , , , , , )

	.clk(\inst72|LPM_MUX_component|auto_generated|result_node [0]),
	.dataa(\inst134|dat_o [5]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\inst134|dat_o[4]~3 ),
	.cin1(\inst134|dat_o[4]~3COUT1_15 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst134|dat_o [5]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst134|dat_o[5] .cin0_used = "true";
defparam \inst134|dat_o[5] .cin1_used = "true";
defparam \inst134|dat_o[5] .lut_mask = "a5a5";
defparam \inst134|dat_o[5] .operation_mode = "normal";
defparam \inst134|dat_o[5] .output_mode = "reg_only";
defparam \inst134|dat_o[5] .register_cascade_mode = "off";
defparam \inst134|dat_o[5] .sum_lutc_input = "cin";
defparam \inst134|dat_o[5] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y6_N7
maxv_lcell \inst165|LPM_MUX_component|auto_generated|result_node[0]~0 (
// Equation(s):
// \inst165|LPM_MUX_component|auto_generated|result_node[0]~0_combout  = (\inst141|dat_o [10] & (!\inst134|dat_o [5])) # (!\inst141|dat_o [10] & (((!\LRCK_I2S_0~combout ))))

	.clk(gnd),
	.dataa(\inst134|dat_o [5]),
	.datab(\LRCK_I2S_0~combout ),
	.datac(\inst141|dat_o [10]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst165|LPM_MUX_component|auto_generated|result_node[0]~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst165|LPM_MUX_component|auto_generated|result_node[0]~0 .lut_mask = "5353";
defparam \inst165|LPM_MUX_component|auto_generated|result_node[0]~0 .operation_mode = "normal";
defparam \inst165|LPM_MUX_component|auto_generated|result_node[0]~0 .output_mode = "comb_only";
defparam \inst165|LPM_MUX_component|auto_generated|result_node[0]~0 .register_cascade_mode = "off";
defparam \inst165|LPM_MUX_component|auto_generated|result_node[0]~0 .sum_lutc_input = "datac";
defparam \inst165|LPM_MUX_component|auto_generated|result_node[0]~0 .synch_mode = "off";
// synopsys translate_on

// Location: PIN_C2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxv_io \RXLRCK~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\RXLRCK~combout ),
	.padio(RXLRCK));
// synopsys translate_off
defparam \RXLRCK~I .operation_mode = "input";
// synopsys translate_on

// Location: PIN_M15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxv_io \DIRLRCK~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\DIRLRCK~combout ),
	.padio(DIRLRCK));
// synopsys translate_off
defparam \DIRLRCK~I .operation_mode = "input";
// synopsys translate_on

// Location: LC_X4_Y4_N8
maxv_lcell \inst88|LPM_MUX_component|auto_generated|result_node[0]~0 (
// Equation(s):
// \inst88|LPM_MUX_component|auto_generated|result_node[0]~0_combout  = ((\inst141|dat_o [3] & (!\inst77|LPM_MUX_component|auto_generated|result_node[0]~0_combout )) # (!\inst141|dat_o [3] & ((!\DIRLRCK~combout ))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\inst141|dat_o [3]),
	.datac(\inst77|LPM_MUX_component|auto_generated|result_node[0]~0_combout ),
	.datad(\DIRLRCK~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst88|LPM_MUX_component|auto_generated|result_node[0]~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst88|LPM_MUX_component|auto_generated|result_node[0]~0 .lut_mask = "0c3f";
defparam \inst88|LPM_MUX_component|auto_generated|result_node[0]~0 .operation_mode = "normal";
defparam \inst88|LPM_MUX_component|auto_generated|result_node[0]~0 .output_mode = "comb_only";
defparam \inst88|LPM_MUX_component|auto_generated|result_node[0]~0 .register_cascade_mode = "off";
defparam \inst88|LPM_MUX_component|auto_generated|result_node[0]~0 .sum_lutc_input = "datac";
defparam \inst88|LPM_MUX_component|auto_generated|result_node[0]~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y4_N6
maxv_lcell \inst10|LPM_MUX_component|auto_generated|result_node[0]~0 (
// Equation(s):
// \inst10|LPM_MUX_component|auto_generated|result_node[0]~0_combout  = ((\inst141|dat_o [4] & (!\RXLRCK~combout )) # (!\inst141|dat_o [4] & ((\inst88|LPM_MUX_component|auto_generated|result_node[0]~0_combout ))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\RXLRCK~combout ),
	.datac(\inst141|dat_o [4]),
	.datad(\inst88|LPM_MUX_component|auto_generated|result_node[0]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst10|LPM_MUX_component|auto_generated|result_node[0]~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst10|LPM_MUX_component|auto_generated|result_node[0]~0 .lut_mask = "3f30";
defparam \inst10|LPM_MUX_component|auto_generated|result_node[0]~0 .operation_mode = "normal";
defparam \inst10|LPM_MUX_component|auto_generated|result_node[0]~0 .output_mode = "comb_only";
defparam \inst10|LPM_MUX_component|auto_generated|result_node[0]~0 .register_cascade_mode = "off";
defparam \inst10|LPM_MUX_component|auto_generated|result_node[0]~0 .sum_lutc_input = "datac";
defparam \inst10|LPM_MUX_component|auto_generated|result_node[0]~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y6_N2
maxv_lcell \inst164|LPM_MUX_component|auto_generated|result_node[0]~0 (
// Equation(s):
// \inst164|LPM_MUX_component|auto_generated|result_node[0]~0_combout  = ((\inst141|dat_o [9] & (!\inst165|LPM_MUX_component|auto_generated|result_node[0]~0_combout )) # (!\inst141|dat_o [9] & 
// ((!\inst10|LPM_MUX_component|auto_generated|result_node[0]~0_combout ))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\inst141|dat_o [9]),
	.datac(\inst165|LPM_MUX_component|auto_generated|result_node[0]~0_combout ),
	.datad(\inst10|LPM_MUX_component|auto_generated|result_node[0]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst164|LPM_MUX_component|auto_generated|result_node[0]~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst164|LPM_MUX_component|auto_generated|result_node[0]~0 .lut_mask = "0c3f";
defparam \inst164|LPM_MUX_component|auto_generated|result_node[0]~0 .operation_mode = "normal";
defparam \inst164|LPM_MUX_component|auto_generated|result_node[0]~0 .output_mode = "comb_only";
defparam \inst164|LPM_MUX_component|auto_generated|result_node[0]~0 .register_cascade_mode = "off";
defparam \inst164|LPM_MUX_component|auto_generated|result_node[0]~0 .sum_lutc_input = "datac";
defparam \inst164|LPM_MUX_component|auto_generated|result_node[0]~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y6_N3
maxv_lcell inst191(
// Equation(s):
// \inst191~combout  = LCELL((((\inst141|dat_o [7] & \inst164|LPM_MUX_component|auto_generated|result_node[0]~0_combout ))))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\inst141|dat_o [7]),
	.datad(\inst164|LPM_MUX_component|auto_generated|result_node[0]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst191~combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam inst191.lut_mask = "f000";
defparam inst191.operation_mode = "normal";
defparam inst191.output_mode = "comb_only";
defparam inst191.register_cascade_mode = "off";
defparam inst191.sum_lutc_input = "datac";
defparam inst191.synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y5_N8
maxv_lcell \inst141|dat_o[8] (
// Equation(s):
// \inst141|dat_o [8] = DFFEAS((((\inst141|r [8]))), \AP_CS~combout , VCC, , , , , , )

	.clk(\AP_CS~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst141|r [8]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst141|dat_o [8]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst141|dat_o[8] .lut_mask = "ff00";
defparam \inst141|dat_o[8] .operation_mode = "normal";
defparam \inst141|dat_o[8] .output_mode = "reg_only";
defparam \inst141|dat_o[8] .register_cascade_mode = "off";
defparam \inst141|dat_o[8] .sum_lutc_input = "datac";
defparam \inst141|dat_o[8] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y6_N9
maxv_lcell \inst25|lpm_ff_component|dffs[0] (
// Equation(s):
// \inst25|lpm_ff_component|dffs [0] = DFFEAS((\inst141|dat_o [8] & (((\inst141|dat_o [4])))), !\inst191~combout , VCC, , , , , , )

	.clk(!\inst191~combout ),
	.dataa(\inst141|dat_o [8]),
	.datab(vcc),
	.datac(\inst141|dat_o [4]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst25|lpm_ff_component|dffs [0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst25|lpm_ff_component|dffs[0] .lut_mask = "a0a0";
defparam \inst25|lpm_ff_component|dffs[0] .operation_mode = "normal";
defparam \inst25|lpm_ff_component|dffs[0] .output_mode = "reg_only";
defparam \inst25|lpm_ff_component|dffs[0] .register_cascade_mode = "off";
defparam \inst25|lpm_ff_component|dffs[0] .sum_lutc_input = "datac";
defparam \inst25|lpm_ff_component|dffs[0] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y6_N5
maxv_lcell inst39(
// Equation(s):
// \inst39~combout  = (((\DSP1OUTLRCK~combout  & !\inst25|lpm_ff_component|dffs [0])))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\DSP1OUTLRCK~combout ),
	.datad(\inst25|lpm_ff_component|dffs [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst39~combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam inst39.lut_mask = "00f0";
defparam inst39.operation_mode = "normal";
defparam inst39.output_mode = "comb_only";
defparam inst39.register_cascade_mode = "off";
defparam inst39.sum_lutc_input = "datac";
defparam inst39.synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y6_N0
maxv_lcell \inst29|lpm_ff_component|dffs[0] (
// Equation(s):
// \inst29|lpm_ff_component|dffs [0] = DFFEAS((((\inst25|lpm_ff_component|dffs [0]))), !\DIRLRCK~combout , VCC, , , , , , )

	.clk(!\DIRLRCK~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst25|lpm_ff_component|dffs [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst29|lpm_ff_component|dffs [0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst29|lpm_ff_component|dffs[0] .lut_mask = "ff00";
defparam \inst29|lpm_ff_component|dffs[0] .operation_mode = "normal";
defparam \inst29|lpm_ff_component|dffs[0] .output_mode = "reg_only";
defparam \inst29|lpm_ff_component|dffs[0] .register_cascade_mode = "off";
defparam \inst29|lpm_ff_component|dffs[0] .sum_lutc_input = "datac";
defparam \inst29|lpm_ff_component|dffs[0] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y7_N8
maxv_lcell \inst19|dat_o[0] (
// Equation(s):
// \inst19|dat_o [0] = DFFEAS((((!\inst19|dat_o [0]))), GLOBAL(\DIRXMCK~combout ), VCC, , , , , , )

	.clk(\DIRXMCK~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst19|dat_o [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst19|dat_o [0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst19|dat_o[0] .lut_mask = "00ff";
defparam \inst19|dat_o[0] .operation_mode = "normal";
defparam \inst19|dat_o[0] .output_mode = "reg_only";
defparam \inst19|dat_o[0] .register_cascade_mode = "off";
defparam \inst19|dat_o[0] .sum_lutc_input = "datac";
defparam \inst19|dat_o[0] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y7_N0
maxv_lcell \inst19|dat_o[1] (
// Equation(s):
// \inst19|dat_o [1] = DFFEAS(\inst19|dat_o [0] $ ((\inst19|dat_o [1])), GLOBAL(\DIRXMCK~combout ), VCC, , , , , , )
// \inst19|dat_o[1]~5  = CARRY((\inst19|dat_o [0] & (\inst19|dat_o [1])))
// \inst19|dat_o[1]~5COUT1_18  = CARRY((\inst19|dat_o [0] & (\inst19|dat_o [1])))

	.clk(\DIRXMCK~combout ),
	.dataa(\inst19|dat_o [0]),
	.datab(\inst19|dat_o [1]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst19|dat_o [1]),
	.cout(),
	.cout0(\inst19|dat_o[1]~5 ),
	.cout1(\inst19|dat_o[1]~5COUT1_18 ));
// synopsys translate_off
defparam \inst19|dat_o[1] .lut_mask = "6688";
defparam \inst19|dat_o[1] .operation_mode = "arithmetic";
defparam \inst19|dat_o[1] .output_mode = "reg_only";
defparam \inst19|dat_o[1] .register_cascade_mode = "off";
defparam \inst19|dat_o[1] .sum_lutc_input = "datac";
defparam \inst19|dat_o[1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y7_N1
maxv_lcell \inst19|dat_o[2] (
// Equation(s):
// \inst19|dat_o [2] = DFFEAS((\inst19|dat_o [2] $ ((\inst19|dat_o[1]~5 ))), GLOBAL(\DIRXMCK~combout ), VCC, , , , , , )
// \inst19|dat_o[2]~1  = CARRY(((!\inst19|dat_o[1]~5 ) # (!\inst19|dat_o [2])))
// \inst19|dat_o[2]~1COUT1_19  = CARRY(((!\inst19|dat_o[1]~5COUT1_18 ) # (!\inst19|dat_o [2])))

	.clk(\DIRXMCK~combout ),
	.dataa(vcc),
	.datab(\inst19|dat_o [2]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\inst19|dat_o[1]~5 ),
	.cin1(\inst19|dat_o[1]~5COUT1_18 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst19|dat_o [2]),
	.cout(),
	.cout0(\inst19|dat_o[2]~1 ),
	.cout1(\inst19|dat_o[2]~1COUT1_19 ));
// synopsys translate_off
defparam \inst19|dat_o[2] .cin0_used = "true";
defparam \inst19|dat_o[2] .cin1_used = "true";
defparam \inst19|dat_o[2] .lut_mask = "3c3f";
defparam \inst19|dat_o[2] .operation_mode = "arithmetic";
defparam \inst19|dat_o[2] .output_mode = "reg_only";
defparam \inst19|dat_o[2] .register_cascade_mode = "off";
defparam \inst19|dat_o[2] .sum_lutc_input = "cin";
defparam \inst19|dat_o[2] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y7_N2
maxv_lcell \inst19|dat_o[3] (
// Equation(s):
// \inst19|dat_o [3] = DFFEAS((\inst19|dat_o [3] $ ((!\inst19|dat_o[2]~1 ))), GLOBAL(\DIRXMCK~combout ), VCC, , , , , , )
// \inst19|dat_o[3]~15  = CARRY(((\inst19|dat_o [3] & !\inst19|dat_o[2]~1 )))
// \inst19|dat_o[3]~15COUT1_20  = CARRY(((\inst19|dat_o [3] & !\inst19|dat_o[2]~1COUT1_19 )))

	.clk(\DIRXMCK~combout ),
	.dataa(vcc),
	.datab(\inst19|dat_o [3]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\inst19|dat_o[2]~1 ),
	.cin1(\inst19|dat_o[2]~1COUT1_19 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst19|dat_o [3]),
	.cout(),
	.cout0(\inst19|dat_o[3]~15 ),
	.cout1(\inst19|dat_o[3]~15COUT1_20 ));
// synopsys translate_off
defparam \inst19|dat_o[3] .cin0_used = "true";
defparam \inst19|dat_o[3] .cin1_used = "true";
defparam \inst19|dat_o[3] .lut_mask = "c30c";
defparam \inst19|dat_o[3] .operation_mode = "arithmetic";
defparam \inst19|dat_o[3] .output_mode = "reg_only";
defparam \inst19|dat_o[3] .register_cascade_mode = "off";
defparam \inst19|dat_o[3] .sum_lutc_input = "cin";
defparam \inst19|dat_o[3] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y7_N3
maxv_lcell \inst19|dat_o[4] (
// Equation(s):
// \inst19|dat_o [4] = DFFEAS(\inst19|dat_o [4] $ ((((\inst19|dat_o[3]~15 )))), GLOBAL(\DIRXMCK~combout ), VCC, , , , , , )
// \inst19|dat_o[4]~13  = CARRY(((!\inst19|dat_o[3]~15 )) # (!\inst19|dat_o [4]))
// \inst19|dat_o[4]~13COUT1_21  = CARRY(((!\inst19|dat_o[3]~15COUT1_20 )) # (!\inst19|dat_o [4]))

	.clk(\DIRXMCK~combout ),
	.dataa(\inst19|dat_o [4]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\inst19|dat_o[3]~15 ),
	.cin1(\inst19|dat_o[3]~15COUT1_20 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst19|dat_o [4]),
	.cout(),
	.cout0(\inst19|dat_o[4]~13 ),
	.cout1(\inst19|dat_o[4]~13COUT1_21 ));
// synopsys translate_off
defparam \inst19|dat_o[4] .cin0_used = "true";
defparam \inst19|dat_o[4] .cin1_used = "true";
defparam \inst19|dat_o[4] .lut_mask = "5a5f";
defparam \inst19|dat_o[4] .operation_mode = "arithmetic";
defparam \inst19|dat_o[4] .output_mode = "reg_only";
defparam \inst19|dat_o[4] .register_cascade_mode = "off";
defparam \inst19|dat_o[4] .sum_lutc_input = "cin";
defparam \inst19|dat_o[4] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y7_N4
maxv_lcell \inst19|dat_o[5] (
// Equation(s):
// \inst19|dat_o [5] = DFFEAS(\inst19|dat_o [5] $ ((((!\inst19|dat_o[4]~13 )))), GLOBAL(\DIRXMCK~combout ), VCC, , , , , , )
// \inst19|dat_o[5]~11  = CARRY((\inst19|dat_o [5] & ((!\inst19|dat_o[4]~13COUT1_21 ))))

	.clk(\DIRXMCK~combout ),
	.dataa(\inst19|dat_o [5]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\inst19|dat_o[4]~13 ),
	.cin1(\inst19|dat_o[4]~13COUT1_21 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst19|dat_o [5]),
	.cout(\inst19|dat_o[5]~11 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst19|dat_o[5] .cin0_used = "true";
defparam \inst19|dat_o[5] .cin1_used = "true";
defparam \inst19|dat_o[5] .lut_mask = "a50a";
defparam \inst19|dat_o[5] .operation_mode = "arithmetic";
defparam \inst19|dat_o[5] .output_mode = "reg_only";
defparam \inst19|dat_o[5] .register_cascade_mode = "off";
defparam \inst19|dat_o[5] .sum_lutc_input = "cin";
defparam \inst19|dat_o[5] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y7_N5
maxv_lcell \inst19|dat_o[6] (
// Equation(s):
// \inst19|dat_o [6] = DFFEAS(\inst19|dat_o [6] $ ((((\inst19|dat_o[5]~11 )))), GLOBAL(\DIRXMCK~combout ), VCC, , , , , , )
// \inst19|dat_o[6]~9  = CARRY(((!\inst19|dat_o[5]~11 )) # (!\inst19|dat_o [6]))
// \inst19|dat_o[6]~9COUT1_22  = CARRY(((!\inst19|dat_o[5]~11 )) # (!\inst19|dat_o [6]))

	.clk(\DIRXMCK~combout ),
	.dataa(\inst19|dat_o [6]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\inst19|dat_o[5]~11 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst19|dat_o [6]),
	.cout(),
	.cout0(\inst19|dat_o[6]~9 ),
	.cout1(\inst19|dat_o[6]~9COUT1_22 ));
// synopsys translate_off
defparam \inst19|dat_o[6] .cin_used = "true";
defparam \inst19|dat_o[6] .lut_mask = "5a5f";
defparam \inst19|dat_o[6] .operation_mode = "arithmetic";
defparam \inst19|dat_o[6] .output_mode = "reg_only";
defparam \inst19|dat_o[6] .register_cascade_mode = "off";
defparam \inst19|dat_o[6] .sum_lutc_input = "cin";
defparam \inst19|dat_o[6] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y7_N6
maxv_lcell \inst19|dat_o[7] (
// Equation(s):
// \inst19|dat_o [7] = DFFEAS(\inst19|dat_o [7] $ ((((!(!\inst19|dat_o[5]~11  & \inst19|dat_o[6]~9 ) # (\inst19|dat_o[5]~11  & \inst19|dat_o[6]~9COUT1_22 ))))), GLOBAL(\DIRXMCK~combout ), VCC, , , , , , )
// \inst19|dat_o[7]~7  = CARRY((\inst19|dat_o [7] & ((!\inst19|dat_o[6]~9 ))))
// \inst19|dat_o[7]~7COUT1_23  = CARRY((\inst19|dat_o [7] & ((!\inst19|dat_o[6]~9COUT1_22 ))))

	.clk(\DIRXMCK~combout ),
	.dataa(\inst19|dat_o [7]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\inst19|dat_o[5]~11 ),
	.cin0(\inst19|dat_o[6]~9 ),
	.cin1(\inst19|dat_o[6]~9COUT1_22 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst19|dat_o [7]),
	.cout(),
	.cout0(\inst19|dat_o[7]~7 ),
	.cout1(\inst19|dat_o[7]~7COUT1_23 ));
// synopsys translate_off
defparam \inst19|dat_o[7] .cin0_used = "true";
defparam \inst19|dat_o[7] .cin1_used = "true";
defparam \inst19|dat_o[7] .cin_used = "true";
defparam \inst19|dat_o[7] .lut_mask = "a50a";
defparam \inst19|dat_o[7] .operation_mode = "arithmetic";
defparam \inst19|dat_o[7] .output_mode = "reg_only";
defparam \inst19|dat_o[7] .register_cascade_mode = "off";
defparam \inst19|dat_o[7] .sum_lutc_input = "cin";
defparam \inst19|dat_o[7] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y7_N7
maxv_lcell \inst19|dat_o[8] (
// Equation(s):
// \inst19|dat_o [8] = DFFEAS((\inst19|dat_o [8] $ (((!\inst19|dat_o[5]~11  & \inst19|dat_o[7]~7 ) # (\inst19|dat_o[5]~11  & \inst19|dat_o[7]~7COUT1_23 )))), GLOBAL(\DIRXMCK~combout ), VCC, , , , , , )

	.clk(\DIRXMCK~combout ),
	.dataa(vcc),
	.datab(\inst19|dat_o [8]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\inst19|dat_o[5]~11 ),
	.cin0(\inst19|dat_o[7]~7 ),
	.cin1(\inst19|dat_o[7]~7COUT1_23 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst19|dat_o [8]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst19|dat_o[8] .cin0_used = "true";
defparam \inst19|dat_o[8] .cin1_used = "true";
defparam \inst19|dat_o[8] .cin_used = "true";
defparam \inst19|dat_o[8] .lut_mask = "3c3c";
defparam \inst19|dat_o[8] .operation_mode = "normal";
defparam \inst19|dat_o[8] .output_mode = "reg_only";
defparam \inst19|dat_o[8] .register_cascade_mode = "off";
defparam \inst19|dat_o[8] .sum_lutc_input = "cin";
defparam \inst19|dat_o[8] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y6_N6
maxv_lcell \inst37|LPM_MUX_component|auto_generated|result_node[0]~0 (
// Equation(s):
// \inst37|LPM_MUX_component|auto_generated|result_node[0]~0_combout  = ((\inst29|lpm_ff_component|dffs [0] & ((!\inst19|dat_o [8]))) # (!\inst29|lpm_ff_component|dffs [0] & (!\inst39~combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\inst39~combout ),
	.datac(\inst29|lpm_ff_component|dffs [0]),
	.datad(\inst19|dat_o [8]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst37|LPM_MUX_component|auto_generated|result_node[0]~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst37|LPM_MUX_component|auto_generated|result_node[0]~0 .lut_mask = "03f3";
defparam \inst37|LPM_MUX_component|auto_generated|result_node[0]~0 .operation_mode = "normal";
defparam \inst37|LPM_MUX_component|auto_generated|result_node[0]~0 .output_mode = "comb_only";
defparam \inst37|LPM_MUX_component|auto_generated|result_node[0]~0 .register_cascade_mode = "off";
defparam \inst37|LPM_MUX_component|auto_generated|result_node[0]~0 .sum_lutc_input = "datac";
defparam \inst37|LPM_MUX_component|auto_generated|result_node[0]~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y4_N8
maxv_lcell \inst156|LPM_MUX_component|auto_generated|result_node[0]~0 (
// Equation(s):
// \inst156|LPM_MUX_component|auto_generated|result_node[0]~0_combout  = (\inst141|dat_o [11] & (\LRCK_I2S_0~combout )) # (!\inst141|dat_o [11] & (((!\inst37|LPM_MUX_component|auto_generated|result_node[0]~0_combout ))))

	.clk(gnd),
	.dataa(\LRCK_I2S_0~combout ),
	.datab(\inst37|LPM_MUX_component|auto_generated|result_node[0]~0_combout ),
	.datac(\inst141|dat_o [11]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst156|LPM_MUX_component|auto_generated|result_node[0]~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst156|LPM_MUX_component|auto_generated|result_node[0]~0 .lut_mask = "a3a3";
defparam \inst156|LPM_MUX_component|auto_generated|result_node[0]~0 .operation_mode = "normal";
defparam \inst156|LPM_MUX_component|auto_generated|result_node[0]~0 .output_mode = "comb_only";
defparam \inst156|LPM_MUX_component|auto_generated|result_node[0]~0 .register_cascade_mode = "off";
defparam \inst156|LPM_MUX_component|auto_generated|result_node[0]~0 .sum_lutc_input = "datac";
defparam \inst156|LPM_MUX_component|auto_generated|result_node[0]~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y4_N9
maxv_lcell inst185(
// Equation(s):
// \inst185~combout  = LCELL((((\inst141|dat_o [7] & \inst156|LPM_MUX_component|auto_generated|result_node[0]~0_combout ))))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\inst141|dat_o [7]),
	.datad(\inst156|LPM_MUX_component|auto_generated|result_node[0]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst185~combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam inst185.lut_mask = "f000";
defparam inst185.operation_mode = "normal";
defparam inst185.output_mode = "comb_only";
defparam inst185.register_cascade_mode = "off";
defparam inst185.sum_lutc_input = "datac";
defparam inst185.synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y4_N8
maxv_lcell \inst214|LPM_MUX_component|auto_generated|result_node[0]~0 (
// Equation(s):
// \inst214|LPM_MUX_component|auto_generated|result_node[0]~0_combout  = ((\inst141|dat_o [6] & (\inst185~combout )) # (!\inst141|dat_o [6] & ((\RXLRCK~combout ))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\inst185~combout ),
	.datac(\inst141|dat_o [6]),
	.datad(\RXLRCK~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst214|LPM_MUX_component|auto_generated|result_node[0]~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst214|LPM_MUX_component|auto_generated|result_node[0]~0 .lut_mask = "cfc0";
defparam \inst214|LPM_MUX_component|auto_generated|result_node[0]~0 .operation_mode = "normal";
defparam \inst214|LPM_MUX_component|auto_generated|result_node[0]~0 .output_mode = "comb_only";
defparam \inst214|LPM_MUX_component|auto_generated|result_node[0]~0 .register_cascade_mode = "off";
defparam \inst214|LPM_MUX_component|auto_generated|result_node[0]~0 .sum_lutc_input = "datac";
defparam \inst214|LPM_MUX_component|auto_generated|result_node[0]~0 .synch_mode = "off";
// synopsys translate_on

// Location: PIN_A12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxv_io \DSP1OUTBCK~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\DSP1OUTBCK~combout ),
	.padio(DSP1OUTBCK));
// synopsys translate_off
defparam \DSP1OUTBCK~I .operation_mode = "input";
// synopsys translate_on

// Location: LC_X10_Y6_N9
maxv_lcell inst21(
// Equation(s):
// \inst21~combout  = LCELL((((\DSP1OUTBCK~combout ))))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\DSP1OUTBCK~combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst21~combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam inst21.lut_mask = "f0f0";
defparam inst21.operation_mode = "normal";
defparam inst21.output_mode = "comb_only";
defparam inst21.register_cascade_mode = "off";
defparam inst21.sum_lutc_input = "datac";
defparam inst21.synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y6_N5
maxv_lcell \inst184~0 (
// Equation(s):
// \inst184~0_combout  = ((\inst29|lpm_ff_component|dffs [0] & (\inst19|dat_o [2])) # (!\inst29|lpm_ff_component|dffs [0] & ((\inst21~combout ))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\inst19|dat_o [2]),
	.datac(\inst29|lpm_ff_component|dffs [0]),
	.datad(\inst21~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst184~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst184~0 .lut_mask = "cfc0";
defparam \inst184~0 .operation_mode = "normal";
defparam \inst184~0 .output_mode = "comb_only";
defparam \inst184~0 .register_cascade_mode = "off";
defparam \inst184~0 .sum_lutc_input = "datac";
defparam \inst184~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y6_N4
maxv_lcell \inst184~1 (
// Equation(s):
// \inst184~1_combout  = (\inst141|dat_o [7] & ((\inst141|dat_o [11] & (\SCLK_I2S_0~combout )) # (!\inst141|dat_o [11] & ((\inst184~0_combout )))))

	.clk(gnd),
	.dataa(\SCLK_I2S_0~combout ),
	.datab(\inst141|dat_o [11]),
	.datac(\inst184~0_combout ),
	.datad(\inst141|dat_o [7]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst184~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst184~1 .lut_mask = "b800";
defparam \inst184~1 .operation_mode = "normal";
defparam \inst184~1 .output_mode = "comb_only";
defparam \inst184~1 .register_cascade_mode = "off";
defparam \inst184~1 .sum_lutc_input = "datac";
defparam \inst184~1 .synch_mode = "off";
// synopsys translate_on

// Location: PIN_C3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxv_io \RXBCK~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\RXBCK~combout ),
	.padio(RXBCK));
// synopsys translate_off
defparam \RXBCK~I .operation_mode = "input";
// synopsys translate_on

// Location: LC_X5_Y6_N9
maxv_lcell \inst215|LPM_MUX_component|auto_generated|result_node[0]~0 (
// Equation(s):
// \inst215|LPM_MUX_component|auto_generated|result_node[0]~0_combout  = ((\inst141|dat_o [6] & (\inst184~1_combout )) # (!\inst141|dat_o [6] & ((\RXBCK~combout ))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\inst141|dat_o [6]),
	.datac(\inst184~1_combout ),
	.datad(\RXBCK~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst215|LPM_MUX_component|auto_generated|result_node[0]~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst215|LPM_MUX_component|auto_generated|result_node[0]~0 .lut_mask = "f3c0";
defparam \inst215|LPM_MUX_component|auto_generated|result_node[0]~0 .operation_mode = "normal";
defparam \inst215|LPM_MUX_component|auto_generated|result_node[0]~0 .output_mode = "comb_only";
defparam \inst215|LPM_MUX_component|auto_generated|result_node[0]~0 .register_cascade_mode = "off";
defparam \inst215|LPM_MUX_component|auto_generated|result_node[0]~0 .sum_lutc_input = "datac";
defparam \inst215|LPM_MUX_component|auto_generated|result_node[0]~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y5_N0
maxv_lcell \inst141|dat_o[2] (
// Equation(s):
// \inst141|dat_o [2] = DFFEAS(GND, \AP_CS~combout , VCC, , , \inst141|r [2], , , VCC)

	.clk(\AP_CS~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\inst141|r [2]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst141|dat_o [2]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst141|dat_o[2] .lut_mask = "0000";
defparam \inst141|dat_o[2] .operation_mode = "normal";
defparam \inst141|dat_o[2] .output_mode = "reg_only";
defparam \inst141|dat_o[2] .register_cascade_mode = "off";
defparam \inst141|dat_o[2] .sum_lutc_input = "datac";
defparam \inst141|dat_o[2] .synch_mode = "on";
// synopsys translate_on

// Location: PIN_P15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxv_io \PLDADCDATA~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\PLDADCDATA~combout ),
	.padio(PLDADCDATA));
// synopsys translate_off
defparam \PLDADCDATA~I .operation_mode = "input";
// synopsys translate_on

// Location: PIN_M16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxv_io \DIRDATA~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\DIRDATA~combout ),
	.padio(DIRDATA));
// synopsys translate_off
defparam \DIRDATA~I .operation_mode = "input";
// synopsys translate_on

// Location: LC_X6_Y5_N7
maxv_lcell \inst108|LPM_MUX_component|auto_generated|result_node[0]~2 (
// Equation(s):
// \inst108|LPM_MUX_component|auto_generated|result_node[0]~2_combout  = (!\inst141|dat_o [4] & ((\inst141|dat_o [3] & (!\PLDADCDATA~combout )) # (!\inst141|dat_o [3] & ((\DIRDATA~combout )))))

	.clk(gnd),
	.dataa(\inst141|dat_o [4]),
	.datab(\PLDADCDATA~combout ),
	.datac(\inst141|dat_o [3]),
	.datad(\DIRDATA~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst108|LPM_MUX_component|auto_generated|result_node[0]~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst108|LPM_MUX_component|auto_generated|result_node[0]~2 .lut_mask = "1510";
defparam \inst108|LPM_MUX_component|auto_generated|result_node[0]~2 .operation_mode = "normal";
defparam \inst108|LPM_MUX_component|auto_generated|result_node[0]~2 .output_mode = "comb_only";
defparam \inst108|LPM_MUX_component|auto_generated|result_node[0]~2 .register_cascade_mode = "off";
defparam \inst108|LPM_MUX_component|auto_generated|result_node[0]~2 .sum_lutc_input = "datac";
defparam \inst108|LPM_MUX_component|auto_generated|result_node[0]~2 .synch_mode = "off";
// synopsys translate_on

// Location: PIN_K2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxv_io \SDOUT_I2S_0~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\SDOUT_I2S_0~combout ),
	.padio(SDOUT_I2S_0));
// synopsys translate_off
defparam \SDOUT_I2S_0~I .operation_mode = "input";
// synopsys translate_on

// Location: LC_X10_Y3_N5
maxv_lcell \inst79|TxLatch (
// Equation(s):
// \inst79|TxLatch~regout  = DFFEAS((((\inst79|BitCount [0]))), !GLOBAL(\SCLK_I2S_1~combout ), VCC, , , , , , )

	.clk(!\SCLK_I2S_1~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst79|BitCount [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst79|TxLatch~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst79|TxLatch .lut_mask = "ff00";
defparam \inst79|TxLatch .operation_mode = "normal";
defparam \inst79|TxLatch .output_mode = "reg_only";
defparam \inst79|TxLatch .register_cascade_mode = "off";
defparam \inst79|TxLatch .sum_lutc_input = "datac";
defparam \inst79|TxLatch .synch_mode = "off";
// synopsys translate_on

// Location: PIN_J3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxv_io \SDOUT_I2S_1~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\SDOUT_I2S_1~combout ),
	.padio(SDOUT_I2S_1));
// synopsys translate_off
defparam \SDOUT_I2S_1~I .operation_mode = "input";
// synopsys translate_on

// Location: LC_X12_Y5_N2
maxv_lcell \inst211|Data (
// Equation(s):
// \inst211|Data~regout  = DFFEAS(GND, !GLOBAL(\SCLK_I2S_1~combout ), VCC, , , \SDOUT_I2S_1~combout , , , VCC)

	.clk(!\SCLK_I2S_1~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\SDOUT_I2S_1~combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst211|Data~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst211|Data .lut_mask = "0000";
defparam \inst211|Data .operation_mode = "normal";
defparam \inst211|Data .output_mode = "reg_only";
defparam \inst211|Data .register_cascade_mode = "off";
defparam \inst211|Data .sum_lutc_input = "datac";
defparam \inst211|Data .synch_mode = "on";
// synopsys translate_on

// Location: LC_X12_Y6_N3
maxv_lcell \inst79|RxReg[0] (
// Equation(s):
// \inst79|RxReg [0] = DFFEAS(GND, GLOBAL(\SCLK_I2S_1~combout ), VCC, , , \inst211|Data~regout , , , VCC)

	.clk(\SCLK_I2S_1~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\inst211|Data~regout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst79|RxReg [0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst79|RxReg[0] .lut_mask = "0000";
defparam \inst79|RxReg[0] .operation_mode = "normal";
defparam \inst79|RxReg[0] .output_mode = "reg_only";
defparam \inst79|RxReg[0] .register_cascade_mode = "off";
defparam \inst79|RxReg[0] .sum_lutc_input = "datac";
defparam \inst79|RxReg[0] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X12_Y6_N8
maxv_lcell \inst79|RxReg[1] (
// Equation(s):
// \inst79|RxReg [1] = DFFEAS((((\inst79|RxReg [0]))), GLOBAL(\SCLK_I2S_1~combout ), VCC, , , , , , )

	.clk(\SCLK_I2S_1~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst79|RxReg [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst79|RxReg [1]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst79|RxReg[1] .lut_mask = "ff00";
defparam \inst79|RxReg[1] .operation_mode = "normal";
defparam \inst79|RxReg[1] .output_mode = "reg_only";
defparam \inst79|RxReg[1] .register_cascade_mode = "off";
defparam \inst79|RxReg[1] .sum_lutc_input = "datac";
defparam \inst79|RxReg[1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y6_N2
maxv_lcell \inst79|RxReg[2] (
// Equation(s):
// \inst79|RxReg [2] = DFFEAS((((\inst79|RxReg [1]))), GLOBAL(\SCLK_I2S_1~combout ), VCC, , , , , , )

	.clk(\SCLK_I2S_1~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst79|RxReg [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst79|RxReg [2]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst79|RxReg[2] .lut_mask = "ff00";
defparam \inst79|RxReg[2] .operation_mode = "normal";
defparam \inst79|RxReg[2] .output_mode = "reg_only";
defparam \inst79|RxReg[2] .register_cascade_mode = "off";
defparam \inst79|RxReg[2] .sum_lutc_input = "datac";
defparam \inst79|RxReg[2] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y6_N5
maxv_lcell \inst79|RxReg[3] (
// Equation(s):
// \inst79|RxReg [3] = DFFEAS((((\inst79|RxReg [2]))), GLOBAL(\SCLK_I2S_1~combout ), VCC, , , , , , )

	.clk(\SCLK_I2S_1~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst79|RxReg [2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst79|RxReg [3]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst79|RxReg[3] .lut_mask = "ff00";
defparam \inst79|RxReg[3] .operation_mode = "normal";
defparam \inst79|RxReg[3] .output_mode = "reg_only";
defparam \inst79|RxReg[3] .register_cascade_mode = "off";
defparam \inst79|RxReg[3] .sum_lutc_input = "datac";
defparam \inst79|RxReg[3] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y5_N3
maxv_lcell \inst79|RxReg[4] (
// Equation(s):
// \inst79|RxReg [4] = DFFEAS(GND, GLOBAL(\SCLK_I2S_1~combout ), VCC, , , \inst79|RxReg [3], , , VCC)

	.clk(\SCLK_I2S_1~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\inst79|RxReg [3]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst79|RxReg [4]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst79|RxReg[4] .lut_mask = "0000";
defparam \inst79|RxReg[4] .operation_mode = "normal";
defparam \inst79|RxReg[4] .output_mode = "reg_only";
defparam \inst79|RxReg[4] .register_cascade_mode = "off";
defparam \inst79|RxReg[4] .sum_lutc_input = "datac";
defparam \inst79|RxReg[4] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X8_Y5_N0
maxv_lcell \inst79|RxReg[5] (
// Equation(s):
// \inst79|RxReg [5] = DFFEAS((((\inst79|RxReg [4]))), GLOBAL(\SCLK_I2S_1~combout ), VCC, , , , , , )

	.clk(\SCLK_I2S_1~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst79|RxReg [4]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst79|RxReg [5]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst79|RxReg[5] .lut_mask = "ff00";
defparam \inst79|RxReg[5] .operation_mode = "normal";
defparam \inst79|RxReg[5] .output_mode = "reg_only";
defparam \inst79|RxReg[5] .register_cascade_mode = "off";
defparam \inst79|RxReg[5] .sum_lutc_input = "datac";
defparam \inst79|RxReg[5] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y5_N8
maxv_lcell \inst79|RxReg[6] (
// Equation(s):
// \inst79|RxReg [6] = DFFEAS(GND, GLOBAL(\SCLK_I2S_1~combout ), VCC, , , \inst79|RxReg [5], , , VCC)

	.clk(\SCLK_I2S_1~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\inst79|RxReg [5]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst79|RxReg [6]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst79|RxReg[6] .lut_mask = "0000";
defparam \inst79|RxReg[6] .operation_mode = "normal";
defparam \inst79|RxReg[6] .output_mode = "reg_only";
defparam \inst79|RxReg[6] .register_cascade_mode = "off";
defparam \inst79|RxReg[6] .sum_lutc_input = "datac";
defparam \inst79|RxReg[6] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X8_Y5_N5
maxv_lcell \inst79|RxReg[7] (
// Equation(s):
// \inst79|RxReg [7] = DFFEAS((((\inst79|RxReg [6]))), GLOBAL(\SCLK_I2S_1~combout ), VCC, , , , , , )

	.clk(\SCLK_I2S_1~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst79|RxReg [6]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst79|RxReg [7]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst79|RxReg[7] .lut_mask = "ff00";
defparam \inst79|RxReg[7] .operation_mode = "normal";
defparam \inst79|RxReg[7] .output_mode = "reg_only";
defparam \inst79|RxReg[7] .register_cascade_mode = "off";
defparam \inst79|RxReg[7] .sum_lutc_input = "datac";
defparam \inst79|RxReg[7] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X1_Y6_N0
maxv_lcell \inst79|RxReg[8] (
// Equation(s):
// \inst79|RxReg [8] = DFFEAS(GND, GLOBAL(\SCLK_I2S_1~combout ), VCC, , , \inst79|RxReg [7], , , VCC)

	.clk(\SCLK_I2S_1~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\inst79|RxReg [7]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst79|RxReg [8]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst79|RxReg[8] .lut_mask = "0000";
defparam \inst79|RxReg[8] .operation_mode = "normal";
defparam \inst79|RxReg[8] .output_mode = "reg_only";
defparam \inst79|RxReg[8] .register_cascade_mode = "off";
defparam \inst79|RxReg[8] .sum_lutc_input = "datac";
defparam \inst79|RxReg[8] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X1_Y6_N9
maxv_lcell \inst79|RxReg[9] (
// Equation(s):
// \inst79|RxReg [9] = DFFEAS(GND, GLOBAL(\SCLK_I2S_1~combout ), VCC, , , \inst79|RxReg [8], , , VCC)

	.clk(\SCLK_I2S_1~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\inst79|RxReg [8]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst79|RxReg [9]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst79|RxReg[9] .lut_mask = "0000";
defparam \inst79|RxReg[9] .operation_mode = "normal";
defparam \inst79|RxReg[9] .output_mode = "reg_only";
defparam \inst79|RxReg[9] .register_cascade_mode = "off";
defparam \inst79|RxReg[9] .sum_lutc_input = "datac";
defparam \inst79|RxReg[9] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X1_Y6_N8
maxv_lcell \inst79|RxReg[10] (
// Equation(s):
// \inst79|RxReg [10] = DFFEAS((((\inst79|RxReg [9]))), GLOBAL(\SCLK_I2S_1~combout ), VCC, , , , , , )

	.clk(\SCLK_I2S_1~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst79|RxReg [9]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst79|RxReg [10]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst79|RxReg[10] .lut_mask = "ff00";
defparam \inst79|RxReg[10] .operation_mode = "normal";
defparam \inst79|RxReg[10] .output_mode = "reg_only";
defparam \inst79|RxReg[10] .register_cascade_mode = "off";
defparam \inst79|RxReg[10] .sum_lutc_input = "datac";
defparam \inst79|RxReg[10] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X1_Y6_N3
maxv_lcell \inst79|RxReg[11] (
// Equation(s):
// \inst79|RxReg [11] = DFFEAS((((\inst79|RxReg [10]))), GLOBAL(\SCLK_I2S_1~combout ), VCC, , , , , , )

	.clk(\SCLK_I2S_1~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst79|RxReg [10]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst79|RxReg [11]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst79|RxReg[11] .lut_mask = "ff00";
defparam \inst79|RxReg[11] .operation_mode = "normal";
defparam \inst79|RxReg[11] .output_mode = "reg_only";
defparam \inst79|RxReg[11] .register_cascade_mode = "off";
defparam \inst79|RxReg[11] .sum_lutc_input = "datac";
defparam \inst79|RxReg[11] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y6_N4
maxv_lcell \inst79|RxReg[12] (
// Equation(s):
// \inst79|RxReg [12] = DFFEAS(GND, GLOBAL(\SCLK_I2S_1~combout ), VCC, , , \inst79|RxReg [11], , , VCC)

	.clk(\SCLK_I2S_1~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\inst79|RxReg [11]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst79|RxReg [12]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst79|RxReg[12] .lut_mask = "0000";
defparam \inst79|RxReg[12] .operation_mode = "normal";
defparam \inst79|RxReg[12] .output_mode = "reg_only";
defparam \inst79|RxReg[12] .register_cascade_mode = "off";
defparam \inst79|RxReg[12] .sum_lutc_input = "datac";
defparam \inst79|RxReg[12] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X8_Y6_N8
maxv_lcell \inst79|RxReg[13] (
// Equation(s):
// \inst79|RxReg [13] = DFFEAS(GND, GLOBAL(\SCLK_I2S_1~combout ), VCC, , , \inst79|RxReg [12], , , VCC)

	.clk(\SCLK_I2S_1~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\inst79|RxReg [12]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst79|RxReg [13]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst79|RxReg[13] .lut_mask = "0000";
defparam \inst79|RxReg[13] .operation_mode = "normal";
defparam \inst79|RxReg[13] .output_mode = "reg_only";
defparam \inst79|RxReg[13] .register_cascade_mode = "off";
defparam \inst79|RxReg[13] .sum_lutc_input = "datac";
defparam \inst79|RxReg[13] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X8_Y6_N5
maxv_lcell \inst79|RxReg[14] (
// Equation(s):
// \inst79|RxReg [14] = DFFEAS((((\inst79|RxReg [13]))), GLOBAL(\SCLK_I2S_1~combout ), VCC, , , , , , )

	.clk(\SCLK_I2S_1~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst79|RxReg [13]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst79|RxReg [14]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst79|RxReg[14] .lut_mask = "ff00";
defparam \inst79|RxReg[14] .operation_mode = "normal";
defparam \inst79|RxReg[14] .output_mode = "reg_only";
defparam \inst79|RxReg[14] .register_cascade_mode = "off";
defparam \inst79|RxReg[14] .sum_lutc_input = "datac";
defparam \inst79|RxReg[14] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y6_N3
maxv_lcell \inst79|RxReg[15] (
// Equation(s):
// \inst79|RxReg [15] = DFFEAS(GND, GLOBAL(\SCLK_I2S_1~combout ), VCC, , , \inst79|RxReg [14], , , VCC)

	.clk(\SCLK_I2S_1~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\inst79|RxReg [14]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst79|RxReg [15]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst79|RxReg[15] .lut_mask = "0000";
defparam \inst79|RxReg[15] .operation_mode = "normal";
defparam \inst79|RxReg[15] .output_mode = "reg_only";
defparam \inst79|RxReg[15] .register_cascade_mode = "off";
defparam \inst79|RxReg[15] .sum_lutc_input = "datac";
defparam \inst79|RxReg[15] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X3_Y5_N4
maxv_lcell \inst79|RxReg[16] (
// Equation(s):
// \inst79|RxReg [16] = DFFEAS(GND, GLOBAL(\SCLK_I2S_1~combout ), VCC, , , \inst79|RxReg [15], , , VCC)

	.clk(\SCLK_I2S_1~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\inst79|RxReg [15]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst79|RxReg [16]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst79|RxReg[16] .lut_mask = "0000";
defparam \inst79|RxReg[16] .operation_mode = "normal";
defparam \inst79|RxReg[16] .output_mode = "reg_only";
defparam \inst79|RxReg[16] .register_cascade_mode = "off";
defparam \inst79|RxReg[16] .sum_lutc_input = "datac";
defparam \inst79|RxReg[16] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X3_Y5_N9
maxv_lcell \inst79|RxReg[17] (
// Equation(s):
// \inst79|RxReg [17] = DFFEAS(GND, GLOBAL(\SCLK_I2S_1~combout ), VCC, , , \inst79|RxReg [16], , , VCC)

	.clk(\SCLK_I2S_1~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\inst79|RxReg [16]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst79|RxReg [17]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst79|RxReg[17] .lut_mask = "0000";
defparam \inst79|RxReg[17] .operation_mode = "normal";
defparam \inst79|RxReg[17] .output_mode = "reg_only";
defparam \inst79|RxReg[17] .register_cascade_mode = "off";
defparam \inst79|RxReg[17] .sum_lutc_input = "datac";
defparam \inst79|RxReg[17] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X3_Y5_N8
maxv_lcell \inst79|RxReg[18] (
// Equation(s):
// \inst79|RxReg [18] = DFFEAS((((\inst79|RxReg [17]))), GLOBAL(\SCLK_I2S_1~combout ), VCC, , , , , , )

	.clk(\SCLK_I2S_1~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst79|RxReg [17]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst79|RxReg [18]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst79|RxReg[18] .lut_mask = "ff00";
defparam \inst79|RxReg[18] .operation_mode = "normal";
defparam \inst79|RxReg[18] .output_mode = "reg_only";
defparam \inst79|RxReg[18] .register_cascade_mode = "off";
defparam \inst79|RxReg[18] .sum_lutc_input = "datac";
defparam \inst79|RxReg[18] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y5_N3
maxv_lcell \inst79|RxReg[19] (
// Equation(s):
// \inst79|RxReg [19] = DFFEAS((((\inst79|RxReg [18]))), GLOBAL(\SCLK_I2S_1~combout ), VCC, , , , , , )

	.clk(\SCLK_I2S_1~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst79|RxReg [18]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst79|RxReg [19]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst79|RxReg[19] .lut_mask = "ff00";
defparam \inst79|RxReg[19] .operation_mode = "normal";
defparam \inst79|RxReg[19] .output_mode = "reg_only";
defparam \inst79|RxReg[19] .register_cascade_mode = "off";
defparam \inst79|RxReg[19] .sum_lutc_input = "datac";
defparam \inst79|RxReg[19] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y6_N4
maxv_lcell \inst79|RxReg[20] (
// Equation(s):
// \inst79|RxReg [20] = DFFEAS(GND, GLOBAL(\SCLK_I2S_1~combout ), VCC, , , \inst79|RxReg [19], , , VCC)

	.clk(\SCLK_I2S_1~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\inst79|RxReg [19]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst79|RxReg [20]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst79|RxReg[20] .lut_mask = "0000";
defparam \inst79|RxReg[20] .operation_mode = "normal";
defparam \inst79|RxReg[20] .output_mode = "reg_only";
defparam \inst79|RxReg[20] .register_cascade_mode = "off";
defparam \inst79|RxReg[20] .sum_lutc_input = "datac";
defparam \inst79|RxReg[20] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X4_Y6_N8
maxv_lcell \inst79|RxReg[21] (
// Equation(s):
// \inst79|RxReg [21] = DFFEAS(GND, GLOBAL(\SCLK_I2S_1~combout ), VCC, , , \inst79|RxReg [20], , , VCC)

	.clk(\SCLK_I2S_1~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\inst79|RxReg [20]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst79|RxReg [21]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst79|RxReg[21] .lut_mask = "0000";
defparam \inst79|RxReg[21] .operation_mode = "normal";
defparam \inst79|RxReg[21] .output_mode = "reg_only";
defparam \inst79|RxReg[21] .register_cascade_mode = "off";
defparam \inst79|RxReg[21] .sum_lutc_input = "datac";
defparam \inst79|RxReg[21] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X4_Y6_N1
maxv_lcell \inst79|RxReg[22] (
// Equation(s):
// \inst79|RxReg [22] = DFFEAS((((\inst79|RxReg [21]))), GLOBAL(\SCLK_I2S_1~combout ), VCC, , , , , , )

	.clk(\SCLK_I2S_1~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst79|RxReg [21]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst79|RxReg [22]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst79|RxReg[22] .lut_mask = "ff00";
defparam \inst79|RxReg[22] .operation_mode = "normal";
defparam \inst79|RxReg[22] .output_mode = "reg_only";
defparam \inst79|RxReg[22] .register_cascade_mode = "off";
defparam \inst79|RxReg[22] .sum_lutc_input = "datac";
defparam \inst79|RxReg[22] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y6_N6
maxv_lcell \inst79|RxReg[23] (
// Equation(s):
// \inst79|RxReg [23] = DFFEAS((((\inst79|RxReg [22]))), GLOBAL(\SCLK_I2S_1~combout ), VCC, , , , , , )

	.clk(\SCLK_I2S_1~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst79|RxReg [22]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst79|RxReg [23]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst79|RxReg[23] .lut_mask = "ff00";
defparam \inst79|RxReg[23] .operation_mode = "normal";
defparam \inst79|RxReg[23] .output_mode = "reg_only";
defparam \inst79|RxReg[23] .register_cascade_mode = "off";
defparam \inst79|RxReg[23] .sum_lutc_input = "datac";
defparam \inst79|RxReg[23] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y7_N4
maxv_lcell \inst79|RxReg[24] (
// Equation(s):
// \inst79|RxReg [24] = DFFEAS(GND, GLOBAL(\SCLK_I2S_1~combout ), VCC, , , \inst79|RxReg [23], , , VCC)

	.clk(\SCLK_I2S_1~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\inst79|RxReg [23]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst79|RxReg [24]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst79|RxReg[24] .lut_mask = "0000";
defparam \inst79|RxReg[24] .operation_mode = "normal";
defparam \inst79|RxReg[24] .output_mode = "reg_only";
defparam \inst79|RxReg[24] .register_cascade_mode = "off";
defparam \inst79|RxReg[24] .sum_lutc_input = "datac";
defparam \inst79|RxReg[24] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X7_Y7_N9
maxv_lcell \inst79|RxReg[25] (
// Equation(s):
// \inst79|RxReg [25] = DFFEAS(GND, GLOBAL(\SCLK_I2S_1~combout ), VCC, , , \inst79|RxReg [24], , , VCC)

	.clk(\SCLK_I2S_1~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\inst79|RxReg [24]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst79|RxReg [25]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst79|RxReg[25] .lut_mask = "0000";
defparam \inst79|RxReg[25] .operation_mode = "normal";
defparam \inst79|RxReg[25] .output_mode = "reg_only";
defparam \inst79|RxReg[25] .register_cascade_mode = "off";
defparam \inst79|RxReg[25] .sum_lutc_input = "datac";
defparam \inst79|RxReg[25] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X7_Y7_N8
maxv_lcell \inst79|RxReg[26] (
// Equation(s):
// \inst79|RxReg [26] = DFFEAS((((\inst79|RxReg [25]))), GLOBAL(\SCLK_I2S_1~combout ), VCC, , , , , , )

	.clk(\SCLK_I2S_1~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst79|RxReg [25]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst79|RxReg [26]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst79|RxReg[26] .lut_mask = "ff00";
defparam \inst79|RxReg[26] .operation_mode = "normal";
defparam \inst79|RxReg[26] .output_mode = "reg_only";
defparam \inst79|RxReg[26] .register_cascade_mode = "off";
defparam \inst79|RxReg[26] .sum_lutc_input = "datac";
defparam \inst79|RxReg[26] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y7_N3
maxv_lcell \inst79|RxReg[27] (
// Equation(s):
// \inst79|RxReg [27] = DFFEAS((((\inst79|RxReg [26]))), GLOBAL(\SCLK_I2S_1~combout ), VCC, , , , , , )

	.clk(\SCLK_I2S_1~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst79|RxReg [26]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst79|RxReg [27]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst79|RxReg[27] .lut_mask = "ff00";
defparam \inst79|RxReg[27] .operation_mode = "normal";
defparam \inst79|RxReg[27] .output_mode = "reg_only";
defparam \inst79|RxReg[27] .register_cascade_mode = "off";
defparam \inst79|RxReg[27] .sum_lutc_input = "datac";
defparam \inst79|RxReg[27] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y7_N5
maxv_lcell \inst79|RxReg[28] (
// Equation(s):
// \inst79|RxReg [28] = DFFEAS(GND, GLOBAL(\SCLK_I2S_1~combout ), VCC, , , \inst79|RxReg [27], , , VCC)

	.clk(\SCLK_I2S_1~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\inst79|RxReg [27]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst79|RxReg [28]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst79|RxReg[28] .lut_mask = "0000";
defparam \inst79|RxReg[28] .operation_mode = "normal";
defparam \inst79|RxReg[28] .output_mode = "reg_only";
defparam \inst79|RxReg[28] .register_cascade_mode = "off";
defparam \inst79|RxReg[28] .sum_lutc_input = "datac";
defparam \inst79|RxReg[28] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X9_Y4_N1
maxv_lcell \inst79|BitCount[1] (
// Equation(s):
// \inst79|BitCount [1] = DFFEAS((\inst79|BitCount [1] $ ((\inst79|BitCount[0]~9 ))), GLOBAL(\SCLK_I2S_1~combout ), VCC, , , , , \inst66|Q [1], )
// \inst79|BitCount[1]~1  = CARRY(((!\inst79|BitCount[0]~9 ) # (!\inst79|BitCount [1])))
// \inst79|BitCount[1]~1COUT1_12  = CARRY(((!\inst79|BitCount[0]~9COUT1_11 ) # (!\inst79|BitCount [1])))

	.clk(\SCLK_I2S_1~combout ),
	.dataa(vcc),
	.datab(\inst79|BitCount [1]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\inst66|Q [1]),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\inst79|BitCount[0]~9 ),
	.cin1(\inst79|BitCount[0]~9COUT1_11 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst79|BitCount [1]),
	.cout(),
	.cout0(\inst79|BitCount[1]~1 ),
	.cout1(\inst79|BitCount[1]~1COUT1_12 ));
// synopsys translate_off
defparam \inst79|BitCount[1] .cin0_used = "true";
defparam \inst79|BitCount[1] .cin1_used = "true";
defparam \inst79|BitCount[1] .lut_mask = "3c3f";
defparam \inst79|BitCount[1] .operation_mode = "arithmetic";
defparam \inst79|BitCount[1] .output_mode = "reg_only";
defparam \inst79|BitCount[1] .register_cascade_mode = "off";
defparam \inst79|BitCount[1] .sum_lutc_input = "cin";
defparam \inst79|BitCount[1] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X9_Y4_N2
maxv_lcell \inst79|BitCount[2] (
// Equation(s):
// \inst79|BitCount [2] = DFFEAS((\inst79|BitCount [2] $ ((!\inst79|BitCount[1]~1 ))), GLOBAL(\SCLK_I2S_1~combout ), VCC, , , , , \inst66|Q [1], )
// \inst79|BitCount[2]~3  = CARRY(((\inst79|BitCount [2] & !\inst79|BitCount[1]~1 )))
// \inst79|BitCount[2]~3COUT1_13  = CARRY(((\inst79|BitCount [2] & !\inst79|BitCount[1]~1COUT1_12 )))

	.clk(\SCLK_I2S_1~combout ),
	.dataa(vcc),
	.datab(\inst79|BitCount [2]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\inst66|Q [1]),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\inst79|BitCount[1]~1 ),
	.cin1(\inst79|BitCount[1]~1COUT1_12 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst79|BitCount [2]),
	.cout(),
	.cout0(\inst79|BitCount[2]~3 ),
	.cout1(\inst79|BitCount[2]~3COUT1_13 ));
// synopsys translate_off
defparam \inst79|BitCount[2] .cin0_used = "true";
defparam \inst79|BitCount[2] .cin1_used = "true";
defparam \inst79|BitCount[2] .lut_mask = "c30c";
defparam \inst79|BitCount[2] .operation_mode = "arithmetic";
defparam \inst79|BitCount[2] .output_mode = "reg_only";
defparam \inst79|BitCount[2] .register_cascade_mode = "off";
defparam \inst79|BitCount[2] .sum_lutc_input = "cin";
defparam \inst79|BitCount[2] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X9_Y4_N3
maxv_lcell \inst79|BitCount[3] (
// Equation(s):
// \inst79|BitCount [3] = DFFEAS(\inst79|BitCount [3] $ ((((\inst79|BitCount[2]~3 )))), GLOBAL(\SCLK_I2S_1~combout ), VCC, , , , , \inst66|Q [1], )
// \inst79|BitCount[3]~5  = CARRY(((!\inst79|BitCount[2]~3 )) # (!\inst79|BitCount [3]))
// \inst79|BitCount[3]~5COUT1_14  = CARRY(((!\inst79|BitCount[2]~3COUT1_13 )) # (!\inst79|BitCount [3]))

	.clk(\SCLK_I2S_1~combout ),
	.dataa(\inst79|BitCount [3]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\inst66|Q [1]),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\inst79|BitCount[2]~3 ),
	.cin1(\inst79|BitCount[2]~3COUT1_13 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst79|BitCount [3]),
	.cout(),
	.cout0(\inst79|BitCount[3]~5 ),
	.cout1(\inst79|BitCount[3]~5COUT1_14 ));
// synopsys translate_off
defparam \inst79|BitCount[3] .cin0_used = "true";
defparam \inst79|BitCount[3] .cin1_used = "true";
defparam \inst79|BitCount[3] .lut_mask = "5a5f";
defparam \inst79|BitCount[3] .operation_mode = "arithmetic";
defparam \inst79|BitCount[3] .output_mode = "reg_only";
defparam \inst79|BitCount[3] .register_cascade_mode = "off";
defparam \inst79|BitCount[3] .sum_lutc_input = "cin";
defparam \inst79|BitCount[3] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X9_Y4_N4
maxv_lcell \inst79|BitCount[4] (
// Equation(s):
// \inst79|BitCount [4] = DFFEAS(\inst79|BitCount [4] $ ((((!\inst79|BitCount[3]~5 )))), GLOBAL(\SCLK_I2S_1~combout ), VCC, , , , , \inst66|Q [1], )

	.clk(\SCLK_I2S_1~combout ),
	.dataa(\inst79|BitCount [4]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\inst66|Q [1]),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\inst79|BitCount[3]~5 ),
	.cin1(\inst79|BitCount[3]~5COUT1_14 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst79|BitCount [4]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst79|BitCount[4] .cin0_used = "true";
defparam \inst79|BitCount[4] .cin1_used = "true";
defparam \inst79|BitCount[4] .lut_mask = "a5a5";
defparam \inst79|BitCount[4] .operation_mode = "normal";
defparam \inst79|BitCount[4] .output_mode = "reg_only";
defparam \inst79|BitCount[4] .register_cascade_mode = "off";
defparam \inst79|BitCount[4] .sum_lutc_input = "cin";
defparam \inst79|BitCount[4] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X9_Y4_N6
maxv_lcell \inst79|Equal0~0 (
// Equation(s):
// \inst79|Equal0~0_combout  = (\inst79|BitCount [4] & (\inst79|BitCount [1] & (\inst79|BitCount [3] & \inst79|BitCount [2])))

	.clk(gnd),
	.dataa(\inst79|BitCount [4]),
	.datab(\inst79|BitCount [1]),
	.datac(\inst79|BitCount [3]),
	.datad(\inst79|BitCount [2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst79|Equal0~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst79|Equal0~0 .lut_mask = "8000";
defparam \inst79|Equal0~0 .operation_mode = "normal";
defparam \inst79|Equal0~0 .output_mode = "comb_only";
defparam \inst79|Equal0~0 .register_cascade_mode = "off";
defparam \inst79|Equal0~0 .sum_lutc_input = "datac";
defparam \inst79|Equal0~0 .synch_mode = "off";
// synopsys translate_on

// Location: PIN_G1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxv_io \GPIO_0~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\GPIO_0~combout ),
	.padio(GPIO_0));
// synopsys translate_off
defparam \GPIO_0~I .operation_mode = "input";
// synopsys translate_on

// Location: LC_X4_Y6_N5
maxv_lcell \inst79|ProtectFlag~11 (
// Equation(s):
// \inst79|ProtectFlag~11_combout  = (!\inst79|RxReg [20] & (!\inst79|RxReg [22] & (!\inst79|RxReg [23] & !\inst79|RxReg [21])))

	.clk(gnd),
	.dataa(\inst79|RxReg [20]),
	.datab(\inst79|RxReg [22]),
	.datac(\inst79|RxReg [23]),
	.datad(\inst79|RxReg [21]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst79|ProtectFlag~11_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst79|ProtectFlag~11 .lut_mask = "0001";
defparam \inst79|ProtectFlag~11 .operation_mode = "normal";
defparam \inst79|ProtectFlag~11 .output_mode = "comb_only";
defparam \inst79|ProtectFlag~11 .register_cascade_mode = "off";
defparam \inst79|ProtectFlag~11 .sum_lutc_input = "datac";
defparam \inst79|ProtectFlag~11 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y7_N6
maxv_lcell \inst79|ProtectFlag~12 (
// Equation(s):
// \inst79|ProtectFlag~12_combout  = (!\inst79|RxReg [26] & (!\inst79|RxReg [25] & (!\inst79|RxReg [24] & !\inst79|RxReg [27])))

	.clk(gnd),
	.dataa(\inst79|RxReg [26]),
	.datab(\inst79|RxReg [25]),
	.datac(\inst79|RxReg [24]),
	.datad(\inst79|RxReg [27]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst79|ProtectFlag~12_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst79|ProtectFlag~12 .lut_mask = "0001";
defparam \inst79|ProtectFlag~12 .operation_mode = "normal";
defparam \inst79|ProtectFlag~12 .output_mode = "comb_only";
defparam \inst79|ProtectFlag~12 .register_cascade_mode = "off";
defparam \inst79|ProtectFlag~12 .sum_lutc_input = "datac";
defparam \inst79|ProtectFlag~12 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y7_N1
maxv_lcell \inst79|RxReg[29] (
// Equation(s):
// \inst79|RxReg [29] = DFFEAS(GND, GLOBAL(\SCLK_I2S_1~combout ), VCC, , , \inst79|RxReg [28], , , VCC)

	.clk(\SCLK_I2S_1~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\inst79|RxReg [28]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst79|RxReg [29]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst79|RxReg[29] .lut_mask = "0000";
defparam \inst79|RxReg[29] .operation_mode = "normal";
defparam \inst79|RxReg[29] .output_mode = "reg_only";
defparam \inst79|RxReg[29] .register_cascade_mode = "off";
defparam \inst79|RxReg[29] .sum_lutc_input = "datac";
defparam \inst79|RxReg[29] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X9_Y7_N9
maxv_lcell \inst79|RxReg[30] (
// Equation(s):
// \inst79|RxReg [30] = DFFEAS((((\inst79|RxReg [29]))), GLOBAL(\SCLK_I2S_1~combout ), VCC, , , , , , )

	.clk(\SCLK_I2S_1~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst79|RxReg [29]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst79|RxReg [30]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst79|RxReg[30] .lut_mask = "ff00";
defparam \inst79|RxReg[30] .operation_mode = "normal";
defparam \inst79|RxReg[30] .output_mode = "reg_only";
defparam \inst79|RxReg[30] .register_cascade_mode = "off";
defparam \inst79|RxReg[30] .sum_lutc_input = "datac";
defparam \inst79|RxReg[30] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y7_N0
maxv_lcell \inst79|RxReg[31] (
// Equation(s):
// \inst79|RxReg [31] = DFFEAS((((\inst79|RxReg [30]))), GLOBAL(\SCLK_I2S_1~combout ), VCC, , , , , , )

	.clk(\SCLK_I2S_1~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst79|RxReg [30]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst79|RxReg [31]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst79|RxReg[31] .lut_mask = "ff00";
defparam \inst79|RxReg[31] .operation_mode = "normal";
defparam \inst79|RxReg[31] .output_mode = "reg_only";
defparam \inst79|RxReg[31] .register_cascade_mode = "off";
defparam \inst79|RxReg[31] .sum_lutc_input = "datac";
defparam \inst79|RxReg[31] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y7_N2
maxv_lcell \inst79|ProtectFlag~13 (
// Equation(s):
// \inst79|ProtectFlag~13_combout  = (!\inst79|RxReg [28] & (!\inst79|RxReg [30] & (!\inst79|RxReg [31] & !\inst79|RxReg [29])))

	.clk(gnd),
	.dataa(\inst79|RxReg [28]),
	.datab(\inst79|RxReg [30]),
	.datac(\inst79|RxReg [31]),
	.datad(\inst79|RxReg [29]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst79|ProtectFlag~13_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst79|ProtectFlag~13 .lut_mask = "0001";
defparam \inst79|ProtectFlag~13 .operation_mode = "normal";
defparam \inst79|ProtectFlag~13 .output_mode = "comb_only";
defparam \inst79|ProtectFlag~13 .register_cascade_mode = "off";
defparam \inst79|ProtectFlag~13 .sum_lutc_input = "datac";
defparam \inst79|ProtectFlag~13 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y5_N0
maxv_lcell \inst79|ProtectFlag~10 (
// Equation(s):
// \inst79|ProtectFlag~10_combout  = (!\inst79|RxReg [18] & (!\inst79|RxReg [17] & (!\inst79|RxReg [16] & !\inst79|RxReg [19])))

	.clk(gnd),
	.dataa(\inst79|RxReg [18]),
	.datab(\inst79|RxReg [17]),
	.datac(\inst79|RxReg [16]),
	.datad(\inst79|RxReg [19]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst79|ProtectFlag~10_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst79|ProtectFlag~10 .lut_mask = "0001";
defparam \inst79|ProtectFlag~10 .operation_mode = "normal";
defparam \inst79|ProtectFlag~10 .output_mode = "comb_only";
defparam \inst79|ProtectFlag~10 .register_cascade_mode = "off";
defparam \inst79|ProtectFlag~10 .sum_lutc_input = "datac";
defparam \inst79|ProtectFlag~10 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y5_N7
maxv_lcell \inst79|ProtectFlag~14 (
// Equation(s):
// \inst79|ProtectFlag~14_combout  = (\inst79|ProtectFlag~11_combout  & (\inst79|ProtectFlag~12_combout  & (\inst79|ProtectFlag~13_combout  & \inst79|ProtectFlag~10_combout )))

	.clk(gnd),
	.dataa(\inst79|ProtectFlag~11_combout ),
	.datab(\inst79|ProtectFlag~12_combout ),
	.datac(\inst79|ProtectFlag~13_combout ),
	.datad(\inst79|ProtectFlag~10_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst79|ProtectFlag~14_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst79|ProtectFlag~14 .lut_mask = "8000";
defparam \inst79|ProtectFlag~14 .operation_mode = "normal";
defparam \inst79|ProtectFlag~14 .output_mode = "comb_only";
defparam \inst79|ProtectFlag~14 .register_cascade_mode = "off";
defparam \inst79|ProtectFlag~14 .sum_lutc_input = "datac";
defparam \inst79|ProtectFlag~14 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y5_N1
maxv_lcell \inst79|ProtectFlag~16 (
// Equation(s):
// \inst79|ProtectFlag~16_combout  = (!\inst79|RxReg [6] & (!\inst79|RxReg [5] & (!\inst79|RxReg [7] & !\inst79|RxReg [4])))

	.clk(gnd),
	.dataa(\inst79|RxReg [6]),
	.datab(\inst79|RxReg [5]),
	.datac(\inst79|RxReg [7]),
	.datad(\inst79|RxReg [4]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst79|ProtectFlag~16_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst79|ProtectFlag~16 .lut_mask = "0001";
defparam \inst79|ProtectFlag~16 .operation_mode = "normal";
defparam \inst79|ProtectFlag~16 .output_mode = "comb_only";
defparam \inst79|ProtectFlag~16 .register_cascade_mode = "off";
defparam \inst79|ProtectFlag~16 .sum_lutc_input = "datac";
defparam \inst79|ProtectFlag~16 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X1_Y6_N5
maxv_lcell \inst79|ProtectFlag~17 (
// Equation(s):
// \inst79|ProtectFlag~17_combout  = (!\inst79|RxReg [10] & (!\inst79|RxReg [9] & (!\inst79|RxReg [8] & !\inst79|RxReg [11])))

	.clk(gnd),
	.dataa(\inst79|RxReg [10]),
	.datab(\inst79|RxReg [9]),
	.datac(\inst79|RxReg [8]),
	.datad(\inst79|RxReg [11]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst79|ProtectFlag~17_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst79|ProtectFlag~17 .lut_mask = "0001";
defparam \inst79|ProtectFlag~17 .operation_mode = "normal";
defparam \inst79|ProtectFlag~17 .output_mode = "comb_only";
defparam \inst79|ProtectFlag~17 .register_cascade_mode = "off";
defparam \inst79|ProtectFlag~17 .sum_lutc_input = "datac";
defparam \inst79|ProtectFlag~17 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y6_N6
maxv_lcell \inst79|ProtectFlag~18 (
// Equation(s):
// \inst79|ProtectFlag~18_combout  = (!\inst79|RxReg [13] & (!\inst79|RxReg [12] & (!\inst79|RxReg [14] & !\inst79|RxReg [15])))

	.clk(gnd),
	.dataa(\inst79|RxReg [13]),
	.datab(\inst79|RxReg [12]),
	.datac(\inst79|RxReg [14]),
	.datad(\inst79|RxReg [15]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst79|ProtectFlag~18_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst79|ProtectFlag~18 .lut_mask = "0001";
defparam \inst79|ProtectFlag~18 .operation_mode = "normal";
defparam \inst79|ProtectFlag~18 .output_mode = "comb_only";
defparam \inst79|ProtectFlag~18 .register_cascade_mode = "off";
defparam \inst79|ProtectFlag~18 .sum_lutc_input = "datac";
defparam \inst79|ProtectFlag~18 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y6_N9
maxv_lcell \inst79|ProtectFlag~15 (
// Equation(s):
// \inst79|ProtectFlag~15_combout  = (!\inst79|RxReg [1] & (!\inst79|RxReg [2] & (!\inst79|RxReg [3] & !\inst79|RxReg [0])))

	.clk(gnd),
	.dataa(\inst79|RxReg [1]),
	.datab(\inst79|RxReg [2]),
	.datac(\inst79|RxReg [3]),
	.datad(\inst79|RxReg [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst79|ProtectFlag~15_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst79|ProtectFlag~15 .lut_mask = "0001";
defparam \inst79|ProtectFlag~15 .operation_mode = "normal";
defparam \inst79|ProtectFlag~15 .output_mode = "comb_only";
defparam \inst79|ProtectFlag~15 .register_cascade_mode = "off";
defparam \inst79|ProtectFlag~15 .sum_lutc_input = "datac";
defparam \inst79|ProtectFlag~15 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y5_N8
maxv_lcell \inst79|ProtectFlag~19 (
// Equation(s):
// \inst79|ProtectFlag~19_combout  = (\inst79|ProtectFlag~16_combout  & (\inst79|ProtectFlag~17_combout  & (\inst79|ProtectFlag~18_combout  & \inst79|ProtectFlag~15_combout )))

	.clk(gnd),
	.dataa(\inst79|ProtectFlag~16_combout ),
	.datab(\inst79|ProtectFlag~17_combout ),
	.datac(\inst79|ProtectFlag~18_combout ),
	.datad(\inst79|ProtectFlag~15_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst79|ProtectFlag~19_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst79|ProtectFlag~19 .lut_mask = "8000";
defparam \inst79|ProtectFlag~19 .operation_mode = "normal";
defparam \inst79|ProtectFlag~19 .output_mode = "comb_only";
defparam \inst79|ProtectFlag~19 .register_cascade_mode = "off";
defparam \inst79|ProtectFlag~19 .sum_lutc_input = "datac";
defparam \inst79|ProtectFlag~19 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y6_N9
maxv_lcell \inst79|ProtectFlag~8 (
// Equation(s):
// \inst79|ProtectFlag~8_combout  = (\inst79|RxReg [13] & (\inst79|RxReg [12] & (\inst79|RxReg [14] & \inst79|RxReg [15])))

	.clk(gnd),
	.dataa(\inst79|RxReg [13]),
	.datab(\inst79|RxReg [12]),
	.datac(\inst79|RxReg [14]),
	.datad(\inst79|RxReg [15]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst79|ProtectFlag~8_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst79|ProtectFlag~8 .lut_mask = "8000";
defparam \inst79|ProtectFlag~8 .operation_mode = "normal";
defparam \inst79|ProtectFlag~8 .output_mode = "comb_only";
defparam \inst79|ProtectFlag~8 .register_cascade_mode = "off";
defparam \inst79|ProtectFlag~8 .sum_lutc_input = "datac";
defparam \inst79|ProtectFlag~8 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y5_N4
maxv_lcell \inst79|ProtectFlag~6 (
// Equation(s):
// \inst79|ProtectFlag~6_combout  = (\inst79|RxReg [6] & (\inst79|RxReg [5] & (\inst79|RxReg [7] & \inst79|RxReg [4])))

	.clk(gnd),
	.dataa(\inst79|RxReg [6]),
	.datab(\inst79|RxReg [5]),
	.datac(\inst79|RxReg [7]),
	.datad(\inst79|RxReg [4]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst79|ProtectFlag~6_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst79|ProtectFlag~6 .lut_mask = "8000";
defparam \inst79|ProtectFlag~6 .operation_mode = "normal";
defparam \inst79|ProtectFlag~6 .output_mode = "comb_only";
defparam \inst79|ProtectFlag~6 .register_cascade_mode = "off";
defparam \inst79|ProtectFlag~6 .sum_lutc_input = "datac";
defparam \inst79|ProtectFlag~6 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X1_Y6_N4
maxv_lcell \inst79|ProtectFlag~7 (
// Equation(s):
// \inst79|ProtectFlag~7_combout  = (\inst79|RxReg [10] & (\inst79|RxReg [9] & (\inst79|RxReg [8] & \inst79|RxReg [11])))

	.clk(gnd),
	.dataa(\inst79|RxReg [10]),
	.datab(\inst79|RxReg [9]),
	.datac(\inst79|RxReg [8]),
	.datad(\inst79|RxReg [11]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst79|ProtectFlag~7_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst79|ProtectFlag~7 .lut_mask = "8000";
defparam \inst79|ProtectFlag~7 .operation_mode = "normal";
defparam \inst79|ProtectFlag~7 .output_mode = "comb_only";
defparam \inst79|ProtectFlag~7 .register_cascade_mode = "off";
defparam \inst79|ProtectFlag~7 .sum_lutc_input = "datac";
defparam \inst79|ProtectFlag~7 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y6_N4
maxv_lcell \inst79|ProtectFlag~5 (
// Equation(s):
// \inst79|ProtectFlag~5_combout  = (\inst79|RxReg [1] & (\inst79|RxReg [2] & (\inst79|RxReg [3] & \inst79|RxReg [0])))

	.clk(gnd),
	.dataa(\inst79|RxReg [1]),
	.datab(\inst79|RxReg [2]),
	.datac(\inst79|RxReg [3]),
	.datad(\inst79|RxReg [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst79|ProtectFlag~5_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst79|ProtectFlag~5 .lut_mask = "8000";
defparam \inst79|ProtectFlag~5 .operation_mode = "normal";
defparam \inst79|ProtectFlag~5 .output_mode = "comb_only";
defparam \inst79|ProtectFlag~5 .register_cascade_mode = "off";
defparam \inst79|ProtectFlag~5 .sum_lutc_input = "datac";
defparam \inst79|ProtectFlag~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y5_N4
maxv_lcell \inst79|ProtectFlag~9 (
// Equation(s):
// \inst79|ProtectFlag~9_combout  = (\inst79|ProtectFlag~8_combout  & (\inst79|ProtectFlag~6_combout  & (\inst79|ProtectFlag~7_combout  & \inst79|ProtectFlag~5_combout )))

	.clk(gnd),
	.dataa(\inst79|ProtectFlag~8_combout ),
	.datab(\inst79|ProtectFlag~6_combout ),
	.datac(\inst79|ProtectFlag~7_combout ),
	.datad(\inst79|ProtectFlag~5_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst79|ProtectFlag~9_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst79|ProtectFlag~9 .lut_mask = "8000";
defparam \inst79|ProtectFlag~9 .operation_mode = "normal";
defparam \inst79|ProtectFlag~9 .output_mode = "comb_only";
defparam \inst79|ProtectFlag~9 .register_cascade_mode = "off";
defparam \inst79|ProtectFlag~9 .sum_lutc_input = "datac";
defparam \inst79|ProtectFlag~9 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y7_N7
maxv_lcell \inst79|ProtectFlag~2 (
// Equation(s):
// \inst79|ProtectFlag~2_combout  = (\inst79|RxReg [26] & (\inst79|RxReg [25] & (\inst79|RxReg [24] & \inst79|RxReg [27])))

	.clk(gnd),
	.dataa(\inst79|RxReg [26]),
	.datab(\inst79|RxReg [25]),
	.datac(\inst79|RxReg [24]),
	.datad(\inst79|RxReg [27]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst79|ProtectFlag~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst79|ProtectFlag~2 .lut_mask = "8000";
defparam \inst79|ProtectFlag~2 .operation_mode = "normal";
defparam \inst79|ProtectFlag~2 .output_mode = "comb_only";
defparam \inst79|ProtectFlag~2 .register_cascade_mode = "off";
defparam \inst79|ProtectFlag~2 .sum_lutc_input = "datac";
defparam \inst79|ProtectFlag~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y6_N3
maxv_lcell \inst79|ProtectFlag~1 (
// Equation(s):
// \inst79|ProtectFlag~1_combout  = (\inst79|RxReg [20] & (\inst79|RxReg [22] & (\inst79|RxReg [23] & \inst79|RxReg [21])))

	.clk(gnd),
	.dataa(\inst79|RxReg [20]),
	.datab(\inst79|RxReg [22]),
	.datac(\inst79|RxReg [23]),
	.datad(\inst79|RxReg [21]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst79|ProtectFlag~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst79|ProtectFlag~1 .lut_mask = "8000";
defparam \inst79|ProtectFlag~1 .operation_mode = "normal";
defparam \inst79|ProtectFlag~1 .output_mode = "comb_only";
defparam \inst79|ProtectFlag~1 .register_cascade_mode = "off";
defparam \inst79|ProtectFlag~1 .sum_lutc_input = "datac";
defparam \inst79|ProtectFlag~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y5_N6
maxv_lcell \inst79|ProtectFlag~0 (
// Equation(s):
// \inst79|ProtectFlag~0_combout  = (\inst79|RxReg [18] & (\inst79|RxReg [17] & (\inst79|RxReg [16] & \inst79|RxReg [19])))

	.clk(gnd),
	.dataa(\inst79|RxReg [18]),
	.datab(\inst79|RxReg [17]),
	.datac(\inst79|RxReg [16]),
	.datad(\inst79|RxReg [19]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst79|ProtectFlag~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst79|ProtectFlag~0 .lut_mask = "8000";
defparam \inst79|ProtectFlag~0 .operation_mode = "normal";
defparam \inst79|ProtectFlag~0 .output_mode = "comb_only";
defparam \inst79|ProtectFlag~0 .register_cascade_mode = "off";
defparam \inst79|ProtectFlag~0 .sum_lutc_input = "datac";
defparam \inst79|ProtectFlag~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y7_N7
maxv_lcell \inst79|ProtectFlag~3 (
// Equation(s):
// \inst79|ProtectFlag~3_combout  = (\inst79|RxReg [28] & (\inst79|RxReg [30] & (\inst79|RxReg [31] & \inst79|RxReg [29])))

	.clk(gnd),
	.dataa(\inst79|RxReg [28]),
	.datab(\inst79|RxReg [30]),
	.datac(\inst79|RxReg [31]),
	.datad(\inst79|RxReg [29]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst79|ProtectFlag~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst79|ProtectFlag~3 .lut_mask = "8000";
defparam \inst79|ProtectFlag~3 .operation_mode = "normal";
defparam \inst79|ProtectFlag~3 .output_mode = "comb_only";
defparam \inst79|ProtectFlag~3 .register_cascade_mode = "off";
defparam \inst79|ProtectFlag~3 .sum_lutc_input = "datac";
defparam \inst79|ProtectFlag~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y5_N9
maxv_lcell \inst79|ProtectFlag~4 (
// Equation(s):
// \inst79|ProtectFlag~4_combout  = (\inst79|ProtectFlag~2_combout  & (\inst79|ProtectFlag~1_combout  & (\inst79|ProtectFlag~0_combout  & \inst79|ProtectFlag~3_combout )))

	.clk(gnd),
	.dataa(\inst79|ProtectFlag~2_combout ),
	.datab(\inst79|ProtectFlag~1_combout ),
	.datac(\inst79|ProtectFlag~0_combout ),
	.datad(\inst79|ProtectFlag~3_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst79|ProtectFlag~4_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst79|ProtectFlag~4 .lut_mask = "8000";
defparam \inst79|ProtectFlag~4 .operation_mode = "normal";
defparam \inst79|ProtectFlag~4 .output_mode = "comb_only";
defparam \inst79|ProtectFlag~4 .register_cascade_mode = "off";
defparam \inst79|ProtectFlag~4 .sum_lutc_input = "datac";
defparam \inst79|ProtectFlag~4 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y5_N5
maxv_lcell \inst79|ProtectFlag~20 (
// Equation(s):
// \inst79|ProtectFlag~20_combout  = (\inst79|ProtectFlag~14_combout ) # ((\inst79|ProtectFlag~19_combout ) # ((\inst79|ProtectFlag~9_combout ) # (\inst79|ProtectFlag~4_combout )))

	.clk(gnd),
	.dataa(\inst79|ProtectFlag~14_combout ),
	.datab(\inst79|ProtectFlag~19_combout ),
	.datac(\inst79|ProtectFlag~9_combout ),
	.datad(\inst79|ProtectFlag~4_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst79|ProtectFlag~20_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst79|ProtectFlag~20 .lut_mask = "fffe";
defparam \inst79|ProtectFlag~20 .operation_mode = "normal";
defparam \inst79|ProtectFlag~20 .output_mode = "comb_only";
defparam \inst79|ProtectFlag~20 .register_cascade_mode = "off";
defparam \inst79|ProtectFlag~20 .sum_lutc_input = "datac";
defparam \inst79|ProtectFlag~20 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y5_N6
maxv_lcell \inst79|ProtectFlag~21 (
// Equation(s):
// \inst79|ProtectFlag~21_combout  = (((\GPIO_0~combout  & \inst79|ProtectFlag~20_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\GPIO_0~combout ),
	.datad(\inst79|ProtectFlag~20_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst79|ProtectFlag~21_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst79|ProtectFlag~21 .lut_mask = "f000";
defparam \inst79|ProtectFlag~21 .operation_mode = "normal";
defparam \inst79|ProtectFlag~21 .output_mode = "comb_only";
defparam \inst79|ProtectFlag~21 .register_cascade_mode = "off";
defparam \inst79|ProtectFlag~21 .sum_lutc_input = "datac";
defparam \inst79|ProtectFlag~21 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y5_N5
maxv_lcell \inst79|Ch0_TxReg[0] (
// Equation(s):
// \inst79|Ch0_TxReg [0] = DFFEAS((\inst79|RxReg [16] & (\inst79|Equal0~0_combout  & ((!\GPIO_0~combout ) # (!\inst79|ProtectFlag~20_combout )))), GLOBAL(\inst79|TxLatch~regout ), VCC, , , , , , )

	.clk(\inst79|TxLatch~regout ),
	.dataa(\inst79|RxReg [16]),
	.datab(\inst79|ProtectFlag~20_combout ),
	.datac(\GPIO_0~combout ),
	.datad(\inst79|Equal0~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst79|Ch0_TxReg [0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst79|Ch0_TxReg[0] .lut_mask = "2a00";
defparam \inst79|Ch0_TxReg[0] .operation_mode = "normal";
defparam \inst79|Ch0_TxReg[0] .output_mode = "reg_only";
defparam \inst79|Ch0_TxReg[0] .register_cascade_mode = "off";
defparam \inst79|Ch0_TxReg[0] .sum_lutc_input = "datac";
defparam \inst79|Ch0_TxReg[0] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y5_N7
maxv_lcell \inst79|Ch0_TxReg[1] (
// Equation(s):
// \inst79|Ch0_TxReg [1] = DFFEAS((\inst79|Equal0~0_combout  & ((\inst79|ProtectFlag~21_combout ) # ((\inst79|RxReg [17])))) # (!\inst79|Equal0~0_combout  & (((\inst79|Ch0_TxReg [0])))), GLOBAL(\inst79|TxLatch~regout ), VCC, , , , , , )

	.clk(\inst79|TxLatch~regout ),
	.dataa(\inst79|ProtectFlag~21_combout ),
	.datab(\inst79|RxReg [17]),
	.datac(\inst79|Ch0_TxReg [0]),
	.datad(\inst79|Equal0~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst79|Ch0_TxReg [1]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst79|Ch0_TxReg[1] .lut_mask = "eef0";
defparam \inst79|Ch0_TxReg[1] .operation_mode = "normal";
defparam \inst79|Ch0_TxReg[1] .output_mode = "reg_only";
defparam \inst79|Ch0_TxReg[1] .register_cascade_mode = "off";
defparam \inst79|Ch0_TxReg[1] .sum_lutc_input = "datac";
defparam \inst79|Ch0_TxReg[1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y5_N1
maxv_lcell \inst79|Ch0_TxReg[2] (
// Equation(s):
// \inst79|Ch0_TxReg [2] = DFFEAS((\inst79|Equal0~0_combout  & ((\inst79|RxReg [18]) # ((\inst79|ProtectFlag~21_combout )))) # (!\inst79|Equal0~0_combout  & (((\inst79|Ch0_TxReg [1])))), GLOBAL(\inst79|TxLatch~regout ), VCC, , , , , , )

	.clk(\inst79|TxLatch~regout ),
	.dataa(\inst79|RxReg [18]),
	.datab(\inst79|Equal0~0_combout ),
	.datac(\inst79|Ch0_TxReg [1]),
	.datad(\inst79|ProtectFlag~21_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst79|Ch0_TxReg [2]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst79|Ch0_TxReg[2] .lut_mask = "fcb8";
defparam \inst79|Ch0_TxReg[2] .operation_mode = "normal";
defparam \inst79|Ch0_TxReg[2] .output_mode = "reg_only";
defparam \inst79|Ch0_TxReg[2] .register_cascade_mode = "off";
defparam \inst79|Ch0_TxReg[2] .sum_lutc_input = "datac";
defparam \inst79|Ch0_TxReg[2] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y5_N2
maxv_lcell \inst79|Ch0_TxReg[3] (
// Equation(s):
// \inst79|Ch0_TxReg [3] = DFFEAS((\inst79|Equal0~0_combout  & (\inst79|RxReg [19] & ((!\inst79|ProtectFlag~21_combout )))) # (!\inst79|Equal0~0_combout  & (((\inst79|Ch0_TxReg [2])))), GLOBAL(\inst79|TxLatch~regout ), VCC, , , , , , )

	.clk(\inst79|TxLatch~regout ),
	.dataa(\inst79|RxReg [19]),
	.datab(\inst79|Ch0_TxReg [2]),
	.datac(\inst79|ProtectFlag~21_combout ),
	.datad(\inst79|Equal0~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst79|Ch0_TxReg [3]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst79|Ch0_TxReg[3] .lut_mask = "0acc";
defparam \inst79|Ch0_TxReg[3] .operation_mode = "normal";
defparam \inst79|Ch0_TxReg[3] .output_mode = "reg_only";
defparam \inst79|Ch0_TxReg[3] .register_cascade_mode = "off";
defparam \inst79|Ch0_TxReg[3] .sum_lutc_input = "datac";
defparam \inst79|Ch0_TxReg[3] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y6_N9
maxv_lcell \inst79|Ch0_TxReg[4] (
// Equation(s):
// \inst79|Ch0_TxReg [4] = DFFEAS((\inst79|Equal0~0_combout  & ((\inst79|ProtectFlag~21_combout ) # ((\inst79|RxReg [20])))) # (!\inst79|Equal0~0_combout  & (((\inst79|Ch0_TxReg [3])))), GLOBAL(\inst79|TxLatch~regout ), VCC, , , , , , )

	.clk(\inst79|TxLatch~regout ),
	.dataa(\inst79|ProtectFlag~21_combout ),
	.datab(\inst79|Ch0_TxReg [3]),
	.datac(\inst79|RxReg [20]),
	.datad(\inst79|Equal0~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst79|Ch0_TxReg [4]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst79|Ch0_TxReg[4] .lut_mask = "facc";
defparam \inst79|Ch0_TxReg[4] .operation_mode = "normal";
defparam \inst79|Ch0_TxReg[4] .output_mode = "reg_only";
defparam \inst79|Ch0_TxReg[4] .register_cascade_mode = "off";
defparam \inst79|Ch0_TxReg[4] .sum_lutc_input = "datac";
defparam \inst79|Ch0_TxReg[4] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y6_N2
maxv_lcell \inst79|Ch0_TxReg[5] (
// Equation(s):
// \inst79|Ch0_TxReg [5] = DFFEAS((\inst79|Equal0~0_combout  & (\inst79|RxReg [21] & ((!\inst79|ProtectFlag~21_combout )))) # (!\inst79|Equal0~0_combout  & (((\inst79|Ch0_TxReg [4])))), GLOBAL(\inst79|TxLatch~regout ), VCC, , , , , , )

	.clk(\inst79|TxLatch~regout ),
	.dataa(\inst79|RxReg [21]),
	.datab(\inst79|Ch0_TxReg [4]),
	.datac(\inst79|ProtectFlag~21_combout ),
	.datad(\inst79|Equal0~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst79|Ch0_TxReg [5]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst79|Ch0_TxReg[5] .lut_mask = "0acc";
defparam \inst79|Ch0_TxReg[5] .operation_mode = "normal";
defparam \inst79|Ch0_TxReg[5] .output_mode = "reg_only";
defparam \inst79|Ch0_TxReg[5] .register_cascade_mode = "off";
defparam \inst79|Ch0_TxReg[5] .sum_lutc_input = "datac";
defparam \inst79|Ch0_TxReg[5] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y6_N7
maxv_lcell \inst79|Ch0_TxReg[6] (
// Equation(s):
// \inst79|Ch0_TxReg [6] = DFFEAS((\inst79|Equal0~0_combout  & (((!\inst79|ProtectFlag~21_combout  & \inst79|RxReg [22])))) # (!\inst79|Equal0~0_combout  & (\inst79|Ch0_TxReg [5])), GLOBAL(\inst79|TxLatch~regout ), VCC, , , , , , )

	.clk(\inst79|TxLatch~regout ),
	.dataa(\inst79|Equal0~0_combout ),
	.datab(\inst79|Ch0_TxReg [5]),
	.datac(\inst79|ProtectFlag~21_combout ),
	.datad(\inst79|RxReg [22]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst79|Ch0_TxReg [6]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst79|Ch0_TxReg[6] .lut_mask = "4e44";
defparam \inst79|Ch0_TxReg[6] .operation_mode = "normal";
defparam \inst79|Ch0_TxReg[6] .output_mode = "reg_only";
defparam \inst79|Ch0_TxReg[6] .register_cascade_mode = "off";
defparam \inst79|Ch0_TxReg[6] .sum_lutc_input = "datac";
defparam \inst79|Ch0_TxReg[6] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y6_N0
maxv_lcell \inst79|Ch0_TxReg[7] (
// Equation(s):
// \inst79|Ch0_TxReg [7] = DFFEAS((\inst79|Equal0~0_combout  & ((\inst79|RxReg [23]) # ((\inst79|ProtectFlag~21_combout )))) # (!\inst79|Equal0~0_combout  & (((\inst79|Ch0_TxReg [6])))), GLOBAL(\inst79|TxLatch~regout ), VCC, , , , , , )

	.clk(\inst79|TxLatch~regout ),
	.dataa(\inst79|RxReg [23]),
	.datab(\inst79|Ch0_TxReg [6]),
	.datac(\inst79|ProtectFlag~21_combout ),
	.datad(\inst79|Equal0~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst79|Ch0_TxReg [7]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst79|Ch0_TxReg[7] .lut_mask = "facc";
defparam \inst79|Ch0_TxReg[7] .operation_mode = "normal";
defparam \inst79|Ch0_TxReg[7] .output_mode = "reg_only";
defparam \inst79|Ch0_TxReg[7] .register_cascade_mode = "off";
defparam \inst79|Ch0_TxReg[7] .sum_lutc_input = "datac";
defparam \inst79|Ch0_TxReg[7] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y7_N5
maxv_lcell \inst79|Ch0_TxReg[8] (
// Equation(s):
// \inst79|Ch0_TxReg [8] = DFFEAS((\inst79|Equal0~0_combout  & (\inst79|RxReg [24] & ((!\inst79|ProtectFlag~21_combout )))) # (!\inst79|Equal0~0_combout  & (((\inst79|Ch0_TxReg [7])))), GLOBAL(\inst79|TxLatch~regout ), VCC, , , , , , )

	.clk(\inst79|TxLatch~regout ),
	.dataa(\inst79|RxReg [24]),
	.datab(\inst79|Ch0_TxReg [7]),
	.datac(\inst79|ProtectFlag~21_combout ),
	.datad(\inst79|Equal0~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst79|Ch0_TxReg [8]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst79|Ch0_TxReg[8] .lut_mask = "0acc";
defparam \inst79|Ch0_TxReg[8] .operation_mode = "normal";
defparam \inst79|Ch0_TxReg[8] .output_mode = "reg_only";
defparam \inst79|Ch0_TxReg[8] .register_cascade_mode = "off";
defparam \inst79|Ch0_TxReg[8] .sum_lutc_input = "datac";
defparam \inst79|Ch0_TxReg[8] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y7_N0
maxv_lcell \inst79|Ch0_TxReg[9] (
// Equation(s):
// \inst79|Ch0_TxReg [9] = DFFEAS((\inst79|Equal0~0_combout  & (((\inst79|RxReg [25]) # (\inst79|ProtectFlag~21_combout )))) # (!\inst79|Equal0~0_combout  & (\inst79|Ch0_TxReg [8])), GLOBAL(\inst79|TxLatch~regout ), VCC, , , , , , )

	.clk(\inst79|TxLatch~regout ),
	.dataa(\inst79|Ch0_TxReg [8]),
	.datab(\inst79|RxReg [25]),
	.datac(\inst79|ProtectFlag~21_combout ),
	.datad(\inst79|Equal0~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst79|Ch0_TxReg [9]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst79|Ch0_TxReg[9] .lut_mask = "fcaa";
defparam \inst79|Ch0_TxReg[9] .operation_mode = "normal";
defparam \inst79|Ch0_TxReg[9] .output_mode = "reg_only";
defparam \inst79|Ch0_TxReg[9] .register_cascade_mode = "off";
defparam \inst79|Ch0_TxReg[9] .sum_lutc_input = "datac";
defparam \inst79|Ch0_TxReg[9] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y7_N2
maxv_lcell \inst79|Ch0_TxReg[10] (
// Equation(s):
// \inst79|Ch0_TxReg [10] = DFFEAS((\inst79|Equal0~0_combout  & ((\inst79|RxReg [26]) # ((\inst79|ProtectFlag~21_combout )))) # (!\inst79|Equal0~0_combout  & (((\inst79|Ch0_TxReg [9])))), GLOBAL(\inst79|TxLatch~regout ), VCC, , , , , , )

	.clk(\inst79|TxLatch~regout ),
	.dataa(\inst79|RxReg [26]),
	.datab(\inst79|Ch0_TxReg [9]),
	.datac(\inst79|ProtectFlag~21_combout ),
	.datad(\inst79|Equal0~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst79|Ch0_TxReg [10]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst79|Ch0_TxReg[10] .lut_mask = "facc";
defparam \inst79|Ch0_TxReg[10] .operation_mode = "normal";
defparam \inst79|Ch0_TxReg[10] .output_mode = "reg_only";
defparam \inst79|Ch0_TxReg[10] .register_cascade_mode = "off";
defparam \inst79|Ch0_TxReg[10] .sum_lutc_input = "datac";
defparam \inst79|Ch0_TxReg[10] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y7_N1
maxv_lcell \inst79|Ch0_TxReg[11] (
// Equation(s):
// \inst79|Ch0_TxReg [11] = DFFEAS((\inst79|Equal0~0_combout  & (\inst79|RxReg [27] & ((!\inst79|ProtectFlag~21_combout )))) # (!\inst79|Equal0~0_combout  & (((\inst79|Ch0_TxReg [10])))), GLOBAL(\inst79|TxLatch~regout ), VCC, , , , , , )

	.clk(\inst79|TxLatch~regout ),
	.dataa(\inst79|RxReg [27]),
	.datab(\inst79|Ch0_TxReg [10]),
	.datac(\inst79|ProtectFlag~21_combout ),
	.datad(\inst79|Equal0~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst79|Ch0_TxReg [11]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst79|Ch0_TxReg[11] .lut_mask = "0acc";
defparam \inst79|Ch0_TxReg[11] .operation_mode = "normal";
defparam \inst79|Ch0_TxReg[11] .output_mode = "reg_only";
defparam \inst79|Ch0_TxReg[11] .register_cascade_mode = "off";
defparam \inst79|Ch0_TxReg[11] .sum_lutc_input = "datac";
defparam \inst79|Ch0_TxReg[11] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y7_N6
maxv_lcell \inst79|Ch0_TxReg[12] (
// Equation(s):
// \inst79|Ch0_TxReg [12] = DFFEAS((\inst79|Equal0~0_combout  & ((\inst79|RxReg [28]) # ((\inst79|ProtectFlag~21_combout )))) # (!\inst79|Equal0~0_combout  & (((\inst79|Ch0_TxReg [11])))), GLOBAL(\inst79|TxLatch~regout ), VCC, , , , , , )

	.clk(\inst79|TxLatch~regout ),
	.dataa(\inst79|RxReg [28]),
	.datab(\inst79|Ch0_TxReg [11]),
	.datac(\inst79|ProtectFlag~21_combout ),
	.datad(\inst79|Equal0~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst79|Ch0_TxReg [12]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst79|Ch0_TxReg[12] .lut_mask = "facc";
defparam \inst79|Ch0_TxReg[12] .operation_mode = "normal";
defparam \inst79|Ch0_TxReg[12] .output_mode = "reg_only";
defparam \inst79|Ch0_TxReg[12] .register_cascade_mode = "off";
defparam \inst79|Ch0_TxReg[12] .sum_lutc_input = "datac";
defparam \inst79|Ch0_TxReg[12] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y7_N4
maxv_lcell \inst79|Ch0_TxReg[13] (
// Equation(s):
// \inst79|Ch0_TxReg [13] = DFFEAS((\inst79|Equal0~0_combout  & (((!\inst79|ProtectFlag~21_combout  & \inst79|RxReg [29])))) # (!\inst79|Equal0~0_combout  & (\inst79|Ch0_TxReg [12])), GLOBAL(\inst79|TxLatch~regout ), VCC, , , , , , )

	.clk(\inst79|TxLatch~regout ),
	.dataa(\inst79|Ch0_TxReg [12]),
	.datab(\inst79|Equal0~0_combout ),
	.datac(\inst79|ProtectFlag~21_combout ),
	.datad(\inst79|RxReg [29]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst79|Ch0_TxReg [13]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst79|Ch0_TxReg[13] .lut_mask = "2e22";
defparam \inst79|Ch0_TxReg[13] .operation_mode = "normal";
defparam \inst79|Ch0_TxReg[13] .output_mode = "reg_only";
defparam \inst79|Ch0_TxReg[13] .register_cascade_mode = "off";
defparam \inst79|Ch0_TxReg[13] .sum_lutc_input = "datac";
defparam \inst79|Ch0_TxReg[13] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y7_N8
maxv_lcell \inst79|Ch0_TxReg[14] (
// Equation(s):
// \inst79|Ch0_TxReg [14] = DFFEAS((\inst79|Equal0~0_combout  & (((!\inst79|ProtectFlag~21_combout  & \inst79|RxReg [30])))) # (!\inst79|Equal0~0_combout  & (\inst79|Ch0_TxReg [13])), GLOBAL(\inst79|TxLatch~regout ), VCC, , , , , , )

	.clk(\inst79|TxLatch~regout ),
	.dataa(\inst79|Ch0_TxReg [13]),
	.datab(\inst79|Equal0~0_combout ),
	.datac(\inst79|ProtectFlag~21_combout ),
	.datad(\inst79|RxReg [30]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst79|Ch0_TxReg [14]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst79|Ch0_TxReg[14] .lut_mask = "2e22";
defparam \inst79|Ch0_TxReg[14] .operation_mode = "normal";
defparam \inst79|Ch0_TxReg[14] .output_mode = "reg_only";
defparam \inst79|Ch0_TxReg[14] .register_cascade_mode = "off";
defparam \inst79|Ch0_TxReg[14] .sum_lutc_input = "datac";
defparam \inst79|Ch0_TxReg[14] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y7_N3
maxv_lcell \inst79|Ch0_TxReg[15] (
// Equation(s):
// \inst79|Ch0_TxReg [15] = DFFEAS((\inst79|Equal0~0_combout  & (((\inst79|RxReg [31]) # (\inst79|ProtectFlag~21_combout )))) # (!\inst79|Equal0~0_combout  & (\inst79|Ch0_TxReg [14])), GLOBAL(\inst79|TxLatch~regout ), VCC, , , , , , )

	.clk(\inst79|TxLatch~regout ),
	.dataa(\inst79|Ch0_TxReg [14]),
	.datab(\inst79|Equal0~0_combout ),
	.datac(\inst79|RxReg [31]),
	.datad(\inst79|ProtectFlag~21_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst79|Ch0_TxReg [15]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst79|Ch0_TxReg[15] .lut_mask = "eee2";
defparam \inst79|Ch0_TxReg[15] .operation_mode = "normal";
defparam \inst79|Ch0_TxReg[15] .output_mode = "reg_only";
defparam \inst79|Ch0_TxReg[15] .register_cascade_mode = "off";
defparam \inst79|Ch0_TxReg[15] .sum_lutc_input = "datac";
defparam \inst79|Ch0_TxReg[15] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y6_N5
maxv_lcell \inst79|Ch0_TxReg[16] (
// Equation(s):
// \inst79|Ch0_TxReg [16] = DFFEAS(GND, GLOBAL(\inst79|TxLatch~regout ), VCC, , , \inst79|Ch0_TxReg [15], , , VCC)

	.clk(\inst79|TxLatch~regout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\inst79|Ch0_TxReg [15]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst79|Ch0_TxReg [16]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst79|Ch0_TxReg[16] .lut_mask = "0000";
defparam \inst79|Ch0_TxReg[16] .operation_mode = "normal";
defparam \inst79|Ch0_TxReg[16] .output_mode = "reg_only";
defparam \inst79|Ch0_TxReg[16] .register_cascade_mode = "off";
defparam \inst79|Ch0_TxReg[16] .sum_lutc_input = "datac";
defparam \inst79|Ch0_TxReg[16] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X6_Y4_N1
maxv_lcell \inst108|LPM_MUX_component|auto_generated|result_node[0]~0 (
// Equation(s):
// \inst108|LPM_MUX_component|auto_generated|result_node[0]~0_combout  = ((\inst141|dat_o [10] & ((\inst79|Ch0_TxReg [16]))) # (!\inst141|dat_o [10] & (\SDOUT_I2S_0~combout )))

	.clk(gnd),
	.dataa(\SDOUT_I2S_0~combout ),
	.datab(vcc),
	.datac(\inst141|dat_o [10]),
	.datad(\inst79|Ch0_TxReg [16]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst108|LPM_MUX_component|auto_generated|result_node[0]~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst108|LPM_MUX_component|auto_generated|result_node[0]~0 .lut_mask = "fa0a";
defparam \inst108|LPM_MUX_component|auto_generated|result_node[0]~0 .operation_mode = "normal";
defparam \inst108|LPM_MUX_component|auto_generated|result_node[0]~0 .output_mode = "comb_only";
defparam \inst108|LPM_MUX_component|auto_generated|result_node[0]~0 .register_cascade_mode = "off";
defparam \inst108|LPM_MUX_component|auto_generated|result_node[0]~0 .sum_lutc_input = "datac";
defparam \inst108|LPM_MUX_component|auto_generated|result_node[0]~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y4_N2
maxv_lcell \inst108|LPM_MUX_component|auto_generated|result_node[0]~1 (
// Equation(s):
// \inst108|LPM_MUX_component|auto_generated|result_node[0]~1_combout  = (((\inst141|dat_o [4] & \RXI2S0~combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\inst141|dat_o [4]),
	.datad(\RXI2S0~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst108|LPM_MUX_component|auto_generated|result_node[0]~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst108|LPM_MUX_component|auto_generated|result_node[0]~1 .lut_mask = "f000";
defparam \inst108|LPM_MUX_component|auto_generated|result_node[0]~1 .operation_mode = "normal";
defparam \inst108|LPM_MUX_component|auto_generated|result_node[0]~1 .output_mode = "comb_only";
defparam \inst108|LPM_MUX_component|auto_generated|result_node[0]~1 .register_cascade_mode = "off";
defparam \inst108|LPM_MUX_component|auto_generated|result_node[0]~1 .sum_lutc_input = "datac";
defparam \inst108|LPM_MUX_component|auto_generated|result_node[0]~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y4_N7
maxv_lcell \inst108|LPM_MUX_component|auto_generated|result_node[0]~3 (
// Equation(s):
// \inst108|LPM_MUX_component|auto_generated|result_node[0]~3_combout  = (\inst141|dat_o [9] & (((\inst108|LPM_MUX_component|auto_generated|result_node[0]~0_combout )))) # (!\inst141|dat_o [9] & 
// ((\inst108|LPM_MUX_component|auto_generated|result_node[0]~2_combout ) # ((\inst108|LPM_MUX_component|auto_generated|result_node[0]~1_combout ))))

	.clk(gnd),
	.dataa(\inst141|dat_o [9]),
	.datab(\inst108|LPM_MUX_component|auto_generated|result_node[0]~2_combout ),
	.datac(\inst108|LPM_MUX_component|auto_generated|result_node[0]~0_combout ),
	.datad(\inst108|LPM_MUX_component|auto_generated|result_node[0]~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst108|LPM_MUX_component|auto_generated|result_node[0]~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst108|LPM_MUX_component|auto_generated|result_node[0]~3 .lut_mask = "f5e4";
defparam \inst108|LPM_MUX_component|auto_generated|result_node[0]~3 .operation_mode = "normal";
defparam \inst108|LPM_MUX_component|auto_generated|result_node[0]~3 .output_mode = "comb_only";
defparam \inst108|LPM_MUX_component|auto_generated|result_node[0]~3 .register_cascade_mode = "off";
defparam \inst108|LPM_MUX_component|auto_generated|result_node[0]~3 .sum_lutc_input = "datac";
defparam \inst108|LPM_MUX_component|auto_generated|result_node[0]~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y6_N6
maxv_lcell \inst192~0 (
// Equation(s):
// \inst192~0_combout  = (\inst141|dat_o [7] & ((\inst141|dat_o [2] & ((\inst164|LPM_MUX_component|auto_generated|result_node[0]~0_combout ))) # (!\inst141|dat_o [2] & (\inst108|LPM_MUX_component|auto_generated|result_node[0]~3_combout ))))

	.clk(gnd),
	.dataa(\inst141|dat_o [2]),
	.datab(\inst141|dat_o [7]),
	.datac(\inst108|LPM_MUX_component|auto_generated|result_node[0]~3_combout ),
	.datad(\inst164|LPM_MUX_component|auto_generated|result_node[0]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst192~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst192~0 .lut_mask = "c840";
defparam \inst192~0 .operation_mode = "normal";
defparam \inst192~0 .output_mode = "comb_only";
defparam \inst192~0 .register_cascade_mode = "off";
defparam \inst192~0 .sum_lutc_input = "datac";
defparam \inst192~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y6_N1
maxv_lcell \inst79|Ch1_TxReg[0] (
// Equation(s):
// \inst79|Ch1_TxReg [0] = DFFEAS((\inst79|RxReg [0] & (\inst79|Equal0~0_combout  & ((!\inst79|ProtectFlag~20_combout ) # (!\GPIO_0~combout )))), GLOBAL(\inst79|TxLatch~regout ), VCC, , , , , , )

	.clk(\inst79|TxLatch~regout ),
	.dataa(\inst79|RxReg [0]),
	.datab(\GPIO_0~combout ),
	.datac(\inst79|ProtectFlag~20_combout ),
	.datad(\inst79|Equal0~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst79|Ch1_TxReg [0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst79|Ch1_TxReg[0] .lut_mask = "2a00";
defparam \inst79|Ch1_TxReg[0] .operation_mode = "normal";
defparam \inst79|Ch1_TxReg[0] .output_mode = "reg_only";
defparam \inst79|Ch1_TxReg[0] .register_cascade_mode = "off";
defparam \inst79|Ch1_TxReg[0] .sum_lutc_input = "datac";
defparam \inst79|Ch1_TxReg[0] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y6_N1
maxv_lcell \inst79|Ch1_TxReg[1] (
// Equation(s):
// \inst79|Ch1_TxReg [1] = DFFEAS((\inst79|Equal0~0_combout  & (((\inst79|ProtectFlag~21_combout ) # (\inst79|RxReg [1])))) # (!\inst79|Equal0~0_combout  & (\inst79|Ch1_TxReg [0])), GLOBAL(\inst79|TxLatch~regout ), VCC, , , , , , )

	.clk(\inst79|TxLatch~regout ),
	.dataa(\inst79|Equal0~0_combout ),
	.datab(\inst79|Ch1_TxReg [0]),
	.datac(\inst79|ProtectFlag~21_combout ),
	.datad(\inst79|RxReg [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst79|Ch1_TxReg [1]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst79|Ch1_TxReg[1] .lut_mask = "eee4";
defparam \inst79|Ch1_TxReg[1] .operation_mode = "normal";
defparam \inst79|Ch1_TxReg[1] .output_mode = "reg_only";
defparam \inst79|Ch1_TxReg[1] .register_cascade_mode = "off";
defparam \inst79|Ch1_TxReg[1] .sum_lutc_input = "datac";
defparam \inst79|Ch1_TxReg[1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y6_N7
maxv_lcell \inst79|Ch1_TxReg[2] (
// Equation(s):
// \inst79|Ch1_TxReg [2] = DFFEAS((\inst79|Equal0~0_combout  & (((\inst79|ProtectFlag~21_combout ) # (\inst79|RxReg [2])))) # (!\inst79|Equal0~0_combout  & (\inst79|Ch1_TxReg [1])), GLOBAL(\inst79|TxLatch~regout ), VCC, , , , , , )

	.clk(\inst79|TxLatch~regout ),
	.dataa(\inst79|Equal0~0_combout ),
	.datab(\inst79|Ch1_TxReg [1]),
	.datac(\inst79|ProtectFlag~21_combout ),
	.datad(\inst79|RxReg [2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst79|Ch1_TxReg [2]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst79|Ch1_TxReg[2] .lut_mask = "eee4";
defparam \inst79|Ch1_TxReg[2] .operation_mode = "normal";
defparam \inst79|Ch1_TxReg[2] .output_mode = "reg_only";
defparam \inst79|Ch1_TxReg[2] .register_cascade_mode = "off";
defparam \inst79|Ch1_TxReg[2] .sum_lutc_input = "datac";
defparam \inst79|Ch1_TxReg[2] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y6_N6
maxv_lcell \inst79|Ch1_TxReg[3] (
// Equation(s):
// \inst79|Ch1_TxReg [3] = DFFEAS((\inst79|Equal0~0_combout  & (((\inst79|RxReg [3] & !\inst79|ProtectFlag~21_combout )))) # (!\inst79|Equal0~0_combout  & (\inst79|Ch1_TxReg [2])), GLOBAL(\inst79|TxLatch~regout ), VCC, , , , , , )

	.clk(\inst79|TxLatch~regout ),
	.dataa(\inst79|Equal0~0_combout ),
	.datab(\inst79|Ch1_TxReg [2]),
	.datac(\inst79|RxReg [3]),
	.datad(\inst79|ProtectFlag~21_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst79|Ch1_TxReg [3]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst79|Ch1_TxReg[3] .lut_mask = "44e4";
defparam \inst79|Ch1_TxReg[3] .operation_mode = "normal";
defparam \inst79|Ch1_TxReg[3] .output_mode = "reg_only";
defparam \inst79|Ch1_TxReg[3] .register_cascade_mode = "off";
defparam \inst79|Ch1_TxReg[3] .sum_lutc_input = "datac";
defparam \inst79|Ch1_TxReg[3] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y5_N7
maxv_lcell \inst79|Ch1_TxReg[4] (
// Equation(s):
// \inst79|Ch1_TxReg [4] = DFFEAS((\inst79|Equal0~0_combout  & ((\inst79|RxReg [4]) # ((\inst79|ProtectFlag~21_combout )))) # (!\inst79|Equal0~0_combout  & (((\inst79|Ch1_TxReg [3])))), GLOBAL(\inst79|TxLatch~regout ), VCC, , , , , , )

	.clk(\inst79|TxLatch~regout ),
	.dataa(\inst79|RxReg [4]),
	.datab(\inst79|Equal0~0_combout ),
	.datac(\inst79|ProtectFlag~21_combout ),
	.datad(\inst79|Ch1_TxReg [3]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst79|Ch1_TxReg [4]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst79|Ch1_TxReg[4] .lut_mask = "fbc8";
defparam \inst79|Ch1_TxReg[4] .operation_mode = "normal";
defparam \inst79|Ch1_TxReg[4] .output_mode = "reg_only";
defparam \inst79|Ch1_TxReg[4] .register_cascade_mode = "off";
defparam \inst79|Ch1_TxReg[4] .sum_lutc_input = "datac";
defparam \inst79|Ch1_TxReg[4] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y5_N9
maxv_lcell \inst79|Ch1_TxReg[5] (
// Equation(s):
// \inst79|Ch1_TxReg [5] = DFFEAS((\inst79|Equal0~0_combout  & (!\inst79|ProtectFlag~21_combout  & ((\inst79|RxReg [5])))) # (!\inst79|Equal0~0_combout  & (((\inst79|Ch1_TxReg [4])))), GLOBAL(\inst79|TxLatch~regout ), VCC, , , , , , )

	.clk(\inst79|TxLatch~regout ),
	.dataa(\inst79|ProtectFlag~21_combout ),
	.datab(\inst79|Ch1_TxReg [4]),
	.datac(\inst79|RxReg [5]),
	.datad(\inst79|Equal0~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst79|Ch1_TxReg [5]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst79|Ch1_TxReg[5] .lut_mask = "50cc";
defparam \inst79|Ch1_TxReg[5] .operation_mode = "normal";
defparam \inst79|Ch1_TxReg[5] .output_mode = "reg_only";
defparam \inst79|Ch1_TxReg[5] .register_cascade_mode = "off";
defparam \inst79|Ch1_TxReg[5] .sum_lutc_input = "datac";
defparam \inst79|Ch1_TxReg[5] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y5_N2
maxv_lcell \inst79|Ch1_TxReg[6] (
// Equation(s):
// \inst79|Ch1_TxReg [6] = DFFEAS((\inst79|Equal0~0_combout  & (\inst79|RxReg [6] & ((!\inst79|ProtectFlag~21_combout )))) # (!\inst79|Equal0~0_combout  & (((\inst79|Ch1_TxReg [5])))), GLOBAL(\inst79|TxLatch~regout ), VCC, , , , , , )

	.clk(\inst79|TxLatch~regout ),
	.dataa(\inst79|RxReg [6]),
	.datab(\inst79|Ch1_TxReg [5]),
	.datac(\inst79|ProtectFlag~21_combout ),
	.datad(\inst79|Equal0~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst79|Ch1_TxReg [6]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst79|Ch1_TxReg[6] .lut_mask = "0acc";
defparam \inst79|Ch1_TxReg[6] .operation_mode = "normal";
defparam \inst79|Ch1_TxReg[6] .output_mode = "reg_only";
defparam \inst79|Ch1_TxReg[6] .register_cascade_mode = "off";
defparam \inst79|Ch1_TxReg[6] .sum_lutc_input = "datac";
defparam \inst79|Ch1_TxReg[6] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y5_N6
maxv_lcell \inst79|Ch1_TxReg[7] (
// Equation(s):
// \inst79|Ch1_TxReg [7] = DFFEAS((\inst79|Equal0~0_combout  & ((\inst79|RxReg [7]) # ((\inst79|ProtectFlag~21_combout )))) # (!\inst79|Equal0~0_combout  & (((\inst79|Ch1_TxReg [6])))), GLOBAL(\inst79|TxLatch~regout ), VCC, , , , , , )

	.clk(\inst79|TxLatch~regout ),
	.dataa(\inst79|RxReg [7]),
	.datab(\inst79|Ch1_TxReg [6]),
	.datac(\inst79|ProtectFlag~21_combout ),
	.datad(\inst79|Equal0~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst79|Ch1_TxReg [7]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst79|Ch1_TxReg[7] .lut_mask = "facc";
defparam \inst79|Ch1_TxReg[7] .operation_mode = "normal";
defparam \inst79|Ch1_TxReg[7] .output_mode = "reg_only";
defparam \inst79|Ch1_TxReg[7] .register_cascade_mode = "off";
defparam \inst79|Ch1_TxReg[7] .sum_lutc_input = "datac";
defparam \inst79|Ch1_TxReg[7] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X1_Y6_N7
maxv_lcell \inst79|Ch1_TxReg[8] (
// Equation(s):
// \inst79|Ch1_TxReg [8] = DFFEAS((\inst79|Equal0~0_combout  & (((\inst79|RxReg [8] & !\inst79|ProtectFlag~21_combout )))) # (!\inst79|Equal0~0_combout  & (\inst79|Ch1_TxReg [7])), GLOBAL(\inst79|TxLatch~regout ), VCC, , , , , , )

	.clk(\inst79|TxLatch~regout ),
	.dataa(\inst79|Ch1_TxReg [7]),
	.datab(\inst79|RxReg [8]),
	.datac(\inst79|Equal0~0_combout ),
	.datad(\inst79|ProtectFlag~21_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst79|Ch1_TxReg [8]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst79|Ch1_TxReg[8] .lut_mask = "0aca";
defparam \inst79|Ch1_TxReg[8] .operation_mode = "normal";
defparam \inst79|Ch1_TxReg[8] .output_mode = "reg_only";
defparam \inst79|Ch1_TxReg[8] .register_cascade_mode = "off";
defparam \inst79|Ch1_TxReg[8] .sum_lutc_input = "datac";
defparam \inst79|Ch1_TxReg[8] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X1_Y6_N1
maxv_lcell \inst79|Ch1_TxReg[9] (
// Equation(s):
// \inst79|Ch1_TxReg [9] = DFFEAS((\inst79|Equal0~0_combout  & ((\inst79|RxReg [9]) # ((\inst79|ProtectFlag~21_combout )))) # (!\inst79|Equal0~0_combout  & (((\inst79|Ch1_TxReg [8])))), GLOBAL(\inst79|TxLatch~regout ), VCC, , , , , , )

	.clk(\inst79|TxLatch~regout ),
	.dataa(\inst79|Equal0~0_combout ),
	.datab(\inst79|RxReg [9]),
	.datac(\inst79|Ch1_TxReg [8]),
	.datad(\inst79|ProtectFlag~21_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst79|Ch1_TxReg [9]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst79|Ch1_TxReg[9] .lut_mask = "fad8";
defparam \inst79|Ch1_TxReg[9] .operation_mode = "normal";
defparam \inst79|Ch1_TxReg[9] .output_mode = "reg_only";
defparam \inst79|Ch1_TxReg[9] .register_cascade_mode = "off";
defparam \inst79|Ch1_TxReg[9] .sum_lutc_input = "datac";
defparam \inst79|Ch1_TxReg[9] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X1_Y6_N2
maxv_lcell \inst79|Ch1_TxReg[10] (
// Equation(s):
// \inst79|Ch1_TxReg [10] = DFFEAS((\inst79|Equal0~0_combout  & ((\inst79|RxReg [10]) # ((\inst79|ProtectFlag~21_combout )))) # (!\inst79|Equal0~0_combout  & (((\inst79|Ch1_TxReg [9])))), GLOBAL(\inst79|TxLatch~regout ), VCC, , , , , , )

	.clk(\inst79|TxLatch~regout ),
	.dataa(\inst79|RxReg [10]),
	.datab(\inst79|Ch1_TxReg [9]),
	.datac(\inst79|Equal0~0_combout ),
	.datad(\inst79|ProtectFlag~21_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst79|Ch1_TxReg [10]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst79|Ch1_TxReg[10] .lut_mask = "fcac";
defparam \inst79|Ch1_TxReg[10] .operation_mode = "normal";
defparam \inst79|Ch1_TxReg[10] .output_mode = "reg_only";
defparam \inst79|Ch1_TxReg[10] .register_cascade_mode = "off";
defparam \inst79|Ch1_TxReg[10] .sum_lutc_input = "datac";
defparam \inst79|Ch1_TxReg[10] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X1_Y6_N6
maxv_lcell \inst79|Ch1_TxReg[11] (
// Equation(s):
// \inst79|Ch1_TxReg [11] = DFFEAS((\inst79|Equal0~0_combout  & (\inst79|RxReg [11] & (!\inst79|ProtectFlag~21_combout ))) # (!\inst79|Equal0~0_combout  & (((\inst79|Ch1_TxReg [10])))), GLOBAL(\inst79|TxLatch~regout ), VCC, , , , , , )

	.clk(\inst79|TxLatch~regout ),
	.dataa(\inst79|RxReg [11]),
	.datab(\inst79|ProtectFlag~21_combout ),
	.datac(\inst79|Equal0~0_combout ),
	.datad(\inst79|Ch1_TxReg [10]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst79|Ch1_TxReg [11]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst79|Ch1_TxReg[11] .lut_mask = "2f20";
defparam \inst79|Ch1_TxReg[11] .operation_mode = "normal";
defparam \inst79|Ch1_TxReg[11] .output_mode = "reg_only";
defparam \inst79|Ch1_TxReg[11] .register_cascade_mode = "off";
defparam \inst79|Ch1_TxReg[11] .sum_lutc_input = "datac";
defparam \inst79|Ch1_TxReg[11] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y6_N2
maxv_lcell \inst79|Ch1_TxReg[12] (
// Equation(s):
// \inst79|Ch1_TxReg [12] = DFFEAS((\inst79|Equal0~0_combout  & ((\inst79|RxReg [12]) # ((\inst79|ProtectFlag~21_combout )))) # (!\inst79|Equal0~0_combout  & (((\inst79|Ch1_TxReg [11])))), GLOBAL(\inst79|TxLatch~regout ), VCC, , , , , , )

	.clk(\inst79|TxLatch~regout ),
	.dataa(\inst79|RxReg [12]),
	.datab(\inst79|ProtectFlag~21_combout ),
	.datac(\inst79|Ch1_TxReg [11]),
	.datad(\inst79|Equal0~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst79|Ch1_TxReg [12]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst79|Ch1_TxReg[12] .lut_mask = "eef0";
defparam \inst79|Ch1_TxReg[12] .operation_mode = "normal";
defparam \inst79|Ch1_TxReg[12] .output_mode = "reg_only";
defparam \inst79|Ch1_TxReg[12] .register_cascade_mode = "off";
defparam \inst79|Ch1_TxReg[12] .sum_lutc_input = "datac";
defparam \inst79|Ch1_TxReg[12] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y6_N0
maxv_lcell \inst79|Ch1_TxReg[13] (
// Equation(s):
// \inst79|Ch1_TxReg [13] = DFFEAS((\inst79|Equal0~0_combout  & (\inst79|RxReg [13] & ((!\inst79|ProtectFlag~21_combout )))) # (!\inst79|Equal0~0_combout  & (((\inst79|Ch1_TxReg [12])))), GLOBAL(\inst79|TxLatch~regout ), VCC, , , , , , )

	.clk(\inst79|TxLatch~regout ),
	.dataa(\inst79|RxReg [13]),
	.datab(\inst79|Ch1_TxReg [12]),
	.datac(\inst79|ProtectFlag~21_combout ),
	.datad(\inst79|Equal0~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst79|Ch1_TxReg [13]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst79|Ch1_TxReg[13] .lut_mask = "0acc";
defparam \inst79|Ch1_TxReg[13] .operation_mode = "normal";
defparam \inst79|Ch1_TxReg[13] .output_mode = "reg_only";
defparam \inst79|Ch1_TxReg[13] .register_cascade_mode = "off";
defparam \inst79|Ch1_TxReg[13] .sum_lutc_input = "datac";
defparam \inst79|Ch1_TxReg[13] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y6_N7
maxv_lcell \inst79|Ch1_TxReg[14] (
// Equation(s):
// \inst79|Ch1_TxReg [14] = DFFEAS((\inst79|Equal0~0_combout  & (\inst79|RxReg [14] & ((!\inst79|ProtectFlag~21_combout )))) # (!\inst79|Equal0~0_combout  & (((\inst79|Ch1_TxReg [13])))), GLOBAL(\inst79|TxLatch~regout ), VCC, , , , , , )

	.clk(\inst79|TxLatch~regout ),
	.dataa(\inst79|RxReg [14]),
	.datab(\inst79|Ch1_TxReg [13]),
	.datac(\inst79|ProtectFlag~21_combout ),
	.datad(\inst79|Equal0~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst79|Ch1_TxReg [14]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst79|Ch1_TxReg[14] .lut_mask = "0acc";
defparam \inst79|Ch1_TxReg[14] .operation_mode = "normal";
defparam \inst79|Ch1_TxReg[14] .output_mode = "reg_only";
defparam \inst79|Ch1_TxReg[14] .register_cascade_mode = "off";
defparam \inst79|Ch1_TxReg[14] .sum_lutc_input = "datac";
defparam \inst79|Ch1_TxReg[14] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y6_N4
maxv_lcell \inst79|Ch1_TxReg[15] (
// Equation(s):
// \inst79|Ch1_TxReg [15] = DFFEAS((\inst79|Equal0~0_combout  & ((\inst79|RxReg [15]) # ((\inst79|ProtectFlag~21_combout )))) # (!\inst79|Equal0~0_combout  & (((\inst79|Ch1_TxReg [14])))), GLOBAL(\inst79|TxLatch~regout ), VCC, , , , , , )

	.clk(\inst79|TxLatch~regout ),
	.dataa(\inst79|RxReg [15]),
	.datab(\inst79|Ch1_TxReg [14]),
	.datac(\inst79|ProtectFlag~21_combout ),
	.datad(\inst79|Equal0~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst79|Ch1_TxReg [15]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst79|Ch1_TxReg[15] .lut_mask = "facc";
defparam \inst79|Ch1_TxReg[15] .operation_mode = "normal";
defparam \inst79|Ch1_TxReg[15] .output_mode = "reg_only";
defparam \inst79|Ch1_TxReg[15] .register_cascade_mode = "off";
defparam \inst79|Ch1_TxReg[15] .sum_lutc_input = "datac";
defparam \inst79|Ch1_TxReg[15] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y6_N2
maxv_lcell \inst79|Ch1_TxReg[16] (
// Equation(s):
// \inst79|Ch1_TxReg [16] = DFFEAS((\inst79|Equal0~0_combout  & ((\inst79|ProtectFlag~21_combout  & ((\inst79|Ch0_TxReg [15]))) # (!\inst79|ProtectFlag~21_combout  & (\inst79|Ch1_TxReg [15])))) # (!\inst79|Equal0~0_combout  & (\inst79|Ch1_TxReg [15])), 
// GLOBAL(\inst79|TxLatch~regout ), VCC, , , , , , )

	.clk(\inst79|TxLatch~regout ),
	.dataa(\inst79|Equal0~0_combout ),
	.datab(\inst79|Ch1_TxReg [15]),
	.datac(\inst79|Ch0_TxReg [15]),
	.datad(\inst79|ProtectFlag~21_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst79|Ch1_TxReg [16]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst79|Ch1_TxReg[16] .lut_mask = "e4cc";
defparam \inst79|Ch1_TxReg[16] .operation_mode = "normal";
defparam \inst79|Ch1_TxReg[16] .output_mode = "reg_only";
defparam \inst79|Ch1_TxReg[16] .register_cascade_mode = "off";
defparam \inst79|Ch1_TxReg[16] .sum_lutc_input = "datac";
defparam \inst79|Ch1_TxReg[16] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y6_N3
maxv_lcell inst193(
// Equation(s):
// \inst193~combout  = (\inst141|dat_o [7] & (\inst141|dat_o [9] & (\inst141|dat_o [10] & \inst79|Ch1_TxReg [16])))

	.clk(gnd),
	.dataa(\inst141|dat_o [7]),
	.datab(\inst141|dat_o [9]),
	.datac(\inst141|dat_o [10]),
	.datad(\inst79|Ch1_TxReg [16]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst193~combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam inst193.lut_mask = "8000";
defparam inst193.operation_mode = "normal";
defparam inst193.output_mode = "comb_only";
defparam inst193.register_cascade_mode = "off";
defparam inst193.sum_lutc_input = "datac";
defparam inst193.synch_mode = "off";
// synopsys translate_on

// Location: PIN_D1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxv_io \RXI2S1~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\RXI2S1~combout ),
	.padio(RXI2S1));
// synopsys translate_off
defparam \RXI2S1~I .operation_mode = "input";
// synopsys translate_on

// Location: LC_X6_Y6_N8
maxv_lcell \inst60~0 (
// Equation(s):
// \inst60~0_combout  = (\inst141|dat_o [4] & (\inst141|dat_o [7] & (!\inst141|dat_o [9] & \RXI2S1~combout )))

	.clk(gnd),
	.dataa(\inst141|dat_o [4]),
	.datab(\inst141|dat_o [7]),
	.datac(\inst141|dat_o [9]),
	.datad(\RXI2S1~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst60~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst60~0 .lut_mask = "0800";
defparam \inst60~0 .operation_mode = "normal";
defparam \inst60~0 .output_mode = "comb_only";
defparam \inst60~0 .register_cascade_mode = "off";
defparam \inst60~0 .sum_lutc_input = "datac";
defparam \inst60~0 .synch_mode = "off";
// synopsys translate_on

// Location: PIN_E4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxv_io \RXI2S2~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\RXI2S2~combout ),
	.padio(RXI2S2));
// synopsys translate_off
defparam \RXI2S2~I .operation_mode = "input";
// synopsys translate_on

// Location: LC_X6_Y6_N1
maxv_lcell \inst61~0 (
// Equation(s):
// \inst61~0_combout  = (\inst141|dat_o [4] & (\inst141|dat_o [7] & (!\inst141|dat_o [9] & \RXI2S2~combout )))

	.clk(gnd),
	.dataa(\inst141|dat_o [4]),
	.datab(\inst141|dat_o [7]),
	.datac(\inst141|dat_o [9]),
	.datad(\RXI2S2~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst61~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst61~0 .lut_mask = "0800";
defparam \inst61~0 .operation_mode = "normal";
defparam \inst61~0 .output_mode = "comb_only";
defparam \inst61~0 .register_cascade_mode = "off";
defparam \inst61~0 .sum_lutc_input = "datac";
defparam \inst61~0 .synch_mode = "off";
// synopsys translate_on

// Location: PIN_E3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxv_io \RXI2S3~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\RXI2S3~combout ),
	.padio(RXI2S3));
// synopsys translate_off
defparam \RXI2S3~I .operation_mode = "input";
// synopsys translate_on

// Location: LC_X6_Y6_N0
maxv_lcell \inst62~0 (
// Equation(s):
// \inst62~0_combout  = (\inst141|dat_o [4] & (\inst141|dat_o [7] & (!\inst141|dat_o [9] & \RXI2S3~combout )))

	.clk(gnd),
	.dataa(\inst141|dat_o [4]),
	.datab(\inst141|dat_o [7]),
	.datac(\inst141|dat_o [9]),
	.datad(\RXI2S3~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst62~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst62~0 .lut_mask = "0800";
defparam \inst62~0 .operation_mode = "normal";
defparam \inst62~0 .output_mode = "comb_only";
defparam \inst62~0 .register_cascade_mode = "off";
defparam \inst62~0 .sum_lutc_input = "datac";
defparam \inst62~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y6_N3
maxv_lcell \inst141|dat_o[5] (
// Equation(s):
// \inst141|dat_o [5] = DFFEAS(GND, \AP_CS~combout , VCC, , , \inst141|r [5], , , VCC)

	.clk(\AP_CS~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\inst141|r [5]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst141|dat_o [5]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst141|dat_o[5] .lut_mask = "0000";
defparam \inst141|dat_o[5] .operation_mode = "normal";
defparam \inst141|dat_o[5] .output_mode = "reg_only";
defparam \inst141|dat_o[5] .register_cascade_mode = "off";
defparam \inst141|dat_o[5] .sum_lutc_input = "datac";
defparam \inst141|dat_o[5] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X7_Y6_N5
maxv_lcell \inst141|dat_o[0] (
// Equation(s):
// \inst141|dat_o [0] = DFFEAS(GND, \AP_CS~combout , VCC, , , \inst141|r [0], , , VCC)

	.clk(\AP_CS~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\inst141|r [0]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst141|dat_o [0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst141|dat_o[0] .lut_mask = "0000";
defparam \inst141|dat_o[0] .operation_mode = "normal";
defparam \inst141|dat_o[0] .output_mode = "reg_only";
defparam \inst141|dat_o[0] .register_cascade_mode = "off";
defparam \inst141|dat_o[0] .sum_lutc_input = "datac";
defparam \inst141|dat_o[0] .synch_mode = "on";
// synopsys translate_on

// Location: PIN_L14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxv_io \DIRNPCM~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\DIRNPCM~combout ),
	.padio(DIRNPCM));
// synopsys translate_off
defparam \DIRNPCM~I .operation_mode = "input";
// synopsys translate_on

// Location: PIN_L13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxv_io \DIRPERR~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\DIRPERR~combout ),
	.padio(DIRPERR));
// synopsys translate_off
defparam \DIRPERR~I .operation_mode = "input";
// synopsys translate_on

// Location: LC_X9_Y5_N6
maxv_lcell \inst8~0 (
// Equation(s):
// \inst8~0_combout  = (!\inst141|dat_o [3] & ((\DIRPERR~combout ) # ((\inst141|dat_o [0] & \DIRNPCM~combout ))))

	.clk(gnd),
	.dataa(\inst141|dat_o [0]),
	.datab(\DIRNPCM~combout ),
	.datac(\inst141|dat_o [3]),
	.datad(\DIRPERR~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst8~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst8~0 .lut_mask = "0f08";
defparam \inst8~0 .operation_mode = "normal";
defparam \inst8~0 .output_mode = "comb_only";
defparam \inst8~0 .register_cascade_mode = "off";
defparam \inst8~0 .sum_lutc_input = "datac";
defparam \inst8~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y6_N9
maxv_lcell \inst8~1 (
// Equation(s):
// \inst8~1_combout  = ((!\inst141|dat_o [9] & (!\inst141|dat_o [4] & \inst8~0_combout ))) # (!\inst141|dat_o [5])

	.clk(gnd),
	.dataa(\inst141|dat_o [5]),
	.datab(\inst141|dat_o [9]),
	.datac(\inst141|dat_o [4]),
	.datad(\inst8~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst8~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst8~1 .lut_mask = "5755";
defparam \inst8~1 .operation_mode = "normal";
defparam \inst8~1 .output_mode = "comb_only";
defparam \inst8~1 .register_cascade_mode = "off";
defparam \inst8~1 .sum_lutc_input = "datac";
defparam \inst8~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y4_N6
maxv_lcell \inst97|lpm_ff_component|dffs[0] (
// Equation(s):
// \inst97|lpm_ff_component|dffs [0] = DFFEAS(GND, !\inst185~combout , VCC, , , \inst8~1_combout , , , VCC)

	.clk(!\inst185~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\inst8~1_combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst97|lpm_ff_component|dffs [0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst97|lpm_ff_component|dffs[0] .lut_mask = "0000";
defparam \inst97|lpm_ff_component|dffs[0] .operation_mode = "normal";
defparam \inst97|lpm_ff_component|dffs[0] .output_mode = "reg_only";
defparam \inst97|lpm_ff_component|dffs[0] .register_cascade_mode = "off";
defparam \inst97|lpm_ff_component|dffs[0] .sum_lutc_input = "datac";
defparam \inst97|lpm_ff_component|dffs[0] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X6_Y4_N3
maxv_lcell \inst186~0 (
// Equation(s):
// \inst186~0_combout  = (((!\inst141|dat_o [11] & \DSP1OUTF~combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\inst141|dat_o [11]),
	.datad(\DSP1OUTF~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst186~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst186~0 .lut_mask = "0f00";
defparam \inst186~0 .operation_mode = "normal";
defparam \inst186~0 .output_mode = "comb_only";
defparam \inst186~0 .register_cascade_mode = "off";
defparam \inst186~0 .sum_lutc_input = "datac";
defparam \inst186~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y4_N5
maxv_lcell \inst186~1 (
// Equation(s):
// \inst186~1_combout  = (!\inst141|dat_o [10] & (\inst141|dat_o [9] & (\inst141|dat_o [11] & \SDOUT_I2S_0~combout )))

	.clk(gnd),
	.dataa(\inst141|dat_o [10]),
	.datab(\inst141|dat_o [9]),
	.datac(\inst141|dat_o [11]),
	.datad(\SDOUT_I2S_0~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst186~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst186~1 .lut_mask = "4000";
defparam \inst186~1 .operation_mode = "normal";
defparam \inst186~1 .output_mode = "comb_only";
defparam \inst186~1 .register_cascade_mode = "off";
defparam \inst186~1 .sum_lutc_input = "datac";
defparam \inst186~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y4_N7
maxv_lcell \inst186~2 (
// Equation(s):
// \inst186~2_combout  = (!\inst97|lpm_ff_component|dffs [0] & (\inst141|dat_o [7] & ((\inst186~0_combout ) # (\inst186~1_combout ))))

	.clk(gnd),
	.dataa(\inst97|lpm_ff_component|dffs [0]),
	.datab(\inst141|dat_o [7]),
	.datac(\inst186~0_combout ),
	.datad(\inst186~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst186~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst186~2 .lut_mask = "4440";
defparam \inst186~2 .operation_mode = "normal";
defparam \inst186~2 .output_mode = "comb_only";
defparam \inst186~2 .register_cascade_mode = "off";
defparam \inst186~2 .sum_lutc_input = "datac";
defparam \inst186~2 .synch_mode = "off";
// synopsys translate_on

// Location: PIN_A11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxv_io \DSP1OUTCSW1~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\DSP1OUTCSW1~combout ),
	.padio(DSP1OUTCSW1));
// synopsys translate_off
defparam \DSP1OUTCSW1~I .operation_mode = "input";
// synopsys translate_on

// Location: LC_X5_Y4_N3
maxv_lcell \inst187~0 (
// Equation(s):
// \inst187~0_combout  = (!\inst97|lpm_ff_component|dffs [0] & (\inst141|dat_o [7] & (!\inst141|dat_o [11] & \DSP1OUTCSW1~combout )))

	.clk(gnd),
	.dataa(\inst97|lpm_ff_component|dffs [0]),
	.datab(\inst141|dat_o [7]),
	.datac(\inst141|dat_o [11]),
	.datad(\DSP1OUTCSW1~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst187~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst187~0 .lut_mask = "0400";
defparam \inst187~0 .operation_mode = "normal";
defparam \inst187~0 .output_mode = "comb_only";
defparam \inst187~0 .register_cascade_mode = "off";
defparam \inst187~0 .sum_lutc_input = "datac";
defparam \inst187~0 .synch_mode = "off";
// synopsys translate_on

// Location: PIN_A9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxv_io \DSP1OUTS~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\DSP1OUTS~combout ),
	.padio(DSP1OUTS));
// synopsys translate_off
defparam \DSP1OUTS~I .operation_mode = "input";
// synopsys translate_on

// Location: LC_X5_Y4_N5
maxv_lcell \inst188~0 (
// Equation(s):
// \inst188~0_combout  = (!\inst97|lpm_ff_component|dffs [0] & (\inst141|dat_o [7] & (!\inst141|dat_o [11] & \DSP1OUTS~combout )))

	.clk(gnd),
	.dataa(\inst97|lpm_ff_component|dffs [0]),
	.datab(\inst141|dat_o [7]),
	.datac(\inst141|dat_o [11]),
	.datad(\DSP1OUTS~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst188~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst188~0 .lut_mask = "0400";
defparam \inst188~0 .operation_mode = "normal";
defparam \inst188~0 .output_mode = "comb_only";
defparam \inst188~0 .register_cascade_mode = "off";
defparam \inst188~0 .sum_lutc_input = "datac";
defparam \inst188~0 .synch_mode = "off";
// synopsys translate_on

// Location: PIN_C10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxv_io \DSP1OUTSB~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\DSP1OUTSB~combout ),
	.padio(DSP1OUTSB));
// synopsys translate_off
defparam \DSP1OUTSB~I .operation_mode = "input";
// synopsys translate_on

// Location: LC_X5_Y4_N4
maxv_lcell \inst189~0 (
// Equation(s):
// \inst189~0_combout  = (!\inst97|lpm_ff_component|dffs [0] & (\inst141|dat_o [7] & (!\inst141|dat_o [11] & \DSP1OUTSB~combout )))

	.clk(gnd),
	.dataa(\inst97|lpm_ff_component|dffs [0]),
	.datab(\inst141|dat_o [7]),
	.datac(\inst141|dat_o [11]),
	.datad(\DSP1OUTSB~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst189~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst189~0 .lut_mask = "0400";
defparam \inst189~0 .operation_mode = "normal";
defparam \inst189~0 .output_mode = "comb_only";
defparam \inst189~0 .register_cascade_mode = "off";
defparam \inst189~0 .sum_lutc_input = "datac";
defparam \inst189~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y5_N0
maxv_lcell \inst141|dat_o[12] (
// Equation(s):
// \inst141|dat_o [12] = DFFEAS(GND, \AP_CS~combout , VCC, , , \inst141|r [12], , , VCC)

	.clk(\AP_CS~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\inst141|r [12]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst141|dat_o [12]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst141|dat_o[12] .lut_mask = "0000";
defparam \inst141|dat_o[12] .operation_mode = "normal";
defparam \inst141|dat_o[12] .output_mode = "reg_only";
defparam \inst141|dat_o[12] .register_cascade_mode = "off";
defparam \inst141|dat_o[12] .sum_lutc_input = "datac";
defparam \inst141|dat_o[12] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X7_Y4_N6
maxv_lcell inst180(
// Equation(s):
// \inst180~combout  = (\MCLK_I2S_0~combout  & (\inst141|dat_o [7] & ((!\inst141|dat_o [12]) # (!\inst141|dat_o [10]))))

	.clk(gnd),
	.dataa(\MCLK_I2S_0~combout ),
	.datab(\inst141|dat_o [10]),
	.datac(\inst141|dat_o [7]),
	.datad(\inst141|dat_o [12]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst180~combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam inst180.lut_mask = "20a0";
defparam inst180.operation_mode = "normal";
defparam inst180.output_mode = "comb_only";
defparam inst180.register_cascade_mode = "off";
defparam inst180.sum_lutc_input = "datac";
defparam inst180.synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y5_N9
maxv_lcell inst179(
// Equation(s):
// \inst179~combout  = (\SCLK_I2S_0~combout  & (\inst141|dat_o [7] & ((!\inst141|dat_o [10]) # (!\inst141|dat_o [12]))))

	.clk(gnd),
	.dataa(\SCLK_I2S_0~combout ),
	.datab(\inst141|dat_o [7]),
	.datac(\inst141|dat_o [12]),
	.datad(\inst141|dat_o [10]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst179~combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam inst179.lut_mask = "0888";
defparam inst179.operation_mode = "normal";
defparam inst179.output_mode = "comb_only";
defparam inst179.register_cascade_mode = "off";
defparam inst179.sum_lutc_input = "datac";
defparam inst179.synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y4_N2
maxv_lcell inst176(
// Equation(s):
// \inst176~combout  = (\inst141|dat_o [7] & (\LRCK_I2S_0~combout  & ((!\inst141|dat_o [10]) # (!\inst141|dat_o [12]))))

	.clk(gnd),
	.dataa(\inst141|dat_o [7]),
	.datab(\inst141|dat_o [12]),
	.datac(\inst141|dat_o [10]),
	.datad(\LRCK_I2S_0~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst176~combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam inst176.lut_mask = "2a00";
defparam inst176.operation_mode = "normal";
defparam inst176.output_mode = "comb_only";
defparam inst176.register_cascade_mode = "off";
defparam inst176.sum_lutc_input = "datac";
defparam inst176.synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y4_N6
maxv_lcell inst174(
// Equation(s):
// \inst174~combout  = (\inst141|dat_o [7] & (\SDOUT_I2S_0~combout  & ((!\inst141|dat_o [10]) # (!\inst141|dat_o [12]))))

	.clk(gnd),
	.dataa(\inst141|dat_o [12]),
	.datab(\inst141|dat_o [7]),
	.datac(\inst141|dat_o [10]),
	.datad(\SDOUT_I2S_0~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst174~combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam inst174.lut_mask = "4c00";
defparam inst174.operation_mode = "normal";
defparam inst174.output_mode = "comb_only";
defparam inst174.register_cascade_mode = "off";
defparam inst174.sum_lutc_input = "datac";
defparam inst174.synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y6_N4
maxv_lcell \inst59~0 (
// Equation(s):
// \inst59~0_combout  = (\inst141|dat_o [7] & (((!\inst141|dat_o [4] & \RXI2S3~combout ))))

	.clk(gnd),
	.dataa(\inst141|dat_o [7]),
	.datab(vcc),
	.datac(\inst141|dat_o [4]),
	.datad(\RXI2S3~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst59~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst59~0 .lut_mask = "0a00";
defparam \inst59~0 .operation_mode = "normal";
defparam \inst59~0 .output_mode = "comb_only";
defparam \inst59~0 .register_cascade_mode = "off";
defparam \inst59~0 .sum_lutc_input = "datac";
defparam \inst59~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y4_N9
maxv_lcell \inst183~1 (
// Equation(s):
// \inst183~1_combout  = (\inst29|lpm_ff_component|dffs [0] & (\DIRXMCK~combout )) # (!\inst29|lpm_ff_component|dffs [0] & (((\RXMCK~combout ))))

	.clk(gnd),
	.dataa(\inst29|lpm_ff_component|dffs [0]),
	.datab(\DIRXMCK~combout ),
	.datac(vcc),
	.datad(\RXMCK~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst183~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst183~1 .lut_mask = "dd88";
defparam \inst183~1 .operation_mode = "normal";
defparam \inst183~1 .output_mode = "comb_only";
defparam \inst183~1 .register_cascade_mode = "off";
defparam \inst183~1 .sum_lutc_input = "datac";
defparam \inst183~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y4_N5
maxv_lcell \inst183~2 (
// Equation(s):
// \inst183~2_combout  = ((\inst141|dat_o [4] & ((\inst183~1_combout ))) # (!\inst141|dat_o [4] & (\inst35|LPM_MUX_component|auto_generated|result_node[0]~0_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\inst35|LPM_MUX_component|auto_generated|result_node[0]~0_combout ),
	.datac(\inst141|dat_o [4]),
	.datad(\inst183~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst183~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst183~2 .lut_mask = "fc0c";
defparam \inst183~2 .operation_mode = "normal";
defparam \inst183~2 .output_mode = "comb_only";
defparam \inst183~2 .register_cascade_mode = "off";
defparam \inst183~2 .sum_lutc_input = "datac";
defparam \inst183~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y4_N0
maxv_lcell \inst183~3 (
// Equation(s):
// \inst183~3_combout  = (\inst141|dat_o [10] & (((\DIRMCK~combout )))) # (!\inst141|dat_o [10] & (\inst183~2_combout  & (!\inst141|dat_o [9])))

	.clk(gnd),
	.dataa(\inst183~2_combout ),
	.datab(\inst141|dat_o [10]),
	.datac(\inst141|dat_o [9]),
	.datad(\DIRMCK~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst183~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst183~3 .lut_mask = "ce02";
defparam \inst183~3 .operation_mode = "normal";
defparam \inst183~3 .output_mode = "comb_only";
defparam \inst183~3 .register_cascade_mode = "off";
defparam \inst183~3 .sum_lutc_input = "datac";
defparam \inst183~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y4_N7
maxv_lcell \inst183~4 (
// Equation(s):
// \inst183~4_combout  = (\inst141|dat_o [7] & ((\inst183~0_combout ) # ((\inst183~3_combout  & !\inst141|dat_o [11]))))

	.clk(gnd),
	.dataa(\inst141|dat_o [7]),
	.datab(\inst183~3_combout ),
	.datac(\inst141|dat_o [11]),
	.datad(\inst183~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst183~4_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst183~4 .lut_mask = "aa08";
defparam \inst183~4 .operation_mode = "normal";
defparam \inst183~4 .output_mode = "comb_only";
defparam \inst183~4 .register_cascade_mode = "off";
defparam \inst183~4 .sum_lutc_input = "datac";
defparam \inst183~4 .synch_mode = "off";
// synopsys translate_on

// Location: PIN_N16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxv_io \DIRBCK~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\DIRBCK~combout ),
	.padio(DIRBCK));
// synopsys translate_off
defparam \DIRBCK~I .operation_mode = "input";
// synopsys translate_on

// Location: LC_X3_Y4_N3
maxv_lcell \inst190~0 (
// Equation(s):
// \inst190~0_combout  = ((\inst141|dat_o [3] & ((\inst76|LPM_MUX_component|auto_generated|result_node[0]~0_combout ))) # (!\inst141|dat_o [3] & (\DIRBCK~combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\DIRBCK~combout ),
	.datac(\inst141|dat_o [3]),
	.datad(\inst76|LPM_MUX_component|auto_generated|result_node[0]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst190~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst190~0 .lut_mask = "fc0c";
defparam \inst190~0 .operation_mode = "normal";
defparam \inst190~0 .output_mode = "comb_only";
defparam \inst190~0 .register_cascade_mode = "off";
defparam \inst190~0 .sum_lutc_input = "datac";
defparam \inst190~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y4_N0
maxv_lcell \inst190~1 (
// Equation(s):
// \inst190~1_combout  = ((\inst141|dat_o [4] & (\RXBCK~combout )) # (!\inst141|dat_o [4] & ((\inst190~0_combout ))))

	.clk(gnd),
	.dataa(\RXBCK~combout ),
	.datab(vcc),
	.datac(\inst141|dat_o [4]),
	.datad(\inst190~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst190~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst190~1 .lut_mask = "afa0";
defparam \inst190~1 .operation_mode = "normal";
defparam \inst190~1 .output_mode = "comb_only";
defparam \inst190~1 .register_cascade_mode = "off";
defparam \inst190~1 .sum_lutc_input = "datac";
defparam \inst190~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y5_N6
maxv_lcell \inst190~2 (
// Equation(s):
// \inst190~2_combout  = (\inst141|dat_o [7] & ((\inst141|dat_o [9] & ((\inst72|LPM_MUX_component|auto_generated|result_node [0]))) # (!\inst141|dat_o [9] & (\inst190~1_combout ))))

	.clk(gnd),
	.dataa(\inst190~1_combout ),
	.datab(\inst72|LPM_MUX_component|auto_generated|result_node [0]),
	.datac(\inst141|dat_o [7]),
	.datad(\inst141|dat_o [9]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst190~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst190~2 .lut_mask = "c0a0";
defparam \inst190~2 .operation_mode = "normal";
defparam \inst190~2 .output_mode = "comb_only";
defparam \inst190~2 .register_cascade_mode = "off";
defparam \inst190~2 .sum_lutc_input = "datac";
defparam \inst190~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y4_N8
maxv_lcell \inst22~0 (
// Equation(s):
// \inst22~0_combout  = (((\inst141|dat_o [9] & !\inst141|dat_o [11])) # (!\inst141|dat_o [4]))

	.clk(gnd),
	.dataa(vcc),
	.datab(\inst141|dat_o [9]),
	.datac(\inst141|dat_o [4]),
	.datad(\inst141|dat_o [11]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst22~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst22~0 .lut_mask = "0fcf";
defparam \inst22~0 .operation_mode = "normal";
defparam \inst22~0 .output_mode = "comb_only";
defparam \inst22~0 .register_cascade_mode = "off";
defparam \inst22~0 .sum_lutc_input = "datac";
defparam \inst22~0 .synch_mode = "off";
// synopsys translate_on

// Location: PIN_A5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxv_io \DSP1FLAG3~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\DSP1FLAG3~combout ),
	.padio(DSP1FLAG3));
// synopsys translate_off
defparam \DSP1FLAG3~I .operation_mode = "input";
// synopsys translate_on

// Location: PIN_M9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxv_io \DZF1~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\DZF1~combout ),
	.padio(DZF1));
// synopsys translate_off
defparam \DZF1~I .operation_mode = "input";
// synopsys translate_on

// Location: LC_X5_Y4_N2
maxv_lcell \inst22~1 (
// Equation(s):
// \inst22~1_combout  = (\inst8~1_combout ) # ((\DSP1FLAG3~combout ) # ((\inst22~0_combout  & \DZF1~combout )))

	.clk(gnd),
	.dataa(\inst8~1_combout ),
	.datab(\inst22~0_combout ),
	.datac(\DSP1FLAG3~combout ),
	.datad(\DZF1~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst22~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst22~1 .lut_mask = "fefa";
defparam \inst22~1 .operation_mode = "normal";
defparam \inst22~1 .output_mode = "comb_only";
defparam \inst22~1 .register_cascade_mode = "off";
defparam \inst22~1 .sum_lutc_input = "datac";
defparam \inst22~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y4_N6
maxv_lcell \inst177~0 (
// Equation(s):
// \inst177~0_combout  = (\inst141|dat_o [10] & (\inst141|dat_o [9] & (\SCLK_I2S_0~combout  & \inst141|dat_o [7])))

	.clk(gnd),
	.dataa(\inst141|dat_o [10]),
	.datab(\inst141|dat_o [9]),
	.datac(\SCLK_I2S_0~combout ),
	.datad(\inst141|dat_o [7]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst177~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst177~0 .lut_mask = "8000";
defparam \inst177~0 .operation_mode = "normal";
defparam \inst177~0 .output_mode = "comb_only";
defparam \inst177~0 .register_cascade_mode = "off";
defparam \inst177~0 .sum_lutc_input = "datac";
defparam \inst177~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y5_N9
maxv_lcell \inst197~0 (
// Equation(s):
// \inst197~0_combout  = (\inst134|dat_o [0] & (\inst141|dat_o [7] & (\inst141|dat_o [9] & \inst141|dat_o [10])))

	.clk(gnd),
	.dataa(\inst134|dat_o [0]),
	.datab(\inst141|dat_o [7]),
	.datac(\inst141|dat_o [9]),
	.datad(\inst141|dat_o [10]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst197~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst197~0 .lut_mask = "8000";
defparam \inst197~0 .operation_mode = "normal";
defparam \inst197~0 .output_mode = "comb_only";
defparam \inst197~0 .register_cascade_mode = "off";
defparam \inst197~0 .sum_lutc_input = "datac";
defparam \inst197~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y5_N5
maxv_lcell \inst198~0 (
// Equation(s):
// \inst198~0_combout  = (\inst141|dat_o [7] & (\inst141|dat_o [10] & (\inst134|dat_o [5] & \inst141|dat_o [9])))

	.clk(gnd),
	.dataa(\inst141|dat_o [7]),
	.datab(\inst141|dat_o [10]),
	.datac(\inst134|dat_o [5]),
	.datad(\inst141|dat_o [9]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst198~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst198~0 .lut_mask = "8000";
defparam \inst198~0 .operation_mode = "normal";
defparam \inst198~0 .output_mode = "comb_only";
defparam \inst198~0 .register_cascade_mode = "off";
defparam \inst198~0 .sum_lutc_input = "datac";
defparam \inst198~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y4_N4
maxv_lcell \inst199~0 (
// Equation(s):
// \inst199~0_combout  = (\inst141|dat_o [10] & (\inst141|dat_o [7] & (\inst141|dat_o [9] & \SDOUT_I2S_0~combout )))

	.clk(gnd),
	.dataa(\inst141|dat_o [10]),
	.datab(\inst141|dat_o [7]),
	.datac(\inst141|dat_o [9]),
	.datad(\SDOUT_I2S_0~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst199~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst199~0 .lut_mask = "8000";
defparam \inst199~0 .operation_mode = "normal";
defparam \inst199~0 .output_mode = "comb_only";
defparam \inst199~0 .register_cascade_mode = "off";
defparam \inst199~0 .sum_lutc_input = "datac";
defparam \inst199~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y4_N5
maxv_lcell \inst50~0 (
// Equation(s):
// \inst50~0_combout  = (\inst141|dat_o [7] & (((!\inst141|dat_o [12]) # (!\inst141|dat_o [10]))))

	.clk(gnd),
	.dataa(\inst141|dat_o [7]),
	.datab(vcc),
	.datac(\inst141|dat_o [10]),
	.datad(\inst141|dat_o [12]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst50~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst50~0 .lut_mask = "0aaa";
defparam \inst50~0 .operation_mode = "normal";
defparam \inst50~0 .output_mode = "comb_only";
defparam \inst50~0 .register_cascade_mode = "off";
defparam \inst50~0 .sum_lutc_input = "datac";
defparam \inst50~0 .synch_mode = "off";
// synopsys translate_on

// Location: PIN_F1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
maxv_io \TXI2S0~I (
	.datain(\inst210|LPM_MUX_component|auto_generated|result_node[0]~0_combout ),
	.oe(vcc),
	.combout(),
	.padio(TXI2S0));
// synopsys translate_off
defparam \TXI2S0~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_C6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
maxv_io \DSP1INMCK~I (
	.datain(\inst201~2_combout ),
	.oe(vcc),
	.combout(),
	.padio(DSP1INMCK));
// synopsys translate_off
defparam \DSP1INMCK~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_C5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
maxv_io \DSP1IN_/SW~I (
	.datain(gnd),
	.oe(vcc),
	.combout(),
	.padio(\DSP1IN_/SW ));
// synopsys translate_off
defparam \DSP1IN_/SW~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_P6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
maxv_io \PLDADCMCK~I (
	.datain(\inst75|LPM_MUX_component|auto_generated|result_node[0]~0_combout ),
	.oe(vcc),
	.combout(),
	.padio(PLDADCMCK));
// synopsys translate_off
defparam \PLDADCMCK~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_P14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
maxv_io \PLDADCBCK~I (
	.datain(\inst76|LPM_MUX_component|auto_generated|result_node[0]~0_combout ),
	.oe(vcc),
	.combout(),
	.padio(PLDADCBCK));
// synopsys translate_off
defparam \PLDADCBCK~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_P7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
maxv_io \PLDADCLRCK~I (
	.datain(\inst77|LPM_MUX_component|auto_generated|result_node[0]~0_combout ),
	.oe(vcc),
	.combout(),
	.padio(PLDADCLRCK));
// synopsys translate_off
defparam \PLDADCLRCK~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_H2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
maxv_io \SCLK_I2S_2~I (
	.datain(\inst178~combout ),
	.oe(vcc),
	.combout(),
	.padio(SCLK_I2S_2));
// synopsys translate_off
defparam \SCLK_I2S_2~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_J5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
maxv_io \LRCK_I2S_2~I (
	.datain(\inst202~combout ),
	.oe(vcc),
	.combout(),
	.padio(LRCK_I2S_2));
// synopsys translate_off
defparam \LRCK_I2S_2~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_H1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
maxv_io \SDIN_I2S_2~I (
	.datain(\inst203~combout ),
	.oe(vcc),
	.combout(),
	.padio(SDIN_I2S_2));
// synopsys translate_off
defparam \SDIN_I2S_2~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_F2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
maxv_io \TXLRCK~I (
	.datain(\inst214|LPM_MUX_component|auto_generated|result_node[0]~0_combout ),
	.oe(vcc),
	.combout(),
	.padio(TXLRCK));
// synopsys translate_off
defparam \TXLRCK~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_P4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
maxv_io \DACLRCK~I (
	.datain(\inst185~combout ),
	.oe(vcc),
	.combout(),
	.padio(DACLRCK));
// synopsys translate_off
defparam \DACLRCK~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_C7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
maxv_io \DSP1INLRCK~I (
	.datain(\inst191~combout ),
	.oe(vcc),
	.combout(),
	.padio(DSP1INLRCK));
// synopsys translate_off
defparam \DSP1INLRCK~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_F3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
maxv_io \TXBCK~I (
	.datain(\inst215|LPM_MUX_component|auto_generated|result_node[0]~0_combout ),
	.oe(vcc),
	.combout(),
	.padio(TXBCK));
// synopsys translate_off
defparam \TXBCK~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_N5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
maxv_io \DACBCK~I (
	.datain(\inst184~1_combout ),
	.oe(vcc),
	.combout(),
	.padio(DACBCK));
// synopsys translate_off
defparam \DACBCK~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_A8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
maxv_io \DSP1INF_FL~I (
	.datain(\inst192~0_combout ),
	.oe(vcc),
	.combout(),
	.padio(DSP1INF_FL));
// synopsys translate_off
defparam \DSP1INF_FL~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_B6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
maxv_io \DSP1INRSV_FR~I (
	.datain(\inst193~combout ),
	.oe(vcc),
	.combout(),
	.padio(DSP1INRSV_FR));
// synopsys translate_off
defparam \DSP1INRSV_FR~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_A7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
maxv_io \DSP1INSWC_C~I (
	.datain(\inst60~0_combout ),
	.oe(vcc),
	.combout(),
	.padio(DSP1INSWC_C));
// synopsys translate_off
defparam \DSP1INSWC_C~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_B5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
maxv_io \DSP1INS_SL~I (
	.datain(\inst61~0_combout ),
	.oe(vcc),
	.combout(),
	.padio(DSP1INS_SL));
// synopsys translate_off
defparam \DSP1INS_SL~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_B8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
maxv_io \DSP1INSB_SR~I (
	.datain(\inst62~0_combout ),
	.oe(vcc),
	.combout(),
	.padio(DSP1INSB_SR));
// synopsys translate_off
defparam \DSP1INSB_SR~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_P2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
maxv_io \DACPCMF~I (
	.datain(\inst186~2_combout ),
	.oe(vcc),
	.combout(),
	.padio(DACPCMF));
// synopsys translate_off
defparam \DACPCMF~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_R1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
maxv_io \DACPCMCSW1~I (
	.datain(\inst187~0_combout ),
	.oe(vcc),
	.combout(),
	.padio(DACPCMCSW1));
// synopsys translate_off
defparam \DACPCMCSW1~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_N3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
maxv_io \DACPCMS~I (
	.datain(\inst188~0_combout ),
	.oe(vcc),
	.combout(),
	.padio(DACPCMS));
// synopsys translate_off
defparam \DACPCMS~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_N1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
maxv_io \DACPCMSB~I (
	.datain(\inst189~0_combout ),
	.oe(vcc),
	.combout(),
	.padio(DACPCMSB));
// synopsys translate_off
defparam \DACPCMSB~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_R16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
maxv_io \Z2DACMCK~I (
	.datain(\inst180~combout ),
	.oe(vcc),
	.combout(),
	.padio(Z2DACMCK));
// synopsys translate_off
defparam \Z2DACMCK~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_R12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
maxv_io \Z2DACBCK~I (
	.datain(\inst179~combout ),
	.oe(vcc),
	.combout(),
	.padio(Z2DACBCK));
// synopsys translate_off
defparam \Z2DACBCK~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_P12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
maxv_io \Z2DACLRCK~I (
	.datain(\inst176~combout ),
	.oe(vcc),
	.combout(),
	.padio(Z2DACLRCK));
// synopsys translate_off
defparam \Z2DACLRCK~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_N12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
maxv_io \Z2DACDATA~I (
	.datain(\inst174~combout ),
	.oe(vcc),
	.combout(),
	.padio(Z2DACDATA));
// synopsys translate_off
defparam \Z2DACDATA~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_K14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
maxv_io \DIRAUXMCK~I (
	.datain(\inst75|LPM_MUX_component|auto_generated|result_node[0]~0_combout ),
	.oe(vcc),
	.combout(),
	.padio(DIRAUXMCK));
// synopsys translate_off
defparam \DIRAUXMCK~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_B16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxv_io \OSC22M~I (
	.datain(gnd),
	.oe(gnd),
	.combout(),
	.padio(OSC22M));
// synopsys translate_off
defparam \OSC22M~I .operation_mode = "input";
// synopsys translate_on

// Location: PIN_G2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxv_io \GPIO_1~I (
	.datain(gnd),
	.oe(gnd),
	.combout(),
	.padio(GPIO_1));
// synopsys translate_off
defparam \GPIO_1~I .operation_mode = "input";
// synopsys translate_on

// Location: PIN_L16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
maxv_io \HDMISPDIF~I (
	.datain(\inst59~0_combout ),
	.oe(vcc),
	.combout(),
	.padio(HDMISPDIF));
// synopsys translate_off
defparam \HDMISPDIF~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_P5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
maxv_io \DACMCK~I (
	.datain(\inst183~4_combout ),
	.oe(vcc),
	.combout(),
	.padio(DACMCK));
// synopsys translate_off
defparam \DACMCK~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_A6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
maxv_io \DSP1INBCK~I (
	.datain(\inst190~2_combout ),
	.oe(vcc),
	.combout(),
	.padio(DSP1INBCK));
// synopsys translate_off
defparam \DSP1INBCK~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_B1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
maxv_io \PLDERR~I (
	.datain(\inst22~1_combout ),
	.oe(vcc),
	.combout(),
	.padio(PLDERR));
// synopsys translate_off
defparam \PLDERR~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_M13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
maxv_io \MPIO_B0~I (
	.datain(\inst177~0_combout ),
	.oe(vcc),
	.combout(),
	.padio(MPIO_B0));
// synopsys translate_off
defparam \MPIO_B0~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_M14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
maxv_io \MPIO_B1~I (
	.datain(\inst197~0_combout ),
	.oe(vcc),
	.combout(),
	.padio(MPIO_B1));
// synopsys translate_off
defparam \MPIO_B1~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_N14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
maxv_io \MPIO_B2~I (
	.datain(\inst198~0_combout ),
	.oe(vcc),
	.combout(),
	.padio(MPIO_B2));
// synopsys translate_off
defparam \MPIO_B2~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_N13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
maxv_io \MPIO_B3~I (
	.datain(\inst199~0_combout ),
	.oe(vcc),
	.combout(),
	.padio(MPIO_B3));
// synopsys translate_off
defparam \MPIO_B3~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_R14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
maxv_io \Z2DACMUTE~I (
	.datain(\inst50~0_combout ),
	.oe(vcc),
	.combout(),
	.padio(Z2DACMUTE));
// synopsys translate_off
defparam \Z2DACMUTE~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_E16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxv_io \SLRCK~I (
	.datain(gnd),
	.oe(gnd),
	.combout(),
	.padio(SLRCK));
// synopsys translate_off
defparam \SLRCK~I .operation_mode = "input";
// synopsys translate_on

// Location: PIN_D16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxv_io \SBCK~I (
	.datain(gnd),
	.oe(gnd),
	.combout(),
	.padio(SBCK));
// synopsys translate_off
defparam \SBCK~I .operation_mode = "input";
// synopsys translate_on

// Location: PIN_G3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxv_io \GPIO_2~I (
	.datain(gnd),
	.oe(gnd),
	.combout(),
	.padio(GPIO_2));
// synopsys translate_off
defparam \GPIO_2~I .operation_mode = "input";
// synopsys translate_on

// Location: PIN_B10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxv_io \DSP1OUTFH~I (
	.datain(gnd),
	.oe(gnd),
	.combout(),
	.padio(DSP1OUTFH));
// synopsys translate_off
defparam \DSP1OUTFH~I .operation_mode = "input";
// synopsys translate_on

// Location: PIN_B11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxv_io \DSP1OUTFW~I (
	.datain(gnd),
	.oe(gnd),
	.combout(),
	.padio(DSP1OUTFW));
// synopsys translate_off
defparam \DSP1OUTFW~I .operation_mode = "input";
// synopsys translate_on

// Location: PIN_D5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxv_io \PLDERR2~I (
	.datain(gnd),
	.oe(gnd),
	.combout(),
	.padio(PLDERR2));
// synopsys translate_off
defparam \PLDERR2~I .operation_mode = "input";
// synopsys translate_on

// Location: PIN_H3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxv_io \SDOUT_I2S_2~I (
	.datain(gnd),
	.oe(gnd),
	.combout(),
	.padio(SDOUT_I2S_2));
// synopsys translate_off
defparam \SDOUT_I2S_2~I .operation_mode = "input";
// synopsys translate_on

endmodule
