
can_collector_node_example_gcc.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         00000274  00800100  00002f40  00002fd4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         00002f40  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .bss          0000000b  00800374  00800374  00003248  2**0
                  ALLOC
  3 .stab         00000408  00000000  00000000  00003248  2**2
                  CONTENTS, READONLY, DEBUGGING
  4 .stabstr      00000084  00000000  00000000  00003650  2**0
                  CONTENTS, READONLY, DEBUGGING
  5 .debug_aranges 000000e0  00000000  00000000  000036d4  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_pubnames 00000315  00000000  00000000  000037b4  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_info   00001a7d  00000000  00000000  00003ac9  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_abbrev 00000597  00000000  00000000  00005546  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_line   00001dd5  00000000  00000000  00005add  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_frame  00000230  00000000  00000000  000078b2  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_str    00000072  00000000  00000000  00007ae2  2**0
                  CONTENTS, READONLY, DEBUGGING
Disassembly of section .text:

00000000 <__vectors>:
       0:	0c 94 4a 00 	jmp	0x94	; 0x94 <__ctors_end>
       4:	0c 94 67 00 	jmp	0xce	; 0xce <__bad_interrupt>
       8:	0c 94 67 00 	jmp	0xce	; 0xce <__bad_interrupt>
       c:	0c 94 67 00 	jmp	0xce	; 0xce <__bad_interrupt>
      10:	0c 94 67 00 	jmp	0xce	; 0xce <__bad_interrupt>
      14:	0c 94 67 00 	jmp	0xce	; 0xce <__bad_interrupt>
      18:	0c 94 67 00 	jmp	0xce	; 0xce <__bad_interrupt>
      1c:	0c 94 67 00 	jmp	0xce	; 0xce <__bad_interrupt>
      20:	0c 94 67 00 	jmp	0xce	; 0xce <__bad_interrupt>
      24:	0c 94 0d 11 	jmp	0x221a	; 0x221a <__vector_9>
      28:	0c 94 67 00 	jmp	0xce	; 0xce <__bad_interrupt>
      2c:	0c 94 67 00 	jmp	0xce	; 0xce <__bad_interrupt>
      30:	0c 94 67 00 	jmp	0xce	; 0xce <__bad_interrupt>
      34:	0c 94 67 00 	jmp	0xce	; 0xce <__bad_interrupt>
      38:	0c 94 67 00 	jmp	0xce	; 0xce <__bad_interrupt>
      3c:	0c 94 67 00 	jmp	0xce	; 0xce <__bad_interrupt>
      40:	0c 94 67 00 	jmp	0xce	; 0xce <__bad_interrupt>
      44:	0c 94 67 00 	jmp	0xce	; 0xce <__bad_interrupt>
      48:	0c 94 67 00 	jmp	0xce	; 0xce <__bad_interrupt>
      4c:	0c 94 67 00 	jmp	0xce	; 0xce <__bad_interrupt>
      50:	0c 94 67 00 	jmp	0xce	; 0xce <__bad_interrupt>
      54:	0c 94 67 00 	jmp	0xce	; 0xce <__bad_interrupt>
      58:	0c 94 67 00 	jmp	0xce	; 0xce <__bad_interrupt>
      5c:	0c 94 67 00 	jmp	0xce	; 0xce <__bad_interrupt>
      60:	0c 94 67 00 	jmp	0xce	; 0xce <__bad_interrupt>
      64:	0c 94 67 00 	jmp	0xce	; 0xce <__bad_interrupt>
      68:	0c 94 67 00 	jmp	0xce	; 0xce <__bad_interrupt>
      6c:	0c 94 67 00 	jmp	0xce	; 0xce <__bad_interrupt>
      70:	0c 94 67 00 	jmp	0xce	; 0xce <__bad_interrupt>
      74:	0c 94 67 00 	jmp	0xce	; 0xce <__bad_interrupt>
      78:	0c 94 67 00 	jmp	0xce	; 0xce <__bad_interrupt>
      7c:	0c 94 67 00 	jmp	0xce	; 0xce <__bad_interrupt>
      80:	0c 94 67 00 	jmp	0xce	; 0xce <__bad_interrupt>
      84:	0c 94 67 00 	jmp	0xce	; 0xce <__bad_interrupt>
      88:	0c 94 67 00 	jmp	0xce	; 0xce <__bad_interrupt>
      8c:	0c 94 67 00 	jmp	0xce	; 0xce <__bad_interrupt>
      90:	0c 94 67 00 	jmp	0xce	; 0xce <__bad_interrupt>

00000094 <__ctors_end>:
      94:	11 24       	eor	r1, r1
      96:	1f be       	out	0x3f, r1	; 63
      98:	cf ef       	ldi	r28, 0xFF	; 255
      9a:	d0 e1       	ldi	r29, 0x10	; 16
      9c:	de bf       	out	0x3e, r29	; 62
      9e:	cd bf       	out	0x3d, r28	; 61

000000a0 <__do_copy_data>:
      a0:	13 e0       	ldi	r17, 0x03	; 3
      a2:	a0 e0       	ldi	r26, 0x00	; 0
      a4:	b1 e0       	ldi	r27, 0x01	; 1
      a6:	e0 e4       	ldi	r30, 0x40	; 64
      a8:	ff e2       	ldi	r31, 0x2F	; 47
      aa:	00 e0       	ldi	r16, 0x00	; 0
      ac:	0b bf       	out	0x3b, r16	; 59
      ae:	02 c0       	rjmp	.+4      	; 0xb4 <__do_copy_data+0x14>
      b0:	07 90       	elpm	r0, Z+
      b2:	0d 92       	st	X+, r0
      b4:	a4 37       	cpi	r26, 0x74	; 116
      b6:	b1 07       	cpc	r27, r17
      b8:	d9 f7       	brne	.-10     	; 0xb0 <__do_copy_data+0x10>

000000ba <__do_clear_bss>:
      ba:	13 e0       	ldi	r17, 0x03	; 3
      bc:	a4 e7       	ldi	r26, 0x74	; 116
      be:	b3 e0       	ldi	r27, 0x03	; 3
      c0:	01 c0       	rjmp	.+2      	; 0xc4 <.do_clear_bss_start>

000000c2 <.do_clear_bss_loop>:
      c2:	1d 92       	st	X+, r1

000000c4 <.do_clear_bss_start>:
      c4:	af 37       	cpi	r26, 0x7F	; 127
      c6:	b1 07       	cpc	r27, r17
      c8:	e1 f7       	brne	.-8      	; 0xc2 <.do_clear_bss_loop>
      ca:	0c 94 69 00 	jmp	0xd2	; 0xd2 <main>

000000ce <__bad_interrupt>:
      ce:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

000000d2 <main>:
//! @return Integer 0
//!
//------------------------------------------------------------------------------
int main (void)
{	
      d2:	cf 93       	push	r28
      d4:	df 93       	push	r29
      d6:	cd b7       	in	r28, 0x3d	; 61
      d8:	de b7       	in	r29, 0x3e	; 62
    CLKPR = 0x80;  CLKPR = 0x00;  // Clock prescaler Reset
      da:	e1 e6       	ldi	r30, 0x61	; 97
      dc:	f0 e0       	ldi	r31, 0x00	; 0
      de:	80 e8       	ldi	r24, 0x80	; 128
      e0:	80 83       	st	Z, r24
      e2:	e1 e6       	ldi	r30, 0x61	; 97
      e4:	f0 e0       	ldi	r31, 0x00	; 0
      e6:	10 82       	st	Z, r1
    led_init();
      e8:	0e 94 6e 0f 	call	0x1edc	; 0x1edc <led_init>
    uart_init(CONF_8BIT_NOPAR_1STOP,UART_BAUDRATE);
      ec:	40 e0       	ldi	r20, 0x00	; 0
      ee:	56 e9       	ldi	r21, 0x96	; 150
      f0:	60 e0       	ldi	r22, 0x00	; 0
      f2:	70 e0       	ldi	r23, 0x00	; 0
      f4:	83 e0       	ldi	r24, 0x03	; 3
      f6:	0e 94 b3 11 	call	0x2366	; 0x2366 <uart_init>
    uart_mini_printf ("%s",txt_logo_atmel);
      fa:	8a e9       	ldi	r24, 0x9A	; 154
      fc:	91 e0       	ldi	r25, 0x01	; 1
      fe:	9f 93       	push	r25
     100:	8f 93       	push	r24
     102:	80 e0       	ldi	r24, 0x00	; 0
     104:	91 e0       	ldi	r25, 0x01	; 1
     106:	9f 93       	push	r25
     108:	8f 93       	push	r24
     10a:	0e 94 b7 12 	call	0x256e	; 0x256e <uart_mini_printf>
     10e:	0f 90       	pop	r0
     110:	0f 90       	pop	r0
     112:	0f 90       	pop	r0
     114:	0f 90       	pop	r0
    uart_mini_printf("\r\n\n= ATMEL DVK90CAN1 NETWORK LAB =\r\n");
     116:	83 e0       	ldi	r24, 0x03	; 3
     118:	91 e0       	ldi	r25, 0x01	; 1
     11a:	9f 93       	push	r25
     11c:	8f 93       	push	r24
     11e:	0e 94 b7 12 	call	0x256e	; 0x256e <uart_mini_printf>
     122:	0f 90       	pop	r0
     124:	0f 90       	pop	r0
    uart_mini_printf      ("===============================\r\n");
     126:	88 e2       	ldi	r24, 0x28	; 40
     128:	91 e0       	ldi	r25, 0x01	; 1
     12a:	9f 93       	push	r25
     12c:	8f 93       	push	r24
     12e:	0e 94 b7 12 	call	0x256e	; 0x256e <uart_mini_printf>
     132:	0f 90       	pop	r0
     134:	0f 90       	pop	r0
    can_init(0);
     136:	80 e0       	ldi	r24, 0x00	; 0
     138:	0e 94 d1 04 	call	0x9a2	; 0x9a2 <can_init>
    display_sensor_values();
     13c:	0e 94 a1 00 	call	0x142	; 0x142 <display_sensor_values>
    while(1);
     140:	ff cf       	rjmp	.-2      	; 0x140 <main+0x6e>

00000142 <display_sensor_values>:
    return 0;
}

//------------------------------------------------------------------------------
//  @fn display_sensor_values
//!
//! Periodically, the collector sends remote frames (IDs from ID_TAG_BASE up to
//!     ID_TAG_BASE+NB_TARGET) and waits for response
//!     (with time-out) from all the DVK90CAN1 of the CAN bus.
//!     The response is a data frame that contents (in the order) the
//!     local temperature, the local luminosity and the VCC values.
//!     When the DVK90CAN1 receives an response, it formates the data and
//!     sends it to a terminal.
//!
//! @warning - Use DVK90CAN1 board,
//!          - can_init() must be perform before
//!          - uart_init() must be perform before
//!
//! @param none
//!
//! @return none
//!
//------------------------------------------------------------------------------
void display_sensor_values(void)
{
     142:	cf 93       	push	r28
     144:	df 93       	push	r29
     146:	cd b7       	in	r28, 0x3d	; 61
     148:	de b7       	in	r29, 0x3e	; 62
     14a:	ae 97       	sbiw	r28, 0x2e	; 46
     14c:	0f b6       	in	r0, 0x3f	; 63
     14e:	f8 94       	cli
     150:	de bf       	out	0x3e, r29	; 62
     152:	0f be       	out	0x3f, r0	; 63
     154:	cd bf       	out	0x3d, r28	; 61
    U8 i, j;
    U16 temp;

    U8 tx_remote_buffer[8];
    st_cmd_t tx_remote_msg;

    U8 response_buffer[8];
    st_cmd_t response_msg;

    // --- Init variables
    tx_remote_msg.pt_data = &tx_remote_buffer[0];
     156:	ce 01       	movw	r24, r28
     158:	05 96       	adiw	r24, 0x05	; 5
     15a:	9e 8b       	std	Y+22, r25	; 0x16
     15c:	8d 8b       	std	Y+21, r24	; 0x15
    tx_remote_msg.status = 0;
     15e:	1f 8a       	std	Y+23, r1	; 0x17

    response_msg.pt_data = &response_buffer[0];
     160:	ce 01       	movw	r24, r28
     162:	4a 96       	adiw	r24, 0x1a	; 26
     164:	9b a7       	std	Y+43, r25	; 0x2b
     166:	8a a7       	std	Y+42, r24	; 0x2a
    response_msg.status = 0;
     168:	1c a6       	std	Y+44, r1	; 0x2c

    while (1)
    {
        wait_for(2000);  // 2 secondes between refreshed screen
     16a:	80 ed       	ldi	r24, 0xD0	; 208
     16c:	97 e0       	ldi	r25, 0x07	; 7
     16e:	0e 94 05 10 	call	0x200a	; 0x200a <wait_for>
        uart_mini_printf("\r\n");
     172:	8a e4       	ldi	r24, 0x4A	; 74
     174:	91 e0       	ldi	r25, 0x01	; 1
     176:	9f 93       	push	r25
     178:	8f 93       	push	r24
     17a:	0e 94 b7 12 	call	0x256e	; 0x256e <uart_mini_printf>
     17e:	0f 90       	pop	r0
     180:	0f 90       	pop	r0
        for(j=0; j<NB_TARGET; j++)
     182:	1b 82       	std	Y+3, r1	; 0x03
     184:	b5 c0       	rjmp	.+362    	; 0x2f0 <display_sensor_values+0x1ae>
        {
            // --- Init Rx Commands
      	    for(i=0; i<8; i++) response_buffer[i]=0;
     186:	1c 82       	std	Y+4, r1	; 0x04
     188:	0c c0       	rjmp	.+24     	; 0x1a2 <display_sensor_values+0x60>
     18a:	8c 81       	ldd	r24, Y+4	; 0x04
     18c:	28 2f       	mov	r18, r24
     18e:	33 27       	eor	r19, r19
     190:	ce 01       	movw	r24, r28
     192:	4a 96       	adiw	r24, 0x1a	; 26
     194:	fc 01       	movw	r30, r24
     196:	e2 0f       	add	r30, r18
     198:	f3 1f       	adc	r31, r19
     19a:	10 82       	st	Z, r1
     19c:	8c 81       	ldd	r24, Y+4	; 0x04
     19e:	8f 5f       	subi	r24, 0xFF	; 255
     1a0:	8c 83       	std	Y+4, r24	; 0x04
     1a2:	8c 81       	ldd	r24, Y+4	; 0x04
     1a4:	88 30       	cpi	r24, 0x08	; 8
     1a6:	88 f3       	brcs	.-30     	; 0x18a <display_sensor_values+0x48>
            response_msg.id.std = ID_TAG_BASE + j;
     1a8:	8b 81       	ldd	r24, Y+3	; 0x03
     1aa:	99 27       	eor	r25, r25
     1ac:	80 58       	subi	r24, 0x80	; 128
     1ae:	9f 4f       	sbci	r25, 0xFF	; 255
     1b0:	9e a3       	std	Y+38, r25	; 0x26
     1b2:	8d a3       	std	Y+37, r24	; 0x25
            response_msg.ctrl.ide = 0;
     1b4:	1e a6       	std	Y+46, r1	; 0x2e
            response_msg.ctrl.rtr = 0;
     1b6:	1d a6       	std	Y+45, r1	; 0x2d
            response_msg.dlc = 4;
     1b8:	84 e0       	ldi	r24, 0x04	; 4
     1ba:	89 a7       	std	Y+41, r24	; 0x29
            response_msg.cmd = CMD_RX_DATA_MASKED;
     1bc:	88 e0       	ldi	r24, 0x08	; 8
     1be:	90 e0       	ldi	r25, 0x00	; 0
     1c0:	9c a3       	std	Y+36, r25	; 0x24
     1c2:	8b a3       	std	Y+35, r24	; 0x23
            // --- Rx Command
            while(can_cmd(&response_msg) != CAN_CMD_ACCEPTED);
     1c4:	ce 01       	movw	r24, r28
     1c6:	82 96       	adiw	r24, 0x22	; 34
     1c8:	0e 94 fc 04 	call	0x9f8	; 0x9f8 <can_cmd>
     1cc:	88 23       	and	r24, r24
     1ce:	d1 f7       	brne	.-12     	; 0x1c4 <display_sensor_values+0x82>

            // --- Init Tx Commands
  	        for(i=0; i<8; i++) tx_remote_buffer[i]=0;
     1d0:	1c 82       	std	Y+4, r1	; 0x04
     1d2:	0c c0       	rjmp	.+24     	; 0x1ec <display_sensor_values+0xaa>
     1d4:	8c 81       	ldd	r24, Y+4	; 0x04
     1d6:	28 2f       	mov	r18, r24
     1d8:	33 27       	eor	r19, r19
     1da:	ce 01       	movw	r24, r28
     1dc:	05 96       	adiw	r24, 0x05	; 5
     1de:	fc 01       	movw	r30, r24
     1e0:	e2 0f       	add	r30, r18
     1e2:	f3 1f       	adc	r31, r19
     1e4:	10 82       	st	Z, r1
     1e6:	8c 81       	ldd	r24, Y+4	; 0x04
     1e8:	8f 5f       	subi	r24, 0xFF	; 255
     1ea:	8c 83       	std	Y+4, r24	; 0x04
     1ec:	8c 81       	ldd	r24, Y+4	; 0x04
     1ee:	88 30       	cpi	r24, 0x08	; 8
     1f0:	88 f3       	brcs	.-30     	; 0x1d4 <display_sensor_values+0x92>
            tx_remote_msg.id.std = ID_TAG_BASE + j;
     1f2:	8b 81       	ldd	r24, Y+3	; 0x03
     1f4:	99 27       	eor	r25, r25
     1f6:	80 58       	subi	r24, 0x80	; 128
     1f8:	9f 4f       	sbci	r25, 0xFF	; 255
     1fa:	99 8b       	std	Y+17, r25	; 0x11
     1fc:	88 8b       	std	Y+16, r24	; 0x10
            tx_remote_msg.ctrl.ide = 0;
     1fe:	19 8e       	std	Y+25, r1	; 0x19
            tx_remote_msg.ctrl.rtr = 1;
     200:	81 e0       	ldi	r24, 0x01	; 1
     202:	88 8f       	std	Y+24, r24	; 0x18
            tx_remote_msg.dlc = 4;
     204:	84 e0       	ldi	r24, 0x04	; 4
     206:	8c 8b       	std	Y+20, r24	; 0x14
            tx_remote_msg.cmd = CMD_TX_REMOTE;
     208:	83 e0       	ldi	r24, 0x03	; 3
     20a:	90 e0       	ldi	r25, 0x00	; 0
     20c:	9f 87       	std	Y+15, r25	; 0x0f
     20e:	8e 87       	std	Y+14, r24	; 0x0e
            // --- Tx Command
            while(can_cmd(&tx_remote_msg) != CAN_CMD_ACCEPTED);
     210:	ce 01       	movw	r24, r28
     212:	0d 96       	adiw	r24, 0x0d	; 13
     214:	0e 94 fc 04 	call	0x9f8	; 0x9f8 <can_cmd>
     218:	88 23       	and	r24, r24
     21a:	d1 f7       	brne	.-12     	; 0x210 <display_sensor_values+0xce>

            // --- Wait for Tx remote completed
            while(can_get_status(&tx_remote_msg) == CAN_STATUS_NOT_COMPLETED)
     21c:	04 c0       	rjmp	.+8      	; 0x226 <display_sensor_values+0xe4>

            wait_for(50); // Wait 50ms for a response if exits
     21e:	82 e3       	ldi	r24, 0x32	; 50
     220:	90 e0       	ldi	r25, 0x00	; 0
     222:	0e 94 05 10 	call	0x200a	; 0x200a <wait_for>
     226:	ce 01       	movw	r24, r28
     228:	0d 96       	adiw	r24, 0x0d	; 13
     22a:	0e 94 46 0e 	call	0x1c8c	; 0x1c8c <can_get_status>
     22e:	81 30       	cpi	r24, 0x01	; 1
     230:	b1 f3       	breq	.-20     	; 0x21e <display_sensor_values+0xdc>
            if (can_get_status(&response_msg) == CAN_STATUS_COMPLETED)
     232:	ce 01       	movw	r24, r28
     234:	82 96       	adiw	r24, 0x22	; 34
     236:	0e 94 46 0e 	call	0x1c8c	; 0x1c8c <can_get_status>
     23a:	88 23       	and	r24, r24
     23c:	09 f0       	breq	.+2      	; 0x240 <display_sensor_values+0xfe>
     23e:	4b c0       	rjmp	.+150    	; 0x2d6 <display_sensor_values+0x194>
            {
                // Printing example: "Target 0: Temp=+21°C, Lum=077, VCC=5.12V"
				
                // --- Get "target number" and print it
                uart_mini_printf("   - Target_ID = 0x%03X, ", response_msg.id.std);
     240:	8d a1       	ldd	r24, Y+37	; 0x25
     242:	9e a1       	ldd	r25, Y+38	; 0x26
     244:	9f 93       	push	r25
     246:	8f 93       	push	r24
     248:	8d e4       	ldi	r24, 0x4D	; 77
     24a:	91 e0       	ldi	r25, 0x01	; 1
     24c:	9f 93       	push	r25
     24e:	8f 93       	push	r24
     250:	0e 94 b7 12 	call	0x256e	; 0x256e <uart_mini_printf>
     254:	0f 90       	pop	r0
     256:	0f 90       	pop	r0
     258:	0f 90       	pop	r0
     25a:	0f 90       	pop	r0
                
                // --- Get "temperature" value and print it               
                uart_mini_printf("Temp. = %02d degC, ", response_buffer[0]);
     25c:	8a 8d       	ldd	r24, Y+26	; 0x1a
     25e:	99 27       	eor	r25, r25
     260:	9f 93       	push	r25
     262:	8f 93       	push	r24
     264:	87 e6       	ldi	r24, 0x67	; 103
     266:	91 e0       	ldi	r25, 0x01	; 1
     268:	9f 93       	push	r25
     26a:	8f 93       	push	r24
     26c:	0e 94 b7 12 	call	0x256e	; 0x256e <uart_mini_printf>
     270:	0f 90       	pop	r0
     272:	0f 90       	pop	r0
     274:	0f 90       	pop	r0
     276:	0f 90       	pop	r0
                
                // --- Get "luminosity" and print it
                uart_mini_printf(", Lum. = %02u, ", response_buffer[1]);
     278:	8b 8d       	ldd	r24, Y+27	; 0x1b
     27a:	99 27       	eor	r25, r25
     27c:	9f 93       	push	r25
     27e:	8f 93       	push	r24
     280:	8b e7       	ldi	r24, 0x7B	; 123
     282:	91 e0       	ldi	r25, 0x01	; 1
     284:	9f 93       	push	r25
     286:	8f 93       	push	r24
     288:	0e 94 b7 12 	call	0x256e	; 0x256e <uart_mini_printf>
     28c:	0f 90       	pop	r0
     28e:	0f 90       	pop	r0
     290:	0f 90       	pop	r0
     292:	0f 90       	pop	r0
                
                // --- Get "VCC" and print it
                temp = (((U16)response_buffer[2])<<8) | (U16)response_buffer[3];
     294:	8c 8d       	ldd	r24, Y+28	; 0x1c
     296:	99 27       	eor	r25, r25
     298:	38 2f       	mov	r19, r24
     29a:	22 27       	eor	r18, r18
     29c:	8d 8d       	ldd	r24, Y+29	; 0x1d
     29e:	99 27       	eor	r25, r25
     2a0:	82 2b       	or	r24, r18
     2a2:	93 2b       	or	r25, r19
     2a4:	9a 83       	std	Y+2, r25	; 0x02
     2a6:	89 83       	std	Y+1, r24	; 0x01
                uart_mini_printf("VCC = %03u0 mV", temp);
     2a8:	89 81       	ldd	r24, Y+1	; 0x01
     2aa:	9a 81       	ldd	r25, Y+2	; 0x02
     2ac:	9f 93       	push	r25
     2ae:	8f 93       	push	r24
     2b0:	8b e8       	ldi	r24, 0x8B	; 139
     2b2:	91 e0       	ldi	r25, 0x01	; 1
     2b4:	9f 93       	push	r25
     2b6:	8f 93       	push	r24
     2b8:	0e 94 b7 12 	call	0x256e	; 0x256e <uart_mini_printf>
     2bc:	0f 90       	pop	r0
     2be:	0f 90       	pop	r0
     2c0:	0f 90       	pop	r0
     2c2:	0f 90       	pop	r0
                
                // --- Print "end of line"
                uart_mini_printf("\r\n");
     2c4:	8a e4       	ldi	r24, 0x4A	; 74
     2c6:	91 e0       	ldi	r25, 0x01	; 1
     2c8:	9f 93       	push	r25
     2ca:	8f 93       	push	r24
     2cc:	0e 94 b7 12 	call	0x256e	; 0x256e <uart_mini_printf>
     2d0:	0f 90       	pop	r0
     2d2:	0f 90       	pop	r0
     2d4:	0a c0       	rjmp	.+20     	; 0x2ea <display_sensor_values+0x1a8>
            }
            else
            {
                response_msg.cmd = CMD_ABORT;
     2d6:	8c e0       	ldi	r24, 0x0C	; 12
     2d8:	90 e0       	ldi	r25, 0x00	; 0
     2da:	9c a3       	std	Y+36, r25	; 0x24
     2dc:	8b a3       	std	Y+35, r24	; 0x23
  	            while (can_cmd(&response_msg) != CAN_CMD_ACCEPTED);
     2de:	ce 01       	movw	r24, r28
     2e0:	82 96       	adiw	r24, 0x22	; 34
     2e2:	0e 94 fc 04 	call	0x9f8	; 0x9f8 <can_cmd>
     2e6:	88 23       	and	r24, r24
     2e8:	d1 f7       	brne	.-12     	; 0x2de <display_sensor_values+0x19c>
     2ea:	8b 81       	ldd	r24, Y+3	; 0x03
     2ec:	8f 5f       	subi	r24, 0xFF	; 255
     2ee:	8b 83       	std	Y+3, r24	; 0x03
     2f0:	8b 81       	ldd	r24, Y+3	; 0x03
     2f2:	8a 30       	cpi	r24, 0x0A	; 10
     2f4:	08 f4       	brcc	.+2      	; 0x2f8 <display_sensor_values+0x1b6>
     2f6:	47 cf       	rjmp	.-370    	; 0x186 <display_sensor_values+0x44>
            }
        }
    }
     2f8:	38 cf       	rjmp	.-400    	; 0x16a <display_sensor_values+0x28>

000002fa <can_clear_all_mob>:
//!
//! @return none
//------------------------------------------------------------------------------
void can_clear_all_mob(void)
{
     2fa:	cf 93       	push	r28
     2fc:	df 93       	push	r29
     2fe:	cd b7       	in	r28, 0x3d	; 61
     300:	de b7       	in	r29, 0x3e	; 62
     302:	23 97       	sbiw	r28, 0x03	; 3
     304:	0f b6       	in	r0, 0x3f	; 63
     306:	f8 94       	cli
     308:	de bf       	out	0x3e, r29	; 62
     30a:	0f be       	out	0x3f, r0	; 63
     30c:	cd bf       	out	0x3d, r28	; 61
U8  mob_number;
/*
    U8  data_index;
*/

    for (mob_number = 0; mob_number < NB_MOB; mob_number++)
     30e:	1b 82       	std	Y+3, r1	; 0x03
     310:	1b c0       	rjmp	.+54     	; 0x348 <can_clear_all_mob+0x4e>
    {
        CANPAGE = (mob_number << 4);    //! Page index
     312:	ed ee       	ldi	r30, 0xED	; 237
     314:	f0 e0       	ldi	r31, 0x00	; 0
     316:	8b 81       	ldd	r24, Y+3	; 0x03
     318:	82 95       	swap	r24
     31a:	80 7f       	andi	r24, 0xF0	; 240
     31c:	80 83       	st	Z, r24
        Can_clear_mob();                //! All MOb Registers=0
     31e:	8e ee       	ldi	r24, 0xEE	; 238
     320:	90 e0       	ldi	r25, 0x00	; 0
     322:	9a 83       	std	Y+2, r25	; 0x02
     324:	89 83       	std	Y+1, r24	; 0x01
     326:	08 c0       	rjmp	.+16     	; 0x338 <can_clear_all_mob+0x3e>
     328:	e9 81       	ldd	r30, Y+1	; 0x01
     32a:	fa 81       	ldd	r31, Y+2	; 0x02
     32c:	10 82       	st	Z, r1
     32e:	89 81       	ldd	r24, Y+1	; 0x01
     330:	9a 81       	ldd	r25, Y+2	; 0x02
     332:	01 96       	adiw	r24, 0x01	; 1
     334:	9a 83       	std	Y+2, r25	; 0x02
     336:	89 83       	std	Y+1, r24	; 0x01
     338:	89 81       	ldd	r24, Y+1	; 0x01
     33a:	9a 81       	ldd	r25, Y+2	; 0x02
     33c:	88 3f       	cpi	r24, 0xF8	; 248
     33e:	91 05       	cpc	r25, r1
     340:	98 f3       	brcs	.-26     	; 0x328 <can_clear_all_mob+0x2e>
     342:	8b 81       	ldd	r24, Y+3	; 0x03
     344:	8f 5f       	subi	r24, 0xFF	; 255
     346:	8b 83       	std	Y+3, r24	; 0x03
     348:	8b 81       	ldd	r24, Y+3	; 0x03
     34a:	8f 30       	cpi	r24, 0x0F	; 15
     34c:	10 f3       	brcs	.-60     	; 0x312 <can_clear_all_mob+0x18>
     34e:	23 96       	adiw	r28, 0x03	; 3
     350:	0f b6       	in	r0, 0x3f	; 63
     352:	f8 94       	cli
     354:	de bf       	out	0x3e, r29	; 62
     356:	0f be       	out	0x3f, r0	; 63
     358:	cd bf       	out	0x3d, r28	; 61
     35a:	df 91       	pop	r29
     35c:	cf 91       	pop	r28
     35e:	08 95       	ret

00000360 <can_get_mob_free>:
/*
        for (data_index = 0; data_index < NB_DATA_MAX; data_index++)
        {
            CANMSG = 0;                 //! MOb data FIFO
        }
*/
    }
}

//------------------------------------------------------------------------------
//  @fn can_get_mob_free
//!
//! This function returns the number of the first MOb available or 0xFF if
//! no MOb is available.
//!
//! @warning none.
//!
//! @param  none.
//!
//! @return Handle of MOb.
//!          - MOb[0] upto MOb[LAST_MOB_NB]
//!          - 0xFF if no MOb
//------------------------------------------------------------------------------
U8 can_get_mob_free(void)
{
     360:	cf 93       	push	r28
     362:	df 93       	push	r29
     364:	cd b7       	in	r28, 0x3d	; 61
     366:	de b7       	in	r29, 0x3e	; 62
     368:	24 97       	sbiw	r28, 0x04	; 4
     36a:	0f b6       	in	r0, 0x3f	; 63
     36c:	f8 94       	cli
     36e:	de bf       	out	0x3e, r29	; 62
     370:	0f be       	out	0x3f, r0	; 63
     372:	cd bf       	out	0x3d, r28	; 61
    U8 mob_number, page_saved;

    page_saved = CANPAGE;
     374:	ed ee       	ldi	r30, 0xED	; 237
     376:	f0 e0       	ldi	r31, 0x00	; 0
     378:	80 81       	ld	r24, Z
     37a:	89 83       	std	Y+1, r24	; 0x01
    for (mob_number = 0; mob_number < NB_MOB; mob_number++)
     37c:	1a 82       	std	Y+2, r1	; 0x02
     37e:	1b c0       	rjmp	.+54     	; 0x3b6 <can_get_mob_free+0x56>
    {
        Can_set_mob(mob_number);
     380:	ed ee       	ldi	r30, 0xED	; 237
     382:	f0 e0       	ldi	r31, 0x00	; 0
     384:	8a 81       	ldd	r24, Y+2	; 0x02
     386:	82 95       	swap	r24
     388:	80 7f       	andi	r24, 0xF0	; 240
     38a:	80 83       	st	Z, r24
        if ((CANCDMOB & 0xC0) == 0x00) //! Disable configuration
     38c:	ef ee       	ldi	r30, 0xEF	; 239
     38e:	f0 e0       	ldi	r31, 0x00	; 0
     390:	80 81       	ld	r24, Z
     392:	99 27       	eor	r25, r25
     394:	80 7c       	andi	r24, 0xC0	; 192
     396:	90 70       	andi	r25, 0x00	; 0
     398:	00 97       	sbiw	r24, 0x00	; 0
     39a:	51 f4       	brne	.+20     	; 0x3b0 <can_get_mob_free+0x50>
        {
            CANPAGE = page_saved;
     39c:	ed ee       	ldi	r30, 0xED	; 237
     39e:	f0 e0       	ldi	r31, 0x00	; 0
     3a0:	89 81       	ldd	r24, Y+1	; 0x01
     3a2:	80 83       	st	Z, r24
            return (mob_number);
     3a4:	8a 81       	ldd	r24, Y+2	; 0x02
     3a6:	28 2f       	mov	r18, r24
     3a8:	33 27       	eor	r19, r19
     3aa:	3c 83       	std	Y+4, r19	; 0x04
     3ac:	2b 83       	std	Y+3, r18	; 0x03
     3ae:	0e c0       	rjmp	.+28     	; 0x3cc <can_get_mob_free+0x6c>
     3b0:	8a 81       	ldd	r24, Y+2	; 0x02
     3b2:	8f 5f       	subi	r24, 0xFF	; 255
     3b4:	8a 83       	std	Y+2, r24	; 0x02
     3b6:	8a 81       	ldd	r24, Y+2	; 0x02
     3b8:	8f 30       	cpi	r24, 0x0F	; 15
     3ba:	10 f3       	brcs	.-60     	; 0x380 <can_get_mob_free+0x20>
        }
    }
    CANPAGE = page_saved;
     3bc:	ed ee       	ldi	r30, 0xED	; 237
     3be:	f0 e0       	ldi	r31, 0x00	; 0
     3c0:	89 81       	ldd	r24, Y+1	; 0x01
     3c2:	80 83       	st	Z, r24
    return (NO_MOB);
     3c4:	8f ef       	ldi	r24, 0xFF	; 255
     3c6:	90 e0       	ldi	r25, 0x00	; 0
     3c8:	9c 83       	std	Y+4, r25	; 0x04
     3ca:	8b 83       	std	Y+3, r24	; 0x03
     3cc:	8b 81       	ldd	r24, Y+3	; 0x03
     3ce:	9c 81       	ldd	r25, Y+4	; 0x04
     3d0:	24 96       	adiw	r28, 0x04	; 4
     3d2:	0f b6       	in	r0, 0x3f	; 63
     3d4:	f8 94       	cli
     3d6:	de bf       	out	0x3e, r29	; 62
     3d8:	0f be       	out	0x3f, r0	; 63
     3da:	cd bf       	out	0x3d, r28	; 61
     3dc:	df 91       	pop	r29
     3de:	cf 91       	pop	r28
     3e0:	08 95       	ret

000003e2 <can_get_mob_status>:
}

//------------------------------------------------------------------------------
//  @fn can_get_mob_status
//!
//! This function returns information "MOB completed its job"
//! if one of the RXOK or TXOK Flag is set or "MOB not completed its job
//! if no RXOK and TXOK flags are set.
//! Previously, this function checks if the MOb is configured or not and in
//!  case of the MOB not configured, the function returns "MOB_DISABLE".
//!
//! @warning none.
//!
//! @param none.
//!
//! @return MOb Status.
//!          -  MOB_NOT_COMPLETED
//!          -  MOB_TX_COMPLETED
//!          -  MOB_RX_COMPLETED
//!          -  MOB_RX_DLC_WARNING
//!          -  MOB_DISABLE
//!          or should be a combination of the following errors
//!          -  MOB_ACK_ERROR
//!          -  MOB_FORM_ERROR
//!          -  MOB_CRC_ERROR
//!          -  MOB_STUFF_ERROR
//!          -  MOB_BIT_ERROR
//------------------------------------------------------------------------------
U8 can_get_mob_status(void)
{
     3e2:	cf 93       	push	r28
     3e4:	df 93       	push	r29
     3e6:	cd b7       	in	r28, 0x3d	; 61
     3e8:	de b7       	in	r29, 0x3e	; 62
     3ea:	24 97       	sbiw	r28, 0x04	; 4
     3ec:	0f b6       	in	r0, 0x3f	; 63
     3ee:	f8 94       	cli
     3f0:	de bf       	out	0x3e, r29	; 62
     3f2:	0f be       	out	0x3f, r0	; 63
     3f4:	cd bf       	out	0x3d, r28	; 61
    U8 mob_status, canstmob_copy;

    // Test if MOb ENABLE or DISABLE
    if ((CANCDMOB & 0xC0) == 0x00) {return(MOB_DISABLE);}
     3f6:	ef ee       	ldi	r30, 0xEF	; 239
     3f8:	f0 e0       	ldi	r31, 0x00	; 0
     3fa:	80 81       	ld	r24, Z
     3fc:	99 27       	eor	r25, r25
     3fe:	80 7c       	andi	r24, 0xC0	; 192
     400:	90 70       	andi	r25, 0x00	; 0
     402:	00 97       	sbiw	r24, 0x00	; 0
     404:	29 f4       	brne	.+10     	; 0x410 <can_get_mob_status+0x2e>
     406:	2f ef       	ldi	r18, 0xFF	; 255
     408:	30 e0       	ldi	r19, 0x00	; 0
     40a:	3c 83       	std	Y+4, r19	; 0x04
     40c:	2b 83       	std	Y+3, r18	; 0x03
     40e:	25 c0       	rjmp	.+74     	; 0x45a <can_get_mob_status+0x78>

    canstmob_copy = CANSTMOB; // Copy for test integrity
     410:	ee ee       	ldi	r30, 0xEE	; 238
     412:	f0 e0       	ldi	r31, 0x00	; 0
     414:	80 81       	ld	r24, Z
     416:	89 83       	std	Y+1, r24	; 0x01

    // If MOb is ENABLE, test if MOb is COMPLETED
    // - MOb Status = 0x20 then MOB_RX_COMPLETED
    // - MOb Status = 0x40 then MOB_TX_COMPLETED
    // - MOb Status = 0xA0 then MOB_RX_COMPLETED_DLCW
    mob_status = canstmob_copy & ((1<<DLCW)|(1<<TXOK)|(1<<RXOK));
     418:	90 ee       	ldi	r25, 0xE0	; 224
     41a:	89 81       	ldd	r24, Y+1	; 0x01
     41c:	89 23       	and	r24, r25
     41e:	8a 83       	std	Y+2, r24	; 0x02
    if ( (mob_status==MOB_RX_COMPLETED) ||   \
     420:	8a 81       	ldd	r24, Y+2	; 0x02
     422:	80 32       	cpi	r24, 0x20	; 32
     424:	31 f0       	breq	.+12     	; 0x432 <can_get_mob_status+0x50>
     426:	8a 81       	ldd	r24, Y+2	; 0x02
     428:	80 34       	cpi	r24, 0x40	; 64
     42a:	19 f0       	breq	.+6      	; 0x432 <can_get_mob_status+0x50>
     42c:	8a 81       	ldd	r24, Y+2	; 0x02
     42e:	80 3a       	cpi	r24, 0xA0	; 160
     430:	31 f4       	brne	.+12     	; 0x43e <can_get_mob_status+0x5c>
     432:	8a 81       	ldd	r24, Y+2	; 0x02
     434:	28 2f       	mov	r18, r24
     436:	33 27       	eor	r19, r19
     438:	3c 83       	std	Y+4, r19	; 0x04
     43a:	2b 83       	std	Y+3, r18	; 0x03
     43c:	0e c0       	rjmp	.+28     	; 0x45a <can_get_mob_status+0x78>
         (mob_status==MOB_TX_COMPLETED) ||   \
         (mob_status==MOB_RX_COMPLETED_DLCW) ) { return(mob_status); }

    // If MOb is ENABLE & NOT_COMPLETED, test if MOb is in ERROR
    // - MOb Status bit_0 = MOB_ACK_ERROR
    // - MOb Status bit_1 = MOB_FORM_ERROR
    // - MOb Status bit_2 = MOB_CRC_ERROR
    // - MOb Status bit_3 = MOB_STUFF_ERROR
    // - MOb Status bit_4 = MOB_BIT_ERROR
    mob_status = canstmob_copy & ERR_MOB_MSK;
     43e:	89 81       	ldd	r24, Y+1	; 0x01
     440:	8f 71       	andi	r24, 0x1F	; 31
     442:	8a 83       	std	Y+2, r24	; 0x02
    if (mob_status != 0) { return(mob_status); }
     444:	8a 81       	ldd	r24, Y+2	; 0x02
     446:	88 23       	and	r24, r24
     448:	31 f0       	breq	.+12     	; 0x456 <can_get_mob_status+0x74>
     44a:	8a 81       	ldd	r24, Y+2	; 0x02
     44c:	28 2f       	mov	r18, r24
     44e:	33 27       	eor	r19, r19
     450:	3c 83       	std	Y+4, r19	; 0x04
     452:	2b 83       	std	Y+3, r18	; 0x03
     454:	02 c0       	rjmp	.+4      	; 0x45a <can_get_mob_status+0x78>

    // If CANSTMOB = 0 then MOB_NOT_COMPLETED
    return(MOB_NOT_COMPLETED);
     456:	1c 82       	std	Y+4, r1	; 0x04
     458:	1b 82       	std	Y+3, r1	; 0x03
     45a:	8b 81       	ldd	r24, Y+3	; 0x03
     45c:	9c 81       	ldd	r25, Y+4	; 0x04
     45e:	24 96       	adiw	r28, 0x04	; 4
     460:	0f b6       	in	r0, 0x3f	; 63
     462:	f8 94       	cli
     464:	de bf       	out	0x3e, r29	; 62
     466:	0f be       	out	0x3f, r0	; 63
     468:	cd bf       	out	0x3d, r28	; 61
     46a:	df 91       	pop	r29
     46c:	cf 91       	pop	r28
     46e:	08 95       	ret

00000470 <can_get_data>:
}

//------------------------------------------------------------------------------
//  @fn can_get_data
//!
//! This function copy the data from the selected MOb to the address
//! passed as parameter.
//!
//! @warning none.
//!
//! @param CAN message data address.
//!
//! @return none.
//------------------------------------------------------------------------------
void can_get_data(U8* p_can_message_data)
{
     470:	cf 93       	push	r28
     472:	df 93       	push	r29
     474:	cd b7       	in	r28, 0x3d	; 61
     476:	de b7       	in	r29, 0x3e	; 62
     478:	23 97       	sbiw	r28, 0x03	; 3
     47a:	0f b6       	in	r0, 0x3f	; 63
     47c:	f8 94       	cli
     47e:	de bf       	out	0x3e, r29	; 62
     480:	0f be       	out	0x3f, r0	; 63
     482:	cd bf       	out	0x3d, r28	; 61
     484:	9b 83       	std	Y+3, r25	; 0x03
     486:	8a 83       	std	Y+2, r24	; 0x02
    U8 data_index;

    for (data_index = 0; data_index < (Can_get_dlc()); data_index++)
     488:	19 82       	std	Y+1, r1	; 0x01
     48a:	0f c0       	rjmp	.+30     	; 0x4aa <can_get_data+0x3a>
    {
        *(p_can_message_data + data_index) = CANMSG;
     48c:	89 81       	ldd	r24, Y+1	; 0x01
     48e:	99 27       	eor	r25, r25
     490:	9c 01       	movw	r18, r24
     492:	8a 81       	ldd	r24, Y+2	; 0x02
     494:	9b 81       	ldd	r25, Y+3	; 0x03
     496:	d9 01       	movw	r26, r18
     498:	a8 0f       	add	r26, r24
     49a:	b9 1f       	adc	r27, r25
     49c:	ea ef       	ldi	r30, 0xFA	; 250
     49e:	f0 e0       	ldi	r31, 0x00	; 0
     4a0:	80 81       	ld	r24, Z
     4a2:	8c 93       	st	X, r24
     4a4:	89 81       	ldd	r24, Y+1	; 0x01
     4a6:	8f 5f       	subi	r24, 0xFF	; 255
     4a8:	89 83       	std	Y+1, r24	; 0x01
     4aa:	89 81       	ldd	r24, Y+1	; 0x01
     4ac:	28 2f       	mov	r18, r24
     4ae:	33 27       	eor	r19, r19
     4b0:	ef ee       	ldi	r30, 0xEF	; 239
     4b2:	f0 e0       	ldi	r31, 0x00	; 0
     4b4:	80 81       	ld	r24, Z
     4b6:	99 27       	eor	r25, r25
     4b8:	8f 70       	andi	r24, 0x0F	; 15
     4ba:	90 70       	andi	r25, 0x00	; 0
     4bc:	28 17       	cp	r18, r24
     4be:	39 07       	cpc	r19, r25
     4c0:	2c f3       	brlt	.-54     	; 0x48c <can_get_data+0x1c>
     4c2:	23 96       	adiw	r28, 0x03	; 3
     4c4:	0f b6       	in	r0, 0x3f	; 63
     4c6:	f8 94       	cli
     4c8:	de bf       	out	0x3e, r29	; 62
     4ca:	0f be       	out	0x3f, r0	; 63
     4cc:	cd bf       	out	0x3d, r28	; 61
     4ce:	df 91       	pop	r29
     4d0:	cf 91       	pop	r28
     4d2:	08 95       	ret

000004d4 <can_auto_baudrate>:
    }
}

//------------------------------------------------------------------------------
//  @fn can_auto_baudrate
//!
//! This function programs itself the CANBTx registers if there is some
//! communication (activity) on the CAN bus.
//!
//! @warning complex function not yet implemented
//!
//! @param  Evaluation needed
//!         ==0: start the evaluation from faster baudrate
//!         ==1: (re)start an evaluation with CANBTx registers contents
//!
//! @return Baudrate Status
//!         ==0: research of bit timing configuration failed
//!         ==1: baudrate performed
//------------------------------------------------------------------------------
U8 can_auto_baudrate (U8 mode)
{
     4d4:	cf 93       	push	r28
     4d6:	df 93       	push	r29
     4d8:	cd b7       	in	r28, 0x3d	; 61
     4da:	de b7       	in	r29, 0x3e	; 62
     4dc:	67 97       	sbiw	r28, 0x17	; 23
     4de:	0f b6       	in	r0, 0x3f	; 63
     4e0:	f8 94       	cli
     4e2:	de bf       	out	0x3e, r29	; 62
     4e4:	0f be       	out	0x3f, r0	; 63
     4e6:	cd bf       	out	0x3d, r28	; 61
     4e8:	8a 8b       	std	Y+18, r24	; 0x12
    U8  u8_temp0;                               //! Temporary variable
    U8  brp, prs, ntq, phs1, phs2;              //! Bit timing segment variables
    U8  phs1_inc;                               //! Computing needed
    U8  bt_not_found, wait_for_rx, evaluate;    //! Keys for "while()" loops
    U8  try_conf;                               //! Key for configurate CAN
    U8  ovrtim_flag=0;                          //! Timer overflow count
     4ea:	1e 82       	std	Y+6, r1	; 0x06
    U16 conf_index;                             //! Count of bit timing configuration tried
    U8  bt_performed;                           //! Return flag

    //! --- Default setting
    phs1_inc = evaluate = 0;
     4ec:	18 86       	std	Y+8, r1	; 0x08
     4ee:	88 85       	ldd	r24, Y+8	; 0x08
     4f0:	8b 87       	std	Y+11, r24	; 0x0b
    bt_performed = 0;
     4f2:	1b 82       	std	Y+3, r1	; 0x03
    conf_index = 0;
     4f4:	1d 82       	std	Y+5, r1	; 0x05
     4f6:	1c 82       	std	Y+4, r1	; 0x04
    bt_not_found = 1;
     4f8:	81 e0       	ldi	r24, 0x01	; 1
     4fa:	8a 87       	std	Y+10, r24	; 0x0a

    //! --- Init segment variables with MIN values if mode=0
    //!     or init segment variables with CANBTx if mode=1
    if (mode==0)
     4fc:	8a 89       	ldd	r24, Y+18	; 0x12
     4fe:	88 23       	and	r24, r24
     500:	a1 f4       	brne	.+40     	; 0x52a <can_auto_baudrate+0x56>
    {
        brp  = BRP_MIN;
     502:	81 e0       	ldi	r24, 0x01	; 1
     504:	88 8b       	std	Y+16, r24	; 0x10
        ntq  = NTQ_MIN;
     506:	88 e0       	ldi	r24, 0x08	; 8
     508:	8e 87       	std	Y+14, r24	; 0x0e
        phs1 = PHS1_MIN;
     50a:	82 e0       	ldi	r24, 0x02	; 2
     50c:	8d 87       	std	Y+13, r24	; 0x0d
        phs2 = PHS2_MIN;
     50e:	82 e0       	ldi	r24, 0x02	; 2
     510:	8c 87       	std	Y+12, r24	; 0x0c
        prs  = ntq - ( phs1 + phs2 + 1 );
     512:	9d 85       	ldd	r25, Y+13	; 0x0d
     514:	8c 85       	ldd	r24, Y+12	; 0x0c
     516:	98 0f       	add	r25, r24
     518:	8e 85       	ldd	r24, Y+14	; 0x0e
     51a:	89 1b       	sub	r24, r25
     51c:	81 50       	subi	r24, 0x01	; 1
     51e:	8f 87       	std	Y+15, r24	; 0x0f
        try_conf = 1;       //! Try this configuration
     520:	81 e0       	ldi	r24, 0x01	; 1
     522:	8f 83       	std	Y+7, r24	; 0x07
        wait_for_rx = 1;    //! Enable "while (wait_for_rx ..." loop
     524:	81 e0       	ldi	r24, 0x01	; 1
     526:	89 87       	std	Y+9, r24	; 0x09
     528:	99 c0       	rjmp	.+306    	; 0x65c <can_auto_baudrate+0x188>
    }
    else //! mode = 1
    {
        brp  = Max ((((CANBT1 &  BRP_MSK) >> 1) +1) , BRP_MIN );
     52a:	e2 ee       	ldi	r30, 0xE2	; 226
     52c:	f0 e0       	ldi	r31, 0x00	; 0
     52e:	80 81       	ld	r24, Z
     530:	99 27       	eor	r25, r25
     532:	8e 77       	andi	r24, 0x7E	; 126
     534:	90 70       	andi	r25, 0x00	; 0
     536:	95 95       	asr	r25
     538:	87 95       	ror	r24
     53a:	18 16       	cp	r1, r24
     53c:	19 06       	cpc	r1, r25
     53e:	64 f4       	brge	.+24     	; 0x558 <can_auto_baudrate+0x84>
     540:	e2 ee       	ldi	r30, 0xE2	; 226
     542:	f0 e0       	ldi	r31, 0x00	; 0
     544:	80 81       	ld	r24, Z
     546:	99 27       	eor	r25, r25
     548:	8e 77       	andi	r24, 0x7E	; 126
     54a:	90 70       	andi	r25, 0x00	; 0
     54c:	95 95       	asr	r25
     54e:	87 95       	ror	r24
     550:	98 2f       	mov	r25, r24
     552:	9f 5f       	subi	r25, 0xFF	; 255
     554:	9f 8b       	std	Y+23, r25	; 0x17
     556:	02 c0       	rjmp	.+4      	; 0x55c <can_auto_baudrate+0x88>
     558:	81 e0       	ldi	r24, 0x01	; 1
     55a:	8f 8b       	std	Y+23, r24	; 0x17
     55c:	9f 89       	ldd	r25, Y+23	; 0x17
     55e:	98 8b       	std	Y+16, r25	; 0x10
        prs  = Max ((((CANBT2 &  PRS_MSK) >> 1) +1) , PRS_MIN );
     560:	e3 ee       	ldi	r30, 0xE3	; 227
     562:	f0 e0       	ldi	r31, 0x00	; 0
     564:	80 81       	ld	r24, Z
     566:	99 27       	eor	r25, r25
     568:	8e 70       	andi	r24, 0x0E	; 14
     56a:	90 70       	andi	r25, 0x00	; 0
     56c:	95 95       	asr	r25
     56e:	87 95       	ror	r24
     570:	18 16       	cp	r1, r24
     572:	19 06       	cpc	r1, r25
     574:	64 f4       	brge	.+24     	; 0x58e <can_auto_baudrate+0xba>
     576:	e3 ee       	ldi	r30, 0xE3	; 227
     578:	f0 e0       	ldi	r31, 0x00	; 0
     57a:	80 81       	ld	r24, Z
     57c:	99 27       	eor	r25, r25
     57e:	8e 70       	andi	r24, 0x0E	; 14
     580:	90 70       	andi	r25, 0x00	; 0
     582:	95 95       	asr	r25
     584:	87 95       	ror	r24
     586:	98 2f       	mov	r25, r24
     588:	9f 5f       	subi	r25, 0xFF	; 255
     58a:	9e 8b       	std	Y+22, r25	; 0x16
     58c:	02 c0       	rjmp	.+4      	; 0x592 <can_auto_baudrate+0xbe>
     58e:	81 e0       	ldi	r24, 0x01	; 1
     590:	8e 8b       	std	Y+22, r24	; 0x16
     592:	9e 89       	ldd	r25, Y+22	; 0x16
     594:	9f 87       	std	Y+15, r25	; 0x0f
        phs1 = Max ((((CANBT3 & PHS1_MSK) >> 1) +1) , PHS1_MIN);
     596:	e4 ee       	ldi	r30, 0xE4	; 228
     598:	f0 e0       	ldi	r31, 0x00	; 0
     59a:	80 81       	ld	r24, Z
     59c:	99 27       	eor	r25, r25
     59e:	8e 70       	andi	r24, 0x0E	; 14
     5a0:	90 70       	andi	r25, 0x00	; 0
     5a2:	95 95       	asr	r25
     5a4:	87 95       	ror	r24
     5a6:	82 30       	cpi	r24, 0x02	; 2
     5a8:	91 05       	cpc	r25, r1
     5aa:	64 f0       	brlt	.+24     	; 0x5c4 <can_auto_baudrate+0xf0>
     5ac:	e4 ee       	ldi	r30, 0xE4	; 228
     5ae:	f0 e0       	ldi	r31, 0x00	; 0
     5b0:	80 81       	ld	r24, Z
     5b2:	99 27       	eor	r25, r25
     5b4:	8e 70       	andi	r24, 0x0E	; 14
     5b6:	90 70       	andi	r25, 0x00	; 0
     5b8:	95 95       	asr	r25
     5ba:	87 95       	ror	r24
     5bc:	98 2f       	mov	r25, r24
     5be:	9f 5f       	subi	r25, 0xFF	; 255
     5c0:	9d 8b       	std	Y+21, r25	; 0x15
     5c2:	02 c0       	rjmp	.+4      	; 0x5c8 <can_auto_baudrate+0xf4>
     5c4:	82 e0       	ldi	r24, 0x02	; 2
     5c6:	8d 8b       	std	Y+21, r24	; 0x15
     5c8:	9d 89       	ldd	r25, Y+21	; 0x15
     5ca:	9d 87       	std	Y+13, r25	; 0x0d
        phs2 = Max ((((CANBT3 & PHS2_MSK) >> 4) +1) , PHS2_MIN);
     5cc:	e4 ee       	ldi	r30, 0xE4	; 228
     5ce:	f0 e0       	ldi	r31, 0x00	; 0
     5d0:	80 81       	ld	r24, Z
     5d2:	99 27       	eor	r25, r25
     5d4:	80 77       	andi	r24, 0x70	; 112
     5d6:	90 70       	andi	r25, 0x00	; 0
     5d8:	95 95       	asr	r25
     5da:	87 95       	ror	r24
     5dc:	95 95       	asr	r25
     5de:	87 95       	ror	r24
     5e0:	95 95       	asr	r25
     5e2:	87 95       	ror	r24
     5e4:	95 95       	asr	r25
     5e6:	87 95       	ror	r24
     5e8:	82 30       	cpi	r24, 0x02	; 2
     5ea:	91 05       	cpc	r25, r1
     5ec:	94 f0       	brlt	.+36     	; 0x612 <can_auto_baudrate+0x13e>
     5ee:	e4 ee       	ldi	r30, 0xE4	; 228
     5f0:	f0 e0       	ldi	r31, 0x00	; 0
     5f2:	80 81       	ld	r24, Z
     5f4:	99 27       	eor	r25, r25
     5f6:	80 77       	andi	r24, 0x70	; 112
     5f8:	90 70       	andi	r25, 0x00	; 0
     5fa:	95 95       	asr	r25
     5fc:	87 95       	ror	r24
     5fe:	95 95       	asr	r25
     600:	87 95       	ror	r24
     602:	95 95       	asr	r25
     604:	87 95       	ror	r24
     606:	95 95       	asr	r25
     608:	87 95       	ror	r24
     60a:	98 2f       	mov	r25, r24
     60c:	9f 5f       	subi	r25, 0xFF	; 255
     60e:	9c 8b       	std	Y+20, r25	; 0x14
     610:	02 c0       	rjmp	.+4      	; 0x616 <can_auto_baudrate+0x142>
     612:	82 e0       	ldi	r24, 0x02	; 2
     614:	8c 8b       	std	Y+20, r24	; 0x14
     616:	9c 89       	ldd	r25, Y+20	; 0x14
     618:	9c 87       	std	Y+12, r25	; 0x0c
        ntq  = Max ((prs + phs1 + phs2 + 1) , NTQ_MIN);
     61a:	8f 85       	ldd	r24, Y+15	; 0x0f
     61c:	28 2f       	mov	r18, r24
     61e:	33 27       	eor	r19, r19
     620:	8d 85       	ldd	r24, Y+13	; 0x0d
     622:	99 27       	eor	r25, r25
     624:	28 0f       	add	r18, r24
     626:	39 1f       	adc	r19, r25
     628:	8c 85       	ldd	r24, Y+12	; 0x0c
     62a:	99 27       	eor	r25, r25
     62c:	82 0f       	add	r24, r18
     62e:	93 1f       	adc	r25, r19
     630:	88 30       	cpi	r24, 0x08	; 8
     632:	91 05       	cpc	r25, r1
     634:	4c f0       	brlt	.+18     	; 0x648 <can_auto_baudrate+0x174>
     636:	9f 85       	ldd	r25, Y+15	; 0x0f
     638:	8d 85       	ldd	r24, Y+13	; 0x0d
     63a:	98 0f       	add	r25, r24
     63c:	8c 85       	ldd	r24, Y+12	; 0x0c
     63e:	89 0f       	add	r24, r25
     640:	98 2f       	mov	r25, r24
     642:	9f 5f       	subi	r25, 0xFF	; 255
     644:	9b 8b       	std	Y+19, r25	; 0x13
     646:	02 c0       	rjmp	.+4      	; 0x64c <can_auto_baudrate+0x178>
     648:	88 e0       	ldi	r24, 0x08	; 8
     64a:	8b 8b       	std	Y+19, r24	; 0x13
     64c:	9b 89       	ldd	r25, Y+19	; 0x13
     64e:	9e 87       	std	Y+14, r25	; 0x0e
        phs1_inc = evaluate = 1;   //! To enter in "while (evaluate ..." loop
     650:	81 e0       	ldi	r24, 0x01	; 1
     652:	88 87       	std	Y+8, r24	; 0x08
     654:	88 85       	ldd	r24, Y+8	; 0x08
     656:	8b 87       	std	Y+11, r24	; 0x0b
        try_conf = 0;       //! Look for the next configuration
     658:	1f 82       	std	Y+7, r1	; 0x07
        wait_for_rx = 0;    //! Skip "while (wait_for_rx ..." loop
     65a:	19 86       	std	Y+9, r1	; 0x09
    }

    //! --- Clear all MOb's (CANMSG not cleared)
    for (u8_temp0 = 0; u8_temp0 < NB_MOB; u8_temp0++)
     65c:	19 8a       	std	Y+17, r1	; 0x11
     65e:	1b c0       	rjmp	.+54     	; 0x696 <can_auto_baudrate+0x1c2>
    {
        Can_set_mob(u8_temp0);  //! Page index
     660:	ed ee       	ldi	r30, 0xED	; 237
     662:	f0 e0       	ldi	r31, 0x00	; 0
     664:	89 89       	ldd	r24, Y+17	; 0x11
     666:	82 95       	swap	r24
     668:	80 7f       	andi	r24, 0xF0	; 240
     66a:	80 83       	st	Z, r24
        Can_clear_mob();        //! All MOb Registers = 0x00
     66c:	8e ee       	ldi	r24, 0xEE	; 238
     66e:	90 e0       	ldi	r25, 0x00	; 0
     670:	9a 83       	std	Y+2, r25	; 0x02
     672:	89 83       	std	Y+1, r24	; 0x01
     674:	08 c0       	rjmp	.+16     	; 0x686 <can_auto_baudrate+0x1b2>
     676:	e9 81       	ldd	r30, Y+1	; 0x01
     678:	fa 81       	ldd	r31, Y+2	; 0x02
     67a:	10 82       	st	Z, r1
     67c:	89 81       	ldd	r24, Y+1	; 0x01
     67e:	9a 81       	ldd	r25, Y+2	; 0x02
     680:	01 96       	adiw	r24, 0x01	; 1
     682:	9a 83       	std	Y+2, r25	; 0x02
     684:	89 83       	std	Y+1, r24	; 0x01
     686:	89 81       	ldd	r24, Y+1	; 0x01
     688:	9a 81       	ldd	r25, Y+2	; 0x02
     68a:	88 3f       	cpi	r24, 0xF8	; 248
     68c:	91 05       	cpc	r25, r1
     68e:	98 f3       	brcs	.-26     	; 0x676 <can_auto_baudrate+0x1a2>
     690:	89 89       	ldd	r24, Y+17	; 0x11
     692:	8f 5f       	subi	r24, 0xFF	; 255
     694:	89 8b       	std	Y+17, r24	; 0x11
     696:	89 89       	ldd	r24, Y+17	; 0x11
     698:	8f 30       	cpi	r24, 0x0F	; 15
     69a:	10 f3       	brcs	.-60     	; 0x660 <can_auto_baudrate+0x18c>
    }

    while (bt_not_found == 1)
     69c:	4d c1       	rjmp	.+666    	; 0x938 <can_auto_baudrate+0x464>
    {
        if (try_conf == 1)
     69e:	8f 81       	ldd	r24, Y+7	; 0x07
     6a0:	81 30       	cpi	r24, 0x01	; 1
     6a2:	09 f0       	breq	.+2      	; 0x6a6 <can_auto_baudrate+0x1d2>
     6a4:	b9 c0       	rjmp	.+370    	; 0x818 <can_auto_baudrate+0x344>
        {
            Can_reset();
     6a6:	e8 ed       	ldi	r30, 0xD8	; 216
     6a8:	f0 e0       	ldi	r31, 0x00	; 0
     6aa:	81 e0       	ldi	r24, 0x01	; 1
     6ac:	80 83       	st	Z, r24
            conf_index++;
     6ae:	8c 81       	ldd	r24, Y+4	; 0x04
     6b0:	9d 81       	ldd	r25, Y+5	; 0x05
     6b2:	01 96       	adiw	r24, 0x01	; 1
     6b4:	9d 83       	std	Y+5, r25	; 0x05
     6b6:	8c 83       	std	Y+4, r24	; 0x04
            ovrtim_flag=0;
     6b8:	1e 82       	std	Y+6, r1	; 0x06

            //! --- CANBTx registers update (sjw = phs2/2, 3 sample points)
            CANBT1 = ((brp-1) << BRP);
     6ba:	e2 ee       	ldi	r30, 0xE2	; 226
     6bc:	f0 e0       	ldi	r31, 0x00	; 0
     6be:	88 89       	ldd	r24, Y+16	; 0x10
     6c0:	81 50       	subi	r24, 0x01	; 1
     6c2:	88 0f       	add	r24, r24
     6c4:	80 83       	st	Z, r24
            CANBT2 = (((phs2 >> 1)-1) << SJW) |((prs-1) << PRS);
     6c6:	e3 ee       	ldi	r30, 0xE3	; 227
     6c8:	f0 e0       	ldi	r31, 0x00	; 0
     6ca:	8c 85       	ldd	r24, Y+12	; 0x0c
     6cc:	86 95       	lsr	r24
     6ce:	99 27       	eor	r25, r25
     6d0:	01 97       	sbiw	r24, 0x01	; 1
     6d2:	88 0f       	add	r24, r24
     6d4:	99 1f       	adc	r25, r25
     6d6:	82 95       	swap	r24
     6d8:	92 95       	swap	r25
     6da:	90 7f       	andi	r25, 0xF0	; 240
     6dc:	98 27       	eor	r25, r24
     6de:	80 7f       	andi	r24, 0xF0	; 240
     6e0:	98 27       	eor	r25, r24
     6e2:	28 2f       	mov	r18, r24
     6e4:	8f 85       	ldd	r24, Y+15	; 0x0f
     6e6:	99 27       	eor	r25, r25
     6e8:	01 97       	sbiw	r24, 0x01	; 1
     6ea:	88 0f       	add	r24, r24
     6ec:	99 1f       	adc	r25, r25
     6ee:	82 2b       	or	r24, r18
     6f0:	80 83       	st	Z, r24
            CANBT3 = (((phs2-1) << PHS2) | ((phs1-1) << PHS1) | (1<<SMP));
     6f2:	e4 ee       	ldi	r30, 0xE4	; 228
     6f4:	f0 e0       	ldi	r31, 0x00	; 0
     6f6:	8c 85       	ldd	r24, Y+12	; 0x0c
     6f8:	99 27       	eor	r25, r25
     6fa:	01 97       	sbiw	r24, 0x01	; 1
     6fc:	82 95       	swap	r24
     6fe:	92 95       	swap	r25
     700:	90 7f       	andi	r25, 0xF0	; 240
     702:	98 27       	eor	r25, r24
     704:	80 7f       	andi	r24, 0xF0	; 240
     706:	98 27       	eor	r25, r24
     708:	28 2f       	mov	r18, r24
     70a:	8d 85       	ldd	r24, Y+13	; 0x0d
     70c:	99 27       	eor	r25, r25
     70e:	01 97       	sbiw	r24, 0x01	; 1
     710:	88 0f       	add	r24, r24
     712:	99 1f       	adc	r25, r25
     714:	82 2b       	or	r24, r18
     716:	81 60       	ori	r24, 0x01	; 1
     718:	80 83       	st	Z, r24

            //! --- Set CAN-Timer - Used for time-out
            //!     There are 641 (0x281) possible evaluations. The first one provides the faster
            //!         the faster bit timing, the last one gives the slower. It is necessary to
            //!         modulate the time-out versus bit timing (0x281>>3=0x50, matching an U8).
            CANTCON = (U8)(conf_index >> 3);
     71a:	e5 ee       	ldi	r30, 0xE5	; 229
     71c:	f0 e0       	ldi	r31, 0x00	; 0
     71e:	8c 81       	ldd	r24, Y+4	; 0x04
     720:	9d 81       	ldd	r25, Y+5	; 0x05
     722:	96 95       	lsr	r25
     724:	87 95       	ror	r24
     726:	96 95       	lsr	r25
     728:	87 95       	ror	r24
     72a:	96 95       	lsr	r25
     72c:	87 95       	ror	r24
     72e:	80 83       	st	Z, r24

            //! --- MOb configuration
            Can_set_mob(MOB_0);                 //! Use MOb-0
     730:	ed ee       	ldi	r30, 0xED	; 237
     732:	f0 e0       	ldi	r31, 0x00	; 0
     734:	10 82       	st	Z, r1
            CANSTMOB = 0;                       //! Reset MOb status (undone by "Can_reset()")
     736:	ee ee       	ldi	r30, 0xEE	; 238
     738:	f0 e0       	ldi	r31, 0x00	; 0
     73a:	10 82       	st	Z, r1
            CANCDMOB = (MOB_Rx_ENA  << CONMOB); //! MOb 0 in receive mode
     73c:	ef ee       	ldi	r30, 0xEF	; 239
     73e:	f0 e0       	ldi	r31, 0x00	; 0
     740:	80 e8       	ldi	r24, 0x80	; 128
     742:	80 83       	st	Z, r24

            //! CAN controller configuration
            CANGCON = (1<<LISTEN) | (1<<ENASTB);//! Enable CAN controller in "listen" mode
     744:	e8 ed       	ldi	r30, 0xD8	; 216
     746:	f0 e0       	ldi	r31, 0x00	; 0
     748:	8a e0       	ldi	r24, 0x0A	; 10
     74a:	80 83       	st	Z, r24
            while ((CANGSTA & (1<<ENFG)) == 0); //! Wait for Enable OK
     74c:	e9 ed       	ldi	r30, 0xD9	; 217
     74e:	f0 e0       	ldi	r31, 0x00	; 0
     750:	80 81       	ld	r24, Z
     752:	99 27       	eor	r25, r25
     754:	84 70       	andi	r24, 0x04	; 4
     756:	90 70       	andi	r25, 0x00	; 0
     758:	00 97       	sbiw	r24, 0x00	; 0
     75a:	c1 f3       	breq	.-16     	; 0x74c <can_auto_baudrate+0x278>
            CANGIT = 0xFF;                      //! Reset General errors and OVRTIM flag
     75c:	ea ed       	ldi	r30, 0xDA	; 218
     75e:	f0 e0       	ldi	r31, 0x00	; 0
     760:	8f ef       	ldi	r24, 0xFF	; 255
     762:	80 83       	st	Z, r24
        }

        //! --- WAIT_FOR_RX LOOP:
        //!     ================
        //!     Try to perform a CAN message reception in "LISTEN" mode without error and
        //!     before a time_out done by CAN-Timer.
        //!     Else gives the hand to "EVALUATE LOOP" to have a new set of bit timing.
        while (wait_for_rx == 1)
     764:	59 c0       	rjmp	.+178    	; 0x818 <can_auto_baudrate+0x344>
        {
            u8_temp0 = CANSTMOB;
     766:	ee ee       	ldi	r30, 0xEE	; 238
     768:	f0 e0       	ldi	r31, 0x00	; 0
     76a:	80 81       	ld	r24, Z
     76c:	89 8b       	std	Y+17, r24	; 0x11
            //! --- RxOK received ?
            if ((u8_temp0 & (1<<RXOK)) != 0)
     76e:	89 89       	ldd	r24, Y+17	; 0x11
     770:	99 27       	eor	r25, r25
     772:	80 72       	andi	r24, 0x20	; 32
     774:	90 70       	andi	r25, 0x00	; 0
     776:	00 97       	sbiw	r24, 0x00	; 0
     778:	c9 f0       	breq	.+50     	; 0x7ac <can_auto_baudrate+0x2d8>
            {   //! --- It is the successful output of "can_auto_baudrate" function
                wait_for_rx = 0;    //! Out of "while (wait_for_rx ..." loop
     77a:	19 86       	std	Y+9, r1	; 0x09
                evaluate = 0;       //! Will skip "while (evaluate ..." loop
     77c:	18 86       	std	Y+8, r1	; 0x08
                bt_not_found = 0;   //! Out of "while (bt_not_found ..." loop
     77e:	1a 86       	std	Y+10, r1	; 0x0a
                bt_performed = 1;   //! Return flag = TRUE
     780:	81 e0       	ldi	r24, 0x01	; 1
     782:	8b 83       	std	Y+3, r24	; 0x03
                DISABLE_MOB;        //! Disable MOb-0
     784:	af ee       	ldi	r26, 0xEF	; 239
     786:	b0 e0       	ldi	r27, 0x00	; 0
     788:	ef ee       	ldi	r30, 0xEF	; 239
     78a:	f0 e0       	ldi	r31, 0x00	; 0
     78c:	90 81       	ld	r25, Z
     78e:	8f e3       	ldi	r24, 0x3F	; 63
     790:	89 23       	and	r24, r25
     792:	8c 93       	st	X, r24
                CANGCON = 0x00;     //! Disable CAN controller & reset "listen" mode
     794:	e8 ed       	ldi	r30, 0xD8	; 216
     796:	f0 e0       	ldi	r31, 0x00	; 0
     798:	10 82       	st	Z, r1
                while ((CANGSTA & (1<<ENFG)) != 0); //! Wait for Disable OK
     79a:	e9 ed       	ldi	r30, 0xD9	; 217
     79c:	f0 e0       	ldi	r31, 0x00	; 0
     79e:	80 81       	ld	r24, Z
     7a0:	99 27       	eor	r25, r25
     7a2:	84 70       	andi	r24, 0x04	; 4
     7a4:	90 70       	andi	r25, 0x00	; 0
     7a6:	00 97       	sbiw	r24, 0x00	; 0
     7a8:	c1 f7       	brne	.-16     	; 0x79a <can_auto_baudrate+0x2c6>
     7aa:	36 c0       	rjmp	.+108    	; 0x818 <can_auto_baudrate+0x344>
            }
             //! --- Else stop if any errors
             else
            {
                //! --- MOb error ?
                if ((u8_temp0 & ((1<<BERR)|(1<<SERR)|(1<<CERR)|(1<<FERR)|(1<<AERR))) !=0)
     7ac:	89 89       	ldd	r24, Y+17	; 0x11
     7ae:	99 27       	eor	r25, r25
     7b0:	8f 71       	andi	r24, 0x1F	; 31
     7b2:	90 70       	andi	r25, 0x00	; 0
     7b4:	00 97       	sbiw	r24, 0x00	; 0
     7b6:	19 f0       	breq	.+6      	; 0x7be <can_auto_baudrate+0x2ea>
                {
                    evaluate = 1;       //! Will enter in "while (evaluate ..." loop
     7b8:	81 e0       	ldi	r24, 0x01	; 1
     7ba:	88 87       	std	Y+8, r24	; 0x08
                    wait_for_rx = 0;    //! Out of "while (wait_for_rx ..." loop
     7bc:	19 86       	std	Y+9, r1	; 0x09
                }

                u8_temp0 = CANGIT;
     7be:	ea ed       	ldi	r30, 0xDA	; 218
     7c0:	f0 e0       	ldi	r31, 0x00	; 0
     7c2:	80 81       	ld	r24, Z
     7c4:	89 8b       	std	Y+17, r24	; 0x11

                //! --- Time_out reached ?
                if ((u8_temp0 & (1<<OVRTIM)) !=0 )
     7c6:	89 89       	ldd	r24, Y+17	; 0x11
     7c8:	99 27       	eor	r25, r25
     7ca:	80 72       	andi	r24, 0x20	; 32
     7cc:	90 70       	andi	r25, 0x00	; 0
     7ce:	00 97       	sbiw	r24, 0x00	; 0
     7d0:	c1 f0       	breq	.+48     	; 0x802 <can_auto_baudrate+0x32e>
                {
                    if (ovrtim_flag==0)
     7d2:	8e 81       	ldd	r24, Y+6	; 0x06
     7d4:	88 23       	and	r24, r24
     7d6:	59 f4       	brne	.+22     	; 0x7ee <can_auto_baudrate+0x31a>
                    {
                        //! --- First Time_out
                        CANGIT |= (1<<OVRTIM);  // Reset OVRTIM
     7d8:	aa ed       	ldi	r26, 0xDA	; 218
     7da:	b0 e0       	ldi	r27, 0x00	; 0
     7dc:	ea ed       	ldi	r30, 0xDA	; 218
     7de:	f0 e0       	ldi	r31, 0x00	; 0
     7e0:	80 81       	ld	r24, Z
     7e2:	80 62       	ori	r24, 0x20	; 32
     7e4:	8c 93       	st	X, r24
                        ovrtim_flag++;
     7e6:	8e 81       	ldd	r24, Y+6	; 0x06
     7e8:	8f 5f       	subi	r24, 0xFF	; 255
     7ea:	8e 83       	std	Y+6, r24	; 0x06
     7ec:	0a c0       	rjmp	.+20     	; 0x802 <can_auto_baudrate+0x32e>
                    }
                    else
                    {
                        //! --- Second Time_out
                        CANGIT |= (1<<OVRTIM);  // Reset OVRTIM
     7ee:	aa ed       	ldi	r26, 0xDA	; 218
     7f0:	b0 e0       	ldi	r27, 0x00	; 0
     7f2:	ea ed       	ldi	r30, 0xDA	; 218
     7f4:	f0 e0       	ldi	r31, 0x00	; 0
     7f6:	80 81       	ld	r24, Z
     7f8:	80 62       	ori	r24, 0x20	; 32
     7fa:	8c 93       	st	X, r24
                        evaluate = 1;           //! Will enter in "while (evaluate ..." loop
     7fc:	81 e0       	ldi	r24, 0x01	; 1
     7fe:	88 87       	std	Y+8, r24	; 0x08
                        wait_for_rx = 0;        //! Out of "while (wait_for_rx ..." loop
     800:	19 86       	std	Y+9, r1	; 0x09
                    }
                }

                //! --- General error ?
                if ((u8_temp0 & ((1<<SERG)|(1<<CERG)|(1<<FERG)|(1<<AERG))) !=0)
     802:	89 89       	ldd	r24, Y+17	; 0x11
     804:	99 27       	eor	r25, r25
     806:	8f 70       	andi	r24, 0x0F	; 15
     808:	90 70       	andi	r25, 0x00	; 0
     80a:	00 97       	sbiw	r24, 0x00	; 0
     80c:	29 f0       	breq	.+10     	; 0x818 <can_auto_baudrate+0x344>
                {
                    evaluate = 1;       //! Will enter in "while (evaluate ..." loop
     80e:	81 e0       	ldi	r24, 0x01	; 1
     810:	88 87       	std	Y+8, r24	; 0x08
                    wait_for_rx = 0;    //! Out of "while (wait_for_rx ..." loop
     812:	19 86       	std	Y+9, r1	; 0x09
                    try_conf = 1;       //! Try this configuration
     814:	81 e0       	ldi	r24, 0x01	; 1
     816:	8f 83       	std	Y+7, r24	; 0x07
     818:	89 85       	ldd	r24, Y+9	; 0x09
     81a:	81 30       	cpi	r24, 0x01	; 1
     81c:	09 f4       	brne	.+2      	; 0x820 <can_auto_baudrate+0x34c>
     81e:	a3 cf       	rjmp	.-186    	; 0x766 <can_auto_baudrate+0x292>
                }
            }
        } // while (wait_for_rx ...

        //! --- EVALUATE LOOP:
        //!     =============
        //!     Compute a new bit timing configuration. First, Phase 1 is increased,
        //!     then Phase2=Phase1 and if Phase1>5, Phase1 can be equal to Phase2 or
        //!     Phase2+1. After this, the number of TQ is increased up to its high
        //!     limit and after it is the Prescaler. During the computing high (80%)
        //!     and low (75%) limits of sampling point location are tested. SJW and
        //!     the number of sampling points are not calculated in this loop.
        while (evaluate == 1)
     820:	87 c0       	rjmp	.+270    	; 0x930 <can_auto_baudrate+0x45c>
        {
            if (phs1_inc != 0) phs1++;
     822:	8b 85       	ldd	r24, Y+11	; 0x0b
     824:	88 23       	and	r24, r24
     826:	19 f0       	breq	.+6      	; 0x82e <can_auto_baudrate+0x35a>
     828:	8d 85       	ldd	r24, Y+13	; 0x0d
     82a:	8f 5f       	subi	r24, 0xFF	; 255
     82c:	8d 87       	std	Y+13, r24	; 0x0d
            phs1_inc = 1;
     82e:	81 e0       	ldi	r24, 0x01	; 1
     830:	8b 87       	std	Y+11, r24	; 0x0b

            // --- The following test takes into account the previous incrementation of phs1
            if ((phs1 > PHS1_MAX) && (phs2 >= PHS2_MAX))
     832:	8d 85       	ldd	r24, Y+13	; 0x0d
     834:	89 30       	cpi	r24, 0x09	; 9
     836:	78 f1       	brcs	.+94     	; 0x896 <can_auto_baudrate+0x3c2>
     838:	8c 85       	ldd	r24, Y+12	; 0x0c
     83a:	88 30       	cpi	r24, 0x08	; 8
     83c:	60 f1       	brcs	.+88     	; 0x896 <can_auto_baudrate+0x3c2>
            {
                phs1 = PHS1_MIN;
     83e:	82 e0       	ldi	r24, 0x02	; 2
     840:	8d 87       	std	Y+13, r24	; 0x0d
                phs2 = PHS2_MIN;
     842:	82 e0       	ldi	r24, 0x02	; 2
     844:	8c 87       	std	Y+12, r24	; 0x0c
                phs1_inc = 0;
     846:	1b 86       	std	Y+11, r1	; 0x0b
                if (ntq != NTQ_MAX) ntq++;
     848:	8e 85       	ldd	r24, Y+14	; 0x0e
     84a:	89 31       	cpi	r24, 0x19	; 25
     84c:	21 f0       	breq	.+8      	; 0x856 <can_auto_baudrate+0x382>
     84e:	8e 85       	ldd	r24, Y+14	; 0x0e
     850:	8f 5f       	subi	r24, 0xFF	; 255
     852:	8e 87       	std	Y+14, r24	; 0x0e
     854:	6d c0       	rjmp	.+218    	; 0x930 <can_auto_baudrate+0x45c>
                else
                {
                    ntq = NTQ_MIN;
     856:	88 e0       	ldi	r24, 0x08	; 8
     858:	8e 87       	std	Y+14, r24	; 0x0e
                    if (brp != BRP_MAX) brp++;
     85a:	88 89       	ldd	r24, Y+16	; 0x10
     85c:	80 34       	cpi	r24, 0x40	; 64
     85e:	21 f0       	breq	.+8      	; 0x868 <can_auto_baudrate+0x394>
     860:	88 89       	ldd	r24, Y+16	; 0x10
     862:	8f 5f       	subi	r24, 0xFF	; 255
     864:	88 8b       	std	Y+16, r24	; 0x10
     866:	64 c0       	rjmp	.+200    	; 0x930 <can_auto_baudrate+0x45c>
                    else
                    {
                        //! --- It is the failing of "can_auto_baudrate" function
                        evaluate = 0;       //! Out of "while (evaluate ..." loop
     868:	18 86       	std	Y+8, r1	; 0x08
                        bt_performed = 0;   //! Return flag = FALSE
     86a:	1b 82       	std	Y+3, r1	; 0x03
                        bt_not_found = 0;   //! Out of "while (bt_not_found ..." loop
     86c:	1a 86       	std	Y+10, r1	; 0x0a
                        DISABLE_MOB;        //! Disable MOb-0
     86e:	af ee       	ldi	r26, 0xEF	; 239
     870:	b0 e0       	ldi	r27, 0x00	; 0
     872:	ef ee       	ldi	r30, 0xEF	; 239
     874:	f0 e0       	ldi	r31, 0x00	; 0
     876:	90 81       	ld	r25, Z
     878:	8f e3       	ldi	r24, 0x3F	; 63
     87a:	89 23       	and	r24, r25
     87c:	8c 93       	st	X, r24
                        CANGCON = 0x00;     //! Disable CAN controller & reset "listen" mode
     87e:	e8 ed       	ldi	r30, 0xD8	; 216
     880:	f0 e0       	ldi	r31, 0x00	; 0
     882:	10 82       	st	Z, r1
                        while ((CANGSTA & (1<<ENFG)) != 0); //! Wait for Disable OK
     884:	e9 ed       	ldi	r30, 0xD9	; 217
     886:	f0 e0       	ldi	r31, 0x00	; 0
     888:	80 81       	ld	r24, Z
     88a:	99 27       	eor	r25, r25
     88c:	84 70       	andi	r24, 0x04	; 4
     88e:	90 70       	andi	r25, 0x00	; 0
     890:	00 97       	sbiw	r24, 0x00	; 0
     892:	c1 f7       	brne	.-16     	; 0x884 <can_auto_baudrate+0x3b0>
     894:	4d c0       	rjmp	.+154    	; 0x930 <can_auto_baudrate+0x45c>
                    }
                }
            }
            else    // if (phs1 > PHS1_MAX ...
            {
                //! --- If psh1 > 5 then phs1 =phs2 or =phs2+1, else phs1=phs2
                if (phs1>5)
     896:	8d 85       	ldd	r24, Y+13	; 0x0d
     898:	86 30       	cpi	r24, 0x06	; 6
     89a:	78 f0       	brcs	.+30     	; 0x8ba <can_auto_baudrate+0x3e6>
                {
                    if (phs1>(phs2+1)) phs1=(++phs2);
     89c:	8d 85       	ldd	r24, Y+13	; 0x0d
     89e:	28 2f       	mov	r18, r24
     8a0:	33 27       	eor	r19, r19
     8a2:	8c 85       	ldd	r24, Y+12	; 0x0c
     8a4:	99 27       	eor	r25, r25
     8a6:	01 96       	adiw	r24, 0x01	; 1
     8a8:	82 17       	cp	r24, r18
     8aa:	93 07       	cpc	r25, r19
     8ac:	44 f4       	brge	.+16     	; 0x8be <can_auto_baudrate+0x3ea>
     8ae:	8c 85       	ldd	r24, Y+12	; 0x0c
     8b0:	8f 5f       	subi	r24, 0xFF	; 255
     8b2:	8c 87       	std	Y+12, r24	; 0x0c
     8b4:	8c 85       	ldd	r24, Y+12	; 0x0c
     8b6:	8d 87       	std	Y+13, r24	; 0x0d
     8b8:	02 c0       	rjmp	.+4      	; 0x8be <can_auto_baudrate+0x3ea>
                }
                else
                {
                phs2=phs1;
     8ba:	8d 85       	ldd	r24, Y+13	; 0x0d
     8bc:	8c 87       	std	Y+12, r24	; 0x0c
                }
                prs = ntq - ( phs1 + phs2 + 1 );
     8be:	9d 85       	ldd	r25, Y+13	; 0x0d
     8c0:	8c 85       	ldd	r24, Y+12	; 0x0c
     8c2:	98 0f       	add	r25, r24
     8c4:	8e 85       	ldd	r24, Y+14	; 0x0e
     8c6:	89 1b       	sub	r24, r25
     8c8:	81 50       	subi	r24, 0x01	; 1
     8ca:	8f 87       	std	Y+15, r24	; 0x0f

                //! --- Test PRS limits
                if ((prs <= PRS_MAX) && (prs >= PRS_MIN))
     8cc:	8f 85       	ldd	r24, Y+15	; 0x0f
     8ce:	89 30       	cpi	r24, 0x09	; 9
     8d0:	78 f5       	brcc	.+94     	; 0x930 <can_auto_baudrate+0x45c>
     8d2:	8f 85       	ldd	r24, Y+15	; 0x0f
     8d4:	88 23       	and	r24, r24
     8d6:	61 f1       	breq	.+88     	; 0x930 <can_auto_baudrate+0x45c>
                {
                    //! --- Values  accepted if  80% >= sampling point >= 75%
                    if (((phs2<<2) >= (1+prs+phs1)) && ((phs2+phs2+phs2) <= (1+prs+phs1)))
     8d8:	8c 85       	ldd	r24, Y+12	; 0x0c
     8da:	99 27       	eor	r25, r25
     8dc:	ac 01       	movw	r20, r24
     8de:	44 0f       	add	r20, r20
     8e0:	55 1f       	adc	r21, r21
     8e2:	44 0f       	add	r20, r20
     8e4:	55 1f       	adc	r21, r21
     8e6:	8f 85       	ldd	r24, Y+15	; 0x0f
     8e8:	28 2f       	mov	r18, r24
     8ea:	33 27       	eor	r19, r19
     8ec:	8d 85       	ldd	r24, Y+13	; 0x0d
     8ee:	99 27       	eor	r25, r25
     8f0:	82 0f       	add	r24, r18
     8f2:	93 1f       	adc	r25, r19
     8f4:	01 96       	adiw	r24, 0x01	; 1
     8f6:	48 17       	cp	r20, r24
     8f8:	59 07       	cpc	r21, r25
     8fa:	d4 f0       	brlt	.+52     	; 0x930 <can_auto_baudrate+0x45c>
     8fc:	8c 85       	ldd	r24, Y+12	; 0x0c
     8fe:	28 2f       	mov	r18, r24
     900:	33 27       	eor	r19, r19
     902:	8c 85       	ldd	r24, Y+12	; 0x0c
     904:	99 27       	eor	r25, r25
     906:	28 0f       	add	r18, r24
     908:	39 1f       	adc	r19, r25
     90a:	8c 85       	ldd	r24, Y+12	; 0x0c
     90c:	99 27       	eor	r25, r25
     90e:	a9 01       	movw	r20, r18
     910:	48 0f       	add	r20, r24
     912:	59 1f       	adc	r21, r25
     914:	8f 85       	ldd	r24, Y+15	; 0x0f
     916:	28 2f       	mov	r18, r24
     918:	33 27       	eor	r19, r19
     91a:	8d 85       	ldd	r24, Y+13	; 0x0d
     91c:	99 27       	eor	r25, r25
     91e:	82 0f       	add	r24, r18
     920:	93 1f       	adc	r25, r19
     922:	01 96       	adiw	r24, 0x01	; 1
     924:	84 17       	cp	r24, r20
     926:	95 07       	cpc	r25, r21
     928:	1c f0       	brlt	.+6      	; 0x930 <can_auto_baudrate+0x45c>
                    {
                        evaluate = 0;     //! Out of "while (evaluate ..." loop &
     92a:	18 86       	std	Y+8, r1	; 0x08
                        wait_for_rx = 1;  //!    new "while (bt_not_found ..." loop
     92c:	81 e0       	ldi	r24, 0x01	; 1
     92e:	89 87       	std	Y+9, r24	; 0x09
     930:	88 85       	ldd	r24, Y+8	; 0x08
     932:	81 30       	cpi	r24, 0x01	; 1
     934:	09 f4       	brne	.+2      	; 0x938 <can_auto_baudrate+0x464>
     936:	75 cf       	rjmp	.-278    	; 0x822 <can_auto_baudrate+0x34e>
     938:	8a 85       	ldd	r24, Y+10	; 0x0a
     93a:	81 30       	cpi	r24, 0x01	; 1
     93c:	09 f4       	brne	.+2      	; 0x940 <can_auto_baudrate+0x46c>
     93e:	af ce       	rjmp	.-674    	; 0x69e <can_auto_baudrate+0x1ca>
                    }
                }
            }
        } // while (evaluate ...
    } // while (bt_not_found ...

    return (bt_performed);
     940:	8b 81       	ldd	r24, Y+3	; 0x03
     942:	99 27       	eor	r25, r25
     944:	67 96       	adiw	r28, 0x17	; 23
     946:	0f b6       	in	r0, 0x3f	; 63
     948:	f8 94       	cli
     94a:	de bf       	out	0x3e, r29	; 62
     94c:	0f be       	out	0x3f, r0	; 63
     94e:	cd bf       	out	0x3d, r28	; 61
     950:	df 91       	pop	r29
     952:	cf 91       	pop	r28
     954:	08 95       	ret

00000956 <can_fixed_baudrate>:
}

//------------------------------------------------------------------------------
//  @fn can_fixed_baudrate
//!
//! This function programs the CANBTx registers with the predefined values
//! CONF_CANBT1, CONF_CANBT2, CONF_CANBT3.
//!
//! @warning
//!
//! @param (unused!)
//!
//! @return Baudrate Status
//!         fixed = 1: baudrate performed
//------------------------------------------------------------------------------
U8 can_fixed_baudrate(U8 mode)
{
     956:	cf 93       	push	r28
     958:	df 93       	push	r29
     95a:	cd b7       	in	r28, 0x3d	; 61
     95c:	de b7       	in	r29, 0x3e	; 62
     95e:	21 97       	sbiw	r28, 0x01	; 1
     960:	0f b6       	in	r0, 0x3f	; 63
     962:	f8 94       	cli
     964:	de bf       	out	0x3e, r29	; 62
     966:	0f be       	out	0x3f, r0	; 63
     968:	cd bf       	out	0x3d, r28	; 61
     96a:	89 83       	std	Y+1, r24	; 0x01
    Can_reset();
     96c:	e8 ed       	ldi	r30, 0xD8	; 216
     96e:	f0 e0       	ldi	r31, 0x00	; 0
     970:	81 e0       	ldi	r24, 0x01	; 1
     972:	80 83       	st	Z, r24
    Can_conf_bt();
     974:	e2 ee       	ldi	r30, 0xE2	; 226
     976:	f0 e0       	ldi	r31, 0x00	; 0
     978:	82 e0       	ldi	r24, 0x02	; 2
     97a:	80 83       	st	Z, r24
     97c:	e3 ee       	ldi	r30, 0xE3	; 227
     97e:	f0 e0       	ldi	r31, 0x00	; 0
     980:	84 e0       	ldi	r24, 0x04	; 4
     982:	80 83       	st	Z, r24
     984:	e4 ee       	ldi	r30, 0xE4	; 228
     986:	f0 e0       	ldi	r31, 0x00	; 0
     988:	83 e1       	ldi	r24, 0x13	; 19
     98a:	80 83       	st	Z, r24
    return 1;
     98c:	81 e0       	ldi	r24, 0x01	; 1
     98e:	90 e0       	ldi	r25, 0x00	; 0
     990:	21 96       	adiw	r28, 0x01	; 1
     992:	0f b6       	in	r0, 0x3f	; 63
     994:	f8 94       	cli
     996:	de bf       	out	0x3e, r29	; 62
     998:	0f be       	out	0x3f, r0	; 63
     99a:	cd bf       	out	0x3d, r28	; 61
     99c:	df 91       	pop	r29
     99e:	cf 91       	pop	r28
     9a0:	08 95       	ret

000009a2 <can_init>:
//!         ==1: baudrate performed 
//!
//------------------------------------------------------------------------------
U8 can_init(U8 mode)
{
     9a2:	cf 93       	push	r28
     9a4:	df 93       	push	r29
     9a6:	cd b7       	in	r28, 0x3d	; 61
     9a8:	de b7       	in	r29, 0x3e	; 62
     9aa:	23 97       	sbiw	r28, 0x03	; 3
     9ac:	0f b6       	in	r0, 0x3f	; 63
     9ae:	f8 94       	cli
     9b0:	de bf       	out	0x3e, r29	; 62
     9b2:	0f be       	out	0x3f, r0	; 63
     9b4:	cd bf       	out	0x3d, r28	; 61
     9b6:	89 83       	std	Y+1, r24	; 0x01
    if ((Can_bit_timing(mode))==0) return (0);  // c.f. macro in "can_drv.h"
     9b8:	89 81       	ldd	r24, Y+1	; 0x01
     9ba:	0e 94 ab 04 	call	0x956	; 0x956 <can_fixed_baudrate>
     9be:	88 23       	and	r24, r24
     9c0:	19 f4       	brne	.+6      	; 0x9c8 <can_init+0x26>
     9c2:	1b 82       	std	Y+3, r1	; 0x03
     9c4:	1a 82       	std	Y+2, r1	; 0x02
     9c6:	0d c0       	rjmp	.+26     	; 0x9e2 <can_init+0x40>
    can_clear_all_mob();                        // c.f. function in "can_drv.c"
     9c8:	0e 94 7d 01 	call	0x2fa	; 0x2fa <can_clear_all_mob>
    Can_enable();                               // c.f. macro in "can_drv.h" 
     9cc:	a8 ed       	ldi	r26, 0xD8	; 216
     9ce:	b0 e0       	ldi	r27, 0x00	; 0
     9d0:	e8 ed       	ldi	r30, 0xD8	; 216
     9d2:	f0 e0       	ldi	r31, 0x00	; 0
     9d4:	80 81       	ld	r24, Z
     9d6:	82 60       	ori	r24, 0x02	; 2
     9d8:	8c 93       	st	X, r24
    return (1);
     9da:	81 e0       	ldi	r24, 0x01	; 1
     9dc:	90 e0       	ldi	r25, 0x00	; 0
     9de:	9b 83       	std	Y+3, r25	; 0x03
     9e0:	8a 83       	std	Y+2, r24	; 0x02
     9e2:	8a 81       	ldd	r24, Y+2	; 0x02
     9e4:	9b 81       	ldd	r25, Y+3	; 0x03
     9e6:	23 96       	adiw	r28, 0x03	; 3
     9e8:	0f b6       	in	r0, 0x3f	; 63
     9ea:	f8 94       	cli
     9ec:	de bf       	out	0x3e, r29	; 62
     9ee:	0f be       	out	0x3f, r0	; 63
     9f0:	cd bf       	out	0x3d, r28	; 61
     9f2:	df 91       	pop	r29
     9f4:	cf 91       	pop	r28
     9f6:	08 95       	ret

000009f8 <can_cmd>:
}

//------------------------------------------------------------------------------
//  @fn can_cmd
//!
//! This function takes a CAN descriptor, analyses the action to do:
//! transmit, receive or abort.
//! This function returns a status (CAN_CMD_ACCEPTED or CAN_CMD_REFUSED) if
//! a MOb for Rx or Tx has been found. If no MOB has been found, the
//! application must be retry at a later date.
//! This function also updates the CAN descriptor status (MOB_PENDING or
//! MOB_NOT_REACHED) if a MOb for Rx or Tx has been found. If aborting
//! is performed, the CAN descriptor status will be set to STATUS_CLEARED.
//!
//! @param  st_cmd_t* - Can_descriptor pointer on CAN descriptor structure
//!         to select the action to do.
//!
//! @return CAN_CMD_ACCEPTED - command is accepted
//!         CAN_CMD_REFUSED  - command is refused
//!
//------------------------------------------------------------------------------
U8 can_cmd(st_cmd_t* cmd)
{
     9f8:	cf 93       	push	r28
     9fa:	df 93       	push	r29
     9fc:	cd b7       	in	r28, 0x3d	; 61
     9fe:	de b7       	in	r29, 0x3e	; 62
     a00:	2e 97       	sbiw	r28, 0x0e	; 14
     a02:	0f b6       	in	r0, 0x3f	; 63
     a04:	f8 94       	cli
     a06:	de bf       	out	0x3e, r29	; 62
     a08:	0f be       	out	0x3f, r0	; 63
     a0a:	cd bf       	out	0x3d, r28	; 61
     a0c:	9a 87       	std	Y+10, r25	; 0x0a
     a0e:	89 87       	std	Y+9, r24	; 0x09
  U8 mob_handle, cpt;
  U32 u32_temp;
  
  if (cmd->cmd == CMD_ABORT)
     a10:	e9 85       	ldd	r30, Y+9	; 0x09
     a12:	fa 85       	ldd	r31, Y+10	; 0x0a
     a14:	81 81       	ldd	r24, Z+1	; 0x01
     a16:	92 81       	ldd	r25, Z+2	; 0x02
     a18:	8c 30       	cpi	r24, 0x0C	; 12
     a1a:	91 05       	cpc	r25, r1
     a1c:	01 f5       	brne	.+64     	; 0xa5e <can_cmd+0x66>
  {
    if (cmd->status == MOB_PENDING)
     a1e:	e9 85       	ldd	r30, Y+9	; 0x09
     a20:	fa 85       	ldd	r31, Y+10	; 0x0a
     a22:	82 85       	ldd	r24, Z+10	; 0x0a
     a24:	80 36       	cpi	r24, 0x60	; 96
     a26:	b1 f4       	brne	.+44     	; 0xa54 <can_cmd+0x5c>
    {
      // Rx or Tx not yet performed
      Can_set_mob(cmd->handle);
     a28:	ad ee       	ldi	r26, 0xED	; 237
     a2a:	b0 e0       	ldi	r27, 0x00	; 0
     a2c:	e9 85       	ldd	r30, Y+9	; 0x09
     a2e:	fa 85       	ldd	r31, Y+10	; 0x0a
     a30:	80 81       	ld	r24, Z
     a32:	82 95       	swap	r24
     a34:	80 7f       	andi	r24, 0xF0	; 240
     a36:	8c 93       	st	X, r24
      Can_mob_abort();
     a38:	af ee       	ldi	r26, 0xEF	; 239
     a3a:	b0 e0       	ldi	r27, 0x00	; 0
     a3c:	ef ee       	ldi	r30, 0xEF	; 239
     a3e:	f0 e0       	ldi	r31, 0x00	; 0
     a40:	90 81       	ld	r25, Z
     a42:	8f e3       	ldi	r24, 0x3F	; 63
     a44:	89 23       	and	r24, r25
     a46:	8c 93       	st	X, r24
      Can_clear_status_mob();       // To be sure !
     a48:	ee ee       	ldi	r30, 0xEE	; 238
     a4a:	f0 e0       	ldi	r31, 0x00	; 0
     a4c:	10 82       	st	Z, r1
      cmd->handle = 0;
     a4e:	e9 85       	ldd	r30, Y+9	; 0x09
     a50:	fa 85       	ldd	r31, Y+10	; 0x0a
     a52:	10 82       	st	Z, r1
    }
    cmd->status = STATUS_CLEARED; 
     a54:	e9 85       	ldd	r30, Y+9	; 0x09
     a56:	fa 85       	ldd	r31, Y+10	; 0x0a
     a58:	12 86       	std	Z+10, r1	; 0x0a
     a5a:	0c 94 39 0e 	jmp	0x1c72	; 0x1c72 <__stack+0xb73>
  }
  else
  {
    mob_handle = can_get_mob_free();
     a5e:	0e 94 b0 01 	call	0x360	; 0x360 <can_get_mob_free>
     a62:	8c 83       	std	Y+4, r24	; 0x04
    if (mob_handle!= NO_MOB)
     a64:	8c 81       	ldd	r24, Y+4	; 0x04
     a66:	8f 3f       	cpi	r24, 0xFF	; 255
     a68:	11 f4       	brne	.+4      	; 0xa6e <can_cmd+0x76>
     a6a:	0c 94 30 0e 	jmp	0x1c60	; 0x1c60 <__stack+0xb61>
    {
      cmd->status = MOB_PENDING; 
     a6e:	e9 85       	ldd	r30, Y+9	; 0x09
     a70:	fa 85       	ldd	r31, Y+10	; 0x0a
     a72:	80 e6       	ldi	r24, 0x60	; 96
     a74:	82 87       	std	Z+10, r24	; 0x0a
      cmd->handle = mob_handle;
     a76:	e9 85       	ldd	r30, Y+9	; 0x09
     a78:	fa 85       	ldd	r31, Y+10	; 0x0a
     a7a:	8c 81       	ldd	r24, Y+4	; 0x04
     a7c:	80 83       	st	Z, r24
      Can_set_mob(mob_handle);
     a7e:	ed ee       	ldi	r30, 0xED	; 237
     a80:	f0 e0       	ldi	r31, 0x00	; 0
     a82:	8c 81       	ldd	r24, Y+4	; 0x04
     a84:	82 95       	swap	r24
     a86:	80 7f       	andi	r24, 0xF0	; 240
     a88:	80 83       	st	Z, r24
      Can_clear_mob();
     a8a:	8e ee       	ldi	r24, 0xEE	; 238
     a8c:	90 e0       	ldi	r25, 0x00	; 0
     a8e:	9a 83       	std	Y+2, r25	; 0x02
     a90:	89 83       	std	Y+1, r24	; 0x01
     a92:	08 c0       	rjmp	.+16     	; 0xaa4 <can_cmd+0xac>
     a94:	e9 81       	ldd	r30, Y+1	; 0x01
     a96:	fa 81       	ldd	r31, Y+2	; 0x02
     a98:	10 82       	st	Z, r1
     a9a:	89 81       	ldd	r24, Y+1	; 0x01
     a9c:	9a 81       	ldd	r25, Y+2	; 0x02
     a9e:	01 96       	adiw	r24, 0x01	; 1
     aa0:	9a 83       	std	Y+2, r25	; 0x02
     aa2:	89 83       	std	Y+1, r24	; 0x01
     aa4:	89 81       	ldd	r24, Y+1	; 0x01
     aa6:	9a 81       	ldd	r25, Y+2	; 0x02
     aa8:	88 3f       	cpi	r24, 0xF8	; 248
     aaa:	91 05       	cpc	r25, r1
     aac:	98 f3       	brcs	.-26     	; 0xa94 <can_cmd+0x9c>
          
      switch (cmd->cmd)
     aae:	e9 85       	ldd	r30, Y+9	; 0x09
     ab0:	fa 85       	ldd	r31, Y+10	; 0x0a
     ab2:	01 80       	ldd	r0, Z+1	; 0x01
     ab4:	f2 81       	ldd	r31, Z+2	; 0x02
     ab6:	e0 2d       	mov	r30, r0
     ab8:	fe 87       	std	Y+14, r31	; 0x0e
     aba:	ed 87       	std	Y+13, r30	; 0x0d
     abc:	8d 85       	ldd	r24, Y+13	; 0x0d
     abe:	9e 85       	ldd	r25, Y+14	; 0x0e
     ac0:	86 30       	cpi	r24, 0x06	; 6
     ac2:	91 05       	cpc	r25, r1
     ac4:	09 f4       	brne	.+2      	; 0xac8 <can_cmd+0xd0>
     ac6:	76 c3       	rjmp	.+1772   	; 0x11b4 <__stack+0xb5>
     ac8:	8d 85       	ldd	r24, Y+13	; 0x0d
     aca:	9e 85       	ldd	r25, Y+14	; 0x0e
     acc:	87 30       	cpi	r24, 0x07	; 7
     ace:	91 05       	cpc	r25, r1
     ad0:	30 f5       	brcc	.+76     	; 0xb1e <can_cmd+0x126>
     ad2:	8d 85       	ldd	r24, Y+13	; 0x0d
     ad4:	9e 85       	ldd	r25, Y+14	; 0x0e
     ad6:	83 30       	cpi	r24, 0x03	; 3
     ad8:	91 05       	cpc	r25, r1
     ada:	09 f4       	brne	.+2      	; 0xade <can_cmd+0xe6>
     adc:	d3 c1       	rjmp	.+934    	; 0xe84 <can_cmd+0x48c>
     ade:	8d 85       	ldd	r24, Y+13	; 0x0d
     ae0:	9e 85       	ldd	r25, Y+14	; 0x0e
     ae2:	84 30       	cpi	r24, 0x04	; 4
     ae4:	91 05       	cpc	r25, r1
     ae6:	68 f4       	brcc	.+26     	; 0xb02 <can_cmd+0x10a>
     ae8:	8d 85       	ldd	r24, Y+13	; 0x0d
     aea:	9e 85       	ldd	r25, Y+14	; 0x0e
     aec:	81 30       	cpi	r24, 0x01	; 1
     aee:	91 05       	cpc	r25, r1
     af0:	e9 f1       	breq	.+122    	; 0xb6c <can_cmd+0x174>
     af2:	8d 85       	ldd	r24, Y+13	; 0x0d
     af4:	9e 85       	ldd	r25, Y+14	; 0x0e
     af6:	82 30       	cpi	r24, 0x02	; 2
     af8:	91 05       	cpc	r25, r1
     afa:	09 f4       	brne	.+2      	; 0xafe <can_cmd+0x106>
     afc:	02 c1       	rjmp	.+516    	; 0xd02 <can_cmd+0x30a>
     afe:	0c 94 2c 0e 	jmp	0x1c58	; 0x1c58 <__stack+0xb59>
     b02:	8d 85       	ldd	r24, Y+13	; 0x0d
     b04:	9e 85       	ldd	r25, Y+14	; 0x0e
     b06:	84 30       	cpi	r24, 0x04	; 4
     b08:	91 05       	cpc	r25, r1
     b0a:	09 f4       	brne	.+2      	; 0xb0e <can_cmd+0x116>
     b0c:	65 c2       	rjmp	.+1226   	; 0xfd8 <can_cmd+0x5e0>
     b0e:	8d 85       	ldd	r24, Y+13	; 0x0d
     b10:	9e 85       	ldd	r25, Y+14	; 0x0e
     b12:	85 30       	cpi	r24, 0x05	; 5
     b14:	91 05       	cpc	r25, r1
     b16:	09 f4       	brne	.+2      	; 0xb1a <can_cmd+0x122>
     b18:	d1 c2       	rjmp	.+1442   	; 0x10bc <can_cmd+0x6c4>
     b1a:	0c 94 2c 0e 	jmp	0x1c58	; 0x1c58 <__stack+0xb59>
     b1e:	8d 85       	ldd	r24, Y+13	; 0x0d
     b20:	9e 85       	ldd	r25, Y+14	; 0x0e
     b22:	89 30       	cpi	r24, 0x09	; 9
     b24:	91 05       	cpc	r25, r1
     b26:	09 f4       	brne	.+2      	; 0xb2a <can_cmd+0x132>
     b28:	c9 c5       	rjmp	.+2962   	; 0x16bc <__stack+0x5bd>
     b2a:	8d 85       	ldd	r24, Y+13	; 0x0d
     b2c:	9e 85       	ldd	r25, Y+14	; 0x0e
     b2e:	8a 30       	cpi	r24, 0x0A	; 10
     b30:	91 05       	cpc	r25, r1
     b32:	70 f4       	brcc	.+28     	; 0xb50 <can_cmd+0x158>
     b34:	8d 85       	ldd	r24, Y+13	; 0x0d
     b36:	9e 85       	ldd	r25, Y+14	; 0x0e
     b38:	87 30       	cpi	r24, 0x07	; 7
     b3a:	91 05       	cpc	r25, r1
     b3c:	09 f4       	brne	.+2      	; 0xb40 <can_cmd+0x148>
     b3e:	be c3       	rjmp	.+1916   	; 0x12bc <__stack+0x1bd>
     b40:	8d 85       	ldd	r24, Y+13	; 0x0d
     b42:	9e 85       	ldd	r25, Y+14	; 0x0e
     b44:	88 30       	cpi	r24, 0x08	; 8
     b46:	91 05       	cpc	r25, r1
     b48:	09 f4       	brne	.+2      	; 0xb4c <can_cmd+0x154>
     b4a:	b3 c4       	rjmp	.+2406   	; 0x14b2 <__stack+0x3b3>
     b4c:	0c 94 2c 0e 	jmp	0x1c58	; 0x1c58 <__stack+0xb59>
     b50:	8d 85       	ldd	r24, Y+13	; 0x0d
     b52:	9e 85       	ldd	r25, Y+14	; 0x0e
     b54:	8a 30       	cpi	r24, 0x0A	; 10
     b56:	91 05       	cpc	r25, r1
     b58:	09 f4       	brne	.+2      	; 0xb5c <can_cmd+0x164>
     b5a:	bd c6       	rjmp	.+3450   	; 0x18d6 <__stack+0x7d7>
     b5c:	8d 85       	ldd	r24, Y+13	; 0x0d
     b5e:	9e 85       	ldd	r25, Y+14	; 0x0e
     b60:	8b 30       	cpi	r24, 0x0B	; 11
     b62:	91 05       	cpc	r25, r1
     b64:	09 f4       	brne	.+2      	; 0xb68 <can_cmd+0x170>
     b66:	53 c7       	rjmp	.+3750   	; 0x1a0e <__stack+0x90f>
     b68:	0c 94 2c 0e 	jmp	0x1c58	; 0x1c58 <__stack+0xb59>
      {
        //------------      
        case CMD_TX:    
          if (cmd->ctrl.ide){ Can_set_ext_id(cmd->id.ext);}
     b6c:	e9 85       	ldd	r30, Y+9	; 0x09
     b6e:	fa 85       	ldd	r31, Y+10	; 0x0a
     b70:	84 85       	ldd	r24, Z+12	; 0x0c
     b72:	88 23       	and	r24, r24
     b74:	09 f4       	brne	.+2      	; 0xb78 <can_cmd+0x180>
     b76:	57 c0       	rjmp	.+174    	; 0xc26 <can_cmd+0x22e>
     b78:	a3 ef       	ldi	r26, 0xF3	; 243
     b7a:	b0 e0       	ldi	r27, 0x00	; 0
     b7c:	89 85       	ldd	r24, Y+9	; 0x09
     b7e:	9a 85       	ldd	r25, Y+10	; 0x0a
     b80:	03 96       	adiw	r24, 0x03	; 3
     b82:	fc 01       	movw	r30, r24
     b84:	33 96       	adiw	r30, 0x03	; 3
     b86:	80 81       	ld	r24, Z
     b88:	28 2f       	mov	r18, r24
     b8a:	22 0f       	add	r18, r18
     b8c:	22 0f       	add	r18, r18
     b8e:	22 0f       	add	r18, r18
     b90:	89 85       	ldd	r24, Y+9	; 0x09
     b92:	9a 85       	ldd	r25, Y+10	; 0x0a
     b94:	03 96       	adiw	r24, 0x03	; 3
     b96:	fc 01       	movw	r30, r24
     b98:	32 96       	adiw	r30, 0x02	; 2
     b9a:	80 81       	ld	r24, Z
     b9c:	82 95       	swap	r24
     b9e:	86 95       	lsr	r24
     ba0:	87 70       	andi	r24, 0x07	; 7
     ba2:	82 0f       	add	r24, r18
     ba4:	8c 93       	st	X, r24
     ba6:	a2 ef       	ldi	r26, 0xF2	; 242
     ba8:	b0 e0       	ldi	r27, 0x00	; 0
     baa:	89 85       	ldd	r24, Y+9	; 0x09
     bac:	9a 85       	ldd	r25, Y+10	; 0x0a
     bae:	03 96       	adiw	r24, 0x03	; 3
     bb0:	fc 01       	movw	r30, r24
     bb2:	32 96       	adiw	r30, 0x02	; 2
     bb4:	80 81       	ld	r24, Z
     bb6:	28 2f       	mov	r18, r24
     bb8:	22 0f       	add	r18, r18
     bba:	22 0f       	add	r18, r18
     bbc:	22 0f       	add	r18, r18
     bbe:	89 85       	ldd	r24, Y+9	; 0x09
     bc0:	9a 85       	ldd	r25, Y+10	; 0x0a
     bc2:	03 96       	adiw	r24, 0x03	; 3
     bc4:	fc 01       	movw	r30, r24
     bc6:	31 96       	adiw	r30, 0x01	; 1
     bc8:	80 81       	ld	r24, Z
     bca:	82 95       	swap	r24
     bcc:	86 95       	lsr	r24
     bce:	87 70       	andi	r24, 0x07	; 7
     bd0:	82 0f       	add	r24, r18
     bd2:	8c 93       	st	X, r24
     bd4:	a1 ef       	ldi	r26, 0xF1	; 241
     bd6:	b0 e0       	ldi	r27, 0x00	; 0
     bd8:	89 85       	ldd	r24, Y+9	; 0x09
     bda:	9a 85       	ldd	r25, Y+10	; 0x0a
     bdc:	03 96       	adiw	r24, 0x03	; 3
     bde:	fc 01       	movw	r30, r24
     be0:	31 96       	adiw	r30, 0x01	; 1
     be2:	80 81       	ld	r24, Z
     be4:	28 2f       	mov	r18, r24
     be6:	22 0f       	add	r18, r18
     be8:	22 0f       	add	r18, r18
     bea:	22 0f       	add	r18, r18
     bec:	89 85       	ldd	r24, Y+9	; 0x09
     bee:	9a 85       	ldd	r25, Y+10	; 0x0a
     bf0:	03 96       	adiw	r24, 0x03	; 3
     bf2:	fc 01       	movw	r30, r24
     bf4:	80 81       	ld	r24, Z
     bf6:	82 95       	swap	r24
     bf8:	86 95       	lsr	r24
     bfa:	87 70       	andi	r24, 0x07	; 7
     bfc:	82 0f       	add	r24, r18
     bfe:	8c 93       	st	X, r24
     c00:	a0 ef       	ldi	r26, 0xF0	; 240
     c02:	b0 e0       	ldi	r27, 0x00	; 0
     c04:	89 85       	ldd	r24, Y+9	; 0x09
     c06:	9a 85       	ldd	r25, Y+10	; 0x0a
     c08:	03 96       	adiw	r24, 0x03	; 3
     c0a:	fc 01       	movw	r30, r24
     c0c:	80 81       	ld	r24, Z
     c0e:	88 0f       	add	r24, r24
     c10:	88 0f       	add	r24, r24
     c12:	88 0f       	add	r24, r24
     c14:	8c 93       	st	X, r24
     c16:	af ee       	ldi	r26, 0xEF	; 239
     c18:	b0 e0       	ldi	r27, 0x00	; 0
     c1a:	ef ee       	ldi	r30, 0xEF	; 239
     c1c:	f0 e0       	ldi	r31, 0x00	; 0
     c1e:	80 81       	ld	r24, Z
     c20:	80 61       	ori	r24, 0x10	; 16
     c22:	8c 93       	st	X, r24
     c24:	28 c0       	rjmp	.+80     	; 0xc76 <can_cmd+0x27e>
          else              { Can_set_std_id(cmd->id.std);}
     c26:	a3 ef       	ldi	r26, 0xF3	; 243
     c28:	b0 e0       	ldi	r27, 0x00	; 0
     c2a:	89 85       	ldd	r24, Y+9	; 0x09
     c2c:	9a 85       	ldd	r25, Y+10	; 0x0a
     c2e:	03 96       	adiw	r24, 0x03	; 3
     c30:	fc 01       	movw	r30, r24
     c32:	31 96       	adiw	r30, 0x01	; 1
     c34:	80 81       	ld	r24, Z
     c36:	28 2f       	mov	r18, r24
     c38:	22 95       	swap	r18
     c3a:	22 0f       	add	r18, r18
     c3c:	20 7e       	andi	r18, 0xE0	; 224
     c3e:	89 85       	ldd	r24, Y+9	; 0x09
     c40:	9a 85       	ldd	r25, Y+10	; 0x0a
     c42:	03 96       	adiw	r24, 0x03	; 3
     c44:	fc 01       	movw	r30, r24
     c46:	80 81       	ld	r24, Z
     c48:	86 95       	lsr	r24
     c4a:	86 95       	lsr	r24
     c4c:	86 95       	lsr	r24
     c4e:	82 0f       	add	r24, r18
     c50:	8c 93       	st	X, r24
     c52:	a2 ef       	ldi	r26, 0xF2	; 242
     c54:	b0 e0       	ldi	r27, 0x00	; 0
     c56:	89 85       	ldd	r24, Y+9	; 0x09
     c58:	9a 85       	ldd	r25, Y+10	; 0x0a
     c5a:	03 96       	adiw	r24, 0x03	; 3
     c5c:	fc 01       	movw	r30, r24
     c5e:	80 81       	ld	r24, Z
     c60:	82 95       	swap	r24
     c62:	88 0f       	add	r24, r24
     c64:	80 7e       	andi	r24, 0xE0	; 224
     c66:	8c 93       	st	X, r24
     c68:	af ee       	ldi	r26, 0xEF	; 239
     c6a:	b0 e0       	ldi	r27, 0x00	; 0
     c6c:	ef ee       	ldi	r30, 0xEF	; 239
     c6e:	f0 e0       	ldi	r31, 0x00	; 0
     c70:	80 81       	ld	r24, Z
     c72:	8f 7e       	andi	r24, 0xEF	; 239
     c74:	8c 93       	st	X, r24
          for (cpt=0;cpt<cmd->dlc;cpt++) CANMSG = *(cmd->pt_data + cpt);
     c76:	1b 82       	std	Y+3, r1	; 0x03
     c78:	10 c0       	rjmp	.+32     	; 0xc9a <can_cmd+0x2a2>
     c7a:	aa ef       	ldi	r26, 0xFA	; 250
     c7c:	b0 e0       	ldi	r27, 0x00	; 0
     c7e:	e9 85       	ldd	r30, Y+9	; 0x09
     c80:	fa 85       	ldd	r31, Y+10	; 0x0a
     c82:	20 85       	ldd	r18, Z+8	; 0x08
     c84:	31 85       	ldd	r19, Z+9	; 0x09
     c86:	8b 81       	ldd	r24, Y+3	; 0x03
     c88:	99 27       	eor	r25, r25
     c8a:	f9 01       	movw	r30, r18
     c8c:	e8 0f       	add	r30, r24
     c8e:	f9 1f       	adc	r31, r25
     c90:	80 81       	ld	r24, Z
     c92:	8c 93       	st	X, r24
     c94:	8b 81       	ldd	r24, Y+3	; 0x03
     c96:	8f 5f       	subi	r24, 0xFF	; 255
     c98:	8b 83       	std	Y+3, r24	; 0x03
     c9a:	e9 85       	ldd	r30, Y+9	; 0x09
     c9c:	fa 85       	ldd	r31, Y+10	; 0x0a
     c9e:	97 81       	ldd	r25, Z+7	; 0x07
     ca0:	8b 81       	ldd	r24, Y+3	; 0x03
     ca2:	89 17       	cp	r24, r25
     ca4:	50 f3       	brcs	.-44     	; 0xc7a <can_cmd+0x282>
          if (cmd->ctrl.rtr) Can_set_rtr(); 
     ca6:	e9 85       	ldd	r30, Y+9	; 0x09
     ca8:	fa 85       	ldd	r31, Y+10	; 0x0a
     caa:	83 85       	ldd	r24, Z+11	; 0x0b
     cac:	88 23       	and	r24, r24
     cae:	41 f0       	breq	.+16     	; 0xcc0 <can_cmd+0x2c8>
     cb0:	a0 ef       	ldi	r26, 0xF0	; 240
     cb2:	b0 e0       	ldi	r27, 0x00	; 0
     cb4:	e0 ef       	ldi	r30, 0xF0	; 240
     cb6:	f0 e0       	ldi	r31, 0x00	; 0
     cb8:	80 81       	ld	r24, Z
     cba:	84 60       	ori	r24, 0x04	; 4
     cbc:	8c 93       	st	X, r24
     cbe:	07 c0       	rjmp	.+14     	; 0xcce <can_cmd+0x2d6>
            else Can_clear_rtr();    
     cc0:	a0 ef       	ldi	r26, 0xF0	; 240
     cc2:	b0 e0       	ldi	r27, 0x00	; 0
     cc4:	e0 ef       	ldi	r30, 0xF0	; 240
     cc6:	f0 e0       	ldi	r31, 0x00	; 0
     cc8:	80 81       	ld	r24, Z
     cca:	8b 7f       	andi	r24, 0xFB	; 251
     ccc:	8c 93       	st	X, r24
          Can_set_dlc(cmd->dlc);
     cce:	af ee       	ldi	r26, 0xEF	; 239
     cd0:	b0 e0       	ldi	r27, 0x00	; 0
     cd2:	ef ee       	ldi	r30, 0xEF	; 239
     cd4:	f0 e0       	ldi	r31, 0x00	; 0
     cd6:	90 81       	ld	r25, Z
     cd8:	e9 85       	ldd	r30, Y+9	; 0x09
     cda:	fa 85       	ldd	r31, Y+10	; 0x0a
     cdc:	87 81       	ldd	r24, Z+7	; 0x07
     cde:	89 2b       	or	r24, r25
     ce0:	8c 93       	st	X, r24
          Can_config_tx();
     ce2:	af ee       	ldi	r26, 0xEF	; 239
     ce4:	b0 e0       	ldi	r27, 0x00	; 0
     ce6:	ef ee       	ldi	r30, 0xEF	; 239
     ce8:	f0 e0       	ldi	r31, 0x00	; 0
     cea:	90 81       	ld	r25, Z
     cec:	8f e3       	ldi	r24, 0x3F	; 63
     cee:	89 23       	and	r24, r25
     cf0:	8c 93       	st	X, r24
     cf2:	af ee       	ldi	r26, 0xEF	; 239
     cf4:	b0 e0       	ldi	r27, 0x00	; 0
     cf6:	ef ee       	ldi	r30, 0xEF	; 239
     cf8:	f0 e0       	ldi	r31, 0x00	; 0
     cfa:	80 81       	ld	r24, Z
     cfc:	80 64       	ori	r24, 0x40	; 64
     cfe:	8c 93       	st	X, r24
          break;
     d00:	b8 c7       	rjmp	.+3952   	; 0x1c72 <__stack+0xb73>
        //------------      
        case CMD_TX_DATA:    
          if (cmd->ctrl.ide){ Can_set_ext_id(cmd->id.ext);}
     d02:	e9 85       	ldd	r30, Y+9	; 0x09
     d04:	fa 85       	ldd	r31, Y+10	; 0x0a
     d06:	84 85       	ldd	r24, Z+12	; 0x0c
     d08:	88 23       	and	r24, r24
     d0a:	09 f4       	brne	.+2      	; 0xd0e <can_cmd+0x316>
     d0c:	57 c0       	rjmp	.+174    	; 0xdbc <can_cmd+0x3c4>
     d0e:	a3 ef       	ldi	r26, 0xF3	; 243
     d10:	b0 e0       	ldi	r27, 0x00	; 0
     d12:	89 85       	ldd	r24, Y+9	; 0x09
     d14:	9a 85       	ldd	r25, Y+10	; 0x0a
     d16:	03 96       	adiw	r24, 0x03	; 3
     d18:	fc 01       	movw	r30, r24
     d1a:	33 96       	adiw	r30, 0x03	; 3
     d1c:	80 81       	ld	r24, Z
     d1e:	28 2f       	mov	r18, r24
     d20:	22 0f       	add	r18, r18
     d22:	22 0f       	add	r18, r18
     d24:	22 0f       	add	r18, r18
     d26:	89 85       	ldd	r24, Y+9	; 0x09
     d28:	9a 85       	ldd	r25, Y+10	; 0x0a
     d2a:	03 96       	adiw	r24, 0x03	; 3
     d2c:	fc 01       	movw	r30, r24
     d2e:	32 96       	adiw	r30, 0x02	; 2
     d30:	80 81       	ld	r24, Z
     d32:	82 95       	swap	r24
     d34:	86 95       	lsr	r24
     d36:	87 70       	andi	r24, 0x07	; 7
     d38:	82 0f       	add	r24, r18
     d3a:	8c 93       	st	X, r24
     d3c:	a2 ef       	ldi	r26, 0xF2	; 242
     d3e:	b0 e0       	ldi	r27, 0x00	; 0
     d40:	89 85       	ldd	r24, Y+9	; 0x09
     d42:	9a 85       	ldd	r25, Y+10	; 0x0a
     d44:	03 96       	adiw	r24, 0x03	; 3
     d46:	fc 01       	movw	r30, r24
     d48:	32 96       	adiw	r30, 0x02	; 2
     d4a:	80 81       	ld	r24, Z
     d4c:	28 2f       	mov	r18, r24
     d4e:	22 0f       	add	r18, r18
     d50:	22 0f       	add	r18, r18
     d52:	22 0f       	add	r18, r18
     d54:	89 85       	ldd	r24, Y+9	; 0x09
     d56:	9a 85       	ldd	r25, Y+10	; 0x0a
     d58:	03 96       	adiw	r24, 0x03	; 3
     d5a:	fc 01       	movw	r30, r24
     d5c:	31 96       	adiw	r30, 0x01	; 1
     d5e:	80 81       	ld	r24, Z
     d60:	82 95       	swap	r24
     d62:	86 95       	lsr	r24
     d64:	87 70       	andi	r24, 0x07	; 7
     d66:	82 0f       	add	r24, r18
     d68:	8c 93       	st	X, r24
     d6a:	a1 ef       	ldi	r26, 0xF1	; 241
     d6c:	b0 e0       	ldi	r27, 0x00	; 0
     d6e:	89 85       	ldd	r24, Y+9	; 0x09
     d70:	9a 85       	ldd	r25, Y+10	; 0x0a
     d72:	03 96       	adiw	r24, 0x03	; 3
     d74:	fc 01       	movw	r30, r24
     d76:	31 96       	adiw	r30, 0x01	; 1
     d78:	80 81       	ld	r24, Z
     d7a:	28 2f       	mov	r18, r24
     d7c:	22 0f       	add	r18, r18
     d7e:	22 0f       	add	r18, r18
     d80:	22 0f       	add	r18, r18
     d82:	89 85       	ldd	r24, Y+9	; 0x09
     d84:	9a 85       	ldd	r25, Y+10	; 0x0a
     d86:	03 96       	adiw	r24, 0x03	; 3
     d88:	fc 01       	movw	r30, r24
     d8a:	80 81       	ld	r24, Z
     d8c:	82 95       	swap	r24
     d8e:	86 95       	lsr	r24
     d90:	87 70       	andi	r24, 0x07	; 7
     d92:	82 0f       	add	r24, r18
     d94:	8c 93       	st	X, r24
     d96:	a0 ef       	ldi	r26, 0xF0	; 240
     d98:	b0 e0       	ldi	r27, 0x00	; 0
     d9a:	89 85       	ldd	r24, Y+9	; 0x09
     d9c:	9a 85       	ldd	r25, Y+10	; 0x0a
     d9e:	03 96       	adiw	r24, 0x03	; 3
     da0:	fc 01       	movw	r30, r24
     da2:	80 81       	ld	r24, Z
     da4:	88 0f       	add	r24, r24
     da6:	88 0f       	add	r24, r24
     da8:	88 0f       	add	r24, r24
     daa:	8c 93       	st	X, r24
     dac:	af ee       	ldi	r26, 0xEF	; 239
     dae:	b0 e0       	ldi	r27, 0x00	; 0
     db0:	ef ee       	ldi	r30, 0xEF	; 239
     db2:	f0 e0       	ldi	r31, 0x00	; 0
     db4:	80 81       	ld	r24, Z
     db6:	80 61       	ori	r24, 0x10	; 16
     db8:	8c 93       	st	X, r24
     dba:	28 c0       	rjmp	.+80     	; 0xe0c <can_cmd+0x414>
          else              { Can_set_std_id(cmd->id.std);}
     dbc:	a3 ef       	ldi	r26, 0xF3	; 243
     dbe:	b0 e0       	ldi	r27, 0x00	; 0
     dc0:	89 85       	ldd	r24, Y+9	; 0x09
     dc2:	9a 85       	ldd	r25, Y+10	; 0x0a
     dc4:	03 96       	adiw	r24, 0x03	; 3
     dc6:	fc 01       	movw	r30, r24
     dc8:	31 96       	adiw	r30, 0x01	; 1
     dca:	80 81       	ld	r24, Z
     dcc:	28 2f       	mov	r18, r24
     dce:	22 95       	swap	r18
     dd0:	22 0f       	add	r18, r18
     dd2:	20 7e       	andi	r18, 0xE0	; 224
     dd4:	89 85       	ldd	r24, Y+9	; 0x09
     dd6:	9a 85       	ldd	r25, Y+10	; 0x0a
     dd8:	03 96       	adiw	r24, 0x03	; 3
     dda:	fc 01       	movw	r30, r24
     ddc:	80 81       	ld	r24, Z
     dde:	86 95       	lsr	r24
     de0:	86 95       	lsr	r24
     de2:	86 95       	lsr	r24
     de4:	82 0f       	add	r24, r18
     de6:	8c 93       	st	X, r24
     de8:	a2 ef       	ldi	r26, 0xF2	; 242
     dea:	b0 e0       	ldi	r27, 0x00	; 0
     dec:	89 85       	ldd	r24, Y+9	; 0x09
     dee:	9a 85       	ldd	r25, Y+10	; 0x0a
     df0:	03 96       	adiw	r24, 0x03	; 3
     df2:	fc 01       	movw	r30, r24
     df4:	80 81       	ld	r24, Z
     df6:	82 95       	swap	r24
     df8:	88 0f       	add	r24, r24
     dfa:	80 7e       	andi	r24, 0xE0	; 224
     dfc:	8c 93       	st	X, r24
     dfe:	af ee       	ldi	r26, 0xEF	; 239
     e00:	b0 e0       	ldi	r27, 0x00	; 0
     e02:	ef ee       	ldi	r30, 0xEF	; 239
     e04:	f0 e0       	ldi	r31, 0x00	; 0
     e06:	80 81       	ld	r24, Z
     e08:	8f 7e       	andi	r24, 0xEF	; 239
     e0a:	8c 93       	st	X, r24
          for (cpt=0;cpt<cmd->dlc;cpt++) CANMSG = *(cmd->pt_data + cpt);
     e0c:	1b 82       	std	Y+3, r1	; 0x03
     e0e:	10 c0       	rjmp	.+32     	; 0xe30 <can_cmd+0x438>
     e10:	aa ef       	ldi	r26, 0xFA	; 250
     e12:	b0 e0       	ldi	r27, 0x00	; 0
     e14:	e9 85       	ldd	r30, Y+9	; 0x09
     e16:	fa 85       	ldd	r31, Y+10	; 0x0a
     e18:	20 85       	ldd	r18, Z+8	; 0x08
     e1a:	31 85       	ldd	r19, Z+9	; 0x09
     e1c:	8b 81       	ldd	r24, Y+3	; 0x03
     e1e:	99 27       	eor	r25, r25
     e20:	f9 01       	movw	r30, r18
     e22:	e8 0f       	add	r30, r24
     e24:	f9 1f       	adc	r31, r25
     e26:	80 81       	ld	r24, Z
     e28:	8c 93       	st	X, r24
     e2a:	8b 81       	ldd	r24, Y+3	; 0x03
     e2c:	8f 5f       	subi	r24, 0xFF	; 255
     e2e:	8b 83       	std	Y+3, r24	; 0x03
     e30:	e9 85       	ldd	r30, Y+9	; 0x09
     e32:	fa 85       	ldd	r31, Y+10	; 0x0a
     e34:	97 81       	ldd	r25, Z+7	; 0x07
     e36:	8b 81       	ldd	r24, Y+3	; 0x03
     e38:	89 17       	cp	r24, r25
     e3a:	50 f3       	brcs	.-44     	; 0xe10 <can_cmd+0x418>
          cmd->ctrl.rtr=0; Can_clear_rtr();
     e3c:	e9 85       	ldd	r30, Y+9	; 0x09
     e3e:	fa 85       	ldd	r31, Y+10	; 0x0a
     e40:	13 86       	std	Z+11, r1	; 0x0b
     e42:	a0 ef       	ldi	r26, 0xF0	; 240
     e44:	b0 e0       	ldi	r27, 0x00	; 0
     e46:	e0 ef       	ldi	r30, 0xF0	; 240
     e48:	f0 e0       	ldi	r31, 0x00	; 0
     e4a:	80 81       	ld	r24, Z
     e4c:	8b 7f       	andi	r24, 0xFB	; 251
     e4e:	8c 93       	st	X, r24
          Can_set_dlc(cmd->dlc);
     e50:	af ee       	ldi	r26, 0xEF	; 239
     e52:	b0 e0       	ldi	r27, 0x00	; 0
     e54:	ef ee       	ldi	r30, 0xEF	; 239
     e56:	f0 e0       	ldi	r31, 0x00	; 0
     e58:	90 81       	ld	r25, Z
     e5a:	e9 85       	ldd	r30, Y+9	; 0x09
     e5c:	fa 85       	ldd	r31, Y+10	; 0x0a
     e5e:	87 81       	ldd	r24, Z+7	; 0x07
     e60:	89 2b       	or	r24, r25
     e62:	8c 93       	st	X, r24
          Can_config_tx();
     e64:	af ee       	ldi	r26, 0xEF	; 239
     e66:	b0 e0       	ldi	r27, 0x00	; 0
     e68:	ef ee       	ldi	r30, 0xEF	; 239
     e6a:	f0 e0       	ldi	r31, 0x00	; 0
     e6c:	90 81       	ld	r25, Z
     e6e:	8f e3       	ldi	r24, 0x3F	; 63
     e70:	89 23       	and	r24, r25
     e72:	8c 93       	st	X, r24
     e74:	af ee       	ldi	r26, 0xEF	; 239
     e76:	b0 e0       	ldi	r27, 0x00	; 0
     e78:	ef ee       	ldi	r30, 0xEF	; 239
     e7a:	f0 e0       	ldi	r31, 0x00	; 0
     e7c:	80 81       	ld	r24, Z
     e7e:	80 64       	ori	r24, 0x40	; 64
     e80:	8c 93       	st	X, r24
          break;
     e82:	f7 c6       	rjmp	.+3566   	; 0x1c72 <__stack+0xb73>
        //------------      
        case CMD_TX_REMOTE:       
          if (cmd->ctrl.ide){ Can_set_ext_id(cmd->id.ext);}
     e84:	e9 85       	ldd	r30, Y+9	; 0x09
     e86:	fa 85       	ldd	r31, Y+10	; 0x0a
     e88:	84 85       	ldd	r24, Z+12	; 0x0c
     e8a:	88 23       	and	r24, r24
     e8c:	09 f4       	brne	.+2      	; 0xe90 <can_cmd+0x498>
     e8e:	57 c0       	rjmp	.+174    	; 0xf3e <can_cmd+0x546>
     e90:	a3 ef       	ldi	r26, 0xF3	; 243
     e92:	b0 e0       	ldi	r27, 0x00	; 0
     e94:	89 85       	ldd	r24, Y+9	; 0x09
     e96:	9a 85       	ldd	r25, Y+10	; 0x0a
     e98:	03 96       	adiw	r24, 0x03	; 3
     e9a:	fc 01       	movw	r30, r24
     e9c:	33 96       	adiw	r30, 0x03	; 3
     e9e:	80 81       	ld	r24, Z
     ea0:	28 2f       	mov	r18, r24
     ea2:	22 0f       	add	r18, r18
     ea4:	22 0f       	add	r18, r18
     ea6:	22 0f       	add	r18, r18
     ea8:	89 85       	ldd	r24, Y+9	; 0x09
     eaa:	9a 85       	ldd	r25, Y+10	; 0x0a
     eac:	03 96       	adiw	r24, 0x03	; 3
     eae:	fc 01       	movw	r30, r24
     eb0:	32 96       	adiw	r30, 0x02	; 2
     eb2:	80 81       	ld	r24, Z
     eb4:	82 95       	swap	r24
     eb6:	86 95       	lsr	r24
     eb8:	87 70       	andi	r24, 0x07	; 7
     eba:	82 0f       	add	r24, r18
     ebc:	8c 93       	st	X, r24
     ebe:	a2 ef       	ldi	r26, 0xF2	; 242
     ec0:	b0 e0       	ldi	r27, 0x00	; 0
     ec2:	89 85       	ldd	r24, Y+9	; 0x09
     ec4:	9a 85       	ldd	r25, Y+10	; 0x0a
     ec6:	03 96       	adiw	r24, 0x03	; 3
     ec8:	fc 01       	movw	r30, r24
     eca:	32 96       	adiw	r30, 0x02	; 2
     ecc:	80 81       	ld	r24, Z
     ece:	28 2f       	mov	r18, r24
     ed0:	22 0f       	add	r18, r18
     ed2:	22 0f       	add	r18, r18
     ed4:	22 0f       	add	r18, r18
     ed6:	89 85       	ldd	r24, Y+9	; 0x09
     ed8:	9a 85       	ldd	r25, Y+10	; 0x0a
     eda:	03 96       	adiw	r24, 0x03	; 3
     edc:	fc 01       	movw	r30, r24
     ede:	31 96       	adiw	r30, 0x01	; 1
     ee0:	80 81       	ld	r24, Z
     ee2:	82 95       	swap	r24
     ee4:	86 95       	lsr	r24
     ee6:	87 70       	andi	r24, 0x07	; 7
     ee8:	82 0f       	add	r24, r18
     eea:	8c 93       	st	X, r24
     eec:	a1 ef       	ldi	r26, 0xF1	; 241
     eee:	b0 e0       	ldi	r27, 0x00	; 0
     ef0:	89 85       	ldd	r24, Y+9	; 0x09
     ef2:	9a 85       	ldd	r25, Y+10	; 0x0a
     ef4:	03 96       	adiw	r24, 0x03	; 3
     ef6:	fc 01       	movw	r30, r24
     ef8:	31 96       	adiw	r30, 0x01	; 1
     efa:	80 81       	ld	r24, Z
     efc:	28 2f       	mov	r18, r24
     efe:	22 0f       	add	r18, r18
     f00:	22 0f       	add	r18, r18
     f02:	22 0f       	add	r18, r18
     f04:	89 85       	ldd	r24, Y+9	; 0x09
     f06:	9a 85       	ldd	r25, Y+10	; 0x0a
     f08:	03 96       	adiw	r24, 0x03	; 3
     f0a:	fc 01       	movw	r30, r24
     f0c:	80 81       	ld	r24, Z
     f0e:	82 95       	swap	r24
     f10:	86 95       	lsr	r24
     f12:	87 70       	andi	r24, 0x07	; 7
     f14:	82 0f       	add	r24, r18
     f16:	8c 93       	st	X, r24
     f18:	a0 ef       	ldi	r26, 0xF0	; 240
     f1a:	b0 e0       	ldi	r27, 0x00	; 0
     f1c:	89 85       	ldd	r24, Y+9	; 0x09
     f1e:	9a 85       	ldd	r25, Y+10	; 0x0a
     f20:	03 96       	adiw	r24, 0x03	; 3
     f22:	fc 01       	movw	r30, r24
     f24:	80 81       	ld	r24, Z
     f26:	88 0f       	add	r24, r24
     f28:	88 0f       	add	r24, r24
     f2a:	88 0f       	add	r24, r24
     f2c:	8c 93       	st	X, r24
     f2e:	af ee       	ldi	r26, 0xEF	; 239
     f30:	b0 e0       	ldi	r27, 0x00	; 0
     f32:	ef ee       	ldi	r30, 0xEF	; 239
     f34:	f0 e0       	ldi	r31, 0x00	; 0
     f36:	80 81       	ld	r24, Z
     f38:	80 61       	ori	r24, 0x10	; 16
     f3a:	8c 93       	st	X, r24
     f3c:	28 c0       	rjmp	.+80     	; 0xf8e <can_cmd+0x596>
          else              { Can_set_std_id(cmd->id.std);}
     f3e:	a3 ef       	ldi	r26, 0xF3	; 243
     f40:	b0 e0       	ldi	r27, 0x00	; 0
     f42:	89 85       	ldd	r24, Y+9	; 0x09
     f44:	9a 85       	ldd	r25, Y+10	; 0x0a
     f46:	03 96       	adiw	r24, 0x03	; 3
     f48:	fc 01       	movw	r30, r24
     f4a:	31 96       	adiw	r30, 0x01	; 1
     f4c:	80 81       	ld	r24, Z
     f4e:	28 2f       	mov	r18, r24
     f50:	22 95       	swap	r18
     f52:	22 0f       	add	r18, r18
     f54:	20 7e       	andi	r18, 0xE0	; 224
     f56:	89 85       	ldd	r24, Y+9	; 0x09
     f58:	9a 85       	ldd	r25, Y+10	; 0x0a
     f5a:	03 96       	adiw	r24, 0x03	; 3
     f5c:	fc 01       	movw	r30, r24
     f5e:	80 81       	ld	r24, Z
     f60:	86 95       	lsr	r24
     f62:	86 95       	lsr	r24
     f64:	86 95       	lsr	r24
     f66:	82 0f       	add	r24, r18
     f68:	8c 93       	st	X, r24
     f6a:	a2 ef       	ldi	r26, 0xF2	; 242
     f6c:	b0 e0       	ldi	r27, 0x00	; 0
     f6e:	89 85       	ldd	r24, Y+9	; 0x09
     f70:	9a 85       	ldd	r25, Y+10	; 0x0a
     f72:	03 96       	adiw	r24, 0x03	; 3
     f74:	fc 01       	movw	r30, r24
     f76:	80 81       	ld	r24, Z
     f78:	82 95       	swap	r24
     f7a:	88 0f       	add	r24, r24
     f7c:	80 7e       	andi	r24, 0xE0	; 224
     f7e:	8c 93       	st	X, r24
     f80:	af ee       	ldi	r26, 0xEF	; 239
     f82:	b0 e0       	ldi	r27, 0x00	; 0
     f84:	ef ee       	ldi	r30, 0xEF	; 239
     f86:	f0 e0       	ldi	r31, 0x00	; 0
     f88:	80 81       	ld	r24, Z
     f8a:	8f 7e       	andi	r24, 0xEF	; 239
     f8c:	8c 93       	st	X, r24
          cmd->ctrl.rtr=1; Can_set_rtr();
     f8e:	e9 85       	ldd	r30, Y+9	; 0x09
     f90:	fa 85       	ldd	r31, Y+10	; 0x0a
     f92:	81 e0       	ldi	r24, 0x01	; 1
     f94:	83 87       	std	Z+11, r24	; 0x0b
     f96:	a0 ef       	ldi	r26, 0xF0	; 240
     f98:	b0 e0       	ldi	r27, 0x00	; 0
     f9a:	e0 ef       	ldi	r30, 0xF0	; 240
     f9c:	f0 e0       	ldi	r31, 0x00	; 0
     f9e:	80 81       	ld	r24, Z
     fa0:	84 60       	ori	r24, 0x04	; 4
     fa2:	8c 93       	st	X, r24
          Can_set_dlc(cmd->dlc);
     fa4:	af ee       	ldi	r26, 0xEF	; 239
     fa6:	b0 e0       	ldi	r27, 0x00	; 0
     fa8:	ef ee       	ldi	r30, 0xEF	; 239
     faa:	f0 e0       	ldi	r31, 0x00	; 0
     fac:	90 81       	ld	r25, Z
     fae:	e9 85       	ldd	r30, Y+9	; 0x09
     fb0:	fa 85       	ldd	r31, Y+10	; 0x0a
     fb2:	87 81       	ldd	r24, Z+7	; 0x07
     fb4:	89 2b       	or	r24, r25
     fb6:	8c 93       	st	X, r24
          Can_config_tx();
     fb8:	af ee       	ldi	r26, 0xEF	; 239
     fba:	b0 e0       	ldi	r27, 0x00	; 0
     fbc:	ef ee       	ldi	r30, 0xEF	; 239
     fbe:	f0 e0       	ldi	r31, 0x00	; 0
     fc0:	90 81       	ld	r25, Z
     fc2:	8f e3       	ldi	r24, 0x3F	; 63
     fc4:	89 23       	and	r24, r25
     fc6:	8c 93       	st	X, r24
     fc8:	af ee       	ldi	r26, 0xEF	; 239
     fca:	b0 e0       	ldi	r27, 0x00	; 0
     fcc:	ef ee       	ldi	r30, 0xEF	; 239
     fce:	f0 e0       	ldi	r31, 0x00	; 0
     fd0:	80 81       	ld	r24, Z
     fd2:	80 64       	ori	r24, 0x40	; 64
     fd4:	8c 93       	st	X, r24
          break;
     fd6:	4d c6       	rjmp	.+3226   	; 0x1c72 <__stack+0xb73>
        //------------      
        case CMD_RX:
          u32_temp=0; Can_set_ext_msk(u32_temp);
     fd8:	1d 82       	std	Y+5, r1	; 0x05
     fda:	1e 82       	std	Y+6, r1	; 0x06
     fdc:	1f 82       	std	Y+7, r1	; 0x07
     fde:	18 86       	std	Y+8, r1	; 0x08
     fe0:	a7 ef       	ldi	r26, 0xF7	; 247
     fe2:	b0 e0       	ldi	r27, 0x00	; 0
     fe4:	ce 01       	movw	r24, r28
     fe6:	05 96       	adiw	r24, 0x05	; 5
     fe8:	fc 01       	movw	r30, r24
     fea:	33 96       	adiw	r30, 0x03	; 3
     fec:	80 81       	ld	r24, Z
     fee:	28 2f       	mov	r18, r24
     ff0:	22 0f       	add	r18, r18
     ff2:	22 0f       	add	r18, r18
     ff4:	22 0f       	add	r18, r18
     ff6:	ce 01       	movw	r24, r28
     ff8:	05 96       	adiw	r24, 0x05	; 5
     ffa:	fc 01       	movw	r30, r24
     ffc:	32 96       	adiw	r30, 0x02	; 2
     ffe:	80 81       	ld	r24, Z
    1000:	82 95       	swap	r24
    1002:	86 95       	lsr	r24
    1004:	87 70       	andi	r24, 0x07	; 7
    1006:	82 0f       	add	r24, r18
    1008:	8c 93       	st	X, r24
    100a:	a6 ef       	ldi	r26, 0xF6	; 246
    100c:	b0 e0       	ldi	r27, 0x00	; 0
    100e:	ce 01       	movw	r24, r28
    1010:	05 96       	adiw	r24, 0x05	; 5
    1012:	fc 01       	movw	r30, r24
    1014:	32 96       	adiw	r30, 0x02	; 2
    1016:	80 81       	ld	r24, Z
    1018:	28 2f       	mov	r18, r24
    101a:	22 0f       	add	r18, r18
    101c:	22 0f       	add	r18, r18
    101e:	22 0f       	add	r18, r18
    1020:	ce 01       	movw	r24, r28
    1022:	05 96       	adiw	r24, 0x05	; 5
    1024:	fc 01       	movw	r30, r24
    1026:	31 96       	adiw	r30, 0x01	; 1
    1028:	80 81       	ld	r24, Z
    102a:	82 95       	swap	r24
    102c:	86 95       	lsr	r24
    102e:	87 70       	andi	r24, 0x07	; 7
    1030:	82 0f       	add	r24, r18
    1032:	8c 93       	st	X, r24
    1034:	a5 ef       	ldi	r26, 0xF5	; 245
    1036:	b0 e0       	ldi	r27, 0x00	; 0
    1038:	ce 01       	movw	r24, r28
    103a:	05 96       	adiw	r24, 0x05	; 5
    103c:	fc 01       	movw	r30, r24
    103e:	31 96       	adiw	r30, 0x01	; 1
    1040:	80 81       	ld	r24, Z
    1042:	98 2f       	mov	r25, r24
    1044:	99 0f       	add	r25, r25
    1046:	99 0f       	add	r25, r25
    1048:	99 0f       	add	r25, r25
    104a:	fe 01       	movw	r30, r28
    104c:	35 96       	adiw	r30, 0x05	; 5
    104e:	80 81       	ld	r24, Z
    1050:	82 95       	swap	r24
    1052:	86 95       	lsr	r24
    1054:	87 70       	andi	r24, 0x07	; 7
    1056:	89 0f       	add	r24, r25
    1058:	8c 93       	st	X, r24
    105a:	a4 ef       	ldi	r26, 0xF4	; 244
    105c:	b0 e0       	ldi	r27, 0x00	; 0
    105e:	fe 01       	movw	r30, r28
    1060:	35 96       	adiw	r30, 0x05	; 5
    1062:	80 81       	ld	r24, Z
    1064:	88 0f       	add	r24, r24
    1066:	88 0f       	add	r24, r24
    1068:	88 0f       	add	r24, r24
    106a:	8c 93       	st	X, r24
          Can_set_dlc(cmd->dlc);
    106c:	af ee       	ldi	r26, 0xEF	; 239
    106e:	b0 e0       	ldi	r27, 0x00	; 0
    1070:	ef ee       	ldi	r30, 0xEF	; 239
    1072:	f0 e0       	ldi	r31, 0x00	; 0
    1074:	90 81       	ld	r25, Z
    1076:	e9 85       	ldd	r30, Y+9	; 0x09
    1078:	fa 85       	ldd	r31, Y+10	; 0x0a
    107a:	87 81       	ldd	r24, Z+7	; 0x07
    107c:	89 2b       	or	r24, r25
    107e:	8c 93       	st	X, r24
          Can_clear_rtrmsk();
    1080:	a4 ef       	ldi	r26, 0xF4	; 244
    1082:	b0 e0       	ldi	r27, 0x00	; 0
    1084:	e4 ef       	ldi	r30, 0xF4	; 244
    1086:	f0 e0       	ldi	r31, 0x00	; 0
    1088:	80 81       	ld	r24, Z
    108a:	8b 7f       	andi	r24, 0xFB	; 251
    108c:	8c 93       	st	X, r24
          Can_clear_idemsk();
    108e:	a4 ef       	ldi	r26, 0xF4	; 244
    1090:	b0 e0       	ldi	r27, 0x00	; 0
    1092:	e4 ef       	ldi	r30, 0xF4	; 244
    1094:	f0 e0       	ldi	r31, 0x00	; 0
    1096:	80 81       	ld	r24, Z
    1098:	8e 7f       	andi	r24, 0xFE	; 254
    109a:	8c 93       	st	X, r24
          Can_config_rx();       
    109c:	af ee       	ldi	r26, 0xEF	; 239
    109e:	b0 e0       	ldi	r27, 0x00	; 0
    10a0:	ef ee       	ldi	r30, 0xEF	; 239
    10a2:	f0 e0       	ldi	r31, 0x00	; 0
    10a4:	90 81       	ld	r25, Z
    10a6:	8f e3       	ldi	r24, 0x3F	; 63
    10a8:	89 23       	and	r24, r25
    10aa:	8c 93       	st	X, r24
    10ac:	af ee       	ldi	r26, 0xEF	; 239
    10ae:	b0 e0       	ldi	r27, 0x00	; 0
    10b0:	ef ee       	ldi	r30, 0xEF	; 239
    10b2:	f0 e0       	ldi	r31, 0x00	; 0
    10b4:	80 81       	ld	r24, Z
    10b6:	80 68       	ori	r24, 0x80	; 128
    10b8:	8c 93       	st	X, r24
          break;
    10ba:	db c5       	rjmp	.+2998   	; 0x1c72 <__stack+0xb73>
        //------------      
        case CMD_RX_DATA:
          u32_temp=0; Can_set_ext_msk(u32_temp);
    10bc:	1d 82       	std	Y+5, r1	; 0x05
    10be:	1e 82       	std	Y+6, r1	; 0x06
    10c0:	1f 82       	std	Y+7, r1	; 0x07
    10c2:	18 86       	std	Y+8, r1	; 0x08
    10c4:	a7 ef       	ldi	r26, 0xF7	; 247
    10c6:	b0 e0       	ldi	r27, 0x00	; 0
    10c8:	ce 01       	movw	r24, r28
    10ca:	05 96       	adiw	r24, 0x05	; 5
    10cc:	fc 01       	movw	r30, r24
    10ce:	33 96       	adiw	r30, 0x03	; 3
    10d0:	80 81       	ld	r24, Z
    10d2:	28 2f       	mov	r18, r24
    10d4:	22 0f       	add	r18, r18
    10d6:	22 0f       	add	r18, r18
    10d8:	22 0f       	add	r18, r18
    10da:	ce 01       	movw	r24, r28
    10dc:	05 96       	adiw	r24, 0x05	; 5
    10de:	fc 01       	movw	r30, r24
    10e0:	32 96       	adiw	r30, 0x02	; 2
    10e2:	80 81       	ld	r24, Z
    10e4:	82 95       	swap	r24
    10e6:	86 95       	lsr	r24
    10e8:	87 70       	andi	r24, 0x07	; 7
    10ea:	82 0f       	add	r24, r18
    10ec:	8c 93       	st	X, r24
    10ee:	a6 ef       	ldi	r26, 0xF6	; 246
    10f0:	b0 e0       	ldi	r27, 0x00	; 0
    10f2:	ce 01       	movw	r24, r28
    10f4:	05 96       	adiw	r24, 0x05	; 5
    10f6:	fc 01       	movw	r30, r24
    10f8:	32 96       	adiw	r30, 0x02	; 2
    10fa:	80 81       	ld	r24, Z
    10fc:	28 2f       	mov	r18, r24
    10fe:	22 0f       	add	r18, r18
    1100:	22 0f       	add	r18, r18
    1102:	22 0f       	add	r18, r18
    1104:	ce 01       	movw	r24, r28
    1106:	05 96       	adiw	r24, 0x05	; 5
    1108:	fc 01       	movw	r30, r24
    110a:	31 96       	adiw	r30, 0x01	; 1
    110c:	80 81       	ld	r24, Z
    110e:	82 95       	swap	r24
    1110:	86 95       	lsr	r24
    1112:	87 70       	andi	r24, 0x07	; 7
    1114:	82 0f       	add	r24, r18
    1116:	8c 93       	st	X, r24
    1118:	a5 ef       	ldi	r26, 0xF5	; 245
    111a:	b0 e0       	ldi	r27, 0x00	; 0
    111c:	ce 01       	movw	r24, r28
    111e:	05 96       	adiw	r24, 0x05	; 5
    1120:	fc 01       	movw	r30, r24
    1122:	31 96       	adiw	r30, 0x01	; 1
    1124:	80 81       	ld	r24, Z
    1126:	98 2f       	mov	r25, r24
    1128:	99 0f       	add	r25, r25
    112a:	99 0f       	add	r25, r25
    112c:	99 0f       	add	r25, r25
    112e:	fe 01       	movw	r30, r28
    1130:	35 96       	adiw	r30, 0x05	; 5
    1132:	80 81       	ld	r24, Z
    1134:	82 95       	swap	r24
    1136:	86 95       	lsr	r24
    1138:	87 70       	andi	r24, 0x07	; 7
    113a:	89 0f       	add	r24, r25
    113c:	8c 93       	st	X, r24
    113e:	a4 ef       	ldi	r26, 0xF4	; 244
    1140:	b0 e0       	ldi	r27, 0x00	; 0
    1142:	fe 01       	movw	r30, r28
    1144:	35 96       	adiw	r30, 0x05	; 5
    1146:	80 81       	ld	r24, Z
    1148:	88 0f       	add	r24, r24
    114a:	88 0f       	add	r24, r24
    114c:	88 0f       	add	r24, r24
    114e:	8c 93       	st	X, r24
          Can_set_dlc(cmd->dlc);
    1150:	af ee       	ldi	r26, 0xEF	; 239
    1152:	b0 e0       	ldi	r27, 0x00	; 0
    1154:	ef ee       	ldi	r30, 0xEF	; 239
    1156:	f0 e0       	ldi	r31, 0x00	; 0
    1158:	90 81       	ld	r25, Z
    115a:	e9 85       	ldd	r30, Y+9	; 0x09
    115c:	fa 85       	ldd	r31, Y+10	; 0x0a
    115e:	87 81       	ldd	r24, Z+7	; 0x07
    1160:	89 2b       	or	r24, r25
    1162:	8c 93       	st	X, r24
          cmd->ctrl.rtr=0; Can_set_rtrmsk(); Can_clear_rtr();
    1164:	e9 85       	ldd	r30, Y+9	; 0x09
    1166:	fa 85       	ldd	r31, Y+10	; 0x0a
    1168:	13 86       	std	Z+11, r1	; 0x0b
    116a:	a4 ef       	ldi	r26, 0xF4	; 244
    116c:	b0 e0       	ldi	r27, 0x00	; 0
    116e:	e4 ef       	ldi	r30, 0xF4	; 244
    1170:	f0 e0       	ldi	r31, 0x00	; 0
    1172:	80 81       	ld	r24, Z
    1174:	84 60       	ori	r24, 0x04	; 4
    1176:	8c 93       	st	X, r24
    1178:	a0 ef       	ldi	r26, 0xF0	; 240
    117a:	b0 e0       	ldi	r27, 0x00	; 0
    117c:	e0 ef       	ldi	r30, 0xF0	; 240
    117e:	f0 e0       	ldi	r31, 0x00	; 0
    1180:	80 81       	ld	r24, Z
    1182:	8b 7f       	andi	r24, 0xFB	; 251
    1184:	8c 93       	st	X, r24
          Can_clear_idemsk();
    1186:	a4 ef       	ldi	r26, 0xF4	; 244
    1188:	b0 e0       	ldi	r27, 0x00	; 0
    118a:	e4 ef       	ldi	r30, 0xF4	; 244
    118c:	f0 e0       	ldi	r31, 0x00	; 0
    118e:	80 81       	ld	r24, Z
    1190:	8e 7f       	andi	r24, 0xFE	; 254
    1192:	8c 93       	st	X, r24
          Can_config_rx();       
    1194:	af ee       	ldi	r26, 0xEF	; 239
    1196:	b0 e0       	ldi	r27, 0x00	; 0
    1198:	ef ee       	ldi	r30, 0xEF	; 239
    119a:	f0 e0       	ldi	r31, 0x00	; 0
    119c:	90 81       	ld	r25, Z
    119e:	8f e3       	ldi	r24, 0x3F	; 63
    11a0:	89 23       	and	r24, r25
    11a2:	8c 93       	st	X, r24
    11a4:	af ee       	ldi	r26, 0xEF	; 239
    11a6:	b0 e0       	ldi	r27, 0x00	; 0
    11a8:	ef ee       	ldi	r30, 0xEF	; 239
    11aa:	f0 e0       	ldi	r31, 0x00	; 0
    11ac:	80 81       	ld	r24, Z
    11ae:	80 68       	ori	r24, 0x80	; 128
    11b0:	8c 93       	st	X, r24
          break;
    11b2:	5f c5       	rjmp	.+2750   	; 0x1c72 <__stack+0xb73>
        //------------      
        case CMD_RX_REMOTE:
          u32_temp=0; Can_set_ext_msk(u32_temp);
    11b4:	1d 82       	std	Y+5, r1	; 0x05
    11b6:	1e 82       	std	Y+6, r1	; 0x06
    11b8:	1f 82       	std	Y+7, r1	; 0x07
    11ba:	18 86       	std	Y+8, r1	; 0x08
    11bc:	a7 ef       	ldi	r26, 0xF7	; 247
    11be:	b0 e0       	ldi	r27, 0x00	; 0
    11c0:	ce 01       	movw	r24, r28
    11c2:	05 96       	adiw	r24, 0x05	; 5
    11c4:	fc 01       	movw	r30, r24
    11c6:	33 96       	adiw	r30, 0x03	; 3
    11c8:	80 81       	ld	r24, Z
    11ca:	28 2f       	mov	r18, r24
    11cc:	22 0f       	add	r18, r18
    11ce:	22 0f       	add	r18, r18
    11d0:	22 0f       	add	r18, r18
    11d2:	ce 01       	movw	r24, r28
    11d4:	05 96       	adiw	r24, 0x05	; 5
    11d6:	fc 01       	movw	r30, r24
    11d8:	32 96       	adiw	r30, 0x02	; 2
    11da:	80 81       	ld	r24, Z
    11dc:	82 95       	swap	r24
    11de:	86 95       	lsr	r24
    11e0:	87 70       	andi	r24, 0x07	; 7
    11e2:	82 0f       	add	r24, r18
    11e4:	8c 93       	st	X, r24
    11e6:	a6 ef       	ldi	r26, 0xF6	; 246
    11e8:	b0 e0       	ldi	r27, 0x00	; 0
    11ea:	ce 01       	movw	r24, r28
    11ec:	05 96       	adiw	r24, 0x05	; 5
    11ee:	fc 01       	movw	r30, r24
    11f0:	32 96       	adiw	r30, 0x02	; 2
    11f2:	80 81       	ld	r24, Z
    11f4:	28 2f       	mov	r18, r24
    11f6:	22 0f       	add	r18, r18
    11f8:	22 0f       	add	r18, r18
    11fa:	22 0f       	add	r18, r18
    11fc:	ce 01       	movw	r24, r28
    11fe:	05 96       	adiw	r24, 0x05	; 5
    1200:	fc 01       	movw	r30, r24
    1202:	31 96       	adiw	r30, 0x01	; 1
    1204:	80 81       	ld	r24, Z
    1206:	82 95       	swap	r24
    1208:	86 95       	lsr	r24
    120a:	87 70       	andi	r24, 0x07	; 7
    120c:	82 0f       	add	r24, r18
    120e:	8c 93       	st	X, r24
    1210:	a5 ef       	ldi	r26, 0xF5	; 245
    1212:	b0 e0       	ldi	r27, 0x00	; 0
    1214:	ce 01       	movw	r24, r28
    1216:	05 96       	adiw	r24, 0x05	; 5
    1218:	fc 01       	movw	r30, r24
    121a:	31 96       	adiw	r30, 0x01	; 1
    121c:	80 81       	ld	r24, Z
    121e:	98 2f       	mov	r25, r24
    1220:	99 0f       	add	r25, r25
    1222:	99 0f       	add	r25, r25
    1224:	99 0f       	add	r25, r25
    1226:	fe 01       	movw	r30, r28
    1228:	35 96       	adiw	r30, 0x05	; 5
    122a:	80 81       	ld	r24, Z
    122c:	82 95       	swap	r24
    122e:	86 95       	lsr	r24
    1230:	87 70       	andi	r24, 0x07	; 7
    1232:	89 0f       	add	r24, r25
    1234:	8c 93       	st	X, r24
    1236:	a4 ef       	ldi	r26, 0xF4	; 244
    1238:	b0 e0       	ldi	r27, 0x00	; 0
    123a:	fe 01       	movw	r30, r28
    123c:	35 96       	adiw	r30, 0x05	; 5
    123e:	80 81       	ld	r24, Z
    1240:	88 0f       	add	r24, r24
    1242:	88 0f       	add	r24, r24
    1244:	88 0f       	add	r24, r24
    1246:	8c 93       	st	X, r24
          Can_set_dlc(cmd->dlc);
    1248:	af ee       	ldi	r26, 0xEF	; 239
    124a:	b0 e0       	ldi	r27, 0x00	; 0
    124c:	ef ee       	ldi	r30, 0xEF	; 239
    124e:	f0 e0       	ldi	r31, 0x00	; 0
    1250:	90 81       	ld	r25, Z
    1252:	e9 85       	ldd	r30, Y+9	; 0x09
    1254:	fa 85       	ldd	r31, Y+10	; 0x0a
    1256:	87 81       	ldd	r24, Z+7	; 0x07
    1258:	89 2b       	or	r24, r25
    125a:	8c 93       	st	X, r24
          cmd->ctrl.rtr=1; Can_set_rtrmsk(); Can_set_rtr();
    125c:	e9 85       	ldd	r30, Y+9	; 0x09
    125e:	fa 85       	ldd	r31, Y+10	; 0x0a
    1260:	81 e0       	ldi	r24, 0x01	; 1
    1262:	83 87       	std	Z+11, r24	; 0x0b
    1264:	a4 ef       	ldi	r26, 0xF4	; 244
    1266:	b0 e0       	ldi	r27, 0x00	; 0
    1268:	e4 ef       	ldi	r30, 0xF4	; 244
    126a:	f0 e0       	ldi	r31, 0x00	; 0
    126c:	80 81       	ld	r24, Z
    126e:	84 60       	ori	r24, 0x04	; 4
    1270:	8c 93       	st	X, r24
    1272:	a0 ef       	ldi	r26, 0xF0	; 240
    1274:	b0 e0       	ldi	r27, 0x00	; 0
    1276:	e0 ef       	ldi	r30, 0xF0	; 240
    1278:	f0 e0       	ldi	r31, 0x00	; 0
    127a:	80 81       	ld	r24, Z
    127c:	84 60       	ori	r24, 0x04	; 4
    127e:	8c 93       	st	X, r24
          Can_clear_rplv();
    1280:	af ee       	ldi	r26, 0xEF	; 239
    1282:	b0 e0       	ldi	r27, 0x00	; 0
    1284:	ef ee       	ldi	r30, 0xEF	; 239
    1286:	f0 e0       	ldi	r31, 0x00	; 0
    1288:	80 81       	ld	r24, Z
    128a:	8f 7d       	andi	r24, 0xDF	; 223
    128c:	8c 93       	st	X, r24
          Can_clear_idemsk();
    128e:	a4 ef       	ldi	r26, 0xF4	; 244
    1290:	b0 e0       	ldi	r27, 0x00	; 0
    1292:	e4 ef       	ldi	r30, 0xF4	; 244
    1294:	f0 e0       	ldi	r31, 0x00	; 0
    1296:	80 81       	ld	r24, Z
    1298:	8e 7f       	andi	r24, 0xFE	; 254
    129a:	8c 93       	st	X, r24
          Can_config_rx();       
    129c:	af ee       	ldi	r26, 0xEF	; 239
    129e:	b0 e0       	ldi	r27, 0x00	; 0
    12a0:	ef ee       	ldi	r30, 0xEF	; 239
    12a2:	f0 e0       	ldi	r31, 0x00	; 0
    12a4:	90 81       	ld	r25, Z
    12a6:	8f e3       	ldi	r24, 0x3F	; 63
    12a8:	89 23       	and	r24, r25
    12aa:	8c 93       	st	X, r24
    12ac:	af ee       	ldi	r26, 0xEF	; 239
    12ae:	b0 e0       	ldi	r27, 0x00	; 0
    12b0:	ef ee       	ldi	r30, 0xEF	; 239
    12b2:	f0 e0       	ldi	r31, 0x00	; 0
    12b4:	80 81       	ld	r24, Z
    12b6:	80 68       	ori	r24, 0x80	; 128
    12b8:	8c 93       	st	X, r24
          break;
    12ba:	db c4       	rjmp	.+2486   	; 0x1c72 <__stack+0xb73>
        //------------      
        case CMD_RX_MASKED:
          if (cmd->ctrl.ide){ Can_set_ext_id(cmd->id.ext);}
    12bc:	e9 85       	ldd	r30, Y+9	; 0x09
    12be:	fa 85       	ldd	r31, Y+10	; 0x0a
    12c0:	84 85       	ldd	r24, Z+12	; 0x0c
    12c2:	88 23       	and	r24, r24
    12c4:	09 f4       	brne	.+2      	; 0x12c8 <__stack+0x1c9>
    12c6:	57 c0       	rjmp	.+174    	; 0x1376 <__stack+0x277>
    12c8:	a3 ef       	ldi	r26, 0xF3	; 243
    12ca:	b0 e0       	ldi	r27, 0x00	; 0
    12cc:	89 85       	ldd	r24, Y+9	; 0x09
    12ce:	9a 85       	ldd	r25, Y+10	; 0x0a
    12d0:	03 96       	adiw	r24, 0x03	; 3
    12d2:	fc 01       	movw	r30, r24
    12d4:	33 96       	adiw	r30, 0x03	; 3
    12d6:	80 81       	ld	r24, Z
    12d8:	28 2f       	mov	r18, r24
    12da:	22 0f       	add	r18, r18
    12dc:	22 0f       	add	r18, r18
    12de:	22 0f       	add	r18, r18
    12e0:	89 85       	ldd	r24, Y+9	; 0x09
    12e2:	9a 85       	ldd	r25, Y+10	; 0x0a
    12e4:	03 96       	adiw	r24, 0x03	; 3
    12e6:	fc 01       	movw	r30, r24
    12e8:	32 96       	adiw	r30, 0x02	; 2
    12ea:	80 81       	ld	r24, Z
    12ec:	82 95       	swap	r24
    12ee:	86 95       	lsr	r24
    12f0:	87 70       	andi	r24, 0x07	; 7
    12f2:	82 0f       	add	r24, r18
    12f4:	8c 93       	st	X, r24
    12f6:	a2 ef       	ldi	r26, 0xF2	; 242
    12f8:	b0 e0       	ldi	r27, 0x00	; 0
    12fa:	89 85       	ldd	r24, Y+9	; 0x09
    12fc:	9a 85       	ldd	r25, Y+10	; 0x0a
    12fe:	03 96       	adiw	r24, 0x03	; 3
    1300:	fc 01       	movw	r30, r24
    1302:	32 96       	adiw	r30, 0x02	; 2
    1304:	80 81       	ld	r24, Z
    1306:	28 2f       	mov	r18, r24
    1308:	22 0f       	add	r18, r18
    130a:	22 0f       	add	r18, r18
    130c:	22 0f       	add	r18, r18
    130e:	89 85       	ldd	r24, Y+9	; 0x09
    1310:	9a 85       	ldd	r25, Y+10	; 0x0a
    1312:	03 96       	adiw	r24, 0x03	; 3
    1314:	fc 01       	movw	r30, r24
    1316:	31 96       	adiw	r30, 0x01	; 1
    1318:	80 81       	ld	r24, Z
    131a:	82 95       	swap	r24
    131c:	86 95       	lsr	r24
    131e:	87 70       	andi	r24, 0x07	; 7
    1320:	82 0f       	add	r24, r18
    1322:	8c 93       	st	X, r24
    1324:	a1 ef       	ldi	r26, 0xF1	; 241
    1326:	b0 e0       	ldi	r27, 0x00	; 0
    1328:	89 85       	ldd	r24, Y+9	; 0x09
    132a:	9a 85       	ldd	r25, Y+10	; 0x0a
    132c:	03 96       	adiw	r24, 0x03	; 3
    132e:	fc 01       	movw	r30, r24
    1330:	31 96       	adiw	r30, 0x01	; 1
    1332:	80 81       	ld	r24, Z
    1334:	28 2f       	mov	r18, r24
    1336:	22 0f       	add	r18, r18
    1338:	22 0f       	add	r18, r18
    133a:	22 0f       	add	r18, r18
    133c:	89 85       	ldd	r24, Y+9	; 0x09
    133e:	9a 85       	ldd	r25, Y+10	; 0x0a
    1340:	03 96       	adiw	r24, 0x03	; 3
    1342:	fc 01       	movw	r30, r24
    1344:	80 81       	ld	r24, Z
    1346:	82 95       	swap	r24
    1348:	86 95       	lsr	r24
    134a:	87 70       	andi	r24, 0x07	; 7
    134c:	82 0f       	add	r24, r18
    134e:	8c 93       	st	X, r24
    1350:	a0 ef       	ldi	r26, 0xF0	; 240
    1352:	b0 e0       	ldi	r27, 0x00	; 0
    1354:	89 85       	ldd	r24, Y+9	; 0x09
    1356:	9a 85       	ldd	r25, Y+10	; 0x0a
    1358:	03 96       	adiw	r24, 0x03	; 3
    135a:	fc 01       	movw	r30, r24
    135c:	80 81       	ld	r24, Z
    135e:	88 0f       	add	r24, r24
    1360:	88 0f       	add	r24, r24
    1362:	88 0f       	add	r24, r24
    1364:	8c 93       	st	X, r24
    1366:	af ee       	ldi	r26, 0xEF	; 239
    1368:	b0 e0       	ldi	r27, 0x00	; 0
    136a:	ef ee       	ldi	r30, 0xEF	; 239
    136c:	f0 e0       	ldi	r31, 0x00	; 0
    136e:	80 81       	ld	r24, Z
    1370:	80 61       	ori	r24, 0x10	; 16
    1372:	8c 93       	st	X, r24
    1374:	28 c0       	rjmp	.+80     	; 0x13c6 <__stack+0x2c7>
          else              { Can_set_std_id(cmd->id.std);}
    1376:	a3 ef       	ldi	r26, 0xF3	; 243
    1378:	b0 e0       	ldi	r27, 0x00	; 0
    137a:	89 85       	ldd	r24, Y+9	; 0x09
    137c:	9a 85       	ldd	r25, Y+10	; 0x0a
    137e:	03 96       	adiw	r24, 0x03	; 3
    1380:	fc 01       	movw	r30, r24
    1382:	31 96       	adiw	r30, 0x01	; 1
    1384:	80 81       	ld	r24, Z
    1386:	28 2f       	mov	r18, r24
    1388:	22 95       	swap	r18
    138a:	22 0f       	add	r18, r18
    138c:	20 7e       	andi	r18, 0xE0	; 224
    138e:	89 85       	ldd	r24, Y+9	; 0x09
    1390:	9a 85       	ldd	r25, Y+10	; 0x0a
    1392:	03 96       	adiw	r24, 0x03	; 3
    1394:	fc 01       	movw	r30, r24
    1396:	80 81       	ld	r24, Z
    1398:	86 95       	lsr	r24
    139a:	86 95       	lsr	r24
    139c:	86 95       	lsr	r24
    139e:	82 0f       	add	r24, r18
    13a0:	8c 93       	st	X, r24
    13a2:	a2 ef       	ldi	r26, 0xF2	; 242
    13a4:	b0 e0       	ldi	r27, 0x00	; 0
    13a6:	89 85       	ldd	r24, Y+9	; 0x09
    13a8:	9a 85       	ldd	r25, Y+10	; 0x0a
    13aa:	03 96       	adiw	r24, 0x03	; 3
    13ac:	fc 01       	movw	r30, r24
    13ae:	80 81       	ld	r24, Z
    13b0:	82 95       	swap	r24
    13b2:	88 0f       	add	r24, r24
    13b4:	80 7e       	andi	r24, 0xE0	; 224
    13b6:	8c 93       	st	X, r24
    13b8:	af ee       	ldi	r26, 0xEF	; 239
    13ba:	b0 e0       	ldi	r27, 0x00	; 0
    13bc:	ef ee       	ldi	r30, 0xEF	; 239
    13be:	f0 e0       	ldi	r31, 0x00	; 0
    13c0:	80 81       	ld	r24, Z
    13c2:	8f 7e       	andi	r24, 0xEF	; 239
    13c4:	8c 93       	st	X, r24
          u32_temp=~0; Can_set_ext_msk(u32_temp);
    13c6:	8f ef       	ldi	r24, 0xFF	; 255
    13c8:	9f ef       	ldi	r25, 0xFF	; 255
    13ca:	af ef       	ldi	r26, 0xFF	; 255
    13cc:	bf ef       	ldi	r27, 0xFF	; 255
    13ce:	8d 83       	std	Y+5, r24	; 0x05
    13d0:	9e 83       	std	Y+6, r25	; 0x06
    13d2:	af 83       	std	Y+7, r26	; 0x07
    13d4:	b8 87       	std	Y+8, r27	; 0x08
    13d6:	a7 ef       	ldi	r26, 0xF7	; 247
    13d8:	b0 e0       	ldi	r27, 0x00	; 0
    13da:	ce 01       	movw	r24, r28
    13dc:	05 96       	adiw	r24, 0x05	; 5
    13de:	fc 01       	movw	r30, r24
    13e0:	33 96       	adiw	r30, 0x03	; 3
    13e2:	80 81       	ld	r24, Z
    13e4:	28 2f       	mov	r18, r24
    13e6:	22 0f       	add	r18, r18
    13e8:	22 0f       	add	r18, r18
    13ea:	22 0f       	add	r18, r18
    13ec:	ce 01       	movw	r24, r28
    13ee:	05 96       	adiw	r24, 0x05	; 5
    13f0:	fc 01       	movw	r30, r24
    13f2:	32 96       	adiw	r30, 0x02	; 2
    13f4:	80 81       	ld	r24, Z
    13f6:	82 95       	swap	r24
    13f8:	86 95       	lsr	r24
    13fa:	87 70       	andi	r24, 0x07	; 7
    13fc:	82 0f       	add	r24, r18
    13fe:	8c 93       	st	X, r24
    1400:	a6 ef       	ldi	r26, 0xF6	; 246
    1402:	b0 e0       	ldi	r27, 0x00	; 0
    1404:	ce 01       	movw	r24, r28
    1406:	05 96       	adiw	r24, 0x05	; 5
    1408:	fc 01       	movw	r30, r24
    140a:	32 96       	adiw	r30, 0x02	; 2
    140c:	80 81       	ld	r24, Z
    140e:	28 2f       	mov	r18, r24
    1410:	22 0f       	add	r18, r18
    1412:	22 0f       	add	r18, r18
    1414:	22 0f       	add	r18, r18
    1416:	ce 01       	movw	r24, r28
    1418:	05 96       	adiw	r24, 0x05	; 5
    141a:	fc 01       	movw	r30, r24
    141c:	31 96       	adiw	r30, 0x01	; 1
    141e:	80 81       	ld	r24, Z
    1420:	82 95       	swap	r24
    1422:	86 95       	lsr	r24
    1424:	87 70       	andi	r24, 0x07	; 7
    1426:	82 0f       	add	r24, r18
    1428:	8c 93       	st	X, r24
    142a:	a5 ef       	ldi	r26, 0xF5	; 245
    142c:	b0 e0       	ldi	r27, 0x00	; 0
    142e:	ce 01       	movw	r24, r28
    1430:	05 96       	adiw	r24, 0x05	; 5
    1432:	fc 01       	movw	r30, r24
    1434:	31 96       	adiw	r30, 0x01	; 1
    1436:	80 81       	ld	r24, Z
    1438:	98 2f       	mov	r25, r24
    143a:	99 0f       	add	r25, r25
    143c:	99 0f       	add	r25, r25
    143e:	99 0f       	add	r25, r25
    1440:	fe 01       	movw	r30, r28
    1442:	35 96       	adiw	r30, 0x05	; 5
    1444:	80 81       	ld	r24, Z
    1446:	82 95       	swap	r24
    1448:	86 95       	lsr	r24
    144a:	87 70       	andi	r24, 0x07	; 7
    144c:	89 0f       	add	r24, r25
    144e:	8c 93       	st	X, r24
    1450:	a4 ef       	ldi	r26, 0xF4	; 244
    1452:	b0 e0       	ldi	r27, 0x00	; 0
    1454:	fe 01       	movw	r30, r28
    1456:	35 96       	adiw	r30, 0x05	; 5
    1458:	80 81       	ld	r24, Z
    145a:	88 0f       	add	r24, r24
    145c:	88 0f       	add	r24, r24
    145e:	88 0f       	add	r24, r24
    1460:	8c 93       	st	X, r24
          Can_set_dlc(cmd->dlc);
    1462:	af ee       	ldi	r26, 0xEF	; 239
    1464:	b0 e0       	ldi	r27, 0x00	; 0
    1466:	ef ee       	ldi	r30, 0xEF	; 239
    1468:	f0 e0       	ldi	r31, 0x00	; 0
    146a:	90 81       	ld	r25, Z
    146c:	e9 85       	ldd	r30, Y+9	; 0x09
    146e:	fa 85       	ldd	r31, Y+10	; 0x0a
    1470:	87 81       	ldd	r24, Z+7	; 0x07
    1472:	89 2b       	or	r24, r25
    1474:	8c 93       	st	X, r24
          Can_clear_rtrmsk();
    1476:	a4 ef       	ldi	r26, 0xF4	; 244
    1478:	b0 e0       	ldi	r27, 0x00	; 0
    147a:	e4 ef       	ldi	r30, 0xF4	; 244
    147c:	f0 e0       	ldi	r31, 0x00	; 0
    147e:	80 81       	ld	r24, Z
    1480:	8b 7f       	andi	r24, 0xFB	; 251
    1482:	8c 93       	st	X, r24
          Can_set_idemsk();
    1484:	a4 ef       	ldi	r26, 0xF4	; 244
    1486:	b0 e0       	ldi	r27, 0x00	; 0
    1488:	e4 ef       	ldi	r30, 0xF4	; 244
    148a:	f0 e0       	ldi	r31, 0x00	; 0
    148c:	80 81       	ld	r24, Z
    148e:	81 60       	ori	r24, 0x01	; 1
    1490:	8c 93       	st	X, r24
          Can_config_rx();       
    1492:	af ee       	ldi	r26, 0xEF	; 239
    1494:	b0 e0       	ldi	r27, 0x00	; 0
    1496:	ef ee       	ldi	r30, 0xEF	; 239
    1498:	f0 e0       	ldi	r31, 0x00	; 0
    149a:	90 81       	ld	r25, Z
    149c:	8f e3       	ldi	r24, 0x3F	; 63
    149e:	89 23       	and	r24, r25
    14a0:	8c 93       	st	X, r24
    14a2:	af ee       	ldi	r26, 0xEF	; 239
    14a4:	b0 e0       	ldi	r27, 0x00	; 0
    14a6:	ef ee       	ldi	r30, 0xEF	; 239
    14a8:	f0 e0       	ldi	r31, 0x00	; 0
    14aa:	80 81       	ld	r24, Z
    14ac:	80 68       	ori	r24, 0x80	; 128
    14ae:	8c 93       	st	X, r24
          break;
    14b0:	e0 c3       	rjmp	.+1984   	; 0x1c72 <__stack+0xb73>
        //------------      
        case CMD_RX_DATA_MASKED:
          if (cmd->ctrl.ide){ Can_set_ext_id(cmd->id.ext);}
    14b2:	e9 85       	ldd	r30, Y+9	; 0x09
    14b4:	fa 85       	ldd	r31, Y+10	; 0x0a
    14b6:	84 85       	ldd	r24, Z+12	; 0x0c
    14b8:	88 23       	and	r24, r24
    14ba:	09 f4       	brne	.+2      	; 0x14be <__stack+0x3bf>
    14bc:	57 c0       	rjmp	.+174    	; 0x156c <__stack+0x46d>
    14be:	a3 ef       	ldi	r26, 0xF3	; 243
    14c0:	b0 e0       	ldi	r27, 0x00	; 0
    14c2:	89 85       	ldd	r24, Y+9	; 0x09
    14c4:	9a 85       	ldd	r25, Y+10	; 0x0a
    14c6:	03 96       	adiw	r24, 0x03	; 3
    14c8:	fc 01       	movw	r30, r24
    14ca:	33 96       	adiw	r30, 0x03	; 3
    14cc:	80 81       	ld	r24, Z
    14ce:	28 2f       	mov	r18, r24
    14d0:	22 0f       	add	r18, r18
    14d2:	22 0f       	add	r18, r18
    14d4:	22 0f       	add	r18, r18
    14d6:	89 85       	ldd	r24, Y+9	; 0x09
    14d8:	9a 85       	ldd	r25, Y+10	; 0x0a
    14da:	03 96       	adiw	r24, 0x03	; 3
    14dc:	fc 01       	movw	r30, r24
    14de:	32 96       	adiw	r30, 0x02	; 2
    14e0:	80 81       	ld	r24, Z
    14e2:	82 95       	swap	r24
    14e4:	86 95       	lsr	r24
    14e6:	87 70       	andi	r24, 0x07	; 7
    14e8:	82 0f       	add	r24, r18
    14ea:	8c 93       	st	X, r24
    14ec:	a2 ef       	ldi	r26, 0xF2	; 242
    14ee:	b0 e0       	ldi	r27, 0x00	; 0
    14f0:	89 85       	ldd	r24, Y+9	; 0x09
    14f2:	9a 85       	ldd	r25, Y+10	; 0x0a
    14f4:	03 96       	adiw	r24, 0x03	; 3
    14f6:	fc 01       	movw	r30, r24
    14f8:	32 96       	adiw	r30, 0x02	; 2
    14fa:	80 81       	ld	r24, Z
    14fc:	28 2f       	mov	r18, r24
    14fe:	22 0f       	add	r18, r18
    1500:	22 0f       	add	r18, r18
    1502:	22 0f       	add	r18, r18
    1504:	89 85       	ldd	r24, Y+9	; 0x09
    1506:	9a 85       	ldd	r25, Y+10	; 0x0a
    1508:	03 96       	adiw	r24, 0x03	; 3
    150a:	fc 01       	movw	r30, r24
    150c:	31 96       	adiw	r30, 0x01	; 1
    150e:	80 81       	ld	r24, Z
    1510:	82 95       	swap	r24
    1512:	86 95       	lsr	r24
    1514:	87 70       	andi	r24, 0x07	; 7
    1516:	82 0f       	add	r24, r18
    1518:	8c 93       	st	X, r24
    151a:	a1 ef       	ldi	r26, 0xF1	; 241
    151c:	b0 e0       	ldi	r27, 0x00	; 0
    151e:	89 85       	ldd	r24, Y+9	; 0x09
    1520:	9a 85       	ldd	r25, Y+10	; 0x0a
    1522:	03 96       	adiw	r24, 0x03	; 3
    1524:	fc 01       	movw	r30, r24
    1526:	31 96       	adiw	r30, 0x01	; 1
    1528:	80 81       	ld	r24, Z
    152a:	28 2f       	mov	r18, r24
    152c:	22 0f       	add	r18, r18
    152e:	22 0f       	add	r18, r18
    1530:	22 0f       	add	r18, r18
    1532:	89 85       	ldd	r24, Y+9	; 0x09
    1534:	9a 85       	ldd	r25, Y+10	; 0x0a
    1536:	03 96       	adiw	r24, 0x03	; 3
    1538:	fc 01       	movw	r30, r24
    153a:	80 81       	ld	r24, Z
    153c:	82 95       	swap	r24
    153e:	86 95       	lsr	r24
    1540:	87 70       	andi	r24, 0x07	; 7
    1542:	82 0f       	add	r24, r18
    1544:	8c 93       	st	X, r24
    1546:	a0 ef       	ldi	r26, 0xF0	; 240
    1548:	b0 e0       	ldi	r27, 0x00	; 0
    154a:	89 85       	ldd	r24, Y+9	; 0x09
    154c:	9a 85       	ldd	r25, Y+10	; 0x0a
    154e:	03 96       	adiw	r24, 0x03	; 3
    1550:	fc 01       	movw	r30, r24
    1552:	80 81       	ld	r24, Z
    1554:	88 0f       	add	r24, r24
    1556:	88 0f       	add	r24, r24
    1558:	88 0f       	add	r24, r24
    155a:	8c 93       	st	X, r24
    155c:	af ee       	ldi	r26, 0xEF	; 239
    155e:	b0 e0       	ldi	r27, 0x00	; 0
    1560:	ef ee       	ldi	r30, 0xEF	; 239
    1562:	f0 e0       	ldi	r31, 0x00	; 0
    1564:	80 81       	ld	r24, Z
    1566:	80 61       	ori	r24, 0x10	; 16
    1568:	8c 93       	st	X, r24
    156a:	28 c0       	rjmp	.+80     	; 0x15bc <__stack+0x4bd>
          else              { Can_set_std_id(cmd->id.std);}
    156c:	a3 ef       	ldi	r26, 0xF3	; 243
    156e:	b0 e0       	ldi	r27, 0x00	; 0
    1570:	89 85       	ldd	r24, Y+9	; 0x09
    1572:	9a 85       	ldd	r25, Y+10	; 0x0a
    1574:	03 96       	adiw	r24, 0x03	; 3
    1576:	fc 01       	movw	r30, r24
    1578:	31 96       	adiw	r30, 0x01	; 1
    157a:	80 81       	ld	r24, Z
    157c:	28 2f       	mov	r18, r24
    157e:	22 95       	swap	r18
    1580:	22 0f       	add	r18, r18
    1582:	20 7e       	andi	r18, 0xE0	; 224
    1584:	89 85       	ldd	r24, Y+9	; 0x09
    1586:	9a 85       	ldd	r25, Y+10	; 0x0a
    1588:	03 96       	adiw	r24, 0x03	; 3
    158a:	fc 01       	movw	r30, r24
    158c:	80 81       	ld	r24, Z
    158e:	86 95       	lsr	r24
    1590:	86 95       	lsr	r24
    1592:	86 95       	lsr	r24
    1594:	82 0f       	add	r24, r18
    1596:	8c 93       	st	X, r24
    1598:	a2 ef       	ldi	r26, 0xF2	; 242
    159a:	b0 e0       	ldi	r27, 0x00	; 0
    159c:	89 85       	ldd	r24, Y+9	; 0x09
    159e:	9a 85       	ldd	r25, Y+10	; 0x0a
    15a0:	03 96       	adiw	r24, 0x03	; 3
    15a2:	fc 01       	movw	r30, r24
    15a4:	80 81       	ld	r24, Z
    15a6:	82 95       	swap	r24
    15a8:	88 0f       	add	r24, r24
    15aa:	80 7e       	andi	r24, 0xE0	; 224
    15ac:	8c 93       	st	X, r24
    15ae:	af ee       	ldi	r26, 0xEF	; 239
    15b0:	b0 e0       	ldi	r27, 0x00	; 0
    15b2:	ef ee       	ldi	r30, 0xEF	; 239
    15b4:	f0 e0       	ldi	r31, 0x00	; 0
    15b6:	80 81       	ld	r24, Z
    15b8:	8f 7e       	andi	r24, 0xEF	; 239
    15ba:	8c 93       	st	X, r24
          u32_temp=~0; Can_set_ext_msk(u32_temp);
    15bc:	8f ef       	ldi	r24, 0xFF	; 255
    15be:	9f ef       	ldi	r25, 0xFF	; 255
    15c0:	af ef       	ldi	r26, 0xFF	; 255
    15c2:	bf ef       	ldi	r27, 0xFF	; 255
    15c4:	8d 83       	std	Y+5, r24	; 0x05
    15c6:	9e 83       	std	Y+6, r25	; 0x06
    15c8:	af 83       	std	Y+7, r26	; 0x07
    15ca:	b8 87       	std	Y+8, r27	; 0x08
    15cc:	a7 ef       	ldi	r26, 0xF7	; 247
    15ce:	b0 e0       	ldi	r27, 0x00	; 0
    15d0:	ce 01       	movw	r24, r28
    15d2:	05 96       	adiw	r24, 0x05	; 5
    15d4:	fc 01       	movw	r30, r24
    15d6:	33 96       	adiw	r30, 0x03	; 3
    15d8:	80 81       	ld	r24, Z
    15da:	28 2f       	mov	r18, r24
    15dc:	22 0f       	add	r18, r18
    15de:	22 0f       	add	r18, r18
    15e0:	22 0f       	add	r18, r18
    15e2:	ce 01       	movw	r24, r28
    15e4:	05 96       	adiw	r24, 0x05	; 5
    15e6:	fc 01       	movw	r30, r24
    15e8:	32 96       	adiw	r30, 0x02	; 2
    15ea:	80 81       	ld	r24, Z
    15ec:	82 95       	swap	r24
    15ee:	86 95       	lsr	r24
    15f0:	87 70       	andi	r24, 0x07	; 7
    15f2:	82 0f       	add	r24, r18
    15f4:	8c 93       	st	X, r24
    15f6:	a6 ef       	ldi	r26, 0xF6	; 246
    15f8:	b0 e0       	ldi	r27, 0x00	; 0
    15fa:	ce 01       	movw	r24, r28
    15fc:	05 96       	adiw	r24, 0x05	; 5
    15fe:	fc 01       	movw	r30, r24
    1600:	32 96       	adiw	r30, 0x02	; 2
    1602:	80 81       	ld	r24, Z
    1604:	28 2f       	mov	r18, r24
    1606:	22 0f       	add	r18, r18
    1608:	22 0f       	add	r18, r18
    160a:	22 0f       	add	r18, r18
    160c:	ce 01       	movw	r24, r28
    160e:	05 96       	adiw	r24, 0x05	; 5
    1610:	fc 01       	movw	r30, r24
    1612:	31 96       	adiw	r30, 0x01	; 1
    1614:	80 81       	ld	r24, Z
    1616:	82 95       	swap	r24
    1618:	86 95       	lsr	r24
    161a:	87 70       	andi	r24, 0x07	; 7
    161c:	82 0f       	add	r24, r18
    161e:	8c 93       	st	X, r24
    1620:	a5 ef       	ldi	r26, 0xF5	; 245
    1622:	b0 e0       	ldi	r27, 0x00	; 0
    1624:	ce 01       	movw	r24, r28
    1626:	05 96       	adiw	r24, 0x05	; 5
    1628:	fc 01       	movw	r30, r24
    162a:	31 96       	adiw	r30, 0x01	; 1
    162c:	80 81       	ld	r24, Z
    162e:	98 2f       	mov	r25, r24
    1630:	99 0f       	add	r25, r25
    1632:	99 0f       	add	r25, r25
    1634:	99 0f       	add	r25, r25
    1636:	fe 01       	movw	r30, r28
    1638:	35 96       	adiw	r30, 0x05	; 5
    163a:	80 81       	ld	r24, Z
    163c:	82 95       	swap	r24
    163e:	86 95       	lsr	r24
    1640:	87 70       	andi	r24, 0x07	; 7
    1642:	89 0f       	add	r24, r25
    1644:	8c 93       	st	X, r24
    1646:	a4 ef       	ldi	r26, 0xF4	; 244
    1648:	b0 e0       	ldi	r27, 0x00	; 0
    164a:	fe 01       	movw	r30, r28
    164c:	35 96       	adiw	r30, 0x05	; 5
    164e:	80 81       	ld	r24, Z
    1650:	88 0f       	add	r24, r24
    1652:	88 0f       	add	r24, r24
    1654:	88 0f       	add	r24, r24
    1656:	8c 93       	st	X, r24
          Can_set_dlc(cmd->dlc);
    1658:	af ee       	ldi	r26, 0xEF	; 239
    165a:	b0 e0       	ldi	r27, 0x00	; 0
    165c:	ef ee       	ldi	r30, 0xEF	; 239
    165e:	f0 e0       	ldi	r31, 0x00	; 0
    1660:	90 81       	ld	r25, Z
    1662:	e9 85       	ldd	r30, Y+9	; 0x09
    1664:	fa 85       	ldd	r31, Y+10	; 0x0a
    1666:	87 81       	ldd	r24, Z+7	; 0x07
    1668:	89 2b       	or	r24, r25
    166a:	8c 93       	st	X, r24
          cmd->ctrl.rtr=0; Can_set_rtrmsk(); Can_clear_rtr();
    166c:	e9 85       	ldd	r30, Y+9	; 0x09
    166e:	fa 85       	ldd	r31, Y+10	; 0x0a
    1670:	13 86       	std	Z+11, r1	; 0x0b
    1672:	a4 ef       	ldi	r26, 0xF4	; 244
    1674:	b0 e0       	ldi	r27, 0x00	; 0
    1676:	e4 ef       	ldi	r30, 0xF4	; 244
    1678:	f0 e0       	ldi	r31, 0x00	; 0
    167a:	80 81       	ld	r24, Z
    167c:	84 60       	ori	r24, 0x04	; 4
    167e:	8c 93       	st	X, r24
    1680:	a0 ef       	ldi	r26, 0xF0	; 240
    1682:	b0 e0       	ldi	r27, 0x00	; 0
    1684:	e0 ef       	ldi	r30, 0xF0	; 240
    1686:	f0 e0       	ldi	r31, 0x00	; 0
    1688:	80 81       	ld	r24, Z
    168a:	8b 7f       	andi	r24, 0xFB	; 251
    168c:	8c 93       	st	X, r24
          Can_set_idemsk();
    168e:	a4 ef       	ldi	r26, 0xF4	; 244
    1690:	b0 e0       	ldi	r27, 0x00	; 0
    1692:	e4 ef       	ldi	r30, 0xF4	; 244
    1694:	f0 e0       	ldi	r31, 0x00	; 0
    1696:	80 81       	ld	r24, Z
    1698:	81 60       	ori	r24, 0x01	; 1
    169a:	8c 93       	st	X, r24
          Can_config_rx();       
    169c:	af ee       	ldi	r26, 0xEF	; 239
    169e:	b0 e0       	ldi	r27, 0x00	; 0
    16a0:	ef ee       	ldi	r30, 0xEF	; 239
    16a2:	f0 e0       	ldi	r31, 0x00	; 0
    16a4:	90 81       	ld	r25, Z
    16a6:	8f e3       	ldi	r24, 0x3F	; 63
    16a8:	89 23       	and	r24, r25
    16aa:	8c 93       	st	X, r24
    16ac:	af ee       	ldi	r26, 0xEF	; 239
    16ae:	b0 e0       	ldi	r27, 0x00	; 0
    16b0:	ef ee       	ldi	r30, 0xEF	; 239
    16b2:	f0 e0       	ldi	r31, 0x00	; 0
    16b4:	80 81       	ld	r24, Z
    16b6:	80 68       	ori	r24, 0x80	; 128
    16b8:	8c 93       	st	X, r24
          break;
    16ba:	db c2       	rjmp	.+1462   	; 0x1c72 <__stack+0xb73>
        //------------      
        case CMD_RX_REMOTE_MASKED:
          if (cmd->ctrl.ide){ Can_set_ext_id(cmd->id.ext);}
    16bc:	e9 85       	ldd	r30, Y+9	; 0x09
    16be:	fa 85       	ldd	r31, Y+10	; 0x0a
    16c0:	84 85       	ldd	r24, Z+12	; 0x0c
    16c2:	88 23       	and	r24, r24
    16c4:	09 f4       	brne	.+2      	; 0x16c8 <__stack+0x5c9>
    16c6:	57 c0       	rjmp	.+174    	; 0x1776 <__stack+0x677>
    16c8:	a3 ef       	ldi	r26, 0xF3	; 243
    16ca:	b0 e0       	ldi	r27, 0x00	; 0
    16cc:	89 85       	ldd	r24, Y+9	; 0x09
    16ce:	9a 85       	ldd	r25, Y+10	; 0x0a
    16d0:	03 96       	adiw	r24, 0x03	; 3
    16d2:	fc 01       	movw	r30, r24
    16d4:	33 96       	adiw	r30, 0x03	; 3
    16d6:	80 81       	ld	r24, Z
    16d8:	28 2f       	mov	r18, r24
    16da:	22 0f       	add	r18, r18
    16dc:	22 0f       	add	r18, r18
    16de:	22 0f       	add	r18, r18
    16e0:	89 85       	ldd	r24, Y+9	; 0x09
    16e2:	9a 85       	ldd	r25, Y+10	; 0x0a
    16e4:	03 96       	adiw	r24, 0x03	; 3
    16e6:	fc 01       	movw	r30, r24
    16e8:	32 96       	adiw	r30, 0x02	; 2
    16ea:	80 81       	ld	r24, Z
    16ec:	82 95       	swap	r24
    16ee:	86 95       	lsr	r24
    16f0:	87 70       	andi	r24, 0x07	; 7
    16f2:	82 0f       	add	r24, r18
    16f4:	8c 93       	st	X, r24
    16f6:	a2 ef       	ldi	r26, 0xF2	; 242
    16f8:	b0 e0       	ldi	r27, 0x00	; 0
    16fa:	89 85       	ldd	r24, Y+9	; 0x09
    16fc:	9a 85       	ldd	r25, Y+10	; 0x0a
    16fe:	03 96       	adiw	r24, 0x03	; 3
    1700:	fc 01       	movw	r30, r24
    1702:	32 96       	adiw	r30, 0x02	; 2
    1704:	80 81       	ld	r24, Z
    1706:	28 2f       	mov	r18, r24
    1708:	22 0f       	add	r18, r18
    170a:	22 0f       	add	r18, r18
    170c:	22 0f       	add	r18, r18
    170e:	89 85       	ldd	r24, Y+9	; 0x09
    1710:	9a 85       	ldd	r25, Y+10	; 0x0a
    1712:	03 96       	adiw	r24, 0x03	; 3
    1714:	fc 01       	movw	r30, r24
    1716:	31 96       	adiw	r30, 0x01	; 1
    1718:	80 81       	ld	r24, Z
    171a:	82 95       	swap	r24
    171c:	86 95       	lsr	r24
    171e:	87 70       	andi	r24, 0x07	; 7
    1720:	82 0f       	add	r24, r18
    1722:	8c 93       	st	X, r24
    1724:	a1 ef       	ldi	r26, 0xF1	; 241
    1726:	b0 e0       	ldi	r27, 0x00	; 0
    1728:	89 85       	ldd	r24, Y+9	; 0x09
    172a:	9a 85       	ldd	r25, Y+10	; 0x0a
    172c:	03 96       	adiw	r24, 0x03	; 3
    172e:	fc 01       	movw	r30, r24
    1730:	31 96       	adiw	r30, 0x01	; 1
    1732:	80 81       	ld	r24, Z
    1734:	28 2f       	mov	r18, r24
    1736:	22 0f       	add	r18, r18
    1738:	22 0f       	add	r18, r18
    173a:	22 0f       	add	r18, r18
    173c:	89 85       	ldd	r24, Y+9	; 0x09
    173e:	9a 85       	ldd	r25, Y+10	; 0x0a
    1740:	03 96       	adiw	r24, 0x03	; 3
    1742:	fc 01       	movw	r30, r24
    1744:	80 81       	ld	r24, Z
    1746:	82 95       	swap	r24
    1748:	86 95       	lsr	r24
    174a:	87 70       	andi	r24, 0x07	; 7
    174c:	82 0f       	add	r24, r18
    174e:	8c 93       	st	X, r24
    1750:	a0 ef       	ldi	r26, 0xF0	; 240
    1752:	b0 e0       	ldi	r27, 0x00	; 0
    1754:	89 85       	ldd	r24, Y+9	; 0x09
    1756:	9a 85       	ldd	r25, Y+10	; 0x0a
    1758:	03 96       	adiw	r24, 0x03	; 3
    175a:	fc 01       	movw	r30, r24
    175c:	80 81       	ld	r24, Z
    175e:	88 0f       	add	r24, r24
    1760:	88 0f       	add	r24, r24
    1762:	88 0f       	add	r24, r24
    1764:	8c 93       	st	X, r24
    1766:	af ee       	ldi	r26, 0xEF	; 239
    1768:	b0 e0       	ldi	r27, 0x00	; 0
    176a:	ef ee       	ldi	r30, 0xEF	; 239
    176c:	f0 e0       	ldi	r31, 0x00	; 0
    176e:	80 81       	ld	r24, Z
    1770:	80 61       	ori	r24, 0x10	; 16
    1772:	8c 93       	st	X, r24
    1774:	28 c0       	rjmp	.+80     	; 0x17c6 <__stack+0x6c7>
          else              { Can_set_std_id(cmd->id.std);}
    1776:	a3 ef       	ldi	r26, 0xF3	; 243
    1778:	b0 e0       	ldi	r27, 0x00	; 0
    177a:	89 85       	ldd	r24, Y+9	; 0x09
    177c:	9a 85       	ldd	r25, Y+10	; 0x0a
    177e:	03 96       	adiw	r24, 0x03	; 3
    1780:	fc 01       	movw	r30, r24
    1782:	31 96       	adiw	r30, 0x01	; 1
    1784:	80 81       	ld	r24, Z
    1786:	28 2f       	mov	r18, r24
    1788:	22 95       	swap	r18
    178a:	22 0f       	add	r18, r18
    178c:	20 7e       	andi	r18, 0xE0	; 224
    178e:	89 85       	ldd	r24, Y+9	; 0x09
    1790:	9a 85       	ldd	r25, Y+10	; 0x0a
    1792:	03 96       	adiw	r24, 0x03	; 3
    1794:	fc 01       	movw	r30, r24
    1796:	80 81       	ld	r24, Z
    1798:	86 95       	lsr	r24
    179a:	86 95       	lsr	r24
    179c:	86 95       	lsr	r24
    179e:	82 0f       	add	r24, r18
    17a0:	8c 93       	st	X, r24
    17a2:	a2 ef       	ldi	r26, 0xF2	; 242
    17a4:	b0 e0       	ldi	r27, 0x00	; 0
    17a6:	89 85       	ldd	r24, Y+9	; 0x09
    17a8:	9a 85       	ldd	r25, Y+10	; 0x0a
    17aa:	03 96       	adiw	r24, 0x03	; 3
    17ac:	fc 01       	movw	r30, r24
    17ae:	80 81       	ld	r24, Z
    17b0:	82 95       	swap	r24
    17b2:	88 0f       	add	r24, r24
    17b4:	80 7e       	andi	r24, 0xE0	; 224
    17b6:	8c 93       	st	X, r24
    17b8:	af ee       	ldi	r26, 0xEF	; 239
    17ba:	b0 e0       	ldi	r27, 0x00	; 0
    17bc:	ef ee       	ldi	r30, 0xEF	; 239
    17be:	f0 e0       	ldi	r31, 0x00	; 0
    17c0:	80 81       	ld	r24, Z
    17c2:	8f 7e       	andi	r24, 0xEF	; 239
    17c4:	8c 93       	st	X, r24
          u32_temp=~0; Can_set_ext_msk(u32_temp);
    17c6:	8f ef       	ldi	r24, 0xFF	; 255
    17c8:	9f ef       	ldi	r25, 0xFF	; 255
    17ca:	af ef       	ldi	r26, 0xFF	; 255
    17cc:	bf ef       	ldi	r27, 0xFF	; 255
    17ce:	8d 83       	std	Y+5, r24	; 0x05
    17d0:	9e 83       	std	Y+6, r25	; 0x06
    17d2:	af 83       	std	Y+7, r26	; 0x07
    17d4:	b8 87       	std	Y+8, r27	; 0x08
    17d6:	a7 ef       	ldi	r26, 0xF7	; 247
    17d8:	b0 e0       	ldi	r27, 0x00	; 0
    17da:	ce 01       	movw	r24, r28
    17dc:	05 96       	adiw	r24, 0x05	; 5
    17de:	fc 01       	movw	r30, r24
    17e0:	33 96       	adiw	r30, 0x03	; 3
    17e2:	80 81       	ld	r24, Z
    17e4:	28 2f       	mov	r18, r24
    17e6:	22 0f       	add	r18, r18
    17e8:	22 0f       	add	r18, r18
    17ea:	22 0f       	add	r18, r18
    17ec:	ce 01       	movw	r24, r28
    17ee:	05 96       	adiw	r24, 0x05	; 5
    17f0:	fc 01       	movw	r30, r24
    17f2:	32 96       	adiw	r30, 0x02	; 2
    17f4:	80 81       	ld	r24, Z
    17f6:	82 95       	swap	r24
    17f8:	86 95       	lsr	r24
    17fa:	87 70       	andi	r24, 0x07	; 7
    17fc:	82 0f       	add	r24, r18
    17fe:	8c 93       	st	X, r24
    1800:	a6 ef       	ldi	r26, 0xF6	; 246
    1802:	b0 e0       	ldi	r27, 0x00	; 0
    1804:	ce 01       	movw	r24, r28
    1806:	05 96       	adiw	r24, 0x05	; 5
    1808:	fc 01       	movw	r30, r24
    180a:	32 96       	adiw	r30, 0x02	; 2
    180c:	80 81       	ld	r24, Z
    180e:	28 2f       	mov	r18, r24
    1810:	22 0f       	add	r18, r18
    1812:	22 0f       	add	r18, r18
    1814:	22 0f       	add	r18, r18
    1816:	ce 01       	movw	r24, r28
    1818:	05 96       	adiw	r24, 0x05	; 5
    181a:	fc 01       	movw	r30, r24
    181c:	31 96       	adiw	r30, 0x01	; 1
    181e:	80 81       	ld	r24, Z
    1820:	82 95       	swap	r24
    1822:	86 95       	lsr	r24
    1824:	87 70       	andi	r24, 0x07	; 7
    1826:	82 0f       	add	r24, r18
    1828:	8c 93       	st	X, r24
    182a:	a5 ef       	ldi	r26, 0xF5	; 245
    182c:	b0 e0       	ldi	r27, 0x00	; 0
    182e:	ce 01       	movw	r24, r28
    1830:	05 96       	adiw	r24, 0x05	; 5
    1832:	fc 01       	movw	r30, r24
    1834:	31 96       	adiw	r30, 0x01	; 1
    1836:	80 81       	ld	r24, Z
    1838:	98 2f       	mov	r25, r24
    183a:	99 0f       	add	r25, r25
    183c:	99 0f       	add	r25, r25
    183e:	99 0f       	add	r25, r25
    1840:	fe 01       	movw	r30, r28
    1842:	35 96       	adiw	r30, 0x05	; 5
    1844:	80 81       	ld	r24, Z
    1846:	82 95       	swap	r24
    1848:	86 95       	lsr	r24
    184a:	87 70       	andi	r24, 0x07	; 7
    184c:	89 0f       	add	r24, r25
    184e:	8c 93       	st	X, r24
    1850:	a4 ef       	ldi	r26, 0xF4	; 244
    1852:	b0 e0       	ldi	r27, 0x00	; 0
    1854:	fe 01       	movw	r30, r28
    1856:	35 96       	adiw	r30, 0x05	; 5
    1858:	80 81       	ld	r24, Z
    185a:	88 0f       	add	r24, r24
    185c:	88 0f       	add	r24, r24
    185e:	88 0f       	add	r24, r24
    1860:	8c 93       	st	X, r24
          Can_set_dlc(cmd->dlc);
    1862:	af ee       	ldi	r26, 0xEF	; 239
    1864:	b0 e0       	ldi	r27, 0x00	; 0
    1866:	ef ee       	ldi	r30, 0xEF	; 239
    1868:	f0 e0       	ldi	r31, 0x00	; 0
    186a:	90 81       	ld	r25, Z
    186c:	e9 85       	ldd	r30, Y+9	; 0x09
    186e:	fa 85       	ldd	r31, Y+10	; 0x0a
    1870:	87 81       	ldd	r24, Z+7	; 0x07
    1872:	89 2b       	or	r24, r25
    1874:	8c 93       	st	X, r24
          cmd->ctrl.rtr=1; Can_set_rtrmsk(); Can_set_rtr();
    1876:	e9 85       	ldd	r30, Y+9	; 0x09
    1878:	fa 85       	ldd	r31, Y+10	; 0x0a
    187a:	81 e0       	ldi	r24, 0x01	; 1
    187c:	83 87       	std	Z+11, r24	; 0x0b
    187e:	a4 ef       	ldi	r26, 0xF4	; 244
    1880:	b0 e0       	ldi	r27, 0x00	; 0
    1882:	e4 ef       	ldi	r30, 0xF4	; 244
    1884:	f0 e0       	ldi	r31, 0x00	; 0
    1886:	80 81       	ld	r24, Z
    1888:	84 60       	ori	r24, 0x04	; 4
    188a:	8c 93       	st	X, r24
    188c:	a0 ef       	ldi	r26, 0xF0	; 240
    188e:	b0 e0       	ldi	r27, 0x00	; 0
    1890:	e0 ef       	ldi	r30, 0xF0	; 240
    1892:	f0 e0       	ldi	r31, 0x00	; 0
    1894:	80 81       	ld	r24, Z
    1896:	84 60       	ori	r24, 0x04	; 4
    1898:	8c 93       	st	X, r24
          Can_clear_rplv();
    189a:	af ee       	ldi	r26, 0xEF	; 239
    189c:	b0 e0       	ldi	r27, 0x00	; 0
    189e:	ef ee       	ldi	r30, 0xEF	; 239
    18a0:	f0 e0       	ldi	r31, 0x00	; 0
    18a2:	80 81       	ld	r24, Z
    18a4:	8f 7d       	andi	r24, 0xDF	; 223
    18a6:	8c 93       	st	X, r24
          Can_set_idemsk();
    18a8:	a4 ef       	ldi	r26, 0xF4	; 244
    18aa:	b0 e0       	ldi	r27, 0x00	; 0
    18ac:	e4 ef       	ldi	r30, 0xF4	; 244
    18ae:	f0 e0       	ldi	r31, 0x00	; 0
    18b0:	80 81       	ld	r24, Z
    18b2:	81 60       	ori	r24, 0x01	; 1
    18b4:	8c 93       	st	X, r24
          Can_config_rx();       
    18b6:	af ee       	ldi	r26, 0xEF	; 239
    18b8:	b0 e0       	ldi	r27, 0x00	; 0
    18ba:	ef ee       	ldi	r30, 0xEF	; 239
    18bc:	f0 e0       	ldi	r31, 0x00	; 0
    18be:	90 81       	ld	r25, Z
    18c0:	8f e3       	ldi	r24, 0x3F	; 63
    18c2:	89 23       	and	r24, r25
    18c4:	8c 93       	st	X, r24
    18c6:	af ee       	ldi	r26, 0xEF	; 239
    18c8:	b0 e0       	ldi	r27, 0x00	; 0
    18ca:	ef ee       	ldi	r30, 0xEF	; 239
    18cc:	f0 e0       	ldi	r31, 0x00	; 0
    18ce:	80 81       	ld	r24, Z
    18d0:	80 68       	ori	r24, 0x80	; 128
    18d2:	8c 93       	st	X, r24
          break;
    18d4:	ce c1       	rjmp	.+924    	; 0x1c72 <__stack+0xb73>
        //------------      
        case CMD_REPLY:
          for (cpt=0;cpt<cmd->dlc;cpt++) CANMSG = *(cmd->pt_data + cpt);
    18d6:	1b 82       	std	Y+3, r1	; 0x03
    18d8:	10 c0       	rjmp	.+32     	; 0x18fa <__stack+0x7fb>
    18da:	aa ef       	ldi	r26, 0xFA	; 250
    18dc:	b0 e0       	ldi	r27, 0x00	; 0
    18de:	e9 85       	ldd	r30, Y+9	; 0x09
    18e0:	fa 85       	ldd	r31, Y+10	; 0x0a
    18e2:	20 85       	ldd	r18, Z+8	; 0x08
    18e4:	31 85       	ldd	r19, Z+9	; 0x09
    18e6:	8b 81       	ldd	r24, Y+3	; 0x03
    18e8:	99 27       	eor	r25, r25
    18ea:	f9 01       	movw	r30, r18
    18ec:	e8 0f       	add	r30, r24
    18ee:	f9 1f       	adc	r31, r25
    18f0:	80 81       	ld	r24, Z
    18f2:	8c 93       	st	X, r24
    18f4:	8b 81       	ldd	r24, Y+3	; 0x03
    18f6:	8f 5f       	subi	r24, 0xFF	; 255
    18f8:	8b 83       	std	Y+3, r24	; 0x03
    18fa:	e9 85       	ldd	r30, Y+9	; 0x09
    18fc:	fa 85       	ldd	r31, Y+10	; 0x0a
    18fe:	97 81       	ldd	r25, Z+7	; 0x07
    1900:	8b 81       	ldd	r24, Y+3	; 0x03
    1902:	89 17       	cp	r24, r25
    1904:	50 f3       	brcs	.-44     	; 0x18da <__stack+0x7db>
          u32_temp=0; Can_set_ext_msk(u32_temp);
    1906:	1d 82       	std	Y+5, r1	; 0x05
    1908:	1e 82       	std	Y+6, r1	; 0x06
    190a:	1f 82       	std	Y+7, r1	; 0x07
    190c:	18 86       	std	Y+8, r1	; 0x08
    190e:	a7 ef       	ldi	r26, 0xF7	; 247
    1910:	b0 e0       	ldi	r27, 0x00	; 0
    1912:	ce 01       	movw	r24, r28
    1914:	05 96       	adiw	r24, 0x05	; 5
    1916:	fc 01       	movw	r30, r24
    1918:	33 96       	adiw	r30, 0x03	; 3
    191a:	80 81       	ld	r24, Z
    191c:	28 2f       	mov	r18, r24
    191e:	22 0f       	add	r18, r18
    1920:	22 0f       	add	r18, r18
    1922:	22 0f       	add	r18, r18
    1924:	ce 01       	movw	r24, r28
    1926:	05 96       	adiw	r24, 0x05	; 5
    1928:	fc 01       	movw	r30, r24
    192a:	32 96       	adiw	r30, 0x02	; 2
    192c:	80 81       	ld	r24, Z
    192e:	82 95       	swap	r24
    1930:	86 95       	lsr	r24
    1932:	87 70       	andi	r24, 0x07	; 7
    1934:	82 0f       	add	r24, r18
    1936:	8c 93       	st	X, r24
    1938:	a6 ef       	ldi	r26, 0xF6	; 246
    193a:	b0 e0       	ldi	r27, 0x00	; 0
    193c:	ce 01       	movw	r24, r28
    193e:	05 96       	adiw	r24, 0x05	; 5
    1940:	fc 01       	movw	r30, r24
    1942:	32 96       	adiw	r30, 0x02	; 2
    1944:	80 81       	ld	r24, Z
    1946:	28 2f       	mov	r18, r24
    1948:	22 0f       	add	r18, r18
    194a:	22 0f       	add	r18, r18
    194c:	22 0f       	add	r18, r18
    194e:	ce 01       	movw	r24, r28
    1950:	05 96       	adiw	r24, 0x05	; 5
    1952:	fc 01       	movw	r30, r24
    1954:	31 96       	adiw	r30, 0x01	; 1
    1956:	80 81       	ld	r24, Z
    1958:	82 95       	swap	r24
    195a:	86 95       	lsr	r24
    195c:	87 70       	andi	r24, 0x07	; 7
    195e:	82 0f       	add	r24, r18
    1960:	8c 93       	st	X, r24
    1962:	a5 ef       	ldi	r26, 0xF5	; 245
    1964:	b0 e0       	ldi	r27, 0x00	; 0
    1966:	ce 01       	movw	r24, r28
    1968:	05 96       	adiw	r24, 0x05	; 5
    196a:	fc 01       	movw	r30, r24
    196c:	31 96       	adiw	r30, 0x01	; 1
    196e:	80 81       	ld	r24, Z
    1970:	98 2f       	mov	r25, r24
    1972:	99 0f       	add	r25, r25
    1974:	99 0f       	add	r25, r25
    1976:	99 0f       	add	r25, r25
    1978:	fe 01       	movw	r30, r28
    197a:	35 96       	adiw	r30, 0x05	; 5
    197c:	80 81       	ld	r24, Z
    197e:	82 95       	swap	r24
    1980:	86 95       	lsr	r24
    1982:	87 70       	andi	r24, 0x07	; 7
    1984:	89 0f       	add	r24, r25
    1986:	8c 93       	st	X, r24
    1988:	a4 ef       	ldi	r26, 0xF4	; 244
    198a:	b0 e0       	ldi	r27, 0x00	; 0
    198c:	fe 01       	movw	r30, r28
    198e:	35 96       	adiw	r30, 0x05	; 5
    1990:	80 81       	ld	r24, Z
    1992:	88 0f       	add	r24, r24
    1994:	88 0f       	add	r24, r24
    1996:	88 0f       	add	r24, r24
    1998:	8c 93       	st	X, r24
          Can_set_dlc(cmd->dlc);
    199a:	af ee       	ldi	r26, 0xEF	; 239
    199c:	b0 e0       	ldi	r27, 0x00	; 0
    199e:	ef ee       	ldi	r30, 0xEF	; 239
    19a0:	f0 e0       	ldi	r31, 0x00	; 0
    19a2:	90 81       	ld	r25, Z
    19a4:	e9 85       	ldd	r30, Y+9	; 0x09
    19a6:	fa 85       	ldd	r31, Y+10	; 0x0a
    19a8:	87 81       	ldd	r24, Z+7	; 0x07
    19aa:	89 2b       	or	r24, r25
    19ac:	8c 93       	st	X, r24
          cmd->ctrl.rtr=1; Can_set_rtrmsk(); Can_set_rtr();
    19ae:	e9 85       	ldd	r30, Y+9	; 0x09
    19b0:	fa 85       	ldd	r31, Y+10	; 0x0a
    19b2:	81 e0       	ldi	r24, 0x01	; 1
    19b4:	83 87       	std	Z+11, r24	; 0x0b
    19b6:	a4 ef       	ldi	r26, 0xF4	; 244
    19b8:	b0 e0       	ldi	r27, 0x00	; 0
    19ba:	e4 ef       	ldi	r30, 0xF4	; 244
    19bc:	f0 e0       	ldi	r31, 0x00	; 0
    19be:	80 81       	ld	r24, Z
    19c0:	84 60       	ori	r24, 0x04	; 4
    19c2:	8c 93       	st	X, r24
    19c4:	a0 ef       	ldi	r26, 0xF0	; 240
    19c6:	b0 e0       	ldi	r27, 0x00	; 0
    19c8:	e0 ef       	ldi	r30, 0xF0	; 240
    19ca:	f0 e0       	ldi	r31, 0x00	; 0
    19cc:	80 81       	ld	r24, Z
    19ce:	84 60       	ori	r24, 0x04	; 4
    19d0:	8c 93       	st	X, r24
          Can_set_rplv();
    19d2:	af ee       	ldi	r26, 0xEF	; 239
    19d4:	b0 e0       	ldi	r27, 0x00	; 0
    19d6:	ef ee       	ldi	r30, 0xEF	; 239
    19d8:	f0 e0       	ldi	r31, 0x00	; 0
    19da:	80 81       	ld	r24, Z
    19dc:	80 62       	ori	r24, 0x20	; 32
    19de:	8c 93       	st	X, r24
          Can_clear_idemsk();
    19e0:	a4 ef       	ldi	r26, 0xF4	; 244
    19e2:	b0 e0       	ldi	r27, 0x00	; 0
    19e4:	e4 ef       	ldi	r30, 0xF4	; 244
    19e6:	f0 e0       	ldi	r31, 0x00	; 0
    19e8:	80 81       	ld	r24, Z
    19ea:	8e 7f       	andi	r24, 0xFE	; 254
    19ec:	8c 93       	st	X, r24
          Can_config_rx();       
    19ee:	af ee       	ldi	r26, 0xEF	; 239
    19f0:	b0 e0       	ldi	r27, 0x00	; 0
    19f2:	ef ee       	ldi	r30, 0xEF	; 239
    19f4:	f0 e0       	ldi	r31, 0x00	; 0
    19f6:	90 81       	ld	r25, Z
    19f8:	8f e3       	ldi	r24, 0x3F	; 63
    19fa:	89 23       	and	r24, r25
    19fc:	8c 93       	st	X, r24
    19fe:	af ee       	ldi	r26, 0xEF	; 239
    1a00:	b0 e0       	ldi	r27, 0x00	; 0
    1a02:	ef ee       	ldi	r30, 0xEF	; 239
    1a04:	f0 e0       	ldi	r31, 0x00	; 0
    1a06:	80 81       	ld	r24, Z
    1a08:	80 68       	ori	r24, 0x80	; 128
    1a0a:	8c 93       	st	X, r24
          break;
    1a0c:	32 c1       	rjmp	.+612    	; 0x1c72 <__stack+0xb73>
        //------------      
        case CMD_REPLY_MASKED:
          if (cmd->ctrl.ide){ Can_set_ext_id(cmd->id.ext);}
    1a0e:	e9 85       	ldd	r30, Y+9	; 0x09
    1a10:	fa 85       	ldd	r31, Y+10	; 0x0a
    1a12:	84 85       	ldd	r24, Z+12	; 0x0c
    1a14:	88 23       	and	r24, r24
    1a16:	09 f4       	brne	.+2      	; 0x1a1a <__stack+0x91b>
    1a18:	57 c0       	rjmp	.+174    	; 0x1ac8 <__stack+0x9c9>
    1a1a:	a3 ef       	ldi	r26, 0xF3	; 243
    1a1c:	b0 e0       	ldi	r27, 0x00	; 0
    1a1e:	89 85       	ldd	r24, Y+9	; 0x09
    1a20:	9a 85       	ldd	r25, Y+10	; 0x0a
    1a22:	03 96       	adiw	r24, 0x03	; 3
    1a24:	fc 01       	movw	r30, r24
    1a26:	33 96       	adiw	r30, 0x03	; 3
    1a28:	80 81       	ld	r24, Z
    1a2a:	28 2f       	mov	r18, r24
    1a2c:	22 0f       	add	r18, r18
    1a2e:	22 0f       	add	r18, r18
    1a30:	22 0f       	add	r18, r18
    1a32:	89 85       	ldd	r24, Y+9	; 0x09
    1a34:	9a 85       	ldd	r25, Y+10	; 0x0a
    1a36:	03 96       	adiw	r24, 0x03	; 3
    1a38:	fc 01       	movw	r30, r24
    1a3a:	32 96       	adiw	r30, 0x02	; 2
    1a3c:	80 81       	ld	r24, Z
    1a3e:	82 95       	swap	r24
    1a40:	86 95       	lsr	r24
    1a42:	87 70       	andi	r24, 0x07	; 7
    1a44:	82 0f       	add	r24, r18
    1a46:	8c 93       	st	X, r24
    1a48:	a2 ef       	ldi	r26, 0xF2	; 242
    1a4a:	b0 e0       	ldi	r27, 0x00	; 0
    1a4c:	89 85       	ldd	r24, Y+9	; 0x09
    1a4e:	9a 85       	ldd	r25, Y+10	; 0x0a
    1a50:	03 96       	adiw	r24, 0x03	; 3
    1a52:	fc 01       	movw	r30, r24
    1a54:	32 96       	adiw	r30, 0x02	; 2
    1a56:	80 81       	ld	r24, Z
    1a58:	28 2f       	mov	r18, r24
    1a5a:	22 0f       	add	r18, r18
    1a5c:	22 0f       	add	r18, r18
    1a5e:	22 0f       	add	r18, r18
    1a60:	89 85       	ldd	r24, Y+9	; 0x09
    1a62:	9a 85       	ldd	r25, Y+10	; 0x0a
    1a64:	03 96       	adiw	r24, 0x03	; 3
    1a66:	fc 01       	movw	r30, r24
    1a68:	31 96       	adiw	r30, 0x01	; 1
    1a6a:	80 81       	ld	r24, Z
    1a6c:	82 95       	swap	r24
    1a6e:	86 95       	lsr	r24
    1a70:	87 70       	andi	r24, 0x07	; 7
    1a72:	82 0f       	add	r24, r18
    1a74:	8c 93       	st	X, r24
    1a76:	a1 ef       	ldi	r26, 0xF1	; 241
    1a78:	b0 e0       	ldi	r27, 0x00	; 0
    1a7a:	89 85       	ldd	r24, Y+9	; 0x09
    1a7c:	9a 85       	ldd	r25, Y+10	; 0x0a
    1a7e:	03 96       	adiw	r24, 0x03	; 3
    1a80:	fc 01       	movw	r30, r24
    1a82:	31 96       	adiw	r30, 0x01	; 1
    1a84:	80 81       	ld	r24, Z
    1a86:	28 2f       	mov	r18, r24
    1a88:	22 0f       	add	r18, r18
    1a8a:	22 0f       	add	r18, r18
    1a8c:	22 0f       	add	r18, r18
    1a8e:	89 85       	ldd	r24, Y+9	; 0x09
    1a90:	9a 85       	ldd	r25, Y+10	; 0x0a
    1a92:	03 96       	adiw	r24, 0x03	; 3
    1a94:	fc 01       	movw	r30, r24
    1a96:	80 81       	ld	r24, Z
    1a98:	82 95       	swap	r24
    1a9a:	86 95       	lsr	r24
    1a9c:	87 70       	andi	r24, 0x07	; 7
    1a9e:	82 0f       	add	r24, r18
    1aa0:	8c 93       	st	X, r24
    1aa2:	a0 ef       	ldi	r26, 0xF0	; 240
    1aa4:	b0 e0       	ldi	r27, 0x00	; 0
    1aa6:	89 85       	ldd	r24, Y+9	; 0x09
    1aa8:	9a 85       	ldd	r25, Y+10	; 0x0a
    1aaa:	03 96       	adiw	r24, 0x03	; 3
    1aac:	fc 01       	movw	r30, r24
    1aae:	80 81       	ld	r24, Z
    1ab0:	88 0f       	add	r24, r24
    1ab2:	88 0f       	add	r24, r24
    1ab4:	88 0f       	add	r24, r24
    1ab6:	8c 93       	st	X, r24
    1ab8:	af ee       	ldi	r26, 0xEF	; 239
    1aba:	b0 e0       	ldi	r27, 0x00	; 0
    1abc:	ef ee       	ldi	r30, 0xEF	; 239
    1abe:	f0 e0       	ldi	r31, 0x00	; 0
    1ac0:	80 81       	ld	r24, Z
    1ac2:	80 61       	ori	r24, 0x10	; 16
    1ac4:	8c 93       	st	X, r24
    1ac6:	28 c0       	rjmp	.+80     	; 0x1b18 <__stack+0xa19>
          else              { Can_set_std_id(cmd->id.std);}
    1ac8:	a3 ef       	ldi	r26, 0xF3	; 243
    1aca:	b0 e0       	ldi	r27, 0x00	; 0
    1acc:	89 85       	ldd	r24, Y+9	; 0x09
    1ace:	9a 85       	ldd	r25, Y+10	; 0x0a
    1ad0:	03 96       	adiw	r24, 0x03	; 3
    1ad2:	fc 01       	movw	r30, r24
    1ad4:	31 96       	adiw	r30, 0x01	; 1
    1ad6:	80 81       	ld	r24, Z
    1ad8:	28 2f       	mov	r18, r24
    1ada:	22 95       	swap	r18
    1adc:	22 0f       	add	r18, r18
    1ade:	20 7e       	andi	r18, 0xE0	; 224
    1ae0:	89 85       	ldd	r24, Y+9	; 0x09
    1ae2:	9a 85       	ldd	r25, Y+10	; 0x0a
    1ae4:	03 96       	adiw	r24, 0x03	; 3
    1ae6:	fc 01       	movw	r30, r24
    1ae8:	80 81       	ld	r24, Z
    1aea:	86 95       	lsr	r24
    1aec:	86 95       	lsr	r24
    1aee:	86 95       	lsr	r24
    1af0:	82 0f       	add	r24, r18
    1af2:	8c 93       	st	X, r24
    1af4:	a2 ef       	ldi	r26, 0xF2	; 242
    1af6:	b0 e0       	ldi	r27, 0x00	; 0
    1af8:	89 85       	ldd	r24, Y+9	; 0x09
    1afa:	9a 85       	ldd	r25, Y+10	; 0x0a
    1afc:	03 96       	adiw	r24, 0x03	; 3
    1afe:	fc 01       	movw	r30, r24
    1b00:	80 81       	ld	r24, Z
    1b02:	82 95       	swap	r24
    1b04:	88 0f       	add	r24, r24
    1b06:	80 7e       	andi	r24, 0xE0	; 224
    1b08:	8c 93       	st	X, r24
    1b0a:	af ee       	ldi	r26, 0xEF	; 239
    1b0c:	b0 e0       	ldi	r27, 0x00	; 0
    1b0e:	ef ee       	ldi	r30, 0xEF	; 239
    1b10:	f0 e0       	ldi	r31, 0x00	; 0
    1b12:	80 81       	ld	r24, Z
    1b14:	8f 7e       	andi	r24, 0xEF	; 239
    1b16:	8c 93       	st	X, r24
          for (cpt=0;cpt<cmd->dlc;cpt++) CANMSG = *(cmd->pt_data + cpt);
    1b18:	1b 82       	std	Y+3, r1	; 0x03
    1b1a:	10 c0       	rjmp	.+32     	; 0x1b3c <__stack+0xa3d>
    1b1c:	aa ef       	ldi	r26, 0xFA	; 250
    1b1e:	b0 e0       	ldi	r27, 0x00	; 0
    1b20:	e9 85       	ldd	r30, Y+9	; 0x09
    1b22:	fa 85       	ldd	r31, Y+10	; 0x0a
    1b24:	20 85       	ldd	r18, Z+8	; 0x08
    1b26:	31 85       	ldd	r19, Z+9	; 0x09
    1b28:	8b 81       	ldd	r24, Y+3	; 0x03
    1b2a:	99 27       	eor	r25, r25
    1b2c:	f9 01       	movw	r30, r18
    1b2e:	e8 0f       	add	r30, r24
    1b30:	f9 1f       	adc	r31, r25
    1b32:	80 81       	ld	r24, Z
    1b34:	8c 93       	st	X, r24
    1b36:	8b 81       	ldd	r24, Y+3	; 0x03
    1b38:	8f 5f       	subi	r24, 0xFF	; 255
    1b3a:	8b 83       	std	Y+3, r24	; 0x03
    1b3c:	e9 85       	ldd	r30, Y+9	; 0x09
    1b3e:	fa 85       	ldd	r31, Y+10	; 0x0a
    1b40:	97 81       	ldd	r25, Z+7	; 0x07
    1b42:	8b 81       	ldd	r24, Y+3	; 0x03
    1b44:	89 17       	cp	r24, r25
    1b46:	50 f3       	brcs	.-44     	; 0x1b1c <__stack+0xa1d>
          u32_temp=~0; Can_set_ext_msk(u32_temp);
    1b48:	8f ef       	ldi	r24, 0xFF	; 255
    1b4a:	9f ef       	ldi	r25, 0xFF	; 255
    1b4c:	af ef       	ldi	r26, 0xFF	; 255
    1b4e:	bf ef       	ldi	r27, 0xFF	; 255
    1b50:	8d 83       	std	Y+5, r24	; 0x05
    1b52:	9e 83       	std	Y+6, r25	; 0x06
    1b54:	af 83       	std	Y+7, r26	; 0x07
    1b56:	b8 87       	std	Y+8, r27	; 0x08
    1b58:	a7 ef       	ldi	r26, 0xF7	; 247
    1b5a:	b0 e0       	ldi	r27, 0x00	; 0
    1b5c:	ce 01       	movw	r24, r28
    1b5e:	05 96       	adiw	r24, 0x05	; 5
    1b60:	fc 01       	movw	r30, r24
    1b62:	33 96       	adiw	r30, 0x03	; 3
    1b64:	80 81       	ld	r24, Z
    1b66:	28 2f       	mov	r18, r24
    1b68:	22 0f       	add	r18, r18
    1b6a:	22 0f       	add	r18, r18
    1b6c:	22 0f       	add	r18, r18
    1b6e:	ce 01       	movw	r24, r28
    1b70:	05 96       	adiw	r24, 0x05	; 5
    1b72:	fc 01       	movw	r30, r24
    1b74:	32 96       	adiw	r30, 0x02	; 2
    1b76:	80 81       	ld	r24, Z
    1b78:	82 95       	swap	r24
    1b7a:	86 95       	lsr	r24
    1b7c:	87 70       	andi	r24, 0x07	; 7
    1b7e:	82 0f       	add	r24, r18
    1b80:	8c 93       	st	X, r24
    1b82:	a6 ef       	ldi	r26, 0xF6	; 246
    1b84:	b0 e0       	ldi	r27, 0x00	; 0
    1b86:	ce 01       	movw	r24, r28
    1b88:	05 96       	adiw	r24, 0x05	; 5
    1b8a:	fc 01       	movw	r30, r24
    1b8c:	32 96       	adiw	r30, 0x02	; 2
    1b8e:	80 81       	ld	r24, Z
    1b90:	28 2f       	mov	r18, r24
    1b92:	22 0f       	add	r18, r18
    1b94:	22 0f       	add	r18, r18
    1b96:	22 0f       	add	r18, r18
    1b98:	ce 01       	movw	r24, r28
    1b9a:	05 96       	adiw	r24, 0x05	; 5
    1b9c:	fc 01       	movw	r30, r24
    1b9e:	31 96       	adiw	r30, 0x01	; 1
    1ba0:	80 81       	ld	r24, Z
    1ba2:	82 95       	swap	r24
    1ba4:	86 95       	lsr	r24
    1ba6:	87 70       	andi	r24, 0x07	; 7
    1ba8:	82 0f       	add	r24, r18
    1baa:	8c 93       	st	X, r24
    1bac:	a5 ef       	ldi	r26, 0xF5	; 245
    1bae:	b0 e0       	ldi	r27, 0x00	; 0
    1bb0:	ce 01       	movw	r24, r28
    1bb2:	05 96       	adiw	r24, 0x05	; 5
    1bb4:	fc 01       	movw	r30, r24
    1bb6:	31 96       	adiw	r30, 0x01	; 1
    1bb8:	80 81       	ld	r24, Z
    1bba:	98 2f       	mov	r25, r24
    1bbc:	99 0f       	add	r25, r25
    1bbe:	99 0f       	add	r25, r25
    1bc0:	99 0f       	add	r25, r25
    1bc2:	fe 01       	movw	r30, r28
    1bc4:	35 96       	adiw	r30, 0x05	; 5
    1bc6:	80 81       	ld	r24, Z
    1bc8:	82 95       	swap	r24
    1bca:	86 95       	lsr	r24
    1bcc:	87 70       	andi	r24, 0x07	; 7
    1bce:	89 0f       	add	r24, r25
    1bd0:	8c 93       	st	X, r24
    1bd2:	a4 ef       	ldi	r26, 0xF4	; 244
    1bd4:	b0 e0       	ldi	r27, 0x00	; 0
    1bd6:	fe 01       	movw	r30, r28
    1bd8:	35 96       	adiw	r30, 0x05	; 5
    1bda:	80 81       	ld	r24, Z
    1bdc:	88 0f       	add	r24, r24
    1bde:	88 0f       	add	r24, r24
    1be0:	88 0f       	add	r24, r24
    1be2:	8c 93       	st	X, r24
          Can_set_dlc(cmd->dlc);
    1be4:	af ee       	ldi	r26, 0xEF	; 239
    1be6:	b0 e0       	ldi	r27, 0x00	; 0
    1be8:	ef ee       	ldi	r30, 0xEF	; 239
    1bea:	f0 e0       	ldi	r31, 0x00	; 0
    1bec:	90 81       	ld	r25, Z
    1bee:	e9 85       	ldd	r30, Y+9	; 0x09
    1bf0:	fa 85       	ldd	r31, Y+10	; 0x0a
    1bf2:	87 81       	ldd	r24, Z+7	; 0x07
    1bf4:	89 2b       	or	r24, r25
    1bf6:	8c 93       	st	X, r24
          cmd->ctrl.rtr=1; Can_set_rtrmsk(); Can_set_rtr();
    1bf8:	e9 85       	ldd	r30, Y+9	; 0x09
    1bfa:	fa 85       	ldd	r31, Y+10	; 0x0a
    1bfc:	81 e0       	ldi	r24, 0x01	; 1
    1bfe:	83 87       	std	Z+11, r24	; 0x0b
    1c00:	a4 ef       	ldi	r26, 0xF4	; 244
    1c02:	b0 e0       	ldi	r27, 0x00	; 0
    1c04:	e4 ef       	ldi	r30, 0xF4	; 244
    1c06:	f0 e0       	ldi	r31, 0x00	; 0
    1c08:	80 81       	ld	r24, Z
    1c0a:	84 60       	ori	r24, 0x04	; 4
    1c0c:	8c 93       	st	X, r24
    1c0e:	a0 ef       	ldi	r26, 0xF0	; 240
    1c10:	b0 e0       	ldi	r27, 0x00	; 0
    1c12:	e0 ef       	ldi	r30, 0xF0	; 240
    1c14:	f0 e0       	ldi	r31, 0x00	; 0
    1c16:	80 81       	ld	r24, Z
    1c18:	84 60       	ori	r24, 0x04	; 4
    1c1a:	8c 93       	st	X, r24
          Can_set_rplv();
    1c1c:	af ee       	ldi	r26, 0xEF	; 239
    1c1e:	b0 e0       	ldi	r27, 0x00	; 0
    1c20:	ef ee       	ldi	r30, 0xEF	; 239
    1c22:	f0 e0       	ldi	r31, 0x00	; 0
    1c24:	80 81       	ld	r24, Z
    1c26:	80 62       	ori	r24, 0x20	; 32
    1c28:	8c 93       	st	X, r24
          Can_set_idemsk();
    1c2a:	a4 ef       	ldi	r26, 0xF4	; 244
    1c2c:	b0 e0       	ldi	r27, 0x00	; 0
    1c2e:	e4 ef       	ldi	r30, 0xF4	; 244
    1c30:	f0 e0       	ldi	r31, 0x00	; 0
    1c32:	80 81       	ld	r24, Z
    1c34:	81 60       	ori	r24, 0x01	; 1
    1c36:	8c 93       	st	X, r24
          Can_config_rx();       
    1c38:	af ee       	ldi	r26, 0xEF	; 239
    1c3a:	b0 e0       	ldi	r27, 0x00	; 0
    1c3c:	ef ee       	ldi	r30, 0xEF	; 239
    1c3e:	f0 e0       	ldi	r31, 0x00	; 0
    1c40:	90 81       	ld	r25, Z
    1c42:	8f e3       	ldi	r24, 0x3F	; 63
    1c44:	89 23       	and	r24, r25
    1c46:	8c 93       	st	X, r24
    1c48:	af ee       	ldi	r26, 0xEF	; 239
    1c4a:	b0 e0       	ldi	r27, 0x00	; 0
    1c4c:	ef ee       	ldi	r30, 0xEF	; 239
    1c4e:	f0 e0       	ldi	r31, 0x00	; 0
    1c50:	80 81       	ld	r24, Z
    1c52:	80 68       	ori	r24, 0x80	; 128
    1c54:	8c 93       	st	X, r24
          break;
    1c56:	0d c0       	rjmp	.+26     	; 0x1c72 <__stack+0xb73>
        //------------      
        default:
          // case CMD_NONE or not implemented command
          cmd->status = STATUS_CLEARED; 
    1c58:	e9 85       	ldd	r30, Y+9	; 0x09
    1c5a:	fa 85       	ldd	r31, Y+10	; 0x0a
    1c5c:	12 86       	std	Z+10, r1	; 0x0a
    1c5e:	09 c0       	rjmp	.+18     	; 0x1c72 <__stack+0xb73>
          break;
        //------------      
      } // switch (cmd ...
    } // if (mob_handle ...
    else
    {
      cmd->status = MOB_NOT_REACHED;
    1c60:	e9 85       	ldd	r30, Y+9	; 0x09
    1c62:	fa 85       	ldd	r31, Y+10	; 0x0a
    1c64:	8f e1       	ldi	r24, 0x1F	; 31
    1c66:	82 87       	std	Z+10, r24	; 0x0a
      return CAN_CMD_REFUSED;
    1c68:	8f ef       	ldi	r24, 0xFF	; 255
    1c6a:	90 e0       	ldi	r25, 0x00	; 0
    1c6c:	9c 87       	std	Y+12, r25	; 0x0c
    1c6e:	8b 87       	std	Y+11, r24	; 0x0b
    1c70:	02 c0       	rjmp	.+4      	; 0x1c76 <__stack+0xb77>
    }
  } // else of no CMD_ABORT
  return CAN_CMD_ACCEPTED;
    1c72:	1c 86       	std	Y+12, r1	; 0x0c
    1c74:	1b 86       	std	Y+11, r1	; 0x0b
    1c76:	8b 85       	ldd	r24, Y+11	; 0x0b
    1c78:	9c 85       	ldd	r25, Y+12	; 0x0c
    1c7a:	2e 96       	adiw	r28, 0x0e	; 14
    1c7c:	0f b6       	in	r0, 0x3f	; 63
    1c7e:	f8 94       	cli
    1c80:	de bf       	out	0x3e, r29	; 62
    1c82:	0f be       	out	0x3f, r0	; 63
    1c84:	cd bf       	out	0x3d, r28	; 61
    1c86:	df 91       	pop	r29
    1c88:	cf 91       	pop	r28
    1c8a:	08 95       	ret

00001c8c <can_get_status>:
}

//------------------------------------------------------------------------------
//  @fn can_get_status
//!
//! This function allows to return if the command has been performed or not.
//! In an reception case, all the CAN message is stored in the structure.
//! This function also updates the CAN descriptor status (MOB_TX_COMPLETED,    
//!  MOB_RX_COMPLETED, MOB_RX_COMPLETED_DLCW or MOB_???_ERROR).         
//!
//! @param  st_cmd_t* pointer on CAN descriptor structure.
//!
//! @return CAN_STATUS_COMPLETED     - Rx or Tx is completed
//!         CAN_STATUS_NOT_COMPLETED - Rx or Tx is not completed
//!         CAN_STATUS_ERROR         - Error in configuration or in the
//!                                    CAN communication
//!
//------------------------------------------------------------------------------
U8 can_get_status (st_cmd_t* cmd)
{
    1c8c:	cf 93       	push	r28
    1c8e:	df 93       	push	r29
    1c90:	cd b7       	in	r28, 0x3d	; 61
    1c92:	de b7       	in	r29, 0x3e	; 62
    1c94:	28 97       	sbiw	r28, 0x08	; 8
    1c96:	0f b6       	in	r0, 0x3f	; 63
    1c98:	f8 94       	cli
    1c9a:	de bf       	out	0x3e, r29	; 62
    1c9c:	0f be       	out	0x3f, r0	; 63
    1c9e:	cd bf       	out	0x3d, r28	; 61
    1ca0:	9c 83       	std	Y+4, r25	; 0x04
    1ca2:	8b 83       	std	Y+3, r24	; 0x03
    U8 a_status, rtn_val;
     
    a_status = cmd->status;
    1ca4:	eb 81       	ldd	r30, Y+3	; 0x03
    1ca6:	fc 81       	ldd	r31, Y+4	; 0x04
    1ca8:	82 85       	ldd	r24, Z+10	; 0x0a
    1caa:	8a 83       	std	Y+2, r24	; 0x02
    if ((a_status==STATUS_CLEARED)||(a_status==MOB_NOT_REACHED)||(a_status==MOB_DISABLE))
    1cac:	8a 81       	ldd	r24, Y+2	; 0x02
    1cae:	88 23       	and	r24, r24
    1cb0:	31 f0       	breq	.+12     	; 0x1cbe <can_get_status+0x32>
    1cb2:	8a 81       	ldd	r24, Y+2	; 0x02
    1cb4:	8f 31       	cpi	r24, 0x1F	; 31
    1cb6:	19 f0       	breq	.+6      	; 0x1cbe <can_get_status+0x32>
    1cb8:	8a 81       	ldd	r24, Y+2	; 0x02
    1cba:	8f 3f       	cpi	r24, 0xFF	; 255
    1cbc:	29 f4       	brne	.+10     	; 0x1cc8 <can_get_status+0x3c>
    {
        return CAN_STATUS_ERROR;
    1cbe:	22 e0       	ldi	r18, 0x02	; 2
    1cc0:	30 e0       	ldi	r19, 0x00	; 0
    1cc2:	38 87       	std	Y+8, r19	; 0x08
    1cc4:	2f 83       	std	Y+7, r18	; 0x07
    1cc6:	ff c0       	rjmp	.+510    	; 0x1ec6 <can_get_status+0x23a>
    }

    Can_set_mob(cmd->handle);
    1cc8:	ad ee       	ldi	r26, 0xED	; 237
    1cca:	b0 e0       	ldi	r27, 0x00	; 0
    1ccc:	eb 81       	ldd	r30, Y+3	; 0x03
    1cce:	fc 81       	ldd	r31, Y+4	; 0x04
    1cd0:	80 81       	ld	r24, Z
    1cd2:	82 95       	swap	r24
    1cd4:	80 7f       	andi	r24, 0xF0	; 240
    1cd6:	8c 93       	st	X, r24
    a_status = can_get_mob_status();
    1cd8:	0e 94 f1 01 	call	0x3e2	; 0x3e2 <can_get_mob_status>
    1cdc:	8a 83       	std	Y+2, r24	; 0x02
    
    switch (a_status)
    1cde:	8a 81       	ldd	r24, Y+2	; 0x02
    1ce0:	28 2f       	mov	r18, r24
    1ce2:	33 27       	eor	r19, r19
    1ce4:	3e 83       	std	Y+6, r19	; 0x06
    1ce6:	2d 83       	std	Y+5, r18	; 0x05
    1ce8:	8d 81       	ldd	r24, Y+5	; 0x05
    1cea:	9e 81       	ldd	r25, Y+6	; 0x06
    1cec:	80 32       	cpi	r24, 0x20	; 32
    1cee:	91 05       	cpc	r25, r1
    1cf0:	c9 f0       	breq	.+50     	; 0x1d24 <can_get_status+0x98>
    1cf2:	2d 81       	ldd	r18, Y+5	; 0x05
    1cf4:	3e 81       	ldd	r19, Y+6	; 0x06
    1cf6:	21 32       	cpi	r18, 0x21	; 33
    1cf8:	31 05       	cpc	r19, r1
    1cfa:	2c f4       	brge	.+10     	; 0x1d06 <can_get_status+0x7a>
    1cfc:	8d 81       	ldd	r24, Y+5	; 0x05
    1cfe:	9e 81       	ldd	r25, Y+6	; 0x06
    1d00:	00 97       	sbiw	r24, 0x00	; 0
    1d02:	69 f0       	breq	.+26     	; 0x1d1e <can_get_status+0x92>
    1d04:	ca c0       	rjmp	.+404    	; 0x1e9a <can_get_status+0x20e>
    1d06:	2d 81       	ldd	r18, Y+5	; 0x05
    1d08:	3e 81       	ldd	r19, Y+6	; 0x06
    1d0a:	20 34       	cpi	r18, 0x40	; 64
    1d0c:	31 05       	cpc	r19, r1
    1d0e:	09 f4       	brne	.+2      	; 0x1d12 <can_get_status+0x86>
    1d10:	b3 c0       	rjmp	.+358    	; 0x1e78 <can_get_status+0x1ec>
    1d12:	8d 81       	ldd	r24, Y+5	; 0x05
    1d14:	9e 81       	ldd	r25, Y+6	; 0x06
    1d16:	80 3a       	cpi	r24, 0xA0	; 160
    1d18:	91 05       	cpc	r25, r1
    1d1a:	21 f0       	breq	.+8      	; 0x1d24 <can_get_status+0x98>
    1d1c:	be c0       	rjmp	.+380    	; 0x1e9a <can_get_status+0x20e>
    {
        case MOB_NOT_COMPLETED:
            // cmd->status not updated
            rtn_val = CAN_STATUS_NOT_COMPLETED;
    1d1e:	81 e0       	ldi	r24, 0x01	; 1
    1d20:	89 83       	std	Y+1, r24	; 0x01
            break;
    1d22:	cc c0       	rjmp	.+408    	; 0x1ebc <can_get_status+0x230>
        //---------------      
        case MOB_RX_COMPLETED:     
        case MOB_RX_COMPLETED_DLCW:
            cmd->dlc = Can_get_dlc();
    1d24:	ef ee       	ldi	r30, 0xEF	; 239
    1d26:	f0 e0       	ldi	r31, 0x00	; 0
    1d28:	80 81       	ld	r24, Z
    1d2a:	8f 70       	andi	r24, 0x0F	; 15
    1d2c:	eb 81       	ldd	r30, Y+3	; 0x03
    1d2e:	fc 81       	ldd	r31, Y+4	; 0x04
    1d30:	87 83       	std	Z+7, r24	; 0x07
            can_get_data(cmd->pt_data);
    1d32:	eb 81       	ldd	r30, Y+3	; 0x03
    1d34:	fc 81       	ldd	r31, Y+4	; 0x04
    1d36:	80 85       	ldd	r24, Z+8	; 0x08
    1d38:	91 85       	ldd	r25, Z+9	; 0x09
    1d3a:	0e 94 38 02 	call	0x470	; 0x470 <can_get_data>
            cmd->ctrl.rtr = Can_get_rtr();
    1d3e:	e0 ef       	ldi	r30, 0xF0	; 240
    1d40:	f0 e0       	ldi	r31, 0x00	; 0
    1d42:	80 81       	ld	r24, Z
    1d44:	99 27       	eor	r25, r25
    1d46:	84 70       	andi	r24, 0x04	; 4
    1d48:	90 70       	andi	r25, 0x00	; 0
    1d4a:	95 95       	asr	r25
    1d4c:	87 95       	ror	r24
    1d4e:	95 95       	asr	r25
    1d50:	87 95       	ror	r24
    1d52:	eb 81       	ldd	r30, Y+3	; 0x03
    1d54:	fc 81       	ldd	r31, Y+4	; 0x04
    1d56:	83 87       	std	Z+11, r24	; 0x0b
            if (Can_get_ide()) // if extended frame
    1d58:	ef ee       	ldi	r30, 0xEF	; 239
    1d5a:	f0 e0       	ldi	r31, 0x00	; 0
    1d5c:	80 81       	ld	r24, Z
    1d5e:	99 27       	eor	r25, r25
    1d60:	80 71       	andi	r24, 0x10	; 16
    1d62:	90 70       	andi	r25, 0x00	; 0
    1d64:	95 95       	asr	r25
    1d66:	87 95       	ror	r24
    1d68:	95 95       	asr	r25
    1d6a:	87 95       	ror	r24
    1d6c:	95 95       	asr	r25
    1d6e:	87 95       	ror	r24
    1d70:	95 95       	asr	r25
    1d72:	87 95       	ror	r24
    1d74:	00 97       	sbiw	r24, 0x00	; 0
    1d76:	09 f4       	brne	.+2      	; 0x1d7a <can_get_status+0xee>
    1d78:	4c c0       	rjmp	.+152    	; 0x1e12 <can_get_status+0x186>
            {
                cmd->ctrl.ide = 1; // extended frame
    1d7a:	eb 81       	ldd	r30, Y+3	; 0x03
    1d7c:	fc 81       	ldd	r31, Y+4	; 0x04
    1d7e:	81 e0       	ldi	r24, 0x01	; 1
    1d80:	84 87       	std	Z+12, r24	; 0x0c
                Can_get_ext_id(cmd->id.ext);
    1d82:	8b 81       	ldd	r24, Y+3	; 0x03
    1d84:	9c 81       	ldd	r25, Y+4	; 0x04
    1d86:	03 96       	adiw	r24, 0x03	; 3
    1d88:	dc 01       	movw	r26, r24
    1d8a:	13 96       	adiw	r26, 0x03	; 3
    1d8c:	e3 ef       	ldi	r30, 0xF3	; 243
    1d8e:	f0 e0       	ldi	r31, 0x00	; 0
    1d90:	80 81       	ld	r24, Z
    1d92:	86 95       	lsr	r24
    1d94:	86 95       	lsr	r24
    1d96:	86 95       	lsr	r24
    1d98:	8c 93       	st	X, r24
    1d9a:	8b 81       	ldd	r24, Y+3	; 0x03
    1d9c:	9c 81       	ldd	r25, Y+4	; 0x04
    1d9e:	03 96       	adiw	r24, 0x03	; 3
    1da0:	dc 01       	movw	r26, r24
    1da2:	12 96       	adiw	r26, 0x02	; 2
    1da4:	e2 ef       	ldi	r30, 0xF2	; 242
    1da6:	f0 e0       	ldi	r31, 0x00	; 0
    1da8:	80 81       	ld	r24, Z
    1daa:	98 2f       	mov	r25, r24
    1dac:	96 95       	lsr	r25
    1dae:	96 95       	lsr	r25
    1db0:	96 95       	lsr	r25
    1db2:	e3 ef       	ldi	r30, 0xF3	; 243
    1db4:	f0 e0       	ldi	r31, 0x00	; 0
    1db6:	80 81       	ld	r24, Z
    1db8:	82 95       	swap	r24
    1dba:	88 0f       	add	r24, r24
    1dbc:	80 7e       	andi	r24, 0xE0	; 224
    1dbe:	89 0f       	add	r24, r25
    1dc0:	8c 93       	st	X, r24
    1dc2:	8b 81       	ldd	r24, Y+3	; 0x03
    1dc4:	9c 81       	ldd	r25, Y+4	; 0x04
    1dc6:	03 96       	adiw	r24, 0x03	; 3
    1dc8:	dc 01       	movw	r26, r24
    1dca:	11 96       	adiw	r26, 0x01	; 1
    1dcc:	e1 ef       	ldi	r30, 0xF1	; 241
    1dce:	f0 e0       	ldi	r31, 0x00	; 0
    1dd0:	80 81       	ld	r24, Z
    1dd2:	98 2f       	mov	r25, r24
    1dd4:	96 95       	lsr	r25
    1dd6:	96 95       	lsr	r25
    1dd8:	96 95       	lsr	r25
    1dda:	e2 ef       	ldi	r30, 0xF2	; 242
    1ddc:	f0 e0       	ldi	r31, 0x00	; 0
    1dde:	80 81       	ld	r24, Z
    1de0:	82 95       	swap	r24
    1de2:	88 0f       	add	r24, r24
    1de4:	80 7e       	andi	r24, 0xE0	; 224
    1de6:	89 0f       	add	r24, r25
    1de8:	8c 93       	st	X, r24
    1dea:	8b 81       	ldd	r24, Y+3	; 0x03
    1dec:	9c 81       	ldd	r25, Y+4	; 0x04
    1dee:	03 96       	adiw	r24, 0x03	; 3
    1df0:	dc 01       	movw	r26, r24
    1df2:	e0 ef       	ldi	r30, 0xF0	; 240
    1df4:	f0 e0       	ldi	r31, 0x00	; 0
    1df6:	80 81       	ld	r24, Z
    1df8:	98 2f       	mov	r25, r24
    1dfa:	96 95       	lsr	r25
    1dfc:	96 95       	lsr	r25
    1dfe:	96 95       	lsr	r25
    1e00:	e1 ef       	ldi	r30, 0xF1	; 241
    1e02:	f0 e0       	ldi	r31, 0x00	; 0
    1e04:	80 81       	ld	r24, Z
    1e06:	82 95       	swap	r24
    1e08:	88 0f       	add	r24, r24
    1e0a:	80 7e       	andi	r24, 0xE0	; 224
    1e0c:	89 0f       	add	r24, r25
    1e0e:	8c 93       	st	X, r24
    1e10:	22 c0       	rjmp	.+68     	; 0x1e56 <can_get_status+0x1ca>
            }
            else // else standard frame
                {
                    cmd->ctrl.ide = 0;
    1e12:	eb 81       	ldd	r30, Y+3	; 0x03
    1e14:	fc 81       	ldd	r31, Y+4	; 0x04
    1e16:	14 86       	std	Z+12, r1	; 0x0c
                    Can_get_std_id(cmd->id.std);
    1e18:	8b 81       	ldd	r24, Y+3	; 0x03
    1e1a:	9c 81       	ldd	r25, Y+4	; 0x04
    1e1c:	03 96       	adiw	r24, 0x03	; 3
    1e1e:	dc 01       	movw	r26, r24
    1e20:	11 96       	adiw	r26, 0x01	; 1
    1e22:	e3 ef       	ldi	r30, 0xF3	; 243
    1e24:	f0 e0       	ldi	r31, 0x00	; 0
    1e26:	80 81       	ld	r24, Z
    1e28:	82 95       	swap	r24
    1e2a:	86 95       	lsr	r24
    1e2c:	87 70       	andi	r24, 0x07	; 7
    1e2e:	8c 93       	st	X, r24
    1e30:	8b 81       	ldd	r24, Y+3	; 0x03
    1e32:	9c 81       	ldd	r25, Y+4	; 0x04
    1e34:	03 96       	adiw	r24, 0x03	; 3
    1e36:	dc 01       	movw	r26, r24
    1e38:	e2 ef       	ldi	r30, 0xF2	; 242
    1e3a:	f0 e0       	ldi	r31, 0x00	; 0
    1e3c:	80 81       	ld	r24, Z
    1e3e:	98 2f       	mov	r25, r24
    1e40:	92 95       	swap	r25
    1e42:	96 95       	lsr	r25
    1e44:	97 70       	andi	r25, 0x07	; 7
    1e46:	e3 ef       	ldi	r30, 0xF3	; 243
    1e48:	f0 e0       	ldi	r31, 0x00	; 0
    1e4a:	80 81       	ld	r24, Z
    1e4c:	88 0f       	add	r24, r24
    1e4e:	88 0f       	add	r24, r24
    1e50:	88 0f       	add	r24, r24
    1e52:	89 0f       	add	r24, r25
    1e54:	8c 93       	st	X, r24
                }
            // Status field of descriptor: 0x20 if Rx completed
            // Status field of descriptor: 0xA0 if Rx completed with DLCWarning    
            cmd->status = a_status;
    1e56:	eb 81       	ldd	r30, Y+3	; 0x03
    1e58:	fc 81       	ldd	r31, Y+4	; 0x04
    1e5a:	8a 81       	ldd	r24, Y+2	; 0x02
    1e5c:	82 87       	std	Z+10, r24	; 0x0a
            Can_mob_abort();        // Freed the MOB
    1e5e:	af ee       	ldi	r26, 0xEF	; 239
    1e60:	b0 e0       	ldi	r27, 0x00	; 0
    1e62:	ef ee       	ldi	r30, 0xEF	; 239
    1e64:	f0 e0       	ldi	r31, 0x00	; 0
    1e66:	90 81       	ld	r25, Z
    1e68:	8f e3       	ldi	r24, 0x3F	; 63
    1e6a:	89 23       	and	r24, r25
    1e6c:	8c 93       	st	X, r24
            Can_clear_status_mob(); //   and reset MOb status
    1e6e:	ee ee       	ldi	r30, 0xEE	; 238
    1e70:	f0 e0       	ldi	r31, 0x00	; 0
    1e72:	10 82       	st	Z, r1
            rtn_val = CAN_STATUS_COMPLETED;
    1e74:	19 82       	std	Y+1, r1	; 0x01
            break;
    1e76:	22 c0       	rjmp	.+68     	; 0x1ebc <can_get_status+0x230>
        //---------------      
        case MOB_TX_COMPLETED:     
            // Status field of descriptor: 0x40 if Tx completed
            cmd->status = a_status;
    1e78:	eb 81       	ldd	r30, Y+3	; 0x03
    1e7a:	fc 81       	ldd	r31, Y+4	; 0x04
    1e7c:	8a 81       	ldd	r24, Y+2	; 0x02
    1e7e:	82 87       	std	Z+10, r24	; 0x0a
            Can_mob_abort();        // Freed the MOB
    1e80:	af ee       	ldi	r26, 0xEF	; 239
    1e82:	b0 e0       	ldi	r27, 0x00	; 0
    1e84:	ef ee       	ldi	r30, 0xEF	; 239
    1e86:	f0 e0       	ldi	r31, 0x00	; 0
    1e88:	90 81       	ld	r25, Z
    1e8a:	8f e3       	ldi	r24, 0x3F	; 63
    1e8c:	89 23       	and	r24, r25
    1e8e:	8c 93       	st	X, r24
            Can_clear_status_mob(); //   and reset MOb status
    1e90:	ee ee       	ldi	r30, 0xEE	; 238
    1e92:	f0 e0       	ldi	r31, 0x00	; 0
    1e94:	10 82       	st	Z, r1
            rtn_val = CAN_STATUS_COMPLETED;
    1e96:	19 82       	std	Y+1, r1	; 0x01
            break;
    1e98:	11 c0       	rjmp	.+34     	; 0x1ebc <can_get_status+0x230>
        //---------------      
        default:
            // Status field of descriptor: (bin)000b.scfa if MOb error
            cmd->status = a_status;
    1e9a:	eb 81       	ldd	r30, Y+3	; 0x03
    1e9c:	fc 81       	ldd	r31, Y+4	; 0x04
    1e9e:	8a 81       	ldd	r24, Y+2	; 0x02
    1ea0:	82 87       	std	Z+10, r24	; 0x0a
            Can_mob_abort();        // Freed the MOB
    1ea2:	af ee       	ldi	r26, 0xEF	; 239
    1ea4:	b0 e0       	ldi	r27, 0x00	; 0
    1ea6:	ef ee       	ldi	r30, 0xEF	; 239
    1ea8:	f0 e0       	ldi	r31, 0x00	; 0
    1eaa:	90 81       	ld	r25, Z
    1eac:	8f e3       	ldi	r24, 0x3F	; 63
    1eae:	89 23       	and	r24, r25
    1eb0:	8c 93       	st	X, r24
            Can_clear_status_mob(); //   and reset MOb status
    1eb2:	ee ee       	ldi	r30, 0xEE	; 238
    1eb4:	f0 e0       	ldi	r31, 0x00	; 0
    1eb6:	10 82       	st	Z, r1
            rtn_val = CAN_STATUS_ERROR;
    1eb8:	82 e0       	ldi	r24, 0x02	; 2
    1eba:	89 83       	std	Y+1, r24	; 0x01
            break;
             
    } // switch (a_status...
 
    return (rtn_val);
    1ebc:	89 81       	ldd	r24, Y+1	; 0x01
    1ebe:	28 2f       	mov	r18, r24
    1ec0:	33 27       	eor	r19, r19
    1ec2:	38 87       	std	Y+8, r19	; 0x08
    1ec4:	2f 83       	std	Y+7, r18	; 0x07
    1ec6:	8f 81       	ldd	r24, Y+7	; 0x07
    1ec8:	98 85       	ldd	r25, Y+8	; 0x08
    1eca:	28 96       	adiw	r28, 0x08	; 8
    1ecc:	0f b6       	in	r0, 0x3f	; 63
    1ece:	f8 94       	cli
    1ed0:	de bf       	out	0x3e, r29	; 62
    1ed2:	0f be       	out	0x3f, r0	; 63
    1ed4:	cd bf       	out	0x3d, r28	; 61
    1ed6:	df 91       	pop	r29
    1ed8:	cf 91       	pop	r28
    1eda:	08 95       	ret

00001edc <led_init>:
//! @return  none
//!
//------------------------------------------------------------------------------
void led_init(void)
{
    1edc:	cf 93       	push	r28
    1ede:	df 93       	push	r29
    1ee0:	cd b7       	in	r28, 0x3d	; 61
    1ee2:	de b7       	in	r29, 0x3e	; 62
    //-- Set direction
    LED_PORT_DIR = 0xFF;
    1ee4:	e1 e2       	ldi	r30, 0x21	; 33
    1ee6:	f0 e0       	ldi	r31, 0x00	; 0
    1ee8:	8f ef       	ldi	r24, 0xFF	; 255
    1eea:	80 83       	st	Z, r24
    //-- Clear LEDs.
    LED_PORT_OUT = 0x00;    
    1eec:	e2 e2       	ldi	r30, 0x22	; 34
    1eee:	f0 e0       	ldi	r31, 0x00	; 0
    1ef0:	10 82       	st	Z, r1
    1ef2:	df 91       	pop	r29
    1ef4:	cf 91       	pop	r28
    1ef6:	08 95       	ret

00001ef8 <write_led>:
}

//------------------------------------------------------------------------------
//  @fn write_led
//!
//! On-board LEDs writing byte. Write hexa value on LEDs display.
//!
//! @warning  none
//!
//! @param  led_display = Hexa display value
//!
//! @return (none)
//!
//------------------------------------------------------------------------------
void write_led(U8 led_display)
{
    1ef8:	cf 93       	push	r28
    1efa:	df 93       	push	r29
    1efc:	cd b7       	in	r28, 0x3d	; 61
    1efe:	de b7       	in	r29, 0x3e	; 62
    1f00:	21 97       	sbiw	r28, 0x01	; 1
    1f02:	0f b6       	in	r0, 0x3f	; 63
    1f04:	f8 94       	cli
    1f06:	de bf       	out	0x3e, r29	; 62
    1f08:	0f be       	out	0x3f, r0	; 63
    1f0a:	cd bf       	out	0x3d, r28	; 61
    1f0c:	89 83       	std	Y+1, r24	; 0x01
    LED_PORT_OUT = led_display;
    1f0e:	e2 e2       	ldi	r30, 0x22	; 34
    1f10:	f0 e0       	ldi	r31, 0x00	; 0
    1f12:	89 81       	ldd	r24, Y+1	; 0x01
    1f14:	80 83       	st	Z, r24
    1f16:	21 96       	adiw	r28, 0x01	; 1
    1f18:	0f b6       	in	r0, 0x3f	; 63
    1f1a:	f8 94       	cli
    1f1c:	de bf       	out	0x3e, r29	; 62
    1f1e:	0f be       	out	0x3f, r0	; 63
    1f20:	cd bf       	out	0x3d, r28	; 61
    1f22:	df 91       	pop	r29
    1f24:	cf 91       	pop	r28
    1f26:	08 95       	ret

00001f28 <swap_nibble_led>:
}

//------------------------------------------------------------------------------
//  @fn swap_nibble_led
//!
//! Swap nibbles of on-board LEDs. Exchange ls-nibble and ms-nibble.
//!
//! @warning  none
//!
//! @param  none
//!
//! @return  none
//!
//------------------------------------------------------------------------------
void swap_nibble_led(void)
{
    1f28:	cf 93       	push	r28
    1f2a:	df 93       	push	r29
    1f2c:	cd b7       	in	r28, 0x3d	; 61
    1f2e:	de b7       	in	r29, 0x3e	; 62
    LED_PORT_OUT = (LED_PORT_IN << 4) | (LED_PORT_IN >> 4);
    1f30:	a2 e2       	ldi	r26, 0x22	; 34
    1f32:	b0 e0       	ldi	r27, 0x00	; 0
    1f34:	e0 e2       	ldi	r30, 0x20	; 32
    1f36:	f0 e0       	ldi	r31, 0x00	; 0
    1f38:	80 81       	ld	r24, Z
    1f3a:	99 27       	eor	r25, r25
    1f3c:	82 95       	swap	r24
    1f3e:	92 95       	swap	r25
    1f40:	90 7f       	andi	r25, 0xF0	; 240
    1f42:	98 27       	eor	r25, r24
    1f44:	80 7f       	andi	r24, 0xF0	; 240
    1f46:	98 27       	eor	r25, r24
    1f48:	98 2f       	mov	r25, r24
    1f4a:	e0 e2       	ldi	r30, 0x20	; 32
    1f4c:	f0 e0       	ldi	r31, 0x00	; 0
    1f4e:	80 81       	ld	r24, Z
    1f50:	82 95       	swap	r24
    1f52:	8f 70       	andi	r24, 0x0F	; 15
    1f54:	89 2b       	or	r24, r25
    1f56:	8c 93       	st	X, r24
    1f58:	df 91       	pop	r29
    1f5a:	cf 91       	pop	r28
    1f5c:	08 95       	ret

00001f5e <toggle_led>:
}

//------------------------------------------------------------------------------
//  @fn toggle_led
//!
//! On-board LEDs toggle. Toggle value of each LED.
//!
//! @warning  none
//!
//! @param  none
//!
//! @return  none
//!
//------------------------------------------------------------------------------
void toggle_led(void)
{
    1f5e:	cf 93       	push	r28
    1f60:	df 93       	push	r29
    1f62:	cd b7       	in	r28, 0x3d	; 61
    1f64:	de b7       	in	r29, 0x3e	; 62
    LED_PORT_IN = 0xFF;
    1f66:	e0 e2       	ldi	r30, 0x20	; 32
    1f68:	f0 e0       	ldi	r31, 0x00	; 0
    1f6a:	8f ef       	ldi	r24, 0xFF	; 255
    1f6c:	80 83       	st	Z, r24
    1f6e:	df 91       	pop	r29
    1f70:	cf 91       	pop	r28
    1f72:	08 95       	ret

00001f74 <write_led_number>:
}

//------------------------------------------------------------------------------
//  @fn write_led_number
//!
//! Set or clear one LED of the on-board LEDs. See "Set_led(U8 led_number)"
//! and "Set_led(U8 led_number)" macros.
//!
//! @warning 0 <= "LED number" param <= 7, led_level >=2.
//!
//! @param  led_number = Position of the LED.
//! @param  led_level  = Bool: 1=set, 0=clear.
//!
//! @return  range error..
//!             FALSE: led_number >= 8 or led_level >=2,
//!             TRUE:  In range
//!
//------------------------------------------------------------------------------
U8 write_led_number(U8 led_number,Bool led_level)
{
    1f74:	cf 93       	push	r28
    1f76:	df 93       	push	r29
    1f78:	cd b7       	in	r28, 0x3d	; 61
    1f7a:	de b7       	in	r29, 0x3e	; 62
    1f7c:	23 97       	sbiw	r28, 0x03	; 3
    1f7e:	0f b6       	in	r0, 0x3f	; 63
    1f80:	f8 94       	cli
    1f82:	de bf       	out	0x3e, r29	; 62
    1f84:	0f be       	out	0x3f, r0	; 63
    1f86:	cd bf       	out	0x3d, r28	; 61
    1f88:	8a 83       	std	Y+2, r24	; 0x02
    1f8a:	6b 83       	std	Y+3, r22	; 0x03
U8 range_error;
    
    range_error = FALSE;
    1f8c:	19 82       	std	Y+1, r1	; 0x01
    if (led_number < 8)
    1f8e:	8a 81       	ldd	r24, Y+2	; 0x02
    1f90:	88 30       	cpi	r24, 0x08	; 8
    1f92:	80 f5       	brcc	.+96     	; 0x1ff4 <write_led_number+0x80>
    {
        if (led_level==0)
    1f94:	8b 81       	ldd	r24, Y+3	; 0x03
    1f96:	88 23       	and	r24, r24
    1f98:	b1 f4       	brne	.+44     	; 0x1fc6 <write_led_number+0x52>
        {
            range_error = TRUE;
    1f9a:	81 e0       	ldi	r24, 0x01	; 1
    1f9c:	89 83       	std	Y+1, r24	; 0x01
            LED_PORT_OUT &= ~(1<<led_number);
    1f9e:	a2 e2       	ldi	r26, 0x22	; 34
    1fa0:	b0 e0       	ldi	r27, 0x00	; 0
    1fa2:	e2 e2       	ldi	r30, 0x22	; 34
    1fa4:	f0 e0       	ldi	r31, 0x00	; 0
    1fa6:	80 81       	ld	r24, Z
    1fa8:	48 2f       	mov	r20, r24
    1faa:	8a 81       	ldd	r24, Y+2	; 0x02
    1fac:	28 2f       	mov	r18, r24
    1fae:	33 27       	eor	r19, r19
    1fb0:	81 e0       	ldi	r24, 0x01	; 1
    1fb2:	90 e0       	ldi	r25, 0x00	; 0
    1fb4:	02 2e       	mov	r0, r18
    1fb6:	02 c0       	rjmp	.+4      	; 0x1fbc <write_led_number+0x48>
    1fb8:	88 0f       	add	r24, r24
    1fba:	99 1f       	adc	r25, r25
    1fbc:	0a 94       	dec	r0
    1fbe:	e2 f7       	brpl	.-8      	; 0x1fb8 <write_led_number+0x44>
    1fc0:	80 95       	com	r24
    1fc2:	84 23       	and	r24, r20
    1fc4:	8c 93       	st	X, r24
        }
        if (led_level==1)
    1fc6:	8b 81       	ldd	r24, Y+3	; 0x03
    1fc8:	81 30       	cpi	r24, 0x01	; 1
    1fca:	a1 f4       	brne	.+40     	; 0x1ff4 <write_led_number+0x80>
        {
            range_error = TRUE;
    1fcc:	81 e0       	ldi	r24, 0x01	; 1
    1fce:	89 83       	std	Y+1, r24	; 0x01
            LED_PORT_OUT |= (1<<led_number);
    1fd0:	a2 e2       	ldi	r26, 0x22	; 34
    1fd2:	b0 e0       	ldi	r27, 0x00	; 0
    1fd4:	e2 e2       	ldi	r30, 0x22	; 34
    1fd6:	f0 e0       	ldi	r31, 0x00	; 0
    1fd8:	80 81       	ld	r24, Z
    1fda:	48 2f       	mov	r20, r24
    1fdc:	8a 81       	ldd	r24, Y+2	; 0x02
    1fde:	28 2f       	mov	r18, r24
    1fe0:	33 27       	eor	r19, r19
    1fe2:	81 e0       	ldi	r24, 0x01	; 1
    1fe4:	90 e0       	ldi	r25, 0x00	; 0
    1fe6:	02 c0       	rjmp	.+4      	; 0x1fec <write_led_number+0x78>
    1fe8:	88 0f       	add	r24, r24
    1fea:	99 1f       	adc	r25, r25
    1fec:	2a 95       	dec	r18
    1fee:	e2 f7       	brpl	.-8      	; 0x1fe8 <write_led_number+0x74>
    1ff0:	84 2b       	or	r24, r20
    1ff2:	8c 93       	st	X, r24
        }
    }
    return range_error;
    1ff4:	89 81       	ldd	r24, Y+1	; 0x01
    1ff6:	99 27       	eor	r25, r25
    1ff8:	23 96       	adiw	r28, 0x03	; 3
    1ffa:	0f b6       	in	r0, 0x3f	; 63
    1ffc:	f8 94       	cli
    1ffe:	de bf       	out	0x3e, r29	; 62
    2000:	0f be       	out	0x3f, r0	; 63
    2002:	cd bf       	out	0x3d, r28	; 61
    2004:	df 91       	pop	r29
    2006:	cf 91       	pop	r28
    2008:	08 95       	ret

0000200a <wait_for>:
//! @return  none 
//!
//------------------------------------------------------------------------------
void wait_for(U16 ms_count)
{
    200a:	cf 93       	push	r28
    200c:	df 93       	push	r29
    200e:	cd b7       	in	r28, 0x3d	; 61
    2010:	de b7       	in	r29, 0x3e	; 62
    2012:	2a 97       	sbiw	r28, 0x0a	; 10
    2014:	0f b6       	in	r0, 0x3f	; 63
    2016:	f8 94       	cli
    2018:	de bf       	out	0x3e, r29	; 62
    201a:	0f be       	out	0x3f, r0	; 63
    201c:	cd bf       	out	0x3d, r28	; 61
    201e:	9a 87       	std	Y+10, r25	; 0x0a
    2020:	89 87       	std	Y+9, r24	; 0x09
U32 temp;
U16 i;
U8  j, k;

    if (rtc_running == ON)
    2022:	80 91 74 03 	lds	r24, 0x0374
    2026:	81 30       	cpi	r24, 0x01	; 1
    2028:	09 f0       	breq	.+2      	; 0x202c <wait_for+0x22>
    202a:	45 c0       	rjmp	.+138    	; 0x20b6 <wait_for+0xac>
    {
        Disable_interrupt(); temp = rtc_tics; Enable_interrupt();    //-- Get atomic U32 value
    202c:	f8 94       	cli
    202e:	80 91 79 03 	lds	r24, 0x0379
    2032:	90 91 7a 03 	lds	r25, 0x037A
    2036:	a0 91 7b 03 	lds	r26, 0x037B
    203a:	b0 91 7c 03 	lds	r27, 0x037C
    203e:	8d 83       	std	Y+5, r24	; 0x05
    2040:	9e 83       	std	Y+6, r25	; 0x06
    2042:	af 83       	std	Y+7, r26	; 0x07
    2044:	b8 87       	std	Y+8, r27	; 0x08
    2046:	78 94       	sei
        temp += ((U32)(ms_count));
    2048:	89 85       	ldd	r24, Y+9	; 0x09
    204a:	9a 85       	ldd	r25, Y+10	; 0x0a
    204c:	9c 01       	movw	r18, r24
    204e:	44 27       	eor	r20, r20
    2050:	55 27       	eor	r21, r21
    2052:	8d 81       	ldd	r24, Y+5	; 0x05
    2054:	9e 81       	ldd	r25, Y+6	; 0x06
    2056:	af 81       	ldd	r26, Y+7	; 0x07
    2058:	b8 85       	ldd	r27, Y+8	; 0x08
    205a:	82 0f       	add	r24, r18
    205c:	93 1f       	adc	r25, r19
    205e:	a4 1f       	adc	r26, r20
    2060:	b5 1f       	adc	r27, r21
    2062:	8d 83       	std	Y+5, r24	; 0x05
    2064:	9e 83       	std	Y+6, r25	; 0x06
    2066:	af 83       	std	Y+7, r26	; 0x07
    2068:	b8 87       	std	Y+8, r27	; 0x08
        while (1)
        {
            Disable_interrupt();    //-- Get atomic U32 values
    206a:	f8 94       	cli
            if (rtc_tics == temp) break;                //-- Standart EXIT
    206c:	20 91 79 03 	lds	r18, 0x0379
    2070:	30 91 7a 03 	lds	r19, 0x037A
    2074:	40 91 7b 03 	lds	r20, 0x037B
    2078:	50 91 7c 03 	lds	r21, 0x037C
    207c:	8d 81       	ldd	r24, Y+5	; 0x05
    207e:	9e 81       	ldd	r25, Y+6	; 0x06
    2080:	af 81       	ldd	r26, Y+7	; 0x07
    2082:	b8 85       	ldd	r27, Y+8	; 0x08
    2084:	28 17       	cp	r18, r24
    2086:	39 07       	cpc	r19, r25
    2088:	4a 07       	cpc	r20, r26
    208a:	5b 07       	cpc	r21, r27
    208c:	99 f1       	breq	.+102    	; 0x20f4 <wait_for+0xea>
            if (rtc_tics == ((U32)(ms_count)) ) break;  //-- EXIT if overflow (not right)
    208e:	89 85       	ldd	r24, Y+9	; 0x09
    2090:	9a 85       	ldd	r25, Y+10	; 0x0a
    2092:	9c 01       	movw	r18, r24
    2094:	44 27       	eor	r20, r20
    2096:	55 27       	eor	r21, r21
    2098:	80 91 79 03 	lds	r24, 0x0379
    209c:	90 91 7a 03 	lds	r25, 0x037A
    20a0:	a0 91 7b 03 	lds	r26, 0x037B
    20a4:	b0 91 7c 03 	lds	r27, 0x037C
    20a8:	28 17       	cp	r18, r24
    20aa:	39 07       	cpc	r19, r25
    20ac:	4a 07       	cpc	r20, r26
    20ae:	5b 07       	cpc	r21, r27
    20b0:	09 f1       	breq	.+66     	; 0x20f4 <wait_for+0xea>
            Enable_interrupt();
    20b2:	78 94       	sei
        }
    20b4:	da cf       	rjmp	.-76     	; 0x206a <wait_for+0x60>
    }
    else    //-- No RTC, enabling something almost equivalent but not right.
    {
        for (i=0;i<ms_count;i++)
    20b6:	1c 82       	std	Y+4, r1	; 0x04
    20b8:	1b 82       	std	Y+3, r1	; 0x03
    20ba:	15 c0       	rjmp	.+42     	; 0x20e6 <wait_for+0xdc>
        {
            for (j=0;j<(U8)(FOSC/1000);j++)
    20bc:	1a 82       	std	Y+2, r1	; 0x02
    20be:	0b c0       	rjmp	.+22     	; 0x20d6 <wait_for+0xcc>
            {
                for (k=0; k<90;k++);
    20c0:	19 82       	std	Y+1, r1	; 0x01
    20c2:	03 c0       	rjmp	.+6      	; 0x20ca <wait_for+0xc0>
    20c4:	89 81       	ldd	r24, Y+1	; 0x01
    20c6:	8f 5f       	subi	r24, 0xFF	; 255
    20c8:	89 83       	std	Y+1, r24	; 0x01
    20ca:	89 81       	ldd	r24, Y+1	; 0x01
    20cc:	8a 35       	cpi	r24, 0x5A	; 90
    20ce:	d0 f3       	brcs	.-12     	; 0x20c4 <wait_for+0xba>
    20d0:	8a 81       	ldd	r24, Y+2	; 0x02
    20d2:	8f 5f       	subi	r24, 0xFF	; 255
    20d4:	8a 83       	std	Y+2, r24	; 0x02
    20d6:	8a 81       	ldd	r24, Y+2	; 0x02
    20d8:	80 31       	cpi	r24, 0x10	; 16
    20da:	90 f3       	brcs	.-28     	; 0x20c0 <wait_for+0xb6>
    20dc:	8b 81       	ldd	r24, Y+3	; 0x03
    20de:	9c 81       	ldd	r25, Y+4	; 0x04
    20e0:	01 96       	adiw	r24, 0x01	; 1
    20e2:	9c 83       	std	Y+4, r25	; 0x04
    20e4:	8b 83       	std	Y+3, r24	; 0x03
    20e6:	2b 81       	ldd	r18, Y+3	; 0x03
    20e8:	3c 81       	ldd	r19, Y+4	; 0x04
    20ea:	89 85       	ldd	r24, Y+9	; 0x09
    20ec:	9a 85       	ldd	r25, Y+10	; 0x0a
    20ee:	28 17       	cp	r18, r24
    20f0:	39 07       	cpc	r19, r25
    20f2:	20 f3       	brcs	.-56     	; 0x20bc <wait_for+0xb2>
    20f4:	2a 96       	adiw	r28, 0x0a	; 10
    20f6:	0f b6       	in	r0, 0x3f	; 63
    20f8:	f8 94       	cli
    20fa:	de bf       	out	0x3e, r29	; 62
    20fc:	0f be       	out	0x3f, r0	; 63
    20fe:	cd bf       	out	0x3d, r28	; 61
    2100:	df 91       	pop	r29
    2102:	cf 91       	pop	r28
    2104:	08 95       	ret

00002106 <rtc_int_init>:
            }
        }
    }
}

//------------------------------------------------------------------------------
//  @fn rtc_int_init
//!
//! Timer2 initialization to have 1 ms tic interval managed under interrupt.
//!
//! @warning  RTC_TIMER & RTC_CLOCK must be define in "dvk90can1_board.h" and 
//!           FOSC in"config.h".
//!
//! @param  none
//!
//! @return  none
//!
//------------------------------------------------------------------------------
#if (RTC_TIMER == 2)

void rtc_int_init(void)
{
    2106:	cf 93       	push	r28
    2108:	df 93       	push	r29
    210a:	cd b7       	in	r28, 0x3d	; 61
    210c:	de b7       	in	r29, 0x3e	; 62
    210e:	22 97       	sbiw	r28, 0x02	; 2
    2110:	0f b6       	in	r0, 0x3f	; 63
    2112:	f8 94       	cli
    2114:	de bf       	out	0x3e, r29	; 62
    2116:	0f be       	out	0x3f, r0	; 63
    2118:	cd bf       	out	0x3d, r28	; 61
U16 i;
    
    Disable_interrupt();
    211a:	f8 94       	cli

    Timer8_clear();                 //-- Timer 2 cleared & initialized "OFF"
    211c:	e0 eb       	ldi	r30, 0xB0	; 176
    211e:	f0 e0       	ldi	r31, 0x00	; 0
    2120:	10 82       	st	Z, r1
    2122:	e2 eb       	ldi	r30, 0xB2	; 178
    2124:	f0 e0       	ldi	r31, 0x00	; 0
    2126:	10 82       	st	Z, r1
    2128:	e3 eb       	ldi	r30, 0xB3	; 179
    212a:	f0 e0       	ldi	r31, 0x00	; 0
    212c:	10 82       	st	Z, r1
    for (i=0;i<0xFFFF;i++);         //-- Waiting to let the Xtal stabilize after a power-on
    212e:	1a 82       	std	Y+2, r1	; 0x02
    2130:	19 82       	std	Y+1, r1	; 0x01
    2132:	05 c0       	rjmp	.+10     	; 0x213e <rtc_int_init+0x38>
    2134:	89 81       	ldd	r24, Y+1	; 0x01
    2136:	9a 81       	ldd	r25, Y+2	; 0x02
    2138:	01 96       	adiw	r24, 0x01	; 1
    213a:	9a 83       	std	Y+2, r25	; 0x02
    213c:	89 83       	std	Y+1, r24	; 0x01
    213e:	89 81       	ldd	r24, Y+1	; 0x01
    2140:	9a 81       	ldd	r25, Y+2	; 0x02
    2142:	2f ef       	ldi	r18, 0xFF	; 255
    2144:	8f 3f       	cpi	r24, 0xFF	; 255
    2146:	92 07       	cpc	r25, r18
    2148:	a9 f7       	brne	.-22     	; 0x2134 <rtc_int_init+0x2e>
    Timer8_overflow_it_disable();   //-- Disable OCIE2A interrupt
    214a:	a0 e7       	ldi	r26, 0x70	; 112
    214c:	b0 e0       	ldi	r27, 0x00	; 0
    214e:	e0 e7       	ldi	r30, 0x70	; 112
    2150:	f0 e0       	ldi	r31, 0x00	; 0
    2152:	80 81       	ld	r24, Z
    2154:	8e 7f       	andi	r24, 0xFE	; 254
    2156:	8c 93       	st	X, r24
    Timer8_compare_a_it_disable();  //-- Disable TOIE2 interrupt
    2158:	a0 e7       	ldi	r26, 0x70	; 112
    215a:	b0 e0       	ldi	r27, 0x00	; 0
    215c:	e0 e7       	ldi	r30, 0x70	; 112
    215e:	f0 e0       	ldi	r31, 0x00	; 0
    2160:	80 81       	ld	r24, Z
    2162:	8d 7f       	andi	r24, 0xFD	; 253
    2164:	8c 93       	st	X, r24
    //-- Config: - CTC mode (mode 2, top=OCR2A)
    //--         - No output
    //--        (- Timer "OFF")
    Timer8_set_mode_output_a(TIMER8_COMP_MODE_NORMAL);
    2166:	a0 eb       	ldi	r26, 0xB0	; 176
    2168:	b0 e0       	ldi	r27, 0x00	; 0
    216a:	e0 eb       	ldi	r30, 0xB0	; 176
    216c:	f0 e0       	ldi	r31, 0x00	; 0
    216e:	80 81       	ld	r24, Z
    2170:	8f 7c       	andi	r24, 0xCF	; 207
    2172:	8c 93       	st	X, r24
    Timer8_set_waveform_mode(TIMER8_WGM_CTC_OCR);
    2174:	a0 eb       	ldi	r26, 0xB0	; 176
    2176:	b0 e0       	ldi	r27, 0x00	; 0
    2178:	e0 eb       	ldi	r30, 0xB0	; 176
    217a:	f0 e0       	ldi	r31, 0x00	; 0
    217c:	80 81       	ld	r24, Z
    217e:	87 7b       	andi	r24, 0xB7	; 183
    2180:	88 60       	ori	r24, 0x08	; 8
    2182:	8c 93       	st	X, r24

#   if (RTC_CLOCK == 32)
   
    //--- Asynchronous external clock 32,768 KHZ
        Timer8_2_external_osc();            //-- Init RTC clock
    2184:	a6 eb       	ldi	r26, 0xB6	; 182
    2186:	b0 e0       	ldi	r27, 0x00	; 0
    2188:	e6 eb       	ldi	r30, 0xB6	; 182
    218a:	f0 e0       	ldi	r31, 0x00	; 0
    218c:	80 81       	ld	r24, Z
    218e:	8f 7e       	andi	r24, 0xEF	; 239
    2190:	88 60       	ori	r24, 0x08	; 8
    2192:	8c 93       	st	X, r24
        Timer8_set_compare_a(33-1);         //-- MAGIC_NUMBER !
    2194:	e3 eb       	ldi	r30, 0xB3	; 179
    2196:	f0 e0       	ldi	r31, 0x00	; 0
    2198:	80 e2       	ldi	r24, 0x20	; 32
    219a:	80 83       	st	Z, r24
        //-- No prescaler & timer "ON"
        //-- Tic interval: ((1/32768)*MAGIC_NUMBER) sec = 1.00708008 msec
        Timer8_set_clock(TIMER8_CLKIO_BY_1);
    219c:	a0 eb       	ldi	r26, 0xB0	; 176
    219e:	b0 e0       	ldi	r27, 0x00	; 0
    21a0:	e0 eb       	ldi	r30, 0xB0	; 176
    21a2:	f0 e0       	ldi	r31, 0x00	; 0
    21a4:	80 81       	ld	r24, Z
    21a6:	88 7f       	andi	r24, 0xF8	; 248
    21a8:	81 60       	ori	r24, 0x01	; 1
    21aa:	8c 93       	st	X, r24
      
#   elif (RTC_CLOCK == 0) //-- Suppose synchronous clock = system clock

        Timer8_2_system_clk();              //-- Init System clock as clock for Timer2

    
#       if (FOSC == 16000)
            //--- Synchronous internal clock 16000 KHZ
            Timer8_set_compare_a(125-1);    //-- MAGIC_NUMBER !
            //-- Prescaler=128 & timer "ON"
            //-- Tic interval: ((1/16000000)*128*MAGIC_NUMBER) sec = 1.00000000 msec
            Timer8_set_clock(TIMER8_2_CLKIO_BY_128);
            
#       elif (FOSC == 12000)
            //--- Synchronous internal clock 12000 KHZ
            Timer8_set_compare_a(94-1);     //-- MAGIC_NUMBER !
            //-- Prescaler=128 & timer "ON"
            //-- Tic interval: ((1/12000000)*128*MAGIC_NUMBER) sec = 1.00266667 msec
            Timer8_set_clock(TIMER8_2_CLKIO_BY_128);
            
#       elif (FOSC == 8000)
            //--- Synchronous internal clock 8000 KHZ
            Timer8_set_compare_a(125-1);    //-- MAGIC_NUMBER !
            //-- Prescaler=64 & timer "ON"
            //-- Tic interval: ((1/8000000)*64*MAGIC_NUMBER) sec = 1.00000000 msec
            Timer8_set_clock(TIMER8_2_CLKIO_BY_64);
            
#       elif (FOSC == 6000)
            //--- Synchronous internal clock 6000 KHZ
            Timer8_set_compare_a(94-1);     //-- MAGIC_NUMBER !
            //-- Prescaler=64 & timer "ON"
            //-- Tic interval: ((1/6000000)*64*MAGIC_NUMBER) sec = 1.00000000 msec
            Timer8_set_clock(TIMER8_2_CLKIO_BY_64);
            
#       elif (FOSC == 4000)
            //--- Synchronous internal clock 4000 KHZ
            Timer8_set_compare_a(125-1);    //-- MAGIC_NUMBER !
            //-- Prescaler=64 & timer "ON"
            //-- Tic interval: ((1/4000000)*32*MAGIC_NUMBER) sec = 1.00000000 msec
            Timer8_set_clock(TIMER8_2_CLKIO_BY_32);
#       else
#       error This FOSC value is not available input for "rtc_drv.c" file
#       endif   // (FOSC ...
            
#   else
#       error This RTC_CLOCK value is not available input for "rtc_drv.c" file

#   endif // (RTC_CLOCK ...
    
    while(Timer8_2_update_busy());    //-- Wait for TCN2UB, OCR2UB and TCR2UB to be cleared
    21ac:	e6 eb       	ldi	r30, 0xB6	; 182
    21ae:	f0 e0       	ldi	r31, 0x00	; 0
    21b0:	80 81       	ld	r24, Z
    21b2:	99 27       	eor	r25, r25
    21b4:	87 70       	andi	r24, 0x07	; 7
    21b6:	90 70       	andi	r25, 0x00	; 0
    21b8:	00 97       	sbiw	r24, 0x00	; 0
    21ba:	c1 f7       	brne	.-16     	; 0x21ac <rtc_int_init+0xa6>

    Timer8_clear_compare_a_it();      //-- Clear Output_Compare Interrupt-flags
    21bc:	a7 e3       	ldi	r26, 0x37	; 55
    21be:	b0 e0       	ldi	r27, 0x00	; 0
    21c0:	e7 e3       	ldi	r30, 0x37	; 55
    21c2:	f0 e0       	ldi	r31, 0x00	; 0
    21c4:	80 81       	ld	r24, Z
    21c6:	82 60       	ori	r24, 0x02	; 2
    21c8:	8c 93       	st	X, r24
    Timer8_compare_a_it_enable();     //-- Enable Timer2 Output_Compare Interrupt
    21ca:	a0 e7       	ldi	r26, 0x70	; 112
    21cc:	b0 e0       	ldi	r27, 0x00	; 0
    21ce:	e0 e7       	ldi	r30, 0x70	; 112
    21d0:	f0 e0       	ldi	r31, 0x00	; 0
    21d2:	80 81       	ld	r24, Z
    21d4:	82 60       	ori	r24, 0x02	; 2
    21d6:	8c 93       	st	X, r24

    //-- Time setting
    rtc_tics         = 0;
    21d8:	10 92 79 03 	sts	0x0379, r1
    21dc:	10 92 7a 03 	sts	0x037A, r1
    21e0:	10 92 7b 03 	sts	0x037B, r1
    21e4:	10 92 7c 03 	sts	0x037C, r1
    rtc_milliseconds = 0;
    21e8:	10 92 78 03 	sts	0x0378, r1
    21ec:	10 92 77 03 	sts	0x0377, r1
    rtc_seconds      = 0;
    21f0:	10 92 7e 03 	sts	0x037E, r1
    rtc_minutes      = 0;
    21f4:	10 92 75 03 	sts	0x0375, r1
    rtc_hours        = 0;
    21f8:	10 92 7d 03 	sts	0x037D, r1
    rtc_days         = 0;
    21fc:	10 92 76 03 	sts	0x0376, r1

    rtc_running = ON;
    2200:	81 e0       	ldi	r24, 0x01	; 1
    2202:	80 93 74 03 	sts	0x0374, r24
    Enable_interrupt();
    2206:	78 94       	sei
    2208:	22 96       	adiw	r28, 0x02	; 2
    220a:	0f b6       	in	r0, 0x3f	; 63
    220c:	f8 94       	cli
    220e:	de bf       	out	0x3e, r29	; 62
    2210:	0f be       	out	0x3f, r0	; 63
    2212:	cd bf       	out	0x3d, r28	; 61
    2214:	df 91       	pop	r29
    2216:	cf 91       	pop	r28
    2218:	08 95       	ret

0000221a <__vector_9>:
}
#endif // (RTC_TIMER ...

//------------------------------------------------------------------------------
//  @fn ISR(TIMER2_COMP_vect)
//!
//! Timer2 Output_Compare INTerrupt routine. Increment tics & the real-time
//! clock, the interrupt occurs once a milli second (or close).
//!
//! @warning RTC_TIMER & RTC_CLOCK must be define in "dvk90can1_board.h".
//!
//! @param  none
//!
//! @return  none
//!
//------------------------------------------------------------------------------
#if (RTC_TIMER == 2)

ISR(TIMER2_COMP_vect)
{
    221a:	1f 92       	push	r1
    221c:	0f 92       	push	r0
    221e:	0f b6       	in	r0, 0x3f	; 63
    2220:	0f 92       	push	r0
    2222:	11 24       	eor	r1, r1
    2224:	2f 93       	push	r18
    2226:	8f 93       	push	r24
    2228:	9f 93       	push	r25
    222a:	af 93       	push	r26
    222c:	bf 93       	push	r27
    222e:	cf 93       	push	r28
    2230:	df 93       	push	r29
    2232:	cd b7       	in	r28, 0x3d	; 61
    2234:	de b7       	in	r29, 0x3e	; 62
    rtc_tics++;                     //-- Increments tics
    2236:	80 91 79 03 	lds	r24, 0x0379
    223a:	90 91 7a 03 	lds	r25, 0x037A
    223e:	a0 91 7b 03 	lds	r26, 0x037B
    2242:	b0 91 7c 03 	lds	r27, 0x037C
    2246:	01 96       	adiw	r24, 0x01	; 1
    2248:	a1 1d       	adc	r26, r1
    224a:	b1 1d       	adc	r27, r1
    224c:	80 93 79 03 	sts	0x0379, r24
    2250:	90 93 7a 03 	sts	0x037A, r25
    2254:	a0 93 7b 03 	sts	0x037B, r26
    2258:	b0 93 7c 03 	sts	0x037C, r27
    rtc_milliseconds++;             //-- Increments milli seconds
    225c:	80 91 77 03 	lds	r24, 0x0377
    2260:	90 91 78 03 	lds	r25, 0x0378
    2264:	01 96       	adiw	r24, 0x01	; 1
    2266:	90 93 78 03 	sts	0x0378, r25
    226a:	80 93 77 03 	sts	0x0377, r24
    
    if (rtc_milliseconds == 1000)
    226e:	80 91 77 03 	lds	r24, 0x0377
    2272:	90 91 78 03 	lds	r25, 0x0378
    2276:	23 e0       	ldi	r18, 0x03	; 3
    2278:	88 3e       	cpi	r24, 0xE8	; 232
    227a:	92 07       	cpc	r25, r18
    227c:	51 f5       	brne	.+84     	; 0x22d2 <__vector_9+0xb8>
    {
        rtc_milliseconds = 0;
    227e:	10 92 78 03 	sts	0x0378, r1
    2282:	10 92 77 03 	sts	0x0377, r1
        rtc_seconds++;              //-- Increments seconds
    2286:	80 91 7e 03 	lds	r24, 0x037E
    228a:	8f 5f       	subi	r24, 0xFF	; 255
    228c:	80 93 7e 03 	sts	0x037E, r24

        if (rtc_seconds == 60)
    2290:	80 91 7e 03 	lds	r24, 0x037E
    2294:	8c 33       	cpi	r24, 0x3C	; 60
    2296:	e9 f4       	brne	.+58     	; 0x22d2 <__vector_9+0xb8>
        {
            rtc_seconds = 0;
    2298:	10 92 7e 03 	sts	0x037E, r1
            rtc_minutes++;          //-- Increments minutes
    229c:	80 91 75 03 	lds	r24, 0x0375
    22a0:	8f 5f       	subi	r24, 0xFF	; 255
    22a2:	80 93 75 03 	sts	0x0375, r24
            
            if (rtc_minutes == 60)
    22a6:	80 91 75 03 	lds	r24, 0x0375
    22aa:	8c 33       	cpi	r24, 0x3C	; 60
    22ac:	91 f4       	brne	.+36     	; 0x22d2 <__vector_9+0xb8>
            {
                rtc_minutes = 0;
    22ae:	10 92 75 03 	sts	0x0375, r1
                rtc_hours++;        //-- Increments hours
    22b2:	80 91 7d 03 	lds	r24, 0x037D
    22b6:	8f 5f       	subi	r24, 0xFF	; 255
    22b8:	80 93 7d 03 	sts	0x037D, r24
                        
                if (rtc_hours == 24)
    22bc:	80 91 7d 03 	lds	r24, 0x037D
    22c0:	88 31       	cpi	r24, 0x18	; 24
    22c2:	39 f4       	brne	.+14     	; 0x22d2 <__vector_9+0xb8>
                {
                    rtc_hours = 0;
    22c4:	10 92 7d 03 	sts	0x037D, r1
                    rtc_days++;     //-- Increments days
    22c8:	80 91 76 03 	lds	r24, 0x0376
    22cc:	8f 5f       	subi	r24, 0xFF	; 255
    22ce:	80 93 76 03 	sts	0x0376, r24
    22d2:	df 91       	pop	r29
    22d4:	cf 91       	pop	r28
    22d6:	bf 91       	pop	r27
    22d8:	af 91       	pop	r26
    22da:	9f 91       	pop	r25
    22dc:	8f 91       	pop	r24
    22de:	2f 91       	pop	r18
    22e0:	0f 90       	pop	r0
    22e2:	0f be       	out	0x3f, r0	; 63
    22e4:	0f 90       	pop	r0
    22e6:	1f 90       	pop	r1
    22e8:	18 95       	reti

000022ea <uart_rx_get_3_data>:
//!
//! @return UART pin value sampled 3 times
//------------------------------------------------------------------------------
Bool uart_rx_get_3_data (void)
{
    22ea:	cf 93       	push	r28
    22ec:	df 93       	push	r29
    22ee:	cd b7       	in	r28, 0x3d	; 61
    22f0:	de b7       	in	r29, 0x3e	; 62
    22f2:	21 97       	sbiw	r28, 0x01	; 1
    22f4:	0f b6       	in	r0, 0x3f	; 63
    22f6:	f8 94       	cli
    22f8:	de bf       	out	0x3e, r29	; 62
    22fa:	0f be       	out	0x3f, r0	; 63
    22fc:	cd bf       	out	0x3d, r28	; 61
U8 u8_temp = 0;
    22fe:	19 82       	std	Y+1, r1	; 0x01

#if ((USE_UART == UART_0) || (USE_UART == UART_1))
    u8_temp = Uart_rx_get_3_data();
    2300:	ec e2       	ldi	r30, 0x2C	; 44
    2302:	f0 e0       	ldi	r31, 0x00	; 0
    2304:	90 81       	ld	r25, Z
    2306:	ec e2       	ldi	r30, 0x2C	; 44
    2308:	f0 e0       	ldi	r31, 0x00	; 0
    230a:	80 81       	ld	r24, Z
    230c:	98 23       	and	r25, r24
    230e:	ec e2       	ldi	r30, 0x2C	; 44
    2310:	f0 e0       	ldi	r31, 0x00	; 0
    2312:	80 81       	ld	r24, Z
    2314:	89 23       	and	r24, r25
    2316:	81 70       	andi	r24, 0x01	; 1
    2318:	89 83       	std	Y+1, r24	; 0x01
    
#elif (USE_UART ==  BOTH_UART)
    if (uart_selected == UART_0)
    {
        u8_temp = (UART_0_PORT_IN  & UART_0_PORT_IN  & UART_0_PORT_IN  & (1<<UART_0_INPUT_PIN)) >> UART_0_INPUT_PIN;
    }
    if (uart_selected == UART_1)
    {
        u8_temp = (UART_1_PORT_IN  & UART_1_PORT_IN  & UART_1_PORT_IN  & (1<<UART_1_INPUT_PIN)) >> UART_1_INPUT_PIN;
    }
#   else
#       error USE_UART definition is not referenced in "uart_drv.h" file
#endif

    return u8_temp;
    231a:	89 81       	ldd	r24, Y+1	; 0x01
    231c:	99 27       	eor	r25, r25
    231e:	21 96       	adiw	r28, 0x01	; 1
    2320:	0f b6       	in	r0, 0x3f	; 63
    2322:	f8 94       	cli
    2324:	de bf       	out	0x3e, r29	; 62
    2326:	0f be       	out	0x3f, r0	; 63
    2328:	cd bf       	out	0x3d, r28	; 61
    232a:	df 91       	pop	r29
    232c:	cf 91       	pop	r28
    232e:	08 95       	ret

00002330 <uart_rx_get_data>:
}


//------------------------------------------------------------------------------
//  @fn uart_rx_get_data
//!
//! This function returns the UART pin value.
//!
//! @warning none
//!
//! @param  none
//!
//! @return UART pin value
//------------------------------------------------------------------------------
Bool uart_rx_get_data (void)
{
    2330:	cf 93       	push	r28
    2332:	df 93       	push	r29
    2334:	cd b7       	in	r28, 0x3d	; 61
    2336:	de b7       	in	r29, 0x3e	; 62
    2338:	21 97       	sbiw	r28, 0x01	; 1
    233a:	0f b6       	in	r0, 0x3f	; 63
    233c:	f8 94       	cli
    233e:	de bf       	out	0x3e, r29	; 62
    2340:	0f be       	out	0x3f, r0	; 63
    2342:	cd bf       	out	0x3d, r28	; 61
U8 u8_temp = 0;
    2344:	19 82       	std	Y+1, r1	; 0x01

#if ((USE_UART == UART_0) || (USE_UART == UART_1))
    u8_temp = Uart_rx_get_data();
    2346:	ec e2       	ldi	r30, 0x2C	; 44
    2348:	f0 e0       	ldi	r31, 0x00	; 0
    234a:	80 81       	ld	r24, Z
    234c:	81 70       	andi	r24, 0x01	; 1
    234e:	89 83       	std	Y+1, r24	; 0x01
    
#elif (USE_UART ==  BOTH_UART)
    if (uart_selected == UART_0)
    {
        u8_temp = (UART_0_PORT_IN  & (1<<UART_0_INPUT_PIN)) >> UART_0_INPUT_PIN;
    }
    if (uart_selected == UART_1)
    {
        u8_temp = (UART_1_PORT_IN  & (1<<UART_1_INPUT_PIN)) >> UART_1_INPUT_PIN;
    }
#   else
#       error USE_UART definition is not referenced in "uart_drv.h" file
#endif

    return u8_temp;
    2350:	89 81       	ldd	r24, Y+1	; 0x01
    2352:	99 27       	eor	r25, r25
    2354:	21 96       	adiw	r28, 0x01	; 1
    2356:	0f b6       	in	r0, 0x3f	; 63
    2358:	f8 94       	cli
    235a:	de bf       	out	0x3e, r29	; 62
    235c:	0f be       	out	0x3f, r0	; 63
    235e:	cd bf       	out	0x3d, r28	; 61
    2360:	df 91       	pop	r29
    2362:	cf 91       	pop	r28
    2364:	08 95       	ret

00002366 <uart_init>:
//!         ==1: baudrate performed
//!
//------------------------------------------------------------------------------
U8 uart_init (U8 mode, U32 baudrate)
{
    2366:	cf 93       	push	r28
    2368:	df 93       	push	r29
    236a:	cd b7       	in	r28, 0x3d	; 61
    236c:	de b7       	in	r29, 0x3e	; 62
    236e:	27 97       	sbiw	r28, 0x07	; 7
    2370:	0f b6       	in	r0, 0x3f	; 63
    2372:	f8 94       	cli
    2374:	de bf       	out	0x3e, r29	; 62
    2376:	0f be       	out	0x3f, r0	; 63
    2378:	cd bf       	out	0x3d, r28	; 61
    237a:	89 83       	std	Y+1, r24	; 0x01
    237c:	4a 83       	std	Y+2, r20	; 0x02
    237e:	5b 83       	std	Y+3, r21	; 0x03
    2380:	6c 83       	std	Y+4, r22	; 0x04
    2382:	7d 83       	std	Y+5, r23	; 0x05
    Uart_clear();       // Flush, Disable and Reset UART
    2384:	e1 ec       	ldi	r30, 0xC1	; 193
    2386:	f0 e0       	ldi	r31, 0x00	; 0
    2388:	10 82       	st	Z, r1
    238a:	a2 ec       	ldi	r26, 0xC2	; 194
    238c:	b0 e0       	ldi	r27, 0x00	; 0
    238e:	e6 ec       	ldi	r30, 0xC6	; 198
    2390:	f0 e0       	ldi	r31, 0x00	; 0
    2392:	80 81       	ld	r24, Z
    2394:	8c 93       	st	X, r24
    2396:	e0 ec       	ldi	r30, 0xC0	; 192
    2398:	f0 e0       	ldi	r31, 0x00	; 0
    239a:	80 e4       	ldi	r24, 0x40	; 64
    239c:	80 83       	st	Z, r24
    239e:	e2 ec       	ldi	r30, 0xC2	; 194
    23a0:	f0 e0       	ldi	r31, 0x00	; 0
    23a2:	86 e0       	ldi	r24, 0x06	; 6
    23a4:	80 83       	st	Z, r24
    23a6:	e5 ec       	ldi	r30, 0xC5	; 197
    23a8:	f0 e0       	ldi	r31, 0x00	; 0
    23aa:	10 82       	st	Z, r1
    23ac:	e4 ec       	ldi	r30, 0xC4	; 196
    23ae:	f0 e0       	ldi	r31, 0x00	; 0
    23b0:	10 82       	st	Z, r1
    if (Uart_set_baudrate(baudrate) == 0) return 0;  //!<  c.f. macro in "uart_drv.h"
    23b2:	e5 ec       	ldi	r30, 0xC5	; 197
    23b4:	f0 e0       	ldi	r31, 0x00	; 0
    23b6:	10 82       	st	Z, r1
    23b8:	e4 ec       	ldi	r30, 0xC4	; 196
    23ba:	f0 e0       	ldi	r31, 0x00	; 0
    23bc:	83 e3       	ldi	r24, 0x33	; 51
    23be:	80 83       	st	Z, r24
    23c0:	a0 ec       	ldi	r26, 0xC0	; 192
    23c2:	b0 e0       	ldi	r27, 0x00	; 0
    23c4:	e0 ec       	ldi	r30, 0xC0	; 192
    23c6:	f0 e0       	ldi	r31, 0x00	; 0
    23c8:	80 81       	ld	r24, Z
    23ca:	82 60       	ori	r24, 0x02	; 2
    23cc:	8c 93       	st	X, r24
    23ce:	8c 91       	ld	r24, X
    23d0:	88 23       	and	r24, r24
    23d2:	19 f4       	brne	.+6      	; 0x23da <uart_init+0x74>
    23d4:	1f 82       	std	Y+7, r1	; 0x07
    23d6:	1e 82       	std	Y+6, r1	; 0x06
    23d8:	36 c0       	rjmp	.+108    	; 0x2446 <uart_init+0xe0>
    Uart_hw_init(mode);     //!<  c.f. macro in "uart_drv.h"
    23da:	a0 ec       	ldi	r26, 0xC0	; 192
    23dc:	b0 e0       	ldi	r27, 0x00	; 0
    23de:	e0 ec       	ldi	r30, 0xC0	; 192
    23e0:	f0 e0       	ldi	r31, 0x00	; 0
    23e2:	80 81       	ld	r24, Z
    23e4:	80 62       	ori	r24, 0x20	; 32
    23e6:	8c 93       	st	X, r24
    23e8:	a1 ec       	ldi	r26, 0xC1	; 193
    23ea:	b0 e0       	ldi	r27, 0x00	; 0
    23ec:	e1 ec       	ldi	r30, 0xC1	; 193
    23ee:	f0 e0       	ldi	r31, 0x00	; 0
    23f0:	80 81       	ld	r24, Z
    23f2:	8b 7f       	andi	r24, 0xFB	; 251
    23f4:	8c 93       	st	X, r24
    23f6:	a1 ec       	ldi	r26, 0xC1	; 193
    23f8:	b0 e0       	ldi	r27, 0x00	; 0
    23fa:	e1 ec       	ldi	r30, 0xC1	; 193
    23fc:	f0 e0       	ldi	r31, 0x00	; 0
    23fe:	80 81       	ld	r24, Z
    2400:	98 2f       	mov	r25, r24
    2402:	89 81       	ldd	r24, Y+1	; 0x01
    2404:	84 70       	andi	r24, 0x04	; 4
    2406:	89 2b       	or	r24, r25
    2408:	8c 93       	st	X, r24
    240a:	e2 ec       	ldi	r30, 0xC2	; 194
    240c:	f0 e0       	ldi	r31, 0x00	; 0
    240e:	89 81       	ldd	r24, Y+1	; 0x01
    2410:	88 73       	andi	r24, 0x38	; 56
    2412:	80 83       	st	Z, r24
    2414:	a2 ec       	ldi	r26, 0xC2	; 194
    2416:	b0 e0       	ldi	r27, 0x00	; 0
    2418:	e2 ec       	ldi	r30, 0xC2	; 194
    241a:	f0 e0       	ldi	r31, 0x00	; 0
    241c:	80 81       	ld	r24, Z
    241e:	28 2f       	mov	r18, r24
    2420:	89 81       	ldd	r24, Y+1	; 0x01
    2422:	99 27       	eor	r25, r25
    2424:	83 70       	andi	r24, 0x03	; 3
    2426:	90 70       	andi	r25, 0x00	; 0
    2428:	88 0f       	add	r24, r24
    242a:	99 1f       	adc	r25, r25
    242c:	82 2b       	or	r24, r18
    242e:	8c 93       	st	X, r24
    Uart_enable();          //!<  c.f. macro in "uart_drv.h"
    2430:	a1 ec       	ldi	r26, 0xC1	; 193
    2432:	b0 e0       	ldi	r27, 0x00	; 0
    2434:	e1 ec       	ldi	r30, 0xC1	; 193
    2436:	f0 e0       	ldi	r31, 0x00	; 0
    2438:	80 81       	ld	r24, Z
    243a:	88 61       	ori	r24, 0x18	; 24
    243c:	8c 93       	st	X, r24
    return (1);
    243e:	81 e0       	ldi	r24, 0x01	; 1
    2440:	90 e0       	ldi	r25, 0x00	; 0
    2442:	9f 83       	std	Y+7, r25	; 0x07
    2444:	8e 83       	std	Y+6, r24	; 0x06
    2446:	8e 81       	ldd	r24, Y+6	; 0x06
    2448:	9f 81       	ldd	r25, Y+7	; 0x07
    244a:	27 96       	adiw	r28, 0x07	; 7
    244c:	0f b6       	in	r0, 0x3f	; 63
    244e:	f8 94       	cli
    2450:	de bf       	out	0x3e, r29	; 62
    2452:	0f be       	out	0x3f, r0	; 63
    2454:	cd bf       	out	0x3d, r28	; 61
    2456:	df 91       	pop	r29
    2458:	cf 91       	pop	r28
    245a:	08 95       	ret

0000245c <uart_test_hit>:
}

//------------------------------------------------------------------------------
//  @fn uart_test_hit
//!
//! Check if something has been received on the UART peripheral.
//!
//! @warning none
//!
//! @param  none
//!
//! @return Baudrate Status
//!         ==0: Nothing has been received
//!         ==1: A character has been received
//!
//------------------------------------------------------------------------------
U8 uart_test_hit (void)
{
    245c:	cf 93       	push	r28
    245e:	df 93       	push	r29
    2460:	cd b7       	in	r28, 0x3d	; 61
    2462:	de b7       	in	r29, 0x3e	; 62
    return (Uart_rx_ready());
    2464:	e0 ec       	ldi	r30, 0xC0	; 192
    2466:	f0 e0       	ldi	r31, 0x00	; 0
    2468:	80 81       	ld	r24, Z
    246a:	99 27       	eor	r25, r25
    246c:	80 78       	andi	r24, 0x80	; 128
    246e:	90 70       	andi	r25, 0x00	; 0
    2470:	88 0f       	add	r24, r24
    2472:	89 2f       	mov	r24, r25
    2474:	88 1f       	adc	r24, r24
    2476:	99 0b       	sbc	r25, r25
    2478:	99 27       	eor	r25, r25
    247a:	df 91       	pop	r29
    247c:	cf 91       	pop	r28
    247e:	08 95       	ret

00002480 <uart_putchar>:
}

//------------------------------------------------------------------------------
//  @fn uart_putchar
//!
//! Send a character on the UART peripheral.
//!
//! @warning none
//!
//! @param  character to send
//!
//! @return character sent
//!
//------------------------------------------------------------------------------
U8 uart_putchar (U8 ch)
{
    2480:	cf 93       	push	r28
    2482:	df 93       	push	r29
    2484:	cd b7       	in	r28, 0x3d	; 61
    2486:	de b7       	in	r29, 0x3e	; 62
    2488:	21 97       	sbiw	r28, 0x01	; 1
    248a:	0f b6       	in	r0, 0x3f	; 63
    248c:	f8 94       	cli
    248e:	de bf       	out	0x3e, r29	; 62
    2490:	0f be       	out	0x3f, r0	; 63
    2492:	cd bf       	out	0x3d, r28	; 61
    2494:	89 83       	std	Y+1, r24	; 0x01
    while(!Uart_tx_ready());
    2496:	e0 ec       	ldi	r30, 0xC0	; 192
    2498:	f0 e0       	ldi	r31, 0x00	; 0
    249a:	80 81       	ld	r24, Z
    249c:	99 27       	eor	r25, r25
    249e:	80 72       	andi	r24, 0x20	; 32
    24a0:	90 70       	andi	r25, 0x00	; 0
    24a2:	95 95       	asr	r25
    24a4:	87 95       	ror	r24
    24a6:	95 95       	asr	r25
    24a8:	87 95       	ror	r24
    24aa:	95 95       	asr	r25
    24ac:	87 95       	ror	r24
    24ae:	95 95       	asr	r25
    24b0:	87 95       	ror	r24
    24b2:	95 95       	asr	r25
    24b4:	87 95       	ror	r24
    24b6:	00 97       	sbiw	r24, 0x00	; 0
    24b8:	71 f3       	breq	.-36     	; 0x2496 <uart_putchar+0x16>
    Uart_set_tx_busy();     // Set Busy flag before sending (always)
    Uart_send_byte(ch);
    24ba:	e6 ec       	ldi	r30, 0xC6	; 198
    24bc:	f0 e0       	ldi	r31, 0x00	; 0
    24be:	89 81       	ldd	r24, Y+1	; 0x01
    24c0:	80 83       	st	Z, r24
    return (ch);
    24c2:	89 81       	ldd	r24, Y+1	; 0x01
    24c4:	99 27       	eor	r25, r25
    24c6:	21 96       	adiw	r28, 0x01	; 1
    24c8:	0f b6       	in	r0, 0x3f	; 63
    24ca:	f8 94       	cli
    24cc:	de bf       	out	0x3e, r29	; 62
    24ce:	0f be       	out	0x3f, r0	; 63
    24d0:	cd bf       	out	0x3d, r28	; 61
    24d2:	df 91       	pop	r29
    24d4:	cf 91       	pop	r28
    24d6:	08 95       	ret

000024d8 <uart_getchar>:
}

//------------------------------------------------------------------------------
//  @fn uart_getchar
//!
//! Get a character from the UART peripheral.
//!
//! @warning none
//!
//! @param  none
//!
//! @return read (received) character on the UART
//!
//------------------------------------------------------------------------------
U8 uart_getchar (void)
{
    24d8:	cf 93       	push	r28
    24da:	df 93       	push	r29
    24dc:	cd b7       	in	r28, 0x3d	; 61
    24de:	de b7       	in	r29, 0x3e	; 62
    24e0:	21 97       	sbiw	r28, 0x01	; 1
    24e2:	0f b6       	in	r0, 0x3f	; 63
    24e4:	f8 94       	cli
    24e6:	de bf       	out	0x3e, r29	; 62
    24e8:	0f be       	out	0x3f, r0	; 63
    24ea:	cd bf       	out	0x3d, r28	; 61
    U8 ch;

    while(!Uart_rx_ready());
    24ec:	e0 ec       	ldi	r30, 0xC0	; 192
    24ee:	f0 e0       	ldi	r31, 0x00	; 0
    24f0:	80 81       	ld	r24, Z
    24f2:	99 27       	eor	r25, r25
    24f4:	80 78       	andi	r24, 0x80	; 128
    24f6:	90 70       	andi	r25, 0x00	; 0
    24f8:	88 0f       	add	r24, r24
    24fa:	89 2f       	mov	r24, r25
    24fc:	88 1f       	adc	r24, r24
    24fe:	99 0b       	sbc	r25, r25
    2500:	00 97       	sbiw	r24, 0x00	; 0
    2502:	a1 f3       	breq	.-24     	; 0x24ec <uart_getchar+0x14>
    ch = Uart_get_byte();
    2504:	e6 ec       	ldi	r30, 0xC6	; 198
    2506:	f0 e0       	ldi	r31, 0x00	; 0
    2508:	80 81       	ld	r24, Z
    250a:	89 83       	std	Y+1, r24	; 0x01
    Uart_ack_rx_byte();
    return ch;
    250c:	89 81       	ldd	r24, Y+1	; 0x01
    250e:	99 27       	eor	r25, r25
    2510:	21 96       	adiw	r28, 0x01	; 1
    2512:	0f b6       	in	r0, 0x3f	; 63
    2514:	f8 94       	cli
    2516:	de bf       	out	0x3e, r29	; 62
    2518:	0f be       	out	0x3f, r0	; 63
    251a:	cd bf       	out	0x3d, r28	; 61
    251c:	df 91       	pop	r29
    251e:	cf 91       	pop	r28
    2520:	08 95       	ret

00002522 <uart_put_string>:
}

//------------------------------------------------------------------------------
//  @fn uart_put_string
//!
//! Put a data-string on TX UART. The data-string is send up to null
//! character is found.
//!
//! @warning "uart_init()" must be performed before
//!
//! @param Pointer on U8 data-string
//!
//! @return (none)
//!
//------------------------------------------------------------------------------
#ifndef REDUCED_UART_LIB
void uart_put_string (U8 *data_string)
    {
    2522:	cf 93       	push	r28
    2524:	df 93       	push	r29
    2526:	cd b7       	in	r28, 0x3d	; 61
    2528:	de b7       	in	r29, 0x3e	; 62
    252a:	22 97       	sbiw	r28, 0x02	; 2
    252c:	0f b6       	in	r0, 0x3f	; 63
    252e:	f8 94       	cli
    2530:	de bf       	out	0x3e, r29	; 62
    2532:	0f be       	out	0x3f, r0	; 63
    2534:	cd bf       	out	0x3d, r28	; 61
    2536:	9a 83       	std	Y+2, r25	; 0x02
    2538:	89 83       	std	Y+1, r24	; 0x01
    while(*data_string) uart_putchar (*data_string++);
    253a:	0b c0       	rjmp	.+22     	; 0x2552 <uart_put_string+0x30>
    253c:	e9 81       	ldd	r30, Y+1	; 0x01
    253e:	fa 81       	ldd	r31, Y+2	; 0x02
    2540:	20 81       	ld	r18, Z
    2542:	89 81       	ldd	r24, Y+1	; 0x01
    2544:	9a 81       	ldd	r25, Y+2	; 0x02
    2546:	01 96       	adiw	r24, 0x01	; 1
    2548:	9a 83       	std	Y+2, r25	; 0x02
    254a:	89 83       	std	Y+1, r24	; 0x01
    254c:	82 2f       	mov	r24, r18
    254e:	0e 94 40 12 	call	0x2480	; 0x2480 <uart_putchar>
    2552:	e9 81       	ldd	r30, Y+1	; 0x01
    2554:	fa 81       	ldd	r31, Y+2	; 0x02
    2556:	80 81       	ld	r24, Z
    2558:	88 23       	and	r24, r24
    255a:	81 f7       	brne	.-32     	; 0x253c <uart_put_string+0x1a>
    255c:	22 96       	adiw	r28, 0x02	; 2
    255e:	0f b6       	in	r0, 0x3f	; 63
    2560:	f8 94       	cli
    2562:	de bf       	out	0x3e, r29	; 62
    2564:	0f be       	out	0x3f, r0	; 63
    2566:	cd bf       	out	0x3d, r28	; 61
    2568:	df 91       	pop	r29
    256a:	cf 91       	pop	r28
    256c:	08 95       	ret

0000256e <uart_mini_printf>:
    }
#endif  // REDUCED_UART_LIB

//------------------------------------------------------------------------------
//  @fn uart_mini_printf
//!
//! Minimal "PRINTF" with variable argument list. Write several variables
//! formatted by a format string to a file descriptor.
//! Example:
//! ========
//! { u8_toto = 0xAA;
//!   uart_mini_printf ("toto = %04d (0x%012X)\r\n", u8_toto, u8_toto);
//!   /*   Expected:     toto = 0170 (0x0000000000AA)   &  Cr+Lf       */ }
//!
//! @warning "uart_init()" must be performed before
//!
//! @param argument list
//!
//!     The format string is interpreted like this:
//!        ,---------------,---------------------------------------------------,
//!        | Any character | Output as is                                      |
//!        |---------------+---------------------------------------------------|
//!        |     %c:       | interpret argument as character                   |
//!        |     %s:       | interpret argument as pointer to string           |
//!        |     %d:       | interpret argument as decimal (signed) S16        |
//!        |     %ld:      | interpret argument as decimal (signed) S32        |
//!        |     %u:       | interpret argument as decimal (unsigned) U16      |
//!        |     %lu:      | interpret argument as decimal (unsigned) U32      |
//!        |     %x:       | interpret argument as hex U16 (lower case chars)  |
//!        |     %lx:      | interpret argument as hex U32 (lower case chars)  |
//!        |     %X:       | interpret argument as hex U16 (upper case chars)  |
//!        |     %lX:      | interpret argument as hex U32 (upper case chars)  |
//!        |     %%:       | print a percent ('%') character                   |
//!        '---------------'---------------------------------------------------'
//!
//!     Field width (in decimal) always starts with "0" and its maximum is
//!     given by "DATA_BUF_LEN" defined in "uart_lib.h".
//!        ,----------------------,-----------,--------------,-----------------,
//!        |       Variable       | Writting  |  Printing    |    Comment      |
//!        |----------------------+-----------+--------------|-----------------|
//!        |                      |   %x      | aa           |        -        |
//!        |  u8_xx = 0xAA        |   %04d    | 0170         |        -        |
//!        |                      |   %012X   | 0000000000AA |        -        |
//!        |----------------------+-----------+--------------|-----------------|
//!        | u16_xx = -5678       |   %010d   | -0000005678  |        -        |
//!        |----------------------+-----------+--------------|-----------------|
//!        | u32_xx = -4100000000 |   %011lu  | 00194967296  |        -        |
//!        |----------------------+-----------+--------------|-----------------|
//!        |          -           |   %8x     | 8x           | Writting error! |
//!        |----------------------+-----------+--------------|-----------------|
//!        |          -           |   %0s     | 0s           | Writting error! |
//!        '----------------------'-----------'--------------'-----------------'
//!       
//! Return: 0 = O.K.
//!
//------------------------------------------------------------------------------
#ifndef REDUCED_UART_LIB
U8 uart_mini_printf(char *format, ...)
{
    256e:	0f 93       	push	r16
    2570:	1f 93       	push	r17
    2572:	cf 93       	push	r28
    2574:	df 93       	push	r29
    2576:	cd b7       	in	r28, 0x3d	; 61
    2578:	de b7       	in	r29, 0x3e	; 62
    257a:	af 97       	sbiw	r28, 0x2f	; 47
    257c:	0f b6       	in	r0, 0x3f	; 63
    257e:	f8 94       	cli
    2580:	de bf       	out	0x3e, r29	; 62
    2582:	0f be       	out	0x3f, r0	; 63
    2584:	cd bf       	out	0x3d, r28	; 61
    va_list arg_ptr;
    U8      *p,*sval;
    U8      u8_temp, n_sign, data_idx, min_size;
    U8      data_buf[DATA_BUF_LEN];
    S8      long_flag, alt_p_c;
    S8      s8_val;
    S16     s16_val;
    S32     s32_val;
    U16     u16_val;
    U32     u32_val;

    long_flag = FALSE;
    2586:	1f 86       	std	Y+15, r1	; 0x0f
    alt_p_c = FALSE;
    2588:	1e 86       	std	Y+14, r1	; 0x0e
    min_size = DATA_BUF_LEN-1;
    258a:	8b e0       	ldi	r24, 0x0B	; 11
    258c:	88 8b       	std	Y+16, r24	; 0x10

    va_start(arg_ptr, format);   // make arg_ptr point to the first unnamed arg
    258e:	ce 01       	movw	r24, r28
    2590:	c8 96       	adiw	r24, 0x38	; 56
    2592:	99 8f       	std	Y+25, r25	; 0x19
    2594:	88 8f       	std	Y+24, r24	; 0x18
    for (p = (U8 *) format; *p; p++)
    2596:	8e a9       	ldd	r24, Y+54	; 0x36
    2598:	9f a9       	ldd	r25, Y+55	; 0x37
    259a:	9f 8b       	std	Y+23, r25	; 0x17
    259c:	8e 8b       	std	Y+22, r24	; 0x16
    259e:	74 c3       	rjmp	.+1768   	; 0x2c88 <uart_mini_printf+0x71a>
    {
        if ((*p == '%') || (alt_p_c == TRUE))
    25a0:	ee 89       	ldd	r30, Y+22	; 0x16
    25a2:	ff 89       	ldd	r31, Y+23	; 0x17
    25a4:	80 81       	ld	r24, Z
    25a6:	85 32       	cpi	r24, 0x25	; 37
    25a8:	21 f0       	breq	.+8      	; 0x25b2 <uart_mini_printf+0x44>
    25aa:	8e 85       	ldd	r24, Y+14	; 0x0e
    25ac:	81 30       	cpi	r24, 0x01	; 1
    25ae:	09 f0       	breq	.+2      	; 0x25b2 <uart_mini_printf+0x44>
    25b0:	47 c0       	rjmp	.+142    	; 0x2640 <uart_mini_printf+0xd2>
        {
            p++;
    25b2:	8e 89       	ldd	r24, Y+22	; 0x16
    25b4:	9f 89       	ldd	r25, Y+23	; 0x17
    25b6:	01 96       	adiw	r24, 0x01	; 1
    25b8:	9f 8b       	std	Y+23, r25	; 0x17
    25ba:	8e 8b       	std	Y+22, r24	; 0x16
        }
        else
        {
            uart_putchar(*p);
            alt_p_c = FALSE;
            long_flag = FALSE;
            continue;   // "switch (*p)" section skipped
        }
        switch (*p)
    25bc:	ee 89       	ldd	r30, Y+22	; 0x16
    25be:	ff 89       	ldd	r31, Y+23	; 0x17
    25c0:	80 81       	ld	r24, Z
    25c2:	28 2f       	mov	r18, r24
    25c4:	33 27       	eor	r19, r19
    25c6:	3f a7       	std	Y+47, r19	; 0x2f
    25c8:	2e a7       	std	Y+46, r18	; 0x2e
    25ca:	8e a5       	ldd	r24, Y+46	; 0x2e
    25cc:	9f a5       	ldd	r25, Y+47	; 0x2f
    25ce:	84 36       	cpi	r24, 0x64	; 100
    25d0:	91 05       	cpc	r25, r1
    25d2:	09 f4       	brne	.+2      	; 0x25d6 <uart_mini_printf+0x68>
    25d4:	96 c0       	rjmp	.+300    	; 0x2702 <uart_mini_printf+0x194>
    25d6:	2e a5       	ldd	r18, Y+46	; 0x2e
    25d8:	3f a5       	ldd	r19, Y+47	; 0x2f
    25da:	25 36       	cpi	r18, 0x65	; 101
    25dc:	31 05       	cpc	r19, r1
    25de:	94 f4       	brge	.+36     	; 0x2604 <uart_mini_printf+0x96>
    25e0:	8e a5       	ldd	r24, Y+46	; 0x2e
    25e2:	9f a5       	ldd	r25, Y+47	; 0x2f
    25e4:	88 35       	cpi	r24, 0x58	; 88
    25e6:	91 05       	cpc	r25, r1
    25e8:	09 f4       	brne	.+2      	; 0x25ec <uart_mini_printf+0x7e>
    25ea:	fe c1       	rjmp	.+1020   	; 0x29e8 <uart_mini_printf+0x47a>
    25ec:	2e a5       	ldd	r18, Y+46	; 0x2e
    25ee:	3f a5       	ldd	r19, Y+47	; 0x2f
    25f0:	23 36       	cpi	r18, 0x63	; 99
    25f2:	31 05       	cpc	r19, r1
    25f4:	69 f1       	breq	.+90     	; 0x2650 <uart_mini_printf+0xe2>
    25f6:	8e a5       	ldd	r24, Y+46	; 0x2e
    25f8:	9f a5       	ldd	r25, Y+47	; 0x2f
    25fa:	80 33       	cpi	r24, 0x30	; 48
    25fc:	91 05       	cpc	r25, r1
    25fe:	09 f4       	brne	.+2      	; 0x2602 <uart_mini_printf+0x94>
    2600:	bd c2       	rjmp	.+1402   	; 0x2b7c <uart_mini_printf+0x60e>
    2602:	2e c3       	rjmp	.+1628   	; 0x2c60 <uart_mini_printf+0x6f2>
    2604:	2e a5       	ldd	r18, Y+46	; 0x2e
    2606:	3f a5       	ldd	r19, Y+47	; 0x2f
    2608:	23 37       	cpi	r18, 0x73	; 115
    260a:	31 05       	cpc	r19, r1
    260c:	e9 f1       	breq	.+122    	; 0x2688 <uart_mini_printf+0x11a>
    260e:	8e a5       	ldd	r24, Y+46	; 0x2e
    2610:	9f a5       	ldd	r25, Y+47	; 0x2f
    2612:	84 37       	cpi	r24, 0x74	; 116
    2614:	91 05       	cpc	r25, r1
    2616:	3c f4       	brge	.+14     	; 0x2626 <uart_mini_printf+0xb8>
    2618:	2e a5       	ldd	r18, Y+46	; 0x2e
    261a:	3f a5       	ldd	r19, Y+47	; 0x2f
    261c:	2c 36       	cpi	r18, 0x6C	; 108
    261e:	31 05       	cpc	r19, r1
    2620:	09 f4       	brne	.+2      	; 0x2624 <uart_mini_printf+0xb6>
    2622:	5c c0       	rjmp	.+184    	; 0x26dc <uart_mini_printf+0x16e>
    2624:	1d c3       	rjmp	.+1594   	; 0x2c60 <uart_mini_printf+0x6f2>
    2626:	8e a5       	ldd	r24, Y+46	; 0x2e
    2628:	9f a5       	ldd	r25, Y+47	; 0x2f
    262a:	85 37       	cpi	r24, 0x75	; 117
    262c:	91 05       	cpc	r25, r1
    262e:	09 f4       	brne	.+2      	; 0x2632 <uart_mini_printf+0xc4>
    2630:	37 c1       	rjmp	.+622    	; 0x28a0 <uart_mini_printf+0x332>
    2632:	2e a5       	ldd	r18, Y+46	; 0x2e
    2634:	3f a5       	ldd	r19, Y+47	; 0x2f
    2636:	28 37       	cpi	r18, 0x78	; 120
    2638:	31 05       	cpc	r19, r1
    263a:	09 f4       	brne	.+2      	; 0x263e <uart_mini_printf+0xd0>
    263c:	d5 c1       	rjmp	.+938    	; 0x29e8 <uart_mini_printf+0x47a>
    263e:	10 c3       	rjmp	.+1568   	; 0x2c60 <uart_mini_printf+0x6f2>
    2640:	ee 89       	ldd	r30, Y+22	; 0x16
    2642:	ff 89       	ldd	r31, Y+23	; 0x17
    2644:	80 81       	ld	r24, Z
    2646:	0e 94 40 12 	call	0x2480	; 0x2480 <uart_putchar>
    264a:	1e 86       	std	Y+14, r1	; 0x0e
    264c:	1f 86       	std	Y+15, r1	; 0x0f
    264e:	17 c3       	rjmp	.+1582   	; 0x2c7e <uart_mini_printf+0x710>
        {
            case 'c':
                if (long_flag == TRUE)      // ERROR: 'l' before any 'c'
    2650:	8f 85       	ldd	r24, Y+15	; 0x0f
    2652:	81 30       	cpi	r24, 0x01	; 1
    2654:	39 f4       	brne	.+14     	; 0x2664 <uart_mini_printf+0xf6>
                {
                    uart_putchar('l');
    2656:	8c e6       	ldi	r24, 0x6C	; 108
    2658:	0e 94 40 12 	call	0x2480	; 0x2480 <uart_putchar>
                    uart_putchar('c');
    265c:	83 e6       	ldi	r24, 0x63	; 99
    265e:	0e 94 40 12 	call	0x2480	; 0x2480 <uart_putchar>
    2662:	0d c0       	rjmp	.+26     	; 0x267e <uart_mini_printf+0x110>
                }
                else
                {
                    s8_val = (S8)(va_arg(arg_ptr, int));    // s8_val = (S8)(va_arg(arg_ptr, S16));
    2664:	28 8d       	ldd	r18, Y+24	; 0x18
    2666:	39 8d       	ldd	r19, Y+25	; 0x19
    2668:	c9 01       	movw	r24, r18
    266a:	02 96       	adiw	r24, 0x02	; 2
    266c:	99 8f       	std	Y+25, r25	; 0x19
    266e:	88 8f       	std	Y+24, r24	; 0x18
    2670:	f9 01       	movw	r30, r18
    2672:	80 81       	ld	r24, Z
    2674:	91 81       	ldd	r25, Z+1	; 0x01
    2676:	8d 87       	std	Y+13, r24	; 0x0d
                    uart_putchar((U8)(s8_val));
    2678:	8d 85       	ldd	r24, Y+13	; 0x0d
    267a:	0e 94 40 12 	call	0x2480	; 0x2480 <uart_putchar>
                }
                // Clean up
                min_size = DATA_BUF_LEN-1;
    267e:	8b e0       	ldi	r24, 0x0B	; 11
    2680:	88 8b       	std	Y+16, r24	; 0x10
                alt_p_c = FALSE;
    2682:	1e 86       	std	Y+14, r1	; 0x0e
                long_flag = FALSE;
    2684:	1f 86       	std	Y+15, r1	; 0x0f
                break; // case 'c'
    2686:	fb c2       	rjmp	.+1526   	; 0x2c7e <uart_mini_printf+0x710>
                
            case 's':
                if (long_flag == TRUE)      // ERROR: 'l' before any 's'
    2688:	8f 85       	ldd	r24, Y+15	; 0x0f
    268a:	81 30       	cpi	r24, 0x01	; 1
    268c:	39 f4       	brne	.+14     	; 0x269c <uart_mini_printf+0x12e>
                {
                    uart_putchar('l');
    268e:	8c e6       	ldi	r24, 0x6C	; 108
    2690:	0e 94 40 12 	call	0x2480	; 0x2480 <uart_putchar>
                    uart_putchar('s');
    2694:	83 e7       	ldi	r24, 0x73	; 115
    2696:	0e 94 40 12 	call	0x2480	; 0x2480 <uart_putchar>
    269a:	1b c0       	rjmp	.+54     	; 0x26d2 <uart_mini_printf+0x164>
                }
                else
                {
                    for (sval = va_arg(arg_ptr, U8 *); *sval; sval++)
    269c:	28 8d       	ldd	r18, Y+24	; 0x18
    269e:	39 8d       	ldd	r19, Y+25	; 0x19
    26a0:	c9 01       	movw	r24, r18
    26a2:	02 96       	adiw	r24, 0x02	; 2
    26a4:	99 8f       	std	Y+25, r25	; 0x19
    26a6:	88 8f       	std	Y+24, r24	; 0x18
    26a8:	f9 01       	movw	r30, r18
    26aa:	80 81       	ld	r24, Z
    26ac:	91 81       	ldd	r25, Z+1	; 0x01
    26ae:	9d 8b       	std	Y+21, r25	; 0x15
    26b0:	8c 8b       	std	Y+20, r24	; 0x14
    26b2:	0a c0       	rjmp	.+20     	; 0x26c8 <uart_mini_printf+0x15a>
                    {
                        uart_putchar(*sval);
    26b4:	ec 89       	ldd	r30, Y+20	; 0x14
    26b6:	fd 89       	ldd	r31, Y+21	; 0x15
    26b8:	80 81       	ld	r24, Z
    26ba:	0e 94 40 12 	call	0x2480	; 0x2480 <uart_putchar>
    26be:	8c 89       	ldd	r24, Y+20	; 0x14
    26c0:	9d 89       	ldd	r25, Y+21	; 0x15
    26c2:	01 96       	adiw	r24, 0x01	; 1
    26c4:	9d 8b       	std	Y+21, r25	; 0x15
    26c6:	8c 8b       	std	Y+20, r24	; 0x14
    26c8:	ec 89       	ldd	r30, Y+20	; 0x14
    26ca:	fd 89       	ldd	r31, Y+21	; 0x15
    26cc:	80 81       	ld	r24, Z
    26ce:	88 23       	and	r24, r24
    26d0:	89 f7       	brne	.-30     	; 0x26b4 <uart_mini_printf+0x146>
                    }
                }
                // Clean up
                min_size = DATA_BUF_LEN-1;
    26d2:	8b e0       	ldi	r24, 0x0B	; 11
    26d4:	88 8b       	std	Y+16, r24	; 0x10
                alt_p_c = FALSE;
    26d6:	1e 86       	std	Y+14, r1	; 0x0e
                long_flag = FALSE;
    26d8:	1f 86       	std	Y+15, r1	; 0x0f
                break;  // case 's'
    26da:	d1 c2       	rjmp	.+1442   	; 0x2c7e <uart_mini_printf+0x710>
                
            case 'l':  // It is not the number "ONE" but the lower case of "L" character
                if (long_flag == TRUE)      // ERROR: two consecutive 'l'
    26dc:	8f 85       	ldd	r24, Y+15	; 0x0f
    26de:	81 30       	cpi	r24, 0x01	; 1
    26e0:	31 f4       	brne	.+12     	; 0x26ee <uart_mini_printf+0x180>
                {
                    uart_putchar('l');
    26e2:	8c e6       	ldi	r24, 0x6C	; 108
    26e4:	0e 94 40 12 	call	0x2480	; 0x2480 <uart_putchar>
                    alt_p_c = FALSE;
    26e8:	1e 86       	std	Y+14, r1	; 0x0e
                    long_flag = FALSE;
    26ea:	1f 86       	std	Y+15, r1	; 0x0f
    26ec:	04 c0       	rjmp	.+8      	; 0x26f6 <uart_mini_printf+0x188>
                }
                else
                {
                    alt_p_c = TRUE;
    26ee:	81 e0       	ldi	r24, 0x01	; 1
    26f0:	8e 87       	std	Y+14, r24	; 0x0e
                    long_flag = TRUE;
    26f2:	81 e0       	ldi	r24, 0x01	; 1
    26f4:	8f 87       	std	Y+15, r24	; 0x0f
                }
                p--;
    26f6:	8e 89       	ldd	r24, Y+22	; 0x16
    26f8:	9f 89       	ldd	r25, Y+23	; 0x17
    26fa:	01 97       	sbiw	r24, 0x01	; 1
    26fc:	9f 8b       	std	Y+23, r25	; 0x17
    26fe:	8e 8b       	std	Y+22, r24	; 0x16
                break;  // case 'l'
    2700:	be c2       	rjmp	.+1404   	; 0x2c7e <uart_mini_printf+0x710>
                
            case 'd':
                n_sign  = FALSE;               
    2702:	1a 8a       	std	Y+18, r1	; 0x12
                for(data_idx = 0; data_idx < (DATA_BUF_LEN-1); data_idx++)
    2704:	19 8a       	std	Y+17, r1	; 0x11
    2706:	0d c0       	rjmp	.+26     	; 0x2722 <uart_mini_printf+0x1b4>
                {
                    data_buf[data_idx] = '0';
    2708:	89 89       	ldd	r24, Y+17	; 0x11
    270a:	28 2f       	mov	r18, r24
    270c:	33 27       	eor	r19, r19
    270e:	ce 01       	movw	r24, r28
    2710:	4a 96       	adiw	r24, 0x1a	; 26
    2712:	fc 01       	movw	r30, r24
    2714:	e2 0f       	add	r30, r18
    2716:	f3 1f       	adc	r31, r19
    2718:	80 e3       	ldi	r24, 0x30	; 48
    271a:	80 83       	st	Z, r24
    271c:	89 89       	ldd	r24, Y+17	; 0x11
    271e:	8f 5f       	subi	r24, 0xFF	; 255
    2720:	89 8b       	std	Y+17, r24	; 0x11
    2722:	89 89       	ldd	r24, Y+17	; 0x11
    2724:	8b 30       	cpi	r24, 0x0B	; 11
    2726:	80 f3       	brcs	.-32     	; 0x2708 <uart_mini_printf+0x19a>
                }
                data_buf[DATA_BUF_LEN-1] = 0;
    2728:	1d a2       	std	Y+37, r1	; 0x25
                data_idx = DATA_BUF_LEN - 2;
    272a:	8a e0       	ldi	r24, 0x0A	; 10
    272c:	89 8b       	std	Y+17, r24	; 0x11
                if (long_flag)  // 32-bit
    272e:	8f 85       	ldd	r24, Y+15	; 0x0f
    2730:	88 23       	and	r24, r24
    2732:	09 f4       	brne	.+2      	; 0x2736 <uart_mini_printf+0x1c8>
    2734:	5d c0       	rjmp	.+186    	; 0x27f0 <uart_mini_printf+0x282>
                {
                    s32_val = va_arg(arg_ptr, S32);
    2736:	28 8d       	ldd	r18, Y+24	; 0x18
    2738:	39 8d       	ldd	r19, Y+25	; 0x19
    273a:	c9 01       	movw	r24, r18
    273c:	04 96       	adiw	r24, 0x04	; 4
    273e:	99 8f       	std	Y+25, r25	; 0x19
    2740:	88 8f       	std	Y+24, r24	; 0x18
    2742:	f9 01       	movw	r30, r18
    2744:	80 81       	ld	r24, Z
    2746:	91 81       	ldd	r25, Z+1	; 0x01
    2748:	a2 81       	ldd	r26, Z+2	; 0x02
    274a:	b3 81       	ldd	r27, Z+3	; 0x03
    274c:	8f 83       	std	Y+7, r24	; 0x07
    274e:	98 87       	std	Y+8, r25	; 0x08
    2750:	a9 87       	std	Y+9, r26	; 0x09
    2752:	ba 87       	std	Y+10, r27	; 0x0a
                    if (s32_val < 0)
    2754:	8f 81       	ldd	r24, Y+7	; 0x07
    2756:	98 85       	ldd	r25, Y+8	; 0x08
    2758:	a9 85       	ldd	r26, Y+9	; 0x09
    275a:	ba 85       	ldd	r27, Y+10	; 0x0a
    275c:	bb 23       	and	r27, r27
    275e:	8c f4       	brge	.+34     	; 0x2782 <uart_mini_printf+0x214>
                    {
                        n_sign = TRUE;
    2760:	81 e0       	ldi	r24, 0x01	; 1
    2762:	8a 8b       	std	Y+18, r24	; 0x12
                        s32_val  = -s32_val;
    2764:	8f 81       	ldd	r24, Y+7	; 0x07
    2766:	98 85       	ldd	r25, Y+8	; 0x08
    2768:	a9 85       	ldd	r26, Y+9	; 0x09
    276a:	ba 85       	ldd	r27, Y+10	; 0x0a
    276c:	b0 95       	com	r27
    276e:	a0 95       	com	r26
    2770:	90 95       	com	r25
    2772:	81 95       	neg	r24
    2774:	9f 4f       	sbci	r25, 0xFF	; 255
    2776:	af 4f       	sbci	r26, 0xFF	; 255
    2778:	bf 4f       	sbci	r27, 0xFF	; 255
    277a:	8f 83       	std	Y+7, r24	; 0x07
    277c:	98 87       	std	Y+8, r25	; 0x08
    277e:	a9 87       	std	Y+9, r26	; 0x09
    2780:	ba 87       	std	Y+10, r27	; 0x0a
                    }
                    while (1)
                    {
                        data_buf[data_idx] = s32_val % 10 + '0';
    2782:	89 89       	ldd	r24, Y+17	; 0x11
    2784:	08 2f       	mov	r16, r24
    2786:	11 27       	eor	r17, r17
    2788:	8f 81       	ldd	r24, Y+7	; 0x07
    278a:	98 85       	ldd	r25, Y+8	; 0x08
    278c:	a9 85       	ldd	r26, Y+9	; 0x09
    278e:	ba 85       	ldd	r27, Y+10	; 0x0a
    2790:	2a e0       	ldi	r18, 0x0A	; 10
    2792:	30 e0       	ldi	r19, 0x00	; 0
    2794:	40 e0       	ldi	r20, 0x00	; 0
    2796:	50 e0       	ldi	r21, 0x00	; 0
    2798:	bc 01       	movw	r22, r24
    279a:	cd 01       	movw	r24, r26
    279c:	0e 94 85 17 	call	0x2f0a	; 0x2f0a <__divmodsi4>
    27a0:	dc 01       	movw	r26, r24
    27a2:	cb 01       	movw	r24, r22
    27a4:	28 2f       	mov	r18, r24
    27a6:	20 5d       	subi	r18, 0xD0	; 208
    27a8:	ce 01       	movw	r24, r28
    27aa:	4a 96       	adiw	r24, 0x1a	; 26
    27ac:	fc 01       	movw	r30, r24
    27ae:	e0 0f       	add	r30, r16
    27b0:	f1 1f       	adc	r31, r17
    27b2:	20 83       	st	Z, r18
                        s32_val /= 10;
    27b4:	8f 81       	ldd	r24, Y+7	; 0x07
    27b6:	98 85       	ldd	r25, Y+8	; 0x08
    27b8:	a9 85       	ldd	r26, Y+9	; 0x09
    27ba:	ba 85       	ldd	r27, Y+10	; 0x0a
    27bc:	2a e0       	ldi	r18, 0x0A	; 10
    27be:	30 e0       	ldi	r19, 0x00	; 0
    27c0:	40 e0       	ldi	r20, 0x00	; 0
    27c2:	50 e0       	ldi	r21, 0x00	; 0
    27c4:	bc 01       	movw	r22, r24
    27c6:	cd 01       	movw	r24, r26
    27c8:	0e 94 85 17 	call	0x2f0a	; 0x2f0a <__divmodsi4>
    27cc:	da 01       	movw	r26, r20
    27ce:	c9 01       	movw	r24, r18
    27d0:	8f 83       	std	Y+7, r24	; 0x07
    27d2:	98 87       	std	Y+8, r25	; 0x08
    27d4:	a9 87       	std	Y+9, r26	; 0x09
    27d6:	ba 87       	std	Y+10, r27	; 0x0a
                        data_idx--;
    27d8:	89 89       	ldd	r24, Y+17	; 0x11
    27da:	81 50       	subi	r24, 0x01	; 1
    27dc:	89 8b       	std	Y+17, r24	; 0x11
						if (s32_val==0) break;
    27de:	8f 81       	ldd	r24, Y+7	; 0x07
    27e0:	98 85       	ldd	r25, Y+8	; 0x08
    27e2:	a9 85       	ldd	r26, Y+9	; 0x09
    27e4:	ba 85       	ldd	r27, Y+10	; 0x0a
    27e6:	00 97       	sbiw	r24, 0x00	; 0
    27e8:	a1 05       	cpc	r26, r1
    27ea:	b1 05       	cpc	r27, r1
    27ec:	e1 f1       	breq	.+120    	; 0x2866 <uart_mini_printf+0x2f8>
                   }
    27ee:	c9 cf       	rjmp	.-110    	; 0x2782 <uart_mini_printf+0x214>
                }
                else  // 16-bit
                {
                    s16_val = (S16)(va_arg(arg_ptr, int)); // s16_val = va_arg(arg_ptr, S16);
    27f0:	28 8d       	ldd	r18, Y+24	; 0x18
    27f2:	39 8d       	ldd	r19, Y+25	; 0x19
    27f4:	c9 01       	movw	r24, r18
    27f6:	02 96       	adiw	r24, 0x02	; 2
    27f8:	99 8f       	std	Y+25, r25	; 0x19
    27fa:	88 8f       	std	Y+24, r24	; 0x18
    27fc:	f9 01       	movw	r30, r18
    27fe:	80 81       	ld	r24, Z
    2800:	91 81       	ldd	r25, Z+1	; 0x01
    2802:	9c 87       	std	Y+12, r25	; 0x0c
    2804:	8b 87       	std	Y+11, r24	; 0x0b
                    if (s16_val < 0)
    2806:	8b 85       	ldd	r24, Y+11	; 0x0b
    2808:	9c 85       	ldd	r25, Y+12	; 0x0c
    280a:	99 23       	and	r25, r25
    280c:	4c f4       	brge	.+18     	; 0x2820 <uart_mini_printf+0x2b2>
                    {
                        n_sign = TRUE;
    280e:	81 e0       	ldi	r24, 0x01	; 1
    2810:	8a 8b       	std	Y+18, r24	; 0x12
                        s16_val  = -s16_val;
    2812:	8b 85       	ldd	r24, Y+11	; 0x0b
    2814:	9c 85       	ldd	r25, Y+12	; 0x0c
    2816:	90 95       	com	r25
    2818:	81 95       	neg	r24
    281a:	9f 4f       	sbci	r25, 0xFF	; 255
    281c:	9c 87       	std	Y+12, r25	; 0x0c
    281e:	8b 87       	std	Y+11, r24	; 0x0b
                    }
                    while (1)
                    {
                        data_buf[data_idx] = s16_val % 10 + '0';
    2820:	89 89       	ldd	r24, Y+17	; 0x11
    2822:	e8 2f       	mov	r30, r24
    2824:	ff 27       	eor	r31, r31
    2826:	8b 85       	ldd	r24, Y+11	; 0x0b
    2828:	9c 85       	ldd	r25, Y+12	; 0x0c
    282a:	2a e0       	ldi	r18, 0x0A	; 10
    282c:	30 e0       	ldi	r19, 0x00	; 0
    282e:	b9 01       	movw	r22, r18
    2830:	0e 94 50 17 	call	0x2ea0	; 0x2ea0 <__divmodhi4>
    2834:	28 2f       	mov	r18, r24
    2836:	20 5d       	subi	r18, 0xD0	; 208
    2838:	ce 01       	movw	r24, r28
    283a:	4a 96       	adiw	r24, 0x1a	; 26
    283c:	e8 0f       	add	r30, r24
    283e:	f9 1f       	adc	r31, r25
    2840:	20 83       	st	Z, r18
                        s16_val /= 10;
    2842:	8b 85       	ldd	r24, Y+11	; 0x0b
    2844:	9c 85       	ldd	r25, Y+12	; 0x0c
    2846:	2a e0       	ldi	r18, 0x0A	; 10
    2848:	30 e0       	ldi	r19, 0x00	; 0
    284a:	b9 01       	movw	r22, r18
    284c:	0e 94 50 17 	call	0x2ea0	; 0x2ea0 <__divmodhi4>
    2850:	cb 01       	movw	r24, r22
    2852:	9c 87       	std	Y+12, r25	; 0x0c
    2854:	8b 87       	std	Y+11, r24	; 0x0b
                        data_idx--;
    2856:	89 89       	ldd	r24, Y+17	; 0x11
    2858:	81 50       	subi	r24, 0x01	; 1
    285a:	89 8b       	std	Y+17, r24	; 0x11
						if (s16_val==0) break;
    285c:	8b 85       	ldd	r24, Y+11	; 0x0b
    285e:	9c 85       	ldd	r25, Y+12	; 0x0c
    2860:	00 97       	sbiw	r24, 0x00	; 0
    2862:	09 f0       	breq	.+2      	; 0x2866 <uart_mini_printf+0x2f8>
                    }
    2864:	dd cf       	rjmp	.-70     	; 0x2820 <uart_mini_printf+0x2b2>
                }
                if (n_sign) { uart_putchar('-'); }
    2866:	8a 89       	ldd	r24, Y+18	; 0x12
    2868:	88 23       	and	r24, r24
    286a:	19 f0       	breq	.+6      	; 0x2872 <uart_mini_printf+0x304>
    286c:	8d e2       	ldi	r24, 0x2D	; 45
    286e:	0e 94 40 12 	call	0x2480	; 0x2480 <uart_putchar>
                data_idx++;
    2872:	89 89       	ldd	r24, Y+17	; 0x11
    2874:	8f 5f       	subi	r24, 0xFF	; 255
    2876:	89 8b       	std	Y+17, r24	; 0x11
                if (min_size < data_idx)
    2878:	98 89       	ldd	r25, Y+16	; 0x10
    287a:	89 89       	ldd	r24, Y+17	; 0x11
    287c:	98 17       	cp	r25, r24
    287e:	10 f4       	brcc	.+4      	; 0x2884 <uart_mini_printf+0x316>
                {
                    data_idx = min_size;
    2880:	88 89       	ldd	r24, Y+16	; 0x10
    2882:	89 8b       	std	Y+17, r24	; 0x11
                }
                uart_put_string (data_buf + data_idx);
    2884:	89 89       	ldd	r24, Y+17	; 0x11
    2886:	99 27       	eor	r25, r25
    2888:	9c 01       	movw	r18, r24
    288a:	ce 01       	movw	r24, r28
    288c:	4a 96       	adiw	r24, 0x1a	; 26
    288e:	82 0f       	add	r24, r18
    2890:	93 1f       	adc	r25, r19
    2892:	0e 94 91 12 	call	0x2522	; 0x2522 <uart_put_string>
                // Clean up
                min_size = DATA_BUF_LEN-1;
    2896:	8b e0       	ldi	r24, 0x0B	; 11
    2898:	88 8b       	std	Y+16, r24	; 0x10
                alt_p_c = FALSE;
    289a:	1e 86       	std	Y+14, r1	; 0x0e
                long_flag = FALSE;
    289c:	1f 86       	std	Y+15, r1	; 0x0f
                break;  // case 'd'
    289e:	ef c1       	rjmp	.+990    	; 0x2c7e <uart_mini_printf+0x710>
                
            case 'u':
                for(data_idx = 0; data_idx < (DATA_BUF_LEN-1); data_idx++)
    28a0:	19 8a       	std	Y+17, r1	; 0x11
    28a2:	0d c0       	rjmp	.+26     	; 0x28be <uart_mini_printf+0x350>
                {
                    data_buf[data_idx] = '0';
    28a4:	89 89       	ldd	r24, Y+17	; 0x11
    28a6:	28 2f       	mov	r18, r24
    28a8:	33 27       	eor	r19, r19
    28aa:	ce 01       	movw	r24, r28
    28ac:	4a 96       	adiw	r24, 0x1a	; 26
    28ae:	fc 01       	movw	r30, r24
    28b0:	e2 0f       	add	r30, r18
    28b2:	f3 1f       	adc	r31, r19
    28b4:	80 e3       	ldi	r24, 0x30	; 48
    28b6:	80 83       	st	Z, r24
    28b8:	89 89       	ldd	r24, Y+17	; 0x11
    28ba:	8f 5f       	subi	r24, 0xFF	; 255
    28bc:	89 8b       	std	Y+17, r24	; 0x11
    28be:	89 89       	ldd	r24, Y+17	; 0x11
    28c0:	8b 30       	cpi	r24, 0x0B	; 11
    28c2:	80 f3       	brcs	.-32     	; 0x28a4 <uart_mini_printf+0x336>
                }
                data_buf[DATA_BUF_LEN-1] = 0;
    28c4:	1d a2       	std	Y+37, r1	; 0x25
                data_idx = DATA_BUF_LEN - 2;
    28c6:	8a e0       	ldi	r24, 0x0A	; 10
    28c8:	89 8b       	std	Y+17, r24	; 0x11
                if (long_flag)  // 32-bit
    28ca:	8f 85       	ldd	r24, Y+15	; 0x0f
    28cc:	88 23       	and	r24, r24
    28ce:	09 f4       	brne	.+2      	; 0x28d2 <uart_mini_printf+0x364>
    28d0:	46 c0       	rjmp	.+140    	; 0x295e <uart_mini_printf+0x3f0>
                {
                    u32_val = va_arg(arg_ptr, U32);
    28d2:	28 8d       	ldd	r18, Y+24	; 0x18
    28d4:	39 8d       	ldd	r19, Y+25	; 0x19
    28d6:	c9 01       	movw	r24, r18
    28d8:	04 96       	adiw	r24, 0x04	; 4
    28da:	99 8f       	std	Y+25, r25	; 0x19
    28dc:	88 8f       	std	Y+24, r24	; 0x18
    28de:	f9 01       	movw	r30, r18
    28e0:	80 81       	ld	r24, Z
    28e2:	91 81       	ldd	r25, Z+1	; 0x01
    28e4:	a2 81       	ldd	r26, Z+2	; 0x02
    28e6:	b3 81       	ldd	r27, Z+3	; 0x03
    28e8:	89 83       	std	Y+1, r24	; 0x01
    28ea:	9a 83       	std	Y+2, r25	; 0x02
    28ec:	ab 83       	std	Y+3, r26	; 0x03
    28ee:	bc 83       	std	Y+4, r27	; 0x04
                    while (1)
                    {
                        data_buf[data_idx] = u32_val % 10 + '0';
    28f0:	89 89       	ldd	r24, Y+17	; 0x11
    28f2:	08 2f       	mov	r16, r24
    28f4:	11 27       	eor	r17, r17
    28f6:	89 81       	ldd	r24, Y+1	; 0x01
    28f8:	9a 81       	ldd	r25, Y+2	; 0x02
    28fa:	ab 81       	ldd	r26, Y+3	; 0x03
    28fc:	bc 81       	ldd	r27, Y+4	; 0x04
    28fe:	2a e0       	ldi	r18, 0x0A	; 10
    2900:	30 e0       	ldi	r19, 0x00	; 0
    2902:	40 e0       	ldi	r20, 0x00	; 0
    2904:	50 e0       	ldi	r21, 0x00	; 0
    2906:	bc 01       	movw	r22, r24
    2908:	cd 01       	movw	r24, r26
    290a:	0e 94 63 17 	call	0x2ec6	; 0x2ec6 <__udivmodsi4>
    290e:	dc 01       	movw	r26, r24
    2910:	cb 01       	movw	r24, r22
    2912:	28 2f       	mov	r18, r24
    2914:	20 5d       	subi	r18, 0xD0	; 208
    2916:	ce 01       	movw	r24, r28
    2918:	4a 96       	adiw	r24, 0x1a	; 26
    291a:	fc 01       	movw	r30, r24
    291c:	e0 0f       	add	r30, r16
    291e:	f1 1f       	adc	r31, r17
    2920:	20 83       	st	Z, r18
                        u32_val /= 10;
    2922:	89 81       	ldd	r24, Y+1	; 0x01
    2924:	9a 81       	ldd	r25, Y+2	; 0x02
    2926:	ab 81       	ldd	r26, Y+3	; 0x03
    2928:	bc 81       	ldd	r27, Y+4	; 0x04
    292a:	2a e0       	ldi	r18, 0x0A	; 10
    292c:	30 e0       	ldi	r19, 0x00	; 0
    292e:	40 e0       	ldi	r20, 0x00	; 0
    2930:	50 e0       	ldi	r21, 0x00	; 0
    2932:	bc 01       	movw	r22, r24
    2934:	cd 01       	movw	r24, r26
    2936:	0e 94 63 17 	call	0x2ec6	; 0x2ec6 <__udivmodsi4>
    293a:	da 01       	movw	r26, r20
    293c:	c9 01       	movw	r24, r18
    293e:	89 83       	std	Y+1, r24	; 0x01
    2940:	9a 83       	std	Y+2, r25	; 0x02
    2942:	ab 83       	std	Y+3, r26	; 0x03
    2944:	bc 83       	std	Y+4, r27	; 0x04
                        data_idx--;
    2946:	89 89       	ldd	r24, Y+17	; 0x11
    2948:	81 50       	subi	r24, 0x01	; 1
    294a:	89 8b       	std	Y+17, r24	; 0x11
						if (u32_val==0) break;
    294c:	89 81       	ldd	r24, Y+1	; 0x01
    294e:	9a 81       	ldd	r25, Y+2	; 0x02
    2950:	ab 81       	ldd	r26, Y+3	; 0x03
    2952:	bc 81       	ldd	r27, Y+4	; 0x04
    2954:	00 97       	sbiw	r24, 0x00	; 0
    2956:	a1 05       	cpc	r26, r1
    2958:	b1 05       	cpc	r27, r1
    295a:	79 f1       	breq	.+94     	; 0x29ba <uart_mini_printf+0x44c>
                    }
    295c:	c9 cf       	rjmp	.-110    	; 0x28f0 <uart_mini_printf+0x382>
                }
                else  // 16-bit
                {
                    u16_val = (U16)(va_arg(arg_ptr, int)); // u16_val = va_arg(arg_ptr, U16);
    295e:	28 8d       	ldd	r18, Y+24	; 0x18
    2960:	39 8d       	ldd	r19, Y+25	; 0x19
    2962:	c9 01       	movw	r24, r18
    2964:	02 96       	adiw	r24, 0x02	; 2
    2966:	99 8f       	std	Y+25, r25	; 0x19
    2968:	88 8f       	std	Y+24, r24	; 0x18
    296a:	f9 01       	movw	r30, r18
    296c:	80 81       	ld	r24, Z
    296e:	91 81       	ldd	r25, Z+1	; 0x01
    2970:	9e 83       	std	Y+6, r25	; 0x06
    2972:	8d 83       	std	Y+5, r24	; 0x05
                    while (1)
                    {
                        data_buf[data_idx] = u16_val % 10 + '0';
    2974:	89 89       	ldd	r24, Y+17	; 0x11
    2976:	e8 2f       	mov	r30, r24
    2978:	ff 27       	eor	r31, r31
    297a:	8d 81       	ldd	r24, Y+5	; 0x05
    297c:	9e 81       	ldd	r25, Y+6	; 0x06
    297e:	2a e0       	ldi	r18, 0x0A	; 10
    2980:	30 e0       	ldi	r19, 0x00	; 0
    2982:	b9 01       	movw	r22, r18
    2984:	0e 94 3c 17 	call	0x2e78	; 0x2e78 <__udivmodhi4>
    2988:	28 2f       	mov	r18, r24
    298a:	20 5d       	subi	r18, 0xD0	; 208
    298c:	ce 01       	movw	r24, r28
    298e:	4a 96       	adiw	r24, 0x1a	; 26
    2990:	e8 0f       	add	r30, r24
    2992:	f9 1f       	adc	r31, r25
    2994:	20 83       	st	Z, r18
                        data_idx--;
    2996:	89 89       	ldd	r24, Y+17	; 0x11
    2998:	81 50       	subi	r24, 0x01	; 1
    299a:	89 8b       	std	Y+17, r24	; 0x11
                        u16_val /= 10;
    299c:	8d 81       	ldd	r24, Y+5	; 0x05
    299e:	9e 81       	ldd	r25, Y+6	; 0x06
    29a0:	2a e0       	ldi	r18, 0x0A	; 10
    29a2:	30 e0       	ldi	r19, 0x00	; 0
    29a4:	b9 01       	movw	r22, r18
    29a6:	0e 94 3c 17 	call	0x2e78	; 0x2e78 <__udivmodhi4>
    29aa:	cb 01       	movw	r24, r22
    29ac:	9e 83       	std	Y+6, r25	; 0x06
    29ae:	8d 83       	std	Y+5, r24	; 0x05
						if (u16_val==0) break;
    29b0:	8d 81       	ldd	r24, Y+5	; 0x05
    29b2:	9e 81       	ldd	r25, Y+6	; 0x06
    29b4:	00 97       	sbiw	r24, 0x00	; 0
    29b6:	09 f0       	breq	.+2      	; 0x29ba <uart_mini_printf+0x44c>
                    }
    29b8:	dd cf       	rjmp	.-70     	; 0x2974 <uart_mini_printf+0x406>
                }
                data_idx++;
    29ba:	89 89       	ldd	r24, Y+17	; 0x11
    29bc:	8f 5f       	subi	r24, 0xFF	; 255
    29be:	89 8b       	std	Y+17, r24	; 0x11
                if (min_size < data_idx)
    29c0:	98 89       	ldd	r25, Y+16	; 0x10
    29c2:	89 89       	ldd	r24, Y+17	; 0x11
    29c4:	98 17       	cp	r25, r24
    29c6:	10 f4       	brcc	.+4      	; 0x29cc <uart_mini_printf+0x45e>
                {
                    data_idx = min_size;
    29c8:	88 89       	ldd	r24, Y+16	; 0x10
    29ca:	89 8b       	std	Y+17, r24	; 0x11
                }
                uart_put_string (data_buf + data_idx);
    29cc:	89 89       	ldd	r24, Y+17	; 0x11
    29ce:	99 27       	eor	r25, r25
    29d0:	9c 01       	movw	r18, r24
    29d2:	ce 01       	movw	r24, r28
    29d4:	4a 96       	adiw	r24, 0x1a	; 26
    29d6:	82 0f       	add	r24, r18
    29d8:	93 1f       	adc	r25, r19
    29da:	0e 94 91 12 	call	0x2522	; 0x2522 <uart_put_string>
                // Clean up
                min_size = DATA_BUF_LEN-1;
    29de:	8b e0       	ldi	r24, 0x0B	; 11
    29e0:	88 8b       	std	Y+16, r24	; 0x10
                alt_p_c = FALSE;
    29e2:	1e 86       	std	Y+14, r1	; 0x0e
                long_flag = FALSE;
    29e4:	1f 86       	std	Y+15, r1	; 0x0f
                break;  // case 'u':
    29e6:	4b c1       	rjmp	.+662    	; 0x2c7e <uart_mini_printf+0x710>
                
            case 'x':
            case 'X':
                for(data_idx = 0; data_idx < (DATA_BUF_LEN-1); data_idx++)
    29e8:	19 8a       	std	Y+17, r1	; 0x11
    29ea:	0d c0       	rjmp	.+26     	; 0x2a06 <uart_mini_printf+0x498>
                {
                    data_buf[data_idx] = '0';
    29ec:	89 89       	ldd	r24, Y+17	; 0x11
    29ee:	28 2f       	mov	r18, r24
    29f0:	33 27       	eor	r19, r19
    29f2:	ce 01       	movw	r24, r28
    29f4:	4a 96       	adiw	r24, 0x1a	; 26
    29f6:	fc 01       	movw	r30, r24
    29f8:	e2 0f       	add	r30, r18
    29fa:	f3 1f       	adc	r31, r19
    29fc:	80 e3       	ldi	r24, 0x30	; 48
    29fe:	80 83       	st	Z, r24
    2a00:	89 89       	ldd	r24, Y+17	; 0x11
    2a02:	8f 5f       	subi	r24, 0xFF	; 255
    2a04:	89 8b       	std	Y+17, r24	; 0x11
    2a06:	89 89       	ldd	r24, Y+17	; 0x11
    2a08:	8b 30       	cpi	r24, 0x0B	; 11
    2a0a:	80 f3       	brcs	.-32     	; 0x29ec <uart_mini_printf+0x47e>
                }
                data_buf[DATA_BUF_LEN-1] = 0;
    2a0c:	1d a2       	std	Y+37, r1	; 0x25
                data_idx = DATA_BUF_LEN - 2;
    2a0e:	8a e0       	ldi	r24, 0x0A	; 10
    2a10:	89 8b       	std	Y+17, r24	; 0x11
                if (long_flag)  // 32-bit
    2a12:	8f 85       	ldd	r24, Y+15	; 0x0f
    2a14:	88 23       	and	r24, r24
    2a16:	09 f4       	brne	.+2      	; 0x2a1a <uart_mini_printf+0x4ac>
    2a18:	55 c0       	rjmp	.+170    	; 0x2ac4 <uart_mini_printf+0x556>
                { 
                    u32_val = va_arg(arg_ptr, U32);
    2a1a:	28 8d       	ldd	r18, Y+24	; 0x18
    2a1c:	39 8d       	ldd	r19, Y+25	; 0x19
    2a1e:	c9 01       	movw	r24, r18
    2a20:	04 96       	adiw	r24, 0x04	; 4
    2a22:	99 8f       	std	Y+25, r25	; 0x19
    2a24:	88 8f       	std	Y+24, r24	; 0x18
    2a26:	f9 01       	movw	r30, r18
    2a28:	80 81       	ld	r24, Z
    2a2a:	91 81       	ldd	r25, Z+1	; 0x01
    2a2c:	a2 81       	ldd	r26, Z+2	; 0x02
    2a2e:	b3 81       	ldd	r27, Z+3	; 0x03
    2a30:	89 83       	std	Y+1, r24	; 0x01
    2a32:	9a 83       	std	Y+2, r25	; 0x02
    2a34:	ab 83       	std	Y+3, r26	; 0x03
    2a36:	bc 83       	std	Y+4, r27	; 0x04
                    while (u32_val)
    2a38:	3b c0       	rjmp	.+118    	; 0x2ab0 <uart_mini_printf+0x542>
                    {
                        u8_temp = (U8)(u32_val & 0x0F);
    2a3a:	89 81       	ldd	r24, Y+1	; 0x01
    2a3c:	8f 70       	andi	r24, 0x0F	; 15
    2a3e:	8b 8b       	std	Y+19, r24	; 0x13
                        data_buf[data_idx] = (u8_temp < 10)? u8_temp+'0':u8_temp-10+(*p=='x'?'a':'A');
    2a40:	89 89       	ldd	r24, Y+17	; 0x11
    2a42:	28 2f       	mov	r18, r24
    2a44:	33 27       	eor	r19, r19
    2a46:	3d a7       	std	Y+45, r19	; 0x2d
    2a48:	2c a7       	std	Y+44, r18	; 0x2c
    2a4a:	8b 89       	ldd	r24, Y+19	; 0x13
    2a4c:	8a 30       	cpi	r24, 0x0A	; 10
    2a4e:	28 f4       	brcc	.+10     	; 0x2a5a <uart_mini_printf+0x4ec>
    2a50:	8b 89       	ldd	r24, Y+19	; 0x13
    2a52:	38 2f       	mov	r19, r24
    2a54:	30 5d       	subi	r19, 0xD0	; 208
    2a56:	3b a7       	std	Y+43, r19	; 0x2b
    2a58:	10 c0       	rjmp	.+32     	; 0x2a7a <uart_mini_printf+0x50c>
    2a5a:	ee 89       	ldd	r30, Y+22	; 0x16
    2a5c:	ff 89       	ldd	r31, Y+23	; 0x17
    2a5e:	80 81       	ld	r24, Z
    2a60:	88 37       	cpi	r24, 0x78	; 120
    2a62:	19 f4       	brne	.+6      	; 0x2a6a <uart_mini_printf+0x4fc>
    2a64:	81 e6       	ldi	r24, 0x61	; 97
    2a66:	8a a7       	std	Y+42, r24	; 0x2a
    2a68:	02 c0       	rjmp	.+4      	; 0x2a6e <uart_mini_printf+0x500>
    2a6a:	91 e4       	ldi	r25, 0x41	; 65
    2a6c:	9a a7       	std	Y+42, r25	; 0x2a
    2a6e:	8b 89       	ldd	r24, Y+19	; 0x13
    2a70:	2a a5       	ldd	r18, Y+42	; 0x2a
    2a72:	82 0f       	add	r24, r18
    2a74:	38 2f       	mov	r19, r24
    2a76:	3a 50       	subi	r19, 0x0A	; 10
    2a78:	3b a7       	std	Y+43, r19	; 0x2b
    2a7a:	ce 01       	movw	r24, r28
    2a7c:	4a 96       	adiw	r24, 0x1a	; 26
    2a7e:	ec a5       	ldd	r30, Y+44	; 0x2c
    2a80:	fd a5       	ldd	r31, Y+45	; 0x2d
    2a82:	e8 0f       	add	r30, r24
    2a84:	f9 1f       	adc	r31, r25
    2a86:	8b a5       	ldd	r24, Y+43	; 0x2b
    2a88:	80 83       	st	Z, r24
                        u32_val >>= 4;
    2a8a:	89 81       	ldd	r24, Y+1	; 0x01
    2a8c:	9a 81       	ldd	r25, Y+2	; 0x02
    2a8e:	ab 81       	ldd	r26, Y+3	; 0x03
    2a90:	bc 81       	ldd	r27, Y+4	; 0x04
    2a92:	68 94       	set
    2a94:	13 f8       	bld	r1, 3
    2a96:	b6 95       	lsr	r27
    2a98:	a7 95       	ror	r26
    2a9a:	97 95       	ror	r25
    2a9c:	87 95       	ror	r24
    2a9e:	16 94       	lsr	r1
    2aa0:	d1 f7       	brne	.-12     	; 0x2a96 <uart_mini_printf+0x528>
    2aa2:	89 83       	std	Y+1, r24	; 0x01
    2aa4:	9a 83       	std	Y+2, r25	; 0x02
    2aa6:	ab 83       	std	Y+3, r26	; 0x03
    2aa8:	bc 83       	std	Y+4, r27	; 0x04
                        data_idx--;
    2aaa:	89 89       	ldd	r24, Y+17	; 0x11
    2aac:	81 50       	subi	r24, 0x01	; 1
    2aae:	89 8b       	std	Y+17, r24	; 0x11
    2ab0:	89 81       	ldd	r24, Y+1	; 0x01
    2ab2:	9a 81       	ldd	r25, Y+2	; 0x02
    2ab4:	ab 81       	ldd	r26, Y+3	; 0x03
    2ab6:	bc 81       	ldd	r27, Y+4	; 0x04
    2ab8:	00 97       	sbiw	r24, 0x00	; 0
    2aba:	a1 05       	cpc	r26, r1
    2abc:	b1 05       	cpc	r27, r1
    2abe:	09 f0       	breq	.+2      	; 0x2ac2 <uart_mini_printf+0x554>
    2ac0:	bc cf       	rjmp	.-136    	; 0x2a3a <uart_mini_printf+0x4cc>
    2ac2:	45 c0       	rjmp	.+138    	; 0x2b4e <uart_mini_printf+0x5e0>
                    }
                }
                else  // 16-bit
                {
                    u16_val = (U16)(va_arg(arg_ptr, int)); // u16_val = va_arg(arg_ptr, U16);
    2ac4:	28 8d       	ldd	r18, Y+24	; 0x18
    2ac6:	39 8d       	ldd	r19, Y+25	; 0x19
    2ac8:	c9 01       	movw	r24, r18
    2aca:	02 96       	adiw	r24, 0x02	; 2
    2acc:	99 8f       	std	Y+25, r25	; 0x19
    2ace:	88 8f       	std	Y+24, r24	; 0x18
    2ad0:	f9 01       	movw	r30, r18
    2ad2:	80 81       	ld	r24, Z
    2ad4:	91 81       	ldd	r25, Z+1	; 0x01
    2ad6:	9e 83       	std	Y+6, r25	; 0x06
    2ad8:	8d 83       	std	Y+5, r24	; 0x05
                    while (u16_val)
    2ada:	35 c0       	rjmp	.+106    	; 0x2b46 <uart_mini_printf+0x5d8>
                    {
                        u8_temp = (U8)(u16_val & 0x0F);
    2adc:	8d 81       	ldd	r24, Y+5	; 0x05
    2ade:	8f 70       	andi	r24, 0x0F	; 15
    2ae0:	8b 8b       	std	Y+19, r24	; 0x13
                        data_buf[data_idx] = (u8_temp < 10)? u8_temp+'0':u8_temp-10+(*p=='x'?'a':'A');
    2ae2:	89 89       	ldd	r24, Y+17	; 0x11
    2ae4:	28 2f       	mov	r18, r24
    2ae6:	33 27       	eor	r19, r19
    2ae8:	39 a7       	std	Y+41, r19	; 0x29
    2aea:	28 a7       	std	Y+40, r18	; 0x28
    2aec:	8b 89       	ldd	r24, Y+19	; 0x13
    2aee:	8a 30       	cpi	r24, 0x0A	; 10
    2af0:	28 f4       	brcc	.+10     	; 0x2afc <uart_mini_printf+0x58e>
    2af2:	8b 89       	ldd	r24, Y+19	; 0x13
    2af4:	38 2f       	mov	r19, r24
    2af6:	30 5d       	subi	r19, 0xD0	; 208
    2af8:	3f a3       	std	Y+39, r19	; 0x27
    2afa:	10 c0       	rjmp	.+32     	; 0x2b1c <uart_mini_printf+0x5ae>
    2afc:	ee 89       	ldd	r30, Y+22	; 0x16
    2afe:	ff 89       	ldd	r31, Y+23	; 0x17
    2b00:	80 81       	ld	r24, Z
    2b02:	88 37       	cpi	r24, 0x78	; 120
    2b04:	19 f4       	brne	.+6      	; 0x2b0c <uart_mini_printf+0x59e>
    2b06:	81 e6       	ldi	r24, 0x61	; 97
    2b08:	8e a3       	std	Y+38, r24	; 0x26
    2b0a:	02 c0       	rjmp	.+4      	; 0x2b10 <uart_mini_printf+0x5a2>
    2b0c:	91 e4       	ldi	r25, 0x41	; 65
    2b0e:	9e a3       	std	Y+38, r25	; 0x26
    2b10:	8b 89       	ldd	r24, Y+19	; 0x13
    2b12:	2e a1       	ldd	r18, Y+38	; 0x26
    2b14:	82 0f       	add	r24, r18
    2b16:	38 2f       	mov	r19, r24
    2b18:	3a 50       	subi	r19, 0x0A	; 10
    2b1a:	3f a3       	std	Y+39, r19	; 0x27
    2b1c:	ce 01       	movw	r24, r28
    2b1e:	4a 96       	adiw	r24, 0x1a	; 26
    2b20:	e8 a5       	ldd	r30, Y+40	; 0x28
    2b22:	f9 a5       	ldd	r31, Y+41	; 0x29
    2b24:	e8 0f       	add	r30, r24
    2b26:	f9 1f       	adc	r31, r25
    2b28:	8f a1       	ldd	r24, Y+39	; 0x27
    2b2a:	80 83       	st	Z, r24
                        u16_val >>= 4;
    2b2c:	8d 81       	ldd	r24, Y+5	; 0x05
    2b2e:	9e 81       	ldd	r25, Y+6	; 0x06
    2b30:	92 95       	swap	r25
    2b32:	82 95       	swap	r24
    2b34:	8f 70       	andi	r24, 0x0F	; 15
    2b36:	89 27       	eor	r24, r25
    2b38:	9f 70       	andi	r25, 0x0F	; 15
    2b3a:	89 27       	eor	r24, r25
    2b3c:	9e 83       	std	Y+6, r25	; 0x06
    2b3e:	8d 83       	std	Y+5, r24	; 0x05
                        data_idx--;
    2b40:	89 89       	ldd	r24, Y+17	; 0x11
    2b42:	81 50       	subi	r24, 0x01	; 1
    2b44:	89 8b       	std	Y+17, r24	; 0x11
    2b46:	8d 81       	ldd	r24, Y+5	; 0x05
    2b48:	9e 81       	ldd	r25, Y+6	; 0x06
    2b4a:	00 97       	sbiw	r24, 0x00	; 0
    2b4c:	39 f6       	brne	.-114    	; 0x2adc <uart_mini_printf+0x56e>
                    }
                }
                data_idx++;
    2b4e:	89 89       	ldd	r24, Y+17	; 0x11
    2b50:	8f 5f       	subi	r24, 0xFF	; 255
    2b52:	89 8b       	std	Y+17, r24	; 0x11
                if (min_size < data_idx)
    2b54:	98 89       	ldd	r25, Y+16	; 0x10
    2b56:	89 89       	ldd	r24, Y+17	; 0x11
    2b58:	98 17       	cp	r25, r24
    2b5a:	10 f4       	brcc	.+4      	; 0x2b60 <uart_mini_printf+0x5f2>
                {
                    data_idx = min_size;
    2b5c:	88 89       	ldd	r24, Y+16	; 0x10
    2b5e:	89 8b       	std	Y+17, r24	; 0x11
                }
                uart_put_string (data_buf + data_idx);
    2b60:	89 89       	ldd	r24, Y+17	; 0x11
    2b62:	99 27       	eor	r25, r25
    2b64:	9c 01       	movw	r18, r24
    2b66:	ce 01       	movw	r24, r28
    2b68:	4a 96       	adiw	r24, 0x1a	; 26
    2b6a:	82 0f       	add	r24, r18
    2b6c:	93 1f       	adc	r25, r19
    2b6e:	0e 94 91 12 	call	0x2522	; 0x2522 <uart_put_string>
                // Clean up
                min_size = DATA_BUF_LEN-1;
    2b72:	8b e0       	ldi	r24, 0x0B	; 11
    2b74:	88 8b       	std	Y+16, r24	; 0x10
                alt_p_c = FALSE;
    2b76:	1e 86       	std	Y+14, r1	; 0x0e
                long_flag = FALSE;
    2b78:	1f 86       	std	Y+15, r1	; 0x0f
                break;  // case 'x' & 'X'
    2b7a:	81 c0       	rjmp	.+258    	; 0x2c7e <uart_mini_printf+0x710>
                
            case '0':   // Max allowed "min_size" 2 decimal digit, truncated to DATA_BUF_LEN-1.
                min_size = DATA_BUF_LEN-1;
    2b7c:	8b e0       	ldi	r24, 0x0B	; 11
    2b7e:	88 8b       	std	Y+16, r24	; 0x10
                if (long_flag == TRUE)      // ERROR: 'l' before '0'
    2b80:	8f 85       	ldd	r24, Y+15	; 0x0f
    2b82:	81 30       	cpi	r24, 0x01	; 1
    2b84:	49 f4       	brne	.+18     	; 0x2b98 <uart_mini_printf+0x62a>
                {
                    uart_putchar('l');
    2b86:	8c e6       	ldi	r24, 0x6C	; 108
    2b88:	0e 94 40 12 	call	0x2480	; 0x2480 <uart_putchar>
                    uart_putchar('0');
    2b8c:	80 e3       	ldi	r24, 0x30	; 48
    2b8e:	0e 94 40 12 	call	0x2480	; 0x2480 <uart_putchar>
                    // Clean up
                    alt_p_c = FALSE;
    2b92:	1e 86       	std	Y+14, r1	; 0x0e
                    long_flag = FALSE;
    2b94:	1f 86       	std	Y+15, r1	; 0x0f
                    break;
    2b96:	73 c0       	rjmp	.+230    	; 0x2c7e <uart_mini_printf+0x710>
                }
                u8_temp = *++p;
    2b98:	8e 89       	ldd	r24, Y+22	; 0x16
    2b9a:	9f 89       	ldd	r25, Y+23	; 0x17
    2b9c:	01 96       	adiw	r24, 0x01	; 1
    2b9e:	9f 8b       	std	Y+23, r25	; 0x17
    2ba0:	8e 8b       	std	Y+22, r24	; 0x16
    2ba2:	ee 89       	ldd	r30, Y+22	; 0x16
    2ba4:	ff 89       	ldd	r31, Y+23	; 0x17
    2ba6:	80 81       	ld	r24, Z
    2ba8:	8b 8b       	std	Y+19, r24	; 0x13
                if ((u8_temp >='0') && (u8_temp <='9'))
    2baa:	8b 89       	ldd	r24, Y+19	; 0x13
    2bac:	80 33       	cpi	r24, 0x30	; 48
    2bae:	08 f4       	brcc	.+2      	; 0x2bb2 <uart_mini_printf+0x644>
    2bb0:	4c c0       	rjmp	.+152    	; 0x2c4a <uart_mini_printf+0x6dc>
    2bb2:	8b 89       	ldd	r24, Y+19	; 0x13
    2bb4:	8a 33       	cpi	r24, 0x3A	; 58
    2bb6:	08 f0       	brcs	.+2      	; 0x2bba <uart_mini_printf+0x64c>
    2bb8:	48 c0       	rjmp	.+144    	; 0x2c4a <uart_mini_printf+0x6dc>
                {
                    min_size = u8_temp & 0x0F;
    2bba:	8b 89       	ldd	r24, Y+19	; 0x13
    2bbc:	8f 70       	andi	r24, 0x0F	; 15
    2bbe:	88 8b       	std	Y+16, r24	; 0x10
                    u8_temp = *++p;
    2bc0:	8e 89       	ldd	r24, Y+22	; 0x16
    2bc2:	9f 89       	ldd	r25, Y+23	; 0x17
    2bc4:	01 96       	adiw	r24, 0x01	; 1
    2bc6:	9f 8b       	std	Y+23, r25	; 0x17
    2bc8:	8e 8b       	std	Y+22, r24	; 0x16
    2bca:	ee 89       	ldd	r30, Y+22	; 0x16
    2bcc:	ff 89       	ldd	r31, Y+23	; 0x17
    2bce:	80 81       	ld	r24, Z
    2bd0:	8b 8b       	std	Y+19, r24	; 0x13
                    if ((u8_temp >='0') && (u8_temp <='9'))
    2bd2:	8b 89       	ldd	r24, Y+19	; 0x13
    2bd4:	80 33       	cpi	r24, 0x30	; 48
    2bd6:	90 f0       	brcs	.+36     	; 0x2bfc <uart_mini_printf+0x68e>
    2bd8:	8b 89       	ldd	r24, Y+19	; 0x13
    2bda:	8a 33       	cpi	r24, 0x3A	; 58
    2bdc:	78 f4       	brcc	.+30     	; 0x2bfc <uart_mini_printf+0x68e>
                    {
                        min_size <<= 4;
    2bde:	88 89       	ldd	r24, Y+16	; 0x10
    2be0:	82 95       	swap	r24
    2be2:	80 7f       	andi	r24, 0xF0	; 240
    2be4:	88 8b       	std	Y+16, r24	; 0x10
                        min_size |= (u8_temp & 0x0F);
    2be6:	8b 89       	ldd	r24, Y+19	; 0x13
    2be8:	98 2f       	mov	r25, r24
    2bea:	9f 70       	andi	r25, 0x0F	; 15
    2bec:	88 89       	ldd	r24, Y+16	; 0x10
    2bee:	89 2b       	or	r24, r25
    2bf0:	88 8b       	std	Y+16, r24	; 0x10
                        p++;
    2bf2:	8e 89       	ldd	r24, Y+22	; 0x16
    2bf4:	9f 89       	ldd	r25, Y+23	; 0x17
    2bf6:	01 96       	adiw	r24, 0x01	; 1
    2bf8:	9f 8b       	std	Y+23, r25	; 0x17
    2bfa:	8e 8b       	std	Y+22, r24	; 0x16
                    }
                    min_size = ((min_size & 0x0F) + ((min_size >> 4) *10));  // Decimal to hexa
    2bfc:	88 89       	ldd	r24, Y+16	; 0x10
    2bfe:	48 2f       	mov	r20, r24
    2c00:	4f 70       	andi	r20, 0x0F	; 15
    2c02:	88 89       	ldd	r24, Y+16	; 0x10
    2c04:	82 95       	swap	r24
    2c06:	8f 70       	andi	r24, 0x0F	; 15
    2c08:	99 27       	eor	r25, r25
    2c0a:	9c 01       	movw	r18, r24
    2c0c:	22 0f       	add	r18, r18
    2c0e:	33 1f       	adc	r19, r19
    2c10:	c9 01       	movw	r24, r18
    2c12:	88 0f       	add	r24, r24
    2c14:	99 1f       	adc	r25, r25
    2c16:	88 0f       	add	r24, r24
    2c18:	99 1f       	adc	r25, r25
    2c1a:	82 0f       	add	r24, r18
    2c1c:	93 1f       	adc	r25, r19
    2c1e:	84 0f       	add	r24, r20
    2c20:	88 8b       	std	Y+16, r24	; 0x10
                    if (min_size > (DATA_BUF_LEN-1))
    2c22:	88 89       	ldd	r24, Y+16	; 0x10
    2c24:	8c 30       	cpi	r24, 0x0C	; 12
    2c26:	10 f0       	brcs	.+4      	; 0x2c2c <uart_mini_printf+0x6be>
                    {
                        min_size = (DATA_BUF_LEN-1);
    2c28:	8b e0       	ldi	r24, 0x0B	; 11
    2c2a:	88 8b       	std	Y+16, r24	; 0x10
                    }  // Truncation
                    min_size = DATA_BUF_LEN-1 - min_size;  // "min_size" formatted as "data_ix"
    2c2c:	9b e0       	ldi	r25, 0x0B	; 11
    2c2e:	88 89       	ldd	r24, Y+16	; 0x10
    2c30:	29 2f       	mov	r18, r25
    2c32:	28 1b       	sub	r18, r24
    2c34:	82 2f       	mov	r24, r18
    2c36:	88 8b       	std	Y+16, r24	; 0x10
                }
                else      // ERROR: any "char" after '0'
                {
                    uart_putchar('0');
                    uart_putchar(*p);
                    // Clean up
                    alt_p_c = FALSE;
                    long_flag = FALSE;
                    break;
                }
                p-=2;
    2c38:	8e 89       	ldd	r24, Y+22	; 0x16
    2c3a:	9f 89       	ldd	r25, Y+23	; 0x17
    2c3c:	02 97       	sbiw	r24, 0x02	; 2
    2c3e:	9f 8b       	std	Y+23, r25	; 0x17
    2c40:	8e 8b       	std	Y+22, r24	; 0x16
                alt_p_c = TRUE;
    2c42:	81 e0       	ldi	r24, 0x01	; 1
    2c44:	8e 87       	std	Y+14, r24	; 0x0e
                // Clean up
                long_flag = FALSE;
    2c46:	1f 86       	std	Y+15, r1	; 0x0f
                break;  // case '0'
    2c48:	1a c0       	rjmp	.+52     	; 0x2c7e <uart_mini_printf+0x710>
    2c4a:	80 e3       	ldi	r24, 0x30	; 48
    2c4c:	0e 94 40 12 	call	0x2480	; 0x2480 <uart_putchar>
    2c50:	ee 89       	ldd	r30, Y+22	; 0x16
    2c52:	ff 89       	ldd	r31, Y+23	; 0x17
    2c54:	80 81       	ld	r24, Z
    2c56:	0e 94 40 12 	call	0x2480	; 0x2480 <uart_putchar>
    2c5a:	1e 86       	std	Y+14, r1	; 0x0e
    2c5c:	1f 86       	std	Y+15, r1	; 0x0f
    2c5e:	0f c0       	rjmp	.+30     	; 0x2c7e <uart_mini_printf+0x710>
                
            default:
                if (long_flag == TRUE)
    2c60:	8f 85       	ldd	r24, Y+15	; 0x0f
    2c62:	81 30       	cpi	r24, 0x01	; 1
    2c64:	19 f4       	brne	.+6      	; 0x2c6c <uart_mini_printf+0x6fe>
                {
                    uart_putchar('l');
    2c66:	8c e6       	ldi	r24, 0x6C	; 108
    2c68:	0e 94 40 12 	call	0x2480	; 0x2480 <uart_putchar>
                }
                uart_putchar(*p);
    2c6c:	ee 89       	ldd	r30, Y+22	; 0x16
    2c6e:	ff 89       	ldd	r31, Y+23	; 0x17
    2c70:	80 81       	ld	r24, Z
    2c72:	0e 94 40 12 	call	0x2480	; 0x2480 <uart_putchar>
                // Clean up
                min_size = DATA_BUF_LEN-1;
    2c76:	8b e0       	ldi	r24, 0x0B	; 11
    2c78:	88 8b       	std	Y+16, r24	; 0x10
                alt_p_c = FALSE;
    2c7a:	1e 86       	std	Y+14, r1	; 0x0e
                long_flag = FALSE;
    2c7c:	1f 86       	std	Y+15, r1	; 0x0f
    2c7e:	8e 89       	ldd	r24, Y+22	; 0x16
    2c80:	9f 89       	ldd	r25, Y+23	; 0x17
    2c82:	01 96       	adiw	r24, 0x01	; 1
    2c84:	9f 8b       	std	Y+23, r25	; 0x17
    2c86:	8e 8b       	std	Y+22, r24	; 0x16
    2c88:	ee 89       	ldd	r30, Y+22	; 0x16
    2c8a:	ff 89       	ldd	r31, Y+23	; 0x17
    2c8c:	80 81       	ld	r24, Z
    2c8e:	88 23       	and	r24, r24
    2c90:	09 f0       	breq	.+2      	; 0x2c94 <uart_mini_printf+0x726>
    2c92:	86 cc       	rjmp	.-1780   	; 0x25a0 <uart_mini_printf+0x32>
                break;  // default
                
        }   // switch (*p ...
        
    }   // for (p = ...
    
    va_end(arg_ptr);
    return 0;
    2c94:	80 e0       	ldi	r24, 0x00	; 0
    2c96:	90 e0       	ldi	r25, 0x00	; 0
    2c98:	af 96       	adiw	r28, 0x2f	; 47
    2c9a:	0f b6       	in	r0, 0x3f	; 63
    2c9c:	f8 94       	cli
    2c9e:	de bf       	out	0x3e, r29	; 62
    2ca0:	0f be       	out	0x3f, r0	; 63
    2ca2:	cd bf       	out	0x3d, r28	; 61
    2ca4:	df 91       	pop	r29
    2ca6:	cf 91       	pop	r28
    2ca8:	1f 91       	pop	r17
    2caa:	0f 91       	pop	r16
    2cac:	08 95       	ret

00002cae <uart_get_editedline>:
}
#endif  // REDUCED_UART_LIB

//------------------------------------------------------------------------------
//  @fn uart_get_editedline
//!
//! This function is a simple line-editor that allows to delete and
//! re-edit the characters entered, until either (CR) or (NL) is entered.
//! Printable characters entered will be echoed using uart_putchar().
//! 
//! Editing characters:
//! - \b (BS) or \x7F (DEL) delete the previous character
//! - \t will be replaced by a single space
//! - ^z (or ^Z) kills the entire input buffer
//! 
//! All other control characters will be ignored. (CR) or (NL) used to stop
//! the line acquisition is not recorded.
//! 
//! The internal line buffer is [size] characters long, which includes
//! the terminating \0, the 'END OF STRING' flag.  If the buffer is full 
//! (i.e. at [size-1] characters in order to keep space for the
//! 'END OF STRING' flag), the function will be automatically finished.
//! 
//! The data-string can be re-sent up to null character ('END OF STRING' flag)
//! by uart_mini_printf() or uart_put_string () functions.
//!
//! @warning "uart_init()" must be performed before
//!
//! @param  Pointer on the line buffer
//!         Size of the buffer (0 not allowed)
//!
//! @return (none)
//!
//------------------------------------------------------------------------------
#ifndef REDUCED_UART_LIB
void uart_get_editedline (U8 *data_string, U8 size)
{
    2cae:	cf 93       	push	r28
    2cb0:	df 93       	push	r29
    2cb2:	cd b7       	in	r28, 0x3d	; 61
    2cb4:	de b7       	in	r29, 0x3e	; 62
    2cb6:	29 97       	sbiw	r28, 0x09	; 9
    2cb8:	0f b6       	in	r0, 0x3f	; 63
    2cba:	f8 94       	cli
    2cbc:	de bf       	out	0x3e, r29	; 62
    2cbe:	0f be       	out	0x3f, r0	; 63
    2cc0:	cd bf       	out	0x3d, r28	; 61
    2cc2:	9e 83       	std	Y+6, r25	; 0x06
    2cc4:	8d 83       	std	Y+5, r24	; 0x05
    2cc6:	6f 83       	std	Y+7, r22	; 0x07
    U8      i, u8_temp;
    U8      index=0;
    2cc8:	1a 82       	std	Y+2, r1	; 0x02
    U8      xx=1;
    2cca:	81 e0       	ldi	r24, 0x01	; 1
    2ccc:	89 83       	std	Y+1, r24	; 0x01
    
    if (size == 0) xx = 0;        // 1 <= size <= 255 
    2cce:	8f 81       	ldd	r24, Y+7	; 0x07
    2cd0:	88 23       	and	r24, r24
    2cd2:	09 f4       	brne	.+2      	; 0x2cd6 <uart_get_editedline+0x28>
    2cd4:	19 82       	std	Y+1, r1	; 0x01
    data_string[0] = 0;           // For care !
    2cd6:	ed 81       	ldd	r30, Y+5	; 0x05
    2cd8:	fe 81       	ldd	r31, Y+6	; 0x06
    2cda:	10 82       	st	Z, r1
    
    while(xx)
    2cdc:	c0 c0       	rjmp	.+384    	; 0x2e5e <uart_get_editedline+0x1b0>
    {
        if (index == size-1)      // Force END_OF_DATA 
    2cde:	8a 81       	ldd	r24, Y+2	; 0x02
    2ce0:	28 2f       	mov	r18, r24
    2ce2:	33 27       	eor	r19, r19
    2ce4:	8f 81       	ldd	r24, Y+7	; 0x07
    2ce6:	99 27       	eor	r25, r25
    2ce8:	01 97       	sbiw	r24, 0x01	; 1
    2cea:	28 17       	cp	r18, r24
    2cec:	39 07       	cpc	r19, r25
    2cee:	69 f4       	brne	.+26     	; 0x2d0a <uart_get_editedline+0x5c>
        {
            data_string[index++] = 0;
    2cf0:	8a 81       	ldd	r24, Y+2	; 0x02
    2cf2:	99 27       	eor	r25, r25
    2cf4:	9c 01       	movw	r18, r24
    2cf6:	8d 81       	ldd	r24, Y+5	; 0x05
    2cf8:	9e 81       	ldd	r25, Y+6	; 0x06
    2cfa:	f9 01       	movw	r30, r18
    2cfc:	e8 0f       	add	r30, r24
    2cfe:	f9 1f       	adc	r31, r25
    2d00:	10 82       	st	Z, r1
    2d02:	8a 81       	ldd	r24, Y+2	; 0x02
    2d04:	8f 5f       	subi	r24, 0xFF	; 255
    2d06:	8a 83       	std	Y+2, r24	; 0x02
            break;
    2d08:	ae c0       	rjmp	.+348    	; 0x2e66 <uart_get_editedline+0x1b8>
        }
        
        // Get one character, this character will be examinated !
        u8_temp = uart_getchar();
    2d0a:	0e 94 6c 12 	call	0x24d8	; 0x24d8 <uart_getchar>
    2d0e:	8b 83       	std	Y+3, r24	; 0x03
        
        // Character processing
        switch (u8_temp)
    2d10:	8b 81       	ldd	r24, Y+3	; 0x03
    2d12:	28 2f       	mov	r18, r24
    2d14:	33 27       	eor	r19, r19
    2d16:	39 87       	std	Y+9, r19	; 0x09
    2d18:	28 87       	std	Y+8, r18	; 0x08
    2d1a:	88 85       	ldd	r24, Y+8	; 0x08
    2d1c:	99 85       	ldd	r25, Y+9	; 0x09
    2d1e:	8a 30       	cpi	r24, 0x0A	; 10
    2d20:	91 05       	cpc	r25, r1
    2d22:	09 f1       	breq	.+66     	; 0x2d66 <uart_get_editedline+0xb8>
    2d24:	28 85       	ldd	r18, Y+8	; 0x08
    2d26:	39 85       	ldd	r19, Y+9	; 0x09
    2d28:	2b 30       	cpi	r18, 0x0B	; 11
    2d2a:	31 05       	cpc	r19, r1
    2d2c:	5c f4       	brge	.+22     	; 0x2d44 <uart_get_editedline+0x96>
    2d2e:	88 85       	ldd	r24, Y+8	; 0x08
    2d30:	99 85       	ldd	r25, Y+9	; 0x09
    2d32:	88 30       	cpi	r24, 0x08	; 8
    2d34:	91 05       	cpc	r25, r1
    2d36:	b9 f1       	breq	.+110    	; 0x2da6 <uart_get_editedline+0xf8>
    2d38:	28 85       	ldd	r18, Y+8	; 0x08
    2d3a:	39 85       	ldd	r19, Y+9	; 0x09
    2d3c:	29 30       	cpi	r18, 0x09	; 9
    2d3e:	31 05       	cpc	r19, r1
    2d40:	09 f1       	breq	.+66     	; 0x2d84 <uart_get_editedline+0xd6>
    2d42:	7d c0       	rjmp	.+250    	; 0x2e3e <uart_get_editedline+0x190>
    2d44:	88 85       	ldd	r24, Y+8	; 0x08
    2d46:	99 85       	ldd	r25, Y+9	; 0x09
    2d48:	8a 31       	cpi	r24, 0x1A	; 26
    2d4a:	91 05       	cpc	r25, r1
    2d4c:	09 f4       	brne	.+2      	; 0x2d50 <uart_get_editedline+0xa2>
    2d4e:	5c c0       	rjmp	.+184    	; 0x2e08 <uart_get_editedline+0x15a>
    2d50:	28 85       	ldd	r18, Y+8	; 0x08
    2d52:	39 85       	ldd	r19, Y+9	; 0x09
    2d54:	2f 37       	cpi	r18, 0x7F	; 127
    2d56:	31 05       	cpc	r19, r1
    2d58:	31 f1       	breq	.+76     	; 0x2da6 <uart_get_editedline+0xf8>
    2d5a:	88 85       	ldd	r24, Y+8	; 0x08
    2d5c:	99 85       	ldd	r25, Y+9	; 0x09
    2d5e:	8d 30       	cpi	r24, 0x0D	; 13
    2d60:	91 05       	cpc	r25, r1
    2d62:	09 f0       	breq	.+2      	; 0x2d66 <uart_get_editedline+0xb8>
    2d64:	6c c0       	rjmp	.+216    	; 0x2e3e <uart_get_editedline+0x190>
        {
        case '\n':      // New line
        case '\r':      // Carriage return
            xx = data_string[index++] = 0;   // Force END_OF_DATA
    2d66:	8a 81       	ldd	r24, Y+2	; 0x02
    2d68:	99 27       	eor	r25, r25
    2d6a:	9c 01       	movw	r18, r24
    2d6c:	8d 81       	ldd	r24, Y+5	; 0x05
    2d6e:	9e 81       	ldd	r25, Y+6	; 0x06
    2d70:	f9 01       	movw	r30, r18
    2d72:	e8 0f       	add	r30, r24
    2d74:	f9 1f       	adc	r31, r25
    2d76:	10 82       	st	Z, r1
    2d78:	80 81       	ld	r24, Z
    2d7a:	89 83       	std	Y+1, r24	; 0x01
    2d7c:	8a 81       	ldd	r24, Y+2	; 0x02
    2d7e:	8f 5f       	subi	r24, 0xFF	; 255
    2d80:	8a 83       	std	Y+2, r24	; 0x02
            break;  // case '\n' & '\r'
    2d82:	6d c0       	rjmp	.+218    	; 0x2e5e <uart_get_editedline+0x1b0>

        case '\t':      // Tabulation
            uart_putchar(' ');
    2d84:	80 e2       	ldi	r24, 0x20	; 32
    2d86:	0e 94 40 12 	call	0x2480	; 0x2480 <uart_putchar>
            data_string[index] = ' ';
    2d8a:	8a 81       	ldd	r24, Y+2	; 0x02
    2d8c:	99 27       	eor	r25, r25
    2d8e:	9c 01       	movw	r18, r24
    2d90:	8d 81       	ldd	r24, Y+5	; 0x05
    2d92:	9e 81       	ldd	r25, Y+6	; 0x06
    2d94:	f9 01       	movw	r30, r18
    2d96:	e8 0f       	add	r30, r24
    2d98:	f9 1f       	adc	r31, r25
    2d9a:	80 e2       	ldi	r24, 0x20	; 32
    2d9c:	80 83       	st	Z, r24
            index++;
    2d9e:	8a 81       	ldd	r24, Y+2	; 0x02
    2da0:	8f 5f       	subi	r24, 0xFF	; 255
    2da2:	8a 83       	std	Y+2, r24	; 0x02
            break;  // case '\t'
    2da4:	5c c0       	rjmp	.+184    	; 0x2e5e <uart_get_editedline+0x1b0>
            
        case '\b':      // Back-space
        case '\x7f':    // Delete
            if (index == 0)
    2da6:	8a 81       	ldd	r24, Y+2	; 0x02
    2da8:	88 23       	and	r24, r24
    2daa:	21 f4       	brne	.+8      	; 0x2db4 <uart_get_editedline+0x106>
            {
                uart_putchar('\a');   // Bell
    2dac:	87 e0       	ldi	r24, 0x07	; 7
    2dae:	0e 94 40 12 	call	0x2480	; 0x2480 <uart_putchar>
                break;
    2db2:	55 c0       	rjmp	.+170    	; 0x2e5e <uart_get_editedline+0x1b0>
            }
            uart_putchar('\r');
    2db4:	8d e0       	ldi	r24, 0x0D	; 13
    2db6:	0e 94 40 12 	call	0x2480	; 0x2480 <uart_putchar>
            for (i=0; i<index; i++) uart_putchar(' ');
    2dba:	1c 82       	std	Y+4, r1	; 0x04
    2dbc:	06 c0       	rjmp	.+12     	; 0x2dca <uart_get_editedline+0x11c>
    2dbe:	80 e2       	ldi	r24, 0x20	; 32
    2dc0:	0e 94 40 12 	call	0x2480	; 0x2480 <uart_putchar>
    2dc4:	8c 81       	ldd	r24, Y+4	; 0x04
    2dc6:	8f 5f       	subi	r24, 0xFF	; 255
    2dc8:	8c 83       	std	Y+4, r24	; 0x04
    2dca:	9c 81       	ldd	r25, Y+4	; 0x04
    2dcc:	8a 81       	ldd	r24, Y+2	; 0x02
    2dce:	98 17       	cp	r25, r24
    2dd0:	b0 f3       	brcs	.-20     	; 0x2dbe <uart_get_editedline+0x110>
            uart_putchar('\r');
    2dd2:	8d e0       	ldi	r24, 0x0D	; 13
    2dd4:	0e 94 40 12 	call	0x2480	; 0x2480 <uart_putchar>
            index--;
    2dd8:	8a 81       	ldd	r24, Y+2	; 0x02
    2dda:	81 50       	subi	r24, 0x01	; 1
    2ddc:	8a 83       	std	Y+2, r24	; 0x02
            for (i=0; i<index; i++) uart_putchar(data_string[i]);
    2dde:	1c 82       	std	Y+4, r1	; 0x04
    2de0:	0e c0       	rjmp	.+28     	; 0x2dfe <uart_get_editedline+0x150>
    2de2:	8c 81       	ldd	r24, Y+4	; 0x04
    2de4:	99 27       	eor	r25, r25
    2de6:	9c 01       	movw	r18, r24
    2de8:	8d 81       	ldd	r24, Y+5	; 0x05
    2dea:	9e 81       	ldd	r25, Y+6	; 0x06
    2dec:	f9 01       	movw	r30, r18
    2dee:	e8 0f       	add	r30, r24
    2df0:	f9 1f       	adc	r31, r25
    2df2:	80 81       	ld	r24, Z
    2df4:	0e 94 40 12 	call	0x2480	; 0x2480 <uart_putchar>
    2df8:	8c 81       	ldd	r24, Y+4	; 0x04
    2dfa:	8f 5f       	subi	r24, 0xFF	; 255
    2dfc:	8c 83       	std	Y+4, r24	; 0x04
    2dfe:	9c 81       	ldd	r25, Y+4	; 0x04
    2e00:	8a 81       	ldd	r24, Y+2	; 0x02
    2e02:	98 17       	cp	r25, r24
    2e04:	70 f3       	brcs	.-36     	; 0x2de2 <uart_get_editedline+0x134>
            break;  // case '\b' & '\x7F'
    2e06:	2b c0       	rjmp	.+86     	; 0x2e5e <uart_get_editedline+0x1b0>
            
        case '\x1A':    // Control-z or control-Z
            if (index == 0)
    2e08:	8a 81       	ldd	r24, Y+2	; 0x02
    2e0a:	88 23       	and	r24, r24
    2e0c:	21 f4       	brne	.+8      	; 0x2e16 <uart_get_editedline+0x168>
            {
                uart_putchar('\a');   // Bell
    2e0e:	87 e0       	ldi	r24, 0x07	; 7
    2e10:	0e 94 40 12 	call	0x2480	; 0x2480 <uart_putchar>
                break;
    2e14:	24 c0       	rjmp	.+72     	; 0x2e5e <uart_get_editedline+0x1b0>
            }
            uart_putchar('\r');
    2e16:	8d e0       	ldi	r24, 0x0D	; 13
    2e18:	0e 94 40 12 	call	0x2480	; 0x2480 <uart_putchar>
            for (i=0; i<index; i++) uart_putchar(' ');
    2e1c:	1c 82       	std	Y+4, r1	; 0x04
    2e1e:	06 c0       	rjmp	.+12     	; 0x2e2c <uart_get_editedline+0x17e>
    2e20:	80 e2       	ldi	r24, 0x20	; 32
    2e22:	0e 94 40 12 	call	0x2480	; 0x2480 <uart_putchar>
    2e26:	8c 81       	ldd	r24, Y+4	; 0x04
    2e28:	8f 5f       	subi	r24, 0xFF	; 255
    2e2a:	8c 83       	std	Y+4, r24	; 0x04
    2e2c:	9c 81       	ldd	r25, Y+4	; 0x04
    2e2e:	8a 81       	ldd	r24, Y+2	; 0x02
    2e30:	98 17       	cp	r25, r24
    2e32:	b0 f3       	brcs	.-20     	; 0x2e20 <uart_get_editedline+0x172>
            uart_putchar('\r');
    2e34:	8d e0       	ldi	r24, 0x0D	; 13
    2e36:	0e 94 40 12 	call	0x2480	; 0x2480 <uart_putchar>
            index = 0;
    2e3a:	1a 82       	std	Y+2, r1	; 0x02
            break;  // case '\x1A'
    2e3c:	10 c0       	rjmp	.+32     	; 0x2e5e <uart_get_editedline+0x1b0>
            
        default:
            uart_putchar(u8_temp);
    2e3e:	8b 81       	ldd	r24, Y+3	; 0x03
    2e40:	0e 94 40 12 	call	0x2480	; 0x2480 <uart_putchar>
            data_string[index] = u8_temp;
    2e44:	8a 81       	ldd	r24, Y+2	; 0x02
    2e46:	99 27       	eor	r25, r25
    2e48:	9c 01       	movw	r18, r24
    2e4a:	8d 81       	ldd	r24, Y+5	; 0x05
    2e4c:	9e 81       	ldd	r25, Y+6	; 0x06
    2e4e:	f9 01       	movw	r30, r18
    2e50:	e8 0f       	add	r30, r24
    2e52:	f9 1f       	adc	r31, r25
    2e54:	8b 81       	ldd	r24, Y+3	; 0x03
    2e56:	80 83       	st	Z, r24
            index++;
    2e58:	8a 81       	ldd	r24, Y+2	; 0x02
    2e5a:	8f 5f       	subi	r24, 0xFF	; 255
    2e5c:	8a 83       	std	Y+2, r24	; 0x02
    2e5e:	89 81       	ldd	r24, Y+1	; 0x01
    2e60:	88 23       	and	r24, r24
    2e62:	09 f0       	breq	.+2      	; 0x2e66 <uart_get_editedline+0x1b8>
    2e64:	3c cf       	rjmp	.-392    	; 0x2cde <uart_get_editedline+0x30>
    2e66:	29 96       	adiw	r28, 0x09	; 9
    2e68:	0f b6       	in	r0, 0x3f	; 63
    2e6a:	f8 94       	cli
    2e6c:	de bf       	out	0x3e, r29	; 62
    2e6e:	0f be       	out	0x3f, r0	; 63
    2e70:	cd bf       	out	0x3d, r28	; 61
    2e72:	df 91       	pop	r29
    2e74:	cf 91       	pop	r28
    2e76:	08 95       	ret

00002e78 <__udivmodhi4>:
    2e78:	aa 1b       	sub	r26, r26
    2e7a:	bb 1b       	sub	r27, r27
    2e7c:	51 e1       	ldi	r21, 0x11	; 17
    2e7e:	07 c0       	rjmp	.+14     	; 0x2e8e <__udivmodhi4_ep>

00002e80 <__udivmodhi4_loop>:
    2e80:	aa 1f       	adc	r26, r26
    2e82:	bb 1f       	adc	r27, r27
    2e84:	a6 17       	cp	r26, r22
    2e86:	b7 07       	cpc	r27, r23
    2e88:	10 f0       	brcs	.+4      	; 0x2e8e <__udivmodhi4_ep>
    2e8a:	a6 1b       	sub	r26, r22
    2e8c:	b7 0b       	sbc	r27, r23

00002e8e <__udivmodhi4_ep>:
    2e8e:	88 1f       	adc	r24, r24
    2e90:	99 1f       	adc	r25, r25
    2e92:	5a 95       	dec	r21
    2e94:	a9 f7       	brne	.-22     	; 0x2e80 <__udivmodhi4_loop>
    2e96:	80 95       	com	r24
    2e98:	90 95       	com	r25
    2e9a:	bc 01       	movw	r22, r24
    2e9c:	cd 01       	movw	r24, r26
    2e9e:	08 95       	ret

00002ea0 <__divmodhi4>:
    2ea0:	97 fb       	bst	r25, 7
    2ea2:	09 2e       	mov	r0, r25
    2ea4:	07 26       	eor	r0, r23
    2ea6:	0a d0       	rcall	.+20     	; 0x2ebc <__divmodhi4_neg1>
    2ea8:	77 fd       	sbrc	r23, 7
    2eaa:	04 d0       	rcall	.+8      	; 0x2eb4 <__divmodhi4_neg2>
    2eac:	e5 df       	rcall	.-54     	; 0x2e78 <__udivmodhi4>
    2eae:	06 d0       	rcall	.+12     	; 0x2ebc <__divmodhi4_neg1>
    2eb0:	00 20       	and	r0, r0
    2eb2:	1a f4       	brpl	.+6      	; 0x2eba <__divmodhi4_exit>

00002eb4 <__divmodhi4_neg2>:
    2eb4:	70 95       	com	r23
    2eb6:	61 95       	neg	r22
    2eb8:	7f 4f       	sbci	r23, 0xFF	; 255

00002eba <__divmodhi4_exit>:
    2eba:	08 95       	ret

00002ebc <__divmodhi4_neg1>:
    2ebc:	f6 f7       	brtc	.-4      	; 0x2eba <__divmodhi4_exit>
    2ebe:	90 95       	com	r25
    2ec0:	81 95       	neg	r24
    2ec2:	9f 4f       	sbci	r25, 0xFF	; 255
    2ec4:	08 95       	ret

00002ec6 <__udivmodsi4>:
    2ec6:	a1 e2       	ldi	r26, 0x21	; 33
    2ec8:	1a 2e       	mov	r1, r26
    2eca:	aa 1b       	sub	r26, r26
    2ecc:	bb 1b       	sub	r27, r27
    2ece:	fd 01       	movw	r30, r26
    2ed0:	0d c0       	rjmp	.+26     	; 0x2eec <__udivmodsi4_ep>

00002ed2 <__udivmodsi4_loop>:
    2ed2:	aa 1f       	adc	r26, r26
    2ed4:	bb 1f       	adc	r27, r27
    2ed6:	ee 1f       	adc	r30, r30
    2ed8:	ff 1f       	adc	r31, r31
    2eda:	a2 17       	cp	r26, r18
    2edc:	b3 07       	cpc	r27, r19
    2ede:	e4 07       	cpc	r30, r20
    2ee0:	f5 07       	cpc	r31, r21
    2ee2:	20 f0       	brcs	.+8      	; 0x2eec <__udivmodsi4_ep>
    2ee4:	a2 1b       	sub	r26, r18
    2ee6:	b3 0b       	sbc	r27, r19
    2ee8:	e4 0b       	sbc	r30, r20
    2eea:	f5 0b       	sbc	r31, r21

00002eec <__udivmodsi4_ep>:
    2eec:	66 1f       	adc	r22, r22
    2eee:	77 1f       	adc	r23, r23
    2ef0:	88 1f       	adc	r24, r24
    2ef2:	99 1f       	adc	r25, r25
    2ef4:	1a 94       	dec	r1
    2ef6:	69 f7       	brne	.-38     	; 0x2ed2 <__udivmodsi4_loop>
    2ef8:	60 95       	com	r22
    2efa:	70 95       	com	r23
    2efc:	80 95       	com	r24
    2efe:	90 95       	com	r25
    2f00:	9b 01       	movw	r18, r22
    2f02:	ac 01       	movw	r20, r24
    2f04:	bd 01       	movw	r22, r26
    2f06:	cf 01       	movw	r24, r30
    2f08:	08 95       	ret

00002f0a <__divmodsi4>:
    2f0a:	97 fb       	bst	r25, 7
    2f0c:	09 2e       	mov	r0, r25
    2f0e:	05 26       	eor	r0, r21
    2f10:	0e d0       	rcall	.+28     	; 0x2f2e <__divmodsi4_neg1>
    2f12:	57 fd       	sbrc	r21, 7
    2f14:	04 d0       	rcall	.+8      	; 0x2f1e <__divmodsi4_neg2>
    2f16:	d7 df       	rcall	.-82     	; 0x2ec6 <__udivmodsi4>
    2f18:	0a d0       	rcall	.+20     	; 0x2f2e <__divmodsi4_neg1>
    2f1a:	00 1c       	adc	r0, r0
    2f1c:	38 f4       	brcc	.+14     	; 0x2f2c <__divmodsi4_exit>

00002f1e <__divmodsi4_neg2>:
    2f1e:	50 95       	com	r21
    2f20:	40 95       	com	r20
    2f22:	30 95       	com	r19
    2f24:	21 95       	neg	r18
    2f26:	3f 4f       	sbci	r19, 0xFF	; 255
    2f28:	4f 4f       	sbci	r20, 0xFF	; 255
    2f2a:	5f 4f       	sbci	r21, 0xFF	; 255

00002f2c <__divmodsi4_exit>:
    2f2c:	08 95       	ret

00002f2e <__divmodsi4_neg1>:
    2f2e:	f6 f7       	brtc	.-4      	; 0x2f2c <__divmodsi4_exit>
    2f30:	90 95       	com	r25
    2f32:	80 95       	com	r24
    2f34:	70 95       	com	r23
    2f36:	61 95       	neg	r22
    2f38:	7f 4f       	sbci	r23, 0xFF	; 255
    2f3a:	8f 4f       	sbci	r24, 0xFF	; 255
    2f3c:	9f 4f       	sbci	r25, 0xFF	; 255
    2f3e:	08 95       	ret
