// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2019.1
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _L1toORAN_HH_
#define _L1toORAN_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "L1toORAN_udiv_8ns_8ns_3_12_1.h"

namespace ap_rtl {

struct L1toORAN : public sc_module {
    // Port declarations 25
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst_n;
    sc_in< sc_lv<64> > L1_axis_V_TDATA;
    sc_in< sc_logic > L1_axis_V_TVALID;
    sc_out< sc_logic > L1_axis_V_TREADY;
    sc_out< sc_lv<64> > application_header_V_TDATA;
    sc_out< sc_logic > application_header_V_TVALID;
    sc_in< sc_logic > application_header_V_TREADY;
    sc_out< sc_lv<64> > section_header_V_TDATA;
    sc_out< sc_logic > section_header_V_TVALID;
    sc_in< sc_logic > section_header_V_TREADY;
    sc_out< sc_lv<72> > extension_header_V_TDATA;
    sc_out< sc_logic > extension_header_V_TVALID;
    sc_in< sc_logic > extension_header_V_TREADY;
    sc_out< sc_lv<96> > mux_config_V_V_TDATA;
    sc_out< sc_logic > mux_config_V_V_TVALID;
    sc_in< sc_logic > mux_config_V_V_TREADY;
    sc_out< sc_lv<8> > numBeams_V_V_TDATA;
    sc_out< sc_logic > numBeams_V_V_TVALID;
    sc_in< sc_logic > numBeams_V_V_TREADY;
    sc_out< sc_lv<8> > l1toc_stateout_V;
    sc_out< sc_lv<16> > rtcid_V_V_TDATA;
    sc_out< sc_logic > rtcid_V_V_TVALID;
    sc_in< sc_logic > rtcid_V_V_TREADY;
    sc_out< sc_lv<8> > CDATA_COUNTER_V;


    // Module declarations
    L1toORAN(sc_module_name name);
    SC_HAS_PROCESS(L1toORAN);

    ~L1toORAN();

    sc_trace_file* mVcdFile;

    ofstream mHdltvinHandle;
    ofstream mHdltvoutHandle;
    L1toORAN_udiv_8ns_8ns_3_12_1<1,12,8,8,3>* L1toORAN_udiv_8ns_8ns_3_12_1_U1;
    sc_signal< sc_logic > ap_rst_n_inv;
    sc_signal< sc_lv<2> > state_V;
    sc_signal< sc_lv<8> > section_hdr_numPrbu_s;
    sc_signal< sc_lv<1> > appn_hdr_dataDirecti;
    sc_signal< sc_lv<3> > appn_hdr_payloadVers;
    sc_signal< sc_lv<4> > appn_hdr_filterIndex;
    sc_signal< sc_lv<8> > appn_hdr_frameId_V;
    sc_signal< sc_lv<4> > appn_hdr_subframeId_s;
    sc_signal< sc_lv<6> > appn_hdr_slotID_V;
    sc_signal< sc_lv<4> > appn_hdr_startsymbol;
    sc_signal< sc_lv<8> > appn_hdr_numSections;
    sc_signal< sc_lv<1> > appn_hdr_sectionType;
    sc_signal< sc_lv<12> > section_hdr_sectionI;
    sc_signal< sc_lv<1> > section_hdr_rb_V;
    sc_signal< sc_lv<1> > section_hdr_symInc_V;
    sc_signal< sc_lv<8> > section_hdr_startPrb;
    sc_signal< sc_lv<12> > section_hdr_reMask_V;
    sc_signal< sc_lv<1> > count;
    sc_signal< sc_lv<8> > value_V;
    sc_signal< sc_lv<2> > prb_bit_V;
    sc_signal< sc_lv<1> > extn_hdr_ef_V;
    sc_signal< sc_lv<16> > extn_hdr_extLen_V;
    sc_signal< sc_lv<1> > extn_hdr_disablebfW_s;
    sc_signal< sc_lv<1> > extn_hdr_RAD_V;
    sc_signal< sc_lv<8> > extn_hdr_numBundPRB_s;
    sc_signal< sc_lv<8> > extn_hdr_bfWCompHdr_s;
    sc_signal< sc_lv<3> > numMatrix_V;
    sc_signal< sc_lv<96> > mux_configs_V;
    sc_signal< sc_lv<8> > cplane_data_counter_s;
    sc_signal< sc_logic > L1_axis_V_TDATA_blk_n;
    sc_signal< sc_lv<1> > ap_CS_fsm;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage0;
    sc_signal< bool > ap_block_pp0_stage0;
    sc_signal< sc_lv<1> > tmp_nbreadreq_fu_258_p3;
    sc_signal< sc_logic > application_header_V_TDATA_blk_n;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter12;
    sc_signal< sc_lv<1> > tmp_reg_1143;
    sc_signal< sc_lv<1> > tmp_reg_1143_pp0_iter11_reg;
    sc_signal< sc_lv<1> > icmp_ln879_reg_1180;
    sc_signal< sc_lv<1> > icmp_ln879_reg_1180_pp0_iter11_reg;
    sc_signal< sc_lv<2> > p_Result_2_reg_1184;
    sc_signal< sc_lv<2> > p_Result_2_reg_1184_pp0_iter11_reg;
    sc_signal< sc_lv<1> > tmp_1_reg_1189;
    sc_signal< sc_lv<1> > tmp_1_reg_1189_pp0_iter11_reg;
    sc_signal< sc_lv<1> > icmp_ln63_reg_1217;
    sc_signal< sc_lv<1> > icmp_ln63_reg_1217_pp0_iter11_reg;
    sc_signal< sc_logic > section_header_V_TDATA_blk_n;
    sc_signal< sc_lv<1> > icmp_ln93_reg_1213;
    sc_signal< sc_lv<1> > icmp_ln93_reg_1213_pp0_iter11_reg;
    sc_signal< sc_logic > extension_header_V_TDATA_blk_n;
    sc_signal< sc_lv<1> > icmp_ln125_reg_1199;
    sc_signal< sc_lv<1> > icmp_ln125_reg_1199_pp0_iter11_reg;
    sc_signal< sc_logic > mux_config_V_V_TDATA_blk_n;
    sc_signal< sc_lv<1> > tmp_2_reg_1221;
    sc_signal< sc_logic > numBeams_V_V_TDATA_blk_n;
    sc_signal< sc_lv<1> > count_load_reg_1225;
    sc_signal< sc_lv<1> > or_ln139_reg_1234;
    sc_signal< sc_logic > rtcid_V_V_TDATA_blk_n;
    sc_signal< bool > ap_block_state1_pp0_stage0_iter0;
    sc_signal< bool > ap_block_state2_pp0_stage0_iter1;
    sc_signal< bool > ap_block_state3_pp0_stage0_iter2;
    sc_signal< bool > ap_block_state4_pp0_stage0_iter3;
    sc_signal< bool > ap_block_state5_pp0_stage0_iter4;
    sc_signal< bool > ap_block_state6_pp0_stage0_iter5;
    sc_signal< bool > ap_block_state7_pp0_stage0_iter6;
    sc_signal< bool > ap_block_state8_pp0_stage0_iter7;
    sc_signal< bool > ap_block_state9_pp0_stage0_iter8;
    sc_signal< bool > ap_block_state10_pp0_stage0_iter9;
    sc_signal< bool > ap_block_state11_pp0_stage0_iter10;
    sc_signal< bool > ap_block_state12_pp0_stage0_iter11;
    sc_signal< bool > ap_block_state13_pp0_stage0_iter12;
    sc_signal< bool > ap_predicate_op152_write_state13;
    sc_signal< bool > ap_predicate_op166_write_state13;
    sc_signal< bool > ap_predicate_op169_write_state13;
    sc_signal< bool > ap_predicate_op179_write_state13;
    sc_signal< bool > ap_predicate_op187_write_state13;
    sc_signal< bool > ap_predicate_op205_write_state13;
    sc_signal< bool > ap_block_state13_io;
    sc_signal< bool > ap_block_pp0_stage0_11001;
    sc_signal< sc_lv<1> > tmp_reg_1143_pp0_iter1_reg;
    sc_signal< sc_lv<1> > tmp_reg_1143_pp0_iter2_reg;
    sc_signal< sc_lv<1> > tmp_reg_1143_pp0_iter3_reg;
    sc_signal< sc_lv<1> > tmp_reg_1143_pp0_iter4_reg;
    sc_signal< sc_lv<1> > tmp_reg_1143_pp0_iter5_reg;
    sc_signal< sc_lv<1> > tmp_reg_1143_pp0_iter6_reg;
    sc_signal< sc_lv<1> > tmp_reg_1143_pp0_iter7_reg;
    sc_signal< sc_lv<1> > tmp_reg_1143_pp0_iter8_reg;
    sc_signal< sc_lv<1> > tmp_reg_1143_pp0_iter9_reg;
    sc_signal< sc_lv<1> > tmp_reg_1143_pp0_iter10_reg;
    sc_signal< sc_lv<64> > tmp1_reg_1147;
    sc_signal< sc_lv<64> > tmp1_reg_1147_pp0_iter1_reg;
    sc_signal< sc_lv<64> > tmp1_reg_1147_pp0_iter2_reg;
    sc_signal< sc_lv<64> > tmp1_reg_1147_pp0_iter3_reg;
    sc_signal< sc_lv<64> > tmp1_reg_1147_pp0_iter4_reg;
    sc_signal< sc_lv<64> > tmp1_reg_1147_pp0_iter5_reg;
    sc_signal< sc_lv<64> > tmp1_reg_1147_pp0_iter6_reg;
    sc_signal< sc_lv<64> > tmp1_reg_1147_pp0_iter7_reg;
    sc_signal< sc_lv<64> > tmp1_reg_1147_pp0_iter8_reg;
    sc_signal< sc_lv<64> > tmp1_reg_1147_pp0_iter9_reg;
    sc_signal< sc_lv<64> > tmp1_reg_1147_pp0_iter10_reg;
    sc_signal< sc_lv<64> > tmp1_reg_1147_pp0_iter11_reg;
    sc_signal< sc_lv<1> > icmp_ln879_fu_359_p2;
    sc_signal< sc_lv<1> > icmp_ln879_reg_1180_pp0_iter1_reg;
    sc_signal< sc_lv<1> > icmp_ln879_reg_1180_pp0_iter2_reg;
    sc_signal< sc_lv<1> > icmp_ln879_reg_1180_pp0_iter3_reg;
    sc_signal< sc_lv<1> > icmp_ln879_reg_1180_pp0_iter4_reg;
    sc_signal< sc_lv<1> > icmp_ln879_reg_1180_pp0_iter5_reg;
    sc_signal< sc_lv<1> > icmp_ln879_reg_1180_pp0_iter6_reg;
    sc_signal< sc_lv<1> > icmp_ln879_reg_1180_pp0_iter7_reg;
    sc_signal< sc_lv<1> > icmp_ln879_reg_1180_pp0_iter8_reg;
    sc_signal< sc_lv<1> > icmp_ln879_reg_1180_pp0_iter9_reg;
    sc_signal< sc_lv<1> > icmp_ln879_reg_1180_pp0_iter10_reg;
    sc_signal< sc_lv<2> > p_Result_2_fu_376_p4;
    sc_signal< sc_lv<2> > p_Result_2_reg_1184_pp0_iter1_reg;
    sc_signal< sc_lv<2> > p_Result_2_reg_1184_pp0_iter2_reg;
    sc_signal< sc_lv<2> > p_Result_2_reg_1184_pp0_iter3_reg;
    sc_signal< sc_lv<2> > p_Result_2_reg_1184_pp0_iter4_reg;
    sc_signal< sc_lv<2> > p_Result_2_reg_1184_pp0_iter5_reg;
    sc_signal< sc_lv<2> > p_Result_2_reg_1184_pp0_iter6_reg;
    sc_signal< sc_lv<2> > p_Result_2_reg_1184_pp0_iter7_reg;
    sc_signal< sc_lv<2> > p_Result_2_reg_1184_pp0_iter8_reg;
    sc_signal< sc_lv<2> > p_Result_2_reg_1184_pp0_iter9_reg;
    sc_signal< sc_lv<2> > p_Result_2_reg_1184_pp0_iter10_reg;
    sc_signal< sc_lv<1> > tmp_1_fu_386_p3;
    sc_signal< sc_lv<1> > tmp_1_reg_1189_pp0_iter1_reg;
    sc_signal< sc_lv<1> > tmp_1_reg_1189_pp0_iter2_reg;
    sc_signal< sc_lv<1> > tmp_1_reg_1189_pp0_iter3_reg;
    sc_signal< sc_lv<1> > tmp_1_reg_1189_pp0_iter4_reg;
    sc_signal< sc_lv<1> > tmp_1_reg_1189_pp0_iter5_reg;
    sc_signal< sc_lv<1> > tmp_1_reg_1189_pp0_iter6_reg;
    sc_signal< sc_lv<1> > tmp_1_reg_1189_pp0_iter7_reg;
    sc_signal< sc_lv<1> > tmp_1_reg_1189_pp0_iter8_reg;
    sc_signal< sc_lv<1> > tmp_1_reg_1189_pp0_iter9_reg;
    sc_signal< sc_lv<1> > tmp_1_reg_1189_pp0_iter10_reg;
    sc_signal< sc_lv<8> > tmp_numPrbu_V_reg_1193;
    sc_signal< sc_lv<8> > tmp_numPrbu_V_reg_1193_pp0_iter1_reg;
    sc_signal< sc_lv<8> > tmp_numPrbu_V_reg_1193_pp0_iter2_reg;
    sc_signal< sc_lv<8> > tmp_numPrbu_V_reg_1193_pp0_iter3_reg;
    sc_signal< sc_lv<8> > tmp_numPrbu_V_reg_1193_pp0_iter4_reg;
    sc_signal< sc_lv<8> > tmp_numPrbu_V_reg_1193_pp0_iter5_reg;
    sc_signal< sc_lv<8> > tmp_numPrbu_V_reg_1193_pp0_iter6_reg;
    sc_signal< sc_lv<8> > tmp_numPrbu_V_reg_1193_pp0_iter7_reg;
    sc_signal< sc_lv<8> > tmp_numPrbu_V_reg_1193_pp0_iter8_reg;
    sc_signal< sc_lv<8> > tmp_numPrbu_V_reg_1193_pp0_iter9_reg;
    sc_signal< sc_lv<8> > tmp_numPrbu_V_reg_1193_pp0_iter10_reg;
    sc_signal< sc_lv<8> > tmp_numPrbu_V_reg_1193_pp0_iter11_reg;
    sc_signal< sc_lv<1> > icmp_ln125_fu_404_p2;
    sc_signal< sc_lv<1> > icmp_ln125_reg_1199_pp0_iter1_reg;
    sc_signal< sc_lv<1> > icmp_ln125_reg_1199_pp0_iter2_reg;
    sc_signal< sc_lv<1> > icmp_ln125_reg_1199_pp0_iter3_reg;
    sc_signal< sc_lv<1> > icmp_ln125_reg_1199_pp0_iter4_reg;
    sc_signal< sc_lv<1> > icmp_ln125_reg_1199_pp0_iter5_reg;
    sc_signal< sc_lv<1> > icmp_ln125_reg_1199_pp0_iter6_reg;
    sc_signal< sc_lv<1> > icmp_ln125_reg_1199_pp0_iter7_reg;
    sc_signal< sc_lv<1> > icmp_ln125_reg_1199_pp0_iter8_reg;
    sc_signal< sc_lv<1> > icmp_ln125_reg_1199_pp0_iter9_reg;
    sc_signal< sc_lv<1> > icmp_ln125_reg_1199_pp0_iter10_reg;
    sc_signal< sc_lv<8> > p_Result_19_reg_1203;
    sc_signal< sc_lv<8> > p_Result_19_reg_1203_pp0_iter1_reg;
    sc_signal< sc_lv<8> > p_Result_19_reg_1203_pp0_iter2_reg;
    sc_signal< sc_lv<8> > p_Result_19_reg_1203_pp0_iter3_reg;
    sc_signal< sc_lv<8> > p_Result_19_reg_1203_pp0_iter4_reg;
    sc_signal< sc_lv<8> > p_Result_19_reg_1203_pp0_iter5_reg;
    sc_signal< sc_lv<8> > p_Result_19_reg_1203_pp0_iter6_reg;
    sc_signal< sc_lv<8> > p_Result_19_reg_1203_pp0_iter7_reg;
    sc_signal< sc_lv<8> > p_Result_19_reg_1203_pp0_iter8_reg;
    sc_signal< sc_lv<8> > p_Result_19_reg_1203_pp0_iter9_reg;
    sc_signal< sc_lv<8> > p_Result_19_reg_1203_pp0_iter10_reg;
    sc_signal< sc_lv<1> > icmp_ln899_fu_424_p2;
    sc_signal< sc_lv<1> > icmp_ln899_reg_1209;
    sc_signal< sc_lv<1> > icmp_ln899_reg_1209_pp0_iter1_reg;
    sc_signal< sc_lv<1> > icmp_ln899_reg_1209_pp0_iter2_reg;
    sc_signal< sc_lv<1> > icmp_ln899_reg_1209_pp0_iter3_reg;
    sc_signal< sc_lv<1> > icmp_ln899_reg_1209_pp0_iter4_reg;
    sc_signal< sc_lv<1> > icmp_ln899_reg_1209_pp0_iter5_reg;
    sc_signal< sc_lv<1> > icmp_ln899_reg_1209_pp0_iter6_reg;
    sc_signal< sc_lv<1> > icmp_ln899_reg_1209_pp0_iter7_reg;
    sc_signal< sc_lv<1> > icmp_ln899_reg_1209_pp0_iter8_reg;
    sc_signal< sc_lv<1> > icmp_ln899_reg_1209_pp0_iter9_reg;
    sc_signal< sc_lv<1> > icmp_ln899_reg_1209_pp0_iter10_reg;
    sc_signal< sc_lv<1> > grp_fu_328_p2;
    sc_signal< sc_lv<1> > icmp_ln93_reg_1213_pp0_iter1_reg;
    sc_signal< sc_lv<1> > icmp_ln93_reg_1213_pp0_iter2_reg;
    sc_signal< sc_lv<1> > icmp_ln93_reg_1213_pp0_iter3_reg;
    sc_signal< sc_lv<1> > icmp_ln93_reg_1213_pp0_iter4_reg;
    sc_signal< sc_lv<1> > icmp_ln93_reg_1213_pp0_iter5_reg;
    sc_signal< sc_lv<1> > icmp_ln93_reg_1213_pp0_iter6_reg;
    sc_signal< sc_lv<1> > icmp_ln93_reg_1213_pp0_iter7_reg;
    sc_signal< sc_lv<1> > icmp_ln93_reg_1213_pp0_iter8_reg;
    sc_signal< sc_lv<1> > icmp_ln93_reg_1213_pp0_iter9_reg;
    sc_signal< sc_lv<1> > icmp_ln93_reg_1213_pp0_iter10_reg;
    sc_signal< sc_lv<1> > icmp_ln63_reg_1217_pp0_iter1_reg;
    sc_signal< sc_lv<1> > icmp_ln63_reg_1217_pp0_iter2_reg;
    sc_signal< sc_lv<1> > icmp_ln63_reg_1217_pp0_iter3_reg;
    sc_signal< sc_lv<1> > icmp_ln63_reg_1217_pp0_iter4_reg;
    sc_signal< sc_lv<1> > icmp_ln63_reg_1217_pp0_iter5_reg;
    sc_signal< sc_lv<1> > icmp_ln63_reg_1217_pp0_iter6_reg;
    sc_signal< sc_lv<1> > icmp_ln63_reg_1217_pp0_iter7_reg;
    sc_signal< sc_lv<1> > icmp_ln63_reg_1217_pp0_iter8_reg;
    sc_signal< sc_lv<1> > icmp_ln63_reg_1217_pp0_iter9_reg;
    sc_signal< sc_lv<1> > icmp_ln63_reg_1217_pp0_iter10_reg;
    sc_signal< sc_lv<1> > count_load_load_fu_581_p1;
    sc_signal< sc_lv<3> > tmp_V_2_reg_1229;
    sc_signal< sc_lv<1> > or_ln139_fu_607_p2;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter1;
    sc_signal< bool > ap_block_pp0_stage0_subdone;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter2;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter3;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter4;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter5;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter6;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter7;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter8;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter9;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter10;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter11;
    sc_signal< sc_lv<3> > select_ln895_fu_567_p3;
    sc_signal< sc_lv<96> > p_Result_s_139_fu_873_p5;
    sc_signal< sc_lv<96> > p_Result_21_fu_908_p5;
    sc_signal< sc_lv<8> > add_ln700_fu_895_p2;
    sc_signal< bool > ap_block_pp0_stage0_01001;
    sc_signal< sc_lv<8> > section_type_V_fu_365_p4;
    sc_signal< sc_lv<5> > p_Result_s_fu_349_p4;
    sc_signal< sc_lv<8> > grp_fu_430_p1;
    sc_signal< sc_lv<3> > grp_fu_430_p2;
    sc_signal< sc_lv<3> > trunc_ln301_fu_557_p1;
    sc_signal< sc_lv<1> > icmp_ln895_fu_551_p2;
    sc_signal< sc_lv<3> > add_ln301_fu_561_p2;
    sc_signal< sc_lv<1> > icmp_ln139_fu_595_p2;
    sc_signal< sc_lv<1> > icmp_ln891_fu_601_p2;
    sc_signal< sc_lv<12> > p_Result_8_fu_852_p4;
    sc_signal< sc_lv<12> > p_Result_7_fu_843_p4;
    sc_signal< sc_lv<12> > p_Result_6_fu_834_p4;
    sc_signal< sc_lv<12> > p_Result_5_fu_821_p4;
    sc_signal< sc_lv<48> > tmp_4_fu_861_p5;
    sc_signal< sc_lv<15> > tmp_beamID_V_1_fu_927_p4;
    sc_signal< sc_lv<8> > grp_fu_340_p4;
    sc_signal< sc_lv<1> > tmp_ef_V_fu_1009_p3;
    sc_signal< sc_lv<15> > tmp_beamID_V_fu_1000_p4;
    sc_signal< sc_lv<4> > tmp_numSymbol_V_fu_991_p4;
    sc_signal< sc_lv<10> > tmp_startPrbu_V_fu_1042_p1;
    sc_signal< sc_lv<8> > tmp_sectionType_V_fu_1112_p1;
    sc_signal< sc_lv<6> > tmp_startsymbolId_V_fu_1100_p1;
    sc_signal< sc_logic > grp_fu_430_ce;
    sc_signal< sc_lv<1> > ap_NS_fsm;
    sc_signal< sc_logic > ap_reset_idle_pp0;
    sc_signal< sc_logic > ap_idle_pp0;
    sc_signal< sc_logic > ap_enable_pp0;
    sc_signal< bool > ap_condition_1075;
    sc_signal< bool > ap_condition_1073;
    sc_signal< bool > ap_condition_1084;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<1> ap_ST_fsm_pp0_stage0;
    static const sc_lv<2> ap_const_lv2_0;
    static const sc_lv<8> ap_const_lv8_0;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<3> ap_const_lv3_0;
    static const sc_lv<6> ap_const_lv6_0;
    static const bool ap_const_boolean_1;
    static const sc_lv<32> ap_const_lv32_0;
    static const bool ap_const_boolean_0;
    static const sc_lv<1> ap_const_lv1_1;
    static const sc_lv<2> ap_const_lv2_1;
    static const sc_lv<2> ap_const_lv2_2;
    static const sc_lv<2> ap_const_lv2_3;
    static const sc_lv<8> ap_const_lv8_1;
    static const sc_lv<32> ap_const_lv32_2A;
    static const sc_lv<32> ap_const_lv32_23;
    static const sc_lv<32> ap_const_lv32_3B;
    static const sc_lv<32> ap_const_lv32_3F;
    static const sc_lv<5> ap_const_lv5_D;
    static const sc_lv<32> ap_const_lv32_2C;
    static const sc_lv<32> ap_const_lv32_33;
    static const sc_lv<32> ap_const_lv32_34;
    static const sc_lv<32> ap_const_lv32_35;
    static const sc_lv<32> ap_const_lv32_2B;
    static const sc_lv<8> ap_const_lv8_B;
    static const sc_lv<32> ap_const_lv32_10;
    static const sc_lv<32> ap_const_lv32_17;
    static const sc_lv<8> ap_const_lv8_15;
    static const sc_lv<32> ap_const_lv32_D;
    static const sc_lv<32> ap_const_lv32_14;
    static const sc_lv<32> ap_const_lv32_E;
    static const sc_lv<32> ap_const_lv32_1A;
    static const sc_lv<32> ap_const_lv32_29;
    static const sc_lv<32> ap_const_lv32_19;
    static const sc_lv<32> ap_const_lv32_18;
    static const sc_lv<32> ap_const_lv32_8;
    static const sc_lv<32> ap_const_lv32_F;
    static const sc_lv<3> ap_const_lv3_1;
    static const sc_lv<3> ap_const_lv3_5;
    static const sc_lv<32> ap_const_lv32_1F;
    static const sc_lv<32> ap_const_lv32_1E;
    static const sc_lv<32> ap_const_lv32_1D;
    static const sc_lv<32> ap_const_lv32_15;
    static const sc_lv<32> ap_const_lv32_1C;
    static const sc_lv<32> ap_const_lv32_1;
    static const sc_lv<32> ap_const_lv32_C;
    static const sc_lv<32> ap_const_lv32_27;
    static const sc_lv<32> ap_const_lv32_26;
    static const sc_lv<32> ap_const_lv32_1B;
    static const sc_lv<32> ap_const_lv32_22;
    static const sc_lv<32> ap_const_lv32_11;
    static const sc_lv<32> ap_const_lv32_16;
    static const sc_lv<32> ap_const_lv32_5;
    static const sc_lv<32> ap_const_lv32_32;
    static const sc_lv<32> ap_const_lv32_3;
    static const sc_lv<32> ap_const_lv32_2F;
    static const sc_lv<32> ap_const_lv32_30;
    static const sc_lv<32> ap_const_lv32_5F;
    static const sc_lv<7> ap_const_lv7_B;
    static const sc_lv<32> ap_const_lv32_7;
    // Thread declarations
    void thread_ap_clk_no_reset_();
    void thread_CDATA_COUNTER_V();
    void thread_L1_axis_V_TDATA_blk_n();
    void thread_L1_axis_V_TREADY();
    void thread_add_ln301_fu_561_p2();
    void thread_add_ln700_fu_895_p2();
    void thread_ap_CS_fsm_pp0_stage0();
    void thread_ap_block_pp0_stage0();
    void thread_ap_block_pp0_stage0_01001();
    void thread_ap_block_pp0_stage0_11001();
    void thread_ap_block_pp0_stage0_subdone();
    void thread_ap_block_state10_pp0_stage0_iter9();
    void thread_ap_block_state11_pp0_stage0_iter10();
    void thread_ap_block_state12_pp0_stage0_iter11();
    void thread_ap_block_state13_io();
    void thread_ap_block_state13_pp0_stage0_iter12();
    void thread_ap_block_state1_pp0_stage0_iter0();
    void thread_ap_block_state2_pp0_stage0_iter1();
    void thread_ap_block_state3_pp0_stage0_iter2();
    void thread_ap_block_state4_pp0_stage0_iter3();
    void thread_ap_block_state5_pp0_stage0_iter4();
    void thread_ap_block_state6_pp0_stage0_iter5();
    void thread_ap_block_state7_pp0_stage0_iter6();
    void thread_ap_block_state8_pp0_stage0_iter7();
    void thread_ap_block_state9_pp0_stage0_iter8();
    void thread_ap_condition_1073();
    void thread_ap_condition_1075();
    void thread_ap_condition_1084();
    void thread_ap_enable_pp0();
    void thread_ap_idle_pp0();
    void thread_ap_predicate_op152_write_state13();
    void thread_ap_predicate_op166_write_state13();
    void thread_ap_predicate_op169_write_state13();
    void thread_ap_predicate_op179_write_state13();
    void thread_ap_predicate_op187_write_state13();
    void thread_ap_predicate_op205_write_state13();
    void thread_ap_reset_idle_pp0();
    void thread_ap_rst_n_inv();
    void thread_application_header_V_TDATA();
    void thread_application_header_V_TDATA_blk_n();
    void thread_application_header_V_TVALID();
    void thread_count_load_load_fu_581_p1();
    void thread_extension_header_V_TDATA();
    void thread_extension_header_V_TDATA_blk_n();
    void thread_extension_header_V_TVALID();
    void thread_grp_fu_328_p2();
    void thread_grp_fu_340_p4();
    void thread_grp_fu_430_ce();
    void thread_grp_fu_430_p1();
    void thread_icmp_ln125_fu_404_p2();
    void thread_icmp_ln139_fu_595_p2();
    void thread_icmp_ln879_fu_359_p2();
    void thread_icmp_ln891_fu_601_p2();
    void thread_icmp_ln895_fu_551_p2();
    void thread_icmp_ln899_fu_424_p2();
    void thread_l1toc_stateout_V();
    void thread_mux_config_V_V_TDATA();
    void thread_mux_config_V_V_TDATA_blk_n();
    void thread_mux_config_V_V_TVALID();
    void thread_numBeams_V_V_TDATA();
    void thread_numBeams_V_V_TDATA_blk_n();
    void thread_numBeams_V_V_TVALID();
    void thread_or_ln139_fu_607_p2();
    void thread_p_Result_21_fu_908_p5();
    void thread_p_Result_2_fu_376_p4();
    void thread_p_Result_5_fu_821_p4();
    void thread_p_Result_6_fu_834_p4();
    void thread_p_Result_7_fu_843_p4();
    void thread_p_Result_8_fu_852_p4();
    void thread_p_Result_s_139_fu_873_p5();
    void thread_p_Result_s_fu_349_p4();
    void thread_rtcid_V_V_TDATA();
    void thread_rtcid_V_V_TDATA_blk_n();
    void thread_rtcid_V_V_TVALID();
    void thread_section_header_V_TDATA();
    void thread_section_header_V_TDATA_blk_n();
    void thread_section_header_V_TVALID();
    void thread_section_type_V_fu_365_p4();
    void thread_select_ln895_fu_567_p3();
    void thread_tmp_1_fu_386_p3();
    void thread_tmp_4_fu_861_p5();
    void thread_tmp_beamID_V_1_fu_927_p4();
    void thread_tmp_beamID_V_fu_1000_p4();
    void thread_tmp_ef_V_fu_1009_p3();
    void thread_tmp_nbreadreq_fu_258_p3();
    void thread_tmp_numSymbol_V_fu_991_p4();
    void thread_tmp_sectionType_V_fu_1112_p1();
    void thread_tmp_startPrbu_V_fu_1042_p1();
    void thread_tmp_startsymbolId_V_fu_1100_p1();
    void thread_trunc_ln301_fu_557_p1();
    void thread_ap_NS_fsm();
    void thread_hdltv_gen();
};

}

using namespace ap_rtl;

#endif
