Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1.3 (win64) Build 2644227 Wed Sep  4 09:45:24 MDT 2019
| Date         : Thu Dec 10 17:49:14 2020
| Host         : LAPTOP-QJB5DEH5 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file MainSPI_timing_summary_routed.rpt -pb MainSPI_timing_summary_routed.pb -rpx MainSPI_timing_summary_routed.rpx -warn_on_violation
| Design       : MainSPI
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 7 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 2 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.982        0.000                      0                  163        0.253        0.000                      0                  163        4.500        0.000                       0                    67  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         1.982        0.000                      0                  163        0.253        0.000                      0                  163        4.500        0.000                       0                    67  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        1.982ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.253ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.982ns  (required time - arrival time)
  Source:                 counter_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spi_bit_reg/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin fall@15.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        7.992ns  (logic 0.707ns (8.847%)  route 7.285ns (91.153%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 19.848 - 15.000 ) 
    Source Clock Delay      (SCD):    5.143ns = ( 10.143 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    JA_OBUF[2]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 f  JA_OBUF_BUFG[2]_inst/O
                         net (fo=67, routed)          1.622    10.143    JA_OBUF_BUFG[2]
    SLICE_X63Y87         FDRE                                         r  counter_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y87         FDRE (Prop_fdre_C_Q)         0.459    10.602 r  counter_reg[1]/Q
                         net (fo=4, routed)           3.556    14.158    counter_reg_n_0_[1]
    SLICE_X0Y12          LUT6 (Prop_lut6_I2_O)        0.124    14.282 r  spi_bit_i_2/O
                         net (fo=1, routed)           3.728    18.010    spi_bit_i_2_n_0
    SLICE_X63Y89         LUT6 (Prop_lut6_I4_O)        0.124    18.134 r  spi_bit_i_1/O
                         net (fo=1, routed)           0.000    18.134    spi_bit_i_1_n_0
    SLICE_X63Y89         FDRE                                         r  spi_bit_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                     15.000    15.000 f  
    W5                                                0.000    15.000 f  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    16.388 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    18.250    JA_OBUF[2]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.341 f  JA_OBUF_BUFG[2]_inst/O
                         net (fo=67, routed)          1.507    19.848    JA_OBUF_BUFG[2]
    SLICE_X63Y89         FDRE                                         r  spi_bit_reg/C  (IS_INVERTED)
                         clock pessimism              0.272    20.120    
                         clock uncertainty           -0.035    20.085    
    SLICE_X63Y89         FDRE (Setup_fdre_C_D)        0.032    20.117    spi_bit_reg
  -------------------------------------------------------------------
                         required time                         20.117    
                         arrival time                         -18.134    
  -------------------------------------------------------------------
                         slack                                  1.982    

Slack (MET) :             5.480ns  (required time - arrival time)
  Source:                 delay_reg[24]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            delay_reg[28]/R
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin fall@15.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        3.942ns  (logic 0.896ns (22.731%)  route 3.046ns (77.269%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 19.850 - 15.000 ) 
    Source Clock Delay      (SCD):    5.146ns = ( 10.146 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    JA_OBUF[2]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 f  JA_OBUF_BUFG[2]_inst/O
                         net (fo=67, routed)          1.625    10.146    JA_OBUF_BUFG[2]
    SLICE_X64Y92         FDRE                                         r  delay_reg[24]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y92         FDRE (Prop_fdre_C_Q)         0.524    10.670 f  delay_reg[24]/Q
                         net (fo=2, routed)           0.815    11.485    delay_reg[24]
    SLICE_X65Y92         LUT4 (Prop_lut4_I1_O)        0.124    11.609 f  counter[31]_i_16/O
                         net (fo=1, routed)           0.402    12.011    counter[31]_i_16_n_0
    SLICE_X65Y93         LUT5 (Prop_lut5_I4_O)        0.124    12.135 r  counter[31]_i_6/O
                         net (fo=3, routed)           0.972    13.107    counter[31]_i_6_n_0
    SLICE_X65Y89         LUT4 (Prop_lut4_I1_O)        0.124    13.231 r  counter[31]_i_2/O
                         net (fo=65, routed)          0.856    14.088    eqOp
    SLICE_X64Y93         FDRE                                         r  delay_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                     15.000    15.000 f  
    W5                                                0.000    15.000 f  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    16.388 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    18.250    JA_OBUF[2]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.341 f  JA_OBUF_BUFG[2]_inst/O
                         net (fo=67, routed)          1.509    19.850    JA_OBUF_BUFG[2]
    SLICE_X64Y93         FDRE                                         r  delay_reg[28]/C  (IS_INVERTED)
                         clock pessimism              0.272    20.122    
                         clock uncertainty           -0.035    20.087    
    SLICE_X64Y93         FDRE (Setup_fdre_C_R)       -0.519    19.568    delay_reg[28]
  -------------------------------------------------------------------
                         required time                         19.568    
                         arrival time                         -14.088    
  -------------------------------------------------------------------
                         slack                                  5.480    

Slack (MET) :             5.480ns  (required time - arrival time)
  Source:                 delay_reg[24]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            delay_reg[29]/R
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin fall@15.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        3.942ns  (logic 0.896ns (22.731%)  route 3.046ns (77.269%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 19.850 - 15.000 ) 
    Source Clock Delay      (SCD):    5.146ns = ( 10.146 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    JA_OBUF[2]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 f  JA_OBUF_BUFG[2]_inst/O
                         net (fo=67, routed)          1.625    10.146    JA_OBUF_BUFG[2]
    SLICE_X64Y92         FDRE                                         r  delay_reg[24]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y92         FDRE (Prop_fdre_C_Q)         0.524    10.670 f  delay_reg[24]/Q
                         net (fo=2, routed)           0.815    11.485    delay_reg[24]
    SLICE_X65Y92         LUT4 (Prop_lut4_I1_O)        0.124    11.609 f  counter[31]_i_16/O
                         net (fo=1, routed)           0.402    12.011    counter[31]_i_16_n_0
    SLICE_X65Y93         LUT5 (Prop_lut5_I4_O)        0.124    12.135 r  counter[31]_i_6/O
                         net (fo=3, routed)           0.972    13.107    counter[31]_i_6_n_0
    SLICE_X65Y89         LUT4 (Prop_lut4_I1_O)        0.124    13.231 r  counter[31]_i_2/O
                         net (fo=65, routed)          0.856    14.088    eqOp
    SLICE_X64Y93         FDRE                                         r  delay_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                     15.000    15.000 f  
    W5                                                0.000    15.000 f  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    16.388 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    18.250    JA_OBUF[2]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.341 f  JA_OBUF_BUFG[2]_inst/O
                         net (fo=67, routed)          1.509    19.850    JA_OBUF_BUFG[2]
    SLICE_X64Y93         FDRE                                         r  delay_reg[29]/C  (IS_INVERTED)
                         clock pessimism              0.272    20.122    
                         clock uncertainty           -0.035    20.087    
    SLICE_X64Y93         FDRE (Setup_fdre_C_R)       -0.519    19.568    delay_reg[29]
  -------------------------------------------------------------------
                         required time                         19.568    
                         arrival time                         -14.088    
  -------------------------------------------------------------------
                         slack                                  5.480    

Slack (MET) :             5.480ns  (required time - arrival time)
  Source:                 delay_reg[24]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            delay_reg[30]/R
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin fall@15.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        3.942ns  (logic 0.896ns (22.731%)  route 3.046ns (77.269%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 19.850 - 15.000 ) 
    Source Clock Delay      (SCD):    5.146ns = ( 10.146 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    JA_OBUF[2]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 f  JA_OBUF_BUFG[2]_inst/O
                         net (fo=67, routed)          1.625    10.146    JA_OBUF_BUFG[2]
    SLICE_X64Y92         FDRE                                         r  delay_reg[24]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y92         FDRE (Prop_fdre_C_Q)         0.524    10.670 f  delay_reg[24]/Q
                         net (fo=2, routed)           0.815    11.485    delay_reg[24]
    SLICE_X65Y92         LUT4 (Prop_lut4_I1_O)        0.124    11.609 f  counter[31]_i_16/O
                         net (fo=1, routed)           0.402    12.011    counter[31]_i_16_n_0
    SLICE_X65Y93         LUT5 (Prop_lut5_I4_O)        0.124    12.135 r  counter[31]_i_6/O
                         net (fo=3, routed)           0.972    13.107    counter[31]_i_6_n_0
    SLICE_X65Y89         LUT4 (Prop_lut4_I1_O)        0.124    13.231 r  counter[31]_i_2/O
                         net (fo=65, routed)          0.856    14.088    eqOp
    SLICE_X64Y93         FDRE                                         r  delay_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                     15.000    15.000 f  
    W5                                                0.000    15.000 f  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    16.388 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    18.250    JA_OBUF[2]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.341 f  JA_OBUF_BUFG[2]_inst/O
                         net (fo=67, routed)          1.509    19.850    JA_OBUF_BUFG[2]
    SLICE_X64Y93         FDRE                                         r  delay_reg[30]/C  (IS_INVERTED)
                         clock pessimism              0.272    20.122    
                         clock uncertainty           -0.035    20.087    
    SLICE_X64Y93         FDRE (Setup_fdre_C_R)       -0.519    19.568    delay_reg[30]
  -------------------------------------------------------------------
                         required time                         19.568    
                         arrival time                         -14.088    
  -------------------------------------------------------------------
                         slack                                  5.480    

Slack (MET) :             5.480ns  (required time - arrival time)
  Source:                 delay_reg[24]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            delay_reg[31]/R
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin fall@15.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        3.942ns  (logic 0.896ns (22.731%)  route 3.046ns (77.269%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 19.850 - 15.000 ) 
    Source Clock Delay      (SCD):    5.146ns = ( 10.146 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    JA_OBUF[2]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 f  JA_OBUF_BUFG[2]_inst/O
                         net (fo=67, routed)          1.625    10.146    JA_OBUF_BUFG[2]
    SLICE_X64Y92         FDRE                                         r  delay_reg[24]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y92         FDRE (Prop_fdre_C_Q)         0.524    10.670 f  delay_reg[24]/Q
                         net (fo=2, routed)           0.815    11.485    delay_reg[24]
    SLICE_X65Y92         LUT4 (Prop_lut4_I1_O)        0.124    11.609 f  counter[31]_i_16/O
                         net (fo=1, routed)           0.402    12.011    counter[31]_i_16_n_0
    SLICE_X65Y93         LUT5 (Prop_lut5_I4_O)        0.124    12.135 r  counter[31]_i_6/O
                         net (fo=3, routed)           0.972    13.107    counter[31]_i_6_n_0
    SLICE_X65Y89         LUT4 (Prop_lut4_I1_O)        0.124    13.231 r  counter[31]_i_2/O
                         net (fo=65, routed)          0.856    14.088    eqOp
    SLICE_X64Y93         FDRE                                         r  delay_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                     15.000    15.000 f  
    W5                                                0.000    15.000 f  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    16.388 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    18.250    JA_OBUF[2]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.341 f  JA_OBUF_BUFG[2]_inst/O
                         net (fo=67, routed)          1.509    19.850    JA_OBUF_BUFG[2]
    SLICE_X64Y93         FDRE                                         r  delay_reg[31]/C  (IS_INVERTED)
                         clock pessimism              0.272    20.122    
                         clock uncertainty           -0.035    20.087    
    SLICE_X64Y93         FDRE (Setup_fdre_C_R)       -0.519    19.568    delay_reg[31]
  -------------------------------------------------------------------
                         required time                         19.568    
                         arrival time                         -14.088    
  -------------------------------------------------------------------
                         slack                                  5.480    

Slack (MET) :             5.584ns  (required time - arrival time)
  Source:                 delay_reg[23]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[31]/R
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin fall@15.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        3.916ns  (logic 0.896ns (22.880%)  route 3.020ns (77.120%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 19.849 - 15.000 ) 
    Source Clock Delay      (SCD):    5.146ns = ( 10.146 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    JA_OBUF[2]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 f  JA_OBUF_BUFG[2]_inst/O
                         net (fo=67, routed)          1.625    10.146    JA_OBUF_BUFG[2]
    SLICE_X64Y91         FDRE                                         r  delay_reg[23]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y91         FDRE (Prop_fdre_C_Q)         0.524    10.670 f  delay_reg[23]/Q
                         net (fo=2, routed)           0.677    11.347    delay_reg[23]
    SLICE_X65Y91         LUT4 (Prop_lut4_I0_O)        0.124    11.471 r  counter[31]_i_17/O
                         net (fo=1, routed)           0.401    11.872    counter[31]_i_17_n_0
    SLICE_X65Y90         LUT5 (Prop_lut5_I4_O)        0.124    11.996 f  counter[31]_i_7/O
                         net (fo=3, routed)           0.814    12.811    counter[31]_i_7_n_0
    SLICE_X65Y89         LUT6 (Prop_lut6_I3_O)        0.124    12.935 r  counter[31]_i_1/O
                         net (fo=32, routed)          1.127    14.062    counter[31]_i_1_n_0
    SLICE_X61Y93         FDRE                                         r  counter_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                     15.000    15.000 f  
    W5                                                0.000    15.000 f  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    16.388 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    18.250    JA_OBUF[2]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.341 f  JA_OBUF_BUFG[2]_inst/O
                         net (fo=67, routed)          1.508    19.849    JA_OBUF_BUFG[2]
    SLICE_X61Y93         FDRE                                         r  counter_reg[31]/C  (IS_INVERTED)
                         clock pessimism              0.258    20.107    
                         clock uncertainty           -0.035    20.072    
    SLICE_X61Y93         FDRE (Setup_fdre_C_R)       -0.426    19.646    counter_reg[31]
  -------------------------------------------------------------------
                         required time                         19.646    
                         arrival time                         -14.062    
  -------------------------------------------------------------------
                         slack                                  5.584    

Slack (MET) :             5.624ns  (required time - arrival time)
  Source:                 delay_reg[24]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            delay_reg[12]/R
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin fall@15.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        3.796ns  (logic 0.896ns (23.606%)  route 2.900ns (76.394%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 19.848 - 15.000 ) 
    Source Clock Delay      (SCD):    5.146ns = ( 10.146 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    JA_OBUF[2]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 f  JA_OBUF_BUFG[2]_inst/O
                         net (fo=67, routed)          1.625    10.146    JA_OBUF_BUFG[2]
    SLICE_X64Y92         FDRE                                         r  delay_reg[24]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y92         FDRE (Prop_fdre_C_Q)         0.524    10.670 f  delay_reg[24]/Q
                         net (fo=2, routed)           0.815    11.485    delay_reg[24]
    SLICE_X65Y92         LUT4 (Prop_lut4_I1_O)        0.124    11.609 f  counter[31]_i_16/O
                         net (fo=1, routed)           0.402    12.011    counter[31]_i_16_n_0
    SLICE_X65Y93         LUT5 (Prop_lut5_I4_O)        0.124    12.135 r  counter[31]_i_6/O
                         net (fo=3, routed)           0.972    13.107    counter[31]_i_6_n_0
    SLICE_X65Y89         LUT4 (Prop_lut4_I1_O)        0.124    13.231 r  counter[31]_i_2/O
                         net (fo=65, routed)          0.710    13.941    eqOp
    SLICE_X64Y89         FDRE                                         r  delay_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                     15.000    15.000 f  
    W5                                                0.000    15.000 f  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    16.388 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    18.250    JA_OBUF[2]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.341 f  JA_OBUF_BUFG[2]_inst/O
                         net (fo=67, routed)          1.507    19.848    JA_OBUF_BUFG[2]
    SLICE_X64Y89         FDRE                                         r  delay_reg[12]/C  (IS_INVERTED)
                         clock pessimism              0.272    20.120    
                         clock uncertainty           -0.035    20.085    
    SLICE_X64Y89         FDRE (Setup_fdre_C_R)       -0.519    19.566    delay_reg[12]
  -------------------------------------------------------------------
                         required time                         19.566    
                         arrival time                         -13.941    
  -------------------------------------------------------------------
                         slack                                  5.624    

Slack (MET) :             5.624ns  (required time - arrival time)
  Source:                 delay_reg[24]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            delay_reg[13]/R
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin fall@15.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        3.796ns  (logic 0.896ns (23.606%)  route 2.900ns (76.394%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 19.848 - 15.000 ) 
    Source Clock Delay      (SCD):    5.146ns = ( 10.146 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    JA_OBUF[2]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 f  JA_OBUF_BUFG[2]_inst/O
                         net (fo=67, routed)          1.625    10.146    JA_OBUF_BUFG[2]
    SLICE_X64Y92         FDRE                                         r  delay_reg[24]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y92         FDRE (Prop_fdre_C_Q)         0.524    10.670 f  delay_reg[24]/Q
                         net (fo=2, routed)           0.815    11.485    delay_reg[24]
    SLICE_X65Y92         LUT4 (Prop_lut4_I1_O)        0.124    11.609 f  counter[31]_i_16/O
                         net (fo=1, routed)           0.402    12.011    counter[31]_i_16_n_0
    SLICE_X65Y93         LUT5 (Prop_lut5_I4_O)        0.124    12.135 r  counter[31]_i_6/O
                         net (fo=3, routed)           0.972    13.107    counter[31]_i_6_n_0
    SLICE_X65Y89         LUT4 (Prop_lut4_I1_O)        0.124    13.231 r  counter[31]_i_2/O
                         net (fo=65, routed)          0.710    13.941    eqOp
    SLICE_X64Y89         FDRE                                         r  delay_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                     15.000    15.000 f  
    W5                                                0.000    15.000 f  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    16.388 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    18.250    JA_OBUF[2]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.341 f  JA_OBUF_BUFG[2]_inst/O
                         net (fo=67, routed)          1.507    19.848    JA_OBUF_BUFG[2]
    SLICE_X64Y89         FDRE                                         r  delay_reg[13]/C  (IS_INVERTED)
                         clock pessimism              0.272    20.120    
                         clock uncertainty           -0.035    20.085    
    SLICE_X64Y89         FDRE (Setup_fdre_C_R)       -0.519    19.566    delay_reg[13]
  -------------------------------------------------------------------
                         required time                         19.566    
                         arrival time                         -13.941    
  -------------------------------------------------------------------
                         slack                                  5.624    

Slack (MET) :             5.624ns  (required time - arrival time)
  Source:                 delay_reg[24]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            delay_reg[14]/R
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin fall@15.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        3.796ns  (logic 0.896ns (23.606%)  route 2.900ns (76.394%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 19.848 - 15.000 ) 
    Source Clock Delay      (SCD):    5.146ns = ( 10.146 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    JA_OBUF[2]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 f  JA_OBUF_BUFG[2]_inst/O
                         net (fo=67, routed)          1.625    10.146    JA_OBUF_BUFG[2]
    SLICE_X64Y92         FDRE                                         r  delay_reg[24]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y92         FDRE (Prop_fdre_C_Q)         0.524    10.670 f  delay_reg[24]/Q
                         net (fo=2, routed)           0.815    11.485    delay_reg[24]
    SLICE_X65Y92         LUT4 (Prop_lut4_I1_O)        0.124    11.609 f  counter[31]_i_16/O
                         net (fo=1, routed)           0.402    12.011    counter[31]_i_16_n_0
    SLICE_X65Y93         LUT5 (Prop_lut5_I4_O)        0.124    12.135 r  counter[31]_i_6/O
                         net (fo=3, routed)           0.972    13.107    counter[31]_i_6_n_0
    SLICE_X65Y89         LUT4 (Prop_lut4_I1_O)        0.124    13.231 r  counter[31]_i_2/O
                         net (fo=65, routed)          0.710    13.941    eqOp
    SLICE_X64Y89         FDRE                                         r  delay_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                     15.000    15.000 f  
    W5                                                0.000    15.000 f  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    16.388 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    18.250    JA_OBUF[2]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.341 f  JA_OBUF_BUFG[2]_inst/O
                         net (fo=67, routed)          1.507    19.848    JA_OBUF_BUFG[2]
    SLICE_X64Y89         FDRE                                         r  delay_reg[14]/C  (IS_INVERTED)
                         clock pessimism              0.272    20.120    
                         clock uncertainty           -0.035    20.085    
    SLICE_X64Y89         FDRE (Setup_fdre_C_R)       -0.519    19.566    delay_reg[14]
  -------------------------------------------------------------------
                         required time                         19.566    
                         arrival time                         -13.941    
  -------------------------------------------------------------------
                         slack                                  5.624    

Slack (MET) :             5.624ns  (required time - arrival time)
  Source:                 delay_reg[24]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            delay_reg[15]/R
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin fall@15.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        3.796ns  (logic 0.896ns (23.606%)  route 2.900ns (76.394%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 19.848 - 15.000 ) 
    Source Clock Delay      (SCD):    5.146ns = ( 10.146 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    JA_OBUF[2]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 f  JA_OBUF_BUFG[2]_inst/O
                         net (fo=67, routed)          1.625    10.146    JA_OBUF_BUFG[2]
    SLICE_X64Y92         FDRE                                         r  delay_reg[24]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y92         FDRE (Prop_fdre_C_Q)         0.524    10.670 f  delay_reg[24]/Q
                         net (fo=2, routed)           0.815    11.485    delay_reg[24]
    SLICE_X65Y92         LUT4 (Prop_lut4_I1_O)        0.124    11.609 f  counter[31]_i_16/O
                         net (fo=1, routed)           0.402    12.011    counter[31]_i_16_n_0
    SLICE_X65Y93         LUT5 (Prop_lut5_I4_O)        0.124    12.135 r  counter[31]_i_6/O
                         net (fo=3, routed)           0.972    13.107    counter[31]_i_6_n_0
    SLICE_X65Y89         LUT4 (Prop_lut4_I1_O)        0.124    13.231 r  counter[31]_i_2/O
                         net (fo=65, routed)          0.710    13.941    eqOp
    SLICE_X64Y89         FDRE                                         r  delay_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                     15.000    15.000 f  
    W5                                                0.000    15.000 f  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    16.388 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    18.250    JA_OBUF[2]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.341 f  JA_OBUF_BUFG[2]_inst/O
                         net (fo=67, routed)          1.507    19.848    JA_OBUF_BUFG[2]
    SLICE_X64Y89         FDRE                                         r  delay_reg[15]/C  (IS_INVERTED)
                         clock pessimism              0.272    20.120    
                         clock uncertainty           -0.035    20.085    
    SLICE_X64Y89         FDRE (Setup_fdre_C_R)       -0.519    19.566    delay_reg[15]
  -------------------------------------------------------------------
                         required time                         19.566    
                         arrival time                         -13.941    
  -------------------------------------------------------------------
                         slack                                  5.624    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.253ns  (arrival time - required time)
  Source:                 counter_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spi_bit_reg/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.368ns  (logic 0.191ns (51.888%)  route 0.177ns (48.112%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns = ( 6.989 - 5.000 ) 
    Source Clock Delay      (SCD):    1.473ns = ( 6.473 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     5.226 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     5.858    JA_OBUF[2]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.884 f  JA_OBUF_BUFG[2]_inst/O
                         net (fo=67, routed)          0.590     6.473    JA_OBUF_BUFG[2]
    SLICE_X63Y87         FDRE                                         r  counter_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y87         FDRE (Prop_fdre_C_Q)         0.146     6.619 f  counter_reg[1]/Q
                         net (fo=4, routed)           0.177     6.796    counter_reg_n_0_[1]
    SLICE_X63Y89         LUT6 (Prop_lut6_I1_O)        0.045     6.841 r  spi_bit_i_1/O
                         net (fo=1, routed)           0.000     6.841    spi_bit_i_1_n_0
    SLICE_X63Y89         FDRE                                         r  spi_bit_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     5.414 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     6.099    JA_OBUF[2]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.128 f  JA_OBUF_BUFG[2]_inst/O
                         net (fo=67, routed)          0.861     6.989    JA_OBUF_BUFG[2]
    SLICE_X63Y89         FDRE                                         r  spi_bit_reg/C  (IS_INVERTED)
                         clock pessimism             -0.499     6.490    
    SLICE_X63Y89         FDRE (Hold_fdre_C_D)         0.098     6.588    spi_bit_reg
  -------------------------------------------------------------------
                         required time                         -6.588    
                         arrival time                           6.841    
  -------------------------------------------------------------------
                         slack                                  0.253    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 spi_clock_reg/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spi_clock_reg/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.359ns  (logic 0.191ns (53.159%)  route 0.168ns (46.841%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns = ( 6.989 - 5.000 ) 
    Source Clock Delay      (SCD):    1.474ns = ( 6.474 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     5.226 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     5.858    JA_OBUF[2]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.884 f  JA_OBUF_BUFG[2]_inst/O
                         net (fo=67, routed)          0.591     6.474    JA_OBUF_BUFG[2]
    SLICE_X65Y89         FDRE                                         r  spi_clock_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y89         FDRE (Prop_fdre_C_Q)         0.146     6.620 r  spi_clock_reg/Q
                         net (fo=2, routed)           0.168     6.789    JA_OBUF[1]
    SLICE_X65Y89         LUT6 (Prop_lut6_I0_O)        0.045     6.834 r  spi_clock_i_1/O
                         net (fo=1, routed)           0.000     6.834    spi_clock_i_1_n_0
    SLICE_X65Y89         FDRE                                         r  spi_clock_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     5.414 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     6.099    JA_OBUF[2]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.128 f  JA_OBUF_BUFG[2]_inst/O
                         net (fo=67, routed)          0.861     6.989    JA_OBUF_BUFG[2]
    SLICE_X65Y89         FDRE                                         r  spi_clock_reg/C  (IS_INVERTED)
                         clock pessimism             -0.515     6.474    
    SLICE_X65Y89         FDRE (Hold_fdre_C_D)         0.098     6.572    spi_clock_reg
  -------------------------------------------------------------------
                         required time                         -6.572    
                         arrival time                           6.834    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 delay_reg[22]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            delay_reg[22]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.402ns  (logic 0.277ns (68.823%)  route 0.125ns (31.177%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns = ( 6.990 - 5.000 ) 
    Source Clock Delay      (SCD):    1.475ns = ( 6.475 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     5.226 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     5.858    JA_OBUF[2]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.884 f  JA_OBUF_BUFG[2]_inst/O
                         net (fo=67, routed)          0.592     6.475    JA_OBUF_BUFG[2]
    SLICE_X64Y91         FDRE                                         r  delay_reg[22]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y91         FDRE (Prop_fdre_C_Q)         0.167     6.642 r  delay_reg[22]/Q
                         net (fo=2, routed)           0.125     6.768    delay_reg[22]
    SLICE_X64Y91         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     6.878 r  delay_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     6.878    delay_reg[20]_i_1_n_5
    SLICE_X64Y91         FDRE                                         r  delay_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     5.414 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     6.099    JA_OBUF[2]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.128 f  JA_OBUF_BUFG[2]_inst/O
                         net (fo=67, routed)          0.862     6.990    JA_OBUF_BUFG[2]
    SLICE_X64Y91         FDRE                                         r  delay_reg[22]/C  (IS_INVERTED)
                         clock pessimism             -0.515     6.475    
    SLICE_X64Y91         FDRE (Hold_fdre_C_D)         0.138     6.613    delay_reg[22]
  -------------------------------------------------------------------
                         required time                         -6.613    
                         arrival time                           6.878    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 delay_reg[26]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            delay_reg[26]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.402ns  (logic 0.277ns (68.823%)  route 0.125ns (31.177%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns = ( 6.990 - 5.000 ) 
    Source Clock Delay      (SCD):    1.475ns = ( 6.475 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     5.226 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     5.858    JA_OBUF[2]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.884 f  JA_OBUF_BUFG[2]_inst/O
                         net (fo=67, routed)          0.592     6.475    JA_OBUF_BUFG[2]
    SLICE_X64Y92         FDRE                                         r  delay_reg[26]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y92         FDRE (Prop_fdre_C_Q)         0.167     6.642 r  delay_reg[26]/Q
                         net (fo=2, routed)           0.125     6.768    delay_reg[26]
    SLICE_X64Y92         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     6.878 r  delay_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     6.878    delay_reg[24]_i_1_n_5
    SLICE_X64Y92         FDRE                                         r  delay_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     5.414 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     6.099    JA_OBUF[2]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.128 f  JA_OBUF_BUFG[2]_inst/O
                         net (fo=67, routed)          0.862     6.990    JA_OBUF_BUFG[2]
    SLICE_X64Y92         FDRE                                         r  delay_reg[26]/C  (IS_INVERTED)
                         clock pessimism             -0.515     6.475    
    SLICE_X64Y92         FDRE (Hold_fdre_C_D)         0.138     6.613    delay_reg[26]
  -------------------------------------------------------------------
                         required time                         -6.613    
                         arrival time                           6.878    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 delay_reg[30]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            delay_reg[30]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.402ns  (logic 0.277ns (68.823%)  route 0.125ns (31.177%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns = ( 6.991 - 5.000 ) 
    Source Clock Delay      (SCD):    1.476ns = ( 6.476 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     5.226 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     5.858    JA_OBUF[2]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.884 f  JA_OBUF_BUFG[2]_inst/O
                         net (fo=67, routed)          0.593     6.476    JA_OBUF_BUFG[2]
    SLICE_X64Y93         FDRE                                         r  delay_reg[30]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y93         FDRE (Prop_fdre_C_Q)         0.167     6.643 r  delay_reg[30]/Q
                         net (fo=2, routed)           0.125     6.769    delay_reg[30]
    SLICE_X64Y93         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     6.879 r  delay_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000     6.879    delay_reg[28]_i_1_n_5
    SLICE_X64Y93         FDRE                                         r  delay_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     5.414 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     6.099    JA_OBUF[2]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.128 f  JA_OBUF_BUFG[2]_inst/O
                         net (fo=67, routed)          0.863     6.991    JA_OBUF_BUFG[2]
    SLICE_X64Y93         FDRE                                         r  delay_reg[30]/C  (IS_INVERTED)
                         clock pessimism             -0.515     6.476    
    SLICE_X64Y93         FDRE (Hold_fdre_C_D)         0.138     6.614    delay_reg[30]
  -------------------------------------------------------------------
                         required time                         -6.614    
                         arrival time                           6.879    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 delay_reg[10]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            delay_reg[10]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.403ns  (logic 0.277ns (68.758%)  route 0.126ns (31.242%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns = ( 6.989 - 5.000 ) 
    Source Clock Delay      (SCD):    1.474ns = ( 6.474 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     5.226 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     5.858    JA_OBUF[2]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.884 f  JA_OBUF_BUFG[2]_inst/O
                         net (fo=67, routed)          0.591     6.474    JA_OBUF_BUFG[2]
    SLICE_X64Y88         FDRE                                         r  delay_reg[10]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y88         FDRE (Prop_fdre_C_Q)         0.167     6.641 r  delay_reg[10]/Q
                         net (fo=2, routed)           0.126     6.767    delay_reg[10]
    SLICE_X64Y88         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     6.877 r  delay_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     6.877    delay_reg[8]_i_1_n_5
    SLICE_X64Y88         FDRE                                         r  delay_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     5.414 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     6.099    JA_OBUF[2]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.128 f  JA_OBUF_BUFG[2]_inst/O
                         net (fo=67, routed)          0.861     6.989    JA_OBUF_BUFG[2]
    SLICE_X64Y88         FDRE                                         r  delay_reg[10]/C  (IS_INVERTED)
                         clock pessimism             -0.515     6.474    
    SLICE_X64Y88         FDRE (Hold_fdre_C_D)         0.138     6.612    delay_reg[10]
  -------------------------------------------------------------------
                         required time                         -6.612    
                         arrival time                           6.877    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 delay_reg[18]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            delay_reg[18]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.403ns  (logic 0.277ns (68.758%)  route 0.126ns (31.242%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns = ( 6.990 - 5.000 ) 
    Source Clock Delay      (SCD):    1.475ns = ( 6.475 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     5.226 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     5.858    JA_OBUF[2]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.884 f  JA_OBUF_BUFG[2]_inst/O
                         net (fo=67, routed)          0.592     6.475    JA_OBUF_BUFG[2]
    SLICE_X64Y90         FDRE                                         r  delay_reg[18]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y90         FDRE (Prop_fdre_C_Q)         0.167     6.642 r  delay_reg[18]/Q
                         net (fo=2, routed)           0.126     6.768    delay_reg[18]
    SLICE_X64Y90         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     6.878 r  delay_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     6.878    delay_reg[16]_i_1_n_5
    SLICE_X64Y90         FDRE                                         r  delay_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     5.414 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     6.099    JA_OBUF[2]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.128 f  JA_OBUF_BUFG[2]_inst/O
                         net (fo=67, routed)          0.862     6.990    JA_OBUF_BUFG[2]
    SLICE_X64Y90         FDRE                                         r  delay_reg[18]/C  (IS_INVERTED)
                         clock pessimism             -0.515     6.475    
    SLICE_X64Y90         FDRE (Hold_fdre_C_D)         0.138     6.613    delay_reg[18]
  -------------------------------------------------------------------
                         required time                         -6.613    
                         arrival time                           6.878    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 delay_reg[14]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            delay_reg[14]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.404ns  (logic 0.277ns (68.647%)  route 0.127ns (31.353%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns = ( 6.989 - 5.000 ) 
    Source Clock Delay      (SCD):    1.474ns = ( 6.474 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     5.226 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     5.858    JA_OBUF[2]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.884 f  JA_OBUF_BUFG[2]_inst/O
                         net (fo=67, routed)          0.591     6.474    JA_OBUF_BUFG[2]
    SLICE_X64Y89         FDRE                                         r  delay_reg[14]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y89         FDRE (Prop_fdre_C_Q)         0.167     6.641 r  delay_reg[14]/Q
                         net (fo=2, routed)           0.127     6.768    delay_reg[14]
    SLICE_X64Y89         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     6.878 r  delay_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     6.878    delay_reg[12]_i_1_n_5
    SLICE_X64Y89         FDRE                                         r  delay_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     5.414 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     6.099    JA_OBUF[2]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.128 f  JA_OBUF_BUFG[2]_inst/O
                         net (fo=67, routed)          0.861     6.989    JA_OBUF_BUFG[2]
    SLICE_X64Y89         FDRE                                         r  delay_reg[14]/C  (IS_INVERTED)
                         clock pessimism             -0.515     6.474    
    SLICE_X64Y89         FDRE (Hold_fdre_C_D)         0.138     6.612    delay_reg[14]
  -------------------------------------------------------------------
                         required time                         -6.612    
                         arrival time                           6.878    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 delay_reg[6]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            delay_reg[6]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.404ns  (logic 0.277ns (68.636%)  route 0.127ns (31.364%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns = ( 6.987 - 5.000 ) 
    Source Clock Delay      (SCD):    1.473ns = ( 6.473 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     5.226 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     5.858    JA_OBUF[2]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.884 f  JA_OBUF_BUFG[2]_inst/O
                         net (fo=67, routed)          0.590     6.473    JA_OBUF_BUFG[2]
    SLICE_X64Y87         FDRE                                         r  delay_reg[6]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y87         FDRE (Prop_fdre_C_Q)         0.167     6.640 r  delay_reg[6]/Q
                         net (fo=2, routed)           0.127     6.767    delay_reg[6]
    SLICE_X64Y87         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     6.877 r  delay_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     6.877    delay_reg[4]_i_1_n_5
    SLICE_X64Y87         FDRE                                         r  delay_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     5.414 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     6.099    JA_OBUF[2]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.128 f  JA_OBUF_BUFG[2]_inst/O
                         net (fo=67, routed)          0.859     6.987    JA_OBUF_BUFG[2]
    SLICE_X64Y87         FDRE                                         r  delay_reg[6]/C  (IS_INVERTED)
                         clock pessimism             -0.514     6.473    
    SLICE_X64Y87         FDRE (Hold_fdre_C_D)         0.138     6.611    delay_reg[6]
  -------------------------------------------------------------------
                         required time                         -6.611    
                         arrival time                           6.877    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.300ns  (arrival time - required time)
  Source:                 delay_reg[22]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            delay_reg[23]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.438ns  (logic 0.313ns (71.382%)  route 0.125ns (28.618%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns = ( 6.990 - 5.000 ) 
    Source Clock Delay      (SCD):    1.475ns = ( 6.475 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     5.226 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     5.858    JA_OBUF[2]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.884 f  JA_OBUF_BUFG[2]_inst/O
                         net (fo=67, routed)          0.592     6.475    JA_OBUF_BUFG[2]
    SLICE_X64Y91         FDRE                                         r  delay_reg[22]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y91         FDRE (Prop_fdre_C_Q)         0.167     6.642 r  delay_reg[22]/Q
                         net (fo=2, routed)           0.125     6.768    delay_reg[22]
    SLICE_X64Y91         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146     6.914 r  delay_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     6.914    delay_reg[20]_i_1_n_4
    SLICE_X64Y91         FDRE                                         r  delay_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     5.414 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     6.099    JA_OBUF[2]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.128 f  JA_OBUF_BUFG[2]_inst/O
                         net (fo=67, routed)          0.862     6.990    JA_OBUF_BUFG[2]
    SLICE_X64Y91         FDRE                                         r  delay_reg[23]/C  (IS_INVERTED)
                         clock pessimism             -0.515     6.475    
    SLICE_X64Y91         FDRE (Hold_fdre_C_D)         0.138     6.613    delay_reg[23]
  -------------------------------------------------------------------
                         required time                         -6.613    
                         arrival time                           6.914    
  -------------------------------------------------------------------
                         slack                                  0.300    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  JA_OBUF_BUFG[2]_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X61Y88   counter_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X61Y89   counter_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X61Y89   counter_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X61Y89   counter_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X63Y90   counter_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X63Y90   counter_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X63Y90   counter_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X63Y91   counter_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X63Y91   counter_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y91   counter_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y91   counter_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y91   counter_reg[18]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y91   counter_reg[19]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y91   counter_reg[20]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y92   counter_reg[21]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y92   counter_reg[22]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y92   counter_reg[23]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y92   counter_reg[24]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y93   counter_reg[25]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y88   counter_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y89   counter_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y89   counter_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y89   counter_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y87   counter_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y87   counter_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y87   counter_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y87   counter_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y88   counter_reg[5]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y88   counter_reg[6]/C



