library verilog;
use verilog.vl_types.all;
entity dm is
    port(
        datain          : in     vl_logic_vector(31 downto 0);
        dataout         : out    vl_logic_vector(31 downto 0);
        clk             : in     vl_logic;
        rst             : in     vl_logic;
        write           : in     vl_logic;
        addr            : in     vl_logic_vector(31 downto 0);
        dm_cs           : in     vl_logic
    );
end dm;
