
F411_Verita_Client.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000198  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00008bb0  080001a0  080001a0  000101a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000004bc  08008d50  08008d50  00018d50  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800920c  0800920c  000203a0  2**0
                  CONTENTS
  4 .ARM          00000008  0800920c  0800920c  0001920c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08009214  08009214  000203a0  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08009214  08009214  00019214  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08009218  08009218  00019218  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000003a0  20000000  0800921c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000002d0  200003a0  080095bc  000203a0  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000670  080095bc  00020670  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000203a0  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001046d  00000000  00000000  000203d0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002420  00000000  00000000  0003083d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000e88  00000000  00000000  00032c60  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000da0  00000000  00000000  00033ae8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00018a0f  00000000  00000000  00034888  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00011109  00000000  00000000  0004d297  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0009b96d  00000000  00000000  0005e3a0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  000f9d0d  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00004f04  00000000  00000000  000f9d60  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	; (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	; (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	; (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	200003a0 	.word	0x200003a0
 80001bc:	00000000 	.word	0x00000000
 80001c0:	08008d38 	.word	0x08008d38

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	; (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	; (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	; (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	200003a4 	.word	0x200003a4
 80001dc:	08008d38 	.word	0x08008d38

080001e0 <strlen>:
 80001e0:	4603      	mov	r3, r0
 80001e2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001e6:	2a00      	cmp	r2, #0
 80001e8:	d1fb      	bne.n	80001e2 <strlen+0x2>
 80001ea:	1a18      	subs	r0, r3, r0
 80001ec:	3801      	subs	r0, #1
 80001ee:	4770      	bx	lr

080001f0 <memchr>:
 80001f0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001f4:	2a10      	cmp	r2, #16
 80001f6:	db2b      	blt.n	8000250 <memchr+0x60>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	d008      	beq.n	8000210 <memchr+0x20>
 80001fe:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000202:	3a01      	subs	r2, #1
 8000204:	428b      	cmp	r3, r1
 8000206:	d02d      	beq.n	8000264 <memchr+0x74>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	b342      	cbz	r2, 8000260 <memchr+0x70>
 800020e:	d1f6      	bne.n	80001fe <memchr+0xe>
 8000210:	b4f0      	push	{r4, r5, r6, r7}
 8000212:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000216:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800021a:	f022 0407 	bic.w	r4, r2, #7
 800021e:	f07f 0700 	mvns.w	r7, #0
 8000222:	2300      	movs	r3, #0
 8000224:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000228:	3c08      	subs	r4, #8
 800022a:	ea85 0501 	eor.w	r5, r5, r1
 800022e:	ea86 0601 	eor.w	r6, r6, r1
 8000232:	fa85 f547 	uadd8	r5, r5, r7
 8000236:	faa3 f587 	sel	r5, r3, r7
 800023a:	fa86 f647 	uadd8	r6, r6, r7
 800023e:	faa5 f687 	sel	r6, r5, r7
 8000242:	b98e      	cbnz	r6, 8000268 <memchr+0x78>
 8000244:	d1ee      	bne.n	8000224 <memchr+0x34>
 8000246:	bcf0      	pop	{r4, r5, r6, r7}
 8000248:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800024c:	f002 0207 	and.w	r2, r2, #7
 8000250:	b132      	cbz	r2, 8000260 <memchr+0x70>
 8000252:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000256:	3a01      	subs	r2, #1
 8000258:	ea83 0301 	eor.w	r3, r3, r1
 800025c:	b113      	cbz	r3, 8000264 <memchr+0x74>
 800025e:	d1f8      	bne.n	8000252 <memchr+0x62>
 8000260:	2000      	movs	r0, #0
 8000262:	4770      	bx	lr
 8000264:	3801      	subs	r0, #1
 8000266:	4770      	bx	lr
 8000268:	2d00      	cmp	r5, #0
 800026a:	bf06      	itte	eq
 800026c:	4635      	moveq	r5, r6
 800026e:	3803      	subeq	r0, #3
 8000270:	3807      	subne	r0, #7
 8000272:	f015 0f01 	tst.w	r5, #1
 8000276:	d107      	bne.n	8000288 <memchr+0x98>
 8000278:	3001      	adds	r0, #1
 800027a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800027e:	bf02      	ittt	eq
 8000280:	3001      	addeq	r0, #1
 8000282:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000286:	3001      	addeq	r0, #1
 8000288:	bcf0      	pop	{r4, r5, r6, r7}
 800028a:	3801      	subs	r0, #1
 800028c:	4770      	bx	lr
 800028e:	bf00      	nop

08000290 <__aeabi_drsub>:
 8000290:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000294:	e002      	b.n	800029c <__adddf3>
 8000296:	bf00      	nop

08000298 <__aeabi_dsub>:
 8000298:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800029c <__adddf3>:
 800029c:	b530      	push	{r4, r5, lr}
 800029e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002a2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002a6:	ea94 0f05 	teq	r4, r5
 80002aa:	bf08      	it	eq
 80002ac:	ea90 0f02 	teqeq	r0, r2
 80002b0:	bf1f      	itttt	ne
 80002b2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002b6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ba:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002be:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002c2:	f000 80e2 	beq.w	800048a <__adddf3+0x1ee>
 80002c6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ca:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ce:	bfb8      	it	lt
 80002d0:	426d      	neglt	r5, r5
 80002d2:	dd0c      	ble.n	80002ee <__adddf3+0x52>
 80002d4:	442c      	add	r4, r5
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	ea82 0000 	eor.w	r0, r2, r0
 80002e2:	ea83 0101 	eor.w	r1, r3, r1
 80002e6:	ea80 0202 	eor.w	r2, r0, r2
 80002ea:	ea81 0303 	eor.w	r3, r1, r3
 80002ee:	2d36      	cmp	r5, #54	; 0x36
 80002f0:	bf88      	it	hi
 80002f2:	bd30      	pophi	{r4, r5, pc}
 80002f4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002f8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002fc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000300:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000304:	d002      	beq.n	800030c <__adddf3+0x70>
 8000306:	4240      	negs	r0, r0
 8000308:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800030c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000310:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000314:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000318:	d002      	beq.n	8000320 <__adddf3+0x84>
 800031a:	4252      	negs	r2, r2
 800031c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000320:	ea94 0f05 	teq	r4, r5
 8000324:	f000 80a7 	beq.w	8000476 <__adddf3+0x1da>
 8000328:	f1a4 0401 	sub.w	r4, r4, #1
 800032c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000330:	db0d      	blt.n	800034e <__adddf3+0xb2>
 8000332:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000336:	fa22 f205 	lsr.w	r2, r2, r5
 800033a:	1880      	adds	r0, r0, r2
 800033c:	f141 0100 	adc.w	r1, r1, #0
 8000340:	fa03 f20e 	lsl.w	r2, r3, lr
 8000344:	1880      	adds	r0, r0, r2
 8000346:	fa43 f305 	asr.w	r3, r3, r5
 800034a:	4159      	adcs	r1, r3
 800034c:	e00e      	b.n	800036c <__adddf3+0xd0>
 800034e:	f1a5 0520 	sub.w	r5, r5, #32
 8000352:	f10e 0e20 	add.w	lr, lr, #32
 8000356:	2a01      	cmp	r2, #1
 8000358:	fa03 fc0e 	lsl.w	ip, r3, lr
 800035c:	bf28      	it	cs
 800035e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000362:	fa43 f305 	asr.w	r3, r3, r5
 8000366:	18c0      	adds	r0, r0, r3
 8000368:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800036c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000370:	d507      	bpl.n	8000382 <__adddf3+0xe6>
 8000372:	f04f 0e00 	mov.w	lr, #0
 8000376:	f1dc 0c00 	rsbs	ip, ip, #0
 800037a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800037e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000382:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000386:	d31b      	bcc.n	80003c0 <__adddf3+0x124>
 8000388:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800038c:	d30c      	bcc.n	80003a8 <__adddf3+0x10c>
 800038e:	0849      	lsrs	r1, r1, #1
 8000390:	ea5f 0030 	movs.w	r0, r0, rrx
 8000394:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000398:	f104 0401 	add.w	r4, r4, #1
 800039c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003a0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003a4:	f080 809a 	bcs.w	80004dc <__adddf3+0x240>
 80003a8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003ac:	bf08      	it	eq
 80003ae:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003b2:	f150 0000 	adcs.w	r0, r0, #0
 80003b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ba:	ea41 0105 	orr.w	r1, r1, r5
 80003be:	bd30      	pop	{r4, r5, pc}
 80003c0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003c4:	4140      	adcs	r0, r0
 80003c6:	eb41 0101 	adc.w	r1, r1, r1
 80003ca:	3c01      	subs	r4, #1
 80003cc:	bf28      	it	cs
 80003ce:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003d2:	d2e9      	bcs.n	80003a8 <__adddf3+0x10c>
 80003d4:	f091 0f00 	teq	r1, #0
 80003d8:	bf04      	itt	eq
 80003da:	4601      	moveq	r1, r0
 80003dc:	2000      	moveq	r0, #0
 80003de:	fab1 f381 	clz	r3, r1
 80003e2:	bf08      	it	eq
 80003e4:	3320      	addeq	r3, #32
 80003e6:	f1a3 030b 	sub.w	r3, r3, #11
 80003ea:	f1b3 0220 	subs.w	r2, r3, #32
 80003ee:	da0c      	bge.n	800040a <__adddf3+0x16e>
 80003f0:	320c      	adds	r2, #12
 80003f2:	dd08      	ble.n	8000406 <__adddf3+0x16a>
 80003f4:	f102 0c14 	add.w	ip, r2, #20
 80003f8:	f1c2 020c 	rsb	r2, r2, #12
 80003fc:	fa01 f00c 	lsl.w	r0, r1, ip
 8000400:	fa21 f102 	lsr.w	r1, r1, r2
 8000404:	e00c      	b.n	8000420 <__adddf3+0x184>
 8000406:	f102 0214 	add.w	r2, r2, #20
 800040a:	bfd8      	it	le
 800040c:	f1c2 0c20 	rsble	ip, r2, #32
 8000410:	fa01 f102 	lsl.w	r1, r1, r2
 8000414:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000418:	bfdc      	itt	le
 800041a:	ea41 010c 	orrle.w	r1, r1, ip
 800041e:	4090      	lslle	r0, r2
 8000420:	1ae4      	subs	r4, r4, r3
 8000422:	bfa2      	ittt	ge
 8000424:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000428:	4329      	orrge	r1, r5
 800042a:	bd30      	popge	{r4, r5, pc}
 800042c:	ea6f 0404 	mvn.w	r4, r4
 8000430:	3c1f      	subs	r4, #31
 8000432:	da1c      	bge.n	800046e <__adddf3+0x1d2>
 8000434:	340c      	adds	r4, #12
 8000436:	dc0e      	bgt.n	8000456 <__adddf3+0x1ba>
 8000438:	f104 0414 	add.w	r4, r4, #20
 800043c:	f1c4 0220 	rsb	r2, r4, #32
 8000440:	fa20 f004 	lsr.w	r0, r0, r4
 8000444:	fa01 f302 	lsl.w	r3, r1, r2
 8000448:	ea40 0003 	orr.w	r0, r0, r3
 800044c:	fa21 f304 	lsr.w	r3, r1, r4
 8000450:	ea45 0103 	orr.w	r1, r5, r3
 8000454:	bd30      	pop	{r4, r5, pc}
 8000456:	f1c4 040c 	rsb	r4, r4, #12
 800045a:	f1c4 0220 	rsb	r2, r4, #32
 800045e:	fa20 f002 	lsr.w	r0, r0, r2
 8000462:	fa01 f304 	lsl.w	r3, r1, r4
 8000466:	ea40 0003 	orr.w	r0, r0, r3
 800046a:	4629      	mov	r1, r5
 800046c:	bd30      	pop	{r4, r5, pc}
 800046e:	fa21 f004 	lsr.w	r0, r1, r4
 8000472:	4629      	mov	r1, r5
 8000474:	bd30      	pop	{r4, r5, pc}
 8000476:	f094 0f00 	teq	r4, #0
 800047a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800047e:	bf06      	itte	eq
 8000480:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000484:	3401      	addeq	r4, #1
 8000486:	3d01      	subne	r5, #1
 8000488:	e74e      	b.n	8000328 <__adddf3+0x8c>
 800048a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800048e:	bf18      	it	ne
 8000490:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000494:	d029      	beq.n	80004ea <__adddf3+0x24e>
 8000496:	ea94 0f05 	teq	r4, r5
 800049a:	bf08      	it	eq
 800049c:	ea90 0f02 	teqeq	r0, r2
 80004a0:	d005      	beq.n	80004ae <__adddf3+0x212>
 80004a2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004a6:	bf04      	itt	eq
 80004a8:	4619      	moveq	r1, r3
 80004aa:	4610      	moveq	r0, r2
 80004ac:	bd30      	pop	{r4, r5, pc}
 80004ae:	ea91 0f03 	teq	r1, r3
 80004b2:	bf1e      	ittt	ne
 80004b4:	2100      	movne	r1, #0
 80004b6:	2000      	movne	r0, #0
 80004b8:	bd30      	popne	{r4, r5, pc}
 80004ba:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004be:	d105      	bne.n	80004cc <__adddf3+0x230>
 80004c0:	0040      	lsls	r0, r0, #1
 80004c2:	4149      	adcs	r1, r1
 80004c4:	bf28      	it	cs
 80004c6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ca:	bd30      	pop	{r4, r5, pc}
 80004cc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004d0:	bf3c      	itt	cc
 80004d2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004d6:	bd30      	popcc	{r4, r5, pc}
 80004d8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004dc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004e0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004e4:	f04f 0000 	mov.w	r0, #0
 80004e8:	bd30      	pop	{r4, r5, pc}
 80004ea:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ee:	bf1a      	itte	ne
 80004f0:	4619      	movne	r1, r3
 80004f2:	4610      	movne	r0, r2
 80004f4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004f8:	bf1c      	itt	ne
 80004fa:	460b      	movne	r3, r1
 80004fc:	4602      	movne	r2, r0
 80004fe:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000502:	bf06      	itte	eq
 8000504:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000508:	ea91 0f03 	teqeq	r1, r3
 800050c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000510:	bd30      	pop	{r4, r5, pc}
 8000512:	bf00      	nop

08000514 <__aeabi_ui2d>:
 8000514:	f090 0f00 	teq	r0, #0
 8000518:	bf04      	itt	eq
 800051a:	2100      	moveq	r1, #0
 800051c:	4770      	bxeq	lr
 800051e:	b530      	push	{r4, r5, lr}
 8000520:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000524:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000528:	f04f 0500 	mov.w	r5, #0
 800052c:	f04f 0100 	mov.w	r1, #0
 8000530:	e750      	b.n	80003d4 <__adddf3+0x138>
 8000532:	bf00      	nop

08000534 <__aeabi_i2d>:
 8000534:	f090 0f00 	teq	r0, #0
 8000538:	bf04      	itt	eq
 800053a:	2100      	moveq	r1, #0
 800053c:	4770      	bxeq	lr
 800053e:	b530      	push	{r4, r5, lr}
 8000540:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000544:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000548:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800054c:	bf48      	it	mi
 800054e:	4240      	negmi	r0, r0
 8000550:	f04f 0100 	mov.w	r1, #0
 8000554:	e73e      	b.n	80003d4 <__adddf3+0x138>
 8000556:	bf00      	nop

08000558 <__aeabi_f2d>:
 8000558:	0042      	lsls	r2, r0, #1
 800055a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800055e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000562:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000566:	bf1f      	itttt	ne
 8000568:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800056c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000570:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000574:	4770      	bxne	lr
 8000576:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800057a:	bf08      	it	eq
 800057c:	4770      	bxeq	lr
 800057e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000582:	bf04      	itt	eq
 8000584:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000588:	4770      	bxeq	lr
 800058a:	b530      	push	{r4, r5, lr}
 800058c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000590:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000594:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000598:	e71c      	b.n	80003d4 <__adddf3+0x138>
 800059a:	bf00      	nop

0800059c <__aeabi_ul2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f04f 0500 	mov.w	r5, #0
 80005aa:	e00a      	b.n	80005c2 <__aeabi_l2d+0x16>

080005ac <__aeabi_l2d>:
 80005ac:	ea50 0201 	orrs.w	r2, r0, r1
 80005b0:	bf08      	it	eq
 80005b2:	4770      	bxeq	lr
 80005b4:	b530      	push	{r4, r5, lr}
 80005b6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005ba:	d502      	bpl.n	80005c2 <__aeabi_l2d+0x16>
 80005bc:	4240      	negs	r0, r0
 80005be:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005c2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005c6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ca:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005ce:	f43f aed8 	beq.w	8000382 <__adddf3+0xe6>
 80005d2:	f04f 0203 	mov.w	r2, #3
 80005d6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005da:	bf18      	it	ne
 80005dc:	3203      	addne	r2, #3
 80005de:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005e2:	bf18      	it	ne
 80005e4:	3203      	addne	r2, #3
 80005e6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005ea:	f1c2 0320 	rsb	r3, r2, #32
 80005ee:	fa00 fc03 	lsl.w	ip, r0, r3
 80005f2:	fa20 f002 	lsr.w	r0, r0, r2
 80005f6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005fa:	ea40 000e 	orr.w	r0, r0, lr
 80005fe:	fa21 f102 	lsr.w	r1, r1, r2
 8000602:	4414      	add	r4, r2
 8000604:	e6bd      	b.n	8000382 <__adddf3+0xe6>
 8000606:	bf00      	nop

08000608 <__aeabi_dmul>:
 8000608:	b570      	push	{r4, r5, r6, lr}
 800060a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800060e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000612:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000616:	bf1d      	ittte	ne
 8000618:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800061c:	ea94 0f0c 	teqne	r4, ip
 8000620:	ea95 0f0c 	teqne	r5, ip
 8000624:	f000 f8de 	bleq	80007e4 <__aeabi_dmul+0x1dc>
 8000628:	442c      	add	r4, r5
 800062a:	ea81 0603 	eor.w	r6, r1, r3
 800062e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000632:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000636:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800063a:	bf18      	it	ne
 800063c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000640:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000644:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000648:	d038      	beq.n	80006bc <__aeabi_dmul+0xb4>
 800064a:	fba0 ce02 	umull	ip, lr, r0, r2
 800064e:	f04f 0500 	mov.w	r5, #0
 8000652:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000656:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800065a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800065e:	f04f 0600 	mov.w	r6, #0
 8000662:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000666:	f09c 0f00 	teq	ip, #0
 800066a:	bf18      	it	ne
 800066c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000670:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000674:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000678:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800067c:	d204      	bcs.n	8000688 <__aeabi_dmul+0x80>
 800067e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000682:	416d      	adcs	r5, r5
 8000684:	eb46 0606 	adc.w	r6, r6, r6
 8000688:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800068c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000690:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000694:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000698:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800069c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006a0:	bf88      	it	hi
 80006a2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006a6:	d81e      	bhi.n	80006e6 <__aeabi_dmul+0xde>
 80006a8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006ac:	bf08      	it	eq
 80006ae:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006b2:	f150 0000 	adcs.w	r0, r0, #0
 80006b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ba:	bd70      	pop	{r4, r5, r6, pc}
 80006bc:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006c0:	ea46 0101 	orr.w	r1, r6, r1
 80006c4:	ea40 0002 	orr.w	r0, r0, r2
 80006c8:	ea81 0103 	eor.w	r1, r1, r3
 80006cc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006d0:	bfc2      	ittt	gt
 80006d2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006d6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006da:	bd70      	popgt	{r4, r5, r6, pc}
 80006dc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006e0:	f04f 0e00 	mov.w	lr, #0
 80006e4:	3c01      	subs	r4, #1
 80006e6:	f300 80ab 	bgt.w	8000840 <__aeabi_dmul+0x238>
 80006ea:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006ee:	bfde      	ittt	le
 80006f0:	2000      	movle	r0, #0
 80006f2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006f6:	bd70      	pople	{r4, r5, r6, pc}
 80006f8:	f1c4 0400 	rsb	r4, r4, #0
 80006fc:	3c20      	subs	r4, #32
 80006fe:	da35      	bge.n	800076c <__aeabi_dmul+0x164>
 8000700:	340c      	adds	r4, #12
 8000702:	dc1b      	bgt.n	800073c <__aeabi_dmul+0x134>
 8000704:	f104 0414 	add.w	r4, r4, #20
 8000708:	f1c4 0520 	rsb	r5, r4, #32
 800070c:	fa00 f305 	lsl.w	r3, r0, r5
 8000710:	fa20 f004 	lsr.w	r0, r0, r4
 8000714:	fa01 f205 	lsl.w	r2, r1, r5
 8000718:	ea40 0002 	orr.w	r0, r0, r2
 800071c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000720:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000724:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000728:	fa21 f604 	lsr.w	r6, r1, r4
 800072c:	eb42 0106 	adc.w	r1, r2, r6
 8000730:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000734:	bf08      	it	eq
 8000736:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800073a:	bd70      	pop	{r4, r5, r6, pc}
 800073c:	f1c4 040c 	rsb	r4, r4, #12
 8000740:	f1c4 0520 	rsb	r5, r4, #32
 8000744:	fa00 f304 	lsl.w	r3, r0, r4
 8000748:	fa20 f005 	lsr.w	r0, r0, r5
 800074c:	fa01 f204 	lsl.w	r2, r1, r4
 8000750:	ea40 0002 	orr.w	r0, r0, r2
 8000754:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000758:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800075c:	f141 0100 	adc.w	r1, r1, #0
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 0520 	rsb	r5, r4, #32
 8000770:	fa00 f205 	lsl.w	r2, r0, r5
 8000774:	ea4e 0e02 	orr.w	lr, lr, r2
 8000778:	fa20 f304 	lsr.w	r3, r0, r4
 800077c:	fa01 f205 	lsl.w	r2, r1, r5
 8000780:	ea43 0302 	orr.w	r3, r3, r2
 8000784:	fa21 f004 	lsr.w	r0, r1, r4
 8000788:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800078c:	fa21 f204 	lsr.w	r2, r1, r4
 8000790:	ea20 0002 	bic.w	r0, r0, r2
 8000794:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000798:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800079c:	bf08      	it	eq
 800079e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007a2:	bd70      	pop	{r4, r5, r6, pc}
 80007a4:	f094 0f00 	teq	r4, #0
 80007a8:	d10f      	bne.n	80007ca <__aeabi_dmul+0x1c2>
 80007aa:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007ae:	0040      	lsls	r0, r0, #1
 80007b0:	eb41 0101 	adc.w	r1, r1, r1
 80007b4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007b8:	bf08      	it	eq
 80007ba:	3c01      	subeq	r4, #1
 80007bc:	d0f7      	beq.n	80007ae <__aeabi_dmul+0x1a6>
 80007be:	ea41 0106 	orr.w	r1, r1, r6
 80007c2:	f095 0f00 	teq	r5, #0
 80007c6:	bf18      	it	ne
 80007c8:	4770      	bxne	lr
 80007ca:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007ce:	0052      	lsls	r2, r2, #1
 80007d0:	eb43 0303 	adc.w	r3, r3, r3
 80007d4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007d8:	bf08      	it	eq
 80007da:	3d01      	subeq	r5, #1
 80007dc:	d0f7      	beq.n	80007ce <__aeabi_dmul+0x1c6>
 80007de:	ea43 0306 	orr.w	r3, r3, r6
 80007e2:	4770      	bx	lr
 80007e4:	ea94 0f0c 	teq	r4, ip
 80007e8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007ec:	bf18      	it	ne
 80007ee:	ea95 0f0c 	teqne	r5, ip
 80007f2:	d00c      	beq.n	800080e <__aeabi_dmul+0x206>
 80007f4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007f8:	bf18      	it	ne
 80007fa:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007fe:	d1d1      	bne.n	80007a4 <__aeabi_dmul+0x19c>
 8000800:	ea81 0103 	eor.w	r1, r1, r3
 8000804:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000808:	f04f 0000 	mov.w	r0, #0
 800080c:	bd70      	pop	{r4, r5, r6, pc}
 800080e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000812:	bf06      	itte	eq
 8000814:	4610      	moveq	r0, r2
 8000816:	4619      	moveq	r1, r3
 8000818:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800081c:	d019      	beq.n	8000852 <__aeabi_dmul+0x24a>
 800081e:	ea94 0f0c 	teq	r4, ip
 8000822:	d102      	bne.n	800082a <__aeabi_dmul+0x222>
 8000824:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000828:	d113      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800082a:	ea95 0f0c 	teq	r5, ip
 800082e:	d105      	bne.n	800083c <__aeabi_dmul+0x234>
 8000830:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000834:	bf1c      	itt	ne
 8000836:	4610      	movne	r0, r2
 8000838:	4619      	movne	r1, r3
 800083a:	d10a      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800083c:	ea81 0103 	eor.w	r1, r1, r3
 8000840:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000844:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000848:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800084c:	f04f 0000 	mov.w	r0, #0
 8000850:	bd70      	pop	{r4, r5, r6, pc}
 8000852:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000856:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800085a:	bd70      	pop	{r4, r5, r6, pc}

0800085c <__aeabi_ddiv>:
 800085c:	b570      	push	{r4, r5, r6, lr}
 800085e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000862:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000866:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800086a:	bf1d      	ittte	ne
 800086c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000870:	ea94 0f0c 	teqne	r4, ip
 8000874:	ea95 0f0c 	teqne	r5, ip
 8000878:	f000 f8a7 	bleq	80009ca <__aeabi_ddiv+0x16e>
 800087c:	eba4 0405 	sub.w	r4, r4, r5
 8000880:	ea81 0e03 	eor.w	lr, r1, r3
 8000884:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000888:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800088c:	f000 8088 	beq.w	80009a0 <__aeabi_ddiv+0x144>
 8000890:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000894:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000898:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800089c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008a0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008a4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008a8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008ac:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008b0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008b4:	429d      	cmp	r5, r3
 80008b6:	bf08      	it	eq
 80008b8:	4296      	cmpeq	r6, r2
 80008ba:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008be:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008c2:	d202      	bcs.n	80008ca <__aeabi_ddiv+0x6e>
 80008c4:	085b      	lsrs	r3, r3, #1
 80008c6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ca:	1ab6      	subs	r6, r6, r2
 80008cc:	eb65 0503 	sbc.w	r5, r5, r3
 80008d0:	085b      	lsrs	r3, r3, #1
 80008d2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008d6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008da:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008de:	ebb6 0e02 	subs.w	lr, r6, r2
 80008e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008e6:	bf22      	ittt	cs
 80008e8:	1ab6      	subcs	r6, r6, r2
 80008ea:	4675      	movcs	r5, lr
 80008ec:	ea40 000c 	orrcs.w	r0, r0, ip
 80008f0:	085b      	lsrs	r3, r3, #1
 80008f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008fe:	bf22      	ittt	cs
 8000900:	1ab6      	subcs	r6, r6, r2
 8000902:	4675      	movcs	r5, lr
 8000904:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000908:	085b      	lsrs	r3, r3, #1
 800090a:	ea4f 0232 	mov.w	r2, r2, rrx
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000938:	ea55 0e06 	orrs.w	lr, r5, r6
 800093c:	d018      	beq.n	8000970 <__aeabi_ddiv+0x114>
 800093e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000942:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000946:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800094a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800094e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000952:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000956:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800095a:	d1c0      	bne.n	80008de <__aeabi_ddiv+0x82>
 800095c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000960:	d10b      	bne.n	800097a <__aeabi_ddiv+0x11e>
 8000962:	ea41 0100 	orr.w	r1, r1, r0
 8000966:	f04f 0000 	mov.w	r0, #0
 800096a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800096e:	e7b6      	b.n	80008de <__aeabi_ddiv+0x82>
 8000970:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000974:	bf04      	itt	eq
 8000976:	4301      	orreq	r1, r0
 8000978:	2000      	moveq	r0, #0
 800097a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800097e:	bf88      	it	hi
 8000980:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000984:	f63f aeaf 	bhi.w	80006e6 <__aeabi_dmul+0xde>
 8000988:	ebb5 0c03 	subs.w	ip, r5, r3
 800098c:	bf04      	itt	eq
 800098e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000992:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000996:	f150 0000 	adcs.w	r0, r0, #0
 800099a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800099e:	bd70      	pop	{r4, r5, r6, pc}
 80009a0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009a4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009a8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009ac:	bfc2      	ittt	gt
 80009ae:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009b2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009b6:	bd70      	popgt	{r4, r5, r6, pc}
 80009b8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009bc:	f04f 0e00 	mov.w	lr, #0
 80009c0:	3c01      	subs	r4, #1
 80009c2:	e690      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009c4:	ea45 0e06 	orr.w	lr, r5, r6
 80009c8:	e68d      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009ca:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009ce:	ea94 0f0c 	teq	r4, ip
 80009d2:	bf08      	it	eq
 80009d4:	ea95 0f0c 	teqeq	r5, ip
 80009d8:	f43f af3b 	beq.w	8000852 <__aeabi_dmul+0x24a>
 80009dc:	ea94 0f0c 	teq	r4, ip
 80009e0:	d10a      	bne.n	80009f8 <__aeabi_ddiv+0x19c>
 80009e2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009e6:	f47f af34 	bne.w	8000852 <__aeabi_dmul+0x24a>
 80009ea:	ea95 0f0c 	teq	r5, ip
 80009ee:	f47f af25 	bne.w	800083c <__aeabi_dmul+0x234>
 80009f2:	4610      	mov	r0, r2
 80009f4:	4619      	mov	r1, r3
 80009f6:	e72c      	b.n	8000852 <__aeabi_dmul+0x24a>
 80009f8:	ea95 0f0c 	teq	r5, ip
 80009fc:	d106      	bne.n	8000a0c <__aeabi_ddiv+0x1b0>
 80009fe:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a02:	f43f aefd 	beq.w	8000800 <__aeabi_dmul+0x1f8>
 8000a06:	4610      	mov	r0, r2
 8000a08:	4619      	mov	r1, r3
 8000a0a:	e722      	b.n	8000852 <__aeabi_dmul+0x24a>
 8000a0c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a10:	bf18      	it	ne
 8000a12:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a16:	f47f aec5 	bne.w	80007a4 <__aeabi_dmul+0x19c>
 8000a1a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a1e:	f47f af0d 	bne.w	800083c <__aeabi_dmul+0x234>
 8000a22:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a26:	f47f aeeb 	bne.w	8000800 <__aeabi_dmul+0x1f8>
 8000a2a:	e712      	b.n	8000852 <__aeabi_dmul+0x24a>

08000a2c <__gedf2>:
 8000a2c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a30:	e006      	b.n	8000a40 <__cmpdf2+0x4>
 8000a32:	bf00      	nop

08000a34 <__ledf2>:
 8000a34:	f04f 0c01 	mov.w	ip, #1
 8000a38:	e002      	b.n	8000a40 <__cmpdf2+0x4>
 8000a3a:	bf00      	nop

08000a3c <__cmpdf2>:
 8000a3c:	f04f 0c01 	mov.w	ip, #1
 8000a40:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a44:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a48:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a50:	bf18      	it	ne
 8000a52:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a56:	d01b      	beq.n	8000a90 <__cmpdf2+0x54>
 8000a58:	b001      	add	sp, #4
 8000a5a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a5e:	bf0c      	ite	eq
 8000a60:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a64:	ea91 0f03 	teqne	r1, r3
 8000a68:	bf02      	ittt	eq
 8000a6a:	ea90 0f02 	teqeq	r0, r2
 8000a6e:	2000      	moveq	r0, #0
 8000a70:	4770      	bxeq	lr
 8000a72:	f110 0f00 	cmn.w	r0, #0
 8000a76:	ea91 0f03 	teq	r1, r3
 8000a7a:	bf58      	it	pl
 8000a7c:	4299      	cmppl	r1, r3
 8000a7e:	bf08      	it	eq
 8000a80:	4290      	cmpeq	r0, r2
 8000a82:	bf2c      	ite	cs
 8000a84:	17d8      	asrcs	r0, r3, #31
 8000a86:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a8a:	f040 0001 	orr.w	r0, r0, #1
 8000a8e:	4770      	bx	lr
 8000a90:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d102      	bne.n	8000aa0 <__cmpdf2+0x64>
 8000a9a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a9e:	d107      	bne.n	8000ab0 <__cmpdf2+0x74>
 8000aa0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000aa4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aa8:	d1d6      	bne.n	8000a58 <__cmpdf2+0x1c>
 8000aaa:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aae:	d0d3      	beq.n	8000a58 <__cmpdf2+0x1c>
 8000ab0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ab4:	4770      	bx	lr
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdrcmple>:
 8000ab8:	4684      	mov	ip, r0
 8000aba:	4610      	mov	r0, r2
 8000abc:	4662      	mov	r2, ip
 8000abe:	468c      	mov	ip, r1
 8000ac0:	4619      	mov	r1, r3
 8000ac2:	4663      	mov	r3, ip
 8000ac4:	e000      	b.n	8000ac8 <__aeabi_cdcmpeq>
 8000ac6:	bf00      	nop

08000ac8 <__aeabi_cdcmpeq>:
 8000ac8:	b501      	push	{r0, lr}
 8000aca:	f7ff ffb7 	bl	8000a3c <__cmpdf2>
 8000ace:	2800      	cmp	r0, #0
 8000ad0:	bf48      	it	mi
 8000ad2:	f110 0f00 	cmnmi.w	r0, #0
 8000ad6:	bd01      	pop	{r0, pc}

08000ad8 <__aeabi_dcmpeq>:
 8000ad8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000adc:	f7ff fff4 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000ae0:	bf0c      	ite	eq
 8000ae2:	2001      	moveq	r0, #1
 8000ae4:	2000      	movne	r0, #0
 8000ae6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aea:	bf00      	nop

08000aec <__aeabi_dcmplt>:
 8000aec:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af0:	f7ff ffea 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000af4:	bf34      	ite	cc
 8000af6:	2001      	movcc	r0, #1
 8000af8:	2000      	movcs	r0, #0
 8000afa:	f85d fb08 	ldr.w	pc, [sp], #8
 8000afe:	bf00      	nop

08000b00 <__aeabi_dcmple>:
 8000b00:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b04:	f7ff ffe0 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000b08:	bf94      	ite	ls
 8000b0a:	2001      	movls	r0, #1
 8000b0c:	2000      	movhi	r0, #0
 8000b0e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b12:	bf00      	nop

08000b14 <__aeabi_dcmpge>:
 8000b14:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b18:	f7ff ffce 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b1c:	bf94      	ite	ls
 8000b1e:	2001      	movls	r0, #1
 8000b20:	2000      	movhi	r0, #0
 8000b22:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b26:	bf00      	nop

08000b28 <__aeabi_dcmpgt>:
 8000b28:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b2c:	f7ff ffc4 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b30:	bf34      	ite	cc
 8000b32:	2001      	movcc	r0, #1
 8000b34:	2000      	movcs	r0, #0
 8000b36:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b3a:	bf00      	nop

08000b3c <__aeabi_dcmpun>:
 8000b3c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x10>
 8000b46:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b4a:	d10a      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b50:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b54:	d102      	bne.n	8000b5c <__aeabi_dcmpun+0x20>
 8000b56:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b5a:	d102      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b5c:	f04f 0000 	mov.w	r0, #0
 8000b60:	4770      	bx	lr
 8000b62:	f04f 0001 	mov.w	r0, #1
 8000b66:	4770      	bx	lr

08000b68 <__aeabi_d2iz>:
 8000b68:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b6c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b70:	d215      	bcs.n	8000b9e <__aeabi_d2iz+0x36>
 8000b72:	d511      	bpl.n	8000b98 <__aeabi_d2iz+0x30>
 8000b74:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b78:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b7c:	d912      	bls.n	8000ba4 <__aeabi_d2iz+0x3c>
 8000b7e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b82:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b86:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b8a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b8e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b92:	bf18      	it	ne
 8000b94:	4240      	negne	r0, r0
 8000b96:	4770      	bx	lr
 8000b98:	f04f 0000 	mov.w	r0, #0
 8000b9c:	4770      	bx	lr
 8000b9e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000ba2:	d105      	bne.n	8000bb0 <__aeabi_d2iz+0x48>
 8000ba4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000ba8:	bf08      	it	eq
 8000baa:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000bae:	4770      	bx	lr
 8000bb0:	f04f 0000 	mov.w	r0, #0
 8000bb4:	4770      	bx	lr
 8000bb6:	bf00      	nop

08000bb8 <__aeabi_d2f>:
 8000bb8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bbc:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000bc0:	bf24      	itt	cs
 8000bc2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000bc6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000bca:	d90d      	bls.n	8000be8 <__aeabi_d2f+0x30>
 8000bcc:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000bd0:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000bd4:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000bd8:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000bdc:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000be0:	bf08      	it	eq
 8000be2:	f020 0001 	biceq.w	r0, r0, #1
 8000be6:	4770      	bx	lr
 8000be8:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000bec:	d121      	bne.n	8000c32 <__aeabi_d2f+0x7a>
 8000bee:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000bf2:	bfbc      	itt	lt
 8000bf4:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000bf8:	4770      	bxlt	lr
 8000bfa:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000bfe:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c02:	f1c2 0218 	rsb	r2, r2, #24
 8000c06:	f1c2 0c20 	rsb	ip, r2, #32
 8000c0a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c0e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c12:	bf18      	it	ne
 8000c14:	f040 0001 	orrne.w	r0, r0, #1
 8000c18:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c1c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c20:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c24:	ea40 000c 	orr.w	r0, r0, ip
 8000c28:	fa23 f302 	lsr.w	r3, r3, r2
 8000c2c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c30:	e7cc      	b.n	8000bcc <__aeabi_d2f+0x14>
 8000c32:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c36:	d107      	bne.n	8000c48 <__aeabi_d2f+0x90>
 8000c38:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c3c:	bf1e      	ittt	ne
 8000c3e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000c42:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000c46:	4770      	bxne	lr
 8000c48:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000c4c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000c50:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c54:	4770      	bx	lr
 8000c56:	bf00      	nop

08000c58 <__aeabi_uldivmod>:
 8000c58:	b953      	cbnz	r3, 8000c70 <__aeabi_uldivmod+0x18>
 8000c5a:	b94a      	cbnz	r2, 8000c70 <__aeabi_uldivmod+0x18>
 8000c5c:	2900      	cmp	r1, #0
 8000c5e:	bf08      	it	eq
 8000c60:	2800      	cmpeq	r0, #0
 8000c62:	bf1c      	itt	ne
 8000c64:	f04f 31ff 	movne.w	r1, #4294967295
 8000c68:	f04f 30ff 	movne.w	r0, #4294967295
 8000c6c:	f000 b974 	b.w	8000f58 <__aeabi_idiv0>
 8000c70:	f1ad 0c08 	sub.w	ip, sp, #8
 8000c74:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c78:	f000 f806 	bl	8000c88 <__udivmoddi4>
 8000c7c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c80:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c84:	b004      	add	sp, #16
 8000c86:	4770      	bx	lr

08000c88 <__udivmoddi4>:
 8000c88:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000c8c:	9d08      	ldr	r5, [sp, #32]
 8000c8e:	4604      	mov	r4, r0
 8000c90:	468e      	mov	lr, r1
 8000c92:	2b00      	cmp	r3, #0
 8000c94:	d14d      	bne.n	8000d32 <__udivmoddi4+0xaa>
 8000c96:	428a      	cmp	r2, r1
 8000c98:	4694      	mov	ip, r2
 8000c9a:	d969      	bls.n	8000d70 <__udivmoddi4+0xe8>
 8000c9c:	fab2 f282 	clz	r2, r2
 8000ca0:	b152      	cbz	r2, 8000cb8 <__udivmoddi4+0x30>
 8000ca2:	fa01 f302 	lsl.w	r3, r1, r2
 8000ca6:	f1c2 0120 	rsb	r1, r2, #32
 8000caa:	fa20 f101 	lsr.w	r1, r0, r1
 8000cae:	fa0c fc02 	lsl.w	ip, ip, r2
 8000cb2:	ea41 0e03 	orr.w	lr, r1, r3
 8000cb6:	4094      	lsls	r4, r2
 8000cb8:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000cbc:	0c21      	lsrs	r1, r4, #16
 8000cbe:	fbbe f6f8 	udiv	r6, lr, r8
 8000cc2:	fa1f f78c 	uxth.w	r7, ip
 8000cc6:	fb08 e316 	mls	r3, r8, r6, lr
 8000cca:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8000cce:	fb06 f107 	mul.w	r1, r6, r7
 8000cd2:	4299      	cmp	r1, r3
 8000cd4:	d90a      	bls.n	8000cec <__udivmoddi4+0x64>
 8000cd6:	eb1c 0303 	adds.w	r3, ip, r3
 8000cda:	f106 30ff 	add.w	r0, r6, #4294967295
 8000cde:	f080 811f 	bcs.w	8000f20 <__udivmoddi4+0x298>
 8000ce2:	4299      	cmp	r1, r3
 8000ce4:	f240 811c 	bls.w	8000f20 <__udivmoddi4+0x298>
 8000ce8:	3e02      	subs	r6, #2
 8000cea:	4463      	add	r3, ip
 8000cec:	1a5b      	subs	r3, r3, r1
 8000cee:	b2a4      	uxth	r4, r4
 8000cf0:	fbb3 f0f8 	udiv	r0, r3, r8
 8000cf4:	fb08 3310 	mls	r3, r8, r0, r3
 8000cf8:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000cfc:	fb00 f707 	mul.w	r7, r0, r7
 8000d00:	42a7      	cmp	r7, r4
 8000d02:	d90a      	bls.n	8000d1a <__udivmoddi4+0x92>
 8000d04:	eb1c 0404 	adds.w	r4, ip, r4
 8000d08:	f100 33ff 	add.w	r3, r0, #4294967295
 8000d0c:	f080 810a 	bcs.w	8000f24 <__udivmoddi4+0x29c>
 8000d10:	42a7      	cmp	r7, r4
 8000d12:	f240 8107 	bls.w	8000f24 <__udivmoddi4+0x29c>
 8000d16:	4464      	add	r4, ip
 8000d18:	3802      	subs	r0, #2
 8000d1a:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000d1e:	1be4      	subs	r4, r4, r7
 8000d20:	2600      	movs	r6, #0
 8000d22:	b11d      	cbz	r5, 8000d2c <__udivmoddi4+0xa4>
 8000d24:	40d4      	lsrs	r4, r2
 8000d26:	2300      	movs	r3, #0
 8000d28:	e9c5 4300 	strd	r4, r3, [r5]
 8000d2c:	4631      	mov	r1, r6
 8000d2e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d32:	428b      	cmp	r3, r1
 8000d34:	d909      	bls.n	8000d4a <__udivmoddi4+0xc2>
 8000d36:	2d00      	cmp	r5, #0
 8000d38:	f000 80ef 	beq.w	8000f1a <__udivmoddi4+0x292>
 8000d3c:	2600      	movs	r6, #0
 8000d3e:	e9c5 0100 	strd	r0, r1, [r5]
 8000d42:	4630      	mov	r0, r6
 8000d44:	4631      	mov	r1, r6
 8000d46:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d4a:	fab3 f683 	clz	r6, r3
 8000d4e:	2e00      	cmp	r6, #0
 8000d50:	d14a      	bne.n	8000de8 <__udivmoddi4+0x160>
 8000d52:	428b      	cmp	r3, r1
 8000d54:	d302      	bcc.n	8000d5c <__udivmoddi4+0xd4>
 8000d56:	4282      	cmp	r2, r0
 8000d58:	f200 80f9 	bhi.w	8000f4e <__udivmoddi4+0x2c6>
 8000d5c:	1a84      	subs	r4, r0, r2
 8000d5e:	eb61 0303 	sbc.w	r3, r1, r3
 8000d62:	2001      	movs	r0, #1
 8000d64:	469e      	mov	lr, r3
 8000d66:	2d00      	cmp	r5, #0
 8000d68:	d0e0      	beq.n	8000d2c <__udivmoddi4+0xa4>
 8000d6a:	e9c5 4e00 	strd	r4, lr, [r5]
 8000d6e:	e7dd      	b.n	8000d2c <__udivmoddi4+0xa4>
 8000d70:	b902      	cbnz	r2, 8000d74 <__udivmoddi4+0xec>
 8000d72:	deff      	udf	#255	; 0xff
 8000d74:	fab2 f282 	clz	r2, r2
 8000d78:	2a00      	cmp	r2, #0
 8000d7a:	f040 8092 	bne.w	8000ea2 <__udivmoddi4+0x21a>
 8000d7e:	eba1 010c 	sub.w	r1, r1, ip
 8000d82:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000d86:	fa1f fe8c 	uxth.w	lr, ip
 8000d8a:	2601      	movs	r6, #1
 8000d8c:	0c20      	lsrs	r0, r4, #16
 8000d8e:	fbb1 f3f7 	udiv	r3, r1, r7
 8000d92:	fb07 1113 	mls	r1, r7, r3, r1
 8000d96:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000d9a:	fb0e f003 	mul.w	r0, lr, r3
 8000d9e:	4288      	cmp	r0, r1
 8000da0:	d908      	bls.n	8000db4 <__udivmoddi4+0x12c>
 8000da2:	eb1c 0101 	adds.w	r1, ip, r1
 8000da6:	f103 38ff 	add.w	r8, r3, #4294967295
 8000daa:	d202      	bcs.n	8000db2 <__udivmoddi4+0x12a>
 8000dac:	4288      	cmp	r0, r1
 8000dae:	f200 80cb 	bhi.w	8000f48 <__udivmoddi4+0x2c0>
 8000db2:	4643      	mov	r3, r8
 8000db4:	1a09      	subs	r1, r1, r0
 8000db6:	b2a4      	uxth	r4, r4
 8000db8:	fbb1 f0f7 	udiv	r0, r1, r7
 8000dbc:	fb07 1110 	mls	r1, r7, r0, r1
 8000dc0:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 8000dc4:	fb0e fe00 	mul.w	lr, lr, r0
 8000dc8:	45a6      	cmp	lr, r4
 8000dca:	d908      	bls.n	8000dde <__udivmoddi4+0x156>
 8000dcc:	eb1c 0404 	adds.w	r4, ip, r4
 8000dd0:	f100 31ff 	add.w	r1, r0, #4294967295
 8000dd4:	d202      	bcs.n	8000ddc <__udivmoddi4+0x154>
 8000dd6:	45a6      	cmp	lr, r4
 8000dd8:	f200 80bb 	bhi.w	8000f52 <__udivmoddi4+0x2ca>
 8000ddc:	4608      	mov	r0, r1
 8000dde:	eba4 040e 	sub.w	r4, r4, lr
 8000de2:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 8000de6:	e79c      	b.n	8000d22 <__udivmoddi4+0x9a>
 8000de8:	f1c6 0720 	rsb	r7, r6, #32
 8000dec:	40b3      	lsls	r3, r6
 8000dee:	fa22 fc07 	lsr.w	ip, r2, r7
 8000df2:	ea4c 0c03 	orr.w	ip, ip, r3
 8000df6:	fa20 f407 	lsr.w	r4, r0, r7
 8000dfa:	fa01 f306 	lsl.w	r3, r1, r6
 8000dfe:	431c      	orrs	r4, r3
 8000e00:	40f9      	lsrs	r1, r7
 8000e02:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000e06:	fa00 f306 	lsl.w	r3, r0, r6
 8000e0a:	fbb1 f8f9 	udiv	r8, r1, r9
 8000e0e:	0c20      	lsrs	r0, r4, #16
 8000e10:	fa1f fe8c 	uxth.w	lr, ip
 8000e14:	fb09 1118 	mls	r1, r9, r8, r1
 8000e18:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000e1c:	fb08 f00e 	mul.w	r0, r8, lr
 8000e20:	4288      	cmp	r0, r1
 8000e22:	fa02 f206 	lsl.w	r2, r2, r6
 8000e26:	d90b      	bls.n	8000e40 <__udivmoddi4+0x1b8>
 8000e28:	eb1c 0101 	adds.w	r1, ip, r1
 8000e2c:	f108 3aff 	add.w	sl, r8, #4294967295
 8000e30:	f080 8088 	bcs.w	8000f44 <__udivmoddi4+0x2bc>
 8000e34:	4288      	cmp	r0, r1
 8000e36:	f240 8085 	bls.w	8000f44 <__udivmoddi4+0x2bc>
 8000e3a:	f1a8 0802 	sub.w	r8, r8, #2
 8000e3e:	4461      	add	r1, ip
 8000e40:	1a09      	subs	r1, r1, r0
 8000e42:	b2a4      	uxth	r4, r4
 8000e44:	fbb1 f0f9 	udiv	r0, r1, r9
 8000e48:	fb09 1110 	mls	r1, r9, r0, r1
 8000e4c:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8000e50:	fb00 fe0e 	mul.w	lr, r0, lr
 8000e54:	458e      	cmp	lr, r1
 8000e56:	d908      	bls.n	8000e6a <__udivmoddi4+0x1e2>
 8000e58:	eb1c 0101 	adds.w	r1, ip, r1
 8000e5c:	f100 34ff 	add.w	r4, r0, #4294967295
 8000e60:	d26c      	bcs.n	8000f3c <__udivmoddi4+0x2b4>
 8000e62:	458e      	cmp	lr, r1
 8000e64:	d96a      	bls.n	8000f3c <__udivmoddi4+0x2b4>
 8000e66:	3802      	subs	r0, #2
 8000e68:	4461      	add	r1, ip
 8000e6a:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000e6e:	fba0 9402 	umull	r9, r4, r0, r2
 8000e72:	eba1 010e 	sub.w	r1, r1, lr
 8000e76:	42a1      	cmp	r1, r4
 8000e78:	46c8      	mov	r8, r9
 8000e7a:	46a6      	mov	lr, r4
 8000e7c:	d356      	bcc.n	8000f2c <__udivmoddi4+0x2a4>
 8000e7e:	d053      	beq.n	8000f28 <__udivmoddi4+0x2a0>
 8000e80:	b15d      	cbz	r5, 8000e9a <__udivmoddi4+0x212>
 8000e82:	ebb3 0208 	subs.w	r2, r3, r8
 8000e86:	eb61 010e 	sbc.w	r1, r1, lr
 8000e8a:	fa01 f707 	lsl.w	r7, r1, r7
 8000e8e:	fa22 f306 	lsr.w	r3, r2, r6
 8000e92:	40f1      	lsrs	r1, r6
 8000e94:	431f      	orrs	r7, r3
 8000e96:	e9c5 7100 	strd	r7, r1, [r5]
 8000e9a:	2600      	movs	r6, #0
 8000e9c:	4631      	mov	r1, r6
 8000e9e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000ea2:	f1c2 0320 	rsb	r3, r2, #32
 8000ea6:	40d8      	lsrs	r0, r3
 8000ea8:	fa0c fc02 	lsl.w	ip, ip, r2
 8000eac:	fa21 f303 	lsr.w	r3, r1, r3
 8000eb0:	4091      	lsls	r1, r2
 8000eb2:	4301      	orrs	r1, r0
 8000eb4:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000eb8:	fa1f fe8c 	uxth.w	lr, ip
 8000ebc:	fbb3 f0f7 	udiv	r0, r3, r7
 8000ec0:	fb07 3610 	mls	r6, r7, r0, r3
 8000ec4:	0c0b      	lsrs	r3, r1, #16
 8000ec6:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8000eca:	fb00 f60e 	mul.w	r6, r0, lr
 8000ece:	429e      	cmp	r6, r3
 8000ed0:	fa04 f402 	lsl.w	r4, r4, r2
 8000ed4:	d908      	bls.n	8000ee8 <__udivmoddi4+0x260>
 8000ed6:	eb1c 0303 	adds.w	r3, ip, r3
 8000eda:	f100 38ff 	add.w	r8, r0, #4294967295
 8000ede:	d22f      	bcs.n	8000f40 <__udivmoddi4+0x2b8>
 8000ee0:	429e      	cmp	r6, r3
 8000ee2:	d92d      	bls.n	8000f40 <__udivmoddi4+0x2b8>
 8000ee4:	3802      	subs	r0, #2
 8000ee6:	4463      	add	r3, ip
 8000ee8:	1b9b      	subs	r3, r3, r6
 8000eea:	b289      	uxth	r1, r1
 8000eec:	fbb3 f6f7 	udiv	r6, r3, r7
 8000ef0:	fb07 3316 	mls	r3, r7, r6, r3
 8000ef4:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000ef8:	fb06 f30e 	mul.w	r3, r6, lr
 8000efc:	428b      	cmp	r3, r1
 8000efe:	d908      	bls.n	8000f12 <__udivmoddi4+0x28a>
 8000f00:	eb1c 0101 	adds.w	r1, ip, r1
 8000f04:	f106 38ff 	add.w	r8, r6, #4294967295
 8000f08:	d216      	bcs.n	8000f38 <__udivmoddi4+0x2b0>
 8000f0a:	428b      	cmp	r3, r1
 8000f0c:	d914      	bls.n	8000f38 <__udivmoddi4+0x2b0>
 8000f0e:	3e02      	subs	r6, #2
 8000f10:	4461      	add	r1, ip
 8000f12:	1ac9      	subs	r1, r1, r3
 8000f14:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000f18:	e738      	b.n	8000d8c <__udivmoddi4+0x104>
 8000f1a:	462e      	mov	r6, r5
 8000f1c:	4628      	mov	r0, r5
 8000f1e:	e705      	b.n	8000d2c <__udivmoddi4+0xa4>
 8000f20:	4606      	mov	r6, r0
 8000f22:	e6e3      	b.n	8000cec <__udivmoddi4+0x64>
 8000f24:	4618      	mov	r0, r3
 8000f26:	e6f8      	b.n	8000d1a <__udivmoddi4+0x92>
 8000f28:	454b      	cmp	r3, r9
 8000f2a:	d2a9      	bcs.n	8000e80 <__udivmoddi4+0x1f8>
 8000f2c:	ebb9 0802 	subs.w	r8, r9, r2
 8000f30:	eb64 0e0c 	sbc.w	lr, r4, ip
 8000f34:	3801      	subs	r0, #1
 8000f36:	e7a3      	b.n	8000e80 <__udivmoddi4+0x1f8>
 8000f38:	4646      	mov	r6, r8
 8000f3a:	e7ea      	b.n	8000f12 <__udivmoddi4+0x28a>
 8000f3c:	4620      	mov	r0, r4
 8000f3e:	e794      	b.n	8000e6a <__udivmoddi4+0x1e2>
 8000f40:	4640      	mov	r0, r8
 8000f42:	e7d1      	b.n	8000ee8 <__udivmoddi4+0x260>
 8000f44:	46d0      	mov	r8, sl
 8000f46:	e77b      	b.n	8000e40 <__udivmoddi4+0x1b8>
 8000f48:	3b02      	subs	r3, #2
 8000f4a:	4461      	add	r1, ip
 8000f4c:	e732      	b.n	8000db4 <__udivmoddi4+0x12c>
 8000f4e:	4630      	mov	r0, r6
 8000f50:	e709      	b.n	8000d66 <__udivmoddi4+0xde>
 8000f52:	4464      	add	r4, ip
 8000f54:	3802      	subs	r0, #2
 8000f56:	e742      	b.n	8000dde <__udivmoddi4+0x156>

08000f58 <__aeabi_idiv0>:
 8000f58:	4770      	bx	lr
 8000f5a:	bf00      	nop

08000f5c <Rx_Verita_engine_callBak>:

	return VRT_ERROR;
}


VRTPTC_StatusTypedef Rx_Verita_engine_callBak(uint8_t *Rxbffr, Verita_Register_Bank *regisk){ //uint32_t *regisk
 8000f5c:	b490      	push	{r4, r7}
 8000f5e:	b084      	sub	sp, #16
 8000f60:	af00      	add	r7, sp, #0
 8000f62:	6078      	str	r0, [r7, #4]
 8000f64:	6039      	str	r1, [r7, #0]
	 * @param Rxbffr - input uart buffer
	 * @param regisk - register need the result be stored
	 */
	static uint8_t logger[12] = {0}; /// log Rxbffr without head packet
	static uint8_t index = 0; // use in case the start of verita is not at Rxbffr[0]
	uint8_t chksum[2]  = {0};
 8000f66:	2300      	movs	r3, #0
 8000f68:	81bb      	strh	r3, [r7, #12]
		uint32_t U32;
	}logu;


		/// chk All headers
		if(Rxbffr[index + 0] == 0x56 && Rxbffr[index + 1] == 0x52 && Rxbffr[index + 2] == 0x54){
 8000f6a:	4b74      	ldr	r3, [pc, #464]	; (800113c <Rx_Verita_engine_callBak+0x1e0>)
 8000f6c:	781b      	ldrb	r3, [r3, #0]
 8000f6e:	461a      	mov	r2, r3
 8000f70:	687b      	ldr	r3, [r7, #4]
 8000f72:	4413      	add	r3, r2
 8000f74:	781b      	ldrb	r3, [r3, #0]
 8000f76:	2b56      	cmp	r3, #86	; 0x56
 8000f78:	f040 80c5 	bne.w	8001106 <Rx_Verita_engine_callBak+0x1aa>
 8000f7c:	4b6f      	ldr	r3, [pc, #444]	; (800113c <Rx_Verita_engine_callBak+0x1e0>)
 8000f7e:	781b      	ldrb	r3, [r3, #0]
 8000f80:	3301      	adds	r3, #1
 8000f82:	687a      	ldr	r2, [r7, #4]
 8000f84:	4413      	add	r3, r2
 8000f86:	781b      	ldrb	r3, [r3, #0]
 8000f88:	2b52      	cmp	r3, #82	; 0x52
 8000f8a:	f040 80bc 	bne.w	8001106 <Rx_Verita_engine_callBak+0x1aa>
 8000f8e:	4b6b      	ldr	r3, [pc, #428]	; (800113c <Rx_Verita_engine_callBak+0x1e0>)
 8000f90:	781b      	ldrb	r3, [r3, #0]
 8000f92:	3302      	adds	r3, #2
 8000f94:	687a      	ldr	r2, [r7, #4]
 8000f96:	4413      	add	r3, r2
 8000f98:	781b      	ldrb	r3, [r3, #0]
 8000f9a:	2b54      	cmp	r3, #84	; 0x54
 8000f9c:	f040 80b3 	bne.w	8001106 <Rx_Verita_engine_callBak+0x1aa>

			//// log data first / prevent overwrite
			for(register int k = 0; k < 7; k++){
 8000fa0:	2400      	movs	r4, #0
 8000fa2:	e009      	b.n	8000fb8 <Rx_Verita_engine_callBak+0x5c>
				logger[k] = Rxbffr[index + k + 3];
 8000fa4:	4b65      	ldr	r3, [pc, #404]	; (800113c <Rx_Verita_engine_callBak+0x1e0>)
 8000fa6:	781b      	ldrb	r3, [r3, #0]
 8000fa8:	4423      	add	r3, r4
 8000faa:	3303      	adds	r3, #3
 8000fac:	687a      	ldr	r2, [r7, #4]
 8000fae:	4413      	add	r3, r2
 8000fb0:	781a      	ldrb	r2, [r3, #0]
 8000fb2:	4b63      	ldr	r3, [pc, #396]	; (8001140 <Rx_Verita_engine_callBak+0x1e4>)
 8000fb4:	551a      	strb	r2, [r3, r4]
			for(register int k = 0; k < 7; k++){
 8000fb6:	3401      	adds	r4, #1
 8000fb8:	2c06      	cmp	r4, #6
 8000fba:	ddf3      	ble.n	8000fa4 <Rx_Verita_engine_callBak+0x48>
			}

			//// checksum here
			for(register int i = 0;i < 5; i++){
 8000fbc:	2400      	movs	r4, #0
 8000fbe:	e006      	b.n	8000fce <Rx_Verita_engine_callBak+0x72>
				chksum[0] += logger[i];
 8000fc0:	7b3a      	ldrb	r2, [r7, #12]
 8000fc2:	4b5f      	ldr	r3, [pc, #380]	; (8001140 <Rx_Verita_engine_callBak+0x1e4>)
 8000fc4:	5d1b      	ldrb	r3, [r3, r4]
 8000fc6:	4413      	add	r3, r2
 8000fc8:	b2db      	uxtb	r3, r3
 8000fca:	733b      	strb	r3, [r7, #12]
			for(register int i = 0;i < 5; i++){
 8000fcc:	3401      	adds	r4, #1
 8000fce:	2c04      	cmp	r4, #4
 8000fd0:	ddf6      	ble.n	8000fc0 <Rx_Verita_engine_callBak+0x64>
			}
			chksum[1] = ~chksum[0];
 8000fd2:	7b3b      	ldrb	r3, [r7, #12]
 8000fd4:	43db      	mvns	r3, r3
 8000fd6:	b2db      	uxtb	r3, r3
 8000fd8:	737b      	strb	r3, [r7, #13]

			if( chksum[1] == logger[5]){
 8000fda:	7b7a      	ldrb	r2, [r7, #13]
 8000fdc:	4b58      	ldr	r3, [pc, #352]	; (8001140 <Rx_Verita_engine_callBak+0x1e4>)
 8000fde:	795b      	ldrb	r3, [r3, #5]
 8000fe0:	429a      	cmp	r2, r3
 8000fe2:	f040 808e 	bne.w	8001102 <Rx_Verita_engine_callBak+0x1a6>

				Rxbffr[0 + index] = 0xFF;//// mark that this data is already read
 8000fe6:	4b55      	ldr	r3, [pc, #340]	; (800113c <Rx_Verita_engine_callBak+0x1e0>)
 8000fe8:	781b      	ldrb	r3, [r3, #0]
 8000fea:	461a      	mov	r2, r3
 8000fec:	687b      	ldr	r3, [r7, #4]
 8000fee:	4413      	add	r3, r2
 8000ff0:	22ff      	movs	r2, #255	; 0xff
 8000ff2:	701a      	strb	r2, [r3, #0]

				/////////////////////// decode phase  //////////////////
				index += Framesize_VRT;
 8000ff4:	4b51      	ldr	r3, [pc, #324]	; (800113c <Rx_Verita_engine_callBak+0x1e0>)
 8000ff6:	781b      	ldrb	r3, [r3, #0]
 8000ff8:	3309      	adds	r3, #9
 8000ffa:	b2da      	uxtb	r2, r3
 8000ffc:	4b4f      	ldr	r3, [pc, #316]	; (800113c <Rx_Verita_engine_callBak+0x1e0>)
 8000ffe:	701a      	strb	r2, [r3, #0]
				index %= RxbufferSize_VRT; // overflow
 8001000:	4b4e      	ldr	r3, [pc, #312]	; (800113c <Rx_Verita_engine_callBak+0x1e0>)
 8001002:	781a      	ldrb	r2, [r3, #0]
 8001004:	4b4f      	ldr	r3, [pc, #316]	; (8001144 <Rx_Verita_engine_callBak+0x1e8>)
 8001006:	fba3 1302 	umull	r1, r3, r3, r2
 800100a:	0859      	lsrs	r1, r3, #1
 800100c:	460b      	mov	r3, r1
 800100e:	00db      	lsls	r3, r3, #3
 8001010:	440b      	add	r3, r1
 8001012:	1ad3      	subs	r3, r2, r3
 8001014:	b2da      	uxtb	r2, r3
 8001016:	4b49      	ldr	r3, [pc, #292]	; (800113c <Rx_Verita_engine_callBak+0x1e0>)
 8001018:	701a      	strb	r2, [r3, #0]
				logu.U8[2] = logger[2];
				logu.U8[1] = logger[3];
				logu.U8[0] = logger[4];
#else
				//// Little endian
				logu.U8[0] = logger[1];
 800101a:	4b49      	ldr	r3, [pc, #292]	; (8001140 <Rx_Verita_engine_callBak+0x1e4>)
 800101c:	785b      	ldrb	r3, [r3, #1]
 800101e:	723b      	strb	r3, [r7, #8]
				logu.U8[1] = logger[2];
 8001020:	4b47      	ldr	r3, [pc, #284]	; (8001140 <Rx_Verita_engine_callBak+0x1e4>)
 8001022:	789b      	ldrb	r3, [r3, #2]
 8001024:	727b      	strb	r3, [r7, #9]
				logu.U8[2] = logger[3];
 8001026:	4b46      	ldr	r3, [pc, #280]	; (8001140 <Rx_Verita_engine_callBak+0x1e4>)
 8001028:	78db      	ldrb	r3, [r3, #3]
 800102a:	72bb      	strb	r3, [r7, #10]
				logu.U8[3] = logger[4];
 800102c:	4b44      	ldr	r3, [pc, #272]	; (8001140 <Rx_Verita_engine_callBak+0x1e4>)
 800102e:	791b      	ldrb	r3, [r3, #4]
 8001030:	72fb      	strb	r3, [r7, #11]
#endif

				//// DATA phase, insert 32bit data into register box =================================
				if(logger[0] <= 0x20){
 8001032:	4b43      	ldr	r3, [pc, #268]	; (8001140 <Rx_Verita_engine_callBak+0x1e4>)
 8001034:	781b      	ldrb	r3, [r3, #0]
 8001036:	2b20      	cmp	r3, #32
 8001038:	d808      	bhi.n	800104c <Rx_Verita_engine_callBak+0xf0>
					// place data into the request register
					regisk->U32[logger[0]] = logu.U32;
 800103a:	4b41      	ldr	r3, [pc, #260]	; (8001140 <Rx_Verita_engine_callBak+0x1e4>)
 800103c:	781b      	ldrb	r3, [r3, #0]
 800103e:	4619      	mov	r1, r3
 8001040:	68ba      	ldr	r2, [r7, #8]
 8001042:	683b      	ldr	r3, [r7, #0]
 8001044:	f843 2021 	str.w	r2, [r3, r1, lsl #2]
					return VRT_OK;
 8001048:	2391      	movs	r3, #145	; 0x91
 800104a:	e072      	b.n	8001132 <Rx_Verita_engine_callBak+0x1d6>
				} //// -------------------------------------------------------------------------------

				//// CMD phase, return recieved Command =========================================
				if(logger[0] >= 0x90){
 800104c:	4b3c      	ldr	r3, [pc, #240]	; (8001140 <Rx_Verita_engine_callBak+0x1e4>)
 800104e:	781b      	ldrb	r3, [r3, #0]
 8001050:	2b8f      	cmp	r3, #143	; 0x8f
 8001052:	d96c      	bls.n	800112e <Rx_Verita_engine_callBak+0x1d2>
					switch(logger[0]){
 8001054:	4b3a      	ldr	r3, [pc, #232]	; (8001140 <Rx_Verita_engine_callBak+0x1e4>)
 8001056:	781b      	ldrb	r3, [r3, #0]
 8001058:	3b91      	subs	r3, #145	; 0x91
 800105a:	2b13      	cmp	r3, #19
 800105c:	d82a      	bhi.n	80010b4 <Rx_Verita_engine_callBak+0x158>
 800105e:	a201      	add	r2, pc, #4	; (adr r2, 8001064 <Rx_Verita_engine_callBak+0x108>)
 8001060:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001064:	080010b9 	.word	0x080010b9
 8001068:	080010bd 	.word	0x080010bd
 800106c:	080010c1 	.word	0x080010c1
 8001070:	080010c5 	.word	0x080010c5
 8001074:	080010b5 	.word	0x080010b5
 8001078:	080010b5 	.word	0x080010b5
 800107c:	080010b5 	.word	0x080010b5
 8001080:	080010b5 	.word	0x080010b5
 8001084:	080010b5 	.word	0x080010b5
 8001088:	080010b5 	.word	0x080010b5
 800108c:	080010b5 	.word	0x080010b5
 8001090:	080010b5 	.word	0x080010b5
 8001094:	080010b5 	.word	0x080010b5
 8001098:	080010b5 	.word	0x080010b5
 800109c:	080010b5 	.word	0x080010b5
 80010a0:	080010c9 	.word	0x080010c9
 80010a4:	080010d3 	.word	0x080010d3
 80010a8:	080010df 	.word	0x080010df
 80010ac:	080010eb 	.word	0x080010eb
 80010b0:	080010f7 	.word	0x080010f7
						//// Status -------
						default:
						case 0x90:
							return VRT_ERROR;
 80010b4:	2390      	movs	r3, #144	; 0x90
 80010b6:	e03c      	b.n	8001132 <Rx_Verita_engine_callBak+0x1d6>
						case 0x91:
							return VRT_OK;
 80010b8:	2391      	movs	r3, #145	; 0x91
 80010ba:	e03a      	b.n	8001132 <Rx_Verita_engine_callBak+0x1d6>
						case 0x92:
							return VRT_Busy;
 80010bc:	2392      	movs	r3, #146	; 0x92
 80010be:	e038      	b.n	8001132 <Rx_Verita_engine_callBak+0x1d6>
						case 0x93:
							return VRT_DataLoss;
 80010c0:	2393      	movs	r3, #147	; 0x93
 80010c2:	e036      	b.n	8001132 <Rx_Verita_engine_callBak+0x1d6>
						case 0x94:
							return VRT_UnEnc;
 80010c4:	2394      	movs	r3, #148	; 0x94
 80010c6:	e034      	b.n	8001132 <Rx_Verita_engine_callBak+0x1d6>

						//// Command -------------
						case VRC_Request:
							//// place Regis request & FlagRQ for Tx_RQ_Engine
							regisk->U32[VR_DataReq] = logu.U32;
 80010c8:	68ba      	ldr	r2, [r7, #8]
 80010ca:	683b      	ldr	r3, [r7, #0]
 80010cc:	601a      	str	r2, [r3, #0]
							return VRT_OK;
 80010ce:	2391      	movs	r3, #145	; 0x91
 80010d0:	e02f      	b.n	8001132 <Rx_Verita_engine_callBak+0x1d6>

						case VRC_Flag_ger:
							regisk->Mark.Flag_ger = logu.U8[0];
 80010d2:	7a3a      	ldrb	r2, [r7, #8]
 80010d4:	683b      	ldr	r3, [r7, #0]
 80010d6:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
							return VRT_OK;
 80010da:	2391      	movs	r3, #145	; 0x91
 80010dc:	e029      	b.n	8001132 <Rx_Verita_engine_callBak+0x1d6>

						case VRC_Next:
							regisk->Mark.Flag_next = 0xFF; return VRC_Next;
 80010de:	683b      	ldr	r3, [r7, #0]
 80010e0:	22ff      	movs	r2, #255	; 0xff
 80010e2:	f883 204d 	strb.w	r2, [r3, #77]	; 0x4d
 80010e6:	23a2      	movs	r3, #162	; 0xa2
 80010e8:	e023      	b.n	8001132 <Rx_Verita_engine_callBak+0x1d6>

						case VRC_Flag_aa:
							regisk->Mark.Flag_aa = logu.U8[0]; return VRC_Flag_aa;
 80010ea:	7a3a      	ldrb	r2, [r7, #8]
 80010ec:	683b      	ldr	r3, [r7, #0]
 80010ee:	f883 204e 	strb.w	r2, [r3, #78]	; 0x4e
 80010f2:	23a3      	movs	r3, #163	; 0xa3
 80010f4:	e01d      	b.n	8001132 <Rx_Verita_engine_callBak+0x1d6>

						case VRC_Flag_bb:
							regisk->Mark.Flag_bb = logu.U8[0]; return VRC_Flag_bb;
 80010f6:	7a3a      	ldrb	r2, [r7, #8]
 80010f8:	683b      	ldr	r3, [r7, #0]
 80010fa:	f883 204f 	strb.w	r2, [r3, #79]	; 0x4f
 80010fe:	23a4      	movs	r3, #164	; 0xa4
 8001100:	e017      	b.n	8001132 <Rx_Verita_engine_callBak+0x1d6>
					}
				}

				/////////////////////// decode phase  //////////////////
			}
			else{return VRT_DataLoss;}//// checksum wrong
 8001102:	2393      	movs	r3, #147	; 0x93
 8001104:	e015      	b.n	8001132 <Rx_Verita_engine_callBak+0x1d6>

		}
		else{//// else wrong header
			index += Framesize_VRT; // 9
 8001106:	4b0d      	ldr	r3, [pc, #52]	; (800113c <Rx_Verita_engine_callBak+0x1e0>)
 8001108:	781b      	ldrb	r3, [r3, #0]
 800110a:	3309      	adds	r3, #9
 800110c:	b2da      	uxtb	r2, r3
 800110e:	4b0b      	ldr	r3, [pc, #44]	; (800113c <Rx_Verita_engine_callBak+0x1e0>)
 8001110:	701a      	strb	r2, [r3, #0]
			index %= RxbufferSize_VRT; // overflow
 8001112:	4b0a      	ldr	r3, [pc, #40]	; (800113c <Rx_Verita_engine_callBak+0x1e0>)
 8001114:	781a      	ldrb	r2, [r3, #0]
 8001116:	4b0b      	ldr	r3, [pc, #44]	; (8001144 <Rx_Verita_engine_callBak+0x1e8>)
 8001118:	fba3 1302 	umull	r1, r3, r3, r2
 800111c:	0859      	lsrs	r1, r3, #1
 800111e:	460b      	mov	r3, r1
 8001120:	00db      	lsls	r3, r3, #3
 8001122:	440b      	add	r3, r1
 8001124:	1ad3      	subs	r3, r2, r3
 8001126:	b2da      	uxtb	r2, r3
 8001128:	4b04      	ldr	r3, [pc, #16]	; (800113c <Rx_Verita_engine_callBak+0x1e0>)
 800112a:	701a      	strb	r2, [r3, #0]
 800112c:	e000      	b.n	8001130 <Rx_Verita_engine_callBak+0x1d4>
			if( chksum[1] == logger[5]){
 800112e:	bf00      	nop
		}


	return VRT_ERROR;
 8001130:	2390      	movs	r3, #144	; 0x90
}
 8001132:	4618      	mov	r0, r3
 8001134:	3710      	adds	r7, #16
 8001136:	46bd      	mov	sp, r7
 8001138:	bc90      	pop	{r4, r7}
 800113a:	4770      	bx	lr
 800113c:	200003bc 	.word	0x200003bc
 8001140:	200003c0 	.word	0x200003c0
 8001144:	38e38e39 	.word	0x38e38e39

08001148 <Tx_Rq_Verita_engine>:

VRTPTC_StatusTypedef Tx_Rq_Verita_engine(UART_HandleTypeDef *huart, Verita_Register_Bank *vrg_intn){
 8001148:	b580      	push	{r7, lr}
 800114a:	b084      	sub	sp, #16
 800114c:	af00      	add	r7, sp, #0
 800114e:	6078      	str	r0, [r7, #4]
 8001150:	6039      	str	r1, [r7, #0]
	/* @brief Send data back when request is flagged , recommend for client's use
	 * @param vrg_intn - Bank which collect request register & Flag // internal regis
	 * @param regist - databank array collect data to send
	 * */

	if(vrg_intn->Mark.flag_dataREQ){ // if flag is up
 8001152:	683b      	ldr	r3, [r7, #0]
 8001154:	885b      	ldrh	r3, [r3, #2]
 8001156:	2b00      	cmp	r3, #0
 8001158:	d011      	beq.n	800117e <Tx_Rq_Verita_engine+0x36>

		uint8_t regis_RQ = (uint8_t)vrg_intn->Mark.DataReq;
 800115a:	683b      	ldr	r3, [r7, #0]
 800115c:	881b      	ldrh	r3, [r3, #0]
 800115e:	73fb      	strb	r3, [r7, #15]
		//uint32_t data_reg = vrg_intn->U32[regis_RQ];

		//// send data
		Tx_UART_Verita_Packet_u32(huart, regis_RQ, vrg_intn->U32[regis_RQ]);
 8001160:	7bfa      	ldrb	r2, [r7, #15]
 8001162:	683b      	ldr	r3, [r7, #0]
 8001164:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8001168:	7bfb      	ldrb	r3, [r7, #15]
 800116a:	4619      	mov	r1, r3
 800116c:	6878      	ldr	r0, [r7, #4]
 800116e:	f000 f86a 	bl	8001246 <Tx_UART_Verita_Packet_u32>
		//// erase flag
		//vrg_intn->U32[VR_DataReq] = 0x00;
		vrg_intn->Mark.DataReq = 0x00;
 8001172:	683b      	ldr	r3, [r7, #0]
 8001174:	2200      	movs	r2, #0
 8001176:	801a      	strh	r2, [r3, #0]
		vrg_intn->Mark.flag_dataREQ = 0x00;
 8001178:	683b      	ldr	r3, [r7, #0]
 800117a:	2200      	movs	r2, #0
 800117c:	805a      	strh	r2, [r3, #2]
	}

	return VRT_OK;
 800117e:	2391      	movs	r3, #145	; 0x91
}
 8001180:	4618      	mov	r0, r3
 8001182:	3710      	adds	r7, #16
 8001184:	46bd      	mov	sp, r7
 8001186:	bd80      	pop	{r7, pc}

08001188 <Tx_UART_Verita_Packet_u8>:
//	} // end switch
//	return VRT_ERROR;
//}


void Tx_UART_Verita_Packet_u8(UART_HandleTypeDef *huart, uint8_t regis,uint8_t *pdata, uint8_t size){
 8001188:	b590      	push	{r4, r7, lr}
 800118a:	b08b      	sub	sp, #44	; 0x2c
 800118c:	af00      	add	r7, sp, #0
 800118e:	60f8      	str	r0, [r7, #12]
 8001190:	607a      	str	r2, [r7, #4]
 8001192:	461a      	mov	r2, r3
 8001194:	460b      	mov	r3, r1
 8001196:	72fb      	strb	r3, [r7, #11]
 8001198:	4613      	mov	r3, r2
 800119a:	72bb      	strb	r3, [r7, #10]
	 * @param pdata - Pointer to data buffer (u8 or u16 data elements).
	 * @param size  - Amount of data elements (u8 or u16) to be received.
	 *
	 * */

	uint8_t posit = 4; // start new position
 800119c:	2304      	movs	r3, #4
 800119e:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
	uint8_t pack[16] = {0x56, 0x52, 0x54, regis};
 80011a2:	f107 0314 	add.w	r3, r7, #20
 80011a6:	2200      	movs	r2, #0
 80011a8:	601a      	str	r2, [r3, #0]
 80011aa:	605a      	str	r2, [r3, #4]
 80011ac:	609a      	str	r2, [r3, #8]
 80011ae:	60da      	str	r2, [r3, #12]
 80011b0:	2356      	movs	r3, #86	; 0x56
 80011b2:	753b      	strb	r3, [r7, #20]
 80011b4:	2352      	movs	r3, #82	; 0x52
 80011b6:	757b      	strb	r3, [r7, #21]
 80011b8:	2354      	movs	r3, #84	; 0x54
 80011ba:	75bb      	strb	r3, [r7, #22]
 80011bc:	7afb      	ldrb	r3, [r7, #11]
 80011be:	75fb      	strb	r3, [r7, #23]
	uint8_t chksum = 0;
 80011c0:	2300      	movs	r3, #0
 80011c2:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26

	//// add data to packet
	for(register int j = 4; j < 4 + size ;j++){
 80011c6:	2404      	movs	r4, #4
 80011c8:	e00f      	b.n	80011ea <Tx_UART_Verita_Packet_u8+0x62>
			pack[j] = pdata[j-4];
 80011ca:	4623      	mov	r3, r4
 80011cc:	3b04      	subs	r3, #4
 80011ce:	687a      	ldr	r2, [r7, #4]
 80011d0:	4413      	add	r3, r2
 80011d2:	781a      	ldrb	r2, [r3, #0]
 80011d4:	f104 0328 	add.w	r3, r4, #40	; 0x28
 80011d8:	443b      	add	r3, r7
 80011da:	f803 2c14 	strb.w	r2, [r3, #-20]
			posit++;
 80011de:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80011e2:	3301      	adds	r3, #1
 80011e4:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
	for(register int j = 4; j < 4 + size ;j++){
 80011e8:	3401      	adds	r4, #1
 80011ea:	7abb      	ldrb	r3, [r7, #10]
 80011ec:	3303      	adds	r3, #3
 80011ee:	429c      	cmp	r4, r3
 80011f0:	ddeb      	ble.n	80011ca <Tx_UART_Verita_Packet_u8+0x42>
		}
	//// Checksum generate , +4 means +3 start pack & +1 regis
	for(register int j = 3; j < size + 4;j++){
 80011f2:	2403      	movs	r4, #3
 80011f4:	e00a      	b.n	800120c <Tx_UART_Verita_Packet_u8+0x84>
		chksum += pack[j];
 80011f6:	f104 0328 	add.w	r3, r4, #40	; 0x28
 80011fa:	443b      	add	r3, r7
 80011fc:	f813 2c14 	ldrb.w	r2, [r3, #-20]
 8001200:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8001204:	4413      	add	r3, r2
 8001206:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
	for(register int j = 3; j < size + 4;j++){
 800120a:	3401      	adds	r4, #1
 800120c:	7abb      	ldrb	r3, [r7, #10]
 800120e:	3303      	adds	r3, #3
 8001210:	429c      	cmp	r4, r3
 8001212:	ddf0      	ble.n	80011f6 <Tx_UART_Verita_Packet_u8+0x6e>
	}
	pack[posit] = ~chksum;
 8001214:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8001218:	f897 2026 	ldrb.w	r2, [r7, #38]	; 0x26
 800121c:	43d2      	mvns	r2, r2
 800121e:	b2d2      	uxtb	r2, r2
 8001220:	3328      	adds	r3, #40	; 0x28
 8001222:	443b      	add	r3, r7
 8001224:	f803 2c14 	strb.w	r2, [r3, #-20]


	HAL_UART_Transmit(huart, (uint8_t*)pack, posit+1, 40);
 8001228:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800122c:	b29b      	uxth	r3, r3
 800122e:	3301      	adds	r3, #1
 8001230:	b29a      	uxth	r2, r3
 8001232:	f107 0114 	add.w	r1, r7, #20
 8001236:	2328      	movs	r3, #40	; 0x28
 8001238:	68f8      	ldr	r0, [r7, #12]
 800123a:	f004 f870 	bl	800531e <HAL_UART_Transmit>
}
 800123e:	bf00      	nop
 8001240:	372c      	adds	r7, #44	; 0x2c
 8001242:	46bd      	mov	sp, r7
 8001244:	bd90      	pop	{r4, r7, pc}

08001246 <Tx_UART_Verita_Packet_u32>:

void Tx_UART_Verita_Packet_u32(UART_HandleTypeDef *huart, uint8_t regis,uint32_t pdata){
 8001246:	b590      	push	{r4, r7, lr}
 8001248:	b08b      	sub	sp, #44	; 0x2c
 800124a:	af00      	add	r7, sp, #0
 800124c:	60f8      	str	r0, [r7, #12]
 800124e:	460b      	mov	r3, r1
 8001250:	607a      	str	r2, [r7, #4]
 8001252:	72fb      	strb	r3, [r7, #11]
	 * @param size  - Amount of data elements (u8 or u16) to be received.
	 *
	 * */

	//// Verita Header ////
	uint8_t pack[16] = {0x56, 0x52, 0x54, regis};
 8001254:	f107 0314 	add.w	r3, r7, #20
 8001258:	2200      	movs	r2, #0
 800125a:	601a      	str	r2, [r3, #0]
 800125c:	605a      	str	r2, [r3, #4]
 800125e:	609a      	str	r2, [r3, #8]
 8001260:	60da      	str	r2, [r3, #12]
 8001262:	2356      	movs	r3, #86	; 0x56
 8001264:	753b      	strb	r3, [r7, #20]
 8001266:	2352      	movs	r3, #82	; 0x52
 8001268:	757b      	strb	r3, [r7, #21]
 800126a:	2354      	movs	r3, #84	; 0x54
 800126c:	75bb      	strb	r3, [r7, #22]
 800126e:	7afb      	ldrb	r3, [r7, #11]
 8001270:	75fb      	strb	r3, [r7, #23]

	uint8_t posit = 4; // start new position
 8001272:	2304      	movs	r3, #4
 8001274:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
	uint8_t chksum = 0;
 8001278:	2300      	movs	r3, #0
 800127a:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
		uint8_t  U8[4];
		uint32_t U32;
	}logu;

	//// add data to packet
	logu.U32 = pdata;
 800127e:	687b      	ldr	r3, [r7, #4]
 8001280:	613b      	str	r3, [r7, #16]
	for(register int j = 4; j < 8; j++){
 8001282:	2404      	movs	r4, #4
 8001284:	e00f      	b.n	80012a6 <Tx_UART_Verita_Packet_u32+0x60>
			pack[j] = logu.U8[j-4];
 8001286:	1f23      	subs	r3, r4, #4
 8001288:	3328      	adds	r3, #40	; 0x28
 800128a:	443b      	add	r3, r7
 800128c:	f813 2c18 	ldrb.w	r2, [r3, #-24]
 8001290:	f104 0328 	add.w	r3, r4, #40	; 0x28
 8001294:	443b      	add	r3, r7
 8001296:	f803 2c14 	strb.w	r2, [r3, #-20]
			posit++;
 800129a:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800129e:	3301      	adds	r3, #1
 80012a0:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
	for(register int j = 4; j < 8; j++){
 80012a4:	3401      	adds	r4, #1
 80012a6:	2c07      	cmp	r4, #7
 80012a8:	dded      	ble.n	8001286 <Tx_UART_Verita_Packet_u32+0x40>
		}
	//// Checksum generate , +4 means +3 start pack & +1 regis
	for(register int j = 3; j < 8; j++){
 80012aa:	2403      	movs	r4, #3
 80012ac:	e00a      	b.n	80012c4 <Tx_UART_Verita_Packet_u32+0x7e>
		chksum += pack[j];
 80012ae:	f104 0328 	add.w	r3, r4, #40	; 0x28
 80012b2:	443b      	add	r3, r7
 80012b4:	f813 2c14 	ldrb.w	r2, [r3, #-20]
 80012b8:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 80012bc:	4413      	add	r3, r2
 80012be:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
	for(register int j = 3; j < 8; j++){
 80012c2:	3401      	adds	r4, #1
 80012c4:	2c07      	cmp	r4, #7
 80012c6:	ddf2      	ble.n	80012ae <Tx_UART_Verita_Packet_u32+0x68>
	}
	pack[posit] = ~chksum;
 80012c8:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80012cc:	f897 2026 	ldrb.w	r2, [r7, #38]	; 0x26
 80012d0:	43d2      	mvns	r2, r2
 80012d2:	b2d2      	uxtb	r2, r2
 80012d4:	3328      	adds	r3, #40	; 0x28
 80012d6:	443b      	add	r3, r7
 80012d8:	f803 2c14 	strb.w	r2, [r3, #-20]


	HAL_UART_Transmit(huart, (uint8_t*)pack, posit+1, 50);
 80012dc:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80012e0:	b29b      	uxth	r3, r3
 80012e2:	3301      	adds	r3, #1
 80012e4:	b29a      	uxth	r2, r3
 80012e6:	f107 0114 	add.w	r1, r7, #20
 80012ea:	2332      	movs	r3, #50	; 0x32
 80012ec:	68f8      	ldr	r0, [r7, #12]
 80012ee:	f004 f816 	bl	800531e <HAL_UART_Transmit>
}
 80012f2:	bf00      	nop
 80012f4:	372c      	adds	r7, #44	; 0x2c
 80012f6:	46bd      	mov	sp, r7
 80012f8:	bd90      	pop	{r4, r7, pc}

080012fa <Tx_UART_Verita_Command>:

void Tx_UART_Verita_Command(UART_HandleTypeDef *huart, VRTPTC_CMDef cmd, uint8_t regis){
 80012fa:	b590      	push	{r4, r7, lr}
 80012fc:	b089      	sub	sp, #36	; 0x24
 80012fe:	af00      	add	r7, sp, #0
 8001300:	6078      	str	r0, [r7, #4]
 8001302:	460b      	mov	r3, r1
 8001304:	70fb      	strb	r3, [r7, #3]
 8001306:	4613      	mov	r3, r2
 8001308:	70bb      	strb	r3, [r7, #2]
	 * 				  [VRC_Request] destination register need to request
	 * */

	//// Verita Header ////
	//// Send data request & Flag
	uint8_t pack[16] = {0x56, 0x52, 0x54, cmd, regis, 0x00, 0xFF, 0xAA};
 800130a:	f107 030c 	add.w	r3, r7, #12
 800130e:	2200      	movs	r2, #0
 8001310:	601a      	str	r2, [r3, #0]
 8001312:	605a      	str	r2, [r3, #4]
 8001314:	609a      	str	r2, [r3, #8]
 8001316:	60da      	str	r2, [r3, #12]
 8001318:	2356      	movs	r3, #86	; 0x56
 800131a:	733b      	strb	r3, [r7, #12]
 800131c:	2352      	movs	r3, #82	; 0x52
 800131e:	737b      	strb	r3, [r7, #13]
 8001320:	2354      	movs	r3, #84	; 0x54
 8001322:	73bb      	strb	r3, [r7, #14]
 8001324:	78fb      	ldrb	r3, [r7, #3]
 8001326:	73fb      	strb	r3, [r7, #15]
 8001328:	78bb      	ldrb	r3, [r7, #2]
 800132a:	743b      	strb	r3, [r7, #16]
 800132c:	23ff      	movs	r3, #255	; 0xff
 800132e:	74bb      	strb	r3, [r7, #18]
 8001330:	23aa      	movs	r3, #170	; 0xaa
 8001332:	74fb      	strb	r3, [r7, #19]

	//uint8_t posit = 4; // start new position
	uint8_t chksum = 0;
 8001334:	2300      	movs	r3, #0
 8001336:	77fb      	strb	r3, [r7, #31]

	//if(cmd == VRC_Request){}

	//// Checksum generate , +4 means +3 start pack & +1 regis
	for(register int j = 3; j < 8; j++){
 8001338:	2403      	movs	r4, #3
 800133a:	e008      	b.n	800134e <Tx_UART_Verita_Command+0x54>
		chksum += pack[j];
 800133c:	f104 0320 	add.w	r3, r4, #32
 8001340:	443b      	add	r3, r7
 8001342:	f813 2c14 	ldrb.w	r2, [r3, #-20]
 8001346:	7ffb      	ldrb	r3, [r7, #31]
 8001348:	4413      	add	r3, r2
 800134a:	77fb      	strb	r3, [r7, #31]
	for(register int j = 3; j < 8; j++){
 800134c:	3401      	adds	r4, #1
 800134e:	2c07      	cmp	r4, #7
 8001350:	ddf4      	ble.n	800133c <Tx_UART_Verita_Command+0x42>
	}
	pack[8] = ~chksum;
 8001352:	7ffb      	ldrb	r3, [r7, #31]
 8001354:	43db      	mvns	r3, r3
 8001356:	b2db      	uxtb	r3, r3
 8001358:	753b      	strb	r3, [r7, #20]

	HAL_UART_Transmit(huart, (uint8_t*)pack, 9, 30);
 800135a:	f107 010c 	add.w	r1, r7, #12
 800135e:	231e      	movs	r3, #30
 8001360:	2209      	movs	r2, #9
 8001362:	6878      	ldr	r0, [r7, #4]
 8001364:	f003 ffdb 	bl	800531e <HAL_UART_Transmit>
}
 8001368:	bf00      	nop
 800136a:	3724      	adds	r7, #36	; 0x24
 800136c:	46bd      	mov	sp, r7
 800136e:	bd90      	pop	{r4, r7, pc}

08001370 <gpio_selftest_input_pupdr_1>:
//// lists All port - pin to inspect first // avoid special pin like osilators / UART
//// GPIO_PIN_x is in bit position format (0 2 4 8 16 ...) which loss if stored in that form and log2() to calculate back
//uint16_t List_GPIOC[] = {0,1,2,3,4,5,6,7,8,9,10,11,12,13};


uint32_t gpio_selftest_input_pupdr_1(GPIO_TypeDef* GPIOx,uint16_t *Lista_GPIOx){
 8001370:	b590      	push	{r4, r7, lr}
 8001372:	b087      	sub	sp, #28
 8001374:	af00      	add	r7, sp, #0
 8001376:	6078      	str	r0, [r7, #4]
 8001378:	6039      	str	r1, [r7, #0]

	uint32_t result = 0;
 800137a:	2300      	movs	r3, #0
 800137c:	60bb      	str	r3, [r7, #8]

	uint32_t temp_mode = GPIOx->MODER;
 800137e:	687b      	ldr	r3, [r7, #4]
 8001380:	681b      	ldr	r3, [r3, #0]
 8001382:	617b      	str	r3, [r7, #20]
	uint32_t temp_pupdr = GPIOx->PUPDR;
 8001384:	687b      	ldr	r3, [r7, #4]
 8001386:	68db      	ldr	r3, [r3, #12]
 8001388:	613b      	str	r3, [r7, #16]

	//uint16_t sizearr = sizeof(Lista_GPIOx); // / sizeof(List_GPIOC[0])
	//// use instead of sizeof which return array length input into function as 4
	uint16_t sizearr = 0;
 800138a:	2300      	movs	r3, #0
 800138c:	81fb      	strh	r3, [r7, #14]
	for(register int i = 0; i <= 17 ;i++){
 800138e:	2400      	movs	r4, #0
 8001390:	e00a      	b.n	80013a8 <gpio_selftest_input_pupdr_1+0x38>
		if(Lista_GPIOx[i] == 20){
 8001392:	4623      	mov	r3, r4
 8001394:	005b      	lsls	r3, r3, #1
 8001396:	683a      	ldr	r2, [r7, #0]
 8001398:	4413      	add	r3, r2
 800139a:	881b      	ldrh	r3, [r3, #0]
 800139c:	2b14      	cmp	r3, #20
 800139e:	d006      	beq.n	80013ae <gpio_selftest_input_pupdr_1+0x3e>
			break;
		}else{
			sizearr++;
 80013a0:	89fb      	ldrh	r3, [r7, #14]
 80013a2:	3301      	adds	r3, #1
 80013a4:	81fb      	strh	r3, [r7, #14]
	for(register int i = 0; i <= 17 ;i++){
 80013a6:	3401      	adds	r4, #1
 80013a8:	2c11      	cmp	r4, #17
 80013aa:	ddf2      	ble.n	8001392 <gpio_selftest_input_pupdr_1+0x22>
 80013ac:	e000      	b.n	80013b0 <gpio_selftest_input_pupdr_1+0x40>
			break;
 80013ae:	bf00      	nop
		}
	}


	//// ------------------ Input PULLUP ------------------------------
	for(register int i = 0;i < sizearr; i++){
 80013b0:	2400      	movs	r4, #0
 80013b2:	e00e      	b.n	80013d2 <gpio_selftest_input_pupdr_1+0x62>
		temp_mode &= ~( 0b11 << (Lista_GPIOx[i] * 2U)); // clear only 2 register want to reconfig by shift 11 to prefer position then & it's invert to the previous read
 80013b4:	4623      	mov	r3, r4
 80013b6:	005b      	lsls	r3, r3, #1
 80013b8:	683a      	ldr	r2, [r7, #0]
 80013ba:	4413      	add	r3, r2
 80013bc:	881b      	ldrh	r3, [r3, #0]
 80013be:	005b      	lsls	r3, r3, #1
 80013c0:	2203      	movs	r2, #3
 80013c2:	fa02 f303 	lsl.w	r3, r2, r3
 80013c6:	43db      	mvns	r3, r3
 80013c8:	461a      	mov	r2, r3
 80013ca:	697b      	ldr	r3, [r7, #20]
 80013cc:	4013      	ands	r3, r2
 80013ce:	617b      	str	r3, [r7, #20]
	for(register int i = 0;i < sizearr; i++){
 80013d0:	3401      	adds	r4, #1
 80013d2:	89fb      	ldrh	r3, [r7, #14]
 80013d4:	429c      	cmp	r4, r3
 80013d6:	dbed      	blt.n	80013b4 <gpio_selftest_input_pupdr_1+0x44>
		temp_mode |= ( GPIO_MODE_INPUT << (Lista_GPIOx[i] * 2U));
	}
	GPIOx->MODER = temp_mode;
 80013d8:	687b      	ldr	r3, [r7, #4]
 80013da:	697a      	ldr	r2, [r7, #20]
 80013dc:	601a      	str	r2, [r3, #0]


	for(register int i = 0;i < sizearr; i++){
 80013de:	2400      	movs	r4, #0
 80013e0:	e01a      	b.n	8001418 <gpio_selftest_input_pupdr_1+0xa8>
		temp_pupdr &= ~( 0b11 << (Lista_GPIOx[i] * 2U)); // clear only 2 register want to reconfig by shift 11 to prefer position then & it's invert to the previous read
 80013e2:	4623      	mov	r3, r4
 80013e4:	005b      	lsls	r3, r3, #1
 80013e6:	683a      	ldr	r2, [r7, #0]
 80013e8:	4413      	add	r3, r2
 80013ea:	881b      	ldrh	r3, [r3, #0]
 80013ec:	005b      	lsls	r3, r3, #1
 80013ee:	2203      	movs	r2, #3
 80013f0:	fa02 f303 	lsl.w	r3, r2, r3
 80013f4:	43db      	mvns	r3, r3
 80013f6:	461a      	mov	r2, r3
 80013f8:	693b      	ldr	r3, [r7, #16]
 80013fa:	4013      	ands	r3, r2
 80013fc:	613b      	str	r3, [r7, #16]
		temp_pupdr |= ( GPIO_PULLUP << (Lista_GPIOx[i] * 2U));
 80013fe:	4623      	mov	r3, r4
 8001400:	005b      	lsls	r3, r3, #1
 8001402:	683a      	ldr	r2, [r7, #0]
 8001404:	4413      	add	r3, r2
 8001406:	881b      	ldrh	r3, [r3, #0]
 8001408:	005b      	lsls	r3, r3, #1
 800140a:	2201      	movs	r2, #1
 800140c:	fa02 f303 	lsl.w	r3, r2, r3
 8001410:	693a      	ldr	r2, [r7, #16]
 8001412:	4313      	orrs	r3, r2
 8001414:	613b      	str	r3, [r7, #16]
	for(register int i = 0;i < sizearr; i++){
 8001416:	3401      	adds	r4, #1
 8001418:	89fb      	ldrh	r3, [r7, #14]
 800141a:	429c      	cmp	r4, r3
 800141c:	dbe1      	blt.n	80013e2 <gpio_selftest_input_pupdr_1+0x72>
	}
	GPIOx->PUPDR = temp_pupdr;
 800141e:	687b      	ldr	r3, [r7, #4]
 8001420:	693a      	ldr	r2, [r7, #16]
 8001422:	60da      	str	r2, [r3, #12]
	HAL_Delay(1);
 8001424:	2001      	movs	r0, #1
 8001426:	f001 fae7 	bl	80029f8 <HAL_Delay>
	result |= (GPIOx->IDR) << 16;
 800142a:	687b      	ldr	r3, [r7, #4]
 800142c:	691b      	ldr	r3, [r3, #16]
 800142e:	041b      	lsls	r3, r3, #16
 8001430:	68ba      	ldr	r2, [r7, #8]
 8001432:	4313      	orrs	r3, r2
 8001434:	60bb      	str	r3, [r7, #8]

	//// ------------------ Input PULLDOWN ------------------------------
	for(register int i = 0;i < sizearr; i++){
 8001436:	2400      	movs	r4, #0
 8001438:	e01a      	b.n	8001470 <gpio_selftest_input_pupdr_1+0x100>
		temp_pupdr &= ~( 0b11 << (Lista_GPIOx[i] * 2U)); // clear only 2 register want to reconfig by shift 11 to prefer position then & it's invert to the previous read
 800143a:	4623      	mov	r3, r4
 800143c:	005b      	lsls	r3, r3, #1
 800143e:	683a      	ldr	r2, [r7, #0]
 8001440:	4413      	add	r3, r2
 8001442:	881b      	ldrh	r3, [r3, #0]
 8001444:	005b      	lsls	r3, r3, #1
 8001446:	2203      	movs	r2, #3
 8001448:	fa02 f303 	lsl.w	r3, r2, r3
 800144c:	43db      	mvns	r3, r3
 800144e:	461a      	mov	r2, r3
 8001450:	693b      	ldr	r3, [r7, #16]
 8001452:	4013      	ands	r3, r2
 8001454:	613b      	str	r3, [r7, #16]
		temp_pupdr |= ( GPIO_PULLDOWN << (Lista_GPIOx[i] * 2U));
 8001456:	4623      	mov	r3, r4
 8001458:	005b      	lsls	r3, r3, #1
 800145a:	683a      	ldr	r2, [r7, #0]
 800145c:	4413      	add	r3, r2
 800145e:	881b      	ldrh	r3, [r3, #0]
 8001460:	005b      	lsls	r3, r3, #1
 8001462:	2202      	movs	r2, #2
 8001464:	fa02 f303 	lsl.w	r3, r2, r3
 8001468:	693a      	ldr	r2, [r7, #16]
 800146a:	4313      	orrs	r3, r2
 800146c:	613b      	str	r3, [r7, #16]
	for(register int i = 0;i < sizearr; i++){
 800146e:	3401      	adds	r4, #1
 8001470:	89fb      	ldrh	r3, [r7, #14]
 8001472:	429c      	cmp	r4, r3
 8001474:	dbe1      	blt.n	800143a <gpio_selftest_input_pupdr_1+0xca>
	}
	GPIOx->PUPDR = temp_pupdr;
 8001476:	687b      	ldr	r3, [r7, #4]
 8001478:	693a      	ldr	r2, [r7, #16]
 800147a:	60da      	str	r2, [r3, #12]
	HAL_Delay(5);
 800147c:	2005      	movs	r0, #5
 800147e:	f001 fabb 	bl	80029f8 <HAL_Delay>
	result |= GPIOx->IDR;
 8001482:	687b      	ldr	r3, [r7, #4]
 8001484:	691b      	ldr	r3, [r3, #16]
 8001486:	68ba      	ldr	r2, [r7, #8]
 8001488:	4313      	orrs	r3, r2
 800148a:	60bb      	str	r3, [r7, #8]

	return result;
 800148c:	68bb      	ldr	r3, [r7, #8]

	}
 800148e:	4618      	mov	r0, r3
 8001490:	371c      	adds	r7, #28
 8001492:	46bd      	mov	sp, r7
 8001494:	bd90      	pop	{r4, r7, pc}

08001496 <gpio_selftest_output_pp_1>:

//// output pushpull
uint32_t gpio_selftest_output_pp_1(GPIO_TypeDef* GPIOx,uint16_t *Lista_GPIOx){
 8001496:	b590      	push	{r4, r7, lr}
 8001498:	b087      	sub	sp, #28
 800149a:	af00      	add	r7, sp, #0
 800149c:	6078      	str	r0, [r7, #4]
 800149e:	6039      	str	r1, [r7, #0]
	uint32_t temp_mode = GPIOx->MODER;
 80014a0:	687b      	ldr	r3, [r7, #4]
 80014a2:	681b      	ldr	r3, [r3, #0]
 80014a4:	617b      	str	r3, [r7, #20]
	uint32_t temp_bsrr = 0;
 80014a6:	2300      	movs	r3, #0
 80014a8:	613b      	str	r3, [r7, #16]
	uint32_t result = 0;
 80014aa:	2300      	movs	r3, #0
 80014ac:	60bb      	str	r3, [r7, #8]

	uint16_t sizearr = 0;
 80014ae:	2300      	movs	r3, #0
 80014b0:	81fb      	strh	r3, [r7, #14]
	//// use instead of sizeof
	for(register int i = 0; i <= 17 ;i++){
 80014b2:	2400      	movs	r4, #0
 80014b4:	e00a      	b.n	80014cc <gpio_selftest_output_pp_1+0x36>
		if(Lista_GPIOx[i] == 20){
 80014b6:	4623      	mov	r3, r4
 80014b8:	005b      	lsls	r3, r3, #1
 80014ba:	683a      	ldr	r2, [r7, #0]
 80014bc:	4413      	add	r3, r2
 80014be:	881b      	ldrh	r3, [r3, #0]
 80014c0:	2b14      	cmp	r3, #20
 80014c2:	d006      	beq.n	80014d2 <gpio_selftest_output_pp_1+0x3c>
			break;
		}else{
			sizearr++;
 80014c4:	89fb      	ldrh	r3, [r7, #14]
 80014c6:	3301      	adds	r3, #1
 80014c8:	81fb      	strh	r3, [r7, #14]
	for(register int i = 0; i <= 17 ;i++){
 80014ca:	3401      	adds	r4, #1
 80014cc:	2c11      	cmp	r4, #17
 80014ce:	ddf2      	ble.n	80014b6 <gpio_selftest_output_pp_1+0x20>
 80014d0:	e000      	b.n	80014d4 <gpio_selftest_output_pp_1+0x3e>
			break;
 80014d2:	bf00      	nop
		}
	}

	///// -------------- Set Output Pushpull ---------------------
	for(register int i = 0;i < sizearr; i++){
 80014d4:	2400      	movs	r4, #0
 80014d6:	e01a      	b.n	800150e <gpio_selftest_output_pp_1+0x78>
			temp_mode &= ~( 0b11 << (Lista_GPIOx[i] * 2U)); // clear only 2 register want to reconfig by shift 11 to prefer position then & it's invert to the previous read
 80014d8:	4623      	mov	r3, r4
 80014da:	005b      	lsls	r3, r3, #1
 80014dc:	683a      	ldr	r2, [r7, #0]
 80014de:	4413      	add	r3, r2
 80014e0:	881b      	ldrh	r3, [r3, #0]
 80014e2:	005b      	lsls	r3, r3, #1
 80014e4:	2203      	movs	r2, #3
 80014e6:	fa02 f303 	lsl.w	r3, r2, r3
 80014ea:	43db      	mvns	r3, r3
 80014ec:	461a      	mov	r2, r3
 80014ee:	697b      	ldr	r3, [r7, #20]
 80014f0:	4013      	ands	r3, r2
 80014f2:	617b      	str	r3, [r7, #20]
			temp_mode |= ( GPIO_MODE_OUTPUT_PP << (Lista_GPIOx[i] * 2U));
 80014f4:	4623      	mov	r3, r4
 80014f6:	005b      	lsls	r3, r3, #1
 80014f8:	683a      	ldr	r2, [r7, #0]
 80014fa:	4413      	add	r3, r2
 80014fc:	881b      	ldrh	r3, [r3, #0]
 80014fe:	005b      	lsls	r3, r3, #1
 8001500:	2201      	movs	r2, #1
 8001502:	fa02 f303 	lsl.w	r3, r2, r3
 8001506:	697a      	ldr	r2, [r7, #20]
 8001508:	4313      	orrs	r3, r2
 800150a:	617b      	str	r3, [r7, #20]
	for(register int i = 0;i < sizearr; i++){
 800150c:	3401      	adds	r4, #1
 800150e:	89fb      	ldrh	r3, [r7, #14]
 8001510:	429c      	cmp	r4, r3
 8001512:	dbe1      	blt.n	80014d8 <gpio_selftest_output_pp_1+0x42>
		}
	GPIOx->MODER = temp_mode;
 8001514:	687b      	ldr	r3, [r7, #4]
 8001516:	697a      	ldr	r2, [r7, #20]
 8001518:	601a      	str	r2, [r3, #0]

	//// write SET to BSRR
	for(register int i = 0;i < sizearr; i++){
 800151a:	2400      	movs	r4, #0
 800151c:	e019      	b.n	8001552 <gpio_selftest_output_pp_1+0xbc>
			temp_bsrr &= ~( 0b1 << Lista_GPIOx[i]); // clear only register want to reconfig by shift 11 to prefer position then & it's invert to the previous read
 800151e:	4623      	mov	r3, r4
 8001520:	005b      	lsls	r3, r3, #1
 8001522:	683a      	ldr	r2, [r7, #0]
 8001524:	4413      	add	r3, r2
 8001526:	881b      	ldrh	r3, [r3, #0]
 8001528:	461a      	mov	r2, r3
 800152a:	2301      	movs	r3, #1
 800152c:	4093      	lsls	r3, r2
 800152e:	43db      	mvns	r3, r3
 8001530:	461a      	mov	r2, r3
 8001532:	693b      	ldr	r3, [r7, #16]
 8001534:	4013      	ands	r3, r2
 8001536:	613b      	str	r3, [r7, #16]
			temp_bsrr |= ( GPIO_PIN_SET << Lista_GPIOx[i]);
 8001538:	4623      	mov	r3, r4
 800153a:	005b      	lsls	r3, r3, #1
 800153c:	683a      	ldr	r2, [r7, #0]
 800153e:	4413      	add	r3, r2
 8001540:	881b      	ldrh	r3, [r3, #0]
 8001542:	461a      	mov	r2, r3
 8001544:	2301      	movs	r3, #1
 8001546:	4093      	lsls	r3, r2
 8001548:	461a      	mov	r2, r3
 800154a:	693b      	ldr	r3, [r7, #16]
 800154c:	4313      	orrs	r3, r2
 800154e:	613b      	str	r3, [r7, #16]
	for(register int i = 0;i < sizearr; i++){
 8001550:	3401      	adds	r4, #1
 8001552:	89fb      	ldrh	r3, [r7, #14]
 8001554:	429c      	cmp	r4, r3
 8001556:	dbe2      	blt.n	800151e <gpio_selftest_output_pp_1+0x88>
		}
	GPIOx->BSRR = temp_bsrr; // insert 1 into SET position
 8001558:	687b      	ldr	r3, [r7, #4]
 800155a:	693a      	ldr	r2, [r7, #16]
 800155c:	619a      	str	r2, [r3, #24]

	//// Read Back #1 get set
	HAL_Delay(1);
 800155e:	2001      	movs	r0, #1
 8001560:	f001 fa4a 	bl	80029f8 <HAL_Delay>
	result |= (GPIOx->IDR) << 16;
 8001564:	687b      	ldr	r3, [r7, #4]
 8001566:	691b      	ldr	r3, [r3, #16]
 8001568:	041b      	lsls	r3, r3, #16
 800156a:	68ba      	ldr	r2, [r7, #8]
 800156c:	4313      	orrs	r3, r2
 800156e:	60bb      	str	r3, [r7, #8]
	HAL_Delay(1);
 8001570:	2001      	movs	r0, #1
 8001572:	f001 fa41 	bl	80029f8 <HAL_Delay>

	//// write RESET to BSRR
	GPIOx->BSRR = temp_bsrr << 16; // insert 1 into RESET position << 16
 8001576:	693b      	ldr	r3, [r7, #16]
 8001578:	041a      	lsls	r2, r3, #16
 800157a:	687b      	ldr	r3, [r7, #4]
 800157c:	619a      	str	r2, [r3, #24]
	//// Read Back #2 get Reset
	HAL_Delay(1);
 800157e:	2001      	movs	r0, #1
 8001580:	f001 fa3a 	bl	80029f8 <HAL_Delay>
	result |= GPIOx->IDR;
 8001584:	687b      	ldr	r3, [r7, #4]
 8001586:	691b      	ldr	r3, [r3, #16]
 8001588:	68ba      	ldr	r2, [r7, #8]
 800158a:	4313      	orrs	r3, r2
 800158c:	60bb      	str	r3, [r7, #8]

	return result;
 800158e:	68bb      	ldr	r3, [r7, #8]
}
 8001590:	4618      	mov	r0, r3
 8001592:	371c      	adds	r7, #28
 8001594:	46bd      	mov	sp, r7
 8001596:	bd90      	pop	{r4, r7, pc}

08001598 <gpio_selftest_output_od_1>:

//// output opendrain
/* Open drain mode: A “0” in the Output register activates the N-MOS whereas a “1”
 * in the Output register leaves the port in Hi-Z (the P-MOS is never activated)
 * */
uint32_t gpio_selftest_output_od_1(GPIO_TypeDef* GPIOx,uint16_t *Lista_GPIOx){
 8001598:	b590      	push	{r4, r7, lr}
 800159a:	b089      	sub	sp, #36	; 0x24
 800159c:	af00      	add	r7, sp, #0
 800159e:	6078      	str	r0, [r7, #4]
 80015a0:	6039      	str	r1, [r7, #0]
	uint32_t temp_mode = GPIOx->MODER;
 80015a2:	687b      	ldr	r3, [r7, #4]
 80015a4:	681b      	ldr	r3, [r3, #0]
 80015a6:	61fb      	str	r3, [r7, #28]
	uint32_t temp_bsrr = 0;
 80015a8:	2300      	movs	r3, #0
 80015aa:	61bb      	str	r3, [r7, #24]
	uint32_t temp_pupdr = 0;
 80015ac:	2300      	movs	r3, #0
 80015ae:	617b      	str	r3, [r7, #20]
	uint32_t result = 0;
 80015b0:	2300      	movs	r3, #0
 80015b2:	60fb      	str	r3, [r7, #12]

	uint16_t sizearr = 0;
 80015b4:	2300      	movs	r3, #0
 80015b6:	827b      	strh	r3, [r7, #18]
	//// use instead of sizeof
	for(register int i = 0; i <= 17 ;i++){
 80015b8:	2400      	movs	r4, #0
 80015ba:	e00a      	b.n	80015d2 <gpio_selftest_output_od_1+0x3a>
		if(Lista_GPIOx[i] == 20){
 80015bc:	4623      	mov	r3, r4
 80015be:	005b      	lsls	r3, r3, #1
 80015c0:	683a      	ldr	r2, [r7, #0]
 80015c2:	4413      	add	r3, r2
 80015c4:	881b      	ldrh	r3, [r3, #0]
 80015c6:	2b14      	cmp	r3, #20
 80015c8:	d006      	beq.n	80015d8 <gpio_selftest_output_od_1+0x40>
			break;
		}else{
			sizearr++;
 80015ca:	8a7b      	ldrh	r3, [r7, #18]
 80015cc:	3301      	adds	r3, #1
 80015ce:	827b      	strh	r3, [r7, #18]
	for(register int i = 0; i <= 17 ;i++){
 80015d0:	3401      	adds	r4, #1
 80015d2:	2c11      	cmp	r4, #17
 80015d4:	ddf2      	ble.n	80015bc <gpio_selftest_output_od_1+0x24>
 80015d6:	e000      	b.n	80015da <gpio_selftest_output_od_1+0x42>
			break;
 80015d8:	bf00      	nop
		}
	}

	///// -------------- Set Output  opendrain ---------------------
	for(register int i = 0;i < sizearr; i++){
 80015da:	2400      	movs	r4, #0
 80015dc:	e01a      	b.n	8001614 <gpio_selftest_output_od_1+0x7c>
			temp_mode &= ~( 0b11 << (Lista_GPIOx[i] * 2U)); // clear only 2 register want to reconfig by shift 11 to prefer position then & it's invert to the previous read
 80015de:	4623      	mov	r3, r4
 80015e0:	005b      	lsls	r3, r3, #1
 80015e2:	683a      	ldr	r2, [r7, #0]
 80015e4:	4413      	add	r3, r2
 80015e6:	881b      	ldrh	r3, [r3, #0]
 80015e8:	005b      	lsls	r3, r3, #1
 80015ea:	2203      	movs	r2, #3
 80015ec:	fa02 f303 	lsl.w	r3, r2, r3
 80015f0:	43db      	mvns	r3, r3
 80015f2:	461a      	mov	r2, r3
 80015f4:	69fb      	ldr	r3, [r7, #28]
 80015f6:	4013      	ands	r3, r2
 80015f8:	61fb      	str	r3, [r7, #28]
			temp_mode |= ( GPIO_MODE_OUTPUT_OD << (Lista_GPIOx[i] * 2U));
 80015fa:	4623      	mov	r3, r4
 80015fc:	005b      	lsls	r3, r3, #1
 80015fe:	683a      	ldr	r2, [r7, #0]
 8001600:	4413      	add	r3, r2
 8001602:	881b      	ldrh	r3, [r3, #0]
 8001604:	005b      	lsls	r3, r3, #1
 8001606:	2211      	movs	r2, #17
 8001608:	fa02 f303 	lsl.w	r3, r2, r3
 800160c:	69fa      	ldr	r2, [r7, #28]
 800160e:	4313      	orrs	r3, r2
 8001610:	61fb      	str	r3, [r7, #28]
	for(register int i = 0;i < sizearr; i++){
 8001612:	3401      	adds	r4, #1
 8001614:	8a7b      	ldrh	r3, [r7, #18]
 8001616:	429c      	cmp	r4, r3
 8001618:	dbe1      	blt.n	80015de <gpio_selftest_output_od_1+0x46>
		}
	GPIOx->MODER = temp_mode;
 800161a:	687b      	ldr	r3, [r7, #4]
 800161c:	69fa      	ldr	r2, [r7, #28]
 800161e:	601a      	str	r2, [r3, #0]

	//// Set Pullup for Hi-Z State read
	for(register int i = 0;i < sizearr; i++){
 8001620:	2400      	movs	r4, #0
 8001622:	e01a      	b.n	800165a <gpio_selftest_output_od_1+0xc2>
		temp_pupdr &= ~( 0b11 << (Lista_GPIOx[i] * 2U)); // clear only 2 register want to reconfig by shift 11 to prefer position then & it's invert to the previous read
 8001624:	4623      	mov	r3, r4
 8001626:	005b      	lsls	r3, r3, #1
 8001628:	683a      	ldr	r2, [r7, #0]
 800162a:	4413      	add	r3, r2
 800162c:	881b      	ldrh	r3, [r3, #0]
 800162e:	005b      	lsls	r3, r3, #1
 8001630:	2203      	movs	r2, #3
 8001632:	fa02 f303 	lsl.w	r3, r2, r3
 8001636:	43db      	mvns	r3, r3
 8001638:	461a      	mov	r2, r3
 800163a:	697b      	ldr	r3, [r7, #20]
 800163c:	4013      	ands	r3, r2
 800163e:	617b      	str	r3, [r7, #20]
		temp_pupdr |= ( GPIO_PULLUP << (Lista_GPIOx[i] * 2U));
 8001640:	4623      	mov	r3, r4
 8001642:	005b      	lsls	r3, r3, #1
 8001644:	683a      	ldr	r2, [r7, #0]
 8001646:	4413      	add	r3, r2
 8001648:	881b      	ldrh	r3, [r3, #0]
 800164a:	005b      	lsls	r3, r3, #1
 800164c:	2201      	movs	r2, #1
 800164e:	fa02 f303 	lsl.w	r3, r2, r3
 8001652:	697a      	ldr	r2, [r7, #20]
 8001654:	4313      	orrs	r3, r2
 8001656:	617b      	str	r3, [r7, #20]
	for(register int i = 0;i < sizearr; i++){
 8001658:	3401      	adds	r4, #1
 800165a:	8a7b      	ldrh	r3, [r7, #18]
 800165c:	429c      	cmp	r4, r3
 800165e:	dbe1      	blt.n	8001624 <gpio_selftest_output_od_1+0x8c>
	}
	GPIOx->PUPDR = temp_pupdr;
 8001660:	687b      	ldr	r3, [r7, #4]
 8001662:	697a      	ldr	r2, [r7, #20]
 8001664:	60da      	str	r2, [r3, #12]

	//// write SET to BSRR
	for(register int i = 0;i < sizearr; i++){
 8001666:	2400      	movs	r4, #0
 8001668:	e019      	b.n	800169e <gpio_selftest_output_od_1+0x106>
			temp_bsrr &= ~( 0b1 << Lista_GPIOx[i]); // clear only register want to reconfig by shift 11 to prefer position then & it's invert to the previous read
 800166a:	4623      	mov	r3, r4
 800166c:	005b      	lsls	r3, r3, #1
 800166e:	683a      	ldr	r2, [r7, #0]
 8001670:	4413      	add	r3, r2
 8001672:	881b      	ldrh	r3, [r3, #0]
 8001674:	461a      	mov	r2, r3
 8001676:	2301      	movs	r3, #1
 8001678:	4093      	lsls	r3, r2
 800167a:	43db      	mvns	r3, r3
 800167c:	461a      	mov	r2, r3
 800167e:	69bb      	ldr	r3, [r7, #24]
 8001680:	4013      	ands	r3, r2
 8001682:	61bb      	str	r3, [r7, #24]
			temp_bsrr |= ( GPIO_PIN_SET << Lista_GPIOx[i]);
 8001684:	4623      	mov	r3, r4
 8001686:	005b      	lsls	r3, r3, #1
 8001688:	683a      	ldr	r2, [r7, #0]
 800168a:	4413      	add	r3, r2
 800168c:	881b      	ldrh	r3, [r3, #0]
 800168e:	461a      	mov	r2, r3
 8001690:	2301      	movs	r3, #1
 8001692:	4093      	lsls	r3, r2
 8001694:	461a      	mov	r2, r3
 8001696:	69bb      	ldr	r3, [r7, #24]
 8001698:	4313      	orrs	r3, r2
 800169a:	61bb      	str	r3, [r7, #24]
	for(register int i = 0;i < sizearr; i++){
 800169c:	3401      	adds	r4, #1
 800169e:	8a7b      	ldrh	r3, [r7, #18]
 80016a0:	429c      	cmp	r4, r3
 80016a2:	dbe2      	blt.n	800166a <gpio_selftest_output_od_1+0xd2>
		}
	GPIOx->BSRR = temp_bsrr; // insert 1 into SET position
 80016a4:	687b      	ldr	r3, [r7, #4]
 80016a6:	69ba      	ldr	r2, [r7, #24]
 80016a8:	619a      	str	r2, [r3, #24]

	//// Read Back #1 get set
	HAL_Delay(1);
 80016aa:	2001      	movs	r0, #1
 80016ac:	f001 f9a4 	bl	80029f8 <HAL_Delay>
	result |= (GPIOx->IDR) << 16;
 80016b0:	687b      	ldr	r3, [r7, #4]
 80016b2:	691b      	ldr	r3, [r3, #16]
 80016b4:	041b      	lsls	r3, r3, #16
 80016b6:	68fa      	ldr	r2, [r7, #12]
 80016b8:	4313      	orrs	r3, r2
 80016ba:	60fb      	str	r3, [r7, #12]
	HAL_Delay(1);
 80016bc:	2001      	movs	r0, #1
 80016be:	f001 f99b 	bl	80029f8 <HAL_Delay>

	//// write RESET to BSRR
	GPIOx->BSRR = temp_bsrr << 16; // insert 1 into RESET position << 16
 80016c2:	69bb      	ldr	r3, [r7, #24]
 80016c4:	041a      	lsls	r2, r3, #16
 80016c6:	687b      	ldr	r3, [r7, #4]
 80016c8:	619a      	str	r2, [r3, #24]
	//// Read Back #2 get Reset
	HAL_Delay(1);
 80016ca:	2001      	movs	r0, #1
 80016cc:	f001 f994 	bl	80029f8 <HAL_Delay>
	result |= GPIOx->IDR;
 80016d0:	687b      	ldr	r3, [r7, #4]
 80016d2:	691b      	ldr	r3, [r3, #16]
 80016d4:	68fa      	ldr	r2, [r7, #12]
 80016d6:	4313      	orrs	r3, r2
 80016d8:	60fb      	str	r3, [r7, #12]

	return result;
 80016da:	68fb      	ldr	r3, [r7, #12]
}
 80016dc:	4618      	mov	r0, r3
 80016de:	3724      	adds	r7, #36	; 0x24
 80016e0:	46bd      	mov	sp, r7
 80016e2:	bd90      	pop	{r4, r7, pc}

080016e4 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80016e4:	b5b0      	push	{r4, r5, r7, lr}
 80016e6:	b092      	sub	sp, #72	; 0x48
 80016e8:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80016ea:	f001 f913 	bl	8002914 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80016ee:	f000 faad 	bl	8001c4c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80016f2:	f000 fc53 	bl	8001f9c <MX_GPIO_Init>
  MX_DMA_Init();
 80016f6:	f000 fc31 	bl	8001f5c <MX_DMA_Init>
  MX_USART2_UART_Init();
 80016fa:	f000 fbdb 	bl	8001eb4 <MX_USART2_UART_Init>
  MX_ADC1_Init();
 80016fe:	f000 fb0d 	bl	8001d1c <MX_ADC1_Init>
  MX_TIM3_Init();
 8001702:	f000 fb5f 	bl	8001dc4 <MX_TIM3_Init>
  MX_USART6_UART_Init();
 8001706:	f000 fbff 	bl	8001f08 <MX_USART6_UART_Init>
  /* USER CODE BEGIN 2 */

  CPUTemprdINIT();
 800170a:	f000 fccd 	bl	80020a8 <CPUTemprdINIT>

  char temp[]="----------------- F411_Verita_Client --------------------\r\n";
 800170e:	4baf      	ldr	r3, [pc, #700]	; (80019cc <main+0x2e8>)
 8001710:	1d3c      	adds	r4, r7, #4
 8001712:	461d      	mov	r5, r3
 8001714:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001716:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001718:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800171a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800171c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800171e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001720:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8001724:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  HAL_UART_Transmit(&huart2, (uint8_t*)temp, strlen(temp),10);
 8001728:	1d3b      	adds	r3, r7, #4
 800172a:	4618      	mov	r0, r3
 800172c:	f7fe fd58 	bl	80001e0 <strlen>
 8001730:	4603      	mov	r3, r0
 8001732:	b29a      	uxth	r2, r3
 8001734:	1d39      	adds	r1, r7, #4
 8001736:	230a      	movs	r3, #10
 8001738:	48a5      	ldr	r0, [pc, #660]	; (80019d0 <main+0x2ec>)
 800173a:	f003 fdf0 	bl	800531e <HAL_UART_Transmit>

  ////  ------------- UART Recieve : Circular DMA here--------------------------
  //HAL_UART_Receive_DMA(&huart6, &RxBufferMtCl[0], RxbufferSize_VRT);

  VR_Cli.Mark.FirmwareVer = FIRMWARE_VER;
 800173e:	4ba5      	ldr	r3, [pc, #660]	; (80019d4 <main+0x2f0>)
 8001740:	4aa5      	ldr	r2, [pc, #660]	; (80019d8 <main+0x2f4>)
 8001742:	649a      	str	r2, [r3, #72]	; 0x48
  {

	  //rslt = Rx_Verita_engine(RxBufferMtCl, &VR_Cli);
	  //Tx_Rq_Verita_engine(&huart6, &VR_Cli);
	  ////  ------------- UART Recieve : Normal DMA --------------------------
	  HAL_UART_Receive_DMA(&huart6, &RxBufferMtCl[0], 9);
 8001744:	2209      	movs	r2, #9
 8001746:	49a5      	ldr	r1, [pc, #660]	; (80019dc <main+0x2f8>)
 8001748:	48a5      	ldr	r0, [pc, #660]	; (80019e0 <main+0x2fc>)
 800174a:	f003 fe7a 	bl	8005442 <HAL_UART_Receive_DMA>

	  if(HAL_GetTick() >= timestamp_one){
 800174e:	f001 f947 	bl	80029e0 <HAL_GetTick>
 8001752:	4602      	mov	r2, r0
 8001754:	4ba3      	ldr	r3, [pc, #652]	; (80019e4 <main+0x300>)
 8001756:	681b      	ldr	r3, [r3, #0]
 8001758:	429a      	cmp	r2, r3
 800175a:	f0c0 80d2 	bcc.w	8001902 <main+0x21e>
		  timestamp_one += 1000;
 800175e:	4ba1      	ldr	r3, [pc, #644]	; (80019e4 <main+0x300>)
 8001760:	681b      	ldr	r3, [r3, #0]
 8001762:	f503 737a 	add.w	r3, r3, #1000	; 0x3e8
 8001766:	4a9f      	ldr	r2, [pc, #636]	; (80019e4 <main+0x300>)
 8001768:	6013      	str	r3, [r2, #0]

		  HAL_GPIO_TogglePin(LD2_GPIO_Port, LD2_Pin);
 800176a:	2120      	movs	r1, #32
 800176c:	489e      	ldr	r0, [pc, #632]	; (80019e8 <main+0x304>)
 800176e:	f002 fb78 	bl	8003e62 <HAL_GPIO_TogglePin>

		  cputmpraw = CPUTempread();
 8001772:	f000 fcad 	bl	80020d0 <CPUTempread>
 8001776:	4603      	mov	r3, r0
 8001778:	461a      	mov	r2, r3
 800177a:	4b9c      	ldr	r3, [pc, #624]	; (80019ec <main+0x308>)
 800177c:	801a      	strh	r2, [r3, #0]
		  VR_Cli.Mark.cputemp = CPUTempread();
 800177e:	f000 fca7 	bl	80020d0 <CPUTempread>
 8001782:	4603      	mov	r3, r0
 8001784:	461a      	mov	r2, r3
 8001786:	4b93      	ldr	r3, [pc, #588]	; (80019d4 <main+0x2f0>)
 8001788:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44

		  cputempCC = TempEquat(ADCTVolta(cputmpraw));
 800178c:	4b97      	ldr	r3, [pc, #604]	; (80019ec <main+0x308>)
 800178e:	881b      	ldrh	r3, [r3, #0]
 8001790:	4618      	mov	r0, r3
 8001792:	f000 fcc1 	bl	8002118 <ADCTVolta>
 8001796:	eef0 7a40 	vmov.f32	s15, s0
 800179a:	eeb0 0a67 	vmov.f32	s0, s15
 800179e:	f000 fceb 	bl	8002178 <TempEquat>
 80017a2:	eef0 7a40 	vmov.f32	s15, s0
 80017a6:	4b92      	ldr	r3, [pc, #584]	; (80019f0 <main+0x30c>)
 80017a8:	edc3 7a00 	vstr	s15, [r3]

		  sprintf(uartTXBf, "\r\n - - - - - - - - - - - - - - - - - - - - - - - - -\r\n");
 80017ac:	4991      	ldr	r1, [pc, #580]	; (80019f4 <main+0x310>)
 80017ae:	4892      	ldr	r0, [pc, #584]	; (80019f8 <main+0x314>)
 80017b0:	f005 f838 	bl	8006824 <siprintf>
		  HAL_UART_Transmit(&huart2, (uint8_t*)uartTXBf, strlen(uartTXBf),10);
 80017b4:	4890      	ldr	r0, [pc, #576]	; (80019f8 <main+0x314>)
 80017b6:	f7fe fd13 	bl	80001e0 <strlen>
 80017ba:	4603      	mov	r3, r0
 80017bc:	b29a      	uxth	r2, r3
 80017be:	230a      	movs	r3, #10
 80017c0:	498d      	ldr	r1, [pc, #564]	; (80019f8 <main+0x314>)
 80017c2:	4883      	ldr	r0, [pc, #524]	; (80019d0 <main+0x2ec>)
 80017c4:	f003 fdab 	bl	800531e <HAL_UART_Transmit>

		  sprintf(uartTXBf, "cputempraw = %d => %.3f C\r\n ",
 80017c8:	4b88      	ldr	r3, [pc, #544]	; (80019ec <main+0x308>)
 80017ca:	881b      	ldrh	r3, [r3, #0]
 80017cc:	461c      	mov	r4, r3
 80017ce:	4b88      	ldr	r3, [pc, #544]	; (80019f0 <main+0x30c>)
 80017d0:	681b      	ldr	r3, [r3, #0]
 80017d2:	4618      	mov	r0, r3
 80017d4:	f7fe fec0 	bl	8000558 <__aeabi_f2d>
 80017d8:	4602      	mov	r2, r0
 80017da:	460b      	mov	r3, r1
 80017dc:	e9cd 2300 	strd	r2, r3, [sp]
 80017e0:	4622      	mov	r2, r4
 80017e2:	4986      	ldr	r1, [pc, #536]	; (80019fc <main+0x318>)
 80017e4:	4884      	ldr	r0, [pc, #528]	; (80019f8 <main+0x314>)
 80017e6:	f005 f81d 	bl	8006824 <siprintf>
				  cputmpraw,
				  cputempCC);
		  HAL_UART_Transmit(&huart2, (uint8_t*)uartTXBf, strlen(uartTXBf),10);
 80017ea:	4883      	ldr	r0, [pc, #524]	; (80019f8 <main+0x314>)
 80017ec:	f7fe fcf8 	bl	80001e0 <strlen>
 80017f0:	4603      	mov	r3, r0
 80017f2:	b29a      	uxth	r2, r3
 80017f4:	230a      	movs	r3, #10
 80017f6:	4980      	ldr	r1, [pc, #512]	; (80019f8 <main+0x314>)
 80017f8:	4875      	ldr	r0, [pc, #468]	; (80019d0 <main+0x2ec>)
 80017fa:	f003 fd90 	bl	800531e <HAL_UART_Transmit>

		  //// Print GPIO Test Result
		  if(counter_flagger){
 80017fe:	4b80      	ldr	r3, [pc, #512]	; (8001a00 <main+0x31c>)
 8001800:	781b      	ldrb	r3, [r3, #0]
 8001802:	2b00      	cmp	r3, #0
 8001804:	d07d      	beq.n	8001902 <main+0x21e>
			  sprintf(uartTXBf, WR_A_PUPDR); HAL_UART_Transmit(&huart2, (uint8_t*)uartTXBf, strlen(uartTXBf),10);
 8001806:	497f      	ldr	r1, [pc, #508]	; (8001a04 <main+0x320>)
 8001808:	487b      	ldr	r0, [pc, #492]	; (80019f8 <main+0x314>)
 800180a:	f005 f80b 	bl	8006824 <siprintf>
 800180e:	487a      	ldr	r0, [pc, #488]	; (80019f8 <main+0x314>)
 8001810:	f7fe fce6 	bl	80001e0 <strlen>
 8001814:	4603      	mov	r3, r0
 8001816:	b29a      	uxth	r2, r3
 8001818:	230a      	movs	r3, #10
 800181a:	4977      	ldr	r1, [pc, #476]	; (80019f8 <main+0x314>)
 800181c:	486c      	ldr	r0, [pc, #432]	; (80019d0 <main+0x2ec>)
 800181e:	f003 fd7e 	bl	800531e <HAL_UART_Transmit>

			  sprintf(uartTXBf, WR_A_OPP); HAL_UART_Transmit(&huart2, (uint8_t*)uartTXBf, strlen(uartTXBf),10);
 8001822:	4979      	ldr	r1, [pc, #484]	; (8001a08 <main+0x324>)
 8001824:	4874      	ldr	r0, [pc, #464]	; (80019f8 <main+0x314>)
 8001826:	f004 fffd 	bl	8006824 <siprintf>
 800182a:	4873      	ldr	r0, [pc, #460]	; (80019f8 <main+0x314>)
 800182c:	f7fe fcd8 	bl	80001e0 <strlen>
 8001830:	4603      	mov	r3, r0
 8001832:	b29a      	uxth	r2, r3
 8001834:	230a      	movs	r3, #10
 8001836:	4970      	ldr	r1, [pc, #448]	; (80019f8 <main+0x314>)
 8001838:	4865      	ldr	r0, [pc, #404]	; (80019d0 <main+0x2ec>)
 800183a:	f003 fd70 	bl	800531e <HAL_UART_Transmit>

			  sprintf(uartTXBf, WR_A_OOD); HAL_UART_Transmit(&huart2, (uint8_t*)uartTXBf, strlen(uartTXBf),10);
 800183e:	4973      	ldr	r1, [pc, #460]	; (8001a0c <main+0x328>)
 8001840:	486d      	ldr	r0, [pc, #436]	; (80019f8 <main+0x314>)
 8001842:	f004 ffef 	bl	8006824 <siprintf>
 8001846:	486c      	ldr	r0, [pc, #432]	; (80019f8 <main+0x314>)
 8001848:	f7fe fcca 	bl	80001e0 <strlen>
 800184c:	4603      	mov	r3, r0
 800184e:	b29a      	uxth	r2, r3
 8001850:	230a      	movs	r3, #10
 8001852:	4969      	ldr	r1, [pc, #420]	; (80019f8 <main+0x314>)
 8001854:	485e      	ldr	r0, [pc, #376]	; (80019d0 <main+0x2ec>)
 8001856:	f003 fd62 	bl	800531e <HAL_UART_Transmit>

			  sprintf(uartTXBf, WR_B_PUPDR); HAL_UART_Transmit(&huart2, (uint8_t*)uartTXBf, strlen(uartTXBf),10);
 800185a:	496d      	ldr	r1, [pc, #436]	; (8001a10 <main+0x32c>)
 800185c:	4866      	ldr	r0, [pc, #408]	; (80019f8 <main+0x314>)
 800185e:	f004 ffe1 	bl	8006824 <siprintf>
 8001862:	4865      	ldr	r0, [pc, #404]	; (80019f8 <main+0x314>)
 8001864:	f7fe fcbc 	bl	80001e0 <strlen>
 8001868:	4603      	mov	r3, r0
 800186a:	b29a      	uxth	r2, r3
 800186c:	230a      	movs	r3, #10
 800186e:	4962      	ldr	r1, [pc, #392]	; (80019f8 <main+0x314>)
 8001870:	4857      	ldr	r0, [pc, #348]	; (80019d0 <main+0x2ec>)
 8001872:	f003 fd54 	bl	800531e <HAL_UART_Transmit>

			  sprintf(uartTXBf, WR_B_OPP); HAL_UART_Transmit(&huart2, (uint8_t*)uartTXBf, strlen(uartTXBf),10);
 8001876:	4967      	ldr	r1, [pc, #412]	; (8001a14 <main+0x330>)
 8001878:	485f      	ldr	r0, [pc, #380]	; (80019f8 <main+0x314>)
 800187a:	f004 ffd3 	bl	8006824 <siprintf>
 800187e:	485e      	ldr	r0, [pc, #376]	; (80019f8 <main+0x314>)
 8001880:	f7fe fcae 	bl	80001e0 <strlen>
 8001884:	4603      	mov	r3, r0
 8001886:	b29a      	uxth	r2, r3
 8001888:	230a      	movs	r3, #10
 800188a:	495b      	ldr	r1, [pc, #364]	; (80019f8 <main+0x314>)
 800188c:	4850      	ldr	r0, [pc, #320]	; (80019d0 <main+0x2ec>)
 800188e:	f003 fd46 	bl	800531e <HAL_UART_Transmit>

			  sprintf(uartTXBf, WR_B_OOD); HAL_UART_Transmit(&huart2, (uint8_t*)uartTXBf, strlen(uartTXBf),10);
 8001892:	4961      	ldr	r1, [pc, #388]	; (8001a18 <main+0x334>)
 8001894:	4858      	ldr	r0, [pc, #352]	; (80019f8 <main+0x314>)
 8001896:	f004 ffc5 	bl	8006824 <siprintf>
 800189a:	4857      	ldr	r0, [pc, #348]	; (80019f8 <main+0x314>)
 800189c:	f7fe fca0 	bl	80001e0 <strlen>
 80018a0:	4603      	mov	r3, r0
 80018a2:	b29a      	uxth	r2, r3
 80018a4:	230a      	movs	r3, #10
 80018a6:	4954      	ldr	r1, [pc, #336]	; (80019f8 <main+0x314>)
 80018a8:	4849      	ldr	r0, [pc, #292]	; (80019d0 <main+0x2ec>)
 80018aa:	f003 fd38 	bl	800531e <HAL_UART_Transmit>

			  sprintf(uartTXBf, WR_C_PUPDR); HAL_UART_Transmit(&huart2, (uint8_t*)uartTXBf, strlen(uartTXBf),10);
 80018ae:	495b      	ldr	r1, [pc, #364]	; (8001a1c <main+0x338>)
 80018b0:	4851      	ldr	r0, [pc, #324]	; (80019f8 <main+0x314>)
 80018b2:	f004 ffb7 	bl	8006824 <siprintf>
 80018b6:	4850      	ldr	r0, [pc, #320]	; (80019f8 <main+0x314>)
 80018b8:	f7fe fc92 	bl	80001e0 <strlen>
 80018bc:	4603      	mov	r3, r0
 80018be:	b29a      	uxth	r2, r3
 80018c0:	230a      	movs	r3, #10
 80018c2:	494d      	ldr	r1, [pc, #308]	; (80019f8 <main+0x314>)
 80018c4:	4842      	ldr	r0, [pc, #264]	; (80019d0 <main+0x2ec>)
 80018c6:	f003 fd2a 	bl	800531e <HAL_UART_Transmit>

			  sprintf(uartTXBf, WR_C_OPP); HAL_UART_Transmit(&huart2, (uint8_t*)uartTXBf, strlen(uartTXBf),10);
 80018ca:	4955      	ldr	r1, [pc, #340]	; (8001a20 <main+0x33c>)
 80018cc:	484a      	ldr	r0, [pc, #296]	; (80019f8 <main+0x314>)
 80018ce:	f004 ffa9 	bl	8006824 <siprintf>
 80018d2:	4849      	ldr	r0, [pc, #292]	; (80019f8 <main+0x314>)
 80018d4:	f7fe fc84 	bl	80001e0 <strlen>
 80018d8:	4603      	mov	r3, r0
 80018da:	b29a      	uxth	r2, r3
 80018dc:	230a      	movs	r3, #10
 80018de:	4946      	ldr	r1, [pc, #280]	; (80019f8 <main+0x314>)
 80018e0:	483b      	ldr	r0, [pc, #236]	; (80019d0 <main+0x2ec>)
 80018e2:	f003 fd1c 	bl	800531e <HAL_UART_Transmit>

			  sprintf(uartTXBf, WR_C_OOD); HAL_UART_Transmit(&huart2, (uint8_t*)uartTXBf, strlen(uartTXBf),10);
 80018e6:	494f      	ldr	r1, [pc, #316]	; (8001a24 <main+0x340>)
 80018e8:	4843      	ldr	r0, [pc, #268]	; (80019f8 <main+0x314>)
 80018ea:	f004 ff9b 	bl	8006824 <siprintf>
 80018ee:	4842      	ldr	r0, [pc, #264]	; (80019f8 <main+0x314>)
 80018f0:	f7fe fc76 	bl	80001e0 <strlen>
 80018f4:	4603      	mov	r3, r0
 80018f6:	b29a      	uxth	r2, r3
 80018f8:	230a      	movs	r3, #10
 80018fa:	493f      	ldr	r1, [pc, #252]	; (80019f8 <main+0x314>)
 80018fc:	4834      	ldr	r0, [pc, #208]	; (80019d0 <main+0x2ec>)
 80018fe:	f003 fd0e 	bl	800531e <HAL_UART_Transmit>
//		  gpio_C_rd[3] = HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_10);
		  //HAL_GPIO_TogglePin(GPIOA, GPIO_PIN_9);

	  }

	  if(flag_gpioselftest){
 8001902:	4b49      	ldr	r3, [pc, #292]	; (8001a28 <main+0x344>)
 8001904:	781b      	ldrb	r3, [r3, #0]
 8001906:	2b00      	cmp	r3, #0
 8001908:	d02d      	beq.n	8001966 <main+0x282>


		  //// ---------- Verita send 1 set --------------------------
		  static uint8_t gg = 0x66;
		  static uint8_t rg = 0x03;
		  uint8_t ggg[4] = {0x00, 0x11, 0x33, gg};
 800190a:	2300      	movs	r3, #0
 800190c:	703b      	strb	r3, [r7, #0]
 800190e:	2311      	movs	r3, #17
 8001910:	707b      	strb	r3, [r7, #1]
 8001912:	2333      	movs	r3, #51	; 0x33
 8001914:	70bb      	strb	r3, [r7, #2]
 8001916:	4b45      	ldr	r3, [pc, #276]	; (8001a2c <main+0x348>)
 8001918:	781b      	ldrb	r3, [r3, #0]
 800191a:	70fb      	strb	r3, [r7, #3]
		  Tx_UART_Verita_Packet_u8(&huart6, rg, ggg, sizeof(ggg));
 800191c:	4b44      	ldr	r3, [pc, #272]	; (8001a30 <main+0x34c>)
 800191e:	7819      	ldrb	r1, [r3, #0]
 8001920:	463a      	mov	r2, r7
 8001922:	2304      	movs	r3, #4
 8001924:	482e      	ldr	r0, [pc, #184]	; (80019e0 <main+0x2fc>)
 8001926:	f7ff fc2f 	bl	8001188 <Tx_UART_Verita_Packet_u8>

		  gg++; rg++;
 800192a:	4b40      	ldr	r3, [pc, #256]	; (8001a2c <main+0x348>)
 800192c:	781b      	ldrb	r3, [r3, #0]
 800192e:	3301      	adds	r3, #1
 8001930:	b2da      	uxtb	r2, r3
 8001932:	4b3e      	ldr	r3, [pc, #248]	; (8001a2c <main+0x348>)
 8001934:	701a      	strb	r2, [r3, #0]
 8001936:	4b3e      	ldr	r3, [pc, #248]	; (8001a30 <main+0x34c>)
 8001938:	781b      	ldrb	r3, [r3, #0]
 800193a:	3301      	adds	r3, #1
 800193c:	b2da      	uxtb	r2, r3
 800193e:	4b3c      	ldr	r3, [pc, #240]	; (8001a30 <main+0x34c>)
 8001940:	701a      	strb	r2, [r3, #0]

		  Tx_UART_Verita_Packet_u32(&huart6, VR_FWID, (uint32_t)FIRMWARE_VER);
 8001942:	4a25      	ldr	r2, [pc, #148]	; (80019d8 <main+0x2f4>)
 8001944:	2112      	movs	r1, #18
 8001946:	4826      	ldr	r0, [pc, #152]	; (80019e0 <main+0x2fc>)
 8001948:	f7ff fc7d 	bl	8001246 <Tx_UART_Verita_Packet_u32>

		  Tx_UART_Verita_Packet_u32(&huart6, 0x92, (uint32_t)0x00FF00AA);
 800194c:	4a39      	ldr	r2, [pc, #228]	; (8001a34 <main+0x350>)
 800194e:	2192      	movs	r1, #146	; 0x92
 8001950:	4823      	ldr	r0, [pc, #140]	; (80019e0 <main+0x2fc>)
 8001952:	f7ff fc78 	bl	8001246 <Tx_UART_Verita_Packet_u32>
		  Tx_UART_Verita_Packet_u32(&huart6, 0x13, 0x12); //// data request
 8001956:	2212      	movs	r2, #18
 8001958:	2113      	movs	r1, #19
 800195a:	4821      	ldr	r0, [pc, #132]	; (80019e0 <main+0x2fc>)
 800195c:	f7ff fc73 	bl	8001246 <Tx_UART_Verita_Packet_u32>

		  //VR_Cli.Mark.Flag_ger = 0x02;
		  flag_gpioselftest = 0;
 8001960:	4b31      	ldr	r3, [pc, #196]	; (8001a28 <main+0x344>)
 8001962:	2200      	movs	r2, #0
 8001964:	701a      	strb	r2, [r3, #0]

	  }

	  //// Flag test
	  if(VR_Cli.Mark.Flag_ger == VRF_GPIO_Runalltest){
 8001966:	4b1b      	ldr	r3, [pc, #108]	; (80019d4 <main+0x2f0>)
 8001968:	f893 304c 	ldrb.w	r3, [r3, #76]	; 0x4c
 800196c:	2b02      	cmp	r3, #2
 800196e:	f040 80e9 	bne.w	8001b44 <main+0x460>
		  counter_flagger++;
 8001972:	4b23      	ldr	r3, [pc, #140]	; (8001a00 <main+0x31c>)
 8001974:	781b      	ldrb	r3, [r3, #0]
 8001976:	3301      	adds	r3, #1
 8001978:	b2da      	uxtb	r2, r3
 800197a:	4b21      	ldr	r3, [pc, #132]	; (8001a00 <main+0x31c>)
 800197c:	701a      	strb	r2, [r3, #0]

		  ////record default GPIO setup before modified in testscript
		  gpio_rec_mode[0] = GPIOA->MODER;
 800197e:	4b1a      	ldr	r3, [pc, #104]	; (80019e8 <main+0x304>)
 8001980:	681b      	ldr	r3, [r3, #0]
 8001982:	4a2d      	ldr	r2, [pc, #180]	; (8001a38 <main+0x354>)
 8001984:	6013      	str	r3, [r2, #0]
		  gpio_rec_pupdr[0] = GPIOA->PUPDR;
 8001986:	4b18      	ldr	r3, [pc, #96]	; (80019e8 <main+0x304>)
 8001988:	68db      	ldr	r3, [r3, #12]
 800198a:	4a2c      	ldr	r2, [pc, #176]	; (8001a3c <main+0x358>)
 800198c:	6013      	str	r3, [r2, #0]

		  //// Run GPIO Testscript all here or run before While
		  VR_Cli.Mark.PA_PUPDR = gpio_selftest_input_pupdr_1(GPIOA, List_GPIOA);
 800198e:	492c      	ldr	r1, [pc, #176]	; (8001a40 <main+0x35c>)
 8001990:	4815      	ldr	r0, [pc, #84]	; (80019e8 <main+0x304>)
 8001992:	f7ff fced 	bl	8001370 <gpio_selftest_input_pupdr_1>
 8001996:	4603      	mov	r3, r0
 8001998:	4a0e      	ldr	r2, [pc, #56]	; (80019d4 <main+0x2f0>)
 800199a:	6053      	str	r3, [r2, #4]
		  VR_Cli.Mark.PB_PUPDR = gpio_selftest_input_pupdr_1(GPIOB, List_GPIOB);
 800199c:	4929      	ldr	r1, [pc, #164]	; (8001a44 <main+0x360>)
 800199e:	482a      	ldr	r0, [pc, #168]	; (8001a48 <main+0x364>)
 80019a0:	f7ff fce6 	bl	8001370 <gpio_selftest_input_pupdr_1>
 80019a4:	4603      	mov	r3, r0
 80019a6:	4a0b      	ldr	r2, [pc, #44]	; (80019d4 <main+0x2f0>)
 80019a8:	6113      	str	r3, [r2, #16]
		  VR_Cli.Mark.PC_PUPDR = gpio_selftest_input_pupdr_1(GPIOC, List_GPIOC);
 80019aa:	4928      	ldr	r1, [pc, #160]	; (8001a4c <main+0x368>)
 80019ac:	4828      	ldr	r0, [pc, #160]	; (8001a50 <main+0x36c>)
 80019ae:	f7ff fcdf 	bl	8001370 <gpio_selftest_input_pupdr_1>
 80019b2:	4603      	mov	r3, r0
 80019b4:	4a07      	ldr	r2, [pc, #28]	; (80019d4 <main+0x2f0>)
 80019b6:	61d3      	str	r3, [r2, #28]

		  HAL_Delay(5);
 80019b8:	2005      	movs	r0, #5
 80019ba:	f001 f81d 	bl	80029f8 <HAL_Delay>

		  VR_Cli.Mark.PA_OUT_PP = gpio_selftest_output_pp_1(GPIOA, List_GPIOA);
 80019be:	4920      	ldr	r1, [pc, #128]	; (8001a40 <main+0x35c>)
 80019c0:	4809      	ldr	r0, [pc, #36]	; (80019e8 <main+0x304>)
 80019c2:	f7ff fd68 	bl	8001496 <gpio_selftest_output_pp_1>
 80019c6:	4603      	mov	r3, r0
 80019c8:	e044      	b.n	8001a54 <main+0x370>
 80019ca:	bf00      	nop
 80019cc:	08008da8 	.word	0x08008da8
 80019d0:	2000045c 	.word	0x2000045c
 80019d4:	20000584 	.word	0x20000584
 80019d8:	03300323 	.word	0x03300323
 80019dc:	200005e8 	.word	0x200005e8
 80019e0:	200004a0 	.word	0x200004a0
 80019e4:	20000564 	.word	0x20000564
 80019e8:	40020000 	.word	0x40020000
 80019ec:	20000558 	.word	0x20000558
 80019f0:	2000055c 	.word	0x2000055c
 80019f4:	08008d50 	.word	0x08008d50
 80019f8:	200005f4 	.word	0x200005f4
 80019fc:	08008d88 	.word	0x08008d88
 8001a00:	20000561 	.word	0x20000561
 8001a04:	20000058 	.word	0x20000058
 8001a08:	200000d0 	.word	0x200000d0
 8001a0c:	20000148 	.word	0x20000148
 8001a10:	20000080 	.word	0x20000080
 8001a14:	200000f8 	.word	0x200000f8
 8001a18:	20000170 	.word	0x20000170
 8001a1c:	200000a8 	.word	0x200000a8
 8001a20:	20000120 	.word	0x20000120
 8001a24:	20000198 	.word	0x20000198
 8001a28:	20000580 	.word	0x20000580
 8001a2c:	200001c0 	.word	0x200001c0
 8001a30:	200001c1 	.word	0x200001c1
 8001a34:	00ff00aa 	.word	0x00ff00aa
 8001a38:	20000568 	.word	0x20000568
 8001a3c:	20000574 	.word	0x20000574
 8001a40:	20000000 	.word	0x20000000
 8001a44:	20000018 	.word	0x20000018
 8001a48:	40020400 	.word	0x40020400
 8001a4c:	20000038 	.word	0x20000038
 8001a50:	40020800 	.word	0x40020800
 8001a54:	4a6a      	ldr	r2, [pc, #424]	; (8001c00 <main+0x51c>)
 8001a56:	6093      	str	r3, [r2, #8]
		  VR_Cli.Mark.PB_OUT_PP = gpio_selftest_output_pp_1(GPIOB, List_GPIOB);
 8001a58:	496a      	ldr	r1, [pc, #424]	; (8001c04 <main+0x520>)
 8001a5a:	486b      	ldr	r0, [pc, #428]	; (8001c08 <main+0x524>)
 8001a5c:	f7ff fd1b 	bl	8001496 <gpio_selftest_output_pp_1>
 8001a60:	4603      	mov	r3, r0
 8001a62:	4a67      	ldr	r2, [pc, #412]	; (8001c00 <main+0x51c>)
 8001a64:	6153      	str	r3, [r2, #20]
		  VR_Cli.Mark.PC_OUT_PP = gpio_selftest_output_pp_1(GPIOC, List_GPIOC);
 8001a66:	4969      	ldr	r1, [pc, #420]	; (8001c0c <main+0x528>)
 8001a68:	4869      	ldr	r0, [pc, #420]	; (8001c10 <main+0x52c>)
 8001a6a:	f7ff fd14 	bl	8001496 <gpio_selftest_output_pp_1>
 8001a6e:	4603      	mov	r3, r0
 8001a70:	4a63      	ldr	r2, [pc, #396]	; (8001c00 <main+0x51c>)
 8001a72:	6213      	str	r3, [r2, #32]

		  HAL_Delay(5);
 8001a74:	2005      	movs	r0, #5
 8001a76:	f000 ffbf 	bl	80029f8 <HAL_Delay>

		  VR_Cli.Mark.PA_OUT_OD = gpio_selftest_output_od_1(GPIOA, List_GPIOA);
 8001a7a:	4966      	ldr	r1, [pc, #408]	; (8001c14 <main+0x530>)
 8001a7c:	4866      	ldr	r0, [pc, #408]	; (8001c18 <main+0x534>)
 8001a7e:	f7ff fd8b 	bl	8001598 <gpio_selftest_output_od_1>
 8001a82:	4603      	mov	r3, r0
 8001a84:	4a5e      	ldr	r2, [pc, #376]	; (8001c00 <main+0x51c>)
 8001a86:	60d3      	str	r3, [r2, #12]
		  VR_Cli.Mark.PB_OUT_OD = gpio_selftest_output_od_1(GPIOB, List_GPIOB);
 8001a88:	495e      	ldr	r1, [pc, #376]	; (8001c04 <main+0x520>)
 8001a8a:	485f      	ldr	r0, [pc, #380]	; (8001c08 <main+0x524>)
 8001a8c:	f7ff fd84 	bl	8001598 <gpio_selftest_output_od_1>
 8001a90:	4603      	mov	r3, r0
 8001a92:	4a5b      	ldr	r2, [pc, #364]	; (8001c00 <main+0x51c>)
 8001a94:	6193      	str	r3, [r2, #24]
		  VR_Cli.Mark.PC_OUT_OD = gpio_selftest_output_od_1(GPIOC, List_GPIOC);
 8001a96:	495d      	ldr	r1, [pc, #372]	; (8001c0c <main+0x528>)
 8001a98:	485d      	ldr	r0, [pc, #372]	; (8001c10 <main+0x52c>)
 8001a9a:	f7ff fd7d 	bl	8001598 <gpio_selftest_output_od_1>
 8001a9e:	4603      	mov	r3, r0
 8001aa0:	4a57      	ldr	r2, [pc, #348]	; (8001c00 <main+0x51c>)
 8001aa2:	6253      	str	r3, [r2, #36]	; 0x24

		  //// revert back, enable to send UART again after crashed in testscript
		  GPIOA->MODER = gpio_rec_mode[0] ;
 8001aa4:	4a5c      	ldr	r2, [pc, #368]	; (8001c18 <main+0x534>)
 8001aa6:	4b5d      	ldr	r3, [pc, #372]	; (8001c1c <main+0x538>)
 8001aa8:	681b      	ldr	r3, [r3, #0]
 8001aaa:	6013      	str	r3, [r2, #0]
		  GPIOA->PUPDR = gpio_rec_pupdr[0] ;
 8001aac:	4a5a      	ldr	r2, [pc, #360]	; (8001c18 <main+0x534>)
 8001aae:	4b5c      	ldr	r3, [pc, #368]	; (8001c20 <main+0x53c>)
 8001ab0:	681b      	ldr	r3, [r3, #0]
 8001ab2:	60d3      	str	r3, [r2, #12]

		  //Compare_pin();
		  Compare_pin_32(VR_Cli.Mark.PA_PUPDR, List_GPIOA, 0, WR_A_PUPDR);
 8001ab4:	4b52      	ldr	r3, [pc, #328]	; (8001c00 <main+0x51c>)
 8001ab6:	6858      	ldr	r0, [r3, #4]
 8001ab8:	4b5a      	ldr	r3, [pc, #360]	; (8001c24 <main+0x540>)
 8001aba:	2200      	movs	r2, #0
 8001abc:	4955      	ldr	r1, [pc, #340]	; (8001c14 <main+0x530>)
 8001abe:	f000 fb95 	bl	80021ec <Compare_pin_32>
		  Compare_pin_32(VR_Cli.Mark.PA_OUT_PP, List_GPIOA, 0, WR_A_OPP);
 8001ac2:	4b4f      	ldr	r3, [pc, #316]	; (8001c00 <main+0x51c>)
 8001ac4:	6898      	ldr	r0, [r3, #8]
 8001ac6:	4b58      	ldr	r3, [pc, #352]	; (8001c28 <main+0x544>)
 8001ac8:	2200      	movs	r2, #0
 8001aca:	4952      	ldr	r1, [pc, #328]	; (8001c14 <main+0x530>)
 8001acc:	f000 fb8e 	bl	80021ec <Compare_pin_32>
		  Compare_pin_32(VR_Cli.Mark.PA_OUT_OD, List_GPIOA, 0, WR_A_OOD);
 8001ad0:	4b4b      	ldr	r3, [pc, #300]	; (8001c00 <main+0x51c>)
 8001ad2:	68d8      	ldr	r0, [r3, #12]
 8001ad4:	4b55      	ldr	r3, [pc, #340]	; (8001c2c <main+0x548>)
 8001ad6:	2200      	movs	r2, #0
 8001ad8:	494e      	ldr	r1, [pc, #312]	; (8001c14 <main+0x530>)
 8001ada:	f000 fb87 	bl	80021ec <Compare_pin_32>

		  Compare_pin_32(VR_Cli.Mark.PB_PUPDR, List_GPIOB, 1,  WR_B_PUPDR);
 8001ade:	4b48      	ldr	r3, [pc, #288]	; (8001c00 <main+0x51c>)
 8001ae0:	6918      	ldr	r0, [r3, #16]
 8001ae2:	4b53      	ldr	r3, [pc, #332]	; (8001c30 <main+0x54c>)
 8001ae4:	2201      	movs	r2, #1
 8001ae6:	4947      	ldr	r1, [pc, #284]	; (8001c04 <main+0x520>)
 8001ae8:	f000 fb80 	bl	80021ec <Compare_pin_32>
		  Compare_pin_32(VR_Cli.Mark.PB_OUT_PP, List_GPIOB, 1, WR_B_OPP);
 8001aec:	4b44      	ldr	r3, [pc, #272]	; (8001c00 <main+0x51c>)
 8001aee:	6958      	ldr	r0, [r3, #20]
 8001af0:	4b50      	ldr	r3, [pc, #320]	; (8001c34 <main+0x550>)
 8001af2:	2201      	movs	r2, #1
 8001af4:	4943      	ldr	r1, [pc, #268]	; (8001c04 <main+0x520>)
 8001af6:	f000 fb79 	bl	80021ec <Compare_pin_32>
		  Compare_pin_32(VR_Cli.Mark.PB_OUT_OD, List_GPIOB, 1, WR_B_OOD);
 8001afa:	4b41      	ldr	r3, [pc, #260]	; (8001c00 <main+0x51c>)
 8001afc:	6998      	ldr	r0, [r3, #24]
 8001afe:	4b4e      	ldr	r3, [pc, #312]	; (8001c38 <main+0x554>)
 8001b00:	2201      	movs	r2, #1
 8001b02:	4940      	ldr	r1, [pc, #256]	; (8001c04 <main+0x520>)
 8001b04:	f000 fb72 	bl	80021ec <Compare_pin_32>

		  Compare_pin_32(VR_Cli.Mark.PC_PUPDR, List_GPIOC, 2, WR_C_PUPDR);
 8001b08:	4b3d      	ldr	r3, [pc, #244]	; (8001c00 <main+0x51c>)
 8001b0a:	69d8      	ldr	r0, [r3, #28]
 8001b0c:	4b4b      	ldr	r3, [pc, #300]	; (8001c3c <main+0x558>)
 8001b0e:	2202      	movs	r2, #2
 8001b10:	493e      	ldr	r1, [pc, #248]	; (8001c0c <main+0x528>)
 8001b12:	f000 fb6b 	bl	80021ec <Compare_pin_32>
		  Compare_pin_32(VR_Cli.Mark.PC_OUT_PP, List_GPIOC, 2, WR_C_OPP);
 8001b16:	4b3a      	ldr	r3, [pc, #232]	; (8001c00 <main+0x51c>)
 8001b18:	6a18      	ldr	r0, [r3, #32]
 8001b1a:	4b49      	ldr	r3, [pc, #292]	; (8001c40 <main+0x55c>)
 8001b1c:	2202      	movs	r2, #2
 8001b1e:	493b      	ldr	r1, [pc, #236]	; (8001c0c <main+0x528>)
 8001b20:	f000 fb64 	bl	80021ec <Compare_pin_32>
		  Compare_pin_32(VR_Cli.Mark.PC_OUT_OD, List_GPIOC, 2, WR_C_OOD);
 8001b24:	4b36      	ldr	r3, [pc, #216]	; (8001c00 <main+0x51c>)
 8001b26:	6a58      	ldr	r0, [r3, #36]	; 0x24
 8001b28:	4b46      	ldr	r3, [pc, #280]	; (8001c44 <main+0x560>)
 8001b2a:	2202      	movs	r2, #2
 8001b2c:	4937      	ldr	r1, [pc, #220]	; (8001c0c <main+0x528>)
 8001b2e:	f000 fb5d 	bl	80021ec <Compare_pin_32>
//		  uint32_t bbb = 0x12123333;
//		  for(register int i = 1;i < 9;i++){
//			  Tx_UART_Verita_Packet_u32(&huart6, i, bbb);
//			  bbb += 0xFF;
//		  }
		  Tx_UART_Verita_Command(&huart6, VRC_Next, 0x00);
 8001b32:	2200      	movs	r2, #0
 8001b34:	21a2      	movs	r1, #162	; 0xa2
 8001b36:	4844      	ldr	r0, [pc, #272]	; (8001c48 <main+0x564>)
 8001b38:	f7ff fbdf 	bl	80012fa <Tx_UART_Verita_Command>
		  VR_Cli.Mark.Flag_ger = VRF_SendALLTestData;
 8001b3c:	4b30      	ldr	r3, [pc, #192]	; (8001c00 <main+0x51c>)
 8001b3e:	2204      	movs	r2, #4
 8001b40:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c

	  }

	  //// SEnd All Data Flag
	  if(VR_Cli.Mark.Flag_ger == VRF_SendALLTestData){
 8001b44:	4b2e      	ldr	r3, [pc, #184]	; (8001c00 <main+0x51c>)
 8001b46:	f893 304c 	ldrb.w	r3, [r3, #76]	; 0x4c
 8001b4a:	2b04      	cmp	r3, #4
 8001b4c:	f47f adfa 	bne.w	8001744 <main+0x60>

		  Tx_UART_Verita_Packet_u32(&huart6, VR_PA_PUPDR, VR_Cli.Mark.PA_PUPDR);
 8001b50:	4b2b      	ldr	r3, [pc, #172]	; (8001c00 <main+0x51c>)
 8001b52:	685b      	ldr	r3, [r3, #4]
 8001b54:	461a      	mov	r2, r3
 8001b56:	2101      	movs	r1, #1
 8001b58:	483b      	ldr	r0, [pc, #236]	; (8001c48 <main+0x564>)
 8001b5a:	f7ff fb74 	bl	8001246 <Tx_UART_Verita_Packet_u32>
		  Tx_UART_Verita_Packet_u32(&huart6, VR_PB_PUPDR, VR_Cli.Mark.PB_PUPDR);
 8001b5e:	4b28      	ldr	r3, [pc, #160]	; (8001c00 <main+0x51c>)
 8001b60:	691b      	ldr	r3, [r3, #16]
 8001b62:	461a      	mov	r2, r3
 8001b64:	2104      	movs	r1, #4
 8001b66:	4838      	ldr	r0, [pc, #224]	; (8001c48 <main+0x564>)
 8001b68:	f7ff fb6d 	bl	8001246 <Tx_UART_Verita_Packet_u32>
		  Tx_UART_Verita_Packet_u32(&huart6, VR_PC_PUPDR, VR_Cli.Mark.PC_PUPDR);
 8001b6c:	4b24      	ldr	r3, [pc, #144]	; (8001c00 <main+0x51c>)
 8001b6e:	69db      	ldr	r3, [r3, #28]
 8001b70:	461a      	mov	r2, r3
 8001b72:	2107      	movs	r1, #7
 8001b74:	4834      	ldr	r0, [pc, #208]	; (8001c48 <main+0x564>)
 8001b76:	f7ff fb66 	bl	8001246 <Tx_UART_Verita_Packet_u32>

		  HAL_Delay(10);
 8001b7a:	200a      	movs	r0, #10
 8001b7c:	f000 ff3c 	bl	80029f8 <HAL_Delay>

		  Tx_UART_Verita_Packet_u32(&huart6, VR_PA_OUT_PP, VR_Cli.Mark.PA_OUT_PP);
 8001b80:	4b1f      	ldr	r3, [pc, #124]	; (8001c00 <main+0x51c>)
 8001b82:	689b      	ldr	r3, [r3, #8]
 8001b84:	461a      	mov	r2, r3
 8001b86:	2102      	movs	r1, #2
 8001b88:	482f      	ldr	r0, [pc, #188]	; (8001c48 <main+0x564>)
 8001b8a:	f7ff fb5c 	bl	8001246 <Tx_UART_Verita_Packet_u32>
		  Tx_UART_Verita_Packet_u32(&huart6, VR_PB_OUT_PP, VR_Cli.Mark.PB_OUT_PP);
 8001b8e:	4b1c      	ldr	r3, [pc, #112]	; (8001c00 <main+0x51c>)
 8001b90:	695b      	ldr	r3, [r3, #20]
 8001b92:	461a      	mov	r2, r3
 8001b94:	2105      	movs	r1, #5
 8001b96:	482c      	ldr	r0, [pc, #176]	; (8001c48 <main+0x564>)
 8001b98:	f7ff fb55 	bl	8001246 <Tx_UART_Verita_Packet_u32>
		  Tx_UART_Verita_Packet_u32(&huart6, VR_PC_OUT_PP, VR_Cli.Mark.PC_OUT_PP);
 8001b9c:	4b18      	ldr	r3, [pc, #96]	; (8001c00 <main+0x51c>)
 8001b9e:	6a1b      	ldr	r3, [r3, #32]
 8001ba0:	461a      	mov	r2, r3
 8001ba2:	2108      	movs	r1, #8
 8001ba4:	4828      	ldr	r0, [pc, #160]	; (8001c48 <main+0x564>)
 8001ba6:	f7ff fb4e 	bl	8001246 <Tx_UART_Verita_Packet_u32>

		  HAL_Delay(10);
 8001baa:	200a      	movs	r0, #10
 8001bac:	f000 ff24 	bl	80029f8 <HAL_Delay>

		  Tx_UART_Verita_Packet_u32(&huart6, VR_PA_OUT_OD, VR_Cli.Mark.PA_OUT_OD);
 8001bb0:	4b13      	ldr	r3, [pc, #76]	; (8001c00 <main+0x51c>)
 8001bb2:	68db      	ldr	r3, [r3, #12]
 8001bb4:	461a      	mov	r2, r3
 8001bb6:	2103      	movs	r1, #3
 8001bb8:	4823      	ldr	r0, [pc, #140]	; (8001c48 <main+0x564>)
 8001bba:	f7ff fb44 	bl	8001246 <Tx_UART_Verita_Packet_u32>
		  Tx_UART_Verita_Packet_u32(&huart6, VR_PB_OUT_OD, VR_Cli.Mark.PB_OUT_OD);
 8001bbe:	4b10      	ldr	r3, [pc, #64]	; (8001c00 <main+0x51c>)
 8001bc0:	699b      	ldr	r3, [r3, #24]
 8001bc2:	461a      	mov	r2, r3
 8001bc4:	2106      	movs	r1, #6
 8001bc6:	4820      	ldr	r0, [pc, #128]	; (8001c48 <main+0x564>)
 8001bc8:	f7ff fb3d 	bl	8001246 <Tx_UART_Verita_Packet_u32>
		  Tx_UART_Verita_Packet_u32(&huart6, VR_PC_OUT_OD, VR_Cli.Mark.PC_OUT_OD);
 8001bcc:	4b0c      	ldr	r3, [pc, #48]	; (8001c00 <main+0x51c>)
 8001bce:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001bd0:	461a      	mov	r2, r3
 8001bd2:	2109      	movs	r1, #9
 8001bd4:	481c      	ldr	r0, [pc, #112]	; (8001c48 <main+0x564>)
 8001bd6:	f7ff fb36 	bl	8001246 <Tx_UART_Verita_Packet_u32>

		  HAL_Delay(10);
 8001bda:	200a      	movs	r0, #10
 8001bdc:	f000 ff0c 	bl	80029f8 <HAL_Delay>

		  Tx_UART_Verita_Command(&huart6, VRC_Flag_aa, 0xFF);
 8001be0:	22ff      	movs	r2, #255	; 0xff
 8001be2:	21a3      	movs	r1, #163	; 0xa3
 8001be4:	4818      	ldr	r0, [pc, #96]	; (8001c48 <main+0x564>)
 8001be6:	f7ff fb88 	bl	80012fa <Tx_UART_Verita_Command>
		  Tx_UART_Verita_Command(&huart6, VRC_Flag_ger, 0x04);
 8001bea:	2204      	movs	r2, #4
 8001bec:	21a1      	movs	r1, #161	; 0xa1
 8001bee:	4816      	ldr	r0, [pc, #88]	; (8001c48 <main+0x564>)
 8001bf0:	f7ff fb83 	bl	80012fa <Tx_UART_Verita_Command>
		  VR_Cli.Mark.Flag_ger = 0;
 8001bf4:	4b02      	ldr	r3, [pc, #8]	; (8001c00 <main+0x51c>)
 8001bf6:	2200      	movs	r2, #0
 8001bf8:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
	  HAL_UART_Receive_DMA(&huart6, &RxBufferMtCl[0], 9);
 8001bfc:	e5a2      	b.n	8001744 <main+0x60>
 8001bfe:	bf00      	nop
 8001c00:	20000584 	.word	0x20000584
 8001c04:	20000018 	.word	0x20000018
 8001c08:	40020400 	.word	0x40020400
 8001c0c:	20000038 	.word	0x20000038
 8001c10:	40020800 	.word	0x40020800
 8001c14:	20000000 	.word	0x20000000
 8001c18:	40020000 	.word	0x40020000
 8001c1c:	20000568 	.word	0x20000568
 8001c20:	20000574 	.word	0x20000574
 8001c24:	20000058 	.word	0x20000058
 8001c28:	200000d0 	.word	0x200000d0
 8001c2c:	20000148 	.word	0x20000148
 8001c30:	20000080 	.word	0x20000080
 8001c34:	200000f8 	.word	0x200000f8
 8001c38:	20000170 	.word	0x20000170
 8001c3c:	200000a8 	.word	0x200000a8
 8001c40:	20000120 	.word	0x20000120
 8001c44:	20000198 	.word	0x20000198
 8001c48:	200004a0 	.word	0x200004a0

08001c4c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001c4c:	b580      	push	{r7, lr}
 8001c4e:	b094      	sub	sp, #80	; 0x50
 8001c50:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001c52:	f107 0320 	add.w	r3, r7, #32
 8001c56:	2230      	movs	r2, #48	; 0x30
 8001c58:	2100      	movs	r1, #0
 8001c5a:	4618      	mov	r0, r3
 8001c5c:	f004 f970 	bl	8005f40 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001c60:	f107 030c 	add.w	r3, r7, #12
 8001c64:	2200      	movs	r2, #0
 8001c66:	601a      	str	r2, [r3, #0]
 8001c68:	605a      	str	r2, [r3, #4]
 8001c6a:	609a      	str	r2, [r3, #8]
 8001c6c:	60da      	str	r2, [r3, #12]
 8001c6e:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001c70:	2300      	movs	r3, #0
 8001c72:	60bb      	str	r3, [r7, #8]
 8001c74:	4b27      	ldr	r3, [pc, #156]	; (8001d14 <SystemClock_Config+0xc8>)
 8001c76:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001c78:	4a26      	ldr	r2, [pc, #152]	; (8001d14 <SystemClock_Config+0xc8>)
 8001c7a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001c7e:	6413      	str	r3, [r2, #64]	; 0x40
 8001c80:	4b24      	ldr	r3, [pc, #144]	; (8001d14 <SystemClock_Config+0xc8>)
 8001c82:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001c84:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001c88:	60bb      	str	r3, [r7, #8]
 8001c8a:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001c8c:	2300      	movs	r3, #0
 8001c8e:	607b      	str	r3, [r7, #4]
 8001c90:	4b21      	ldr	r3, [pc, #132]	; (8001d18 <SystemClock_Config+0xcc>)
 8001c92:	681b      	ldr	r3, [r3, #0]
 8001c94:	4a20      	ldr	r2, [pc, #128]	; (8001d18 <SystemClock_Config+0xcc>)
 8001c96:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8001c9a:	6013      	str	r3, [r2, #0]
 8001c9c:	4b1e      	ldr	r3, [pc, #120]	; (8001d18 <SystemClock_Config+0xcc>)
 8001c9e:	681b      	ldr	r3, [r3, #0]
 8001ca0:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8001ca4:	607b      	str	r3, [r7, #4]
 8001ca6:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001ca8:	2302      	movs	r3, #2
 8001caa:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001cac:	2301      	movs	r3, #1
 8001cae:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001cb0:	2310      	movs	r3, #16
 8001cb2:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001cb4:	2302      	movs	r3, #2
 8001cb6:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8001cb8:	2300      	movs	r3, #0
 8001cba:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 8001cbc:	2308      	movs	r3, #8
 8001cbe:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 100;
 8001cc0:	2364      	movs	r3, #100	; 0x64
 8001cc2:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001cc4:	2302      	movs	r3, #2
 8001cc6:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8001cc8:	2304      	movs	r3, #4
 8001cca:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001ccc:	f107 0320 	add.w	r3, r7, #32
 8001cd0:	4618      	mov	r0, r3
 8001cd2:	f002 f8f9 	bl	8003ec8 <HAL_RCC_OscConfig>
 8001cd6:	4603      	mov	r3, r0
 8001cd8:	2b00      	cmp	r3, #0
 8001cda:	d001      	beq.n	8001ce0 <SystemClock_Config+0x94>
  {
    Error_Handler();
 8001cdc:	f000 fb80 	bl	80023e0 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001ce0:	230f      	movs	r3, #15
 8001ce2:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001ce4:	2302      	movs	r3, #2
 8001ce6:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001ce8:	2300      	movs	r3, #0
 8001cea:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8001cec:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001cf0:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001cf2:	2300      	movs	r3, #0
 8001cf4:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_3) != HAL_OK)
 8001cf6:	f107 030c 	add.w	r3, r7, #12
 8001cfa:	2103      	movs	r1, #3
 8001cfc:	4618      	mov	r0, r3
 8001cfe:	f002 fb5b 	bl	80043b8 <HAL_RCC_ClockConfig>
 8001d02:	4603      	mov	r3, r0
 8001d04:	2b00      	cmp	r3, #0
 8001d06:	d001      	beq.n	8001d0c <SystemClock_Config+0xc0>
  {
    Error_Handler();
 8001d08:	f000 fb6a 	bl	80023e0 <Error_Handler>
  }
}
 8001d0c:	bf00      	nop
 8001d0e:	3750      	adds	r7, #80	; 0x50
 8001d10:	46bd      	mov	sp, r7
 8001d12:	bd80      	pop	{r7, pc}
 8001d14:	40023800 	.word	0x40023800
 8001d18:	40007000 	.word	0x40007000

08001d1c <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8001d1c:	b580      	push	{r7, lr}
 8001d1e:	b084      	sub	sp, #16
 8001d20:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8001d22:	463b      	mov	r3, r7
 8001d24:	2200      	movs	r2, #0
 8001d26:	601a      	str	r2, [r3, #0]
 8001d28:	605a      	str	r2, [r3, #4]
 8001d2a:	609a      	str	r2, [r3, #8]
 8001d2c:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 8001d2e:	4b21      	ldr	r3, [pc, #132]	; (8001db4 <MX_ADC1_Init+0x98>)
 8001d30:	4a21      	ldr	r2, [pc, #132]	; (8001db8 <MX_ADC1_Init+0x9c>)
 8001d32:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV8;
 8001d34:	4b1f      	ldr	r3, [pc, #124]	; (8001db4 <MX_ADC1_Init+0x98>)
 8001d36:	f44f 3240 	mov.w	r2, #196608	; 0x30000
 8001d3a:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8001d3c:	4b1d      	ldr	r3, [pc, #116]	; (8001db4 <MX_ADC1_Init+0x98>)
 8001d3e:	2200      	movs	r2, #0
 8001d40:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = ENABLE;
 8001d42:	4b1c      	ldr	r3, [pc, #112]	; (8001db4 <MX_ADC1_Init+0x98>)
 8001d44:	2201      	movs	r2, #1
 8001d46:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = ENABLE;
 8001d48:	4b1a      	ldr	r3, [pc, #104]	; (8001db4 <MX_ADC1_Init+0x98>)
 8001d4a:	2201      	movs	r2, #1
 8001d4c:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8001d4e:	4b19      	ldr	r3, [pc, #100]	; (8001db4 <MX_ADC1_Init+0x98>)
 8001d50:	2200      	movs	r2, #0
 8001d52:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8001d56:	4b17      	ldr	r3, [pc, #92]	; (8001db4 <MX_ADC1_Init+0x98>)
 8001d58:	2200      	movs	r2, #0
 8001d5a:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8001d5c:	4b15      	ldr	r3, [pc, #84]	; (8001db4 <MX_ADC1_Init+0x98>)
 8001d5e:	4a17      	ldr	r2, [pc, #92]	; (8001dbc <MX_ADC1_Init+0xa0>)
 8001d60:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8001d62:	4b14      	ldr	r3, [pc, #80]	; (8001db4 <MX_ADC1_Init+0x98>)
 8001d64:	2200      	movs	r2, #0
 8001d66:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 1;
 8001d68:	4b12      	ldr	r3, [pc, #72]	; (8001db4 <MX_ADC1_Init+0x98>)
 8001d6a:	2201      	movs	r2, #1
 8001d6c:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 8001d6e:	4b11      	ldr	r3, [pc, #68]	; (8001db4 <MX_ADC1_Init+0x98>)
 8001d70:	2200      	movs	r2, #0
 8001d72:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SEQ_CONV;
 8001d76:	4b0f      	ldr	r3, [pc, #60]	; (8001db4 <MX_ADC1_Init+0x98>)
 8001d78:	2200      	movs	r2, #0
 8001d7a:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8001d7c:	480d      	ldr	r0, [pc, #52]	; (8001db4 <MX_ADC1_Init+0x98>)
 8001d7e:	f000 fe5f 	bl	8002a40 <HAL_ADC_Init>
 8001d82:	4603      	mov	r3, r0
 8001d84:	2b00      	cmp	r3, #0
 8001d86:	d001      	beq.n	8001d8c <MX_ADC1_Init+0x70>
  {
    Error_Handler();
 8001d88:	f000 fb2a 	bl	80023e0 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_TEMPSENSOR;
 8001d8c:	4b0c      	ldr	r3, [pc, #48]	; (8001dc0 <MX_ADC1_Init+0xa4>)
 8001d8e:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 8001d90:	2301      	movs	r3, #1
 8001d92:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_480CYCLES;
 8001d94:	2307      	movs	r3, #7
 8001d96:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001d98:	463b      	mov	r3, r7
 8001d9a:	4619      	mov	r1, r3
 8001d9c:	4805      	ldr	r0, [pc, #20]	; (8001db4 <MX_ADC1_Init+0x98>)
 8001d9e:	f001 f813 	bl	8002dc8 <HAL_ADC_ConfigChannel>
 8001da2:	4603      	mov	r3, r0
 8001da4:	2b00      	cmp	r3, #0
 8001da6:	d001      	beq.n	8001dac <MX_ADC1_Init+0x90>
  {
    Error_Handler();
 8001da8:	f000 fb1a 	bl	80023e0 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8001dac:	bf00      	nop
 8001dae:	3710      	adds	r7, #16
 8001db0:	46bd      	mov	sp, r7
 8001db2:	bd80      	pop	{r7, pc}
 8001db4:	200003cc 	.word	0x200003cc
 8001db8:	40012000 	.word	0x40012000
 8001dbc:	0f000001 	.word	0x0f000001
 8001dc0:	10000012 	.word	0x10000012

08001dc4 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8001dc4:	b580      	push	{r7, lr}
 8001dc6:	b08e      	sub	sp, #56	; 0x38
 8001dc8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001dca:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001dce:	2200      	movs	r2, #0
 8001dd0:	601a      	str	r2, [r3, #0]
 8001dd2:	605a      	str	r2, [r3, #4]
 8001dd4:	609a      	str	r2, [r3, #8]
 8001dd6:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001dd8:	f107 0320 	add.w	r3, r7, #32
 8001ddc:	2200      	movs	r2, #0
 8001dde:	601a      	str	r2, [r3, #0]
 8001de0:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001de2:	1d3b      	adds	r3, r7, #4
 8001de4:	2200      	movs	r2, #0
 8001de6:	601a      	str	r2, [r3, #0]
 8001de8:	605a      	str	r2, [r3, #4]
 8001dea:	609a      	str	r2, [r3, #8]
 8001dec:	60da      	str	r2, [r3, #12]
 8001dee:	611a      	str	r2, [r3, #16]
 8001df0:	615a      	str	r2, [r3, #20]
 8001df2:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8001df4:	4b2d      	ldr	r3, [pc, #180]	; (8001eac <MX_TIM3_Init+0xe8>)
 8001df6:	4a2e      	ldr	r2, [pc, #184]	; (8001eb0 <MX_TIM3_Init+0xec>)
 8001df8:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 9999;
 8001dfa:	4b2c      	ldr	r3, [pc, #176]	; (8001eac <MX_TIM3_Init+0xe8>)
 8001dfc:	f242 720f 	movw	r2, #9999	; 0x270f
 8001e00:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001e02:	4b2a      	ldr	r3, [pc, #168]	; (8001eac <MX_TIM3_Init+0xe8>)
 8001e04:	2200      	movs	r2, #0
 8001e06:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 9999;
 8001e08:	4b28      	ldr	r3, [pc, #160]	; (8001eac <MX_TIM3_Init+0xe8>)
 8001e0a:	f242 720f 	movw	r2, #9999	; 0x270f
 8001e0e:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001e10:	4b26      	ldr	r3, [pc, #152]	; (8001eac <MX_TIM3_Init+0xe8>)
 8001e12:	2200      	movs	r2, #0
 8001e14:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8001e16:	4b25      	ldr	r3, [pc, #148]	; (8001eac <MX_TIM3_Init+0xe8>)
 8001e18:	2280      	movs	r2, #128	; 0x80
 8001e1a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8001e1c:	4823      	ldr	r0, [pc, #140]	; (8001eac <MX_TIM3_Init+0xe8>)
 8001e1e:	f002 fceb 	bl	80047f8 <HAL_TIM_Base_Init>
 8001e22:	4603      	mov	r3, r0
 8001e24:	2b00      	cmp	r3, #0
 8001e26:	d001      	beq.n	8001e2c <MX_TIM3_Init+0x68>
  {
    Error_Handler();
 8001e28:	f000 fada 	bl	80023e0 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001e2c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001e30:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8001e32:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001e36:	4619      	mov	r1, r3
 8001e38:	481c      	ldr	r0, [pc, #112]	; (8001eac <MX_TIM3_Init+0xe8>)
 8001e3a:	f002 fe47 	bl	8004acc <HAL_TIM_ConfigClockSource>
 8001e3e:	4603      	mov	r3, r0
 8001e40:	2b00      	cmp	r3, #0
 8001e42:	d001      	beq.n	8001e48 <MX_TIM3_Init+0x84>
  {
    Error_Handler();
 8001e44:	f000 facc 	bl	80023e0 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 8001e48:	4818      	ldr	r0, [pc, #96]	; (8001eac <MX_TIM3_Init+0xe8>)
 8001e4a:	f002 fd24 	bl	8004896 <HAL_TIM_PWM_Init>
 8001e4e:	4603      	mov	r3, r0
 8001e50:	2b00      	cmp	r3, #0
 8001e52:	d001      	beq.n	8001e58 <MX_TIM3_Init+0x94>
  {
    Error_Handler();
 8001e54:	f000 fac4 	bl	80023e0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001e58:	2300      	movs	r3, #0
 8001e5a:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001e5c:	2300      	movs	r3, #0
 8001e5e:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8001e60:	f107 0320 	add.w	r3, r7, #32
 8001e64:	4619      	mov	r1, r3
 8001e66:	4811      	ldr	r0, [pc, #68]	; (8001eac <MX_TIM3_Init+0xe8>)
 8001e68:	f003 f99e 	bl	80051a8 <HAL_TIMEx_MasterConfigSynchronization>
 8001e6c:	4603      	mov	r3, r0
 8001e6e:	2b00      	cmp	r3, #0
 8001e70:	d001      	beq.n	8001e76 <MX_TIM3_Init+0xb2>
  {
    Error_Handler();
 8001e72:	f000 fab5 	bl	80023e0 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001e76:	2360      	movs	r3, #96	; 0x60
 8001e78:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 5000;
 8001e7a:	f241 3388 	movw	r3, #5000	; 0x1388
 8001e7e:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001e80:	2300      	movs	r3, #0
 8001e82:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001e84:	2300      	movs	r3, #0
 8001e86:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001e88:	1d3b      	adds	r3, r7, #4
 8001e8a:	2200      	movs	r2, #0
 8001e8c:	4619      	mov	r1, r3
 8001e8e:	4807      	ldr	r0, [pc, #28]	; (8001eac <MX_TIM3_Init+0xe8>)
 8001e90:	f002 fd5a 	bl	8004948 <HAL_TIM_PWM_ConfigChannel>
 8001e94:	4603      	mov	r3, r0
 8001e96:	2b00      	cmp	r3, #0
 8001e98:	d001      	beq.n	8001e9e <MX_TIM3_Init+0xda>
  {
    Error_Handler();
 8001e9a:	f000 faa1 	bl	80023e0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 8001e9e:	4803      	ldr	r0, [pc, #12]	; (8001eac <MX_TIM3_Init+0xe8>)
 8001ea0:	f000 fb10 	bl	80024c4 <HAL_TIM_MspPostInit>

}
 8001ea4:	bf00      	nop
 8001ea6:	3738      	adds	r7, #56	; 0x38
 8001ea8:	46bd      	mov	sp, r7
 8001eaa:	bd80      	pop	{r7, pc}
 8001eac:	20000414 	.word	0x20000414
 8001eb0:	40000400 	.word	0x40000400

08001eb4 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8001eb4:	b580      	push	{r7, lr}
 8001eb6:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8001eb8:	4b11      	ldr	r3, [pc, #68]	; (8001f00 <MX_USART2_UART_Init+0x4c>)
 8001eba:	4a12      	ldr	r2, [pc, #72]	; (8001f04 <MX_USART2_UART_Init+0x50>)
 8001ebc:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8001ebe:	4b10      	ldr	r3, [pc, #64]	; (8001f00 <MX_USART2_UART_Init+0x4c>)
 8001ec0:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8001ec4:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8001ec6:	4b0e      	ldr	r3, [pc, #56]	; (8001f00 <MX_USART2_UART_Init+0x4c>)
 8001ec8:	2200      	movs	r2, #0
 8001eca:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8001ecc:	4b0c      	ldr	r3, [pc, #48]	; (8001f00 <MX_USART2_UART_Init+0x4c>)
 8001ece:	2200      	movs	r2, #0
 8001ed0:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8001ed2:	4b0b      	ldr	r3, [pc, #44]	; (8001f00 <MX_USART2_UART_Init+0x4c>)
 8001ed4:	2200      	movs	r2, #0
 8001ed6:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001ed8:	4b09      	ldr	r3, [pc, #36]	; (8001f00 <MX_USART2_UART_Init+0x4c>)
 8001eda:	220c      	movs	r2, #12
 8001edc:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001ede:	4b08      	ldr	r3, [pc, #32]	; (8001f00 <MX_USART2_UART_Init+0x4c>)
 8001ee0:	2200      	movs	r2, #0
 8001ee2:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001ee4:	4b06      	ldr	r3, [pc, #24]	; (8001f00 <MX_USART2_UART_Init+0x4c>)
 8001ee6:	2200      	movs	r2, #0
 8001ee8:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8001eea:	4805      	ldr	r0, [pc, #20]	; (8001f00 <MX_USART2_UART_Init+0x4c>)
 8001eec:	f003 f9ca 	bl	8005284 <HAL_UART_Init>
 8001ef0:	4603      	mov	r3, r0
 8001ef2:	2b00      	cmp	r3, #0
 8001ef4:	d001      	beq.n	8001efa <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8001ef6:	f000 fa73 	bl	80023e0 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8001efa:	bf00      	nop
 8001efc:	bd80      	pop	{r7, pc}
 8001efe:	bf00      	nop
 8001f00:	2000045c 	.word	0x2000045c
 8001f04:	40004400 	.word	0x40004400

08001f08 <MX_USART6_UART_Init>:
  * @brief USART6 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART6_UART_Init(void)
{
 8001f08:	b580      	push	{r7, lr}
 8001f0a:	af00      	add	r7, sp, #0
  /* USER CODE END USART6_Init 0 */

  /* USER CODE BEGIN USART6_Init 1 */

  /* USER CODE END USART6_Init 1 */
  huart6.Instance = USART6;
 8001f0c:	4b11      	ldr	r3, [pc, #68]	; (8001f54 <MX_USART6_UART_Init+0x4c>)
 8001f0e:	4a12      	ldr	r2, [pc, #72]	; (8001f58 <MX_USART6_UART_Init+0x50>)
 8001f10:	601a      	str	r2, [r3, #0]
  huart6.Init.BaudRate = 115200;
 8001f12:	4b10      	ldr	r3, [pc, #64]	; (8001f54 <MX_USART6_UART_Init+0x4c>)
 8001f14:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8001f18:	605a      	str	r2, [r3, #4]
  huart6.Init.WordLength = UART_WORDLENGTH_8B;
 8001f1a:	4b0e      	ldr	r3, [pc, #56]	; (8001f54 <MX_USART6_UART_Init+0x4c>)
 8001f1c:	2200      	movs	r2, #0
 8001f1e:	609a      	str	r2, [r3, #8]
  huart6.Init.StopBits = UART_STOPBITS_1;
 8001f20:	4b0c      	ldr	r3, [pc, #48]	; (8001f54 <MX_USART6_UART_Init+0x4c>)
 8001f22:	2200      	movs	r2, #0
 8001f24:	60da      	str	r2, [r3, #12]
  huart6.Init.Parity = UART_PARITY_NONE;
 8001f26:	4b0b      	ldr	r3, [pc, #44]	; (8001f54 <MX_USART6_UART_Init+0x4c>)
 8001f28:	2200      	movs	r2, #0
 8001f2a:	611a      	str	r2, [r3, #16]
  huart6.Init.Mode = UART_MODE_TX_RX;
 8001f2c:	4b09      	ldr	r3, [pc, #36]	; (8001f54 <MX_USART6_UART_Init+0x4c>)
 8001f2e:	220c      	movs	r2, #12
 8001f30:	615a      	str	r2, [r3, #20]
  huart6.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001f32:	4b08      	ldr	r3, [pc, #32]	; (8001f54 <MX_USART6_UART_Init+0x4c>)
 8001f34:	2200      	movs	r2, #0
 8001f36:	619a      	str	r2, [r3, #24]
  huart6.Init.OverSampling = UART_OVERSAMPLING_16;
 8001f38:	4b06      	ldr	r3, [pc, #24]	; (8001f54 <MX_USART6_UART_Init+0x4c>)
 8001f3a:	2200      	movs	r2, #0
 8001f3c:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart6) != HAL_OK)
 8001f3e:	4805      	ldr	r0, [pc, #20]	; (8001f54 <MX_USART6_UART_Init+0x4c>)
 8001f40:	f003 f9a0 	bl	8005284 <HAL_UART_Init>
 8001f44:	4603      	mov	r3, r0
 8001f46:	2b00      	cmp	r3, #0
 8001f48:	d001      	beq.n	8001f4e <MX_USART6_UART_Init+0x46>
  {
    Error_Handler();
 8001f4a:	f000 fa49 	bl	80023e0 <Error_Handler>
  }
  /* USER CODE BEGIN USART6_Init 2 */

  /* USER CODE END USART6_Init 2 */

}
 8001f4e:	bf00      	nop
 8001f50:	bd80      	pop	{r7, pc}
 8001f52:	bf00      	nop
 8001f54:	200004a0 	.word	0x200004a0
 8001f58:	40011400 	.word	0x40011400

08001f5c <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8001f5c:	b580      	push	{r7, lr}
 8001f5e:	b082      	sub	sp, #8
 8001f60:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 8001f62:	2300      	movs	r3, #0
 8001f64:	607b      	str	r3, [r7, #4]
 8001f66:	4b0c      	ldr	r3, [pc, #48]	; (8001f98 <MX_DMA_Init+0x3c>)
 8001f68:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001f6a:	4a0b      	ldr	r2, [pc, #44]	; (8001f98 <MX_DMA_Init+0x3c>)
 8001f6c:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8001f70:	6313      	str	r3, [r2, #48]	; 0x30
 8001f72:	4b09      	ldr	r3, [pc, #36]	; (8001f98 <MX_DMA_Init+0x3c>)
 8001f74:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001f76:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001f7a:	607b      	str	r3, [r7, #4]
 8001f7c:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA2_Stream1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream1_IRQn, 0, 0);
 8001f7e:	2200      	movs	r2, #0
 8001f80:	2100      	movs	r1, #0
 8001f82:	2039      	movs	r0, #57	; 0x39
 8001f84:	f001 fa29 	bl	80033da <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream1_IRQn);
 8001f88:	2039      	movs	r0, #57	; 0x39
 8001f8a:	f001 fa42 	bl	8003412 <HAL_NVIC_EnableIRQ>

}
 8001f8e:	bf00      	nop
 8001f90:	3708      	adds	r7, #8
 8001f92:	46bd      	mov	sp, r7
 8001f94:	bd80      	pop	{r7, pc}
 8001f96:	bf00      	nop
 8001f98:	40023800 	.word	0x40023800

08001f9c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001f9c:	b580      	push	{r7, lr}
 8001f9e:	b08a      	sub	sp, #40	; 0x28
 8001fa0:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001fa2:	f107 0314 	add.w	r3, r7, #20
 8001fa6:	2200      	movs	r2, #0
 8001fa8:	601a      	str	r2, [r3, #0]
 8001faa:	605a      	str	r2, [r3, #4]
 8001fac:	609a      	str	r2, [r3, #8]
 8001fae:	60da      	str	r2, [r3, #12]
 8001fb0:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001fb2:	2300      	movs	r3, #0
 8001fb4:	613b      	str	r3, [r7, #16]
 8001fb6:	4b38      	ldr	r3, [pc, #224]	; (8002098 <MX_GPIO_Init+0xfc>)
 8001fb8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001fba:	4a37      	ldr	r2, [pc, #220]	; (8002098 <MX_GPIO_Init+0xfc>)
 8001fbc:	f043 0304 	orr.w	r3, r3, #4
 8001fc0:	6313      	str	r3, [r2, #48]	; 0x30
 8001fc2:	4b35      	ldr	r3, [pc, #212]	; (8002098 <MX_GPIO_Init+0xfc>)
 8001fc4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001fc6:	f003 0304 	and.w	r3, r3, #4
 8001fca:	613b      	str	r3, [r7, #16]
 8001fcc:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001fce:	2300      	movs	r3, #0
 8001fd0:	60fb      	str	r3, [r7, #12]
 8001fd2:	4b31      	ldr	r3, [pc, #196]	; (8002098 <MX_GPIO_Init+0xfc>)
 8001fd4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001fd6:	4a30      	ldr	r2, [pc, #192]	; (8002098 <MX_GPIO_Init+0xfc>)
 8001fd8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001fdc:	6313      	str	r3, [r2, #48]	; 0x30
 8001fde:	4b2e      	ldr	r3, [pc, #184]	; (8002098 <MX_GPIO_Init+0xfc>)
 8001fe0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001fe2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001fe6:	60fb      	str	r3, [r7, #12]
 8001fe8:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001fea:	2300      	movs	r3, #0
 8001fec:	60bb      	str	r3, [r7, #8]
 8001fee:	4b2a      	ldr	r3, [pc, #168]	; (8002098 <MX_GPIO_Init+0xfc>)
 8001ff0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001ff2:	4a29      	ldr	r2, [pc, #164]	; (8002098 <MX_GPIO_Init+0xfc>)
 8001ff4:	f043 0301 	orr.w	r3, r3, #1
 8001ff8:	6313      	str	r3, [r2, #48]	; 0x30
 8001ffa:	4b27      	ldr	r3, [pc, #156]	; (8002098 <MX_GPIO_Init+0xfc>)
 8001ffc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001ffe:	f003 0301 	and.w	r3, r3, #1
 8002002:	60bb      	str	r3, [r7, #8]
 8002004:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8002006:	2300      	movs	r3, #0
 8002008:	607b      	str	r3, [r7, #4]
 800200a:	4b23      	ldr	r3, [pc, #140]	; (8002098 <MX_GPIO_Init+0xfc>)
 800200c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800200e:	4a22      	ldr	r2, [pc, #136]	; (8002098 <MX_GPIO_Init+0xfc>)
 8002010:	f043 0302 	orr.w	r3, r3, #2
 8002014:	6313      	str	r3, [r2, #48]	; 0x30
 8002016:	4b20      	ldr	r3, [pc, #128]	; (8002098 <MX_GPIO_Init+0xfc>)
 8002018:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800201a:	f003 0302 	and.w	r3, r3, #2
 800201e:	607b      	str	r3, [r7, #4]
 8002020:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 8002022:	2200      	movs	r2, #0
 8002024:	2120      	movs	r1, #32
 8002026:	481d      	ldr	r0, [pc, #116]	; (800209c <MX_GPIO_Init+0x100>)
 8002028:	f001 ff02 	bl	8003e30 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 800202c:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8002030:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8002032:	f44f 1304 	mov.w	r3, #2162688	; 0x210000
 8002036:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002038:	2300      	movs	r3, #0
 800203a:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 800203c:	f107 0314 	add.w	r3, r7, #20
 8002040:	4619      	mov	r1, r3
 8002042:	4817      	ldr	r0, [pc, #92]	; (80020a0 <MX_GPIO_Init+0x104>)
 8002044:	f001 fd70 	bl	8003b28 <HAL_GPIO_Init>

  /*Configure GPIO pin : LD2_Pin */
  GPIO_InitStruct.Pin = LD2_Pin;
 8002048:	2320      	movs	r3, #32
 800204a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800204c:	2301      	movs	r3, #1
 800204e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002050:	2300      	movs	r3, #0
 8002052:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002054:	2300      	movs	r3, #0
 8002056:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 8002058:	f107 0314 	add.w	r3, r7, #20
 800205c:	4619      	mov	r1, r3
 800205e:	480f      	ldr	r0, [pc, #60]	; (800209c <MX_GPIO_Init+0x100>)
 8002060:	f001 fd62 	bl	8003b28 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB10 */
  GPIO_InitStruct.Pin = GPIO_PIN_10;
 8002064:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8002068:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800206a:	2300      	movs	r3, #0
 800206c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 800206e:	2302      	movs	r3, #2
 8002070:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002072:	f107 0314 	add.w	r3, r7, #20
 8002076:	4619      	mov	r1, r3
 8002078:	480a      	ldr	r0, [pc, #40]	; (80020a4 <MX_GPIO_Init+0x108>)
 800207a:	f001 fd55 	bl	8003b28 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 800207e:	2200      	movs	r2, #0
 8002080:	2100      	movs	r1, #0
 8002082:	2028      	movs	r0, #40	; 0x28
 8002084:	f001 f9a9 	bl	80033da <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8002088:	2028      	movs	r0, #40	; 0x28
 800208a:	f001 f9c2 	bl	8003412 <HAL_NVIC_EnableIRQ>

}
 800208e:	bf00      	nop
 8002090:	3728      	adds	r7, #40	; 0x28
 8002092:	46bd      	mov	sp, r7
 8002094:	bd80      	pop	{r7, pc}
 8002096:	bf00      	nop
 8002098:	40023800 	.word	0x40023800
 800209c:	40020000 	.word	0x40020000
 80020a0:	40020800 	.word	0x40020800
 80020a4:	40020400 	.word	0x40020400

080020a8 <CPUTemprdINIT>:

/* USER CODE BEGIN 4 */
void CPUTemprdINIT(){
 80020a8:	b480      	push	{r7}
 80020aa:	af00      	add	r7, sp, #0
	ADCChannell[0].Confix.Channel = ADC_CHANNEL_TEMPSENSOR;
 80020ac:	4b06      	ldr	r3, [pc, #24]	; (80020c8 <CPUTemprdINIT+0x20>)
 80020ae:	4a07      	ldr	r2, [pc, #28]	; (80020cc <CPUTemprdINIT+0x24>)
 80020b0:	601a      	str	r2, [r3, #0]
	ADCChannell[0].Confix.Rank = 1;
 80020b2:	4b05      	ldr	r3, [pc, #20]	; (80020c8 <CPUTemprdINIT+0x20>)
 80020b4:	2201      	movs	r2, #1
 80020b6:	605a      	str	r2, [r3, #4]
	ADCChannell[0].Confix.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 80020b8:	4b03      	ldr	r3, [pc, #12]	; (80020c8 <CPUTemprdINIT+0x20>)
 80020ba:	2200      	movs	r2, #0
 80020bc:	609a      	str	r2, [r3, #8]
}
 80020be:	bf00      	nop
 80020c0:	46bd      	mov	sp, r7
 80020c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020c6:	4770      	bx	lr
 80020c8:	20000544 	.word	0x20000544
 80020cc:	10000012 	.word	0x10000012

080020d0 <CPUTempread>:

uint16_t CPUTempread(){
 80020d0:	b580      	push	{r7, lr}
 80020d2:	b082      	sub	sp, #8
 80020d4:	af00      	add	r7, sp, #0
	uint16_t tmpbf;

	HAL_ADC_ConfigChannel(&hadc1, &ADCChannell[0].Confix); //
 80020d6:	490d      	ldr	r1, [pc, #52]	; (800210c <CPUTempread+0x3c>)
 80020d8:	480d      	ldr	r0, [pc, #52]	; (8002110 <CPUTempread+0x40>)
 80020da:	f000 fe75 	bl	8002dc8 <HAL_ADC_ConfigChannel>

	HAL_ADC_Start(&hadc1);
 80020de:	480c      	ldr	r0, [pc, #48]	; (8002110 <CPUTempread+0x40>)
 80020e0:	f000 fcf2 	bl	8002ac8 <HAL_ADC_Start>

	if(HAL_ADC_PollForConversion(&hadc1, 10)==HAL_OK) //10mSec timeout
 80020e4:	210a      	movs	r1, #10
 80020e6:	480a      	ldr	r0, [pc, #40]	; (8002110 <CPUTempread+0x40>)
 80020e8:	f000 fdd5 	bl	8002c96 <HAL_ADC_PollForConversion>
 80020ec:	4603      	mov	r3, r0
 80020ee:	2b00      	cmp	r3, #0
 80020f0:	d104      	bne.n	80020fc <CPUTempread+0x2c>
		{
			//ReadData to confix channel
			tmpbf = HAL_ADC_GetValue(&hadc1);
 80020f2:	4807      	ldr	r0, [pc, #28]	; (8002110 <CPUTempread+0x40>)
 80020f4:	f000 fe5a 	bl	8002dac <HAL_ADC_GetValue>
 80020f8:	4603      	mov	r3, r0
 80020fa:	80fb      	strh	r3, [r7, #6]
		}

	HAL_ADC_Stop(&hadc1);
 80020fc:	4804      	ldr	r0, [pc, #16]	; (8002110 <CPUTempread+0x40>)
 80020fe:	f000 fd97 	bl	8002c30 <HAL_ADC_Stop>

	return tmpbf;
 8002102:	88fb      	ldrh	r3, [r7, #6]
}
 8002104:	4618      	mov	r0, r3
 8002106:	3708      	adds	r7, #8
 8002108:	46bd      	mov	sp, r7
 800210a:	bd80      	pop	{r7, pc}
 800210c:	20000544 	.word	0x20000544
 8002110:	200003cc 	.word	0x200003cc
 8002114:	00000000 	.word	0x00000000

08002118 <ADCTVolta>:

float ADCTVolta(uint16_t btt){
 8002118:	b580      	push	{r7, lr}
 800211a:	b082      	sub	sp, #8
 800211c:	af00      	add	r7, sp, #0
 800211e:	4603      	mov	r3, r0
 8002120:	80fb      	strh	r3, [r7, #6]
	// convert 0-4096 ADC bit -> 0-3.3V
	return (btt /4096.0) * 3.3;
 8002122:	88fb      	ldrh	r3, [r7, #6]
 8002124:	4618      	mov	r0, r3
 8002126:	f7fe fa05 	bl	8000534 <__aeabi_i2d>
 800212a:	f04f 0200 	mov.w	r2, #0
 800212e:	4b10      	ldr	r3, [pc, #64]	; (8002170 <ADCTVolta+0x58>)
 8002130:	f7fe fb94 	bl	800085c <__aeabi_ddiv>
 8002134:	4602      	mov	r2, r0
 8002136:	460b      	mov	r3, r1
 8002138:	4610      	mov	r0, r2
 800213a:	4619      	mov	r1, r3
 800213c:	a30a      	add	r3, pc, #40	; (adr r3, 8002168 <ADCTVolta+0x50>)
 800213e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002142:	f7fe fa61 	bl	8000608 <__aeabi_dmul>
 8002146:	4602      	mov	r2, r0
 8002148:	460b      	mov	r3, r1
 800214a:	4610      	mov	r0, r2
 800214c:	4619      	mov	r1, r3
 800214e:	f7fe fd33 	bl	8000bb8 <__aeabi_d2f>
 8002152:	4603      	mov	r3, r0
 8002154:	ee07 3a90 	vmov	s15, r3
}
 8002158:	eeb0 0a67 	vmov.f32	s0, s15
 800215c:	3708      	adds	r7, #8
 800215e:	46bd      	mov	sp, r7
 8002160:	bd80      	pop	{r7, pc}
 8002162:	bf00      	nop
 8002164:	f3af 8000 	nop.w
 8002168:	66666666 	.word	0x66666666
 800216c:	400a6666 	.word	0x400a6666
 8002170:	40b00000 	.word	0x40b00000
 8002174:	00000000 	.word	0x00000000

08002178 <TempEquat>:

float TempEquat(float Vs){
 8002178:	b580      	push	{r7, lr}
 800217a:	b082      	sub	sp, #8
 800217c:	af00      	add	r7, sp, #0
 800217e:	ed87 0a01 	vstr	s0, [r7, #4]
	//Vs = V tmp read , V25= 0.76V, Avg_slope = 2.5 mV
	return ((Vs - 0.76)/(0.0025)) + 25.0; //2.5*0.001
 8002182:	6878      	ldr	r0, [r7, #4]
 8002184:	f7fe f9e8 	bl	8000558 <__aeabi_f2d>
 8002188:	a314      	add	r3, pc, #80	; (adr r3, 80021dc <TempEquat+0x64>)
 800218a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800218e:	f7fe f883 	bl	8000298 <__aeabi_dsub>
 8002192:	4602      	mov	r2, r0
 8002194:	460b      	mov	r3, r1
 8002196:	4610      	mov	r0, r2
 8002198:	4619      	mov	r1, r3
 800219a:	a312      	add	r3, pc, #72	; (adr r3, 80021e4 <TempEquat+0x6c>)
 800219c:	e9d3 2300 	ldrd	r2, r3, [r3]
 80021a0:	f7fe fb5c 	bl	800085c <__aeabi_ddiv>
 80021a4:	4602      	mov	r2, r0
 80021a6:	460b      	mov	r3, r1
 80021a8:	4610      	mov	r0, r2
 80021aa:	4619      	mov	r1, r3
 80021ac:	f04f 0200 	mov.w	r2, #0
 80021b0:	4b09      	ldr	r3, [pc, #36]	; (80021d8 <TempEquat+0x60>)
 80021b2:	f7fe f873 	bl	800029c <__adddf3>
 80021b6:	4602      	mov	r2, r0
 80021b8:	460b      	mov	r3, r1
 80021ba:	4610      	mov	r0, r2
 80021bc:	4619      	mov	r1, r3
 80021be:	f7fe fcfb 	bl	8000bb8 <__aeabi_d2f>
 80021c2:	4603      	mov	r3, r0
 80021c4:	ee07 3a90 	vmov	s15, r3
}
 80021c8:	eeb0 0a67 	vmov.f32	s0, s15
 80021cc:	3708      	adds	r7, #8
 80021ce:	46bd      	mov	sp, r7
 80021d0:	bd80      	pop	{r7, pc}
 80021d2:	bf00      	nop
 80021d4:	f3af 8000 	nop.w
 80021d8:	40390000 	.word	0x40390000
 80021dc:	851eb852 	.word	0x851eb852
 80021e0:	3fe851eb 	.word	0x3fe851eb
 80021e4:	47ae147b 	.word	0x47ae147b
 80021e8:	3f647ae1 	.word	0x3f647ae1

080021ec <Compare_pin_32>:
//		 }
//
//	}
//}

void Compare_pin_32(uint32_t raw32, uint16_t *Lista_GPIOx, uint8_t gpst,char *outchar){
 80021ec:	b590      	push	{r4, r7, lr}
 80021ee:	b089      	sub	sp, #36	; 0x24
 80021f0:	af00      	add	r7, sp, #0
 80021f2:	60f8      	str	r0, [r7, #12]
 80021f4:	60b9      	str	r1, [r7, #8]
 80021f6:	603b      	str	r3, [r7, #0]
 80021f8:	4613      	mov	r3, r2
 80021fa:	71fb      	strb	r3, [r7, #7]
	 * 	@param raw32       rawuint32_t data given from gpio_testscript functions
	 * 	@param Lista_GPIOx List of GPIOs bank need to be checked
	 * 	@param gpst        select report type [0 - PA_] [1 - PB_] [2 - PC_]
	 * 	@param outchar     char for record the compare result report
	 * */
	uint16_t raw32_N = raw32 & 0xFFFF;
 80021fc:	68fb      	ldr	r3, [r7, #12]
 80021fe:	83bb      	strh	r3, [r7, #28]
	uint16_t raw32_P = (raw32 >> 16) & 0xFFFF;
 8002200:	68fb      	ldr	r3, [r7, #12]
 8002202:	0c1b      	lsrs	r3, r3, #16
 8002204:	837b      	strh	r3, [r7, #26]
	uint8_t iaa, iab, cntr_w = 0;
 8002206:	2300      	movs	r3, #0
 8002208:	77fb      	strb	r3, [r7, #31]
	char aadd[6];

	for(register int i = 0;i < 16;i++){
 800220a:	2400      	movs	r4, #0
 800220c:	e081      	b.n	8002312 <Compare_pin_32+0x126>
		if(Lista_GPIOx[i] >= 20){break;}
 800220e:	4623      	mov	r3, r4
 8002210:	005b      	lsls	r3, r3, #1
 8002212:	68ba      	ldr	r2, [r7, #8]
 8002214:	4413      	add	r3, r2
 8002216:	881b      	ldrh	r3, [r3, #0]
 8002218:	2b13      	cmp	r3, #19
 800221a:	d87e      	bhi.n	800231a <Compare_pin_32+0x12e>

		iaa = (raw32_N >> Lista_GPIOx[i]) & 0x01;
 800221c:	8bbb      	ldrh	r3, [r7, #28]
 800221e:	4622      	mov	r2, r4
 8002220:	0052      	lsls	r2, r2, #1
 8002222:	68b9      	ldr	r1, [r7, #8]
 8002224:	440a      	add	r2, r1
 8002226:	8812      	ldrh	r2, [r2, #0]
 8002228:	4113      	asrs	r3, r2
 800222a:	b2db      	uxtb	r3, r3
 800222c:	f003 0301 	and.w	r3, r3, #1
 8002230:	767b      	strb	r3, [r7, #25]
		iab = (raw32_P >> Lista_GPIOx[i]) & 0x01;
 8002232:	8b7b      	ldrh	r3, [r7, #26]
 8002234:	4622      	mov	r2, r4
 8002236:	0052      	lsls	r2, r2, #1
 8002238:	68b9      	ldr	r1, [r7, #8]
 800223a:	440a      	add	r2, r1
 800223c:	8812      	ldrh	r2, [r2, #0]
 800223e:	4113      	asrs	r3, r2
 8002240:	b2db      	uxtb	r3, r3
 8002242:	f003 0301 	and.w	r3, r3, #1
 8002246:	763b      	strb	r3, [r7, #24]
		 if(iaa == iab){
 8002248:	7e7a      	ldrb	r2, [r7, #25]
 800224a:	7e3b      	ldrb	r3, [r7, #24]
 800224c:	429a      	cmp	r2, r3
 800224e:	d15f      	bne.n	8002310 <Compare_pin_32+0x124>

			 cntr_w++; // count if match
 8002250:	7ffb      	ldrb	r3, [r7, #31]
 8002252:	3301      	adds	r3, #1
 8002254:	77fb      	strb	r3, [r7, #31]

			 //// add problem pin
			 switch(gpst){
 8002256:	79fb      	ldrb	r3, [r7, #7]
 8002258:	2b01      	cmp	r3, #1
 800225a:	d00f      	beq.n	800227c <Compare_pin_32+0x90>
 800225c:	2b02      	cmp	r3, #2
 800225e:	d01b      	beq.n	8002298 <Compare_pin_32+0xac>
			 default:
			 case 0: // A
				 sprintf(aadd, "PA%d", (uint8_t)Lista_GPIOx[i]); //
 8002260:	4623      	mov	r3, r4
 8002262:	005b      	lsls	r3, r3, #1
 8002264:	68ba      	ldr	r2, [r7, #8]
 8002266:	4413      	add	r3, r2
 8002268:	881b      	ldrh	r3, [r3, #0]
 800226a:	b2db      	uxtb	r3, r3
 800226c:	461a      	mov	r2, r3
 800226e:	f107 0310 	add.w	r3, r7, #16
 8002272:	4934      	ldr	r1, [pc, #208]	; (8002344 <Compare_pin_32+0x158>)
 8002274:	4618      	mov	r0, r3
 8002276:	f004 fad5 	bl	8006824 <siprintf>
				 break;
 800227a:	e01b      	b.n	80022b4 <Compare_pin_32+0xc8>
			 case 1: // B
			 	 sprintf(aadd, "PB%d", (uint8_t)Lista_GPIOx[i]); //
 800227c:	4623      	mov	r3, r4
 800227e:	005b      	lsls	r3, r3, #1
 8002280:	68ba      	ldr	r2, [r7, #8]
 8002282:	4413      	add	r3, r2
 8002284:	881b      	ldrh	r3, [r3, #0]
 8002286:	b2db      	uxtb	r3, r3
 8002288:	461a      	mov	r2, r3
 800228a:	f107 0310 	add.w	r3, r7, #16
 800228e:	492e      	ldr	r1, [pc, #184]	; (8002348 <Compare_pin_32+0x15c>)
 8002290:	4618      	mov	r0, r3
 8002292:	f004 fac7 	bl	8006824 <siprintf>
			 	 break;
 8002296:	e00d      	b.n	80022b4 <Compare_pin_32+0xc8>
			 case 2: // C
			 	 sprintf(aadd, "PC%d", (uint8_t)Lista_GPIOx[i]); //
 8002298:	4623      	mov	r3, r4
 800229a:	005b      	lsls	r3, r3, #1
 800229c:	68ba      	ldr	r2, [r7, #8]
 800229e:	4413      	add	r3, r2
 80022a0:	881b      	ldrh	r3, [r3, #0]
 80022a2:	b2db      	uxtb	r3, r3
 80022a4:	461a      	mov	r2, r3
 80022a6:	f107 0310 	add.w	r3, r7, #16
 80022aa:	4928      	ldr	r1, [pc, #160]	; (800234c <Compare_pin_32+0x160>)
 80022ac:	4618      	mov	r0, r3
 80022ae:	f004 fab9 	bl	8006824 <siprintf>
			 	 break;
 80022b2:	bf00      	nop

			 }
			 strncat(outchar, aadd, 4);
 80022b4:	f107 0310 	add.w	r3, r7, #16
 80022b8:	2204      	movs	r2, #4
 80022ba:	4619      	mov	r1, r3
 80022bc:	6838      	ldr	r0, [r7, #0]
 80022be:	f004 fad1 	bl	8006864 <strncat>

			 //// add High, Low
			 if(iaa == 1){
 80022c2:	7e7b      	ldrb	r3, [r7, #25]
 80022c4:	2b01      	cmp	r3, #1
 80022c6:	d106      	bne.n	80022d6 <Compare_pin_32+0xea>
				 sprintf(aadd, "_H");
 80022c8:	f107 0310 	add.w	r3, r7, #16
 80022cc:	4920      	ldr	r1, [pc, #128]	; (8002350 <Compare_pin_32+0x164>)
 80022ce:	4618      	mov	r0, r3
 80022d0:	f004 faa8 	bl	8006824 <siprintf>
 80022d4:	e008      	b.n	80022e8 <Compare_pin_32+0xfc>
			 }else if(iaa == 0){
 80022d6:	7e7b      	ldrb	r3, [r7, #25]
 80022d8:	2b00      	cmp	r3, #0
 80022da:	d105      	bne.n	80022e8 <Compare_pin_32+0xfc>
				 sprintf(aadd, "_L");
 80022dc:	f107 0310 	add.w	r3, r7, #16
 80022e0:	491c      	ldr	r1, [pc, #112]	; (8002354 <Compare_pin_32+0x168>)
 80022e2:	4618      	mov	r0, r3
 80022e4:	f004 fa9e 	bl	8006824 <siprintf>
			 }
			 strncat(outchar, aadd, 2);
 80022e8:	f107 0310 	add.w	r3, r7, #16
 80022ec:	2202      	movs	r2, #2
 80022ee:	4619      	mov	r1, r3
 80022f0:	6838      	ldr	r0, [r7, #0]
 80022f2:	f004 fab7 	bl	8006864 <strncat>

			 //// add blank
			 sprintf(aadd, " ");
 80022f6:	f107 0310 	add.w	r3, r7, #16
 80022fa:	4917      	ldr	r1, [pc, #92]	; (8002358 <Compare_pin_32+0x16c>)
 80022fc:	4618      	mov	r0, r3
 80022fe:	f004 fa91 	bl	8006824 <siprintf>
			 strncat(outchar, aadd, 1);
 8002302:	f107 0310 	add.w	r3, r7, #16
 8002306:	2201      	movs	r2, #1
 8002308:	4619      	mov	r1, r3
 800230a:	6838      	ldr	r0, [r7, #0]
 800230c:	f004 faaa 	bl	8006864 <strncat>
	for(register int i = 0;i < 16;i++){
 8002310:	3401      	adds	r4, #1
 8002312:	2c0f      	cmp	r4, #15
 8002314:	f77f af7b 	ble.w	800220e <Compare_pin_32+0x22>
 8002318:	e000      	b.n	800231c <Compare_pin_32+0x130>
		if(Lista_GPIOx[i] >= 20){break;}
 800231a:	bf00      	nop
		 }
	}

	if(!cntr_w){
 800231c:	7ffb      	ldrb	r3, [r7, #31]
 800231e:	2b00      	cmp	r3, #0
 8002320:	d10c      	bne.n	800233c <Compare_pin_32+0x150>
		sprintf(aadd, "_PASS");
 8002322:	f107 0310 	add.w	r3, r7, #16
 8002326:	490d      	ldr	r1, [pc, #52]	; (800235c <Compare_pin_32+0x170>)
 8002328:	4618      	mov	r0, r3
 800232a:	f004 fa7b 	bl	8006824 <siprintf>
		strncat(outchar, aadd, 7);
 800232e:	f107 0310 	add.w	r3, r7, #16
 8002332:	2207      	movs	r2, #7
 8002334:	4619      	mov	r1, r3
 8002336:	6838      	ldr	r0, [r7, #0]
 8002338:	f004 fa94 	bl	8006864 <strncat>
	}
}
 800233c:	bf00      	nop
 800233e:	3724      	adds	r7, #36	; 0x24
 8002340:	46bd      	mov	sp, r7
 8002342:	bd90      	pop	{r4, r7, pc}
 8002344:	08008de4 	.word	0x08008de4
 8002348:	08008dec 	.word	0x08008dec
 800234c:	08008df4 	.word	0x08008df4
 8002350:	08008dfc 	.word	0x08008dfc
 8002354:	08008e00 	.word	0x08008e00
 8002358:	08008e04 	.word	0x08008e04
 800235c:	08008e08 	.word	0x08008e08

08002360 <HAL_GPIO_EXTI_Callback>:



//// ----------------GPIO_EXTI_Callback-----------------------------------------

void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin){
 8002360:	b480      	push	{r7}
 8002362:	b083      	sub	sp, #12
 8002364:	af00      	add	r7, sp, #0
 8002366:	4603      	mov	r3, r0
 8002368:	80fb      	strh	r3, [r7, #6]
	if(GPIO_Pin == GPIO_PIN_13){
 800236a:	88fb      	ldrh	r3, [r7, #6]
 800236c:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8002370:	d113      	bne.n	800239a <HAL_GPIO_EXTI_Callback+0x3a>
		bluecounter++;
 8002372:	4b0d      	ldr	r3, [pc, #52]	; (80023a8 <HAL_GPIO_EXTI_Callback+0x48>)
 8002374:	781b      	ldrb	r3, [r3, #0]
 8002376:	3301      	adds	r3, #1
 8002378:	b2da      	uxtb	r2, r3
 800237a:	4b0b      	ldr	r3, [pc, #44]	; (80023a8 <HAL_GPIO_EXTI_Callback+0x48>)
 800237c:	701a      	strb	r2, [r3, #0]
		bluecounter%=4;
 800237e:	4b0a      	ldr	r3, [pc, #40]	; (80023a8 <HAL_GPIO_EXTI_Callback+0x48>)
 8002380:	781b      	ldrb	r3, [r3, #0]
 8002382:	f003 0303 	and.w	r3, r3, #3
 8002386:	b2da      	uxtb	r2, r3
 8002388:	4b07      	ldr	r3, [pc, #28]	; (80023a8 <HAL_GPIO_EXTI_Callback+0x48>)
 800238a:	701a      	strb	r2, [r3, #0]

		flag_gpioselftest = 1;
 800238c:	4b07      	ldr	r3, [pc, #28]	; (80023ac <HAL_GPIO_EXTI_Callback+0x4c>)
 800238e:	2201      	movs	r2, #1
 8002390:	701a      	strb	r2, [r3, #0]
		VR_Cli.Mark.Flag_ger = VRF_GPIO_Runalltest;
 8002392:	4b07      	ldr	r3, [pc, #28]	; (80023b0 <HAL_GPIO_EXTI_Callback+0x50>)
 8002394:	2202      	movs	r2, #2
 8002396:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
//		trd |= ( GPIO_MODE_OUTPUT_PP << 4);

#endif

		}
}
 800239a:	bf00      	nop
 800239c:	370c      	adds	r7, #12
 800239e:	46bd      	mov	sp, r7
 80023a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023a4:	4770      	bx	lr
 80023a6:	bf00      	nop
 80023a8:	20000560 	.word	0x20000560
 80023ac:	20000580 	.word	0x20000580
 80023b0:	20000584 	.word	0x20000584

080023b4 <HAL_UART_RxCpltCallback>:

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 80023b4:	b580      	push	{r7, lr}
 80023b6:	b082      	sub	sp, #8
 80023b8:	af00      	add	r7, sp, #0
 80023ba:	6078      	str	r0, [r7, #4]
	Rx_Verita_engine_callBak(RxBufferMtCl, &VR_Cli); //// try using only 1 slot 9 Buffer
 80023bc:	4905      	ldr	r1, [pc, #20]	; (80023d4 <HAL_UART_RxCpltCallback+0x20>)
 80023be:	4806      	ldr	r0, [pc, #24]	; (80023d8 <HAL_UART_RxCpltCallback+0x24>)
 80023c0:	f7fe fdcc 	bl	8000f5c <Rx_Verita_engine_callBak>
	Tx_Rq_Verita_engine(&huart6, &VR_Cli);
 80023c4:	4903      	ldr	r1, [pc, #12]	; (80023d4 <HAL_UART_RxCpltCallback+0x20>)
 80023c6:	4805      	ldr	r0, [pc, #20]	; (80023dc <HAL_UART_RxCpltCallback+0x28>)
 80023c8:	f7fe febe 	bl	8001148 <Tx_Rq_Verita_engine>
	//HAL_UART_Receive_DMA(&huart6, &RxBufferMtCl[0], 9);
}
 80023cc:	bf00      	nop
 80023ce:	3708      	adds	r7, #8
 80023d0:	46bd      	mov	sp, r7
 80023d2:	bd80      	pop	{r7, pc}
 80023d4:	20000584 	.word	0x20000584
 80023d8:	200005e8 	.word	0x200005e8
 80023dc:	200004a0 	.word	0x200004a0

080023e0 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80023e0:	b480      	push	{r7}
 80023e2:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80023e4:	b672      	cpsid	i
}
 80023e6:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80023e8:	e7fe      	b.n	80023e8 <Error_Handler+0x8>
	...

080023ec <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80023ec:	b580      	push	{r7, lr}
 80023ee:	b082      	sub	sp, #8
 80023f0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80023f2:	2300      	movs	r3, #0
 80023f4:	607b      	str	r3, [r7, #4]
 80023f6:	4b10      	ldr	r3, [pc, #64]	; (8002438 <HAL_MspInit+0x4c>)
 80023f8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80023fa:	4a0f      	ldr	r2, [pc, #60]	; (8002438 <HAL_MspInit+0x4c>)
 80023fc:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002400:	6453      	str	r3, [r2, #68]	; 0x44
 8002402:	4b0d      	ldr	r3, [pc, #52]	; (8002438 <HAL_MspInit+0x4c>)
 8002404:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002406:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800240a:	607b      	str	r3, [r7, #4]
 800240c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800240e:	2300      	movs	r3, #0
 8002410:	603b      	str	r3, [r7, #0]
 8002412:	4b09      	ldr	r3, [pc, #36]	; (8002438 <HAL_MspInit+0x4c>)
 8002414:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002416:	4a08      	ldr	r2, [pc, #32]	; (8002438 <HAL_MspInit+0x4c>)
 8002418:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800241c:	6413      	str	r3, [r2, #64]	; 0x40
 800241e:	4b06      	ldr	r3, [pc, #24]	; (8002438 <HAL_MspInit+0x4c>)
 8002420:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002422:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002426:	603b      	str	r3, [r7, #0]
 8002428:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 800242a:	2007      	movs	r0, #7
 800242c:	f000 ffca 	bl	80033c4 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002430:	bf00      	nop
 8002432:	3708      	adds	r7, #8
 8002434:	46bd      	mov	sp, r7
 8002436:	bd80      	pop	{r7, pc}
 8002438:	40023800 	.word	0x40023800

0800243c <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 800243c:	b480      	push	{r7}
 800243e:	b085      	sub	sp, #20
 8002440:	af00      	add	r7, sp, #0
 8002442:	6078      	str	r0, [r7, #4]
  if(hadc->Instance==ADC1)
 8002444:	687b      	ldr	r3, [r7, #4]
 8002446:	681b      	ldr	r3, [r3, #0]
 8002448:	4a0b      	ldr	r2, [pc, #44]	; (8002478 <HAL_ADC_MspInit+0x3c>)
 800244a:	4293      	cmp	r3, r2
 800244c:	d10d      	bne.n	800246a <HAL_ADC_MspInit+0x2e>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 800244e:	2300      	movs	r3, #0
 8002450:	60fb      	str	r3, [r7, #12]
 8002452:	4b0a      	ldr	r3, [pc, #40]	; (800247c <HAL_ADC_MspInit+0x40>)
 8002454:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002456:	4a09      	ldr	r2, [pc, #36]	; (800247c <HAL_ADC_MspInit+0x40>)
 8002458:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800245c:	6453      	str	r3, [r2, #68]	; 0x44
 800245e:	4b07      	ldr	r3, [pc, #28]	; (800247c <HAL_ADC_MspInit+0x40>)
 8002460:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002462:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002466:	60fb      	str	r3, [r7, #12]
 8002468:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 800246a:	bf00      	nop
 800246c:	3714      	adds	r7, #20
 800246e:	46bd      	mov	sp, r7
 8002470:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002474:	4770      	bx	lr
 8002476:	bf00      	nop
 8002478:	40012000 	.word	0x40012000
 800247c:	40023800 	.word	0x40023800

08002480 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8002480:	b480      	push	{r7}
 8002482:	b085      	sub	sp, #20
 8002484:	af00      	add	r7, sp, #0
 8002486:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM3)
 8002488:	687b      	ldr	r3, [r7, #4]
 800248a:	681b      	ldr	r3, [r3, #0]
 800248c:	4a0b      	ldr	r2, [pc, #44]	; (80024bc <HAL_TIM_Base_MspInit+0x3c>)
 800248e:	4293      	cmp	r3, r2
 8002490:	d10d      	bne.n	80024ae <HAL_TIM_Base_MspInit+0x2e>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 8002492:	2300      	movs	r3, #0
 8002494:	60fb      	str	r3, [r7, #12]
 8002496:	4b0a      	ldr	r3, [pc, #40]	; (80024c0 <HAL_TIM_Base_MspInit+0x40>)
 8002498:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800249a:	4a09      	ldr	r2, [pc, #36]	; (80024c0 <HAL_TIM_Base_MspInit+0x40>)
 800249c:	f043 0302 	orr.w	r3, r3, #2
 80024a0:	6413      	str	r3, [r2, #64]	; 0x40
 80024a2:	4b07      	ldr	r3, [pc, #28]	; (80024c0 <HAL_TIM_Base_MspInit+0x40>)
 80024a4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80024a6:	f003 0302 	and.w	r3, r3, #2
 80024aa:	60fb      	str	r3, [r7, #12]
 80024ac:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }

}
 80024ae:	bf00      	nop
 80024b0:	3714      	adds	r7, #20
 80024b2:	46bd      	mov	sp, r7
 80024b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024b8:	4770      	bx	lr
 80024ba:	bf00      	nop
 80024bc:	40000400 	.word	0x40000400
 80024c0:	40023800 	.word	0x40023800

080024c4 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 80024c4:	b580      	push	{r7, lr}
 80024c6:	b088      	sub	sp, #32
 80024c8:	af00      	add	r7, sp, #0
 80024ca:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80024cc:	f107 030c 	add.w	r3, r7, #12
 80024d0:	2200      	movs	r2, #0
 80024d2:	601a      	str	r2, [r3, #0]
 80024d4:	605a      	str	r2, [r3, #4]
 80024d6:	609a      	str	r2, [r3, #8]
 80024d8:	60da      	str	r2, [r3, #12]
 80024da:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM3)
 80024dc:	687b      	ldr	r3, [r7, #4]
 80024de:	681b      	ldr	r3, [r3, #0]
 80024e0:	4a12      	ldr	r2, [pc, #72]	; (800252c <HAL_TIM_MspPostInit+0x68>)
 80024e2:	4293      	cmp	r3, r2
 80024e4:	d11d      	bne.n	8002522 <HAL_TIM_MspPostInit+0x5e>
  {
  /* USER CODE BEGIN TIM3_MspPostInit 0 */

  /* USER CODE END TIM3_MspPostInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80024e6:	2300      	movs	r3, #0
 80024e8:	60bb      	str	r3, [r7, #8]
 80024ea:	4b11      	ldr	r3, [pc, #68]	; (8002530 <HAL_TIM_MspPostInit+0x6c>)
 80024ec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80024ee:	4a10      	ldr	r2, [pc, #64]	; (8002530 <HAL_TIM_MspPostInit+0x6c>)
 80024f0:	f043 0302 	orr.w	r3, r3, #2
 80024f4:	6313      	str	r3, [r2, #48]	; 0x30
 80024f6:	4b0e      	ldr	r3, [pc, #56]	; (8002530 <HAL_TIM_MspPostInit+0x6c>)
 80024f8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80024fa:	f003 0302 	and.w	r3, r3, #2
 80024fe:	60bb      	str	r3, [r7, #8]
 8002500:	68bb      	ldr	r3, [r7, #8]
    /**TIM3 GPIO Configuration
    PB4     ------> TIM3_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4;
 8002502:	2310      	movs	r3, #16
 8002504:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002506:	2302      	movs	r3, #2
 8002508:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800250a:	2300      	movs	r3, #0
 800250c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800250e:	2300      	movs	r3, #0
 8002510:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8002512:	2302      	movs	r3, #2
 8002514:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002516:	f107 030c 	add.w	r3, r7, #12
 800251a:	4619      	mov	r1, r3
 800251c:	4805      	ldr	r0, [pc, #20]	; (8002534 <HAL_TIM_MspPostInit+0x70>)
 800251e:	f001 fb03 	bl	8003b28 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM3_MspPostInit 1 */

  /* USER CODE END TIM3_MspPostInit 1 */
  }

}
 8002522:	bf00      	nop
 8002524:	3720      	adds	r7, #32
 8002526:	46bd      	mov	sp, r7
 8002528:	bd80      	pop	{r7, pc}
 800252a:	bf00      	nop
 800252c:	40000400 	.word	0x40000400
 8002530:	40023800 	.word	0x40023800
 8002534:	40020400 	.word	0x40020400

08002538 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8002538:	b580      	push	{r7, lr}
 800253a:	b08c      	sub	sp, #48	; 0x30
 800253c:	af00      	add	r7, sp, #0
 800253e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002540:	f107 031c 	add.w	r3, r7, #28
 8002544:	2200      	movs	r2, #0
 8002546:	601a      	str	r2, [r3, #0]
 8002548:	605a      	str	r2, [r3, #4]
 800254a:	609a      	str	r2, [r3, #8]
 800254c:	60da      	str	r2, [r3, #12]
 800254e:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 8002550:	687b      	ldr	r3, [r7, #4]
 8002552:	681b      	ldr	r3, [r3, #0]
 8002554:	4a4a      	ldr	r2, [pc, #296]	; (8002680 <HAL_UART_MspInit+0x148>)
 8002556:	4293      	cmp	r3, r2
 8002558:	d12c      	bne.n	80025b4 <HAL_UART_MspInit+0x7c>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 800255a:	2300      	movs	r3, #0
 800255c:	61bb      	str	r3, [r7, #24]
 800255e:	4b49      	ldr	r3, [pc, #292]	; (8002684 <HAL_UART_MspInit+0x14c>)
 8002560:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002562:	4a48      	ldr	r2, [pc, #288]	; (8002684 <HAL_UART_MspInit+0x14c>)
 8002564:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002568:	6413      	str	r3, [r2, #64]	; 0x40
 800256a:	4b46      	ldr	r3, [pc, #280]	; (8002684 <HAL_UART_MspInit+0x14c>)
 800256c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800256e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002572:	61bb      	str	r3, [r7, #24]
 8002574:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002576:	2300      	movs	r3, #0
 8002578:	617b      	str	r3, [r7, #20]
 800257a:	4b42      	ldr	r3, [pc, #264]	; (8002684 <HAL_UART_MspInit+0x14c>)
 800257c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800257e:	4a41      	ldr	r2, [pc, #260]	; (8002684 <HAL_UART_MspInit+0x14c>)
 8002580:	f043 0301 	orr.w	r3, r3, #1
 8002584:	6313      	str	r3, [r2, #48]	; 0x30
 8002586:	4b3f      	ldr	r3, [pc, #252]	; (8002684 <HAL_UART_MspInit+0x14c>)
 8002588:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800258a:	f003 0301 	and.w	r3, r3, #1
 800258e:	617b      	str	r3, [r7, #20]
 8002590:	697b      	ldr	r3, [r7, #20]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8002592:	230c      	movs	r3, #12
 8002594:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002596:	2302      	movs	r3, #2
 8002598:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800259a:	2300      	movs	r3, #0
 800259c:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800259e:	2303      	movs	r3, #3
 80025a0:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 80025a2:	2307      	movs	r3, #7
 80025a4:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80025a6:	f107 031c 	add.w	r3, r7, #28
 80025aa:	4619      	mov	r1, r3
 80025ac:	4836      	ldr	r0, [pc, #216]	; (8002688 <HAL_UART_MspInit+0x150>)
 80025ae:	f001 fabb 	bl	8003b28 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART6_MspInit 1 */

  /* USER CODE END USART6_MspInit 1 */
  }

}
 80025b2:	e060      	b.n	8002676 <HAL_UART_MspInit+0x13e>
  else if(huart->Instance==USART6)
 80025b4:	687b      	ldr	r3, [r7, #4]
 80025b6:	681b      	ldr	r3, [r3, #0]
 80025b8:	4a34      	ldr	r2, [pc, #208]	; (800268c <HAL_UART_MspInit+0x154>)
 80025ba:	4293      	cmp	r3, r2
 80025bc:	d15b      	bne.n	8002676 <HAL_UART_MspInit+0x13e>
    __HAL_RCC_USART6_CLK_ENABLE();
 80025be:	2300      	movs	r3, #0
 80025c0:	613b      	str	r3, [r7, #16]
 80025c2:	4b30      	ldr	r3, [pc, #192]	; (8002684 <HAL_UART_MspInit+0x14c>)
 80025c4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80025c6:	4a2f      	ldr	r2, [pc, #188]	; (8002684 <HAL_UART_MspInit+0x14c>)
 80025c8:	f043 0320 	orr.w	r3, r3, #32
 80025cc:	6453      	str	r3, [r2, #68]	; 0x44
 80025ce:	4b2d      	ldr	r3, [pc, #180]	; (8002684 <HAL_UART_MspInit+0x14c>)
 80025d0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80025d2:	f003 0320 	and.w	r3, r3, #32
 80025d6:	613b      	str	r3, [r7, #16]
 80025d8:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80025da:	2300      	movs	r3, #0
 80025dc:	60fb      	str	r3, [r7, #12]
 80025de:	4b29      	ldr	r3, [pc, #164]	; (8002684 <HAL_UART_MspInit+0x14c>)
 80025e0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80025e2:	4a28      	ldr	r2, [pc, #160]	; (8002684 <HAL_UART_MspInit+0x14c>)
 80025e4:	f043 0301 	orr.w	r3, r3, #1
 80025e8:	6313      	str	r3, [r2, #48]	; 0x30
 80025ea:	4b26      	ldr	r3, [pc, #152]	; (8002684 <HAL_UART_MspInit+0x14c>)
 80025ec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80025ee:	f003 0301 	and.w	r3, r3, #1
 80025f2:	60fb      	str	r3, [r7, #12]
 80025f4:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 80025f6:	f44f 53c0 	mov.w	r3, #6144	; 0x1800
 80025fa:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80025fc:	2302      	movs	r3, #2
 80025fe:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002600:	2300      	movs	r3, #0
 8002602:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002604:	2303      	movs	r3, #3
 8002606:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF8_USART6;
 8002608:	2308      	movs	r3, #8
 800260a:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800260c:	f107 031c 	add.w	r3, r7, #28
 8002610:	4619      	mov	r1, r3
 8002612:	481d      	ldr	r0, [pc, #116]	; (8002688 <HAL_UART_MspInit+0x150>)
 8002614:	f001 fa88 	bl	8003b28 <HAL_GPIO_Init>
    hdma_usart6_rx.Instance = DMA2_Stream1;
 8002618:	4b1d      	ldr	r3, [pc, #116]	; (8002690 <HAL_UART_MspInit+0x158>)
 800261a:	4a1e      	ldr	r2, [pc, #120]	; (8002694 <HAL_UART_MspInit+0x15c>)
 800261c:	601a      	str	r2, [r3, #0]
    hdma_usart6_rx.Init.Channel = DMA_CHANNEL_5;
 800261e:	4b1c      	ldr	r3, [pc, #112]	; (8002690 <HAL_UART_MspInit+0x158>)
 8002620:	f04f 6220 	mov.w	r2, #167772160	; 0xa000000
 8002624:	605a      	str	r2, [r3, #4]
    hdma_usart6_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8002626:	4b1a      	ldr	r3, [pc, #104]	; (8002690 <HAL_UART_MspInit+0x158>)
 8002628:	2200      	movs	r2, #0
 800262a:	609a      	str	r2, [r3, #8]
    hdma_usart6_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 800262c:	4b18      	ldr	r3, [pc, #96]	; (8002690 <HAL_UART_MspInit+0x158>)
 800262e:	2200      	movs	r2, #0
 8002630:	60da      	str	r2, [r3, #12]
    hdma_usart6_rx.Init.MemInc = DMA_MINC_ENABLE;
 8002632:	4b17      	ldr	r3, [pc, #92]	; (8002690 <HAL_UART_MspInit+0x158>)
 8002634:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8002638:	611a      	str	r2, [r3, #16]
    hdma_usart6_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 800263a:	4b15      	ldr	r3, [pc, #84]	; (8002690 <HAL_UART_MspInit+0x158>)
 800263c:	2200      	movs	r2, #0
 800263e:	615a      	str	r2, [r3, #20]
    hdma_usart6_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8002640:	4b13      	ldr	r3, [pc, #76]	; (8002690 <HAL_UART_MspInit+0x158>)
 8002642:	2200      	movs	r2, #0
 8002644:	619a      	str	r2, [r3, #24]
    hdma_usart6_rx.Init.Mode = DMA_NORMAL;
 8002646:	4b12      	ldr	r3, [pc, #72]	; (8002690 <HAL_UART_MspInit+0x158>)
 8002648:	2200      	movs	r2, #0
 800264a:	61da      	str	r2, [r3, #28]
    hdma_usart6_rx.Init.Priority = DMA_PRIORITY_HIGH;
 800264c:	4b10      	ldr	r3, [pc, #64]	; (8002690 <HAL_UART_MspInit+0x158>)
 800264e:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8002652:	621a      	str	r2, [r3, #32]
    hdma_usart6_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8002654:	4b0e      	ldr	r3, [pc, #56]	; (8002690 <HAL_UART_MspInit+0x158>)
 8002656:	2200      	movs	r2, #0
 8002658:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_usart6_rx) != HAL_OK)
 800265a:	480d      	ldr	r0, [pc, #52]	; (8002690 <HAL_UART_MspInit+0x158>)
 800265c:	f000 fef4 	bl	8003448 <HAL_DMA_Init>
 8002660:	4603      	mov	r3, r0
 8002662:	2b00      	cmp	r3, #0
 8002664:	d001      	beq.n	800266a <HAL_UART_MspInit+0x132>
      Error_Handler();
 8002666:	f7ff febb 	bl	80023e0 <Error_Handler>
    __HAL_LINKDMA(huart,hdmarx,hdma_usart6_rx);
 800266a:	687b      	ldr	r3, [r7, #4]
 800266c:	4a08      	ldr	r2, [pc, #32]	; (8002690 <HAL_UART_MspInit+0x158>)
 800266e:	639a      	str	r2, [r3, #56]	; 0x38
 8002670:	4a07      	ldr	r2, [pc, #28]	; (8002690 <HAL_UART_MspInit+0x158>)
 8002672:	687b      	ldr	r3, [r7, #4]
 8002674:	6393      	str	r3, [r2, #56]	; 0x38
}
 8002676:	bf00      	nop
 8002678:	3730      	adds	r7, #48	; 0x30
 800267a:	46bd      	mov	sp, r7
 800267c:	bd80      	pop	{r7, pc}
 800267e:	bf00      	nop
 8002680:	40004400 	.word	0x40004400
 8002684:	40023800 	.word	0x40023800
 8002688:	40020000 	.word	0x40020000
 800268c:	40011400 	.word	0x40011400
 8002690:	200004e4 	.word	0x200004e4
 8002694:	40026428 	.word	0x40026428

08002698 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002698:	b480      	push	{r7}
 800269a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 800269c:	e7fe      	b.n	800269c <NMI_Handler+0x4>

0800269e <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800269e:	b480      	push	{r7}
 80026a0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80026a2:	e7fe      	b.n	80026a2 <HardFault_Handler+0x4>

080026a4 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80026a4:	b480      	push	{r7}
 80026a6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80026a8:	e7fe      	b.n	80026a8 <MemManage_Handler+0x4>

080026aa <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80026aa:	b480      	push	{r7}
 80026ac:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80026ae:	e7fe      	b.n	80026ae <BusFault_Handler+0x4>

080026b0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80026b0:	b480      	push	{r7}
 80026b2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80026b4:	e7fe      	b.n	80026b4 <UsageFault_Handler+0x4>

080026b6 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80026b6:	b480      	push	{r7}
 80026b8:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80026ba:	bf00      	nop
 80026bc:	46bd      	mov	sp, r7
 80026be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026c2:	4770      	bx	lr

080026c4 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80026c4:	b480      	push	{r7}
 80026c6:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80026c8:	bf00      	nop
 80026ca:	46bd      	mov	sp, r7
 80026cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026d0:	4770      	bx	lr

080026d2 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80026d2:	b480      	push	{r7}
 80026d4:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80026d6:	bf00      	nop
 80026d8:	46bd      	mov	sp, r7
 80026da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026de:	4770      	bx	lr

080026e0 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80026e0:	b580      	push	{r7, lr}
 80026e2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80026e4:	f000 f968 	bl	80029b8 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80026e8:	bf00      	nop
 80026ea:	bd80      	pop	{r7, pc}

080026ec <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 80026ec:	b580      	push	{r7, lr}
 80026ee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(B1_Pin);
 80026f0:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 80026f4:	f001 fbd0 	bl	8003e98 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 80026f8:	bf00      	nop
 80026fa:	bd80      	pop	{r7, pc}

080026fc <DMA2_Stream1_IRQHandler>:

/**
  * @brief This function handles DMA2 stream1 global interrupt.
  */
void DMA2_Stream1_IRQHandler(void)
{
 80026fc:	b580      	push	{r7, lr}
 80026fe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream1_IRQn 0 */

  /* USER CODE END DMA2_Stream1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart6_rx);
 8002700:	4802      	ldr	r0, [pc, #8]	; (800270c <DMA2_Stream1_IRQHandler+0x10>)
 8002702:	f000 ffa7 	bl	8003654 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream1_IRQn 1 */

  /* USER CODE END DMA2_Stream1_IRQn 1 */
}
 8002706:	bf00      	nop
 8002708:	bd80      	pop	{r7, pc}
 800270a:	bf00      	nop
 800270c:	200004e4 	.word	0x200004e4

08002710 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8002710:	b480      	push	{r7}
 8002712:	af00      	add	r7, sp, #0
	return 1;
 8002714:	2301      	movs	r3, #1
}
 8002716:	4618      	mov	r0, r3
 8002718:	46bd      	mov	sp, r7
 800271a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800271e:	4770      	bx	lr

08002720 <_kill>:

int _kill(int pid, int sig)
{
 8002720:	b580      	push	{r7, lr}
 8002722:	b082      	sub	sp, #8
 8002724:	af00      	add	r7, sp, #0
 8002726:	6078      	str	r0, [r7, #4]
 8002728:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 800272a:	f003 fbdf 	bl	8005eec <__errno>
 800272e:	4603      	mov	r3, r0
 8002730:	2216      	movs	r2, #22
 8002732:	601a      	str	r2, [r3, #0]
	return -1;
 8002734:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002738:	4618      	mov	r0, r3
 800273a:	3708      	adds	r7, #8
 800273c:	46bd      	mov	sp, r7
 800273e:	bd80      	pop	{r7, pc}

08002740 <_exit>:

void _exit (int status)
{
 8002740:	b580      	push	{r7, lr}
 8002742:	b082      	sub	sp, #8
 8002744:	af00      	add	r7, sp, #0
 8002746:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 8002748:	f04f 31ff 	mov.w	r1, #4294967295
 800274c:	6878      	ldr	r0, [r7, #4]
 800274e:	f7ff ffe7 	bl	8002720 <_kill>
	while (1) {}		/* Make sure we hang here */
 8002752:	e7fe      	b.n	8002752 <_exit+0x12>

08002754 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8002754:	b580      	push	{r7, lr}
 8002756:	b086      	sub	sp, #24
 8002758:	af00      	add	r7, sp, #0
 800275a:	60f8      	str	r0, [r7, #12]
 800275c:	60b9      	str	r1, [r7, #8]
 800275e:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002760:	2300      	movs	r3, #0
 8002762:	617b      	str	r3, [r7, #20]
 8002764:	e00a      	b.n	800277c <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8002766:	f3af 8000 	nop.w
 800276a:	4601      	mov	r1, r0
 800276c:	68bb      	ldr	r3, [r7, #8]
 800276e:	1c5a      	adds	r2, r3, #1
 8002770:	60ba      	str	r2, [r7, #8]
 8002772:	b2ca      	uxtb	r2, r1
 8002774:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002776:	697b      	ldr	r3, [r7, #20]
 8002778:	3301      	adds	r3, #1
 800277a:	617b      	str	r3, [r7, #20]
 800277c:	697a      	ldr	r2, [r7, #20]
 800277e:	687b      	ldr	r3, [r7, #4]
 8002780:	429a      	cmp	r2, r3
 8002782:	dbf0      	blt.n	8002766 <_read+0x12>
	}

return len;
 8002784:	687b      	ldr	r3, [r7, #4]
}
 8002786:	4618      	mov	r0, r3
 8002788:	3718      	adds	r7, #24
 800278a:	46bd      	mov	sp, r7
 800278c:	bd80      	pop	{r7, pc}

0800278e <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 800278e:	b580      	push	{r7, lr}
 8002790:	b086      	sub	sp, #24
 8002792:	af00      	add	r7, sp, #0
 8002794:	60f8      	str	r0, [r7, #12]
 8002796:	60b9      	str	r1, [r7, #8]
 8002798:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800279a:	2300      	movs	r3, #0
 800279c:	617b      	str	r3, [r7, #20]
 800279e:	e009      	b.n	80027b4 <_write+0x26>
	{
		__io_putchar(*ptr++);
 80027a0:	68bb      	ldr	r3, [r7, #8]
 80027a2:	1c5a      	adds	r2, r3, #1
 80027a4:	60ba      	str	r2, [r7, #8]
 80027a6:	781b      	ldrb	r3, [r3, #0]
 80027a8:	4618      	mov	r0, r3
 80027aa:	f3af 8000 	nop.w
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80027ae:	697b      	ldr	r3, [r7, #20]
 80027b0:	3301      	adds	r3, #1
 80027b2:	617b      	str	r3, [r7, #20]
 80027b4:	697a      	ldr	r2, [r7, #20]
 80027b6:	687b      	ldr	r3, [r7, #4]
 80027b8:	429a      	cmp	r2, r3
 80027ba:	dbf1      	blt.n	80027a0 <_write+0x12>
	}
	return len;
 80027bc:	687b      	ldr	r3, [r7, #4]
}
 80027be:	4618      	mov	r0, r3
 80027c0:	3718      	adds	r7, #24
 80027c2:	46bd      	mov	sp, r7
 80027c4:	bd80      	pop	{r7, pc}

080027c6 <_close>:

int _close(int file)
{
 80027c6:	b480      	push	{r7}
 80027c8:	b083      	sub	sp, #12
 80027ca:	af00      	add	r7, sp, #0
 80027cc:	6078      	str	r0, [r7, #4]
	return -1;
 80027ce:	f04f 33ff 	mov.w	r3, #4294967295
}
 80027d2:	4618      	mov	r0, r3
 80027d4:	370c      	adds	r7, #12
 80027d6:	46bd      	mov	sp, r7
 80027d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027dc:	4770      	bx	lr

080027de <_fstat>:


int _fstat(int file, struct stat *st)
{
 80027de:	b480      	push	{r7}
 80027e0:	b083      	sub	sp, #12
 80027e2:	af00      	add	r7, sp, #0
 80027e4:	6078      	str	r0, [r7, #4]
 80027e6:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 80027e8:	683b      	ldr	r3, [r7, #0]
 80027ea:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80027ee:	605a      	str	r2, [r3, #4]
	return 0;
 80027f0:	2300      	movs	r3, #0
}
 80027f2:	4618      	mov	r0, r3
 80027f4:	370c      	adds	r7, #12
 80027f6:	46bd      	mov	sp, r7
 80027f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027fc:	4770      	bx	lr

080027fe <_isatty>:

int _isatty(int file)
{
 80027fe:	b480      	push	{r7}
 8002800:	b083      	sub	sp, #12
 8002802:	af00      	add	r7, sp, #0
 8002804:	6078      	str	r0, [r7, #4]
	return 1;
 8002806:	2301      	movs	r3, #1
}
 8002808:	4618      	mov	r0, r3
 800280a:	370c      	adds	r7, #12
 800280c:	46bd      	mov	sp, r7
 800280e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002812:	4770      	bx	lr

08002814 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8002814:	b480      	push	{r7}
 8002816:	b085      	sub	sp, #20
 8002818:	af00      	add	r7, sp, #0
 800281a:	60f8      	str	r0, [r7, #12]
 800281c:	60b9      	str	r1, [r7, #8]
 800281e:	607a      	str	r2, [r7, #4]
	return 0;
 8002820:	2300      	movs	r3, #0
}
 8002822:	4618      	mov	r0, r3
 8002824:	3714      	adds	r7, #20
 8002826:	46bd      	mov	sp, r7
 8002828:	f85d 7b04 	ldr.w	r7, [sp], #4
 800282c:	4770      	bx	lr
	...

08002830 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002830:	b580      	push	{r7, lr}
 8002832:	b086      	sub	sp, #24
 8002834:	af00      	add	r7, sp, #0
 8002836:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002838:	4a14      	ldr	r2, [pc, #80]	; (800288c <_sbrk+0x5c>)
 800283a:	4b15      	ldr	r3, [pc, #84]	; (8002890 <_sbrk+0x60>)
 800283c:	1ad3      	subs	r3, r2, r3
 800283e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002840:	697b      	ldr	r3, [r7, #20]
 8002842:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002844:	4b13      	ldr	r3, [pc, #76]	; (8002894 <_sbrk+0x64>)
 8002846:	681b      	ldr	r3, [r3, #0]
 8002848:	2b00      	cmp	r3, #0
 800284a:	d102      	bne.n	8002852 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 800284c:	4b11      	ldr	r3, [pc, #68]	; (8002894 <_sbrk+0x64>)
 800284e:	4a12      	ldr	r2, [pc, #72]	; (8002898 <_sbrk+0x68>)
 8002850:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8002852:	4b10      	ldr	r3, [pc, #64]	; (8002894 <_sbrk+0x64>)
 8002854:	681a      	ldr	r2, [r3, #0]
 8002856:	687b      	ldr	r3, [r7, #4]
 8002858:	4413      	add	r3, r2
 800285a:	693a      	ldr	r2, [r7, #16]
 800285c:	429a      	cmp	r2, r3
 800285e:	d207      	bcs.n	8002870 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002860:	f003 fb44 	bl	8005eec <__errno>
 8002864:	4603      	mov	r3, r0
 8002866:	220c      	movs	r2, #12
 8002868:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800286a:	f04f 33ff 	mov.w	r3, #4294967295
 800286e:	e009      	b.n	8002884 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002870:	4b08      	ldr	r3, [pc, #32]	; (8002894 <_sbrk+0x64>)
 8002872:	681b      	ldr	r3, [r3, #0]
 8002874:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8002876:	4b07      	ldr	r3, [pc, #28]	; (8002894 <_sbrk+0x64>)
 8002878:	681a      	ldr	r2, [r3, #0]
 800287a:	687b      	ldr	r3, [r7, #4]
 800287c:	4413      	add	r3, r2
 800287e:	4a05      	ldr	r2, [pc, #20]	; (8002894 <_sbrk+0x64>)
 8002880:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8002882:	68fb      	ldr	r3, [r7, #12]
}
 8002884:	4618      	mov	r0, r3
 8002886:	3718      	adds	r7, #24
 8002888:	46bd      	mov	sp, r7
 800288a:	bd80      	pop	{r7, pc}
 800288c:	20020000 	.word	0x20020000
 8002890:	00000400 	.word	0x00000400
 8002894:	20000658 	.word	0x20000658
 8002898:	20000670 	.word	0x20000670

0800289c <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 800289c:	b480      	push	{r7}
 800289e:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80028a0:	4b06      	ldr	r3, [pc, #24]	; (80028bc <SystemInit+0x20>)
 80028a2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80028a6:	4a05      	ldr	r2, [pc, #20]	; (80028bc <SystemInit+0x20>)
 80028a8:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80028ac:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80028b0:	bf00      	nop
 80028b2:	46bd      	mov	sp, r7
 80028b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028b8:	4770      	bx	lr
 80028ba:	bf00      	nop
 80028bc:	e000ed00 	.word	0xe000ed00

080028c0 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 80028c0:	f8df d034 	ldr.w	sp, [pc, #52]	; 80028f8 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 80028c4:	480d      	ldr	r0, [pc, #52]	; (80028fc <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 80028c6:	490e      	ldr	r1, [pc, #56]	; (8002900 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 80028c8:	4a0e      	ldr	r2, [pc, #56]	; (8002904 <LoopFillZerobss+0x1e>)
  movs r3, #0
 80028ca:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80028cc:	e002      	b.n	80028d4 <LoopCopyDataInit>

080028ce <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80028ce:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80028d0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80028d2:	3304      	adds	r3, #4

080028d4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80028d4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80028d6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80028d8:	d3f9      	bcc.n	80028ce <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80028da:	4a0b      	ldr	r2, [pc, #44]	; (8002908 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 80028dc:	4c0b      	ldr	r4, [pc, #44]	; (800290c <LoopFillZerobss+0x26>)
  movs r3, #0
 80028de:	2300      	movs	r3, #0
  b LoopFillZerobss
 80028e0:	e001      	b.n	80028e6 <LoopFillZerobss>

080028e2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80028e2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80028e4:	3204      	adds	r2, #4

080028e6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80028e6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80028e8:	d3fb      	bcc.n	80028e2 <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 80028ea:	f7ff ffd7 	bl	800289c <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80028ee:	f003 fb03 	bl	8005ef8 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80028f2:	f7fe fef7 	bl	80016e4 <main>
  bx  lr    
 80028f6:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 80028f8:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 80028fc:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002900:	200003a0 	.word	0x200003a0
  ldr r2, =_sidata
 8002904:	0800921c 	.word	0x0800921c
  ldr r2, =_sbss
 8002908:	200003a0 	.word	0x200003a0
  ldr r4, =_ebss
 800290c:	20000670 	.word	0x20000670

08002910 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8002910:	e7fe      	b.n	8002910 <ADC_IRQHandler>
	...

08002914 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002914:	b580      	push	{r7, lr}
 8002916:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8002918:	4b0e      	ldr	r3, [pc, #56]	; (8002954 <HAL_Init+0x40>)
 800291a:	681b      	ldr	r3, [r3, #0]
 800291c:	4a0d      	ldr	r2, [pc, #52]	; (8002954 <HAL_Init+0x40>)
 800291e:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8002922:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8002924:	4b0b      	ldr	r3, [pc, #44]	; (8002954 <HAL_Init+0x40>)
 8002926:	681b      	ldr	r3, [r3, #0]
 8002928:	4a0a      	ldr	r2, [pc, #40]	; (8002954 <HAL_Init+0x40>)
 800292a:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800292e:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002930:	4b08      	ldr	r3, [pc, #32]	; (8002954 <HAL_Init+0x40>)
 8002932:	681b      	ldr	r3, [r3, #0]
 8002934:	4a07      	ldr	r2, [pc, #28]	; (8002954 <HAL_Init+0x40>)
 8002936:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800293a:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800293c:	2003      	movs	r0, #3
 800293e:	f000 fd41 	bl	80033c4 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002942:	2000      	movs	r0, #0
 8002944:	f000 f808 	bl	8002958 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002948:	f7ff fd50 	bl	80023ec <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800294c:	2300      	movs	r3, #0
}
 800294e:	4618      	mov	r0, r3
 8002950:	bd80      	pop	{r7, pc}
 8002952:	bf00      	nop
 8002954:	40023c00 	.word	0x40023c00

08002958 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002958:	b580      	push	{r7, lr}
 800295a:	b082      	sub	sp, #8
 800295c:	af00      	add	r7, sp, #0
 800295e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002960:	4b12      	ldr	r3, [pc, #72]	; (80029ac <HAL_InitTick+0x54>)
 8002962:	681a      	ldr	r2, [r3, #0]
 8002964:	4b12      	ldr	r3, [pc, #72]	; (80029b0 <HAL_InitTick+0x58>)
 8002966:	781b      	ldrb	r3, [r3, #0]
 8002968:	4619      	mov	r1, r3
 800296a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800296e:	fbb3 f3f1 	udiv	r3, r3, r1
 8002972:	fbb2 f3f3 	udiv	r3, r2, r3
 8002976:	4618      	mov	r0, r3
 8002978:	f000 fd59 	bl	800342e <HAL_SYSTICK_Config>
 800297c:	4603      	mov	r3, r0
 800297e:	2b00      	cmp	r3, #0
 8002980:	d001      	beq.n	8002986 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8002982:	2301      	movs	r3, #1
 8002984:	e00e      	b.n	80029a4 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002986:	687b      	ldr	r3, [r7, #4]
 8002988:	2b0f      	cmp	r3, #15
 800298a:	d80a      	bhi.n	80029a2 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800298c:	2200      	movs	r2, #0
 800298e:	6879      	ldr	r1, [r7, #4]
 8002990:	f04f 30ff 	mov.w	r0, #4294967295
 8002994:	f000 fd21 	bl	80033da <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002998:	4a06      	ldr	r2, [pc, #24]	; (80029b4 <HAL_InitTick+0x5c>)
 800299a:	687b      	ldr	r3, [r7, #4]
 800299c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800299e:	2300      	movs	r3, #0
 80029a0:	e000      	b.n	80029a4 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80029a2:	2301      	movs	r3, #1
}
 80029a4:	4618      	mov	r0, r3
 80029a6:	3708      	adds	r7, #8
 80029a8:	46bd      	mov	sp, r7
 80029aa:	bd80      	pop	{r7, pc}
 80029ac:	200001c4 	.word	0x200001c4
 80029b0:	200001cc 	.word	0x200001cc
 80029b4:	200001c8 	.word	0x200001c8

080029b8 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80029b8:	b480      	push	{r7}
 80029ba:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80029bc:	4b06      	ldr	r3, [pc, #24]	; (80029d8 <HAL_IncTick+0x20>)
 80029be:	781b      	ldrb	r3, [r3, #0]
 80029c0:	461a      	mov	r2, r3
 80029c2:	4b06      	ldr	r3, [pc, #24]	; (80029dc <HAL_IncTick+0x24>)
 80029c4:	681b      	ldr	r3, [r3, #0]
 80029c6:	4413      	add	r3, r2
 80029c8:	4a04      	ldr	r2, [pc, #16]	; (80029dc <HAL_IncTick+0x24>)
 80029ca:	6013      	str	r3, [r2, #0]
}
 80029cc:	bf00      	nop
 80029ce:	46bd      	mov	sp, r7
 80029d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029d4:	4770      	bx	lr
 80029d6:	bf00      	nop
 80029d8:	200001cc 	.word	0x200001cc
 80029dc:	2000065c 	.word	0x2000065c

080029e0 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80029e0:	b480      	push	{r7}
 80029e2:	af00      	add	r7, sp, #0
  return uwTick;
 80029e4:	4b03      	ldr	r3, [pc, #12]	; (80029f4 <HAL_GetTick+0x14>)
 80029e6:	681b      	ldr	r3, [r3, #0]
}
 80029e8:	4618      	mov	r0, r3
 80029ea:	46bd      	mov	sp, r7
 80029ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029f0:	4770      	bx	lr
 80029f2:	bf00      	nop
 80029f4:	2000065c 	.word	0x2000065c

080029f8 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80029f8:	b580      	push	{r7, lr}
 80029fa:	b084      	sub	sp, #16
 80029fc:	af00      	add	r7, sp, #0
 80029fe:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002a00:	f7ff ffee 	bl	80029e0 <HAL_GetTick>
 8002a04:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8002a06:	687b      	ldr	r3, [r7, #4]
 8002a08:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002a0a:	68fb      	ldr	r3, [r7, #12]
 8002a0c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002a10:	d005      	beq.n	8002a1e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8002a12:	4b0a      	ldr	r3, [pc, #40]	; (8002a3c <HAL_Delay+0x44>)
 8002a14:	781b      	ldrb	r3, [r3, #0]
 8002a16:	461a      	mov	r2, r3
 8002a18:	68fb      	ldr	r3, [r7, #12]
 8002a1a:	4413      	add	r3, r2
 8002a1c:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8002a1e:	bf00      	nop
 8002a20:	f7ff ffde 	bl	80029e0 <HAL_GetTick>
 8002a24:	4602      	mov	r2, r0
 8002a26:	68bb      	ldr	r3, [r7, #8]
 8002a28:	1ad3      	subs	r3, r2, r3
 8002a2a:	68fa      	ldr	r2, [r7, #12]
 8002a2c:	429a      	cmp	r2, r3
 8002a2e:	d8f7      	bhi.n	8002a20 <HAL_Delay+0x28>
  {
  }
}
 8002a30:	bf00      	nop
 8002a32:	bf00      	nop
 8002a34:	3710      	adds	r7, #16
 8002a36:	46bd      	mov	sp, r7
 8002a38:	bd80      	pop	{r7, pc}
 8002a3a:	bf00      	nop
 8002a3c:	200001cc 	.word	0x200001cc

08002a40 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8002a40:	b580      	push	{r7, lr}
 8002a42:	b084      	sub	sp, #16
 8002a44:	af00      	add	r7, sp, #0
 8002a46:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002a48:	2300      	movs	r3, #0
 8002a4a:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8002a4c:	687b      	ldr	r3, [r7, #4]
 8002a4e:	2b00      	cmp	r3, #0
 8002a50:	d101      	bne.n	8002a56 <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 8002a52:	2301      	movs	r3, #1
 8002a54:	e033      	b.n	8002abe <HAL_ADC_Init+0x7e>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }
  
  if(hadc->State == HAL_ADC_STATE_RESET)
 8002a56:	687b      	ldr	r3, [r7, #4]
 8002a58:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002a5a:	2b00      	cmp	r3, #0
 8002a5c:	d109      	bne.n	8002a72 <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8002a5e:	6878      	ldr	r0, [r7, #4]
 8002a60:	f7ff fcec 	bl	800243c <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8002a64:	687b      	ldr	r3, [r7, #4]
 8002a66:	2200      	movs	r2, #0
 8002a68:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8002a6a:	687b      	ldr	r3, [r7, #4]
 8002a6c:	2200      	movs	r2, #0
 8002a6e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8002a72:	687b      	ldr	r3, [r7, #4]
 8002a74:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002a76:	f003 0310 	and.w	r3, r3, #16
 8002a7a:	2b00      	cmp	r3, #0
 8002a7c:	d118      	bne.n	8002ab0 <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002a7e:	687b      	ldr	r3, [r7, #4]
 8002a80:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002a82:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8002a86:	f023 0302 	bic.w	r3, r3, #2
 8002a8a:	f043 0202 	orr.w	r2, r3, #2
 8002a8e:	687b      	ldr	r3, [r7, #4]
 8002a90:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 8002a92:	6878      	ldr	r0, [r7, #4]
 8002a94:	f000 faca 	bl	800302c <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8002a98:	687b      	ldr	r3, [r7, #4]
 8002a9a:	2200      	movs	r2, #0
 8002a9c:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002a9e:	687b      	ldr	r3, [r7, #4]
 8002aa0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002aa2:	f023 0303 	bic.w	r3, r3, #3
 8002aa6:	f043 0201 	orr.w	r2, r3, #1
 8002aaa:	687b      	ldr	r3, [r7, #4]
 8002aac:	641a      	str	r2, [r3, #64]	; 0x40
 8002aae:	e001      	b.n	8002ab4 <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8002ab0:	2301      	movs	r3, #1
 8002ab2:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8002ab4:	687b      	ldr	r3, [r7, #4]
 8002ab6:	2200      	movs	r2, #0
 8002ab8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return tmp_hal_status;
 8002abc:	7bfb      	ldrb	r3, [r7, #15]
}
 8002abe:	4618      	mov	r0, r3
 8002ac0:	3710      	adds	r7, #16
 8002ac2:	46bd      	mov	sp, r7
 8002ac4:	bd80      	pop	{r7, pc}
	...

08002ac8 <HAL_ADC_Start>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef* hadc)
{
 8002ac8:	b480      	push	{r7}
 8002aca:	b085      	sub	sp, #20
 8002acc:	af00      	add	r7, sp, #0
 8002ace:	6078      	str	r0, [r7, #4]
  __IO uint32_t counter = 0U;
 8002ad0:	2300      	movs	r3, #0
 8002ad2:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge)); 
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8002ad4:	687b      	ldr	r3, [r7, #4]
 8002ad6:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002ada:	2b01      	cmp	r3, #1
 8002adc:	d101      	bne.n	8002ae2 <HAL_ADC_Start+0x1a>
 8002ade:	2302      	movs	r3, #2
 8002ae0:	e097      	b.n	8002c12 <HAL_ADC_Start+0x14a>
 8002ae2:	687b      	ldr	r3, [r7, #4]
 8002ae4:	2201      	movs	r2, #1
 8002ae6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during 
  Tstab time the ADC's stabilization */
  if((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 8002aea:	687b      	ldr	r3, [r7, #4]
 8002aec:	681b      	ldr	r3, [r3, #0]
 8002aee:	689b      	ldr	r3, [r3, #8]
 8002af0:	f003 0301 	and.w	r3, r3, #1
 8002af4:	2b01      	cmp	r3, #1
 8002af6:	d018      	beq.n	8002b2a <HAL_ADC_Start+0x62>
  {  
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8002af8:	687b      	ldr	r3, [r7, #4]
 8002afa:	681b      	ldr	r3, [r3, #0]
 8002afc:	689a      	ldr	r2, [r3, #8]
 8002afe:	687b      	ldr	r3, [r7, #4]
 8002b00:	681b      	ldr	r3, [r3, #0]
 8002b02:	f042 0201 	orr.w	r2, r2, #1
 8002b06:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8002b08:	4b45      	ldr	r3, [pc, #276]	; (8002c20 <HAL_ADC_Start+0x158>)
 8002b0a:	681b      	ldr	r3, [r3, #0]
 8002b0c:	4a45      	ldr	r2, [pc, #276]	; (8002c24 <HAL_ADC_Start+0x15c>)
 8002b0e:	fba2 2303 	umull	r2, r3, r2, r3
 8002b12:	0c9a      	lsrs	r2, r3, #18
 8002b14:	4613      	mov	r3, r2
 8002b16:	005b      	lsls	r3, r3, #1
 8002b18:	4413      	add	r3, r2
 8002b1a:	60bb      	str	r3, [r7, #8]
    while(counter != 0U)
 8002b1c:	e002      	b.n	8002b24 <HAL_ADC_Start+0x5c>
    {
      counter--;
 8002b1e:	68bb      	ldr	r3, [r7, #8]
 8002b20:	3b01      	subs	r3, #1
 8002b22:	60bb      	str	r3, [r7, #8]
    while(counter != 0U)
 8002b24:	68bb      	ldr	r3, [r7, #8]
 8002b26:	2b00      	cmp	r3, #0
 8002b28:	d1f9      	bne.n	8002b1e <HAL_ADC_Start+0x56>
    }
  }
  
  /* Start conversion if ADC is effectively enabled */
  if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 8002b2a:	687b      	ldr	r3, [r7, #4]
 8002b2c:	681b      	ldr	r3, [r3, #0]
 8002b2e:	689b      	ldr	r3, [r3, #8]
 8002b30:	f003 0301 	and.w	r3, r3, #1
 8002b34:	2b01      	cmp	r3, #1
 8002b36:	d15f      	bne.n	8002bf8 <HAL_ADC_Start+0x130>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 8002b38:	687b      	ldr	r3, [r7, #4]
 8002b3a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002b3c:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 8002b40:	f023 0301 	bic.w	r3, r3, #1
 8002b44:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8002b48:	687b      	ldr	r3, [r7, #4]
 8002b4a:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);
    
    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8002b4c:	687b      	ldr	r3, [r7, #4]
 8002b4e:	681b      	ldr	r3, [r3, #0]
 8002b50:	685b      	ldr	r3, [r3, #4]
 8002b52:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002b56:	2b00      	cmp	r3, #0
 8002b58:	d007      	beq.n	8002b6a <HAL_ADC_Start+0xa2>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8002b5a:	687b      	ldr	r3, [r7, #4]
 8002b5c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002b5e:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8002b62:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8002b66:	687b      	ldr	r3, [r7, #4]
 8002b68:	641a      	str	r2, [r3, #64]	; 0x40
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8002b6a:	687b      	ldr	r3, [r7, #4]
 8002b6c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002b6e:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002b72:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002b76:	d106      	bne.n	8002b86 <HAL_ADC_Start+0xbe>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8002b78:	687b      	ldr	r3, [r7, #4]
 8002b7a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002b7c:	f023 0206 	bic.w	r2, r3, #6
 8002b80:	687b      	ldr	r3, [r7, #4]
 8002b82:	645a      	str	r2, [r3, #68]	; 0x44
 8002b84:	e002      	b.n	8002b8c <HAL_ADC_Start+0xc4>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8002b86:	687b      	ldr	r3, [r7, #4]
 8002b88:	2200      	movs	r2, #0
 8002b8a:	645a      	str	r2, [r3, #68]	; 0x44
    } 

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 8002b8c:	687b      	ldr	r3, [r7, #4]
 8002b8e:	2200      	movs	r2, #0
 8002b90:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8002b94:	4b24      	ldr	r3, [pc, #144]	; (8002c28 <HAL_ADC_Start+0x160>)
 8002b96:	60fb      	str	r3, [r7, #12]

    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 8002b98:	687b      	ldr	r3, [r7, #4]
 8002b9a:	681b      	ldr	r3, [r3, #0]
 8002b9c:	f06f 0222 	mvn.w	r2, #34	; 0x22
 8002ba0:	601a      	str	r2, [r3, #0]
    
    /* Check if Multimode enabled */
    if(HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 8002ba2:	68fb      	ldr	r3, [r7, #12]
 8002ba4:	685b      	ldr	r3, [r3, #4]
 8002ba6:	f003 031f 	and.w	r3, r3, #31
 8002baa:	2b00      	cmp	r3, #0
 8002bac:	d10f      	bne.n	8002bce <HAL_ADC_Start+0x106>
      if((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
                                  || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET) 
 8002bae:	687b      	ldr	r3, [r7, #4]
 8002bb0:	681b      	ldr	r3, [r3, #0]
 8002bb2:	689b      	ldr	r3, [r3, #8]
 8002bb4:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8002bb8:	2b00      	cmp	r3, #0
 8002bba:	d129      	bne.n	8002c10 <HAL_ADC_Start+0x148>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8002bbc:	687b      	ldr	r3, [r7, #4]
 8002bbe:	681b      	ldr	r3, [r3, #0]
 8002bc0:	689a      	ldr	r2, [r3, #8]
 8002bc2:	687b      	ldr	r3, [r7, #4]
 8002bc4:	681b      	ldr	r3, [r3, #0]
 8002bc6:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8002bca:	609a      	str	r2, [r3, #8]
 8002bcc:	e020      	b.n	8002c10 <HAL_ADC_Start+0x148>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 8002bce:	687b      	ldr	r3, [r7, #4]
 8002bd0:	681b      	ldr	r3, [r3, #0]
 8002bd2:	4a16      	ldr	r2, [pc, #88]	; (8002c2c <HAL_ADC_Start+0x164>)
 8002bd4:	4293      	cmp	r3, r2
 8002bd6:	d11b      	bne.n	8002c10 <HAL_ADC_Start+0x148>
 8002bd8:	687b      	ldr	r3, [r7, #4]
 8002bda:	681b      	ldr	r3, [r3, #0]
 8002bdc:	689b      	ldr	r3, [r3, #8]
 8002bde:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8002be2:	2b00      	cmp	r3, #0
 8002be4:	d114      	bne.n	8002c10 <HAL_ADC_Start+0x148>
      {
        /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8002be6:	687b      	ldr	r3, [r7, #4]
 8002be8:	681b      	ldr	r3, [r3, #0]
 8002bea:	689a      	ldr	r2, [r3, #8]
 8002bec:	687b      	ldr	r3, [r7, #4]
 8002bee:	681b      	ldr	r3, [r3, #0]
 8002bf0:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8002bf4:	609a      	str	r2, [r3, #8]
 8002bf6:	e00b      	b.n	8002c10 <HAL_ADC_Start+0x148>
    }
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002bf8:	687b      	ldr	r3, [r7, #4]
 8002bfa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002bfc:	f043 0210 	orr.w	r2, r3, #16
 8002c00:	687b      	ldr	r3, [r7, #4]
 8002c02:	641a      	str	r2, [r3, #64]	; 0x40

    /* Set ADC error code to ADC IP internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002c04:	687b      	ldr	r3, [r7, #4]
 8002c06:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002c08:	f043 0201 	orr.w	r2, r3, #1
 8002c0c:	687b      	ldr	r3, [r7, #4]
 8002c0e:	645a      	str	r2, [r3, #68]	; 0x44
  }
  
  /* Return function status */
  return HAL_OK;
 8002c10:	2300      	movs	r3, #0
}
 8002c12:	4618      	mov	r0, r3
 8002c14:	3714      	adds	r7, #20
 8002c16:	46bd      	mov	sp, r7
 8002c18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c1c:	4770      	bx	lr
 8002c1e:	bf00      	nop
 8002c20:	200001c4 	.word	0x200001c4
 8002c24:	431bde83 	.word	0x431bde83
 8002c28:	40012300 	.word	0x40012300
 8002c2c:	40012000 	.word	0x40012000

08002c30 <HAL_ADC_Stop>:
  *         the configuration information for the specified ADC.
  *
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Stop(ADC_HandleTypeDef* hadc)
{
 8002c30:	b480      	push	{r7}
 8002c32:	b083      	sub	sp, #12
 8002c34:	af00      	add	r7, sp, #0
 8002c36:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8002c38:	687b      	ldr	r3, [r7, #4]
 8002c3a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002c3e:	2b01      	cmp	r3, #1
 8002c40:	d101      	bne.n	8002c46 <HAL_ADC_Stop+0x16>
 8002c42:	2302      	movs	r3, #2
 8002c44:	e021      	b.n	8002c8a <HAL_ADC_Stop+0x5a>
 8002c46:	687b      	ldr	r3, [r7, #4]
 8002c48:	2201      	movs	r2, #1
 8002c4a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  __HAL_ADC_DISABLE(hadc);
 8002c4e:	687b      	ldr	r3, [r7, #4]
 8002c50:	681b      	ldr	r3, [r3, #0]
 8002c52:	689a      	ldr	r2, [r3, #8]
 8002c54:	687b      	ldr	r3, [r7, #4]
 8002c56:	681b      	ldr	r3, [r3, #0]
 8002c58:	f022 0201 	bic.w	r2, r2, #1
 8002c5c:	609a      	str	r2, [r3, #8]
  
  /* Check if ADC is effectively disabled */
  if(HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_ADON))
 8002c5e:	687b      	ldr	r3, [r7, #4]
 8002c60:	681b      	ldr	r3, [r3, #0]
 8002c62:	689b      	ldr	r3, [r3, #8]
 8002c64:	f003 0301 	and.w	r3, r3, #1
 8002c68:	2b00      	cmp	r3, #0
 8002c6a:	d109      	bne.n	8002c80 <HAL_ADC_Stop+0x50>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002c6c:	687b      	ldr	r3, [r7, #4]
 8002c6e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002c70:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8002c74:	f023 0301 	bic.w	r3, r3, #1
 8002c78:	f043 0201 	orr.w	r2, r3, #1
 8002c7c:	687b      	ldr	r3, [r7, #4]
 8002c7e:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_READY);
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002c80:	687b      	ldr	r3, [r7, #4]
 8002c82:	2200      	movs	r2, #0
 8002c84:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 8002c88:	2300      	movs	r3, #0
}
 8002c8a:	4618      	mov	r0, r3
 8002c8c:	370c      	adds	r7, #12
 8002c8e:	46bd      	mov	sp, r7
 8002c90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c94:	4770      	bx	lr

08002c96 <HAL_ADC_PollForConversion>:
  *         the configuration information for the specified ADC.
  * @param  Timeout Timeout value in millisecond.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef* hadc, uint32_t Timeout)
{
 8002c96:	b580      	push	{r7, lr}
 8002c98:	b084      	sub	sp, #16
 8002c9a:	af00      	add	r7, sp, #0
 8002c9c:	6078      	str	r0, [r7, #4]
 8002c9e:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 8002ca0:	2300      	movs	r3, #0
 8002ca2:	60fb      	str	r3, [r7, #12]
  /* each conversion:                                                       */
  /* Particular case is ADC configured in DMA mode and ADC sequencer with   */
  /* several ranks and polling for end of each conversion.                  */
  /* For code simplicity sake, this particular case is generalized to       */
  /* ADC configured in DMA mode and polling for end of each conversion.     */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 8002ca4:	687b      	ldr	r3, [r7, #4]
 8002ca6:	681b      	ldr	r3, [r3, #0]
 8002ca8:	689b      	ldr	r3, [r3, #8]
 8002caa:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002cae:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002cb2:	d113      	bne.n	8002cdc <HAL_ADC_PollForConversion+0x46>
      HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_DMA)    )
 8002cb4:	687b      	ldr	r3, [r7, #4]
 8002cb6:	681b      	ldr	r3, [r3, #0]
 8002cb8:	689b      	ldr	r3, [r3, #8]
 8002cba:	f403 7380 	and.w	r3, r3, #256	; 0x100
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 8002cbe:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8002cc2:	d10b      	bne.n	8002cdc <HAL_ADC_PollForConversion+0x46>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002cc4:	687b      	ldr	r3, [r7, #4]
 8002cc6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002cc8:	f043 0220 	orr.w	r2, r3, #32
 8002ccc:	687b      	ldr	r3, [r7, #4]
 8002cce:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8002cd0:	687b      	ldr	r3, [r7, #4]
 8002cd2:	2200      	movs	r2, #0
 8002cd4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
    return HAL_ERROR;
 8002cd8:	2301      	movs	r3, #1
 8002cda:	e063      	b.n	8002da4 <HAL_ADC_PollForConversion+0x10e>
  }

  /* Get tick */ 
  tickstart = HAL_GetTick();
 8002cdc:	f7ff fe80 	bl	80029e0 <HAL_GetTick>
 8002ce0:	60f8      	str	r0, [r7, #12]

  /* Check End of conversion flag */
  while(!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 8002ce2:	e021      	b.n	8002d28 <HAL_ADC_PollForConversion+0x92>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if(Timeout != HAL_MAX_DELAY)
 8002ce4:	683b      	ldr	r3, [r7, #0]
 8002ce6:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002cea:	d01d      	beq.n	8002d28 <HAL_ADC_PollForConversion+0x92>
    {
      if((Timeout == 0U) || ((HAL_GetTick() - tickstart ) > Timeout))
 8002cec:	683b      	ldr	r3, [r7, #0]
 8002cee:	2b00      	cmp	r3, #0
 8002cf0:	d007      	beq.n	8002d02 <HAL_ADC_PollForConversion+0x6c>
 8002cf2:	f7ff fe75 	bl	80029e0 <HAL_GetTick>
 8002cf6:	4602      	mov	r2, r0
 8002cf8:	68fb      	ldr	r3, [r7, #12]
 8002cfa:	1ad3      	subs	r3, r2, r3
 8002cfc:	683a      	ldr	r2, [r7, #0]
 8002cfe:	429a      	cmp	r2, r3
 8002d00:	d212      	bcs.n	8002d28 <HAL_ADC_PollForConversion+0x92>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 8002d02:	687b      	ldr	r3, [r7, #4]
 8002d04:	681b      	ldr	r3, [r3, #0]
 8002d06:	681b      	ldr	r3, [r3, #0]
 8002d08:	f003 0302 	and.w	r3, r3, #2
 8002d0c:	2b02      	cmp	r3, #2
 8002d0e:	d00b      	beq.n	8002d28 <HAL_ADC_PollForConversion+0x92>
        {
          /* Update ADC state machine to timeout */
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 8002d10:	687b      	ldr	r3, [r7, #4]
 8002d12:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002d14:	f043 0204 	orr.w	r2, r3, #4
 8002d18:	687b      	ldr	r3, [r7, #4]
 8002d1a:	641a      	str	r2, [r3, #64]	; 0x40
          
          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 8002d1c:	687b      	ldr	r3, [r7, #4]
 8002d1e:	2200      	movs	r2, #0
 8002d20:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
          
          return HAL_TIMEOUT;
 8002d24:	2303      	movs	r3, #3
 8002d26:	e03d      	b.n	8002da4 <HAL_ADC_PollForConversion+0x10e>
  while(!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 8002d28:	687b      	ldr	r3, [r7, #4]
 8002d2a:	681b      	ldr	r3, [r3, #0]
 8002d2c:	681b      	ldr	r3, [r3, #0]
 8002d2e:	f003 0302 	and.w	r3, r3, #2
 8002d32:	2b02      	cmp	r3, #2
 8002d34:	d1d6      	bne.n	8002ce4 <HAL_ADC_PollForConversion+0x4e>
      }
    }
  }
  
  /* Clear regular group conversion flag */
  __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 8002d36:	687b      	ldr	r3, [r7, #4]
 8002d38:	681b      	ldr	r3, [r3, #0]
 8002d3a:	f06f 0212 	mvn.w	r2, #18
 8002d3e:	601a      	str	r2, [r3, #0]
  
  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8002d40:	687b      	ldr	r3, [r7, #4]
 8002d42:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002d44:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8002d48:	687b      	ldr	r3, [r7, #4]
 8002d4a:	641a      	str	r2, [r3, #64]	; 0x40
  /* by external trigger, continuous mode or scan sequence on going.          */
  /* Note: On STM32F4, there is no independent flag of end of sequence.       */
  /*       The test of scan sequence on going is done either with scan        */
  /*       sequence disabled or with end of conversion flag set to            */
  /*       of end of sequence.                                                */
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8002d4c:	687b      	ldr	r3, [r7, #4]
 8002d4e:	681b      	ldr	r3, [r3, #0]
 8002d50:	689b      	ldr	r3, [r3, #8]
 8002d52:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8002d56:	2b00      	cmp	r3, #0
 8002d58:	d123      	bne.n	8002da2 <HAL_ADC_PollForConversion+0x10c>
     (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8002d5a:	687b      	ldr	r3, [r7, #4]
 8002d5c:	7e1b      	ldrb	r3, [r3, #24]
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8002d5e:	2b00      	cmp	r3, #0
 8002d60:	d11f      	bne.n	8002da2 <HAL_ADC_PollForConversion+0x10c>
     (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8002d62:	687b      	ldr	r3, [r7, #4]
 8002d64:	681b      	ldr	r3, [r3, #0]
 8002d66:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002d68:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
     (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8002d6c:	2b00      	cmp	r3, #0
 8002d6e:	d006      	beq.n	8002d7e <HAL_ADC_PollForConversion+0xe8>
      HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)  )   )
 8002d70:	687b      	ldr	r3, [r7, #4]
 8002d72:	681b      	ldr	r3, [r3, #0]
 8002d74:	689b      	ldr	r3, [r3, #8]
 8002d76:	f403 6380 	and.w	r3, r3, #1024	; 0x400
     (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8002d7a:	2b00      	cmp	r3, #0
 8002d7c:	d111      	bne.n	8002da2 <HAL_ADC_PollForConversion+0x10c>
  {
    /* Set ADC state */
    CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8002d7e:	687b      	ldr	r3, [r7, #4]
 8002d80:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002d82:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8002d86:	687b      	ldr	r3, [r7, #4]
 8002d88:	641a      	str	r2, [r3, #64]	; 0x40
    
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8002d8a:	687b      	ldr	r3, [r7, #4]
 8002d8c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002d8e:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002d92:	2b00      	cmp	r3, #0
 8002d94:	d105      	bne.n	8002da2 <HAL_ADC_PollForConversion+0x10c>
    { 
      SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8002d96:	687b      	ldr	r3, [r7, #4]
 8002d98:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002d9a:	f043 0201 	orr.w	r2, r3, #1
 8002d9e:	687b      	ldr	r3, [r7, #4]
 8002da0:	641a      	str	r2, [r3, #64]	; 0x40
    }
  }
  
  /* Return ADC state */
  return HAL_OK;
 8002da2:	2300      	movs	r3, #0
}
 8002da4:	4618      	mov	r0, r3
 8002da6:	3710      	adds	r7, #16
 8002da8:	46bd      	mov	sp, r7
 8002daa:	bd80      	pop	{r7, pc}

08002dac <HAL_ADC_GetValue>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval Converted value
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef* hadc)
{       
 8002dac:	b480      	push	{r7}
 8002dae:	b083      	sub	sp, #12
 8002db0:	af00      	add	r7, sp, #0
 8002db2:	6078      	str	r0, [r7, #4]
  /* Return the selected ADC converted value */ 
  return hadc->Instance->DR;
 8002db4:	687b      	ldr	r3, [r7, #4]
 8002db6:	681b      	ldr	r3, [r3, #0]
 8002db8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
}
 8002dba:	4618      	mov	r0, r3
 8002dbc:	370c      	adds	r7, #12
 8002dbe:	46bd      	mov	sp, r7
 8002dc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002dc4:	4770      	bx	lr
	...

08002dc8 <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 8002dc8:	b480      	push	{r7}
 8002dca:	b085      	sub	sp, #20
 8002dcc:	af00      	add	r7, sp, #0
 8002dce:	6078      	str	r0, [r7, #4]
 8002dd0:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 8002dd2:	2300      	movs	r3, #0
 8002dd4:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8002dd6:	687b      	ldr	r3, [r7, #4]
 8002dd8:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002ddc:	2b01      	cmp	r3, #1
 8002dde:	d101      	bne.n	8002de4 <HAL_ADC_ConfigChannel+0x1c>
 8002de0:	2302      	movs	r3, #2
 8002de2:	e113      	b.n	800300c <HAL_ADC_ConfigChannel+0x244>
 8002de4:	687b      	ldr	r3, [r7, #4]
 8002de6:	2201      	movs	r2, #1
 8002de8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 8002dec:	683b      	ldr	r3, [r7, #0]
 8002dee:	681b      	ldr	r3, [r3, #0]
 8002df0:	2b09      	cmp	r3, #9
 8002df2:	d925      	bls.n	8002e40 <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8002df4:	687b      	ldr	r3, [r7, #4]
 8002df6:	681b      	ldr	r3, [r3, #0]
 8002df8:	68d9      	ldr	r1, [r3, #12]
 8002dfa:	683b      	ldr	r3, [r7, #0]
 8002dfc:	681b      	ldr	r3, [r3, #0]
 8002dfe:	b29b      	uxth	r3, r3
 8002e00:	461a      	mov	r2, r3
 8002e02:	4613      	mov	r3, r2
 8002e04:	005b      	lsls	r3, r3, #1
 8002e06:	4413      	add	r3, r2
 8002e08:	3b1e      	subs	r3, #30
 8002e0a:	2207      	movs	r2, #7
 8002e0c:	fa02 f303 	lsl.w	r3, r2, r3
 8002e10:	43da      	mvns	r2, r3
 8002e12:	687b      	ldr	r3, [r7, #4]
 8002e14:	681b      	ldr	r3, [r3, #0]
 8002e16:	400a      	ands	r2, r1
 8002e18:	60da      	str	r2, [r3, #12]
    
    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 8002e1a:	687b      	ldr	r3, [r7, #4]
 8002e1c:	681b      	ldr	r3, [r3, #0]
 8002e1e:	68d9      	ldr	r1, [r3, #12]
 8002e20:	683b      	ldr	r3, [r7, #0]
 8002e22:	689a      	ldr	r2, [r3, #8]
 8002e24:	683b      	ldr	r3, [r7, #0]
 8002e26:	681b      	ldr	r3, [r3, #0]
 8002e28:	b29b      	uxth	r3, r3
 8002e2a:	4618      	mov	r0, r3
 8002e2c:	4603      	mov	r3, r0
 8002e2e:	005b      	lsls	r3, r3, #1
 8002e30:	4403      	add	r3, r0
 8002e32:	3b1e      	subs	r3, #30
 8002e34:	409a      	lsls	r2, r3
 8002e36:	687b      	ldr	r3, [r7, #4]
 8002e38:	681b      	ldr	r3, [r3, #0]
 8002e3a:	430a      	orrs	r2, r1
 8002e3c:	60da      	str	r2, [r3, #12]
 8002e3e:	e022      	b.n	8002e86 <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8002e40:	687b      	ldr	r3, [r7, #4]
 8002e42:	681b      	ldr	r3, [r3, #0]
 8002e44:	6919      	ldr	r1, [r3, #16]
 8002e46:	683b      	ldr	r3, [r7, #0]
 8002e48:	681b      	ldr	r3, [r3, #0]
 8002e4a:	b29b      	uxth	r3, r3
 8002e4c:	461a      	mov	r2, r3
 8002e4e:	4613      	mov	r3, r2
 8002e50:	005b      	lsls	r3, r3, #1
 8002e52:	4413      	add	r3, r2
 8002e54:	2207      	movs	r2, #7
 8002e56:	fa02 f303 	lsl.w	r3, r2, r3
 8002e5a:	43da      	mvns	r2, r3
 8002e5c:	687b      	ldr	r3, [r7, #4]
 8002e5e:	681b      	ldr	r3, [r3, #0]
 8002e60:	400a      	ands	r2, r1
 8002e62:	611a      	str	r2, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8002e64:	687b      	ldr	r3, [r7, #4]
 8002e66:	681b      	ldr	r3, [r3, #0]
 8002e68:	6919      	ldr	r1, [r3, #16]
 8002e6a:	683b      	ldr	r3, [r7, #0]
 8002e6c:	689a      	ldr	r2, [r3, #8]
 8002e6e:	683b      	ldr	r3, [r7, #0]
 8002e70:	681b      	ldr	r3, [r3, #0]
 8002e72:	b29b      	uxth	r3, r3
 8002e74:	4618      	mov	r0, r3
 8002e76:	4603      	mov	r3, r0
 8002e78:	005b      	lsls	r3, r3, #1
 8002e7a:	4403      	add	r3, r0
 8002e7c:	409a      	lsls	r2, r3
 8002e7e:	687b      	ldr	r3, [r7, #4]
 8002e80:	681b      	ldr	r3, [r3, #0]
 8002e82:	430a      	orrs	r2, r1
 8002e84:	611a      	str	r2, [r3, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8002e86:	683b      	ldr	r3, [r7, #0]
 8002e88:	685b      	ldr	r3, [r3, #4]
 8002e8a:	2b06      	cmp	r3, #6
 8002e8c:	d824      	bhi.n	8002ed8 <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 8002e8e:	687b      	ldr	r3, [r7, #4]
 8002e90:	681b      	ldr	r3, [r3, #0]
 8002e92:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8002e94:	683b      	ldr	r3, [r7, #0]
 8002e96:	685a      	ldr	r2, [r3, #4]
 8002e98:	4613      	mov	r3, r2
 8002e9a:	009b      	lsls	r3, r3, #2
 8002e9c:	4413      	add	r3, r2
 8002e9e:	3b05      	subs	r3, #5
 8002ea0:	221f      	movs	r2, #31
 8002ea2:	fa02 f303 	lsl.w	r3, r2, r3
 8002ea6:	43da      	mvns	r2, r3
 8002ea8:	687b      	ldr	r3, [r7, #4]
 8002eaa:	681b      	ldr	r3, [r3, #0]
 8002eac:	400a      	ands	r2, r1
 8002eae:	635a      	str	r2, [r3, #52]	; 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8002eb0:	687b      	ldr	r3, [r7, #4]
 8002eb2:	681b      	ldr	r3, [r3, #0]
 8002eb4:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8002eb6:	683b      	ldr	r3, [r7, #0]
 8002eb8:	681b      	ldr	r3, [r3, #0]
 8002eba:	b29b      	uxth	r3, r3
 8002ebc:	4618      	mov	r0, r3
 8002ebe:	683b      	ldr	r3, [r7, #0]
 8002ec0:	685a      	ldr	r2, [r3, #4]
 8002ec2:	4613      	mov	r3, r2
 8002ec4:	009b      	lsls	r3, r3, #2
 8002ec6:	4413      	add	r3, r2
 8002ec8:	3b05      	subs	r3, #5
 8002eca:	fa00 f203 	lsl.w	r2, r0, r3
 8002ece:	687b      	ldr	r3, [r7, #4]
 8002ed0:	681b      	ldr	r3, [r3, #0]
 8002ed2:	430a      	orrs	r2, r1
 8002ed4:	635a      	str	r2, [r3, #52]	; 0x34
 8002ed6:	e04c      	b.n	8002f72 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8002ed8:	683b      	ldr	r3, [r7, #0]
 8002eda:	685b      	ldr	r3, [r3, #4]
 8002edc:	2b0c      	cmp	r3, #12
 8002ede:	d824      	bhi.n	8002f2a <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8002ee0:	687b      	ldr	r3, [r7, #4]
 8002ee2:	681b      	ldr	r3, [r3, #0]
 8002ee4:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8002ee6:	683b      	ldr	r3, [r7, #0]
 8002ee8:	685a      	ldr	r2, [r3, #4]
 8002eea:	4613      	mov	r3, r2
 8002eec:	009b      	lsls	r3, r3, #2
 8002eee:	4413      	add	r3, r2
 8002ef0:	3b23      	subs	r3, #35	; 0x23
 8002ef2:	221f      	movs	r2, #31
 8002ef4:	fa02 f303 	lsl.w	r3, r2, r3
 8002ef8:	43da      	mvns	r2, r3
 8002efa:	687b      	ldr	r3, [r7, #4]
 8002efc:	681b      	ldr	r3, [r3, #0]
 8002efe:	400a      	ands	r2, r1
 8002f00:	631a      	str	r2, [r3, #48]	; 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 8002f02:	687b      	ldr	r3, [r7, #4]
 8002f04:	681b      	ldr	r3, [r3, #0]
 8002f06:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8002f08:	683b      	ldr	r3, [r7, #0]
 8002f0a:	681b      	ldr	r3, [r3, #0]
 8002f0c:	b29b      	uxth	r3, r3
 8002f0e:	4618      	mov	r0, r3
 8002f10:	683b      	ldr	r3, [r7, #0]
 8002f12:	685a      	ldr	r2, [r3, #4]
 8002f14:	4613      	mov	r3, r2
 8002f16:	009b      	lsls	r3, r3, #2
 8002f18:	4413      	add	r3, r2
 8002f1a:	3b23      	subs	r3, #35	; 0x23
 8002f1c:	fa00 f203 	lsl.w	r2, r0, r3
 8002f20:	687b      	ldr	r3, [r7, #4]
 8002f22:	681b      	ldr	r3, [r3, #0]
 8002f24:	430a      	orrs	r2, r1
 8002f26:	631a      	str	r2, [r3, #48]	; 0x30
 8002f28:	e023      	b.n	8002f72 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 8002f2a:	687b      	ldr	r3, [r7, #4]
 8002f2c:	681b      	ldr	r3, [r3, #0]
 8002f2e:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8002f30:	683b      	ldr	r3, [r7, #0]
 8002f32:	685a      	ldr	r2, [r3, #4]
 8002f34:	4613      	mov	r3, r2
 8002f36:	009b      	lsls	r3, r3, #2
 8002f38:	4413      	add	r3, r2
 8002f3a:	3b41      	subs	r3, #65	; 0x41
 8002f3c:	221f      	movs	r2, #31
 8002f3e:	fa02 f303 	lsl.w	r3, r2, r3
 8002f42:	43da      	mvns	r2, r3
 8002f44:	687b      	ldr	r3, [r7, #4]
 8002f46:	681b      	ldr	r3, [r3, #0]
 8002f48:	400a      	ands	r2, r1
 8002f4a:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8002f4c:	687b      	ldr	r3, [r7, #4]
 8002f4e:	681b      	ldr	r3, [r3, #0]
 8002f50:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8002f52:	683b      	ldr	r3, [r7, #0]
 8002f54:	681b      	ldr	r3, [r3, #0]
 8002f56:	b29b      	uxth	r3, r3
 8002f58:	4618      	mov	r0, r3
 8002f5a:	683b      	ldr	r3, [r7, #0]
 8002f5c:	685a      	ldr	r2, [r3, #4]
 8002f5e:	4613      	mov	r3, r2
 8002f60:	009b      	lsls	r3, r3, #2
 8002f62:	4413      	add	r3, r2
 8002f64:	3b41      	subs	r3, #65	; 0x41
 8002f66:	fa00 f203 	lsl.w	r2, r0, r3
 8002f6a:	687b      	ldr	r3, [r7, #4]
 8002f6c:	681b      	ldr	r3, [r3, #0]
 8002f6e:	430a      	orrs	r2, r1
 8002f70:	62da      	str	r2, [r3, #44]	; 0x2c
  }

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8002f72:	4b29      	ldr	r3, [pc, #164]	; (8003018 <HAL_ADC_ConfigChannel+0x250>)
 8002f74:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 8002f76:	687b      	ldr	r3, [r7, #4]
 8002f78:	681b      	ldr	r3, [r3, #0]
 8002f7a:	4a28      	ldr	r2, [pc, #160]	; (800301c <HAL_ADC_ConfigChannel+0x254>)
 8002f7c:	4293      	cmp	r3, r2
 8002f7e:	d10f      	bne.n	8002fa0 <HAL_ADC_ConfigChannel+0x1d8>
 8002f80:	683b      	ldr	r3, [r7, #0]
 8002f82:	681b      	ldr	r3, [r3, #0]
 8002f84:	2b12      	cmp	r3, #18
 8002f86:	d10b      	bne.n	8002fa0 <HAL_ADC_ConfigChannel+0x1d8>
  {
    /* Disable the TEMPSENSOR channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/    
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
 8002f88:	68fb      	ldr	r3, [r7, #12]
 8002f8a:	685b      	ldr	r3, [r3, #4]
 8002f8c:	f423 0200 	bic.w	r2, r3, #8388608	; 0x800000
 8002f90:	68fb      	ldr	r3, [r7, #12]
 8002f92:	605a      	str	r2, [r3, #4]
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 8002f94:	68fb      	ldr	r3, [r7, #12]
 8002f96:	685b      	ldr	r3, [r3, #4]
 8002f98:	f443 0280 	orr.w	r2, r3, #4194304	; 0x400000
 8002f9c:	68fb      	ldr	r3, [r7, #12]
 8002f9e:	605a      	str	r2, [r3, #4]
  }
  
  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or 
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8002fa0:	687b      	ldr	r3, [r7, #4]
 8002fa2:	681b      	ldr	r3, [r3, #0]
 8002fa4:	4a1d      	ldr	r2, [pc, #116]	; (800301c <HAL_ADC_ConfigChannel+0x254>)
 8002fa6:	4293      	cmp	r3, r2
 8002fa8:	d12b      	bne.n	8003002 <HAL_ADC_ConfigChannel+0x23a>
 8002faa:	683b      	ldr	r3, [r7, #0]
 8002fac:	681b      	ldr	r3, [r3, #0]
 8002fae:	4a1c      	ldr	r2, [pc, #112]	; (8003020 <HAL_ADC_ConfigChannel+0x258>)
 8002fb0:	4293      	cmp	r3, r2
 8002fb2:	d003      	beq.n	8002fbc <HAL_ADC_ConfigChannel+0x1f4>
 8002fb4:	683b      	ldr	r3, [r7, #0]
 8002fb6:	681b      	ldr	r3, [r3, #0]
 8002fb8:	2b11      	cmp	r3, #17
 8002fba:	d122      	bne.n	8003002 <HAL_ADC_ConfigChannel+0x23a>
  {
    /* Disable the VBAT channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
 8002fbc:	68fb      	ldr	r3, [r7, #12]
 8002fbe:	685b      	ldr	r3, [r3, #4]
 8002fc0:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 8002fc4:	68fb      	ldr	r3, [r7, #12]
 8002fc6:	605a      	str	r2, [r3, #4]
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 8002fc8:	68fb      	ldr	r3, [r7, #12]
 8002fca:	685b      	ldr	r3, [r3, #4]
 8002fcc:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 8002fd0:	68fb      	ldr	r3, [r7, #12]
 8002fd2:	605a      	str	r2, [r3, #4]
    
    if(sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8002fd4:	683b      	ldr	r3, [r7, #0]
 8002fd6:	681b      	ldr	r3, [r3, #0]
 8002fd8:	4a11      	ldr	r2, [pc, #68]	; (8003020 <HAL_ADC_ConfigChannel+0x258>)
 8002fda:	4293      	cmp	r3, r2
 8002fdc:	d111      	bne.n	8003002 <HAL_ADC_ConfigChannel+0x23a>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8002fde:	4b11      	ldr	r3, [pc, #68]	; (8003024 <HAL_ADC_ConfigChannel+0x25c>)
 8002fe0:	681b      	ldr	r3, [r3, #0]
 8002fe2:	4a11      	ldr	r2, [pc, #68]	; (8003028 <HAL_ADC_ConfigChannel+0x260>)
 8002fe4:	fba2 2303 	umull	r2, r3, r2, r3
 8002fe8:	0c9a      	lsrs	r2, r3, #18
 8002fea:	4613      	mov	r3, r2
 8002fec:	009b      	lsls	r3, r3, #2
 8002fee:	4413      	add	r3, r2
 8002ff0:	005b      	lsls	r3, r3, #1
 8002ff2:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 8002ff4:	e002      	b.n	8002ffc <HAL_ADC_ConfigChannel+0x234>
      {
        counter--;
 8002ff6:	68bb      	ldr	r3, [r7, #8]
 8002ff8:	3b01      	subs	r3, #1
 8002ffa:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 8002ffc:	68bb      	ldr	r3, [r7, #8]
 8002ffe:	2b00      	cmp	r3, #0
 8003000:	d1f9      	bne.n	8002ff6 <HAL_ADC_ConfigChannel+0x22e>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8003002:	687b      	ldr	r3, [r7, #4]
 8003004:	2200      	movs	r2, #0
 8003006:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 800300a:	2300      	movs	r3, #0
}
 800300c:	4618      	mov	r0, r3
 800300e:	3714      	adds	r7, #20
 8003010:	46bd      	mov	sp, r7
 8003012:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003016:	4770      	bx	lr
 8003018:	40012300 	.word	0x40012300
 800301c:	40012000 	.word	0x40012000
 8003020:	10000012 	.word	0x10000012
 8003024:	200001c4 	.word	0x200001c4
 8003028:	431bde83 	.word	0x431bde83

0800302c <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 800302c:	b480      	push	{r7}
 800302e:	b085      	sub	sp, #20
 8003030:	af00      	add	r7, sp, #0
 8003032:	6078      	str	r0, [r7, #4]
  
  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8003034:	4b79      	ldr	r3, [pc, #484]	; (800321c <ADC_Init+0x1f0>)
 8003036:	60fb      	str	r3, [r7, #12]
  
  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 8003038:	68fb      	ldr	r3, [r7, #12]
 800303a:	685b      	ldr	r3, [r3, #4]
 800303c:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8003040:	68fb      	ldr	r3, [r7, #12]
 8003042:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 8003044:	68fb      	ldr	r3, [r7, #12]
 8003046:	685a      	ldr	r2, [r3, #4]
 8003048:	687b      	ldr	r3, [r7, #4]
 800304a:	685b      	ldr	r3, [r3, #4]
 800304c:	431a      	orrs	r2, r3
 800304e:	68fb      	ldr	r3, [r7, #12]
 8003050:	605a      	str	r2, [r3, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 8003052:	687b      	ldr	r3, [r7, #4]
 8003054:	681b      	ldr	r3, [r3, #0]
 8003056:	685a      	ldr	r2, [r3, #4]
 8003058:	687b      	ldr	r3, [r7, #4]
 800305a:	681b      	ldr	r3, [r3, #0]
 800305c:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8003060:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 8003062:	687b      	ldr	r3, [r7, #4]
 8003064:	681b      	ldr	r3, [r3, #0]
 8003066:	6859      	ldr	r1, [r3, #4]
 8003068:	687b      	ldr	r3, [r7, #4]
 800306a:	691b      	ldr	r3, [r3, #16]
 800306c:	021a      	lsls	r2, r3, #8
 800306e:	687b      	ldr	r3, [r7, #4]
 8003070:	681b      	ldr	r3, [r3, #0]
 8003072:	430a      	orrs	r2, r1
 8003074:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 8003076:	687b      	ldr	r3, [r7, #4]
 8003078:	681b      	ldr	r3, [r3, #0]
 800307a:	685a      	ldr	r2, [r3, #4]
 800307c:	687b      	ldr	r3, [r7, #4]
 800307e:	681b      	ldr	r3, [r3, #0]
 8003080:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 8003084:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 8003086:	687b      	ldr	r3, [r7, #4]
 8003088:	681b      	ldr	r3, [r3, #0]
 800308a:	6859      	ldr	r1, [r3, #4]
 800308c:	687b      	ldr	r3, [r7, #4]
 800308e:	689a      	ldr	r2, [r3, #8]
 8003090:	687b      	ldr	r3, [r7, #4]
 8003092:	681b      	ldr	r3, [r3, #0]
 8003094:	430a      	orrs	r2, r1
 8003096:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8003098:	687b      	ldr	r3, [r7, #4]
 800309a:	681b      	ldr	r3, [r3, #0]
 800309c:	689a      	ldr	r2, [r3, #8]
 800309e:	687b      	ldr	r3, [r7, #4]
 80030a0:	681b      	ldr	r3, [r3, #0]
 80030a2:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80030a6:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 80030a8:	687b      	ldr	r3, [r7, #4]
 80030aa:	681b      	ldr	r3, [r3, #0]
 80030ac:	6899      	ldr	r1, [r3, #8]
 80030ae:	687b      	ldr	r3, [r7, #4]
 80030b0:	68da      	ldr	r2, [r3, #12]
 80030b2:	687b      	ldr	r3, [r7, #4]
 80030b4:	681b      	ldr	r3, [r3, #0]
 80030b6:	430a      	orrs	r2, r1
 80030b8:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 80030ba:	687b      	ldr	r3, [r7, #4]
 80030bc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80030be:	4a58      	ldr	r2, [pc, #352]	; (8003220 <ADC_Init+0x1f4>)
 80030c0:	4293      	cmp	r3, r2
 80030c2:	d022      	beq.n	800310a <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 80030c4:	687b      	ldr	r3, [r7, #4]
 80030c6:	681b      	ldr	r3, [r3, #0]
 80030c8:	689a      	ldr	r2, [r3, #8]
 80030ca:	687b      	ldr	r3, [r7, #4]
 80030cc:	681b      	ldr	r3, [r3, #0]
 80030ce:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 80030d2:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 80030d4:	687b      	ldr	r3, [r7, #4]
 80030d6:	681b      	ldr	r3, [r3, #0]
 80030d8:	6899      	ldr	r1, [r3, #8]
 80030da:	687b      	ldr	r3, [r7, #4]
 80030dc:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80030de:	687b      	ldr	r3, [r7, #4]
 80030e0:	681b      	ldr	r3, [r3, #0]
 80030e2:	430a      	orrs	r2, r1
 80030e4:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 80030e6:	687b      	ldr	r3, [r7, #4]
 80030e8:	681b      	ldr	r3, [r3, #0]
 80030ea:	689a      	ldr	r2, [r3, #8]
 80030ec:	687b      	ldr	r3, [r7, #4]
 80030ee:	681b      	ldr	r3, [r3, #0]
 80030f0:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 80030f4:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 80030f6:	687b      	ldr	r3, [r7, #4]
 80030f8:	681b      	ldr	r3, [r3, #0]
 80030fa:	6899      	ldr	r1, [r3, #8]
 80030fc:	687b      	ldr	r3, [r7, #4]
 80030fe:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003100:	687b      	ldr	r3, [r7, #4]
 8003102:	681b      	ldr	r3, [r3, #0]
 8003104:	430a      	orrs	r2, r1
 8003106:	609a      	str	r2, [r3, #8]
 8003108:	e00f      	b.n	800312a <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 800310a:	687b      	ldr	r3, [r7, #4]
 800310c:	681b      	ldr	r3, [r3, #0]
 800310e:	689a      	ldr	r2, [r3, #8]
 8003110:	687b      	ldr	r3, [r7, #4]
 8003112:	681b      	ldr	r3, [r3, #0]
 8003114:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8003118:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 800311a:	687b      	ldr	r3, [r7, #4]
 800311c:	681b      	ldr	r3, [r3, #0]
 800311e:	689a      	ldr	r2, [r3, #8]
 8003120:	687b      	ldr	r3, [r7, #4]
 8003122:	681b      	ldr	r3, [r3, #0]
 8003124:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8003128:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 800312a:	687b      	ldr	r3, [r7, #4]
 800312c:	681b      	ldr	r3, [r3, #0]
 800312e:	689a      	ldr	r2, [r3, #8]
 8003130:	687b      	ldr	r3, [r7, #4]
 8003132:	681b      	ldr	r3, [r3, #0]
 8003134:	f022 0202 	bic.w	r2, r2, #2
 8003138:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 800313a:	687b      	ldr	r3, [r7, #4]
 800313c:	681b      	ldr	r3, [r3, #0]
 800313e:	6899      	ldr	r1, [r3, #8]
 8003140:	687b      	ldr	r3, [r7, #4]
 8003142:	7e1b      	ldrb	r3, [r3, #24]
 8003144:	005a      	lsls	r2, r3, #1
 8003146:	687b      	ldr	r3, [r7, #4]
 8003148:	681b      	ldr	r3, [r3, #0]
 800314a:	430a      	orrs	r2, r1
 800314c:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 800314e:	687b      	ldr	r3, [r7, #4]
 8003150:	f893 3020 	ldrb.w	r3, [r3, #32]
 8003154:	2b00      	cmp	r3, #0
 8003156:	d01b      	beq.n	8003190 <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8003158:	687b      	ldr	r3, [r7, #4]
 800315a:	681b      	ldr	r3, [r3, #0]
 800315c:	685a      	ldr	r2, [r3, #4]
 800315e:	687b      	ldr	r3, [r7, #4]
 8003160:	681b      	ldr	r3, [r3, #0]
 8003162:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8003166:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8003168:	687b      	ldr	r3, [r7, #4]
 800316a:	681b      	ldr	r3, [r3, #0]
 800316c:	685a      	ldr	r2, [r3, #4]
 800316e:	687b      	ldr	r3, [r7, #4]
 8003170:	681b      	ldr	r3, [r3, #0]
 8003172:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 8003176:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8003178:	687b      	ldr	r3, [r7, #4]
 800317a:	681b      	ldr	r3, [r3, #0]
 800317c:	6859      	ldr	r1, [r3, #4]
 800317e:	687b      	ldr	r3, [r7, #4]
 8003180:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003182:	3b01      	subs	r3, #1
 8003184:	035a      	lsls	r2, r3, #13
 8003186:	687b      	ldr	r3, [r7, #4]
 8003188:	681b      	ldr	r3, [r3, #0]
 800318a:	430a      	orrs	r2, r1
 800318c:	605a      	str	r2, [r3, #4]
 800318e:	e007      	b.n	80031a0 <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8003190:	687b      	ldr	r3, [r7, #4]
 8003192:	681b      	ldr	r3, [r3, #0]
 8003194:	685a      	ldr	r2, [r3, #4]
 8003196:	687b      	ldr	r3, [r7, #4]
 8003198:	681b      	ldr	r3, [r3, #0]
 800319a:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800319e:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 80031a0:	687b      	ldr	r3, [r7, #4]
 80031a2:	681b      	ldr	r3, [r3, #0]
 80031a4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80031a6:	687b      	ldr	r3, [r7, #4]
 80031a8:	681b      	ldr	r3, [r3, #0]
 80031aa:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 80031ae:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 80031b0:	687b      	ldr	r3, [r7, #4]
 80031b2:	681b      	ldr	r3, [r3, #0]
 80031b4:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 80031b6:	687b      	ldr	r3, [r7, #4]
 80031b8:	69db      	ldr	r3, [r3, #28]
 80031ba:	3b01      	subs	r3, #1
 80031bc:	051a      	lsls	r2, r3, #20
 80031be:	687b      	ldr	r3, [r7, #4]
 80031c0:	681b      	ldr	r3, [r3, #0]
 80031c2:	430a      	orrs	r2, r1
 80031c4:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 80031c6:	687b      	ldr	r3, [r7, #4]
 80031c8:	681b      	ldr	r3, [r3, #0]
 80031ca:	689a      	ldr	r2, [r3, #8]
 80031cc:	687b      	ldr	r3, [r7, #4]
 80031ce:	681b      	ldr	r3, [r3, #0]
 80031d0:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 80031d4:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 80031d6:	687b      	ldr	r3, [r7, #4]
 80031d8:	681b      	ldr	r3, [r3, #0]
 80031da:	6899      	ldr	r1, [r3, #8]
 80031dc:	687b      	ldr	r3, [r7, #4]
 80031de:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 80031e2:	025a      	lsls	r2, r3, #9
 80031e4:	687b      	ldr	r3, [r7, #4]
 80031e6:	681b      	ldr	r3, [r3, #0]
 80031e8:	430a      	orrs	r2, r1
 80031ea:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 80031ec:	687b      	ldr	r3, [r7, #4]
 80031ee:	681b      	ldr	r3, [r3, #0]
 80031f0:	689a      	ldr	r2, [r3, #8]
 80031f2:	687b      	ldr	r3, [r7, #4]
 80031f4:	681b      	ldr	r3, [r3, #0]
 80031f6:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80031fa:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 80031fc:	687b      	ldr	r3, [r7, #4]
 80031fe:	681b      	ldr	r3, [r3, #0]
 8003200:	6899      	ldr	r1, [r3, #8]
 8003202:	687b      	ldr	r3, [r7, #4]
 8003204:	695b      	ldr	r3, [r3, #20]
 8003206:	029a      	lsls	r2, r3, #10
 8003208:	687b      	ldr	r3, [r7, #4]
 800320a:	681b      	ldr	r3, [r3, #0]
 800320c:	430a      	orrs	r2, r1
 800320e:	609a      	str	r2, [r3, #8]
}
 8003210:	bf00      	nop
 8003212:	3714      	adds	r7, #20
 8003214:	46bd      	mov	sp, r7
 8003216:	f85d 7b04 	ldr.w	r7, [sp], #4
 800321a:	4770      	bx	lr
 800321c:	40012300 	.word	0x40012300
 8003220:	0f000001 	.word	0x0f000001

08003224 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003224:	b480      	push	{r7}
 8003226:	b085      	sub	sp, #20
 8003228:	af00      	add	r7, sp, #0
 800322a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800322c:	687b      	ldr	r3, [r7, #4]
 800322e:	f003 0307 	and.w	r3, r3, #7
 8003232:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003234:	4b0c      	ldr	r3, [pc, #48]	; (8003268 <__NVIC_SetPriorityGrouping+0x44>)
 8003236:	68db      	ldr	r3, [r3, #12]
 8003238:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800323a:	68ba      	ldr	r2, [r7, #8]
 800323c:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8003240:	4013      	ands	r3, r2
 8003242:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8003244:	68fb      	ldr	r3, [r7, #12]
 8003246:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003248:	68bb      	ldr	r3, [r7, #8]
 800324a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800324c:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8003250:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8003254:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8003256:	4a04      	ldr	r2, [pc, #16]	; (8003268 <__NVIC_SetPriorityGrouping+0x44>)
 8003258:	68bb      	ldr	r3, [r7, #8]
 800325a:	60d3      	str	r3, [r2, #12]
}
 800325c:	bf00      	nop
 800325e:	3714      	adds	r7, #20
 8003260:	46bd      	mov	sp, r7
 8003262:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003266:	4770      	bx	lr
 8003268:	e000ed00 	.word	0xe000ed00

0800326c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800326c:	b480      	push	{r7}
 800326e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003270:	4b04      	ldr	r3, [pc, #16]	; (8003284 <__NVIC_GetPriorityGrouping+0x18>)
 8003272:	68db      	ldr	r3, [r3, #12]
 8003274:	0a1b      	lsrs	r3, r3, #8
 8003276:	f003 0307 	and.w	r3, r3, #7
}
 800327a:	4618      	mov	r0, r3
 800327c:	46bd      	mov	sp, r7
 800327e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003282:	4770      	bx	lr
 8003284:	e000ed00 	.word	0xe000ed00

08003288 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003288:	b480      	push	{r7}
 800328a:	b083      	sub	sp, #12
 800328c:	af00      	add	r7, sp, #0
 800328e:	4603      	mov	r3, r0
 8003290:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003292:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003296:	2b00      	cmp	r3, #0
 8003298:	db0b      	blt.n	80032b2 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800329a:	79fb      	ldrb	r3, [r7, #7]
 800329c:	f003 021f 	and.w	r2, r3, #31
 80032a0:	4907      	ldr	r1, [pc, #28]	; (80032c0 <__NVIC_EnableIRQ+0x38>)
 80032a2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80032a6:	095b      	lsrs	r3, r3, #5
 80032a8:	2001      	movs	r0, #1
 80032aa:	fa00 f202 	lsl.w	r2, r0, r2
 80032ae:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80032b2:	bf00      	nop
 80032b4:	370c      	adds	r7, #12
 80032b6:	46bd      	mov	sp, r7
 80032b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032bc:	4770      	bx	lr
 80032be:	bf00      	nop
 80032c0:	e000e100 	.word	0xe000e100

080032c4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80032c4:	b480      	push	{r7}
 80032c6:	b083      	sub	sp, #12
 80032c8:	af00      	add	r7, sp, #0
 80032ca:	4603      	mov	r3, r0
 80032cc:	6039      	str	r1, [r7, #0]
 80032ce:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80032d0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80032d4:	2b00      	cmp	r3, #0
 80032d6:	db0a      	blt.n	80032ee <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80032d8:	683b      	ldr	r3, [r7, #0]
 80032da:	b2da      	uxtb	r2, r3
 80032dc:	490c      	ldr	r1, [pc, #48]	; (8003310 <__NVIC_SetPriority+0x4c>)
 80032de:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80032e2:	0112      	lsls	r2, r2, #4
 80032e4:	b2d2      	uxtb	r2, r2
 80032e6:	440b      	add	r3, r1
 80032e8:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80032ec:	e00a      	b.n	8003304 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80032ee:	683b      	ldr	r3, [r7, #0]
 80032f0:	b2da      	uxtb	r2, r3
 80032f2:	4908      	ldr	r1, [pc, #32]	; (8003314 <__NVIC_SetPriority+0x50>)
 80032f4:	79fb      	ldrb	r3, [r7, #7]
 80032f6:	f003 030f 	and.w	r3, r3, #15
 80032fa:	3b04      	subs	r3, #4
 80032fc:	0112      	lsls	r2, r2, #4
 80032fe:	b2d2      	uxtb	r2, r2
 8003300:	440b      	add	r3, r1
 8003302:	761a      	strb	r2, [r3, #24]
}
 8003304:	bf00      	nop
 8003306:	370c      	adds	r7, #12
 8003308:	46bd      	mov	sp, r7
 800330a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800330e:	4770      	bx	lr
 8003310:	e000e100 	.word	0xe000e100
 8003314:	e000ed00 	.word	0xe000ed00

08003318 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003318:	b480      	push	{r7}
 800331a:	b089      	sub	sp, #36	; 0x24
 800331c:	af00      	add	r7, sp, #0
 800331e:	60f8      	str	r0, [r7, #12]
 8003320:	60b9      	str	r1, [r7, #8]
 8003322:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003324:	68fb      	ldr	r3, [r7, #12]
 8003326:	f003 0307 	and.w	r3, r3, #7
 800332a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800332c:	69fb      	ldr	r3, [r7, #28]
 800332e:	f1c3 0307 	rsb	r3, r3, #7
 8003332:	2b04      	cmp	r3, #4
 8003334:	bf28      	it	cs
 8003336:	2304      	movcs	r3, #4
 8003338:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800333a:	69fb      	ldr	r3, [r7, #28]
 800333c:	3304      	adds	r3, #4
 800333e:	2b06      	cmp	r3, #6
 8003340:	d902      	bls.n	8003348 <NVIC_EncodePriority+0x30>
 8003342:	69fb      	ldr	r3, [r7, #28]
 8003344:	3b03      	subs	r3, #3
 8003346:	e000      	b.n	800334a <NVIC_EncodePriority+0x32>
 8003348:	2300      	movs	r3, #0
 800334a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800334c:	f04f 32ff 	mov.w	r2, #4294967295
 8003350:	69bb      	ldr	r3, [r7, #24]
 8003352:	fa02 f303 	lsl.w	r3, r2, r3
 8003356:	43da      	mvns	r2, r3
 8003358:	68bb      	ldr	r3, [r7, #8]
 800335a:	401a      	ands	r2, r3
 800335c:	697b      	ldr	r3, [r7, #20]
 800335e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003360:	f04f 31ff 	mov.w	r1, #4294967295
 8003364:	697b      	ldr	r3, [r7, #20]
 8003366:	fa01 f303 	lsl.w	r3, r1, r3
 800336a:	43d9      	mvns	r1, r3
 800336c:	687b      	ldr	r3, [r7, #4]
 800336e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003370:	4313      	orrs	r3, r2
         );
}
 8003372:	4618      	mov	r0, r3
 8003374:	3724      	adds	r7, #36	; 0x24
 8003376:	46bd      	mov	sp, r7
 8003378:	f85d 7b04 	ldr.w	r7, [sp], #4
 800337c:	4770      	bx	lr
	...

08003380 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8003380:	b580      	push	{r7, lr}
 8003382:	b082      	sub	sp, #8
 8003384:	af00      	add	r7, sp, #0
 8003386:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8003388:	687b      	ldr	r3, [r7, #4]
 800338a:	3b01      	subs	r3, #1
 800338c:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8003390:	d301      	bcc.n	8003396 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8003392:	2301      	movs	r3, #1
 8003394:	e00f      	b.n	80033b6 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8003396:	4a0a      	ldr	r2, [pc, #40]	; (80033c0 <SysTick_Config+0x40>)
 8003398:	687b      	ldr	r3, [r7, #4]
 800339a:	3b01      	subs	r3, #1
 800339c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800339e:	210f      	movs	r1, #15
 80033a0:	f04f 30ff 	mov.w	r0, #4294967295
 80033a4:	f7ff ff8e 	bl	80032c4 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80033a8:	4b05      	ldr	r3, [pc, #20]	; (80033c0 <SysTick_Config+0x40>)
 80033aa:	2200      	movs	r2, #0
 80033ac:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80033ae:	4b04      	ldr	r3, [pc, #16]	; (80033c0 <SysTick_Config+0x40>)
 80033b0:	2207      	movs	r2, #7
 80033b2:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80033b4:	2300      	movs	r3, #0
}
 80033b6:	4618      	mov	r0, r3
 80033b8:	3708      	adds	r7, #8
 80033ba:	46bd      	mov	sp, r7
 80033bc:	bd80      	pop	{r7, pc}
 80033be:	bf00      	nop
 80033c0:	e000e010 	.word	0xe000e010

080033c4 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80033c4:	b580      	push	{r7, lr}
 80033c6:	b082      	sub	sp, #8
 80033c8:	af00      	add	r7, sp, #0
 80033ca:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80033cc:	6878      	ldr	r0, [r7, #4]
 80033ce:	f7ff ff29 	bl	8003224 <__NVIC_SetPriorityGrouping>
}
 80033d2:	bf00      	nop
 80033d4:	3708      	adds	r7, #8
 80033d6:	46bd      	mov	sp, r7
 80033d8:	bd80      	pop	{r7, pc}

080033da <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80033da:	b580      	push	{r7, lr}
 80033dc:	b086      	sub	sp, #24
 80033de:	af00      	add	r7, sp, #0
 80033e0:	4603      	mov	r3, r0
 80033e2:	60b9      	str	r1, [r7, #8]
 80033e4:	607a      	str	r2, [r7, #4]
 80033e6:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80033e8:	2300      	movs	r3, #0
 80033ea:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80033ec:	f7ff ff3e 	bl	800326c <__NVIC_GetPriorityGrouping>
 80033f0:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80033f2:	687a      	ldr	r2, [r7, #4]
 80033f4:	68b9      	ldr	r1, [r7, #8]
 80033f6:	6978      	ldr	r0, [r7, #20]
 80033f8:	f7ff ff8e 	bl	8003318 <NVIC_EncodePriority>
 80033fc:	4602      	mov	r2, r0
 80033fe:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003402:	4611      	mov	r1, r2
 8003404:	4618      	mov	r0, r3
 8003406:	f7ff ff5d 	bl	80032c4 <__NVIC_SetPriority>
}
 800340a:	bf00      	nop
 800340c:	3718      	adds	r7, #24
 800340e:	46bd      	mov	sp, r7
 8003410:	bd80      	pop	{r7, pc}

08003412 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003412:	b580      	push	{r7, lr}
 8003414:	b082      	sub	sp, #8
 8003416:	af00      	add	r7, sp, #0
 8003418:	4603      	mov	r3, r0
 800341a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800341c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003420:	4618      	mov	r0, r3
 8003422:	f7ff ff31 	bl	8003288 <__NVIC_EnableIRQ>
}
 8003426:	bf00      	nop
 8003428:	3708      	adds	r7, #8
 800342a:	46bd      	mov	sp, r7
 800342c:	bd80      	pop	{r7, pc}

0800342e <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800342e:	b580      	push	{r7, lr}
 8003430:	b082      	sub	sp, #8
 8003432:	af00      	add	r7, sp, #0
 8003434:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8003436:	6878      	ldr	r0, [r7, #4]
 8003438:	f7ff ffa2 	bl	8003380 <SysTick_Config>
 800343c:	4603      	mov	r3, r0
}
 800343e:	4618      	mov	r0, r3
 8003440:	3708      	adds	r7, #8
 8003442:	46bd      	mov	sp, r7
 8003444:	bd80      	pop	{r7, pc}
	...

08003448 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8003448:	b580      	push	{r7, lr}
 800344a:	b086      	sub	sp, #24
 800344c:	af00      	add	r7, sp, #0
 800344e:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8003450:	2300      	movs	r3, #0
 8003452:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8003454:	f7ff fac4 	bl	80029e0 <HAL_GetTick>
 8003458:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 800345a:	687b      	ldr	r3, [r7, #4]
 800345c:	2b00      	cmp	r3, #0
 800345e:	d101      	bne.n	8003464 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8003460:	2301      	movs	r3, #1
 8003462:	e099      	b.n	8003598 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8003464:	687b      	ldr	r3, [r7, #4]
 8003466:	2202      	movs	r2, #2
 8003468:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 800346c:	687b      	ldr	r3, [r7, #4]
 800346e:	2200      	movs	r2, #0
 8003470:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8003474:	687b      	ldr	r3, [r7, #4]
 8003476:	681b      	ldr	r3, [r3, #0]
 8003478:	681a      	ldr	r2, [r3, #0]
 800347a:	687b      	ldr	r3, [r7, #4]
 800347c:	681b      	ldr	r3, [r3, #0]
 800347e:	f022 0201 	bic.w	r2, r2, #1
 8003482:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003484:	e00f      	b.n	80034a6 <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8003486:	f7ff faab 	bl	80029e0 <HAL_GetTick>
 800348a:	4602      	mov	r2, r0
 800348c:	693b      	ldr	r3, [r7, #16]
 800348e:	1ad3      	subs	r3, r2, r3
 8003490:	2b05      	cmp	r3, #5
 8003492:	d908      	bls.n	80034a6 <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8003494:	687b      	ldr	r3, [r7, #4]
 8003496:	2220      	movs	r2, #32
 8003498:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 800349a:	687b      	ldr	r3, [r7, #4]
 800349c:	2203      	movs	r2, #3
 800349e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 80034a2:	2303      	movs	r3, #3
 80034a4:	e078      	b.n	8003598 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80034a6:	687b      	ldr	r3, [r7, #4]
 80034a8:	681b      	ldr	r3, [r3, #0]
 80034aa:	681b      	ldr	r3, [r3, #0]
 80034ac:	f003 0301 	and.w	r3, r3, #1
 80034b0:	2b00      	cmp	r3, #0
 80034b2:	d1e8      	bne.n	8003486 <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 80034b4:	687b      	ldr	r3, [r7, #4]
 80034b6:	681b      	ldr	r3, [r3, #0]
 80034b8:	681b      	ldr	r3, [r3, #0]
 80034ba:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 80034bc:	697a      	ldr	r2, [r7, #20]
 80034be:	4b38      	ldr	r3, [pc, #224]	; (80035a0 <HAL_DMA_Init+0x158>)
 80034c0:	4013      	ands	r3, r2
 80034c2:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80034c4:	687b      	ldr	r3, [r7, #4]
 80034c6:	685a      	ldr	r2, [r3, #4]
 80034c8:	687b      	ldr	r3, [r7, #4]
 80034ca:	689b      	ldr	r3, [r3, #8]
 80034cc:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80034ce:	687b      	ldr	r3, [r7, #4]
 80034d0:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80034d2:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80034d4:	687b      	ldr	r3, [r7, #4]
 80034d6:	691b      	ldr	r3, [r3, #16]
 80034d8:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80034da:	687b      	ldr	r3, [r7, #4]
 80034dc:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80034de:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80034e0:	687b      	ldr	r3, [r7, #4]
 80034e2:	699b      	ldr	r3, [r3, #24]
 80034e4:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80034e6:	687b      	ldr	r3, [r7, #4]
 80034e8:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80034ea:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80034ec:	687b      	ldr	r3, [r7, #4]
 80034ee:	6a1b      	ldr	r3, [r3, #32]
 80034f0:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80034f2:	697a      	ldr	r2, [r7, #20]
 80034f4:	4313      	orrs	r3, r2
 80034f6:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80034f8:	687b      	ldr	r3, [r7, #4]
 80034fa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80034fc:	2b04      	cmp	r3, #4
 80034fe:	d107      	bne.n	8003510 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8003500:	687b      	ldr	r3, [r7, #4]
 8003502:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003504:	687b      	ldr	r3, [r7, #4]
 8003506:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003508:	4313      	orrs	r3, r2
 800350a:	697a      	ldr	r2, [r7, #20]
 800350c:	4313      	orrs	r3, r2
 800350e:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8003510:	687b      	ldr	r3, [r7, #4]
 8003512:	681b      	ldr	r3, [r3, #0]
 8003514:	697a      	ldr	r2, [r7, #20]
 8003516:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8003518:	687b      	ldr	r3, [r7, #4]
 800351a:	681b      	ldr	r3, [r3, #0]
 800351c:	695b      	ldr	r3, [r3, #20]
 800351e:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8003520:	697b      	ldr	r3, [r7, #20]
 8003522:	f023 0307 	bic.w	r3, r3, #7
 8003526:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8003528:	687b      	ldr	r3, [r7, #4]
 800352a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800352c:	697a      	ldr	r2, [r7, #20]
 800352e:	4313      	orrs	r3, r2
 8003530:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8003532:	687b      	ldr	r3, [r7, #4]
 8003534:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003536:	2b04      	cmp	r3, #4
 8003538:	d117      	bne.n	800356a <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 800353a:	687b      	ldr	r3, [r7, #4]
 800353c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800353e:	697a      	ldr	r2, [r7, #20]
 8003540:	4313      	orrs	r3, r2
 8003542:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8003544:	687b      	ldr	r3, [r7, #4]
 8003546:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003548:	2b00      	cmp	r3, #0
 800354a:	d00e      	beq.n	800356a <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 800354c:	6878      	ldr	r0, [r7, #4]
 800354e:	f000 fa6f 	bl	8003a30 <DMA_CheckFifoParam>
 8003552:	4603      	mov	r3, r0
 8003554:	2b00      	cmp	r3, #0
 8003556:	d008      	beq.n	800356a <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8003558:	687b      	ldr	r3, [r7, #4]
 800355a:	2240      	movs	r2, #64	; 0x40
 800355c:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 800355e:	687b      	ldr	r3, [r7, #4]
 8003560:	2201      	movs	r2, #1
 8003562:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 8003566:	2301      	movs	r3, #1
 8003568:	e016      	b.n	8003598 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 800356a:	687b      	ldr	r3, [r7, #4]
 800356c:	681b      	ldr	r3, [r3, #0]
 800356e:	697a      	ldr	r2, [r7, #20]
 8003570:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8003572:	6878      	ldr	r0, [r7, #4]
 8003574:	f000 fa26 	bl	80039c4 <DMA_CalcBaseAndBitshift>
 8003578:	4603      	mov	r3, r0
 800357a:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 800357c:	687b      	ldr	r3, [r7, #4]
 800357e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003580:	223f      	movs	r2, #63	; 0x3f
 8003582:	409a      	lsls	r2, r3
 8003584:	68fb      	ldr	r3, [r7, #12]
 8003586:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003588:	687b      	ldr	r3, [r7, #4]
 800358a:	2200      	movs	r2, #0
 800358c:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 800358e:	687b      	ldr	r3, [r7, #4]
 8003590:	2201      	movs	r2, #1
 8003592:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 8003596:	2300      	movs	r3, #0
}
 8003598:	4618      	mov	r0, r3
 800359a:	3718      	adds	r7, #24
 800359c:	46bd      	mov	sp, r7
 800359e:	bd80      	pop	{r7, pc}
 80035a0:	f010803f 	.word	0xf010803f

080035a4 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80035a4:	b580      	push	{r7, lr}
 80035a6:	b086      	sub	sp, #24
 80035a8:	af00      	add	r7, sp, #0
 80035aa:	60f8      	str	r0, [r7, #12]
 80035ac:	60b9      	str	r1, [r7, #8]
 80035ae:	607a      	str	r2, [r7, #4]
 80035b0:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80035b2:	2300      	movs	r3, #0
 80035b4:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80035b6:	68fb      	ldr	r3, [r7, #12]
 80035b8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80035ba:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 80035bc:	68fb      	ldr	r3, [r7, #12]
 80035be:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 80035c2:	2b01      	cmp	r3, #1
 80035c4:	d101      	bne.n	80035ca <HAL_DMA_Start_IT+0x26>
 80035c6:	2302      	movs	r3, #2
 80035c8:	e040      	b.n	800364c <HAL_DMA_Start_IT+0xa8>
 80035ca:	68fb      	ldr	r3, [r7, #12]
 80035cc:	2201      	movs	r2, #1
 80035ce:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 80035d2:	68fb      	ldr	r3, [r7, #12]
 80035d4:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80035d8:	b2db      	uxtb	r3, r3
 80035da:	2b01      	cmp	r3, #1
 80035dc:	d12f      	bne.n	800363e <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 80035de:	68fb      	ldr	r3, [r7, #12]
 80035e0:	2202      	movs	r2, #2
 80035e2:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80035e6:	68fb      	ldr	r3, [r7, #12]
 80035e8:	2200      	movs	r2, #0
 80035ea:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 80035ec:	683b      	ldr	r3, [r7, #0]
 80035ee:	687a      	ldr	r2, [r7, #4]
 80035f0:	68b9      	ldr	r1, [r7, #8]
 80035f2:	68f8      	ldr	r0, [r7, #12]
 80035f4:	f000 f9b8 	bl	8003968 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 80035f8:	68fb      	ldr	r3, [r7, #12]
 80035fa:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80035fc:	223f      	movs	r2, #63	; 0x3f
 80035fe:	409a      	lsls	r2, r3
 8003600:	693b      	ldr	r3, [r7, #16]
 8003602:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8003604:	68fb      	ldr	r3, [r7, #12]
 8003606:	681b      	ldr	r3, [r3, #0]
 8003608:	681a      	ldr	r2, [r3, #0]
 800360a:	68fb      	ldr	r3, [r7, #12]
 800360c:	681b      	ldr	r3, [r3, #0]
 800360e:	f042 0216 	orr.w	r2, r2, #22
 8003612:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 8003614:	68fb      	ldr	r3, [r7, #12]
 8003616:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003618:	2b00      	cmp	r3, #0
 800361a:	d007      	beq.n	800362c <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 800361c:	68fb      	ldr	r3, [r7, #12]
 800361e:	681b      	ldr	r3, [r3, #0]
 8003620:	681a      	ldr	r2, [r3, #0]
 8003622:	68fb      	ldr	r3, [r7, #12]
 8003624:	681b      	ldr	r3, [r3, #0]
 8003626:	f042 0208 	orr.w	r2, r2, #8
 800362a:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 800362c:	68fb      	ldr	r3, [r7, #12]
 800362e:	681b      	ldr	r3, [r3, #0]
 8003630:	681a      	ldr	r2, [r3, #0]
 8003632:	68fb      	ldr	r3, [r7, #12]
 8003634:	681b      	ldr	r3, [r3, #0]
 8003636:	f042 0201 	orr.w	r2, r2, #1
 800363a:	601a      	str	r2, [r3, #0]
 800363c:	e005      	b.n	800364a <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 800363e:	68fb      	ldr	r3, [r7, #12]
 8003640:	2200      	movs	r2, #0
 8003642:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 8003646:	2302      	movs	r3, #2
 8003648:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 800364a:	7dfb      	ldrb	r3, [r7, #23]
}
 800364c:	4618      	mov	r0, r3
 800364e:	3718      	adds	r7, #24
 8003650:	46bd      	mov	sp, r7
 8003652:	bd80      	pop	{r7, pc}

08003654 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8003654:	b580      	push	{r7, lr}
 8003656:	b086      	sub	sp, #24
 8003658:	af00      	add	r7, sp, #0
 800365a:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 800365c:	2300      	movs	r3, #0
 800365e:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8003660:	4b8e      	ldr	r3, [pc, #568]	; (800389c <HAL_DMA_IRQHandler+0x248>)
 8003662:	681b      	ldr	r3, [r3, #0]
 8003664:	4a8e      	ldr	r2, [pc, #568]	; (80038a0 <HAL_DMA_IRQHandler+0x24c>)
 8003666:	fba2 2303 	umull	r2, r3, r2, r3
 800366a:	0a9b      	lsrs	r3, r3, #10
 800366c:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800366e:	687b      	ldr	r3, [r7, #4]
 8003670:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003672:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8003674:	693b      	ldr	r3, [r7, #16]
 8003676:	681b      	ldr	r3, [r3, #0]
 8003678:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 800367a:	687b      	ldr	r3, [r7, #4]
 800367c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800367e:	2208      	movs	r2, #8
 8003680:	409a      	lsls	r2, r3
 8003682:	68fb      	ldr	r3, [r7, #12]
 8003684:	4013      	ands	r3, r2
 8003686:	2b00      	cmp	r3, #0
 8003688:	d01a      	beq.n	80036c0 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 800368a:	687b      	ldr	r3, [r7, #4]
 800368c:	681b      	ldr	r3, [r3, #0]
 800368e:	681b      	ldr	r3, [r3, #0]
 8003690:	f003 0304 	and.w	r3, r3, #4
 8003694:	2b00      	cmp	r3, #0
 8003696:	d013      	beq.n	80036c0 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8003698:	687b      	ldr	r3, [r7, #4]
 800369a:	681b      	ldr	r3, [r3, #0]
 800369c:	681a      	ldr	r2, [r3, #0]
 800369e:	687b      	ldr	r3, [r7, #4]
 80036a0:	681b      	ldr	r3, [r3, #0]
 80036a2:	f022 0204 	bic.w	r2, r2, #4
 80036a6:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 80036a8:	687b      	ldr	r3, [r7, #4]
 80036aa:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80036ac:	2208      	movs	r2, #8
 80036ae:	409a      	lsls	r2, r3
 80036b0:	693b      	ldr	r3, [r7, #16]
 80036b2:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 80036b4:	687b      	ldr	r3, [r7, #4]
 80036b6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80036b8:	f043 0201 	orr.w	r2, r3, #1
 80036bc:	687b      	ldr	r3, [r7, #4]
 80036be:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 80036c0:	687b      	ldr	r3, [r7, #4]
 80036c2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80036c4:	2201      	movs	r2, #1
 80036c6:	409a      	lsls	r2, r3
 80036c8:	68fb      	ldr	r3, [r7, #12]
 80036ca:	4013      	ands	r3, r2
 80036cc:	2b00      	cmp	r3, #0
 80036ce:	d012      	beq.n	80036f6 <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 80036d0:	687b      	ldr	r3, [r7, #4]
 80036d2:	681b      	ldr	r3, [r3, #0]
 80036d4:	695b      	ldr	r3, [r3, #20]
 80036d6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80036da:	2b00      	cmp	r3, #0
 80036dc:	d00b      	beq.n	80036f6 <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 80036de:	687b      	ldr	r3, [r7, #4]
 80036e0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80036e2:	2201      	movs	r2, #1
 80036e4:	409a      	lsls	r2, r3
 80036e6:	693b      	ldr	r3, [r7, #16]
 80036e8:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 80036ea:	687b      	ldr	r3, [r7, #4]
 80036ec:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80036ee:	f043 0202 	orr.w	r2, r3, #2
 80036f2:	687b      	ldr	r3, [r7, #4]
 80036f4:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 80036f6:	687b      	ldr	r3, [r7, #4]
 80036f8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80036fa:	2204      	movs	r2, #4
 80036fc:	409a      	lsls	r2, r3
 80036fe:	68fb      	ldr	r3, [r7, #12]
 8003700:	4013      	ands	r3, r2
 8003702:	2b00      	cmp	r3, #0
 8003704:	d012      	beq.n	800372c <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8003706:	687b      	ldr	r3, [r7, #4]
 8003708:	681b      	ldr	r3, [r3, #0]
 800370a:	681b      	ldr	r3, [r3, #0]
 800370c:	f003 0302 	and.w	r3, r3, #2
 8003710:	2b00      	cmp	r3, #0
 8003712:	d00b      	beq.n	800372c <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8003714:	687b      	ldr	r3, [r7, #4]
 8003716:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003718:	2204      	movs	r2, #4
 800371a:	409a      	lsls	r2, r3
 800371c:	693b      	ldr	r3, [r7, #16]
 800371e:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8003720:	687b      	ldr	r3, [r7, #4]
 8003722:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003724:	f043 0204 	orr.w	r2, r3, #4
 8003728:	687b      	ldr	r3, [r7, #4]
 800372a:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 800372c:	687b      	ldr	r3, [r7, #4]
 800372e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003730:	2210      	movs	r2, #16
 8003732:	409a      	lsls	r2, r3
 8003734:	68fb      	ldr	r3, [r7, #12]
 8003736:	4013      	ands	r3, r2
 8003738:	2b00      	cmp	r3, #0
 800373a:	d043      	beq.n	80037c4 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 800373c:	687b      	ldr	r3, [r7, #4]
 800373e:	681b      	ldr	r3, [r3, #0]
 8003740:	681b      	ldr	r3, [r3, #0]
 8003742:	f003 0308 	and.w	r3, r3, #8
 8003746:	2b00      	cmp	r3, #0
 8003748:	d03c      	beq.n	80037c4 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 800374a:	687b      	ldr	r3, [r7, #4]
 800374c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800374e:	2210      	movs	r2, #16
 8003750:	409a      	lsls	r2, r3
 8003752:	693b      	ldr	r3, [r7, #16]
 8003754:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8003756:	687b      	ldr	r3, [r7, #4]
 8003758:	681b      	ldr	r3, [r3, #0]
 800375a:	681b      	ldr	r3, [r3, #0]
 800375c:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8003760:	2b00      	cmp	r3, #0
 8003762:	d018      	beq.n	8003796 <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8003764:	687b      	ldr	r3, [r7, #4]
 8003766:	681b      	ldr	r3, [r3, #0]
 8003768:	681b      	ldr	r3, [r3, #0]
 800376a:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800376e:	2b00      	cmp	r3, #0
 8003770:	d108      	bne.n	8003784 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8003772:	687b      	ldr	r3, [r7, #4]
 8003774:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003776:	2b00      	cmp	r3, #0
 8003778:	d024      	beq.n	80037c4 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 800377a:	687b      	ldr	r3, [r7, #4]
 800377c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800377e:	6878      	ldr	r0, [r7, #4]
 8003780:	4798      	blx	r3
 8003782:	e01f      	b.n	80037c4 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8003784:	687b      	ldr	r3, [r7, #4]
 8003786:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003788:	2b00      	cmp	r3, #0
 800378a:	d01b      	beq.n	80037c4 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 800378c:	687b      	ldr	r3, [r7, #4]
 800378e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003790:	6878      	ldr	r0, [r7, #4]
 8003792:	4798      	blx	r3
 8003794:	e016      	b.n	80037c4 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8003796:	687b      	ldr	r3, [r7, #4]
 8003798:	681b      	ldr	r3, [r3, #0]
 800379a:	681b      	ldr	r3, [r3, #0]
 800379c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80037a0:	2b00      	cmp	r3, #0
 80037a2:	d107      	bne.n	80037b4 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 80037a4:	687b      	ldr	r3, [r7, #4]
 80037a6:	681b      	ldr	r3, [r3, #0]
 80037a8:	681a      	ldr	r2, [r3, #0]
 80037aa:	687b      	ldr	r3, [r7, #4]
 80037ac:	681b      	ldr	r3, [r3, #0]
 80037ae:	f022 0208 	bic.w	r2, r2, #8
 80037b2:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 80037b4:	687b      	ldr	r3, [r7, #4]
 80037b6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80037b8:	2b00      	cmp	r3, #0
 80037ba:	d003      	beq.n	80037c4 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 80037bc:	687b      	ldr	r3, [r7, #4]
 80037be:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80037c0:	6878      	ldr	r0, [r7, #4]
 80037c2:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 80037c4:	687b      	ldr	r3, [r7, #4]
 80037c6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80037c8:	2220      	movs	r2, #32
 80037ca:	409a      	lsls	r2, r3
 80037cc:	68fb      	ldr	r3, [r7, #12]
 80037ce:	4013      	ands	r3, r2
 80037d0:	2b00      	cmp	r3, #0
 80037d2:	f000 808f 	beq.w	80038f4 <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 80037d6:	687b      	ldr	r3, [r7, #4]
 80037d8:	681b      	ldr	r3, [r3, #0]
 80037da:	681b      	ldr	r3, [r3, #0]
 80037dc:	f003 0310 	and.w	r3, r3, #16
 80037e0:	2b00      	cmp	r3, #0
 80037e2:	f000 8087 	beq.w	80038f4 <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 80037e6:	687b      	ldr	r3, [r7, #4]
 80037e8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80037ea:	2220      	movs	r2, #32
 80037ec:	409a      	lsls	r2, r3
 80037ee:	693b      	ldr	r3, [r7, #16]
 80037f0:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 80037f2:	687b      	ldr	r3, [r7, #4]
 80037f4:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80037f8:	b2db      	uxtb	r3, r3
 80037fa:	2b05      	cmp	r3, #5
 80037fc:	d136      	bne.n	800386c <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 80037fe:	687b      	ldr	r3, [r7, #4]
 8003800:	681b      	ldr	r3, [r3, #0]
 8003802:	681a      	ldr	r2, [r3, #0]
 8003804:	687b      	ldr	r3, [r7, #4]
 8003806:	681b      	ldr	r3, [r3, #0]
 8003808:	f022 0216 	bic.w	r2, r2, #22
 800380c:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 800380e:	687b      	ldr	r3, [r7, #4]
 8003810:	681b      	ldr	r3, [r3, #0]
 8003812:	695a      	ldr	r2, [r3, #20]
 8003814:	687b      	ldr	r3, [r7, #4]
 8003816:	681b      	ldr	r3, [r3, #0]
 8003818:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800381c:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 800381e:	687b      	ldr	r3, [r7, #4]
 8003820:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003822:	2b00      	cmp	r3, #0
 8003824:	d103      	bne.n	800382e <HAL_DMA_IRQHandler+0x1da>
 8003826:	687b      	ldr	r3, [r7, #4]
 8003828:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800382a:	2b00      	cmp	r3, #0
 800382c:	d007      	beq.n	800383e <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 800382e:	687b      	ldr	r3, [r7, #4]
 8003830:	681b      	ldr	r3, [r3, #0]
 8003832:	681a      	ldr	r2, [r3, #0]
 8003834:	687b      	ldr	r3, [r7, #4]
 8003836:	681b      	ldr	r3, [r3, #0]
 8003838:	f022 0208 	bic.w	r2, r2, #8
 800383c:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 800383e:	687b      	ldr	r3, [r7, #4]
 8003840:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003842:	223f      	movs	r2, #63	; 0x3f
 8003844:	409a      	lsls	r2, r3
 8003846:	693b      	ldr	r3, [r7, #16]
 8003848:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 800384a:	687b      	ldr	r3, [r7, #4]
 800384c:	2201      	movs	r2, #1
 800384e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8003852:	687b      	ldr	r3, [r7, #4]
 8003854:	2200      	movs	r2, #0
 8003856:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        if(hdma->XferAbortCallback != NULL)
 800385a:	687b      	ldr	r3, [r7, #4]
 800385c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800385e:	2b00      	cmp	r3, #0
 8003860:	d07e      	beq.n	8003960 <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 8003862:	687b      	ldr	r3, [r7, #4]
 8003864:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003866:	6878      	ldr	r0, [r7, #4]
 8003868:	4798      	blx	r3
        }
        return;
 800386a:	e079      	b.n	8003960 <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 800386c:	687b      	ldr	r3, [r7, #4]
 800386e:	681b      	ldr	r3, [r3, #0]
 8003870:	681b      	ldr	r3, [r3, #0]
 8003872:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8003876:	2b00      	cmp	r3, #0
 8003878:	d01d      	beq.n	80038b6 <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 800387a:	687b      	ldr	r3, [r7, #4]
 800387c:	681b      	ldr	r3, [r3, #0]
 800387e:	681b      	ldr	r3, [r3, #0]
 8003880:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8003884:	2b00      	cmp	r3, #0
 8003886:	d10d      	bne.n	80038a4 <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8003888:	687b      	ldr	r3, [r7, #4]
 800388a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800388c:	2b00      	cmp	r3, #0
 800388e:	d031      	beq.n	80038f4 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8003890:	687b      	ldr	r3, [r7, #4]
 8003892:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003894:	6878      	ldr	r0, [r7, #4]
 8003896:	4798      	blx	r3
 8003898:	e02c      	b.n	80038f4 <HAL_DMA_IRQHandler+0x2a0>
 800389a:	bf00      	nop
 800389c:	200001c4 	.word	0x200001c4
 80038a0:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 80038a4:	687b      	ldr	r3, [r7, #4]
 80038a6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80038a8:	2b00      	cmp	r3, #0
 80038aa:	d023      	beq.n	80038f4 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 80038ac:	687b      	ldr	r3, [r7, #4]
 80038ae:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80038b0:	6878      	ldr	r0, [r7, #4]
 80038b2:	4798      	blx	r3
 80038b4:	e01e      	b.n	80038f4 <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 80038b6:	687b      	ldr	r3, [r7, #4]
 80038b8:	681b      	ldr	r3, [r3, #0]
 80038ba:	681b      	ldr	r3, [r3, #0]
 80038bc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80038c0:	2b00      	cmp	r3, #0
 80038c2:	d10f      	bne.n	80038e4 <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 80038c4:	687b      	ldr	r3, [r7, #4]
 80038c6:	681b      	ldr	r3, [r3, #0]
 80038c8:	681a      	ldr	r2, [r3, #0]
 80038ca:	687b      	ldr	r3, [r7, #4]
 80038cc:	681b      	ldr	r3, [r3, #0]
 80038ce:	f022 0210 	bic.w	r2, r2, #16
 80038d2:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 80038d4:	687b      	ldr	r3, [r7, #4]
 80038d6:	2201      	movs	r2, #1
 80038d8:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 80038dc:	687b      	ldr	r3, [r7, #4]
 80038de:	2200      	movs	r2, #0
 80038e0:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 80038e4:	687b      	ldr	r3, [r7, #4]
 80038e6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80038e8:	2b00      	cmp	r3, #0
 80038ea:	d003      	beq.n	80038f4 <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 80038ec:	687b      	ldr	r3, [r7, #4]
 80038ee:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80038f0:	6878      	ldr	r0, [r7, #4]
 80038f2:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 80038f4:	687b      	ldr	r3, [r7, #4]
 80038f6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80038f8:	2b00      	cmp	r3, #0
 80038fa:	d032      	beq.n	8003962 <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 80038fc:	687b      	ldr	r3, [r7, #4]
 80038fe:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003900:	f003 0301 	and.w	r3, r3, #1
 8003904:	2b00      	cmp	r3, #0
 8003906:	d022      	beq.n	800394e <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8003908:	687b      	ldr	r3, [r7, #4]
 800390a:	2205      	movs	r2, #5
 800390c:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8003910:	687b      	ldr	r3, [r7, #4]
 8003912:	681b      	ldr	r3, [r3, #0]
 8003914:	681a      	ldr	r2, [r3, #0]
 8003916:	687b      	ldr	r3, [r7, #4]
 8003918:	681b      	ldr	r3, [r3, #0]
 800391a:	f022 0201 	bic.w	r2, r2, #1
 800391e:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8003920:	68bb      	ldr	r3, [r7, #8]
 8003922:	3301      	adds	r3, #1
 8003924:	60bb      	str	r3, [r7, #8]
 8003926:	697a      	ldr	r2, [r7, #20]
 8003928:	429a      	cmp	r2, r3
 800392a:	d307      	bcc.n	800393c <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 800392c:	687b      	ldr	r3, [r7, #4]
 800392e:	681b      	ldr	r3, [r3, #0]
 8003930:	681b      	ldr	r3, [r3, #0]
 8003932:	f003 0301 	and.w	r3, r3, #1
 8003936:	2b00      	cmp	r3, #0
 8003938:	d1f2      	bne.n	8003920 <HAL_DMA_IRQHandler+0x2cc>
 800393a:	e000      	b.n	800393e <HAL_DMA_IRQHandler+0x2ea>
          break;
 800393c:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 800393e:	687b      	ldr	r3, [r7, #4]
 8003940:	2201      	movs	r2, #1
 8003942:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8003946:	687b      	ldr	r3, [r7, #4]
 8003948:	2200      	movs	r2, #0
 800394a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 800394e:	687b      	ldr	r3, [r7, #4]
 8003950:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003952:	2b00      	cmp	r3, #0
 8003954:	d005      	beq.n	8003962 <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8003956:	687b      	ldr	r3, [r7, #4]
 8003958:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800395a:	6878      	ldr	r0, [r7, #4]
 800395c:	4798      	blx	r3
 800395e:	e000      	b.n	8003962 <HAL_DMA_IRQHandler+0x30e>
        return;
 8003960:	bf00      	nop
    }
  }
}
 8003962:	3718      	adds	r7, #24
 8003964:	46bd      	mov	sp, r7
 8003966:	bd80      	pop	{r7, pc}

08003968 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8003968:	b480      	push	{r7}
 800396a:	b085      	sub	sp, #20
 800396c:	af00      	add	r7, sp, #0
 800396e:	60f8      	str	r0, [r7, #12]
 8003970:	60b9      	str	r1, [r7, #8]
 8003972:	607a      	str	r2, [r7, #4]
 8003974:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8003976:	68fb      	ldr	r3, [r7, #12]
 8003978:	681b      	ldr	r3, [r3, #0]
 800397a:	681a      	ldr	r2, [r3, #0]
 800397c:	68fb      	ldr	r3, [r7, #12]
 800397e:	681b      	ldr	r3, [r3, #0]
 8003980:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8003984:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 8003986:	68fb      	ldr	r3, [r7, #12]
 8003988:	681b      	ldr	r3, [r3, #0]
 800398a:	683a      	ldr	r2, [r7, #0]
 800398c:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 800398e:	68fb      	ldr	r3, [r7, #12]
 8003990:	689b      	ldr	r3, [r3, #8]
 8003992:	2b40      	cmp	r3, #64	; 0x40
 8003994:	d108      	bne.n	80039a8 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 8003996:	68fb      	ldr	r3, [r7, #12]
 8003998:	681b      	ldr	r3, [r3, #0]
 800399a:	687a      	ldr	r2, [r7, #4]
 800399c:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 800399e:	68fb      	ldr	r3, [r7, #12]
 80039a0:	681b      	ldr	r3, [r3, #0]
 80039a2:	68ba      	ldr	r2, [r7, #8]
 80039a4:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 80039a6:	e007      	b.n	80039b8 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 80039a8:	68fb      	ldr	r3, [r7, #12]
 80039aa:	681b      	ldr	r3, [r3, #0]
 80039ac:	68ba      	ldr	r2, [r7, #8]
 80039ae:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 80039b0:	68fb      	ldr	r3, [r7, #12]
 80039b2:	681b      	ldr	r3, [r3, #0]
 80039b4:	687a      	ldr	r2, [r7, #4]
 80039b6:	60da      	str	r2, [r3, #12]
}
 80039b8:	bf00      	nop
 80039ba:	3714      	adds	r7, #20
 80039bc:	46bd      	mov	sp, r7
 80039be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039c2:	4770      	bx	lr

080039c4 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 80039c4:	b480      	push	{r7}
 80039c6:	b085      	sub	sp, #20
 80039c8:	af00      	add	r7, sp, #0
 80039ca:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 80039cc:	687b      	ldr	r3, [r7, #4]
 80039ce:	681b      	ldr	r3, [r3, #0]
 80039d0:	b2db      	uxtb	r3, r3
 80039d2:	3b10      	subs	r3, #16
 80039d4:	4a14      	ldr	r2, [pc, #80]	; (8003a28 <DMA_CalcBaseAndBitshift+0x64>)
 80039d6:	fba2 2303 	umull	r2, r3, r2, r3
 80039da:	091b      	lsrs	r3, r3, #4
 80039dc:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 80039de:	4a13      	ldr	r2, [pc, #76]	; (8003a2c <DMA_CalcBaseAndBitshift+0x68>)
 80039e0:	68fb      	ldr	r3, [r7, #12]
 80039e2:	4413      	add	r3, r2
 80039e4:	781b      	ldrb	r3, [r3, #0]
 80039e6:	461a      	mov	r2, r3
 80039e8:	687b      	ldr	r3, [r7, #4]
 80039ea:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 80039ec:	68fb      	ldr	r3, [r7, #12]
 80039ee:	2b03      	cmp	r3, #3
 80039f0:	d909      	bls.n	8003a06 <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 80039f2:	687b      	ldr	r3, [r7, #4]
 80039f4:	681b      	ldr	r3, [r3, #0]
 80039f6:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 80039fa:	f023 0303 	bic.w	r3, r3, #3
 80039fe:	1d1a      	adds	r2, r3, #4
 8003a00:	687b      	ldr	r3, [r7, #4]
 8003a02:	659a      	str	r2, [r3, #88]	; 0x58
 8003a04:	e007      	b.n	8003a16 <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8003a06:	687b      	ldr	r3, [r7, #4]
 8003a08:	681b      	ldr	r3, [r3, #0]
 8003a0a:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8003a0e:	f023 0303 	bic.w	r3, r3, #3
 8003a12:	687a      	ldr	r2, [r7, #4]
 8003a14:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 8003a16:	687b      	ldr	r3, [r7, #4]
 8003a18:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 8003a1a:	4618      	mov	r0, r3
 8003a1c:	3714      	adds	r7, #20
 8003a1e:	46bd      	mov	sp, r7
 8003a20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a24:	4770      	bx	lr
 8003a26:	bf00      	nop
 8003a28:	aaaaaaab 	.word	0xaaaaaaab
 8003a2c:	08008e28 	.word	0x08008e28

08003a30 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8003a30:	b480      	push	{r7}
 8003a32:	b085      	sub	sp, #20
 8003a34:	af00      	add	r7, sp, #0
 8003a36:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003a38:	2300      	movs	r3, #0
 8003a3a:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8003a3c:	687b      	ldr	r3, [r7, #4]
 8003a3e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003a40:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8003a42:	687b      	ldr	r3, [r7, #4]
 8003a44:	699b      	ldr	r3, [r3, #24]
 8003a46:	2b00      	cmp	r3, #0
 8003a48:	d11f      	bne.n	8003a8a <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 8003a4a:	68bb      	ldr	r3, [r7, #8]
 8003a4c:	2b03      	cmp	r3, #3
 8003a4e:	d856      	bhi.n	8003afe <DMA_CheckFifoParam+0xce>
 8003a50:	a201      	add	r2, pc, #4	; (adr r2, 8003a58 <DMA_CheckFifoParam+0x28>)
 8003a52:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003a56:	bf00      	nop
 8003a58:	08003a69 	.word	0x08003a69
 8003a5c:	08003a7b 	.word	0x08003a7b
 8003a60:	08003a69 	.word	0x08003a69
 8003a64:	08003aff 	.word	0x08003aff
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003a68:	687b      	ldr	r3, [r7, #4]
 8003a6a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003a6c:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8003a70:	2b00      	cmp	r3, #0
 8003a72:	d046      	beq.n	8003b02 <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 8003a74:	2301      	movs	r3, #1
 8003a76:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003a78:	e043      	b.n	8003b02 <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8003a7a:	687b      	ldr	r3, [r7, #4]
 8003a7c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003a7e:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8003a82:	d140      	bne.n	8003b06 <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8003a84:	2301      	movs	r3, #1
 8003a86:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003a88:	e03d      	b.n	8003b06 <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8003a8a:	687b      	ldr	r3, [r7, #4]
 8003a8c:	699b      	ldr	r3, [r3, #24]
 8003a8e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003a92:	d121      	bne.n	8003ad8 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8003a94:	68bb      	ldr	r3, [r7, #8]
 8003a96:	2b03      	cmp	r3, #3
 8003a98:	d837      	bhi.n	8003b0a <DMA_CheckFifoParam+0xda>
 8003a9a:	a201      	add	r2, pc, #4	; (adr r2, 8003aa0 <DMA_CheckFifoParam+0x70>)
 8003a9c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003aa0:	08003ab1 	.word	0x08003ab1
 8003aa4:	08003ab7 	.word	0x08003ab7
 8003aa8:	08003ab1 	.word	0x08003ab1
 8003aac:	08003ac9 	.word	0x08003ac9
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8003ab0:	2301      	movs	r3, #1
 8003ab2:	73fb      	strb	r3, [r7, #15]
      break;
 8003ab4:	e030      	b.n	8003b18 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003ab6:	687b      	ldr	r3, [r7, #4]
 8003ab8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003aba:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8003abe:	2b00      	cmp	r3, #0
 8003ac0:	d025      	beq.n	8003b0e <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 8003ac2:	2301      	movs	r3, #1
 8003ac4:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003ac6:	e022      	b.n	8003b0e <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8003ac8:	687b      	ldr	r3, [r7, #4]
 8003aca:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003acc:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8003ad0:	d11f      	bne.n	8003b12 <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 8003ad2:	2301      	movs	r3, #1
 8003ad4:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8003ad6:	e01c      	b.n	8003b12 <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8003ad8:	68bb      	ldr	r3, [r7, #8]
 8003ada:	2b02      	cmp	r3, #2
 8003adc:	d903      	bls.n	8003ae6 <DMA_CheckFifoParam+0xb6>
 8003ade:	68bb      	ldr	r3, [r7, #8]
 8003ae0:	2b03      	cmp	r3, #3
 8003ae2:	d003      	beq.n	8003aec <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8003ae4:	e018      	b.n	8003b18 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 8003ae6:	2301      	movs	r3, #1
 8003ae8:	73fb      	strb	r3, [r7, #15]
      break;
 8003aea:	e015      	b.n	8003b18 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003aec:	687b      	ldr	r3, [r7, #4]
 8003aee:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003af0:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8003af4:	2b00      	cmp	r3, #0
 8003af6:	d00e      	beq.n	8003b16 <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 8003af8:	2301      	movs	r3, #1
 8003afa:	73fb      	strb	r3, [r7, #15]
      break;
 8003afc:	e00b      	b.n	8003b16 <DMA_CheckFifoParam+0xe6>
      break;
 8003afe:	bf00      	nop
 8003b00:	e00a      	b.n	8003b18 <DMA_CheckFifoParam+0xe8>
      break;
 8003b02:	bf00      	nop
 8003b04:	e008      	b.n	8003b18 <DMA_CheckFifoParam+0xe8>
      break;
 8003b06:	bf00      	nop
 8003b08:	e006      	b.n	8003b18 <DMA_CheckFifoParam+0xe8>
      break;
 8003b0a:	bf00      	nop
 8003b0c:	e004      	b.n	8003b18 <DMA_CheckFifoParam+0xe8>
      break;
 8003b0e:	bf00      	nop
 8003b10:	e002      	b.n	8003b18 <DMA_CheckFifoParam+0xe8>
      break;   
 8003b12:	bf00      	nop
 8003b14:	e000      	b.n	8003b18 <DMA_CheckFifoParam+0xe8>
      break;
 8003b16:	bf00      	nop
    }
  } 
  
  return status; 
 8003b18:	7bfb      	ldrb	r3, [r7, #15]
}
 8003b1a:	4618      	mov	r0, r3
 8003b1c:	3714      	adds	r7, #20
 8003b1e:	46bd      	mov	sp, r7
 8003b20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b24:	4770      	bx	lr
 8003b26:	bf00      	nop

08003b28 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003b28:	b480      	push	{r7}
 8003b2a:	b089      	sub	sp, #36	; 0x24
 8003b2c:	af00      	add	r7, sp, #0
 8003b2e:	6078      	str	r0, [r7, #4]
 8003b30:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8003b32:	2300      	movs	r3, #0
 8003b34:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8003b36:	2300      	movs	r3, #0
 8003b38:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8003b3a:	2300      	movs	r3, #0
 8003b3c:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8003b3e:	2300      	movs	r3, #0
 8003b40:	61fb      	str	r3, [r7, #28]
 8003b42:	e159      	b.n	8003df8 <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8003b44:	2201      	movs	r2, #1
 8003b46:	69fb      	ldr	r3, [r7, #28]
 8003b48:	fa02 f303 	lsl.w	r3, r2, r3
 8003b4c:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8003b4e:	683b      	ldr	r3, [r7, #0]
 8003b50:	681b      	ldr	r3, [r3, #0]
 8003b52:	697a      	ldr	r2, [r7, #20]
 8003b54:	4013      	ands	r3, r2
 8003b56:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8003b58:	693a      	ldr	r2, [r7, #16]
 8003b5a:	697b      	ldr	r3, [r7, #20]
 8003b5c:	429a      	cmp	r2, r3
 8003b5e:	f040 8148 	bne.w	8003df2 <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8003b62:	683b      	ldr	r3, [r7, #0]
 8003b64:	685b      	ldr	r3, [r3, #4]
 8003b66:	f003 0303 	and.w	r3, r3, #3
 8003b6a:	2b01      	cmp	r3, #1
 8003b6c:	d005      	beq.n	8003b7a <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003b6e:	683b      	ldr	r3, [r7, #0]
 8003b70:	685b      	ldr	r3, [r3, #4]
 8003b72:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8003b76:	2b02      	cmp	r3, #2
 8003b78:	d130      	bne.n	8003bdc <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8003b7a:	687b      	ldr	r3, [r7, #4]
 8003b7c:	689b      	ldr	r3, [r3, #8]
 8003b7e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8003b80:	69fb      	ldr	r3, [r7, #28]
 8003b82:	005b      	lsls	r3, r3, #1
 8003b84:	2203      	movs	r2, #3
 8003b86:	fa02 f303 	lsl.w	r3, r2, r3
 8003b8a:	43db      	mvns	r3, r3
 8003b8c:	69ba      	ldr	r2, [r7, #24]
 8003b8e:	4013      	ands	r3, r2
 8003b90:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8003b92:	683b      	ldr	r3, [r7, #0]
 8003b94:	68da      	ldr	r2, [r3, #12]
 8003b96:	69fb      	ldr	r3, [r7, #28]
 8003b98:	005b      	lsls	r3, r3, #1
 8003b9a:	fa02 f303 	lsl.w	r3, r2, r3
 8003b9e:	69ba      	ldr	r2, [r7, #24]
 8003ba0:	4313      	orrs	r3, r2
 8003ba2:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8003ba4:	687b      	ldr	r3, [r7, #4]
 8003ba6:	69ba      	ldr	r2, [r7, #24]
 8003ba8:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8003baa:	687b      	ldr	r3, [r7, #4]
 8003bac:	685b      	ldr	r3, [r3, #4]
 8003bae:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8003bb0:	2201      	movs	r2, #1
 8003bb2:	69fb      	ldr	r3, [r7, #28]
 8003bb4:	fa02 f303 	lsl.w	r3, r2, r3
 8003bb8:	43db      	mvns	r3, r3
 8003bba:	69ba      	ldr	r2, [r7, #24]
 8003bbc:	4013      	ands	r3, r2
 8003bbe:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8003bc0:	683b      	ldr	r3, [r7, #0]
 8003bc2:	685b      	ldr	r3, [r3, #4]
 8003bc4:	091b      	lsrs	r3, r3, #4
 8003bc6:	f003 0201 	and.w	r2, r3, #1
 8003bca:	69fb      	ldr	r3, [r7, #28]
 8003bcc:	fa02 f303 	lsl.w	r3, r2, r3
 8003bd0:	69ba      	ldr	r2, [r7, #24]
 8003bd2:	4313      	orrs	r3, r2
 8003bd4:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8003bd6:	687b      	ldr	r3, [r7, #4]
 8003bd8:	69ba      	ldr	r2, [r7, #24]
 8003bda:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8003bdc:	683b      	ldr	r3, [r7, #0]
 8003bde:	685b      	ldr	r3, [r3, #4]
 8003be0:	f003 0303 	and.w	r3, r3, #3
 8003be4:	2b03      	cmp	r3, #3
 8003be6:	d017      	beq.n	8003c18 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8003be8:	687b      	ldr	r3, [r7, #4]
 8003bea:	68db      	ldr	r3, [r3, #12]
 8003bec:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8003bee:	69fb      	ldr	r3, [r7, #28]
 8003bf0:	005b      	lsls	r3, r3, #1
 8003bf2:	2203      	movs	r2, #3
 8003bf4:	fa02 f303 	lsl.w	r3, r2, r3
 8003bf8:	43db      	mvns	r3, r3
 8003bfa:	69ba      	ldr	r2, [r7, #24]
 8003bfc:	4013      	ands	r3, r2
 8003bfe:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8003c00:	683b      	ldr	r3, [r7, #0]
 8003c02:	689a      	ldr	r2, [r3, #8]
 8003c04:	69fb      	ldr	r3, [r7, #28]
 8003c06:	005b      	lsls	r3, r3, #1
 8003c08:	fa02 f303 	lsl.w	r3, r2, r3
 8003c0c:	69ba      	ldr	r2, [r7, #24]
 8003c0e:	4313      	orrs	r3, r2
 8003c10:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8003c12:	687b      	ldr	r3, [r7, #4]
 8003c14:	69ba      	ldr	r2, [r7, #24]
 8003c16:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003c18:	683b      	ldr	r3, [r7, #0]
 8003c1a:	685b      	ldr	r3, [r3, #4]
 8003c1c:	f003 0303 	and.w	r3, r3, #3
 8003c20:	2b02      	cmp	r3, #2
 8003c22:	d123      	bne.n	8003c6c <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8003c24:	69fb      	ldr	r3, [r7, #28]
 8003c26:	08da      	lsrs	r2, r3, #3
 8003c28:	687b      	ldr	r3, [r7, #4]
 8003c2a:	3208      	adds	r2, #8
 8003c2c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003c30:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8003c32:	69fb      	ldr	r3, [r7, #28]
 8003c34:	f003 0307 	and.w	r3, r3, #7
 8003c38:	009b      	lsls	r3, r3, #2
 8003c3a:	220f      	movs	r2, #15
 8003c3c:	fa02 f303 	lsl.w	r3, r2, r3
 8003c40:	43db      	mvns	r3, r3
 8003c42:	69ba      	ldr	r2, [r7, #24]
 8003c44:	4013      	ands	r3, r2
 8003c46:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8003c48:	683b      	ldr	r3, [r7, #0]
 8003c4a:	691a      	ldr	r2, [r3, #16]
 8003c4c:	69fb      	ldr	r3, [r7, #28]
 8003c4e:	f003 0307 	and.w	r3, r3, #7
 8003c52:	009b      	lsls	r3, r3, #2
 8003c54:	fa02 f303 	lsl.w	r3, r2, r3
 8003c58:	69ba      	ldr	r2, [r7, #24]
 8003c5a:	4313      	orrs	r3, r2
 8003c5c:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8003c5e:	69fb      	ldr	r3, [r7, #28]
 8003c60:	08da      	lsrs	r2, r3, #3
 8003c62:	687b      	ldr	r3, [r7, #4]
 8003c64:	3208      	adds	r2, #8
 8003c66:	69b9      	ldr	r1, [r7, #24]
 8003c68:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8003c6c:	687b      	ldr	r3, [r7, #4]
 8003c6e:	681b      	ldr	r3, [r3, #0]
 8003c70:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8003c72:	69fb      	ldr	r3, [r7, #28]
 8003c74:	005b      	lsls	r3, r3, #1
 8003c76:	2203      	movs	r2, #3
 8003c78:	fa02 f303 	lsl.w	r3, r2, r3
 8003c7c:	43db      	mvns	r3, r3
 8003c7e:	69ba      	ldr	r2, [r7, #24]
 8003c80:	4013      	ands	r3, r2
 8003c82:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8003c84:	683b      	ldr	r3, [r7, #0]
 8003c86:	685b      	ldr	r3, [r3, #4]
 8003c88:	f003 0203 	and.w	r2, r3, #3
 8003c8c:	69fb      	ldr	r3, [r7, #28]
 8003c8e:	005b      	lsls	r3, r3, #1
 8003c90:	fa02 f303 	lsl.w	r3, r2, r3
 8003c94:	69ba      	ldr	r2, [r7, #24]
 8003c96:	4313      	orrs	r3, r2
 8003c98:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8003c9a:	687b      	ldr	r3, [r7, #4]
 8003c9c:	69ba      	ldr	r2, [r7, #24]
 8003c9e:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8003ca0:	683b      	ldr	r3, [r7, #0]
 8003ca2:	685b      	ldr	r3, [r3, #4]
 8003ca4:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8003ca8:	2b00      	cmp	r3, #0
 8003caa:	f000 80a2 	beq.w	8003df2 <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003cae:	2300      	movs	r3, #0
 8003cb0:	60fb      	str	r3, [r7, #12]
 8003cb2:	4b57      	ldr	r3, [pc, #348]	; (8003e10 <HAL_GPIO_Init+0x2e8>)
 8003cb4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003cb6:	4a56      	ldr	r2, [pc, #344]	; (8003e10 <HAL_GPIO_Init+0x2e8>)
 8003cb8:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8003cbc:	6453      	str	r3, [r2, #68]	; 0x44
 8003cbe:	4b54      	ldr	r3, [pc, #336]	; (8003e10 <HAL_GPIO_Init+0x2e8>)
 8003cc0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003cc2:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8003cc6:	60fb      	str	r3, [r7, #12]
 8003cc8:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8003cca:	4a52      	ldr	r2, [pc, #328]	; (8003e14 <HAL_GPIO_Init+0x2ec>)
 8003ccc:	69fb      	ldr	r3, [r7, #28]
 8003cce:	089b      	lsrs	r3, r3, #2
 8003cd0:	3302      	adds	r3, #2
 8003cd2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003cd6:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8003cd8:	69fb      	ldr	r3, [r7, #28]
 8003cda:	f003 0303 	and.w	r3, r3, #3
 8003cde:	009b      	lsls	r3, r3, #2
 8003ce0:	220f      	movs	r2, #15
 8003ce2:	fa02 f303 	lsl.w	r3, r2, r3
 8003ce6:	43db      	mvns	r3, r3
 8003ce8:	69ba      	ldr	r2, [r7, #24]
 8003cea:	4013      	ands	r3, r2
 8003cec:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8003cee:	687b      	ldr	r3, [r7, #4]
 8003cf0:	4a49      	ldr	r2, [pc, #292]	; (8003e18 <HAL_GPIO_Init+0x2f0>)
 8003cf2:	4293      	cmp	r3, r2
 8003cf4:	d019      	beq.n	8003d2a <HAL_GPIO_Init+0x202>
 8003cf6:	687b      	ldr	r3, [r7, #4]
 8003cf8:	4a48      	ldr	r2, [pc, #288]	; (8003e1c <HAL_GPIO_Init+0x2f4>)
 8003cfa:	4293      	cmp	r3, r2
 8003cfc:	d013      	beq.n	8003d26 <HAL_GPIO_Init+0x1fe>
 8003cfe:	687b      	ldr	r3, [r7, #4]
 8003d00:	4a47      	ldr	r2, [pc, #284]	; (8003e20 <HAL_GPIO_Init+0x2f8>)
 8003d02:	4293      	cmp	r3, r2
 8003d04:	d00d      	beq.n	8003d22 <HAL_GPIO_Init+0x1fa>
 8003d06:	687b      	ldr	r3, [r7, #4]
 8003d08:	4a46      	ldr	r2, [pc, #280]	; (8003e24 <HAL_GPIO_Init+0x2fc>)
 8003d0a:	4293      	cmp	r3, r2
 8003d0c:	d007      	beq.n	8003d1e <HAL_GPIO_Init+0x1f6>
 8003d0e:	687b      	ldr	r3, [r7, #4]
 8003d10:	4a45      	ldr	r2, [pc, #276]	; (8003e28 <HAL_GPIO_Init+0x300>)
 8003d12:	4293      	cmp	r3, r2
 8003d14:	d101      	bne.n	8003d1a <HAL_GPIO_Init+0x1f2>
 8003d16:	2304      	movs	r3, #4
 8003d18:	e008      	b.n	8003d2c <HAL_GPIO_Init+0x204>
 8003d1a:	2307      	movs	r3, #7
 8003d1c:	e006      	b.n	8003d2c <HAL_GPIO_Init+0x204>
 8003d1e:	2303      	movs	r3, #3
 8003d20:	e004      	b.n	8003d2c <HAL_GPIO_Init+0x204>
 8003d22:	2302      	movs	r3, #2
 8003d24:	e002      	b.n	8003d2c <HAL_GPIO_Init+0x204>
 8003d26:	2301      	movs	r3, #1
 8003d28:	e000      	b.n	8003d2c <HAL_GPIO_Init+0x204>
 8003d2a:	2300      	movs	r3, #0
 8003d2c:	69fa      	ldr	r2, [r7, #28]
 8003d2e:	f002 0203 	and.w	r2, r2, #3
 8003d32:	0092      	lsls	r2, r2, #2
 8003d34:	4093      	lsls	r3, r2
 8003d36:	69ba      	ldr	r2, [r7, #24]
 8003d38:	4313      	orrs	r3, r2
 8003d3a:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8003d3c:	4935      	ldr	r1, [pc, #212]	; (8003e14 <HAL_GPIO_Init+0x2ec>)
 8003d3e:	69fb      	ldr	r3, [r7, #28]
 8003d40:	089b      	lsrs	r3, r3, #2
 8003d42:	3302      	adds	r3, #2
 8003d44:	69ba      	ldr	r2, [r7, #24]
 8003d46:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8003d4a:	4b38      	ldr	r3, [pc, #224]	; (8003e2c <HAL_GPIO_Init+0x304>)
 8003d4c:	689b      	ldr	r3, [r3, #8]
 8003d4e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003d50:	693b      	ldr	r3, [r7, #16]
 8003d52:	43db      	mvns	r3, r3
 8003d54:	69ba      	ldr	r2, [r7, #24]
 8003d56:	4013      	ands	r3, r2
 8003d58:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8003d5a:	683b      	ldr	r3, [r7, #0]
 8003d5c:	685b      	ldr	r3, [r3, #4]
 8003d5e:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8003d62:	2b00      	cmp	r3, #0
 8003d64:	d003      	beq.n	8003d6e <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 8003d66:	69ba      	ldr	r2, [r7, #24]
 8003d68:	693b      	ldr	r3, [r7, #16]
 8003d6a:	4313      	orrs	r3, r2
 8003d6c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8003d6e:	4a2f      	ldr	r2, [pc, #188]	; (8003e2c <HAL_GPIO_Init+0x304>)
 8003d70:	69bb      	ldr	r3, [r7, #24]
 8003d72:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8003d74:	4b2d      	ldr	r3, [pc, #180]	; (8003e2c <HAL_GPIO_Init+0x304>)
 8003d76:	68db      	ldr	r3, [r3, #12]
 8003d78:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003d7a:	693b      	ldr	r3, [r7, #16]
 8003d7c:	43db      	mvns	r3, r3
 8003d7e:	69ba      	ldr	r2, [r7, #24]
 8003d80:	4013      	ands	r3, r2
 8003d82:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8003d84:	683b      	ldr	r3, [r7, #0]
 8003d86:	685b      	ldr	r3, [r3, #4]
 8003d88:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8003d8c:	2b00      	cmp	r3, #0
 8003d8e:	d003      	beq.n	8003d98 <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 8003d90:	69ba      	ldr	r2, [r7, #24]
 8003d92:	693b      	ldr	r3, [r7, #16]
 8003d94:	4313      	orrs	r3, r2
 8003d96:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8003d98:	4a24      	ldr	r2, [pc, #144]	; (8003e2c <HAL_GPIO_Init+0x304>)
 8003d9a:	69bb      	ldr	r3, [r7, #24]
 8003d9c:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8003d9e:	4b23      	ldr	r3, [pc, #140]	; (8003e2c <HAL_GPIO_Init+0x304>)
 8003da0:	685b      	ldr	r3, [r3, #4]
 8003da2:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003da4:	693b      	ldr	r3, [r7, #16]
 8003da6:	43db      	mvns	r3, r3
 8003da8:	69ba      	ldr	r2, [r7, #24]
 8003daa:	4013      	ands	r3, r2
 8003dac:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8003dae:	683b      	ldr	r3, [r7, #0]
 8003db0:	685b      	ldr	r3, [r3, #4]
 8003db2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003db6:	2b00      	cmp	r3, #0
 8003db8:	d003      	beq.n	8003dc2 <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 8003dba:	69ba      	ldr	r2, [r7, #24]
 8003dbc:	693b      	ldr	r3, [r7, #16]
 8003dbe:	4313      	orrs	r3, r2
 8003dc0:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8003dc2:	4a1a      	ldr	r2, [pc, #104]	; (8003e2c <HAL_GPIO_Init+0x304>)
 8003dc4:	69bb      	ldr	r3, [r7, #24]
 8003dc6:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8003dc8:	4b18      	ldr	r3, [pc, #96]	; (8003e2c <HAL_GPIO_Init+0x304>)
 8003dca:	681b      	ldr	r3, [r3, #0]
 8003dcc:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003dce:	693b      	ldr	r3, [r7, #16]
 8003dd0:	43db      	mvns	r3, r3
 8003dd2:	69ba      	ldr	r2, [r7, #24]
 8003dd4:	4013      	ands	r3, r2
 8003dd6:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8003dd8:	683b      	ldr	r3, [r7, #0]
 8003dda:	685b      	ldr	r3, [r3, #4]
 8003ddc:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003de0:	2b00      	cmp	r3, #0
 8003de2:	d003      	beq.n	8003dec <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 8003de4:	69ba      	ldr	r2, [r7, #24]
 8003de6:	693b      	ldr	r3, [r7, #16]
 8003de8:	4313      	orrs	r3, r2
 8003dea:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8003dec:	4a0f      	ldr	r2, [pc, #60]	; (8003e2c <HAL_GPIO_Init+0x304>)
 8003dee:	69bb      	ldr	r3, [r7, #24]
 8003df0:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8003df2:	69fb      	ldr	r3, [r7, #28]
 8003df4:	3301      	adds	r3, #1
 8003df6:	61fb      	str	r3, [r7, #28]
 8003df8:	69fb      	ldr	r3, [r7, #28]
 8003dfa:	2b0f      	cmp	r3, #15
 8003dfc:	f67f aea2 	bls.w	8003b44 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8003e00:	bf00      	nop
 8003e02:	bf00      	nop
 8003e04:	3724      	adds	r7, #36	; 0x24
 8003e06:	46bd      	mov	sp, r7
 8003e08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e0c:	4770      	bx	lr
 8003e0e:	bf00      	nop
 8003e10:	40023800 	.word	0x40023800
 8003e14:	40013800 	.word	0x40013800
 8003e18:	40020000 	.word	0x40020000
 8003e1c:	40020400 	.word	0x40020400
 8003e20:	40020800 	.word	0x40020800
 8003e24:	40020c00 	.word	0x40020c00
 8003e28:	40021000 	.word	0x40021000
 8003e2c:	40013c00 	.word	0x40013c00

08003e30 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003e30:	b480      	push	{r7}
 8003e32:	b083      	sub	sp, #12
 8003e34:	af00      	add	r7, sp, #0
 8003e36:	6078      	str	r0, [r7, #4]
 8003e38:	460b      	mov	r3, r1
 8003e3a:	807b      	strh	r3, [r7, #2]
 8003e3c:	4613      	mov	r3, r2
 8003e3e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8003e40:	787b      	ldrb	r3, [r7, #1]
 8003e42:	2b00      	cmp	r3, #0
 8003e44:	d003      	beq.n	8003e4e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8003e46:	887a      	ldrh	r2, [r7, #2]
 8003e48:	687b      	ldr	r3, [r7, #4]
 8003e4a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8003e4c:	e003      	b.n	8003e56 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8003e4e:	887b      	ldrh	r3, [r7, #2]
 8003e50:	041a      	lsls	r2, r3, #16
 8003e52:	687b      	ldr	r3, [r7, #4]
 8003e54:	619a      	str	r2, [r3, #24]
}
 8003e56:	bf00      	nop
 8003e58:	370c      	adds	r7, #12
 8003e5a:	46bd      	mov	sp, r7
 8003e5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e60:	4770      	bx	lr

08003e62 <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8003e62:	b480      	push	{r7}
 8003e64:	b085      	sub	sp, #20
 8003e66:	af00      	add	r7, sp, #0
 8003e68:	6078      	str	r0, [r7, #4]
 8003e6a:	460b      	mov	r3, r1
 8003e6c:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8003e6e:	687b      	ldr	r3, [r7, #4]
 8003e70:	695b      	ldr	r3, [r3, #20]
 8003e72:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8003e74:	887a      	ldrh	r2, [r7, #2]
 8003e76:	68fb      	ldr	r3, [r7, #12]
 8003e78:	4013      	ands	r3, r2
 8003e7a:	041a      	lsls	r2, r3, #16
 8003e7c:	68fb      	ldr	r3, [r7, #12]
 8003e7e:	43d9      	mvns	r1, r3
 8003e80:	887b      	ldrh	r3, [r7, #2]
 8003e82:	400b      	ands	r3, r1
 8003e84:	431a      	orrs	r2, r3
 8003e86:	687b      	ldr	r3, [r7, #4]
 8003e88:	619a      	str	r2, [r3, #24]
}
 8003e8a:	bf00      	nop
 8003e8c:	3714      	adds	r7, #20
 8003e8e:	46bd      	mov	sp, r7
 8003e90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e94:	4770      	bx	lr
	...

08003e98 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8003e98:	b580      	push	{r7, lr}
 8003e9a:	b082      	sub	sp, #8
 8003e9c:	af00      	add	r7, sp, #0
 8003e9e:	4603      	mov	r3, r0
 8003ea0:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 8003ea2:	4b08      	ldr	r3, [pc, #32]	; (8003ec4 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8003ea4:	695a      	ldr	r2, [r3, #20]
 8003ea6:	88fb      	ldrh	r3, [r7, #6]
 8003ea8:	4013      	ands	r3, r2
 8003eaa:	2b00      	cmp	r3, #0
 8003eac:	d006      	beq.n	8003ebc <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8003eae:	4a05      	ldr	r2, [pc, #20]	; (8003ec4 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8003eb0:	88fb      	ldrh	r3, [r7, #6]
 8003eb2:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8003eb4:	88fb      	ldrh	r3, [r7, #6]
 8003eb6:	4618      	mov	r0, r3
 8003eb8:	f7fe fa52 	bl	8002360 <HAL_GPIO_EXTI_Callback>
  }
}
 8003ebc:	bf00      	nop
 8003ebe:	3708      	adds	r7, #8
 8003ec0:	46bd      	mov	sp, r7
 8003ec2:	bd80      	pop	{r7, pc}
 8003ec4:	40013c00 	.word	0x40013c00

08003ec8 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003ec8:	b580      	push	{r7, lr}
 8003eca:	b086      	sub	sp, #24
 8003ecc:	af00      	add	r7, sp, #0
 8003ece:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8003ed0:	687b      	ldr	r3, [r7, #4]
 8003ed2:	2b00      	cmp	r3, #0
 8003ed4:	d101      	bne.n	8003eda <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8003ed6:	2301      	movs	r3, #1
 8003ed8:	e267      	b.n	80043aa <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003eda:	687b      	ldr	r3, [r7, #4]
 8003edc:	681b      	ldr	r3, [r3, #0]
 8003ede:	f003 0301 	and.w	r3, r3, #1
 8003ee2:	2b00      	cmp	r3, #0
 8003ee4:	d075      	beq.n	8003fd2 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8003ee6:	4b88      	ldr	r3, [pc, #544]	; (8004108 <HAL_RCC_OscConfig+0x240>)
 8003ee8:	689b      	ldr	r3, [r3, #8]
 8003eea:	f003 030c 	and.w	r3, r3, #12
 8003eee:	2b04      	cmp	r3, #4
 8003ef0:	d00c      	beq.n	8003f0c <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8003ef2:	4b85      	ldr	r3, [pc, #532]	; (8004108 <HAL_RCC_OscConfig+0x240>)
 8003ef4:	689b      	ldr	r3, [r3, #8]
 8003ef6:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8003efa:	2b08      	cmp	r3, #8
 8003efc:	d112      	bne.n	8003f24 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8003efe:	4b82      	ldr	r3, [pc, #520]	; (8004108 <HAL_RCC_OscConfig+0x240>)
 8003f00:	685b      	ldr	r3, [r3, #4]
 8003f02:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003f06:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8003f0a:	d10b      	bne.n	8003f24 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003f0c:	4b7e      	ldr	r3, [pc, #504]	; (8004108 <HAL_RCC_OscConfig+0x240>)
 8003f0e:	681b      	ldr	r3, [r3, #0]
 8003f10:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003f14:	2b00      	cmp	r3, #0
 8003f16:	d05b      	beq.n	8003fd0 <HAL_RCC_OscConfig+0x108>
 8003f18:	687b      	ldr	r3, [r7, #4]
 8003f1a:	685b      	ldr	r3, [r3, #4]
 8003f1c:	2b00      	cmp	r3, #0
 8003f1e:	d157      	bne.n	8003fd0 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8003f20:	2301      	movs	r3, #1
 8003f22:	e242      	b.n	80043aa <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003f24:	687b      	ldr	r3, [r7, #4]
 8003f26:	685b      	ldr	r3, [r3, #4]
 8003f28:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003f2c:	d106      	bne.n	8003f3c <HAL_RCC_OscConfig+0x74>
 8003f2e:	4b76      	ldr	r3, [pc, #472]	; (8004108 <HAL_RCC_OscConfig+0x240>)
 8003f30:	681b      	ldr	r3, [r3, #0]
 8003f32:	4a75      	ldr	r2, [pc, #468]	; (8004108 <HAL_RCC_OscConfig+0x240>)
 8003f34:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003f38:	6013      	str	r3, [r2, #0]
 8003f3a:	e01d      	b.n	8003f78 <HAL_RCC_OscConfig+0xb0>
 8003f3c:	687b      	ldr	r3, [r7, #4]
 8003f3e:	685b      	ldr	r3, [r3, #4]
 8003f40:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8003f44:	d10c      	bne.n	8003f60 <HAL_RCC_OscConfig+0x98>
 8003f46:	4b70      	ldr	r3, [pc, #448]	; (8004108 <HAL_RCC_OscConfig+0x240>)
 8003f48:	681b      	ldr	r3, [r3, #0]
 8003f4a:	4a6f      	ldr	r2, [pc, #444]	; (8004108 <HAL_RCC_OscConfig+0x240>)
 8003f4c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8003f50:	6013      	str	r3, [r2, #0]
 8003f52:	4b6d      	ldr	r3, [pc, #436]	; (8004108 <HAL_RCC_OscConfig+0x240>)
 8003f54:	681b      	ldr	r3, [r3, #0]
 8003f56:	4a6c      	ldr	r2, [pc, #432]	; (8004108 <HAL_RCC_OscConfig+0x240>)
 8003f58:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003f5c:	6013      	str	r3, [r2, #0]
 8003f5e:	e00b      	b.n	8003f78 <HAL_RCC_OscConfig+0xb0>
 8003f60:	4b69      	ldr	r3, [pc, #420]	; (8004108 <HAL_RCC_OscConfig+0x240>)
 8003f62:	681b      	ldr	r3, [r3, #0]
 8003f64:	4a68      	ldr	r2, [pc, #416]	; (8004108 <HAL_RCC_OscConfig+0x240>)
 8003f66:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003f6a:	6013      	str	r3, [r2, #0]
 8003f6c:	4b66      	ldr	r3, [pc, #408]	; (8004108 <HAL_RCC_OscConfig+0x240>)
 8003f6e:	681b      	ldr	r3, [r3, #0]
 8003f70:	4a65      	ldr	r2, [pc, #404]	; (8004108 <HAL_RCC_OscConfig+0x240>)
 8003f72:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8003f76:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8003f78:	687b      	ldr	r3, [r7, #4]
 8003f7a:	685b      	ldr	r3, [r3, #4]
 8003f7c:	2b00      	cmp	r3, #0
 8003f7e:	d013      	beq.n	8003fa8 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003f80:	f7fe fd2e 	bl	80029e0 <HAL_GetTick>
 8003f84:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003f86:	e008      	b.n	8003f9a <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8003f88:	f7fe fd2a 	bl	80029e0 <HAL_GetTick>
 8003f8c:	4602      	mov	r2, r0
 8003f8e:	693b      	ldr	r3, [r7, #16]
 8003f90:	1ad3      	subs	r3, r2, r3
 8003f92:	2b64      	cmp	r3, #100	; 0x64
 8003f94:	d901      	bls.n	8003f9a <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8003f96:	2303      	movs	r3, #3
 8003f98:	e207      	b.n	80043aa <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003f9a:	4b5b      	ldr	r3, [pc, #364]	; (8004108 <HAL_RCC_OscConfig+0x240>)
 8003f9c:	681b      	ldr	r3, [r3, #0]
 8003f9e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003fa2:	2b00      	cmp	r3, #0
 8003fa4:	d0f0      	beq.n	8003f88 <HAL_RCC_OscConfig+0xc0>
 8003fa6:	e014      	b.n	8003fd2 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003fa8:	f7fe fd1a 	bl	80029e0 <HAL_GetTick>
 8003fac:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003fae:	e008      	b.n	8003fc2 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8003fb0:	f7fe fd16 	bl	80029e0 <HAL_GetTick>
 8003fb4:	4602      	mov	r2, r0
 8003fb6:	693b      	ldr	r3, [r7, #16]
 8003fb8:	1ad3      	subs	r3, r2, r3
 8003fba:	2b64      	cmp	r3, #100	; 0x64
 8003fbc:	d901      	bls.n	8003fc2 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8003fbe:	2303      	movs	r3, #3
 8003fc0:	e1f3      	b.n	80043aa <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003fc2:	4b51      	ldr	r3, [pc, #324]	; (8004108 <HAL_RCC_OscConfig+0x240>)
 8003fc4:	681b      	ldr	r3, [r3, #0]
 8003fc6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003fca:	2b00      	cmp	r3, #0
 8003fcc:	d1f0      	bne.n	8003fb0 <HAL_RCC_OscConfig+0xe8>
 8003fce:	e000      	b.n	8003fd2 <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003fd0:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003fd2:	687b      	ldr	r3, [r7, #4]
 8003fd4:	681b      	ldr	r3, [r3, #0]
 8003fd6:	f003 0302 	and.w	r3, r3, #2
 8003fda:	2b00      	cmp	r3, #0
 8003fdc:	d063      	beq.n	80040a6 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8003fde:	4b4a      	ldr	r3, [pc, #296]	; (8004108 <HAL_RCC_OscConfig+0x240>)
 8003fe0:	689b      	ldr	r3, [r3, #8]
 8003fe2:	f003 030c 	and.w	r3, r3, #12
 8003fe6:	2b00      	cmp	r3, #0
 8003fe8:	d00b      	beq.n	8004002 <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8003fea:	4b47      	ldr	r3, [pc, #284]	; (8004108 <HAL_RCC_OscConfig+0x240>)
 8003fec:	689b      	ldr	r3, [r3, #8]
 8003fee:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8003ff2:	2b08      	cmp	r3, #8
 8003ff4:	d11c      	bne.n	8004030 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8003ff6:	4b44      	ldr	r3, [pc, #272]	; (8004108 <HAL_RCC_OscConfig+0x240>)
 8003ff8:	685b      	ldr	r3, [r3, #4]
 8003ffa:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003ffe:	2b00      	cmp	r3, #0
 8004000:	d116      	bne.n	8004030 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004002:	4b41      	ldr	r3, [pc, #260]	; (8004108 <HAL_RCC_OscConfig+0x240>)
 8004004:	681b      	ldr	r3, [r3, #0]
 8004006:	f003 0302 	and.w	r3, r3, #2
 800400a:	2b00      	cmp	r3, #0
 800400c:	d005      	beq.n	800401a <HAL_RCC_OscConfig+0x152>
 800400e:	687b      	ldr	r3, [r7, #4]
 8004010:	68db      	ldr	r3, [r3, #12]
 8004012:	2b01      	cmp	r3, #1
 8004014:	d001      	beq.n	800401a <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8004016:	2301      	movs	r3, #1
 8004018:	e1c7      	b.n	80043aa <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800401a:	4b3b      	ldr	r3, [pc, #236]	; (8004108 <HAL_RCC_OscConfig+0x240>)
 800401c:	681b      	ldr	r3, [r3, #0]
 800401e:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8004022:	687b      	ldr	r3, [r7, #4]
 8004024:	691b      	ldr	r3, [r3, #16]
 8004026:	00db      	lsls	r3, r3, #3
 8004028:	4937      	ldr	r1, [pc, #220]	; (8004108 <HAL_RCC_OscConfig+0x240>)
 800402a:	4313      	orrs	r3, r2
 800402c:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800402e:	e03a      	b.n	80040a6 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8004030:	687b      	ldr	r3, [r7, #4]
 8004032:	68db      	ldr	r3, [r3, #12]
 8004034:	2b00      	cmp	r3, #0
 8004036:	d020      	beq.n	800407a <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8004038:	4b34      	ldr	r3, [pc, #208]	; (800410c <HAL_RCC_OscConfig+0x244>)
 800403a:	2201      	movs	r2, #1
 800403c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800403e:	f7fe fccf 	bl	80029e0 <HAL_GetTick>
 8004042:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004044:	e008      	b.n	8004058 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8004046:	f7fe fccb 	bl	80029e0 <HAL_GetTick>
 800404a:	4602      	mov	r2, r0
 800404c:	693b      	ldr	r3, [r7, #16]
 800404e:	1ad3      	subs	r3, r2, r3
 8004050:	2b02      	cmp	r3, #2
 8004052:	d901      	bls.n	8004058 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8004054:	2303      	movs	r3, #3
 8004056:	e1a8      	b.n	80043aa <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004058:	4b2b      	ldr	r3, [pc, #172]	; (8004108 <HAL_RCC_OscConfig+0x240>)
 800405a:	681b      	ldr	r3, [r3, #0]
 800405c:	f003 0302 	and.w	r3, r3, #2
 8004060:	2b00      	cmp	r3, #0
 8004062:	d0f0      	beq.n	8004046 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004064:	4b28      	ldr	r3, [pc, #160]	; (8004108 <HAL_RCC_OscConfig+0x240>)
 8004066:	681b      	ldr	r3, [r3, #0]
 8004068:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800406c:	687b      	ldr	r3, [r7, #4]
 800406e:	691b      	ldr	r3, [r3, #16]
 8004070:	00db      	lsls	r3, r3, #3
 8004072:	4925      	ldr	r1, [pc, #148]	; (8004108 <HAL_RCC_OscConfig+0x240>)
 8004074:	4313      	orrs	r3, r2
 8004076:	600b      	str	r3, [r1, #0]
 8004078:	e015      	b.n	80040a6 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800407a:	4b24      	ldr	r3, [pc, #144]	; (800410c <HAL_RCC_OscConfig+0x244>)
 800407c:	2200      	movs	r2, #0
 800407e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004080:	f7fe fcae 	bl	80029e0 <HAL_GetTick>
 8004084:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004086:	e008      	b.n	800409a <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8004088:	f7fe fcaa 	bl	80029e0 <HAL_GetTick>
 800408c:	4602      	mov	r2, r0
 800408e:	693b      	ldr	r3, [r7, #16]
 8004090:	1ad3      	subs	r3, r2, r3
 8004092:	2b02      	cmp	r3, #2
 8004094:	d901      	bls.n	800409a <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8004096:	2303      	movs	r3, #3
 8004098:	e187      	b.n	80043aa <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800409a:	4b1b      	ldr	r3, [pc, #108]	; (8004108 <HAL_RCC_OscConfig+0x240>)
 800409c:	681b      	ldr	r3, [r3, #0]
 800409e:	f003 0302 	and.w	r3, r3, #2
 80040a2:	2b00      	cmp	r3, #0
 80040a4:	d1f0      	bne.n	8004088 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80040a6:	687b      	ldr	r3, [r7, #4]
 80040a8:	681b      	ldr	r3, [r3, #0]
 80040aa:	f003 0308 	and.w	r3, r3, #8
 80040ae:	2b00      	cmp	r3, #0
 80040b0:	d036      	beq.n	8004120 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 80040b2:	687b      	ldr	r3, [r7, #4]
 80040b4:	695b      	ldr	r3, [r3, #20]
 80040b6:	2b00      	cmp	r3, #0
 80040b8:	d016      	beq.n	80040e8 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80040ba:	4b15      	ldr	r3, [pc, #84]	; (8004110 <HAL_RCC_OscConfig+0x248>)
 80040bc:	2201      	movs	r2, #1
 80040be:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80040c0:	f7fe fc8e 	bl	80029e0 <HAL_GetTick>
 80040c4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80040c6:	e008      	b.n	80040da <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80040c8:	f7fe fc8a 	bl	80029e0 <HAL_GetTick>
 80040cc:	4602      	mov	r2, r0
 80040ce:	693b      	ldr	r3, [r7, #16]
 80040d0:	1ad3      	subs	r3, r2, r3
 80040d2:	2b02      	cmp	r3, #2
 80040d4:	d901      	bls.n	80040da <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 80040d6:	2303      	movs	r3, #3
 80040d8:	e167      	b.n	80043aa <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80040da:	4b0b      	ldr	r3, [pc, #44]	; (8004108 <HAL_RCC_OscConfig+0x240>)
 80040dc:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80040de:	f003 0302 	and.w	r3, r3, #2
 80040e2:	2b00      	cmp	r3, #0
 80040e4:	d0f0      	beq.n	80040c8 <HAL_RCC_OscConfig+0x200>
 80040e6:	e01b      	b.n	8004120 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80040e8:	4b09      	ldr	r3, [pc, #36]	; (8004110 <HAL_RCC_OscConfig+0x248>)
 80040ea:	2200      	movs	r2, #0
 80040ec:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80040ee:	f7fe fc77 	bl	80029e0 <HAL_GetTick>
 80040f2:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80040f4:	e00e      	b.n	8004114 <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80040f6:	f7fe fc73 	bl	80029e0 <HAL_GetTick>
 80040fa:	4602      	mov	r2, r0
 80040fc:	693b      	ldr	r3, [r7, #16]
 80040fe:	1ad3      	subs	r3, r2, r3
 8004100:	2b02      	cmp	r3, #2
 8004102:	d907      	bls.n	8004114 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8004104:	2303      	movs	r3, #3
 8004106:	e150      	b.n	80043aa <HAL_RCC_OscConfig+0x4e2>
 8004108:	40023800 	.word	0x40023800
 800410c:	42470000 	.word	0x42470000
 8004110:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004114:	4b88      	ldr	r3, [pc, #544]	; (8004338 <HAL_RCC_OscConfig+0x470>)
 8004116:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004118:	f003 0302 	and.w	r3, r3, #2
 800411c:	2b00      	cmp	r3, #0
 800411e:	d1ea      	bne.n	80040f6 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004120:	687b      	ldr	r3, [r7, #4]
 8004122:	681b      	ldr	r3, [r3, #0]
 8004124:	f003 0304 	and.w	r3, r3, #4
 8004128:	2b00      	cmp	r3, #0
 800412a:	f000 8097 	beq.w	800425c <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 800412e:	2300      	movs	r3, #0
 8004130:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004132:	4b81      	ldr	r3, [pc, #516]	; (8004338 <HAL_RCC_OscConfig+0x470>)
 8004134:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004136:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800413a:	2b00      	cmp	r3, #0
 800413c:	d10f      	bne.n	800415e <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800413e:	2300      	movs	r3, #0
 8004140:	60bb      	str	r3, [r7, #8]
 8004142:	4b7d      	ldr	r3, [pc, #500]	; (8004338 <HAL_RCC_OscConfig+0x470>)
 8004144:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004146:	4a7c      	ldr	r2, [pc, #496]	; (8004338 <HAL_RCC_OscConfig+0x470>)
 8004148:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800414c:	6413      	str	r3, [r2, #64]	; 0x40
 800414e:	4b7a      	ldr	r3, [pc, #488]	; (8004338 <HAL_RCC_OscConfig+0x470>)
 8004150:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004152:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004156:	60bb      	str	r3, [r7, #8]
 8004158:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800415a:	2301      	movs	r3, #1
 800415c:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800415e:	4b77      	ldr	r3, [pc, #476]	; (800433c <HAL_RCC_OscConfig+0x474>)
 8004160:	681b      	ldr	r3, [r3, #0]
 8004162:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004166:	2b00      	cmp	r3, #0
 8004168:	d118      	bne.n	800419c <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800416a:	4b74      	ldr	r3, [pc, #464]	; (800433c <HAL_RCC_OscConfig+0x474>)
 800416c:	681b      	ldr	r3, [r3, #0]
 800416e:	4a73      	ldr	r2, [pc, #460]	; (800433c <HAL_RCC_OscConfig+0x474>)
 8004170:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004174:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004176:	f7fe fc33 	bl	80029e0 <HAL_GetTick>
 800417a:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800417c:	e008      	b.n	8004190 <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800417e:	f7fe fc2f 	bl	80029e0 <HAL_GetTick>
 8004182:	4602      	mov	r2, r0
 8004184:	693b      	ldr	r3, [r7, #16]
 8004186:	1ad3      	subs	r3, r2, r3
 8004188:	2b02      	cmp	r3, #2
 800418a:	d901      	bls.n	8004190 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 800418c:	2303      	movs	r3, #3
 800418e:	e10c      	b.n	80043aa <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004190:	4b6a      	ldr	r3, [pc, #424]	; (800433c <HAL_RCC_OscConfig+0x474>)
 8004192:	681b      	ldr	r3, [r3, #0]
 8004194:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004198:	2b00      	cmp	r3, #0
 800419a:	d0f0      	beq.n	800417e <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800419c:	687b      	ldr	r3, [r7, #4]
 800419e:	689b      	ldr	r3, [r3, #8]
 80041a0:	2b01      	cmp	r3, #1
 80041a2:	d106      	bne.n	80041b2 <HAL_RCC_OscConfig+0x2ea>
 80041a4:	4b64      	ldr	r3, [pc, #400]	; (8004338 <HAL_RCC_OscConfig+0x470>)
 80041a6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80041a8:	4a63      	ldr	r2, [pc, #396]	; (8004338 <HAL_RCC_OscConfig+0x470>)
 80041aa:	f043 0301 	orr.w	r3, r3, #1
 80041ae:	6713      	str	r3, [r2, #112]	; 0x70
 80041b0:	e01c      	b.n	80041ec <HAL_RCC_OscConfig+0x324>
 80041b2:	687b      	ldr	r3, [r7, #4]
 80041b4:	689b      	ldr	r3, [r3, #8]
 80041b6:	2b05      	cmp	r3, #5
 80041b8:	d10c      	bne.n	80041d4 <HAL_RCC_OscConfig+0x30c>
 80041ba:	4b5f      	ldr	r3, [pc, #380]	; (8004338 <HAL_RCC_OscConfig+0x470>)
 80041bc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80041be:	4a5e      	ldr	r2, [pc, #376]	; (8004338 <HAL_RCC_OscConfig+0x470>)
 80041c0:	f043 0304 	orr.w	r3, r3, #4
 80041c4:	6713      	str	r3, [r2, #112]	; 0x70
 80041c6:	4b5c      	ldr	r3, [pc, #368]	; (8004338 <HAL_RCC_OscConfig+0x470>)
 80041c8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80041ca:	4a5b      	ldr	r2, [pc, #364]	; (8004338 <HAL_RCC_OscConfig+0x470>)
 80041cc:	f043 0301 	orr.w	r3, r3, #1
 80041d0:	6713      	str	r3, [r2, #112]	; 0x70
 80041d2:	e00b      	b.n	80041ec <HAL_RCC_OscConfig+0x324>
 80041d4:	4b58      	ldr	r3, [pc, #352]	; (8004338 <HAL_RCC_OscConfig+0x470>)
 80041d6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80041d8:	4a57      	ldr	r2, [pc, #348]	; (8004338 <HAL_RCC_OscConfig+0x470>)
 80041da:	f023 0301 	bic.w	r3, r3, #1
 80041de:	6713      	str	r3, [r2, #112]	; 0x70
 80041e0:	4b55      	ldr	r3, [pc, #340]	; (8004338 <HAL_RCC_OscConfig+0x470>)
 80041e2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80041e4:	4a54      	ldr	r2, [pc, #336]	; (8004338 <HAL_RCC_OscConfig+0x470>)
 80041e6:	f023 0304 	bic.w	r3, r3, #4
 80041ea:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80041ec:	687b      	ldr	r3, [r7, #4]
 80041ee:	689b      	ldr	r3, [r3, #8]
 80041f0:	2b00      	cmp	r3, #0
 80041f2:	d015      	beq.n	8004220 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80041f4:	f7fe fbf4 	bl	80029e0 <HAL_GetTick>
 80041f8:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80041fa:	e00a      	b.n	8004212 <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80041fc:	f7fe fbf0 	bl	80029e0 <HAL_GetTick>
 8004200:	4602      	mov	r2, r0
 8004202:	693b      	ldr	r3, [r7, #16]
 8004204:	1ad3      	subs	r3, r2, r3
 8004206:	f241 3288 	movw	r2, #5000	; 0x1388
 800420a:	4293      	cmp	r3, r2
 800420c:	d901      	bls.n	8004212 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 800420e:	2303      	movs	r3, #3
 8004210:	e0cb      	b.n	80043aa <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004212:	4b49      	ldr	r3, [pc, #292]	; (8004338 <HAL_RCC_OscConfig+0x470>)
 8004214:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004216:	f003 0302 	and.w	r3, r3, #2
 800421a:	2b00      	cmp	r3, #0
 800421c:	d0ee      	beq.n	80041fc <HAL_RCC_OscConfig+0x334>
 800421e:	e014      	b.n	800424a <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004220:	f7fe fbde 	bl	80029e0 <HAL_GetTick>
 8004224:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004226:	e00a      	b.n	800423e <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8004228:	f7fe fbda 	bl	80029e0 <HAL_GetTick>
 800422c:	4602      	mov	r2, r0
 800422e:	693b      	ldr	r3, [r7, #16]
 8004230:	1ad3      	subs	r3, r2, r3
 8004232:	f241 3288 	movw	r2, #5000	; 0x1388
 8004236:	4293      	cmp	r3, r2
 8004238:	d901      	bls.n	800423e <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 800423a:	2303      	movs	r3, #3
 800423c:	e0b5      	b.n	80043aa <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800423e:	4b3e      	ldr	r3, [pc, #248]	; (8004338 <HAL_RCC_OscConfig+0x470>)
 8004240:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004242:	f003 0302 	and.w	r3, r3, #2
 8004246:	2b00      	cmp	r3, #0
 8004248:	d1ee      	bne.n	8004228 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800424a:	7dfb      	ldrb	r3, [r7, #23]
 800424c:	2b01      	cmp	r3, #1
 800424e:	d105      	bne.n	800425c <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004250:	4b39      	ldr	r3, [pc, #228]	; (8004338 <HAL_RCC_OscConfig+0x470>)
 8004252:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004254:	4a38      	ldr	r2, [pc, #224]	; (8004338 <HAL_RCC_OscConfig+0x470>)
 8004256:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800425a:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800425c:	687b      	ldr	r3, [r7, #4]
 800425e:	699b      	ldr	r3, [r3, #24]
 8004260:	2b00      	cmp	r3, #0
 8004262:	f000 80a1 	beq.w	80043a8 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8004266:	4b34      	ldr	r3, [pc, #208]	; (8004338 <HAL_RCC_OscConfig+0x470>)
 8004268:	689b      	ldr	r3, [r3, #8]
 800426a:	f003 030c 	and.w	r3, r3, #12
 800426e:	2b08      	cmp	r3, #8
 8004270:	d05c      	beq.n	800432c <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8004272:	687b      	ldr	r3, [r7, #4]
 8004274:	699b      	ldr	r3, [r3, #24]
 8004276:	2b02      	cmp	r3, #2
 8004278:	d141      	bne.n	80042fe <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800427a:	4b31      	ldr	r3, [pc, #196]	; (8004340 <HAL_RCC_OscConfig+0x478>)
 800427c:	2200      	movs	r2, #0
 800427e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004280:	f7fe fbae 	bl	80029e0 <HAL_GetTick>
 8004284:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004286:	e008      	b.n	800429a <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004288:	f7fe fbaa 	bl	80029e0 <HAL_GetTick>
 800428c:	4602      	mov	r2, r0
 800428e:	693b      	ldr	r3, [r7, #16]
 8004290:	1ad3      	subs	r3, r2, r3
 8004292:	2b02      	cmp	r3, #2
 8004294:	d901      	bls.n	800429a <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8004296:	2303      	movs	r3, #3
 8004298:	e087      	b.n	80043aa <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800429a:	4b27      	ldr	r3, [pc, #156]	; (8004338 <HAL_RCC_OscConfig+0x470>)
 800429c:	681b      	ldr	r3, [r3, #0]
 800429e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80042a2:	2b00      	cmp	r3, #0
 80042a4:	d1f0      	bne.n	8004288 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 80042a6:	687b      	ldr	r3, [r7, #4]
 80042a8:	69da      	ldr	r2, [r3, #28]
 80042aa:	687b      	ldr	r3, [r7, #4]
 80042ac:	6a1b      	ldr	r3, [r3, #32]
 80042ae:	431a      	orrs	r2, r3
 80042b0:	687b      	ldr	r3, [r7, #4]
 80042b2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80042b4:	019b      	lsls	r3, r3, #6
 80042b6:	431a      	orrs	r2, r3
 80042b8:	687b      	ldr	r3, [r7, #4]
 80042ba:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80042bc:	085b      	lsrs	r3, r3, #1
 80042be:	3b01      	subs	r3, #1
 80042c0:	041b      	lsls	r3, r3, #16
 80042c2:	431a      	orrs	r2, r3
 80042c4:	687b      	ldr	r3, [r7, #4]
 80042c6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80042c8:	061b      	lsls	r3, r3, #24
 80042ca:	491b      	ldr	r1, [pc, #108]	; (8004338 <HAL_RCC_OscConfig+0x470>)
 80042cc:	4313      	orrs	r3, r2
 80042ce:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80042d0:	4b1b      	ldr	r3, [pc, #108]	; (8004340 <HAL_RCC_OscConfig+0x478>)
 80042d2:	2201      	movs	r2, #1
 80042d4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80042d6:	f7fe fb83 	bl	80029e0 <HAL_GetTick>
 80042da:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80042dc:	e008      	b.n	80042f0 <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80042de:	f7fe fb7f 	bl	80029e0 <HAL_GetTick>
 80042e2:	4602      	mov	r2, r0
 80042e4:	693b      	ldr	r3, [r7, #16]
 80042e6:	1ad3      	subs	r3, r2, r3
 80042e8:	2b02      	cmp	r3, #2
 80042ea:	d901      	bls.n	80042f0 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 80042ec:	2303      	movs	r3, #3
 80042ee:	e05c      	b.n	80043aa <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80042f0:	4b11      	ldr	r3, [pc, #68]	; (8004338 <HAL_RCC_OscConfig+0x470>)
 80042f2:	681b      	ldr	r3, [r3, #0]
 80042f4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80042f8:	2b00      	cmp	r3, #0
 80042fa:	d0f0      	beq.n	80042de <HAL_RCC_OscConfig+0x416>
 80042fc:	e054      	b.n	80043a8 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80042fe:	4b10      	ldr	r3, [pc, #64]	; (8004340 <HAL_RCC_OscConfig+0x478>)
 8004300:	2200      	movs	r2, #0
 8004302:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004304:	f7fe fb6c 	bl	80029e0 <HAL_GetTick>
 8004308:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800430a:	e008      	b.n	800431e <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800430c:	f7fe fb68 	bl	80029e0 <HAL_GetTick>
 8004310:	4602      	mov	r2, r0
 8004312:	693b      	ldr	r3, [r7, #16]
 8004314:	1ad3      	subs	r3, r2, r3
 8004316:	2b02      	cmp	r3, #2
 8004318:	d901      	bls.n	800431e <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 800431a:	2303      	movs	r3, #3
 800431c:	e045      	b.n	80043aa <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800431e:	4b06      	ldr	r3, [pc, #24]	; (8004338 <HAL_RCC_OscConfig+0x470>)
 8004320:	681b      	ldr	r3, [r3, #0]
 8004322:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004326:	2b00      	cmp	r3, #0
 8004328:	d1f0      	bne.n	800430c <HAL_RCC_OscConfig+0x444>
 800432a:	e03d      	b.n	80043a8 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800432c:	687b      	ldr	r3, [r7, #4]
 800432e:	699b      	ldr	r3, [r3, #24]
 8004330:	2b01      	cmp	r3, #1
 8004332:	d107      	bne.n	8004344 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8004334:	2301      	movs	r3, #1
 8004336:	e038      	b.n	80043aa <HAL_RCC_OscConfig+0x4e2>
 8004338:	40023800 	.word	0x40023800
 800433c:	40007000 	.word	0x40007000
 8004340:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8004344:	4b1b      	ldr	r3, [pc, #108]	; (80043b4 <HAL_RCC_OscConfig+0x4ec>)
 8004346:	685b      	ldr	r3, [r3, #4]
 8004348:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800434a:	687b      	ldr	r3, [r7, #4]
 800434c:	699b      	ldr	r3, [r3, #24]
 800434e:	2b01      	cmp	r3, #1
 8004350:	d028      	beq.n	80043a4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004352:	68fb      	ldr	r3, [r7, #12]
 8004354:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8004358:	687b      	ldr	r3, [r7, #4]
 800435a:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800435c:	429a      	cmp	r2, r3
 800435e:	d121      	bne.n	80043a4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8004360:	68fb      	ldr	r3, [r7, #12]
 8004362:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8004366:	687b      	ldr	r3, [r7, #4]
 8004368:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800436a:	429a      	cmp	r2, r3
 800436c:	d11a      	bne.n	80043a4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800436e:	68fa      	ldr	r2, [r7, #12]
 8004370:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8004374:	4013      	ands	r3, r2
 8004376:	687a      	ldr	r2, [r7, #4]
 8004378:	6a52      	ldr	r2, [r2, #36]	; 0x24
 800437a:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 800437c:	4293      	cmp	r3, r2
 800437e:	d111      	bne.n	80043a4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8004380:	68fb      	ldr	r3, [r7, #12]
 8004382:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8004386:	687b      	ldr	r3, [r7, #4]
 8004388:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800438a:	085b      	lsrs	r3, r3, #1
 800438c:	3b01      	subs	r3, #1
 800438e:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8004390:	429a      	cmp	r2, r3
 8004392:	d107      	bne.n	80043a4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8004394:	68fb      	ldr	r3, [r7, #12]
 8004396:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 800439a:	687b      	ldr	r3, [r7, #4]
 800439c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800439e:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80043a0:	429a      	cmp	r2, r3
 80043a2:	d001      	beq.n	80043a8 <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 80043a4:	2301      	movs	r3, #1
 80043a6:	e000      	b.n	80043aa <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 80043a8:	2300      	movs	r3, #0
}
 80043aa:	4618      	mov	r0, r3
 80043ac:	3718      	adds	r7, #24
 80043ae:	46bd      	mov	sp, r7
 80043b0:	bd80      	pop	{r7, pc}
 80043b2:	bf00      	nop
 80043b4:	40023800 	.word	0x40023800

080043b8 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80043b8:	b580      	push	{r7, lr}
 80043ba:	b084      	sub	sp, #16
 80043bc:	af00      	add	r7, sp, #0
 80043be:	6078      	str	r0, [r7, #4]
 80043c0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80043c2:	687b      	ldr	r3, [r7, #4]
 80043c4:	2b00      	cmp	r3, #0
 80043c6:	d101      	bne.n	80043cc <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80043c8:	2301      	movs	r3, #1
 80043ca:	e0cc      	b.n	8004566 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80043cc:	4b68      	ldr	r3, [pc, #416]	; (8004570 <HAL_RCC_ClockConfig+0x1b8>)
 80043ce:	681b      	ldr	r3, [r3, #0]
 80043d0:	f003 0307 	and.w	r3, r3, #7
 80043d4:	683a      	ldr	r2, [r7, #0]
 80043d6:	429a      	cmp	r2, r3
 80043d8:	d90c      	bls.n	80043f4 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80043da:	4b65      	ldr	r3, [pc, #404]	; (8004570 <HAL_RCC_ClockConfig+0x1b8>)
 80043dc:	683a      	ldr	r2, [r7, #0]
 80043de:	b2d2      	uxtb	r2, r2
 80043e0:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80043e2:	4b63      	ldr	r3, [pc, #396]	; (8004570 <HAL_RCC_ClockConfig+0x1b8>)
 80043e4:	681b      	ldr	r3, [r3, #0]
 80043e6:	f003 0307 	and.w	r3, r3, #7
 80043ea:	683a      	ldr	r2, [r7, #0]
 80043ec:	429a      	cmp	r2, r3
 80043ee:	d001      	beq.n	80043f4 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 80043f0:	2301      	movs	r3, #1
 80043f2:	e0b8      	b.n	8004566 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80043f4:	687b      	ldr	r3, [r7, #4]
 80043f6:	681b      	ldr	r3, [r3, #0]
 80043f8:	f003 0302 	and.w	r3, r3, #2
 80043fc:	2b00      	cmp	r3, #0
 80043fe:	d020      	beq.n	8004442 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004400:	687b      	ldr	r3, [r7, #4]
 8004402:	681b      	ldr	r3, [r3, #0]
 8004404:	f003 0304 	and.w	r3, r3, #4
 8004408:	2b00      	cmp	r3, #0
 800440a:	d005      	beq.n	8004418 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800440c:	4b59      	ldr	r3, [pc, #356]	; (8004574 <HAL_RCC_ClockConfig+0x1bc>)
 800440e:	689b      	ldr	r3, [r3, #8]
 8004410:	4a58      	ldr	r2, [pc, #352]	; (8004574 <HAL_RCC_ClockConfig+0x1bc>)
 8004412:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8004416:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004418:	687b      	ldr	r3, [r7, #4]
 800441a:	681b      	ldr	r3, [r3, #0]
 800441c:	f003 0308 	and.w	r3, r3, #8
 8004420:	2b00      	cmp	r3, #0
 8004422:	d005      	beq.n	8004430 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8004424:	4b53      	ldr	r3, [pc, #332]	; (8004574 <HAL_RCC_ClockConfig+0x1bc>)
 8004426:	689b      	ldr	r3, [r3, #8]
 8004428:	4a52      	ldr	r2, [pc, #328]	; (8004574 <HAL_RCC_ClockConfig+0x1bc>)
 800442a:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 800442e:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004430:	4b50      	ldr	r3, [pc, #320]	; (8004574 <HAL_RCC_ClockConfig+0x1bc>)
 8004432:	689b      	ldr	r3, [r3, #8]
 8004434:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8004438:	687b      	ldr	r3, [r7, #4]
 800443a:	689b      	ldr	r3, [r3, #8]
 800443c:	494d      	ldr	r1, [pc, #308]	; (8004574 <HAL_RCC_ClockConfig+0x1bc>)
 800443e:	4313      	orrs	r3, r2
 8004440:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004442:	687b      	ldr	r3, [r7, #4]
 8004444:	681b      	ldr	r3, [r3, #0]
 8004446:	f003 0301 	and.w	r3, r3, #1
 800444a:	2b00      	cmp	r3, #0
 800444c:	d044      	beq.n	80044d8 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800444e:	687b      	ldr	r3, [r7, #4]
 8004450:	685b      	ldr	r3, [r3, #4]
 8004452:	2b01      	cmp	r3, #1
 8004454:	d107      	bne.n	8004466 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004456:	4b47      	ldr	r3, [pc, #284]	; (8004574 <HAL_RCC_ClockConfig+0x1bc>)
 8004458:	681b      	ldr	r3, [r3, #0]
 800445a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800445e:	2b00      	cmp	r3, #0
 8004460:	d119      	bne.n	8004496 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004462:	2301      	movs	r3, #1
 8004464:	e07f      	b.n	8004566 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8004466:	687b      	ldr	r3, [r7, #4]
 8004468:	685b      	ldr	r3, [r3, #4]
 800446a:	2b02      	cmp	r3, #2
 800446c:	d003      	beq.n	8004476 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 800446e:	687b      	ldr	r3, [r7, #4]
 8004470:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8004472:	2b03      	cmp	r3, #3
 8004474:	d107      	bne.n	8004486 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004476:	4b3f      	ldr	r3, [pc, #252]	; (8004574 <HAL_RCC_ClockConfig+0x1bc>)
 8004478:	681b      	ldr	r3, [r3, #0]
 800447a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800447e:	2b00      	cmp	r3, #0
 8004480:	d109      	bne.n	8004496 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004482:	2301      	movs	r3, #1
 8004484:	e06f      	b.n	8004566 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004486:	4b3b      	ldr	r3, [pc, #236]	; (8004574 <HAL_RCC_ClockConfig+0x1bc>)
 8004488:	681b      	ldr	r3, [r3, #0]
 800448a:	f003 0302 	and.w	r3, r3, #2
 800448e:	2b00      	cmp	r3, #0
 8004490:	d101      	bne.n	8004496 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004492:	2301      	movs	r3, #1
 8004494:	e067      	b.n	8004566 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8004496:	4b37      	ldr	r3, [pc, #220]	; (8004574 <HAL_RCC_ClockConfig+0x1bc>)
 8004498:	689b      	ldr	r3, [r3, #8]
 800449a:	f023 0203 	bic.w	r2, r3, #3
 800449e:	687b      	ldr	r3, [r7, #4]
 80044a0:	685b      	ldr	r3, [r3, #4]
 80044a2:	4934      	ldr	r1, [pc, #208]	; (8004574 <HAL_RCC_ClockConfig+0x1bc>)
 80044a4:	4313      	orrs	r3, r2
 80044a6:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80044a8:	f7fe fa9a 	bl	80029e0 <HAL_GetTick>
 80044ac:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80044ae:	e00a      	b.n	80044c6 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80044b0:	f7fe fa96 	bl	80029e0 <HAL_GetTick>
 80044b4:	4602      	mov	r2, r0
 80044b6:	68fb      	ldr	r3, [r7, #12]
 80044b8:	1ad3      	subs	r3, r2, r3
 80044ba:	f241 3288 	movw	r2, #5000	; 0x1388
 80044be:	4293      	cmp	r3, r2
 80044c0:	d901      	bls.n	80044c6 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80044c2:	2303      	movs	r3, #3
 80044c4:	e04f      	b.n	8004566 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80044c6:	4b2b      	ldr	r3, [pc, #172]	; (8004574 <HAL_RCC_ClockConfig+0x1bc>)
 80044c8:	689b      	ldr	r3, [r3, #8]
 80044ca:	f003 020c 	and.w	r2, r3, #12
 80044ce:	687b      	ldr	r3, [r7, #4]
 80044d0:	685b      	ldr	r3, [r3, #4]
 80044d2:	009b      	lsls	r3, r3, #2
 80044d4:	429a      	cmp	r2, r3
 80044d6:	d1eb      	bne.n	80044b0 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80044d8:	4b25      	ldr	r3, [pc, #148]	; (8004570 <HAL_RCC_ClockConfig+0x1b8>)
 80044da:	681b      	ldr	r3, [r3, #0]
 80044dc:	f003 0307 	and.w	r3, r3, #7
 80044e0:	683a      	ldr	r2, [r7, #0]
 80044e2:	429a      	cmp	r2, r3
 80044e4:	d20c      	bcs.n	8004500 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80044e6:	4b22      	ldr	r3, [pc, #136]	; (8004570 <HAL_RCC_ClockConfig+0x1b8>)
 80044e8:	683a      	ldr	r2, [r7, #0]
 80044ea:	b2d2      	uxtb	r2, r2
 80044ec:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80044ee:	4b20      	ldr	r3, [pc, #128]	; (8004570 <HAL_RCC_ClockConfig+0x1b8>)
 80044f0:	681b      	ldr	r3, [r3, #0]
 80044f2:	f003 0307 	and.w	r3, r3, #7
 80044f6:	683a      	ldr	r2, [r7, #0]
 80044f8:	429a      	cmp	r2, r3
 80044fa:	d001      	beq.n	8004500 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 80044fc:	2301      	movs	r3, #1
 80044fe:	e032      	b.n	8004566 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004500:	687b      	ldr	r3, [r7, #4]
 8004502:	681b      	ldr	r3, [r3, #0]
 8004504:	f003 0304 	and.w	r3, r3, #4
 8004508:	2b00      	cmp	r3, #0
 800450a:	d008      	beq.n	800451e <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800450c:	4b19      	ldr	r3, [pc, #100]	; (8004574 <HAL_RCC_ClockConfig+0x1bc>)
 800450e:	689b      	ldr	r3, [r3, #8]
 8004510:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8004514:	687b      	ldr	r3, [r7, #4]
 8004516:	68db      	ldr	r3, [r3, #12]
 8004518:	4916      	ldr	r1, [pc, #88]	; (8004574 <HAL_RCC_ClockConfig+0x1bc>)
 800451a:	4313      	orrs	r3, r2
 800451c:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800451e:	687b      	ldr	r3, [r7, #4]
 8004520:	681b      	ldr	r3, [r3, #0]
 8004522:	f003 0308 	and.w	r3, r3, #8
 8004526:	2b00      	cmp	r3, #0
 8004528:	d009      	beq.n	800453e <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800452a:	4b12      	ldr	r3, [pc, #72]	; (8004574 <HAL_RCC_ClockConfig+0x1bc>)
 800452c:	689b      	ldr	r3, [r3, #8]
 800452e:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8004532:	687b      	ldr	r3, [r7, #4]
 8004534:	691b      	ldr	r3, [r3, #16]
 8004536:	00db      	lsls	r3, r3, #3
 8004538:	490e      	ldr	r1, [pc, #56]	; (8004574 <HAL_RCC_ClockConfig+0x1bc>)
 800453a:	4313      	orrs	r3, r2
 800453c:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 800453e:	f000 f821 	bl	8004584 <HAL_RCC_GetSysClockFreq>
 8004542:	4602      	mov	r2, r0
 8004544:	4b0b      	ldr	r3, [pc, #44]	; (8004574 <HAL_RCC_ClockConfig+0x1bc>)
 8004546:	689b      	ldr	r3, [r3, #8]
 8004548:	091b      	lsrs	r3, r3, #4
 800454a:	f003 030f 	and.w	r3, r3, #15
 800454e:	490a      	ldr	r1, [pc, #40]	; (8004578 <HAL_RCC_ClockConfig+0x1c0>)
 8004550:	5ccb      	ldrb	r3, [r1, r3]
 8004552:	fa22 f303 	lsr.w	r3, r2, r3
 8004556:	4a09      	ldr	r2, [pc, #36]	; (800457c <HAL_RCC_ClockConfig+0x1c4>)
 8004558:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 800455a:	4b09      	ldr	r3, [pc, #36]	; (8004580 <HAL_RCC_ClockConfig+0x1c8>)
 800455c:	681b      	ldr	r3, [r3, #0]
 800455e:	4618      	mov	r0, r3
 8004560:	f7fe f9fa 	bl	8002958 <HAL_InitTick>

  return HAL_OK;
 8004564:	2300      	movs	r3, #0
}
 8004566:	4618      	mov	r0, r3
 8004568:	3710      	adds	r7, #16
 800456a:	46bd      	mov	sp, r7
 800456c:	bd80      	pop	{r7, pc}
 800456e:	bf00      	nop
 8004570:	40023c00 	.word	0x40023c00
 8004574:	40023800 	.word	0x40023800
 8004578:	08008e10 	.word	0x08008e10
 800457c:	200001c4 	.word	0x200001c4
 8004580:	200001c8 	.word	0x200001c8

08004584 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004584:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8004588:	b094      	sub	sp, #80	; 0x50
 800458a:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 800458c:	2300      	movs	r3, #0
 800458e:	647b      	str	r3, [r7, #68]	; 0x44
 8004590:	2300      	movs	r3, #0
 8004592:	64fb      	str	r3, [r7, #76]	; 0x4c
 8004594:	2300      	movs	r3, #0
 8004596:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t sysclockfreq = 0U;
 8004598:	2300      	movs	r3, #0
 800459a:	64bb      	str	r3, [r7, #72]	; 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 800459c:	4b79      	ldr	r3, [pc, #484]	; (8004784 <HAL_RCC_GetSysClockFreq+0x200>)
 800459e:	689b      	ldr	r3, [r3, #8]
 80045a0:	f003 030c 	and.w	r3, r3, #12
 80045a4:	2b08      	cmp	r3, #8
 80045a6:	d00d      	beq.n	80045c4 <HAL_RCC_GetSysClockFreq+0x40>
 80045a8:	2b08      	cmp	r3, #8
 80045aa:	f200 80e1 	bhi.w	8004770 <HAL_RCC_GetSysClockFreq+0x1ec>
 80045ae:	2b00      	cmp	r3, #0
 80045b0:	d002      	beq.n	80045b8 <HAL_RCC_GetSysClockFreq+0x34>
 80045b2:	2b04      	cmp	r3, #4
 80045b4:	d003      	beq.n	80045be <HAL_RCC_GetSysClockFreq+0x3a>
 80045b6:	e0db      	b.n	8004770 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80045b8:	4b73      	ldr	r3, [pc, #460]	; (8004788 <HAL_RCC_GetSysClockFreq+0x204>)
 80045ba:	64bb      	str	r3, [r7, #72]	; 0x48
       break;
 80045bc:	e0db      	b.n	8004776 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80045be:	4b73      	ldr	r3, [pc, #460]	; (800478c <HAL_RCC_GetSysClockFreq+0x208>)
 80045c0:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 80045c2:	e0d8      	b.n	8004776 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80045c4:	4b6f      	ldr	r3, [pc, #444]	; (8004784 <HAL_RCC_GetSysClockFreq+0x200>)
 80045c6:	685b      	ldr	r3, [r3, #4]
 80045c8:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80045cc:	647b      	str	r3, [r7, #68]	; 0x44
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80045ce:	4b6d      	ldr	r3, [pc, #436]	; (8004784 <HAL_RCC_GetSysClockFreq+0x200>)
 80045d0:	685b      	ldr	r3, [r3, #4]
 80045d2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80045d6:	2b00      	cmp	r3, #0
 80045d8:	d063      	beq.n	80046a2 <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80045da:	4b6a      	ldr	r3, [pc, #424]	; (8004784 <HAL_RCC_GetSysClockFreq+0x200>)
 80045dc:	685b      	ldr	r3, [r3, #4]
 80045de:	099b      	lsrs	r3, r3, #6
 80045e0:	2200      	movs	r2, #0
 80045e2:	63bb      	str	r3, [r7, #56]	; 0x38
 80045e4:	63fa      	str	r2, [r7, #60]	; 0x3c
 80045e6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80045e8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80045ec:	633b      	str	r3, [r7, #48]	; 0x30
 80045ee:	2300      	movs	r3, #0
 80045f0:	637b      	str	r3, [r7, #52]	; 0x34
 80045f2:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	; 0x30
 80045f6:	4622      	mov	r2, r4
 80045f8:	462b      	mov	r3, r5
 80045fa:	f04f 0000 	mov.w	r0, #0
 80045fe:	f04f 0100 	mov.w	r1, #0
 8004602:	0159      	lsls	r1, r3, #5
 8004604:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8004608:	0150      	lsls	r0, r2, #5
 800460a:	4602      	mov	r2, r0
 800460c:	460b      	mov	r3, r1
 800460e:	4621      	mov	r1, r4
 8004610:	1a51      	subs	r1, r2, r1
 8004612:	6139      	str	r1, [r7, #16]
 8004614:	4629      	mov	r1, r5
 8004616:	eb63 0301 	sbc.w	r3, r3, r1
 800461a:	617b      	str	r3, [r7, #20]
 800461c:	f04f 0200 	mov.w	r2, #0
 8004620:	f04f 0300 	mov.w	r3, #0
 8004624:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8004628:	4659      	mov	r1, fp
 800462a:	018b      	lsls	r3, r1, #6
 800462c:	4651      	mov	r1, sl
 800462e:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8004632:	4651      	mov	r1, sl
 8004634:	018a      	lsls	r2, r1, #6
 8004636:	4651      	mov	r1, sl
 8004638:	ebb2 0801 	subs.w	r8, r2, r1
 800463c:	4659      	mov	r1, fp
 800463e:	eb63 0901 	sbc.w	r9, r3, r1
 8004642:	f04f 0200 	mov.w	r2, #0
 8004646:	f04f 0300 	mov.w	r3, #0
 800464a:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800464e:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8004652:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8004656:	4690      	mov	r8, r2
 8004658:	4699      	mov	r9, r3
 800465a:	4623      	mov	r3, r4
 800465c:	eb18 0303 	adds.w	r3, r8, r3
 8004660:	60bb      	str	r3, [r7, #8]
 8004662:	462b      	mov	r3, r5
 8004664:	eb49 0303 	adc.w	r3, r9, r3
 8004668:	60fb      	str	r3, [r7, #12]
 800466a:	f04f 0200 	mov.w	r2, #0
 800466e:	f04f 0300 	mov.w	r3, #0
 8004672:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8004676:	4629      	mov	r1, r5
 8004678:	024b      	lsls	r3, r1, #9
 800467a:	4621      	mov	r1, r4
 800467c:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8004680:	4621      	mov	r1, r4
 8004682:	024a      	lsls	r2, r1, #9
 8004684:	4610      	mov	r0, r2
 8004686:	4619      	mov	r1, r3
 8004688:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800468a:	2200      	movs	r2, #0
 800468c:	62bb      	str	r3, [r7, #40]	; 0x28
 800468e:	62fa      	str	r2, [r7, #44]	; 0x2c
 8004690:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8004694:	f7fc fae0 	bl	8000c58 <__aeabi_uldivmod>
 8004698:	4602      	mov	r2, r0
 800469a:	460b      	mov	r3, r1
 800469c:	4613      	mov	r3, r2
 800469e:	64fb      	str	r3, [r7, #76]	; 0x4c
 80046a0:	e058      	b.n	8004754 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80046a2:	4b38      	ldr	r3, [pc, #224]	; (8004784 <HAL_RCC_GetSysClockFreq+0x200>)
 80046a4:	685b      	ldr	r3, [r3, #4]
 80046a6:	099b      	lsrs	r3, r3, #6
 80046a8:	2200      	movs	r2, #0
 80046aa:	4618      	mov	r0, r3
 80046ac:	4611      	mov	r1, r2
 80046ae:	f3c0 0308 	ubfx	r3, r0, #0, #9
 80046b2:	623b      	str	r3, [r7, #32]
 80046b4:	2300      	movs	r3, #0
 80046b6:	627b      	str	r3, [r7, #36]	; 0x24
 80046b8:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 80046bc:	4642      	mov	r2, r8
 80046be:	464b      	mov	r3, r9
 80046c0:	f04f 0000 	mov.w	r0, #0
 80046c4:	f04f 0100 	mov.w	r1, #0
 80046c8:	0159      	lsls	r1, r3, #5
 80046ca:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80046ce:	0150      	lsls	r0, r2, #5
 80046d0:	4602      	mov	r2, r0
 80046d2:	460b      	mov	r3, r1
 80046d4:	4641      	mov	r1, r8
 80046d6:	ebb2 0a01 	subs.w	sl, r2, r1
 80046da:	4649      	mov	r1, r9
 80046dc:	eb63 0b01 	sbc.w	fp, r3, r1
 80046e0:	f04f 0200 	mov.w	r2, #0
 80046e4:	f04f 0300 	mov.w	r3, #0
 80046e8:	ea4f 138b 	mov.w	r3, fp, lsl #6
 80046ec:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 80046f0:	ea4f 128a 	mov.w	r2, sl, lsl #6
 80046f4:	ebb2 040a 	subs.w	r4, r2, sl
 80046f8:	eb63 050b 	sbc.w	r5, r3, fp
 80046fc:	f04f 0200 	mov.w	r2, #0
 8004700:	f04f 0300 	mov.w	r3, #0
 8004704:	00eb      	lsls	r3, r5, #3
 8004706:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800470a:	00e2      	lsls	r2, r4, #3
 800470c:	4614      	mov	r4, r2
 800470e:	461d      	mov	r5, r3
 8004710:	4643      	mov	r3, r8
 8004712:	18e3      	adds	r3, r4, r3
 8004714:	603b      	str	r3, [r7, #0]
 8004716:	464b      	mov	r3, r9
 8004718:	eb45 0303 	adc.w	r3, r5, r3
 800471c:	607b      	str	r3, [r7, #4]
 800471e:	f04f 0200 	mov.w	r2, #0
 8004722:	f04f 0300 	mov.w	r3, #0
 8004726:	e9d7 4500 	ldrd	r4, r5, [r7]
 800472a:	4629      	mov	r1, r5
 800472c:	028b      	lsls	r3, r1, #10
 800472e:	4621      	mov	r1, r4
 8004730:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8004734:	4621      	mov	r1, r4
 8004736:	028a      	lsls	r2, r1, #10
 8004738:	4610      	mov	r0, r2
 800473a:	4619      	mov	r1, r3
 800473c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800473e:	2200      	movs	r2, #0
 8004740:	61bb      	str	r3, [r7, #24]
 8004742:	61fa      	str	r2, [r7, #28]
 8004744:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8004748:	f7fc fa86 	bl	8000c58 <__aeabi_uldivmod>
 800474c:	4602      	mov	r2, r0
 800474e:	460b      	mov	r3, r1
 8004750:	4613      	mov	r3, r2
 8004752:	64fb      	str	r3, [r7, #76]	; 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8004754:	4b0b      	ldr	r3, [pc, #44]	; (8004784 <HAL_RCC_GetSysClockFreq+0x200>)
 8004756:	685b      	ldr	r3, [r3, #4]
 8004758:	0c1b      	lsrs	r3, r3, #16
 800475a:	f003 0303 	and.w	r3, r3, #3
 800475e:	3301      	adds	r3, #1
 8004760:	005b      	lsls	r3, r3, #1
 8004762:	643b      	str	r3, [r7, #64]	; 0x40

      sysclockfreq = pllvco/pllp;
 8004764:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8004766:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8004768:	fbb2 f3f3 	udiv	r3, r2, r3
 800476c:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 800476e:	e002      	b.n	8004776 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8004770:	4b05      	ldr	r3, [pc, #20]	; (8004788 <HAL_RCC_GetSysClockFreq+0x204>)
 8004772:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8004774:	bf00      	nop
    }
  }
  return sysclockfreq;
 8004776:	6cbb      	ldr	r3, [r7, #72]	; 0x48
}
 8004778:	4618      	mov	r0, r3
 800477a:	3750      	adds	r7, #80	; 0x50
 800477c:	46bd      	mov	sp, r7
 800477e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8004782:	bf00      	nop
 8004784:	40023800 	.word	0x40023800
 8004788:	00f42400 	.word	0x00f42400
 800478c:	007a1200 	.word	0x007a1200

08004790 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004790:	b480      	push	{r7}
 8004792:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004794:	4b03      	ldr	r3, [pc, #12]	; (80047a4 <HAL_RCC_GetHCLKFreq+0x14>)
 8004796:	681b      	ldr	r3, [r3, #0]
}
 8004798:	4618      	mov	r0, r3
 800479a:	46bd      	mov	sp, r7
 800479c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047a0:	4770      	bx	lr
 80047a2:	bf00      	nop
 80047a4:	200001c4 	.word	0x200001c4

080047a8 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80047a8:	b580      	push	{r7, lr}
 80047aa:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 80047ac:	f7ff fff0 	bl	8004790 <HAL_RCC_GetHCLKFreq>
 80047b0:	4602      	mov	r2, r0
 80047b2:	4b05      	ldr	r3, [pc, #20]	; (80047c8 <HAL_RCC_GetPCLK1Freq+0x20>)
 80047b4:	689b      	ldr	r3, [r3, #8]
 80047b6:	0a9b      	lsrs	r3, r3, #10
 80047b8:	f003 0307 	and.w	r3, r3, #7
 80047bc:	4903      	ldr	r1, [pc, #12]	; (80047cc <HAL_RCC_GetPCLK1Freq+0x24>)
 80047be:	5ccb      	ldrb	r3, [r1, r3]
 80047c0:	fa22 f303 	lsr.w	r3, r2, r3
}
 80047c4:	4618      	mov	r0, r3
 80047c6:	bd80      	pop	{r7, pc}
 80047c8:	40023800 	.word	0x40023800
 80047cc:	08008e20 	.word	0x08008e20

080047d0 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80047d0:	b580      	push	{r7, lr}
 80047d2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 80047d4:	f7ff ffdc 	bl	8004790 <HAL_RCC_GetHCLKFreq>
 80047d8:	4602      	mov	r2, r0
 80047da:	4b05      	ldr	r3, [pc, #20]	; (80047f0 <HAL_RCC_GetPCLK2Freq+0x20>)
 80047dc:	689b      	ldr	r3, [r3, #8]
 80047de:	0b5b      	lsrs	r3, r3, #13
 80047e0:	f003 0307 	and.w	r3, r3, #7
 80047e4:	4903      	ldr	r1, [pc, #12]	; (80047f4 <HAL_RCC_GetPCLK2Freq+0x24>)
 80047e6:	5ccb      	ldrb	r3, [r1, r3]
 80047e8:	fa22 f303 	lsr.w	r3, r2, r3
}
 80047ec:	4618      	mov	r0, r3
 80047ee:	bd80      	pop	{r7, pc}
 80047f0:	40023800 	.word	0x40023800
 80047f4:	08008e20 	.word	0x08008e20

080047f8 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80047f8:	b580      	push	{r7, lr}
 80047fa:	b082      	sub	sp, #8
 80047fc:	af00      	add	r7, sp, #0
 80047fe:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004800:	687b      	ldr	r3, [r7, #4]
 8004802:	2b00      	cmp	r3, #0
 8004804:	d101      	bne.n	800480a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8004806:	2301      	movs	r3, #1
 8004808:	e041      	b.n	800488e <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800480a:	687b      	ldr	r3, [r7, #4]
 800480c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004810:	b2db      	uxtb	r3, r3
 8004812:	2b00      	cmp	r3, #0
 8004814:	d106      	bne.n	8004824 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004816:	687b      	ldr	r3, [r7, #4]
 8004818:	2200      	movs	r2, #0
 800481a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800481e:	6878      	ldr	r0, [r7, #4]
 8004820:	f7fd fe2e 	bl	8002480 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004824:	687b      	ldr	r3, [r7, #4]
 8004826:	2202      	movs	r2, #2
 8004828:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800482c:	687b      	ldr	r3, [r7, #4]
 800482e:	681a      	ldr	r2, [r3, #0]
 8004830:	687b      	ldr	r3, [r7, #4]
 8004832:	3304      	adds	r3, #4
 8004834:	4619      	mov	r1, r3
 8004836:	4610      	mov	r0, r2
 8004838:	f000 fa10 	bl	8004c5c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800483c:	687b      	ldr	r3, [r7, #4]
 800483e:	2201      	movs	r2, #1
 8004840:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004844:	687b      	ldr	r3, [r7, #4]
 8004846:	2201      	movs	r2, #1
 8004848:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800484c:	687b      	ldr	r3, [r7, #4]
 800484e:	2201      	movs	r2, #1
 8004850:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8004854:	687b      	ldr	r3, [r7, #4]
 8004856:	2201      	movs	r2, #1
 8004858:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800485c:	687b      	ldr	r3, [r7, #4]
 800485e:	2201      	movs	r2, #1
 8004860:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004864:	687b      	ldr	r3, [r7, #4]
 8004866:	2201      	movs	r2, #1
 8004868:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800486c:	687b      	ldr	r3, [r7, #4]
 800486e:	2201      	movs	r2, #1
 8004870:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8004874:	687b      	ldr	r3, [r7, #4]
 8004876:	2201      	movs	r2, #1
 8004878:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800487c:	687b      	ldr	r3, [r7, #4]
 800487e:	2201      	movs	r2, #1
 8004880:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004884:	687b      	ldr	r3, [r7, #4]
 8004886:	2201      	movs	r2, #1
 8004888:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800488c:	2300      	movs	r3, #0
}
 800488e:	4618      	mov	r0, r3
 8004890:	3708      	adds	r7, #8
 8004892:	46bd      	mov	sp, r7
 8004894:	bd80      	pop	{r7, pc}

08004896 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8004896:	b580      	push	{r7, lr}
 8004898:	b082      	sub	sp, #8
 800489a:	af00      	add	r7, sp, #0
 800489c:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800489e:	687b      	ldr	r3, [r7, #4]
 80048a0:	2b00      	cmp	r3, #0
 80048a2:	d101      	bne.n	80048a8 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 80048a4:	2301      	movs	r3, #1
 80048a6:	e041      	b.n	800492c <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80048a8:	687b      	ldr	r3, [r7, #4]
 80048aa:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80048ae:	b2db      	uxtb	r3, r3
 80048b0:	2b00      	cmp	r3, #0
 80048b2:	d106      	bne.n	80048c2 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80048b4:	687b      	ldr	r3, [r7, #4]
 80048b6:	2200      	movs	r2, #0
 80048b8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 80048bc:	6878      	ldr	r0, [r7, #4]
 80048be:	f000 f839 	bl	8004934 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80048c2:	687b      	ldr	r3, [r7, #4]
 80048c4:	2202      	movs	r2, #2
 80048c6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80048ca:	687b      	ldr	r3, [r7, #4]
 80048cc:	681a      	ldr	r2, [r3, #0]
 80048ce:	687b      	ldr	r3, [r7, #4]
 80048d0:	3304      	adds	r3, #4
 80048d2:	4619      	mov	r1, r3
 80048d4:	4610      	mov	r0, r2
 80048d6:	f000 f9c1 	bl	8004c5c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80048da:	687b      	ldr	r3, [r7, #4]
 80048dc:	2201      	movs	r2, #1
 80048de:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80048e2:	687b      	ldr	r3, [r7, #4]
 80048e4:	2201      	movs	r2, #1
 80048e6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80048ea:	687b      	ldr	r3, [r7, #4]
 80048ec:	2201      	movs	r2, #1
 80048ee:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80048f2:	687b      	ldr	r3, [r7, #4]
 80048f4:	2201      	movs	r2, #1
 80048f6:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80048fa:	687b      	ldr	r3, [r7, #4]
 80048fc:	2201      	movs	r2, #1
 80048fe:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004902:	687b      	ldr	r3, [r7, #4]
 8004904:	2201      	movs	r2, #1
 8004906:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800490a:	687b      	ldr	r3, [r7, #4]
 800490c:	2201      	movs	r2, #1
 800490e:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8004912:	687b      	ldr	r3, [r7, #4]
 8004914:	2201      	movs	r2, #1
 8004916:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800491a:	687b      	ldr	r3, [r7, #4]
 800491c:	2201      	movs	r2, #1
 800491e:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004922:	687b      	ldr	r3, [r7, #4]
 8004924:	2201      	movs	r2, #1
 8004926:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800492a:	2300      	movs	r3, #0
}
 800492c:	4618      	mov	r0, r3
 800492e:	3708      	adds	r7, #8
 8004930:	46bd      	mov	sp, r7
 8004932:	bd80      	pop	{r7, pc}

08004934 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8004934:	b480      	push	{r7}
 8004936:	b083      	sub	sp, #12
 8004938:	af00      	add	r7, sp, #0
 800493a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 800493c:	bf00      	nop
 800493e:	370c      	adds	r7, #12
 8004940:	46bd      	mov	sp, r7
 8004942:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004946:	4770      	bx	lr

08004948 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8004948:	b580      	push	{r7, lr}
 800494a:	b086      	sub	sp, #24
 800494c:	af00      	add	r7, sp, #0
 800494e:	60f8      	str	r0, [r7, #12]
 8004950:	60b9      	str	r1, [r7, #8]
 8004952:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004954:	2300      	movs	r3, #0
 8004956:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8004958:	68fb      	ldr	r3, [r7, #12]
 800495a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800495e:	2b01      	cmp	r3, #1
 8004960:	d101      	bne.n	8004966 <HAL_TIM_PWM_ConfigChannel+0x1e>
 8004962:	2302      	movs	r3, #2
 8004964:	e0ae      	b.n	8004ac4 <HAL_TIM_PWM_ConfigChannel+0x17c>
 8004966:	68fb      	ldr	r3, [r7, #12]
 8004968:	2201      	movs	r2, #1
 800496a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 800496e:	687b      	ldr	r3, [r7, #4]
 8004970:	2b0c      	cmp	r3, #12
 8004972:	f200 809f 	bhi.w	8004ab4 <HAL_TIM_PWM_ConfigChannel+0x16c>
 8004976:	a201      	add	r2, pc, #4	; (adr r2, 800497c <HAL_TIM_PWM_ConfigChannel+0x34>)
 8004978:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800497c:	080049b1 	.word	0x080049b1
 8004980:	08004ab5 	.word	0x08004ab5
 8004984:	08004ab5 	.word	0x08004ab5
 8004988:	08004ab5 	.word	0x08004ab5
 800498c:	080049f1 	.word	0x080049f1
 8004990:	08004ab5 	.word	0x08004ab5
 8004994:	08004ab5 	.word	0x08004ab5
 8004998:	08004ab5 	.word	0x08004ab5
 800499c:	08004a33 	.word	0x08004a33
 80049a0:	08004ab5 	.word	0x08004ab5
 80049a4:	08004ab5 	.word	0x08004ab5
 80049a8:	08004ab5 	.word	0x08004ab5
 80049ac:	08004a73 	.word	0x08004a73
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 80049b0:	68fb      	ldr	r3, [r7, #12]
 80049b2:	681b      	ldr	r3, [r3, #0]
 80049b4:	68b9      	ldr	r1, [r7, #8]
 80049b6:	4618      	mov	r0, r3
 80049b8:	f000 f9d0 	bl	8004d5c <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 80049bc:	68fb      	ldr	r3, [r7, #12]
 80049be:	681b      	ldr	r3, [r3, #0]
 80049c0:	699a      	ldr	r2, [r3, #24]
 80049c2:	68fb      	ldr	r3, [r7, #12]
 80049c4:	681b      	ldr	r3, [r3, #0]
 80049c6:	f042 0208 	orr.w	r2, r2, #8
 80049ca:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 80049cc:	68fb      	ldr	r3, [r7, #12]
 80049ce:	681b      	ldr	r3, [r3, #0]
 80049d0:	699a      	ldr	r2, [r3, #24]
 80049d2:	68fb      	ldr	r3, [r7, #12]
 80049d4:	681b      	ldr	r3, [r3, #0]
 80049d6:	f022 0204 	bic.w	r2, r2, #4
 80049da:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 80049dc:	68fb      	ldr	r3, [r7, #12]
 80049de:	681b      	ldr	r3, [r3, #0]
 80049e0:	6999      	ldr	r1, [r3, #24]
 80049e2:	68bb      	ldr	r3, [r7, #8]
 80049e4:	691a      	ldr	r2, [r3, #16]
 80049e6:	68fb      	ldr	r3, [r7, #12]
 80049e8:	681b      	ldr	r3, [r3, #0]
 80049ea:	430a      	orrs	r2, r1
 80049ec:	619a      	str	r2, [r3, #24]
      break;
 80049ee:	e064      	b.n	8004aba <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80049f0:	68fb      	ldr	r3, [r7, #12]
 80049f2:	681b      	ldr	r3, [r3, #0]
 80049f4:	68b9      	ldr	r1, [r7, #8]
 80049f6:	4618      	mov	r0, r3
 80049f8:	f000 fa16 	bl	8004e28 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 80049fc:	68fb      	ldr	r3, [r7, #12]
 80049fe:	681b      	ldr	r3, [r3, #0]
 8004a00:	699a      	ldr	r2, [r3, #24]
 8004a02:	68fb      	ldr	r3, [r7, #12]
 8004a04:	681b      	ldr	r3, [r3, #0]
 8004a06:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8004a0a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8004a0c:	68fb      	ldr	r3, [r7, #12]
 8004a0e:	681b      	ldr	r3, [r3, #0]
 8004a10:	699a      	ldr	r2, [r3, #24]
 8004a12:	68fb      	ldr	r3, [r7, #12]
 8004a14:	681b      	ldr	r3, [r3, #0]
 8004a16:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004a1a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8004a1c:	68fb      	ldr	r3, [r7, #12]
 8004a1e:	681b      	ldr	r3, [r3, #0]
 8004a20:	6999      	ldr	r1, [r3, #24]
 8004a22:	68bb      	ldr	r3, [r7, #8]
 8004a24:	691b      	ldr	r3, [r3, #16]
 8004a26:	021a      	lsls	r2, r3, #8
 8004a28:	68fb      	ldr	r3, [r7, #12]
 8004a2a:	681b      	ldr	r3, [r3, #0]
 8004a2c:	430a      	orrs	r2, r1
 8004a2e:	619a      	str	r2, [r3, #24]
      break;
 8004a30:	e043      	b.n	8004aba <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8004a32:	68fb      	ldr	r3, [r7, #12]
 8004a34:	681b      	ldr	r3, [r3, #0]
 8004a36:	68b9      	ldr	r1, [r7, #8]
 8004a38:	4618      	mov	r0, r3
 8004a3a:	f000 fa61 	bl	8004f00 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8004a3e:	68fb      	ldr	r3, [r7, #12]
 8004a40:	681b      	ldr	r3, [r3, #0]
 8004a42:	69da      	ldr	r2, [r3, #28]
 8004a44:	68fb      	ldr	r3, [r7, #12]
 8004a46:	681b      	ldr	r3, [r3, #0]
 8004a48:	f042 0208 	orr.w	r2, r2, #8
 8004a4c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8004a4e:	68fb      	ldr	r3, [r7, #12]
 8004a50:	681b      	ldr	r3, [r3, #0]
 8004a52:	69da      	ldr	r2, [r3, #28]
 8004a54:	68fb      	ldr	r3, [r7, #12]
 8004a56:	681b      	ldr	r3, [r3, #0]
 8004a58:	f022 0204 	bic.w	r2, r2, #4
 8004a5c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8004a5e:	68fb      	ldr	r3, [r7, #12]
 8004a60:	681b      	ldr	r3, [r3, #0]
 8004a62:	69d9      	ldr	r1, [r3, #28]
 8004a64:	68bb      	ldr	r3, [r7, #8]
 8004a66:	691a      	ldr	r2, [r3, #16]
 8004a68:	68fb      	ldr	r3, [r7, #12]
 8004a6a:	681b      	ldr	r3, [r3, #0]
 8004a6c:	430a      	orrs	r2, r1
 8004a6e:	61da      	str	r2, [r3, #28]
      break;
 8004a70:	e023      	b.n	8004aba <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8004a72:	68fb      	ldr	r3, [r7, #12]
 8004a74:	681b      	ldr	r3, [r3, #0]
 8004a76:	68b9      	ldr	r1, [r7, #8]
 8004a78:	4618      	mov	r0, r3
 8004a7a:	f000 faab 	bl	8004fd4 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8004a7e:	68fb      	ldr	r3, [r7, #12]
 8004a80:	681b      	ldr	r3, [r3, #0]
 8004a82:	69da      	ldr	r2, [r3, #28]
 8004a84:	68fb      	ldr	r3, [r7, #12]
 8004a86:	681b      	ldr	r3, [r3, #0]
 8004a88:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8004a8c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8004a8e:	68fb      	ldr	r3, [r7, #12]
 8004a90:	681b      	ldr	r3, [r3, #0]
 8004a92:	69da      	ldr	r2, [r3, #28]
 8004a94:	68fb      	ldr	r3, [r7, #12]
 8004a96:	681b      	ldr	r3, [r3, #0]
 8004a98:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004a9c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8004a9e:	68fb      	ldr	r3, [r7, #12]
 8004aa0:	681b      	ldr	r3, [r3, #0]
 8004aa2:	69d9      	ldr	r1, [r3, #28]
 8004aa4:	68bb      	ldr	r3, [r7, #8]
 8004aa6:	691b      	ldr	r3, [r3, #16]
 8004aa8:	021a      	lsls	r2, r3, #8
 8004aaa:	68fb      	ldr	r3, [r7, #12]
 8004aac:	681b      	ldr	r3, [r3, #0]
 8004aae:	430a      	orrs	r2, r1
 8004ab0:	61da      	str	r2, [r3, #28]
      break;
 8004ab2:	e002      	b.n	8004aba <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 8004ab4:	2301      	movs	r3, #1
 8004ab6:	75fb      	strb	r3, [r7, #23]
      break;
 8004ab8:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8004aba:	68fb      	ldr	r3, [r7, #12]
 8004abc:	2200      	movs	r2, #0
 8004abe:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8004ac2:	7dfb      	ldrb	r3, [r7, #23]
}
 8004ac4:	4618      	mov	r0, r3
 8004ac6:	3718      	adds	r7, #24
 8004ac8:	46bd      	mov	sp, r7
 8004aca:	bd80      	pop	{r7, pc}

08004acc <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8004acc:	b580      	push	{r7, lr}
 8004ace:	b084      	sub	sp, #16
 8004ad0:	af00      	add	r7, sp, #0
 8004ad2:	6078      	str	r0, [r7, #4]
 8004ad4:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8004ad6:	2300      	movs	r3, #0
 8004ad8:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8004ada:	687b      	ldr	r3, [r7, #4]
 8004adc:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004ae0:	2b01      	cmp	r3, #1
 8004ae2:	d101      	bne.n	8004ae8 <HAL_TIM_ConfigClockSource+0x1c>
 8004ae4:	2302      	movs	r3, #2
 8004ae6:	e0b4      	b.n	8004c52 <HAL_TIM_ConfigClockSource+0x186>
 8004ae8:	687b      	ldr	r3, [r7, #4]
 8004aea:	2201      	movs	r2, #1
 8004aec:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8004af0:	687b      	ldr	r3, [r7, #4]
 8004af2:	2202      	movs	r2, #2
 8004af4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8004af8:	687b      	ldr	r3, [r7, #4]
 8004afa:	681b      	ldr	r3, [r3, #0]
 8004afc:	689b      	ldr	r3, [r3, #8]
 8004afe:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8004b00:	68bb      	ldr	r3, [r7, #8]
 8004b02:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8004b06:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004b08:	68bb      	ldr	r3, [r7, #8]
 8004b0a:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8004b0e:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8004b10:	687b      	ldr	r3, [r7, #4]
 8004b12:	681b      	ldr	r3, [r3, #0]
 8004b14:	68ba      	ldr	r2, [r7, #8]
 8004b16:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8004b18:	683b      	ldr	r3, [r7, #0]
 8004b1a:	681b      	ldr	r3, [r3, #0]
 8004b1c:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004b20:	d03e      	beq.n	8004ba0 <HAL_TIM_ConfigClockSource+0xd4>
 8004b22:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004b26:	f200 8087 	bhi.w	8004c38 <HAL_TIM_ConfigClockSource+0x16c>
 8004b2a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004b2e:	f000 8086 	beq.w	8004c3e <HAL_TIM_ConfigClockSource+0x172>
 8004b32:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004b36:	d87f      	bhi.n	8004c38 <HAL_TIM_ConfigClockSource+0x16c>
 8004b38:	2b70      	cmp	r3, #112	; 0x70
 8004b3a:	d01a      	beq.n	8004b72 <HAL_TIM_ConfigClockSource+0xa6>
 8004b3c:	2b70      	cmp	r3, #112	; 0x70
 8004b3e:	d87b      	bhi.n	8004c38 <HAL_TIM_ConfigClockSource+0x16c>
 8004b40:	2b60      	cmp	r3, #96	; 0x60
 8004b42:	d050      	beq.n	8004be6 <HAL_TIM_ConfigClockSource+0x11a>
 8004b44:	2b60      	cmp	r3, #96	; 0x60
 8004b46:	d877      	bhi.n	8004c38 <HAL_TIM_ConfigClockSource+0x16c>
 8004b48:	2b50      	cmp	r3, #80	; 0x50
 8004b4a:	d03c      	beq.n	8004bc6 <HAL_TIM_ConfigClockSource+0xfa>
 8004b4c:	2b50      	cmp	r3, #80	; 0x50
 8004b4e:	d873      	bhi.n	8004c38 <HAL_TIM_ConfigClockSource+0x16c>
 8004b50:	2b40      	cmp	r3, #64	; 0x40
 8004b52:	d058      	beq.n	8004c06 <HAL_TIM_ConfigClockSource+0x13a>
 8004b54:	2b40      	cmp	r3, #64	; 0x40
 8004b56:	d86f      	bhi.n	8004c38 <HAL_TIM_ConfigClockSource+0x16c>
 8004b58:	2b30      	cmp	r3, #48	; 0x30
 8004b5a:	d064      	beq.n	8004c26 <HAL_TIM_ConfigClockSource+0x15a>
 8004b5c:	2b30      	cmp	r3, #48	; 0x30
 8004b5e:	d86b      	bhi.n	8004c38 <HAL_TIM_ConfigClockSource+0x16c>
 8004b60:	2b20      	cmp	r3, #32
 8004b62:	d060      	beq.n	8004c26 <HAL_TIM_ConfigClockSource+0x15a>
 8004b64:	2b20      	cmp	r3, #32
 8004b66:	d867      	bhi.n	8004c38 <HAL_TIM_ConfigClockSource+0x16c>
 8004b68:	2b00      	cmp	r3, #0
 8004b6a:	d05c      	beq.n	8004c26 <HAL_TIM_ConfigClockSource+0x15a>
 8004b6c:	2b10      	cmp	r3, #16
 8004b6e:	d05a      	beq.n	8004c26 <HAL_TIM_ConfigClockSource+0x15a>
 8004b70:	e062      	b.n	8004c38 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8004b72:	687b      	ldr	r3, [r7, #4]
 8004b74:	6818      	ldr	r0, [r3, #0]
 8004b76:	683b      	ldr	r3, [r7, #0]
 8004b78:	6899      	ldr	r1, [r3, #8]
 8004b7a:	683b      	ldr	r3, [r7, #0]
 8004b7c:	685a      	ldr	r2, [r3, #4]
 8004b7e:	683b      	ldr	r3, [r7, #0]
 8004b80:	68db      	ldr	r3, [r3, #12]
 8004b82:	f000 faf1 	bl	8005168 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8004b86:	687b      	ldr	r3, [r7, #4]
 8004b88:	681b      	ldr	r3, [r3, #0]
 8004b8a:	689b      	ldr	r3, [r3, #8]
 8004b8c:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8004b8e:	68bb      	ldr	r3, [r7, #8]
 8004b90:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8004b94:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8004b96:	687b      	ldr	r3, [r7, #4]
 8004b98:	681b      	ldr	r3, [r3, #0]
 8004b9a:	68ba      	ldr	r2, [r7, #8]
 8004b9c:	609a      	str	r2, [r3, #8]
      break;
 8004b9e:	e04f      	b.n	8004c40 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8004ba0:	687b      	ldr	r3, [r7, #4]
 8004ba2:	6818      	ldr	r0, [r3, #0]
 8004ba4:	683b      	ldr	r3, [r7, #0]
 8004ba6:	6899      	ldr	r1, [r3, #8]
 8004ba8:	683b      	ldr	r3, [r7, #0]
 8004baa:	685a      	ldr	r2, [r3, #4]
 8004bac:	683b      	ldr	r3, [r7, #0]
 8004bae:	68db      	ldr	r3, [r3, #12]
 8004bb0:	f000 fada 	bl	8005168 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8004bb4:	687b      	ldr	r3, [r7, #4]
 8004bb6:	681b      	ldr	r3, [r3, #0]
 8004bb8:	689a      	ldr	r2, [r3, #8]
 8004bba:	687b      	ldr	r3, [r7, #4]
 8004bbc:	681b      	ldr	r3, [r3, #0]
 8004bbe:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8004bc2:	609a      	str	r2, [r3, #8]
      break;
 8004bc4:	e03c      	b.n	8004c40 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8004bc6:	687b      	ldr	r3, [r7, #4]
 8004bc8:	6818      	ldr	r0, [r3, #0]
 8004bca:	683b      	ldr	r3, [r7, #0]
 8004bcc:	6859      	ldr	r1, [r3, #4]
 8004bce:	683b      	ldr	r3, [r7, #0]
 8004bd0:	68db      	ldr	r3, [r3, #12]
 8004bd2:	461a      	mov	r2, r3
 8004bd4:	f000 fa4e 	bl	8005074 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8004bd8:	687b      	ldr	r3, [r7, #4]
 8004bda:	681b      	ldr	r3, [r3, #0]
 8004bdc:	2150      	movs	r1, #80	; 0x50
 8004bde:	4618      	mov	r0, r3
 8004be0:	f000 faa7 	bl	8005132 <TIM_ITRx_SetConfig>
      break;
 8004be4:	e02c      	b.n	8004c40 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8004be6:	687b      	ldr	r3, [r7, #4]
 8004be8:	6818      	ldr	r0, [r3, #0]
 8004bea:	683b      	ldr	r3, [r7, #0]
 8004bec:	6859      	ldr	r1, [r3, #4]
 8004bee:	683b      	ldr	r3, [r7, #0]
 8004bf0:	68db      	ldr	r3, [r3, #12]
 8004bf2:	461a      	mov	r2, r3
 8004bf4:	f000 fa6d 	bl	80050d2 <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8004bf8:	687b      	ldr	r3, [r7, #4]
 8004bfa:	681b      	ldr	r3, [r3, #0]
 8004bfc:	2160      	movs	r1, #96	; 0x60
 8004bfe:	4618      	mov	r0, r3
 8004c00:	f000 fa97 	bl	8005132 <TIM_ITRx_SetConfig>
      break;
 8004c04:	e01c      	b.n	8004c40 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8004c06:	687b      	ldr	r3, [r7, #4]
 8004c08:	6818      	ldr	r0, [r3, #0]
 8004c0a:	683b      	ldr	r3, [r7, #0]
 8004c0c:	6859      	ldr	r1, [r3, #4]
 8004c0e:	683b      	ldr	r3, [r7, #0]
 8004c10:	68db      	ldr	r3, [r3, #12]
 8004c12:	461a      	mov	r2, r3
 8004c14:	f000 fa2e 	bl	8005074 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8004c18:	687b      	ldr	r3, [r7, #4]
 8004c1a:	681b      	ldr	r3, [r3, #0]
 8004c1c:	2140      	movs	r1, #64	; 0x40
 8004c1e:	4618      	mov	r0, r3
 8004c20:	f000 fa87 	bl	8005132 <TIM_ITRx_SetConfig>
      break;
 8004c24:	e00c      	b.n	8004c40 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8004c26:	687b      	ldr	r3, [r7, #4]
 8004c28:	681a      	ldr	r2, [r3, #0]
 8004c2a:	683b      	ldr	r3, [r7, #0]
 8004c2c:	681b      	ldr	r3, [r3, #0]
 8004c2e:	4619      	mov	r1, r3
 8004c30:	4610      	mov	r0, r2
 8004c32:	f000 fa7e 	bl	8005132 <TIM_ITRx_SetConfig>
      break;
 8004c36:	e003      	b.n	8004c40 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8004c38:	2301      	movs	r3, #1
 8004c3a:	73fb      	strb	r3, [r7, #15]
      break;
 8004c3c:	e000      	b.n	8004c40 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8004c3e:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8004c40:	687b      	ldr	r3, [r7, #4]
 8004c42:	2201      	movs	r2, #1
 8004c44:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8004c48:	687b      	ldr	r3, [r7, #4]
 8004c4a:	2200      	movs	r2, #0
 8004c4c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8004c50:	7bfb      	ldrb	r3, [r7, #15]
}
 8004c52:	4618      	mov	r0, r3
 8004c54:	3710      	adds	r7, #16
 8004c56:	46bd      	mov	sp, r7
 8004c58:	bd80      	pop	{r7, pc}
	...

08004c5c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8004c5c:	b480      	push	{r7}
 8004c5e:	b085      	sub	sp, #20
 8004c60:	af00      	add	r7, sp, #0
 8004c62:	6078      	str	r0, [r7, #4]
 8004c64:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8004c66:	687b      	ldr	r3, [r7, #4]
 8004c68:	681b      	ldr	r3, [r3, #0]
 8004c6a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8004c6c:	687b      	ldr	r3, [r7, #4]
 8004c6e:	4a34      	ldr	r2, [pc, #208]	; (8004d40 <TIM_Base_SetConfig+0xe4>)
 8004c70:	4293      	cmp	r3, r2
 8004c72:	d00f      	beq.n	8004c94 <TIM_Base_SetConfig+0x38>
 8004c74:	687b      	ldr	r3, [r7, #4]
 8004c76:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004c7a:	d00b      	beq.n	8004c94 <TIM_Base_SetConfig+0x38>
 8004c7c:	687b      	ldr	r3, [r7, #4]
 8004c7e:	4a31      	ldr	r2, [pc, #196]	; (8004d44 <TIM_Base_SetConfig+0xe8>)
 8004c80:	4293      	cmp	r3, r2
 8004c82:	d007      	beq.n	8004c94 <TIM_Base_SetConfig+0x38>
 8004c84:	687b      	ldr	r3, [r7, #4]
 8004c86:	4a30      	ldr	r2, [pc, #192]	; (8004d48 <TIM_Base_SetConfig+0xec>)
 8004c88:	4293      	cmp	r3, r2
 8004c8a:	d003      	beq.n	8004c94 <TIM_Base_SetConfig+0x38>
 8004c8c:	687b      	ldr	r3, [r7, #4]
 8004c8e:	4a2f      	ldr	r2, [pc, #188]	; (8004d4c <TIM_Base_SetConfig+0xf0>)
 8004c90:	4293      	cmp	r3, r2
 8004c92:	d108      	bne.n	8004ca6 <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8004c94:	68fb      	ldr	r3, [r7, #12]
 8004c96:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004c9a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8004c9c:	683b      	ldr	r3, [r7, #0]
 8004c9e:	685b      	ldr	r3, [r3, #4]
 8004ca0:	68fa      	ldr	r2, [r7, #12]
 8004ca2:	4313      	orrs	r3, r2
 8004ca4:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8004ca6:	687b      	ldr	r3, [r7, #4]
 8004ca8:	4a25      	ldr	r2, [pc, #148]	; (8004d40 <TIM_Base_SetConfig+0xe4>)
 8004caa:	4293      	cmp	r3, r2
 8004cac:	d01b      	beq.n	8004ce6 <TIM_Base_SetConfig+0x8a>
 8004cae:	687b      	ldr	r3, [r7, #4]
 8004cb0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004cb4:	d017      	beq.n	8004ce6 <TIM_Base_SetConfig+0x8a>
 8004cb6:	687b      	ldr	r3, [r7, #4]
 8004cb8:	4a22      	ldr	r2, [pc, #136]	; (8004d44 <TIM_Base_SetConfig+0xe8>)
 8004cba:	4293      	cmp	r3, r2
 8004cbc:	d013      	beq.n	8004ce6 <TIM_Base_SetConfig+0x8a>
 8004cbe:	687b      	ldr	r3, [r7, #4]
 8004cc0:	4a21      	ldr	r2, [pc, #132]	; (8004d48 <TIM_Base_SetConfig+0xec>)
 8004cc2:	4293      	cmp	r3, r2
 8004cc4:	d00f      	beq.n	8004ce6 <TIM_Base_SetConfig+0x8a>
 8004cc6:	687b      	ldr	r3, [r7, #4]
 8004cc8:	4a20      	ldr	r2, [pc, #128]	; (8004d4c <TIM_Base_SetConfig+0xf0>)
 8004cca:	4293      	cmp	r3, r2
 8004ccc:	d00b      	beq.n	8004ce6 <TIM_Base_SetConfig+0x8a>
 8004cce:	687b      	ldr	r3, [r7, #4]
 8004cd0:	4a1f      	ldr	r2, [pc, #124]	; (8004d50 <TIM_Base_SetConfig+0xf4>)
 8004cd2:	4293      	cmp	r3, r2
 8004cd4:	d007      	beq.n	8004ce6 <TIM_Base_SetConfig+0x8a>
 8004cd6:	687b      	ldr	r3, [r7, #4]
 8004cd8:	4a1e      	ldr	r2, [pc, #120]	; (8004d54 <TIM_Base_SetConfig+0xf8>)
 8004cda:	4293      	cmp	r3, r2
 8004cdc:	d003      	beq.n	8004ce6 <TIM_Base_SetConfig+0x8a>
 8004cde:	687b      	ldr	r3, [r7, #4]
 8004ce0:	4a1d      	ldr	r2, [pc, #116]	; (8004d58 <TIM_Base_SetConfig+0xfc>)
 8004ce2:	4293      	cmp	r3, r2
 8004ce4:	d108      	bne.n	8004cf8 <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8004ce6:	68fb      	ldr	r3, [r7, #12]
 8004ce8:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004cec:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8004cee:	683b      	ldr	r3, [r7, #0]
 8004cf0:	68db      	ldr	r3, [r3, #12]
 8004cf2:	68fa      	ldr	r2, [r7, #12]
 8004cf4:	4313      	orrs	r3, r2
 8004cf6:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8004cf8:	68fb      	ldr	r3, [r7, #12]
 8004cfa:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8004cfe:	683b      	ldr	r3, [r7, #0]
 8004d00:	695b      	ldr	r3, [r3, #20]
 8004d02:	4313      	orrs	r3, r2
 8004d04:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8004d06:	687b      	ldr	r3, [r7, #4]
 8004d08:	68fa      	ldr	r2, [r7, #12]
 8004d0a:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8004d0c:	683b      	ldr	r3, [r7, #0]
 8004d0e:	689a      	ldr	r2, [r3, #8]
 8004d10:	687b      	ldr	r3, [r7, #4]
 8004d12:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8004d14:	683b      	ldr	r3, [r7, #0]
 8004d16:	681a      	ldr	r2, [r3, #0]
 8004d18:	687b      	ldr	r3, [r7, #4]
 8004d1a:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8004d1c:	687b      	ldr	r3, [r7, #4]
 8004d1e:	4a08      	ldr	r2, [pc, #32]	; (8004d40 <TIM_Base_SetConfig+0xe4>)
 8004d20:	4293      	cmp	r3, r2
 8004d22:	d103      	bne.n	8004d2c <TIM_Base_SetConfig+0xd0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8004d24:	683b      	ldr	r3, [r7, #0]
 8004d26:	691a      	ldr	r2, [r3, #16]
 8004d28:	687b      	ldr	r3, [r7, #4]
 8004d2a:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8004d2c:	687b      	ldr	r3, [r7, #4]
 8004d2e:	2201      	movs	r2, #1
 8004d30:	615a      	str	r2, [r3, #20]
}
 8004d32:	bf00      	nop
 8004d34:	3714      	adds	r7, #20
 8004d36:	46bd      	mov	sp, r7
 8004d38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d3c:	4770      	bx	lr
 8004d3e:	bf00      	nop
 8004d40:	40010000 	.word	0x40010000
 8004d44:	40000400 	.word	0x40000400
 8004d48:	40000800 	.word	0x40000800
 8004d4c:	40000c00 	.word	0x40000c00
 8004d50:	40014000 	.word	0x40014000
 8004d54:	40014400 	.word	0x40014400
 8004d58:	40014800 	.word	0x40014800

08004d5c <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8004d5c:	b480      	push	{r7}
 8004d5e:	b087      	sub	sp, #28
 8004d60:	af00      	add	r7, sp, #0
 8004d62:	6078      	str	r0, [r7, #4]
 8004d64:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004d66:	687b      	ldr	r3, [r7, #4]
 8004d68:	6a1b      	ldr	r3, [r3, #32]
 8004d6a:	f023 0201 	bic.w	r2, r3, #1
 8004d6e:	687b      	ldr	r3, [r7, #4]
 8004d70:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004d72:	687b      	ldr	r3, [r7, #4]
 8004d74:	6a1b      	ldr	r3, [r3, #32]
 8004d76:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004d78:	687b      	ldr	r3, [r7, #4]
 8004d7a:	685b      	ldr	r3, [r3, #4]
 8004d7c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8004d7e:	687b      	ldr	r3, [r7, #4]
 8004d80:	699b      	ldr	r3, [r3, #24]
 8004d82:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8004d84:	68fb      	ldr	r3, [r7, #12]
 8004d86:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004d8a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8004d8c:	68fb      	ldr	r3, [r7, #12]
 8004d8e:	f023 0303 	bic.w	r3, r3, #3
 8004d92:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8004d94:	683b      	ldr	r3, [r7, #0]
 8004d96:	681b      	ldr	r3, [r3, #0]
 8004d98:	68fa      	ldr	r2, [r7, #12]
 8004d9a:	4313      	orrs	r3, r2
 8004d9c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8004d9e:	697b      	ldr	r3, [r7, #20]
 8004da0:	f023 0302 	bic.w	r3, r3, #2
 8004da4:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8004da6:	683b      	ldr	r3, [r7, #0]
 8004da8:	689b      	ldr	r3, [r3, #8]
 8004daa:	697a      	ldr	r2, [r7, #20]
 8004dac:	4313      	orrs	r3, r2
 8004dae:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8004db0:	687b      	ldr	r3, [r7, #4]
 8004db2:	4a1c      	ldr	r2, [pc, #112]	; (8004e24 <TIM_OC1_SetConfig+0xc8>)
 8004db4:	4293      	cmp	r3, r2
 8004db6:	d10c      	bne.n	8004dd2 <TIM_OC1_SetConfig+0x76>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8004db8:	697b      	ldr	r3, [r7, #20]
 8004dba:	f023 0308 	bic.w	r3, r3, #8
 8004dbe:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8004dc0:	683b      	ldr	r3, [r7, #0]
 8004dc2:	68db      	ldr	r3, [r3, #12]
 8004dc4:	697a      	ldr	r2, [r7, #20]
 8004dc6:	4313      	orrs	r3, r2
 8004dc8:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8004dca:	697b      	ldr	r3, [r7, #20]
 8004dcc:	f023 0304 	bic.w	r3, r3, #4
 8004dd0:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004dd2:	687b      	ldr	r3, [r7, #4]
 8004dd4:	4a13      	ldr	r2, [pc, #76]	; (8004e24 <TIM_OC1_SetConfig+0xc8>)
 8004dd6:	4293      	cmp	r3, r2
 8004dd8:	d111      	bne.n	8004dfe <TIM_OC1_SetConfig+0xa2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8004dda:	693b      	ldr	r3, [r7, #16]
 8004ddc:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8004de0:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8004de2:	693b      	ldr	r3, [r7, #16]
 8004de4:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8004de8:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8004dea:	683b      	ldr	r3, [r7, #0]
 8004dec:	695b      	ldr	r3, [r3, #20]
 8004dee:	693a      	ldr	r2, [r7, #16]
 8004df0:	4313      	orrs	r3, r2
 8004df2:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8004df4:	683b      	ldr	r3, [r7, #0]
 8004df6:	699b      	ldr	r3, [r3, #24]
 8004df8:	693a      	ldr	r2, [r7, #16]
 8004dfa:	4313      	orrs	r3, r2
 8004dfc:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004dfe:	687b      	ldr	r3, [r7, #4]
 8004e00:	693a      	ldr	r2, [r7, #16]
 8004e02:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8004e04:	687b      	ldr	r3, [r7, #4]
 8004e06:	68fa      	ldr	r2, [r7, #12]
 8004e08:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8004e0a:	683b      	ldr	r3, [r7, #0]
 8004e0c:	685a      	ldr	r2, [r3, #4]
 8004e0e:	687b      	ldr	r3, [r7, #4]
 8004e10:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004e12:	687b      	ldr	r3, [r7, #4]
 8004e14:	697a      	ldr	r2, [r7, #20]
 8004e16:	621a      	str	r2, [r3, #32]
}
 8004e18:	bf00      	nop
 8004e1a:	371c      	adds	r7, #28
 8004e1c:	46bd      	mov	sp, r7
 8004e1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e22:	4770      	bx	lr
 8004e24:	40010000 	.word	0x40010000

08004e28 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8004e28:	b480      	push	{r7}
 8004e2a:	b087      	sub	sp, #28
 8004e2c:	af00      	add	r7, sp, #0
 8004e2e:	6078      	str	r0, [r7, #4]
 8004e30:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004e32:	687b      	ldr	r3, [r7, #4]
 8004e34:	6a1b      	ldr	r3, [r3, #32]
 8004e36:	f023 0210 	bic.w	r2, r3, #16
 8004e3a:	687b      	ldr	r3, [r7, #4]
 8004e3c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004e3e:	687b      	ldr	r3, [r7, #4]
 8004e40:	6a1b      	ldr	r3, [r3, #32]
 8004e42:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004e44:	687b      	ldr	r3, [r7, #4]
 8004e46:	685b      	ldr	r3, [r3, #4]
 8004e48:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8004e4a:	687b      	ldr	r3, [r7, #4]
 8004e4c:	699b      	ldr	r3, [r3, #24]
 8004e4e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8004e50:	68fb      	ldr	r3, [r7, #12]
 8004e52:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8004e56:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8004e58:	68fb      	ldr	r3, [r7, #12]
 8004e5a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004e5e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8004e60:	683b      	ldr	r3, [r7, #0]
 8004e62:	681b      	ldr	r3, [r3, #0]
 8004e64:	021b      	lsls	r3, r3, #8
 8004e66:	68fa      	ldr	r2, [r7, #12]
 8004e68:	4313      	orrs	r3, r2
 8004e6a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8004e6c:	697b      	ldr	r3, [r7, #20]
 8004e6e:	f023 0320 	bic.w	r3, r3, #32
 8004e72:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8004e74:	683b      	ldr	r3, [r7, #0]
 8004e76:	689b      	ldr	r3, [r3, #8]
 8004e78:	011b      	lsls	r3, r3, #4
 8004e7a:	697a      	ldr	r2, [r7, #20]
 8004e7c:	4313      	orrs	r3, r2
 8004e7e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8004e80:	687b      	ldr	r3, [r7, #4]
 8004e82:	4a1e      	ldr	r2, [pc, #120]	; (8004efc <TIM_OC2_SetConfig+0xd4>)
 8004e84:	4293      	cmp	r3, r2
 8004e86:	d10d      	bne.n	8004ea4 <TIM_OC2_SetConfig+0x7c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8004e88:	697b      	ldr	r3, [r7, #20]
 8004e8a:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8004e8e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8004e90:	683b      	ldr	r3, [r7, #0]
 8004e92:	68db      	ldr	r3, [r3, #12]
 8004e94:	011b      	lsls	r3, r3, #4
 8004e96:	697a      	ldr	r2, [r7, #20]
 8004e98:	4313      	orrs	r3, r2
 8004e9a:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8004e9c:	697b      	ldr	r3, [r7, #20]
 8004e9e:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8004ea2:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004ea4:	687b      	ldr	r3, [r7, #4]
 8004ea6:	4a15      	ldr	r2, [pc, #84]	; (8004efc <TIM_OC2_SetConfig+0xd4>)
 8004ea8:	4293      	cmp	r3, r2
 8004eaa:	d113      	bne.n	8004ed4 <TIM_OC2_SetConfig+0xac>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8004eac:	693b      	ldr	r3, [r7, #16]
 8004eae:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8004eb2:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8004eb4:	693b      	ldr	r3, [r7, #16]
 8004eb6:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8004eba:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8004ebc:	683b      	ldr	r3, [r7, #0]
 8004ebe:	695b      	ldr	r3, [r3, #20]
 8004ec0:	009b      	lsls	r3, r3, #2
 8004ec2:	693a      	ldr	r2, [r7, #16]
 8004ec4:	4313      	orrs	r3, r2
 8004ec6:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8004ec8:	683b      	ldr	r3, [r7, #0]
 8004eca:	699b      	ldr	r3, [r3, #24]
 8004ecc:	009b      	lsls	r3, r3, #2
 8004ece:	693a      	ldr	r2, [r7, #16]
 8004ed0:	4313      	orrs	r3, r2
 8004ed2:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004ed4:	687b      	ldr	r3, [r7, #4]
 8004ed6:	693a      	ldr	r2, [r7, #16]
 8004ed8:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8004eda:	687b      	ldr	r3, [r7, #4]
 8004edc:	68fa      	ldr	r2, [r7, #12]
 8004ede:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8004ee0:	683b      	ldr	r3, [r7, #0]
 8004ee2:	685a      	ldr	r2, [r3, #4]
 8004ee4:	687b      	ldr	r3, [r7, #4]
 8004ee6:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004ee8:	687b      	ldr	r3, [r7, #4]
 8004eea:	697a      	ldr	r2, [r7, #20]
 8004eec:	621a      	str	r2, [r3, #32]
}
 8004eee:	bf00      	nop
 8004ef0:	371c      	adds	r7, #28
 8004ef2:	46bd      	mov	sp, r7
 8004ef4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ef8:	4770      	bx	lr
 8004efa:	bf00      	nop
 8004efc:	40010000 	.word	0x40010000

08004f00 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8004f00:	b480      	push	{r7}
 8004f02:	b087      	sub	sp, #28
 8004f04:	af00      	add	r7, sp, #0
 8004f06:	6078      	str	r0, [r7, #4]
 8004f08:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8004f0a:	687b      	ldr	r3, [r7, #4]
 8004f0c:	6a1b      	ldr	r3, [r3, #32]
 8004f0e:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8004f12:	687b      	ldr	r3, [r7, #4]
 8004f14:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004f16:	687b      	ldr	r3, [r7, #4]
 8004f18:	6a1b      	ldr	r3, [r3, #32]
 8004f1a:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004f1c:	687b      	ldr	r3, [r7, #4]
 8004f1e:	685b      	ldr	r3, [r3, #4]
 8004f20:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8004f22:	687b      	ldr	r3, [r7, #4]
 8004f24:	69db      	ldr	r3, [r3, #28]
 8004f26:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8004f28:	68fb      	ldr	r3, [r7, #12]
 8004f2a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004f2e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8004f30:	68fb      	ldr	r3, [r7, #12]
 8004f32:	f023 0303 	bic.w	r3, r3, #3
 8004f36:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8004f38:	683b      	ldr	r3, [r7, #0]
 8004f3a:	681b      	ldr	r3, [r3, #0]
 8004f3c:	68fa      	ldr	r2, [r7, #12]
 8004f3e:	4313      	orrs	r3, r2
 8004f40:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8004f42:	697b      	ldr	r3, [r7, #20]
 8004f44:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8004f48:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8004f4a:	683b      	ldr	r3, [r7, #0]
 8004f4c:	689b      	ldr	r3, [r3, #8]
 8004f4e:	021b      	lsls	r3, r3, #8
 8004f50:	697a      	ldr	r2, [r7, #20]
 8004f52:	4313      	orrs	r3, r2
 8004f54:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8004f56:	687b      	ldr	r3, [r7, #4]
 8004f58:	4a1d      	ldr	r2, [pc, #116]	; (8004fd0 <TIM_OC3_SetConfig+0xd0>)
 8004f5a:	4293      	cmp	r3, r2
 8004f5c:	d10d      	bne.n	8004f7a <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8004f5e:	697b      	ldr	r3, [r7, #20]
 8004f60:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8004f64:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8004f66:	683b      	ldr	r3, [r7, #0]
 8004f68:	68db      	ldr	r3, [r3, #12]
 8004f6a:	021b      	lsls	r3, r3, #8
 8004f6c:	697a      	ldr	r2, [r7, #20]
 8004f6e:	4313      	orrs	r3, r2
 8004f70:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8004f72:	697b      	ldr	r3, [r7, #20]
 8004f74:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8004f78:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004f7a:	687b      	ldr	r3, [r7, #4]
 8004f7c:	4a14      	ldr	r2, [pc, #80]	; (8004fd0 <TIM_OC3_SetConfig+0xd0>)
 8004f7e:	4293      	cmp	r3, r2
 8004f80:	d113      	bne.n	8004faa <TIM_OC3_SetConfig+0xaa>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8004f82:	693b      	ldr	r3, [r7, #16]
 8004f84:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8004f88:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8004f8a:	693b      	ldr	r3, [r7, #16]
 8004f8c:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8004f90:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8004f92:	683b      	ldr	r3, [r7, #0]
 8004f94:	695b      	ldr	r3, [r3, #20]
 8004f96:	011b      	lsls	r3, r3, #4
 8004f98:	693a      	ldr	r2, [r7, #16]
 8004f9a:	4313      	orrs	r3, r2
 8004f9c:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8004f9e:	683b      	ldr	r3, [r7, #0]
 8004fa0:	699b      	ldr	r3, [r3, #24]
 8004fa2:	011b      	lsls	r3, r3, #4
 8004fa4:	693a      	ldr	r2, [r7, #16]
 8004fa6:	4313      	orrs	r3, r2
 8004fa8:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004faa:	687b      	ldr	r3, [r7, #4]
 8004fac:	693a      	ldr	r2, [r7, #16]
 8004fae:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8004fb0:	687b      	ldr	r3, [r7, #4]
 8004fb2:	68fa      	ldr	r2, [r7, #12]
 8004fb4:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8004fb6:	683b      	ldr	r3, [r7, #0]
 8004fb8:	685a      	ldr	r2, [r3, #4]
 8004fba:	687b      	ldr	r3, [r7, #4]
 8004fbc:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004fbe:	687b      	ldr	r3, [r7, #4]
 8004fc0:	697a      	ldr	r2, [r7, #20]
 8004fc2:	621a      	str	r2, [r3, #32]
}
 8004fc4:	bf00      	nop
 8004fc6:	371c      	adds	r7, #28
 8004fc8:	46bd      	mov	sp, r7
 8004fca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fce:	4770      	bx	lr
 8004fd0:	40010000 	.word	0x40010000

08004fd4 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8004fd4:	b480      	push	{r7}
 8004fd6:	b087      	sub	sp, #28
 8004fd8:	af00      	add	r7, sp, #0
 8004fda:	6078      	str	r0, [r7, #4]
 8004fdc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8004fde:	687b      	ldr	r3, [r7, #4]
 8004fe0:	6a1b      	ldr	r3, [r3, #32]
 8004fe2:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8004fe6:	687b      	ldr	r3, [r7, #4]
 8004fe8:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004fea:	687b      	ldr	r3, [r7, #4]
 8004fec:	6a1b      	ldr	r3, [r3, #32]
 8004fee:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004ff0:	687b      	ldr	r3, [r7, #4]
 8004ff2:	685b      	ldr	r3, [r3, #4]
 8004ff4:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8004ff6:	687b      	ldr	r3, [r7, #4]
 8004ff8:	69db      	ldr	r3, [r3, #28]
 8004ffa:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8004ffc:	68fb      	ldr	r3, [r7, #12]
 8004ffe:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8005002:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8005004:	68fb      	ldr	r3, [r7, #12]
 8005006:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800500a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800500c:	683b      	ldr	r3, [r7, #0]
 800500e:	681b      	ldr	r3, [r3, #0]
 8005010:	021b      	lsls	r3, r3, #8
 8005012:	68fa      	ldr	r2, [r7, #12]
 8005014:	4313      	orrs	r3, r2
 8005016:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8005018:	693b      	ldr	r3, [r7, #16]
 800501a:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800501e:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8005020:	683b      	ldr	r3, [r7, #0]
 8005022:	689b      	ldr	r3, [r3, #8]
 8005024:	031b      	lsls	r3, r3, #12
 8005026:	693a      	ldr	r2, [r7, #16]
 8005028:	4313      	orrs	r3, r2
 800502a:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800502c:	687b      	ldr	r3, [r7, #4]
 800502e:	4a10      	ldr	r2, [pc, #64]	; (8005070 <TIM_OC4_SetConfig+0x9c>)
 8005030:	4293      	cmp	r3, r2
 8005032:	d109      	bne.n	8005048 <TIM_OC4_SetConfig+0x74>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8005034:	697b      	ldr	r3, [r7, #20]
 8005036:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800503a:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 800503c:	683b      	ldr	r3, [r7, #0]
 800503e:	695b      	ldr	r3, [r3, #20]
 8005040:	019b      	lsls	r3, r3, #6
 8005042:	697a      	ldr	r2, [r7, #20]
 8005044:	4313      	orrs	r3, r2
 8005046:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005048:	687b      	ldr	r3, [r7, #4]
 800504a:	697a      	ldr	r2, [r7, #20]
 800504c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800504e:	687b      	ldr	r3, [r7, #4]
 8005050:	68fa      	ldr	r2, [r7, #12]
 8005052:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8005054:	683b      	ldr	r3, [r7, #0]
 8005056:	685a      	ldr	r2, [r3, #4]
 8005058:	687b      	ldr	r3, [r7, #4]
 800505a:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800505c:	687b      	ldr	r3, [r7, #4]
 800505e:	693a      	ldr	r2, [r7, #16]
 8005060:	621a      	str	r2, [r3, #32]
}
 8005062:	bf00      	nop
 8005064:	371c      	adds	r7, #28
 8005066:	46bd      	mov	sp, r7
 8005068:	f85d 7b04 	ldr.w	r7, [sp], #4
 800506c:	4770      	bx	lr
 800506e:	bf00      	nop
 8005070:	40010000 	.word	0x40010000

08005074 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8005074:	b480      	push	{r7}
 8005076:	b087      	sub	sp, #28
 8005078:	af00      	add	r7, sp, #0
 800507a:	60f8      	str	r0, [r7, #12]
 800507c:	60b9      	str	r1, [r7, #8]
 800507e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8005080:	68fb      	ldr	r3, [r7, #12]
 8005082:	6a1b      	ldr	r3, [r3, #32]
 8005084:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005086:	68fb      	ldr	r3, [r7, #12]
 8005088:	6a1b      	ldr	r3, [r3, #32]
 800508a:	f023 0201 	bic.w	r2, r3, #1
 800508e:	68fb      	ldr	r3, [r7, #12]
 8005090:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005092:	68fb      	ldr	r3, [r7, #12]
 8005094:	699b      	ldr	r3, [r3, #24]
 8005096:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8005098:	693b      	ldr	r3, [r7, #16]
 800509a:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800509e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80050a0:	687b      	ldr	r3, [r7, #4]
 80050a2:	011b      	lsls	r3, r3, #4
 80050a4:	693a      	ldr	r2, [r7, #16]
 80050a6:	4313      	orrs	r3, r2
 80050a8:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80050aa:	697b      	ldr	r3, [r7, #20]
 80050ac:	f023 030a 	bic.w	r3, r3, #10
 80050b0:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 80050b2:	697a      	ldr	r2, [r7, #20]
 80050b4:	68bb      	ldr	r3, [r7, #8]
 80050b6:	4313      	orrs	r3, r2
 80050b8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80050ba:	68fb      	ldr	r3, [r7, #12]
 80050bc:	693a      	ldr	r2, [r7, #16]
 80050be:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80050c0:	68fb      	ldr	r3, [r7, #12]
 80050c2:	697a      	ldr	r2, [r7, #20]
 80050c4:	621a      	str	r2, [r3, #32]
}
 80050c6:	bf00      	nop
 80050c8:	371c      	adds	r7, #28
 80050ca:	46bd      	mov	sp, r7
 80050cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050d0:	4770      	bx	lr

080050d2 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80050d2:	b480      	push	{r7}
 80050d4:	b087      	sub	sp, #28
 80050d6:	af00      	add	r7, sp, #0
 80050d8:	60f8      	str	r0, [r7, #12]
 80050da:	60b9      	str	r1, [r7, #8]
 80050dc:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80050de:	68fb      	ldr	r3, [r7, #12]
 80050e0:	6a1b      	ldr	r3, [r3, #32]
 80050e2:	f023 0210 	bic.w	r2, r3, #16
 80050e6:	68fb      	ldr	r3, [r7, #12]
 80050e8:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80050ea:	68fb      	ldr	r3, [r7, #12]
 80050ec:	699b      	ldr	r3, [r3, #24]
 80050ee:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 80050f0:	68fb      	ldr	r3, [r7, #12]
 80050f2:	6a1b      	ldr	r3, [r3, #32]
 80050f4:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80050f6:	697b      	ldr	r3, [r7, #20]
 80050f8:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 80050fc:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80050fe:	687b      	ldr	r3, [r7, #4]
 8005100:	031b      	lsls	r3, r3, #12
 8005102:	697a      	ldr	r2, [r7, #20]
 8005104:	4313      	orrs	r3, r2
 8005106:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8005108:	693b      	ldr	r3, [r7, #16]
 800510a:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 800510e:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8005110:	68bb      	ldr	r3, [r7, #8]
 8005112:	011b      	lsls	r3, r3, #4
 8005114:	693a      	ldr	r2, [r7, #16]
 8005116:	4313      	orrs	r3, r2
 8005118:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800511a:	68fb      	ldr	r3, [r7, #12]
 800511c:	697a      	ldr	r2, [r7, #20]
 800511e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005120:	68fb      	ldr	r3, [r7, #12]
 8005122:	693a      	ldr	r2, [r7, #16]
 8005124:	621a      	str	r2, [r3, #32]
}
 8005126:	bf00      	nop
 8005128:	371c      	adds	r7, #28
 800512a:	46bd      	mov	sp, r7
 800512c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005130:	4770      	bx	lr

08005132 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8005132:	b480      	push	{r7}
 8005134:	b085      	sub	sp, #20
 8005136:	af00      	add	r7, sp, #0
 8005138:	6078      	str	r0, [r7, #4]
 800513a:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800513c:	687b      	ldr	r3, [r7, #4]
 800513e:	689b      	ldr	r3, [r3, #8]
 8005140:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8005142:	68fb      	ldr	r3, [r7, #12]
 8005144:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005148:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800514a:	683a      	ldr	r2, [r7, #0]
 800514c:	68fb      	ldr	r3, [r7, #12]
 800514e:	4313      	orrs	r3, r2
 8005150:	f043 0307 	orr.w	r3, r3, #7
 8005154:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8005156:	687b      	ldr	r3, [r7, #4]
 8005158:	68fa      	ldr	r2, [r7, #12]
 800515a:	609a      	str	r2, [r3, #8]
}
 800515c:	bf00      	nop
 800515e:	3714      	adds	r7, #20
 8005160:	46bd      	mov	sp, r7
 8005162:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005166:	4770      	bx	lr

08005168 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8005168:	b480      	push	{r7}
 800516a:	b087      	sub	sp, #28
 800516c:	af00      	add	r7, sp, #0
 800516e:	60f8      	str	r0, [r7, #12]
 8005170:	60b9      	str	r1, [r7, #8]
 8005172:	607a      	str	r2, [r7, #4]
 8005174:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8005176:	68fb      	ldr	r3, [r7, #12]
 8005178:	689b      	ldr	r3, [r3, #8]
 800517a:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800517c:	697b      	ldr	r3, [r7, #20]
 800517e:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8005182:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8005184:	683b      	ldr	r3, [r7, #0]
 8005186:	021a      	lsls	r2, r3, #8
 8005188:	687b      	ldr	r3, [r7, #4]
 800518a:	431a      	orrs	r2, r3
 800518c:	68bb      	ldr	r3, [r7, #8]
 800518e:	4313      	orrs	r3, r2
 8005190:	697a      	ldr	r2, [r7, #20]
 8005192:	4313      	orrs	r3, r2
 8005194:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8005196:	68fb      	ldr	r3, [r7, #12]
 8005198:	697a      	ldr	r2, [r7, #20]
 800519a:	609a      	str	r2, [r3, #8]
}
 800519c:	bf00      	nop
 800519e:	371c      	adds	r7, #28
 80051a0:	46bd      	mov	sp, r7
 80051a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051a6:	4770      	bx	lr

080051a8 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 80051a8:	b480      	push	{r7}
 80051aa:	b085      	sub	sp, #20
 80051ac:	af00      	add	r7, sp, #0
 80051ae:	6078      	str	r0, [r7, #4]
 80051b0:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80051b2:	687b      	ldr	r3, [r7, #4]
 80051b4:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80051b8:	2b01      	cmp	r3, #1
 80051ba:	d101      	bne.n	80051c0 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80051bc:	2302      	movs	r3, #2
 80051be:	e050      	b.n	8005262 <HAL_TIMEx_MasterConfigSynchronization+0xba>
 80051c0:	687b      	ldr	r3, [r7, #4]
 80051c2:	2201      	movs	r2, #1
 80051c4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80051c8:	687b      	ldr	r3, [r7, #4]
 80051ca:	2202      	movs	r2, #2
 80051cc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80051d0:	687b      	ldr	r3, [r7, #4]
 80051d2:	681b      	ldr	r3, [r3, #0]
 80051d4:	685b      	ldr	r3, [r3, #4]
 80051d6:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80051d8:	687b      	ldr	r3, [r7, #4]
 80051da:	681b      	ldr	r3, [r3, #0]
 80051dc:	689b      	ldr	r3, [r3, #8]
 80051de:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80051e0:	68fb      	ldr	r3, [r7, #12]
 80051e2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80051e6:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80051e8:	683b      	ldr	r3, [r7, #0]
 80051ea:	681b      	ldr	r3, [r3, #0]
 80051ec:	68fa      	ldr	r2, [r7, #12]
 80051ee:	4313      	orrs	r3, r2
 80051f0:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80051f2:	687b      	ldr	r3, [r7, #4]
 80051f4:	681b      	ldr	r3, [r3, #0]
 80051f6:	68fa      	ldr	r2, [r7, #12]
 80051f8:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80051fa:	687b      	ldr	r3, [r7, #4]
 80051fc:	681b      	ldr	r3, [r3, #0]
 80051fe:	4a1c      	ldr	r2, [pc, #112]	; (8005270 <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 8005200:	4293      	cmp	r3, r2
 8005202:	d018      	beq.n	8005236 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8005204:	687b      	ldr	r3, [r7, #4]
 8005206:	681b      	ldr	r3, [r3, #0]
 8005208:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800520c:	d013      	beq.n	8005236 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 800520e:	687b      	ldr	r3, [r7, #4]
 8005210:	681b      	ldr	r3, [r3, #0]
 8005212:	4a18      	ldr	r2, [pc, #96]	; (8005274 <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 8005214:	4293      	cmp	r3, r2
 8005216:	d00e      	beq.n	8005236 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8005218:	687b      	ldr	r3, [r7, #4]
 800521a:	681b      	ldr	r3, [r3, #0]
 800521c:	4a16      	ldr	r2, [pc, #88]	; (8005278 <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 800521e:	4293      	cmp	r3, r2
 8005220:	d009      	beq.n	8005236 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8005222:	687b      	ldr	r3, [r7, #4]
 8005224:	681b      	ldr	r3, [r3, #0]
 8005226:	4a15      	ldr	r2, [pc, #84]	; (800527c <HAL_TIMEx_MasterConfigSynchronization+0xd4>)
 8005228:	4293      	cmp	r3, r2
 800522a:	d004      	beq.n	8005236 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 800522c:	687b      	ldr	r3, [r7, #4]
 800522e:	681b      	ldr	r3, [r3, #0]
 8005230:	4a13      	ldr	r2, [pc, #76]	; (8005280 <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 8005232:	4293      	cmp	r3, r2
 8005234:	d10c      	bne.n	8005250 <HAL_TIMEx_MasterConfigSynchronization+0xa8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8005236:	68bb      	ldr	r3, [r7, #8]
 8005238:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800523c:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800523e:	683b      	ldr	r3, [r7, #0]
 8005240:	685b      	ldr	r3, [r3, #4]
 8005242:	68ba      	ldr	r2, [r7, #8]
 8005244:	4313      	orrs	r3, r2
 8005246:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8005248:	687b      	ldr	r3, [r7, #4]
 800524a:	681b      	ldr	r3, [r3, #0]
 800524c:	68ba      	ldr	r2, [r7, #8]
 800524e:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8005250:	687b      	ldr	r3, [r7, #4]
 8005252:	2201      	movs	r2, #1
 8005254:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8005258:	687b      	ldr	r3, [r7, #4]
 800525a:	2200      	movs	r2, #0
 800525c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8005260:	2300      	movs	r3, #0
}
 8005262:	4618      	mov	r0, r3
 8005264:	3714      	adds	r7, #20
 8005266:	46bd      	mov	sp, r7
 8005268:	f85d 7b04 	ldr.w	r7, [sp], #4
 800526c:	4770      	bx	lr
 800526e:	bf00      	nop
 8005270:	40010000 	.word	0x40010000
 8005274:	40000400 	.word	0x40000400
 8005278:	40000800 	.word	0x40000800
 800527c:	40000c00 	.word	0x40000c00
 8005280:	40014000 	.word	0x40014000

08005284 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8005284:	b580      	push	{r7, lr}
 8005286:	b082      	sub	sp, #8
 8005288:	af00      	add	r7, sp, #0
 800528a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800528c:	687b      	ldr	r3, [r7, #4]
 800528e:	2b00      	cmp	r3, #0
 8005290:	d101      	bne.n	8005296 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8005292:	2301      	movs	r3, #1
 8005294:	e03f      	b.n	8005316 <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8005296:	687b      	ldr	r3, [r7, #4]
 8005298:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800529c:	b2db      	uxtb	r3, r3
 800529e:	2b00      	cmp	r3, #0
 80052a0:	d106      	bne.n	80052b0 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80052a2:	687b      	ldr	r3, [r7, #4]
 80052a4:	2200      	movs	r2, #0
 80052a6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80052aa:	6878      	ldr	r0, [r7, #4]
 80052ac:	f7fd f944 	bl	8002538 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80052b0:	687b      	ldr	r3, [r7, #4]
 80052b2:	2224      	movs	r2, #36	; 0x24
 80052b4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 80052b8:	687b      	ldr	r3, [r7, #4]
 80052ba:	681b      	ldr	r3, [r3, #0]
 80052bc:	68da      	ldr	r2, [r3, #12]
 80052be:	687b      	ldr	r3, [r7, #4]
 80052c0:	681b      	ldr	r3, [r3, #0]
 80052c2:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80052c6:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 80052c8:	6878      	ldr	r0, [r7, #4]
 80052ca:	f000 fb9b 	bl	8005a04 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80052ce:	687b      	ldr	r3, [r7, #4]
 80052d0:	681b      	ldr	r3, [r3, #0]
 80052d2:	691a      	ldr	r2, [r3, #16]
 80052d4:	687b      	ldr	r3, [r7, #4]
 80052d6:	681b      	ldr	r3, [r3, #0]
 80052d8:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80052dc:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80052de:	687b      	ldr	r3, [r7, #4]
 80052e0:	681b      	ldr	r3, [r3, #0]
 80052e2:	695a      	ldr	r2, [r3, #20]
 80052e4:	687b      	ldr	r3, [r7, #4]
 80052e6:	681b      	ldr	r3, [r3, #0]
 80052e8:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80052ec:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80052ee:	687b      	ldr	r3, [r7, #4]
 80052f0:	681b      	ldr	r3, [r3, #0]
 80052f2:	68da      	ldr	r2, [r3, #12]
 80052f4:	687b      	ldr	r3, [r7, #4]
 80052f6:	681b      	ldr	r3, [r3, #0]
 80052f8:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80052fc:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80052fe:	687b      	ldr	r3, [r7, #4]
 8005300:	2200      	movs	r2, #0
 8005302:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 8005304:	687b      	ldr	r3, [r7, #4]
 8005306:	2220      	movs	r2, #32
 8005308:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 800530c:	687b      	ldr	r3, [r7, #4]
 800530e:	2220      	movs	r2, #32
 8005310:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8005314:	2300      	movs	r3, #0
}
 8005316:	4618      	mov	r0, r3
 8005318:	3708      	adds	r7, #8
 800531a:	46bd      	mov	sp, r7
 800531c:	bd80      	pop	{r7, pc}

0800531e <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800531e:	b580      	push	{r7, lr}
 8005320:	b08a      	sub	sp, #40	; 0x28
 8005322:	af02      	add	r7, sp, #8
 8005324:	60f8      	str	r0, [r7, #12]
 8005326:	60b9      	str	r1, [r7, #8]
 8005328:	603b      	str	r3, [r7, #0]
 800532a:	4613      	mov	r3, r2
 800532c:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 800532e:	2300      	movs	r3, #0
 8005330:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8005332:	68fb      	ldr	r3, [r7, #12]
 8005334:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005338:	b2db      	uxtb	r3, r3
 800533a:	2b20      	cmp	r3, #32
 800533c:	d17c      	bne.n	8005438 <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 800533e:	68bb      	ldr	r3, [r7, #8]
 8005340:	2b00      	cmp	r3, #0
 8005342:	d002      	beq.n	800534a <HAL_UART_Transmit+0x2c>
 8005344:	88fb      	ldrh	r3, [r7, #6]
 8005346:	2b00      	cmp	r3, #0
 8005348:	d101      	bne.n	800534e <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 800534a:	2301      	movs	r3, #1
 800534c:	e075      	b.n	800543a <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 800534e:	68fb      	ldr	r3, [r7, #12]
 8005350:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005354:	2b01      	cmp	r3, #1
 8005356:	d101      	bne.n	800535c <HAL_UART_Transmit+0x3e>
 8005358:	2302      	movs	r3, #2
 800535a:	e06e      	b.n	800543a <HAL_UART_Transmit+0x11c>
 800535c:	68fb      	ldr	r3, [r7, #12]
 800535e:	2201      	movs	r2, #1
 8005360:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005364:	68fb      	ldr	r3, [r7, #12]
 8005366:	2200      	movs	r2, #0
 8005368:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800536a:	68fb      	ldr	r3, [r7, #12]
 800536c:	2221      	movs	r2, #33	; 0x21
 800536e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8005372:	f7fd fb35 	bl	80029e0 <HAL_GetTick>
 8005376:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8005378:	68fb      	ldr	r3, [r7, #12]
 800537a:	88fa      	ldrh	r2, [r7, #6]
 800537c:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 800537e:	68fb      	ldr	r3, [r7, #12]
 8005380:	88fa      	ldrh	r2, [r7, #6]
 8005382:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005384:	68fb      	ldr	r3, [r7, #12]
 8005386:	689b      	ldr	r3, [r3, #8]
 8005388:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800538c:	d108      	bne.n	80053a0 <HAL_UART_Transmit+0x82>
 800538e:	68fb      	ldr	r3, [r7, #12]
 8005390:	691b      	ldr	r3, [r3, #16]
 8005392:	2b00      	cmp	r3, #0
 8005394:	d104      	bne.n	80053a0 <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 8005396:	2300      	movs	r3, #0
 8005398:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800539a:	68bb      	ldr	r3, [r7, #8]
 800539c:	61bb      	str	r3, [r7, #24]
 800539e:	e003      	b.n	80053a8 <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 80053a0:	68bb      	ldr	r3, [r7, #8]
 80053a2:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80053a4:	2300      	movs	r3, #0
 80053a6:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 80053a8:	68fb      	ldr	r3, [r7, #12]
 80053aa:	2200      	movs	r2, #0
 80053ac:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    while (huart->TxXferCount > 0U)
 80053b0:	e02a      	b.n	8005408 <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80053b2:	683b      	ldr	r3, [r7, #0]
 80053b4:	9300      	str	r3, [sp, #0]
 80053b6:	697b      	ldr	r3, [r7, #20]
 80053b8:	2200      	movs	r2, #0
 80053ba:	2180      	movs	r1, #128	; 0x80
 80053bc:	68f8      	ldr	r0, [r7, #12]
 80053be:	f000 f988 	bl	80056d2 <UART_WaitOnFlagUntilTimeout>
 80053c2:	4603      	mov	r3, r0
 80053c4:	2b00      	cmp	r3, #0
 80053c6:	d001      	beq.n	80053cc <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 80053c8:	2303      	movs	r3, #3
 80053ca:	e036      	b.n	800543a <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 80053cc:	69fb      	ldr	r3, [r7, #28]
 80053ce:	2b00      	cmp	r3, #0
 80053d0:	d10b      	bne.n	80053ea <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 80053d2:	69bb      	ldr	r3, [r7, #24]
 80053d4:	881b      	ldrh	r3, [r3, #0]
 80053d6:	461a      	mov	r2, r3
 80053d8:	68fb      	ldr	r3, [r7, #12]
 80053da:	681b      	ldr	r3, [r3, #0]
 80053dc:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80053e0:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 80053e2:	69bb      	ldr	r3, [r7, #24]
 80053e4:	3302      	adds	r3, #2
 80053e6:	61bb      	str	r3, [r7, #24]
 80053e8:	e007      	b.n	80053fa <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 80053ea:	69fb      	ldr	r3, [r7, #28]
 80053ec:	781a      	ldrb	r2, [r3, #0]
 80053ee:	68fb      	ldr	r3, [r7, #12]
 80053f0:	681b      	ldr	r3, [r3, #0]
 80053f2:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 80053f4:	69fb      	ldr	r3, [r7, #28]
 80053f6:	3301      	adds	r3, #1
 80053f8:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80053fa:	68fb      	ldr	r3, [r7, #12]
 80053fc:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80053fe:	b29b      	uxth	r3, r3
 8005400:	3b01      	subs	r3, #1
 8005402:	b29a      	uxth	r2, r3
 8005404:	68fb      	ldr	r3, [r7, #12]
 8005406:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 8005408:	68fb      	ldr	r3, [r7, #12]
 800540a:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800540c:	b29b      	uxth	r3, r3
 800540e:	2b00      	cmp	r3, #0
 8005410:	d1cf      	bne.n	80053b2 <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8005412:	683b      	ldr	r3, [r7, #0]
 8005414:	9300      	str	r3, [sp, #0]
 8005416:	697b      	ldr	r3, [r7, #20]
 8005418:	2200      	movs	r2, #0
 800541a:	2140      	movs	r1, #64	; 0x40
 800541c:	68f8      	ldr	r0, [r7, #12]
 800541e:	f000 f958 	bl	80056d2 <UART_WaitOnFlagUntilTimeout>
 8005422:	4603      	mov	r3, r0
 8005424:	2b00      	cmp	r3, #0
 8005426:	d001      	beq.n	800542c <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 8005428:	2303      	movs	r3, #3
 800542a:	e006      	b.n	800543a <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800542c:	68fb      	ldr	r3, [r7, #12]
 800542e:	2220      	movs	r2, #32
 8005430:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 8005434:	2300      	movs	r3, #0
 8005436:	e000      	b.n	800543a <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 8005438:	2302      	movs	r3, #2
  }
}
 800543a:	4618      	mov	r0, r3
 800543c:	3720      	adds	r7, #32
 800543e:	46bd      	mov	sp, r7
 8005440:	bd80      	pop	{r7, pc}

08005442 <HAL_UART_Receive_DMA>:
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @note   When the UART parity is enabled (PCE = 1) the received data contains the parity bit.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8005442:	b580      	push	{r7, lr}
 8005444:	b084      	sub	sp, #16
 8005446:	af00      	add	r7, sp, #0
 8005448:	60f8      	str	r0, [r7, #12]
 800544a:	60b9      	str	r1, [r7, #8]
 800544c:	4613      	mov	r3, r2
 800544e:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8005450:	68fb      	ldr	r3, [r7, #12]
 8005452:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8005456:	b2db      	uxtb	r3, r3
 8005458:	2b20      	cmp	r3, #32
 800545a:	d11d      	bne.n	8005498 <HAL_UART_Receive_DMA+0x56>
  {
    if ((pData == NULL) || (Size == 0U))
 800545c:	68bb      	ldr	r3, [r7, #8]
 800545e:	2b00      	cmp	r3, #0
 8005460:	d002      	beq.n	8005468 <HAL_UART_Receive_DMA+0x26>
 8005462:	88fb      	ldrh	r3, [r7, #6]
 8005464:	2b00      	cmp	r3, #0
 8005466:	d101      	bne.n	800546c <HAL_UART_Receive_DMA+0x2a>
    {
      return HAL_ERROR;
 8005468:	2301      	movs	r3, #1
 800546a:	e016      	b.n	800549a <HAL_UART_Receive_DMA+0x58>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 800546c:	68fb      	ldr	r3, [r7, #12]
 800546e:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005472:	2b01      	cmp	r3, #1
 8005474:	d101      	bne.n	800547a <HAL_UART_Receive_DMA+0x38>
 8005476:	2302      	movs	r3, #2
 8005478:	e00f      	b.n	800549a <HAL_UART_Receive_DMA+0x58>
 800547a:	68fb      	ldr	r3, [r7, #12]
 800547c:	2201      	movs	r2, #1
 800547e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005482:	68fb      	ldr	r3, [r7, #12]
 8005484:	2200      	movs	r2, #0
 8005486:	631a      	str	r2, [r3, #48]	; 0x30

    return (UART_Start_Receive_DMA(huart, pData, Size));
 8005488:	88fb      	ldrh	r3, [r7, #6]
 800548a:	461a      	mov	r2, r3
 800548c:	68b9      	ldr	r1, [r7, #8]
 800548e:	68f8      	ldr	r0, [r7, #12]
 8005490:	f000 f98e 	bl	80057b0 <UART_Start_Receive_DMA>
 8005494:	4603      	mov	r3, r0
 8005496:	e000      	b.n	800549a <HAL_UART_Receive_DMA+0x58>
  }
  else
  {
    return HAL_BUSY;
 8005498:	2302      	movs	r3, #2
  }
}
 800549a:	4618      	mov	r0, r3
 800549c:	3710      	adds	r7, #16
 800549e:	46bd      	mov	sp, r7
 80054a0:	bd80      	pop	{r7, pc}

080054a2 <HAL_UART_RxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 80054a2:	b480      	push	{r7}
 80054a4:	b083      	sub	sp, #12
 80054a6:	af00      	add	r7, sp, #0
 80054a8:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback could be implemented in the user file
   */
}
 80054aa:	bf00      	nop
 80054ac:	370c      	adds	r7, #12
 80054ae:	46bd      	mov	sp, r7
 80054b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054b4:	4770      	bx	lr

080054b6 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 80054b6:	b480      	push	{r7}
 80054b8:	b083      	sub	sp, #12
 80054ba:	af00      	add	r7, sp, #0
 80054bc:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 80054be:	bf00      	nop
 80054c0:	370c      	adds	r7, #12
 80054c2:	46bd      	mov	sp, r7
 80054c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054c8:	4770      	bx	lr

080054ca <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 80054ca:	b480      	push	{r7}
 80054cc:	b083      	sub	sp, #12
 80054ce:	af00      	add	r7, sp, #0
 80054d0:	6078      	str	r0, [r7, #4]
 80054d2:	460b      	mov	r3, r1
 80054d4:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 80054d6:	bf00      	nop
 80054d8:	370c      	adds	r7, #12
 80054da:	46bd      	mov	sp, r7
 80054dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054e0:	4770      	bx	lr

080054e2 <UART_DMAReceiveCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 80054e2:	b580      	push	{r7, lr}
 80054e4:	b09c      	sub	sp, #112	; 0x70
 80054e6:	af00      	add	r7, sp, #0
 80054e8:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80054ea:	687b      	ldr	r3, [r7, #4]
 80054ec:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80054ee:	66fb      	str	r3, [r7, #108]	; 0x6c
  /* DMA Normal mode*/
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) == 0U)
 80054f0:	687b      	ldr	r3, [r7, #4]
 80054f2:	681b      	ldr	r3, [r3, #0]
 80054f4:	681b      	ldr	r3, [r3, #0]
 80054f6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80054fa:	2b00      	cmp	r3, #0
 80054fc:	d172      	bne.n	80055e4 <UART_DMAReceiveCplt+0x102>
  {
    huart->RxXferCount = 0U;
 80054fe:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005500:	2200      	movs	r2, #0
 8005502:	85da      	strh	r2, [r3, #46]	; 0x2e

    /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8005504:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005506:	681b      	ldr	r3, [r3, #0]
 8005508:	330c      	adds	r3, #12
 800550a:	64fb      	str	r3, [r7, #76]	; 0x4c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800550c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800550e:	e853 3f00 	ldrex	r3, [r3]
 8005512:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 8005514:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8005516:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800551a:	66bb      	str	r3, [r7, #104]	; 0x68
 800551c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800551e:	681b      	ldr	r3, [r3, #0]
 8005520:	330c      	adds	r3, #12
 8005522:	6eba      	ldr	r2, [r7, #104]	; 0x68
 8005524:	65ba      	str	r2, [r7, #88]	; 0x58
 8005526:	657b      	str	r3, [r7, #84]	; 0x54
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005528:	6d79      	ldr	r1, [r7, #84]	; 0x54
 800552a:	6dba      	ldr	r2, [r7, #88]	; 0x58
 800552c:	e841 2300 	strex	r3, r2, [r1]
 8005530:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 8005532:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8005534:	2b00      	cmp	r3, #0
 8005536:	d1e5      	bne.n	8005504 <UART_DMAReceiveCplt+0x22>
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005538:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800553a:	681b      	ldr	r3, [r3, #0]
 800553c:	3314      	adds	r3, #20
 800553e:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005540:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005542:	e853 3f00 	ldrex	r3, [r3]
 8005546:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8005548:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800554a:	f023 0301 	bic.w	r3, r3, #1
 800554e:	667b      	str	r3, [r7, #100]	; 0x64
 8005550:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005552:	681b      	ldr	r3, [r3, #0]
 8005554:	3314      	adds	r3, #20
 8005556:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 8005558:	647a      	str	r2, [r7, #68]	; 0x44
 800555a:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800555c:	6c39      	ldr	r1, [r7, #64]	; 0x40
 800555e:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8005560:	e841 2300 	strex	r3, r2, [r1]
 8005564:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8005566:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005568:	2b00      	cmp	r3, #0
 800556a:	d1e5      	bne.n	8005538 <UART_DMAReceiveCplt+0x56>

    /* Disable the DMA transfer for the receiver request by setting the DMAR bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800556c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800556e:	681b      	ldr	r3, [r3, #0]
 8005570:	3314      	adds	r3, #20
 8005572:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005574:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005576:	e853 3f00 	ldrex	r3, [r3]
 800557a:	623b      	str	r3, [r7, #32]
   return(result);
 800557c:	6a3b      	ldr	r3, [r7, #32]
 800557e:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8005582:	663b      	str	r3, [r7, #96]	; 0x60
 8005584:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005586:	681b      	ldr	r3, [r3, #0]
 8005588:	3314      	adds	r3, #20
 800558a:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 800558c:	633a      	str	r2, [r7, #48]	; 0x30
 800558e:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005590:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8005592:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8005594:	e841 2300 	strex	r3, r2, [r1]
 8005598:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 800559a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800559c:	2b00      	cmp	r3, #0
 800559e:	d1e5      	bne.n	800556c <UART_DMAReceiveCplt+0x8a>

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 80055a0:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80055a2:	2220      	movs	r2, #32
 80055a4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80055a8:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80055aa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80055ac:	2b01      	cmp	r3, #1
 80055ae:	d119      	bne.n	80055e4 <UART_DMAReceiveCplt+0x102>
    {
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80055b0:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80055b2:	681b      	ldr	r3, [r3, #0]
 80055b4:	330c      	adds	r3, #12
 80055b6:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80055b8:	693b      	ldr	r3, [r7, #16]
 80055ba:	e853 3f00 	ldrex	r3, [r3]
 80055be:	60fb      	str	r3, [r7, #12]
   return(result);
 80055c0:	68fb      	ldr	r3, [r7, #12]
 80055c2:	f023 0310 	bic.w	r3, r3, #16
 80055c6:	65fb      	str	r3, [r7, #92]	; 0x5c
 80055c8:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80055ca:	681b      	ldr	r3, [r3, #0]
 80055cc:	330c      	adds	r3, #12
 80055ce:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 80055d0:	61fa      	str	r2, [r7, #28]
 80055d2:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80055d4:	69b9      	ldr	r1, [r7, #24]
 80055d6:	69fa      	ldr	r2, [r7, #28]
 80055d8:	e841 2300 	strex	r3, r2, [r1]
 80055dc:	617b      	str	r3, [r7, #20]
   return(result);
 80055de:	697b      	ldr	r3, [r7, #20]
 80055e0:	2b00      	cmp	r3, #0
 80055e2:	d1e5      	bne.n	80055b0 <UART_DMAReceiveCplt+0xce>
    }
  }

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80055e4:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80055e6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80055e8:	2b01      	cmp	r3, #1
 80055ea:	d106      	bne.n	80055fa <UART_DMAReceiveCplt+0x118>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80055ec:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80055ee:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 80055f0:	4619      	mov	r1, r3
 80055f2:	6ef8      	ldr	r0, [r7, #108]	; 0x6c
 80055f4:	f7ff ff69 	bl	80054ca <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 80055f8:	e002      	b.n	8005600 <UART_DMAReceiveCplt+0x11e>
    HAL_UART_RxCpltCallback(huart);
 80055fa:	6ef8      	ldr	r0, [r7, #108]	; 0x6c
 80055fc:	f7fc feda 	bl	80023b4 <HAL_UART_RxCpltCallback>
}
 8005600:	bf00      	nop
 8005602:	3770      	adds	r7, #112	; 0x70
 8005604:	46bd      	mov	sp, r7
 8005606:	bd80      	pop	{r7, pc}

08005608 <UART_DMARxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8005608:	b580      	push	{r7, lr}
 800560a:	b084      	sub	sp, #16
 800560c:	af00      	add	r7, sp, #0
 800560e:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8005610:	687b      	ldr	r3, [r7, #4]
 8005612:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005614:	60fb      	str	r3, [r7, #12]

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005616:	68fb      	ldr	r3, [r7, #12]
 8005618:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800561a:	2b01      	cmp	r3, #1
 800561c:	d108      	bne.n	8005630 <UART_DMARxHalfCplt+0x28>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize / 2U);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize / 2U);
 800561e:	68fb      	ldr	r3, [r7, #12]
 8005620:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8005622:	085b      	lsrs	r3, r3, #1
 8005624:	b29b      	uxth	r3, r3
 8005626:	4619      	mov	r1, r3
 8005628:	68f8      	ldr	r0, [r7, #12]
 800562a:	f7ff ff4e 	bl	80054ca <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 800562e:	e002      	b.n	8005636 <UART_DMARxHalfCplt+0x2e>
    HAL_UART_RxHalfCpltCallback(huart);
 8005630:	68f8      	ldr	r0, [r7, #12]
 8005632:	f7ff ff36 	bl	80054a2 <HAL_UART_RxHalfCpltCallback>
}
 8005636:	bf00      	nop
 8005638:	3710      	adds	r7, #16
 800563a:	46bd      	mov	sp, r7
 800563c:	bd80      	pop	{r7, pc}

0800563e <UART_DMAError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 800563e:	b580      	push	{r7, lr}
 8005640:	b084      	sub	sp, #16
 8005642:	af00      	add	r7, sp, #0
 8005644:	6078      	str	r0, [r7, #4]
  uint32_t dmarequest = 0x00U;
 8005646:	2300      	movs	r3, #0
 8005648:	60fb      	str	r3, [r7, #12]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800564a:	687b      	ldr	r3, [r7, #4]
 800564c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800564e:	60bb      	str	r3, [r7, #8]

  /* Stop UART DMA Tx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 8005650:	68bb      	ldr	r3, [r7, #8]
 8005652:	681b      	ldr	r3, [r3, #0]
 8005654:	695b      	ldr	r3, [r3, #20]
 8005656:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800565a:	2b80      	cmp	r3, #128	; 0x80
 800565c:	bf0c      	ite	eq
 800565e:	2301      	moveq	r3, #1
 8005660:	2300      	movne	r3, #0
 8005662:	b2db      	uxtb	r3, r3
 8005664:	60fb      	str	r3, [r7, #12]
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 8005666:	68bb      	ldr	r3, [r7, #8]
 8005668:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800566c:	b2db      	uxtb	r3, r3
 800566e:	2b21      	cmp	r3, #33	; 0x21
 8005670:	d108      	bne.n	8005684 <UART_DMAError+0x46>
 8005672:	68fb      	ldr	r3, [r7, #12]
 8005674:	2b00      	cmp	r3, #0
 8005676:	d005      	beq.n	8005684 <UART_DMAError+0x46>
  {
    huart->TxXferCount = 0x00U;
 8005678:	68bb      	ldr	r3, [r7, #8]
 800567a:	2200      	movs	r2, #0
 800567c:	84da      	strh	r2, [r3, #38]	; 0x26
    UART_EndTxTransfer(huart);
 800567e:	68b8      	ldr	r0, [r7, #8]
 8005680:	f000 f934 	bl	80058ec <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8005684:	68bb      	ldr	r3, [r7, #8]
 8005686:	681b      	ldr	r3, [r3, #0]
 8005688:	695b      	ldr	r3, [r3, #20]
 800568a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800568e:	2b40      	cmp	r3, #64	; 0x40
 8005690:	bf0c      	ite	eq
 8005692:	2301      	moveq	r3, #1
 8005694:	2300      	movne	r3, #0
 8005696:	b2db      	uxtb	r3, r3
 8005698:	60fb      	str	r3, [r7, #12]
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 800569a:	68bb      	ldr	r3, [r7, #8]
 800569c:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80056a0:	b2db      	uxtb	r3, r3
 80056a2:	2b22      	cmp	r3, #34	; 0x22
 80056a4:	d108      	bne.n	80056b8 <UART_DMAError+0x7a>
 80056a6:	68fb      	ldr	r3, [r7, #12]
 80056a8:	2b00      	cmp	r3, #0
 80056aa:	d005      	beq.n	80056b8 <UART_DMAError+0x7a>
  {
    huart->RxXferCount = 0x00U;
 80056ac:	68bb      	ldr	r3, [r7, #8]
 80056ae:	2200      	movs	r2, #0
 80056b0:	85da      	strh	r2, [r3, #46]	; 0x2e
    UART_EndRxTransfer(huart);
 80056b2:	68b8      	ldr	r0, [r7, #8]
 80056b4:	f000 f942 	bl	800593c <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 80056b8:	68bb      	ldr	r3, [r7, #8]
 80056ba:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80056bc:	f043 0210 	orr.w	r2, r3, #16
 80056c0:	68bb      	ldr	r3, [r7, #8]
 80056c2:	641a      	str	r2, [r3, #64]	; 0x40
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80056c4:	68b8      	ldr	r0, [r7, #8]
 80056c6:	f7ff fef6 	bl	80054b6 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80056ca:	bf00      	nop
 80056cc:	3710      	adds	r7, #16
 80056ce:	46bd      	mov	sp, r7
 80056d0:	bd80      	pop	{r7, pc}

080056d2 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 80056d2:	b580      	push	{r7, lr}
 80056d4:	b090      	sub	sp, #64	; 0x40
 80056d6:	af00      	add	r7, sp, #0
 80056d8:	60f8      	str	r0, [r7, #12]
 80056da:	60b9      	str	r1, [r7, #8]
 80056dc:	603b      	str	r3, [r7, #0]
 80056de:	4613      	mov	r3, r2
 80056e0:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80056e2:	e050      	b.n	8005786 <UART_WaitOnFlagUntilTimeout+0xb4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80056e4:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80056e6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80056ea:	d04c      	beq.n	8005786 <UART_WaitOnFlagUntilTimeout+0xb4>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 80056ec:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80056ee:	2b00      	cmp	r3, #0
 80056f0:	d007      	beq.n	8005702 <UART_WaitOnFlagUntilTimeout+0x30>
 80056f2:	f7fd f975 	bl	80029e0 <HAL_GetTick>
 80056f6:	4602      	mov	r2, r0
 80056f8:	683b      	ldr	r3, [r7, #0]
 80056fa:	1ad3      	subs	r3, r2, r3
 80056fc:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80056fe:	429a      	cmp	r2, r3
 8005700:	d241      	bcs.n	8005786 <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8005702:	68fb      	ldr	r3, [r7, #12]
 8005704:	681b      	ldr	r3, [r3, #0]
 8005706:	330c      	adds	r3, #12
 8005708:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800570a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800570c:	e853 3f00 	ldrex	r3, [r3]
 8005710:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8005712:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005714:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8005718:	63fb      	str	r3, [r7, #60]	; 0x3c
 800571a:	68fb      	ldr	r3, [r7, #12]
 800571c:	681b      	ldr	r3, [r3, #0]
 800571e:	330c      	adds	r3, #12
 8005720:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8005722:	637a      	str	r2, [r7, #52]	; 0x34
 8005724:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005726:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8005728:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800572a:	e841 2300 	strex	r3, r2, [r1]
 800572e:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8005730:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005732:	2b00      	cmp	r3, #0
 8005734:	d1e5      	bne.n	8005702 <UART_WaitOnFlagUntilTimeout+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005736:	68fb      	ldr	r3, [r7, #12]
 8005738:	681b      	ldr	r3, [r3, #0]
 800573a:	3314      	adds	r3, #20
 800573c:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800573e:	697b      	ldr	r3, [r7, #20]
 8005740:	e853 3f00 	ldrex	r3, [r3]
 8005744:	613b      	str	r3, [r7, #16]
   return(result);
 8005746:	693b      	ldr	r3, [r7, #16]
 8005748:	f023 0301 	bic.w	r3, r3, #1
 800574c:	63bb      	str	r3, [r7, #56]	; 0x38
 800574e:	68fb      	ldr	r3, [r7, #12]
 8005750:	681b      	ldr	r3, [r3, #0]
 8005752:	3314      	adds	r3, #20
 8005754:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8005756:	623a      	str	r2, [r7, #32]
 8005758:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800575a:	69f9      	ldr	r1, [r7, #28]
 800575c:	6a3a      	ldr	r2, [r7, #32]
 800575e:	e841 2300 	strex	r3, r2, [r1]
 8005762:	61bb      	str	r3, [r7, #24]
   return(result);
 8005764:	69bb      	ldr	r3, [r7, #24]
 8005766:	2b00      	cmp	r3, #0
 8005768:	d1e5      	bne.n	8005736 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState  = HAL_UART_STATE_READY;
 800576a:	68fb      	ldr	r3, [r7, #12]
 800576c:	2220      	movs	r2, #32
 800576e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 8005772:	68fb      	ldr	r3, [r7, #12]
 8005774:	2220      	movs	r2, #32
 8005776:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 800577a:	68fb      	ldr	r3, [r7, #12]
 800577c:	2200      	movs	r2, #0
 800577e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 8005782:	2303      	movs	r3, #3
 8005784:	e00f      	b.n	80057a6 <UART_WaitOnFlagUntilTimeout+0xd4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005786:	68fb      	ldr	r3, [r7, #12]
 8005788:	681b      	ldr	r3, [r3, #0]
 800578a:	681a      	ldr	r2, [r3, #0]
 800578c:	68bb      	ldr	r3, [r7, #8]
 800578e:	4013      	ands	r3, r2
 8005790:	68ba      	ldr	r2, [r7, #8]
 8005792:	429a      	cmp	r2, r3
 8005794:	bf0c      	ite	eq
 8005796:	2301      	moveq	r3, #1
 8005798:	2300      	movne	r3, #0
 800579a:	b2db      	uxtb	r3, r3
 800579c:	461a      	mov	r2, r3
 800579e:	79fb      	ldrb	r3, [r7, #7]
 80057a0:	429a      	cmp	r2, r3
 80057a2:	d09f      	beq.n	80056e4 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 80057a4:	2300      	movs	r3, #0
}
 80057a6:	4618      	mov	r0, r3
 80057a8:	3740      	adds	r7, #64	; 0x40
 80057aa:	46bd      	mov	sp, r7
 80057ac:	bd80      	pop	{r7, pc}
	...

080057b0 <UART_Start_Receive_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80057b0:	b580      	push	{r7, lr}
 80057b2:	b098      	sub	sp, #96	; 0x60
 80057b4:	af00      	add	r7, sp, #0
 80057b6:	60f8      	str	r0, [r7, #12]
 80057b8:	60b9      	str	r1, [r7, #8]
 80057ba:	4613      	mov	r3, r2
 80057bc:	80fb      	strh	r3, [r7, #6]
  uint32_t *tmp;

  huart->pRxBuffPtr = pData;
 80057be:	68ba      	ldr	r2, [r7, #8]
 80057c0:	68fb      	ldr	r3, [r7, #12]
 80057c2:	629a      	str	r2, [r3, #40]	; 0x28
  huart->RxXferSize = Size;
 80057c4:	68fb      	ldr	r3, [r7, #12]
 80057c6:	88fa      	ldrh	r2, [r7, #6]
 80057c8:	859a      	strh	r2, [r3, #44]	; 0x2c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80057ca:	68fb      	ldr	r3, [r7, #12]
 80057cc:	2200      	movs	r2, #0
 80057ce:	641a      	str	r2, [r3, #64]	; 0x40
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 80057d0:	68fb      	ldr	r3, [r7, #12]
 80057d2:	2222      	movs	r2, #34	; 0x22
 80057d4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  /* Set the UART DMA transfer complete callback */
  huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 80057d8:	68fb      	ldr	r3, [r7, #12]
 80057da:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80057dc:	4a40      	ldr	r2, [pc, #256]	; (80058e0 <UART_Start_Receive_DMA+0x130>)
 80057de:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Set the UART DMA Half transfer complete callback */
  huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 80057e0:	68fb      	ldr	r3, [r7, #12]
 80057e2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80057e4:	4a3f      	ldr	r2, [pc, #252]	; (80058e4 <UART_Start_Receive_DMA+0x134>)
 80057e6:	641a      	str	r2, [r3, #64]	; 0x40

  /* Set the DMA error callback */
  huart->hdmarx->XferErrorCallback = UART_DMAError;
 80057e8:	68fb      	ldr	r3, [r7, #12]
 80057ea:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80057ec:	4a3e      	ldr	r2, [pc, #248]	; (80058e8 <UART_Start_Receive_DMA+0x138>)
 80057ee:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Set the DMA abort callback */
  huart->hdmarx->XferAbortCallback = NULL;
 80057f0:	68fb      	ldr	r3, [r7, #12]
 80057f2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80057f4:	2200      	movs	r2, #0
 80057f6:	651a      	str	r2, [r3, #80]	; 0x50

  /* Enable the DMA stream */
  tmp = (uint32_t *)&pData;
 80057f8:	f107 0308 	add.w	r3, r7, #8
 80057fc:	65fb      	str	r3, [r7, #92]	; 0x5c
  HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->DR, *(uint32_t *)tmp, Size);
 80057fe:	68fb      	ldr	r3, [r7, #12]
 8005800:	6b98      	ldr	r0, [r3, #56]	; 0x38
 8005802:	68fb      	ldr	r3, [r7, #12]
 8005804:	681b      	ldr	r3, [r3, #0]
 8005806:	3304      	adds	r3, #4
 8005808:	4619      	mov	r1, r3
 800580a:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800580c:	681a      	ldr	r2, [r3, #0]
 800580e:	88fb      	ldrh	r3, [r7, #6]
 8005810:	f7fd fec8 	bl	80035a4 <HAL_DMA_Start_IT>

  /* Clear the Overrun flag just before enabling the DMA Rx request: can be mandatory for the second transfer */
  __HAL_UART_CLEAR_OREFLAG(huart);
 8005814:	2300      	movs	r3, #0
 8005816:	613b      	str	r3, [r7, #16]
 8005818:	68fb      	ldr	r3, [r7, #12]
 800581a:	681b      	ldr	r3, [r3, #0]
 800581c:	681b      	ldr	r3, [r3, #0]
 800581e:	613b      	str	r3, [r7, #16]
 8005820:	68fb      	ldr	r3, [r7, #12]
 8005822:	681b      	ldr	r3, [r3, #0]
 8005824:	685b      	ldr	r3, [r3, #4]
 8005826:	613b      	str	r3, [r7, #16]
 8005828:	693b      	ldr	r3, [r7, #16]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800582a:	68fb      	ldr	r3, [r7, #12]
 800582c:	2200      	movs	r2, #0
 800582e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  if (huart->Init.Parity != UART_PARITY_NONE)
 8005832:	68fb      	ldr	r3, [r7, #12]
 8005834:	691b      	ldr	r3, [r3, #16]
 8005836:	2b00      	cmp	r3, #0
 8005838:	d019      	beq.n	800586e <UART_Start_Receive_DMA+0xbe>
  {
    /* Enable the UART Parity Error Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800583a:	68fb      	ldr	r3, [r7, #12]
 800583c:	681b      	ldr	r3, [r3, #0]
 800583e:	330c      	adds	r3, #12
 8005840:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005842:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8005844:	e853 3f00 	ldrex	r3, [r3]
 8005848:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 800584a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800584c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005850:	65bb      	str	r3, [r7, #88]	; 0x58
 8005852:	68fb      	ldr	r3, [r7, #12]
 8005854:	681b      	ldr	r3, [r3, #0]
 8005856:	330c      	adds	r3, #12
 8005858:	6dba      	ldr	r2, [r7, #88]	; 0x58
 800585a:	64fa      	str	r2, [r7, #76]	; 0x4c
 800585c:	64bb      	str	r3, [r7, #72]	; 0x48
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800585e:	6cb9      	ldr	r1, [r7, #72]	; 0x48
 8005860:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8005862:	e841 2300 	strex	r3, r2, [r1]
 8005866:	647b      	str	r3, [r7, #68]	; 0x44
   return(result);
 8005868:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800586a:	2b00      	cmp	r3, #0
 800586c:	d1e5      	bne.n	800583a <UART_Start_Receive_DMA+0x8a>
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800586e:	68fb      	ldr	r3, [r7, #12]
 8005870:	681b      	ldr	r3, [r3, #0]
 8005872:	3314      	adds	r3, #20
 8005874:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005876:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005878:	e853 3f00 	ldrex	r3, [r3]
 800587c:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 800587e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005880:	f043 0301 	orr.w	r3, r3, #1
 8005884:	657b      	str	r3, [r7, #84]	; 0x54
 8005886:	68fb      	ldr	r3, [r7, #12]
 8005888:	681b      	ldr	r3, [r3, #0]
 800588a:	3314      	adds	r3, #20
 800588c:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 800588e:	63ba      	str	r2, [r7, #56]	; 0x38
 8005890:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005892:	6b79      	ldr	r1, [r7, #52]	; 0x34
 8005894:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8005896:	e841 2300 	strex	r3, r2, [r1]
 800589a:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 800589c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800589e:	2b00      	cmp	r3, #0
 80058a0:	d1e5      	bne.n	800586e <UART_Start_Receive_DMA+0xbe>

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80058a2:	68fb      	ldr	r3, [r7, #12]
 80058a4:	681b      	ldr	r3, [r3, #0]
 80058a6:	3314      	adds	r3, #20
 80058a8:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80058aa:	69bb      	ldr	r3, [r7, #24]
 80058ac:	e853 3f00 	ldrex	r3, [r3]
 80058b0:	617b      	str	r3, [r7, #20]
   return(result);
 80058b2:	697b      	ldr	r3, [r7, #20]
 80058b4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80058b8:	653b      	str	r3, [r7, #80]	; 0x50
 80058ba:	68fb      	ldr	r3, [r7, #12]
 80058bc:	681b      	ldr	r3, [r3, #0]
 80058be:	3314      	adds	r3, #20
 80058c0:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 80058c2:	627a      	str	r2, [r7, #36]	; 0x24
 80058c4:	623b      	str	r3, [r7, #32]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80058c6:	6a39      	ldr	r1, [r7, #32]
 80058c8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80058ca:	e841 2300 	strex	r3, r2, [r1]
 80058ce:	61fb      	str	r3, [r7, #28]
   return(result);
 80058d0:	69fb      	ldr	r3, [r7, #28]
 80058d2:	2b00      	cmp	r3, #0
 80058d4:	d1e5      	bne.n	80058a2 <UART_Start_Receive_DMA+0xf2>

  return HAL_OK;
 80058d6:	2300      	movs	r3, #0
}
 80058d8:	4618      	mov	r0, r3
 80058da:	3760      	adds	r7, #96	; 0x60
 80058dc:	46bd      	mov	sp, r7
 80058de:	bd80      	pop	{r7, pc}
 80058e0:	080054e3 	.word	0x080054e3
 80058e4:	08005609 	.word	0x08005609
 80058e8:	0800563f 	.word	0x0800563f

080058ec <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 80058ec:	b480      	push	{r7}
 80058ee:	b089      	sub	sp, #36	; 0x24
 80058f0:	af00      	add	r7, sp, #0
 80058f2:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE and TCIE interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 80058f4:	687b      	ldr	r3, [r7, #4]
 80058f6:	681b      	ldr	r3, [r3, #0]
 80058f8:	330c      	adds	r3, #12
 80058fa:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80058fc:	68fb      	ldr	r3, [r7, #12]
 80058fe:	e853 3f00 	ldrex	r3, [r3]
 8005902:	60bb      	str	r3, [r7, #8]
   return(result);
 8005904:	68bb      	ldr	r3, [r7, #8]
 8005906:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 800590a:	61fb      	str	r3, [r7, #28]
 800590c:	687b      	ldr	r3, [r7, #4]
 800590e:	681b      	ldr	r3, [r3, #0]
 8005910:	330c      	adds	r3, #12
 8005912:	69fa      	ldr	r2, [r7, #28]
 8005914:	61ba      	str	r2, [r7, #24]
 8005916:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005918:	6979      	ldr	r1, [r7, #20]
 800591a:	69ba      	ldr	r2, [r7, #24]
 800591c:	e841 2300 	strex	r3, r2, [r1]
 8005920:	613b      	str	r3, [r7, #16]
   return(result);
 8005922:	693b      	ldr	r3, [r7, #16]
 8005924:	2b00      	cmp	r3, #0
 8005926:	d1e5      	bne.n	80058f4 <UART_EndTxTransfer+0x8>

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8005928:	687b      	ldr	r3, [r7, #4]
 800592a:	2220      	movs	r2, #32
 800592c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
}
 8005930:	bf00      	nop
 8005932:	3724      	adds	r7, #36	; 0x24
 8005934:	46bd      	mov	sp, r7
 8005936:	f85d 7b04 	ldr.w	r7, [sp], #4
 800593a:	4770      	bx	lr

0800593c <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800593c:	b480      	push	{r7}
 800593e:	b095      	sub	sp, #84	; 0x54
 8005940:	af00      	add	r7, sp, #0
 8005942:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8005944:	687b      	ldr	r3, [r7, #4]
 8005946:	681b      	ldr	r3, [r3, #0]
 8005948:	330c      	adds	r3, #12
 800594a:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800594c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800594e:	e853 3f00 	ldrex	r3, [r3]
 8005952:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8005954:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005956:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 800595a:	64fb      	str	r3, [r7, #76]	; 0x4c
 800595c:	687b      	ldr	r3, [r7, #4]
 800595e:	681b      	ldr	r3, [r3, #0]
 8005960:	330c      	adds	r3, #12
 8005962:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8005964:	643a      	str	r2, [r7, #64]	; 0x40
 8005966:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005968:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 800596a:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 800596c:	e841 2300 	strex	r3, r2, [r1]
 8005970:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8005972:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005974:	2b00      	cmp	r3, #0
 8005976:	d1e5      	bne.n	8005944 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005978:	687b      	ldr	r3, [r7, #4]
 800597a:	681b      	ldr	r3, [r3, #0]
 800597c:	3314      	adds	r3, #20
 800597e:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005980:	6a3b      	ldr	r3, [r7, #32]
 8005982:	e853 3f00 	ldrex	r3, [r3]
 8005986:	61fb      	str	r3, [r7, #28]
   return(result);
 8005988:	69fb      	ldr	r3, [r7, #28]
 800598a:	f023 0301 	bic.w	r3, r3, #1
 800598e:	64bb      	str	r3, [r7, #72]	; 0x48
 8005990:	687b      	ldr	r3, [r7, #4]
 8005992:	681b      	ldr	r3, [r3, #0]
 8005994:	3314      	adds	r3, #20
 8005996:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8005998:	62fa      	str	r2, [r7, #44]	; 0x2c
 800599a:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800599c:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800599e:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80059a0:	e841 2300 	strex	r3, r2, [r1]
 80059a4:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 80059a6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80059a8:	2b00      	cmp	r3, #0
 80059aa:	d1e5      	bne.n	8005978 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80059ac:	687b      	ldr	r3, [r7, #4]
 80059ae:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80059b0:	2b01      	cmp	r3, #1
 80059b2:	d119      	bne.n	80059e8 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80059b4:	687b      	ldr	r3, [r7, #4]
 80059b6:	681b      	ldr	r3, [r3, #0]
 80059b8:	330c      	adds	r3, #12
 80059ba:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80059bc:	68fb      	ldr	r3, [r7, #12]
 80059be:	e853 3f00 	ldrex	r3, [r3]
 80059c2:	60bb      	str	r3, [r7, #8]
   return(result);
 80059c4:	68bb      	ldr	r3, [r7, #8]
 80059c6:	f023 0310 	bic.w	r3, r3, #16
 80059ca:	647b      	str	r3, [r7, #68]	; 0x44
 80059cc:	687b      	ldr	r3, [r7, #4]
 80059ce:	681b      	ldr	r3, [r3, #0]
 80059d0:	330c      	adds	r3, #12
 80059d2:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 80059d4:	61ba      	str	r2, [r7, #24]
 80059d6:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80059d8:	6979      	ldr	r1, [r7, #20]
 80059da:	69ba      	ldr	r2, [r7, #24]
 80059dc:	e841 2300 	strex	r3, r2, [r1]
 80059e0:	613b      	str	r3, [r7, #16]
   return(result);
 80059e2:	693b      	ldr	r3, [r7, #16]
 80059e4:	2b00      	cmp	r3, #0
 80059e6:	d1e5      	bne.n	80059b4 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80059e8:	687b      	ldr	r3, [r7, #4]
 80059ea:	2220      	movs	r2, #32
 80059ec:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80059f0:	687b      	ldr	r3, [r7, #4]
 80059f2:	2200      	movs	r2, #0
 80059f4:	631a      	str	r2, [r3, #48]	; 0x30
}
 80059f6:	bf00      	nop
 80059f8:	3754      	adds	r7, #84	; 0x54
 80059fa:	46bd      	mov	sp, r7
 80059fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a00:	4770      	bx	lr
	...

08005a04 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8005a04:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8005a08:	b0c0      	sub	sp, #256	; 0x100
 8005a0a:	af00      	add	r7, sp, #0
 8005a0c:	f8c7 00f4 	str.w	r0, [r7, #244]	; 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8005a10:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005a14:	681b      	ldr	r3, [r3, #0]
 8005a16:	691b      	ldr	r3, [r3, #16]
 8005a18:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 8005a1c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005a20:	68d9      	ldr	r1, [r3, #12]
 8005a22:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005a26:	681a      	ldr	r2, [r3, #0]
 8005a28:	ea40 0301 	orr.w	r3, r0, r1
 8005a2c:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8005a2e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005a32:	689a      	ldr	r2, [r3, #8]
 8005a34:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005a38:	691b      	ldr	r3, [r3, #16]
 8005a3a:	431a      	orrs	r2, r3
 8005a3c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005a40:	695b      	ldr	r3, [r3, #20]
 8005a42:	431a      	orrs	r2, r3
 8005a44:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005a48:	69db      	ldr	r3, [r3, #28]
 8005a4a:	4313      	orrs	r3, r2
 8005a4c:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8005a50:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005a54:	681b      	ldr	r3, [r3, #0]
 8005a56:	68db      	ldr	r3, [r3, #12]
 8005a58:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 8005a5c:	f021 010c 	bic.w	r1, r1, #12
 8005a60:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005a64:	681a      	ldr	r2, [r3, #0]
 8005a66:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 8005a6a:	430b      	orrs	r3, r1
 8005a6c:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8005a6e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005a72:	681b      	ldr	r3, [r3, #0]
 8005a74:	695b      	ldr	r3, [r3, #20]
 8005a76:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 8005a7a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005a7e:	6999      	ldr	r1, [r3, #24]
 8005a80:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005a84:	681a      	ldr	r2, [r3, #0]
 8005a86:	ea40 0301 	orr.w	r3, r0, r1
 8005a8a:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8005a8c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005a90:	681a      	ldr	r2, [r3, #0]
 8005a92:	4b8f      	ldr	r3, [pc, #572]	; (8005cd0 <UART_SetConfig+0x2cc>)
 8005a94:	429a      	cmp	r2, r3
 8005a96:	d005      	beq.n	8005aa4 <UART_SetConfig+0xa0>
 8005a98:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005a9c:	681a      	ldr	r2, [r3, #0]
 8005a9e:	4b8d      	ldr	r3, [pc, #564]	; (8005cd4 <UART_SetConfig+0x2d0>)
 8005aa0:	429a      	cmp	r2, r3
 8005aa2:	d104      	bne.n	8005aae <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8005aa4:	f7fe fe94 	bl	80047d0 <HAL_RCC_GetPCLK2Freq>
 8005aa8:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
 8005aac:	e003      	b.n	8005ab6 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8005aae:	f7fe fe7b 	bl	80047a8 <HAL_RCC_GetPCLK1Freq>
 8005ab2:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8005ab6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005aba:	69db      	ldr	r3, [r3, #28]
 8005abc:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8005ac0:	f040 810c 	bne.w	8005cdc <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8005ac4:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8005ac8:	2200      	movs	r2, #0
 8005aca:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 8005ace:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 8005ad2:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	; 0xe8
 8005ad6:	4622      	mov	r2, r4
 8005ad8:	462b      	mov	r3, r5
 8005ada:	1891      	adds	r1, r2, r2
 8005adc:	65b9      	str	r1, [r7, #88]	; 0x58
 8005ade:	415b      	adcs	r3, r3
 8005ae0:	65fb      	str	r3, [r7, #92]	; 0x5c
 8005ae2:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 8005ae6:	4621      	mov	r1, r4
 8005ae8:	eb12 0801 	adds.w	r8, r2, r1
 8005aec:	4629      	mov	r1, r5
 8005aee:	eb43 0901 	adc.w	r9, r3, r1
 8005af2:	f04f 0200 	mov.w	r2, #0
 8005af6:	f04f 0300 	mov.w	r3, #0
 8005afa:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8005afe:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8005b02:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8005b06:	4690      	mov	r8, r2
 8005b08:	4699      	mov	r9, r3
 8005b0a:	4623      	mov	r3, r4
 8005b0c:	eb18 0303 	adds.w	r3, r8, r3
 8005b10:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 8005b14:	462b      	mov	r3, r5
 8005b16:	eb49 0303 	adc.w	r3, r9, r3
 8005b1a:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 8005b1e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005b22:	685b      	ldr	r3, [r3, #4]
 8005b24:	2200      	movs	r2, #0
 8005b26:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 8005b2a:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 8005b2e:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
 8005b32:	460b      	mov	r3, r1
 8005b34:	18db      	adds	r3, r3, r3
 8005b36:	653b      	str	r3, [r7, #80]	; 0x50
 8005b38:	4613      	mov	r3, r2
 8005b3a:	eb42 0303 	adc.w	r3, r2, r3
 8005b3e:	657b      	str	r3, [r7, #84]	; 0x54
 8005b40:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 8005b44:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 8005b48:	f7fb f886 	bl	8000c58 <__aeabi_uldivmod>
 8005b4c:	4602      	mov	r2, r0
 8005b4e:	460b      	mov	r3, r1
 8005b50:	4b61      	ldr	r3, [pc, #388]	; (8005cd8 <UART_SetConfig+0x2d4>)
 8005b52:	fba3 2302 	umull	r2, r3, r3, r2
 8005b56:	095b      	lsrs	r3, r3, #5
 8005b58:	011c      	lsls	r4, r3, #4
 8005b5a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8005b5e:	2200      	movs	r2, #0
 8005b60:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8005b64:	f8c7 20d4 	str.w	r2, [r7, #212]	; 0xd4
 8005b68:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	; 0xd0
 8005b6c:	4642      	mov	r2, r8
 8005b6e:	464b      	mov	r3, r9
 8005b70:	1891      	adds	r1, r2, r2
 8005b72:	64b9      	str	r1, [r7, #72]	; 0x48
 8005b74:	415b      	adcs	r3, r3
 8005b76:	64fb      	str	r3, [r7, #76]	; 0x4c
 8005b78:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 8005b7c:	4641      	mov	r1, r8
 8005b7e:	eb12 0a01 	adds.w	sl, r2, r1
 8005b82:	4649      	mov	r1, r9
 8005b84:	eb43 0b01 	adc.w	fp, r3, r1
 8005b88:	f04f 0200 	mov.w	r2, #0
 8005b8c:	f04f 0300 	mov.w	r3, #0
 8005b90:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8005b94:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8005b98:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8005b9c:	4692      	mov	sl, r2
 8005b9e:	469b      	mov	fp, r3
 8005ba0:	4643      	mov	r3, r8
 8005ba2:	eb1a 0303 	adds.w	r3, sl, r3
 8005ba6:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8005baa:	464b      	mov	r3, r9
 8005bac:	eb4b 0303 	adc.w	r3, fp, r3
 8005bb0:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 8005bb4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005bb8:	685b      	ldr	r3, [r3, #4]
 8005bba:	2200      	movs	r2, #0
 8005bbc:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8005bc0:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 8005bc4:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 8005bc8:	460b      	mov	r3, r1
 8005bca:	18db      	adds	r3, r3, r3
 8005bcc:	643b      	str	r3, [r7, #64]	; 0x40
 8005bce:	4613      	mov	r3, r2
 8005bd0:	eb42 0303 	adc.w	r3, r2, r3
 8005bd4:	647b      	str	r3, [r7, #68]	; 0x44
 8005bd6:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 8005bda:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 8005bde:	f7fb f83b 	bl	8000c58 <__aeabi_uldivmod>
 8005be2:	4602      	mov	r2, r0
 8005be4:	460b      	mov	r3, r1
 8005be6:	4611      	mov	r1, r2
 8005be8:	4b3b      	ldr	r3, [pc, #236]	; (8005cd8 <UART_SetConfig+0x2d4>)
 8005bea:	fba3 2301 	umull	r2, r3, r3, r1
 8005bee:	095b      	lsrs	r3, r3, #5
 8005bf0:	2264      	movs	r2, #100	; 0x64
 8005bf2:	fb02 f303 	mul.w	r3, r2, r3
 8005bf6:	1acb      	subs	r3, r1, r3
 8005bf8:	00db      	lsls	r3, r3, #3
 8005bfa:	f103 0232 	add.w	r2, r3, #50	; 0x32
 8005bfe:	4b36      	ldr	r3, [pc, #216]	; (8005cd8 <UART_SetConfig+0x2d4>)
 8005c00:	fba3 2302 	umull	r2, r3, r3, r2
 8005c04:	095b      	lsrs	r3, r3, #5
 8005c06:	005b      	lsls	r3, r3, #1
 8005c08:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8005c0c:	441c      	add	r4, r3
 8005c0e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8005c12:	2200      	movs	r2, #0
 8005c14:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8005c18:	f8c7 20bc 	str.w	r2, [r7, #188]	; 0xbc
 8005c1c:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	; 0xb8
 8005c20:	4642      	mov	r2, r8
 8005c22:	464b      	mov	r3, r9
 8005c24:	1891      	adds	r1, r2, r2
 8005c26:	63b9      	str	r1, [r7, #56]	; 0x38
 8005c28:	415b      	adcs	r3, r3
 8005c2a:	63fb      	str	r3, [r7, #60]	; 0x3c
 8005c2c:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8005c30:	4641      	mov	r1, r8
 8005c32:	1851      	adds	r1, r2, r1
 8005c34:	6339      	str	r1, [r7, #48]	; 0x30
 8005c36:	4649      	mov	r1, r9
 8005c38:	414b      	adcs	r3, r1
 8005c3a:	637b      	str	r3, [r7, #52]	; 0x34
 8005c3c:	f04f 0200 	mov.w	r2, #0
 8005c40:	f04f 0300 	mov.w	r3, #0
 8005c44:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	; 0x30
 8005c48:	4659      	mov	r1, fp
 8005c4a:	00cb      	lsls	r3, r1, #3
 8005c4c:	4651      	mov	r1, sl
 8005c4e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8005c52:	4651      	mov	r1, sl
 8005c54:	00ca      	lsls	r2, r1, #3
 8005c56:	4610      	mov	r0, r2
 8005c58:	4619      	mov	r1, r3
 8005c5a:	4603      	mov	r3, r0
 8005c5c:	4642      	mov	r2, r8
 8005c5e:	189b      	adds	r3, r3, r2
 8005c60:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8005c64:	464b      	mov	r3, r9
 8005c66:	460a      	mov	r2, r1
 8005c68:	eb42 0303 	adc.w	r3, r2, r3
 8005c6c:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8005c70:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005c74:	685b      	ldr	r3, [r3, #4]
 8005c76:	2200      	movs	r2, #0
 8005c78:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 8005c7c:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 8005c80:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 8005c84:	460b      	mov	r3, r1
 8005c86:	18db      	adds	r3, r3, r3
 8005c88:	62bb      	str	r3, [r7, #40]	; 0x28
 8005c8a:	4613      	mov	r3, r2
 8005c8c:	eb42 0303 	adc.w	r3, r2, r3
 8005c90:	62fb      	str	r3, [r7, #44]	; 0x2c
 8005c92:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8005c96:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 8005c9a:	f7fa ffdd 	bl	8000c58 <__aeabi_uldivmod>
 8005c9e:	4602      	mov	r2, r0
 8005ca0:	460b      	mov	r3, r1
 8005ca2:	4b0d      	ldr	r3, [pc, #52]	; (8005cd8 <UART_SetConfig+0x2d4>)
 8005ca4:	fba3 1302 	umull	r1, r3, r3, r2
 8005ca8:	095b      	lsrs	r3, r3, #5
 8005caa:	2164      	movs	r1, #100	; 0x64
 8005cac:	fb01 f303 	mul.w	r3, r1, r3
 8005cb0:	1ad3      	subs	r3, r2, r3
 8005cb2:	00db      	lsls	r3, r3, #3
 8005cb4:	3332      	adds	r3, #50	; 0x32
 8005cb6:	4a08      	ldr	r2, [pc, #32]	; (8005cd8 <UART_SetConfig+0x2d4>)
 8005cb8:	fba2 2303 	umull	r2, r3, r2, r3
 8005cbc:	095b      	lsrs	r3, r3, #5
 8005cbe:	f003 0207 	and.w	r2, r3, #7
 8005cc2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005cc6:	681b      	ldr	r3, [r3, #0]
 8005cc8:	4422      	add	r2, r4
 8005cca:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8005ccc:	e105      	b.n	8005eda <UART_SetConfig+0x4d6>
 8005cce:	bf00      	nop
 8005cd0:	40011000 	.word	0x40011000
 8005cd4:	40011400 	.word	0x40011400
 8005cd8:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8005cdc:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8005ce0:	2200      	movs	r2, #0
 8005ce2:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 8005ce6:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 8005cea:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	; 0xa0
 8005cee:	4642      	mov	r2, r8
 8005cf0:	464b      	mov	r3, r9
 8005cf2:	1891      	adds	r1, r2, r2
 8005cf4:	6239      	str	r1, [r7, #32]
 8005cf6:	415b      	adcs	r3, r3
 8005cf8:	627b      	str	r3, [r7, #36]	; 0x24
 8005cfa:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8005cfe:	4641      	mov	r1, r8
 8005d00:	1854      	adds	r4, r2, r1
 8005d02:	4649      	mov	r1, r9
 8005d04:	eb43 0501 	adc.w	r5, r3, r1
 8005d08:	f04f 0200 	mov.w	r2, #0
 8005d0c:	f04f 0300 	mov.w	r3, #0
 8005d10:	00eb      	lsls	r3, r5, #3
 8005d12:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8005d16:	00e2      	lsls	r2, r4, #3
 8005d18:	4614      	mov	r4, r2
 8005d1a:	461d      	mov	r5, r3
 8005d1c:	4643      	mov	r3, r8
 8005d1e:	18e3      	adds	r3, r4, r3
 8005d20:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 8005d24:	464b      	mov	r3, r9
 8005d26:	eb45 0303 	adc.w	r3, r5, r3
 8005d2a:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 8005d2e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005d32:	685b      	ldr	r3, [r3, #4]
 8005d34:	2200      	movs	r2, #0
 8005d36:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 8005d3a:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 8005d3e:	f04f 0200 	mov.w	r2, #0
 8005d42:	f04f 0300 	mov.w	r3, #0
 8005d46:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 8005d4a:	4629      	mov	r1, r5
 8005d4c:	008b      	lsls	r3, r1, #2
 8005d4e:	4621      	mov	r1, r4
 8005d50:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8005d54:	4621      	mov	r1, r4
 8005d56:	008a      	lsls	r2, r1, #2
 8005d58:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 8005d5c:	f7fa ff7c 	bl	8000c58 <__aeabi_uldivmod>
 8005d60:	4602      	mov	r2, r0
 8005d62:	460b      	mov	r3, r1
 8005d64:	4b60      	ldr	r3, [pc, #384]	; (8005ee8 <UART_SetConfig+0x4e4>)
 8005d66:	fba3 2302 	umull	r2, r3, r3, r2
 8005d6a:	095b      	lsrs	r3, r3, #5
 8005d6c:	011c      	lsls	r4, r3, #4
 8005d6e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8005d72:	2200      	movs	r2, #0
 8005d74:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 8005d78:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 8005d7c:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	; 0x88
 8005d80:	4642      	mov	r2, r8
 8005d82:	464b      	mov	r3, r9
 8005d84:	1891      	adds	r1, r2, r2
 8005d86:	61b9      	str	r1, [r7, #24]
 8005d88:	415b      	adcs	r3, r3
 8005d8a:	61fb      	str	r3, [r7, #28]
 8005d8c:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8005d90:	4641      	mov	r1, r8
 8005d92:	1851      	adds	r1, r2, r1
 8005d94:	6139      	str	r1, [r7, #16]
 8005d96:	4649      	mov	r1, r9
 8005d98:	414b      	adcs	r3, r1
 8005d9a:	617b      	str	r3, [r7, #20]
 8005d9c:	f04f 0200 	mov.w	r2, #0
 8005da0:	f04f 0300 	mov.w	r3, #0
 8005da4:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8005da8:	4659      	mov	r1, fp
 8005daa:	00cb      	lsls	r3, r1, #3
 8005dac:	4651      	mov	r1, sl
 8005dae:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8005db2:	4651      	mov	r1, sl
 8005db4:	00ca      	lsls	r2, r1, #3
 8005db6:	4610      	mov	r0, r2
 8005db8:	4619      	mov	r1, r3
 8005dba:	4603      	mov	r3, r0
 8005dbc:	4642      	mov	r2, r8
 8005dbe:	189b      	adds	r3, r3, r2
 8005dc0:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8005dc4:	464b      	mov	r3, r9
 8005dc6:	460a      	mov	r2, r1
 8005dc8:	eb42 0303 	adc.w	r3, r2, r3
 8005dcc:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 8005dd0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005dd4:	685b      	ldr	r3, [r3, #4]
 8005dd6:	2200      	movs	r2, #0
 8005dd8:	67bb      	str	r3, [r7, #120]	; 0x78
 8005dda:	67fa      	str	r2, [r7, #124]	; 0x7c
 8005ddc:	f04f 0200 	mov.w	r2, #0
 8005de0:	f04f 0300 	mov.w	r3, #0
 8005de4:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	; 0x78
 8005de8:	4649      	mov	r1, r9
 8005dea:	008b      	lsls	r3, r1, #2
 8005dec:	4641      	mov	r1, r8
 8005dee:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8005df2:	4641      	mov	r1, r8
 8005df4:	008a      	lsls	r2, r1, #2
 8005df6:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 8005dfa:	f7fa ff2d 	bl	8000c58 <__aeabi_uldivmod>
 8005dfe:	4602      	mov	r2, r0
 8005e00:	460b      	mov	r3, r1
 8005e02:	4b39      	ldr	r3, [pc, #228]	; (8005ee8 <UART_SetConfig+0x4e4>)
 8005e04:	fba3 1302 	umull	r1, r3, r3, r2
 8005e08:	095b      	lsrs	r3, r3, #5
 8005e0a:	2164      	movs	r1, #100	; 0x64
 8005e0c:	fb01 f303 	mul.w	r3, r1, r3
 8005e10:	1ad3      	subs	r3, r2, r3
 8005e12:	011b      	lsls	r3, r3, #4
 8005e14:	3332      	adds	r3, #50	; 0x32
 8005e16:	4a34      	ldr	r2, [pc, #208]	; (8005ee8 <UART_SetConfig+0x4e4>)
 8005e18:	fba2 2303 	umull	r2, r3, r2, r3
 8005e1c:	095b      	lsrs	r3, r3, #5
 8005e1e:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8005e22:	441c      	add	r4, r3
 8005e24:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8005e28:	2200      	movs	r2, #0
 8005e2a:	673b      	str	r3, [r7, #112]	; 0x70
 8005e2c:	677a      	str	r2, [r7, #116]	; 0x74
 8005e2e:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	; 0x70
 8005e32:	4642      	mov	r2, r8
 8005e34:	464b      	mov	r3, r9
 8005e36:	1891      	adds	r1, r2, r2
 8005e38:	60b9      	str	r1, [r7, #8]
 8005e3a:	415b      	adcs	r3, r3
 8005e3c:	60fb      	str	r3, [r7, #12]
 8005e3e:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8005e42:	4641      	mov	r1, r8
 8005e44:	1851      	adds	r1, r2, r1
 8005e46:	6039      	str	r1, [r7, #0]
 8005e48:	4649      	mov	r1, r9
 8005e4a:	414b      	adcs	r3, r1
 8005e4c:	607b      	str	r3, [r7, #4]
 8005e4e:	f04f 0200 	mov.w	r2, #0
 8005e52:	f04f 0300 	mov.w	r3, #0
 8005e56:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8005e5a:	4659      	mov	r1, fp
 8005e5c:	00cb      	lsls	r3, r1, #3
 8005e5e:	4651      	mov	r1, sl
 8005e60:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8005e64:	4651      	mov	r1, sl
 8005e66:	00ca      	lsls	r2, r1, #3
 8005e68:	4610      	mov	r0, r2
 8005e6a:	4619      	mov	r1, r3
 8005e6c:	4603      	mov	r3, r0
 8005e6e:	4642      	mov	r2, r8
 8005e70:	189b      	adds	r3, r3, r2
 8005e72:	66bb      	str	r3, [r7, #104]	; 0x68
 8005e74:	464b      	mov	r3, r9
 8005e76:	460a      	mov	r2, r1
 8005e78:	eb42 0303 	adc.w	r3, r2, r3
 8005e7c:	66fb      	str	r3, [r7, #108]	; 0x6c
 8005e7e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005e82:	685b      	ldr	r3, [r3, #4]
 8005e84:	2200      	movs	r2, #0
 8005e86:	663b      	str	r3, [r7, #96]	; 0x60
 8005e88:	667a      	str	r2, [r7, #100]	; 0x64
 8005e8a:	f04f 0200 	mov.w	r2, #0
 8005e8e:	f04f 0300 	mov.w	r3, #0
 8005e92:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	; 0x60
 8005e96:	4649      	mov	r1, r9
 8005e98:	008b      	lsls	r3, r1, #2
 8005e9a:	4641      	mov	r1, r8
 8005e9c:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8005ea0:	4641      	mov	r1, r8
 8005ea2:	008a      	lsls	r2, r1, #2
 8005ea4:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 8005ea8:	f7fa fed6 	bl	8000c58 <__aeabi_uldivmod>
 8005eac:	4602      	mov	r2, r0
 8005eae:	460b      	mov	r3, r1
 8005eb0:	4b0d      	ldr	r3, [pc, #52]	; (8005ee8 <UART_SetConfig+0x4e4>)
 8005eb2:	fba3 1302 	umull	r1, r3, r3, r2
 8005eb6:	095b      	lsrs	r3, r3, #5
 8005eb8:	2164      	movs	r1, #100	; 0x64
 8005eba:	fb01 f303 	mul.w	r3, r1, r3
 8005ebe:	1ad3      	subs	r3, r2, r3
 8005ec0:	011b      	lsls	r3, r3, #4
 8005ec2:	3332      	adds	r3, #50	; 0x32
 8005ec4:	4a08      	ldr	r2, [pc, #32]	; (8005ee8 <UART_SetConfig+0x4e4>)
 8005ec6:	fba2 2303 	umull	r2, r3, r2, r3
 8005eca:	095b      	lsrs	r3, r3, #5
 8005ecc:	f003 020f 	and.w	r2, r3, #15
 8005ed0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005ed4:	681b      	ldr	r3, [r3, #0]
 8005ed6:	4422      	add	r2, r4
 8005ed8:	609a      	str	r2, [r3, #8]
}
 8005eda:	bf00      	nop
 8005edc:	f507 7780 	add.w	r7, r7, #256	; 0x100
 8005ee0:	46bd      	mov	sp, r7
 8005ee2:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8005ee6:	bf00      	nop
 8005ee8:	51eb851f 	.word	0x51eb851f

08005eec <__errno>:
 8005eec:	4b01      	ldr	r3, [pc, #4]	; (8005ef4 <__errno+0x8>)
 8005eee:	6818      	ldr	r0, [r3, #0]
 8005ef0:	4770      	bx	lr
 8005ef2:	bf00      	nop
 8005ef4:	200001d0 	.word	0x200001d0

08005ef8 <__libc_init_array>:
 8005ef8:	b570      	push	{r4, r5, r6, lr}
 8005efa:	4d0d      	ldr	r5, [pc, #52]	; (8005f30 <__libc_init_array+0x38>)
 8005efc:	4c0d      	ldr	r4, [pc, #52]	; (8005f34 <__libc_init_array+0x3c>)
 8005efe:	1b64      	subs	r4, r4, r5
 8005f00:	10a4      	asrs	r4, r4, #2
 8005f02:	2600      	movs	r6, #0
 8005f04:	42a6      	cmp	r6, r4
 8005f06:	d109      	bne.n	8005f1c <__libc_init_array+0x24>
 8005f08:	4d0b      	ldr	r5, [pc, #44]	; (8005f38 <__libc_init_array+0x40>)
 8005f0a:	4c0c      	ldr	r4, [pc, #48]	; (8005f3c <__libc_init_array+0x44>)
 8005f0c:	f002 ff14 	bl	8008d38 <_init>
 8005f10:	1b64      	subs	r4, r4, r5
 8005f12:	10a4      	asrs	r4, r4, #2
 8005f14:	2600      	movs	r6, #0
 8005f16:	42a6      	cmp	r6, r4
 8005f18:	d105      	bne.n	8005f26 <__libc_init_array+0x2e>
 8005f1a:	bd70      	pop	{r4, r5, r6, pc}
 8005f1c:	f855 3b04 	ldr.w	r3, [r5], #4
 8005f20:	4798      	blx	r3
 8005f22:	3601      	adds	r6, #1
 8005f24:	e7ee      	b.n	8005f04 <__libc_init_array+0xc>
 8005f26:	f855 3b04 	ldr.w	r3, [r5], #4
 8005f2a:	4798      	blx	r3
 8005f2c:	3601      	adds	r6, #1
 8005f2e:	e7f2      	b.n	8005f16 <__libc_init_array+0x1e>
 8005f30:	08009214 	.word	0x08009214
 8005f34:	08009214 	.word	0x08009214
 8005f38:	08009214 	.word	0x08009214
 8005f3c:	08009218 	.word	0x08009218

08005f40 <memset>:
 8005f40:	4402      	add	r2, r0
 8005f42:	4603      	mov	r3, r0
 8005f44:	4293      	cmp	r3, r2
 8005f46:	d100      	bne.n	8005f4a <memset+0xa>
 8005f48:	4770      	bx	lr
 8005f4a:	f803 1b01 	strb.w	r1, [r3], #1
 8005f4e:	e7f9      	b.n	8005f44 <memset+0x4>

08005f50 <__cvt>:
 8005f50:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8005f54:	ec55 4b10 	vmov	r4, r5, d0
 8005f58:	2d00      	cmp	r5, #0
 8005f5a:	460e      	mov	r6, r1
 8005f5c:	4619      	mov	r1, r3
 8005f5e:	462b      	mov	r3, r5
 8005f60:	bfbb      	ittet	lt
 8005f62:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 8005f66:	461d      	movlt	r5, r3
 8005f68:	2300      	movge	r3, #0
 8005f6a:	232d      	movlt	r3, #45	; 0x2d
 8005f6c:	700b      	strb	r3, [r1, #0]
 8005f6e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8005f70:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 8005f74:	4691      	mov	r9, r2
 8005f76:	f023 0820 	bic.w	r8, r3, #32
 8005f7a:	bfbc      	itt	lt
 8005f7c:	4622      	movlt	r2, r4
 8005f7e:	4614      	movlt	r4, r2
 8005f80:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8005f84:	d005      	beq.n	8005f92 <__cvt+0x42>
 8005f86:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 8005f8a:	d100      	bne.n	8005f8e <__cvt+0x3e>
 8005f8c:	3601      	adds	r6, #1
 8005f8e:	2102      	movs	r1, #2
 8005f90:	e000      	b.n	8005f94 <__cvt+0x44>
 8005f92:	2103      	movs	r1, #3
 8005f94:	ab03      	add	r3, sp, #12
 8005f96:	9301      	str	r3, [sp, #4]
 8005f98:	ab02      	add	r3, sp, #8
 8005f9a:	9300      	str	r3, [sp, #0]
 8005f9c:	ec45 4b10 	vmov	d0, r4, r5
 8005fa0:	4653      	mov	r3, sl
 8005fa2:	4632      	mov	r2, r6
 8005fa4:	f000 fcfc 	bl	80069a0 <_dtoa_r>
 8005fa8:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 8005fac:	4607      	mov	r7, r0
 8005fae:	d102      	bne.n	8005fb6 <__cvt+0x66>
 8005fb0:	f019 0f01 	tst.w	r9, #1
 8005fb4:	d022      	beq.n	8005ffc <__cvt+0xac>
 8005fb6:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8005fba:	eb07 0906 	add.w	r9, r7, r6
 8005fbe:	d110      	bne.n	8005fe2 <__cvt+0x92>
 8005fc0:	783b      	ldrb	r3, [r7, #0]
 8005fc2:	2b30      	cmp	r3, #48	; 0x30
 8005fc4:	d10a      	bne.n	8005fdc <__cvt+0x8c>
 8005fc6:	2200      	movs	r2, #0
 8005fc8:	2300      	movs	r3, #0
 8005fca:	4620      	mov	r0, r4
 8005fcc:	4629      	mov	r1, r5
 8005fce:	f7fa fd83 	bl	8000ad8 <__aeabi_dcmpeq>
 8005fd2:	b918      	cbnz	r0, 8005fdc <__cvt+0x8c>
 8005fd4:	f1c6 0601 	rsb	r6, r6, #1
 8005fd8:	f8ca 6000 	str.w	r6, [sl]
 8005fdc:	f8da 3000 	ldr.w	r3, [sl]
 8005fe0:	4499      	add	r9, r3
 8005fe2:	2200      	movs	r2, #0
 8005fe4:	2300      	movs	r3, #0
 8005fe6:	4620      	mov	r0, r4
 8005fe8:	4629      	mov	r1, r5
 8005fea:	f7fa fd75 	bl	8000ad8 <__aeabi_dcmpeq>
 8005fee:	b108      	cbz	r0, 8005ff4 <__cvt+0xa4>
 8005ff0:	f8cd 900c 	str.w	r9, [sp, #12]
 8005ff4:	2230      	movs	r2, #48	; 0x30
 8005ff6:	9b03      	ldr	r3, [sp, #12]
 8005ff8:	454b      	cmp	r3, r9
 8005ffa:	d307      	bcc.n	800600c <__cvt+0xbc>
 8005ffc:	9b03      	ldr	r3, [sp, #12]
 8005ffe:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8006000:	1bdb      	subs	r3, r3, r7
 8006002:	4638      	mov	r0, r7
 8006004:	6013      	str	r3, [r2, #0]
 8006006:	b004      	add	sp, #16
 8006008:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800600c:	1c59      	adds	r1, r3, #1
 800600e:	9103      	str	r1, [sp, #12]
 8006010:	701a      	strb	r2, [r3, #0]
 8006012:	e7f0      	b.n	8005ff6 <__cvt+0xa6>

08006014 <__exponent>:
 8006014:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8006016:	4603      	mov	r3, r0
 8006018:	2900      	cmp	r1, #0
 800601a:	bfb8      	it	lt
 800601c:	4249      	neglt	r1, r1
 800601e:	f803 2b02 	strb.w	r2, [r3], #2
 8006022:	bfb4      	ite	lt
 8006024:	222d      	movlt	r2, #45	; 0x2d
 8006026:	222b      	movge	r2, #43	; 0x2b
 8006028:	2909      	cmp	r1, #9
 800602a:	7042      	strb	r2, [r0, #1]
 800602c:	dd2a      	ble.n	8006084 <__exponent+0x70>
 800602e:	f10d 0407 	add.w	r4, sp, #7
 8006032:	46a4      	mov	ip, r4
 8006034:	270a      	movs	r7, #10
 8006036:	46a6      	mov	lr, r4
 8006038:	460a      	mov	r2, r1
 800603a:	fb91 f6f7 	sdiv	r6, r1, r7
 800603e:	fb07 1516 	mls	r5, r7, r6, r1
 8006042:	3530      	adds	r5, #48	; 0x30
 8006044:	2a63      	cmp	r2, #99	; 0x63
 8006046:	f104 34ff 	add.w	r4, r4, #4294967295
 800604a:	f80e 5c01 	strb.w	r5, [lr, #-1]
 800604e:	4631      	mov	r1, r6
 8006050:	dcf1      	bgt.n	8006036 <__exponent+0x22>
 8006052:	3130      	adds	r1, #48	; 0x30
 8006054:	f1ae 0502 	sub.w	r5, lr, #2
 8006058:	f804 1c01 	strb.w	r1, [r4, #-1]
 800605c:	1c44      	adds	r4, r0, #1
 800605e:	4629      	mov	r1, r5
 8006060:	4561      	cmp	r1, ip
 8006062:	d30a      	bcc.n	800607a <__exponent+0x66>
 8006064:	f10d 0209 	add.w	r2, sp, #9
 8006068:	eba2 020e 	sub.w	r2, r2, lr
 800606c:	4565      	cmp	r5, ip
 800606e:	bf88      	it	hi
 8006070:	2200      	movhi	r2, #0
 8006072:	4413      	add	r3, r2
 8006074:	1a18      	subs	r0, r3, r0
 8006076:	b003      	add	sp, #12
 8006078:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800607a:	f811 2b01 	ldrb.w	r2, [r1], #1
 800607e:	f804 2f01 	strb.w	r2, [r4, #1]!
 8006082:	e7ed      	b.n	8006060 <__exponent+0x4c>
 8006084:	2330      	movs	r3, #48	; 0x30
 8006086:	3130      	adds	r1, #48	; 0x30
 8006088:	7083      	strb	r3, [r0, #2]
 800608a:	70c1      	strb	r1, [r0, #3]
 800608c:	1d03      	adds	r3, r0, #4
 800608e:	e7f1      	b.n	8006074 <__exponent+0x60>

08006090 <_printf_float>:
 8006090:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006094:	ed2d 8b02 	vpush	{d8}
 8006098:	b08d      	sub	sp, #52	; 0x34
 800609a:	460c      	mov	r4, r1
 800609c:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 80060a0:	4616      	mov	r6, r2
 80060a2:	461f      	mov	r7, r3
 80060a4:	4605      	mov	r5, r0
 80060a6:	f001 fa69 	bl	800757c <_localeconv_r>
 80060aa:	f8d0 a000 	ldr.w	sl, [r0]
 80060ae:	4650      	mov	r0, sl
 80060b0:	f7fa f896 	bl	80001e0 <strlen>
 80060b4:	2300      	movs	r3, #0
 80060b6:	930a      	str	r3, [sp, #40]	; 0x28
 80060b8:	6823      	ldr	r3, [r4, #0]
 80060ba:	9305      	str	r3, [sp, #20]
 80060bc:	f8d8 3000 	ldr.w	r3, [r8]
 80060c0:	f894 b018 	ldrb.w	fp, [r4, #24]
 80060c4:	3307      	adds	r3, #7
 80060c6:	f023 0307 	bic.w	r3, r3, #7
 80060ca:	f103 0208 	add.w	r2, r3, #8
 80060ce:	f8c8 2000 	str.w	r2, [r8]
 80060d2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80060d6:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 80060da:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 80060de:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 80060e2:	9307      	str	r3, [sp, #28]
 80060e4:	f8cd 8018 	str.w	r8, [sp, #24]
 80060e8:	ee08 0a10 	vmov	s16, r0
 80060ec:	4b9f      	ldr	r3, [pc, #636]	; (800636c <_printf_float+0x2dc>)
 80060ee:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80060f2:	f04f 32ff 	mov.w	r2, #4294967295
 80060f6:	f7fa fd21 	bl	8000b3c <__aeabi_dcmpun>
 80060fa:	bb88      	cbnz	r0, 8006160 <_printf_float+0xd0>
 80060fc:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8006100:	4b9a      	ldr	r3, [pc, #616]	; (800636c <_printf_float+0x2dc>)
 8006102:	f04f 32ff 	mov.w	r2, #4294967295
 8006106:	f7fa fcfb 	bl	8000b00 <__aeabi_dcmple>
 800610a:	bb48      	cbnz	r0, 8006160 <_printf_float+0xd0>
 800610c:	2200      	movs	r2, #0
 800610e:	2300      	movs	r3, #0
 8006110:	4640      	mov	r0, r8
 8006112:	4649      	mov	r1, r9
 8006114:	f7fa fcea 	bl	8000aec <__aeabi_dcmplt>
 8006118:	b110      	cbz	r0, 8006120 <_printf_float+0x90>
 800611a:	232d      	movs	r3, #45	; 0x2d
 800611c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8006120:	4b93      	ldr	r3, [pc, #588]	; (8006370 <_printf_float+0x2e0>)
 8006122:	4894      	ldr	r0, [pc, #592]	; (8006374 <_printf_float+0x2e4>)
 8006124:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 8006128:	bf94      	ite	ls
 800612a:	4698      	movls	r8, r3
 800612c:	4680      	movhi	r8, r0
 800612e:	2303      	movs	r3, #3
 8006130:	6123      	str	r3, [r4, #16]
 8006132:	9b05      	ldr	r3, [sp, #20]
 8006134:	f023 0204 	bic.w	r2, r3, #4
 8006138:	6022      	str	r2, [r4, #0]
 800613a:	f04f 0900 	mov.w	r9, #0
 800613e:	9700      	str	r7, [sp, #0]
 8006140:	4633      	mov	r3, r6
 8006142:	aa0b      	add	r2, sp, #44	; 0x2c
 8006144:	4621      	mov	r1, r4
 8006146:	4628      	mov	r0, r5
 8006148:	f000 f9d8 	bl	80064fc <_printf_common>
 800614c:	3001      	adds	r0, #1
 800614e:	f040 8090 	bne.w	8006272 <_printf_float+0x1e2>
 8006152:	f04f 30ff 	mov.w	r0, #4294967295
 8006156:	b00d      	add	sp, #52	; 0x34
 8006158:	ecbd 8b02 	vpop	{d8}
 800615c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006160:	4642      	mov	r2, r8
 8006162:	464b      	mov	r3, r9
 8006164:	4640      	mov	r0, r8
 8006166:	4649      	mov	r1, r9
 8006168:	f7fa fce8 	bl	8000b3c <__aeabi_dcmpun>
 800616c:	b140      	cbz	r0, 8006180 <_printf_float+0xf0>
 800616e:	464b      	mov	r3, r9
 8006170:	2b00      	cmp	r3, #0
 8006172:	bfbc      	itt	lt
 8006174:	232d      	movlt	r3, #45	; 0x2d
 8006176:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 800617a:	487f      	ldr	r0, [pc, #508]	; (8006378 <_printf_float+0x2e8>)
 800617c:	4b7f      	ldr	r3, [pc, #508]	; (800637c <_printf_float+0x2ec>)
 800617e:	e7d1      	b.n	8006124 <_printf_float+0x94>
 8006180:	6863      	ldr	r3, [r4, #4]
 8006182:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 8006186:	9206      	str	r2, [sp, #24]
 8006188:	1c5a      	adds	r2, r3, #1
 800618a:	d13f      	bne.n	800620c <_printf_float+0x17c>
 800618c:	2306      	movs	r3, #6
 800618e:	6063      	str	r3, [r4, #4]
 8006190:	9b05      	ldr	r3, [sp, #20]
 8006192:	6861      	ldr	r1, [r4, #4]
 8006194:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 8006198:	2300      	movs	r3, #0
 800619a:	9303      	str	r3, [sp, #12]
 800619c:	ab0a      	add	r3, sp, #40	; 0x28
 800619e:	e9cd b301 	strd	fp, r3, [sp, #4]
 80061a2:	ab09      	add	r3, sp, #36	; 0x24
 80061a4:	ec49 8b10 	vmov	d0, r8, r9
 80061a8:	9300      	str	r3, [sp, #0]
 80061aa:	6022      	str	r2, [r4, #0]
 80061ac:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 80061b0:	4628      	mov	r0, r5
 80061b2:	f7ff fecd 	bl	8005f50 <__cvt>
 80061b6:	9b06      	ldr	r3, [sp, #24]
 80061b8:	9909      	ldr	r1, [sp, #36]	; 0x24
 80061ba:	2b47      	cmp	r3, #71	; 0x47
 80061bc:	4680      	mov	r8, r0
 80061be:	d108      	bne.n	80061d2 <_printf_float+0x142>
 80061c0:	1cc8      	adds	r0, r1, #3
 80061c2:	db02      	blt.n	80061ca <_printf_float+0x13a>
 80061c4:	6863      	ldr	r3, [r4, #4]
 80061c6:	4299      	cmp	r1, r3
 80061c8:	dd41      	ble.n	800624e <_printf_float+0x1be>
 80061ca:	f1ab 0b02 	sub.w	fp, fp, #2
 80061ce:	fa5f fb8b 	uxtb.w	fp, fp
 80061d2:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 80061d6:	d820      	bhi.n	800621a <_printf_float+0x18a>
 80061d8:	3901      	subs	r1, #1
 80061da:	465a      	mov	r2, fp
 80061dc:	f104 0050 	add.w	r0, r4, #80	; 0x50
 80061e0:	9109      	str	r1, [sp, #36]	; 0x24
 80061e2:	f7ff ff17 	bl	8006014 <__exponent>
 80061e6:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80061e8:	1813      	adds	r3, r2, r0
 80061ea:	2a01      	cmp	r2, #1
 80061ec:	4681      	mov	r9, r0
 80061ee:	6123      	str	r3, [r4, #16]
 80061f0:	dc02      	bgt.n	80061f8 <_printf_float+0x168>
 80061f2:	6822      	ldr	r2, [r4, #0]
 80061f4:	07d2      	lsls	r2, r2, #31
 80061f6:	d501      	bpl.n	80061fc <_printf_float+0x16c>
 80061f8:	3301      	adds	r3, #1
 80061fa:	6123      	str	r3, [r4, #16]
 80061fc:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 8006200:	2b00      	cmp	r3, #0
 8006202:	d09c      	beq.n	800613e <_printf_float+0xae>
 8006204:	232d      	movs	r3, #45	; 0x2d
 8006206:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800620a:	e798      	b.n	800613e <_printf_float+0xae>
 800620c:	9a06      	ldr	r2, [sp, #24]
 800620e:	2a47      	cmp	r2, #71	; 0x47
 8006210:	d1be      	bne.n	8006190 <_printf_float+0x100>
 8006212:	2b00      	cmp	r3, #0
 8006214:	d1bc      	bne.n	8006190 <_printf_float+0x100>
 8006216:	2301      	movs	r3, #1
 8006218:	e7b9      	b.n	800618e <_printf_float+0xfe>
 800621a:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 800621e:	d118      	bne.n	8006252 <_printf_float+0x1c2>
 8006220:	2900      	cmp	r1, #0
 8006222:	6863      	ldr	r3, [r4, #4]
 8006224:	dd0b      	ble.n	800623e <_printf_float+0x1ae>
 8006226:	6121      	str	r1, [r4, #16]
 8006228:	b913      	cbnz	r3, 8006230 <_printf_float+0x1a0>
 800622a:	6822      	ldr	r2, [r4, #0]
 800622c:	07d0      	lsls	r0, r2, #31
 800622e:	d502      	bpl.n	8006236 <_printf_float+0x1a6>
 8006230:	3301      	adds	r3, #1
 8006232:	440b      	add	r3, r1
 8006234:	6123      	str	r3, [r4, #16]
 8006236:	65a1      	str	r1, [r4, #88]	; 0x58
 8006238:	f04f 0900 	mov.w	r9, #0
 800623c:	e7de      	b.n	80061fc <_printf_float+0x16c>
 800623e:	b913      	cbnz	r3, 8006246 <_printf_float+0x1b6>
 8006240:	6822      	ldr	r2, [r4, #0]
 8006242:	07d2      	lsls	r2, r2, #31
 8006244:	d501      	bpl.n	800624a <_printf_float+0x1ba>
 8006246:	3302      	adds	r3, #2
 8006248:	e7f4      	b.n	8006234 <_printf_float+0x1a4>
 800624a:	2301      	movs	r3, #1
 800624c:	e7f2      	b.n	8006234 <_printf_float+0x1a4>
 800624e:	f04f 0b67 	mov.w	fp, #103	; 0x67
 8006252:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006254:	4299      	cmp	r1, r3
 8006256:	db05      	blt.n	8006264 <_printf_float+0x1d4>
 8006258:	6823      	ldr	r3, [r4, #0]
 800625a:	6121      	str	r1, [r4, #16]
 800625c:	07d8      	lsls	r0, r3, #31
 800625e:	d5ea      	bpl.n	8006236 <_printf_float+0x1a6>
 8006260:	1c4b      	adds	r3, r1, #1
 8006262:	e7e7      	b.n	8006234 <_printf_float+0x1a4>
 8006264:	2900      	cmp	r1, #0
 8006266:	bfd4      	ite	le
 8006268:	f1c1 0202 	rsble	r2, r1, #2
 800626c:	2201      	movgt	r2, #1
 800626e:	4413      	add	r3, r2
 8006270:	e7e0      	b.n	8006234 <_printf_float+0x1a4>
 8006272:	6823      	ldr	r3, [r4, #0]
 8006274:	055a      	lsls	r2, r3, #21
 8006276:	d407      	bmi.n	8006288 <_printf_float+0x1f8>
 8006278:	6923      	ldr	r3, [r4, #16]
 800627a:	4642      	mov	r2, r8
 800627c:	4631      	mov	r1, r6
 800627e:	4628      	mov	r0, r5
 8006280:	47b8      	blx	r7
 8006282:	3001      	adds	r0, #1
 8006284:	d12c      	bne.n	80062e0 <_printf_float+0x250>
 8006286:	e764      	b.n	8006152 <_printf_float+0xc2>
 8006288:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 800628c:	f240 80e0 	bls.w	8006450 <_printf_float+0x3c0>
 8006290:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8006294:	2200      	movs	r2, #0
 8006296:	2300      	movs	r3, #0
 8006298:	f7fa fc1e 	bl	8000ad8 <__aeabi_dcmpeq>
 800629c:	2800      	cmp	r0, #0
 800629e:	d034      	beq.n	800630a <_printf_float+0x27a>
 80062a0:	4a37      	ldr	r2, [pc, #220]	; (8006380 <_printf_float+0x2f0>)
 80062a2:	2301      	movs	r3, #1
 80062a4:	4631      	mov	r1, r6
 80062a6:	4628      	mov	r0, r5
 80062a8:	47b8      	blx	r7
 80062aa:	3001      	adds	r0, #1
 80062ac:	f43f af51 	beq.w	8006152 <_printf_float+0xc2>
 80062b0:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80062b4:	429a      	cmp	r2, r3
 80062b6:	db02      	blt.n	80062be <_printf_float+0x22e>
 80062b8:	6823      	ldr	r3, [r4, #0]
 80062ba:	07d8      	lsls	r0, r3, #31
 80062bc:	d510      	bpl.n	80062e0 <_printf_float+0x250>
 80062be:	ee18 3a10 	vmov	r3, s16
 80062c2:	4652      	mov	r2, sl
 80062c4:	4631      	mov	r1, r6
 80062c6:	4628      	mov	r0, r5
 80062c8:	47b8      	blx	r7
 80062ca:	3001      	adds	r0, #1
 80062cc:	f43f af41 	beq.w	8006152 <_printf_float+0xc2>
 80062d0:	f04f 0800 	mov.w	r8, #0
 80062d4:	f104 091a 	add.w	r9, r4, #26
 80062d8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80062da:	3b01      	subs	r3, #1
 80062dc:	4543      	cmp	r3, r8
 80062de:	dc09      	bgt.n	80062f4 <_printf_float+0x264>
 80062e0:	6823      	ldr	r3, [r4, #0]
 80062e2:	079b      	lsls	r3, r3, #30
 80062e4:	f100 8105 	bmi.w	80064f2 <_printf_float+0x462>
 80062e8:	68e0      	ldr	r0, [r4, #12]
 80062ea:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80062ec:	4298      	cmp	r0, r3
 80062ee:	bfb8      	it	lt
 80062f0:	4618      	movlt	r0, r3
 80062f2:	e730      	b.n	8006156 <_printf_float+0xc6>
 80062f4:	2301      	movs	r3, #1
 80062f6:	464a      	mov	r2, r9
 80062f8:	4631      	mov	r1, r6
 80062fa:	4628      	mov	r0, r5
 80062fc:	47b8      	blx	r7
 80062fe:	3001      	adds	r0, #1
 8006300:	f43f af27 	beq.w	8006152 <_printf_float+0xc2>
 8006304:	f108 0801 	add.w	r8, r8, #1
 8006308:	e7e6      	b.n	80062d8 <_printf_float+0x248>
 800630a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800630c:	2b00      	cmp	r3, #0
 800630e:	dc39      	bgt.n	8006384 <_printf_float+0x2f4>
 8006310:	4a1b      	ldr	r2, [pc, #108]	; (8006380 <_printf_float+0x2f0>)
 8006312:	2301      	movs	r3, #1
 8006314:	4631      	mov	r1, r6
 8006316:	4628      	mov	r0, r5
 8006318:	47b8      	blx	r7
 800631a:	3001      	adds	r0, #1
 800631c:	f43f af19 	beq.w	8006152 <_printf_float+0xc2>
 8006320:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8006324:	4313      	orrs	r3, r2
 8006326:	d102      	bne.n	800632e <_printf_float+0x29e>
 8006328:	6823      	ldr	r3, [r4, #0]
 800632a:	07d9      	lsls	r1, r3, #31
 800632c:	d5d8      	bpl.n	80062e0 <_printf_float+0x250>
 800632e:	ee18 3a10 	vmov	r3, s16
 8006332:	4652      	mov	r2, sl
 8006334:	4631      	mov	r1, r6
 8006336:	4628      	mov	r0, r5
 8006338:	47b8      	blx	r7
 800633a:	3001      	adds	r0, #1
 800633c:	f43f af09 	beq.w	8006152 <_printf_float+0xc2>
 8006340:	f04f 0900 	mov.w	r9, #0
 8006344:	f104 0a1a 	add.w	sl, r4, #26
 8006348:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800634a:	425b      	negs	r3, r3
 800634c:	454b      	cmp	r3, r9
 800634e:	dc01      	bgt.n	8006354 <_printf_float+0x2c4>
 8006350:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006352:	e792      	b.n	800627a <_printf_float+0x1ea>
 8006354:	2301      	movs	r3, #1
 8006356:	4652      	mov	r2, sl
 8006358:	4631      	mov	r1, r6
 800635a:	4628      	mov	r0, r5
 800635c:	47b8      	blx	r7
 800635e:	3001      	adds	r0, #1
 8006360:	f43f aef7 	beq.w	8006152 <_printf_float+0xc2>
 8006364:	f109 0901 	add.w	r9, r9, #1
 8006368:	e7ee      	b.n	8006348 <_printf_float+0x2b8>
 800636a:	bf00      	nop
 800636c:	7fefffff 	.word	0x7fefffff
 8006370:	08008e34 	.word	0x08008e34
 8006374:	08008e38 	.word	0x08008e38
 8006378:	08008e40 	.word	0x08008e40
 800637c:	08008e3c 	.word	0x08008e3c
 8006380:	08008e44 	.word	0x08008e44
 8006384:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8006386:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8006388:	429a      	cmp	r2, r3
 800638a:	bfa8      	it	ge
 800638c:	461a      	movge	r2, r3
 800638e:	2a00      	cmp	r2, #0
 8006390:	4691      	mov	r9, r2
 8006392:	dc37      	bgt.n	8006404 <_printf_float+0x374>
 8006394:	f04f 0b00 	mov.w	fp, #0
 8006398:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800639c:	f104 021a 	add.w	r2, r4, #26
 80063a0:	6da3      	ldr	r3, [r4, #88]	; 0x58
 80063a2:	9305      	str	r3, [sp, #20]
 80063a4:	eba3 0309 	sub.w	r3, r3, r9
 80063a8:	455b      	cmp	r3, fp
 80063aa:	dc33      	bgt.n	8006414 <_printf_float+0x384>
 80063ac:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80063b0:	429a      	cmp	r2, r3
 80063b2:	db3b      	blt.n	800642c <_printf_float+0x39c>
 80063b4:	6823      	ldr	r3, [r4, #0]
 80063b6:	07da      	lsls	r2, r3, #31
 80063b8:	d438      	bmi.n	800642c <_printf_float+0x39c>
 80063ba:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80063bc:	9a05      	ldr	r2, [sp, #20]
 80063be:	9909      	ldr	r1, [sp, #36]	; 0x24
 80063c0:	1a9a      	subs	r2, r3, r2
 80063c2:	eba3 0901 	sub.w	r9, r3, r1
 80063c6:	4591      	cmp	r9, r2
 80063c8:	bfa8      	it	ge
 80063ca:	4691      	movge	r9, r2
 80063cc:	f1b9 0f00 	cmp.w	r9, #0
 80063d0:	dc35      	bgt.n	800643e <_printf_float+0x3ae>
 80063d2:	f04f 0800 	mov.w	r8, #0
 80063d6:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80063da:	f104 0a1a 	add.w	sl, r4, #26
 80063de:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80063e2:	1a9b      	subs	r3, r3, r2
 80063e4:	eba3 0309 	sub.w	r3, r3, r9
 80063e8:	4543      	cmp	r3, r8
 80063ea:	f77f af79 	ble.w	80062e0 <_printf_float+0x250>
 80063ee:	2301      	movs	r3, #1
 80063f0:	4652      	mov	r2, sl
 80063f2:	4631      	mov	r1, r6
 80063f4:	4628      	mov	r0, r5
 80063f6:	47b8      	blx	r7
 80063f8:	3001      	adds	r0, #1
 80063fa:	f43f aeaa 	beq.w	8006152 <_printf_float+0xc2>
 80063fe:	f108 0801 	add.w	r8, r8, #1
 8006402:	e7ec      	b.n	80063de <_printf_float+0x34e>
 8006404:	4613      	mov	r3, r2
 8006406:	4631      	mov	r1, r6
 8006408:	4642      	mov	r2, r8
 800640a:	4628      	mov	r0, r5
 800640c:	47b8      	blx	r7
 800640e:	3001      	adds	r0, #1
 8006410:	d1c0      	bne.n	8006394 <_printf_float+0x304>
 8006412:	e69e      	b.n	8006152 <_printf_float+0xc2>
 8006414:	2301      	movs	r3, #1
 8006416:	4631      	mov	r1, r6
 8006418:	4628      	mov	r0, r5
 800641a:	9205      	str	r2, [sp, #20]
 800641c:	47b8      	blx	r7
 800641e:	3001      	adds	r0, #1
 8006420:	f43f ae97 	beq.w	8006152 <_printf_float+0xc2>
 8006424:	9a05      	ldr	r2, [sp, #20]
 8006426:	f10b 0b01 	add.w	fp, fp, #1
 800642a:	e7b9      	b.n	80063a0 <_printf_float+0x310>
 800642c:	ee18 3a10 	vmov	r3, s16
 8006430:	4652      	mov	r2, sl
 8006432:	4631      	mov	r1, r6
 8006434:	4628      	mov	r0, r5
 8006436:	47b8      	blx	r7
 8006438:	3001      	adds	r0, #1
 800643a:	d1be      	bne.n	80063ba <_printf_float+0x32a>
 800643c:	e689      	b.n	8006152 <_printf_float+0xc2>
 800643e:	9a05      	ldr	r2, [sp, #20]
 8006440:	464b      	mov	r3, r9
 8006442:	4442      	add	r2, r8
 8006444:	4631      	mov	r1, r6
 8006446:	4628      	mov	r0, r5
 8006448:	47b8      	blx	r7
 800644a:	3001      	adds	r0, #1
 800644c:	d1c1      	bne.n	80063d2 <_printf_float+0x342>
 800644e:	e680      	b.n	8006152 <_printf_float+0xc2>
 8006450:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8006452:	2a01      	cmp	r2, #1
 8006454:	dc01      	bgt.n	800645a <_printf_float+0x3ca>
 8006456:	07db      	lsls	r3, r3, #31
 8006458:	d538      	bpl.n	80064cc <_printf_float+0x43c>
 800645a:	2301      	movs	r3, #1
 800645c:	4642      	mov	r2, r8
 800645e:	4631      	mov	r1, r6
 8006460:	4628      	mov	r0, r5
 8006462:	47b8      	blx	r7
 8006464:	3001      	adds	r0, #1
 8006466:	f43f ae74 	beq.w	8006152 <_printf_float+0xc2>
 800646a:	ee18 3a10 	vmov	r3, s16
 800646e:	4652      	mov	r2, sl
 8006470:	4631      	mov	r1, r6
 8006472:	4628      	mov	r0, r5
 8006474:	47b8      	blx	r7
 8006476:	3001      	adds	r0, #1
 8006478:	f43f ae6b 	beq.w	8006152 <_printf_float+0xc2>
 800647c:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8006480:	2200      	movs	r2, #0
 8006482:	2300      	movs	r3, #0
 8006484:	f7fa fb28 	bl	8000ad8 <__aeabi_dcmpeq>
 8006488:	b9d8      	cbnz	r0, 80064c2 <_printf_float+0x432>
 800648a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800648c:	f108 0201 	add.w	r2, r8, #1
 8006490:	3b01      	subs	r3, #1
 8006492:	4631      	mov	r1, r6
 8006494:	4628      	mov	r0, r5
 8006496:	47b8      	blx	r7
 8006498:	3001      	adds	r0, #1
 800649a:	d10e      	bne.n	80064ba <_printf_float+0x42a>
 800649c:	e659      	b.n	8006152 <_printf_float+0xc2>
 800649e:	2301      	movs	r3, #1
 80064a0:	4652      	mov	r2, sl
 80064a2:	4631      	mov	r1, r6
 80064a4:	4628      	mov	r0, r5
 80064a6:	47b8      	blx	r7
 80064a8:	3001      	adds	r0, #1
 80064aa:	f43f ae52 	beq.w	8006152 <_printf_float+0xc2>
 80064ae:	f108 0801 	add.w	r8, r8, #1
 80064b2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80064b4:	3b01      	subs	r3, #1
 80064b6:	4543      	cmp	r3, r8
 80064b8:	dcf1      	bgt.n	800649e <_printf_float+0x40e>
 80064ba:	464b      	mov	r3, r9
 80064bc:	f104 0250 	add.w	r2, r4, #80	; 0x50
 80064c0:	e6dc      	b.n	800627c <_printf_float+0x1ec>
 80064c2:	f04f 0800 	mov.w	r8, #0
 80064c6:	f104 0a1a 	add.w	sl, r4, #26
 80064ca:	e7f2      	b.n	80064b2 <_printf_float+0x422>
 80064cc:	2301      	movs	r3, #1
 80064ce:	4642      	mov	r2, r8
 80064d0:	e7df      	b.n	8006492 <_printf_float+0x402>
 80064d2:	2301      	movs	r3, #1
 80064d4:	464a      	mov	r2, r9
 80064d6:	4631      	mov	r1, r6
 80064d8:	4628      	mov	r0, r5
 80064da:	47b8      	blx	r7
 80064dc:	3001      	adds	r0, #1
 80064de:	f43f ae38 	beq.w	8006152 <_printf_float+0xc2>
 80064e2:	f108 0801 	add.w	r8, r8, #1
 80064e6:	68e3      	ldr	r3, [r4, #12]
 80064e8:	990b      	ldr	r1, [sp, #44]	; 0x2c
 80064ea:	1a5b      	subs	r3, r3, r1
 80064ec:	4543      	cmp	r3, r8
 80064ee:	dcf0      	bgt.n	80064d2 <_printf_float+0x442>
 80064f0:	e6fa      	b.n	80062e8 <_printf_float+0x258>
 80064f2:	f04f 0800 	mov.w	r8, #0
 80064f6:	f104 0919 	add.w	r9, r4, #25
 80064fa:	e7f4      	b.n	80064e6 <_printf_float+0x456>

080064fc <_printf_common>:
 80064fc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006500:	4616      	mov	r6, r2
 8006502:	4699      	mov	r9, r3
 8006504:	688a      	ldr	r2, [r1, #8]
 8006506:	690b      	ldr	r3, [r1, #16]
 8006508:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800650c:	4293      	cmp	r3, r2
 800650e:	bfb8      	it	lt
 8006510:	4613      	movlt	r3, r2
 8006512:	6033      	str	r3, [r6, #0]
 8006514:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8006518:	4607      	mov	r7, r0
 800651a:	460c      	mov	r4, r1
 800651c:	b10a      	cbz	r2, 8006522 <_printf_common+0x26>
 800651e:	3301      	adds	r3, #1
 8006520:	6033      	str	r3, [r6, #0]
 8006522:	6823      	ldr	r3, [r4, #0]
 8006524:	0699      	lsls	r1, r3, #26
 8006526:	bf42      	ittt	mi
 8006528:	6833      	ldrmi	r3, [r6, #0]
 800652a:	3302      	addmi	r3, #2
 800652c:	6033      	strmi	r3, [r6, #0]
 800652e:	6825      	ldr	r5, [r4, #0]
 8006530:	f015 0506 	ands.w	r5, r5, #6
 8006534:	d106      	bne.n	8006544 <_printf_common+0x48>
 8006536:	f104 0a19 	add.w	sl, r4, #25
 800653a:	68e3      	ldr	r3, [r4, #12]
 800653c:	6832      	ldr	r2, [r6, #0]
 800653e:	1a9b      	subs	r3, r3, r2
 8006540:	42ab      	cmp	r3, r5
 8006542:	dc26      	bgt.n	8006592 <_printf_common+0x96>
 8006544:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8006548:	1e13      	subs	r3, r2, #0
 800654a:	6822      	ldr	r2, [r4, #0]
 800654c:	bf18      	it	ne
 800654e:	2301      	movne	r3, #1
 8006550:	0692      	lsls	r2, r2, #26
 8006552:	d42b      	bmi.n	80065ac <_printf_common+0xb0>
 8006554:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8006558:	4649      	mov	r1, r9
 800655a:	4638      	mov	r0, r7
 800655c:	47c0      	blx	r8
 800655e:	3001      	adds	r0, #1
 8006560:	d01e      	beq.n	80065a0 <_printf_common+0xa4>
 8006562:	6823      	ldr	r3, [r4, #0]
 8006564:	68e5      	ldr	r5, [r4, #12]
 8006566:	6832      	ldr	r2, [r6, #0]
 8006568:	f003 0306 	and.w	r3, r3, #6
 800656c:	2b04      	cmp	r3, #4
 800656e:	bf08      	it	eq
 8006570:	1aad      	subeq	r5, r5, r2
 8006572:	68a3      	ldr	r3, [r4, #8]
 8006574:	6922      	ldr	r2, [r4, #16]
 8006576:	bf0c      	ite	eq
 8006578:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800657c:	2500      	movne	r5, #0
 800657e:	4293      	cmp	r3, r2
 8006580:	bfc4      	itt	gt
 8006582:	1a9b      	subgt	r3, r3, r2
 8006584:	18ed      	addgt	r5, r5, r3
 8006586:	2600      	movs	r6, #0
 8006588:	341a      	adds	r4, #26
 800658a:	42b5      	cmp	r5, r6
 800658c:	d11a      	bne.n	80065c4 <_printf_common+0xc8>
 800658e:	2000      	movs	r0, #0
 8006590:	e008      	b.n	80065a4 <_printf_common+0xa8>
 8006592:	2301      	movs	r3, #1
 8006594:	4652      	mov	r2, sl
 8006596:	4649      	mov	r1, r9
 8006598:	4638      	mov	r0, r7
 800659a:	47c0      	blx	r8
 800659c:	3001      	adds	r0, #1
 800659e:	d103      	bne.n	80065a8 <_printf_common+0xac>
 80065a0:	f04f 30ff 	mov.w	r0, #4294967295
 80065a4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80065a8:	3501      	adds	r5, #1
 80065aa:	e7c6      	b.n	800653a <_printf_common+0x3e>
 80065ac:	18e1      	adds	r1, r4, r3
 80065ae:	1c5a      	adds	r2, r3, #1
 80065b0:	2030      	movs	r0, #48	; 0x30
 80065b2:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 80065b6:	4422      	add	r2, r4
 80065b8:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 80065bc:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 80065c0:	3302      	adds	r3, #2
 80065c2:	e7c7      	b.n	8006554 <_printf_common+0x58>
 80065c4:	2301      	movs	r3, #1
 80065c6:	4622      	mov	r2, r4
 80065c8:	4649      	mov	r1, r9
 80065ca:	4638      	mov	r0, r7
 80065cc:	47c0      	blx	r8
 80065ce:	3001      	adds	r0, #1
 80065d0:	d0e6      	beq.n	80065a0 <_printf_common+0xa4>
 80065d2:	3601      	adds	r6, #1
 80065d4:	e7d9      	b.n	800658a <_printf_common+0x8e>
	...

080065d8 <_printf_i>:
 80065d8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80065dc:	7e0f      	ldrb	r7, [r1, #24]
 80065de:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 80065e0:	2f78      	cmp	r7, #120	; 0x78
 80065e2:	4691      	mov	r9, r2
 80065e4:	4680      	mov	r8, r0
 80065e6:	460c      	mov	r4, r1
 80065e8:	469a      	mov	sl, r3
 80065ea:	f101 0243 	add.w	r2, r1, #67	; 0x43
 80065ee:	d807      	bhi.n	8006600 <_printf_i+0x28>
 80065f0:	2f62      	cmp	r7, #98	; 0x62
 80065f2:	d80a      	bhi.n	800660a <_printf_i+0x32>
 80065f4:	2f00      	cmp	r7, #0
 80065f6:	f000 80d8 	beq.w	80067aa <_printf_i+0x1d2>
 80065fa:	2f58      	cmp	r7, #88	; 0x58
 80065fc:	f000 80a3 	beq.w	8006746 <_printf_i+0x16e>
 8006600:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8006604:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8006608:	e03a      	b.n	8006680 <_printf_i+0xa8>
 800660a:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800660e:	2b15      	cmp	r3, #21
 8006610:	d8f6      	bhi.n	8006600 <_printf_i+0x28>
 8006612:	a101      	add	r1, pc, #4	; (adr r1, 8006618 <_printf_i+0x40>)
 8006614:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8006618:	08006671 	.word	0x08006671
 800661c:	08006685 	.word	0x08006685
 8006620:	08006601 	.word	0x08006601
 8006624:	08006601 	.word	0x08006601
 8006628:	08006601 	.word	0x08006601
 800662c:	08006601 	.word	0x08006601
 8006630:	08006685 	.word	0x08006685
 8006634:	08006601 	.word	0x08006601
 8006638:	08006601 	.word	0x08006601
 800663c:	08006601 	.word	0x08006601
 8006640:	08006601 	.word	0x08006601
 8006644:	08006791 	.word	0x08006791
 8006648:	080066b5 	.word	0x080066b5
 800664c:	08006773 	.word	0x08006773
 8006650:	08006601 	.word	0x08006601
 8006654:	08006601 	.word	0x08006601
 8006658:	080067b3 	.word	0x080067b3
 800665c:	08006601 	.word	0x08006601
 8006660:	080066b5 	.word	0x080066b5
 8006664:	08006601 	.word	0x08006601
 8006668:	08006601 	.word	0x08006601
 800666c:	0800677b 	.word	0x0800677b
 8006670:	682b      	ldr	r3, [r5, #0]
 8006672:	1d1a      	adds	r2, r3, #4
 8006674:	681b      	ldr	r3, [r3, #0]
 8006676:	602a      	str	r2, [r5, #0]
 8006678:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800667c:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8006680:	2301      	movs	r3, #1
 8006682:	e0a3      	b.n	80067cc <_printf_i+0x1f4>
 8006684:	6820      	ldr	r0, [r4, #0]
 8006686:	6829      	ldr	r1, [r5, #0]
 8006688:	0606      	lsls	r6, r0, #24
 800668a:	f101 0304 	add.w	r3, r1, #4
 800668e:	d50a      	bpl.n	80066a6 <_printf_i+0xce>
 8006690:	680e      	ldr	r6, [r1, #0]
 8006692:	602b      	str	r3, [r5, #0]
 8006694:	2e00      	cmp	r6, #0
 8006696:	da03      	bge.n	80066a0 <_printf_i+0xc8>
 8006698:	232d      	movs	r3, #45	; 0x2d
 800669a:	4276      	negs	r6, r6
 800669c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80066a0:	485e      	ldr	r0, [pc, #376]	; (800681c <_printf_i+0x244>)
 80066a2:	230a      	movs	r3, #10
 80066a4:	e019      	b.n	80066da <_printf_i+0x102>
 80066a6:	680e      	ldr	r6, [r1, #0]
 80066a8:	602b      	str	r3, [r5, #0]
 80066aa:	f010 0f40 	tst.w	r0, #64	; 0x40
 80066ae:	bf18      	it	ne
 80066b0:	b236      	sxthne	r6, r6
 80066b2:	e7ef      	b.n	8006694 <_printf_i+0xbc>
 80066b4:	682b      	ldr	r3, [r5, #0]
 80066b6:	6820      	ldr	r0, [r4, #0]
 80066b8:	1d19      	adds	r1, r3, #4
 80066ba:	6029      	str	r1, [r5, #0]
 80066bc:	0601      	lsls	r1, r0, #24
 80066be:	d501      	bpl.n	80066c4 <_printf_i+0xec>
 80066c0:	681e      	ldr	r6, [r3, #0]
 80066c2:	e002      	b.n	80066ca <_printf_i+0xf2>
 80066c4:	0646      	lsls	r6, r0, #25
 80066c6:	d5fb      	bpl.n	80066c0 <_printf_i+0xe8>
 80066c8:	881e      	ldrh	r6, [r3, #0]
 80066ca:	4854      	ldr	r0, [pc, #336]	; (800681c <_printf_i+0x244>)
 80066cc:	2f6f      	cmp	r7, #111	; 0x6f
 80066ce:	bf0c      	ite	eq
 80066d0:	2308      	moveq	r3, #8
 80066d2:	230a      	movne	r3, #10
 80066d4:	2100      	movs	r1, #0
 80066d6:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 80066da:	6865      	ldr	r5, [r4, #4]
 80066dc:	60a5      	str	r5, [r4, #8]
 80066de:	2d00      	cmp	r5, #0
 80066e0:	bfa2      	ittt	ge
 80066e2:	6821      	ldrge	r1, [r4, #0]
 80066e4:	f021 0104 	bicge.w	r1, r1, #4
 80066e8:	6021      	strge	r1, [r4, #0]
 80066ea:	b90e      	cbnz	r6, 80066f0 <_printf_i+0x118>
 80066ec:	2d00      	cmp	r5, #0
 80066ee:	d04d      	beq.n	800678c <_printf_i+0x1b4>
 80066f0:	4615      	mov	r5, r2
 80066f2:	fbb6 f1f3 	udiv	r1, r6, r3
 80066f6:	fb03 6711 	mls	r7, r3, r1, r6
 80066fa:	5dc7      	ldrb	r7, [r0, r7]
 80066fc:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8006700:	4637      	mov	r7, r6
 8006702:	42bb      	cmp	r3, r7
 8006704:	460e      	mov	r6, r1
 8006706:	d9f4      	bls.n	80066f2 <_printf_i+0x11a>
 8006708:	2b08      	cmp	r3, #8
 800670a:	d10b      	bne.n	8006724 <_printf_i+0x14c>
 800670c:	6823      	ldr	r3, [r4, #0]
 800670e:	07de      	lsls	r6, r3, #31
 8006710:	d508      	bpl.n	8006724 <_printf_i+0x14c>
 8006712:	6923      	ldr	r3, [r4, #16]
 8006714:	6861      	ldr	r1, [r4, #4]
 8006716:	4299      	cmp	r1, r3
 8006718:	bfde      	ittt	le
 800671a:	2330      	movle	r3, #48	; 0x30
 800671c:	f805 3c01 	strble.w	r3, [r5, #-1]
 8006720:	f105 35ff 	addle.w	r5, r5, #4294967295
 8006724:	1b52      	subs	r2, r2, r5
 8006726:	6122      	str	r2, [r4, #16]
 8006728:	f8cd a000 	str.w	sl, [sp]
 800672c:	464b      	mov	r3, r9
 800672e:	aa03      	add	r2, sp, #12
 8006730:	4621      	mov	r1, r4
 8006732:	4640      	mov	r0, r8
 8006734:	f7ff fee2 	bl	80064fc <_printf_common>
 8006738:	3001      	adds	r0, #1
 800673a:	d14c      	bne.n	80067d6 <_printf_i+0x1fe>
 800673c:	f04f 30ff 	mov.w	r0, #4294967295
 8006740:	b004      	add	sp, #16
 8006742:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006746:	4835      	ldr	r0, [pc, #212]	; (800681c <_printf_i+0x244>)
 8006748:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 800674c:	6829      	ldr	r1, [r5, #0]
 800674e:	6823      	ldr	r3, [r4, #0]
 8006750:	f851 6b04 	ldr.w	r6, [r1], #4
 8006754:	6029      	str	r1, [r5, #0]
 8006756:	061d      	lsls	r5, r3, #24
 8006758:	d514      	bpl.n	8006784 <_printf_i+0x1ac>
 800675a:	07df      	lsls	r7, r3, #31
 800675c:	bf44      	itt	mi
 800675e:	f043 0320 	orrmi.w	r3, r3, #32
 8006762:	6023      	strmi	r3, [r4, #0]
 8006764:	b91e      	cbnz	r6, 800676e <_printf_i+0x196>
 8006766:	6823      	ldr	r3, [r4, #0]
 8006768:	f023 0320 	bic.w	r3, r3, #32
 800676c:	6023      	str	r3, [r4, #0]
 800676e:	2310      	movs	r3, #16
 8006770:	e7b0      	b.n	80066d4 <_printf_i+0xfc>
 8006772:	6823      	ldr	r3, [r4, #0]
 8006774:	f043 0320 	orr.w	r3, r3, #32
 8006778:	6023      	str	r3, [r4, #0]
 800677a:	2378      	movs	r3, #120	; 0x78
 800677c:	4828      	ldr	r0, [pc, #160]	; (8006820 <_printf_i+0x248>)
 800677e:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8006782:	e7e3      	b.n	800674c <_printf_i+0x174>
 8006784:	0659      	lsls	r1, r3, #25
 8006786:	bf48      	it	mi
 8006788:	b2b6      	uxthmi	r6, r6
 800678a:	e7e6      	b.n	800675a <_printf_i+0x182>
 800678c:	4615      	mov	r5, r2
 800678e:	e7bb      	b.n	8006708 <_printf_i+0x130>
 8006790:	682b      	ldr	r3, [r5, #0]
 8006792:	6826      	ldr	r6, [r4, #0]
 8006794:	6961      	ldr	r1, [r4, #20]
 8006796:	1d18      	adds	r0, r3, #4
 8006798:	6028      	str	r0, [r5, #0]
 800679a:	0635      	lsls	r5, r6, #24
 800679c:	681b      	ldr	r3, [r3, #0]
 800679e:	d501      	bpl.n	80067a4 <_printf_i+0x1cc>
 80067a0:	6019      	str	r1, [r3, #0]
 80067a2:	e002      	b.n	80067aa <_printf_i+0x1d2>
 80067a4:	0670      	lsls	r0, r6, #25
 80067a6:	d5fb      	bpl.n	80067a0 <_printf_i+0x1c8>
 80067a8:	8019      	strh	r1, [r3, #0]
 80067aa:	2300      	movs	r3, #0
 80067ac:	6123      	str	r3, [r4, #16]
 80067ae:	4615      	mov	r5, r2
 80067b0:	e7ba      	b.n	8006728 <_printf_i+0x150>
 80067b2:	682b      	ldr	r3, [r5, #0]
 80067b4:	1d1a      	adds	r2, r3, #4
 80067b6:	602a      	str	r2, [r5, #0]
 80067b8:	681d      	ldr	r5, [r3, #0]
 80067ba:	6862      	ldr	r2, [r4, #4]
 80067bc:	2100      	movs	r1, #0
 80067be:	4628      	mov	r0, r5
 80067c0:	f7f9 fd16 	bl	80001f0 <memchr>
 80067c4:	b108      	cbz	r0, 80067ca <_printf_i+0x1f2>
 80067c6:	1b40      	subs	r0, r0, r5
 80067c8:	6060      	str	r0, [r4, #4]
 80067ca:	6863      	ldr	r3, [r4, #4]
 80067cc:	6123      	str	r3, [r4, #16]
 80067ce:	2300      	movs	r3, #0
 80067d0:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80067d4:	e7a8      	b.n	8006728 <_printf_i+0x150>
 80067d6:	6923      	ldr	r3, [r4, #16]
 80067d8:	462a      	mov	r2, r5
 80067da:	4649      	mov	r1, r9
 80067dc:	4640      	mov	r0, r8
 80067de:	47d0      	blx	sl
 80067e0:	3001      	adds	r0, #1
 80067e2:	d0ab      	beq.n	800673c <_printf_i+0x164>
 80067e4:	6823      	ldr	r3, [r4, #0]
 80067e6:	079b      	lsls	r3, r3, #30
 80067e8:	d413      	bmi.n	8006812 <_printf_i+0x23a>
 80067ea:	68e0      	ldr	r0, [r4, #12]
 80067ec:	9b03      	ldr	r3, [sp, #12]
 80067ee:	4298      	cmp	r0, r3
 80067f0:	bfb8      	it	lt
 80067f2:	4618      	movlt	r0, r3
 80067f4:	e7a4      	b.n	8006740 <_printf_i+0x168>
 80067f6:	2301      	movs	r3, #1
 80067f8:	4632      	mov	r2, r6
 80067fa:	4649      	mov	r1, r9
 80067fc:	4640      	mov	r0, r8
 80067fe:	47d0      	blx	sl
 8006800:	3001      	adds	r0, #1
 8006802:	d09b      	beq.n	800673c <_printf_i+0x164>
 8006804:	3501      	adds	r5, #1
 8006806:	68e3      	ldr	r3, [r4, #12]
 8006808:	9903      	ldr	r1, [sp, #12]
 800680a:	1a5b      	subs	r3, r3, r1
 800680c:	42ab      	cmp	r3, r5
 800680e:	dcf2      	bgt.n	80067f6 <_printf_i+0x21e>
 8006810:	e7eb      	b.n	80067ea <_printf_i+0x212>
 8006812:	2500      	movs	r5, #0
 8006814:	f104 0619 	add.w	r6, r4, #25
 8006818:	e7f5      	b.n	8006806 <_printf_i+0x22e>
 800681a:	bf00      	nop
 800681c:	08008e46 	.word	0x08008e46
 8006820:	08008e57 	.word	0x08008e57

08006824 <siprintf>:
 8006824:	b40e      	push	{r1, r2, r3}
 8006826:	b500      	push	{lr}
 8006828:	b09c      	sub	sp, #112	; 0x70
 800682a:	ab1d      	add	r3, sp, #116	; 0x74
 800682c:	9002      	str	r0, [sp, #8]
 800682e:	9006      	str	r0, [sp, #24]
 8006830:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8006834:	4809      	ldr	r0, [pc, #36]	; (800685c <siprintf+0x38>)
 8006836:	9107      	str	r1, [sp, #28]
 8006838:	9104      	str	r1, [sp, #16]
 800683a:	4909      	ldr	r1, [pc, #36]	; (8006860 <siprintf+0x3c>)
 800683c:	f853 2b04 	ldr.w	r2, [r3], #4
 8006840:	9105      	str	r1, [sp, #20]
 8006842:	6800      	ldr	r0, [r0, #0]
 8006844:	9301      	str	r3, [sp, #4]
 8006846:	a902      	add	r1, sp, #8
 8006848:	f001 fb88 	bl	8007f5c <_svfiprintf_r>
 800684c:	9b02      	ldr	r3, [sp, #8]
 800684e:	2200      	movs	r2, #0
 8006850:	701a      	strb	r2, [r3, #0]
 8006852:	b01c      	add	sp, #112	; 0x70
 8006854:	f85d eb04 	ldr.w	lr, [sp], #4
 8006858:	b003      	add	sp, #12
 800685a:	4770      	bx	lr
 800685c:	200001d0 	.word	0x200001d0
 8006860:	ffff0208 	.word	0xffff0208

08006864 <strncat>:
 8006864:	b530      	push	{r4, r5, lr}
 8006866:	4604      	mov	r4, r0
 8006868:	7825      	ldrb	r5, [r4, #0]
 800686a:	4623      	mov	r3, r4
 800686c:	3401      	adds	r4, #1
 800686e:	2d00      	cmp	r5, #0
 8006870:	d1fa      	bne.n	8006868 <strncat+0x4>
 8006872:	3a01      	subs	r2, #1
 8006874:	d304      	bcc.n	8006880 <strncat+0x1c>
 8006876:	f811 4b01 	ldrb.w	r4, [r1], #1
 800687a:	f803 4b01 	strb.w	r4, [r3], #1
 800687e:	b904      	cbnz	r4, 8006882 <strncat+0x1e>
 8006880:	bd30      	pop	{r4, r5, pc}
 8006882:	2a00      	cmp	r2, #0
 8006884:	d1f5      	bne.n	8006872 <strncat+0xe>
 8006886:	701a      	strb	r2, [r3, #0]
 8006888:	e7f3      	b.n	8006872 <strncat+0xe>

0800688a <quorem>:
 800688a:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800688e:	6903      	ldr	r3, [r0, #16]
 8006890:	690c      	ldr	r4, [r1, #16]
 8006892:	42a3      	cmp	r3, r4
 8006894:	4607      	mov	r7, r0
 8006896:	f2c0 8081 	blt.w	800699c <quorem+0x112>
 800689a:	3c01      	subs	r4, #1
 800689c:	f101 0814 	add.w	r8, r1, #20
 80068a0:	f100 0514 	add.w	r5, r0, #20
 80068a4:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80068a8:	9301      	str	r3, [sp, #4]
 80068aa:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 80068ae:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80068b2:	3301      	adds	r3, #1
 80068b4:	429a      	cmp	r2, r3
 80068b6:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 80068ba:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 80068be:	fbb2 f6f3 	udiv	r6, r2, r3
 80068c2:	d331      	bcc.n	8006928 <quorem+0x9e>
 80068c4:	f04f 0e00 	mov.w	lr, #0
 80068c8:	4640      	mov	r0, r8
 80068ca:	46ac      	mov	ip, r5
 80068cc:	46f2      	mov	sl, lr
 80068ce:	f850 2b04 	ldr.w	r2, [r0], #4
 80068d2:	b293      	uxth	r3, r2
 80068d4:	fb06 e303 	mla	r3, r6, r3, lr
 80068d8:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 80068dc:	b29b      	uxth	r3, r3
 80068de:	ebaa 0303 	sub.w	r3, sl, r3
 80068e2:	f8dc a000 	ldr.w	sl, [ip]
 80068e6:	0c12      	lsrs	r2, r2, #16
 80068e8:	fa13 f38a 	uxtah	r3, r3, sl
 80068ec:	fb06 e202 	mla	r2, r6, r2, lr
 80068f0:	9300      	str	r3, [sp, #0]
 80068f2:	9b00      	ldr	r3, [sp, #0]
 80068f4:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 80068f8:	b292      	uxth	r2, r2
 80068fa:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 80068fe:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8006902:	f8bd 3000 	ldrh.w	r3, [sp]
 8006906:	4581      	cmp	r9, r0
 8006908:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800690c:	f84c 3b04 	str.w	r3, [ip], #4
 8006910:	ea4f 4a22 	mov.w	sl, r2, asr #16
 8006914:	d2db      	bcs.n	80068ce <quorem+0x44>
 8006916:	f855 300b 	ldr.w	r3, [r5, fp]
 800691a:	b92b      	cbnz	r3, 8006928 <quorem+0x9e>
 800691c:	9b01      	ldr	r3, [sp, #4]
 800691e:	3b04      	subs	r3, #4
 8006920:	429d      	cmp	r5, r3
 8006922:	461a      	mov	r2, r3
 8006924:	d32e      	bcc.n	8006984 <quorem+0xfa>
 8006926:	613c      	str	r4, [r7, #16]
 8006928:	4638      	mov	r0, r7
 800692a:	f001 f8c3 	bl	8007ab4 <__mcmp>
 800692e:	2800      	cmp	r0, #0
 8006930:	db24      	blt.n	800697c <quorem+0xf2>
 8006932:	3601      	adds	r6, #1
 8006934:	4628      	mov	r0, r5
 8006936:	f04f 0c00 	mov.w	ip, #0
 800693a:	f858 2b04 	ldr.w	r2, [r8], #4
 800693e:	f8d0 e000 	ldr.w	lr, [r0]
 8006942:	b293      	uxth	r3, r2
 8006944:	ebac 0303 	sub.w	r3, ip, r3
 8006948:	0c12      	lsrs	r2, r2, #16
 800694a:	fa13 f38e 	uxtah	r3, r3, lr
 800694e:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 8006952:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8006956:	b29b      	uxth	r3, r3
 8006958:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800695c:	45c1      	cmp	r9, r8
 800695e:	f840 3b04 	str.w	r3, [r0], #4
 8006962:	ea4f 4c22 	mov.w	ip, r2, asr #16
 8006966:	d2e8      	bcs.n	800693a <quorem+0xb0>
 8006968:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800696c:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8006970:	b922      	cbnz	r2, 800697c <quorem+0xf2>
 8006972:	3b04      	subs	r3, #4
 8006974:	429d      	cmp	r5, r3
 8006976:	461a      	mov	r2, r3
 8006978:	d30a      	bcc.n	8006990 <quorem+0x106>
 800697a:	613c      	str	r4, [r7, #16]
 800697c:	4630      	mov	r0, r6
 800697e:	b003      	add	sp, #12
 8006980:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006984:	6812      	ldr	r2, [r2, #0]
 8006986:	3b04      	subs	r3, #4
 8006988:	2a00      	cmp	r2, #0
 800698a:	d1cc      	bne.n	8006926 <quorem+0x9c>
 800698c:	3c01      	subs	r4, #1
 800698e:	e7c7      	b.n	8006920 <quorem+0x96>
 8006990:	6812      	ldr	r2, [r2, #0]
 8006992:	3b04      	subs	r3, #4
 8006994:	2a00      	cmp	r2, #0
 8006996:	d1f0      	bne.n	800697a <quorem+0xf0>
 8006998:	3c01      	subs	r4, #1
 800699a:	e7eb      	b.n	8006974 <quorem+0xea>
 800699c:	2000      	movs	r0, #0
 800699e:	e7ee      	b.n	800697e <quorem+0xf4>

080069a0 <_dtoa_r>:
 80069a0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80069a4:	ed2d 8b04 	vpush	{d8-d9}
 80069a8:	ec57 6b10 	vmov	r6, r7, d0
 80069ac:	b093      	sub	sp, #76	; 0x4c
 80069ae:	6a45      	ldr	r5, [r0, #36]	; 0x24
 80069b0:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 80069b4:	9106      	str	r1, [sp, #24]
 80069b6:	ee10 aa10 	vmov	sl, s0
 80069ba:	4604      	mov	r4, r0
 80069bc:	9209      	str	r2, [sp, #36]	; 0x24
 80069be:	930c      	str	r3, [sp, #48]	; 0x30
 80069c0:	46bb      	mov	fp, r7
 80069c2:	b975      	cbnz	r5, 80069e2 <_dtoa_r+0x42>
 80069c4:	2010      	movs	r0, #16
 80069c6:	f000 fddd 	bl	8007584 <malloc>
 80069ca:	4602      	mov	r2, r0
 80069cc:	6260      	str	r0, [r4, #36]	; 0x24
 80069ce:	b920      	cbnz	r0, 80069da <_dtoa_r+0x3a>
 80069d0:	4ba7      	ldr	r3, [pc, #668]	; (8006c70 <_dtoa_r+0x2d0>)
 80069d2:	21ea      	movs	r1, #234	; 0xea
 80069d4:	48a7      	ldr	r0, [pc, #668]	; (8006c74 <_dtoa_r+0x2d4>)
 80069d6:	f001 fbd1 	bl	800817c <__assert_func>
 80069da:	e9c0 5501 	strd	r5, r5, [r0, #4]
 80069de:	6005      	str	r5, [r0, #0]
 80069e0:	60c5      	str	r5, [r0, #12]
 80069e2:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80069e4:	6819      	ldr	r1, [r3, #0]
 80069e6:	b151      	cbz	r1, 80069fe <_dtoa_r+0x5e>
 80069e8:	685a      	ldr	r2, [r3, #4]
 80069ea:	604a      	str	r2, [r1, #4]
 80069ec:	2301      	movs	r3, #1
 80069ee:	4093      	lsls	r3, r2
 80069f0:	608b      	str	r3, [r1, #8]
 80069f2:	4620      	mov	r0, r4
 80069f4:	f000 fe1c 	bl	8007630 <_Bfree>
 80069f8:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80069fa:	2200      	movs	r2, #0
 80069fc:	601a      	str	r2, [r3, #0]
 80069fe:	1e3b      	subs	r3, r7, #0
 8006a00:	bfaa      	itet	ge
 8006a02:	2300      	movge	r3, #0
 8006a04:	f023 4b00 	biclt.w	fp, r3, #2147483648	; 0x80000000
 8006a08:	f8c8 3000 	strge.w	r3, [r8]
 8006a0c:	4b9a      	ldr	r3, [pc, #616]	; (8006c78 <_dtoa_r+0x2d8>)
 8006a0e:	bfbc      	itt	lt
 8006a10:	2201      	movlt	r2, #1
 8006a12:	f8c8 2000 	strlt.w	r2, [r8]
 8006a16:	ea33 030b 	bics.w	r3, r3, fp
 8006a1a:	d11b      	bne.n	8006a54 <_dtoa_r+0xb4>
 8006a1c:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8006a1e:	f242 730f 	movw	r3, #9999	; 0x270f
 8006a22:	6013      	str	r3, [r2, #0]
 8006a24:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8006a28:	4333      	orrs	r3, r6
 8006a2a:	f000 8592 	beq.w	8007552 <_dtoa_r+0xbb2>
 8006a2e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8006a30:	b963      	cbnz	r3, 8006a4c <_dtoa_r+0xac>
 8006a32:	4b92      	ldr	r3, [pc, #584]	; (8006c7c <_dtoa_r+0x2dc>)
 8006a34:	e022      	b.n	8006a7c <_dtoa_r+0xdc>
 8006a36:	4b92      	ldr	r3, [pc, #584]	; (8006c80 <_dtoa_r+0x2e0>)
 8006a38:	9301      	str	r3, [sp, #4]
 8006a3a:	3308      	adds	r3, #8
 8006a3c:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8006a3e:	6013      	str	r3, [r2, #0]
 8006a40:	9801      	ldr	r0, [sp, #4]
 8006a42:	b013      	add	sp, #76	; 0x4c
 8006a44:	ecbd 8b04 	vpop	{d8-d9}
 8006a48:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006a4c:	4b8b      	ldr	r3, [pc, #556]	; (8006c7c <_dtoa_r+0x2dc>)
 8006a4e:	9301      	str	r3, [sp, #4]
 8006a50:	3303      	adds	r3, #3
 8006a52:	e7f3      	b.n	8006a3c <_dtoa_r+0x9c>
 8006a54:	2200      	movs	r2, #0
 8006a56:	2300      	movs	r3, #0
 8006a58:	4650      	mov	r0, sl
 8006a5a:	4659      	mov	r1, fp
 8006a5c:	f7fa f83c 	bl	8000ad8 <__aeabi_dcmpeq>
 8006a60:	ec4b ab19 	vmov	d9, sl, fp
 8006a64:	4680      	mov	r8, r0
 8006a66:	b158      	cbz	r0, 8006a80 <_dtoa_r+0xe0>
 8006a68:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8006a6a:	2301      	movs	r3, #1
 8006a6c:	6013      	str	r3, [r2, #0]
 8006a6e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8006a70:	2b00      	cmp	r3, #0
 8006a72:	f000 856b 	beq.w	800754c <_dtoa_r+0xbac>
 8006a76:	4883      	ldr	r0, [pc, #524]	; (8006c84 <_dtoa_r+0x2e4>)
 8006a78:	6018      	str	r0, [r3, #0]
 8006a7a:	1e43      	subs	r3, r0, #1
 8006a7c:	9301      	str	r3, [sp, #4]
 8006a7e:	e7df      	b.n	8006a40 <_dtoa_r+0xa0>
 8006a80:	ec4b ab10 	vmov	d0, sl, fp
 8006a84:	aa10      	add	r2, sp, #64	; 0x40
 8006a86:	a911      	add	r1, sp, #68	; 0x44
 8006a88:	4620      	mov	r0, r4
 8006a8a:	f001 f8b9 	bl	8007c00 <__d2b>
 8006a8e:	f3cb 550a 	ubfx	r5, fp, #20, #11
 8006a92:	ee08 0a10 	vmov	s16, r0
 8006a96:	2d00      	cmp	r5, #0
 8006a98:	f000 8084 	beq.w	8006ba4 <_dtoa_r+0x204>
 8006a9c:	ee19 3a90 	vmov	r3, s19
 8006aa0:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8006aa4:	f043 577f 	orr.w	r7, r3, #1069547520	; 0x3fc00000
 8006aa8:	4656      	mov	r6, sl
 8006aaa:	f447 1740 	orr.w	r7, r7, #3145728	; 0x300000
 8006aae:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 8006ab2:	f8cd 8038 	str.w	r8, [sp, #56]	; 0x38
 8006ab6:	4b74      	ldr	r3, [pc, #464]	; (8006c88 <_dtoa_r+0x2e8>)
 8006ab8:	2200      	movs	r2, #0
 8006aba:	4630      	mov	r0, r6
 8006abc:	4639      	mov	r1, r7
 8006abe:	f7f9 fbeb 	bl	8000298 <__aeabi_dsub>
 8006ac2:	a365      	add	r3, pc, #404	; (adr r3, 8006c58 <_dtoa_r+0x2b8>)
 8006ac4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006ac8:	f7f9 fd9e 	bl	8000608 <__aeabi_dmul>
 8006acc:	a364      	add	r3, pc, #400	; (adr r3, 8006c60 <_dtoa_r+0x2c0>)
 8006ace:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006ad2:	f7f9 fbe3 	bl	800029c <__adddf3>
 8006ad6:	4606      	mov	r6, r0
 8006ad8:	4628      	mov	r0, r5
 8006ada:	460f      	mov	r7, r1
 8006adc:	f7f9 fd2a 	bl	8000534 <__aeabi_i2d>
 8006ae0:	a361      	add	r3, pc, #388	; (adr r3, 8006c68 <_dtoa_r+0x2c8>)
 8006ae2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006ae6:	f7f9 fd8f 	bl	8000608 <__aeabi_dmul>
 8006aea:	4602      	mov	r2, r0
 8006aec:	460b      	mov	r3, r1
 8006aee:	4630      	mov	r0, r6
 8006af0:	4639      	mov	r1, r7
 8006af2:	f7f9 fbd3 	bl	800029c <__adddf3>
 8006af6:	4606      	mov	r6, r0
 8006af8:	460f      	mov	r7, r1
 8006afa:	f7fa f835 	bl	8000b68 <__aeabi_d2iz>
 8006afe:	2200      	movs	r2, #0
 8006b00:	9000      	str	r0, [sp, #0]
 8006b02:	2300      	movs	r3, #0
 8006b04:	4630      	mov	r0, r6
 8006b06:	4639      	mov	r1, r7
 8006b08:	f7f9 fff0 	bl	8000aec <__aeabi_dcmplt>
 8006b0c:	b150      	cbz	r0, 8006b24 <_dtoa_r+0x184>
 8006b0e:	9800      	ldr	r0, [sp, #0]
 8006b10:	f7f9 fd10 	bl	8000534 <__aeabi_i2d>
 8006b14:	4632      	mov	r2, r6
 8006b16:	463b      	mov	r3, r7
 8006b18:	f7f9 ffde 	bl	8000ad8 <__aeabi_dcmpeq>
 8006b1c:	b910      	cbnz	r0, 8006b24 <_dtoa_r+0x184>
 8006b1e:	9b00      	ldr	r3, [sp, #0]
 8006b20:	3b01      	subs	r3, #1
 8006b22:	9300      	str	r3, [sp, #0]
 8006b24:	9b00      	ldr	r3, [sp, #0]
 8006b26:	2b16      	cmp	r3, #22
 8006b28:	d85a      	bhi.n	8006be0 <_dtoa_r+0x240>
 8006b2a:	9a00      	ldr	r2, [sp, #0]
 8006b2c:	4b57      	ldr	r3, [pc, #348]	; (8006c8c <_dtoa_r+0x2ec>)
 8006b2e:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8006b32:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006b36:	ec51 0b19 	vmov	r0, r1, d9
 8006b3a:	f7f9 ffd7 	bl	8000aec <__aeabi_dcmplt>
 8006b3e:	2800      	cmp	r0, #0
 8006b40:	d050      	beq.n	8006be4 <_dtoa_r+0x244>
 8006b42:	9b00      	ldr	r3, [sp, #0]
 8006b44:	3b01      	subs	r3, #1
 8006b46:	9300      	str	r3, [sp, #0]
 8006b48:	2300      	movs	r3, #0
 8006b4a:	930b      	str	r3, [sp, #44]	; 0x2c
 8006b4c:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8006b4e:	1b5d      	subs	r5, r3, r5
 8006b50:	1e6b      	subs	r3, r5, #1
 8006b52:	9305      	str	r3, [sp, #20]
 8006b54:	bf45      	ittet	mi
 8006b56:	f1c5 0301 	rsbmi	r3, r5, #1
 8006b5a:	9304      	strmi	r3, [sp, #16]
 8006b5c:	2300      	movpl	r3, #0
 8006b5e:	2300      	movmi	r3, #0
 8006b60:	bf4c      	ite	mi
 8006b62:	9305      	strmi	r3, [sp, #20]
 8006b64:	9304      	strpl	r3, [sp, #16]
 8006b66:	9b00      	ldr	r3, [sp, #0]
 8006b68:	2b00      	cmp	r3, #0
 8006b6a:	db3d      	blt.n	8006be8 <_dtoa_r+0x248>
 8006b6c:	9b05      	ldr	r3, [sp, #20]
 8006b6e:	9a00      	ldr	r2, [sp, #0]
 8006b70:	920a      	str	r2, [sp, #40]	; 0x28
 8006b72:	4413      	add	r3, r2
 8006b74:	9305      	str	r3, [sp, #20]
 8006b76:	2300      	movs	r3, #0
 8006b78:	9307      	str	r3, [sp, #28]
 8006b7a:	9b06      	ldr	r3, [sp, #24]
 8006b7c:	2b09      	cmp	r3, #9
 8006b7e:	f200 8089 	bhi.w	8006c94 <_dtoa_r+0x2f4>
 8006b82:	2b05      	cmp	r3, #5
 8006b84:	bfc4      	itt	gt
 8006b86:	3b04      	subgt	r3, #4
 8006b88:	9306      	strgt	r3, [sp, #24]
 8006b8a:	9b06      	ldr	r3, [sp, #24]
 8006b8c:	f1a3 0302 	sub.w	r3, r3, #2
 8006b90:	bfcc      	ite	gt
 8006b92:	2500      	movgt	r5, #0
 8006b94:	2501      	movle	r5, #1
 8006b96:	2b03      	cmp	r3, #3
 8006b98:	f200 8087 	bhi.w	8006caa <_dtoa_r+0x30a>
 8006b9c:	e8df f003 	tbb	[pc, r3]
 8006ba0:	59383a2d 	.word	0x59383a2d
 8006ba4:	e9dd 5310 	ldrd	r5, r3, [sp, #64]	; 0x40
 8006ba8:	441d      	add	r5, r3
 8006baa:	f205 4332 	addw	r3, r5, #1074	; 0x432
 8006bae:	2b20      	cmp	r3, #32
 8006bb0:	bfc1      	itttt	gt
 8006bb2:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 8006bb6:	f205 4012 	addwgt	r0, r5, #1042	; 0x412
 8006bba:	fa0b f303 	lslgt.w	r3, fp, r3
 8006bbe:	fa26 f000 	lsrgt.w	r0, r6, r0
 8006bc2:	bfda      	itte	le
 8006bc4:	f1c3 0320 	rsble	r3, r3, #32
 8006bc8:	fa06 f003 	lslle.w	r0, r6, r3
 8006bcc:	4318      	orrgt	r0, r3
 8006bce:	f7f9 fca1 	bl	8000514 <__aeabi_ui2d>
 8006bd2:	2301      	movs	r3, #1
 8006bd4:	4606      	mov	r6, r0
 8006bd6:	f1a1 77f8 	sub.w	r7, r1, #32505856	; 0x1f00000
 8006bda:	3d01      	subs	r5, #1
 8006bdc:	930e      	str	r3, [sp, #56]	; 0x38
 8006bde:	e76a      	b.n	8006ab6 <_dtoa_r+0x116>
 8006be0:	2301      	movs	r3, #1
 8006be2:	e7b2      	b.n	8006b4a <_dtoa_r+0x1aa>
 8006be4:	900b      	str	r0, [sp, #44]	; 0x2c
 8006be6:	e7b1      	b.n	8006b4c <_dtoa_r+0x1ac>
 8006be8:	9b04      	ldr	r3, [sp, #16]
 8006bea:	9a00      	ldr	r2, [sp, #0]
 8006bec:	1a9b      	subs	r3, r3, r2
 8006bee:	9304      	str	r3, [sp, #16]
 8006bf0:	4253      	negs	r3, r2
 8006bf2:	9307      	str	r3, [sp, #28]
 8006bf4:	2300      	movs	r3, #0
 8006bf6:	930a      	str	r3, [sp, #40]	; 0x28
 8006bf8:	e7bf      	b.n	8006b7a <_dtoa_r+0x1da>
 8006bfa:	2300      	movs	r3, #0
 8006bfc:	9308      	str	r3, [sp, #32]
 8006bfe:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006c00:	2b00      	cmp	r3, #0
 8006c02:	dc55      	bgt.n	8006cb0 <_dtoa_r+0x310>
 8006c04:	2301      	movs	r3, #1
 8006c06:	e9cd 3302 	strd	r3, r3, [sp, #8]
 8006c0a:	461a      	mov	r2, r3
 8006c0c:	9209      	str	r2, [sp, #36]	; 0x24
 8006c0e:	e00c      	b.n	8006c2a <_dtoa_r+0x28a>
 8006c10:	2301      	movs	r3, #1
 8006c12:	e7f3      	b.n	8006bfc <_dtoa_r+0x25c>
 8006c14:	2300      	movs	r3, #0
 8006c16:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8006c18:	9308      	str	r3, [sp, #32]
 8006c1a:	9b00      	ldr	r3, [sp, #0]
 8006c1c:	4413      	add	r3, r2
 8006c1e:	9302      	str	r3, [sp, #8]
 8006c20:	3301      	adds	r3, #1
 8006c22:	2b01      	cmp	r3, #1
 8006c24:	9303      	str	r3, [sp, #12]
 8006c26:	bfb8      	it	lt
 8006c28:	2301      	movlt	r3, #1
 8006c2a:	6a60      	ldr	r0, [r4, #36]	; 0x24
 8006c2c:	2200      	movs	r2, #0
 8006c2e:	6042      	str	r2, [r0, #4]
 8006c30:	2204      	movs	r2, #4
 8006c32:	f102 0614 	add.w	r6, r2, #20
 8006c36:	429e      	cmp	r6, r3
 8006c38:	6841      	ldr	r1, [r0, #4]
 8006c3a:	d93d      	bls.n	8006cb8 <_dtoa_r+0x318>
 8006c3c:	4620      	mov	r0, r4
 8006c3e:	f000 fcb7 	bl	80075b0 <_Balloc>
 8006c42:	9001      	str	r0, [sp, #4]
 8006c44:	2800      	cmp	r0, #0
 8006c46:	d13b      	bne.n	8006cc0 <_dtoa_r+0x320>
 8006c48:	4b11      	ldr	r3, [pc, #68]	; (8006c90 <_dtoa_r+0x2f0>)
 8006c4a:	4602      	mov	r2, r0
 8006c4c:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 8006c50:	e6c0      	b.n	80069d4 <_dtoa_r+0x34>
 8006c52:	2301      	movs	r3, #1
 8006c54:	e7df      	b.n	8006c16 <_dtoa_r+0x276>
 8006c56:	bf00      	nop
 8006c58:	636f4361 	.word	0x636f4361
 8006c5c:	3fd287a7 	.word	0x3fd287a7
 8006c60:	8b60c8b3 	.word	0x8b60c8b3
 8006c64:	3fc68a28 	.word	0x3fc68a28
 8006c68:	509f79fb 	.word	0x509f79fb
 8006c6c:	3fd34413 	.word	0x3fd34413
 8006c70:	08008e75 	.word	0x08008e75
 8006c74:	08008e8c 	.word	0x08008e8c
 8006c78:	7ff00000 	.word	0x7ff00000
 8006c7c:	08008e71 	.word	0x08008e71
 8006c80:	08008e68 	.word	0x08008e68
 8006c84:	08008e45 	.word	0x08008e45
 8006c88:	3ff80000 	.word	0x3ff80000
 8006c8c:	08008f80 	.word	0x08008f80
 8006c90:	08008ee7 	.word	0x08008ee7
 8006c94:	2501      	movs	r5, #1
 8006c96:	2300      	movs	r3, #0
 8006c98:	9306      	str	r3, [sp, #24]
 8006c9a:	9508      	str	r5, [sp, #32]
 8006c9c:	f04f 33ff 	mov.w	r3, #4294967295
 8006ca0:	e9cd 3302 	strd	r3, r3, [sp, #8]
 8006ca4:	2200      	movs	r2, #0
 8006ca6:	2312      	movs	r3, #18
 8006ca8:	e7b0      	b.n	8006c0c <_dtoa_r+0x26c>
 8006caa:	2301      	movs	r3, #1
 8006cac:	9308      	str	r3, [sp, #32]
 8006cae:	e7f5      	b.n	8006c9c <_dtoa_r+0x2fc>
 8006cb0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006cb2:	e9cd 3302 	strd	r3, r3, [sp, #8]
 8006cb6:	e7b8      	b.n	8006c2a <_dtoa_r+0x28a>
 8006cb8:	3101      	adds	r1, #1
 8006cba:	6041      	str	r1, [r0, #4]
 8006cbc:	0052      	lsls	r2, r2, #1
 8006cbe:	e7b8      	b.n	8006c32 <_dtoa_r+0x292>
 8006cc0:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8006cc2:	9a01      	ldr	r2, [sp, #4]
 8006cc4:	601a      	str	r2, [r3, #0]
 8006cc6:	9b03      	ldr	r3, [sp, #12]
 8006cc8:	2b0e      	cmp	r3, #14
 8006cca:	f200 809d 	bhi.w	8006e08 <_dtoa_r+0x468>
 8006cce:	2d00      	cmp	r5, #0
 8006cd0:	f000 809a 	beq.w	8006e08 <_dtoa_r+0x468>
 8006cd4:	9b00      	ldr	r3, [sp, #0]
 8006cd6:	2b00      	cmp	r3, #0
 8006cd8:	dd32      	ble.n	8006d40 <_dtoa_r+0x3a0>
 8006cda:	4ab7      	ldr	r2, [pc, #732]	; (8006fb8 <_dtoa_r+0x618>)
 8006cdc:	f003 030f 	and.w	r3, r3, #15
 8006ce0:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 8006ce4:	e9d3 8900 	ldrd	r8, r9, [r3]
 8006ce8:	9b00      	ldr	r3, [sp, #0]
 8006cea:	05d8      	lsls	r0, r3, #23
 8006cec:	ea4f 1723 	mov.w	r7, r3, asr #4
 8006cf0:	d516      	bpl.n	8006d20 <_dtoa_r+0x380>
 8006cf2:	4bb2      	ldr	r3, [pc, #712]	; (8006fbc <_dtoa_r+0x61c>)
 8006cf4:	ec51 0b19 	vmov	r0, r1, d9
 8006cf8:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8006cfc:	f7f9 fdae 	bl	800085c <__aeabi_ddiv>
 8006d00:	f007 070f 	and.w	r7, r7, #15
 8006d04:	4682      	mov	sl, r0
 8006d06:	468b      	mov	fp, r1
 8006d08:	2503      	movs	r5, #3
 8006d0a:	4eac      	ldr	r6, [pc, #688]	; (8006fbc <_dtoa_r+0x61c>)
 8006d0c:	b957      	cbnz	r7, 8006d24 <_dtoa_r+0x384>
 8006d0e:	4642      	mov	r2, r8
 8006d10:	464b      	mov	r3, r9
 8006d12:	4650      	mov	r0, sl
 8006d14:	4659      	mov	r1, fp
 8006d16:	f7f9 fda1 	bl	800085c <__aeabi_ddiv>
 8006d1a:	4682      	mov	sl, r0
 8006d1c:	468b      	mov	fp, r1
 8006d1e:	e028      	b.n	8006d72 <_dtoa_r+0x3d2>
 8006d20:	2502      	movs	r5, #2
 8006d22:	e7f2      	b.n	8006d0a <_dtoa_r+0x36a>
 8006d24:	07f9      	lsls	r1, r7, #31
 8006d26:	d508      	bpl.n	8006d3a <_dtoa_r+0x39a>
 8006d28:	4640      	mov	r0, r8
 8006d2a:	4649      	mov	r1, r9
 8006d2c:	e9d6 2300 	ldrd	r2, r3, [r6]
 8006d30:	f7f9 fc6a 	bl	8000608 <__aeabi_dmul>
 8006d34:	3501      	adds	r5, #1
 8006d36:	4680      	mov	r8, r0
 8006d38:	4689      	mov	r9, r1
 8006d3a:	107f      	asrs	r7, r7, #1
 8006d3c:	3608      	adds	r6, #8
 8006d3e:	e7e5      	b.n	8006d0c <_dtoa_r+0x36c>
 8006d40:	f000 809b 	beq.w	8006e7a <_dtoa_r+0x4da>
 8006d44:	9b00      	ldr	r3, [sp, #0]
 8006d46:	4f9d      	ldr	r7, [pc, #628]	; (8006fbc <_dtoa_r+0x61c>)
 8006d48:	425e      	negs	r6, r3
 8006d4a:	4b9b      	ldr	r3, [pc, #620]	; (8006fb8 <_dtoa_r+0x618>)
 8006d4c:	f006 020f 	and.w	r2, r6, #15
 8006d50:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8006d54:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006d58:	ec51 0b19 	vmov	r0, r1, d9
 8006d5c:	f7f9 fc54 	bl	8000608 <__aeabi_dmul>
 8006d60:	1136      	asrs	r6, r6, #4
 8006d62:	4682      	mov	sl, r0
 8006d64:	468b      	mov	fp, r1
 8006d66:	2300      	movs	r3, #0
 8006d68:	2502      	movs	r5, #2
 8006d6a:	2e00      	cmp	r6, #0
 8006d6c:	d17a      	bne.n	8006e64 <_dtoa_r+0x4c4>
 8006d6e:	2b00      	cmp	r3, #0
 8006d70:	d1d3      	bne.n	8006d1a <_dtoa_r+0x37a>
 8006d72:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8006d74:	2b00      	cmp	r3, #0
 8006d76:	f000 8082 	beq.w	8006e7e <_dtoa_r+0x4de>
 8006d7a:	4b91      	ldr	r3, [pc, #580]	; (8006fc0 <_dtoa_r+0x620>)
 8006d7c:	2200      	movs	r2, #0
 8006d7e:	4650      	mov	r0, sl
 8006d80:	4659      	mov	r1, fp
 8006d82:	f7f9 feb3 	bl	8000aec <__aeabi_dcmplt>
 8006d86:	2800      	cmp	r0, #0
 8006d88:	d079      	beq.n	8006e7e <_dtoa_r+0x4de>
 8006d8a:	9b03      	ldr	r3, [sp, #12]
 8006d8c:	2b00      	cmp	r3, #0
 8006d8e:	d076      	beq.n	8006e7e <_dtoa_r+0x4de>
 8006d90:	9b02      	ldr	r3, [sp, #8]
 8006d92:	2b00      	cmp	r3, #0
 8006d94:	dd36      	ble.n	8006e04 <_dtoa_r+0x464>
 8006d96:	9b00      	ldr	r3, [sp, #0]
 8006d98:	4650      	mov	r0, sl
 8006d9a:	4659      	mov	r1, fp
 8006d9c:	1e5f      	subs	r7, r3, #1
 8006d9e:	2200      	movs	r2, #0
 8006da0:	4b88      	ldr	r3, [pc, #544]	; (8006fc4 <_dtoa_r+0x624>)
 8006da2:	f7f9 fc31 	bl	8000608 <__aeabi_dmul>
 8006da6:	9e02      	ldr	r6, [sp, #8]
 8006da8:	4682      	mov	sl, r0
 8006daa:	468b      	mov	fp, r1
 8006dac:	3501      	adds	r5, #1
 8006dae:	4628      	mov	r0, r5
 8006db0:	f7f9 fbc0 	bl	8000534 <__aeabi_i2d>
 8006db4:	4652      	mov	r2, sl
 8006db6:	465b      	mov	r3, fp
 8006db8:	f7f9 fc26 	bl	8000608 <__aeabi_dmul>
 8006dbc:	4b82      	ldr	r3, [pc, #520]	; (8006fc8 <_dtoa_r+0x628>)
 8006dbe:	2200      	movs	r2, #0
 8006dc0:	f7f9 fa6c 	bl	800029c <__adddf3>
 8006dc4:	46d0      	mov	r8, sl
 8006dc6:	46d9      	mov	r9, fp
 8006dc8:	4682      	mov	sl, r0
 8006dca:	f1a1 7b50 	sub.w	fp, r1, #54525952	; 0x3400000
 8006dce:	2e00      	cmp	r6, #0
 8006dd0:	d158      	bne.n	8006e84 <_dtoa_r+0x4e4>
 8006dd2:	4b7e      	ldr	r3, [pc, #504]	; (8006fcc <_dtoa_r+0x62c>)
 8006dd4:	2200      	movs	r2, #0
 8006dd6:	4640      	mov	r0, r8
 8006dd8:	4649      	mov	r1, r9
 8006dda:	f7f9 fa5d 	bl	8000298 <__aeabi_dsub>
 8006dde:	4652      	mov	r2, sl
 8006de0:	465b      	mov	r3, fp
 8006de2:	4680      	mov	r8, r0
 8006de4:	4689      	mov	r9, r1
 8006de6:	f7f9 fe9f 	bl	8000b28 <__aeabi_dcmpgt>
 8006dea:	2800      	cmp	r0, #0
 8006dec:	f040 8295 	bne.w	800731a <_dtoa_r+0x97a>
 8006df0:	4652      	mov	r2, sl
 8006df2:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 8006df6:	4640      	mov	r0, r8
 8006df8:	4649      	mov	r1, r9
 8006dfa:	f7f9 fe77 	bl	8000aec <__aeabi_dcmplt>
 8006dfe:	2800      	cmp	r0, #0
 8006e00:	f040 8289 	bne.w	8007316 <_dtoa_r+0x976>
 8006e04:	ec5b ab19 	vmov	sl, fp, d9
 8006e08:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8006e0a:	2b00      	cmp	r3, #0
 8006e0c:	f2c0 8148 	blt.w	80070a0 <_dtoa_r+0x700>
 8006e10:	9a00      	ldr	r2, [sp, #0]
 8006e12:	2a0e      	cmp	r2, #14
 8006e14:	f300 8144 	bgt.w	80070a0 <_dtoa_r+0x700>
 8006e18:	4b67      	ldr	r3, [pc, #412]	; (8006fb8 <_dtoa_r+0x618>)
 8006e1a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8006e1e:	e9d3 8900 	ldrd	r8, r9, [r3]
 8006e22:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006e24:	2b00      	cmp	r3, #0
 8006e26:	f280 80d5 	bge.w	8006fd4 <_dtoa_r+0x634>
 8006e2a:	9b03      	ldr	r3, [sp, #12]
 8006e2c:	2b00      	cmp	r3, #0
 8006e2e:	f300 80d1 	bgt.w	8006fd4 <_dtoa_r+0x634>
 8006e32:	f040 826f 	bne.w	8007314 <_dtoa_r+0x974>
 8006e36:	4b65      	ldr	r3, [pc, #404]	; (8006fcc <_dtoa_r+0x62c>)
 8006e38:	2200      	movs	r2, #0
 8006e3a:	4640      	mov	r0, r8
 8006e3c:	4649      	mov	r1, r9
 8006e3e:	f7f9 fbe3 	bl	8000608 <__aeabi_dmul>
 8006e42:	4652      	mov	r2, sl
 8006e44:	465b      	mov	r3, fp
 8006e46:	f7f9 fe65 	bl	8000b14 <__aeabi_dcmpge>
 8006e4a:	9e03      	ldr	r6, [sp, #12]
 8006e4c:	4637      	mov	r7, r6
 8006e4e:	2800      	cmp	r0, #0
 8006e50:	f040 8245 	bne.w	80072de <_dtoa_r+0x93e>
 8006e54:	9d01      	ldr	r5, [sp, #4]
 8006e56:	2331      	movs	r3, #49	; 0x31
 8006e58:	f805 3b01 	strb.w	r3, [r5], #1
 8006e5c:	9b00      	ldr	r3, [sp, #0]
 8006e5e:	3301      	adds	r3, #1
 8006e60:	9300      	str	r3, [sp, #0]
 8006e62:	e240      	b.n	80072e6 <_dtoa_r+0x946>
 8006e64:	07f2      	lsls	r2, r6, #31
 8006e66:	d505      	bpl.n	8006e74 <_dtoa_r+0x4d4>
 8006e68:	e9d7 2300 	ldrd	r2, r3, [r7]
 8006e6c:	f7f9 fbcc 	bl	8000608 <__aeabi_dmul>
 8006e70:	3501      	adds	r5, #1
 8006e72:	2301      	movs	r3, #1
 8006e74:	1076      	asrs	r6, r6, #1
 8006e76:	3708      	adds	r7, #8
 8006e78:	e777      	b.n	8006d6a <_dtoa_r+0x3ca>
 8006e7a:	2502      	movs	r5, #2
 8006e7c:	e779      	b.n	8006d72 <_dtoa_r+0x3d2>
 8006e7e:	9f00      	ldr	r7, [sp, #0]
 8006e80:	9e03      	ldr	r6, [sp, #12]
 8006e82:	e794      	b.n	8006dae <_dtoa_r+0x40e>
 8006e84:	9901      	ldr	r1, [sp, #4]
 8006e86:	4b4c      	ldr	r3, [pc, #304]	; (8006fb8 <_dtoa_r+0x618>)
 8006e88:	4431      	add	r1, r6
 8006e8a:	910d      	str	r1, [sp, #52]	; 0x34
 8006e8c:	9908      	ldr	r1, [sp, #32]
 8006e8e:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 8006e92:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8006e96:	2900      	cmp	r1, #0
 8006e98:	d043      	beq.n	8006f22 <_dtoa_r+0x582>
 8006e9a:	494d      	ldr	r1, [pc, #308]	; (8006fd0 <_dtoa_r+0x630>)
 8006e9c:	2000      	movs	r0, #0
 8006e9e:	f7f9 fcdd 	bl	800085c <__aeabi_ddiv>
 8006ea2:	4652      	mov	r2, sl
 8006ea4:	465b      	mov	r3, fp
 8006ea6:	f7f9 f9f7 	bl	8000298 <__aeabi_dsub>
 8006eaa:	9d01      	ldr	r5, [sp, #4]
 8006eac:	4682      	mov	sl, r0
 8006eae:	468b      	mov	fp, r1
 8006eb0:	4649      	mov	r1, r9
 8006eb2:	4640      	mov	r0, r8
 8006eb4:	f7f9 fe58 	bl	8000b68 <__aeabi_d2iz>
 8006eb8:	4606      	mov	r6, r0
 8006eba:	f7f9 fb3b 	bl	8000534 <__aeabi_i2d>
 8006ebe:	4602      	mov	r2, r0
 8006ec0:	460b      	mov	r3, r1
 8006ec2:	4640      	mov	r0, r8
 8006ec4:	4649      	mov	r1, r9
 8006ec6:	f7f9 f9e7 	bl	8000298 <__aeabi_dsub>
 8006eca:	3630      	adds	r6, #48	; 0x30
 8006ecc:	f805 6b01 	strb.w	r6, [r5], #1
 8006ed0:	4652      	mov	r2, sl
 8006ed2:	465b      	mov	r3, fp
 8006ed4:	4680      	mov	r8, r0
 8006ed6:	4689      	mov	r9, r1
 8006ed8:	f7f9 fe08 	bl	8000aec <__aeabi_dcmplt>
 8006edc:	2800      	cmp	r0, #0
 8006ede:	d163      	bne.n	8006fa8 <_dtoa_r+0x608>
 8006ee0:	4642      	mov	r2, r8
 8006ee2:	464b      	mov	r3, r9
 8006ee4:	4936      	ldr	r1, [pc, #216]	; (8006fc0 <_dtoa_r+0x620>)
 8006ee6:	2000      	movs	r0, #0
 8006ee8:	f7f9 f9d6 	bl	8000298 <__aeabi_dsub>
 8006eec:	4652      	mov	r2, sl
 8006eee:	465b      	mov	r3, fp
 8006ef0:	f7f9 fdfc 	bl	8000aec <__aeabi_dcmplt>
 8006ef4:	2800      	cmp	r0, #0
 8006ef6:	f040 80b5 	bne.w	8007064 <_dtoa_r+0x6c4>
 8006efa:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8006efc:	429d      	cmp	r5, r3
 8006efe:	d081      	beq.n	8006e04 <_dtoa_r+0x464>
 8006f00:	4b30      	ldr	r3, [pc, #192]	; (8006fc4 <_dtoa_r+0x624>)
 8006f02:	2200      	movs	r2, #0
 8006f04:	4650      	mov	r0, sl
 8006f06:	4659      	mov	r1, fp
 8006f08:	f7f9 fb7e 	bl	8000608 <__aeabi_dmul>
 8006f0c:	4b2d      	ldr	r3, [pc, #180]	; (8006fc4 <_dtoa_r+0x624>)
 8006f0e:	4682      	mov	sl, r0
 8006f10:	468b      	mov	fp, r1
 8006f12:	4640      	mov	r0, r8
 8006f14:	4649      	mov	r1, r9
 8006f16:	2200      	movs	r2, #0
 8006f18:	f7f9 fb76 	bl	8000608 <__aeabi_dmul>
 8006f1c:	4680      	mov	r8, r0
 8006f1e:	4689      	mov	r9, r1
 8006f20:	e7c6      	b.n	8006eb0 <_dtoa_r+0x510>
 8006f22:	4650      	mov	r0, sl
 8006f24:	4659      	mov	r1, fp
 8006f26:	f7f9 fb6f 	bl	8000608 <__aeabi_dmul>
 8006f2a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8006f2c:	9d01      	ldr	r5, [sp, #4]
 8006f2e:	930f      	str	r3, [sp, #60]	; 0x3c
 8006f30:	4682      	mov	sl, r0
 8006f32:	468b      	mov	fp, r1
 8006f34:	4649      	mov	r1, r9
 8006f36:	4640      	mov	r0, r8
 8006f38:	f7f9 fe16 	bl	8000b68 <__aeabi_d2iz>
 8006f3c:	4606      	mov	r6, r0
 8006f3e:	f7f9 faf9 	bl	8000534 <__aeabi_i2d>
 8006f42:	3630      	adds	r6, #48	; 0x30
 8006f44:	4602      	mov	r2, r0
 8006f46:	460b      	mov	r3, r1
 8006f48:	4640      	mov	r0, r8
 8006f4a:	4649      	mov	r1, r9
 8006f4c:	f7f9 f9a4 	bl	8000298 <__aeabi_dsub>
 8006f50:	f805 6b01 	strb.w	r6, [r5], #1
 8006f54:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8006f56:	429d      	cmp	r5, r3
 8006f58:	4680      	mov	r8, r0
 8006f5a:	4689      	mov	r9, r1
 8006f5c:	f04f 0200 	mov.w	r2, #0
 8006f60:	d124      	bne.n	8006fac <_dtoa_r+0x60c>
 8006f62:	4b1b      	ldr	r3, [pc, #108]	; (8006fd0 <_dtoa_r+0x630>)
 8006f64:	4650      	mov	r0, sl
 8006f66:	4659      	mov	r1, fp
 8006f68:	f7f9 f998 	bl	800029c <__adddf3>
 8006f6c:	4602      	mov	r2, r0
 8006f6e:	460b      	mov	r3, r1
 8006f70:	4640      	mov	r0, r8
 8006f72:	4649      	mov	r1, r9
 8006f74:	f7f9 fdd8 	bl	8000b28 <__aeabi_dcmpgt>
 8006f78:	2800      	cmp	r0, #0
 8006f7a:	d173      	bne.n	8007064 <_dtoa_r+0x6c4>
 8006f7c:	4652      	mov	r2, sl
 8006f7e:	465b      	mov	r3, fp
 8006f80:	4913      	ldr	r1, [pc, #76]	; (8006fd0 <_dtoa_r+0x630>)
 8006f82:	2000      	movs	r0, #0
 8006f84:	f7f9 f988 	bl	8000298 <__aeabi_dsub>
 8006f88:	4602      	mov	r2, r0
 8006f8a:	460b      	mov	r3, r1
 8006f8c:	4640      	mov	r0, r8
 8006f8e:	4649      	mov	r1, r9
 8006f90:	f7f9 fdac 	bl	8000aec <__aeabi_dcmplt>
 8006f94:	2800      	cmp	r0, #0
 8006f96:	f43f af35 	beq.w	8006e04 <_dtoa_r+0x464>
 8006f9a:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 8006f9c:	1e6b      	subs	r3, r5, #1
 8006f9e:	930f      	str	r3, [sp, #60]	; 0x3c
 8006fa0:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8006fa4:	2b30      	cmp	r3, #48	; 0x30
 8006fa6:	d0f8      	beq.n	8006f9a <_dtoa_r+0x5fa>
 8006fa8:	9700      	str	r7, [sp, #0]
 8006faa:	e049      	b.n	8007040 <_dtoa_r+0x6a0>
 8006fac:	4b05      	ldr	r3, [pc, #20]	; (8006fc4 <_dtoa_r+0x624>)
 8006fae:	f7f9 fb2b 	bl	8000608 <__aeabi_dmul>
 8006fb2:	4680      	mov	r8, r0
 8006fb4:	4689      	mov	r9, r1
 8006fb6:	e7bd      	b.n	8006f34 <_dtoa_r+0x594>
 8006fb8:	08008f80 	.word	0x08008f80
 8006fbc:	08008f58 	.word	0x08008f58
 8006fc0:	3ff00000 	.word	0x3ff00000
 8006fc4:	40240000 	.word	0x40240000
 8006fc8:	401c0000 	.word	0x401c0000
 8006fcc:	40140000 	.word	0x40140000
 8006fd0:	3fe00000 	.word	0x3fe00000
 8006fd4:	9d01      	ldr	r5, [sp, #4]
 8006fd6:	4656      	mov	r6, sl
 8006fd8:	465f      	mov	r7, fp
 8006fda:	4642      	mov	r2, r8
 8006fdc:	464b      	mov	r3, r9
 8006fde:	4630      	mov	r0, r6
 8006fe0:	4639      	mov	r1, r7
 8006fe2:	f7f9 fc3b 	bl	800085c <__aeabi_ddiv>
 8006fe6:	f7f9 fdbf 	bl	8000b68 <__aeabi_d2iz>
 8006fea:	4682      	mov	sl, r0
 8006fec:	f7f9 faa2 	bl	8000534 <__aeabi_i2d>
 8006ff0:	4642      	mov	r2, r8
 8006ff2:	464b      	mov	r3, r9
 8006ff4:	f7f9 fb08 	bl	8000608 <__aeabi_dmul>
 8006ff8:	4602      	mov	r2, r0
 8006ffa:	460b      	mov	r3, r1
 8006ffc:	4630      	mov	r0, r6
 8006ffe:	4639      	mov	r1, r7
 8007000:	f10a 0630 	add.w	r6, sl, #48	; 0x30
 8007004:	f7f9 f948 	bl	8000298 <__aeabi_dsub>
 8007008:	f805 6b01 	strb.w	r6, [r5], #1
 800700c:	9e01      	ldr	r6, [sp, #4]
 800700e:	9f03      	ldr	r7, [sp, #12]
 8007010:	1bae      	subs	r6, r5, r6
 8007012:	42b7      	cmp	r7, r6
 8007014:	4602      	mov	r2, r0
 8007016:	460b      	mov	r3, r1
 8007018:	d135      	bne.n	8007086 <_dtoa_r+0x6e6>
 800701a:	f7f9 f93f 	bl	800029c <__adddf3>
 800701e:	4642      	mov	r2, r8
 8007020:	464b      	mov	r3, r9
 8007022:	4606      	mov	r6, r0
 8007024:	460f      	mov	r7, r1
 8007026:	f7f9 fd7f 	bl	8000b28 <__aeabi_dcmpgt>
 800702a:	b9d0      	cbnz	r0, 8007062 <_dtoa_r+0x6c2>
 800702c:	4642      	mov	r2, r8
 800702e:	464b      	mov	r3, r9
 8007030:	4630      	mov	r0, r6
 8007032:	4639      	mov	r1, r7
 8007034:	f7f9 fd50 	bl	8000ad8 <__aeabi_dcmpeq>
 8007038:	b110      	cbz	r0, 8007040 <_dtoa_r+0x6a0>
 800703a:	f01a 0f01 	tst.w	sl, #1
 800703e:	d110      	bne.n	8007062 <_dtoa_r+0x6c2>
 8007040:	4620      	mov	r0, r4
 8007042:	ee18 1a10 	vmov	r1, s16
 8007046:	f000 faf3 	bl	8007630 <_Bfree>
 800704a:	2300      	movs	r3, #0
 800704c:	9800      	ldr	r0, [sp, #0]
 800704e:	702b      	strb	r3, [r5, #0]
 8007050:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8007052:	3001      	adds	r0, #1
 8007054:	6018      	str	r0, [r3, #0]
 8007056:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8007058:	2b00      	cmp	r3, #0
 800705a:	f43f acf1 	beq.w	8006a40 <_dtoa_r+0xa0>
 800705e:	601d      	str	r5, [r3, #0]
 8007060:	e4ee      	b.n	8006a40 <_dtoa_r+0xa0>
 8007062:	9f00      	ldr	r7, [sp, #0]
 8007064:	462b      	mov	r3, r5
 8007066:	461d      	mov	r5, r3
 8007068:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800706c:	2a39      	cmp	r2, #57	; 0x39
 800706e:	d106      	bne.n	800707e <_dtoa_r+0x6de>
 8007070:	9a01      	ldr	r2, [sp, #4]
 8007072:	429a      	cmp	r2, r3
 8007074:	d1f7      	bne.n	8007066 <_dtoa_r+0x6c6>
 8007076:	9901      	ldr	r1, [sp, #4]
 8007078:	2230      	movs	r2, #48	; 0x30
 800707a:	3701      	adds	r7, #1
 800707c:	700a      	strb	r2, [r1, #0]
 800707e:	781a      	ldrb	r2, [r3, #0]
 8007080:	3201      	adds	r2, #1
 8007082:	701a      	strb	r2, [r3, #0]
 8007084:	e790      	b.n	8006fa8 <_dtoa_r+0x608>
 8007086:	4ba6      	ldr	r3, [pc, #664]	; (8007320 <_dtoa_r+0x980>)
 8007088:	2200      	movs	r2, #0
 800708a:	f7f9 fabd 	bl	8000608 <__aeabi_dmul>
 800708e:	2200      	movs	r2, #0
 8007090:	2300      	movs	r3, #0
 8007092:	4606      	mov	r6, r0
 8007094:	460f      	mov	r7, r1
 8007096:	f7f9 fd1f 	bl	8000ad8 <__aeabi_dcmpeq>
 800709a:	2800      	cmp	r0, #0
 800709c:	d09d      	beq.n	8006fda <_dtoa_r+0x63a>
 800709e:	e7cf      	b.n	8007040 <_dtoa_r+0x6a0>
 80070a0:	9a08      	ldr	r2, [sp, #32]
 80070a2:	2a00      	cmp	r2, #0
 80070a4:	f000 80d7 	beq.w	8007256 <_dtoa_r+0x8b6>
 80070a8:	9a06      	ldr	r2, [sp, #24]
 80070aa:	2a01      	cmp	r2, #1
 80070ac:	f300 80ba 	bgt.w	8007224 <_dtoa_r+0x884>
 80070b0:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 80070b2:	2a00      	cmp	r2, #0
 80070b4:	f000 80b2 	beq.w	800721c <_dtoa_r+0x87c>
 80070b8:	f203 4333 	addw	r3, r3, #1075	; 0x433
 80070bc:	9e07      	ldr	r6, [sp, #28]
 80070be:	9d04      	ldr	r5, [sp, #16]
 80070c0:	9a04      	ldr	r2, [sp, #16]
 80070c2:	441a      	add	r2, r3
 80070c4:	9204      	str	r2, [sp, #16]
 80070c6:	9a05      	ldr	r2, [sp, #20]
 80070c8:	2101      	movs	r1, #1
 80070ca:	441a      	add	r2, r3
 80070cc:	4620      	mov	r0, r4
 80070ce:	9205      	str	r2, [sp, #20]
 80070d0:	f000 fb66 	bl	80077a0 <__i2b>
 80070d4:	4607      	mov	r7, r0
 80070d6:	2d00      	cmp	r5, #0
 80070d8:	dd0c      	ble.n	80070f4 <_dtoa_r+0x754>
 80070da:	9b05      	ldr	r3, [sp, #20]
 80070dc:	2b00      	cmp	r3, #0
 80070de:	dd09      	ble.n	80070f4 <_dtoa_r+0x754>
 80070e0:	42ab      	cmp	r3, r5
 80070e2:	9a04      	ldr	r2, [sp, #16]
 80070e4:	bfa8      	it	ge
 80070e6:	462b      	movge	r3, r5
 80070e8:	1ad2      	subs	r2, r2, r3
 80070ea:	9204      	str	r2, [sp, #16]
 80070ec:	9a05      	ldr	r2, [sp, #20]
 80070ee:	1aed      	subs	r5, r5, r3
 80070f0:	1ad3      	subs	r3, r2, r3
 80070f2:	9305      	str	r3, [sp, #20]
 80070f4:	9b07      	ldr	r3, [sp, #28]
 80070f6:	b31b      	cbz	r3, 8007140 <_dtoa_r+0x7a0>
 80070f8:	9b08      	ldr	r3, [sp, #32]
 80070fa:	2b00      	cmp	r3, #0
 80070fc:	f000 80af 	beq.w	800725e <_dtoa_r+0x8be>
 8007100:	2e00      	cmp	r6, #0
 8007102:	dd13      	ble.n	800712c <_dtoa_r+0x78c>
 8007104:	4639      	mov	r1, r7
 8007106:	4632      	mov	r2, r6
 8007108:	4620      	mov	r0, r4
 800710a:	f000 fc09 	bl	8007920 <__pow5mult>
 800710e:	ee18 2a10 	vmov	r2, s16
 8007112:	4601      	mov	r1, r0
 8007114:	4607      	mov	r7, r0
 8007116:	4620      	mov	r0, r4
 8007118:	f000 fb58 	bl	80077cc <__multiply>
 800711c:	ee18 1a10 	vmov	r1, s16
 8007120:	4680      	mov	r8, r0
 8007122:	4620      	mov	r0, r4
 8007124:	f000 fa84 	bl	8007630 <_Bfree>
 8007128:	ee08 8a10 	vmov	s16, r8
 800712c:	9b07      	ldr	r3, [sp, #28]
 800712e:	1b9a      	subs	r2, r3, r6
 8007130:	d006      	beq.n	8007140 <_dtoa_r+0x7a0>
 8007132:	ee18 1a10 	vmov	r1, s16
 8007136:	4620      	mov	r0, r4
 8007138:	f000 fbf2 	bl	8007920 <__pow5mult>
 800713c:	ee08 0a10 	vmov	s16, r0
 8007140:	2101      	movs	r1, #1
 8007142:	4620      	mov	r0, r4
 8007144:	f000 fb2c 	bl	80077a0 <__i2b>
 8007148:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800714a:	2b00      	cmp	r3, #0
 800714c:	4606      	mov	r6, r0
 800714e:	f340 8088 	ble.w	8007262 <_dtoa_r+0x8c2>
 8007152:	461a      	mov	r2, r3
 8007154:	4601      	mov	r1, r0
 8007156:	4620      	mov	r0, r4
 8007158:	f000 fbe2 	bl	8007920 <__pow5mult>
 800715c:	9b06      	ldr	r3, [sp, #24]
 800715e:	2b01      	cmp	r3, #1
 8007160:	4606      	mov	r6, r0
 8007162:	f340 8081 	ble.w	8007268 <_dtoa_r+0x8c8>
 8007166:	f04f 0800 	mov.w	r8, #0
 800716a:	6933      	ldr	r3, [r6, #16]
 800716c:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 8007170:	6918      	ldr	r0, [r3, #16]
 8007172:	f000 fac5 	bl	8007700 <__hi0bits>
 8007176:	f1c0 0020 	rsb	r0, r0, #32
 800717a:	9b05      	ldr	r3, [sp, #20]
 800717c:	4418      	add	r0, r3
 800717e:	f010 001f 	ands.w	r0, r0, #31
 8007182:	f000 8092 	beq.w	80072aa <_dtoa_r+0x90a>
 8007186:	f1c0 0320 	rsb	r3, r0, #32
 800718a:	2b04      	cmp	r3, #4
 800718c:	f340 808a 	ble.w	80072a4 <_dtoa_r+0x904>
 8007190:	f1c0 001c 	rsb	r0, r0, #28
 8007194:	9b04      	ldr	r3, [sp, #16]
 8007196:	4403      	add	r3, r0
 8007198:	9304      	str	r3, [sp, #16]
 800719a:	9b05      	ldr	r3, [sp, #20]
 800719c:	4403      	add	r3, r0
 800719e:	4405      	add	r5, r0
 80071a0:	9305      	str	r3, [sp, #20]
 80071a2:	9b04      	ldr	r3, [sp, #16]
 80071a4:	2b00      	cmp	r3, #0
 80071a6:	dd07      	ble.n	80071b8 <_dtoa_r+0x818>
 80071a8:	ee18 1a10 	vmov	r1, s16
 80071ac:	461a      	mov	r2, r3
 80071ae:	4620      	mov	r0, r4
 80071b0:	f000 fc10 	bl	80079d4 <__lshift>
 80071b4:	ee08 0a10 	vmov	s16, r0
 80071b8:	9b05      	ldr	r3, [sp, #20]
 80071ba:	2b00      	cmp	r3, #0
 80071bc:	dd05      	ble.n	80071ca <_dtoa_r+0x82a>
 80071be:	4631      	mov	r1, r6
 80071c0:	461a      	mov	r2, r3
 80071c2:	4620      	mov	r0, r4
 80071c4:	f000 fc06 	bl	80079d4 <__lshift>
 80071c8:	4606      	mov	r6, r0
 80071ca:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80071cc:	2b00      	cmp	r3, #0
 80071ce:	d06e      	beq.n	80072ae <_dtoa_r+0x90e>
 80071d0:	ee18 0a10 	vmov	r0, s16
 80071d4:	4631      	mov	r1, r6
 80071d6:	f000 fc6d 	bl	8007ab4 <__mcmp>
 80071da:	2800      	cmp	r0, #0
 80071dc:	da67      	bge.n	80072ae <_dtoa_r+0x90e>
 80071de:	9b00      	ldr	r3, [sp, #0]
 80071e0:	3b01      	subs	r3, #1
 80071e2:	ee18 1a10 	vmov	r1, s16
 80071e6:	9300      	str	r3, [sp, #0]
 80071e8:	220a      	movs	r2, #10
 80071ea:	2300      	movs	r3, #0
 80071ec:	4620      	mov	r0, r4
 80071ee:	f000 fa41 	bl	8007674 <__multadd>
 80071f2:	9b08      	ldr	r3, [sp, #32]
 80071f4:	ee08 0a10 	vmov	s16, r0
 80071f8:	2b00      	cmp	r3, #0
 80071fa:	f000 81b1 	beq.w	8007560 <_dtoa_r+0xbc0>
 80071fe:	2300      	movs	r3, #0
 8007200:	4639      	mov	r1, r7
 8007202:	220a      	movs	r2, #10
 8007204:	4620      	mov	r0, r4
 8007206:	f000 fa35 	bl	8007674 <__multadd>
 800720a:	9b02      	ldr	r3, [sp, #8]
 800720c:	2b00      	cmp	r3, #0
 800720e:	4607      	mov	r7, r0
 8007210:	f300 808e 	bgt.w	8007330 <_dtoa_r+0x990>
 8007214:	9b06      	ldr	r3, [sp, #24]
 8007216:	2b02      	cmp	r3, #2
 8007218:	dc51      	bgt.n	80072be <_dtoa_r+0x91e>
 800721a:	e089      	b.n	8007330 <_dtoa_r+0x990>
 800721c:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800721e:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 8007222:	e74b      	b.n	80070bc <_dtoa_r+0x71c>
 8007224:	9b03      	ldr	r3, [sp, #12]
 8007226:	1e5e      	subs	r6, r3, #1
 8007228:	9b07      	ldr	r3, [sp, #28]
 800722a:	42b3      	cmp	r3, r6
 800722c:	bfbf      	itttt	lt
 800722e:	9b07      	ldrlt	r3, [sp, #28]
 8007230:	9607      	strlt	r6, [sp, #28]
 8007232:	1af2      	sublt	r2, r6, r3
 8007234:	9b0a      	ldrlt	r3, [sp, #40]	; 0x28
 8007236:	bfb6      	itet	lt
 8007238:	189b      	addlt	r3, r3, r2
 800723a:	1b9e      	subge	r6, r3, r6
 800723c:	930a      	strlt	r3, [sp, #40]	; 0x28
 800723e:	9b03      	ldr	r3, [sp, #12]
 8007240:	bfb8      	it	lt
 8007242:	2600      	movlt	r6, #0
 8007244:	2b00      	cmp	r3, #0
 8007246:	bfb7      	itett	lt
 8007248:	e9dd 2303 	ldrdlt	r2, r3, [sp, #12]
 800724c:	e9dd 3503 	ldrdge	r3, r5, [sp, #12]
 8007250:	1a9d      	sublt	r5, r3, r2
 8007252:	2300      	movlt	r3, #0
 8007254:	e734      	b.n	80070c0 <_dtoa_r+0x720>
 8007256:	9e07      	ldr	r6, [sp, #28]
 8007258:	9d04      	ldr	r5, [sp, #16]
 800725a:	9f08      	ldr	r7, [sp, #32]
 800725c:	e73b      	b.n	80070d6 <_dtoa_r+0x736>
 800725e:	9a07      	ldr	r2, [sp, #28]
 8007260:	e767      	b.n	8007132 <_dtoa_r+0x792>
 8007262:	9b06      	ldr	r3, [sp, #24]
 8007264:	2b01      	cmp	r3, #1
 8007266:	dc18      	bgt.n	800729a <_dtoa_r+0x8fa>
 8007268:	f1ba 0f00 	cmp.w	sl, #0
 800726c:	d115      	bne.n	800729a <_dtoa_r+0x8fa>
 800726e:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8007272:	b993      	cbnz	r3, 800729a <_dtoa_r+0x8fa>
 8007274:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 8007278:	0d1b      	lsrs	r3, r3, #20
 800727a:	051b      	lsls	r3, r3, #20
 800727c:	b183      	cbz	r3, 80072a0 <_dtoa_r+0x900>
 800727e:	9b04      	ldr	r3, [sp, #16]
 8007280:	3301      	adds	r3, #1
 8007282:	9304      	str	r3, [sp, #16]
 8007284:	9b05      	ldr	r3, [sp, #20]
 8007286:	3301      	adds	r3, #1
 8007288:	9305      	str	r3, [sp, #20]
 800728a:	f04f 0801 	mov.w	r8, #1
 800728e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007290:	2b00      	cmp	r3, #0
 8007292:	f47f af6a 	bne.w	800716a <_dtoa_r+0x7ca>
 8007296:	2001      	movs	r0, #1
 8007298:	e76f      	b.n	800717a <_dtoa_r+0x7da>
 800729a:	f04f 0800 	mov.w	r8, #0
 800729e:	e7f6      	b.n	800728e <_dtoa_r+0x8ee>
 80072a0:	4698      	mov	r8, r3
 80072a2:	e7f4      	b.n	800728e <_dtoa_r+0x8ee>
 80072a4:	f43f af7d 	beq.w	80071a2 <_dtoa_r+0x802>
 80072a8:	4618      	mov	r0, r3
 80072aa:	301c      	adds	r0, #28
 80072ac:	e772      	b.n	8007194 <_dtoa_r+0x7f4>
 80072ae:	9b03      	ldr	r3, [sp, #12]
 80072b0:	2b00      	cmp	r3, #0
 80072b2:	dc37      	bgt.n	8007324 <_dtoa_r+0x984>
 80072b4:	9b06      	ldr	r3, [sp, #24]
 80072b6:	2b02      	cmp	r3, #2
 80072b8:	dd34      	ble.n	8007324 <_dtoa_r+0x984>
 80072ba:	9b03      	ldr	r3, [sp, #12]
 80072bc:	9302      	str	r3, [sp, #8]
 80072be:	9b02      	ldr	r3, [sp, #8]
 80072c0:	b96b      	cbnz	r3, 80072de <_dtoa_r+0x93e>
 80072c2:	4631      	mov	r1, r6
 80072c4:	2205      	movs	r2, #5
 80072c6:	4620      	mov	r0, r4
 80072c8:	f000 f9d4 	bl	8007674 <__multadd>
 80072cc:	4601      	mov	r1, r0
 80072ce:	4606      	mov	r6, r0
 80072d0:	ee18 0a10 	vmov	r0, s16
 80072d4:	f000 fbee 	bl	8007ab4 <__mcmp>
 80072d8:	2800      	cmp	r0, #0
 80072da:	f73f adbb 	bgt.w	8006e54 <_dtoa_r+0x4b4>
 80072de:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80072e0:	9d01      	ldr	r5, [sp, #4]
 80072e2:	43db      	mvns	r3, r3
 80072e4:	9300      	str	r3, [sp, #0]
 80072e6:	f04f 0800 	mov.w	r8, #0
 80072ea:	4631      	mov	r1, r6
 80072ec:	4620      	mov	r0, r4
 80072ee:	f000 f99f 	bl	8007630 <_Bfree>
 80072f2:	2f00      	cmp	r7, #0
 80072f4:	f43f aea4 	beq.w	8007040 <_dtoa_r+0x6a0>
 80072f8:	f1b8 0f00 	cmp.w	r8, #0
 80072fc:	d005      	beq.n	800730a <_dtoa_r+0x96a>
 80072fe:	45b8      	cmp	r8, r7
 8007300:	d003      	beq.n	800730a <_dtoa_r+0x96a>
 8007302:	4641      	mov	r1, r8
 8007304:	4620      	mov	r0, r4
 8007306:	f000 f993 	bl	8007630 <_Bfree>
 800730a:	4639      	mov	r1, r7
 800730c:	4620      	mov	r0, r4
 800730e:	f000 f98f 	bl	8007630 <_Bfree>
 8007312:	e695      	b.n	8007040 <_dtoa_r+0x6a0>
 8007314:	2600      	movs	r6, #0
 8007316:	4637      	mov	r7, r6
 8007318:	e7e1      	b.n	80072de <_dtoa_r+0x93e>
 800731a:	9700      	str	r7, [sp, #0]
 800731c:	4637      	mov	r7, r6
 800731e:	e599      	b.n	8006e54 <_dtoa_r+0x4b4>
 8007320:	40240000 	.word	0x40240000
 8007324:	9b08      	ldr	r3, [sp, #32]
 8007326:	2b00      	cmp	r3, #0
 8007328:	f000 80ca 	beq.w	80074c0 <_dtoa_r+0xb20>
 800732c:	9b03      	ldr	r3, [sp, #12]
 800732e:	9302      	str	r3, [sp, #8]
 8007330:	2d00      	cmp	r5, #0
 8007332:	dd05      	ble.n	8007340 <_dtoa_r+0x9a0>
 8007334:	4639      	mov	r1, r7
 8007336:	462a      	mov	r2, r5
 8007338:	4620      	mov	r0, r4
 800733a:	f000 fb4b 	bl	80079d4 <__lshift>
 800733e:	4607      	mov	r7, r0
 8007340:	f1b8 0f00 	cmp.w	r8, #0
 8007344:	d05b      	beq.n	80073fe <_dtoa_r+0xa5e>
 8007346:	6879      	ldr	r1, [r7, #4]
 8007348:	4620      	mov	r0, r4
 800734a:	f000 f931 	bl	80075b0 <_Balloc>
 800734e:	4605      	mov	r5, r0
 8007350:	b928      	cbnz	r0, 800735e <_dtoa_r+0x9be>
 8007352:	4b87      	ldr	r3, [pc, #540]	; (8007570 <_dtoa_r+0xbd0>)
 8007354:	4602      	mov	r2, r0
 8007356:	f240 21ea 	movw	r1, #746	; 0x2ea
 800735a:	f7ff bb3b 	b.w	80069d4 <_dtoa_r+0x34>
 800735e:	693a      	ldr	r2, [r7, #16]
 8007360:	3202      	adds	r2, #2
 8007362:	0092      	lsls	r2, r2, #2
 8007364:	f107 010c 	add.w	r1, r7, #12
 8007368:	300c      	adds	r0, #12
 800736a:	f000 f913 	bl	8007594 <memcpy>
 800736e:	2201      	movs	r2, #1
 8007370:	4629      	mov	r1, r5
 8007372:	4620      	mov	r0, r4
 8007374:	f000 fb2e 	bl	80079d4 <__lshift>
 8007378:	9b01      	ldr	r3, [sp, #4]
 800737a:	f103 0901 	add.w	r9, r3, #1
 800737e:	e9dd 2301 	ldrd	r2, r3, [sp, #4]
 8007382:	4413      	add	r3, r2
 8007384:	9305      	str	r3, [sp, #20]
 8007386:	f00a 0301 	and.w	r3, sl, #1
 800738a:	46b8      	mov	r8, r7
 800738c:	9304      	str	r3, [sp, #16]
 800738e:	4607      	mov	r7, r0
 8007390:	4631      	mov	r1, r6
 8007392:	ee18 0a10 	vmov	r0, s16
 8007396:	f7ff fa78 	bl	800688a <quorem>
 800739a:	4641      	mov	r1, r8
 800739c:	9002      	str	r0, [sp, #8]
 800739e:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 80073a2:	ee18 0a10 	vmov	r0, s16
 80073a6:	f000 fb85 	bl	8007ab4 <__mcmp>
 80073aa:	463a      	mov	r2, r7
 80073ac:	9003      	str	r0, [sp, #12]
 80073ae:	4631      	mov	r1, r6
 80073b0:	4620      	mov	r0, r4
 80073b2:	f000 fb9b 	bl	8007aec <__mdiff>
 80073b6:	68c2      	ldr	r2, [r0, #12]
 80073b8:	f109 3bff 	add.w	fp, r9, #4294967295
 80073bc:	4605      	mov	r5, r0
 80073be:	bb02      	cbnz	r2, 8007402 <_dtoa_r+0xa62>
 80073c0:	4601      	mov	r1, r0
 80073c2:	ee18 0a10 	vmov	r0, s16
 80073c6:	f000 fb75 	bl	8007ab4 <__mcmp>
 80073ca:	4602      	mov	r2, r0
 80073cc:	4629      	mov	r1, r5
 80073ce:	4620      	mov	r0, r4
 80073d0:	9207      	str	r2, [sp, #28]
 80073d2:	f000 f92d 	bl	8007630 <_Bfree>
 80073d6:	e9dd 3206 	ldrd	r3, r2, [sp, #24]
 80073da:	ea43 0102 	orr.w	r1, r3, r2
 80073de:	9b04      	ldr	r3, [sp, #16]
 80073e0:	430b      	orrs	r3, r1
 80073e2:	464d      	mov	r5, r9
 80073e4:	d10f      	bne.n	8007406 <_dtoa_r+0xa66>
 80073e6:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 80073ea:	d02a      	beq.n	8007442 <_dtoa_r+0xaa2>
 80073ec:	9b03      	ldr	r3, [sp, #12]
 80073ee:	2b00      	cmp	r3, #0
 80073f0:	dd02      	ble.n	80073f8 <_dtoa_r+0xa58>
 80073f2:	9b02      	ldr	r3, [sp, #8]
 80073f4:	f103 0a31 	add.w	sl, r3, #49	; 0x31
 80073f8:	f88b a000 	strb.w	sl, [fp]
 80073fc:	e775      	b.n	80072ea <_dtoa_r+0x94a>
 80073fe:	4638      	mov	r0, r7
 8007400:	e7ba      	b.n	8007378 <_dtoa_r+0x9d8>
 8007402:	2201      	movs	r2, #1
 8007404:	e7e2      	b.n	80073cc <_dtoa_r+0xa2c>
 8007406:	9b03      	ldr	r3, [sp, #12]
 8007408:	2b00      	cmp	r3, #0
 800740a:	db04      	blt.n	8007416 <_dtoa_r+0xa76>
 800740c:	9906      	ldr	r1, [sp, #24]
 800740e:	430b      	orrs	r3, r1
 8007410:	9904      	ldr	r1, [sp, #16]
 8007412:	430b      	orrs	r3, r1
 8007414:	d122      	bne.n	800745c <_dtoa_r+0xabc>
 8007416:	2a00      	cmp	r2, #0
 8007418:	ddee      	ble.n	80073f8 <_dtoa_r+0xa58>
 800741a:	ee18 1a10 	vmov	r1, s16
 800741e:	2201      	movs	r2, #1
 8007420:	4620      	mov	r0, r4
 8007422:	f000 fad7 	bl	80079d4 <__lshift>
 8007426:	4631      	mov	r1, r6
 8007428:	ee08 0a10 	vmov	s16, r0
 800742c:	f000 fb42 	bl	8007ab4 <__mcmp>
 8007430:	2800      	cmp	r0, #0
 8007432:	dc03      	bgt.n	800743c <_dtoa_r+0xa9c>
 8007434:	d1e0      	bne.n	80073f8 <_dtoa_r+0xa58>
 8007436:	f01a 0f01 	tst.w	sl, #1
 800743a:	d0dd      	beq.n	80073f8 <_dtoa_r+0xa58>
 800743c:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 8007440:	d1d7      	bne.n	80073f2 <_dtoa_r+0xa52>
 8007442:	2339      	movs	r3, #57	; 0x39
 8007444:	f88b 3000 	strb.w	r3, [fp]
 8007448:	462b      	mov	r3, r5
 800744a:	461d      	mov	r5, r3
 800744c:	3b01      	subs	r3, #1
 800744e:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 8007452:	2a39      	cmp	r2, #57	; 0x39
 8007454:	d071      	beq.n	800753a <_dtoa_r+0xb9a>
 8007456:	3201      	adds	r2, #1
 8007458:	701a      	strb	r2, [r3, #0]
 800745a:	e746      	b.n	80072ea <_dtoa_r+0x94a>
 800745c:	2a00      	cmp	r2, #0
 800745e:	dd07      	ble.n	8007470 <_dtoa_r+0xad0>
 8007460:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 8007464:	d0ed      	beq.n	8007442 <_dtoa_r+0xaa2>
 8007466:	f10a 0301 	add.w	r3, sl, #1
 800746a:	f88b 3000 	strb.w	r3, [fp]
 800746e:	e73c      	b.n	80072ea <_dtoa_r+0x94a>
 8007470:	9b05      	ldr	r3, [sp, #20]
 8007472:	f809 ac01 	strb.w	sl, [r9, #-1]
 8007476:	4599      	cmp	r9, r3
 8007478:	d047      	beq.n	800750a <_dtoa_r+0xb6a>
 800747a:	ee18 1a10 	vmov	r1, s16
 800747e:	2300      	movs	r3, #0
 8007480:	220a      	movs	r2, #10
 8007482:	4620      	mov	r0, r4
 8007484:	f000 f8f6 	bl	8007674 <__multadd>
 8007488:	45b8      	cmp	r8, r7
 800748a:	ee08 0a10 	vmov	s16, r0
 800748e:	f04f 0300 	mov.w	r3, #0
 8007492:	f04f 020a 	mov.w	r2, #10
 8007496:	4641      	mov	r1, r8
 8007498:	4620      	mov	r0, r4
 800749a:	d106      	bne.n	80074aa <_dtoa_r+0xb0a>
 800749c:	f000 f8ea 	bl	8007674 <__multadd>
 80074a0:	4680      	mov	r8, r0
 80074a2:	4607      	mov	r7, r0
 80074a4:	f109 0901 	add.w	r9, r9, #1
 80074a8:	e772      	b.n	8007390 <_dtoa_r+0x9f0>
 80074aa:	f000 f8e3 	bl	8007674 <__multadd>
 80074ae:	4639      	mov	r1, r7
 80074b0:	4680      	mov	r8, r0
 80074b2:	2300      	movs	r3, #0
 80074b4:	220a      	movs	r2, #10
 80074b6:	4620      	mov	r0, r4
 80074b8:	f000 f8dc 	bl	8007674 <__multadd>
 80074bc:	4607      	mov	r7, r0
 80074be:	e7f1      	b.n	80074a4 <_dtoa_r+0xb04>
 80074c0:	9b03      	ldr	r3, [sp, #12]
 80074c2:	9302      	str	r3, [sp, #8]
 80074c4:	9d01      	ldr	r5, [sp, #4]
 80074c6:	ee18 0a10 	vmov	r0, s16
 80074ca:	4631      	mov	r1, r6
 80074cc:	f7ff f9dd 	bl	800688a <quorem>
 80074d0:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 80074d4:	9b01      	ldr	r3, [sp, #4]
 80074d6:	f805 ab01 	strb.w	sl, [r5], #1
 80074da:	1aea      	subs	r2, r5, r3
 80074dc:	9b02      	ldr	r3, [sp, #8]
 80074de:	4293      	cmp	r3, r2
 80074e0:	dd09      	ble.n	80074f6 <_dtoa_r+0xb56>
 80074e2:	ee18 1a10 	vmov	r1, s16
 80074e6:	2300      	movs	r3, #0
 80074e8:	220a      	movs	r2, #10
 80074ea:	4620      	mov	r0, r4
 80074ec:	f000 f8c2 	bl	8007674 <__multadd>
 80074f0:	ee08 0a10 	vmov	s16, r0
 80074f4:	e7e7      	b.n	80074c6 <_dtoa_r+0xb26>
 80074f6:	9b02      	ldr	r3, [sp, #8]
 80074f8:	2b00      	cmp	r3, #0
 80074fa:	bfc8      	it	gt
 80074fc:	461d      	movgt	r5, r3
 80074fe:	9b01      	ldr	r3, [sp, #4]
 8007500:	bfd8      	it	le
 8007502:	2501      	movle	r5, #1
 8007504:	441d      	add	r5, r3
 8007506:	f04f 0800 	mov.w	r8, #0
 800750a:	ee18 1a10 	vmov	r1, s16
 800750e:	2201      	movs	r2, #1
 8007510:	4620      	mov	r0, r4
 8007512:	f000 fa5f 	bl	80079d4 <__lshift>
 8007516:	4631      	mov	r1, r6
 8007518:	ee08 0a10 	vmov	s16, r0
 800751c:	f000 faca 	bl	8007ab4 <__mcmp>
 8007520:	2800      	cmp	r0, #0
 8007522:	dc91      	bgt.n	8007448 <_dtoa_r+0xaa8>
 8007524:	d102      	bne.n	800752c <_dtoa_r+0xb8c>
 8007526:	f01a 0f01 	tst.w	sl, #1
 800752a:	d18d      	bne.n	8007448 <_dtoa_r+0xaa8>
 800752c:	462b      	mov	r3, r5
 800752e:	461d      	mov	r5, r3
 8007530:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8007534:	2a30      	cmp	r2, #48	; 0x30
 8007536:	d0fa      	beq.n	800752e <_dtoa_r+0xb8e>
 8007538:	e6d7      	b.n	80072ea <_dtoa_r+0x94a>
 800753a:	9a01      	ldr	r2, [sp, #4]
 800753c:	429a      	cmp	r2, r3
 800753e:	d184      	bne.n	800744a <_dtoa_r+0xaaa>
 8007540:	9b00      	ldr	r3, [sp, #0]
 8007542:	3301      	adds	r3, #1
 8007544:	9300      	str	r3, [sp, #0]
 8007546:	2331      	movs	r3, #49	; 0x31
 8007548:	7013      	strb	r3, [r2, #0]
 800754a:	e6ce      	b.n	80072ea <_dtoa_r+0x94a>
 800754c:	4b09      	ldr	r3, [pc, #36]	; (8007574 <_dtoa_r+0xbd4>)
 800754e:	f7ff ba95 	b.w	8006a7c <_dtoa_r+0xdc>
 8007552:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8007554:	2b00      	cmp	r3, #0
 8007556:	f47f aa6e 	bne.w	8006a36 <_dtoa_r+0x96>
 800755a:	4b07      	ldr	r3, [pc, #28]	; (8007578 <_dtoa_r+0xbd8>)
 800755c:	f7ff ba8e 	b.w	8006a7c <_dtoa_r+0xdc>
 8007560:	9b02      	ldr	r3, [sp, #8]
 8007562:	2b00      	cmp	r3, #0
 8007564:	dcae      	bgt.n	80074c4 <_dtoa_r+0xb24>
 8007566:	9b06      	ldr	r3, [sp, #24]
 8007568:	2b02      	cmp	r3, #2
 800756a:	f73f aea8 	bgt.w	80072be <_dtoa_r+0x91e>
 800756e:	e7a9      	b.n	80074c4 <_dtoa_r+0xb24>
 8007570:	08008ee7 	.word	0x08008ee7
 8007574:	08008e44 	.word	0x08008e44
 8007578:	08008e68 	.word	0x08008e68

0800757c <_localeconv_r>:
 800757c:	4800      	ldr	r0, [pc, #0]	; (8007580 <_localeconv_r+0x4>)
 800757e:	4770      	bx	lr
 8007580:	20000324 	.word	0x20000324

08007584 <malloc>:
 8007584:	4b02      	ldr	r3, [pc, #8]	; (8007590 <malloc+0xc>)
 8007586:	4601      	mov	r1, r0
 8007588:	6818      	ldr	r0, [r3, #0]
 800758a:	f000 bc17 	b.w	8007dbc <_malloc_r>
 800758e:	bf00      	nop
 8007590:	200001d0 	.word	0x200001d0

08007594 <memcpy>:
 8007594:	440a      	add	r2, r1
 8007596:	4291      	cmp	r1, r2
 8007598:	f100 33ff 	add.w	r3, r0, #4294967295
 800759c:	d100      	bne.n	80075a0 <memcpy+0xc>
 800759e:	4770      	bx	lr
 80075a0:	b510      	push	{r4, lr}
 80075a2:	f811 4b01 	ldrb.w	r4, [r1], #1
 80075a6:	f803 4f01 	strb.w	r4, [r3, #1]!
 80075aa:	4291      	cmp	r1, r2
 80075ac:	d1f9      	bne.n	80075a2 <memcpy+0xe>
 80075ae:	bd10      	pop	{r4, pc}

080075b0 <_Balloc>:
 80075b0:	b570      	push	{r4, r5, r6, lr}
 80075b2:	6a46      	ldr	r6, [r0, #36]	; 0x24
 80075b4:	4604      	mov	r4, r0
 80075b6:	460d      	mov	r5, r1
 80075b8:	b976      	cbnz	r6, 80075d8 <_Balloc+0x28>
 80075ba:	2010      	movs	r0, #16
 80075bc:	f7ff ffe2 	bl	8007584 <malloc>
 80075c0:	4602      	mov	r2, r0
 80075c2:	6260      	str	r0, [r4, #36]	; 0x24
 80075c4:	b920      	cbnz	r0, 80075d0 <_Balloc+0x20>
 80075c6:	4b18      	ldr	r3, [pc, #96]	; (8007628 <_Balloc+0x78>)
 80075c8:	4818      	ldr	r0, [pc, #96]	; (800762c <_Balloc+0x7c>)
 80075ca:	2166      	movs	r1, #102	; 0x66
 80075cc:	f000 fdd6 	bl	800817c <__assert_func>
 80075d0:	e9c0 6601 	strd	r6, r6, [r0, #4]
 80075d4:	6006      	str	r6, [r0, #0]
 80075d6:	60c6      	str	r6, [r0, #12]
 80075d8:	6a66      	ldr	r6, [r4, #36]	; 0x24
 80075da:	68f3      	ldr	r3, [r6, #12]
 80075dc:	b183      	cbz	r3, 8007600 <_Balloc+0x50>
 80075de:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80075e0:	68db      	ldr	r3, [r3, #12]
 80075e2:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 80075e6:	b9b8      	cbnz	r0, 8007618 <_Balloc+0x68>
 80075e8:	2101      	movs	r1, #1
 80075ea:	fa01 f605 	lsl.w	r6, r1, r5
 80075ee:	1d72      	adds	r2, r6, #5
 80075f0:	0092      	lsls	r2, r2, #2
 80075f2:	4620      	mov	r0, r4
 80075f4:	f000 fb60 	bl	8007cb8 <_calloc_r>
 80075f8:	b160      	cbz	r0, 8007614 <_Balloc+0x64>
 80075fa:	e9c0 5601 	strd	r5, r6, [r0, #4]
 80075fe:	e00e      	b.n	800761e <_Balloc+0x6e>
 8007600:	2221      	movs	r2, #33	; 0x21
 8007602:	2104      	movs	r1, #4
 8007604:	4620      	mov	r0, r4
 8007606:	f000 fb57 	bl	8007cb8 <_calloc_r>
 800760a:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800760c:	60f0      	str	r0, [r6, #12]
 800760e:	68db      	ldr	r3, [r3, #12]
 8007610:	2b00      	cmp	r3, #0
 8007612:	d1e4      	bne.n	80075de <_Balloc+0x2e>
 8007614:	2000      	movs	r0, #0
 8007616:	bd70      	pop	{r4, r5, r6, pc}
 8007618:	6802      	ldr	r2, [r0, #0]
 800761a:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800761e:	2300      	movs	r3, #0
 8007620:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8007624:	e7f7      	b.n	8007616 <_Balloc+0x66>
 8007626:	bf00      	nop
 8007628:	08008e75 	.word	0x08008e75
 800762c:	08008ef8 	.word	0x08008ef8

08007630 <_Bfree>:
 8007630:	b570      	push	{r4, r5, r6, lr}
 8007632:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8007634:	4605      	mov	r5, r0
 8007636:	460c      	mov	r4, r1
 8007638:	b976      	cbnz	r6, 8007658 <_Bfree+0x28>
 800763a:	2010      	movs	r0, #16
 800763c:	f7ff ffa2 	bl	8007584 <malloc>
 8007640:	4602      	mov	r2, r0
 8007642:	6268      	str	r0, [r5, #36]	; 0x24
 8007644:	b920      	cbnz	r0, 8007650 <_Bfree+0x20>
 8007646:	4b09      	ldr	r3, [pc, #36]	; (800766c <_Bfree+0x3c>)
 8007648:	4809      	ldr	r0, [pc, #36]	; (8007670 <_Bfree+0x40>)
 800764a:	218a      	movs	r1, #138	; 0x8a
 800764c:	f000 fd96 	bl	800817c <__assert_func>
 8007650:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8007654:	6006      	str	r6, [r0, #0]
 8007656:	60c6      	str	r6, [r0, #12]
 8007658:	b13c      	cbz	r4, 800766a <_Bfree+0x3a>
 800765a:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 800765c:	6862      	ldr	r2, [r4, #4]
 800765e:	68db      	ldr	r3, [r3, #12]
 8007660:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8007664:	6021      	str	r1, [r4, #0]
 8007666:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800766a:	bd70      	pop	{r4, r5, r6, pc}
 800766c:	08008e75 	.word	0x08008e75
 8007670:	08008ef8 	.word	0x08008ef8

08007674 <__multadd>:
 8007674:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007678:	690d      	ldr	r5, [r1, #16]
 800767a:	4607      	mov	r7, r0
 800767c:	460c      	mov	r4, r1
 800767e:	461e      	mov	r6, r3
 8007680:	f101 0c14 	add.w	ip, r1, #20
 8007684:	2000      	movs	r0, #0
 8007686:	f8dc 3000 	ldr.w	r3, [ip]
 800768a:	b299      	uxth	r1, r3
 800768c:	fb02 6101 	mla	r1, r2, r1, r6
 8007690:	0c1e      	lsrs	r6, r3, #16
 8007692:	0c0b      	lsrs	r3, r1, #16
 8007694:	fb02 3306 	mla	r3, r2, r6, r3
 8007698:	b289      	uxth	r1, r1
 800769a:	3001      	adds	r0, #1
 800769c:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 80076a0:	4285      	cmp	r5, r0
 80076a2:	f84c 1b04 	str.w	r1, [ip], #4
 80076a6:	ea4f 4613 	mov.w	r6, r3, lsr #16
 80076aa:	dcec      	bgt.n	8007686 <__multadd+0x12>
 80076ac:	b30e      	cbz	r6, 80076f2 <__multadd+0x7e>
 80076ae:	68a3      	ldr	r3, [r4, #8]
 80076b0:	42ab      	cmp	r3, r5
 80076b2:	dc19      	bgt.n	80076e8 <__multadd+0x74>
 80076b4:	6861      	ldr	r1, [r4, #4]
 80076b6:	4638      	mov	r0, r7
 80076b8:	3101      	adds	r1, #1
 80076ba:	f7ff ff79 	bl	80075b0 <_Balloc>
 80076be:	4680      	mov	r8, r0
 80076c0:	b928      	cbnz	r0, 80076ce <__multadd+0x5a>
 80076c2:	4602      	mov	r2, r0
 80076c4:	4b0c      	ldr	r3, [pc, #48]	; (80076f8 <__multadd+0x84>)
 80076c6:	480d      	ldr	r0, [pc, #52]	; (80076fc <__multadd+0x88>)
 80076c8:	21b5      	movs	r1, #181	; 0xb5
 80076ca:	f000 fd57 	bl	800817c <__assert_func>
 80076ce:	6922      	ldr	r2, [r4, #16]
 80076d0:	3202      	adds	r2, #2
 80076d2:	f104 010c 	add.w	r1, r4, #12
 80076d6:	0092      	lsls	r2, r2, #2
 80076d8:	300c      	adds	r0, #12
 80076da:	f7ff ff5b 	bl	8007594 <memcpy>
 80076de:	4621      	mov	r1, r4
 80076e0:	4638      	mov	r0, r7
 80076e2:	f7ff ffa5 	bl	8007630 <_Bfree>
 80076e6:	4644      	mov	r4, r8
 80076e8:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 80076ec:	3501      	adds	r5, #1
 80076ee:	615e      	str	r6, [r3, #20]
 80076f0:	6125      	str	r5, [r4, #16]
 80076f2:	4620      	mov	r0, r4
 80076f4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80076f8:	08008ee7 	.word	0x08008ee7
 80076fc:	08008ef8 	.word	0x08008ef8

08007700 <__hi0bits>:
 8007700:	0c03      	lsrs	r3, r0, #16
 8007702:	041b      	lsls	r3, r3, #16
 8007704:	b9d3      	cbnz	r3, 800773c <__hi0bits+0x3c>
 8007706:	0400      	lsls	r0, r0, #16
 8007708:	2310      	movs	r3, #16
 800770a:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 800770e:	bf04      	itt	eq
 8007710:	0200      	lsleq	r0, r0, #8
 8007712:	3308      	addeq	r3, #8
 8007714:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 8007718:	bf04      	itt	eq
 800771a:	0100      	lsleq	r0, r0, #4
 800771c:	3304      	addeq	r3, #4
 800771e:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 8007722:	bf04      	itt	eq
 8007724:	0080      	lsleq	r0, r0, #2
 8007726:	3302      	addeq	r3, #2
 8007728:	2800      	cmp	r0, #0
 800772a:	db05      	blt.n	8007738 <__hi0bits+0x38>
 800772c:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 8007730:	f103 0301 	add.w	r3, r3, #1
 8007734:	bf08      	it	eq
 8007736:	2320      	moveq	r3, #32
 8007738:	4618      	mov	r0, r3
 800773a:	4770      	bx	lr
 800773c:	2300      	movs	r3, #0
 800773e:	e7e4      	b.n	800770a <__hi0bits+0xa>

08007740 <__lo0bits>:
 8007740:	6803      	ldr	r3, [r0, #0]
 8007742:	f013 0207 	ands.w	r2, r3, #7
 8007746:	4601      	mov	r1, r0
 8007748:	d00b      	beq.n	8007762 <__lo0bits+0x22>
 800774a:	07da      	lsls	r2, r3, #31
 800774c:	d423      	bmi.n	8007796 <__lo0bits+0x56>
 800774e:	0798      	lsls	r0, r3, #30
 8007750:	bf49      	itett	mi
 8007752:	085b      	lsrmi	r3, r3, #1
 8007754:	089b      	lsrpl	r3, r3, #2
 8007756:	2001      	movmi	r0, #1
 8007758:	600b      	strmi	r3, [r1, #0]
 800775a:	bf5c      	itt	pl
 800775c:	600b      	strpl	r3, [r1, #0]
 800775e:	2002      	movpl	r0, #2
 8007760:	4770      	bx	lr
 8007762:	b298      	uxth	r0, r3
 8007764:	b9a8      	cbnz	r0, 8007792 <__lo0bits+0x52>
 8007766:	0c1b      	lsrs	r3, r3, #16
 8007768:	2010      	movs	r0, #16
 800776a:	b2da      	uxtb	r2, r3
 800776c:	b90a      	cbnz	r2, 8007772 <__lo0bits+0x32>
 800776e:	3008      	adds	r0, #8
 8007770:	0a1b      	lsrs	r3, r3, #8
 8007772:	071a      	lsls	r2, r3, #28
 8007774:	bf04      	itt	eq
 8007776:	091b      	lsreq	r3, r3, #4
 8007778:	3004      	addeq	r0, #4
 800777a:	079a      	lsls	r2, r3, #30
 800777c:	bf04      	itt	eq
 800777e:	089b      	lsreq	r3, r3, #2
 8007780:	3002      	addeq	r0, #2
 8007782:	07da      	lsls	r2, r3, #31
 8007784:	d403      	bmi.n	800778e <__lo0bits+0x4e>
 8007786:	085b      	lsrs	r3, r3, #1
 8007788:	f100 0001 	add.w	r0, r0, #1
 800778c:	d005      	beq.n	800779a <__lo0bits+0x5a>
 800778e:	600b      	str	r3, [r1, #0]
 8007790:	4770      	bx	lr
 8007792:	4610      	mov	r0, r2
 8007794:	e7e9      	b.n	800776a <__lo0bits+0x2a>
 8007796:	2000      	movs	r0, #0
 8007798:	4770      	bx	lr
 800779a:	2020      	movs	r0, #32
 800779c:	4770      	bx	lr
	...

080077a0 <__i2b>:
 80077a0:	b510      	push	{r4, lr}
 80077a2:	460c      	mov	r4, r1
 80077a4:	2101      	movs	r1, #1
 80077a6:	f7ff ff03 	bl	80075b0 <_Balloc>
 80077aa:	4602      	mov	r2, r0
 80077ac:	b928      	cbnz	r0, 80077ba <__i2b+0x1a>
 80077ae:	4b05      	ldr	r3, [pc, #20]	; (80077c4 <__i2b+0x24>)
 80077b0:	4805      	ldr	r0, [pc, #20]	; (80077c8 <__i2b+0x28>)
 80077b2:	f44f 71a0 	mov.w	r1, #320	; 0x140
 80077b6:	f000 fce1 	bl	800817c <__assert_func>
 80077ba:	2301      	movs	r3, #1
 80077bc:	6144      	str	r4, [r0, #20]
 80077be:	6103      	str	r3, [r0, #16]
 80077c0:	bd10      	pop	{r4, pc}
 80077c2:	bf00      	nop
 80077c4:	08008ee7 	.word	0x08008ee7
 80077c8:	08008ef8 	.word	0x08008ef8

080077cc <__multiply>:
 80077cc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80077d0:	4691      	mov	r9, r2
 80077d2:	690a      	ldr	r2, [r1, #16]
 80077d4:	f8d9 3010 	ldr.w	r3, [r9, #16]
 80077d8:	429a      	cmp	r2, r3
 80077da:	bfb8      	it	lt
 80077dc:	460b      	movlt	r3, r1
 80077de:	460c      	mov	r4, r1
 80077e0:	bfbc      	itt	lt
 80077e2:	464c      	movlt	r4, r9
 80077e4:	4699      	movlt	r9, r3
 80077e6:	6927      	ldr	r7, [r4, #16]
 80077e8:	f8d9 a010 	ldr.w	sl, [r9, #16]
 80077ec:	68a3      	ldr	r3, [r4, #8]
 80077ee:	6861      	ldr	r1, [r4, #4]
 80077f0:	eb07 060a 	add.w	r6, r7, sl
 80077f4:	42b3      	cmp	r3, r6
 80077f6:	b085      	sub	sp, #20
 80077f8:	bfb8      	it	lt
 80077fa:	3101      	addlt	r1, #1
 80077fc:	f7ff fed8 	bl	80075b0 <_Balloc>
 8007800:	b930      	cbnz	r0, 8007810 <__multiply+0x44>
 8007802:	4602      	mov	r2, r0
 8007804:	4b44      	ldr	r3, [pc, #272]	; (8007918 <__multiply+0x14c>)
 8007806:	4845      	ldr	r0, [pc, #276]	; (800791c <__multiply+0x150>)
 8007808:	f240 115d 	movw	r1, #349	; 0x15d
 800780c:	f000 fcb6 	bl	800817c <__assert_func>
 8007810:	f100 0514 	add.w	r5, r0, #20
 8007814:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 8007818:	462b      	mov	r3, r5
 800781a:	2200      	movs	r2, #0
 800781c:	4543      	cmp	r3, r8
 800781e:	d321      	bcc.n	8007864 <__multiply+0x98>
 8007820:	f104 0314 	add.w	r3, r4, #20
 8007824:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 8007828:	f109 0314 	add.w	r3, r9, #20
 800782c:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 8007830:	9202      	str	r2, [sp, #8]
 8007832:	1b3a      	subs	r2, r7, r4
 8007834:	3a15      	subs	r2, #21
 8007836:	f022 0203 	bic.w	r2, r2, #3
 800783a:	3204      	adds	r2, #4
 800783c:	f104 0115 	add.w	r1, r4, #21
 8007840:	428f      	cmp	r7, r1
 8007842:	bf38      	it	cc
 8007844:	2204      	movcc	r2, #4
 8007846:	9201      	str	r2, [sp, #4]
 8007848:	9a02      	ldr	r2, [sp, #8]
 800784a:	9303      	str	r3, [sp, #12]
 800784c:	429a      	cmp	r2, r3
 800784e:	d80c      	bhi.n	800786a <__multiply+0x9e>
 8007850:	2e00      	cmp	r6, #0
 8007852:	dd03      	ble.n	800785c <__multiply+0x90>
 8007854:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8007858:	2b00      	cmp	r3, #0
 800785a:	d05a      	beq.n	8007912 <__multiply+0x146>
 800785c:	6106      	str	r6, [r0, #16]
 800785e:	b005      	add	sp, #20
 8007860:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007864:	f843 2b04 	str.w	r2, [r3], #4
 8007868:	e7d8      	b.n	800781c <__multiply+0x50>
 800786a:	f8b3 a000 	ldrh.w	sl, [r3]
 800786e:	f1ba 0f00 	cmp.w	sl, #0
 8007872:	d024      	beq.n	80078be <__multiply+0xf2>
 8007874:	f104 0e14 	add.w	lr, r4, #20
 8007878:	46a9      	mov	r9, r5
 800787a:	f04f 0c00 	mov.w	ip, #0
 800787e:	f85e 2b04 	ldr.w	r2, [lr], #4
 8007882:	f8d9 1000 	ldr.w	r1, [r9]
 8007886:	fa1f fb82 	uxth.w	fp, r2
 800788a:	b289      	uxth	r1, r1
 800788c:	fb0a 110b 	mla	r1, sl, fp, r1
 8007890:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 8007894:	f8d9 2000 	ldr.w	r2, [r9]
 8007898:	4461      	add	r1, ip
 800789a:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 800789e:	fb0a c20b 	mla	r2, sl, fp, ip
 80078a2:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 80078a6:	b289      	uxth	r1, r1
 80078a8:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 80078ac:	4577      	cmp	r7, lr
 80078ae:	f849 1b04 	str.w	r1, [r9], #4
 80078b2:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 80078b6:	d8e2      	bhi.n	800787e <__multiply+0xb2>
 80078b8:	9a01      	ldr	r2, [sp, #4]
 80078ba:	f845 c002 	str.w	ip, [r5, r2]
 80078be:	9a03      	ldr	r2, [sp, #12]
 80078c0:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 80078c4:	3304      	adds	r3, #4
 80078c6:	f1b9 0f00 	cmp.w	r9, #0
 80078ca:	d020      	beq.n	800790e <__multiply+0x142>
 80078cc:	6829      	ldr	r1, [r5, #0]
 80078ce:	f104 0c14 	add.w	ip, r4, #20
 80078d2:	46ae      	mov	lr, r5
 80078d4:	f04f 0a00 	mov.w	sl, #0
 80078d8:	f8bc b000 	ldrh.w	fp, [ip]
 80078dc:	f8be 2002 	ldrh.w	r2, [lr, #2]
 80078e0:	fb09 220b 	mla	r2, r9, fp, r2
 80078e4:	4492      	add	sl, r2
 80078e6:	b289      	uxth	r1, r1
 80078e8:	ea41 410a 	orr.w	r1, r1, sl, lsl #16
 80078ec:	f84e 1b04 	str.w	r1, [lr], #4
 80078f0:	f85c 2b04 	ldr.w	r2, [ip], #4
 80078f4:	f8be 1000 	ldrh.w	r1, [lr]
 80078f8:	0c12      	lsrs	r2, r2, #16
 80078fa:	fb09 1102 	mla	r1, r9, r2, r1
 80078fe:	eb01 411a 	add.w	r1, r1, sl, lsr #16
 8007902:	4567      	cmp	r7, ip
 8007904:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 8007908:	d8e6      	bhi.n	80078d8 <__multiply+0x10c>
 800790a:	9a01      	ldr	r2, [sp, #4]
 800790c:	50a9      	str	r1, [r5, r2]
 800790e:	3504      	adds	r5, #4
 8007910:	e79a      	b.n	8007848 <__multiply+0x7c>
 8007912:	3e01      	subs	r6, #1
 8007914:	e79c      	b.n	8007850 <__multiply+0x84>
 8007916:	bf00      	nop
 8007918:	08008ee7 	.word	0x08008ee7
 800791c:	08008ef8 	.word	0x08008ef8

08007920 <__pow5mult>:
 8007920:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007924:	4615      	mov	r5, r2
 8007926:	f012 0203 	ands.w	r2, r2, #3
 800792a:	4606      	mov	r6, r0
 800792c:	460f      	mov	r7, r1
 800792e:	d007      	beq.n	8007940 <__pow5mult+0x20>
 8007930:	4c25      	ldr	r4, [pc, #148]	; (80079c8 <__pow5mult+0xa8>)
 8007932:	3a01      	subs	r2, #1
 8007934:	2300      	movs	r3, #0
 8007936:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800793a:	f7ff fe9b 	bl	8007674 <__multadd>
 800793e:	4607      	mov	r7, r0
 8007940:	10ad      	asrs	r5, r5, #2
 8007942:	d03d      	beq.n	80079c0 <__pow5mult+0xa0>
 8007944:	6a74      	ldr	r4, [r6, #36]	; 0x24
 8007946:	b97c      	cbnz	r4, 8007968 <__pow5mult+0x48>
 8007948:	2010      	movs	r0, #16
 800794a:	f7ff fe1b 	bl	8007584 <malloc>
 800794e:	4602      	mov	r2, r0
 8007950:	6270      	str	r0, [r6, #36]	; 0x24
 8007952:	b928      	cbnz	r0, 8007960 <__pow5mult+0x40>
 8007954:	4b1d      	ldr	r3, [pc, #116]	; (80079cc <__pow5mult+0xac>)
 8007956:	481e      	ldr	r0, [pc, #120]	; (80079d0 <__pow5mult+0xb0>)
 8007958:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 800795c:	f000 fc0e 	bl	800817c <__assert_func>
 8007960:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8007964:	6004      	str	r4, [r0, #0]
 8007966:	60c4      	str	r4, [r0, #12]
 8007968:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 800796c:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8007970:	b94c      	cbnz	r4, 8007986 <__pow5mult+0x66>
 8007972:	f240 2171 	movw	r1, #625	; 0x271
 8007976:	4630      	mov	r0, r6
 8007978:	f7ff ff12 	bl	80077a0 <__i2b>
 800797c:	2300      	movs	r3, #0
 800797e:	f8c8 0008 	str.w	r0, [r8, #8]
 8007982:	4604      	mov	r4, r0
 8007984:	6003      	str	r3, [r0, #0]
 8007986:	f04f 0900 	mov.w	r9, #0
 800798a:	07eb      	lsls	r3, r5, #31
 800798c:	d50a      	bpl.n	80079a4 <__pow5mult+0x84>
 800798e:	4639      	mov	r1, r7
 8007990:	4622      	mov	r2, r4
 8007992:	4630      	mov	r0, r6
 8007994:	f7ff ff1a 	bl	80077cc <__multiply>
 8007998:	4639      	mov	r1, r7
 800799a:	4680      	mov	r8, r0
 800799c:	4630      	mov	r0, r6
 800799e:	f7ff fe47 	bl	8007630 <_Bfree>
 80079a2:	4647      	mov	r7, r8
 80079a4:	106d      	asrs	r5, r5, #1
 80079a6:	d00b      	beq.n	80079c0 <__pow5mult+0xa0>
 80079a8:	6820      	ldr	r0, [r4, #0]
 80079aa:	b938      	cbnz	r0, 80079bc <__pow5mult+0x9c>
 80079ac:	4622      	mov	r2, r4
 80079ae:	4621      	mov	r1, r4
 80079b0:	4630      	mov	r0, r6
 80079b2:	f7ff ff0b 	bl	80077cc <__multiply>
 80079b6:	6020      	str	r0, [r4, #0]
 80079b8:	f8c0 9000 	str.w	r9, [r0]
 80079bc:	4604      	mov	r4, r0
 80079be:	e7e4      	b.n	800798a <__pow5mult+0x6a>
 80079c0:	4638      	mov	r0, r7
 80079c2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80079c6:	bf00      	nop
 80079c8:	08009048 	.word	0x08009048
 80079cc:	08008e75 	.word	0x08008e75
 80079d0:	08008ef8 	.word	0x08008ef8

080079d4 <__lshift>:
 80079d4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80079d8:	460c      	mov	r4, r1
 80079da:	6849      	ldr	r1, [r1, #4]
 80079dc:	6923      	ldr	r3, [r4, #16]
 80079de:	eb03 1862 	add.w	r8, r3, r2, asr #5
 80079e2:	68a3      	ldr	r3, [r4, #8]
 80079e4:	4607      	mov	r7, r0
 80079e6:	4691      	mov	r9, r2
 80079e8:	ea4f 1a62 	mov.w	sl, r2, asr #5
 80079ec:	f108 0601 	add.w	r6, r8, #1
 80079f0:	42b3      	cmp	r3, r6
 80079f2:	db0b      	blt.n	8007a0c <__lshift+0x38>
 80079f4:	4638      	mov	r0, r7
 80079f6:	f7ff fddb 	bl	80075b0 <_Balloc>
 80079fa:	4605      	mov	r5, r0
 80079fc:	b948      	cbnz	r0, 8007a12 <__lshift+0x3e>
 80079fe:	4602      	mov	r2, r0
 8007a00:	4b2a      	ldr	r3, [pc, #168]	; (8007aac <__lshift+0xd8>)
 8007a02:	482b      	ldr	r0, [pc, #172]	; (8007ab0 <__lshift+0xdc>)
 8007a04:	f240 11d9 	movw	r1, #473	; 0x1d9
 8007a08:	f000 fbb8 	bl	800817c <__assert_func>
 8007a0c:	3101      	adds	r1, #1
 8007a0e:	005b      	lsls	r3, r3, #1
 8007a10:	e7ee      	b.n	80079f0 <__lshift+0x1c>
 8007a12:	2300      	movs	r3, #0
 8007a14:	f100 0114 	add.w	r1, r0, #20
 8007a18:	f100 0210 	add.w	r2, r0, #16
 8007a1c:	4618      	mov	r0, r3
 8007a1e:	4553      	cmp	r3, sl
 8007a20:	db37      	blt.n	8007a92 <__lshift+0xbe>
 8007a22:	6920      	ldr	r0, [r4, #16]
 8007a24:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8007a28:	f104 0314 	add.w	r3, r4, #20
 8007a2c:	f019 091f 	ands.w	r9, r9, #31
 8007a30:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8007a34:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 8007a38:	d02f      	beq.n	8007a9a <__lshift+0xc6>
 8007a3a:	f1c9 0e20 	rsb	lr, r9, #32
 8007a3e:	468a      	mov	sl, r1
 8007a40:	f04f 0c00 	mov.w	ip, #0
 8007a44:	681a      	ldr	r2, [r3, #0]
 8007a46:	fa02 f209 	lsl.w	r2, r2, r9
 8007a4a:	ea42 020c 	orr.w	r2, r2, ip
 8007a4e:	f84a 2b04 	str.w	r2, [sl], #4
 8007a52:	f853 2b04 	ldr.w	r2, [r3], #4
 8007a56:	4298      	cmp	r0, r3
 8007a58:	fa22 fc0e 	lsr.w	ip, r2, lr
 8007a5c:	d8f2      	bhi.n	8007a44 <__lshift+0x70>
 8007a5e:	1b03      	subs	r3, r0, r4
 8007a60:	3b15      	subs	r3, #21
 8007a62:	f023 0303 	bic.w	r3, r3, #3
 8007a66:	3304      	adds	r3, #4
 8007a68:	f104 0215 	add.w	r2, r4, #21
 8007a6c:	4290      	cmp	r0, r2
 8007a6e:	bf38      	it	cc
 8007a70:	2304      	movcc	r3, #4
 8007a72:	f841 c003 	str.w	ip, [r1, r3]
 8007a76:	f1bc 0f00 	cmp.w	ip, #0
 8007a7a:	d001      	beq.n	8007a80 <__lshift+0xac>
 8007a7c:	f108 0602 	add.w	r6, r8, #2
 8007a80:	3e01      	subs	r6, #1
 8007a82:	4638      	mov	r0, r7
 8007a84:	612e      	str	r6, [r5, #16]
 8007a86:	4621      	mov	r1, r4
 8007a88:	f7ff fdd2 	bl	8007630 <_Bfree>
 8007a8c:	4628      	mov	r0, r5
 8007a8e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007a92:	f842 0f04 	str.w	r0, [r2, #4]!
 8007a96:	3301      	adds	r3, #1
 8007a98:	e7c1      	b.n	8007a1e <__lshift+0x4a>
 8007a9a:	3904      	subs	r1, #4
 8007a9c:	f853 2b04 	ldr.w	r2, [r3], #4
 8007aa0:	f841 2f04 	str.w	r2, [r1, #4]!
 8007aa4:	4298      	cmp	r0, r3
 8007aa6:	d8f9      	bhi.n	8007a9c <__lshift+0xc8>
 8007aa8:	e7ea      	b.n	8007a80 <__lshift+0xac>
 8007aaa:	bf00      	nop
 8007aac:	08008ee7 	.word	0x08008ee7
 8007ab0:	08008ef8 	.word	0x08008ef8

08007ab4 <__mcmp>:
 8007ab4:	b530      	push	{r4, r5, lr}
 8007ab6:	6902      	ldr	r2, [r0, #16]
 8007ab8:	690c      	ldr	r4, [r1, #16]
 8007aba:	1b12      	subs	r2, r2, r4
 8007abc:	d10e      	bne.n	8007adc <__mcmp+0x28>
 8007abe:	f100 0314 	add.w	r3, r0, #20
 8007ac2:	3114      	adds	r1, #20
 8007ac4:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 8007ac8:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 8007acc:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 8007ad0:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 8007ad4:	42a5      	cmp	r5, r4
 8007ad6:	d003      	beq.n	8007ae0 <__mcmp+0x2c>
 8007ad8:	d305      	bcc.n	8007ae6 <__mcmp+0x32>
 8007ada:	2201      	movs	r2, #1
 8007adc:	4610      	mov	r0, r2
 8007ade:	bd30      	pop	{r4, r5, pc}
 8007ae0:	4283      	cmp	r3, r0
 8007ae2:	d3f3      	bcc.n	8007acc <__mcmp+0x18>
 8007ae4:	e7fa      	b.n	8007adc <__mcmp+0x28>
 8007ae6:	f04f 32ff 	mov.w	r2, #4294967295
 8007aea:	e7f7      	b.n	8007adc <__mcmp+0x28>

08007aec <__mdiff>:
 8007aec:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007af0:	460c      	mov	r4, r1
 8007af2:	4606      	mov	r6, r0
 8007af4:	4611      	mov	r1, r2
 8007af6:	4620      	mov	r0, r4
 8007af8:	4690      	mov	r8, r2
 8007afa:	f7ff ffdb 	bl	8007ab4 <__mcmp>
 8007afe:	1e05      	subs	r5, r0, #0
 8007b00:	d110      	bne.n	8007b24 <__mdiff+0x38>
 8007b02:	4629      	mov	r1, r5
 8007b04:	4630      	mov	r0, r6
 8007b06:	f7ff fd53 	bl	80075b0 <_Balloc>
 8007b0a:	b930      	cbnz	r0, 8007b1a <__mdiff+0x2e>
 8007b0c:	4b3a      	ldr	r3, [pc, #232]	; (8007bf8 <__mdiff+0x10c>)
 8007b0e:	4602      	mov	r2, r0
 8007b10:	f240 2132 	movw	r1, #562	; 0x232
 8007b14:	4839      	ldr	r0, [pc, #228]	; (8007bfc <__mdiff+0x110>)
 8007b16:	f000 fb31 	bl	800817c <__assert_func>
 8007b1a:	2301      	movs	r3, #1
 8007b1c:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8007b20:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007b24:	bfa4      	itt	ge
 8007b26:	4643      	movge	r3, r8
 8007b28:	46a0      	movge	r8, r4
 8007b2a:	4630      	mov	r0, r6
 8007b2c:	f8d8 1004 	ldr.w	r1, [r8, #4]
 8007b30:	bfa6      	itte	ge
 8007b32:	461c      	movge	r4, r3
 8007b34:	2500      	movge	r5, #0
 8007b36:	2501      	movlt	r5, #1
 8007b38:	f7ff fd3a 	bl	80075b0 <_Balloc>
 8007b3c:	b920      	cbnz	r0, 8007b48 <__mdiff+0x5c>
 8007b3e:	4b2e      	ldr	r3, [pc, #184]	; (8007bf8 <__mdiff+0x10c>)
 8007b40:	4602      	mov	r2, r0
 8007b42:	f44f 7110 	mov.w	r1, #576	; 0x240
 8007b46:	e7e5      	b.n	8007b14 <__mdiff+0x28>
 8007b48:	f8d8 7010 	ldr.w	r7, [r8, #16]
 8007b4c:	6926      	ldr	r6, [r4, #16]
 8007b4e:	60c5      	str	r5, [r0, #12]
 8007b50:	f104 0914 	add.w	r9, r4, #20
 8007b54:	f108 0514 	add.w	r5, r8, #20
 8007b58:	f100 0e14 	add.w	lr, r0, #20
 8007b5c:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 8007b60:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 8007b64:	f108 0210 	add.w	r2, r8, #16
 8007b68:	46f2      	mov	sl, lr
 8007b6a:	2100      	movs	r1, #0
 8007b6c:	f859 3b04 	ldr.w	r3, [r9], #4
 8007b70:	f852 bf04 	ldr.w	fp, [r2, #4]!
 8007b74:	fa1f f883 	uxth.w	r8, r3
 8007b78:	fa11 f18b 	uxtah	r1, r1, fp
 8007b7c:	0c1b      	lsrs	r3, r3, #16
 8007b7e:	eba1 0808 	sub.w	r8, r1, r8
 8007b82:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 8007b86:	eb03 4328 	add.w	r3, r3, r8, asr #16
 8007b8a:	fa1f f888 	uxth.w	r8, r8
 8007b8e:	1419      	asrs	r1, r3, #16
 8007b90:	454e      	cmp	r6, r9
 8007b92:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 8007b96:	f84a 3b04 	str.w	r3, [sl], #4
 8007b9a:	d8e7      	bhi.n	8007b6c <__mdiff+0x80>
 8007b9c:	1b33      	subs	r3, r6, r4
 8007b9e:	3b15      	subs	r3, #21
 8007ba0:	f023 0303 	bic.w	r3, r3, #3
 8007ba4:	3304      	adds	r3, #4
 8007ba6:	3415      	adds	r4, #21
 8007ba8:	42a6      	cmp	r6, r4
 8007baa:	bf38      	it	cc
 8007bac:	2304      	movcc	r3, #4
 8007bae:	441d      	add	r5, r3
 8007bb0:	4473      	add	r3, lr
 8007bb2:	469e      	mov	lr, r3
 8007bb4:	462e      	mov	r6, r5
 8007bb6:	4566      	cmp	r6, ip
 8007bb8:	d30e      	bcc.n	8007bd8 <__mdiff+0xec>
 8007bba:	f10c 0203 	add.w	r2, ip, #3
 8007bbe:	1b52      	subs	r2, r2, r5
 8007bc0:	f022 0203 	bic.w	r2, r2, #3
 8007bc4:	3d03      	subs	r5, #3
 8007bc6:	45ac      	cmp	ip, r5
 8007bc8:	bf38      	it	cc
 8007bca:	2200      	movcc	r2, #0
 8007bcc:	441a      	add	r2, r3
 8007bce:	f852 3d04 	ldr.w	r3, [r2, #-4]!
 8007bd2:	b17b      	cbz	r3, 8007bf4 <__mdiff+0x108>
 8007bd4:	6107      	str	r7, [r0, #16]
 8007bd6:	e7a3      	b.n	8007b20 <__mdiff+0x34>
 8007bd8:	f856 8b04 	ldr.w	r8, [r6], #4
 8007bdc:	fa11 f288 	uxtah	r2, r1, r8
 8007be0:	1414      	asrs	r4, r2, #16
 8007be2:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 8007be6:	b292      	uxth	r2, r2
 8007be8:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 8007bec:	f84e 2b04 	str.w	r2, [lr], #4
 8007bf0:	1421      	asrs	r1, r4, #16
 8007bf2:	e7e0      	b.n	8007bb6 <__mdiff+0xca>
 8007bf4:	3f01      	subs	r7, #1
 8007bf6:	e7ea      	b.n	8007bce <__mdiff+0xe2>
 8007bf8:	08008ee7 	.word	0x08008ee7
 8007bfc:	08008ef8 	.word	0x08008ef8

08007c00 <__d2b>:
 8007c00:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8007c04:	4689      	mov	r9, r1
 8007c06:	2101      	movs	r1, #1
 8007c08:	ec57 6b10 	vmov	r6, r7, d0
 8007c0c:	4690      	mov	r8, r2
 8007c0e:	f7ff fccf 	bl	80075b0 <_Balloc>
 8007c12:	4604      	mov	r4, r0
 8007c14:	b930      	cbnz	r0, 8007c24 <__d2b+0x24>
 8007c16:	4602      	mov	r2, r0
 8007c18:	4b25      	ldr	r3, [pc, #148]	; (8007cb0 <__d2b+0xb0>)
 8007c1a:	4826      	ldr	r0, [pc, #152]	; (8007cb4 <__d2b+0xb4>)
 8007c1c:	f240 310a 	movw	r1, #778	; 0x30a
 8007c20:	f000 faac 	bl	800817c <__assert_func>
 8007c24:	f3c7 550a 	ubfx	r5, r7, #20, #11
 8007c28:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8007c2c:	bb35      	cbnz	r5, 8007c7c <__d2b+0x7c>
 8007c2e:	2e00      	cmp	r6, #0
 8007c30:	9301      	str	r3, [sp, #4]
 8007c32:	d028      	beq.n	8007c86 <__d2b+0x86>
 8007c34:	4668      	mov	r0, sp
 8007c36:	9600      	str	r6, [sp, #0]
 8007c38:	f7ff fd82 	bl	8007740 <__lo0bits>
 8007c3c:	9900      	ldr	r1, [sp, #0]
 8007c3e:	b300      	cbz	r0, 8007c82 <__d2b+0x82>
 8007c40:	9a01      	ldr	r2, [sp, #4]
 8007c42:	f1c0 0320 	rsb	r3, r0, #32
 8007c46:	fa02 f303 	lsl.w	r3, r2, r3
 8007c4a:	430b      	orrs	r3, r1
 8007c4c:	40c2      	lsrs	r2, r0
 8007c4e:	6163      	str	r3, [r4, #20]
 8007c50:	9201      	str	r2, [sp, #4]
 8007c52:	9b01      	ldr	r3, [sp, #4]
 8007c54:	61a3      	str	r3, [r4, #24]
 8007c56:	2b00      	cmp	r3, #0
 8007c58:	bf14      	ite	ne
 8007c5a:	2202      	movne	r2, #2
 8007c5c:	2201      	moveq	r2, #1
 8007c5e:	6122      	str	r2, [r4, #16]
 8007c60:	b1d5      	cbz	r5, 8007c98 <__d2b+0x98>
 8007c62:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 8007c66:	4405      	add	r5, r0
 8007c68:	f8c9 5000 	str.w	r5, [r9]
 8007c6c:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8007c70:	f8c8 0000 	str.w	r0, [r8]
 8007c74:	4620      	mov	r0, r4
 8007c76:	b003      	add	sp, #12
 8007c78:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8007c7c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8007c80:	e7d5      	b.n	8007c2e <__d2b+0x2e>
 8007c82:	6161      	str	r1, [r4, #20]
 8007c84:	e7e5      	b.n	8007c52 <__d2b+0x52>
 8007c86:	a801      	add	r0, sp, #4
 8007c88:	f7ff fd5a 	bl	8007740 <__lo0bits>
 8007c8c:	9b01      	ldr	r3, [sp, #4]
 8007c8e:	6163      	str	r3, [r4, #20]
 8007c90:	2201      	movs	r2, #1
 8007c92:	6122      	str	r2, [r4, #16]
 8007c94:	3020      	adds	r0, #32
 8007c96:	e7e3      	b.n	8007c60 <__d2b+0x60>
 8007c98:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8007c9c:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8007ca0:	f8c9 0000 	str.w	r0, [r9]
 8007ca4:	6918      	ldr	r0, [r3, #16]
 8007ca6:	f7ff fd2b 	bl	8007700 <__hi0bits>
 8007caa:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8007cae:	e7df      	b.n	8007c70 <__d2b+0x70>
 8007cb0:	08008ee7 	.word	0x08008ee7
 8007cb4:	08008ef8 	.word	0x08008ef8

08007cb8 <_calloc_r>:
 8007cb8:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8007cba:	fba1 2402 	umull	r2, r4, r1, r2
 8007cbe:	b94c      	cbnz	r4, 8007cd4 <_calloc_r+0x1c>
 8007cc0:	4611      	mov	r1, r2
 8007cc2:	9201      	str	r2, [sp, #4]
 8007cc4:	f000 f87a 	bl	8007dbc <_malloc_r>
 8007cc8:	9a01      	ldr	r2, [sp, #4]
 8007cca:	4605      	mov	r5, r0
 8007ccc:	b930      	cbnz	r0, 8007cdc <_calloc_r+0x24>
 8007cce:	4628      	mov	r0, r5
 8007cd0:	b003      	add	sp, #12
 8007cd2:	bd30      	pop	{r4, r5, pc}
 8007cd4:	220c      	movs	r2, #12
 8007cd6:	6002      	str	r2, [r0, #0]
 8007cd8:	2500      	movs	r5, #0
 8007cda:	e7f8      	b.n	8007cce <_calloc_r+0x16>
 8007cdc:	4621      	mov	r1, r4
 8007cde:	f7fe f92f 	bl	8005f40 <memset>
 8007ce2:	e7f4      	b.n	8007cce <_calloc_r+0x16>

08007ce4 <_free_r>:
 8007ce4:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8007ce6:	2900      	cmp	r1, #0
 8007ce8:	d044      	beq.n	8007d74 <_free_r+0x90>
 8007cea:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8007cee:	9001      	str	r0, [sp, #4]
 8007cf0:	2b00      	cmp	r3, #0
 8007cf2:	f1a1 0404 	sub.w	r4, r1, #4
 8007cf6:	bfb8      	it	lt
 8007cf8:	18e4      	addlt	r4, r4, r3
 8007cfa:	f000 fa9b 	bl	8008234 <__malloc_lock>
 8007cfe:	4a1e      	ldr	r2, [pc, #120]	; (8007d78 <_free_r+0x94>)
 8007d00:	9801      	ldr	r0, [sp, #4]
 8007d02:	6813      	ldr	r3, [r2, #0]
 8007d04:	b933      	cbnz	r3, 8007d14 <_free_r+0x30>
 8007d06:	6063      	str	r3, [r4, #4]
 8007d08:	6014      	str	r4, [r2, #0]
 8007d0a:	b003      	add	sp, #12
 8007d0c:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8007d10:	f000 ba96 	b.w	8008240 <__malloc_unlock>
 8007d14:	42a3      	cmp	r3, r4
 8007d16:	d908      	bls.n	8007d2a <_free_r+0x46>
 8007d18:	6825      	ldr	r5, [r4, #0]
 8007d1a:	1961      	adds	r1, r4, r5
 8007d1c:	428b      	cmp	r3, r1
 8007d1e:	bf01      	itttt	eq
 8007d20:	6819      	ldreq	r1, [r3, #0]
 8007d22:	685b      	ldreq	r3, [r3, #4]
 8007d24:	1949      	addeq	r1, r1, r5
 8007d26:	6021      	streq	r1, [r4, #0]
 8007d28:	e7ed      	b.n	8007d06 <_free_r+0x22>
 8007d2a:	461a      	mov	r2, r3
 8007d2c:	685b      	ldr	r3, [r3, #4]
 8007d2e:	b10b      	cbz	r3, 8007d34 <_free_r+0x50>
 8007d30:	42a3      	cmp	r3, r4
 8007d32:	d9fa      	bls.n	8007d2a <_free_r+0x46>
 8007d34:	6811      	ldr	r1, [r2, #0]
 8007d36:	1855      	adds	r5, r2, r1
 8007d38:	42a5      	cmp	r5, r4
 8007d3a:	d10b      	bne.n	8007d54 <_free_r+0x70>
 8007d3c:	6824      	ldr	r4, [r4, #0]
 8007d3e:	4421      	add	r1, r4
 8007d40:	1854      	adds	r4, r2, r1
 8007d42:	42a3      	cmp	r3, r4
 8007d44:	6011      	str	r1, [r2, #0]
 8007d46:	d1e0      	bne.n	8007d0a <_free_r+0x26>
 8007d48:	681c      	ldr	r4, [r3, #0]
 8007d4a:	685b      	ldr	r3, [r3, #4]
 8007d4c:	6053      	str	r3, [r2, #4]
 8007d4e:	4421      	add	r1, r4
 8007d50:	6011      	str	r1, [r2, #0]
 8007d52:	e7da      	b.n	8007d0a <_free_r+0x26>
 8007d54:	d902      	bls.n	8007d5c <_free_r+0x78>
 8007d56:	230c      	movs	r3, #12
 8007d58:	6003      	str	r3, [r0, #0]
 8007d5a:	e7d6      	b.n	8007d0a <_free_r+0x26>
 8007d5c:	6825      	ldr	r5, [r4, #0]
 8007d5e:	1961      	adds	r1, r4, r5
 8007d60:	428b      	cmp	r3, r1
 8007d62:	bf04      	itt	eq
 8007d64:	6819      	ldreq	r1, [r3, #0]
 8007d66:	685b      	ldreq	r3, [r3, #4]
 8007d68:	6063      	str	r3, [r4, #4]
 8007d6a:	bf04      	itt	eq
 8007d6c:	1949      	addeq	r1, r1, r5
 8007d6e:	6021      	streq	r1, [r4, #0]
 8007d70:	6054      	str	r4, [r2, #4]
 8007d72:	e7ca      	b.n	8007d0a <_free_r+0x26>
 8007d74:	b003      	add	sp, #12
 8007d76:	bd30      	pop	{r4, r5, pc}
 8007d78:	20000660 	.word	0x20000660

08007d7c <sbrk_aligned>:
 8007d7c:	b570      	push	{r4, r5, r6, lr}
 8007d7e:	4e0e      	ldr	r6, [pc, #56]	; (8007db8 <sbrk_aligned+0x3c>)
 8007d80:	460c      	mov	r4, r1
 8007d82:	6831      	ldr	r1, [r6, #0]
 8007d84:	4605      	mov	r5, r0
 8007d86:	b911      	cbnz	r1, 8007d8e <sbrk_aligned+0x12>
 8007d88:	f000 f9e8 	bl	800815c <_sbrk_r>
 8007d8c:	6030      	str	r0, [r6, #0]
 8007d8e:	4621      	mov	r1, r4
 8007d90:	4628      	mov	r0, r5
 8007d92:	f000 f9e3 	bl	800815c <_sbrk_r>
 8007d96:	1c43      	adds	r3, r0, #1
 8007d98:	d00a      	beq.n	8007db0 <sbrk_aligned+0x34>
 8007d9a:	1cc4      	adds	r4, r0, #3
 8007d9c:	f024 0403 	bic.w	r4, r4, #3
 8007da0:	42a0      	cmp	r0, r4
 8007da2:	d007      	beq.n	8007db4 <sbrk_aligned+0x38>
 8007da4:	1a21      	subs	r1, r4, r0
 8007da6:	4628      	mov	r0, r5
 8007da8:	f000 f9d8 	bl	800815c <_sbrk_r>
 8007dac:	3001      	adds	r0, #1
 8007dae:	d101      	bne.n	8007db4 <sbrk_aligned+0x38>
 8007db0:	f04f 34ff 	mov.w	r4, #4294967295
 8007db4:	4620      	mov	r0, r4
 8007db6:	bd70      	pop	{r4, r5, r6, pc}
 8007db8:	20000664 	.word	0x20000664

08007dbc <_malloc_r>:
 8007dbc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007dc0:	1ccd      	adds	r5, r1, #3
 8007dc2:	f025 0503 	bic.w	r5, r5, #3
 8007dc6:	3508      	adds	r5, #8
 8007dc8:	2d0c      	cmp	r5, #12
 8007dca:	bf38      	it	cc
 8007dcc:	250c      	movcc	r5, #12
 8007dce:	2d00      	cmp	r5, #0
 8007dd0:	4607      	mov	r7, r0
 8007dd2:	db01      	blt.n	8007dd8 <_malloc_r+0x1c>
 8007dd4:	42a9      	cmp	r1, r5
 8007dd6:	d905      	bls.n	8007de4 <_malloc_r+0x28>
 8007dd8:	230c      	movs	r3, #12
 8007dda:	603b      	str	r3, [r7, #0]
 8007ddc:	2600      	movs	r6, #0
 8007dde:	4630      	mov	r0, r6
 8007de0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007de4:	4e2e      	ldr	r6, [pc, #184]	; (8007ea0 <_malloc_r+0xe4>)
 8007de6:	f000 fa25 	bl	8008234 <__malloc_lock>
 8007dea:	6833      	ldr	r3, [r6, #0]
 8007dec:	461c      	mov	r4, r3
 8007dee:	bb34      	cbnz	r4, 8007e3e <_malloc_r+0x82>
 8007df0:	4629      	mov	r1, r5
 8007df2:	4638      	mov	r0, r7
 8007df4:	f7ff ffc2 	bl	8007d7c <sbrk_aligned>
 8007df8:	1c43      	adds	r3, r0, #1
 8007dfa:	4604      	mov	r4, r0
 8007dfc:	d14d      	bne.n	8007e9a <_malloc_r+0xde>
 8007dfe:	6834      	ldr	r4, [r6, #0]
 8007e00:	4626      	mov	r6, r4
 8007e02:	2e00      	cmp	r6, #0
 8007e04:	d140      	bne.n	8007e88 <_malloc_r+0xcc>
 8007e06:	6823      	ldr	r3, [r4, #0]
 8007e08:	4631      	mov	r1, r6
 8007e0a:	4638      	mov	r0, r7
 8007e0c:	eb04 0803 	add.w	r8, r4, r3
 8007e10:	f000 f9a4 	bl	800815c <_sbrk_r>
 8007e14:	4580      	cmp	r8, r0
 8007e16:	d13a      	bne.n	8007e8e <_malloc_r+0xd2>
 8007e18:	6821      	ldr	r1, [r4, #0]
 8007e1a:	3503      	adds	r5, #3
 8007e1c:	1a6d      	subs	r5, r5, r1
 8007e1e:	f025 0503 	bic.w	r5, r5, #3
 8007e22:	3508      	adds	r5, #8
 8007e24:	2d0c      	cmp	r5, #12
 8007e26:	bf38      	it	cc
 8007e28:	250c      	movcc	r5, #12
 8007e2a:	4629      	mov	r1, r5
 8007e2c:	4638      	mov	r0, r7
 8007e2e:	f7ff ffa5 	bl	8007d7c <sbrk_aligned>
 8007e32:	3001      	adds	r0, #1
 8007e34:	d02b      	beq.n	8007e8e <_malloc_r+0xd2>
 8007e36:	6823      	ldr	r3, [r4, #0]
 8007e38:	442b      	add	r3, r5
 8007e3a:	6023      	str	r3, [r4, #0]
 8007e3c:	e00e      	b.n	8007e5c <_malloc_r+0xa0>
 8007e3e:	6822      	ldr	r2, [r4, #0]
 8007e40:	1b52      	subs	r2, r2, r5
 8007e42:	d41e      	bmi.n	8007e82 <_malloc_r+0xc6>
 8007e44:	2a0b      	cmp	r2, #11
 8007e46:	d916      	bls.n	8007e76 <_malloc_r+0xba>
 8007e48:	1961      	adds	r1, r4, r5
 8007e4a:	42a3      	cmp	r3, r4
 8007e4c:	6025      	str	r5, [r4, #0]
 8007e4e:	bf18      	it	ne
 8007e50:	6059      	strne	r1, [r3, #4]
 8007e52:	6863      	ldr	r3, [r4, #4]
 8007e54:	bf08      	it	eq
 8007e56:	6031      	streq	r1, [r6, #0]
 8007e58:	5162      	str	r2, [r4, r5]
 8007e5a:	604b      	str	r3, [r1, #4]
 8007e5c:	4638      	mov	r0, r7
 8007e5e:	f104 060b 	add.w	r6, r4, #11
 8007e62:	f000 f9ed 	bl	8008240 <__malloc_unlock>
 8007e66:	f026 0607 	bic.w	r6, r6, #7
 8007e6a:	1d23      	adds	r3, r4, #4
 8007e6c:	1af2      	subs	r2, r6, r3
 8007e6e:	d0b6      	beq.n	8007dde <_malloc_r+0x22>
 8007e70:	1b9b      	subs	r3, r3, r6
 8007e72:	50a3      	str	r3, [r4, r2]
 8007e74:	e7b3      	b.n	8007dde <_malloc_r+0x22>
 8007e76:	6862      	ldr	r2, [r4, #4]
 8007e78:	42a3      	cmp	r3, r4
 8007e7a:	bf0c      	ite	eq
 8007e7c:	6032      	streq	r2, [r6, #0]
 8007e7e:	605a      	strne	r2, [r3, #4]
 8007e80:	e7ec      	b.n	8007e5c <_malloc_r+0xa0>
 8007e82:	4623      	mov	r3, r4
 8007e84:	6864      	ldr	r4, [r4, #4]
 8007e86:	e7b2      	b.n	8007dee <_malloc_r+0x32>
 8007e88:	4634      	mov	r4, r6
 8007e8a:	6876      	ldr	r6, [r6, #4]
 8007e8c:	e7b9      	b.n	8007e02 <_malloc_r+0x46>
 8007e8e:	230c      	movs	r3, #12
 8007e90:	603b      	str	r3, [r7, #0]
 8007e92:	4638      	mov	r0, r7
 8007e94:	f000 f9d4 	bl	8008240 <__malloc_unlock>
 8007e98:	e7a1      	b.n	8007dde <_malloc_r+0x22>
 8007e9a:	6025      	str	r5, [r4, #0]
 8007e9c:	e7de      	b.n	8007e5c <_malloc_r+0xa0>
 8007e9e:	bf00      	nop
 8007ea0:	20000660 	.word	0x20000660

08007ea4 <__ssputs_r>:
 8007ea4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007ea8:	688e      	ldr	r6, [r1, #8]
 8007eaa:	429e      	cmp	r6, r3
 8007eac:	4682      	mov	sl, r0
 8007eae:	460c      	mov	r4, r1
 8007eb0:	4690      	mov	r8, r2
 8007eb2:	461f      	mov	r7, r3
 8007eb4:	d838      	bhi.n	8007f28 <__ssputs_r+0x84>
 8007eb6:	898a      	ldrh	r2, [r1, #12]
 8007eb8:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8007ebc:	d032      	beq.n	8007f24 <__ssputs_r+0x80>
 8007ebe:	6825      	ldr	r5, [r4, #0]
 8007ec0:	6909      	ldr	r1, [r1, #16]
 8007ec2:	eba5 0901 	sub.w	r9, r5, r1
 8007ec6:	6965      	ldr	r5, [r4, #20]
 8007ec8:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8007ecc:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8007ed0:	3301      	adds	r3, #1
 8007ed2:	444b      	add	r3, r9
 8007ed4:	106d      	asrs	r5, r5, #1
 8007ed6:	429d      	cmp	r5, r3
 8007ed8:	bf38      	it	cc
 8007eda:	461d      	movcc	r5, r3
 8007edc:	0553      	lsls	r3, r2, #21
 8007ede:	d531      	bpl.n	8007f44 <__ssputs_r+0xa0>
 8007ee0:	4629      	mov	r1, r5
 8007ee2:	f7ff ff6b 	bl	8007dbc <_malloc_r>
 8007ee6:	4606      	mov	r6, r0
 8007ee8:	b950      	cbnz	r0, 8007f00 <__ssputs_r+0x5c>
 8007eea:	230c      	movs	r3, #12
 8007eec:	f8ca 3000 	str.w	r3, [sl]
 8007ef0:	89a3      	ldrh	r3, [r4, #12]
 8007ef2:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8007ef6:	81a3      	strh	r3, [r4, #12]
 8007ef8:	f04f 30ff 	mov.w	r0, #4294967295
 8007efc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007f00:	6921      	ldr	r1, [r4, #16]
 8007f02:	464a      	mov	r2, r9
 8007f04:	f7ff fb46 	bl	8007594 <memcpy>
 8007f08:	89a3      	ldrh	r3, [r4, #12]
 8007f0a:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8007f0e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8007f12:	81a3      	strh	r3, [r4, #12]
 8007f14:	6126      	str	r6, [r4, #16]
 8007f16:	6165      	str	r5, [r4, #20]
 8007f18:	444e      	add	r6, r9
 8007f1a:	eba5 0509 	sub.w	r5, r5, r9
 8007f1e:	6026      	str	r6, [r4, #0]
 8007f20:	60a5      	str	r5, [r4, #8]
 8007f22:	463e      	mov	r6, r7
 8007f24:	42be      	cmp	r6, r7
 8007f26:	d900      	bls.n	8007f2a <__ssputs_r+0x86>
 8007f28:	463e      	mov	r6, r7
 8007f2a:	6820      	ldr	r0, [r4, #0]
 8007f2c:	4632      	mov	r2, r6
 8007f2e:	4641      	mov	r1, r8
 8007f30:	f000 f966 	bl	8008200 <memmove>
 8007f34:	68a3      	ldr	r3, [r4, #8]
 8007f36:	1b9b      	subs	r3, r3, r6
 8007f38:	60a3      	str	r3, [r4, #8]
 8007f3a:	6823      	ldr	r3, [r4, #0]
 8007f3c:	4433      	add	r3, r6
 8007f3e:	6023      	str	r3, [r4, #0]
 8007f40:	2000      	movs	r0, #0
 8007f42:	e7db      	b.n	8007efc <__ssputs_r+0x58>
 8007f44:	462a      	mov	r2, r5
 8007f46:	f000 f981 	bl	800824c <_realloc_r>
 8007f4a:	4606      	mov	r6, r0
 8007f4c:	2800      	cmp	r0, #0
 8007f4e:	d1e1      	bne.n	8007f14 <__ssputs_r+0x70>
 8007f50:	6921      	ldr	r1, [r4, #16]
 8007f52:	4650      	mov	r0, sl
 8007f54:	f7ff fec6 	bl	8007ce4 <_free_r>
 8007f58:	e7c7      	b.n	8007eea <__ssputs_r+0x46>
	...

08007f5c <_svfiprintf_r>:
 8007f5c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007f60:	4698      	mov	r8, r3
 8007f62:	898b      	ldrh	r3, [r1, #12]
 8007f64:	061b      	lsls	r3, r3, #24
 8007f66:	b09d      	sub	sp, #116	; 0x74
 8007f68:	4607      	mov	r7, r0
 8007f6a:	460d      	mov	r5, r1
 8007f6c:	4614      	mov	r4, r2
 8007f6e:	d50e      	bpl.n	8007f8e <_svfiprintf_r+0x32>
 8007f70:	690b      	ldr	r3, [r1, #16]
 8007f72:	b963      	cbnz	r3, 8007f8e <_svfiprintf_r+0x32>
 8007f74:	2140      	movs	r1, #64	; 0x40
 8007f76:	f7ff ff21 	bl	8007dbc <_malloc_r>
 8007f7a:	6028      	str	r0, [r5, #0]
 8007f7c:	6128      	str	r0, [r5, #16]
 8007f7e:	b920      	cbnz	r0, 8007f8a <_svfiprintf_r+0x2e>
 8007f80:	230c      	movs	r3, #12
 8007f82:	603b      	str	r3, [r7, #0]
 8007f84:	f04f 30ff 	mov.w	r0, #4294967295
 8007f88:	e0d1      	b.n	800812e <_svfiprintf_r+0x1d2>
 8007f8a:	2340      	movs	r3, #64	; 0x40
 8007f8c:	616b      	str	r3, [r5, #20]
 8007f8e:	2300      	movs	r3, #0
 8007f90:	9309      	str	r3, [sp, #36]	; 0x24
 8007f92:	2320      	movs	r3, #32
 8007f94:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8007f98:	f8cd 800c 	str.w	r8, [sp, #12]
 8007f9c:	2330      	movs	r3, #48	; 0x30
 8007f9e:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 8008148 <_svfiprintf_r+0x1ec>
 8007fa2:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8007fa6:	f04f 0901 	mov.w	r9, #1
 8007faa:	4623      	mov	r3, r4
 8007fac:	469a      	mov	sl, r3
 8007fae:	f813 2b01 	ldrb.w	r2, [r3], #1
 8007fb2:	b10a      	cbz	r2, 8007fb8 <_svfiprintf_r+0x5c>
 8007fb4:	2a25      	cmp	r2, #37	; 0x25
 8007fb6:	d1f9      	bne.n	8007fac <_svfiprintf_r+0x50>
 8007fb8:	ebba 0b04 	subs.w	fp, sl, r4
 8007fbc:	d00b      	beq.n	8007fd6 <_svfiprintf_r+0x7a>
 8007fbe:	465b      	mov	r3, fp
 8007fc0:	4622      	mov	r2, r4
 8007fc2:	4629      	mov	r1, r5
 8007fc4:	4638      	mov	r0, r7
 8007fc6:	f7ff ff6d 	bl	8007ea4 <__ssputs_r>
 8007fca:	3001      	adds	r0, #1
 8007fcc:	f000 80aa 	beq.w	8008124 <_svfiprintf_r+0x1c8>
 8007fd0:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8007fd2:	445a      	add	r2, fp
 8007fd4:	9209      	str	r2, [sp, #36]	; 0x24
 8007fd6:	f89a 3000 	ldrb.w	r3, [sl]
 8007fda:	2b00      	cmp	r3, #0
 8007fdc:	f000 80a2 	beq.w	8008124 <_svfiprintf_r+0x1c8>
 8007fe0:	2300      	movs	r3, #0
 8007fe2:	f04f 32ff 	mov.w	r2, #4294967295
 8007fe6:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8007fea:	f10a 0a01 	add.w	sl, sl, #1
 8007fee:	9304      	str	r3, [sp, #16]
 8007ff0:	9307      	str	r3, [sp, #28]
 8007ff2:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8007ff6:	931a      	str	r3, [sp, #104]	; 0x68
 8007ff8:	4654      	mov	r4, sl
 8007ffa:	2205      	movs	r2, #5
 8007ffc:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008000:	4851      	ldr	r0, [pc, #324]	; (8008148 <_svfiprintf_r+0x1ec>)
 8008002:	f7f8 f8f5 	bl	80001f0 <memchr>
 8008006:	9a04      	ldr	r2, [sp, #16]
 8008008:	b9d8      	cbnz	r0, 8008042 <_svfiprintf_r+0xe6>
 800800a:	06d0      	lsls	r0, r2, #27
 800800c:	bf44      	itt	mi
 800800e:	2320      	movmi	r3, #32
 8008010:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8008014:	0711      	lsls	r1, r2, #28
 8008016:	bf44      	itt	mi
 8008018:	232b      	movmi	r3, #43	; 0x2b
 800801a:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800801e:	f89a 3000 	ldrb.w	r3, [sl]
 8008022:	2b2a      	cmp	r3, #42	; 0x2a
 8008024:	d015      	beq.n	8008052 <_svfiprintf_r+0xf6>
 8008026:	9a07      	ldr	r2, [sp, #28]
 8008028:	4654      	mov	r4, sl
 800802a:	2000      	movs	r0, #0
 800802c:	f04f 0c0a 	mov.w	ip, #10
 8008030:	4621      	mov	r1, r4
 8008032:	f811 3b01 	ldrb.w	r3, [r1], #1
 8008036:	3b30      	subs	r3, #48	; 0x30
 8008038:	2b09      	cmp	r3, #9
 800803a:	d94e      	bls.n	80080da <_svfiprintf_r+0x17e>
 800803c:	b1b0      	cbz	r0, 800806c <_svfiprintf_r+0x110>
 800803e:	9207      	str	r2, [sp, #28]
 8008040:	e014      	b.n	800806c <_svfiprintf_r+0x110>
 8008042:	eba0 0308 	sub.w	r3, r0, r8
 8008046:	fa09 f303 	lsl.w	r3, r9, r3
 800804a:	4313      	orrs	r3, r2
 800804c:	9304      	str	r3, [sp, #16]
 800804e:	46a2      	mov	sl, r4
 8008050:	e7d2      	b.n	8007ff8 <_svfiprintf_r+0x9c>
 8008052:	9b03      	ldr	r3, [sp, #12]
 8008054:	1d19      	adds	r1, r3, #4
 8008056:	681b      	ldr	r3, [r3, #0]
 8008058:	9103      	str	r1, [sp, #12]
 800805a:	2b00      	cmp	r3, #0
 800805c:	bfbb      	ittet	lt
 800805e:	425b      	neglt	r3, r3
 8008060:	f042 0202 	orrlt.w	r2, r2, #2
 8008064:	9307      	strge	r3, [sp, #28]
 8008066:	9307      	strlt	r3, [sp, #28]
 8008068:	bfb8      	it	lt
 800806a:	9204      	strlt	r2, [sp, #16]
 800806c:	7823      	ldrb	r3, [r4, #0]
 800806e:	2b2e      	cmp	r3, #46	; 0x2e
 8008070:	d10c      	bne.n	800808c <_svfiprintf_r+0x130>
 8008072:	7863      	ldrb	r3, [r4, #1]
 8008074:	2b2a      	cmp	r3, #42	; 0x2a
 8008076:	d135      	bne.n	80080e4 <_svfiprintf_r+0x188>
 8008078:	9b03      	ldr	r3, [sp, #12]
 800807a:	1d1a      	adds	r2, r3, #4
 800807c:	681b      	ldr	r3, [r3, #0]
 800807e:	9203      	str	r2, [sp, #12]
 8008080:	2b00      	cmp	r3, #0
 8008082:	bfb8      	it	lt
 8008084:	f04f 33ff 	movlt.w	r3, #4294967295
 8008088:	3402      	adds	r4, #2
 800808a:	9305      	str	r3, [sp, #20]
 800808c:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 8008158 <_svfiprintf_r+0x1fc>
 8008090:	7821      	ldrb	r1, [r4, #0]
 8008092:	2203      	movs	r2, #3
 8008094:	4650      	mov	r0, sl
 8008096:	f7f8 f8ab 	bl	80001f0 <memchr>
 800809a:	b140      	cbz	r0, 80080ae <_svfiprintf_r+0x152>
 800809c:	2340      	movs	r3, #64	; 0x40
 800809e:	eba0 000a 	sub.w	r0, r0, sl
 80080a2:	fa03 f000 	lsl.w	r0, r3, r0
 80080a6:	9b04      	ldr	r3, [sp, #16]
 80080a8:	4303      	orrs	r3, r0
 80080aa:	3401      	adds	r4, #1
 80080ac:	9304      	str	r3, [sp, #16]
 80080ae:	f814 1b01 	ldrb.w	r1, [r4], #1
 80080b2:	4826      	ldr	r0, [pc, #152]	; (800814c <_svfiprintf_r+0x1f0>)
 80080b4:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80080b8:	2206      	movs	r2, #6
 80080ba:	f7f8 f899 	bl	80001f0 <memchr>
 80080be:	2800      	cmp	r0, #0
 80080c0:	d038      	beq.n	8008134 <_svfiprintf_r+0x1d8>
 80080c2:	4b23      	ldr	r3, [pc, #140]	; (8008150 <_svfiprintf_r+0x1f4>)
 80080c4:	bb1b      	cbnz	r3, 800810e <_svfiprintf_r+0x1b2>
 80080c6:	9b03      	ldr	r3, [sp, #12]
 80080c8:	3307      	adds	r3, #7
 80080ca:	f023 0307 	bic.w	r3, r3, #7
 80080ce:	3308      	adds	r3, #8
 80080d0:	9303      	str	r3, [sp, #12]
 80080d2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80080d4:	4433      	add	r3, r6
 80080d6:	9309      	str	r3, [sp, #36]	; 0x24
 80080d8:	e767      	b.n	8007faa <_svfiprintf_r+0x4e>
 80080da:	fb0c 3202 	mla	r2, ip, r2, r3
 80080de:	460c      	mov	r4, r1
 80080e0:	2001      	movs	r0, #1
 80080e2:	e7a5      	b.n	8008030 <_svfiprintf_r+0xd4>
 80080e4:	2300      	movs	r3, #0
 80080e6:	3401      	adds	r4, #1
 80080e8:	9305      	str	r3, [sp, #20]
 80080ea:	4619      	mov	r1, r3
 80080ec:	f04f 0c0a 	mov.w	ip, #10
 80080f0:	4620      	mov	r0, r4
 80080f2:	f810 2b01 	ldrb.w	r2, [r0], #1
 80080f6:	3a30      	subs	r2, #48	; 0x30
 80080f8:	2a09      	cmp	r2, #9
 80080fa:	d903      	bls.n	8008104 <_svfiprintf_r+0x1a8>
 80080fc:	2b00      	cmp	r3, #0
 80080fe:	d0c5      	beq.n	800808c <_svfiprintf_r+0x130>
 8008100:	9105      	str	r1, [sp, #20]
 8008102:	e7c3      	b.n	800808c <_svfiprintf_r+0x130>
 8008104:	fb0c 2101 	mla	r1, ip, r1, r2
 8008108:	4604      	mov	r4, r0
 800810a:	2301      	movs	r3, #1
 800810c:	e7f0      	b.n	80080f0 <_svfiprintf_r+0x194>
 800810e:	ab03      	add	r3, sp, #12
 8008110:	9300      	str	r3, [sp, #0]
 8008112:	462a      	mov	r2, r5
 8008114:	4b0f      	ldr	r3, [pc, #60]	; (8008154 <_svfiprintf_r+0x1f8>)
 8008116:	a904      	add	r1, sp, #16
 8008118:	4638      	mov	r0, r7
 800811a:	f7fd ffb9 	bl	8006090 <_printf_float>
 800811e:	1c42      	adds	r2, r0, #1
 8008120:	4606      	mov	r6, r0
 8008122:	d1d6      	bne.n	80080d2 <_svfiprintf_r+0x176>
 8008124:	89ab      	ldrh	r3, [r5, #12]
 8008126:	065b      	lsls	r3, r3, #25
 8008128:	f53f af2c 	bmi.w	8007f84 <_svfiprintf_r+0x28>
 800812c:	9809      	ldr	r0, [sp, #36]	; 0x24
 800812e:	b01d      	add	sp, #116	; 0x74
 8008130:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008134:	ab03      	add	r3, sp, #12
 8008136:	9300      	str	r3, [sp, #0]
 8008138:	462a      	mov	r2, r5
 800813a:	4b06      	ldr	r3, [pc, #24]	; (8008154 <_svfiprintf_r+0x1f8>)
 800813c:	a904      	add	r1, sp, #16
 800813e:	4638      	mov	r0, r7
 8008140:	f7fe fa4a 	bl	80065d8 <_printf_i>
 8008144:	e7eb      	b.n	800811e <_svfiprintf_r+0x1c2>
 8008146:	bf00      	nop
 8008148:	08009054 	.word	0x08009054
 800814c:	0800905e 	.word	0x0800905e
 8008150:	08006091 	.word	0x08006091
 8008154:	08007ea5 	.word	0x08007ea5
 8008158:	0800905a 	.word	0x0800905a

0800815c <_sbrk_r>:
 800815c:	b538      	push	{r3, r4, r5, lr}
 800815e:	4d06      	ldr	r5, [pc, #24]	; (8008178 <_sbrk_r+0x1c>)
 8008160:	2300      	movs	r3, #0
 8008162:	4604      	mov	r4, r0
 8008164:	4608      	mov	r0, r1
 8008166:	602b      	str	r3, [r5, #0]
 8008168:	f7fa fb62 	bl	8002830 <_sbrk>
 800816c:	1c43      	adds	r3, r0, #1
 800816e:	d102      	bne.n	8008176 <_sbrk_r+0x1a>
 8008170:	682b      	ldr	r3, [r5, #0]
 8008172:	b103      	cbz	r3, 8008176 <_sbrk_r+0x1a>
 8008174:	6023      	str	r3, [r4, #0]
 8008176:	bd38      	pop	{r3, r4, r5, pc}
 8008178:	20000668 	.word	0x20000668

0800817c <__assert_func>:
 800817c:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800817e:	4614      	mov	r4, r2
 8008180:	461a      	mov	r2, r3
 8008182:	4b09      	ldr	r3, [pc, #36]	; (80081a8 <__assert_func+0x2c>)
 8008184:	681b      	ldr	r3, [r3, #0]
 8008186:	4605      	mov	r5, r0
 8008188:	68d8      	ldr	r0, [r3, #12]
 800818a:	b14c      	cbz	r4, 80081a0 <__assert_func+0x24>
 800818c:	4b07      	ldr	r3, [pc, #28]	; (80081ac <__assert_func+0x30>)
 800818e:	9100      	str	r1, [sp, #0]
 8008190:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8008194:	4906      	ldr	r1, [pc, #24]	; (80081b0 <__assert_func+0x34>)
 8008196:	462b      	mov	r3, r5
 8008198:	f000 f80e 	bl	80081b8 <fiprintf>
 800819c:	f000 faac 	bl	80086f8 <abort>
 80081a0:	4b04      	ldr	r3, [pc, #16]	; (80081b4 <__assert_func+0x38>)
 80081a2:	461c      	mov	r4, r3
 80081a4:	e7f3      	b.n	800818e <__assert_func+0x12>
 80081a6:	bf00      	nop
 80081a8:	200001d0 	.word	0x200001d0
 80081ac:	08009065 	.word	0x08009065
 80081b0:	08009072 	.word	0x08009072
 80081b4:	080090a0 	.word	0x080090a0

080081b8 <fiprintf>:
 80081b8:	b40e      	push	{r1, r2, r3}
 80081ba:	b503      	push	{r0, r1, lr}
 80081bc:	4601      	mov	r1, r0
 80081be:	ab03      	add	r3, sp, #12
 80081c0:	4805      	ldr	r0, [pc, #20]	; (80081d8 <fiprintf+0x20>)
 80081c2:	f853 2b04 	ldr.w	r2, [r3], #4
 80081c6:	6800      	ldr	r0, [r0, #0]
 80081c8:	9301      	str	r3, [sp, #4]
 80081ca:	f000 f897 	bl	80082fc <_vfiprintf_r>
 80081ce:	b002      	add	sp, #8
 80081d0:	f85d eb04 	ldr.w	lr, [sp], #4
 80081d4:	b003      	add	sp, #12
 80081d6:	4770      	bx	lr
 80081d8:	200001d0 	.word	0x200001d0

080081dc <__ascii_mbtowc>:
 80081dc:	b082      	sub	sp, #8
 80081de:	b901      	cbnz	r1, 80081e2 <__ascii_mbtowc+0x6>
 80081e0:	a901      	add	r1, sp, #4
 80081e2:	b142      	cbz	r2, 80081f6 <__ascii_mbtowc+0x1a>
 80081e4:	b14b      	cbz	r3, 80081fa <__ascii_mbtowc+0x1e>
 80081e6:	7813      	ldrb	r3, [r2, #0]
 80081e8:	600b      	str	r3, [r1, #0]
 80081ea:	7812      	ldrb	r2, [r2, #0]
 80081ec:	1e10      	subs	r0, r2, #0
 80081ee:	bf18      	it	ne
 80081f0:	2001      	movne	r0, #1
 80081f2:	b002      	add	sp, #8
 80081f4:	4770      	bx	lr
 80081f6:	4610      	mov	r0, r2
 80081f8:	e7fb      	b.n	80081f2 <__ascii_mbtowc+0x16>
 80081fa:	f06f 0001 	mvn.w	r0, #1
 80081fe:	e7f8      	b.n	80081f2 <__ascii_mbtowc+0x16>

08008200 <memmove>:
 8008200:	4288      	cmp	r0, r1
 8008202:	b510      	push	{r4, lr}
 8008204:	eb01 0402 	add.w	r4, r1, r2
 8008208:	d902      	bls.n	8008210 <memmove+0x10>
 800820a:	4284      	cmp	r4, r0
 800820c:	4623      	mov	r3, r4
 800820e:	d807      	bhi.n	8008220 <memmove+0x20>
 8008210:	1e43      	subs	r3, r0, #1
 8008212:	42a1      	cmp	r1, r4
 8008214:	d008      	beq.n	8008228 <memmove+0x28>
 8008216:	f811 2b01 	ldrb.w	r2, [r1], #1
 800821a:	f803 2f01 	strb.w	r2, [r3, #1]!
 800821e:	e7f8      	b.n	8008212 <memmove+0x12>
 8008220:	4402      	add	r2, r0
 8008222:	4601      	mov	r1, r0
 8008224:	428a      	cmp	r2, r1
 8008226:	d100      	bne.n	800822a <memmove+0x2a>
 8008228:	bd10      	pop	{r4, pc}
 800822a:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800822e:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8008232:	e7f7      	b.n	8008224 <memmove+0x24>

08008234 <__malloc_lock>:
 8008234:	4801      	ldr	r0, [pc, #4]	; (800823c <__malloc_lock+0x8>)
 8008236:	f000 bc1f 	b.w	8008a78 <__retarget_lock_acquire_recursive>
 800823a:	bf00      	nop
 800823c:	2000066c 	.word	0x2000066c

08008240 <__malloc_unlock>:
 8008240:	4801      	ldr	r0, [pc, #4]	; (8008248 <__malloc_unlock+0x8>)
 8008242:	f000 bc1a 	b.w	8008a7a <__retarget_lock_release_recursive>
 8008246:	bf00      	nop
 8008248:	2000066c 	.word	0x2000066c

0800824c <_realloc_r>:
 800824c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008250:	4680      	mov	r8, r0
 8008252:	4614      	mov	r4, r2
 8008254:	460e      	mov	r6, r1
 8008256:	b921      	cbnz	r1, 8008262 <_realloc_r+0x16>
 8008258:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800825c:	4611      	mov	r1, r2
 800825e:	f7ff bdad 	b.w	8007dbc <_malloc_r>
 8008262:	b92a      	cbnz	r2, 8008270 <_realloc_r+0x24>
 8008264:	f7ff fd3e 	bl	8007ce4 <_free_r>
 8008268:	4625      	mov	r5, r4
 800826a:	4628      	mov	r0, r5
 800826c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008270:	f000 fc6a 	bl	8008b48 <_malloc_usable_size_r>
 8008274:	4284      	cmp	r4, r0
 8008276:	4607      	mov	r7, r0
 8008278:	d802      	bhi.n	8008280 <_realloc_r+0x34>
 800827a:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800827e:	d812      	bhi.n	80082a6 <_realloc_r+0x5a>
 8008280:	4621      	mov	r1, r4
 8008282:	4640      	mov	r0, r8
 8008284:	f7ff fd9a 	bl	8007dbc <_malloc_r>
 8008288:	4605      	mov	r5, r0
 800828a:	2800      	cmp	r0, #0
 800828c:	d0ed      	beq.n	800826a <_realloc_r+0x1e>
 800828e:	42bc      	cmp	r4, r7
 8008290:	4622      	mov	r2, r4
 8008292:	4631      	mov	r1, r6
 8008294:	bf28      	it	cs
 8008296:	463a      	movcs	r2, r7
 8008298:	f7ff f97c 	bl	8007594 <memcpy>
 800829c:	4631      	mov	r1, r6
 800829e:	4640      	mov	r0, r8
 80082a0:	f7ff fd20 	bl	8007ce4 <_free_r>
 80082a4:	e7e1      	b.n	800826a <_realloc_r+0x1e>
 80082a6:	4635      	mov	r5, r6
 80082a8:	e7df      	b.n	800826a <_realloc_r+0x1e>

080082aa <__sfputc_r>:
 80082aa:	6893      	ldr	r3, [r2, #8]
 80082ac:	3b01      	subs	r3, #1
 80082ae:	2b00      	cmp	r3, #0
 80082b0:	b410      	push	{r4}
 80082b2:	6093      	str	r3, [r2, #8]
 80082b4:	da08      	bge.n	80082c8 <__sfputc_r+0x1e>
 80082b6:	6994      	ldr	r4, [r2, #24]
 80082b8:	42a3      	cmp	r3, r4
 80082ba:	db01      	blt.n	80082c0 <__sfputc_r+0x16>
 80082bc:	290a      	cmp	r1, #10
 80082be:	d103      	bne.n	80082c8 <__sfputc_r+0x1e>
 80082c0:	f85d 4b04 	ldr.w	r4, [sp], #4
 80082c4:	f000 b94a 	b.w	800855c <__swbuf_r>
 80082c8:	6813      	ldr	r3, [r2, #0]
 80082ca:	1c58      	adds	r0, r3, #1
 80082cc:	6010      	str	r0, [r2, #0]
 80082ce:	7019      	strb	r1, [r3, #0]
 80082d0:	4608      	mov	r0, r1
 80082d2:	f85d 4b04 	ldr.w	r4, [sp], #4
 80082d6:	4770      	bx	lr

080082d8 <__sfputs_r>:
 80082d8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80082da:	4606      	mov	r6, r0
 80082dc:	460f      	mov	r7, r1
 80082de:	4614      	mov	r4, r2
 80082e0:	18d5      	adds	r5, r2, r3
 80082e2:	42ac      	cmp	r4, r5
 80082e4:	d101      	bne.n	80082ea <__sfputs_r+0x12>
 80082e6:	2000      	movs	r0, #0
 80082e8:	e007      	b.n	80082fa <__sfputs_r+0x22>
 80082ea:	f814 1b01 	ldrb.w	r1, [r4], #1
 80082ee:	463a      	mov	r2, r7
 80082f0:	4630      	mov	r0, r6
 80082f2:	f7ff ffda 	bl	80082aa <__sfputc_r>
 80082f6:	1c43      	adds	r3, r0, #1
 80082f8:	d1f3      	bne.n	80082e2 <__sfputs_r+0xa>
 80082fa:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

080082fc <_vfiprintf_r>:
 80082fc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008300:	460d      	mov	r5, r1
 8008302:	b09d      	sub	sp, #116	; 0x74
 8008304:	4614      	mov	r4, r2
 8008306:	4698      	mov	r8, r3
 8008308:	4606      	mov	r6, r0
 800830a:	b118      	cbz	r0, 8008314 <_vfiprintf_r+0x18>
 800830c:	6983      	ldr	r3, [r0, #24]
 800830e:	b90b      	cbnz	r3, 8008314 <_vfiprintf_r+0x18>
 8008310:	f000 fb14 	bl	800893c <__sinit>
 8008314:	4b89      	ldr	r3, [pc, #548]	; (800853c <_vfiprintf_r+0x240>)
 8008316:	429d      	cmp	r5, r3
 8008318:	d11b      	bne.n	8008352 <_vfiprintf_r+0x56>
 800831a:	6875      	ldr	r5, [r6, #4]
 800831c:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800831e:	07d9      	lsls	r1, r3, #31
 8008320:	d405      	bmi.n	800832e <_vfiprintf_r+0x32>
 8008322:	89ab      	ldrh	r3, [r5, #12]
 8008324:	059a      	lsls	r2, r3, #22
 8008326:	d402      	bmi.n	800832e <_vfiprintf_r+0x32>
 8008328:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800832a:	f000 fba5 	bl	8008a78 <__retarget_lock_acquire_recursive>
 800832e:	89ab      	ldrh	r3, [r5, #12]
 8008330:	071b      	lsls	r3, r3, #28
 8008332:	d501      	bpl.n	8008338 <_vfiprintf_r+0x3c>
 8008334:	692b      	ldr	r3, [r5, #16]
 8008336:	b9eb      	cbnz	r3, 8008374 <_vfiprintf_r+0x78>
 8008338:	4629      	mov	r1, r5
 800833a:	4630      	mov	r0, r6
 800833c:	f000 f96e 	bl	800861c <__swsetup_r>
 8008340:	b1c0      	cbz	r0, 8008374 <_vfiprintf_r+0x78>
 8008342:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8008344:	07dc      	lsls	r4, r3, #31
 8008346:	d50e      	bpl.n	8008366 <_vfiprintf_r+0x6a>
 8008348:	f04f 30ff 	mov.w	r0, #4294967295
 800834c:	b01d      	add	sp, #116	; 0x74
 800834e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008352:	4b7b      	ldr	r3, [pc, #492]	; (8008540 <_vfiprintf_r+0x244>)
 8008354:	429d      	cmp	r5, r3
 8008356:	d101      	bne.n	800835c <_vfiprintf_r+0x60>
 8008358:	68b5      	ldr	r5, [r6, #8]
 800835a:	e7df      	b.n	800831c <_vfiprintf_r+0x20>
 800835c:	4b79      	ldr	r3, [pc, #484]	; (8008544 <_vfiprintf_r+0x248>)
 800835e:	429d      	cmp	r5, r3
 8008360:	bf08      	it	eq
 8008362:	68f5      	ldreq	r5, [r6, #12]
 8008364:	e7da      	b.n	800831c <_vfiprintf_r+0x20>
 8008366:	89ab      	ldrh	r3, [r5, #12]
 8008368:	0598      	lsls	r0, r3, #22
 800836a:	d4ed      	bmi.n	8008348 <_vfiprintf_r+0x4c>
 800836c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800836e:	f000 fb84 	bl	8008a7a <__retarget_lock_release_recursive>
 8008372:	e7e9      	b.n	8008348 <_vfiprintf_r+0x4c>
 8008374:	2300      	movs	r3, #0
 8008376:	9309      	str	r3, [sp, #36]	; 0x24
 8008378:	2320      	movs	r3, #32
 800837a:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800837e:	f8cd 800c 	str.w	r8, [sp, #12]
 8008382:	2330      	movs	r3, #48	; 0x30
 8008384:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 8008548 <_vfiprintf_r+0x24c>
 8008388:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800838c:	f04f 0901 	mov.w	r9, #1
 8008390:	4623      	mov	r3, r4
 8008392:	469a      	mov	sl, r3
 8008394:	f813 2b01 	ldrb.w	r2, [r3], #1
 8008398:	b10a      	cbz	r2, 800839e <_vfiprintf_r+0xa2>
 800839a:	2a25      	cmp	r2, #37	; 0x25
 800839c:	d1f9      	bne.n	8008392 <_vfiprintf_r+0x96>
 800839e:	ebba 0b04 	subs.w	fp, sl, r4
 80083a2:	d00b      	beq.n	80083bc <_vfiprintf_r+0xc0>
 80083a4:	465b      	mov	r3, fp
 80083a6:	4622      	mov	r2, r4
 80083a8:	4629      	mov	r1, r5
 80083aa:	4630      	mov	r0, r6
 80083ac:	f7ff ff94 	bl	80082d8 <__sfputs_r>
 80083b0:	3001      	adds	r0, #1
 80083b2:	f000 80aa 	beq.w	800850a <_vfiprintf_r+0x20e>
 80083b6:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80083b8:	445a      	add	r2, fp
 80083ba:	9209      	str	r2, [sp, #36]	; 0x24
 80083bc:	f89a 3000 	ldrb.w	r3, [sl]
 80083c0:	2b00      	cmp	r3, #0
 80083c2:	f000 80a2 	beq.w	800850a <_vfiprintf_r+0x20e>
 80083c6:	2300      	movs	r3, #0
 80083c8:	f04f 32ff 	mov.w	r2, #4294967295
 80083cc:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80083d0:	f10a 0a01 	add.w	sl, sl, #1
 80083d4:	9304      	str	r3, [sp, #16]
 80083d6:	9307      	str	r3, [sp, #28]
 80083d8:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 80083dc:	931a      	str	r3, [sp, #104]	; 0x68
 80083de:	4654      	mov	r4, sl
 80083e0:	2205      	movs	r2, #5
 80083e2:	f814 1b01 	ldrb.w	r1, [r4], #1
 80083e6:	4858      	ldr	r0, [pc, #352]	; (8008548 <_vfiprintf_r+0x24c>)
 80083e8:	f7f7 ff02 	bl	80001f0 <memchr>
 80083ec:	9a04      	ldr	r2, [sp, #16]
 80083ee:	b9d8      	cbnz	r0, 8008428 <_vfiprintf_r+0x12c>
 80083f0:	06d1      	lsls	r1, r2, #27
 80083f2:	bf44      	itt	mi
 80083f4:	2320      	movmi	r3, #32
 80083f6:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80083fa:	0713      	lsls	r3, r2, #28
 80083fc:	bf44      	itt	mi
 80083fe:	232b      	movmi	r3, #43	; 0x2b
 8008400:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8008404:	f89a 3000 	ldrb.w	r3, [sl]
 8008408:	2b2a      	cmp	r3, #42	; 0x2a
 800840a:	d015      	beq.n	8008438 <_vfiprintf_r+0x13c>
 800840c:	9a07      	ldr	r2, [sp, #28]
 800840e:	4654      	mov	r4, sl
 8008410:	2000      	movs	r0, #0
 8008412:	f04f 0c0a 	mov.w	ip, #10
 8008416:	4621      	mov	r1, r4
 8008418:	f811 3b01 	ldrb.w	r3, [r1], #1
 800841c:	3b30      	subs	r3, #48	; 0x30
 800841e:	2b09      	cmp	r3, #9
 8008420:	d94e      	bls.n	80084c0 <_vfiprintf_r+0x1c4>
 8008422:	b1b0      	cbz	r0, 8008452 <_vfiprintf_r+0x156>
 8008424:	9207      	str	r2, [sp, #28]
 8008426:	e014      	b.n	8008452 <_vfiprintf_r+0x156>
 8008428:	eba0 0308 	sub.w	r3, r0, r8
 800842c:	fa09 f303 	lsl.w	r3, r9, r3
 8008430:	4313      	orrs	r3, r2
 8008432:	9304      	str	r3, [sp, #16]
 8008434:	46a2      	mov	sl, r4
 8008436:	e7d2      	b.n	80083de <_vfiprintf_r+0xe2>
 8008438:	9b03      	ldr	r3, [sp, #12]
 800843a:	1d19      	adds	r1, r3, #4
 800843c:	681b      	ldr	r3, [r3, #0]
 800843e:	9103      	str	r1, [sp, #12]
 8008440:	2b00      	cmp	r3, #0
 8008442:	bfbb      	ittet	lt
 8008444:	425b      	neglt	r3, r3
 8008446:	f042 0202 	orrlt.w	r2, r2, #2
 800844a:	9307      	strge	r3, [sp, #28]
 800844c:	9307      	strlt	r3, [sp, #28]
 800844e:	bfb8      	it	lt
 8008450:	9204      	strlt	r2, [sp, #16]
 8008452:	7823      	ldrb	r3, [r4, #0]
 8008454:	2b2e      	cmp	r3, #46	; 0x2e
 8008456:	d10c      	bne.n	8008472 <_vfiprintf_r+0x176>
 8008458:	7863      	ldrb	r3, [r4, #1]
 800845a:	2b2a      	cmp	r3, #42	; 0x2a
 800845c:	d135      	bne.n	80084ca <_vfiprintf_r+0x1ce>
 800845e:	9b03      	ldr	r3, [sp, #12]
 8008460:	1d1a      	adds	r2, r3, #4
 8008462:	681b      	ldr	r3, [r3, #0]
 8008464:	9203      	str	r2, [sp, #12]
 8008466:	2b00      	cmp	r3, #0
 8008468:	bfb8      	it	lt
 800846a:	f04f 33ff 	movlt.w	r3, #4294967295
 800846e:	3402      	adds	r4, #2
 8008470:	9305      	str	r3, [sp, #20]
 8008472:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 8008558 <_vfiprintf_r+0x25c>
 8008476:	7821      	ldrb	r1, [r4, #0]
 8008478:	2203      	movs	r2, #3
 800847a:	4650      	mov	r0, sl
 800847c:	f7f7 feb8 	bl	80001f0 <memchr>
 8008480:	b140      	cbz	r0, 8008494 <_vfiprintf_r+0x198>
 8008482:	2340      	movs	r3, #64	; 0x40
 8008484:	eba0 000a 	sub.w	r0, r0, sl
 8008488:	fa03 f000 	lsl.w	r0, r3, r0
 800848c:	9b04      	ldr	r3, [sp, #16]
 800848e:	4303      	orrs	r3, r0
 8008490:	3401      	adds	r4, #1
 8008492:	9304      	str	r3, [sp, #16]
 8008494:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008498:	482c      	ldr	r0, [pc, #176]	; (800854c <_vfiprintf_r+0x250>)
 800849a:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800849e:	2206      	movs	r2, #6
 80084a0:	f7f7 fea6 	bl	80001f0 <memchr>
 80084a4:	2800      	cmp	r0, #0
 80084a6:	d03f      	beq.n	8008528 <_vfiprintf_r+0x22c>
 80084a8:	4b29      	ldr	r3, [pc, #164]	; (8008550 <_vfiprintf_r+0x254>)
 80084aa:	bb1b      	cbnz	r3, 80084f4 <_vfiprintf_r+0x1f8>
 80084ac:	9b03      	ldr	r3, [sp, #12]
 80084ae:	3307      	adds	r3, #7
 80084b0:	f023 0307 	bic.w	r3, r3, #7
 80084b4:	3308      	adds	r3, #8
 80084b6:	9303      	str	r3, [sp, #12]
 80084b8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80084ba:	443b      	add	r3, r7
 80084bc:	9309      	str	r3, [sp, #36]	; 0x24
 80084be:	e767      	b.n	8008390 <_vfiprintf_r+0x94>
 80084c0:	fb0c 3202 	mla	r2, ip, r2, r3
 80084c4:	460c      	mov	r4, r1
 80084c6:	2001      	movs	r0, #1
 80084c8:	e7a5      	b.n	8008416 <_vfiprintf_r+0x11a>
 80084ca:	2300      	movs	r3, #0
 80084cc:	3401      	adds	r4, #1
 80084ce:	9305      	str	r3, [sp, #20]
 80084d0:	4619      	mov	r1, r3
 80084d2:	f04f 0c0a 	mov.w	ip, #10
 80084d6:	4620      	mov	r0, r4
 80084d8:	f810 2b01 	ldrb.w	r2, [r0], #1
 80084dc:	3a30      	subs	r2, #48	; 0x30
 80084de:	2a09      	cmp	r2, #9
 80084e0:	d903      	bls.n	80084ea <_vfiprintf_r+0x1ee>
 80084e2:	2b00      	cmp	r3, #0
 80084e4:	d0c5      	beq.n	8008472 <_vfiprintf_r+0x176>
 80084e6:	9105      	str	r1, [sp, #20]
 80084e8:	e7c3      	b.n	8008472 <_vfiprintf_r+0x176>
 80084ea:	fb0c 2101 	mla	r1, ip, r1, r2
 80084ee:	4604      	mov	r4, r0
 80084f0:	2301      	movs	r3, #1
 80084f2:	e7f0      	b.n	80084d6 <_vfiprintf_r+0x1da>
 80084f4:	ab03      	add	r3, sp, #12
 80084f6:	9300      	str	r3, [sp, #0]
 80084f8:	462a      	mov	r2, r5
 80084fa:	4b16      	ldr	r3, [pc, #88]	; (8008554 <_vfiprintf_r+0x258>)
 80084fc:	a904      	add	r1, sp, #16
 80084fe:	4630      	mov	r0, r6
 8008500:	f7fd fdc6 	bl	8006090 <_printf_float>
 8008504:	4607      	mov	r7, r0
 8008506:	1c78      	adds	r0, r7, #1
 8008508:	d1d6      	bne.n	80084b8 <_vfiprintf_r+0x1bc>
 800850a:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800850c:	07d9      	lsls	r1, r3, #31
 800850e:	d405      	bmi.n	800851c <_vfiprintf_r+0x220>
 8008510:	89ab      	ldrh	r3, [r5, #12]
 8008512:	059a      	lsls	r2, r3, #22
 8008514:	d402      	bmi.n	800851c <_vfiprintf_r+0x220>
 8008516:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8008518:	f000 faaf 	bl	8008a7a <__retarget_lock_release_recursive>
 800851c:	89ab      	ldrh	r3, [r5, #12]
 800851e:	065b      	lsls	r3, r3, #25
 8008520:	f53f af12 	bmi.w	8008348 <_vfiprintf_r+0x4c>
 8008524:	9809      	ldr	r0, [sp, #36]	; 0x24
 8008526:	e711      	b.n	800834c <_vfiprintf_r+0x50>
 8008528:	ab03      	add	r3, sp, #12
 800852a:	9300      	str	r3, [sp, #0]
 800852c:	462a      	mov	r2, r5
 800852e:	4b09      	ldr	r3, [pc, #36]	; (8008554 <_vfiprintf_r+0x258>)
 8008530:	a904      	add	r1, sp, #16
 8008532:	4630      	mov	r0, r6
 8008534:	f7fe f850 	bl	80065d8 <_printf_i>
 8008538:	e7e4      	b.n	8008504 <_vfiprintf_r+0x208>
 800853a:	bf00      	nop
 800853c:	080091cc 	.word	0x080091cc
 8008540:	080091ec 	.word	0x080091ec
 8008544:	080091ac 	.word	0x080091ac
 8008548:	08009054 	.word	0x08009054
 800854c:	0800905e 	.word	0x0800905e
 8008550:	08006091 	.word	0x08006091
 8008554:	080082d9 	.word	0x080082d9
 8008558:	0800905a 	.word	0x0800905a

0800855c <__swbuf_r>:
 800855c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800855e:	460e      	mov	r6, r1
 8008560:	4614      	mov	r4, r2
 8008562:	4605      	mov	r5, r0
 8008564:	b118      	cbz	r0, 800856e <__swbuf_r+0x12>
 8008566:	6983      	ldr	r3, [r0, #24]
 8008568:	b90b      	cbnz	r3, 800856e <__swbuf_r+0x12>
 800856a:	f000 f9e7 	bl	800893c <__sinit>
 800856e:	4b21      	ldr	r3, [pc, #132]	; (80085f4 <__swbuf_r+0x98>)
 8008570:	429c      	cmp	r4, r3
 8008572:	d12b      	bne.n	80085cc <__swbuf_r+0x70>
 8008574:	686c      	ldr	r4, [r5, #4]
 8008576:	69a3      	ldr	r3, [r4, #24]
 8008578:	60a3      	str	r3, [r4, #8]
 800857a:	89a3      	ldrh	r3, [r4, #12]
 800857c:	071a      	lsls	r2, r3, #28
 800857e:	d52f      	bpl.n	80085e0 <__swbuf_r+0x84>
 8008580:	6923      	ldr	r3, [r4, #16]
 8008582:	b36b      	cbz	r3, 80085e0 <__swbuf_r+0x84>
 8008584:	6923      	ldr	r3, [r4, #16]
 8008586:	6820      	ldr	r0, [r4, #0]
 8008588:	1ac0      	subs	r0, r0, r3
 800858a:	6963      	ldr	r3, [r4, #20]
 800858c:	b2f6      	uxtb	r6, r6
 800858e:	4283      	cmp	r3, r0
 8008590:	4637      	mov	r7, r6
 8008592:	dc04      	bgt.n	800859e <__swbuf_r+0x42>
 8008594:	4621      	mov	r1, r4
 8008596:	4628      	mov	r0, r5
 8008598:	f000 f93c 	bl	8008814 <_fflush_r>
 800859c:	bb30      	cbnz	r0, 80085ec <__swbuf_r+0x90>
 800859e:	68a3      	ldr	r3, [r4, #8]
 80085a0:	3b01      	subs	r3, #1
 80085a2:	60a3      	str	r3, [r4, #8]
 80085a4:	6823      	ldr	r3, [r4, #0]
 80085a6:	1c5a      	adds	r2, r3, #1
 80085a8:	6022      	str	r2, [r4, #0]
 80085aa:	701e      	strb	r6, [r3, #0]
 80085ac:	6963      	ldr	r3, [r4, #20]
 80085ae:	3001      	adds	r0, #1
 80085b0:	4283      	cmp	r3, r0
 80085b2:	d004      	beq.n	80085be <__swbuf_r+0x62>
 80085b4:	89a3      	ldrh	r3, [r4, #12]
 80085b6:	07db      	lsls	r3, r3, #31
 80085b8:	d506      	bpl.n	80085c8 <__swbuf_r+0x6c>
 80085ba:	2e0a      	cmp	r6, #10
 80085bc:	d104      	bne.n	80085c8 <__swbuf_r+0x6c>
 80085be:	4621      	mov	r1, r4
 80085c0:	4628      	mov	r0, r5
 80085c2:	f000 f927 	bl	8008814 <_fflush_r>
 80085c6:	b988      	cbnz	r0, 80085ec <__swbuf_r+0x90>
 80085c8:	4638      	mov	r0, r7
 80085ca:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80085cc:	4b0a      	ldr	r3, [pc, #40]	; (80085f8 <__swbuf_r+0x9c>)
 80085ce:	429c      	cmp	r4, r3
 80085d0:	d101      	bne.n	80085d6 <__swbuf_r+0x7a>
 80085d2:	68ac      	ldr	r4, [r5, #8]
 80085d4:	e7cf      	b.n	8008576 <__swbuf_r+0x1a>
 80085d6:	4b09      	ldr	r3, [pc, #36]	; (80085fc <__swbuf_r+0xa0>)
 80085d8:	429c      	cmp	r4, r3
 80085da:	bf08      	it	eq
 80085dc:	68ec      	ldreq	r4, [r5, #12]
 80085de:	e7ca      	b.n	8008576 <__swbuf_r+0x1a>
 80085e0:	4621      	mov	r1, r4
 80085e2:	4628      	mov	r0, r5
 80085e4:	f000 f81a 	bl	800861c <__swsetup_r>
 80085e8:	2800      	cmp	r0, #0
 80085ea:	d0cb      	beq.n	8008584 <__swbuf_r+0x28>
 80085ec:	f04f 37ff 	mov.w	r7, #4294967295
 80085f0:	e7ea      	b.n	80085c8 <__swbuf_r+0x6c>
 80085f2:	bf00      	nop
 80085f4:	080091cc 	.word	0x080091cc
 80085f8:	080091ec 	.word	0x080091ec
 80085fc:	080091ac 	.word	0x080091ac

08008600 <__ascii_wctomb>:
 8008600:	b149      	cbz	r1, 8008616 <__ascii_wctomb+0x16>
 8008602:	2aff      	cmp	r2, #255	; 0xff
 8008604:	bf85      	ittet	hi
 8008606:	238a      	movhi	r3, #138	; 0x8a
 8008608:	6003      	strhi	r3, [r0, #0]
 800860a:	700a      	strbls	r2, [r1, #0]
 800860c:	f04f 30ff 	movhi.w	r0, #4294967295
 8008610:	bf98      	it	ls
 8008612:	2001      	movls	r0, #1
 8008614:	4770      	bx	lr
 8008616:	4608      	mov	r0, r1
 8008618:	4770      	bx	lr
	...

0800861c <__swsetup_r>:
 800861c:	4b32      	ldr	r3, [pc, #200]	; (80086e8 <__swsetup_r+0xcc>)
 800861e:	b570      	push	{r4, r5, r6, lr}
 8008620:	681d      	ldr	r5, [r3, #0]
 8008622:	4606      	mov	r6, r0
 8008624:	460c      	mov	r4, r1
 8008626:	b125      	cbz	r5, 8008632 <__swsetup_r+0x16>
 8008628:	69ab      	ldr	r3, [r5, #24]
 800862a:	b913      	cbnz	r3, 8008632 <__swsetup_r+0x16>
 800862c:	4628      	mov	r0, r5
 800862e:	f000 f985 	bl	800893c <__sinit>
 8008632:	4b2e      	ldr	r3, [pc, #184]	; (80086ec <__swsetup_r+0xd0>)
 8008634:	429c      	cmp	r4, r3
 8008636:	d10f      	bne.n	8008658 <__swsetup_r+0x3c>
 8008638:	686c      	ldr	r4, [r5, #4]
 800863a:	89a3      	ldrh	r3, [r4, #12]
 800863c:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8008640:	0719      	lsls	r1, r3, #28
 8008642:	d42c      	bmi.n	800869e <__swsetup_r+0x82>
 8008644:	06dd      	lsls	r5, r3, #27
 8008646:	d411      	bmi.n	800866c <__swsetup_r+0x50>
 8008648:	2309      	movs	r3, #9
 800864a:	6033      	str	r3, [r6, #0]
 800864c:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8008650:	81a3      	strh	r3, [r4, #12]
 8008652:	f04f 30ff 	mov.w	r0, #4294967295
 8008656:	e03e      	b.n	80086d6 <__swsetup_r+0xba>
 8008658:	4b25      	ldr	r3, [pc, #148]	; (80086f0 <__swsetup_r+0xd4>)
 800865a:	429c      	cmp	r4, r3
 800865c:	d101      	bne.n	8008662 <__swsetup_r+0x46>
 800865e:	68ac      	ldr	r4, [r5, #8]
 8008660:	e7eb      	b.n	800863a <__swsetup_r+0x1e>
 8008662:	4b24      	ldr	r3, [pc, #144]	; (80086f4 <__swsetup_r+0xd8>)
 8008664:	429c      	cmp	r4, r3
 8008666:	bf08      	it	eq
 8008668:	68ec      	ldreq	r4, [r5, #12]
 800866a:	e7e6      	b.n	800863a <__swsetup_r+0x1e>
 800866c:	0758      	lsls	r0, r3, #29
 800866e:	d512      	bpl.n	8008696 <__swsetup_r+0x7a>
 8008670:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8008672:	b141      	cbz	r1, 8008686 <__swsetup_r+0x6a>
 8008674:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8008678:	4299      	cmp	r1, r3
 800867a:	d002      	beq.n	8008682 <__swsetup_r+0x66>
 800867c:	4630      	mov	r0, r6
 800867e:	f7ff fb31 	bl	8007ce4 <_free_r>
 8008682:	2300      	movs	r3, #0
 8008684:	6363      	str	r3, [r4, #52]	; 0x34
 8008686:	89a3      	ldrh	r3, [r4, #12]
 8008688:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800868c:	81a3      	strh	r3, [r4, #12]
 800868e:	2300      	movs	r3, #0
 8008690:	6063      	str	r3, [r4, #4]
 8008692:	6923      	ldr	r3, [r4, #16]
 8008694:	6023      	str	r3, [r4, #0]
 8008696:	89a3      	ldrh	r3, [r4, #12]
 8008698:	f043 0308 	orr.w	r3, r3, #8
 800869c:	81a3      	strh	r3, [r4, #12]
 800869e:	6923      	ldr	r3, [r4, #16]
 80086a0:	b94b      	cbnz	r3, 80086b6 <__swsetup_r+0x9a>
 80086a2:	89a3      	ldrh	r3, [r4, #12]
 80086a4:	f403 7320 	and.w	r3, r3, #640	; 0x280
 80086a8:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80086ac:	d003      	beq.n	80086b6 <__swsetup_r+0x9a>
 80086ae:	4621      	mov	r1, r4
 80086b0:	4630      	mov	r0, r6
 80086b2:	f000 fa09 	bl	8008ac8 <__smakebuf_r>
 80086b6:	89a0      	ldrh	r0, [r4, #12]
 80086b8:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 80086bc:	f010 0301 	ands.w	r3, r0, #1
 80086c0:	d00a      	beq.n	80086d8 <__swsetup_r+0xbc>
 80086c2:	2300      	movs	r3, #0
 80086c4:	60a3      	str	r3, [r4, #8]
 80086c6:	6963      	ldr	r3, [r4, #20]
 80086c8:	425b      	negs	r3, r3
 80086ca:	61a3      	str	r3, [r4, #24]
 80086cc:	6923      	ldr	r3, [r4, #16]
 80086ce:	b943      	cbnz	r3, 80086e2 <__swsetup_r+0xc6>
 80086d0:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 80086d4:	d1ba      	bne.n	800864c <__swsetup_r+0x30>
 80086d6:	bd70      	pop	{r4, r5, r6, pc}
 80086d8:	0781      	lsls	r1, r0, #30
 80086da:	bf58      	it	pl
 80086dc:	6963      	ldrpl	r3, [r4, #20]
 80086de:	60a3      	str	r3, [r4, #8]
 80086e0:	e7f4      	b.n	80086cc <__swsetup_r+0xb0>
 80086e2:	2000      	movs	r0, #0
 80086e4:	e7f7      	b.n	80086d6 <__swsetup_r+0xba>
 80086e6:	bf00      	nop
 80086e8:	200001d0 	.word	0x200001d0
 80086ec:	080091cc 	.word	0x080091cc
 80086f0:	080091ec 	.word	0x080091ec
 80086f4:	080091ac 	.word	0x080091ac

080086f8 <abort>:
 80086f8:	b508      	push	{r3, lr}
 80086fa:	2006      	movs	r0, #6
 80086fc:	f000 fa54 	bl	8008ba8 <raise>
 8008700:	2001      	movs	r0, #1
 8008702:	f7fa f81d 	bl	8002740 <_exit>
	...

08008708 <__sflush_r>:
 8008708:	898a      	ldrh	r2, [r1, #12]
 800870a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800870e:	4605      	mov	r5, r0
 8008710:	0710      	lsls	r0, r2, #28
 8008712:	460c      	mov	r4, r1
 8008714:	d458      	bmi.n	80087c8 <__sflush_r+0xc0>
 8008716:	684b      	ldr	r3, [r1, #4]
 8008718:	2b00      	cmp	r3, #0
 800871a:	dc05      	bgt.n	8008728 <__sflush_r+0x20>
 800871c:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800871e:	2b00      	cmp	r3, #0
 8008720:	dc02      	bgt.n	8008728 <__sflush_r+0x20>
 8008722:	2000      	movs	r0, #0
 8008724:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008728:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800872a:	2e00      	cmp	r6, #0
 800872c:	d0f9      	beq.n	8008722 <__sflush_r+0x1a>
 800872e:	2300      	movs	r3, #0
 8008730:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8008734:	682f      	ldr	r7, [r5, #0]
 8008736:	602b      	str	r3, [r5, #0]
 8008738:	d032      	beq.n	80087a0 <__sflush_r+0x98>
 800873a:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800873c:	89a3      	ldrh	r3, [r4, #12]
 800873e:	075a      	lsls	r2, r3, #29
 8008740:	d505      	bpl.n	800874e <__sflush_r+0x46>
 8008742:	6863      	ldr	r3, [r4, #4]
 8008744:	1ac0      	subs	r0, r0, r3
 8008746:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8008748:	b10b      	cbz	r3, 800874e <__sflush_r+0x46>
 800874a:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800874c:	1ac0      	subs	r0, r0, r3
 800874e:	2300      	movs	r3, #0
 8008750:	4602      	mov	r2, r0
 8008752:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8008754:	6a21      	ldr	r1, [r4, #32]
 8008756:	4628      	mov	r0, r5
 8008758:	47b0      	blx	r6
 800875a:	1c43      	adds	r3, r0, #1
 800875c:	89a3      	ldrh	r3, [r4, #12]
 800875e:	d106      	bne.n	800876e <__sflush_r+0x66>
 8008760:	6829      	ldr	r1, [r5, #0]
 8008762:	291d      	cmp	r1, #29
 8008764:	d82c      	bhi.n	80087c0 <__sflush_r+0xb8>
 8008766:	4a2a      	ldr	r2, [pc, #168]	; (8008810 <__sflush_r+0x108>)
 8008768:	40ca      	lsrs	r2, r1
 800876a:	07d6      	lsls	r6, r2, #31
 800876c:	d528      	bpl.n	80087c0 <__sflush_r+0xb8>
 800876e:	2200      	movs	r2, #0
 8008770:	6062      	str	r2, [r4, #4]
 8008772:	04d9      	lsls	r1, r3, #19
 8008774:	6922      	ldr	r2, [r4, #16]
 8008776:	6022      	str	r2, [r4, #0]
 8008778:	d504      	bpl.n	8008784 <__sflush_r+0x7c>
 800877a:	1c42      	adds	r2, r0, #1
 800877c:	d101      	bne.n	8008782 <__sflush_r+0x7a>
 800877e:	682b      	ldr	r3, [r5, #0]
 8008780:	b903      	cbnz	r3, 8008784 <__sflush_r+0x7c>
 8008782:	6560      	str	r0, [r4, #84]	; 0x54
 8008784:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8008786:	602f      	str	r7, [r5, #0]
 8008788:	2900      	cmp	r1, #0
 800878a:	d0ca      	beq.n	8008722 <__sflush_r+0x1a>
 800878c:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8008790:	4299      	cmp	r1, r3
 8008792:	d002      	beq.n	800879a <__sflush_r+0x92>
 8008794:	4628      	mov	r0, r5
 8008796:	f7ff faa5 	bl	8007ce4 <_free_r>
 800879a:	2000      	movs	r0, #0
 800879c:	6360      	str	r0, [r4, #52]	; 0x34
 800879e:	e7c1      	b.n	8008724 <__sflush_r+0x1c>
 80087a0:	6a21      	ldr	r1, [r4, #32]
 80087a2:	2301      	movs	r3, #1
 80087a4:	4628      	mov	r0, r5
 80087a6:	47b0      	blx	r6
 80087a8:	1c41      	adds	r1, r0, #1
 80087aa:	d1c7      	bne.n	800873c <__sflush_r+0x34>
 80087ac:	682b      	ldr	r3, [r5, #0]
 80087ae:	2b00      	cmp	r3, #0
 80087b0:	d0c4      	beq.n	800873c <__sflush_r+0x34>
 80087b2:	2b1d      	cmp	r3, #29
 80087b4:	d001      	beq.n	80087ba <__sflush_r+0xb2>
 80087b6:	2b16      	cmp	r3, #22
 80087b8:	d101      	bne.n	80087be <__sflush_r+0xb6>
 80087ba:	602f      	str	r7, [r5, #0]
 80087bc:	e7b1      	b.n	8008722 <__sflush_r+0x1a>
 80087be:	89a3      	ldrh	r3, [r4, #12]
 80087c0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80087c4:	81a3      	strh	r3, [r4, #12]
 80087c6:	e7ad      	b.n	8008724 <__sflush_r+0x1c>
 80087c8:	690f      	ldr	r7, [r1, #16]
 80087ca:	2f00      	cmp	r7, #0
 80087cc:	d0a9      	beq.n	8008722 <__sflush_r+0x1a>
 80087ce:	0793      	lsls	r3, r2, #30
 80087d0:	680e      	ldr	r6, [r1, #0]
 80087d2:	bf08      	it	eq
 80087d4:	694b      	ldreq	r3, [r1, #20]
 80087d6:	600f      	str	r7, [r1, #0]
 80087d8:	bf18      	it	ne
 80087da:	2300      	movne	r3, #0
 80087dc:	eba6 0807 	sub.w	r8, r6, r7
 80087e0:	608b      	str	r3, [r1, #8]
 80087e2:	f1b8 0f00 	cmp.w	r8, #0
 80087e6:	dd9c      	ble.n	8008722 <__sflush_r+0x1a>
 80087e8:	6a21      	ldr	r1, [r4, #32]
 80087ea:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 80087ec:	4643      	mov	r3, r8
 80087ee:	463a      	mov	r2, r7
 80087f0:	4628      	mov	r0, r5
 80087f2:	47b0      	blx	r6
 80087f4:	2800      	cmp	r0, #0
 80087f6:	dc06      	bgt.n	8008806 <__sflush_r+0xfe>
 80087f8:	89a3      	ldrh	r3, [r4, #12]
 80087fa:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80087fe:	81a3      	strh	r3, [r4, #12]
 8008800:	f04f 30ff 	mov.w	r0, #4294967295
 8008804:	e78e      	b.n	8008724 <__sflush_r+0x1c>
 8008806:	4407      	add	r7, r0
 8008808:	eba8 0800 	sub.w	r8, r8, r0
 800880c:	e7e9      	b.n	80087e2 <__sflush_r+0xda>
 800880e:	bf00      	nop
 8008810:	20400001 	.word	0x20400001

08008814 <_fflush_r>:
 8008814:	b538      	push	{r3, r4, r5, lr}
 8008816:	690b      	ldr	r3, [r1, #16]
 8008818:	4605      	mov	r5, r0
 800881a:	460c      	mov	r4, r1
 800881c:	b913      	cbnz	r3, 8008824 <_fflush_r+0x10>
 800881e:	2500      	movs	r5, #0
 8008820:	4628      	mov	r0, r5
 8008822:	bd38      	pop	{r3, r4, r5, pc}
 8008824:	b118      	cbz	r0, 800882e <_fflush_r+0x1a>
 8008826:	6983      	ldr	r3, [r0, #24]
 8008828:	b90b      	cbnz	r3, 800882e <_fflush_r+0x1a>
 800882a:	f000 f887 	bl	800893c <__sinit>
 800882e:	4b14      	ldr	r3, [pc, #80]	; (8008880 <_fflush_r+0x6c>)
 8008830:	429c      	cmp	r4, r3
 8008832:	d11b      	bne.n	800886c <_fflush_r+0x58>
 8008834:	686c      	ldr	r4, [r5, #4]
 8008836:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800883a:	2b00      	cmp	r3, #0
 800883c:	d0ef      	beq.n	800881e <_fflush_r+0xa>
 800883e:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8008840:	07d0      	lsls	r0, r2, #31
 8008842:	d404      	bmi.n	800884e <_fflush_r+0x3a>
 8008844:	0599      	lsls	r1, r3, #22
 8008846:	d402      	bmi.n	800884e <_fflush_r+0x3a>
 8008848:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800884a:	f000 f915 	bl	8008a78 <__retarget_lock_acquire_recursive>
 800884e:	4628      	mov	r0, r5
 8008850:	4621      	mov	r1, r4
 8008852:	f7ff ff59 	bl	8008708 <__sflush_r>
 8008856:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8008858:	07da      	lsls	r2, r3, #31
 800885a:	4605      	mov	r5, r0
 800885c:	d4e0      	bmi.n	8008820 <_fflush_r+0xc>
 800885e:	89a3      	ldrh	r3, [r4, #12]
 8008860:	059b      	lsls	r3, r3, #22
 8008862:	d4dd      	bmi.n	8008820 <_fflush_r+0xc>
 8008864:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8008866:	f000 f908 	bl	8008a7a <__retarget_lock_release_recursive>
 800886a:	e7d9      	b.n	8008820 <_fflush_r+0xc>
 800886c:	4b05      	ldr	r3, [pc, #20]	; (8008884 <_fflush_r+0x70>)
 800886e:	429c      	cmp	r4, r3
 8008870:	d101      	bne.n	8008876 <_fflush_r+0x62>
 8008872:	68ac      	ldr	r4, [r5, #8]
 8008874:	e7df      	b.n	8008836 <_fflush_r+0x22>
 8008876:	4b04      	ldr	r3, [pc, #16]	; (8008888 <_fflush_r+0x74>)
 8008878:	429c      	cmp	r4, r3
 800887a:	bf08      	it	eq
 800887c:	68ec      	ldreq	r4, [r5, #12]
 800887e:	e7da      	b.n	8008836 <_fflush_r+0x22>
 8008880:	080091cc 	.word	0x080091cc
 8008884:	080091ec 	.word	0x080091ec
 8008888:	080091ac 	.word	0x080091ac

0800888c <std>:
 800888c:	2300      	movs	r3, #0
 800888e:	b510      	push	{r4, lr}
 8008890:	4604      	mov	r4, r0
 8008892:	e9c0 3300 	strd	r3, r3, [r0]
 8008896:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800889a:	6083      	str	r3, [r0, #8]
 800889c:	8181      	strh	r1, [r0, #12]
 800889e:	6643      	str	r3, [r0, #100]	; 0x64
 80088a0:	81c2      	strh	r2, [r0, #14]
 80088a2:	6183      	str	r3, [r0, #24]
 80088a4:	4619      	mov	r1, r3
 80088a6:	2208      	movs	r2, #8
 80088a8:	305c      	adds	r0, #92	; 0x5c
 80088aa:	f7fd fb49 	bl	8005f40 <memset>
 80088ae:	4b05      	ldr	r3, [pc, #20]	; (80088c4 <std+0x38>)
 80088b0:	6263      	str	r3, [r4, #36]	; 0x24
 80088b2:	4b05      	ldr	r3, [pc, #20]	; (80088c8 <std+0x3c>)
 80088b4:	62a3      	str	r3, [r4, #40]	; 0x28
 80088b6:	4b05      	ldr	r3, [pc, #20]	; (80088cc <std+0x40>)
 80088b8:	62e3      	str	r3, [r4, #44]	; 0x2c
 80088ba:	4b05      	ldr	r3, [pc, #20]	; (80088d0 <std+0x44>)
 80088bc:	6224      	str	r4, [r4, #32]
 80088be:	6323      	str	r3, [r4, #48]	; 0x30
 80088c0:	bd10      	pop	{r4, pc}
 80088c2:	bf00      	nop
 80088c4:	08008be1 	.word	0x08008be1
 80088c8:	08008c03 	.word	0x08008c03
 80088cc:	08008c3b 	.word	0x08008c3b
 80088d0:	08008c5f 	.word	0x08008c5f

080088d4 <_cleanup_r>:
 80088d4:	4901      	ldr	r1, [pc, #4]	; (80088dc <_cleanup_r+0x8>)
 80088d6:	f000 b8af 	b.w	8008a38 <_fwalk_reent>
 80088da:	bf00      	nop
 80088dc:	08008815 	.word	0x08008815

080088e0 <__sfmoreglue>:
 80088e0:	b570      	push	{r4, r5, r6, lr}
 80088e2:	2268      	movs	r2, #104	; 0x68
 80088e4:	1e4d      	subs	r5, r1, #1
 80088e6:	4355      	muls	r5, r2
 80088e8:	460e      	mov	r6, r1
 80088ea:	f105 0174 	add.w	r1, r5, #116	; 0x74
 80088ee:	f7ff fa65 	bl	8007dbc <_malloc_r>
 80088f2:	4604      	mov	r4, r0
 80088f4:	b140      	cbz	r0, 8008908 <__sfmoreglue+0x28>
 80088f6:	2100      	movs	r1, #0
 80088f8:	e9c0 1600 	strd	r1, r6, [r0]
 80088fc:	300c      	adds	r0, #12
 80088fe:	60a0      	str	r0, [r4, #8]
 8008900:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8008904:	f7fd fb1c 	bl	8005f40 <memset>
 8008908:	4620      	mov	r0, r4
 800890a:	bd70      	pop	{r4, r5, r6, pc}

0800890c <__sfp_lock_acquire>:
 800890c:	4801      	ldr	r0, [pc, #4]	; (8008914 <__sfp_lock_acquire+0x8>)
 800890e:	f000 b8b3 	b.w	8008a78 <__retarget_lock_acquire_recursive>
 8008912:	bf00      	nop
 8008914:	2000066d 	.word	0x2000066d

08008918 <__sfp_lock_release>:
 8008918:	4801      	ldr	r0, [pc, #4]	; (8008920 <__sfp_lock_release+0x8>)
 800891a:	f000 b8ae 	b.w	8008a7a <__retarget_lock_release_recursive>
 800891e:	bf00      	nop
 8008920:	2000066d 	.word	0x2000066d

08008924 <__sinit_lock_acquire>:
 8008924:	4801      	ldr	r0, [pc, #4]	; (800892c <__sinit_lock_acquire+0x8>)
 8008926:	f000 b8a7 	b.w	8008a78 <__retarget_lock_acquire_recursive>
 800892a:	bf00      	nop
 800892c:	2000066e 	.word	0x2000066e

08008930 <__sinit_lock_release>:
 8008930:	4801      	ldr	r0, [pc, #4]	; (8008938 <__sinit_lock_release+0x8>)
 8008932:	f000 b8a2 	b.w	8008a7a <__retarget_lock_release_recursive>
 8008936:	bf00      	nop
 8008938:	2000066e 	.word	0x2000066e

0800893c <__sinit>:
 800893c:	b510      	push	{r4, lr}
 800893e:	4604      	mov	r4, r0
 8008940:	f7ff fff0 	bl	8008924 <__sinit_lock_acquire>
 8008944:	69a3      	ldr	r3, [r4, #24]
 8008946:	b11b      	cbz	r3, 8008950 <__sinit+0x14>
 8008948:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800894c:	f7ff bff0 	b.w	8008930 <__sinit_lock_release>
 8008950:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 8008954:	6523      	str	r3, [r4, #80]	; 0x50
 8008956:	4b13      	ldr	r3, [pc, #76]	; (80089a4 <__sinit+0x68>)
 8008958:	4a13      	ldr	r2, [pc, #76]	; (80089a8 <__sinit+0x6c>)
 800895a:	681b      	ldr	r3, [r3, #0]
 800895c:	62a2      	str	r2, [r4, #40]	; 0x28
 800895e:	42a3      	cmp	r3, r4
 8008960:	bf04      	itt	eq
 8008962:	2301      	moveq	r3, #1
 8008964:	61a3      	streq	r3, [r4, #24]
 8008966:	4620      	mov	r0, r4
 8008968:	f000 f820 	bl	80089ac <__sfp>
 800896c:	6060      	str	r0, [r4, #4]
 800896e:	4620      	mov	r0, r4
 8008970:	f000 f81c 	bl	80089ac <__sfp>
 8008974:	60a0      	str	r0, [r4, #8]
 8008976:	4620      	mov	r0, r4
 8008978:	f000 f818 	bl	80089ac <__sfp>
 800897c:	2200      	movs	r2, #0
 800897e:	60e0      	str	r0, [r4, #12]
 8008980:	2104      	movs	r1, #4
 8008982:	6860      	ldr	r0, [r4, #4]
 8008984:	f7ff ff82 	bl	800888c <std>
 8008988:	68a0      	ldr	r0, [r4, #8]
 800898a:	2201      	movs	r2, #1
 800898c:	2109      	movs	r1, #9
 800898e:	f7ff ff7d 	bl	800888c <std>
 8008992:	68e0      	ldr	r0, [r4, #12]
 8008994:	2202      	movs	r2, #2
 8008996:	2112      	movs	r1, #18
 8008998:	f7ff ff78 	bl	800888c <std>
 800899c:	2301      	movs	r3, #1
 800899e:	61a3      	str	r3, [r4, #24]
 80089a0:	e7d2      	b.n	8008948 <__sinit+0xc>
 80089a2:	bf00      	nop
 80089a4:	08008e30 	.word	0x08008e30
 80089a8:	080088d5 	.word	0x080088d5

080089ac <__sfp>:
 80089ac:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80089ae:	4607      	mov	r7, r0
 80089b0:	f7ff ffac 	bl	800890c <__sfp_lock_acquire>
 80089b4:	4b1e      	ldr	r3, [pc, #120]	; (8008a30 <__sfp+0x84>)
 80089b6:	681e      	ldr	r6, [r3, #0]
 80089b8:	69b3      	ldr	r3, [r6, #24]
 80089ba:	b913      	cbnz	r3, 80089c2 <__sfp+0x16>
 80089bc:	4630      	mov	r0, r6
 80089be:	f7ff ffbd 	bl	800893c <__sinit>
 80089c2:	3648      	adds	r6, #72	; 0x48
 80089c4:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 80089c8:	3b01      	subs	r3, #1
 80089ca:	d503      	bpl.n	80089d4 <__sfp+0x28>
 80089cc:	6833      	ldr	r3, [r6, #0]
 80089ce:	b30b      	cbz	r3, 8008a14 <__sfp+0x68>
 80089d0:	6836      	ldr	r6, [r6, #0]
 80089d2:	e7f7      	b.n	80089c4 <__sfp+0x18>
 80089d4:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 80089d8:	b9d5      	cbnz	r5, 8008a10 <__sfp+0x64>
 80089da:	4b16      	ldr	r3, [pc, #88]	; (8008a34 <__sfp+0x88>)
 80089dc:	60e3      	str	r3, [r4, #12]
 80089de:	f104 0058 	add.w	r0, r4, #88	; 0x58
 80089e2:	6665      	str	r5, [r4, #100]	; 0x64
 80089e4:	f000 f847 	bl	8008a76 <__retarget_lock_init_recursive>
 80089e8:	f7ff ff96 	bl	8008918 <__sfp_lock_release>
 80089ec:	e9c4 5501 	strd	r5, r5, [r4, #4]
 80089f0:	e9c4 5504 	strd	r5, r5, [r4, #16]
 80089f4:	6025      	str	r5, [r4, #0]
 80089f6:	61a5      	str	r5, [r4, #24]
 80089f8:	2208      	movs	r2, #8
 80089fa:	4629      	mov	r1, r5
 80089fc:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8008a00:	f7fd fa9e 	bl	8005f40 <memset>
 8008a04:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8008a08:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8008a0c:	4620      	mov	r0, r4
 8008a0e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8008a10:	3468      	adds	r4, #104	; 0x68
 8008a12:	e7d9      	b.n	80089c8 <__sfp+0x1c>
 8008a14:	2104      	movs	r1, #4
 8008a16:	4638      	mov	r0, r7
 8008a18:	f7ff ff62 	bl	80088e0 <__sfmoreglue>
 8008a1c:	4604      	mov	r4, r0
 8008a1e:	6030      	str	r0, [r6, #0]
 8008a20:	2800      	cmp	r0, #0
 8008a22:	d1d5      	bne.n	80089d0 <__sfp+0x24>
 8008a24:	f7ff ff78 	bl	8008918 <__sfp_lock_release>
 8008a28:	230c      	movs	r3, #12
 8008a2a:	603b      	str	r3, [r7, #0]
 8008a2c:	e7ee      	b.n	8008a0c <__sfp+0x60>
 8008a2e:	bf00      	nop
 8008a30:	08008e30 	.word	0x08008e30
 8008a34:	ffff0001 	.word	0xffff0001

08008a38 <_fwalk_reent>:
 8008a38:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008a3c:	4606      	mov	r6, r0
 8008a3e:	4688      	mov	r8, r1
 8008a40:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8008a44:	2700      	movs	r7, #0
 8008a46:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8008a4a:	f1b9 0901 	subs.w	r9, r9, #1
 8008a4e:	d505      	bpl.n	8008a5c <_fwalk_reent+0x24>
 8008a50:	6824      	ldr	r4, [r4, #0]
 8008a52:	2c00      	cmp	r4, #0
 8008a54:	d1f7      	bne.n	8008a46 <_fwalk_reent+0xe>
 8008a56:	4638      	mov	r0, r7
 8008a58:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8008a5c:	89ab      	ldrh	r3, [r5, #12]
 8008a5e:	2b01      	cmp	r3, #1
 8008a60:	d907      	bls.n	8008a72 <_fwalk_reent+0x3a>
 8008a62:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8008a66:	3301      	adds	r3, #1
 8008a68:	d003      	beq.n	8008a72 <_fwalk_reent+0x3a>
 8008a6a:	4629      	mov	r1, r5
 8008a6c:	4630      	mov	r0, r6
 8008a6e:	47c0      	blx	r8
 8008a70:	4307      	orrs	r7, r0
 8008a72:	3568      	adds	r5, #104	; 0x68
 8008a74:	e7e9      	b.n	8008a4a <_fwalk_reent+0x12>

08008a76 <__retarget_lock_init_recursive>:
 8008a76:	4770      	bx	lr

08008a78 <__retarget_lock_acquire_recursive>:
 8008a78:	4770      	bx	lr

08008a7a <__retarget_lock_release_recursive>:
 8008a7a:	4770      	bx	lr

08008a7c <__swhatbuf_r>:
 8008a7c:	b570      	push	{r4, r5, r6, lr}
 8008a7e:	460e      	mov	r6, r1
 8008a80:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008a84:	2900      	cmp	r1, #0
 8008a86:	b096      	sub	sp, #88	; 0x58
 8008a88:	4614      	mov	r4, r2
 8008a8a:	461d      	mov	r5, r3
 8008a8c:	da08      	bge.n	8008aa0 <__swhatbuf_r+0x24>
 8008a8e:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 8008a92:	2200      	movs	r2, #0
 8008a94:	602a      	str	r2, [r5, #0]
 8008a96:	061a      	lsls	r2, r3, #24
 8008a98:	d410      	bmi.n	8008abc <__swhatbuf_r+0x40>
 8008a9a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8008a9e:	e00e      	b.n	8008abe <__swhatbuf_r+0x42>
 8008aa0:	466a      	mov	r2, sp
 8008aa2:	f000 f903 	bl	8008cac <_fstat_r>
 8008aa6:	2800      	cmp	r0, #0
 8008aa8:	dbf1      	blt.n	8008a8e <__swhatbuf_r+0x12>
 8008aaa:	9a01      	ldr	r2, [sp, #4]
 8008aac:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8008ab0:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8008ab4:	425a      	negs	r2, r3
 8008ab6:	415a      	adcs	r2, r3
 8008ab8:	602a      	str	r2, [r5, #0]
 8008aba:	e7ee      	b.n	8008a9a <__swhatbuf_r+0x1e>
 8008abc:	2340      	movs	r3, #64	; 0x40
 8008abe:	2000      	movs	r0, #0
 8008ac0:	6023      	str	r3, [r4, #0]
 8008ac2:	b016      	add	sp, #88	; 0x58
 8008ac4:	bd70      	pop	{r4, r5, r6, pc}
	...

08008ac8 <__smakebuf_r>:
 8008ac8:	898b      	ldrh	r3, [r1, #12]
 8008aca:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8008acc:	079d      	lsls	r5, r3, #30
 8008ace:	4606      	mov	r6, r0
 8008ad0:	460c      	mov	r4, r1
 8008ad2:	d507      	bpl.n	8008ae4 <__smakebuf_r+0x1c>
 8008ad4:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8008ad8:	6023      	str	r3, [r4, #0]
 8008ada:	6123      	str	r3, [r4, #16]
 8008adc:	2301      	movs	r3, #1
 8008ade:	6163      	str	r3, [r4, #20]
 8008ae0:	b002      	add	sp, #8
 8008ae2:	bd70      	pop	{r4, r5, r6, pc}
 8008ae4:	ab01      	add	r3, sp, #4
 8008ae6:	466a      	mov	r2, sp
 8008ae8:	f7ff ffc8 	bl	8008a7c <__swhatbuf_r>
 8008aec:	9900      	ldr	r1, [sp, #0]
 8008aee:	4605      	mov	r5, r0
 8008af0:	4630      	mov	r0, r6
 8008af2:	f7ff f963 	bl	8007dbc <_malloc_r>
 8008af6:	b948      	cbnz	r0, 8008b0c <__smakebuf_r+0x44>
 8008af8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008afc:	059a      	lsls	r2, r3, #22
 8008afe:	d4ef      	bmi.n	8008ae0 <__smakebuf_r+0x18>
 8008b00:	f023 0303 	bic.w	r3, r3, #3
 8008b04:	f043 0302 	orr.w	r3, r3, #2
 8008b08:	81a3      	strh	r3, [r4, #12]
 8008b0a:	e7e3      	b.n	8008ad4 <__smakebuf_r+0xc>
 8008b0c:	4b0d      	ldr	r3, [pc, #52]	; (8008b44 <__smakebuf_r+0x7c>)
 8008b0e:	62b3      	str	r3, [r6, #40]	; 0x28
 8008b10:	89a3      	ldrh	r3, [r4, #12]
 8008b12:	6020      	str	r0, [r4, #0]
 8008b14:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8008b18:	81a3      	strh	r3, [r4, #12]
 8008b1a:	9b00      	ldr	r3, [sp, #0]
 8008b1c:	6163      	str	r3, [r4, #20]
 8008b1e:	9b01      	ldr	r3, [sp, #4]
 8008b20:	6120      	str	r0, [r4, #16]
 8008b22:	b15b      	cbz	r3, 8008b3c <__smakebuf_r+0x74>
 8008b24:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8008b28:	4630      	mov	r0, r6
 8008b2a:	f000 f8d1 	bl	8008cd0 <_isatty_r>
 8008b2e:	b128      	cbz	r0, 8008b3c <__smakebuf_r+0x74>
 8008b30:	89a3      	ldrh	r3, [r4, #12]
 8008b32:	f023 0303 	bic.w	r3, r3, #3
 8008b36:	f043 0301 	orr.w	r3, r3, #1
 8008b3a:	81a3      	strh	r3, [r4, #12]
 8008b3c:	89a0      	ldrh	r0, [r4, #12]
 8008b3e:	4305      	orrs	r5, r0
 8008b40:	81a5      	strh	r5, [r4, #12]
 8008b42:	e7cd      	b.n	8008ae0 <__smakebuf_r+0x18>
 8008b44:	080088d5 	.word	0x080088d5

08008b48 <_malloc_usable_size_r>:
 8008b48:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8008b4c:	1f18      	subs	r0, r3, #4
 8008b4e:	2b00      	cmp	r3, #0
 8008b50:	bfbc      	itt	lt
 8008b52:	580b      	ldrlt	r3, [r1, r0]
 8008b54:	18c0      	addlt	r0, r0, r3
 8008b56:	4770      	bx	lr

08008b58 <_raise_r>:
 8008b58:	291f      	cmp	r1, #31
 8008b5a:	b538      	push	{r3, r4, r5, lr}
 8008b5c:	4604      	mov	r4, r0
 8008b5e:	460d      	mov	r5, r1
 8008b60:	d904      	bls.n	8008b6c <_raise_r+0x14>
 8008b62:	2316      	movs	r3, #22
 8008b64:	6003      	str	r3, [r0, #0]
 8008b66:	f04f 30ff 	mov.w	r0, #4294967295
 8008b6a:	bd38      	pop	{r3, r4, r5, pc}
 8008b6c:	6c42      	ldr	r2, [r0, #68]	; 0x44
 8008b6e:	b112      	cbz	r2, 8008b76 <_raise_r+0x1e>
 8008b70:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8008b74:	b94b      	cbnz	r3, 8008b8a <_raise_r+0x32>
 8008b76:	4620      	mov	r0, r4
 8008b78:	f000 f830 	bl	8008bdc <_getpid_r>
 8008b7c:	462a      	mov	r2, r5
 8008b7e:	4601      	mov	r1, r0
 8008b80:	4620      	mov	r0, r4
 8008b82:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8008b86:	f000 b817 	b.w	8008bb8 <_kill_r>
 8008b8a:	2b01      	cmp	r3, #1
 8008b8c:	d00a      	beq.n	8008ba4 <_raise_r+0x4c>
 8008b8e:	1c59      	adds	r1, r3, #1
 8008b90:	d103      	bne.n	8008b9a <_raise_r+0x42>
 8008b92:	2316      	movs	r3, #22
 8008b94:	6003      	str	r3, [r0, #0]
 8008b96:	2001      	movs	r0, #1
 8008b98:	e7e7      	b.n	8008b6a <_raise_r+0x12>
 8008b9a:	2400      	movs	r4, #0
 8008b9c:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 8008ba0:	4628      	mov	r0, r5
 8008ba2:	4798      	blx	r3
 8008ba4:	2000      	movs	r0, #0
 8008ba6:	e7e0      	b.n	8008b6a <_raise_r+0x12>

08008ba8 <raise>:
 8008ba8:	4b02      	ldr	r3, [pc, #8]	; (8008bb4 <raise+0xc>)
 8008baa:	4601      	mov	r1, r0
 8008bac:	6818      	ldr	r0, [r3, #0]
 8008bae:	f7ff bfd3 	b.w	8008b58 <_raise_r>
 8008bb2:	bf00      	nop
 8008bb4:	200001d0 	.word	0x200001d0

08008bb8 <_kill_r>:
 8008bb8:	b538      	push	{r3, r4, r5, lr}
 8008bba:	4d07      	ldr	r5, [pc, #28]	; (8008bd8 <_kill_r+0x20>)
 8008bbc:	2300      	movs	r3, #0
 8008bbe:	4604      	mov	r4, r0
 8008bc0:	4608      	mov	r0, r1
 8008bc2:	4611      	mov	r1, r2
 8008bc4:	602b      	str	r3, [r5, #0]
 8008bc6:	f7f9 fdab 	bl	8002720 <_kill>
 8008bca:	1c43      	adds	r3, r0, #1
 8008bcc:	d102      	bne.n	8008bd4 <_kill_r+0x1c>
 8008bce:	682b      	ldr	r3, [r5, #0]
 8008bd0:	b103      	cbz	r3, 8008bd4 <_kill_r+0x1c>
 8008bd2:	6023      	str	r3, [r4, #0]
 8008bd4:	bd38      	pop	{r3, r4, r5, pc}
 8008bd6:	bf00      	nop
 8008bd8:	20000668 	.word	0x20000668

08008bdc <_getpid_r>:
 8008bdc:	f7f9 bd98 	b.w	8002710 <_getpid>

08008be0 <__sread>:
 8008be0:	b510      	push	{r4, lr}
 8008be2:	460c      	mov	r4, r1
 8008be4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008be8:	f000 f894 	bl	8008d14 <_read_r>
 8008bec:	2800      	cmp	r0, #0
 8008bee:	bfab      	itete	ge
 8008bf0:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8008bf2:	89a3      	ldrhlt	r3, [r4, #12]
 8008bf4:	181b      	addge	r3, r3, r0
 8008bf6:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8008bfa:	bfac      	ite	ge
 8008bfc:	6563      	strge	r3, [r4, #84]	; 0x54
 8008bfe:	81a3      	strhlt	r3, [r4, #12]
 8008c00:	bd10      	pop	{r4, pc}

08008c02 <__swrite>:
 8008c02:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008c06:	461f      	mov	r7, r3
 8008c08:	898b      	ldrh	r3, [r1, #12]
 8008c0a:	05db      	lsls	r3, r3, #23
 8008c0c:	4605      	mov	r5, r0
 8008c0e:	460c      	mov	r4, r1
 8008c10:	4616      	mov	r6, r2
 8008c12:	d505      	bpl.n	8008c20 <__swrite+0x1e>
 8008c14:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008c18:	2302      	movs	r3, #2
 8008c1a:	2200      	movs	r2, #0
 8008c1c:	f000 f868 	bl	8008cf0 <_lseek_r>
 8008c20:	89a3      	ldrh	r3, [r4, #12]
 8008c22:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8008c26:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8008c2a:	81a3      	strh	r3, [r4, #12]
 8008c2c:	4632      	mov	r2, r6
 8008c2e:	463b      	mov	r3, r7
 8008c30:	4628      	mov	r0, r5
 8008c32:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8008c36:	f000 b817 	b.w	8008c68 <_write_r>

08008c3a <__sseek>:
 8008c3a:	b510      	push	{r4, lr}
 8008c3c:	460c      	mov	r4, r1
 8008c3e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008c42:	f000 f855 	bl	8008cf0 <_lseek_r>
 8008c46:	1c43      	adds	r3, r0, #1
 8008c48:	89a3      	ldrh	r3, [r4, #12]
 8008c4a:	bf15      	itete	ne
 8008c4c:	6560      	strne	r0, [r4, #84]	; 0x54
 8008c4e:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8008c52:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8008c56:	81a3      	strheq	r3, [r4, #12]
 8008c58:	bf18      	it	ne
 8008c5a:	81a3      	strhne	r3, [r4, #12]
 8008c5c:	bd10      	pop	{r4, pc}

08008c5e <__sclose>:
 8008c5e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008c62:	f000 b813 	b.w	8008c8c <_close_r>
	...

08008c68 <_write_r>:
 8008c68:	b538      	push	{r3, r4, r5, lr}
 8008c6a:	4d07      	ldr	r5, [pc, #28]	; (8008c88 <_write_r+0x20>)
 8008c6c:	4604      	mov	r4, r0
 8008c6e:	4608      	mov	r0, r1
 8008c70:	4611      	mov	r1, r2
 8008c72:	2200      	movs	r2, #0
 8008c74:	602a      	str	r2, [r5, #0]
 8008c76:	461a      	mov	r2, r3
 8008c78:	f7f9 fd89 	bl	800278e <_write>
 8008c7c:	1c43      	adds	r3, r0, #1
 8008c7e:	d102      	bne.n	8008c86 <_write_r+0x1e>
 8008c80:	682b      	ldr	r3, [r5, #0]
 8008c82:	b103      	cbz	r3, 8008c86 <_write_r+0x1e>
 8008c84:	6023      	str	r3, [r4, #0]
 8008c86:	bd38      	pop	{r3, r4, r5, pc}
 8008c88:	20000668 	.word	0x20000668

08008c8c <_close_r>:
 8008c8c:	b538      	push	{r3, r4, r5, lr}
 8008c8e:	4d06      	ldr	r5, [pc, #24]	; (8008ca8 <_close_r+0x1c>)
 8008c90:	2300      	movs	r3, #0
 8008c92:	4604      	mov	r4, r0
 8008c94:	4608      	mov	r0, r1
 8008c96:	602b      	str	r3, [r5, #0]
 8008c98:	f7f9 fd95 	bl	80027c6 <_close>
 8008c9c:	1c43      	adds	r3, r0, #1
 8008c9e:	d102      	bne.n	8008ca6 <_close_r+0x1a>
 8008ca0:	682b      	ldr	r3, [r5, #0]
 8008ca2:	b103      	cbz	r3, 8008ca6 <_close_r+0x1a>
 8008ca4:	6023      	str	r3, [r4, #0]
 8008ca6:	bd38      	pop	{r3, r4, r5, pc}
 8008ca8:	20000668 	.word	0x20000668

08008cac <_fstat_r>:
 8008cac:	b538      	push	{r3, r4, r5, lr}
 8008cae:	4d07      	ldr	r5, [pc, #28]	; (8008ccc <_fstat_r+0x20>)
 8008cb0:	2300      	movs	r3, #0
 8008cb2:	4604      	mov	r4, r0
 8008cb4:	4608      	mov	r0, r1
 8008cb6:	4611      	mov	r1, r2
 8008cb8:	602b      	str	r3, [r5, #0]
 8008cba:	f7f9 fd90 	bl	80027de <_fstat>
 8008cbe:	1c43      	adds	r3, r0, #1
 8008cc0:	d102      	bne.n	8008cc8 <_fstat_r+0x1c>
 8008cc2:	682b      	ldr	r3, [r5, #0]
 8008cc4:	b103      	cbz	r3, 8008cc8 <_fstat_r+0x1c>
 8008cc6:	6023      	str	r3, [r4, #0]
 8008cc8:	bd38      	pop	{r3, r4, r5, pc}
 8008cca:	bf00      	nop
 8008ccc:	20000668 	.word	0x20000668

08008cd0 <_isatty_r>:
 8008cd0:	b538      	push	{r3, r4, r5, lr}
 8008cd2:	4d06      	ldr	r5, [pc, #24]	; (8008cec <_isatty_r+0x1c>)
 8008cd4:	2300      	movs	r3, #0
 8008cd6:	4604      	mov	r4, r0
 8008cd8:	4608      	mov	r0, r1
 8008cda:	602b      	str	r3, [r5, #0]
 8008cdc:	f7f9 fd8f 	bl	80027fe <_isatty>
 8008ce0:	1c43      	adds	r3, r0, #1
 8008ce2:	d102      	bne.n	8008cea <_isatty_r+0x1a>
 8008ce4:	682b      	ldr	r3, [r5, #0]
 8008ce6:	b103      	cbz	r3, 8008cea <_isatty_r+0x1a>
 8008ce8:	6023      	str	r3, [r4, #0]
 8008cea:	bd38      	pop	{r3, r4, r5, pc}
 8008cec:	20000668 	.word	0x20000668

08008cf0 <_lseek_r>:
 8008cf0:	b538      	push	{r3, r4, r5, lr}
 8008cf2:	4d07      	ldr	r5, [pc, #28]	; (8008d10 <_lseek_r+0x20>)
 8008cf4:	4604      	mov	r4, r0
 8008cf6:	4608      	mov	r0, r1
 8008cf8:	4611      	mov	r1, r2
 8008cfa:	2200      	movs	r2, #0
 8008cfc:	602a      	str	r2, [r5, #0]
 8008cfe:	461a      	mov	r2, r3
 8008d00:	f7f9 fd88 	bl	8002814 <_lseek>
 8008d04:	1c43      	adds	r3, r0, #1
 8008d06:	d102      	bne.n	8008d0e <_lseek_r+0x1e>
 8008d08:	682b      	ldr	r3, [r5, #0]
 8008d0a:	b103      	cbz	r3, 8008d0e <_lseek_r+0x1e>
 8008d0c:	6023      	str	r3, [r4, #0]
 8008d0e:	bd38      	pop	{r3, r4, r5, pc}
 8008d10:	20000668 	.word	0x20000668

08008d14 <_read_r>:
 8008d14:	b538      	push	{r3, r4, r5, lr}
 8008d16:	4d07      	ldr	r5, [pc, #28]	; (8008d34 <_read_r+0x20>)
 8008d18:	4604      	mov	r4, r0
 8008d1a:	4608      	mov	r0, r1
 8008d1c:	4611      	mov	r1, r2
 8008d1e:	2200      	movs	r2, #0
 8008d20:	602a      	str	r2, [r5, #0]
 8008d22:	461a      	mov	r2, r3
 8008d24:	f7f9 fd16 	bl	8002754 <_read>
 8008d28:	1c43      	adds	r3, r0, #1
 8008d2a:	d102      	bne.n	8008d32 <_read_r+0x1e>
 8008d2c:	682b      	ldr	r3, [r5, #0]
 8008d2e:	b103      	cbz	r3, 8008d32 <_read_r+0x1e>
 8008d30:	6023      	str	r3, [r4, #0]
 8008d32:	bd38      	pop	{r3, r4, r5, pc}
 8008d34:	20000668 	.word	0x20000668

08008d38 <_init>:
 8008d38:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008d3a:	bf00      	nop
 8008d3c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008d3e:	bc08      	pop	{r3}
 8008d40:	469e      	mov	lr, r3
 8008d42:	4770      	bx	lr

08008d44 <_fini>:
 8008d44:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008d46:	bf00      	nop
 8008d48:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008d4a:	bc08      	pop	{r3}
 8008d4c:	469e      	mov	lr, r3
 8008d4e:	4770      	bx	lr
