#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Fri Jan 25 10:20:38 2019
# Process ID: 20958
# Current directory: /home/stone/fpga/ws2811fade/ws2811fade.runs/LEDcpu_ws2811fader_0_1_synth_1
# Command line: vivado -log LEDcpu_ws2811fader_0_1.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source LEDcpu_ws2811fader_0_1.tcl
# Log file: /home/stone/fpga/ws2811fade/ws2811fade.runs/LEDcpu_ws2811fader_0_1_synth_1/LEDcpu_ws2811fader_0_1.vds
# Journal file: /home/stone/fpga/ws2811fade/ws2811fade.runs/LEDcpu_ws2811fader_0_1_synth_1/vivado.jou
#-----------------------------------------------------------
source LEDcpu_ws2811fader_0_1.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/stone/fpga/ip_repo/ws2811fader_1.0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/blockchains/bin/xilinx/Vivado/2018.3/data/ip'.
Command: synth_design -top LEDcpu_ws2811fader_0_1 -part xc7z020clg484-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 20993 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 1378.887 ; gain = 24.777 ; free physical = 36535 ; free virtual = 113853
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'LEDcpu_ws2811fader_0_1' [/home/stone/fpga/ws2811fade/ws2811fade.srcs/sources_1/bd/LEDcpu/ip/LEDcpu_ws2811fader_0_1/synth/LEDcpu_ws2811fader_0_1.v:56]
INFO: [Synth 8-6157] synthesizing module 'ws2811fader_v1_0' [/home/stone/fpga/ws2811fade/ws2811fade.srcs/sources_1/bd/LEDcpu/ipshared/b7e4/hdl/ws2811fader_v1_0.v:4]
	Parameter C_S00_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S00_AXI_ADDR_WIDTH bound to: 16 - type: integer 
	Parameter C_S_AXI_INTR_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_INTR_ADDR_WIDTH bound to: 16 - type: integer 
	Parameter C_NUM_OF_INTR bound to: 1 - type: integer 
	Parameter C_INTR_SENSITIVITY bound to: -1 - type: integer 
	Parameter C_INTR_ACTIVE_STATE bound to: -1 - type: integer 
	Parameter C_IRQ_SENSITIVITY bound to: 1 - type: integer 
	Parameter C_IRQ_ACTIVE_STATE bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'ws2811fader_v1_0_S00_AXI' [/home/stone/fpga/ws2811fade/ws2811fade.srcs/sources_1/bd/LEDcpu/ipshared/b7e4/hdl/ws2811fader_v1_0_S00_AXI.v:4]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 16 - type: integer 
	Parameter ADDR_LSB bound to: 2 - type: integer 
	Parameter OPT_MEM_ADDR_BITS bound to: 12 - type: integer 
	Parameter NUM_LEDS bound to: 1000 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'ws2811fader' [/home/stone/fpga/ws2811fade/ws2811fade.srcs/sources_1/bd/LEDcpu/ipshared/b7e4/hdl/ws2811fader.v:8]
INFO: [Synth 8-6155] done synthesizing module 'ws2811fader' (1#1) [/home/stone/fpga/ws2811fade/ws2811fade.srcs/sources_1/bd/LEDcpu/ipshared/b7e4/hdl/ws2811fader.v:8]
WARNING: [Synth 8-3936] Found unconnected internal register 'curCol_reg' and it is trimmed from '32' to '24' bits. [/home/stone/fpga/ws2811fade/ws2811fade.srcs/sources_1/bd/LEDcpu/ipshared/b7e4/hdl/ws2811fader_v1_0_S00_AXI.v:450]
INFO: [Synth 8-6155] done synthesizing module 'ws2811fader_v1_0_S00_AXI' (2#1) [/home/stone/fpga/ws2811fade/ws2811fade.srcs/sources_1/bd/LEDcpu/ipshared/b7e4/hdl/ws2811fader_v1_0_S00_AXI.v:4]
INFO: [Synth 8-6157] synthesizing module 'ws2811fader_v1_0_S_AXI_INTR' [/home/stone/fpga/ws2811fade/ws2811fade.srcs/sources_1/bd/LEDcpu/ipshared/b7e4/hdl/ws2811fader_v1_0_S_AXI_INTR.v:4]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 16 - type: integer 
	Parameter C_NUM_OF_INTR bound to: 1 - type: integer 
	Parameter C_INTR_SENSITIVITY bound to: -1 - type: integer 
	Parameter C_INTR_ACTIVE_STATE bound to: -1 - type: integer 
	Parameter C_IRQ_SENSITIVITY bound to: 1 - type: integer 
	Parameter C_IRQ_ACTIVE_STATE bound to: 1 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element intr_all_ff_reg was removed.  [/home/stone/fpga/ws2811fade/ws2811fade.srcs/sources_1/bd/LEDcpu/ipshared/b7e4/hdl/ws2811fader_v1_0_S_AXI_INTR.v:512]
INFO: [Synth 8-6155] done synthesizing module 'ws2811fader_v1_0_S_AXI_INTR' (3#1) [/home/stone/fpga/ws2811fade/ws2811fade.srcs/sources_1/bd/LEDcpu/ipshared/b7e4/hdl/ws2811fader_v1_0_S_AXI_INTR.v:4]
INFO: [Synth 8-6155] done synthesizing module 'ws2811fader_v1_0' (4#1) [/home/stone/fpga/ws2811fade/ws2811fade.srcs/sources_1/bd/LEDcpu/ipshared/b7e4/hdl/ws2811fader_v1_0.v:4]
INFO: [Synth 8-6155] done synthesizing module 'LEDcpu_ws2811fader_0_1' (5#1) [/home/stone/fpga/ws2811fade/ws2811fade.srcs/sources_1/bd/LEDcpu/ip/LEDcpu_ws2811fader_0_1/synth/LEDcpu_ws2811fader_0_1.v:56]
WARNING: [Synth 8-3331] design ws2811fader_v1_0_S_AXI_INTR has unconnected port S_AXI_AWPROT[2]
WARNING: [Synth 8-3331] design ws2811fader_v1_0_S_AXI_INTR has unconnected port S_AXI_AWPROT[1]
WARNING: [Synth 8-3331] design ws2811fader_v1_0_S_AXI_INTR has unconnected port S_AXI_AWPROT[0]
WARNING: [Synth 8-3331] design ws2811fader_v1_0_S_AXI_INTR has unconnected port S_AXI_WDATA[31]
WARNING: [Synth 8-3331] design ws2811fader_v1_0_S_AXI_INTR has unconnected port S_AXI_WDATA[30]
WARNING: [Synth 8-3331] design ws2811fader_v1_0_S_AXI_INTR has unconnected port S_AXI_WDATA[29]
WARNING: [Synth 8-3331] design ws2811fader_v1_0_S_AXI_INTR has unconnected port S_AXI_WDATA[28]
WARNING: [Synth 8-3331] design ws2811fader_v1_0_S_AXI_INTR has unconnected port S_AXI_WDATA[27]
WARNING: [Synth 8-3331] design ws2811fader_v1_0_S_AXI_INTR has unconnected port S_AXI_WDATA[26]
WARNING: [Synth 8-3331] design ws2811fader_v1_0_S_AXI_INTR has unconnected port S_AXI_WDATA[25]
WARNING: [Synth 8-3331] design ws2811fader_v1_0_S_AXI_INTR has unconnected port S_AXI_WDATA[24]
WARNING: [Synth 8-3331] design ws2811fader_v1_0_S_AXI_INTR has unconnected port S_AXI_WDATA[23]
WARNING: [Synth 8-3331] design ws2811fader_v1_0_S_AXI_INTR has unconnected port S_AXI_WDATA[22]
WARNING: [Synth 8-3331] design ws2811fader_v1_0_S_AXI_INTR has unconnected port S_AXI_WDATA[21]
WARNING: [Synth 8-3331] design ws2811fader_v1_0_S_AXI_INTR has unconnected port S_AXI_WDATA[20]
WARNING: [Synth 8-3331] design ws2811fader_v1_0_S_AXI_INTR has unconnected port S_AXI_WDATA[19]
WARNING: [Synth 8-3331] design ws2811fader_v1_0_S_AXI_INTR has unconnected port S_AXI_WDATA[18]
WARNING: [Synth 8-3331] design ws2811fader_v1_0_S_AXI_INTR has unconnected port S_AXI_WDATA[17]
WARNING: [Synth 8-3331] design ws2811fader_v1_0_S_AXI_INTR has unconnected port S_AXI_WDATA[16]
WARNING: [Synth 8-3331] design ws2811fader_v1_0_S_AXI_INTR has unconnected port S_AXI_WDATA[15]
WARNING: [Synth 8-3331] design ws2811fader_v1_0_S_AXI_INTR has unconnected port S_AXI_WDATA[14]
WARNING: [Synth 8-3331] design ws2811fader_v1_0_S_AXI_INTR has unconnected port S_AXI_WDATA[13]
WARNING: [Synth 8-3331] design ws2811fader_v1_0_S_AXI_INTR has unconnected port S_AXI_WDATA[12]
WARNING: [Synth 8-3331] design ws2811fader_v1_0_S_AXI_INTR has unconnected port S_AXI_WDATA[11]
WARNING: [Synth 8-3331] design ws2811fader_v1_0_S_AXI_INTR has unconnected port S_AXI_WDATA[10]
WARNING: [Synth 8-3331] design ws2811fader_v1_0_S_AXI_INTR has unconnected port S_AXI_WDATA[9]
WARNING: [Synth 8-3331] design ws2811fader_v1_0_S_AXI_INTR has unconnected port S_AXI_WDATA[8]
WARNING: [Synth 8-3331] design ws2811fader_v1_0_S_AXI_INTR has unconnected port S_AXI_WDATA[7]
WARNING: [Synth 8-3331] design ws2811fader_v1_0_S_AXI_INTR has unconnected port S_AXI_WDATA[6]
WARNING: [Synth 8-3331] design ws2811fader_v1_0_S_AXI_INTR has unconnected port S_AXI_WDATA[5]
WARNING: [Synth 8-3331] design ws2811fader_v1_0_S_AXI_INTR has unconnected port S_AXI_WDATA[4]
WARNING: [Synth 8-3331] design ws2811fader_v1_0_S_AXI_INTR has unconnected port S_AXI_WDATA[3]
WARNING: [Synth 8-3331] design ws2811fader_v1_0_S_AXI_INTR has unconnected port S_AXI_WDATA[2]
WARNING: [Synth 8-3331] design ws2811fader_v1_0_S_AXI_INTR has unconnected port S_AXI_WDATA[1]
WARNING: [Synth 8-3331] design ws2811fader_v1_0_S_AXI_INTR has unconnected port S_AXI_WSTRB[3]
WARNING: [Synth 8-3331] design ws2811fader_v1_0_S_AXI_INTR has unconnected port S_AXI_WSTRB[2]
WARNING: [Synth 8-3331] design ws2811fader_v1_0_S_AXI_INTR has unconnected port S_AXI_WSTRB[1]
WARNING: [Synth 8-3331] design ws2811fader_v1_0_S_AXI_INTR has unconnected port S_AXI_WSTRB[0]
WARNING: [Synth 8-3331] design ws2811fader_v1_0_S_AXI_INTR has unconnected port S_AXI_ARPROT[2]
WARNING: [Synth 8-3331] design ws2811fader_v1_0_S_AXI_INTR has unconnected port S_AXI_ARPROT[1]
WARNING: [Synth 8-3331] design ws2811fader_v1_0_S_AXI_INTR has unconnected port S_AXI_ARPROT[0]
WARNING: [Synth 8-3331] design ws2811fader_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[2]
WARNING: [Synth 8-3331] design ws2811fader_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[1]
WARNING: [Synth 8-3331] design ws2811fader_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[0]
WARNING: [Synth 8-3331] design ws2811fader_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[2]
WARNING: [Synth 8-3331] design ws2811fader_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[1]
WARNING: [Synth 8-3331] design ws2811fader_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1424.637 ; gain = 70.527 ; free physical = 36548 ; free virtual = 113864
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1424.637 ; gain = 70.527 ; free physical = 36548 ; free virtual = 113865
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1424.637 ; gain = 70.527 ; free physical = 36548 ; free virtual = 113865
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1791.652 ; gain = 0.000 ; free physical = 36275 ; free virtual = 113592
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1791.652 ; gain = 0.000 ; free physical = 36275 ; free virtual = 113592
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
Constraint Validation Runtime : Time (s): cpu = 00:00:00.10 ; elapsed = 00:00:00.10 . Memory (MB): peak = 1793.652 ; gain = 2.000 ; free physical = 36272 ; free virtual = 113589
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1793.652 ; gain = 439.543 ; free physical = 36343 ; free virtual = 113660
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1793.652 ; gain = 439.543 ; free physical = 36343 ; free virtual = 113660
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1793.652 ; gain = 439.543 ; free physical = 36343 ; free virtual = 113660
---------------------------------------------------------------------------------
INFO: [Synth 8-4471] merging register 'led_num_reg[9:0]' into 'curLed_reg[9:0]' [/home/stone/fpga/ws2811fade/ws2811fade.srcs/sources_1/bd/LEDcpu/ipshared/b7e4/hdl/ws2811fader.v:88]
INFO: [Synth 8-5546] ROM "led_num" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "bitNum" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rgb" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "colorData" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "intr" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1793.652 ; gain = 439.543 ; free physical = 36335 ; free virtual = 113653
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 2     
	   2 Input      7 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 6     
	               24 Bit    Registers := 2     
	               16 Bit    Registers := 4     
	               10 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 4     
	                1 Bit    Registers := 26    
+---RAMs : 
	              31K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 11    
	   4 Input     32 Bit        Muxes := 5     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 24    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module ws2811fader 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
+---Registers : 
	               24 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 13    
Module ws2811fader_v1_0_S00_AXI 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 5     
	               24 Bit    Registers := 1     
	               16 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---RAMs : 
	              31K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 9     
	   4 Input     32 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 5     
Module ws2811fader_v1_0_S_AXI_INTR 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 17    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 6     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5546] ROM "inst/ws2811fader_v1_0_S00_AXI_inst/nolabel_line452/rgb" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "inst/ws2811fader_v1_0_S_AXI_INTR_inst/intr" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
WARNING: [Synth 8-3331] design LEDcpu_ws2811fader_0_1 has unconnected port s00_axi_awprot[2]
WARNING: [Synth 8-3331] design LEDcpu_ws2811fader_0_1 has unconnected port s00_axi_awprot[1]
WARNING: [Synth 8-3331] design LEDcpu_ws2811fader_0_1 has unconnected port s00_axi_awprot[0]
WARNING: [Synth 8-3331] design LEDcpu_ws2811fader_0_1 has unconnected port s00_axi_arprot[2]
WARNING: [Synth 8-3331] design LEDcpu_ws2811fader_0_1 has unconnected port s00_axi_arprot[1]
WARNING: [Synth 8-3331] design LEDcpu_ws2811fader_0_1 has unconnected port s00_axi_arprot[0]
WARNING: [Synth 8-3331] design LEDcpu_ws2811fader_0_1 has unconnected port s_axi_intr_awprot[2]
WARNING: [Synth 8-3331] design LEDcpu_ws2811fader_0_1 has unconnected port s_axi_intr_awprot[1]
WARNING: [Synth 8-3331] design LEDcpu_ws2811fader_0_1 has unconnected port s_axi_intr_awprot[0]
WARNING: [Synth 8-3331] design LEDcpu_ws2811fader_0_1 has unconnected port s_axi_intr_wdata[31]
WARNING: [Synth 8-3331] design LEDcpu_ws2811fader_0_1 has unconnected port s_axi_intr_wdata[30]
WARNING: [Synth 8-3331] design LEDcpu_ws2811fader_0_1 has unconnected port s_axi_intr_wdata[29]
WARNING: [Synth 8-3331] design LEDcpu_ws2811fader_0_1 has unconnected port s_axi_intr_wdata[28]
WARNING: [Synth 8-3331] design LEDcpu_ws2811fader_0_1 has unconnected port s_axi_intr_wdata[27]
WARNING: [Synth 8-3331] design LEDcpu_ws2811fader_0_1 has unconnected port s_axi_intr_wdata[26]
WARNING: [Synth 8-3331] design LEDcpu_ws2811fader_0_1 has unconnected port s_axi_intr_wdata[25]
WARNING: [Synth 8-3331] design LEDcpu_ws2811fader_0_1 has unconnected port s_axi_intr_wdata[24]
WARNING: [Synth 8-3331] design LEDcpu_ws2811fader_0_1 has unconnected port s_axi_intr_wdata[23]
WARNING: [Synth 8-3331] design LEDcpu_ws2811fader_0_1 has unconnected port s_axi_intr_wdata[22]
WARNING: [Synth 8-3331] design LEDcpu_ws2811fader_0_1 has unconnected port s_axi_intr_wdata[21]
WARNING: [Synth 8-3331] design LEDcpu_ws2811fader_0_1 has unconnected port s_axi_intr_wdata[20]
WARNING: [Synth 8-3331] design LEDcpu_ws2811fader_0_1 has unconnected port s_axi_intr_wdata[19]
WARNING: [Synth 8-3331] design LEDcpu_ws2811fader_0_1 has unconnected port s_axi_intr_wdata[18]
WARNING: [Synth 8-3331] design LEDcpu_ws2811fader_0_1 has unconnected port s_axi_intr_wdata[17]
WARNING: [Synth 8-3331] design LEDcpu_ws2811fader_0_1 has unconnected port s_axi_intr_wdata[16]
WARNING: [Synth 8-3331] design LEDcpu_ws2811fader_0_1 has unconnected port s_axi_intr_wdata[15]
WARNING: [Synth 8-3331] design LEDcpu_ws2811fader_0_1 has unconnected port s_axi_intr_wdata[14]
WARNING: [Synth 8-3331] design LEDcpu_ws2811fader_0_1 has unconnected port s_axi_intr_wdata[13]
WARNING: [Synth 8-3331] design LEDcpu_ws2811fader_0_1 has unconnected port s_axi_intr_wdata[12]
WARNING: [Synth 8-3331] design LEDcpu_ws2811fader_0_1 has unconnected port s_axi_intr_wdata[11]
WARNING: [Synth 8-3331] design LEDcpu_ws2811fader_0_1 has unconnected port s_axi_intr_wdata[10]
WARNING: [Synth 8-3331] design LEDcpu_ws2811fader_0_1 has unconnected port s_axi_intr_wdata[9]
WARNING: [Synth 8-3331] design LEDcpu_ws2811fader_0_1 has unconnected port s_axi_intr_wdata[8]
WARNING: [Synth 8-3331] design LEDcpu_ws2811fader_0_1 has unconnected port s_axi_intr_wdata[7]
WARNING: [Synth 8-3331] design LEDcpu_ws2811fader_0_1 has unconnected port s_axi_intr_wdata[6]
WARNING: [Synth 8-3331] design LEDcpu_ws2811fader_0_1 has unconnected port s_axi_intr_wdata[5]
WARNING: [Synth 8-3331] design LEDcpu_ws2811fader_0_1 has unconnected port s_axi_intr_wdata[4]
WARNING: [Synth 8-3331] design LEDcpu_ws2811fader_0_1 has unconnected port s_axi_intr_wdata[3]
WARNING: [Synth 8-3331] design LEDcpu_ws2811fader_0_1 has unconnected port s_axi_intr_wdata[2]
WARNING: [Synth 8-3331] design LEDcpu_ws2811fader_0_1 has unconnected port s_axi_intr_wdata[1]
WARNING: [Synth 8-3331] design LEDcpu_ws2811fader_0_1 has unconnected port s_axi_intr_wstrb[3]
WARNING: [Synth 8-3331] design LEDcpu_ws2811fader_0_1 has unconnected port s_axi_intr_wstrb[2]
WARNING: [Synth 8-3331] design LEDcpu_ws2811fader_0_1 has unconnected port s_axi_intr_wstrb[1]
WARNING: [Synth 8-3331] design LEDcpu_ws2811fader_0_1 has unconnected port s_axi_intr_wstrb[0]
WARNING: [Synth 8-3331] design LEDcpu_ws2811fader_0_1 has unconnected port s_axi_intr_arprot[2]
WARNING: [Synth 8-3331] design LEDcpu_ws2811fader_0_1 has unconnected port s_axi_intr_arprot[1]
WARNING: [Synth 8-3331] design LEDcpu_ws2811fader_0_1 has unconnected port s_axi_intr_arprot[0]
INFO: [Synth 8-3886] merging instance 'inst/ws2811fader_v1_0_S_AXI_INTR_inst/axi_rresp_reg[0]' (FDRE) to 'inst/ws2811fader_v1_0_S_AXI_INTR_inst/axi_rresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/ws2811fader_v1_0_S_AXI_INTR_inst/axi_rresp_reg[1] )
INFO: [Synth 8-3886] merging instance 'inst/ws2811fader_v1_0_S_AXI_INTR_inst/axi_rdata_reg[1]' (FDRE) to 'inst/ws2811fader_v1_0_S_AXI_INTR_inst/axi_rdata_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/ws2811fader_v1_0_S_AXI_INTR_inst/axi_rdata_reg[2]' (FDRE) to 'inst/ws2811fader_v1_0_S_AXI_INTR_inst/axi_rdata_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/ws2811fader_v1_0_S_AXI_INTR_inst/axi_rdata_reg[3]' (FDRE) to 'inst/ws2811fader_v1_0_S_AXI_INTR_inst/axi_rdata_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/ws2811fader_v1_0_S_AXI_INTR_inst/axi_rdata_reg[4]' (FDRE) to 'inst/ws2811fader_v1_0_S_AXI_INTR_inst/axi_rdata_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/ws2811fader_v1_0_S_AXI_INTR_inst/axi_rdata_reg[5]' (FDRE) to 'inst/ws2811fader_v1_0_S_AXI_INTR_inst/axi_rdata_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/ws2811fader_v1_0_S_AXI_INTR_inst/axi_rdata_reg[6]' (FDRE) to 'inst/ws2811fader_v1_0_S_AXI_INTR_inst/axi_rdata_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst/ws2811fader_v1_0_S_AXI_INTR_inst/axi_rdata_reg[7]' (FDRE) to 'inst/ws2811fader_v1_0_S_AXI_INTR_inst/axi_rdata_reg[8]'
INFO: [Synth 8-3886] merging instance 'inst/ws2811fader_v1_0_S_AXI_INTR_inst/axi_rdata_reg[8]' (FDRE) to 'inst/ws2811fader_v1_0_S_AXI_INTR_inst/axi_rdata_reg[9]'
INFO: [Synth 8-3886] merging instance 'inst/ws2811fader_v1_0_S_AXI_INTR_inst/axi_rdata_reg[9]' (FDRE) to 'inst/ws2811fader_v1_0_S_AXI_INTR_inst/axi_rdata_reg[10]'
INFO: [Synth 8-3886] merging instance 'inst/ws2811fader_v1_0_S_AXI_INTR_inst/axi_rdata_reg[10]' (FDRE) to 'inst/ws2811fader_v1_0_S_AXI_INTR_inst/axi_rdata_reg[11]'
INFO: [Synth 8-3886] merging instance 'inst/ws2811fader_v1_0_S_AXI_INTR_inst/axi_rdata_reg[11]' (FDRE) to 'inst/ws2811fader_v1_0_S_AXI_INTR_inst/axi_rdata_reg[12]'
INFO: [Synth 8-3886] merging instance 'inst/ws2811fader_v1_0_S_AXI_INTR_inst/axi_rdata_reg[12]' (FDRE) to 'inst/ws2811fader_v1_0_S_AXI_INTR_inst/axi_rdata_reg[13]'
INFO: [Synth 8-3886] merging instance 'inst/ws2811fader_v1_0_S_AXI_INTR_inst/axi_rdata_reg[13]' (FDRE) to 'inst/ws2811fader_v1_0_S_AXI_INTR_inst/axi_rdata_reg[14]'
INFO: [Synth 8-3886] merging instance 'inst/ws2811fader_v1_0_S_AXI_INTR_inst/axi_rdata_reg[14]' (FDRE) to 'inst/ws2811fader_v1_0_S_AXI_INTR_inst/axi_rdata_reg[15]'
INFO: [Synth 8-3886] merging instance 'inst/ws2811fader_v1_0_S_AXI_INTR_inst/axi_rdata_reg[15]' (FDRE) to 'inst/ws2811fader_v1_0_S_AXI_INTR_inst/axi_rdata_reg[16]'
INFO: [Synth 8-3886] merging instance 'inst/ws2811fader_v1_0_S_AXI_INTR_inst/axi_rdata_reg[16]' (FDRE) to 'inst/ws2811fader_v1_0_S_AXI_INTR_inst/axi_rdata_reg[17]'
INFO: [Synth 8-3886] merging instance 'inst/ws2811fader_v1_0_S_AXI_INTR_inst/axi_rdata_reg[17]' (FDRE) to 'inst/ws2811fader_v1_0_S_AXI_INTR_inst/axi_rdata_reg[18]'
INFO: [Synth 8-3886] merging instance 'inst/ws2811fader_v1_0_S_AXI_INTR_inst/axi_rdata_reg[18]' (FDRE) to 'inst/ws2811fader_v1_0_S_AXI_INTR_inst/axi_rdata_reg[19]'
INFO: [Synth 8-3886] merging instance 'inst/ws2811fader_v1_0_S_AXI_INTR_inst/axi_rdata_reg[19]' (FDRE) to 'inst/ws2811fader_v1_0_S_AXI_INTR_inst/axi_rdata_reg[20]'
INFO: [Synth 8-3886] merging instance 'inst/ws2811fader_v1_0_S_AXI_INTR_inst/axi_rdata_reg[20]' (FDRE) to 'inst/ws2811fader_v1_0_S_AXI_INTR_inst/axi_rdata_reg[21]'
INFO: [Synth 8-3886] merging instance 'inst/ws2811fader_v1_0_S_AXI_INTR_inst/axi_rdata_reg[21]' (FDRE) to 'inst/ws2811fader_v1_0_S_AXI_INTR_inst/axi_rdata_reg[22]'
INFO: [Synth 8-3886] merging instance 'inst/ws2811fader_v1_0_S_AXI_INTR_inst/axi_rdata_reg[22]' (FDRE) to 'inst/ws2811fader_v1_0_S_AXI_INTR_inst/axi_rdata_reg[23]'
INFO: [Synth 8-3886] merging instance 'inst/ws2811fader_v1_0_S_AXI_INTR_inst/axi_rdata_reg[23]' (FDRE) to 'inst/ws2811fader_v1_0_S_AXI_INTR_inst/axi_rdata_reg[24]'
INFO: [Synth 8-3886] merging instance 'inst/ws2811fader_v1_0_S_AXI_INTR_inst/axi_rdata_reg[24]' (FDRE) to 'inst/ws2811fader_v1_0_S_AXI_INTR_inst/axi_rdata_reg[25]'
INFO: [Synth 8-3886] merging instance 'inst/ws2811fader_v1_0_S_AXI_INTR_inst/axi_rdata_reg[25]' (FDRE) to 'inst/ws2811fader_v1_0_S_AXI_INTR_inst/axi_rdata_reg[26]'
INFO: [Synth 8-3886] merging instance 'inst/ws2811fader_v1_0_S_AXI_INTR_inst/axi_rdata_reg[26]' (FDRE) to 'inst/ws2811fader_v1_0_S_AXI_INTR_inst/axi_rdata_reg[27]'
INFO: [Synth 8-3886] merging instance 'inst/ws2811fader_v1_0_S_AXI_INTR_inst/axi_rdata_reg[27]' (FDRE) to 'inst/ws2811fader_v1_0_S_AXI_INTR_inst/axi_rdata_reg[28]'
INFO: [Synth 8-3886] merging instance 'inst/ws2811fader_v1_0_S_AXI_INTR_inst/axi_rdata_reg[28]' (FDRE) to 'inst/ws2811fader_v1_0_S_AXI_INTR_inst/axi_rdata_reg[29]'
INFO: [Synth 8-3886] merging instance 'inst/ws2811fader_v1_0_S_AXI_INTR_inst/axi_rdata_reg[29]' (FDRE) to 'inst/ws2811fader_v1_0_S_AXI_INTR_inst/axi_rdata_reg[30]'
INFO: [Synth 8-3886] merging instance 'inst/ws2811fader_v1_0_S_AXI_INTR_inst/axi_rdata_reg[30]' (FDRE) to 'inst/ws2811fader_v1_0_S_AXI_INTR_inst/axi_rdata_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/ws2811fader_v1_0_S_AXI_INTR_inst/axi_rdata_reg[31] )
INFO: [Synth 8-3886] merging instance 'inst/ws2811fader_v1_0_S_AXI_INTR_inst/axi_bresp_reg[0]' (FDRE) to 'inst/ws2811fader_v1_0_S_AXI_INTR_inst/axi_bresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/ws2811fader_v1_0_S_AXI_INTR_inst/axi_bresp_reg[1] )
INFO: [Synth 8-3886] merging instance 'inst/ws2811fader_v1_0_S00_AXI_inst/axi_rresp_reg[0]' (FDRE) to 'inst/ws2811fader_v1_0_S00_AXI_inst/axi_rresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/ws2811fader_v1_0_S00_AXI_inst/axi_rresp_reg[1] )
INFO: [Synth 8-3886] merging instance 'inst/ws2811fader_v1_0_S00_AXI_inst/axi_bresp_reg[0]' (FDRE) to 'inst/ws2811fader_v1_0_S00_AXI_inst/axi_bresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/ws2811fader_v1_0_S00_AXI_inst/axi_bresp_reg[1] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1793.652 ; gain = 439.543 ; free physical = 36319 ; free virtual = 113641
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping  Report (see note below)
+--------------------------+---------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name               | RTL Object    | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+--------------------------+---------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|ws2811fader_v1_0_S00_AXI: | colorData_reg | 1 K x 32(READ_FIRST)   | W |   | 1 K x 24(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
+--------------------------+---------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 1793.652 ; gain = 439.543 ; free physical = 36184 ; free virtual = 113507
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 1793.652 ; gain = 439.543 ; free physical = 36184 ; free virtual = 113507
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping  Report
+--------------------------+---------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name               | RTL Object    | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+--------------------------+---------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|ws2811fader_v1_0_S00_AXI: | colorData_reg | 1 K x 32(READ_FIRST)   | W |   | 1 K x 24(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
+--------------------------+---------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 1793.652 ; gain = 439.543 ; free physical = 36182 ; free virtual = 113504
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 1793.652 ; gain = 439.543 ; free physical = 36181 ; free virtual = 113504
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 1793.652 ; gain = 439.543 ; free physical = 36181 ; free virtual = 113504
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 1793.652 ; gain = 439.543 ; free physical = 36181 ; free virtual = 113504
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 1793.652 ; gain = 439.543 ; free physical = 36181 ; free virtual = 113504
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 1793.652 ; gain = 439.543 ; free physical = 36180 ; free virtual = 113503
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 1793.652 ; gain = 439.543 ; free physical = 36180 ; free virtual = 113503
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |CARRY4     |     4|
|2     |LUT1       |     9|
|3     |LUT2       |    14|
|4     |LUT3       |    16|
|5     |LUT4       |    25|
|6     |LUT5       |    32|
|7     |LUT6       |    97|
|8     |MUXF7      |     3|
|9     |MUXF8      |     1|
|10    |RAMB36E1_1 |     1|
|11    |FDRE       |   253|
|12    |FDSE       |     6|
+------+-----------+------+

Report Instance Areas: 
+------+-------------------------------------+----------------------------+------+
|      |Instance                             |Module                      |Cells |
+------+-------------------------------------+----------------------------+------+
|1     |top                                  |                            |   461|
|2     |  inst                               |ws2811fader_v1_0            |   461|
|3     |    ws2811fader_v1_0_S00_AXI_inst    |ws2811fader_v1_0_S00_AXI    |   401|
|4     |      nolabel_line452                |ws2811fader                 |   102|
|5     |    ws2811fader_v1_0_S_AXI_INTR_inst |ws2811fader_v1_0_S_AXI_INTR |    60|
+------+-------------------------------------+----------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 1793.652 ; gain = 439.543 ; free physical = 36180 ; free virtual = 113503
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 47 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 1793.652 ; gain = 70.527 ; free physical = 36239 ; free virtual = 113562
Synthesis Optimization Complete : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1793.652 ; gain = 439.543 ; free physical = 36239 ; free virtual = 113562
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 9 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1801.660 ; gain = 0.000 ; free physical = 36177 ; free virtual = 113500
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
71 Infos, 97 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 1801.660 ; gain = 447.773 ; free physical = 36235 ; free virtual = 113557
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1801.660 ; gain = 0.000 ; free physical = 36235 ; free virtual = 113557
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/home/stone/fpga/ws2811fade/ws2811fade.runs/LEDcpu_ws2811fader_0_1_synth_1/LEDcpu_ws2811fader_0_1.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP LEDcpu_ws2811fader_0_1, cache-ID = 135a938e08de553a
INFO: [Coretcl 2-1174] Renamed 4 cell refs.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1825.672 ; gain = 0.000 ; free physical = 36236 ; free virtual = 113560
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/home/stone/fpga/ws2811fade/ws2811fade.runs/LEDcpu_ws2811fader_0_1_synth_1/LEDcpu_ws2811fader_0_1.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file LEDcpu_ws2811fader_0_1_utilization_synth.rpt -pb LEDcpu_ws2811fader_0_1_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Jan 25 10:21:00 2019...
