-- Copyright (C) 1991-2012 Altera Corporation
-- Your use of Altera Corporation's design tools, logic functions 
-- and other software and tools, and its AMPP partner logic 
-- functions, and any output files from any of the foregoing 
-- (including device programming or simulation files), and any 
-- associated documentation or information are expressly subject 
-- to the terms and conditions of the Altera Program License 
-- Subscription Agreement, Altera MegaCore Function License 
-- Agreement, or other applicable license agreement, including, 
-- without limitation, that your use is for the sole purpose of 
-- programming logic devices manufactured by Altera and sold by 
-- Altera or its authorized distributors.  Please refer to the 
-- applicable agreement for further details.

-- VENDOR "Altera"
-- PROGRAM "Quartus II 64-Bit"
-- VERSION "Version 12.1 Build 177 11/07/2012 SJ Full Version"

-- DATE "01/05/2017 09:43:49"

-- 
-- Device: Altera EP4CE6F17C8 Package FBGA256
-- 

-- 
-- This VHDL file should be used for ModelSim-Altera (VHDL) only
-- 

LIBRARY ALTERA;
LIBRARY CYCLONEIVE;
LIBRARY IEEE;
USE ALTERA.ALTERA_PRIMITIVES_COMPONENTS.ALL;
USE CYCLONEIVE.CYCLONEIVE_COMPONENTS.ALL;
USE IEEE.STD_LOGIC_1164.ALL;

ENTITY 	top_level IS
    PORT (
	altera_reserved_tms : IN std_logic := '0';
	altera_reserved_tck : IN std_logic := '0';
	altera_reserved_tdi : IN std_logic := '0';
	altera_reserved_tdo : OUT std_logic;
	sdram_cas_n : OUT std_logic;
	clk : IN std_logic;
	rst_n : IN std_logic;
	sdram_dq : INOUT std_logic_vector(15 DOWNTO 0);
	sdram_cke : OUT std_logic;
	sdram_cs_n : OUT std_logic;
	sdram_ras_n : OUT std_logic;
	sdram_we_n : OUT std_logic;
	sdram_clk : OUT std_logic;
	pio_led_export : OUT std_logic_vector(3 DOWNTO 0);
	sdram_addr : OUT std_logic_vector(12 DOWNTO 0);
	sdram_ba : OUT std_logic_vector(1 DOWNTO 0);
	sdram_dqm : OUT std_logic_vector(1 DOWNTO 0)
	);
END top_level;

-- Design Ports Information
-- sdram_cas_n	=>  Location: PIN_J12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- sdram_cke	=>  Location: PIN_F16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- sdram_cs_n	=>  Location: PIN_K10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- sdram_ras_n	=>  Location: PIN_K11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- sdram_we_n	=>  Location: PIN_J13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- sdram_clk	=>  Location: PIN_B14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- pio_led_export[3]	=>  Location: PIN_D9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- pio_led_export[2]	=>  Location: PIN_C9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- pio_led_export[1]	=>  Location: PIN_F9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- pio_led_export[0]	=>  Location: PIN_E10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- sdram_addr[12]	=>  Location: PIN_F15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- sdram_addr[11]	=>  Location: PIN_D16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- sdram_addr[10]	=>  Location: PIN_F14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- sdram_addr[9]	=>  Location: PIN_D15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- sdram_addr[8]	=>  Location: PIN_C16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- sdram_addr[7]	=>  Location: PIN_C15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- sdram_addr[6]	=>  Location: PIN_B16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- sdram_addr[5]	=>  Location: PIN_A15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- sdram_addr[4]	=>  Location: PIN_A14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- sdram_addr[3]	=>  Location: PIN_C14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- sdram_addr[2]	=>  Location: PIN_D14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- sdram_addr[1]	=>  Location: PIN_E11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- sdram_addr[0]	=>  Location: PIN_F11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- sdram_ba[1]	=>  Location: PIN_F13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- sdram_ba[0]	=>  Location: PIN_G11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- sdram_dqm[1]	=>  Location: PIN_G15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- sdram_dqm[0]	=>  Location: PIN_J14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- sdram_dq[15]	=>  Location: PIN_L15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- sdram_dq[14]	=>  Location: PIN_L16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- sdram_dq[13]	=>  Location: PIN_K15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- sdram_dq[12]	=>  Location: PIN_K16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- sdram_dq[11]	=>  Location: PIN_J15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- sdram_dq[10]	=>  Location: PIN_J16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- sdram_dq[9]	=>  Location: PIN_J11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- sdram_dq[8]	=>  Location: PIN_G16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- sdram_dq[7]	=>  Location: PIN_K12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- sdram_dq[6]	=>  Location: PIN_L11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- sdram_dq[5]	=>  Location: PIN_L14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- sdram_dq[4]	=>  Location: PIN_L13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- sdram_dq[3]	=>  Location: PIN_L12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- sdram_dq[2]	=>  Location: PIN_N14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- sdram_dq[1]	=>  Location: PIN_M12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- sdram_dq[0]	=>  Location: PIN_P14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- clk	=>  Location: PIN_E1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- rst_n	=>  Location: PIN_N13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- altera_reserved_tms	=>  Location: PIN_J5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- altera_reserved_tck	=>  Location: PIN_H3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- altera_reserved_tdi	=>  Location: PIN_H4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- altera_reserved_tdo	=>  Location: PIN_J4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default


ARCHITECTURE structure OF top_level IS
SIGNAL gnd : std_logic := '0';
SIGNAL vcc : std_logic := '1';
SIGNAL unknown : std_logic := 'X';
SIGNAL devoe : std_logic := '1';
SIGNAL devclrn : std_logic := '1';
SIGNAL devpor : std_logic := '1';
SIGNAL ww_devoe : std_logic;
SIGNAL ww_devclrn : std_logic;
SIGNAL ww_devpor : std_logic;
SIGNAL ww_altera_reserved_tms : std_logic;
SIGNAL ww_altera_reserved_tck : std_logic;
SIGNAL ww_altera_reserved_tdi : std_logic;
SIGNAL ww_altera_reserved_tdo : std_logic;
SIGNAL ww_sdram_cas_n : std_logic;
SIGNAL ww_clk : std_logic;
SIGNAL ww_rst_n : std_logic;
SIGNAL ww_sdram_cke : std_logic;
SIGNAL ww_sdram_cs_n : std_logic;
SIGNAL ww_sdram_ras_n : std_logic;
SIGNAL ww_sdram_we_n : std_logic;
SIGNAL ww_sdram_clk : std_logic;
SIGNAL ww_pio_led_export : std_logic_vector(3 DOWNTO 0);
SIGNAL ww_sdram_addr : std_logic_vector(12 DOWNTO 0);
SIGNAL ww_sdram_ba : std_logic_vector(1 DOWNTO 0);
SIGNAL ww_sdram_dqm : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst1|altpll_component|auto_generated|pll1_INCLK_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst1|altpll_component|auto_generated|pll1_CLK_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \inst|nios2|kernel_nios2_dc_victim|the_altsyncram|auto_generated|ram_block1a0_PORTADATAIN_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \inst|nios2|kernel_nios2_dc_victim|the_altsyncram|auto_generated|ram_block1a0_PORTAADDR_bus\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \inst|nios2|kernel_nios2_dc_victim|the_altsyncram|auto_generated|ram_block1a0_PORTBADDR_bus\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \inst|nios2|kernel_nios2_dc_victim|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \inst|nios2|kernel_nios2_dc_tag|the_altsyncram|auto_generated|ram_block1a0_PORTADATAIN_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \inst|nios2|kernel_nios2_dc_tag|the_altsyncram|auto_generated|ram_block1a0_PORTAADDR_bus\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \inst|nios2|kernel_nios2_dc_tag|the_altsyncram|auto_generated|ram_block1a0_PORTBADDR_bus\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \inst|nios2|kernel_nios2_dc_tag|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_ocimem|kernel_nios2_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a0_PORTADATAIN_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_ocimem|kernel_nios2_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAIN_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_ocimem|kernel_nios2_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a0_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_ocimem|kernel_nios2_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a0_PORTBADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_ocimem|kernel_nios2_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a0_PORTABYTEENAMASKS_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_ocimem|kernel_nios2_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_ocimem|kernel_nios2_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \inst|nios2|kernel_nios2_ic_tag|the_altsyncram|auto_generated|ram_block1a0_PORTADATAIN_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \inst|nios2|kernel_nios2_ic_tag|the_altsyncram|auto_generated|ram_block1a0_PORTAADDR_bus\ : std_logic_vector(6 DOWNTO 0);
SIGNAL \inst|nios2|kernel_nios2_ic_tag|the_altsyncram|auto_generated|ram_block1a0_PORTBADDR_bus\ : std_logic_vector(6 DOWNTO 0);
SIGNAL \inst|nios2|kernel_nios2_ic_tag|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \inst|nios2|kernel_nios2_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTADATAIN_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \inst|nios2|kernel_nios2_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTAADDR_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \inst|nios2|kernel_nios2_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBADDR_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \inst|nios2|kernel_nios2_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \inst|nios2|kernel_nios2_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTADATAIN_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \inst|nios2|kernel_nios2_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTAADDR_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \inst|nios2|kernel_nios2_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBADDR_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \inst|nios2|kernel_nios2_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \inst|nios2|kernel_nios2_dc_data|the_altsyncram|auto_generated|ram_block1a0_PORTADATAIN_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \inst|nios2|kernel_nios2_dc_data|the_altsyncram|auto_generated|ram_block1a0_PORTAADDR_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \inst|nios2|kernel_nios2_dc_data|the_altsyncram|auto_generated|ram_block1a0_PORTBADDR_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \inst|nios2|kernel_nios2_dc_data|the_altsyncram|auto_generated|ram_block1a0_PORTABYTEENAMASKS_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst|nios2|kernel_nios2_dc_data|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \inst|nios2|kernel_nios2_ic_data|the_altsyncram|auto_generated|ram_block1a22_PORTADATAIN_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \inst|nios2|kernel_nios2_ic_data|the_altsyncram|auto_generated|ram_block1a22_PORTAADDR_bus\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \inst|nios2|kernel_nios2_ic_data|the_altsyncram|auto_generated|ram_block1a22_PORTBADDR_bus\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \inst|nios2|kernel_nios2_ic_data|the_altsyncram|auto_generated|ram_block1a22_PORTBDATAOUT_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \inst|nios2|kernel_nios2_ic_data|the_altsyncram|auto_generated|ram_block1a0_PORTADATAIN_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \inst|nios2|kernel_nios2_ic_data|the_altsyncram|auto_generated|ram_block1a0_PORTAADDR_bus\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \inst|nios2|kernel_nios2_ic_data|the_altsyncram|auto_generated|ram_block1a0_PORTBADDR_bus\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \inst|nios2|kernel_nios2_ic_data|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \inst|nios2|kernel_nios2_dc_data|the_altsyncram|auto_generated|ram_block1a8_PORTADATAIN_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \inst|nios2|kernel_nios2_dc_data|the_altsyncram|auto_generated|ram_block1a8_PORTAADDR_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \inst|nios2|kernel_nios2_dc_data|the_altsyncram|auto_generated|ram_block1a8_PORTBADDR_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \inst|nios2|kernel_nios2_dc_data|the_altsyncram|auto_generated|ram_block1a8_PORTABYTEENAMASKS_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst|nios2|kernel_nios2_dc_data|the_altsyncram|auto_generated|ram_block1a8_PORTBDATAOUT_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \inst|nios2|kernel_nios2_ic_data|the_altsyncram|auto_generated|ram_block1a6_PORTADATAIN_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \inst|nios2|kernel_nios2_ic_data|the_altsyncram|auto_generated|ram_block1a6_PORTAADDR_bus\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \inst|nios2|kernel_nios2_ic_data|the_altsyncram|auto_generated|ram_block1a6_PORTBADDR_bus\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \inst|nios2|kernel_nios2_ic_data|the_altsyncram|auto_generated|ram_block1a6_PORTBDATAOUT_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \inst|nios2|kernel_nios2_ic_data|the_altsyncram|auto_generated|ram_block1a17_PORTADATAIN_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \inst|nios2|kernel_nios2_ic_data|the_altsyncram|auto_generated|ram_block1a17_PORTAADDR_bus\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \inst|nios2|kernel_nios2_ic_data|the_altsyncram|auto_generated|ram_block1a17_PORTBADDR_bus\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \inst|nios2|kernel_nios2_ic_data|the_altsyncram|auto_generated|ram_block1a17_PORTBDATAOUT_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \inst|jtag_uart|the_kernel_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0_PORTADATAIN_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \inst|jtag_uart|the_kernel_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0_PORTAADDR_bus\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \inst|jtag_uart|the_kernel_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0_PORTBADDR_bus\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \inst|jtag_uart|the_kernel_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0_PORTBDATAOUT_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \inst|nios2|the_kernel_nios2_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_out3_DATAA_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \inst|nios2|the_kernel_nios2_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_out3_DATAOUT_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \inst|nios2|the_kernel_nios2_mult_cell|the_altmult_add_part_2|auto_generated|ded_mult1|mac_out3_DATAA_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \inst|nios2|the_kernel_nios2_mult_cell|the_altmult_add_part_2|auto_generated|ded_mult1|mac_out3_DATAOUT_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \inst|nios2|the_kernel_nios2_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_mult2_DATAA_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \inst|nios2|the_kernel_nios2_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_mult2_DATAB_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \inst|nios2|the_kernel_nios2_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_mult2_DATAOUT_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_ocimem|kernel_nios2_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a8_PORTADATAIN_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_ocimem|kernel_nios2_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a8_PORTBDATAIN_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_ocimem|kernel_nios2_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a8_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_ocimem|kernel_nios2_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a8_PORTBADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_ocimem|kernel_nios2_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a8_PORTABYTEENAMASKS_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_ocimem|kernel_nios2_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_ocimem|kernel_nios2_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a8_PORTBDATAOUT_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \inst|jtag_uart|the_kernel_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0_PORTADATAIN_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \inst|jtag_uart|the_kernel_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0_PORTAADDR_bus\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \inst|jtag_uart|the_kernel_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0_PORTBADDR_bus\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \inst|jtag_uart|the_kernel_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0_PORTBDATAOUT_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \inst|nios2|the_kernel_nios2_mult_cell|the_altmult_add_part_2|auto_generated|ded_mult1|mac_mult2_DATAA_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \inst|nios2|the_kernel_nios2_mult_cell|the_altmult_add_part_2|auto_generated|ded_mult1|mac_mult2_DATAB_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \inst|nios2|the_kernel_nios2_mult_cell|the_altmult_add_part_2|auto_generated|ded_mult1|mac_mult2_DATAOUT_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \inst|nios2|kernel_nios2_bht|the_altsyncram|auto_generated|ram_block1a0_PORTADATAIN_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \inst|nios2|kernel_nios2_bht|the_altsyncram|auto_generated|ram_block1a0_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \inst|nios2|kernel_nios2_bht|the_altsyncram|auto_generated|ram_block1a0_PORTBADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \inst|nios2|kernel_nios2_bht|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \altera_internal_jtag~TCKUTAPclkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \inst1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \inst|rst_controller|merged_reset~0clkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \inst|nios2|d_address_tag_field[15]~0_combout\ : std_logic;
SIGNAL \inst|nios2|d_address_tag_field[11]~4_combout\ : std_logic;
SIGNAL \inst|nios2|d_address_tag_field[3]~12_combout\ : std_logic;
SIGNAL \inst|nios2|d_address_tag_field[2]~13_combout\ : std_logic;
SIGNAL \inst|nios2|d_address_line_field[0]~5_combout\ : std_logic;
SIGNAL \inst|nios2|A_ld_bypass_delayed_started~q\ : std_logic;
SIGNAL \inst|sdram|Add0~20_combout\ : std_logic;
SIGNAL \inst|nios2|Add17|auto_generated|result_int[13]~26_combout\ : std_logic;
SIGNAL \inst|nios2|Add17|auto_generated|result_int[14]~28_combout\ : std_logic;
SIGNAL \inst|nios2|Add17|auto_generated|result_int[15]~30_combout\ : std_logic;
SIGNAL \inst|nios2|Add17|auto_generated|result_int[17]~34_combout\ : std_logic;
SIGNAL \inst|nios2|Add17|auto_generated|result_int[26]~52_combout\ : std_logic;
SIGNAL \inst|nios2|Add17|auto_generated|result_int[29]~58_combout\ : std_logic;
SIGNAL \inst|sdram_s1_translator_avalon_universal_slave_0_agent|uncompressor|Add2~1\ : std_logic;
SIGNAL \inst|sdram_s1_translator_avalon_universal_slave_0_agent|uncompressor|Add2~0_combout\ : std_logic;
SIGNAL \inst|sdram_s1_translator_avalon_universal_slave_0_agent|uncompressor|Add2~2_combout\ : std_logic;
SIGNAL \inst|nios2|Add1~6_combout\ : std_logic;
SIGNAL \inst|nios2|Add1~22_combout\ : std_logic;
SIGNAL \inst|nios2|Add1~26_combout\ : std_logic;
SIGNAL \inst|nios2|F_pc_plus_one[15]~30_combout\ : std_logic;
SIGNAL \inst|nios2|F_pc_plus_one[18]~36_combout\ : std_logic;
SIGNAL \inst|nios2|A_mul_result[2]~36_combout\ : std_logic;
SIGNAL \inst|nios2|A_mul_result[4]~40_combout\ : std_logic;
SIGNAL \inst|nios2|A_mul_result[5]~42_combout\ : std_logic;
SIGNAL \inst|nios2|A_mul_result[7]~46_combout\ : std_logic;
SIGNAL \inst|nios2|A_slow_inst_result[9]~9_combout\ : std_logic;
SIGNAL \inst|nios2|A_slow_inst_result[7]~7_combout\ : std_logic;
SIGNAL \inst|nios2|A_slow_inst_result[1]~2_combout\ : std_logic;
SIGNAL \inst|nios2|M_ctrl_ld_st~q\ : std_logic;
SIGNAL \inst|nios2|A_mul_result[30]~92_combout\ : std_logic;
SIGNAL \inst|nios2|D_br_taken_waddr_partial[2]~15_combout\ : std_logic;
SIGNAL \inst|nios2|D_br_taken_waddr_partial[3]~17_combout\ : std_logic;
SIGNAL \inst|nios2|M_pipe_flush_waddr[9]~6_combout\ : std_logic;
SIGNAL \inst|nios2|the_kernel_nios2_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_out3~DATAOUT17\ : std_logic;
SIGNAL \inst|nios2|the_kernel_nios2_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_out3~DATAOUT18\ : std_logic;
SIGNAL \inst|nios2|the_kernel_nios2_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_out3~DATAOUT21\ : std_logic;
SIGNAL \inst|nios2|the_kernel_nios2_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_out3~DATAOUT25\ : std_logic;
SIGNAL \inst|nios2|the_kernel_nios2_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_out3~DATAOUT27\ : std_logic;
SIGNAL \inst|nios2|the_kernel_nios2_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_out3~DATAOUT30\ : std_logic;
SIGNAL \inst|nios2|the_kernel_nios2_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_out3~0\ : std_logic;
SIGNAL \inst|nios2|the_kernel_nios2_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_out3~1\ : std_logic;
SIGNAL \inst|nios2|the_kernel_nios2_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_out3~2\ : std_logic;
SIGNAL \inst|nios2|the_kernel_nios2_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_out3~3\ : std_logic;
SIGNAL \inst|nios2|the_kernel_nios2_mult_cell|the_altmult_add_part_2|auto_generated|ded_mult1|mac_out3~dataout\ : std_logic;
SIGNAL \inst|nios2|the_kernel_nios2_mult_cell|the_altmult_add_part_2|auto_generated|ded_mult1|mac_out3~DATAOUT3\ : std_logic;
SIGNAL \inst|nios2|the_kernel_nios2_mult_cell|the_altmult_add_part_2|auto_generated|ded_mult1|mac_out3~DATAOUT4\ : std_logic;
SIGNAL \inst|nios2|the_kernel_nios2_mult_cell|the_altmult_add_part_2|auto_generated|ded_mult1|mac_out3~DATAOUT6\ : std_logic;
SIGNAL \inst|nios2|the_kernel_nios2_mult_cell|the_altmult_add_part_2|auto_generated|ded_mult1|mac_out3~DATAOUT7\ : std_logic;
SIGNAL \inst|nios2|the_kernel_nios2_mult_cell|the_altmult_add_part_2|auto_generated|ded_mult1|mac_out3~DATAOUT8\ : std_logic;
SIGNAL \inst|nios2|the_kernel_nios2_mult_cell|the_altmult_add_part_2|auto_generated|ded_mult1|mac_out3~DATAOUT10\ : std_logic;
SIGNAL \inst|nios2|the_kernel_nios2_mult_cell|the_altmult_add_part_2|auto_generated|ded_mult1|mac_out3~DATAOUT12\ : std_logic;
SIGNAL \inst|nios2|the_kernel_nios2_mult_cell|the_altmult_add_part_2|auto_generated|ded_mult1|mac_out3~DATAOUT13\ : std_logic;
SIGNAL \inst|nios2|the_kernel_nios2_mult_cell|the_altmult_add_part_2|auto_generated|ded_mult1|mac_out3~DATAOUT16\ : std_logic;
SIGNAL \inst|nios2|the_kernel_nios2_mult_cell|the_altmult_add_part_2|auto_generated|ded_mult1|mac_out3~DATAOUT17\ : std_logic;
SIGNAL \inst|nios2|the_kernel_nios2_mult_cell|the_altmult_add_part_2|auto_generated|ded_mult1|mac_out3~DATAOUT18\ : std_logic;
SIGNAL \inst|nios2|the_kernel_nios2_mult_cell|the_altmult_add_part_2|auto_generated|ded_mult1|mac_out3~DATAOUT19\ : std_logic;
SIGNAL \inst|nios2|the_kernel_nios2_mult_cell|the_altmult_add_part_2|auto_generated|ded_mult1|mac_out3~DATAOUT20\ : std_logic;
SIGNAL \inst|nios2|the_kernel_nios2_mult_cell|the_altmult_add_part_2|auto_generated|ded_mult1|mac_out3~DATAOUT21\ : std_logic;
SIGNAL \inst|nios2|the_kernel_nios2_mult_cell|the_altmult_add_part_2|auto_generated|ded_mult1|mac_out3~DATAOUT22\ : std_logic;
SIGNAL \inst|nios2|the_kernel_nios2_mult_cell|the_altmult_add_part_2|auto_generated|ded_mult1|mac_out3~DATAOUT23\ : std_logic;
SIGNAL \inst|nios2|the_kernel_nios2_mult_cell|the_altmult_add_part_2|auto_generated|ded_mult1|mac_out3~DATAOUT24\ : std_logic;
SIGNAL \inst|nios2|the_kernel_nios2_mult_cell|the_altmult_add_part_2|auto_generated|ded_mult1|mac_out3~DATAOUT25\ : std_logic;
SIGNAL \inst|nios2|the_kernel_nios2_mult_cell|the_altmult_add_part_2|auto_generated|ded_mult1|mac_out3~DATAOUT26\ : std_logic;
SIGNAL \inst|nios2|the_kernel_nios2_mult_cell|the_altmult_add_part_2|auto_generated|ded_mult1|mac_out3~DATAOUT27\ : std_logic;
SIGNAL \inst|nios2|the_kernel_nios2_mult_cell|the_altmult_add_part_2|auto_generated|ded_mult1|mac_out3~DATAOUT28\ : std_logic;
SIGNAL \inst|nios2|the_kernel_nios2_mult_cell|the_altmult_add_part_2|auto_generated|ded_mult1|mac_out3~DATAOUT29\ : std_logic;
SIGNAL \inst|nios2|the_kernel_nios2_mult_cell|the_altmult_add_part_2|auto_generated|ded_mult1|mac_out3~DATAOUT30\ : std_logic;
SIGNAL \inst|nios2|the_kernel_nios2_mult_cell|the_altmult_add_part_2|auto_generated|ded_mult1|mac_out3~DATAOUT31\ : std_logic;
SIGNAL \inst|nios2|the_kernel_nios2_mult_cell|the_altmult_add_part_2|auto_generated|ded_mult1|mac_out3~0\ : std_logic;
SIGNAL \inst|nios2|the_kernel_nios2_mult_cell|the_altmult_add_part_2|auto_generated|ded_mult1|mac_out3~1\ : std_logic;
SIGNAL \inst|nios2|the_kernel_nios2_mult_cell|the_altmult_add_part_2|auto_generated|ded_mult1|mac_out3~2\ : std_logic;
SIGNAL \inst|nios2|the_kernel_nios2_mult_cell|the_altmult_add_part_2|auto_generated|ded_mult1|mac_out3~3\ : std_logic;
SIGNAL \inst|jtag_uart|the_kernel_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~combout\ : std_logic;
SIGNAL \inst|nios2|d_writedata[24]~23_combout\ : std_logic;
SIGNAL \inst|jtag_uart|Add0~0_combout\ : std_logic;
SIGNAL \inst|jtag_uart|Add0~2_combout\ : std_logic;
SIGNAL \inst|jtag_uart|Add0~4_combout\ : std_logic;
SIGNAL \inst|jtag_uart|Add0~6_combout\ : std_logic;
SIGNAL \inst|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[18]~11_combout\ : std_logic;
SIGNAL \inst|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[19]~13_combout\ : std_logic;
SIGNAL \inst|nios2|Mn_rot_step2[18]~7_combout\ : std_logic;
SIGNAL \inst|nios2|Mn_rot_step2[10]~20_combout\ : std_logic;
SIGNAL \inst|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[20]~15_combout\ : std_logic;
SIGNAL \inst|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[21]~18\ : std_logic;
SIGNAL \inst|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[22]~19_combout\ : std_logic;
SIGNAL \inst|nios2|Mn_rot_step2[21]~11_combout\ : std_logic;
SIGNAL \inst|nios2|Mn_rot_step2[13]~26_combout\ : std_logic;
SIGNAL \inst|nios2|Mn_rot_step2[5]~10_combout\ : std_logic;
SIGNAL \inst|nios2|Mn_rot_step2[29]~27_combout\ : std_logic;
SIGNAL \inst|nios2_jtag_debug_module_translator|av_readdata_pre[0]~1_combout\ : std_logic;
SIGNAL \inst|jtag_uart|the_kernel_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~combout\ : std_logic;
SIGNAL \inst|jtag_uart|kernel_jtag_uart_alt_jtag_atlantic|tdo~reg0_q\ : std_logic;
SIGNAL \inst|sdram|the_kernel_sdram_input_efifo_module|rd_data[31]~7_combout\ : std_logic;
SIGNAL \inst|sdram|pending~3_combout\ : std_logic;
SIGNAL \inst|sdram|the_kernel_sdram_input_efifo_module|rd_data[40]~14_combout\ : std_logic;
SIGNAL \inst|sdram|the_kernel_sdram_input_efifo_module|rd_data[39]~15_combout\ : std_logic;
SIGNAL \inst|sdram|pending~8_combout\ : std_logic;
SIGNAL \inst|sdram|Selector19~1_combout\ : std_logic;
SIGNAL \inst|addr_router_001|Equal1~3_combout\ : std_logic;
SIGNAL \inst|pio_led|always0~0_combout\ : std_logic;
SIGNAL \inst|sdram|Selector41~4_combout\ : std_logic;
SIGNAL \inst|sdram|Selector91~0_combout\ : std_logic;
SIGNAL \inst|addr_router|Equal1~2_combout\ : std_logic;
SIGNAL \inst|cmd_xbar_mux_001|WideOr1~combout\ : std_logic;
SIGNAL \inst|width_adapter|out_data[32]~6_combout\ : std_logic;
SIGNAL \inst|width_adapter|out_data[41]~13_combout\ : std_logic;
SIGNAL \inst|width_adapter|out_data[40]~14_combout\ : std_logic;
SIGNAL \inst|sdram|Selector27~5_combout\ : std_logic;
SIGNAL \inst|sdram|Selector24~0_combout\ : std_logic;
SIGNAL \inst|sdram|Selector0~0_combout\ : std_logic;
SIGNAL \inst|sdram|Equal0~3_combout\ : std_logic;
SIGNAL \inst|sdram|Selector26~1_combout\ : std_logic;
SIGNAL \inst|sdram|Selector36~0_combout\ : std_logic;
SIGNAL \inst|nios2|A_shift_rot_stall~q\ : std_logic;
SIGNAL \inst|sysid_control_slave_translator|uav_waitrequest~2_combout\ : std_logic;
SIGNAL \inst|pio_led_s1_translator|av_waitrequest_generated~0_combout\ : std_logic;
SIGNAL \inst|pio_led_s1_translator|av_waitrequest_generated~1_combout\ : std_logic;
SIGNAL \inst|cmd_xbar_demux_001|sink_ready~3_combout\ : std_logic;
SIGNAL \inst|cmd_xbar_demux_001|sink_ready~4_combout\ : std_logic;
SIGNAL \inst|cmd_xbar_demux_001|WideOr0~3_combout\ : std_logic;
SIGNAL \inst|nios2|A_st_bypass_delayed~q\ : std_logic;
SIGNAL \inst|nios2|Add14~0_combout\ : std_logic;
SIGNAL \inst|nios2|d_address_offset_field_nxt[1]~4_combout\ : std_logic;
SIGNAL \inst|pio_led_s1_translator|wait_latency_counter[0]~0_combout\ : std_logic;
SIGNAL \inst|pio_led_s1_translator|wait_latency_counter[0]~1_combout\ : std_logic;
SIGNAL \inst|pio_led_s1_translator|wait_latency_counter[0]~2_combout\ : std_logic;
SIGNAL \inst|sdram|m_data[10]~_Duplicate_1_q\ : std_logic;
SIGNAL \inst|sdram|m_data[8]~_Duplicate_1_q\ : std_logic;
SIGNAL \inst|sdram|m_data[6]~_Duplicate_1_q\ : std_logic;
SIGNAL \inst|sdram|m_data[5]~_Duplicate_1_q\ : std_logic;
SIGNAL \inst|sdram|m_data[4]~_Duplicate_1_q\ : std_logic;
SIGNAL \inst|sdram|m_data[2]~_Duplicate_1_q\ : std_logic;
SIGNAL \inst|sdram|m_data[0]~_Duplicate_1_q\ : std_logic;
SIGNAL \inst|nios2|A_ld_bypass_delayed~q\ : std_logic;
SIGNAL \inst|nios2|d_read_nxt~0_combout\ : std_logic;
SIGNAL \inst|nios2|d_read_nxt~1_combout\ : std_logic;
SIGNAL \inst|rsp_xbar_mux_001|WideOr1~0_combout\ : std_logic;
SIGNAL \inst|pio_led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][101]~q\ : std_logic;
SIGNAL \inst|limiter_001|response_accepted~2_combout\ : std_logic;
SIGNAL \inst|cmd_xbar_demux|WideOr0~0_combout\ : std_logic;
SIGNAL \inst|nios2|D_ic_fill_same_tag_line~q\ : std_logic;
SIGNAL \inst|sdram|Selector34~1_combout\ : std_logic;
SIGNAL \inst|sdram|i_next.101~q\ : std_logic;
SIGNAL \inst|sdram|Selector15~0_combout\ : std_logic;
SIGNAL \inst|sdram|refresh_counter~4_combout\ : std_logic;
SIGNAL \inst|sdram|i_next.010~q\ : std_logic;
SIGNAL \inst|nios2|A_shift_rot_cnt~q\ : std_logic;
SIGNAL \inst|nios2|A_shift_rot_stall_nxt~0_combout\ : std_logic;
SIGNAL \inst|nios2|M_sel_data_master~q\ : std_logic;
SIGNAL \inst|nios2|M_dc_valid_st_cache_hit~0_combout\ : std_logic;
SIGNAL \inst|nios2|Add17|auto_generated|_~0_combout\ : std_logic;
SIGNAL \inst|nios2|Add17|auto_generated|_~1_combout\ : std_logic;
SIGNAL \inst|nios2|Add17|auto_generated|_~5_combout\ : std_logic;
SIGNAL \inst|nios2|Add17|auto_generated|_~7_combout\ : std_logic;
SIGNAL \inst|nios2|Add17|auto_generated|_~9_combout\ : std_logic;
SIGNAL \inst|nios2|M_dc_potential_hazard_after_st_unfiltered~0_combout\ : std_logic;
SIGNAL \inst|nios2|M_dc_potential_hazard_after_st_unfiltered~3_combout\ : std_logic;
SIGNAL \inst|nios2|M_dc_hit~1_combout\ : std_logic;
SIGNAL \inst|nios2|M_dc_hit~5_combout\ : std_logic;
SIGNAL \inst|nios2|M_dc_hit~6_combout\ : std_logic;
SIGNAL \inst|nios2|M_dc_hit~7_combout\ : std_logic;
SIGNAL \inst|nios2|M_dc_hit~8_combout\ : std_logic;
SIGNAL \inst|nios2|M_dc_hit~9_combout\ : std_logic;
SIGNAL \inst|nios2|A_mem_stall_nxt~1_combout\ : std_logic;
SIGNAL \inst|nios2|A_mem_stall_nxt~4_combout\ : std_logic;
SIGNAL \inst|nios2|A_ctrl_st_bypass~q\ : std_logic;
SIGNAL \inst|nios2|A_st_bypass_transfer_done_d1~q\ : std_logic;
SIGNAL \inst|nios2|A_mem_stall_nxt~5_combout\ : std_logic;
SIGNAL \inst|nios2|A_dc_dcache_management_done~q\ : std_logic;
SIGNAL \inst|nios2|A_mem_stall_nxt~6_combout\ : std_logic;
SIGNAL \inst|nios2|A_dc_valid_st_cache_hit~q\ : std_logic;
SIGNAL \inst|nios2|A_dc_potential_hazard_after_st~q\ : std_logic;
SIGNAL \inst|nios2|A_mem_stall_nxt~7_combout\ : std_logic;
SIGNAL \inst|nios2|A_dc_xfer_wr_active~q\ : std_logic;
SIGNAL \inst|nios2_jtag_debug_module_translator|wait_latency_counter[1]~4_combout\ : std_logic;
SIGNAL \inst|cmd_xbar_mux|update_grant~0_combout\ : std_logic;
SIGNAL \inst|nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0_combout\ : std_logic;
SIGNAL \inst|sysid_control_slave_translator|wait_latency_counter[1]~2_combout\ : std_logic;
SIGNAL \inst|nios2|Add17|auto_generated|_~12_combout\ : std_logic;
SIGNAL \inst|nios2|Add17|auto_generated|_~13_combout\ : std_logic;
SIGNAL \inst|nios2|Add17|auto_generated|_~14_combout\ : std_logic;
SIGNAL \inst|nios2|Add17|auto_generated|_~16_combout\ : std_logic;
SIGNAL \inst|nios2|Add17|auto_generated|_~18_combout\ : std_logic;
SIGNAL \inst|nios2|Add17|auto_generated|_~19_combout\ : std_logic;
SIGNAL \inst|nios2|Add17|auto_generated|_~20_combout\ : std_logic;
SIGNAL \inst|nios2|Add17|auto_generated|_~22_combout\ : std_logic;
SIGNAL \inst|nios2|Add17|auto_generated|_~23_combout\ : std_logic;
SIGNAL \inst|nios2|Add17|auto_generated|_~25_combout\ : std_logic;
SIGNAL \inst|nios2|Add17|auto_generated|_~27_combout\ : std_logic;
SIGNAL \inst|nios2|Add17|auto_generated|_~28_combout\ : std_logic;
SIGNAL \inst|nios2|A_st_bypass_delayed~0_combout\ : std_logic;
SIGNAL \inst|nios2|A_dc_dirty~q\ : std_logic;
SIGNAL \inst|nios2|A_dc_hit~q\ : std_logic;
SIGNAL \inst|nios2|E_logic_result[18]~8_combout\ : std_logic;
SIGNAL \inst|nios2|E_alu_result[18]~9_combout\ : std_logic;
SIGNAL \inst|nios2|E_logic_result[15]~11_combout\ : std_logic;
SIGNAL \inst|nios2|E_logic_result[11]~15_combout\ : std_logic;
SIGNAL \inst|sdram|i_next.111~q\ : std_logic;
SIGNAL \inst|nios2|ic_fill_req_accepted~combout\ : std_logic;
SIGNAL \inst|sdram|the_kernel_sdram_input_efifo_module|rd_data[7]~35_combout\ : std_logic;
SIGNAL \inst|sdram|Selector109~0_combout\ : std_logic;
SIGNAL \inst|sdram|Selector110~0_combout\ : std_logic;
SIGNAL \inst|sdram|Selector111~0_combout\ : std_logic;
SIGNAL \inst|nios2|A_ld_bypass_delayed~0_combout\ : std_logic;
SIGNAL \inst|nios2|A_ld_bypass_delayed_started~0_combout\ : std_logic;
SIGNAL \inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][82]~q\ : std_logic;
SIGNAL \inst|sdram_s1_translator_avalon_universal_slave_0_agent|uncompressor|comb~0_combout\ : std_logic;
SIGNAL \inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][57]~q\ : std_logic;
SIGNAL \inst|sdram_s1_translator_avalon_universal_slave_0_agent|uncompressor|comb~1_combout\ : std_logic;
SIGNAL \inst|pio_led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][101]~q\ : std_logic;
SIGNAL \inst|pio_led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout\ : std_logic;
SIGNAL \inst|pio_led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][101]~1_combout\ : std_logic;
SIGNAL \inst|nios2|ic_fill_active_nxt~2_combout\ : std_logic;
SIGNAL \inst|nios2|F_ic_hit~3_combout\ : std_logic;
SIGNAL \inst|nios2|F_ic_hit~5_combout\ : std_logic;
SIGNAL \inst|nios2|F_ic_hit~6_combout\ : std_logic;
SIGNAL \inst|nios2|F_ic_valid~0_combout\ : std_logic;
SIGNAL \inst|nios2|F_ic_valid~1_combout\ : std_logic;
SIGNAL \inst|nios2|F_ic_valid~2_combout\ : std_logic;
SIGNAL \inst|nios2|F_ic_valid~3_combout\ : std_logic;
SIGNAL \inst|nios2|F_ic_valid~4_combout\ : std_logic;
SIGNAL \inst|nios2|F_ic_hit~7_combout\ : std_logic;
SIGNAL \inst|nios2|F_ic_hit~8_combout\ : std_logic;
SIGNAL \inst|nios2|D_data_depend~0_combout\ : std_logic;
SIGNAL \inst|nios2|D_refetch~0_combout\ : std_logic;
SIGNAL \inst|nios2|F_kill~0_combout\ : std_logic;
SIGNAL \inst|nios2|F_kill~1_combout\ : std_logic;
SIGNAL \inst|nios2|F_kill~2_combout\ : std_logic;
SIGNAL \inst|nios2|D_ctrl_br_uncond~q\ : std_logic;
SIGNAL \inst|nios2|F_ic_fill_same_tag_line~0_combout\ : std_logic;
SIGNAL \inst|nios2|F_ic_fill_same_tag_line~1_combout\ : std_logic;
SIGNAL \inst|nios2|F_ic_fill_same_tag_line~2_combout\ : std_logic;
SIGNAL \inst|nios2|F_ic_fill_same_tag_line~3_combout\ : std_logic;
SIGNAL \inst|nios2|F_ic_fill_same_tag_line~4_combout\ : std_logic;
SIGNAL \inst|nios2|F_ic_fill_same_tag_line~5_combout\ : std_logic;
SIGNAL \inst|nios2|F_ic_fill_same_tag_line~6_combout\ : std_logic;
SIGNAL \inst|nios2|F_ic_fill_same_tag_line~7_combout\ : std_logic;
SIGNAL \inst|nios2|F_ic_fill_same_tag_line~8_combout\ : std_logic;
SIGNAL \inst|nios2|F_ic_fill_same_tag_line~9_combout\ : std_logic;
SIGNAL \inst|nios2|F_ic_fill_same_tag_line~10_combout\ : std_logic;
SIGNAL \inst|nios2|F_ic_fill_same_tag_line~11_combout\ : std_logic;
SIGNAL \inst|nios2|Equal239~0_combout\ : std_logic;
SIGNAL \inst|nios2|F_ic_fill_same_tag_line~12_combout\ : std_logic;
SIGNAL \inst|nios2|F_ic_fill_same_tag_line~13_combout\ : std_logic;
SIGNAL \inst|nios2|the_kernel_nios2_test_bench|Equal0~3_combout\ : std_logic;
SIGNAL \inst|nios2|the_kernel_nios2_test_bench|Equal0~7_combout\ : std_logic;
SIGNAL \inst|nios2|the_kernel_nios2_test_bench|Equal0~8_combout\ : std_logic;
SIGNAL \inst|nios2|the_kernel_nios2_test_bench|Equal0~9_combout\ : std_logic;
SIGNAL \inst|sdram|Selector39~3_combout\ : std_logic;
SIGNAL \inst|sdram|Selector17~0_combout\ : std_logic;
SIGNAL \inst|sdram|Selector13~1_combout\ : std_logic;
SIGNAL \inst|sdram|Add1~0_combout\ : std_logic;
SIGNAL \inst|sdram|Selector16~0_combout\ : std_logic;
SIGNAL \inst|sdram|Selector16~1_combout\ : std_logic;
SIGNAL \inst|nios2|E_ctrl_ld_st_bypass~0_combout\ : std_logic;
SIGNAL \inst|nios2|A_shift_rot_cnt_nxt~0_combout\ : std_logic;
SIGNAL \inst|nios2|D_ctrl_alu_subtract~4_combout\ : std_logic;
SIGNAL \inst|nios2|D_ctrl_alu_subtract~5_combout\ : std_logic;
SIGNAL \inst|nios2|Equal77~0_combout\ : std_logic;
SIGNAL \inst|nios2|A_wr_data_unfiltered[9]~26_combout\ : std_logic;
SIGNAL \inst|nios2|D_src2_reg[9]~28_combout\ : std_logic;
SIGNAL \inst|nios2|D_src1_reg[9]~3_combout\ : std_logic;
SIGNAL \inst|nios2|D_src2_reg[8]~30_combout\ : std_logic;
SIGNAL \inst|nios2|D_src2_reg[8]~31_combout\ : std_logic;
SIGNAL \inst|nios2|A_wr_data_unfiltered[7]~32_combout\ : std_logic;
SIGNAL \inst|nios2|D_src1_reg[7]~9_combout\ : std_logic;
SIGNAL \inst|nios2|A_wr_data_unfiltered[6]~36_combout\ : std_logic;
SIGNAL \inst|nios2|D_src1_reg[6]~12_combout\ : std_logic;
SIGNAL \inst|nios2|D_src1_reg[6]~13_combout\ : std_logic;
SIGNAL \inst|nios2|D_src2_reg[5]~36_combout\ : std_logic;
SIGNAL \inst|nios2|D_src2_reg[5]~37_combout\ : std_logic;
SIGNAL \inst|nios2|A_wr_data_unfiltered[4]~41_combout\ : std_logic;
SIGNAL \inst|nios2|D_src1_reg[4]~18_combout\ : std_logic;
SIGNAL \inst|nios2|D_src1_reg[4]~19_combout\ : std_logic;
SIGNAL \inst|nios2|D_src1_reg[3]~21_combout\ : std_logic;
SIGNAL \inst|nios2|D_src1_reg[3]~22_combout\ : std_logic;
SIGNAL \inst|nios2|A_wr_data_unfiltered[2]~44_combout\ : std_logic;
SIGNAL \inst|nios2|D_src1_reg[2]~24_combout\ : std_logic;
SIGNAL \inst|nios2|D_src1_reg[2]~25_combout\ : std_logic;
SIGNAL \inst|nios2|E_ctrl_ld_st_bypass_or_dcache_management~0_combout\ : std_logic;
SIGNAL \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_oci_debug|jtag_break~0_combout\ : std_logic;
SIGNAL \inst|nios2|M_op_eret~1_combout\ : std_logic;
SIGNAL \inst|nios2|wait_for_one_post_bret_inst~0_combout\ : std_logic;
SIGNAL \inst|nios2|M_A_dc_line_match_d1~q\ : std_logic;
SIGNAL \inst|nios2|A_dc_xfer_rd_addr_done~q\ : std_logic;
SIGNAL \inst|nios2|A_dc_dcache_management_done_nxt~1_combout\ : std_logic;
SIGNAL \inst|nios2|A_ctrl_dc_nowb_inv~q\ : std_logic;
SIGNAL \inst|nios2|A_dc_dcache_management_done_nxt~2_combout\ : std_logic;
SIGNAL \inst|nios2|A_dc_dcache_management_done_nxt~combout\ : std_logic;
SIGNAL \inst|nios2|M_dc_valid_st_cache_hit~1_combout\ : std_logic;
SIGNAL \inst|nios2|M_dc_potential_hazard_after_st_unfiltered~6_combout\ : std_logic;
SIGNAL \inst|nios2|A_mul_cnt_nxt[1]~1_combout\ : std_logic;
SIGNAL \inst|nios2|A_dc_xfer_rd_data_active~q\ : std_logic;
SIGNAL \inst|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~3_combout\ : std_logic;
SIGNAL \inst|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~4_combout\ : std_logic;
SIGNAL \inst|nios2|A_dc_wr_data_cnt_nxt[2]~1_combout\ : std_logic;
SIGNAL \inst|nios2|A_wr_data_unfiltered[30]~57_combout\ : std_logic;
SIGNAL \inst|nios2|D_src2_reg[28]~54_combout\ : std_logic;
SIGNAL \inst|nios2|D_src2_reg[28]~55_combout\ : std_logic;
SIGNAL \inst|nios2|D_src1_reg[28]~42_combout\ : std_logic;
SIGNAL \inst|nios2|D_src2_reg[27]~58_combout\ : std_logic;
SIGNAL \inst|nios2|D_src2_reg[27]~59_combout\ : std_logic;
SIGNAL \inst|nios2|D_src2_reg[27]~60_combout\ : std_logic;
SIGNAL \inst|nios2|D_src1_reg[24]~54_combout\ : std_logic;
SIGNAL \inst|nios2|D_src1_reg[24]~55_combout\ : std_logic;
SIGNAL \inst|nios2|D_src1_reg[23]~57_combout\ : std_logic;
SIGNAL \inst|nios2|D_src2[22]~39_combout\ : std_logic;
SIGNAL \inst|nios2|A_wr_data_unfiltered[22]~81_combout\ : std_logic;
SIGNAL \inst|nios2|D_src2_reg[22]~70_combout\ : std_logic;
SIGNAL \inst|nios2|D_src2_reg[22]~71_combout\ : std_logic;
SIGNAL \inst|nios2|A_wr_data_unfiltered[21]~84_combout\ : std_logic;
SIGNAL \inst|nios2|D_src1_reg[20]~66_combout\ : std_logic;
SIGNAL \inst|nios2|D_src2[19]~45_combout\ : std_logic;
SIGNAL \inst|nios2|A_wr_data_unfiltered[19]~90_combout\ : std_logic;
SIGNAL \inst|nios2|A_wr_data_unfiltered[19]~91_combout\ : std_logic;
SIGNAL \inst|nios2|D_src2_reg[19]~76_combout\ : std_logic;
SIGNAL \inst|nios2|D_src1_reg[19]~69_combout\ : std_logic;
SIGNAL \inst|nios2|D_src1_reg[19]~70_combout\ : std_logic;
SIGNAL \inst|nios2|D_src2[18]~47_combout\ : std_logic;
SIGNAL \inst|nios2|D_src2[17]~49_combout\ : std_logic;
SIGNAL \inst|nios2|D_src1_reg[16]~78_combout\ : std_logic;
SIGNAL \inst|nios2|D_src1_reg[16]~79_combout\ : std_logic;
SIGNAL \inst|nios2|D_src2_reg[15]~84_combout\ : std_logic;
SIGNAL \inst|nios2|D_src1_reg[15]~81_combout\ : std_logic;
SIGNAL \inst|nios2|D_src1_reg[15]~82_combout\ : std_logic;
SIGNAL \inst|nios2|D_src1_reg[13]~87_combout\ : std_logic;
SIGNAL \inst|nios2|D_src1_reg[12]~90_combout\ : std_logic;
SIGNAL \inst|nios2|D_src2_reg[11]~92_combout\ : std_logic;
SIGNAL \inst|nios2|D_src2_reg[11]~93_combout\ : std_logic;
SIGNAL \inst|nios2|D_src1_reg[11]~93_combout\ : std_logic;
SIGNAL \inst|nios2|D_src1_reg[11]~94_combout\ : std_logic;
SIGNAL \inst|nios2|Equal264~0_combout\ : std_logic;
SIGNAL \inst|nios2|Equal264~1_combout\ : std_logic;
SIGNAL \inst|nios2|Equal264~2_combout\ : std_logic;
SIGNAL \inst|nios2|Equal264~3_combout\ : std_logic;
SIGNAL \inst|nios2|M_dc_dirty~combout\ : std_logic;
SIGNAL \inst|nios2|D_ctrl_alu_force_xor~3_combout\ : std_logic;
SIGNAL \inst|nios2|E_ctrl_br_cond_nxt~0_combout\ : std_logic;
SIGNAL \inst|sdram|Selector18~0_combout\ : std_logic;
SIGNAL \inst|sdram|Selector18~1_combout\ : std_logic;
SIGNAL \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_tck|sr~16_combout\ : std_logic;
SIGNAL \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_ocimem|comb~1_combout\ : std_logic;
SIGNAL \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_oci_debug|always1~0_combout\ : std_logic;
SIGNAL \inst|jtag_uart|kernel_jtag_uart_alt_jtag_atlantic|td_shift~9_combout\ : std_logic;
SIGNAL \inst|jtag_uart|kernel_jtag_uart_alt_jtag_atlantic|td_shift~10_combout\ : std_logic;
SIGNAL \inst|jtag_uart|kernel_jtag_uart_alt_jtag_atlantic|read_req~q\ : std_logic;
SIGNAL \inst|jtag_uart|kernel_jtag_uart_alt_jtag_atlantic|count~4_combout\ : std_logic;
SIGNAL \inst|width_adapter|out_data[7]~32_combout\ : std_logic;
SIGNAL \inst|nios2|Add15~1_combout\ : std_logic;
SIGNAL \inst|nios2|A_dc_rd_addr_cnt_nxt[2]~1_combout\ : std_logic;
SIGNAL \inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][82]~q\ : std_logic;
SIGNAL \inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~6_combout\ : std_logic;
SIGNAL \inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][57]~q\ : std_logic;
SIGNAL \inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~10_combout\ : std_logic;
SIGNAL \inst|nios2|ic_tag_clr_valid_bits~q\ : std_logic;
SIGNAL \inst|nios2|ic_tag_wren~combout\ : std_logic;
SIGNAL \inst|nios2|F_ic_tag_rd_addr_nxt[2]~8_combout\ : std_logic;
SIGNAL \inst|nios2|F_ic_tag_rd_addr_nxt[3]~12_combout\ : std_logic;
SIGNAL \inst|nios2|F_ic_tag_rd_addr_nxt[3]~13_combout\ : std_logic;
SIGNAL \inst|nios2|F_ic_tag_rd_addr_nxt[3]~14_combout\ : std_logic;
SIGNAL \inst|nios2|F_ic_tag_rd_addr_nxt[4]~16_combout\ : std_logic;
SIGNAL \inst|nios2|F_ic_tag_rd_addr_nxt[4]~17_combout\ : std_logic;
SIGNAL \inst|nios2|F_ic_tag_rd_addr_nxt[4]~18_combout\ : std_logic;
SIGNAL \inst|nios2|F_pc_nxt~18_combout\ : std_logic;
SIGNAL \inst|nios2|F_pc_nxt~19_combout\ : std_logic;
SIGNAL \inst|nios2|F_pc_nxt~24_combout\ : std_logic;
SIGNAL \inst|nios2|F_pc_nxt~25_combout\ : std_logic;
SIGNAL \inst|nios2|F_pc_nxt~27_combout\ : std_logic;
SIGNAL \inst|nios2|F_pc_nxt~30_combout\ : std_logic;
SIGNAL \inst|nios2|F_pc_nxt~31_combout\ : std_logic;
SIGNAL \inst|nios2|F_ic_data_rd_addr_nxt[2]~8_combout\ : std_logic;
SIGNAL \inst|nios2|F_ic_data_rd_addr_nxt[2]~9_combout\ : std_logic;
SIGNAL \inst|nios2|F_ic_data_rd_addr_nxt[2]~10_combout\ : std_logic;
SIGNAL \inst|nios2|F_pc_nxt~36_combout\ : std_logic;
SIGNAL \inst|nios2|F_pc_nxt~37_combout\ : std_logic;
SIGNAL \inst|nios2|F_pc_nxt~42_combout\ : std_logic;
SIGNAL \inst|nios2|F_pc_nxt~43_combout\ : std_logic;
SIGNAL \inst|nios2|E_regnum_a_cmp_F~1_combout\ : std_logic;
SIGNAL \inst|nios2|E_regnum_b_cmp_F~1_combout\ : std_logic;
SIGNAL \inst|nios2|F_ctrl_implicit_dst_retaddr~8_combout\ : std_logic;
SIGNAL \inst|nios2|D_regnum_a_cmp_F~0_combout\ : std_logic;
SIGNAL \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_tck|sr~18_combout\ : std_logic;
SIGNAL \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_tck|sr~22_combout\ : std_logic;
SIGNAL \inst|sdram|Selector4~0_combout\ : std_logic;
SIGNAL \inst|sdram|Selector5~0_combout\ : std_logic;
SIGNAL \inst|sdram|Selector6~0_combout\ : std_logic;
SIGNAL \inst|nios2|A_wr_dst_reg_from_M~q\ : std_logic;
SIGNAL \inst|nios2|M_regnum_b_cmp_F~2_combout\ : std_logic;
SIGNAL \inst|nios2|A_regnum_b_cmp_F~2_combout\ : std_logic;
SIGNAL \inst|nios2|A_shift_rot_result~0_combout\ : std_logic;
SIGNAL \inst|nios2|A_shift_rot_result~1_combout\ : std_logic;
SIGNAL \inst|nios2|M_inst_result[3]~3_combout\ : std_logic;
SIGNAL \inst|nios2|M_data_ram_ld_align_sign_bit~0_combout\ : std_logic;
SIGNAL \inst|nios2|M_regnum_a_cmp_F~1_combout\ : std_logic;
SIGNAL \inst|nios2|A_regnum_a_cmp_F~1_combout\ : std_logic;
SIGNAL \inst|nios2|M_inst_result[24]~8_combout\ : std_logic;
SIGNAL \inst|nios2|A_shift_rot_result~8_combout\ : std_logic;
SIGNAL \inst|nios2|A_shift_rot_result~9_combout\ : std_logic;
SIGNAL \inst|nios2|M_inst_result[15]~12_combout\ : std_logic;
SIGNAL \inst|nios2|M_inst_result[7]~13_combout\ : std_logic;
SIGNAL \inst|nios2|A_shift_rot_result~10_combout\ : std_logic;
SIGNAL \inst|nios2|M_inst_result[14]~15_combout\ : std_logic;
SIGNAL \inst|nios2|M_inst_result[22]~16_combout\ : std_logic;
SIGNAL \inst|nios2|M_inst_result[6]~17_combout\ : std_logic;
SIGNAL \inst|nios2|M_inst_result[5]~21_combout\ : std_logic;
SIGNAL \inst|nios2|A_shift_rot_result~14_combout\ : std_logic;
SIGNAL \inst|nios2|A_shift_rot_result~15_combout\ : std_logic;
SIGNAL \inst|nios2|A_shift_rot_result~16_combout\ : std_logic;
SIGNAL \inst|nios2|A_shift_rot_result~17_combout\ : std_logic;
SIGNAL \inst|nios2|A_dc_rd_data_cnt_nxt[0]~3_combout\ : std_logic;
SIGNAL \inst|nios2|A_dc_xfer_rd_addr_done_nxt~0_combout\ : std_logic;
SIGNAL \inst|nios2|M_ctrl_dc_nowb_inv~q\ : std_logic;
SIGNAL \inst|nios2|dc_data_wr_port_addr[1]~2_combout\ : std_logic;
SIGNAL \inst|nios2|dc_data_rd_port_addr[3]~6_combout\ : std_logic;
SIGNAL \inst|nios2|A_slow_ld_byte3_data_aligned_nxt[6]~1_combout\ : std_logic;
SIGNAL \inst|nios2|A_shift_rot_result~24_combout\ : std_logic;
SIGNAL \inst|nios2|A_shift_rot_result~26_combout\ : std_logic;
SIGNAL \inst|nios2|A_shift_rot_result~27_combout\ : std_logic;
SIGNAL \inst|nios2|A_slow_ld_byte3_data_aligned_nxt[2]~5_combout\ : std_logic;
SIGNAL \inst|nios2|A_shift_rot_result~36_combout\ : std_logic;
SIGNAL \inst|nios2|A_shift_rot_result~37_combout\ : std_logic;
SIGNAL \inst|nios2|A_shift_rot_result~38_combout\ : std_logic;
SIGNAL \inst|nios2|A_shift_rot_result~39_combout\ : std_logic;
SIGNAL \inst|nios2|A_slow_ld_byte2_data_aligned_nxt[6]~1_combout\ : std_logic;
SIGNAL \inst|nios2|A_slow_ld_byte2_data_aligned_nxt[5]~2_combout\ : std_logic;
SIGNAL \inst|nios2|A_slow_ld_byte2_data_aligned_nxt[4]~3_combout\ : std_logic;
SIGNAL \inst|nios2|A_shift_rot_result~44_combout\ : std_logic;
SIGNAL \inst|nios2|A_shift_rot_result~45_combout\ : std_logic;
SIGNAL \inst|nios2|A_slow_ld_byte2_data_aligned_nxt[3]~4_combout\ : std_logic;
SIGNAL \inst|nios2|A_shift_rot_result~46_combout\ : std_logic;
SIGNAL \inst|nios2|A_shift_rot_result~47_combout\ : std_logic;
SIGNAL \inst|nios2|A_shift_rot_result~50_combout\ : std_logic;
SIGNAL \inst|nios2|A_shift_rot_result~51_combout\ : std_logic;
SIGNAL \inst|nios2|A_slow_ld_byte2_data_aligned_nxt[0]~7_combout\ : std_logic;
SIGNAL \inst|nios2|A_shift_rot_result~52_combout\ : std_logic;
SIGNAL \inst|nios2|A_shift_rot_result~53_combout\ : std_logic;
SIGNAL \inst|nios2|A_shift_rot_result~54_combout\ : std_logic;
SIGNAL \inst|nios2|A_shift_rot_result~55_combout\ : std_logic;
SIGNAL \inst|nios2|A_shift_rot_result~58_combout\ : std_logic;
SIGNAL \inst|nios2|A_shift_rot_result~59_combout\ : std_logic;
SIGNAL \inst|nios2|A_shift_rot_result~62_combout\ : std_logic;
SIGNAL \inst|nios2|A_shift_rot_result~63_combout\ : std_logic;
SIGNAL \inst|nios2|E_ctrl_dc_nowb_inv~0_combout\ : std_logic;
SIGNAL \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_oci_break|break_readreg~2_combout\ : std_logic;
SIGNAL \inst|jtag_uart|the_kernel_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~1_combout\ : std_logic;
SIGNAL \inst|jtag_uart|kernel_jtag_uart_alt_jtag_atlantic|td_shift~11_combout\ : std_logic;
SIGNAL \inst|jtag_uart|kernel_jtag_uart_alt_jtag_atlantic|td_shift~12_combout\ : std_logic;
SIGNAL \inst|cmd_xbar_mux_001|src_payload~6_combout\ : std_logic;
SIGNAL \inst|cmd_xbar_mux_001|src_payload~8_combout\ : std_logic;
SIGNAL \inst|cmd_xbar_mux_001|src_payload~9_combout\ : std_logic;
SIGNAL \inst|cmd_xbar_mux_001|src_payload~10_combout\ : std_logic;
SIGNAL \inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][82]~q\ : std_logic;
SIGNAL \inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~12_combout\ : std_logic;
SIGNAL \inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][54]~q\ : std_logic;
SIGNAL \inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][57]~q\ : std_logic;
SIGNAL \inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~16_combout\ : std_logic;
SIGNAL \inst|nios2|M_pipe_flush_waddr_nxt[11]~1_combout\ : std_logic;
SIGNAL \inst|nios2|M_pipe_flush_waddr_nxt[8]~7_combout\ : std_logic;
SIGNAL \inst|nios2|M_pipe_flush_waddr_nxt[9]~8_combout\ : std_logic;
SIGNAL \inst|nios2|M_pipe_flush_waddr_nxt[15]~12_combout\ : std_logic;
SIGNAL \inst|nios2|M_pipe_flush_waddr_nxt[2]~21_combout\ : std_logic;
SIGNAL \inst|nios2|F_iw[29]~34_combout\ : std_logic;
SIGNAL \inst|nios2|A_bstatus_reg_pie~q\ : std_logic;
SIGNAL \inst|nios2|F_ctrl_implicit_dst_eretaddr~2_combout\ : std_logic;
SIGNAL \inst|nios2|F_ctrl_implicit_dst_eretaddr~3_combout\ : std_logic;
SIGNAL \inst|nios2|F_ctrl_implicit_dst_eretaddr~4_combout\ : std_logic;
SIGNAL \inst|nios2|M_ctrl_br_cond~q\ : std_logic;
SIGNAL \inst|nios2|M_bht_wr_en_unfiltered~combout\ : std_logic;
SIGNAL \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_tck|sr~31_combout\ : std_logic;
SIGNAL \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_oci_break|break_readreg~3_combout\ : std_logic;
SIGNAL \inst|nios2|A_rot~0_combout\ : std_logic;
SIGNAL \inst|nios2|dc_data_wr_port_byte_en[3]~2_combout\ : std_logic;
SIGNAL \inst|nios2|dc_data_wr_port_data[11]~10_combout\ : std_logic;
SIGNAL \inst|nios2|dc_data_wr_port_byte_en[1]~4_combout\ : std_logic;
SIGNAL \inst|nios2|dc_data_wr_port_byte_en[2]~6_combout\ : std_logic;
SIGNAL \inst|rsp_xbar_mux_001|src_payload~0_combout\ : std_logic;
SIGNAL \inst|rsp_xbar_mux_001|src_payload~2_combout\ : std_logic;
SIGNAL \inst|nios2|dc_data_wr_port_data[31]~20_combout\ : std_logic;
SIGNAL \inst|nios2|A_rot~1_combout\ : std_logic;
SIGNAL \inst|nios2|dc_data_wr_port_data[8]~32_combout\ : std_logic;
SIGNAL \inst|nios2|A_rot~4_combout\ : std_logic;
SIGNAL \inst|rsp_xbar_mux_001|src_payload~29_combout\ : std_logic;
SIGNAL \inst|nios2|A_rot~6_combout\ : std_logic;
SIGNAL \inst|rsp_xbar_mux_001|src_payload~36_combout\ : std_logic;
SIGNAL \inst|rsp_xbar_mux_001|src_payload~42_combout\ : std_logic;
SIGNAL \inst|nios2|A_rot~7_combout\ : std_logic;
SIGNAL \inst|nios2|dc_data_wr_port_data[20]~54_combout\ : std_logic;
SIGNAL \inst|nios2|dc_data_wr_port_data[4]~56_combout\ : std_logic;
SIGNAL \inst|nios2|A_rot~8_combout\ : std_logic;
SIGNAL \inst|nios2|dc_data_wr_port_data[18]~58_combout\ : std_logic;
SIGNAL \inst|rsp_xbar_mux_001|src_payload~55_combout\ : std_logic;
SIGNAL \inst|rsp_xbar_mux_001|src_data[0]~5_combout\ : std_logic;
SIGNAL \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_tck|sr~33_combout\ : std_logic;
SIGNAL \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_tck|sr~35_combout\ : std_logic;
SIGNAL \inst|nios2|E_ctrl_dc_nowb_inv~1_combout\ : std_logic;
SIGNAL \inst|nios2|A_rot~13_combout\ : std_logic;
SIGNAL \inst|nios2|A_rot~16_combout\ : std_logic;
SIGNAL \inst|nios2|A_rot~18_combout\ : std_logic;
SIGNAL \inst|nios2|A_rot~19_combout\ : std_logic;
SIGNAL \inst|nios2|A_rot~21_combout\ : std_logic;
SIGNAL \inst|nios2|A_rot~22_combout\ : std_logic;
SIGNAL \inst|nios2|A_rot~23_combout\ : std_logic;
SIGNAL \inst|nios2|A_rot~25_combout\ : std_logic;
SIGNAL \inst|nios2|A_rot~26_combout\ : std_logic;
SIGNAL \inst|nios2|A_rot~27_combout\ : std_logic;
SIGNAL \inst|nios2|A_rot~29_combout\ : std_logic;
SIGNAL \inst|nios2|A_rot~30_combout\ : std_logic;
SIGNAL \inst|nios2|A_rot~31_combout\ : std_logic;
SIGNAL \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_oci_break|break_readreg~4_combout\ : std_logic;
SIGNAL \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_tck|sr~39_combout\ : std_logic;
SIGNAL \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_tck|sr~45_combout\ : std_logic;
SIGNAL \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_tck|sr~47_combout\ : std_logic;
SIGNAL \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_tck|sr~48_combout\ : std_logic;
SIGNAL \inst|jtag_uart|the_kernel_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~2_combout\ : std_logic;
SIGNAL \inst|jtag_uart|the_kernel_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~3_combout\ : std_logic;
SIGNAL \inst|jtag_uart|kernel_jtag_uart_alt_jtag_atlantic|td_shift~13_combout\ : std_logic;
SIGNAL \inst|jtag_uart|kernel_jtag_uart_alt_jtag_atlantic|td_shift~14_combout\ : std_logic;
SIGNAL \inst|jtag_uart|the_kernel_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~0_combout\ : std_logic;
SIGNAL \inst|jtag_uart|the_kernel_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~1_combout\ : std_logic;
SIGNAL \inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][82]~q\ : std_logic;
SIGNAL \inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~18_combout\ : std_logic;
SIGNAL \inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][54]~q\ : std_logic;
SIGNAL \inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~21_combout\ : std_logic;
SIGNAL \inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][57]~q\ : std_logic;
SIGNAL \inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~22_combout\ : std_logic;
SIGNAL \inst|nios2|A_bstatus_reg_pie_inst_nxt~0_combout\ : std_logic;
SIGNAL \inst|nios2|A_bstatus_reg_pie_inst_nxt~1_combout\ : std_logic;
SIGNAL \inst|nios2|M_wrctl_estatus~combout\ : std_logic;
SIGNAL \inst|nios2|A_estatus_reg_pie_inst_nxt~0_combout\ : std_logic;
SIGNAL \inst|jtag_uart|LessThan1~0_combout\ : std_logic;
SIGNAL \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_oci_break|break_readreg~5_combout\ : std_logic;
SIGNAL \inst|nios2|Add8~2_combout\ : std_logic;
SIGNAL \inst|pio_led|readdata[3]~0_combout\ : std_logic;
SIGNAL \inst|nios2|the_kernel_nios2_nios2_oci|readdata[23]~6_combout\ : std_logic;
SIGNAL \inst|width_adapter_001|data_reg~4_combout\ : std_logic;
SIGNAL \inst|width_adapter_001|data_reg~5_combout\ : std_logic;
SIGNAL \inst|nios2|the_kernel_nios2_nios2_oci|readdata[24]~12_combout\ : std_logic;
SIGNAL \inst|width_adapter_001|data_reg~8_combout\ : std_logic;
SIGNAL \inst|jtag_uart|av_readdata[5]~4_combout\ : std_logic;
SIGNAL \inst|nios2|the_kernel_nios2_nios2_oci|readdata[21]~18_combout\ : std_logic;
SIGNAL \inst|nios2|the_kernel_nios2_nios2_oci|readdata[13]~19_combout\ : std_logic;
SIGNAL \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_oci_debug|monitor_go~q\ : std_logic;
SIGNAL \inst|width_adapter_001|data_reg~13_combout\ : std_logic;
SIGNAL \inst|nios2|D_control_reg_rddata_muxed[0]~0_combout\ : std_logic;
SIGNAL \inst|jtag_uart|av_readdata[0]~8_combout\ : std_logic;
SIGNAL \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_avalon_reg|oci_reg_readdata~1_combout\ : std_logic;
SIGNAL \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_tck|sr~53_combout\ : std_logic;
SIGNAL \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_oci_break|break_readreg~6_combout\ : std_logic;
SIGNAL \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_oci_break|break_readreg~7_combout\ : std_logic;
SIGNAL \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_tck|sr~55_combout\ : std_logic;
SIGNAL \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_tck|sr~59_combout\ : std_logic;
SIGNAL \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_oci_break|break_readreg~9_combout\ : std_logic;
SIGNAL \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_ocimem|cfgdout[25]~1_combout\ : std_logic;
SIGNAL \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_oci_break|break_readreg~10_combout\ : std_logic;
SIGNAL \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_oci_break|break_readreg~12_combout\ : std_logic;
SIGNAL \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_oci_break|break_readreg~13_combout\ : std_logic;
SIGNAL \inst|jtag_uart|the_kernel_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~0_combout\ : std_logic;
SIGNAL \inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][82]~q\ : std_logic;
SIGNAL \inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~24_combout\ : std_logic;
SIGNAL \inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][54]~q\ : std_logic;
SIGNAL \inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~27_combout\ : std_logic;
SIGNAL \inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][57]~q\ : std_logic;
SIGNAL \inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~28_combout\ : std_logic;
SIGNAL \inst|nios2|A_mul_src1[3]~_Duplicate_1_q\ : std_logic;
SIGNAL \inst|nios2|A_mul_src1[6]~_Duplicate_1_q\ : std_logic;
SIGNAL \inst|nios2|A_mul_src1[9]~_Duplicate_1_q\ : std_logic;
SIGNAL \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_oci_debug|monitor_go~0_combout\ : std_logic;
SIGNAL \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_oci_break|break_readreg~16_combout\ : std_logic;
SIGNAL \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_tck|Mux30~0_combout\ : std_logic;
SIGNAL \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_oci_break|break_readreg~17_combout\ : std_logic;
SIGNAL \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_oci_break|break_readreg~19_combout\ : std_logic;
SIGNAL \inst|jtag_uart|kernel_jtag_uart_alt_jtag_atlantic|td_shift~17_combout\ : std_logic;
SIGNAL \inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][82]~q\ : std_logic;
SIGNAL \inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~30_combout\ : std_logic;
SIGNAL \inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][54]~q\ : std_logic;
SIGNAL \inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~33_combout\ : std_logic;
SIGNAL \inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][57]~q\ : std_logic;
SIGNAL \inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~34_combout\ : std_logic;
SIGNAL \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_oci_break|break_readreg~22_combout\ : std_logic;
SIGNAL \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_tck|sr~65_combout\ : std_logic;
SIGNAL \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_tck|sr~67_combout\ : std_logic;
SIGNAL \inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][82]~q\ : std_logic;
SIGNAL \inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~36_combout\ : std_logic;
SIGNAL \inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][54]~q\ : std_logic;
SIGNAL \inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~39_combout\ : std_logic;
SIGNAL \inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][57]~q\ : std_logic;
SIGNAL \inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~40_combout\ : std_logic;
SIGNAL \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_oci_break|break_readreg~23_combout\ : std_logic;
SIGNAL \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_oci_break|break_readreg~24_combout\ : std_logic;
SIGNAL \inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][55]~q\ : std_logic;
SIGNAL \inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~41_combout\ : std_logic;
SIGNAL \inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][57]~q\ : std_logic;
SIGNAL \inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~42_combout\ : std_logic;
SIGNAL \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_tck|sr~71_combout\ : std_logic;
SIGNAL \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_tck|sr~73_combout\ : std_logic;
SIGNAL \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_tck|sr~75_combout\ : std_logic;
SIGNAL \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_tck|sr~77_combout\ : std_logic;
SIGNAL \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_oci_break|break_readreg~26_combout\ : std_logic;
SIGNAL \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_oci_break|break_readreg~27_combout\ : std_logic;
SIGNAL \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_oci_break|break_readreg~28_combout\ : std_logic;
SIGNAL \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_oci_break|break_readreg~29_combout\ : std_logic;
SIGNAL \inst|sdram|active_rnw~4_combout\ : std_logic;
SIGNAL \inst|limiter_001|nonposted_cmd_accepted~combout\ : std_logic;
SIGNAL \inst|sdram|Selector38~5_combout\ : std_logic;
SIGNAL \inst|nios2|dc_tag_wr_port_en~combout\ : std_logic;
SIGNAL \inst|nios2|D_src2[26]~53_combout\ : std_logic;
SIGNAL \inst|nios2|D_src2_reg[18]~102_combout\ : std_logic;
SIGNAL \inst|nios2|F_ctrl_br_uncond~8_combout\ : std_logic;
SIGNAL \inst|cmd_xbar_mux_001|arb|top_priority_reg[0]~1_combout\ : std_logic;
SIGNAL \inst|nios2|A_wr_dst_reg_from_M~0_combout\ : std_logic;
SIGNAL \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_avalon_reg|oci_ienable[0]~0_combout\ : std_logic;
SIGNAL \inst|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[13]~21_combout\ : std_logic;
SIGNAL \altera_internal_jtag~TCKUTAP\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0]~12\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0]~11_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~14\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~13_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[2]~17\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[2]~16_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[3]~19\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[3]~18_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~20_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]~q\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]~q\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]~q\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1]~q\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][2]~q\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]~q\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][4]~q\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~1_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~3_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg~q\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~4_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~5_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~2_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][2]~q\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~6_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]~q\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~7_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][4]~q\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~8_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][1]~q\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~12_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][2]~q\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~13_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][3]~q\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~14_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][4]~q\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~15_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~2_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~1_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~5_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~6_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]~7_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]~8_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|clear_signal~combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~6_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~7_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~8_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~9_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~10_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~11_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg~0_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]~1_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~4_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~5_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~6_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]~12_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~10_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~11_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~12_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~13_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg~q\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~4_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~5_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~0_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~0_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~10_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~11_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg_proc~0_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~15_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~12_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~13_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~1_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~2_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~14_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~2_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~14_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~15_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~16_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~3_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~17_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~18_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~19_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[0]~20_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~22_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~23_combout\ : std_logic;
SIGNAL \auto_hub|~GND~combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~_wirecell_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[0]~_wirecell_combout\ : std_logic;
SIGNAL \altera_internal_jtag~TCKUTAPclkctrl_outclk\ : std_logic;
SIGNAL \inst|jtag_uart|kernel_jtag_uart_alt_jtag_atlantic|tdo~reg0feeder_combout\ : std_logic;
SIGNAL \inst|nios2|A_dc_actual_tag[3]~feeder_combout\ : std_logic;
SIGNAL \inst|nios2|A_dc_actual_tag[11]~feeder_combout\ : std_logic;
SIGNAL \inst|nios2|A_dc_actual_tag[15]~feeder_combout\ : std_logic;
SIGNAL \inst|nios2|E_src2_reg[13]~feeder_combout\ : std_logic;
SIGNAL \inst|nios2|E_src2_reg[11]~feeder_combout\ : std_logic;
SIGNAL \inst|nios2|A_dc_rd_data[27]~feeder_combout\ : std_logic;
SIGNAL \inst|nios2|A_dc_rd_data[19]~feeder_combout\ : std_logic;
SIGNAL \inst|nios2|A_dc_rd_data[23]~feeder_combout\ : std_logic;
SIGNAL \inst|nios2|A_dc_rd_data[8]~feeder_combout\ : std_logic;
SIGNAL \inst|nios2|A_dc_rd_data[4]~feeder_combout\ : std_logic;
SIGNAL \inst|sdram|the_kernel_sdram_input_efifo_module|entry_0[31]~feeder_combout\ : std_logic;
SIGNAL \inst|sdram|the_kernel_sdram_input_efifo_module|entry_0[34]~feeder_combout\ : std_logic;
SIGNAL \inst|sdram|the_kernel_sdram_input_efifo_module|entry_0[33]~feeder_combout\ : std_logic;
SIGNAL \inst|sdram|the_kernel_sdram_input_efifo_module|entry_0[36]~feeder_combout\ : std_logic;
SIGNAL \inst|sdram|the_kernel_sdram_input_efifo_module|entry_0[39]~feeder_combout\ : std_logic;
SIGNAL \inst|nios2|A_dc_wb_line[0]~feeder_combout\ : std_logic;
SIGNAL \inst|sdram|the_kernel_sdram_input_efifo_module|entry_1[17]~feeder_combout\ : std_logic;
SIGNAL \inst|sdram|the_kernel_sdram_input_efifo_module|entry_0[16]~feeder_combout\ : std_logic;
SIGNAL \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_sysclk|jdo[2]~feeder_combout\ : std_logic;
SIGNAL \inst|nios2|E_pc[9]~feeder_combout\ : std_logic;
SIGNAL \inst|nios2|M_src1[2]~feeder_combout\ : std_logic;
SIGNAL \inst|nios2|M_iw[5]~feeder_combout\ : std_logic;
SIGNAL \inst|nios2|M_iw[4]~feeder_combout\ : std_logic;
SIGNAL \inst|nios2|M_src2[23]~feeder_combout\ : std_logic;
SIGNAL \inst|nios2|A_dc_wb_tag[15]~feeder_combout\ : std_logic;
SIGNAL \inst|nios2|A_dc_wb_tag[11]~feeder_combout\ : std_logic;
SIGNAL \inst|nios2|A_dc_wb_tag[2]~feeder_combout\ : std_logic;
SIGNAL \inst|nios2|A_dc_xfer_wr_active~feeder_combout\ : std_logic;
SIGNAL \inst|sdram|the_kernel_sdram_input_efifo_module|entry_1[12]~feeder_combout\ : std_logic;
SIGNAL \inst|sdram|the_kernel_sdram_input_efifo_module|entry_1[7]~feeder_combout\ : std_logic;
SIGNAL \inst|sdram|the_kernel_sdram_input_efifo_module|entry_1[4]~feeder_combout\ : std_logic;
SIGNAL \inst|nios2|A_dc_xfer_rd_data_active~feeder_combout\ : std_logic;
SIGNAL \inst|nios2|A_st_data[8]~feeder_combout\ : std_logic;
SIGNAL \inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][82]~feeder_combout\ : std_logic;
SIGNAL \inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][57]~feeder_combout\ : std_logic;
SIGNAL \inst|nios2|M_sel_data_master~feeder_combout\ : std_logic;
SIGNAL \clk~input_o\ : std_logic;
SIGNAL \inst1|altpll_component|auto_generated|wire_pll1_fbout\ : std_logic;
SIGNAL \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\ : std_logic;
SIGNAL \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder_combout\ : std_logic;
SIGNAL \rst_n~input_o\ : std_logic;
SIGNAL \inst|rst_controller|merged_reset~0_combout\ : std_logic;
SIGNAL \inst|rst_controller|merged_reset~0clkctrl_outclk\ : std_logic;
SIGNAL \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]~feeder_combout\ : std_logic;
SIGNAL \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q\ : std_logic;
SIGNAL \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\ : std_logic;
SIGNAL \inst|sdram|m_data[15]~_Duplicate_1_q\ : std_logic;
SIGNAL \inst|sdram|Selector10~2_combout\ : std_logic;
SIGNAL \inst|sdram|Selector9~0_combout\ : std_logic;
SIGNAL \inst|sdram|i_state.010~q\ : std_logic;
SIGNAL \inst|sdram|Add0~0_combout\ : std_logic;
SIGNAL \inst|sdram|Add0~1\ : std_logic;
SIGNAL \inst|sdram|Add0~2_combout\ : std_logic;
SIGNAL \inst|sdram|refresh_counter~9_combout\ : std_logic;
SIGNAL \inst|sdram|Add0~3\ : std_logic;
SIGNAL \inst|sdram|Add0~4_combout\ : std_logic;
SIGNAL \inst|sdram|Add0~5\ : std_logic;
SIGNAL \inst|sdram|Add0~7\ : std_logic;
SIGNAL \inst|sdram|Add0~8_combout\ : std_logic;
SIGNAL \inst|sdram|refresh_counter~8_combout\ : std_logic;
SIGNAL \inst|sdram|Add0~9\ : std_logic;
SIGNAL \inst|sdram|Add0~10_combout\ : std_logic;
SIGNAL \inst|sdram|refresh_counter~6_combout\ : std_logic;
SIGNAL \inst|sdram|Add0~11\ : std_logic;
SIGNAL \inst|sdram|Add0~12_combout\ : std_logic;
SIGNAL \inst|sdram|refresh_counter~7_combout\ : std_logic;
SIGNAL \inst|sdram|Add0~6_combout\ : std_logic;
SIGNAL \inst|sdram|Equal0~2_combout\ : std_logic;
SIGNAL \inst|sdram|Add0~13\ : std_logic;
SIGNAL \inst|sdram|Add0~14_combout\ : std_logic;
SIGNAL \inst|sdram|refresh_counter~5_combout\ : std_logic;
SIGNAL \inst|sdram|Add0~15\ : std_logic;
SIGNAL \inst|sdram|Add0~16_combout\ : std_logic;
SIGNAL \inst|sdram|Add0~17\ : std_logic;
SIGNAL \inst|sdram|Add0~18_combout\ : std_logic;
SIGNAL \inst|sdram|refresh_counter[9]~13_combout\ : std_logic;
SIGNAL \inst|sdram|Equal0~1_combout\ : std_logic;
SIGNAL \inst|sdram|Add0~19\ : std_logic;
SIGNAL \inst|sdram|Add0~21\ : std_logic;
SIGNAL \inst|sdram|Add0~22_combout\ : std_logic;
SIGNAL \inst|sdram|refresh_counter~1_combout\ : std_logic;
SIGNAL \inst|sdram|Add0~23\ : std_logic;
SIGNAL \inst|sdram|Add0~24_combout\ : std_logic;
SIGNAL \inst|sdram|refresh_counter~3_combout\ : std_logic;
SIGNAL \inst|sdram|Add0~25\ : std_logic;
SIGNAL \inst|sdram|Add0~26_combout\ : std_logic;
SIGNAL \inst|sdram|refresh_counter~2_combout\ : std_logic;
SIGNAL \inst|sdram|Add0~27\ : std_logic;
SIGNAL \inst|sdram|Add0~28_combout\ : std_logic;
SIGNAL \inst|sdram|refresh_counter~0_combout\ : std_logic;
SIGNAL \inst|sdram|Equal0~0_combout\ : std_logic;
SIGNAL \inst|sdram|Equal0~4_combout\ : std_logic;
SIGNAL \inst|sdram|i_next.000~0_combout\ : std_logic;
SIGNAL \inst|sdram|i_next.000~q\ : std_logic;
SIGNAL \inst|sdram|Selector7~0_combout\ : std_logic;
SIGNAL \inst|sdram|i_state.000~q\ : std_logic;
SIGNAL \inst|sdram|Selector8~0_combout\ : std_logic;
SIGNAL \inst|sdram|i_state.001~q\ : std_logic;
SIGNAL \inst|sdram|Selector10~3_combout\ : std_logic;
SIGNAL \inst|sdram|i_state.011~q\ : std_logic;
SIGNAL \inst|sdram|Selector15~1_combout\ : std_logic;
SIGNAL \inst|sdram|Selector13~0_combout\ : std_logic;
SIGNAL \inst|sdram|Selector15~2_combout\ : std_logic;
SIGNAL \inst|sdram|Selector14~0_combout\ : std_logic;
SIGNAL \inst|sdram|Selector14~1_combout\ : std_logic;
SIGNAL \inst|sdram|Selector12~1_combout\ : std_logic;
SIGNAL \inst|sdram|i_state.111~q\ : std_logic;
SIGNAL \inst|sdram|Selector13~2_combout\ : std_logic;
SIGNAL \inst|sdram|Selector12~0_combout\ : std_logic;
SIGNAL \inst|sdram|i_state.101~0_combout\ : std_logic;
SIGNAL \inst|sdram|i_state.101~q\ : std_logic;
SIGNAL \inst|sdram|init_done~0_combout\ : std_logic;
SIGNAL \inst|sdram|init_done~q\ : std_logic;
SIGNAL \inst|nios2|A_stall~0_combout\ : std_logic;
SIGNAL \inst|cmd_xbar_mux|packet_in_progress~0_combout\ : std_logic;
SIGNAL \inst|cmd_xbar_mux|packet_in_progress~q\ : std_logic;
SIGNAL \inst|sdram|LessThan1~0_combout\ : std_logic;
SIGNAL \inst|sdram|active_cs_n~0_combout\ : std_logic;
SIGNAL \inst|sdram|Selector30~2_combout\ : std_logic;
SIGNAL \inst|sdram|active_cs_n~1_combout\ : std_logic;
SIGNAL \inst|sdram|active_cs_n~q\ : std_logic;
SIGNAL \inst|sdram|Selector29~0_combout\ : std_logic;
SIGNAL \inst|sdram|Selector29~1_combout\ : std_logic;
SIGNAL \inst|sdram|m_state.000100000~q\ : std_logic;
SIGNAL \inst|sdram|Selector30~3_combout\ : std_logic;
SIGNAL \inst|sdram|m_state.001000000~q\ : std_logic;
SIGNAL \inst|sdram|WideOr6~0_combout\ : std_logic;
SIGNAL \inst|sdram|Selector3~0_combout\ : std_logic;
SIGNAL \inst|sdram|Selector22~0_combout\ : std_logic;
SIGNAL \inst|sdram|always5~0_combout\ : std_logic;
SIGNAL \inst|sdram|Selector22~1_combout\ : std_logic;
SIGNAL \inst|sdram|m_cmd[0]~_Duplicate_1_q\ : std_logic;
SIGNAL \inst|sdram|Selector1~0_combout\ : std_logic;
SIGNAL \inst|sdram|Selector20~0_combout\ : std_logic;
SIGNAL \inst|sdram|m_cmd[2]~_Duplicate_1_q\ : std_logic;
SIGNAL \inst|sdram|m_state.000000010~q\ : std_logic;
SIGNAL \inst|sdram|Selector34~0_combout\ : std_logic;
SIGNAL \inst|sdram|Selector34~2_combout\ : std_logic;
SIGNAL \inst|sdram|Selector34~3_combout\ : std_logic;
SIGNAL \inst|sdram|m_next.000001000~q\ : std_logic;
SIGNAL \inst|sdram|the_kernel_sdram_input_efifo_module|entries[0]~3_combout\ : std_logic;
SIGNAL \inst|nios2|kernel_nios2_ic_data|the_altsyncram|auto_generated|rden_b_store~q\ : std_logic;
SIGNAL \inst|nios2|kernel_nios2_ic_data|the_altsyncram|auto_generated|ram_block1a0~0_combout\ : std_logic;
SIGNAL \sdram_dq[6]~input_o\ : std_logic;
SIGNAL \inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used~6_combout\ : std_logic;
SIGNAL \inst|nios2|E_valid~1_combout\ : std_logic;
SIGNAL \inst|nios2|M_valid_from_E~q\ : std_logic;
SIGNAL \inst|nios2|A_valid~q\ : std_logic;
SIGNAL \inst|nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~3_combout\ : std_logic;
SIGNAL \inst|nios2|F_iw[13]~16_combout\ : std_logic;
SIGNAL \inst|nios2|D_ic_fill_starting_d1~q\ : std_logic;
SIGNAL \inst|nios2|ic_fill_dp_offset_nxt[2]~1_combout\ : std_logic;
SIGNAL \inst|nios2|ic_fill_dp_offset_nxt[2]~2_combout\ : std_logic;
SIGNAL \inst|nios2|ic_fill_dp_offset_en~0_combout\ : std_logic;
SIGNAL \inst|rsp_xbar_mux|src_payload~0_combout\ : std_logic;
SIGNAL \inst|nios2|F_iw[1]~8_combout\ : std_logic;
SIGNAL \inst|nios2|D_ic_fill_starting~1_wirecell_combout\ : std_logic;
SIGNAL \inst|nios2|ic_tag_wraddress[2]~1_combout\ : std_logic;
SIGNAL \inst|nios2|ic_tag_wraddress[3]~2_combout\ : std_logic;
SIGNAL \inst|nios2|E_src2[2]~feeder_combout\ : std_logic;
SIGNAL \inst|nios2|F_iw[8]~21_combout\ : std_logic;
SIGNAL \inst|nios2|D_src2_imm[2]~8_combout\ : std_logic;
SIGNAL \inst|nios2|F_op_slli~0_combout\ : std_logic;
SIGNAL \inst|nios2|F_op_roli~0_combout\ : std_logic;
SIGNAL \inst|nios2|F_ctrl_src2_choose_imm~combout\ : std_logic;
SIGNAL \inst|nios2|D_ctrl_src2_choose_imm~q\ : std_logic;
SIGNAL \inst|nios2|F_iw[0]~13_combout\ : std_logic;
SIGNAL \inst|nios2|Equal154~2_combout\ : std_logic;
SIGNAL \inst|nios2|D_ctrl_alu_force_xor~0_combout\ : std_logic;
SIGNAL \inst|nios2|D_ctrl_alu_force_xor~1_combout\ : std_logic;
SIGNAL \inst|nios2|D_ctrl_alu_force_xor~2_combout\ : std_logic;
SIGNAL \inst|nios2|D_logic_op_raw[1]~0_combout\ : std_logic;
SIGNAL \inst|nios2|D_logic_op[1]~0_combout\ : std_logic;
SIGNAL \inst|nios2|D_op_div~4_combout\ : std_logic;
SIGNAL \inst|nios2|D_ctrl_logic~0_combout\ : std_logic;
SIGNAL \inst|nios2|D_ctrl_logic~2_combout\ : std_logic;
SIGNAL \inst|nios2|E_ctrl_logic~q\ : std_logic;
SIGNAL \inst|nios2|ic_tag_wraddress_nxt~0_combout\ : std_logic;
SIGNAL \inst|nios2|Equal154~3_combout\ : std_logic;
SIGNAL \inst|nios2|Equal154~0_combout\ : std_logic;
SIGNAL \inst|nios2|D_ctrl_retaddr~0_combout\ : std_logic;
SIGNAL \inst|nios2|D_op_div~combout\ : std_logic;
SIGNAL \inst|nios2|D_op_cmpge~0_combout\ : std_logic;
SIGNAL \inst|nios2|D_ctrl_retaddr~1_combout\ : std_logic;
SIGNAL \inst|nios2|D_ctrl_retaddr~2_combout\ : std_logic;
SIGNAL \inst|nios2|D_ctrl_retaddr~3_combout\ : std_logic;
SIGNAL \inst|nios2|E_ctrl_retaddr~q\ : std_logic;
SIGNAL \inst|nios2|F_pc_plus_one[0]~1\ : std_logic;
SIGNAL \inst|nios2|F_pc_plus_one[1]~3\ : std_logic;
SIGNAL \inst|nios2|F_pc_plus_one[2]~4_combout\ : std_logic;
SIGNAL \inst|nios2|E_ctrl_br_cond_nxt~1_combout\ : std_logic;
SIGNAL \inst|nios2|D_extra_pc[2]~22_combout\ : std_logic;
SIGNAL \inst|nios2|E_alu_result[4]~23_combout\ : std_logic;
SIGNAL \inst|rsp_xbar_mux_001|src_payload~3_combout\ : std_logic;
SIGNAL \inst|nios2|Equal293~0_combout\ : std_logic;
SIGNAL \inst|nios2|E_iw[12]~feeder_combout\ : std_logic;
SIGNAL \inst|nios2|E_hbreak_req~1_combout\ : std_logic;
SIGNAL \inst|nios2|E_iw[14]~feeder_combout\ : std_logic;
SIGNAL \inst|nios2|E_hbreak_req~0_combout\ : std_logic;
SIGNAL \inst|nios2|Equal209~0_combout\ : std_logic;
SIGNAL \inst|nios2|Equal209~1_combout\ : std_logic;
SIGNAL \inst|nios2|E_hbreak_req~combout\ : std_logic;
SIGNAL \inst|nios2|F_ctrl_ignore_dst~combout\ : std_logic;
SIGNAL \inst|nios2|D_ctrl_ignore_dst~q\ : std_logic;
SIGNAL \inst|nios2|D_wr_dst_reg~combout\ : std_logic;
SIGNAL \inst|nios2|E_wr_dst_reg_from_D~q\ : std_logic;
SIGNAL \inst|nios2|E_wr_dst_reg~0_combout\ : std_logic;
SIGNAL \inst|nios2|F_pc_plus_one[2]~5\ : std_logic;
SIGNAL \inst|nios2|F_pc_plus_one[3]~7\ : std_logic;
SIGNAL \inst|nios2|F_pc_plus_one[4]~9\ : std_logic;
SIGNAL \inst|nios2|F_pc_plus_one[5]~10_combout\ : std_logic;
SIGNAL \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_avalon_reg|oci_ienable[1]~feeder_combout\ : std_logic;
SIGNAL \inst|nios2|D_ctrl_break~0_combout\ : std_logic;
SIGNAL \inst|nios2|D_ctrl_break~1_combout\ : std_logic;
SIGNAL \inst|nios2|E_ctrl_break~q\ : std_logic;
SIGNAL \inst|nios2|M_ctrl_break~feeder_combout\ : std_logic;
SIGNAL \inst|nios2|M_ctrl_break~q\ : std_logic;
SIGNAL \inst|nios2|hbreak_enabled~0_combout\ : std_logic;
SIGNAL \inst|nios2|hbreak_enabled~q\ : std_logic;
SIGNAL \inst|cmd_xbar_mux|arb|top_priority_reg[0]~1_combout\ : std_logic;
SIGNAL \inst|cmd_xbar_mux|arb|grant[1]~0_combout\ : std_logic;
SIGNAL \inst|pio_led_s1_translator|av_begintransfer~0_combout\ : std_logic;
SIGNAL \inst|nios2_jtag_debug_module_translator|av_begintransfer~0_combout\ : std_logic;
SIGNAL \inst|nios2|F_iw[27]~32_combout\ : std_logic;
SIGNAL \inst|nios2|F_pc_nxt~33_combout\ : std_logic;
SIGNAL \inst|nios2|F_pc_nxt~34_combout\ : std_logic;
SIGNAL \inst|nios2|F_pc_nxt~35_combout\ : std_logic;
SIGNAL \inst|nios2|D_logic_op_raw[0]~1_combout\ : std_logic;
SIGNAL \inst|nios2|D_logic_op[0]~1_combout\ : std_logic;
SIGNAL \inst|nios2|E_logic_result[19]~7_combout\ : std_logic;
SIGNAL \inst|nios2|Equal154~6_combout\ : std_logic;
SIGNAL \inst|nios2|D_ctrl_shift_rot_right~0_combout\ : std_logic;
SIGNAL \inst|nios2|E_ctrl_shift_rot_right~q\ : std_logic;
SIGNAL \inst|nios2|Add8~4\ : std_logic;
SIGNAL \inst|nios2|Add8~6\ : std_logic;
SIGNAL \inst|nios2|Add8~8\ : std_logic;
SIGNAL \inst|nios2|Add8~10\ : std_logic;
SIGNAL \inst|nios2|Add8~11_combout\ : std_logic;
SIGNAL \inst|nios2|Add8~3_combout\ : std_logic;
SIGNAL \inst|nios2|F_ctrl_hi_imm16~8_combout\ : std_logic;
SIGNAL \inst|nios2|F_ctrl_hi_imm16~9_combout\ : std_logic;
SIGNAL \inst|nios2|D_ctrl_hi_imm16~q\ : std_logic;
SIGNAL \inst|nios2|F_ctrl_unsigned_lo_imm16~0_combout\ : std_logic;
SIGNAL \inst|nios2|F_ctrl_unsigned_lo_imm16~1_combout\ : std_logic;
SIGNAL \inst|nios2|D_ctrl_unsigned_lo_imm16~q\ : std_logic;
SIGNAL \inst|nios2|D_src2_imm[30]~11_combout\ : std_logic;
SIGNAL \inst|nios2|F_pc_plus_one[5]~11\ : std_logic;
SIGNAL \inst|nios2|F_pc_plus_one[6]~13\ : std_logic;
SIGNAL \inst|nios2|F_pc_plus_one[7]~15\ : std_logic;
SIGNAL \inst|nios2|F_pc_plus_one[8]~17\ : std_logic;
SIGNAL \inst|nios2|F_pc_plus_one[9]~18_combout\ : std_logic;
SIGNAL \altera_reserved_tck~input_o\ : std_logic;
SIGNAL \altera_reserved_tdi~input_o\ : std_logic;
SIGNAL \altera_internal_jtag~TDIUTAP\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~8_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~9_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~10_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~11_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~12_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_dr_scan_proc~0_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~4_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~5_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~6_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~7_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_proc~0_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~1_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~2_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~0_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~0_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]~feeder_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]~feeder_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]~feeder_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~0_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]~feeder_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]~feeder_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]~0_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]~feeder_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]~1_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal1~0_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~1_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~0_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~0_combout\ : std_logic;
SIGNAL \~GND~combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~5_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~11_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]~13_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~0_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]~10_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg_proc~0_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~q\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]~9_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal11~0_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~3_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~4_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]~14_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal3~0_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]~6_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]~1_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~6_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~2_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~feeder_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~1_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~0_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~8\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1]~9_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~7_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~18_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~17_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~19_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1]~10\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2]~12\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3]~13_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2]~11_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]~7_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3]~14\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~15_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]~8_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]~0_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~9_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~12_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]~1_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~15_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~16_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~13_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2]~2_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~4_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~17_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~18_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]~3_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~2_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg~q\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_proc~0_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~0_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~2_combout\ : std_logic;
SIGNAL \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_ocimem|MonAReg[2]~9_combout\ : std_logic;
SIGNAL \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_tck|sr~28_combout\ : std_logic;
SIGNAL \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|kernel_nios2_jtag_debug_module_phy|virtual_state_sdr~0_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~3_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]~2_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][1]~q\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~5_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~1_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~3_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~4_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\ : std_logic;
SIGNAL \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_tck|sr[36]~29_combout\ : std_logic;
SIGNAL \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_sysclk|jdo[37]~feeder_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~1_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~0_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~1_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~3_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0_q\ : std_logic;
SIGNAL \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|kernel_nios2_jtag_debug_module_phy|virtual_state_udr~0_combout\ : std_logic;
SIGNAL \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_sysclk|the_altera_std_synchronizer2|din_s1~q\ : std_logic;
SIGNAL \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_sysclk|the_altera_std_synchronizer2|dreg[0]~feeder_combout\ : std_logic;
SIGNAL \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_sysclk|sync2_udr~q\ : std_logic;
SIGNAL \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_sysclk|update_jdo_strobe~0_combout\ : std_logic;
SIGNAL \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_sysclk|update_jdo_strobe~q\ : std_logic;
SIGNAL \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_tck|sr~30_combout\ : std_logic;
SIGNAL \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_sysclk|jdo[36]~feeder_combout\ : std_logic;
SIGNAL \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|kernel_nios2_jtag_debug_module_phy|virtual_state_uir~0_combout\ : std_logic;
SIGNAL \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_sysclk|the_altera_std_synchronizer3|din_s1~q\ : std_logic;
SIGNAL \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_sysclk|the_altera_std_synchronizer3|dreg[0]~feeder_combout\ : std_logic;
SIGNAL \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_sysclk|sync2_uir~feeder_combout\ : std_logic;
SIGNAL \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_sysclk|sync2_uir~q\ : std_logic;
SIGNAL \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_sysclk|jxuir~0_combout\ : std_logic;
SIGNAL \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_sysclk|jxuir~q\ : std_logic;
SIGNAL \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_sysclk|enable_action_strobe~q\ : std_logic;
SIGNAL \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\ : std_logic;
SIGNAL \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_oci_break|break_readreg~11_combout\ : std_logic;
SIGNAL \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_tck|sr~43_combout\ : std_logic;
SIGNAL \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|kernel_nios2_jtag_debug_module_phy|virtual_state_cdr~combout\ : std_logic;
SIGNAL \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_sysclk|jdo[30]~feeder_combout\ : std_logic;
SIGNAL \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_oci_break|break_readreg~20_combout\ : std_logic;
SIGNAL \inst|nios2|E_src2[8]~feeder_combout\ : std_logic;
SIGNAL \inst|nios2|D_src2_imm[8]~2_combout\ : std_logic;
SIGNAL \inst|nios2|E_logic_result[8]~18_combout\ : std_logic;
SIGNAL \inst|nios2|E_alu_result[8]~19_combout\ : std_logic;
SIGNAL \inst|nios2|Add17|auto_generated|_~2_combout\ : std_logic;
SIGNAL \inst|nios2|E_src2[5]~5_combout\ : std_logic;
SIGNAL \inst|nios2|E_src2[5]~feeder_combout\ : std_logic;
SIGNAL \inst|nios2|D_src2_imm[5]~5_combout\ : std_logic;
SIGNAL \inst|nios2|E_logic_result[5]~21_combout\ : std_logic;
SIGNAL \inst|nios2|Add17|auto_generated|_~6_combout\ : std_logic;
SIGNAL \inst|nios2|Add17|auto_generated|_~8_combout\ : std_logic;
SIGNAL \sdram_dq[7]~input_o\ : std_logic;
SIGNAL \sdram_dq[8]~input_o\ : std_logic;
SIGNAL \inst|nios2|the_kernel_nios2_nios2_oci|readdata[25]~10_combout\ : std_logic;
SIGNAL \inst|cmd_xbar_demux|WideOr0~1_combout\ : std_logic;
SIGNAL \inst|jtag_uart_avalon_jtag_slave_translator|waitrequest_reset_override~feeder_combout\ : std_logic;
SIGNAL \inst|jtag_uart_avalon_jtag_slave_translator|waitrequest_reset_override~q\ : std_logic;
SIGNAL \inst|nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent|cp_ready~0_combout\ : std_logic;
SIGNAL \inst|cmd_xbar_demux|WideOr0~2_combout\ : std_logic;
SIGNAL \inst|limiter|last_dest_id[0]~0_combout\ : std_logic;
SIGNAL \inst|limiter|save_dest_id~0_combout\ : std_logic;
SIGNAL \inst|limiter|pending_response_count[0]~3_combout\ : std_logic;
SIGNAL \inst|limiter|pending_response_count[1]~5_cout\ : std_logic;
SIGNAL \inst|limiter|pending_response_count[1]~6_combout\ : std_logic;
SIGNAL \inst|nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][101]~q\ : std_logic;
SIGNAL \inst|nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~1_combout\ : std_logic;
SIGNAL \inst|nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][101]~q\ : std_logic;
SIGNAL \inst|limiter|response_accepted~0_combout\ : std_logic;
SIGNAL \inst|limiter|pending_response_count[3]~8_combout\ : std_logic;
SIGNAL \inst|limiter|pending_response_count[1]~7\ : std_logic;
SIGNAL \inst|limiter|pending_response_count[2]~9_combout\ : std_logic;
SIGNAL \inst|limiter|pending_response_count[2]~10\ : std_logic;
SIGNAL \inst|limiter|pending_response_count[3]~11_combout\ : std_logic;
SIGNAL \inst|limiter|has_pending_responses~0_combout\ : std_logic;
SIGNAL \inst|limiter|has_pending_responses~1_combout\ : std_logic;
SIGNAL \inst|limiter|has_pending_responses~2_combout\ : std_logic;
SIGNAL \inst|limiter|has_pending_responses~q\ : std_logic;
SIGNAL \inst|limiter|cmd_sink_ready~0_combout\ : std_logic;
SIGNAL \inst|nios2|ic_fill_ap_offset_nxt[0]~2_combout\ : std_logic;
SIGNAL \inst|nios2|ic_fill_ap_offset[0]~0_combout\ : std_logic;
SIGNAL \inst|nios2|ic_fill_ap_offset_nxt[1]~1_combout\ : std_logic;
SIGNAL \inst|nios2|av_addr_accepted~2_combout\ : std_logic;
SIGNAL \inst|nios2|Equal193~0_combout\ : std_logic;
SIGNAL \inst|nios2|M_ctrl_dc_index_wb_inv~q\ : std_logic;
SIGNAL \inst|nios2|A_ctrl_dc_index_wb_inv~q\ : std_logic;
SIGNAL \inst|nios2|Equal181~0_combout\ : std_logic;
SIGNAL \inst|nios2|M_ctrl_dc_addr_wb_inv~q\ : std_logic;
SIGNAL \inst|nios2|A_ctrl_dc_addr_wb_inv~q\ : std_logic;
SIGNAL \inst|nios2|A_dc_xfer_rd_addr_starting~1_combout\ : std_logic;
SIGNAL \inst|nios2|A_dc_xfer_rd_addr_has_started_nxt~0_combout\ : std_logic;
SIGNAL \inst|nios2|A_dc_xfer_rd_addr_has_started~q\ : std_logic;
SIGNAL \inst|nios2_jtag_debug_module_translator|wait_latency_counter~7_combout\ : std_logic;
SIGNAL \inst|cmd_xbar_demux_001|sink_ready~1_combout\ : std_logic;
SIGNAL \inst|cmd_xbar_demux_001|sink_ready~2_combout\ : std_logic;
SIGNAL \inst|nios2|av_wr_data_transfer~0_combout\ : std_logic;
SIGNAL \inst|nios2|A_dc_wb_active_nxt~0_combout\ : std_logic;
SIGNAL \inst|nios2|A_dc_wb_active~q\ : std_logic;
SIGNAL \inst|nios2|A_dc_xfer_rd_addr_starting~0_combout\ : std_logic;
SIGNAL \inst|nios2|A_dc_xfer_rd_addr_starting~2_combout\ : std_logic;
SIGNAL \inst|nios2|A_dc_xfer_rd_data_starting~q\ : std_logic;
SIGNAL \inst|nios2|A_dc_xfer_wr_starting~feeder_combout\ : std_logic;
SIGNAL \inst|nios2|A_dc_xfer_wr_starting~q\ : std_logic;
SIGNAL \inst|nios2|A_dc_wb_rd_addr_starting~q\ : std_logic;
SIGNAL \inst|nios2|A_dc_wb_rd_data_starting~q\ : std_logic;
SIGNAL \inst|nios2|A_dc_wb_rd_data_first_nxt~0_combout\ : std_logic;
SIGNAL \inst|nios2|A_dc_wb_rd_data_first~q\ : std_logic;
SIGNAL \inst|nios2|d_address_offset_field_nxt[1]~1_combout\ : std_logic;
SIGNAL \inst|nios2|d_address_offset_field_nxt[1]~2_combout\ : std_logic;
SIGNAL \inst|nios2|d_address_offset_field_nxt[0]~6_combout\ : std_logic;
SIGNAL \inst|nios2|d_address_offset_field_nxt[0]~7_combout\ : std_logic;
SIGNAL \inst|nios2|A_dc_fill_has_started_nxt~0_combout\ : std_logic;
SIGNAL \inst|nios2|A_dc_fill_has_started~q\ : std_logic;
SIGNAL \inst|nios2|E_ctrl_ld_st_non_bypass~0_combout\ : std_logic;
SIGNAL \inst|nios2|M_ctrl_ld_st_non_bypass~q\ : std_logic;
SIGNAL \inst|nios2|F_ctrl_implicit_dst_retaddr~9_combout\ : std_logic;
SIGNAL \inst|nios2|D_ctrl_implicit_dst_retaddr~q\ : std_logic;
SIGNAL \sdram_dq[2]~input_o\ : std_logic;
SIGNAL \inst|nios2|the_kernel_nios2_nios2_oci|readdata[18]~25_combout\ : std_logic;
SIGNAL \sdram_dq[3]~input_o\ : std_logic;
SIGNAL \inst|cmd_xbar_demux|src1_valid~0_combout\ : std_logic;
SIGNAL \inst|cmd_xbar_mux_001|arb|top_priority_reg[1]~feeder_combout\ : std_logic;
SIGNAL \inst|cmd_xbar_mux_001|last_cycle~0_combout\ : std_logic;
SIGNAL \inst|cmd_xbar_mux_001|packet_in_progress~0_combout\ : std_logic;
SIGNAL \inst|cmd_xbar_mux_001|packet_in_progress~q\ : std_logic;
SIGNAL \inst|cmd_xbar_mux_001|update_grant~0_combout\ : std_logic;
SIGNAL \inst|cmd_xbar_mux_001|arb|top_priority_reg[0]~0_combout\ : std_logic;
SIGNAL \inst|cmd_xbar_mux_001|arb|grant[0]~0_combout\ : std_logic;
SIGNAL \inst|width_adapter|endofpacket_reg~q\ : std_logic;
SIGNAL \inst|width_adapter|out_endofpacket~0_combout\ : std_logic;
SIGNAL \inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][83]~q\ : std_logic;
SIGNAL \inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~37_combout\ : std_logic;
SIGNAL \inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][83]~feeder_combout\ : std_logic;
SIGNAL \inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|always6~0_combout\ : std_logic;
SIGNAL \inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][83]~q\ : std_logic;
SIGNAL \inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~31_combout\ : std_logic;
SIGNAL \inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~1_combout\ : std_logic;
SIGNAL \inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~2_combout\ : std_logic;
SIGNAL \inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|always5~0_combout\ : std_logic;
SIGNAL \inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][83]~q\ : std_logic;
SIGNAL \inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~25_combout\ : std_logic;
SIGNAL \inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|always4~0_combout\ : std_logic;
SIGNAL \inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][83]~q\ : std_logic;
SIGNAL \inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~19_combout\ : std_logic;
SIGNAL \inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|always3~0_combout\ : std_logic;
SIGNAL \inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][83]~q\ : std_logic;
SIGNAL \inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~13_combout\ : std_logic;
SIGNAL \inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|always2~0_combout\ : std_logic;
SIGNAL \inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][83]~q\ : std_logic;
SIGNAL \inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~7_combout\ : std_logic;
SIGNAL \inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|always1~0_combout\ : std_logic;
SIGNAL \inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][83]~q\ : std_logic;
SIGNAL \inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~3_combout\ : std_logic;
SIGNAL \inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|always0~0_combout\ : std_logic;
SIGNAL \inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][83]~q\ : std_logic;
SIGNAL \inst|width_adapter_001|data_reg~6_combout\ : std_logic;
SIGNAL \inst|nios2|Add5~0_combout\ : std_logic;
SIGNAL \inst|nios2|ic_fill_ap_offset_nxt[2]~0_combout\ : std_logic;
SIGNAL \inst|nios2|d_address_offset_field_nxt[2]~0_combout\ : std_logic;
SIGNAL \inst|nios2|d_address_offset_field_nxt[2]~3_combout\ : std_logic;
SIGNAL \inst|nios2|d_address_line_field[1]~4_combout\ : std_logic;
SIGNAL \inst|nios2|A_dc_wb_wr_want_dmaster~combout\ : std_logic;
SIGNAL \inst|nios2|d_address_line_field[2]~3_combout\ : std_logic;
SIGNAL \inst|nios2|A_dc_wb_line[2]~feeder_combout\ : std_logic;
SIGNAL \inst|nios2|d_address_line_field[3]~2_combout\ : std_logic;
SIGNAL \inst|nios2|A_dc_wb_line[3]~feeder_combout\ : std_logic;
SIGNAL \inst|nios2|A_dc_wb_wr_starting~combout\ : std_logic;
SIGNAL \inst|nios2|d_byteenable_nxt[0]~0_combout\ : std_logic;
SIGNAL \inst|nios2|E_mem_byte_en[1]~6_combout\ : std_logic;
SIGNAL \inst|nios2|d_byteenable_nxt[1]~1_combout\ : std_logic;
SIGNAL \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_ocimem|cfgdout~0_combout\ : std_logic;
SIGNAL \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_ocimem|MonDReg[8]~10_combout\ : std_logic;
SIGNAL \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_tck|sr~76_combout\ : std_logic;
SIGNAL \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_tck|sr[6]~13_combout\ : std_logic;
SIGNAL \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_sysclk|jdo[10]~feeder_combout\ : std_logic;
SIGNAL \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_oci_break|break_readreg~30_combout\ : std_logic;
SIGNAL \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_ocimem|MonAReg[5]~15_combout\ : std_logic;
SIGNAL \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_tck|Mux37~0_combout\ : std_logic;
SIGNAL \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_tck|DRsize.100~q\ : std_logic;
SIGNAL \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_tck|sr[35]~6_combout\ : std_logic;
SIGNAL \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_tck|the_altera_std_synchronizer|din_s1~q\ : std_logic;
SIGNAL \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_tck|the_altera_std_synchronizer|dreg[0]~feeder_combout\ : std_logic;
SIGNAL \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_tck|sr~23_combout\ : std_logic;
SIGNAL \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_tck|sr~24_combout\ : std_logic;
SIGNAL \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_avalon_reg|Equal0~0_combout\ : std_logic;
SIGNAL \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_avalon_reg|Equal0~1_combout\ : std_logic;
SIGNAL \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_avalon_reg|Equal0~2_combout\ : std_logic;
SIGNAL \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_avalon_reg|take_action_ocireg~0_combout\ : std_logic;
SIGNAL \inst|nios2|E_src2_reg[1]~feeder_combout\ : std_logic;
SIGNAL \inst|nios2|A_st_data[1]~feeder_combout\ : std_logic;
SIGNAL \inst|nios2|d_writedata[1]~2_combout\ : std_logic;
SIGNAL \inst|nios2|A_dc_wb_en~combout\ : std_logic;
SIGNAL \inst|nios2|F_pc_plus_one[1]~2_combout\ : std_logic;
SIGNAL \inst|nios2|D_br_taken_waddr_partial[0]~12\ : std_logic;
SIGNAL \inst|nios2|D_br_taken_waddr_partial[1]~13_combout\ : std_logic;
SIGNAL \inst|nios2|D_extra_pc[1]~23_combout\ : std_logic;
SIGNAL \inst|nios2|Add17|auto_generated|result_int[4]~8_combout\ : std_logic;
SIGNAL \inst|nios2|E_alu_result[3]~24_combout\ : std_logic;
SIGNAL \sdram_dq[5]~input_o\ : std_logic;
SIGNAL \inst|nios2|F_iw[19]~26_combout\ : std_logic;
SIGNAL \inst|nios2|F_iw[24]~29_combout\ : std_logic;
SIGNAL \inst|nios2|D_dst_regnum[2]~5_combout\ : std_logic;
SIGNAL \inst|nios2|the_kernel_nios2_nios2_oci|readdata[28]~24_combout\ : std_logic;
SIGNAL \sdram_dq[12]~input_o\ : std_logic;
SIGNAL \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_ocimem|MonAReg[7]~19_combout\ : std_logic;
SIGNAL \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_sysclk|jdo[31]~feeder_combout\ : std_logic;
SIGNAL \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_ocimem|MonAReg[8]~21_combout\ : std_logic;
SIGNAL \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_oci_break|break_readreg~21_combout\ : std_logic;
SIGNAL \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_sysclk|take_action_ocimem_b~combout\ : std_logic;
SIGNAL \inst|nios2|Equal276~0_combout\ : std_logic;
SIGNAL \inst|nios2|M_st_data[25]~2_combout\ : std_logic;
SIGNAL \inst|nios2|A_st_data[9]~feeder_combout\ : std_logic;
SIGNAL \inst|nios2|d_writedata[9]~10_combout\ : std_logic;
SIGNAL \inst|nios2|A_dc_xfer_rd_addr_offset_nxt[0]~2_combout\ : std_logic;
SIGNAL \inst|nios2|A_dc_xfer_rd_data_offset[0]~feeder_combout\ : std_logic;
SIGNAL \inst|nios2|A_dc_xfer_wr_offset[0]~feeder_combout\ : std_logic;
SIGNAL \inst|nios2|A_dc_xfer_rd_addr_offset_nxt[1]~1_combout\ : std_logic;
SIGNAL \inst|nios2|A_dc_xfer_wr_offset[1]~feeder_combout\ : std_logic;
SIGNAL \inst|nios2|A_dc_xfer_rd_addr_offset_nxt[2]~0_combout\ : std_logic;
SIGNAL \inst|nios2|A_dc_xfer_rd_data_offset[2]~feeder_combout\ : std_logic;
SIGNAL \inst|nios2|A_dc_xfer_wr_offset[2]~feeder_combout\ : std_logic;
SIGNAL \inst|nios2|A_dc_wb_rd_addr_offset_nxt[0]~0_combout\ : std_logic;
SIGNAL \inst|nios2|A_dc_wb_rd_addr_offset_nxt[1]~1_combout\ : std_logic;
SIGNAL \inst|nios2|A_dc_wb_rd_addr_offset_nxt[2]~2_combout\ : std_logic;
SIGNAL \inst|limiter_001|save_dest_id~2_combout\ : std_logic;
SIGNAL \inst|limiter_001|suppress~0_combout\ : std_logic;
SIGNAL \inst|pio_led_s1_translator|read_latency_shift_reg~0_combout\ : std_logic;
SIGNAL \inst|pio_led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~1_combout\ : std_logic;
SIGNAL \inst|pio_led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0_combout\ : std_logic;
SIGNAL \inst|pio_led_s1_translator|read_latency_shift_reg~1_combout\ : std_logic;
SIGNAL \inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][66]~q\ : std_logic;
SIGNAL \inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~35_combout\ : std_logic;
SIGNAL \inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][56]~feeder_combout\ : std_logic;
SIGNAL \inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][56]~q\ : std_logic;
SIGNAL \inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~29_combout\ : std_logic;
SIGNAL \inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][56]~q\ : std_logic;
SIGNAL \inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~23_combout\ : std_logic;
SIGNAL \inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][56]~q\ : std_logic;
SIGNAL \inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~17_combout\ : std_logic;
SIGNAL \inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][56]~q\ : std_logic;
SIGNAL \inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~11_combout\ : std_logic;
SIGNAL \inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][56]~q\ : std_logic;
SIGNAL \inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~5_combout\ : std_logic;
SIGNAL \inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][56]~q\ : std_logic;
SIGNAL \inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout\ : std_logic;
SIGNAL \inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][56]~q\ : std_logic;
SIGNAL \inst|rsp_xbar_demux_001|src1_valid~0_combout\ : std_logic;
SIGNAL \inst|rsp_xbar_mux_001|WideOr1~combout\ : std_logic;
SIGNAL \inst|nios2|d_readdatavalid_d1~q\ : std_logic;
SIGNAL \inst|nios2|A_en_d1~q\ : std_logic;
SIGNAL \inst|nios2|M_dc_valid_st_bypass_hit~0_combout\ : std_logic;
SIGNAL \inst|nios2|A_dc_valid_st_bypass_hit~q\ : std_logic;
SIGNAL \inst|nios2|A_dc_valid_st_bypass_hit_wr_en~combout\ : std_logic;
SIGNAL \inst|nios2|E_ctrl_st_bypass~0_combout\ : std_logic;
SIGNAL \inst|nios2|E_ctrl_st_non_bypass~0_combout\ : std_logic;
SIGNAL \inst|nios2|M_ctrl_st_non_bypass~q\ : std_logic;
SIGNAL \inst|nios2|dc_data_wr_port_en~4_combout\ : std_logic;
SIGNAL \inst|nios2|dc_data_wr_port_en~combout\ : std_logic;
SIGNAL \inst|nios2|dc_data_wr_port_data[0]~6_combout\ : std_logic;
SIGNAL \inst|nios2|dc_data_wr_port_data[0]~7_combout\ : std_logic;
SIGNAL \inst|nios2|dc_data_wr_port_addr[0]~0_combout\ : std_logic;
SIGNAL \inst|nios2|A_dc_fill_dp_offset_nxt[0]~0_combout\ : std_logic;
SIGNAL \inst|nios2|A_dc_rd_data_cnt[2]~0_combout\ : std_logic;
SIGNAL \inst|nios2|dc_data_wr_port_addr[0]~1_combout\ : std_logic;
SIGNAL \inst|nios2|A_dc_fill_dp_offset_nxt[1]~1_combout\ : std_logic;
SIGNAL \inst|nios2|dc_data_wr_port_addr[1]~3_combout\ : std_logic;
SIGNAL \inst|nios2|dc_data_wr_port_addr[2]~4_combout\ : std_logic;
SIGNAL \inst|nios2|A_dc_fill_dp_offset_nxt[2]~2_combout\ : std_logic;
SIGNAL \inst|nios2|dc_data_wr_port_addr[2]~5_combout\ : std_logic;
SIGNAL \inst|nios2|dc_data_wr_port_addr[3]~6_combout\ : std_logic;
SIGNAL \inst|nios2|dc_data_wr_port_addr[4]~7_combout\ : std_logic;
SIGNAL \inst|nios2|dc_data_wr_port_addr[5]~8_combout\ : std_logic;
SIGNAL \inst|nios2|dc_data_wr_port_addr[6]~9_combout\ : std_logic;
SIGNAL \inst|nios2|dc_data_wr_port_addr[7]~10_combout\ : std_logic;
SIGNAL \inst|nios2|dc_data_wr_port_addr[8]~11_combout\ : std_logic;
SIGNAL \inst|nios2|E_mem_byte_en[0]~7_combout\ : std_logic;
SIGNAL \inst|nios2|dc_data_wr_port_byte_en[0]~0_combout\ : std_logic;
SIGNAL \inst|nios2|M_ctrl_st_nxt~0_combout\ : std_logic;
SIGNAL \inst|nios2|M_ctrl_st~q\ : std_logic;
SIGNAL \inst|nios2|A_ctrl_st~q\ : std_logic;
SIGNAL \inst|nios2|A_dc_fill_byte_en~0_combout\ : std_logic;
SIGNAL \inst|nios2|A_dc_fill_byte_en~1_combout\ : std_logic;
SIGNAL \inst|nios2|A_dc_fill_byte_en~2_combout\ : std_logic;
SIGNAL \inst|nios2|dc_data_wr_port_byte_en[0]~1_combout\ : std_logic;
SIGNAL \inst|nios2|dc_data_rd_port_addr[0]~0_combout\ : std_logic;
SIGNAL \inst|nios2|dc_data_rd_port_addr[0]~1_combout\ : std_logic;
SIGNAL \inst|nios2|dc_data_rd_port_addr[1]~2_combout\ : std_logic;
SIGNAL \inst|nios2|dc_data_rd_port_addr[1]~3_combout\ : std_logic;
SIGNAL \inst|nios2|A_dc_xfer_rd_addr_active_nxt~0_combout\ : std_logic;
SIGNAL \inst|nios2|A_dc_xfer_rd_addr_active~q\ : std_logic;
SIGNAL \inst|nios2|dc_data_rd_port_addr[2]~4_combout\ : std_logic;
SIGNAL \inst|nios2|dc_data_rd_port_addr[2]~5_combout\ : std_logic;
SIGNAL \inst|nios2|dc_data_rd_port_addr[3]~7_combout\ : std_logic;
SIGNAL \inst|nios2|dc_data_rd_port_addr[4]~8_combout\ : std_logic;
SIGNAL \inst|nios2|dc_data_rd_port_addr[4]~9_combout\ : std_logic;
SIGNAL \inst|nios2|dc_data_rd_port_addr[5]~10_combout\ : std_logic;
SIGNAL \inst|nios2|dc_data_rd_port_addr[5]~11_combout\ : std_logic;
SIGNAL \inst|nios2|dc_data_rd_port_addr[6]~12_combout\ : std_logic;
SIGNAL \inst|nios2|dc_data_rd_port_addr[6]~13_combout\ : std_logic;
SIGNAL \inst|nios2|dc_data_rd_port_addr[7]~14_combout\ : std_logic;
SIGNAL \inst|nios2|dc_data_rd_port_addr[7]~15_combout\ : std_logic;
SIGNAL \inst|nios2|dc_data_rd_port_addr[8]~16_combout\ : std_logic;
SIGNAL \inst|nios2|dc_data_rd_port_addr[8]~17_combout\ : std_logic;
SIGNAL \inst|addr_router_001|Equal3~0_combout\ : std_logic;
SIGNAL \inst|sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0_combout\ : std_logic;
SIGNAL \inst|sysid_control_slave_translator|wait_latency_counter[1]~1_combout\ : std_logic;
SIGNAL \inst|sysid_control_slave_translator|wait_latency_counter~3_combout\ : std_logic;
SIGNAL \inst|sysid_control_slave_translator|Add0~0_combout\ : std_logic;
SIGNAL \inst|sysid_control_slave_translator|wait_latency_counter~4_combout\ : std_logic;
SIGNAL \inst|sysid_control_slave_translator|av_waitrequest_generated~1_combout\ : std_logic;
SIGNAL \inst|addr_router_001|Equal2~1_combout\ : std_logic;
SIGNAL \inst|addr_router_001|Equal2~3_combout\ : std_logic;
SIGNAL \inst|sysid_control_slave_translator|wait_latency_counter[1]~0_combout\ : std_logic;
SIGNAL \inst|sysid_control_slave_translator|read_latency_shift_reg~0_combout\ : std_logic;
SIGNAL \inst|sysid_control_slave_translator|uav_waitrequest~0_combout\ : std_logic;
SIGNAL \inst|sysid_control_slave_translator|uav_waitrequest~1_combout\ : std_logic;
SIGNAL \inst|sysid_control_slave_translator|read_latency_shift_reg~2_combout\ : std_logic;
SIGNAL \inst|jtag_uart|ien_AE~feeder_combout\ : std_logic;
SIGNAL \inst|jtag_uart|ien_AF~0_combout\ : std_logic;
SIGNAL \inst|jtag_uart|ien_AE~q\ : std_logic;
SIGNAL \inst|cmd_xbar_demux_001|sink_ready~5_combout\ : std_logic;
SIGNAL \inst|jtag_uart|fifo_rd~0_combout\ : std_logic;
SIGNAL \inst|jtag_uart|read_0~q\ : std_logic;
SIGNAL \inst|jtag_uart|the_kernel_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT\ : std_logic;
SIGNAL \inst|jtag_uart|the_kernel_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT\ : std_logic;
SIGNAL \inst|jtag_uart|the_kernel_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~COUT\ : std_logic;
SIGNAL \inst|jtag_uart|the_kernel_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~combout\ : std_logic;
SIGNAL \inst|jtag_uart|the_kernel_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~4_combout\ : std_logic;
SIGNAL \inst|jtag_uart|the_kernel_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~COUT\ : std_logic;
SIGNAL \inst|jtag_uart|the_kernel_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~combout\ : std_logic;
SIGNAL \inst|jtag_uart|the_kernel_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~0_combout\ : std_logic;
SIGNAL \inst|jtag_uart|the_kernel_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~1_combout\ : std_logic;
SIGNAL \inst|jtag_uart|the_kernel_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q\ : std_logic;
SIGNAL \inst|jtag_uart|the_kernel_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~0_combout\ : std_logic;
SIGNAL \inst|jtag_uart|fifo_rd~1_combout\ : std_logic;
SIGNAL \inst|jtag_uart|the_kernel_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~2_combout\ : std_logic;
SIGNAL \inst|jtag_uart|the_kernel_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~q\ : std_logic;
SIGNAL \inst|jtag_uart|t_dav~q\ : std_logic;
SIGNAL \inst|jtag_uart|kernel_jtag_uart_alt_jtag_atlantic|tck_t_dav~0_combout\ : std_logic;
SIGNAL \inst|jtag_uart|kernel_jtag_uart_alt_jtag_atlantic|tck_t_dav~q\ : std_logic;
SIGNAL \inst|jtag_uart|kernel_jtag_uart_alt_jtag_atlantic|write_stalled~0_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~4_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~5_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0_q\ : std_logic;
SIGNAL \inst|jtag_uart|kernel_jtag_uart_alt_jtag_atlantic|jupdate~0_combout\ : std_logic;
SIGNAL \inst|jtag_uart|kernel_jtag_uart_alt_jtag_atlantic|count~2_combout\ : std_logic;
SIGNAL \inst|jtag_uart|kernel_jtag_uart_alt_jtag_atlantic|td_shift[0]~4_combout\ : std_logic;
SIGNAL \inst|jtag_uart|kernel_jtag_uart_alt_jtag_atlantic|write_stalled~1_combout\ : std_logic;
SIGNAL \inst|jtag_uart|kernel_jtag_uart_alt_jtag_atlantic|write_stalled~q\ : std_logic;
SIGNAL \inst|jtag_uart|kernel_jtag_uart_alt_jtag_atlantic|state~0_combout\ : std_logic;
SIGNAL \inst|jtag_uart|kernel_jtag_uart_alt_jtag_atlantic|write_valid~q\ : std_logic;
SIGNAL \inst|jtag_uart|kernel_jtag_uart_alt_jtag_atlantic|t_ena~2_combout\ : std_logic;
SIGNAL \inst|jtag_uart|kernel_jtag_uart_alt_jtag_atlantic|rst2~q\ : std_logic;
SIGNAL \inst|jtag_uart|kernel_jtag_uart_alt_jtag_atlantic|write~1_combout\ : std_logic;
SIGNAL \inst|jtag_uart|kernel_jtag_uart_alt_jtag_atlantic|state~1_combout\ : std_logic;
SIGNAL \inst|jtag_uart|kernel_jtag_uart_alt_jtag_atlantic|state~2_combout\ : std_logic;
SIGNAL \inst|jtag_uart|kernel_jtag_uart_alt_jtag_atlantic|state~q\ : std_logic;
SIGNAL \inst|jtag_uart|kernel_jtag_uart_alt_jtag_atlantic|count~10_combout\ : std_logic;
SIGNAL \inst|jtag_uart|kernel_jtag_uart_alt_jtag_atlantic|count~9_combout\ : std_logic;
SIGNAL \inst|jtag_uart|kernel_jtag_uart_alt_jtag_atlantic|count~8_combout\ : std_logic;
SIGNAL \inst|jtag_uart|kernel_jtag_uart_alt_jtag_atlantic|count~7_combout\ : std_logic;
SIGNAL \inst|jtag_uart|kernel_jtag_uart_alt_jtag_atlantic|count~6_combout\ : std_logic;
SIGNAL \inst|jtag_uart|kernel_jtag_uart_alt_jtag_atlantic|count~5_combout\ : std_logic;
SIGNAL \inst|jtag_uart|kernel_jtag_uart_alt_jtag_atlantic|count~3_combout\ : std_logic;
SIGNAL \inst|jtag_uart|kernel_jtag_uart_alt_jtag_atlantic|write~0_combout\ : std_logic;
SIGNAL \inst|jtag_uart|kernel_jtag_uart_alt_jtag_atlantic|write~q\ : std_logic;
SIGNAL \inst|jtag_uart|kernel_jtag_uart_alt_jtag_atlantic|write1~q\ : std_logic;
SIGNAL \inst|jtag_uart|kernel_jtag_uart_alt_jtag_atlantic|t_ena~3_combout\ : std_logic;
SIGNAL \inst|jtag_uart|kernel_jtag_uart_alt_jtag_atlantic|t_ena~reg0_q\ : std_logic;
SIGNAL \inst|jtag_uart|wr_rfifo~combout\ : std_logic;
SIGNAL \inst|jtag_uart|kernel_jtag_uart_alt_jtag_atlantic|wdata[0]~feeder_combout\ : std_logic;
SIGNAL \inst|jtag_uart|the_kernel_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~combout\ : std_logic;
SIGNAL \inst|jtag_uart|the_kernel_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT\ : std_logic;
SIGNAL \inst|jtag_uart|the_kernel_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~combout\ : std_logic;
SIGNAL \inst|jtag_uart|the_kernel_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT\ : std_logic;
SIGNAL \inst|jtag_uart|the_kernel_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~combout\ : std_logic;
SIGNAL \inst|jtag_uart|the_kernel_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT\ : std_logic;
SIGNAL \inst|jtag_uart|the_kernel_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~combout\ : std_logic;
SIGNAL \inst|jtag_uart|the_kernel_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT\ : std_logic;
SIGNAL \inst|jtag_uart|the_kernel_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~combout\ : std_logic;
SIGNAL \inst|jtag_uart|the_kernel_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT\ : std_logic;
SIGNAL \inst|jtag_uart|the_kernel_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~combout\ : std_logic;
SIGNAL \inst|jtag_uart|the_kernel_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~combout\ : std_logic;
SIGNAL \inst|jtag_uart|the_kernel_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT\ : std_logic;
SIGNAL \inst|jtag_uart|the_kernel_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~combout\ : std_logic;
SIGNAL \inst|jtag_uart|the_kernel_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT\ : std_logic;
SIGNAL \inst|jtag_uart|the_kernel_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~combout\ : std_logic;
SIGNAL \inst|jtag_uart|the_kernel_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~COUT\ : std_logic;
SIGNAL \inst|jtag_uart|the_kernel_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~combout\ : std_logic;
SIGNAL \inst|jtag_uart|the_kernel_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~COUT\ : std_logic;
SIGNAL \inst|jtag_uart|the_kernel_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~combout\ : std_logic;
SIGNAL \inst|jtag_uart|the_kernel_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~COUT\ : std_logic;
SIGNAL \inst|jtag_uart|the_kernel_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5~combout\ : std_logic;
SIGNAL \inst|jtag_uart|kernel_jtag_uart_alt_jtag_atlantic|count[9]~0_combout\ : std_logic;
SIGNAL \inst|jtag_uart|kernel_jtag_uart_alt_jtag_atlantic|count[9]~1_combout\ : std_logic;
SIGNAL \inst|jtag_uart|kernel_jtag_uart_alt_jtag_atlantic|user_saw_rvalid~0_combout\ : std_logic;
SIGNAL \inst|jtag_uart|kernel_jtag_uart_alt_jtag_atlantic|td_shift~8_combout\ : std_logic;
SIGNAL \inst|jtag_uart|kernel_jtag_uart_alt_jtag_atlantic|td_shift~1_combout\ : std_logic;
SIGNAL \inst|jtag_uart|kernel_jtag_uart_alt_jtag_atlantic|td_shift~2_combout\ : std_logic;
SIGNAL \inst|jtag_uart|kernel_jtag_uart_alt_jtag_atlantic|read~0_combout\ : std_logic;
SIGNAL \inst|jtag_uart|kernel_jtag_uart_alt_jtag_atlantic|read~q\ : std_logic;
SIGNAL \inst|jtag_uart|kernel_jtag_uart_alt_jtag_atlantic|read1~feeder_combout\ : std_logic;
SIGNAL \inst|jtag_uart|kernel_jtag_uart_alt_jtag_atlantic|read1~q\ : std_logic;
SIGNAL \inst|jtag_uart|kernel_jtag_uart_alt_jtag_atlantic|read2~q\ : std_logic;
SIGNAL \inst|jtag_uart|kernel_jtag_uart_alt_jtag_atlantic|rvalid0~1_combout\ : std_logic;
SIGNAL \inst|jtag_uart|kernel_jtag_uart_alt_jtag_atlantic|r_ena1~q\ : std_logic;
SIGNAL \inst|jtag_uart|the_kernel_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~combout\ : std_logic;
SIGNAL \inst|jtag_uart|the_kernel_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|_~0_combout\ : std_logic;
SIGNAL \inst|jtag_uart|the_kernel_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT\ : std_logic;
SIGNAL \inst|jtag_uart|the_kernel_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~combout\ : std_logic;
SIGNAL \inst|jtag_uart|the_kernel_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT\ : std_logic;
SIGNAL \inst|jtag_uart|the_kernel_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~COUT\ : std_logic;
SIGNAL \inst|jtag_uart|the_kernel_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~combout\ : std_logic;
SIGNAL \inst|jtag_uart|the_kernel_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~1_combout\ : std_logic;
SIGNAL \inst|jtag_uart|the_kernel_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~2_combout\ : std_logic;
SIGNAL \inst|jtag_uart|the_kernel_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~q\ : std_logic;
SIGNAL \inst|jtag_uart|always2~0_combout\ : std_logic;
SIGNAL \inst|jtag_uart|fifo_wr~0_combout\ : std_logic;
SIGNAL \inst|jtag_uart|fifo_wr~q\ : std_logic;
SIGNAL \inst|jtag_uart|the_kernel_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~2_combout\ : std_logic;
SIGNAL \inst|jtag_uart|the_kernel_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q\ : std_logic;
SIGNAL \inst|jtag_uart|r_val~0_combout\ : std_logic;
SIGNAL \inst|jtag_uart|r_val~q\ : std_logic;
SIGNAL \inst|jtag_uart|kernel_jtag_uart_alt_jtag_atlantic|rvalid0~0_combout\ : std_logic;
SIGNAL \inst|jtag_uart|kernel_jtag_uart_alt_jtag_atlantic|rvalid0~2_combout\ : std_logic;
SIGNAL \inst|jtag_uart|kernel_jtag_uart_alt_jtag_atlantic|rvalid0~q\ : std_logic;
SIGNAL \inst|jtag_uart|kernel_jtag_uart_alt_jtag_atlantic|rvalid~q\ : std_logic;
SIGNAL \inst|jtag_uart|kernel_jtag_uart_alt_jtag_atlantic|td_shift~5_combout\ : std_logic;
SIGNAL \inst|jtag_uart|kernel_jtag_uart_alt_jtag_atlantic|td_shift~7_combout\ : std_logic;
SIGNAL \inst|jtag_uart|kernel_jtag_uart_alt_jtag_atlantic|td_shift~0_combout\ : std_logic;
SIGNAL \inst|jtag_uart|kernel_jtag_uart_alt_jtag_atlantic|td_shift~3_combout\ : std_logic;
SIGNAL \inst|jtag_uart|kernel_jtag_uart_alt_jtag_atlantic|user_saw_rvalid~1_combout\ : std_logic;
SIGNAL \inst|jtag_uart|kernel_jtag_uart_alt_jtag_atlantic|user_saw_rvalid~q\ : std_logic;
SIGNAL \inst|jtag_uart|kernel_jtag_uart_alt_jtag_atlantic|td_shift~6_combout\ : std_logic;
SIGNAL \inst|jtag_uart|kernel_jtag_uart_alt_jtag_atlantic|td_shift~18_combout\ : std_logic;
SIGNAL \inst|jtag_uart|kernel_jtag_uart_alt_jtag_atlantic|td_shift~15_combout\ : std_logic;
SIGNAL \inst|jtag_uart|kernel_jtag_uart_alt_jtag_atlantic|td_shift~16_combout\ : std_logic;
SIGNAL \inst|jtag_uart|kernel_jtag_uart_alt_jtag_atlantic|wdata[1]~feeder_combout\ : std_logic;
SIGNAL \inst|jtag_uart|kernel_jtag_uart_alt_jtag_atlantic|r_ena~0_combout\ : std_logic;
SIGNAL \inst|jtag_uart|the_kernel_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~combout\ : std_logic;
SIGNAL \inst|jtag_uart|the_kernel_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT\ : std_logic;
SIGNAL \inst|jtag_uart|the_kernel_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~combout\ : std_logic;
SIGNAL \inst|jtag_uart|the_kernel_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT\ : std_logic;
SIGNAL \inst|jtag_uart|the_kernel_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~combout\ : std_logic;
SIGNAL \inst|jtag_uart|the_kernel_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT\ : std_logic;
SIGNAL \inst|jtag_uart|the_kernel_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~combout\ : std_logic;
SIGNAL \inst|jtag_uart|the_kernel_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT\ : std_logic;
SIGNAL \inst|jtag_uart|the_kernel_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~combout\ : std_logic;
SIGNAL \inst|jtag_uart|the_kernel_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT\ : std_logic;
SIGNAL \inst|jtag_uart|the_kernel_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~combout\ : std_logic;
SIGNAL \inst|jtag_uart|the_kernel_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~combout\ : std_logic;
SIGNAL \inst|jtag_uart|the_kernel_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT\ : std_logic;
SIGNAL \inst|jtag_uart|the_kernel_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~combout\ : std_logic;
SIGNAL \inst|jtag_uart|the_kernel_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT\ : std_logic;
SIGNAL \inst|jtag_uart|the_kernel_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~combout\ : std_logic;
SIGNAL \inst|jtag_uart|the_kernel_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~COUT\ : std_logic;
SIGNAL \inst|jtag_uart|the_kernel_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~combout\ : std_logic;
SIGNAL \inst|jtag_uart|the_kernel_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~COUT\ : std_logic;
SIGNAL \inst|jtag_uart|the_kernel_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~combout\ : std_logic;
SIGNAL \inst|jtag_uart|the_kernel_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~COUT\ : std_logic;
SIGNAL \inst|jtag_uart|the_kernel_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5~combout\ : std_logic;
SIGNAL \inst|nios2|F_iw_b_rf[0]~0_combout\ : std_logic;
SIGNAL \inst|nios2|F_iw[23]~28_combout\ : std_logic;
SIGNAL \inst|nios2|F_iw_b_rf[1]~1_combout\ : std_logic;
SIGNAL \inst|nios2|F_iw_b_rf[2]~2_combout\ : std_logic;
SIGNAL \inst|nios2|F_iw_b_rf[3]~3_combout\ : std_logic;
SIGNAL \inst|width_adapter_001|data_reg~14_combout\ : std_logic;
SIGNAL \sdram_dq[1]~input_o\ : std_logic;
SIGNAL \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_oci_debug|monitor_ready~0_combout\ : std_logic;
SIGNAL \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_oci_debug|monitor_ready~q\ : std_logic;
SIGNAL \inst|nios2_jtag_debug_module_translator|av_readdata_pre[1]~2_combout\ : std_logic;
SIGNAL \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_ocimem|Equal0~0_combout\ : std_logic;
SIGNAL \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_ocimem|MonDReg[0]~0_combout\ : std_logic;
SIGNAL \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_ocimem|MonDReg[3]~3_combout\ : std_logic;
SIGNAL \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_tck|sr[7]~8_combout\ : std_logic;
SIGNAL \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_sysclk|jdo[8]~feeder_combout\ : std_logic;
SIGNAL \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_oci_break|break_readreg~25_combout\ : std_logic;
SIGNAL \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_tck|sr~69_combout\ : std_logic;
SIGNAL \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_tck|sr~70_combout\ : std_logic;
SIGNAL \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_tck|sr~66_combout\ : std_logic;
SIGNAL \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_tck|sr~56_combout\ : std_logic;
SIGNAL \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_sysclk|jdo[6]~feeder_combout\ : std_logic;
SIGNAL \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_tck|sr~19_combout\ : std_logic;
SIGNAL \inst|cmd_xbar_mux|src_payload~2_combout\ : std_logic;
SIGNAL \inst|cmd_xbar_mux|src_payload~3_combout\ : std_logic;
SIGNAL \inst|nios2|d_writedata[3]~0_combout\ : std_logic;
SIGNAL \inst|nios2|dc_data_wr_port_data[2]~2_combout\ : std_logic;
SIGNAL \inst|nios2|dc_data_wr_port_data[2]~3_combout\ : std_logic;
SIGNAL \inst|jtag_uart|kernel_jtag_uart_alt_jtag_atlantic|wdata[4]~feeder_combout\ : std_logic;
SIGNAL \inst|jtag_uart|kernel_jtag_uart_alt_jtag_atlantic|wdata[7]~feeder_combout\ : std_logic;
SIGNAL \inst|jtag_uart|av_readdata[3]~1_combout\ : std_logic;
SIGNAL \inst|rsp_xbar_mux_001|src_data[3]~0_combout\ : std_logic;
SIGNAL \inst|width_adapter_001|data_reg~0_combout\ : std_logic;
SIGNAL \inst|nios2|dc_data_wr_port_data[3]~0_combout\ : std_logic;
SIGNAL \inst|nios2|dc_data_wr_port_data[3]~1_combout\ : std_logic;
SIGNAL \inst|nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][84]~q\ : std_logic;
SIGNAL \inst|nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout\ : std_logic;
SIGNAL \inst|nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][84]~q\ : std_logic;
SIGNAL \inst|nios2|A_st_data[4]~feeder_combout\ : std_logic;
SIGNAL \inst|nios2|d_writedata[4]~15_combout\ : std_logic;
SIGNAL \inst|width_adapter_001|data_reg~9_combout\ : std_logic;
SIGNAL \inst|nios2|A_st_data[5]~feeder_combout\ : std_logic;
SIGNAL \inst|nios2|d_writedata[5]~14_combout\ : std_logic;
SIGNAL \inst|nios2|A_st_data[6]~feeder_combout\ : std_logic;
SIGNAL \inst|nios2|d_writedata[6]~13_combout\ : std_logic;
SIGNAL \inst|jtag_uart|av_readdata[7]~2_combout\ : std_logic;
SIGNAL \inst|rsp_xbar_mux_001|src_payload~16_combout\ : std_logic;
SIGNAL \inst|rsp_xbar_mux_001|src_payload~15_combout\ : std_logic;
SIGNAL \inst|rsp_xbar_mux_001|src_payload~17_combout\ : std_logic;
SIGNAL \inst|nios2|dc_data_wr_port_data[7]~18_combout\ : std_logic;
SIGNAL \inst|nios2|dc_data_wr_port_data[7]~19_combout\ : std_logic;
SIGNAL \inst|nios2|M_src1[1]~feeder_combout\ : std_logic;
SIGNAL \inst|nios2|A_mul_src1_nxt[1]~1_combout\ : std_logic;
SIGNAL \inst|nios2|A_mul_src1_nxt[2]~2_combout\ : std_logic;
SIGNAL \inst|nios2|M_src1[3]~feeder_combout\ : std_logic;
SIGNAL \inst|nios2|A_mul_src1_nxt[3]~3_combout\ : std_logic;
SIGNAL \inst|nios2|M_src1[4]~feeder_combout\ : std_logic;
SIGNAL \inst|nios2|A_mul_src1_nxt[4]~4_combout\ : std_logic;
SIGNAL \inst|nios2|M_src1[5]~feeder_combout\ : std_logic;
SIGNAL \inst|nios2|A_mul_src1_nxt[5]~5_combout\ : std_logic;
SIGNAL \inst|nios2|A_mul_src1_nxt[6]~6_combout\ : std_logic;
SIGNAL \inst|nios2|M_ctrl_mem_nxt~0_combout\ : std_logic;
SIGNAL \inst|nios2|M_ctrl_mem~q\ : std_logic;
SIGNAL \inst|nios2|E_rot_sel_fill3~0_combout\ : std_logic;
SIGNAL \inst|nios2|M_rot_sel_fill3~q\ : std_logic;
SIGNAL \inst|nios2|A_rot_sel_fill3~q\ : std_logic;
SIGNAL \inst|nios2|E_rot_mask[7]~4_combout\ : std_logic;
SIGNAL \inst|nios2|D_ctrl_shift_rot_left~0_combout\ : std_logic;
SIGNAL \inst|nios2|E_ctrl_shift_rot_left~q\ : std_logic;
SIGNAL \inst|nios2|E_rot_pass3~0_combout\ : std_logic;
SIGNAL \inst|nios2|M_rot_pass3~q\ : std_logic;
SIGNAL \inst|nios2|A_rot_pass3~q\ : std_logic;
SIGNAL \inst|nios2|A_shift_rot_result~22_combout\ : std_logic;
SIGNAL \inst|nios2|F_iw_a_rf[0]~0_combout\ : std_logic;
SIGNAL \sdram_dq[14]~input_o\ : std_logic;
SIGNAL \inst|nios2|the_kernel_nios2_nios2_oci|readdata[30]~16_combout\ : std_logic;
SIGNAL \inst|nios2|D_ctrl_late_result~4_combout\ : std_logic;
SIGNAL \inst|nios2|D_ctrl_shift_rot~0_combout\ : std_logic;
SIGNAL \inst|nios2|E_ctrl_shift_rot~q\ : std_logic;
SIGNAL \inst|nios2|M_ctrl_shift_rot~feeder_combout\ : std_logic;
SIGNAL \inst|nios2|M_ctrl_shift_rot~q\ : std_logic;
SIGNAL \inst|nios2|A_ctrl_shift_rot~q\ : std_logic;
SIGNAL \inst|nios2|E_logic_result[29]~28_combout\ : std_logic;
SIGNAL \inst|nios2|D_src2_reg[28]~56_combout\ : std_logic;
SIGNAL \inst|nios2|D_src2_reg[28]~57_combout\ : std_logic;
SIGNAL \inst|nios2|D_src2[28]~27_combout\ : std_logic;
SIGNAL \inst|nios2|D_src2[28]~28_combout\ : std_logic;
SIGNAL \inst|nios2|E_logic_result[28]~29_combout\ : std_logic;
SIGNAL \inst|nios2|E_src1[10]~0_combout\ : std_logic;
SIGNAL \inst|nios2|Equal154~4_combout\ : std_logic;
SIGNAL \inst|nios2|D_op_rdctl~0_combout\ : std_logic;
SIGNAL \inst|nios2|D_ctrl_mul_lsw~combout\ : std_logic;
SIGNAL \inst|nios2|E_ctrl_mul_lsw~q\ : std_logic;
SIGNAL \inst|nios2|M_ctrl_mul_lsw~feeder_combout\ : std_logic;
SIGNAL \inst|nios2|M_ctrl_mul_lsw~q\ : std_logic;
SIGNAL \inst|nios2|A_ctrl_mul_lsw~q\ : std_logic;
SIGNAL \inst|nios2|M_src1[8]~feeder_combout\ : std_logic;
SIGNAL \inst|nios2|A_mul_src1_nxt[8]~8_combout\ : std_logic;
SIGNAL \inst|nios2|A_mul_src1_nxt[9]~9_combout\ : std_logic;
SIGNAL \inst|nios2|M_src1[10]~feeder_combout\ : std_logic;
SIGNAL \inst|nios2|A_mul_src1_nxt[10]~10_combout\ : std_logic;
SIGNAL \inst|nios2|D_src1_reg[11]~95_combout\ : std_logic;
SIGNAL \inst|nios2|M_src1[11]~feeder_combout\ : std_logic;
SIGNAL \inst|nios2|A_mul_src1_nxt[11]~11_combout\ : std_logic;
SIGNAL \inst|nios2|F_iw_a_rf[2]~2_combout\ : std_logic;
SIGNAL \inst|nios2|F_iw[30]~35_combout\ : std_logic;
SIGNAL \inst|nios2|F_iw_a_rf[3]~3_combout\ : std_logic;
SIGNAL \inst|nios2|F_iw[31]~36_combout\ : std_logic;
SIGNAL \inst|nios2|F_iw_a_rf[4]~4_combout\ : std_logic;
SIGNAL \inst|rsp_xbar_mux_001|src_payload~54_combout\ : std_logic;
SIGNAL \inst|rsp_xbar_mux_001|src_payload~56_combout\ : std_logic;
SIGNAL \inst|jtag_uart|av_readdata[2]~6_combout\ : std_logic;
SIGNAL \inst|rsp_xbar_mux_001|src_data[2]~1_combout\ : std_logic;
SIGNAL \inst|nios2_jtag_debug_module_translator|av_readdata_pre[2]~3_combout\ : std_logic;
SIGNAL \inst|nios2|A_st_data[7]~feeder_combout\ : std_logic;
SIGNAL \inst|nios2|d_writedata[7]~12_combout\ : std_logic;
SIGNAL \inst|nios2|D_regnum_b_cmp_F~1_combout\ : std_logic;
SIGNAL \inst|nios2|D_regnum_b_cmp_F~0_combout\ : std_logic;
SIGNAL \inst|nios2|D_regnum_b_cmp_F~2_combout\ : std_logic;
SIGNAL \inst|nios2|D_regnum_b_cmp_F~3_combout\ : std_logic;
SIGNAL \inst|nios2|E_regnum_b_cmp_D~q\ : std_logic;
SIGNAL \inst|nios2|D_ctrl_shift_right_arith~0_combout\ : std_logic;
SIGNAL \inst|nios2|D_ctrl_shift_right_arith~1_combout\ : std_logic;
SIGNAL \inst|nios2|E_ctrl_shift_right_arith~q\ : std_logic;
SIGNAL \inst|nios2|E_rot_fill_bit~0_combout\ : std_logic;
SIGNAL \inst|nios2|M_rot_fill_bit~q\ : std_logic;
SIGNAL \inst|nios2|A_rot_fill_bit~feeder_combout\ : std_logic;
SIGNAL \inst|nios2|A_rot_fill_bit~q\ : std_logic;
SIGNAL \inst|nios2|E_rot_pass0~0_combout\ : std_logic;
SIGNAL \inst|nios2|M_rot_pass0~q\ : std_logic;
SIGNAL \inst|nios2|A_rot_pass0~q\ : std_logic;
SIGNAL \inst|nios2|E_rot_mask[5]~6_combout\ : std_logic;
SIGNAL \inst|nios2|E_rot_sel_fill0~0_combout\ : std_logic;
SIGNAL \inst|nios2|M_rot_sel_fill0~q\ : std_logic;
SIGNAL \inst|nios2|A_rot_sel_fill0~q\ : std_logic;
SIGNAL \inst|nios2|A_shift_rot_result~12_combout\ : std_logic;
SIGNAL \inst|nios2|A_shift_rot_result~13_combout\ : std_logic;
SIGNAL \inst|nios2|A_wr_data_unfiltered[5]~38_combout\ : std_logic;
SIGNAL \inst|rsp_xbar_mux_001|src_payload~38_combout\ : std_logic;
SIGNAL \inst|jtag_uart|the_kernel_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~COUT\ : std_logic;
SIGNAL \inst|jtag_uart|the_kernel_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~COUT\ : std_logic;
SIGNAL \inst|jtag_uart|the_kernel_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5~combout\ : std_logic;
SIGNAL \inst|jtag_uart|the_kernel_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~combout\ : std_logic;
SIGNAL \inst|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[16]~8\ : std_logic;
SIGNAL \inst|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[17]~10\ : std_logic;
SIGNAL \inst|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[18]~12\ : std_logic;
SIGNAL \inst|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[19]~14\ : std_logic;
SIGNAL \inst|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[20]~16\ : std_logic;
SIGNAL \inst|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[21]~17_combout\ : std_logic;
SIGNAL \inst|jtag_uart|the_kernel_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~COUT\ : std_logic;
SIGNAL \inst|jtag_uart|the_kernel_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5~combout\ : std_logic;
SIGNAL \inst|rsp_xbar_mux_001|src_payload~39_combout\ : std_logic;
SIGNAL \inst|rsp_xbar_mux_001|src_payload~40_combout\ : std_logic;
SIGNAL \inst|nios2|A_slow_inst_result[5]~5_combout\ : std_logic;
SIGNAL \inst|width_adapter_001|data_reg~10_combout\ : std_logic;
SIGNAL \inst|rsp_xbar_mux_001|src_payload~41_combout\ : std_logic;
SIGNAL \inst|rsp_xbar_mux_001|src_payload~43_combout\ : std_logic;
SIGNAL \inst|nios2|Equal184~0_combout\ : std_logic;
SIGNAL \inst|nios2|M_ctrl_ld8~q\ : std_logic;
SIGNAL \inst|nios2|M_ld_align_sh16~0_combout\ : std_logic;
SIGNAL \inst|nios2|A_ld_align_sh16~q\ : std_logic;
SIGNAL \inst|nios2|A_slow_inst_result[13]~13_combout\ : std_logic;
SIGNAL \inst|nios2|M_ld_align_sh8~0_combout\ : std_logic;
SIGNAL \inst|nios2|A_ld_align_sh8~q\ : std_logic;
SIGNAL \inst|nios2|E_ctrl_ld_bypass~0_combout\ : std_logic;
SIGNAL \inst|nios2|E_ctrl_ld_bypass~1_combout\ : std_logic;
SIGNAL \inst|nios2|M_ctrl_ld_bypass~q\ : std_logic;
SIGNAL \inst|nios2|A_ctrl_ld_bypass~q\ : std_logic;
SIGNAL \inst|nios2|A_slow_inst_result_en~0_combout\ : std_logic;
SIGNAL \inst|nios2|D_src2[21]~41_combout\ : std_logic;
SIGNAL \inst|nios2|D_src2[30]~22_combout\ : std_logic;
SIGNAL \inst|rsp_xbar_mux_001|src_payload~28_combout\ : std_logic;
SIGNAL \inst|rsp_xbar_mux_001|src_payload~30_combout\ : std_logic;
SIGNAL \inst|nios2|A_slow_inst_result[6]~6_combout\ : std_logic;
SIGNAL \inst|rsp_xbar_mux_001|src_payload~33_combout\ : std_logic;
SIGNAL \inst|rsp_xbar_mux_001|src_payload~34_combout\ : std_logic;
SIGNAL \inst|nios2|A_slow_inst_result[14]~14_combout\ : std_logic;
SIGNAL \inst|nios2|D_br_taken_waddr_partial[9]~30\ : std_logic;
SIGNAL \inst|nios2|D_br_taken_waddr_partial[10]~31_combout\ : std_logic;
SIGNAL \inst|nios2|Add1~1_cout\ : std_logic;
SIGNAL \inst|nios2|Add1~2_combout\ : std_logic;
SIGNAL \inst|nios2|F_pc_nxt~0_combout\ : std_logic;
SIGNAL \inst|nios2|F_pc_nxt~1_combout\ : std_logic;
SIGNAL \inst|nios2|F_pc_nxt~2_combout\ : std_logic;
SIGNAL \inst|nios2|F_pc_plus_one[9]~19\ : std_logic;
SIGNAL \inst|nios2|F_pc_plus_one[10]~20_combout\ : std_logic;
SIGNAL \inst|nios2|D_extra_pc[10]~14_combout\ : std_logic;
SIGNAL \inst|nios2|M_pipe_flush_waddr_nxt[10]~0_combout\ : std_logic;
SIGNAL \inst|nios2|M_pipe_flush_waddr[10]~10_combout\ : std_logic;
SIGNAL \inst|nios2|E_pc[10]~feeder_combout\ : std_logic;
SIGNAL \inst|nios2|F_pc_plus_one[10]~21\ : std_logic;
SIGNAL \inst|nios2|F_pc_plus_one[11]~22_combout\ : std_logic;
SIGNAL \inst|nios2|Add1~3\ : std_logic;
SIGNAL \inst|nios2|Add1~4_combout\ : std_logic;
SIGNAL \inst|nios2|D_extra_pc[11]~13_combout\ : std_logic;
SIGNAL \inst|rsp_xbar_demux|src1_valid~combout\ : std_logic;
SIGNAL \inst|rsp_xbar_mux_001|src_payload~25_combout\ : std_logic;
SIGNAL \inst|nios2|A_slow_inst_result[8]~8_combout\ : std_logic;
SIGNAL \inst|jtag_uart|rvalid~0_combout\ : std_logic;
SIGNAL \inst|jtag_uart|rvalid~q\ : std_logic;
SIGNAL \inst|rsp_xbar_mux_001|src_payload~12_combout\ : std_logic;
SIGNAL \inst|nios2|M_st_data[27]~0_combout\ : std_logic;
SIGNAL \inst|nios2|A_st_data[11]~feeder_combout\ : std_logic;
SIGNAL \inst|nios2|d_writedata[11]~8_combout\ : std_logic;
SIGNAL \inst|nios2|D_src2_reg[27]~61_combout\ : std_logic;
SIGNAL \inst|nios2|dc_data_wr_port_data[27]~8_combout\ : std_logic;
SIGNAL \inst|nios2|dc_data_wr_port_data[27]~9_combout\ : std_logic;
SIGNAL \inst|nios2|A_st_data[12]~feeder_combout\ : std_logic;
SIGNAL \inst|nios2|d_writedata[12]~7_combout\ : std_logic;
SIGNAL \inst|jtag_uart|the_kernel_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~combout\ : std_logic;
SIGNAL \inst|jtag_uart|Add0~1\ : std_logic;
SIGNAL \inst|jtag_uart|Add0~3\ : std_logic;
SIGNAL \inst|jtag_uart|Add0~5\ : std_logic;
SIGNAL \inst|jtag_uart|Add0~7\ : std_logic;
SIGNAL \inst|jtag_uart|Add0~8_combout\ : std_logic;
SIGNAL \inst|jtag_uart|LessThan1~1_combout\ : std_logic;
SIGNAL \inst|jtag_uart|Add0~9\ : std_logic;
SIGNAL \inst|jtag_uart|Add0~10_combout\ : std_logic;
SIGNAL \inst|jtag_uart|Add0~11\ : std_logic;
SIGNAL \inst|jtag_uart|Add0~12_combout\ : std_logic;
SIGNAL \inst|jtag_uart|LessThan1~2_combout\ : std_logic;
SIGNAL \inst|jtag_uart|fifo_AF~q\ : std_logic;
SIGNAL \inst|jtag_uart|ien_AF~q\ : std_logic;
SIGNAL \inst|jtag_uart|kernel_jtag_uart_alt_jtag_atlantic|write2~feeder_combout\ : std_logic;
SIGNAL \inst|jtag_uart|kernel_jtag_uart_alt_jtag_atlantic|write2~q\ : std_logic;
SIGNAL \inst|jtag_uart|kernel_jtag_uart_alt_jtag_atlantic|always2~0_combout\ : std_logic;
SIGNAL \inst|jtag_uart|kernel_jtag_uart_alt_jtag_atlantic|t_pause~0_combout\ : std_logic;
SIGNAL \inst|jtag_uart|kernel_jtag_uart_alt_jtag_atlantic|jupdate~1_combout\ : std_logic;
SIGNAL \inst|jtag_uart|kernel_jtag_uart_alt_jtag_atlantic|jupdate~q\ : std_logic;
SIGNAL \inst|jtag_uart|kernel_jtag_uart_alt_jtag_atlantic|jupdate1~feeder_combout\ : std_logic;
SIGNAL \inst|jtag_uart|kernel_jtag_uart_alt_jtag_atlantic|jupdate1~q\ : std_logic;
SIGNAL \inst|jtag_uart|kernel_jtag_uart_alt_jtag_atlantic|jupdate2~feeder_combout\ : std_logic;
SIGNAL \inst|jtag_uart|kernel_jtag_uart_alt_jtag_atlantic|jupdate2~q\ : std_logic;
SIGNAL \inst|jtag_uart|kernel_jtag_uart_alt_jtag_atlantic|t_pause~1_combout\ : std_logic;
SIGNAL \inst|jtag_uart|kernel_jtag_uart_alt_jtag_atlantic|t_pause~reg0_q\ : std_logic;
SIGNAL \inst|jtag_uart|pause_irq~0_combout\ : std_logic;
SIGNAL \inst|jtag_uart|pause_irq~q\ : std_logic;
SIGNAL \inst|jtag_uart|av_readdata[8]~0_combout\ : std_logic;
SIGNAL \inst|rsp_xbar_mux_001|src_payload~23_combout\ : std_logic;
SIGNAL \inst|rsp_xbar_mux_001|src_payload~24_combout\ : std_logic;
SIGNAL \inst|nios2|dc_data_wr_port_data[8]~33_combout\ : std_logic;
SIGNAL \inst|nios2|dc_data_wr_port_byte_en[1]~5_combout\ : std_logic;
SIGNAL \sdram_dq[9]~input_o\ : std_logic;
SIGNAL \inst|rsp_xbar_mux_001|src_payload~19_combout\ : std_logic;
SIGNAL \inst|jtag_uart|LessThan0~0_combout\ : std_logic;
SIGNAL \inst|jtag_uart|LessThan0~1_combout\ : std_logic;
SIGNAL \inst|jtag_uart|fifo_AE~q\ : std_logic;
SIGNAL \inst|rsp_xbar_mux_001|src_payload~20_combout\ : std_logic;
SIGNAL \inst|rsp_xbar_mux_001|src_payload~21_combout\ : std_logic;
SIGNAL \inst|nios2|dc_data_wr_port_data[9]~28_combout\ : std_logic;
SIGNAL \inst|nios2|dc_data_wr_port_data[9]~29_combout\ : std_logic;
SIGNAL \sdram_dq[10]~input_o\ : std_logic;
SIGNAL \inst|width_adapter_001|data_reg~2_combout\ : std_logic;
SIGNAL \inst|jtag_uart|ac~0_combout\ : std_logic;
SIGNAL \inst|jtag_uart|ac~1_combout\ : std_logic;
SIGNAL \inst|jtag_uart|ac~q\ : std_logic;
SIGNAL \inst|nios2|M_st_data[29]~5_combout\ : std_logic;
SIGNAL \inst|nios2|A_st_data[13]~feeder_combout\ : std_logic;
SIGNAL \inst|nios2|d_writedata[13]~6_combout\ : std_logic;
SIGNAL \inst|nios2|E_src2_reg[14]~feeder_combout\ : std_logic;
SIGNAL \inst|nios2|M_st_data[30]~6_combout\ : std_logic;
SIGNAL \inst|nios2|A_st_data[14]~feeder_combout\ : std_logic;
SIGNAL \inst|nios2|d_writedata[14]~5_combout\ : std_logic;
SIGNAL \inst|nios2|dc_data_wr_port_data[12]~52_combout\ : std_logic;
SIGNAL \inst|nios2|dc_data_wr_port_data[12]~53_combout\ : std_logic;
SIGNAL \inst|nios2|dc_data_wr_port_data[13]~46_combout\ : std_logic;
SIGNAL \inst|nios2|dc_data_wr_port_data[13]~47_combout\ : std_logic;
SIGNAL \inst|nios2|A_ld_align_byte1_fill~feeder_combout\ : std_logic;
SIGNAL \inst|nios2|A_ld_align_byte1_fill~q\ : std_logic;
SIGNAL \inst|nios2|A_wr_data_unfiltered[8]~21_combout\ : std_logic;
SIGNAL \inst|nios2|A_slow_inst_result[15]~15_combout\ : std_logic;
SIGNAL \inst|nios2|A_wr_data_unfiltered[15]~102_combout\ : std_logic;
SIGNAL \inst|nios2|E_ctrl_ld_signed~0_combout\ : std_logic;
SIGNAL \inst|nios2|M_ctrl_ld_signed~q\ : std_logic;
SIGNAL \inst|nios2|A_ctrl_ld_signed~q\ : std_logic;
SIGNAL \inst|nios2|A_st_data[15]~feeder_combout\ : std_logic;
SIGNAL \inst|nios2|dc_data_wr_port_data[15]~14_combout\ : std_logic;
SIGNAL \inst|nios2|dc_data_wr_port_data[15]~15_combout\ : std_logic;
SIGNAL \sdram_dq[0]~input_o\ : std_logic;
SIGNAL \inst|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[16]~7_combout\ : std_logic;
SIGNAL \inst|jtag_uart|the_kernel_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~combout\ : std_logic;
SIGNAL \inst|rsp_xbar_mux_001|src_payload~60_combout\ : std_logic;
SIGNAL \inst|nios2|D_src2_reg[16]~104_combout\ : std_logic;
SIGNAL \inst|nios2|E_st_data[16]~7_combout\ : std_logic;
SIGNAL \inst|nios2|d_writedata[16]~31_combout\ : std_logic;
SIGNAL \inst|nios2|D_src2[24]~35_combout\ : std_logic;
SIGNAL \inst|nios2|D_src2[24]~55_combout\ : std_logic;
SIGNAL \inst|nios2|D_src2[24]~36_combout\ : std_logic;
SIGNAL \inst|nios2|E_logic_result[24]~2_combout\ : std_logic;
SIGNAL \inst|nios2|E_alu_result[24]~3_combout\ : std_logic;
SIGNAL \inst|nios2|F_pc_plus_one[16]~32_combout\ : std_logic;
SIGNAL \inst|nios2|Add1~13\ : std_logic;
SIGNAL \inst|nios2|Add1~15\ : std_logic;
SIGNAL \inst|nios2|Add1~17\ : std_logic;
SIGNAL \inst|nios2|Add1~18_combout\ : std_logic;
SIGNAL \inst|nios2|D_extra_pc[18]~6_combout\ : std_logic;
SIGNAL \inst|nios2|E_alu_result[20]~7_combout\ : std_logic;
SIGNAL \inst|nios2|Add17|auto_generated|_~26_combout\ : std_logic;
SIGNAL \inst|nios2|Add17|auto_generated|result_int[16]~33\ : std_logic;
SIGNAL \inst|nios2|Add17|auto_generated|result_int[17]~35\ : std_logic;
SIGNAL \inst|nios2|Add17|auto_generated|result_int[18]~37\ : std_logic;
SIGNAL \inst|nios2|Add17|auto_generated|result_int[19]~38_combout\ : std_logic;
SIGNAL \inst|nios2|A_mul_src1[1]~_Duplicate_1_q\ : std_logic;
SIGNAL \inst|nios2|A_mul_src1_nxt[17]~17_combout\ : std_logic;
SIGNAL \inst|cmd_xbar_mux|src_payload~18_combout\ : std_logic;
SIGNAL \inst|nios2|d_writedata[25]~22_combout\ : std_logic;
SIGNAL \inst|nios2|dc_data_wr_port_data[18]~59_combout\ : std_logic;
SIGNAL \inst|nios2|M_src1[14]~feeder_combout\ : std_logic;
SIGNAL \inst|nios2|A_mul_src1_nxt[14]~14_combout\ : std_logic;
SIGNAL \inst|nios2|A_mul_src1_nxt[15]~15_combout\ : std_logic;
SIGNAL \inst|nios2|A_mul_src2_nxt[16]~16_combout\ : std_logic;
SIGNAL \inst|nios2|A_mul_src2_nxt[0]~0_combout\ : std_logic;
SIGNAL \inst|nios2|D_src2[17]~62_combout\ : std_logic;
SIGNAL \inst|nios2|D_src2[17]~50_combout\ : std_logic;
SIGNAL \inst|nios2|M_src2[17]~feeder_combout\ : std_logic;
SIGNAL \inst|nios2|A_mul_src2_nxt[17]~17_combout\ : std_logic;
SIGNAL \inst|nios2|A_mul_src2_nxt[1]~1_combout\ : std_logic;
SIGNAL \inst|nios2|M_src2[18]~feeder_combout\ : std_logic;
SIGNAL \inst|nios2|A_mul_src2_nxt[18]~18_combout\ : std_logic;
SIGNAL \inst|nios2|A_mul_src2_nxt[2]~2_combout\ : std_logic;
SIGNAL \inst|nios2|D_src2[19]~60_combout\ : std_logic;
SIGNAL \inst|nios2|D_src2[19]~46_combout\ : std_logic;
SIGNAL \inst|nios2|M_src2[19]~feeder_combout\ : std_logic;
SIGNAL \inst|nios2|A_mul_src2_nxt[19]~19_combout\ : std_logic;
SIGNAL \inst|nios2|A_mul_src2_nxt[3]~3_combout\ : std_logic;
SIGNAL \inst|nios2|E_ctrl_ld8_ld16~0_combout\ : std_logic;
SIGNAL \inst|nios2|M_ctrl_ld8_ld16~q\ : std_logic;
SIGNAL \inst|nios2|A_ld_align_byte2_byte3_fill~q\ : std_logic;
SIGNAL \inst|nios2|A_wr_data_unfiltered[23]~53_combout\ : std_logic;
SIGNAL \inst|nios2|A_slow_inst_sel_nxt~0_combout\ : std_logic;
SIGNAL \inst|nios2|A_slow_inst_sel~q\ : std_logic;
SIGNAL \inst|nios2|A_wr_data_unfiltered[23]~22_combout\ : std_logic;
SIGNAL \inst|nios2|dc_data_wr_port_data[20]~55_combout\ : std_logic;
SIGNAL \inst|nios2|D_src2_reg[21]~100_combout\ : std_logic;
SIGNAL \inst|nios2|E_st_data[21]~3_combout\ : std_logic;
SIGNAL \inst|nios2|dc_data_wr_port_data[21]~42_combout\ : std_logic;
SIGNAL \inst|nios2|dc_data_wr_port_data[21]~43_combout\ : std_logic;
SIGNAL \inst|nios2|D_src2_reg[22]~99_combout\ : std_logic;
SIGNAL \inst|nios2|E_st_data[22]~2_combout\ : std_logic;
SIGNAL \inst|nios2|dc_data_wr_port_data[22]~38_combout\ : std_logic;
SIGNAL \inst|nios2|dc_data_wr_port_data[22]~39_combout\ : std_logic;
SIGNAL \inst|rsp_xbar_mux_001|src_payload~14_combout\ : std_logic;
SIGNAL \inst|nios2|A_mul_src2_nxt[21]~21_combout\ : std_logic;
SIGNAL \inst|nios2|A_mul_src2_nxt[5]~5_combout\ : std_logic;
SIGNAL \inst|nios2|D_src2[22]~57_combout\ : std_logic;
SIGNAL \inst|nios2|D_src2[22]~40_combout\ : std_logic;
SIGNAL \inst|nios2|M_src2[22]~feeder_combout\ : std_logic;
SIGNAL \inst|nios2|A_mul_src2_nxt[22]~22_combout\ : std_logic;
SIGNAL \inst|nios2|A_mul_src2_nxt[6]~6_combout\ : std_logic;
SIGNAL \inst|nios2|A_mul_src2_nxt[23]~23_combout\ : std_logic;
SIGNAL \inst|nios2|A_mul_src2_nxt[7]~7_combout\ : std_logic;
SIGNAL \inst|nios2|M_src2[24]~feeder_combout\ : std_logic;
SIGNAL \inst|nios2|A_mul_src2_nxt[24]~24_combout\ : std_logic;
SIGNAL \inst|nios2|A_mul_src2_nxt[8]~8_combout\ : std_logic;
SIGNAL \inst|nios2|D_src2_reg[9]~29_combout\ : std_logic;
SIGNAL \inst|nios2|E_src2[9]~9_combout\ : std_logic;
SIGNAL \inst|nios2|E_src2[9]~feeder_combout\ : std_logic;
SIGNAL \inst|nios2|D_src2_imm[9]~1_combout\ : std_logic;
SIGNAL \inst|nios2|M_src2[25]~feeder_combout\ : std_logic;
SIGNAL \inst|nios2|A_mul_src2_nxt[25]~25_combout\ : std_logic;
SIGNAL \inst|nios2|A_mul_src2_nxt[9]~9_combout\ : std_logic;
SIGNAL \inst|nios2|E_src2[10]~feeder_combout\ : std_logic;
SIGNAL \inst|nios2|D_src2_imm[10]~0_combout\ : std_logic;
SIGNAL \inst|nios2|D_src2[26]~31_combout\ : std_logic;
SIGNAL \inst|nios2|D_src2[26]~32_combout\ : std_logic;
SIGNAL \inst|nios2|M_src2[26]~feeder_combout\ : std_logic;
SIGNAL \inst|nios2|A_mul_src2_nxt[26]~26_combout\ : std_logic;
SIGNAL \inst|nios2|A_mul_src2_nxt[10]~10_combout\ : std_logic;
SIGNAL \inst|nios2|A_mul_src2_nxt[27]~27_combout\ : std_logic;
SIGNAL \inst|nios2|A_mul_src2_nxt[11]~11_combout\ : std_logic;
SIGNAL \inst|nios2|D_src2_imm[12]~15_combout\ : std_logic;
SIGNAL \inst|nios2|M_src2[28]~feeder_combout\ : std_logic;
SIGNAL \inst|nios2|A_mul_src2_nxt[28]~28_combout\ : std_logic;
SIGNAL \inst|nios2|A_mul_src2_nxt[12]~12_combout\ : std_logic;
SIGNAL \inst|nios2|D_src2[29]~25_combout\ : std_logic;
SIGNAL \inst|rsp_xbar_mux_001|src_payload~6_combout\ : std_logic;
SIGNAL \inst|rsp_xbar_mux_001|src_payload~7_combout\ : std_logic;
SIGNAL \inst|nios2|A_slow_inst_result[11]~11_combout\ : std_logic;
SIGNAL \inst|nios2|dc_data_wr_port_data[29]~44_combout\ : std_logic;
SIGNAL \sdram_dq[13]~input_o\ : std_logic;
SIGNAL \inst|rsp_xbar_mux_001|src_payload~44_combout\ : std_logic;
SIGNAL \inst|nios2|dc_data_wr_port_data[29]~45_combout\ : std_logic;
SIGNAL \inst|nios2|D_src2[30]~23_combout\ : std_logic;
SIGNAL \inst|nios2|D_src2[30]~24_combout\ : std_logic;
SIGNAL \inst|nios2|E_logic_result[30]~26_combout\ : std_logic;
SIGNAL \inst|nios2|M_rot_step1[10]~30_combout\ : std_logic;
SIGNAL \inst|nios2|M_rot_step1[8]~14_combout\ : std_logic;
SIGNAL \inst|nios2|Add8~5_combout\ : std_logic;
SIGNAL \inst|nios2|M_rot_step1[14]~29_combout\ : std_logic;
SIGNAL \inst|nios2|M_rot_step1[12]~13_combout\ : std_logic;
SIGNAL \inst|nios2|Mn_rot_step2[14]~28_combout\ : std_logic;
SIGNAL \inst|nios2|M_rot_step1[6]~31_combout\ : std_logic;
SIGNAL \inst|nios2|M_rot_step1[4]~15_combout\ : std_logic;
SIGNAL \inst|nios2|M_rot_step1[2]~24_combout\ : std_logic;
SIGNAL \inst|nios2|M_rot_step1[0]~8_combout\ : std_logic;
SIGNAL \inst|nios2|Mn_rot_step2[6]~12_combout\ : std_logic;
SIGNAL \inst|nios2|Add8~9_combout\ : std_logic;
SIGNAL \inst|nios2|M_rot_step1[30]~25_combout\ : std_logic;
SIGNAL \inst|nios2|A_mul_result[24]~81\ : std_logic;
SIGNAL \inst|nios2|A_mul_result[25]~82_combout\ : std_logic;
SIGNAL \inst|nios2|A_mul_stall_d1~feeder_combout\ : std_logic;
SIGNAL \inst|nios2|A_mul_stall_d1~q\ : std_logic;
SIGNAL \inst|nios2|A_mul_stall_d2~feeder_combout\ : std_logic;
SIGNAL \inst|nios2|A_mul_stall_d2~q\ : std_logic;
SIGNAL \inst|nios2|A_mul_stall_d3~feeder_combout\ : std_logic;
SIGNAL \inst|nios2|A_mul_stall_d3~q\ : std_logic;
SIGNAL \inst|rsp_xbar_mux_001|src_payload~18_combout\ : std_logic;
SIGNAL \inst|nios2|dc_data_wr_port_data[31]~21_combout\ : std_logic;
SIGNAL \inst|nios2|E_mem_byte_en[3]~5_combout\ : std_logic;
SIGNAL \inst|nios2|dc_data_wr_port_byte_en[3]~3_combout\ : std_logic;
SIGNAL \inst|nios2|M_inst_result[25]~6_combout\ : std_logic;
SIGNAL \inst|nios2|E_op_rdctl~0_combout\ : std_logic;
SIGNAL \inst|nios2|E_op_rdctl~combout\ : std_logic;
SIGNAL \inst|nios2|M_ctrl_rdctl_inst~q\ : std_logic;
SIGNAL \inst|rsp_xbar_mux_001|src_payload~22_combout\ : std_logic;
SIGNAL \inst|nios2|A_slow_ld_byte3_data_aligned_nxt[1]~6_combout\ : std_logic;
SIGNAL \inst|nios2|A_wr_data_unfiltered[25]~72_combout\ : std_logic;
SIGNAL \inst|nios2|E_rot_mask[1]~2_combout\ : std_logic;
SIGNAL \inst|nios2|A_shift_rot_result~34_combout\ : std_logic;
SIGNAL \inst|nios2|M_rot_step1[9]~22_combout\ : std_logic;
SIGNAL \inst|nios2|M_rot_step1[7]~7_combout\ : std_logic;
SIGNAL \inst|nios2|M_rot_step1[5]~23_combout\ : std_logic;
SIGNAL \inst|nios2|M_rot_step1[3]~0_combout\ : std_logic;
SIGNAL \inst|nios2|Mn_rot_step2[9]~18_combout\ : std_logic;
SIGNAL \inst|nios2|A_rot~17_combout\ : std_logic;
SIGNAL \inst|nios2|A_shift_rot_result~35_combout\ : std_logic;
SIGNAL \inst|nios2|A_wr_data_unfiltered[25]~73_combout\ : std_logic;
SIGNAL \inst|nios2|A_wr_data_unfiltered[25]~74_combout\ : std_logic;
SIGNAL \inst|nios2|A_wr_data_unfiltered[13]~108_combout\ : std_logic;
SIGNAL \inst|nios2|A_wr_data_unfiltered[13]~109_combout\ : std_logic;
SIGNAL \inst|nios2|A_wr_data_unfiltered[13]~110_combout\ : std_logic;
SIGNAL \inst|nios2|A_wr_data_unfiltered[14]~105_combout\ : std_logic;
SIGNAL \inst|nios2|E_rot_mask[6]~5_combout\ : std_logic;
SIGNAL \inst|nios2|E_rot_pass1~0_combout\ : std_logic;
SIGNAL \inst|nios2|E_rot_pass1~1_combout\ : std_logic;
SIGNAL \inst|nios2|M_rot_pass1~q\ : std_logic;
SIGNAL \inst|nios2|A_rot_pass1~q\ : std_logic;
SIGNAL \inst|nios2|E_rot_sel_fill1~0_combout\ : std_logic;
SIGNAL \inst|nios2|M_rot_sel_fill1~q\ : std_logic;
SIGNAL \inst|nios2|A_rot_sel_fill1~q\ : std_logic;
SIGNAL \inst|nios2|A_shift_rot_result~56_combout\ : std_logic;
SIGNAL \inst|nios2|A_rot~28_combout\ : std_logic;
SIGNAL \inst|nios2|A_shift_rot_result~57_combout\ : std_logic;
SIGNAL \inst|nios2|A_wr_data_unfiltered[14]~106_combout\ : std_logic;
SIGNAL \inst|nios2|A_wr_data_unfiltered[14]~107_combout\ : std_logic;
SIGNAL \inst|nios2|A_mul_src1_nxt[19]~19_combout\ : std_logic;
SIGNAL \inst|nios2|A_mul_src1[4]~_Duplicate_1_q\ : std_logic;
SIGNAL \inst|nios2|A_mul_src1_nxt[20]~20_combout\ : std_logic;
SIGNAL \inst|nios2|E_rot_pass2~0_combout\ : std_logic;
SIGNAL \inst|nios2|D_ctrl_rot~0_combout\ : std_logic;
SIGNAL \inst|nios2|E_ctrl_rot~q\ : std_logic;
SIGNAL \inst|nios2|E_rot_pass2~1_combout\ : std_logic;
SIGNAL \inst|nios2|M_rot_pass2~q\ : std_logic;
SIGNAL \inst|nios2|A_rot_pass2~q\ : std_logic;
SIGNAL \inst|nios2|E_rot_sel_fill2~0_combout\ : std_logic;
SIGNAL \inst|nios2|M_rot_sel_fill2~q\ : std_logic;
SIGNAL \inst|nios2|A_rot_sel_fill2~q\ : std_logic;
SIGNAL \inst|nios2|A_shift_rot_result~42_combout\ : std_logic;
SIGNAL \inst|nios2|A_shift_rot_result~43_combout\ : std_logic;
SIGNAL \inst|nios2|A_wr_data_unfiltered[21]~85_combout\ : std_logic;
SIGNAL \inst|nios2|A_wr_data_unfiltered[21]~86_combout\ : std_logic;
SIGNAL \inst|nios2|D_src1_reg[21]~63_combout\ : std_logic;
SIGNAL \inst|nios2|D_src1_reg[21]~64_combout\ : std_logic;
SIGNAL \inst|nios2|D_src1_reg[21]~65_combout\ : std_logic;
SIGNAL \inst|nios2|A_mul_src1[5]~_Duplicate_1_q\ : std_logic;
SIGNAL \inst|nios2|A_mul_src1_nxt[21]~21_combout\ : std_logic;
SIGNAL \inst|nios2|A_mul_src1_nxt[22]~22_combout\ : std_logic;
SIGNAL \inst|nios2|A_mul_src1[7]~_Duplicate_1_q\ : std_logic;
SIGNAL \inst|nios2|A_mul_src1_nxt[23]~23_combout\ : std_logic;
SIGNAL \inst|nios2|A_mul_src1[8]~_Duplicate_1_q\ : std_logic;
SIGNAL \inst|nios2|A_mul_src1_nxt[24]~24_combout\ : std_logic;
SIGNAL \inst|nios2|A_mul_src1_nxt[25]~25_combout\ : std_logic;
SIGNAL \inst|nios2|A_mul_src1[10]~_Duplicate_1_q\ : std_logic;
SIGNAL \inst|nios2|A_mul_src1_nxt[26]~26_combout\ : std_logic;
SIGNAL \inst|nios2|A_mul_src1[11]~_Duplicate_1_q\ : std_logic;
SIGNAL \inst|nios2|A_mul_src1_nxt[27]~27_combout\ : std_logic;
SIGNAL \inst|nios2|A_mul_src1[12]~_Duplicate_1_q\ : std_logic;
SIGNAL \inst|nios2|A_mul_src1_nxt[28]~28_combout\ : std_logic;
SIGNAL \inst|nios2|A_mul_src1[13]~_Duplicate_1_q\ : std_logic;
SIGNAL \inst|nios2|A_mul_src1_nxt[29]~29_combout\ : std_logic;
SIGNAL \inst|nios2|A_mul_src1[14]~_Duplicate_1_q\ : std_logic;
SIGNAL \inst|nios2|A_mul_src1_nxt[30]~30_combout\ : std_logic;
SIGNAL \inst|nios2|A_mul_src1[15]~_Duplicate_1_q\ : std_logic;
SIGNAL \inst|nios2|A_mul_src1_nxt[31]~31_combout\ : std_logic;
SIGNAL \inst|nios2|M_src2[30]~feeder_combout\ : std_logic;
SIGNAL \inst|nios2|A_mul_src2_nxt[30]~30_combout\ : std_logic;
SIGNAL \inst|nios2|A_mul_src2_nxt[14]~14_combout\ : std_logic;
SIGNAL \inst|nios2|D_src2_imm[15]~12_combout\ : std_logic;
SIGNAL \inst|nios2|A_mul_result[16]~65\ : std_logic;
SIGNAL \inst|nios2|A_mul_result[17]~67\ : std_logic;
SIGNAL \inst|nios2|A_mul_result[18]~69\ : std_logic;
SIGNAL \inst|nios2|A_mul_result[19]~71\ : std_logic;
SIGNAL \inst|nios2|A_mul_result[20]~72_combout\ : std_logic;
SIGNAL \inst|nios2|the_kernel_nios2_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_mult2~DATAOUT6\ : std_logic;
SIGNAL \inst|nios2|the_kernel_nios2_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_mult2~DATAOUT7\ : std_logic;
SIGNAL \inst|nios2|the_kernel_nios2_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_mult2~DATAOUT8\ : std_logic;
SIGNAL \inst|nios2|the_kernel_nios2_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_mult2~DATAOUT9\ : std_logic;
SIGNAL \inst|nios2|the_kernel_nios2_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_mult2~DATAOUT10\ : std_logic;
SIGNAL \inst|nios2|the_kernel_nios2_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_mult2~DATAOUT11\ : std_logic;
SIGNAL \inst|nios2|the_kernel_nios2_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_mult2~DATAOUT12\ : std_logic;
SIGNAL \inst|nios2|the_kernel_nios2_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_mult2~DATAOUT13\ : std_logic;
SIGNAL \inst|nios2|the_kernel_nios2_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_mult2~DATAOUT14\ : std_logic;
SIGNAL \inst|nios2|the_kernel_nios2_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_mult2~DATAOUT15\ : std_logic;
SIGNAL \inst|nios2|the_kernel_nios2_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_mult2~DATAOUT16\ : std_logic;
SIGNAL \inst|nios2|the_kernel_nios2_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_mult2~DATAOUT17\ : std_logic;
SIGNAL \inst|nios2|the_kernel_nios2_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_mult2~DATAOUT18\ : std_logic;
SIGNAL \inst|nios2|the_kernel_nios2_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_mult2~DATAOUT19\ : std_logic;
SIGNAL \inst|nios2|the_kernel_nios2_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_mult2~DATAOUT20\ : std_logic;
SIGNAL \inst|nios2|the_kernel_nios2_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_mult2~DATAOUT21\ : std_logic;
SIGNAL \inst|nios2|the_kernel_nios2_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_mult2~DATAOUT22\ : std_logic;
SIGNAL \inst|nios2|the_kernel_nios2_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_mult2~DATAOUT23\ : std_logic;
SIGNAL \inst|nios2|the_kernel_nios2_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_mult2~DATAOUT24\ : std_logic;
SIGNAL \inst|nios2|the_kernel_nios2_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_mult2~DATAOUT25\ : std_logic;
SIGNAL \inst|nios2|the_kernel_nios2_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_mult2~DATAOUT26\ : std_logic;
SIGNAL \inst|nios2|the_kernel_nios2_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_mult2~DATAOUT27\ : std_logic;
SIGNAL \inst|nios2|the_kernel_nios2_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_mult2~DATAOUT28\ : std_logic;
SIGNAL \inst|nios2|the_kernel_nios2_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_mult2~DATAOUT29\ : std_logic;
SIGNAL \inst|nios2|the_kernel_nios2_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_mult2~DATAOUT30\ : std_logic;
SIGNAL \inst|nios2|the_kernel_nios2_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_mult2~DATAOUT31\ : std_logic;
SIGNAL \inst|nios2|the_kernel_nios2_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_mult2~0\ : std_logic;
SIGNAL \inst|nios2|the_kernel_nios2_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_mult2~1\ : std_logic;
SIGNAL \inst|nios2|the_kernel_nios2_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_mult2~2\ : std_logic;
SIGNAL \inst|nios2|the_kernel_nios2_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_mult2~3\ : std_logic;
SIGNAL \inst|nios2|the_kernel_nios2_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_out3~DATAOUT20\ : std_logic;
SIGNAL \inst|nios2|the_kernel_nios2_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_out3~DATAOUT16\ : std_logic;
SIGNAL \inst|nios2|A_mul_partial_prod[16]~17\ : std_logic;
SIGNAL \inst|nios2|A_mul_partial_prod[17]~19\ : std_logic;
SIGNAL \inst|nios2|A_mul_partial_prod[18]~21\ : std_logic;
SIGNAL \inst|nios2|A_mul_partial_prod[19]~23\ : std_logic;
SIGNAL \inst|nios2|A_mul_partial_prod[20]~24_combout\ : std_logic;
SIGNAL \inst|nios2|A_mul_result[20]~73\ : std_logic;
SIGNAL \inst|nios2|A_mul_result[21]~74_combout\ : std_logic;
SIGNAL \inst|nios2|the_kernel_nios2_mult_cell|the_altmult_add_part_2|auto_generated|ded_mult1|mac_mult2~DATAOUT3\ : std_logic;
SIGNAL \inst|nios2|the_kernel_nios2_mult_cell|the_altmult_add_part_2|auto_generated|ded_mult1|mac_mult2~DATAOUT4\ : std_logic;
SIGNAL \inst|nios2|the_kernel_nios2_mult_cell|the_altmult_add_part_2|auto_generated|ded_mult1|mac_mult2~DATAOUT5\ : std_logic;
SIGNAL \inst|nios2|the_kernel_nios2_mult_cell|the_altmult_add_part_2|auto_generated|ded_mult1|mac_mult2~DATAOUT6\ : std_logic;
SIGNAL \inst|nios2|the_kernel_nios2_mult_cell|the_altmult_add_part_2|auto_generated|ded_mult1|mac_mult2~DATAOUT7\ : std_logic;
SIGNAL \inst|nios2|the_kernel_nios2_mult_cell|the_altmult_add_part_2|auto_generated|ded_mult1|mac_mult2~DATAOUT8\ : std_logic;
SIGNAL \inst|nios2|the_kernel_nios2_mult_cell|the_altmult_add_part_2|auto_generated|ded_mult1|mac_mult2~DATAOUT9\ : std_logic;
SIGNAL \inst|nios2|the_kernel_nios2_mult_cell|the_altmult_add_part_2|auto_generated|ded_mult1|mac_mult2~DATAOUT10\ : std_logic;
SIGNAL \inst|nios2|the_kernel_nios2_mult_cell|the_altmult_add_part_2|auto_generated|ded_mult1|mac_mult2~DATAOUT11\ : std_logic;
SIGNAL \inst|nios2|the_kernel_nios2_mult_cell|the_altmult_add_part_2|auto_generated|ded_mult1|mac_mult2~DATAOUT12\ : std_logic;
SIGNAL \inst|nios2|the_kernel_nios2_mult_cell|the_altmult_add_part_2|auto_generated|ded_mult1|mac_mult2~DATAOUT13\ : std_logic;
SIGNAL \inst|nios2|the_kernel_nios2_mult_cell|the_altmult_add_part_2|auto_generated|ded_mult1|mac_mult2~DATAOUT14\ : std_logic;
SIGNAL \inst|nios2|the_kernel_nios2_mult_cell|the_altmult_add_part_2|auto_generated|ded_mult1|mac_mult2~DATAOUT15\ : std_logic;
SIGNAL \inst|nios2|the_kernel_nios2_mult_cell|the_altmult_add_part_2|auto_generated|ded_mult1|mac_mult2~DATAOUT16\ : std_logic;
SIGNAL \inst|nios2|the_kernel_nios2_mult_cell|the_altmult_add_part_2|auto_generated|ded_mult1|mac_mult2~DATAOUT17\ : std_logic;
SIGNAL \inst|nios2|the_kernel_nios2_mult_cell|the_altmult_add_part_2|auto_generated|ded_mult1|mac_mult2~DATAOUT18\ : std_logic;
SIGNAL \inst|nios2|the_kernel_nios2_mult_cell|the_altmult_add_part_2|auto_generated|ded_mult1|mac_mult2~DATAOUT19\ : std_logic;
SIGNAL \inst|nios2|the_kernel_nios2_mult_cell|the_altmult_add_part_2|auto_generated|ded_mult1|mac_mult2~DATAOUT20\ : std_logic;
SIGNAL \inst|nios2|the_kernel_nios2_mult_cell|the_altmult_add_part_2|auto_generated|ded_mult1|mac_mult2~DATAOUT21\ : std_logic;
SIGNAL \inst|nios2|the_kernel_nios2_mult_cell|the_altmult_add_part_2|auto_generated|ded_mult1|mac_mult2~DATAOUT22\ : std_logic;
SIGNAL \inst|nios2|the_kernel_nios2_mult_cell|the_altmult_add_part_2|auto_generated|ded_mult1|mac_mult2~DATAOUT23\ : std_logic;
SIGNAL \inst|nios2|the_kernel_nios2_mult_cell|the_altmult_add_part_2|auto_generated|ded_mult1|mac_mult2~DATAOUT24\ : std_logic;
SIGNAL \inst|nios2|the_kernel_nios2_mult_cell|the_altmult_add_part_2|auto_generated|ded_mult1|mac_mult2~DATAOUT25\ : std_logic;
SIGNAL \inst|nios2|the_kernel_nios2_mult_cell|the_altmult_add_part_2|auto_generated|ded_mult1|mac_mult2~DATAOUT26\ : std_logic;
SIGNAL \inst|nios2|the_kernel_nios2_mult_cell|the_altmult_add_part_2|auto_generated|ded_mult1|mac_mult2~DATAOUT27\ : std_logic;
SIGNAL \inst|nios2|the_kernel_nios2_mult_cell|the_altmult_add_part_2|auto_generated|ded_mult1|mac_mult2~DATAOUT28\ : std_logic;
SIGNAL \inst|nios2|the_kernel_nios2_mult_cell|the_altmult_add_part_2|auto_generated|ded_mult1|mac_mult2~DATAOUT29\ : std_logic;
SIGNAL \inst|nios2|the_kernel_nios2_mult_cell|the_altmult_add_part_2|auto_generated|ded_mult1|mac_mult2~DATAOUT30\ : std_logic;
SIGNAL \inst|nios2|the_kernel_nios2_mult_cell|the_altmult_add_part_2|auto_generated|ded_mult1|mac_mult2~DATAOUT31\ : std_logic;
SIGNAL \inst|nios2|the_kernel_nios2_mult_cell|the_altmult_add_part_2|auto_generated|ded_mult1|mac_mult2~0\ : std_logic;
SIGNAL \inst|nios2|the_kernel_nios2_mult_cell|the_altmult_add_part_2|auto_generated|ded_mult1|mac_mult2~1\ : std_logic;
SIGNAL \inst|nios2|the_kernel_nios2_mult_cell|the_altmult_add_part_2|auto_generated|ded_mult1|mac_mult2~2\ : std_logic;
SIGNAL \inst|nios2|the_kernel_nios2_mult_cell|the_altmult_add_part_2|auto_generated|ded_mult1|mac_mult2~3\ : std_logic;
SIGNAL \inst|nios2|the_kernel_nios2_mult_cell|the_altmult_add_part_2|auto_generated|ded_mult1|mac_out3~DATAOUT5\ : std_logic;
SIGNAL \inst|nios2|A_mul_partial_prod[20]~25\ : std_logic;
SIGNAL \inst|nios2|A_mul_partial_prod[21]~26_combout\ : std_logic;
SIGNAL \inst|nios2|A_mul_result[21]~75\ : std_logic;
SIGNAL \inst|nios2|A_mul_result[22]~76_combout\ : std_logic;
SIGNAL \inst|nios2|M_rot_step1[18]~28_combout\ : std_logic;
SIGNAL \inst|nios2|M_rot_step1[16]~12_combout\ : std_logic;
SIGNAL \inst|nios2|M_rot_step1[22]~27_combout\ : std_logic;
SIGNAL \inst|nios2|M_rot_step1[20]~11_combout\ : std_logic;
SIGNAL \inst|nios2|Mn_rot_step2[22]~13_combout\ : std_logic;
SIGNAL \inst|nios2|A_rot~20_combout\ : std_logic;
SIGNAL \inst|nios2|A_shift_rot_result~40_combout\ : std_logic;
SIGNAL \inst|nios2|A_shift_rot_result~41_combout\ : std_logic;
SIGNAL \inst|nios2|A_wr_data_unfiltered[22]~82_combout\ : std_logic;
SIGNAL \inst|nios2|A_wr_data_unfiltered[22]~83_combout\ : std_logic;
SIGNAL \inst|nios2|A_mul_result[26]~85\ : std_logic;
SIGNAL \inst|nios2|A_mul_result[27]~86_combout\ : std_logic;
SIGNAL \inst|nios2|the_kernel_nios2_mult_cell|the_altmult_add_part_2|auto_generated|ded_mult1|mac_out3~DATAOUT11\ : std_logic;
SIGNAL \inst|nios2|the_kernel_nios2_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_out3~DATAOUT26\ : std_logic;
SIGNAL \inst|nios2|the_kernel_nios2_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_out3~DATAOUT24\ : std_logic;
SIGNAL \inst|nios2|A_mul_partial_prod[21]~27\ : std_logic;
SIGNAL \inst|nios2|A_mul_partial_prod[22]~29\ : std_logic;
SIGNAL \inst|nios2|A_mul_partial_prod[23]~31\ : std_logic;
SIGNAL \inst|nios2|A_mul_partial_prod[24]~33\ : std_logic;
SIGNAL \inst|nios2|A_mul_partial_prod[25]~35\ : std_logic;
SIGNAL \inst|nios2|A_mul_partial_prod[26]~37\ : std_logic;
SIGNAL \inst|nios2|A_mul_partial_prod[27]~38_combout\ : std_logic;
SIGNAL \inst|nios2|Mn_rot_step2[11]~22_combout\ : std_logic;
SIGNAL \inst|nios2|M_rot_step1[1]~16_combout\ : std_logic;
SIGNAL \inst|nios2|M_rot_step1[31]~1_combout\ : std_logic;
SIGNAL \inst|nios2|Mn_rot_step2[3]~0_combout\ : std_logic;
SIGNAL \inst|nios2|M_rot_step1[27]~2_combout\ : std_logic;
SIGNAL \inst|nios2|M_rot_step1[23]~3_combout\ : std_logic;
SIGNAL \inst|nios2|M_rot_step1[21]~19_combout\ : std_logic;
SIGNAL \inst|nios2|Mn_rot_step2[27]~23_combout\ : std_logic;
SIGNAL \inst|nios2|M_rot_step1[19]~4_combout\ : std_logic;
SIGNAL \inst|nios2|M_rot_step1[17]~20_combout\ : std_logic;
SIGNAL \inst|nios2|M_rot_step1[15]~5_combout\ : std_logic;
SIGNAL \inst|nios2|M_rot_step1[13]~21_combout\ : std_logic;
SIGNAL \inst|nios2|Mn_rot_step2[19]~1_combout\ : std_logic;
SIGNAL \inst|nios2|A_rot~15_combout\ : std_logic;
SIGNAL \inst|nios2|E_rot_mask[3]~0_combout\ : std_logic;
SIGNAL \inst|nios2|A_shift_rot_result~30_combout\ : std_logic;
SIGNAL \inst|nios2|A_shift_rot_result~31_combout\ : std_logic;
SIGNAL \inst|nios2|A_slow_ld_byte3_data_aligned_nxt[3]~4_combout\ : std_logic;
SIGNAL \inst|nios2|A_wr_data_unfiltered[27]~66_combout\ : std_logic;
SIGNAL \inst|nios2|A_wr_data_unfiltered[27]~67_combout\ : std_logic;
SIGNAL \inst|nios2|A_wr_data_unfiltered[27]~68_combout\ : std_logic;
SIGNAL \inst|nios2|A_mul_result[27]~87\ : std_logic;
SIGNAL \inst|nios2|A_mul_result[28]~89\ : std_logic;
SIGNAL \inst|nios2|A_mul_result[29]~90_combout\ : std_logic;
SIGNAL \inst|nios2|the_kernel_nios2_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_out3~DATAOUT29\ : std_logic;
SIGNAL \inst|nios2|A_mul_partial_prod[27]~39\ : std_logic;
SIGNAL \inst|nios2|A_mul_partial_prod[28]~41\ : std_logic;
SIGNAL \inst|nios2|A_mul_partial_prod[29]~42_combout\ : std_logic;
SIGNAL \inst|nios2|A_slow_ld_byte3_data_aligned_nxt[5]~2_combout\ : std_logic;
SIGNAL \inst|nios2|M_inst_result[29]~19_combout\ : std_logic;
SIGNAL \inst|nios2|A_wr_data_unfiltered[29]~60_combout\ : std_logic;
SIGNAL \inst|nios2|A_wr_data_unfiltered[29]~61_combout\ : std_logic;
SIGNAL \inst|nios2|A_wr_data_unfiltered[29]~62_combout\ : std_logic;
SIGNAL \inst|nios2|E_src2[31]~17_combout\ : std_logic;
SIGNAL \inst|nios2|E_src2[31]~18_combout\ : std_logic;
SIGNAL \inst|nios2|E_src2[31]~19_combout\ : std_logic;
SIGNAL \inst|nios2|E_src2[31]~16_combout\ : std_logic;
SIGNAL \inst|nios2|E_src2[31]~feeder_combout\ : std_logic;
SIGNAL \inst|nios2|M_src2[31]~feeder_combout\ : std_logic;
SIGNAL \inst|nios2|A_mul_src2_nxt[31]~31_combout\ : std_logic;
SIGNAL \inst|nios2|A_mul_src2_nxt[15]~15_combout\ : std_logic;
SIGNAL \inst|nios2|the_kernel_nios2_mult_cell|the_altmult_add_part_2|auto_generated|ded_mult1|mac_mult2~DATAOUT2\ : std_logic;
SIGNAL \inst|nios2|the_kernel_nios2_mult_cell|the_altmult_add_part_2|auto_generated|ded_mult1|mac_out3~DATAOUT1\ : std_logic;
SIGNAL \inst|nios2|A_mul_partial_prod[17]~18_combout\ : std_logic;
SIGNAL \inst|nios2|A_mul_result[17]~66_combout\ : std_logic;
SIGNAL \inst|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[17]~9_combout\ : std_logic;
SIGNAL \inst|rsp_xbar_mux_001|src_payload~57_combout\ : std_logic;
SIGNAL \inst|rsp_xbar_mux_001|src_payload~58_combout\ : std_logic;
SIGNAL \inst|nios2|A_slow_ld_byte2_data_aligned_nxt[1]~6_combout\ : std_logic;
SIGNAL \inst|nios2|A_wr_data_unfiltered[17]~96_combout\ : std_logic;
SIGNAL \inst|nios2|A_wr_data_unfiltered[17]~97_combout\ : std_logic;
SIGNAL \inst|nios2|A_wr_data_unfiltered[17]~98_combout\ : std_logic;
SIGNAL \inst|nios2|D_src1_reg[25]~51_combout\ : std_logic;
SIGNAL \inst|nios2|D_src1_reg[25]~52_combout\ : std_logic;
SIGNAL \inst|nios2|D_src1_reg[25]~53_combout\ : std_logic;
SIGNAL \inst|nios2|M_rot_step1[26]~26_combout\ : std_logic;
SIGNAL \inst|nios2|M_rot_step1[24]~10_combout\ : std_logic;
SIGNAL \inst|nios2|Mn_rot_step2[30]~29_combout\ : std_logic;
SIGNAL \inst|nios2|A_rot~12_combout\ : std_logic;
SIGNAL \inst|nios2|A_shift_rot_result~25_combout\ : std_logic;
SIGNAL \inst|nios2|A_wr_data_unfiltered[30]~58_combout\ : std_logic;
SIGNAL \inst|nios2|A_wr_data_unfiltered[30]~59_combout\ : std_logic;
SIGNAL \inst|nios2|D_src1_reg[30]~36_combout\ : std_logic;
SIGNAL \inst|nios2|D_src1_reg[30]~37_combout\ : std_logic;
SIGNAL \inst|nios2|D_src1_reg[30]~38_combout\ : std_logic;
SIGNAL \inst|nios2|Add17|auto_generated|result_int[30]~61\ : std_logic;
SIGNAL \inst|nios2|Add17|auto_generated|result_int[31]~62_combout\ : std_logic;
SIGNAL \inst|nios2|D_src2_reg[30]~46_combout\ : std_logic;
SIGNAL \inst|nios2|D_src2_reg[30]~47_combout\ : std_logic;
SIGNAL \inst|nios2|D_src2_reg[30]~48_combout\ : std_logic;
SIGNAL \inst|nios2|D_src2_reg[30]~49_combout\ : std_logic;
SIGNAL \inst|nios2|dc_data_wr_port_data[30]~34_combout\ : std_logic;
SIGNAL \inst|nios2|dc_data_wr_port_data[30]~35_combout\ : std_logic;
SIGNAL \inst|nios2|M_inst_result[27]~0_combout\ : std_logic;
SIGNAL \inst|nios2|M_inst_result[11]~1_combout\ : std_logic;
SIGNAL \inst|nios2|A_data_ram_ld16_data[11]~0_combout\ : std_logic;
SIGNAL \inst|nios2|A_wr_data_unfiltered[11]~114_combout\ : std_logic;
SIGNAL \inst|nios2|A_wr_data_unfiltered[11]~115_combout\ : std_logic;
SIGNAL \inst|nios2|the_kernel_nios2_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_out3~DATAOUT8\ : std_logic;
SIGNAL \inst|nios2|A_mul_partial_prod[8]~feeder_combout\ : std_logic;
SIGNAL \inst|nios2|the_kernel_nios2_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_out3~DATAOUT7\ : std_logic;
SIGNAL \inst|nios2|the_kernel_nios2_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_out3~DATAOUT5\ : std_logic;
SIGNAL \inst|nios2|A_mul_partial_prod[5]~feeder_combout\ : std_logic;
SIGNAL \inst|nios2|the_kernel_nios2_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_out3~DATAOUT4\ : std_logic;
SIGNAL \inst|nios2|A_mul_partial_prod[4]~feeder_combout\ : std_logic;
SIGNAL \inst|nios2|the_kernel_nios2_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_out3~DATAOUT2\ : std_logic;
SIGNAL \inst|nios2|A_mul_partial_prod[2]~feeder_combout\ : std_logic;
SIGNAL \inst|nios2|the_kernel_nios2_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_out3~dataout\ : std_logic;
SIGNAL \inst|nios2|A_mul_result[0]~33\ : std_logic;
SIGNAL \inst|nios2|A_mul_result[1]~34_combout\ : std_logic;
SIGNAL \inst|nios2|the_kernel_nios2_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_out3~DATAOUT1\ : std_logic;
SIGNAL \inst|nios2|A_mul_result[1]~35\ : std_logic;
SIGNAL \inst|nios2|A_mul_result[2]~37\ : std_logic;
SIGNAL \inst|nios2|A_mul_result[3]~39\ : std_logic;
SIGNAL \inst|nios2|A_mul_result[4]~41\ : std_logic;
SIGNAL \inst|nios2|A_mul_result[5]~43\ : std_logic;
SIGNAL \inst|nios2|A_mul_result[6]~44_combout\ : std_logic;
SIGNAL \inst|nios2|the_kernel_nios2_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_out3~DATAOUT6\ : std_logic;
SIGNAL \inst|nios2|A_mul_result[6]~45\ : std_logic;
SIGNAL \inst|nios2|A_mul_result[7]~47\ : std_logic;
SIGNAL \inst|nios2|A_mul_result[8]~49\ : std_logic;
SIGNAL \inst|nios2|A_mul_result[9]~50_combout\ : std_logic;
SIGNAL \inst|nios2|the_kernel_nios2_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_out3~DATAOUT9\ : std_logic;
SIGNAL \inst|nios2|A_mul_partial_prod[9]~feeder_combout\ : std_logic;
SIGNAL \inst|nios2|A_mul_result[9]~51\ : std_logic;
SIGNAL \inst|nios2|A_mul_result[10]~52_combout\ : std_logic;
SIGNAL \inst|nios2|the_kernel_nios2_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_out3~DATAOUT10\ : std_logic;
SIGNAL \inst|nios2|A_mul_partial_prod[10]~feeder_combout\ : std_logic;
SIGNAL \inst|nios2|A_mul_result[10]~53\ : std_logic;
SIGNAL \inst|nios2|A_mul_result[11]~54_combout\ : std_logic;
SIGNAL \inst|nios2|A_wr_data_unfiltered[11]~116_combout\ : std_logic;
SIGNAL \inst|nios2|D_src2_reg[29]~50_combout\ : std_logic;
SIGNAL \inst|nios2|D_src2_reg[29]~51_combout\ : std_logic;
SIGNAL \inst|nios2|D_src2_reg[29]~52_combout\ : std_logic;
SIGNAL \inst|nios2|D_src2_reg[29]~53_combout\ : std_logic;
SIGNAL \inst|nios2|D_src2[29]~26_combout\ : std_logic;
SIGNAL \inst|nios2|M_src2[29]~feeder_combout\ : std_logic;
SIGNAL \inst|nios2|A_mul_src2_nxt[29]~29_combout\ : std_logic;
SIGNAL \inst|nios2|A_mul_src2_nxt[13]~13_combout\ : std_logic;
SIGNAL \inst|nios2|the_kernel_nios2_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_mult2~DATAOUT5\ : std_logic;
SIGNAL \inst|nios2|the_kernel_nios2_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_out3~DATAOUT22\ : std_logic;
SIGNAL \inst|nios2|A_mul_partial_prod[22]~28_combout\ : std_logic;
SIGNAL \inst|nios2|A_mul_result[22]~77\ : std_logic;
SIGNAL \inst|nios2|A_mul_result[23]~78_combout\ : std_logic;
SIGNAL \inst|nios2|A_slow_ld_byte2_data_aligned_nxt[7]~0_combout\ : std_logic;
SIGNAL \inst|nios2|E_mem_byte_en[2]~4_combout\ : std_logic;
SIGNAL \inst|nios2|dc_data_wr_port_byte_en[2]~7_combout\ : std_logic;
SIGNAL \inst|nios2|M_inst_result[23]~10_combout\ : std_logic;
SIGNAL \inst|nios2|A_wr_data_unfiltered[23]~78_combout\ : std_logic;
SIGNAL \inst|nios2|A_wr_data_unfiltered[23]~79_combout\ : std_logic;
SIGNAL \inst|nios2|A_wr_data_unfiltered[23]~80_combout\ : std_logic;
SIGNAL \inst|nios2|D_src2_reg[23]~68_combout\ : std_logic;
SIGNAL \inst|nios2|D_src2_reg[23]~69_combout\ : std_logic;
SIGNAL \inst|nios2|D_src2_reg[23]~95_combout\ : std_logic;
SIGNAL \inst|nios2|E_st_data[23]~1_combout\ : std_logic;
SIGNAL \inst|nios2|dc_data_wr_port_data[23]~16_combout\ : std_logic;
SIGNAL \inst|nios2|dc_data_wr_port_data[23]~17_combout\ : std_logic;
SIGNAL \inst|nios2|M_inst_result[20]~24_combout\ : std_logic;
SIGNAL \inst|nios2|A_wr_data_unfiltered[20]~87_combout\ : std_logic;
SIGNAL \inst|nios2|A_wr_data_unfiltered[20]~88_combout\ : std_logic;
SIGNAL \inst|nios2|A_wr_data_unfiltered[20]~89_combout\ : std_logic;
SIGNAL \inst|nios2|D_src2_reg[20]~74_combout\ : std_logic;
SIGNAL \inst|nios2|D_src2_reg[20]~75_combout\ : std_logic;
SIGNAL \inst|nios2|D_src2[20]~59_combout\ : std_logic;
SIGNAL \inst|nios2|D_src2[20]~43_combout\ : std_logic;
SIGNAL \inst|nios2|D_src2[20]~44_combout\ : std_logic;
SIGNAL \inst|nios2|M_src2[20]~feeder_combout\ : std_logic;
SIGNAL \inst|nios2|A_mul_src2_nxt[20]~20_combout\ : std_logic;
SIGNAL \inst|nios2|A_mul_src2_nxt[4]~4_combout\ : std_logic;
SIGNAL \inst|nios2|the_kernel_nios2_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_mult2~DATAOUT4\ : std_logic;
SIGNAL \inst|nios2|the_kernel_nios2_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_out3~DATAOUT19\ : std_logic;
SIGNAL \inst|nios2|A_mul_partial_prod[19]~22_combout\ : std_logic;
SIGNAL \inst|nios2|A_mul_result[19]~70_combout\ : std_logic;
SIGNAL \inst|nios2|A_wr_data_unfiltered[19]~92_combout\ : std_logic;
SIGNAL \inst|nios2|D_src2_reg[19]~77_combout\ : std_logic;
SIGNAL \inst|nios2|D_src2_reg[19]~94_combout\ : std_logic;
SIGNAL \inst|nios2|E_st_data[19]~0_combout\ : std_logic;
SIGNAL \inst|nios2|dc_data_wr_port_data[19]~12_combout\ : std_logic;
SIGNAL \inst|nios2|dc_data_wr_port_data[19]~13_combout\ : std_logic;
SIGNAL \inst|nios2|A_dc_rd_data[12]~feeder_combout\ : std_logic;
SIGNAL \inst|nios2|A_dc_xfer_wr_data_nxt[12]~7_combout\ : std_logic;
SIGNAL \inst|nios2|A_dc_rd_data[13]~feeder_combout\ : std_logic;
SIGNAL \inst|nios2|A_dc_xfer_wr_data_nxt[13]~6_combout\ : std_logic;
SIGNAL \inst|nios2|A_dc_rd_data[14]~feeder_combout\ : std_logic;
SIGNAL \inst|nios2|A_dc_xfer_wr_data_nxt[14]~5_combout\ : std_logic;
SIGNAL \inst|nios2|A_dc_rd_data[15]~feeder_combout\ : std_logic;
SIGNAL \inst|nios2|A_dc_xfer_wr_data_nxt[15]~4_combout\ : std_logic;
SIGNAL \inst|nios2|A_dc_rd_data[16]~feeder_combout\ : std_logic;
SIGNAL \inst|nios2|A_dc_xfer_wr_data_nxt[16]~31_combout\ : std_logic;
SIGNAL \inst|nios2|A_dc_rd_data[17]~feeder_combout\ : std_logic;
SIGNAL \inst|nios2|A_dc_xfer_wr_data_nxt[17]~30_combout\ : std_logic;
SIGNAL \inst|nios2|A_dc_rd_data[18]~feeder_combout\ : std_logic;
SIGNAL \inst|nios2|A_dc_xfer_wr_data_nxt[18]~29_combout\ : std_logic;
SIGNAL \inst|nios2|A_dc_xfer_wr_data_nxt[19]~28_combout\ : std_logic;
SIGNAL \inst|nios2|A_dc_rd_data[20]~feeder_combout\ : std_logic;
SIGNAL \inst|nios2|A_dc_xfer_wr_data_nxt[20]~27_combout\ : std_logic;
SIGNAL \inst|nios2|A_dc_rd_data[21]~feeder_combout\ : std_logic;
SIGNAL \inst|nios2|A_dc_xfer_wr_data_nxt[21]~26_combout\ : std_logic;
SIGNAL \inst|nios2|A_dc_rd_data[22]~feeder_combout\ : std_logic;
SIGNAL \inst|nios2|A_dc_xfer_wr_data_nxt[22]~25_combout\ : std_logic;
SIGNAL \inst|nios2|A_dc_xfer_wr_data_nxt[23]~24_combout\ : std_logic;
SIGNAL \inst|nios2|A_dc_rd_data[24]~feeder_combout\ : std_logic;
SIGNAL \inst|nios2|A_dc_xfer_wr_data_nxt[24]~23_combout\ : std_logic;
SIGNAL \inst|nios2|A_dc_rd_data[25]~feeder_combout\ : std_logic;
SIGNAL \inst|nios2|A_dc_xfer_wr_data_nxt[25]~22_combout\ : std_logic;
SIGNAL \inst|nios2|A_dc_rd_data[26]~feeder_combout\ : std_logic;
SIGNAL \inst|nios2|A_dc_xfer_wr_data_nxt[26]~21_combout\ : std_logic;
SIGNAL \inst|nios2|A_dc_xfer_wr_data_nxt[27]~20_combout\ : std_logic;
SIGNAL \inst|nios2|A_dc_rd_data[28]~feeder_combout\ : std_logic;
SIGNAL \inst|nios2|A_dc_xfer_wr_data_nxt[28]~19_combout\ : std_logic;
SIGNAL \inst|nios2|A_dc_rd_data[29]~feeder_combout\ : std_logic;
SIGNAL \inst|nios2|A_dc_xfer_wr_data_nxt[29]~18_combout\ : std_logic;
SIGNAL \inst|nios2|A_dc_rd_data[30]~feeder_combout\ : std_logic;
SIGNAL \inst|nios2|A_dc_xfer_wr_data_nxt[30]~17_combout\ : std_logic;
SIGNAL \inst|nios2|A_dc_rd_data[31]~feeder_combout\ : std_logic;
SIGNAL \inst|nios2|A_dc_xfer_wr_data_nxt[31]~16_combout\ : std_logic;
SIGNAL \inst|nios2|A_dc_wr_data_cnt_nxt[0]~3_combout\ : std_logic;
SIGNAL \inst|nios2|A_dc_wr_data_cnt[0]~0_combout\ : std_logic;
SIGNAL \inst|nios2|A_dc_wr_data_cnt_nxt[1]~2_combout\ : std_logic;
SIGNAL \inst|nios2|Add13~0_combout\ : std_logic;
SIGNAL \inst|nios2|A_dc_wr_data_cnt_nxt[3]~0_combout\ : std_logic;
SIGNAL \inst|nios2|A_dc_wb_wr_active_nxt~0_combout\ : std_logic;
SIGNAL \inst|nios2|A_dc_wb_wr_active~q\ : std_logic;
SIGNAL \inst|nios2|A_dc_wb_update_av_writedata~0_combout\ : std_logic;
SIGNAL \inst|nios2|A_dc_wb_update_av_writedata~combout\ : std_logic;
SIGNAL \inst|nios2|d_writedata[25]~34_combout\ : std_logic;
SIGNAL \inst|cmd_xbar_mux|src_payload~16_combout\ : std_logic;
SIGNAL \inst|nios2|d_writedata[26]~21_combout\ : std_logic;
SIGNAL \inst|cmd_xbar_mux|src_payload~10_combout\ : std_logic;
SIGNAL \inst|nios2|d_writedata[27]~20_combout\ : std_logic;
SIGNAL \inst|cmd_xbar_mux|src_payload~8_combout\ : std_logic;
SIGNAL \inst|nios2|d_writedata[28]~19_combout\ : std_logic;
SIGNAL \inst|cmd_xbar_mux|src_payload~28_combout\ : std_logic;
SIGNAL \inst|nios2|d_writedata[29]~18_combout\ : std_logic;
SIGNAL \inst|cmd_xbar_mux|src_payload~24_combout\ : std_logic;
SIGNAL \inst|nios2|d_writedata[30]~17_combout\ : std_logic;
SIGNAL \inst|cmd_xbar_mux|src_payload~21_combout\ : std_logic;
SIGNAL \inst|nios2|d_writedata[31]~16_combout\ : std_logic;
SIGNAL \inst|cmd_xbar_mux|src_payload~14_combout\ : std_logic;
SIGNAL \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_ocimem|MonDReg[9]~11_combout\ : std_logic;
SIGNAL \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_sysclk|jdo[18]~feeder_combout\ : std_logic;
SIGNAL \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_oci_break|break_readreg~15_combout\ : std_logic;
SIGNAL \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_tck|sr~51_combout\ : std_logic;
SIGNAL \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_tck|sr~52_combout\ : std_logic;
SIGNAL \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_tck|sr[32]~21_combout\ : std_logic;
SIGNAL \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_tck|sr~54_combout\ : std_logic;
SIGNAL \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_tck|sr~46_combout\ : std_logic;
SIGNAL \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_tck|sr~68_combout\ : std_logic;
SIGNAL \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_tck|sr[32]~83_combout\ : std_logic;
SIGNAL \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_tck|DRsize.010~q\ : std_logic;
SIGNAL \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_tck|sr[15]~9_combout\ : std_logic;
SIGNAL \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_sysclk|jdo[14]~feeder_combout\ : std_logic;
SIGNAL \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_oci_break|break_readreg~31_combout\ : std_logic;
SIGNAL \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_sysclk|jdo[17]~feeder_combout\ : std_logic;
SIGNAL \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_ocimem|MonDReg~32_combout\ : std_logic;
SIGNAL \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_tck|sr~81_combout\ : std_logic;
SIGNAL \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_tck|sr~82_combout\ : std_logic;
SIGNAL \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_tck|sr~72_combout\ : std_logic;
SIGNAL \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_tck|sr~74_combout\ : std_logic;
SIGNAL \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_tck|sr~78_combout\ : std_logic;
SIGNAL \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_ocimem|MonDReg[11]~9_combout\ : std_logic;
SIGNAL \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_ocimem|MonDReg[12]~12_combout\ : std_logic;
SIGNAL \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_sysclk|jdo[15]~feeder_combout\ : std_logic;
SIGNAL \inst|nios2|d_byteenable_nxt[3]~4_combout\ : std_logic;
SIGNAL \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_ocimem|Equal0~1_combout\ : std_logic;
SIGNAL \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_ocimem|MonDReg[29]~8_combout\ : std_logic;
SIGNAL \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_ocimem|MonDReg~25_combout\ : std_logic;
SIGNAL \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_ocimem|MonDReg~20_combout\ : std_logic;
SIGNAL \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_ocimem|MonDReg~19_combout\ : std_logic;
SIGNAL \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_ocimem|MonDReg[25]~5_combout\ : std_logic;
SIGNAL \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_sysclk|jdo[28]~feeder_combout\ : std_logic;
SIGNAL \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_ocimem|MonDReg[25]~18_combout\ : std_logic;
SIGNAL \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_sysclk|jdo[27]~feeder_combout\ : std_logic;
SIGNAL \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_ocimem|MonDReg~22_combout\ : std_logic;
SIGNAL \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_ocimem|MonDReg~29_combout\ : std_logic;
SIGNAL \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_sysclk|jdo[16]~feeder_combout\ : std_logic;
SIGNAL \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_ocimem|MonDReg~33_combout\ : std_logic;
SIGNAL \inst|nios2|the_kernel_nios2_nios2_oci|readdata[26]~4_combout\ : std_logic;
SIGNAL \inst|rsp_xbar_mux_001|src_payload~10_combout\ : std_logic;
SIGNAL \inst|nios2|A_slow_inst_result[10]~10_combout\ : std_logic;
SIGNAL \inst|nios2|M_inst_result[26]~4_combout\ : std_logic;
SIGNAL \inst|nios2|M_inst_result[10]~5_combout\ : std_logic;
SIGNAL \inst|nios2|A_data_ram_ld16_data[10]~1_combout\ : std_logic;
SIGNAL \inst|nios2|A_wr_data_unfiltered[10]~23_combout\ : std_logic;
SIGNAL \inst|nios2|E_rot_mask[2]~1_combout\ : std_logic;
SIGNAL \inst|nios2|A_shift_rot_result~2_combout\ : std_logic;
SIGNAL \inst|nios2|A_shift_rot_result~3_combout\ : std_logic;
SIGNAL \inst|nios2|A_wr_data_unfiltered[10]~24_combout\ : std_logic;
SIGNAL \inst|nios2|A_wr_data_unfiltered[10]~25_combout\ : std_logic;
SIGNAL \inst|nios2|D_src1_reg[18]~72_combout\ : std_logic;
SIGNAL \inst|nios2|D_src1_reg[18]~73_combout\ : std_logic;
SIGNAL \inst|nios2|D_src1_reg[18]~74_combout\ : std_logic;
SIGNAL \inst|nios2|A_mul_src1[2]~_Duplicate_1_q\ : std_logic;
SIGNAL \inst|nios2|A_mul_src1_nxt[18]~18_combout\ : std_logic;
SIGNAL \inst|nios2|the_kernel_nios2_mult_cell|the_altmult_add_part_2|auto_generated|ded_mult1|mac_mult2~DATAOUT1\ : std_logic;
SIGNAL \inst|nios2|the_kernel_nios2_mult_cell|the_altmult_add_part_2|auto_generated|ded_mult1|mac_out3~DATAOUT2\ : std_logic;
SIGNAL \inst|nios2|A_mul_partial_prod[18]~20_combout\ : std_logic;
SIGNAL \inst|nios2|A_mul_result[18]~68_combout\ : std_logic;
SIGNAL \inst|nios2|Mn_rot_step2[2]~6_combout\ : std_logic;
SIGNAL \inst|nios2|Mn_rot_step2[26]~21_combout\ : std_logic;
SIGNAL \inst|nios2|A_rot~24_combout\ : std_logic;
SIGNAL \inst|nios2|A_shift_rot_result~48_combout\ : std_logic;
SIGNAL \inst|nios2|A_shift_rot_result~49_combout\ : std_logic;
SIGNAL \inst|nios2|M_inst_result[18]~26_combout\ : std_logic;
SIGNAL \inst|nios2|A_slow_ld_byte2_data_aligned_nxt[2]~5_combout\ : std_logic;
SIGNAL \inst|nios2|A_wr_data_unfiltered[18]~93_combout\ : std_logic;
SIGNAL \inst|nios2|A_wr_data_unfiltered[18]~94_combout\ : std_logic;
SIGNAL \inst|nios2|A_wr_data_unfiltered[18]~95_combout\ : std_logic;
SIGNAL \inst|nios2|D_src2_reg[18]~78_combout\ : std_logic;
SIGNAL \inst|nios2|D_src2_reg[18]~79_combout\ : std_logic;
SIGNAL \inst|nios2|D_src2[18]~61_combout\ : std_logic;
SIGNAL \inst|nios2|D_src2[18]~48_combout\ : std_logic;
SIGNAL \inst|nios2|Add17|auto_generated|_~24_combout\ : std_logic;
SIGNAL \inst|nios2|Add17|auto_generated|result_int[19]~39\ : std_logic;
SIGNAL \inst|nios2|Add17|auto_generated|result_int[20]~41\ : std_logic;
SIGNAL \inst|nios2|Add17|auto_generated|result_int[21]~42_combout\ : std_logic;
SIGNAL \inst|nios2|D_src1_reg[20]~67_combout\ : std_logic;
SIGNAL \inst|nios2|D_src1_reg[20]~68_combout\ : std_logic;
SIGNAL \inst|nios2|Add17|auto_generated|result_int[21]~43\ : std_logic;
SIGNAL \inst|nios2|Add17|auto_generated|result_int[22]~45\ : std_logic;
SIGNAL \inst|nios2|Add17|auto_generated|result_int[23]~46_combout\ : std_logic;
SIGNAL \inst|nios2|E_logic_result[22]~4_combout\ : std_logic;
SIGNAL \inst|nios2|E_alu_result[22]~5_combout\ : std_logic;
SIGNAL \inst|nios2|D_src1_reg[22]~60_combout\ : std_logic;
SIGNAL \inst|nios2|D_src1_reg[22]~61_combout\ : std_logic;
SIGNAL \inst|nios2|D_src1_reg[22]~62_combout\ : std_logic;
SIGNAL \inst|nios2|Add17|auto_generated|result_int[23]~47\ : std_logic;
SIGNAL \inst|nios2|Add17|auto_generated|result_int[24]~49\ : std_logic;
SIGNAL \inst|nios2|Add17|auto_generated|result_int[25]~50_combout\ : std_logic;
SIGNAL \inst|nios2|D_src1_reg[24]~56_combout\ : std_logic;
SIGNAL \inst|nios2|M_rot_step1[25]~18_combout\ : std_logic;
SIGNAL \inst|nios2|Add8~7_combout\ : std_logic;
SIGNAL \inst|nios2|Mn_rot_step2[25]~19_combout\ : std_logic;
SIGNAL \inst|nios2|Mn_rot_step2[17]~5_combout\ : std_logic;
SIGNAL \inst|nios2|A_rot~2_combout\ : std_logic;
SIGNAL \inst|nios2|A_shift_rot_result~4_combout\ : std_logic;
SIGNAL \inst|nios2|A_shift_rot_result~5_combout\ : std_logic;
SIGNAL \inst|nios2|A_wr_data_unfiltered[9]~27_combout\ : std_logic;
SIGNAL \inst|nios2|A_wr_data_unfiltered[9]~28_combout\ : std_logic;
SIGNAL \inst|nios2|D_src2_reg[17]~80_combout\ : std_logic;
SIGNAL \inst|nios2|D_src2_reg[17]~81_combout\ : std_logic;
SIGNAL \inst|nios2|D_src2_reg[17]~103_combout\ : std_logic;
SIGNAL \inst|nios2|E_st_data[17]~6_combout\ : std_logic;
SIGNAL \inst|nios2|dc_data_wr_port_data[17]~60_combout\ : std_logic;
SIGNAL \inst|nios2|dc_data_wr_port_data[17]~61_combout\ : std_logic;
SIGNAL \inst|nios2|A_dc_rd_data[11]~feeder_combout\ : std_logic;
SIGNAL \inst|nios2|A_dc_xfer_wr_data_nxt[11]~8_combout\ : std_logic;
SIGNAL \inst|cmd_xbar_mux|src_payload~31_combout\ : std_logic;
SIGNAL \inst|nios2|d_writedata[17]~30_combout\ : std_logic;
SIGNAL \inst|cmd_xbar_mux|src_payload~30_combout\ : std_logic;
SIGNAL \inst|nios2|E_st_data[18]~5_combout\ : std_logic;
SIGNAL \inst|nios2|d_writedata[18]~29_combout\ : std_logic;
SIGNAL \inst|cmd_xbar_mux|src_payload~29_combout\ : std_logic;
SIGNAL \inst|nios2|d_writedata[19]~28_combout\ : std_logic;
SIGNAL \inst|cmd_xbar_mux|src_payload~6_combout\ : std_logic;
SIGNAL \inst|nios2|D_src2_reg[20]~101_combout\ : std_logic;
SIGNAL \inst|nios2|E_st_data[20]~4_combout\ : std_logic;
SIGNAL \inst|nios2|d_writedata[20]~27_combout\ : std_logic;
SIGNAL \inst|cmd_xbar_mux|src_payload~26_combout\ : std_logic;
SIGNAL \inst|nios2|d_writedata[21]~26_combout\ : std_logic;
SIGNAL \inst|cmd_xbar_mux|src_payload~4_combout\ : std_logic;
SIGNAL \inst|nios2|d_writedata[22]~25_combout\ : std_logic;
SIGNAL \inst|cmd_xbar_mux|src_payload~5_combout\ : std_logic;
SIGNAL \inst|nios2|d_writedata[23]~24_combout\ : std_logic;
SIGNAL \inst|cmd_xbar_mux|src_payload~12_combout\ : std_logic;
SIGNAL \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_ocimem|MonDReg[4]~4_combout\ : std_logic;
SIGNAL \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_sysclk|jdo[7]~feeder_combout\ : std_logic;
SIGNAL \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_ocimem|Equal0~3_combout\ : std_logic;
SIGNAL \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_ocimem|MonDReg[5]~7_combout\ : std_logic;
SIGNAL \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_tck|sr~34_combout\ : std_logic;
SIGNAL \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_tck|sr~36_combout\ : std_logic;
SIGNAL \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_ocimem|MonDReg~24_combout\ : std_logic;
SIGNAL \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_ocimem|Equal0~2_combout\ : std_logic;
SIGNAL \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_ocimem|MonDReg[18]~6_combout\ : std_logic;
SIGNAL \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_sysclk|jdo[24]~feeder_combout\ : std_logic;
SIGNAL \inst|nios2|d_byteenable_nxt[2]~3_combout\ : std_logic;
SIGNAL \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_ocimem|MonDReg~15_combout\ : std_logic;
SIGNAL \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_ocimem|MonDReg~14_combout\ : std_logic;
SIGNAL \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_ocimem|MonDReg~16_combout\ : std_logic;
SIGNAL \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_ocimem|MonDReg~17_combout\ : std_logic;
SIGNAL \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_ocimem|MonDReg~21_combout\ : std_logic;
SIGNAL \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_ocimem|MonDReg~30_combout\ : std_logic;
SIGNAL \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_sysclk|jdo[9]~feeder_combout\ : std_logic;
SIGNAL \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_ocimem|MonDReg~31_combout\ : std_logic;
SIGNAL \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_ocimem|MonDReg[2]~2_combout\ : std_logic;
SIGNAL \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_sysclk|jdo[4]~feeder_combout\ : std_logic;
SIGNAL \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_oci_break|break_readreg~8_combout\ : std_logic;
SIGNAL \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_tck|sr~37_combout\ : std_logic;
SIGNAL \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_tck|sr~38_combout\ : std_logic;
SIGNAL \inst|nios2|the_kernel_nios2_nios2_oci|readdata[16]~27_combout\ : std_logic;
SIGNAL \inst|rsp_xbar_mux_001|src_payload~59_combout\ : std_logic;
SIGNAL \inst|rsp_xbar_mux_001|src_payload~61_combout\ : std_logic;
SIGNAL \inst|nios2|dc_data_wr_port_data[16]~62_combout\ : std_logic;
SIGNAL \inst|nios2|dc_data_wr_port_data[16]~63_combout\ : std_logic;
SIGNAL \inst|nios2|Equal187~0_combout\ : std_logic;
SIGNAL \inst|nios2|M_data_ram_ld_align_sign_bit_16_hi~0_combout\ : std_logic;
SIGNAL \inst|nios2|M_data_ram_ld_align_sign_bit_16_hi~q\ : std_logic;
SIGNAL \inst|nios2|M_data_ram_ld_align_sign_bit~1_combout\ : std_logic;
SIGNAL \inst|nios2|A_data_ram_ld_align_sign_bit~q\ : std_logic;
SIGNAL \inst|nios2|A_data_ram_ld_align_fill_bit~combout\ : std_logic;
SIGNAL \inst|nios2|A_wr_data_unfiltered[15]~103_combout\ : std_logic;
SIGNAL \inst|nios2|A_wr_data_unfiltered[15]~104_combout\ : std_logic;
SIGNAL \inst|nios2|D_src2_reg[15]~85_combout\ : std_logic;
SIGNAL \inst|nios2|E_src2[15]~15_combout\ : std_logic;
SIGNAL \inst|nios2|E_src2_reg[15]~feeder_combout\ : std_logic;
SIGNAL \inst|nios2|M_st_data[31]~7_combout\ : std_logic;
SIGNAL \inst|nios2|d_writedata[15]~4_combout\ : std_logic;
SIGNAL \inst|cmd_xbar_mux|src_payload~11_combout\ : std_logic;
SIGNAL \inst|nios2|the_kernel_nios2_nios2_oci|readdata[14]~15_combout\ : std_logic;
SIGNAL \inst|jtag_uart|woverflow~0_combout\ : std_logic;
SIGNAL \inst|jtag_uart|woverflow~q\ : std_logic;
SIGNAL \inst|rsp_xbar_mux_001|src_payload~31_combout\ : std_logic;
SIGNAL \inst|rsp_xbar_mux_001|src_payload~32_combout\ : std_logic;
SIGNAL \inst|nios2|dc_data_wr_port_data[14]~36_combout\ : std_logic;
SIGNAL \inst|nios2|dc_data_wr_port_data[14]~37_combout\ : std_logic;
SIGNAL \inst|nios2|A_dc_rd_data[10]~feeder_combout\ : std_logic;
SIGNAL \inst|nios2|A_dc_xfer_wr_data_nxt[10]~9_combout\ : std_logic;
SIGNAL \inst|cmd_xbar_mux|src_payload~20_combout\ : std_logic;
SIGNAL \inst|nios2|the_kernel_nios2_nios2_oci|readdata[11]~1_combout\ : std_logic;
SIGNAL \inst|rsp_xbar_mux_001|src_payload~5_combout\ : std_logic;
SIGNAL \inst|nios2|dc_data_wr_port_data[11]~11_combout\ : std_logic;
SIGNAL \inst|nios2|A_dc_rd_data[9]~feeder_combout\ : std_logic;
SIGNAL \inst|nios2|A_dc_xfer_wr_data_nxt[9]~10_combout\ : std_logic;
SIGNAL \inst|cmd_xbar_mux|src_payload~23_combout\ : std_logic;
SIGNAL \inst|nios2|the_kernel_nios2_nios2_oci|readdata[10]~3_combout\ : std_logic;
SIGNAL \inst|rsp_xbar_mux_001|src_payload~8_combout\ : std_logic;
SIGNAL \inst|rsp_xbar_mux_001|src_payload~9_combout\ : std_logic;
SIGNAL \inst|nios2|dc_data_wr_port_data[10]~24_combout\ : std_logic;
SIGNAL \inst|nios2|dc_data_wr_port_data[10]~25_combout\ : std_logic;
SIGNAL \inst|nios2|A_dc_xfer_wr_data_nxt[8]~11_combout\ : std_logic;
SIGNAL \inst|cmd_xbar_mux|src_payload~27_combout\ : std_logic;
SIGNAL \inst|nios2|the_kernel_nios2_nios2_oci|readdata[12]~23_combout\ : std_logic;
SIGNAL \inst|rsp_xbar_mux_001|src_payload~50_combout\ : std_logic;
SIGNAL \inst|width_adapter_001|data_reg~12_combout\ : std_logic;
SIGNAL \inst|rsp_xbar_mux_001|src_payload~51_combout\ : std_logic;
SIGNAL \inst|nios2|A_slow_inst_result[12]~12_combout\ : std_logic;
SIGNAL \inst|nios2|E_logic_result[12]~14_combout\ : std_logic;
SIGNAL \inst|nios2|E_alu_result[12]~15_combout\ : std_logic;
SIGNAL \inst|nios2|M_inst_result[12]~23_combout\ : std_logic;
SIGNAL \inst|nios2|M_inst_result[28]~22_combout\ : std_logic;
SIGNAL \inst|nios2|A_data_ram_ld16_data[12]~7_combout\ : std_logic;
SIGNAL \inst|nios2|A_wr_data_unfiltered[12]~111_combout\ : std_logic;
SIGNAL \inst|nios2|E_rot_mask[4]~7_combout\ : std_logic;
SIGNAL \inst|nios2|A_shift_rot_result~60_combout\ : std_logic;
SIGNAL \inst|nios2|A_shift_rot_result~61_combout\ : std_logic;
SIGNAL \inst|nios2|A_wr_data_unfiltered[12]~112_combout\ : std_logic;
SIGNAL \inst|nios2|A_wr_data_unfiltered[12]~113_combout\ : std_logic;
SIGNAL \inst|nios2|D_src2_reg[12]~90_combout\ : std_logic;
SIGNAL \inst|nios2|D_src2_reg[12]~91_combout\ : std_logic;
SIGNAL \inst|nios2|E_src2[12]~12_combout\ : std_logic;
SIGNAL \inst|nios2|E_src2_reg[12]~feeder_combout\ : std_logic;
SIGNAL \inst|nios2|M_st_data[28]~4_combout\ : std_logic;
SIGNAL \inst|nios2|dc_data_wr_port_data[28]~50_combout\ : std_logic;
SIGNAL \inst|nios2|dc_data_wr_port_data[28]~51_combout\ : std_logic;
SIGNAL \inst|nios2|A_dc_rd_data[7]~feeder_combout\ : std_logic;
SIGNAL \inst|nios2|A_dc_xfer_wr_data_nxt[7]~12_combout\ : std_logic;
SIGNAL \inst|cmd_xbar_mux|src_payload~7_combout\ : std_logic;
SIGNAL \inst|nios2|the_kernel_nios2_nios2_oci|readdata[15]~5_combout\ : std_logic;
SIGNAL \inst|rsp_xbar_mux_001|src_payload~11_combout\ : std_logic;
SIGNAL \sdram_dq[15]~input_o\ : std_logic;
SIGNAL \inst|width_adapter_001|data_reg~3_combout\ : std_logic;
SIGNAL \inst|rsp_xbar_mux_001|src_payload~13_combout\ : std_logic;
SIGNAL \inst|nios2|A_slow_ld_data_sign_bit~1_combout\ : std_logic;
SIGNAL \inst|nios2|M_ctrl_ld16~q\ : std_logic;
SIGNAL \inst|nios2|A_ctrl_ld16~q\ : std_logic;
SIGNAL \inst|nios2|A_slow_ld_data_sign_bit~0_combout\ : std_logic;
SIGNAL \inst|nios2|A_slow_ld_data_sign_bit~2_combout\ : std_logic;
SIGNAL \inst|nios2|A_slow_ld_data_fill_bit~combout\ : std_logic;
SIGNAL \inst|nios2|M_inst_result[8]~9_combout\ : std_logic;
SIGNAL \inst|nios2|A_data_ram_ld16_data[8]~3_combout\ : std_logic;
SIGNAL \inst|nios2|A_wr_data_unfiltered[8]~29_combout\ : std_logic;
SIGNAL \inst|nios2|Mn_rot_step2[8]~16_combout\ : std_logic;
SIGNAL \inst|nios2|Mn_rot_step2[24]~17_combout\ : std_logic;
SIGNAL \inst|nios2|Mn_rot_step2[16]~3_combout\ : std_logic;
SIGNAL \inst|nios2|A_rot~3_combout\ : std_logic;
SIGNAL \inst|nios2|E_rot_mask[0]~3_combout\ : std_logic;
SIGNAL \inst|nios2|A_shift_rot_result~6_combout\ : std_logic;
SIGNAL \inst|nios2|A_shift_rot_result~7_combout\ : std_logic;
SIGNAL \inst|nios2|A_wr_data_unfiltered[8]~30_combout\ : std_logic;
SIGNAL \inst|nios2|A_mul_result[8]~48_combout\ : std_logic;
SIGNAL \inst|nios2|A_wr_data_unfiltered[8]~31_combout\ : std_logic;
SIGNAL \inst|nios2|D_src2_reg[13]~88_combout\ : std_logic;
SIGNAL \inst|nios2|D_src2_reg[13]~89_combout\ : std_logic;
SIGNAL \inst|nios2|E_src2[13]~13_combout\ : std_logic;
SIGNAL \inst|nios2|D_src2_imm[13]~14_combout\ : std_logic;
SIGNAL \inst|nios2|E_logic_result[13]~13_combout\ : std_logic;
SIGNAL \inst|nios2|E_alu_result[13]~14_combout\ : std_logic;
SIGNAL \inst|nios2|D_src1_reg[13]~88_combout\ : std_logic;
SIGNAL \inst|nios2|D_src1_reg[13]~89_combout\ : std_logic;
SIGNAL \inst|nios2|M_src1[13]~feeder_combout\ : std_logic;
SIGNAL \inst|nios2|A_mul_src1_nxt[13]~13_combout\ : std_logic;
SIGNAL \inst|nios2|the_kernel_nios2_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_mult2~DATAOUT3\ : std_logic;
SIGNAL \inst|nios2|the_kernel_nios2_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_out3~DATAOUT11\ : std_logic;
SIGNAL \inst|nios2|A_mul_partial_prod[11]~feeder_combout\ : std_logic;
SIGNAL \inst|nios2|A_mul_result[11]~55\ : std_logic;
SIGNAL \inst|nios2|A_mul_result[12]~56_combout\ : std_logic;
SIGNAL \inst|nios2|the_kernel_nios2_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_out3~DATAOUT12\ : std_logic;
SIGNAL \inst|nios2|A_mul_partial_prod[12]~feeder_combout\ : std_logic;
SIGNAL \inst|nios2|A_mul_result[12]~57\ : std_logic;
SIGNAL \inst|nios2|A_mul_result[13]~58_combout\ : std_logic;
SIGNAL \inst|nios2|the_kernel_nios2_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_out3~DATAOUT13\ : std_logic;
SIGNAL \inst|nios2|A_mul_result[13]~59\ : std_logic;
SIGNAL \inst|nios2|A_mul_result[14]~60_combout\ : std_logic;
SIGNAL \inst|nios2|the_kernel_nios2_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_out3~DATAOUT14\ : std_logic;
SIGNAL \inst|nios2|A_mul_partial_prod[14]~feeder_combout\ : std_logic;
SIGNAL \inst|nios2|A_mul_result[14]~61\ : std_logic;
SIGNAL \inst|nios2|A_mul_result[15]~62_combout\ : std_logic;
SIGNAL \inst|nios2|the_kernel_nios2_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_out3~DATAOUT15\ : std_logic;
SIGNAL \inst|nios2|A_mul_result[15]~63\ : std_logic;
SIGNAL \inst|nios2|A_mul_result[16]~64_combout\ : std_logic;
SIGNAL \inst|nios2|A_mul_partial_prod[16]~16_combout\ : std_logic;
SIGNAL \inst|nios2|M_inst_result[16]~30_combout\ : std_logic;
SIGNAL \inst|nios2|A_wr_data_unfiltered[16]~99_combout\ : std_logic;
SIGNAL \inst|nios2|A_wr_data_unfiltered[16]~100_combout\ : std_logic;
SIGNAL \inst|nios2|A_wr_data_unfiltered[16]~101_combout\ : std_logic;
SIGNAL \inst|nios2|D_src2_reg[16]~82_combout\ : std_logic;
SIGNAL \inst|nios2|D_src2_reg[16]~83_combout\ : std_logic;
SIGNAL \inst|nios2|D_src2[16]~63_combout\ : std_logic;
SIGNAL \inst|nios2|D_src2[16]~51_combout\ : std_logic;
SIGNAL \inst|nios2|D_src2[16]~52_combout\ : std_logic;
SIGNAL \inst|nios2|E_logic_result[16]~10_combout\ : std_logic;
SIGNAL \inst|nios2|E_alu_result[16]~11_combout\ : std_logic;
SIGNAL \inst|nios2|D_src1_reg[16]~80_combout\ : std_logic;
SIGNAL \inst|nios2|A_mul_src1[0]~_Duplicate_1_q\ : std_logic;
SIGNAL \inst|nios2|A_mul_src1_nxt[16]~16_combout\ : std_logic;
SIGNAL \inst|nios2|the_kernel_nios2_mult_cell|the_altmult_add_part_2|auto_generated|ded_mult1|mac_mult2~dataout\ : std_logic;
SIGNAL \inst|nios2|the_kernel_nios2_mult_cell|the_altmult_add_part_2|auto_generated|ded_mult1|mac_out3~DATAOUT9\ : std_logic;
SIGNAL \inst|nios2|A_mul_partial_prod[25]~34_combout\ : std_logic;
SIGNAL \inst|nios2|A_mul_result[25]~83\ : std_logic;
SIGNAL \inst|nios2|A_mul_result[26]~84_combout\ : std_logic;
SIGNAL \inst|nios2|A_mul_partial_prod[26]~36_combout\ : std_logic;
SIGNAL \inst|nios2|A_wr_data_unfiltered[26]~69_combout\ : std_logic;
SIGNAL \inst|nios2|A_shift_rot_result~32_combout\ : std_logic;
SIGNAL \inst|nios2|A_shift_rot_result~33_combout\ : std_logic;
SIGNAL \inst|nios2|A_wr_data_unfiltered[26]~70_combout\ : std_logic;
SIGNAL \inst|nios2|A_wr_data_unfiltered[26]~71_combout\ : std_logic;
SIGNAL \inst|nios2|D_src2_reg[26]~62_combout\ : std_logic;
SIGNAL \inst|nios2|D_src2_reg[26]~63_combout\ : std_logic;
SIGNAL \inst|nios2|D_src2_reg[26]~96_combout\ : std_logic;
SIGNAL \inst|nios2|dc_data_wr_port_data[26]~22_combout\ : std_logic;
SIGNAL \inst|nios2|dc_data_wr_port_data[26]~23_combout\ : std_logic;
SIGNAL \inst|nios2|M_inst_result[30]~14_combout\ : std_logic;
SIGNAL \inst|nios2|A_data_ram_ld16_data[14]~5_combout\ : std_logic;
SIGNAL \inst|nios2|A_wr_data_unfiltered[3]~17_combout\ : std_logic;
SIGNAL \inst|nios2|A_wr_data_unfiltered[6]~37_combout\ : std_logic;
SIGNAL \inst|nios2|A_rot~5_combout\ : std_logic;
SIGNAL \inst|nios2|A_shift_rot_result~11_combout\ : std_logic;
SIGNAL \inst|nios2|A_wr_data_unfiltered[6]~35_combout\ : std_logic;
SIGNAL \inst|nios2|A_wr_data_unfiltered[6]~119_combout\ : std_logic;
SIGNAL \inst|nios2|D_src2_reg[21]~72_combout\ : std_logic;
SIGNAL \inst|nios2|D_src2_reg[21]~73_combout\ : std_logic;
SIGNAL \inst|nios2|D_src2[21]~58_combout\ : std_logic;
SIGNAL \inst|nios2|D_src2[21]~42_combout\ : std_logic;
SIGNAL \inst|nios2|Add17|auto_generated|_~21_combout\ : std_logic;
SIGNAL \inst|nios2|Add17|auto_generated|result_int[22]~44_combout\ : std_logic;
SIGNAL \inst|nios2|D_extra_pc[19]~5_combout\ : std_logic;
SIGNAL \inst|nios2|E_alu_result[21]~6_combout\ : std_logic;
SIGNAL \inst|nios2|M_inst_result[21]~18_combout\ : std_logic;
SIGNAL \inst|nios2|A_wr_data_unfiltered[3]~18_combout\ : std_logic;
SIGNAL \inst|nios2|M_inst_result[13]~20_combout\ : std_logic;
SIGNAL \inst|nios2|A_data_ram_ld16_data[13]~6_combout\ : std_logic;
SIGNAL \inst|nios2|A_wr_data_unfiltered[5]~39_combout\ : std_logic;
SIGNAL \inst|nios2|A_wr_data_unfiltered[5]~40_combout\ : std_logic;
SIGNAL \inst|nios2|A_wr_data_unfiltered[5]~120_combout\ : std_logic;
SIGNAL \inst|nios2|D_src2_reg[25]~64_combout\ : std_logic;
SIGNAL \inst|nios2|D_src2_reg[25]~65_combout\ : std_logic;
SIGNAL \inst|nios2|D_src2[25]~54_combout\ : std_logic;
SIGNAL \inst|nios2|D_src2[25]~33_combout\ : std_logic;
SIGNAL \inst|nios2|D_src2[25]~34_combout\ : std_logic;
SIGNAL \inst|nios2|E_logic_result[25]~1_combout\ : std_logic;
SIGNAL \inst|nios2|E_alu_result[25]~2_combout\ : std_logic;
SIGNAL \inst|nios2|D_src2_reg[25]~97_combout\ : std_logic;
SIGNAL \inst|nios2|dc_data_wr_port_data[25]~26_combout\ : std_logic;
SIGNAL \inst|nios2|dc_data_wr_port_data[25]~27_combout\ : std_logic;
SIGNAL \inst|nios2|A_dc_rd_data[6]~feeder_combout\ : std_logic;
SIGNAL \inst|nios2|A_dc_xfer_wr_data_nxt[6]~13_combout\ : std_logic;
SIGNAL \inst|cmd_xbar_mux|src_payload~13_combout\ : std_logic;
SIGNAL \inst|pio_led|data_out[2]~feeder_combout\ : std_logic;
SIGNAL \inst|pio_led|always0~1_combout\ : std_logic;
SIGNAL \inst|pio_led|readdata[2]~1_combout\ : std_logic;
SIGNAL \inst|rsp_xbar_mux_001|src_data[2]~2_combout\ : std_logic;
SIGNAL \inst|nios2|A_slow_inst_result[2]~3_combout\ : std_logic;
SIGNAL \inst|nios2|M_inst_result[2]~27_combout\ : std_logic;
SIGNAL \inst|nios2|A_wr_data_unfiltered[2]~45_combout\ : std_logic;
SIGNAL \inst|nios2|A_wr_data_unfiltered[2]~46_combout\ : std_logic;
SIGNAL \inst|nios2|A_wr_data_unfiltered[2]~122_combout\ : std_logic;
SIGNAL \inst|nios2|D_src1_reg[12]~91_combout\ : std_logic;
SIGNAL \inst|nios2|D_src1_reg[12]~92_combout\ : std_logic;
SIGNAL \inst|nios2|M_src1[12]~feeder_combout\ : std_logic;
SIGNAL \inst|nios2|A_mul_src1_nxt[12]~12_combout\ : std_logic;
SIGNAL \inst|nios2|the_kernel_nios2_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_mult2~DATAOUT2\ : std_logic;
SIGNAL \inst|nios2|the_kernel_nios2_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_out3~DATAOUT28\ : std_logic;
SIGNAL \inst|nios2|A_mul_partial_prod[28]~40_combout\ : std_logic;
SIGNAL \inst|nios2|A_mul_result[28]~88_combout\ : std_logic;
SIGNAL \inst|nios2|A_shift_rot_result~28_combout\ : std_logic;
SIGNAL \inst|nios2|Mn_rot_step2[12]~24_combout\ : std_logic;
SIGNAL \inst|nios2|Mn_rot_step2[4]~8_combout\ : std_logic;
SIGNAL \inst|nios2|Mn_rot_step2[28]~25_combout\ : std_logic;
SIGNAL \inst|nios2|Mn_rot_step2[20]~9_combout\ : std_logic;
SIGNAL \inst|nios2|A_rot~14_combout\ : std_logic;
SIGNAL \inst|nios2|A_shift_rot_result~29_combout\ : std_logic;
SIGNAL \inst|rsp_xbar_mux_001|src_payload~52_combout\ : std_logic;
SIGNAL \inst|rsp_xbar_mux_001|src_payload~53_combout\ : std_logic;
SIGNAL \inst|nios2|A_slow_ld_byte3_data_aligned_nxt[4]~3_combout\ : std_logic;
SIGNAL \inst|nios2|A_wr_data_unfiltered[28]~63_combout\ : std_logic;
SIGNAL \inst|nios2|A_wr_data_unfiltered[28]~64_combout\ : std_logic;
SIGNAL \inst|nios2|A_wr_data_unfiltered[28]~65_combout\ : std_logic;
SIGNAL \inst|nios2|D_src1_reg[28]~43_combout\ : std_logic;
SIGNAL \inst|nios2|D_src1_reg[28]~44_combout\ : std_logic;
SIGNAL \inst|nios2|Add17|auto_generated|_~17_combout\ : std_logic;
SIGNAL \inst|nios2|Add17|auto_generated|result_int[25]~51\ : std_logic;
SIGNAL \inst|nios2|Add17|auto_generated|result_int[26]~53\ : std_logic;
SIGNAL \inst|nios2|Add17|auto_generated|result_int[27]~55\ : std_logic;
SIGNAL \inst|nios2|Add17|auto_generated|result_int[28]~57\ : std_logic;
SIGNAL \inst|nios2|Add17|auto_generated|result_int[29]~59\ : std_logic;
SIGNAL \inst|nios2|Add17|auto_generated|result_int[30]~60_combout\ : std_logic;
SIGNAL \inst|nios2|D_src1_reg[29]~39_combout\ : std_logic;
SIGNAL \inst|nios2|D_src1_reg[29]~40_combout\ : std_logic;
SIGNAL \inst|nios2|D_src1_reg[29]~41_combout\ : std_logic;
SIGNAL \inst|nios2|M_rot_step1[29]~17_combout\ : std_logic;
SIGNAL \inst|nios2|Mn_rot_step2[1]~4_combout\ : std_logic;
SIGNAL \inst|nios2|A_rot~9_combout\ : std_logic;
SIGNAL \inst|nios2|A_shift_rot_result~18_combout\ : std_logic;
SIGNAL \inst|nios2|A_shift_rot_result~19_combout\ : std_logic;
SIGNAL \inst|nios2|A_wr_data_unfiltered[1]~47_combout\ : std_logic;
SIGNAL \inst|nios2|M_inst_result[9]~7_combout\ : std_logic;
SIGNAL \inst|nios2|A_data_ram_ld16_data[9]~2_combout\ : std_logic;
SIGNAL \inst|nios2|M_inst_result[17]~28_combout\ : std_logic;
SIGNAL \inst|nios2|M_inst_result[1]~29_combout\ : std_logic;
SIGNAL \inst|nios2|A_wr_data_unfiltered[1]~48_combout\ : std_logic;
SIGNAL \inst|nios2|A_wr_data_unfiltered[1]~49_combout\ : std_logic;
SIGNAL \inst|nios2|A_wr_data_unfiltered[1]~123_combout\ : std_logic;
SIGNAL \inst|nios2|D_src2_reg[10]~26_combout\ : std_logic;
SIGNAL \inst|nios2|D_src2_reg[10]~27_combout\ : std_logic;
SIGNAL \inst|nios2|E_src2[10]~10_combout\ : std_logic;
SIGNAL \inst|nios2|M_st_data[26]~3_combout\ : std_logic;
SIGNAL \inst|nios2|A_st_data[10]~feeder_combout\ : std_logic;
SIGNAL \inst|nios2|d_writedata[10]~9_combout\ : std_logic;
SIGNAL \inst|cmd_xbar_mux|src_payload~9_combout\ : std_logic;
SIGNAL \inst|nios2|the_kernel_nios2_nios2_oci|readdata[31]~8_combout\ : std_logic;
SIGNAL \inst|nios2|F_iw[28]~33_combout\ : std_logic;
SIGNAL \inst|nios2|F_iw_a_rf[1]~1_combout\ : std_logic;
SIGNAL \inst|nios2|D_src1_reg[10]~0_combout\ : std_logic;
SIGNAL \inst|nios2|D_src1_reg[10]~1_combout\ : std_logic;
SIGNAL \inst|nios2|D_src1_reg[10]~2_combout\ : std_logic;
SIGNAL \inst|nios2|M_rot_step1[11]~6_combout\ : std_logic;
SIGNAL \inst|nios2|Mn_rot_step2[15]~30_combout\ : std_logic;
SIGNAL \inst|nios2|Mn_rot_step2[7]~14_combout\ : std_logic;
SIGNAL \inst|nios2|Mn_rot_step2[31]~31_combout\ : std_logic;
SIGNAL \inst|nios2|Mn_rot_step2[23]~15_combout\ : std_logic;
SIGNAL \inst|nios2|A_rot~11_combout\ : std_logic;
SIGNAL \inst|nios2|A_shift_rot_result~23_combout\ : std_logic;
SIGNAL \inst|nios2|A_slow_ld_byte3_data_aligned_nxt[7]~0_combout\ : std_logic;
SIGNAL \inst|nios2|A_wr_data_unfiltered[31]~54_combout\ : std_logic;
SIGNAL \inst|nios2|A_wr_data_unfiltered[31]~55_combout\ : std_logic;
SIGNAL \inst|nios2|the_kernel_nios2_mult_cell|the_altmult_add_part_2|auto_generated|ded_mult1|mac_out3~DATAOUT14\ : std_logic;
SIGNAL \inst|nios2|A_mul_partial_prod[29]~43\ : std_logic;
SIGNAL \inst|nios2|A_mul_partial_prod[30]~44_combout\ : std_logic;
SIGNAL \inst|nios2|A_mul_result[29]~91\ : std_logic;
SIGNAL \inst|nios2|A_mul_result[30]~93\ : std_logic;
SIGNAL \inst|nios2|A_mul_result[31]~94_combout\ : std_logic;
SIGNAL \inst|nios2|the_kernel_nios2_mult_cell|the_altmult_add_part_2|auto_generated|ded_mult1|mac_out3~DATAOUT15\ : std_logic;
SIGNAL \inst|nios2|the_kernel_nios2_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_out3~DATAOUT31\ : std_logic;
SIGNAL \inst|nios2|A_mul_partial_prod[30]~45\ : std_logic;
SIGNAL \inst|nios2|A_mul_partial_prod[31]~46_combout\ : std_logic;
SIGNAL \inst|nios2|A_wr_data_unfiltered[31]~56_combout\ : std_logic;
SIGNAL \inst|nios2|D_src1_reg[31]~33_combout\ : std_logic;
SIGNAL \inst|nios2|D_src1_reg[31]~34_combout\ : std_logic;
SIGNAL \inst|nios2|D_src1_reg[31]~35_combout\ : std_logic;
SIGNAL \inst|nios2|E_logic_result[31]~31_combout\ : std_logic;
SIGNAL \inst|nios2|M_inst_result[31]~11_combout\ : std_logic;
SIGNAL \inst|nios2|A_data_ram_ld16_data[15]~4_combout\ : std_logic;
SIGNAL \inst|nios2|A_wr_data_unfiltered[7]~33_combout\ : std_logic;
SIGNAL \inst|nios2|A_wr_data_unfiltered[7]~34_combout\ : std_logic;
SIGNAL \inst|nios2|A_wr_data_unfiltered[7]~118_combout\ : std_logic;
SIGNAL \inst|nios2|D_src1_reg[7]~10_combout\ : std_logic;
SIGNAL \inst|nios2|D_src1_reg[7]~11_combout\ : std_logic;
SIGNAL \inst|nios2|M_src1[7]~feeder_combout\ : std_logic;
SIGNAL \inst|nios2|A_mul_src1_nxt[7]~7_combout\ : std_logic;
SIGNAL \inst|nios2|the_kernel_nios2_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_mult2~DATAOUT1\ : std_logic;
SIGNAL \inst|nios2|the_kernel_nios2_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_out3~DATAOUT23\ : std_logic;
SIGNAL \inst|nios2|A_mul_partial_prod[23]~30_combout\ : std_logic;
SIGNAL \inst|nios2|A_mul_result[23]~79\ : std_logic;
SIGNAL \inst|nios2|A_mul_result[24]~80_combout\ : std_logic;
SIGNAL \inst|nios2|A_mul_partial_prod[24]~32_combout\ : std_logic;
SIGNAL \inst|nios2|A_slow_ld_byte3_data_aligned_nxt[0]~7_combout\ : std_logic;
SIGNAL \inst|nios2|A_wr_data_unfiltered[24]~75_combout\ : std_logic;
SIGNAL \inst|nios2|A_wr_data_unfiltered[24]~76_combout\ : std_logic;
SIGNAL \inst|nios2|A_wr_data_unfiltered[24]~77_combout\ : std_logic;
SIGNAL \inst|nios2|D_src2_reg[24]~66_combout\ : std_logic;
SIGNAL \inst|nios2|D_src2_reg[24]~67_combout\ : std_logic;
SIGNAL \inst|nios2|D_src2_reg[24]~98_combout\ : std_logic;
SIGNAL \inst|nios2|dc_data_wr_port_data[24]~30_combout\ : std_logic;
SIGNAL \inst|nios2|dc_data_wr_port_data[24]~31_combout\ : std_logic;
SIGNAL \inst|nios2|A_dc_rd_data[5]~feeder_combout\ : std_logic;
SIGNAL \inst|nios2|A_dc_xfer_wr_data_nxt[5]~14_combout\ : std_logic;
SIGNAL \inst|cmd_xbar_mux|src_payload~19_combout\ : std_logic;
SIGNAL \inst|nios2|the_kernel_nios2_nios2_oci|readdata[6]~13_combout\ : std_logic;
SIGNAL \inst|jtag_uart|av_readdata[6]~3_combout\ : std_logic;
SIGNAL \inst|rsp_xbar_mux_001|src_payload~26_combout\ : std_logic;
SIGNAL \inst|rsp_xbar_mux_001|src_payload~27_combout\ : std_logic;
SIGNAL \inst|nios2|dc_data_wr_port_data[6]~40_combout\ : std_logic;
SIGNAL \inst|nios2|dc_data_wr_port_data[6]~41_combout\ : std_logic;
SIGNAL \inst|nios2|A_dc_xfer_wr_data_nxt[4]~15_combout\ : std_logic;
SIGNAL \inst|cmd_xbar_mux|src_payload~22_combout\ : std_logic;
SIGNAL \inst|nios2|the_kernel_nios2_nios2_oci|readdata[5]~17_combout\ : std_logic;
SIGNAL \inst|rsp_xbar_mux_001|src_payload~35_combout\ : std_logic;
SIGNAL \inst|rsp_xbar_mux_001|src_payload~37_combout\ : std_logic;
SIGNAL \inst|nios2|dc_data_wr_port_data[5]~48_combout\ : std_logic;
SIGNAL \inst|nios2|dc_data_wr_port_data[5]~49_combout\ : std_logic;
SIGNAL \inst|nios2|A_dc_rd_data[3]~feeder_combout\ : std_logic;
SIGNAL \inst|nios2|A_dc_xfer_wr_data_nxt[3]~0_combout\ : std_logic;
SIGNAL \inst|cmd_xbar_mux|src_payload~25_combout\ : std_logic;
SIGNAL \inst|nios2|the_kernel_nios2_nios2_oci|readdata[4]~21_combout\ : std_logic;
SIGNAL \inst|rsp_xbar_mux_001|src_payload~45_combout\ : std_logic;
SIGNAL \inst|jtag_uart|av_readdata[4]~5_combout\ : std_logic;
SIGNAL \inst|rsp_xbar_mux_001|src_payload~46_combout\ : std_logic;
SIGNAL \inst|rsp_xbar_mux_001|src_payload~47_combout\ : std_logic;
SIGNAL \inst|nios2|dc_data_wr_port_data[4]~57_combout\ : std_logic;
SIGNAL \inst|nios2|A_dc_rd_data[2]~feeder_combout\ : std_logic;
SIGNAL \inst|nios2|A_dc_xfer_wr_data_nxt[2]~1_combout\ : std_logic;
SIGNAL \inst|cmd_xbar_mux|src_payload~1_combout\ : std_logic;
SIGNAL \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_ocimem|MonDReg~23_combout\ : std_logic;
SIGNAL \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_oci_break|break_readreg~14_combout\ : std_logic;
SIGNAL \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_tck|sr~49_combout\ : std_logic;
SIGNAL \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_tck|sr~50_combout\ : std_logic;
SIGNAL \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_tck|sr~32_combout\ : std_logic;
SIGNAL \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_tck|sr~20_combout\ : std_logic;
SIGNAL \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_sysclk|jdo[22]~feeder_combout\ : std_logic;
SIGNAL \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_oci_debug|resetrequest~q\ : std_logic;
SIGNAL \inst|nios2_jtag_debug_module_translator|end_begintransfer~0_combout\ : std_logic;
SIGNAL \inst|nios2_jtag_debug_module_translator|end_begintransfer~q\ : std_logic;
SIGNAL \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_ocimem|MonRd~0_combout\ : std_logic;
SIGNAL \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_ocimem|MonRd~1_combout\ : std_logic;
SIGNAL \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_ocimem|MonRd~2_combout\ : std_logic;
SIGNAL \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_ocimem|MonRd~q\ : std_logic;
SIGNAL \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_ocimem|MonRd1~q\ : std_logic;
SIGNAL \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_ocimem|MonDReg[0]~13_combout\ : std_logic;
SIGNAL \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_tck|sr~26_combout\ : std_logic;
SIGNAL \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_tck|sr~27_combout\ : std_logic;
SIGNAL \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_tck|sr~17_combout\ : std_logic;
SIGNAL \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_sysclk|jdo[3]~feeder_combout\ : std_logic;
SIGNAL \inst|nios2_jtag_debug_module_translator|av_readdata_pre[3]~0_combout\ : std_logic;
SIGNAL \sdram_dq[4]~input_o\ : std_logic;
SIGNAL \inst|width_adapter_001|data_reg~11_combout\ : std_logic;
SIGNAL \sdram_dq[11]~input_o\ : std_logic;
SIGNAL \inst|width_adapter_001|data_reg~1_combout\ : std_logic;
SIGNAL \inst|nios2|F_iw[26]~31_combout\ : std_logic;
SIGNAL \inst|nios2|F_iw_b_rf[4]~4_combout\ : std_logic;
SIGNAL \inst|nios2|D_src2_reg[2]~40_combout\ : std_logic;
SIGNAL \inst|nios2|D_src2_reg[2]~41_combout\ : std_logic;
SIGNAL \inst|nios2|E_src2[2]~2_combout\ : std_logic;
SIGNAL \inst|nios2|A_st_data[2]~feeder_combout\ : std_logic;
SIGNAL \inst|nios2|d_writedata[2]~1_combout\ : std_logic;
SIGNAL \inst|jtag_uart|kernel_jtag_uart_alt_jtag_atlantic|td_shift~21_combout\ : std_logic;
SIGNAL \inst|jtag_uart|kernel_jtag_uart_alt_jtag_atlantic|td_shift~19_combout\ : std_logic;
SIGNAL \inst|jtag_uart|kernel_jtag_uart_alt_jtag_atlantic|td_shift~20_combout\ : std_logic;
SIGNAL \inst|jtag_uart|kernel_jtag_uart_alt_jtag_atlantic|wdata[3]~feeder_combout\ : std_logic;
SIGNAL \inst|jtag_uart|av_readdata[1]~7_combout\ : std_logic;
SIGNAL \inst|rsp_xbar_mux_001|src_data[1]~3_combout\ : std_logic;
SIGNAL \inst|pio_led|data_out[1]~feeder_combout\ : std_logic;
SIGNAL \inst|pio_led|readdata[1]~2_combout\ : std_logic;
SIGNAL \inst|rsp_xbar_mux_001|src_data[1]~4_combout\ : std_logic;
SIGNAL \inst|nios2|dc_data_wr_port_data[1]~4_combout\ : std_logic;
SIGNAL \inst|nios2|dc_data_wr_port_data[1]~5_combout\ : std_logic;
SIGNAL \inst|nios2|A_dc_rd_data[1]~feeder_combout\ : std_logic;
SIGNAL \inst|nios2|A_dc_xfer_wr_data_nxt[1]~2_combout\ : std_logic;
SIGNAL \inst|cmd_xbar_mux|src_payload~15_combout\ : std_logic;
SIGNAL \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_ocimem|MonDReg~27_combout\ : std_logic;
SIGNAL \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_tck|sr~62_combout\ : std_logic;
SIGNAL \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_oci_debug|resetlatch~0_combout\ : std_logic;
SIGNAL \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_oci_debug|resetlatch~q\ : std_logic;
SIGNAL \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_tck|sr~64_combout\ : std_logic;
SIGNAL \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_tck|sr~63_combout\ : std_logic;
SIGNAL \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_sysclk|jdo[32]~feeder_combout\ : std_logic;
SIGNAL \inst|nios2|the_kernel_nios2_nios2_oci|readdata[29]~20_combout\ : std_logic;
SIGNAL \inst|nios2|F_iw[25]~30_combout\ : std_logic;
SIGNAL \inst|nios2|F_iw[20]~25_combout\ : std_logic;
SIGNAL \inst|nios2|D_dst_regnum[3]~4_combout\ : std_logic;
SIGNAL \inst|nios2|D_src1_reg[0]~30_combout\ : std_logic;
SIGNAL \inst|nios2|D_src1_reg[0]~31_combout\ : std_logic;
SIGNAL \inst|nios2|D_src1_reg[0]~32_combout\ : std_logic;
SIGNAL \inst|nios2|M_src1[0]~feeder_combout\ : std_logic;
SIGNAL \inst|nios2|A_mul_src1_nxt[0]~0_combout\ : std_logic;
SIGNAL \inst|nios2|the_kernel_nios2_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_mult2~dataout\ : std_logic;
SIGNAL \inst|nios2|the_kernel_nios2_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_out3~DATAOUT3\ : std_logic;
SIGNAL \inst|nios2|A_mul_result[3]~38_combout\ : std_logic;
SIGNAL \inst|nios2|A_wr_data_unfiltered[3]~16_combout\ : std_logic;
SIGNAL \inst|nios2|M_inst_result[19]~2_combout\ : std_logic;
SIGNAL \inst|nios2|A_wr_data_unfiltered[3]~19_combout\ : std_logic;
SIGNAL \inst|nios2|the_kernel_nios2_nios2_oci|readdata[19]~0_combout\ : std_logic;
SIGNAL \inst|rsp_xbar_mux_001|src_payload~1_combout\ : std_logic;
SIGNAL \inst|rsp_xbar_mux_001|src_payload~4_combout\ : std_logic;
SIGNAL \inst|nios2|A_slow_inst_result[3]~0_combout\ : std_logic;
SIGNAL \inst|nios2|A_wr_data_unfiltered[3]~20_combout\ : std_logic;
SIGNAL \inst|nios2|A_wr_data_unfiltered[3]~117_combout\ : std_logic;
SIGNAL \inst|nios2|D_src2_reg[3]~24_combout\ : std_logic;
SIGNAL \inst|nios2|D_src2_reg[3]~25_combout\ : std_logic;
SIGNAL \inst|nios2|E_src2[3]~3_combout\ : std_logic;
SIGNAL \inst|nios2|E_src2[3]~feeder_combout\ : std_logic;
SIGNAL \inst|nios2|D_src2_imm[3]~7_combout\ : std_logic;
SIGNAL \inst|nios2|E_logic_result[3]~23_combout\ : std_logic;
SIGNAL \inst|nios2|A_dc_xfer_rd_addr_offset_match~0_combout\ : std_logic;
SIGNAL \inst|nios2|A_dc_xfer_rd_addr_offset_match~combout\ : std_logic;
SIGNAL \inst|nios2|A_dc_xfer_rd_data_offset_match~q\ : std_logic;
SIGNAL \inst|nios2|A_dc_rd_data[0]~feeder_combout\ : std_logic;
SIGNAL \inst|nios2|A_dc_xfer_wr_data_nxt[0]~3_combout\ : std_logic;
SIGNAL \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_oci_debug|monitor_error~0_combout\ : std_logic;
SIGNAL \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_oci_debug|monitor_error~q\ : std_logic;
SIGNAL \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_tck|sr~25_combout\ : std_logic;
SIGNAL \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_sysclk|jdo[34]~feeder_combout\ : std_logic;
SIGNAL \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_sysclk|take_action_ocimem_a~combout\ : std_logic;
SIGNAL \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_sysclk|jdo[13]~feeder_combout\ : std_logic;
SIGNAL \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_ocimem|MonDReg~28_combout\ : std_logic;
SIGNAL \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_tck|sr~79_combout\ : std_logic;
SIGNAL \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_tck|sr~80_combout\ : std_logic;
SIGNAL \inst|nios2|the_kernel_nios2_nios2_oci|readdata[8]~11_combout\ : std_logic;
SIGNAL \inst|nios2|the_kernel_nios2_nios2_oci|readdata[9]~9_combout\ : std_logic;
SIGNAL \inst|nios2|F_iw[6]~23_combout\ : std_logic;
SIGNAL \inst|nios2|D_src2_imm[0]~10_combout\ : std_logic;
SIGNAL \inst|nios2|Add17|auto_generated|_~10_combout\ : std_logic;
SIGNAL \inst|nios2|Add17|auto_generated|result_int[0]~1_cout\ : std_logic;
SIGNAL \inst|nios2|Add17|auto_generated|result_int[1]~2_combout\ : std_logic;
SIGNAL \inst|nios2|E_logic_result[0]~25_combout\ : std_logic;
SIGNAL \inst|nios2|E_alu_result[0]~26_combout\ : std_logic;
SIGNAL \inst|nios2|E_alu_result[0]~27_combout\ : std_logic;
SIGNAL \inst|nios2|D_src2_reg[0]~44_combout\ : std_logic;
SIGNAL \inst|nios2|D_src2_reg[0]~45_combout\ : std_logic;
SIGNAL \inst|nios2|E_src2[0]~0_combout\ : std_logic;
SIGNAL \inst|nios2|E_src2_reg[0]~feeder_combout\ : std_logic;
SIGNAL \inst|nios2|A_st_data[0]~feeder_combout\ : std_logic;
SIGNAL \inst|nios2|d_writedata[0]~3_combout\ : std_logic;
SIGNAL \inst|cmd_xbar_mux|src_payload~0_combout\ : std_logic;
SIGNAL \inst|nios2|the_kernel_nios2_nios2_oci|readdata[20]~22_combout\ : std_logic;
SIGNAL \inst|nios2|F_iw[18]~38_combout\ : std_logic;
SIGNAL \inst|nios2|D_dst_regnum[1]~0_combout\ : std_logic;
SIGNAL \inst|nios2|D_dst_regnum[1]~1_combout\ : std_logic;
SIGNAL \inst|nios2|D_src1_reg[17]~75_combout\ : std_logic;
SIGNAL \inst|nios2|D_src1_reg[17]~76_combout\ : std_logic;
SIGNAL \inst|nios2|D_src1_reg[17]~77_combout\ : std_logic;
SIGNAL \inst|nios2|E_logic_result[17]~9_combout\ : std_logic;
SIGNAL \inst|nios2|D_extra_pc[15]~9_combout\ : std_logic;
SIGNAL \inst|nios2|E_alu_result[17]~10_combout\ : std_logic;
SIGNAL \inst|nios2|Add17|auto_generated|result_int[18]~36_combout\ : std_logic;
SIGNAL \inst|nios2|A_dc_fill_starting_d1~q\ : std_logic;
SIGNAL \inst|nios2|dc_tag_wr_port_data[0]~0_combout\ : std_logic;
SIGNAL \inst|nios2|E_ctrl_dc_addr_inv~0_combout\ : std_logic;
SIGNAL \inst|nios2|M_ctrl_dc_addr_inv~q\ : std_logic;
SIGNAL \inst|nios2|A_ctrl_dc_addr_inv~q\ : std_logic;
SIGNAL \inst|nios2|E_ctrl_dc_index_inv~0_combout\ : std_logic;
SIGNAL \inst|nios2|M_ctrl_dc_index_inv~q\ : std_logic;
SIGNAL \inst|nios2|A_ctrl_dc_index_inv~feeder_combout\ : std_logic;
SIGNAL \inst|nios2|A_ctrl_dc_index_inv~q\ : std_logic;
SIGNAL \inst|nios2|A_dc_dcache_management_wr_en~0_combout\ : std_logic;
SIGNAL \inst|nios2|dc_tag_wr_port_addr~0_combout\ : std_logic;
SIGNAL \inst|nios2|dc_tag_wr_port_addr[0]~1_combout\ : std_logic;
SIGNAL \inst|nios2|dc_tag_wr_port_addr[1]~2_combout\ : std_logic;
SIGNAL \inst|nios2|dc_tag_wr_port_addr[2]~3_combout\ : std_logic;
SIGNAL \inst|nios2|dc_tag_wr_port_addr[3]~4_combout\ : std_logic;
SIGNAL \inst|nios2|dc_tag_wr_port_addr[4]~5_combout\ : std_logic;
SIGNAL \inst|nios2|dc_tag_wr_port_addr[5]~6_combout\ : std_logic;
SIGNAL \inst|nios2|dc_tag_rd_port_addr[0]~0_combout\ : std_logic;
SIGNAL \inst|nios2|dc_tag_rd_port_addr[1]~1_combout\ : std_logic;
SIGNAL \inst|nios2|dc_tag_rd_port_addr[2]~2_combout\ : std_logic;
SIGNAL \inst|nios2|dc_tag_rd_port_addr[3]~3_combout\ : std_logic;
SIGNAL \inst|nios2|dc_tag_rd_port_addr[4]~4_combout\ : std_logic;
SIGNAL \inst|nios2|Add17|auto_generated|result_int[9]~19\ : std_logic;
SIGNAL \inst|nios2|Add17|auto_generated|result_int[10]~21\ : std_logic;
SIGNAL \inst|nios2|Add17|auto_generated|result_int[11]~22_combout\ : std_logic;
SIGNAL \inst|nios2|dc_tag_rd_port_addr[5]~5_combout\ : std_logic;
SIGNAL \inst|nios2|dc_tag_wr_port_data[1]~1_combout\ : std_logic;
SIGNAL \inst|nios2|dc_tag_wr_port_data[2]~2_combout\ : std_logic;
SIGNAL \inst|nios2|dc_tag_wr_port_data[3]~3_combout\ : std_logic;
SIGNAL \inst|nios2|dc_tag_wr_port_data[4]~4_combout\ : std_logic;
SIGNAL \inst|nios2|dc_tag_wr_port_data[5]~5_combout\ : std_logic;
SIGNAL \inst|nios2|dc_tag_wr_port_data[6]~6_combout\ : std_logic;
SIGNAL \inst|nios2|dc_tag_wr_port_data[7]~7_combout\ : std_logic;
SIGNAL \inst|nios2|dc_tag_wr_port_data[8]~9_combout\ : std_logic;
SIGNAL \inst|nios2|dc_tag_wr_port_data[9]~10_combout\ : std_logic;
SIGNAL \inst|nios2|dc_tag_wr_port_data[10]~11_combout\ : std_logic;
SIGNAL \inst|nios2|dc_tag_wr_port_data[11]~12_combout\ : std_logic;
SIGNAL \inst|nios2|dc_tag_wr_port_data[12]~13_combout\ : std_logic;
SIGNAL \inst|nios2|dc_tag_wr_port_data[13]~14_combout\ : std_logic;
SIGNAL \inst|nios2|dc_tag_wr_port_data[14]~15_combout\ : std_logic;
SIGNAL \inst|nios2|dc_tag_wr_port_data[15]~16_combout\ : std_logic;
SIGNAL \inst|nios2|dc_tag_wr_port_data[16]~8_combout\ : std_logic;
SIGNAL \inst|nios2|dc_tag_wr_port_data[17]~17_combout\ : std_logic;
SIGNAL \inst|nios2|M_dc_hit~3_combout\ : std_logic;
SIGNAL \inst|nios2|M_dc_hit~0_combout\ : std_logic;
SIGNAL \inst|nios2|M_dc_hit~2_combout\ : std_logic;
SIGNAL \inst|nios2|M_dc_hit~4_combout\ : std_logic;
SIGNAL \inst|nios2|M_dc_hit~10_combout\ : std_logic;
SIGNAL \inst|nios2|M_dc_want_fill~combout\ : std_logic;
SIGNAL \inst|nios2|A_dc_want_fill~q\ : std_logic;
SIGNAL \inst|nios2|A_dc_fill_starting~0_combout\ : std_logic;
SIGNAL \inst|nios2|M_valid_mem_d1~0_combout\ : std_logic;
SIGNAL \inst|nios2|M_valid_mem_d1~q\ : std_logic;
SIGNAL \inst|nios2|A_dc_fill_need_extra_stall_nxt~0_combout\ : std_logic;
SIGNAL \inst|nios2|A_dc_fill_need_extra_stall_nxt~combout\ : std_logic;
SIGNAL \inst|nios2|A_dc_fill_need_extra_stall~q\ : std_logic;
SIGNAL \inst|nios2|A_dc_rd_data_cnt_nxt[1]~2_combout\ : std_logic;
SIGNAL \inst|nios2|A_dc_rd_data_cnt[2]~1_combout\ : std_logic;
SIGNAL \inst|nios2|A_dc_rd_data_cnt_nxt[2]~1_combout\ : std_logic;
SIGNAL \inst|nios2|Add12~0_combout\ : std_logic;
SIGNAL \inst|nios2|A_dc_rd_data_cnt_nxt[3]~0_combout\ : std_logic;
SIGNAL \inst|nios2|A_ld_bypass_done~combout\ : std_logic;
SIGNAL \inst|nios2|A_dc_rd_last_transfer_d1~q\ : std_logic;
SIGNAL \inst|nios2|A_dc_fill_done~0_combout\ : std_logic;
SIGNAL \inst|nios2|A_dc_fill_active_nxt~0_combout\ : std_logic;
SIGNAL \inst|nios2|A_dc_fill_active~q\ : std_logic;
SIGNAL \inst|nios2|d_address_offset_field[2]~0_combout\ : std_logic;
SIGNAL \inst|nios2|Add14~1_combout\ : std_logic;
SIGNAL \inst|nios2|d_address_offset_field_nxt[1]~5_combout\ : std_logic;
SIGNAL \inst|nios2|the_kernel_nios2_nios2_oci|readdata[27]~2_combout\ : std_logic;
SIGNAL \inst|nios2|F_iw[22]~27_combout\ : std_logic;
SIGNAL \inst|nios2|D_dst_regnum[0]~6_combout\ : std_logic;
SIGNAL \inst|nios2|D_src2_reg[1]~42_combout\ : std_logic;
SIGNAL \inst|nios2|D_src2_reg[1]~43_combout\ : std_logic;
SIGNAL \inst|nios2|E_src2[1]~1_combout\ : std_logic;
SIGNAL \inst|nios2|D_src2_imm[1]~9_combout\ : std_logic;
SIGNAL \inst|nios2|E_logic_result[1]~27_combout\ : std_logic;
SIGNAL \inst|nios2|Add17|auto_generated|result_int[1]~3\ : std_logic;
SIGNAL \inst|nios2|Add17|auto_generated|result_int[2]~4_combout\ : std_logic;
SIGNAL \inst|nios2|D_src1_reg[1]~27_combout\ : std_logic;
SIGNAL \inst|nios2|D_src1_reg[1]~28_combout\ : std_logic;
SIGNAL \inst|nios2|D_src1_reg[1]~29_combout\ : std_logic;
SIGNAL \inst|nios2|Add17|auto_generated|result_int[2]~5\ : std_logic;
SIGNAL \inst|nios2|Add17|auto_generated|result_int[3]~7\ : std_logic;
SIGNAL \inst|nios2|Add17|auto_generated|result_int[4]~9\ : std_logic;
SIGNAL \inst|nios2|Add17|auto_generated|result_int[5]~11\ : std_logic;
SIGNAL \inst|nios2|Add17|auto_generated|result_int[6]~12_combout\ : std_logic;
SIGNAL \inst|nios2|F_pc_plus_one[3]~6_combout\ : std_logic;
SIGNAL \inst|nios2|D_extra_pc[3]~21_combout\ : std_logic;
SIGNAL \inst|nios2|E_alu_result[5]~22_combout\ : std_logic;
SIGNAL \inst|nios2|D_src1_reg[5]~15_combout\ : std_logic;
SIGNAL \inst|nios2|D_src1_reg[5]~16_combout\ : std_logic;
SIGNAL \inst|nios2|D_src1_reg[5]~17_combout\ : std_logic;
SIGNAL \inst|nios2|Add17|auto_generated|result_int[6]~13\ : std_logic;
SIGNAL \inst|nios2|Add17|auto_generated|result_int[7]~15\ : std_logic;
SIGNAL \inst|nios2|Add17|auto_generated|result_int[8]~16_combout\ : std_logic;
SIGNAL \inst|nios2|D_br_taken_waddr_partial[1]~14\ : std_logic;
SIGNAL \inst|nios2|D_br_taken_waddr_partial[2]~16\ : std_logic;
SIGNAL \inst|nios2|D_br_taken_waddr_partial[3]~18\ : std_logic;
SIGNAL \inst|nios2|D_br_taken_waddr_partial[4]~20\ : std_logic;
SIGNAL \inst|nios2|D_br_taken_waddr_partial[5]~21_combout\ : std_logic;
SIGNAL \inst|nios2|D_extra_pc[5]~19_combout\ : std_logic;
SIGNAL \inst|nios2|E_logic_result[7]~19_combout\ : std_logic;
SIGNAL \inst|nios2|E_alu_result[7]~20_combout\ : std_logic;
SIGNAL \inst|nios2|D_src2_reg[7]~32_combout\ : std_logic;
SIGNAL \inst|nios2|D_src2_reg[7]~33_combout\ : std_logic;
SIGNAL \inst|nios2|E_src2[7]~7_combout\ : std_logic;
SIGNAL \inst|nios2|E_src2[7]~feeder_combout\ : std_logic;
SIGNAL \inst|nios2|D_src2_imm[7]~3_combout\ : std_logic;
SIGNAL \inst|nios2|Add17|auto_generated|_~3_combout\ : std_logic;
SIGNAL \inst|nios2|Add17|auto_generated|result_int[8]~17\ : std_logic;
SIGNAL \inst|nios2|Add17|auto_generated|result_int[9]~18_combout\ : std_logic;
SIGNAL \inst|nios2|E_src2[8]~8_combout\ : std_logic;
SIGNAL \inst|nios2|M_st_data[24]~1_combout\ : std_logic;
SIGNAL \inst|nios2|d_writedata[8]~11_combout\ : std_logic;
SIGNAL \inst|cmd_xbar_mux|src_payload~17_combout\ : std_logic;
SIGNAL \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_ocimem|MonDReg~26_combout\ : std_logic;
SIGNAL \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_tck|sr[31]~61_combout\ : std_logic;
SIGNAL \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_tck|sr[31]~7_combout\ : std_logic;
SIGNAL \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_tck|sr~60_combout\ : std_logic;
SIGNAL \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_oci_break|break_readreg~18_combout\ : std_logic;
SIGNAL \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_tck|sr~57_combout\ : std_logic;
SIGNAL \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_tck|sr~58_combout\ : std_logic;
SIGNAL \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_tck|sr~44_combout\ : std_logic;
SIGNAL \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_tck|sr~41_combout\ : std_logic;
SIGNAL \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_tck|sr~42_combout\ : std_logic;
SIGNAL \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_tck|sr~40_combout\ : std_logic;
SIGNAL \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_sysclk|jdo[26]~feeder_combout\ : std_logic;
SIGNAL \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_ocimem|MonAReg[2]~10\ : std_logic;
SIGNAL \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_ocimem|MonAReg[3]~11_combout\ : std_logic;
SIGNAL \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_ocimem|MonAReg[3]~12\ : std_logic;
SIGNAL \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_ocimem|MonAReg[4]~13_combout\ : std_logic;
SIGNAL \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_ocimem|MonAReg[4]~14\ : std_logic;
SIGNAL \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_ocimem|MonAReg[5]~16\ : std_logic;
SIGNAL \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_ocimem|MonAReg[6]~17_combout\ : std_logic;
SIGNAL \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_ocimem|MonAReg[6]~18\ : std_logic;
SIGNAL \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_ocimem|MonAReg[7]~20\ : std_logic;
SIGNAL \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_ocimem|MonAReg[8]~22\ : std_logic;
SIGNAL \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_ocimem|MonAReg[9]~23_combout\ : std_logic;
SIGNAL \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_sysclk|jdo[33]~feeder_combout\ : std_logic;
SIGNAL \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_ocimem|MonAReg[9]~24\ : std_logic;
SIGNAL \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_ocimem|MonAReg[10]~25_combout\ : std_logic;
SIGNAL \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_ocimem|MonDReg[1]~1_combout\ : std_logic;
SIGNAL \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_sysclk|jdo[1]~feeder_combout\ : std_logic;
SIGNAL \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_oci_break|break_readreg~1_combout\ : std_logic;
SIGNAL \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_tck|sr~14_combout\ : std_logic;
SIGNAL \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_tck|sr~15_combout\ : std_logic;
SIGNAL \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_sysclk|jdo[0]~feeder_combout\ : std_logic;
SIGNAL \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_oci_break|break_readreg~0_combout\ : std_logic;
SIGNAL \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_tck|sr~11_combout\ : std_logic;
SIGNAL \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_tck|sr~12_combout\ : std_logic;
SIGNAL \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_tck|DRsize.000~feeder_combout\ : std_logic;
SIGNAL \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_tck|DRsize.000~q\ : std_logic;
SIGNAL \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_tck|sr[0]~5_combout\ : std_logic;
SIGNAL \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_tck|the_altera_std_synchronizer1|din_s1~q\ : std_logic;
SIGNAL \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_tck|the_altera_std_synchronizer1|dreg[0]~feeder_combout\ : std_logic;
SIGNAL \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_tck|sr~10_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~6_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~7_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~q\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~_wirecell_combout\ : std_logic;
SIGNAL \altera_internal_jtag~TMSUTAP\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~3_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~7_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][1]~8_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]~9_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]~q\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~9_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~10_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~11_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~q\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~2_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~2_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~7_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~3_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~0_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]~q\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~0_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~q\ : std_logic;
SIGNAL \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_sysclk|take_action_ocimem_a~0_combout\ : std_logic;
SIGNAL \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_ocimem|MonWr~0_combout\ : std_logic;
SIGNAL \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_ocimem|MonWr~q\ : std_logic;
SIGNAL \inst|nios2|the_kernel_nios2_nios2_oci|readdata[7]~7_combout\ : std_logic;
SIGNAL \inst|nios2|F_pc_plus_one[7]~14_combout\ : std_logic;
SIGNAL \inst|nios2|F_pc_plus_one[6]~12_combout\ : std_logic;
SIGNAL \inst|nios2|D_br_taken_waddr_partial[5]~22\ : std_logic;
SIGNAL \inst|nios2|D_br_taken_waddr_partial[6]~24\ : std_logic;
SIGNAL \inst|nios2|D_br_taken_waddr_partial[7]~26\ : std_logic;
SIGNAL \inst|nios2|D_br_taken_waddr_partial[8]~28\ : std_logic;
SIGNAL \inst|nios2|D_br_taken_waddr_partial[9]~29_combout\ : std_logic;
SIGNAL \inst|nios2|F_ic_tag_rd_addr_nxt[6]~24_combout\ : std_logic;
SIGNAL \inst|nios2|F_ic_tag_rd_addr_nxt[6]~25_combout\ : std_logic;
SIGNAL \inst|nios2|F_ic_tag_rd_addr_nxt[6]~26_combout\ : std_logic;
SIGNAL \inst|nios2|F_ic_tag_rd_addr_nxt[6]~27_combout\ : std_logic;
SIGNAL \inst|nios2|F_iw[17]~39_combout\ : std_logic;
SIGNAL \inst|nios2|D_src2[27]~29_combout\ : std_logic;
SIGNAL \inst|nios2|D_src2[27]~30_combout\ : std_logic;
SIGNAL \inst|nios2|Add17|auto_generated|_~15_combout\ : std_logic;
SIGNAL \inst|nios2|Add17|auto_generated|result_int[28]~56_combout\ : std_logic;
SIGNAL \inst|nios2|E_logic_result[27]~30_combout\ : std_logic;
SIGNAL \inst|nios2|D_src1_reg[27]~45_combout\ : std_logic;
SIGNAL \inst|nios2|D_src1_reg[27]~46_combout\ : std_logic;
SIGNAL \inst|nios2|D_src1_reg[27]~47_combout\ : std_logic;
SIGNAL \inst|nios2|M_rot_step1[28]~9_combout\ : std_logic;
SIGNAL \inst|nios2|Mn_rot_step2[0]~2_combout\ : std_logic;
SIGNAL \inst|nios2|A_rot~10_combout\ : std_logic;
SIGNAL \inst|nios2|A_shift_rot_result~20_combout\ : std_logic;
SIGNAL \inst|nios2|A_shift_rot_result~21_combout\ : std_logic;
SIGNAL \inst|nios2|A_mul_result[0]~32_combout\ : std_logic;
SIGNAL \inst|nios2|A_wr_data_unfiltered[0]~50_combout\ : std_logic;
SIGNAL \inst|pio_led|readdata[0]~3_combout\ : std_logic;
SIGNAL \inst|rsp_xbar_mux_001|src_data[0]~6_combout\ : std_logic;
SIGNAL \inst|width_adapter_001|data_reg~15_combout\ : std_logic;
SIGNAL \inst|nios2|A_slow_inst_result[0]~1_combout\ : std_logic;
SIGNAL \inst|nios2|M_inst_result~31_combout\ : std_logic;
SIGNAL \inst|nios2|M_ctrl_exception~q\ : std_logic;
SIGNAL \inst|nios2|E_iw[6]~feeder_combout\ : std_logic;
SIGNAL \inst|nios2|E_op_wrctl~combout\ : std_logic;
SIGNAL \inst|nios2|M_ctrl_wrctl_inst~q\ : std_logic;
SIGNAL \inst|nios2|M_wrctl_status~combout\ : std_logic;
SIGNAL \inst|nios2|A_status_reg_pie_inst_nxt~0_combout\ : std_logic;
SIGNAL \inst|nios2|M_op_eret~2_combout\ : std_logic;
SIGNAL \inst|nios2|M_iw[13]~feeder_combout\ : std_logic;
SIGNAL \inst|nios2|M_iw[12]~feeder_combout\ : std_logic;
SIGNAL \inst|nios2|M_op_eret~0_combout\ : std_logic;
SIGNAL \inst|nios2|M_op_eret~3_combout\ : std_logic;
SIGNAL \inst|nios2|A_status_reg_pie_inst_nxt~1_combout\ : std_logic;
SIGNAL \inst|nios2|A_status_reg_pie_inst_nxt~2_combout\ : std_logic;
SIGNAL \inst|nios2|A_status_reg_pie_inst_nxt~3_combout\ : std_logic;
SIGNAL \inst|nios2|A_status_reg_pie~q\ : std_logic;
SIGNAL \inst|nios2|M_ctrl_crst~q\ : std_logic;
SIGNAL \inst|nios2|A_estatus_reg_pie_inst_nxt~1_combout\ : std_logic;
SIGNAL \inst|nios2|A_estatus_reg_pie~q\ : std_logic;
SIGNAL \inst|nios2|A_ienable_reg_irq0~0_combout\ : std_logic;
SIGNAL \inst|nios2|A_ienable_reg_irq0~q\ : std_logic;
SIGNAL \inst|nios2|A_ipending_reg_irq0_nxt~0_combout\ : std_logic;
SIGNAL \inst|nios2|A_ipending_reg_irq0~q\ : std_logic;
SIGNAL \inst|nios2|D_control_reg_rddata_muxed[0]~1_combout\ : std_logic;
SIGNAL \inst|nios2|D_control_reg_rddata_muxed[0]~2_combout\ : std_logic;
SIGNAL \inst|nios2|M_control_reg_rddata[0]~feeder_combout\ : std_logic;
SIGNAL \inst|nios2|A_wr_data_unfiltered[0]~51_combout\ : std_logic;
SIGNAL \inst|nios2|A_wr_data_unfiltered[0]~52_combout\ : std_logic;
SIGNAL \inst|nios2|A_wr_data_unfiltered[0]~124_combout\ : std_logic;
SIGNAL \inst|nios2|D_src1_reg[8]~6_combout\ : std_logic;
SIGNAL \inst|nios2|D_src1_reg[8]~7_combout\ : std_logic;
SIGNAL \inst|nios2|D_src1_reg[8]~8_combout\ : std_logic;
SIGNAL \inst|nios2|D_br_taken_waddr_partial[6]~23_combout\ : std_logic;
SIGNAL \inst|nios2|D_extra_pc[6]~18_combout\ : std_logic;
SIGNAL \inst|nios2|M_pipe_flush_waddr_nxt[6]~5_combout\ : std_logic;
SIGNAL \inst|nios2|M_pipe_flush_waddr[6]~3_combout\ : std_logic;
SIGNAL \inst|nios2|E_pc[6]~feeder_combout\ : std_logic;
SIGNAL \inst|nios2|F_ic_tag_rd_addr_nxt[3]~15_combout\ : std_logic;
SIGNAL \inst|nios2|E_regnum_b_cmp_F~0_combout\ : std_logic;
SIGNAL \inst|nios2|Equal297~0_combout\ : std_logic;
SIGNAL \inst|nios2|E_regnum_b_cmp_F~combout\ : std_logic;
SIGNAL \inst|nios2|M_regnum_b_cmp_D~feeder_combout\ : std_logic;
SIGNAL \inst|nios2|M_regnum_b_cmp_D~q\ : std_logic;
SIGNAL \inst|nios2|A_regnum_b_cmp_F~1_combout\ : std_logic;
SIGNAL \inst|nios2|A_regnum_b_cmp_F~0_combout\ : std_logic;
SIGNAL \inst|nios2|A_regnum_b_cmp_F~3_combout\ : std_logic;
SIGNAL \inst|nios2|W_regnum_b_cmp_D~q\ : std_logic;
SIGNAL \inst|nios2|D_src2_reg[30]~23_combout\ : std_logic;
SIGNAL \inst|nios2|D_src2_reg[14]~86_combout\ : std_logic;
SIGNAL \inst|nios2|D_src2_reg[14]~87_combout\ : std_logic;
SIGNAL \inst|nios2|E_src2[14]~14_combout\ : std_logic;
SIGNAL \inst|nios2|D_src2_imm[14]~13_combout\ : std_logic;
SIGNAL \inst|nios2|E_logic_result[14]~12_combout\ : std_logic;
SIGNAL \inst|nios2|E_alu_result[14]~13_combout\ : std_logic;
SIGNAL \inst|nios2|D_src1_reg[14]~84_combout\ : std_logic;
SIGNAL \inst|nios2|D_src1_reg[14]~85_combout\ : std_logic;
SIGNAL \inst|nios2|D_src1_reg[14]~86_combout\ : std_logic;
SIGNAL \inst|nios2|Add17|auto_generated|_~29_combout\ : std_logic;
SIGNAL \inst|nios2|Add17|auto_generated|_~30_combout\ : std_logic;
SIGNAL \inst|nios2|Add17|auto_generated|result_int[11]~23\ : std_logic;
SIGNAL \inst|nios2|Add17|auto_generated|result_int[12]~25\ : std_logic;
SIGNAL \inst|nios2|Add17|auto_generated|result_int[13]~27\ : std_logic;
SIGNAL \inst|nios2|Add17|auto_generated|result_int[14]~29\ : std_logic;
SIGNAL \inst|nios2|Add17|auto_generated|result_int[15]~31\ : std_logic;
SIGNAL \inst|nios2|Add17|auto_generated|result_int[16]~32_combout\ : std_logic;
SIGNAL \inst|nios2|F_pc_plus_one[11]~23\ : std_logic;
SIGNAL \inst|nios2|F_pc_plus_one[12]~24_combout\ : std_logic;
SIGNAL \inst|nios2|Add1~5\ : std_logic;
SIGNAL \inst|nios2|Add1~7\ : std_logic;
SIGNAL \inst|nios2|Add1~8_combout\ : std_logic;
SIGNAL \inst|nios2|D_extra_pc[13]~11_combout\ : std_logic;
SIGNAL \inst|nios2|E_alu_result[15]~12_combout\ : std_logic;
SIGNAL \inst|nios2|D_src1_reg[15]~83_combout\ : std_logic;
SIGNAL \inst|nios2|F_pc_nxt~9_combout\ : std_logic;
SIGNAL \inst|nios2|F_pc_nxt~10_combout\ : std_logic;
SIGNAL \inst|nios2|F_pc_nxt~11_combout\ : std_logic;
SIGNAL \inst|nios2|M_pipe_flush_waddr_nxt[13]~10_combout\ : std_logic;
SIGNAL \inst|nios2|M_pipe_flush_waddr[13]~13_combout\ : std_logic;
SIGNAL \inst|nios2|E_pc[13]~feeder_combout\ : std_logic;
SIGNAL \inst|nios2|F_pc_plus_one[12]~25\ : std_logic;
SIGNAL \inst|nios2|F_pc_plus_one[13]~26_combout\ : std_logic;
SIGNAL \inst|nios2|Add1~9\ : std_logic;
SIGNAL \inst|nios2|Add1~11\ : std_logic;
SIGNAL \inst|nios2|Add1~12_combout\ : std_logic;
SIGNAL \inst|nios2|F_pc_nxt~15_combout\ : std_logic;
SIGNAL \inst|nios2|F_pc_nxt~16_combout\ : std_logic;
SIGNAL \inst|nios2|F_pc_nxt~17_combout\ : std_logic;
SIGNAL \inst|nios2|E_ctrl_jmp_indirect~q\ : std_logic;
SIGNAL \inst|nios2|M_pipe_flush_waddr[15]~15_combout\ : std_logic;
SIGNAL \inst|nios2|E_pc[15]~feeder_combout\ : std_logic;
SIGNAL \inst|nios2|F_pc_plus_one[13]~27\ : std_logic;
SIGNAL \inst|nios2|F_pc_plus_one[14]~29\ : std_logic;
SIGNAL \inst|nios2|F_pc_plus_one[15]~31\ : std_logic;
SIGNAL \inst|nios2|F_pc_plus_one[16]~33\ : std_logic;
SIGNAL \inst|nios2|F_pc_plus_one[17]~34_combout\ : std_logic;
SIGNAL \inst|nios2|D_extra_pc[17]~7_combout\ : std_logic;
SIGNAL \inst|nios2|E_alu_result[19]~8_combout\ : std_logic;
SIGNAL \inst|nios2|Add17|auto_generated|result_int[20]~40_combout\ : std_logic;
SIGNAL \inst|nios2|D_src1_reg[19]~71_combout\ : std_logic;
SIGNAL \inst|nios2|Add1~16_combout\ : std_logic;
SIGNAL \inst|nios2|F_pc_nxt~21_combout\ : std_logic;
SIGNAL \inst|nios2|F_pc_nxt~22_combout\ : std_logic;
SIGNAL \inst|nios2|F_pc_nxt~23_combout\ : std_logic;
SIGNAL \inst|nios2|M_pipe_flush_waddr_nxt[17]~14_combout\ : std_logic;
SIGNAL \inst|nios2|M_pipe_flush_waddr[17]~17_combout\ : std_logic;
SIGNAL \inst|nios2|E_pc[17]~feeder_combout\ : std_logic;
SIGNAL \inst|nios2|F_pc_plus_one[17]~35\ : std_logic;
SIGNAL \inst|nios2|F_pc_plus_one[18]~37\ : std_logic;
SIGNAL \inst|nios2|F_pc_plus_one[19]~38_combout\ : std_logic;
SIGNAL \inst|nios2|Add1~19\ : std_logic;
SIGNAL \inst|nios2|Add1~20_combout\ : std_logic;
SIGNAL \inst|nios2|F_pc_nxt~28_combout\ : std_logic;
SIGNAL \inst|nios2|F_pc_nxt~29_combout\ : std_logic;
SIGNAL \inst|nios2|M_pipe_flush_waddr_nxt[19]~16_combout\ : std_logic;
SIGNAL \inst|nios2|M_pipe_flush_waddr[19]~19_combout\ : std_logic;
SIGNAL \inst|nios2|E_pc[19]~feeder_combout\ : std_logic;
SIGNAL \inst|nios2|F_pc_plus_one[19]~39\ : std_logic;
SIGNAL \inst|nios2|F_pc_plus_one[20]~41\ : std_logic;
SIGNAL \inst|nios2|F_pc_plus_one[21]~42_combout\ : std_logic;
SIGNAL \inst|nios2|F_pc_plus_one[20]~40_combout\ : std_logic;
SIGNAL \inst|nios2|Add1~21\ : std_logic;
SIGNAL \inst|nios2|Add1~23\ : std_logic;
SIGNAL \inst|nios2|Add1~24_combout\ : std_logic;
SIGNAL \inst|nios2|D_extra_pc[21]~3_combout\ : std_logic;
SIGNAL \inst|nios2|M_pipe_flush_waddr_nxt[21]~18_combout\ : std_logic;
SIGNAL \inst|nios2|M_pipe_flush_waddr[21]~21_combout\ : std_logic;
SIGNAL \inst|nios2|E_pc[21]~feeder_combout\ : std_logic;
SIGNAL \inst|nios2|F_pc_nxt~38_combout\ : std_logic;
SIGNAL \inst|nios2|F_pc_plus_one[21]~43\ : std_logic;
SIGNAL \inst|nios2|F_pc_plus_one[22]~44_combout\ : std_logic;
SIGNAL \inst|nios2|D_extra_pc[22]~2_combout\ : std_logic;
SIGNAL \inst|nios2|M_pipe_flush_waddr_nxt[22]~22_combout\ : std_logic;
SIGNAL \inst|nios2|M_pipe_flush_waddr[22]~22_combout\ : std_logic;
SIGNAL \inst|nios2|E_pc[22]~feeder_combout\ : std_logic;
SIGNAL \inst|nios2|F_pc_plus_one[22]~45\ : std_logic;
SIGNAL \inst|nios2|F_pc_plus_one[23]~46_combout\ : std_logic;
SIGNAL \inst|nios2|F_pc_nxt~39_combout\ : std_logic;
SIGNAL \inst|nios2|F_pc_nxt~40_combout\ : std_logic;
SIGNAL \inst|nios2|F_pc_nxt~41_combout\ : std_logic;
SIGNAL \inst|nios2|Add1~25\ : std_logic;
SIGNAL \inst|nios2|Add1~27\ : std_logic;
SIGNAL \inst|nios2|Add1~28_combout\ : std_logic;
SIGNAL \inst|nios2|D_extra_pc[23]~1_combout\ : std_logic;
SIGNAL \inst|nios2|M_pipe_flush_waddr_nxt[23]~23_combout\ : std_logic;
SIGNAL \inst|nios2|M_pipe_flush_waddr_nxt[23]~24_combout\ : std_logic;
SIGNAL \inst|nios2|E_pc[23]~feeder_combout\ : std_logic;
SIGNAL \inst|nios2|M_pipe_flush_waddr_nxt[23]~25_combout\ : std_logic;
SIGNAL \inst|nios2|M_pipe_flush_waddr[23]~_wirecell_combout\ : std_logic;
SIGNAL \inst|nios2|ic_fill_tag[13]~feeder_combout\ : std_logic;
SIGNAL \inst|addr_router|Equal1~0_combout\ : std_logic;
SIGNAL \inst|nios2|F_pc_nxt~32_combout\ : std_logic;
SIGNAL \inst|nios2|D_extra_pc[20]~4_combout\ : std_logic;
SIGNAL \inst|nios2|M_pipe_flush_waddr_nxt[20]~17_combout\ : std_logic;
SIGNAL \inst|nios2|M_pipe_flush_waddr[20]~20_combout\ : std_logic;
SIGNAL \inst|nios2|E_pc[20]~feeder_combout\ : std_logic;
SIGNAL \inst|addr_router|Equal1~1_combout\ : std_logic;
SIGNAL \inst|nios2|F_pc_nxt~3_combout\ : std_logic;
SIGNAL \inst|nios2|F_pc_nxt~4_combout\ : std_logic;
SIGNAL \inst|nios2|F_pc_nxt~5_combout\ : std_logic;
SIGNAL \inst|nios2|M_pipe_flush_waddr[11]~11_combout\ : std_logic;
SIGNAL \inst|nios2|E_pc[11]~feeder_combout\ : std_logic;
SIGNAL \inst|nios2|F_pc_nxt~6_combout\ : std_logic;
SIGNAL \inst|nios2|F_pc_nxt~7_combout\ : std_logic;
SIGNAL \inst|nios2|F_pc_nxt~8_combout\ : std_logic;
SIGNAL \inst|nios2|D_extra_pc[12]~12_combout\ : std_logic;
SIGNAL \inst|nios2|M_pipe_flush_waddr_nxt[12]~9_combout\ : std_logic;
SIGNAL \inst|nios2|M_pipe_flush_waddr[12]~12_combout\ : std_logic;
SIGNAL \inst|nios2|E_pc[12]~feeder_combout\ : std_logic;
SIGNAL \inst|addr_router|Equal1~3_combout\ : std_logic;
SIGNAL \inst|addr_router|Equal1~4_combout\ : std_logic;
SIGNAL \inst|cmd_xbar_demux|src0_valid~0_combout\ : std_logic;
SIGNAL \inst|cmd_xbar_mux|src_valid~0_combout\ : std_logic;
SIGNAL \inst|cmd_xbar_mux|WideOr1~combout\ : std_logic;
SIGNAL \inst|nios2_jtag_debug_module_translator|wait_latency_counter[1]~5_combout\ : std_logic;
SIGNAL \inst|nios2_jtag_debug_module_translator|wait_latency_counter~6_combout\ : std_logic;
SIGNAL \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_ocimem|comb~0_combout\ : std_logic;
SIGNAL \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_avalon_reg|take_action_oci_intr_mask_reg~0_combout\ : std_logic;
SIGNAL \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_avalon_reg|oci_reg_readdata~0_combout\ : std_logic;
SIGNAL \inst|nios2|the_kernel_nios2_nios2_oci|readdata[17]~26_combout\ : std_logic;
SIGNAL \inst|nios2|F_iw[21]~24_combout\ : std_logic;
SIGNAL \inst|nios2|F_pc_plus_one[23]~47\ : std_logic;
SIGNAL \inst|nios2|F_pc_plus_one[24]~48_combout\ : std_logic;
SIGNAL \inst|nios2|Add1~29\ : std_logic;
SIGNAL \inst|nios2|Add1~30_combout\ : std_logic;
SIGNAL \inst|nios2|D_extra_pc[24]~0_combout\ : std_logic;
SIGNAL \inst|nios2|E_logic_result[26]~0_combout\ : std_logic;
SIGNAL \inst|nios2|E_alu_result[26]~1_combout\ : std_logic;
SIGNAL \inst|nios2|Add17|auto_generated|result_int[27]~54_combout\ : std_logic;
SIGNAL \inst|nios2|D_src1_reg[26]~48_combout\ : std_logic;
SIGNAL \inst|nios2|D_src1_reg[26]~49_combout\ : std_logic;
SIGNAL \inst|nios2|D_src1_reg[26]~50_combout\ : std_logic;
SIGNAL \inst|nios2|F_pc_nxt~44_combout\ : std_logic;
SIGNAL \inst|nios2|M_pipe_flush_waddr_nxt[24]~26_combout\ : std_logic;
SIGNAL \inst|nios2|M_pipe_flush_waddr[24]~23_combout\ : std_logic;
SIGNAL \inst|nios2|E_pc[24]~feeder_combout\ : std_logic;
SIGNAL \inst|nios2|ic_fill_valid_bits_nxt[0]~11_combout\ : std_logic;
SIGNAL \inst|nios2|ic_tag_clr_valid_bits_nxt~combout\ : std_logic;
SIGNAL \inst|nios2|ic_fill_valid_bits_nxt[0]~12_combout\ : std_logic;
SIGNAL \inst|nios2|ic_tag_clr_valid_bits_nxt~2_combout\ : std_logic;
SIGNAL \inst|nios2|ic_fill_valid_bits_en~combout\ : std_logic;
SIGNAL \inst|nios2|ic_tag_wraddress[5]~5_combout\ : std_logic;
SIGNAL \inst|nios2|ic_tag_wraddress_nxt[0]~2_combout\ : std_logic;
SIGNAL \inst|nios2|ic_tag_wraddress_nxt[0]~3_combout\ : std_logic;
SIGNAL \inst|nios2|ic_tag_wraddress[1]~feeder_combout\ : std_logic;
SIGNAL \inst|nios2|ic_tag_wraddress[2]~feeder_combout\ : std_logic;
SIGNAL \inst|nios2|ic_tag_wraddress[3]~feeder_combout\ : std_logic;
SIGNAL \inst|nios2|ic_tag_wraddress[4]~feeder_combout\ : std_logic;
SIGNAL \inst|nios2|ic_tag_wraddress_nxt[6]~4_combout\ : std_logic;
SIGNAL \inst|nios2|ic_tag_wraddress_nxt[6]~5_combout\ : std_logic;
SIGNAL \inst|nios2|ic_fill_valid_bits_nxt[1]~9_combout\ : std_logic;
SIGNAL \inst|nios2|ic_fill_valid_bits_nxt[1]~10_combout\ : std_logic;
SIGNAL \inst|nios2|ic_fill_valid_bits_nxt[2]~7_combout\ : std_logic;
SIGNAL \inst|nios2|ic_fill_valid_bits_nxt[2]~8_combout\ : std_logic;
SIGNAL \inst|nios2|ic_fill_valid_bits_nxt[3]~13_combout\ : std_logic;
SIGNAL \inst|nios2|ic_fill_valid_bits_nxt[3]~14_combout\ : std_logic;
SIGNAL \inst|nios2|ic_fill_valid_bits_nxt[4]~3_combout\ : std_logic;
SIGNAL \inst|nios2|ic_fill_valid_bits_nxt[4]~4_combout\ : std_logic;
SIGNAL \inst|nios2|ic_fill_valid_bits_nxt[5]~0_combout\ : std_logic;
SIGNAL \inst|nios2|ic_fill_valid_bits_nxt[5]~1_combout\ : std_logic;
SIGNAL \inst|nios2|Equal241~0_combout\ : std_logic;
SIGNAL \inst|nios2|ic_fill_valid_bits_nxt[6]~2_combout\ : std_logic;
SIGNAL \inst|nios2|ic_fill_valid_bits_nxt[7]~5_combout\ : std_logic;
SIGNAL \inst|nios2|ic_fill_valid_bits_nxt[7]~6_combout\ : std_logic;
SIGNAL \inst|nios2|F_pc_plus_one[14]~28_combout\ : std_logic;
SIGNAL \inst|nios2|Add1~10_combout\ : std_logic;
SIGNAL \inst|nios2|F_pc_nxt~12_combout\ : std_logic;
SIGNAL \inst|nios2|F_pc_nxt~13_combout\ : std_logic;
SIGNAL \inst|nios2|F_pc_nxt~14_combout\ : std_logic;
SIGNAL \inst|nios2|D_extra_pc[14]~10_combout\ : std_logic;
SIGNAL \inst|nios2|M_pipe_flush_waddr_nxt[14]~11_combout\ : std_logic;
SIGNAL \inst|nios2|M_pipe_flush_waddr[14]~14_combout\ : std_logic;
SIGNAL \inst|nios2|E_pc[14]~feeder_combout\ : std_logic;
SIGNAL \inst|nios2|ic_fill_tag[5]~feeder_combout\ : std_logic;
SIGNAL \inst|nios2|F_pc_nxt~20_combout\ : std_logic;
SIGNAL \inst|nios2|Add1~14_combout\ : std_logic;
SIGNAL \inst|nios2|D_extra_pc[16]~8_combout\ : std_logic;
SIGNAL \inst|nios2|M_pipe_flush_waddr_nxt[16]~13_combout\ : std_logic;
SIGNAL \inst|nios2|M_pipe_flush_waddr[16]~16_combout\ : std_logic;
SIGNAL \inst|nios2|E_pc[16]~feeder_combout\ : std_logic;
SIGNAL \inst|nios2|F_pc_nxt~26_combout\ : std_logic;
SIGNAL \inst|nios2|M_pipe_flush_waddr_nxt[18]~15_combout\ : std_logic;
SIGNAL \inst|nios2|M_pipe_flush_waddr[18]~18_combout\ : std_logic;
SIGNAL \inst|nios2|E_pc[18]~feeder_combout\ : std_logic;
SIGNAL \inst|nios2|F_ic_hit~0_combout\ : std_logic;
SIGNAL \inst|nios2|F_ic_hit~2_combout\ : std_logic;
SIGNAL \inst|nios2|F_ic_hit~1_combout\ : std_logic;
SIGNAL \inst|nios2|F_ic_hit~4_combout\ : std_logic;
SIGNAL \inst|nios2|F_ic_hit~9_combout\ : std_logic;
SIGNAL \inst|nios2|D_iw_valid~q\ : std_logic;
SIGNAL \inst|nios2|F_pc[24]~0_combout\ : std_logic;
SIGNAL \inst|nios2|F_ic_tag_rd_addr_nxt[2]~9_combout\ : std_logic;
SIGNAL \inst|nios2|F_ic_tag_rd_addr_nxt[2]~10_combout\ : std_logic;
SIGNAL \inst|nios2|M_pipe_flush_waddr_nxt[5]~4_combout\ : std_logic;
SIGNAL \inst|nios2|M_pipe_flush_waddr[5]~2_combout\ : std_logic;
SIGNAL \inst|nios2|E_pc[5]~feeder_combout\ : std_logic;
SIGNAL \inst|nios2|F_ic_tag_rd_addr_nxt[2]~11_combout\ : std_logic;
SIGNAL \inst|nios2|E_regnum_a_cmp_F~0_combout\ : std_logic;
SIGNAL \inst|nios2|E_regnum_a_cmp_F~combout\ : std_logic;
SIGNAL \inst|nios2|M_regnum_a_cmp_D~feeder_combout\ : std_logic;
SIGNAL \inst|nios2|M_regnum_a_cmp_D~q\ : std_logic;
SIGNAL \inst|nios2|A_regnum_a_cmp_F~0_combout\ : std_logic;
SIGNAL \inst|nios2|A_regnum_a_cmp_F~2_combout\ : std_logic;
SIGNAL \inst|nios2|A_regnum_a_cmp_F~3_combout\ : std_logic;
SIGNAL \inst|nios2|M_regnum_a_cmp_F~0_combout\ : std_logic;
SIGNAL \inst|nios2|M_wr_dst_reg_from_E~q\ : std_logic;
SIGNAL \inst|nios2|M_regnum_a_cmp_F~2_combout\ : std_logic;
SIGNAL \inst|nios2|M_regnum_a_cmp_F~3_combout\ : std_logic;
SIGNAL \inst|nios2|A_regnum_a_cmp_D~q\ : std_logic;
SIGNAL \inst|nios2|W_regnum_a_cmp_D~q\ : std_logic;
SIGNAL \inst|nios2|E_src1[10]~1_combout\ : std_logic;
SIGNAL \inst|nios2|D_src1_reg[23]~58_combout\ : std_logic;
SIGNAL \inst|nios2|D_src1_reg[23]~59_combout\ : std_logic;
SIGNAL \inst|nios2|Add17|auto_generated|result_int[24]~48_combout\ : std_logic;
SIGNAL \inst|nios2|D_src2[23]~56_combout\ : std_logic;
SIGNAL \inst|nios2|D_src2[23]~37_combout\ : std_logic;
SIGNAL \inst|nios2|D_src2[23]~38_combout\ : std_logic;
SIGNAL \inst|nios2|E_logic_result[23]~3_combout\ : std_logic;
SIGNAL \inst|nios2|E_alu_result[23]~4_combout\ : std_logic;
SIGNAL \inst|nios2|d_address_tag_field[12]~3_combout\ : std_logic;
SIGNAL \inst|nios2|A_dc_actual_tag[12]~feeder_combout\ : std_logic;
SIGNAL \inst|nios2|d_address_tag_field[14]~1_combout\ : std_logic;
SIGNAL \inst|nios2|A_dc_actual_tag[14]~feeder_combout\ : std_logic;
SIGNAL \inst|nios2|A_dc_wb_tag[14]~feeder_combout\ : std_logic;
SIGNAL \inst|nios2|d_address_tag_field[13]~2_combout\ : std_logic;
SIGNAL \inst|nios2|A_dc_actual_tag[13]~feeder_combout\ : std_logic;
SIGNAL \inst|nios2|A_dc_wb_tag[13]~feeder_combout\ : std_logic;
SIGNAL \inst|addr_router_001|Equal1~0_combout\ : std_logic;
SIGNAL \inst|nios2|d_address_tag_field[9]~6_combout\ : std_logic;
SIGNAL \inst|nios2|A_dc_wb_tag[9]~feeder_combout\ : std_logic;
SIGNAL \inst|nios2|d_address_tag_field[10]~5_combout\ : std_logic;
SIGNAL \inst|nios2|A_dc_actual_tag[10]~feeder_combout\ : std_logic;
SIGNAL \inst|nios2|A_dc_wb_tag[10]~feeder_combout\ : std_logic;
SIGNAL \inst|nios2|d_address_tag_field[8]~7_combout\ : std_logic;
SIGNAL \inst|nios2|A_dc_wb_tag[8]~feeder_combout\ : std_logic;
SIGNAL \inst|addr_router_001|Equal1~1_combout\ : std_logic;
SIGNAL \inst|nios2|d_address_tag_field[4]~11_combout\ : std_logic;
SIGNAL \inst|nios2|A_dc_actual_tag[4]~feeder_combout\ : std_logic;
SIGNAL \inst|nios2|A_dc_wb_tag[4]~feeder_combout\ : std_logic;
SIGNAL \inst|nios2|d_address_tag_field[6]~9_combout\ : std_logic;
SIGNAL \inst|nios2|A_dc_wb_tag[6]~feeder_combout\ : std_logic;
SIGNAL \inst|addr_router_001|Equal1~2_combout\ : std_logic;
SIGNAL \inst|addr_router_001|Equal1~4_combout\ : std_logic;
SIGNAL \inst|addr_router_001|Equal3~1_combout\ : std_logic;
SIGNAL \inst|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~1_combout\ : std_logic;
SIGNAL \inst|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~2_combout\ : std_logic;
SIGNAL \inst|jtag_uart|av_waitrequest~0_combout\ : std_logic;
SIGNAL \inst|jtag_uart|av_waitrequest~1_combout\ : std_logic;
SIGNAL \inst|jtag_uart|av_waitrequest~q\ : std_logic;
SIGNAL \inst|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0_combout\ : std_logic;
SIGNAL \inst|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg~0_combout\ : std_logic;
SIGNAL \inst|rsp_xbar_mux_001|src_payload~48_combout\ : std_logic;
SIGNAL \inst|rsp_xbar_mux_001|src_payload~49_combout\ : std_logic;
SIGNAL \inst|nios2|A_slow_inst_result[4]~4_combout\ : std_logic;
SIGNAL \inst|nios2|M_inst_result[4]~25_combout\ : std_logic;
SIGNAL \inst|nios2|A_wr_data_unfiltered[4]~42_combout\ : std_logic;
SIGNAL \inst|nios2|A_wr_data_unfiltered[4]~43_combout\ : std_logic;
SIGNAL \inst|nios2|A_wr_data_unfiltered[4]~121_combout\ : std_logic;
SIGNAL \inst|nios2|D_src2_reg[4]~38_combout\ : std_logic;
SIGNAL \inst|nios2|D_src2_reg[4]~39_combout\ : std_logic;
SIGNAL \inst|nios2|E_src2[4]~4_combout\ : std_logic;
SIGNAL \inst|nios2|E_src2[4]~feeder_combout\ : std_logic;
SIGNAL \inst|nios2|D_src2_imm[4]~6_combout\ : std_logic;
SIGNAL \inst|nios2|E_logic_result[4]~22_combout\ : std_logic;
SIGNAL \inst|nios2|D_src1_reg[4]~20_combout\ : std_logic;
SIGNAL \inst|nios2|M_pipe_flush_waddr[2]~9_combout\ : std_logic;
SIGNAL \inst|nios2|E_pc[2]~feeder_combout\ : std_logic;
SIGNAL \inst|nios2|F_ic_data_rd_addr_nxt[2]~11_combout\ : std_logic;
SIGNAL \inst|nios2|D_br_taken_waddr_partial[0]~11_combout\ : std_logic;
SIGNAL \inst|nios2|D_extra_pc[0]~24_combout\ : std_logic;
SIGNAL \inst|nios2|E_alu_result[2]~25_combout\ : std_logic;
SIGNAL \inst|nios2|D_src1_reg[2]~26_combout\ : std_logic;
SIGNAL \inst|nios2|E_logic_result[2]~24_combout\ : std_logic;
SIGNAL \inst|nios2|the_kernel_nios2_test_bench|Equal0~0_combout\ : std_logic;
SIGNAL \inst|nios2|E_logic_result[21]~5_combout\ : std_logic;
SIGNAL \inst|nios2|E_logic_result[20]~6_combout\ : std_logic;
SIGNAL \inst|nios2|the_kernel_nios2_test_bench|Equal0~2_combout\ : std_logic;
SIGNAL \inst|nios2|the_kernel_nios2_test_bench|Equal0~1_combout\ : std_logic;
SIGNAL \inst|nios2|the_kernel_nios2_test_bench|Equal0~4_combout\ : std_logic;
SIGNAL \inst|nios2|E_logic_result[6]~20_combout\ : std_logic;
SIGNAL \inst|nios2|E_logic_result[9]~17_combout\ : std_logic;
SIGNAL \inst|nios2|the_kernel_nios2_test_bench|Equal0~6_combout\ : std_logic;
SIGNAL \inst|nios2|E_logic_result[10]~16_combout\ : std_logic;
SIGNAL \inst|nios2|the_kernel_nios2_test_bench|Equal0~5_combout\ : std_logic;
SIGNAL \inst|nios2|the_kernel_nios2_test_bench|Equal0~10_combout\ : std_logic;
SIGNAL \inst|nios2|Add17|auto_generated|result_int[31]~63\ : std_logic;
SIGNAL \inst|nios2|Add17|auto_generated|result_int[32]~65\ : std_logic;
SIGNAL \inst|nios2|Add17|auto_generated|result_int[33]~66_combout\ : std_logic;
SIGNAL \inst|nios2|M_pipe_flush_nxt~0_combout\ : std_logic;
SIGNAL \inst|nios2|E_br_mispredict~0_combout\ : std_logic;
SIGNAL \inst|nios2|M_br_mispredict~q\ : std_logic;
SIGNAL \inst|nios2|M_br_mispredict~_wirecell_combout\ : std_logic;
SIGNAL \inst|nios2|E_br_result~0_combout\ : std_logic;
SIGNAL \inst|nios2|M_br_cond_taken_history[0]~0_combout\ : std_logic;
SIGNAL \inst|nios2|D_bht_ptr[0]~feeder_combout\ : std_logic;
SIGNAL \inst|nios2|E_bht_ptr[0]~feeder_combout\ : std_logic;
SIGNAL \inst|nios2|F_ic_data_rd_addr_nxt[1]~4_combout\ : std_logic;
SIGNAL \inst|nios2|F_ic_data_rd_addr_nxt[1]~5_combout\ : std_logic;
SIGNAL \inst|nios2|F_ic_data_rd_addr_nxt[1]~6_combout\ : std_logic;
SIGNAL \inst|nios2|D_bht_ptr[1]~feeder_combout\ : std_logic;
SIGNAL \inst|nios2|M_bht_ptr_unfiltered[1]~feeder_combout\ : std_logic;
SIGNAL \inst|nios2|E_bht_ptr[2]~feeder_combout\ : std_logic;
SIGNAL \inst|nios2|M_bht_ptr_unfiltered[2]~feeder_combout\ : std_logic;
SIGNAL \inst|nios2|M_pipe_flush_waddr_nxt[3]~2_combout\ : std_logic;
SIGNAL \inst|nios2|M_pipe_flush_waddr[3]~0_combout\ : std_logic;
SIGNAL \inst|nios2|E_pc[3]~feeder_combout\ : std_logic;
SIGNAL \inst|nios2|E_bht_ptr[3]~feeder_combout\ : std_logic;
SIGNAL \inst|nios2|M_bht_ptr_unfiltered[3]~feeder_combout\ : std_logic;
SIGNAL \inst|nios2|D_br_taken_waddr_partial[4]~19_combout\ : std_logic;
SIGNAL \inst|nios2|F_pc_plus_one[4]~8_combout\ : std_logic;
SIGNAL \inst|nios2|D_extra_pc[4]~20_combout\ : std_logic;
SIGNAL \inst|nios2|M_pipe_flush_waddr_nxt[4]~3_combout\ : std_logic;
SIGNAL \inst|nios2|M_pipe_flush_waddr[4]~1_combout\ : std_logic;
SIGNAL \inst|nios2|E_pc[4]~feeder_combout\ : std_logic;
SIGNAL \inst|nios2|M_br_cond_taken_history[3]~feeder_combout\ : std_logic;
SIGNAL \inst|nios2|M_br_cond_taken_history[4]~feeder_combout\ : std_logic;
SIGNAL \inst|nios2|D_bht_ptr[4]~feeder_combout\ : std_logic;
SIGNAL \inst|nios2|E_bht_ptr[4]~feeder_combout\ : std_logic;
SIGNAL \inst|nios2|M_bht_ptr_unfiltered[4]~feeder_combout\ : std_logic;
SIGNAL \inst|nios2|D_bht_ptr[5]~feeder_combout\ : std_logic;
SIGNAL \inst|nios2|E_bht_ptr[5]~feeder_combout\ : std_logic;
SIGNAL \inst|nios2|M_bht_ptr_unfiltered[5]~feeder_combout\ : std_logic;
SIGNAL \inst|nios2|M_br_cond_taken_history[6]~feeder_combout\ : std_logic;
SIGNAL \inst|nios2|D_bht_ptr[6]~feeder_combout\ : std_logic;
SIGNAL \inst|nios2|E_bht_ptr[6]~feeder_combout\ : std_logic;
SIGNAL \inst|nios2|E_bht_ptr[7]~feeder_combout\ : std_logic;
SIGNAL \inst|nios2|M_bht_ptr_unfiltered[7]~feeder_combout\ : std_logic;
SIGNAL \inst|nios2|E_bht_data[0]~feeder_combout\ : std_logic;
SIGNAL \inst|nios2|M_bht_data[0]~feeder_combout\ : std_logic;
SIGNAL \inst|nios2|M_bht_wr_data_unfiltered[1]~0_combout\ : std_logic;
SIGNAL \inst|nios2|F_ctrl_br~0_combout\ : std_logic;
SIGNAL \inst|nios2|D_ctrl_br~q\ : std_logic;
SIGNAL \inst|nios2|D_br_pred_taken~0_combout\ : std_logic;
SIGNAL \inst|nios2|F_pc[24]~1_combout\ : std_logic;
SIGNAL \inst|nios2|D_br_taken_waddr_partial[8]~27_combout\ : std_logic;
SIGNAL \inst|nios2|F_ic_tag_rd_addr_nxt[5]~20_combout\ : std_logic;
SIGNAL \inst|nios2|F_ic_tag_rd_addr_nxt[5]~21_combout\ : std_logic;
SIGNAL \inst|nios2|F_ic_tag_rd_addr_nxt[5]~22_combout\ : std_logic;
SIGNAL \inst|nios2|M_pipe_flush_waddr[8]~5_combout\ : std_logic;
SIGNAL \inst|nios2|E_pc[8]~feeder_combout\ : std_logic;
SIGNAL \inst|nios2|F_ic_tag_rd_addr_nxt[5]~23_combout\ : std_logic;
SIGNAL \inst|nios2|ic_tag_wraddress[5]~4_combout\ : std_logic;
SIGNAL \inst|nios2|F_iw[2]~9_combout\ : std_logic;
SIGNAL \inst|nios2|Equal171~2_combout\ : std_logic;
SIGNAL \inst|nios2|D_ctrl_logic~1_combout\ : std_logic;
SIGNAL \inst|nios2|D_ctrl_crst~0_combout\ : std_logic;
SIGNAL \inst|nios2|E_ctrl_crst~q\ : std_logic;
SIGNAL \inst|nios2|D_br_taken_waddr_partial[7]~25_combout\ : std_logic;
SIGNAL \inst|nios2|D_extra_pc[7]~17_combout\ : std_logic;
SIGNAL \inst|nios2|M_pipe_flush_waddr_nxt[7]~6_combout\ : std_logic;
SIGNAL \inst|nios2|M_pipe_flush_waddr[7]~4_combout\ : std_logic;
SIGNAL \inst|nios2|E_pc[7]~feeder_combout\ : std_logic;
SIGNAL \inst|nios2|F_ic_tag_rd_addr_nxt[4]~19_combout\ : std_logic;
SIGNAL \inst|nios2|ic_tag_wraddress[4]~3_combout\ : std_logic;
SIGNAL \inst|nios2|F_iw[3]~11_combout\ : std_logic;
SIGNAL \inst|nios2|Equal171~0_combout\ : std_logic;
SIGNAL \inst|nios2|D_ctrl_cmp~0_combout\ : std_logic;
SIGNAL \inst|nios2|D_ctrl_alu_subtract~1_combout\ : std_logic;
SIGNAL \inst|nios2|D_ctrl_cmp~1_combout\ : std_logic;
SIGNAL \inst|nios2|E_ctrl_cmp~q\ : std_logic;
SIGNAL \inst|nios2|E_alu_result~0_combout\ : std_logic;
SIGNAL \inst|nios2|F_pc_plus_one[8]~16_combout\ : std_logic;
SIGNAL \inst|nios2|D_extra_pc[8]~16_combout\ : std_logic;
SIGNAL \inst|nios2|E_alu_result[10]~17_combout\ : std_logic;
SIGNAL \inst|nios2|d_address_line_field[5]~0_combout\ : std_logic;
SIGNAL \inst|nios2|A_dc_wb_line[5]~feeder_combout\ : std_logic;
SIGNAL \inst|nios2|the_kernel_nios2_nios2_oci|readdata[22]~14_combout\ : std_logic;
SIGNAL \inst|nios2|M_regnum_b_cmp_F~1_combout\ : std_logic;
SIGNAL \inst|nios2|M_regnum_b_cmp_F~0_combout\ : std_logic;
SIGNAL \inst|nios2|M_regnum_b_cmp_F~3_combout\ : std_logic;
SIGNAL \inst|nios2|A_regnum_b_cmp_D~q\ : std_logic;
SIGNAL \inst|nios2|D_src2_reg[30]~22_combout\ : std_logic;
SIGNAL \inst|nios2|D_src2_reg[6]~34_combout\ : std_logic;
SIGNAL \inst|nios2|D_src2_reg[6]~35_combout\ : std_logic;
SIGNAL \inst|nios2|E_src2[6]~6_combout\ : std_logic;
SIGNAL \inst|nios2|E_src2[6]~feeder_combout\ : std_logic;
SIGNAL \inst|nios2|D_src2_imm[6]~4_combout\ : std_logic;
SIGNAL \inst|nios2|Add17|auto_generated|_~4_combout\ : std_logic;
SIGNAL \inst|nios2|Add17|auto_generated|result_int[7]~14_combout\ : std_logic;
SIGNAL \inst|nios2|E_alu_result[6]~21_combout\ : std_logic;
SIGNAL \inst|nios2|D_src1_reg[6]~14_combout\ : std_logic;
SIGNAL \inst|nios2|F_iw[10]~19_combout\ : std_logic;
SIGNAL \inst|nios2|F_ic_tag_rd_addr_nxt[1]~4_combout\ : std_logic;
SIGNAL \inst|nios2|F_ic_tag_rd_addr_nxt[1]~5_combout\ : std_logic;
SIGNAL \inst|nios2|F_ic_tag_rd_addr_nxt[1]~6_combout\ : std_logic;
SIGNAL \inst|nios2|F_ic_tag_rd_addr_nxt[1]~7_combout\ : std_logic;
SIGNAL \inst|nios2|ic_tag_wraddress[1]~0_combout\ : std_logic;
SIGNAL \inst|nios2|F_iw[12]~18_combout\ : std_logic;
SIGNAL \inst|nios2|E_ctrl_jmp_indirect_nxt~0_combout\ : std_logic;
SIGNAL \inst|nios2|E_valid_jmp_indirect~2_combout\ : std_logic;
SIGNAL \inst|nios2|E_valid_jmp_indirect~q\ : std_logic;
SIGNAL \inst|nios2|F_ic_tag_rd_addr_nxt[0]~0_combout\ : std_logic;
SIGNAL \inst|nios2|F_iw[9]~20_combout\ : std_logic;
SIGNAL \inst|nios2|F_ic_tag_rd_addr_nxt[0]~1_combout\ : std_logic;
SIGNAL \inst|nios2|F_ic_tag_rd_addr_nxt[0]~2_combout\ : std_logic;
SIGNAL \inst|nios2|F_ic_tag_rd_addr_nxt[0]~3_combout\ : std_logic;
SIGNAL \inst|nios2|ic_tag_wraddress_nxt~1_combout\ : std_logic;
SIGNAL \inst|nios2|F_iw[5]~10_combout\ : std_logic;
SIGNAL \inst|nios2|Equal2~0_combout\ : std_logic;
SIGNAL \inst|nios2|Equal2~1_combout\ : std_logic;
SIGNAL \inst|nios2|F_ctrl_implicit_dst_eretaddr~5_combout\ : std_logic;
SIGNAL \inst|nios2|D_ctrl_implicit_dst_eretaddr~q\ : std_logic;
SIGNAL \inst|nios2|D_dst_regnum[4]~2_combout\ : std_logic;
SIGNAL \inst|nios2|D_dst_regnum[4]~3_combout\ : std_logic;
SIGNAL \inst|nios2|Equal300~0_combout\ : std_logic;
SIGNAL \inst|nios2|D_wr_dst_reg~0_combout\ : std_logic;
SIGNAL \inst|nios2|D_regnum_a_cmp_F~1_combout\ : std_logic;
SIGNAL \inst|nios2|D_regnum_a_cmp_F~2_combout\ : std_logic;
SIGNAL \inst|nios2|D_regnum_a_cmp_F~3_combout\ : std_logic;
SIGNAL \inst|nios2|E_regnum_a_cmp_D~q\ : std_logic;
SIGNAL \inst|nios2|D_src1_reg[3]~23_combout\ : std_logic;
SIGNAL \inst|nios2|M_pipe_flush_waddr_nxt[1]~20_combout\ : std_logic;
SIGNAL \inst|nios2|M_pipe_flush_waddr[1]~7_combout\ : std_logic;
SIGNAL \inst|nios2|E_pc[1]~feeder_combout\ : std_logic;
SIGNAL \inst|nios2|F_ic_data_rd_addr_nxt[1]~7_combout\ : std_logic;
SIGNAL \inst|nios2|ic_fill_dp_offset_nxt[1]~0_combout\ : std_logic;
SIGNAL \inst|nios2|F_iw[15]~15_combout\ : std_logic;
SIGNAL \inst|nios2|D_ctrl_exception~0_combout\ : std_logic;
SIGNAL \inst|nios2|D_ctrl_exception~1_combout\ : std_logic;
SIGNAL \inst|nios2|Equal171~1_combout\ : std_logic;
SIGNAL \inst|nios2|D_ctrl_exception~2_combout\ : std_logic;
SIGNAL \inst|nios2|E_ctrl_exception~q\ : std_logic;
SIGNAL \inst|nios2|M_pipe_flush_waddr_nxt[0]~19_combout\ : std_logic;
SIGNAL \inst|nios2|M_pipe_flush_waddr[0]~8_combout\ : std_logic;
SIGNAL \inst|nios2|F_pc_plus_one[0]~0_combout\ : std_logic;
SIGNAL \inst|nios2|F_ic_data_rd_addr_nxt[0]~0_combout\ : std_logic;
SIGNAL \inst|nios2|F_ic_data_rd_addr_nxt[0]~1_combout\ : std_logic;
SIGNAL \inst|nios2|F_ic_data_rd_addr_nxt[0]~2_combout\ : std_logic;
SIGNAL \inst|nios2|F_ic_data_rd_addr_nxt[0]~3_combout\ : std_logic;
SIGNAL \inst|nios2|ic_fill_dp_offset_nxt[0]~3_combout\ : std_logic;
SIGNAL \inst|nios2|F_iw[11]~14_combout\ : std_logic;
SIGNAL \inst|nios2|E_ctrl_invalidate_i~1_combout\ : std_logic;
SIGNAL \inst|nios2|E_ctrl_invalidate_i~0_combout\ : std_logic;
SIGNAL \inst|nios2|E_ctrl_invalidate_i~2_combout\ : std_logic;
SIGNAL \inst|nios2|M_ctrl_invalidate_i~q\ : std_logic;
SIGNAL \inst|nios2|ic_fill_prevent_refill_nxt~combout\ : std_logic;
SIGNAL \inst|nios2|ic_fill_prevent_refill~q\ : std_logic;
SIGNAL \inst|nios2|D_kill~q\ : std_logic;
SIGNAL \inst|nios2|D_ic_fill_starting~0_combout\ : std_logic;
SIGNAL \inst|nios2|ic_fill_active_nxt~3_combout\ : std_logic;
SIGNAL \inst|nios2|ic_fill_active_nxt~4_combout\ : std_logic;
SIGNAL \inst|nios2|ic_fill_active~q\ : std_logic;
SIGNAL \inst|nios2|D_ic_fill_starting~1_combout\ : std_logic;
SIGNAL \inst|nios2|ic_fill_ap_cnt_nxt[0]~3_combout\ : std_logic;
SIGNAL \inst|nios2|ic_fill_ap_cnt_nxt[1]~2_combout\ : std_logic;
SIGNAL \inst|nios2|ic_fill_ap_cnt_nxt[2]~1_combout\ : std_logic;
SIGNAL \inst|nios2|Add6~0_combout\ : std_logic;
SIGNAL \inst|nios2|ic_fill_ap_cnt_nxt[3]~0_combout\ : std_logic;
SIGNAL \inst|nios2|i_read_nxt~0_combout\ : std_logic;
SIGNAL \inst|nios2|i_read_nxt~combout\ : std_logic;
SIGNAL \inst|nios2|i_read~q\ : std_logic;
SIGNAL \inst|nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent|rf_source_valid~0_combout\ : std_logic;
SIGNAL \inst|nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent|rf_source_valid~1_combout\ : std_logic;
SIGNAL \inst|nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~4_combout\ : std_logic;
SIGNAL \inst|nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~1_combout\ : std_logic;
SIGNAL \inst|nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~2_combout\ : std_logic;
SIGNAL \inst|nios2_jtag_debug_module_translator|read_latency_shift_reg~0_combout\ : std_logic;
SIGNAL \inst|rsp_xbar_demux|src0_valid~combout\ : std_logic;
SIGNAL \inst|nios2|F_iw[4]~12_combout\ : std_logic;
SIGNAL \inst|nios2|M_ctrl_ld_st_nxt~0_combout\ : std_logic;
SIGNAL \inst|nios2|E_ctrl_ld_st_bypass~1_combout\ : std_logic;
SIGNAL \inst|nios2|M_ctrl_ld_st_bypass~q\ : std_logic;
SIGNAL \inst|nios2|A_ctrl_ld_st_bypass~q\ : std_logic;
SIGNAL \inst|nios2|A_mem_bypass_pending~combout\ : std_logic;
SIGNAL \inst|nios2|d_byteenable_nxt[0]~2_combout\ : std_logic;
SIGNAL \inst|sdram_s1_translator_avalon_universal_slave_0_agent|WideOr0~0_combout\ : std_logic;
SIGNAL \inst|sdram|the_kernel_sdram_input_efifo_module|Equal0~0_combout\ : std_logic;
SIGNAL \inst|width_adapter|data_reg[9]~0_combout\ : std_logic;
SIGNAL \inst|sdram_s1_translator_avalon_universal_slave_0_agent|WideOr0~1_combout\ : std_logic;
SIGNAL \inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~1_combout\ : std_logic;
SIGNAL \inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~2_combout\ : std_logic;
SIGNAL \inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][82]~q\ : std_logic;
SIGNAL \inst|sdram_s1_translator_avalon_universal_slave_0_agent|comb~0_combout\ : std_logic;
SIGNAL \inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[6]~4_combout\ : std_logic;
SIGNAL \inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used~8_combout\ : std_logic;
SIGNAL \inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used~9_combout\ : std_logic;
SIGNAL \inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used~7_combout\ : std_logic;
SIGNAL \inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used~5_combout\ : std_logic;
SIGNAL \inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~15_combout\ : std_logic;
SIGNAL \inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][54]~q\ : std_logic;
SIGNAL \inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~9_combout\ : std_logic;
SIGNAL \inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][54]~q\ : std_logic;
SIGNAL \inst|width_adapter|address_reg~0_combout\ : std_logic;
SIGNAL \inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][19]~q\ : std_logic;
SIGNAL \inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~38_combout\ : std_logic;
SIGNAL \inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][19]~feeder_combout\ : std_logic;
SIGNAL \inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][19]~q\ : std_logic;
SIGNAL \inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~32_combout\ : std_logic;
SIGNAL \inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][19]~q\ : std_logic;
SIGNAL \inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~26_combout\ : std_logic;
SIGNAL \inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][19]~q\ : std_logic;
SIGNAL \inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~20_combout\ : std_logic;
SIGNAL \inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][19]~q\ : std_logic;
SIGNAL \inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~14_combout\ : std_logic;
SIGNAL \inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][19]~q\ : std_logic;
SIGNAL \inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~8_combout\ : std_logic;
SIGNAL \inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][19]~q\ : std_logic;
SIGNAL \inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~4_combout\ : std_logic;
SIGNAL \inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][19]~q\ : std_logic;
SIGNAL \inst|sdram_s1_translator_avalon_universal_slave_0_agent|uncompressor|burst_uncompress_address_base~0_combout\ : std_logic;
SIGNAL \inst|sdram_s1_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[1]~0_combout\ : std_logic;
SIGNAL \inst|width_adapter_001|data_reg~7_combout\ : std_logic;
SIGNAL \inst|nios2|F_iw[7]~22_combout\ : std_logic;
SIGNAL \inst|nios2|E_iw[7]~feeder_combout\ : std_logic;
SIGNAL \inst|nios2|M_wrctl_bstatus~0_combout\ : std_logic;
SIGNAL \inst|nios2|A_ienable_reg_irq0_nxt~0_combout\ : std_logic;
SIGNAL \inst|nios2|A_valid_wrctl_ienable~q\ : std_logic;
SIGNAL \inst|nios2|F_iw~6_combout\ : std_logic;
SIGNAL \inst|nios2|F_iw[16]~7_combout\ : std_logic;
SIGNAL \inst|nios2|F_iw[16]~17_combout\ : std_logic;
SIGNAL \inst|nios2|Equal154~1_combout\ : std_logic;
SIGNAL \inst|nios2|D_ctrl_alu_subtract~0_combout\ : std_logic;
SIGNAL \inst|nios2|D_ctrl_alu_subtract~2_combout\ : std_logic;
SIGNAL \inst|nios2|D_ctrl_alu_subtract~3_combout\ : std_logic;
SIGNAL \inst|nios2|Equal80~0_combout\ : std_logic;
SIGNAL \inst|nios2|D_ctrl_alu_signed_comparison~0_combout\ : std_logic;
SIGNAL \inst|nios2|D_ctrl_alu_signed_comparison~1_combout\ : std_logic;
SIGNAL \inst|nios2|D_ctrl_alu_subtract~6_combout\ : std_logic;
SIGNAL \inst|nios2|E_ctrl_alu_subtract~q\ : std_logic;
SIGNAL \inst|nios2|D_op_cmplt~0_combout\ : std_logic;
SIGNAL \inst|nios2|Equal82~0_combout\ : std_logic;
SIGNAL \inst|nios2|D_ctrl_alu_signed_comparison~2_combout\ : std_logic;
SIGNAL \inst|nios2|E_ctrl_alu_signed_comparison~q\ : std_logic;
SIGNAL \inst|nios2|Add17|auto_generated|_~11_combout\ : std_logic;
SIGNAL \inst|nios2|Add17|auto_generated|result_int[32]~64_combout\ : std_logic;
SIGNAL \inst|nios2|E_ctrl_st_bypass~1_combout\ : std_logic;
SIGNAL \inst|nios2|M_ctrl_st_bypass~q\ : std_logic;
SIGNAL \inst|nios2|A_st_bypass_delayed_started~0_combout\ : std_logic;
SIGNAL \inst|nios2|A_st_bypass_delayed_started~q\ : std_logic;
SIGNAL \inst|nios2|d_write_nxt~2_combout\ : std_logic;
SIGNAL \inst|nios2|d_write_nxt~4_combout\ : std_logic;
SIGNAL \inst|nios2|d_write_nxt~3_combout\ : std_logic;
SIGNAL \inst|nios2|d_write~q\ : std_logic;
SIGNAL \inst|sysid_control_slave_translator|av_waitrequest_generated~0_combout\ : std_logic;
SIGNAL \inst|sysid_control_slave_translator|read_latency_shift_reg~1_combout\ : std_logic;
SIGNAL \inst|sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~1_combout\ : std_logic;
SIGNAL \inst|sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][101]~q\ : std_logic;
SIGNAL \inst|sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout\ : std_logic;
SIGNAL \inst|sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][101]~1_combout\ : std_logic;
SIGNAL \inst|sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][101]~q\ : std_logic;
SIGNAL \inst|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][101]~q\ : std_logic;
SIGNAL \inst|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout\ : std_logic;
SIGNAL \inst|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][101]~1_combout\ : std_logic;
SIGNAL \inst|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][101]~q\ : std_logic;
SIGNAL \inst|limiter_001|response_accepted~1_combout\ : std_logic;
SIGNAL \inst|limiter_001|response_accepted~0_combout\ : std_logic;
SIGNAL \inst|limiter_001|response_accepted~3_combout\ : std_logic;
SIGNAL \inst|limiter_001|pending_response_count[0]~5_combout\ : std_logic;
SIGNAL \inst|limiter_001|pending_response_count[1]~7_cout\ : std_logic;
SIGNAL \inst|limiter_001|pending_response_count[1]~9\ : std_logic;
SIGNAL \inst|limiter_001|pending_response_count[2]~11\ : std_logic;
SIGNAL \inst|limiter_001|pending_response_count[3]~12_combout\ : std_logic;
SIGNAL \inst|limiter_001|pending_response_count[3]~14_combout\ : std_logic;
SIGNAL \inst|limiter_001|pending_response_count[1]~8_combout\ : std_logic;
SIGNAL \inst|limiter_001|pending_response_count[2]~10_combout\ : std_logic;
SIGNAL \inst|limiter_001|has_pending_responses~0_combout\ : std_logic;
SIGNAL \inst|limiter_001|has_pending_responses~1_combout\ : std_logic;
SIGNAL \inst|limiter_001|has_pending_responses~2_combout\ : std_logic;
SIGNAL \inst|limiter_001|has_pending_responses~q\ : std_logic;
SIGNAL \inst|cmd_xbar_demux_001|src1_valid~0_combout\ : std_logic;
SIGNAL \inst|cmd_xbar_demux_001|src1_valid~1_combout\ : std_logic;
SIGNAL \inst|cmd_xbar_mux_001|arb|grant[1]~1_combout\ : std_logic;
SIGNAL \inst|sdram_s1_translator_avalon_universal_slave_0_agent|local_read~0_combout\ : std_logic;
SIGNAL \inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|write~0_combout\ : std_logic;
SIGNAL \inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used~3_combout\ : std_logic;
SIGNAL \inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[7]~0_combout\ : std_logic;
SIGNAL \inst|sdram_s1_translator_avalon_universal_slave_0_agent|cp_ready~0_combout\ : std_logic;
SIGNAL \inst|width_adapter|count~0_combout\ : std_logic;
SIGNAL \inst|width_adapter|use_reg~0_combout\ : std_logic;
SIGNAL \inst|width_adapter|use_reg~q\ : std_logic;
SIGNAL \inst|width_adapter|out_data[31]~3_combout\ : std_logic;
SIGNAL \inst|sdram|the_kernel_sdram_input_efifo_module|entry_0[30]~feeder_combout\ : std_logic;
SIGNAL \inst|sdram|the_kernel_sdram_input_efifo_module|always2~0_combout\ : std_logic;
SIGNAL \inst|sdram|the_kernel_sdram_input_efifo_module|always2~1_combout\ : std_logic;
SIGNAL \inst|sdram_s1_translator_avalon_universal_slave_0_agent|m0_write~0_combout\ : std_logic;
SIGNAL \inst|sdram_s1_translator_avalon_universal_slave_0_agent|m0_write~combout\ : std_logic;
SIGNAL \inst|sdram|the_kernel_sdram_input_efifo_module|always2~2_combout\ : std_logic;
SIGNAL \inst|sdram|the_kernel_sdram_input_efifo_module|wr_address~0_combout\ : std_logic;
SIGNAL \inst|sdram|the_kernel_sdram_input_efifo_module|wr_address~q\ : std_logic;
SIGNAL \inst|sdram|the_kernel_sdram_input_efifo_module|entry_0[42]~0_combout\ : std_logic;
SIGNAL \inst|sdram|the_kernel_sdram_input_efifo_module|rd_address~0_combout\ : std_logic;
SIGNAL \inst|sdram|the_kernel_sdram_input_efifo_module|rd_address~q\ : std_logic;
SIGNAL \inst|sdram|the_kernel_sdram_input_efifo_module|entry_1[42]~0_combout\ : std_logic;
SIGNAL \inst|sdram|the_kernel_sdram_input_efifo_module|rd_data[30]~4_combout\ : std_logic;
SIGNAL \inst|sdram|active_rnw~2_combout\ : std_logic;
SIGNAL \inst|sdram|active_rnw~3_combout\ : std_logic;
SIGNAL \inst|width_adapter|out_data[30]~4_combout\ : std_logic;
SIGNAL \inst|sdram|the_kernel_sdram_input_efifo_module|rd_data[29]~5_combout\ : std_logic;
SIGNAL \inst|sdram|pending~2_combout\ : std_logic;
SIGNAL \inst|width_adapter|out_data[29]~1_combout\ : std_logic;
SIGNAL \inst|sdram|the_kernel_sdram_input_efifo_module|rd_data[28]~2_combout\ : std_logic;
SIGNAL \inst|width_adapter|out_data[42]~2_combout\ : std_logic;
SIGNAL \inst|sdram|the_kernel_sdram_input_efifo_module|rd_data[41]~3_combout\ : std_logic;
SIGNAL \inst|sdram|pending~1_combout\ : std_logic;
SIGNAL \inst|width_adapter|out_data[28]~0_combout\ : std_logic;
SIGNAL \inst|sdram|the_kernel_sdram_input_efifo_module|rd_data[27]~0_combout\ : std_logic;
SIGNAL \inst|sdram|the_kernel_sdram_input_efifo_module|entry_0[42]~feeder_combout\ : std_logic;
SIGNAL \inst|sdram|the_kernel_sdram_input_efifo_module|rd_data[42]~1_combout\ : std_logic;
SIGNAL \inst|sdram|active_rnw~q\ : std_logic;
SIGNAL \inst|sdram|pending~0_combout\ : std_logic;
SIGNAL \inst|sdram|pending~4_combout\ : std_logic;
SIGNAL \inst|sdram|pending~10_combout\ : std_logic;
SIGNAL \inst|sdram|Selector27~1_combout\ : std_logic;
SIGNAL \inst|sdram|Selector27~2_combout\ : std_logic;
SIGNAL \inst|sdram|WideOr8~0_combout\ : std_logic;
SIGNAL \inst|sdram|Selector27~4_combout\ : std_logic;
SIGNAL \inst|sdram|Selector27~3_combout\ : std_logic;
SIGNAL \inst|sdram|Selector27~6_combout\ : std_logic;
SIGNAL \inst|sdram|m_state.000001000~q\ : std_logic;
SIGNAL \inst|sdram|WideOr9~0_combout\ : std_logic;
SIGNAL \inst|sdram|Selector2~0_combout\ : std_logic;
SIGNAL \inst|sdram|Selector21~0_combout\ : std_logic;
SIGNAL \inst|sdram|Selector21~1_combout\ : std_logic;
SIGNAL \inst|sdram|m_cmd[1]~_Duplicate_1_q\ : std_logic;
SIGNAL \inst|sdram|Equal4~0_combout\ : std_logic;
SIGNAL \inst|sdram|rd_valid[1]~feeder_combout\ : std_logic;
SIGNAL \inst|sdram|rd_valid[2]~feeder_combout\ : std_logic;
SIGNAL \inst|sdram|za_valid~q\ : std_logic;
SIGNAL \inst|sdram_s1_translator_avalon_universal_slave_0_agent|rp_valid~combout\ : std_logic;
SIGNAL \inst|rsp_xbar_demux_001|src0_valid~0_combout\ : std_logic;
SIGNAL \inst|rsp_xbar_mux|WideOr1~combout\ : std_logic;
SIGNAL \inst|nios2|i_readdatavalid_d1~q\ : std_logic;
SIGNAL \inst|nios2|F_ctrl_a_not_src~8_combout\ : std_logic;
SIGNAL \inst|nios2|D_ctrl_a_not_src~q\ : std_logic;
SIGNAL \inst|nios2|D_src1_reg[9]~4_combout\ : std_logic;
SIGNAL \inst|nios2|D_src1_reg[9]~5_combout\ : std_logic;
SIGNAL \inst|nios2|Add17|auto_generated|result_int[10]~20_combout\ : std_logic;
SIGNAL \inst|nios2|E_alu_result[9]~18_combout\ : std_logic;
SIGNAL \inst|nios2|d_address_line_field[4]~1_combout\ : std_logic;
SIGNAL \inst|nios2|A_dc_wb_line[4]~feeder_combout\ : std_logic;
SIGNAL \inst|nios2|d_address_tag_field[1]~14_combout\ : std_logic;
SIGNAL \inst|nios2|A_dc_wb_tag[1]~feeder_combout\ : std_logic;
SIGNAL \inst|addr_router_001|Equal2~0_combout\ : std_logic;
SIGNAL \inst|addr_router_001|Equal2~2_combout\ : std_logic;
SIGNAL \inst|addr_router_001|src_channel[4]~3_combout\ : std_logic;
SIGNAL \inst|limiter_001|suppress~1_combout\ : std_logic;
SIGNAL \inst|addr_router_001|src_data[87]~0_combout\ : std_logic;
SIGNAL \inst|limiter_001|suppress~2_combout\ : std_logic;
SIGNAL \inst|nios2|A_dc_wb_update_av_writedata~1_combout\ : std_logic;
SIGNAL \inst|nios2|A_dc_rd_addr_cnt_nxt[0]~3_combout\ : std_logic;
SIGNAL \inst|nios2|A_dc_rd_addr_cnt[0]~0_combout\ : std_logic;
SIGNAL \inst|nios2|A_dc_rd_addr_cnt_nxt[1]~2_combout\ : std_logic;
SIGNAL \inst|nios2|Add15~0_combout\ : std_logic;
SIGNAL \inst|nios2|A_dc_rd_addr_cnt_nxt[3]~0_combout\ : std_logic;
SIGNAL \inst|nios2|d_read_nxt~2_combout\ : std_logic;
SIGNAL \inst|nios2|d_read~q\ : std_logic;
SIGNAL \inst|cmd_xbar_demux_001|src0_valid~0_combout\ : std_logic;
SIGNAL \inst|cmd_xbar_demux_001|src0_valid~1_combout\ : std_logic;
SIGNAL \inst|nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent|m0_write~0_combout\ : std_logic;
SIGNAL \inst|nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent|m0_write~1_combout\ : std_logic;
SIGNAL \inst|cmd_xbar_mux|update_grant~1_combout\ : std_logic;
SIGNAL \inst|cmd_xbar_mux|update_grant~2_combout\ : std_logic;
SIGNAL \inst|cmd_xbar_demux|src0_valid~1_combout\ : std_logic;
SIGNAL \inst|cmd_xbar_mux|arb|top_priority_reg[0]~0_combout\ : std_logic;
SIGNAL \inst|cmd_xbar_mux|arb|grant[0]~1_combout\ : std_logic;
SIGNAL \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_avalon_reg|Equal0~3_combout\ : std_logic;
SIGNAL \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_avalon_reg|oci_single_step_mode~0_combout\ : std_logic;
SIGNAL \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_avalon_reg|oci_single_step_mode~q\ : std_logic;
SIGNAL \inst|nios2|wait_for_one_post_bret_inst~1_combout\ : std_logic;
SIGNAL \inst|nios2|wait_for_one_post_bret_inst~q\ : std_logic;
SIGNAL \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_oci_debug|probepresent~0_combout\ : std_logic;
SIGNAL \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_oci_debug|probepresent~q\ : std_logic;
SIGNAL \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_oci_debug|jtag_break~1_combout\ : std_logic;
SIGNAL \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_oci_debug|jtag_break~q\ : std_logic;
SIGNAL \inst|nios2|hbreak_req~0_combout\ : std_logic;
SIGNAL \inst|nios2|latched_oci_tb_hbreak_req_next~2_combout\ : std_logic;
SIGNAL \inst|nios2|latched_oci_tb_hbreak_req~q\ : std_logic;
SIGNAL \inst|nios2|F_iw[14]~37_combout\ : std_logic;
SIGNAL \inst|nios2|Equal154~5_combout\ : std_logic;
SIGNAL \inst|nios2|D_ctrl_late_result~3_combout\ : std_logic;
SIGNAL \inst|nios2|D_ctrl_late_result~2_combout\ : std_logic;
SIGNAL \inst|nios2|D_ctrl_late_result~6_combout\ : std_logic;
SIGNAL \inst|nios2|D_ctrl_late_result~5_combout\ : std_logic;
SIGNAL \inst|nios2|E_ctrl_late_result~q\ : std_logic;
SIGNAL \inst|nios2|M_ctrl_late_result~q\ : std_logic;
SIGNAL \inst|nios2|D_data_depend~1_combout\ : std_logic;
SIGNAL \inst|nios2|D_data_depend~2_combout\ : std_logic;
SIGNAL \inst|nios2|D_valid~combout\ : std_logic;
SIGNAL \inst|nios2|E_valid_from_D~q\ : std_logic;
SIGNAL \inst|nios2|E_valid~0_combout\ : std_logic;
SIGNAL \inst|nios2|D_ctrl_flush_pipe_always~0_combout\ : std_logic;
SIGNAL \inst|nios2|D_ctrl_flush_pipe_always~1_combout\ : std_logic;
SIGNAL \inst|nios2|D_ctrl_flush_pipe_always~2_combout\ : std_logic;
SIGNAL \inst|nios2|D_ctrl_flush_pipe_always~3_combout\ : std_logic;
SIGNAL \inst|nios2|E_ctrl_flush_pipe_always~q\ : std_logic;
SIGNAL \inst|nios2|E_ctrl_br_cond~q\ : std_logic;
SIGNAL \inst|nios2|M_pipe_flush_nxt~1_combout\ : std_logic;
SIGNAL \inst|nios2|M_pipe_flush_nxt~2_combout\ : std_logic;
SIGNAL \inst|nios2|M_pipe_flush~q\ : std_logic;
SIGNAL \inst|nios2|F_kill~3_combout\ : std_logic;
SIGNAL \inst|nios2|F_kill~4_combout\ : std_logic;
SIGNAL \inst|nios2|F_kill~5_combout\ : std_logic;
SIGNAL \inst|nios2|F_issue~combout\ : std_logic;
SIGNAL \inst|nios2|D_issue~q\ : std_logic;
SIGNAL \inst|nios2|F_stall~combout\ : std_logic;
SIGNAL \inst|nios2|F_ctrl_b_is_dst~0_combout\ : std_logic;
SIGNAL \inst|nios2|D_ctrl_b_is_dst~q\ : std_logic;
SIGNAL \inst|nios2|D_src2_hazard_E~combout\ : std_logic;
SIGNAL \inst|nios2|E_src2[11]~11_combout\ : std_logic;
SIGNAL \inst|nios2|D_src2_imm[11]~16_combout\ : std_logic;
SIGNAL \inst|nios2|Add17|auto_generated|_~31_combout\ : std_logic;
SIGNAL \inst|nios2|Add17|auto_generated|result_int[12]~24_combout\ : std_logic;
SIGNAL \inst|nios2|D_extra_pc[9]~15_combout\ : std_logic;
SIGNAL \inst|nios2|E_alu_result[11]~16_combout\ : std_logic;
SIGNAL \inst|nios2|d_address_tag_field[0]~15_combout\ : std_logic;
SIGNAL \inst|nios2|A_dc_actual_tag[0]~feeder_combout\ : std_logic;
SIGNAL \inst|addr_router_001|Equal1~5_combout\ : std_logic;
SIGNAL \inst|addr_router_001|src_channel[1]~2_combout\ : std_logic;
SIGNAL \inst|cmd_xbar_demux_001|sink_ready~0_combout\ : std_logic;
SIGNAL \inst|cmd_xbar_demux_001|WideOr0~0_combout\ : std_logic;
SIGNAL \inst|pio_led_s1_translator|wait_latency_counter~4_combout\ : std_logic;
SIGNAL \inst|pio_led_s1_translator|wait_latency_counter~3_combout\ : std_logic;
SIGNAL \inst|cmd_xbar_demux_001|WideOr0~1_combout\ : std_logic;
SIGNAL \inst|cmd_xbar_demux_001|WideOr0~2_combout\ : std_logic;
SIGNAL \inst|cmd_xbar_demux_001|WideOr0~combout\ : std_logic;
SIGNAL \inst|nios2|A_st_bypass_transfer_done~combout\ : std_logic;
SIGNAL \inst|nios2|A_mem_stall_stop_nxt~0_combout\ : std_logic;
SIGNAL \inst|nios2|A_mem_stall_nxt~2_combout\ : std_logic;
SIGNAL \inst|nios2|M_dc_potential_hazard_after_st_unfiltered~4_combout\ : std_logic;
SIGNAL \inst|nios2|Add17|auto_generated|result_int[5]~10_combout\ : std_logic;
SIGNAL \inst|nios2|M_dc_potential_hazard_after_st_unfiltered~2_combout\ : std_logic;
SIGNAL \inst|nios2|Add17|auto_generated|result_int[3]~6_combout\ : std_logic;
SIGNAL \inst|nios2|M_dc_potential_hazard_after_st_unfiltered~1_combout\ : std_logic;
SIGNAL \inst|nios2|M_dc_potential_hazard_after_st_unfiltered~5_combout\ : std_logic;
SIGNAL \inst|nios2|E_ctrl_ld_st_bypass_or_dcache_management~1_combout\ : std_logic;
SIGNAL \inst|nios2|M_ctrl_ld_st_bypass_or_dcache_management~q\ : std_logic;
SIGNAL \inst|nios2|A_mem_stall_nxt~0_combout\ : std_logic;
SIGNAL \inst|nios2|A_mem_stall_nxt~3_combout\ : std_logic;
SIGNAL \inst|nios2|A_mem_stall_nxt~8_combout\ : std_logic;
SIGNAL \inst|nios2|A_mem_stall~q\ : std_logic;
SIGNAL \inst|nios2|always132~0_combout\ : std_logic;
SIGNAL \inst|nios2|A_mul_cnt_nxt[0]~2_combout\ : std_logic;
SIGNAL \inst|nios2|A_mul_cnt_nxt[2]~0_combout\ : std_logic;
SIGNAL \inst|nios2|A_mul_stall_nxt~0_combout\ : std_logic;
SIGNAL \inst|nios2|A_mul_stall_nxt~1_combout\ : std_logic;
SIGNAL \inst|nios2|A_mul_stall~q\ : std_logic;
SIGNAL \inst|nios2|A_dc_dcache_management_done_nxt~0_combout\ : std_logic;
SIGNAL \inst|nios2|d_address_tag_field_nxt~0_combout\ : std_logic;
SIGNAL \inst|nios2|d_address_tag_field[5]~10_combout\ : std_logic;
SIGNAL \inst|nios2|A_dc_actual_tag[5]~feeder_combout\ : std_logic;
SIGNAL \inst|width_adapter|out_data[34]~8_combout\ : std_logic;
SIGNAL \inst|sdram|the_kernel_sdram_input_efifo_module|rd_data[33]~9_combout\ : std_logic;
SIGNAL \inst|width_adapter|out_data[35]~7_combout\ : std_logic;
SIGNAL \inst|sdram|the_kernel_sdram_input_efifo_module|rd_data[34]~8_combout\ : std_logic;
SIGNAL \inst|sdram|pending~5_combout\ : std_logic;
SIGNAL \inst|nios2|d_address_tag_field[7]~8_combout\ : std_logic;
SIGNAL \inst|nios2|A_dc_actual_tag[7]~feeder_combout\ : std_logic;
SIGNAL \inst|nios2|A_dc_wb_tag[7]~feeder_combout\ : std_logic;
SIGNAL \inst|width_adapter|out_data[36]~10_combout\ : std_logic;
SIGNAL \inst|sdram|the_kernel_sdram_input_efifo_module|entry_0[35]~feeder_combout\ : std_logic;
SIGNAL \inst|sdram|the_kernel_sdram_input_efifo_module|rd_data[35]~11_combout\ : std_logic;
SIGNAL \inst|width_adapter|out_data[37]~9_combout\ : std_logic;
SIGNAL \inst|sdram|the_kernel_sdram_input_efifo_module|rd_data[36]~10_combout\ : std_logic;
SIGNAL \inst|sdram|pending~6_combout\ : std_logic;
SIGNAL \inst|width_adapter|out_data[39]~11_combout\ : std_logic;
SIGNAL \inst|sdram|the_kernel_sdram_input_efifo_module|rd_data[38]~12_combout\ : std_logic;
SIGNAL \inst|width_adapter|out_data[38]~12_combout\ : std_logic;
SIGNAL \inst|sdram|the_kernel_sdram_input_efifo_module|entry_0[37]~feeder_combout\ : std_logic;
SIGNAL \inst|sdram|the_kernel_sdram_input_efifo_module|rd_data[37]~13_combout\ : std_logic;
SIGNAL \inst|sdram|pending~7_combout\ : std_logic;
SIGNAL \inst|sdram|pending~9_combout\ : std_logic;
SIGNAL \inst|sdram|pending~combout\ : std_logic;
SIGNAL \inst|sdram|Selector32~0_combout\ : std_logic;
SIGNAL \inst|sdram|Selector32~1_combout\ : std_logic;
SIGNAL \inst|sdram|m_state.100000000~q\ : std_logic;
SIGNAL \inst|sdram|Selector26~0_combout\ : std_logic;
SIGNAL \inst|sdram|Selector26~2_combout\ : std_logic;
SIGNAL \inst|sdram|m_state.000000100~q\ : std_logic;
SIGNAL \inst|sdram|Selector33~1_combout\ : std_logic;
SIGNAL \inst|sdram|Selector33~2_combout\ : std_logic;
SIGNAL \inst|sdram|Selector33~3_combout\ : std_logic;
SIGNAL \inst|sdram|Selector33~4_combout\ : std_logic;
SIGNAL \inst|sdram|m_next.000000001~q\ : std_logic;
SIGNAL \inst|sdram|Selector24~1_combout\ : std_logic;
SIGNAL \inst|sdram|m_state.000000001~q\ : std_logic;
SIGNAL \inst|sdram|Selector39~0_combout\ : std_logic;
SIGNAL \inst|sdram|Selector39~1_combout\ : std_logic;
SIGNAL \inst|sdram|m_next~17_combout\ : std_logic;
SIGNAL \inst|sdram|Selector39~2_combout\ : std_logic;
SIGNAL \inst|sdram|Selector39~4_combout\ : std_logic;
SIGNAL \inst|sdram|Selector37~0_combout\ : std_logic;
SIGNAL \inst|sdram|Selector37~1_combout\ : std_logic;
SIGNAL \inst|sdram|Selector37~2_combout\ : std_logic;
SIGNAL \inst|sdram|Selector31~1_combout\ : std_logic;
SIGNAL \inst|sdram|m_state.010000000~q\ : std_logic;
SIGNAL \inst|sdram|Selector23~0_combout\ : std_logic;
SIGNAL \inst|sdram|ack_refresh_request~q\ : std_logic;
SIGNAL \inst|sdram|refresh_request~0_combout\ : std_logic;
SIGNAL \inst|sdram|refresh_request~q\ : std_logic;
SIGNAL \inst|sdram|Selector41~5_combout\ : std_logic;
SIGNAL \inst|sdram|Selector41~8_combout\ : std_logic;
SIGNAL \inst|sdram|Selector41~6_combout\ : std_logic;
SIGNAL \inst|sdram|Selector41~7_combout\ : std_logic;
SIGNAL \inst|sdram|f_pop~q\ : std_logic;
SIGNAL \inst|sdram|f_select~combout\ : std_logic;
SIGNAL \inst|sdram|the_kernel_sdram_input_efifo_module|entries[1]~2_combout\ : std_logic;
SIGNAL \inst|sdram|the_kernel_sdram_input_efifo_module|Equal1~0_combout\ : std_logic;
SIGNAL \inst|sdram|Selector33~0_combout\ : std_logic;
SIGNAL \inst|sdram|Selector38~2_combout\ : std_logic;
SIGNAL \inst|sdram|Selector38~3_combout\ : std_logic;
SIGNAL \inst|sdram|Selector38~4_combout\ : std_logic;
SIGNAL \inst|sdram|Selector31~0_combout\ : std_logic;
SIGNAL \inst|sdram|Selector27~0_combout\ : std_logic;
SIGNAL \inst|sdram|Selector35~0_combout\ : std_logic;
SIGNAL \inst|sdram|m_next.000010000~q\ : std_logic;
SIGNAL \inst|sdram|Selector28~0_combout\ : std_logic;
SIGNAL \inst|sdram|m_state.000010000~q\ : std_logic;
SIGNAL \inst|cmd_xbar_mux_001|src_payload~0_combout\ : std_logic;
SIGNAL \inst|width_adapter|out_data[15]~24_combout\ : std_logic;
SIGNAL \inst|sdram|the_kernel_sdram_input_efifo_module|entry_1[15]~feeder_combout\ : std_logic;
SIGNAL \inst|sdram|the_kernel_sdram_input_efifo_module|rd_data[15]~27_combout\ : std_logic;
SIGNAL \inst|sdram|Selector100~0_combout\ : std_logic;
SIGNAL \inst|sdram|Selector100~1_combout\ : std_logic;
SIGNAL \inst|sdram|oe~q\ : std_logic;
SIGNAL \inst|cmd_xbar_mux_001|src_payload~1_combout\ : std_logic;
SIGNAL \inst|width_adapter|out_data[14]~25_combout\ : std_logic;
SIGNAL \inst|sdram|the_kernel_sdram_input_efifo_module|entry_1[14]~feeder_combout\ : std_logic;
SIGNAL \inst|sdram|the_kernel_sdram_input_efifo_module|rd_data[14]~28_combout\ : std_logic;
SIGNAL \inst|sdram|m_data[14]~_Duplicate_1_q\ : std_logic;
SIGNAL \inst|sdram|Selector101~0_combout\ : std_logic;
SIGNAL \inst|sdram|Selector101~1_combout\ : std_logic;
SIGNAL \inst|sdram|oe~_Duplicate_1_q\ : std_logic;
SIGNAL \inst|sdram|m_data[13]~_Duplicate_1_q\ : std_logic;
SIGNAL \inst|cmd_xbar_mux_001|src_payload~2_combout\ : std_logic;
SIGNAL \inst|width_adapter|out_data[13]~26_combout\ : std_logic;
SIGNAL \inst|sdram|the_kernel_sdram_input_efifo_module|entry_1[13]~feeder_combout\ : std_logic;
SIGNAL \inst|sdram|the_kernel_sdram_input_efifo_module|rd_data[13]~29_combout\ : std_logic;
SIGNAL \inst|sdram|Selector102~0_combout\ : std_logic;
SIGNAL \inst|sdram|Selector102~1_combout\ : std_logic;
SIGNAL \inst|sdram|oe~_Duplicate_2_q\ : std_logic;
SIGNAL \inst|sdram|m_data[15]~0_combout\ : std_logic;
SIGNAL \inst|sdram|m_data[12]~_Duplicate_1_q\ : std_logic;
SIGNAL \inst|cmd_xbar_mux_001|src_payload~3_combout\ : std_logic;
SIGNAL \inst|width_adapter|out_data[12]~27_combout\ : std_logic;
SIGNAL \inst|sdram|the_kernel_sdram_input_efifo_module|rd_data[12]~30_combout\ : std_logic;
SIGNAL \inst|sdram|Selector103~0_combout\ : std_logic;
SIGNAL \inst|sdram|Selector103~1_combout\ : std_logic;
SIGNAL \inst|sdram|oe~_Duplicate_3_q\ : std_logic;
SIGNAL \inst|sdram|m_data[11]~_Duplicate_1_q\ : std_logic;
SIGNAL \inst|sdram|Selector104~0_combout\ : std_logic;
SIGNAL \inst|cmd_xbar_mux_001|src_payload~4_combout\ : std_logic;
SIGNAL \inst|width_adapter|out_data[11]~28_combout\ : std_logic;
SIGNAL \inst|sdram|the_kernel_sdram_input_efifo_module|entry_1[11]~feeder_combout\ : std_logic;
SIGNAL \inst|sdram|the_kernel_sdram_input_efifo_module|rd_data[11]~31_combout\ : std_logic;
SIGNAL \inst|sdram|Selector104~1_combout\ : std_logic;
SIGNAL \inst|sdram|oe~_Duplicate_4_q\ : std_logic;
SIGNAL \inst|cmd_xbar_mux_001|src_payload~5_combout\ : std_logic;
SIGNAL \inst|width_adapter|out_data[10]~29_combout\ : std_logic;
SIGNAL \inst|sdram|the_kernel_sdram_input_efifo_module|entry_1[10]~feeder_combout\ : std_logic;
SIGNAL \inst|sdram|the_kernel_sdram_input_efifo_module|rd_data[10]~32_combout\ : std_logic;
SIGNAL \inst|sdram|Selector105~0_combout\ : std_logic;
SIGNAL \inst|sdram|Selector105~1_combout\ : std_logic;
SIGNAL \inst|sdram|oe~_Duplicate_5_q\ : std_logic;
SIGNAL \inst|sdram|m_data[9]~_Duplicate_1_q\ : std_logic;
SIGNAL \inst|sdram|Selector106~0_combout\ : std_logic;
SIGNAL \inst|width_adapter|out_data[9]~30_combout\ : std_logic;
SIGNAL \inst|sdram|the_kernel_sdram_input_efifo_module|entry_1[9]~feeder_combout\ : std_logic;
SIGNAL \inst|sdram|the_kernel_sdram_input_efifo_module|rd_data[9]~33_combout\ : std_logic;
SIGNAL \inst|sdram|Selector106~1_combout\ : std_logic;
SIGNAL \inst|sdram|oe~_Duplicate_6_q\ : std_logic;
SIGNAL \inst|cmd_xbar_mux_001|src_payload~7_combout\ : std_logic;
SIGNAL \inst|width_adapter|out_data[8]~31_combout\ : std_logic;
SIGNAL \inst|sdram|the_kernel_sdram_input_efifo_module|entry_1[8]~feeder_combout\ : std_logic;
SIGNAL \inst|sdram|the_kernel_sdram_input_efifo_module|rd_data[8]~34_combout\ : std_logic;
SIGNAL \inst|sdram|Selector107~0_combout\ : std_logic;
SIGNAL \inst|sdram|Selector107~1_combout\ : std_logic;
SIGNAL \inst|sdram|oe~_Duplicate_7_q\ : std_logic;
SIGNAL \inst|sdram|m_data[7]~_Duplicate_1_q\ : std_logic;
SIGNAL \inst|sdram|Selector108~0_combout\ : std_logic;
SIGNAL \inst|sdram|Selector108~1_combout\ : std_logic;
SIGNAL \inst|sdram|oe~_Duplicate_8_q\ : std_logic;
SIGNAL \inst|width_adapter|out_data[6]~33_combout\ : std_logic;
SIGNAL \inst|sdram|the_kernel_sdram_input_efifo_module|entry_0[6]~feeder_combout\ : std_logic;
SIGNAL \inst|sdram|the_kernel_sdram_input_efifo_module|rd_data[6]~36_combout\ : std_logic;
SIGNAL \inst|sdram|Selector109~1_combout\ : std_logic;
SIGNAL \inst|sdram|oe~_Duplicate_9_q\ : std_logic;
SIGNAL \inst|width_adapter|out_data[5]~34_combout\ : std_logic;
SIGNAL \inst|sdram|the_kernel_sdram_input_efifo_module|rd_data[5]~37_combout\ : std_logic;
SIGNAL \inst|sdram|Selector110~1_combout\ : std_logic;
SIGNAL \inst|sdram|oe~_Duplicate_10_q\ : std_logic;
SIGNAL \inst|cmd_xbar_mux_001|src_payload~11_combout\ : std_logic;
SIGNAL \inst|width_adapter|out_data[4]~35_combout\ : std_logic;
SIGNAL \inst|sdram|the_kernel_sdram_input_efifo_module|rd_data[4]~38_combout\ : std_logic;
SIGNAL \inst|sdram|Selector111~1_combout\ : std_logic;
SIGNAL \inst|sdram|oe~_Duplicate_11_q\ : std_logic;
SIGNAL \inst|cmd_xbar_mux_001|src_payload~12_combout\ : std_logic;
SIGNAL \inst|width_adapter|out_data[3]~36_combout\ : std_logic;
SIGNAL \inst|sdram|the_kernel_sdram_input_efifo_module|entry_1[3]~feeder_combout\ : std_logic;
SIGNAL \inst|sdram|the_kernel_sdram_input_efifo_module|rd_data[3]~39_combout\ : std_logic;
SIGNAL \inst|sdram|m_data[3]~_Duplicate_1_q\ : std_logic;
SIGNAL \inst|sdram|Selector112~0_combout\ : std_logic;
SIGNAL \inst|sdram|Selector112~1_combout\ : std_logic;
SIGNAL \inst|sdram|oe~_Duplicate_12_q\ : std_logic;
SIGNAL \inst|cmd_xbar_mux_001|src_payload~13_combout\ : std_logic;
SIGNAL \inst|width_adapter|out_data[2]~37_combout\ : std_logic;
SIGNAL \inst|sdram|the_kernel_sdram_input_efifo_module|rd_data[2]~40_combout\ : std_logic;
SIGNAL \inst|sdram|Selector113~0_combout\ : std_logic;
SIGNAL \inst|sdram|Selector113~1_combout\ : std_logic;
SIGNAL \inst|sdram|oe~_Duplicate_13_q\ : std_logic;
SIGNAL \inst|cmd_xbar_mux_001|src_payload~14_combout\ : std_logic;
SIGNAL \inst|width_adapter|out_data[1]~38_combout\ : std_logic;
SIGNAL \inst|sdram|the_kernel_sdram_input_efifo_module|entry_1[1]~feeder_combout\ : std_logic;
SIGNAL \inst|sdram|the_kernel_sdram_input_efifo_module|rd_data[1]~41_combout\ : std_logic;
SIGNAL \inst|sdram|m_data[1]~_Duplicate_1_q\ : std_logic;
SIGNAL \inst|sdram|Selector114~0_combout\ : std_logic;
SIGNAL \inst|sdram|Selector114~1_combout\ : std_logic;
SIGNAL \inst|sdram|oe~_Duplicate_14_q\ : std_logic;
SIGNAL \inst|cmd_xbar_mux_001|src_payload~15_combout\ : std_logic;
SIGNAL \inst|width_adapter|out_data[0]~39_combout\ : std_logic;
SIGNAL \inst|sdram|the_kernel_sdram_input_efifo_module|entry_1[0]~feeder_combout\ : std_logic;
SIGNAL \inst|sdram|the_kernel_sdram_input_efifo_module|rd_data[0]~42_combout\ : std_logic;
SIGNAL \inst|sdram|Selector115~0_combout\ : std_logic;
SIGNAL \inst|sdram|Selector115~1_combout\ : std_logic;
SIGNAL \inst|sdram|oe~_Duplicate_15_q\ : std_logic;
SIGNAL \inst|sdram|Selector36~1_combout\ : std_logic;
SIGNAL \inst|sdram|Selector36~2_combout\ : std_logic;
SIGNAL \inst|sdram|m_next.010000000~q\ : std_logic;
SIGNAL \inst|sdram|Selector19~2_combout\ : std_logic;
SIGNAL \inst|sdram|Selector19~0_combout\ : std_logic;
SIGNAL \inst|sdram|Selector19~3_combout\ : std_logic;
SIGNAL \inst1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\ : std_logic;
SIGNAL \inst|pio_led|data_out[0]~feeder_combout\ : std_logic;
SIGNAL \inst|sdram|Selector85~2_combout\ : std_logic;
SIGNAL \inst|sdram|Selector85~3_combout\ : std_logic;
SIGNAL \inst|sdram|m_addr[12]~0_combout\ : std_logic;
SIGNAL \inst|sdram|Selector86~2_combout\ : std_logic;
SIGNAL \inst|sdram|Selector86~3_combout\ : std_logic;
SIGNAL \inst|sdram|Selector87~2_combout\ : std_logic;
SIGNAL \inst|sdram|Selector87~3_combout\ : std_logic;
SIGNAL \inst|sdram|Selector88~2_combout\ : std_logic;
SIGNAL \inst|sdram|Selector88~3_combout\ : std_logic;
SIGNAL \inst|sdram|m_addr[3]~1_combout\ : std_logic;
SIGNAL \inst|sdram|Selector89~0_combout\ : std_logic;
SIGNAL \inst|width_adapter|out_data[27]~15_combout\ : std_logic;
SIGNAL \inst|sdram|the_kernel_sdram_input_efifo_module|entry_0[26]~feeder_combout\ : std_logic;
SIGNAL \inst|sdram|the_kernel_sdram_input_efifo_module|rd_data[26]~16_combout\ : std_logic;
SIGNAL \inst|sdram|Selector89~1_combout\ : std_logic;
SIGNAL \inst|width_adapter|out_data[26]~16_combout\ : std_logic;
SIGNAL \inst|sdram|the_kernel_sdram_input_efifo_module|entry_0[25]~feeder_combout\ : std_logic;
SIGNAL \inst|sdram|the_kernel_sdram_input_efifo_module|rd_data[25]~17_combout\ : std_logic;
SIGNAL \inst|sdram|Selector90~0_combout\ : std_logic;
SIGNAL \inst|sdram|Selector90~1_combout\ : std_logic;
SIGNAL \inst|width_adapter|out_data[25]~17_combout\ : std_logic;
SIGNAL \inst|sdram|the_kernel_sdram_input_efifo_module|entry_0[24]~feeder_combout\ : std_logic;
SIGNAL \inst|sdram|the_kernel_sdram_input_efifo_module|rd_data[24]~18_combout\ : std_logic;
SIGNAL \inst|sdram|Selector91~1_combout\ : std_logic;
SIGNAL \inst|width_adapter|out_data[24]~18_combout\ : std_logic;
SIGNAL \inst|sdram|the_kernel_sdram_input_efifo_module|entry_0[23]~feeder_combout\ : std_logic;
SIGNAL \inst|sdram|the_kernel_sdram_input_efifo_module|rd_data[23]~19_combout\ : std_logic;
SIGNAL \inst|sdram|Selector92~0_combout\ : std_logic;
SIGNAL \inst|sdram|Selector92~1_combout\ : std_logic;
SIGNAL \inst|width_adapter|out_data[23]~19_combout\ : std_logic;
SIGNAL \inst|sdram|the_kernel_sdram_input_efifo_module|entry_0[22]~feeder_combout\ : std_logic;
SIGNAL \inst|sdram|the_kernel_sdram_input_efifo_module|rd_data[22]~20_combout\ : std_logic;
SIGNAL \inst|sdram|Selector93~0_combout\ : std_logic;
SIGNAL \inst|width_adapter|out_data[33]~5_combout\ : std_logic;
SIGNAL \inst|sdram|the_kernel_sdram_input_efifo_module|rd_data[32]~6_combout\ : std_logic;
SIGNAL \inst|sdram|Selector93~1_combout\ : std_logic;
SIGNAL \inst|sdram|Selector94~0_combout\ : std_logic;
SIGNAL \inst|width_adapter|out_data[22]~20_combout\ : std_logic;
SIGNAL \inst|sdram|the_kernel_sdram_input_efifo_module|rd_data[21]~21_combout\ : std_logic;
SIGNAL \inst|sdram|Selector94~1_combout\ : std_logic;
SIGNAL \inst|width_adapter|out_data[21]~21_combout\ : std_logic;
SIGNAL \inst|sdram|the_kernel_sdram_input_efifo_module|entry_0[20]~feeder_combout\ : std_logic;
SIGNAL \inst|sdram|the_kernel_sdram_input_efifo_module|rd_data[20]~22_combout\ : std_logic;
SIGNAL \inst|sdram|Selector95~0_combout\ : std_logic;
SIGNAL \inst|sdram|Selector95~1_combout\ : std_logic;
SIGNAL \inst|sdram|Selector96~0_combout\ : std_logic;
SIGNAL \inst|width_adapter|out_data[20]~22_combout\ : std_logic;
SIGNAL \inst|sdram|the_kernel_sdram_input_efifo_module|entry_0[19]~feeder_combout\ : std_logic;
SIGNAL \inst|sdram|the_kernel_sdram_input_efifo_module|rd_data[19]~23_combout\ : std_logic;
SIGNAL \inst|sdram|Selector96~1_combout\ : std_logic;
SIGNAL \inst|width_adapter|out_data[19]~23_combout\ : std_logic;
SIGNAL \inst|sdram|the_kernel_sdram_input_efifo_module|entry_0[18]~feeder_combout\ : std_logic;
SIGNAL \inst|sdram|the_kernel_sdram_input_efifo_module|rd_data[18]~24_combout\ : std_logic;
SIGNAL \inst|sdram|Selector97~0_combout\ : std_logic;
SIGNAL \inst|sdram|Selector97~1_combout\ : std_logic;
SIGNAL \inst|sdram|Selector98~0_combout\ : std_logic;
SIGNAL \inst|sdram|WideOr16~0_combout\ : std_logic;
SIGNAL \inst|sdram|Selector99~0_combout\ : std_logic;
SIGNAL \inst|sdram|comb~0_combout\ : std_logic;
SIGNAL \inst|sdram|comb~1_combout\ : std_logic;
SIGNAL \inst|sdram|the_kernel_sdram_input_efifo_module|rd_data[17]~25_combout\ : std_logic;
SIGNAL \inst|sdram|Selector116~0_combout\ : std_logic;
SIGNAL \inst|sdram|comb~2_combout\ : std_logic;
SIGNAL \inst|sdram|comb~3_combout\ : std_logic;
SIGNAL \inst|sdram|the_kernel_sdram_input_efifo_module|rd_data[16]~26_combout\ : std_logic;
SIGNAL \inst|sdram|Selector117~0_combout\ : std_logic;
SIGNAL \altera_reserved_tms~input_o\ : std_logic;
SIGNAL \altera_internal_jtag~TDO\ : std_logic;
SIGNAL \inst|sysid_control_slave_translator|read_latency_shift_reg\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst|pio_led_s1_translator|read_latency_shift_reg\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst|sdram_s1_translator_avalon_universal_slave_0_agent|uncompressor|p1_burst_uncompress_address_offset\ : std_logic_vector(26 DOWNTO 0);
SIGNAL \inst|limiter|last_dest_id\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \inst|cmd_xbar_mux_001|saved_grant\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst|nios2|ic_fill_ap_offset\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \inst|nios2|d_address_tag_field\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \inst|nios2|M_src1\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \inst|nios2|F_bht_ptr_nxt\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \inst|nios2|E_bht_ptr\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \inst|nios2|D_pc_plus_one\ : std_logic_vector(24 DOWNTO 0);
SIGNAL \inst|nios2|D_br_taken_waddr_partial\ : std_logic_vector(10 DOWNTO 0);
SIGNAL \inst|nios2|A_shift_rot_result\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \inst|nios2|A_mul_partial_prod\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \inst|nios2|kernel_nios2_ic_data|the_altsyncram|auto_generated|q_b\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_ocimem|kernel_nios2_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_b\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \inst|sdram|m_count\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \inst|sdram|active_dqm\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst|jtag_uart|kernel_jtag_uart_alt_jtag_atlantic|count\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \inst|nios2_jtag_debug_module_translator|av_readdata_pre\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \inst|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \inst|width_adapter|byteen_reg\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_sysclk|the_altera_std_synchronizer2|dreg\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst|pio_led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst|limiter_001|last_dest_id\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \inst|nios2|ic_fill_line\ : std_logic_vector(6 DOWNTO 0);
SIGNAL \inst|nios2|i_readdata_d1\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \inst|nios2|d_writedata\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \inst|nios2|d_address_line_field\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \inst|nios2|M_rot_mask\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \inst|nios2|M_br_cond_taken_history\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \inst|nios2|E_src2_reg\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \inst|nios2|E_iw\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \inst|nios2|E_alu_result\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \inst|nios2|A_mem_byte_en\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \inst|nios2|A_dc_actual_tag\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \inst|nios2|kernel_nios2_dc_tag|the_altsyncram|auto_generated|q_b\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \inst|nios2|kernel_nios2_dc_victim|the_altsyncram|auto_generated|q_b\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_avalon_reg|oci_ienable\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \inst|sdram|za_data\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \inst|sdram|m_data\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \inst|sdram|m_addr\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst|sdram|i_addr\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst|sdram|the_kernel_sdram_input_efifo_module|entries\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst|jtag_uart|av_readdata\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \inst|jtag_uart|kernel_jtag_uart_alt_jtag_atlantic|wdata\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \inst|pio_led|data_out\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \inst|nios2_jtag_debug_module_translator|read_latency_shift_reg\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst|sdram_s1_translator_avalon_universal_slave_0_agent|uncompressor|burst_uncompress_address_base\ : std_logic_vector(26 DOWNTO 0);
SIGNAL \inst|cmd_xbar_mux|saved_grant\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst|width_adapter|count\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst|width_adapter_001|data_reg\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \inst|jtag_uart|the_kernel_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \inst|jtag_uart|the_kernel_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \inst|limiter_001|pending_response_count\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \inst|limiter_001|last_channel\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \inst|cmd_xbar_mux_001|src_payload\ : std_logic_vector(106 DOWNTO 0);
SIGNAL \inst|nios2|ic_fill_tag\ : std_logic_vector(14 DOWNTO 0);
SIGNAL \inst|nios2|ic_fill_dp_offset\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \inst|nios2|ic_fill_ap_cnt\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \inst|nios2|d_byteenable\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \inst|nios2|d_address_offset_field\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \inst|nios2|M_st_data\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \inst|nios2|M_rot_rn\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \inst|nios2|M_mem_byte_en\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \inst|nios2|M_control_reg_rddata\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \inst|nios2|M_bht_data\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst|nios2|F_pc\ : std_logic_vector(24 DOWNTO 0);
SIGNAL \inst|nios2|E_logic_op\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst|nios2|E_control_reg_rddata\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \inst|nios2|E_arith_src1\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \inst|nios2|D_bht_data\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst|nios2|A_rot\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \inst|nios2|A_mul_cnt\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \inst|nios2|A_dst_regnum_from_M\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \inst|nios2|A_dc_xfer_rd_data_offset\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \inst|nios2|A_dc_wr_data_cnt\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \inst|nios2|A_dc_wb_line\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_ocimem|MonAReg\ : std_logic_vector(10 DOWNTO 0);
SIGNAL \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_tck|ir_out\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_sysclk|ir\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst|sdram|m_dqm\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst|sdram|m_bank\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst|sdram|i_cmd\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \inst|sdram|active_addr\ : std_logic_vector(23 DOWNTO 0);
SIGNAL \inst|sdram|the_kernel_sdram_input_efifo_module|entry_0\ : std_logic_vector(42 DOWNTO 0);
SIGNAL \inst|jtag_uart|the_kernel_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \inst|nios2_jtag_debug_module_translator|wait_latency_counter\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst|sysid_control_slave_translator|av_readdata_pre\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \inst|pio_led_s1_translator|av_readdata_pre\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \inst|nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst|sdram_s1_translator_avalon_universal_slave_0_agent|uncompressor|burst_uncompress_address_offset\ : std_logic_vector(26 DOWNTO 0);
SIGNAL \inst|limiter|last_channel\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \inst|cmd_xbar_mux|src_data\ : std_logic_vector(99 DOWNTO 0);
SIGNAL \inst|rsp_xbar_mux|src_data\ : std_logic_vector(99 DOWNTO 0);
SIGNAL \inst|width_adapter|data_reg\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \inst|width_adapter_001|out_data\ : std_logic_vector(99 DOWNTO 0);
SIGNAL \inst1|altpll_component|auto_generated|wire_pll1_clk\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_tck|the_altera_std_synchronizer1|dreg\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_sysclk|the_altera_std_synchronizer3|dreg\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst|cmd_xbar_mux_001|src_data\ : std_logic_vector(99 DOWNTO 0);
SIGNAL \inst|nios2|ic_fill_valid_bits\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \inst|nios2|Mn_rot_step2\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \inst|nios2|M_rot_step1\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \inst|nios2|M_pipe_flush_waddr\ : std_logic_vector(24 DOWNTO 0);
SIGNAL \inst|nios2|M_dst_regnum\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \inst|nios2|M_bht_ptr_unfiltered\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \inst|nios2|F_bht_ptr\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \inst|nios2|E_src1\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \inst|nios2|E_dst_regnum\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \inst|nios2|E_bht_data\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst|nios2|D_pc\ : std_logic_vector(24 DOWNTO 0);
SIGNAL \inst|nios2|D_bht_ptr\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \inst|nios2|A_rot_mask\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \inst|nios2|A_inst_result\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \inst|nios2|A_dc_xfer_wr_data\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \inst|nios2|A_dc_wb_rd_addr_offset\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \inst|nios2|A_dc_rd_data\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \inst|nios2|A_dc_fill_dp_offset\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \inst|nios2|kernel_nios2_ic_tag|the_altsyncram|auto_generated|q_b\ : std_logic_vector(22 DOWNTO 0);
SIGNAL \inst|nios2|kernel_nios2_register_bank_b|the_altsyncram|auto_generated|q_b\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \inst|nios2|kernel_nios2_dc_data|the_altsyncram|auto_generated|q_b\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_ocimem|MonDReg\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_ocimem|kernel_nios2_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_oci_break|break_readreg\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_tck|sr\ : std_logic_vector(37 DOWNTO 0);
SIGNAL \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_sysclk|jdo\ : std_logic_vector(37 DOWNTO 0);
SIGNAL \inst|sdram|rd_valid\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \inst|sdram|m_cmd\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \inst|sdram|i_count\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \inst|sdram|active_data\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \inst|sdram|the_kernel_sdram_input_efifo_module|entry_1\ : std_logic_vector(42 DOWNTO 0);
SIGNAL \inst|jtag_uart|the_kernel_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \inst|jtag_uart|kernel_jtag_uart_alt_jtag_atlantic|rdata\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \inst|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst|rsp_xbar_mux_001|src_data\ : std_logic_vector(99 DOWNTO 0);
SIGNAL \inst|width_adapter|address_reg\ : std_logic_vector(26 DOWNTO 0);
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\ : std_logic_vector(6 DOWNTO 0);
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \inst|jtag_uart|the_kernel_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \inst|cmd_xbar_mux_001|arb|top_priority_reg\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst|nios2|ic_fill_initial_offset\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \inst|nios2|d_readdata_d1\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \inst|nios2|W_wr_data\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \inst|nios2|E_src2\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \inst|nios2|E_extra_pc\ : std_logic_vector(24 DOWNTO 0);
SIGNAL \inst|nios2|D_iw\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \inst|nios2|A_st_data\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \inst|nios2|A_mul_src2\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \inst|nios2|A_mem_baddr\ : std_logic_vector(26 DOWNTO 0);
SIGNAL \inst|nios2|A_dc_xfer_rd_addr_offset\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \inst|nios2|A_dc_rd_data_cnt\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_tck|the_altera_std_synchronizer|dreg\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst|sdram|refresh_counter\ : std_logic_vector(14 DOWNTO 0);
SIGNAL \inst|sdram|i_refs\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \inst|jtag_uart|kernel_jtag_uart_alt_jtag_atlantic|td_shift\ : std_logic_vector(10 DOWNTO 0);
SIGNAL \inst|sysid_control_slave_translator|wait_latency_counter\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst|pio_led_s1_translator|wait_latency_counter\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst|limiter|pending_response_count\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \inst|cmd_xbar_mux|arb|top_priority_reg\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \inst|jtag_uart|the_kernel_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|q_b\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \inst|jtag_uart|the_kernel_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \inst|sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst|nios2|ic_tag_wraddress\ : std_logic_vector(6 DOWNTO 0);
SIGNAL \inst|nios2|M_src2\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \inst|nios2|M_iw\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \inst|nios2|M_alu_result\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \inst|nios2|E_pc\ : std_logic_vector(24 DOWNTO 0);
SIGNAL \inst|nios2|E_compare_op\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst|nios2|A_slow_inst_result\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \inst|nios2|A_mul_result\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \inst|nios2|A_dc_xfer_wr_offset\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \inst|nios2|A_dc_wb_tag\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \inst|nios2|A_dc_rd_addr_cnt\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \inst|nios2|kernel_nios2_register_bank_a|the_altsyncram|auto_generated|q_b\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \inst|sdram|ALT_INV_oe~_Duplicate_14_q\ : std_logic;
SIGNAL \inst|sdram|ALT_INV_oe~_Duplicate_13_q\ : std_logic;
SIGNAL \inst|sdram|ALT_INV_oe~_Duplicate_12_q\ : std_logic;
SIGNAL \inst|sdram|ALT_INV_oe~_Duplicate_11_q\ : std_logic;
SIGNAL \inst|sdram|ALT_INV_oe~_Duplicate_10_q\ : std_logic;
SIGNAL \inst|sdram|ALT_INV_oe~_Duplicate_9_q\ : std_logic;
SIGNAL \inst|sdram|ALT_INV_oe~_Duplicate_8_q\ : std_logic;
SIGNAL \inst|sdram|ALT_INV_oe~_Duplicate_7_q\ : std_logic;
SIGNAL \inst|sdram|ALT_INV_oe~_Duplicate_6_q\ : std_logic;
SIGNAL \inst|sdram|ALT_INV_oe~_Duplicate_5_q\ : std_logic;
SIGNAL \inst|sdram|ALT_INV_oe~_Duplicate_4_q\ : std_logic;
SIGNAL \inst|sdram|ALT_INV_oe~_Duplicate_3_q\ : std_logic;
SIGNAL \inst|sdram|ALT_INV_oe~_Duplicate_2_q\ : std_logic;
SIGNAL \inst|sdram|ALT_INV_oe~_Duplicate_1_q\ : std_logic;
SIGNAL \inst|sdram|ALT_INV_oe~q\ : std_logic;
SIGNAL \inst|rst_controller|ALT_INV_merged_reset~0clkctrl_outclk\ : std_logic;
SIGNAL \ALT_INV_altera_internal_jtag~TCKUTAPclkctrl_outclk\ : std_logic;
SIGNAL \inst1|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\ : std_logic;
SIGNAL \inst|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_state\ : std_logic_vector(8 DOWNTO 3);
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\ : std_logic;
SIGNAL \ALT_INV_altera_internal_jtag~TMSUTAP\ : std_logic;
SIGNAL \inst|nios2|ALT_INV_A_mul_stall_d3~q\ : std_logic;
SIGNAL \inst|nios2|ALT_INV_A_wr_dst_reg_from_M~q\ : std_logic;
SIGNAL \inst|nios2|ALT_INV_F_stall~combout\ : std_logic;
SIGNAL \inst|nios2|ALT_INV_E_iw\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst|nios2|ALT_INV_M_pipe_flush~q\ : std_logic;
SIGNAL \inst|width_adapter|ALT_INV_use_reg~q\ : std_logic;
SIGNAL \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|kernel_nios2_jtag_debug_module_phy|ALT_INV_virtual_state_sdr~0_combout\ : std_logic;
SIGNAL \inst|sdram|ALT_INV_Selector22~1_combout\ : std_logic;
SIGNAL \inst|sdram|ALT_INV_Selector20~0_combout\ : std_logic;
SIGNAL \inst|sdram|ALT_INV_Selector19~3_combout\ : std_logic;
SIGNAL \inst|sdram|ALT_INV_Selector21~1_combout\ : std_logic;
SIGNAL \inst|sdram|ALT_INV_m_state.000010000~q\ : std_logic;
SIGNAL \inst|sdram|ALT_INV_always5~0_combout\ : std_logic;
SIGNAL \inst|sdram|ALT_INV_oe~_Duplicate_15_q\ : std_logic;

BEGIN

ww_altera_reserved_tms <= altera_reserved_tms;
ww_altera_reserved_tck <= altera_reserved_tck;
ww_altera_reserved_tdi <= altera_reserved_tdi;
altera_reserved_tdo <= ww_altera_reserved_tdo;
sdram_cas_n <= ww_sdram_cas_n;
ww_clk <= clk;
ww_rst_n <= rst_n;
sdram_cke <= ww_sdram_cke;
sdram_cs_n <= ww_sdram_cs_n;
sdram_ras_n <= ww_sdram_ras_n;
sdram_we_n <= ww_sdram_we_n;
sdram_clk <= ww_sdram_clk;
pio_led_export <= ww_pio_led_export;
sdram_addr <= ww_sdram_addr;
sdram_ba <= ww_sdram_ba;
sdram_dqm <= ww_sdram_dqm;
ww_devoe <= devoe;
ww_devclrn <= devclrn;
ww_devpor <= devpor;

\inst1|altpll_component|auto_generated|pll1_INCLK_bus\ <= (gnd & \clk~input_o\);

\inst1|altpll_component|auto_generated|wire_pll1_clk\(0) <= \inst1|altpll_component|auto_generated|pll1_CLK_bus\(0);
\inst1|altpll_component|auto_generated|wire_pll1_clk\(1) <= \inst1|altpll_component|auto_generated|pll1_CLK_bus\(1);
\inst1|altpll_component|auto_generated|wire_pll1_clk\(2) <= \inst1|altpll_component|auto_generated|pll1_CLK_bus\(2);
\inst1|altpll_component|auto_generated|wire_pll1_clk\(3) <= \inst1|altpll_component|auto_generated|pll1_CLK_bus\(3);
\inst1|altpll_component|auto_generated|wire_pll1_clk\(4) <= \inst1|altpll_component|auto_generated|pll1_CLK_bus\(4);

\inst|nios2|kernel_nios2_dc_victim|the_altsyncram|auto_generated|ram_block1a0_PORTADATAIN_bus\ <= (gnd & gnd & gnd & gnd & \inst|nios2|A_dc_xfer_wr_data\(31) & \inst|nios2|A_dc_xfer_wr_data\(30) & \inst|nios2|A_dc_xfer_wr_data\(29) & 
\inst|nios2|A_dc_xfer_wr_data\(28) & \inst|nios2|A_dc_xfer_wr_data\(27) & \inst|nios2|A_dc_xfer_wr_data\(26) & \inst|nios2|A_dc_xfer_wr_data\(25) & \inst|nios2|A_dc_xfer_wr_data\(24) & \inst|nios2|A_dc_xfer_wr_data\(23) & 
\inst|nios2|A_dc_xfer_wr_data\(22) & \inst|nios2|A_dc_xfer_wr_data\(21) & \inst|nios2|A_dc_xfer_wr_data\(20) & \inst|nios2|A_dc_xfer_wr_data\(19) & \inst|nios2|A_dc_xfer_wr_data\(18) & \inst|nios2|A_dc_xfer_wr_data\(17) & 
\inst|nios2|A_dc_xfer_wr_data\(16) & \inst|nios2|A_dc_xfer_wr_data\(15) & \inst|nios2|A_dc_xfer_wr_data\(14) & \inst|nios2|A_dc_xfer_wr_data\(13) & \inst|nios2|A_dc_xfer_wr_data\(12) & \inst|nios2|A_dc_xfer_wr_data\(11) & 
\inst|nios2|A_dc_xfer_wr_data\(10) & \inst|nios2|A_dc_xfer_wr_data\(9) & \inst|nios2|A_dc_xfer_wr_data\(8) & \inst|nios2|A_dc_xfer_wr_data\(7) & \inst|nios2|A_dc_xfer_wr_data\(6) & \inst|nios2|A_dc_xfer_wr_data\(5) & 
\inst|nios2|A_dc_xfer_wr_data\(4) & \inst|nios2|A_dc_xfer_wr_data\(3) & \inst|nios2|A_dc_xfer_wr_data\(2) & \inst|nios2|A_dc_xfer_wr_data\(1) & \inst|nios2|A_dc_xfer_wr_data\(0));

\inst|nios2|kernel_nios2_dc_victim|the_altsyncram|auto_generated|ram_block1a0_PORTAADDR_bus\ <= (\inst|nios2|A_dc_xfer_wr_offset\(2) & \inst|nios2|A_dc_xfer_wr_offset\(1) & \inst|nios2|A_dc_xfer_wr_offset\(0));

\inst|nios2|kernel_nios2_dc_victim|the_altsyncram|auto_generated|ram_block1a0_PORTBADDR_bus\ <= (\inst|nios2|A_dc_wb_rd_addr_offset\(2) & \inst|nios2|A_dc_wb_rd_addr_offset\(1) & \inst|nios2|A_dc_wb_rd_addr_offset\(0));

\inst|nios2|kernel_nios2_dc_victim|the_altsyncram|auto_generated|q_b\(0) <= \inst|nios2|kernel_nios2_dc_victim|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(0);
\inst|nios2|kernel_nios2_dc_victim|the_altsyncram|auto_generated|q_b\(1) <= \inst|nios2|kernel_nios2_dc_victim|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(1);
\inst|nios2|kernel_nios2_dc_victim|the_altsyncram|auto_generated|q_b\(2) <= \inst|nios2|kernel_nios2_dc_victim|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(2);
\inst|nios2|kernel_nios2_dc_victim|the_altsyncram|auto_generated|q_b\(3) <= \inst|nios2|kernel_nios2_dc_victim|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(3);
\inst|nios2|kernel_nios2_dc_victim|the_altsyncram|auto_generated|q_b\(4) <= \inst|nios2|kernel_nios2_dc_victim|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(4);
\inst|nios2|kernel_nios2_dc_victim|the_altsyncram|auto_generated|q_b\(5) <= \inst|nios2|kernel_nios2_dc_victim|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(5);
\inst|nios2|kernel_nios2_dc_victim|the_altsyncram|auto_generated|q_b\(6) <= \inst|nios2|kernel_nios2_dc_victim|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(6);
\inst|nios2|kernel_nios2_dc_victim|the_altsyncram|auto_generated|q_b\(7) <= \inst|nios2|kernel_nios2_dc_victim|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(7);
\inst|nios2|kernel_nios2_dc_victim|the_altsyncram|auto_generated|q_b\(8) <= \inst|nios2|kernel_nios2_dc_victim|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(8);
\inst|nios2|kernel_nios2_dc_victim|the_altsyncram|auto_generated|q_b\(9) <= \inst|nios2|kernel_nios2_dc_victim|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(9);
\inst|nios2|kernel_nios2_dc_victim|the_altsyncram|auto_generated|q_b\(10) <= \inst|nios2|kernel_nios2_dc_victim|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(10);
\inst|nios2|kernel_nios2_dc_victim|the_altsyncram|auto_generated|q_b\(11) <= \inst|nios2|kernel_nios2_dc_victim|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(11);
\inst|nios2|kernel_nios2_dc_victim|the_altsyncram|auto_generated|q_b\(12) <= \inst|nios2|kernel_nios2_dc_victim|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(12);
\inst|nios2|kernel_nios2_dc_victim|the_altsyncram|auto_generated|q_b\(13) <= \inst|nios2|kernel_nios2_dc_victim|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(13);
\inst|nios2|kernel_nios2_dc_victim|the_altsyncram|auto_generated|q_b\(14) <= \inst|nios2|kernel_nios2_dc_victim|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(14);
\inst|nios2|kernel_nios2_dc_victim|the_altsyncram|auto_generated|q_b\(15) <= \inst|nios2|kernel_nios2_dc_victim|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(15);
\inst|nios2|kernel_nios2_dc_victim|the_altsyncram|auto_generated|q_b\(16) <= \inst|nios2|kernel_nios2_dc_victim|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(16);
\inst|nios2|kernel_nios2_dc_victim|the_altsyncram|auto_generated|q_b\(17) <= \inst|nios2|kernel_nios2_dc_victim|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(17);
\inst|nios2|kernel_nios2_dc_victim|the_altsyncram|auto_generated|q_b\(18) <= \inst|nios2|kernel_nios2_dc_victim|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(18);
\inst|nios2|kernel_nios2_dc_victim|the_altsyncram|auto_generated|q_b\(19) <= \inst|nios2|kernel_nios2_dc_victim|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(19);
\inst|nios2|kernel_nios2_dc_victim|the_altsyncram|auto_generated|q_b\(20) <= \inst|nios2|kernel_nios2_dc_victim|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(20);
\inst|nios2|kernel_nios2_dc_victim|the_altsyncram|auto_generated|q_b\(21) <= \inst|nios2|kernel_nios2_dc_victim|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(21);
\inst|nios2|kernel_nios2_dc_victim|the_altsyncram|auto_generated|q_b\(22) <= \inst|nios2|kernel_nios2_dc_victim|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(22);
\inst|nios2|kernel_nios2_dc_victim|the_altsyncram|auto_generated|q_b\(23) <= \inst|nios2|kernel_nios2_dc_victim|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(23);
\inst|nios2|kernel_nios2_dc_victim|the_altsyncram|auto_generated|q_b\(24) <= \inst|nios2|kernel_nios2_dc_victim|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(24);
\inst|nios2|kernel_nios2_dc_victim|the_altsyncram|auto_generated|q_b\(25) <= \inst|nios2|kernel_nios2_dc_victim|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(25);
\inst|nios2|kernel_nios2_dc_victim|the_altsyncram|auto_generated|q_b\(26) <= \inst|nios2|kernel_nios2_dc_victim|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(26);
\inst|nios2|kernel_nios2_dc_victim|the_altsyncram|auto_generated|q_b\(27) <= \inst|nios2|kernel_nios2_dc_victim|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(27);
\inst|nios2|kernel_nios2_dc_victim|the_altsyncram|auto_generated|q_b\(28) <= \inst|nios2|kernel_nios2_dc_victim|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(28);
\inst|nios2|kernel_nios2_dc_victim|the_altsyncram|auto_generated|q_b\(29) <= \inst|nios2|kernel_nios2_dc_victim|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(29);
\inst|nios2|kernel_nios2_dc_victim|the_altsyncram|auto_generated|q_b\(30) <= \inst|nios2|kernel_nios2_dc_victim|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(30);
\inst|nios2|kernel_nios2_dc_victim|the_altsyncram|auto_generated|q_b\(31) <= \inst|nios2|kernel_nios2_dc_victim|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(31);

\inst|nios2|kernel_nios2_dc_tag|the_altsyncram|auto_generated|ram_block1a0_PORTADATAIN_bus\ <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & \inst|nios2|dc_tag_wr_port_data[17]~17_combout\ & 
\inst|nios2|dc_tag_wr_port_data[16]~8_combout\ & \inst|nios2|dc_tag_wr_port_data[15]~16_combout\ & \inst|nios2|dc_tag_wr_port_data[14]~15_combout\ & \inst|nios2|dc_tag_wr_port_data[13]~14_combout\ & \inst|nios2|dc_tag_wr_port_data[12]~13_combout\ & 
\inst|nios2|dc_tag_wr_port_data[11]~12_combout\ & \inst|nios2|dc_tag_wr_port_data[10]~11_combout\ & \inst|nios2|dc_tag_wr_port_data[9]~10_combout\ & \inst|nios2|dc_tag_wr_port_data[8]~9_combout\ & \inst|nios2|dc_tag_wr_port_data[7]~7_combout\ & 
\inst|nios2|dc_tag_wr_port_data[6]~6_combout\ & \inst|nios2|dc_tag_wr_port_data[5]~5_combout\ & \inst|nios2|dc_tag_wr_port_data[4]~4_combout\ & \inst|nios2|dc_tag_wr_port_data[3]~3_combout\ & \inst|nios2|dc_tag_wr_port_data[2]~2_combout\ & 
\inst|nios2|dc_tag_wr_port_data[1]~1_combout\ & \inst|nios2|dc_tag_wr_port_data[0]~0_combout\);

\inst|nios2|kernel_nios2_dc_tag|the_altsyncram|auto_generated|ram_block1a0_PORTAADDR_bus\ <= (\inst|nios2|dc_tag_wr_port_addr[5]~6_combout\ & \inst|nios2|dc_tag_wr_port_addr[4]~5_combout\ & \inst|nios2|dc_tag_wr_port_addr[3]~4_combout\ & 
\inst|nios2|dc_tag_wr_port_addr[2]~3_combout\ & \inst|nios2|dc_tag_wr_port_addr[1]~2_combout\ & \inst|nios2|dc_tag_wr_port_addr[0]~1_combout\);

\inst|nios2|kernel_nios2_dc_tag|the_altsyncram|auto_generated|ram_block1a0_PORTBADDR_bus\ <= (\inst|nios2|dc_tag_rd_port_addr[5]~5_combout\ & \inst|nios2|dc_tag_rd_port_addr[4]~4_combout\ & \inst|nios2|dc_tag_rd_port_addr[3]~3_combout\ & 
\inst|nios2|dc_tag_rd_port_addr[2]~2_combout\ & \inst|nios2|dc_tag_rd_port_addr[1]~1_combout\ & \inst|nios2|dc_tag_rd_port_addr[0]~0_combout\);

\inst|nios2|kernel_nios2_dc_tag|the_altsyncram|auto_generated|q_b\(0) <= \inst|nios2|kernel_nios2_dc_tag|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(0);
\inst|nios2|kernel_nios2_dc_tag|the_altsyncram|auto_generated|q_b\(1) <= \inst|nios2|kernel_nios2_dc_tag|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(1);
\inst|nios2|kernel_nios2_dc_tag|the_altsyncram|auto_generated|q_b\(2) <= \inst|nios2|kernel_nios2_dc_tag|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(2);
\inst|nios2|kernel_nios2_dc_tag|the_altsyncram|auto_generated|q_b\(3) <= \inst|nios2|kernel_nios2_dc_tag|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(3);
\inst|nios2|kernel_nios2_dc_tag|the_altsyncram|auto_generated|q_b\(4) <= \inst|nios2|kernel_nios2_dc_tag|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(4);
\inst|nios2|kernel_nios2_dc_tag|the_altsyncram|auto_generated|q_b\(5) <= \inst|nios2|kernel_nios2_dc_tag|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(5);
\inst|nios2|kernel_nios2_dc_tag|the_altsyncram|auto_generated|q_b\(6) <= \inst|nios2|kernel_nios2_dc_tag|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(6);
\inst|nios2|kernel_nios2_dc_tag|the_altsyncram|auto_generated|q_b\(7) <= \inst|nios2|kernel_nios2_dc_tag|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(7);
\inst|nios2|kernel_nios2_dc_tag|the_altsyncram|auto_generated|q_b\(8) <= \inst|nios2|kernel_nios2_dc_tag|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(8);
\inst|nios2|kernel_nios2_dc_tag|the_altsyncram|auto_generated|q_b\(9) <= \inst|nios2|kernel_nios2_dc_tag|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(9);
\inst|nios2|kernel_nios2_dc_tag|the_altsyncram|auto_generated|q_b\(10) <= \inst|nios2|kernel_nios2_dc_tag|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(10);
\inst|nios2|kernel_nios2_dc_tag|the_altsyncram|auto_generated|q_b\(11) <= \inst|nios2|kernel_nios2_dc_tag|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(11);
\inst|nios2|kernel_nios2_dc_tag|the_altsyncram|auto_generated|q_b\(12) <= \inst|nios2|kernel_nios2_dc_tag|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(12);
\inst|nios2|kernel_nios2_dc_tag|the_altsyncram|auto_generated|q_b\(13) <= \inst|nios2|kernel_nios2_dc_tag|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(13);
\inst|nios2|kernel_nios2_dc_tag|the_altsyncram|auto_generated|q_b\(14) <= \inst|nios2|kernel_nios2_dc_tag|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(14);
\inst|nios2|kernel_nios2_dc_tag|the_altsyncram|auto_generated|q_b\(15) <= \inst|nios2|kernel_nios2_dc_tag|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(15);
\inst|nios2|kernel_nios2_dc_tag|the_altsyncram|auto_generated|q_b\(16) <= \inst|nios2|kernel_nios2_dc_tag|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(16);
\inst|nios2|kernel_nios2_dc_tag|the_altsyncram|auto_generated|q_b\(17) <= \inst|nios2|kernel_nios2_dc_tag|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(17);

\inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_ocimem|kernel_nios2_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a0_PORTADATAIN_bus\ <= (gnd & \inst|cmd_xbar_mux|src_payload~12_combout\ & 
\inst|cmd_xbar_mux|src_payload~5_combout\ & \inst|cmd_xbar_mux|src_payload~4_combout\ & \inst|cmd_xbar_mux|src_payload~26_combout\ & \inst|cmd_xbar_mux|src_payload~6_combout\ & \inst|cmd_xbar_mux|src_payload~29_combout\ & 
\inst|cmd_xbar_mux|src_payload~30_combout\ & \inst|cmd_xbar_mux|src_payload~31_combout\ & gnd & \inst|cmd_xbar_mux|src_payload~13_combout\ & \inst|cmd_xbar_mux|src_payload~19_combout\ & \inst|cmd_xbar_mux|src_payload~22_combout\ & 
\inst|cmd_xbar_mux|src_payload~25_combout\ & \inst|cmd_xbar_mux|src_payload~1_combout\ & \inst|cmd_xbar_mux|src_payload~3_combout\ & \inst|cmd_xbar_mux|src_payload~2_combout\ & \inst|cmd_xbar_mux|src_payload~0_combout\);

\inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_ocimem|kernel_nios2_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAIN_bus\ <= (gnd & 
\inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_ocimem|MonDReg\(23) & \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_ocimem|MonDReg\(22) & \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_ocimem|MonDReg\(21) & 
\inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_ocimem|MonDReg\(20) & \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_ocimem|MonDReg\(19) & \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_ocimem|MonDReg\(18) & 
\inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_ocimem|MonDReg\(17) & \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_ocimem|MonDReg\(16) & gnd & 
\inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_ocimem|MonDReg\(7) & \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_ocimem|MonDReg\(6) & \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_ocimem|MonDReg\(5) & 
\inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_ocimem|MonDReg\(4) & \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_ocimem|MonDReg\(3) & \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_ocimem|MonDReg\(2) & 
\inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_ocimem|MonDReg\(1) & \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_ocimem|MonDReg\(0));

\inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_ocimem|kernel_nios2_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a0_PORTAADDR_bus\ <= (\inst|cmd_xbar_mux|src_data\(45) & \inst|cmd_xbar_mux|src_data\(44) & 
\inst|cmd_xbar_mux|src_data\(43) & \inst|cmd_xbar_mux|src_data\(42) & \inst|cmd_xbar_mux|src_data\(41) & \inst|cmd_xbar_mux|src_data\(40) & \inst|cmd_xbar_mux|src_data\(39) & \inst|cmd_xbar_mux|src_data\(38));

\inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_ocimem|kernel_nios2_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a0_PORTBADDR_bus\ <= (
\inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_ocimem|MonAReg\(9) & \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_ocimem|MonAReg\(8) & \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_ocimem|MonAReg\(7) & 
\inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_ocimem|MonAReg\(6) & \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_ocimem|MonAReg\(5) & \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_ocimem|MonAReg\(4) & 
\inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_ocimem|MonAReg\(3) & \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_ocimem|MonAReg\(2));

\inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_ocimem|kernel_nios2_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a0_PORTABYTEENAMASKS_bus\ <= (\inst|cmd_xbar_mux|src_data\(34) & \inst|cmd_xbar_mux|src_data\(32));

\inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_ocimem|kernel_nios2_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a\(0) <= \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_ocimem|kernel_nios2_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus\(0);
\inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_ocimem|kernel_nios2_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a\(1) <= \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_ocimem|kernel_nios2_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus\(1);
\inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_ocimem|kernel_nios2_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a\(2) <= \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_ocimem|kernel_nios2_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus\(2);
\inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_ocimem|kernel_nios2_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a\(3) <= \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_ocimem|kernel_nios2_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus\(3);
\inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_ocimem|kernel_nios2_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a\(4) <= \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_ocimem|kernel_nios2_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus\(4);
\inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_ocimem|kernel_nios2_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a\(5) <= \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_ocimem|kernel_nios2_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus\(5);
\inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_ocimem|kernel_nios2_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a\(6) <= \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_ocimem|kernel_nios2_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus\(6);
\inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_ocimem|kernel_nios2_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a\(7) <= \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_ocimem|kernel_nios2_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus\(7);
\inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_ocimem|kernel_nios2_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a\(16) <= \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_ocimem|kernel_nios2_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus\(9);
\inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_ocimem|kernel_nios2_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a\(17) <= \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_ocimem|kernel_nios2_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus\(10);
\inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_ocimem|kernel_nios2_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a\(18) <= \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_ocimem|kernel_nios2_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus\(11);
\inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_ocimem|kernel_nios2_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a\(19) <= \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_ocimem|kernel_nios2_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus\(12);
\inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_ocimem|kernel_nios2_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a\(20) <= \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_ocimem|kernel_nios2_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus\(13);
\inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_ocimem|kernel_nios2_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a\(21) <= \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_ocimem|kernel_nios2_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus\(14);
\inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_ocimem|kernel_nios2_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a\(22) <= \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_ocimem|kernel_nios2_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus\(15);
\inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_ocimem|kernel_nios2_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a\(23) <= \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_ocimem|kernel_nios2_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus\(16);

\inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_ocimem|kernel_nios2_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_b\(0) <= \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_ocimem|kernel_nios2_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(0);
\inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_ocimem|kernel_nios2_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_b\(1) <= \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_ocimem|kernel_nios2_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(1);
\inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_ocimem|kernel_nios2_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_b\(2) <= \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_ocimem|kernel_nios2_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(2);
\inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_ocimem|kernel_nios2_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_b\(3) <= \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_ocimem|kernel_nios2_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(3);
\inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_ocimem|kernel_nios2_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_b\(4) <= \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_ocimem|kernel_nios2_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(4);
\inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_ocimem|kernel_nios2_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_b\(5) <= \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_ocimem|kernel_nios2_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(5);
\inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_ocimem|kernel_nios2_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_b\(6) <= \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_ocimem|kernel_nios2_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(6);
\inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_ocimem|kernel_nios2_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_b\(7) <= \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_ocimem|kernel_nios2_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(7);
\inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_ocimem|kernel_nios2_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_b\(16) <= \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_ocimem|kernel_nios2_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(9);
\inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_ocimem|kernel_nios2_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_b\(17) <= \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_ocimem|kernel_nios2_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(10);
\inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_ocimem|kernel_nios2_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_b\(18) <= \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_ocimem|kernel_nios2_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(11);
\inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_ocimem|kernel_nios2_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_b\(19) <= \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_ocimem|kernel_nios2_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(12);
\inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_ocimem|kernel_nios2_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_b\(20) <= \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_ocimem|kernel_nios2_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(13);
\inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_ocimem|kernel_nios2_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_b\(21) <= \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_ocimem|kernel_nios2_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(14);
\inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_ocimem|kernel_nios2_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_b\(22) <= \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_ocimem|kernel_nios2_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(15);
\inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_ocimem|kernel_nios2_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_b\(23) <= \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_ocimem|kernel_nios2_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(16);

\inst|nios2|kernel_nios2_ic_tag|the_altsyncram|auto_generated|ram_block1a0_PORTADATAIN_bus\ <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & \inst|nios2|ic_fill_tag\(14) & \inst|nios2|ic_fill_tag\(13) & 
\inst|nios2|ic_fill_tag\(12) & \inst|nios2|ic_fill_tag\(11) & \inst|nios2|ic_fill_tag\(10) & \inst|nios2|ic_fill_tag\(9) & \inst|nios2|ic_fill_tag\(8) & \inst|nios2|ic_fill_tag\(7) & \inst|nios2|ic_fill_tag\(6) & \inst|nios2|ic_fill_tag\(5)
& \inst|nios2|ic_fill_tag\(4) & \inst|nios2|ic_fill_tag\(3) & \inst|nios2|ic_fill_tag\(2) & \inst|nios2|ic_fill_tag\(1) & \inst|nios2|ic_fill_tag\(0) & \inst|nios2|ic_fill_valid_bits\(7) & \inst|nios2|ic_fill_valid_bits\(6) & 
\inst|nios2|ic_fill_valid_bits\(5) & \inst|nios2|ic_fill_valid_bits\(4) & \inst|nios2|ic_fill_valid_bits\(3) & \inst|nios2|ic_fill_valid_bits\(2) & \inst|nios2|ic_fill_valid_bits\(1) & \inst|nios2|ic_fill_valid_bits\(0));

\inst|nios2|kernel_nios2_ic_tag|the_altsyncram|auto_generated|ram_block1a0_PORTAADDR_bus\ <= (\inst|nios2|ic_tag_wraddress\(6) & \inst|nios2|ic_tag_wraddress\(5) & \inst|nios2|ic_tag_wraddress\(4) & \inst|nios2|ic_tag_wraddress\(3) & 
\inst|nios2|ic_tag_wraddress\(2) & \inst|nios2|ic_tag_wraddress\(1) & \inst|nios2|ic_tag_wraddress\(0));

\inst|nios2|kernel_nios2_ic_tag|the_altsyncram|auto_generated|ram_block1a0_PORTBADDR_bus\ <= (\inst|nios2|F_ic_tag_rd_addr_nxt[6]~27_combout\ & \inst|nios2|F_ic_tag_rd_addr_nxt[5]~23_combout\ & \inst|nios2|F_ic_tag_rd_addr_nxt[4]~19_combout\ & 
\inst|nios2|F_ic_tag_rd_addr_nxt[3]~15_combout\ & \inst|nios2|F_ic_tag_rd_addr_nxt[2]~11_combout\ & \inst|nios2|F_ic_tag_rd_addr_nxt[1]~7_combout\ & \inst|nios2|F_ic_tag_rd_addr_nxt[0]~3_combout\);

\inst|nios2|kernel_nios2_ic_tag|the_altsyncram|auto_generated|q_b\(0) <= \inst|nios2|kernel_nios2_ic_tag|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(0);
\inst|nios2|kernel_nios2_ic_tag|the_altsyncram|auto_generated|q_b\(1) <= \inst|nios2|kernel_nios2_ic_tag|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(1);
\inst|nios2|kernel_nios2_ic_tag|the_altsyncram|auto_generated|q_b\(2) <= \inst|nios2|kernel_nios2_ic_tag|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(2);
\inst|nios2|kernel_nios2_ic_tag|the_altsyncram|auto_generated|q_b\(3) <= \inst|nios2|kernel_nios2_ic_tag|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(3);
\inst|nios2|kernel_nios2_ic_tag|the_altsyncram|auto_generated|q_b\(4) <= \inst|nios2|kernel_nios2_ic_tag|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(4);
\inst|nios2|kernel_nios2_ic_tag|the_altsyncram|auto_generated|q_b\(5) <= \inst|nios2|kernel_nios2_ic_tag|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(5);
\inst|nios2|kernel_nios2_ic_tag|the_altsyncram|auto_generated|q_b\(6) <= \inst|nios2|kernel_nios2_ic_tag|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(6);
\inst|nios2|kernel_nios2_ic_tag|the_altsyncram|auto_generated|q_b\(7) <= \inst|nios2|kernel_nios2_ic_tag|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(7);
\inst|nios2|kernel_nios2_ic_tag|the_altsyncram|auto_generated|q_b\(8) <= \inst|nios2|kernel_nios2_ic_tag|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(8);
\inst|nios2|kernel_nios2_ic_tag|the_altsyncram|auto_generated|q_b\(9) <= \inst|nios2|kernel_nios2_ic_tag|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(9);
\inst|nios2|kernel_nios2_ic_tag|the_altsyncram|auto_generated|q_b\(10) <= \inst|nios2|kernel_nios2_ic_tag|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(10);
\inst|nios2|kernel_nios2_ic_tag|the_altsyncram|auto_generated|q_b\(11) <= \inst|nios2|kernel_nios2_ic_tag|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(11);
\inst|nios2|kernel_nios2_ic_tag|the_altsyncram|auto_generated|q_b\(12) <= \inst|nios2|kernel_nios2_ic_tag|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(12);
\inst|nios2|kernel_nios2_ic_tag|the_altsyncram|auto_generated|q_b\(13) <= \inst|nios2|kernel_nios2_ic_tag|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(13);
\inst|nios2|kernel_nios2_ic_tag|the_altsyncram|auto_generated|q_b\(14) <= \inst|nios2|kernel_nios2_ic_tag|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(14);
\inst|nios2|kernel_nios2_ic_tag|the_altsyncram|auto_generated|q_b\(15) <= \inst|nios2|kernel_nios2_ic_tag|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(15);
\inst|nios2|kernel_nios2_ic_tag|the_altsyncram|auto_generated|q_b\(16) <= \inst|nios2|kernel_nios2_ic_tag|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(16);
\inst|nios2|kernel_nios2_ic_tag|the_altsyncram|auto_generated|q_b\(17) <= \inst|nios2|kernel_nios2_ic_tag|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(17);
\inst|nios2|kernel_nios2_ic_tag|the_altsyncram|auto_generated|q_b\(18) <= \inst|nios2|kernel_nios2_ic_tag|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(18);
\inst|nios2|kernel_nios2_ic_tag|the_altsyncram|auto_generated|q_b\(19) <= \inst|nios2|kernel_nios2_ic_tag|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(19);
\inst|nios2|kernel_nios2_ic_tag|the_altsyncram|auto_generated|q_b\(20) <= \inst|nios2|kernel_nios2_ic_tag|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(20);
\inst|nios2|kernel_nios2_ic_tag|the_altsyncram|auto_generated|q_b\(21) <= \inst|nios2|kernel_nios2_ic_tag|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(21);
\inst|nios2|kernel_nios2_ic_tag|the_altsyncram|auto_generated|q_b\(22) <= \inst|nios2|kernel_nios2_ic_tag|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(22);

\inst|nios2|kernel_nios2_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTADATAIN_bus\ <= (gnd & gnd & gnd & gnd & \inst|nios2|A_wr_data_unfiltered[31]~56_combout\ & \inst|nios2|A_wr_data_unfiltered[30]~59_combout\ & 
\inst|nios2|A_wr_data_unfiltered[29]~62_combout\ & \inst|nios2|A_wr_data_unfiltered[28]~65_combout\ & \inst|nios2|A_wr_data_unfiltered[27]~68_combout\ & \inst|nios2|A_wr_data_unfiltered[26]~71_combout\ & \inst|nios2|A_wr_data_unfiltered[25]~74_combout\ & 
\inst|nios2|A_wr_data_unfiltered[24]~77_combout\ & \inst|nios2|A_wr_data_unfiltered[23]~80_combout\ & \inst|nios2|A_wr_data_unfiltered[22]~83_combout\ & \inst|nios2|A_wr_data_unfiltered[21]~86_combout\ & \inst|nios2|A_wr_data_unfiltered[20]~89_combout\ & 
\inst|nios2|A_wr_data_unfiltered[19]~92_combout\ & \inst|nios2|A_wr_data_unfiltered[18]~95_combout\ & \inst|nios2|A_wr_data_unfiltered[17]~98_combout\ & \inst|nios2|A_wr_data_unfiltered[16]~101_combout\ & \inst|nios2|A_wr_data_unfiltered[15]~104_combout\
& \inst|nios2|A_wr_data_unfiltered[14]~107_combout\ & \inst|nios2|A_wr_data_unfiltered[13]~110_combout\ & \inst|nios2|A_wr_data_unfiltered[12]~113_combout\ & \inst|nios2|A_wr_data_unfiltered[11]~116_combout\ & 
\inst|nios2|A_wr_data_unfiltered[10]~25_combout\ & \inst|nios2|A_wr_data_unfiltered[9]~28_combout\ & \inst|nios2|A_wr_data_unfiltered[8]~31_combout\ & \inst|nios2|A_wr_data_unfiltered[7]~118_combout\ & \inst|nios2|A_wr_data_unfiltered[6]~119_combout\ & 
\inst|nios2|A_wr_data_unfiltered[5]~120_combout\ & \inst|nios2|A_wr_data_unfiltered[4]~121_combout\ & \inst|nios2|A_wr_data_unfiltered[3]~117_combout\ & \inst|nios2|A_wr_data_unfiltered[2]~122_combout\ & \inst|nios2|A_wr_data_unfiltered[1]~123_combout\ & 
\inst|nios2|A_wr_data_unfiltered[0]~124_combout\);

\inst|nios2|kernel_nios2_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTAADDR_bus\ <= (\inst|nios2|A_dst_regnum_from_M\(4) & \inst|nios2|A_dst_regnum_from_M\(3) & \inst|nios2|A_dst_regnum_from_M\(2) & 
\inst|nios2|A_dst_regnum_from_M\(1) & \inst|nios2|A_dst_regnum_from_M\(0));

\inst|nios2|kernel_nios2_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBADDR_bus\ <= (\inst|nios2|F_iw_b_rf[4]~4_combout\ & \inst|nios2|F_iw_b_rf[3]~3_combout\ & \inst|nios2|F_iw_b_rf[2]~2_combout\ & \inst|nios2|F_iw_b_rf[1]~1_combout\ & 
\inst|nios2|F_iw_b_rf[0]~0_combout\);

\inst|nios2|kernel_nios2_register_bank_b|the_altsyncram|auto_generated|q_b\(0) <= \inst|nios2|kernel_nios2_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(0);
\inst|nios2|kernel_nios2_register_bank_b|the_altsyncram|auto_generated|q_b\(1) <= \inst|nios2|kernel_nios2_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(1);
\inst|nios2|kernel_nios2_register_bank_b|the_altsyncram|auto_generated|q_b\(2) <= \inst|nios2|kernel_nios2_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(2);
\inst|nios2|kernel_nios2_register_bank_b|the_altsyncram|auto_generated|q_b\(3) <= \inst|nios2|kernel_nios2_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(3);
\inst|nios2|kernel_nios2_register_bank_b|the_altsyncram|auto_generated|q_b\(4) <= \inst|nios2|kernel_nios2_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(4);
\inst|nios2|kernel_nios2_register_bank_b|the_altsyncram|auto_generated|q_b\(5) <= \inst|nios2|kernel_nios2_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(5);
\inst|nios2|kernel_nios2_register_bank_b|the_altsyncram|auto_generated|q_b\(6) <= \inst|nios2|kernel_nios2_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(6);
\inst|nios2|kernel_nios2_register_bank_b|the_altsyncram|auto_generated|q_b\(7) <= \inst|nios2|kernel_nios2_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(7);
\inst|nios2|kernel_nios2_register_bank_b|the_altsyncram|auto_generated|q_b\(8) <= \inst|nios2|kernel_nios2_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(8);
\inst|nios2|kernel_nios2_register_bank_b|the_altsyncram|auto_generated|q_b\(9) <= \inst|nios2|kernel_nios2_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(9);
\inst|nios2|kernel_nios2_register_bank_b|the_altsyncram|auto_generated|q_b\(10) <= \inst|nios2|kernel_nios2_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(10);
\inst|nios2|kernel_nios2_register_bank_b|the_altsyncram|auto_generated|q_b\(11) <= \inst|nios2|kernel_nios2_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(11);
\inst|nios2|kernel_nios2_register_bank_b|the_altsyncram|auto_generated|q_b\(12) <= \inst|nios2|kernel_nios2_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(12);
\inst|nios2|kernel_nios2_register_bank_b|the_altsyncram|auto_generated|q_b\(13) <= \inst|nios2|kernel_nios2_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(13);
\inst|nios2|kernel_nios2_register_bank_b|the_altsyncram|auto_generated|q_b\(14) <= \inst|nios2|kernel_nios2_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(14);
\inst|nios2|kernel_nios2_register_bank_b|the_altsyncram|auto_generated|q_b\(15) <= \inst|nios2|kernel_nios2_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(15);
\inst|nios2|kernel_nios2_register_bank_b|the_altsyncram|auto_generated|q_b\(16) <= \inst|nios2|kernel_nios2_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(16);
\inst|nios2|kernel_nios2_register_bank_b|the_altsyncram|auto_generated|q_b\(17) <= \inst|nios2|kernel_nios2_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(17);
\inst|nios2|kernel_nios2_register_bank_b|the_altsyncram|auto_generated|q_b\(18) <= \inst|nios2|kernel_nios2_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(18);
\inst|nios2|kernel_nios2_register_bank_b|the_altsyncram|auto_generated|q_b\(19) <= \inst|nios2|kernel_nios2_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(19);
\inst|nios2|kernel_nios2_register_bank_b|the_altsyncram|auto_generated|q_b\(20) <= \inst|nios2|kernel_nios2_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(20);
\inst|nios2|kernel_nios2_register_bank_b|the_altsyncram|auto_generated|q_b\(21) <= \inst|nios2|kernel_nios2_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(21);
\inst|nios2|kernel_nios2_register_bank_b|the_altsyncram|auto_generated|q_b\(22) <= \inst|nios2|kernel_nios2_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(22);
\inst|nios2|kernel_nios2_register_bank_b|the_altsyncram|auto_generated|q_b\(23) <= \inst|nios2|kernel_nios2_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(23);
\inst|nios2|kernel_nios2_register_bank_b|the_altsyncram|auto_generated|q_b\(24) <= \inst|nios2|kernel_nios2_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(24);
\inst|nios2|kernel_nios2_register_bank_b|the_altsyncram|auto_generated|q_b\(25) <= \inst|nios2|kernel_nios2_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(25);
\inst|nios2|kernel_nios2_register_bank_b|the_altsyncram|auto_generated|q_b\(26) <= \inst|nios2|kernel_nios2_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(26);
\inst|nios2|kernel_nios2_register_bank_b|the_altsyncram|auto_generated|q_b\(27) <= \inst|nios2|kernel_nios2_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(27);
\inst|nios2|kernel_nios2_register_bank_b|the_altsyncram|auto_generated|q_b\(28) <= \inst|nios2|kernel_nios2_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(28);
\inst|nios2|kernel_nios2_register_bank_b|the_altsyncram|auto_generated|q_b\(29) <= \inst|nios2|kernel_nios2_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(29);
\inst|nios2|kernel_nios2_register_bank_b|the_altsyncram|auto_generated|q_b\(30) <= \inst|nios2|kernel_nios2_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(30);
\inst|nios2|kernel_nios2_register_bank_b|the_altsyncram|auto_generated|q_b\(31) <= \inst|nios2|kernel_nios2_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(31);

\inst|nios2|kernel_nios2_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTADATAIN_bus\ <= (gnd & gnd & gnd & gnd & \inst|nios2|A_wr_data_unfiltered[31]~56_combout\ & \inst|nios2|A_wr_data_unfiltered[30]~59_combout\ & 
\inst|nios2|A_wr_data_unfiltered[29]~62_combout\ & \inst|nios2|A_wr_data_unfiltered[28]~65_combout\ & \inst|nios2|A_wr_data_unfiltered[27]~68_combout\ & \inst|nios2|A_wr_data_unfiltered[26]~71_combout\ & \inst|nios2|A_wr_data_unfiltered[25]~74_combout\ & 
\inst|nios2|A_wr_data_unfiltered[24]~77_combout\ & \inst|nios2|A_wr_data_unfiltered[23]~80_combout\ & \inst|nios2|A_wr_data_unfiltered[22]~83_combout\ & \inst|nios2|A_wr_data_unfiltered[21]~86_combout\ & \inst|nios2|A_wr_data_unfiltered[20]~89_combout\ & 
\inst|nios2|A_wr_data_unfiltered[19]~92_combout\ & \inst|nios2|A_wr_data_unfiltered[18]~95_combout\ & \inst|nios2|A_wr_data_unfiltered[17]~98_combout\ & \inst|nios2|A_wr_data_unfiltered[16]~101_combout\ & \inst|nios2|A_wr_data_unfiltered[15]~104_combout\
& \inst|nios2|A_wr_data_unfiltered[14]~107_combout\ & \inst|nios2|A_wr_data_unfiltered[13]~110_combout\ & \inst|nios2|A_wr_data_unfiltered[12]~113_combout\ & \inst|nios2|A_wr_data_unfiltered[11]~116_combout\ & 
\inst|nios2|A_wr_data_unfiltered[10]~25_combout\ & \inst|nios2|A_wr_data_unfiltered[9]~28_combout\ & \inst|nios2|A_wr_data_unfiltered[8]~31_combout\ & \inst|nios2|A_wr_data_unfiltered[7]~118_combout\ & \inst|nios2|A_wr_data_unfiltered[6]~119_combout\ & 
\inst|nios2|A_wr_data_unfiltered[5]~120_combout\ & \inst|nios2|A_wr_data_unfiltered[4]~121_combout\ & \inst|nios2|A_wr_data_unfiltered[3]~117_combout\ & \inst|nios2|A_wr_data_unfiltered[2]~122_combout\ & \inst|nios2|A_wr_data_unfiltered[1]~123_combout\ & 
\inst|nios2|A_wr_data_unfiltered[0]~124_combout\);

\inst|nios2|kernel_nios2_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTAADDR_bus\ <= (\inst|nios2|A_dst_regnum_from_M\(4) & \inst|nios2|A_dst_regnum_from_M\(3) & \inst|nios2|A_dst_regnum_from_M\(2) & 
\inst|nios2|A_dst_regnum_from_M\(1) & \inst|nios2|A_dst_regnum_from_M\(0));

\inst|nios2|kernel_nios2_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBADDR_bus\ <= (\inst|nios2|F_iw_a_rf[4]~4_combout\ & \inst|nios2|F_iw_a_rf[3]~3_combout\ & \inst|nios2|F_iw_a_rf[2]~2_combout\ & \inst|nios2|F_iw_a_rf[1]~1_combout\ & 
\inst|nios2|F_iw_a_rf[0]~0_combout\);

\inst|nios2|kernel_nios2_register_bank_a|the_altsyncram|auto_generated|q_b\(0) <= \inst|nios2|kernel_nios2_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(0);
\inst|nios2|kernel_nios2_register_bank_a|the_altsyncram|auto_generated|q_b\(1) <= \inst|nios2|kernel_nios2_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(1);
\inst|nios2|kernel_nios2_register_bank_a|the_altsyncram|auto_generated|q_b\(2) <= \inst|nios2|kernel_nios2_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(2);
\inst|nios2|kernel_nios2_register_bank_a|the_altsyncram|auto_generated|q_b\(3) <= \inst|nios2|kernel_nios2_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(3);
\inst|nios2|kernel_nios2_register_bank_a|the_altsyncram|auto_generated|q_b\(4) <= \inst|nios2|kernel_nios2_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(4);
\inst|nios2|kernel_nios2_register_bank_a|the_altsyncram|auto_generated|q_b\(5) <= \inst|nios2|kernel_nios2_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(5);
\inst|nios2|kernel_nios2_register_bank_a|the_altsyncram|auto_generated|q_b\(6) <= \inst|nios2|kernel_nios2_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(6);
\inst|nios2|kernel_nios2_register_bank_a|the_altsyncram|auto_generated|q_b\(7) <= \inst|nios2|kernel_nios2_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(7);
\inst|nios2|kernel_nios2_register_bank_a|the_altsyncram|auto_generated|q_b\(8) <= \inst|nios2|kernel_nios2_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(8);
\inst|nios2|kernel_nios2_register_bank_a|the_altsyncram|auto_generated|q_b\(9) <= \inst|nios2|kernel_nios2_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(9);
\inst|nios2|kernel_nios2_register_bank_a|the_altsyncram|auto_generated|q_b\(10) <= \inst|nios2|kernel_nios2_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(10);
\inst|nios2|kernel_nios2_register_bank_a|the_altsyncram|auto_generated|q_b\(11) <= \inst|nios2|kernel_nios2_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(11);
\inst|nios2|kernel_nios2_register_bank_a|the_altsyncram|auto_generated|q_b\(12) <= \inst|nios2|kernel_nios2_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(12);
\inst|nios2|kernel_nios2_register_bank_a|the_altsyncram|auto_generated|q_b\(13) <= \inst|nios2|kernel_nios2_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(13);
\inst|nios2|kernel_nios2_register_bank_a|the_altsyncram|auto_generated|q_b\(14) <= \inst|nios2|kernel_nios2_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(14);
\inst|nios2|kernel_nios2_register_bank_a|the_altsyncram|auto_generated|q_b\(15) <= \inst|nios2|kernel_nios2_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(15);
\inst|nios2|kernel_nios2_register_bank_a|the_altsyncram|auto_generated|q_b\(16) <= \inst|nios2|kernel_nios2_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(16);
\inst|nios2|kernel_nios2_register_bank_a|the_altsyncram|auto_generated|q_b\(17) <= \inst|nios2|kernel_nios2_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(17);
\inst|nios2|kernel_nios2_register_bank_a|the_altsyncram|auto_generated|q_b\(18) <= \inst|nios2|kernel_nios2_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(18);
\inst|nios2|kernel_nios2_register_bank_a|the_altsyncram|auto_generated|q_b\(19) <= \inst|nios2|kernel_nios2_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(19);
\inst|nios2|kernel_nios2_register_bank_a|the_altsyncram|auto_generated|q_b\(20) <= \inst|nios2|kernel_nios2_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(20);
\inst|nios2|kernel_nios2_register_bank_a|the_altsyncram|auto_generated|q_b\(21) <= \inst|nios2|kernel_nios2_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(21);
\inst|nios2|kernel_nios2_register_bank_a|the_altsyncram|auto_generated|q_b\(22) <= \inst|nios2|kernel_nios2_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(22);
\inst|nios2|kernel_nios2_register_bank_a|the_altsyncram|auto_generated|q_b\(23) <= \inst|nios2|kernel_nios2_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(23);
\inst|nios2|kernel_nios2_register_bank_a|the_altsyncram|auto_generated|q_b\(24) <= \inst|nios2|kernel_nios2_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(24);
\inst|nios2|kernel_nios2_register_bank_a|the_altsyncram|auto_generated|q_b\(25) <= \inst|nios2|kernel_nios2_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(25);
\inst|nios2|kernel_nios2_register_bank_a|the_altsyncram|auto_generated|q_b\(26) <= \inst|nios2|kernel_nios2_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(26);
\inst|nios2|kernel_nios2_register_bank_a|the_altsyncram|auto_generated|q_b\(27) <= \inst|nios2|kernel_nios2_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(27);
\inst|nios2|kernel_nios2_register_bank_a|the_altsyncram|auto_generated|q_b\(28) <= \inst|nios2|kernel_nios2_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(28);
\inst|nios2|kernel_nios2_register_bank_a|the_altsyncram|auto_generated|q_b\(29) <= \inst|nios2|kernel_nios2_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(29);
\inst|nios2|kernel_nios2_register_bank_a|the_altsyncram|auto_generated|q_b\(30) <= \inst|nios2|kernel_nios2_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(30);
\inst|nios2|kernel_nios2_register_bank_a|the_altsyncram|auto_generated|q_b\(31) <= \inst|nios2|kernel_nios2_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(31);

\inst|nios2|kernel_nios2_dc_data|the_altsyncram|auto_generated|ram_block1a0_PORTADATAIN_bus\ <= (gnd & \inst|nios2|dc_data_wr_port_data[31]~21_combout\ & \inst|nios2|dc_data_wr_port_data[30]~35_combout\ & \inst|nios2|dc_data_wr_port_data[29]~45_combout\
& \inst|nios2|dc_data_wr_port_data[28]~51_combout\ & \inst|nios2|dc_data_wr_port_data[27]~9_combout\ & \inst|nios2|dc_data_wr_port_data[26]~23_combout\ & \inst|nios2|dc_data_wr_port_data[25]~27_combout\ & \inst|nios2|dc_data_wr_port_data[24]~31_combout\
& gnd & \inst|nios2|dc_data_wr_port_data[7]~19_combout\ & \inst|nios2|dc_data_wr_port_data[6]~41_combout\ & \inst|nios2|dc_data_wr_port_data[5]~49_combout\ & \inst|nios2|dc_data_wr_port_data[4]~57_combout\ & \inst|nios2|dc_data_wr_port_data[3]~1_combout\
& \inst|nios2|dc_data_wr_port_data[2]~3_combout\ & \inst|nios2|dc_data_wr_port_data[1]~5_combout\ & \inst|nios2|dc_data_wr_port_data[0]~7_combout\);

\inst|nios2|kernel_nios2_dc_data|the_altsyncram|auto_generated|ram_block1a0_PORTAADDR_bus\ <= (\inst|nios2|dc_data_wr_port_addr[8]~11_combout\ & \inst|nios2|dc_data_wr_port_addr[7]~10_combout\ & \inst|nios2|dc_data_wr_port_addr[6]~9_combout\ & 
\inst|nios2|dc_data_wr_port_addr[5]~8_combout\ & \inst|nios2|dc_data_wr_port_addr[4]~7_combout\ & \inst|nios2|dc_data_wr_port_addr[3]~6_combout\ & \inst|nios2|dc_data_wr_port_addr[2]~5_combout\ & \inst|nios2|dc_data_wr_port_addr[1]~3_combout\ & 
\inst|nios2|dc_data_wr_port_addr[0]~1_combout\);

\inst|nios2|kernel_nios2_dc_data|the_altsyncram|auto_generated|ram_block1a0_PORTBADDR_bus\ <= (\inst|nios2|dc_data_rd_port_addr[8]~17_combout\ & \inst|nios2|dc_data_rd_port_addr[7]~15_combout\ & \inst|nios2|dc_data_rd_port_addr[6]~13_combout\ & 
\inst|nios2|dc_data_rd_port_addr[5]~11_combout\ & \inst|nios2|dc_data_rd_port_addr[4]~9_combout\ & \inst|nios2|dc_data_rd_port_addr[3]~7_combout\ & \inst|nios2|dc_data_rd_port_addr[2]~5_combout\ & \inst|nios2|dc_data_rd_port_addr[1]~3_combout\ & 
\inst|nios2|dc_data_rd_port_addr[0]~1_combout\);

\inst|nios2|kernel_nios2_dc_data|the_altsyncram|auto_generated|ram_block1a0_PORTABYTEENAMASKS_bus\ <= (\inst|nios2|dc_data_wr_port_byte_en[3]~3_combout\ & \inst|nios2|dc_data_wr_port_byte_en[0]~1_combout\);

\inst|nios2|kernel_nios2_dc_data|the_altsyncram|auto_generated|q_b\(0) <= \inst|nios2|kernel_nios2_dc_data|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(0);
\inst|nios2|kernel_nios2_dc_data|the_altsyncram|auto_generated|q_b\(1) <= \inst|nios2|kernel_nios2_dc_data|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(1);
\inst|nios2|kernel_nios2_dc_data|the_altsyncram|auto_generated|q_b\(2) <= \inst|nios2|kernel_nios2_dc_data|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(2);
\inst|nios2|kernel_nios2_dc_data|the_altsyncram|auto_generated|q_b\(3) <= \inst|nios2|kernel_nios2_dc_data|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(3);
\inst|nios2|kernel_nios2_dc_data|the_altsyncram|auto_generated|q_b\(4) <= \inst|nios2|kernel_nios2_dc_data|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(4);
\inst|nios2|kernel_nios2_dc_data|the_altsyncram|auto_generated|q_b\(5) <= \inst|nios2|kernel_nios2_dc_data|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(5);
\inst|nios2|kernel_nios2_dc_data|the_altsyncram|auto_generated|q_b\(6) <= \inst|nios2|kernel_nios2_dc_data|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(6);
\inst|nios2|kernel_nios2_dc_data|the_altsyncram|auto_generated|q_b\(7) <= \inst|nios2|kernel_nios2_dc_data|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(7);
\inst|nios2|kernel_nios2_dc_data|the_altsyncram|auto_generated|q_b\(24) <= \inst|nios2|kernel_nios2_dc_data|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(9);
\inst|nios2|kernel_nios2_dc_data|the_altsyncram|auto_generated|q_b\(25) <= \inst|nios2|kernel_nios2_dc_data|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(10);
\inst|nios2|kernel_nios2_dc_data|the_altsyncram|auto_generated|q_b\(26) <= \inst|nios2|kernel_nios2_dc_data|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(11);
\inst|nios2|kernel_nios2_dc_data|the_altsyncram|auto_generated|q_b\(27) <= \inst|nios2|kernel_nios2_dc_data|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(12);
\inst|nios2|kernel_nios2_dc_data|the_altsyncram|auto_generated|q_b\(28) <= \inst|nios2|kernel_nios2_dc_data|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(13);
\inst|nios2|kernel_nios2_dc_data|the_altsyncram|auto_generated|q_b\(29) <= \inst|nios2|kernel_nios2_dc_data|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(14);
\inst|nios2|kernel_nios2_dc_data|the_altsyncram|auto_generated|q_b\(30) <= \inst|nios2|kernel_nios2_dc_data|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(15);
\inst|nios2|kernel_nios2_dc_data|the_altsyncram|auto_generated|q_b\(31) <= \inst|nios2|kernel_nios2_dc_data|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(16);

\inst|nios2|kernel_nios2_ic_data|the_altsyncram|auto_generated|ram_block1a22_PORTADATAIN_bus\ <= (\inst|nios2|i_readdata_d1\(31) & \inst|nios2|i_readdata_d1\(30) & \inst|nios2|i_readdata_d1\(29) & \inst|nios2|i_readdata_d1\(28) & 
\inst|nios2|i_readdata_d1\(27) & \inst|nios2|i_readdata_d1\(25) & \inst|nios2|i_readdata_d1\(24) & \inst|nios2|i_readdata_d1\(23) & \inst|nios2|i_readdata_d1\(22));

\inst|nios2|kernel_nios2_ic_data|the_altsyncram|auto_generated|ram_block1a22_PORTAADDR_bus\ <= (\inst|nios2|ic_fill_line\(6) & \inst|nios2|ic_fill_line\(5) & \inst|nios2|ic_fill_line\(4) & \inst|nios2|ic_fill_line\(3) & 
\inst|nios2|ic_fill_line\(2) & \inst|nios2|ic_fill_line\(1) & \inst|nios2|ic_fill_line\(0) & \inst|nios2|ic_fill_dp_offset\(2) & \inst|nios2|ic_fill_dp_offset\(1) & \inst|nios2|ic_fill_dp_offset\(0));

\inst|nios2|kernel_nios2_ic_data|the_altsyncram|auto_generated|ram_block1a22_PORTBADDR_bus\ <= (\inst|nios2|F_ic_tag_rd_addr_nxt[6]~27_combout\ & \inst|nios2|F_ic_tag_rd_addr_nxt[5]~23_combout\ & \inst|nios2|F_ic_tag_rd_addr_nxt[4]~19_combout\ & 
\inst|nios2|F_ic_tag_rd_addr_nxt[3]~15_combout\ & \inst|nios2|F_ic_tag_rd_addr_nxt[2]~11_combout\ & \inst|nios2|F_ic_tag_rd_addr_nxt[1]~7_combout\ & \inst|nios2|F_ic_tag_rd_addr_nxt[0]~3_combout\ & \inst|nios2|F_ic_data_rd_addr_nxt[2]~11_combout\ & 
\inst|nios2|F_ic_data_rd_addr_nxt[1]~7_combout\ & \inst|nios2|F_ic_data_rd_addr_nxt[0]~3_combout\);

\inst|nios2|kernel_nios2_ic_data|the_altsyncram|auto_generated|q_b\(22) <= \inst|nios2|kernel_nios2_ic_data|the_altsyncram|auto_generated|ram_block1a22_PORTBDATAOUT_bus\(0);
\inst|nios2|kernel_nios2_ic_data|the_altsyncram|auto_generated|q_b\(23) <= \inst|nios2|kernel_nios2_ic_data|the_altsyncram|auto_generated|ram_block1a22_PORTBDATAOUT_bus\(1);
\inst|nios2|kernel_nios2_ic_data|the_altsyncram|auto_generated|q_b\(24) <= \inst|nios2|kernel_nios2_ic_data|the_altsyncram|auto_generated|ram_block1a22_PORTBDATAOUT_bus\(2);
\inst|nios2|kernel_nios2_ic_data|the_altsyncram|auto_generated|q_b\(25) <= \inst|nios2|kernel_nios2_ic_data|the_altsyncram|auto_generated|ram_block1a22_PORTBDATAOUT_bus\(3);
\inst|nios2|kernel_nios2_ic_data|the_altsyncram|auto_generated|q_b\(27) <= \inst|nios2|kernel_nios2_ic_data|the_altsyncram|auto_generated|ram_block1a22_PORTBDATAOUT_bus\(4);
\inst|nios2|kernel_nios2_ic_data|the_altsyncram|auto_generated|q_b\(28) <= \inst|nios2|kernel_nios2_ic_data|the_altsyncram|auto_generated|ram_block1a22_PORTBDATAOUT_bus\(5);
\inst|nios2|kernel_nios2_ic_data|the_altsyncram|auto_generated|q_b\(29) <= \inst|nios2|kernel_nios2_ic_data|the_altsyncram|auto_generated|ram_block1a22_PORTBDATAOUT_bus\(6);
\inst|nios2|kernel_nios2_ic_data|the_altsyncram|auto_generated|q_b\(30) <= \inst|nios2|kernel_nios2_ic_data|the_altsyncram|auto_generated|ram_block1a22_PORTBDATAOUT_bus\(7);
\inst|nios2|kernel_nios2_ic_data|the_altsyncram|auto_generated|q_b\(31) <= \inst|nios2|kernel_nios2_ic_data|the_altsyncram|auto_generated|ram_block1a22_PORTBDATAOUT_bus\(8);

\inst|nios2|kernel_nios2_ic_data|the_altsyncram|auto_generated|ram_block1a0_PORTADATAIN_bus\ <= (\inst|nios2|i_readdata_d1\(26) & \inst|nios2|i_readdata_d1\(15) & \inst|nios2|i_readdata_d1\(11) & \inst|nios2|i_readdata_d1\(5) & 
\inst|nios2|i_readdata_d1\(4) & \inst|nios2|i_readdata_d1\(3) & \inst|nios2|i_readdata_d1\(2) & \inst|nios2|i_readdata_d1\(1) & \inst|nios2|i_readdata_d1\(0));

\inst|nios2|kernel_nios2_ic_data|the_altsyncram|auto_generated|ram_block1a0_PORTAADDR_bus\ <= (\inst|nios2|ic_fill_line\(6) & \inst|nios2|ic_fill_line\(5) & \inst|nios2|ic_fill_line\(4) & \inst|nios2|ic_fill_line\(3) & 
\inst|nios2|ic_fill_line\(2) & \inst|nios2|ic_fill_line\(1) & \inst|nios2|ic_fill_line\(0) & \inst|nios2|ic_fill_dp_offset\(2) & \inst|nios2|ic_fill_dp_offset\(1) & \inst|nios2|ic_fill_dp_offset\(0));

\inst|nios2|kernel_nios2_ic_data|the_altsyncram|auto_generated|ram_block1a0_PORTBADDR_bus\ <= (\inst|nios2|F_ic_tag_rd_addr_nxt[6]~27_combout\ & \inst|nios2|F_ic_tag_rd_addr_nxt[5]~23_combout\ & \inst|nios2|F_ic_tag_rd_addr_nxt[4]~19_combout\ & 
\inst|nios2|F_ic_tag_rd_addr_nxt[3]~15_combout\ & \inst|nios2|F_ic_tag_rd_addr_nxt[2]~11_combout\ & \inst|nios2|F_ic_tag_rd_addr_nxt[1]~7_combout\ & \inst|nios2|F_ic_tag_rd_addr_nxt[0]~3_combout\ & \inst|nios2|F_ic_data_rd_addr_nxt[2]~11_combout\ & 
\inst|nios2|F_ic_data_rd_addr_nxt[1]~7_combout\ & \inst|nios2|F_ic_data_rd_addr_nxt[0]~3_combout\);

\inst|nios2|kernel_nios2_ic_data|the_altsyncram|auto_generated|q_b\(0) <= \inst|nios2|kernel_nios2_ic_data|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(0);
\inst|nios2|kernel_nios2_ic_data|the_altsyncram|auto_generated|q_b\(1) <= \inst|nios2|kernel_nios2_ic_data|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(1);
\inst|nios2|kernel_nios2_ic_data|the_altsyncram|auto_generated|q_b\(2) <= \inst|nios2|kernel_nios2_ic_data|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(2);
\inst|nios2|kernel_nios2_ic_data|the_altsyncram|auto_generated|q_b\(3) <= \inst|nios2|kernel_nios2_ic_data|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(3);
\inst|nios2|kernel_nios2_ic_data|the_altsyncram|auto_generated|q_b\(4) <= \inst|nios2|kernel_nios2_ic_data|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(4);
\inst|nios2|kernel_nios2_ic_data|the_altsyncram|auto_generated|q_b\(5) <= \inst|nios2|kernel_nios2_ic_data|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(5);
\inst|nios2|kernel_nios2_ic_data|the_altsyncram|auto_generated|q_b\(11) <= \inst|nios2|kernel_nios2_ic_data|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(6);
\inst|nios2|kernel_nios2_ic_data|the_altsyncram|auto_generated|q_b\(15) <= \inst|nios2|kernel_nios2_ic_data|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(7);
\inst|nios2|kernel_nios2_ic_data|the_altsyncram|auto_generated|q_b\(26) <= \inst|nios2|kernel_nios2_ic_data|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(8);

\inst|nios2|kernel_nios2_dc_data|the_altsyncram|auto_generated|ram_block1a8_PORTADATAIN_bus\ <= (gnd & \inst|nios2|dc_data_wr_port_data[23]~17_combout\ & \inst|nios2|dc_data_wr_port_data[22]~39_combout\ & \inst|nios2|dc_data_wr_port_data[21]~43_combout\
& \inst|nios2|dc_data_wr_port_data[20]~55_combout\ & \inst|nios2|dc_data_wr_port_data[19]~13_combout\ & \inst|nios2|dc_data_wr_port_data[18]~59_combout\ & \inst|nios2|dc_data_wr_port_data[17]~61_combout\ & \inst|nios2|dc_data_wr_port_data[16]~63_combout\
& gnd & \inst|nios2|dc_data_wr_port_data[15]~15_combout\ & \inst|nios2|dc_data_wr_port_data[14]~37_combout\ & \inst|nios2|dc_data_wr_port_data[13]~47_combout\ & \inst|nios2|dc_data_wr_port_data[12]~53_combout\ & 
\inst|nios2|dc_data_wr_port_data[11]~11_combout\ & \inst|nios2|dc_data_wr_port_data[10]~25_combout\ & \inst|nios2|dc_data_wr_port_data[9]~29_combout\ & \inst|nios2|dc_data_wr_port_data[8]~33_combout\);

\inst|nios2|kernel_nios2_dc_data|the_altsyncram|auto_generated|ram_block1a8_PORTAADDR_bus\ <= (\inst|nios2|dc_data_wr_port_addr[8]~11_combout\ & \inst|nios2|dc_data_wr_port_addr[7]~10_combout\ & \inst|nios2|dc_data_wr_port_addr[6]~9_combout\ & 
\inst|nios2|dc_data_wr_port_addr[5]~8_combout\ & \inst|nios2|dc_data_wr_port_addr[4]~7_combout\ & \inst|nios2|dc_data_wr_port_addr[3]~6_combout\ & \inst|nios2|dc_data_wr_port_addr[2]~5_combout\ & \inst|nios2|dc_data_wr_port_addr[1]~3_combout\ & 
\inst|nios2|dc_data_wr_port_addr[0]~1_combout\);

\inst|nios2|kernel_nios2_dc_data|the_altsyncram|auto_generated|ram_block1a8_PORTBADDR_bus\ <= (\inst|nios2|dc_data_rd_port_addr[8]~17_combout\ & \inst|nios2|dc_data_rd_port_addr[7]~15_combout\ & \inst|nios2|dc_data_rd_port_addr[6]~13_combout\ & 
\inst|nios2|dc_data_rd_port_addr[5]~11_combout\ & \inst|nios2|dc_data_rd_port_addr[4]~9_combout\ & \inst|nios2|dc_data_rd_port_addr[3]~7_combout\ & \inst|nios2|dc_data_rd_port_addr[2]~5_combout\ & \inst|nios2|dc_data_rd_port_addr[1]~3_combout\ & 
\inst|nios2|dc_data_rd_port_addr[0]~1_combout\);

\inst|nios2|kernel_nios2_dc_data|the_altsyncram|auto_generated|ram_block1a8_PORTABYTEENAMASKS_bus\ <= (\inst|nios2|dc_data_wr_port_byte_en[2]~7_combout\ & \inst|nios2|dc_data_wr_port_byte_en[1]~5_combout\);

\inst|nios2|kernel_nios2_dc_data|the_altsyncram|auto_generated|q_b\(8) <= \inst|nios2|kernel_nios2_dc_data|the_altsyncram|auto_generated|ram_block1a8_PORTBDATAOUT_bus\(0);
\inst|nios2|kernel_nios2_dc_data|the_altsyncram|auto_generated|q_b\(9) <= \inst|nios2|kernel_nios2_dc_data|the_altsyncram|auto_generated|ram_block1a8_PORTBDATAOUT_bus\(1);
\inst|nios2|kernel_nios2_dc_data|the_altsyncram|auto_generated|q_b\(10) <= \inst|nios2|kernel_nios2_dc_data|the_altsyncram|auto_generated|ram_block1a8_PORTBDATAOUT_bus\(2);
\inst|nios2|kernel_nios2_dc_data|the_altsyncram|auto_generated|q_b\(11) <= \inst|nios2|kernel_nios2_dc_data|the_altsyncram|auto_generated|ram_block1a8_PORTBDATAOUT_bus\(3);
\inst|nios2|kernel_nios2_dc_data|the_altsyncram|auto_generated|q_b\(12) <= \inst|nios2|kernel_nios2_dc_data|the_altsyncram|auto_generated|ram_block1a8_PORTBDATAOUT_bus\(4);
\inst|nios2|kernel_nios2_dc_data|the_altsyncram|auto_generated|q_b\(13) <= \inst|nios2|kernel_nios2_dc_data|the_altsyncram|auto_generated|ram_block1a8_PORTBDATAOUT_bus\(5);
\inst|nios2|kernel_nios2_dc_data|the_altsyncram|auto_generated|q_b\(14) <= \inst|nios2|kernel_nios2_dc_data|the_altsyncram|auto_generated|ram_block1a8_PORTBDATAOUT_bus\(6);
\inst|nios2|kernel_nios2_dc_data|the_altsyncram|auto_generated|q_b\(15) <= \inst|nios2|kernel_nios2_dc_data|the_altsyncram|auto_generated|ram_block1a8_PORTBDATAOUT_bus\(7);
\inst|nios2|kernel_nios2_dc_data|the_altsyncram|auto_generated|q_b\(16) <= \inst|nios2|kernel_nios2_dc_data|the_altsyncram|auto_generated|ram_block1a8_PORTBDATAOUT_bus\(9);
\inst|nios2|kernel_nios2_dc_data|the_altsyncram|auto_generated|q_b\(17) <= \inst|nios2|kernel_nios2_dc_data|the_altsyncram|auto_generated|ram_block1a8_PORTBDATAOUT_bus\(10);
\inst|nios2|kernel_nios2_dc_data|the_altsyncram|auto_generated|q_b\(18) <= \inst|nios2|kernel_nios2_dc_data|the_altsyncram|auto_generated|ram_block1a8_PORTBDATAOUT_bus\(11);
\inst|nios2|kernel_nios2_dc_data|the_altsyncram|auto_generated|q_b\(19) <= \inst|nios2|kernel_nios2_dc_data|the_altsyncram|auto_generated|ram_block1a8_PORTBDATAOUT_bus\(12);
\inst|nios2|kernel_nios2_dc_data|the_altsyncram|auto_generated|q_b\(20) <= \inst|nios2|kernel_nios2_dc_data|the_altsyncram|auto_generated|ram_block1a8_PORTBDATAOUT_bus\(13);
\inst|nios2|kernel_nios2_dc_data|the_altsyncram|auto_generated|q_b\(21) <= \inst|nios2|kernel_nios2_dc_data|the_altsyncram|auto_generated|ram_block1a8_PORTBDATAOUT_bus\(14);
\inst|nios2|kernel_nios2_dc_data|the_altsyncram|auto_generated|q_b\(22) <= \inst|nios2|kernel_nios2_dc_data|the_altsyncram|auto_generated|ram_block1a8_PORTBDATAOUT_bus\(15);
\inst|nios2|kernel_nios2_dc_data|the_altsyncram|auto_generated|q_b\(23) <= \inst|nios2|kernel_nios2_dc_data|the_altsyncram|auto_generated|ram_block1a8_PORTBDATAOUT_bus\(16);

\inst|nios2|kernel_nios2_ic_data|the_altsyncram|auto_generated|ram_block1a6_PORTADATAIN_bus\ <= (\inst|nios2|i_readdata_d1\(16) & \inst|nios2|i_readdata_d1\(14) & \inst|nios2|i_readdata_d1\(13) & \inst|nios2|i_readdata_d1\(12) & 
\inst|nios2|i_readdata_d1\(10) & \inst|nios2|i_readdata_d1\(9) & \inst|nios2|i_readdata_d1\(8) & \inst|nios2|i_readdata_d1\(7) & \inst|nios2|i_readdata_d1\(6));

\inst|nios2|kernel_nios2_ic_data|the_altsyncram|auto_generated|ram_block1a6_PORTAADDR_bus\ <= (\inst|nios2|ic_fill_line\(6) & \inst|nios2|ic_fill_line\(5) & \inst|nios2|ic_fill_line\(4) & \inst|nios2|ic_fill_line\(3) & 
\inst|nios2|ic_fill_line\(2) & \inst|nios2|ic_fill_line\(1) & \inst|nios2|ic_fill_line\(0) & \inst|nios2|ic_fill_dp_offset\(2) & \inst|nios2|ic_fill_dp_offset\(1) & \inst|nios2|ic_fill_dp_offset\(0));

\inst|nios2|kernel_nios2_ic_data|the_altsyncram|auto_generated|ram_block1a6_PORTBADDR_bus\ <= (\inst|nios2|F_ic_tag_rd_addr_nxt[6]~27_combout\ & \inst|nios2|F_ic_tag_rd_addr_nxt[5]~23_combout\ & \inst|nios2|F_ic_tag_rd_addr_nxt[4]~19_combout\ & 
\inst|nios2|F_ic_tag_rd_addr_nxt[3]~15_combout\ & \inst|nios2|F_ic_tag_rd_addr_nxt[2]~11_combout\ & \inst|nios2|F_ic_tag_rd_addr_nxt[1]~7_combout\ & \inst|nios2|F_ic_tag_rd_addr_nxt[0]~3_combout\ & \inst|nios2|F_ic_data_rd_addr_nxt[2]~11_combout\ & 
\inst|nios2|F_ic_data_rd_addr_nxt[1]~7_combout\ & \inst|nios2|F_ic_data_rd_addr_nxt[0]~3_combout\);

\inst|nios2|kernel_nios2_ic_data|the_altsyncram|auto_generated|q_b\(6) <= \inst|nios2|kernel_nios2_ic_data|the_altsyncram|auto_generated|ram_block1a6_PORTBDATAOUT_bus\(0);
\inst|nios2|kernel_nios2_ic_data|the_altsyncram|auto_generated|q_b\(7) <= \inst|nios2|kernel_nios2_ic_data|the_altsyncram|auto_generated|ram_block1a6_PORTBDATAOUT_bus\(1);
\inst|nios2|kernel_nios2_ic_data|the_altsyncram|auto_generated|q_b\(8) <= \inst|nios2|kernel_nios2_ic_data|the_altsyncram|auto_generated|ram_block1a6_PORTBDATAOUT_bus\(2);
\inst|nios2|kernel_nios2_ic_data|the_altsyncram|auto_generated|q_b\(9) <= \inst|nios2|kernel_nios2_ic_data|the_altsyncram|auto_generated|ram_block1a6_PORTBDATAOUT_bus\(3);
\inst|nios2|kernel_nios2_ic_data|the_altsyncram|auto_generated|q_b\(10) <= \inst|nios2|kernel_nios2_ic_data|the_altsyncram|auto_generated|ram_block1a6_PORTBDATAOUT_bus\(4);
\inst|nios2|kernel_nios2_ic_data|the_altsyncram|auto_generated|q_b\(12) <= \inst|nios2|kernel_nios2_ic_data|the_altsyncram|auto_generated|ram_block1a6_PORTBDATAOUT_bus\(5);
\inst|nios2|kernel_nios2_ic_data|the_altsyncram|auto_generated|q_b\(13) <= \inst|nios2|kernel_nios2_ic_data|the_altsyncram|auto_generated|ram_block1a6_PORTBDATAOUT_bus\(6);
\inst|nios2|kernel_nios2_ic_data|the_altsyncram|auto_generated|q_b\(14) <= \inst|nios2|kernel_nios2_ic_data|the_altsyncram|auto_generated|ram_block1a6_PORTBDATAOUT_bus\(7);
\inst|nios2|kernel_nios2_ic_data|the_altsyncram|auto_generated|q_b\(16) <= \inst|nios2|kernel_nios2_ic_data|the_altsyncram|auto_generated|ram_block1a6_PORTBDATAOUT_bus\(8);

\inst|nios2|kernel_nios2_ic_data|the_altsyncram|auto_generated|ram_block1a17_PORTADATAIN_bus\ <= (gnd & gnd & gnd & gnd & \inst|nios2|i_readdata_d1\(21) & \inst|nios2|i_readdata_d1\(20) & \inst|nios2|i_readdata_d1\(19) & \inst|nios2|i_readdata_d1\(18)
& \inst|nios2|i_readdata_d1\(17));

\inst|nios2|kernel_nios2_ic_data|the_altsyncram|auto_generated|ram_block1a17_PORTAADDR_bus\ <= (\inst|nios2|ic_fill_line\(6) & \inst|nios2|ic_fill_line\(5) & \inst|nios2|ic_fill_line\(4) & \inst|nios2|ic_fill_line\(3) & 
\inst|nios2|ic_fill_line\(2) & \inst|nios2|ic_fill_line\(1) & \inst|nios2|ic_fill_line\(0) & \inst|nios2|ic_fill_dp_offset\(2) & \inst|nios2|ic_fill_dp_offset\(1) & \inst|nios2|ic_fill_dp_offset\(0));

\inst|nios2|kernel_nios2_ic_data|the_altsyncram|auto_generated|ram_block1a17_PORTBADDR_bus\ <= (\inst|nios2|F_ic_tag_rd_addr_nxt[6]~27_combout\ & \inst|nios2|F_ic_tag_rd_addr_nxt[5]~23_combout\ & \inst|nios2|F_ic_tag_rd_addr_nxt[4]~19_combout\ & 
\inst|nios2|F_ic_tag_rd_addr_nxt[3]~15_combout\ & \inst|nios2|F_ic_tag_rd_addr_nxt[2]~11_combout\ & \inst|nios2|F_ic_tag_rd_addr_nxt[1]~7_combout\ & \inst|nios2|F_ic_tag_rd_addr_nxt[0]~3_combout\ & \inst|nios2|F_ic_data_rd_addr_nxt[2]~11_combout\ & 
\inst|nios2|F_ic_data_rd_addr_nxt[1]~7_combout\ & \inst|nios2|F_ic_data_rd_addr_nxt[0]~3_combout\);

\inst|nios2|kernel_nios2_ic_data|the_altsyncram|auto_generated|q_b\(17) <= \inst|nios2|kernel_nios2_ic_data|the_altsyncram|auto_generated|ram_block1a17_PORTBDATAOUT_bus\(0);
\inst|nios2|kernel_nios2_ic_data|the_altsyncram|auto_generated|q_b\(18) <= \inst|nios2|kernel_nios2_ic_data|the_altsyncram|auto_generated|ram_block1a17_PORTBDATAOUT_bus\(1);
\inst|nios2|kernel_nios2_ic_data|the_altsyncram|auto_generated|q_b\(19) <= \inst|nios2|kernel_nios2_ic_data|the_altsyncram|auto_generated|ram_block1a17_PORTBDATAOUT_bus\(2);
\inst|nios2|kernel_nios2_ic_data|the_altsyncram|auto_generated|q_b\(20) <= \inst|nios2|kernel_nios2_ic_data|the_altsyncram|auto_generated|ram_block1a17_PORTBDATAOUT_bus\(3);
\inst|nios2|kernel_nios2_ic_data|the_altsyncram|auto_generated|q_b\(21) <= \inst|nios2|kernel_nios2_ic_data|the_altsyncram|auto_generated|ram_block1a17_PORTBDATAOUT_bus\(4);

\inst|jtag_uart|the_kernel_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0_PORTADATAIN_bus\ <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & 
gnd & gnd & gnd & gnd & gnd & gnd & gnd & \inst|nios2|d_writedata\(7) & \inst|nios2|d_writedata\(6) & \inst|nios2|d_writedata\(5) & \inst|nios2|d_writedata\(4) & \inst|nios2|d_writedata\(3) & \inst|nios2|d_writedata\(2) & 
\inst|nios2|d_writedata\(1) & \inst|nios2|d_writedata\(0));

\inst|jtag_uart|the_kernel_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0_PORTAADDR_bus\ <= (\inst|jtag_uart|the_kernel_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(5) & 
\inst|jtag_uart|the_kernel_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4) & \inst|jtag_uart|the_kernel_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3) & 
\inst|jtag_uart|the_kernel_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2) & \inst|jtag_uart|the_kernel_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1) & 
\inst|jtag_uart|the_kernel_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0));

\inst|jtag_uart|the_kernel_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0_PORTBADDR_bus\ <= (\inst|jtag_uart|the_kernel_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(5) & 
\inst|jtag_uart|the_kernel_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(4) & \inst|jtag_uart|the_kernel_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(3) & 
\inst|jtag_uart|the_kernel_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(2) & \inst|jtag_uart|the_kernel_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(1) & 
\inst|jtag_uart|the_kernel_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(0));

\inst|jtag_uart|kernel_jtag_uart_alt_jtag_atlantic|rdata\(0) <= \inst|jtag_uart|the_kernel_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0_PORTBDATAOUT_bus\(0);
\inst|jtag_uart|kernel_jtag_uart_alt_jtag_atlantic|rdata\(1) <= \inst|jtag_uart|the_kernel_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0_PORTBDATAOUT_bus\(1);
\inst|jtag_uart|kernel_jtag_uart_alt_jtag_atlantic|rdata\(2) <= \inst|jtag_uart|the_kernel_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0_PORTBDATAOUT_bus\(2);
\inst|jtag_uart|kernel_jtag_uart_alt_jtag_atlantic|rdata\(3) <= \inst|jtag_uart|the_kernel_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0_PORTBDATAOUT_bus\(3);
\inst|jtag_uart|kernel_jtag_uart_alt_jtag_atlantic|rdata\(4) <= \inst|jtag_uart|the_kernel_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0_PORTBDATAOUT_bus\(4);
\inst|jtag_uart|kernel_jtag_uart_alt_jtag_atlantic|rdata\(5) <= \inst|jtag_uart|the_kernel_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0_PORTBDATAOUT_bus\(5);
\inst|jtag_uart|kernel_jtag_uart_alt_jtag_atlantic|rdata\(6) <= \inst|jtag_uart|the_kernel_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0_PORTBDATAOUT_bus\(6);
\inst|jtag_uart|kernel_jtag_uart_alt_jtag_atlantic|rdata\(7) <= \inst|jtag_uart|the_kernel_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0_PORTBDATAOUT_bus\(7);

\inst|nios2|the_kernel_nios2_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_out3_DATAA_bus\ <= (\inst|nios2|the_kernel_nios2_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_mult2~DATAOUT31\ & 
\inst|nios2|the_kernel_nios2_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_mult2~DATAOUT30\ & \inst|nios2|the_kernel_nios2_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_mult2~DATAOUT29\ & 
\inst|nios2|the_kernel_nios2_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_mult2~DATAOUT28\ & \inst|nios2|the_kernel_nios2_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_mult2~DATAOUT27\ & 
\inst|nios2|the_kernel_nios2_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_mult2~DATAOUT26\ & \inst|nios2|the_kernel_nios2_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_mult2~DATAOUT25\ & 
\inst|nios2|the_kernel_nios2_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_mult2~DATAOUT24\ & \inst|nios2|the_kernel_nios2_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_mult2~DATAOUT23\ & 
\inst|nios2|the_kernel_nios2_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_mult2~DATAOUT22\ & \inst|nios2|the_kernel_nios2_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_mult2~DATAOUT21\ & 
\inst|nios2|the_kernel_nios2_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_mult2~DATAOUT20\ & \inst|nios2|the_kernel_nios2_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_mult2~DATAOUT19\ & 
\inst|nios2|the_kernel_nios2_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_mult2~DATAOUT18\ & \inst|nios2|the_kernel_nios2_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_mult2~DATAOUT17\ & 
\inst|nios2|the_kernel_nios2_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_mult2~DATAOUT16\ & \inst|nios2|the_kernel_nios2_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_mult2~DATAOUT15\ & 
\inst|nios2|the_kernel_nios2_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_mult2~DATAOUT14\ & \inst|nios2|the_kernel_nios2_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_mult2~DATAOUT13\ & 
\inst|nios2|the_kernel_nios2_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_mult2~DATAOUT12\ & \inst|nios2|the_kernel_nios2_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_mult2~DATAOUT11\ & 
\inst|nios2|the_kernel_nios2_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_mult2~DATAOUT10\ & \inst|nios2|the_kernel_nios2_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_mult2~DATAOUT9\ & 
\inst|nios2|the_kernel_nios2_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_mult2~DATAOUT8\ & \inst|nios2|the_kernel_nios2_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_mult2~DATAOUT7\ & 
\inst|nios2|the_kernel_nios2_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_mult2~DATAOUT6\ & \inst|nios2|the_kernel_nios2_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_mult2~DATAOUT5\ & 
\inst|nios2|the_kernel_nios2_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_mult2~DATAOUT4\ & \inst|nios2|the_kernel_nios2_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_mult2~DATAOUT3\ & 
\inst|nios2|the_kernel_nios2_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_mult2~DATAOUT2\ & \inst|nios2|the_kernel_nios2_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_mult2~DATAOUT1\ & 
\inst|nios2|the_kernel_nios2_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_mult2~dataout\ & \inst|nios2|the_kernel_nios2_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_mult2~3\ & 
\inst|nios2|the_kernel_nios2_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_mult2~2\ & \inst|nios2|the_kernel_nios2_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_mult2~1\ & 
\inst|nios2|the_kernel_nios2_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_mult2~0\);

\inst|nios2|the_kernel_nios2_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_out3~0\ <= \inst|nios2|the_kernel_nios2_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_out3_DATAOUT_bus\(0);
\inst|nios2|the_kernel_nios2_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_out3~1\ <= \inst|nios2|the_kernel_nios2_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_out3_DATAOUT_bus\(1);
\inst|nios2|the_kernel_nios2_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_out3~2\ <= \inst|nios2|the_kernel_nios2_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_out3_DATAOUT_bus\(2);
\inst|nios2|the_kernel_nios2_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_out3~3\ <= \inst|nios2|the_kernel_nios2_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_out3_DATAOUT_bus\(3);
\inst|nios2|the_kernel_nios2_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_out3~dataout\ <= \inst|nios2|the_kernel_nios2_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_out3_DATAOUT_bus\(4);
\inst|nios2|the_kernel_nios2_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_out3~DATAOUT1\ <= \inst|nios2|the_kernel_nios2_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_out3_DATAOUT_bus\(5);
\inst|nios2|the_kernel_nios2_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_out3~DATAOUT2\ <= \inst|nios2|the_kernel_nios2_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_out3_DATAOUT_bus\(6);
\inst|nios2|the_kernel_nios2_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_out3~DATAOUT3\ <= \inst|nios2|the_kernel_nios2_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_out3_DATAOUT_bus\(7);
\inst|nios2|the_kernel_nios2_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_out3~DATAOUT4\ <= \inst|nios2|the_kernel_nios2_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_out3_DATAOUT_bus\(8);
\inst|nios2|the_kernel_nios2_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_out3~DATAOUT5\ <= \inst|nios2|the_kernel_nios2_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_out3_DATAOUT_bus\(9);
\inst|nios2|the_kernel_nios2_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_out3~DATAOUT6\ <= \inst|nios2|the_kernel_nios2_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_out3_DATAOUT_bus\(10);
\inst|nios2|the_kernel_nios2_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_out3~DATAOUT7\ <= \inst|nios2|the_kernel_nios2_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_out3_DATAOUT_bus\(11);
\inst|nios2|the_kernel_nios2_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_out3~DATAOUT8\ <= \inst|nios2|the_kernel_nios2_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_out3_DATAOUT_bus\(12);
\inst|nios2|the_kernel_nios2_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_out3~DATAOUT9\ <= \inst|nios2|the_kernel_nios2_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_out3_DATAOUT_bus\(13);
\inst|nios2|the_kernel_nios2_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_out3~DATAOUT10\ <= \inst|nios2|the_kernel_nios2_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_out3_DATAOUT_bus\(14);
\inst|nios2|the_kernel_nios2_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_out3~DATAOUT11\ <= \inst|nios2|the_kernel_nios2_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_out3_DATAOUT_bus\(15);
\inst|nios2|the_kernel_nios2_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_out3~DATAOUT12\ <= \inst|nios2|the_kernel_nios2_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_out3_DATAOUT_bus\(16);
\inst|nios2|the_kernel_nios2_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_out3~DATAOUT13\ <= \inst|nios2|the_kernel_nios2_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_out3_DATAOUT_bus\(17);
\inst|nios2|the_kernel_nios2_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_out3~DATAOUT14\ <= \inst|nios2|the_kernel_nios2_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_out3_DATAOUT_bus\(18);
\inst|nios2|the_kernel_nios2_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_out3~DATAOUT15\ <= \inst|nios2|the_kernel_nios2_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_out3_DATAOUT_bus\(19);
\inst|nios2|the_kernel_nios2_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_out3~DATAOUT16\ <= \inst|nios2|the_kernel_nios2_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_out3_DATAOUT_bus\(20);
\inst|nios2|the_kernel_nios2_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_out3~DATAOUT17\ <= \inst|nios2|the_kernel_nios2_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_out3_DATAOUT_bus\(21);
\inst|nios2|the_kernel_nios2_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_out3~DATAOUT18\ <= \inst|nios2|the_kernel_nios2_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_out3_DATAOUT_bus\(22);
\inst|nios2|the_kernel_nios2_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_out3~DATAOUT19\ <= \inst|nios2|the_kernel_nios2_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_out3_DATAOUT_bus\(23);
\inst|nios2|the_kernel_nios2_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_out3~DATAOUT20\ <= \inst|nios2|the_kernel_nios2_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_out3_DATAOUT_bus\(24);
\inst|nios2|the_kernel_nios2_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_out3~DATAOUT21\ <= \inst|nios2|the_kernel_nios2_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_out3_DATAOUT_bus\(25);
\inst|nios2|the_kernel_nios2_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_out3~DATAOUT22\ <= \inst|nios2|the_kernel_nios2_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_out3_DATAOUT_bus\(26);
\inst|nios2|the_kernel_nios2_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_out3~DATAOUT23\ <= \inst|nios2|the_kernel_nios2_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_out3_DATAOUT_bus\(27);
\inst|nios2|the_kernel_nios2_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_out3~DATAOUT24\ <= \inst|nios2|the_kernel_nios2_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_out3_DATAOUT_bus\(28);
\inst|nios2|the_kernel_nios2_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_out3~DATAOUT25\ <= \inst|nios2|the_kernel_nios2_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_out3_DATAOUT_bus\(29);
\inst|nios2|the_kernel_nios2_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_out3~DATAOUT26\ <= \inst|nios2|the_kernel_nios2_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_out3_DATAOUT_bus\(30);
\inst|nios2|the_kernel_nios2_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_out3~DATAOUT27\ <= \inst|nios2|the_kernel_nios2_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_out3_DATAOUT_bus\(31);
\inst|nios2|the_kernel_nios2_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_out3~DATAOUT28\ <= \inst|nios2|the_kernel_nios2_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_out3_DATAOUT_bus\(32);
\inst|nios2|the_kernel_nios2_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_out3~DATAOUT29\ <= \inst|nios2|the_kernel_nios2_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_out3_DATAOUT_bus\(33);
\inst|nios2|the_kernel_nios2_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_out3~DATAOUT30\ <= \inst|nios2|the_kernel_nios2_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_out3_DATAOUT_bus\(34);
\inst|nios2|the_kernel_nios2_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_out3~DATAOUT31\ <= \inst|nios2|the_kernel_nios2_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_out3_DATAOUT_bus\(35);

\inst|nios2|the_kernel_nios2_mult_cell|the_altmult_add_part_2|auto_generated|ded_mult1|mac_out3_DATAA_bus\ <= (\inst|nios2|the_kernel_nios2_mult_cell|the_altmult_add_part_2|auto_generated|ded_mult1|mac_mult2~DATAOUT31\ & 
\inst|nios2|the_kernel_nios2_mult_cell|the_altmult_add_part_2|auto_generated|ded_mult1|mac_mult2~DATAOUT30\ & \inst|nios2|the_kernel_nios2_mult_cell|the_altmult_add_part_2|auto_generated|ded_mult1|mac_mult2~DATAOUT29\ & 
\inst|nios2|the_kernel_nios2_mult_cell|the_altmult_add_part_2|auto_generated|ded_mult1|mac_mult2~DATAOUT28\ & \inst|nios2|the_kernel_nios2_mult_cell|the_altmult_add_part_2|auto_generated|ded_mult1|mac_mult2~DATAOUT27\ & 
\inst|nios2|the_kernel_nios2_mult_cell|the_altmult_add_part_2|auto_generated|ded_mult1|mac_mult2~DATAOUT26\ & \inst|nios2|the_kernel_nios2_mult_cell|the_altmult_add_part_2|auto_generated|ded_mult1|mac_mult2~DATAOUT25\ & 
\inst|nios2|the_kernel_nios2_mult_cell|the_altmult_add_part_2|auto_generated|ded_mult1|mac_mult2~DATAOUT24\ & \inst|nios2|the_kernel_nios2_mult_cell|the_altmult_add_part_2|auto_generated|ded_mult1|mac_mult2~DATAOUT23\ & 
\inst|nios2|the_kernel_nios2_mult_cell|the_altmult_add_part_2|auto_generated|ded_mult1|mac_mult2~DATAOUT22\ & \inst|nios2|the_kernel_nios2_mult_cell|the_altmult_add_part_2|auto_generated|ded_mult1|mac_mult2~DATAOUT21\ & 
\inst|nios2|the_kernel_nios2_mult_cell|the_altmult_add_part_2|auto_generated|ded_mult1|mac_mult2~DATAOUT20\ & \inst|nios2|the_kernel_nios2_mult_cell|the_altmult_add_part_2|auto_generated|ded_mult1|mac_mult2~DATAOUT19\ & 
\inst|nios2|the_kernel_nios2_mult_cell|the_altmult_add_part_2|auto_generated|ded_mult1|mac_mult2~DATAOUT18\ & \inst|nios2|the_kernel_nios2_mult_cell|the_altmult_add_part_2|auto_generated|ded_mult1|mac_mult2~DATAOUT17\ & 
\inst|nios2|the_kernel_nios2_mult_cell|the_altmult_add_part_2|auto_generated|ded_mult1|mac_mult2~DATAOUT16\ & \inst|nios2|the_kernel_nios2_mult_cell|the_altmult_add_part_2|auto_generated|ded_mult1|mac_mult2~DATAOUT15\ & 
\inst|nios2|the_kernel_nios2_mult_cell|the_altmult_add_part_2|auto_generated|ded_mult1|mac_mult2~DATAOUT14\ & \inst|nios2|the_kernel_nios2_mult_cell|the_altmult_add_part_2|auto_generated|ded_mult1|mac_mult2~DATAOUT13\ & 
\inst|nios2|the_kernel_nios2_mult_cell|the_altmult_add_part_2|auto_generated|ded_mult1|mac_mult2~DATAOUT12\ & \inst|nios2|the_kernel_nios2_mult_cell|the_altmult_add_part_2|auto_generated|ded_mult1|mac_mult2~DATAOUT11\ & 
\inst|nios2|the_kernel_nios2_mult_cell|the_altmult_add_part_2|auto_generated|ded_mult1|mac_mult2~DATAOUT10\ & \inst|nios2|the_kernel_nios2_mult_cell|the_altmult_add_part_2|auto_generated|ded_mult1|mac_mult2~DATAOUT9\ & 
\inst|nios2|the_kernel_nios2_mult_cell|the_altmult_add_part_2|auto_generated|ded_mult1|mac_mult2~DATAOUT8\ & \inst|nios2|the_kernel_nios2_mult_cell|the_altmult_add_part_2|auto_generated|ded_mult1|mac_mult2~DATAOUT7\ & 
\inst|nios2|the_kernel_nios2_mult_cell|the_altmult_add_part_2|auto_generated|ded_mult1|mac_mult2~DATAOUT6\ & \inst|nios2|the_kernel_nios2_mult_cell|the_altmult_add_part_2|auto_generated|ded_mult1|mac_mult2~DATAOUT5\ & 
\inst|nios2|the_kernel_nios2_mult_cell|the_altmult_add_part_2|auto_generated|ded_mult1|mac_mult2~DATAOUT4\ & \inst|nios2|the_kernel_nios2_mult_cell|the_altmult_add_part_2|auto_generated|ded_mult1|mac_mult2~DATAOUT3\ & 
\inst|nios2|the_kernel_nios2_mult_cell|the_altmult_add_part_2|auto_generated|ded_mult1|mac_mult2~DATAOUT2\ & \inst|nios2|the_kernel_nios2_mult_cell|the_altmult_add_part_2|auto_generated|ded_mult1|mac_mult2~DATAOUT1\ & 
\inst|nios2|the_kernel_nios2_mult_cell|the_altmult_add_part_2|auto_generated|ded_mult1|mac_mult2~dataout\ & \inst|nios2|the_kernel_nios2_mult_cell|the_altmult_add_part_2|auto_generated|ded_mult1|mac_mult2~3\ & 
\inst|nios2|the_kernel_nios2_mult_cell|the_altmult_add_part_2|auto_generated|ded_mult1|mac_mult2~2\ & \inst|nios2|the_kernel_nios2_mult_cell|the_altmult_add_part_2|auto_generated|ded_mult1|mac_mult2~1\ & 
\inst|nios2|the_kernel_nios2_mult_cell|the_altmult_add_part_2|auto_generated|ded_mult1|mac_mult2~0\);

\inst|nios2|the_kernel_nios2_mult_cell|the_altmult_add_part_2|auto_generated|ded_mult1|mac_out3~0\ <= \inst|nios2|the_kernel_nios2_mult_cell|the_altmult_add_part_2|auto_generated|ded_mult1|mac_out3_DATAOUT_bus\(0);
\inst|nios2|the_kernel_nios2_mult_cell|the_altmult_add_part_2|auto_generated|ded_mult1|mac_out3~1\ <= \inst|nios2|the_kernel_nios2_mult_cell|the_altmult_add_part_2|auto_generated|ded_mult1|mac_out3_DATAOUT_bus\(1);
\inst|nios2|the_kernel_nios2_mult_cell|the_altmult_add_part_2|auto_generated|ded_mult1|mac_out3~2\ <= \inst|nios2|the_kernel_nios2_mult_cell|the_altmult_add_part_2|auto_generated|ded_mult1|mac_out3_DATAOUT_bus\(2);
\inst|nios2|the_kernel_nios2_mult_cell|the_altmult_add_part_2|auto_generated|ded_mult1|mac_out3~3\ <= \inst|nios2|the_kernel_nios2_mult_cell|the_altmult_add_part_2|auto_generated|ded_mult1|mac_out3_DATAOUT_bus\(3);
\inst|nios2|the_kernel_nios2_mult_cell|the_altmult_add_part_2|auto_generated|ded_mult1|mac_out3~dataout\ <= \inst|nios2|the_kernel_nios2_mult_cell|the_altmult_add_part_2|auto_generated|ded_mult1|mac_out3_DATAOUT_bus\(4);
\inst|nios2|the_kernel_nios2_mult_cell|the_altmult_add_part_2|auto_generated|ded_mult1|mac_out3~DATAOUT1\ <= \inst|nios2|the_kernel_nios2_mult_cell|the_altmult_add_part_2|auto_generated|ded_mult1|mac_out3_DATAOUT_bus\(5);
\inst|nios2|the_kernel_nios2_mult_cell|the_altmult_add_part_2|auto_generated|ded_mult1|mac_out3~DATAOUT2\ <= \inst|nios2|the_kernel_nios2_mult_cell|the_altmult_add_part_2|auto_generated|ded_mult1|mac_out3_DATAOUT_bus\(6);
\inst|nios2|the_kernel_nios2_mult_cell|the_altmult_add_part_2|auto_generated|ded_mult1|mac_out3~DATAOUT3\ <= \inst|nios2|the_kernel_nios2_mult_cell|the_altmult_add_part_2|auto_generated|ded_mult1|mac_out3_DATAOUT_bus\(7);
\inst|nios2|the_kernel_nios2_mult_cell|the_altmult_add_part_2|auto_generated|ded_mult1|mac_out3~DATAOUT4\ <= \inst|nios2|the_kernel_nios2_mult_cell|the_altmult_add_part_2|auto_generated|ded_mult1|mac_out3_DATAOUT_bus\(8);
\inst|nios2|the_kernel_nios2_mult_cell|the_altmult_add_part_2|auto_generated|ded_mult1|mac_out3~DATAOUT5\ <= \inst|nios2|the_kernel_nios2_mult_cell|the_altmult_add_part_2|auto_generated|ded_mult1|mac_out3_DATAOUT_bus\(9);
\inst|nios2|the_kernel_nios2_mult_cell|the_altmult_add_part_2|auto_generated|ded_mult1|mac_out3~DATAOUT6\ <= \inst|nios2|the_kernel_nios2_mult_cell|the_altmult_add_part_2|auto_generated|ded_mult1|mac_out3_DATAOUT_bus\(10);
\inst|nios2|the_kernel_nios2_mult_cell|the_altmult_add_part_2|auto_generated|ded_mult1|mac_out3~DATAOUT7\ <= \inst|nios2|the_kernel_nios2_mult_cell|the_altmult_add_part_2|auto_generated|ded_mult1|mac_out3_DATAOUT_bus\(11);
\inst|nios2|the_kernel_nios2_mult_cell|the_altmult_add_part_2|auto_generated|ded_mult1|mac_out3~DATAOUT8\ <= \inst|nios2|the_kernel_nios2_mult_cell|the_altmult_add_part_2|auto_generated|ded_mult1|mac_out3_DATAOUT_bus\(12);
\inst|nios2|the_kernel_nios2_mult_cell|the_altmult_add_part_2|auto_generated|ded_mult1|mac_out3~DATAOUT9\ <= \inst|nios2|the_kernel_nios2_mult_cell|the_altmult_add_part_2|auto_generated|ded_mult1|mac_out3_DATAOUT_bus\(13);
\inst|nios2|the_kernel_nios2_mult_cell|the_altmult_add_part_2|auto_generated|ded_mult1|mac_out3~DATAOUT10\ <= \inst|nios2|the_kernel_nios2_mult_cell|the_altmult_add_part_2|auto_generated|ded_mult1|mac_out3_DATAOUT_bus\(14);
\inst|nios2|the_kernel_nios2_mult_cell|the_altmult_add_part_2|auto_generated|ded_mult1|mac_out3~DATAOUT11\ <= \inst|nios2|the_kernel_nios2_mult_cell|the_altmult_add_part_2|auto_generated|ded_mult1|mac_out3_DATAOUT_bus\(15);
\inst|nios2|the_kernel_nios2_mult_cell|the_altmult_add_part_2|auto_generated|ded_mult1|mac_out3~DATAOUT12\ <= \inst|nios2|the_kernel_nios2_mult_cell|the_altmult_add_part_2|auto_generated|ded_mult1|mac_out3_DATAOUT_bus\(16);
\inst|nios2|the_kernel_nios2_mult_cell|the_altmult_add_part_2|auto_generated|ded_mult1|mac_out3~DATAOUT13\ <= \inst|nios2|the_kernel_nios2_mult_cell|the_altmult_add_part_2|auto_generated|ded_mult1|mac_out3_DATAOUT_bus\(17);
\inst|nios2|the_kernel_nios2_mult_cell|the_altmult_add_part_2|auto_generated|ded_mult1|mac_out3~DATAOUT14\ <= \inst|nios2|the_kernel_nios2_mult_cell|the_altmult_add_part_2|auto_generated|ded_mult1|mac_out3_DATAOUT_bus\(18);
\inst|nios2|the_kernel_nios2_mult_cell|the_altmult_add_part_2|auto_generated|ded_mult1|mac_out3~DATAOUT15\ <= \inst|nios2|the_kernel_nios2_mult_cell|the_altmult_add_part_2|auto_generated|ded_mult1|mac_out3_DATAOUT_bus\(19);
\inst|nios2|the_kernel_nios2_mult_cell|the_altmult_add_part_2|auto_generated|ded_mult1|mac_out3~DATAOUT16\ <= \inst|nios2|the_kernel_nios2_mult_cell|the_altmult_add_part_2|auto_generated|ded_mult1|mac_out3_DATAOUT_bus\(20);
\inst|nios2|the_kernel_nios2_mult_cell|the_altmult_add_part_2|auto_generated|ded_mult1|mac_out3~DATAOUT17\ <= \inst|nios2|the_kernel_nios2_mult_cell|the_altmult_add_part_2|auto_generated|ded_mult1|mac_out3_DATAOUT_bus\(21);
\inst|nios2|the_kernel_nios2_mult_cell|the_altmult_add_part_2|auto_generated|ded_mult1|mac_out3~DATAOUT18\ <= \inst|nios2|the_kernel_nios2_mult_cell|the_altmult_add_part_2|auto_generated|ded_mult1|mac_out3_DATAOUT_bus\(22);
\inst|nios2|the_kernel_nios2_mult_cell|the_altmult_add_part_2|auto_generated|ded_mult1|mac_out3~DATAOUT19\ <= \inst|nios2|the_kernel_nios2_mult_cell|the_altmult_add_part_2|auto_generated|ded_mult1|mac_out3_DATAOUT_bus\(23);
\inst|nios2|the_kernel_nios2_mult_cell|the_altmult_add_part_2|auto_generated|ded_mult1|mac_out3~DATAOUT20\ <= \inst|nios2|the_kernel_nios2_mult_cell|the_altmult_add_part_2|auto_generated|ded_mult1|mac_out3_DATAOUT_bus\(24);
\inst|nios2|the_kernel_nios2_mult_cell|the_altmult_add_part_2|auto_generated|ded_mult1|mac_out3~DATAOUT21\ <= \inst|nios2|the_kernel_nios2_mult_cell|the_altmult_add_part_2|auto_generated|ded_mult1|mac_out3_DATAOUT_bus\(25);
\inst|nios2|the_kernel_nios2_mult_cell|the_altmult_add_part_2|auto_generated|ded_mult1|mac_out3~DATAOUT22\ <= \inst|nios2|the_kernel_nios2_mult_cell|the_altmult_add_part_2|auto_generated|ded_mult1|mac_out3_DATAOUT_bus\(26);
\inst|nios2|the_kernel_nios2_mult_cell|the_altmult_add_part_2|auto_generated|ded_mult1|mac_out3~DATAOUT23\ <= \inst|nios2|the_kernel_nios2_mult_cell|the_altmult_add_part_2|auto_generated|ded_mult1|mac_out3_DATAOUT_bus\(27);
\inst|nios2|the_kernel_nios2_mult_cell|the_altmult_add_part_2|auto_generated|ded_mult1|mac_out3~DATAOUT24\ <= \inst|nios2|the_kernel_nios2_mult_cell|the_altmult_add_part_2|auto_generated|ded_mult1|mac_out3_DATAOUT_bus\(28);
\inst|nios2|the_kernel_nios2_mult_cell|the_altmult_add_part_2|auto_generated|ded_mult1|mac_out3~DATAOUT25\ <= \inst|nios2|the_kernel_nios2_mult_cell|the_altmult_add_part_2|auto_generated|ded_mult1|mac_out3_DATAOUT_bus\(29);
\inst|nios2|the_kernel_nios2_mult_cell|the_altmult_add_part_2|auto_generated|ded_mult1|mac_out3~DATAOUT26\ <= \inst|nios2|the_kernel_nios2_mult_cell|the_altmult_add_part_2|auto_generated|ded_mult1|mac_out3_DATAOUT_bus\(30);
\inst|nios2|the_kernel_nios2_mult_cell|the_altmult_add_part_2|auto_generated|ded_mult1|mac_out3~DATAOUT27\ <= \inst|nios2|the_kernel_nios2_mult_cell|the_altmult_add_part_2|auto_generated|ded_mult1|mac_out3_DATAOUT_bus\(31);
\inst|nios2|the_kernel_nios2_mult_cell|the_altmult_add_part_2|auto_generated|ded_mult1|mac_out3~DATAOUT28\ <= \inst|nios2|the_kernel_nios2_mult_cell|the_altmult_add_part_2|auto_generated|ded_mult1|mac_out3_DATAOUT_bus\(32);
\inst|nios2|the_kernel_nios2_mult_cell|the_altmult_add_part_2|auto_generated|ded_mult1|mac_out3~DATAOUT29\ <= \inst|nios2|the_kernel_nios2_mult_cell|the_altmult_add_part_2|auto_generated|ded_mult1|mac_out3_DATAOUT_bus\(33);
\inst|nios2|the_kernel_nios2_mult_cell|the_altmult_add_part_2|auto_generated|ded_mult1|mac_out3~DATAOUT30\ <= \inst|nios2|the_kernel_nios2_mult_cell|the_altmult_add_part_2|auto_generated|ded_mult1|mac_out3_DATAOUT_bus\(34);
\inst|nios2|the_kernel_nios2_mult_cell|the_altmult_add_part_2|auto_generated|ded_mult1|mac_out3~DATAOUT31\ <= \inst|nios2|the_kernel_nios2_mult_cell|the_altmult_add_part_2|auto_generated|ded_mult1|mac_out3_DATAOUT_bus\(35);

\inst|nios2|the_kernel_nios2_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_mult2_DATAA_bus\ <= (\inst|nios2|A_mul_src1_nxt[15]~15_combout\ & \inst|nios2|A_mul_src1_nxt[14]~14_combout\ & \inst|nios2|A_mul_src1_nxt[13]~13_combout\ & 
\inst|nios2|A_mul_src1_nxt[12]~12_combout\ & \inst|nios2|A_mul_src1_nxt[11]~11_combout\ & \inst|nios2|A_mul_src1_nxt[10]~10_combout\ & \inst|nios2|A_mul_src1_nxt[9]~9_combout\ & \inst|nios2|A_mul_src1_nxt[8]~8_combout\ & 
\inst|nios2|A_mul_src1_nxt[7]~7_combout\ & \inst|nios2|A_mul_src1_nxt[6]~6_combout\ & \inst|nios2|A_mul_src1_nxt[5]~5_combout\ & \inst|nios2|A_mul_src1_nxt[4]~4_combout\ & \inst|nios2|A_mul_src1_nxt[3]~3_combout\ & \inst|nios2|A_mul_src1_nxt[2]~2_combout\
& \inst|nios2|A_mul_src1_nxt[1]~1_combout\ & \inst|nios2|A_mul_src1_nxt[0]~0_combout\ & gnd & gnd);

\inst|nios2|the_kernel_nios2_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_mult2_DATAB_bus\ <= (\inst|nios2|A_mul_src2_nxt[15]~15_combout\ & \inst|nios2|A_mul_src2_nxt[14]~14_combout\ & \inst|nios2|A_mul_src2_nxt[13]~13_combout\ & 
\inst|nios2|A_mul_src2_nxt[12]~12_combout\ & \inst|nios2|A_mul_src2_nxt[11]~11_combout\ & \inst|nios2|A_mul_src2_nxt[10]~10_combout\ & \inst|nios2|A_mul_src2_nxt[9]~9_combout\ & \inst|nios2|A_mul_src2_nxt[8]~8_combout\ & 
\inst|nios2|A_mul_src2_nxt[7]~7_combout\ & \inst|nios2|A_mul_src2_nxt[6]~6_combout\ & \inst|nios2|A_mul_src2_nxt[5]~5_combout\ & \inst|nios2|A_mul_src2_nxt[4]~4_combout\ & \inst|nios2|A_mul_src2_nxt[3]~3_combout\ & \inst|nios2|A_mul_src2_nxt[2]~2_combout\
& \inst|nios2|A_mul_src2_nxt[1]~1_combout\ & \inst|nios2|A_mul_src2_nxt[0]~0_combout\ & gnd & gnd);

\inst|nios2|the_kernel_nios2_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_mult2~0\ <= \inst|nios2|the_kernel_nios2_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_mult2_DATAOUT_bus\(0);
\inst|nios2|the_kernel_nios2_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_mult2~1\ <= \inst|nios2|the_kernel_nios2_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_mult2_DATAOUT_bus\(1);
\inst|nios2|the_kernel_nios2_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_mult2~2\ <= \inst|nios2|the_kernel_nios2_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_mult2_DATAOUT_bus\(2);
\inst|nios2|the_kernel_nios2_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_mult2~3\ <= \inst|nios2|the_kernel_nios2_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_mult2_DATAOUT_bus\(3);
\inst|nios2|the_kernel_nios2_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_mult2~dataout\ <= \inst|nios2|the_kernel_nios2_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_mult2_DATAOUT_bus\(4);
\inst|nios2|the_kernel_nios2_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_mult2~DATAOUT1\ <= \inst|nios2|the_kernel_nios2_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_mult2_DATAOUT_bus\(5);
\inst|nios2|the_kernel_nios2_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_mult2~DATAOUT2\ <= \inst|nios2|the_kernel_nios2_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_mult2_DATAOUT_bus\(6);
\inst|nios2|the_kernel_nios2_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_mult2~DATAOUT3\ <= \inst|nios2|the_kernel_nios2_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_mult2_DATAOUT_bus\(7);
\inst|nios2|the_kernel_nios2_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_mult2~DATAOUT4\ <= \inst|nios2|the_kernel_nios2_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_mult2_DATAOUT_bus\(8);
\inst|nios2|the_kernel_nios2_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_mult2~DATAOUT5\ <= \inst|nios2|the_kernel_nios2_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_mult2_DATAOUT_bus\(9);
\inst|nios2|the_kernel_nios2_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_mult2~DATAOUT6\ <= \inst|nios2|the_kernel_nios2_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_mult2_DATAOUT_bus\(10);
\inst|nios2|the_kernel_nios2_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_mult2~DATAOUT7\ <= \inst|nios2|the_kernel_nios2_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_mult2_DATAOUT_bus\(11);
\inst|nios2|the_kernel_nios2_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_mult2~DATAOUT8\ <= \inst|nios2|the_kernel_nios2_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_mult2_DATAOUT_bus\(12);
\inst|nios2|the_kernel_nios2_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_mult2~DATAOUT9\ <= \inst|nios2|the_kernel_nios2_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_mult2_DATAOUT_bus\(13);
\inst|nios2|the_kernel_nios2_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_mult2~DATAOUT10\ <= \inst|nios2|the_kernel_nios2_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_mult2_DATAOUT_bus\(14);
\inst|nios2|the_kernel_nios2_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_mult2~DATAOUT11\ <= \inst|nios2|the_kernel_nios2_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_mult2_DATAOUT_bus\(15);
\inst|nios2|the_kernel_nios2_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_mult2~DATAOUT12\ <= \inst|nios2|the_kernel_nios2_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_mult2_DATAOUT_bus\(16);
\inst|nios2|the_kernel_nios2_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_mult2~DATAOUT13\ <= \inst|nios2|the_kernel_nios2_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_mult2_DATAOUT_bus\(17);
\inst|nios2|the_kernel_nios2_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_mult2~DATAOUT14\ <= \inst|nios2|the_kernel_nios2_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_mult2_DATAOUT_bus\(18);
\inst|nios2|the_kernel_nios2_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_mult2~DATAOUT15\ <= \inst|nios2|the_kernel_nios2_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_mult2_DATAOUT_bus\(19);
\inst|nios2|the_kernel_nios2_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_mult2~DATAOUT16\ <= \inst|nios2|the_kernel_nios2_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_mult2_DATAOUT_bus\(20);
\inst|nios2|the_kernel_nios2_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_mult2~DATAOUT17\ <= \inst|nios2|the_kernel_nios2_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_mult2_DATAOUT_bus\(21);
\inst|nios2|the_kernel_nios2_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_mult2~DATAOUT18\ <= \inst|nios2|the_kernel_nios2_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_mult2_DATAOUT_bus\(22);
\inst|nios2|the_kernel_nios2_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_mult2~DATAOUT19\ <= \inst|nios2|the_kernel_nios2_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_mult2_DATAOUT_bus\(23);
\inst|nios2|the_kernel_nios2_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_mult2~DATAOUT20\ <= \inst|nios2|the_kernel_nios2_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_mult2_DATAOUT_bus\(24);
\inst|nios2|the_kernel_nios2_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_mult2~DATAOUT21\ <= \inst|nios2|the_kernel_nios2_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_mult2_DATAOUT_bus\(25);
\inst|nios2|the_kernel_nios2_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_mult2~DATAOUT22\ <= \inst|nios2|the_kernel_nios2_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_mult2_DATAOUT_bus\(26);
\inst|nios2|the_kernel_nios2_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_mult2~DATAOUT23\ <= \inst|nios2|the_kernel_nios2_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_mult2_DATAOUT_bus\(27);
\inst|nios2|the_kernel_nios2_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_mult2~DATAOUT24\ <= \inst|nios2|the_kernel_nios2_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_mult2_DATAOUT_bus\(28);
\inst|nios2|the_kernel_nios2_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_mult2~DATAOUT25\ <= \inst|nios2|the_kernel_nios2_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_mult2_DATAOUT_bus\(29);
\inst|nios2|the_kernel_nios2_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_mult2~DATAOUT26\ <= \inst|nios2|the_kernel_nios2_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_mult2_DATAOUT_bus\(30);
\inst|nios2|the_kernel_nios2_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_mult2~DATAOUT27\ <= \inst|nios2|the_kernel_nios2_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_mult2_DATAOUT_bus\(31);
\inst|nios2|the_kernel_nios2_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_mult2~DATAOUT28\ <= \inst|nios2|the_kernel_nios2_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_mult2_DATAOUT_bus\(32);
\inst|nios2|the_kernel_nios2_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_mult2~DATAOUT29\ <= \inst|nios2|the_kernel_nios2_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_mult2_DATAOUT_bus\(33);
\inst|nios2|the_kernel_nios2_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_mult2~DATAOUT30\ <= \inst|nios2|the_kernel_nios2_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_mult2_DATAOUT_bus\(34);
\inst|nios2|the_kernel_nios2_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_mult2~DATAOUT31\ <= \inst|nios2|the_kernel_nios2_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_mult2_DATAOUT_bus\(35);

\inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_ocimem|kernel_nios2_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a8_PORTADATAIN_bus\ <= (gnd & \inst|cmd_xbar_mux|src_payload~14_combout\ & 
\inst|cmd_xbar_mux|src_payload~21_combout\ & \inst|cmd_xbar_mux|src_payload~24_combout\ & \inst|cmd_xbar_mux|src_payload~28_combout\ & \inst|cmd_xbar_mux|src_payload~8_combout\ & \inst|cmd_xbar_mux|src_payload~10_combout\ & 
\inst|cmd_xbar_mux|src_payload~16_combout\ & \inst|cmd_xbar_mux|src_payload~18_combout\ & gnd & \inst|cmd_xbar_mux|src_payload~11_combout\ & \inst|cmd_xbar_mux|src_payload~20_combout\ & \inst|cmd_xbar_mux|src_payload~23_combout\ & 
\inst|cmd_xbar_mux|src_payload~27_combout\ & \inst|cmd_xbar_mux|src_payload~7_combout\ & \inst|cmd_xbar_mux|src_payload~9_combout\ & \inst|cmd_xbar_mux|src_payload~15_combout\ & \inst|cmd_xbar_mux|src_payload~17_combout\);

\inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_ocimem|kernel_nios2_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a8_PORTBDATAIN_bus\ <= (gnd & 
\inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_ocimem|MonDReg\(31) & \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_ocimem|MonDReg\(30) & \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_ocimem|MonDReg\(29) & 
\inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_ocimem|MonDReg\(28) & \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_ocimem|MonDReg\(27) & \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_ocimem|MonDReg\(26) & 
\inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_ocimem|MonDReg\(25) & \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_ocimem|MonDReg\(24) & gnd & 
\inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_ocimem|MonDReg\(15) & \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_ocimem|MonDReg\(14) & \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_ocimem|MonDReg\(13) & 
\inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_ocimem|MonDReg\(12) & \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_ocimem|MonDReg\(11) & \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_ocimem|MonDReg\(10) & 
\inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_ocimem|MonDReg\(9) & \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_ocimem|MonDReg\(8));

\inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_ocimem|kernel_nios2_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a8_PORTAADDR_bus\ <= (\inst|cmd_xbar_mux|src_data\(45) & \inst|cmd_xbar_mux|src_data\(44) & 
\inst|cmd_xbar_mux|src_data\(43) & \inst|cmd_xbar_mux|src_data\(42) & \inst|cmd_xbar_mux|src_data\(41) & \inst|cmd_xbar_mux|src_data\(40) & \inst|cmd_xbar_mux|src_data\(39) & \inst|cmd_xbar_mux|src_data\(38));

\inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_ocimem|kernel_nios2_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a8_PORTBADDR_bus\ <= (
\inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_ocimem|MonAReg\(9) & \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_ocimem|MonAReg\(8) & \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_ocimem|MonAReg\(7) & 
\inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_ocimem|MonAReg\(6) & \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_ocimem|MonAReg\(5) & \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_ocimem|MonAReg\(4) & 
\inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_ocimem|MonAReg\(3) & \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_ocimem|MonAReg\(2));

\inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_ocimem|kernel_nios2_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a8_PORTABYTEENAMASKS_bus\ <= (\inst|cmd_xbar_mux|src_data\(35) & \inst|cmd_xbar_mux|src_data\(33));

\inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_ocimem|kernel_nios2_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a\(8) <= \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_ocimem|kernel_nios2_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus\(0);
\inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_ocimem|kernel_nios2_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a\(9) <= \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_ocimem|kernel_nios2_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus\(1);
\inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_ocimem|kernel_nios2_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a\(10) <= \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_ocimem|kernel_nios2_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus\(2);
\inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_ocimem|kernel_nios2_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a\(11) <= \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_ocimem|kernel_nios2_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus\(3);
\inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_ocimem|kernel_nios2_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a\(12) <= \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_ocimem|kernel_nios2_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus\(4);
\inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_ocimem|kernel_nios2_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a\(13) <= \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_ocimem|kernel_nios2_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus\(5);
\inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_ocimem|kernel_nios2_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a\(14) <= \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_ocimem|kernel_nios2_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus\(6);
\inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_ocimem|kernel_nios2_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a\(15) <= \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_ocimem|kernel_nios2_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus\(7);
\inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_ocimem|kernel_nios2_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a\(24) <= \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_ocimem|kernel_nios2_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus\(9);
\inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_ocimem|kernel_nios2_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a\(25) <= \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_ocimem|kernel_nios2_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus\(10);
\inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_ocimem|kernel_nios2_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a\(26) <= \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_ocimem|kernel_nios2_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus\(11);
\inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_ocimem|kernel_nios2_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a\(27) <= \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_ocimem|kernel_nios2_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus\(12);
\inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_ocimem|kernel_nios2_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a\(28) <= \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_ocimem|kernel_nios2_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus\(13);
\inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_ocimem|kernel_nios2_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a\(29) <= \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_ocimem|kernel_nios2_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus\(14);
\inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_ocimem|kernel_nios2_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a\(30) <= \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_ocimem|kernel_nios2_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus\(15);
\inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_ocimem|kernel_nios2_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a\(31) <= \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_ocimem|kernel_nios2_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus\(16);

\inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_ocimem|kernel_nios2_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_b\(8) <= \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_ocimem|kernel_nios2_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a8_PORTBDATAOUT_bus\(0);
\inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_ocimem|kernel_nios2_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_b\(9) <= \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_ocimem|kernel_nios2_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a8_PORTBDATAOUT_bus\(1);
\inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_ocimem|kernel_nios2_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_b\(10) <= \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_ocimem|kernel_nios2_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a8_PORTBDATAOUT_bus\(2);
\inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_ocimem|kernel_nios2_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_b\(11) <= \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_ocimem|kernel_nios2_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a8_PORTBDATAOUT_bus\(3);
\inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_ocimem|kernel_nios2_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_b\(12) <= \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_ocimem|kernel_nios2_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a8_PORTBDATAOUT_bus\(4);
\inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_ocimem|kernel_nios2_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_b\(13) <= \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_ocimem|kernel_nios2_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a8_PORTBDATAOUT_bus\(5);
\inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_ocimem|kernel_nios2_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_b\(14) <= \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_ocimem|kernel_nios2_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a8_PORTBDATAOUT_bus\(6);
\inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_ocimem|kernel_nios2_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_b\(15) <= \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_ocimem|kernel_nios2_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a8_PORTBDATAOUT_bus\(7);
\inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_ocimem|kernel_nios2_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_b\(24) <= \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_ocimem|kernel_nios2_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a8_PORTBDATAOUT_bus\(9);
\inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_ocimem|kernel_nios2_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_b\(25) <= \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_ocimem|kernel_nios2_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a8_PORTBDATAOUT_bus\(10);
\inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_ocimem|kernel_nios2_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_b\(26) <= \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_ocimem|kernel_nios2_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a8_PORTBDATAOUT_bus\(11);
\inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_ocimem|kernel_nios2_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_b\(27) <= \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_ocimem|kernel_nios2_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a8_PORTBDATAOUT_bus\(12);
\inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_ocimem|kernel_nios2_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_b\(28) <= \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_ocimem|kernel_nios2_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a8_PORTBDATAOUT_bus\(13);
\inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_ocimem|kernel_nios2_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_b\(29) <= \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_ocimem|kernel_nios2_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a8_PORTBDATAOUT_bus\(14);
\inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_ocimem|kernel_nios2_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_b\(30) <= \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_ocimem|kernel_nios2_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a8_PORTBDATAOUT_bus\(15);
\inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_ocimem|kernel_nios2_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_b\(31) <= \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_ocimem|kernel_nios2_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a8_PORTBDATAOUT_bus\(16);

\inst|jtag_uart|the_kernel_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0_PORTADATAIN_bus\ <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & 
gnd & gnd & gnd & gnd & gnd & gnd & gnd & \inst|jtag_uart|kernel_jtag_uart_alt_jtag_atlantic|wdata\(7) & \inst|jtag_uart|kernel_jtag_uart_alt_jtag_atlantic|wdata\(6) & \inst|jtag_uart|kernel_jtag_uart_alt_jtag_atlantic|wdata\(5) & 
\inst|jtag_uart|kernel_jtag_uart_alt_jtag_atlantic|wdata\(4) & \inst|jtag_uart|kernel_jtag_uart_alt_jtag_atlantic|wdata\(3) & \inst|jtag_uart|kernel_jtag_uart_alt_jtag_atlantic|wdata\(2) & 
\inst|jtag_uart|kernel_jtag_uart_alt_jtag_atlantic|wdata\(1) & \inst|jtag_uart|kernel_jtag_uart_alt_jtag_atlantic|wdata\(0));

\inst|jtag_uart|the_kernel_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0_PORTAADDR_bus\ <= (\inst|jtag_uart|the_kernel_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(5) & 
\inst|jtag_uart|the_kernel_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4) & \inst|jtag_uart|the_kernel_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3) & 
\inst|jtag_uart|the_kernel_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2) & \inst|jtag_uart|the_kernel_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1) & 
\inst|jtag_uart|the_kernel_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0));

\inst|jtag_uart|the_kernel_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0_PORTBADDR_bus\ <= (\inst|jtag_uart|the_kernel_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(5) & 
\inst|jtag_uart|the_kernel_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(4) & \inst|jtag_uart|the_kernel_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(3) & 
\inst|jtag_uart|the_kernel_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(2) & \inst|jtag_uart|the_kernel_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(1) & 
\inst|jtag_uart|the_kernel_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(0));

\inst|jtag_uart|the_kernel_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|q_b\(0) <= \inst|jtag_uart|the_kernel_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0_PORTBDATAOUT_bus\(0);
\inst|jtag_uart|the_kernel_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|q_b\(1) <= \inst|jtag_uart|the_kernel_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0_PORTBDATAOUT_bus\(1);
\inst|jtag_uart|the_kernel_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|q_b\(2) <= \inst|jtag_uart|the_kernel_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0_PORTBDATAOUT_bus\(2);
\inst|jtag_uart|the_kernel_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|q_b\(3) <= \inst|jtag_uart|the_kernel_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0_PORTBDATAOUT_bus\(3);
\inst|jtag_uart|the_kernel_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|q_b\(4) <= \inst|jtag_uart|the_kernel_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0_PORTBDATAOUT_bus\(4);
\inst|jtag_uart|the_kernel_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|q_b\(5) <= \inst|jtag_uart|the_kernel_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0_PORTBDATAOUT_bus\(5);
\inst|jtag_uart|the_kernel_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|q_b\(6) <= \inst|jtag_uart|the_kernel_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0_PORTBDATAOUT_bus\(6);
\inst|jtag_uart|the_kernel_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|q_b\(7) <= \inst|jtag_uart|the_kernel_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0_PORTBDATAOUT_bus\(7);

\inst|nios2|the_kernel_nios2_mult_cell|the_altmult_add_part_2|auto_generated|ded_mult1|mac_mult2_DATAA_bus\ <= (\inst|nios2|A_mul_src1_nxt[31]~31_combout\ & \inst|nios2|A_mul_src1_nxt[30]~30_combout\ & \inst|nios2|A_mul_src1_nxt[29]~29_combout\ & 
\inst|nios2|A_mul_src1_nxt[28]~28_combout\ & \inst|nios2|A_mul_src1_nxt[27]~27_combout\ & \inst|nios2|A_mul_src1_nxt[26]~26_combout\ & \inst|nios2|A_mul_src1_nxt[25]~25_combout\ & \inst|nios2|A_mul_src1_nxt[24]~24_combout\ & 
\inst|nios2|A_mul_src1_nxt[23]~23_combout\ & \inst|nios2|A_mul_src1_nxt[22]~22_combout\ & \inst|nios2|A_mul_src1_nxt[21]~21_combout\ & \inst|nios2|A_mul_src1_nxt[20]~20_combout\ & \inst|nios2|A_mul_src1_nxt[19]~19_combout\ & 
\inst|nios2|A_mul_src1_nxt[18]~18_combout\ & \inst|nios2|A_mul_src1_nxt[17]~17_combout\ & \inst|nios2|A_mul_src1_nxt[16]~16_combout\ & gnd & gnd);

\inst|nios2|the_kernel_nios2_mult_cell|the_altmult_add_part_2|auto_generated|ded_mult1|mac_mult2_DATAB_bus\ <= (\inst|nios2|A_mul_src2_nxt[15]~15_combout\ & \inst|nios2|A_mul_src2_nxt[14]~14_combout\ & \inst|nios2|A_mul_src2_nxt[13]~13_combout\ & 
\inst|nios2|A_mul_src2_nxt[12]~12_combout\ & \inst|nios2|A_mul_src2_nxt[11]~11_combout\ & \inst|nios2|A_mul_src2_nxt[10]~10_combout\ & \inst|nios2|A_mul_src2_nxt[9]~9_combout\ & \inst|nios2|A_mul_src2_nxt[8]~8_combout\ & 
\inst|nios2|A_mul_src2_nxt[7]~7_combout\ & \inst|nios2|A_mul_src2_nxt[6]~6_combout\ & \inst|nios2|A_mul_src2_nxt[5]~5_combout\ & \inst|nios2|A_mul_src2_nxt[4]~4_combout\ & \inst|nios2|A_mul_src2_nxt[3]~3_combout\ & \inst|nios2|A_mul_src2_nxt[2]~2_combout\
& \inst|nios2|A_mul_src2_nxt[1]~1_combout\ & \inst|nios2|A_mul_src2_nxt[0]~0_combout\ & gnd & gnd);

\inst|nios2|the_kernel_nios2_mult_cell|the_altmult_add_part_2|auto_generated|ded_mult1|mac_mult2~0\ <= \inst|nios2|the_kernel_nios2_mult_cell|the_altmult_add_part_2|auto_generated|ded_mult1|mac_mult2_DATAOUT_bus\(0);
\inst|nios2|the_kernel_nios2_mult_cell|the_altmult_add_part_2|auto_generated|ded_mult1|mac_mult2~1\ <= \inst|nios2|the_kernel_nios2_mult_cell|the_altmult_add_part_2|auto_generated|ded_mult1|mac_mult2_DATAOUT_bus\(1);
\inst|nios2|the_kernel_nios2_mult_cell|the_altmult_add_part_2|auto_generated|ded_mult1|mac_mult2~2\ <= \inst|nios2|the_kernel_nios2_mult_cell|the_altmult_add_part_2|auto_generated|ded_mult1|mac_mult2_DATAOUT_bus\(2);
\inst|nios2|the_kernel_nios2_mult_cell|the_altmult_add_part_2|auto_generated|ded_mult1|mac_mult2~3\ <= \inst|nios2|the_kernel_nios2_mult_cell|the_altmult_add_part_2|auto_generated|ded_mult1|mac_mult2_DATAOUT_bus\(3);
\inst|nios2|the_kernel_nios2_mult_cell|the_altmult_add_part_2|auto_generated|ded_mult1|mac_mult2~dataout\ <= \inst|nios2|the_kernel_nios2_mult_cell|the_altmult_add_part_2|auto_generated|ded_mult1|mac_mult2_DATAOUT_bus\(4);
\inst|nios2|the_kernel_nios2_mult_cell|the_altmult_add_part_2|auto_generated|ded_mult1|mac_mult2~DATAOUT1\ <= \inst|nios2|the_kernel_nios2_mult_cell|the_altmult_add_part_2|auto_generated|ded_mult1|mac_mult2_DATAOUT_bus\(5);
\inst|nios2|the_kernel_nios2_mult_cell|the_altmult_add_part_2|auto_generated|ded_mult1|mac_mult2~DATAOUT2\ <= \inst|nios2|the_kernel_nios2_mult_cell|the_altmult_add_part_2|auto_generated|ded_mult1|mac_mult2_DATAOUT_bus\(6);
\inst|nios2|the_kernel_nios2_mult_cell|the_altmult_add_part_2|auto_generated|ded_mult1|mac_mult2~DATAOUT3\ <= \inst|nios2|the_kernel_nios2_mult_cell|the_altmult_add_part_2|auto_generated|ded_mult1|mac_mult2_DATAOUT_bus\(7);
\inst|nios2|the_kernel_nios2_mult_cell|the_altmult_add_part_2|auto_generated|ded_mult1|mac_mult2~DATAOUT4\ <= \inst|nios2|the_kernel_nios2_mult_cell|the_altmult_add_part_2|auto_generated|ded_mult1|mac_mult2_DATAOUT_bus\(8);
\inst|nios2|the_kernel_nios2_mult_cell|the_altmult_add_part_2|auto_generated|ded_mult1|mac_mult2~DATAOUT5\ <= \inst|nios2|the_kernel_nios2_mult_cell|the_altmult_add_part_2|auto_generated|ded_mult1|mac_mult2_DATAOUT_bus\(9);
\inst|nios2|the_kernel_nios2_mult_cell|the_altmult_add_part_2|auto_generated|ded_mult1|mac_mult2~DATAOUT6\ <= \inst|nios2|the_kernel_nios2_mult_cell|the_altmult_add_part_2|auto_generated|ded_mult1|mac_mult2_DATAOUT_bus\(10);
\inst|nios2|the_kernel_nios2_mult_cell|the_altmult_add_part_2|auto_generated|ded_mult1|mac_mult2~DATAOUT7\ <= \inst|nios2|the_kernel_nios2_mult_cell|the_altmult_add_part_2|auto_generated|ded_mult1|mac_mult2_DATAOUT_bus\(11);
\inst|nios2|the_kernel_nios2_mult_cell|the_altmult_add_part_2|auto_generated|ded_mult1|mac_mult2~DATAOUT8\ <= \inst|nios2|the_kernel_nios2_mult_cell|the_altmult_add_part_2|auto_generated|ded_mult1|mac_mult2_DATAOUT_bus\(12);
\inst|nios2|the_kernel_nios2_mult_cell|the_altmult_add_part_2|auto_generated|ded_mult1|mac_mult2~DATAOUT9\ <= \inst|nios2|the_kernel_nios2_mult_cell|the_altmult_add_part_2|auto_generated|ded_mult1|mac_mult2_DATAOUT_bus\(13);
\inst|nios2|the_kernel_nios2_mult_cell|the_altmult_add_part_2|auto_generated|ded_mult1|mac_mult2~DATAOUT10\ <= \inst|nios2|the_kernel_nios2_mult_cell|the_altmult_add_part_2|auto_generated|ded_mult1|mac_mult2_DATAOUT_bus\(14);
\inst|nios2|the_kernel_nios2_mult_cell|the_altmult_add_part_2|auto_generated|ded_mult1|mac_mult2~DATAOUT11\ <= \inst|nios2|the_kernel_nios2_mult_cell|the_altmult_add_part_2|auto_generated|ded_mult1|mac_mult2_DATAOUT_bus\(15);
\inst|nios2|the_kernel_nios2_mult_cell|the_altmult_add_part_2|auto_generated|ded_mult1|mac_mult2~DATAOUT12\ <= \inst|nios2|the_kernel_nios2_mult_cell|the_altmult_add_part_2|auto_generated|ded_mult1|mac_mult2_DATAOUT_bus\(16);
\inst|nios2|the_kernel_nios2_mult_cell|the_altmult_add_part_2|auto_generated|ded_mult1|mac_mult2~DATAOUT13\ <= \inst|nios2|the_kernel_nios2_mult_cell|the_altmult_add_part_2|auto_generated|ded_mult1|mac_mult2_DATAOUT_bus\(17);
\inst|nios2|the_kernel_nios2_mult_cell|the_altmult_add_part_2|auto_generated|ded_mult1|mac_mult2~DATAOUT14\ <= \inst|nios2|the_kernel_nios2_mult_cell|the_altmult_add_part_2|auto_generated|ded_mult1|mac_mult2_DATAOUT_bus\(18);
\inst|nios2|the_kernel_nios2_mult_cell|the_altmult_add_part_2|auto_generated|ded_mult1|mac_mult2~DATAOUT15\ <= \inst|nios2|the_kernel_nios2_mult_cell|the_altmult_add_part_2|auto_generated|ded_mult1|mac_mult2_DATAOUT_bus\(19);
\inst|nios2|the_kernel_nios2_mult_cell|the_altmult_add_part_2|auto_generated|ded_mult1|mac_mult2~DATAOUT16\ <= \inst|nios2|the_kernel_nios2_mult_cell|the_altmult_add_part_2|auto_generated|ded_mult1|mac_mult2_DATAOUT_bus\(20);
\inst|nios2|the_kernel_nios2_mult_cell|the_altmult_add_part_2|auto_generated|ded_mult1|mac_mult2~DATAOUT17\ <= \inst|nios2|the_kernel_nios2_mult_cell|the_altmult_add_part_2|auto_generated|ded_mult1|mac_mult2_DATAOUT_bus\(21);
\inst|nios2|the_kernel_nios2_mult_cell|the_altmult_add_part_2|auto_generated|ded_mult1|mac_mult2~DATAOUT18\ <= \inst|nios2|the_kernel_nios2_mult_cell|the_altmult_add_part_2|auto_generated|ded_mult1|mac_mult2_DATAOUT_bus\(22);
\inst|nios2|the_kernel_nios2_mult_cell|the_altmult_add_part_2|auto_generated|ded_mult1|mac_mult2~DATAOUT19\ <= \inst|nios2|the_kernel_nios2_mult_cell|the_altmult_add_part_2|auto_generated|ded_mult1|mac_mult2_DATAOUT_bus\(23);
\inst|nios2|the_kernel_nios2_mult_cell|the_altmult_add_part_2|auto_generated|ded_mult1|mac_mult2~DATAOUT20\ <= \inst|nios2|the_kernel_nios2_mult_cell|the_altmult_add_part_2|auto_generated|ded_mult1|mac_mult2_DATAOUT_bus\(24);
\inst|nios2|the_kernel_nios2_mult_cell|the_altmult_add_part_2|auto_generated|ded_mult1|mac_mult2~DATAOUT21\ <= \inst|nios2|the_kernel_nios2_mult_cell|the_altmult_add_part_2|auto_generated|ded_mult1|mac_mult2_DATAOUT_bus\(25);
\inst|nios2|the_kernel_nios2_mult_cell|the_altmult_add_part_2|auto_generated|ded_mult1|mac_mult2~DATAOUT22\ <= \inst|nios2|the_kernel_nios2_mult_cell|the_altmult_add_part_2|auto_generated|ded_mult1|mac_mult2_DATAOUT_bus\(26);
\inst|nios2|the_kernel_nios2_mult_cell|the_altmult_add_part_2|auto_generated|ded_mult1|mac_mult2~DATAOUT23\ <= \inst|nios2|the_kernel_nios2_mult_cell|the_altmult_add_part_2|auto_generated|ded_mult1|mac_mult2_DATAOUT_bus\(27);
\inst|nios2|the_kernel_nios2_mult_cell|the_altmult_add_part_2|auto_generated|ded_mult1|mac_mult2~DATAOUT24\ <= \inst|nios2|the_kernel_nios2_mult_cell|the_altmult_add_part_2|auto_generated|ded_mult1|mac_mult2_DATAOUT_bus\(28);
\inst|nios2|the_kernel_nios2_mult_cell|the_altmult_add_part_2|auto_generated|ded_mult1|mac_mult2~DATAOUT25\ <= \inst|nios2|the_kernel_nios2_mult_cell|the_altmult_add_part_2|auto_generated|ded_mult1|mac_mult2_DATAOUT_bus\(29);
\inst|nios2|the_kernel_nios2_mult_cell|the_altmult_add_part_2|auto_generated|ded_mult1|mac_mult2~DATAOUT26\ <= \inst|nios2|the_kernel_nios2_mult_cell|the_altmult_add_part_2|auto_generated|ded_mult1|mac_mult2_DATAOUT_bus\(30);
\inst|nios2|the_kernel_nios2_mult_cell|the_altmult_add_part_2|auto_generated|ded_mult1|mac_mult2~DATAOUT27\ <= \inst|nios2|the_kernel_nios2_mult_cell|the_altmult_add_part_2|auto_generated|ded_mult1|mac_mult2_DATAOUT_bus\(31);
\inst|nios2|the_kernel_nios2_mult_cell|the_altmult_add_part_2|auto_generated|ded_mult1|mac_mult2~DATAOUT28\ <= \inst|nios2|the_kernel_nios2_mult_cell|the_altmult_add_part_2|auto_generated|ded_mult1|mac_mult2_DATAOUT_bus\(32);
\inst|nios2|the_kernel_nios2_mult_cell|the_altmult_add_part_2|auto_generated|ded_mult1|mac_mult2~DATAOUT29\ <= \inst|nios2|the_kernel_nios2_mult_cell|the_altmult_add_part_2|auto_generated|ded_mult1|mac_mult2_DATAOUT_bus\(33);
\inst|nios2|the_kernel_nios2_mult_cell|the_altmult_add_part_2|auto_generated|ded_mult1|mac_mult2~DATAOUT30\ <= \inst|nios2|the_kernel_nios2_mult_cell|the_altmult_add_part_2|auto_generated|ded_mult1|mac_mult2_DATAOUT_bus\(34);
\inst|nios2|the_kernel_nios2_mult_cell|the_altmult_add_part_2|auto_generated|ded_mult1|mac_mult2~DATAOUT31\ <= \inst|nios2|the_kernel_nios2_mult_cell|the_altmult_add_part_2|auto_generated|ded_mult1|mac_mult2_DATAOUT_bus\(35);

\inst|nios2|kernel_nios2_bht|the_altsyncram|auto_generated|ram_block1a0_PORTADATAIN_bus\ <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & 
gnd & gnd & gnd & gnd & gnd & gnd & gnd & \inst|nios2|M_bht_wr_data_unfiltered[1]~0_combout\ & \inst|nios2|M_br_mispredict~_wirecell_combout\);

\inst|nios2|kernel_nios2_bht|the_altsyncram|auto_generated|ram_block1a0_PORTAADDR_bus\ <= (\inst|nios2|M_bht_ptr_unfiltered\(7) & \inst|nios2|M_bht_ptr_unfiltered\(6) & \inst|nios2|M_bht_ptr_unfiltered\(5) & \inst|nios2|M_bht_ptr_unfiltered\(4) & 
\inst|nios2|M_bht_ptr_unfiltered\(3) & \inst|nios2|M_bht_ptr_unfiltered\(2) & \inst|nios2|M_bht_ptr_unfiltered\(1) & \inst|nios2|M_bht_ptr_unfiltered\(0));

\inst|nios2|kernel_nios2_bht|the_altsyncram|auto_generated|ram_block1a0_PORTBADDR_bus\ <= (\inst|nios2|F_bht_ptr_nxt\(7) & \inst|nios2|F_bht_ptr_nxt\(6) & \inst|nios2|F_bht_ptr_nxt\(5) & \inst|nios2|F_bht_ptr_nxt\(4) & 
\inst|nios2|F_bht_ptr_nxt\(3) & \inst|nios2|F_bht_ptr_nxt\(2) & \inst|nios2|F_bht_ptr_nxt\(1) & \inst|nios2|F_bht_ptr_nxt\(0));

\inst|nios2|D_bht_data\(0) <= \inst|nios2|kernel_nios2_bht|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(0);
\inst|nios2|D_bht_data\(1) <= \inst|nios2|kernel_nios2_bht|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(1);

\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_INCLK_bus\ <= (vcc & vcc & vcc & \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q\);

\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_INCLK_bus\ <= (vcc & vcc & vcc & \inst1|altpll_component|auto_generated|wire_pll1_clk\(0));

\altera_internal_jtag~TCKUTAPclkctrl_INCLK_bus\ <= (vcc & vcc & vcc & \altera_internal_jtag~TCKUTAP\);

\inst1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_INCLK_bus\ <= (vcc & vcc & vcc & \inst1|altpll_component|auto_generated|wire_pll1_clk\(1));

\inst|rst_controller|merged_reset~0clkctrl_INCLK_bus\ <= (vcc & vcc & vcc & \inst|rst_controller|merged_reset~0_combout\);
\inst|sdram|ALT_INV_oe~_Duplicate_14_q\ <= NOT \inst|sdram|oe~_Duplicate_14_q\;
\inst|sdram|ALT_INV_oe~_Duplicate_13_q\ <= NOT \inst|sdram|oe~_Duplicate_13_q\;
\inst|sdram|ALT_INV_oe~_Duplicate_12_q\ <= NOT \inst|sdram|oe~_Duplicate_12_q\;
\inst|sdram|ALT_INV_oe~_Duplicate_11_q\ <= NOT \inst|sdram|oe~_Duplicate_11_q\;
\inst|sdram|ALT_INV_oe~_Duplicate_10_q\ <= NOT \inst|sdram|oe~_Duplicate_10_q\;
\inst|sdram|ALT_INV_oe~_Duplicate_9_q\ <= NOT \inst|sdram|oe~_Duplicate_9_q\;
\inst|sdram|ALT_INV_oe~_Duplicate_8_q\ <= NOT \inst|sdram|oe~_Duplicate_8_q\;
\inst|sdram|ALT_INV_oe~_Duplicate_7_q\ <= NOT \inst|sdram|oe~_Duplicate_7_q\;
\inst|sdram|ALT_INV_oe~_Duplicate_6_q\ <= NOT \inst|sdram|oe~_Duplicate_6_q\;
\inst|sdram|ALT_INV_oe~_Duplicate_5_q\ <= NOT \inst|sdram|oe~_Duplicate_5_q\;
\inst|sdram|ALT_INV_oe~_Duplicate_4_q\ <= NOT \inst|sdram|oe~_Duplicate_4_q\;
\inst|sdram|ALT_INV_oe~_Duplicate_3_q\ <= NOT \inst|sdram|oe~_Duplicate_3_q\;
\inst|sdram|ALT_INV_oe~_Duplicate_2_q\ <= NOT \inst|sdram|oe~_Duplicate_2_q\;
\inst|sdram|ALT_INV_oe~_Duplicate_1_q\ <= NOT \inst|sdram|oe~_Duplicate_1_q\;
\inst|sdram|ALT_INV_oe~q\ <= NOT \inst|sdram|oe~q\;
\inst|rst_controller|ALT_INV_merged_reset~0clkctrl_outclk\ <= NOT \inst|rst_controller|merged_reset~0clkctrl_outclk\;
\ALT_INV_altera_internal_jtag~TCKUTAPclkctrl_outclk\ <= NOT \altera_internal_jtag~TCKUTAPclkctrl_outclk\;
\inst1|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\ <= NOT \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\;
\inst|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\ <= NOT \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\;
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_state\(8) <= NOT \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(8);
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_state\(3) <= NOT \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3);
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\ <= NOT \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~q\;
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_state\(4) <= NOT \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4);
\ALT_INV_altera_internal_jtag~TMSUTAP\ <= NOT \altera_internal_jtag~TMSUTAP\;
\inst|nios2|ALT_INV_A_mul_stall_d3~q\ <= NOT \inst|nios2|A_mul_stall_d3~q\;
\inst|nios2|ALT_INV_A_wr_dst_reg_from_M~q\ <= NOT \inst|nios2|A_wr_dst_reg_from_M~q\;
\inst|nios2|ALT_INV_F_stall~combout\ <= NOT \inst|nios2|F_stall~combout\;
\inst|nios2|ALT_INV_E_iw\(0) <= NOT \inst|nios2|E_iw\(0);
\inst|nios2|ALT_INV_M_pipe_flush~q\ <= NOT \inst|nios2|M_pipe_flush~q\;
\inst|width_adapter|ALT_INV_use_reg~q\ <= NOT \inst|width_adapter|use_reg~q\;
\inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|kernel_nios2_jtag_debug_module_phy|ALT_INV_virtual_state_sdr~0_combout\ <= NOT \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|kernel_nios2_jtag_debug_module_phy|virtual_state_sdr~0_combout\;
\inst|sdram|ALT_INV_Selector22~1_combout\ <= NOT \inst|sdram|Selector22~1_combout\;
\inst|sdram|ALT_INV_Selector20~0_combout\ <= NOT \inst|sdram|Selector20~0_combout\;
\inst|sdram|ALT_INV_Selector19~3_combout\ <= NOT \inst|sdram|Selector19~3_combout\;
\inst|sdram|ALT_INV_Selector21~1_combout\ <= NOT \inst|sdram|Selector21~1_combout\;
\inst|sdram|ALT_INV_m_state.000010000~q\ <= NOT \inst|sdram|m_state.000010000~q\;
\inst|sdram|ALT_INV_always5~0_combout\ <= NOT \inst|sdram|always5~0_combout\;
\inst|sdram|ALT_INV_oe~_Duplicate_15_q\ <= NOT \inst|sdram|oe~_Duplicate_15_q\;

-- Location: FF_X22_Y10_N11
\inst|nios2|d_address_tag_field[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|d_address_tag_field[15]~0_combout\,
	asdata => \inst|nios2|A_dc_wb_tag\(15),
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst|nios2|A_dc_wb_wr_want_dmaster~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|d_address_tag_field\(15));

-- Location: FF_X22_Y10_N7
\inst|nios2|d_address_tag_field[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|d_address_tag_field[11]~4_combout\,
	asdata => \inst|nios2|A_dc_wb_tag\(11),
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst|nios2|A_dc_wb_wr_want_dmaster~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|d_address_tag_field\(11));

-- Location: FF_X22_Y10_N5
\inst|nios2|d_address_tag_field[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|d_address_tag_field[3]~12_combout\,
	asdata => \inst|nios2|A_dc_wb_tag\(3),
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst|nios2|A_dc_wb_wr_want_dmaster~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|d_address_tag_field\(3));

-- Location: FF_X22_Y10_N17
\inst|nios2|d_address_tag_field[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|d_address_tag_field[2]~13_combout\,
	asdata => \inst|nios2|A_dc_wb_tag\(2),
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst|nios2|A_dc_wb_wr_want_dmaster~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|d_address_tag_field\(2));

-- Location: FF_X26_Y13_N11
\inst|nios2|d_address_line_field[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|d_address_line_field[0]~5_combout\,
	asdata => \inst|nios2|A_dc_wb_line\(0),
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst|nios2|A_dc_wb_wr_want_dmaster~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|d_address_line_field\(0));

-- Location: FF_X23_Y8_N3
\inst|width_adapter|byteen_reg[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|cmd_xbar_mux_001|src_data\(35),
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sclr => \inst|width_adapter|use_reg~q\,
	ena => \inst|width_adapter|data_reg[9]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|width_adapter|byteen_reg\(1));

-- Location: LCCOMB_X22_Y10_N10
\inst|nios2|d_address_tag_field[15]~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|M_alu_result\(26),
	datab => \inst|nios2|A_mem_baddr\(26),
	datad => \inst|nios2|d_address_tag_field_nxt~0_combout\,
	combout => \inst|nios2|d_address_tag_field[15]~0_combout\);

-- Location: LCCOMB_X22_Y10_N6
\inst|nios2|d_address_tag_field[11]~4\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|d_address_tag_field_nxt~0_combout\,
	datab => \inst|nios2|M_alu_result\(22),
	datad => \inst|nios2|A_mem_baddr\(22),
	combout => \inst|nios2|d_address_tag_field[11]~4_combout\);

-- Location: LCCOMB_X22_Y10_N4
\inst|nios2|d_address_tag_field[3]~12\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|d_address_tag_field_nxt~0_combout\,
	datab => \inst|nios2|M_alu_result\(14),
	datad => \inst|nios2|A_mem_baddr\(14),
	combout => \inst|nios2|d_address_tag_field[3]~12_combout\);

-- Location: LCCOMB_X22_Y10_N16
\inst|nios2|d_address_tag_field[2]~13\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|A_mem_baddr\(13),
	datab => \inst|nios2|M_alu_result\(13),
	datad => \inst|nios2|d_address_tag_field_nxt~0_combout\,
	combout => \inst|nios2|d_address_tag_field[2]~13_combout\);

-- Location: LCCOMB_X26_Y13_N10
\inst|nios2|d_address_line_field[0]~5\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|M_alu_result\(5),
	datab => \inst|nios2|d_address_tag_field_nxt~0_combout\,
	datad => \inst|nios2|A_mem_baddr\(5),
	combout => \inst|nios2|d_address_line_field[0]~5_combout\);

-- Location: M9K_X15_Y11_N0
\inst|nios2|kernel_nios2_dc_victim|the_altsyncram|auto_generated|ram_block1a0\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "kernel:inst|kernel_nios2:nios2|kernel_nios2_dc_victim_module:kernel_nios2_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 3,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 36,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 7,
	port_a_logical_ram_depth => 8,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 3,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 36,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 7,
	port_b_logical_ram_depth => 8,
	port_b_logical_ram_width => 32,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst|nios2|A_dc_xfer_wr_active~q\,
	portbre => \inst|nios2|A_dc_wb_en~combout\,
	clk0 => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	portadatain => \inst|nios2|kernel_nios2_dc_victim|the_altsyncram|auto_generated|ram_block1a0_PORTADATAIN_bus\,
	portaaddr => \inst|nios2|kernel_nios2_dc_victim|the_altsyncram|auto_generated|ram_block1a0_PORTAADDR_bus\,
	portbaddr => \inst|nios2|kernel_nios2_dc_victim|the_altsyncram|auto_generated|ram_block1a0_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \inst|nios2|kernel_nios2_dc_victim|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\);

-- Location: FF_X21_Y8_N29
\inst|nios2|A_ld_bypass_delayed_started\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|A_ld_bypass_delayed_started~0_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sclr => \inst|nios2|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|A_ld_bypass_delayed_started~q\);

-- Location: LCCOMB_X25_Y3_N20
\inst|sdram|Add0~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sdram|Add0~20_combout\ = (\inst|sdram|refresh_counter\(10) & (\inst|sdram|Add0~19\ $ (GND))) # (!\inst|sdram|refresh_counter\(10) & ((GND) # (!\inst|sdram|Add0~19\)))
-- \inst|sdram|Add0~21\ = CARRY((!\inst|sdram|Add0~19\) # (!\inst|sdram|refresh_counter\(10)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010101011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|sdram|refresh_counter\(10),
	datad => VCC,
	cin => \inst|sdram|Add0~19\,
	combout => \inst|sdram|Add0~20_combout\,
	cout => \inst|sdram|Add0~21\);

-- Location: M9K_X15_Y10_N0
\inst|nios2|kernel_nios2_dc_tag|the_altsyncram|auto_generated|ram_block1a0\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => X"00001EAF3000004C85000016C9E00003C20200001B23B0000184DC0000209180",
	mem_init0 => X"0000E32200000A52D0000097F1000008DE600001E3AE00001B11700002A8440000033AF00001BABC00002451400003C94E000006FEC00003E20000001866F0000155F700001D46200000D13800002CF20000039386000026CBA0000144E40000064D900001E1D1000000DB40000269160000249E1000021021000026CC800003D8AF000032A2A000025B87000001E700000373F500003C73D00002D93800001B0BD00001074100003B21800000A83700002463600000B22700002DC210000336E40000057140000351E100000643A00002F9A7000012014000009D83000028E440000237F900000BA4C0000156D000001E7BE00002E84000002657A00000F267",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "kernel_nios2_dc_tag_ram.mif",
	init_file_layout => "port_a",
	logical_ram_name => "kernel:inst|kernel_nios2:nios2|kernel_nios2_dc_tag_module:kernel_nios2_dc_tag|altsyncram:the_altsyncram|altsyncram_cag1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 6,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 36,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 63,
	port_a_logical_ram_depth => 64,
	port_a_logical_ram_width => 18,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 6,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 36,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 63,
	port_b_logical_ram_depth => 64,
	port_b_logical_ram_width => 18,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst|nios2|dc_tag_wr_port_en~combout\,
	portbre => VCC,
	clk0 => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	portadatain => \inst|nios2|kernel_nios2_dc_tag|the_altsyncram|auto_generated|ram_block1a0_PORTADATAIN_bus\,
	portaaddr => \inst|nios2|kernel_nios2_dc_tag|the_altsyncram|auto_generated|ram_block1a0_PORTAADDR_bus\,
	portbaddr => \inst|nios2|kernel_nios2_dc_tag|the_altsyncram|auto_generated|ram_block1a0_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \inst|nios2|kernel_nios2_dc_tag|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X21_Y17_N8
\inst|nios2|Add17|auto_generated|result_int[13]~26\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|E_src1\(12),
	datab => \inst|nios2|Add17|auto_generated|_~30_combout\,
	datad => VCC,
	cin => \inst|nios2|Add17|auto_generated|result_int[12]~25\,
	combout => \inst|nios2|Add17|auto_generated|result_int[13]~26_combout\,
	cout => \inst|nios2|Add17|auto_generated|result_int[13]~27\);

-- Location: LCCOMB_X21_Y17_N10
\inst|nios2|Add17|auto_generated|result_int[14]~28\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|E_src1\(13),
	datab => \inst|nios2|Add17|auto_generated|_~29_combout\,
	datad => VCC,
	cin => \inst|nios2|Add17|auto_generated|result_int[13]~27\,
	combout => \inst|nios2|Add17|auto_generated|result_int[14]~28_combout\,
	cout => \inst|nios2|Add17|auto_generated|result_int[14]~29\);

-- Location: LCCOMB_X21_Y17_N12
\inst|nios2|Add17|auto_generated|result_int[15]~30\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|Add17|auto_generated|_~28_combout\,
	datab => \inst|nios2|E_src1\(14),
	datad => VCC,
	cin => \inst|nios2|Add17|auto_generated|result_int[14]~29\,
	combout => \inst|nios2|Add17|auto_generated|result_int[15]~30_combout\,
	cout => \inst|nios2|Add17|auto_generated|result_int[15]~31\);

-- Location: LCCOMB_X21_Y17_N16
\inst|nios2|Add17|auto_generated|result_int[17]~34\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|E_src1\(16),
	datab => \inst|nios2|Add17|auto_generated|_~26_combout\,
	datad => VCC,
	cin => \inst|nios2|Add17|auto_generated|result_int[16]~33\,
	combout => \inst|nios2|Add17|auto_generated|result_int[17]~34_combout\,
	cout => \inst|nios2|Add17|auto_generated|result_int[17]~35\);

-- Location: LCCOMB_X21_Y16_N2
\inst|nios2|Add17|auto_generated|result_int[26]~52\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|E_src1\(25),
	datab => \inst|nios2|Add17|auto_generated|_~17_combout\,
	datad => VCC,
	cin => \inst|nios2|Add17|auto_generated|result_int[25]~51\,
	combout => \inst|nios2|Add17|auto_generated|result_int[26]~52_combout\,
	cout => \inst|nios2|Add17|auto_generated|result_int[26]~53\);

-- Location: LCCOMB_X21_Y16_N8
\inst|nios2|Add17|auto_generated|result_int[29]~58\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|Add17|auto_generated|_~14_combout\,
	datab => \inst|nios2|E_src1\(28),
	datad => VCC,
	cin => \inst|nios2|Add17|auto_generated|result_int[28]~57\,
	combout => \inst|nios2|Add17|auto_generated|result_int[29]~58_combout\,
	cout => \inst|nios2|Add17|auto_generated|result_int[29]~59\);

-- Location: M9K_X15_Y9_N0
\inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_ocimem|kernel_nios2_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a0\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init2 => X"1E8E87A3A1E8E87A3A1E8E87A3A1E8E87A3A1E8E87A3A1E8E87A3A1E8E87A3A1E8E87A3A1E8E87A3A1E8E87A3A1E8E87A3A1E8E87A3A1E8E87A3A1E8E87A3A1E",
	mem_init1 => X"8E87A3A1E8E87A3A1E8E87A3A1E8E87A3A1E8E87A3A1E8E87A3A1E8E87A3A1E8E87A3A1E8E87A3A1E8E87A3A1E8E87A3A1E8E87A3A1E8E87A3A1E8E87A3A1E8E87A3A1E8E87A3A1E8E87A3A1E8E87A3A1E8E87A3A1E8E87A3A1E8E87A3A1E8E87A3A1E8E87A3A1E8E87A3A1E8E87A3A1E8E87A3A1E8E87A3A1E8E87A3A1E8E87A3A1E8E87A3A1E8E87A3A1E8E87A3A1E8E87A3A1E8E87A3A1E8E87A3A1E8E87A3A1E8E87A3A1E8E87A3A1E8E87A3A1E8E87A3A1E8E87A3A1E8E87A3A1E8E87A3A1E8E87A3A1E8E87A3A1E8E87A3A1E8E87A3A1E8E87A3A1E8E87A3A1E8E87A3A1E8E87A3A1E8E87A3A1E8E87A3A1E8E87A3A1E8E87A3A1E8E87A3A1E8E87A3A1",
	mem_init0 => X"E8E87A3A1E8E87A3A1E8E87A3A1E8E87A3A1E8E87A3A1E8E87A3A1E8E87A3A1E8E87A3A1E8E87A3A1E8E87A3A1E8E87A3A1E8E87A3A1E8E87A3A1E8E87A3A1E8E87A3A1E8E87A3A1E8E87A3A1E8E87A3A1E8E87A3A1E8E87A3A1E8E87A3A1E8E87A3A1E8E87A3A1E8E87A3A1E8E87A3A1E8E87A3A1E8E87A3A1E8E87A3A1E8E87A3A1E8E87A3A1E8E87A3A1E8E87A3A1E8E87A3A1E8E87A3A1E8E87A3A1E8E87A3A1E8E87A3A1E8E87A3A1E8E87A3A1E8E87A3A1E8E87A3A1E8E87A3A1E8E87A3A1E8E87A3A1E8E87A3A1E8E87A3A1E8E87A3A1E8E87A3A1E8E87A3A1E8E87A3A1E8E87A3A1F8180006000E8643A00000000000000000C0000008000006C0020",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "kernel_nios2_ociram_default_contents.mif",
	init_file_layout => "port_a",
	logical_ram_name => "kernel:inst|kernel_nios2:nios2|kernel_nios2_nios2_oci:the_kernel_nios2_nios2_oci|kernel_nios2_nios2_ocimem:the_kernel_nios2_nios2_ocimem|kernel_nios2_ociram_lpm_dram_bdp_component_module:kernel_nios2_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_i182:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_mask_width => 2,
	port_a_byte_size => 9,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 18,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 8,
	port_b_data_in_clock => "clock0",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 18,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 255,
	port_b_logical_ram_depth => 256,
	port_b_logical_ram_width => 32,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	port_b_write_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_ocimem|comb~1_combout\,
	portare => VCC,
	portbwe => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_ocimem|MonWr~q\,
	portbre => VCC,
	clk0 => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	clk1 => GND,
	portadatain => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_ocimem|kernel_nios2_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a0_PORTADATAIN_bus\,
	portbdatain => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_ocimem|kernel_nios2_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAIN_bus\,
	portaaddr => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_ocimem|kernel_nios2_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a0_PORTAADDR_bus\,
	portbaddr => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_ocimem|kernel_nios2_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a0_PORTBADDR_bus\,
	portabyteenamasks => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_ocimem|kernel_nios2_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a0_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_ocimem|kernel_nios2_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus\,
	portbdataout => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_ocimem|kernel_nios2_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X8_Y19_N16
\inst|sdram_s1_translator_avalon_universal_slave_0_agent|uncompressor|Add2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sdram_s1_translator_avalon_universal_slave_0_agent|uncompressor|Add2~0_combout\ = (\inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][57]~q\ & 
-- (\inst|sdram_s1_translator_avalon_universal_slave_0_agent|uncompressor|comb~1_combout\ & VCC)) # (!\inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][57]~q\ & 
-- (\inst|sdram_s1_translator_avalon_universal_slave_0_agent|uncompressor|comb~1_combout\ $ (VCC)))
-- \inst|sdram_s1_translator_avalon_universal_slave_0_agent|uncompressor|Add2~1\ = CARRY((!\inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][57]~q\ & 
-- \inst|sdram_s1_translator_avalon_universal_slave_0_agent|uncompressor|comb~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001100101000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][57]~q\,
	datab => \inst|sdram_s1_translator_avalon_universal_slave_0_agent|uncompressor|comb~1_combout\,
	datad => VCC,
	combout => \inst|sdram_s1_translator_avalon_universal_slave_0_agent|uncompressor|Add2~0_combout\,
	cout => \inst|sdram_s1_translator_avalon_universal_slave_0_agent|uncompressor|Add2~1\);

-- Location: LCCOMB_X8_Y19_N18
\inst|sdram_s1_translator_avalon_universal_slave_0_agent|uncompressor|Add2~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sdram_s1_translator_avalon_universal_slave_0_agent|uncompressor|Add2~2_combout\ = \inst|sdram_s1_translator_avalon_universal_slave_0_agent|uncompressor|comb~0_combout\ $ (\inst|sdram_s1_translator_avalon_universal_slave_0_agent|uncompressor|Add2~1\ 
-- $ (\inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][57]~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100111100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst|sdram_s1_translator_avalon_universal_slave_0_agent|uncompressor|comb~0_combout\,
	datad => \inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][57]~q\,
	cin => \inst|sdram_s1_translator_avalon_universal_slave_0_agent|uncompressor|Add2~1\,
	combout => \inst|sdram_s1_translator_avalon_universal_slave_0_agent|uncompressor|Add2~2_combout\);

-- Location: M9K_X15_Y17_N0
\inst|nios2|kernel_nios2_ic_tag|the_altsyncram|auto_generated|ram_block1a0\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init2 => X"0005406E50007AC8AA00034797C000653FE60005DA8CB000695865000245D110001F04E20007933E30006B482A00058BE570005E18D900039CED600069234600",
	mem_init1 => X"013954A00048335D0004AEFBF0007F1EF10002A8E480000E483B0006CCF1200027ED1E0002205D200010AB06000469D81000226BE60007456DB0004E9A0D00078B71C00064A43E0003B78F30005E65C900009BE0D000129C9900055320400025DD630001BC77400057A28C000743F900004F2C5C0007A614D0003F8B08000777FE90005D4EF40007D984D0005234100005A94510002F2BB40003F243E00019A35B0000B88AF00075B39D00058EC010003553EB00067EADA0007397E50007D69460002A3140000245C920000194F70005841CF0006D4E5700003D16B0007289B50002D28030002113C20003F3F3E0001CE4200003A81430002847070003405D30",
	mem_init0 => X"0072F4FC0004B9BFB0007651E10005D1DCC0007EB05800071993200076E72F00073C6E10007E569A0005AC9B40002F07160002F9AB900068016B0002904220007D115D0001DD1F4000252BD50002522420002D7C0F0000F66520007A0D9400044A3C500077624500005BB920001B7E4B0000142E900061252400049DCCD00024ECF40000329F30002AE32A000157D4800021DC0A0000F647100000414C0000498140001A976E00031B503000639E47000607AF700021A3D80001014860006F626800033864D000511DAD0004BAE850004E2A1C00018BCD000061D93000023DE5B0005A090B00064C6A60005661930007D14D100075953200079ABAA00048997A",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "kernel_nios2_ic_tag_ram.mif",
	init_file_layout => "port_a",
	logical_ram_name => "kernel:inst|kernel_nios2:nios2|kernel_nios2_ic_tag_module:kernel_nios2_ic_tag|altsyncram:the_altsyncram|altsyncram_o1h1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 7,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 36,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 127,
	port_a_logical_ram_depth => 128,
	port_a_logical_ram_width => 23,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 7,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 36,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 127,
	port_b_logical_ram_depth => 128,
	port_b_logical_ram_width => 23,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst|nios2|ic_tag_wren~combout\,
	portbre => \inst|nios2|F_stall~combout\,
	clk0 => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	portadatain => \inst|nios2|kernel_nios2_ic_tag|the_altsyncram|auto_generated|ram_block1a0_PORTADATAIN_bus\,
	portaaddr => \inst|nios2|kernel_nios2_ic_tag|the_altsyncram|auto_generated|ram_block1a0_PORTAADDR_bus\,
	portbaddr => \inst|nios2|kernel_nios2_ic_tag|the_altsyncram|auto_generated|ram_block1a0_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \inst|nios2|kernel_nios2_ic_tag|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\);

-- Location: FF_X24_Y16_N19
\inst|nios2|A_inst_result[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|M_inst_result[3]~3_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sclr => \inst|nios2|M_ctrl_rdctl_inst~q\,
	ena => \inst|nios2|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|A_inst_result\(3));

-- Location: FF_X25_Y12_N11
\inst|nios2|A_slow_inst_result[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|A_slow_inst_result[9]~9_combout\,
	asdata => \inst|nios2|A_slow_ld_data_fill_bit~combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst|nios2|A_ld_align_byte1_fill~q\,
	ena => \inst|nios2|A_slow_inst_result_en~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|A_slow_inst_result\(9));

-- Location: FF_X18_Y12_N19
\inst|nios2|A_inst_result[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|M_inst_result[24]~8_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sclr => \inst|nios2|M_ctrl_rdctl_inst~q\,
	ena => \inst|nios2|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|A_inst_result\(24));

-- Location: FF_X22_Y14_N15
\inst|nios2|A_mul_result[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|A_mul_result[7]~46_combout\,
	asdata => \inst|nios2|A_mul_partial_prod\(7),
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst|nios2|ALT_INV_A_mul_stall_d3~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|A_mul_result\(7));

-- Location: FF_X19_Y12_N5
\inst|nios2|A_inst_result[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|M_inst_result[15]~12_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sclr => \inst|nios2|M_ctrl_rdctl_inst~q\,
	ena => \inst|nios2|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|A_inst_result\(15));

-- Location: FF_X19_Y12_N7
\inst|nios2|A_inst_result[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|M_inst_result[7]~13_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sclr => \inst|nios2|M_ctrl_rdctl_inst~q\,
	ena => \inst|nios2|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|A_inst_result\(7));

-- Location: FF_X23_Y12_N27
\inst|nios2|A_slow_inst_result[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|A_slow_inst_result[7]~7_combout\,
	asdata => \inst|nios2|A_slow_inst_result[15]~15_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst|nios2|A_ld_align_sh8~q\,
	ena => \inst|nios2|A_slow_inst_result_en~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|A_slow_inst_result\(7));

-- Location: FF_X18_Y12_N23
\inst|nios2|A_inst_result[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|M_inst_result[14]~15_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sclr => \inst|nios2|M_ctrl_rdctl_inst~q\,
	ena => \inst|nios2|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|A_inst_result\(14));

-- Location: FF_X21_Y12_N29
\inst|nios2|A_inst_result[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|M_inst_result[22]~16_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sclr => \inst|nios2|M_ctrl_rdctl_inst~q\,
	ena => \inst|nios2|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|A_inst_result\(22));

-- Location: FF_X16_Y11_N21
\inst|nios2|A_inst_result[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|M_inst_result[6]~17_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sclr => \inst|nios2|M_ctrl_rdctl_inst~q\,
	ena => \inst|nios2|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|A_inst_result\(6));

-- Location: FF_X22_Y14_N11
\inst|nios2|A_mul_result[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|A_mul_result[5]~42_combout\,
	asdata => \inst|nios2|A_mul_partial_prod\(5),
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst|nios2|ALT_INV_A_mul_stall_d3~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|A_mul_result\(5));

-- Location: FF_X16_Y12_N25
\inst|nios2|A_inst_result[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|M_inst_result[5]~21_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sclr => \inst|nios2|M_ctrl_rdctl_inst~q\,
	ena => \inst|nios2|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|A_inst_result\(5));

-- Location: FF_X22_Y14_N9
\inst|nios2|A_mul_result[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|A_mul_result[4]~40_combout\,
	asdata => \inst|nios2|A_mul_partial_prod\(4),
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst|nios2|ALT_INV_A_mul_stall_d3~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|A_mul_result\(4));

-- Location: FF_X22_Y14_N5
\inst|nios2|A_mul_result[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|A_mul_result[2]~36_combout\,
	asdata => \inst|nios2|A_mul_partial_prod\(2),
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst|nios2|ALT_INV_A_mul_stall_d3~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|A_mul_result\(2));

-- Location: FF_X24_Y12_N13
\inst|nios2|A_slow_inst_result[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|A_slow_inst_result[1]~2_combout\,
	asdata => \inst|nios2|A_slow_inst_result[9]~9_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst|nios2|A_ld_align_sh8~q\,
	ena => \inst|nios2|A_slow_inst_result_en~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|A_slow_inst_result\(1));

-- Location: M9K_X15_Y15_N0
\inst|nios2|kernel_nios2_register_bank_b|the_altsyncram|auto_generated|ram_block1a0\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init0 => X"0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "kernel_nios2_rf_ram_b.mif",
	init_file_layout => "port_a",
	logical_ram_name => "kernel:inst|kernel_nios2:nios2|kernel_nios2_register_bank_b_module:kernel_nios2_register_bank_b|altsyncram:the_altsyncram|altsyncram_f3g1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 5,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 36,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 31,
	port_a_logical_ram_depth => 32,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 5,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 36,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 31,
	port_b_logical_ram_depth => 32,
	port_b_logical_ram_width => 32,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst|nios2|ALT_INV_A_wr_dst_reg_from_M~q\,
	portbre => VCC,
	clk0 => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	portadatain => \inst|nios2|kernel_nios2_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTADATAIN_bus\,
	portaaddr => \inst|nios2|kernel_nios2_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTAADDR_bus\,
	portbaddr => \inst|nios2|kernel_nios2_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \inst|nios2|kernel_nios2_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\);

-- Location: M9K_X15_Y16_N0
\inst|nios2|kernel_nios2_register_bank_a|the_altsyncram|auto_generated|ram_block1a0\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init0 => X"0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "kernel_nios2_rf_ram_a.mif",
	init_file_layout => "port_a",
	logical_ram_name => "kernel:inst|kernel_nios2:nios2|kernel_nios2_register_bank_a_module:kernel_nios2_register_bank_a|altsyncram:the_altsyncram|altsyncram_e3g1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 5,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 36,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 31,
	port_a_logical_ram_depth => 32,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 5,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 36,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 31,
	port_b_logical_ram_depth => 32,
	port_b_logical_ram_width => 32,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst|nios2|ALT_INV_A_wr_dst_reg_from_M~q\,
	portbre => VCC,
	clk0 => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	portadatain => \inst|nios2|kernel_nios2_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTADATAIN_bus\,
	portaaddr => \inst|nios2|kernel_nios2_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTAADDR_bus\,
	portbaddr => \inst|nios2|kernel_nios2_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \inst|nios2|kernel_nios2_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\);

-- Location: FF_X22_Y13_N29
\inst|nios2|A_mul_result[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|A_mul_result[30]~92_combout\,
	asdata => \inst|nios2|A_mul_partial_prod\(30),
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst|nios2|ALT_INV_A_mul_stall_d3~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|A_mul_result\(30));

-- Location: LCCOMB_X12_Y19_N6
\inst|nios2|Add1~6\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|D_iw\(20),
	datab => \inst|nios2|D_pc_plus_one\(12),
	datad => VCC,
	cin => \inst|nios2|Add1~5\,
	combout => \inst|nios2|Add1~6_combout\,
	cout => \inst|nios2|Add1~7\);

-- Location: LCCOMB_X12_Y19_N22
\inst|nios2|Add1~22\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|D_iw\(21),
	datab => \inst|nios2|D_pc_plus_one\(20),
	datad => VCC,
	cin => \inst|nios2|Add1~21\,
	combout => \inst|nios2|Add1~22_combout\,
	cout => \inst|nios2|Add1~23\);

-- Location: LCCOMB_X12_Y19_N26
\inst|nios2|Add1~26\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|D_iw\(21),
	datab => \inst|nios2|D_pc_plus_one\(22),
	datad => VCC,
	cin => \inst|nios2|Add1~25\,
	combout => \inst|nios2|Add1~26_combout\,
	cout => \inst|nios2|Add1~27\);

-- Location: FF_X13_Y18_N13
\inst|nios2|D_br_taken_waddr_partial[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|D_br_taken_waddr_partial[3]~17_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|nios2|F_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|D_br_taken_waddr_partial\(3));

-- Location: FF_X13_Y18_N11
\inst|nios2|D_br_taken_waddr_partial[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|D_br_taken_waddr_partial[2]~15_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|nios2|F_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|D_br_taken_waddr_partial\(2));

-- Location: FF_X26_Y8_N11
\inst|width_adapter|data_reg[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|cmd_xbar_mux_001|src_payload~6_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sclr => \inst|width_adapter|use_reg~q\,
	ena => \inst|width_adapter|data_reg[9]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|width_adapter|data_reg\(9));

-- Location: FF_X22_Y8_N5
\inst|width_adapter|data_reg[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|cmd_xbar_mux_001|src_payload~8_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sclr => \inst|width_adapter|use_reg~q\,
	ena => \inst|width_adapter|data_reg[9]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|width_adapter|data_reg\(7));

-- Location: FF_X26_Y8_N13
\inst|width_adapter|data_reg[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|cmd_xbar_mux_001|src_payload~9_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sclr => \inst|width_adapter|use_reg~q\,
	ena => \inst|width_adapter|data_reg[9]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|width_adapter|data_reg\(6));

-- Location: FF_X26_Y8_N23
\inst|width_adapter|data_reg[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|cmd_xbar_mux_001|src_payload~10_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sclr => \inst|width_adapter|use_reg~q\,
	ena => \inst|width_adapter|data_reg[9]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|width_adapter|data_reg\(5));

-- Location: FF_X16_Y20_N11
\inst|nios2|M_pipe_flush_waddr[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|M_pipe_flush_waddr[9]~6_combout\,
	asdata => \inst|nios2|E_pc\(9),
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst|nios2|E_hbreak_req~combout\,
	ena => \inst|nios2|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|M_pipe_flush_waddr\(9));

-- Location: LCCOMB_X13_Y19_N6
\inst|nios2|F_pc_plus_one[15]~30\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst|nios2|F_pc\(15),
	datad => VCC,
	cin => \inst|nios2|F_pc_plus_one[14]~29\,
	combout => \inst|nios2|F_pc_plus_one[15]~30_combout\,
	cout => \inst|nios2|F_pc_plus_one[15]~31\);

-- Location: LCCOMB_X13_Y19_N12
\inst|nios2|F_pc_plus_one[18]~36\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|F_pc\(18),
	datad => VCC,
	cin => \inst|nios2|F_pc_plus_one[17]~35\,
	combout => \inst|nios2|F_pc_plus_one[18]~36_combout\,
	cout => \inst|nios2|F_pc_plus_one[18]~37\);

-- Location: LCCOMB_X22_Y14_N4
\inst|nios2|A_mul_result[2]~36\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|A_mul_result\(2),
	datab => \inst|nios2|A_mul_partial_prod\(2),
	datad => VCC,
	cin => \inst|nios2|A_mul_result[1]~35\,
	combout => \inst|nios2|A_mul_result[2]~36_combout\,
	cout => \inst|nios2|A_mul_result[2]~37\);

-- Location: LCCOMB_X22_Y14_N8
\inst|nios2|A_mul_result[4]~40\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|A_mul_result\(4),
	datab => \inst|nios2|A_mul_partial_prod\(4),
	datad => VCC,
	cin => \inst|nios2|A_mul_result[3]~39\,
	combout => \inst|nios2|A_mul_result[4]~40_combout\,
	cout => \inst|nios2|A_mul_result[4]~41\);

-- Location: LCCOMB_X22_Y14_N10
\inst|nios2|A_mul_result[5]~42\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|A_mul_result\(5),
	datab => \inst|nios2|A_mul_partial_prod\(5),
	datad => VCC,
	cin => \inst|nios2|A_mul_result[4]~41\,
	combout => \inst|nios2|A_mul_result[5]~42_combout\,
	cout => \inst|nios2|A_mul_result[5]~43\);

-- Location: LCCOMB_X22_Y14_N14
\inst|nios2|A_mul_result[7]~46\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|A_mul_result\(7),
	datab => \inst|nios2|A_mul_partial_prod\(7),
	datad => VCC,
	cin => \inst|nios2|A_mul_result[6]~45\,
	combout => \inst|nios2|A_mul_result[7]~46_combout\,
	cout => \inst|nios2|A_mul_result[7]~47\);

-- Location: LCCOMB_X25_Y12_N10
\inst|nios2|A_slow_inst_result[9]~9\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|A_ld_align_sh16~q\,
	datab => \inst|nios2|d_readdata_d1\(25),
	datad => \inst|nios2|d_readdata_d1\(9),
	combout => \inst|nios2|A_slow_inst_result[9]~9_combout\);

-- Location: LCCOMB_X23_Y12_N26
\inst|nios2|A_slow_inst_result[7]~7\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|d_readdata_d1\(7),
	datab => \inst|nios2|d_readdata_d1\(23),
	datad => \inst|nios2|A_ld_align_sh16~q\,
	combout => \inst|nios2|A_slow_inst_result[7]~7_combout\);

-- Location: LCCOMB_X24_Y12_N12
\inst|nios2|A_slow_inst_result[1]~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|A_ld_align_sh16~q\,
	datab => \inst|nios2|d_readdata_d1\(17),
	datad => \inst|nios2|d_readdata_d1\(1),
	combout => \inst|nios2|A_slow_inst_result[1]~2_combout\);

-- Location: FF_X17_Y8_N1
\inst|nios2|M_ctrl_ld_st\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|M_ctrl_ld_st_nxt~0_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sclr => \inst|nios2|ALT_INV_E_iw\(0),
	ena => \inst|nios2|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|M_ctrl_ld_st~q\);

-- Location: LCCOMB_X22_Y13_N28
\inst|nios2|A_mul_result[30]~92\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|A_mul_result\(30),
	datab => \inst|nios2|A_mul_partial_prod\(30),
	datad => VCC,
	cin => \inst|nios2|A_mul_result[29]~91\,
	combout => \inst|nios2|A_mul_result[30]~92_combout\,
	cout => \inst|nios2|A_mul_result[30]~93\);

-- Location: LCCOMB_X13_Y18_N10
\inst|nios2|D_br_taken_waddr_partial[2]~15\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|F_pc_plus_one[2]~4_combout\,
	datab => \inst|nios2|kernel_nios2_ic_data|the_altsyncram|auto_generated|q_b\(10),
	datad => VCC,
	cin => \inst|nios2|D_br_taken_waddr_partial[1]~14\,
	combout => \inst|nios2|D_br_taken_waddr_partial[2]~15_combout\,
	cout => \inst|nios2|D_br_taken_waddr_partial[2]~16\);

-- Location: LCCOMB_X13_Y18_N12
\inst|nios2|D_br_taken_waddr_partial[3]~17\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|F_pc_plus_one[3]~6_combout\,
	datab => \inst|nios2|kernel_nios2_ic_data|the_altsyncram|auto_generated|q_b\(11),
	datad => VCC,
	cin => \inst|nios2|D_br_taken_waddr_partial[2]~16\,
	combout => \inst|nios2|D_br_taken_waddr_partial[3]~17_combout\,
	cout => \inst|nios2|D_br_taken_waddr_partial[3]~18\);

-- Location: M9K_X15_Y6_N0
\inst|jtag_uart|the_kernel_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena2",
	clk0_output_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	clk1_input_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "kernel:inst|kernel_jtag_uart:jtag_uart|kernel_jtag_uart_scfifo_w:the_kernel_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 6,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 36,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 63,
	port_a_logical_ram_depth => 64,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 6,
	port_b_data_out_clear => "clear0",
	port_b_data_out_clock => "clock0",
	port_b_data_width => 36,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 63,
	port_b_logical_ram_depth => 64,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst|jtag_uart|fifo_wr~q\,
	portbre => VCC,
	clk0 => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	clk1 => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \inst|jtag_uart|kernel_jtag_uart_alt_jtag_atlantic|r_ena~0_combout\,
	ena1 => \inst|jtag_uart|r_val~0_combout\,
	ena2 => \inst|jtag_uart|fifo_wr~q\,
	clr0 => \inst|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	portadatain => \inst|jtag_uart|the_kernel_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0_PORTADATAIN_bus\,
	portaaddr => \inst|jtag_uart|the_kernel_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0_PORTAADDR_bus\,
	portbaddr => \inst|jtag_uart|the_kernel_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \inst|jtag_uart|the_kernel_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0_PORTBDATAOUT_bus\);

-- Location: FF_X19_Y11_N15
\inst|nios2|d_writedata[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|d_writedata[24]~23_combout\,
	asdata => \inst|nios2|kernel_nios2_dc_victim|the_altsyncram|auto_generated|q_b\(24),
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst|nios2|A_dc_wb_update_av_writedata~combout\,
	ena => \inst|nios2|d_writedata[25]~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|d_writedata\(24));

-- Location: LCCOMB_X16_Y20_N10
\inst|nios2|M_pipe_flush_waddr[9]~6\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|E_ctrl_jmp_indirect~q\,
	datab => \inst|nios2|E_src1\(11),
	datad => \inst|nios2|M_pipe_flush_waddr_nxt[9]~8_combout\,
	combout => \inst|nios2|M_pipe_flush_waddr[9]~6_combout\);

-- Location: DSPOUT_X20_Y14_N2
\inst|nios2|the_kernel_nios2_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_out3\ : cycloneive_mac_out
-- pragma translate_off
GENERIC MAP (
	dataa_width => 36,
	output_clock => "0")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	aclr => \inst|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => VCC,
	dataa => \inst|nios2|the_kernel_nios2_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_out3_DATAA_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \inst|nios2|the_kernel_nios2_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_out3_DATAOUT_bus\);

-- Location: FF_X26_Y20_N25
\inst|nios2|Mn_rot_step2[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|Mn_rot_step2[19]~1_combout\,
	asdata => \inst|nios2|Mn_rot_step2[11]~22_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst|nios2|M_rot_rn\(3),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|Mn_rot_step2\(19));

-- Location: FF_X26_Y20_N3
\inst|nios2|Mn_rot_step2[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|Mn_rot_step2[3]~0_combout\,
	asdata => \inst|nios2|Mn_rot_step2[27]~23_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst|nios2|M_rot_rn\(3),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|Mn_rot_step2\(3));

-- Location: FF_X25_Y6_N7
\inst|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[19]~13_combout\,
	asdata => \inst|jtag_uart|the_kernel_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(3),
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst|jtag_uart|read_0~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(19));

-- Location: FF_X25_Y20_N9
\inst|nios2|Mn_rot_step2[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|Mn_rot_step2[26]~21_combout\,
	asdata => \inst|nios2|Mn_rot_step2[18]~7_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst|nios2|M_rot_rn\(3),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|Mn_rot_step2\(26));

-- Location: FF_X25_Y20_N11
\inst|nios2|Mn_rot_step2[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|Mn_rot_step2[10]~20_combout\,
	asdata => \inst|nios2|Mn_rot_step2[2]~6_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst|nios2|M_rot_rn\(3),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|Mn_rot_step2\(10));

-- Location: FF_X26_Y20_N13
\inst|nios2|Mn_rot_step2[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|Mn_rot_step2[23]~15_combout\,
	asdata => \inst|nios2|Mn_rot_step2[15]~30_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst|nios2|M_rot_rn\(3),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|Mn_rot_step2\(23));

-- Location: FF_X26_Y20_N15
\inst|nios2|Mn_rot_step2[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|Mn_rot_step2[7]~14_combout\,
	asdata => \inst|nios2|Mn_rot_step2[31]~31_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst|nios2|M_rot_rn\(3),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|Mn_rot_step2\(7));

-- Location: FF_X25_Y20_N31
\inst|nios2|Mn_rot_step2[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|Mn_rot_step2[6]~12_combout\,
	asdata => \inst|nios2|Mn_rot_step2[30]~29_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst|nios2|M_rot_rn\(3),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|Mn_rot_step2\(6));

-- Location: FF_X25_Y6_N13
\inst|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[22]~19_combout\,
	asdata => \inst|jtag_uart|the_kernel_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~q\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst|jtag_uart|read_0~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(22));

-- Location: FF_X24_Y20_N1
\inst|nios2|Mn_rot_step2[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|Mn_rot_step2[21]~11_combout\,
	asdata => \inst|nios2|Mn_rot_step2[13]~26_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst|nios2|M_rot_rn\(3),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|Mn_rot_step2\(21));

-- Location: FF_X24_Y20_N3
\inst|nios2|Mn_rot_step2[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|Mn_rot_step2[5]~10_combout\,
	asdata => \inst|nios2|Mn_rot_step2[29]~27_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst|nios2|M_rot_rn\(3),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|Mn_rot_step2\(5));

-- Location: FF_X24_Y20_N21
\inst|nios2|Mn_rot_step2[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|Mn_rot_step2[20]~9_combout\,
	asdata => \inst|nios2|Mn_rot_step2[12]~24_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst|nios2|M_rot_rn\(3),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|Mn_rot_step2\(20));

-- Location: FF_X24_Y20_N23
\inst|nios2|Mn_rot_step2[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|Mn_rot_step2[4]~8_combout\,
	asdata => \inst|nios2|Mn_rot_step2[28]~25_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst|nios2|M_rot_rn\(3),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|Mn_rot_step2\(4));

-- Location: FF_X25_Y6_N9
\inst|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[20]~15_combout\,
	asdata => \inst|jtag_uart|the_kernel_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(4),
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst|jtag_uart|read_0~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(20));

-- Location: FF_X25_Y20_N17
\inst|nios2|Mn_rot_step2[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|Mn_rot_step2[18]~7_combout\,
	asdata => \inst|nios2|Mn_rot_step2[10]~20_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst|nios2|M_rot_rn\(3),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|Mn_rot_step2\(18));

-- Location: FF_X25_Y6_N5
\inst|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[18]~11_combout\,
	asdata => \inst|jtag_uart|the_kernel_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(2),
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst|jtag_uart|read_0~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(18));

-- Location: FF_X24_Y20_N9
\inst|nios2|Mn_rot_step2[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|Mn_rot_step2[17]~5_combout\,
	asdata => \inst|nios2|Mn_rot_step2[9]~18_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst|nios2|M_rot_rn\(3),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|Mn_rot_step2\(17));

-- Location: FF_X24_Y20_N29
\inst|nios2|Mn_rot_step2[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|Mn_rot_step2[16]~3_combout\,
	asdata => \inst|nios2|Mn_rot_step2[8]~16_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst|nios2|M_rot_rn\(3),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|Mn_rot_step2\(16));

-- Location: FF_X23_Y9_N21
\inst|nios2_jtag_debug_module_translator|av_readdata_pre[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2_jtag_debug_module_translator|av_readdata_pre[0]~1_combout\,
	asdata => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_ocimem|kernel_nios2_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a\(0),
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst|cmd_xbar_mux|src_data\(46),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_jtag_debug_module_translator|av_readdata_pre\(0));

-- Location: DSPOUT_X20_Y13_N2
\inst|nios2|the_kernel_nios2_mult_cell|the_altmult_add_part_2|auto_generated|ded_mult1|mac_out3\ : cycloneive_mac_out
-- pragma translate_off
GENERIC MAP (
	dataa_width => 36,
	output_clock => "0")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	aclr => \inst|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => VCC,
	dataa => \inst|nios2|the_kernel_nios2_mult_cell|the_altmult_add_part_2|auto_generated|ded_mult1|mac_out3_DATAA_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \inst|nios2|the_kernel_nios2_mult_cell|the_altmult_add_part_2|auto_generated|ded_mult1|mac_out3_DATAOUT_bus\);

-- Location: FF_X24_Y20_N25
\inst|nios2|Mn_rot_step2[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|Mn_rot_step2[13]~26_combout\,
	asdata => \inst|nios2|Mn_rot_step2[5]~10_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst|nios2|M_rot_rn\(3),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|Mn_rot_step2\(13));

-- Location: FF_X24_Y20_N27
\inst|nios2|Mn_rot_step2[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|Mn_rot_step2[29]~27_combout\,
	asdata => \inst|nios2|Mn_rot_step2[21]~11_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst|nios2|M_rot_rn\(3),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|Mn_rot_step2\(29));

-- Location: LCCOMB_X25_Y6_N24
\inst|jtag_uart|the_kernel_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|jtag_uart|the_kernel_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~combout\ = (\inst|jtag_uart|the_kernel_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT\ & 
-- (\inst|jtag_uart|the_kernel_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(2) & ((VCC)))) # (!\inst|jtag_uart|the_kernel_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT\ 
-- & (\inst|jtag_uart|the_kernel_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(2) $ (((VCC) # (!\inst|jtag_uart|wr_rfifo~combout\)))))
-- \inst|jtag_uart|the_kernel_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~COUT\ = CARRY((!\inst|jtag_uart|the_kernel_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT\ & 
-- (\inst|jtag_uart|the_kernel_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(2) $ (!\inst|jtag_uart|wr_rfifo~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|jtag_uart|the_kernel_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(2),
	datab => \inst|jtag_uart|wr_rfifo~combout\,
	datad => VCC,
	cin => \inst|jtag_uart|the_kernel_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT\,
	combout => \inst|jtag_uart|the_kernel_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~combout\,
	cout => \inst|jtag_uart|the_kernel_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~COUT\);

-- Location: LCCOMB_X19_Y11_N14
\inst|nios2|d_writedata[24]~23\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|A_mem_bypass_pending~combout\,
	datab => \inst|nios2|M_st_data\(24),
	datad => \inst|nios2|A_st_data\(24),
	combout => \inst|nios2|d_writedata[24]~23_combout\);

-- Location: LCCOMB_X28_Y7_N4
\inst|jtag_uart|Add0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|jtag_uart|Add0~0_combout\ = (\inst|jtag_uart|the_kernel_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(0) & 
-- (!\inst|jtag_uart|the_kernel_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(1) & VCC)) # (!\inst|jtag_uart|the_kernel_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(0) & 
-- (\inst|jtag_uart|the_kernel_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(1) $ (GND)))
-- \inst|jtag_uart|Add0~1\ = CARRY((!\inst|jtag_uart|the_kernel_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(0) & 
-- !\inst|jtag_uart|the_kernel_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011000010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|jtag_uart|the_kernel_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(0),
	datab => \inst|jtag_uart|the_kernel_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(1),
	datad => VCC,
	combout => \inst|jtag_uart|Add0~0_combout\,
	cout => \inst|jtag_uart|Add0~1\);

-- Location: LCCOMB_X28_Y7_N6
\inst|jtag_uart|Add0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|jtag_uart|Add0~2_combout\ = (\inst|jtag_uart|the_kernel_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(2) & ((\inst|jtag_uart|Add0~1\) # (GND))) # 
-- (!\inst|jtag_uart|the_kernel_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(2) & (!\inst|jtag_uart|Add0~1\))
-- \inst|jtag_uart|Add0~3\ = CARRY((\inst|jtag_uart|the_kernel_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(2)) # (!\inst|jtag_uart|Add0~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|jtag_uart|the_kernel_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(2),
	datad => VCC,
	cin => \inst|jtag_uart|Add0~1\,
	combout => \inst|jtag_uart|Add0~2_combout\,
	cout => \inst|jtag_uart|Add0~3\);

-- Location: LCCOMB_X28_Y7_N8
\inst|jtag_uart|Add0~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|jtag_uart|Add0~4_combout\ = (\inst|jtag_uart|the_kernel_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(3) & (!\inst|jtag_uart|Add0~3\ & VCC)) # 
-- (!\inst|jtag_uart|the_kernel_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(3) & (\inst|jtag_uart|Add0~3\ $ (GND)))
-- \inst|jtag_uart|Add0~5\ = CARRY((!\inst|jtag_uart|the_kernel_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(3) & !\inst|jtag_uart|Add0~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101000000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|jtag_uart|the_kernel_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(3),
	datad => VCC,
	cin => \inst|jtag_uart|Add0~3\,
	combout => \inst|jtag_uart|Add0~4_combout\,
	cout => \inst|jtag_uart|Add0~5\);

-- Location: LCCOMB_X28_Y7_N10
\inst|jtag_uart|Add0~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|jtag_uart|Add0~6_combout\ = (\inst|jtag_uart|the_kernel_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(4) & ((\inst|jtag_uart|Add0~5\) # (GND))) # 
-- (!\inst|jtag_uart|the_kernel_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(4) & (!\inst|jtag_uart|Add0~5\))
-- \inst|jtag_uart|Add0~7\ = CARRY((\inst|jtag_uart|the_kernel_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(4)) # (!\inst|jtag_uart|Add0~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001111001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst|jtag_uart|the_kernel_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(4),
	datad => VCC,
	cin => \inst|jtag_uart|Add0~5\,
	combout => \inst|jtag_uart|Add0~6_combout\,
	cout => \inst|jtag_uart|Add0~7\);

-- Location: LCCOMB_X25_Y6_N4
\inst|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[18]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[18]~11_combout\ = (\inst|jtag_uart|the_kernel_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(2) & 
-- (!\inst|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[17]~10\ & VCC)) # (!\inst|jtag_uart|the_kernel_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(2) & 
-- (\inst|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[17]~10\ $ (GND)))
-- \inst|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[18]~12\ = CARRY((!\inst|jtag_uart|the_kernel_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(2) & 
-- !\inst|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[17]~10\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101000000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|jtag_uart|the_kernel_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(2),
	datad => VCC,
	cin => \inst|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[17]~10\,
	combout => \inst|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[18]~11_combout\,
	cout => \inst|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[18]~12\);

-- Location: LCCOMB_X25_Y6_N6
\inst|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[19]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[19]~13_combout\ = (\inst|jtag_uart|the_kernel_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(3) & 
-- ((\inst|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[18]~12\) # (GND))) # (!\inst|jtag_uart|the_kernel_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(3) & 
-- (!\inst|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[18]~12\))
-- \inst|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[19]~14\ = CARRY((\inst|jtag_uart|the_kernel_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(3)) # 
-- (!\inst|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[18]~12\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001111001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst|jtag_uart|the_kernel_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(3),
	datad => VCC,
	cin => \inst|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[18]~12\,
	combout => \inst|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[19]~13_combout\,
	cout => \inst|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[19]~14\);

-- Location: LCCOMB_X25_Y20_N16
\inst|nios2|Mn_rot_step2[18]~7\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|M_rot_rn\(2),
	datab => \inst|nios2|M_rot_step1\(18),
	datad => \inst|nios2|M_rot_step1\(14),
	combout => \inst|nios2|Mn_rot_step2[18]~7_combout\);

-- Location: LCCOMB_X25_Y20_N10
\inst|nios2|Mn_rot_step2[10]~20\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|M_rot_rn\(2),
	datab => \inst|nios2|M_rot_step1\(6),
	datad => \inst|nios2|M_rot_step1\(10),
	combout => \inst|nios2|Mn_rot_step2[10]~20_combout\);

-- Location: FF_X23_Y20_N9
\inst|nios2|M_rot_step1[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|M_rot_step1[21]~19_combout\,
	asdata => \inst|nios2|M_rot_step1[19]~4_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst|nios2|Add8~5_combout\,
	ena => \inst|nios2|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|M_rot_step1\(21));

-- Location: M9K_X15_Y8_N0
\inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_ocimem|kernel_nios2_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a8\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init2 => X"0028000A00028000A00028000A00028000A00028000A00028000A00028000A00028000A00028000A00028000A00028000A00028000A00028000A00028000A000",
	mem_init1 => X"28000A00028000A00028000A00028000A00028000A00028000A00028000A00028000A00028000A00028000A00028000A00028000A00028000A00028000A00028000A00028000A00028000A00028000A00028000A00028000A00028000A00028000A00028000A00028000A00028000A00028000A00028000A00028000A00028000A00028000A00028000A00028000A00028000A00028000A00028000A00028000A00028000A00028000A00028000A00028000A00028000A00028000A00028000A00028000A00028000A00028000A00028000A00028000A00028000A00028000A00028000A00028000A00028000A00028000A00028000A00028000A00028000A00",
	mem_init0 => X"028000A00028000A00028000A00028000A00028000A00028000A00028000A00028000A00028000A00028000A00028000A00028000A00028000A00028000A00028000A00028000A00028000A00028000A00028000A00028000A00028000A00028000A00028000A00028000A00028000A00028000A00028000A00028000A00028000A00028000A00028000A00028000A00028000A00028000A00028000A00028000A00028000A00028000A00028000A00028000A00028000A00028000A00028000A00028000A00028000A00028000A00028000A00028000A00028000A00028000A00028000A0003F000006418000E000000000001000400B0000000000006C0400",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "kernel_nios2_ociram_default_contents.mif",
	init_file_layout => "port_a",
	logical_ram_name => "kernel:inst|kernel_nios2:nios2|kernel_nios2_nios2_oci:the_kernel_nios2_nios2_oci|kernel_nios2_nios2_ocimem:the_kernel_nios2_nios2_ocimem|kernel_nios2_ociram_lpm_dram_bdp_component_module:kernel_nios2_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_i182:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_mask_width => 2,
	port_a_byte_size => 9,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 18,
	port_a_first_address => 0,
	port_a_first_bit_number => 8,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 8,
	port_b_data_in_clock => "clock0",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 18,
	port_b_first_address => 0,
	port_b_first_bit_number => 8,
	port_b_last_address => 255,
	port_b_logical_ram_depth => 256,
	port_b_logical_ram_width => 32,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	port_b_write_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_ocimem|comb~1_combout\,
	portare => VCC,
	portbwe => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_ocimem|MonWr~q\,
	portbre => VCC,
	clk0 => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	clk1 => GND,
	portadatain => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_ocimem|kernel_nios2_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a8_PORTADATAIN_bus\,
	portbdatain => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_ocimem|kernel_nios2_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a8_PORTBDATAIN_bus\,
	portaaddr => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_ocimem|kernel_nios2_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a8_PORTAADDR_bus\,
	portbaddr => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_ocimem|kernel_nios2_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a8_PORTBADDR_bus\,
	portabyteenamasks => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_ocimem|kernel_nios2_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a8_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_ocimem|kernel_nios2_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus\,
	portbdataout => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_ocimem|kernel_nios2_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a8_PORTBDATAOUT_bus\);

-- Location: FF_X23_Y20_N1
\inst|nios2|M_rot_step1[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|M_rot_step1[20]~11_combout\,
	asdata => \inst|nios2|M_rot_step1[18]~28_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst|nios2|Add8~5_combout\,
	ena => \inst|nios2|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|M_rot_step1\(20));

-- Location: LCCOMB_X25_Y6_N8
\inst|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[20]~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[20]~15_combout\ = (\inst|jtag_uart|the_kernel_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(4) & 
-- (!\inst|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[19]~14\ & VCC)) # (!\inst|jtag_uart|the_kernel_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(4) & 
-- (\inst|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[19]~14\ $ (GND)))
-- \inst|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[20]~16\ = CARRY((!\inst|jtag_uart|the_kernel_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(4) & 
-- !\inst|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[19]~14\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst|jtag_uart|the_kernel_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(4),
	datad => VCC,
	cin => \inst|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[19]~14\,
	combout => \inst|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[20]~15_combout\,
	cout => \inst|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[20]~16\);

-- Location: LCCOMB_X25_Y6_N10
\inst|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[21]~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[21]~17_combout\ = (\inst|jtag_uart|the_kernel_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(5) & 
-- ((\inst|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[20]~16\) # (GND))) # (!\inst|jtag_uart|the_kernel_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(5) & 
-- (!\inst|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[20]~16\))
-- \inst|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[21]~18\ = CARRY((\inst|jtag_uart|the_kernel_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(5)) # 
-- (!\inst|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[20]~16\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001111001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst|jtag_uart|the_kernel_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(5),
	datad => VCC,
	cin => \inst|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[20]~16\,
	combout => \inst|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[21]~17_combout\,
	cout => \inst|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[21]~18\);

-- Location: LCCOMB_X25_Y6_N12
\inst|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[22]~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[22]~19_combout\ = \inst|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[21]~18\ $ (!\inst|jtag_uart|the_kernel_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \inst|jtag_uart|the_kernel_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~q\,
	cin => \inst|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[21]~18\,
	combout => \inst|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[22]~19_combout\);

-- Location: LCCOMB_X24_Y20_N0
\inst|nios2|Mn_rot_step2[21]~11\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|M_rot_step1\(21),
	datab => \inst|nios2|M_rot_step1\(17),
	datad => \inst|nios2|M_rot_rn\(2),
	combout => \inst|nios2|Mn_rot_step2[21]~11_combout\);

-- Location: LCCOMB_X24_Y20_N24
\inst|nios2|Mn_rot_step2[13]~26\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|M_rot_rn\(2),
	datab => \inst|nios2|M_rot_step1\(9),
	datad => \inst|nios2|M_rot_step1\(13),
	combout => \inst|nios2|Mn_rot_step2[13]~26_combout\);

-- Location: LCCOMB_X24_Y20_N2
\inst|nios2|Mn_rot_step2[5]~10\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|M_rot_rn\(2),
	datab => \inst|nios2|M_rot_step1\(5),
	datad => \inst|nios2|M_rot_step1\(1),
	combout => \inst|nios2|Mn_rot_step2[5]~10_combout\);

-- Location: LCCOMB_X24_Y20_N26
\inst|nios2|Mn_rot_step2[29]~27\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|M_rot_step1\(29),
	datab => \inst|nios2|M_rot_step1\(25),
	datad => \inst|nios2|M_rot_rn\(2),
	combout => \inst|nios2|Mn_rot_step2[29]~27_combout\);

-- Location: M9K_X15_Y5_N0
\inst|jtag_uart|the_kernel_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	clk1_input_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "kernel:inst|kernel_jtag_uart:jtag_uart|kernel_jtag_uart_scfifo_r:the_kernel_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 6,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 36,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 63,
	port_a_logical_ram_depth => 64,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 6,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 36,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 63,
	port_b_logical_ram_depth => 64,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst|jtag_uart|wr_rfifo~combout\,
	portbre => VCC,
	clk0 => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	clk1 => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \inst|jtag_uart|wr_rfifo~combout\,
	ena1 => \inst|jtag_uart|fifo_rd~1_combout\,
	portadatain => \inst|jtag_uart|the_kernel_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0_PORTADATAIN_bus\,
	portaaddr => \inst|jtag_uart|the_kernel_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0_PORTAADDR_bus\,
	portbaddr => \inst|jtag_uart|the_kernel_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \inst|jtag_uart|the_kernel_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X23_Y9_N20
\inst|nios2_jtag_debug_module_translator|av_readdata_pre[0]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|nios2_jtag_debug_module_translator|av_readdata_pre[0]~1_combout\ = (\inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_avalon_reg|Equal0~3_combout\ & 
-- ((\inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_oci_debug|monitor_error~q\))) # (!\inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_avalon_reg|Equal0~3_combout\ & 
-- (\inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_avalon_reg|oci_reg_readdata~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_avalon_reg|oci_reg_readdata~1_combout\,
	datab => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_avalon_reg|Equal0~3_combout\,
	datad => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_oci_debug|monitor_error~q\,
	combout => \inst|nios2_jtag_debug_module_translator|av_readdata_pre[0]~1_combout\);

-- Location: LCCOMB_X26_Y6_N6
\inst|jtag_uart|the_kernel_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|jtag_uart|the_kernel_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~combout\ = (\inst|jtag_uart|the_kernel_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT\ & 
-- (\inst|jtag_uart|the_kernel_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(2) & ((VCC)))) # (!\inst|jtag_uart|the_kernel_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT\ 
-- & (\inst|jtag_uart|the_kernel_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(2) $ (((VCC) # (!\inst|jtag_uart|fifo_wr~q\)))))
-- \inst|jtag_uart|the_kernel_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~COUT\ = CARRY((!\inst|jtag_uart|the_kernel_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT\ & 
-- (\inst|jtag_uart|the_kernel_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(2) $ (!\inst|jtag_uart|fifo_wr~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|jtag_uart|the_kernel_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(2),
	datab => \inst|jtag_uart|fifo_wr~q\,
	datad => VCC,
	cin => \inst|jtag_uart|the_kernel_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT\,
	combout => \inst|jtag_uart|the_kernel_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~combout\,
	cout => \inst|jtag_uart|the_kernel_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~COUT\);

-- Location: FF_X12_Y7_N17
\inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_tck|ir_out[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	asdata => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_tck|the_altera_std_synchronizer1|dreg\(0),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_tck|ir_out\(0));

-- Location: FF_X14_Y7_N29
\inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_tck|ir_out[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	asdata => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_tck|the_altera_std_synchronizer|dreg\(0),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_tck|ir_out\(1));

-- Location: FF_X24_Y6_N25
\inst|jtag_uart|kernel_jtag_uart_alt_jtag_atlantic|tdo~reg0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst|jtag_uart|kernel_jtag_uart_alt_jtag_atlantic|tdo~reg0feeder_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|jtag_uart|kernel_jtag_uart_alt_jtag_atlantic|tdo~reg0_q\);

-- Location: FF_X28_Y15_N17
\inst|sdram|the_kernel_sdram_input_efifo_module|entry_1[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|width_adapter|out_data[28]~0_combout\,
	ena => \inst|sdram|the_kernel_sdram_input_efifo_module|entry_1[42]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sdram|the_kernel_sdram_input_efifo_module|entry_1\(27));

-- Location: FF_X29_Y15_N27
\inst|sdram|the_kernel_sdram_input_efifo_module|entry_0[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \inst|width_adapter|out_data[29]~1_combout\,
	sload => VCC,
	ena => \inst|sdram|the_kernel_sdram_input_efifo_module|entry_0[42]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sdram|the_kernel_sdram_input_efifo_module|entry_0\(28));

-- Location: FF_X30_Y15_N7
\inst|sdram|the_kernel_sdram_input_efifo_module|entry_0[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \inst|width_adapter|out_data[30]~4_combout\,
	sload => VCC,
	ena => \inst|sdram|the_kernel_sdram_input_efifo_module|entry_0[42]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sdram|the_kernel_sdram_input_efifo_module|entry_0\(29));

-- Location: FF_X30_Y15_N27
\inst|sdram|active_addr[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|sdram|the_kernel_sdram_input_efifo_module|rd_data[31]~7_combout\,
	ena => \inst|sdram|active_rnw~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sdram|active_addr\(13));

-- Location: FF_X29_Y15_N23
\inst|sdram|the_kernel_sdram_input_efifo_module|entry_0[32]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \inst|width_adapter|out_data[33]~5_combout\,
	sload => VCC,
	ena => \inst|sdram|the_kernel_sdram_input_efifo_module|entry_0[42]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sdram|the_kernel_sdram_input_efifo_module|entry_0\(32));

-- Location: FF_X29_Y14_N29
\inst|sdram|the_kernel_sdram_input_efifo_module|entry_1[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|width_adapter|out_data[32]~6_combout\,
	ena => \inst|sdram|the_kernel_sdram_input_efifo_module|entry_1[42]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sdram|the_kernel_sdram_input_efifo_module|entry_1\(31));

-- Location: FF_X29_Y14_N23
\inst|sdram|the_kernel_sdram_input_efifo_module|entry_0[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|sdram|the_kernel_sdram_input_efifo_module|entry_0[31]~feeder_combout\,
	ena => \inst|sdram|the_kernel_sdram_input_efifo_module|entry_0[42]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sdram|the_kernel_sdram_input_efifo_module|entry_0\(31));

-- Location: LCCOMB_X30_Y15_N26
\inst|sdram|the_kernel_sdram_input_efifo_module|rd_data[31]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sdram|the_kernel_sdram_input_efifo_module|rd_data[31]~7_combout\ = (\inst|sdram|the_kernel_sdram_input_efifo_module|rd_address~q\ & ((\inst|sdram|the_kernel_sdram_input_efifo_module|entry_1\(31)))) # 
-- (!\inst|sdram|the_kernel_sdram_input_efifo_module|rd_address~q\ & (\inst|sdram|the_kernel_sdram_input_efifo_module|entry_0\(31)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|sdram|the_kernel_sdram_input_efifo_module|rd_address~q\,
	datac => \inst|sdram|the_kernel_sdram_input_efifo_module|entry_0\(31),
	datad => \inst|sdram|the_kernel_sdram_input_efifo_module|entry_1\(31),
	combout => \inst|sdram|the_kernel_sdram_input_efifo_module|rd_data[31]~7_combout\);

-- Location: LCCOMB_X30_Y15_N30
\inst|sdram|pending~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sdram|pending~3_combout\ = (\inst|sdram|the_kernel_sdram_input_efifo_module|rd_data[31]~7_combout\ & (\inst|sdram|active_addr\(13) & (\inst|sdram|active_addr\(14) $ (!\inst|sdram|the_kernel_sdram_input_efifo_module|rd_data[32]~6_combout\)))) # 
-- (!\inst|sdram|the_kernel_sdram_input_efifo_module|rd_data[31]~7_combout\ & (!\inst|sdram|active_addr\(13) & (\inst|sdram|active_addr\(14) $ (!\inst|sdram|the_kernel_sdram_input_efifo_module|rd_data[32]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010000100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|sdram|the_kernel_sdram_input_efifo_module|rd_data[31]~7_combout\,
	datab => \inst|sdram|active_addr\(14),
	datac => \inst|sdram|active_addr\(13),
	datad => \inst|sdram|the_kernel_sdram_input_efifo_module|rd_data[32]~6_combout\,
	combout => \inst|sdram|pending~3_combout\);

-- Location: FF_X30_Y13_N19
\inst|sdram|the_kernel_sdram_input_efifo_module|entry_0[34]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|sdram|the_kernel_sdram_input_efifo_module|entry_0[34]~feeder_combout\,
	ena => \inst|sdram|the_kernel_sdram_input_efifo_module|entry_0[42]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sdram|the_kernel_sdram_input_efifo_module|entry_0\(34));

-- Location: FF_X30_Y13_N31
\inst|sdram|the_kernel_sdram_input_efifo_module|entry_0[33]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|sdram|the_kernel_sdram_input_efifo_module|entry_0[33]~feeder_combout\,
	ena => \inst|sdram|the_kernel_sdram_input_efifo_module|entry_0[42]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sdram|the_kernel_sdram_input_efifo_module|entry_0\(33));

-- Location: FF_X30_Y15_N23
\inst|sdram|the_kernel_sdram_input_efifo_module|entry_0[36]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|sdram|the_kernel_sdram_input_efifo_module|entry_0[36]~feeder_combout\,
	ena => \inst|sdram|the_kernel_sdram_input_efifo_module|entry_0[42]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sdram|the_kernel_sdram_input_efifo_module|entry_0\(36));

-- Location: FF_X32_Y15_N7
\inst|sdram|active_addr[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|sdram|the_kernel_sdram_input_efifo_module|rd_data[39]~15_combout\,
	ena => \inst|sdram|active_rnw~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sdram|active_addr\(21));

-- Location: FF_X32_Y15_N1
\inst|sdram|active_addr[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|sdram|the_kernel_sdram_input_efifo_module|rd_data[40]~14_combout\,
	ena => \inst|sdram|active_rnw~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sdram|active_addr\(22));

-- Location: FF_X30_Y13_N9
\inst|sdram|the_kernel_sdram_input_efifo_module|entry_1[40]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|width_adapter|out_data[41]~13_combout\,
	ena => \inst|sdram|the_kernel_sdram_input_efifo_module|entry_1[42]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sdram|the_kernel_sdram_input_efifo_module|entry_1\(40));

-- Location: FF_X30_Y13_N3
\inst|sdram|the_kernel_sdram_input_efifo_module|entry_0[40]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \inst|width_adapter|out_data[41]~13_combout\,
	sload => VCC,
	ena => \inst|sdram|the_kernel_sdram_input_efifo_module|entry_0[42]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sdram|the_kernel_sdram_input_efifo_module|entry_0\(40));

-- Location: LCCOMB_X32_Y15_N0
\inst|sdram|the_kernel_sdram_input_efifo_module|rd_data[40]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sdram|the_kernel_sdram_input_efifo_module|rd_data[40]~14_combout\ = (\inst|sdram|the_kernel_sdram_input_efifo_module|rd_address~q\ & ((\inst|sdram|the_kernel_sdram_input_efifo_module|entry_1\(40)))) # 
-- (!\inst|sdram|the_kernel_sdram_input_efifo_module|rd_address~q\ & (\inst|sdram|the_kernel_sdram_input_efifo_module|entry_0\(40)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|sdram|the_kernel_sdram_input_efifo_module|rd_address~q\,
	datab => \inst|sdram|the_kernel_sdram_input_efifo_module|entry_0\(40),
	datac => \inst|sdram|the_kernel_sdram_input_efifo_module|entry_1\(40),
	combout => \inst|sdram|the_kernel_sdram_input_efifo_module|rd_data[40]~14_combout\);

-- Location: FF_X26_Y15_N5
\inst|sdram|the_kernel_sdram_input_efifo_module|entry_1[39]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|width_adapter|out_data[40]~14_combout\,
	ena => \inst|sdram|the_kernel_sdram_input_efifo_module|entry_1[42]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sdram|the_kernel_sdram_input_efifo_module|entry_1\(39));

-- Location: FF_X29_Y15_N29
\inst|sdram|the_kernel_sdram_input_efifo_module|entry_0[39]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|sdram|the_kernel_sdram_input_efifo_module|entry_0[39]~feeder_combout\,
	ena => \inst|sdram|the_kernel_sdram_input_efifo_module|entry_0[42]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sdram|the_kernel_sdram_input_efifo_module|entry_0\(39));

-- Location: LCCOMB_X32_Y15_N6
\inst|sdram|the_kernel_sdram_input_efifo_module|rd_data[39]~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sdram|the_kernel_sdram_input_efifo_module|rd_data[39]~15_combout\ = (\inst|sdram|the_kernel_sdram_input_efifo_module|rd_address~q\ & ((\inst|sdram|the_kernel_sdram_input_efifo_module|entry_1\(39)))) # 
-- (!\inst|sdram|the_kernel_sdram_input_efifo_module|rd_address~q\ & (\inst|sdram|the_kernel_sdram_input_efifo_module|entry_0\(39)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|sdram|the_kernel_sdram_input_efifo_module|rd_address~q\,
	datac => \inst|sdram|the_kernel_sdram_input_efifo_module|entry_0\(39),
	datad => \inst|sdram|the_kernel_sdram_input_efifo_module|entry_1\(39),
	combout => \inst|sdram|the_kernel_sdram_input_efifo_module|rd_data[39]~15_combout\);

-- Location: LCCOMB_X32_Y15_N26
\inst|sdram|pending~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sdram|pending~8_combout\ = (\inst|sdram|active_addr\(21) & (\inst|sdram|the_kernel_sdram_input_efifo_module|rd_data[39]~15_combout\ & (\inst|sdram|active_addr\(22) $ (!\inst|sdram|the_kernel_sdram_input_efifo_module|rd_data[40]~14_combout\)))) # 
-- (!\inst|sdram|active_addr\(21) & (!\inst|sdram|the_kernel_sdram_input_efifo_module|rd_data[39]~15_combout\ & (\inst|sdram|active_addr\(22) $ (!\inst|sdram|the_kernel_sdram_input_efifo_module|rd_data[40]~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010000100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|sdram|active_addr\(21),
	datab => \inst|sdram|active_addr\(22),
	datac => \inst|sdram|the_kernel_sdram_input_efifo_module|rd_data[39]~15_combout\,
	datad => \inst|sdram|the_kernel_sdram_input_efifo_module|rd_data[40]~14_combout\,
	combout => \inst|sdram|pending~8_combout\);

-- Location: FF_X31_Y6_N5
\inst|sdram|i_cmd[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|sdram|Selector0~0_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sdram|i_cmd\(3));

-- Location: LCCOMB_X31_Y13_N6
\inst|sdram|Selector19~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sdram|Selector19~1_combout\ = (!\inst|sdram|m_state.000000100~q\ & (!\inst|sdram|m_state.010000000~q\ & (!\inst|sdram|m_state.001000000~q\ & \inst|sdram|m_state.000000001~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|sdram|m_state.000000100~q\,
	datab => \inst|sdram|m_state.010000000~q\,
	datac => \inst|sdram|m_state.001000000~q\,
	datad => \inst|sdram|m_state.000000001~q\,
	combout => \inst|sdram|Selector19~1_combout\);

-- Location: LCCOMB_X22_Y10_N30
\inst|addr_router_001|Equal1~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|addr_router_001|Equal1~3_combout\ = (!\inst|nios2|d_address_tag_field\(3) & !\inst|nios2|d_address_tag_field\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst|nios2|d_address_tag_field\(3),
	datad => \inst|nios2|d_address_tag_field\(2),
	combout => \inst|addr_router_001|Equal1~3_combout\);

-- Location: LCCOMB_X28_Y10_N12
\inst|pio_led|always0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|pio_led|always0~0_combout\ = (!\inst|nios2|d_address_offset_field\(1) & (!\inst|nios2|d_address_offset_field\(0) & (!\inst|pio_led_s1_translator|wait_latency_counter\(0) & !\inst|pio_led_s1_translator|wait_latency_counter\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|d_address_offset_field\(1),
	datab => \inst|nios2|d_address_offset_field\(0),
	datac => \inst|pio_led_s1_translator|wait_latency_counter\(0),
	datad => \inst|pio_led_s1_translator|wait_latency_counter\(1),
	combout => \inst|pio_led|always0~0_combout\);

-- Location: LCCOMB_X31_Y13_N22
\inst|sdram|Selector41~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sdram|Selector41~4_combout\ = (!\inst|sdram|m_state.000000001~q\ & \inst|sdram|init_done~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|sdram|m_state.000000001~q\,
	datad => \inst|sdram|init_done~q\,
	combout => \inst|sdram|Selector41~4_combout\);

-- Location: FF_X31_Y15_N11
\inst|sdram|active_addr[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|sdram|the_kernel_sdram_input_efifo_module|rd_data[26]~16_combout\,
	ena => \inst|sdram|active_rnw~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sdram|active_addr\(8));

-- Location: FF_X28_Y15_N3
\inst|sdram|the_kernel_sdram_input_efifo_module|entry_1[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|width_adapter|out_data[27]~15_combout\,
	ena => \inst|sdram|the_kernel_sdram_input_efifo_module|entry_1[42]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sdram|the_kernel_sdram_input_efifo_module|entry_1\(26));

-- Location: FF_X31_Y15_N31
\inst|sdram|active_addr[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|sdram|the_kernel_sdram_input_efifo_module|rd_data[24]~18_combout\,
	ena => \inst|sdram|active_rnw~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sdram|active_addr\(6));

-- Location: LCCOMB_X31_Y15_N8
\inst|sdram|Selector91~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sdram|Selector91~0_combout\ = (\inst|sdram|m_addr[3]~1_combout\ & (((!\inst|sdram|WideOr9~0_combout\)))) # (!\inst|sdram|m_addr[3]~1_combout\ & ((\inst|sdram|WideOr9~0_combout\ & ((!\inst|sdram|i_addr\(12)))) # (!\inst|sdram|WideOr9~0_combout\ & 
-- (\inst|sdram|active_addr\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|sdram|active_addr\(6),
	datab => \inst|sdram|m_addr[3]~1_combout\,
	datac => \inst|sdram|WideOr9~0_combout\,
	datad => \inst|sdram|i_addr\(12),
	combout => \inst|sdram|Selector91~0_combout\);

-- Location: FF_X30_Y13_N29
\inst|sdram|the_kernel_sdram_input_efifo_module|entry_1[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|width_adapter|out_data[24]~18_combout\,
	ena => \inst|sdram|the_kernel_sdram_input_efifo_module|entry_1[42]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sdram|the_kernel_sdram_input_efifo_module|entry_1\(23));

-- Location: FF_X31_Y15_N13
\inst|sdram|active_addr[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|sdram|the_kernel_sdram_input_efifo_module|rd_data[21]~21_combout\,
	ena => \inst|sdram|active_rnw~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sdram|active_addr\(3));

-- Location: FF_X30_Y15_N29
\inst|sdram|active_addr[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|sdram|the_kernel_sdram_input_efifo_module|rd_data[20]~22_combout\,
	ena => \inst|sdram|active_rnw~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sdram|active_addr\(2));

-- Location: FF_X30_Y12_N9
\inst|sdram|the_kernel_sdram_input_efifo_module|entry_1[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|width_adapter|out_data[21]~21_combout\,
	ena => \inst|sdram|the_kernel_sdram_input_efifo_module|entry_1[42]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sdram|the_kernel_sdram_input_efifo_module|entry_1\(20));

-- Location: FF_X29_Y14_N1
\inst|sdram|the_kernel_sdram_input_efifo_module|entry_1[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|sdram|the_kernel_sdram_input_efifo_module|entry_1[17]~feeder_combout\,
	ena => \inst|sdram|the_kernel_sdram_input_efifo_module|entry_1[42]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sdram|the_kernel_sdram_input_efifo_module|entry_1\(17));

-- Location: FF_X29_Y14_N31
\inst|sdram|the_kernel_sdram_input_efifo_module|entry_0[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|sdram|the_kernel_sdram_input_efifo_module|entry_0[16]~feeder_combout\,
	ena => \inst|sdram|the_kernel_sdram_input_efifo_module|entry_0[42]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sdram|the_kernel_sdram_input_efifo_module|entry_0\(16));

-- Location: LCCOMB_X17_Y19_N26
\inst|addr_router|Equal1~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|addr_router|Equal1~2_combout\ = (!\inst|nios2|ic_fill_tag\(4) & (!\inst|nios2|ic_fill_tag\(5) & (!\inst|nios2|ic_fill_tag\(3) & !\inst|nios2|ic_fill_tag\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|ic_fill_tag\(4),
	datab => \inst|nios2|ic_fill_tag\(5),
	datac => \inst|nios2|ic_fill_tag\(3),
	datad => \inst|nios2|ic_fill_tag\(6),
	combout => \inst|addr_router|Equal1~2_combout\);

-- Location: LCCOMB_X29_Y13_N8
\inst|cmd_xbar_mux_001|WideOr1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cmd_xbar_mux_001|WideOr1~combout\ = (\inst|cmd_xbar_demux|src1_valid~0_combout\ & ((\inst|cmd_xbar_mux_001|saved_grant\(0)) # ((\inst|cmd_xbar_mux_001|saved_grant\(1) & \inst|cmd_xbar_demux_001|src1_valid~1_combout\)))) # 
-- (!\inst|cmd_xbar_demux|src1_valid~0_combout\ & (\inst|cmd_xbar_mux_001|saved_grant\(1) & ((\inst|cmd_xbar_demux_001|src1_valid~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cmd_xbar_demux|src1_valid~0_combout\,
	datab => \inst|cmd_xbar_mux_001|saved_grant\(1),
	datac => \inst|cmd_xbar_mux_001|saved_grant\(0),
	datad => \inst|cmd_xbar_demux_001|src1_valid~1_combout\,
	combout => \inst|cmd_xbar_mux_001|WideOr1~combout\);

-- Location: FF_X26_Y15_N11
\inst|width_adapter|address_reg[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|cmd_xbar_mux_001|src_data\(49),
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|width_adapter|data_reg[9]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|width_adapter|address_reg\(13));

-- Location: FF_X26_Y15_N23
\inst|width_adapter|address_reg[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|cmd_xbar_mux_001|src_data\(50),
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|width_adapter|data_reg[9]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|width_adapter|address_reg\(14));

-- Location: LCCOMB_X26_Y15_N22
\inst|cmd_xbar_mux_001|src_data[50]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cmd_xbar_mux_001|src_data\(50) = (\inst|nios2|d_address_tag_field\(3) & ((\inst|cmd_xbar_mux_001|saved_grant\(1)) # ((\inst|cmd_xbar_mux_001|saved_grant\(0) & \inst|nios2|ic_fill_tag\(2))))) # (!\inst|nios2|d_address_tag_field\(3) & 
-- (((\inst|cmd_xbar_mux_001|saved_grant\(0) & \inst|nios2|ic_fill_tag\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|d_address_tag_field\(3),
	datab => \inst|cmd_xbar_mux_001|saved_grant\(1),
	datac => \inst|cmd_xbar_mux_001|saved_grant\(0),
	datad => \inst|nios2|ic_fill_tag\(2),
	combout => \inst|cmd_xbar_mux_001|src_data\(50));

-- Location: LCCOMB_X29_Y14_N28
\inst|width_adapter|out_data[32]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|width_adapter|out_data[32]~6_combout\ = (\inst|width_adapter|use_reg~q\ & (\inst|width_adapter|address_reg\(14))) # (!\inst|width_adapter|use_reg~q\ & ((\inst|cmd_xbar_mux_001|src_data\(50))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|width_adapter|address_reg\(14),
	datac => \inst|cmd_xbar_mux_001|src_data\(50),
	datad => \inst|width_adapter|use_reg~q\,
	combout => \inst|width_adapter|out_data[32]~6_combout\);

-- Location: FF_X30_Y12_N21
\inst|width_adapter|address_reg[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|cmd_xbar_mux_001|src_data\(59),
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|width_adapter|data_reg[9]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|width_adapter|address_reg\(23));

-- Location: LCCOMB_X30_Y12_N20
\inst|cmd_xbar_mux_001|src_data[59]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cmd_xbar_mux_001|src_data\(59) = (\inst|cmd_xbar_mux_001|saved_grant\(0) & ((\inst|nios2|ic_fill_tag\(11)) # ((\inst|cmd_xbar_mux_001|saved_grant\(1) & \inst|nios2|d_address_tag_field\(12))))) # (!\inst|cmd_xbar_mux_001|saved_grant\(0) & 
-- (((\inst|cmd_xbar_mux_001|saved_grant\(1) & \inst|nios2|d_address_tag_field\(12)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cmd_xbar_mux_001|saved_grant\(0),
	datab => \inst|nios2|ic_fill_tag\(11),
	datac => \inst|cmd_xbar_mux_001|saved_grant\(1),
	datad => \inst|nios2|d_address_tag_field\(12),
	combout => \inst|cmd_xbar_mux_001|src_data\(59));

-- Location: LCCOMB_X30_Y13_N8
\inst|width_adapter|out_data[41]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|width_adapter|out_data[41]~13_combout\ = (\inst|width_adapter|use_reg~q\ & (\inst|width_adapter|address_reg\(23))) # (!\inst|width_adapter|use_reg~q\ & ((\inst|cmd_xbar_mux_001|src_data\(59))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|width_adapter|use_reg~q\,
	datac => \inst|width_adapter|address_reg\(23),
	datad => \inst|cmd_xbar_mux_001|src_data\(59),
	combout => \inst|width_adapter|out_data[41]~13_combout\);

-- Location: FF_X26_Y15_N31
\inst|width_adapter|address_reg[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|cmd_xbar_mux_001|src_data\(58),
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|width_adapter|data_reg[9]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|width_adapter|address_reg\(22));

-- Location: LCCOMB_X26_Y15_N30
\inst|cmd_xbar_mux_001|src_data[58]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cmd_xbar_mux_001|src_data\(58) = (\inst|nios2|d_address_tag_field\(11) & ((\inst|cmd_xbar_mux_001|saved_grant\(1)) # ((\inst|cmd_xbar_mux_001|saved_grant\(0) & \inst|nios2|ic_fill_tag\(10))))) # (!\inst|nios2|d_address_tag_field\(11) & 
-- (((\inst|cmd_xbar_mux_001|saved_grant\(0) & \inst|nios2|ic_fill_tag\(10)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|d_address_tag_field\(11),
	datab => \inst|cmd_xbar_mux_001|saved_grant\(1),
	datac => \inst|cmd_xbar_mux_001|saved_grant\(0),
	datad => \inst|nios2|ic_fill_tag\(10),
	combout => \inst|cmd_xbar_mux_001|src_data\(58));

-- Location: LCCOMB_X26_Y15_N4
\inst|width_adapter|out_data[40]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|width_adapter|out_data[40]~14_combout\ = (\inst|width_adapter|use_reg~q\ & ((\inst|width_adapter|address_reg\(22)))) # (!\inst|width_adapter|use_reg~q\ & (\inst|cmd_xbar_mux_001|src_data\(58)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cmd_xbar_mux_001|src_data\(58),
	datab => \inst|width_adapter|use_reg~q\,
	datad => \inst|width_adapter|address_reg\(22),
	combout => \inst|width_adapter|out_data[40]~14_combout\);

-- Location: LCCOMB_X32_Y12_N6
\inst|sdram|Selector27~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sdram|Selector27~5_combout\ = (\inst|sdram|Selector31~0_combout\) # ((\inst|sdram|m_state.100000000~q\ & ((\inst|sdram|refresh_request~q\) # (\inst|sdram|the_kernel_sdram_input_efifo_module|Equal1~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|sdram|refresh_request~q\,
	datab => \inst|sdram|Selector31~0_combout\,
	datac => \inst|sdram|m_state.100000000~q\,
	datad => \inst|sdram|the_kernel_sdram_input_efifo_module|Equal1~0_combout\,
	combout => \inst|sdram|Selector27~5_combout\);

-- Location: LCCOMB_X31_Y13_N30
\inst|sdram|Selector24~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sdram|Selector24~0_combout\ = ((!\inst|sdram|the_kernel_sdram_input_efifo_module|entries\(0) & (!\inst|sdram|refresh_request~q\ & !\inst|sdram|the_kernel_sdram_input_efifo_module|entries\(1)))) # (!\inst|sdram|init_done~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|sdram|the_kernel_sdram_input_efifo_module|entries\(0),
	datab => \inst|sdram|refresh_request~q\,
	datac => \inst|sdram|the_kernel_sdram_input_efifo_module|entries\(1),
	datad => \inst|sdram|init_done~q\,
	combout => \inst|sdram|Selector24~0_combout\);

-- Location: LCCOMB_X31_Y6_N4
\inst|sdram|Selector0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sdram|Selector0~0_combout\ = (\inst|sdram|i_state.000~q\ & ((\inst|sdram|i_cmd\(3)) # (!\inst|sdram|i_state.101~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|sdram|i_state.000~q\,
	datac => \inst|sdram|i_cmd\(3),
	datad => \inst|sdram|i_state.101~q\,
	combout => \inst|sdram|Selector0~0_combout\);

-- Location: FF_X26_Y3_N27
\inst|sdram|refresh_counter[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|sdram|refresh_counter~4_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sdram|refresh_counter\(10));

-- Location: LCCOMB_X25_Y3_N30
\inst|sdram|Equal0~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sdram|Equal0~3_combout\ = (!\inst|sdram|refresh_counter\(1) & (!\inst|sdram|refresh_counter\(2) & !\inst|sdram|refresh_counter\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|sdram|refresh_counter\(1),
	datac => \inst|sdram|refresh_counter\(2),
	datad => \inst|sdram|refresh_counter\(0),
	combout => \inst|sdram|Equal0~3_combout\);

-- Location: LCCOMB_X32_Y12_N20
\inst|sdram|Selector26~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sdram|Selector26~1_combout\ = ((\inst|sdram|refresh_request~q\ & \inst|sdram|m_state.100000000~q\)) # (!\inst|sdram|WideOr8~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|sdram|refresh_request~q\,
	datac => \inst|sdram|m_state.100000000~q\,
	datad => \inst|sdram|WideOr8~0_combout\,
	combout => \inst|sdram|Selector26~1_combout\);

-- Location: LCCOMB_X31_Y13_N10
\inst|sdram|Selector36~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sdram|Selector36~0_combout\ = (!\inst|sdram|m_state.000000001~q\ & (\inst|sdram|init_done~q\ & ((\inst|sdram|m_next.010000000~q\) # (\inst|sdram|refresh_request~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|sdram|m_next.010000000~q\,
	datab => \inst|sdram|m_state.000000001~q\,
	datac => \inst|sdram|refresh_request~q\,
	datad => \inst|sdram|init_done~q\,
	combout => \inst|sdram|Selector36~0_combout\);

-- Location: FF_X13_Y12_N23
\inst|nios2|A_shift_rot_stall\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|A_shift_rot_stall_nxt~0_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|A_shift_rot_stall~q\);

-- Location: LCCOMB_X29_Y11_N8
\inst|sysid_control_slave_translator|uav_waitrequest~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sysid_control_slave_translator|uav_waitrequest~2_combout\ = (!\inst|sysid_control_slave_translator|wait_latency_counter\(1) & (\inst|sysid_control_slave_translator|av_waitrequest_generated~0_combout\ & 
-- (!\inst|sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & \inst|sysid_control_slave_translator|uav_waitrequest~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|sysid_control_slave_translator|wait_latency_counter\(1),
	datab => \inst|sysid_control_slave_translator|av_waitrequest_generated~0_combout\,
	datac => \inst|sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	datad => \inst|sysid_control_slave_translator|uav_waitrequest~1_combout\,
	combout => \inst|sysid_control_slave_translator|uav_waitrequest~2_combout\);

-- Location: LCCOMB_X29_Y10_N24
\inst|pio_led_s1_translator|av_waitrequest_generated~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|pio_led_s1_translator|av_waitrequest_generated~0_combout\ = ((\inst|pio_led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1)) # ((\inst|nios2|d_address_offset_field\(2)) # (!\inst|addr_router_001|Equal2~1_combout\))) # 
-- (!\inst|nios2|d_write~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|d_write~q\,
	datab => \inst|pio_led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	datac => \inst|nios2|d_address_offset_field\(2),
	datad => \inst|addr_router_001|Equal2~1_combout\,
	combout => \inst|pio_led_s1_translator|av_waitrequest_generated~0_combout\);

-- Location: LCCOMB_X29_Y10_N2
\inst|pio_led_s1_translator|av_waitrequest_generated~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|pio_led_s1_translator|av_waitrequest_generated~1_combout\ = \inst|pio_led_s1_translator|wait_latency_counter\(0) $ (((\inst|addr_router_001|Equal1~4_combout\ & (\inst|addr_router_001|Equal2~0_combout\ & 
-- !\inst|pio_led_s1_translator|av_waitrequest_generated~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101001101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|pio_led_s1_translator|wait_latency_counter\(0),
	datab => \inst|addr_router_001|Equal1~4_combout\,
	datac => \inst|addr_router_001|Equal2~0_combout\,
	datad => \inst|pio_led_s1_translator|av_waitrequest_generated~0_combout\,
	combout => \inst|pio_led_s1_translator|av_waitrequest_generated~1_combout\);

-- Location: FF_X29_Y10_N13
\inst|limiter_001|last_dest_id[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|addr_router_001|src_channel[4]~3_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|limiter_001|save_dest_id~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|limiter_001|last_dest_id\(1));

-- Location: FF_X29_Y10_N9
\inst|limiter_001|last_dest_id[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|addr_router_001|src_data[87]~0_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|limiter_001|save_dest_id~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|limiter_001|last_dest_id\(0));

-- Location: LCCOMB_X29_Y9_N6
\inst|cmd_xbar_demux_001|sink_ready~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cmd_xbar_demux_001|sink_ready~3_combout\ = (!\inst|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & (\inst|addr_router_001|Equal3~0_combout\ & (!\inst|nios2|d_address_offset_field\(1) & 
-- \inst|jtag_uart|av_waitrequest~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	datab => \inst|addr_router_001|Equal3~0_combout\,
	datac => \inst|nios2|d_address_offset_field\(1),
	datad => \inst|jtag_uart|av_waitrequest~q\,
	combout => \inst|cmd_xbar_demux_001|sink_ready~3_combout\);

-- Location: LCCOMB_X28_Y10_N6
\inst|cmd_xbar_demux_001|sink_ready~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cmd_xbar_demux_001|sink_ready~4_combout\ = (\inst|pio_led_s1_translator|av_waitrequest_generated~1_combout\ & (\inst|addr_router_001|Equal2~2_combout\ & (\inst|jtag_uart_avalon_jtag_slave_translator|waitrequest_reset_override~q\ & 
-- !\inst|pio_led_s1_translator|wait_latency_counter\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|pio_led_s1_translator|av_waitrequest_generated~1_combout\,
	datab => \inst|addr_router_001|Equal2~2_combout\,
	datac => \inst|jtag_uart_avalon_jtag_slave_translator|waitrequest_reset_override~q\,
	datad => \inst|pio_led_s1_translator|wait_latency_counter\(1),
	combout => \inst|cmd_xbar_demux_001|sink_ready~4_combout\);

-- Location: LCCOMB_X28_Y10_N8
\inst|cmd_xbar_demux_001|WideOr0~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cmd_xbar_demux_001|WideOr0~3_combout\ = (\inst|cmd_xbar_demux_001|sink_ready~3_combout\) # ((\inst|sysid_control_slave_translator|uav_waitrequest~2_combout\) # ((\inst|cmd_xbar_demux_001|sink_ready~4_combout\ & 
-- !\inst|pio_led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cmd_xbar_demux_001|sink_ready~4_combout\,
	datab => \inst|cmd_xbar_demux_001|sink_ready~3_combout\,
	datac => \inst|sysid_control_slave_translator|uav_waitrequest~2_combout\,
	datad => \inst|pio_led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	combout => \inst|cmd_xbar_demux_001|WideOr0~3_combout\);

-- Location: FF_X21_Y8_N9
\inst|nios2|A_st_bypass_delayed\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|A_st_bypass_delayed~0_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|nios2|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|A_st_bypass_delayed~q\);

-- Location: FF_X22_Y10_N27
\inst|nios2|A_dc_wb_tag[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|A_dc_wb_tag[15]~feeder_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|nios2|A_dc_xfer_rd_data_starting~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|A_dc_wb_tag\(15));

-- Location: FF_X22_Y10_N23
\inst|nios2|A_dc_wb_tag[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|A_dc_wb_tag[11]~feeder_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|nios2|A_dc_xfer_rd_data_starting~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|A_dc_wb_tag\(11));

-- Location: FF_X16_Y10_N29
\inst|nios2|A_dc_wb_tag[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \inst|nios2|A_dc_actual_tag\(3),
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \inst|nios2|A_dc_xfer_rd_data_starting~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|A_dc_wb_tag\(3));

-- Location: FF_X16_Y10_N7
\inst|nios2|A_dc_wb_tag[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|A_dc_wb_tag[2]~feeder_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|nios2|A_dc_xfer_rd_data_starting~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|A_dc_wb_tag\(2));

-- Location: FF_X18_Y10_N23
\inst|nios2|A_dc_wb_line[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|A_dc_wb_line[0]~feeder_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|nios2|A_dc_xfer_rd_data_starting~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|A_dc_wb_line\(0));

-- Location: LCCOMB_X24_Y9_N6
\inst|nios2|Add14~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|nios2|d_address_offset_field\(2),
	datac => \inst|nios2|d_address_offset_field\(1),
	datad => \inst|nios2|d_address_offset_field\(0),
	combout => \inst|nios2|Add14~0_combout\);

-- Location: LCCOMB_X17_Y9_N8
\inst|nios2|d_address_offset_field_nxt[1]~4\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|M_alu_result\(3),
	datab => \inst|nios2|A_dc_dcache_management_done_nxt~0_combout\,
	datac => \inst|nios2|A_mem_baddr\(3),
	datad => \inst|nios2|A_ctrl_ld_st_bypass~q\,
	combout => \inst|nios2|d_address_offset_field_nxt[1]~4_combout\);

-- Location: LCCOMB_X29_Y10_N4
\inst|pio_led_s1_translator|wait_latency_counter[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|pio_led_s1_translator|wait_latency_counter[0]~0_combout\ = (\inst|addr_router_001|Equal2~3_combout\ & (\inst|addr_router_001|Equal1~4_combout\ & (!\inst|nios2|d_address_offset_field\(2) & 
-- !\inst|pio_led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|addr_router_001|Equal2~3_combout\,
	datab => \inst|addr_router_001|Equal1~4_combout\,
	datac => \inst|nios2|d_address_offset_field\(2),
	datad => \inst|pio_led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	combout => \inst|pio_led_s1_translator|wait_latency_counter[0]~0_combout\);

-- Location: LCCOMB_X28_Y10_N20
\inst|pio_led_s1_translator|wait_latency_counter[0]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|pio_led_s1_translator|wait_latency_counter[0]~1_combout\ = (\inst|pio_led_s1_translator|av_begintransfer~0_combout\ & (\inst|jtag_uart_avalon_jtag_slave_translator|waitrequest_reset_override~q\ & ((\inst|limiter_001|last_channel\(4)) # 
-- (!\inst|limiter_001|suppress~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|pio_led_s1_translator|av_begintransfer~0_combout\,
	datab => \inst|limiter_001|last_channel\(4),
	datac => \inst|jtag_uart_avalon_jtag_slave_translator|waitrequest_reset_override~q\,
	datad => \inst|limiter_001|suppress~0_combout\,
	combout => \inst|pio_led_s1_translator|wait_latency_counter[0]~1_combout\);

-- Location: LCCOMB_X28_Y10_N22
\inst|pio_led_s1_translator|wait_latency_counter[0]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|pio_led_s1_translator|wait_latency_counter[0]~2_combout\ = (\inst|pio_led_s1_translator|wait_latency_counter[0]~0_combout\ & (\inst|pio_led_s1_translator|wait_latency_counter[0]~1_combout\ & ((\inst|pio_led_s1_translator|wait_latency_counter\(1)) # 
-- (!\inst|pio_led_s1_translator|av_waitrequest_generated~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|pio_led_s1_translator|wait_latency_counter[0]~0_combout\,
	datab => \inst|pio_led_s1_translator|wait_latency_counter[0]~1_combout\,
	datac => \inst|pio_led_s1_translator|av_waitrequest_generated~1_combout\,
	datad => \inst|pio_led_s1_translator|wait_latency_counter\(1),
	combout => \inst|pio_led_s1_translator|wait_latency_counter[0]~2_combout\);

-- Location: FF_X31_Y8_N11
\inst|sdram|m_data[10]~_Duplicate_1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|sdram|Selector105~1_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sdram|m_data[10]~_Duplicate_1_q\);

-- Location: FF_X31_Y8_N31
\inst|sdram|m_data[8]~_Duplicate_1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|sdram|Selector107~1_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sdram|m_data[8]~_Duplicate_1_q\);

-- Location: FF_X32_Y8_N17
\inst|sdram|m_data[6]~_Duplicate_1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|sdram|Selector109~1_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sdram|m_data[6]~_Duplicate_1_q\);

-- Location: FF_X30_Y8_N25
\inst|sdram|m_data[5]~_Duplicate_1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|sdram|Selector110~1_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sdram|m_data[5]~_Duplicate_1_q\);

-- Location: FF_X32_Y8_N11
\inst|sdram|m_data[4]~_Duplicate_1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|sdram|Selector111~1_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sdram|m_data[4]~_Duplicate_1_q\);

-- Location: FF_X32_Y8_N31
\inst|sdram|m_data[2]~_Duplicate_1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|sdram|Selector113~1_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sdram|m_data[2]~_Duplicate_1_q\);

-- Location: FF_X31_Y8_N27
\inst|sdram|m_data[0]~_Duplicate_1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|sdram|Selector115~1_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sdram|m_data[0]~_Duplicate_1_q\);

-- Location: FF_X29_Y13_N13
\inst|cmd_xbar_mux_001|arb|top_priority_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|cmd_xbar_mux_001|arb|top_priority_reg[0]~1_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|cmd_xbar_mux_001|arb|top_priority_reg[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cmd_xbar_mux_001|arb|top_priority_reg\(0));

-- Location: FF_X21_Y8_N7
\inst|nios2|A_ld_bypass_delayed\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|A_ld_bypass_delayed~0_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|nios2|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|A_ld_bypass_delayed~q\);

-- Location: LCCOMB_X21_Y8_N24
\inst|nios2|d_read_nxt~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001011110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|A_ld_bypass_delayed~q\,
	datab => \inst|nios2|A_ld_bypass_delayed_started~q\,
	datac => \inst|nios2|A_dc_want_fill~q\,
	datad => \inst|nios2|A_dc_fill_has_started~q\,
	combout => \inst|nios2|d_read_nxt~0_combout\);

-- Location: LCCOMB_X21_Y8_N20
\inst|nios2|d_read_nxt~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|A_dc_wb_active~q\,
	datab => \inst|nios2|d_read_nxt~0_combout\,
	datac => \inst|nios2|always132~0_combout\,
	datad => \inst|nios2|M_ctrl_ld_bypass~q\,
	combout => \inst|nios2|d_read_nxt~1_combout\);

-- Location: FF_X8_Y19_N7
\inst|sdram_s1_translator_avalon_universal_slave_0_agent|uncompressor|burst_uncompress_address_offset[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|sdram_s1_translator_avalon_universal_slave_0_agent|uncompressor|p1_burst_uncompress_address_offset\(1),
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|sdram_s1_translator_avalon_universal_slave_0_agent|comb~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sdram_s1_translator_avalon_universal_slave_0_agent|uncompressor|burst_uncompress_address_offset\(1));

-- Location: LCCOMB_X26_Y14_N20
\inst|rsp_xbar_mux_001|WideOr1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|rsp_xbar_mux_001|WideOr1~0_combout\ = (\inst|sysid_control_slave_translator|read_latency_shift_reg\(0)) # ((\inst|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg\(0)) # 
-- ((\inst|nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][84]~q\ & \inst|nios2_jtag_debug_module_translator|read_latency_shift_reg\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|sysid_control_slave_translator|read_latency_shift_reg\(0),
	datab => \inst|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg\(0),
	datac => \inst|nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][84]~q\,
	datad => \inst|nios2_jtag_debug_module_translator|read_latency_shift_reg\(0),
	combout => \inst|rsp_xbar_mux_001|WideOr1~0_combout\);

-- Location: FF_X29_Y12_N1
\inst|pio_led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][101]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|pio_led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][101]~1_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|pio_led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][101]~q\);

-- Location: LCCOMB_X29_Y12_N6
\inst|limiter_001|response_accepted~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|limiter_001|response_accepted~2_combout\ = (\inst|rsp_xbar_demux|src1_valid~combout\ & ((\inst|nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][101]~q\) # ((\inst|pio_led_s1_translator|read_latency_shift_reg\(0) & 
-- \inst|pio_led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][101]~q\)))) # (!\inst|rsp_xbar_demux|src1_valid~combout\ & (\inst|pio_led_s1_translator|read_latency_shift_reg\(0) & 
-- ((\inst|pio_led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][101]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|rsp_xbar_demux|src1_valid~combout\,
	datab => \inst|pio_led_s1_translator|read_latency_shift_reg\(0),
	datac => \inst|nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][101]~q\,
	datad => \inst|pio_led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][101]~q\,
	combout => \inst|limiter_001|response_accepted~2_combout\);

-- Location: LCCOMB_X29_Y16_N8
\inst|cmd_xbar_demux|WideOr0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cmd_xbar_demux|WideOr0~0_combout\ = (\inst|sdram_s1_translator_avalon_universal_slave_0_agent|cp_ready~0_combout\ & (\inst|cmd_xbar_mux_001|saved_grant\(0) & (\inst|width_adapter|count\(0) & !\inst|addr_router|Equal1~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|sdram_s1_translator_avalon_universal_slave_0_agent|cp_ready~0_combout\,
	datab => \inst|cmd_xbar_mux_001|saved_grant\(0),
	datac => \inst|width_adapter|count\(0),
	datad => \inst|addr_router|Equal1~4_combout\,
	combout => \inst|cmd_xbar_demux|WideOr0~0_combout\);

-- Location: FF_X12_Y15_N7
\inst|nios2|D_ic_fill_same_tag_line\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|F_ic_fill_same_tag_line~13_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|nios2|F_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|D_ic_fill_same_tag_line~q\);

-- Location: LCCOMB_X23_Y8_N2
\inst|cmd_xbar_mux_001|src_data[35]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cmd_xbar_mux_001|src_data\(35) = (\inst|cmd_xbar_mux_001|saved_grant\(0)) # ((\inst|cmd_xbar_mux_001|saved_grant\(1) & \inst|nios2|d_byteenable\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cmd_xbar_mux_001|saved_grant\(1),
	datac => \inst|nios2|d_byteenable\(3),
	datad => \inst|cmd_xbar_mux_001|saved_grant\(0),
	combout => \inst|cmd_xbar_mux_001|src_data\(35));

-- Location: LCCOMB_X32_Y12_N10
\inst|sdram|Selector34~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sdram|Selector34~1_combout\ = (\inst|sdram|refresh_request~q\ & (!\inst|sdram|WideOr9~0_combout\ & (\inst|sdram|the_kernel_sdram_input_efifo_module|Equal1~0_combout\ & \inst|sdram|pending~10_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|sdram|refresh_request~q\,
	datab => \inst|sdram|WideOr9~0_combout\,
	datac => \inst|sdram|the_kernel_sdram_input_efifo_module|Equal1~0_combout\,
	datad => \inst|sdram|pending~10_combout\,
	combout => \inst|sdram|Selector34~1_combout\);

-- Location: FF_X30_Y6_N27
\inst|sdram|i_next.101\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|sdram|Selector17~0_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sdram|i_next.101~q\);

-- Location: LCCOMB_X31_Y6_N6
\inst|sdram|Selector15~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sdram|Selector15~0_combout\ = (!\inst|sdram|i_state.010~q\ & !\inst|sdram|i_state.001~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst|sdram|i_state.010~q\,
	datad => \inst|sdram|i_state.001~q\,
	combout => \inst|sdram|Selector15~0_combout\);

-- Location: LCCOMB_X26_Y3_N26
\inst|sdram|refresh_counter~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sdram|refresh_counter~4_combout\ = (\inst|sdram|Equal0~4_combout\) # (!\inst|sdram|Add0~20_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|sdram|Equal0~4_combout\,
	datad => \inst|sdram|Add0~20_combout\,
	combout => \inst|sdram|refresh_counter~4_combout\);

-- Location: FF_X31_Y6_N25
\inst|sdram|i_next.010\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|sdram|Selector16~1_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sdram|i_next.010~q\);

-- Location: FF_X13_Y12_N21
\inst|nios2|A_shift_rot_cnt\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|A_shift_rot_cnt_nxt~0_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|A_shift_rot_cnt~q\);

-- Location: LCCOMB_X13_Y12_N22
\inst|nios2|A_shift_rot_stall_nxt~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|always132~0_combout\,
	datab => \inst|nios2|M_ctrl_shift_rot~q\,
	datac => \inst|nios2|A_shift_rot_stall~q\,
	datad => \inst|nios2|A_shift_rot_cnt~q\,
	combout => \inst|nios2|A_shift_rot_stall_nxt~0_combout\);

-- Location: FF_X17_Y8_N27
\inst|nios2|M_sel_data_master\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|M_sel_data_master~feeder_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|nios2|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|M_sel_data_master~q\);

-- Location: LCCOMB_X17_Y8_N20
\inst|nios2|M_dc_valid_st_cache_hit~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|M_sel_data_master~q\,
	datac => \inst|nios2|M_valid_from_E~q\,
	datad => \inst|nios2|M_ctrl_st_non_bypass~q\,
	combout => \inst|nios2|M_dc_valid_st_cache_hit~0_combout\);

-- Location: LCCOMB_X16_Y14_N14
\inst|nios2|Add17|auto_generated|_~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|E_ctrl_alu_subtract~q\,
	datad => \inst|nios2|E_src2\(10),
	combout => \inst|nios2|Add17|auto_generated|_~0_combout\);

-- Location: LCCOMB_X26_Y17_N16
\inst|nios2|Add17|auto_generated|_~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|E_ctrl_alu_subtract~q\,
	datad => \inst|nios2|E_src2\(9),
	combout => \inst|nios2|Add17|auto_generated|_~1_combout\);

-- Location: LCCOMB_X21_Y18_N12
\inst|nios2|Add17|auto_generated|_~5\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|nios2|E_src2\(5),
	datac => \inst|nios2|E_ctrl_alu_subtract~q\,
	combout => \inst|nios2|Add17|auto_generated|_~5_combout\);

-- Location: LCCOMB_X21_Y18_N6
\inst|nios2|Add17|auto_generated|_~7\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst|nios2|E_ctrl_alu_subtract~q\,
	datad => \inst|nios2|E_src2\(3),
	combout => \inst|nios2|Add17|auto_generated|_~7_combout\);

-- Location: LCCOMB_X21_Y18_N10
\inst|nios2|Add17|auto_generated|_~9\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|E_src2\(1),
	datac => \inst|nios2|E_ctrl_alu_subtract~q\,
	combout => \inst|nios2|Add17|auto_generated|_~9_combout\);

-- Location: LCCOMB_X16_Y14_N10
\inst|nios2|M_dc_potential_hazard_after_st_unfiltered~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|M_alu_result\(10),
	datab => \inst|nios2|M_ctrl_mem_nxt~0_combout\,
	datac => \inst|nios2|M_dc_valid_st_cache_hit~0_combout\,
	datad => \inst|nios2|Add17|auto_generated|result_int[11]~22_combout\,
	combout => \inst|nios2|M_dc_potential_hazard_after_st_unfiltered~0_combout\);

-- Location: LCCOMB_X18_Y10_N24
\inst|nios2|M_dc_potential_hazard_after_st_unfiltered~3\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000001001000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|M_alu_result\(7),
	datab => \inst|nios2|Add17|auto_generated|result_int[7]~14_combout\,
	datac => \inst|nios2|M_alu_result\(6),
	datad => \inst|nios2|Add17|auto_generated|result_int[8]~16_combout\,
	combout => \inst|nios2|M_dc_potential_hazard_after_st_unfiltered~3_combout\);

-- Location: LCCOMB_X16_Y10_N30
\inst|nios2|M_dc_hit~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010000100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|M_alu_result\(13),
	datab => \inst|nios2|M_alu_result\(14),
	datac => \inst|nios2|kernel_nios2_dc_tag|the_altsyncram|auto_generated|q_b\(2),
	datad => \inst|nios2|kernel_nios2_dc_tag|the_altsyncram|auto_generated|q_b\(3),
	combout => \inst|nios2|M_dc_hit~1_combout\);

-- Location: LCCOMB_X23_Y10_N6
\inst|nios2|M_dc_hit~5\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000001001000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|kernel_nios2_dc_tag|the_altsyncram|auto_generated|q_b\(8),
	datab => \inst|nios2|M_alu_result\(20),
	datac => \inst|nios2|kernel_nios2_dc_tag|the_altsyncram|auto_generated|q_b\(9),
	datad => \inst|nios2|M_alu_result\(19),
	combout => \inst|nios2|M_dc_hit~5_combout\);

-- Location: LCCOMB_X23_Y10_N0
\inst|nios2|M_dc_hit~6\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000000001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|kernel_nios2_dc_tag|the_altsyncram|auto_generated|q_b\(10),
	datab => \inst|nios2|M_alu_result\(21),
	datac => \inst|nios2|M_alu_result\(22),
	datad => \inst|nios2|kernel_nios2_dc_tag|the_altsyncram|auto_generated|q_b\(11),
	combout => \inst|nios2|M_dc_hit~6_combout\);

-- Location: LCCOMB_X23_Y10_N26
\inst|nios2|M_dc_hit~7\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010000100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|kernel_nios2_dc_tag|the_altsyncram|auto_generated|q_b\(13),
	datab => \inst|nios2|M_alu_result\(23),
	datac => \inst|nios2|M_alu_result\(24),
	datad => \inst|nios2|kernel_nios2_dc_tag|the_altsyncram|auto_generated|q_b\(12),
	combout => \inst|nios2|M_dc_hit~7_combout\);

-- Location: LCCOMB_X23_Y10_N20
\inst|nios2|M_dc_hit~8\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000001001000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|M_alu_result\(26),
	datab => \inst|nios2|kernel_nios2_dc_tag|the_altsyncram|auto_generated|q_b\(14),
	datac => \inst|nios2|M_alu_result\(25),
	datad => \inst|nios2|kernel_nios2_dc_tag|the_altsyncram|auto_generated|q_b\(15),
	combout => \inst|nios2|M_dc_hit~8_combout\);

-- Location: LCCOMB_X23_Y10_N14
\inst|nios2|M_dc_hit~9\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|M_dc_hit~5_combout\,
	datab => \inst|nios2|M_dc_hit~8_combout\,
	datac => \inst|nios2|M_dc_hit~7_combout\,
	datad => \inst|nios2|M_dc_hit~6_combout\,
	combout => \inst|nios2|M_dc_hit~9_combout\);

-- Location: LCCOMB_X19_Y8_N30
\inst|nios2|A_mem_stall_nxt~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|E_valid~0_combout\,
	datab => \inst|nios2|E_hbreak_req~combout\,
	datac => \inst|nios2|M_ctrl_ld_st_bypass_or_dcache_management~q\,
	datad => \inst|nios2|M_valid_from_E~q\,
	combout => \inst|nios2|A_mem_stall_nxt~1_combout\);

-- Location: LCCOMB_X19_Y8_N22
\inst|nios2|A_mem_stall_nxt~4\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101111101110111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|A_dc_fill_active~q\,
	datab => \inst|nios2|A_ld_bypass_done~combout\,
	datac => \inst|nios2|A_dc_rd_last_transfer_d1~q\,
	datad => \inst|nios2|A_dc_fill_need_extra_stall~q\,
	combout => \inst|nios2|A_mem_stall_nxt~4_combout\);

-- Location: FF_X19_Y8_N1
\inst|nios2|A_ctrl_st_bypass\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \inst|nios2|M_ctrl_st_bypass~q\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \inst|nios2|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|A_ctrl_st_bypass~q\);

-- Location: FF_X24_Y10_N17
\inst|nios2|A_st_bypass_transfer_done_d1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|A_st_bypass_transfer_done~combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|A_st_bypass_transfer_done_d1~q\);

-- Location: LCCOMB_X19_Y8_N0
\inst|nios2|A_mem_stall_nxt~5\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|A_st_bypass_transfer_done_d1~q\,
	datab => \inst|nios2|A_dc_valid_st_bypass_hit~q\,
	datac => \inst|nios2|A_ctrl_st_bypass~q\,
	datad => \inst|nios2|A_mem_stall~q\,
	combout => \inst|nios2|A_mem_stall_nxt~5_combout\);

-- Location: FF_X18_Y8_N13
\inst|nios2|A_dc_dcache_management_done\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|A_dc_dcache_management_done_nxt~combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|A_dc_dcache_management_done~q\);

-- Location: LCCOMB_X19_Y8_N2
\inst|nios2|A_mem_stall_nxt~6\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|A_dc_dcache_management_done~q\,
	datab => \inst|nios2|A_ld_bypass_done~combout\,
	datac => \inst|nios2|A_ctrl_ld_bypass~q\,
	datad => \inst|nios2|A_mem_stall_nxt~5_combout\,
	combout => \inst|nios2|A_mem_stall_nxt~6_combout\);

-- Location: FF_X18_Y8_N7
\inst|nios2|A_dc_valid_st_cache_hit\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|M_dc_valid_st_cache_hit~1_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|nios2|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|A_dc_valid_st_cache_hit~q\);

-- Location: FF_X19_Y8_N21
\inst|nios2|A_dc_potential_hazard_after_st\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|M_dc_potential_hazard_after_st_unfiltered~6_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|nios2|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|A_dc_potential_hazard_after_st~q\);

-- Location: LCCOMB_X19_Y8_N6
\inst|nios2|A_mem_stall_nxt~7\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|A_mem_stall_nxt~4_combout\,
	datab => \inst|nios2|A_dc_potential_hazard_after_st~q\,
	datac => \inst|nios2|A_dc_valid_st_cache_hit~q\,
	datad => \inst|nios2|A_mem_stall_nxt~6_combout\,
	combout => \inst|nios2|A_mem_stall_nxt~7_combout\);

-- Location: FF_X13_Y12_N7
\inst|nios2|A_mul_cnt[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|A_mul_cnt_nxt[1]~1_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|A_mul_cnt\(1));

-- Location: FF_X18_Y9_N15
\inst|nios2|A_dc_xfer_wr_active\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|A_dc_xfer_wr_active~feeder_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|A_dc_xfer_wr_active~q\);

-- Location: LCCOMB_X14_Y12_N30
\inst|nios2_jtag_debug_module_translator|wait_latency_counter[1]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|nios2_jtag_debug_module_translator|wait_latency_counter[1]~4_combout\ = (!\inst|nios2_jtag_debug_module_translator|wait_latency_counter\(1) & (\inst|nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent|m0_write~1_combout\ $ 
-- (\inst|nios2_jtag_debug_module_translator|wait_latency_counter\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000101000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_jtag_debug_module_translator|wait_latency_counter\(1),
	datab => \inst|nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent|m0_write~1_combout\,
	datad => \inst|nios2_jtag_debug_module_translator|wait_latency_counter\(0),
	combout => \inst|nios2_jtag_debug_module_translator|wait_latency_counter[1]~4_combout\);

-- Location: LCCOMB_X14_Y12_N28
\inst|cmd_xbar_mux|update_grant~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cmd_xbar_mux|update_grant~0_combout\ = (\inst|jtag_uart_avalon_jtag_slave_translator|waitrequest_reset_override~q\ & (!\inst|nios2_jtag_debug_module_translator|wait_latency_counter\(1) & ((\inst|cmd_xbar_mux|saved_grant\(1)) # 
-- (\inst|cmd_xbar_mux|saved_grant\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|jtag_uart_avalon_jtag_slave_translator|waitrequest_reset_override~q\,
	datab => \inst|cmd_xbar_mux|saved_grant\(1),
	datac => \inst|cmd_xbar_mux|saved_grant\(0),
	datad => \inst|nios2_jtag_debug_module_translator|wait_latency_counter\(1),
	combout => \inst|cmd_xbar_mux|update_grant~0_combout\);

-- Location: LCCOMB_X26_Y14_N6
\inst|nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0_combout\ = (\inst|nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & 
-- ((!\inst|nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0)) # (!\inst|nios2_jtag_debug_module_translator|read_latency_shift_reg\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_jtag_debug_module_translator|read_latency_shift_reg\(0),
	datab => \inst|nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	datad => \inst|nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0),
	combout => \inst|nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0_combout\);

-- Location: LCCOMB_X28_Y10_N2
\inst|sysid_control_slave_translator|wait_latency_counter[1]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sysid_control_slave_translator|wait_latency_counter[1]~2_combout\ = (\inst|jtag_uart_avalon_jtag_slave_translator|waitrequest_reset_override~q\ & (\inst|pio_led_s1_translator|av_begintransfer~0_combout\ & ((\inst|limiter_001|last_channel\(2)) # 
-- (!\inst|limiter_001|suppress~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|jtag_uart_avalon_jtag_slave_translator|waitrequest_reset_override~q\,
	datab => \inst|limiter_001|last_channel\(2),
	datac => \inst|pio_led_s1_translator|av_begintransfer~0_combout\,
	datad => \inst|limiter_001|suppress~0_combout\,
	combout => \inst|sysid_control_slave_translator|wait_latency_counter[1]~2_combout\);

-- Location: FF_X29_Y9_N29
\inst|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~4_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0));

-- Location: FF_X24_Y10_N13
\inst|nios2|A_dc_wr_data_cnt[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|A_dc_wr_data_cnt_nxt[2]~1_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|nios2|A_dc_wr_data_cnt[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|A_dc_wr_data_cnt\(2));

-- Location: LCCOMB_X21_Y16_N30
\inst|nios2|E_arith_src1[31]\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst|nios2|E_src1\(31),
	datad => \inst|nios2|E_ctrl_alu_signed_comparison~q\,
	combout => \inst|nios2|E_arith_src1\(31));

-- Location: LCCOMB_X24_Y17_N16
\inst|nios2|Add17|auto_generated|_~12\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst|nios2|E_ctrl_alu_subtract~q\,
	datad => \inst|nios2|E_src2\(30),
	combout => \inst|nios2|Add17|auto_generated|_~12_combout\);

-- Location: LCCOMB_X21_Y16_N24
\inst|nios2|Add17|auto_generated|_~13\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|nios2|E_ctrl_alu_subtract~q\,
	datad => \inst|nios2|E_src2\(29),
	combout => \inst|nios2|Add17|auto_generated|_~13_combout\);

-- Location: LCCOMB_X21_Y15_N4
\inst|nios2|Add17|auto_generated|_~14\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|nios2|E_ctrl_alu_subtract~q\,
	datad => \inst|nios2|E_src2\(28),
	combout => \inst|nios2|Add17|auto_generated|_~14_combout\);

-- Location: LCCOMB_X19_Y21_N24
\inst|nios2|Add17|auto_generated|_~16\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst|nios2|E_ctrl_alu_subtract~q\,
	datad => \inst|nios2|E_src2\(26),
	combout => \inst|nios2|Add17|auto_generated|_~16_combout\);

-- Location: LCCOMB_X17_Y13_N22
\inst|nios2|Add17|auto_generated|_~18\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|E_ctrl_alu_subtract~q\,
	datad => \inst|nios2|E_src2\(24),
	combout => \inst|nios2|Add17|auto_generated|_~18_combout\);

-- Location: LCCOMB_X19_Y21_N26
\inst|nios2|Add17|auto_generated|_~19\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst|nios2|E_ctrl_alu_subtract~q\,
	datad => \inst|nios2|E_src2\(23),
	combout => \inst|nios2|Add17|auto_generated|_~19_combout\);

-- Location: LCCOMB_X18_Y16_N14
\inst|nios2|Add17|auto_generated|_~20\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|E_ctrl_alu_subtract~q\,
	datad => \inst|nios2|E_src2\(22),
	combout => \inst|nios2|Add17|auto_generated|_~20_combout\);

-- Location: LCCOMB_X23_Y17_N26
\inst|nios2|Add17|auto_generated|_~22\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst|nios2|E_ctrl_alu_subtract~q\,
	datad => \inst|nios2|E_src2\(20),
	combout => \inst|nios2|Add17|auto_generated|_~22_combout\);

-- Location: LCCOMB_X23_Y17_N14
\inst|nios2|Add17|auto_generated|_~23\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst|nios2|E_ctrl_alu_subtract~q\,
	datad => \inst|nios2|E_src2\(19),
	combout => \inst|nios2|Add17|auto_generated|_~23_combout\);

-- Location: LCCOMB_X18_Y17_N16
\inst|nios2|Add17|auto_generated|_~25\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst|nios2|E_ctrl_alu_subtract~q\,
	datad => \inst|nios2|E_src2\(17),
	combout => \inst|nios2|Add17|auto_generated|_~25_combout\);

-- Location: LCCOMB_X26_Y17_N26
\inst|nios2|Add17|auto_generated|_~27\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst|nios2|E_src2\(15),
	datad => \inst|nios2|E_ctrl_alu_subtract~q\,
	combout => \inst|nios2|Add17|auto_generated|_~27_combout\);

-- Location: LCCOMB_X19_Y19_N18
\inst|nios2|Add17|auto_generated|_~28\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|nios2|E_src2\(14),
	datac => \inst|nios2|E_ctrl_alu_subtract~q\,
	combout => \inst|nios2|Add17|auto_generated|_~28_combout\);

-- Location: LCCOMB_X21_Y8_N8
\inst|nios2|A_st_bypass_delayed~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|M_valid_from_E~q\,
	datac => \inst|nios2|M_ctrl_st_bypass~q\,
	datad => \inst|nios2|A_dc_wb_active~q\,
	combout => \inst|nios2|A_st_bypass_delayed~0_combout\);

-- Location: FF_X18_Y8_N1
\inst|nios2|A_dc_dirty\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|M_dc_dirty~combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|nios2|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|A_dc_dirty~q\);

-- Location: FF_X18_Y8_N27
\inst|nios2|A_dc_hit\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|M_dc_hit~10_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|nios2|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|A_dc_hit~q\);

-- Location: FF_X23_Y10_N17
\inst|nios2|A_dc_actual_tag[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|A_dc_actual_tag[15]~feeder_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|nios2|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|A_dc_actual_tag\(15));

-- Location: FF_X23_Y10_N25
\inst|nios2|A_dc_actual_tag[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|A_dc_actual_tag[11]~feeder_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|nios2|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|A_dc_actual_tag\(11));

-- Location: LCCOMB_X23_Y17_N6
\inst|nios2|E_logic_result[18]~8\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100010101001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|E_logic_op\(1),
	datab => \inst|nios2|E_src2\(18),
	datac => \inst|nios2|E_src1\(18),
	datad => \inst|nios2|E_logic_op\(0),
	combout => \inst|nios2|E_logic_result[18]~8_combout\);

-- Location: LCCOMB_X22_Y17_N10
\inst|nios2|E_alu_result[18]~9\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|E_logic_result[18]~8_combout\,
	datab => \inst|nios2|E_ctrl_logic~q\,
	datac => \inst|nios2|E_ctrl_retaddr~q\,
	datad => \inst|nios2|E_extra_pc\(16),
	combout => \inst|nios2|E_alu_result[18]~9_combout\);

-- Location: LCCOMB_X19_Y19_N26
\inst|nios2|E_logic_result[15]~11\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110110010001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|E_src2\(15),
	datab => \inst|nios2|E_logic_op\(1),
	datac => \inst|nios2|E_logic_op\(0),
	datad => \inst|nios2|E_src1\(15),
	combout => \inst|nios2|E_logic_result[15]~11_combout\);

-- Location: FF_X16_Y10_N9
\inst|nios2|A_dc_actual_tag[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|A_dc_actual_tag[3]~feeder_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|nios2|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|A_dc_actual_tag\(3));

-- Location: FF_X16_Y10_N3
\inst|nios2|A_dc_actual_tag[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \inst|nios2|kernel_nios2_dc_tag|the_altsyncram|auto_generated|q_b\(2),
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \inst|nios2|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|A_dc_actual_tag\(2));

-- Location: LCCOMB_X14_Y16_N12
\inst|nios2|E_logic_result[11]~15\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111100010100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|E_src2\(11),
	datab => \inst|nios2|E_logic_op\(0),
	datac => \inst|nios2|E_logic_op\(1),
	datad => \inst|nios2|E_src1\(11),
	combout => \inst|nios2|E_logic_result[11]~15_combout\);

-- Location: FF_X31_Y6_N3
\inst|sdram|i_next.111\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|sdram|Selector18~1_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sdram|i_next.111~q\);

-- Location: LCCOMB_X26_Y16_N26
\inst|nios2|ic_fill_req_accepted\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst|nios2|i_read~q\,
	datad => \inst|limiter|cmd_sink_ready~0_combout\,
	combout => \inst|nios2|ic_fill_req_accepted~combout\);

-- Location: FF_X16_Y6_N31
\inst|jtag_uart|kernel_jtag_uart_alt_jtag_atlantic|td_shift[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst|jtag_uart|kernel_jtag_uart_alt_jtag_atlantic|td_shift~10_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	ena => \inst|jtag_uart|kernel_jtag_uart_alt_jtag_atlantic|td_shift[0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|jtag_uart|kernel_jtag_uart_alt_jtag_atlantic|td_shift\(2));

-- Location: FF_X13_Y6_N23
\inst|jtag_uart|kernel_jtag_uart_alt_jtag_atlantic|count[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst|jtag_uart|kernel_jtag_uart_alt_jtag_atlantic|count~4_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	ena => \inst|jtag_uart|kernel_jtag_uart_alt_jtag_atlantic|td_shift[0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|jtag_uart|kernel_jtag_uart_alt_jtag_atlantic|count\(0));

-- Location: FF_X25_Y8_N17
\inst|sdram|the_kernel_sdram_input_efifo_module|entry_0[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|width_adapter|out_data[15]~24_combout\,
	ena => \inst|sdram|the_kernel_sdram_input_efifo_module|entry_0[42]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sdram|the_kernel_sdram_input_efifo_module|entry_0\(15));

-- Location: FF_X22_Y8_N17
\inst|sdram|the_kernel_sdram_input_efifo_module|entry_0[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|width_adapter|out_data[14]~25_combout\,
	ena => \inst|sdram|the_kernel_sdram_input_efifo_module|entry_0[42]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sdram|the_kernel_sdram_input_efifo_module|entry_0\(14));

-- Location: FF_X22_Y8_N19
\inst|sdram|the_kernel_sdram_input_efifo_module|entry_0[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|width_adapter|out_data[13]~26_combout\,
	ena => \inst|sdram|the_kernel_sdram_input_efifo_module|entry_0[42]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sdram|the_kernel_sdram_input_efifo_module|entry_0\(13));

-- Location: FF_X29_Y8_N3
\inst|sdram|the_kernel_sdram_input_efifo_module|entry_1[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|sdram|the_kernel_sdram_input_efifo_module|entry_1[12]~feeder_combout\,
	ena => \inst|sdram|the_kernel_sdram_input_efifo_module|entry_1[42]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sdram|the_kernel_sdram_input_efifo_module|entry_1\(12));

-- Location: FF_X30_Y8_N3
\inst|sdram|active_data[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|sdram|the_kernel_sdram_input_efifo_module|rd_data[11]~31_combout\,
	ena => \inst|sdram|active_rnw~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sdram|active_data\(11));

-- Location: FF_X31_Y8_N3
\inst|sdram|active_data[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|sdram|the_kernel_sdram_input_efifo_module|rd_data[9]~33_combout\,
	ena => \inst|sdram|active_rnw~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sdram|active_data\(9));

-- Location: FF_X30_Y10_N13
\inst|sdram|the_kernel_sdram_input_efifo_module|entry_1[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|sdram|the_kernel_sdram_input_efifo_module|entry_1[7]~feeder_combout\,
	ena => \inst|sdram|the_kernel_sdram_input_efifo_module|entry_1[42]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sdram|the_kernel_sdram_input_efifo_module|entry_1\(7));

-- Location: FF_X22_Y8_N29
\inst|sdram|the_kernel_sdram_input_efifo_module|entry_0[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|width_adapter|out_data[7]~32_combout\,
	ena => \inst|sdram|the_kernel_sdram_input_efifo_module|entry_0[42]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sdram|the_kernel_sdram_input_efifo_module|entry_0\(7));

-- Location: LCCOMB_X30_Y10_N6
\inst|sdram|the_kernel_sdram_input_efifo_module|rd_data[7]~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sdram|the_kernel_sdram_input_efifo_module|rd_data[7]~35_combout\ = (\inst|sdram|the_kernel_sdram_input_efifo_module|rd_address~q\ & (\inst|sdram|the_kernel_sdram_input_efifo_module|entry_1\(7))) # 
-- (!\inst|sdram|the_kernel_sdram_input_efifo_module|rd_address~q\ & ((\inst|sdram|the_kernel_sdram_input_efifo_module|entry_0\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|sdram|the_kernel_sdram_input_efifo_module|entry_1\(7),
	datab => \inst|sdram|the_kernel_sdram_input_efifo_module|entry_0\(7),
	datad => \inst|sdram|the_kernel_sdram_input_efifo_module|rd_address~q\,
	combout => \inst|sdram|the_kernel_sdram_input_efifo_module|rd_data[7]~35_combout\);

-- Location: FF_X30_Y10_N7
\inst|sdram|active_data[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|sdram|the_kernel_sdram_input_efifo_module|rd_data[7]~35_combout\,
	ena => \inst|sdram|active_rnw~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sdram|active_data\(7));

-- Location: FF_X32_Y8_N29
\inst|sdram|active_data[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|sdram|the_kernel_sdram_input_efifo_module|rd_data[6]~36_combout\,
	ena => \inst|sdram|active_rnw~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sdram|active_data\(6));

-- Location: LCCOMB_X32_Y8_N6
\inst|sdram|Selector109~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sdram|Selector109~0_combout\ = (\inst|sdram|m_state.000000010~q\ & (((\inst|sdram|active_data\(6))))) # (!\inst|sdram|m_state.000000010~q\ & ((\inst|sdram|m_state.000010000~q\ & ((\inst|sdram|active_data\(6)))) # (!\inst|sdram|m_state.000010000~q\ & 
-- (\inst|sdram|m_data[6]~_Duplicate_1_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|sdram|m_state.000000010~q\,
	datab => \inst|sdram|m_data[6]~_Duplicate_1_q\,
	datac => \inst|sdram|m_state.000010000~q\,
	datad => \inst|sdram|active_data\(6),
	combout => \inst|sdram|Selector109~0_combout\);

-- Location: FF_X29_Y8_N9
\inst|sdram|the_kernel_sdram_input_efifo_module|entry_1[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \inst|width_adapter|out_data[5]~34_combout\,
	sload => VCC,
	ena => \inst|sdram|the_kernel_sdram_input_efifo_module|entry_1[42]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sdram|the_kernel_sdram_input_efifo_module|entry_1\(5));

-- Location: FF_X30_Y8_N13
\inst|sdram|active_data[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|sdram|the_kernel_sdram_input_efifo_module|rd_data[5]~37_combout\,
	ena => \inst|sdram|active_rnw~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sdram|active_data\(5));

-- Location: LCCOMB_X30_Y8_N22
\inst|sdram|Selector110~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sdram|Selector110~0_combout\ = (\inst|sdram|m_state.000000010~q\ & (((\inst|sdram|active_data\(5))))) # (!\inst|sdram|m_state.000000010~q\ & ((\inst|sdram|m_state.000010000~q\ & ((\inst|sdram|active_data\(5)))) # (!\inst|sdram|m_state.000010000~q\ & 
-- (\inst|sdram|m_data[5]~_Duplicate_1_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|sdram|m_state.000000010~q\,
	datab => \inst|sdram|m_data[5]~_Duplicate_1_q\,
	datac => \inst|sdram|m_state.000010000~q\,
	datad => \inst|sdram|active_data\(5),
	combout => \inst|sdram|Selector110~0_combout\);

-- Location: FF_X28_Y8_N15
\inst|sdram|the_kernel_sdram_input_efifo_module|entry_1[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|sdram|the_kernel_sdram_input_efifo_module|entry_1[4]~feeder_combout\,
	ena => \inst|sdram|the_kernel_sdram_input_efifo_module|entry_1[42]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sdram|the_kernel_sdram_input_efifo_module|entry_1\(4));

-- Location: FF_X32_Y8_N9
\inst|sdram|active_data[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|sdram|the_kernel_sdram_input_efifo_module|rd_data[4]~38_combout\,
	ena => \inst|sdram|active_rnw~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sdram|active_data\(4));

-- Location: LCCOMB_X32_Y8_N26
\inst|sdram|Selector111~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sdram|Selector111~0_combout\ = (\inst|sdram|m_state.000000010~q\ & (((\inst|sdram|active_data\(4))))) # (!\inst|sdram|m_state.000000010~q\ & ((\inst|sdram|m_state.000010000~q\ & ((\inst|sdram|active_data\(4)))) # (!\inst|sdram|m_state.000010000~q\ & 
-- (\inst|sdram|m_data[4]~_Duplicate_1_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|sdram|m_state.000000010~q\,
	datab => \inst|sdram|m_data[4]~_Duplicate_1_q\,
	datac => \inst|sdram|m_state.000010000~q\,
	datad => \inst|sdram|active_data\(4),
	combout => \inst|sdram|Selector111~0_combout\);

-- Location: FF_X23_Y8_N31
\inst|sdram|the_kernel_sdram_input_efifo_module|entry_0[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|width_adapter|out_data[3]~36_combout\,
	ena => \inst|sdram|the_kernel_sdram_input_efifo_module|entry_0[42]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sdram|the_kernel_sdram_input_efifo_module|entry_0\(3));

-- Location: FF_X25_Y8_N23
\inst|sdram|the_kernel_sdram_input_efifo_module|entry_0[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|width_adapter|out_data[1]~38_combout\,
	ena => \inst|sdram|the_kernel_sdram_input_efifo_module|entry_0[42]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sdram|the_kernel_sdram_input_efifo_module|entry_0\(1));

-- Location: LCCOMB_X21_Y8_N6
\inst|nios2|A_ld_bypass_delayed~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|M_valid_from_E~q\,
	datab => \inst|nios2|M_ctrl_ld_bypass~q\,
	datad => \inst|nios2|A_dc_wb_active~q\,
	combout => \inst|nios2|A_ld_bypass_delayed~0_combout\);

-- Location: LCCOMB_X21_Y8_N28
\inst|nios2|A_ld_bypass_delayed_started~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|A_ld_bypass_delayed~q\,
	datac => \inst|nios2|A_ld_bypass_delayed_started~q\,
	datad => \inst|nios2|A_dc_wb_active~q\,
	combout => \inst|nios2|A_ld_bypass_delayed_started~0_combout\);

-- Location: FF_X25_Y9_N13
\inst|nios2|A_dc_rd_addr_cnt[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|A_dc_rd_addr_cnt_nxt[2]~1_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|nios2|A_dc_rd_addr_cnt[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|A_dc_rd_addr_cnt\(2));

-- Location: FF_X9_Y19_N27
\inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][82]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~6_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|always1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][82]~q\);

-- Location: LCCOMB_X8_Y19_N20
\inst|sdram_s1_translator_avalon_universal_slave_0_agent|uncompressor|comb~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sdram_s1_translator_avalon_universal_slave_0_agent|uncompressor|comb~0_combout\ = (\inst|sdram_s1_translator_avalon_universal_slave_0_agent|comb~0_combout\ & ((\inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][19]~q\))) # 
-- (!\inst|sdram_s1_translator_avalon_universal_slave_0_agent|comb~0_combout\ & (\inst|sdram_s1_translator_avalon_universal_slave_0_agent|uncompressor|burst_uncompress_address_offset\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|sdram_s1_translator_avalon_universal_slave_0_agent|uncompressor|burst_uncompress_address_offset\(1),
	datac => \inst|sdram_s1_translator_avalon_universal_slave_0_agent|comb~0_combout\,
	datad => \inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][19]~q\,
	combout => \inst|sdram_s1_translator_avalon_universal_slave_0_agent|uncompressor|comb~0_combout\);

-- Location: FF_X9_Y19_N3
\inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][57]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~10_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|always0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][57]~q\);

-- Location: FF_X8_Y19_N23
\inst|sdram_s1_translator_avalon_universal_slave_0_agent|uncompressor|burst_uncompress_address_offset[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|sdram_s1_translator_avalon_universal_slave_0_agent|uncompressor|p1_burst_uncompress_address_offset\(0),
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|sdram_s1_translator_avalon_universal_slave_0_agent|comb~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sdram_s1_translator_avalon_universal_slave_0_agent|uncompressor|burst_uncompress_address_offset\(0));

-- Location: LCCOMB_X8_Y19_N12
\inst|sdram_s1_translator_avalon_universal_slave_0_agent|uncompressor|comb~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sdram_s1_translator_avalon_universal_slave_0_agent|uncompressor|comb~1_combout\ = (\inst|sdram_s1_translator_avalon_universal_slave_0_agent|uncompressor|burst_uncompress_address_offset\(0) & (((!\inst|sdram|za_valid~q\ & 
-- !\inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][82]~q\)) # (!\inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0),
	datab => \inst|sdram|za_valid~q\,
	datac => \inst|sdram_s1_translator_avalon_universal_slave_0_agent|uncompressor|burst_uncompress_address_offset\(0),
	datad => \inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][82]~q\,
	combout => \inst|sdram_s1_translator_avalon_universal_slave_0_agent|uncompressor|comb~1_combout\);

-- Location: LCCOMB_X8_Y19_N6
\inst|sdram_s1_translator_avalon_universal_slave_0_agent|uncompressor|p1_burst_uncompress_address_offset[1]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sdram_s1_translator_avalon_universal_slave_0_agent|uncompressor|p1_burst_uncompress_address_offset\(1) = (\inst|sdram_s1_translator_avalon_universal_slave_0_agent|uncompressor|Add2~2_combout\ & 
-- \inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][54]~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|sdram_s1_translator_avalon_universal_slave_0_agent|uncompressor|Add2~2_combout\,
	datad => \inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][54]~q\,
	combout => \inst|sdram_s1_translator_avalon_universal_slave_0_agent|uncompressor|p1_burst_uncompress_address_offset\(1));

-- Location: FF_X29_Y12_N13
\inst|pio_led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][101]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|pio_led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|pio_led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][101]~q\);

-- Location: LCCOMB_X29_Y12_N12
\inst|pio_led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|pio_led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout\ = (\inst|pio_led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][101]~q\) # (!\inst|pio_led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst|pio_led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][101]~q\,
	datad => \inst|pio_led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	combout => \inst|pio_led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout\);

-- Location: LCCOMB_X29_Y12_N0
\inst|pio_led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][101]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|pio_led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][101]~1_combout\ = (\inst|pio_led_s1_translator|read_latency_shift_reg\(0) & (\inst|pio_led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout\)) # 
-- (!\inst|pio_led_s1_translator|read_latency_shift_reg\(0) & ((\inst|pio_led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0) & ((\inst|pio_led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][101]~q\))) # 
-- (!\inst|pio_led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0) & (\inst|pio_led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|pio_led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout\,
	datab => \inst|pio_led_s1_translator|read_latency_shift_reg\(0),
	datac => \inst|pio_led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][101]~q\,
	datad => \inst|pio_led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0),
	combout => \inst|pio_led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][101]~1_combout\);

-- Location: FF_X11_Y15_N23
\inst|nios2|ic_fill_initial_offset[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \inst|nios2|D_pc\(2),
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \inst|nios2|D_ic_fill_starting~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|ic_fill_initial_offset\(2));

-- Location: LCCOMB_X11_Y15_N8
\inst|nios2|ic_fill_active_nxt~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111110110111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|ic_fill_initial_offset\(2),
	datab => \inst|nios2|ic_fill_dp_offset_nxt[1]~0_combout\,
	datac => \inst|nios2|ic_fill_initial_offset\(1),
	datad => \inst|nios2|ic_fill_dp_offset_nxt[2]~2_combout\,
	combout => \inst|nios2|ic_fill_active_nxt~2_combout\);

-- Location: LCCOMB_X16_Y19_N20
\inst|nios2|F_ic_hit~3\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000000001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|kernel_nios2_ic_tag|the_altsyncram|auto_generated|q_b\(14),
	datab => \inst|nios2|F_pc\(16),
	datac => \inst|nios2|F_pc\(17),
	datad => \inst|nios2|kernel_nios2_ic_tag|the_altsyncram|auto_generated|q_b\(15),
	combout => \inst|nios2|F_ic_hit~3_combout\);

-- Location: LCCOMB_X14_Y17_N18
\inst|nios2|F_ic_hit~5\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000001001000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|F_pc\(18),
	datab => \inst|nios2|kernel_nios2_ic_tag|the_altsyncram|auto_generated|q_b\(17),
	datac => \inst|nios2|F_pc\(19),
	datad => \inst|nios2|kernel_nios2_ic_tag|the_altsyncram|auto_generated|q_b\(16),
	combout => \inst|nios2|F_ic_hit~5_combout\);

-- Location: LCCOMB_X13_Y19_N26
\inst|nios2|F_ic_hit~6\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000001001000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|F_pc\(20),
	datab => \inst|nios2|F_pc\(21),
	datac => \inst|nios2|kernel_nios2_ic_tag|the_altsyncram|auto_generated|q_b\(19),
	datad => \inst|nios2|kernel_nios2_ic_tag|the_altsyncram|auto_generated|q_b\(18),
	combout => \inst|nios2|F_ic_hit~6_combout\);

-- Location: LCCOMB_X14_Y21_N12
\inst|nios2|F_ic_valid~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|F_pc\(0),
	datab => \inst|nios2|kernel_nios2_ic_tag|the_altsyncram|auto_generated|q_b\(4),
	datac => \inst|nios2|kernel_nios2_ic_tag|the_altsyncram|auto_generated|q_b\(6),
	datad => \inst|nios2|F_pc\(1),
	combout => \inst|nios2|F_ic_valid~0_combout\);

-- Location: LCCOMB_X14_Y21_N6
\inst|nios2|F_ic_valid~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|F_ic_valid~0_combout\,
	datab => \inst|nios2|kernel_nios2_ic_tag|the_altsyncram|auto_generated|q_b\(7),
	datac => \inst|nios2|kernel_nios2_ic_tag|the_altsyncram|auto_generated|q_b\(5),
	datad => \inst|nios2|F_pc\(0),
	combout => \inst|nios2|F_ic_valid~1_combout\);

-- Location: LCCOMB_X14_Y21_N8
\inst|nios2|F_ic_valid~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|kernel_nios2_ic_tag|the_altsyncram|auto_generated|q_b\(0),
	datab => \inst|nios2|F_pc\(1),
	datac => \inst|nios2|kernel_nios2_ic_tag|the_altsyncram|auto_generated|q_b\(1),
	datad => \inst|nios2|F_pc\(0),
	combout => \inst|nios2|F_ic_valid~2_combout\);

-- Location: LCCOMB_X14_Y21_N2
\inst|nios2|F_ic_valid~3\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|kernel_nios2_ic_tag|the_altsyncram|auto_generated|q_b\(3),
	datab => \inst|nios2|F_pc\(1),
	datac => \inst|nios2|F_ic_valid~2_combout\,
	datad => \inst|nios2|kernel_nios2_ic_tag|the_altsyncram|auto_generated|q_b\(2),
	combout => \inst|nios2|F_ic_valid~3_combout\);

-- Location: LCCOMB_X14_Y21_N22
\inst|nios2|F_ic_valid~4\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|F_ic_valid~1_combout\,
	datac => \inst|nios2|F_pc\(2),
	datad => \inst|nios2|F_ic_valid~3_combout\,
	combout => \inst|nios2|F_ic_valid~4_combout\);

-- Location: LCCOMB_X13_Y19_N28
\inst|nios2|F_ic_hit~7\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000001001000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|kernel_nios2_ic_tag|the_altsyncram|auto_generated|q_b\(21),
	datab => \inst|nios2|kernel_nios2_ic_tag|the_altsyncram|auto_generated|q_b\(20),
	datac => \inst|nios2|F_pc\(22),
	datad => \inst|nios2|F_pc\(23),
	combout => \inst|nios2|F_ic_hit~7_combout\);

-- Location: LCCOMB_X13_Y19_N30
\inst|nios2|F_ic_hit~8\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|F_ic_hit~5_combout\,
	datab => \inst|nios2|F_ic_hit~7_combout\,
	datac => \inst|nios2|F_ic_hit~6_combout\,
	datad => \inst|nios2|F_ic_valid~4_combout\,
	combout => \inst|nios2|F_ic_hit~8_combout\);

-- Location: LCCOMB_X12_Y13_N30
\inst|nios2|D_data_depend~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010011110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|D_ctrl_a_not_src~q\,
	datab => \inst|nios2|M_regnum_a_cmp_D~q\,
	datac => \inst|nios2|M_regnum_b_cmp_D~q\,
	datad => \inst|nios2|D_ctrl_b_is_dst~q\,
	combout => \inst|nios2|D_data_depend~0_combout\);

-- Location: LCCOMB_X12_Y15_N26
\inst|nios2|D_refetch~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|nios2|D_iw_valid~q\,
	datac => \inst|nios2|D_kill~q\,
	combout => \inst|nios2|D_refetch~0_combout\);

-- Location: LCCOMB_X13_Y13_N2
\inst|nios2|F_kill~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|D_iw\(11),
	datab => \inst|nios2|D_iw\(14),
	datac => \inst|nios2|D_iw\(13),
	datad => \inst|nios2|D_iw\(15),
	combout => \inst|nios2|F_kill~0_combout\);

-- Location: LCCOMB_X13_Y13_N28
\inst|nios2|F_kill~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|D_iw\(16),
	datab => \inst|nios2|D_iw\(12),
	datad => \inst|nios2|F_kill~0_combout\,
	combout => \inst|nios2|F_kill~1_combout\);

-- Location: LCCOMB_X13_Y13_N18
\inst|nios2|F_kill~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|Equal171~1_combout\,
	datab => \inst|nios2|F_kill~1_combout\,
	datac => \inst|nios2|D_ctrl_shift_right_arith~0_combout\,
	datad => \inst|nios2|Equal154~0_combout\,
	combout => \inst|nios2|F_kill~2_combout\);

-- Location: FF_X12_Y14_N31
\inst|nios2|D_ctrl_br_uncond\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|F_ctrl_br_uncond~8_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|nios2|F_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|D_ctrl_br_uncond~q\);

-- Location: LCCOMB_X17_Y19_N6
\inst|nios2|F_ic_fill_same_tag_line~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010000100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|F_pc\(10),
	datab => \inst|nios2|ic_fill_tag\(1),
	datac => \inst|nios2|ic_fill_tag\(0),
	datad => \inst|nios2|F_pc\(11),
	combout => \inst|nios2|F_ic_fill_same_tag_line~0_combout\);

-- Location: LCCOMB_X17_Y19_N16
\inst|nios2|F_ic_fill_same_tag_line~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000001001000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|ic_fill_tag\(3),
	datab => \inst|nios2|F_pc\(12),
	datac => \inst|nios2|ic_fill_tag\(2),
	datad => \inst|nios2|F_pc\(13),
	combout => \inst|nios2|F_ic_fill_same_tag_line~1_combout\);

-- Location: LCCOMB_X17_Y19_N28
\inst|nios2|F_ic_fill_same_tag_line~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000000001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|F_pc\(15),
	datab => \inst|nios2|ic_fill_tag\(5),
	datac => \inst|nios2|ic_fill_tag\(4),
	datad => \inst|nios2|F_pc\(14),
	combout => \inst|nios2|F_ic_fill_same_tag_line~2_combout\);

-- Location: LCCOMB_X17_Y19_N10
\inst|nios2|F_ic_fill_same_tag_line~3\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000001001000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|F_pc\(17),
	datab => \inst|nios2|F_pc\(16),
	datac => \inst|nios2|ic_fill_tag\(6),
	datad => \inst|nios2|ic_fill_tag\(7),
	combout => \inst|nios2|F_ic_fill_same_tag_line~3_combout\);

-- Location: LCCOMB_X17_Y19_N20
\inst|nios2|F_ic_fill_same_tag_line~4\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|F_ic_fill_same_tag_line~3_combout\,
	datab => \inst|nios2|F_ic_fill_same_tag_line~1_combout\,
	datac => \inst|nios2|F_ic_fill_same_tag_line~2_combout\,
	datad => \inst|nios2|F_ic_fill_same_tag_line~0_combout\,
	combout => \inst|nios2|F_ic_fill_same_tag_line~4_combout\);

-- Location: LCCOMB_X14_Y17_N10
\inst|nios2|F_ic_fill_same_tag_line~5\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010000100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|F_pc\(18),
	datab => \inst|nios2|F_pc\(19),
	datac => \inst|nios2|ic_fill_tag\(8),
	datad => \inst|nios2|ic_fill_tag\(9),
	combout => \inst|nios2|F_ic_fill_same_tag_line~5_combout\);

-- Location: LCCOMB_X17_Y18_N12
\inst|nios2|F_ic_fill_same_tag_line~6\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000001001000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|F_pc\(21),
	datab => \inst|nios2|F_pc\(20),
	datac => \inst|nios2|ic_fill_tag\(10),
	datad => \inst|nios2|ic_fill_tag\(11),
	combout => \inst|nios2|F_ic_fill_same_tag_line~6_combout\);

-- Location: LCCOMB_X17_Y18_N30
\inst|nios2|F_ic_fill_same_tag_line~7\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010000100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|F_pc\(22),
	datab => \inst|nios2|ic_fill_tag\(13),
	datac => \inst|nios2|ic_fill_tag\(12),
	datad => \inst|nios2|F_pc\(23),
	combout => \inst|nios2|F_ic_fill_same_tag_line~7_combout\);

-- Location: LCCOMB_X17_Y18_N18
\inst|nios2|F_ic_fill_same_tag_line~8\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000001001000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|F_pc\(3),
	datab => \inst|nios2|F_pc\(24),
	datac => \inst|nios2|ic_fill_tag\(14),
	datad => \inst|nios2|ic_fill_line\(0),
	combout => \inst|nios2|F_ic_fill_same_tag_line~8_combout\);

-- Location: LCCOMB_X17_Y18_N14
\inst|nios2|F_ic_fill_same_tag_line~9\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|F_ic_fill_same_tag_line~5_combout\,
	datab => \inst|nios2|F_ic_fill_same_tag_line~8_combout\,
	datac => \inst|nios2|F_ic_fill_same_tag_line~7_combout\,
	datad => \inst|nios2|F_ic_fill_same_tag_line~6_combout\,
	combout => \inst|nios2|F_ic_fill_same_tag_line~9_combout\);

-- Location: LCCOMB_X12_Y18_N26
\inst|nios2|F_ic_fill_same_tag_line~10\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000001001000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|ic_fill_line\(1),
	datab => \inst|nios2|ic_fill_line\(2),
	datac => \inst|nios2|F_pc\(5),
	datad => \inst|nios2|F_pc\(4),
	combout => \inst|nios2|F_ic_fill_same_tag_line~10_combout\);

-- Location: LCCOMB_X13_Y15_N0
\inst|nios2|F_ic_fill_same_tag_line~11\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000001001000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|ic_fill_line\(3),
	datab => \inst|nios2|ic_fill_line\(4),
	datac => \inst|nios2|F_pc\(7),
	datad => \inst|nios2|F_pc\(6),
	combout => \inst|nios2|F_ic_fill_same_tag_line~11_combout\);

-- Location: LCCOMB_X13_Y15_N2
\inst|nios2|Equal239~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|F_pc\(9),
	datac => \inst|nios2|ic_fill_line\(6),
	combout => \inst|nios2|Equal239~0_combout\);

-- Location: LCCOMB_X13_Y15_N4
\inst|nios2|F_ic_fill_same_tag_line~12\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|ic_fill_line\(5),
	datab => \inst|nios2|F_ic_fill_same_tag_line~11_combout\,
	datac => \inst|nios2|F_pc\(8),
	datad => \inst|nios2|Equal239~0_combout\,
	combout => \inst|nios2|F_ic_fill_same_tag_line~12_combout\);

-- Location: LCCOMB_X12_Y15_N6
\inst|nios2|F_ic_fill_same_tag_line~13\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|F_ic_fill_same_tag_line~4_combout\,
	datab => \inst|nios2|F_ic_fill_same_tag_line~9_combout\,
	datac => \inst|nios2|F_ic_fill_same_tag_line~10_combout\,
	datad => \inst|nios2|F_ic_fill_same_tag_line~12_combout\,
	combout => \inst|nios2|F_ic_fill_same_tag_line~13_combout\);

-- Location: FF_X13_Y16_N13
\inst|nios2|E_compare_op[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|D_logic_op_raw[1]~0_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|nios2|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|E_compare_op\(1));

-- Location: LCCOMB_X19_Y19_N22
\inst|nios2|the_kernel_nios2_test_bench|Equal0~3\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|E_logic_result[17]~9_combout\,
	datab => \inst|nios2|E_logic_result[16]~10_combout\,
	datac => \inst|nios2|E_logic_result[15]~11_combout\,
	datad => \inst|nios2|E_logic_result[14]~12_combout\,
	combout => \inst|nios2|the_kernel_nios2_test_bench|Equal0~3_combout\);

-- Location: LCCOMB_X22_Y18_N20
\inst|nios2|the_kernel_nios2_test_bench|Equal0~7\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|E_logic_result[1]~27_combout\,
	datab => \inst|nios2|E_logic_result[0]~25_combout\,
	datac => \inst|nios2|E_logic_result[5]~21_combout\,
	datad => \inst|nios2|E_logic_result[30]~26_combout\,
	combout => \inst|nios2|the_kernel_nios2_test_bench|Equal0~7_combout\);

-- Location: LCCOMB_X21_Y16_N22
\inst|nios2|the_kernel_nios2_test_bench|Equal0~8\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|E_logic_result[31]~31_combout\,
	datab => \inst|nios2|E_logic_result[28]~29_combout\,
	datac => \inst|nios2|E_logic_result[29]~28_combout\,
	datad => \inst|nios2|E_logic_result[27]~30_combout\,
	combout => \inst|nios2|the_kernel_nios2_test_bench|Equal0~8_combout\);

-- Location: LCCOMB_X13_Y16_N6
\inst|nios2|the_kernel_nios2_test_bench|Equal0~9\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|the_kernel_nios2_test_bench|Equal0~8_combout\,
	datad => \inst|nios2|the_kernel_nios2_test_bench|Equal0~7_combout\,
	combout => \inst|nios2|the_kernel_nios2_test_bench|Equal0~9_combout\);

-- Location: LCCOMB_X32_Y13_N20
\inst|sdram|Selector39~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sdram|Selector39~3_combout\ = (\inst|sdram|m_state.000100000~q\ & (((!\inst|sdram|m_count\(0)) # (!\inst|sdram|LessThan1~0_combout\)))) # (!\inst|sdram|m_state.000100000~q\ & (\inst|sdram|m_state.000000100~q\ & (\inst|sdram|LessThan1~0_combout\ $ 
-- (\inst|sdram|m_count\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|sdram|m_state.000000100~q\,
	datab => \inst|sdram|LessThan1~0_combout\,
	datac => \inst|sdram|m_state.000100000~q\,
	datad => \inst|sdram|m_count\(0),
	combout => \inst|sdram|Selector39~3_combout\);

-- Location: LCCOMB_X30_Y6_N26
\inst|sdram|Selector17~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sdram|Selector17~0_combout\ = (\inst|sdram|i_state.111~q\) # ((\inst|sdram|i_next.101~q\ & ((\inst|sdram|i_state.101~q\) # (!\inst|sdram|WideOr6~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101010111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|sdram|i_state.111~q\,
	datab => \inst|sdram|WideOr6~0_combout\,
	datac => \inst|sdram|i_next.101~q\,
	datad => \inst|sdram|i_state.101~q\,
	combout => \inst|sdram|Selector17~0_combout\);

-- Location: LCCOMB_X30_Y6_N10
\inst|sdram|Selector13~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sdram|Selector13~1_combout\ = ((\inst|sdram|i_state.011~q\ & ((\inst|sdram|i_count\(1)) # (\inst|sdram|i_count\(0))))) # (!\inst|sdram|Selector13~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|sdram|i_count\(1),
	datab => \inst|sdram|Selector13~0_combout\,
	datac => \inst|sdram|i_count\(0),
	datad => \inst|sdram|i_state.011~q\,
	combout => \inst|sdram|Selector13~1_combout\);

-- Location: FF_X31_Y6_N29
\inst|sdram|i_refs[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|sdram|Selector4~0_combout\,
	ena => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sdram|i_refs\(2));

-- Location: FF_X31_Y6_N31
\inst|sdram|i_refs[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|sdram|Selector5~0_combout\,
	ena => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sdram|i_refs\(1));

-- Location: FF_X31_Y6_N9
\inst|sdram|i_refs[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|sdram|Selector6~0_combout\,
	ena => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sdram|i_refs\(0));

-- Location: LCCOMB_X31_Y6_N10
\inst|sdram|Add1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sdram|Add1~0_combout\ = (\inst|sdram|i_refs\(1) & \inst|sdram|i_refs\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|sdram|i_refs\(1),
	datac => \inst|sdram|i_refs\(0),
	combout => \inst|sdram|Add1~0_combout\);

-- Location: LCCOMB_X31_Y6_N20
\inst|sdram|Selector16~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sdram|Selector16~0_combout\ = (\inst|sdram|i_state.001~q\) # ((\inst|sdram|i_state.010~q\ & ((!\inst|sdram|i_refs\(2)) # (!\inst|sdram|Add1~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|sdram|Add1~0_combout\,
	datab => \inst|sdram|i_refs\(2),
	datac => \inst|sdram|i_state.010~q\,
	datad => \inst|sdram|i_state.001~q\,
	combout => \inst|sdram|Selector16~0_combout\);

-- Location: LCCOMB_X31_Y6_N24
\inst|sdram|Selector16~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sdram|Selector16~1_combout\ = (\inst|sdram|Selector16~0_combout\) # ((\inst|sdram|i_next.010~q\ & ((\inst|sdram|i_state.101~q\) # (!\inst|sdram|WideOr6~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|sdram|i_state.101~q\,
	datab => \inst|sdram|Selector16~0_combout\,
	datac => \inst|sdram|i_next.010~q\,
	datad => \inst|sdram|WideOr6~0_combout\,
	combout => \inst|sdram|Selector16~1_combout\);

-- Location: FF_X24_Y16_N23
\inst|nios2|A_shift_rot_result[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|A_shift_rot_result~1_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|A_shift_rot_result\(3));

-- Location: FF_X23_Y15_N27
\inst|nios2|W_wr_data[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|A_wr_data_unfiltered[3]~117_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|W_wr_data\(3));

-- Location: LCCOMB_X16_Y8_N14
\inst|nios2|E_ctrl_ld_st_bypass~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|E_iw\(1),
	datab => \inst|nios2|E_iw\(5),
	datac => \inst|nios2|E_iw\(2),
	datad => \inst|nios2|E_iw\(4),
	combout => \inst|nios2|E_ctrl_ld_st_bypass~0_combout\);

-- Location: LCCOMB_X13_Y12_N20
\inst|nios2|A_shift_rot_cnt_nxt~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101111101011111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|A_shift_rot_stall~q\,
	datac => \inst|nios2|A_shift_rot_cnt~q\,
	combout => \inst|nios2|A_shift_rot_cnt_nxt~0_combout\);

-- Location: LCCOMB_X12_Y12_N6
\inst|nios2|D_ctrl_alu_subtract~4\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100000101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|D_iw\(5),
	datab => \inst|nios2|D_iw\(1),
	datac => \inst|nios2|D_iw\(4),
	datad => \inst|nios2|D_iw\(2),
	combout => \inst|nios2|D_ctrl_alu_subtract~4_combout\);

-- Location: LCCOMB_X11_Y12_N10
\inst|nios2|D_ctrl_alu_subtract~5\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|D_iw\(3),
	datac => \inst|nios2|D_iw\(4),
	datad => \inst|nios2|D_ctrl_alu_subtract~4_combout\,
	combout => \inst|nios2|D_ctrl_alu_subtract~5_combout\);

-- Location: LCCOMB_X12_Y12_N2
\inst|nios2|Equal77~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|D_iw\(5),
	datab => \inst|nios2|D_iw\(1),
	datac => \inst|nios2|D_iw\(0),
	datad => \inst|nios2|D_iw\(2),
	combout => \inst|nios2|Equal77~0_combout\);

-- Location: LCCOMB_X25_Y15_N30
\inst|nios2|A_wr_data_unfiltered[9]~26\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|A_wr_data_unfiltered[23]~22_combout\,
	datab => \inst|nios2|A_wr_data_unfiltered[8]~21_combout\,
	datac => \inst|nios2|A_slow_inst_result\(9),
	datad => \inst|nios2|A_data_ram_ld16_data[9]~2_combout\,
	combout => \inst|nios2|A_wr_data_unfiltered[9]~26_combout\);

-- Location: LCCOMB_X16_Y16_N22
\inst|nios2|D_src2_reg[9]~28\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|D_src2_reg[30]~23_combout\,
	datab => \inst|nios2|kernel_nios2_register_bank_b|the_altsyncram|auto_generated|q_b\(9),
	datac => \inst|nios2|D_src2_reg[30]~22_combout\,
	datad => \inst|nios2|A_wr_data_unfiltered[9]~28_combout\,
	combout => \inst|nios2|D_src2_reg[9]~28_combout\);

-- Location: LCCOMB_X16_Y16_N4
\inst|nios2|D_src1_reg[9]~3\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|E_src1[10]~1_combout\,
	datab => \inst|nios2|A_wr_data_unfiltered[9]~28_combout\,
	datac => \inst|nios2|E_src1[10]~0_combout\,
	datad => \inst|nios2|kernel_nios2_register_bank_a|the_altsyncram|auto_generated|q_b\(9),
	combout => \inst|nios2|D_src1_reg[9]~3_combout\);

-- Location: LCCOMB_X16_Y13_N12
\inst|nios2|D_src2_reg[8]~30\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|D_src2_reg[30]~23_combout\,
	datab => \inst|nios2|M_alu_result\(8),
	datac => \inst|nios2|D_src2_reg[30]~22_combout\,
	datad => \inst|nios2|A_wr_data_unfiltered[8]~31_combout\,
	combout => \inst|nios2|D_src2_reg[8]~30_combout\);

-- Location: LCCOMB_X16_Y13_N6
\inst|nios2|D_src2_reg[8]~31\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|W_wr_data\(8),
	datab => \inst|nios2|kernel_nios2_register_bank_b|the_altsyncram|auto_generated|q_b\(8),
	datac => \inst|nios2|D_src2_reg[30]~22_combout\,
	datad => \inst|nios2|D_src2_reg[8]~30_combout\,
	combout => \inst|nios2|D_src2_reg[8]~31_combout\);

-- Location: FF_X25_Y18_N9
\inst|nios2|A_shift_rot_result[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|A_shift_rot_result~9_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|A_shift_rot_result\(7));

-- Location: LCCOMB_X23_Y15_N12
\inst|nios2|A_wr_data_unfiltered[7]~32\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|A_mul_result\(7),
	datab => \inst|nios2|A_shift_rot_result\(7),
	datac => \inst|nios2|A_ctrl_mul_lsw~q\,
	datad => \inst|nios2|A_ctrl_shift_rot~q\,
	combout => \inst|nios2|A_wr_data_unfiltered[7]~32_combout\);

-- Location: LCCOMB_X18_Y15_N28
\inst|nios2|D_src1_reg[7]~9\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|kernel_nios2_register_bank_a|the_altsyncram|auto_generated|q_b\(7),
	datab => \inst|nios2|A_wr_data_unfiltered[7]~118_combout\,
	datac => \inst|nios2|E_src1[10]~1_combout\,
	datad => \inst|nios2|E_src1[10]~0_combout\,
	combout => \inst|nios2|D_src1_reg[7]~9_combout\);

-- Location: LCCOMB_X23_Y12_N12
\inst|nios2|A_wr_data_unfiltered[6]~36\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|A_inst_result\(6),
	datab => \inst|nios2|A_wr_data_unfiltered[3]~18_combout\,
	datac => \inst|nios2|A_inst_result\(22),
	datad => \inst|nios2|A_wr_data_unfiltered[3]~17_combout\,
	combout => \inst|nios2|A_wr_data_unfiltered[6]~36_combout\);

-- Location: LCCOMB_X17_Y15_N20
\inst|nios2|D_src1_reg[6]~12\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|E_src1[10]~1_combout\,
	datab => \inst|nios2|M_alu_result\(6),
	datac => \inst|nios2|A_wr_data_unfiltered[6]~119_combout\,
	datad => \inst|nios2|E_src1[10]~0_combout\,
	combout => \inst|nios2|D_src1_reg[6]~12_combout\);

-- Location: LCCOMB_X17_Y15_N22
\inst|nios2|D_src1_reg[6]~13\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|E_src1[10]~0_combout\,
	datab => \inst|nios2|kernel_nios2_register_bank_a|the_altsyncram|auto_generated|q_b\(6),
	datac => \inst|nios2|W_wr_data\(6),
	datad => \inst|nios2|D_src1_reg[6]~12_combout\,
	combout => \inst|nios2|D_src1_reg[6]~13_combout\);

-- Location: LCCOMB_X22_Y16_N26
\inst|nios2|D_src2_reg[5]~36\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|A_wr_data_unfiltered[5]~120_combout\,
	datab => \inst|nios2|D_src2_reg[30]~23_combout\,
	datac => \inst|nios2|D_src2_reg[30]~22_combout\,
	datad => \inst|nios2|kernel_nios2_register_bank_b|the_altsyncram|auto_generated|q_b\(5),
	combout => \inst|nios2|D_src2_reg[5]~36_combout\);

-- Location: LCCOMB_X22_Y16_N12
\inst|nios2|D_src2_reg[5]~37\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|M_alu_result\(5),
	datab => \inst|nios2|D_src2_reg[30]~23_combout\,
	datac => \inst|nios2|D_src2_reg[5]~36_combout\,
	datad => \inst|nios2|W_wr_data\(5),
	combout => \inst|nios2|D_src2_reg[5]~37_combout\);

-- Location: FF_X24_Y18_N23
\inst|nios2|A_shift_rot_result[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|A_shift_rot_result~15_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|A_shift_rot_result\(4));

-- Location: LCCOMB_X23_Y15_N10
\inst|nios2|A_wr_data_unfiltered[4]~41\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|A_shift_rot_result\(4),
	datab => \inst|nios2|A_mul_result\(4),
	datac => \inst|nios2|A_ctrl_mul_lsw~q\,
	datad => \inst|nios2|A_ctrl_shift_rot~q\,
	combout => \inst|nios2|A_wr_data_unfiltered[4]~41_combout\);

-- Location: LCCOMB_X17_Y14_N12
\inst|nios2|D_src1_reg[4]~18\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|E_src1[10]~0_combout\,
	datab => \inst|nios2|A_wr_data_unfiltered[4]~121_combout\,
	datac => \inst|nios2|E_src1[10]~1_combout\,
	datad => \inst|nios2|M_alu_result\(4),
	combout => \inst|nios2|D_src1_reg[4]~18_combout\);

-- Location: LCCOMB_X17_Y14_N30
\inst|nios2|D_src1_reg[4]~19\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|E_src1[10]~0_combout\,
	datab => \inst|nios2|W_wr_data\(4),
	datac => \inst|nios2|kernel_nios2_register_bank_a|the_altsyncram|auto_generated|q_b\(4),
	datad => \inst|nios2|D_src1_reg[4]~18_combout\,
	combout => \inst|nios2|D_src1_reg[4]~19_combout\);

-- Location: LCCOMB_X23_Y18_N28
\inst|nios2|D_src1_reg[3]~21\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|E_src1[10]~1_combout\,
	datab => \inst|nios2|A_wr_data_unfiltered[3]~117_combout\,
	datac => \inst|nios2|E_src1[10]~0_combout\,
	datad => \inst|nios2|kernel_nios2_register_bank_a|the_altsyncram|auto_generated|q_b\(3),
	combout => \inst|nios2|D_src1_reg[3]~21_combout\);

-- Location: LCCOMB_X23_Y18_N6
\inst|nios2|D_src1_reg[3]~22\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|W_wr_data\(3),
	datab => \inst|nios2|M_alu_result\(3),
	datac => \inst|nios2|E_src1[10]~1_combout\,
	datad => \inst|nios2|D_src1_reg[3]~21_combout\,
	combout => \inst|nios2|D_src1_reg[3]~22_combout\);

-- Location: FF_X25_Y19_N19
\inst|nios2|A_shift_rot_result[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|A_shift_rot_result~17_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|A_shift_rot_result\(2));

-- Location: LCCOMB_X23_Y15_N22
\inst|nios2|A_wr_data_unfiltered[2]~44\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|A_ctrl_mul_lsw~q\,
	datab => \inst|nios2|A_ctrl_shift_rot~q\,
	datac => \inst|nios2|A_shift_rot_result\(2),
	datad => \inst|nios2|A_mul_result\(2),
	combout => \inst|nios2|A_wr_data_unfiltered[2]~44_combout\);

-- Location: FF_X23_Y15_N17
\inst|nios2|W_wr_data[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|A_wr_data_unfiltered[2]~122_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|W_wr_data\(2));

-- Location: LCCOMB_X23_Y13_N12
\inst|nios2|D_src1_reg[2]~24\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|E_src1[10]~0_combout\,
	datab => \inst|nios2|E_src1[10]~1_combout\,
	datac => \inst|nios2|M_alu_result\(2),
	datad => \inst|nios2|A_wr_data_unfiltered[2]~122_combout\,
	combout => \inst|nios2|D_src1_reg[2]~24_combout\);

-- Location: LCCOMB_X23_Y13_N14
\inst|nios2|D_src1_reg[2]~25\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|E_src1[10]~0_combout\,
	datab => \inst|nios2|kernel_nios2_register_bank_a|the_altsyncram|auto_generated|q_b\(2),
	datac => \inst|nios2|W_wr_data\(2),
	datad => \inst|nios2|D_src1_reg[2]~24_combout\,
	combout => \inst|nios2|D_src1_reg[2]~25_combout\);

-- Location: FF_X24_Y15_N21
\inst|nios2|W_wr_data[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|A_wr_data_unfiltered[1]~123_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|W_wr_data\(1));

-- Location: LCCOMB_X17_Y8_N6
\inst|nios2|E_ctrl_ld_st_bypass_or_dcache_management~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|E_iw\(2),
	datab => \inst|nios2|Add17|auto_generated|result_int[32]~64_combout\,
	datac => \inst|nios2|E_iw\(1),
	datad => \inst|nios2|E_iw\(4),
	combout => \inst|nios2|E_ctrl_ld_st_bypass_or_dcache_management~0_combout\);

-- Location: LCCOMB_X11_Y10_N30
\inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_oci_debug|jtag_break~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_sysclk|take_action_ocimem_a~combout\,
	datab => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_oci_debug|jtag_break~q\,
	datac => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_sysclk|jdo\(21),
	datad => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_sysclk|jdo\(20),
	combout => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_oci_debug|jtag_break~0_combout\);

-- Location: FF_X13_Y11_N11
\inst|nios2|M_iw[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \inst|nios2|E_iw\(15),
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \inst|nios2|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|M_iw\(15));

-- Location: FF_X14_Y13_N23
\inst|nios2|M_iw[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \inst|nios2|E_iw\(11),
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \inst|nios2|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|M_iw\(11));

-- Location: FF_X14_Y13_N25
\inst|nios2|M_iw[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|M_iw[5]~feeder_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|nios2|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|M_iw\(5));

-- Location: FF_X17_Y11_N9
\inst|nios2|M_iw[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|M_iw[4]~feeder_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|nios2|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|M_iw\(4));

-- Location: FF_X14_Y13_N27
\inst|nios2|M_iw[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \inst|nios2|E_iw\(3),
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \inst|nios2|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|M_iw\(3));

-- Location: LCCOMB_X14_Y13_N22
\inst|nios2|M_op_eret~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|M_iw\(3),
	datab => \inst|nios2|M_iw\(5),
	datac => \inst|nios2|M_iw\(11),
	datad => \inst|nios2|M_iw\(4),
	combout => \inst|nios2|M_op_eret~1_combout\);

-- Location: FF_X16_Y8_N13
\inst|nios2|M_iw[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \inst|nios2|E_iw\(1),
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \inst|nios2|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|M_iw\(1));

-- Location: LCCOMB_X12_Y11_N26
\inst|nios2|wait_for_one_post_bret_inst~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|A_stall~0_combout\,
	datab => \inst|nios2|E_valid~0_combout\,
	datac => \inst|nios2|hbreak_enabled~q\,
	datad => \inst|nios2|wait_for_one_post_bret_inst~q\,
	combout => \inst|nios2|wait_for_one_post_bret_inst~0_combout\);

-- Location: FF_X19_Y10_N19
\inst|nios2|M_A_dc_line_match_d1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|Equal264~3_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|M_A_dc_line_match_d1~q\);

-- Location: FF_X16_Y9_N7
\inst|nios2|A_dc_rd_data_cnt[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|A_dc_rd_data_cnt_nxt[0]~3_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|nios2|A_dc_rd_data_cnt[2]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|A_dc_rd_data_cnt\(0));

-- Location: FF_X18_Y9_N11
\inst|nios2|A_dc_xfer_rd_addr_done\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|A_dc_xfer_rd_addr_done_nxt~0_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|A_dc_xfer_rd_addr_done~q\);

-- Location: LCCOMB_X18_Y8_N20
\inst|nios2|A_dc_dcache_management_done_nxt~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|A_ctrl_dc_index_wb_inv~q\,
	datab => \inst|nios2|A_dc_xfer_rd_addr_done~q\,
	datac => \inst|nios2|A_ctrl_dc_addr_wb_inv~q\,
	datad => \inst|nios2|A_dc_dirty~q\,
	combout => \inst|nios2|A_dc_dcache_management_done_nxt~1_combout\);

-- Location: FF_X18_Y8_N31
\inst|nios2|A_ctrl_dc_nowb_inv\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \inst|nios2|M_ctrl_dc_nowb_inv~q\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \inst|nios2|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|A_ctrl_dc_nowb_inv~q\);

-- Location: LCCOMB_X18_Y8_N30
\inst|nios2|A_dc_dcache_management_done_nxt~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|A_dc_hit~q\,
	datac => \inst|nios2|A_ctrl_dc_nowb_inv~q\,
	datad => \inst|nios2|A_ctrl_dc_addr_wb_inv~q\,
	combout => \inst|nios2|A_dc_dcache_management_done_nxt~2_combout\);

-- Location: LCCOMB_X18_Y8_N12
\inst|nios2|A_dc_dcache_management_done_nxt\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|A_dc_dcache_management_done_nxt~2_combout\,
	datab => \inst|nios2|A_valid~q\,
	datac => \inst|nios2|A_stall~0_combout\,
	datad => \inst|nios2|A_dc_dcache_management_done_nxt~1_combout\,
	combout => \inst|nios2|A_dc_dcache_management_done_nxt~combout\);

-- Location: LCCOMB_X18_Y8_N6
\inst|nios2|M_dc_valid_st_cache_hit~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|M_dc_hit~9_combout\,
	datab => \inst|nios2|M_dc_valid_st_cache_hit~0_combout\,
	datac => \inst|nios2|M_dc_hit~4_combout\,
	datad => \inst|nios2|kernel_nios2_dc_tag|the_altsyncram|auto_generated|q_b\(16),
	combout => \inst|nios2|M_dc_valid_st_cache_hit~1_combout\);

-- Location: LCCOMB_X19_Y8_N20
\inst|nios2|M_dc_potential_hazard_after_st_unfiltered~6\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|M_dc_potential_hazard_after_st_unfiltered~0_combout\,
	datab => \inst|nios2|E_hbreak_req~combout\,
	datac => \inst|nios2|E_valid~0_combout\,
	datad => \inst|nios2|M_dc_potential_hazard_after_st_unfiltered~5_combout\,
	combout => \inst|nios2|M_dc_potential_hazard_after_st_unfiltered~6_combout\);

-- Location: LCCOMB_X13_Y12_N6
\inst|nios2|A_mul_cnt_nxt[1]~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|nios2|A_mul_stall~q\,
	datac => \inst|nios2|A_mul_cnt\(1),
	datad => \inst|nios2|A_mul_cnt\(0),
	combout => \inst|nios2|A_mul_cnt_nxt[1]~1_combout\);

-- Location: FF_X18_Y9_N29
\inst|nios2|A_dc_xfer_rd_data_active\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|A_dc_xfer_rd_data_active~feeder_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|A_dc_xfer_rd_data_active~q\);

-- Location: LCCOMB_X29_Y9_N12
\inst|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~3_combout\ = (\inst|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0) & 
-- ((\inst|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1)) # (!\inst|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0),
	datac => \inst|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	datad => \inst|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg\(0),
	combout => \inst|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~3_combout\);

-- Location: LCCOMB_X29_Y9_N28
\inst|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~4_combout\ = (\inst|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~3_combout\) # 
-- ((\inst|cmd_xbar_demux_001|sink_ready~5_combout\ & (\inst|jtag_uart|av_waitrequest~q\ & \inst|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cmd_xbar_demux_001|sink_ready~5_combout\,
	datab => \inst|jtag_uart|av_waitrequest~q\,
	datac => \inst|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0_combout\,
	datad => \inst|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~3_combout\,
	combout => \inst|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~4_combout\);

-- Location: LCCOMB_X24_Y10_N12
\inst|nios2|A_dc_wr_data_cnt_nxt[2]~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|A_dc_wr_data_cnt\(0),
	datab => \inst|nios2|A_dc_wr_data_cnt\(1),
	datac => \inst|nios2|A_dc_wr_data_cnt\(2),
	datad => \inst|nios2|av_wr_data_transfer~0_combout\,
	combout => \inst|nios2|A_dc_wr_data_cnt_nxt[2]~1_combout\);

-- Location: FF_X25_Y12_N3
\inst|nios2|A_slow_inst_result[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|A_slow_ld_byte3_data_aligned_nxt[6]~1_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|nios2|A_slow_inst_result_en~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|A_slow_inst_result\(30));

-- Location: LCCOMB_X18_Y12_N10
\inst|nios2|A_wr_data_unfiltered[30]~57\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|A_inst_result\(30),
	datab => \inst|nios2|A_wr_data_unfiltered[23]~53_combout\,
	datac => \inst|nios2|A_slow_inst_result\(30),
	datad => \inst|nios2|A_wr_data_unfiltered[23]~22_combout\,
	combout => \inst|nios2|A_wr_data_unfiltered[30]~57_combout\);

-- Location: FF_X23_Y16_N15
\inst|nios2|A_shift_rot_result[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|A_shift_rot_result~27_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|A_shift_rot_result\(29));

-- Location: LCCOMB_X21_Y15_N2
\inst|nios2|D_src2_reg[28]~54\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010111100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|D_src2_reg[30]~23_combout\,
	datab => \inst|nios2|A_wr_data_unfiltered[28]~65_combout\,
	datac => \inst|nios2|M_alu_result\(28),
	datad => \inst|nios2|D_src2_reg[30]~22_combout\,
	combout => \inst|nios2|D_src2_reg[28]~54_combout\);

-- Location: LCCOMB_X21_Y15_N12
\inst|nios2|D_src2_reg[28]~55\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|kernel_nios2_register_bank_b|the_altsyncram|auto_generated|q_b\(28),
	datab => \inst|nios2|D_src2_reg[28]~54_combout\,
	datac => \inst|nios2|W_wr_data\(28),
	datad => \inst|nios2|D_src2_reg[30]~22_combout\,
	combout => \inst|nios2|D_src2_reg[28]~55_combout\);

-- Location: LCCOMB_X21_Y15_N10
\inst|nios2|D_src1_reg[28]~42\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|M_alu_result\(28),
	datab => \inst|nios2|E_src1[10]~0_combout\,
	datac => \inst|nios2|E_src1[10]~1_combout\,
	datad => \inst|nios2|A_wr_data_unfiltered[28]~65_combout\,
	combout => \inst|nios2|D_src1_reg[28]~42_combout\);

-- Location: LCCOMB_X22_Y16_N30
\inst|nios2|D_src2_reg[27]~58\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|A_wr_data_unfiltered[27]~68_combout\,
	datab => \inst|nios2|D_src2_reg[30]~23_combout\,
	datac => \inst|nios2|kernel_nios2_register_bank_b|the_altsyncram|auto_generated|q_b\(27),
	datad => \inst|nios2|D_src2_reg[30]~22_combout\,
	combout => \inst|nios2|D_src2_reg[27]~58_combout\);

-- Location: LCCOMB_X22_Y16_N8
\inst|nios2|D_src2_reg[27]~59\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|D_src2_reg[27]~58_combout\,
	datab => \inst|nios2|D_src2_reg[30]~23_combout\,
	datac => \inst|nios2|W_wr_data\(27),
	datad => \inst|nios2|M_alu_result\(27),
	combout => \inst|nios2|D_src2_reg[27]~59_combout\);

-- Location: LCCOMB_X22_Y16_N18
\inst|nios2|D_src2_reg[27]~60\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|E_ctrl_logic~q\,
	datab => \inst|nios2|D_src2_reg[27]~59_combout\,
	datac => \inst|nios2|D_src2_hazard_E~combout\,
	datad => \inst|nios2|E_logic_result[27]~30_combout\,
	combout => \inst|nios2|D_src2_reg[27]~60_combout\);

-- Location: FF_X25_Y12_N31
\inst|nios2|A_slow_inst_result[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|A_slow_ld_byte3_data_aligned_nxt[2]~5_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|nios2|A_slow_inst_result_en~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|A_slow_inst_result\(26));

-- Location: FF_X18_Y14_N31
\inst|nios2|W_wr_data[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|A_wr_data_unfiltered[25]~74_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|W_wr_data\(25));

-- Location: FF_X21_Y21_N29
\inst|nios2|A_shift_rot_result[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|A_shift_rot_result~37_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|A_shift_rot_result\(24));

-- Location: LCCOMB_X17_Y13_N0
\inst|nios2|D_src1_reg[24]~54\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|M_alu_result\(24),
	datab => \inst|nios2|E_src1[10]~0_combout\,
	datac => \inst|nios2|A_wr_data_unfiltered[24]~77_combout\,
	datad => \inst|nios2|E_src1[10]~1_combout\,
	combout => \inst|nios2|D_src1_reg[24]~54_combout\);

-- Location: LCCOMB_X17_Y13_N10
\inst|nios2|D_src1_reg[24]~55\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|kernel_nios2_register_bank_a|the_altsyncram|auto_generated|q_b\(24),
	datab => \inst|nios2|D_src1_reg[24]~54_combout\,
	datac => \inst|nios2|E_src1[10]~0_combout\,
	datad => \inst|nios2|W_wr_data\(24),
	combout => \inst|nios2|D_src1_reg[24]~55_combout\);

-- Location: FF_X25_Y17_N27
\inst|nios2|A_shift_rot_result[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|A_shift_rot_result~39_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|A_shift_rot_result\(23));

-- Location: LCCOMB_X18_Y13_N6
\inst|nios2|D_src1_reg[23]~57\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|kernel_nios2_register_bank_a|the_altsyncram|auto_generated|q_b\(23),
	datab => \inst|nios2|E_src1[10]~1_combout\,
	datac => \inst|nios2|E_src1[10]~0_combout\,
	datad => \inst|nios2|A_wr_data_unfiltered[23]~80_combout\,
	combout => \inst|nios2|D_src1_reg[23]~57_combout\);

-- Location: LCCOMB_X18_Y16_N10
\inst|nios2|D_src2[22]~39\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|D_iw\(12),
	datab => \inst|nios2|D_ctrl_hi_imm16~q\,
	datac => \inst|nios2|D_src2[30]~22_combout\,
	datad => \inst|nios2|D_src2_imm[30]~11_combout\,
	combout => \inst|nios2|D_src2[22]~39_combout\);

-- Location: FF_X25_Y14_N11
\inst|nios2|A_slow_inst_result[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|A_slow_ld_byte2_data_aligned_nxt[6]~1_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|nios2|A_slow_inst_result_en~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|A_slow_inst_result\(22));

-- Location: LCCOMB_X21_Y12_N6
\inst|nios2|A_wr_data_unfiltered[22]~81\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|A_slow_inst_result\(22),
	datab => \inst|nios2|A_wr_data_unfiltered[23]~53_combout\,
	datac => \inst|nios2|A_wr_data_unfiltered[23]~22_combout\,
	datad => \inst|nios2|A_inst_result\(22),
	combout => \inst|nios2|A_wr_data_unfiltered[22]~81_combout\);

-- Location: LCCOMB_X18_Y16_N22
\inst|nios2|D_src2_reg[22]~70\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|A_wr_data_unfiltered[22]~83_combout\,
	datab => \inst|nios2|D_src2_reg[30]~22_combout\,
	datac => \inst|nios2|M_alu_result\(22),
	datad => \inst|nios2|D_src2_reg[30]~23_combout\,
	combout => \inst|nios2|D_src2_reg[22]~70_combout\);

-- Location: LCCOMB_X18_Y16_N24
\inst|nios2|D_src2_reg[22]~71\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|D_src2_reg[22]~70_combout\,
	datab => \inst|nios2|D_src2_reg[30]~22_combout\,
	datac => \inst|nios2|kernel_nios2_register_bank_b|the_altsyncram|auto_generated|q_b\(22),
	datad => \inst|nios2|W_wr_data\(22),
	combout => \inst|nios2|D_src2_reg[22]~71_combout\);

-- Location: FF_X25_Y14_N5
\inst|nios2|A_slow_inst_result[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|A_slow_ld_byte2_data_aligned_nxt[5]~2_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|nios2|A_slow_inst_result_en~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|A_slow_inst_result\(21));

-- Location: LCCOMB_X22_Y15_N30
\inst|nios2|A_wr_data_unfiltered[21]~84\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|A_slow_inst_result\(21),
	datab => \inst|nios2|A_wr_data_unfiltered[23]~53_combout\,
	datac => \inst|nios2|A_wr_data_unfiltered[23]~22_combout\,
	datad => \inst|nios2|A_inst_result\(21),
	combout => \inst|nios2|A_wr_data_unfiltered[21]~84_combout\);

-- Location: FF_X25_Y14_N31
\inst|nios2|A_slow_inst_result[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|A_slow_ld_byte2_data_aligned_nxt[4]~3_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|nios2|A_slow_inst_result_en~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|A_slow_inst_result\(20));

-- Location: FF_X24_Y18_N11
\inst|nios2|A_shift_rot_result[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|A_shift_rot_result~45_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|A_shift_rot_result\(20));

-- Location: LCCOMB_X24_Y14_N6
\inst|nios2|D_src1_reg[20]~66\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|E_src1[10]~1_combout\,
	datab => \inst|nios2|M_alu_result\(20),
	datac => \inst|nios2|E_src1[10]~0_combout\,
	datad => \inst|nios2|A_wr_data_unfiltered[20]~89_combout\,
	combout => \inst|nios2|D_src1_reg[20]~66_combout\);

-- Location: LCCOMB_X19_Y15_N22
\inst|nios2|D_src2[19]~45\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|D_ctrl_unsigned_lo_imm16~q\,
	datab => \inst|nios2|D_iw\(21),
	datac => \inst|nios2|D_ctrl_hi_imm16~q\,
	datad => \inst|nios2|D_iw\(9),
	combout => \inst|nios2|D_src2[19]~45_combout\);

-- Location: FF_X25_Y14_N25
\inst|nios2|A_slow_inst_result[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|A_slow_ld_byte2_data_aligned_nxt[3]~4_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|nios2|A_slow_inst_result_en~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|A_slow_inst_result\(19));

-- Location: LCCOMB_X24_Y16_N6
\inst|nios2|A_wr_data_unfiltered[19]~90\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|A_inst_result\(19),
	datab => \inst|nios2|A_slow_inst_result\(19),
	datac => \inst|nios2|A_wr_data_unfiltered[23]~22_combout\,
	datad => \inst|nios2|A_wr_data_unfiltered[23]~53_combout\,
	combout => \inst|nios2|A_wr_data_unfiltered[19]~90_combout\);

-- Location: FF_X24_Y16_N1
\inst|nios2|A_shift_rot_result[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|A_shift_rot_result~47_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|A_shift_rot_result\(19));

-- Location: LCCOMB_X24_Y16_N10
\inst|nios2|A_wr_data_unfiltered[19]~91\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|A_wr_data_unfiltered[19]~90_combout\,
	datab => \inst|nios2|A_shift_rot_result\(19),
	datac => \inst|nios2|A_data_ram_ld_align_fill_bit~combout\,
	datad => \inst|nios2|A_wr_data_unfiltered[23]~53_combout\,
	combout => \inst|nios2|A_wr_data_unfiltered[19]~91_combout\);

-- Location: LCCOMB_X22_Y17_N12
\inst|nios2|D_src2_reg[19]~76\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|kernel_nios2_register_bank_b|the_altsyncram|auto_generated|q_b\(19),
	datab => \inst|nios2|D_src2_reg[30]~23_combout\,
	datac => \inst|nios2|A_wr_data_unfiltered[19]~92_combout\,
	datad => \inst|nios2|D_src2_reg[30]~22_combout\,
	combout => \inst|nios2|D_src2_reg[19]~76_combout\);

-- Location: LCCOMB_X22_Y17_N6
\inst|nios2|D_src1_reg[19]~69\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|E_src1[10]~1_combout\,
	datab => \inst|nios2|E_src1[10]~0_combout\,
	datac => \inst|nios2|A_wr_data_unfiltered[19]~92_combout\,
	datad => \inst|nios2|kernel_nios2_register_bank_a|the_altsyncram|auto_generated|q_b\(19),
	combout => \inst|nios2|D_src1_reg[19]~69_combout\);

-- Location: LCCOMB_X22_Y17_N18
\inst|nios2|D_src1_reg[19]~70\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|D_src1_reg[19]~69_combout\,
	datab => \inst|nios2|M_alu_result\(19),
	datac => \inst|nios2|E_src1[10]~1_combout\,
	datad => \inst|nios2|W_wr_data\(19),
	combout => \inst|nios2|D_src1_reg[19]~70_combout\);

-- Location: LCCOMB_X16_Y17_N14
\inst|nios2|D_src2[18]~47\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|D_src2[30]~22_combout\,
	datab => \inst|nios2|D_ctrl_hi_imm16~q\,
	datac => \inst|nios2|D_src2_imm[30]~11_combout\,
	datad => \inst|nios2|D_iw\(8),
	combout => \inst|nios2|D_src2[18]~47_combout\);

-- Location: LCCOMB_X18_Y17_N30
\inst|nios2|D_src2[17]~49\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|D_iw\(7),
	datab => \inst|nios2|D_ctrl_hi_imm16~q\,
	datac => \inst|nios2|D_src2[30]~22_combout\,
	datad => \inst|nios2|D_src2_imm[30]~11_combout\,
	combout => \inst|nios2|D_src2[17]~49_combout\);

-- Location: FF_X25_Y17_N13
\inst|nios2|A_shift_rot_result[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|A_shift_rot_result~51_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|A_shift_rot_result\(17));

-- Location: FF_X18_Y17_N27
\inst|nios2|W_wr_data[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|A_wr_data_unfiltered[17]~98_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|W_wr_data\(17));

-- Location: FF_X24_Y13_N7
\inst|nios2|A_slow_inst_result[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|A_slow_ld_byte2_data_aligned_nxt[0]~7_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|nios2|A_slow_inst_result_en~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|A_slow_inst_result\(16));

-- Location: FF_X25_Y19_N25
\inst|nios2|A_shift_rot_result[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|A_shift_rot_result~53_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|A_shift_rot_result\(16));

-- Location: LCCOMB_X19_Y13_N26
\inst|nios2|D_src1_reg[16]~78\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|A_wr_data_unfiltered[16]~101_combout\,
	datab => \inst|nios2|E_src1[10]~0_combout\,
	datac => \inst|nios2|M_alu_result\(16),
	datad => \inst|nios2|E_src1[10]~1_combout\,
	combout => \inst|nios2|D_src1_reg[16]~78_combout\);

-- Location: LCCOMB_X19_Y13_N12
\inst|nios2|D_src1_reg[16]~79\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|D_src1_reg[16]~78_combout\,
	datab => \inst|nios2|E_src1[10]~0_combout\,
	datac => \inst|nios2|kernel_nios2_register_bank_a|the_altsyncram|auto_generated|q_b\(16),
	datad => \inst|nios2|W_wr_data\(16),
	combout => \inst|nios2|D_src1_reg[16]~79_combout\);

-- Location: FF_X25_Y15_N23
\inst|nios2|A_shift_rot_result[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|A_shift_rot_result~55_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|A_shift_rot_result\(15));

-- Location: LCCOMB_X16_Y15_N22
\inst|nios2|D_src2_reg[15]~84\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|kernel_nios2_register_bank_b|the_altsyncram|auto_generated|q_b\(15),
	datab => \inst|nios2|A_wr_data_unfiltered[15]~104_combout\,
	datac => \inst|nios2|D_src2_reg[30]~23_combout\,
	datad => \inst|nios2|D_src2_reg[30]~22_combout\,
	combout => \inst|nios2|D_src2_reg[15]~84_combout\);

-- Location: LCCOMB_X18_Y15_N20
\inst|nios2|D_src1_reg[15]~81\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|E_src1[10]~0_combout\,
	datab => \inst|nios2|kernel_nios2_register_bank_a|the_altsyncram|auto_generated|q_b\(15),
	datac => \inst|nios2|E_src1[10]~1_combout\,
	datad => \inst|nios2|A_wr_data_unfiltered[15]~104_combout\,
	combout => \inst|nios2|D_src1_reg[15]~81_combout\);

-- Location: LCCOMB_X18_Y18_N6
\inst|nios2|D_src1_reg[15]~82\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|W_wr_data\(15),
	datab => \inst|nios2|M_alu_result\(15),
	datac => \inst|nios2|E_src1[10]~1_combout\,
	datad => \inst|nios2|D_src1_reg[15]~81_combout\,
	combout => \inst|nios2|D_src1_reg[15]~82_combout\);

-- Location: FF_X23_Y16_N11
\inst|nios2|A_shift_rot_result[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|A_shift_rot_result~59_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|A_shift_rot_result\(13));

-- Location: LCCOMB_X21_Y9_N2
\inst|nios2|D_src1_reg[13]~87\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|E_src1[10]~1_combout\,
	datab => \inst|nios2|A_wr_data_unfiltered[13]~110_combout\,
	datac => \inst|nios2|E_src1[10]~0_combout\,
	datad => \inst|nios2|kernel_nios2_register_bank_a|the_altsyncram|auto_generated|q_b\(13),
	combout => \inst|nios2|D_src1_reg[13]~87_combout\);

-- Location: LCCOMB_X17_Y12_N22
\inst|nios2|D_src1_reg[12]~90\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|A_wr_data_unfiltered[12]~113_combout\,
	datab => \inst|nios2|E_src1[10]~1_combout\,
	datac => \inst|nios2|M_alu_result\(12),
	datad => \inst|nios2|E_src1[10]~0_combout\,
	combout => \inst|nios2|D_src1_reg[12]~90_combout\);

-- Location: FF_X25_Y15_N13
\inst|nios2|A_shift_rot_result[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|A_shift_rot_result~63_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|A_shift_rot_result\(11));

-- Location: LCCOMB_X16_Y15_N2
\inst|nios2|D_src2_reg[11]~92\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|A_wr_data_unfiltered[11]~116_combout\,
	datab => \inst|nios2|D_src2_reg[30]~22_combout\,
	datac => \inst|nios2|D_src2_reg[30]~23_combout\,
	datad => \inst|nios2|kernel_nios2_register_bank_b|the_altsyncram|auto_generated|q_b\(11),
	combout => \inst|nios2|D_src2_reg[11]~92_combout\);

-- Location: FF_X16_Y15_N9
\inst|nios2|W_wr_data[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|A_wr_data_unfiltered[11]~116_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|W_wr_data\(11));

-- Location: LCCOMB_X16_Y15_N28
\inst|nios2|D_src2_reg[11]~93\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|D_src2_reg[30]~23_combout\,
	datab => \inst|nios2|D_src2_reg[11]~92_combout\,
	datac => \inst|nios2|W_wr_data\(11),
	datad => \inst|nios2|M_alu_result\(11),
	combout => \inst|nios2|D_src2_reg[11]~93_combout\);

-- Location: LCCOMB_X16_Y15_N24
\inst|nios2|D_src1_reg[11]~93\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|E_src1[10]~0_combout\,
	datab => \inst|nios2|E_src1[10]~1_combout\,
	datac => \inst|nios2|kernel_nios2_register_bank_a|the_altsyncram|auto_generated|q_b\(11),
	datad => \inst|nios2|A_wr_data_unfiltered[11]~116_combout\,
	combout => \inst|nios2|D_src1_reg[11]~93_combout\);

-- Location: LCCOMB_X16_Y15_N26
\inst|nios2|D_src1_reg[11]~94\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|M_alu_result\(11),
	datab => \inst|nios2|E_src1[10]~1_combout\,
	datac => \inst|nios2|W_wr_data\(11),
	datad => \inst|nios2|D_src1_reg[11]~93_combout\,
	combout => \inst|nios2|D_src1_reg[11]~94_combout\);

-- Location: LCCOMB_X18_Y10_N14
\inst|nios2|Equal264~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010000100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|M_alu_result\(6),
	datab => \inst|nios2|A_mem_baddr\(5),
	datac => \inst|nios2|A_mem_baddr\(6),
	datad => \inst|nios2|M_alu_result\(5),
	combout => \inst|nios2|Equal264~0_combout\);

-- Location: LCCOMB_X19_Y10_N20
\inst|nios2|Equal264~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010000100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|M_alu_result\(7),
	datab => \inst|nios2|M_alu_result\(8),
	datac => \inst|nios2|A_mem_baddr\(7),
	datad => \inst|nios2|A_mem_baddr\(8),
	combout => \inst|nios2|Equal264~1_combout\);

-- Location: LCCOMB_X19_Y10_N0
\inst|nios2|Equal264~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010000100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|A_mem_baddr\(10),
	datab => \inst|nios2|M_alu_result\(9),
	datac => \inst|nios2|M_alu_result\(10),
	datad => \inst|nios2|A_mem_baddr\(9),
	combout => \inst|nios2|Equal264~2_combout\);

-- Location: LCCOMB_X19_Y10_N18
\inst|nios2|Equal264~3\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|Equal264~0_combout\,
	datab => \inst|nios2|Equal264~1_combout\,
	datad => \inst|nios2|Equal264~2_combout\,
	combout => \inst|nios2|Equal264~3_combout\);

-- Location: LCCOMB_X18_Y8_N0
\inst|nios2|M_dc_dirty\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|A_dc_valid_st_cache_hit~q\,
	datac => \inst|nios2|kernel_nios2_dc_tag|the_altsyncram|auto_generated|q_b\(17),
	datad => \inst|nios2|Equal264~3_combout\,
	combout => \inst|nios2|M_dc_dirty~combout\);

-- Location: LCCOMB_X12_Y12_N4
\inst|nios2|D_ctrl_alu_force_xor~3\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|D_iw\(5),
	datab => \inst|nios2|D_iw\(1),
	datac => \inst|nios2|D_iw\(4),
	datad => \inst|nios2|D_iw\(2),
	combout => \inst|nios2|D_ctrl_alu_force_xor~3_combout\);

-- Location: FF_X13_Y19_N13
\inst|nios2|D_pc_plus_one[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|F_pc_plus_one[18]~36_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|nios2|F_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|D_pc_plus_one\(18));

-- Location: FF_X13_Y19_N7
\inst|nios2|D_pc_plus_one[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|F_pc_plus_one[15]~30_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|nios2|F_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|D_pc_plus_one\(15));

-- Location: LCCOMB_X12_Y12_N30
\inst|nios2|E_ctrl_br_cond_nxt~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|D_iw\(5),
	datab => \inst|nios2|D_iw\(3),
	datac => \inst|nios2|D_iw\(4),
	datad => \inst|nios2|D_iw\(2),
	combout => \inst|nios2|E_ctrl_br_cond_nxt~0_combout\);

-- Location: FF_X13_Y20_N21
\inst|nios2|D_pc_plus_one[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|F_pc_plus_one[6]~12_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|nios2|F_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|D_pc_plus_one\(6));

-- Location: FF_X13_Y20_N19
\inst|nios2|D_pc_plus_one[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|F_pc_plus_one[5]~10_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|nios2|F_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|D_pc_plus_one\(5));

-- Location: FF_X13_Y20_N9
\inst|nios2|D_pc_plus_one[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|F_pc_plus_one[0]~0_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|nios2|F_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|D_pc_plus_one\(0));

-- Location: LCCOMB_X31_Y6_N22
\inst|sdram|Selector18~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sdram|Selector18~0_combout\ = (\inst|sdram|i_next.111~q\ & ((\inst|sdram|i_state.101~q\) # ((\inst|sdram|i_state.011~q\) # (!\inst|sdram|i_state.000~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|sdram|i_state.101~q\,
	datab => \inst|sdram|i_next.111~q\,
	datac => \inst|sdram|i_state.011~q\,
	datad => \inst|sdram|i_state.000~q\,
	combout => \inst|sdram|Selector18~0_combout\);

-- Location: LCCOMB_X31_Y6_N2
\inst|sdram|Selector18~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sdram|Selector18~1_combout\ = (\inst|sdram|Selector18~0_combout\) # ((\inst|sdram|Add1~0_combout\ & (\inst|sdram|i_state.010~q\ & \inst|sdram|i_refs\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|sdram|Add1~0_combout\,
	datab => \inst|sdram|i_state.010~q\,
	datac => \inst|sdram|Selector18~0_combout\,
	datad => \inst|sdram|i_refs\(2),
	combout => \inst|sdram|Selector18~1_combout\);

-- Location: FF_X12_Y9_N21
\inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_oci_break|break_readreg[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_oci_break|break_readreg~2_combout\,
	ena => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_oci_break|break_readreg\(2));

-- Location: LCCOMB_X13_Y9_N12
\inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_tck|sr~16\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\,
	datab => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_ocimem|MonDReg\(2),
	datac => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_oci_break|break_readreg\(2),
	combout => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_tck|sr~16_combout\);

-- Location: LCCOMB_X23_Y9_N2
\inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_ocimem|comb~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cmd_xbar_mux|src_data\(46),
	datac => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_ocimem|comb~0_combout\,
	combout => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_ocimem|comb~1_combout\);

-- Location: FF_X10_Y9_N31
\inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_sysclk|jdo[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_tck|sr\(25),
	sload => VCC,
	ena => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_sysclk|jdo\(25));

-- Location: LCCOMB_X10_Y9_N30
\inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_oci_debug|always1~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_sysclk|take_action_ocimem_a~0_combout\,
	datab => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_sysclk|jdo\(34),
	datac => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_sysclk|jdo\(25),
	datad => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_sysclk|jdo\(35),
	combout => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_oci_debug|always1~0_combout\);

-- Location: FF_X16_Y6_N5
\inst|jtag_uart|kernel_jtag_uart_alt_jtag_atlantic|td_shift[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst|jtag_uart|kernel_jtag_uart_alt_jtag_atlantic|td_shift~12_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	ena => \inst|jtag_uart|kernel_jtag_uart_alt_jtag_atlantic|td_shift[0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|jtag_uart|kernel_jtag_uart_alt_jtag_atlantic|td_shift\(3));

-- Location: LCCOMB_X16_Y6_N14
\inst|jtag_uart|kernel_jtag_uart_alt_jtag_atlantic|td_shift~9\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|jtag_uart|kernel_jtag_uart_alt_jtag_atlantic|rdata\(0),
	datac => \inst|jtag_uart|kernel_jtag_uart_alt_jtag_atlantic|td_shift\(3),
	datad => \inst|jtag_uart|kernel_jtag_uart_alt_jtag_atlantic|count\(9),
	combout => \inst|jtag_uart|kernel_jtag_uart_alt_jtag_atlantic|td_shift~9_combout\);

-- Location: LCCOMB_X16_Y6_N30
\inst|jtag_uart|kernel_jtag_uart_alt_jtag_atlantic|td_shift~10\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|jtag_uart|kernel_jtag_uart_alt_jtag_atlantic|td_shift~6_combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	datac => \inst|jtag_uart|kernel_jtag_uart_alt_jtag_atlantic|td_shift~9_combout\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~q\,
	combout => \inst|jtag_uart|kernel_jtag_uart_alt_jtag_atlantic|td_shift~10_combout\);

-- Location: FF_X17_Y6_N3
\inst|jtag_uart|kernel_jtag_uart_alt_jtag_atlantic|read_req\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	asdata => \inst|jtag_uart|kernel_jtag_uart_alt_jtag_atlantic|td_shift\(9),
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	sload => VCC,
	ena => \inst|jtag_uart|kernel_jtag_uart_alt_jtag_atlantic|write_stalled~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|jtag_uart|kernel_jtag_uart_alt_jtag_atlantic|read_req~q\);

-- Location: LCCOMB_X13_Y6_N22
\inst|jtag_uart|kernel_jtag_uart_alt_jtag_atlantic|count~4\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	datad => \inst|jtag_uart|kernel_jtag_uart_alt_jtag_atlantic|count\(9),
	combout => \inst|jtag_uart|kernel_jtag_uart_alt_jtag_atlantic|count~4_combout\);

-- Location: LCCOMB_X22_Y8_N28
\inst|width_adapter|out_data[7]~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|width_adapter|out_data[7]~32_combout\ = (\inst|width_adapter|use_reg~q\ & (((\inst|width_adapter|data_reg\(7))))) # (!\inst|width_adapter|use_reg~q\ & (\inst|cmd_xbar_mux_001|saved_grant\(1) & ((\inst|nios2|d_writedata\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cmd_xbar_mux_001|saved_grant\(1),
	datab => \inst|width_adapter|use_reg~q\,
	datac => \inst|width_adapter|data_reg\(7),
	datad => \inst|nios2|d_writedata\(7),
	combout => \inst|width_adapter|out_data[7]~32_combout\);

-- Location: LCCOMB_X25_Y9_N22
\inst|nios2|Add15~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|A_dc_rd_addr_cnt\(2),
	datac => \inst|nios2|A_dc_rd_addr_cnt\(1),
	datad => \inst|nios2|A_dc_rd_addr_cnt\(0),
	combout => \inst|nios2|Add15~1_combout\);

-- Location: LCCOMB_X25_Y9_N12
\inst|nios2|A_dc_rd_addr_cnt_nxt[2]~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|Add15~1_combout\,
	datab => \inst|nios2|d_read~q\,
	datac => \inst|nios2|A_dc_wb_update_av_writedata~1_combout\,
	combout => \inst|nios2|A_dc_rd_addr_cnt_nxt[2]~1_combout\);

-- Location: FF_X10_Y19_N11
\inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][82]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~12_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|always2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][82]~q\);

-- Location: LCCOMB_X9_Y19_N26
\inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~6_combout\ = (\inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(2) & (\inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][82]~q\)) # 
-- (!\inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(2) & ((\inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(2),
	datac => \inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][82]~q\,
	datad => \inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~1_combout\,
	combout => \inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~6_combout\);

-- Location: FF_X9_Y19_N23
\inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][57]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~16_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|always1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][57]~q\);

-- Location: LCCOMB_X9_Y19_N2
\inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~10_combout\ = (\inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][57]~q\) # (!\inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][57]~q\,
	datac => \inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	combout => \inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~10_combout\);

-- Location: LCCOMB_X8_Y19_N22
\inst|sdram_s1_translator_avalon_universal_slave_0_agent|uncompressor|p1_burst_uncompress_address_offset[0]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sdram_s1_translator_avalon_universal_slave_0_agent|uncompressor|p1_burst_uncompress_address_offset\(0) = (\inst|sdram_s1_translator_avalon_universal_slave_0_agent|uncompressor|Add2~0_combout\ & 
-- \inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][54]~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|sdram_s1_translator_avalon_universal_slave_0_agent|uncompressor|Add2~0_combout\,
	datad => \inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][54]~q\,
	combout => \inst|sdram_s1_translator_avalon_universal_slave_0_agent|uncompressor|p1_burst_uncompress_address_offset\(0));

-- Location: FF_X14_Y13_N13
\inst|nios2|ic_tag_clr_valid_bits\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|ic_tag_clr_valid_bits_nxt~combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|ic_tag_clr_valid_bits~q\);

-- Location: LCCOMB_X14_Y13_N6
\inst|nios2|ic_tag_wren\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|nios2|i_readdatavalid_d1~q\,
	datad => \inst|nios2|ic_tag_clr_valid_bits~q\,
	combout => \inst|nios2|ic_tag_wren~combout\);

-- Location: LCCOMB_X12_Y18_N16
\inst|nios2|F_ic_tag_rd_addr_nxt[2]~8\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|F_pc[24]~1_combout\,
	datab => \inst|nios2|F_pc[24]~0_combout\,
	datac => \inst|nios2|D_pc\(5),
	datad => \inst|nios2|D_br_taken_waddr_partial\(5),
	combout => \inst|nios2|F_ic_tag_rd_addr_nxt[2]~8_combout\);

-- Location: LCCOMB_X12_Y20_N24
\inst|nios2|F_ic_tag_rd_addr_nxt[3]~12\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|F_pc_plus_one[6]~12_combout\,
	datab => \inst|nios2|F_pc[24]~0_combout\,
	datac => \inst|nios2|D_br_taken_waddr_partial\(6),
	datad => \inst|nios2|F_pc[24]~1_combout\,
	combout => \inst|nios2|F_ic_tag_rd_addr_nxt[3]~12_combout\);

-- Location: LCCOMB_X12_Y20_N4
\inst|nios2|F_ic_tag_rd_addr_nxt[3]~13\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|F_pc[24]~1_combout\,
	datab => \inst|nios2|D_iw\(12),
	datac => \inst|nios2|D_pc\(6),
	datad => \inst|nios2|F_ic_tag_rd_addr_nxt[3]~12_combout\,
	combout => \inst|nios2|F_ic_tag_rd_addr_nxt[3]~13_combout\);

-- Location: LCCOMB_X16_Y21_N10
\inst|nios2|F_ic_tag_rd_addr_nxt[3]~14\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|E_valid_jmp_indirect~q\,
	datab => \inst|nios2|E_src1\(8),
	datac => \inst|nios2|M_pipe_flush~q\,
	datad => \inst|nios2|F_ic_tag_rd_addr_nxt[3]~13_combout\,
	combout => \inst|nios2|F_ic_tag_rd_addr_nxt[3]~14_combout\);

-- Location: LCCOMB_X14_Y20_N6
\inst|nios2|F_ic_tag_rd_addr_nxt[4]~16\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|F_pc[24]~1_combout\,
	datab => \inst|nios2|D_br_taken_waddr_partial\(7),
	datac => \inst|nios2|D_pc\(7),
	datad => \inst|nios2|F_pc[24]~0_combout\,
	combout => \inst|nios2|F_ic_tag_rd_addr_nxt[4]~16_combout\);

-- Location: LCCOMB_X14_Y20_N12
\inst|nios2|F_ic_tag_rd_addr_nxt[4]~17\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|F_ic_tag_rd_addr_nxt[4]~16_combout\,
	datab => \inst|nios2|F_pc[24]~0_combout\,
	datac => \inst|nios2|D_iw\(13),
	datad => \inst|nios2|F_pc_plus_one[7]~14_combout\,
	combout => \inst|nios2|F_ic_tag_rd_addr_nxt[4]~17_combout\);

-- Location: LCCOMB_X14_Y20_N22
\inst|nios2|F_ic_tag_rd_addr_nxt[4]~18\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|F_ic_tag_rd_addr_nxt[4]~17_combout\,
	datab => \inst|nios2|E_valid_jmp_indirect~q\,
	datac => \inst|nios2|M_pipe_flush~q\,
	datad => \inst|nios2|E_src1\(9),
	combout => \inst|nios2|F_ic_tag_rd_addr_nxt[4]~18_combout\);

-- Location: LCCOMB_X11_Y19_N6
\inst|nios2|F_pc_nxt~18\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|F_pc_plus_one[16]~32_combout\,
	datab => \inst|nios2|F_pc[24]~1_combout\,
	datac => \inst|nios2|Add1~14_combout\,
	datad => \inst|nios2|F_pc[24]~0_combout\,
	combout => \inst|nios2|F_pc_nxt~18_combout\);

-- Location: LCCOMB_X11_Y19_N26
\inst|nios2|F_pc_nxt~19\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|F_pc_nxt~18_combout\,
	datab => \inst|nios2|D_iw\(22),
	datac => \inst|nios2|D_pc\(16),
	datad => \inst|nios2|F_pc[24]~1_combout\,
	combout => \inst|nios2|F_pc_nxt~19_combout\);

-- Location: LCCOMB_X14_Y17_N6
\inst|nios2|F_pc_nxt~24\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|F_pc_plus_one[18]~36_combout\,
	datab => \inst|nios2|Add1~18_combout\,
	datac => \inst|nios2|F_pc[24]~1_combout\,
	datad => \inst|nios2|F_pc[24]~0_combout\,
	combout => \inst|nios2|F_pc_nxt~24_combout\);

-- Location: LCCOMB_X14_Y17_N30
\inst|nios2|F_pc_nxt~25\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|D_iw\(24),
	datab => \inst|nios2|F_pc[24]~1_combout\,
	datac => \inst|nios2|D_pc\(18),
	datad => \inst|nios2|F_pc_nxt~24_combout\,
	combout => \inst|nios2|F_pc_nxt~25_combout\);

-- Location: LCCOMB_X14_Y17_N12
\inst|nios2|F_pc_nxt~27\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|F_pc[24]~1_combout\,
	datab => \inst|nios2|D_iw\(25),
	datac => \inst|nios2|D_pc\(19),
	datad => \inst|nios2|F_pc[24]~0_combout\,
	combout => \inst|nios2|F_pc_nxt~27_combout\);

-- Location: LCCOMB_X11_Y19_N18
\inst|nios2|F_pc_nxt~30\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|Add1~22_combout\,
	datab => \inst|nios2|F_pc[24]~1_combout\,
	datac => \inst|nios2|F_pc_plus_one[20]~40_combout\,
	datad => \inst|nios2|F_pc[24]~0_combout\,
	combout => \inst|nios2|F_pc_nxt~30_combout\);

-- Location: LCCOMB_X11_Y19_N8
\inst|nios2|F_pc_nxt~31\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|D_iw\(26),
	datab => \inst|nios2|F_pc_nxt~30_combout\,
	datac => \inst|nios2|D_pc\(20),
	datad => \inst|nios2|F_pc[24]~1_combout\,
	combout => \inst|nios2|F_pc_nxt~31_combout\);

-- Location: LCCOMB_X13_Y18_N4
\inst|nios2|F_ic_data_rd_addr_nxt[2]~8\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|F_pc_plus_one[2]~4_combout\,
	datab => \inst|nios2|F_pc[24]~0_combout\,
	datac => \inst|nios2|F_pc[24]~1_combout\,
	datad => \inst|nios2|D_br_taken_waddr_partial\(2),
	combout => \inst|nios2|F_ic_data_rd_addr_nxt[2]~8_combout\);

-- Location: LCCOMB_X14_Y21_N24
\inst|nios2|F_ic_data_rd_addr_nxt[2]~9\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|F_ic_data_rd_addr_nxt[2]~8_combout\,
	datab => \inst|nios2|F_pc[24]~1_combout\,
	datac => \inst|nios2|D_pc\(2),
	datad => \inst|nios2|D_iw\(8),
	combout => \inst|nios2|F_ic_data_rd_addr_nxt[2]~9_combout\);

-- Location: LCCOMB_X14_Y21_N26
\inst|nios2|F_ic_data_rd_addr_nxt[2]~10\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|E_src1\(4),
	datab => \inst|nios2|M_pipe_flush~q\,
	datac => \inst|nios2|E_valid_jmp_indirect~q\,
	datad => \inst|nios2|F_ic_data_rd_addr_nxt[2]~9_combout\,
	combout => \inst|nios2|F_ic_data_rd_addr_nxt[2]~10_combout\);

-- Location: LCCOMB_X17_Y18_N28
\inst|nios2|F_pc_nxt~36\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|F_pc_plus_one[22]~44_combout\,
	datab => \inst|nios2|Add1~26_combout\,
	datac => \inst|nios2|F_pc[24]~0_combout\,
	datad => \inst|nios2|F_pc[24]~1_combout\,
	combout => \inst|nios2|F_pc_nxt~36_combout\);

-- Location: LCCOMB_X17_Y18_N4
\inst|nios2|F_pc_nxt~37\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|F_pc[24]~1_combout\,
	datab => \inst|nios2|F_pc_nxt~36_combout\,
	datac => \inst|nios2|D_pc\(22),
	datad => \inst|nios2|D_iw\(28),
	combout => \inst|nios2|F_pc_nxt~37_combout\);

-- Location: FF_X18_Y19_N7
\inst|nios2|D_iw[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|F_iw[29]~34_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|nios2|F_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|D_iw\(29));

-- Location: LCCOMB_X17_Y18_N10
\inst|nios2|F_pc_nxt~42\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|F_pc_plus_one[24]~48_combout\,
	datab => \inst|nios2|F_pc[24]~0_combout\,
	datac => \inst|nios2|Add1~30_combout\,
	datad => \inst|nios2|F_pc[24]~1_combout\,
	combout => \inst|nios2|F_pc_nxt~42_combout\);

-- Location: LCCOMB_X17_Y18_N8
\inst|nios2|F_pc_nxt~43\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|F_pc[24]~1_combout\,
	datab => \inst|nios2|D_iw\(30),
	datac => \inst|nios2|D_pc\(24),
	datad => \inst|nios2|F_pc_nxt~42_combout\,
	combout => \inst|nios2|F_pc_nxt~43_combout\);

-- Location: LCCOMB_X12_Y17_N22
\inst|nios2|E_regnum_a_cmp_F~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010000100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|kernel_nios2_ic_data|the_altsyncram|auto_generated|q_b\(30),
	datab => \inst|nios2|E_dst_regnum\(2),
	datac => \inst|nios2|E_dst_regnum\(3),
	datad => \inst|nios2|kernel_nios2_ic_data|the_altsyncram|auto_generated|q_b\(29),
	combout => \inst|nios2|E_regnum_a_cmp_F~1_combout\);

-- Location: LCCOMB_X12_Y17_N4
\inst|nios2|E_regnum_b_cmp_F~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000001001000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|E_dst_regnum\(3),
	datab => \inst|nios2|E_dst_regnum\(2),
	datac => \inst|nios2|kernel_nios2_ic_data|the_altsyncram|auto_generated|q_b\(24),
	datad => \inst|nios2|kernel_nios2_ic_data|the_altsyncram|auto_generated|q_b\(25),
	combout => \inst|nios2|E_regnum_b_cmp_F~1_combout\);

-- Location: LCCOMB_X11_Y14_N14
\inst|nios2|F_ctrl_implicit_dst_retaddr~8\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|kernel_nios2_ic_data|the_altsyncram|auto_generated|q_b\(5),
	datab => \inst|nios2|F_iw[16]~7_combout\,
	datac => \inst|nios2|kernel_nios2_ic_data|the_altsyncram|auto_generated|q_b\(4),
	datad => \inst|nios2|kernel_nios2_ic_data|the_altsyncram|auto_generated|q_b\(3),
	combout => \inst|nios2|F_ctrl_implicit_dst_retaddr~8_combout\);

-- Location: LCCOMB_X12_Y16_N22
\inst|nios2|D_regnum_a_cmp_F~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000001001000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|D_dst_regnum[1]~1_combout\,
	datab => \inst|nios2|D_dst_regnum[0]~6_combout\,
	datac => \inst|nios2|kernel_nios2_ic_data|the_altsyncram|auto_generated|q_b\(27),
	datad => \inst|nios2|kernel_nios2_ic_data|the_altsyncram|auto_generated|q_b\(28),
	combout => \inst|nios2|D_regnum_a_cmp_F~0_combout\);

-- Location: FF_X12_Y9_N23
\inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_oci_break|break_readreg[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_oci_break|break_readreg~3_combout\,
	ena => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_oci_break|break_readreg\(21));

-- Location: LCCOMB_X12_Y9_N2
\inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_tck|sr~18\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\,
	datab => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_ocimem|MonDReg\(21),
	datac => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_oci_break|break_readreg\(21),
	combout => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_tck|sr~18_combout\);

-- Location: LCCOMB_X13_Y7_N6
\inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_tck|sr~22\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|kernel_nios2_jtag_debug_module_phy|virtual_state_cdr~combout\,
	datab => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_tck|sr\(35),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~q\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\,
	combout => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_tck|sr~22_combout\);

-- Location: LCCOMB_X31_Y6_N28
\inst|sdram|Selector4~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sdram|Selector4~0_combout\ = (\inst|sdram|i_state.010~q\ & ((\inst|sdram|i_refs\(2) $ (\inst|sdram|Add1~0_combout\)))) # (!\inst|sdram|i_state.010~q\ & (\inst|sdram|i_state.000~q\ & (\inst|sdram|i_refs\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010110011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|sdram|i_state.000~q\,
	datab => \inst|sdram|i_state.010~q\,
	datac => \inst|sdram|i_refs\(2),
	datad => \inst|sdram|Add1~0_combout\,
	combout => \inst|sdram|Selector4~0_combout\);

-- Location: LCCOMB_X31_Y6_N30
\inst|sdram|Selector5~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sdram|Selector5~0_combout\ = (\inst|sdram|i_state.010~q\ & ((\inst|sdram|i_refs\(1) $ (\inst|sdram|i_refs\(0))))) # (!\inst|sdram|i_state.010~q\ & (\inst|sdram|i_state.000~q\ & (\inst|sdram|i_refs\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010110011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|sdram|i_state.000~q\,
	datab => \inst|sdram|i_state.010~q\,
	datac => \inst|sdram|i_refs\(1),
	datad => \inst|sdram|i_refs\(0),
	combout => \inst|sdram|Selector5~0_combout\);

-- Location: LCCOMB_X31_Y6_N8
\inst|sdram|Selector6~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sdram|Selector6~0_combout\ = (\inst|sdram|i_state.010~q\ & ((!\inst|sdram|i_refs\(0)))) # (!\inst|sdram|i_state.010~q\ & (\inst|sdram|i_state.000~q\ & \inst|sdram|i_refs\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|sdram|i_state.000~q\,
	datab => \inst|sdram|i_state.010~q\,
	datac => \inst|sdram|i_refs\(0),
	combout => \inst|sdram|Selector6~0_combout\);

-- Location: FF_X11_Y16_N23
\inst|nios2|A_wr_dst_reg_from_M\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|A_wr_dst_reg_from_M~0_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|nios2|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|A_wr_dst_reg_from_M~q\);

-- Location: LCCOMB_X11_Y16_N4
\inst|nios2|M_regnum_b_cmp_F~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|kernel_nios2_ic_data|the_altsyncram|auto_generated|q_b\(26),
	datac => \inst|nios2|M_dst_regnum\(4),
	datad => \inst|nios2|M_wr_dst_reg_from_E~q\,
	combout => \inst|nios2|M_regnum_b_cmp_F~2_combout\);

-- Location: LCCOMB_X11_Y16_N18
\inst|nios2|A_regnum_b_cmp_F~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010100101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|kernel_nios2_ic_data|the_altsyncram|auto_generated|q_b\(26),
	datac => \inst|nios2|A_dst_regnum_from_M\(4),
	datad => \inst|nios2|A_wr_dst_reg_from_M~q\,
	combout => \inst|nios2|A_regnum_b_cmp_F~2_combout\);

-- Location: FF_X24_Y16_N13
\inst|nios2|A_rot[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|A_rot~0_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|nios2|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|A_rot\(3));

-- Location: LCCOMB_X25_Y18_N26
\inst|nios2|A_shift_rot_result~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|A_rot_sel_fill0~q\,
	datab => \inst|nios2|A_rot_pass0~q\,
	datac => \inst|nios2|A_rot_mask\(3),
	combout => \inst|nios2|A_shift_rot_result~0_combout\);

-- Location: LCCOMB_X24_Y16_N22
\inst|nios2|A_shift_rot_result~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|nios2|A_shift_rot_result~0_combout\,
	datac => \inst|nios2|A_rot_fill_bit~q\,
	datad => \inst|nios2|A_rot\(3),
	combout => \inst|nios2|A_shift_rot_result~1_combout\);

-- Location: LCCOMB_X24_Y16_N18
\inst|nios2|M_inst_result[3]~3\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|kernel_nios2_dc_data|the_altsyncram|auto_generated|q_b\(3),
	datac => \inst|nios2|M_ctrl_mem~q\,
	datad => \inst|nios2|M_alu_result\(3),
	combout => \inst|nios2|M_inst_result[3]~3_combout\);

-- Location: LCCOMB_X19_Y12_N30
\inst|nios2|M_data_ram_ld_align_sign_bit~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|M_alu_result\(1),
	datab => \inst|nios2|kernel_nios2_dc_data|the_altsyncram|auto_generated|q_b\(23),
	datac => \inst|nios2|kernel_nios2_dc_data|the_altsyncram|auto_generated|q_b\(7),
	datad => \inst|nios2|M_data_ram_ld_align_sign_bit_16_hi~q\,
	combout => \inst|nios2|M_data_ram_ld_align_sign_bit~0_combout\);

-- Location: FF_X25_Y19_N11
\inst|nios2|A_rot[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|A_rot~1_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|nios2|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|A_rot\(10));

-- Location: LCCOMB_X12_Y17_N26
\inst|nios2|M_regnum_a_cmp_F~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000000001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|kernel_nios2_ic_data|the_altsyncram|auto_generated|q_b\(30),
	datab => \inst|nios2|M_dst_regnum\(3),
	datac => \inst|nios2|M_dst_regnum\(2),
	datad => \inst|nios2|kernel_nios2_ic_data|the_altsyncram|auto_generated|q_b\(29),
	combout => \inst|nios2|M_regnum_a_cmp_F~1_combout\);

-- Location: LCCOMB_X12_Y17_N20
\inst|nios2|A_regnum_a_cmp_F~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010000100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|kernel_nios2_ic_data|the_altsyncram|auto_generated|q_b\(30),
	datab => \inst|nios2|A_dst_regnum_from_M\(2),
	datac => \inst|nios2|A_dst_regnum_from_M\(3),
	datad => \inst|nios2|kernel_nios2_ic_data|the_altsyncram|auto_generated|q_b\(29),
	combout => \inst|nios2|A_regnum_a_cmp_F~1_combout\);

-- Location: LCCOMB_X18_Y12_N18
\inst|nios2|M_inst_result[24]~8\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|M_alu_result\(24),
	datac => \inst|nios2|M_ctrl_mem~q\,
	datad => \inst|nios2|kernel_nios2_dc_data|the_altsyncram|auto_generated|q_b\(24),
	combout => \inst|nios2|M_inst_result[24]~8_combout\);

-- Location: FF_X26_Y20_N17
\inst|nios2|A_rot[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|A_rot~4_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|nios2|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|A_rot\(7));

-- Location: LCCOMB_X25_Y18_N4
\inst|nios2|A_shift_rot_result~8\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|nios2|A_rot_pass0~q\,
	datac => \inst|nios2|A_rot_sel_fill0~q\,
	datad => \inst|nios2|A_rot_mask\(7),
	combout => \inst|nios2|A_shift_rot_result~8_combout\);

-- Location: LCCOMB_X25_Y18_N8
\inst|nios2|A_shift_rot_result~9\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|A_rot_fill_bit~q\,
	datac => \inst|nios2|A_shift_rot_result~8_combout\,
	datad => \inst|nios2|A_rot\(7),
	combout => \inst|nios2|A_shift_rot_result~9_combout\);

-- Location: LCCOMB_X19_Y12_N4
\inst|nios2|M_inst_result[15]~12\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|M_alu_result\(15),
	datab => \inst|nios2|M_ctrl_mem~q\,
	datad => \inst|nios2|kernel_nios2_dc_data|the_altsyncram|auto_generated|q_b\(15),
	combout => \inst|nios2|M_inst_result[15]~12_combout\);

-- Location: LCCOMB_X19_Y12_N6
\inst|nios2|M_inst_result[7]~13\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|nios2|M_ctrl_mem~q\,
	datac => \inst|nios2|kernel_nios2_dc_data|the_altsyncram|auto_generated|q_b\(7),
	datad => \inst|nios2|M_alu_result\(7),
	combout => \inst|nios2|M_inst_result[7]~13_combout\);

-- Location: LCCOMB_X25_Y18_N6
\inst|nios2|A_shift_rot_result~10\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|A_rot_sel_fill0~q\,
	datac => \inst|nios2|A_rot_pass0~q\,
	datad => \inst|nios2|A_rot_mask\(6),
	combout => \inst|nios2|A_shift_rot_result~10_combout\);

-- Location: LCCOMB_X18_Y12_N22
\inst|nios2|M_inst_result[14]~15\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|M_ctrl_mem~q\,
	datac => \inst|nios2|M_alu_result\(14),
	datad => \inst|nios2|kernel_nios2_dc_data|the_altsyncram|auto_generated|q_b\(14),
	combout => \inst|nios2|M_inst_result[14]~15_combout\);

-- Location: LCCOMB_X21_Y12_N28
\inst|nios2|M_inst_result[22]~16\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|nios2|M_alu_result\(22),
	datac => \inst|nios2|kernel_nios2_dc_data|the_altsyncram|auto_generated|q_b\(22),
	datad => \inst|nios2|M_ctrl_mem~q\,
	combout => \inst|nios2|M_inst_result[22]~16_combout\);

-- Location: LCCOMB_X16_Y11_N20
\inst|nios2|M_inst_result[6]~17\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|nios2|M_alu_result\(6),
	datac => \inst|nios2|M_ctrl_mem~q\,
	datad => \inst|nios2|kernel_nios2_dc_data|the_altsyncram|auto_generated|q_b\(6),
	combout => \inst|nios2|M_inst_result[6]~17_combout\);

-- Location: FF_X18_Y21_N13
\inst|nios2|A_rot[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|A_rot~6_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|nios2|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|A_rot\(5));

-- Location: LCCOMB_X16_Y12_N24
\inst|nios2|M_inst_result[5]~21\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|nios2|M_ctrl_mem~q\,
	datac => \inst|nios2|M_alu_result\(5),
	datad => \inst|nios2|kernel_nios2_dc_data|the_altsyncram|auto_generated|q_b\(5),
	combout => \inst|nios2|M_inst_result[5]~21_combout\);

-- Location: FF_X24_Y18_N25
\inst|nios2|A_rot[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|A_rot~7_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|nios2|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|A_rot\(4));

-- Location: LCCOMB_X24_Y18_N20
\inst|nios2|A_shift_rot_result~14\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|nios2|A_rot_sel_fill0~q\,
	datac => \inst|nios2|A_rot_mask\(4),
	datad => \inst|nios2|A_rot_pass0~q\,
	combout => \inst|nios2|A_shift_rot_result~14_combout\);

-- Location: LCCOMB_X24_Y18_N22
\inst|nios2|A_shift_rot_result~15\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|A_shift_rot_result~14_combout\,
	datab => \inst|nios2|A_rot\(4),
	datad => \inst|nios2|A_rot_fill_bit~q\,
	combout => \inst|nios2|A_shift_rot_result~15_combout\);

-- Location: FF_X25_Y19_N13
\inst|nios2|A_rot[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|A_rot~8_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|nios2|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|A_rot\(2));

-- Location: LCCOMB_X25_Y19_N30
\inst|nios2|A_shift_rot_result~16\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010001010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|A_rot_pass0~q\,
	datab => \inst|nios2|A_rot_sel_fill0~q\,
	datac => \inst|nios2|A_rot_mask\(2),
	combout => \inst|nios2|A_shift_rot_result~16_combout\);

-- Location: LCCOMB_X25_Y19_N18
\inst|nios2|A_shift_rot_result~17\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|nios2|A_rot_fill_bit~q\,
	datac => \inst|nios2|A_shift_rot_result~16_combout\,
	datad => \inst|nios2|A_rot\(2),
	combout => \inst|nios2|A_shift_rot_result~17_combout\);

-- Location: LCCOMB_X16_Y9_N6
\inst|nios2|A_dc_rd_data_cnt_nxt[0]~3\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111100001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|nios2|d_readdatavalid_d1~q\,
	datac => \inst|nios2|A_dc_rd_data_cnt\(0),
	datad => \inst|nios2|A_dc_fill_starting~0_combout\,
	combout => \inst|nios2|A_dc_rd_data_cnt_nxt[0]~3_combout\);

-- Location: LCCOMB_X18_Y9_N10
\inst|nios2|A_dc_xfer_rd_addr_done_nxt~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|A_dc_xfer_rd_addr_active~q\,
	datab => \inst|nios2|A_dc_xfer_rd_addr_offset\(2),
	datac => \inst|nios2|A_dc_xfer_rd_addr_offset\(1),
	datad => \inst|nios2|A_dc_xfer_rd_addr_offset\(0),
	combout => \inst|nios2|A_dc_xfer_rd_addr_done_nxt~0_combout\);

-- Location: FF_X16_Y8_N3
\inst|nios2|M_ctrl_dc_nowb_inv\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|E_ctrl_dc_nowb_inv~1_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|nios2|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|M_ctrl_dc_nowb_inv~q\);

-- Location: LCCOMB_X17_Y9_N6
\inst|nios2|dc_data_wr_port_addr[1]~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|M_alu_result\(3),
	datab => \inst|nios2|A_mem_baddr\(3),
	datac => \inst|nios2|A_en_d1~q\,
	datad => \inst|nios2|A_dc_valid_st_bypass_hit~q\,
	combout => \inst|nios2|dc_data_wr_port_addr[1]~2_combout\);

-- Location: LCCOMB_X16_Y9_N30
\inst|nios2|dc_data_rd_port_addr[3]~6\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|M_alu_result\(5),
	datac => \inst|nios2|A_mem_baddr\(5),
	datad => \inst|nios2|A_dc_xfer_rd_addr_active~q\,
	combout => \inst|nios2|dc_data_rd_port_addr[3]~6_combout\);

-- Location: LCCOMB_X25_Y12_N2
\inst|nios2|A_slow_ld_byte3_data_aligned_nxt[6]~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|A_ctrl_ld_signed~q\,
	datab => \inst|nios2|A_ld_align_byte2_byte3_fill~q\,
	datac => \inst|nios2|d_readdata_d1\(30),
	datad => \inst|nios2|A_slow_ld_data_sign_bit~2_combout\,
	combout => \inst|nios2|A_slow_ld_byte3_data_aligned_nxt[6]~1_combout\);

-- Location: LCCOMB_X25_Y18_N28
\inst|nios2|A_shift_rot_result~24\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|nios2|A_rot_sel_fill3~q\,
	datac => \inst|nios2|A_rot_mask\(6),
	datad => \inst|nios2|A_rot_pass3~q\,
	combout => \inst|nios2|A_shift_rot_result~24_combout\);

-- Location: FF_X23_Y16_N1
\inst|nios2|A_rot[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|A_rot~13_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|nios2|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|A_rot\(29));

-- Location: LCCOMB_X25_Y18_N16
\inst|nios2|A_shift_rot_result~26\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|nios2|A_rot_pass3~q\,
	datac => \inst|nios2|A_rot_sel_fill3~q\,
	datad => \inst|nios2|A_rot_mask\(5),
	combout => \inst|nios2|A_shift_rot_result~26_combout\);

-- Location: LCCOMB_X23_Y16_N14
\inst|nios2|A_shift_rot_result~27\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|A_shift_rot_result~26_combout\,
	datac => \inst|nios2|A_rot_fill_bit~q\,
	datad => \inst|nios2|A_rot\(29),
	combout => \inst|nios2|A_shift_rot_result~27_combout\);

-- Location: LCCOMB_X25_Y12_N30
\inst|nios2|A_slow_ld_byte3_data_aligned_nxt[2]~5\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|A_ctrl_ld_signed~q\,
	datab => \inst|nios2|A_slow_ld_data_sign_bit~2_combout\,
	datac => \inst|nios2|d_readdata_d1\(26),
	datad => \inst|nios2|A_ld_align_byte2_byte3_fill~q\,
	combout => \inst|nios2|A_slow_ld_byte3_data_aligned_nxt[2]~5_combout\);

-- Location: FF_X25_Y19_N27
\inst|nios2|A_rot[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|A_rot~16_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|nios2|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|A_rot\(26));

-- Location: FF_X21_Y21_N13
\inst|nios2|A_rot[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|A_rot~18_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|nios2|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|A_rot\(24));

-- Location: LCCOMB_X25_Y19_N22
\inst|nios2|A_shift_rot_result~36\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010101000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|A_rot_pass3~q\,
	datab => \inst|nios2|A_rot_sel_fill3~q\,
	datad => \inst|nios2|A_rot_mask\(0),
	combout => \inst|nios2|A_shift_rot_result~36_combout\);

-- Location: LCCOMB_X21_Y21_N28
\inst|nios2|A_shift_rot_result~37\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|A_rot_fill_bit~q\,
	datac => \inst|nios2|A_shift_rot_result~36_combout\,
	datad => \inst|nios2|A_rot\(24),
	combout => \inst|nios2|A_shift_rot_result~37_combout\);

-- Location: FF_X26_Y20_N31
\inst|nios2|A_rot[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|A_rot~19_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|nios2|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|A_rot\(23));

-- Location: LCCOMB_X25_Y17_N24
\inst|nios2|A_shift_rot_result~38\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010101010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|A_rot_pass2~q\,
	datac => \inst|nios2|A_rot_sel_fill2~q\,
	datad => \inst|nios2|A_rot_mask\(7),
	combout => \inst|nios2|A_shift_rot_result~38_combout\);

-- Location: LCCOMB_X25_Y17_N26
\inst|nios2|A_shift_rot_result~39\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|A_rot_fill_bit~q\,
	datab => \inst|nios2|A_shift_rot_result~38_combout\,
	datad => \inst|nios2|A_rot\(23),
	combout => \inst|nios2|A_shift_rot_result~39_combout\);

-- Location: LCCOMB_X25_Y14_N10
\inst|nios2|A_slow_ld_byte2_data_aligned_nxt[6]~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|A_ctrl_ld_signed~q\,
	datab => \inst|nios2|A_slow_ld_data_sign_bit~2_combout\,
	datac => \inst|nios2|A_ld_align_byte2_byte3_fill~q\,
	datad => \inst|nios2|d_readdata_d1\(22),
	combout => \inst|nios2|A_slow_ld_byte2_data_aligned_nxt[6]~1_combout\);

-- Location: LCCOMB_X25_Y14_N4
\inst|nios2|A_slow_ld_byte2_data_aligned_nxt[5]~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|A_ctrl_ld_signed~q\,
	datab => \inst|nios2|A_ld_align_byte2_byte3_fill~q\,
	datac => \inst|nios2|d_readdata_d1\(21),
	datad => \inst|nios2|A_slow_ld_data_sign_bit~2_combout\,
	combout => \inst|nios2|A_slow_ld_byte2_data_aligned_nxt[5]~2_combout\);

-- Location: FF_X18_Y21_N23
\inst|nios2|A_rot[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|A_rot~21_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|nios2|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|A_rot\(21));

-- Location: LCCOMB_X25_Y14_N30
\inst|nios2|A_slow_ld_byte2_data_aligned_nxt[4]~3\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|A_ctrl_ld_signed~q\,
	datab => \inst|nios2|A_slow_ld_data_sign_bit~2_combout\,
	datac => \inst|nios2|A_ld_align_byte2_byte3_fill~q\,
	datad => \inst|nios2|d_readdata_d1\(20),
	combout => \inst|nios2|A_slow_ld_byte2_data_aligned_nxt[4]~3_combout\);

-- Location: FF_X24_Y18_N3
\inst|nios2|A_rot[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|A_rot~22_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|nios2|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|A_rot\(20));

-- Location: LCCOMB_X24_Y18_N12
\inst|nios2|A_shift_rot_result~44\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|nios2|A_rot_mask\(4),
	datac => \inst|nios2|A_rot_sel_fill2~q\,
	datad => \inst|nios2|A_rot_pass2~q\,
	combout => \inst|nios2|A_shift_rot_result~44_combout\);

-- Location: LCCOMB_X24_Y18_N10
\inst|nios2|A_shift_rot_result~45\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|A_rot_fill_bit~q\,
	datab => \inst|nios2|A_rot\(20),
	datad => \inst|nios2|A_shift_rot_result~44_combout\,
	combout => \inst|nios2|A_shift_rot_result~45_combout\);

-- Location: LCCOMB_X25_Y14_N24
\inst|nios2|A_slow_ld_byte2_data_aligned_nxt[3]~4\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|d_readdata_d1\(19),
	datab => \inst|nios2|A_slow_ld_data_sign_bit~2_combout\,
	datac => \inst|nios2|A_ld_align_byte2_byte3_fill~q\,
	datad => \inst|nios2|A_ctrl_ld_signed~q\,
	combout => \inst|nios2|A_slow_ld_byte2_data_aligned_nxt[3]~4_combout\);

-- Location: FF_X24_Y16_N15
\inst|nios2|A_rot[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|A_rot~23_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|nios2|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|A_rot\(19));

-- Location: LCCOMB_X25_Y17_N20
\inst|nios2|A_shift_rot_result~46\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|nios2|A_rot_mask\(3),
	datac => \inst|nios2|A_rot_pass2~q\,
	datad => \inst|nios2|A_rot_sel_fill2~q\,
	combout => \inst|nios2|A_shift_rot_result~46_combout\);

-- Location: LCCOMB_X24_Y16_N0
\inst|nios2|A_shift_rot_result~47\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|nios2|A_rot\(19),
	datac => \inst|nios2|A_rot_fill_bit~q\,
	datad => \inst|nios2|A_shift_rot_result~46_combout\,
	combout => \inst|nios2|A_shift_rot_result~47_combout\);

-- Location: FF_X21_Y21_N23
\inst|nios2|A_rot[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|A_rot~25_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|nios2|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|A_rot\(17));

-- Location: LCCOMB_X25_Y17_N4
\inst|nios2|A_shift_rot_result~50\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|A_rot_sel_fill2~q\,
	datab => \inst|nios2|A_rot_mask\(1),
	datac => \inst|nios2|A_rot_pass2~q\,
	combout => \inst|nios2|A_shift_rot_result~50_combout\);

-- Location: LCCOMB_X25_Y17_N12
\inst|nios2|A_shift_rot_result~51\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|A_rot_fill_bit~q\,
	datac => \inst|nios2|A_rot\(17),
	datad => \inst|nios2|A_shift_rot_result~50_combout\,
	combout => \inst|nios2|A_shift_rot_result~51_combout\);

-- Location: LCCOMB_X24_Y13_N6
\inst|nios2|A_slow_ld_byte2_data_aligned_nxt[0]~7\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|A_ld_align_byte2_byte3_fill~q\,
	datab => \inst|nios2|A_ctrl_ld_signed~q\,
	datac => \inst|nios2|A_slow_ld_data_sign_bit~2_combout\,
	datad => \inst|nios2|d_readdata_d1\(16),
	combout => \inst|nios2|A_slow_ld_byte2_data_aligned_nxt[0]~7_combout\);

-- Location: FF_X25_Y19_N29
\inst|nios2|A_rot[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|A_rot~26_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|nios2|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|A_rot\(16));

-- Location: LCCOMB_X25_Y19_N6
\inst|nios2|A_shift_rot_result~52\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|A_rot_mask\(0),
	datab => \inst|nios2|A_rot_pass2~q\,
	datac => \inst|nios2|A_rot_sel_fill2~q\,
	combout => \inst|nios2|A_shift_rot_result~52_combout\);

-- Location: LCCOMB_X25_Y19_N24
\inst|nios2|A_shift_rot_result~53\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|nios2|A_rot\(16),
	datac => \inst|nios2|A_rot_fill_bit~q\,
	datad => \inst|nios2|A_shift_rot_result~52_combout\,
	combout => \inst|nios2|A_shift_rot_result~53_combout\);

-- Location: FF_X26_Y20_N1
\inst|nios2|A_rot[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|A_rot~27_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|nios2|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|A_rot\(15));

-- Location: LCCOMB_X26_Y18_N4
\inst|nios2|A_shift_rot_result~54\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|nios2|A_rot_mask\(7),
	datac => \inst|nios2|A_rot_pass1~q\,
	datad => \inst|nios2|A_rot_sel_fill1~q\,
	combout => \inst|nios2|A_shift_rot_result~54_combout\);

-- Location: LCCOMB_X25_Y15_N22
\inst|nios2|A_shift_rot_result~55\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|nios2|A_shift_rot_result~54_combout\,
	datac => \inst|nios2|A_rot_fill_bit~q\,
	datad => \inst|nios2|A_rot\(15),
	combout => \inst|nios2|A_shift_rot_result~55_combout\);

-- Location: FF_X23_Y16_N3
\inst|nios2|A_rot[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|A_rot~29_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|nios2|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|A_rot\(13));

-- Location: LCCOMB_X26_Y18_N22
\inst|nios2|A_shift_rot_result~58\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|nios2|A_rot_mask\(5),
	datac => \inst|nios2|A_rot_pass1~q\,
	datad => \inst|nios2|A_rot_sel_fill1~q\,
	combout => \inst|nios2|A_shift_rot_result~58_combout\);

-- Location: LCCOMB_X23_Y16_N10
\inst|nios2|A_shift_rot_result~59\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|nios2|A_shift_rot_result~58_combout\,
	datac => \inst|nios2|A_rot_fill_bit~q\,
	datad => \inst|nios2|A_rot\(13),
	combout => \inst|nios2|A_shift_rot_result~59_combout\);

-- Location: FF_X25_Y16_N23
\inst|nios2|A_rot[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|A_rot~30_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|nios2|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|A_rot\(12));

-- Location: FF_X26_Y20_N27
\inst|nios2|A_rot[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|A_rot~31_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|nios2|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|A_rot\(11));

-- Location: LCCOMB_X26_Y18_N24
\inst|nios2|A_shift_rot_result~62\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|A_rot_mask\(3),
	datac => \inst|nios2|A_rot_pass1~q\,
	datad => \inst|nios2|A_rot_sel_fill1~q\,
	combout => \inst|nios2|A_shift_rot_result~62_combout\);

-- Location: LCCOMB_X25_Y15_N12
\inst|nios2|A_shift_rot_result~63\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|A_rot_fill_bit~q\,
	datac => \inst|nios2|A_rot\(11),
	datad => \inst|nios2|A_shift_rot_result~62_combout\,
	combout => \inst|nios2|A_shift_rot_result~63_combout\);

-- Location: LCCOMB_X16_Y8_N10
\inst|nios2|E_ctrl_dc_nowb_inv~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|nios2|E_iw\(4),
	datac => \inst|nios2|E_iw\(2),
	datad => \inst|nios2|E_iw\(0),
	combout => \inst|nios2|E_ctrl_dc_nowb_inv~0_combout\);

-- Location: FF_X14_Y8_N31
\inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_oci_break|break_readreg[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_oci_break|break_readreg~4_combout\,
	ena => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_oci_break|break_readreg\(3));

-- Location: FF_X13_Y9_N21
\inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_sysclk|jdo[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_sysclk|jdo[2]~feeder_combout\,
	ena => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_sysclk|jdo\(2));

-- Location: LCCOMB_X12_Y9_N20
\inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_oci_break|break_readreg~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_sysclk|jdo\(36),
	datab => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_sysclk|jdo\(37),
	datac => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_sysclk|jdo\(2),
	datad => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	combout => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_oci_break|break_readreg~2_combout\);

-- Location: FF_X11_Y9_N31
\inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_tck|sr[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_tck|sr~48_combout\,
	ena => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_tck|sr[32]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_tck|sr\(25));

-- Location: FF_X25_Y6_N25
\inst|jtag_uart|the_kernel_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|jtag_uart|the_kernel_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|jtag_uart|the_kernel_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|jtag_uart|the_kernel_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(2));

-- Location: LCCOMB_X26_Y7_N30
\inst|jtag_uart|the_kernel_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|jtag_uart|the_kernel_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~1_combout\ = (\inst|jtag_uart|the_kernel_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(0) & 
-- (\inst|jtag_uart|the_kernel_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(2) & (\inst|jtag_uart|the_kernel_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(1) & 
-- \inst|jtag_uart|kernel_jtag_uart_alt_jtag_atlantic|t_ena~reg0_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|jtag_uart|the_kernel_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(0),
	datab => \inst|jtag_uart|the_kernel_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(2),
	datac => \inst|jtag_uart|the_kernel_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(1),
	datad => \inst|jtag_uart|kernel_jtag_uart_alt_jtag_atlantic|t_ena~reg0_q\,
	combout => \inst|jtag_uart|the_kernel_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~1_combout\);

-- Location: FF_X16_Y6_N9
\inst|jtag_uart|kernel_jtag_uart_alt_jtag_atlantic|td_shift[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst|jtag_uart|kernel_jtag_uart_alt_jtag_atlantic|td_shift~14_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	ena => \inst|jtag_uart|kernel_jtag_uart_alt_jtag_atlantic|td_shift[0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|jtag_uart|kernel_jtag_uart_alt_jtag_atlantic|td_shift\(4));

-- Location: LCCOMB_X16_Y6_N18
\inst|jtag_uart|kernel_jtag_uart_alt_jtag_atlantic|td_shift~11\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|jtag_uart|kernel_jtag_uart_alt_jtag_atlantic|count\(9),
	datac => \inst|jtag_uart|kernel_jtag_uart_alt_jtag_atlantic|td_shift\(4),
	datad => \inst|jtag_uart|kernel_jtag_uart_alt_jtag_atlantic|rdata\(1),
	combout => \inst|jtag_uart|kernel_jtag_uart_alt_jtag_atlantic|td_shift~11_combout\);

-- Location: LCCOMB_X16_Y6_N4
\inst|jtag_uart|kernel_jtag_uart_alt_jtag_atlantic|td_shift~12\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|jtag_uart|kernel_jtag_uart_alt_jtag_atlantic|td_shift~6_combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	datac => \inst|jtag_uart|kernel_jtag_uart_alt_jtag_atlantic|td_shift~11_combout\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~q\,
	combout => \inst|jtag_uart|kernel_jtag_uart_alt_jtag_atlantic|td_shift~12_combout\);

-- Location: LCCOMB_X26_Y8_N10
\inst|cmd_xbar_mux_001|src_payload~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cmd_xbar_mux_001|src_payload~6_combout\ = (\inst|cmd_xbar_mux_001|saved_grant\(1) & \inst|nios2|d_writedata\(25))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst|cmd_xbar_mux_001|saved_grant\(1),
	datad => \inst|nios2|d_writedata\(25),
	combout => \inst|cmd_xbar_mux_001|src_payload~6_combout\);

-- Location: FF_X18_Y11_N1
\inst|nios2|A_st_data[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|A_st_data[8]~feeder_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|nios2|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|A_st_data\(8));

-- Location: LCCOMB_X22_Y8_N4
\inst|cmd_xbar_mux_001|src_payload~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cmd_xbar_mux_001|src_payload~8_combout\ = (\inst|cmd_xbar_mux_001|saved_grant\(1) & \inst|nios2|d_writedata\(23))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cmd_xbar_mux_001|saved_grant\(1),
	datad => \inst|nios2|d_writedata\(23),
	combout => \inst|cmd_xbar_mux_001|src_payload~8_combout\);

-- Location: LCCOMB_X26_Y8_N12
\inst|cmd_xbar_mux_001|src_payload~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cmd_xbar_mux_001|src_payload~9_combout\ = (\inst|cmd_xbar_mux_001|saved_grant\(1) & \inst|nios2|d_writedata\(22))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|cmd_xbar_mux_001|saved_grant\(1),
	datac => \inst|nios2|d_writedata\(22),
	combout => \inst|cmd_xbar_mux_001|src_payload~9_combout\);

-- Location: LCCOMB_X26_Y8_N22
\inst|cmd_xbar_mux_001|src_payload~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cmd_xbar_mux_001|src_payload~10_combout\ = (\inst|nios2|d_writedata\(21) & \inst|cmd_xbar_mux_001|saved_grant\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|d_writedata\(21),
	datac => \inst|cmd_xbar_mux_001|saved_grant\(1),
	combout => \inst|cmd_xbar_mux_001|src_payload~10_combout\);

-- Location: FF_X10_Y19_N19
\inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][82]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~18_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|always3~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][82]~q\);

-- Location: LCCOMB_X10_Y19_N10
\inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~12_combout\ = (\inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(3) & ((\inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][82]~q\))) # 
-- (!\inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(3) & (\inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(3),
	datac => \inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~1_combout\,
	datad => \inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][82]~q\,
	combout => \inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~12_combout\);

-- Location: FF_X10_Y19_N25
\inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][54]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~21_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|always2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][54]~q\);

-- Location: FF_X10_Y19_N3
\inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][57]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~22_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|always2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][57]~q\);

-- Location: LCCOMB_X9_Y19_N22
\inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~16_combout\ = (\inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][57]~q\) # (!\inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(2),
	datad => \inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][57]~q\,
	combout => \inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~16_combout\);

-- Location: LCCOMB_X14_Y18_N22
\inst|nios2|M_pipe_flush_waddr_nxt[11]~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|E_ctrl_break~q\,
	datab => \inst|nios2|E_ctrl_crst~q\,
	datac => \inst|nios2|E_extra_pc\(11),
	datad => \inst|nios2|E_ctrl_exception~q\,
	combout => \inst|nios2|M_pipe_flush_waddr_nxt[11]~1_combout\);

-- Location: LCCOMB_X19_Y20_N12
\inst|nios2|M_pipe_flush_waddr_nxt[8]~7\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|E_ctrl_break~q\,
	datab => \inst|nios2|E_ctrl_exception~q\,
	datac => \inst|nios2|E_extra_pc\(8),
	datad => \inst|nios2|E_ctrl_crst~q\,
	combout => \inst|nios2|M_pipe_flush_waddr_nxt[8]~7_combout\);

-- Location: LCCOMB_X19_Y20_N6
\inst|nios2|M_pipe_flush_waddr_nxt[9]~8\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|E_ctrl_break~q\,
	datab => \inst|nios2|E_ctrl_exception~q\,
	datac => \inst|nios2|E_extra_pc\(9),
	datad => \inst|nios2|E_ctrl_crst~q\,
	combout => \inst|nios2|M_pipe_flush_waddr_nxt[9]~8_combout\);

-- Location: FF_X16_Y20_N23
\inst|nios2|E_pc[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|E_pc[9]~feeder_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|nios2|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|E_pc\(9));

-- Location: LCCOMB_X19_Y20_N14
\inst|nios2|M_pipe_flush_waddr_nxt[15]~12\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|E_ctrl_break~q\,
	datab => \inst|nios2|E_ctrl_exception~q\,
	datac => \inst|nios2|E_ctrl_crst~q\,
	datad => \inst|nios2|E_extra_pc\(15),
	combout => \inst|nios2|M_pipe_flush_waddr_nxt[15]~12_combout\);

-- Location: LCCOMB_X14_Y18_N10
\inst|nios2|M_pipe_flush_waddr_nxt[2]~21\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|E_ctrl_break~q\,
	datab => \inst|nios2|E_ctrl_crst~q\,
	datac => \inst|nios2|E_ctrl_exception~q\,
	datad => \inst|nios2|E_extra_pc\(2),
	combout => \inst|nios2|M_pipe_flush_waddr_nxt[2]~21_combout\);

-- Location: LCCOMB_X18_Y19_N6
\inst|nios2|F_iw[29]~34\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|nios2|F_iw[16]~7_combout\,
	datad => \inst|nios2|kernel_nios2_ic_data|the_altsyncram|auto_generated|q_b\(29),
	combout => \inst|nios2|F_iw[29]~34_combout\);

-- Location: FF_X13_Y14_N17
\inst|nios2|M_iw[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \inst|nios2|E_iw\(8),
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \inst|nios2|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|M_iw\(8));

-- Location: FF_X14_Y14_N31
\inst|nios2|A_bstatus_reg_pie\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|A_bstatus_reg_pie_inst_nxt~1_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|nios2|always132~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|A_bstatus_reg_pie~q\);

-- Location: FF_X23_Y9_N27
\inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_avalon_reg|oci_ienable[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_avalon_reg|oci_ienable[0]~0_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_avalon_reg|take_action_oci_intr_mask_reg~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_avalon_reg|oci_ienable\(0));

-- Location: LCCOMB_X12_Y11_N20
\inst|nios2|F_ctrl_implicit_dst_eretaddr~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|F_iw[16]~17_combout\,
	datab => \inst|nios2|F_iw[14]~37_combout\,
	datac => \inst|nios2|F_iw[12]~18_combout\,
	datad => \inst|nios2|F_iw[15]~15_combout\,
	combout => \inst|nios2|F_ctrl_implicit_dst_eretaddr~2_combout\);

-- Location: LCCOMB_X13_Y18_N30
\inst|nios2|F_ctrl_implicit_dst_eretaddr~3\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|F_iw[16]~7_combout\,
	datab => \inst|nios2|kernel_nios2_ic_data|the_altsyncram|auto_generated|q_b\(16),
	datac => \inst|nios2|kernel_nios2_ic_data|the_altsyncram|auto_generated|q_b\(11),
	datad => \inst|nios2|kernel_nios2_ic_data|the_altsyncram|auto_generated|q_b\(12),
	combout => \inst|nios2|F_ctrl_implicit_dst_eretaddr~3_combout\);

-- Location: LCCOMB_X12_Y11_N30
\inst|nios2|F_ctrl_implicit_dst_eretaddr~4\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|F_ctrl_implicit_dst_eretaddr~2_combout\,
	datab => \inst|nios2|F_iw[15]~15_combout\,
	datac => \inst|nios2|F_ctrl_implicit_dst_eretaddr~3_combout\,
	datad => \inst|nios2|F_iw[14]~37_combout\,
	combout => \inst|nios2|F_ctrl_implicit_dst_eretaddr~4_combout\);

-- Location: FF_X18_Y21_N9
\inst|nios2|M_ctrl_br_cond\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \inst|nios2|E_ctrl_br_cond~q\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \inst|nios2|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|M_ctrl_br_cond~q\);

-- Location: LCCOMB_X18_Y21_N8
\inst|nios2|M_bht_wr_en_unfiltered\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|M_valid_from_E~q\,
	datac => \inst|nios2|M_ctrl_br_cond~q\,
	combout => \inst|nios2|M_bht_wr_en_unfiltered~combout\);

-- Location: FF_X12_Y8_N21
\inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_oci_break|break_readreg[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_oci_break|break_readreg~5_combout\,
	ena => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_oci_break|break_readreg\(22));

-- Location: LCCOMB_X12_Y8_N0
\inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_tck|sr~31\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_oci_break|break_readreg\(22),
	datac => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_ocimem|MonDReg\(22),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\,
	combout => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_tck|sr~31_combout\);

-- Location: LCCOMB_X12_Y9_N22
\inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_oci_break|break_readreg~3\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_sysclk|jdo\(36),
	datab => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	datac => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_sysclk|jdo\(21),
	datad => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_sysclk|jdo\(37),
	combout => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_oci_break|break_readreg~3_combout\);

-- Location: LCCOMB_X24_Y16_N12
\inst|nios2|A_rot~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|Mn_rot_step2\(3),
	datab => \inst|nios2|Mn_rot_step2\(19),
	datad => \inst|nios2|M_rot_rn\(4),
	combout => \inst|nios2|A_rot~0_combout\);

-- Location: LCCOMB_X22_Y9_N6
\inst|nios2|dc_data_wr_port_byte_en[3]~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|A_en_d1~q\,
	datab => \inst|nios2|M_mem_byte_en\(3),
	datac => \inst|nios2|A_mem_byte_en\(3),
	datad => \inst|nios2|A_dc_valid_st_bypass_hit~q\,
	combout => \inst|nios2|dc_data_wr_port_byte_en[3]~2_combout\);

-- Location: LCCOMB_X19_Y9_N26
\inst|nios2|dc_data_wr_port_data[11]~10\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|A_st_data\(11),
	datab => \inst|nios2|A_en_d1~q\,
	datac => \inst|nios2|M_st_data\(11),
	datad => \inst|nios2|A_dc_valid_st_bypass_hit~q\,
	combout => \inst|nios2|dc_data_wr_port_data[11]~10_combout\);

-- Location: LCCOMB_X22_Y9_N12
\inst|nios2|dc_data_wr_port_byte_en[1]~4\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|M_mem_byte_en\(1),
	datab => \inst|nios2|A_en_d1~q\,
	datac => \inst|nios2|A_mem_byte_en\(1),
	datad => \inst|nios2|A_dc_valid_st_bypass_hit~q\,
	combout => \inst|nios2|dc_data_wr_port_byte_en[1]~4_combout\);

-- Location: LCCOMB_X22_Y9_N10
\inst|nios2|dc_data_wr_port_byte_en[2]~6\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|M_mem_byte_en\(2),
	datab => \inst|nios2|A_en_d1~q\,
	datac => \inst|nios2|A_mem_byte_en\(2),
	datad => \inst|nios2|A_dc_valid_st_bypass_hit~q\,
	combout => \inst|nios2|dc_data_wr_port_byte_en[2]~6_combout\);

-- Location: LCCOMB_X25_Y10_N26
\inst|rsp_xbar_mux_001|src_payload~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|rsp_xbar_mux_001|src_payload~0_combout\ = (\inst|nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][84]~q\ & (\inst|nios2_jtag_debug_module_translator|read_latency_shift_reg\(0) & 
-- \inst|nios2_jtag_debug_module_translator|av_readdata_pre\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][84]~q\,
	datac => \inst|nios2_jtag_debug_module_translator|read_latency_shift_reg\(0),
	datad => \inst|nios2_jtag_debug_module_translator|av_readdata_pre\(3),
	combout => \inst|rsp_xbar_mux_001|src_payload~0_combout\);

-- Location: FF_X24_Y9_N29
\inst|pio_led_s1_translator|av_readdata_pre[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|pio_led|readdata[3]~0_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|pio_led_s1_translator|av_readdata_pre\(3));

-- Location: LCCOMB_X25_Y10_N12
\inst|rsp_xbar_mux_001|src_payload~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|rsp_xbar_mux_001|src_payload~2_combout\ = (\inst|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg\(0) & ((\inst|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(19)) # 
-- ((\inst|sysid_control_slave_translator|read_latency_shift_reg\(0) & \inst|sysid_control_slave_translator|av_readdata_pre\(30))))) # (!\inst|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg\(0) & 
-- (\inst|sysid_control_slave_translator|read_latency_shift_reg\(0) & (\inst|sysid_control_slave_translator|av_readdata_pre\(30))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg\(0),
	datab => \inst|sysid_control_slave_translator|read_latency_shift_reg\(0),
	datac => \inst|sysid_control_slave_translator|av_readdata_pre\(30),
	datad => \inst|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(19),
	combout => \inst|rsp_xbar_mux_001|src_payload~2_combout\);

-- Location: LCCOMB_X21_Y11_N26
\inst|nios2|dc_data_wr_port_data[31]~20\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|M_st_data\(31),
	datab => \inst|nios2|A_en_d1~q\,
	datac => \inst|nios2|A_st_data\(31),
	datad => \inst|nios2|A_dc_valid_st_bypass_hit~q\,
	combout => \inst|nios2|dc_data_wr_port_data[31]~20_combout\);

-- Location: FF_X26_Y12_N23
\inst|nios2_jtag_debug_module_translator|av_readdata_pre[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|the_kernel_nios2_nios2_oci|readdata[23]~6_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_jtag_debug_module_translator|av_readdata_pre\(23));

-- Location: FF_X28_Y12_N11
\inst|width_adapter_001|data_reg[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|width_adapter_001|data_reg~4_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|sdram_s1_translator_avalon_universal_slave_0_agent|rp_valid~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|width_adapter_001|data_reg\(7));

-- Location: LCCOMB_X25_Y19_N10
\inst|nios2|A_rot~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|nios2|Mn_rot_step2\(10),
	datac => \inst|nios2|M_rot_rn\(4),
	datad => \inst|nios2|Mn_rot_step2\(26),
	combout => \inst|nios2|A_rot~1_combout\);

-- Location: FF_X28_Y12_N7
\inst|width_adapter_001|data_reg[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|width_adapter_001|data_reg~5_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|sdram_s1_translator_avalon_universal_slave_0_agent|rp_valid~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|width_adapter_001|data_reg\(9));

-- Location: FF_X26_Y12_N31
\inst|nios2_jtag_debug_module_translator|av_readdata_pre[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|the_kernel_nios2_nios2_oci|readdata[24]~12_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_jtag_debug_module_translator|av_readdata_pre\(24));

-- Location: LCCOMB_X18_Y11_N30
\inst|nios2|dc_data_wr_port_data[8]~32\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|A_en_d1~q\,
	datab => \inst|nios2|A_st_data\(8),
	datac => \inst|nios2|M_st_data\(8),
	datad => \inst|nios2|A_dc_valid_st_bypass_hit~q\,
	combout => \inst|nios2|dc_data_wr_port_data[8]~32_combout\);

-- Location: LCCOMB_X26_Y20_N16
\inst|nios2|A_rot~4\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|Mn_rot_step2\(23),
	datab => \inst|nios2|Mn_rot_step2\(7),
	datad => \inst|nios2|M_rot_rn\(4),
	combout => \inst|nios2|A_rot~4_combout\);

-- Location: LCCOMB_X24_Y7_N16
\inst|rsp_xbar_mux_001|src_payload~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|rsp_xbar_mux_001|src_payload~29_combout\ = (\inst|sysid_control_slave_translator|av_readdata_pre\(30) & ((\inst|sysid_control_slave_translator|read_latency_shift_reg\(0)) # ((\inst|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(22) & 
-- \inst|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg\(0))))) # (!\inst|sysid_control_slave_translator|av_readdata_pre\(30) & (((\inst|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(22) & 
-- \inst|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|sysid_control_slave_translator|av_readdata_pre\(30),
	datab => \inst|sysid_control_slave_translator|read_latency_shift_reg\(0),
	datac => \inst|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(22),
	datad => \inst|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg\(0),
	combout => \inst|rsp_xbar_mux_001|src_payload~29_combout\);

-- Location: FF_X28_Y12_N3
\inst|width_adapter_001|data_reg[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|width_adapter_001|data_reg~8_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|sdram_s1_translator_avalon_universal_slave_0_agent|rp_valid~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|width_adapter_001|data_reg\(14));

-- Location: LCCOMB_X28_Y12_N12
\inst|width_adapter_001|out_data[14]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|width_adapter_001|out_data\(14) = (\inst|width_adapter_001|data_reg\(14)) # ((\inst|sdram|za_data\(14) & !\inst|sdram_s1_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[1]~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|sdram|za_data\(14),
	datac => \inst|sdram_s1_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[1]~0_combout\,
	datad => \inst|width_adapter_001|data_reg\(14),
	combout => \inst|width_adapter_001|out_data\(14));

-- Location: LCCOMB_X18_Y21_N12
\inst|nios2|A_rot~6\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|M_rot_rn\(4),
	datab => \inst|nios2|Mn_rot_step2\(5),
	datad => \inst|nios2|Mn_rot_step2\(21),
	combout => \inst|nios2|A_rot~6_combout\);

-- Location: FF_X28_Y13_N1
\inst|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|jtag_uart|av_readdata[5]~4_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(5));

-- Location: LCCOMB_X28_Y13_N10
\inst|rsp_xbar_mux_001|src_payload~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|rsp_xbar_mux_001|src_payload~36_combout\ = (\inst|sysid_control_slave_translator|read_latency_shift_reg\(0) & ((\inst|sysid_control_slave_translator|av_readdata_pre\(30)) # ((\inst|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg\(0) & 
-- \inst|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(5))))) # (!\inst|sysid_control_slave_translator|read_latency_shift_reg\(0) & (\inst|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg\(0) & 
-- ((\inst|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|sysid_control_slave_translator|read_latency_shift_reg\(0),
	datab => \inst|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg\(0),
	datac => \inst|sysid_control_slave_translator|av_readdata_pre\(30),
	datad => \inst|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(5),
	combout => \inst|rsp_xbar_mux_001|src_payload~36_combout\);

-- Location: FF_X24_Y11_N9
\inst|nios2_jtag_debug_module_translator|av_readdata_pre[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|the_kernel_nios2_nios2_oci|readdata[21]~18_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_jtag_debug_module_translator|av_readdata_pre\(21));

-- Location: FF_X23_Y9_N5
\inst|nios2_jtag_debug_module_translator|av_readdata_pre[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|the_kernel_nios2_nios2_oci|readdata[13]~19_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_jtag_debug_module_translator|av_readdata_pre\(13));

-- Location: FF_X26_Y6_N17
\inst|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[13]~21_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(13));

-- Location: LCCOMB_X26_Y11_N20
\inst|rsp_xbar_mux_001|src_payload~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|rsp_xbar_mux_001|src_payload~42_combout\ = (\inst|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg\(0) & ((\inst|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(13)) # ((\inst|sysid_control_slave_translator|av_readdata_pre\(30) 
-- & \inst|sysid_control_slave_translator|read_latency_shift_reg\(0))))) # (!\inst|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg\(0) & (\inst|sysid_control_slave_translator|av_readdata_pre\(30) & 
-- ((\inst|sysid_control_slave_translator|read_latency_shift_reg\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg\(0),
	datab => \inst|sysid_control_slave_translator|av_readdata_pre\(30),
	datac => \inst|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(13),
	datad => \inst|sysid_control_slave_translator|read_latency_shift_reg\(0),
	combout => \inst|rsp_xbar_mux_001|src_payload~42_combout\);

-- Location: LCCOMB_X24_Y18_N24
\inst|nios2|A_rot~7\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|Mn_rot_step2\(20),
	datab => \inst|nios2|Mn_rot_step2\(4),
	datad => \inst|nios2|M_rot_rn\(4),
	combout => \inst|nios2|A_rot~7_combout\);

-- Location: FF_X23_Y11_N7
\inst|nios2|A_st_data[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \inst|nios2|M_st_data\(20),
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \inst|nios2|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|A_st_data\(20));

-- Location: LCCOMB_X23_Y11_N6
\inst|nios2|dc_data_wr_port_data[20]~54\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|A_en_d1~q\,
	datab => \inst|nios2|M_st_data\(20),
	datac => \inst|nios2|A_st_data\(20),
	datad => \inst|nios2|A_dc_valid_st_bypass_hit~q\,
	combout => \inst|nios2|dc_data_wr_port_data[20]~54_combout\);

-- Location: LCCOMB_X23_Y11_N2
\inst|nios2|dc_data_wr_port_data[4]~56\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|A_st_data\(4),
	datab => \inst|nios2|A_en_d1~q\,
	datac => \inst|nios2|M_st_data\(4),
	datad => \inst|nios2|A_dc_valid_st_bypass_hit~q\,
	combout => \inst|nios2|dc_data_wr_port_data[4]~56_combout\);

-- Location: LCCOMB_X25_Y19_N12
\inst|nios2|A_rot~8\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|Mn_rot_step2\(18),
	datac => \inst|nios2|M_rot_rn\(4),
	datad => \inst|nios2|Mn_rot_step2\(2),
	combout => \inst|nios2|A_rot~8_combout\);

-- Location: FF_X21_Y10_N11
\inst|nios2|A_st_data[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \inst|nios2|M_st_data\(18),
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \inst|nios2|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|A_st_data\(18));

-- Location: LCCOMB_X21_Y10_N10
\inst|nios2|dc_data_wr_port_data[18]~58\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|M_st_data\(18),
	datab => \inst|nios2|A_en_d1~q\,
	datac => \inst|nios2|A_st_data\(18),
	datad => \inst|nios2|A_dc_valid_st_bypass_hit~q\,
	combout => \inst|nios2|dc_data_wr_port_data[18]~58_combout\);

-- Location: FF_X25_Y13_N21
\inst|width_adapter_001|data_reg[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|width_adapter_001|data_reg~13_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|sdram_s1_translator_avalon_universal_slave_0_agent|rp_valid~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|width_adapter_001|data_reg\(2));

-- Location: LCCOMB_X25_Y13_N6
\inst|width_adapter_001|out_data[2]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|width_adapter_001|out_data\(2) = (\inst|width_adapter_001|data_reg\(2)) # ((!\inst|sdram_s1_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[1]~0_combout\ & \inst|sdram|za_data\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|sdram_s1_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[1]~0_combout\,
	datac => \inst|sdram|za_data\(2),
	datad => \inst|width_adapter_001|data_reg\(2),
	combout => \inst|width_adapter_001|out_data\(2));

-- Location: LCCOMB_X25_Y13_N12
\inst|rsp_xbar_mux_001|src_payload~55\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|rsp_xbar_mux_001|src_payload~55_combout\ = (\inst|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg\(0) & ((\inst|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(18)) # 
-- ((\inst|sysid_control_slave_translator|read_latency_shift_reg\(0) & \inst|sysid_control_slave_translator|av_readdata_pre\(30))))) # (!\inst|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg\(0) & 
-- (\inst|sysid_control_slave_translator|read_latency_shift_reg\(0) & (\inst|sysid_control_slave_translator|av_readdata_pre\(30))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg\(0),
	datab => \inst|sysid_control_slave_translator|read_latency_shift_reg\(0),
	datac => \inst|sysid_control_slave_translator|av_readdata_pre\(30),
	datad => \inst|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(18),
	combout => \inst|rsp_xbar_mux_001|src_payload~55_combout\);

-- Location: FF_X24_Y7_N19
\inst|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|jtag_uart|av_readdata[0]~8_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(0));

-- Location: LCCOMB_X24_Y7_N12
\inst|rsp_xbar_mux_001|src_data[0]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|rsp_xbar_mux_001|src_data[0]~5_combout\ = (\inst|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg\(0) & ((\inst|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(0)) # ((\inst|sysid_control_slave_translator|av_readdata_pre\(30) & 
-- \inst|sysid_control_slave_translator|read_latency_shift_reg\(0))))) # (!\inst|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg\(0) & (\inst|sysid_control_slave_translator|av_readdata_pre\(30) & 
-- (\inst|sysid_control_slave_translator|read_latency_shift_reg\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg\(0),
	datab => \inst|sysid_control_slave_translator|av_readdata_pre\(30),
	datac => \inst|sysid_control_slave_translator|read_latency_shift_reg\(0),
	datad => \inst|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(0),
	combout => \inst|rsp_xbar_mux_001|src_data[0]~5_combout\);

-- Location: FF_X14_Y9_N17
\inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_oci_break|break_readreg[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_oci_break|break_readreg~6_combout\,
	ena => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_oci_break|break_readreg\(20));

-- Location: LCCOMB_X14_Y9_N28
\inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_tck|sr~33\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_ocimem|MonDReg\(20),
	datab => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_oci_break|break_readreg\(20),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\,
	combout => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_tck|sr~33_combout\);

-- Location: FF_X14_Y9_N15
\inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_oci_break|break_readreg[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_oci_break|break_readreg~7_combout\,
	ena => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_oci_break|break_readreg\(19));

-- Location: LCCOMB_X11_Y9_N6
\inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_tck|sr~35\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_ocimem|MonDReg\(19),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\,
	datad => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_oci_break|break_readreg\(19),
	combout => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_tck|sr~35_combout\);

-- Location: LCCOMB_X16_Y8_N2
\inst|nios2|E_ctrl_dc_nowb_inv~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|E_iw\(0),
	datab => \inst|nios2|E_iw\(3),
	datac => \inst|nios2|E_iw\(2),
	datad => \inst|nios2|E_iw\(4),
	combout => \inst|nios2|E_ctrl_dc_nowb_inv~1_combout\);

-- Location: LCCOMB_X23_Y16_N0
\inst|nios2|A_rot~13\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|nios2|Mn_rot_step2\(13),
	datac => \inst|nios2|Mn_rot_step2\(29),
	datad => \inst|nios2|M_rot_rn\(4),
	combout => \inst|nios2|A_rot~13_combout\);

-- Location: LCCOMB_X25_Y19_N26
\inst|nios2|A_rot~16\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|nios2|Mn_rot_step2\(10),
	datac => \inst|nios2|M_rot_rn\(4),
	datad => \inst|nios2|Mn_rot_step2\(26),
	combout => \inst|nios2|A_rot~16_combout\);

-- Location: LCCOMB_X21_Y21_N12
\inst|nios2|A_rot~18\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|nios2|Mn_rot_step2\(8),
	datac => \inst|nios2|M_rot_rn\(4),
	datad => \inst|nios2|Mn_rot_step2\(24),
	combout => \inst|nios2|A_rot~18_combout\);

-- Location: LCCOMB_X26_Y20_N30
\inst|nios2|A_rot~19\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|Mn_rot_step2\(23),
	datab => \inst|nios2|Mn_rot_step2\(7),
	datad => \inst|nios2|M_rot_rn\(4),
	combout => \inst|nios2|A_rot~19_combout\);

-- Location: LCCOMB_X18_Y21_N22
\inst|nios2|A_rot~21\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|M_rot_rn\(4),
	datab => \inst|nios2|Mn_rot_step2\(5),
	datad => \inst|nios2|Mn_rot_step2\(21),
	combout => \inst|nios2|A_rot~21_combout\);

-- Location: LCCOMB_X24_Y18_N2
\inst|nios2|A_rot~22\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|Mn_rot_step2\(20),
	datab => \inst|nios2|Mn_rot_step2\(4),
	datad => \inst|nios2|M_rot_rn\(4),
	combout => \inst|nios2|A_rot~22_combout\);

-- Location: LCCOMB_X24_Y16_N14
\inst|nios2|A_rot~23\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|Mn_rot_step2\(3),
	datab => \inst|nios2|Mn_rot_step2\(19),
	datad => \inst|nios2|M_rot_rn\(4),
	combout => \inst|nios2|A_rot~23_combout\);

-- Location: LCCOMB_X21_Y21_N22
\inst|nios2|A_rot~25\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|Mn_rot_step2\(17),
	datac => \inst|nios2|M_rot_rn\(4),
	datad => \inst|nios2|Mn_rot_step2\(1),
	combout => \inst|nios2|A_rot~25_combout\);

-- Location: LCCOMB_X25_Y19_N28
\inst|nios2|A_rot~26\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|Mn_rot_step2\(16),
	datac => \inst|nios2|M_rot_rn\(4),
	datad => \inst|nios2|Mn_rot_step2\(0),
	combout => \inst|nios2|A_rot~26_combout\);

-- Location: LCCOMB_X26_Y20_N0
\inst|nios2|A_rot~27\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|M_rot_rn\(4),
	datab => \inst|nios2|Mn_rot_step2\(15),
	datad => \inst|nios2|Mn_rot_step2\(31),
	combout => \inst|nios2|A_rot~27_combout\);

-- Location: LCCOMB_X23_Y16_N2
\inst|nios2|A_rot~29\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|nios2|Mn_rot_step2\(13),
	datac => \inst|nios2|Mn_rot_step2\(29),
	datad => \inst|nios2|M_rot_rn\(4),
	combout => \inst|nios2|A_rot~29_combout\);

-- Location: LCCOMB_X25_Y16_N22
\inst|nios2|A_rot~30\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|nios2|M_rot_rn\(4),
	datac => \inst|nios2|Mn_rot_step2\(12),
	datad => \inst|nios2|Mn_rot_step2\(28),
	combout => \inst|nios2|A_rot~30_combout\);

-- Location: LCCOMB_X26_Y20_N26
\inst|nios2|A_rot~31\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|nios2|Mn_rot_step2\(11),
	datac => \inst|nios2|Mn_rot_step2\(27),
	datad => \inst|nios2|M_rot_rn\(4),
	combout => \inst|nios2|A_rot~31_combout\);

-- Location: LCCOMB_X14_Y8_N30
\inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_oci_break|break_readreg~4\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_sysclk|jdo\(36),
	datab => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	datac => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_sysclk|jdo\(3),
	datad => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_sysclk|jdo\(37),
	combout => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_oci_break|break_readreg~4_combout\);

-- Location: FF_X12_Y8_N13
\inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_oci_break|break_readreg[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_oci_break|break_readreg~9_combout\,
	ena => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_oci_break|break_readreg\(25));

-- Location: LCCOMB_X11_Y7_N12
\inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_tck|sr~39\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_oci_break|break_readreg\(25),
	datac => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_ocimem|MonDReg\(25),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\,
	combout => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_tck|sr~39_combout\);

-- Location: FF_X14_Y9_N1
\inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_oci_break|break_readreg[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_oci_break|break_readreg~10_combout\,
	ena => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_oci_break|break_readreg\(26));

-- Location: FF_X14_Y9_N27
\inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_oci_break|break_readreg[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_oci_break|break_readreg~12_combout\,
	ena => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_oci_break|break_readreg\(16));

-- Location: LCCOMB_X11_Y9_N16
\inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_tck|sr~45\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_oci_break|break_readreg\(16),
	datab => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_ocimem|MonDReg\(16),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\,
	combout => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_tck|sr~45_combout\);

-- Location: FF_X12_Y9_N15
\inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_oci_break|break_readreg[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_oci_break|break_readreg~13_combout\,
	ena => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_oci_break|break_readreg\(24));

-- Location: LCCOMB_X12_Y9_N10
\inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_tck|sr~47\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\,
	datab => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_ocimem|MonDReg\(24),
	datac => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_oci_break|break_readreg\(24),
	combout => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_tck|sr~47_combout\);

-- Location: LCCOMB_X11_Y9_N30
\inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_tck|sr~48\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010111100100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_tck|sr~47_combout\,
	datab => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_tck|sr~19_combout\,
	datac => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|kernel_nios2_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	datad => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_tck|sr\(26),
	combout => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_tck|sr~48_combout\);

-- Location: LCCOMB_X26_Y7_N12
\inst|jtag_uart|the_kernel_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|jtag_uart|the_kernel_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~2_combout\ = ((\inst|jtag_uart|the_kernel_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(2)) # 
-- ((\inst|jtag_uart|the_kernel_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(1)) # (\inst|jtag_uart|the_kernel_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(3)))) # 
-- (!\inst|jtag_uart|the_kernel_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|jtag_uart|the_kernel_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(0),
	datab => \inst|jtag_uart|the_kernel_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(2),
	datac => \inst|jtag_uart|the_kernel_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(1),
	datad => \inst|jtag_uart|the_kernel_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(3),
	combout => \inst|jtag_uart|the_kernel_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~2_combout\);

-- Location: LCCOMB_X26_Y7_N6
\inst|jtag_uart|the_kernel_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|jtag_uart|the_kernel_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~3_combout\ = (\inst|jtag_uart|the_kernel_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(5)) # 
-- ((\inst|jtag_uart|the_kernel_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(4)) # ((\inst|jtag_uart|wr_rfifo~combout\) # 
-- (\inst|jtag_uart|the_kernel_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|jtag_uart|the_kernel_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(5),
	datab => \inst|jtag_uart|the_kernel_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(4),
	datac => \inst|jtag_uart|wr_rfifo~combout\,
	datad => \inst|jtag_uart|the_kernel_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~2_combout\,
	combout => \inst|jtag_uart|the_kernel_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~3_combout\);

-- Location: LCCOMB_X17_Y6_N16
\inst|jtag_uart|kernel_jtag_uart_alt_jtag_atlantic|td_shift~13\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|jtag_uart|kernel_jtag_uart_alt_jtag_atlantic|rdata\(2),
	datac => \inst|jtag_uart|kernel_jtag_uart_alt_jtag_atlantic|count\(9),
	datad => \inst|jtag_uart|kernel_jtag_uart_alt_jtag_atlantic|td_shift\(5),
	combout => \inst|jtag_uart|kernel_jtag_uart_alt_jtag_atlantic|td_shift~13_combout\);

-- Location: LCCOMB_X16_Y6_N8
\inst|jtag_uart|kernel_jtag_uart_alt_jtag_atlantic|td_shift~14\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|jtag_uart|kernel_jtag_uart_alt_jtag_atlantic|td_shift~6_combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	datac => \inst|jtag_uart|kernel_jtag_uart_alt_jtag_atlantic|td_shift~13_combout\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~q\,
	combout => \inst|jtag_uart|kernel_jtag_uart_alt_jtag_atlantic|td_shift~14_combout\);

-- Location: FF_X26_Y6_N7
\inst|jtag_uart|the_kernel_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|jtag_uart|the_kernel_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|jtag_uart|the_kernel_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|_~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|jtag_uart|the_kernel_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(2));

-- Location: LCCOMB_X26_Y6_N20
\inst|jtag_uart|the_kernel_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|jtag_uart|the_kernel_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~0_combout\ = (\inst|jtag_uart|the_kernel_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(4)) # 
-- ((\inst|jtag_uart|the_kernel_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(5)) # ((\inst|jtag_uart|the_kernel_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(1)) # 
-- (\inst|jtag_uart|the_kernel_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|jtag_uart|the_kernel_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(4),
	datab => \inst|jtag_uart|the_kernel_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(5),
	datac => \inst|jtag_uart|the_kernel_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(1),
	datad => \inst|jtag_uart|the_kernel_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(2),
	combout => \inst|jtag_uart|the_kernel_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~0_combout\);

-- Location: LCCOMB_X26_Y6_N22
\inst|jtag_uart|the_kernel_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|jtag_uart|the_kernel_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~1_combout\ = (((\inst|jtag_uart|the_kernel_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(3)) # 
-- (\inst|jtag_uart|the_kernel_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~0_combout\)) # (!\inst|jtag_uart|the_kernel_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(0))) # 
-- (!\inst|jtag_uart|r_val~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|jtag_uart|r_val~0_combout\,
	datab => \inst|jtag_uart|the_kernel_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(0),
	datac => \inst|jtag_uart|the_kernel_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(3),
	datad => \inst|jtag_uart|the_kernel_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~0_combout\,
	combout => \inst|jtag_uart|the_kernel_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~1_combout\);

-- Location: FF_X23_Y16_N29
\inst|nios2|E_src2_reg[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|E_src2_reg[13]~feeder_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|nios2|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|E_src2_reg\(13));

-- Location: FF_X16_Y15_N13
\inst|nios2|E_src2_reg[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|E_src2_reg[11]~feeder_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|nios2|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|E_src2_reg\(11));

-- Location: FF_X16_Y16_N3
\inst|nios2|E_src2_reg[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|E_src2[9]~9_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|nios2|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|E_src2_reg\(9));

-- Location: FF_X10_Y20_N11
\inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][82]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~24_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|always4~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][82]~q\);

-- Location: LCCOMB_X10_Y19_N18
\inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~18_combout\ = (\inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(4) & ((\inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][82]~q\))) # 
-- (!\inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(4) & (\inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(4),
	datac => \inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~1_combout\,
	datad => \inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][82]~q\,
	combout => \inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~18_combout\);

-- Location: FF_X10_Y19_N29
\inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][54]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~27_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|always3~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][54]~q\);

-- Location: LCCOMB_X10_Y19_N24
\inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~21_combout\ = (\inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(3) & (\inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][54]~q\)) # 
-- (!\inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(3) & (((\inst|cmd_xbar_mux_001|saved_grant\(1)) # (\inst|cmd_xbar_mux_001|saved_grant\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110111011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(3),
	datab => \inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][54]~q\,
	datac => \inst|cmd_xbar_mux_001|saved_grant\(1),
	datad => \inst|cmd_xbar_mux_001|saved_grant\(0),
	combout => \inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~21_combout\);

-- Location: FF_X10_Y19_N31
\inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][57]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~28_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|always3~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][57]~q\);

-- Location: LCCOMB_X10_Y19_N2
\inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~22_combout\ = (\inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][57]~q\) # (!\inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010111110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(3),
	datac => \inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][57]~q\,
	combout => \inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~22_combout\);

-- Location: FF_X13_Y14_N5
\inst|nios2|E_iw[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \inst|nios2|D_iw\(8),
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \inst|nios2|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|E_iw\(8));

-- Location: LCCOMB_X13_Y14_N8
\inst|nios2|A_bstatus_reg_pie_inst_nxt~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|M_alu_result\(0),
	datab => \inst|nios2|M_iw\(6),
	datac => \inst|nios2|A_bstatus_reg_pie~q\,
	datad => \inst|nios2|M_wrctl_bstatus~0_combout\,
	combout => \inst|nios2|A_bstatus_reg_pie_inst_nxt~0_combout\);

-- Location: LCCOMB_X14_Y14_N30
\inst|nios2|A_bstatus_reg_pie_inst_nxt~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|A_bstatus_reg_pie_inst_nxt~0_combout\,
	datab => \inst|nios2|M_ctrl_break~q\,
	datac => \inst|nios2|A_status_reg_pie~q\,
	combout => \inst|nios2|A_bstatus_reg_pie_inst_nxt~1_combout\);

-- Location: LCCOMB_X13_Y14_N16
\inst|nios2|M_wrctl_estatus\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|M_iw\(7),
	datab => \inst|nios2|M_iw\(6),
	datac => \inst|nios2|M_iw\(8),
	datad => \inst|nios2|M_ctrl_wrctl_inst~q\,
	combout => \inst|nios2|M_wrctl_estatus~combout\);

-- Location: LCCOMB_X13_Y14_N6
\inst|nios2|A_estatus_reg_pie_inst_nxt~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|M_alu_result\(0),
	datab => \inst|nios2|A_estatus_reg_pie~q\,
	datac => \inst|nios2|M_ctrl_exception~q\,
	datad => \inst|nios2|M_wrctl_estatus~combout\,
	combout => \inst|nios2|A_estatus_reg_pie_inst_nxt~0_combout\);

-- Location: LCCOMB_X28_Y7_N26
\inst|jtag_uart|LessThan1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|jtag_uart|LessThan1~0_combout\ = (\inst|jtag_uart|Add0~4_combout\ & ((\inst|jtag_uart|the_kernel_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(0)) # ((\inst|jtag_uart|Add0~0_combout\) # 
-- (\inst|jtag_uart|Add0~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|jtag_uart|the_kernel_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(0),
	datab => \inst|jtag_uart|Add0~4_combout\,
	datac => \inst|jtag_uart|Add0~0_combout\,
	datad => \inst|jtag_uart|Add0~2_combout\,
	combout => \inst|jtag_uart|LessThan1~0_combout\);

-- Location: LCCOMB_X12_Y8_N20
\inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_oci_break|break_readreg~5\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	datab => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_sysclk|jdo\(37),
	datac => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_sysclk|jdo\(36),
	datad => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_sysclk|jdo\(22),
	combout => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_oci_break|break_readreg~5_combout\);

-- Location: LCCOMB_X28_Y18_N0
\inst|nios2|Add8~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|nios2|E_ctrl_shift_rot_right~q\,
	datad => \inst|nios2|E_src2\(0),
	combout => \inst|nios2|Add8~2_combout\);

-- Location: LCCOMB_X24_Y9_N28
\inst|pio_led|readdata[3]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|pio_led|readdata[3]~0_combout\ = (!\inst|nios2|d_address_offset_field\(0) & (\inst|pio_led|data_out\(3) & !\inst|nios2|d_address_offset_field\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|nios2|d_address_offset_field\(0),
	datac => \inst|pio_led|data_out\(3),
	datad => \inst|nios2|d_address_offset_field\(1),
	combout => \inst|pio_led|readdata[3]~0_combout\);

-- Location: LCCOMB_X26_Y12_N22
\inst|nios2|the_kernel_nios2_nios2_oci|readdata[23]~6\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_ocimem|kernel_nios2_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a\(23),
	datab => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_avalon_reg|oci_reg_readdata~0_combout\,
	datac => \inst|cmd_xbar_mux|src_data\(46),
	combout => \inst|nios2|the_kernel_nios2_nios2_oci|readdata[23]~6_combout\);

-- Location: LCCOMB_X28_Y12_N10
\inst|width_adapter_001|data_reg~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|width_adapter_001|data_reg~4_combout\ = (!\inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][83]~q\ & (!\inst|sdram_s1_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[1]~0_combout\ & 
-- ((\inst|width_adapter_001|data_reg\(7)) # (\inst|sdram|za_data\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000100010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][83]~q\,
	datab => \inst|sdram_s1_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[1]~0_combout\,
	datac => \inst|width_adapter_001|data_reg\(7),
	datad => \inst|sdram|za_data\(7),
	combout => \inst|width_adapter_001|data_reg~4_combout\);

-- Location: LCCOMB_X28_Y12_N6
\inst|width_adapter_001|data_reg~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|width_adapter_001|data_reg~5_combout\ = (!\inst|sdram_s1_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[1]~0_combout\ & (!\inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][83]~q\ & 
-- ((\inst|sdram|za_data\(9)) # (\inst|width_adapter_001|data_reg\(9)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|sdram|za_data\(9),
	datab => \inst|sdram_s1_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[1]~0_combout\,
	datac => \inst|width_adapter_001|data_reg\(9),
	datad => \inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][83]~q\,
	combout => \inst|width_adapter_001|data_reg~5_combout\);

-- Location: LCCOMB_X26_Y12_N30
\inst|nios2|the_kernel_nios2_nios2_oci|readdata[24]~12\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cmd_xbar_mux|src_data\(46),
	datac => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_avalon_reg|oci_reg_readdata~0_combout\,
	datad => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_ocimem|kernel_nios2_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a\(24),
	combout => \inst|nios2|the_kernel_nios2_nios2_oci|readdata[24]~12_combout\);

-- Location: LCCOMB_X28_Y12_N2
\inst|width_adapter_001|data_reg~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|width_adapter_001|data_reg~8_combout\ = (!\inst|sdram_s1_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[1]~0_combout\ & (!\inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][83]~q\ & 
-- ((\inst|sdram|za_data\(14)) # (\inst|width_adapter_001|data_reg\(14)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|sdram|za_data\(14),
	datab => \inst|sdram_s1_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[1]~0_combout\,
	datac => \inst|width_adapter_001|data_reg\(14),
	datad => \inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][83]~q\,
	combout => \inst|width_adapter_001|data_reg~8_combout\);

-- Location: LCCOMB_X28_Y13_N0
\inst|jtag_uart|av_readdata[5]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|jtag_uart|av_readdata[5]~4_combout\ = (\inst|jtag_uart|read_0~q\ & \inst|jtag_uart|the_kernel_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|q_b\(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|jtag_uart|read_0~q\,
	datad => \inst|jtag_uart|the_kernel_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|q_b\(5),
	combout => \inst|jtag_uart|av_readdata[5]~4_combout\);

-- Location: LCCOMB_X24_Y11_N8
\inst|nios2|the_kernel_nios2_nios2_oci|readdata[21]~18\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_ocimem|kernel_nios2_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a\(21),
	datab => \inst|cmd_xbar_mux|src_data\(46),
	datad => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_avalon_reg|oci_reg_readdata~0_combout\,
	combout => \inst|nios2|the_kernel_nios2_nios2_oci|readdata[21]~18_combout\);

-- Location: LCCOMB_X23_Y9_N4
\inst|nios2|the_kernel_nios2_nios2_oci|readdata[13]~19\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_avalon_reg|oci_reg_readdata~0_combout\,
	datac => \inst|cmd_xbar_mux|src_data\(46),
	datad => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_ocimem|kernel_nios2_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a\(13),
	combout => \inst|nios2|the_kernel_nios2_nios2_oci|readdata[13]~19_combout\);

-- Location: FF_X17_Y17_N13
\inst|nios2|E_src2_reg[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|D_src2_reg[18]~102_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|nios2|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|E_src2_reg\(18));

-- Location: FF_X10_Y8_N23
\inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_oci_debug|monitor_go\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_oci_debug|monitor_go~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_oci_debug|monitor_go~q\);

-- Location: LCCOMB_X25_Y13_N20
\inst|width_adapter_001|data_reg~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|width_adapter_001|data_reg~13_combout\ = (!\inst|sdram_s1_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[1]~0_combout\ & (!\inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][83]~q\ & 
-- ((\inst|sdram|za_data\(2)) # (\inst|width_adapter_001|data_reg\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|sdram|za_data\(2),
	datab => \inst|sdram_s1_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[1]~0_combout\,
	datac => \inst|width_adapter_001|data_reg\(2),
	datad => \inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][83]~q\,
	combout => \inst|width_adapter_001|data_reg~13_combout\);

-- Location: LCCOMB_X13_Y14_N12
\inst|nios2|D_control_reg_rddata_muxed[0]~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|D_iw\(6),
	datab => \inst|nios2|A_ienable_reg_irq0~q\,
	datac => \inst|nios2|A_bstatus_reg_pie~q\,
	datad => \inst|nios2|D_iw\(7),
	combout => \inst|nios2|D_control_reg_rddata_muxed[0]~0_combout\);

-- Location: LCCOMB_X24_Y7_N18
\inst|jtag_uart|av_readdata[0]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|jtag_uart|av_readdata[0]~8_combout\ = (\inst|jtag_uart|read_0~q\ & ((\inst|jtag_uart|the_kernel_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|q_b\(0)))) # (!\inst|jtag_uart|read_0~q\ & (\inst|jtag_uart|ien_AF~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|jtag_uart|ien_AF~q\,
	datab => \inst|jtag_uart|read_0~q\,
	datad => \inst|jtag_uart|the_kernel_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|q_b\(0),
	combout => \inst|jtag_uart|av_readdata[0]~8_combout\);

-- Location: LCCOMB_X23_Y9_N12
\inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_avalon_reg|oci_reg_readdata~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|cmd_xbar_mux|src_data\(38),
	datac => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_avalon_reg|oci_ienable\(0),
	datad => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_avalon_reg|Equal0~2_combout\,
	combout => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_avalon_reg|oci_reg_readdata~1_combout\);

-- Location: FF_X14_Y8_N3
\inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_oci_break|break_readreg[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_oci_break|break_readreg~16_combout\,
	ena => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_oci_break|break_readreg\(17));

-- Location: LCCOMB_X10_Y8_N16
\inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_tck|sr~53\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_ocimem|MonDReg\(17),
	datab => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_oci_break|break_readreg\(17),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\,
	combout => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_tck|sr~53_combout\);

-- Location: LCCOMB_X14_Y9_N16
\inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_oci_break|break_readreg~6\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_sysclk|jdo\(36),
	datab => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_sysclk|jdo\(37),
	datac => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	datad => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_sysclk|jdo\(20),
	combout => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_oci_break|break_readreg~6_combout\);

-- Location: LCCOMB_X14_Y9_N14
\inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_oci_break|break_readreg~7\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_sysclk|jdo\(36),
	datab => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_sysclk|jdo\(37),
	datac => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	datad => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_sysclk|jdo\(19),
	combout => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_oci_break|break_readreg~7_combout\);

-- Location: FF_X12_Y8_N11
\inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_oci_break|break_readreg[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_oci_break|break_readreg~17_combout\,
	ena => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_oci_break|break_readreg\(5));

-- Location: LCCOMB_X13_Y9_N22
\inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_tck|sr~55\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\,
	datab => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_oci_break|break_readreg\(5),
	datad => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_ocimem|MonDReg\(5),
	combout => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_tck|sr~55_combout\);

-- Location: FF_X12_Y8_N7
\inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_oci_break|break_readreg[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_oci_break|break_readreg~19_combout\,
	ena => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_oci_break|break_readreg\(29));

-- Location: LCCOMB_X12_Y8_N16
\inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_tck|sr~59\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_oci_break|break_readreg\(29),
	datac => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_ocimem|MonDReg\(29),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\,
	combout => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_tck|sr~59_combout\);

-- Location: LCCOMB_X12_Y8_N12
\inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_oci_break|break_readreg~9\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	datab => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_sysclk|jdo\(37),
	datac => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_sysclk|jdo\(36),
	datad => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_sysclk|jdo\(25),
	combout => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_oci_break|break_readreg~9_combout\);

-- Location: LCCOMB_X11_Y8_N26
\inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_ocimem|cfgdout[25]~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_ocimem|MonAReg\(2),
	datab => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_ocimem|MonAReg\(3),
	datad => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_ocimem|MonAReg\(4),
	combout => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_ocimem|cfgdout[25]~1_combout\);

-- Location: LCCOMB_X14_Y9_N0
\inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_oci_break|break_readreg~10\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_sysclk|jdo\(36),
	datab => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_sysclk|jdo\(26),
	datac => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	datad => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_sysclk|jdo\(37),
	combout => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_oci_break|break_readreg~10_combout\);

-- Location: LCCOMB_X14_Y9_N26
\inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_oci_break|break_readreg~12\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_sysclk|jdo\(36),
	datab => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_sysclk|jdo\(37),
	datac => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	datad => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_sysclk|jdo\(16),
	combout => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_oci_break|break_readreg~12_combout\);

-- Location: LCCOMB_X12_Y9_N14
\inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_oci_break|break_readreg~13\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_sysclk|jdo\(36),
	datab => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	datac => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_sysclk|jdo\(24),
	datad => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_sysclk|jdo\(37),
	combout => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_oci_break|break_readreg~13_combout\);

-- Location: LCCOMB_X26_Y6_N26
\inst|jtag_uart|the_kernel_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|jtag_uart|the_kernel_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~0_combout\ = (\inst|jtag_uart|the_kernel_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(4) & (\inst|jtag_uart|fifo_wr~q\ & 
-- (\inst|jtag_uart|the_kernel_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(5) & \inst|jtag_uart|the_kernel_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|jtag_uart|the_kernel_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(4),
	datab => \inst|jtag_uart|fifo_wr~q\,
	datac => \inst|jtag_uart|the_kernel_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(5),
	datad => \inst|jtag_uart|the_kernel_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q\,
	combout => \inst|jtag_uart|the_kernel_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~0_combout\);

-- Location: FF_X16_Y11_N7
\inst|nios2|A_dc_rd_data[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|A_dc_rd_data[8]~feeder_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|nios2|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|A_dc_rd_data\(8));

-- Location: FF_X24_Y14_N23
\inst|nios2|A_dc_rd_data[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|A_dc_rd_data[4]~feeder_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|nios2|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|A_dc_rd_data\(4));

-- Location: FF_X10_Y20_N3
\inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][82]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~30_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|always5~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][82]~q\);

-- Location: LCCOMB_X10_Y20_N10
\inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~24_combout\ = (\inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(5) & ((\inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][82]~q\))) # 
-- (!\inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(5) & (\inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(5),
	datac => \inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~1_combout\,
	datad => \inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][82]~q\,
	combout => \inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~24_combout\);

-- Location: FF_X10_Y20_N17
\inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][54]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~33_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|always4~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][54]~q\);

-- Location: LCCOMB_X10_Y19_N28
\inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~27_combout\ = (\inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(4) & (((\inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][54]~q\)))) # 
-- (!\inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(4) & ((\inst|cmd_xbar_mux_001|saved_grant\(1)) # ((\inst|cmd_xbar_mux_001|saved_grant\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cmd_xbar_mux_001|saved_grant\(1),
	datab => \inst|cmd_xbar_mux_001|saved_grant\(0),
	datac => \inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(4),
	datad => \inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][54]~q\,
	combout => \inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~27_combout\);

-- Location: FF_X10_Y20_N27
\inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][57]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~34_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|always4~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][57]~q\);

-- Location: LCCOMB_X10_Y19_N30
\inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~28_combout\ = (\inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][57]~q\) # (!\inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(4))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][57]~q\,
	datac => \inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(4),
	combout => \inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~28_combout\);

-- Location: FF_X24_Y17_N23
\inst|nios2|A_mul_src1[3]~_Duplicate_1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|A_mul_src1_nxt[3]~3_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|A_mul_src1[3]~_Duplicate_1_q\);

-- Location: FF_X19_Y18_N27
\inst|nios2|A_mul_src1[6]~_Duplicate_1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|A_mul_src1_nxt[6]~6_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|A_mul_src1[6]~_Duplicate_1_q\);

-- Location: FF_X22_Y19_N31
\inst|nios2|A_mul_src1[9]~_Duplicate_1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|A_mul_src1_nxt[9]~9_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|A_mul_src1[9]~_Duplicate_1_q\);

-- Location: LCCOMB_X10_Y8_N22
\inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_oci_debug|monitor_go~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_sysclk|jdo\(23),
	datab => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_sysclk|take_action_ocimem_a~combout\,
	datac => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_oci_debug|monitor_go~q\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(1),
	combout => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_oci_debug|monitor_go~0_combout\);

-- Location: LCCOMB_X14_Y8_N2
\inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_oci_break|break_readreg~16\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_sysclk|jdo\(36),
	datab => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	datac => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_sysclk|jdo\(17),
	datad => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_sysclk|jdo\(37),
	combout => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_oci_break|break_readreg~16_combout\);

-- Location: FF_X14_Y8_N23
\inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_oci_break|break_readreg[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_oci_break|break_readreg~22_combout\,
	ena => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_oci_break|break_readreg\(6));

-- Location: LCCOMB_X10_Y7_N22
\inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_tck|Mux30~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_oci_break|break_readreg\(6),
	datab => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_ocimem|MonDReg\(6),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~q\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\,
	combout => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_tck|Mux30~0_combout\);

-- Location: LCCOMB_X12_Y8_N10
\inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_oci_break|break_readreg~17\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	datab => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_sysclk|jdo\(5),
	datac => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_sysclk|jdo\(36),
	datad => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_sysclk|jdo\(37),
	combout => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_oci_break|break_readreg~17_combout\);

-- Location: LCCOMB_X12_Y8_N6
\inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_oci_break|break_readreg~19\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	datab => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_sysclk|jdo\(37),
	datac => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_sysclk|jdo\(36),
	datad => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_sysclk|jdo\(29),
	combout => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_oci_break|break_readreg~19_combout\);

-- Location: LCCOMB_X16_Y6_N12
\inst|jtag_uart|kernel_jtag_uart_alt_jtag_atlantic|td_shift~17\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|jtag_uart|kernel_jtag_uart_alt_jtag_atlantic|count\(9),
	datac => \inst|jtag_uart|kernel_jtag_uart_alt_jtag_atlantic|td_shift\(7),
	datad => \inst|jtag_uart|kernel_jtag_uart_alt_jtag_atlantic|rdata\(4),
	combout => \inst|jtag_uart|kernel_jtag_uart_alt_jtag_atlantic|td_shift~17_combout\);

-- Location: FF_X21_Y21_N31
\inst|nios2|A_dc_rd_data[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|A_dc_rd_data[27]~feeder_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|nios2|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|A_dc_rd_data\(27));

-- Location: FF_X19_Y12_N23
\inst|nios2|A_dc_rd_data[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|A_dc_rd_data[23]~feeder_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|nios2|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|A_dc_rd_data\(23));

-- Location: FF_X24_Y16_N27
\inst|nios2|A_dc_rd_data[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|A_dc_rd_data[19]~feeder_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|nios2|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|A_dc_rd_data\(19));

-- Location: FF_X9_Y20_N5
\inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][82]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][82]~feeder_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|always6~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][82]~q\);

-- Location: LCCOMB_X10_Y20_N2
\inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~30_combout\ = (\inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(6) & ((\inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][82]~q\))) # 
-- (!\inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(6) & (\inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~1_combout\,
	datab => \inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(6),
	datac => \inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][82]~q\,
	combout => \inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~30_combout\);

-- Location: FF_X10_Y20_N13
\inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][54]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~39_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|always5~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][54]~q\);

-- Location: LCCOMB_X10_Y20_N16
\inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~33_combout\ = (\inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(5) & (((\inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][54]~q\)))) # 
-- (!\inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(5) & ((\inst|cmd_xbar_mux_001|saved_grant\(1)) # ((\inst|cmd_xbar_mux_001|saved_grant\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111001010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(5),
	datab => \inst|cmd_xbar_mux_001|saved_grant\(1),
	datac => \inst|cmd_xbar_mux_001|saved_grant\(0),
	datad => \inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][54]~q\,
	combout => \inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~33_combout\);

-- Location: FF_X10_Y20_N7
\inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][57]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~40_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|always5~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][57]~q\);

-- Location: LCCOMB_X10_Y20_N26
\inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~34_combout\ = (\inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][57]~q\) # (!\inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(5),
	datad => \inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][57]~q\,
	combout => \inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~34_combout\);

-- Location: FF_X19_Y17_N21
\inst|nios2|M_src1[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|M_src1[2]~feeder_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|nios2|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|M_src1\(2));

-- Location: FF_X19_Y18_N31
\inst|nios2|M_src1[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \inst|nios2|E_src1\(6),
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \inst|nios2|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|M_src1\(6));

-- Location: LCCOMB_X14_Y8_N22
\inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_oci_break|break_readreg~22\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_sysclk|jdo\(36),
	datab => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	datac => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_sysclk|jdo\(6),
	datad => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_sysclk|jdo\(37),
	combout => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_oci_break|break_readreg~22_combout\);

-- Location: FF_X14_Y8_N25
\inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_oci_break|break_readreg[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_oci_break|break_readreg~23_combout\,
	ena => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_oci_break|break_readreg\(7));

-- Location: LCCOMB_X13_Y8_N30
\inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_tck|sr~65\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\,
	datab => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_ocimem|MonDReg\(7),
	datad => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_oci_break|break_readreg\(7),
	combout => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_tck|sr~65_combout\);

-- Location: FF_X14_Y8_N19
\inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_oci_break|break_readreg[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_oci_break|break_readreg~24_combout\,
	ena => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_oci_break|break_readreg\(15));

-- Location: LCCOMB_X11_Y9_N22
\inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_tck|sr~67\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_ocimem|MonDReg\(15),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\,
	datad => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_oci_break|break_readreg\(15),
	combout => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_tck|sr~67_combout\);

-- Location: FF_X9_Y20_N13
\inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][82]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~36_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][82]~q\);

-- Location: LCCOMB_X9_Y20_N12
\inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~36_combout\ = (\inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(7) & (\inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][82]~q\)) # 
-- (!\inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(7) & ((\inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(7),
	datac => \inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][82]~q\,
	datad => \inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~1_combout\,
	combout => \inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~36_combout\);

-- Location: FF_X9_Y20_N3
\inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][54]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~41_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|always6~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][54]~q\);

-- Location: LCCOMB_X10_Y20_N12
\inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~39_combout\ = (\inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(6) & (((\inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][54]~q\)))) # 
-- (!\inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(6) & ((\inst|cmd_xbar_mux_001|saved_grant\(1)) # ((\inst|cmd_xbar_mux_001|saved_grant\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cmd_xbar_mux_001|saved_grant\(1),
	datab => \inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(6),
	datac => \inst|cmd_xbar_mux_001|saved_grant\(0),
	datad => \inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][54]~q\,
	combout => \inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~39_combout\);

-- Location: FF_X9_Y20_N21
\inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][57]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][57]~feeder_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|always6~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][57]~q\);

-- Location: LCCOMB_X10_Y20_N6
\inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~40_combout\ = (\inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][57]~q\) # (!\inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(6))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(6),
	datad => \inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][57]~q\,
	combout => \inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~40_combout\);

-- Location: FF_X18_Y13_N27
\inst|nios2|M_src2[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|M_src2[23]~feeder_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|nios2|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|M_src2\(23));

-- Location: LCCOMB_X14_Y8_N24
\inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_oci_break|break_readreg~23\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_sysclk|jdo\(36),
	datab => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	datac => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_sysclk|jdo\(7),
	datad => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_sysclk|jdo\(37),
	combout => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_oci_break|break_readreg~23_combout\);

-- Location: LCCOMB_X14_Y8_N18
\inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_oci_break|break_readreg~24\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_sysclk|jdo\(36),
	datab => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	datac => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_sysclk|jdo\(15),
	datad => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_sysclk|jdo\(37),
	combout => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_oci_break|break_readreg~24_combout\);

-- Location: FF_X9_Y20_N23
\inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][55]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~41_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][55]~q\);

-- Location: LCCOMB_X9_Y20_N22
\inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~41_combout\ = (\inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(7) & (((\inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][55]~q\)))) # 
-- (!\inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(7) & ((\inst|cmd_xbar_mux_001|saved_grant\(0)) # ((\inst|cmd_xbar_mux_001|saved_grant\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010111100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(7),
	datab => \inst|cmd_xbar_mux_001|saved_grant\(0),
	datac => \inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][55]~q\,
	datad => \inst|cmd_xbar_mux_001|saved_grant\(1),
	combout => \inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~41_combout\);

-- Location: FF_X9_Y20_N25
\inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][57]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~42_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][57]~q\);

-- Location: LCCOMB_X9_Y20_N24
\inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~42_combout\ = (\inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][57]~q\) # (!\inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(7))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010111110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(7),
	datac => \inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][57]~q\,
	combout => \inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~42_combout\);

-- Location: FF_X14_Y9_N3
\inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_oci_break|break_readreg[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_oci_break|break_readreg~26_combout\,
	ena => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_oci_break|break_readreg\(13));

-- Location: LCCOMB_X14_Y9_N4
\inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_tck|sr~71\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_oci_break|break_readreg\(13),
	datac => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_ocimem|MonDReg\(13),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\,
	combout => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_tck|sr~71_combout\);

-- Location: FF_X9_Y8_N13
\inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_oci_break|break_readreg[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_oci_break|break_readreg~27_combout\,
	ena => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_oci_break|break_readreg\(12));

-- Location: LCCOMB_X9_Y8_N6
\inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_tck|sr~73\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_oci_break|break_readreg\(12),
	datab => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_ocimem|MonDReg\(12),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\,
	combout => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_tck|sr~73_combout\);

-- Location: FF_X12_Y9_N31
\inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_oci_break|break_readreg[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_oci_break|break_readreg~28_combout\,
	ena => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_oci_break|break_readreg\(9));

-- Location: LCCOMB_X9_Y8_N24
\inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_tck|sr~75\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_ocimem|MonDReg\(9),
	datac => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_oci_break|break_readreg\(9),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\,
	combout => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_tck|sr~75_combout\);

-- Location: FF_X14_Y8_N5
\inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_oci_break|break_readreg[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_oci_break|break_readreg~29_combout\,
	ena => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_oci_break|break_readreg\(11));

-- Location: LCCOMB_X13_Y8_N28
\inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_tck|sr~77\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\,
	datab => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_ocimem|MonDReg\(11),
	datad => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_oci_break|break_readreg\(11),
	combout => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_tck|sr~77_combout\);

-- Location: LCCOMB_X14_Y9_N2
\inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_oci_break|break_readreg~26\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_sysclk|jdo\(36),
	datab => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_sysclk|jdo\(37),
	datac => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	datad => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_sysclk|jdo\(13),
	combout => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_oci_break|break_readreg~26_combout\);

-- Location: LCCOMB_X9_Y8_N12
\inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_oci_break|break_readreg~27\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_sysclk|jdo\(36),
	datab => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	datac => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_sysclk|jdo\(37),
	datad => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_sysclk|jdo\(12),
	combout => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_oci_break|break_readreg~27_combout\);

-- Location: LCCOMB_X12_Y9_N30
\inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_oci_break|break_readreg~28\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_sysclk|jdo\(9),
	datab => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_sysclk|jdo\(37),
	datac => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_sysclk|jdo\(36),
	datad => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	combout => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_oci_break|break_readreg~28_combout\);

-- Location: LCCOMB_X14_Y8_N4
\inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_oci_break|break_readreg~29\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_sysclk|jdo\(36),
	datab => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	datac => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_sysclk|jdo\(11),
	datad => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_sysclk|jdo\(37),
	combout => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_oci_break|break_readreg~29_combout\);

-- Location: LCCOMB_X31_Y12_N6
\inst|sdram|active_rnw~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sdram|active_rnw~4_combout\ = ((!\inst|sdram|m_state.100000000~q\ & ((\inst|sdram|m_state.000000001~q\) # (!\inst|sdram|init_done~q\)))) # (!\inst|sdram|Selector41~5_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111001101110111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|sdram|m_state.100000000~q\,
	datab => \inst|sdram|Selector41~5_combout\,
	datac => \inst|sdram|m_state.000000001~q\,
	datad => \inst|sdram|init_done~q\,
	combout => \inst|sdram|active_rnw~4_combout\);

-- Location: LCCOMB_X25_Y9_N20
\inst|limiter_001|nonposted_cmd_accepted\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|limiter_001|nonposted_cmd_accepted~combout\ = ((\inst|nios2|d_write~q\) # ((\inst|limiter_001|suppress~2_combout\) # (!\inst|cmd_xbar_demux_001|WideOr0~combout\))) # (!\inst|nios2|d_read~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111011111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|d_read~q\,
	datab => \inst|nios2|d_write~q\,
	datac => \inst|cmd_xbar_demux_001|WideOr0~combout\,
	datad => \inst|limiter_001|suppress~2_combout\,
	combout => \inst|limiter_001|nonposted_cmd_accepted~combout\);

-- Location: LCCOMB_X32_Y13_N22
\inst|sdram|Selector38~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sdram|Selector38~5_combout\ = (\inst|sdram|Selector38~2_combout\) # ((!\inst|sdram|m_count\(1) & (\inst|sdram|m_count\(2) & !\inst|sdram|m_count\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|sdram|Selector38~2_combout\,
	datab => \inst|sdram|m_count\(1),
	datac => \inst|sdram|m_count\(2),
	datad => \inst|sdram|m_count\(0),
	combout => \inst|sdram|Selector38~5_combout\);

-- Location: LCCOMB_X18_Y8_N24
\inst|nios2|dc_tag_wr_port_en\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|A_dc_dcache_management_wr_en~0_combout\,
	datab => \inst|nios2|dc_data_wr_port_en~4_combout\,
	datac => \inst|nios2|A_valid~q\,
	datad => \inst|nios2|A_dc_fill_starting_d1~q\,
	combout => \inst|nios2|dc_tag_wr_port_en~combout\);

-- Location: LCCOMB_X19_Y17_N30
\inst|nios2|D_src2[26]~53\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010101000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|D_ctrl_src2_choose_imm~q\,
	datab => \inst|nios2|D_src2_reg[26]~63_combout\,
	datac => \inst|nios2|D_ctrl_b_is_dst~q\,
	datad => \inst|nios2|E_regnum_b_cmp_D~q\,
	combout => \inst|nios2|D_src2[26]~53_combout\);

-- Location: LCCOMB_X17_Y17_N12
\inst|nios2|D_src2_reg[18]~102\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|E_regnum_b_cmp_D~q\,
	datab => \inst|nios2|D_src2_reg[18]~79_combout\,
	datac => \inst|nios2|D_ctrl_b_is_dst~q\,
	datad => \inst|nios2|E_alu_result\(18),
	combout => \inst|nios2|D_src2_reg[18]~102_combout\);

-- Location: LCCOMB_X12_Y14_N30
\inst|nios2|F_ctrl_br_uncond~8\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|F_iw[16]~7_combout\,
	datab => \inst|nios2|kernel_nios2_ic_data|the_altsyncram|auto_generated|q_b\(0),
	datac => \inst|nios2|kernel_nios2_ic_data|the_altsyncram|auto_generated|q_b\(1),
	datad => \inst|nios2|F_ctrl_implicit_dst_retaddr~8_combout\,
	combout => \inst|nios2|F_ctrl_br_uncond~8_combout\);

-- Location: LCCOMB_X29_Y13_N12
\inst|cmd_xbar_mux_001|arb|top_priority_reg[0]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cmd_xbar_mux_001|arb|top_priority_reg[0]~1_combout\ = !\inst|cmd_xbar_mux_001|arb|grant[1]~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst|cmd_xbar_mux_001|arb|grant[1]~1_combout\,
	combout => \inst|cmd_xbar_mux_001|arb|top_priority_reg[0]~1_combout\);

-- Location: LCCOMB_X11_Y16_N22
\inst|nios2|A_wr_dst_reg_from_M~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|nios2|M_wr_dst_reg_from_E~q\,
	combout => \inst|nios2|A_wr_dst_reg_from_M~0_combout\);

-- Location: LCCOMB_X23_Y9_N26
\inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_avalon_reg|oci_ienable[0]~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|cmd_xbar_mux|src_payload~0_combout\,
	combout => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_avalon_reg|oci_ienable[0]~0_combout\);

-- Location: LCCOMB_X26_Y6_N16
\inst|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[13]~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[13]~21_combout\ = !\inst|jtag_uart|the_kernel_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|jtag_uart|the_kernel_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~q\,
	combout => \inst|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[13]~21_combout\);

-- Location: JTAG_X1_Y12_N0
altera_internal_jtag : cycloneive_jtag
PORT MAP (
	tms => \altera_reserved_tms~input_o\,
	tck => \altera_reserved_tck~input_o\,
	tdi => \altera_reserved_tdi~input_o\,
	tdouser => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~_wirecell_combout\,
	tdo => \altera_internal_jtag~TDO\,
	tmsutap => \altera_internal_jtag~TMSUTAP\,
	tckutap => \altera_internal_jtag~TCKUTAP\,
	tdiutap => \altera_internal_jtag~TDIUTAP\);

-- Location: FF_X21_Y4_N9
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~0_combout\,
	sclr => \ALT_INV_altera_internal_jtag~TMSUTAP\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt\(2));

-- Location: FF_X23_Y4_N5
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~13_combout\,
	sclr => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~22_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(1));

-- Location: FF_X23_Y4_N11
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~20_combout\,
	sclr => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~22_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(4));

-- Location: FF_X23_Y4_N3
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0]~11_combout\,
	sclr => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~22_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(0));

-- Location: FF_X23_Y4_N7
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[2]~16_combout\,
	sclr => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~22_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(2));

-- Location: FF_X23_Y4_N9
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[3]~18_combout\,
	sclr => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~22_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(3));

-- Location: FF_X21_Y4_N11
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~2_combout\,
	sclr => \ALT_INV_altera_internal_jtag~TMSUTAP\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt\(1));

-- Location: LCCOMB_X23_Y4_N2
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0]~11\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(0),
	datad => VCC,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0]~11_combout\,
	cout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0]~12\);

-- Location: LCCOMB_X23_Y4_N4
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~13\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(1),
	datad => VCC,
	cin => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0]~12\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~13_combout\,
	cout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~14\);

-- Location: LCCOMB_X23_Y4_N6
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[2]~16\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(2),
	datad => VCC,
	cin => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~14\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[2]~16_combout\,
	cout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[2]~17\);

-- Location: LCCOMB_X23_Y4_N8
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[3]~18\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(3),
	datad => VCC,
	cin => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[2]~17\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[3]~18_combout\,
	cout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[3]~19\);

-- Location: LCCOMB_X23_Y4_N10
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~20\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(4),
	cin => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[3]~19\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~20_combout\);

-- Location: FF_X23_Y5_N21
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~6_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]~q\);

-- Location: FF_X23_Y5_N15
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~7_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]~q\);

-- Location: FF_X23_Y5_N9
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~8_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]~q\);

-- Location: FF_X25_Y5_N27
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~12_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1]~q\);

-- Location: FF_X25_Y5_N13
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~13_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][2]~q\);

-- Location: FF_X25_Y5_N15
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~14_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]~q\);

-- Location: FF_X25_Y5_N25
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~15_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][4]~q\);

-- Location: LCCOMB_X21_Y5_N22
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(2),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(1),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(5),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(6),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~1_combout\);

-- Location: FF_X22_Y4_N1
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~11_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[0]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR\(0));

-- Location: LCCOMB_X21_Y5_N10
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~3\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(2),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(1),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(0),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR\(0),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~3_combout\);

-- Location: FF_X21_Y5_N29
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg~q\);

-- Location: LCCOMB_X21_Y5_N30
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~4\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(2),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(1),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(0),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg~q\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~4_combout\);

-- Location: LCCOMB_X21_Y5_N26
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~5\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~3_combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~4_combout\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal11~0_combout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~5_combout\);

-- Location: LCCOMB_X23_Y5_N22
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(0),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg\(1),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(2),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(1),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~2_combout\);

-- Location: FF_X24_Y5_N23
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~4_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][2]~q\);

-- Location: LCCOMB_X23_Y5_N20
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~6\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(2),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg\(1),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][2]~q\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~6_combout\);

-- Location: FF_X24_Y5_N13
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~5_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]~q\);

-- Location: LCCOMB_X23_Y5_N14
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~7\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg\(1),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]~q\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(3),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~7_combout\);

-- Location: FF_X24_Y5_N29
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~6_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][4]~q\);

-- Location: LCCOMB_X23_Y5_N8
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~8\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(4),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][4]~q\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg\(1),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~8_combout\);

-- Location: FF_X25_Y5_N21
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~10_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][1]~q\);

-- Location: LCCOMB_X25_Y5_N26
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~12\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(1),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg\(1),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][1]~q\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~12_combout\);

-- Location: FF_X25_Y5_N7
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~11_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][2]~q\);

-- Location: LCCOMB_X25_Y5_N12
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~13\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(2),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg\(1),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][2]~q\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~13_combout\);

-- Location: FF_X25_Y5_N17
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~12_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][3]~q\);

-- Location: LCCOMB_X25_Y5_N14
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~14\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(3),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg\(1),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][3]~q\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~14_combout\);

-- Location: FF_X25_Y5_N19
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~13_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][4]~q\);

-- Location: LCCOMB_X25_Y5_N24
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~15\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg\(1),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(4),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][4]~q\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~15_combout\);

-- Location: LCCOMB_X22_Y5_N12
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg~q\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(15),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~1_combout\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~0_combout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~2_combout\);

-- Location: FF_X19_Y5_N21
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~5_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg\(2));

-- Location: LCCOMB_X18_Y4_N8
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(2),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(4),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(5),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(3),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~1_combout\);

-- Location: LCCOMB_X22_Y6_N28
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~5\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000100111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(3),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(0),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(2),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(1),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~5_combout\);

-- Location: LCCOMB_X22_Y6_N22
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~6\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(4),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~4_combout\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~5_combout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~6_combout\);

-- Location: LCCOMB_X24_Y5_N8
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]~7\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q\,
	datac => \~GND~combout\,
	datad => \~GND~combout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]~7_combout\);

-- Location: LCCOMB_X24_Y5_N6
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]~8\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(6),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]~7_combout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~0_combout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]~8_combout\);

-- Location: LCCOMB_X23_Y4_N24
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|clear_signal\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(8),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|clear_signal~combout\);

-- Location: LCCOMB_X22_Y4_N2
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~6\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|clear_signal~combout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(4),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(1),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~6_combout\);

-- Location: LCCOMB_X22_Y4_N20
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~7\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(2),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(3),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(0),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~7_combout\);

-- Location: LCCOMB_X22_Y4_N6
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~8\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000011100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(8),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(1),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~8_combout\);

-- Location: LCCOMB_X22_Y4_N8
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~9\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(2),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(4),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(3),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~8_combout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~9_combout\);

-- Location: FF_X22_Y4_N11
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~13_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[0]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR\(1));

-- Location: LCCOMB_X22_Y4_N28
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~10\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(8),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~10_combout\);

-- Location: LCCOMB_X22_Y4_N0
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~11\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR\(1),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~10_combout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~9_combout\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~19_combout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~11_combout\);

-- Location: LCCOMB_X21_Y5_N28
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \altera_internal_jtag~TDIUTAP\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg~q\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg~0_combout\);

-- Location: LCCOMB_X22_Y5_N6
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000011100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_proc~0_combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg\(1),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~3_combout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]~1_combout\);

-- Location: LCCOMB_X24_Y5_N22
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~4\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(2),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]~q\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~4_combout\);

-- Location: LCCOMB_X24_Y5_N12
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~5\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(3),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]~q\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~5_combout\);

-- Location: LCCOMB_X24_Y5_N28
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~6\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(4),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]~q\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~6_combout\);

-- Location: LCCOMB_X22_Y5_N26
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]~12\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(5),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]~12_combout\);

-- Location: LCCOMB_X25_Y5_N20
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~10\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1]~q\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(1),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~10_combout\);

-- Location: LCCOMB_X25_Y5_N6
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~11\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][2]~q\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(2),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~11_combout\);

-- Location: LCCOMB_X25_Y5_N16
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~12\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]~q\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(3),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~12_combout\);

-- Location: LCCOMB_X25_Y5_N18
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~13\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][4]~q\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(4),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~13_combout\);

-- Location: FF_X21_Y5_N7
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg_proc~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg~q\);

-- Location: LCCOMB_X25_Y5_N8
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~4\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(1),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(0),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg\(1),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(2),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~4_combout\);

-- Location: LCCOMB_X19_Y5_N20
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~5\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111010000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal11~0_combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg~q\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg\(2),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~4_combout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~5_combout\);

-- Location: FF_X21_Y4_N3
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt\(0));

-- Location: LCCOMB_X21_Y4_N8
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt\(1),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt\(2),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt\(0),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~0_combout\);

-- Location: LCCOMB_X23_Y4_N12
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(2),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(5),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg~q\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(6),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~0_combout\);

-- Location: LCCOMB_X21_Y6_N20
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~10\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001010100000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(4),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(3),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(0),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(1),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~10_combout\);

-- Location: FF_X23_Y6_N5
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	asdata => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg\(1),
	sload => VCC,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg\(1));

-- Location: LCCOMB_X23_Y6_N4
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~11\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101111101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~10_combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(4),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg\(1),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]~7_combout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~11_combout\);

-- Location: LCCOMB_X21_Y5_N6
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg_proc~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \altera_internal_jtag~TMSUTAP\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(5),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(7),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg_proc~0_combout\);

-- Location: FF_X21_Y4_N13
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~2_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg\(2));

-- Location: LCCOMB_X22_Y4_N14
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~15\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(2),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(4),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(3),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(0),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~15_combout\);

-- Location: LCCOMB_X22_Y4_N16
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~12\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010101010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(2),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(3),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(0),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~12_combout\);

-- Location: FF_X22_Y4_N27
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~16_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[0]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR\(2));

-- Location: LCCOMB_X22_Y4_N10
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~13\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~8_combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~10_combout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR\(2),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~12_combout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~13_combout\);

-- Location: LCCOMB_X21_Y4_N2
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \altera_internal_jtag~TMSUTAP\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt\(0),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~1_combout\);

-- Location: LCCOMB_X21_Y4_N10
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt\(1),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt\(0),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~2_combout\);

-- Location: LCCOMB_X22_Y6_N12
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~14\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(3),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(0),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(2),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(1),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~14_combout\);

-- Location: FF_X21_Y4_N7
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~3_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg\(3));

-- Location: LCCOMB_X21_Y4_N12
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg\(3),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~2_combout\);

-- Location: LCCOMB_X22_Y4_N4
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~14\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|clear_signal~combout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(4),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~7_combout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~14_combout\);

-- Location: LCCOMB_X22_Y4_N22
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~15\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(0),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~8_combout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(4),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(2),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~15_combout\);

-- Location: FF_X22_Y4_N25
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~18_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[0]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR\(3));

-- Location: LCCOMB_X22_Y4_N26
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~16\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~15_combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~10_combout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~14_combout\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR\(3),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~16_combout\);

-- Location: LCCOMB_X21_Y4_N6
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~3\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \altera_internal_jtag~TDIUTAP\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~3_combout\);

-- Location: LCCOMB_X22_Y4_N18
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~17\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(2),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(1),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(3),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(0),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~17_combout\);

-- Location: LCCOMB_X22_Y4_N24
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~18\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \altera_internal_jtag~TDIUTAP\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|clear_signal~combout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~17_combout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~18_combout\);

-- Location: LCCOMB_X22_Y4_N12
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~19\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(2),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~6_combout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(3),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(0),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~19_combout\);

-- Location: LCCOMB_X22_Y4_N30
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[0]~20\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg~q\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|clear_signal~combout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[0]~20_combout\);

-- Location: LCCOMB_X23_Y4_N20
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~22\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110100000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~15_combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(1),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(8),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~22_combout\);

-- Location: LCCOMB_X23_Y4_N22
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~23\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg~q\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|clear_signal~combout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~23_combout\);

-- Location: CLKCTRL_G2
\altera_internal_jtag~TCKUTAPclkctrl\ : cycloneive_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \altera_internal_jtag~TCKUTAPclkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\);

-- Location: LCCOMB_X24_Y6_N24
\inst|jtag_uart|kernel_jtag_uart_alt_jtag_atlantic|tdo~reg0feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|jtag_uart|kernel_jtag_uart_alt_jtag_atlantic|td_shift\(0),
	combout => \inst|jtag_uart|kernel_jtag_uart_alt_jtag_atlantic|tdo~reg0feeder_combout\);

-- Location: LCCOMB_X16_Y10_N8
\inst|nios2|A_dc_actual_tag[3]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|nios2|kernel_nios2_dc_tag|the_altsyncram|auto_generated|q_b\(3),
	combout => \inst|nios2|A_dc_actual_tag[3]~feeder_combout\);

-- Location: LCCOMB_X23_Y10_N24
\inst|nios2|A_dc_actual_tag[11]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|nios2|kernel_nios2_dc_tag|the_altsyncram|auto_generated|q_b\(11),
	combout => \inst|nios2|A_dc_actual_tag[11]~feeder_combout\);

-- Location: LCCOMB_X23_Y10_N16
\inst|nios2|A_dc_actual_tag[15]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|nios2|kernel_nios2_dc_tag|the_altsyncram|auto_generated|q_b\(15),
	combout => \inst|nios2|A_dc_actual_tag[15]~feeder_combout\);

-- Location: LCCOMB_X23_Y16_N28
\inst|nios2|E_src2_reg[13]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|nios2|E_src2[13]~13_combout\,
	combout => \inst|nios2|E_src2_reg[13]~feeder_combout\);

-- Location: LCCOMB_X16_Y15_N12
\inst|nios2|E_src2_reg[11]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|nios2|E_src2[11]~11_combout\,
	combout => \inst|nios2|E_src2_reg[11]~feeder_combout\);

-- Location: LCCOMB_X21_Y21_N30
\inst|nios2|A_dc_rd_data[27]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|nios2|kernel_nios2_dc_data|the_altsyncram|auto_generated|q_b\(27),
	combout => \inst|nios2|A_dc_rd_data[27]~feeder_combout\);

-- Location: LCCOMB_X24_Y16_N26
\inst|nios2|A_dc_rd_data[19]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst|nios2|kernel_nios2_dc_data|the_altsyncram|auto_generated|q_b\(19),
	combout => \inst|nios2|A_dc_rd_data[19]~feeder_combout\);

-- Location: LCCOMB_X19_Y12_N22
\inst|nios2|A_dc_rd_data[23]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst|nios2|kernel_nios2_dc_data|the_altsyncram|auto_generated|q_b\(23),
	combout => \inst|nios2|A_dc_rd_data[23]~feeder_combout\);

-- Location: LCCOMB_X16_Y11_N6
\inst|nios2|A_dc_rd_data[8]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|nios2|kernel_nios2_dc_data|the_altsyncram|auto_generated|q_b\(8),
	combout => \inst|nios2|A_dc_rd_data[8]~feeder_combout\);

-- Location: LCCOMB_X24_Y14_N22
\inst|nios2|A_dc_rd_data[4]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|nios2|kernel_nios2_dc_data|the_altsyncram|auto_generated|q_b\(4),
	combout => \inst|nios2|A_dc_rd_data[4]~feeder_combout\);

-- Location: LCCOMB_X29_Y14_N22
\inst|sdram|the_kernel_sdram_input_efifo_module|entry_0[31]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sdram|the_kernel_sdram_input_efifo_module|entry_0[31]~feeder_combout\ = \inst|width_adapter|out_data[32]~6_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|width_adapter|out_data[32]~6_combout\,
	combout => \inst|sdram|the_kernel_sdram_input_efifo_module|entry_0[31]~feeder_combout\);

-- Location: LCCOMB_X30_Y13_N18
\inst|sdram|the_kernel_sdram_input_efifo_module|entry_0[34]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sdram|the_kernel_sdram_input_efifo_module|entry_0[34]~feeder_combout\ = \inst|width_adapter|out_data[35]~7_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|width_adapter|out_data[35]~7_combout\,
	combout => \inst|sdram|the_kernel_sdram_input_efifo_module|entry_0[34]~feeder_combout\);

-- Location: LCCOMB_X30_Y13_N30
\inst|sdram|the_kernel_sdram_input_efifo_module|entry_0[33]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sdram|the_kernel_sdram_input_efifo_module|entry_0[33]~feeder_combout\ = \inst|width_adapter|out_data[34]~8_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|width_adapter|out_data[34]~8_combout\,
	combout => \inst|sdram|the_kernel_sdram_input_efifo_module|entry_0[33]~feeder_combout\);

-- Location: LCCOMB_X30_Y15_N22
\inst|sdram|the_kernel_sdram_input_efifo_module|entry_0[36]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sdram|the_kernel_sdram_input_efifo_module|entry_0[36]~feeder_combout\ = \inst|width_adapter|out_data[37]~9_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|width_adapter|out_data[37]~9_combout\,
	combout => \inst|sdram|the_kernel_sdram_input_efifo_module|entry_0[36]~feeder_combout\);

-- Location: LCCOMB_X29_Y15_N28
\inst|sdram|the_kernel_sdram_input_efifo_module|entry_0[39]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sdram|the_kernel_sdram_input_efifo_module|entry_0[39]~feeder_combout\ = \inst|width_adapter|out_data[40]~14_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|width_adapter|out_data[40]~14_combout\,
	combout => \inst|sdram|the_kernel_sdram_input_efifo_module|entry_0[39]~feeder_combout\);

-- Location: LCCOMB_X18_Y10_N22
\inst|nios2|A_dc_wb_line[0]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|nios2|A_mem_baddr\(5),
	combout => \inst|nios2|A_dc_wb_line[0]~feeder_combout\);

-- Location: LCCOMB_X29_Y14_N0
\inst|sdram|the_kernel_sdram_input_efifo_module|entry_1[17]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sdram|the_kernel_sdram_input_efifo_module|entry_1[17]~feeder_combout\ = \inst|sdram|comb~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|sdram|comb~1_combout\,
	combout => \inst|sdram|the_kernel_sdram_input_efifo_module|entry_1[17]~feeder_combout\);

-- Location: LCCOMB_X29_Y14_N30
\inst|sdram|the_kernel_sdram_input_efifo_module|entry_0[16]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sdram|the_kernel_sdram_input_efifo_module|entry_0[16]~feeder_combout\ = \inst|sdram|comb~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|sdram|comb~3_combout\,
	combout => \inst|sdram|the_kernel_sdram_input_efifo_module|entry_0[16]~feeder_combout\);

-- Location: LCCOMB_X13_Y9_N20
\inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_sysclk|jdo[2]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_tck|sr\(2),
	combout => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_sysclk|jdo[2]~feeder_combout\);

-- Location: LCCOMB_X16_Y20_N22
\inst|nios2|E_pc[9]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|nios2|D_pc\(9),
	combout => \inst|nios2|E_pc[9]~feeder_combout\);

-- Location: LCCOMB_X19_Y17_N20
\inst|nios2|M_src1[2]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|nios2|E_src1\(2),
	combout => \inst|nios2|M_src1[2]~feeder_combout\);

-- Location: LCCOMB_X14_Y13_N24
\inst|nios2|M_iw[5]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|nios2|E_iw\(5),
	combout => \inst|nios2|M_iw[5]~feeder_combout\);

-- Location: LCCOMB_X17_Y11_N8
\inst|nios2|M_iw[4]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|nios2|E_iw\(4),
	combout => \inst|nios2|M_iw[4]~feeder_combout\);

-- Location: LCCOMB_X18_Y13_N26
\inst|nios2|M_src2[23]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|nios2|E_src2\(23),
	combout => \inst|nios2|M_src2[23]~feeder_combout\);

-- Location: LCCOMB_X22_Y10_N26
\inst|nios2|A_dc_wb_tag[15]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|nios2|A_dc_actual_tag\(15),
	combout => \inst|nios2|A_dc_wb_tag[15]~feeder_combout\);

-- Location: LCCOMB_X22_Y10_N22
\inst|nios2|A_dc_wb_tag[11]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|nios2|A_dc_actual_tag\(11),
	combout => \inst|nios2|A_dc_wb_tag[11]~feeder_combout\);

-- Location: LCCOMB_X16_Y10_N6
\inst|nios2|A_dc_wb_tag[2]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|nios2|A_dc_actual_tag\(2),
	combout => \inst|nios2|A_dc_wb_tag[2]~feeder_combout\);

-- Location: LCCOMB_X18_Y9_N14
\inst|nios2|A_dc_xfer_wr_active~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|nios2|A_dc_xfer_rd_data_active~q\,
	combout => \inst|nios2|A_dc_xfer_wr_active~feeder_combout\);

-- Location: LCCOMB_X29_Y8_N2
\inst|sdram|the_kernel_sdram_input_efifo_module|entry_1[12]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sdram|the_kernel_sdram_input_efifo_module|entry_1[12]~feeder_combout\ = \inst|width_adapter|out_data[12]~27_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|width_adapter|out_data[12]~27_combout\,
	combout => \inst|sdram|the_kernel_sdram_input_efifo_module|entry_1[12]~feeder_combout\);

-- Location: LCCOMB_X30_Y10_N12
\inst|sdram|the_kernel_sdram_input_efifo_module|entry_1[7]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sdram|the_kernel_sdram_input_efifo_module|entry_1[7]~feeder_combout\ = \inst|width_adapter|out_data[7]~32_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|width_adapter|out_data[7]~32_combout\,
	combout => \inst|sdram|the_kernel_sdram_input_efifo_module|entry_1[7]~feeder_combout\);

-- Location: LCCOMB_X28_Y8_N14
\inst|sdram|the_kernel_sdram_input_efifo_module|entry_1[4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sdram|the_kernel_sdram_input_efifo_module|entry_1[4]~feeder_combout\ = \inst|width_adapter|out_data[4]~35_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|width_adapter|out_data[4]~35_combout\,
	combout => \inst|sdram|the_kernel_sdram_input_efifo_module|entry_1[4]~feeder_combout\);

-- Location: LCCOMB_X18_Y9_N28
\inst|nios2|A_dc_xfer_rd_data_active~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|nios2|A_dc_xfer_rd_addr_active~q\,
	combout => \inst|nios2|A_dc_xfer_rd_data_active~feeder_combout\);

-- Location: LCCOMB_X18_Y11_N0
\inst|nios2|A_st_data[8]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|nios2|M_st_data\(8),
	combout => \inst|nios2|A_st_data[8]~feeder_combout\);

-- Location: LCCOMB_X9_Y20_N4
\inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][82]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][82]~feeder_combout\ = \inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~36_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~36_combout\,
	combout => \inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][82]~feeder_combout\);

-- Location: LCCOMB_X9_Y20_N20
\inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][57]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][57]~feeder_combout\ = \inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~42_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~42_combout\,
	combout => \inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][57]~feeder_combout\);

-- Location: LCCOMB_X17_Y8_N26
\inst|nios2|M_sel_data_master~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \inst|nios2|M_sel_data_master~feeder_combout\);

-- Location: IOOBUF_X34_Y11_N9
\sdram_cas_n~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst|sdram|m_cmd\(1),
	devoe => ww_devoe,
	o => ww_sdram_cas_n);

-- Location: IOOBUF_X34_Y18_N23
\sdram_cke~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => ww_sdram_cke);

-- Location: IOOBUF_X25_Y0_N16
\sdram_cs_n~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst|sdram|m_cmd\(3),
	devoe => ww_devoe,
	o => ww_sdram_cs_n);

-- Location: IOOBUF_X34_Y6_N16
\sdram_ras_n~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst|sdram|m_cmd\(2),
	devoe => ww_devoe,
	o => ww_sdram_ras_n);

-- Location: IOOBUF_X34_Y11_N2
\sdram_we_n~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst|sdram|m_cmd\(0),
	devoe => ww_devoe,
	o => ww_sdram_we_n);

-- Location: IOOBUF_X28_Y24_N9
\sdram_clk~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	devoe => ww_devoe,
	o => ww_sdram_clk);

-- Location: IOOBUF_X18_Y24_N16
\pio_led_export[3]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst|pio_led|data_out\(3),
	devoe => ww_devoe,
	o => ww_pio_led_export(3));

-- Location: IOOBUF_X18_Y24_N9
\pio_led_export[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst|pio_led|data_out\(2),
	devoe => ww_devoe,
	o => ww_pio_led_export(2));

-- Location: IOOBUF_X23_Y24_N16
\pio_led_export[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst|pio_led|data_out\(1),
	devoe => ww_devoe,
	o => ww_pio_led_export(1));

-- Location: IOOBUF_X28_Y24_N23
\pio_led_export[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst|pio_led|data_out\(0),
	devoe => ww_devoe,
	o => ww_pio_led_export(0));

-- Location: IOOBUF_X34_Y18_N16
\sdram_addr[12]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst|sdram|m_addr\(12),
	devoe => ww_devoe,
	o => ww_sdram_addr(12));

-- Location: IOOBUF_X34_Y19_N9
\sdram_addr[11]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst|sdram|m_addr\(11),
	devoe => ww_devoe,
	o => ww_sdram_addr(11));

-- Location: IOOBUF_X34_Y19_N16
\sdram_addr[10]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst|sdram|m_addr\(10),
	devoe => ww_devoe,
	o => ww_sdram_addr(10));

-- Location: IOOBUF_X34_Y19_N2
\sdram_addr[9]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst|sdram|m_addr\(9),
	devoe => ww_devoe,
	o => ww_sdram_addr(9));

-- Location: IOOBUF_X34_Y20_N9
\sdram_addr[8]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst|sdram|m_addr\(8),
	devoe => ww_devoe,
	o => ww_sdram_addr(8));

-- Location: IOOBUF_X34_Y20_N2
\sdram_addr[7]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst|sdram|m_addr\(7),
	devoe => ww_devoe,
	o => ww_sdram_addr(7));

-- Location: IOOBUF_X34_Y18_N2
\sdram_addr[6]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst|sdram|m_addr\(6),
	devoe => ww_devoe,
	o => ww_sdram_addr(6));

-- Location: IOOBUF_X21_Y24_N2
\sdram_addr[5]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst|sdram|m_addr\(5),
	devoe => ww_devoe,
	o => ww_sdram_addr(5));

-- Location: IOOBUF_X28_Y24_N2
\sdram_addr[4]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst|sdram|m_addr\(4),
	devoe => ww_devoe,
	o => ww_sdram_addr(4));

-- Location: IOOBUF_X32_Y24_N9
\sdram_addr[3]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst|sdram|m_addr\(3),
	devoe => ww_devoe,
	o => ww_sdram_addr(3));

-- Location: IOOBUF_X32_Y24_N16
\sdram_addr[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst|sdram|m_addr\(2),
	devoe => ww_devoe,
	o => ww_sdram_addr(2));

-- Location: IOOBUF_X28_Y24_N16
\sdram_addr[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst|sdram|m_addr\(1),
	devoe => ww_devoe,
	o => ww_sdram_addr(1));

-- Location: IOOBUF_X23_Y24_N23
\sdram_addr[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst|sdram|m_addr\(0),
	devoe => ww_devoe,
	o => ww_sdram_addr(0));

-- Location: IOOBUF_X34_Y17_N2
\sdram_ba[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst|sdram|m_bank\(1),
	devoe => ww_devoe,
	o => ww_sdram_ba(1));

-- Location: IOOBUF_X34_Y20_N16
\sdram_ba[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst|sdram|m_bank\(0),
	devoe => ww_devoe,
	o => ww_sdram_ba(0));

-- Location: IOOBUF_X34_Y17_N16
\sdram_dqm[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst|sdram|m_dqm\(1),
	devoe => ww_devoe,
	o => ww_sdram_dqm(1));

-- Location: IOOBUF_X34_Y10_N2
\sdram_dqm[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst|sdram|m_dqm\(0),
	devoe => ww_devoe,
	o => ww_sdram_dqm(0));

-- Location: IOOBUF_X34_Y8_N9
\sdram_dq[15]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst|sdram|m_data\(15),
	oe => \inst|sdram|ALT_INV_oe~q\,
	devoe => ww_devoe,
	o => sdram_dq(15));

-- Location: IOOBUF_X34_Y8_N16
\sdram_dq[14]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst|sdram|m_data\(14),
	oe => \inst|sdram|ALT_INV_oe~_Duplicate_1_q\,
	devoe => ww_devoe,
	o => sdram_dq(14));

-- Location: IOOBUF_X34_Y9_N9
\sdram_dq[13]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst|sdram|m_data\(13),
	oe => \inst|sdram|ALT_INV_oe~_Duplicate_2_q\,
	devoe => ww_devoe,
	o => sdram_dq(13));

-- Location: IOOBUF_X34_Y9_N16
\sdram_dq[12]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst|sdram|m_data\(12),
	oe => \inst|sdram|ALT_INV_oe~_Duplicate_3_q\,
	devoe => ww_devoe,
	o => sdram_dq(12));

-- Location: IOOBUF_X34_Y10_N9
\sdram_dq[11]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst|sdram|m_data\(11),
	oe => \inst|sdram|ALT_INV_oe~_Duplicate_4_q\,
	devoe => ww_devoe,
	o => sdram_dq(11));

-- Location: IOOBUF_X34_Y9_N2
\sdram_dq[10]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst|sdram|m_data\(10),
	oe => \inst|sdram|ALT_INV_oe~_Duplicate_5_q\,
	devoe => ww_devoe,
	o => sdram_dq(10));

-- Location: IOOBUF_X34_Y9_N23
\sdram_dq[9]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst|sdram|m_data\(9),
	oe => \inst|sdram|ALT_INV_oe~_Duplicate_6_q\,
	devoe => ww_devoe,
	o => sdram_dq(9));

-- Location: IOOBUF_X34_Y17_N23
\sdram_dq[8]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst|sdram|m_data\(8),
	oe => \inst|sdram|ALT_INV_oe~_Duplicate_7_q\,
	devoe => ww_devoe,
	o => sdram_dq(8));

-- Location: IOOBUF_X34_Y3_N16
\sdram_dq[7]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst|sdram|m_data\(7),
	oe => \inst|sdram|ALT_INV_oe~_Duplicate_8_q\,
	devoe => ww_devoe,
	o => sdram_dq(7));

-- Location: IOOBUF_X32_Y0_N16
\sdram_dq[6]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst|sdram|m_data\(6),
	oe => \inst|sdram|ALT_INV_oe~_Duplicate_9_q\,
	devoe => ww_devoe,
	o => sdram_dq(6));

-- Location: IOOBUF_X34_Y7_N9
\sdram_dq[5]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst|sdram|m_data\(5),
	oe => \inst|sdram|ALT_INV_oe~_Duplicate_10_q\,
	devoe => ww_devoe,
	o => sdram_dq(5));

-- Location: IOOBUF_X34_Y8_N23
\sdram_dq[4]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst|sdram|m_data\(4),
	oe => \inst|sdram|ALT_INV_oe~_Duplicate_11_q\,
	devoe => ww_devoe,
	o => sdram_dq(4));

-- Location: IOOBUF_X34_Y3_N23
\sdram_dq[3]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst|sdram|m_data\(3),
	oe => \inst|sdram|ALT_INV_oe~_Duplicate_12_q\,
	devoe => ww_devoe,
	o => sdram_dq(3));

-- Location: IOOBUF_X34_Y4_N23
\sdram_dq[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst|sdram|m_data\(2),
	oe => \inst|sdram|ALT_INV_oe~_Duplicate_13_q\,
	devoe => ww_devoe,
	o => sdram_dq(2));

-- Location: IOOBUF_X34_Y2_N16
\sdram_dq[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst|sdram|m_data\(1),
	oe => \inst|sdram|ALT_INV_oe~_Duplicate_14_q\,
	devoe => ww_devoe,
	o => sdram_dq(1));

-- Location: IOOBUF_X32_Y0_N23
\sdram_dq[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst|sdram|m_data\(0),
	oe => \inst|sdram|ALT_INV_oe~_Duplicate_15_q\,
	devoe => ww_devoe,
	o => sdram_dq(0));

-- Location: IOOBUF_X0_Y12_N15
\altera_reserved_tdo~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \altera_internal_jtag~TDO\,
	devoe => ww_devoe,
	o => ww_altera_reserved_tdo);

-- Location: IOIBUF_X0_Y11_N8
\clk~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_clk,
	o => \clk~input_o\);

-- Location: PLL_1
\inst1|altpll_component|auto_generated|pll1\ : cycloneive_pll
-- pragma translate_off
GENERIC MAP (
	auto_settings => "false",
	bandwidth_type => "medium",
	c0_high => 3,
	c0_initial => 2,
	c0_low => 2,
	c0_mode => "odd",
	c0_ph => 0,
	c1_high => 3,
	c1_initial => 1,
	c1_low => 2,
	c1_mode => "odd",
	c1_ph => 0,
	c1_use_casc_in => "off",
	c2_high => 0,
	c2_initial => 0,
	c2_low => 0,
	c2_mode => "bypass",
	c2_ph => 0,
	c2_use_casc_in => "off",
	c3_high => 0,
	c3_initial => 0,
	c3_low => 0,
	c3_mode => "bypass",
	c3_ph => 0,
	c3_use_casc_in => "off",
	c4_high => 0,
	c4_initial => 0,
	c4_low => 0,
	c4_mode => "bypass",
	c4_ph => 0,
	c4_use_casc_in => "off",
	charge_pump_current_bits => 1,
	clk0_counter => "c0",
	clk0_divide_by => 1,
	clk0_duty_cycle => 50,
	clk0_multiply_by => 2,
	clk0_phase_shift => "0",
	clk1_counter => "c1",
	clk1_divide_by => 1,
	clk1_duty_cycle => 50,
	clk1_multiply_by => 2,
	clk1_phase_shift => "-2000",
	clk2_counter => "unused",
	clk2_divide_by => 0,
	clk2_duty_cycle => 50,
	clk2_multiply_by => 0,
	clk2_phase_shift => "0",
	clk3_counter => "unused",
	clk3_divide_by => 0,
	clk3_duty_cycle => 50,
	clk3_multiply_by => 0,
	clk3_phase_shift => "0",
	clk4_counter => "unused",
	clk4_divide_by => 0,
	clk4_duty_cycle => 50,
	clk4_multiply_by => 0,
	clk4_phase_shift => "0",
	compensate_clock => "clock0",
	inclk0_input_frequency => 20000,
	inclk1_input_frequency => 0,
	loop_filter_c_bits => 0,
	loop_filter_r_bits => 27,
	m => 10,
	m_initial => 2,
	m_ph => 0,
	n => 1,
	operation_mode => "normal",
	pfd_max => 200000,
	pfd_min => 3076,
	pll_compensation_delay => 6795,
	self_reset_on_loss_lock => "off",
	simulation_type => "timing",
	switch_over_type => "auto",
	vco_center => 1538,
	vco_divide_by => 0,
	vco_frequency_control => "auto",
	vco_max => 3333,
	vco_min => 1538,
	vco_multiply_by => 0,
	vco_phase_shift_step => 250,
	vco_post_scale => 2)
-- pragma translate_on
PORT MAP (
	fbin => \inst1|altpll_component|auto_generated|wire_pll1_fbout\,
	inclk => \inst1|altpll_component|auto_generated|pll1_INCLK_bus\,
	fbout => \inst1|altpll_component|auto_generated|wire_pll1_fbout\,
	clk => \inst1|altpll_component|auto_generated|pll1_CLK_bus\);

-- Location: CLKCTRL_G3
\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl\ : cycloneive_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\);

-- Location: LCCOMB_X31_Y12_N24
\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder_combout\ = VCC

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder_combout\);

-- Location: IOIBUF_X34_Y2_N22
\rst_n~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_rst_n,
	o => \rst_n~input_o\);

-- Location: LCCOMB_X13_Y10_N26
\inst|rst_controller|merged_reset~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|rst_controller|merged_reset~0_combout\ = (\inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_oci_debug|resetrequest~q\) # (!\rst_n~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_oci_debug|resetrequest~q\,
	datac => \rst_n~input_o\,
	combout => \inst|rst_controller|merged_reset~0_combout\);

-- Location: CLKCTRL_G0
\inst|rst_controller|merged_reset~0clkctrl\ : cycloneive_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \inst|rst_controller|merged_reset~0clkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \inst|rst_controller|merged_reset~0clkctrl_outclk\);

-- Location: FF_X31_Y12_N25
\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder_combout\,
	clrn => \inst|rst_controller|ALT_INV_merged_reset~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain\(1));

-- Location: LCCOMB_X31_Y12_N4
\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]~feeder_combout\ = \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain\(1),
	combout => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]~feeder_combout\);

-- Location: FF_X31_Y12_N5
\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]~feeder_combout\,
	clrn => \inst|rst_controller|ALT_INV_merged_reset~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain\(0));

-- Location: FF_X31_Y12_N13
\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain\(0),
	clrn => \inst|rst_controller|ALT_INV_merged_reset~0clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q\);

-- Location: CLKCTRL_G6
\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl\ : cycloneive_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\);

-- Location: FF_X30_Y8_N9
\inst|sdram|m_data[15]~_Duplicate_1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|sdram|Selector100~1_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sdram|m_data[15]~_Duplicate_1_q\);

-- Location: LCCOMB_X30_Y6_N20
\inst|sdram|Selector10~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sdram|Selector10~2_combout\ = (\inst|sdram|i_state.111~q\) # ((\inst|sdram|i_state.011~q\ & ((\inst|sdram|i_count\(2)) # (\inst|sdram|i_count\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|sdram|i_state.111~q\,
	datab => \inst|sdram|i_count\(2),
	datac => \inst|sdram|i_count\(1),
	datad => \inst|sdram|i_state.011~q\,
	combout => \inst|sdram|Selector10~2_combout\);

-- Location: LCCOMB_X30_Y6_N6
\inst|sdram|Selector9~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sdram|Selector9~0_combout\ = (\inst|sdram|i_next.010~q\ & (!\inst|sdram|i_count\(2) & (!\inst|sdram|i_count\(1) & \inst|sdram|i_state.011~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|sdram|i_next.010~q\,
	datab => \inst|sdram|i_count\(2),
	datac => \inst|sdram|i_count\(1),
	datad => \inst|sdram|i_state.011~q\,
	combout => \inst|sdram|Selector9~0_combout\);

-- Location: FF_X30_Y6_N7
\inst|sdram|i_state.010\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|sdram|Selector9~0_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sdram|i_state.010~q\);

-- Location: LCCOMB_X25_Y3_N0
\inst|sdram|Add0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sdram|Add0~0_combout\ = \inst|sdram|refresh_counter\(0) $ (VCC)
-- \inst|sdram|Add0~1\ = CARRY(\inst|sdram|refresh_counter\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|sdram|refresh_counter\(0),
	datad => VCC,
	combout => \inst|sdram|Add0~0_combout\,
	cout => \inst|sdram|Add0~1\);

-- Location: FF_X25_Y3_N1
\inst|sdram|refresh_counter[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|sdram|Add0~0_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sdram|refresh_counter\(0));

-- Location: LCCOMB_X25_Y3_N2
\inst|sdram|Add0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sdram|Add0~2_combout\ = (\inst|sdram|refresh_counter\(1) & (\inst|sdram|Add0~1\ & VCC)) # (!\inst|sdram|refresh_counter\(1) & (!\inst|sdram|Add0~1\))
-- \inst|sdram|Add0~3\ = CARRY((!\inst|sdram|refresh_counter\(1) & !\inst|sdram|Add0~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst|sdram|refresh_counter\(1),
	datad => VCC,
	cin => \inst|sdram|Add0~1\,
	combout => \inst|sdram|Add0~2_combout\,
	cout => \inst|sdram|Add0~3\);

-- Location: LCCOMB_X26_Y3_N18
\inst|sdram|refresh_counter~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sdram|refresh_counter~9_combout\ = (!\inst|sdram|Equal0~4_combout\ & \inst|sdram|Add0~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|sdram|Equal0~4_combout\,
	datad => \inst|sdram|Add0~2_combout\,
	combout => \inst|sdram|refresh_counter~9_combout\);

-- Location: FF_X26_Y3_N19
\inst|sdram|refresh_counter[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|sdram|refresh_counter~9_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sdram|refresh_counter\(1));

-- Location: LCCOMB_X25_Y3_N4
\inst|sdram|Add0~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sdram|Add0~4_combout\ = (\inst|sdram|refresh_counter\(2) & ((GND) # (!\inst|sdram|Add0~3\))) # (!\inst|sdram|refresh_counter\(2) & (\inst|sdram|Add0~3\ $ (GND)))
-- \inst|sdram|Add0~5\ = CARRY((\inst|sdram|refresh_counter\(2)) # (!\inst|sdram|Add0~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst|sdram|refresh_counter\(2),
	datad => VCC,
	cin => \inst|sdram|Add0~3\,
	combout => \inst|sdram|Add0~4_combout\,
	cout => \inst|sdram|Add0~5\);

-- Location: FF_X25_Y3_N5
\inst|sdram|refresh_counter[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|sdram|Add0~4_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sdram|refresh_counter\(2));

-- Location: LCCOMB_X25_Y3_N6
\inst|sdram|Add0~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sdram|Add0~6_combout\ = (\inst|sdram|refresh_counter\(3) & (\inst|sdram|Add0~5\ & VCC)) # (!\inst|sdram|refresh_counter\(3) & (!\inst|sdram|Add0~5\))
-- \inst|sdram|Add0~7\ = CARRY((!\inst|sdram|refresh_counter\(3) & !\inst|sdram|Add0~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|sdram|refresh_counter\(3),
	datad => VCC,
	cin => \inst|sdram|Add0~5\,
	combout => \inst|sdram|Add0~6_combout\,
	cout => \inst|sdram|Add0~7\);

-- Location: LCCOMB_X25_Y3_N8
\inst|sdram|Add0~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sdram|Add0~8_combout\ = (\inst|sdram|refresh_counter\(4) & ((GND) # (!\inst|sdram|Add0~7\))) # (!\inst|sdram|refresh_counter\(4) & (\inst|sdram|Add0~7\ $ (GND)))
-- \inst|sdram|Add0~9\ = CARRY((\inst|sdram|refresh_counter\(4)) # (!\inst|sdram|Add0~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst|sdram|refresh_counter\(4),
	datad => VCC,
	cin => \inst|sdram|Add0~7\,
	combout => \inst|sdram|Add0~8_combout\,
	cout => \inst|sdram|Add0~9\);

-- Location: LCCOMB_X26_Y3_N22
\inst|sdram|refresh_counter~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sdram|refresh_counter~8_combout\ = (!\inst|sdram|Equal0~4_combout\ & \inst|sdram|Add0~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|sdram|Equal0~4_combout\,
	datad => \inst|sdram|Add0~8_combout\,
	combout => \inst|sdram|refresh_counter~8_combout\);

-- Location: FF_X26_Y3_N23
\inst|sdram|refresh_counter[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|sdram|refresh_counter~8_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sdram|refresh_counter\(4));

-- Location: LCCOMB_X25_Y3_N10
\inst|sdram|Add0~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sdram|Add0~10_combout\ = (\inst|sdram|refresh_counter\(5) & (!\inst|sdram|Add0~9\)) # (!\inst|sdram|refresh_counter\(5) & (\inst|sdram|Add0~9\ & VCC))
-- \inst|sdram|Add0~11\ = CARRY((\inst|sdram|refresh_counter\(5) & !\inst|sdram|Add0~9\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst|sdram|refresh_counter\(5),
	datad => VCC,
	cin => \inst|sdram|Add0~9\,
	combout => \inst|sdram|Add0~10_combout\,
	cout => \inst|sdram|Add0~11\);

-- Location: LCCOMB_X26_Y3_N10
\inst|sdram|refresh_counter~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sdram|refresh_counter~6_combout\ = (\inst|sdram|Equal0~4_combout\) # (!\inst|sdram|Add0~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|sdram|Equal0~4_combout\,
	datad => \inst|sdram|Add0~10_combout\,
	combout => \inst|sdram|refresh_counter~6_combout\);

-- Location: FF_X26_Y3_N11
\inst|sdram|refresh_counter[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|sdram|refresh_counter~6_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sdram|refresh_counter\(5));

-- Location: LCCOMB_X25_Y3_N12
\inst|sdram|Add0~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sdram|Add0~12_combout\ = (\inst|sdram|refresh_counter\(6) & ((GND) # (!\inst|sdram|Add0~11\))) # (!\inst|sdram|refresh_counter\(6) & (\inst|sdram|Add0~11\ $ (GND)))
-- \inst|sdram|Add0~13\ = CARRY((\inst|sdram|refresh_counter\(6)) # (!\inst|sdram|Add0~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst|sdram|refresh_counter\(6),
	datad => VCC,
	cin => \inst|sdram|Add0~11\,
	combout => \inst|sdram|Add0~12_combout\,
	cout => \inst|sdram|Add0~13\);

-- Location: LCCOMB_X26_Y3_N28
\inst|sdram|refresh_counter~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sdram|refresh_counter~7_combout\ = (!\inst|sdram|Equal0~4_combout\ & \inst|sdram|Add0~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|sdram|Equal0~4_combout\,
	datad => \inst|sdram|Add0~12_combout\,
	combout => \inst|sdram|refresh_counter~7_combout\);

-- Location: FF_X26_Y3_N29
\inst|sdram|refresh_counter[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|sdram|refresh_counter~7_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sdram|refresh_counter\(6));

-- Location: FF_X25_Y3_N7
\inst|sdram|refresh_counter[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|sdram|Add0~6_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sdram|refresh_counter\(3));

-- Location: LCCOMB_X26_Y3_N16
\inst|sdram|Equal0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sdram|Equal0~2_combout\ = (!\inst|sdram|refresh_counter\(4) & (!\inst|sdram|refresh_counter\(6) & (!\inst|sdram|refresh_counter\(3) & \inst|sdram|refresh_counter\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|sdram|refresh_counter\(4),
	datab => \inst|sdram|refresh_counter\(6),
	datac => \inst|sdram|refresh_counter\(3),
	datad => \inst|sdram|refresh_counter\(5),
	combout => \inst|sdram|Equal0~2_combout\);

-- Location: LCCOMB_X25_Y3_N14
\inst|sdram|Add0~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sdram|Add0~14_combout\ = (\inst|sdram|refresh_counter\(7) & (\inst|sdram|Add0~13\ & VCC)) # (!\inst|sdram|refresh_counter\(7) & (!\inst|sdram|Add0~13\))
-- \inst|sdram|Add0~15\ = CARRY((!\inst|sdram|refresh_counter\(7) & !\inst|sdram|Add0~13\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst|sdram|refresh_counter\(7),
	datad => VCC,
	cin => \inst|sdram|Add0~13\,
	combout => \inst|sdram|Add0~14_combout\,
	cout => \inst|sdram|Add0~15\);

-- Location: LCCOMB_X26_Y3_N14
\inst|sdram|refresh_counter~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sdram|refresh_counter~5_combout\ = (!\inst|sdram|Equal0~4_combout\ & \inst|sdram|Add0~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|sdram|Equal0~4_combout\,
	datad => \inst|sdram|Add0~14_combout\,
	combout => \inst|sdram|refresh_counter~5_combout\);

-- Location: FF_X26_Y3_N15
\inst|sdram|refresh_counter[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|sdram|refresh_counter~5_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sdram|refresh_counter\(7));

-- Location: LCCOMB_X25_Y3_N16
\inst|sdram|Add0~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sdram|Add0~16_combout\ = (\inst|sdram|refresh_counter\(8) & ((GND) # (!\inst|sdram|Add0~15\))) # (!\inst|sdram|refresh_counter\(8) & (\inst|sdram|Add0~15\ $ (GND)))
-- \inst|sdram|Add0~17\ = CARRY((\inst|sdram|refresh_counter\(8)) # (!\inst|sdram|Add0~15\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst|sdram|refresh_counter\(8),
	datad => VCC,
	cin => \inst|sdram|Add0~15\,
	combout => \inst|sdram|Add0~16_combout\,
	cout => \inst|sdram|Add0~17\);

-- Location: FF_X25_Y3_N17
\inst|sdram|refresh_counter[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|sdram|Add0~16_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sdram|refresh_counter\(8));

-- Location: LCCOMB_X25_Y3_N18
\inst|sdram|Add0~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sdram|Add0~18_combout\ = (\inst|sdram|refresh_counter\(9) & (!\inst|sdram|Add0~17\)) # (!\inst|sdram|refresh_counter\(9) & (\inst|sdram|Add0~17\ & VCC))
-- \inst|sdram|Add0~19\ = CARRY((\inst|sdram|refresh_counter\(9) & !\inst|sdram|Add0~17\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst|sdram|refresh_counter\(9),
	datad => VCC,
	cin => \inst|sdram|Add0~17\,
	combout => \inst|sdram|Add0~18_combout\,
	cout => \inst|sdram|Add0~19\);

-- Location: LCCOMB_X26_Y3_N4
\inst|sdram|refresh_counter[9]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sdram|refresh_counter[9]~13_combout\ = !\inst|sdram|Add0~18_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|sdram|Add0~18_combout\,
	combout => \inst|sdram|refresh_counter[9]~13_combout\);

-- Location: FF_X26_Y3_N5
\inst|sdram|refresh_counter[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|sdram|refresh_counter[9]~13_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sdram|refresh_counter\(9));

-- Location: LCCOMB_X26_Y3_N8
\inst|sdram|Equal0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sdram|Equal0~1_combout\ = (\inst|sdram|refresh_counter\(10) & (!\inst|sdram|refresh_counter\(7) & (!\inst|sdram|refresh_counter\(8) & \inst|sdram|refresh_counter\(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|sdram|refresh_counter\(10),
	datab => \inst|sdram|refresh_counter\(7),
	datac => \inst|sdram|refresh_counter\(8),
	datad => \inst|sdram|refresh_counter\(9),
	combout => \inst|sdram|Equal0~1_combout\);

-- Location: LCCOMB_X25_Y3_N22
\inst|sdram|Add0~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sdram|Add0~22_combout\ = (\inst|sdram|refresh_counter\(11) & (!\inst|sdram|Add0~21\)) # (!\inst|sdram|refresh_counter\(11) & (\inst|sdram|Add0~21\ & VCC))
-- \inst|sdram|Add0~23\ = CARRY((\inst|sdram|refresh_counter\(11) & !\inst|sdram|Add0~21\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101000001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|sdram|refresh_counter\(11),
	datad => VCC,
	cin => \inst|sdram|Add0~21\,
	combout => \inst|sdram|Add0~22_combout\,
	cout => \inst|sdram|Add0~23\);

-- Location: LCCOMB_X26_Y3_N2
\inst|sdram|refresh_counter~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sdram|refresh_counter~1_combout\ = (\inst|sdram|Equal0~4_combout\) # (!\inst|sdram|Add0~22_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|sdram|Equal0~4_combout\,
	datad => \inst|sdram|Add0~22_combout\,
	combout => \inst|sdram|refresh_counter~1_combout\);

-- Location: FF_X26_Y3_N3
\inst|sdram|refresh_counter[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|sdram|refresh_counter~1_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sdram|refresh_counter\(11));

-- Location: LCCOMB_X25_Y3_N24
\inst|sdram|Add0~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sdram|Add0~24_combout\ = (\inst|sdram|refresh_counter\(12) & ((GND) # (!\inst|sdram|Add0~23\))) # (!\inst|sdram|refresh_counter\(12) & (\inst|sdram|Add0~23\ $ (GND)))
-- \inst|sdram|Add0~25\ = CARRY((\inst|sdram|refresh_counter\(12)) # (!\inst|sdram|Add0~23\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|sdram|refresh_counter\(12),
	datad => VCC,
	cin => \inst|sdram|Add0~23\,
	combout => \inst|sdram|Add0~24_combout\,
	cout => \inst|sdram|Add0~25\);

-- Location: LCCOMB_X26_Y3_N6
\inst|sdram|refresh_counter~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sdram|refresh_counter~3_combout\ = (!\inst|sdram|Equal0~4_combout\ & \inst|sdram|Add0~24_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|sdram|Equal0~4_combout\,
	datad => \inst|sdram|Add0~24_combout\,
	combout => \inst|sdram|refresh_counter~3_combout\);

-- Location: FF_X26_Y3_N7
\inst|sdram|refresh_counter[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|sdram|refresh_counter~3_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sdram|refresh_counter\(12));

-- Location: LCCOMB_X25_Y3_N26
\inst|sdram|Add0~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sdram|Add0~26_combout\ = (\inst|sdram|refresh_counter\(13) & (\inst|sdram|Add0~25\ & VCC)) # (!\inst|sdram|refresh_counter\(13) & (!\inst|sdram|Add0~25\))
-- \inst|sdram|Add0~27\ = CARRY((!\inst|sdram|refresh_counter\(13) & !\inst|sdram|Add0~25\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst|sdram|refresh_counter\(13),
	datad => VCC,
	cin => \inst|sdram|Add0~25\,
	combout => \inst|sdram|Add0~26_combout\,
	cout => \inst|sdram|Add0~27\);

-- Location: LCCOMB_X26_Y3_N12
\inst|sdram|refresh_counter~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sdram|refresh_counter~2_combout\ = (\inst|sdram|Add0~26_combout\ & !\inst|sdram|Equal0~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst|sdram|Add0~26_combout\,
	datad => \inst|sdram|Equal0~4_combout\,
	combout => \inst|sdram|refresh_counter~2_combout\);

-- Location: FF_X26_Y3_N13
\inst|sdram|refresh_counter[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|sdram|refresh_counter~2_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sdram|refresh_counter\(13));

-- Location: LCCOMB_X25_Y3_N28
\inst|sdram|Add0~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sdram|Add0~28_combout\ = \inst|sdram|Add0~27\ $ (!\inst|sdram|refresh_counter\(14))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \inst|sdram|refresh_counter\(14),
	cin => \inst|sdram|Add0~27\,
	combout => \inst|sdram|Add0~28_combout\);

-- Location: LCCOMB_X26_Y3_N24
\inst|sdram|refresh_counter~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sdram|refresh_counter~0_combout\ = (\inst|sdram|Equal0~4_combout\) # (!\inst|sdram|Add0~28_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|sdram|Equal0~4_combout\,
	datad => \inst|sdram|Add0~28_combout\,
	combout => \inst|sdram|refresh_counter~0_combout\);

-- Location: FF_X26_Y3_N25
\inst|sdram|refresh_counter[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|sdram|refresh_counter~0_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sdram|refresh_counter\(14));

-- Location: LCCOMB_X26_Y3_N0
\inst|sdram|Equal0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sdram|Equal0~0_combout\ = (!\inst|sdram|refresh_counter\(13) & (\inst|sdram|refresh_counter\(11) & (!\inst|sdram|refresh_counter\(12) & \inst|sdram|refresh_counter\(14))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|sdram|refresh_counter\(13),
	datab => \inst|sdram|refresh_counter\(11),
	datac => \inst|sdram|refresh_counter\(12),
	datad => \inst|sdram|refresh_counter\(14),
	combout => \inst|sdram|Equal0~0_combout\);

-- Location: LCCOMB_X26_Y3_N20
\inst|sdram|Equal0~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sdram|Equal0~4_combout\ = (\inst|sdram|Equal0~3_combout\ & (\inst|sdram|Equal0~2_combout\ & (\inst|sdram|Equal0~1_combout\ & \inst|sdram|Equal0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|sdram|Equal0~3_combout\,
	datab => \inst|sdram|Equal0~2_combout\,
	datac => \inst|sdram|Equal0~1_combout\,
	datad => \inst|sdram|Equal0~0_combout\,
	combout => \inst|sdram|Equal0~4_combout\);

-- Location: LCCOMB_X30_Y6_N18
\inst|sdram|i_next.000~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sdram|i_next.000~0_combout\ = (\inst|sdram|i_next.000~q\) # ((\inst|sdram|i_state.000~q\ & (!\inst|sdram|i_state.101~q\ & !\inst|sdram|i_state.011~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|sdram|i_state.000~q\,
	datab => \inst|sdram|i_state.101~q\,
	datac => \inst|sdram|i_next.000~q\,
	datad => \inst|sdram|i_state.011~q\,
	combout => \inst|sdram|i_next.000~0_combout\);

-- Location: FF_X30_Y6_N19
\inst|sdram|i_next.000\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|sdram|i_next.000~0_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sdram|i_next.000~q\);

-- Location: LCCOMB_X30_Y6_N12
\inst|sdram|Selector7~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sdram|Selector7~0_combout\ = (\inst|sdram|Equal0~4_combout\ & (((\inst|sdram|i_next.000~q\)) # (!\inst|sdram|Selector12~0_combout\))) # (!\inst|sdram|Equal0~4_combout\ & (\inst|sdram|i_state.000~q\ & ((\inst|sdram|i_next.000~q\) # 
-- (!\inst|sdram|Selector12~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|sdram|Equal0~4_combout\,
	datab => \inst|sdram|Selector12~0_combout\,
	datac => \inst|sdram|i_state.000~q\,
	datad => \inst|sdram|i_next.000~q\,
	combout => \inst|sdram|Selector7~0_combout\);

-- Location: FF_X30_Y6_N13
\inst|sdram|i_state.000\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|sdram|Selector7~0_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sdram|i_state.000~q\);

-- Location: LCCOMB_X31_Y6_N0
\inst|sdram|Selector8~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sdram|Selector8~0_combout\ = (\inst|sdram|Equal0~4_combout\ & !\inst|sdram|i_state.000~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst|sdram|Equal0~4_combout\,
	datad => \inst|sdram|i_state.000~q\,
	combout => \inst|sdram|Selector8~0_combout\);

-- Location: FF_X31_Y6_N1
\inst|sdram|i_state.001\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|sdram|Selector8~0_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sdram|i_state.001~q\);

-- Location: LCCOMB_X31_Y6_N26
\inst|sdram|Selector10~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sdram|Selector10~3_combout\ = (\inst|sdram|Selector10~2_combout\) # ((\inst|sdram|i_state.010~q\) # (\inst|sdram|i_state.001~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|sdram|Selector10~2_combout\,
	datac => \inst|sdram|i_state.010~q\,
	datad => \inst|sdram|i_state.001~q\,
	combout => \inst|sdram|Selector10~3_combout\);

-- Location: FF_X31_Y6_N27
\inst|sdram|i_state.011\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|sdram|Selector10~3_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sdram|i_state.011~q\);

-- Location: LCCOMB_X30_Y6_N14
\inst|sdram|Selector15~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sdram|Selector15~1_combout\ = (\inst|sdram|i_state.011~q\ & (\inst|sdram|i_count\(0) $ (((\inst|sdram|i_count\(1)) # (\inst|sdram|i_count\(2))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|sdram|i_count\(1),
	datab => \inst|sdram|i_count\(2),
	datac => \inst|sdram|i_count\(0),
	datad => \inst|sdram|i_state.011~q\,
	combout => \inst|sdram|Selector15~1_combout\);

-- Location: LCCOMB_X30_Y6_N16
\inst|sdram|Selector13~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sdram|Selector13~0_combout\ = (\inst|sdram|i_state.000~q\ & !\inst|sdram|i_state.101~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|sdram|i_state.000~q\,
	datad => \inst|sdram|i_state.101~q\,
	combout => \inst|sdram|Selector13~0_combout\);

-- Location: LCCOMB_X30_Y6_N30
\inst|sdram|Selector15~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sdram|Selector15~2_combout\ = ((\inst|sdram|Selector15~1_combout\) # ((\inst|sdram|i_count\(0) & !\inst|sdram|Selector13~0_combout\))) # (!\inst|sdram|Selector15~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110111111101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|sdram|Selector15~0_combout\,
	datab => \inst|sdram|Selector15~1_combout\,
	datac => \inst|sdram|i_count\(0),
	datad => \inst|sdram|Selector13~0_combout\,
	combout => \inst|sdram|Selector15~2_combout\);

-- Location: FF_X30_Y6_N31
\inst|sdram|i_count[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|sdram|Selector15~2_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sdram|i_count\(0));

-- Location: LCCOMB_X30_Y6_N4
\inst|sdram|Selector14~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sdram|Selector14~0_combout\ = (\inst|sdram|i_state.011~q\ & ((\inst|sdram|i_count\(1) & ((\inst|sdram|i_count\(0)))) # (!\inst|sdram|i_count\(1) & (\inst|sdram|i_count\(2) & !\inst|sdram|i_count\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|sdram|i_count\(1),
	datab => \inst|sdram|i_count\(2),
	datac => \inst|sdram|i_count\(0),
	datad => \inst|sdram|i_state.011~q\,
	combout => \inst|sdram|Selector14~0_combout\);

-- Location: LCCOMB_X30_Y6_N22
\inst|sdram|Selector14~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sdram|Selector14~1_combout\ = (\inst|sdram|i_state.010~q\) # ((\inst|sdram|Selector14~0_combout\) # ((\inst|sdram|i_count\(1) & !\inst|sdram|Selector13~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|sdram|i_state.010~q\,
	datab => \inst|sdram|Selector14~0_combout\,
	datac => \inst|sdram|i_count\(1),
	datad => \inst|sdram|Selector13~0_combout\,
	combout => \inst|sdram|Selector14~1_combout\);

-- Location: FF_X30_Y6_N23
\inst|sdram|i_count[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|sdram|Selector14~1_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sdram|i_count\(1));

-- Location: LCCOMB_X30_Y6_N24
\inst|sdram|Selector12~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sdram|Selector12~1_combout\ = (\inst|sdram|i_next.111~q\ & (!\inst|sdram|i_count\(2) & (!\inst|sdram|i_count\(1) & \inst|sdram|i_state.011~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|sdram|i_next.111~q\,
	datab => \inst|sdram|i_count\(2),
	datac => \inst|sdram|i_count\(1),
	datad => \inst|sdram|i_state.011~q\,
	combout => \inst|sdram|Selector12~1_combout\);

-- Location: FF_X30_Y6_N25
\inst|sdram|i_state.111\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|sdram|Selector12~1_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sdram|i_state.111~q\);

-- Location: LCCOMB_X30_Y6_N28
\inst|sdram|Selector13~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sdram|Selector13~2_combout\ = (\inst|sdram|i_state.111~q\) # ((\inst|sdram|i_state.010~q\) # ((\inst|sdram|Selector13~1_combout\ & \inst|sdram|i_count\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|sdram|Selector13~1_combout\,
	datab => \inst|sdram|i_state.111~q\,
	datac => \inst|sdram|i_count\(2),
	datad => \inst|sdram|i_state.010~q\,
	combout => \inst|sdram|Selector13~2_combout\);

-- Location: FF_X30_Y6_N29
\inst|sdram|i_count[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|sdram|Selector13~2_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sdram|i_count\(2));

-- Location: LCCOMB_X30_Y6_N8
\inst|sdram|Selector12~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sdram|Selector12~0_combout\ = (!\inst|sdram|i_count\(2) & (!\inst|sdram|i_count\(1) & \inst|sdram|i_state.011~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|sdram|i_count\(2),
	datac => \inst|sdram|i_count\(1),
	datad => \inst|sdram|i_state.011~q\,
	combout => \inst|sdram|Selector12~0_combout\);

-- Location: LCCOMB_X30_Y6_N2
\inst|sdram|i_state.101~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sdram|i_state.101~0_combout\ = (\inst|sdram|i_state.101~q\) # ((\inst|sdram|i_next.101~q\ & \inst|sdram|Selector12~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|sdram|i_next.101~q\,
	datab => \inst|sdram|Selector12~0_combout\,
	datac => \inst|sdram|i_state.101~q\,
	combout => \inst|sdram|i_state.101~0_combout\);

-- Location: FF_X30_Y6_N3
\inst|sdram|i_state.101\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|sdram|i_state.101~0_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sdram|i_state.101~q\);

-- Location: LCCOMB_X31_Y6_N16
\inst|sdram|init_done~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sdram|init_done~0_combout\ = (\inst|sdram|init_done~q\) # (\inst|sdram|i_state.101~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst|sdram|init_done~q\,
	datad => \inst|sdram|i_state.101~q\,
	combout => \inst|sdram|init_done~0_combout\);

-- Location: FF_X31_Y6_N17
\inst|sdram|init_done\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|sdram|init_done~0_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sdram|init_done~q\);

-- Location: LCCOMB_X13_Y12_N30
\inst|nios2|A_stall~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|A_shift_rot_stall~q\,
	datab => \inst|nios2|A_mul_stall~q\,
	datac => \inst|nios2|A_mem_stall~q\,
	combout => \inst|nios2|A_stall~0_combout\);

-- Location: LCCOMB_X14_Y12_N2
\inst|cmd_xbar_mux|packet_in_progress~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cmd_xbar_mux|packet_in_progress~0_combout\ = !\inst|cmd_xbar_mux|update_grant~2_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst|cmd_xbar_mux|update_grant~2_combout\,
	combout => \inst|cmd_xbar_mux|packet_in_progress~0_combout\);

-- Location: FF_X14_Y12_N3
\inst|cmd_xbar_mux|packet_in_progress\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|cmd_xbar_mux|packet_in_progress~0_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cmd_xbar_mux|packet_in_progress~q\);

-- Location: LCCOMB_X32_Y13_N28
\inst|sdram|LessThan1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sdram|LessThan1~0_combout\ = (\inst|sdram|m_count\(1)) # (\inst|sdram|m_count\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|sdram|m_count\(1),
	datac => \inst|sdram|m_count\(2),
	combout => \inst|sdram|LessThan1~0_combout\);

-- Location: LCCOMB_X31_Y13_N20
\inst|sdram|active_cs_n~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sdram|active_cs_n~0_combout\ = (\inst|sdram|m_state.000000001~q\) # (((!\inst|sdram|the_kernel_sdram_input_efifo_module|entries\(0) & !\inst|sdram|the_kernel_sdram_input_efifo_module|entries\(1))) # (!\inst|sdram|init_done~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|sdram|the_kernel_sdram_input_efifo_module|entries\(0),
	datab => \inst|sdram|m_state.000000001~q\,
	datac => \inst|sdram|the_kernel_sdram_input_efifo_module|entries\(1),
	datad => \inst|sdram|init_done~q\,
	combout => \inst|sdram|active_cs_n~0_combout\);

-- Location: LCCOMB_X31_Y13_N2
\inst|sdram|Selector30~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sdram|Selector30~2_combout\ = (!\inst|sdram|m_state.000000001~q\ & (\inst|sdram|refresh_request~q\ & \inst|sdram|init_done~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|sdram|m_state.000000001~q\,
	datac => \inst|sdram|refresh_request~q\,
	datad => \inst|sdram|init_done~q\,
	combout => \inst|sdram|Selector30~2_combout\);

-- Location: LCCOMB_X31_Y13_N16
\inst|sdram|active_cs_n~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sdram|active_cs_n~1_combout\ = (\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q\ & ((\inst|sdram|Selector30~2_combout\) # ((\inst|sdram|active_cs_n~0_combout\ & \inst|sdram|active_cs_n~q\)))) # 
-- (!\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q\ & (((\inst|sdram|active_cs_n~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q\,
	datab => \inst|sdram|active_cs_n~0_combout\,
	datac => \inst|sdram|active_cs_n~q\,
	datad => \inst|sdram|Selector30~2_combout\,
	combout => \inst|sdram|active_cs_n~1_combout\);

-- Location: FF_X31_Y13_N17
\inst|sdram|active_cs_n\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|sdram|active_cs_n~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sdram|active_cs_n~q\);

-- Location: LCCOMB_X31_Y12_N16
\inst|sdram|Selector29~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sdram|Selector29~0_combout\ = (\inst|sdram|m_state.100000000~q\ & (((\inst|sdram|active_cs_n~q\) # (!\inst|sdram|pending~9_combout\)) # (!\inst|sdram|pending~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110001001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|sdram|pending~4_combout\,
	datab => \inst|sdram|m_state.100000000~q\,
	datac => \inst|sdram|pending~9_combout\,
	datad => \inst|sdram|active_cs_n~q\,
	combout => \inst|sdram|Selector29~0_combout\);

-- Location: LCCOMB_X31_Y12_N10
\inst|sdram|Selector29~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sdram|Selector29~1_combout\ = (\inst|sdram|Selector41~5_combout\ & ((\inst|sdram|Selector29~0_combout\) # ((\inst|sdram|LessThan1~0_combout\ & \inst|sdram|m_state.000100000~q\)))) # (!\inst|sdram|Selector41~5_combout\ & 
-- (\inst|sdram|LessThan1~0_combout\ & (\inst|sdram|m_state.000100000~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|sdram|Selector41~5_combout\,
	datab => \inst|sdram|LessThan1~0_combout\,
	datac => \inst|sdram|m_state.000100000~q\,
	datad => \inst|sdram|Selector29~0_combout\,
	combout => \inst|sdram|Selector29~1_combout\);

-- Location: FF_X31_Y12_N11
\inst|sdram|m_state.000100000\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|sdram|Selector29~1_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sdram|m_state.000100000~q\);

-- Location: LCCOMB_X32_Y13_N10
\inst|sdram|Selector30~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sdram|Selector30~3_combout\ = (\inst|sdram|Selector30~2_combout\) # ((\inst|sdram|m_state.000100000~q\ & (!\inst|sdram|m_count\(2) & !\inst|sdram|m_count\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|sdram|Selector30~2_combout\,
	datab => \inst|sdram|m_state.000100000~q\,
	datac => \inst|sdram|m_count\(2),
	datad => \inst|sdram|m_count\(1),
	combout => \inst|sdram|Selector30~3_combout\);

-- Location: FF_X32_Y13_N11
\inst|sdram|m_state.001000000\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|sdram|Selector30~3_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sdram|m_state.001000000~q\);

-- Location: LCCOMB_X31_Y6_N12
\inst|sdram|WideOr6~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sdram|WideOr6~0_combout\ = (\inst|sdram|i_state.000~q\ & !\inst|sdram|i_state.011~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|sdram|i_state.000~q\,
	datac => \inst|sdram|i_state.011~q\,
	combout => \inst|sdram|WideOr6~0_combout\);

-- Location: LCCOMB_X31_Y6_N14
\inst|sdram|Selector3~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sdram|Selector3~0_combout\ = (!\inst|sdram|i_state.010~q\ & (\inst|sdram|WideOr6~0_combout\ & ((\inst|sdram|i_cmd\(0)) # (!\inst|sdram|i_state.101~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|sdram|i_state.101~q\,
	datab => \inst|sdram|i_state.010~q\,
	datac => \inst|sdram|i_cmd\(0),
	datad => \inst|sdram|WideOr6~0_combout\,
	combout => \inst|sdram|Selector3~0_combout\);

-- Location: FF_X31_Y6_N15
\inst|sdram|i_cmd[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|sdram|Selector3~0_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sdram|i_cmd\(0));

-- Location: LCCOMB_X31_Y11_N4
\inst|sdram|Selector22~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sdram|Selector22~0_combout\ = (\inst|sdram|m_state.000000001~q\ & (((\inst|sdram|m_state.001000000~q\)))) # (!\inst|sdram|m_state.000000001~q\ & (!\inst|sdram|init_done~q\ & ((\inst|sdram|i_cmd\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|sdram|init_done~q\,
	datab => \inst|sdram|m_state.001000000~q\,
	datac => \inst|sdram|m_state.000000001~q\,
	datad => \inst|sdram|i_cmd\(0),
	combout => \inst|sdram|Selector22~0_combout\);

-- Location: LCCOMB_X31_Y14_N6
\inst|sdram|always5~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sdram|always5~0_combout\ = (!\inst|sdram|pending~combout\) # (!\inst|sdram|f_pop~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111100111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|sdram|f_pop~q\,
	datac => \inst|sdram|pending~combout\,
	combout => \inst|sdram|always5~0_combout\);

-- Location: LCCOMB_X31_Y11_N28
\inst|sdram|Selector22~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sdram|Selector22~1_combout\ = (\inst|sdram|m_state.000010000~q\ & (\inst|sdram|always5~0_combout\ & ((\inst|sdram|Selector22~0_combout\) # (\inst|sdram|m_state.000000001~q\)))) # (!\inst|sdram|m_state.000010000~q\ & 
-- (\inst|sdram|Selector22~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|sdram|m_state.000010000~q\,
	datab => \inst|sdram|Selector22~0_combout\,
	datac => \inst|sdram|m_state.000000001~q\,
	datad => \inst|sdram|always5~0_combout\,
	combout => \inst|sdram|Selector22~1_combout\);

-- Location: FF_X31_Y11_N29
\inst|sdram|m_cmd[0]~_Duplicate_1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|sdram|Selector22~1_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sdram|m_cmd[0]~_Duplicate_1_q\);

-- Location: LCCOMB_X30_Y6_N0
\inst|sdram|Selector1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sdram|Selector1~0_combout\ = (\inst|sdram|i_state.000~q\ & (!\inst|sdram|i_state.011~q\ & ((\inst|sdram|i_cmd\(2)) # (!\inst|sdram|i_state.101~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|sdram|i_state.000~q\,
	datab => \inst|sdram|i_state.101~q\,
	datac => \inst|sdram|i_cmd\(2),
	datad => \inst|sdram|i_state.011~q\,
	combout => \inst|sdram|Selector1~0_combout\);

-- Location: FF_X30_Y6_N1
\inst|sdram|i_cmd[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|sdram|Selector1~0_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sdram|i_cmd\(2));

-- Location: LCCOMB_X31_Y11_N2
\inst|sdram|Selector20~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sdram|Selector20~0_combout\ = (\inst|sdram|m_state.000000001~q\ & (!\inst|sdram|WideOr8~0_combout\)) # (!\inst|sdram|m_state.000000001~q\ & (((\inst|sdram|i_cmd\(2) & !\inst|sdram|init_done~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|sdram|WideOr8~0_combout\,
	datab => \inst|sdram|i_cmd\(2),
	datac => \inst|sdram|m_state.000000001~q\,
	datad => \inst|sdram|init_done~q\,
	combout => \inst|sdram|Selector20~0_combout\);

-- Location: FF_X31_Y11_N3
\inst|sdram|m_cmd[2]~_Duplicate_1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|sdram|Selector20~0_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sdram|m_cmd[2]~_Duplicate_1_q\);

-- Location: FF_X31_Y12_N29
\inst|sdram|m_state.000000010\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|sdram|Selector41~8_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sdram|m_state.000000010~q\);

-- Location: LCCOMB_X32_Y12_N14
\inst|sdram|Selector34~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sdram|Selector34~0_combout\ = (\inst|sdram|active_rnw~q\ & (!\inst|sdram|Selector33~0_combout\ & (!\inst|sdram|m_state.010000000~q\ & \inst|sdram|m_state.000000010~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|sdram|active_rnw~q\,
	datab => \inst|sdram|Selector33~0_combout\,
	datac => \inst|sdram|m_state.010000000~q\,
	datad => \inst|sdram|m_state.000000010~q\,
	combout => \inst|sdram|Selector34~0_combout\);

-- Location: LCCOMB_X32_Y12_N12
\inst|sdram|Selector34~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sdram|Selector34~2_combout\ = (\inst|sdram|m_state.000000010~q\) # ((!\inst|sdram|m_state.000000001~q\ & ((\inst|sdram|refresh_request~q\) # (!\inst|sdram|init_done~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110111001101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|sdram|m_state.000000001~q\,
	datab => \inst|sdram|m_state.000000010~q\,
	datac => \inst|sdram|init_done~q\,
	datad => \inst|sdram|refresh_request~q\,
	combout => \inst|sdram|Selector34~2_combout\);

-- Location: LCCOMB_X32_Y12_N22
\inst|sdram|Selector34~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sdram|Selector34~3_combout\ = (\inst|sdram|Selector34~1_combout\) # ((\inst|sdram|Selector33~0_combout\) # ((\inst|sdram|m_state.010000000~q\) # (\inst|sdram|Selector34~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|sdram|Selector34~1_combout\,
	datab => \inst|sdram|Selector33~0_combout\,
	datac => \inst|sdram|m_state.010000000~q\,
	datad => \inst|sdram|Selector34~2_combout\,
	combout => \inst|sdram|Selector34~3_combout\);

-- Location: FF_X32_Y12_N15
\inst|sdram|m_next.000001000\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|sdram|Selector34~0_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|sdram|Selector34~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sdram|m_next.000001000~q\);

-- Location: LCCOMB_X31_Y14_N10
\inst|sdram|the_kernel_sdram_input_efifo_module|entries[0]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sdram|the_kernel_sdram_input_efifo_module|entries[0]~3_combout\ = \inst|sdram|the_kernel_sdram_input_efifo_module|always2~2_combout\ $ (\inst|sdram|the_kernel_sdram_input_efifo_module|entries\(0) $ (((\inst|sdram|f_pop~q\ & 
-- !\inst|sdram|pending~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|sdram|the_kernel_sdram_input_efifo_module|always2~2_combout\,
	datab => \inst|sdram|f_pop~q\,
	datac => \inst|sdram|the_kernel_sdram_input_efifo_module|entries\(0),
	datad => \inst|sdram|pending~combout\,
	combout => \inst|sdram|the_kernel_sdram_input_efifo_module|entries[0]~3_combout\);

-- Location: FF_X31_Y14_N11
\inst|sdram|the_kernel_sdram_input_efifo_module|entries[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|sdram|the_kernel_sdram_input_efifo_module|entries[0]~3_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sdram|the_kernel_sdram_input_efifo_module|entries\(0));

-- Location: FF_X12_Y15_N25
\inst|nios2|kernel_nios2_ic_data|the_altsyncram|auto_generated|rden_b_store\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|F_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|kernel_nios2_ic_data|the_altsyncram|auto_generated|rden_b_store~q\);

-- Location: LCCOMB_X12_Y15_N18
\inst|nios2|kernel_nios2_ic_data|the_altsyncram|auto_generated|ram_block1a0~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst|nios2|F_stall~combout\,
	datad => \inst|nios2|kernel_nios2_ic_data|the_altsyncram|auto_generated|rden_b_store~q\,
	combout => \inst|nios2|kernel_nios2_ic_data|the_altsyncram|auto_generated|ram_block1a0~0_combout\);

-- Location: IOIBUF_X32_Y0_N15
\sdram_dq[6]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => sdram_dq(6),
	o => \sdram_dq[6]~input_o\);

-- Location: FF_X32_Y0_N17
\inst|sdram|za_data[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \sdram_dq[6]~input_o\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sdram|za_data\(6));

-- Location: LCCOMB_X7_Y19_N12
\inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used~6_combout\ = (\inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|write~0_combout\ & (\inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(4))) 
-- # (!\inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|write~0_combout\ & ((\inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(4),
	datac => \inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|write~0_combout\,
	datad => \inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(6),
	combout => \inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used~6_combout\);

-- Location: LCCOMB_X18_Y21_N24
\inst|nios2|E_valid~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|E_hbreak_req~combout\,
	datab => \inst|nios2|M_pipe_flush~q\,
	datad => \inst|nios2|E_valid_from_D~q\,
	combout => \inst|nios2|E_valid~1_combout\);

-- Location: FF_X18_Y21_N25
\inst|nios2|M_valid_from_E\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|E_valid~1_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|nios2|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|M_valid_from_E~q\);

-- Location: FF_X18_Y8_N25
\inst|nios2|A_valid\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \inst|nios2|M_valid_from_E~q\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \inst|nios2|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|A_valid~q\);

-- Location: LCCOMB_X26_Y14_N14
\inst|nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~3_combout\ = (\inst|nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0) & 
-- ((\inst|nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1)) # (!\inst|nios2_jtag_debug_module_translator|read_latency_shift_reg\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_jtag_debug_module_translator|read_latency_shift_reg\(0),
	datab => \inst|nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	datad => \inst|nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0),
	combout => \inst|nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~3_combout\);

-- Location: FF_X13_Y11_N9
\inst|nios2|E_iw[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \inst|nios2|D_iw\(16),
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \inst|nios2|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|E_iw\(16));

-- Location: LCCOMB_X12_Y11_N10
\inst|nios2|F_iw[13]~16\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|kernel_nios2_ic_data|the_altsyncram|auto_generated|q_b\(13),
	datac => \inst|nios2|F_iw[16]~7_combout\,
	combout => \inst|nios2|F_iw[13]~16_combout\);

-- Location: FF_X12_Y11_N11
\inst|nios2|D_iw[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|F_iw[13]~16_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|nios2|F_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|D_iw\(13));

-- Location: FF_X13_Y11_N29
\inst|nios2|E_iw[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \inst|nios2|D_iw\(13),
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \inst|nios2|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|E_iw\(13));

-- Location: FF_X12_Y15_N21
\inst|nios2|D_ic_fill_starting_d1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|D_ic_fill_starting~1_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|D_ic_fill_starting_d1~q\);

-- Location: LCCOMB_X11_Y15_N26
\inst|nios2|ic_fill_dp_offset_nxt[2]~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|ic_fill_dp_offset\(0),
	datab => \inst|nios2|ic_fill_dp_offset\(2),
	datac => \inst|nios2|ic_fill_dp_offset\(1),
	datad => \inst|nios2|D_ic_fill_starting_d1~q\,
	combout => \inst|nios2|ic_fill_dp_offset_nxt[2]~1_combout\);

-- Location: LCCOMB_X11_Y15_N16
\inst|nios2|ic_fill_dp_offset_nxt[2]~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|ic_fill_initial_offset\(2),
	datac => \inst|nios2|ic_fill_dp_offset_nxt[2]~1_combout\,
	datad => \inst|nios2|D_ic_fill_starting_d1~q\,
	combout => \inst|nios2|ic_fill_dp_offset_nxt[2]~2_combout\);

-- Location: LCCOMB_X11_Y15_N30
\inst|nios2|ic_fill_dp_offset_en~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst|nios2|i_readdatavalid_d1~q\,
	datad => \inst|nios2|D_ic_fill_starting_d1~q\,
	combout => \inst|nios2|ic_fill_dp_offset_en~0_combout\);

-- Location: FF_X11_Y15_N17
\inst|nios2|ic_fill_dp_offset[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|ic_fill_dp_offset_nxt[2]~2_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|nios2|ic_fill_dp_offset_en~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|ic_fill_dp_offset\(2));

-- Location: LCCOMB_X28_Y12_N20
\inst|rsp_xbar_mux|src_payload~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|rsp_xbar_mux|src_payload~0_combout\ = (!\inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][56]~q\ & (\inst|sdram_s1_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[1]~0_combout\ & 
-- \inst|sdram_s1_translator_avalon_universal_slave_0_agent|rp_valid~combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][56]~q\,
	datac => \inst|sdram_s1_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[1]~0_combout\,
	datad => \inst|sdram_s1_translator_avalon_universal_slave_0_agent|rp_valid~combout\,
	combout => \inst|rsp_xbar_mux|src_payload~0_combout\);

-- Location: LCCOMB_X11_Y14_N30
\inst|nios2|F_iw[1]~8\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst|nios2|kernel_nios2_ic_data|the_altsyncram|auto_generated|q_b\(1),
	datad => \inst|nios2|F_iw[16]~7_combout\,
	combout => \inst|nios2|F_iw[1]~8_combout\);

-- Location: FF_X11_Y14_N31
\inst|nios2|D_iw[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|F_iw[1]~8_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|nios2|F_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|D_iw\(1));

-- Location: LCCOMB_X14_Y15_N10
\inst|nios2|D_ic_fill_starting~1_wirecell\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|nios2|D_ic_fill_starting~1_combout\,
	combout => \inst|nios2|D_ic_fill_starting~1_wirecell_combout\);

-- Location: LCCOMB_X14_Y15_N30
\inst|nios2|ic_tag_wraddress[2]~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|D_pc\(5),
	datac => \inst|nios2|ic_fill_line\(2),
	datad => \inst|nios2|D_ic_fill_starting~1_wirecell_combout\,
	combout => \inst|nios2|ic_tag_wraddress[2]~1_combout\);

-- Location: FF_X14_Y15_N31
\inst|nios2|ic_fill_line[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|ic_tag_wraddress[2]~1_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|ic_fill_line\(2));

-- Location: LCCOMB_X14_Y15_N12
\inst|nios2|ic_tag_wraddress[3]~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|D_pc\(6),
	datac => \inst|nios2|ic_fill_line\(3),
	datad => \inst|nios2|D_ic_fill_starting~1_wirecell_combout\,
	combout => \inst|nios2|ic_tag_wraddress[3]~2_combout\);

-- Location: FF_X14_Y15_N13
\inst|nios2|ic_fill_line[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|ic_tag_wraddress[3]~2_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|ic_fill_line\(3));

-- Location: LCCOMB_X19_Y17_N24
\inst|nios2|E_src2[2]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|E_src2[2]~2_combout\,
	combout => \inst|nios2|E_src2[2]~feeder_combout\);

-- Location: LCCOMB_X13_Y18_N2
\inst|nios2|F_iw[8]~21\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|kernel_nios2_ic_data|the_altsyncram|auto_generated|q_b\(8),
	datac => \inst|nios2|F_iw[16]~7_combout\,
	combout => \inst|nios2|F_iw[8]~21_combout\);

-- Location: FF_X13_Y18_N3
\inst|nios2|D_iw[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|F_iw[8]~21_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|nios2|F_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|D_iw\(8));

-- Location: LCCOMB_X19_Y17_N8
\inst|nios2|D_src2_imm[2]~8\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|D_ctrl_hi_imm16~q\,
	datad => \inst|nios2|D_iw\(8),
	combout => \inst|nios2|D_src2_imm[2]~8_combout\);

-- Location: LCCOMB_X12_Y11_N18
\inst|nios2|F_op_slli~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|F_iw[13]~16_combout\,
	datab => \inst|nios2|Equal2~1_combout\,
	datac => \inst|nios2|F_iw[12]~18_combout\,
	datad => \inst|nios2|F_iw[11]~14_combout\,
	combout => \inst|nios2|F_op_slli~0_combout\);

-- Location: LCCOMB_X12_Y14_N28
\inst|nios2|F_op_roli~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|kernel_nios2_ic_data|the_altsyncram|auto_generated|q_b\(2),
	datab => \inst|nios2|kernel_nios2_ic_data|the_altsyncram|auto_generated|q_b\(0),
	datac => \inst|nios2|kernel_nios2_ic_data|the_altsyncram|auto_generated|q_b\(1),
	datad => \inst|nios2|F_iw[16]~7_combout\,
	combout => \inst|nios2|F_op_roli~0_combout\);

-- Location: LCCOMB_X12_Y14_N18
\inst|nios2|F_ctrl_src2_choose_imm\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|F_ctrl_b_is_dst~0_combout\,
	datab => \inst|nios2|F_op_slli~0_combout\,
	datad => \inst|nios2|F_op_roli~0_combout\,
	combout => \inst|nios2|F_ctrl_src2_choose_imm~combout\);

-- Location: FF_X12_Y14_N19
\inst|nios2|D_ctrl_src2_choose_imm\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|F_ctrl_src2_choose_imm~combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|nios2|F_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|D_ctrl_src2_choose_imm~q\);

-- Location: FF_X19_Y17_N25
\inst|nios2|E_src2[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|E_src2[2]~feeder_combout\,
	asdata => \inst|nios2|D_src2_imm[2]~8_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst|nios2|D_ctrl_src2_choose_imm~q\,
	ena => \inst|nios2|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|E_src2\(2));

-- Location: LCCOMB_X11_Y14_N26
\inst|nios2|F_iw[0]~13\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst|nios2|kernel_nios2_ic_data|the_altsyncram|auto_generated|q_b\(0),
	datad => \inst|nios2|F_iw[16]~7_combout\,
	combout => \inst|nios2|F_iw[0]~13_combout\);

-- Location: FF_X11_Y14_N27
\inst|nios2|D_iw[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|F_iw[0]~13_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|nios2|F_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|D_iw\(0));

-- Location: LCCOMB_X11_Y12_N24
\inst|nios2|Equal154~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|D_iw\(12),
	datab => \inst|nios2|D_iw\(11),
	datac => \inst|nios2|D_iw\(13),
	datad => \inst|nios2|D_iw\(16),
	combout => \inst|nios2|Equal154~2_combout\);

-- Location: LCCOMB_X11_Y12_N4
\inst|nios2|D_ctrl_alu_force_xor~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|D_iw\(14),
	datab => \inst|nios2|Equal154~1_combout\,
	datac => \inst|nios2|D_iw\(15),
	datad => \inst|nios2|Equal154~2_combout\,
	combout => \inst|nios2|D_ctrl_alu_force_xor~0_combout\);

-- Location: LCCOMB_X12_Y12_N0
\inst|nios2|D_ctrl_alu_force_xor~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110001101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|D_iw\(5),
	datab => \inst|nios2|D_iw\(1),
	datac => \inst|nios2|D_ctrl_alu_force_xor~0_combout\,
	datad => \inst|nios2|D_iw\(2),
	combout => \inst|nios2|D_ctrl_alu_force_xor~1_combout\);

-- Location: LCCOMB_X12_Y12_N26
\inst|nios2|D_ctrl_alu_force_xor~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|D_iw\(2),
	datab => \inst|nios2|D_iw\(3),
	datac => \inst|nios2|D_iw\(4),
	datad => \inst|nios2|D_ctrl_alu_force_xor~1_combout\,
	combout => \inst|nios2|D_ctrl_alu_force_xor~2_combout\);

-- Location: LCCOMB_X13_Y16_N12
\inst|nios2|D_logic_op_raw[1]~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|D_iw\(4),
	datab => \inst|nios2|D_iw\(15),
	datac => \inst|nios2|Equal171~2_combout\,
	datad => \inst|nios2|Equal171~0_combout\,
	combout => \inst|nios2|D_logic_op_raw[1]~0_combout\);

-- Location: LCCOMB_X13_Y16_N16
\inst|nios2|D_logic_op[1]~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|D_ctrl_alu_force_xor~3_combout\,
	datab => \inst|nios2|D_iw\(0),
	datac => \inst|nios2|D_ctrl_alu_force_xor~2_combout\,
	datad => \inst|nios2|D_logic_op_raw[1]~0_combout\,
	combout => \inst|nios2|D_logic_op[1]~0_combout\);

-- Location: FF_X13_Y16_N17
\inst|nios2|E_logic_op[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|D_logic_op[1]~0_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|nios2|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|E_logic_op\(1));

-- Location: LCCOMB_X17_Y8_N28
\inst|nios2|D_op_div~4\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010100000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|D_iw\(4),
	datac => \inst|nios2|D_iw\(3),
	combout => \inst|nios2|D_op_div~4_combout\);

-- Location: LCCOMB_X12_Y12_N20
\inst|nios2|D_ctrl_logic~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|D_iw\(2),
	datab => \inst|nios2|D_op_div~4_combout\,
	datac => \inst|nios2|D_iw\(0),
	datad => \inst|nios2|D_iw\(1),
	combout => \inst|nios2|D_ctrl_logic~0_combout\);

-- Location: LCCOMB_X13_Y13_N24
\inst|nios2|D_ctrl_logic~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|D_iw\(11),
	datab => \inst|nios2|D_ctrl_logic~0_combout\,
	datac => \inst|nios2|D_iw\(16),
	datad => \inst|nios2|D_ctrl_logic~1_combout\,
	combout => \inst|nios2|D_ctrl_logic~2_combout\);

-- Location: FF_X13_Y13_N25
\inst|nios2|E_ctrl_logic\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|D_ctrl_logic~2_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|nios2|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|E_ctrl_logic~q\);

-- Location: LCCOMB_X14_Y13_N8
\inst|nios2|ic_tag_wraddress_nxt~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|D_pc\(9),
	datab => \inst|nios2|D_ic_fill_starting~1_combout\,
	datac => \inst|nios2|ic_fill_line\(6),
	combout => \inst|nios2|ic_tag_wraddress_nxt~0_combout\);

-- Location: FF_X14_Y13_N9
\inst|nios2|ic_fill_line[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|ic_tag_wraddress_nxt~0_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|ic_fill_line\(6));

-- Location: LCCOMB_X11_Y13_N20
\inst|nios2|Equal154~3\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|D_iw\(12),
	datab => \inst|nios2|D_iw\(16),
	datac => \inst|nios2|D_iw\(11),
	datad => \inst|nios2|D_iw\(13),
	combout => \inst|nios2|Equal154~3_combout\);

-- Location: LCCOMB_X13_Y13_N6
\inst|nios2|Equal154~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|D_iw\(11),
	datab => \inst|nios2|D_iw\(13),
	datac => \inst|nios2|D_iw\(16),
	datad => \inst|nios2|D_iw\(12),
	combout => \inst|nios2|Equal154~0_combout\);

-- Location: LCCOMB_X11_Y13_N14
\inst|nios2|D_ctrl_retaddr~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|D_iw\(15),
	datab => \inst|nios2|Equal154~3_combout\,
	datac => \inst|nios2|D_iw\(14),
	datad => \inst|nios2|Equal154~0_combout\,
	combout => \inst|nios2|D_ctrl_retaddr~0_combout\);

-- Location: LCCOMB_X12_Y12_N28
\inst|nios2|D_op_div\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|D_iw\(5),
	datab => \inst|nios2|D_op_div~4_combout\,
	datac => \inst|nios2|D_iw\(0),
	datad => \inst|nios2|D_iw\(2),
	combout => \inst|nios2|D_op_div~combout\);

-- Location: LCCOMB_X11_Y12_N22
\inst|nios2|D_op_cmpge~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|D_iw\(14),
	datac => \inst|nios2|D_iw\(15),
	combout => \inst|nios2|D_op_cmpge~0_combout\);

-- Location: LCCOMB_X11_Y13_N24
\inst|nios2|D_ctrl_retaddr~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|D_iw\(13),
	datac => \inst|nios2|D_iw\(11),
	datad => \inst|nios2|D_iw\(16),
	combout => \inst|nios2|D_ctrl_retaddr~1_combout\);

-- Location: LCCOMB_X11_Y13_N2
\inst|nios2|D_ctrl_retaddr~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100011000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|D_iw\(12),
	datab => \inst|nios2|D_iw\(16),
	datac => \inst|nios2|D_op_cmpge~0_combout\,
	datad => \inst|nios2|D_ctrl_retaddr~1_combout\,
	combout => \inst|nios2|D_ctrl_retaddr~2_combout\);

-- Location: LCCOMB_X11_Y13_N8
\inst|nios2|D_ctrl_retaddr~3\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|Equal171~1_combout\,
	datab => \inst|nios2|D_ctrl_retaddr~0_combout\,
	datac => \inst|nios2|D_op_div~combout\,
	datad => \inst|nios2|D_ctrl_retaddr~2_combout\,
	combout => \inst|nios2|D_ctrl_retaddr~3_combout\);

-- Location: FF_X11_Y13_N9
\inst|nios2|E_ctrl_retaddr\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|D_ctrl_retaddr~3_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|nios2|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|E_ctrl_retaddr~q\);

-- Location: FF_X14_Y21_N21
\inst|nios2|F_pc[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|F_ic_data_rd_addr_nxt[2]~11_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|nios2|F_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|F_pc\(2));

-- Location: LCCOMB_X13_Y20_N8
\inst|nios2|F_pc_plus_one[0]~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|F_pc\(0),
	datad => VCC,
	combout => \inst|nios2|F_pc_plus_one[0]~0_combout\,
	cout => \inst|nios2|F_pc_plus_one[0]~1\);

-- Location: LCCOMB_X13_Y20_N10
\inst|nios2|F_pc_plus_one[1]~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst|nios2|F_pc\(1),
	datad => VCC,
	cin => \inst|nios2|F_pc_plus_one[0]~1\,
	combout => \inst|nios2|F_pc_plus_one[1]~2_combout\,
	cout => \inst|nios2|F_pc_plus_one[1]~3\);

-- Location: LCCOMB_X13_Y20_N12
\inst|nios2|F_pc_plus_one[2]~4\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst|nios2|F_pc\(2),
	datad => VCC,
	cin => \inst|nios2|F_pc_plus_one[1]~3\,
	combout => \inst|nios2|F_pc_plus_one[2]~4_combout\,
	cout => \inst|nios2|F_pc_plus_one[2]~5\);

-- Location: FF_X13_Y20_N13
\inst|nios2|D_pc_plus_one[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|F_pc_plus_one[2]~4_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|nios2|F_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|D_pc_plus_one\(2));

-- Location: LCCOMB_X12_Y12_N12
\inst|nios2|E_ctrl_br_cond_nxt~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|E_ctrl_br_cond_nxt~0_combout\,
	datab => \inst|nios2|D_iw\(1),
	datac => \inst|nios2|D_iw\(0),
	combout => \inst|nios2|E_ctrl_br_cond_nxt~1_combout\);

-- Location: LCCOMB_X14_Y18_N0
\inst|nios2|D_extra_pc[2]~22\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|D_br_taken_waddr_partial\(2),
	datab => \inst|nios2|D_pc_plus_one\(2),
	datac => \inst|nios2|D_bht_data\(1),
	datad => \inst|nios2|E_ctrl_br_cond_nxt~1_combout\,
	combout => \inst|nios2|D_extra_pc[2]~22_combout\);

-- Location: FF_X14_Y18_N1
\inst|nios2|E_extra_pc[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|D_extra_pc[2]~22_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|nios2|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|E_extra_pc\(2));

-- Location: LCCOMB_X14_Y18_N2
\inst|nios2|E_alu_result[4]~23\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|Add17|auto_generated|result_int[5]~10_combout\,
	datab => \inst|nios2|E_ctrl_retaddr~q\,
	datac => \inst|nios2|E_alu_result~0_combout\,
	datad => \inst|nios2|E_extra_pc\(2),
	combout => \inst|nios2|E_alu_result[4]~23_combout\);

-- Location: LCCOMB_X28_Y12_N8
\inst|rsp_xbar_mux_001|src_payload~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|rsp_xbar_mux_001|src_payload~3_combout\ = (\inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][56]~q\ & (\inst|sdram_s1_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[1]~0_combout\ & 
-- \inst|sdram_s1_translator_avalon_universal_slave_0_agent|rp_valid~combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][56]~q\,
	datac => \inst|sdram_s1_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[1]~0_combout\,
	datad => \inst|sdram_s1_translator_avalon_universal_slave_0_agent|rp_valid~combout\,
	combout => \inst|rsp_xbar_mux_001|src_payload~3_combout\);

-- Location: FF_X12_Y16_N15
\inst|nios2|E_dst_regnum[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|D_dst_regnum[4]~3_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|nios2|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|E_dst_regnum\(4));

-- Location: LCCOMB_X11_Y16_N0
\inst|nios2|Equal293~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|kernel_nios2_ic_data|the_altsyncram|auto_generated|q_b\(31),
	datac => \inst|nios2|E_dst_regnum\(4),
	combout => \inst|nios2|Equal293~0_combout\);

-- Location: LCCOMB_X13_Y11_N2
\inst|nios2|E_iw[12]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|nios2|D_iw\(12),
	combout => \inst|nios2|E_iw[12]~feeder_combout\);

-- Location: FF_X13_Y11_N3
\inst|nios2|E_iw[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|E_iw[12]~feeder_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|nios2|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|E_iw\(12));

-- Location: LCCOMB_X13_Y11_N24
\inst|nios2|E_hbreak_req~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|M_pipe_flush~q\,
	datab => \inst|nios2|E_valid_from_D~q\,
	datac => \inst|nios2|E_iw\(11),
	datad => \inst|nios2|E_iw\(12),
	combout => \inst|nios2|E_hbreak_req~1_combout\);

-- Location: LCCOMB_X13_Y11_N30
\inst|nios2|E_iw[14]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|nios2|D_iw\(14),
	combout => \inst|nios2|E_iw[14]~feeder_combout\);

-- Location: FF_X13_Y11_N31
\inst|nios2|E_iw[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|E_iw[14]~feeder_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|nios2|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|E_iw\(14));

-- Location: LCCOMB_X13_Y11_N8
\inst|nios2|E_hbreak_req~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|E_iw\(15),
	datab => \inst|nios2|E_iw\(14),
	datac => \inst|nios2|E_iw\(16),
	datad => \inst|nios2|E_iw\(13),
	combout => \inst|nios2|E_hbreak_req~0_combout\);

-- Location: FF_X16_Y8_N9
\inst|nios2|E_iw[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \inst|nios2|D_iw\(3),
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \inst|nios2|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|E_iw\(3));

-- Location: FF_X11_Y14_N9
\inst|nios2|D_iw[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|F_iw[5]~10_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|nios2|F_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|D_iw\(5));

-- Location: FF_X16_Y8_N25
\inst|nios2|E_iw[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \inst|nios2|D_iw\(5),
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \inst|nios2|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|E_iw\(5));

-- Location: FF_X16_Y8_N15
\inst|nios2|E_iw[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \inst|nios2|D_iw\(2),
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \inst|nios2|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|E_iw\(2));

-- Location: FF_X16_Y8_N1
\inst|nios2|E_iw[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \inst|nios2|D_iw\(1),
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \inst|nios2|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|E_iw\(1));

-- Location: FF_X16_Y8_N5
\inst|nios2|E_iw[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \inst|nios2|D_iw\(0),
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \inst|nios2|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|E_iw\(0));

-- Location: LCCOMB_X16_Y8_N0
\inst|nios2|Equal209~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|E_iw\(4),
	datab => \inst|nios2|E_iw\(2),
	datac => \inst|nios2|E_iw\(1),
	datad => \inst|nios2|E_iw\(0),
	combout => \inst|nios2|Equal209~0_combout\);

-- Location: LCCOMB_X16_Y8_N24
\inst|nios2|Equal209~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|nios2|E_iw\(3),
	datac => \inst|nios2|E_iw\(5),
	datad => \inst|nios2|Equal209~0_combout\,
	combout => \inst|nios2|Equal209~1_combout\);

-- Location: LCCOMB_X13_Y11_N4
\inst|nios2|E_hbreak_req\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|hbreak_req~0_combout\,
	datab => \inst|nios2|E_hbreak_req~1_combout\,
	datac => \inst|nios2|E_hbreak_req~0_combout\,
	datad => \inst|nios2|Equal209~1_combout\,
	combout => \inst|nios2|E_hbreak_req~combout\);

-- Location: LCCOMB_X12_Y14_N22
\inst|nios2|F_ctrl_ignore_dst\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|kernel_nios2_ic_data|the_altsyncram|auto_generated|q_b\(2),
	datab => \inst|nios2|kernel_nios2_ic_data|the_altsyncram|auto_generated|q_b\(0),
	datac => \inst|nios2|kernel_nios2_ic_data|the_altsyncram|auto_generated|q_b\(1),
	datad => \inst|nios2|F_iw[16]~7_combout\,
	combout => \inst|nios2|F_ctrl_ignore_dst~combout\);

-- Location: FF_X12_Y14_N23
\inst|nios2|D_ctrl_ignore_dst\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|F_ctrl_ignore_dst~combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|nios2|F_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|D_ctrl_ignore_dst~q\);

-- Location: LCCOMB_X12_Y16_N16
\inst|nios2|D_wr_dst_reg\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|nios2|D_wr_dst_reg~0_combout\,
	datac => \inst|nios2|D_ctrl_ignore_dst~q\,
	combout => \inst|nios2|D_wr_dst_reg~combout\);

-- Location: FF_X12_Y16_N17
\inst|nios2|E_wr_dst_reg_from_D\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|D_wr_dst_reg~combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|nios2|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|E_wr_dst_reg_from_D~q\);

-- Location: LCCOMB_X11_Y16_N30
\inst|nios2|E_wr_dst_reg~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|nios2|E_hbreak_req~combout\,
	datac => \inst|nios2|M_pipe_flush~q\,
	datad => \inst|nios2|E_wr_dst_reg_from_D~q\,
	combout => \inst|nios2|E_wr_dst_reg~0_combout\);

-- Location: FF_X16_Y18_N21
\inst|nios2|F_pc[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|F_ic_tag_rd_addr_nxt[2]~11_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|nios2|F_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|F_pc\(5));

-- Location: LCCOMB_X13_Y20_N14
\inst|nios2|F_pc_plus_one[3]~6\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst|nios2|F_pc\(3),
	datad => VCC,
	cin => \inst|nios2|F_pc_plus_one[2]~5\,
	combout => \inst|nios2|F_pc_plus_one[3]~6_combout\,
	cout => \inst|nios2|F_pc_plus_one[3]~7\);

-- Location: LCCOMB_X13_Y20_N16
\inst|nios2|F_pc_plus_one[4]~8\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|F_pc\(4),
	datad => VCC,
	cin => \inst|nios2|F_pc_plus_one[3]~7\,
	combout => \inst|nios2|F_pc_plus_one[4]~8_combout\,
	cout => \inst|nios2|F_pc_plus_one[4]~9\);

-- Location: LCCOMB_X13_Y20_N18
\inst|nios2|F_pc_plus_one[5]~10\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst|nios2|F_pc\(5),
	datad => VCC,
	cin => \inst|nios2|F_pc_plus_one[4]~9\,
	combout => \inst|nios2|F_pc_plus_one[5]~10_combout\,
	cout => \inst|nios2|F_pc_plus_one[5]~11\);

-- Location: LCCOMB_X23_Y9_N16
\inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_avalon_reg|oci_ienable[1]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_avalon_reg|oci_ienable[1]~feeder_combout\);

-- Location: FF_X13_Y14_N25
\inst|nios2|M_iw[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \inst|nios2|E_iw\(14),
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \inst|nios2|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|M_iw\(14));

-- Location: LCCOMB_X13_Y13_N22
\inst|nios2|D_ctrl_break~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|D_iw\(15),
	datab => \inst|nios2|D_iw\(14),
	datac => \inst|nios2|D_iw\(16),
	datad => \inst|nios2|D_iw\(12),
	combout => \inst|nios2|D_ctrl_break~0_combout\);

-- Location: LCCOMB_X13_Y13_N26
\inst|nios2|D_ctrl_break~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|Equal171~0_combout\,
	datab => \inst|nios2|D_iw\(13),
	datac => \inst|nios2|D_ctrl_break~0_combout\,
	datad => \inst|nios2|Equal171~2_combout\,
	combout => \inst|nios2|D_ctrl_break~1_combout\);

-- Location: FF_X13_Y13_N27
\inst|nios2|E_ctrl_break\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|D_ctrl_break~1_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|nios2|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|E_ctrl_break~q\);

-- Location: LCCOMB_X14_Y14_N24
\inst|nios2|M_ctrl_break~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|nios2|E_ctrl_break~q\,
	combout => \inst|nios2|M_ctrl_break~feeder_combout\);

-- Location: FF_X14_Y14_N25
\inst|nios2|M_ctrl_break\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|M_ctrl_break~feeder_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|nios2|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|M_ctrl_break~q\);

-- Location: LCCOMB_X14_Y14_N18
\inst|nios2|hbreak_enabled~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|M_op_eret~3_combout\,
	datab => \inst|nios2|M_iw\(14),
	datac => \inst|nios2|hbreak_enabled~q\,
	datad => \inst|nios2|M_ctrl_break~q\,
	combout => \inst|nios2|hbreak_enabled~0_combout\);

-- Location: FF_X14_Y14_N19
\inst|nios2|hbreak_enabled\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|hbreak_enabled~0_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|nios2|always132~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|hbreak_enabled~q\);

-- Location: LCCOMB_X10_Y12_N26
\inst|cmd_xbar_mux|arb|top_priority_reg[0]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cmd_xbar_mux|arb|top_priority_reg[0]~1_combout\ = !\inst|cmd_xbar_mux|arb|grant[1]~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|cmd_xbar_mux|arb|grant[1]~0_combout\,
	combout => \inst|cmd_xbar_mux|arb|top_priority_reg[0]~1_combout\);

-- Location: FF_X10_Y12_N27
\inst|cmd_xbar_mux|arb|top_priority_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|cmd_xbar_mux|arb|top_priority_reg[0]~1_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|cmd_xbar_mux|arb|top_priority_reg[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cmd_xbar_mux|arb|top_priority_reg\(0));

-- Location: LCCOMB_X14_Y12_N10
\inst|cmd_xbar_mux|arb|grant[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cmd_xbar_mux|arb|grant[1]~0_combout\ = (\inst|cmd_xbar_demux_001|src0_valid~1_combout\ & ((\inst|cmd_xbar_mux|arb|top_priority_reg\(1)) # ((!\inst|cmd_xbar_demux|src0_valid~1_combout\ & !\inst|cmd_xbar_mux|arb|top_priority_reg\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cmd_xbar_demux|src0_valid~1_combout\,
	datab => \inst|cmd_xbar_mux|arb|top_priority_reg\(1),
	datac => \inst|cmd_xbar_demux_001|src0_valid~1_combout\,
	datad => \inst|cmd_xbar_mux|arb|top_priority_reg\(0),
	combout => \inst|cmd_xbar_mux|arb|grant[1]~0_combout\);

-- Location: FF_X14_Y12_N11
\inst|cmd_xbar_mux|saved_grant[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|cmd_xbar_mux|arb|grant[1]~0_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|cmd_xbar_mux|update_grant~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cmd_xbar_mux|saved_grant\(1));

-- Location: LCCOMB_X28_Y10_N18
\inst|pio_led_s1_translator|av_begintransfer~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|pio_led_s1_translator|av_begintransfer~0_combout\ = (\inst|nios2|d_read~q\) # (\inst|nios2|d_write~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|nios2|d_read~q\,
	datac => \inst|nios2|d_write~q\,
	combout => \inst|pio_led_s1_translator|av_begintransfer~0_combout\);

-- Location: LCCOMB_X26_Y16_N20
\inst|nios2_jtag_debug_module_translator|av_begintransfer~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|nios2_jtag_debug_module_translator|av_begintransfer~0_combout\ = (\inst|cmd_xbar_mux|saved_grant\(0) & ((\inst|nios2|i_read~q\) # ((\inst|cmd_xbar_mux|saved_grant\(1) & \inst|pio_led_s1_translator|av_begintransfer~0_combout\)))) # 
-- (!\inst|cmd_xbar_mux|saved_grant\(0) & (((\inst|cmd_xbar_mux|saved_grant\(1) & \inst|pio_led_s1_translator|av_begintransfer~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cmd_xbar_mux|saved_grant\(0),
	datab => \inst|nios2|i_read~q\,
	datac => \inst|cmd_xbar_mux|saved_grant\(1),
	datad => \inst|pio_led_s1_translator|av_begintransfer~0_combout\,
	combout => \inst|nios2_jtag_debug_module_translator|av_begintransfer~0_combout\);

-- Location: FF_X17_Y18_N9
\inst|nios2|D_pc[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \inst|nios2|F_pc\(24),
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \inst|nios2|F_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|D_pc\(24));

-- Location: FF_X17_Y18_N19
\inst|nios2|ic_fill_tag[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \inst|nios2|D_pc\(24),
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \inst|nios2|D_ic_fill_starting~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|ic_fill_tag\(14));

-- Location: LCCOMB_X18_Y19_N2
\inst|nios2|F_iw[27]~32\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|nios2|kernel_nios2_ic_data|the_altsyncram|auto_generated|q_b\(27),
	datad => \inst|nios2|F_iw[16]~7_combout\,
	combout => \inst|nios2|F_iw[27]~32_combout\);

-- Location: FF_X18_Y19_N3
\inst|nios2|D_iw[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|F_iw[27]~32_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|nios2|F_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|D_iw\(27));

-- Location: LCCOMB_X17_Y18_N22
\inst|nios2|F_pc_nxt~33\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|Add1~24_combout\,
	datab => \inst|nios2|F_pc[24]~0_combout\,
	datac => \inst|nios2|D_pc\(21),
	datad => \inst|nios2|F_pc[24]~1_combout\,
	combout => \inst|nios2|F_pc_nxt~33_combout\);

-- Location: LCCOMB_X18_Y19_N12
\inst|nios2|F_pc_nxt~34\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|F_pc_plus_one[21]~42_combout\,
	datab => \inst|nios2|D_iw\(27),
	datac => \inst|nios2|F_pc[24]~0_combout\,
	datad => \inst|nios2|F_pc_nxt~33_combout\,
	combout => \inst|nios2|F_pc_nxt~34_combout\);

-- Location: LCCOMB_X18_Y19_N10
\inst|nios2|F_pc_nxt~35\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|E_valid_jmp_indirect~q\,
	datab => \inst|nios2|E_src1\(23),
	datad => \inst|nios2|F_pc_nxt~34_combout\,
	combout => \inst|nios2|F_pc_nxt~35_combout\);

-- Location: LCCOMB_X13_Y16_N2
\inst|nios2|D_logic_op_raw[0]~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|Equal171~0_combout\,
	datab => \inst|nios2|D_iw\(14),
	datac => \inst|nios2|Equal171~2_combout\,
	datad => \inst|nios2|D_iw\(3),
	combout => \inst|nios2|D_logic_op_raw[0]~1_combout\);

-- Location: LCCOMB_X13_Y16_N18
\inst|nios2|D_logic_op[0]~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|D_ctrl_alu_force_xor~3_combout\,
	datab => \inst|nios2|D_iw\(0),
	datac => \inst|nios2|D_ctrl_alu_force_xor~2_combout\,
	datad => \inst|nios2|D_logic_op_raw[0]~1_combout\,
	combout => \inst|nios2|D_logic_op[0]~1_combout\);

-- Location: FF_X13_Y16_N19
\inst|nios2|E_logic_op[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|D_logic_op[0]~1_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|nios2|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|E_logic_op\(0));

-- Location: LCCOMB_X23_Y17_N12
\inst|nios2|E_logic_result[19]~7\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100011100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|E_src2\(19),
	datab => \inst|nios2|E_src1\(19),
	datac => \inst|nios2|E_logic_op\(1),
	datad => \inst|nios2|E_logic_op\(0),
	combout => \inst|nios2|E_logic_result[19]~7_combout\);

-- Location: LCCOMB_X13_Y13_N0
\inst|nios2|Equal154~6\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|nios2|D_iw\(13),
	datad => \inst|nios2|D_iw\(12),
	combout => \inst|nios2|Equal154~6_combout\);

-- Location: LCCOMB_X13_Y13_N10
\inst|nios2|D_ctrl_shift_rot_right~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|Equal171~0_combout\,
	datab => \inst|nios2|D_iw\(14),
	datac => \inst|nios2|Equal171~2_combout\,
	datad => \inst|nios2|Equal154~6_combout\,
	combout => \inst|nios2|D_ctrl_shift_rot_right~0_combout\);

-- Location: FF_X13_Y13_N11
\inst|nios2|E_ctrl_shift_rot_right\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|D_ctrl_shift_rot_right~0_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|nios2|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|E_ctrl_shift_rot_right~q\);

-- Location: LCCOMB_X24_Y19_N8
\inst|nios2|Add8~3\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|Add8~2_combout\,
	datab => \inst|nios2|E_ctrl_shift_rot_right~q\,
	datad => VCC,
	combout => \inst|nios2|Add8~3_combout\,
	cout => \inst|nios2|Add8~4\);

-- Location: LCCOMB_X24_Y19_N10
\inst|nios2|Add8~5\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011010011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|E_src2\(1),
	datab => \inst|nios2|E_ctrl_shift_rot_right~q\,
	datad => VCC,
	cin => \inst|nios2|Add8~4\,
	combout => \inst|nios2|Add8~5_combout\,
	cout => \inst|nios2|Add8~6\);

-- Location: LCCOMB_X24_Y19_N12
\inst|nios2|Add8~7\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100000110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|E_src2\(2),
	datab => \inst|nios2|E_ctrl_shift_rot_right~q\,
	datad => VCC,
	cin => \inst|nios2|Add8~6\,
	combout => \inst|nios2|Add8~7_combout\,
	cout => \inst|nios2|Add8~8\);

-- Location: LCCOMB_X24_Y19_N14
\inst|nios2|Add8~9\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011010011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|E_src2\(3),
	datab => \inst|nios2|E_ctrl_shift_rot_right~q\,
	datad => VCC,
	cin => \inst|nios2|Add8~8\,
	combout => \inst|nios2|Add8~9_combout\,
	cout => \inst|nios2|Add8~10\);

-- Location: LCCOMB_X24_Y19_N16
\inst|nios2|Add8~11\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010100101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|E_src2\(4),
	datad => \inst|nios2|E_ctrl_shift_rot_right~q\,
	cin => \inst|nios2|Add8~10\,
	combout => \inst|nios2|Add8~11_combout\);

-- Location: FF_X24_Y19_N17
\inst|nios2|M_rot_rn[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|Add8~11_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|nios2|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|M_rot_rn\(4));

-- Location: LCCOMB_X11_Y14_N16
\inst|nios2|F_ctrl_hi_imm16~8\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010100000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|F_iw[1]~8_combout\,
	datab => \inst|nios2|F_iw[4]~12_combout\,
	datac => \inst|nios2|F_iw[0]~13_combout\,
	datad => \inst|nios2|F_iw[3]~11_combout\,
	combout => \inst|nios2|F_ctrl_hi_imm16~8_combout\);

-- Location: LCCOMB_X11_Y14_N4
\inst|nios2|F_ctrl_hi_imm16~9\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|kernel_nios2_ic_data|the_altsyncram|auto_generated|q_b\(5),
	datab => \inst|nios2|F_iw[16]~7_combout\,
	datac => \inst|nios2|kernel_nios2_ic_data|the_altsyncram|auto_generated|q_b\(2),
	datad => \inst|nios2|F_ctrl_hi_imm16~8_combout\,
	combout => \inst|nios2|F_ctrl_hi_imm16~9_combout\);

-- Location: FF_X11_Y14_N5
\inst|nios2|D_ctrl_hi_imm16\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|F_ctrl_hi_imm16~9_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|nios2|F_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|D_ctrl_hi_imm16~q\);

-- Location: LCCOMB_X11_Y14_N20
\inst|nios2|F_ctrl_unsigned_lo_imm16~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111001100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|F_iw[3]~11_combout\,
	datab => \inst|nios2|F_iw[4]~12_combout\,
	datac => \inst|nios2|F_iw[5]~10_combout\,
	datad => \inst|nios2|F_iw[2]~9_combout\,
	combout => \inst|nios2|F_ctrl_unsigned_lo_imm16~0_combout\);

-- Location: LCCOMB_X11_Y14_N12
\inst|nios2|F_ctrl_unsigned_lo_imm16~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|F_iw[0]~13_combout\,
	datab => \inst|nios2|F_ctrl_unsigned_lo_imm16~0_combout\,
	datac => \inst|nios2|F_op_slli~0_combout\,
	datad => \inst|nios2|F_iw[1]~8_combout\,
	combout => \inst|nios2|F_ctrl_unsigned_lo_imm16~1_combout\);

-- Location: FF_X11_Y14_N13
\inst|nios2|D_ctrl_unsigned_lo_imm16\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|F_ctrl_unsigned_lo_imm16~1_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|nios2|F_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|D_ctrl_unsigned_lo_imm16~q\);

-- Location: LCCOMB_X19_Y15_N2
\inst|nios2|D_src2_imm[30]~11\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst|nios2|D_ctrl_unsigned_lo_imm16~q\,
	datad => \inst|nios2|D_iw\(21),
	combout => \inst|nios2|D_src2_imm[30]~11_combout\);

-- Location: LCCOMB_X13_Y20_N20
\inst|nios2|F_pc_plus_one[6]~12\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|F_pc\(6),
	datad => VCC,
	cin => \inst|nios2|F_pc_plus_one[5]~11\,
	combout => \inst|nios2|F_pc_plus_one[6]~12_combout\,
	cout => \inst|nios2|F_pc_plus_one[6]~13\);

-- Location: LCCOMB_X13_Y20_N22
\inst|nios2|F_pc_plus_one[7]~14\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst|nios2|F_pc\(7),
	datad => VCC,
	cin => \inst|nios2|F_pc_plus_one[6]~13\,
	combout => \inst|nios2|F_pc_plus_one[7]~14_combout\,
	cout => \inst|nios2|F_pc_plus_one[7]~15\);

-- Location: LCCOMB_X13_Y20_N24
\inst|nios2|F_pc_plus_one[8]~16\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst|nios2|F_pc\(8),
	datad => VCC,
	cin => \inst|nios2|F_pc_plus_one[7]~15\,
	combout => \inst|nios2|F_pc_plus_one[8]~16_combout\,
	cout => \inst|nios2|F_pc_plus_one[8]~17\);

-- Location: LCCOMB_X13_Y20_N26
\inst|nios2|F_pc_plus_one[9]~18\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|F_pc\(9),
	datad => VCC,
	cin => \inst|nios2|F_pc_plus_one[8]~17\,
	combout => \inst|nios2|F_pc_plus_one[9]~18_combout\,
	cout => \inst|nios2|F_pc_plus_one[9]~19\);

-- Location: IOIBUF_X0_Y14_N22
\altera_reserved_tck~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_altera_reserved_tck,
	o => \altera_reserved_tck~input_o\);

-- Location: IOIBUF_X0_Y14_N15
\altera_reserved_tdi~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_altera_reserved_tdi,
	o => \altera_reserved_tdi~input_o\);

-- Location: LCCOMB_X19_Y4_N24
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~8\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \altera_internal_jtag~TMSUTAP\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(9),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~8_combout\);

-- Location: FF_X19_Y4_N25
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(10));

-- Location: LCCOMB_X19_Y4_N18
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~9\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(10),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(11),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(14),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~9_combout\);

-- Location: FF_X19_Y4_N19
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~9_combout\,
	sclr => \altera_internal_jtag~TMSUTAP\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(11));

-- Location: LCCOMB_X19_Y4_N10
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~10\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(10),
	datac => \altera_internal_jtag~TMSUTAP\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(11),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~10_combout\);

-- Location: FF_X19_Y4_N11
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(12));

-- Location: LCCOMB_X19_Y4_N28
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~11\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(13),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(12),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~11_combout\);

-- Location: FF_X19_Y4_N29
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~11_combout\,
	sclr => \altera_internal_jtag~TMSUTAP\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(13));

-- Location: LCCOMB_X19_Y4_N20
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~12\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \altera_internal_jtag~TMSUTAP\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(13),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~12_combout\);

-- Location: FF_X19_Y4_N21
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(14));

-- Location: LCCOMB_X19_Y4_N6
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_dr_scan_proc~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(12),
	datab => \altera_internal_jtag~TMSUTAP\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(14),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_dr_scan_proc~0_combout\);

-- Location: FF_X19_Y4_N7
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_dr_scan_proc~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(15));

-- Location: LCCOMB_X21_Y5_N0
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~4\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(7),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~4_combout\);

-- Location: FF_X21_Y5_N1
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~4_combout\,
	sclr => \altera_internal_jtag~TMSUTAP\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4));

-- Location: LCCOMB_X21_Y5_N14
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~5\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \altera_internal_jtag~TMSUTAP\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~5_combout\);

-- Location: FF_X21_Y5_N15
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(5));

-- Location: LCCOMB_X21_Y5_N18
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~6\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(5),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(6),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~6_combout\);

-- Location: FF_X21_Y5_N19
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~6_combout\,
	sclr => \altera_internal_jtag~TMSUTAP\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(6));

-- Location: LCCOMB_X21_Y5_N16
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~7\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \altera_internal_jtag~TMSUTAP\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(6),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~7_combout\);

-- Location: FF_X21_Y5_N17
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(7));

-- Location: LCCOMB_X21_Y5_N2
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_proc~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \altera_internal_jtag~TMSUTAP\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(7),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(5),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_proc~0_combout\);

-- Location: FF_X21_Y5_N3
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_proc~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(8));

-- Location: LCCOMB_X19_Y4_N0
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(0),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(15),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(1),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(8),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~1_combout\);

-- Location: FF_X19_Y4_N1
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~1_combout\,
	sclr => \altera_internal_jtag~TMSUTAP\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(1));

-- Location: LCCOMB_X18_Y4_N16
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(15),
	datab => \altera_internal_jtag~TMSUTAP\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(1),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(8),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~2_combout\);

-- Location: FF_X18_Y4_N17
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(2));

-- Location: LCCOMB_X18_Y4_N20
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \altera_internal_jtag~TMSUTAP\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(2),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~0_combout\);

-- Location: FF_X18_Y4_N21
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(9));

-- Location: LCCOMB_X19_Y4_N30
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001101110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt\(2),
	datab => \altera_internal_jtag~TMSUTAP\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(0),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(9),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~0_combout\);

-- Location: FF_X19_Y4_N31
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(0));

-- Location: FF_X18_Y4_N7
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	asdata => \altera_internal_jtag~TDIUTAP\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(0),
	sload => VCC,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(9));

-- Location: LCCOMB_X19_Y4_N16
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(9),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]~feeder_combout\);

-- Location: FF_X19_Y4_N17
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]~feeder_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(0),
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(8));

-- Location: LCCOMB_X19_Y4_N26
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(8),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]~feeder_combout\);

-- Location: FF_X19_Y4_N27
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]~feeder_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(0),
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(7));

-- Location: LCCOMB_X19_Y4_N12
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(7),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]~feeder_combout\);

-- Location: FF_X19_Y4_N13
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]~feeder_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(0),
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(6));

-- Location: LCCOMB_X18_Y4_N6
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(7),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(6),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(9),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(8),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~0_combout\);

-- Location: FF_X18_Y4_N9
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	asdata => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(6),
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(0),
	sload => VCC,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(5));

-- Location: LCCOMB_X19_Y4_N8
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(5),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]~feeder_combout\);

-- Location: FF_X19_Y4_N9
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]~feeder_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(0),
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(4));

-- Location: LCCOMB_X19_Y4_N22
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(4),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]~feeder_combout\);

-- Location: FF_X19_Y4_N23
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]~feeder_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(0),
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(3));

-- Location: LCCOMB_X19_Y4_N2
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(3),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]~0_combout\);

-- Location: FF_X19_Y4_N3
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]~0_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(0),
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(2));

-- Location: LCCOMB_X19_Y4_N4
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(2),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]~feeder_combout\);

-- Location: FF_X19_Y4_N5
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]~feeder_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(0),
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(1));

-- Location: LCCOMB_X19_Y4_N14
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(1),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]~1_combout\);

-- Location: FF_X19_Y4_N15
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]~1_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(0),
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(0));

-- Location: LCCOMB_X19_Y5_N0
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal1~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~1_combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~0_combout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(0),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(1),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal1~0_combout\);

-- Location: FF_X19_Y5_N1
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal1~0_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(0),
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_dr_scan_proc~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q\);

-- Location: LCCOMB_X21_Y4_N0
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg\(2),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~1_combout\);

-- Location: LCCOMB_X21_Y4_N30
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~0_combout\);

-- Location: FF_X21_Y4_N1
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~1_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg\(1));

-- Location: LCCOMB_X21_Y4_N4
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg\(1),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~0_combout\);

-- Location: FF_X21_Y4_N5
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~0_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg\(0));

-- Location: LCCOMB_X26_Y5_N8
\~GND\ : cycloneive_lcell_comb
-- Equation(s):
-- \~GND~combout\ = GND

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \~GND~combout\);

-- Location: LCCOMB_X24_Y5_N14
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~5\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \~GND~combout\,
	datab => \~GND~combout\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]~1_combout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~5_combout\);

-- Location: LCCOMB_X24_Y5_N4
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~11\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \~GND~combout\,
	datab => \~GND~combout\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]~1_combout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~11_combout\);

-- Location: LCCOMB_X24_Y5_N18
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]~13\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	datab => \~GND~combout\,
	datac => \~GND~combout\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]~1_combout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]~13_combout\);

-- Location: LCCOMB_X23_Y5_N18
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~0_combout\);

-- Location: LCCOMB_X23_Y5_N6
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]~10\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(6),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(5),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~0_combout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]~10_combout\);

-- Location: LCCOMB_X23_Y5_N26
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg_proc~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg\(2),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(1),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg_proc~0_combout\);

-- Location: FF_X23_Y5_N27
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg_proc~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~q\);

-- Location: FF_X23_Y5_N7
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]~10_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(5));

-- Location: LCCOMB_X23_Y5_N12
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]~9\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]~8_combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~0_combout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	datad => \altera_internal_jtag~TDIUTAP\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]~9_combout\);

-- Location: FF_X23_Y5_N13
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]~9_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(6));

-- Location: LCCOMB_X21_Y5_N24
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal11~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(5),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(6),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal11~0_combout\);

-- Location: LCCOMB_X24_Y5_N20
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~3\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(4),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg\(0),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(3),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal11~0_combout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~3_combout\);

-- Location: LCCOMB_X24_Y5_N2
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~4\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~3_combout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~4_combout\);

-- Location: LCCOMB_X23_Y5_N10
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]~14\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]~12_combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]~13_combout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(4),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~4_combout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]~14_combout\);

-- Location: FF_X23_Y5_N11
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]~14_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(4));

-- Location: FF_X24_Y5_N5
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~11_combout\,
	asdata => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(4),
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	sload => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_state\(3),
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(3));

-- Location: FF_X24_Y5_N15
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~5_combout\,
	asdata => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(3),
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	sload => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_state\(3),
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(2));

-- Location: LCCOMB_X25_Y5_N2
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal3~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(0),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(1),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(2),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal3~0_combout\);

-- Location: LCCOMB_X23_Y5_N30
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]~6\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg_proc~0_combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal3~0_combout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg\(0),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal11~0_combout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]~6_combout\);

-- Location: FF_X23_Y5_N31
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]~6_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg\(0));

-- Location: LCCOMB_X24_Y5_N10
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(4),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg\(0),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(6),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]~1_combout\);

-- Location: LCCOMB_X24_Y5_N26
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~6\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_tck|ir_out\(1),
	datab => \~GND~combout\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]~1_combout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~6_combout\);

-- Location: FF_X24_Y5_N27
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~6_combout\,
	asdata => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(2),
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	sload => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_state\(3),
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(1));

-- Location: LCCOMB_X23_Y4_N26
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~0_combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(1),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(0),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~2_combout\);

-- Location: FF_X23_Y6_N23
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	asdata => \altera_internal_jtag~TDIUTAP\,
	sload => VCC,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg\(3));

-- Location: FF_X23_Y6_N27
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	asdata => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg\(3),
	sload => VCC,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg\(2));

-- Location: FF_X23_Y6_N31
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	asdata => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg\(2),
	sload => VCC,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg\(1));

-- Location: FF_X23_Y6_N3
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	asdata => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg\(1),
	sload => VCC,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg\(0));

-- Location: LCCOMB_X23_Y6_N24
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg\(0),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~feeder_combout\);

-- Location: LCCOMB_X23_Y4_N14
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(1),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(0),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~1_combout\);

-- Location: LCCOMB_X23_Y4_N0
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~0_combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~1_combout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(8),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~0_combout\);

-- Location: FF_X23_Y6_N25
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~feeder_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg\(0));

-- Location: LCCOMB_X21_Y6_N22
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~7\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(0),
	datad => VCC,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~7_combout\,
	cout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~8\);

-- Location: LCCOMB_X21_Y6_N24
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1]~9\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(1),
	datad => VCC,
	cin => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~8\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1]~9_combout\,
	cout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1]~10\);

-- Location: LCCOMB_X21_Y6_N2
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~18\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg~q\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(8),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~18_combout\);

-- Location: FF_X21_Y6_N23
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~7_combout\,
	asdata => VCC,
	sload => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~19_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(0));

-- Location: LCCOMB_X21_Y6_N0
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~17\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(4),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(3),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(0),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(1),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~17_combout\);

-- Location: LCCOMB_X21_Y6_N14
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~19\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000100010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(2),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~17_combout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(8),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~19_combout\);

-- Location: FF_X21_Y6_N25
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1]~9_combout\,
	asdata => VCC,
	sload => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~19_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(1));

-- Location: LCCOMB_X21_Y6_N26
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2]~11\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(2),
	datad => VCC,
	cin => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1]~10\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2]~11_combout\,
	cout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2]~12\);

-- Location: LCCOMB_X21_Y6_N28
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3]~13\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(3),
	datad => VCC,
	cin => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2]~12\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3]~13_combout\,
	cout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3]~14\);

-- Location: FF_X21_Y6_N29
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3]~13_combout\,
	asdata => VCC,
	sload => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~19_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(3));

-- Location: FF_X21_Y6_N27
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2]~11_combout\,
	asdata => VCC,
	sload => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~19_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(2));

-- Location: LCCOMB_X22_Y6_N24
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]~7\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(3),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(2),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(0),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]~7_combout\);

-- Location: LCCOMB_X21_Y6_N30
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~15\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(4),
	cin => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3]~14\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~15_combout\);

-- Location: FF_X21_Y6_N31
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~15_combout\,
	asdata => VCC,
	sload => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~19_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(4));

-- Location: LCCOMB_X22_Y6_N18
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]~8\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]~7_combout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(4),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(1),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]~8_combout\);

-- Location: LCCOMB_X22_Y6_N30
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~6_combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg\(0),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]~8_combout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]~0_combout\);

-- Location: LCCOMB_X22_Y6_N16
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~9\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(3),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(0),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(2),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(1),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~9_combout\);

-- Location: LCCOMB_X22_Y6_N6
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~12\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]~7_combout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(4),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(1),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~12_combout\);

-- Location: LCCOMB_X22_Y6_N8
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~11_combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~9_combout\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~12_combout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]~1_combout\);

-- Location: FF_X23_Y6_N17
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	asdata => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg\(2),
	sload => VCC,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg\(2));

-- Location: LCCOMB_X22_Y6_N2
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~15\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101000101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(3),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(0),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(2),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(1),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~15_combout\);

-- Location: LCCOMB_X23_Y6_N16
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~16\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~14_combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(4),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg\(2),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~15_combout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~16_combout\);

-- Location: LCCOMB_X22_Y6_N20
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~13\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010100000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(3),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(0),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(2),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(1),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~13_combout\);

-- Location: LCCOMB_X22_Y6_N14
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2]~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~12_combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~16_combout\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~13_combout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2]~2_combout\);

-- Location: LCCOMB_X22_Y6_N4
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~4\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(3),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(2),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(1),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~4_combout\);

-- Location: FF_X23_Y6_N29
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	asdata => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg\(3),
	sload => VCC,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg\(3));

-- Location: LCCOMB_X22_Y6_N10
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~17\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000100000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(4),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(3),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(2),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(1),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~17_combout\);

-- Location: LCCOMB_X23_Y6_N28
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~18\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~14_combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(4),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg\(3),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~17_combout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~18_combout\);

-- Location: LCCOMB_X22_Y6_N26
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]~3\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~12_combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~4_combout\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~18_combout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]~3_combout\);

-- Location: LCCOMB_X19_Y5_N10
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~1_combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~0_combout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(0),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(1),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~2_combout\);

-- Location: FF_X19_Y5_N11
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~2_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(0),
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_dr_scan_proc~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg~q\);

-- Location: LCCOMB_X22_Y5_N10
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_proc~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111100111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg~q\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_proc~0_combout\);

-- Location: LCCOMB_X22_Y5_N4
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg~q\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~combout\);

-- Location: FF_X22_Y6_N27
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]~3_combout\,
	asdata => \altera_internal_jtag~TDIUTAP\,
	sload => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_proc~0_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg\(3));

-- Location: FF_X22_Y6_N15
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2]~2_combout\,
	asdata => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg\(3),
	sload => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_proc~0_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg\(2));

-- Location: FF_X22_Y6_N9
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]~1_combout\,
	asdata => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg\(2),
	sload => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_proc~0_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg\(1));

-- Location: FF_X22_Y6_N31
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]~0_combout\,
	asdata => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg\(1),
	sload => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_proc~0_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg\(0));

-- Location: LCCOMB_X21_Y5_N12
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(0),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg\(0),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg\(0),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~0_combout\);

-- Location: LCCOMB_X21_Y5_N8
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~1_combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(0),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~0_combout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~2_combout\);

-- Location: LCCOMB_X12_Y10_N0
\inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_ocimem|MonAReg[2]~9\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_ocimem|MonAReg\(2),
	datad => VCC,
	combout => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_ocimem|MonAReg[2]~9_combout\,
	cout => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_ocimem|MonAReg[2]~10\);

-- Location: LCCOMB_X14_Y7_N12
\inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_tck|sr~28\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0_q\,
	datab => \altera_internal_jtag~TDIUTAP\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q\,
	combout => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_tck|sr~28_combout\);

-- Location: LCCOMB_X14_Y7_N22
\inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|kernel_nios2_jtag_debug_module_phy|virtual_state_sdr~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111111011111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0_q\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	combout => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|kernel_nios2_jtag_debug_module_phy|virtual_state_sdr~0_combout\);

-- Location: LCCOMB_X24_Y5_N24
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~3\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(1),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~3_combout\);

-- Location: LCCOMB_X22_Y5_N24
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]~1_combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg\(1),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]~2_combout\);

-- Location: FF_X24_Y5_N25
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~3_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][1]~q\);

-- Location: LCCOMB_X23_Y5_N2
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~5\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(1),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg\(1),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][1]~q\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~5_combout\);

-- Location: LCCOMB_X23_Y5_N28
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg\(1),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~0_combout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_proc~0_combout\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal11~0_combout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~1_combout\);

-- Location: LCCOMB_X22_Y5_N28
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~3\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(5),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(6),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~3_combout\);

-- Location: LCCOMB_X23_Y5_N24
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~4\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~2_combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~1_combout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg\(1),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~3_combout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~4_combout\);

-- Location: FF_X23_Y5_N3
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~5_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\);

-- Location: LCCOMB_X13_Y7_N18
\inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_tck|sr[36]~29\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011011101110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|kernel_nios2_jtag_debug_module_phy|virtual_state_cdr~combout\,
	datab => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|kernel_nios2_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~q\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\,
	combout => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_tck|sr[36]~29_combout\);

-- Location: FF_X14_Y7_N13
\inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_tck|sr[37]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_tck|sr~28_combout\,
	ena => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_tck|sr[36]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_tck|sr\(37));

-- Location: LCCOMB_X10_Y7_N28
\inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_sysclk|jdo[37]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_tck|sr\(37),
	combout => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_sysclk|jdo[37]~feeder_combout\);

-- Location: LCCOMB_X22_Y5_N8
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	datac => \altera_internal_jtag~TMSUTAP\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~1_combout\);

-- Location: LCCOMB_X22_Y5_N2
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110101011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg\(1),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~3_combout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~1_combout\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~0_combout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~0_combout\);

-- Location: LCCOMB_X22_Y5_N16
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(6),
	datab => \altera_internal_jtag~TDIUTAP\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~1_combout\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~0_combout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~1_combout\);

-- Location: LCCOMB_X22_Y5_N22
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~3\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~2_combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~1_combout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(15),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~3_combout\);

-- Location: FF_X22_Y5_N17
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~1_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0_q\);

-- Location: LCCOMB_X12_Y6_N24
\inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|kernel_nios2_jtag_debug_module_phy|virtual_state_udr~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(8),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0_q\,
	combout => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|kernel_nios2_jtag_debug_module_phy|virtual_state_udr~0_combout\);

-- Location: FF_X12_Y6_N25
\inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_sysclk|the_altera_std_synchronizer2|din_s1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|kernel_nios2_jtag_debug_module_phy|virtual_state_udr~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_sysclk|the_altera_std_synchronizer2|din_s1~q\);

-- Location: LCCOMB_X13_Y10_N30
\inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_sysclk|the_altera_std_synchronizer2|dreg[0]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_sysclk|the_altera_std_synchronizer2|din_s1~q\,
	combout => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_sysclk|the_altera_std_synchronizer2|dreg[0]~feeder_combout\);

-- Location: FF_X13_Y10_N31
\inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_sysclk|the_altera_std_synchronizer2|dreg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_sysclk|the_altera_std_synchronizer2|dreg[0]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_sysclk|the_altera_std_synchronizer2|dreg\(0));

-- Location: FF_X13_Y10_N17
\inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_sysclk|sync2_udr\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_sysclk|the_altera_std_synchronizer2|dreg\(0),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_sysclk|sync2_udr~q\);

-- Location: LCCOMB_X13_Y10_N22
\inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_sysclk|update_jdo_strobe~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_sysclk|the_altera_std_synchronizer2|dreg\(0),
	datac => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_sysclk|sync2_udr~q\,
	combout => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_sysclk|update_jdo_strobe~0_combout\);

-- Location: FF_X13_Y10_N23
\inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_sysclk|update_jdo_strobe\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_sysclk|update_jdo_strobe~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_sysclk|update_jdo_strobe~q\);

-- Location: FF_X10_Y7_N29
\inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_sysclk|jdo[37]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_sysclk|jdo[37]~feeder_combout\,
	ena => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_sysclk|jdo\(37));

-- Location: LCCOMB_X14_Y7_N24
\inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_tck|sr~30\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0_q\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	datad => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_tck|sr\(37),
	combout => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_tck|sr~30_combout\);

-- Location: FF_X14_Y7_N25
\inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_tck|sr[36]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_tck|sr~30_combout\,
	ena => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_tck|sr[36]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_tck|sr\(36));

-- Location: LCCOMB_X13_Y7_N16
\inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_sysclk|jdo[36]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_tck|sr\(36),
	combout => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_sysclk|jdo[36]~feeder_combout\);

-- Location: FF_X13_Y7_N17
\inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_sysclk|jdo[36]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_sysclk|jdo[36]~feeder_combout\,
	ena => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_sysclk|jdo\(36));

-- Location: LCCOMB_X12_Y6_N0
\inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|kernel_nios2_jtag_debug_module_phy|virtual_state_uir~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(8),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0_q\,
	combout => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|kernel_nios2_jtag_debug_module_phy|virtual_state_uir~0_combout\);

-- Location: FF_X12_Y6_N1
\inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_sysclk|the_altera_std_synchronizer3|din_s1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|kernel_nios2_jtag_debug_module_phy|virtual_state_uir~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_sysclk|the_altera_std_synchronizer3|din_s1~q\);

-- Location: LCCOMB_X12_Y6_N12
\inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_sysclk|the_altera_std_synchronizer3|dreg[0]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_sysclk|the_altera_std_synchronizer3|din_s1~q\,
	combout => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_sysclk|the_altera_std_synchronizer3|dreg[0]~feeder_combout\);

-- Location: FF_X12_Y6_N13
\inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_sysclk|the_altera_std_synchronizer3|dreg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_sysclk|the_altera_std_synchronizer3|dreg[0]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_sysclk|the_altera_std_synchronizer3|dreg\(0));

-- Location: LCCOMB_X12_Y6_N6
\inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_sysclk|sync2_uir~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_sysclk|the_altera_std_synchronizer3|dreg\(0),
	combout => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_sysclk|sync2_uir~feeder_combout\);

-- Location: FF_X12_Y6_N7
\inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_sysclk|sync2_uir\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_sysclk|sync2_uir~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_sysclk|sync2_uir~q\);

-- Location: LCCOMB_X12_Y6_N2
\inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_sysclk|jxuir~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_sysclk|the_altera_std_synchronizer3|dreg\(0),
	datad => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_sysclk|sync2_uir~q\,
	combout => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_sysclk|jxuir~0_combout\);

-- Location: FF_X12_Y6_N3
\inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_sysclk|jxuir\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_sysclk|jxuir~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_sysclk|jxuir~q\);

-- Location: FF_X10_Y8_N11
\inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_sysclk|ir[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\,
	sload => VCC,
	ena => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_sysclk|jxuir~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_sysclk|ir\(1));

-- Location: FF_X10_Y8_N9
\inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_sysclk|enable_action_strobe\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_sysclk|update_jdo_strobe~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_sysclk|enable_action_strobe~q\);

-- Location: LCCOMB_X10_Y8_N10
\inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_sysclk|take_no_action_break_a~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_sysclk|ir\(0),
	datac => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_sysclk|ir\(1),
	datad => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_sysclk|enable_action_strobe~q\,
	combout => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\);

-- Location: LCCOMB_X12_Y9_N12
\inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_oci_break|break_readreg~11\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_sysclk|jdo\(27),
	datab => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_sysclk|jdo\(37),
	datac => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_sysclk|jdo\(36),
	datad => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	combout => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_oci_break|break_readreg~11_combout\);

-- Location: FF_X12_Y9_N13
\inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_oci_break|break_readreg[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_oci_break|break_readreg~11_combout\,
	ena => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_oci_break|break_readreg\(27));

-- Location: LCCOMB_X11_Y7_N8
\inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_tck|sr~43\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_ocimem|MonDReg\(27),
	datab => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_oci_break|break_readreg\(27),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\,
	combout => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_tck|sr~43_combout\);

-- Location: LCCOMB_X14_Y7_N4
\inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|kernel_nios2_jtag_debug_module_phy|virtual_state_cdr\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0_q\,
	combout => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|kernel_nios2_jtag_debug_module_phy|virtual_state_cdr~combout\);

-- Location: LCCOMB_X11_Y7_N14
\inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_sysclk|jdo[30]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_tck|sr\(30),
	combout => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_sysclk|jdo[30]~feeder_combout\);

-- Location: FF_X11_Y7_N15
\inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_sysclk|jdo[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_sysclk|jdo[30]~feeder_combout\,
	ena => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_sysclk|jdo\(30));

-- Location: LCCOMB_X12_Y8_N2
\inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_oci_break|break_readreg~20\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	datab => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_sysclk|jdo\(37),
	datac => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_sysclk|jdo\(36),
	datad => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_sysclk|jdo\(30),
	combout => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_oci_break|break_readreg~20_combout\);

-- Location: FF_X12_Y8_N3
\inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_oci_break|break_readreg[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_oci_break|break_readreg~20_combout\,
	ena => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_oci_break|break_readreg\(30));

-- Location: LCCOMB_X16_Y13_N0
\inst|nios2|E_src2[8]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|nios2|E_src2[8]~8_combout\,
	combout => \inst|nios2|E_src2[8]~feeder_combout\);

-- Location: LCCOMB_X16_Y13_N8
\inst|nios2|D_src2_imm[8]~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst|nios2|D_ctrl_hi_imm16~q\,
	datad => \inst|nios2|D_iw\(14),
	combout => \inst|nios2|D_src2_imm[8]~2_combout\);

-- Location: FF_X16_Y13_N1
\inst|nios2|E_src2[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|E_src2[8]~feeder_combout\,
	asdata => \inst|nios2|D_src2_imm[8]~2_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst|nios2|D_ctrl_src2_choose_imm~q\,
	ena => \inst|nios2|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|E_src2\(8));

-- Location: LCCOMB_X16_Y16_N12
\inst|nios2|E_logic_result[8]~18\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110101010001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|E_logic_op\(1),
	datab => \inst|nios2|E_src1\(8),
	datac => \inst|nios2|E_logic_op\(0),
	datad => \inst|nios2|E_src2\(8),
	combout => \inst|nios2|E_logic_result[8]~18_combout\);

-- Location: LCCOMB_X16_Y16_N14
\inst|nios2|E_alu_result[8]~19\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|E_extra_pc\(6),
	datab => \inst|nios2|E_ctrl_logic~q\,
	datac => \inst|nios2|E_ctrl_retaddr~q\,
	datad => \inst|nios2|E_logic_result[8]~18_combout\,
	combout => \inst|nios2|E_alu_result[8]~19_combout\);

-- Location: LCCOMB_X16_Y7_N18
\inst|nios2|Add17|auto_generated|_~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|E_ctrl_alu_subtract~q\,
	datac => \inst|nios2|E_src2\(8),
	combout => \inst|nios2|Add17|auto_generated|_~2_combout\);

-- Location: LCCOMB_X22_Y18_N18
\inst|nios2|E_src2[5]~5\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|D_src2_reg[5]~37_combout\,
	datac => \inst|nios2|E_alu_result\(5),
	datad => \inst|nios2|D_src2_hazard_E~combout\,
	combout => \inst|nios2|E_src2[5]~5_combout\);

-- Location: LCCOMB_X22_Y18_N0
\inst|nios2|E_src2[5]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|nios2|E_src2[5]~5_combout\,
	combout => \inst|nios2|E_src2[5]~feeder_combout\);

-- Location: LCCOMB_X22_Y18_N14
\inst|nios2|D_src2_imm[5]~5\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst|nios2|D_iw\(11),
	datad => \inst|nios2|D_ctrl_hi_imm16~q\,
	combout => \inst|nios2|D_src2_imm[5]~5_combout\);

-- Location: FF_X22_Y18_N1
\inst|nios2|E_src2[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|E_src2[5]~feeder_combout\,
	asdata => \inst|nios2|D_src2_imm[5]~5_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst|nios2|D_ctrl_src2_choose_imm~q\,
	ena => \inst|nios2|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|E_src2\(5));

-- Location: LCCOMB_X22_Y18_N22
\inst|nios2|E_logic_result[5]~21\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110101010001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|E_logic_op\(1),
	datab => \inst|nios2|E_src2\(5),
	datac => \inst|nios2|E_logic_op\(0),
	datad => \inst|nios2|E_src1\(5),
	combout => \inst|nios2|E_logic_result[5]~21_combout\);

-- Location: LCCOMB_X24_Y19_N24
\inst|nios2|Add17|auto_generated|_~6\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst|nios2|E_src2\(4),
	datad => \inst|nios2|E_ctrl_alu_subtract~q\,
	combout => \inst|nios2|Add17|auto_generated|_~6_combout\);

-- Location: LCCOMB_X21_Y18_N0
\inst|nios2|Add17|auto_generated|_~8\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|E_ctrl_alu_subtract~q\,
	datac => \inst|nios2|E_src2\(2),
	combout => \inst|nios2|Add17|auto_generated|_~8_combout\);

-- Location: IOIBUF_X34_Y3_N15
\sdram_dq[7]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => sdram_dq(7),
	o => \sdram_dq[7]~input_o\);

-- Location: FF_X34_Y3_N17
\inst|sdram|za_data[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \sdram_dq[7]~input_o\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sdram|za_data\(7));

-- Location: LCCOMB_X26_Y12_N26
\inst|rsp_xbar_mux|src_data[23]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|rsp_xbar_mux|src_data\(23) = (\inst|nios2_jtag_debug_module_translator|av_readdata_pre\(23) & ((\inst|rsp_xbar_demux|src0_valid~combout\) # ((\inst|rsp_xbar_mux|src_payload~0_combout\ & \inst|sdram|za_data\(7))))) # 
-- (!\inst|nios2_jtag_debug_module_translator|av_readdata_pre\(23) & (\inst|rsp_xbar_mux|src_payload~0_combout\ & (\inst|sdram|za_data\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_jtag_debug_module_translator|av_readdata_pre\(23),
	datab => \inst|rsp_xbar_mux|src_payload~0_combout\,
	datac => \inst|sdram|za_data\(7),
	datad => \inst|rsp_xbar_demux|src0_valid~combout\,
	combout => \inst|rsp_xbar_mux|src_data\(23));

-- Location: FF_X26_Y12_N27
\inst|nios2|i_readdata_d1[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|rsp_xbar_mux|src_data\(23),
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|i_readdata_d1\(23));

-- Location: IOIBUF_X34_Y17_N22
\sdram_dq[8]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => sdram_dq(8),
	o => \sdram_dq[8]~input_o\);

-- Location: FF_X34_Y17_N24
\inst|sdram|za_data[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \sdram_dq[8]~input_o\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sdram|za_data\(8));

-- Location: LCCOMB_X26_Y12_N4
\inst|rsp_xbar_mux|src_data[24]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|rsp_xbar_mux|src_data\(24) = (\inst|nios2_jtag_debug_module_translator|av_readdata_pre\(24) & ((\inst|rsp_xbar_demux|src0_valid~combout\) # ((\inst|rsp_xbar_mux|src_payload~0_combout\ & \inst|sdram|za_data\(8))))) # 
-- (!\inst|nios2_jtag_debug_module_translator|av_readdata_pre\(24) & (\inst|rsp_xbar_mux|src_payload~0_combout\ & (\inst|sdram|za_data\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_jtag_debug_module_translator|av_readdata_pre\(24),
	datab => \inst|rsp_xbar_mux|src_payload~0_combout\,
	datac => \inst|sdram|za_data\(8),
	datad => \inst|rsp_xbar_demux|src0_valid~combout\,
	combout => \inst|rsp_xbar_mux|src_data\(24));

-- Location: FF_X26_Y12_N5
\inst|nios2|i_readdata_d1[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|rsp_xbar_mux|src_data\(24),
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|i_readdata_d1\(24));

-- Location: LCCOMB_X26_Y9_N16
\inst|nios2|the_kernel_nios2_nios2_oci|readdata[25]~10\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_ocimem|kernel_nios2_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a\(25),
	datab => \inst|cmd_xbar_mux|src_data\(46),
	datac => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_avalon_reg|oci_reg_readdata~0_combout\,
	combout => \inst|nios2|the_kernel_nios2_nios2_oci|readdata[25]~10_combout\);

-- Location: FF_X26_Y9_N17
\inst|nios2_jtag_debug_module_translator|av_readdata_pre[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|the_kernel_nios2_nios2_oci|readdata[25]~10_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_jtag_debug_module_translator|av_readdata_pre\(25));

-- Location: LCCOMB_X28_Y13_N22
\inst|rsp_xbar_mux|src_data[25]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|rsp_xbar_mux|src_data\(25) = (\inst|sdram|za_data\(9) & ((\inst|rsp_xbar_mux|src_payload~0_combout\) # ((\inst|rsp_xbar_demux|src0_valid~combout\ & \inst|nios2_jtag_debug_module_translator|av_readdata_pre\(25))))) # (!\inst|sdram|za_data\(9) & 
-- (((\inst|rsp_xbar_demux|src0_valid~combout\ & \inst|nios2_jtag_debug_module_translator|av_readdata_pre\(25)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|sdram|za_data\(9),
	datab => \inst|rsp_xbar_mux|src_payload~0_combout\,
	datac => \inst|rsp_xbar_demux|src0_valid~combout\,
	datad => \inst|nios2_jtag_debug_module_translator|av_readdata_pre\(25),
	combout => \inst|rsp_xbar_mux|src_data\(25));

-- Location: FF_X28_Y13_N23
\inst|nios2|i_readdata_d1[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|rsp_xbar_mux|src_data\(25),
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|i_readdata_d1\(25));

-- Location: LCCOMB_X26_Y14_N22
\inst|cmd_xbar_demux|WideOr0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cmd_xbar_demux|WideOr0~1_combout\ = (\inst|cmd_xbar_mux|saved_grant\(0) & \inst|addr_router|Equal1~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst|cmd_xbar_mux|saved_grant\(0),
	datad => \inst|addr_router|Equal1~4_combout\,
	combout => \inst|cmd_xbar_demux|WideOr0~1_combout\);

-- Location: LCCOMB_X28_Y10_N16
\inst|jtag_uart_avalon_jtag_slave_translator|waitrequest_reset_override~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|jtag_uart_avalon_jtag_slave_translator|waitrequest_reset_override~feeder_combout\ = VCC

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \inst|jtag_uart_avalon_jtag_slave_translator|waitrequest_reset_override~feeder_combout\);

-- Location: FF_X28_Y10_N17
\inst|jtag_uart_avalon_jtag_slave_translator|waitrequest_reset_override\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|jtag_uart_avalon_jtag_slave_translator|waitrequest_reset_override~feeder_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|jtag_uart_avalon_jtag_slave_translator|waitrequest_reset_override~q\);

-- Location: LCCOMB_X14_Y12_N20
\inst|nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent|cp_ready~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent|cp_ready~0_combout\ = (!\inst|nios2_jtag_debug_module_translator|wait_latency_counter\(1) & (\inst|jtag_uart_avalon_jtag_slave_translator|waitrequest_reset_override~q\ & 
-- (\inst|nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent|m0_write~1_combout\ $ (\inst|nios2_jtag_debug_module_translator|wait_latency_counter\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_jtag_debug_module_translator|wait_latency_counter\(1),
	datab => \inst|nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent|m0_write~1_combout\,
	datac => \inst|jtag_uart_avalon_jtag_slave_translator|waitrequest_reset_override~q\,
	datad => \inst|nios2_jtag_debug_module_translator|wait_latency_counter\(0),
	combout => \inst|nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent|cp_ready~0_combout\);

-- Location: LCCOMB_X26_Y14_N8
\inst|cmd_xbar_demux|WideOr0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cmd_xbar_demux|WideOr0~2_combout\ = (\inst|cmd_xbar_demux|WideOr0~0_combout\) # ((!\inst|nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & (\inst|cmd_xbar_demux|WideOr0~1_combout\ & 
-- \inst|nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent|cp_ready~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cmd_xbar_demux|WideOr0~0_combout\,
	datab => \inst|nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	datac => \inst|cmd_xbar_demux|WideOr0~1_combout\,
	datad => \inst|nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent|cp_ready~0_combout\,
	combout => \inst|cmd_xbar_demux|WideOr0~2_combout\);

-- Location: LCCOMB_X26_Y19_N8
\inst|limiter|last_dest_id[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|limiter|last_dest_id[0]~0_combout\ = !\inst|addr_router|Equal1~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst|addr_router|Equal1~4_combout\,
	combout => \inst|limiter|last_dest_id[0]~0_combout\);

-- Location: FF_X26_Y19_N9
\inst|limiter|last_dest_id[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|limiter|last_dest_id[0]~0_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|limiter|save_dest_id~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|limiter|last_dest_id\(0));

-- Location: LCCOMB_X28_Y14_N16
\inst|limiter|save_dest_id~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|limiter|save_dest_id~0_combout\ = (\inst|nios2|i_read~q\ & ((\inst|addr_router|Equal1~4_combout\ $ (\inst|limiter|last_dest_id\(0))) # (!\inst|limiter|has_pending_responses~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|i_read~q\,
	datab => \inst|addr_router|Equal1~4_combout\,
	datac => \inst|limiter|has_pending_responses~q\,
	datad => \inst|limiter|last_dest_id\(0),
	combout => \inst|limiter|save_dest_id~0_combout\);

-- Location: LCCOMB_X28_Y14_N4
\inst|limiter|pending_response_count[0]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|limiter|pending_response_count[0]~3_combout\ = \inst|limiter|response_accepted~0_combout\ $ (\inst|limiter|pending_response_count\(0) $ (((\inst|cmd_xbar_demux|WideOr0~2_combout\ & \inst|limiter|save_dest_id~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|limiter|response_accepted~0_combout\,
	datab => \inst|cmd_xbar_demux|WideOr0~2_combout\,
	datac => \inst|limiter|pending_response_count\(0),
	datad => \inst|limiter|save_dest_id~0_combout\,
	combout => \inst|limiter|pending_response_count[0]~3_combout\);

-- Location: FF_X28_Y14_N5
\inst|limiter|pending_response_count[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|limiter|pending_response_count[0]~3_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|limiter|pending_response_count\(0));

-- Location: LCCOMB_X28_Y14_N18
\inst|limiter|pending_response_count[1]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|limiter|pending_response_count[1]~5_cout\ = CARRY(\inst|limiter|pending_response_count\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|limiter|pending_response_count\(0),
	datad => VCC,
	cout => \inst|limiter|pending_response_count[1]~5_cout\);

-- Location: LCCOMB_X28_Y14_N20
\inst|limiter|pending_response_count[1]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|limiter|pending_response_count[1]~6_combout\ = (\inst|limiter|response_accepted~0_combout\ & ((\inst|limiter|pending_response_count\(1) & (\inst|limiter|pending_response_count[1]~5_cout\ & VCC)) # (!\inst|limiter|pending_response_count\(1) & 
-- (!\inst|limiter|pending_response_count[1]~5_cout\)))) # (!\inst|limiter|response_accepted~0_combout\ & ((\inst|limiter|pending_response_count\(1) & (!\inst|limiter|pending_response_count[1]~5_cout\)) # (!\inst|limiter|pending_response_count\(1) & 
-- ((\inst|limiter|pending_response_count[1]~5_cout\) # (GND)))))
-- \inst|limiter|pending_response_count[1]~7\ = CARRY((\inst|limiter|response_accepted~0_combout\ & (!\inst|limiter|pending_response_count\(1) & !\inst|limiter|pending_response_count[1]~5_cout\)) # (!\inst|limiter|response_accepted~0_combout\ & 
-- ((!\inst|limiter|pending_response_count[1]~5_cout\) # (!\inst|limiter|pending_response_count\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|limiter|response_accepted~0_combout\,
	datab => \inst|limiter|pending_response_count\(1),
	datad => VCC,
	cin => \inst|limiter|pending_response_count[1]~5_cout\,
	combout => \inst|limiter|pending_response_count[1]~6_combout\,
	cout => \inst|limiter|pending_response_count[1]~7\);

-- Location: FF_X29_Y12_N27
\inst|nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][101]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~1_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][101]~q\);

-- Location: LCCOMB_X29_Y12_N26
\inst|nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~1_combout\ = (\inst|nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & 
-- (((\inst|nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][101]~q\)))) # (!\inst|nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & ((\inst|cmd_xbar_mux|saved_grant\(0)) # 
-- ((\inst|cmd_xbar_mux|saved_grant\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010111100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	datab => \inst|cmd_xbar_mux|saved_grant\(0),
	datac => \inst|nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][101]~q\,
	datad => \inst|cmd_xbar_mux|saved_grant\(1),
	combout => \inst|nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~1_combout\);

-- Location: FF_X29_Y12_N7
\inst|nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][101]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \inst|nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~1_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \inst|nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][101]~q\);

-- Location: LCCOMB_X28_Y14_N10
\inst|limiter|response_accepted~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|limiter|response_accepted~0_combout\ = (\inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][83]~q\ & ((\inst|rsp_xbar_demux_001|src0_valid~0_combout\) # ((\inst|rsp_xbar_demux|src0_valid~combout\ & 
-- \inst|nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][101]~q\)))) # (!\inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][83]~q\ & (((\inst|rsp_xbar_demux|src0_valid~combout\ & 
-- \inst|nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][101]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][83]~q\,
	datab => \inst|rsp_xbar_demux_001|src0_valid~0_combout\,
	datac => \inst|rsp_xbar_demux|src0_valid~combout\,
	datad => \inst|nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][101]~q\,
	combout => \inst|limiter|response_accepted~0_combout\);

-- Location: LCCOMB_X28_Y14_N12
\inst|limiter|pending_response_count[3]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|limiter|pending_response_count[3]~8_combout\ = \inst|limiter|response_accepted~0_combout\ $ (((\inst|limiter|save_dest_id~0_combout\ & \inst|cmd_xbar_demux|WideOr0~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|limiter|save_dest_id~0_combout\,
	datac => \inst|cmd_xbar_demux|WideOr0~2_combout\,
	datad => \inst|limiter|response_accepted~0_combout\,
	combout => \inst|limiter|pending_response_count[3]~8_combout\);

-- Location: FF_X28_Y14_N21
\inst|limiter|pending_response_count[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|limiter|pending_response_count[1]~6_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|limiter|pending_response_count[3]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|limiter|pending_response_count\(1));

-- Location: LCCOMB_X28_Y14_N22
\inst|limiter|pending_response_count[2]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|limiter|pending_response_count[2]~9_combout\ = ((\inst|limiter|pending_response_count\(2) $ (\inst|limiter|response_accepted~0_combout\ $ (!\inst|limiter|pending_response_count[1]~7\)))) # (GND)
-- \inst|limiter|pending_response_count[2]~10\ = CARRY((\inst|limiter|pending_response_count\(2) & ((\inst|limiter|response_accepted~0_combout\) # (!\inst|limiter|pending_response_count[1]~7\))) # (!\inst|limiter|pending_response_count\(2) & 
-- (\inst|limiter|response_accepted~0_combout\ & !\inst|limiter|pending_response_count[1]~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|limiter|pending_response_count\(2),
	datab => \inst|limiter|response_accepted~0_combout\,
	datad => VCC,
	cin => \inst|limiter|pending_response_count[1]~7\,
	combout => \inst|limiter|pending_response_count[2]~9_combout\,
	cout => \inst|limiter|pending_response_count[2]~10\);

-- Location: FF_X28_Y14_N23
\inst|limiter|pending_response_count[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|limiter|pending_response_count[2]~9_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|limiter|pending_response_count[3]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|limiter|pending_response_count\(2));

-- Location: LCCOMB_X28_Y14_N24
\inst|limiter|pending_response_count[3]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|limiter|pending_response_count[3]~11_combout\ = \inst|limiter|response_accepted~0_combout\ $ (\inst|limiter|pending_response_count[2]~10\ $ (\inst|limiter|pending_response_count\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010101011010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|limiter|response_accepted~0_combout\,
	datad => \inst|limiter|pending_response_count\(3),
	cin => \inst|limiter|pending_response_count[2]~10\,
	combout => \inst|limiter|pending_response_count[3]~11_combout\);

-- Location: FF_X28_Y14_N25
\inst|limiter|pending_response_count[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|limiter|pending_response_count[3]~11_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|limiter|pending_response_count[3]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|limiter|pending_response_count\(3));

-- Location: LCCOMB_X28_Y14_N6
\inst|limiter|has_pending_responses~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|limiter|has_pending_responses~0_combout\ = (\inst|limiter|pending_response_count\(1)) # ((\inst|limiter|pending_response_count\(2)) # (\inst|limiter|pending_response_count\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|limiter|pending_response_count\(1),
	datac => \inst|limiter|pending_response_count\(2),
	datad => \inst|limiter|pending_response_count\(3),
	combout => \inst|limiter|has_pending_responses~0_combout\);

-- Location: LCCOMB_X28_Y14_N0
\inst|limiter|has_pending_responses~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|limiter|has_pending_responses~1_combout\ = (\inst|limiter|response_accepted~0_combout\ & (((\inst|limiter|pending_response_count\(0) & !\inst|limiter|has_pending_responses~0_combout\)) # (!\inst|limiter|has_pending_responses~q\))) # 
-- (!\inst|limiter|response_accepted~0_combout\ & (!\inst|limiter|has_pending_responses~q\ & ((\inst|limiter|pending_response_count\(0)) # (\inst|limiter|has_pending_responses~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001110110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|limiter|response_accepted~0_combout\,
	datab => \inst|limiter|has_pending_responses~q\,
	datac => \inst|limiter|pending_response_count\(0),
	datad => \inst|limiter|has_pending_responses~0_combout\,
	combout => \inst|limiter|has_pending_responses~1_combout\);

-- Location: LCCOMB_X28_Y14_N8
\inst|limiter|has_pending_responses~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|limiter|has_pending_responses~2_combout\ = (\inst|limiter|has_pending_responses~q\ & (((\inst|limiter|save_dest_id~0_combout\ & \inst|cmd_xbar_demux|WideOr0~2_combout\)) # (!\inst|limiter|has_pending_responses~1_combout\))) # 
-- (!\inst|limiter|has_pending_responses~q\ & (\inst|limiter|save_dest_id~0_combout\ & (\inst|cmd_xbar_demux|WideOr0~2_combout\ & !\inst|limiter|has_pending_responses~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|limiter|save_dest_id~0_combout\,
	datab => \inst|cmd_xbar_demux|WideOr0~2_combout\,
	datac => \inst|limiter|has_pending_responses~q\,
	datad => \inst|limiter|has_pending_responses~1_combout\,
	combout => \inst|limiter|has_pending_responses~2_combout\);

-- Location: FF_X28_Y14_N9
\inst|limiter|has_pending_responses\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|limiter|has_pending_responses~2_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|limiter|has_pending_responses~q\);

-- Location: LCCOMB_X28_Y14_N30
\inst|limiter|cmd_sink_ready~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|limiter|cmd_sink_ready~0_combout\ = (\inst|cmd_xbar_demux|WideOr0~2_combout\ & ((\inst|addr_router|Equal1~4_combout\ $ (\inst|limiter|last_dest_id\(0))) # (!\inst|limiter|has_pending_responses~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111000010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|addr_router|Equal1~4_combout\,
	datab => \inst|limiter|has_pending_responses~q\,
	datac => \inst|cmd_xbar_demux|WideOr0~2_combout\,
	datad => \inst|limiter|last_dest_id\(0),
	combout => \inst|limiter|cmd_sink_ready~0_combout\);

-- Location: LCCOMB_X26_Y16_N30
\inst|nios2|ic_fill_ap_offset_nxt[0]~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010111010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|D_pc\(0),
	datab => \inst|nios2|i_read~q\,
	datac => \inst|nios2|ic_fill_ap_offset\(0),
	datad => \inst|limiter|cmd_sink_ready~0_combout\,
	combout => \inst|nios2|ic_fill_ap_offset_nxt[0]~2_combout\);

-- Location: LCCOMB_X26_Y16_N24
\inst|nios2|ic_fill_ap_offset[0]~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|nios2|D_ic_fill_starting~1_combout\,
	datac => \inst|nios2|i_read~q\,
	datad => \inst|limiter|cmd_sink_ready~0_combout\,
	combout => \inst|nios2|ic_fill_ap_offset[0]~0_combout\);

-- Location: FF_X26_Y16_N31
\inst|nios2|ic_fill_ap_offset[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|ic_fill_ap_offset_nxt[0]~2_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|nios2|ic_fill_ap_offset[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|ic_fill_ap_offset\(0));

-- Location: LCCOMB_X26_Y16_N4
\inst|nios2|ic_fill_ap_offset_nxt[1]~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100111011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|ic_fill_req_accepted~combout\,
	datab => \inst|nios2|D_pc\(1),
	datac => \inst|nios2|ic_fill_ap_offset\(1),
	datad => \inst|nios2|ic_fill_ap_offset\(0),
	combout => \inst|nios2|ic_fill_ap_offset_nxt[1]~1_combout\);

-- Location: FF_X26_Y16_N5
\inst|nios2|ic_fill_ap_offset[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|ic_fill_ap_offset_nxt[1]~1_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|nios2|ic_fill_ap_offset[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|ic_fill_ap_offset\(1));

-- Location: LCCOMB_X25_Y9_N8
\inst|nios2|av_addr_accepted~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|d_read~q\,
	datab => \inst|nios2|d_write~q\,
	datac => \inst|cmd_xbar_demux_001|WideOr0~combout\,
	datad => \inst|limiter_001|suppress~2_combout\,
	combout => \inst|nios2|av_addr_accepted~2_combout\);

-- Location: LCCOMB_X16_Y8_N30
\inst|nios2|Equal193~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|E_ctrl_dc_nowb_inv~0_combout\,
	datac => \inst|nios2|E_iw\(3),
	datad => \inst|nios2|E_iw\(5),
	combout => \inst|nios2|Equal193~0_combout\);

-- Location: FF_X16_Y8_N31
\inst|nios2|M_ctrl_dc_index_wb_inv\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|Equal193~0_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|nios2|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|M_ctrl_dc_index_wb_inv~q\);

-- Location: FF_X18_Y8_N3
\inst|nios2|A_ctrl_dc_index_wb_inv\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \inst|nios2|M_ctrl_dc_index_wb_inv~q\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \inst|nios2|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|A_ctrl_dc_index_wb_inv~q\);

-- Location: LCCOMB_X16_Y8_N22
\inst|nios2|Equal181~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|E_ctrl_dc_nowb_inv~0_combout\,
	datac => \inst|nios2|E_iw\(3),
	datad => \inst|nios2|E_iw\(5),
	combout => \inst|nios2|Equal181~0_combout\);

-- Location: FF_X16_Y8_N23
\inst|nios2|M_ctrl_dc_addr_wb_inv\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|Equal181~0_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|nios2|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|M_ctrl_dc_addr_wb_inv~q\);

-- Location: FF_X18_Y8_N21
\inst|nios2|A_ctrl_dc_addr_wb_inv\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \inst|nios2|M_ctrl_dc_addr_wb_inv~q\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \inst|nios2|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|A_ctrl_dc_addr_wb_inv~q\);

-- Location: LCCOMB_X18_Y8_N2
\inst|nios2|A_dc_xfer_rd_addr_starting~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|A_dc_hit~q\,
	datab => \inst|nios2|A_valid~q\,
	datac => \inst|nios2|A_ctrl_dc_index_wb_inv~q\,
	datad => \inst|nios2|A_ctrl_dc_addr_wb_inv~q\,
	combout => \inst|nios2|A_dc_xfer_rd_addr_starting~1_combout\);

-- Location: LCCOMB_X21_Y8_N30
\inst|nios2|A_dc_xfer_rd_addr_has_started_nxt~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|A_dc_want_fill~q\,
	datab => \inst|nios2|A_dc_xfer_rd_addr_starting~0_combout\,
	datac => \inst|nios2|A_dc_xfer_rd_addr_has_started~q\,
	datad => \inst|nios2|A_dc_xfer_rd_addr_starting~1_combout\,
	combout => \inst|nios2|A_dc_xfer_rd_addr_has_started_nxt~0_combout\);

-- Location: FF_X21_Y8_N31
\inst|nios2|A_dc_xfer_rd_addr_has_started\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|A_dc_xfer_rd_addr_has_started_nxt~0_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sclr => \inst|nios2|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|A_dc_xfer_rd_addr_has_started~q\);

-- Location: LCCOMB_X14_Y12_N6
\inst|nios2_jtag_debug_module_translator|wait_latency_counter~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|nios2_jtag_debug_module_translator|wait_latency_counter~7_combout\ = (\inst|nios2_jtag_debug_module_translator|wait_latency_counter[1]~5_combout\ & ((\inst|nios2_jtag_debug_module_translator|wait_latency_counter\(1) & 
-- ((!\inst|nios2_jtag_debug_module_translator|wait_latency_counter\(0)))) # (!\inst|nios2_jtag_debug_module_translator|wait_latency_counter\(1) & (\inst|nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent|m0_write~1_combout\ & 
-- \inst|nios2_jtag_debug_module_translator|wait_latency_counter\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent|m0_write~1_combout\,
	datab => \inst|nios2_jtag_debug_module_translator|wait_latency_counter[1]~5_combout\,
	datac => \inst|nios2_jtag_debug_module_translator|wait_latency_counter\(1),
	datad => \inst|nios2_jtag_debug_module_translator|wait_latency_counter\(0),
	combout => \inst|nios2_jtag_debug_module_translator|wait_latency_counter~7_combout\);

-- Location: FF_X14_Y12_N7
\inst|nios2_jtag_debug_module_translator|wait_latency_counter[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2_jtag_debug_module_translator|wait_latency_counter~7_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_jtag_debug_module_translator|wait_latency_counter\(1));

-- Location: LCCOMB_X14_Y12_N24
\inst|cmd_xbar_demux_001|sink_ready~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cmd_xbar_demux_001|sink_ready~1_combout\ = (\inst|jtag_uart_avalon_jtag_slave_translator|waitrequest_reset_override~q\ & (!\inst|nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & 
-- (\inst|cmd_xbar_mux|saved_grant\(1) & !\inst|nios2_jtag_debug_module_translator|wait_latency_counter\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|jtag_uart_avalon_jtag_slave_translator|waitrequest_reset_override~q\,
	datab => \inst|nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	datac => \inst|cmd_xbar_mux|saved_grant\(1),
	datad => \inst|nios2_jtag_debug_module_translator|wait_latency_counter\(1),
	combout => \inst|cmd_xbar_demux_001|sink_ready~1_combout\);

-- Location: LCCOMB_X14_Y12_N18
\inst|cmd_xbar_demux_001|sink_ready~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cmd_xbar_demux_001|sink_ready~2_combout\ = (\inst|addr_router_001|Equal1~5_combout\ & (\inst|cmd_xbar_demux_001|sink_ready~1_combout\ & (\inst|nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent|m0_write~1_combout\ $ 
-- (\inst|nios2_jtag_debug_module_translator|wait_latency_counter\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|addr_router_001|Equal1~5_combout\,
	datab => \inst|cmd_xbar_demux_001|sink_ready~1_combout\,
	datac => \inst|nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent|m0_write~1_combout\,
	datad => \inst|nios2_jtag_debug_module_translator|wait_latency_counter\(0),
	combout => \inst|cmd_xbar_demux_001|sink_ready~2_combout\);

-- Location: LCCOMB_X24_Y10_N2
\inst|nios2|av_wr_data_transfer~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cmd_xbar_demux_001|WideOr0~3_combout\,
	datab => \inst|cmd_xbar_demux_001|sink_ready~0_combout\,
	datac => \inst|nios2|d_write~q\,
	datad => \inst|cmd_xbar_demux_001|sink_ready~2_combout\,
	combout => \inst|nios2|av_wr_data_transfer~0_combout\);

-- Location: LCCOMB_X24_Y10_N6
\inst|nios2|A_dc_wb_active_nxt~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111101110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|A_dc_wr_data_cnt\(3),
	datab => \inst|nios2|av_wr_data_transfer~0_combout\,
	datac => \inst|nios2|A_dc_wb_active~q\,
	datad => \inst|nios2|A_dc_xfer_rd_addr_starting~2_combout\,
	combout => \inst|nios2|A_dc_wb_active_nxt~0_combout\);

-- Location: FF_X24_Y10_N7
\inst|nios2|A_dc_wb_active\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|A_dc_wb_active_nxt~0_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|A_dc_wb_active~q\);

-- Location: LCCOMB_X21_Y8_N14
\inst|nios2|A_dc_xfer_rd_addr_starting~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|A_dc_dirty~q\,
	datac => \inst|nios2|A_dc_xfer_rd_addr_has_started~q\,
	datad => \inst|nios2|A_dc_wb_active~q\,
	combout => \inst|nios2|A_dc_xfer_rd_addr_starting~0_combout\);

-- Location: LCCOMB_X21_Y8_N0
\inst|nios2|A_dc_xfer_rd_addr_starting~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|A_dc_want_fill~q\,
	datac => \inst|nios2|A_dc_xfer_rd_addr_starting~0_combout\,
	datad => \inst|nios2|A_dc_xfer_rd_addr_starting~1_combout\,
	combout => \inst|nios2|A_dc_xfer_rd_addr_starting~2_combout\);

-- Location: FF_X21_Y8_N1
\inst|nios2|A_dc_xfer_rd_data_starting\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|A_dc_xfer_rd_addr_starting~2_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|A_dc_xfer_rd_data_starting~q\);

-- Location: LCCOMB_X22_Y7_N22
\inst|nios2|A_dc_xfer_wr_starting~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|nios2|A_dc_xfer_rd_data_starting~q\,
	combout => \inst|nios2|A_dc_xfer_wr_starting~feeder_combout\);

-- Location: FF_X22_Y7_N23
\inst|nios2|A_dc_xfer_wr_starting\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|A_dc_xfer_wr_starting~feeder_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|A_dc_xfer_wr_starting~q\);

-- Location: FF_X22_Y7_N21
\inst|nios2|A_dc_wb_rd_addr_starting\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \inst|nios2|A_dc_xfer_wr_starting~q\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|A_dc_wb_rd_addr_starting~q\);

-- Location: FF_X22_Y7_N7
\inst|nios2|A_dc_wb_rd_data_starting\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \inst|nios2|A_dc_wb_rd_addr_starting~q\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|A_dc_wb_rd_data_starting~q\);

-- Location: LCCOMB_X22_Y7_N24
\inst|nios2|A_dc_wb_rd_data_first_nxt~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|nios2|d_read~q\,
	datac => \inst|nios2|A_dc_wb_rd_data_first~q\,
	datad => \inst|nios2|A_dc_wb_rd_data_starting~q\,
	combout => \inst|nios2|A_dc_wb_rd_data_first_nxt~0_combout\);

-- Location: FF_X22_Y7_N25
\inst|nios2|A_dc_wb_rd_data_first\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|A_dc_wb_rd_data_first_nxt~0_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|A_dc_wb_rd_data_first~q\);

-- Location: LCCOMB_X25_Y9_N4
\inst|nios2|d_address_offset_field_nxt[1]~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010001010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|A_dc_fill_starting~0_combout\,
	datab => \inst|nios2|d_read~q\,
	datad => \inst|nios2|A_dc_wb_rd_data_first~q\,
	combout => \inst|nios2|d_address_offset_field_nxt[1]~1_combout\);

-- Location: LCCOMB_X25_Y9_N30
\inst|nios2|d_address_offset_field_nxt[1]~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110001001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|pio_led_s1_translator|av_begintransfer~0_combout\,
	datab => \inst|nios2|d_address_offset_field_nxt[1]~1_combout\,
	datac => \inst|cmd_xbar_demux_001|WideOr0~combout\,
	datad => \inst|limiter_001|suppress~2_combout\,
	combout => \inst|nios2|d_address_offset_field_nxt[1]~2_combout\);

-- Location: FF_X19_Y17_N23
\inst|nios2|M_alu_result[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|E_alu_result\(2),
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|nios2|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|M_alu_result\(2));

-- Location: FF_X17_Y9_N11
\inst|nios2|A_mem_baddr[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \inst|nios2|M_alu_result\(2),
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \inst|nios2|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|A_mem_baddr\(2));

-- Location: LCCOMB_X17_Y9_N24
\inst|nios2|d_address_offset_field_nxt[0]~6\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|M_alu_result\(2),
	datab => \inst|nios2|A_mem_baddr\(2),
	datac => \inst|nios2|A_ctrl_ld_st_bypass~q\,
	datad => \inst|nios2|A_dc_dcache_management_done_nxt~0_combout\,
	combout => \inst|nios2|d_address_offset_field_nxt[0]~6_combout\);

-- Location: LCCOMB_X24_Y9_N20
\inst|nios2|d_address_offset_field_nxt[0]~7\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|d_address_offset_field_nxt[1]~2_combout\,
	datab => \inst|nios2|av_addr_accepted~2_combout\,
	datac => \inst|nios2|d_address_offset_field\(0),
	datad => \inst|nios2|d_address_offset_field_nxt[0]~6_combout\,
	combout => \inst|nios2|d_address_offset_field_nxt[0]~7_combout\);

-- Location: LCCOMB_X21_Y8_N10
\inst|nios2|A_dc_fill_has_started_nxt~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|A_dc_want_fill~q\,
	datac => \inst|nios2|A_dc_fill_has_started~q\,
	datad => \inst|nios2|A_dc_wb_active~q\,
	combout => \inst|nios2|A_dc_fill_has_started_nxt~0_combout\);

-- Location: FF_X21_Y8_N11
\inst|nios2|A_dc_fill_has_started\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|A_dc_fill_has_started_nxt~0_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sclr => \inst|nios2|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|A_dc_fill_has_started~q\);

-- Location: LCCOMB_X17_Y8_N22
\inst|nios2|E_ctrl_ld_st_non_bypass~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|E_iw\(5),
	datab => \inst|nios2|Add17|auto_generated|result_int[32]~64_combout\,
	datac => \inst|nios2|E_iw\(0),
	datad => \inst|nios2|M_ctrl_ld_st_nxt~0_combout\,
	combout => \inst|nios2|E_ctrl_ld_st_non_bypass~0_combout\);

-- Location: FF_X17_Y8_N23
\inst|nios2|M_ctrl_ld_st_non_bypass\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|E_ctrl_ld_st_non_bypass~0_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|nios2|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|M_ctrl_ld_st_non_bypass~q\);

-- Location: LCCOMB_X12_Y14_N24
\inst|nios2|F_ctrl_implicit_dst_retaddr~9\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|F_ctrl_implicit_dst_retaddr~8_combout\,
	datab => \inst|nios2|kernel_nios2_ic_data|the_altsyncram|auto_generated|q_b\(0),
	datac => \inst|nios2|kernel_nios2_ic_data|the_altsyncram|auto_generated|q_b\(2),
	datad => \inst|nios2|F_iw[16]~7_combout\,
	combout => \inst|nios2|F_ctrl_implicit_dst_retaddr~9_combout\);

-- Location: FF_X12_Y14_N25
\inst|nios2|D_ctrl_implicit_dst_retaddr\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|F_ctrl_implicit_dst_retaddr~9_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|nios2|F_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|D_ctrl_implicit_dst_retaddr~q\);

-- Location: IOIBUF_X34_Y4_N22
\sdram_dq[2]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => sdram_dq(2),
	o => \sdram_dq[2]~input_o\);

-- Location: FF_X34_Y4_N24
\inst|sdram|za_data[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \sdram_dq[2]~input_o\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sdram|za_data\(2));

-- Location: LCCOMB_X25_Y13_N16
\inst|nios2|the_kernel_nios2_nios2_oci|readdata[18]~25\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_ocimem|kernel_nios2_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a\(18),
	datab => \inst|cmd_xbar_mux|src_data\(46),
	datac => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_avalon_reg|oci_reg_readdata~0_combout\,
	combout => \inst|nios2|the_kernel_nios2_nios2_oci|readdata[18]~25_combout\);

-- Location: FF_X25_Y13_N17
\inst|nios2_jtag_debug_module_translator|av_readdata_pre[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|the_kernel_nios2_nios2_oci|readdata[18]~25_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_jtag_debug_module_translator|av_readdata_pre\(18));

-- Location: LCCOMB_X25_Y13_N30
\inst|rsp_xbar_mux|src_data[18]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|rsp_xbar_mux|src_data\(18) = (\inst|rsp_xbar_mux|src_payload~0_combout\ & ((\inst|sdram|za_data\(2)) # ((\inst|rsp_xbar_demux|src0_valid~combout\ & \inst|nios2_jtag_debug_module_translator|av_readdata_pre\(18))))) # 
-- (!\inst|rsp_xbar_mux|src_payload~0_combout\ & (\inst|rsp_xbar_demux|src0_valid~combout\ & ((\inst|nios2_jtag_debug_module_translator|av_readdata_pre\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|rsp_xbar_mux|src_payload~0_combout\,
	datab => \inst|rsp_xbar_demux|src0_valid~combout\,
	datac => \inst|sdram|za_data\(2),
	datad => \inst|nios2_jtag_debug_module_translator|av_readdata_pre\(18),
	combout => \inst|rsp_xbar_mux|src_data\(18));

-- Location: FF_X25_Y13_N31
\inst|nios2|i_readdata_d1[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|rsp_xbar_mux|src_data\(18),
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|i_readdata_d1\(18));

-- Location: IOIBUF_X34_Y3_N22
\sdram_dq[3]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => sdram_dq(3),
	o => \sdram_dq[3]~input_o\);

-- Location: FF_X34_Y3_N24
\inst|sdram|za_data[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \sdram_dq[3]~input_o\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sdram|za_data\(3));

-- Location: LCCOMB_X25_Y10_N14
\inst|rsp_xbar_mux|src_data[19]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|rsp_xbar_mux|src_data\(19) = (\inst|nios2_jtag_debug_module_translator|av_readdata_pre\(19) & ((\inst|rsp_xbar_demux|src0_valid~combout\) # ((\inst|rsp_xbar_mux|src_payload~0_combout\ & \inst|sdram|za_data\(3))))) # 
-- (!\inst|nios2_jtag_debug_module_translator|av_readdata_pre\(19) & (\inst|rsp_xbar_mux|src_payload~0_combout\ & ((\inst|sdram|za_data\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_jtag_debug_module_translator|av_readdata_pre\(19),
	datab => \inst|rsp_xbar_mux|src_payload~0_combout\,
	datac => \inst|rsp_xbar_demux|src0_valid~combout\,
	datad => \inst|sdram|za_data\(3),
	combout => \inst|rsp_xbar_mux|src_data\(19));

-- Location: FF_X25_Y10_N15
\inst|nios2|i_readdata_d1[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|rsp_xbar_mux|src_data\(19),
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|i_readdata_d1\(19));

-- Location: LCCOMB_X28_Y14_N2
\inst|cmd_xbar_demux|src1_valid~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cmd_xbar_demux|src1_valid~0_combout\ = (\inst|nios2|i_read~q\ & (!\inst|addr_router|Equal1~4_combout\ & ((\inst|limiter|last_dest_id\(0)) # (!\inst|limiter|has_pending_responses~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|i_read~q\,
	datab => \inst|addr_router|Equal1~4_combout\,
	datac => \inst|limiter|has_pending_responses~q\,
	datad => \inst|limiter|last_dest_id\(0),
	combout => \inst|cmd_xbar_demux|src1_valid~0_combout\);

-- Location: LCCOMB_X29_Y13_N18
\inst|cmd_xbar_mux_001|arb|top_priority_reg[1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cmd_xbar_mux_001|arb|top_priority_reg[1]~feeder_combout\ = \inst|cmd_xbar_mux_001|arb|grant[0]~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|cmd_xbar_mux_001|arb|grant[0]~0_combout\,
	combout => \inst|cmd_xbar_mux_001|arb|top_priority_reg[1]~feeder_combout\);

-- Location: LCCOMB_X29_Y16_N2
\inst|cmd_xbar_mux_001|last_cycle~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cmd_xbar_mux_001|last_cycle~0_combout\ = (\inst|width_adapter|count\(0) & (\inst|sdram_s1_translator_avalon_universal_slave_0_agent|cp_ready~0_combout\ & ((\inst|cmd_xbar_mux_001|saved_grant\(1)) # (\inst|cmd_xbar_mux_001|saved_grant\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cmd_xbar_mux_001|saved_grant\(1),
	datab => \inst|cmd_xbar_mux_001|saved_grant\(0),
	datac => \inst|width_adapter|count\(0),
	datad => \inst|sdram_s1_translator_avalon_universal_slave_0_agent|cp_ready~0_combout\,
	combout => \inst|cmd_xbar_mux_001|last_cycle~0_combout\);

-- Location: LCCOMB_X29_Y16_N12
\inst|cmd_xbar_mux_001|packet_in_progress~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cmd_xbar_mux_001|packet_in_progress~0_combout\ = !\inst|cmd_xbar_mux_001|update_grant~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst|cmd_xbar_mux_001|update_grant~0_combout\,
	combout => \inst|cmd_xbar_mux_001|packet_in_progress~0_combout\);

-- Location: FF_X29_Y16_N13
\inst|cmd_xbar_mux_001|packet_in_progress\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|cmd_xbar_mux_001|packet_in_progress~0_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cmd_xbar_mux_001|packet_in_progress~q\);

-- Location: LCCOMB_X29_Y16_N14
\inst|cmd_xbar_mux_001|update_grant~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cmd_xbar_mux_001|update_grant~0_combout\ = (\inst|cmd_xbar_mux_001|WideOr1~combout\ & (\inst|cmd_xbar_mux_001|last_cycle~0_combout\)) # (!\inst|cmd_xbar_mux_001|WideOr1~combout\ & ((!\inst|cmd_xbar_mux_001|packet_in_progress~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011011101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cmd_xbar_mux_001|WideOr1~combout\,
	datab => \inst|cmd_xbar_mux_001|last_cycle~0_combout\,
	datad => \inst|cmd_xbar_mux_001|packet_in_progress~q\,
	combout => \inst|cmd_xbar_mux_001|update_grant~0_combout\);

-- Location: LCCOMB_X29_Y13_N30
\inst|cmd_xbar_mux_001|arb|top_priority_reg[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cmd_xbar_mux_001|arb|top_priority_reg[0]~0_combout\ = (\inst|cmd_xbar_mux_001|update_grant~0_combout\ & ((\inst|cmd_xbar_demux|src1_valid~0_combout\) # (\inst|cmd_xbar_demux_001|src1_valid~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|cmd_xbar_demux|src1_valid~0_combout\,
	datac => \inst|cmd_xbar_mux_001|update_grant~0_combout\,
	datad => \inst|cmd_xbar_demux_001|src1_valid~1_combout\,
	combout => \inst|cmd_xbar_mux_001|arb|top_priority_reg[0]~0_combout\);

-- Location: FF_X29_Y13_N19
\inst|cmd_xbar_mux_001|arb|top_priority_reg[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|cmd_xbar_mux_001|arb|top_priority_reg[1]~feeder_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|cmd_xbar_mux_001|arb|top_priority_reg[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cmd_xbar_mux_001|arb|top_priority_reg\(1));

-- Location: LCCOMB_X29_Y13_N24
\inst|cmd_xbar_mux_001|arb|grant[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cmd_xbar_mux_001|arb|grant[0]~0_combout\ = (\inst|cmd_xbar_demux|src1_valid~0_combout\ & (((!\inst|cmd_xbar_demux_001|src1_valid~1_combout\ & \inst|cmd_xbar_mux_001|arb|top_priority_reg\(1))) # (!\inst|cmd_xbar_mux_001|arb|top_priority_reg\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cmd_xbar_mux_001|arb|top_priority_reg\(0),
	datab => \inst|cmd_xbar_demux_001|src1_valid~1_combout\,
	datac => \inst|cmd_xbar_demux|src1_valid~0_combout\,
	datad => \inst|cmd_xbar_mux_001|arb|top_priority_reg\(1),
	combout => \inst|cmd_xbar_mux_001|arb|grant[0]~0_combout\);

-- Location: FF_X29_Y13_N25
\inst|cmd_xbar_mux_001|saved_grant[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|cmd_xbar_mux_001|arb|grant[0]~0_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|cmd_xbar_mux_001|update_grant~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cmd_xbar_mux_001|saved_grant\(0));

-- Location: LCCOMB_X29_Y16_N20
\inst|cmd_xbar_mux_001|src_payload[0]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cmd_xbar_mux_001|src_payload\(0) = (\inst|cmd_xbar_mux_001|saved_grant\(0)) # (\inst|cmd_xbar_mux_001|saved_grant\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|cmd_xbar_mux_001|saved_grant\(0),
	datac => \inst|cmd_xbar_mux_001|saved_grant\(1),
	combout => \inst|cmd_xbar_mux_001|src_payload\(0));

-- Location: FF_X29_Y16_N21
\inst|width_adapter|endofpacket_reg\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|cmd_xbar_mux_001|src_payload\(0),
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|width_adapter|ALT_INV_use_reg~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|width_adapter|endofpacket_reg~q\);

-- Location: LCCOMB_X29_Y16_N22
\inst|width_adapter|out_endofpacket~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|width_adapter|out_endofpacket~0_combout\ = (\inst|width_adapter|use_reg~q\ & (\inst|width_adapter|count\(0) & \inst|width_adapter|endofpacket_reg~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|width_adapter|use_reg~q\,
	datac => \inst|width_adapter|count\(0),
	datad => \inst|width_adapter|endofpacket_reg~q\,
	combout => \inst|width_adapter|out_endofpacket~0_combout\);

-- Location: FF_X9_Y20_N7
\inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][83]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~37_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][83]~q\);

-- Location: LCCOMB_X9_Y20_N6
\inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~37_combout\ = (\inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(7) & ((\inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][83]~q\))) # 
-- (!\inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(7) & (\inst|width_adapter|out_endofpacket~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(7),
	datab => \inst|width_adapter|out_endofpacket~0_combout\,
	datac => \inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][83]~q\,
	combout => \inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~37_combout\);

-- Location: LCCOMB_X9_Y20_N14
\inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][83]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][83]~feeder_combout\ = \inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~37_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~37_combout\,
	combout => \inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][83]~feeder_combout\);

-- Location: LCCOMB_X8_Y19_N30
\inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|always6~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|always6~0_combout\ = ((\inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0) & ((\inst|sdram|za_valid~q\) # 
-- (\inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][82]~q\)))) # (!\inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(6))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0),
	datab => \inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(6),
	datac => \inst|sdram|za_valid~q\,
	datad => \inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][82]~q\,
	combout => \inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|always6~0_combout\);

-- Location: FF_X9_Y20_N15
\inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][83]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][83]~feeder_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|always6~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][83]~q\);

-- Location: LCCOMB_X10_Y20_N28
\inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~31_combout\ = (\inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(6) & ((\inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][83]~q\))) # 
-- (!\inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(6) & (\inst|width_adapter|out_endofpacket~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(6),
	datac => \inst|width_adapter|out_endofpacket~0_combout\,
	datad => \inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][83]~q\,
	combout => \inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~31_combout\);

-- Location: LCCOMB_X7_Y19_N18
\inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~1_combout\ = (\inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0) & ((\inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1)) 
-- # ((!\inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][82]~q\ & !\inst|sdram|za_valid~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][82]~q\,
	datab => \inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0),
	datac => \inst|sdram|za_valid~q\,
	datad => \inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	combout => \inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~1_combout\);

-- Location: LCCOMB_X7_Y19_N2
\inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~2_combout\ = (\inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~1_combout\) # ((\inst|cmd_xbar_mux_001|WideOr1~combout\ & 
-- (\inst|sdram_s1_translator_avalon_universal_slave_0_agent|local_read~0_combout\ & \inst|sdram_s1_translator_avalon_universal_slave_0_agent|cp_ready~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cmd_xbar_mux_001|WideOr1~combout\,
	datab => \inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~1_combout\,
	datac => \inst|sdram_s1_translator_avalon_universal_slave_0_agent|local_read~0_combout\,
	datad => \inst|sdram_s1_translator_avalon_universal_slave_0_agent|cp_ready~0_combout\,
	combout => \inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~2_combout\);

-- Location: FF_X7_Y19_N3
\inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~2_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0));

-- Location: LCCOMB_X7_Y19_N14
\inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|always5~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|always5~0_combout\ = ((\inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0) & ((\inst|sdram|za_valid~q\) # 
-- (\inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][82]~q\)))) # (!\inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|sdram|za_valid~q\,
	datab => \inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(5),
	datac => \inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][82]~q\,
	datad => \inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0),
	combout => \inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|always5~0_combout\);

-- Location: FF_X10_Y20_N29
\inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][83]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~31_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|always5~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][83]~q\);

-- Location: LCCOMB_X10_Y20_N20
\inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~25_combout\ = (\inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(5) & ((\inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][83]~q\))) # 
-- (!\inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(5) & (\inst|width_adapter|out_endofpacket~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(5),
	datac => \inst|width_adapter|out_endofpacket~0_combout\,
	datad => \inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][83]~q\,
	combout => \inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~25_combout\);

-- Location: LCCOMB_X7_Y19_N4
\inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|always4~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|always4~0_combout\ = ((\inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0) & ((\inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][82]~q\) # 
-- (\inst|sdram|za_valid~q\)))) # (!\inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(4))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][82]~q\,
	datab => \inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0),
	datac => \inst|sdram|za_valid~q\,
	datad => \inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(4),
	combout => \inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|always4~0_combout\);

-- Location: FF_X10_Y20_N21
\inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][83]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~25_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|always4~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][83]~q\);

-- Location: LCCOMB_X10_Y19_N20
\inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~19_combout\ = (\inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(4) & ((\inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][83]~q\))) # 
-- (!\inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(4) & (\inst|width_adapter|out_endofpacket~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(4),
	datac => \inst|width_adapter|out_endofpacket~0_combout\,
	datad => \inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][83]~q\,
	combout => \inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~19_combout\);

-- Location: LCCOMB_X7_Y19_N26
\inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|always3~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|always3~0_combout\ = ((\inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0) & ((\inst|sdram|za_valid~q\) # 
-- (\inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][82]~q\)))) # (!\inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|sdram|za_valid~q\,
	datab => \inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(3),
	datac => \inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][82]~q\,
	datad => \inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0),
	combout => \inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|always3~0_combout\);

-- Location: FF_X10_Y19_N21
\inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][83]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~19_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|always3~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][83]~q\);

-- Location: LCCOMB_X10_Y19_N4
\inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~13_combout\ = (\inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(3) & ((\inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][83]~q\))) # 
-- (!\inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(3) & (\inst|width_adapter|out_endofpacket~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(3),
	datac => \inst|width_adapter|out_endofpacket~0_combout\,
	datad => \inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][83]~q\,
	combout => \inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~13_combout\);

-- Location: LCCOMB_X7_Y19_N0
\inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|always2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|always2~0_combout\ = ((\inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0) & ((\inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][82]~q\) # 
-- (\inst|sdram|za_valid~q\)))) # (!\inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][82]~q\,
	datab => \inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0),
	datac => \inst|sdram|za_valid~q\,
	datad => \inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(2),
	combout => \inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|always2~0_combout\);

-- Location: FF_X10_Y19_N5
\inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][83]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~13_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|always2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][83]~q\);

-- Location: LCCOMB_X9_Y19_N20
\inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~7_combout\ = (\inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(2) & ((\inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][83]~q\))) # 
-- (!\inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(2) & (\inst|width_adapter|out_endofpacket~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(2),
	datac => \inst|width_adapter|out_endofpacket~0_combout\,
	datad => \inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][83]~q\,
	combout => \inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~7_combout\);

-- Location: LCCOMB_X7_Y19_N10
\inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|always1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|always1~0_combout\ = ((\inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0) & ((\inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][82]~q\) # 
-- (\inst|sdram|za_valid~q\)))) # (!\inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][82]~q\,
	datab => \inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0),
	datac => \inst|sdram|za_valid~q\,
	datad => \inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	combout => \inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|always1~0_combout\);

-- Location: FF_X9_Y19_N21
\inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][83]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~7_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|always1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][83]~q\);

-- Location: LCCOMB_X9_Y19_N4
\inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~3_combout\ = (\inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & ((\inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][83]~q\))) # 
-- (!\inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & (\inst|width_adapter|out_endofpacket~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	datac => \inst|width_adapter|out_endofpacket~0_combout\,
	datad => \inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][83]~q\,
	combout => \inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~3_combout\);

-- Location: LCCOMB_X8_Y19_N2
\inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|always0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|always0~0_combout\ = ((\inst|sdram|za_valid~q\) # (\inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][82]~q\)) # 
-- (!\inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111011101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0),
	datab => \inst|sdram|za_valid~q\,
	datad => \inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][82]~q\,
	combout => \inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|always0~0_combout\);

-- Location: FF_X9_Y19_N5
\inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][83]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~3_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|always0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][83]~q\);

-- Location: LCCOMB_X26_Y12_N18
\inst|width_adapter_001|data_reg~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|width_adapter_001|data_reg~6_combout\ = (!\inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][83]~q\ & (!\inst|sdram_s1_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[1]~0_combout\ & 
-- ((\inst|sdram|za_data\(8)) # (\inst|width_adapter_001|data_reg\(8)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|sdram|za_data\(8),
	datab => \inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][83]~q\,
	datac => \inst|width_adapter_001|data_reg\(8),
	datad => \inst|sdram_s1_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[1]~0_combout\,
	combout => \inst|width_adapter_001|data_reg~6_combout\);

-- Location: FF_X26_Y12_N19
\inst|width_adapter_001|data_reg[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|width_adapter_001|data_reg~6_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|sdram_s1_translator_avalon_universal_slave_0_agent|rp_valid~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|width_adapter_001|data_reg\(8));

-- Location: LCCOMB_X26_Y12_N28
\inst|width_adapter_001|out_data[8]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|width_adapter_001|out_data\(8) = (\inst|width_adapter_001|data_reg\(8)) # ((!\inst|sdram_s1_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[1]~0_combout\ & \inst|sdram|za_data\(8)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|sdram_s1_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[1]~0_combout\,
	datac => \inst|sdram|za_data\(8),
	datad => \inst|width_adapter_001|data_reg\(8),
	combout => \inst|width_adapter_001|out_data\(8));

-- Location: LCCOMB_X26_Y16_N14
\inst|nios2|Add5~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|ic_fill_ap_offset\(0),
	datac => \inst|nios2|ic_fill_ap_offset\(1),
	datad => \inst|nios2|ic_fill_ap_offset\(2),
	combout => \inst|nios2|Add5~0_combout\);

-- Location: FF_X14_Y21_N25
\inst|nios2|D_pc[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \inst|nios2|F_pc\(2),
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \inst|nios2|F_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|D_pc\(2));

-- Location: LCCOMB_X26_Y16_N18
\inst|nios2|ic_fill_ap_offset_nxt[2]~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|limiter|cmd_sink_ready~0_combout\,
	datab => \inst|nios2|i_read~q\,
	datac => \inst|nios2|Add5~0_combout\,
	datad => \inst|nios2|D_pc\(2),
	combout => \inst|nios2|ic_fill_ap_offset_nxt[2]~0_combout\);

-- Location: FF_X26_Y16_N19
\inst|nios2|ic_fill_ap_offset[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|ic_fill_ap_offset_nxt[2]~0_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|nios2|ic_fill_ap_offset[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|ic_fill_ap_offset\(2));

-- Location: FF_X17_Y14_N17
\inst|nios2|M_alu_result[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|E_alu_result\(4),
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|nios2|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|M_alu_result\(4));

-- Location: FF_X17_Y9_N23
\inst|nios2|A_mem_baddr[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \inst|nios2|M_alu_result\(4),
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \inst|nios2|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|A_mem_baddr\(4));

-- Location: LCCOMB_X17_Y9_N22
\inst|nios2|d_address_offset_field_nxt[2]~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|M_alu_result\(4),
	datab => \inst|nios2|A_dc_dcache_management_done_nxt~0_combout\,
	datac => \inst|nios2|A_mem_baddr\(4),
	datad => \inst|nios2|A_ctrl_ld_st_bypass~q\,
	combout => \inst|nios2|d_address_offset_field_nxt[2]~0_combout\);

-- Location: LCCOMB_X24_Y9_N24
\inst|nios2|d_address_offset_field_nxt[2]~3\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|Add14~0_combout\,
	datab => \inst|nios2|av_addr_accepted~2_combout\,
	datac => \inst|nios2|d_address_offset_field_nxt[1]~2_combout\,
	datad => \inst|nios2|d_address_offset_field_nxt[2]~0_combout\,
	combout => \inst|nios2|d_address_offset_field_nxt[2]~3_combout\);

-- Location: FF_X24_Y9_N25
\inst|nios2|d_address_offset_field[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|d_address_offset_field_nxt[2]~3_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|nios2|d_address_offset_field[2]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|d_address_offset_field\(2));

-- Location: LCCOMB_X26_Y13_N4
\inst|cmd_xbar_mux|src_data[40]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cmd_xbar_mux|src_data\(40) = (\inst|cmd_xbar_mux|saved_grant\(1) & ((\inst|nios2|d_address_offset_field\(2)) # ((\inst|cmd_xbar_mux|saved_grant\(0) & \inst|nios2|ic_fill_ap_offset\(2))))) # (!\inst|cmd_xbar_mux|saved_grant\(1) & 
-- (\inst|cmd_xbar_mux|saved_grant\(0) & (\inst|nios2|ic_fill_ap_offset\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cmd_xbar_mux|saved_grant\(1),
	datab => \inst|cmd_xbar_mux|saved_grant\(0),
	datac => \inst|nios2|ic_fill_ap_offset\(2),
	datad => \inst|nios2|d_address_offset_field\(2),
	combout => \inst|cmd_xbar_mux|src_data\(40));

-- Location: LCCOMB_X26_Y13_N30
\inst|cmd_xbar_mux|src_data[41]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cmd_xbar_mux|src_data\(41) = (\inst|nios2|d_address_line_field\(0) & ((\inst|cmd_xbar_mux|saved_grant\(1)) # ((\inst|cmd_xbar_mux|saved_grant\(0) & \inst|nios2|ic_fill_line\(0))))) # (!\inst|nios2|d_address_line_field\(0) & 
-- (\inst|cmd_xbar_mux|saved_grant\(0) & (\inst|nios2|ic_fill_line\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|d_address_line_field\(0),
	datab => \inst|cmd_xbar_mux|saved_grant\(0),
	datac => \inst|nios2|ic_fill_line\(0),
	datad => \inst|cmd_xbar_mux|saved_grant\(1),
	combout => \inst|cmd_xbar_mux|src_data\(41));

-- Location: FF_X17_Y15_N25
\inst|nios2|M_alu_result[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|E_alu_result\(6),
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|nios2|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|M_alu_result\(6));

-- Location: FF_X18_Y10_N9
\inst|nios2|A_mem_baddr[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \inst|nios2|M_alu_result\(6),
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \inst|nios2|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|A_mem_baddr\(6));

-- Location: LCCOMB_X26_Y13_N0
\inst|nios2|d_address_line_field[1]~4\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|M_alu_result\(6),
	datab => \inst|nios2|d_address_tag_field_nxt~0_combout\,
	datad => \inst|nios2|A_mem_baddr\(6),
	combout => \inst|nios2|d_address_line_field[1]~4_combout\);

-- Location: FF_X18_Y10_N3
\inst|nios2|A_dc_wb_line[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \inst|nios2|A_mem_baddr\(6),
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \inst|nios2|A_dc_xfer_rd_data_starting~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|A_dc_wb_line\(1));

-- Location: LCCOMB_X25_Y9_N10
\inst|nios2|A_dc_wb_wr_want_dmaster\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|A_dc_wb_wr_active~q\,
	datab => \inst|nios2|d_read~q\,
	datad => \inst|nios2|A_dc_wb_rd_data_first~q\,
	combout => \inst|nios2|A_dc_wb_wr_want_dmaster~combout\);

-- Location: FF_X26_Y13_N1
\inst|nios2|d_address_line_field[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|d_address_line_field[1]~4_combout\,
	asdata => \inst|nios2|A_dc_wb_line\(1),
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst|nios2|A_dc_wb_wr_want_dmaster~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|d_address_line_field\(1));

-- Location: LCCOMB_X26_Y13_N8
\inst|cmd_xbar_mux|src_data[42]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cmd_xbar_mux|src_data\(42) = (\inst|nios2|ic_fill_line\(1) & ((\inst|cmd_xbar_mux|saved_grant\(0)) # ((\inst|cmd_xbar_mux|saved_grant\(1) & \inst|nios2|d_address_line_field\(1))))) # (!\inst|nios2|ic_fill_line\(1) & 
-- (((\inst|cmd_xbar_mux|saved_grant\(1) & \inst|nios2|d_address_line_field\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|ic_fill_line\(1),
	datab => \inst|cmd_xbar_mux|saved_grant\(0),
	datac => \inst|cmd_xbar_mux|saved_grant\(1),
	datad => \inst|nios2|d_address_line_field\(1),
	combout => \inst|cmd_xbar_mux|src_data\(42));

-- Location: FF_X18_Y10_N7
\inst|nios2|A_mem_baddr[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \inst|nios2|M_alu_result\(7),
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \inst|nios2|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|A_mem_baddr\(7));

-- Location: LCCOMB_X19_Y10_N10
\inst|nios2|d_address_line_field[2]~3\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|M_alu_result\(7),
	datab => \inst|nios2|A_mem_baddr\(7),
	datad => \inst|nios2|d_address_tag_field_nxt~0_combout\,
	combout => \inst|nios2|d_address_line_field[2]~3_combout\);

-- Location: LCCOMB_X19_Y10_N26
\inst|nios2|A_dc_wb_line[2]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst|nios2|A_mem_baddr\(7),
	combout => \inst|nios2|A_dc_wb_line[2]~feeder_combout\);

-- Location: FF_X19_Y10_N27
\inst|nios2|A_dc_wb_line[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|A_dc_wb_line[2]~feeder_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|nios2|A_dc_xfer_rd_data_starting~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|A_dc_wb_line\(2));

-- Location: FF_X19_Y10_N11
\inst|nios2|d_address_line_field[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|d_address_line_field[2]~3_combout\,
	asdata => \inst|nios2|A_dc_wb_line\(2),
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst|nios2|A_dc_wb_wr_want_dmaster~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|d_address_line_field\(2));

-- Location: LCCOMB_X26_Y13_N18
\inst|cmd_xbar_mux|src_data[43]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cmd_xbar_mux|src_data\(43) = (\inst|nios2|ic_fill_line\(2) & ((\inst|cmd_xbar_mux|saved_grant\(0)) # ((\inst|cmd_xbar_mux|saved_grant\(1) & \inst|nios2|d_address_line_field\(2))))) # (!\inst|nios2|ic_fill_line\(2) & 
-- (\inst|cmd_xbar_mux|saved_grant\(1) & (\inst|nios2|d_address_line_field\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|ic_fill_line\(2),
	datab => \inst|cmd_xbar_mux|saved_grant\(1),
	datac => \inst|nios2|d_address_line_field\(2),
	datad => \inst|cmd_xbar_mux|saved_grant\(0),
	combout => \inst|cmd_xbar_mux|src_data\(43));

-- Location: FF_X16_Y13_N29
\inst|nios2|M_alu_result[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|E_alu_result\(8),
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|nios2|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|M_alu_result\(8));

-- Location: FF_X18_Y10_N13
\inst|nios2|A_mem_baddr[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \inst|nios2|M_alu_result\(8),
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \inst|nios2|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|A_mem_baddr\(8));

-- Location: LCCOMB_X19_Y10_N16
\inst|nios2|d_address_line_field[3]~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|M_alu_result\(8),
	datab => \inst|nios2|d_address_tag_field_nxt~0_combout\,
	datad => \inst|nios2|A_mem_baddr\(8),
	combout => \inst|nios2|d_address_line_field[3]~2_combout\);

-- Location: LCCOMB_X19_Y10_N30
\inst|nios2|A_dc_wb_line[3]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|nios2|A_mem_baddr\(8),
	combout => \inst|nios2|A_dc_wb_line[3]~feeder_combout\);

-- Location: FF_X19_Y10_N31
\inst|nios2|A_dc_wb_line[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|A_dc_wb_line[3]~feeder_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|nios2|A_dc_xfer_rd_data_starting~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|A_dc_wb_line\(3));

-- Location: FF_X19_Y10_N17
\inst|nios2|d_address_line_field[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|d_address_line_field[3]~2_combout\,
	asdata => \inst|nios2|A_dc_wb_line\(3),
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst|nios2|A_dc_wb_wr_want_dmaster~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|d_address_line_field\(3));

-- Location: LCCOMB_X26_Y13_N28
\inst|cmd_xbar_mux|src_data[44]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cmd_xbar_mux|src_data\(44) = (\inst|cmd_xbar_mux|saved_grant\(0) & ((\inst|nios2|ic_fill_line\(3)) # ((\inst|cmd_xbar_mux|saved_grant\(1) & \inst|nios2|d_address_line_field\(3))))) # (!\inst|cmd_xbar_mux|saved_grant\(0) & 
-- (\inst|cmd_xbar_mux|saved_grant\(1) & ((\inst|nios2|d_address_line_field\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cmd_xbar_mux|saved_grant\(0),
	datab => \inst|cmd_xbar_mux|saved_grant\(1),
	datac => \inst|nios2|ic_fill_line\(3),
	datad => \inst|nios2|d_address_line_field\(3),
	combout => \inst|cmd_xbar_mux|src_data\(44));

-- Location: LCCOMB_X28_Y15_N4
\inst|cmd_xbar_mux|src_data[45]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cmd_xbar_mux|src_data\(45) = (\inst|cmd_xbar_mux|saved_grant\(1) & ((\inst|nios2|d_address_line_field\(4)) # ((\inst|cmd_xbar_mux|saved_grant\(0) & \inst|nios2|ic_fill_line\(4))))) # (!\inst|cmd_xbar_mux|saved_grant\(1) & 
-- (((\inst|cmd_xbar_mux|saved_grant\(0) & \inst|nios2|ic_fill_line\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cmd_xbar_mux|saved_grant\(1),
	datab => \inst|nios2|d_address_line_field\(4),
	datac => \inst|cmd_xbar_mux|saved_grant\(0),
	datad => \inst|nios2|ic_fill_line\(4),
	combout => \inst|cmd_xbar_mux|src_data\(45));

-- Location: LCCOMB_X22_Y7_N26
\inst|nios2|A_dc_wb_wr_starting\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst|nios2|d_read~q\,
	datad => \inst|nios2|A_dc_wb_rd_data_first~q\,
	combout => \inst|nios2|A_dc_wb_wr_starting~combout\);

-- Location: LCCOMB_X25_Y9_N26
\inst|nios2|d_byteenable_nxt[0]~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|A_dc_wb_wr_active~q\,
	datab => \inst|nios2|A_dc_fill_active~q\,
	datac => \inst|nios2|A_dc_wb_wr_starting~combout\,
	datad => \inst|nios2|A_dc_fill_starting~0_combout\,
	combout => \inst|nios2|d_byteenable_nxt[0]~0_combout\);

-- Location: LCCOMB_X22_Y9_N22
\inst|nios2|E_mem_byte_en[1]~6\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110111011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|Add17|auto_generated|result_int[2]~4_combout\,
	datab => \inst|nios2|E_iw\(4),
	datac => \inst|nios2|Add17|auto_generated|result_int[1]~2_combout\,
	datad => \inst|nios2|E_iw\(3),
	combout => \inst|nios2|E_mem_byte_en[1]~6_combout\);

-- Location: FF_X22_Y9_N23
\inst|nios2|M_mem_byte_en[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|E_mem_byte_en[1]~6_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|nios2|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|M_mem_byte_en\(1));

-- Location: FF_X22_Y9_N13
\inst|nios2|A_mem_byte_en[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \inst|nios2|M_mem_byte_en\(1),
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \inst|nios2|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|A_mem_byte_en\(1));

-- Location: LCCOMB_X22_Y9_N2
\inst|nios2|d_byteenable_nxt[1]~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101100111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|M_mem_byte_en\(1),
	datab => \inst|nios2|d_byteenable_nxt[0]~0_combout\,
	datac => \inst|nios2|A_mem_bypass_pending~combout\,
	datad => \inst|nios2|A_mem_byte_en\(1),
	combout => \inst|nios2|d_byteenable_nxt[1]~1_combout\);

-- Location: FF_X22_Y9_N3
\inst|nios2|d_byteenable[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|d_byteenable_nxt[1]~1_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|d_byteenable\(1));

-- Location: LCCOMB_X29_Y14_N26
\inst|cmd_xbar_mux|src_data[33]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cmd_xbar_mux|src_data\(33) = (\inst|cmd_xbar_mux|saved_grant\(0)) # ((\inst|cmd_xbar_mux|saved_grant\(1) & \inst|nios2|d_byteenable\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|cmd_xbar_mux|saved_grant\(0),
	datac => \inst|cmd_xbar_mux|saved_grant\(1),
	datad => \inst|nios2|d_byteenable\(1),
	combout => \inst|cmd_xbar_mux|src_data\(33));

-- Location: LCCOMB_X11_Y8_N28
\inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_ocimem|cfgdout~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000100100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_ocimem|MonAReg\(2),
	datab => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_ocimem|MonAReg\(3),
	datad => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_ocimem|MonAReg\(4),
	combout => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_ocimem|cfgdout~0_combout\);

-- Location: LCCOMB_X14_Y8_N26
\inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_ocimem|MonDReg[8]~10\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_ocimem|kernel_nios2_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_b\(8),
	datab => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_ocimem|MonAReg\(10),
	datad => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_ocimem|cfgdout~0_combout\,
	combout => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_ocimem|MonDReg[8]~10_combout\);

-- Location: LCCOMB_X13_Y8_N12
\inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_tck|sr~76\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_tck|sr~75_combout\,
	datab => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_tck|sr\(11),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~q\,
	datad => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|kernel_nios2_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	combout => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_tck|sr~76_combout\);

-- Location: LCCOMB_X14_Y7_N0
\inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_tck|sr[6]~13\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0_q\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	combout => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_tck|sr[6]~13_combout\);

-- Location: FF_X13_Y8_N13
\inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_tck|sr[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_tck|sr~76_combout\,
	ena => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_tck|sr[6]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_tck|sr\(10));

-- Location: LCCOMB_X13_Y8_N14
\inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_sysclk|jdo[10]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_tck|sr\(10),
	combout => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_sysclk|jdo[10]~feeder_combout\);

-- Location: FF_X13_Y8_N15
\inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_sysclk|jdo[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_sysclk|jdo[10]~feeder_combout\,
	ena => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_sysclk|jdo\(10));

-- Location: LCCOMB_X14_Y9_N30
\inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_oci_break|break_readreg~30\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_sysclk|jdo\(36),
	datab => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_sysclk|jdo\(37),
	datac => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	datad => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_sysclk|jdo\(10),
	combout => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_oci_break|break_readreg~30_combout\);

-- Location: FF_X14_Y9_N31
\inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_oci_break|break_readreg[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_oci_break|break_readreg~30_combout\,
	ena => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_oci_break|break_readreg\(10));

-- Location: LCCOMB_X12_Y10_N6
\inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_ocimem|MonAReg[5]~15\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_ocimem|MonAReg\(5),
	datad => VCC,
	cin => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_ocimem|MonAReg[4]~14\,
	combout => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_ocimem|MonAReg[5]~15_combout\,
	cout => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_ocimem|MonAReg[5]~16\);

-- Location: FF_X11_Y7_N5
\inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_sysclk|jdo[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_tck|sr\(29),
	sload => VCC,
	ena => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_sysclk|jdo\(29));

-- Location: LCCOMB_X12_Y7_N6
\inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_tck|Mux37~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~q\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\,
	combout => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_tck|Mux37~0_combout\);

-- Location: FF_X12_Y7_N7
\inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_tck|DRsize.100\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_tck|Mux37~0_combout\,
	ena => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|kernel_nios2_jtag_debug_module_phy|virtual_state_uir~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_tck|DRsize.100~q\);

-- Location: LCCOMB_X13_Y7_N2
\inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_tck|sr[35]~6\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \altera_internal_jtag~TDIUTAP\,
	datab => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_tck|DRsize.100~q\,
	datad => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_tck|sr\(36),
	combout => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_tck|sr[35]~6_combout\);

-- Location: FF_X14_Y7_N21
\inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_tck|the_altera_std_synchronizer|din_s1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	asdata => \inst|nios2|hbreak_enabled~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_tck|the_altera_std_synchronizer|din_s1~q\);

-- Location: LCCOMB_X14_Y7_N8
\inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_tck|the_altera_std_synchronizer|dreg[0]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_tck|the_altera_std_synchronizer|din_s1~q\,
	combout => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_tck|the_altera_std_synchronizer|dreg[0]~feeder_combout\);

-- Location: FF_X14_Y7_N9
\inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_tck|the_altera_std_synchronizer|dreg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_tck|the_altera_std_synchronizer|dreg[0]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_tck|the_altera_std_synchronizer|dreg\(0));

-- Location: LCCOMB_X14_Y7_N28
\inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_tck|sr~23\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q\,
	datac => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_tck|the_altera_std_synchronizer|dreg\(0),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0_q\,
	combout => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_tck|sr~23_combout\);

-- Location: LCCOMB_X13_Y7_N8
\inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_tck|sr~24\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_tck|sr~22_combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~q\,
	datad => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_tck|sr~23_combout\,
	combout => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_tck|sr~24_combout\);

-- Location: FF_X13_Y7_N3
\inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_tck|sr[35]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_tck|sr[35]~6_combout\,
	asdata => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_tck|sr~24_combout\,
	sload => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|kernel_nios2_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_tck|sr\(35));

-- Location: FF_X10_Y9_N17
\inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_sysclk|jdo[35]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_tck|sr\(35),
	sload => VCC,
	ena => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_sysclk|jdo\(35));

-- Location: LCCOMB_X28_Y9_N0
\inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_avalon_reg|Equal0~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cmd_xbar_mux|src_data\(42),
	datad => \inst|cmd_xbar_mux|src_data\(41),
	combout => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_avalon_reg|Equal0~0_combout\);

-- Location: LCCOMB_X28_Y9_N2
\inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_avalon_reg|Equal0~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cmd_xbar_mux|src_data\(46),
	datab => \inst|cmd_xbar_mux|src_data\(45),
	datac => \inst|cmd_xbar_mux|src_data\(44),
	datad => \inst|cmd_xbar_mux|src_data\(43),
	combout => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_avalon_reg|Equal0~1_combout\);

-- Location: LCCOMB_X28_Y9_N12
\inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_avalon_reg|Equal0~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cmd_xbar_mux|src_data\(40),
	datab => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_avalon_reg|Equal0~0_combout\,
	datac => \inst|cmd_xbar_mux|src_data\(39),
	datad => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_avalon_reg|Equal0~1_combout\,
	combout => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_avalon_reg|Equal0~2_combout\);

-- Location: LCCOMB_X23_Y9_N28
\inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_avalon_reg|take_action_ocireg~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|cmd_xbar_mux|src_data\(38),
	datac => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_ocimem|comb~0_combout\,
	datad => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_avalon_reg|Equal0~2_combout\,
	combout => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_avalon_reg|take_action_ocireg~0_combout\);

-- Location: LCCOMB_X21_Y10_N22
\inst|nios2|E_src2_reg[1]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|nios2|E_src2[1]~1_combout\,
	combout => \inst|nios2|E_src2_reg[1]~feeder_combout\);

-- Location: FF_X21_Y10_N23
\inst|nios2|E_src2_reg[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|E_src2_reg[1]~feeder_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|nios2|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|E_src2_reg\(1));

-- Location: FF_X21_Y10_N13
\inst|nios2|M_st_data[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \inst|nios2|E_src2_reg\(1),
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \inst|nios2|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|M_st_data\(1));

-- Location: LCCOMB_X21_Y7_N4
\inst|nios2|A_st_data[1]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|nios2|M_st_data\(1),
	combout => \inst|nios2|A_st_data[1]~feeder_combout\);

-- Location: FF_X21_Y7_N5
\inst|nios2|A_st_data[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|A_st_data[1]~feeder_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|nios2|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|A_st_data\(1));

-- Location: LCCOMB_X21_Y7_N28
\inst|nios2|d_writedata[1]~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|A_mem_bypass_pending~combout\,
	datab => \inst|nios2|A_st_data\(1),
	datad => \inst|nios2|M_st_data\(1),
	combout => \inst|nios2|d_writedata[1]~2_combout\);

-- Location: LCCOMB_X22_Y7_N20
\inst|nios2|A_dc_wb_en\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|A_dc_wb_wr_starting~combout\,
	datab => \inst|nios2|av_wr_data_transfer~0_combout\,
	datac => \inst|nios2|A_dc_wb_rd_addr_starting~q\,
	datad => \inst|nios2|A_dc_wb_rd_data_starting~q\,
	combout => \inst|nios2|A_dc_wb_en~combout\);

-- Location: LCCOMB_X13_Y18_N6
\inst|nios2|D_br_taken_waddr_partial[0]~11\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|F_pc_plus_one[0]~0_combout\,
	datab => \inst|nios2|kernel_nios2_ic_data|the_altsyncram|auto_generated|q_b\(8),
	datad => VCC,
	combout => \inst|nios2|D_br_taken_waddr_partial[0]~11_combout\,
	cout => \inst|nios2|D_br_taken_waddr_partial[0]~12\);

-- Location: LCCOMB_X13_Y18_N8
\inst|nios2|D_br_taken_waddr_partial[1]~13\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|kernel_nios2_ic_data|the_altsyncram|auto_generated|q_b\(9),
	datab => \inst|nios2|F_pc_plus_one[1]~2_combout\,
	datad => VCC,
	cin => \inst|nios2|D_br_taken_waddr_partial[0]~12\,
	combout => \inst|nios2|D_br_taken_waddr_partial[1]~13_combout\,
	cout => \inst|nios2|D_br_taken_waddr_partial[1]~14\);

-- Location: FF_X13_Y18_N9
\inst|nios2|D_br_taken_waddr_partial[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|D_br_taken_waddr_partial[1]~13_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|nios2|F_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|D_br_taken_waddr_partial\(1));

-- Location: FF_X13_Y20_N11
\inst|nios2|D_pc_plus_one[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|F_pc_plus_one[1]~2_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|nios2|F_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|D_pc_plus_one\(1));

-- Location: LCCOMB_X14_Y20_N20
\inst|nios2|D_extra_pc[1]~23\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|D_bht_data\(1),
	datab => \inst|nios2|E_ctrl_br_cond_nxt~1_combout\,
	datac => \inst|nios2|D_br_taken_waddr_partial\(1),
	datad => \inst|nios2|D_pc_plus_one\(1),
	combout => \inst|nios2|D_extra_pc[1]~23_combout\);

-- Location: FF_X14_Y20_N21
\inst|nios2|E_extra_pc[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|D_extra_pc[1]~23_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|nios2|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|E_extra_pc\(1));

-- Location: LCCOMB_X21_Y18_N22
\inst|nios2|Add17|auto_generated|result_int[4]~8\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|Add17|auto_generated|_~7_combout\,
	datab => \inst|nios2|E_src1\(3),
	datad => VCC,
	cin => \inst|nios2|Add17|auto_generated|result_int[3]~7\,
	combout => \inst|nios2|Add17|auto_generated|result_int[4]~8_combout\,
	cout => \inst|nios2|Add17|auto_generated|result_int[4]~9\);

-- Location: LCCOMB_X23_Y18_N18
\inst|nios2|E_alu_result[3]~24\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|E_alu_result~0_combout\,
	datab => \inst|nios2|E_ctrl_retaddr~q\,
	datac => \inst|nios2|E_extra_pc\(1),
	datad => \inst|nios2|Add17|auto_generated|result_int[4]~8_combout\,
	combout => \inst|nios2|E_alu_result[3]~24_combout\);

-- Location: IOIBUF_X34_Y7_N8
\sdram_dq[5]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => sdram_dq(5),
	o => \sdram_dq[5]~input_o\);

-- Location: FF_X34_Y7_N10
\inst|sdram|za_data[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \sdram_dq[5]~input_o\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sdram|za_data\(5));

-- Location: LCCOMB_X28_Y13_N14
\inst|rsp_xbar_mux|src_data[21]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|rsp_xbar_mux|src_data\(21) = (\inst|nios2_jtag_debug_module_translator|av_readdata_pre\(21) & ((\inst|rsp_xbar_demux|src0_valid~combout\) # ((\inst|rsp_xbar_mux|src_payload~0_combout\ & \inst|sdram|za_data\(5))))) # 
-- (!\inst|nios2_jtag_debug_module_translator|av_readdata_pre\(21) & (\inst|rsp_xbar_mux|src_payload~0_combout\ & ((\inst|sdram|za_data\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_jtag_debug_module_translator|av_readdata_pre\(21),
	datab => \inst|rsp_xbar_mux|src_payload~0_combout\,
	datac => \inst|rsp_xbar_demux|src0_valid~combout\,
	datad => \inst|sdram|za_data\(5),
	combout => \inst|rsp_xbar_mux|src_data\(21));

-- Location: FF_X28_Y13_N15
\inst|nios2|i_readdata_d1[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|rsp_xbar_mux|src_data\(21),
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|i_readdata_d1\(21));

-- Location: M9K_X27_Y13_N0
\inst|nios2|kernel_nios2_ic_data|the_altsyncram|auto_generated|ram_block1a17\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "kernel:inst|kernel_nios2:nios2|kernel_nios2_ic_data_module:kernel_nios2_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 10,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 9,
	port_a_first_address => 0,
	port_a_first_bit_number => 17,
	port_a_last_address => 1023,
	port_a_logical_ram_depth => 1024,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 10,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 9,
	port_b_first_address => 0,
	port_b_first_bit_number => 17,
	port_b_last_address => 1023,
	port_b_logical_ram_depth => 1024,
	port_b_logical_ram_width => 32,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst|nios2|i_readdatavalid_d1~q\,
	portbre => \inst|nios2|F_stall~combout\,
	clk0 => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	clk1 => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \inst|nios2|i_readdatavalid_d1~q\,
	ena1 => \inst|nios2|kernel_nios2_ic_data|the_altsyncram|auto_generated|ram_block1a0~0_combout\,
	portadatain => \inst|nios2|kernel_nios2_ic_data|the_altsyncram|auto_generated|ram_block1a17_PORTADATAIN_bus\,
	portaaddr => \inst|nios2|kernel_nios2_ic_data|the_altsyncram|auto_generated|ram_block1a17_PORTAADDR_bus\,
	portbaddr => \inst|nios2|kernel_nios2_ic_data|the_altsyncram|auto_generated|ram_block1a17_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \inst|nios2|kernel_nios2_ic_data|the_altsyncram|auto_generated|ram_block1a17_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X12_Y17_N30
\inst|nios2|F_iw[19]~26\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst|nios2|kernel_nios2_ic_data|the_altsyncram|auto_generated|q_b\(19),
	datad => \inst|nios2|F_iw[16]~7_combout\,
	combout => \inst|nios2|F_iw[19]~26_combout\);

-- Location: FF_X12_Y17_N31
\inst|nios2|D_iw[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|F_iw[19]~26_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|nios2|F_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|D_iw\(19));

-- Location: LCCOMB_X12_Y17_N10
\inst|nios2|F_iw[24]~29\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst|nios2|kernel_nios2_ic_data|the_altsyncram|auto_generated|q_b\(24),
	datad => \inst|nios2|F_iw[16]~7_combout\,
	combout => \inst|nios2|F_iw[24]~29_combout\);

-- Location: FF_X12_Y17_N11
\inst|nios2|D_iw[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|F_iw[24]~29_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|nios2|F_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|D_iw\(24));

-- Location: LCCOMB_X12_Y17_N8
\inst|nios2|D_dst_regnum[2]~5\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110101011101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|D_dst_regnum[4]~2_combout\,
	datab => \inst|nios2|D_iw\(19),
	datac => \inst|nios2|D_ctrl_b_is_dst~q\,
	datad => \inst|nios2|D_iw\(24),
	combout => \inst|nios2|D_dst_regnum[2]~5_combout\);

-- Location: FF_X12_Y17_N9
\inst|nios2|E_dst_regnum[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|D_dst_regnum[2]~5_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|nios2|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|E_dst_regnum\(2));

-- Location: FF_X12_Y17_N27
\inst|nios2|M_dst_regnum[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \inst|nios2|E_dst_regnum\(2),
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \inst|nios2|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|M_dst_regnum\(2));

-- Location: FF_X12_Y17_N15
\inst|nios2|A_dst_regnum_from_M[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \inst|nios2|M_dst_regnum\(2),
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \inst|nios2|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|A_dst_regnum_from_M\(2));

-- Location: LCCOMB_X26_Y9_N0
\inst|nios2|the_kernel_nios2_nios2_oci|readdata[28]~24\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_ocimem|kernel_nios2_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a\(28),
	datab => \inst|cmd_xbar_mux|src_data\(46),
	datac => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_avalon_reg|oci_reg_readdata~0_combout\,
	combout => \inst|nios2|the_kernel_nios2_nios2_oci|readdata[28]~24_combout\);

-- Location: FF_X26_Y9_N1
\inst|nios2_jtag_debug_module_translator|av_readdata_pre[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|the_kernel_nios2_nios2_oci|readdata[28]~24_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_jtag_debug_module_translator|av_readdata_pre\(28));

-- Location: IOIBUF_X34_Y9_N15
\sdram_dq[12]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => sdram_dq(12),
	o => \sdram_dq[12]~input_o\);

-- Location: FF_X34_Y9_N17
\inst|sdram|za_data[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \sdram_dq[12]~input_o\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sdram|za_data\(12));

-- Location: LCCOMB_X26_Y11_N24
\inst|rsp_xbar_mux|src_data[28]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|rsp_xbar_mux|src_data\(28) = (\inst|rsp_xbar_demux|src0_valid~combout\ & ((\inst|nios2_jtag_debug_module_translator|av_readdata_pre\(28)) # ((\inst|rsp_xbar_mux|src_payload~0_combout\ & \inst|sdram|za_data\(12))))) # 
-- (!\inst|rsp_xbar_demux|src0_valid~combout\ & (((\inst|rsp_xbar_mux|src_payload~0_combout\ & \inst|sdram|za_data\(12)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|rsp_xbar_demux|src0_valid~combout\,
	datab => \inst|nios2_jtag_debug_module_translator|av_readdata_pre\(28),
	datac => \inst|rsp_xbar_mux|src_payload~0_combout\,
	datad => \inst|sdram|za_data\(12),
	combout => \inst|rsp_xbar_mux|src_data\(28));

-- Location: FF_X26_Y11_N25
\inst|nios2|i_readdata_d1[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|rsp_xbar_mux|src_data\(28),
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|i_readdata_d1\(28));

-- Location: LCCOMB_X12_Y10_N10
\inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_ocimem|MonAReg[7]~19\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_ocimem|MonAReg\(7),
	datad => VCC,
	cin => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_ocimem|MonAReg[6]~18\,
	combout => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_ocimem|MonAReg[7]~19_combout\,
	cout => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_ocimem|MonAReg[7]~20\);

-- Location: LCCOMB_X10_Y7_N6
\inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_sysclk|jdo[31]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_tck|sr\(31),
	combout => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_sysclk|jdo[31]~feeder_combout\);

-- Location: FF_X10_Y7_N7
\inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_sysclk|jdo[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_sysclk|jdo[31]~feeder_combout\,
	ena => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_sysclk|jdo\(31));

-- Location: FF_X12_Y10_N11
\inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_ocimem|MonAReg[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_ocimem|MonAReg[7]~19_combout\,
	asdata => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_sysclk|jdo\(31),
	sload => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_sysclk|take_action_ocimem_a~combout\,
	ena => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_sysclk|take_action_ocimem_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_ocimem|MonAReg\(7));

-- Location: LCCOMB_X12_Y10_N12
\inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_ocimem|MonAReg[8]~21\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_ocimem|MonAReg\(8),
	datad => VCC,
	cin => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_ocimem|MonAReg[7]~20\,
	combout => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_ocimem|MonAReg[8]~21_combout\,
	cout => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_ocimem|MonAReg[8]~22\);

-- Location: LCCOMB_X12_Y8_N28
\inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_oci_break|break_readreg~21\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	datab => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_sysclk|jdo\(31),
	datac => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_sysclk|jdo\(36),
	datad => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_sysclk|jdo\(37),
	combout => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_oci_break|break_readreg~21_combout\);

-- Location: FF_X12_Y8_N29
\inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_oci_break|break_readreg[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_oci_break|break_readreg~21_combout\,
	ena => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_oci_break|break_readreg\(31));

-- Location: LCCOMB_X10_Y8_N20
\inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_sysclk|take_action_ocimem_b\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_sysclk|ir\(1),
	datab => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_sysclk|enable_action_strobe~q\,
	datac => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_sysclk|ir\(0),
	datad => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_sysclk|jdo\(35),
	combout => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_sysclk|take_action_ocimem_b~combout\);

-- Location: LCCOMB_X16_Y8_N8
\inst|nios2|Equal276~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst|nios2|E_iw\(3),
	datad => \inst|nios2|E_iw\(4),
	combout => \inst|nios2|Equal276~0_combout\);

-- Location: LCCOMB_X17_Y11_N30
\inst|nios2|M_st_data[25]~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|E_src2_reg\(9),
	datab => \inst|nios2|E_src2_reg\(1),
	datad => \inst|nios2|Equal276~0_combout\,
	combout => \inst|nios2|M_st_data[25]~2_combout\);

-- Location: FF_X21_Y11_N5
\inst|nios2|M_st_data[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \inst|nios2|M_st_data[25]~2_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \inst|nios2|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|M_st_data\(9));

-- Location: LCCOMB_X19_Y7_N8
\inst|nios2|A_st_data[9]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|nios2|M_st_data\(9),
	combout => \inst|nios2|A_st_data[9]~feeder_combout\);

-- Location: FF_X19_Y7_N9
\inst|nios2|A_st_data[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|A_st_data[9]~feeder_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|nios2|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|A_st_data\(9));

-- Location: LCCOMB_X19_Y7_N28
\inst|nios2|d_writedata[9]~10\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|A_mem_bypass_pending~combout\,
	datab => \inst|nios2|A_st_data\(9),
	datad => \inst|nios2|M_st_data\(9),
	combout => \inst|nios2|d_writedata[9]~10_combout\);

-- Location: LCCOMB_X21_Y8_N4
\inst|nios2|A_dc_xfer_rd_addr_offset_nxt[0]~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|A_dc_want_fill~q\,
	datab => \inst|nios2|A_dc_xfer_rd_addr_starting~0_combout\,
	datac => \inst|nios2|A_dc_xfer_rd_addr_offset\(0),
	datad => \inst|nios2|A_dc_xfer_rd_addr_starting~1_combout\,
	combout => \inst|nios2|A_dc_xfer_rd_addr_offset_nxt[0]~2_combout\);

-- Location: FF_X21_Y8_N5
\inst|nios2|A_dc_xfer_rd_addr_offset[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|A_dc_xfer_rd_addr_offset_nxt[0]~2_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|A_dc_xfer_rd_addr_offset\(0));

-- Location: LCCOMB_X17_Y7_N28
\inst|nios2|A_dc_xfer_rd_data_offset[0]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|nios2|A_dc_xfer_rd_addr_offset\(0),
	combout => \inst|nios2|A_dc_xfer_rd_data_offset[0]~feeder_combout\);

-- Location: FF_X17_Y7_N29
\inst|nios2|A_dc_xfer_rd_data_offset[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|A_dc_xfer_rd_data_offset[0]~feeder_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|A_dc_xfer_rd_data_offset\(0));

-- Location: LCCOMB_X17_Y7_N0
\inst|nios2|A_dc_xfer_wr_offset[0]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|nios2|A_dc_xfer_rd_data_offset\(0),
	combout => \inst|nios2|A_dc_xfer_wr_offset[0]~feeder_combout\);

-- Location: FF_X17_Y7_N1
\inst|nios2|A_dc_xfer_wr_offset[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|A_dc_xfer_wr_offset[0]~feeder_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|A_dc_xfer_wr_offset\(0));

-- Location: LCCOMB_X18_Y9_N2
\inst|nios2|A_dc_xfer_rd_addr_offset_nxt[1]~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|A_dc_xfer_rd_addr_offset\(0),
	datac => \inst|nios2|A_dc_xfer_rd_addr_offset\(1),
	datad => \inst|nios2|A_dc_xfer_rd_addr_starting~2_combout\,
	combout => \inst|nios2|A_dc_xfer_rd_addr_offset_nxt[1]~1_combout\);

-- Location: FF_X18_Y9_N3
\inst|nios2|A_dc_xfer_rd_addr_offset[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|A_dc_xfer_rd_addr_offset_nxt[1]~1_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|A_dc_xfer_rd_addr_offset\(1));

-- Location: FF_X17_Y7_N7
\inst|nios2|A_dc_xfer_rd_data_offset[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \inst|nios2|A_dc_xfer_rd_addr_offset\(1),
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|A_dc_xfer_rd_data_offset\(1));

-- Location: LCCOMB_X17_Y7_N2
\inst|nios2|A_dc_xfer_wr_offset[1]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|nios2|A_dc_xfer_rd_data_offset\(1),
	combout => \inst|nios2|A_dc_xfer_wr_offset[1]~feeder_combout\);

-- Location: FF_X17_Y7_N3
\inst|nios2|A_dc_xfer_wr_offset[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|A_dc_xfer_wr_offset[1]~feeder_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|A_dc_xfer_wr_offset\(1));

-- Location: LCCOMB_X18_Y9_N16
\inst|nios2|A_dc_xfer_rd_addr_offset_nxt[2]~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|A_dc_xfer_rd_addr_offset\(0),
	datab => \inst|nios2|A_dc_xfer_rd_addr_offset\(1),
	datac => \inst|nios2|A_dc_xfer_rd_addr_offset\(2),
	datad => \inst|nios2|A_dc_xfer_rd_addr_starting~2_combout\,
	combout => \inst|nios2|A_dc_xfer_rd_addr_offset_nxt[2]~0_combout\);

-- Location: FF_X18_Y9_N17
\inst|nios2|A_dc_xfer_rd_addr_offset[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|A_dc_xfer_rd_addr_offset_nxt[2]~0_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|A_dc_xfer_rd_addr_offset\(2));

-- Location: LCCOMB_X17_Y12_N12
\inst|nios2|A_dc_xfer_rd_data_offset[2]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|nios2|A_dc_xfer_rd_addr_offset\(2),
	combout => \inst|nios2|A_dc_xfer_rd_data_offset[2]~feeder_combout\);

-- Location: FF_X17_Y12_N13
\inst|nios2|A_dc_xfer_rd_data_offset[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|A_dc_xfer_rd_data_offset[2]~feeder_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|A_dc_xfer_rd_data_offset\(2));

-- Location: LCCOMB_X17_Y12_N8
\inst|nios2|A_dc_xfer_wr_offset[2]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|nios2|A_dc_xfer_rd_data_offset\(2),
	combout => \inst|nios2|A_dc_xfer_wr_offset[2]~feeder_combout\);

-- Location: FF_X17_Y12_N9
\inst|nios2|A_dc_xfer_wr_offset[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|A_dc_xfer_wr_offset[2]~feeder_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|A_dc_xfer_wr_offset\(2));

-- Location: LCCOMB_X22_Y7_N8
\inst|nios2|A_dc_wb_rd_addr_offset_nxt[0]~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010100000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|A_dc_wb_rd_addr_starting~q\,
	datac => \inst|nios2|A_dc_wb_rd_addr_offset\(0),
	combout => \inst|nios2|A_dc_wb_rd_addr_offset_nxt[0]~0_combout\);

-- Location: FF_X22_Y7_N9
\inst|nios2|A_dc_wb_rd_addr_offset[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|A_dc_wb_rd_addr_offset_nxt[0]~0_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|nios2|A_dc_wb_en~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|A_dc_wb_rd_addr_offset\(0));

-- Location: LCCOMB_X22_Y7_N10
\inst|nios2|A_dc_wb_rd_addr_offset_nxt[1]~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001010000010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|A_dc_wb_rd_addr_starting~q\,
	datab => \inst|nios2|A_dc_wb_rd_addr_offset\(0),
	datac => \inst|nios2|A_dc_wb_rd_addr_offset\(1),
	combout => \inst|nios2|A_dc_wb_rd_addr_offset_nxt[1]~1_combout\);

-- Location: FF_X22_Y7_N11
\inst|nios2|A_dc_wb_rd_addr_offset[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|A_dc_wb_rd_addr_offset_nxt[1]~1_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|nios2|A_dc_wb_en~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|A_dc_wb_rd_addr_offset\(1));

-- Location: LCCOMB_X22_Y7_N4
\inst|nios2|A_dc_wb_rd_addr_offset_nxt[2]~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001010001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|A_dc_wb_rd_addr_starting~q\,
	datab => \inst|nios2|A_dc_wb_rd_addr_offset\(0),
	datac => \inst|nios2|A_dc_wb_rd_addr_offset\(2),
	datad => \inst|nios2|A_dc_wb_rd_addr_offset\(1),
	combout => \inst|nios2|A_dc_wb_rd_addr_offset_nxt[2]~2_combout\);

-- Location: FF_X22_Y7_N5
\inst|nios2|A_dc_wb_rd_addr_offset[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|A_dc_wb_rd_addr_offset_nxt[2]~2_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|nios2|A_dc_wb_en~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|A_dc_wb_rd_addr_offset\(2));

-- Location: LCCOMB_X25_Y9_N18
\inst|limiter_001|save_dest_id~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|limiter_001|save_dest_id~2_combout\ = (\inst|nios2|d_read~q\ & (!\inst|nios2|d_write~q\ & !\inst|limiter_001|suppress~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|d_read~q\,
	datab => \inst|nios2|d_write~q\,
	datad => \inst|limiter_001|suppress~2_combout\,
	combout => \inst|limiter_001|save_dest_id~2_combout\);

-- Location: FF_X29_Y10_N17
\inst|limiter_001|last_channel[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|addr_router_001|Equal2~2_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|limiter_001|save_dest_id~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|limiter_001|last_channel\(4));

-- Location: LCCOMB_X29_Y7_N20
\inst|limiter_001|suppress~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|limiter_001|suppress~0_combout\ = (!\inst|nios2|d_write~q\ & \inst|limiter_001|has_pending_responses~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|d_write~q\,
	datad => \inst|limiter_001|has_pending_responses~q\,
	combout => \inst|limiter_001|suppress~0_combout\);

-- Location: LCCOMB_X28_Y10_N24
\inst|pio_led_s1_translator|read_latency_shift_reg~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|pio_led_s1_translator|read_latency_shift_reg~0_combout\ = (\inst|cmd_xbar_demux_001|sink_ready~4_combout\ & (\inst|nios2|d_read~q\ & ((\inst|limiter_001|last_channel\(4)) # (!\inst|limiter_001|suppress~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cmd_xbar_demux_001|sink_ready~4_combout\,
	datab => \inst|limiter_001|last_channel\(4),
	datac => \inst|nios2|d_read~q\,
	datad => \inst|limiter_001|suppress~0_combout\,
	combout => \inst|pio_led_s1_translator|read_latency_shift_reg~0_combout\);

-- Location: LCCOMB_X29_Y12_N18
\inst|pio_led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|pio_led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~1_combout\ = (\inst|pio_led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & 
-- (((\inst|pio_led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0))))) # (!\inst|pio_led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & ((\inst|pio_led_s1_translator|read_latency_shift_reg~0_combout\) # 
-- ((\inst|pio_led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0) & !\inst|pio_led_s1_translator|read_latency_shift_reg\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|pio_led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	datab => \inst|pio_led_s1_translator|read_latency_shift_reg~0_combout\,
	datac => \inst|pio_led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0),
	datad => \inst|pio_led_s1_translator|read_latency_shift_reg\(0),
	combout => \inst|pio_led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~1_combout\);

-- Location: FF_X29_Y12_N19
\inst|pio_led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|pio_led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~1_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|pio_led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0));

-- Location: LCCOMB_X29_Y12_N8
\inst|pio_led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|pio_led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0_combout\ = (\inst|pio_led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0) & (!\inst|pio_led_s1_translator|read_latency_shift_reg\(0) & 
-- ((\inst|pio_led_s1_translator|read_latency_shift_reg~0_combout\) # (\inst|pio_led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1))))) # (!\inst|pio_led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0) & 
-- (((\inst|pio_led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|pio_led_s1_translator|read_latency_shift_reg\(0),
	datab => \inst|pio_led_s1_translator|read_latency_shift_reg~0_combout\,
	datac => \inst|pio_led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	datad => \inst|pio_led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0),
	combout => \inst|pio_led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0_combout\);

-- Location: FF_X29_Y12_N9
\inst|pio_led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|pio_led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|pio_led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1));

-- Location: LCCOMB_X29_Y12_N20
\inst|pio_led_s1_translator|read_latency_shift_reg~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|pio_led_s1_translator|read_latency_shift_reg~1_combout\ = (\inst|pio_led_s1_translator|read_latency_shift_reg~0_combout\ & !\inst|pio_led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst|pio_led_s1_translator|read_latency_shift_reg~0_combout\,
	datad => \inst|pio_led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	combout => \inst|pio_led_s1_translator|read_latency_shift_reg~1_combout\);

-- Location: FF_X29_Y12_N21
\inst|pio_led_s1_translator|read_latency_shift_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|pio_led_s1_translator|read_latency_shift_reg~1_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|pio_led_s1_translator|read_latency_shift_reg\(0));

-- Location: FF_X9_Y20_N19
\inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][66]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~35_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][66]~q\);

-- Location: LCCOMB_X9_Y20_N18
\inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~35_combout\ = (\inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(7) & (\inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][66]~q\)) # 
-- (!\inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(7) & ((\inst|cmd_xbar_mux_001|saved_grant\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(7),
	datac => \inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][66]~q\,
	datad => \inst|cmd_xbar_mux_001|saved_grant\(1),
	combout => \inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~35_combout\);

-- Location: LCCOMB_X9_Y20_N26
\inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][56]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][56]~feeder_combout\ = \inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~35_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~35_combout\,
	combout => \inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][56]~feeder_combout\);

-- Location: FF_X9_Y20_N27
\inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][56]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][56]~feeder_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|always6~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][56]~q\);

-- Location: LCCOMB_X10_Y20_N24
\inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~29_combout\ = (\inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(6) & ((\inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][56]~q\))) # 
-- (!\inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(6) & (\inst|cmd_xbar_mux_001|saved_grant\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|cmd_xbar_mux_001|saved_grant\(1),
	datac => \inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][56]~q\,
	datad => \inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(6),
	combout => \inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~29_combout\);

-- Location: FF_X10_Y20_N25
\inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][56]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~29_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|always5~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][56]~q\);

-- Location: LCCOMB_X10_Y20_N8
\inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~23_combout\ = (\inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(5) & ((\inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][56]~q\))) # 
-- (!\inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(5) & (\inst|cmd_xbar_mux_001|saved_grant\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(5),
	datab => \inst|cmd_xbar_mux_001|saved_grant\(1),
	datad => \inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][56]~q\,
	combout => \inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~23_combout\);

-- Location: FF_X10_Y20_N9
\inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][56]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~23_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|always4~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][56]~q\);

-- Location: LCCOMB_X10_Y19_N0
\inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~17_combout\ = (\inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(4) & ((\inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][56]~q\))) # 
-- (!\inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(4) & (\inst|cmd_xbar_mux_001|saved_grant\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(4),
	datac => \inst|cmd_xbar_mux_001|saved_grant\(1),
	datad => \inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][56]~q\,
	combout => \inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~17_combout\);

-- Location: FF_X10_Y19_N1
\inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][56]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~17_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|always3~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][56]~q\);

-- Location: LCCOMB_X10_Y19_N8
\inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~11_combout\ = (\inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(3) & ((\inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][56]~q\))) # 
-- (!\inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(3) & (\inst|cmd_xbar_mux_001|saved_grant\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(3),
	datac => \inst|cmd_xbar_mux_001|saved_grant\(1),
	datad => \inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][56]~q\,
	combout => \inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~11_combout\);

-- Location: FF_X10_Y19_N9
\inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][56]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~11_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|always2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][56]~q\);

-- Location: LCCOMB_X9_Y19_N0
\inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~5_combout\ = (\inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(2) & ((\inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][56]~q\))) # 
-- (!\inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(2) & (\inst|cmd_xbar_mux_001|saved_grant\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|cmd_xbar_mux_001|saved_grant\(1),
	datac => \inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][56]~q\,
	datad => \inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(2),
	combout => \inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~5_combout\);

-- Location: FF_X9_Y19_N1
\inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][56]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~5_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|always1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][56]~q\);

-- Location: LCCOMB_X9_Y19_N8
\inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout\ = (\inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & ((\inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][56]~q\))) # 
-- (!\inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & (\inst|cmd_xbar_mux_001|saved_grant\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|cmd_xbar_mux_001|saved_grant\(1),
	datac => \inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	datad => \inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][56]~q\,
	combout => \inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout\);

-- Location: FF_X9_Y19_N9
\inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][56]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|always0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][56]~q\);

-- Location: LCCOMB_X28_Y12_N24
\inst|rsp_xbar_demux_001|src1_valid~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|rsp_xbar_demux_001|src1_valid~0_combout\ = (\inst|sdram_s1_translator_avalon_universal_slave_0_agent|rp_valid~combout\ & (\inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][56]~q\ & 
-- ((\inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][83]~q\) # (\inst|sdram_s1_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][83]~q\,
	datab => \inst|sdram_s1_translator_avalon_universal_slave_0_agent|rp_valid~combout\,
	datac => \inst|sdram_s1_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[1]~0_combout\,
	datad => \inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][56]~q\,
	combout => \inst|rsp_xbar_demux_001|src1_valid~0_combout\);

-- Location: LCCOMB_X28_Y11_N8
\inst|rsp_xbar_mux_001|WideOr1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|rsp_xbar_mux_001|WideOr1~combout\ = (\inst|rsp_xbar_mux_001|WideOr1~0_combout\) # ((\inst|pio_led_s1_translator|read_latency_shift_reg\(0)) # (\inst|rsp_xbar_demux_001|src1_valid~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|rsp_xbar_mux_001|WideOr1~0_combout\,
	datab => \inst|pio_led_s1_translator|read_latency_shift_reg\(0),
	datac => \inst|rsp_xbar_demux_001|src1_valid~0_combout\,
	combout => \inst|rsp_xbar_mux_001|WideOr1~combout\);

-- Location: FF_X28_Y11_N9
\inst|nios2|d_readdatavalid_d1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|rsp_xbar_mux_001|WideOr1~combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|d_readdatavalid_d1~q\);

-- Location: FF_X13_Y12_N31
\inst|nios2|A_en_d1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|A_stall~0_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|A_en_d1~q\);

-- Location: LCCOMB_X17_Y8_N2
\inst|nios2|M_dc_valid_st_bypass_hit~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|nios2|M_dc_hit~10_combout\,
	datac => \inst|nios2|M_valid_from_E~q\,
	datad => \inst|nios2|M_ctrl_st_bypass~q\,
	combout => \inst|nios2|M_dc_valid_st_bypass_hit~0_combout\);

-- Location: FF_X17_Y8_N3
\inst|nios2|A_dc_valid_st_bypass_hit\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|M_dc_valid_st_bypass_hit~0_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|nios2|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|A_dc_valid_st_bypass_hit~q\);

-- Location: LCCOMB_X21_Y10_N8
\inst|nios2|A_dc_valid_st_bypass_hit_wr_en\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|nios2|A_en_d1~q\,
	datad => \inst|nios2|A_dc_valid_st_bypass_hit~q\,
	combout => \inst|nios2|A_dc_valid_st_bypass_hit_wr_en~combout\);

-- Location: LCCOMB_X16_Y8_N4
\inst|nios2|E_ctrl_st_bypass~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|E_iw\(1),
	datac => \inst|nios2|E_iw\(0),
	combout => \inst|nios2|E_ctrl_st_bypass~0_combout\);

-- Location: LCCOMB_X17_Y8_N16
\inst|nios2|E_ctrl_st_non_bypass~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|E_iw\(5),
	datab => \inst|nios2|Add17|auto_generated|result_int[32]~64_combout\,
	datac => \inst|nios2|E_ctrl_st_bypass~0_combout\,
	datad => \inst|nios2|E_iw\(2),
	combout => \inst|nios2|E_ctrl_st_non_bypass~0_combout\);

-- Location: FF_X17_Y8_N17
\inst|nios2|M_ctrl_st_non_bypass\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|E_ctrl_st_non_bypass~0_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|nios2|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|M_ctrl_st_non_bypass~q\);

-- Location: LCCOMB_X17_Y8_N30
\inst|nios2|dc_data_wr_port_en~4\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|M_sel_data_master~q\,
	datab => \inst|nios2|M_valid_from_E~q\,
	datac => \inst|nios2|A_stall~0_combout\,
	datad => \inst|nios2|M_ctrl_st_non_bypass~q\,
	combout => \inst|nios2|dc_data_wr_port_en~4_combout\);

-- Location: LCCOMB_X16_Y9_N4
\inst|nios2|dc_data_wr_port_en\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110111111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|A_dc_fill_active~q\,
	datab => \inst|nios2|d_readdatavalid_d1~q\,
	datac => \inst|nios2|A_dc_valid_st_bypass_hit_wr_en~combout\,
	datad => \inst|nios2|dc_data_wr_port_en~4_combout\,
	combout => \inst|nios2|dc_data_wr_port_en~combout\);

-- Location: LCCOMB_X18_Y11_N24
\inst|nios2|dc_data_wr_port_data[0]~6\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|A_en_d1~q\,
	datab => \inst|nios2|A_dc_valid_st_bypass_hit~q\,
	datac => \inst|nios2|M_st_data\(0),
	datad => \inst|nios2|A_st_data\(0),
	combout => \inst|nios2|dc_data_wr_port_data[0]~6_combout\);

-- Location: LCCOMB_X18_Y11_N26
\inst|nios2|dc_data_wr_port_data[0]~7\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|d_readdata_d1\(0),
	datab => \inst|nios2|dc_data_wr_port_data[0]~6_combout\,
	datad => \inst|nios2|A_dc_fill_active~q\,
	combout => \inst|nios2|dc_data_wr_port_data[0]~7_combout\);

-- Location: LCCOMB_X17_Y9_N28
\inst|nios2|dc_data_wr_port_addr[0]~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|M_alu_result\(2),
	datab => \inst|nios2|A_mem_baddr\(2),
	datac => \inst|nios2|A_en_d1~q\,
	datad => \inst|nios2|A_dc_valid_st_bypass_hit~q\,
	combout => \inst|nios2|dc_data_wr_port_addr[0]~0_combout\);

-- Location: LCCOMB_X16_Y9_N18
\inst|nios2|A_dc_fill_dp_offset_nxt[0]~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|A_dc_wb_active~q\,
	datab => \inst|nios2|A_dc_want_fill~q\,
	datac => \inst|nios2|A_dc_fill_dp_offset\(0),
	datad => \inst|nios2|A_dc_fill_has_started~q\,
	combout => \inst|nios2|A_dc_fill_dp_offset_nxt[0]~0_combout\);

-- Location: LCCOMB_X21_Y8_N26
\inst|nios2|A_dc_rd_data_cnt[2]~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|A_dc_wb_active~q\,
	datab => \inst|nios2|A_dc_want_fill~q\,
	datac => \inst|nios2|d_readdatavalid_d1~q\,
	datad => \inst|nios2|A_dc_fill_has_started~q\,
	combout => \inst|nios2|A_dc_rd_data_cnt[2]~0_combout\);

-- Location: FF_X16_Y9_N19
\inst|nios2|A_dc_fill_dp_offset[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|A_dc_fill_dp_offset_nxt[0]~0_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|nios2|A_dc_rd_data_cnt[2]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|A_dc_fill_dp_offset\(0));

-- Location: LCCOMB_X16_Y9_N22
\inst|nios2|dc_data_wr_port_addr[0]~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|A_dc_fill_active~q\,
	datab => \inst|nios2|dc_data_wr_port_addr[0]~0_combout\,
	datad => \inst|nios2|A_dc_fill_dp_offset\(0),
	combout => \inst|nios2|dc_data_wr_port_addr[0]~1_combout\);

-- Location: LCCOMB_X17_Y9_N30
\inst|nios2|A_dc_fill_dp_offset_nxt[1]~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010101010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|A_dc_fill_starting~0_combout\,
	datac => \inst|nios2|A_dc_fill_dp_offset\(1),
	datad => \inst|nios2|A_dc_fill_dp_offset\(0),
	combout => \inst|nios2|A_dc_fill_dp_offset_nxt[1]~1_combout\);

-- Location: FF_X17_Y9_N31
\inst|nios2|A_dc_fill_dp_offset[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|A_dc_fill_dp_offset_nxt[1]~1_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|nios2|A_dc_rd_data_cnt[2]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|A_dc_fill_dp_offset\(1));

-- Location: LCCOMB_X17_Y9_N0
\inst|nios2|dc_data_wr_port_addr[1]~3\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|dc_data_wr_port_addr[1]~2_combout\,
	datab => \inst|nios2|A_dc_fill_active~q\,
	datac => \inst|nios2|A_dc_fill_dp_offset\(1),
	combout => \inst|nios2|dc_data_wr_port_addr[1]~3_combout\);

-- Location: LCCOMB_X17_Y9_N26
\inst|nios2|dc_data_wr_port_addr[2]~4\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|A_mem_baddr\(4),
	datab => \inst|nios2|A_en_d1~q\,
	datac => \inst|nios2|M_alu_result\(4),
	datad => \inst|nios2|A_dc_valid_st_bypass_hit~q\,
	combout => \inst|nios2|dc_data_wr_port_addr[2]~4_combout\);

-- Location: LCCOMB_X17_Y9_N16
\inst|nios2|A_dc_fill_dp_offset_nxt[2]~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001010001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|A_dc_fill_starting~0_combout\,
	datab => \inst|nios2|A_dc_fill_dp_offset\(0),
	datac => \inst|nios2|A_dc_fill_dp_offset\(2),
	datad => \inst|nios2|A_dc_fill_dp_offset\(1),
	combout => \inst|nios2|A_dc_fill_dp_offset_nxt[2]~2_combout\);

-- Location: FF_X17_Y9_N17
\inst|nios2|A_dc_fill_dp_offset[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|A_dc_fill_dp_offset_nxt[2]~2_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|nios2|A_dc_rd_data_cnt[2]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|A_dc_fill_dp_offset\(2));

-- Location: LCCOMB_X17_Y9_N4
\inst|nios2|dc_data_wr_port_addr[2]~5\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|nios2|A_dc_fill_active~q\,
	datac => \inst|nios2|dc_data_wr_port_addr[2]~4_combout\,
	datad => \inst|nios2|A_dc_fill_dp_offset\(2),
	combout => \inst|nios2|dc_data_wr_port_addr[2]~5_combout\);

-- Location: FF_X22_Y18_N5
\inst|nios2|M_alu_result[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|E_alu_result\(5),
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|nios2|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|M_alu_result\(5));

-- Location: FF_X18_Y10_N21
\inst|nios2|A_mem_baddr[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \inst|nios2|M_alu_result\(5),
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \inst|nios2|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|A_mem_baddr\(5));

-- Location: LCCOMB_X16_Y9_N8
\inst|nios2|dc_data_wr_port_addr[3]~6\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|A_dc_fill_active~q\,
	datab => \inst|nios2|A_mem_baddr\(5),
	datac => \inst|nios2|A_dc_valid_st_bypass_hit_wr_en~combout\,
	datad => \inst|nios2|M_alu_result\(5),
	combout => \inst|nios2|dc_data_wr_port_addr[3]~6_combout\);

-- Location: LCCOMB_X16_Y9_N2
\inst|nios2|dc_data_wr_port_addr[4]~7\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|A_dc_valid_st_bypass_hit_wr_en~combout\,
	datab => \inst|nios2|A_mem_baddr\(6),
	datac => \inst|nios2|M_alu_result\(6),
	datad => \inst|nios2|A_dc_fill_active~q\,
	combout => \inst|nios2|dc_data_wr_port_addr[4]~7_combout\);

-- Location: LCCOMB_X19_Y10_N24
\inst|nios2|dc_data_wr_port_addr[5]~8\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|M_alu_result\(7),
	datab => \inst|nios2|A_dc_fill_active~q\,
	datac => \inst|nios2|A_mem_baddr\(7),
	datad => \inst|nios2|A_dc_valid_st_bypass_hit_wr_en~combout\,
	combout => \inst|nios2|dc_data_wr_port_addr[5]~8_combout\);

-- Location: LCCOMB_X19_Y10_N4
\inst|nios2|dc_data_wr_port_addr[6]~9\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|A_mem_baddr\(8),
	datab => \inst|nios2|A_dc_fill_active~q\,
	datac => \inst|nios2|M_alu_result\(8),
	datad => \inst|nios2|A_dc_valid_st_bypass_hit_wr_en~combout\,
	combout => \inst|nios2|dc_data_wr_port_addr[6]~9_combout\);

-- Location: FF_X18_Y10_N11
\inst|nios2|A_mem_baddr[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \inst|nios2|M_alu_result\(9),
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \inst|nios2|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|A_mem_baddr\(9));

-- Location: LCCOMB_X16_Y9_N12
\inst|nios2|dc_data_wr_port_addr[7]~10\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|A_dc_valid_st_bypass_hit_wr_en~combout\,
	datab => \inst|nios2|A_mem_baddr\(9),
	datac => \inst|nios2|M_alu_result\(9),
	datad => \inst|nios2|A_dc_fill_active~q\,
	combout => \inst|nios2|dc_data_wr_port_addr[7]~10_combout\);

-- Location: LCCOMB_X19_Y10_N22
\inst|nios2|dc_data_wr_port_addr[8]~11\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|A_mem_baddr\(10),
	datab => \inst|nios2|A_dc_fill_active~q\,
	datac => \inst|nios2|M_alu_result\(10),
	datad => \inst|nios2|A_dc_valid_st_bypass_hit_wr_en~combout\,
	combout => \inst|nios2|dc_data_wr_port_addr[8]~11_combout\);

-- Location: LCCOMB_X22_Y9_N26
\inst|nios2|E_mem_byte_en[0]~7\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110111001101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|Add17|auto_generated|result_int[2]~4_combout\,
	datab => \inst|nios2|E_iw\(4),
	datac => \inst|nios2|Add17|auto_generated|result_int[1]~2_combout\,
	datad => \inst|nios2|E_iw\(3),
	combout => \inst|nios2|E_mem_byte_en[0]~7_combout\);

-- Location: FF_X22_Y9_N27
\inst|nios2|M_mem_byte_en[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|E_mem_byte_en[0]~7_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|nios2|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|M_mem_byte_en\(0));

-- Location: FF_X22_Y9_N25
\inst|nios2|A_mem_byte_en[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \inst|nios2|M_mem_byte_en\(0),
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \inst|nios2|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|A_mem_byte_en\(0));

-- Location: LCCOMB_X22_Y9_N24
\inst|nios2|dc_data_wr_port_byte_en[0]~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|M_mem_byte_en\(0),
	datab => \inst|nios2|A_en_d1~q\,
	datac => \inst|nios2|A_mem_byte_en\(0),
	datad => \inst|nios2|A_dc_valid_st_bypass_hit~q\,
	combout => \inst|nios2|dc_data_wr_port_byte_en[0]~0_combout\);

-- Location: LCCOMB_X22_Y12_N4
\inst|nios2|M_ctrl_st_nxt~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|nios2|E_iw\(0),
	datac => \inst|nios2|E_iw\(1),
	datad => \inst|nios2|E_iw\(2),
	combout => \inst|nios2|M_ctrl_st_nxt~0_combout\);

-- Location: FF_X22_Y12_N5
\inst|nios2|M_ctrl_st\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|M_ctrl_st_nxt~0_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|nios2|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|M_ctrl_st~q\);

-- Location: FF_X21_Y21_N27
\inst|nios2|A_ctrl_st\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \inst|nios2|M_ctrl_st~q\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \inst|nios2|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|A_ctrl_st~q\);

-- Location: LCCOMB_X17_Y9_N10
\inst|nios2|A_dc_fill_byte_en~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000001001000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|A_dc_fill_dp_offset\(1),
	datab => \inst|nios2|A_dc_fill_dp_offset\(0),
	datac => \inst|nios2|A_mem_baddr\(2),
	datad => \inst|nios2|A_mem_baddr\(3),
	combout => \inst|nios2|A_dc_fill_byte_en~0_combout\);

-- Location: LCCOMB_X17_Y9_N18
\inst|nios2|A_dc_fill_byte_en~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|A_dc_fill_active~q\,
	datab => \inst|nios2|A_dc_fill_dp_offset\(2),
	datac => \inst|nios2|A_mem_baddr\(4),
	datad => \inst|nios2|A_dc_fill_byte_en~0_combout\,
	combout => \inst|nios2|A_dc_fill_byte_en~1_combout\);

-- Location: LCCOMB_X21_Y21_N26
\inst|nios2|A_dc_fill_byte_en~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst|nios2|A_ctrl_st~q\,
	datad => \inst|nios2|A_dc_fill_byte_en~1_combout\,
	combout => \inst|nios2|A_dc_fill_byte_en~2_combout\);

-- Location: LCCOMB_X22_Y9_N18
\inst|nios2|dc_data_wr_port_byte_en[0]~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101110011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|A_mem_byte_en\(0),
	datab => \inst|nios2|dc_data_wr_port_byte_en[0]~0_combout\,
	datac => \inst|nios2|A_dc_fill_active~q\,
	datad => \inst|nios2|A_dc_fill_byte_en~2_combout\,
	combout => \inst|nios2|dc_data_wr_port_byte_en[0]~1_combout\);

-- Location: LCCOMB_X18_Y9_N12
\inst|nios2|dc_data_rd_port_addr[0]~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|A_dc_xfer_rd_addr_active~q\,
	datab => \inst|nios2|M_alu_result\(2),
	datad => \inst|nios2|A_dc_xfer_rd_addr_offset\(0),
	combout => \inst|nios2|dc_data_rd_port_addr[0]~0_combout\);

-- Location: LCCOMB_X18_Y9_N22
\inst|nios2|dc_data_rd_port_addr[0]~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|Add17|auto_generated|result_int[3]~6_combout\,
	datab => \inst|nios2|A_stall~0_combout\,
	datac => \inst|nios2|dc_data_rd_port_addr[0]~0_combout\,
	combout => \inst|nios2|dc_data_rd_port_addr[0]~1_combout\);

-- Location: LCCOMB_X18_Y9_N8
\inst|nios2|dc_data_rd_port_addr[1]~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|A_dc_xfer_rd_addr_active~q\,
	datab => \inst|nios2|M_alu_result\(3),
	datad => \inst|nios2|A_dc_xfer_rd_addr_offset\(1),
	combout => \inst|nios2|dc_data_rd_port_addr[1]~2_combout\);

-- Location: LCCOMB_X18_Y9_N18
\inst|nios2|dc_data_rd_port_addr[1]~3\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|Add17|auto_generated|result_int[4]~8_combout\,
	datab => \inst|nios2|A_stall~0_combout\,
	datac => \inst|nios2|dc_data_rd_port_addr[1]~2_combout\,
	combout => \inst|nios2|dc_data_rd_port_addr[1]~3_combout\);

-- Location: LCCOMB_X18_Y9_N6
\inst|nios2|A_dc_xfer_rd_addr_active_nxt~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101111101010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|A_dc_xfer_rd_addr_done~q\,
	datac => \inst|nios2|A_dc_xfer_rd_addr_active~q\,
	datad => \inst|nios2|A_dc_xfer_rd_addr_starting~2_combout\,
	combout => \inst|nios2|A_dc_xfer_rd_addr_active_nxt~0_combout\);

-- Location: FF_X18_Y9_N7
\inst|nios2|A_dc_xfer_rd_addr_active\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|A_dc_xfer_rd_addr_active_nxt~0_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|A_dc_xfer_rd_addr_active~q\);

-- Location: LCCOMB_X18_Y9_N20
\inst|nios2|dc_data_rd_port_addr[2]~4\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|nios2|A_dc_xfer_rd_addr_offset\(2),
	datac => \inst|nios2|M_alu_result\(4),
	datad => \inst|nios2|A_dc_xfer_rd_addr_active~q\,
	combout => \inst|nios2|dc_data_rd_port_addr[2]~4_combout\);

-- Location: LCCOMB_X18_Y9_N30
\inst|nios2|dc_data_rd_port_addr[2]~5\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|Add17|auto_generated|result_int[5]~10_combout\,
	datab => \inst|nios2|dc_data_rd_port_addr[2]~4_combout\,
	datac => \inst|nios2|A_stall~0_combout\,
	combout => \inst|nios2|dc_data_rd_port_addr[2]~5_combout\);

-- Location: LCCOMB_X16_Y9_N0
\inst|nios2|dc_data_rd_port_addr[3]~7\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|dc_data_rd_port_addr[3]~6_combout\,
	datab => \inst|nios2|A_stall~0_combout\,
	datac => \inst|nios2|Add17|auto_generated|result_int[6]~12_combout\,
	combout => \inst|nios2|dc_data_rd_port_addr[3]~7_combout\);

-- Location: LCCOMB_X18_Y10_N0
\inst|nios2|dc_data_rd_port_addr[4]~8\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|nios2|A_mem_baddr\(6),
	datac => \inst|nios2|A_dc_xfer_rd_addr_active~q\,
	datad => \inst|nios2|M_alu_result\(6),
	combout => \inst|nios2|dc_data_rd_port_addr[4]~8_combout\);

-- Location: LCCOMB_X18_Y10_N18
\inst|nios2|dc_data_rd_port_addr[4]~9\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|A_stall~0_combout\,
	datab => \inst|nios2|Add17|auto_generated|result_int[7]~14_combout\,
	datad => \inst|nios2|dc_data_rd_port_addr[4]~8_combout\,
	combout => \inst|nios2|dc_data_rd_port_addr[4]~9_combout\);

-- Location: LCCOMB_X18_Y10_N28
\inst|nios2|dc_data_rd_port_addr[5]~10\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|M_alu_result\(7),
	datac => \inst|nios2|A_dc_xfer_rd_addr_active~q\,
	datad => \inst|nios2|A_mem_baddr\(7),
	combout => \inst|nios2|dc_data_rd_port_addr[5]~10_combout\);

-- Location: LCCOMB_X18_Y10_N30
\inst|nios2|dc_data_rd_port_addr[5]~11\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|A_stall~0_combout\,
	datab => \inst|nios2|Add17|auto_generated|result_int[8]~16_combout\,
	datad => \inst|nios2|dc_data_rd_port_addr[5]~10_combout\,
	combout => \inst|nios2|dc_data_rd_port_addr[5]~11_combout\);

-- Location: LCCOMB_X16_Y13_N18
\inst|nios2|dc_data_rd_port_addr[6]~12\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|A_dc_xfer_rd_addr_active~q\,
	datab => \inst|nios2|M_alu_result\(8),
	datac => \inst|nios2|A_mem_baddr\(8),
	combout => \inst|nios2|dc_data_rd_port_addr[6]~12_combout\);

-- Location: LCCOMB_X16_Y13_N20
\inst|nios2|dc_data_rd_port_addr[6]~13\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|nios2|A_stall~0_combout\,
	datac => \inst|nios2|Add17|auto_generated|result_int[9]~18_combout\,
	datad => \inst|nios2|dc_data_rd_port_addr[6]~12_combout\,
	combout => \inst|nios2|dc_data_rd_port_addr[6]~13_combout\);

-- Location: LCCOMB_X16_Y9_N10
\inst|nios2|dc_data_rd_port_addr[7]~14\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|A_dc_xfer_rd_addr_active~q\,
	datac => \inst|nios2|M_alu_result\(9),
	datad => \inst|nios2|A_mem_baddr\(9),
	combout => \inst|nios2|dc_data_rd_port_addr[7]~14_combout\);

-- Location: LCCOMB_X16_Y9_N20
\inst|nios2|dc_data_rd_port_addr[7]~15\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|Add17|auto_generated|result_int[10]~20_combout\,
	datac => \inst|nios2|A_stall~0_combout\,
	datad => \inst|nios2|dc_data_rd_port_addr[7]~14_combout\,
	combout => \inst|nios2|dc_data_rd_port_addr[7]~15_combout\);

-- Location: LCCOMB_X16_Y14_N12
\inst|nios2|dc_data_rd_port_addr[8]~16\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|A_mem_baddr\(10),
	datac => \inst|nios2|M_alu_result\(10),
	datad => \inst|nios2|A_dc_xfer_rd_addr_active~q\,
	combout => \inst|nios2|dc_data_rd_port_addr[8]~16_combout\);

-- Location: LCCOMB_X16_Y14_N30
\inst|nios2|dc_data_rd_port_addr[8]~17\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|Add17|auto_generated|result_int[11]~22_combout\,
	datab => \inst|nios2|A_stall~0_combout\,
	datad => \inst|nios2|dc_data_rd_port_addr[8]~16_combout\,
	combout => \inst|nios2|dc_data_rd_port_addr[8]~17_combout\);

-- Location: LCCOMB_X29_Y10_N0
\inst|addr_router_001|Equal3~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|addr_router_001|Equal3~0_combout\ = (\inst|addr_router_001|Equal2~1_combout\ & (\inst|addr_router_001|Equal2~0_combout\ & (\inst|nios2|d_address_offset_field\(2) & \inst|addr_router_001|Equal1~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|addr_router_001|Equal2~1_combout\,
	datab => \inst|addr_router_001|Equal2~0_combout\,
	datac => \inst|nios2|d_address_offset_field\(2),
	datad => \inst|addr_router_001|Equal1~4_combout\,
	combout => \inst|addr_router_001|Equal3~0_combout\);

-- Location: LCCOMB_X29_Y11_N26
\inst|sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0_combout\ = (\inst|sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0) & 
-- (!\inst|sysid_control_slave_translator|read_latency_shift_reg\(0) & ((\inst|sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1)) # (\inst|sysid_control_slave_translator|read_latency_shift_reg~1_combout\)))) # 
-- (!\inst|sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0) & (((\inst|sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111010001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|sysid_control_slave_translator|read_latency_shift_reg\(0),
	datab => \inst|sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0),
	datac => \inst|sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	datad => \inst|sysid_control_slave_translator|read_latency_shift_reg~1_combout\,
	combout => \inst|sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0_combout\);

-- Location: FF_X29_Y11_N27
\inst|sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1));

-- Location: LCCOMB_X29_Y11_N2
\inst|sysid_control_slave_translator|wait_latency_counter[1]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sysid_control_slave_translator|wait_latency_counter[1]~1_combout\ = (\inst|nios2|d_address_offset_field\(1) & (\inst|addr_router_001|Equal3~0_combout\ & !\inst|sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|d_address_offset_field\(1),
	datab => \inst|addr_router_001|Equal3~0_combout\,
	datac => \inst|sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	combout => \inst|sysid_control_slave_translator|wait_latency_counter[1]~1_combout\);

-- Location: LCCOMB_X29_Y11_N0
\inst|sysid_control_slave_translator|wait_latency_counter~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sysid_control_slave_translator|wait_latency_counter~3_combout\ = (\inst|sysid_control_slave_translator|wait_latency_counter[1]~2_combout\ & (\inst|sysid_control_slave_translator|av_waitrequest_generated~1_combout\ & 
-- (!\inst|sysid_control_slave_translator|wait_latency_counter\(0) & \inst|sysid_control_slave_translator|wait_latency_counter[1]~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|sysid_control_slave_translator|wait_latency_counter[1]~2_combout\,
	datab => \inst|sysid_control_slave_translator|av_waitrequest_generated~1_combout\,
	datac => \inst|sysid_control_slave_translator|wait_latency_counter\(0),
	datad => \inst|sysid_control_slave_translator|wait_latency_counter[1]~1_combout\,
	combout => \inst|sysid_control_slave_translator|wait_latency_counter~3_combout\);

-- Location: FF_X29_Y11_N1
\inst|sysid_control_slave_translator|wait_latency_counter[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|sysid_control_slave_translator|wait_latency_counter~3_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sysid_control_slave_translator|wait_latency_counter\(0));

-- Location: LCCOMB_X29_Y11_N18
\inst|sysid_control_slave_translator|Add0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sysid_control_slave_translator|Add0~0_combout\ = \inst|sysid_control_slave_translator|wait_latency_counter\(1) $ (\inst|sysid_control_slave_translator|wait_latency_counter\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst|sysid_control_slave_translator|wait_latency_counter\(1),
	datad => \inst|sysid_control_slave_translator|wait_latency_counter\(0),
	combout => \inst|sysid_control_slave_translator|Add0~0_combout\);

-- Location: LCCOMB_X29_Y11_N30
\inst|sysid_control_slave_translator|wait_latency_counter~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sysid_control_slave_translator|wait_latency_counter~4_combout\ = (\inst|sysid_control_slave_translator|wait_latency_counter[1]~2_combout\ & (\inst|sysid_control_slave_translator|Add0~0_combout\ & 
-- (\inst|sysid_control_slave_translator|av_waitrequest_generated~1_combout\ & \inst|sysid_control_slave_translator|wait_latency_counter[1]~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|sysid_control_slave_translator|wait_latency_counter[1]~2_combout\,
	datab => \inst|sysid_control_slave_translator|Add0~0_combout\,
	datac => \inst|sysid_control_slave_translator|av_waitrequest_generated~1_combout\,
	datad => \inst|sysid_control_slave_translator|wait_latency_counter[1]~1_combout\,
	combout => \inst|sysid_control_slave_translator|wait_latency_counter~4_combout\);

-- Location: FF_X29_Y11_N31
\inst|sysid_control_slave_translator|wait_latency_counter[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|sysid_control_slave_translator|wait_latency_counter~4_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sysid_control_slave_translator|wait_latency_counter\(1));

-- Location: LCCOMB_X29_Y11_N4
\inst|sysid_control_slave_translator|av_waitrequest_generated~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sysid_control_slave_translator|av_waitrequest_generated~1_combout\ = (\inst|sysid_control_slave_translator|wait_latency_counter\(1)) # (!\inst|sysid_control_slave_translator|av_waitrequest_generated~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|sysid_control_slave_translator|av_waitrequest_generated~0_combout\,
	datac => \inst|sysid_control_slave_translator|wait_latency_counter\(1),
	combout => \inst|sysid_control_slave_translator|av_waitrequest_generated~1_combout\);

-- Location: LCCOMB_X26_Y13_N12
\inst|addr_router_001|Equal2~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|addr_router_001|Equal2~1_combout\ = (!\inst|nios2|d_address_line_field\(0) & (!\inst|nios2|d_address_line_field\(3) & (!\inst|nios2|d_address_line_field\(2) & !\inst|nios2|d_address_line_field\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|d_address_line_field\(0),
	datab => \inst|nios2|d_address_line_field\(3),
	datac => \inst|nios2|d_address_line_field\(2),
	datad => \inst|nios2|d_address_line_field\(1),
	combout => \inst|addr_router_001|Equal2~1_combout\);

-- Location: LCCOMB_X29_Y10_N6
\inst|addr_router_001|Equal2~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|addr_router_001|Equal2~3_combout\ = (\inst|addr_router_001|Equal2~0_combout\ & \inst|addr_router_001|Equal2~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst|addr_router_001|Equal2~0_combout\,
	datad => \inst|addr_router_001|Equal2~1_combout\,
	combout => \inst|addr_router_001|Equal2~3_combout\);

-- Location: LCCOMB_X29_Y10_N26
\inst|sysid_control_slave_translator|wait_latency_counter[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sysid_control_slave_translator|wait_latency_counter[1]~0_combout\ = (\inst|nios2|d_address_offset_field\(1) & (\inst|addr_router_001|Equal1~4_combout\ & (\inst|nios2|d_address_offset_field\(2) & \inst|addr_router_001|Equal2~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|d_address_offset_field\(1),
	datab => \inst|addr_router_001|Equal1~4_combout\,
	datac => \inst|nios2|d_address_offset_field\(2),
	datad => \inst|addr_router_001|Equal2~3_combout\,
	combout => \inst|sysid_control_slave_translator|wait_latency_counter[1]~0_combout\);

-- Location: FF_X29_Y10_N27
\inst|limiter_001|last_channel[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|sysid_control_slave_translator|wait_latency_counter[1]~0_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|limiter_001|save_dest_id~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|limiter_001|last_channel\(2));

-- Location: LCCOMB_X29_Y7_N28
\inst|sysid_control_slave_translator|read_latency_shift_reg~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sysid_control_slave_translator|read_latency_shift_reg~0_combout\ = (\inst|nios2|d_read~q\ & ((\inst|nios2|d_write~q\) # ((\inst|limiter_001|last_channel\(2)) # (!\inst|limiter_001|has_pending_responses~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|d_write~q\,
	datab => \inst|limiter_001|has_pending_responses~q\,
	datac => \inst|nios2|d_read~q\,
	datad => \inst|limiter_001|last_channel\(2),
	combout => \inst|sysid_control_slave_translator|read_latency_shift_reg~0_combout\);

-- Location: LCCOMB_X29_Y10_N28
\inst|sysid_control_slave_translator|uav_waitrequest~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sysid_control_slave_translator|uav_waitrequest~0_combout\ = (\inst|jtag_uart_avalon_jtag_slave_translator|waitrequest_reset_override~q\ & (\inst|nios2|d_address_offset_field\(2) & \inst|nios2|d_address_offset_field\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|jtag_uart_avalon_jtag_slave_translator|waitrequest_reset_override~q\,
	datac => \inst|nios2|d_address_offset_field\(2),
	datad => \inst|nios2|d_address_offset_field\(1),
	combout => \inst|sysid_control_slave_translator|uav_waitrequest~0_combout\);

-- Location: LCCOMB_X29_Y10_N22
\inst|sysid_control_slave_translator|uav_waitrequest~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sysid_control_slave_translator|uav_waitrequest~1_combout\ = (\inst|addr_router_001|Equal2~1_combout\ & (\inst|addr_router_001|Equal1~4_combout\ & (\inst|addr_router_001|Equal2~0_combout\ & 
-- \inst|sysid_control_slave_translator|uav_waitrequest~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|addr_router_001|Equal2~1_combout\,
	datab => \inst|addr_router_001|Equal1~4_combout\,
	datac => \inst|addr_router_001|Equal2~0_combout\,
	datad => \inst|sysid_control_slave_translator|uav_waitrequest~0_combout\,
	combout => \inst|sysid_control_slave_translator|uav_waitrequest~1_combout\);

-- Location: LCCOMB_X29_Y11_N10
\inst|sysid_control_slave_translator|read_latency_shift_reg~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sysid_control_slave_translator|read_latency_shift_reg~2_combout\ = (!\inst|sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & (!\inst|sysid_control_slave_translator|av_waitrequest_generated~1_combout\ & 
-- (\inst|sysid_control_slave_translator|read_latency_shift_reg~0_combout\ & \inst|sysid_control_slave_translator|uav_waitrequest~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	datab => \inst|sysid_control_slave_translator|av_waitrequest_generated~1_combout\,
	datac => \inst|sysid_control_slave_translator|read_latency_shift_reg~0_combout\,
	datad => \inst|sysid_control_slave_translator|uav_waitrequest~1_combout\,
	combout => \inst|sysid_control_slave_translator|read_latency_shift_reg~2_combout\);

-- Location: FF_X29_Y11_N11
\inst|sysid_control_slave_translator|read_latency_shift_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|sysid_control_slave_translator|read_latency_shift_reg~2_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sysid_control_slave_translator|read_latency_shift_reg\(0));

-- Location: LCCOMB_X24_Y7_N2
\inst|jtag_uart|ien_AE~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|jtag_uart|ien_AE~feeder_combout\ = \inst|nios2|d_writedata\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|nios2|d_writedata\(1),
	combout => \inst|jtag_uart|ien_AE~feeder_combout\);

-- Location: LCCOMB_X29_Y9_N20
\inst|jtag_uart|ien_AF~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|jtag_uart|ien_AF~0_combout\ = (\inst|cmd_xbar_demux_001|sink_ready~5_combout\ & (\inst|nios2|d_address_offset_field\(0) & (\inst|nios2|d_write~q\ & !\inst|jtag_uart|av_waitrequest~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cmd_xbar_demux_001|sink_ready~5_combout\,
	datab => \inst|nios2|d_address_offset_field\(0),
	datac => \inst|nios2|d_write~q\,
	datad => \inst|jtag_uart|av_waitrequest~q\,
	combout => \inst|jtag_uart|ien_AF~0_combout\);

-- Location: FF_X24_Y7_N3
\inst|jtag_uart|ien_AE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|jtag_uart|ien_AE~feeder_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|jtag_uart|ien_AF~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|jtag_uart|ien_AE~q\);

-- Location: LCCOMB_X29_Y9_N26
\inst|cmd_xbar_demux_001|sink_ready~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cmd_xbar_demux_001|sink_ready~5_combout\ = (!\inst|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & (!\inst|nios2|d_address_offset_field\(1) & \inst|addr_router_001|Equal3~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	datac => \inst|nios2|d_address_offset_field\(1),
	datad => \inst|addr_router_001|Equal3~0_combout\,
	combout => \inst|cmd_xbar_demux_001|sink_ready~5_combout\);

-- Location: LCCOMB_X29_Y9_N30
\inst|jtag_uart|fifo_rd~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|jtag_uart|fifo_rd~0_combout\ = (\inst|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0_combout\ & (!\inst|jtag_uart|av_waitrequest~q\ & (\inst|cmd_xbar_demux_001|sink_ready~5_combout\ & 
-- !\inst|nios2|d_address_offset_field\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0_combout\,
	datab => \inst|jtag_uart|av_waitrequest~q\,
	datac => \inst|cmd_xbar_demux_001|sink_ready~5_combout\,
	datad => \inst|nios2|d_address_offset_field\(0),
	combout => \inst|jtag_uart|fifo_rd~0_combout\);

-- Location: FF_X29_Y9_N31
\inst|jtag_uart|read_0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|jtag_uart|fifo_rd~0_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|jtag_uart|read_0~q\);

-- Location: LCCOMB_X25_Y6_N20
\inst|jtag_uart|the_kernel_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|jtag_uart|the_kernel_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~combout\ = \inst|jtag_uart|the_kernel_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(0) $ (((VCC) # 
-- (!\inst|jtag_uart|wr_rfifo~combout\)))
-- \inst|jtag_uart|the_kernel_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT\ = CARRY(\inst|jtag_uart|the_kernel_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(0) $ 
-- (!\inst|jtag_uart|wr_rfifo~combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110011001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|jtag_uart|the_kernel_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(0),
	datab => \inst|jtag_uart|wr_rfifo~combout\,
	datad => VCC,
	combout => \inst|jtag_uart|the_kernel_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~combout\,
	cout => \inst|jtag_uart|the_kernel_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT\);

-- Location: LCCOMB_X25_Y6_N22
\inst|jtag_uart|the_kernel_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|jtag_uart|the_kernel_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~combout\ = (\inst|jtag_uart|the_kernel_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT\ & 
-- (\inst|jtag_uart|the_kernel_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(1) $ (((\inst|jtag_uart|wr_rfifo~combout\) # (VCC))))) # 
-- (!\inst|jtag_uart|the_kernel_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT\ & ((\inst|jtag_uart|the_kernel_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(1)) # 
-- ((GND))))
-- \inst|jtag_uart|the_kernel_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT\ = CARRY((\inst|jtag_uart|the_kernel_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(1) $ 
-- (\inst|jtag_uart|wr_rfifo~combout\)) # (!\inst|jtag_uart|the_kernel_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|jtag_uart|the_kernel_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(1),
	datab => \inst|jtag_uart|wr_rfifo~combout\,
	datad => VCC,
	cin => \inst|jtag_uart|the_kernel_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT\,
	combout => \inst|jtag_uart|the_kernel_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~combout\,
	cout => \inst|jtag_uart|the_kernel_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT\);

-- Location: LCCOMB_X25_Y6_N26
\inst|jtag_uart|the_kernel_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|jtag_uart|the_kernel_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~combout\ = (\inst|jtag_uart|the_kernel_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~COUT\ & 
-- (\inst|jtag_uart|the_kernel_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(3) $ (((\inst|jtag_uart|wr_rfifo~combout\) # (VCC))))) # 
-- (!\inst|jtag_uart|the_kernel_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~COUT\ & ((\inst|jtag_uart|the_kernel_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(3)) # 
-- ((GND))))
-- \inst|jtag_uart|the_kernel_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~COUT\ = CARRY((\inst|jtag_uart|the_kernel_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(3) $ 
-- (\inst|jtag_uart|wr_rfifo~combout\)) # (!\inst|jtag_uart|the_kernel_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~COUT\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|jtag_uart|the_kernel_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(3),
	datab => \inst|jtag_uart|wr_rfifo~combout\,
	datad => VCC,
	cin => \inst|jtag_uart|the_kernel_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~COUT\,
	combout => \inst|jtag_uart|the_kernel_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~combout\,
	cout => \inst|jtag_uart|the_kernel_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~COUT\);

-- Location: LCCOMB_X26_Y7_N20
\inst|jtag_uart|the_kernel_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|jtag_uart|the_kernel_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~4_combout\ = (\inst|jtag_uart|the_kernel_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q\ & (\inst|jtag_uart|fifo_rd~0_combout\ $ 
-- (((!\inst|jtag_uart|the_kernel_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~q\ & \inst|jtag_uart|kernel_jtag_uart_alt_jtag_atlantic|t_ena~reg0_q\))))) # 
-- (!\inst|jtag_uart|the_kernel_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q\ & (((!\inst|jtag_uart|the_kernel_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~q\ & 
-- \inst|jtag_uart|kernel_jtag_uart_alt_jtag_atlantic|t_ena~reg0_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000011110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|jtag_uart|the_kernel_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q\,
	datab => \inst|jtag_uart|fifo_rd~0_combout\,
	datac => \inst|jtag_uart|the_kernel_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~q\,
	datad => \inst|jtag_uart|kernel_jtag_uart_alt_jtag_atlantic|t_ena~reg0_q\,
	combout => \inst|jtag_uart|the_kernel_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~4_combout\);

-- Location: FF_X25_Y6_N27
\inst|jtag_uart|the_kernel_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|jtag_uart|the_kernel_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|jtag_uart|the_kernel_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|jtag_uart|the_kernel_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(3));

-- Location: LCCOMB_X25_Y6_N28
\inst|jtag_uart|the_kernel_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|jtag_uart|the_kernel_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~combout\ = (\inst|jtag_uart|the_kernel_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~COUT\ & 
-- (\inst|jtag_uart|the_kernel_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(4) & ((VCC)))) # (!\inst|jtag_uart|the_kernel_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~COUT\ 
-- & (\inst|jtag_uart|the_kernel_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(4) $ (((VCC) # (!\inst|jtag_uart|wr_rfifo~combout\)))))
-- \inst|jtag_uart|the_kernel_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~COUT\ = CARRY((!\inst|jtag_uart|the_kernel_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~COUT\ & 
-- (\inst|jtag_uart|the_kernel_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(4) $ (!\inst|jtag_uart|wr_rfifo~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|jtag_uart|the_kernel_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(4),
	datab => \inst|jtag_uart|wr_rfifo~combout\,
	datad => VCC,
	cin => \inst|jtag_uart|the_kernel_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~COUT\,
	combout => \inst|jtag_uart|the_kernel_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~combout\,
	cout => \inst|jtag_uart|the_kernel_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~COUT\);

-- Location: FF_X25_Y6_N29
\inst|jtag_uart|the_kernel_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|jtag_uart|the_kernel_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|jtag_uart|the_kernel_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|jtag_uart|the_kernel_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(4));

-- Location: LCCOMB_X26_Y7_N16
\inst|jtag_uart|the_kernel_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|jtag_uart|the_kernel_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~0_combout\ = (\inst|jtag_uart|the_kernel_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~q\) # 
-- ((!\inst|jtag_uart|the_kernel_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q\ & \inst|jtag_uart|kernel_jtag_uart_alt_jtag_atlantic|t_ena~reg0_q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010011110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|jtag_uart|the_kernel_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q\,
	datab => \inst|jtag_uart|kernel_jtag_uart_alt_jtag_atlantic|t_ena~reg0_q\,
	datac => \inst|jtag_uart|the_kernel_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~q\,
	combout => \inst|jtag_uart|the_kernel_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~0_combout\);

-- Location: LCCOMB_X26_Y7_N10
\inst|jtag_uart|the_kernel_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|jtag_uart|the_kernel_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~1_combout\ = (\inst|jtag_uart|the_kernel_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~0_combout\) # 
-- ((\inst|jtag_uart|the_kernel_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q\ & ((\inst|jtag_uart|the_kernel_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~3_combout\) # (!\inst|jtag_uart|fifo_rd~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|jtag_uart|the_kernel_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~3_combout\,
	datab => \inst|jtag_uart|fifo_rd~0_combout\,
	datac => \inst|jtag_uart|the_kernel_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q\,
	datad => \inst|jtag_uart|the_kernel_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~0_combout\,
	combout => \inst|jtag_uart|the_kernel_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~1_combout\);

-- Location: FF_X26_Y7_N11
\inst|jtag_uart|the_kernel_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|jtag_uart|the_kernel_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~1_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|jtag_uart|the_kernel_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q\);

-- Location: LCCOMB_X26_Y7_N28
\inst|jtag_uart|the_kernel_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|jtag_uart|the_kernel_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~0_combout\ = (\inst|jtag_uart|the_kernel_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(5) & 
-- (\inst|jtag_uart|the_kernel_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(3) & (\inst|jtag_uart|the_kernel_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(4) & 
-- \inst|jtag_uart|the_kernel_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|jtag_uart|the_kernel_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(5),
	datab => \inst|jtag_uart|the_kernel_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(3),
	datac => \inst|jtag_uart|the_kernel_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(4),
	datad => \inst|jtag_uart|the_kernel_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q\,
	combout => \inst|jtag_uart|the_kernel_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~0_combout\);

-- Location: LCCOMB_X26_Y7_N24
\inst|jtag_uart|fifo_rd~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|jtag_uart|fifo_rd~1_combout\ = (\inst|jtag_uart|fifo_rd~0_combout\ & \inst|jtag_uart|the_kernel_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|jtag_uart|fifo_rd~0_combout\,
	datad => \inst|jtag_uart|the_kernel_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q\,
	combout => \inst|jtag_uart|fifo_rd~1_combout\);

-- Location: LCCOMB_X26_Y7_N8
\inst|jtag_uart|the_kernel_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|jtag_uart|the_kernel_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~2_combout\ = (!\inst|jtag_uart|fifo_rd~1_combout\ & ((\inst|jtag_uart|the_kernel_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~q\) # 
-- ((\inst|jtag_uart|the_kernel_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~1_combout\ & \inst|jtag_uart|the_kernel_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|jtag_uart|the_kernel_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~1_combout\,
	datab => \inst|jtag_uart|the_kernel_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~0_combout\,
	datac => \inst|jtag_uart|the_kernel_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~q\,
	datad => \inst|jtag_uart|fifo_rd~1_combout\,
	combout => \inst|jtag_uart|the_kernel_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~2_combout\);

-- Location: FF_X26_Y7_N9
\inst|jtag_uart|the_kernel_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|jtag_uart|the_kernel_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~2_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|jtag_uart|the_kernel_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~q\);

-- Location: FF_X18_Y6_N15
\inst|jtag_uart|t_dav\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \inst|jtag_uart|the_kernel_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~q\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|jtag_uart|t_dav~q\);

-- Location: LCCOMB_X13_Y6_N10
\inst|jtag_uart|kernel_jtag_uart_alt_jtag_atlantic|tck_t_dav~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst|jtag_uart|t_dav~q\,
	combout => \inst|jtag_uart|kernel_jtag_uart_alt_jtag_atlantic|tck_t_dav~0_combout\);

-- Location: FF_X13_Y6_N11
\inst|jtag_uart|kernel_jtag_uart_alt_jtag_atlantic|tck_t_dav\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst|jtag_uart|kernel_jtag_uart_alt_jtag_atlantic|tck_t_dav~0_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|jtag_uart|kernel_jtag_uart_alt_jtag_atlantic|tck_t_dav~q\);

-- Location: LCCOMB_X17_Y6_N24
\inst|jtag_uart|kernel_jtag_uart_alt_jtag_atlantic|write_stalled~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001011110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|jtag_uart|kernel_jtag_uart_alt_jtag_atlantic|td_shift\(10),
	datab => \inst|jtag_uart|kernel_jtag_uart_alt_jtag_atlantic|tck_t_dav~q\,
	datac => \inst|jtag_uart|kernel_jtag_uart_alt_jtag_atlantic|write_stalled~q\,
	datad => \altera_internal_jtag~TDIUTAP\,
	combout => \inst|jtag_uart|kernel_jtag_uart_alt_jtag_atlantic|write_stalled~0_combout\);

-- Location: LCCOMB_X22_Y5_N0
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~4\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~10_combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg\(1),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~1_combout\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~0_combout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~4_combout\);

-- Location: LCCOMB_X22_Y5_N18
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~5\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001001100000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(6),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~4_combout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~1_combout\,
	datad => \altera_internal_jtag~TDIUTAP\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~5_combout\);

-- Location: FF_X22_Y5_N19
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~5_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0_q\);

-- Location: LCCOMB_X14_Y7_N2
\inst|jtag_uart|kernel_jtag_uart_alt_jtag_atlantic|jupdate~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~q\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0_q\,
	combout => \inst|jtag_uart|kernel_jtag_uart_alt_jtag_atlantic|jupdate~0_combout\);

-- Location: LCCOMB_X13_Y6_N16
\inst|jtag_uart|kernel_jtag_uart_alt_jtag_atlantic|count~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|jtag_uart|kernel_jtag_uart_alt_jtag_atlantic|count\(0),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	combout => \inst|jtag_uart|kernel_jtag_uart_alt_jtag_atlantic|count~2_combout\);

-- Location: LCCOMB_X14_Y7_N14
\inst|jtag_uart|kernel_jtag_uart_alt_jtag_atlantic|td_shift[0]~4\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0_q\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	combout => \inst|jtag_uart|kernel_jtag_uart_alt_jtag_atlantic|td_shift[0]~4_combout\);

-- Location: FF_X13_Y6_N17
\inst|jtag_uart|kernel_jtag_uart_alt_jtag_atlantic|count[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst|jtag_uart|kernel_jtag_uart_alt_jtag_atlantic|count~2_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	ena => \inst|jtag_uart|kernel_jtag_uart_alt_jtag_atlantic|td_shift[0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|jtag_uart|kernel_jtag_uart_alt_jtag_atlantic|count\(1));

-- Location: LCCOMB_X14_Y7_N26
\inst|jtag_uart|kernel_jtag_uart_alt_jtag_atlantic|write_stalled~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|jtag_uart|kernel_jtag_uart_alt_jtag_atlantic|state~q\,
	datab => \inst|jtag_uart|kernel_jtag_uart_alt_jtag_atlantic|jupdate~0_combout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	datad => \inst|jtag_uart|kernel_jtag_uart_alt_jtag_atlantic|count\(1),
	combout => \inst|jtag_uart|kernel_jtag_uart_alt_jtag_atlantic|write_stalled~1_combout\);

-- Location: FF_X17_Y6_N25
\inst|jtag_uart|kernel_jtag_uart_alt_jtag_atlantic|write_stalled\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst|jtag_uart|kernel_jtag_uart_alt_jtag_atlantic|write_stalled~0_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	ena => \inst|jtag_uart|kernel_jtag_uart_alt_jtag_atlantic|write_stalled~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|jtag_uart|kernel_jtag_uart_alt_jtag_atlantic|write_stalled~q\);

-- Location: LCCOMB_X16_Y6_N26
\inst|jtag_uart|kernel_jtag_uart_alt_jtag_atlantic|state~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \altera_internal_jtag~TDIUTAP\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	combout => \inst|jtag_uart|kernel_jtag_uart_alt_jtag_atlantic|state~0_combout\);

-- Location: FF_X16_Y6_N27
\inst|jtag_uart|kernel_jtag_uart_alt_jtag_atlantic|td_shift[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst|jtag_uart|kernel_jtag_uart_alt_jtag_atlantic|state~0_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	ena => \inst|jtag_uart|kernel_jtag_uart_alt_jtag_atlantic|td_shift[0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|jtag_uart|kernel_jtag_uart_alt_jtag_atlantic|td_shift\(10));

-- Location: FF_X17_Y6_N31
\inst|jtag_uart|kernel_jtag_uart_alt_jtag_atlantic|write_valid\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	asdata => \inst|jtag_uart|kernel_jtag_uart_alt_jtag_atlantic|td_shift\(10),
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	sload => VCC,
	ena => \inst|jtag_uart|kernel_jtag_uart_alt_jtag_atlantic|write_stalled~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|jtag_uart|kernel_jtag_uart_alt_jtag_atlantic|write_valid~q\);

-- Location: LCCOMB_X18_Y6_N14
\inst|jtag_uart|kernel_jtag_uart_alt_jtag_atlantic|t_ena~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|jtag_uart|kernel_jtag_uart_alt_jtag_atlantic|t_ena~reg0_q\,
	datab => \inst|jtag_uart|kernel_jtag_uart_alt_jtag_atlantic|write_stalled~q\,
	datac => \inst|jtag_uart|t_dav~q\,
	datad => \inst|jtag_uart|kernel_jtag_uart_alt_jtag_atlantic|write_valid~q\,
	combout => \inst|jtag_uart|kernel_jtag_uart_alt_jtag_atlantic|t_ena~2_combout\);

-- Location: FF_X18_Y6_N11
\inst|jtag_uart|kernel_jtag_uart_alt_jtag_atlantic|rst2\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \inst|jtag_uart_avalon_jtag_slave_translator|waitrequest_reset_override~q\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|jtag_uart|kernel_jtag_uart_alt_jtag_atlantic|rst2~q\);

-- Location: LCCOMB_X17_Y6_N26
\inst|jtag_uart|kernel_jtag_uart_alt_jtag_atlantic|write~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst|jtag_uart|kernel_jtag_uart_alt_jtag_atlantic|write~q\,
	combout => \inst|jtag_uart|kernel_jtag_uart_alt_jtag_atlantic|write~1_combout\);

-- Location: LCCOMB_X14_Y7_N6
\inst|jtag_uart|kernel_jtag_uart_alt_jtag_atlantic|state~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0_q\,
	combout => \inst|jtag_uart|kernel_jtag_uart_alt_jtag_atlantic|state~1_combout\);

-- Location: LCCOMB_X14_Y7_N30
\inst|jtag_uart|kernel_jtag_uart_alt_jtag_atlantic|state~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|jtag_uart|kernel_jtag_uart_alt_jtag_atlantic|state~0_combout\,
	datab => \inst|jtag_uart|kernel_jtag_uart_alt_jtag_atlantic|jupdate~0_combout\,
	datac => \inst|jtag_uart|kernel_jtag_uart_alt_jtag_atlantic|state~q\,
	datad => \inst|jtag_uart|kernel_jtag_uart_alt_jtag_atlantic|state~1_combout\,
	combout => \inst|jtag_uart|kernel_jtag_uart_alt_jtag_atlantic|state~2_combout\);

-- Location: FF_X14_Y7_N31
\inst|jtag_uart|kernel_jtag_uart_alt_jtag_atlantic|state\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst|jtag_uart|kernel_jtag_uart_alt_jtag_atlantic|state~2_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|jtag_uart|kernel_jtag_uart_alt_jtag_atlantic|state~q\);

-- Location: LCCOMB_X13_Y6_N14
\inst|jtag_uart|kernel_jtag_uart_alt_jtag_atlantic|count~10\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	datad => \inst|jtag_uart|kernel_jtag_uart_alt_jtag_atlantic|count\(1),
	combout => \inst|jtag_uart|kernel_jtag_uart_alt_jtag_atlantic|count~10_combout\);

-- Location: FF_X13_Y6_N15
\inst|jtag_uart|kernel_jtag_uart_alt_jtag_atlantic|count[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst|jtag_uart|kernel_jtag_uart_alt_jtag_atlantic|count~10_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	ena => \inst|jtag_uart|kernel_jtag_uart_alt_jtag_atlantic|td_shift[0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|jtag_uart|kernel_jtag_uart_alt_jtag_atlantic|count\(2));

-- Location: LCCOMB_X13_Y6_N4
\inst|jtag_uart|kernel_jtag_uart_alt_jtag_atlantic|count~9\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|jtag_uart|kernel_jtag_uart_alt_jtag_atlantic|count\(2),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	combout => \inst|jtag_uart|kernel_jtag_uart_alt_jtag_atlantic|count~9_combout\);

-- Location: FF_X13_Y6_N5
\inst|jtag_uart|kernel_jtag_uart_alt_jtag_atlantic|count[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst|jtag_uart|kernel_jtag_uart_alt_jtag_atlantic|count~9_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	ena => \inst|jtag_uart|kernel_jtag_uart_alt_jtag_atlantic|td_shift[0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|jtag_uart|kernel_jtag_uart_alt_jtag_atlantic|count\(3));

-- Location: LCCOMB_X13_Y6_N24
\inst|jtag_uart|kernel_jtag_uart_alt_jtag_atlantic|count~8\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|jtag_uart|kernel_jtag_uart_alt_jtag_atlantic|count\(3),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	combout => \inst|jtag_uart|kernel_jtag_uart_alt_jtag_atlantic|count~8_combout\);

-- Location: FF_X13_Y6_N25
\inst|jtag_uart|kernel_jtag_uart_alt_jtag_atlantic|count[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst|jtag_uart|kernel_jtag_uart_alt_jtag_atlantic|count~8_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	ena => \inst|jtag_uart|kernel_jtag_uart_alt_jtag_atlantic|td_shift[0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|jtag_uart|kernel_jtag_uart_alt_jtag_atlantic|count\(4));

-- Location: LCCOMB_X13_Y6_N6
\inst|jtag_uart|kernel_jtag_uart_alt_jtag_atlantic|count~7\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	datad => \inst|jtag_uart|kernel_jtag_uart_alt_jtag_atlantic|count\(4),
	combout => \inst|jtag_uart|kernel_jtag_uart_alt_jtag_atlantic|count~7_combout\);

-- Location: FF_X13_Y6_N7
\inst|jtag_uart|kernel_jtag_uart_alt_jtag_atlantic|count[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst|jtag_uart|kernel_jtag_uart_alt_jtag_atlantic|count~7_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	ena => \inst|jtag_uart|kernel_jtag_uart_alt_jtag_atlantic|td_shift[0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|jtag_uart|kernel_jtag_uart_alt_jtag_atlantic|count\(5));

-- Location: LCCOMB_X13_Y6_N12
\inst|jtag_uart|kernel_jtag_uart_alt_jtag_atlantic|count~6\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	datad => \inst|jtag_uart|kernel_jtag_uart_alt_jtag_atlantic|count\(5),
	combout => \inst|jtag_uart|kernel_jtag_uart_alt_jtag_atlantic|count~6_combout\);

-- Location: FF_X13_Y6_N13
\inst|jtag_uart|kernel_jtag_uart_alt_jtag_atlantic|count[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst|jtag_uart|kernel_jtag_uart_alt_jtag_atlantic|count~6_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	ena => \inst|jtag_uart|kernel_jtag_uart_alt_jtag_atlantic|td_shift[0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|jtag_uart|kernel_jtag_uart_alt_jtag_atlantic|count\(6));

-- Location: LCCOMB_X13_Y6_N2
\inst|jtag_uart|kernel_jtag_uart_alt_jtag_atlantic|count~5\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	datad => \inst|jtag_uart|kernel_jtag_uart_alt_jtag_atlantic|count\(6),
	combout => \inst|jtag_uart|kernel_jtag_uart_alt_jtag_atlantic|count~5_combout\);

-- Location: FF_X13_Y6_N3
\inst|jtag_uart|kernel_jtag_uart_alt_jtag_atlantic|count[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst|jtag_uart|kernel_jtag_uart_alt_jtag_atlantic|count~5_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	ena => \inst|jtag_uart|kernel_jtag_uart_alt_jtag_atlantic|td_shift[0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|jtag_uart|kernel_jtag_uart_alt_jtag_atlantic|count\(7));

-- Location: LCCOMB_X13_Y6_N18
\inst|jtag_uart|kernel_jtag_uart_alt_jtag_atlantic|count~3\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	datad => \inst|jtag_uart|kernel_jtag_uart_alt_jtag_atlantic|count\(7),
	combout => \inst|jtag_uart|kernel_jtag_uart_alt_jtag_atlantic|count~3_combout\);

-- Location: FF_X13_Y6_N19
\inst|jtag_uart|kernel_jtag_uart_alt_jtag_atlantic|count[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst|jtag_uart|kernel_jtag_uart_alt_jtag_atlantic|count~3_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	ena => \inst|jtag_uart|kernel_jtag_uart_alt_jtag_atlantic|td_shift[0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|jtag_uart|kernel_jtag_uart_alt_jtag_atlantic|count\(8));

-- Location: LCCOMB_X13_Y6_N26
\inst|jtag_uart|kernel_jtag_uart_alt_jtag_atlantic|write~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	datab => \inst|jtag_uart|kernel_jtag_uart_alt_jtag_atlantic|jupdate~0_combout\,
	datac => \inst|jtag_uart|kernel_jtag_uart_alt_jtag_atlantic|state~q\,
	datad => \inst|jtag_uart|kernel_jtag_uart_alt_jtag_atlantic|count\(8),
	combout => \inst|jtag_uart|kernel_jtag_uart_alt_jtag_atlantic|write~0_combout\);

-- Location: FF_X17_Y6_N27
\inst|jtag_uart|kernel_jtag_uart_alt_jtag_atlantic|write\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst|jtag_uart|kernel_jtag_uart_alt_jtag_atlantic|write~1_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	ena => \inst|jtag_uart|kernel_jtag_uart_alt_jtag_atlantic|write~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|jtag_uart|kernel_jtag_uart_alt_jtag_atlantic|write~q\);

-- Location: FF_X18_Y6_N17
\inst|jtag_uart|kernel_jtag_uart_alt_jtag_atlantic|write1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \inst|jtag_uart|kernel_jtag_uart_alt_jtag_atlantic|write~q\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|jtag_uart|kernel_jtag_uart_alt_jtag_atlantic|write1~q\);

-- Location: LCCOMB_X18_Y6_N2
\inst|jtag_uart|kernel_jtag_uart_alt_jtag_atlantic|t_ena~3\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|jtag_uart|kernel_jtag_uart_alt_jtag_atlantic|write2~q\,
	datab => \inst|jtag_uart|kernel_jtag_uart_alt_jtag_atlantic|t_ena~2_combout\,
	datac => \inst|jtag_uart|kernel_jtag_uart_alt_jtag_atlantic|rst2~q\,
	datad => \inst|jtag_uart|kernel_jtag_uart_alt_jtag_atlantic|write1~q\,
	combout => \inst|jtag_uart|kernel_jtag_uart_alt_jtag_atlantic|t_ena~3_combout\);

-- Location: FF_X18_Y6_N3
\inst|jtag_uart|kernel_jtag_uart_alt_jtag_atlantic|t_ena~reg0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|jtag_uart|kernel_jtag_uart_alt_jtag_atlantic|t_ena~3_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|jtag_uart|kernel_jtag_uart_alt_jtag_atlantic|t_ena~reg0_q\);

-- Location: LCCOMB_X26_Y7_N26
\inst|jtag_uart|wr_rfifo\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|jtag_uart|wr_rfifo~combout\ = (\inst|jtag_uart|kernel_jtag_uart_alt_jtag_atlantic|t_ena~reg0_q\ & !\inst|jtag_uart|the_kernel_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|jtag_uart|kernel_jtag_uart_alt_jtag_atlantic|t_ena~reg0_q\,
	datac => \inst|jtag_uart|the_kernel_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~q\,
	combout => \inst|jtag_uart|wr_rfifo~combout\);

-- Location: LCCOMB_X17_Y6_N10
\inst|jtag_uart|kernel_jtag_uart_alt_jtag_atlantic|wdata[0]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \altera_internal_jtag~TDIUTAP\,
	combout => \inst|jtag_uart|kernel_jtag_uart_alt_jtag_atlantic|wdata[0]~feeder_combout\);

-- Location: FF_X17_Y6_N11
\inst|jtag_uart|kernel_jtag_uart_alt_jtag_atlantic|wdata[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst|jtag_uart|kernel_jtag_uart_alt_jtag_atlantic|wdata[0]~feeder_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	ena => \inst|jtag_uart|kernel_jtag_uart_alt_jtag_atlantic|write_stalled~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|jtag_uart|kernel_jtag_uart_alt_jtag_atlantic|wdata\(0));

-- Location: LCCOMB_X16_Y5_N20
\inst|jtag_uart|the_kernel_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|jtag_uart|the_kernel_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~combout\ = \inst|jtag_uart|the_kernel_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0) $ (VCC)
-- \inst|jtag_uart|the_kernel_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT\ = CARRY(\inst|jtag_uart|the_kernel_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst|jtag_uart|the_kernel_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0),
	datad => VCC,
	combout => \inst|jtag_uart|the_kernel_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~combout\,
	cout => \inst|jtag_uart|the_kernel_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT\);

-- Location: FF_X16_Y5_N21
\inst|jtag_uart|the_kernel_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|jtag_uart|the_kernel_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|jtag_uart|wr_rfifo~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|jtag_uart|the_kernel_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0));

-- Location: LCCOMB_X16_Y5_N22
\inst|jtag_uart|the_kernel_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|jtag_uart|the_kernel_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~combout\ = (\inst|jtag_uart|the_kernel_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1) & 
-- (!\inst|jtag_uart|the_kernel_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT\)) # (!\inst|jtag_uart|the_kernel_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1) & 
-- ((\inst|jtag_uart|the_kernel_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT\) # (GND)))
-- \inst|jtag_uart|the_kernel_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT\ = CARRY((!\inst|jtag_uart|the_kernel_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT\) # 
-- (!\inst|jtag_uart|the_kernel_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|jtag_uart|the_kernel_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1),
	datad => VCC,
	cin => \inst|jtag_uart|the_kernel_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT\,
	combout => \inst|jtag_uart|the_kernel_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~combout\,
	cout => \inst|jtag_uart|the_kernel_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT\);

-- Location: FF_X16_Y5_N23
\inst|jtag_uart|the_kernel_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|jtag_uart|the_kernel_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|jtag_uart|wr_rfifo~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|jtag_uart|the_kernel_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1));

-- Location: LCCOMB_X16_Y5_N24
\inst|jtag_uart|the_kernel_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|jtag_uart|the_kernel_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~combout\ = (\inst|jtag_uart|the_kernel_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2) & 
-- (\inst|jtag_uart|the_kernel_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT\ $ (GND))) # (!\inst|jtag_uart|the_kernel_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2) & 
-- (!\inst|jtag_uart|the_kernel_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT\ & VCC))
-- \inst|jtag_uart|the_kernel_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT\ = CARRY((\inst|jtag_uart|the_kernel_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2) & 
-- !\inst|jtag_uart|the_kernel_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst|jtag_uart|the_kernel_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2),
	datad => VCC,
	cin => \inst|jtag_uart|the_kernel_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT\,
	combout => \inst|jtag_uart|the_kernel_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~combout\,
	cout => \inst|jtag_uart|the_kernel_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT\);

-- Location: FF_X16_Y5_N25
\inst|jtag_uart|the_kernel_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|jtag_uart|the_kernel_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|jtag_uart|wr_rfifo~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|jtag_uart|the_kernel_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2));

-- Location: LCCOMB_X16_Y5_N26
\inst|jtag_uart|the_kernel_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|jtag_uart|the_kernel_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~combout\ = (\inst|jtag_uart|the_kernel_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3) & 
-- (!\inst|jtag_uart|the_kernel_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT\)) # (!\inst|jtag_uart|the_kernel_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3) & 
-- ((\inst|jtag_uart|the_kernel_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT\) # (GND)))
-- \inst|jtag_uart|the_kernel_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT\ = CARRY((!\inst|jtag_uart|the_kernel_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT\) # 
-- (!\inst|jtag_uart|the_kernel_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|jtag_uart|the_kernel_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3),
	datad => VCC,
	cin => \inst|jtag_uart|the_kernel_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT\,
	combout => \inst|jtag_uart|the_kernel_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~combout\,
	cout => \inst|jtag_uart|the_kernel_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT\);

-- Location: FF_X16_Y5_N27
\inst|jtag_uart|the_kernel_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|jtag_uart|the_kernel_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|jtag_uart|wr_rfifo~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|jtag_uart|the_kernel_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3));

-- Location: LCCOMB_X16_Y5_N28
\inst|jtag_uart|the_kernel_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|jtag_uart|the_kernel_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~combout\ = (\inst|jtag_uart|the_kernel_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4) & 
-- (\inst|jtag_uart|the_kernel_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT\ $ (GND))) # (!\inst|jtag_uart|the_kernel_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4) & 
-- (!\inst|jtag_uart|the_kernel_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT\ & VCC))
-- \inst|jtag_uart|the_kernel_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT\ = CARRY((\inst|jtag_uart|the_kernel_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4) & 
-- !\inst|jtag_uart|the_kernel_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst|jtag_uart|the_kernel_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4),
	datad => VCC,
	cin => \inst|jtag_uart|the_kernel_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT\,
	combout => \inst|jtag_uart|the_kernel_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~combout\,
	cout => \inst|jtag_uart|the_kernel_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT\);

-- Location: FF_X16_Y5_N29
\inst|jtag_uart|the_kernel_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|jtag_uart|the_kernel_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|jtag_uart|wr_rfifo~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|jtag_uart|the_kernel_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4));

-- Location: LCCOMB_X16_Y5_N30
\inst|jtag_uart|the_kernel_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita5\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|jtag_uart|the_kernel_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~combout\ = \inst|jtag_uart|the_kernel_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(5) $ 
-- (\inst|jtag_uart|the_kernel_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|jtag_uart|the_kernel_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(5),
	cin => \inst|jtag_uart|the_kernel_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT\,
	combout => \inst|jtag_uart|the_kernel_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~combout\);

-- Location: FF_X16_Y5_N31
\inst|jtag_uart|the_kernel_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|jtag_uart|the_kernel_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|jtag_uart|wr_rfifo~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|jtag_uart|the_kernel_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(5));

-- Location: LCCOMB_X14_Y5_N0
\inst|jtag_uart|the_kernel_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|jtag_uart|the_kernel_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~combout\ = \inst|jtag_uart|the_kernel_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(0) $ (VCC)
-- \inst|jtag_uart|the_kernel_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT\ = CARRY(\inst|jtag_uart|the_kernel_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst|jtag_uart|the_kernel_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(0),
	datad => VCC,
	combout => \inst|jtag_uart|the_kernel_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~combout\,
	cout => \inst|jtag_uart|the_kernel_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT\);

-- Location: FF_X14_Y5_N1
\inst|jtag_uart|the_kernel_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|jtag_uart|the_kernel_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|jtag_uart|fifo_rd~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|jtag_uart|the_kernel_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(0));

-- Location: LCCOMB_X14_Y5_N2
\inst|jtag_uart|the_kernel_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|jtag_uart|the_kernel_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~combout\ = (\inst|jtag_uart|the_kernel_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(1) & 
-- (!\inst|jtag_uart|the_kernel_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT\)) # (!\inst|jtag_uart|the_kernel_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(1) & 
-- ((\inst|jtag_uart|the_kernel_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT\) # (GND)))
-- \inst|jtag_uart|the_kernel_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT\ = CARRY((!\inst|jtag_uart|the_kernel_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT\) # 
-- (!\inst|jtag_uart|the_kernel_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst|jtag_uart|the_kernel_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(1),
	datad => VCC,
	cin => \inst|jtag_uart|the_kernel_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT\,
	combout => \inst|jtag_uart|the_kernel_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~combout\,
	cout => \inst|jtag_uart|the_kernel_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT\);

-- Location: FF_X14_Y5_N3
\inst|jtag_uart|the_kernel_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|jtag_uart|the_kernel_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|jtag_uart|fifo_rd~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|jtag_uart|the_kernel_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(1));

-- Location: LCCOMB_X14_Y5_N4
\inst|jtag_uart|the_kernel_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|jtag_uart|the_kernel_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~combout\ = (\inst|jtag_uart|the_kernel_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(2) & 
-- (\inst|jtag_uart|the_kernel_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT\ $ (GND))) # (!\inst|jtag_uart|the_kernel_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(2) & 
-- (!\inst|jtag_uart|the_kernel_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT\ & VCC))
-- \inst|jtag_uart|the_kernel_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~COUT\ = CARRY((\inst|jtag_uart|the_kernel_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(2) & 
-- !\inst|jtag_uart|the_kernel_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst|jtag_uart|the_kernel_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(2),
	datad => VCC,
	cin => \inst|jtag_uart|the_kernel_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT\,
	combout => \inst|jtag_uart|the_kernel_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~combout\,
	cout => \inst|jtag_uart|the_kernel_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~COUT\);

-- Location: FF_X14_Y5_N5
\inst|jtag_uart|the_kernel_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|jtag_uart|the_kernel_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|jtag_uart|fifo_rd~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|jtag_uart|the_kernel_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(2));

-- Location: LCCOMB_X14_Y5_N6
\inst|jtag_uart|the_kernel_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|jtag_uart|the_kernel_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~combout\ = (\inst|jtag_uart|the_kernel_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(3) & 
-- (!\inst|jtag_uart|the_kernel_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~COUT\)) # (!\inst|jtag_uart|the_kernel_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(3) & 
-- ((\inst|jtag_uart|the_kernel_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~COUT\) # (GND)))
-- \inst|jtag_uart|the_kernel_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~COUT\ = CARRY((!\inst|jtag_uart|the_kernel_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~COUT\) # 
-- (!\inst|jtag_uart|the_kernel_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|jtag_uart|the_kernel_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(3),
	datad => VCC,
	cin => \inst|jtag_uart|the_kernel_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~COUT\,
	combout => \inst|jtag_uart|the_kernel_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~combout\,
	cout => \inst|jtag_uart|the_kernel_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~COUT\);

-- Location: FF_X14_Y5_N7
\inst|jtag_uart|the_kernel_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|jtag_uart|the_kernel_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|jtag_uart|fifo_rd~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|jtag_uart|the_kernel_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(3));

-- Location: LCCOMB_X14_Y5_N8
\inst|jtag_uart|the_kernel_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|jtag_uart|the_kernel_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~combout\ = (\inst|jtag_uart|the_kernel_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(4) & 
-- (\inst|jtag_uart|the_kernel_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~COUT\ $ (GND))) # (!\inst|jtag_uart|the_kernel_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(4) & 
-- (!\inst|jtag_uart|the_kernel_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~COUT\ & VCC))
-- \inst|jtag_uart|the_kernel_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~COUT\ = CARRY((\inst|jtag_uart|the_kernel_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(4) & 
-- !\inst|jtag_uart|the_kernel_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~COUT\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst|jtag_uart|the_kernel_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(4),
	datad => VCC,
	cin => \inst|jtag_uart|the_kernel_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~COUT\,
	combout => \inst|jtag_uart|the_kernel_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~combout\,
	cout => \inst|jtag_uart|the_kernel_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~COUT\);

-- Location: FF_X14_Y5_N9
\inst|jtag_uart|the_kernel_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|jtag_uart|the_kernel_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|jtag_uart|fifo_rd~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|jtag_uart|the_kernel_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(4));

-- Location: LCCOMB_X14_Y5_N10
\inst|jtag_uart|the_kernel_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|jtag_uart|the_kernel_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5~combout\ = \inst|jtag_uart|the_kernel_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~COUT\ $ 
-- (\inst|jtag_uart|the_kernel_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \inst|jtag_uart|the_kernel_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(5),
	cin => \inst|jtag_uart|the_kernel_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~COUT\,
	combout => \inst|jtag_uart|the_kernel_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5~combout\);

-- Location: FF_X14_Y5_N11
\inst|jtag_uart|the_kernel_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|jtag_uart|the_kernel_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5~combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|jtag_uart|fifo_rd~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|jtag_uart|the_kernel_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(5));

-- Location: LCCOMB_X13_Y6_N28
\inst|jtag_uart|kernel_jtag_uart_alt_jtag_atlantic|count[9]~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \altera_internal_jtag~TDIUTAP\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~q\,
	combout => \inst|jtag_uart|kernel_jtag_uart_alt_jtag_atlantic|count[9]~0_combout\);

-- Location: LCCOMB_X13_Y6_N20
\inst|jtag_uart|kernel_jtag_uart_alt_jtag_atlantic|count[9]~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010111110111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	datab => \inst|jtag_uart|kernel_jtag_uart_alt_jtag_atlantic|count[9]~0_combout\,
	datac => \inst|jtag_uart|kernel_jtag_uart_alt_jtag_atlantic|state~q\,
	datad => \inst|jtag_uart|kernel_jtag_uart_alt_jtag_atlantic|count\(8),
	combout => \inst|jtag_uart|kernel_jtag_uart_alt_jtag_atlantic|count[9]~1_combout\);

-- Location: FF_X13_Y6_N21
\inst|jtag_uart|kernel_jtag_uart_alt_jtag_atlantic|count[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst|jtag_uart|kernel_jtag_uart_alt_jtag_atlantic|count[9]~1_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	ena => \inst|jtag_uart|kernel_jtag_uart_alt_jtag_atlantic|td_shift[0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|jtag_uart|kernel_jtag_uart_alt_jtag_atlantic|count\(9));

-- Location: LCCOMB_X13_Y6_N8
\inst|jtag_uart|kernel_jtag_uart_alt_jtag_atlantic|user_saw_rvalid~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|jtag_uart|kernel_jtag_uart_alt_jtag_atlantic|count\(0),
	datab => \inst|jtag_uart|kernel_jtag_uart_alt_jtag_atlantic|state~q\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	datad => \inst|jtag_uart|kernel_jtag_uart_alt_jtag_atlantic|jupdate~0_combout\,
	combout => \inst|jtag_uart|kernel_jtag_uart_alt_jtag_atlantic|user_saw_rvalid~0_combout\);

-- Location: LCCOMB_X16_Y6_N16
\inst|jtag_uart|kernel_jtag_uart_alt_jtag_atlantic|td_shift~8\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|jtag_uart|kernel_jtag_uart_alt_jtag_atlantic|rdata\(7),
	datab => \inst|jtag_uart|kernel_jtag_uart_alt_jtag_atlantic|count\(9),
	datac => \inst|jtag_uart|kernel_jtag_uart_alt_jtag_atlantic|td_shift\(10),
	combout => \inst|jtag_uart|kernel_jtag_uart_alt_jtag_atlantic|td_shift~8_combout\);

-- Location: FF_X16_Y6_N17
\inst|jtag_uart|kernel_jtag_uart_alt_jtag_atlantic|td_shift[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst|jtag_uart|kernel_jtag_uart_alt_jtag_atlantic|td_shift~8_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	sclr => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_state\(4),
	ena => \inst|jtag_uart|kernel_jtag_uart_alt_jtag_atlantic|td_shift[0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|jtag_uart|kernel_jtag_uart_alt_jtag_atlantic|td_shift\(9));

-- Location: LCCOMB_X14_Y7_N16
\inst|jtag_uart|kernel_jtag_uart_alt_jtag_atlantic|td_shift~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100110001001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|jtag_uart|kernel_jtag_uart_alt_jtag_atlantic|user_saw_rvalid~q\,
	datab => \inst|jtag_uart|kernel_jtag_uart_alt_jtag_atlantic|count\(1),
	datac => \inst|jtag_uart|kernel_jtag_uart_alt_jtag_atlantic|td_shift\(9),
	combout => \inst|jtag_uart|kernel_jtag_uart_alt_jtag_atlantic|td_shift~1_combout\);

-- Location: LCCOMB_X14_Y7_N18
\inst|jtag_uart|kernel_jtag_uart_alt_jtag_atlantic|td_shift~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|jtag_uart|kernel_jtag_uart_alt_jtag_atlantic|state~q\,
	datab => \altera_internal_jtag~TDIUTAP\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~q\,
	datad => \inst|jtag_uart|kernel_jtag_uart_alt_jtag_atlantic|td_shift~1_combout\,
	combout => \inst|jtag_uart|kernel_jtag_uart_alt_jtag_atlantic|td_shift~2_combout\);

-- Location: LCCOMB_X17_Y6_N12
\inst|jtag_uart|kernel_jtag_uart_alt_jtag_atlantic|read~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst|jtag_uart|kernel_jtag_uart_alt_jtag_atlantic|read~q\,
	combout => \inst|jtag_uart|kernel_jtag_uart_alt_jtag_atlantic|read~0_combout\);

-- Location: FF_X17_Y6_N13
\inst|jtag_uart|kernel_jtag_uart_alt_jtag_atlantic|read\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst|jtag_uart|kernel_jtag_uart_alt_jtag_atlantic|read~0_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	ena => \inst|jtag_uart|kernel_jtag_uart_alt_jtag_atlantic|write_stalled~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|jtag_uart|kernel_jtag_uart_alt_jtag_atlantic|read~q\);

-- Location: LCCOMB_X18_Y6_N4
\inst|jtag_uart|kernel_jtag_uart_alt_jtag_atlantic|read1~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|jtag_uart|kernel_jtag_uart_alt_jtag_atlantic|read~q\,
	combout => \inst|jtag_uart|kernel_jtag_uart_alt_jtag_atlantic|read1~feeder_combout\);

-- Location: FF_X18_Y6_N5
\inst|jtag_uart|kernel_jtag_uart_alt_jtag_atlantic|read1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|jtag_uart|kernel_jtag_uart_alt_jtag_atlantic|read1~feeder_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|jtag_uart|kernel_jtag_uart_alt_jtag_atlantic|read1~q\);

-- Location: FF_X18_Y6_N31
\inst|jtag_uart|kernel_jtag_uart_alt_jtag_atlantic|read2\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \inst|jtag_uart|kernel_jtag_uart_alt_jtag_atlantic|read1~q\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|jtag_uart|kernel_jtag_uart_alt_jtag_atlantic|read2~q\);

-- Location: LCCOMB_X18_Y6_N30
\inst|jtag_uart|kernel_jtag_uart_alt_jtag_atlantic|rvalid0~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101011111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|jtag_uart|kernel_jtag_uart_alt_jtag_atlantic|read_req~q\,
	datab => \inst|jtag_uart|kernel_jtag_uart_alt_jtag_atlantic|read1~q\,
	datac => \inst|jtag_uart|kernel_jtag_uart_alt_jtag_atlantic|read2~q\,
	datad => \inst|jtag_uart|kernel_jtag_uart_alt_jtag_atlantic|user_saw_rvalid~q\,
	combout => \inst|jtag_uart|kernel_jtag_uart_alt_jtag_atlantic|rvalid0~1_combout\);

-- Location: FF_X18_Y6_N29
\inst|jtag_uart|kernel_jtag_uart_alt_jtag_atlantic|r_ena1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|jtag_uart|kernel_jtag_uart_alt_jtag_atlantic|rvalid0~0_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|jtag_uart|kernel_jtag_uart_alt_jtag_atlantic|r_ena1~q\);

-- Location: LCCOMB_X26_Y6_N2
\inst|jtag_uart|the_kernel_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|jtag_uart|the_kernel_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~combout\ = \inst|jtag_uart|the_kernel_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(0) $ (((VCC) # 
-- (!\inst|jtag_uart|fifo_wr~q\)))
-- \inst|jtag_uart|the_kernel_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT\ = CARRY(\inst|jtag_uart|fifo_wr~q\ $ 
-- (!\inst|jtag_uart|the_kernel_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001110011001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|jtag_uart|fifo_wr~q\,
	datab => \inst|jtag_uart|the_kernel_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(0),
	datad => VCC,
	combout => \inst|jtag_uart|the_kernel_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~combout\,
	cout => \inst|jtag_uart|the_kernel_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT\);

-- Location: LCCOMB_X26_Y6_N14
\inst|jtag_uart|the_kernel_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|_~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|jtag_uart|the_kernel_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|_~0_combout\ = \inst|jtag_uart|fifo_wr~q\ $ (\inst|jtag_uart|r_val~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst|jtag_uart|fifo_wr~q\,
	datad => \inst|jtag_uart|r_val~0_combout\,
	combout => \inst|jtag_uart|the_kernel_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|_~0_combout\);

-- Location: FF_X26_Y6_N3
\inst|jtag_uart|the_kernel_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|jtag_uart|the_kernel_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|jtag_uart|the_kernel_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|_~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|jtag_uart|the_kernel_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(0));

-- Location: LCCOMB_X26_Y6_N4
\inst|jtag_uart|the_kernel_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|jtag_uart|the_kernel_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~combout\ = (\inst|jtag_uart|the_kernel_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT\ & 
-- (\inst|jtag_uart|the_kernel_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(1) $ (((\inst|jtag_uart|fifo_wr~q\) # (VCC))))) # 
-- (!\inst|jtag_uart|the_kernel_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT\ & (((\inst|jtag_uart|the_kernel_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(1)) # 
-- (GND))))
-- \inst|jtag_uart|the_kernel_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT\ = CARRY((\inst|jtag_uart|fifo_wr~q\ $ 
-- (\inst|jtag_uart|the_kernel_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(1))) # (!\inst|jtag_uart|the_kernel_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110001101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|jtag_uart|fifo_wr~q\,
	datab => \inst|jtag_uart|the_kernel_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(1),
	datad => VCC,
	cin => \inst|jtag_uart|the_kernel_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT\,
	combout => \inst|jtag_uart|the_kernel_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~combout\,
	cout => \inst|jtag_uart|the_kernel_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT\);

-- Location: FF_X26_Y6_N5
\inst|jtag_uart|the_kernel_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|jtag_uart|the_kernel_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|jtag_uart|the_kernel_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|_~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|jtag_uart|the_kernel_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(1));

-- Location: LCCOMB_X26_Y6_N8
\inst|jtag_uart|the_kernel_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|jtag_uart|the_kernel_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~combout\ = (\inst|jtag_uart|the_kernel_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~COUT\ & 
-- (\inst|jtag_uart|the_kernel_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(3) $ (((\inst|jtag_uart|fifo_wr~q\) # (VCC))))) # 
-- (!\inst|jtag_uart|the_kernel_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~COUT\ & (((\inst|jtag_uart|the_kernel_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(3)) # 
-- (GND))))
-- \inst|jtag_uart|the_kernel_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~COUT\ = CARRY((\inst|jtag_uart|fifo_wr~q\ $ 
-- (\inst|jtag_uart|the_kernel_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(3))) # (!\inst|jtag_uart|the_kernel_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~COUT\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110001101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|jtag_uart|fifo_wr~q\,
	datab => \inst|jtag_uart|the_kernel_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(3),
	datad => VCC,
	cin => \inst|jtag_uart|the_kernel_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~COUT\,
	combout => \inst|jtag_uart|the_kernel_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~combout\,
	cout => \inst|jtag_uart|the_kernel_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~COUT\);

-- Location: FF_X26_Y6_N9
\inst|jtag_uart|the_kernel_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|jtag_uart|the_kernel_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|jtag_uart|the_kernel_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|_~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|jtag_uart|the_kernel_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(3));

-- Location: LCCOMB_X26_Y6_N28
\inst|jtag_uart|the_kernel_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|jtag_uart|the_kernel_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~1_combout\ = (\inst|jtag_uart|the_kernel_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(2) & 
-- (\inst|jtag_uart|the_kernel_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(3) & (\inst|jtag_uart|the_kernel_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(1) & 
-- \inst|jtag_uart|the_kernel_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|jtag_uart|the_kernel_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(2),
	datab => \inst|jtag_uart|the_kernel_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(3),
	datac => \inst|jtag_uart|the_kernel_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(1),
	datad => \inst|jtag_uart|the_kernel_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(0),
	combout => \inst|jtag_uart|the_kernel_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~1_combout\);

-- Location: LCCOMB_X26_Y6_N18
\inst|jtag_uart|the_kernel_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|jtag_uart|the_kernel_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~2_combout\ = (!\inst|jtag_uart|r_val~0_combout\ & ((\inst|jtag_uart|the_kernel_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~q\) # 
-- ((\inst|jtag_uart|the_kernel_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~0_combout\ & \inst|jtag_uart|the_kernel_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|jtag_uart|the_kernel_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~0_combout\,
	datab => \inst|jtag_uart|the_kernel_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~1_combout\,
	datac => \inst|jtag_uart|the_kernel_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~q\,
	datad => \inst|jtag_uart|r_val~0_combout\,
	combout => \inst|jtag_uart|the_kernel_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~2_combout\);

-- Location: FF_X26_Y6_N19
\inst|jtag_uart|the_kernel_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|jtag_uart|the_kernel_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~2_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|jtag_uart|the_kernel_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~q\);

-- Location: LCCOMB_X29_Y9_N2
\inst|jtag_uart|always2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|jtag_uart|always2~0_combout\ = (\inst|nios2|d_write~q\ & (!\inst|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & (\inst|addr_router_001|Equal3~1_combout\ & !\inst|jtag_uart|av_waitrequest~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|d_write~q\,
	datab => \inst|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	datac => \inst|addr_router_001|Equal3~1_combout\,
	datad => \inst|jtag_uart|av_waitrequest~q\,
	combout => \inst|jtag_uart|always2~0_combout\);

-- Location: LCCOMB_X29_Y9_N8
\inst|jtag_uart|fifo_wr~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|jtag_uart|fifo_wr~0_combout\ = (!\inst|nios2|d_address_offset_field\(0) & (!\inst|jtag_uart|the_kernel_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~q\ & \inst|jtag_uart|always2~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|nios2|d_address_offset_field\(0),
	datac => \inst|jtag_uart|the_kernel_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~q\,
	datad => \inst|jtag_uart|always2~0_combout\,
	combout => \inst|jtag_uart|fifo_wr~0_combout\);

-- Location: FF_X29_Y9_N9
\inst|jtag_uart|fifo_wr\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|jtag_uart|fifo_wr~0_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|jtag_uart|fifo_wr~q\);

-- Location: LCCOMB_X26_Y6_N0
\inst|jtag_uart|the_kernel_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|jtag_uart|the_kernel_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~2_combout\ = (\inst|jtag_uart|fifo_wr~q\) # ((\inst|jtag_uart|the_kernel_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~q\) # 
-- ((\inst|jtag_uart|the_kernel_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~1_combout\ & \inst|jtag_uart|the_kernel_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|jtag_uart|the_kernel_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~1_combout\,
	datab => \inst|jtag_uart|fifo_wr~q\,
	datac => \inst|jtag_uart|the_kernel_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q\,
	datad => \inst|jtag_uart|the_kernel_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~q\,
	combout => \inst|jtag_uart|the_kernel_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~2_combout\);

-- Location: FF_X26_Y6_N1
\inst|jtag_uart|the_kernel_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|jtag_uart|the_kernel_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~2_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|jtag_uart|the_kernel_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q\);

-- Location: LCCOMB_X18_Y6_N6
\inst|jtag_uart|r_val~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|jtag_uart|r_val~0_combout\ = (!\inst|jtag_uart|kernel_jtag_uart_alt_jtag_atlantic|rvalid0~q\ & (\inst|jtag_uart|the_kernel_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q\ & ((!\inst|jtag_uart|r_val~q\) # 
-- (!\inst|jtag_uart|kernel_jtag_uart_alt_jtag_atlantic|r_ena1~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|jtag_uart|kernel_jtag_uart_alt_jtag_atlantic|rvalid0~q\,
	datab => \inst|jtag_uart|kernel_jtag_uart_alt_jtag_atlantic|r_ena1~q\,
	datac => \inst|jtag_uart|r_val~q\,
	datad => \inst|jtag_uart|the_kernel_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q\,
	combout => \inst|jtag_uart|r_val~0_combout\);

-- Location: FF_X18_Y6_N7
\inst|jtag_uart|r_val\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|jtag_uart|r_val~0_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|jtag_uart|r_val~q\);

-- Location: LCCOMB_X18_Y6_N28
\inst|jtag_uart|kernel_jtag_uart_alt_jtag_atlantic|rvalid0~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010101010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|jtag_uart|kernel_jtag_uart_alt_jtag_atlantic|rvalid0~q\,
	datac => \inst|jtag_uart|kernel_jtag_uart_alt_jtag_atlantic|r_ena1~q\,
	datad => \inst|jtag_uart|r_val~q\,
	combout => \inst|jtag_uart|kernel_jtag_uart_alt_jtag_atlantic|rvalid0~0_combout\);

-- Location: LCCOMB_X18_Y6_N26
\inst|jtag_uart|kernel_jtag_uart_alt_jtag_atlantic|rvalid0~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|jtag_uart|kernel_jtag_uart_alt_jtag_atlantic|rst2~q\,
	datac => \inst|jtag_uart|kernel_jtag_uart_alt_jtag_atlantic|rvalid0~1_combout\,
	datad => \inst|jtag_uart|kernel_jtag_uart_alt_jtag_atlantic|rvalid0~0_combout\,
	combout => \inst|jtag_uart|kernel_jtag_uart_alt_jtag_atlantic|rvalid0~2_combout\);

-- Location: FF_X18_Y6_N27
\inst|jtag_uart|kernel_jtag_uart_alt_jtag_atlantic|rvalid0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|jtag_uart|kernel_jtag_uart_alt_jtag_atlantic|rvalid0~2_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|jtag_uart|kernel_jtag_uart_alt_jtag_atlantic|rvalid0~q\);

-- Location: FF_X18_Y6_N21
\inst|jtag_uart|kernel_jtag_uart_alt_jtag_atlantic|rvalid\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \inst|jtag_uart|kernel_jtag_uart_alt_jtag_atlantic|rvalid0~q\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|jtag_uart|kernel_jtag_uart_alt_jtag_atlantic|rvalid~q\);

-- Location: LCCOMB_X16_Y6_N0
\inst|jtag_uart|kernel_jtag_uart_alt_jtag_atlantic|td_shift~5\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|jtag_uart|kernel_jtag_uart_alt_jtag_atlantic|td_shift\(2),
	datab => \inst|jtag_uart|kernel_jtag_uart_alt_jtag_atlantic|count\(9),
	datac => \inst|jtag_uart|kernel_jtag_uart_alt_jtag_atlantic|write_stalled~q\,
	combout => \inst|jtag_uart|kernel_jtag_uart_alt_jtag_atlantic|td_shift~5_combout\);

-- Location: LCCOMB_X16_Y6_N28
\inst|jtag_uart|kernel_jtag_uart_alt_jtag_atlantic|td_shift~7\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|jtag_uart|kernel_jtag_uart_alt_jtag_atlantic|td_shift~6_combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	datac => \inst|jtag_uart|kernel_jtag_uart_alt_jtag_atlantic|td_shift~5_combout\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~q\,
	combout => \inst|jtag_uart|kernel_jtag_uart_alt_jtag_atlantic|td_shift~7_combout\);

-- Location: FF_X16_Y6_N29
\inst|jtag_uart|kernel_jtag_uart_alt_jtag_atlantic|td_shift[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst|jtag_uart|kernel_jtag_uart_alt_jtag_atlantic|td_shift~7_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	ena => \inst|jtag_uart|kernel_jtag_uart_alt_jtag_atlantic|td_shift[0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|jtag_uart|kernel_jtag_uart_alt_jtag_atlantic|td_shift\(1));

-- Location: LCCOMB_X18_Y6_N20
\inst|jtag_uart|kernel_jtag_uart_alt_jtag_atlantic|td_shift~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|jtag_uart|kernel_jtag_uart_alt_jtag_atlantic|count\(9),
	datac => \inst|jtag_uart|kernel_jtag_uart_alt_jtag_atlantic|rvalid~q\,
	datad => \inst|jtag_uart|kernel_jtag_uart_alt_jtag_atlantic|td_shift\(1),
	combout => \inst|jtag_uart|kernel_jtag_uart_alt_jtag_atlantic|td_shift~0_combout\);

-- Location: LCCOMB_X13_Y6_N0
\inst|jtag_uart|kernel_jtag_uart_alt_jtag_atlantic|td_shift~3\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111110001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|jtag_uart|kernel_jtag_uart_alt_jtag_atlantic|tck_t_dav~q\,
	datab => \inst|jtag_uart|kernel_jtag_uart_alt_jtag_atlantic|td_shift~2_combout\,
	datac => \inst|jtag_uart|kernel_jtag_uart_alt_jtag_atlantic|state~q\,
	datad => \inst|jtag_uart|kernel_jtag_uart_alt_jtag_atlantic|td_shift~0_combout\,
	combout => \inst|jtag_uart|kernel_jtag_uart_alt_jtag_atlantic|td_shift~3_combout\);

-- Location: FF_X13_Y6_N1
\inst|jtag_uart|kernel_jtag_uart_alt_jtag_atlantic|td_shift[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst|jtag_uart|kernel_jtag_uart_alt_jtag_atlantic|td_shift~3_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	sclr => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_state\(4),
	ena => \inst|jtag_uart|kernel_jtag_uart_alt_jtag_atlantic|td_shift[0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|jtag_uart|kernel_jtag_uart_alt_jtag_atlantic|td_shift\(0));

-- Location: LCCOMB_X13_Y6_N30
\inst|jtag_uart|kernel_jtag_uart_alt_jtag_atlantic|user_saw_rvalid~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|jtag_uart|kernel_jtag_uart_alt_jtag_atlantic|user_saw_rvalid~0_combout\,
	datac => \inst|jtag_uart|kernel_jtag_uart_alt_jtag_atlantic|user_saw_rvalid~q\,
	datad => \inst|jtag_uart|kernel_jtag_uart_alt_jtag_atlantic|td_shift\(0),
	combout => \inst|jtag_uart|kernel_jtag_uart_alt_jtag_atlantic|user_saw_rvalid~1_combout\);

-- Location: FF_X13_Y6_N31
\inst|jtag_uart|kernel_jtag_uart_alt_jtag_atlantic|user_saw_rvalid\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst|jtag_uart|kernel_jtag_uart_alt_jtag_atlantic|user_saw_rvalid~1_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|jtag_uart|kernel_jtag_uart_alt_jtag_atlantic|user_saw_rvalid~q\);

-- Location: LCCOMB_X14_Y7_N10
\inst|jtag_uart|kernel_jtag_uart_alt_jtag_atlantic|td_shift~6\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111100111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|jtag_uart|kernel_jtag_uart_alt_jtag_atlantic|td_shift\(9),
	datab => \inst|jtag_uart|kernel_jtag_uart_alt_jtag_atlantic|count\(1),
	datac => \inst|jtag_uart|kernel_jtag_uart_alt_jtag_atlantic|state~q\,
	datad => \inst|jtag_uart|kernel_jtag_uart_alt_jtag_atlantic|user_saw_rvalid~q\,
	combout => \inst|jtag_uart|kernel_jtag_uart_alt_jtag_atlantic|td_shift~6_combout\);

-- Location: LCCOMB_X16_Y6_N6
\inst|jtag_uart|kernel_jtag_uart_alt_jtag_atlantic|td_shift~18\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|jtag_uart|kernel_jtag_uart_alt_jtag_atlantic|td_shift~17_combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~q\,
	datac => \inst|jtag_uart|kernel_jtag_uart_alt_jtag_atlantic|td_shift~6_combout\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	combout => \inst|jtag_uart|kernel_jtag_uart_alt_jtag_atlantic|td_shift~18_combout\);

-- Location: FF_X16_Y6_N7
\inst|jtag_uart|kernel_jtag_uart_alt_jtag_atlantic|td_shift[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst|jtag_uart|kernel_jtag_uart_alt_jtag_atlantic|td_shift~18_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	ena => \inst|jtag_uart|kernel_jtag_uart_alt_jtag_atlantic|td_shift[0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|jtag_uart|kernel_jtag_uart_alt_jtag_atlantic|td_shift\(6));

-- Location: LCCOMB_X16_Y6_N24
\inst|jtag_uart|kernel_jtag_uart_alt_jtag_atlantic|td_shift~15\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|jtag_uart|kernel_jtag_uart_alt_jtag_atlantic|rdata\(3),
	datab => \inst|jtag_uart|kernel_jtag_uart_alt_jtag_atlantic|count\(9),
	datad => \inst|jtag_uart|kernel_jtag_uart_alt_jtag_atlantic|td_shift\(6),
	combout => \inst|jtag_uart|kernel_jtag_uart_alt_jtag_atlantic|td_shift~15_combout\);

-- Location: LCCOMB_X16_Y6_N20
\inst|jtag_uart|kernel_jtag_uart_alt_jtag_atlantic|td_shift~16\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|jtag_uart|kernel_jtag_uart_alt_jtag_atlantic|td_shift~6_combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	datac => \inst|jtag_uart|kernel_jtag_uart_alt_jtag_atlantic|td_shift~15_combout\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~q\,
	combout => \inst|jtag_uart|kernel_jtag_uart_alt_jtag_atlantic|td_shift~16_combout\);

-- Location: FF_X16_Y6_N21
\inst|jtag_uart|kernel_jtag_uart_alt_jtag_atlantic|td_shift[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst|jtag_uart|kernel_jtag_uart_alt_jtag_atlantic|td_shift~16_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	ena => \inst|jtag_uart|kernel_jtag_uart_alt_jtag_atlantic|td_shift[0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|jtag_uart|kernel_jtag_uart_alt_jtag_atlantic|td_shift\(5));

-- Location: LCCOMB_X17_Y6_N0
\inst|jtag_uart|kernel_jtag_uart_alt_jtag_atlantic|wdata[1]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|jtag_uart|kernel_jtag_uart_alt_jtag_atlantic|td_shift\(5),
	combout => \inst|jtag_uart|kernel_jtag_uart_alt_jtag_atlantic|wdata[1]~feeder_combout\);

-- Location: FF_X17_Y6_N1
\inst|jtag_uart|kernel_jtag_uart_alt_jtag_atlantic|wdata[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst|jtag_uart|kernel_jtag_uart_alt_jtag_atlantic|wdata[1]~feeder_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	ena => \inst|jtag_uart|kernel_jtag_uart_alt_jtag_atlantic|write~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|jtag_uart|kernel_jtag_uart_alt_jtag_atlantic|wdata\(1));

-- Location: FF_X17_Y6_N15
\inst|jtag_uart|kernel_jtag_uart_alt_jtag_atlantic|wdata[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	asdata => \inst|jtag_uart|kernel_jtag_uart_alt_jtag_atlantic|td_shift\(6),
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	sload => VCC,
	ena => \inst|jtag_uart|kernel_jtag_uart_alt_jtag_atlantic|write~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|jtag_uart|kernel_jtag_uart_alt_jtag_atlantic|wdata\(2));

-- Location: LCCOMB_X18_Y6_N22
\inst|jtag_uart|kernel_jtag_uart_alt_jtag_atlantic|r_ena~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|jtag_uart|r_val~q\,
	datac => \inst|jtag_uart|kernel_jtag_uart_alt_jtag_atlantic|r_ena1~q\,
	combout => \inst|jtag_uart|kernel_jtag_uart_alt_jtag_atlantic|r_ena~0_combout\);

-- Location: LCCOMB_X14_Y6_N14
\inst|jtag_uart|the_kernel_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|jtag_uart|the_kernel_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~combout\ = \inst|jtag_uart|the_kernel_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0) $ (VCC)
-- \inst|jtag_uart|the_kernel_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT\ = CARRY(\inst|jtag_uart|the_kernel_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst|jtag_uart|the_kernel_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0),
	datad => VCC,
	combout => \inst|jtag_uart|the_kernel_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~combout\,
	cout => \inst|jtag_uart|the_kernel_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT\);

-- Location: FF_X14_Y6_N15
\inst|jtag_uart|the_kernel_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|jtag_uart|the_kernel_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|jtag_uart|fifo_wr~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|jtag_uart|the_kernel_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0));

-- Location: LCCOMB_X14_Y6_N16
\inst|jtag_uart|the_kernel_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|jtag_uart|the_kernel_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~combout\ = (\inst|jtag_uart|the_kernel_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1) & 
-- (!\inst|jtag_uart|the_kernel_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT\)) # (!\inst|jtag_uart|the_kernel_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1) & 
-- ((\inst|jtag_uart|the_kernel_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT\) # (GND)))
-- \inst|jtag_uart|the_kernel_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT\ = CARRY((!\inst|jtag_uart|the_kernel_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT\) # 
-- (!\inst|jtag_uart|the_kernel_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst|jtag_uart|the_kernel_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1),
	datad => VCC,
	cin => \inst|jtag_uart|the_kernel_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT\,
	combout => \inst|jtag_uart|the_kernel_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~combout\,
	cout => \inst|jtag_uart|the_kernel_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT\);

-- Location: FF_X14_Y6_N17
\inst|jtag_uart|the_kernel_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|jtag_uart|the_kernel_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|jtag_uart|fifo_wr~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|jtag_uart|the_kernel_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1));

-- Location: LCCOMB_X14_Y6_N18
\inst|jtag_uart|the_kernel_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|jtag_uart|the_kernel_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~combout\ = (\inst|jtag_uart|the_kernel_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2) & 
-- (\inst|jtag_uart|the_kernel_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT\ $ (GND))) # (!\inst|jtag_uart|the_kernel_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2) & 
-- (!\inst|jtag_uart|the_kernel_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT\ & VCC))
-- \inst|jtag_uart|the_kernel_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT\ = CARRY((\inst|jtag_uart|the_kernel_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2) & 
-- !\inst|jtag_uart|the_kernel_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst|jtag_uart|the_kernel_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2),
	datad => VCC,
	cin => \inst|jtag_uart|the_kernel_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT\,
	combout => \inst|jtag_uart|the_kernel_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~combout\,
	cout => \inst|jtag_uart|the_kernel_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT\);

-- Location: FF_X14_Y6_N19
\inst|jtag_uart|the_kernel_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|jtag_uart|the_kernel_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|jtag_uart|fifo_wr~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|jtag_uart|the_kernel_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2));

-- Location: LCCOMB_X14_Y6_N20
\inst|jtag_uart|the_kernel_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|jtag_uart|the_kernel_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~combout\ = (\inst|jtag_uart|the_kernel_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3) & 
-- (!\inst|jtag_uart|the_kernel_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT\)) # (!\inst|jtag_uart|the_kernel_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3) & 
-- ((\inst|jtag_uart|the_kernel_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT\) # (GND)))
-- \inst|jtag_uart|the_kernel_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT\ = CARRY((!\inst|jtag_uart|the_kernel_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT\) # 
-- (!\inst|jtag_uart|the_kernel_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst|jtag_uart|the_kernel_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3),
	datad => VCC,
	cin => \inst|jtag_uart|the_kernel_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT\,
	combout => \inst|jtag_uart|the_kernel_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~combout\,
	cout => \inst|jtag_uart|the_kernel_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT\);

-- Location: FF_X14_Y6_N21
\inst|jtag_uart|the_kernel_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|jtag_uart|the_kernel_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|jtag_uart|fifo_wr~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|jtag_uart|the_kernel_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3));

-- Location: LCCOMB_X14_Y6_N22
\inst|jtag_uart|the_kernel_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|jtag_uart|the_kernel_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~combout\ = (\inst|jtag_uart|the_kernel_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4) & 
-- (\inst|jtag_uart|the_kernel_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT\ $ (GND))) # (!\inst|jtag_uart|the_kernel_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4) & 
-- (!\inst|jtag_uart|the_kernel_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT\ & VCC))
-- \inst|jtag_uart|the_kernel_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT\ = CARRY((\inst|jtag_uart|the_kernel_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4) & 
-- !\inst|jtag_uart|the_kernel_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|jtag_uart|the_kernel_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4),
	datad => VCC,
	cin => \inst|jtag_uart|the_kernel_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT\,
	combout => \inst|jtag_uart|the_kernel_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~combout\,
	cout => \inst|jtag_uart|the_kernel_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT\);

-- Location: FF_X14_Y6_N23
\inst|jtag_uart|the_kernel_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|jtag_uart|the_kernel_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|jtag_uart|fifo_wr~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|jtag_uart|the_kernel_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4));

-- Location: LCCOMB_X14_Y6_N24
\inst|jtag_uart|the_kernel_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita5\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|jtag_uart|the_kernel_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~combout\ = \inst|jtag_uart|the_kernel_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT\ $ 
-- (\inst|jtag_uart|the_kernel_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \inst|jtag_uart|the_kernel_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(5),
	cin => \inst|jtag_uart|the_kernel_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT\,
	combout => \inst|jtag_uart|the_kernel_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~combout\);

-- Location: FF_X14_Y6_N25
\inst|jtag_uart|the_kernel_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|jtag_uart|the_kernel_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|jtag_uart|fifo_wr~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|jtag_uart|the_kernel_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(5));

-- Location: LCCOMB_X19_Y6_N10
\inst|jtag_uart|the_kernel_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|jtag_uart|the_kernel_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~combout\ = \inst|jtag_uart|the_kernel_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(0) $ (VCC)
-- \inst|jtag_uart|the_kernel_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT\ = CARRY(\inst|jtag_uart|the_kernel_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|jtag_uart|the_kernel_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(0),
	datad => VCC,
	combout => \inst|jtag_uart|the_kernel_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~combout\,
	cout => \inst|jtag_uart|the_kernel_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT\);

-- Location: FF_X19_Y6_N11
\inst|jtag_uart|the_kernel_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|jtag_uart|the_kernel_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|jtag_uart|r_val~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|jtag_uart|the_kernel_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(0));

-- Location: LCCOMB_X19_Y6_N12
\inst|jtag_uart|the_kernel_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|jtag_uart|the_kernel_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~combout\ = (\inst|jtag_uart|the_kernel_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(1) & 
-- (!\inst|jtag_uart|the_kernel_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT\)) # (!\inst|jtag_uart|the_kernel_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(1) & 
-- ((\inst|jtag_uart|the_kernel_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT\) # (GND)))
-- \inst|jtag_uart|the_kernel_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT\ = CARRY((!\inst|jtag_uart|the_kernel_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT\) # 
-- (!\inst|jtag_uart|the_kernel_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|jtag_uart|the_kernel_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(1),
	datad => VCC,
	cin => \inst|jtag_uart|the_kernel_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT\,
	combout => \inst|jtag_uart|the_kernel_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~combout\,
	cout => \inst|jtag_uart|the_kernel_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT\);

-- Location: FF_X19_Y6_N13
\inst|jtag_uart|the_kernel_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|jtag_uart|the_kernel_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|jtag_uart|r_val~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|jtag_uart|the_kernel_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(1));

-- Location: LCCOMB_X19_Y6_N14
\inst|jtag_uart|the_kernel_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|jtag_uart|the_kernel_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~combout\ = (\inst|jtag_uart|the_kernel_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(2) & 
-- (\inst|jtag_uart|the_kernel_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT\ $ (GND))) # (!\inst|jtag_uart|the_kernel_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(2) & 
-- (!\inst|jtag_uart|the_kernel_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT\ & VCC))
-- \inst|jtag_uart|the_kernel_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~COUT\ = CARRY((\inst|jtag_uart|the_kernel_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(2) & 
-- !\inst|jtag_uart|the_kernel_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst|jtag_uart|the_kernel_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(2),
	datad => VCC,
	cin => \inst|jtag_uart|the_kernel_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT\,
	combout => \inst|jtag_uart|the_kernel_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~combout\,
	cout => \inst|jtag_uart|the_kernel_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~COUT\);

-- Location: FF_X19_Y6_N15
\inst|jtag_uart|the_kernel_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|jtag_uart|the_kernel_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|jtag_uart|r_val~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|jtag_uart|the_kernel_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(2));

-- Location: LCCOMB_X19_Y6_N16
\inst|jtag_uart|the_kernel_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|jtag_uart|the_kernel_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~combout\ = (\inst|jtag_uart|the_kernel_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(3) & 
-- (!\inst|jtag_uart|the_kernel_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~COUT\)) # (!\inst|jtag_uart|the_kernel_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(3) & 
-- ((\inst|jtag_uart|the_kernel_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~COUT\) # (GND)))
-- \inst|jtag_uart|the_kernel_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~COUT\ = CARRY((!\inst|jtag_uart|the_kernel_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~COUT\) # 
-- (!\inst|jtag_uart|the_kernel_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst|jtag_uart|the_kernel_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(3),
	datad => VCC,
	cin => \inst|jtag_uart|the_kernel_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~COUT\,
	combout => \inst|jtag_uart|the_kernel_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~combout\,
	cout => \inst|jtag_uart|the_kernel_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~COUT\);

-- Location: FF_X19_Y6_N17
\inst|jtag_uart|the_kernel_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|jtag_uart|the_kernel_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|jtag_uart|r_val~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|jtag_uart|the_kernel_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(3));

-- Location: LCCOMB_X19_Y6_N18
\inst|jtag_uart|the_kernel_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|jtag_uart|the_kernel_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~combout\ = (\inst|jtag_uart|the_kernel_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(4) & 
-- (\inst|jtag_uart|the_kernel_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~COUT\ $ (GND))) # (!\inst|jtag_uart|the_kernel_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(4) & 
-- (!\inst|jtag_uart|the_kernel_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~COUT\ & VCC))
-- \inst|jtag_uart|the_kernel_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~COUT\ = CARRY((\inst|jtag_uart|the_kernel_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(4) & 
-- !\inst|jtag_uart|the_kernel_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~COUT\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst|jtag_uart|the_kernel_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(4),
	datad => VCC,
	cin => \inst|jtag_uart|the_kernel_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~COUT\,
	combout => \inst|jtag_uart|the_kernel_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~combout\,
	cout => \inst|jtag_uart|the_kernel_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~COUT\);

-- Location: FF_X19_Y6_N19
\inst|jtag_uart|the_kernel_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|jtag_uart|the_kernel_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|jtag_uart|r_val~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|jtag_uart|the_kernel_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(4));

-- Location: LCCOMB_X19_Y6_N20
\inst|jtag_uart|the_kernel_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|jtag_uart|the_kernel_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5~combout\ = \inst|jtag_uart|the_kernel_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~COUT\ $ 
-- (\inst|jtag_uart|the_kernel_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \inst|jtag_uart|the_kernel_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(5),
	cin => \inst|jtag_uart|the_kernel_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~COUT\,
	combout => \inst|jtag_uart|the_kernel_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5~combout\);

-- Location: FF_X19_Y6_N21
\inst|jtag_uart|the_kernel_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|jtag_uart|the_kernel_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5~combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|jtag_uart|r_val~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|jtag_uart|the_kernel_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(5));

-- Location: FF_X11_Y16_N5
\inst|nios2|M_dst_regnum[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \inst|nios2|E_dst_regnum\(4),
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \inst|nios2|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|M_dst_regnum\(4));

-- Location: FF_X11_Y16_N19
\inst|nios2|A_dst_regnum_from_M[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \inst|nios2|M_dst_regnum\(4),
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \inst|nios2|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|A_dst_regnum_from_M\(4));

-- Location: LCCOMB_X11_Y19_N12
\inst|nios2|F_iw_b_rf[0]~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|F_stall~combout\,
	datab => \inst|nios2|D_iw\(22),
	datad => \inst|nios2|kernel_nios2_ic_data|the_altsyncram|auto_generated|q_b\(22),
	combout => \inst|nios2|F_iw_b_rf[0]~0_combout\);

-- Location: LCCOMB_X12_Y14_N6
\inst|nios2|F_iw[23]~28\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst|nios2|kernel_nios2_ic_data|the_altsyncram|auto_generated|q_b\(23),
	datad => \inst|nios2|F_iw[16]~7_combout\,
	combout => \inst|nios2|F_iw[23]~28_combout\);

-- Location: FF_X12_Y14_N7
\inst|nios2|D_iw[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|F_iw[23]~28_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|nios2|F_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|D_iw\(23));

-- Location: LCCOMB_X12_Y14_N0
\inst|nios2|F_iw_b_rf[1]~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|nios2|F_stall~combout\,
	datac => \inst|nios2|kernel_nios2_ic_data|the_altsyncram|auto_generated|q_b\(23),
	datad => \inst|nios2|D_iw\(23),
	combout => \inst|nios2|F_iw_b_rf[1]~1_combout\);

-- Location: LCCOMB_X12_Y17_N18
\inst|nios2|F_iw_b_rf[2]~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|nios2|F_stall~combout\,
	datac => \inst|nios2|kernel_nios2_ic_data|the_altsyncram|auto_generated|q_b\(24),
	datad => \inst|nios2|D_iw\(24),
	combout => \inst|nios2|F_iw_b_rf[2]~2_combout\);

-- Location: LCCOMB_X14_Y17_N2
\inst|nios2|F_iw_b_rf[3]~3\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|kernel_nios2_ic_data|the_altsyncram|auto_generated|q_b\(25),
	datab => \inst|nios2|F_stall~combout\,
	datad => \inst|nios2|D_iw\(25),
	combout => \inst|nios2|F_iw_b_rf[3]~3_combout\);

-- Location: LCCOMB_X28_Y12_N0
\inst|width_adapter_001|data_reg~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|width_adapter_001|data_reg~14_combout\ = (!\inst|sdram_s1_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[1]~0_combout\ & (!\inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][83]~q\ & 
-- ((\inst|sdram|za_data\(1)) # (\inst|width_adapter_001|data_reg\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|sdram|za_data\(1),
	datab => \inst|sdram_s1_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[1]~0_combout\,
	datac => \inst|width_adapter_001|data_reg\(1),
	datad => \inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][83]~q\,
	combout => \inst|width_adapter_001|data_reg~14_combout\);

-- Location: FF_X28_Y12_N1
\inst|width_adapter_001|data_reg[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|width_adapter_001|data_reg~14_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|sdram_s1_translator_avalon_universal_slave_0_agent|rp_valid~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|width_adapter_001|data_reg\(1));

-- Location: IOIBUF_X34_Y2_N15
\sdram_dq[1]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => sdram_dq(1),
	o => \sdram_dq[1]~input_o\);

-- Location: FF_X34_Y2_N17
\inst|sdram|za_data[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \sdram_dq[1]~input_o\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sdram|za_data\(1));

-- Location: LCCOMB_X28_Y12_N26
\inst|width_adapter_001|out_data[1]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|width_adapter_001|out_data\(1) = (\inst|width_adapter_001|data_reg\(1)) # ((!\inst|sdram_s1_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[1]~0_combout\ & \inst|sdram|za_data\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|width_adapter_001|data_reg\(1),
	datac => \inst|sdram_s1_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[1]~0_combout\,
	datad => \inst|sdram|za_data\(1),
	combout => \inst|width_adapter_001|out_data\(1));

-- Location: LCCOMB_X23_Y9_N6
\inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_oci_debug|monitor_ready~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_oci_debug|always1~0_combout\,
	datab => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_avalon_reg|take_action_ocireg~0_combout\,
	datac => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_oci_debug|monitor_ready~q\,
	datad => \inst|nios2|d_writedata\(0),
	combout => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_oci_debug|monitor_ready~0_combout\);

-- Location: FF_X23_Y9_N7
\inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_oci_debug|monitor_ready\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_oci_debug|monitor_ready~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_oci_debug|monitor_ready~q\);

-- Location: LCCOMB_X23_Y9_N10
\inst|nios2_jtag_debug_module_translator|av_readdata_pre[1]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|nios2_jtag_debug_module_translator|av_readdata_pre[1]~2_combout\ = (\inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_avalon_reg|Equal0~3_combout\ & 
-- ((\inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_oci_debug|monitor_ready~q\))) # (!\inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_avalon_reg|Equal0~3_combout\ & 
-- (\inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_avalon_reg|oci_reg_readdata~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_avalon_reg|Equal0~3_combout\,
	datab => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_avalon_reg|oci_reg_readdata~0_combout\,
	datad => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_oci_debug|monitor_ready~q\,
	combout => \inst|nios2_jtag_debug_module_translator|av_readdata_pre[1]~2_combout\);

-- Location: LCCOMB_X23_Y8_N0
\inst|cmd_xbar_mux|src_data[32]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cmd_xbar_mux|src_data\(32) = (\inst|cmd_xbar_mux|saved_grant\(0)) # ((\inst|cmd_xbar_mux|saved_grant\(1) & \inst|nios2|d_byteenable\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cmd_xbar_mux|saved_grant\(1),
	datab => \inst|nios2|d_byteenable\(0),
	datad => \inst|cmd_xbar_mux|saved_grant\(0),
	combout => \inst|cmd_xbar_mux|src_data\(32));

-- Location: LCCOMB_X11_Y8_N0
\inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_ocimem|Equal0~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_ocimem|MonAReg\(2),
	datab => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_ocimem|MonAReg\(3),
	datad => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_ocimem|MonAReg\(4),
	combout => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_ocimem|Equal0~0_combout\);

-- Location: LCCOMB_X14_Y8_N8
\inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_ocimem|MonDReg[0]~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_ocimem|kernel_nios2_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_b\(0),
	datab => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_ocimem|MonAReg\(10),
	datad => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_ocimem|Equal0~0_combout\,
	combout => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_ocimem|MonDReg[0]~0_combout\);

-- Location: LCCOMB_X14_Y8_N10
\inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_ocimem|MonDReg[3]~3\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_ocimem|kernel_nios2_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_b\(3),
	datab => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_ocimem|MonAReg\(10),
	datad => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_ocimem|cfgdout~0_combout\,
	combout => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_ocimem|MonDReg[3]~3_combout\);

-- Location: LCCOMB_X10_Y7_N2
\inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_tck|sr[7]~8\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_tck|Mux30~0_combout\,
	datab => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|kernel_nios2_jtag_debug_module_phy|virtual_state_cdr~combout\,
	datac => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_tck|sr\(7),
	combout => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_tck|sr[7]~8_combout\);

-- Location: LCCOMB_X10_Y7_N0
\inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_sysclk|jdo[8]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_tck|sr\(8),
	combout => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_sysclk|jdo[8]~feeder_combout\);

-- Location: FF_X10_Y7_N1
\inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_sysclk|jdo[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_sysclk|jdo[8]~feeder_combout\,
	ena => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_sysclk|jdo\(8));

-- Location: LCCOMB_X12_Y8_N14
\inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_oci_break|break_readreg~25\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	datab => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_sysclk|jdo\(36),
	datac => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_sysclk|jdo\(8),
	datad => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_sysclk|jdo\(37),
	combout => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_oci_break|break_readreg~25_combout\);

-- Location: FF_X12_Y8_N15
\inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_oci_break|break_readreg[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_oci_break|break_readreg~25_combout\,
	ena => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_oci_break|break_readreg\(8));

-- Location: LCCOMB_X13_Y8_N18
\inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_tck|sr~69\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\,
	datac => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_ocimem|MonDReg\(8),
	datad => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_oci_break|break_readreg\(8),
	combout => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_tck|sr~69_combout\);

-- Location: LCCOMB_X13_Y8_N20
\inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_tck|sr~70\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_tck|sr\(10),
	datab => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_tck|sr~69_combout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~q\,
	datad => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|kernel_nios2_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	combout => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_tck|sr~70_combout\);

-- Location: FF_X13_Y8_N21
\inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_tck|sr[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_tck|sr~70_combout\,
	ena => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_tck|sr[6]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_tck|sr\(9));

-- Location: LCCOMB_X13_Y8_N24
\inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_tck|sr~66\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_tck|sr~65_combout\,
	datab => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_tck|sr\(9),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~q\,
	datad => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|kernel_nios2_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	combout => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_tck|sr~66_combout\);

-- Location: FF_X13_Y8_N25
\inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_tck|sr[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_tck|sr~66_combout\,
	ena => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_tck|sr[6]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_tck|sr\(8));

-- Location: FF_X10_Y7_N3
\inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_tck|sr[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_tck|sr[7]~8_combout\,
	asdata => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_tck|sr\(8),
	sload => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|kernel_nios2_jtag_debug_module_phy|ALT_INV_virtual_state_sdr~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_tck|sr\(7));

-- Location: LCCOMB_X13_Y9_N0
\inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_tck|sr~56\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_tck|sr~55_combout\,
	datab => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_tck|sr\(7),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~q\,
	datad => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|kernel_nios2_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	combout => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_tck|sr~56_combout\);

-- Location: FF_X13_Y9_N1
\inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_tck|sr[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_tck|sr~56_combout\,
	ena => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_tck|sr[6]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_tck|sr\(6));

-- Location: LCCOMB_X13_Y9_N28
\inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_sysclk|jdo[6]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_tck|sr\(6),
	combout => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_sysclk|jdo[6]~feeder_combout\);

-- Location: FF_X13_Y9_N29
\inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_sysclk|jdo[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_sysclk|jdo[6]~feeder_combout\,
	ena => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_sysclk|jdo\(6));

-- Location: LCCOMB_X11_Y9_N28
\inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_tck|sr~19\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|kernel_nios2_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~q\,
	combout => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_tck|sr~19_combout\);

-- Location: LCCOMB_X25_Y8_N0
\inst|cmd_xbar_mux|src_payload~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cmd_xbar_mux|src_payload~2_combout\ = (\inst|cmd_xbar_mux|saved_grant\(1) & \inst|nios2|d_writedata\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst|cmd_xbar_mux|saved_grant\(1),
	datad => \inst|nios2|d_writedata\(1),
	combout => \inst|cmd_xbar_mux|src_payload~2_combout\);

-- Location: LCCOMB_X25_Y8_N10
\inst|cmd_xbar_mux|src_payload~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cmd_xbar_mux|src_payload~3_combout\ = (\inst|cmd_xbar_mux|saved_grant\(1) & \inst|nios2|d_writedata\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cmd_xbar_mux|saved_grant\(1),
	datac => \inst|nios2|d_writedata\(2),
	combout => \inst|cmd_xbar_mux|src_payload~3_combout\);

-- Location: FF_X23_Y18_N11
\inst|nios2|E_src2_reg[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|E_src2[3]~3_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|nios2|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|E_src2_reg\(3));

-- Location: FF_X23_Y11_N9
\inst|nios2|M_st_data[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \inst|nios2|E_src2_reg\(3),
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \inst|nios2|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|M_st_data\(3));

-- Location: LCCOMB_X21_Y7_N0
\inst|nios2|d_writedata[3]~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|A_st_data\(3),
	datab => \inst|nios2|A_mem_bypass_pending~combout\,
	datad => \inst|nios2|M_st_data\(3),
	combout => \inst|nios2|d_writedata[3]~0_combout\);

-- Location: LCCOMB_X21_Y10_N20
\inst|nios2|dc_data_wr_port_data[2]~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|A_st_data\(2),
	datab => \inst|nios2|A_en_d1~q\,
	datac => \inst|nios2|M_st_data\(2),
	datad => \inst|nios2|A_dc_valid_st_bypass_hit~q\,
	combout => \inst|nios2|dc_data_wr_port_data[2]~2_combout\);

-- Location: LCCOMB_X24_Y12_N2
\inst|nios2|dc_data_wr_port_data[2]~3\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|d_readdata_d1\(2),
	datab => \inst|nios2|dc_data_wr_port_data[2]~2_combout\,
	datad => \inst|nios2|A_dc_fill_active~q\,
	combout => \inst|nios2|dc_data_wr_port_data[2]~3_combout\);

-- Location: LCCOMB_X17_Y6_N28
\inst|jtag_uart|kernel_jtag_uart_alt_jtag_atlantic|wdata[4]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|jtag_uart|kernel_jtag_uart_alt_jtag_atlantic|td_shift\(8),
	combout => \inst|jtag_uart|kernel_jtag_uart_alt_jtag_atlantic|wdata[4]~feeder_combout\);

-- Location: FF_X17_Y6_N29
\inst|jtag_uart|kernel_jtag_uart_alt_jtag_atlantic|wdata[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst|jtag_uart|kernel_jtag_uart_alt_jtag_atlantic|wdata[4]~feeder_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	ena => \inst|jtag_uart|kernel_jtag_uart_alt_jtag_atlantic|write~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|jtag_uart|kernel_jtag_uart_alt_jtag_atlantic|wdata\(4));

-- Location: FF_X17_Y6_N19
\inst|jtag_uart|kernel_jtag_uart_alt_jtag_atlantic|wdata[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	asdata => \inst|jtag_uart|kernel_jtag_uart_alt_jtag_atlantic|td_shift\(9),
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	sload => VCC,
	ena => \inst|jtag_uart|kernel_jtag_uart_alt_jtag_atlantic|write~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|jtag_uart|kernel_jtag_uart_alt_jtag_atlantic|wdata\(5));

-- Location: FF_X17_Y6_N9
\inst|jtag_uart|kernel_jtag_uart_alt_jtag_atlantic|wdata[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	asdata => \inst|jtag_uart|kernel_jtag_uart_alt_jtag_atlantic|td_shift\(10),
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	sload => VCC,
	ena => \inst|jtag_uart|kernel_jtag_uart_alt_jtag_atlantic|write~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|jtag_uart|kernel_jtag_uart_alt_jtag_atlantic|wdata\(6));

-- Location: LCCOMB_X17_Y6_N22
\inst|jtag_uart|kernel_jtag_uart_alt_jtag_atlantic|wdata[7]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \altera_internal_jtag~TDIUTAP\,
	combout => \inst|jtag_uart|kernel_jtag_uart_alt_jtag_atlantic|wdata[7]~feeder_combout\);

-- Location: FF_X17_Y6_N23
\inst|jtag_uart|kernel_jtag_uart_alt_jtag_atlantic|wdata[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst|jtag_uart|kernel_jtag_uart_alt_jtag_atlantic|wdata[7]~feeder_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	ena => \inst|jtag_uart|kernel_jtag_uart_alt_jtag_atlantic|write~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|jtag_uart|kernel_jtag_uart_alt_jtag_atlantic|wdata\(7));

-- Location: LCCOMB_X24_Y7_N8
\inst|jtag_uart|av_readdata[3]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|jtag_uart|av_readdata[3]~1_combout\ = (\inst|jtag_uart|read_0~q\ & \inst|jtag_uart|the_kernel_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|q_b\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|jtag_uart|read_0~q\,
	datad => \inst|jtag_uart|the_kernel_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|q_b\(3),
	combout => \inst|jtag_uart|av_readdata[3]~1_combout\);

-- Location: FF_X24_Y7_N9
\inst|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|jtag_uart|av_readdata[3]~1_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(3));

-- Location: LCCOMB_X25_Y10_N4
\inst|rsp_xbar_mux_001|src_data[3]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|rsp_xbar_mux_001|src_data[3]~0_combout\ = (\inst|pio_led_s1_translator|av_readdata_pre\(3) & ((\inst|pio_led_s1_translator|read_latency_shift_reg\(0)) # ((\inst|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg\(0) & 
-- \inst|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(3))))) # (!\inst|pio_led_s1_translator|av_readdata_pre\(3) & (((\inst|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg\(0) & 
-- \inst|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|pio_led_s1_translator|av_readdata_pre\(3),
	datab => \inst|pio_led_s1_translator|read_latency_shift_reg\(0),
	datac => \inst|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg\(0),
	datad => \inst|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(3),
	combout => \inst|rsp_xbar_mux_001|src_data[3]~0_combout\);

-- Location: LCCOMB_X25_Y10_N6
\inst|width_adapter_001|data_reg~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|width_adapter_001|data_reg~0_combout\ = (!\inst|sdram_s1_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[1]~0_combout\ & (!\inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][83]~q\ & 
-- ((\inst|sdram|za_data\(3)) # (\inst|width_adapter_001|data_reg\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|sdram_s1_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[1]~0_combout\,
	datab => \inst|sdram|za_data\(3),
	datac => \inst|width_adapter_001|data_reg\(3),
	datad => \inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][83]~q\,
	combout => \inst|width_adapter_001|data_reg~0_combout\);

-- Location: FF_X25_Y10_N7
\inst|width_adapter_001|data_reg[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|width_adapter_001|data_reg~0_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|sdram_s1_translator_avalon_universal_slave_0_agent|rp_valid~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|width_adapter_001|data_reg\(3));

-- Location: LCCOMB_X25_Y10_N0
\inst|width_adapter_001|out_data[3]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|width_adapter_001|out_data\(3) = (\inst|width_adapter_001|data_reg\(3)) # ((\inst|sdram|za_data\(3) & !\inst|sdram_s1_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[1]~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|sdram|za_data\(3),
	datac => \inst|sdram_s1_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[1]~0_combout\,
	datad => \inst|width_adapter_001|data_reg\(3),
	combout => \inst|width_adapter_001|out_data\(3));

-- Location: LCCOMB_X25_Y10_N8
\inst|rsp_xbar_mux_001|src_data[3]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|rsp_xbar_mux_001|src_data\(3) = (\inst|rsp_xbar_mux_001|src_payload~0_combout\) # ((\inst|rsp_xbar_mux_001|src_data[3]~0_combout\) # ((\inst|rsp_xbar_demux_001|src1_valid~0_combout\ & \inst|width_adapter_001|out_data\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|rsp_xbar_mux_001|src_payload~0_combout\,
	datab => \inst|rsp_xbar_demux_001|src1_valid~0_combout\,
	datac => \inst|rsp_xbar_mux_001|src_data[3]~0_combout\,
	datad => \inst|width_adapter_001|out_data\(3),
	combout => \inst|rsp_xbar_mux_001|src_data\(3));

-- Location: FF_X25_Y10_N9
\inst|nios2|d_readdata_d1[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|rsp_xbar_mux_001|src_data\(3),
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|d_readdata_d1\(3));

-- Location: FF_X23_Y11_N5
\inst|nios2|A_st_data[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \inst|nios2|M_st_data\(3),
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \inst|nios2|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|A_st_data\(3));

-- Location: LCCOMB_X23_Y11_N4
\inst|nios2|dc_data_wr_port_data[3]~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|A_en_d1~q\,
	datab => \inst|nios2|M_st_data\(3),
	datac => \inst|nios2|A_st_data\(3),
	datad => \inst|nios2|A_dc_valid_st_bypass_hit~q\,
	combout => \inst|nios2|dc_data_wr_port_data[3]~0_combout\);

-- Location: LCCOMB_X23_Y11_N16
\inst|nios2|dc_data_wr_port_data[3]~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|nios2|d_readdata_d1\(3),
	datac => \inst|nios2|dc_data_wr_port_data[3]~0_combout\,
	datad => \inst|nios2|A_dc_fill_active~q\,
	combout => \inst|nios2|dc_data_wr_port_data[3]~1_combout\);

-- Location: FF_X26_Y14_N5
\inst|nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][84]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][84]~q\);

-- Location: LCCOMB_X26_Y14_N4
\inst|nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout\ = (\inst|nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & 
-- (\inst|nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][84]~q\)) # (!\inst|nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & ((\inst|cmd_xbar_mux|saved_grant\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	datac => \inst|nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][84]~q\,
	datad => \inst|cmd_xbar_mux|saved_grant\(1),
	combout => \inst|nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout\);

-- Location: FF_X26_Y14_N21
\inst|nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][84]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \inst|nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \inst|nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][84]~q\);

-- Location: FF_X17_Y14_N21
\inst|nios2|E_src2_reg[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|E_src2[4]~4_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|nios2|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|E_src2_reg\(4));

-- Location: FF_X23_Y11_N3
\inst|nios2|M_st_data[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \inst|nios2|E_src2_reg\(4),
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \inst|nios2|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|M_st_data\(4));

-- Location: LCCOMB_X23_Y11_N22
\inst|nios2|A_st_data[4]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|nios2|M_st_data\(4),
	combout => \inst|nios2|A_st_data[4]~feeder_combout\);

-- Location: FF_X23_Y11_N23
\inst|nios2|A_st_data[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|A_st_data[4]~feeder_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|nios2|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|A_st_data\(4));

-- Location: LCCOMB_X19_Y11_N0
\inst|nios2|d_writedata[4]~15\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|A_mem_bypass_pending~combout\,
	datab => \inst|nios2|A_st_data\(4),
	datad => \inst|nios2|M_st_data\(4),
	combout => \inst|nios2|d_writedata[4]~15_combout\);

-- Location: LCCOMB_X28_Y13_N28
\inst|width_adapter_001|data_reg~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|width_adapter_001|data_reg~9_combout\ = (!\inst|sdram_s1_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[1]~0_combout\ & (!\inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][83]~q\ & 
-- ((\inst|width_adapter_001|data_reg\(5)) # (\inst|sdram|za_data\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000100010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|sdram_s1_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[1]~0_combout\,
	datab => \inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][83]~q\,
	datac => \inst|width_adapter_001|data_reg\(5),
	datad => \inst|sdram|za_data\(5),
	combout => \inst|width_adapter_001|data_reg~9_combout\);

-- Location: FF_X28_Y13_N29
\inst|width_adapter_001|data_reg[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|width_adapter_001|data_reg~9_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|sdram_s1_translator_avalon_universal_slave_0_agent|rp_valid~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|width_adapter_001|data_reg\(5));

-- Location: LCCOMB_X28_Y13_N30
\inst|width_adapter_001|out_data[5]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|width_adapter_001|out_data\(5) = (\inst|width_adapter_001|data_reg\(5)) # ((\inst|sdram|za_data\(5) & !\inst|sdram_s1_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[1]~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|sdram|za_data\(5),
	datab => \inst|sdram_s1_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[1]~0_combout\,
	datad => \inst|width_adapter_001|data_reg\(5),
	combout => \inst|width_adapter_001|out_data\(5));

-- Location: FF_X22_Y18_N19
\inst|nios2|E_src2_reg[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|E_src2[5]~5_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|nios2|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|E_src2_reg\(5));

-- Location: FF_X18_Y7_N9
\inst|nios2|M_st_data[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \inst|nios2|E_src2_reg\(5),
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \inst|nios2|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|M_st_data\(5));

-- Location: LCCOMB_X19_Y7_N14
\inst|nios2|A_st_data[5]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|nios2|M_st_data\(5),
	combout => \inst|nios2|A_st_data[5]~feeder_combout\);

-- Location: FF_X19_Y7_N15
\inst|nios2|A_st_data[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|A_st_data[5]~feeder_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|nios2|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|A_st_data\(5));

-- Location: LCCOMB_X19_Y7_N2
\inst|nios2|d_writedata[5]~14\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|A_mem_bypass_pending~combout\,
	datab => \inst|nios2|A_st_data\(5),
	datad => \inst|nios2|M_st_data\(5),
	combout => \inst|nios2|d_writedata[5]~14_combout\);

-- Location: FF_X17_Y15_N29
\inst|nios2|E_src2_reg[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|E_src2[6]~6_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|nios2|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|E_src2_reg\(6));

-- Location: FF_X21_Y10_N1
\inst|nios2|M_st_data[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \inst|nios2|E_src2_reg\(6),
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \inst|nios2|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|M_st_data\(6));

-- Location: LCCOMB_X19_Y7_N12
\inst|nios2|A_st_data[6]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst|nios2|M_st_data\(6),
	combout => \inst|nios2|A_st_data[6]~feeder_combout\);

-- Location: FF_X19_Y7_N13
\inst|nios2|A_st_data[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|A_st_data[6]~feeder_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|nios2|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|A_st_data\(6));

-- Location: LCCOMB_X19_Y7_N0
\inst|nios2|d_writedata[6]~13\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|M_st_data\(6),
	datab => \inst|nios2|A_mem_bypass_pending~combout\,
	datad => \inst|nios2|A_st_data\(6),
	combout => \inst|nios2|d_writedata[6]~13_combout\);

-- Location: LCCOMB_X28_Y12_N28
\inst|width_adapter_001|out_data[7]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|width_adapter_001|out_data\(7) = (\inst|width_adapter_001|data_reg\(7)) # ((!\inst|sdram_s1_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[1]~0_combout\ & \inst|sdram|za_data\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|width_adapter_001|data_reg\(7),
	datac => \inst|sdram_s1_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[1]~0_combout\,
	datad => \inst|sdram|za_data\(7),
	combout => \inst|width_adapter_001|out_data\(7));

-- Location: FF_X25_Y10_N13
\inst|sysid_control_slave_translator|av_readdata_pre[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \inst|nios2|d_address_offset_field\(0),
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sysid_control_slave_translator|av_readdata_pre\(30));

-- Location: LCCOMB_X24_Y7_N26
\inst|jtag_uart|av_readdata[7]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|jtag_uart|av_readdata[7]~2_combout\ = (\inst|jtag_uart|read_0~q\ & \inst|jtag_uart|the_kernel_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|q_b\(7))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|jtag_uart|read_0~q\,
	datad => \inst|jtag_uart|the_kernel_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|q_b\(7),
	combout => \inst|jtag_uart|av_readdata[7]~2_combout\);

-- Location: FF_X24_Y7_N27
\inst|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|jtag_uart|av_readdata[7]~2_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(7));

-- Location: LCCOMB_X24_Y7_N28
\inst|rsp_xbar_mux_001|src_payload~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|rsp_xbar_mux_001|src_payload~16_combout\ = (\inst|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg\(0) & ((\inst|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(7)) # 
-- ((\inst|sysid_control_slave_translator|read_latency_shift_reg\(0) & \inst|sysid_control_slave_translator|av_readdata_pre\(30))))) # (!\inst|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg\(0) & 
-- (\inst|sysid_control_slave_translator|read_latency_shift_reg\(0) & (\inst|sysid_control_slave_translator|av_readdata_pre\(30))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg\(0),
	datab => \inst|sysid_control_slave_translator|read_latency_shift_reg\(0),
	datac => \inst|sysid_control_slave_translator|av_readdata_pre\(30),
	datad => \inst|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(7),
	combout => \inst|rsp_xbar_mux_001|src_payload~16_combout\);

-- Location: LCCOMB_X28_Y13_N2
\inst|rsp_xbar_mux_001|src_payload~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|rsp_xbar_mux_001|src_payload~15_combout\ = (\inst|nios2_jtag_debug_module_translator|read_latency_shift_reg\(0) & (\inst|nios2_jtag_debug_module_translator|av_readdata_pre\(7) & 
-- \inst|nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][84]~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|nios2_jtag_debug_module_translator|read_latency_shift_reg\(0),
	datac => \inst|nios2_jtag_debug_module_translator|av_readdata_pre\(7),
	datad => \inst|nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][84]~q\,
	combout => \inst|rsp_xbar_mux_001|src_payload~15_combout\);

-- Location: LCCOMB_X28_Y13_N24
\inst|rsp_xbar_mux_001|src_payload~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|rsp_xbar_mux_001|src_payload~17_combout\ = (\inst|rsp_xbar_mux_001|src_payload~16_combout\) # ((\inst|rsp_xbar_mux_001|src_payload~15_combout\) # ((\inst|rsp_xbar_demux_001|src1_valid~0_combout\ & \inst|width_adapter_001|out_data\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|rsp_xbar_demux_001|src1_valid~0_combout\,
	datab => \inst|width_adapter_001|out_data\(7),
	datac => \inst|rsp_xbar_mux_001|src_payload~16_combout\,
	datad => \inst|rsp_xbar_mux_001|src_payload~15_combout\,
	combout => \inst|rsp_xbar_mux_001|src_payload~17_combout\);

-- Location: FF_X28_Y13_N25
\inst|nios2|d_readdata_d1[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|rsp_xbar_mux_001|src_payload~17_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|d_readdata_d1\(7));

-- Location: FF_X18_Y15_N9
\inst|nios2|E_src2_reg[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|E_src2[7]~7_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|nios2|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|E_src2_reg\(7));

-- Location: FF_X19_Y9_N15
\inst|nios2|M_st_data[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \inst|nios2|E_src2_reg\(7),
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \inst|nios2|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|M_st_data\(7));

-- Location: LCCOMB_X19_Y9_N14
\inst|nios2|dc_data_wr_port_data[7]~18\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|A_st_data\(7),
	datab => \inst|nios2|A_en_d1~q\,
	datac => \inst|nios2|M_st_data\(7),
	datad => \inst|nios2|A_dc_valid_st_bypass_hit~q\,
	combout => \inst|nios2|dc_data_wr_port_data[7]~18_combout\);

-- Location: LCCOMB_X19_Y9_N28
\inst|nios2|dc_data_wr_port_data[7]~19\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|nios2|d_readdata_d1\(7),
	datac => \inst|nios2|dc_data_wr_port_data[7]~18_combout\,
	datad => \inst|nios2|A_dc_fill_active~q\,
	combout => \inst|nios2|dc_data_wr_port_data[7]~19_combout\);

-- Location: LCCOMB_X22_Y18_N28
\inst|nios2|M_src1[1]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|nios2|E_src1\(1),
	combout => \inst|nios2|M_src1[1]~feeder_combout\);

-- Location: FF_X22_Y18_N29
\inst|nios2|M_src1[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|M_src1[1]~feeder_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|nios2|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|M_src1\(1));

-- Location: LCCOMB_X19_Y18_N24
\inst|nios2|A_mul_src1_nxt[1]~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst|nios2|A_mul_stall~q\,
	datad => \inst|nios2|M_src1\(1),
	combout => \inst|nios2|A_mul_src1_nxt[1]~1_combout\);

-- Location: LCCOMB_X23_Y17_N16
\inst|nios2|A_mul_src1_nxt[2]~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|M_src1\(2),
	datad => \inst|nios2|A_mul_stall~q\,
	combout => \inst|nios2|A_mul_src1_nxt[2]~2_combout\);

-- Location: LCCOMB_X23_Y18_N24
\inst|nios2|M_src1[3]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|nios2|E_src1\(3),
	combout => \inst|nios2|M_src1[3]~feeder_combout\);

-- Location: FF_X23_Y18_N25
\inst|nios2|M_src1[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|M_src1[3]~feeder_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|nios2|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|M_src1\(3));

-- Location: LCCOMB_X24_Y17_N22
\inst|nios2|A_mul_src1_nxt[3]~3\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|nios2|A_mul_stall~q\,
	datac => \inst|nios2|M_src1\(3),
	combout => \inst|nios2|A_mul_src1_nxt[3]~3_combout\);

-- Location: LCCOMB_X22_Y20_N8
\inst|nios2|M_src1[4]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|nios2|E_src1\(4),
	combout => \inst|nios2|M_src1[4]~feeder_combout\);

-- Location: FF_X22_Y20_N9
\inst|nios2|M_src1[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|M_src1[4]~feeder_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|nios2|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|M_src1\(4));

-- Location: LCCOMB_X26_Y17_N12
\inst|nios2|A_mul_src1_nxt[4]~4\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|nios2|A_mul_stall~q\,
	datac => \inst|nios2|M_src1\(4),
	combout => \inst|nios2|A_mul_src1_nxt[4]~4_combout\);

-- Location: LCCOMB_X22_Y20_N18
\inst|nios2|M_src1[5]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst|nios2|E_src1\(5),
	combout => \inst|nios2|M_src1[5]~feeder_combout\);

-- Location: FF_X22_Y20_N19
\inst|nios2|M_src1[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|M_src1[5]~feeder_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|nios2|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|M_src1\(5));

-- Location: LCCOMB_X21_Y19_N24
\inst|nios2|A_mul_src1_nxt[5]~5\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|A_mul_stall~q\,
	datad => \inst|nios2|M_src1\(5),
	combout => \inst|nios2|A_mul_src1_nxt[5]~5_combout\);

-- Location: LCCOMB_X19_Y18_N26
\inst|nios2|A_mul_src1_nxt[6]~6\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|M_src1\(6),
	datac => \inst|nios2|A_mul_stall~q\,
	combout => \inst|nios2|A_mul_src1_nxt[6]~6_combout\);

-- Location: LCCOMB_X22_Y12_N28
\inst|nios2|M_ctrl_mem_nxt~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|nios2|E_iw\(0),
	datac => \inst|nios2|E_iw\(1),
	datad => \inst|nios2|E_iw\(2),
	combout => \inst|nios2|M_ctrl_mem_nxt~0_combout\);

-- Location: FF_X22_Y12_N29
\inst|nios2|M_ctrl_mem\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|M_ctrl_mem_nxt~0_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|nios2|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|M_ctrl_mem~q\);

-- Location: LCCOMB_X24_Y19_N26
\inst|nios2|E_rot_sel_fill3~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|E_src2\(3),
	datac => \inst|nios2|E_src2\(4),
	datad => \inst|nios2|E_ctrl_shift_rot_right~q\,
	combout => \inst|nios2|E_rot_sel_fill3~0_combout\);

-- Location: FF_X24_Y19_N27
\inst|nios2|M_rot_sel_fill3\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|E_rot_sel_fill3~0_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|nios2|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|M_rot_sel_fill3~q\);

-- Location: FF_X25_Y18_N17
\inst|nios2|A_rot_sel_fill3\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \inst|nios2|M_rot_sel_fill3~q\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \inst|nios2|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|A_rot_sel_fill3~q\);

-- Location: LCCOMB_X24_Y18_N6
\inst|nios2|E_rot_mask[7]~4\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|E_src2\(0),
	datab => \inst|nios2|E_ctrl_shift_rot_right~q\,
	datac => \inst|nios2|E_src2\(2),
	datad => \inst|nios2|E_src2\(1),
	combout => \inst|nios2|E_rot_mask[7]~4_combout\);

-- Location: FF_X24_Y18_N7
\inst|nios2|M_rot_mask[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|E_rot_mask[7]~4_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|nios2|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|M_rot_mask\(7));

-- Location: FF_X25_Y18_N19
\inst|nios2|A_rot_mask[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \inst|nios2|M_rot_mask\(7),
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \inst|nios2|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|A_rot_mask\(7));

-- Location: LCCOMB_X13_Y13_N20
\inst|nios2|D_ctrl_shift_rot_left~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|Equal171~0_combout\,
	datab => \inst|nios2|D_iw\(14),
	datac => \inst|nios2|Equal171~2_combout\,
	datad => \inst|nios2|Equal154~6_combout\,
	combout => \inst|nios2|D_ctrl_shift_rot_left~0_combout\);

-- Location: FF_X13_Y13_N21
\inst|nios2|E_ctrl_shift_rot_left\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|D_ctrl_shift_rot_left~0_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|nios2|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|E_ctrl_shift_rot_left~q\);

-- Location: LCCOMB_X26_Y18_N20
\inst|nios2|E_rot_pass3~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|E_ctrl_rot~q\,
	datab => \inst|nios2|E_ctrl_shift_rot_left~q\,
	datac => \inst|nios2|E_src2\(3),
	datad => \inst|nios2|E_src2\(4),
	combout => \inst|nios2|E_rot_pass3~0_combout\);

-- Location: FF_X26_Y18_N21
\inst|nios2|M_rot_pass3\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|E_rot_pass3~0_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|nios2|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|M_rot_pass3~q\);

-- Location: FF_X25_Y18_N3
\inst|nios2|A_rot_pass3\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \inst|nios2|M_rot_pass3~q\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \inst|nios2|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|A_rot_pass3~q\);

-- Location: LCCOMB_X25_Y18_N18
\inst|nios2|A_shift_rot_result~22\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|nios2|A_rot_sel_fill3~q\,
	datac => \inst|nios2|A_rot_mask\(7),
	datad => \inst|nios2|A_rot_pass3~q\,
	combout => \inst|nios2|A_shift_rot_result~22_combout\);

-- Location: LCCOMB_X18_Y19_N18
\inst|nios2|F_iw_a_rf[0]~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|F_stall~combout\,
	datab => \inst|nios2|kernel_nios2_ic_data|the_altsyncram|auto_generated|q_b\(27),
	datad => \inst|nios2|D_iw\(27),
	combout => \inst|nios2|F_iw_a_rf[0]~0_combout\);

-- Location: IOIBUF_X34_Y8_N15
\sdram_dq[14]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => sdram_dq(14),
	o => \sdram_dq[14]~input_o\);

-- Location: FF_X34_Y8_N17
\inst|sdram|za_data[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \sdram_dq[14]~input_o\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sdram|za_data\(14));

-- Location: LCCOMB_X26_Y9_N28
\inst|nios2|the_kernel_nios2_nios2_oci|readdata[30]~16\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_ocimem|kernel_nios2_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a\(30),
	datab => \inst|cmd_xbar_mux|src_data\(46),
	datac => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_avalon_reg|oci_reg_readdata~0_combout\,
	combout => \inst|nios2|the_kernel_nios2_nios2_oci|readdata[30]~16_combout\);

-- Location: FF_X26_Y9_N29
\inst|nios2_jtag_debug_module_translator|av_readdata_pre[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|the_kernel_nios2_nios2_oci|readdata[30]~16_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_jtag_debug_module_translator|av_readdata_pre\(30));

-- Location: LCCOMB_X26_Y11_N18
\inst|rsp_xbar_mux|src_data[30]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|rsp_xbar_mux|src_data\(30) = (\inst|rsp_xbar_demux|src0_valid~combout\ & ((\inst|nios2_jtag_debug_module_translator|av_readdata_pre\(30)) # ((\inst|rsp_xbar_mux|src_payload~0_combout\ & \inst|sdram|za_data\(14))))) # 
-- (!\inst|rsp_xbar_demux|src0_valid~combout\ & (\inst|rsp_xbar_mux|src_payload~0_combout\ & (\inst|sdram|za_data\(14))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|rsp_xbar_demux|src0_valid~combout\,
	datab => \inst|rsp_xbar_mux|src_payload~0_combout\,
	datac => \inst|sdram|za_data\(14),
	datad => \inst|nios2_jtag_debug_module_translator|av_readdata_pre\(30),
	combout => \inst|rsp_xbar_mux|src_data\(30));

-- Location: FF_X26_Y11_N19
\inst|nios2|i_readdata_d1[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|rsp_xbar_mux|src_data\(30),
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|i_readdata_d1\(30));

-- Location: LCCOMB_X13_Y13_N30
\inst|nios2|D_ctrl_late_result~4\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|nios2|D_iw\(13),
	datad => \inst|nios2|D_iw\(12),
	combout => \inst|nios2|D_ctrl_late_result~4_combout\);

-- Location: LCCOMB_X13_Y12_N28
\inst|nios2|D_ctrl_shift_rot~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010101000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|Equal171~1_combout\,
	datab => \inst|nios2|D_iw\(14),
	datac => \inst|nios2|D_ctrl_late_result~4_combout\,
	datad => \inst|nios2|Equal154~6_combout\,
	combout => \inst|nios2|D_ctrl_shift_rot~0_combout\);

-- Location: FF_X13_Y12_N29
\inst|nios2|E_ctrl_shift_rot\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|D_ctrl_shift_rot~0_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|nios2|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|E_ctrl_shift_rot~q\);

-- Location: LCCOMB_X13_Y12_N18
\inst|nios2|M_ctrl_shift_rot~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|nios2|E_ctrl_shift_rot~q\,
	combout => \inst|nios2|M_ctrl_shift_rot~feeder_combout\);

-- Location: FF_X13_Y12_N19
\inst|nios2|M_ctrl_shift_rot\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|M_ctrl_shift_rot~feeder_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|nios2|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|M_ctrl_shift_rot~q\);

-- Location: FF_X24_Y15_N25
\inst|nios2|A_ctrl_shift_rot\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \inst|nios2|M_ctrl_shift_rot~q\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \inst|nios2|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|A_ctrl_shift_rot~q\);

-- Location: LCCOMB_X21_Y16_N26
\inst|nios2|E_logic_result[29]~28\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111100010100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|E_src2\(29),
	datab => \inst|nios2|E_logic_op\(0),
	datac => \inst|nios2|E_logic_op\(1),
	datad => \inst|nios2|E_src1\(29),
	combout => \inst|nios2|E_logic_result[29]~28_combout\);

-- Location: LCCOMB_X21_Y15_N6
\inst|nios2|D_src2_reg[28]~56\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|D_src2_reg[28]~55_combout\,
	datab => \inst|nios2|E_ctrl_logic~q\,
	datac => \inst|nios2|D_src2_hazard_E~combout\,
	datad => \inst|nios2|E_logic_result[28]~29_combout\,
	combout => \inst|nios2|D_src2_reg[28]~56_combout\);

-- Location: LCCOMB_X21_Y15_N8
\inst|nios2|D_src2_reg[28]~57\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|Add17|auto_generated|result_int[29]~58_combout\,
	datab => \inst|nios2|D_src2_hazard_E~combout\,
	datac => \inst|nios2|E_alu_result~0_combout\,
	datad => \inst|nios2|D_src2_reg[28]~56_combout\,
	combout => \inst|nios2|D_src2_reg[28]~57_combout\);

-- Location: LCCOMB_X21_Y15_N20
\inst|nios2|D_src2[28]~27\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|D_src2[30]~22_combout\,
	datab => \inst|nios2|D_ctrl_hi_imm16~q\,
	datac => \inst|nios2|D_src2_imm[30]~11_combout\,
	datad => \inst|nios2|D_iw\(18),
	combout => \inst|nios2|D_src2[28]~27_combout\);

-- Location: LCCOMB_X21_Y15_N18
\inst|nios2|D_src2[28]~28\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|nios2|D_ctrl_src2_choose_imm~q\,
	datac => \inst|nios2|D_src2_reg[28]~57_combout\,
	datad => \inst|nios2|D_src2[28]~27_combout\,
	combout => \inst|nios2|D_src2[28]~28_combout\);

-- Location: FF_X21_Y15_N19
\inst|nios2|E_src2[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|D_src2[28]~28_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|nios2|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|E_src2\(28));

-- Location: LCCOMB_X21_Y15_N0
\inst|nios2|E_logic_result[28]~29\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110110011000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|E_logic_op\(0),
	datab => \inst|nios2|E_logic_op\(1),
	datac => \inst|nios2|E_src1\(28),
	datad => \inst|nios2|E_src2\(28),
	combout => \inst|nios2|E_logic_result[28]~29_combout\);

-- Location: LCCOMB_X21_Y15_N24
\inst|nios2|E_alu_result[28]\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|Add17|auto_generated|result_int[29]~58_combout\,
	datab => \inst|nios2|E_ctrl_logic~q\,
	datac => \inst|nios2|E_alu_result~0_combout\,
	datad => \inst|nios2|E_logic_result[28]~29_combout\,
	combout => \inst|nios2|E_alu_result\(28));

-- Location: LCCOMB_X12_Y13_N20
\inst|nios2|E_src1[10]~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|A_regnum_a_cmp_D~q\,
	datac => \inst|nios2|D_ctrl_a_not_src~q\,
	datad => \inst|nios2|M_regnum_a_cmp_D~q\,
	combout => \inst|nios2|E_src1[10]~0_combout\);

-- Location: LCCOMB_X11_Y13_N12
\inst|nios2|Equal154~4\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|D_iw\(12),
	datab => \inst|nios2|D_iw\(16),
	datac => \inst|nios2|D_iw\(11),
	datad => \inst|nios2|D_iw\(13),
	combout => \inst|nios2|Equal154~4_combout\);

-- Location: LCCOMB_X12_Y12_N10
\inst|nios2|D_op_rdctl~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|D_iw\(5),
	datab => \inst|nios2|D_iw\(1),
	datac => \inst|nios2|D_iw\(0),
	datad => \inst|nios2|D_iw\(2),
	combout => \inst|nios2|D_op_rdctl~0_combout\);

-- Location: LCCOMB_X13_Y12_N16
\inst|nios2|D_ctrl_mul_lsw\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|Equal171~1_combout\,
	datab => \inst|nios2|Equal154~4_combout\,
	datac => \inst|nios2|D_op_div~4_combout\,
	datad => \inst|nios2|D_op_rdctl~0_combout\,
	combout => \inst|nios2|D_ctrl_mul_lsw~combout\);

-- Location: FF_X13_Y12_N17
\inst|nios2|E_ctrl_mul_lsw\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|D_ctrl_mul_lsw~combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|nios2|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|E_ctrl_mul_lsw~q\);

-- Location: LCCOMB_X13_Y12_N26
\inst|nios2|M_ctrl_mul_lsw~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|nios2|E_ctrl_mul_lsw~q\,
	combout => \inst|nios2|M_ctrl_mul_lsw~feeder_combout\);

-- Location: FF_X13_Y12_N27
\inst|nios2|M_ctrl_mul_lsw\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|M_ctrl_mul_lsw~feeder_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|nios2|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|M_ctrl_mul_lsw~q\);

-- Location: FF_X23_Y15_N25
\inst|nios2|A_ctrl_mul_lsw\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \inst|nios2|M_ctrl_mul_lsw~q\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \inst|nios2|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|A_ctrl_mul_lsw~q\);

-- Location: LCCOMB_X19_Y14_N2
\inst|nios2|M_src1[8]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|nios2|E_src1\(8),
	combout => \inst|nios2|M_src1[8]~feeder_combout\);

-- Location: FF_X19_Y14_N3
\inst|nios2|M_src1[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|M_src1[8]~feeder_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|nios2|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|M_src1\(8));

-- Location: LCCOMB_X19_Y14_N12
\inst|nios2|A_mul_src1_nxt[8]~8\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|nios2|A_mul_stall~q\,
	datad => \inst|nios2|M_src1\(8),
	combout => \inst|nios2|A_mul_src1_nxt[8]~8_combout\);

-- Location: FF_X22_Y19_N25
\inst|nios2|M_src1[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \inst|nios2|E_src1\(9),
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \inst|nios2|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|M_src1\(9));

-- Location: LCCOMB_X22_Y19_N30
\inst|nios2|A_mul_src1_nxt[9]~9\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|nios2|A_mul_stall~q\,
	datad => \inst|nios2|M_src1\(9),
	combout => \inst|nios2|A_mul_src1_nxt[9]~9_combout\);

-- Location: LCCOMB_X16_Y18_N26
\inst|nios2|M_src1[10]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|nios2|E_src1\(10),
	combout => \inst|nios2|M_src1[10]~feeder_combout\);

-- Location: FF_X16_Y18_N27
\inst|nios2|M_src1[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|M_src1[10]~feeder_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|nios2|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|M_src1\(10));

-- Location: LCCOMB_X19_Y18_N20
\inst|nios2|A_mul_src1_nxt[10]~10\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst|nios2|A_mul_stall~q\,
	datad => \inst|nios2|M_src1\(10),
	combout => \inst|nios2|A_mul_src1_nxt[10]~10_combout\);

-- Location: LCCOMB_X16_Y15_N20
\inst|nios2|D_src1_reg[11]~95\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|D_src1_reg[11]~94_combout\,
	datab => \inst|nios2|E_regnum_a_cmp_D~q\,
	datac => \inst|nios2|D_ctrl_a_not_src~q\,
	datad => \inst|nios2|E_alu_result\(11),
	combout => \inst|nios2|D_src1_reg[11]~95_combout\);

-- Location: FF_X16_Y15_N21
\inst|nios2|E_src1[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|D_src1_reg[11]~95_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|nios2|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|E_src1\(11));

-- Location: LCCOMB_X23_Y19_N22
\inst|nios2|M_src1[11]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|nios2|E_src1\(11),
	combout => \inst|nios2|M_src1[11]~feeder_combout\);

-- Location: FF_X23_Y19_N23
\inst|nios2|M_src1[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|M_src1[11]~feeder_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|nios2|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|M_src1\(11));

-- Location: LCCOMB_X23_Y19_N28
\inst|nios2|A_mul_src1_nxt[11]~11\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst|nios2|M_src1\(11),
	datad => \inst|nios2|A_mul_stall~q\,
	combout => \inst|nios2|A_mul_src1_nxt[11]~11_combout\);

-- Location: M9K_X27_Y15_N0
\inst|nios2|kernel_nios2_ic_data|the_altsyncram|auto_generated|ram_block1a22\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "kernel:inst|kernel_nios2:nios2|kernel_nios2_ic_data_module:kernel_nios2_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 10,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 9,
	port_a_first_address => 0,
	port_a_first_bit_number => 22,
	port_a_last_address => 1023,
	port_a_logical_ram_depth => 1024,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 10,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 9,
	port_b_first_address => 0,
	port_b_first_bit_number => 22,
	port_b_last_address => 1023,
	port_b_logical_ram_depth => 1024,
	port_b_logical_ram_width => 32,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst|nios2|i_readdatavalid_d1~q\,
	portbre => \inst|nios2|F_stall~combout\,
	clk0 => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	clk1 => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \inst|nios2|i_readdatavalid_d1~q\,
	ena1 => \inst|nios2|kernel_nios2_ic_data|the_altsyncram|auto_generated|ram_block1a0~0_combout\,
	portadatain => \inst|nios2|kernel_nios2_ic_data|the_altsyncram|auto_generated|ram_block1a22_PORTADATAIN_bus\,
	portaaddr => \inst|nios2|kernel_nios2_ic_data|the_altsyncram|auto_generated|ram_block1a22_PORTAADDR_bus\,
	portbaddr => \inst|nios2|kernel_nios2_ic_data|the_altsyncram|auto_generated|ram_block1a22_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \inst|nios2|kernel_nios2_ic_data|the_altsyncram|auto_generated|ram_block1a22_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X18_Y19_N28
\inst|nios2|F_iw_a_rf[2]~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|D_iw\(29),
	datac => \inst|nios2|F_stall~combout\,
	datad => \inst|nios2|kernel_nios2_ic_data|the_altsyncram|auto_generated|q_b\(29),
	combout => \inst|nios2|F_iw_a_rf[2]~2_combout\);

-- Location: LCCOMB_X17_Y18_N2
\inst|nios2|F_iw[30]~35\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|kernel_nios2_ic_data|the_altsyncram|auto_generated|q_b\(30),
	datad => \inst|nios2|F_iw[16]~7_combout\,
	combout => \inst|nios2|F_iw[30]~35_combout\);

-- Location: FF_X17_Y18_N3
\inst|nios2|D_iw[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|F_iw[30]~35_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|nios2|F_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|D_iw\(30));

-- Location: LCCOMB_X17_Y18_N20
\inst|nios2|F_iw_a_rf[3]~3\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|kernel_nios2_ic_data|the_altsyncram|auto_generated|q_b\(30),
	datab => \inst|nios2|F_stall~combout\,
	datad => \inst|nios2|D_iw\(30),
	combout => \inst|nios2|F_iw_a_rf[3]~3_combout\);

-- Location: LCCOMB_X11_Y16_N10
\inst|nios2|F_iw[31]~36\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst|nios2|kernel_nios2_ic_data|the_altsyncram|auto_generated|q_b\(31),
	datad => \inst|nios2|F_iw[16]~7_combout\,
	combout => \inst|nios2|F_iw[31]~36_combout\);

-- Location: FF_X11_Y16_N11
\inst|nios2|D_iw[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|F_iw[31]~36_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|nios2|F_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|D_iw\(31));

-- Location: LCCOMB_X11_Y16_N16
\inst|nios2|F_iw_a_rf[4]~4\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|kernel_nios2_ic_data|the_altsyncram|auto_generated|q_b\(31),
	datac => \inst|nios2|F_stall~combout\,
	datad => \inst|nios2|D_iw\(31),
	combout => \inst|nios2|F_iw_a_rf[4]~4_combout\);

-- Location: LCCOMB_X25_Y13_N18
\inst|rsp_xbar_mux_001|src_payload~54\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|rsp_xbar_mux_001|src_payload~54_combout\ = (\inst|nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][84]~q\ & (\inst|nios2_jtag_debug_module_translator|read_latency_shift_reg\(0) & 
-- \inst|nios2_jtag_debug_module_translator|av_readdata_pre\(18)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][84]~q\,
	datac => \inst|nios2_jtag_debug_module_translator|read_latency_shift_reg\(0),
	datad => \inst|nios2_jtag_debug_module_translator|av_readdata_pre\(18),
	combout => \inst|rsp_xbar_mux_001|src_payload~54_combout\);

-- Location: LCCOMB_X25_Y13_N10
\inst|rsp_xbar_mux_001|src_payload~56\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|rsp_xbar_mux_001|src_payload~56_combout\ = (\inst|rsp_xbar_mux_001|src_payload~55_combout\) # ((\inst|rsp_xbar_mux_001|src_payload~54_combout\) # ((\inst|rsp_xbar_mux_001|src_payload~3_combout\ & \inst|sdram|za_data\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|rsp_xbar_mux_001|src_payload~55_combout\,
	datab => \inst|rsp_xbar_mux_001|src_payload~3_combout\,
	datac => \inst|sdram|za_data\(2),
	datad => \inst|rsp_xbar_mux_001|src_payload~54_combout\,
	combout => \inst|rsp_xbar_mux_001|src_payload~56_combout\);

-- Location: FF_X25_Y13_N11
\inst|nios2|d_readdata_d1[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|rsp_xbar_mux_001|src_payload~56_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|d_readdata_d1\(18));

-- Location: LCCOMB_X25_Y6_N14
\inst|jtag_uart|av_readdata[2]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|jtag_uart|av_readdata[2]~6_combout\ = (\inst|jtag_uart|read_0~q\ & \inst|jtag_uart|the_kernel_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|q_b\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|jtag_uart|read_0~q\,
	datad => \inst|jtag_uart|the_kernel_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|q_b\(2),
	combout => \inst|jtag_uart|av_readdata[2]~6_combout\);

-- Location: FF_X25_Y6_N15
\inst|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|jtag_uart|av_readdata[2]~6_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(2));

-- Location: LCCOMB_X25_Y13_N14
\inst|rsp_xbar_mux_001|src_data[2]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|rsp_xbar_mux_001|src_data[2]~1_combout\ = (\inst|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg\(0) & ((\inst|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(2)) # 
-- ((\inst|sysid_control_slave_translator|read_latency_shift_reg\(0) & \inst|sysid_control_slave_translator|av_readdata_pre\(30))))) # (!\inst|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg\(0) & 
-- (\inst|sysid_control_slave_translator|read_latency_shift_reg\(0) & ((\inst|sysid_control_slave_translator|av_readdata_pre\(30)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg\(0),
	datab => \inst|sysid_control_slave_translator|read_latency_shift_reg\(0),
	datac => \inst|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(2),
	datad => \inst|sysid_control_slave_translator|av_readdata_pre\(30),
	combout => \inst|rsp_xbar_mux_001|src_data[2]~1_combout\);

-- Location: LCCOMB_X25_Y13_N8
\inst|nios2_jtag_debug_module_translator|av_readdata_pre[2]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|nios2_jtag_debug_module_translator|av_readdata_pre[2]~3_combout\ = (\inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_avalon_reg|Equal0~3_combout\ & (\inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_oci_debug|monitor_go~q\)) 
-- # (!\inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_avalon_reg|Equal0~3_combout\ & ((\inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_avalon_reg|oci_reg_readdata~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_oci_debug|monitor_go~q\,
	datab => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_avalon_reg|oci_reg_readdata~0_combout\,
	datad => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_avalon_reg|Equal0~3_combout\,
	combout => \inst|nios2_jtag_debug_module_translator|av_readdata_pre[2]~3_combout\);

-- Location: LCCOMB_X19_Y7_N26
\inst|nios2|A_st_data[7]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|nios2|M_st_data\(7),
	combout => \inst|nios2|A_st_data[7]~feeder_combout\);

-- Location: FF_X19_Y7_N27
\inst|nios2|A_st_data[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|A_st_data[7]~feeder_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|nios2|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|A_st_data\(7));

-- Location: LCCOMB_X19_Y7_N30
\inst|nios2|d_writedata[7]~12\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|M_st_data\(7),
	datab => \inst|nios2|A_st_data\(7),
	datad => \inst|nios2|A_mem_bypass_pending~combout\,
	combout => \inst|nios2|d_writedata[7]~12_combout\);

-- Location: LCCOMB_X12_Y17_N6
\inst|nios2|D_regnum_b_cmp_F~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010000100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|D_dst_regnum[2]~5_combout\,
	datab => \inst|nios2|D_dst_regnum[3]~4_combout\,
	datac => \inst|nios2|kernel_nios2_ic_data|the_altsyncram|auto_generated|q_b\(24),
	datad => \inst|nios2|kernel_nios2_ic_data|the_altsyncram|auto_generated|q_b\(25),
	combout => \inst|nios2|D_regnum_b_cmp_F~1_combout\);

-- Location: LCCOMB_X12_Y16_N18
\inst|nios2|D_regnum_b_cmp_F~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010000100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|D_dst_regnum[1]~1_combout\,
	datab => \inst|nios2|D_dst_regnum[0]~6_combout\,
	datac => \inst|nios2|kernel_nios2_ic_data|the_altsyncram|auto_generated|q_b\(23),
	datad => \inst|nios2|kernel_nios2_ic_data|the_altsyncram|auto_generated|q_b\(22),
	combout => \inst|nios2|D_regnum_b_cmp_F~0_combout\);

-- Location: LCCOMB_X12_Y16_N12
\inst|nios2|D_regnum_b_cmp_F~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|kernel_nios2_ic_data|the_altsyncram|auto_generated|q_b\(26),
	datab => \inst|nios2|D_dst_regnum[4]~3_combout\,
	datac => \inst|nios2|D_regnum_b_cmp_F~1_combout\,
	datad => \inst|nios2|D_regnum_b_cmp_F~0_combout\,
	combout => \inst|nios2|D_regnum_b_cmp_F~2_combout\);

-- Location: LCCOMB_X12_Y16_N26
\inst|nios2|D_regnum_b_cmp_F~3\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|nios2|D_wr_dst_reg~0_combout\,
	datac => \inst|nios2|D_ctrl_ignore_dst~q\,
	datad => \inst|nios2|D_regnum_b_cmp_F~2_combout\,
	combout => \inst|nios2|D_regnum_b_cmp_F~3_combout\);

-- Location: FF_X12_Y16_N27
\inst|nios2|E_regnum_b_cmp_D\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|D_regnum_b_cmp_F~3_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sclr => \inst|nios2|ALT_INV_F_stall~combout\,
	ena => \inst|nios2|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|E_regnum_b_cmp_D~q\);

-- Location: FF_X17_Y16_N1
\inst|nios2|M_alu_result[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|E_alu_result\(25),
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|nios2|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|M_alu_result\(25));

-- Location: LCCOMB_X13_Y13_N8
\inst|nios2|D_ctrl_shift_right_arith~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|nios2|D_iw\(14),
	datad => \inst|nios2|D_iw\(15),
	combout => \inst|nios2|D_ctrl_shift_right_arith~0_combout\);

-- Location: LCCOMB_X13_Y13_N16
\inst|nios2|D_ctrl_shift_right_arith~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|Equal171~1_combout\,
	datab => \inst|nios2|D_ctrl_shift_right_arith~0_combout\,
	datac => \inst|nios2|D_iw\(16),
	datad => \inst|nios2|Equal154~6_combout\,
	combout => \inst|nios2|D_ctrl_shift_right_arith~1_combout\);

-- Location: FF_X13_Y13_N17
\inst|nios2|E_ctrl_shift_right_arith\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|D_ctrl_shift_right_arith~1_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|nios2|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|E_ctrl_shift_right_arith~q\);

-- Location: LCCOMB_X25_Y17_N28
\inst|nios2|E_rot_fill_bit~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|nios2|E_src1\(31),
	datad => \inst|nios2|E_ctrl_shift_right_arith~q\,
	combout => \inst|nios2|E_rot_fill_bit~0_combout\);

-- Location: FF_X25_Y17_N29
\inst|nios2|M_rot_fill_bit\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|E_rot_fill_bit~0_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|nios2|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|M_rot_fill_bit~q\);

-- Location: LCCOMB_X25_Y17_N10
\inst|nios2|A_rot_fill_bit~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|nios2|M_rot_fill_bit~q\,
	combout => \inst|nios2|A_rot_fill_bit~feeder_combout\);

-- Location: FF_X25_Y17_N11
\inst|nios2|A_rot_fill_bit\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|A_rot_fill_bit~feeder_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|nios2|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|A_rot_fill_bit~q\);

-- Location: LCCOMB_X26_Y18_N12
\inst|nios2|E_rot_pass0~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|E_ctrl_rot~q\,
	datab => \inst|nios2|E_ctrl_shift_rot_right~q\,
	datac => \inst|nios2|E_src2\(3),
	datad => \inst|nios2|E_src2\(4),
	combout => \inst|nios2|E_rot_pass0~0_combout\);

-- Location: FF_X26_Y18_N13
\inst|nios2|M_rot_pass0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|E_rot_pass0~0_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|nios2|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|M_rot_pass0~q\);

-- Location: FF_X25_Y18_N7
\inst|nios2|A_rot_pass0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \inst|nios2|M_rot_pass0~q\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \inst|nios2|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|A_rot_pass0~q\);

-- Location: LCCOMB_X24_Y18_N4
\inst|nios2|E_rot_mask[5]~6\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|E_src2\(0),
	datab => \inst|nios2|E_ctrl_shift_rot_right~q\,
	datac => \inst|nios2|E_src2\(2),
	datad => \inst|nios2|E_src2\(1),
	combout => \inst|nios2|E_rot_mask[5]~6_combout\);

-- Location: FF_X24_Y18_N5
\inst|nios2|M_rot_mask[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|E_rot_mask[5]~6_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|nios2|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|M_rot_mask\(5));

-- Location: FF_X25_Y18_N23
\inst|nios2|A_rot_mask[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \inst|nios2|M_rot_mask\(5),
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \inst|nios2|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|A_rot_mask\(5));

-- Location: LCCOMB_X26_Y18_N10
\inst|nios2|E_rot_sel_fill0~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|nios2|E_ctrl_shift_rot_left~q\,
	datac => \inst|nios2|E_src2\(3),
	datad => \inst|nios2|E_src2\(4),
	combout => \inst|nios2|E_rot_sel_fill0~0_combout\);

-- Location: FF_X26_Y18_N11
\inst|nios2|M_rot_sel_fill0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|E_rot_sel_fill0~0_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|nios2|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|M_rot_sel_fill0~q\);

-- Location: FF_X25_Y18_N5
\inst|nios2|A_rot_sel_fill0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \inst|nios2|M_rot_sel_fill0~q\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \inst|nios2|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|A_rot_sel_fill0~q\);

-- Location: LCCOMB_X25_Y18_N22
\inst|nios2|A_shift_rot_result~12\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|nios2|A_rot_pass0~q\,
	datac => \inst|nios2|A_rot_mask\(5),
	datad => \inst|nios2|A_rot_sel_fill0~q\,
	combout => \inst|nios2|A_shift_rot_result~12_combout\);

-- Location: LCCOMB_X18_Y21_N0
\inst|nios2|A_shift_rot_result~13\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|A_rot\(5),
	datac => \inst|nios2|A_rot_fill_bit~q\,
	datad => \inst|nios2|A_shift_rot_result~12_combout\,
	combout => \inst|nios2|A_shift_rot_result~13_combout\);

-- Location: FF_X18_Y21_N1
\inst|nios2|A_shift_rot_result[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|A_shift_rot_result~13_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|A_shift_rot_result\(5));

-- Location: LCCOMB_X23_Y15_N28
\inst|nios2|A_wr_data_unfiltered[5]~38\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|A_mul_result\(5),
	datab => \inst|nios2|A_shift_rot_result\(5),
	datac => \inst|nios2|A_ctrl_mul_lsw~q\,
	datad => \inst|nios2|A_ctrl_shift_rot~q\,
	combout => \inst|nios2|A_wr_data_unfiltered[5]~38_combout\);

-- Location: LCCOMB_X28_Y13_N16
\inst|rsp_xbar_mux_001|src_payload~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|rsp_xbar_mux_001|src_payload~38_combout\ = (\inst|nios2_jtag_debug_module_translator|av_readdata_pre\(21) & (\inst|nios2_jtag_debug_module_translator|read_latency_shift_reg\(0) & 
-- \inst|nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][84]~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_jtag_debug_module_translator|av_readdata_pre\(21),
	datab => \inst|nios2_jtag_debug_module_translator|read_latency_shift_reg\(0),
	datad => \inst|nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][84]~q\,
	combout => \inst|rsp_xbar_mux_001|src_payload~38_combout\);

-- Location: LCCOMB_X26_Y6_N10
\inst|jtag_uart|the_kernel_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|jtag_uart|the_kernel_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~combout\ = (\inst|jtag_uart|the_kernel_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~COUT\ & 
-- (\inst|jtag_uart|the_kernel_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(4) & ((VCC)))) # (!\inst|jtag_uart|the_kernel_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~COUT\ 
-- & (\inst|jtag_uart|the_kernel_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(4) $ (((VCC) # (!\inst|jtag_uart|fifo_wr~q\)))))
-- \inst|jtag_uart|the_kernel_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~COUT\ = CARRY((!\inst|jtag_uart|the_kernel_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~COUT\ & 
-- (\inst|jtag_uart|the_kernel_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(4) $ (!\inst|jtag_uart|fifo_wr~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|jtag_uart|the_kernel_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(4),
	datab => \inst|jtag_uart|fifo_wr~q\,
	datad => VCC,
	cin => \inst|jtag_uart|the_kernel_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~COUT\,
	combout => \inst|jtag_uart|the_kernel_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~combout\,
	cout => \inst|jtag_uart|the_kernel_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~COUT\);

-- Location: LCCOMB_X26_Y6_N12
\inst|jtag_uart|the_kernel_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|jtag_uart|the_kernel_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5~combout\ = \inst|jtag_uart|the_kernel_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(5) $ 
-- (\inst|jtag_uart|the_kernel_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~COUT\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst|jtag_uart|the_kernel_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(5),
	cin => \inst|jtag_uart|the_kernel_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~COUT\,
	combout => \inst|jtag_uart|the_kernel_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5~combout\);

-- Location: FF_X26_Y6_N13
\inst|jtag_uart|the_kernel_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|jtag_uart|the_kernel_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5~combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|jtag_uart|the_kernel_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|_~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|jtag_uart|the_kernel_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(5));

-- Location: FF_X26_Y6_N11
\inst|jtag_uart|the_kernel_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|jtag_uart|the_kernel_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|jtag_uart|the_kernel_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|_~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|jtag_uart|the_kernel_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(4));

-- Location: LCCOMB_X25_Y6_N0
\inst|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[16]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[16]~7_combout\ = \inst|jtag_uart|the_kernel_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(0) $ (GND)
-- \inst|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[16]~8\ = CARRY(!\inst|jtag_uart|the_kernel_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101001010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|jtag_uart|the_kernel_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(0),
	datad => VCC,
	combout => \inst|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[16]~7_combout\,
	cout => \inst|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[16]~8\);

-- Location: LCCOMB_X25_Y6_N2
\inst|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[17]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[17]~9_combout\ = (\inst|jtag_uart|the_kernel_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(1) & 
-- ((\inst|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[16]~8\) # (GND))) # (!\inst|jtag_uart|the_kernel_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(1) & 
-- (!\inst|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[16]~8\))
-- \inst|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[17]~10\ = CARRY((\inst|jtag_uart|the_kernel_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(1)) # 
-- (!\inst|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[16]~8\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|jtag_uart|the_kernel_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(1),
	datad => VCC,
	cin => \inst|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[16]~8\,
	combout => \inst|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[17]~9_combout\,
	cout => \inst|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[17]~10\);

-- Location: LCCOMB_X25_Y6_N30
\inst|jtag_uart|the_kernel_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|jtag_uart|the_kernel_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5~combout\ = \inst|jtag_uart|the_kernel_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(5) $ 
-- (\inst|jtag_uart|the_kernel_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~COUT\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|jtag_uart|the_kernel_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(5),
	cin => \inst|jtag_uart|the_kernel_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~COUT\,
	combout => \inst|jtag_uart|the_kernel_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5~combout\);

-- Location: FF_X25_Y6_N31
\inst|jtag_uart|the_kernel_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|jtag_uart|the_kernel_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5~combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|jtag_uart|the_kernel_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|jtag_uart|the_kernel_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(5));

-- Location: FF_X25_Y6_N11
\inst|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[21]~17_combout\,
	asdata => \inst|jtag_uart|the_kernel_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(5),
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst|jtag_uart|read_0~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(21));

-- Location: LCCOMB_X28_Y13_N18
\inst|rsp_xbar_mux_001|src_payload~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|rsp_xbar_mux_001|src_payload~39_combout\ = (\inst|sysid_control_slave_translator|read_latency_shift_reg\(0) & ((\inst|sysid_control_slave_translator|av_readdata_pre\(30)) # ((\inst|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg\(0) & 
-- \inst|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(21))))) # (!\inst|sysid_control_slave_translator|read_latency_shift_reg\(0) & (\inst|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg\(0) & 
-- ((\inst|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|sysid_control_slave_translator|read_latency_shift_reg\(0),
	datab => \inst|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg\(0),
	datac => \inst|sysid_control_slave_translator|av_readdata_pre\(30),
	datad => \inst|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(21),
	combout => \inst|rsp_xbar_mux_001|src_payload~39_combout\);

-- Location: LCCOMB_X28_Y13_N12
\inst|rsp_xbar_mux_001|src_payload~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|rsp_xbar_mux_001|src_payload~40_combout\ = (\inst|rsp_xbar_mux_001|src_payload~38_combout\) # ((\inst|rsp_xbar_mux_001|src_payload~39_combout\) # ((\inst|sdram|za_data\(5) & \inst|rsp_xbar_mux_001|src_payload~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|sdram|za_data\(5),
	datab => \inst|rsp_xbar_mux_001|src_payload~38_combout\,
	datac => \inst|rsp_xbar_mux_001|src_payload~3_combout\,
	datad => \inst|rsp_xbar_mux_001|src_payload~39_combout\,
	combout => \inst|rsp_xbar_mux_001|src_payload~40_combout\);

-- Location: FF_X28_Y13_N13
\inst|nios2|d_readdata_d1[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|rsp_xbar_mux_001|src_payload~40_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|d_readdata_d1\(21));

-- Location: LCCOMB_X24_Y12_N8
\inst|nios2|A_slow_inst_result[5]~5\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|A_ld_align_sh16~q\,
	datab => \inst|nios2|d_readdata_d1\(5),
	datad => \inst|nios2|d_readdata_d1\(21),
	combout => \inst|nios2|A_slow_inst_result[5]~5_combout\);

-- Location: LCCOMB_X26_Y11_N30
\inst|width_adapter_001|data_reg~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|width_adapter_001|data_reg~10_combout\ = (!\inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][83]~q\ & (!\inst|sdram_s1_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[1]~0_combout\ & 
-- ((\inst|sdram|za_data\(13)) # (\inst|width_adapter_001|data_reg\(13)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|sdram|za_data\(13),
	datab => \inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][83]~q\,
	datac => \inst|width_adapter_001|data_reg\(13),
	datad => \inst|sdram_s1_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[1]~0_combout\,
	combout => \inst|width_adapter_001|data_reg~10_combout\);

-- Location: FF_X26_Y11_N31
\inst|width_adapter_001|data_reg[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|width_adapter_001|data_reg~10_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|sdram_s1_translator_avalon_universal_slave_0_agent|rp_valid~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|width_adapter_001|data_reg\(13));

-- Location: LCCOMB_X26_Y11_N8
\inst|width_adapter_001|out_data[13]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|width_adapter_001|out_data\(13) = (\inst|width_adapter_001|data_reg\(13)) # ((\inst|sdram|za_data\(13) & !\inst|sdram_s1_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[1]~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|sdram|za_data\(13),
	datac => \inst|width_adapter_001|data_reg\(13),
	datad => \inst|sdram_s1_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[1]~0_combout\,
	combout => \inst|width_adapter_001|out_data\(13));

-- Location: LCCOMB_X26_Y11_N2
\inst|rsp_xbar_mux_001|src_payload~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|rsp_xbar_mux_001|src_payload~41_combout\ = (\inst|nios2_jtag_debug_module_translator|av_readdata_pre\(13) & (\inst|nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][84]~q\ & 
-- \inst|nios2_jtag_debug_module_translator|read_latency_shift_reg\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_jtag_debug_module_translator|av_readdata_pre\(13),
	datab => \inst|nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][84]~q\,
	datad => \inst|nios2_jtag_debug_module_translator|read_latency_shift_reg\(0),
	combout => \inst|rsp_xbar_mux_001|src_payload~41_combout\);

-- Location: LCCOMB_X26_Y11_N10
\inst|rsp_xbar_mux_001|src_payload~43\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|rsp_xbar_mux_001|src_payload~43_combout\ = (\inst|rsp_xbar_mux_001|src_payload~42_combout\) # ((\inst|rsp_xbar_mux_001|src_payload~41_combout\) # ((\inst|rsp_xbar_demux_001|src1_valid~0_combout\ & \inst|width_adapter_001|out_data\(13))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|rsp_xbar_mux_001|src_payload~42_combout\,
	datab => \inst|rsp_xbar_demux_001|src1_valid~0_combout\,
	datac => \inst|width_adapter_001|out_data\(13),
	datad => \inst|rsp_xbar_mux_001|src_payload~41_combout\,
	combout => \inst|rsp_xbar_mux_001|src_payload~43_combout\);

-- Location: FF_X26_Y11_N11
\inst|nios2|d_readdata_d1[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|rsp_xbar_mux_001|src_payload~43_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|d_readdata_d1\(13));

-- Location: LCCOMB_X16_Y8_N6
\inst|nios2|Equal184~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|E_iw\(0),
	datab => \inst|nios2|E_iw\(3),
	datac => \inst|nios2|E_iw\(1),
	datad => \inst|nios2|E_iw\(4),
	combout => \inst|nios2|Equal184~0_combout\);

-- Location: FF_X16_Y8_N7
\inst|nios2|M_ctrl_ld8\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|Equal184~0_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|nios2|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|M_ctrl_ld8~q\);

-- Location: LCCOMB_X24_Y12_N6
\inst|nios2|M_ld_align_sh16~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|M_ctrl_ld16~q\,
	datac => \inst|nios2|M_alu_result\(1),
	datad => \inst|nios2|M_ctrl_ld8~q\,
	combout => \inst|nios2|M_ld_align_sh16~0_combout\);

-- Location: FF_X24_Y12_N7
\inst|nios2|A_ld_align_sh16\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|M_ld_align_sh16~0_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|nios2|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|A_ld_align_sh16~q\);

-- Location: LCCOMB_X25_Y12_N18
\inst|nios2|A_slow_inst_result[13]~13\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|d_readdata_d1\(29),
	datab => \inst|nios2|d_readdata_d1\(13),
	datad => \inst|nios2|A_ld_align_sh16~q\,
	combout => \inst|nios2|A_slow_inst_result[13]~13_combout\);

-- Location: LCCOMB_X24_Y12_N0
\inst|nios2|M_ld_align_sh8~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|M_ctrl_ld8~q\,
	datad => \inst|nios2|M_alu_result\(0),
	combout => \inst|nios2|M_ld_align_sh8~0_combout\);

-- Location: FF_X24_Y12_N1
\inst|nios2|A_ld_align_sh8\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|M_ld_align_sh8~0_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|nios2|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|A_ld_align_sh8~q\);

-- Location: LCCOMB_X16_Y8_N18
\inst|nios2|E_ctrl_ld_bypass~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|E_iw\(1),
	datab => \inst|nios2|E_iw\(2),
	datac => \inst|nios2|E_iw\(4),
	datad => \inst|nios2|E_iw\(0),
	combout => \inst|nios2|E_ctrl_ld_bypass~0_combout\);

-- Location: LCCOMB_X21_Y8_N2
\inst|nios2|E_ctrl_ld_bypass~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|E_iw\(5),
	datac => \inst|nios2|Add17|auto_generated|result_int[32]~64_combout\,
	datad => \inst|nios2|E_ctrl_ld_bypass~0_combout\,
	combout => \inst|nios2|E_ctrl_ld_bypass~1_combout\);

-- Location: FF_X21_Y8_N3
\inst|nios2|M_ctrl_ld_bypass\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|E_ctrl_ld_bypass~1_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|nios2|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|M_ctrl_ld_bypass~q\);

-- Location: FF_X19_Y8_N3
\inst|nios2|A_ctrl_ld_bypass\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \inst|nios2|M_ctrl_ld_bypass~q\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \inst|nios2|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|A_ctrl_ld_bypass~q\);

-- Location: LCCOMB_X19_Y8_N28
\inst|nios2|A_slow_inst_result_en~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|A_dc_fill_byte_en~1_combout\,
	datac => \inst|nios2|A_ctrl_ld_bypass~q\,
	datad => \inst|nios2|d_readdatavalid_d1~q\,
	combout => \inst|nios2|A_slow_inst_result_en~0_combout\);

-- Location: FF_X24_Y12_N9
\inst|nios2|A_slow_inst_result[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|A_slow_inst_result[5]~5_combout\,
	asdata => \inst|nios2|A_slow_inst_result[13]~13_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst|nios2|A_ld_align_sh8~q\,
	ena => \inst|nios2|A_slow_inst_result_en~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|A_slow_inst_result\(5));

-- Location: LCCOMB_X19_Y15_N28
\inst|nios2|D_src2[21]~41\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|D_ctrl_hi_imm16~q\,
	datab => \inst|nios2|D_iw\(11),
	datac => \inst|nios2|D_ctrl_unsigned_lo_imm16~q\,
	datad => \inst|nios2|D_iw\(21),
	combout => \inst|nios2|D_src2[21]~41_combout\);

-- Location: LCCOMB_X19_Y15_N4
\inst|nios2|D_src2[30]~22\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111011100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|D_ctrl_unsigned_lo_imm16~q\,
	datab => \inst|nios2|D_ctrl_hi_imm16~q\,
	datad => \inst|nios2|D_ctrl_src2_choose_imm~q\,
	combout => \inst|nios2|D_src2[30]~22_combout\);

-- Location: LCCOMB_X25_Y11_N4
\inst|rsp_xbar_mux_001|src_payload~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|rsp_xbar_mux_001|src_payload~28_combout\ = (\inst|nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][84]~q\ & (\inst|nios2_jtag_debug_module_translator|read_latency_shift_reg\(0) & 
-- \inst|nios2_jtag_debug_module_translator|av_readdata_pre\(22)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][84]~q\,
	datac => \inst|nios2_jtag_debug_module_translator|read_latency_shift_reg\(0),
	datad => \inst|nios2_jtag_debug_module_translator|av_readdata_pre\(22),
	combout => \inst|rsp_xbar_mux_001|src_payload~28_combout\);

-- Location: LCCOMB_X25_Y11_N26
\inst|rsp_xbar_mux_001|src_payload~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|rsp_xbar_mux_001|src_payload~30_combout\ = (\inst|rsp_xbar_mux_001|src_payload~29_combout\) # ((\inst|rsp_xbar_mux_001|src_payload~28_combout\) # ((\inst|sdram|za_data\(6) & \inst|rsp_xbar_mux_001|src_payload~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|rsp_xbar_mux_001|src_payload~29_combout\,
	datab => \inst|sdram|za_data\(6),
	datac => \inst|rsp_xbar_mux_001|src_payload~28_combout\,
	datad => \inst|rsp_xbar_mux_001|src_payload~3_combout\,
	combout => \inst|rsp_xbar_mux_001|src_payload~30_combout\);

-- Location: FF_X25_Y11_N27
\inst|nios2|d_readdata_d1[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|rsp_xbar_mux_001|src_payload~30_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|d_readdata_d1\(22));

-- Location: LCCOMB_X23_Y12_N20
\inst|nios2|A_slow_inst_result[6]~6\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|A_ld_align_sh16~q\,
	datab => \inst|nios2|d_readdata_d1\(22),
	datad => \inst|nios2|d_readdata_d1\(6),
	combout => \inst|nios2|A_slow_inst_result[6]~6_combout\);

-- Location: LCCOMB_X26_Y11_N0
\inst|rsp_xbar_mux_001|src_payload~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|rsp_xbar_mux_001|src_payload~33_combout\ = (\inst|rsp_xbar_demux|src1_valid~combout\ & ((\inst|nios2_jtag_debug_module_translator|av_readdata_pre\(30)) # ((\inst|sysid_control_slave_translator|read_latency_shift_reg\(0) & 
-- \inst|sysid_control_slave_translator|av_readdata_pre\(30))))) # (!\inst|rsp_xbar_demux|src1_valid~combout\ & (\inst|sysid_control_slave_translator|read_latency_shift_reg\(0) & (\inst|sysid_control_slave_translator|av_readdata_pre\(30))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|rsp_xbar_demux|src1_valid~combout\,
	datab => \inst|sysid_control_slave_translator|read_latency_shift_reg\(0),
	datac => \inst|sysid_control_slave_translator|av_readdata_pre\(30),
	datad => \inst|nios2_jtag_debug_module_translator|av_readdata_pre\(30),
	combout => \inst|rsp_xbar_mux_001|src_payload~33_combout\);

-- Location: LCCOMB_X26_Y11_N16
\inst|rsp_xbar_mux_001|src_payload~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|rsp_xbar_mux_001|src_payload~34_combout\ = (\inst|rsp_xbar_mux_001|src_payload~33_combout\) # ((\inst|rsp_xbar_mux_001|src_payload~3_combout\ & \inst|sdram|za_data\(14)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|rsp_xbar_mux_001|src_payload~3_combout\,
	datac => \inst|sdram|za_data\(14),
	datad => \inst|rsp_xbar_mux_001|src_payload~33_combout\,
	combout => \inst|rsp_xbar_mux_001|src_payload~34_combout\);

-- Location: FF_X26_Y11_N17
\inst|nios2|d_readdata_d1[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|rsp_xbar_mux_001|src_payload~34_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|d_readdata_d1\(30));

-- Location: LCCOMB_X25_Y12_N8
\inst|nios2|A_slow_inst_result[14]~14\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|d_readdata_d1\(14),
	datab => \inst|nios2|d_readdata_d1\(30),
	datad => \inst|nios2|A_ld_align_sh16~q\,
	combout => \inst|nios2|A_slow_inst_result[14]~14_combout\);

-- Location: FF_X23_Y12_N21
\inst|nios2|A_slow_inst_result[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|A_slow_inst_result[6]~6_combout\,
	asdata => \inst|nios2|A_slow_inst_result[14]~14_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst|nios2|A_ld_align_sh8~q\,
	ena => \inst|nios2|A_slow_inst_result_en~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|A_slow_inst_result\(6));

-- Location: FF_X17_Y19_N31
\inst|nios2|D_pc[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \inst|nios2|F_pc\(10),
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \inst|nios2|F_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|D_pc\(10));

-- Location: LCCOMB_X13_Y18_N24
\inst|nios2|D_br_taken_waddr_partial[9]~29\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|kernel_nios2_ic_data|the_altsyncram|auto_generated|q_b\(17),
	datab => \inst|nios2|F_pc_plus_one[9]~18_combout\,
	datad => VCC,
	cin => \inst|nios2|D_br_taken_waddr_partial[8]~28\,
	combout => \inst|nios2|D_br_taken_waddr_partial[9]~29_combout\,
	cout => \inst|nios2|D_br_taken_waddr_partial[9]~30\);

-- Location: LCCOMB_X13_Y18_N26
\inst|nios2|D_br_taken_waddr_partial[10]~31\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \inst|nios2|D_br_taken_waddr_partial[9]~30\,
	combout => \inst|nios2|D_br_taken_waddr_partial[10]~31_combout\);

-- Location: FF_X13_Y18_N27
\inst|nios2|D_br_taken_waddr_partial[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|D_br_taken_waddr_partial[10]~31_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|nios2|F_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|D_br_taken_waddr_partial\(10));

-- Location: LCCOMB_X12_Y19_N0
\inst|nios2|Add1~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|nios2|D_br_taken_waddr_partial\(10),
	datad => VCC,
	cout => \inst|nios2|Add1~1_cout\);

-- Location: LCCOMB_X12_Y19_N2
\inst|nios2|Add1~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|D_pc_plus_one\(10),
	datab => \inst|nios2|D_iw\(18),
	datad => VCC,
	cin => \inst|nios2|Add1~1_cout\,
	combout => \inst|nios2|Add1~2_combout\,
	cout => \inst|nios2|Add1~3\);

-- Location: LCCOMB_X17_Y19_N30
\inst|nios2|F_pc_nxt~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|F_pc[24]~1_combout\,
	datab => \inst|nios2|F_pc[24]~0_combout\,
	datac => \inst|nios2|D_pc\(10),
	datad => \inst|nios2|Add1~2_combout\,
	combout => \inst|nios2|F_pc_nxt~0_combout\);

-- Location: LCCOMB_X16_Y19_N8
\inst|nios2|F_pc_nxt~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|F_pc_plus_one[10]~20_combout\,
	datab => \inst|nios2|D_iw\(16),
	datac => \inst|nios2|F_pc[24]~0_combout\,
	datad => \inst|nios2|F_pc_nxt~0_combout\,
	combout => \inst|nios2|F_pc_nxt~1_combout\);

-- Location: LCCOMB_X16_Y19_N16
\inst|nios2|F_pc_nxt~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|E_valid_jmp_indirect~q\,
	datab => \inst|nios2|F_pc_nxt~1_combout\,
	datad => \inst|nios2|E_src1\(12),
	combout => \inst|nios2|F_pc_nxt~2_combout\);

-- Location: LCCOMB_X13_Y20_N28
\inst|nios2|F_pc_plus_one[10]~20\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst|nios2|F_pc\(10),
	datad => VCC,
	cin => \inst|nios2|F_pc_plus_one[9]~19\,
	combout => \inst|nios2|F_pc_plus_one[10]~20_combout\,
	cout => \inst|nios2|F_pc_plus_one[10]~21\);

-- Location: FF_X13_Y20_N29
\inst|nios2|D_pc_plus_one[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|F_pc_plus_one[10]~20_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|nios2|F_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|D_pc_plus_one\(10));

-- Location: LCCOMB_X14_Y19_N18
\inst|nios2|D_extra_pc[10]~14\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|Add1~2_combout\,
	datab => \inst|nios2|D_bht_data\(1),
	datac => \inst|nios2|D_pc_plus_one\(10),
	datad => \inst|nios2|E_ctrl_br_cond_nxt~1_combout\,
	combout => \inst|nios2|D_extra_pc[10]~14_combout\);

-- Location: FF_X14_Y19_N19
\inst|nios2|E_extra_pc[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|D_extra_pc[10]~14_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|nios2|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|E_extra_pc\(10));

-- Location: LCCOMB_X19_Y20_N8
\inst|nios2|M_pipe_flush_waddr_nxt[10]~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|E_ctrl_break~q\,
	datab => \inst|nios2|E_ctrl_exception~q\,
	datac => \inst|nios2|E_extra_pc\(10),
	datad => \inst|nios2|E_ctrl_crst~q\,
	combout => \inst|nios2|M_pipe_flush_waddr_nxt[10]~0_combout\);

-- Location: LCCOMB_X16_Y20_N20
\inst|nios2|M_pipe_flush_waddr[10]~10\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|E_ctrl_jmp_indirect~q\,
	datab => \inst|nios2|E_src1\(12),
	datad => \inst|nios2|M_pipe_flush_waddr_nxt[10]~0_combout\,
	combout => \inst|nios2|M_pipe_flush_waddr[10]~10_combout\);

-- Location: LCCOMB_X16_Y20_N26
\inst|nios2|E_pc[10]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst|nios2|D_pc\(10),
	combout => \inst|nios2|E_pc[10]~feeder_combout\);

-- Location: FF_X16_Y20_N27
\inst|nios2|E_pc[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|E_pc[10]~feeder_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|nios2|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|E_pc\(10));

-- Location: FF_X16_Y20_N21
\inst|nios2|M_pipe_flush_waddr[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|M_pipe_flush_waddr[10]~10_combout\,
	asdata => \inst|nios2|E_pc\(10),
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst|nios2|E_hbreak_req~combout\,
	ena => \inst|nios2|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|M_pipe_flush_waddr\(10));

-- Location: FF_X16_Y19_N17
\inst|nios2|F_pc[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|F_pc_nxt~2_combout\,
	asdata => \inst|nios2|M_pipe_flush_waddr\(10),
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst|nios2|ALT_INV_M_pipe_flush~q\,
	ena => \inst|nios2|F_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|F_pc\(10));

-- Location: LCCOMB_X13_Y20_N30
\inst|nios2|F_pc_plus_one[11]~22\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|F_pc\(11),
	datad => VCC,
	cin => \inst|nios2|F_pc_plus_one[10]~21\,
	combout => \inst|nios2|F_pc_plus_one[11]~22_combout\,
	cout => \inst|nios2|F_pc_plus_one[11]~23\);

-- Location: FF_X13_Y20_N31
\inst|nios2|D_pc_plus_one[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|F_pc_plus_one[11]~22_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|nios2|F_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|D_pc_plus_one\(11));

-- Location: LCCOMB_X12_Y19_N4
\inst|nios2|Add1~4\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|D_iw\(19),
	datab => \inst|nios2|D_pc_plus_one\(11),
	datad => VCC,
	cin => \inst|nios2|Add1~3\,
	combout => \inst|nios2|Add1~4_combout\,
	cout => \inst|nios2|Add1~5\);

-- Location: LCCOMB_X14_Y18_N14
\inst|nios2|D_extra_pc[11]~13\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|D_bht_data\(1),
	datab => \inst|nios2|Add1~4_combout\,
	datac => \inst|nios2|D_pc_plus_one\(11),
	datad => \inst|nios2|E_ctrl_br_cond_nxt~1_combout\,
	combout => \inst|nios2|D_extra_pc[11]~13_combout\);

-- Location: FF_X14_Y18_N15
\inst|nios2|E_extra_pc[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|D_extra_pc[11]~13_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|nios2|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|E_extra_pc\(11));

-- Location: LCCOMB_X25_Y13_N26
\inst|rsp_xbar_demux|src1_valid\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|rsp_xbar_demux|src1_valid~combout\ = (\inst|nios2_jtag_debug_module_translator|read_latency_shift_reg\(0) & \inst|nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][84]~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst|nios2_jtag_debug_module_translator|read_latency_shift_reg\(0),
	datad => \inst|nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][84]~q\,
	combout => \inst|rsp_xbar_demux|src1_valid~combout\);

-- Location: LCCOMB_X26_Y12_N6
\inst|rsp_xbar_mux_001|src_payload~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|rsp_xbar_mux_001|src_payload~25_combout\ = (\inst|nios2_jtag_debug_module_translator|av_readdata_pre\(24) & ((\inst|rsp_xbar_demux|src1_valid~combout\) # ((\inst|sdram|za_data\(8) & \inst|rsp_xbar_mux_001|src_payload~3_combout\)))) # 
-- (!\inst|nios2_jtag_debug_module_translator|av_readdata_pre\(24) & (\inst|sdram|za_data\(8) & ((\inst|rsp_xbar_mux_001|src_payload~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_jtag_debug_module_translator|av_readdata_pre\(24),
	datab => \inst|sdram|za_data\(8),
	datac => \inst|rsp_xbar_demux|src1_valid~combout\,
	datad => \inst|rsp_xbar_mux_001|src_payload~3_combout\,
	combout => \inst|rsp_xbar_mux_001|src_payload~25_combout\);

-- Location: FF_X26_Y12_N7
\inst|nios2|d_readdata_d1[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|rsp_xbar_mux_001|src_payload~25_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|d_readdata_d1\(24));

-- Location: LCCOMB_X25_Y12_N4
\inst|nios2|A_slow_inst_result[8]~8\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|d_readdata_d1\(8),
	datab => \inst|nios2|d_readdata_d1\(24),
	datad => \inst|nios2|A_ld_align_sh16~q\,
	combout => \inst|nios2|A_slow_inst_result[8]~8_combout\);

-- Location: LCCOMB_X26_Y7_N0
\inst|jtag_uart|rvalid~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|jtag_uart|rvalid~0_combout\ = (\inst|jtag_uart|fifo_rd~0_combout\ & ((\inst|jtag_uart|the_kernel_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q\))) # (!\inst|jtag_uart|fifo_rd~0_combout\ & (\inst|jtag_uart|rvalid~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|jtag_uart|fifo_rd~0_combout\,
	datac => \inst|jtag_uart|rvalid~q\,
	datad => \inst|jtag_uart|the_kernel_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q\,
	combout => \inst|jtag_uart|rvalid~0_combout\);

-- Location: FF_X26_Y7_N1
\inst|jtag_uart|rvalid\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|jtag_uart|rvalid~0_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|jtag_uart|rvalid~q\);

-- Location: FF_X25_Y10_N17
\inst|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \inst|jtag_uart|rvalid~q\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(15));

-- Location: LCCOMB_X25_Y10_N16
\inst|rsp_xbar_mux_001|src_payload~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|rsp_xbar_mux_001|src_payload~12_combout\ = (\inst|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg\(0) & ((\inst|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(15)) # 
-- ((\inst|sysid_control_slave_translator|read_latency_shift_reg\(0) & \inst|sysid_control_slave_translator|av_readdata_pre\(30))))) # (!\inst|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg\(0) & 
-- (\inst|sysid_control_slave_translator|read_latency_shift_reg\(0) & ((\inst|sysid_control_slave_translator|av_readdata_pre\(30)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg\(0),
	datab => \inst|sysid_control_slave_translator|read_latency_shift_reg\(0),
	datac => \inst|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(15),
	datad => \inst|sysid_control_slave_translator|av_readdata_pre\(30),
	combout => \inst|rsp_xbar_mux_001|src_payload~12_combout\);

-- Location: LCCOMB_X17_Y11_N24
\inst|nios2|M_st_data[27]~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|E_src2_reg\(11),
	datab => \inst|nios2|E_src2_reg\(3),
	datad => \inst|nios2|Equal276~0_combout\,
	combout => \inst|nios2|M_st_data[27]~0_combout\);

-- Location: FF_X19_Y9_N27
\inst|nios2|M_st_data[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \inst|nios2|M_st_data[27]~0_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \inst|nios2|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|M_st_data\(11));

-- Location: LCCOMB_X19_Y7_N20
\inst|nios2|A_st_data[11]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst|nios2|M_st_data\(11),
	combout => \inst|nios2|A_st_data[11]~feeder_combout\);

-- Location: FF_X19_Y7_N21
\inst|nios2|A_st_data[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|A_st_data[11]~feeder_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|nios2|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|A_st_data\(11));

-- Location: LCCOMB_X19_Y7_N16
\inst|nios2|d_writedata[11]~8\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|A_mem_bypass_pending~combout\,
	datab => \inst|nios2|A_st_data\(11),
	datad => \inst|nios2|M_st_data\(11),
	combout => \inst|nios2|d_writedata[11]~8_combout\);

-- Location: LCCOMB_X22_Y16_N28
\inst|nios2|D_src2_reg[27]~61\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|D_src2_reg[27]~60_combout\,
	datab => \inst|nios2|D_src2_hazard_E~combout\,
	datac => \inst|nios2|Add17|auto_generated|result_int[28]~56_combout\,
	datad => \inst|nios2|E_alu_result~0_combout\,
	combout => \inst|nios2|D_src2_reg[27]~61_combout\);

-- Location: FF_X22_Y16_N29
\inst|nios2|E_src2_reg[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|D_src2_reg[27]~61_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|nios2|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|E_src2_reg\(27));

-- Location: FF_X17_Y11_N25
\inst|nios2|M_st_data[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|M_st_data[27]~0_combout\,
	asdata => \inst|nios2|E_src2_reg\(27),
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst|nios2|E_iw\(4),
	ena => \inst|nios2|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|M_st_data\(27));

-- Location: FF_X18_Y11_N3
\inst|nios2|A_st_data[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \inst|nios2|M_st_data\(27),
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \inst|nios2|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|A_st_data\(27));

-- Location: LCCOMB_X18_Y11_N2
\inst|nios2|dc_data_wr_port_data[27]~8\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|M_st_data\(27),
	datab => \inst|nios2|A_en_d1~q\,
	datac => \inst|nios2|A_st_data\(27),
	datad => \inst|nios2|A_dc_valid_st_bypass_hit~q\,
	combout => \inst|nios2|dc_data_wr_port_data[27]~8_combout\);

-- Location: LCCOMB_X18_Y11_N4
\inst|nios2|dc_data_wr_port_data[27]~9\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|d_readdata_d1\(27),
	datab => \inst|nios2|dc_data_wr_port_data[27]~8_combout\,
	datad => \inst|nios2|A_dc_fill_active~q\,
	combout => \inst|nios2|dc_data_wr_port_data[27]~9_combout\);

-- Location: FF_X26_Y7_N23
\inst|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \inst|jtag_uart|the_kernel_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(12));

-- Location: FF_X21_Y11_N19
\inst|nios2|M_st_data[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \inst|nios2|M_st_data[28]~4_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \inst|nios2|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|M_st_data\(12));

-- Location: LCCOMB_X21_Y7_N14
\inst|nios2|A_st_data[12]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|nios2|M_st_data\(12),
	combout => \inst|nios2|A_st_data[12]~feeder_combout\);

-- Location: FF_X21_Y7_N15
\inst|nios2|A_st_data[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|A_st_data[12]~feeder_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|nios2|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|A_st_data\(12));

-- Location: LCCOMB_X21_Y7_N22
\inst|nios2|d_writedata[12]~7\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|A_mem_bypass_pending~combout\,
	datab => \inst|nios2|M_st_data\(12),
	datad => \inst|nios2|A_st_data\(12),
	combout => \inst|nios2|d_writedata[12]~7_combout\);

-- Location: FF_X25_Y6_N23
\inst|jtag_uart|the_kernel_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|jtag_uart|the_kernel_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|jtag_uart|the_kernel_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|jtag_uart|the_kernel_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(1));

-- Location: LCCOMB_X28_Y7_N12
\inst|jtag_uart|Add0~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|jtag_uart|Add0~8_combout\ = (\inst|jtag_uart|the_kernel_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(5) & (!\inst|jtag_uart|Add0~7\ & VCC)) # 
-- (!\inst|jtag_uart|the_kernel_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(5) & (\inst|jtag_uart|Add0~7\ $ (GND)))
-- \inst|jtag_uart|Add0~9\ = CARRY((!\inst|jtag_uart|the_kernel_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(5) & !\inst|jtag_uart|Add0~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst|jtag_uart|the_kernel_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(5),
	datad => VCC,
	cin => \inst|jtag_uart|Add0~7\,
	combout => \inst|jtag_uart|Add0~8_combout\,
	cout => \inst|jtag_uart|Add0~9\);

-- Location: LCCOMB_X28_Y7_N2
\inst|jtag_uart|LessThan1~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|jtag_uart|LessThan1~1_combout\ = (\inst|jtag_uart|Add0~6_combout\) # (\inst|jtag_uart|Add0~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|jtag_uart|Add0~6_combout\,
	datad => \inst|jtag_uart|Add0~8_combout\,
	combout => \inst|jtag_uart|LessThan1~1_combout\);

-- Location: LCCOMB_X28_Y7_N14
\inst|jtag_uart|Add0~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|jtag_uart|Add0~10_combout\ = (\inst|jtag_uart|the_kernel_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~q\ & (!\inst|jtag_uart|Add0~9\)) # 
-- (!\inst|jtag_uart|the_kernel_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~q\ & (\inst|jtag_uart|Add0~9\ & VCC))
-- \inst|jtag_uart|Add0~11\ = CARRY((\inst|jtag_uart|the_kernel_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~q\ & !\inst|jtag_uart|Add0~9\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101000001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|jtag_uart|the_kernel_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~q\,
	datad => VCC,
	cin => \inst|jtag_uart|Add0~9\,
	combout => \inst|jtag_uart|Add0~10_combout\,
	cout => \inst|jtag_uart|Add0~11\);

-- Location: LCCOMB_X28_Y7_N16
\inst|jtag_uart|Add0~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|jtag_uart|Add0~12_combout\ = !\inst|jtag_uart|Add0~11\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \inst|jtag_uart|Add0~11\,
	combout => \inst|jtag_uart|Add0~12_combout\);

-- Location: LCCOMB_X28_Y7_N24
\inst|jtag_uart|LessThan1~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|jtag_uart|LessThan1~2_combout\ = (!\inst|jtag_uart|LessThan1~0_combout\ & (!\inst|jtag_uart|LessThan1~1_combout\ & (!\inst|jtag_uart|Add0~10_combout\ & \inst|jtag_uart|Add0~12_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|jtag_uart|LessThan1~0_combout\,
	datab => \inst|jtag_uart|LessThan1~1_combout\,
	datac => \inst|jtag_uart|Add0~10_combout\,
	datad => \inst|jtag_uart|Add0~12_combout\,
	combout => \inst|jtag_uart|LessThan1~2_combout\);

-- Location: FF_X28_Y7_N25
\inst|jtag_uart|fifo_AF\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|jtag_uart|LessThan1~2_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|jtag_uart|fifo_AF~q\);

-- Location: FF_X24_Y7_N31
\inst|jtag_uart|ien_AF\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \inst|nios2|d_writedata\(0),
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \inst|jtag_uart|ien_AF~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|jtag_uart|ien_AF~q\);

-- Location: LCCOMB_X18_Y6_N18
\inst|jtag_uart|kernel_jtag_uart_alt_jtag_atlantic|write2~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|jtag_uart|kernel_jtag_uart_alt_jtag_atlantic|write1~q\,
	combout => \inst|jtag_uart|kernel_jtag_uart_alt_jtag_atlantic|write2~feeder_combout\);

-- Location: FF_X18_Y6_N19
\inst|jtag_uart|kernel_jtag_uart_alt_jtag_atlantic|write2\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|jtag_uart|kernel_jtag_uart_alt_jtag_atlantic|write2~feeder_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|jtag_uart|kernel_jtag_uart_alt_jtag_atlantic|write2~q\);

-- Location: LCCOMB_X18_Y6_N16
\inst|jtag_uart|kernel_jtag_uart_alt_jtag_atlantic|always2~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst|jtag_uart|kernel_jtag_uart_alt_jtag_atlantic|write1~q\,
	datad => \inst|jtag_uart|kernel_jtag_uart_alt_jtag_atlantic|write2~q\,
	combout => \inst|jtag_uart|kernel_jtag_uart_alt_jtag_atlantic|always2~0_combout\);

-- Location: LCCOMB_X17_Y6_N30
\inst|jtag_uart|kernel_jtag_uart_alt_jtag_atlantic|t_pause~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|jtag_uart|t_dav~q\,
	datab => \inst|jtag_uart|kernel_jtag_uart_alt_jtag_atlantic|write_stalled~q\,
	datac => \inst|jtag_uart|kernel_jtag_uart_alt_jtag_atlantic|write_valid~q\,
	datad => \inst|jtag_uart|kernel_jtag_uart_alt_jtag_atlantic|always2~0_combout\,
	combout => \inst|jtag_uart|kernel_jtag_uart_alt_jtag_atlantic|t_pause~0_combout\);

-- Location: LCCOMB_X18_Y6_N12
\inst|jtag_uart|kernel_jtag_uart_alt_jtag_atlantic|jupdate~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|jtag_uart|kernel_jtag_uart_alt_jtag_atlantic|jupdate~0_combout\,
	datac => \inst|jtag_uart|kernel_jtag_uart_alt_jtag_atlantic|jupdate~q\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(8),
	combout => \inst|jtag_uart|kernel_jtag_uart_alt_jtag_atlantic|jupdate~1_combout\);

-- Location: FF_X18_Y6_N13
\inst|jtag_uart|kernel_jtag_uart_alt_jtag_atlantic|jupdate\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst|jtag_uart|kernel_jtag_uart_alt_jtag_atlantic|jupdate~1_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|jtag_uart|kernel_jtag_uart_alt_jtag_atlantic|jupdate~q\);

-- Location: LCCOMB_X18_Y6_N24
\inst|jtag_uart|kernel_jtag_uart_alt_jtag_atlantic|jupdate1~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|jtag_uart|kernel_jtag_uart_alt_jtag_atlantic|jupdate~q\,
	combout => \inst|jtag_uart|kernel_jtag_uart_alt_jtag_atlantic|jupdate1~feeder_combout\);

-- Location: FF_X18_Y6_N25
\inst|jtag_uart|kernel_jtag_uart_alt_jtag_atlantic|jupdate1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|jtag_uart|kernel_jtag_uart_alt_jtag_atlantic|jupdate1~feeder_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|jtag_uart|kernel_jtag_uart_alt_jtag_atlantic|jupdate1~q\);

-- Location: LCCOMB_X18_Y6_N8
\inst|jtag_uart|kernel_jtag_uart_alt_jtag_atlantic|jupdate2~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|jtag_uart|kernel_jtag_uart_alt_jtag_atlantic|jupdate1~q\,
	combout => \inst|jtag_uart|kernel_jtag_uart_alt_jtag_atlantic|jupdate2~feeder_combout\);

-- Location: FF_X18_Y6_N9
\inst|jtag_uart|kernel_jtag_uart_alt_jtag_atlantic|jupdate2\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|jtag_uart|kernel_jtag_uart_alt_jtag_atlantic|jupdate2~feeder_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|jtag_uart|kernel_jtag_uart_alt_jtag_atlantic|jupdate2~q\);

-- Location: LCCOMB_X18_Y6_N0
\inst|jtag_uart|kernel_jtag_uart_alt_jtag_atlantic|t_pause~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|jtag_uart|kernel_jtag_uart_alt_jtag_atlantic|rst2~q\,
	datab => \inst|jtag_uart|kernel_jtag_uart_alt_jtag_atlantic|t_pause~0_combout\,
	datac => \inst|jtag_uart|kernel_jtag_uart_alt_jtag_atlantic|jupdate2~q\,
	datad => \inst|jtag_uart|kernel_jtag_uart_alt_jtag_atlantic|jupdate1~q\,
	combout => \inst|jtag_uart|kernel_jtag_uart_alt_jtag_atlantic|t_pause~1_combout\);

-- Location: FF_X18_Y6_N1
\inst|jtag_uart|kernel_jtag_uart_alt_jtag_atlantic|t_pause~reg0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|jtag_uart|kernel_jtag_uart_alt_jtag_atlantic|t_pause~1_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|jtag_uart|kernel_jtag_uart_alt_jtag_atlantic|t_pause~reg0_q\);

-- Location: LCCOMB_X26_Y7_N18
\inst|jtag_uart|pause_irq~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|jtag_uart|pause_irq~0_combout\ = (\inst|jtag_uart|the_kernel_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q\ & ((\inst|jtag_uart|kernel_jtag_uart_alt_jtag_atlantic|t_pause~reg0_q\) # ((!\inst|jtag_uart|read_0~q\ & 
-- \inst|jtag_uart|pause_irq~q\)))) # (!\inst|jtag_uart|the_kernel_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q\ & (!\inst|jtag_uart|read_0~q\ & (\inst|jtag_uart|pause_irq~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|jtag_uart|the_kernel_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q\,
	datab => \inst|jtag_uart|read_0~q\,
	datac => \inst|jtag_uart|pause_irq~q\,
	datad => \inst|jtag_uart|kernel_jtag_uart_alt_jtag_atlantic|t_pause~reg0_q\,
	combout => \inst|jtag_uart|pause_irq~0_combout\);

-- Location: FF_X26_Y7_N19
\inst|jtag_uart|pause_irq\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|jtag_uart|pause_irq~0_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|jtag_uart|pause_irq~q\);

-- Location: LCCOMB_X26_Y7_N4
\inst|jtag_uart|av_readdata[8]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|jtag_uart|av_readdata[8]~0_combout\ = (\inst|jtag_uart|ien_AF~q\ & ((\inst|jtag_uart|fifo_AF~q\) # (\inst|jtag_uart|pause_irq~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|jtag_uart|fifo_AF~q\,
	datac => \inst|jtag_uart|ien_AF~q\,
	datad => \inst|jtag_uart|pause_irq~q\,
	combout => \inst|jtag_uart|av_readdata[8]~0_combout\);

-- Location: FF_X26_Y7_N5
\inst|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|jtag_uart|av_readdata[8]~0_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(8));

-- Location: LCCOMB_X24_Y11_N6
\inst|rsp_xbar_mux_001|src_payload~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|rsp_xbar_mux_001|src_payload~23_combout\ = (\inst|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg\(0) & ((\inst|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(8)) # ((\inst|rsp_xbar_demux|src1_valid~combout\ & 
-- \inst|nios2_jtag_debug_module_translator|av_readdata_pre\(8))))) # (!\inst|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg\(0) & (\inst|rsp_xbar_demux|src1_valid~combout\ & ((\inst|nios2_jtag_debug_module_translator|av_readdata_pre\(8)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg\(0),
	datab => \inst|rsp_xbar_demux|src1_valid~combout\,
	datac => \inst|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(8),
	datad => \inst|nios2_jtag_debug_module_translator|av_readdata_pre\(8),
	combout => \inst|rsp_xbar_mux_001|src_payload~23_combout\);

-- Location: LCCOMB_X24_Y11_N10
\inst|rsp_xbar_mux_001|src_payload~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|rsp_xbar_mux_001|src_payload~24_combout\ = (\inst|rsp_xbar_mux_001|src_payload~23_combout\) # ((\inst|rsp_xbar_demux_001|src1_valid~0_combout\ & \inst|width_adapter_001|out_data\(8)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|rsp_xbar_demux_001|src1_valid~0_combout\,
	datac => \inst|width_adapter_001|out_data\(8),
	datad => \inst|rsp_xbar_mux_001|src_payload~23_combout\,
	combout => \inst|rsp_xbar_mux_001|src_payload~24_combout\);

-- Location: FF_X24_Y11_N11
\inst|nios2|d_readdata_d1[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|rsp_xbar_mux_001|src_payload~24_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|d_readdata_d1\(8));

-- Location: LCCOMB_X18_Y11_N14
\inst|nios2|dc_data_wr_port_data[8]~33\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|dc_data_wr_port_data[8]~32_combout\,
	datac => \inst|nios2|d_readdata_d1\(8),
	datad => \inst|nios2|A_dc_fill_active~q\,
	combout => \inst|nios2|dc_data_wr_port_data[8]~33_combout\);

-- Location: LCCOMB_X22_Y9_N14
\inst|nios2|dc_data_wr_port_byte_en[1]~5\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011101011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|dc_data_wr_port_byte_en[1]~4_combout\,
	datab => \inst|nios2|A_mem_byte_en\(1),
	datac => \inst|nios2|A_dc_fill_active~q\,
	datad => \inst|nios2|A_dc_fill_byte_en~2_combout\,
	combout => \inst|nios2|dc_data_wr_port_byte_en[1]~5_combout\);

-- Location: IOIBUF_X34_Y9_N22
\sdram_dq[9]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => sdram_dq(9),
	o => \sdram_dq[9]~input_o\);

-- Location: FF_X34_Y9_N24
\inst|sdram|za_data[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \sdram_dq[9]~input_o\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sdram|za_data\(9));

-- Location: LCCOMB_X28_Y12_N16
\inst|width_adapter_001|out_data[9]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|width_adapter_001|out_data\(9) = (\inst|width_adapter_001|data_reg\(9)) # ((!\inst|sdram_s1_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[1]~0_combout\ & \inst|sdram|za_data\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|width_adapter_001|data_reg\(9),
	datab => \inst|sdram_s1_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[1]~0_combout\,
	datac => \inst|sdram|za_data\(9),
	combout => \inst|width_adapter_001|out_data\(9));

-- Location: LCCOMB_X26_Y11_N14
\inst|rsp_xbar_mux_001|src_payload~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|rsp_xbar_mux_001|src_payload~19_combout\ = (\inst|nios2_jtag_debug_module_translator|av_readdata_pre\(9) & (\inst|nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][84]~q\ & 
-- \inst|nios2_jtag_debug_module_translator|read_latency_shift_reg\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_jtag_debug_module_translator|av_readdata_pre\(9),
	datab => \inst|nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][84]~q\,
	datad => \inst|nios2_jtag_debug_module_translator|read_latency_shift_reg\(0),
	combout => \inst|rsp_xbar_mux_001|src_payload~19_combout\);

-- Location: LCCOMB_X26_Y6_N24
\inst|jtag_uart|LessThan0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|jtag_uart|LessThan0~0_combout\ = (\inst|jtag_uart|the_kernel_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(3) & 
-- ((\inst|jtag_uart|the_kernel_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(2)) # ((\inst|jtag_uart|the_kernel_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(1)) # 
-- (\inst|jtag_uart|the_kernel_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|jtag_uart|the_kernel_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(2),
	datab => \inst|jtag_uart|the_kernel_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(3),
	datac => \inst|jtag_uart|the_kernel_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(1),
	datad => \inst|jtag_uart|the_kernel_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(0),
	combout => \inst|jtag_uart|LessThan0~0_combout\);

-- Location: LCCOMB_X26_Y6_N30
\inst|jtag_uart|LessThan0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|jtag_uart|LessThan0~1_combout\ = (!\inst|jtag_uart|the_kernel_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(4) & 
-- (!\inst|jtag_uart|the_kernel_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~q\ & (!\inst|jtag_uart|the_kernel_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(5) & 
-- !\inst|jtag_uart|LessThan0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|jtag_uart|the_kernel_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(4),
	datab => \inst|jtag_uart|the_kernel_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~q\,
	datac => \inst|jtag_uart|the_kernel_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(5),
	datad => \inst|jtag_uart|LessThan0~0_combout\,
	combout => \inst|jtag_uart|LessThan0~1_combout\);

-- Location: FF_X26_Y6_N31
\inst|jtag_uart|fifo_AE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|jtag_uart|LessThan0~1_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|jtag_uart|fifo_AE~q\);

-- Location: LCCOMB_X24_Y7_N20
\inst|jtag_uart|av_readdata[9]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|jtag_uart|av_readdata\(9) = (\inst|jtag_uart|fifo_AE~q\ & \inst|jtag_uart|ien_AE~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|jtag_uart|fifo_AE~q\,
	datad => \inst|jtag_uart|ien_AE~q\,
	combout => \inst|jtag_uart|av_readdata\(9));

-- Location: FF_X24_Y7_N21
\inst|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|jtag_uart|av_readdata\(9),
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(9));

-- Location: LCCOMB_X24_Y7_N6
\inst|rsp_xbar_mux_001|src_payload~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|rsp_xbar_mux_001|src_payload~20_combout\ = (\inst|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg\(0) & ((\inst|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(9)) # ((\inst|sysid_control_slave_translator|av_readdata_pre\(30) & 
-- \inst|sysid_control_slave_translator|read_latency_shift_reg\(0))))) # (!\inst|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg\(0) & (\inst|sysid_control_slave_translator|av_readdata_pre\(30) & 
-- (\inst|sysid_control_slave_translator|read_latency_shift_reg\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg\(0),
	datab => \inst|sysid_control_slave_translator|av_readdata_pre\(30),
	datac => \inst|sysid_control_slave_translator|read_latency_shift_reg\(0),
	datad => \inst|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(9),
	combout => \inst|rsp_xbar_mux_001|src_payload~20_combout\);

-- Location: LCCOMB_X24_Y7_N0
\inst|rsp_xbar_mux_001|src_payload~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|rsp_xbar_mux_001|src_payload~21_combout\ = (\inst|rsp_xbar_mux_001|src_payload~19_combout\) # ((\inst|rsp_xbar_mux_001|src_payload~20_combout\) # ((\inst|rsp_xbar_demux_001|src1_valid~0_combout\ & \inst|width_adapter_001|out_data\(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|rsp_xbar_demux_001|src1_valid~0_combout\,
	datab => \inst|width_adapter_001|out_data\(9),
	datac => \inst|rsp_xbar_mux_001|src_payload~19_combout\,
	datad => \inst|rsp_xbar_mux_001|src_payload~20_combout\,
	combout => \inst|rsp_xbar_mux_001|src_payload~21_combout\);

-- Location: FF_X24_Y7_N1
\inst|nios2|d_readdata_d1[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|rsp_xbar_mux_001|src_payload~21_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|d_readdata_d1\(9));

-- Location: LCCOMB_X21_Y11_N4
\inst|nios2|dc_data_wr_port_data[9]~28\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|A_st_data\(9),
	datab => \inst|nios2|A_en_d1~q\,
	datac => \inst|nios2|M_st_data\(9),
	datad => \inst|nios2|A_dc_valid_st_bypass_hit~q\,
	combout => \inst|nios2|dc_data_wr_port_data[9]~28_combout\);

-- Location: LCCOMB_X21_Y11_N10
\inst|nios2|dc_data_wr_port_data[9]~29\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|nios2|d_readdata_d1\(9),
	datac => \inst|nios2|dc_data_wr_port_data[9]~28_combout\,
	datad => \inst|nios2|A_dc_fill_active~q\,
	combout => \inst|nios2|dc_data_wr_port_data[9]~29_combout\);

-- Location: IOIBUF_X34_Y9_N1
\sdram_dq[10]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => sdram_dq(10),
	o => \sdram_dq[10]~input_o\);

-- Location: FF_X34_Y9_N3
\inst|sdram|za_data[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \sdram_dq[10]~input_o\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sdram|za_data\(10));

-- Location: LCCOMB_X26_Y12_N0
\inst|width_adapter_001|data_reg~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|width_adapter_001|data_reg~2_combout\ = (!\inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][83]~q\ & (!\inst|sdram_s1_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[1]~0_combout\ & 
-- ((\inst|sdram|za_data\(10)) # (\inst|width_adapter_001|data_reg\(10)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|sdram|za_data\(10),
	datab => \inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][83]~q\,
	datac => \inst|width_adapter_001|data_reg\(10),
	datad => \inst|sdram_s1_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[1]~0_combout\,
	combout => \inst|width_adapter_001|data_reg~2_combout\);

-- Location: FF_X26_Y12_N1
\inst|width_adapter_001|data_reg[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|width_adapter_001|data_reg~2_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|sdram_s1_translator_avalon_universal_slave_0_agent|rp_valid~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|width_adapter_001|data_reg\(10));

-- Location: LCCOMB_X26_Y12_N2
\inst|width_adapter_001|out_data[10]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|width_adapter_001|out_data\(10) = (\inst|width_adapter_001|data_reg\(10)) # ((!\inst|sdram_s1_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[1]~0_combout\ & \inst|sdram|za_data\(10)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|sdram_s1_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[1]~0_combout\,
	datac => \inst|sdram|za_data\(10),
	datad => \inst|width_adapter_001|data_reg\(10),
	combout => \inst|width_adapter_001|out_data\(10));

-- Location: LCCOMB_X26_Y7_N2
\inst|jtag_uart|ac~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|jtag_uart|ac~0_combout\ = (\inst|jtag_uart|kernel_jtag_uart_alt_jtag_atlantic|t_ena~reg0_q\) # (\inst|jtag_uart|kernel_jtag_uart_alt_jtag_atlantic|t_pause~reg0_q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|jtag_uart|kernel_jtag_uart_alt_jtag_atlantic|t_ena~reg0_q\,
	datad => \inst|jtag_uart|kernel_jtag_uart_alt_jtag_atlantic|t_pause~reg0_q\,
	combout => \inst|jtag_uart|ac~0_combout\);

-- Location: LCCOMB_X24_Y11_N26
\inst|jtag_uart|ac~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|jtag_uart|ac~1_combout\ = (\inst|jtag_uart|ac~0_combout\) # ((\inst|jtag_uart|ac~q\ & ((!\inst|jtag_uart|ien_AF~0_combout\) # (!\inst|nios2|d_writedata\(10)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|d_writedata\(10),
	datab => \inst|jtag_uart|ien_AF~0_combout\,
	datac => \inst|jtag_uart|ac~q\,
	datad => \inst|jtag_uart|ac~0_combout\,
	combout => \inst|jtag_uart|ac~1_combout\);

-- Location: FF_X24_Y11_N27
\inst|jtag_uart|ac\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|jtag_uart|ac~1_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|jtag_uart|ac~q\);

-- Location: FF_X24_Y11_N1
\inst|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \inst|jtag_uart|ac~q\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(10));

-- Location: LCCOMB_X17_Y11_N20
\inst|nios2|M_st_data[29]~5\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|E_src2_reg\(13),
	datab => \inst|nios2|E_src2_reg\(5),
	datad => \inst|nios2|Equal276~0_combout\,
	combout => \inst|nios2|M_st_data[29]~5_combout\);

-- Location: FF_X18_Y11_N21
\inst|nios2|M_st_data[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \inst|nios2|M_st_data[29]~5_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \inst|nios2|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|M_st_data\(13));

-- Location: LCCOMB_X21_Y7_N12
\inst|nios2|A_st_data[13]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|nios2|M_st_data\(13),
	combout => \inst|nios2|A_st_data[13]~feeder_combout\);

-- Location: FF_X21_Y7_N13
\inst|nios2|A_st_data[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|A_st_data[13]~feeder_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|nios2|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|A_st_data\(13));

-- Location: LCCOMB_X21_Y7_N20
\inst|nios2|d_writedata[13]~6\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|A_mem_bypass_pending~combout\,
	datab => \inst|nios2|A_st_data\(13),
	datad => \inst|nios2|M_st_data\(13),
	combout => \inst|nios2|d_writedata[13]~6_combout\);

-- Location: LCCOMB_X17_Y15_N2
\inst|nios2|E_src2_reg[14]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|nios2|E_src2[14]~14_combout\,
	combout => \inst|nios2|E_src2_reg[14]~feeder_combout\);

-- Location: FF_X17_Y15_N3
\inst|nios2|E_src2_reg[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|E_src2_reg[14]~feeder_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|nios2|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|E_src2_reg\(14));

-- Location: LCCOMB_X17_Y11_N26
\inst|nios2|M_st_data[30]~6\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|Equal276~0_combout\,
	datab => \inst|nios2|E_src2_reg\(14),
	datad => \inst|nios2|E_src2_reg\(6),
	combout => \inst|nios2|M_st_data[30]~6_combout\);

-- Location: FF_X21_Y11_N17
\inst|nios2|M_st_data[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \inst|nios2|M_st_data[30]~6_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \inst|nios2|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|M_st_data\(14));

-- Location: LCCOMB_X21_Y7_N18
\inst|nios2|A_st_data[14]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|nios2|M_st_data\(14),
	combout => \inst|nios2|A_st_data[14]~feeder_combout\);

-- Location: FF_X21_Y7_N19
\inst|nios2|A_st_data[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|A_st_data[14]~feeder_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|nios2|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|A_st_data\(14));

-- Location: LCCOMB_X21_Y7_N10
\inst|nios2|d_writedata[14]~5\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|A_mem_bypass_pending~combout\,
	datab => \inst|nios2|M_st_data\(14),
	datad => \inst|nios2|A_st_data\(14),
	combout => \inst|nios2|d_writedata[14]~5_combout\);

-- Location: LCCOMB_X21_Y11_N18
\inst|nios2|dc_data_wr_port_data[12]~52\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|A_st_data\(12),
	datab => \inst|nios2|A_en_d1~q\,
	datac => \inst|nios2|M_st_data\(12),
	datad => \inst|nios2|A_dc_valid_st_bypass_hit~q\,
	combout => \inst|nios2|dc_data_wr_port_data[12]~52_combout\);

-- Location: LCCOMB_X21_Y11_N8
\inst|nios2|dc_data_wr_port_data[12]~53\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|d_readdata_d1\(12),
	datab => \inst|nios2|dc_data_wr_port_data[12]~52_combout\,
	datad => \inst|nios2|A_dc_fill_active~q\,
	combout => \inst|nios2|dc_data_wr_port_data[12]~53_combout\);

-- Location: LCCOMB_X18_Y11_N20
\inst|nios2|dc_data_wr_port_data[13]~46\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|A_en_d1~q\,
	datab => \inst|nios2|A_dc_valid_st_bypass_hit~q\,
	datac => \inst|nios2|M_st_data\(13),
	datad => \inst|nios2|A_st_data\(13),
	combout => \inst|nios2|dc_data_wr_port_data[13]~46_combout\);

-- Location: LCCOMB_X18_Y11_N16
\inst|nios2|dc_data_wr_port_data[13]~47\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|nios2|d_readdata_d1\(13),
	datac => \inst|nios2|A_dc_fill_active~q\,
	datad => \inst|nios2|dc_data_wr_port_data[13]~46_combout\,
	combout => \inst|nios2|dc_data_wr_port_data[13]~47_combout\);

-- Location: FF_X18_Y18_N17
\inst|nios2|M_alu_result[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|E_alu_result\(15),
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|nios2|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|M_alu_result\(15));

-- Location: LCCOMB_X25_Y12_N16
\inst|nios2|A_ld_align_byte1_fill~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|nios2|M_ctrl_ld8~q\,
	combout => \inst|nios2|A_ld_align_byte1_fill~feeder_combout\);

-- Location: FF_X25_Y12_N17
\inst|nios2|A_ld_align_byte1_fill\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|A_ld_align_byte1_fill~feeder_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|nios2|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|A_ld_align_byte1_fill~q\);

-- Location: LCCOMB_X24_Y15_N24
\inst|nios2|A_wr_data_unfiltered[8]~21\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|A_slow_inst_sel~q\,
	datac => \inst|nios2|A_ctrl_shift_rot~q\,
	datad => \inst|nios2|A_ld_align_byte1_fill~q\,
	combout => \inst|nios2|A_wr_data_unfiltered[8]~21_combout\);

-- Location: LCCOMB_X25_Y12_N22
\inst|nios2|A_slow_inst_result[15]~15\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|d_readdata_d1\(31),
	datab => \inst|nios2|d_readdata_d1\(15),
	datad => \inst|nios2|A_ld_align_sh16~q\,
	combout => \inst|nios2|A_slow_inst_result[15]~15_combout\);

-- Location: FF_X25_Y12_N23
\inst|nios2|A_slow_inst_result[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|A_slow_inst_result[15]~15_combout\,
	asdata => \inst|nios2|A_slow_ld_data_fill_bit~combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst|nios2|A_ld_align_byte1_fill~q\,
	ena => \inst|nios2|A_slow_inst_result_en~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|A_slow_inst_result\(15));

-- Location: LCCOMB_X25_Y15_N4
\inst|nios2|A_wr_data_unfiltered[15]~102\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|A_wr_data_unfiltered[23]~22_combout\,
	datab => \inst|nios2|A_wr_data_unfiltered[8]~21_combout\,
	datac => \inst|nios2|A_data_ram_ld16_data[15]~4_combout\,
	datad => \inst|nios2|A_slow_inst_result\(15),
	combout => \inst|nios2|A_wr_data_unfiltered[15]~102_combout\);

-- Location: LCCOMB_X22_Y12_N26
\inst|nios2|E_ctrl_ld_signed~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|nios2|E_iw\(0),
	datac => \inst|nios2|E_iw\(1),
	datad => \inst|nios2|E_iw\(2),
	combout => \inst|nios2|E_ctrl_ld_signed~0_combout\);

-- Location: FF_X22_Y12_N27
\inst|nios2|M_ctrl_ld_signed\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|E_ctrl_ld_signed~0_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|nios2|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|M_ctrl_ld_signed~q\);

-- Location: FF_X25_Y17_N7
\inst|nios2|A_ctrl_ld_signed\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \inst|nios2|M_ctrl_ld_signed~q\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \inst|nios2|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|A_ctrl_ld_signed~q\);

-- Location: LCCOMB_X21_Y7_N24
\inst|nios2|A_st_data[15]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|nios2|M_st_data\(15),
	combout => \inst|nios2|A_st_data[15]~feeder_combout\);

-- Location: FF_X21_Y7_N25
\inst|nios2|A_st_data[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|A_st_data[15]~feeder_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|nios2|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|A_st_data\(15));

-- Location: LCCOMB_X19_Y9_N8
\inst|nios2|dc_data_wr_port_data[15]~14\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|A_dc_valid_st_bypass_hit~q\,
	datab => \inst|nios2|A_en_d1~q\,
	datac => \inst|nios2|M_st_data\(15),
	datad => \inst|nios2|A_st_data\(15),
	combout => \inst|nios2|dc_data_wr_port_data[15]~14_combout\);

-- Location: LCCOMB_X19_Y9_N18
\inst|nios2|dc_data_wr_port_data[15]~15\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|d_readdata_d1\(15),
	datac => \inst|nios2|dc_data_wr_port_data[15]~14_combout\,
	datad => \inst|nios2|A_dc_fill_active~q\,
	combout => \inst|nios2|dc_data_wr_port_data[15]~15_combout\);

-- Location: IOIBUF_X32_Y0_N22
\sdram_dq[0]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => sdram_dq(0),
	o => \sdram_dq[0]~input_o\);

-- Location: FF_X32_Y0_N24
\inst|sdram|za_data[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \sdram_dq[0]~input_o\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sdram|za_data\(0));

-- Location: FF_X25_Y6_N21
\inst|jtag_uart|the_kernel_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|jtag_uart|the_kernel_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|jtag_uart|the_kernel_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|jtag_uart|the_kernel_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(0));

-- Location: FF_X25_Y6_N1
\inst|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[16]~7_combout\,
	asdata => \inst|jtag_uart|the_kernel_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(0),
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst|jtag_uart|read_0~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(16));

-- Location: LCCOMB_X24_Y7_N14
\inst|rsp_xbar_mux_001|src_payload~60\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|rsp_xbar_mux_001|src_payload~60_combout\ = (\inst|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg\(0) & ((\inst|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(16)) # ((\inst|sysid_control_slave_translator|av_readdata_pre\(30) 
-- & \inst|sysid_control_slave_translator|read_latency_shift_reg\(0))))) # (!\inst|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg\(0) & (\inst|sysid_control_slave_translator|av_readdata_pre\(30) & 
-- (\inst|sysid_control_slave_translator|read_latency_shift_reg\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg\(0),
	datab => \inst|sysid_control_slave_translator|av_readdata_pre\(30),
	datac => \inst|sysid_control_slave_translator|read_latency_shift_reg\(0),
	datad => \inst|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(16),
	combout => \inst|rsp_xbar_mux_001|src_payload~60_combout\);

-- Location: LCCOMB_X19_Y13_N0
\inst|nios2|D_src2_reg[16]~104\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|D_ctrl_b_is_dst~q\,
	datab => \inst|nios2|D_src2_reg[16]~83_combout\,
	datac => \inst|nios2|E_regnum_b_cmp_D~q\,
	datad => \inst|nios2|E_alu_result\(16),
	combout => \inst|nios2|D_src2_reg[16]~104_combout\);

-- Location: FF_X19_Y13_N1
\inst|nios2|E_src2_reg[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|D_src2_reg[16]~104_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|nios2|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|E_src2_reg\(16));

-- Location: LCCOMB_X19_Y13_N22
\inst|nios2|E_st_data[16]~7\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|E_src2_reg\(0),
	datab => \inst|nios2|E_src2_reg\(16),
	datac => \inst|nios2|E_iw\(4),
	combout => \inst|nios2|E_st_data[16]~7_combout\);

-- Location: FF_X19_Y13_N23
\inst|nios2|M_st_data[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|E_st_data[16]~7_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|nios2|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|M_st_data\(16));

-- Location: LCCOMB_X22_Y11_N14
\inst|nios2|d_writedata[16]~31\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|A_st_data\(16),
	datab => \inst|nios2|A_mem_bypass_pending~combout\,
	datad => \inst|nios2|M_st_data\(16),
	combout => \inst|nios2|d_writedata[16]~31_combout\);

-- Location: LCCOMB_X16_Y17_N24
\inst|nios2|D_src2[24]~35\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|D_iw\(14),
	datab => \inst|nios2|D_ctrl_hi_imm16~q\,
	datac => \inst|nios2|D_src2_imm[30]~11_combout\,
	datad => \inst|nios2|D_src2[30]~22_combout\,
	combout => \inst|nios2|D_src2[24]~35_combout\);

-- Location: LCCOMB_X17_Y13_N4
\inst|nios2|D_src2[24]~55\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|E_regnum_b_cmp_D~q\,
	datab => \inst|nios2|D_ctrl_b_is_dst~q\,
	datac => \inst|nios2|D_src2_reg[24]~67_combout\,
	datad => \inst|nios2|D_ctrl_src2_choose_imm~q\,
	combout => \inst|nios2|D_src2[24]~55_combout\);

-- Location: LCCOMB_X17_Y13_N12
\inst|nios2|D_src2[24]~36\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|D_src2_hazard_E~combout\,
	datab => \inst|nios2|D_src2[24]~35_combout\,
	datac => \inst|nios2|D_src2[24]~55_combout\,
	datad => \inst|nios2|E_alu_result\(24),
	combout => \inst|nios2|D_src2[24]~36_combout\);

-- Location: FF_X17_Y13_N13
\inst|nios2|E_src2[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|D_src2[24]~36_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|nios2|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|E_src2\(24));

-- Location: LCCOMB_X17_Y16_N26
\inst|nios2|E_logic_result[24]~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110110011000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|E_logic_op\(0),
	datab => \inst|nios2|E_logic_op\(1),
	datac => \inst|nios2|E_src1\(24),
	datad => \inst|nios2|E_src2\(24),
	combout => \inst|nios2|E_logic_result[24]~2_combout\);

-- Location: LCCOMB_X17_Y16_N20
\inst|nios2|E_alu_result[24]~3\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|E_extra_pc\(22),
	datab => \inst|nios2|E_ctrl_retaddr~q\,
	datac => \inst|nios2|E_logic_result[24]~2_combout\,
	datad => \inst|nios2|E_ctrl_logic~q\,
	combout => \inst|nios2|E_alu_result[24]~3_combout\);

-- Location: LCCOMB_X13_Y19_N8
\inst|nios2|F_pc_plus_one[16]~32\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|F_pc\(16),
	datad => VCC,
	cin => \inst|nios2|F_pc_plus_one[15]~31\,
	combout => \inst|nios2|F_pc_plus_one[16]~32_combout\,
	cout => \inst|nios2|F_pc_plus_one[16]~33\);

-- Location: FF_X13_Y19_N9
\inst|nios2|D_pc_plus_one[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|F_pc_plus_one[16]~32_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|nios2|F_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|D_pc_plus_one\(16));

-- Location: LCCOMB_X12_Y19_N12
\inst|nios2|Add1~12\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|D_pc_plus_one\(15),
	datab => \inst|nios2|D_iw\(21),
	datad => VCC,
	cin => \inst|nios2|Add1~11\,
	combout => \inst|nios2|Add1~12_combout\,
	cout => \inst|nios2|Add1~13\);

-- Location: LCCOMB_X12_Y19_N14
\inst|nios2|Add1~14\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|D_iw\(21),
	datab => \inst|nios2|D_pc_plus_one\(16),
	datad => VCC,
	cin => \inst|nios2|Add1~13\,
	combout => \inst|nios2|Add1~14_combout\,
	cout => \inst|nios2|Add1~15\);

-- Location: LCCOMB_X12_Y19_N16
\inst|nios2|Add1~16\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|D_iw\(21),
	datab => \inst|nios2|D_pc_plus_one\(17),
	datad => VCC,
	cin => \inst|nios2|Add1~15\,
	combout => \inst|nios2|Add1~16_combout\,
	cout => \inst|nios2|Add1~17\);

-- Location: LCCOMB_X12_Y19_N18
\inst|nios2|Add1~18\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|D_pc_plus_one\(18),
	datab => \inst|nios2|D_iw\(21),
	datad => VCC,
	cin => \inst|nios2|Add1~17\,
	combout => \inst|nios2|Add1~18_combout\,
	cout => \inst|nios2|Add1~19\);

-- Location: LCCOMB_X14_Y19_N26
\inst|nios2|D_extra_pc[18]~6\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|D_pc_plus_one\(18),
	datab => \inst|nios2|Add1~18_combout\,
	datac => \inst|nios2|D_bht_data\(1),
	datad => \inst|nios2|E_ctrl_br_cond_nxt~1_combout\,
	combout => \inst|nios2|D_extra_pc[18]~6_combout\);

-- Location: FF_X14_Y19_N27
\inst|nios2|E_extra_pc[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|D_extra_pc[18]~6_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|nios2|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|E_extra_pc\(18));

-- Location: LCCOMB_X22_Y17_N2
\inst|nios2|E_alu_result[20]~7\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|E_logic_result[20]~6_combout\,
	datab => \inst|nios2|E_ctrl_logic~q\,
	datac => \inst|nios2|E_ctrl_retaddr~q\,
	datad => \inst|nios2|E_extra_pc\(18),
	combout => \inst|nios2|E_alu_result[20]~7_combout\);

-- Location: LCCOMB_X19_Y19_N8
\inst|nios2|Add17|auto_generated|_~26\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|E_src2\(16),
	datac => \inst|nios2|E_ctrl_alu_subtract~q\,
	combout => \inst|nios2|Add17|auto_generated|_~26_combout\);

-- Location: LCCOMB_X21_Y17_N14
\inst|nios2|Add17|auto_generated|result_int[16]~32\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|Add17|auto_generated|_~27_combout\,
	datab => \inst|nios2|E_src1\(15),
	datad => VCC,
	cin => \inst|nios2|Add17|auto_generated|result_int[15]~31\,
	combout => \inst|nios2|Add17|auto_generated|result_int[16]~32_combout\,
	cout => \inst|nios2|Add17|auto_generated|result_int[16]~33\);

-- Location: LCCOMB_X21_Y17_N18
\inst|nios2|Add17|auto_generated|result_int[18]~36\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|Add17|auto_generated|_~25_combout\,
	datab => \inst|nios2|E_src1\(17),
	datad => VCC,
	cin => \inst|nios2|Add17|auto_generated|result_int[17]~35\,
	combout => \inst|nios2|Add17|auto_generated|result_int[18]~36_combout\,
	cout => \inst|nios2|Add17|auto_generated|result_int[18]~37\);

-- Location: LCCOMB_X21_Y17_N20
\inst|nios2|Add17|auto_generated|result_int[19]~38\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|E_src1\(18),
	datab => \inst|nios2|Add17|auto_generated|_~24_combout\,
	datad => VCC,
	cin => \inst|nios2|Add17|auto_generated|result_int[18]~37\,
	combout => \inst|nios2|Add17|auto_generated|result_int[19]~38_combout\,
	cout => \inst|nios2|Add17|auto_generated|result_int[19]~39\);

-- Location: LCCOMB_X22_Y17_N4
\inst|nios2|E_alu_result[18]\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|E_alu_result[18]~9_combout\,
	datac => \inst|nios2|E_alu_result~0_combout\,
	datad => \inst|nios2|Add17|auto_generated|result_int[19]~38_combout\,
	combout => \inst|nios2|E_alu_result\(18));

-- Location: FF_X22_Y17_N5
\inst|nios2|M_alu_result[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|E_alu_result\(18),
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|nios2|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|M_alu_result\(18));

-- Location: FF_X19_Y18_N13
\inst|nios2|M_src1[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \inst|nios2|E_src1\(17),
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \inst|nios2|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|M_src1\(17));

-- Location: FF_X19_Y18_N25
\inst|nios2|A_mul_src1[1]~_Duplicate_1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|A_mul_src1_nxt[1]~1_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|A_mul_src1[1]~_Duplicate_1_q\);

-- Location: LCCOMB_X19_Y18_N12
\inst|nios2|A_mul_src1_nxt[17]~17\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|nios2|A_mul_stall~q\,
	datac => \inst|nios2|M_src1\(17),
	datad => \inst|nios2|A_mul_src1[1]~_Duplicate_1_q\,
	combout => \inst|nios2|A_mul_src1_nxt[17]~17_combout\);

-- Location: LCCOMB_X23_Y8_N4
\inst|cmd_xbar_mux|src_payload~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cmd_xbar_mux|src_payload~18_combout\ = (\inst|nios2|d_writedata\(24) & \inst|cmd_xbar_mux|saved_grant\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|d_writedata\(24),
	datac => \inst|cmd_xbar_mux|saved_grant\(1),
	combout => \inst|cmd_xbar_mux|src_payload~18_combout\);

-- Location: FF_X19_Y9_N17
\inst|nios2|A_st_data[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \inst|nios2|M_st_data\(25),
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \inst|nios2|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|A_st_data\(25));

-- Location: LCCOMB_X19_Y11_N12
\inst|nios2|d_writedata[25]~22\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|A_mem_bypass_pending~combout\,
	datab => \inst|nios2|M_st_data\(25),
	datad => \inst|nios2|A_st_data\(25),
	combout => \inst|nios2|d_writedata[25]~22_combout\);

-- Location: LCCOMB_X21_Y10_N16
\inst|nios2|dc_data_wr_port_data[18]~59\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|dc_data_wr_port_data[18]~58_combout\,
	datab => \inst|nios2|d_readdata_d1\(18),
	datad => \inst|nios2|A_dc_fill_active~q\,
	combout => \inst|nios2|dc_data_wr_port_data[18]~59_combout\);

-- Location: FF_X22_Y17_N31
\inst|nios2|M_alu_result[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|E_alu_result\(19),
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|nios2|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|M_alu_result\(19));

-- Location: LCCOMB_X21_Y19_N16
\inst|nios2|M_src1[14]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|nios2|E_src1\(14),
	combout => \inst|nios2|M_src1[14]~feeder_combout\);

-- Location: FF_X21_Y19_N17
\inst|nios2|M_src1[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|M_src1[14]~feeder_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|nios2|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|M_src1\(14));

-- Location: LCCOMB_X21_Y19_N20
\inst|nios2|A_mul_src1_nxt[14]~14\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|A_mul_stall~q\,
	datad => \inst|nios2|M_src1\(14),
	combout => \inst|nios2|A_mul_src1_nxt[14]~14_combout\);

-- Location: FF_X26_Y17_N1
\inst|nios2|M_src1[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \inst|nios2|E_src1\(15),
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \inst|nios2|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|M_src1\(15));

-- Location: LCCOMB_X26_Y17_N6
\inst|nios2|A_mul_src1_nxt[15]~15\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst|nios2|A_mul_stall~q\,
	datad => \inst|nios2|M_src1\(15),
	combout => \inst|nios2|A_mul_src1_nxt[15]~15_combout\);

-- Location: FF_X19_Y14_N31
\inst|nios2|M_src2[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \inst|nios2|E_src2\(0),
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \inst|nios2|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|M_src2\(0));

-- Location: FF_X19_Y14_N7
\inst|nios2|M_src2[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \inst|nios2|E_src2\(16),
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \inst|nios2|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|M_src2\(16));

-- Location: LCCOMB_X19_Y14_N20
\inst|nios2|A_mul_src2_nxt[16]~16\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|nios2|A_mul_stall~q\,
	datad => \inst|nios2|M_src2\(16),
	combout => \inst|nios2|A_mul_src2_nxt[16]~16_combout\);

-- Location: FF_X19_Y14_N21
\inst|nios2|A_mul_src2[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|A_mul_src2_nxt[16]~16_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|A_mul_src2\(16));

-- Location: LCCOMB_X19_Y14_N30
\inst|nios2|A_mul_src2_nxt[0]~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|nios2|A_mul_stall~q\,
	datac => \inst|nios2|M_src2\(0),
	datad => \inst|nios2|A_mul_src2\(16),
	combout => \inst|nios2|A_mul_src2_nxt[0]~0_combout\);

-- Location: FF_X22_Y19_N5
\inst|nios2|M_src2[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \inst|nios2|E_src2\(1),
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \inst|nios2|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|M_src2\(1));

-- Location: LCCOMB_X18_Y17_N28
\inst|nios2|D_src2[17]~62\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010001010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|D_ctrl_src2_choose_imm~q\,
	datab => \inst|nios2|D_src2_reg[17]~81_combout\,
	datac => \inst|nios2|E_regnum_b_cmp_D~q\,
	datad => \inst|nios2|D_ctrl_b_is_dst~q\,
	combout => \inst|nios2|D_src2[17]~62_combout\);

-- Location: LCCOMB_X18_Y17_N6
\inst|nios2|D_src2[17]~50\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|D_src2[17]~49_combout\,
	datab => \inst|nios2|D_src2[17]~62_combout\,
	datac => \inst|nios2|E_alu_result\(17),
	datad => \inst|nios2|D_src2_hazard_E~combout\,
	combout => \inst|nios2|D_src2[17]~50_combout\);

-- Location: FF_X18_Y17_N7
\inst|nios2|E_src2[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|D_src2[17]~50_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|nios2|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|E_src2\(17));

-- Location: LCCOMB_X18_Y17_N2
\inst|nios2|M_src2[17]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|nios2|E_src2\(17),
	combout => \inst|nios2|M_src2[17]~feeder_combout\);

-- Location: FF_X18_Y17_N3
\inst|nios2|M_src2[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|M_src2[17]~feeder_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|nios2|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|M_src2\(17));

-- Location: LCCOMB_X22_Y19_N18
\inst|nios2|A_mul_src2_nxt[17]~17\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|nios2|A_mul_stall~q\,
	datad => \inst|nios2|M_src2\(17),
	combout => \inst|nios2|A_mul_src2_nxt[17]~17_combout\);

-- Location: FF_X22_Y19_N19
\inst|nios2|A_mul_src2[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|A_mul_src2_nxt[17]~17_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|A_mul_src2\(17));

-- Location: LCCOMB_X22_Y19_N4
\inst|nios2|A_mul_src2_nxt[1]~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|nios2|A_mul_stall~q\,
	datac => \inst|nios2|M_src2\(1),
	datad => \inst|nios2|A_mul_src2\(17),
	combout => \inst|nios2|A_mul_src2_nxt[1]~1_combout\);

-- Location: FF_X19_Y18_N19
\inst|nios2|M_src2[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \inst|nios2|E_src2\(2),
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \inst|nios2|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|M_src2\(2));

-- Location: LCCOMB_X17_Y17_N22
\inst|nios2|M_src2[18]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|nios2|E_src2\(18),
	combout => \inst|nios2|M_src2[18]~feeder_combout\);

-- Location: FF_X17_Y17_N23
\inst|nios2|M_src2[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|M_src2[18]~feeder_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|nios2|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|M_src2\(18));

-- Location: LCCOMB_X19_Y18_N16
\inst|nios2|A_mul_src2_nxt[18]~18\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|nios2|A_mul_stall~q\,
	datac => \inst|nios2|M_src2\(18),
	combout => \inst|nios2|A_mul_src2_nxt[18]~18_combout\);

-- Location: FF_X19_Y18_N17
\inst|nios2|A_mul_src2[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|A_mul_src2_nxt[18]~18_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|A_mul_src2\(18));

-- Location: LCCOMB_X19_Y18_N18
\inst|nios2|A_mul_src2_nxt[2]~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|nios2|A_mul_stall~q\,
	datac => \inst|nios2|M_src2\(2),
	datad => \inst|nios2|A_mul_src2\(18),
	combout => \inst|nios2|A_mul_src2_nxt[2]~2_combout\);

-- Location: FF_X22_Y19_N23
\inst|nios2|M_src2[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \inst|nios2|E_src2\(3),
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \inst|nios2|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|M_src2\(3));

-- Location: LCCOMB_X23_Y11_N10
\inst|nios2|D_src2[19]~60\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|D_ctrl_b_is_dst~q\,
	datab => \inst|nios2|E_regnum_b_cmp_D~q\,
	datac => \inst|nios2|D_src2_reg[19]~77_combout\,
	datad => \inst|nios2|E_alu_result\(19),
	combout => \inst|nios2|D_src2[19]~60_combout\);

-- Location: LCCOMB_X19_Y15_N6
\inst|nios2|D_src2[19]~46\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|D_src2[19]~45_combout\,
	datab => \inst|nios2|D_src2[19]~60_combout\,
	datac => \inst|nios2|D_src2[30]~22_combout\,
	datad => \inst|nios2|D_ctrl_src2_choose_imm~q\,
	combout => \inst|nios2|D_src2[19]~46_combout\);

-- Location: FF_X19_Y15_N7
\inst|nios2|E_src2[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|D_src2[19]~46_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|nios2|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|E_src2\(19));

-- Location: LCCOMB_X23_Y17_N10
\inst|nios2|M_src2[19]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|nios2|E_src2\(19),
	combout => \inst|nios2|M_src2[19]~feeder_combout\);

-- Location: FF_X23_Y17_N11
\inst|nios2|M_src2[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|M_src2[19]~feeder_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|nios2|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|M_src2\(19));

-- Location: LCCOMB_X23_Y17_N18
\inst|nios2|A_mul_src2_nxt[19]~19\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|A_mul_stall~q\,
	datad => \inst|nios2|M_src2\(19),
	combout => \inst|nios2|A_mul_src2_nxt[19]~19_combout\);

-- Location: FF_X23_Y17_N19
\inst|nios2|A_mul_src2[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|A_mul_src2_nxt[19]~19_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|A_mul_src2\(19));

-- Location: LCCOMB_X22_Y19_N22
\inst|nios2|A_mul_src2_nxt[3]~3\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|nios2|A_mul_stall~q\,
	datac => \inst|nios2|M_src2\(3),
	datad => \inst|nios2|A_mul_src2\(19),
	combout => \inst|nios2|A_mul_src2_nxt[3]~3_combout\);

-- Location: FF_X23_Y17_N23
\inst|nios2|M_src2[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \inst|nios2|E_src2\(4),
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \inst|nios2|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|M_src2\(4));

-- Location: FF_X22_Y17_N27
\inst|nios2|M_alu_result[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|E_alu_result\(20),
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|nios2|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|M_alu_result\(20));

-- Location: LCCOMB_X16_Y8_N20
\inst|nios2|E_ctrl_ld8_ld16~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|E_iw\(0),
	datab => \inst|nios2|E_iw\(4),
	datac => \inst|nios2|E_iw\(1),
	combout => \inst|nios2|E_ctrl_ld8_ld16~0_combout\);

-- Location: FF_X16_Y8_N21
\inst|nios2|M_ctrl_ld8_ld16\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|E_ctrl_ld8_ld16~0_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|nios2|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|M_ctrl_ld8_ld16~q\);

-- Location: FF_X24_Y15_N13
\inst|nios2|A_ld_align_byte2_byte3_fill\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \inst|nios2|M_ctrl_ld8_ld16~q\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \inst|nios2|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|A_ld_align_byte2_byte3_fill~q\);

-- Location: LCCOMB_X24_Y15_N12
\inst|nios2|A_wr_data_unfiltered[23]~53\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|A_slow_inst_sel~q\,
	datac => \inst|nios2|A_ld_align_byte2_byte3_fill~q\,
	datad => \inst|nios2|A_ctrl_shift_rot~q\,
	combout => \inst|nios2|A_wr_data_unfiltered[23]~53_combout\);

-- Location: LCCOMB_X23_Y7_N24
\inst|nios2|A_slow_inst_sel_nxt~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst|nios2|A_dc_want_fill~q\,
	datad => \inst|nios2|A_ctrl_ld_bypass~q\,
	combout => \inst|nios2|A_slow_inst_sel_nxt~0_combout\);

-- Location: FF_X23_Y7_N25
\inst|nios2|A_slow_inst_sel\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|A_slow_inst_sel_nxt~0_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sclr => \inst|nios2|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|A_slow_inst_sel~q\);

-- Location: LCCOMB_X24_Y15_N2
\inst|nios2|A_wr_data_unfiltered[23]~22\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst|nios2|A_slow_inst_sel~q\,
	datad => \inst|nios2|A_ctrl_shift_rot~q\,
	combout => \inst|nios2|A_wr_data_unfiltered[23]~22_combout\);

-- Location: LCCOMB_X23_Y11_N12
\inst|nios2|dc_data_wr_port_data[20]~55\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|dc_data_wr_port_data[20]~54_combout\,
	datac => \inst|nios2|d_readdata_d1\(20),
	datad => \inst|nios2|A_dc_fill_active~q\,
	combout => \inst|nios2|dc_data_wr_port_data[20]~55_combout\);

-- Location: LCCOMB_X22_Y15_N24
\inst|nios2|D_src2_reg[21]~100\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|E_regnum_b_cmp_D~q\,
	datab => \inst|nios2|E_alu_result\(21),
	datac => \inst|nios2|D_src2_reg[21]~73_combout\,
	datad => \inst|nios2|D_ctrl_b_is_dst~q\,
	combout => \inst|nios2|D_src2_reg[21]~100_combout\);

-- Location: FF_X22_Y15_N25
\inst|nios2|E_src2_reg[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|D_src2_reg[21]~100_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|nios2|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|E_src2_reg\(21));

-- Location: LCCOMB_X22_Y15_N22
\inst|nios2|E_st_data[21]~3\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|E_iw\(4),
	datab => \inst|nios2|E_src2_reg\(5),
	datad => \inst|nios2|E_src2_reg\(21),
	combout => \inst|nios2|E_st_data[21]~3_combout\);

-- Location: FF_X22_Y15_N23
\inst|nios2|M_st_data[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|E_st_data[21]~3_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|nios2|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|M_st_data\(21));

-- Location: FF_X21_Y11_N23
\inst|nios2|A_st_data[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \inst|nios2|M_st_data\(21),
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \inst|nios2|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|A_st_data\(21));

-- Location: LCCOMB_X21_Y11_N22
\inst|nios2|dc_data_wr_port_data[21]~42\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|M_st_data\(21),
	datab => \inst|nios2|A_en_d1~q\,
	datac => \inst|nios2|A_st_data\(21),
	datad => \inst|nios2|A_dc_valid_st_bypass_hit~q\,
	combout => \inst|nios2|dc_data_wr_port_data[21]~42_combout\);

-- Location: LCCOMB_X24_Y12_N22
\inst|nios2|dc_data_wr_port_data[21]~43\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|nios2|A_dc_fill_active~q\,
	datac => \inst|nios2|dc_data_wr_port_data[21]~42_combout\,
	datad => \inst|nios2|d_readdata_d1\(21),
	combout => \inst|nios2|dc_data_wr_port_data[21]~43_combout\);

-- Location: LCCOMB_X18_Y16_N30
\inst|nios2|D_src2_reg[22]~99\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|D_src2_reg[22]~71_combout\,
	datab => \inst|nios2|E_regnum_b_cmp_D~q\,
	datac => \inst|nios2|D_ctrl_b_is_dst~q\,
	datad => \inst|nios2|E_alu_result\(22),
	combout => \inst|nios2|D_src2_reg[22]~99_combout\);

-- Location: FF_X18_Y16_N31
\inst|nios2|E_src2_reg[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|D_src2_reg[22]~99_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|nios2|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|E_src2_reg\(22));

-- Location: LCCOMB_X21_Y10_N26
\inst|nios2|E_st_data[22]~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|E_iw\(4),
	datac => \inst|nios2|E_src2_reg\(6),
	datad => \inst|nios2|E_src2_reg\(22),
	combout => \inst|nios2|E_st_data[22]~2_combout\);

-- Location: FF_X21_Y10_N27
\inst|nios2|M_st_data[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|E_st_data[22]~2_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|nios2|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|M_st_data\(22));

-- Location: FF_X21_Y10_N25
\inst|nios2|A_st_data[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \inst|nios2|M_st_data\(22),
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \inst|nios2|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|A_st_data\(22));

-- Location: LCCOMB_X21_Y10_N24
\inst|nios2|dc_data_wr_port_data[22]~38\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|M_st_data\(22),
	datab => \inst|nios2|A_en_d1~q\,
	datac => \inst|nios2|A_st_data\(22),
	datad => \inst|nios2|A_dc_valid_st_bypass_hit~q\,
	combout => \inst|nios2|dc_data_wr_port_data[22]~38_combout\);

-- Location: LCCOMB_X21_Y10_N4
\inst|nios2|dc_data_wr_port_data[22]~39\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|nios2|dc_data_wr_port_data[22]~38_combout\,
	datac => \inst|nios2|d_readdata_d1\(22),
	datad => \inst|nios2|A_dc_fill_active~q\,
	combout => \inst|nios2|dc_data_wr_port_data[22]~39_combout\);

-- Location: LCCOMB_X26_Y12_N10
\inst|rsp_xbar_mux_001|src_payload~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|rsp_xbar_mux_001|src_payload~14_combout\ = (\inst|nios2_jtag_debug_module_translator|av_readdata_pre\(23) & ((\inst|rsp_xbar_demux|src1_valid~combout\) # ((\inst|sdram|za_data\(7) & \inst|rsp_xbar_mux_001|src_payload~3_combout\)))) # 
-- (!\inst|nios2_jtag_debug_module_translator|av_readdata_pre\(23) & (\inst|sdram|za_data\(7) & ((\inst|rsp_xbar_mux_001|src_payload~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_jtag_debug_module_translator|av_readdata_pre\(23),
	datab => \inst|sdram|za_data\(7),
	datac => \inst|rsp_xbar_demux|src1_valid~combout\,
	datad => \inst|rsp_xbar_mux_001|src_payload~3_combout\,
	combout => \inst|rsp_xbar_mux_001|src_payload~14_combout\);

-- Location: FF_X26_Y12_N11
\inst|nios2|d_readdata_d1[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|rsp_xbar_mux_001|src_payload~14_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|d_readdata_d1\(23));

-- Location: FF_X23_Y19_N27
\inst|nios2|M_src2[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \inst|nios2|E_src2\(5),
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \inst|nios2|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|M_src2\(5));

-- Location: FF_X23_Y19_N11
\inst|nios2|M_src2[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \inst|nios2|E_src2\(21),
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \inst|nios2|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|M_src2\(21));

-- Location: LCCOMB_X23_Y19_N16
\inst|nios2|A_mul_src2_nxt[21]~21\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|nios2|A_mul_stall~q\,
	datad => \inst|nios2|M_src2\(21),
	combout => \inst|nios2|A_mul_src2_nxt[21]~21_combout\);

-- Location: FF_X23_Y19_N17
\inst|nios2|A_mul_src2[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|A_mul_src2_nxt[21]~21_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|A_mul_src2\(21));

-- Location: LCCOMB_X23_Y19_N26
\inst|nios2|A_mul_src2_nxt[5]~5\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|nios2|A_mul_stall~q\,
	datac => \inst|nios2|M_src2\(5),
	datad => \inst|nios2|A_mul_src2\(21),
	combout => \inst|nios2|A_mul_src2_nxt[5]~5_combout\);

-- Location: FF_X22_Y19_N17
\inst|nios2|M_src2[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \inst|nios2|E_src2\(6),
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \inst|nios2|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|M_src2\(6));

-- Location: LCCOMB_X18_Y16_N4
\inst|nios2|D_src2[22]~57\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|D_src2_reg[22]~71_combout\,
	datab => \inst|nios2|E_regnum_b_cmp_D~q\,
	datac => \inst|nios2|D_ctrl_b_is_dst~q\,
	datad => \inst|nios2|D_ctrl_src2_choose_imm~q\,
	combout => \inst|nios2|D_src2[22]~57_combout\);

-- Location: LCCOMB_X18_Y16_N12
\inst|nios2|D_src2[22]~40\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101010111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|D_src2[22]~39_combout\,
	datab => \inst|nios2|D_src2_hazard_E~combout\,
	datac => \inst|nios2|D_src2[22]~57_combout\,
	datad => \inst|nios2|E_alu_result\(22),
	combout => \inst|nios2|D_src2[22]~40_combout\);

-- Location: FF_X18_Y16_N13
\inst|nios2|E_src2[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|D_src2[22]~40_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|nios2|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|E_src2\(22));

-- Location: LCCOMB_X18_Y16_N2
\inst|nios2|M_src2[22]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|nios2|E_src2\(22),
	combout => \inst|nios2|M_src2[22]~feeder_combout\);

-- Location: FF_X18_Y16_N3
\inst|nios2|M_src2[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|M_src2[22]~feeder_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|nios2|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|M_src2\(22));

-- Location: LCCOMB_X18_Y16_N8
\inst|nios2|A_mul_src2_nxt[22]~22\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst|nios2|A_mul_stall~q\,
	datad => \inst|nios2|M_src2\(22),
	combout => \inst|nios2|A_mul_src2_nxt[22]~22_combout\);

-- Location: FF_X18_Y16_N9
\inst|nios2|A_mul_src2[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|A_mul_src2_nxt[22]~22_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|A_mul_src2\(22));

-- Location: LCCOMB_X22_Y19_N16
\inst|nios2|A_mul_src2_nxt[6]~6\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|nios2|A_mul_stall~q\,
	datac => \inst|nios2|M_src2\(6),
	datad => \inst|nios2|A_mul_src2\(22),
	combout => \inst|nios2|A_mul_src2_nxt[6]~6_combout\);

-- Location: LCCOMB_X18_Y13_N14
\inst|nios2|A_mul_src2_nxt[23]~23\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|M_src2\(23),
	datac => \inst|nios2|A_mul_stall~q\,
	combout => \inst|nios2|A_mul_src2_nxt[23]~23_combout\);

-- Location: FF_X18_Y13_N15
\inst|nios2|A_mul_src2[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|A_mul_src2_nxt[23]~23_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|A_mul_src2\(23));

-- Location: FF_X18_Y13_N1
\inst|nios2|M_src2[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \inst|nios2|E_src2\(7),
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \inst|nios2|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|M_src2\(7));

-- Location: LCCOMB_X18_Y13_N0
\inst|nios2|A_mul_src2_nxt[7]~7\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|A_mul_stall~q\,
	datab => \inst|nios2|A_mul_src2\(23),
	datac => \inst|nios2|M_src2\(7),
	combout => \inst|nios2|A_mul_src2_nxt[7]~7_combout\);

-- Location: FF_X17_Y13_N17
\inst|nios2|M_src2[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \inst|nios2|E_src2\(8),
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \inst|nios2|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|M_src2\(8));

-- Location: LCCOMB_X17_Y13_N18
\inst|nios2|M_src2[24]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|nios2|E_src2\(24),
	combout => \inst|nios2|M_src2[24]~feeder_combout\);

-- Location: FF_X17_Y13_N19
\inst|nios2|M_src2[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|M_src2[24]~feeder_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|nios2|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|M_src2\(24));

-- Location: LCCOMB_X17_Y13_N6
\inst|nios2|A_mul_src2_nxt[24]~24\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|A_mul_stall~q\,
	datad => \inst|nios2|M_src2\(24),
	combout => \inst|nios2|A_mul_src2_nxt[24]~24_combout\);

-- Location: FF_X17_Y13_N7
\inst|nios2|A_mul_src2[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|A_mul_src2_nxt[24]~24_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|A_mul_src2\(24));

-- Location: LCCOMB_X17_Y13_N16
\inst|nios2|A_mul_src2_nxt[8]~8\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|A_mul_stall~q\,
	datac => \inst|nios2|M_src2\(8),
	datad => \inst|nios2|A_mul_src2\(24),
	combout => \inst|nios2|A_mul_src2_nxt[8]~8_combout\);

-- Location: FF_X16_Y16_N29
\inst|nios2|W_wr_data[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|A_wr_data_unfiltered[9]~28_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|W_wr_data\(9));

-- Location: LCCOMB_X16_Y16_N24
\inst|nios2|D_src2_reg[9]~29\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|D_src2_reg[9]~28_combout\,
	datab => \inst|nios2|M_alu_result\(9),
	datac => \inst|nios2|D_src2_reg[30]~23_combout\,
	datad => \inst|nios2|W_wr_data\(9),
	combout => \inst|nios2|D_src2_reg[9]~29_combout\);

-- Location: LCCOMB_X16_Y16_N2
\inst|nios2|E_src2[9]~9\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|nios2|D_src2_reg[9]~29_combout\,
	datac => \inst|nios2|D_src2_hazard_E~combout\,
	datad => \inst|nios2|E_alu_result\(9),
	combout => \inst|nios2|E_src2[9]~9_combout\);

-- Location: LCCOMB_X16_Y16_N0
\inst|nios2|E_src2[9]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|nios2|E_src2[9]~9_combout\,
	combout => \inst|nios2|E_src2[9]~feeder_combout\);

-- Location: LCCOMB_X16_Y16_N26
\inst|nios2|D_src2_imm[9]~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst|nios2|D_ctrl_hi_imm16~q\,
	datad => \inst|nios2|D_iw\(15),
	combout => \inst|nios2|D_src2_imm[9]~1_combout\);

-- Location: FF_X16_Y16_N1
\inst|nios2|E_src2[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|E_src2[9]~feeder_combout\,
	asdata => \inst|nios2|D_src2_imm[9]~1_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst|nios2|D_ctrl_src2_choose_imm~q\,
	ena => \inst|nios2|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|E_src2\(9));

-- Location: FF_X17_Y16_N11
\inst|nios2|M_src2[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \inst|nios2|E_src2\(9),
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \inst|nios2|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|M_src2\(9));

-- Location: LCCOMB_X17_Y16_N28
\inst|nios2|M_src2[25]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|nios2|E_src2\(25),
	combout => \inst|nios2|M_src2[25]~feeder_combout\);

-- Location: FF_X17_Y16_N29
\inst|nios2|M_src2[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|M_src2[25]~feeder_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|nios2|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|M_src2\(25));

-- Location: LCCOMB_X17_Y16_N16
\inst|nios2|A_mul_src2_nxt[25]~25\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst|nios2|A_mul_stall~q\,
	datad => \inst|nios2|M_src2\(25),
	combout => \inst|nios2|A_mul_src2_nxt[25]~25_combout\);

-- Location: FF_X17_Y16_N17
\inst|nios2|A_mul_src2[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|A_mul_src2_nxt[25]~25_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|A_mul_src2\(25));

-- Location: LCCOMB_X17_Y16_N10
\inst|nios2|A_mul_src2_nxt[9]~9\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|A_mul_stall~q\,
	datac => \inst|nios2|M_src2\(9),
	datad => \inst|nios2|A_mul_src2\(25),
	combout => \inst|nios2|A_mul_src2_nxt[9]~9_combout\);

-- Location: LCCOMB_X16_Y14_N0
\inst|nios2|E_src2[10]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|E_src2[10]~10_combout\,
	combout => \inst|nios2|E_src2[10]~feeder_combout\);

-- Location: LCCOMB_X16_Y14_N4
\inst|nios2|D_src2_imm[10]~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|nios2|D_ctrl_hi_imm16~q\,
	datac => \inst|nios2|D_iw\(16),
	combout => \inst|nios2|D_src2_imm[10]~0_combout\);

-- Location: FF_X16_Y14_N1
\inst|nios2|E_src2[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|E_src2[10]~feeder_combout\,
	asdata => \inst|nios2|D_src2_imm[10]~0_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst|nios2|D_ctrl_src2_choose_imm~q\,
	ena => \inst|nios2|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|E_src2\(10));

-- Location: FF_X19_Y21_N15
\inst|nios2|M_src2[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \inst|nios2|E_src2\(10),
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \inst|nios2|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|M_src2\(10));

-- Location: LCCOMB_X16_Y17_N28
\inst|nios2|D_src2[26]~31\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|D_src2[30]~22_combout\,
	datab => \inst|nios2|D_ctrl_hi_imm16~q\,
	datac => \inst|nios2|D_src2_imm[30]~11_combout\,
	datad => \inst|nios2|D_iw\(16),
	combout => \inst|nios2|D_src2[26]~31_combout\);

-- Location: LCCOMB_X19_Y17_N18
\inst|nios2|D_src2[26]~32\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|D_src2[26]~53_combout\,
	datab => \inst|nios2|E_alu_result\(26),
	datac => \inst|nios2|D_src2_hazard_E~combout\,
	datad => \inst|nios2|D_src2[26]~31_combout\,
	combout => \inst|nios2|D_src2[26]~32_combout\);

-- Location: FF_X19_Y17_N19
\inst|nios2|E_src2[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|D_src2[26]~32_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|nios2|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|E_src2\(26));

-- Location: LCCOMB_X19_Y21_N2
\inst|nios2|M_src2[26]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|nios2|E_src2\(26),
	combout => \inst|nios2|M_src2[26]~feeder_combout\);

-- Location: FF_X19_Y21_N3
\inst|nios2|M_src2[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|M_src2[26]~feeder_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|nios2|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|M_src2\(26));

-- Location: LCCOMB_X19_Y21_N12
\inst|nios2|A_mul_src2_nxt[26]~26\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|nios2|A_mul_stall~q\,
	datad => \inst|nios2|M_src2\(26),
	combout => \inst|nios2|A_mul_src2_nxt[26]~26_combout\);

-- Location: FF_X19_Y21_N13
\inst|nios2|A_mul_src2[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|A_mul_src2_nxt[26]~26_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|A_mul_src2\(26));

-- Location: LCCOMB_X19_Y21_N14
\inst|nios2|A_mul_src2_nxt[10]~10\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|nios2|A_mul_stall~q\,
	datac => \inst|nios2|M_src2\(10),
	datad => \inst|nios2|A_mul_src2\(26),
	combout => \inst|nios2|A_mul_src2_nxt[10]~10_combout\);

-- Location: FF_X23_Y19_N15
\inst|nios2|M_src2[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \inst|nios2|E_src2\(11),
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \inst|nios2|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|M_src2\(11));

-- Location: FF_X23_Y19_N13
\inst|nios2|M_src2[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \inst|nios2|E_src2\(27),
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \inst|nios2|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|M_src2\(27));

-- Location: LCCOMB_X23_Y19_N20
\inst|nios2|A_mul_src2_nxt[27]~27\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|nios2|A_mul_stall~q\,
	datad => \inst|nios2|M_src2\(27),
	combout => \inst|nios2|A_mul_src2_nxt[27]~27_combout\);

-- Location: FF_X23_Y19_N21
\inst|nios2|A_mul_src2[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|A_mul_src2_nxt[27]~27_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|A_mul_src2\(27));

-- Location: LCCOMB_X23_Y19_N14
\inst|nios2|A_mul_src2_nxt[11]~11\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|nios2|A_mul_stall~q\,
	datac => \inst|nios2|M_src2\(11),
	datad => \inst|nios2|A_mul_src2\(27),
	combout => \inst|nios2|A_mul_src2_nxt[11]~11_combout\);

-- Location: LCCOMB_X17_Y14_N8
\inst|nios2|D_src2_imm[12]~15\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst|nios2|D_iw\(18),
	datad => \inst|nios2|D_ctrl_hi_imm16~q\,
	combout => \inst|nios2|D_src2_imm[12]~15_combout\);

-- Location: FF_X17_Y14_N11
\inst|nios2|E_src2[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|E_src2[12]~12_combout\,
	asdata => \inst|nios2|D_src2_imm[12]~15_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst|nios2|D_ctrl_src2_choose_imm~q\,
	ena => \inst|nios2|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|E_src2\(12));

-- Location: FF_X24_Y17_N27
\inst|nios2|M_src2[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \inst|nios2|E_src2\(12),
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \inst|nios2|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|M_src2\(12));

-- Location: LCCOMB_X21_Y15_N22
\inst|nios2|M_src2[28]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|nios2|E_src2\(28),
	combout => \inst|nios2|M_src2[28]~feeder_combout\);

-- Location: FF_X21_Y15_N23
\inst|nios2|M_src2[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|M_src2[28]~feeder_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|nios2|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|M_src2\(28));

-- Location: LCCOMB_X24_Y17_N0
\inst|nios2|A_mul_src2_nxt[28]~28\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst|nios2|A_mul_stall~q\,
	datad => \inst|nios2|M_src2\(28),
	combout => \inst|nios2|A_mul_src2_nxt[28]~28_combout\);

-- Location: FF_X24_Y17_N1
\inst|nios2|A_mul_src2[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|A_mul_src2_nxt[28]~28_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|A_mul_src2\(28));

-- Location: LCCOMB_X24_Y17_N26
\inst|nios2|A_mul_src2_nxt[12]~12\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|nios2|A_mul_stall~q\,
	datac => \inst|nios2|M_src2\(12),
	datad => \inst|nios2|A_mul_src2\(28),
	combout => \inst|nios2|A_mul_src2_nxt[12]~12_combout\);

-- Location: FF_X24_Y17_N7
\inst|nios2|M_src2[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \inst|nios2|E_src2\(13),
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \inst|nios2|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|M_src2\(13));

-- Location: LCCOMB_X19_Y15_N0
\inst|nios2|D_src2[29]~25\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|D_ctrl_unsigned_lo_imm16~q\,
	datab => \inst|nios2|D_iw\(19),
	datac => \inst|nios2|D_ctrl_hi_imm16~q\,
	datad => \inst|nios2|D_iw\(21),
	combout => \inst|nios2|D_src2[29]~25_combout\);

-- Location: LCCOMB_X26_Y10_N0
\inst|rsp_xbar_mux_001|src_payload~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|rsp_xbar_mux_001|src_payload~6_combout\ = (\inst|rsp_xbar_demux|src1_valid~combout\ & ((\inst|nios2_jtag_debug_module_translator|av_readdata_pre\(27)) # ((\inst|sysid_control_slave_translator|read_latency_shift_reg\(0) & 
-- \inst|sysid_control_slave_translator|av_readdata_pre\(30))))) # (!\inst|rsp_xbar_demux|src1_valid~combout\ & (\inst|sysid_control_slave_translator|read_latency_shift_reg\(0) & ((\inst|sysid_control_slave_translator|av_readdata_pre\(30)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|rsp_xbar_demux|src1_valid~combout\,
	datab => \inst|sysid_control_slave_translator|read_latency_shift_reg\(0),
	datac => \inst|nios2_jtag_debug_module_translator|av_readdata_pre\(27),
	datad => \inst|sysid_control_slave_translator|av_readdata_pre\(30),
	combout => \inst|rsp_xbar_mux_001|src_payload~6_combout\);

-- Location: LCCOMB_X26_Y10_N24
\inst|rsp_xbar_mux_001|src_payload~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|rsp_xbar_mux_001|src_payload~7_combout\ = (\inst|rsp_xbar_mux_001|src_payload~6_combout\) # ((\inst|sdram|za_data\(11) & \inst|rsp_xbar_mux_001|src_payload~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|sdram|za_data\(11),
	datac => \inst|rsp_xbar_mux_001|src_payload~3_combout\,
	datad => \inst|rsp_xbar_mux_001|src_payload~6_combout\,
	combout => \inst|rsp_xbar_mux_001|src_payload~7_combout\);

-- Location: FF_X26_Y10_N25
\inst|nios2|d_readdata_d1[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|rsp_xbar_mux_001|src_payload~7_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|d_readdata_d1\(27));

-- Location: LCCOMB_X25_Y12_N14
\inst|nios2|A_slow_inst_result[11]~11\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|d_readdata_d1\(11),
	datab => \inst|nios2|d_readdata_d1\(27),
	datad => \inst|nios2|A_ld_align_sh16~q\,
	combout => \inst|nios2|A_slow_inst_result[11]~11_combout\);

-- Location: FF_X25_Y12_N15
\inst|nios2|A_slow_inst_result[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|A_slow_inst_result[11]~11_combout\,
	asdata => \inst|nios2|A_slow_ld_data_fill_bit~combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst|nios2|A_ld_align_byte1_fill~q\,
	ena => \inst|nios2|A_slow_inst_result_en~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|A_slow_inst_result\(11));

-- Location: FF_X19_Y15_N19
\inst|nios2|E_src2_reg[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|D_src2_reg[29]~53_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|nios2|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|E_src2_reg\(29));

-- Location: FF_X17_Y11_N21
\inst|nios2|M_st_data[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|M_st_data[29]~5_combout\,
	asdata => \inst|nios2|E_src2_reg\(29),
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst|nios2|E_iw\(4),
	ena => \inst|nios2|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|M_st_data\(29));

-- Location: FF_X18_Y11_N29
\inst|nios2|A_st_data[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \inst|nios2|M_st_data\(29),
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \inst|nios2|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|A_st_data\(29));

-- Location: LCCOMB_X18_Y11_N28
\inst|nios2|dc_data_wr_port_data[29]~44\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|A_en_d1~q\,
	datab => \inst|nios2|M_st_data\(29),
	datac => \inst|nios2|A_st_data\(29),
	datad => \inst|nios2|A_dc_valid_st_bypass_hit~q\,
	combout => \inst|nios2|dc_data_wr_port_data[29]~44_combout\);

-- Location: IOIBUF_X34_Y9_N8
\sdram_dq[13]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => sdram_dq(13),
	o => \sdram_dq[13]~input_o\);

-- Location: FF_X34_Y9_N10
\inst|sdram|za_data[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \sdram_dq[13]~input_o\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sdram|za_data\(13));

-- Location: LCCOMB_X26_Y10_N4
\inst|rsp_xbar_mux_001|src_payload~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|rsp_xbar_mux_001|src_payload~44_combout\ = (\inst|rsp_xbar_demux|src1_valid~combout\ & ((\inst|nios2_jtag_debug_module_translator|av_readdata_pre\(29)) # ((\inst|sdram|za_data\(13) & \inst|rsp_xbar_mux_001|src_payload~3_combout\)))) # 
-- (!\inst|rsp_xbar_demux|src1_valid~combout\ & (\inst|sdram|za_data\(13) & (\inst|rsp_xbar_mux_001|src_payload~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|rsp_xbar_demux|src1_valid~combout\,
	datab => \inst|sdram|za_data\(13),
	datac => \inst|rsp_xbar_mux_001|src_payload~3_combout\,
	datad => \inst|nios2_jtag_debug_module_translator|av_readdata_pre\(29),
	combout => \inst|rsp_xbar_mux_001|src_payload~44_combout\);

-- Location: FF_X26_Y10_N5
\inst|nios2|d_readdata_d1[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|rsp_xbar_mux_001|src_payload~44_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|d_readdata_d1\(29));

-- Location: LCCOMB_X18_Y11_N22
\inst|nios2|dc_data_wr_port_data[29]~45\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|nios2|dc_data_wr_port_data[29]~44_combout\,
	datac => \inst|nios2|d_readdata_d1\(29),
	datad => \inst|nios2|A_dc_fill_active~q\,
	combout => \inst|nios2|dc_data_wr_port_data[29]~45_combout\);

-- Location: LCCOMB_X19_Y15_N14
\inst|nios2|D_src2[30]~23\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|D_iw\(20),
	datab => \inst|nios2|D_src2[30]~22_combout\,
	datac => \inst|nios2|D_ctrl_hi_imm16~q\,
	datad => \inst|nios2|D_src2_imm[30]~11_combout\,
	combout => \inst|nios2|D_src2[30]~23_combout\);

-- Location: LCCOMB_X19_Y15_N24
\inst|nios2|D_src2[30]~24\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|nios2|D_src2[30]~23_combout\,
	datac => \inst|nios2|D_src2_reg[30]~49_combout\,
	datad => \inst|nios2|D_ctrl_src2_choose_imm~q\,
	combout => \inst|nios2|D_src2[30]~24_combout\);

-- Location: FF_X19_Y15_N25
\inst|nios2|E_src2[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|D_src2[30]~24_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|nios2|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|E_src2\(30));

-- Location: LCCOMB_X13_Y21_N8
\inst|nios2|E_logic_result[30]~26\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110110010001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|E_src1\(30),
	datab => \inst|nios2|E_logic_op\(1),
	datac => \inst|nios2|E_logic_op\(0),
	datad => \inst|nios2|E_src2\(30),
	combout => \inst|nios2|E_logic_result[30]~26_combout\);

-- Location: LCCOMB_X19_Y16_N2
\inst|nios2|E_alu_result[30]\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|E_ctrl_logic~q\,
	datab => \inst|nios2|Add17|auto_generated|result_int[31]~62_combout\,
	datac => \inst|nios2|E_alu_result~0_combout\,
	datad => \inst|nios2|E_logic_result[30]~26_combout\,
	combout => \inst|nios2|E_alu_result\(30));

-- Location: LCCOMB_X21_Y20_N24
\inst|nios2|M_rot_step1[10]~30\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|Add8~3_combout\,
	datab => \inst|nios2|E_src1\(9),
	datad => \inst|nios2|E_src1\(10),
	combout => \inst|nios2|M_rot_step1[10]~30_combout\);

-- Location: LCCOMB_X22_Y20_N20
\inst|nios2|M_rot_step1[8]~14\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|Add8~3_combout\,
	datab => \inst|nios2|E_src1\(8),
	datad => \inst|nios2|E_src1\(7),
	combout => \inst|nios2|M_rot_step1[8]~14_combout\);

-- Location: FF_X21_Y20_N25
\inst|nios2|M_rot_step1[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|M_rot_step1[10]~30_combout\,
	asdata => \inst|nios2|M_rot_step1[8]~14_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst|nios2|Add8~5_combout\,
	ena => \inst|nios2|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|M_rot_step1\(10));

-- Location: LCCOMB_X21_Y20_N14
\inst|nios2|M_rot_step1[14]~29\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|Add8~3_combout\,
	datab => \inst|nios2|E_src1\(14),
	datad => \inst|nios2|E_src1\(13),
	combout => \inst|nios2|M_rot_step1[14]~29_combout\);

-- Location: LCCOMB_X21_Y20_N16
\inst|nios2|M_rot_step1[12]~13\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|E_src1\(11),
	datab => \inst|nios2|E_src1\(12),
	datad => \inst|nios2|Add8~3_combout\,
	combout => \inst|nios2|M_rot_step1[12]~13_combout\);

-- Location: FF_X21_Y20_N15
\inst|nios2|M_rot_step1[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|M_rot_step1[14]~29_combout\,
	asdata => \inst|nios2|M_rot_step1[12]~13_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst|nios2|Add8~5_combout\,
	ena => \inst|nios2|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|M_rot_step1\(14));

-- Location: LCCOMB_X25_Y20_N20
\inst|nios2|Mn_rot_step2[14]~28\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|M_rot_rn\(2),
	datab => \inst|nios2|M_rot_step1\(10),
	datad => \inst|nios2|M_rot_step1\(14),
	combout => \inst|nios2|Mn_rot_step2[14]~28_combout\);

-- Location: LCCOMB_X22_Y20_N4
\inst|nios2|M_rot_step1[6]~31\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|Add8~3_combout\,
	datab => \inst|nios2|E_src1\(5),
	datad => \inst|nios2|E_src1\(6),
	combout => \inst|nios2|M_rot_step1[6]~31_combout\);

-- Location: LCCOMB_X22_Y20_N30
\inst|nios2|M_rot_step1[4]~15\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|Add8~3_combout\,
	datab => \inst|nios2|E_src1\(3),
	datad => \inst|nios2|E_src1\(4),
	combout => \inst|nios2|M_rot_step1[4]~15_combout\);

-- Location: FF_X22_Y20_N5
\inst|nios2|M_rot_step1[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|M_rot_step1[6]~31_combout\,
	asdata => \inst|nios2|M_rot_step1[4]~15_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst|nios2|Add8~5_combout\,
	ena => \inst|nios2|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|M_rot_step1\(6));

-- Location: LCCOMB_X22_Y20_N22
\inst|nios2|M_rot_step1[2]~24\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|Add8~3_combout\,
	datab => \inst|nios2|E_src1\(1),
	datad => \inst|nios2|E_src1\(2),
	combout => \inst|nios2|M_rot_step1[2]~24_combout\);

-- Location: LCCOMB_X23_Y20_N10
\inst|nios2|M_rot_step1[0]~8\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|E_src1\(0),
	datab => \inst|nios2|Add8~3_combout\,
	datad => \inst|nios2|E_src1\(31),
	combout => \inst|nios2|M_rot_step1[0]~8_combout\);

-- Location: FF_X22_Y20_N23
\inst|nios2|M_rot_step1[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|M_rot_step1[2]~24_combout\,
	asdata => \inst|nios2|M_rot_step1[0]~8_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst|nios2|Add8~5_combout\,
	ena => \inst|nios2|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|M_rot_step1\(2));

-- Location: LCCOMB_X25_Y20_N30
\inst|nios2|Mn_rot_step2[6]~12\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|M_rot_rn\(2),
	datab => \inst|nios2|M_rot_step1\(6),
	datad => \inst|nios2|M_rot_step1\(2),
	combout => \inst|nios2|Mn_rot_step2[6]~12_combout\);

-- Location: FF_X24_Y19_N15
\inst|nios2|M_rot_rn[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|Add8~9_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|nios2|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|M_rot_rn\(3));

-- Location: FF_X25_Y20_N21
\inst|nios2|Mn_rot_step2[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|Mn_rot_step2[14]~28_combout\,
	asdata => \inst|nios2|Mn_rot_step2[6]~12_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst|nios2|M_rot_rn\(3),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|Mn_rot_step2\(14));

-- Location: LCCOMB_X23_Y20_N20
\inst|nios2|M_rot_step1[30]~25\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|E_src1\(30),
	datab => \inst|nios2|Add8~3_combout\,
	datad => \inst|nios2|E_src1\(29),
	combout => \inst|nios2|M_rot_step1[30]~25_combout\);

-- Location: FF_X23_Y20_N21
\inst|nios2|M_rot_step1[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|M_rot_step1[30]~25_combout\,
	asdata => \inst|nios2|M_rot_step1[28]~9_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst|nios2|Add8~5_combout\,
	ena => \inst|nios2|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|M_rot_step1\(30));

-- Location: LCCOMB_X22_Y13_N16
\inst|nios2|A_mul_result[24]~80\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|A_mul_partial_prod\(24),
	datab => \inst|nios2|A_mul_result\(24),
	datad => VCC,
	cin => \inst|nios2|A_mul_result[23]~79\,
	combout => \inst|nios2|A_mul_result[24]~80_combout\,
	cout => \inst|nios2|A_mul_result[24]~81\);

-- Location: LCCOMB_X22_Y13_N18
\inst|nios2|A_mul_result[25]~82\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|A_mul_result\(25),
	datab => \inst|nios2|A_mul_partial_prod\(25),
	datad => VCC,
	cin => \inst|nios2|A_mul_result[24]~81\,
	combout => \inst|nios2|A_mul_result[25]~82_combout\,
	cout => \inst|nios2|A_mul_result[25]~83\);

-- Location: LCCOMB_X22_Y19_N12
\inst|nios2|A_mul_stall_d1~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|nios2|A_mul_stall~q\,
	combout => \inst|nios2|A_mul_stall_d1~feeder_combout\);

-- Location: FF_X22_Y19_N13
\inst|nios2|A_mul_stall_d1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|A_mul_stall_d1~feeder_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|A_mul_stall_d1~q\);

-- Location: LCCOMB_X22_Y19_N10
\inst|nios2|A_mul_stall_d2~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|nios2|A_mul_stall_d1~q\,
	combout => \inst|nios2|A_mul_stall_d2~feeder_combout\);

-- Location: FF_X22_Y19_N11
\inst|nios2|A_mul_stall_d2\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|A_mul_stall_d2~feeder_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|A_mul_stall_d2~q\);

-- Location: LCCOMB_X22_Y19_N8
\inst|nios2|A_mul_stall_d3~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|nios2|A_mul_stall_d2~q\,
	combout => \inst|nios2|A_mul_stall_d3~feeder_combout\);

-- Location: FF_X22_Y19_N9
\inst|nios2|A_mul_stall_d3\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|A_mul_stall_d3~feeder_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|A_mul_stall_d3~q\);

-- Location: FF_X22_Y13_N19
\inst|nios2|A_mul_result[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|A_mul_result[25]~82_combout\,
	asdata => \inst|nios2|A_mul_partial_prod\(25),
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst|nios2|ALT_INV_A_mul_stall_d3~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|A_mul_result\(25));

-- Location: LCCOMB_X26_Y12_N12
\inst|rsp_xbar_mux_001|src_payload~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|rsp_xbar_mux_001|src_payload~18_combout\ = (\inst|sdram|za_data\(15) & ((\inst|rsp_xbar_mux_001|src_payload~3_combout\) # ((\inst|nios2_jtag_debug_module_translator|av_readdata_pre\(31) & \inst|rsp_xbar_demux|src1_valid~combout\)))) # 
-- (!\inst|sdram|za_data\(15) & (\inst|nios2_jtag_debug_module_translator|av_readdata_pre\(31) & (\inst|rsp_xbar_demux|src1_valid~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|sdram|za_data\(15),
	datab => \inst|nios2_jtag_debug_module_translator|av_readdata_pre\(31),
	datac => \inst|rsp_xbar_demux|src1_valid~combout\,
	datad => \inst|rsp_xbar_mux_001|src_payload~3_combout\,
	combout => \inst|rsp_xbar_mux_001|src_payload~18_combout\);

-- Location: FF_X26_Y12_N13
\inst|nios2|d_readdata_d1[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|rsp_xbar_mux_001|src_payload~18_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|d_readdata_d1\(31));

-- Location: LCCOMB_X21_Y11_N20
\inst|nios2|dc_data_wr_port_data[31]~21\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|dc_data_wr_port_data[31]~20_combout\,
	datac => \inst|nios2|d_readdata_d1\(31),
	datad => \inst|nios2|A_dc_fill_active~q\,
	combout => \inst|nios2|dc_data_wr_port_data[31]~21_combout\);

-- Location: LCCOMB_X22_Y9_N4
\inst|nios2|E_mem_byte_en[3]~5\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|Add17|auto_generated|result_int[2]~4_combout\,
	datab => \inst|nios2|E_iw\(4),
	datac => \inst|nios2|Add17|auto_generated|result_int[1]~2_combout\,
	datad => \inst|nios2|E_iw\(3),
	combout => \inst|nios2|E_mem_byte_en[3]~5_combout\);

-- Location: FF_X22_Y9_N5
\inst|nios2|M_mem_byte_en[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|E_mem_byte_en[3]~5_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|nios2|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|M_mem_byte_en\(3));

-- Location: FF_X22_Y9_N7
\inst|nios2|A_mem_byte_en[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \inst|nios2|M_mem_byte_en\(3),
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \inst|nios2|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|A_mem_byte_en\(3));

-- Location: LCCOMB_X22_Y9_N16
\inst|nios2|dc_data_wr_port_byte_en[3]~3\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011101011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|dc_data_wr_port_byte_en[3]~2_combout\,
	datab => \inst|nios2|A_mem_byte_en\(3),
	datac => \inst|nios2|A_dc_fill_active~q\,
	datad => \inst|nios2|A_dc_fill_byte_en~2_combout\,
	combout => \inst|nios2|dc_data_wr_port_byte_en[3]~3_combout\);

-- Location: M9K_X15_Y12_N0
\inst|nios2|kernel_nios2_dc_data|the_altsyncram|auto_generated|ram_block1a0\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "kernel:inst|kernel_nios2:nios2|kernel_nios2_dc_data_module:kernel_nios2_dc_data|altsyncram:the_altsyncram|altsyncram_kdf1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 9,
	port_a_byte_enable_mask_width => 2,
	port_a_byte_size => 9,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 18,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 511,
	port_a_logical_ram_depth => 512,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 9,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 18,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 511,
	port_b_logical_ram_depth => 512,
	port_b_logical_ram_width => 32,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst|nios2|dc_data_wr_port_en~combout\,
	portbre => VCC,
	clk0 => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	clk1 => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \inst|nios2|dc_data_wr_port_en~combout\,
	portadatain => \inst|nios2|kernel_nios2_dc_data|the_altsyncram|auto_generated|ram_block1a0_PORTADATAIN_bus\,
	portaaddr => \inst|nios2|kernel_nios2_dc_data|the_altsyncram|auto_generated|ram_block1a0_PORTAADDR_bus\,
	portbaddr => \inst|nios2|kernel_nios2_dc_data|the_altsyncram|auto_generated|ram_block1a0_PORTBADDR_bus\,
	portabyteenamasks => \inst|nios2|kernel_nios2_dc_data|the_altsyncram|auto_generated|ram_block1a0_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \inst|nios2|kernel_nios2_dc_data|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X18_Y12_N24
\inst|nios2|M_inst_result[25]~6\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|M_alu_result\(25),
	datac => \inst|nios2|M_ctrl_mem~q\,
	datad => \inst|nios2|kernel_nios2_dc_data|the_altsyncram|auto_generated|q_b\(25),
	combout => \inst|nios2|M_inst_result[25]~6_combout\);

-- Location: LCCOMB_X13_Y11_N12
\inst|nios2|E_op_rdctl~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|E_iw\(15),
	datab => \inst|nios2|E_iw\(11),
	datac => \inst|nios2|E_iw\(16),
	datad => \inst|nios2|E_iw\(13),
	combout => \inst|nios2|E_op_rdctl~0_combout\);

-- Location: LCCOMB_X13_Y11_N16
\inst|nios2|E_op_rdctl\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|Equal209~1_combout\,
	datab => \inst|nios2|E_iw\(12),
	datac => \inst|nios2|E_iw\(14),
	datad => \inst|nios2|E_op_rdctl~0_combout\,
	combout => \inst|nios2|E_op_rdctl~combout\);

-- Location: FF_X13_Y11_N17
\inst|nios2|M_ctrl_rdctl_inst\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|E_op_rdctl~combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|nios2|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|M_ctrl_rdctl_inst~q\);

-- Location: FF_X18_Y12_N25
\inst|nios2|A_inst_result[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|M_inst_result[25]~6_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sclr => \inst|nios2|M_ctrl_rdctl_inst~q\,
	ena => \inst|nios2|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|A_inst_result\(25));

-- Location: LCCOMB_X26_Y10_N26
\inst|rsp_xbar_mux_001|src_payload~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|rsp_xbar_mux_001|src_payload~22_combout\ = (\inst|rsp_xbar_demux|src1_valid~combout\ & ((\inst|nios2_jtag_debug_module_translator|av_readdata_pre\(25)) # ((\inst|rsp_xbar_mux_001|src_payload~3_combout\ & \inst|sdram|za_data\(9))))) # 
-- (!\inst|rsp_xbar_demux|src1_valid~combout\ & (((\inst|rsp_xbar_mux_001|src_payload~3_combout\ & \inst|sdram|za_data\(9)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|rsp_xbar_demux|src1_valid~combout\,
	datab => \inst|nios2_jtag_debug_module_translator|av_readdata_pre\(25),
	datac => \inst|rsp_xbar_mux_001|src_payload~3_combout\,
	datad => \inst|sdram|za_data\(9),
	combout => \inst|rsp_xbar_mux_001|src_payload~22_combout\);

-- Location: FF_X26_Y10_N27
\inst|nios2|d_readdata_d1[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|rsp_xbar_mux_001|src_payload~22_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|d_readdata_d1\(25));

-- Location: LCCOMB_X25_Y14_N14
\inst|nios2|A_slow_ld_byte3_data_aligned_nxt[1]~6\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|A_ld_align_byte2_byte3_fill~q\,
	datab => \inst|nios2|A_slow_ld_data_sign_bit~2_combout\,
	datac => \inst|nios2|d_readdata_d1\(25),
	datad => \inst|nios2|A_ctrl_ld_signed~q\,
	combout => \inst|nios2|A_slow_ld_byte3_data_aligned_nxt[1]~6_combout\);

-- Location: FF_X25_Y14_N15
\inst|nios2|A_slow_inst_result[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|A_slow_ld_byte3_data_aligned_nxt[1]~6_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|nios2|A_slow_inst_result_en~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|A_slow_inst_result\(25));

-- Location: LCCOMB_X25_Y15_N10
\inst|nios2|A_wr_data_unfiltered[25]~72\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|A_wr_data_unfiltered[23]~53_combout\,
	datab => \inst|nios2|A_wr_data_unfiltered[23]~22_combout\,
	datac => \inst|nios2|A_inst_result\(25),
	datad => \inst|nios2|A_slow_inst_result\(25),
	combout => \inst|nios2|A_wr_data_unfiltered[25]~72_combout\);

-- Location: LCCOMB_X24_Y18_N0
\inst|nios2|E_rot_mask[1]~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|E_src2\(0),
	datab => \inst|nios2|E_ctrl_shift_rot_right~q\,
	datac => \inst|nios2|E_src2\(2),
	datad => \inst|nios2|E_src2\(1),
	combout => \inst|nios2|E_rot_mask[1]~2_combout\);

-- Location: FF_X24_Y18_N1
\inst|nios2|M_rot_mask[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|E_rot_mask[1]~2_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|nios2|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|M_rot_mask\(1));

-- Location: FF_X25_Y18_N1
\inst|nios2|A_rot_mask[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \inst|nios2|M_rot_mask\(1),
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \inst|nios2|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|A_rot_mask\(1));

-- Location: LCCOMB_X25_Y18_N30
\inst|nios2|A_shift_rot_result~34\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|nios2|A_rot_sel_fill3~q\,
	datac => \inst|nios2|A_rot_mask\(1),
	datad => \inst|nios2|A_rot_pass3~q\,
	combout => \inst|nios2|A_shift_rot_result~34_combout\);

-- Location: LCCOMB_X22_Y20_N24
\inst|nios2|M_rot_step1[9]~22\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|Add8~3_combout\,
	datab => \inst|nios2|E_src1\(8),
	datad => \inst|nios2|E_src1\(9),
	combout => \inst|nios2|M_rot_step1[9]~22_combout\);

-- Location: LCCOMB_X22_Y20_N16
\inst|nios2|M_rot_step1[7]~7\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|Add8~3_combout\,
	datab => \inst|nios2|E_src1\(7),
	datad => \inst|nios2|E_src1\(6),
	combout => \inst|nios2|M_rot_step1[7]~7_combout\);

-- Location: FF_X22_Y20_N25
\inst|nios2|M_rot_step1[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|M_rot_step1[9]~22_combout\,
	asdata => \inst|nios2|M_rot_step1[7]~7_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst|nios2|Add8~5_combout\,
	ena => \inst|nios2|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|M_rot_step1\(9));

-- Location: LCCOMB_X22_Y20_N26
\inst|nios2|M_rot_step1[5]~23\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|Add8~3_combout\,
	datab => \inst|nios2|E_src1\(5),
	datad => \inst|nios2|E_src1\(4),
	combout => \inst|nios2|M_rot_step1[5]~23_combout\);

-- Location: LCCOMB_X22_Y20_N10
\inst|nios2|M_rot_step1[3]~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|Add8~3_combout\,
	datab => \inst|nios2|E_src1\(3),
	datad => \inst|nios2|E_src1\(2),
	combout => \inst|nios2|M_rot_step1[3]~0_combout\);

-- Location: FF_X22_Y20_N27
\inst|nios2|M_rot_step1[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|M_rot_step1[5]~23_combout\,
	asdata => \inst|nios2|M_rot_step1[3]~0_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst|nios2|Add8~5_combout\,
	ena => \inst|nios2|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|M_rot_step1\(5));

-- Location: LCCOMB_X24_Y20_N18
\inst|nios2|Mn_rot_step2[9]~18\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|M_rot_rn\(2),
	datab => \inst|nios2|M_rot_step1\(9),
	datad => \inst|nios2|M_rot_step1\(5),
	combout => \inst|nios2|Mn_rot_step2[9]~18_combout\);

-- Location: FF_X24_Y20_N19
\inst|nios2|Mn_rot_step2[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|Mn_rot_step2[9]~18_combout\,
	asdata => \inst|nios2|Mn_rot_step2[1]~4_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst|nios2|M_rot_rn\(3),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|Mn_rot_step2\(9));

-- Location: LCCOMB_X25_Y16_N20
\inst|nios2|A_rot~17\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|nios2|Mn_rot_step2\(9),
	datac => \inst|nios2|Mn_rot_step2\(25),
	datad => \inst|nios2|M_rot_rn\(4),
	combout => \inst|nios2|A_rot~17_combout\);

-- Location: FF_X25_Y16_N21
\inst|nios2|A_rot[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|A_rot~17_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|nios2|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|A_rot\(25));

-- Location: LCCOMB_X25_Y16_N12
\inst|nios2|A_shift_rot_result~35\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|nios2|A_shift_rot_result~34_combout\,
	datac => \inst|nios2|A_rot_fill_bit~q\,
	datad => \inst|nios2|A_rot\(25),
	combout => \inst|nios2|A_shift_rot_result~35_combout\);

-- Location: FF_X25_Y16_N13
\inst|nios2|A_shift_rot_result[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|A_shift_rot_result~35_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|A_shift_rot_result\(25));

-- Location: LCCOMB_X25_Y16_N14
\inst|nios2|A_wr_data_unfiltered[25]~73\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|A_wr_data_unfiltered[23]~53_combout\,
	datab => \inst|nios2|A_wr_data_unfiltered[25]~72_combout\,
	datac => \inst|nios2|A_data_ram_ld_align_fill_bit~combout\,
	datad => \inst|nios2|A_shift_rot_result\(25),
	combout => \inst|nios2|A_wr_data_unfiltered[25]~73_combout\);

-- Location: LCCOMB_X18_Y14_N30
\inst|nios2|A_wr_data_unfiltered[25]~74\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|A_ctrl_mul_lsw~q\,
	datab => \inst|nios2|A_mul_result\(25),
	datad => \inst|nios2|A_wr_data_unfiltered[25]~73_combout\,
	combout => \inst|nios2|A_wr_data_unfiltered[25]~74_combout\);

-- Location: FF_X25_Y12_N19
\inst|nios2|A_slow_inst_result[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|A_slow_inst_result[13]~13_combout\,
	asdata => \inst|nios2|A_slow_ld_data_fill_bit~combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst|nios2|A_ld_align_byte1_fill~q\,
	ena => \inst|nios2|A_slow_inst_result_en~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|A_slow_inst_result\(13));

-- Location: LCCOMB_X23_Y16_N8
\inst|nios2|A_wr_data_unfiltered[13]~108\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|A_data_ram_ld16_data[13]~6_combout\,
	datab => \inst|nios2|A_slow_inst_result\(13),
	datac => \inst|nios2|A_wr_data_unfiltered[23]~22_combout\,
	datad => \inst|nios2|A_wr_data_unfiltered[8]~21_combout\,
	combout => \inst|nios2|A_wr_data_unfiltered[13]~108_combout\);

-- Location: LCCOMB_X23_Y16_N20
\inst|nios2|A_wr_data_unfiltered[13]~109\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|A_shift_rot_result\(13),
	datab => \inst|nios2|A_wr_data_unfiltered[8]~21_combout\,
	datac => \inst|nios2|A_wr_data_unfiltered[13]~108_combout\,
	datad => \inst|nios2|A_data_ram_ld_align_fill_bit~combout\,
	combout => \inst|nios2|A_wr_data_unfiltered[13]~109_combout\);

-- Location: LCCOMB_X23_Y16_N22
\inst|nios2|A_wr_data_unfiltered[13]~110\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|A_ctrl_mul_lsw~q\,
	datac => \inst|nios2|A_mul_result\(13),
	datad => \inst|nios2|A_wr_data_unfiltered[13]~109_combout\,
	combout => \inst|nios2|A_wr_data_unfiltered[13]~110_combout\);

-- Location: FF_X25_Y12_N9
\inst|nios2|A_slow_inst_result[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|A_slow_inst_result[14]~14_combout\,
	asdata => \inst|nios2|A_slow_ld_data_fill_bit~combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst|nios2|A_ld_align_byte1_fill~q\,
	ena => \inst|nios2|A_slow_inst_result_en~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|A_slow_inst_result\(14));

-- Location: LCCOMB_X25_Y16_N24
\inst|nios2|A_wr_data_unfiltered[14]~105\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|A_wr_data_unfiltered[23]~22_combout\,
	datab => \inst|nios2|A_data_ram_ld16_data[14]~5_combout\,
	datac => \inst|nios2|A_wr_data_unfiltered[8]~21_combout\,
	datad => \inst|nios2|A_slow_inst_result\(14),
	combout => \inst|nios2|A_wr_data_unfiltered[14]~105_combout\);

-- Location: LCCOMB_X24_Y18_N30
\inst|nios2|E_rot_mask[6]~5\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|E_src2\(0),
	datab => \inst|nios2|E_ctrl_shift_rot_right~q\,
	datac => \inst|nios2|E_src2\(2),
	datad => \inst|nios2|E_src2\(1),
	combout => \inst|nios2|E_rot_mask[6]~5_combout\);

-- Location: FF_X24_Y18_N31
\inst|nios2|M_rot_mask[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|E_rot_mask[6]~5_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|nios2|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|M_rot_mask\(6));

-- Location: FF_X25_Y18_N29
\inst|nios2|A_rot_mask[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \inst|nios2|M_rot_mask\(6),
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \inst|nios2|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|A_rot_mask\(6));

-- Location: LCCOMB_X26_Y18_N6
\inst|nios2|E_rot_pass1~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|E_ctrl_shift_rot_right~q\,
	datab => \inst|nios2|E_ctrl_shift_rot_left~q\,
	datac => \inst|nios2|E_src2\(3),
	datad => \inst|nios2|E_src2\(4),
	combout => \inst|nios2|E_rot_pass1~0_combout\);

-- Location: LCCOMB_X26_Y18_N8
\inst|nios2|E_rot_pass1~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|E_ctrl_rot~q\,
	datad => \inst|nios2|E_rot_pass1~0_combout\,
	combout => \inst|nios2|E_rot_pass1~1_combout\);

-- Location: FF_X26_Y18_N9
\inst|nios2|M_rot_pass1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|E_rot_pass1~1_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|nios2|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|M_rot_pass1~q\);

-- Location: FF_X26_Y18_N27
\inst|nios2|A_rot_pass1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \inst|nios2|M_rot_pass1~q\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \inst|nios2|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|A_rot_pass1~q\);

-- Location: LCCOMB_X26_Y18_N14
\inst|nios2|E_rot_sel_fill1~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|E_ctrl_shift_rot_right~q\,
	datab => \inst|nios2|E_ctrl_shift_rot_left~q\,
	datac => \inst|nios2|E_src2\(3),
	datad => \inst|nios2|E_src2\(4),
	combout => \inst|nios2|E_rot_sel_fill1~0_combout\);

-- Location: FF_X26_Y18_N15
\inst|nios2|M_rot_sel_fill1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|E_rot_sel_fill1~0_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|nios2|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|M_rot_sel_fill1~q\);

-- Location: FF_X26_Y18_N19
\inst|nios2|A_rot_sel_fill1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \inst|nios2|M_rot_sel_fill1~q\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \inst|nios2|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|A_rot_sel_fill1~q\);

-- Location: LCCOMB_X26_Y18_N0
\inst|nios2|A_shift_rot_result~56\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|nios2|A_rot_mask\(6),
	datac => \inst|nios2|A_rot_pass1~q\,
	datad => \inst|nios2|A_rot_sel_fill1~q\,
	combout => \inst|nios2|A_shift_rot_result~56_combout\);

-- Location: LCCOMB_X25_Y20_N14
\inst|nios2|A_rot~28\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|nios2|Mn_rot_step2\(14),
	datac => \inst|nios2|Mn_rot_step2\(30),
	datad => \inst|nios2|M_rot_rn\(4),
	combout => \inst|nios2|A_rot~28_combout\);

-- Location: FF_X25_Y20_N15
\inst|nios2|A_rot[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|A_rot~28_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|nios2|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|A_rot\(14));

-- Location: LCCOMB_X18_Y14_N24
\inst|nios2|A_shift_rot_result~57\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|nios2|A_shift_rot_result~56_combout\,
	datac => \inst|nios2|A_rot_fill_bit~q\,
	datad => \inst|nios2|A_rot\(14),
	combout => \inst|nios2|A_shift_rot_result~57_combout\);

-- Location: FF_X18_Y14_N25
\inst|nios2|A_shift_rot_result[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|A_shift_rot_result~57_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|A_shift_rot_result\(14));

-- Location: LCCOMB_X25_Y16_N26
\inst|nios2|A_wr_data_unfiltered[14]~106\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|A_wr_data_unfiltered[8]~21_combout\,
	datab => \inst|nios2|A_wr_data_unfiltered[14]~105_combout\,
	datac => \inst|nios2|A_data_ram_ld_align_fill_bit~combout\,
	datad => \inst|nios2|A_shift_rot_result\(14),
	combout => \inst|nios2|A_wr_data_unfiltered[14]~106_combout\);

-- Location: LCCOMB_X18_Y14_N18
\inst|nios2|A_wr_data_unfiltered[14]~107\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|nios2|A_wr_data_unfiltered[14]~106_combout\,
	datac => \inst|nios2|A_mul_result\(14),
	datad => \inst|nios2|A_ctrl_mul_lsw~q\,
	combout => \inst|nios2|A_wr_data_unfiltered[14]~107_combout\);

-- Location: FF_X24_Y17_N29
\inst|nios2|M_src1[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \inst|nios2|E_src1\(19),
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \inst|nios2|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|M_src1\(19));

-- Location: LCCOMB_X24_Y17_N28
\inst|nios2|A_mul_src1_nxt[19]~19\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|A_mul_src1[3]~_Duplicate_1_q\,
	datab => \inst|nios2|A_mul_stall~q\,
	datac => \inst|nios2|M_src1\(19),
	combout => \inst|nios2|A_mul_src1_nxt[19]~19_combout\);

-- Location: FF_X26_Y17_N31
\inst|nios2|M_src1[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \inst|nios2|E_src1\(20),
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \inst|nios2|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|M_src1\(20));

-- Location: FF_X26_Y17_N13
\inst|nios2|A_mul_src1[4]~_Duplicate_1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|A_mul_src1_nxt[4]~4_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|A_mul_src1[4]~_Duplicate_1_q\);

-- Location: LCCOMB_X26_Y17_N30
\inst|nios2|A_mul_src1_nxt[20]~20\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|nios2|A_mul_stall~q\,
	datac => \inst|nios2|M_src1\(20),
	datad => \inst|nios2|A_mul_src1[4]~_Duplicate_1_q\,
	combout => \inst|nios2|A_mul_src1_nxt[20]~20_combout\);

-- Location: LCCOMB_X26_Y18_N30
\inst|nios2|E_rot_pass2~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|E_ctrl_shift_rot_right~q\,
	datab => \inst|nios2|E_ctrl_shift_rot_left~q\,
	datac => \inst|nios2|E_src2\(3),
	datad => \inst|nios2|E_src2\(4),
	combout => \inst|nios2|E_rot_pass2~0_combout\);

-- Location: LCCOMB_X13_Y13_N14
\inst|nios2|D_ctrl_rot~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|D_iw\(15),
	datab => \inst|nios2|Equal171~2_combout\,
	datac => \inst|nios2|Equal171~0_combout\,
	datad => \inst|nios2|Equal154~6_combout\,
	combout => \inst|nios2|D_ctrl_rot~0_combout\);

-- Location: FF_X13_Y13_N15
\inst|nios2|E_ctrl_rot\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|D_ctrl_rot~0_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|nios2|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|E_ctrl_rot~q\);

-- Location: LCCOMB_X25_Y17_N14
\inst|nios2|E_rot_pass2~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst|nios2|E_rot_pass2~0_combout\,
	datad => \inst|nios2|E_ctrl_rot~q\,
	combout => \inst|nios2|E_rot_pass2~1_combout\);

-- Location: FF_X25_Y17_N15
\inst|nios2|M_rot_pass2\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|E_rot_pass2~1_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|nios2|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|M_rot_pass2~q\);

-- Location: FF_X25_Y17_N17
\inst|nios2|A_rot_pass2\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \inst|nios2|M_rot_pass2~q\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \inst|nios2|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|A_rot_pass2~q\);

-- Location: LCCOMB_X26_Y18_N28
\inst|nios2|E_rot_sel_fill2~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|E_ctrl_shift_rot_right~q\,
	datab => \inst|nios2|E_ctrl_shift_rot_left~q\,
	datac => \inst|nios2|E_src2\(3),
	datad => \inst|nios2|E_src2\(4),
	combout => \inst|nios2|E_rot_sel_fill2~0_combout\);

-- Location: FF_X26_Y18_N29
\inst|nios2|M_rot_sel_fill2\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|E_rot_sel_fill2~0_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|nios2|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|M_rot_sel_fill2~q\);

-- Location: FF_X25_Y17_N25
\inst|nios2|A_rot_sel_fill2\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \inst|nios2|M_rot_sel_fill2~q\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \inst|nios2|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|A_rot_sel_fill2~q\);

-- Location: LCCOMB_X25_Y17_N0
\inst|nios2|A_shift_rot_result~42\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|A_rot_mask\(5),
	datac => \inst|nios2|A_rot_pass2~q\,
	datad => \inst|nios2|A_rot_sel_fill2~q\,
	combout => \inst|nios2|A_shift_rot_result~42_combout\);

-- Location: LCCOMB_X18_Y21_N18
\inst|nios2|A_shift_rot_result~43\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|A_rot\(21),
	datac => \inst|nios2|A_rot_fill_bit~q\,
	datad => \inst|nios2|A_shift_rot_result~42_combout\,
	combout => \inst|nios2|A_shift_rot_result~43_combout\);

-- Location: FF_X18_Y21_N19
\inst|nios2|A_shift_rot_result[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|A_shift_rot_result~43_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|A_shift_rot_result\(21));

-- Location: LCCOMB_X22_Y15_N8
\inst|nios2|A_wr_data_unfiltered[21]~85\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|A_wr_data_unfiltered[21]~84_combout\,
	datab => \inst|nios2|A_wr_data_unfiltered[23]~53_combout\,
	datac => \inst|nios2|A_data_ram_ld_align_fill_bit~combout\,
	datad => \inst|nios2|A_shift_rot_result\(21),
	combout => \inst|nios2|A_wr_data_unfiltered[21]~85_combout\);

-- Location: LCCOMB_X22_Y15_N26
\inst|nios2|A_wr_data_unfiltered[21]~86\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|A_mul_result\(21),
	datab => \inst|nios2|A_wr_data_unfiltered[21]~85_combout\,
	datac => \inst|nios2|A_ctrl_mul_lsw~q\,
	combout => \inst|nios2|A_wr_data_unfiltered[21]~86_combout\);

-- Location: FF_X22_Y15_N27
\inst|nios2|W_wr_data[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|A_wr_data_unfiltered[21]~86_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|W_wr_data\(21));

-- Location: LCCOMB_X22_Y15_N16
\inst|nios2|D_src1_reg[21]~63\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|kernel_nios2_register_bank_a|the_altsyncram|auto_generated|q_b\(21),
	datab => \inst|nios2|E_src1[10]~1_combout\,
	datac => \inst|nios2|A_wr_data_unfiltered[21]~86_combout\,
	datad => \inst|nios2|E_src1[10]~0_combout\,
	combout => \inst|nios2|D_src1_reg[21]~63_combout\);

-- Location: LCCOMB_X22_Y15_N10
\inst|nios2|D_src1_reg[21]~64\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|M_alu_result\(21),
	datab => \inst|nios2|E_src1[10]~1_combout\,
	datac => \inst|nios2|W_wr_data\(21),
	datad => \inst|nios2|D_src1_reg[21]~63_combout\,
	combout => \inst|nios2|D_src1_reg[21]~64_combout\);

-- Location: LCCOMB_X22_Y15_N12
\inst|nios2|D_src1_reg[21]~65\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|E_regnum_a_cmp_D~q\,
	datab => \inst|nios2|E_alu_result\(21),
	datac => \inst|nios2|D_ctrl_a_not_src~q\,
	datad => \inst|nios2|D_src1_reg[21]~64_combout\,
	combout => \inst|nios2|D_src1_reg[21]~65_combout\);

-- Location: FF_X22_Y15_N13
\inst|nios2|E_src1[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|D_src1_reg[21]~65_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|nios2|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|E_src1\(21));

-- Location: FF_X21_Y19_N11
\inst|nios2|M_src1[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \inst|nios2|E_src1\(21),
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \inst|nios2|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|M_src1\(21));

-- Location: FF_X21_Y19_N25
\inst|nios2|A_mul_src1[5]~_Duplicate_1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|A_mul_src1_nxt[5]~5_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|A_mul_src1[5]~_Duplicate_1_q\);

-- Location: LCCOMB_X21_Y19_N10
\inst|nios2|A_mul_src1_nxt[21]~21\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|A_mul_stall~q\,
	datac => \inst|nios2|M_src1\(21),
	datad => \inst|nios2|A_mul_src1[5]~_Duplicate_1_q\,
	combout => \inst|nios2|A_mul_src1_nxt[21]~21_combout\);

-- Location: FF_X19_Y18_N23
\inst|nios2|M_src1[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \inst|nios2|E_src1\(22),
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \inst|nios2|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|M_src1\(22));

-- Location: LCCOMB_X19_Y18_N22
\inst|nios2|A_mul_src1_nxt[22]~22\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|A_mul_src1[6]~_Duplicate_1_q\,
	datab => \inst|nios2|A_mul_stall~q\,
	datac => \inst|nios2|M_src1\(22),
	combout => \inst|nios2|A_mul_src1_nxt[22]~22_combout\);

-- Location: FF_X19_Y14_N27
\inst|nios2|M_src1[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \inst|nios2|E_src1\(23),
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \inst|nios2|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|M_src1\(23));

-- Location: FF_X19_Y14_N11
\inst|nios2|A_mul_src1[7]~_Duplicate_1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|A_mul_src1_nxt[7]~7_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|A_mul_src1[7]~_Duplicate_1_q\);

-- Location: LCCOMB_X19_Y14_N26
\inst|nios2|A_mul_src1_nxt[23]~23\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|nios2|A_mul_stall~q\,
	datac => \inst|nios2|M_src1\(23),
	datad => \inst|nios2|A_mul_src1[7]~_Duplicate_1_q\,
	combout => \inst|nios2|A_mul_src1_nxt[23]~23_combout\);

-- Location: FF_X19_Y14_N29
\inst|nios2|M_src1[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \inst|nios2|E_src1\(24),
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \inst|nios2|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|M_src1\(24));

-- Location: FF_X19_Y14_N13
\inst|nios2|A_mul_src1[8]~_Duplicate_1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|A_mul_src1_nxt[8]~8_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|A_mul_src1[8]~_Duplicate_1_q\);

-- Location: LCCOMB_X19_Y14_N28
\inst|nios2|A_mul_src1_nxt[24]~24\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|nios2|A_mul_stall~q\,
	datac => \inst|nios2|M_src1\(24),
	datad => \inst|nios2|A_mul_src1[8]~_Duplicate_1_q\,
	combout => \inst|nios2|A_mul_src1_nxt[24]~24_combout\);

-- Location: FF_X22_Y19_N27
\inst|nios2|M_src1[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \inst|nios2|E_src1\(25),
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \inst|nios2|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|M_src1\(25));

-- Location: LCCOMB_X22_Y19_N26
\inst|nios2|A_mul_src1_nxt[25]~25\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|A_mul_src1[9]~_Duplicate_1_q\,
	datab => \inst|nios2|A_mul_stall~q\,
	datac => \inst|nios2|M_src1\(25),
	combout => \inst|nios2|A_mul_src1_nxt[25]~25_combout\);

-- Location: FF_X19_Y18_N9
\inst|nios2|M_src1[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \inst|nios2|E_src1\(26),
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \inst|nios2|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|M_src1\(26));

-- Location: FF_X19_Y18_N21
\inst|nios2|A_mul_src1[10]~_Duplicate_1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|A_mul_src1_nxt[10]~10_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|A_mul_src1[10]~_Duplicate_1_q\);

-- Location: LCCOMB_X19_Y18_N8
\inst|nios2|A_mul_src1_nxt[26]~26\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|nios2|A_mul_stall~q\,
	datac => \inst|nios2|M_src1\(26),
	datad => \inst|nios2|A_mul_src1[10]~_Duplicate_1_q\,
	combout => \inst|nios2|A_mul_src1_nxt[26]~26_combout\);

-- Location: FF_X23_Y19_N25
\inst|nios2|M_src1[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \inst|nios2|E_src1\(27),
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \inst|nios2|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|M_src1\(27));

-- Location: FF_X23_Y19_N29
\inst|nios2|A_mul_src1[11]~_Duplicate_1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|A_mul_src1_nxt[11]~11_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|A_mul_src1[11]~_Duplicate_1_q\);

-- Location: LCCOMB_X23_Y19_N24
\inst|nios2|A_mul_src1_nxt[27]~27\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|nios2|A_mul_stall~q\,
	datac => \inst|nios2|M_src1\(27),
	datad => \inst|nios2|A_mul_src1[11]~_Duplicate_1_q\,
	combout => \inst|nios2|A_mul_src1_nxt[27]~27_combout\);

-- Location: FF_X21_Y19_N29
\inst|nios2|M_src1[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \inst|nios2|E_src1\(28),
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \inst|nios2|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|M_src1\(28));

-- Location: FF_X21_Y19_N19
\inst|nios2|A_mul_src1[12]~_Duplicate_1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|A_mul_src1_nxt[12]~12_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|A_mul_src1[12]~_Duplicate_1_q\);

-- Location: LCCOMB_X21_Y19_N28
\inst|nios2|A_mul_src1_nxt[28]~28\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|A_mul_stall~q\,
	datac => \inst|nios2|M_src1\(28),
	datad => \inst|nios2|A_mul_src1[12]~_Duplicate_1_q\,
	combout => \inst|nios2|A_mul_src1_nxt[28]~28_combout\);

-- Location: FF_X19_Y21_N17
\inst|nios2|M_src1[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \inst|nios2|E_src1\(29),
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \inst|nios2|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|M_src1\(29));

-- Location: FF_X21_Y20_N11
\inst|nios2|A_mul_src1[13]~_Duplicate_1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|A_mul_src1_nxt[13]~13_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|A_mul_src1[13]~_Duplicate_1_q\);

-- Location: LCCOMB_X19_Y21_N16
\inst|nios2|A_mul_src1_nxt[29]~29\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|nios2|A_mul_stall~q\,
	datac => \inst|nios2|M_src1\(29),
	datad => \inst|nios2|A_mul_src1[13]~_Duplicate_1_q\,
	combout => \inst|nios2|A_mul_src1_nxt[29]~29_combout\);

-- Location: FF_X21_Y19_N31
\inst|nios2|M_src1[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \inst|nios2|E_src1\(30),
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \inst|nios2|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|M_src1\(30));

-- Location: FF_X21_Y19_N21
\inst|nios2|A_mul_src1[14]~_Duplicate_1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|A_mul_src1_nxt[14]~14_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|A_mul_src1[14]~_Duplicate_1_q\);

-- Location: LCCOMB_X21_Y19_N30
\inst|nios2|A_mul_src1_nxt[30]~30\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|A_mul_stall~q\,
	datac => \inst|nios2|M_src1\(30),
	datad => \inst|nios2|A_mul_src1[14]~_Duplicate_1_q\,
	combout => \inst|nios2|A_mul_src1_nxt[30]~30_combout\);

-- Location: FF_X26_Y17_N25
\inst|nios2|M_src1[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \inst|nios2|E_src1\(31),
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \inst|nios2|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|M_src1\(31));

-- Location: FF_X26_Y17_N7
\inst|nios2|A_mul_src1[15]~_Duplicate_1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|A_mul_src1_nxt[15]~15_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|A_mul_src1[15]~_Duplicate_1_q\);

-- Location: LCCOMB_X26_Y17_N24
\inst|nios2|A_mul_src1_nxt[31]~31\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|nios2|A_mul_stall~q\,
	datac => \inst|nios2|M_src1\(31),
	datad => \inst|nios2|A_mul_src1[15]~_Duplicate_1_q\,
	combout => \inst|nios2|A_mul_src1_nxt[31]~31_combout\);

-- Location: FF_X24_Y17_N3
\inst|nios2|M_src2[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \inst|nios2|E_src2\(14),
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \inst|nios2|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|M_src2\(14));

-- Location: LCCOMB_X24_Y17_N30
\inst|nios2|M_src2[30]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|nios2|E_src2\(30),
	combout => \inst|nios2|M_src2[30]~feeder_combout\);

-- Location: FF_X24_Y17_N31
\inst|nios2|M_src2[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|M_src2[30]~feeder_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|nios2|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|M_src2\(30));

-- Location: LCCOMB_X24_Y17_N24
\inst|nios2|A_mul_src2_nxt[30]~30\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|nios2|A_mul_stall~q\,
	datac => \inst|nios2|M_src2\(30),
	combout => \inst|nios2|A_mul_src2_nxt[30]~30_combout\);

-- Location: FF_X24_Y17_N25
\inst|nios2|A_mul_src2[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|A_mul_src2_nxt[30]~30_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|A_mul_src2\(30));

-- Location: LCCOMB_X24_Y17_N2
\inst|nios2|A_mul_src2_nxt[14]~14\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|nios2|A_mul_stall~q\,
	datac => \inst|nios2|M_src2\(14),
	datad => \inst|nios2|A_mul_src2\(30),
	combout => \inst|nios2|A_mul_src2_nxt[14]~14_combout\);

-- Location: LCCOMB_X18_Y18_N20
\inst|nios2|D_src2_imm[15]~12\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst|nios2|D_ctrl_hi_imm16~q\,
	datad => \inst|nios2|D_iw\(21),
	combout => \inst|nios2|D_src2_imm[15]~12_combout\);

-- Location: FF_X18_Y18_N23
\inst|nios2|E_src2[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|E_src2[15]~15_combout\,
	asdata => \inst|nios2|D_src2_imm[15]~12_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst|nios2|D_ctrl_src2_choose_imm~q\,
	ena => \inst|nios2|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|E_src2\(15));

-- Location: FF_X26_Y17_N5
\inst|nios2|M_src2[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \inst|nios2|E_src2\(15),
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \inst|nios2|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|M_src2\(15));

-- Location: LCCOMB_X22_Y13_N0
\inst|nios2|A_mul_result[16]~64\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|A_mul_partial_prod\(16),
	datab => \inst|nios2|A_mul_result\(16),
	datad => VCC,
	cin => \inst|nios2|A_mul_result[15]~63\,
	combout => \inst|nios2|A_mul_result[16]~64_combout\,
	cout => \inst|nios2|A_mul_result[16]~65\);

-- Location: LCCOMB_X22_Y13_N2
\inst|nios2|A_mul_result[17]~66\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|A_mul_result\(17),
	datab => \inst|nios2|A_mul_partial_prod\(17),
	datad => VCC,
	cin => \inst|nios2|A_mul_result[16]~65\,
	combout => \inst|nios2|A_mul_result[17]~66_combout\,
	cout => \inst|nios2|A_mul_result[17]~67\);

-- Location: LCCOMB_X22_Y13_N4
\inst|nios2|A_mul_result[18]~68\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|A_mul_result\(18),
	datab => \inst|nios2|A_mul_partial_prod\(18),
	datad => VCC,
	cin => \inst|nios2|A_mul_result[17]~67\,
	combout => \inst|nios2|A_mul_result[18]~68_combout\,
	cout => \inst|nios2|A_mul_result[18]~69\);

-- Location: LCCOMB_X22_Y13_N6
\inst|nios2|A_mul_result[19]~70\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|A_mul_result\(19),
	datab => \inst|nios2|A_mul_partial_prod\(19),
	datad => VCC,
	cin => \inst|nios2|A_mul_result[18]~69\,
	combout => \inst|nios2|A_mul_result[19]~70_combout\,
	cout => \inst|nios2|A_mul_result[19]~71\);

-- Location: LCCOMB_X22_Y13_N8
\inst|nios2|A_mul_result[20]~72\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|A_mul_partial_prod\(20),
	datab => \inst|nios2|A_mul_result\(20),
	datad => VCC,
	cin => \inst|nios2|A_mul_result[19]~71\,
	combout => \inst|nios2|A_mul_result[20]~72_combout\,
	cout => \inst|nios2|A_mul_result[20]~73\);

-- Location: DSPMULT_X20_Y14_N0
\inst|nios2|the_kernel_nios2_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_mult2\ : cycloneive_mac_mult
-- pragma translate_off
GENERIC MAP (
	dataa_clock => "0",
	dataa_width => 18,
	datab_clock => "0",
	datab_width => 18,
	signa_clock => "none",
	signb_clock => "none")
-- pragma translate_on
PORT MAP (
	signa => GND,
	signb => GND,
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	aclr => \inst|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => VCC,
	dataa => \inst|nios2|the_kernel_nios2_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_mult2_DATAA_bus\,
	datab => \inst|nios2|the_kernel_nios2_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_mult2_DATAB_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \inst|nios2|the_kernel_nios2_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_mult2_DATAOUT_bus\);

-- Location: LCCOMB_X21_Y13_N0
\inst|nios2|A_mul_partial_prod[16]~16\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|the_kernel_nios2_mult_cell|the_altmult_add_part_2|auto_generated|ded_mult1|mac_out3~dataout\,
	datab => \inst|nios2|the_kernel_nios2_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_out3~DATAOUT16\,
	datad => VCC,
	combout => \inst|nios2|A_mul_partial_prod[16]~16_combout\,
	cout => \inst|nios2|A_mul_partial_prod[16]~17\);

-- Location: LCCOMB_X21_Y13_N2
\inst|nios2|A_mul_partial_prod[17]~18\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|the_kernel_nios2_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_out3~DATAOUT17\,
	datab => \inst|nios2|the_kernel_nios2_mult_cell|the_altmult_add_part_2|auto_generated|ded_mult1|mac_out3~DATAOUT1\,
	datad => VCC,
	cin => \inst|nios2|A_mul_partial_prod[16]~17\,
	combout => \inst|nios2|A_mul_partial_prod[17]~18_combout\,
	cout => \inst|nios2|A_mul_partial_prod[17]~19\);

-- Location: LCCOMB_X21_Y13_N4
\inst|nios2|A_mul_partial_prod[18]~20\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|the_kernel_nios2_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_out3~DATAOUT18\,
	datab => \inst|nios2|the_kernel_nios2_mult_cell|the_altmult_add_part_2|auto_generated|ded_mult1|mac_out3~DATAOUT2\,
	datad => VCC,
	cin => \inst|nios2|A_mul_partial_prod[17]~19\,
	combout => \inst|nios2|A_mul_partial_prod[18]~20_combout\,
	cout => \inst|nios2|A_mul_partial_prod[18]~21\);

-- Location: LCCOMB_X21_Y13_N6
\inst|nios2|A_mul_partial_prod[19]~22\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|the_kernel_nios2_mult_cell|the_altmult_add_part_2|auto_generated|ded_mult1|mac_out3~DATAOUT3\,
	datab => \inst|nios2|the_kernel_nios2_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_out3~DATAOUT19\,
	datad => VCC,
	cin => \inst|nios2|A_mul_partial_prod[18]~21\,
	combout => \inst|nios2|A_mul_partial_prod[19]~22_combout\,
	cout => \inst|nios2|A_mul_partial_prod[19]~23\);

-- Location: LCCOMB_X21_Y13_N8
\inst|nios2|A_mul_partial_prod[20]~24\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|the_kernel_nios2_mult_cell|the_altmult_add_part_2|auto_generated|ded_mult1|mac_out3~DATAOUT4\,
	datab => \inst|nios2|the_kernel_nios2_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_out3~DATAOUT20\,
	datad => VCC,
	cin => \inst|nios2|A_mul_partial_prod[19]~23\,
	combout => \inst|nios2|A_mul_partial_prod[20]~24_combout\,
	cout => \inst|nios2|A_mul_partial_prod[20]~25\);

-- Location: FF_X21_Y13_N9
\inst|nios2|A_mul_partial_prod[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|A_mul_partial_prod[20]~24_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|A_mul_partial_prod\(20));

-- Location: FF_X22_Y13_N9
\inst|nios2|A_mul_result[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|A_mul_result[20]~72_combout\,
	asdata => \inst|nios2|A_mul_partial_prod\(20),
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst|nios2|ALT_INV_A_mul_stall_d3~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|A_mul_result\(20));

-- Location: LCCOMB_X22_Y13_N10
\inst|nios2|A_mul_result[21]~74\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|A_mul_partial_prod\(21),
	datab => \inst|nios2|A_mul_result\(21),
	datad => VCC,
	cin => \inst|nios2|A_mul_result[20]~73\,
	combout => \inst|nios2|A_mul_result[21]~74_combout\,
	cout => \inst|nios2|A_mul_result[21]~75\);

-- Location: DSPMULT_X20_Y13_N0
\inst|nios2|the_kernel_nios2_mult_cell|the_altmult_add_part_2|auto_generated|ded_mult1|mac_mult2\ : cycloneive_mac_mult
-- pragma translate_off
GENERIC MAP (
	dataa_clock => "0",
	dataa_width => 18,
	datab_clock => "0",
	datab_width => 18,
	signa_clock => "none",
	signb_clock => "none")
-- pragma translate_on
PORT MAP (
	signa => GND,
	signb => GND,
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	aclr => \inst|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => VCC,
	dataa => \inst|nios2|the_kernel_nios2_mult_cell|the_altmult_add_part_2|auto_generated|ded_mult1|mac_mult2_DATAA_bus\,
	datab => \inst|nios2|the_kernel_nios2_mult_cell|the_altmult_add_part_2|auto_generated|ded_mult1|mac_mult2_DATAB_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \inst|nios2|the_kernel_nios2_mult_cell|the_altmult_add_part_2|auto_generated|ded_mult1|mac_mult2_DATAOUT_bus\);

-- Location: LCCOMB_X21_Y13_N10
\inst|nios2|A_mul_partial_prod[21]~26\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|the_kernel_nios2_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_out3~DATAOUT21\,
	datab => \inst|nios2|the_kernel_nios2_mult_cell|the_altmult_add_part_2|auto_generated|ded_mult1|mac_out3~DATAOUT5\,
	datad => VCC,
	cin => \inst|nios2|A_mul_partial_prod[20]~25\,
	combout => \inst|nios2|A_mul_partial_prod[21]~26_combout\,
	cout => \inst|nios2|A_mul_partial_prod[21]~27\);

-- Location: FF_X21_Y13_N11
\inst|nios2|A_mul_partial_prod[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|A_mul_partial_prod[21]~26_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|A_mul_partial_prod\(21));

-- Location: FF_X22_Y13_N11
\inst|nios2|A_mul_result[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|A_mul_result[21]~74_combout\,
	asdata => \inst|nios2|A_mul_partial_prod\(21),
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst|nios2|ALT_INV_A_mul_stall_d3~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|A_mul_result\(21));

-- Location: LCCOMB_X22_Y13_N12
\inst|nios2|A_mul_result[22]~76\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|A_mul_result\(22),
	datab => \inst|nios2|A_mul_partial_prod\(22),
	datad => VCC,
	cin => \inst|nios2|A_mul_result[21]~75\,
	combout => \inst|nios2|A_mul_result[22]~76_combout\,
	cout => \inst|nios2|A_mul_result[22]~77\);

-- Location: FF_X22_Y13_N13
\inst|nios2|A_mul_result[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|A_mul_result[22]~76_combout\,
	asdata => \inst|nios2|A_mul_partial_prod\(22),
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst|nios2|ALT_INV_A_mul_stall_d3~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|A_mul_result\(22));

-- Location: LCCOMB_X21_Y20_N28
\inst|nios2|M_rot_step1[18]~28\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|Add8~3_combout\,
	datab => \inst|nios2|E_src1\(18),
	datad => \inst|nios2|E_src1\(17),
	combout => \inst|nios2|M_rot_step1[18]~28_combout\);

-- Location: LCCOMB_X21_Y20_N22
\inst|nios2|M_rot_step1[16]~12\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|Add8~3_combout\,
	datab => \inst|nios2|E_src1\(16),
	datad => \inst|nios2|E_src1\(15),
	combout => \inst|nios2|M_rot_step1[16]~12_combout\);

-- Location: FF_X21_Y20_N29
\inst|nios2|M_rot_step1[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|M_rot_step1[18]~28_combout\,
	asdata => \inst|nios2|M_rot_step1[16]~12_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst|nios2|Add8~5_combout\,
	ena => \inst|nios2|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|M_rot_step1\(18));

-- Location: LCCOMB_X23_Y20_N18
\inst|nios2|M_rot_step1[22]~27\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|Add8~3_combout\,
	datab => \inst|nios2|E_src1\(22),
	datad => \inst|nios2|E_src1\(21),
	combout => \inst|nios2|M_rot_step1[22]~27_combout\);

-- Location: LCCOMB_X23_Y20_N0
\inst|nios2|M_rot_step1[20]~11\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|Add8~3_combout\,
	datab => \inst|nios2|E_src1\(20),
	datad => \inst|nios2|E_src1\(19),
	combout => \inst|nios2|M_rot_step1[20]~11_combout\);

-- Location: FF_X23_Y20_N19
\inst|nios2|M_rot_step1[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|M_rot_step1[22]~27_combout\,
	asdata => \inst|nios2|M_rot_step1[20]~11_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst|nios2|Add8~5_combout\,
	ena => \inst|nios2|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|M_rot_step1\(22));

-- Location: LCCOMB_X25_Y20_N4
\inst|nios2|Mn_rot_step2[22]~13\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|M_rot_rn\(2),
	datab => \inst|nios2|M_rot_step1\(18),
	datad => \inst|nios2|M_rot_step1\(22),
	combout => \inst|nios2|Mn_rot_step2[22]~13_combout\);

-- Location: FF_X25_Y20_N5
\inst|nios2|Mn_rot_step2[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|Mn_rot_step2[22]~13_combout\,
	asdata => \inst|nios2|Mn_rot_step2[14]~28_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst|nios2|M_rot_rn\(3),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|Mn_rot_step2\(22));

-- Location: LCCOMB_X25_Y20_N28
\inst|nios2|A_rot~20\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|Mn_rot_step2\(6),
	datac => \inst|nios2|Mn_rot_step2\(22),
	datad => \inst|nios2|M_rot_rn\(4),
	combout => \inst|nios2|A_rot~20_combout\);

-- Location: FF_X25_Y20_N29
\inst|nios2|A_rot[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|A_rot~20_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|nios2|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|A_rot\(22));

-- Location: LCCOMB_X25_Y17_N16
\inst|nios2|A_shift_rot_result~40\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|nios2|A_rot_mask\(6),
	datac => \inst|nios2|A_rot_pass2~q\,
	datad => \inst|nios2|A_rot_sel_fill2~q\,
	combout => \inst|nios2|A_shift_rot_result~40_combout\);

-- Location: LCCOMB_X25_Y17_N18
\inst|nios2|A_shift_rot_result~41\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|A_rot_fill_bit~q\,
	datac => \inst|nios2|A_rot\(22),
	datad => \inst|nios2|A_shift_rot_result~40_combout\,
	combout => \inst|nios2|A_shift_rot_result~41_combout\);

-- Location: FF_X25_Y17_N19
\inst|nios2|A_shift_rot_result[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|A_shift_rot_result~41_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|A_shift_rot_result\(22));

-- Location: LCCOMB_X25_Y17_N30
\inst|nios2|A_wr_data_unfiltered[22]~82\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|A_wr_data_unfiltered[22]~81_combout\,
	datab => \inst|nios2|A_shift_rot_result\(22),
	datac => \inst|nios2|A_wr_data_unfiltered[23]~53_combout\,
	datad => \inst|nios2|A_data_ram_ld_align_fill_bit~combout\,
	combout => \inst|nios2|A_wr_data_unfiltered[22]~82_combout\);

-- Location: LCCOMB_X18_Y16_N20
\inst|nios2|A_wr_data_unfiltered[22]~83\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|A_ctrl_mul_lsw~q\,
	datac => \inst|nios2|A_mul_result\(22),
	datad => \inst|nios2|A_wr_data_unfiltered[22]~82_combout\,
	combout => \inst|nios2|A_wr_data_unfiltered[22]~83_combout\);

-- Location: LCCOMB_X22_Y13_N20
\inst|nios2|A_mul_result[26]~84\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|A_mul_partial_prod\(26),
	datab => \inst|nios2|A_mul_result\(26),
	datad => VCC,
	cin => \inst|nios2|A_mul_result[25]~83\,
	combout => \inst|nios2|A_mul_result[26]~84_combout\,
	cout => \inst|nios2|A_mul_result[26]~85\);

-- Location: LCCOMB_X22_Y13_N22
\inst|nios2|A_mul_result[27]~86\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|A_mul_partial_prod\(27),
	datab => \inst|nios2|A_mul_result\(27),
	datad => VCC,
	cin => \inst|nios2|A_mul_result[26]~85\,
	combout => \inst|nios2|A_mul_result[27]~86_combout\,
	cout => \inst|nios2|A_mul_result[27]~87\);

-- Location: LCCOMB_X21_Y13_N12
\inst|nios2|A_mul_partial_prod[22]~28\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|the_kernel_nios2_mult_cell|the_altmult_add_part_2|auto_generated|ded_mult1|mac_out3~DATAOUT6\,
	datab => \inst|nios2|the_kernel_nios2_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_out3~DATAOUT22\,
	datad => VCC,
	cin => \inst|nios2|A_mul_partial_prod[21]~27\,
	combout => \inst|nios2|A_mul_partial_prod[22]~28_combout\,
	cout => \inst|nios2|A_mul_partial_prod[22]~29\);

-- Location: LCCOMB_X21_Y13_N14
\inst|nios2|A_mul_partial_prod[23]~30\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|the_kernel_nios2_mult_cell|the_altmult_add_part_2|auto_generated|ded_mult1|mac_out3~DATAOUT7\,
	datab => \inst|nios2|the_kernel_nios2_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_out3~DATAOUT23\,
	datad => VCC,
	cin => \inst|nios2|A_mul_partial_prod[22]~29\,
	combout => \inst|nios2|A_mul_partial_prod[23]~30_combout\,
	cout => \inst|nios2|A_mul_partial_prod[23]~31\);

-- Location: LCCOMB_X21_Y13_N16
\inst|nios2|A_mul_partial_prod[24]~32\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|the_kernel_nios2_mult_cell|the_altmult_add_part_2|auto_generated|ded_mult1|mac_out3~DATAOUT8\,
	datab => \inst|nios2|the_kernel_nios2_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_out3~DATAOUT24\,
	datad => VCC,
	cin => \inst|nios2|A_mul_partial_prod[23]~31\,
	combout => \inst|nios2|A_mul_partial_prod[24]~32_combout\,
	cout => \inst|nios2|A_mul_partial_prod[24]~33\);

-- Location: LCCOMB_X21_Y13_N18
\inst|nios2|A_mul_partial_prod[25]~34\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|the_kernel_nios2_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_out3~DATAOUT25\,
	datab => \inst|nios2|the_kernel_nios2_mult_cell|the_altmult_add_part_2|auto_generated|ded_mult1|mac_out3~DATAOUT9\,
	datad => VCC,
	cin => \inst|nios2|A_mul_partial_prod[24]~33\,
	combout => \inst|nios2|A_mul_partial_prod[25]~34_combout\,
	cout => \inst|nios2|A_mul_partial_prod[25]~35\);

-- Location: LCCOMB_X21_Y13_N20
\inst|nios2|A_mul_partial_prod[26]~36\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|the_kernel_nios2_mult_cell|the_altmult_add_part_2|auto_generated|ded_mult1|mac_out3~DATAOUT10\,
	datab => \inst|nios2|the_kernel_nios2_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_out3~DATAOUT26\,
	datad => VCC,
	cin => \inst|nios2|A_mul_partial_prod[25]~35\,
	combout => \inst|nios2|A_mul_partial_prod[26]~36_combout\,
	cout => \inst|nios2|A_mul_partial_prod[26]~37\);

-- Location: LCCOMB_X21_Y13_N22
\inst|nios2|A_mul_partial_prod[27]~38\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|the_kernel_nios2_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_out3~DATAOUT27\,
	datab => \inst|nios2|the_kernel_nios2_mult_cell|the_altmult_add_part_2|auto_generated|ded_mult1|mac_out3~DATAOUT11\,
	datad => VCC,
	cin => \inst|nios2|A_mul_partial_prod[26]~37\,
	combout => \inst|nios2|A_mul_partial_prod[27]~38_combout\,
	cout => \inst|nios2|A_mul_partial_prod[27]~39\);

-- Location: FF_X21_Y13_N23
\inst|nios2|A_mul_partial_prod[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|A_mul_partial_prod[27]~38_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|A_mul_partial_prod\(27));

-- Location: FF_X22_Y13_N23
\inst|nios2|A_mul_result[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|A_mul_result[27]~86_combout\,
	asdata => \inst|nios2|A_mul_partial_prod\(27),
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst|nios2|ALT_INV_A_mul_stall_d3~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|A_mul_result\(27));

-- Location: FF_X22_Y20_N17
\inst|nios2|M_rot_step1[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|M_rot_step1[7]~7_combout\,
	asdata => \inst|nios2|M_rot_step1[5]~23_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst|nios2|Add8~5_combout\,
	ena => \inst|nios2|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|M_rot_step1\(7));

-- Location: LCCOMB_X26_Y20_N20
\inst|nios2|Mn_rot_step2[11]~22\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|M_rot_rn\(2),
	datab => \inst|nios2|M_rot_step1\(7),
	datad => \inst|nios2|M_rot_step1\(11),
	combout => \inst|nios2|Mn_rot_step2[11]~22_combout\);

-- Location: LCCOMB_X23_Y20_N2
\inst|nios2|M_rot_step1[1]~16\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|Add8~3_combout\,
	datab => \inst|nios2|E_src1\(1),
	datad => \inst|nios2|E_src1\(0),
	combout => \inst|nios2|M_rot_step1[1]~16_combout\);

-- Location: FF_X22_Y20_N11
\inst|nios2|M_rot_step1[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|M_rot_step1[3]~0_combout\,
	asdata => \inst|nios2|M_rot_step1[1]~16_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst|nios2|Add8~5_combout\,
	ena => \inst|nios2|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|M_rot_step1\(3));

-- Location: LCCOMB_X23_Y20_N26
\inst|nios2|M_rot_step1[31]~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|E_src1\(30),
	datab => \inst|nios2|Add8~3_combout\,
	datad => \inst|nios2|E_src1\(31),
	combout => \inst|nios2|M_rot_step1[31]~1_combout\);

-- Location: FF_X23_Y20_N27
\inst|nios2|M_rot_step1[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|M_rot_step1[31]~1_combout\,
	asdata => \inst|nios2|M_rot_step1[29]~17_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst|nios2|Add8~5_combout\,
	ena => \inst|nios2|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|M_rot_step1\(31));

-- Location: LCCOMB_X26_Y20_N2
\inst|nios2|Mn_rot_step2[3]~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|M_rot_rn\(2),
	datab => \inst|nios2|M_rot_step1\(3),
	datad => \inst|nios2|M_rot_step1\(31),
	combout => \inst|nios2|Mn_rot_step2[3]~0_combout\);

-- Location: FF_X26_Y20_N21
\inst|nios2|Mn_rot_step2[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|Mn_rot_step2[11]~22_combout\,
	asdata => \inst|nios2|Mn_rot_step2[3]~0_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst|nios2|M_rot_rn\(3),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|Mn_rot_step2\(11));

-- Location: LCCOMB_X23_Y20_N12
\inst|nios2|M_rot_step1[27]~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|E_src1\(26),
	datab => \inst|nios2|E_src1\(27),
	datad => \inst|nios2|Add8~3_combout\,
	combout => \inst|nios2|M_rot_step1[27]~2_combout\);

-- Location: FF_X23_Y20_N13
\inst|nios2|M_rot_step1[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|M_rot_step1[27]~2_combout\,
	asdata => \inst|nios2|M_rot_step1[25]~18_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst|nios2|Add8~5_combout\,
	ena => \inst|nios2|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|M_rot_step1\(27));

-- Location: LCCOMB_X23_Y20_N22
\inst|nios2|M_rot_step1[23]~3\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|Add8~3_combout\,
	datab => \inst|nios2|E_src1\(22),
	datad => \inst|nios2|E_src1\(23),
	combout => \inst|nios2|M_rot_step1[23]~3_combout\);

-- Location: LCCOMB_X23_Y20_N8
\inst|nios2|M_rot_step1[21]~19\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|Add8~3_combout\,
	datab => \inst|nios2|E_src1\(20),
	datad => \inst|nios2|E_src1\(21),
	combout => \inst|nios2|M_rot_step1[21]~19_combout\);

-- Location: FF_X23_Y20_N23
\inst|nios2|M_rot_step1[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|M_rot_step1[23]~3_combout\,
	asdata => \inst|nios2|M_rot_step1[21]~19_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst|nios2|Add8~5_combout\,
	ena => \inst|nios2|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|M_rot_step1\(23));

-- Location: LCCOMB_X26_Y20_N22
\inst|nios2|Mn_rot_step2[27]~23\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|M_rot_rn\(2),
	datab => \inst|nios2|M_rot_step1\(27),
	datad => \inst|nios2|M_rot_step1\(23),
	combout => \inst|nios2|Mn_rot_step2[27]~23_combout\);

-- Location: LCCOMB_X23_Y20_N24
\inst|nios2|M_rot_step1[19]~4\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|E_src1\(18),
	datab => \inst|nios2|Add8~3_combout\,
	datad => \inst|nios2|E_src1\(19),
	combout => \inst|nios2|M_rot_step1[19]~4_combout\);

-- Location: LCCOMB_X21_Y20_N2
\inst|nios2|M_rot_step1[17]~20\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|Add8~3_combout\,
	datab => \inst|nios2|E_src1\(16),
	datad => \inst|nios2|E_src1\(17),
	combout => \inst|nios2|M_rot_step1[17]~20_combout\);

-- Location: FF_X23_Y20_N25
\inst|nios2|M_rot_step1[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|M_rot_step1[19]~4_combout\,
	asdata => \inst|nios2|M_rot_step1[17]~20_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst|nios2|Add8~5_combout\,
	ena => \inst|nios2|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|M_rot_step1\(19));

-- Location: LCCOMB_X21_Y20_N8
\inst|nios2|M_rot_step1[15]~5\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|Add8~3_combout\,
	datab => \inst|nios2|E_src1\(14),
	datad => \inst|nios2|E_src1\(15),
	combout => \inst|nios2|M_rot_step1[15]~5_combout\);

-- Location: LCCOMB_X21_Y20_N20
\inst|nios2|M_rot_step1[13]~21\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|Add8~3_combout\,
	datab => \inst|nios2|E_src1\(13),
	datad => \inst|nios2|E_src1\(12),
	combout => \inst|nios2|M_rot_step1[13]~21_combout\);

-- Location: FF_X21_Y20_N9
\inst|nios2|M_rot_step1[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|M_rot_step1[15]~5_combout\,
	asdata => \inst|nios2|M_rot_step1[13]~21_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst|nios2|Add8~5_combout\,
	ena => \inst|nios2|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|M_rot_step1\(15));

-- Location: LCCOMB_X26_Y20_N24
\inst|nios2|Mn_rot_step2[19]~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|M_rot_rn\(2),
	datab => \inst|nios2|M_rot_step1\(19),
	datad => \inst|nios2|M_rot_step1\(15),
	combout => \inst|nios2|Mn_rot_step2[19]~1_combout\);

-- Location: FF_X26_Y20_N23
\inst|nios2|Mn_rot_step2[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|Mn_rot_step2[27]~23_combout\,
	asdata => \inst|nios2|Mn_rot_step2[19]~1_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst|nios2|M_rot_rn\(3),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|Mn_rot_step2\(27));

-- Location: LCCOMB_X26_Y20_N28
\inst|nios2|A_rot~15\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|nios2|Mn_rot_step2\(11),
	datac => \inst|nios2|Mn_rot_step2\(27),
	datad => \inst|nios2|M_rot_rn\(4),
	combout => \inst|nios2|A_rot~15_combout\);

-- Location: FF_X26_Y20_N29
\inst|nios2|A_rot[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|A_rot~15_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|nios2|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|A_rot\(27));

-- Location: LCCOMB_X24_Y18_N14
\inst|nios2|E_rot_mask[3]~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|E_src2\(0),
	datab => \inst|nios2|E_ctrl_shift_rot_right~q\,
	datac => \inst|nios2|E_src2\(2),
	datad => \inst|nios2|E_src2\(1),
	combout => \inst|nios2|E_rot_mask[3]~0_combout\);

-- Location: FF_X24_Y18_N15
\inst|nios2|M_rot_mask[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|E_rot_mask[3]~0_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|nios2|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|M_rot_mask\(3));

-- Location: FF_X25_Y18_N27
\inst|nios2|A_rot_mask[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \inst|nios2|M_rot_mask\(3),
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \inst|nios2|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|A_rot_mask\(3));

-- Location: LCCOMB_X25_Y18_N12
\inst|nios2|A_shift_rot_result~30\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|nios2|A_rot_sel_fill3~q\,
	datac => \inst|nios2|A_rot_mask\(3),
	datad => \inst|nios2|A_rot_pass3~q\,
	combout => \inst|nios2|A_shift_rot_result~30_combout\);

-- Location: LCCOMB_X25_Y18_N24
\inst|nios2|A_shift_rot_result~31\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|A_rot_fill_bit~q\,
	datab => \inst|nios2|A_rot\(27),
	datad => \inst|nios2|A_shift_rot_result~30_combout\,
	combout => \inst|nios2|A_shift_rot_result~31_combout\);

-- Location: FF_X25_Y18_N25
\inst|nios2|A_shift_rot_result[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|A_shift_rot_result~31_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|A_shift_rot_result\(27));

-- Location: LCCOMB_X25_Y14_N12
\inst|nios2|A_slow_ld_byte3_data_aligned_nxt[3]~4\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|A_ctrl_ld_signed~q\,
	datab => \inst|nios2|A_ld_align_byte2_byte3_fill~q\,
	datac => \inst|nios2|d_readdata_d1\(27),
	datad => \inst|nios2|A_slow_ld_data_sign_bit~2_combout\,
	combout => \inst|nios2|A_slow_ld_byte3_data_aligned_nxt[3]~4_combout\);

-- Location: FF_X25_Y14_N13
\inst|nios2|A_slow_inst_result[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|A_slow_ld_byte3_data_aligned_nxt[3]~4_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|nios2|A_slow_inst_result_en~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|A_slow_inst_result\(27));

-- Location: LCCOMB_X24_Y16_N2
\inst|nios2|A_wr_data_unfiltered[27]~66\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|A_inst_result\(27),
	datab => \inst|nios2|A_slow_inst_result\(27),
	datac => \inst|nios2|A_wr_data_unfiltered[23]~22_combout\,
	datad => \inst|nios2|A_wr_data_unfiltered[23]~53_combout\,
	combout => \inst|nios2|A_wr_data_unfiltered[27]~66_combout\);

-- Location: LCCOMB_X24_Y16_N28
\inst|nios2|A_wr_data_unfiltered[27]~67\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|A_wr_data_unfiltered[23]~53_combout\,
	datab => \inst|nios2|A_shift_rot_result\(27),
	datac => \inst|nios2|A_data_ram_ld_align_fill_bit~combout\,
	datad => \inst|nios2|A_wr_data_unfiltered[27]~66_combout\,
	combout => \inst|nios2|A_wr_data_unfiltered[27]~67_combout\);

-- Location: LCCOMB_X22_Y16_N20
\inst|nios2|A_wr_data_unfiltered[27]~68\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|nios2|A_mul_result\(27),
	datac => \inst|nios2|A_ctrl_mul_lsw~q\,
	datad => \inst|nios2|A_wr_data_unfiltered[27]~67_combout\,
	combout => \inst|nios2|A_wr_data_unfiltered[27]~68_combout\);

-- Location: LCCOMB_X22_Y13_N24
\inst|nios2|A_mul_result[28]~88\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|A_mul_result\(28),
	datab => \inst|nios2|A_mul_partial_prod\(28),
	datad => VCC,
	cin => \inst|nios2|A_mul_result[27]~87\,
	combout => \inst|nios2|A_mul_result[28]~88_combout\,
	cout => \inst|nios2|A_mul_result[28]~89\);

-- Location: LCCOMB_X22_Y13_N26
\inst|nios2|A_mul_result[29]~90\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|A_mul_partial_prod\(29),
	datab => \inst|nios2|A_mul_result\(29),
	datad => VCC,
	cin => \inst|nios2|A_mul_result[28]~89\,
	combout => \inst|nios2|A_mul_result[29]~90_combout\,
	cout => \inst|nios2|A_mul_result[29]~91\);

-- Location: LCCOMB_X21_Y13_N24
\inst|nios2|A_mul_partial_prod[28]~40\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|the_kernel_nios2_mult_cell|the_altmult_add_part_2|auto_generated|ded_mult1|mac_out3~DATAOUT12\,
	datab => \inst|nios2|the_kernel_nios2_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_out3~DATAOUT28\,
	datad => VCC,
	cin => \inst|nios2|A_mul_partial_prod[27]~39\,
	combout => \inst|nios2|A_mul_partial_prod[28]~40_combout\,
	cout => \inst|nios2|A_mul_partial_prod[28]~41\);

-- Location: LCCOMB_X21_Y13_N26
\inst|nios2|A_mul_partial_prod[29]~42\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|the_kernel_nios2_mult_cell|the_altmult_add_part_2|auto_generated|ded_mult1|mac_out3~DATAOUT13\,
	datab => \inst|nios2|the_kernel_nios2_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_out3~DATAOUT29\,
	datad => VCC,
	cin => \inst|nios2|A_mul_partial_prod[28]~41\,
	combout => \inst|nios2|A_mul_partial_prod[29]~42_combout\,
	cout => \inst|nios2|A_mul_partial_prod[29]~43\);

-- Location: FF_X21_Y13_N27
\inst|nios2|A_mul_partial_prod[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|A_mul_partial_prod[29]~42_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|A_mul_partial_prod\(29));

-- Location: FF_X22_Y13_N27
\inst|nios2|A_mul_result[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|A_mul_result[29]~90_combout\,
	asdata => \inst|nios2|A_mul_partial_prod\(29),
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst|nios2|ALT_INV_A_mul_stall_d3~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|A_mul_result\(29));

-- Location: LCCOMB_X25_Y12_N28
\inst|nios2|A_slow_ld_byte3_data_aligned_nxt[5]~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|d_readdata_d1\(29),
	datab => \inst|nios2|A_slow_ld_data_sign_bit~2_combout\,
	datac => \inst|nios2|A_ctrl_ld_signed~q\,
	datad => \inst|nios2|A_ld_align_byte2_byte3_fill~q\,
	combout => \inst|nios2|A_slow_ld_byte3_data_aligned_nxt[5]~2_combout\);

-- Location: FF_X25_Y12_N29
\inst|nios2|A_slow_inst_result[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|A_slow_ld_byte3_data_aligned_nxt[5]~2_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|nios2|A_slow_inst_result_en~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|A_slow_inst_result\(29));

-- Location: LCCOMB_X16_Y12_N28
\inst|nios2|M_inst_result[29]~19\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|nios2|M_ctrl_mem~q\,
	datac => \inst|nios2|M_alu_result\(29),
	datad => \inst|nios2|kernel_nios2_dc_data|the_altsyncram|auto_generated|q_b\(29),
	combout => \inst|nios2|M_inst_result[29]~19_combout\);

-- Location: FF_X16_Y12_N29
\inst|nios2|A_inst_result[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|M_inst_result[29]~19_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sclr => \inst|nios2|M_ctrl_rdctl_inst~q\,
	ena => \inst|nios2|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|A_inst_result\(29));

-- Location: LCCOMB_X24_Y13_N12
\inst|nios2|A_wr_data_unfiltered[29]~60\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|A_wr_data_unfiltered[23]~53_combout\,
	datab => \inst|nios2|A_wr_data_unfiltered[23]~22_combout\,
	datac => \inst|nios2|A_slow_inst_result\(29),
	datad => \inst|nios2|A_inst_result\(29),
	combout => \inst|nios2|A_wr_data_unfiltered[29]~60_combout\);

-- Location: LCCOMB_X24_Y13_N30
\inst|nios2|A_wr_data_unfiltered[29]~61\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|A_shift_rot_result\(29),
	datab => \inst|nios2|A_data_ram_ld_align_fill_bit~combout\,
	datac => \inst|nios2|A_wr_data_unfiltered[23]~53_combout\,
	datad => \inst|nios2|A_wr_data_unfiltered[29]~60_combout\,
	combout => \inst|nios2|A_wr_data_unfiltered[29]~61_combout\);

-- Location: LCCOMB_X18_Y15_N10
\inst|nios2|A_wr_data_unfiltered[29]~62\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|nios2|A_ctrl_mul_lsw~q\,
	datac => \inst|nios2|A_mul_result\(29),
	datad => \inst|nios2|A_wr_data_unfiltered[29]~61_combout\,
	combout => \inst|nios2|A_wr_data_unfiltered[29]~62_combout\);

-- Location: LCCOMB_X19_Y16_N16
\inst|nios2|E_src2[31]~17\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101111000001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|D_src2_reg[30]~23_combout\,
	datab => \inst|nios2|A_wr_data_unfiltered[31]~56_combout\,
	datac => \inst|nios2|D_src2_reg[30]~22_combout\,
	datad => \inst|nios2|kernel_nios2_register_bank_b|the_altsyncram|auto_generated|q_b\(31),
	combout => \inst|nios2|E_src2[31]~17_combout\);

-- Location: LCCOMB_X19_Y16_N18
\inst|nios2|E_src2[31]~18\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|W_wr_data\(31),
	datab => \inst|nios2|M_alu_result\(31),
	datac => \inst|nios2|D_src2_reg[30]~23_combout\,
	datad => \inst|nios2|E_src2[31]~17_combout\,
	combout => \inst|nios2|E_src2[31]~18_combout\);

-- Location: LCCOMB_X19_Y16_N20
\inst|nios2|E_src2[31]~19\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|D_src2_hazard_E~combout\,
	datab => \inst|nios2|E_src2[31]~18_combout\,
	datac => \inst|nios2|E_ctrl_logic~q\,
	datad => \inst|nios2|E_logic_result[31]~31_combout\,
	combout => \inst|nios2|E_src2[31]~19_combout\);

-- Location: LCCOMB_X19_Y16_N8
\inst|nios2|E_src2[31]~16\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|D_src2_hazard_E~combout\,
	datab => \inst|nios2|Add17|auto_generated|result_int[32]~64_combout\,
	datac => \inst|nios2|E_alu_result~0_combout\,
	datad => \inst|nios2|E_src2[31]~19_combout\,
	combout => \inst|nios2|E_src2[31]~16_combout\);

-- Location: LCCOMB_X21_Y16_N18
\inst|nios2|E_src2[31]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|nios2|E_src2[31]~16_combout\,
	combout => \inst|nios2|E_src2[31]~feeder_combout\);

-- Location: FF_X21_Y16_N19
\inst|nios2|E_src2[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|E_src2[31]~feeder_combout\,
	asdata => \inst|nios2|D_src2_imm[30]~11_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst|nios2|D_ctrl_src2_choose_imm~q\,
	ena => \inst|nios2|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|E_src2\(31));

-- Location: LCCOMB_X26_Y17_N18
\inst|nios2|M_src2[31]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|nios2|E_src2\(31),
	combout => \inst|nios2|M_src2[31]~feeder_combout\);

-- Location: FF_X26_Y17_N19
\inst|nios2|M_src2[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|M_src2[31]~feeder_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|nios2|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|M_src2\(31));

-- Location: LCCOMB_X26_Y17_N2
\inst|nios2|A_mul_src2_nxt[31]~31\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst|nios2|A_mul_stall~q\,
	datad => \inst|nios2|M_src2\(31),
	combout => \inst|nios2|A_mul_src2_nxt[31]~31_combout\);

-- Location: FF_X26_Y17_N3
\inst|nios2|A_mul_src2[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|A_mul_src2_nxt[31]~31_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|A_mul_src2\(31));

-- Location: LCCOMB_X26_Y17_N4
\inst|nios2|A_mul_src2_nxt[15]~15\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|nios2|A_mul_stall~q\,
	datac => \inst|nios2|M_src2\(15),
	datad => \inst|nios2|A_mul_src2\(31),
	combout => \inst|nios2|A_mul_src2_nxt[15]~15_combout\);

-- Location: FF_X21_Y13_N3
\inst|nios2|A_mul_partial_prod[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|A_mul_partial_prod[17]~18_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|A_mul_partial_prod\(17));

-- Location: FF_X22_Y13_N3
\inst|nios2|A_mul_result[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|A_mul_result[17]~66_combout\,
	asdata => \inst|nios2|A_mul_partial_prod\(17),
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst|nios2|ALT_INV_A_mul_stall_d3~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|A_mul_result\(17));

-- Location: FF_X25_Y6_N3
\inst|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[17]~9_combout\,
	asdata => \inst|jtag_uart|the_kernel_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(1),
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst|jtag_uart|read_0~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(17));

-- Location: LCCOMB_X26_Y10_N2
\inst|rsp_xbar_mux_001|src_payload~57\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|rsp_xbar_mux_001|src_payload~57_combout\ = (\inst|rsp_xbar_demux|src1_valid~combout\ & ((\inst|nios2_jtag_debug_module_translator|av_readdata_pre\(17)) # ((\inst|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg\(0) & 
-- \inst|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(17))))) # (!\inst|rsp_xbar_demux|src1_valid~combout\ & (\inst|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg\(0) & 
-- ((\inst|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|rsp_xbar_demux|src1_valid~combout\,
	datab => \inst|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg\(0),
	datac => \inst|nios2_jtag_debug_module_translator|av_readdata_pre\(17),
	datad => \inst|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(17),
	combout => \inst|rsp_xbar_mux_001|src_payload~57_combout\);

-- Location: LCCOMB_X26_Y10_N16
\inst|rsp_xbar_mux_001|src_payload~58\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|rsp_xbar_mux_001|src_payload~58_combout\ = (\inst|rsp_xbar_mux_001|src_payload~57_combout\) # ((\inst|rsp_xbar_mux_001|src_payload~3_combout\ & \inst|sdram|za_data\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|rsp_xbar_mux_001|src_payload~3_combout\,
	datac => \inst|sdram|za_data\(1),
	datad => \inst|rsp_xbar_mux_001|src_payload~57_combout\,
	combout => \inst|rsp_xbar_mux_001|src_payload~58_combout\);

-- Location: FF_X26_Y10_N17
\inst|nios2|d_readdata_d1[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|rsp_xbar_mux_001|src_payload~58_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|d_readdata_d1\(17));

-- Location: LCCOMB_X25_Y14_N28
\inst|nios2|A_slow_ld_byte2_data_aligned_nxt[1]~6\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|A_ctrl_ld_signed~q\,
	datab => \inst|nios2|A_ld_align_byte2_byte3_fill~q\,
	datac => \inst|nios2|d_readdata_d1\(17),
	datad => \inst|nios2|A_slow_ld_data_sign_bit~2_combout\,
	combout => \inst|nios2|A_slow_ld_byte2_data_aligned_nxt[1]~6_combout\);

-- Location: FF_X25_Y14_N29
\inst|nios2|A_slow_inst_result[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|A_slow_ld_byte2_data_aligned_nxt[1]~6_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|nios2|A_slow_inst_result_en~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|A_slow_inst_result\(17));

-- Location: LCCOMB_X25_Y17_N8
\inst|nios2|A_wr_data_unfiltered[17]~96\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|A_inst_result\(17),
	datab => \inst|nios2|A_wr_data_unfiltered[23]~53_combout\,
	datac => \inst|nios2|A_slow_inst_result\(17),
	datad => \inst|nios2|A_wr_data_unfiltered[23]~22_combout\,
	combout => \inst|nios2|A_wr_data_unfiltered[17]~96_combout\);

-- Location: LCCOMB_X25_Y17_N22
\inst|nios2|A_wr_data_unfiltered[17]~97\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|A_shift_rot_result\(17),
	datab => \inst|nios2|A_wr_data_unfiltered[23]~53_combout\,
	datac => \inst|nios2|A_wr_data_unfiltered[17]~96_combout\,
	datad => \inst|nios2|A_data_ram_ld_align_fill_bit~combout\,
	combout => \inst|nios2|A_wr_data_unfiltered[17]~97_combout\);

-- Location: LCCOMB_X18_Y17_N26
\inst|nios2|A_wr_data_unfiltered[17]~98\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|A_ctrl_mul_lsw~q\,
	datac => \inst|nios2|A_mul_result\(17),
	datad => \inst|nios2|A_wr_data_unfiltered[17]~97_combout\,
	combout => \inst|nios2|A_wr_data_unfiltered[17]~98_combout\);

-- Location: LCCOMB_X18_Y14_N28
\inst|nios2|D_src1_reg[25]~51\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|E_src1[10]~1_combout\,
	datab => \inst|nios2|A_wr_data_unfiltered[25]~74_combout\,
	datac => \inst|nios2|kernel_nios2_register_bank_a|the_altsyncram|auto_generated|q_b\(25),
	datad => \inst|nios2|E_src1[10]~0_combout\,
	combout => \inst|nios2|D_src1_reg[25]~51_combout\);

-- Location: LCCOMB_X18_Y14_N14
\inst|nios2|D_src1_reg[25]~52\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|W_wr_data\(25),
	datab => \inst|nios2|M_alu_result\(25),
	datac => \inst|nios2|E_src1[10]~1_combout\,
	datad => \inst|nios2|D_src1_reg[25]~51_combout\,
	combout => \inst|nios2|D_src1_reg[25]~52_combout\);

-- Location: LCCOMB_X18_Y14_N12
\inst|nios2|D_src1_reg[25]~53\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|E_alu_result\(25),
	datab => \inst|nios2|D_ctrl_a_not_src~q\,
	datac => \inst|nios2|D_src1_reg[25]~52_combout\,
	datad => \inst|nios2|E_regnum_a_cmp_D~q\,
	combout => \inst|nios2|D_src1_reg[25]~53_combout\);

-- Location: FF_X18_Y14_N13
\inst|nios2|E_src1[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|D_src1_reg[25]~53_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|nios2|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|E_src1\(25));

-- Location: LCCOMB_X23_Y20_N16
\inst|nios2|M_rot_step1[26]~26\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|E_src1\(26),
	datab => \inst|nios2|Add8~3_combout\,
	datad => \inst|nios2|E_src1\(25),
	combout => \inst|nios2|M_rot_step1[26]~26_combout\);

-- Location: LCCOMB_X23_Y20_N14
\inst|nios2|M_rot_step1[24]~10\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|Add8~3_combout\,
	datab => \inst|nios2|E_src1\(24),
	datad => \inst|nios2|E_src1\(23),
	combout => \inst|nios2|M_rot_step1[24]~10_combout\);

-- Location: FF_X23_Y20_N17
\inst|nios2|M_rot_step1[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|M_rot_step1[26]~26_combout\,
	asdata => \inst|nios2|M_rot_step1[24]~10_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst|nios2|Add8~5_combout\,
	ena => \inst|nios2|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|M_rot_step1\(26));

-- Location: LCCOMB_X25_Y20_N22
\inst|nios2|Mn_rot_step2[30]~29\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|M_rot_rn\(2),
	datab => \inst|nios2|M_rot_step1\(30),
	datad => \inst|nios2|M_rot_step1\(26),
	combout => \inst|nios2|Mn_rot_step2[30]~29_combout\);

-- Location: FF_X25_Y20_N23
\inst|nios2|Mn_rot_step2[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|Mn_rot_step2[30]~29_combout\,
	asdata => \inst|nios2|Mn_rot_step2[22]~13_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst|nios2|M_rot_rn\(3),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|Mn_rot_step2\(30));

-- Location: LCCOMB_X25_Y20_N18
\inst|nios2|A_rot~12\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|nios2|Mn_rot_step2\(14),
	datac => \inst|nios2|Mn_rot_step2\(30),
	datad => \inst|nios2|M_rot_rn\(4),
	combout => \inst|nios2|A_rot~12_combout\);

-- Location: FF_X25_Y20_N19
\inst|nios2|A_rot[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|A_rot~12_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|nios2|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|A_rot\(30));

-- Location: LCCOMB_X25_Y16_N2
\inst|nios2|A_shift_rot_result~25\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|A_shift_rot_result~24_combout\,
	datac => \inst|nios2|A_rot_fill_bit~q\,
	datad => \inst|nios2|A_rot\(30),
	combout => \inst|nios2|A_shift_rot_result~25_combout\);

-- Location: FF_X25_Y16_N3
\inst|nios2|A_shift_rot_result[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|A_shift_rot_result~25_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|A_shift_rot_result\(30));

-- Location: LCCOMB_X25_Y16_N28
\inst|nios2|A_wr_data_unfiltered[30]~58\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|A_wr_data_unfiltered[30]~57_combout\,
	datab => \inst|nios2|A_shift_rot_result\(30),
	datac => \inst|nios2|A_data_ram_ld_align_fill_bit~combout\,
	datad => \inst|nios2|A_wr_data_unfiltered[23]~53_combout\,
	combout => \inst|nios2|A_wr_data_unfiltered[30]~58_combout\);

-- Location: LCCOMB_X25_Y16_N8
\inst|nios2|A_wr_data_unfiltered[30]~59\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|A_mul_result\(30),
	datab => \inst|nios2|A_wr_data_unfiltered[30]~58_combout\,
	datac => \inst|nios2|A_ctrl_mul_lsw~q\,
	combout => \inst|nios2|A_wr_data_unfiltered[30]~59_combout\);

-- Location: FF_X25_Y16_N9
\inst|nios2|W_wr_data[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|A_wr_data_unfiltered[30]~59_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|W_wr_data\(30));

-- Location: FF_X19_Y16_N3
\inst|nios2|M_alu_result[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|E_alu_result\(30),
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|nios2|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|M_alu_result\(30));

-- Location: LCCOMB_X19_Y16_N12
\inst|nios2|D_src1_reg[30]~36\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|E_src1[10]~1_combout\,
	datab => \inst|nios2|E_src1[10]~0_combout\,
	datac => \inst|nios2|M_alu_result\(30),
	datad => \inst|nios2|A_wr_data_unfiltered[30]~59_combout\,
	combout => \inst|nios2|D_src1_reg[30]~36_combout\);

-- Location: LCCOMB_X19_Y16_N6
\inst|nios2|D_src1_reg[30]~37\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|kernel_nios2_register_bank_a|the_altsyncram|auto_generated|q_b\(30),
	datab => \inst|nios2|E_src1[10]~0_combout\,
	datac => \inst|nios2|W_wr_data\(30),
	datad => \inst|nios2|D_src1_reg[30]~36_combout\,
	combout => \inst|nios2|D_src1_reg[30]~37_combout\);

-- Location: LCCOMB_X19_Y16_N4
\inst|nios2|D_src1_reg[30]~38\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|E_regnum_a_cmp_D~q\,
	datab => \inst|nios2|E_alu_result\(30),
	datac => \inst|nios2|D_ctrl_a_not_src~q\,
	datad => \inst|nios2|D_src1_reg[30]~37_combout\,
	combout => \inst|nios2|D_src1_reg[30]~38_combout\);

-- Location: FF_X19_Y16_N5
\inst|nios2|E_src1[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|D_src1_reg[30]~38_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|nios2|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|E_src1\(30));

-- Location: LCCOMB_X21_Y16_N10
\inst|nios2|Add17|auto_generated|result_int[30]~60\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|Add17|auto_generated|_~13_combout\,
	datab => \inst|nios2|E_src1\(29),
	datad => VCC,
	cin => \inst|nios2|Add17|auto_generated|result_int[29]~59\,
	combout => \inst|nios2|Add17|auto_generated|result_int[30]~60_combout\,
	cout => \inst|nios2|Add17|auto_generated|result_int[30]~61\);

-- Location: LCCOMB_X21_Y16_N12
\inst|nios2|Add17|auto_generated|result_int[31]~62\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|Add17|auto_generated|_~12_combout\,
	datab => \inst|nios2|E_src1\(30),
	datad => VCC,
	cin => \inst|nios2|Add17|auto_generated|result_int[30]~61\,
	combout => \inst|nios2|Add17|auto_generated|result_int[31]~62_combout\,
	cout => \inst|nios2|Add17|auto_generated|result_int[31]~63\);

-- Location: LCCOMB_X19_Y16_N28
\inst|nios2|D_src2_reg[30]~46\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101110101011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|D_src2_reg[30]~23_combout\,
	datab => \inst|nios2|M_alu_result\(30),
	datac => \inst|nios2|D_src2_reg[30]~22_combout\,
	datad => \inst|nios2|A_wr_data_unfiltered[30]~59_combout\,
	combout => \inst|nios2|D_src2_reg[30]~46_combout\);

-- Location: LCCOMB_X19_Y16_N30
\inst|nios2|D_src2_reg[30]~47\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|kernel_nios2_register_bank_b|the_altsyncram|auto_generated|q_b\(30),
	datab => \inst|nios2|D_src2_reg[30]~22_combout\,
	datac => \inst|nios2|W_wr_data\(30),
	datad => \inst|nios2|D_src2_reg[30]~46_combout\,
	combout => \inst|nios2|D_src2_reg[30]~47_combout\);

-- Location: LCCOMB_X19_Y16_N24
\inst|nios2|D_src2_reg[30]~48\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|D_src2_hazard_E~combout\,
	datab => \inst|nios2|E_ctrl_logic~q\,
	datac => \inst|nios2|D_src2_reg[30]~47_combout\,
	datad => \inst|nios2|E_logic_result[30]~26_combout\,
	combout => \inst|nios2|D_src2_reg[30]~48_combout\);

-- Location: LCCOMB_X19_Y16_N10
\inst|nios2|D_src2_reg[30]~49\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|E_alu_result~0_combout\,
	datab => \inst|nios2|D_src2_hazard_E~combout\,
	datac => \inst|nios2|Add17|auto_generated|result_int[31]~62_combout\,
	datad => \inst|nios2|D_src2_reg[30]~48_combout\,
	combout => \inst|nios2|D_src2_reg[30]~49_combout\);

-- Location: FF_X19_Y16_N11
\inst|nios2|E_src2_reg[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|D_src2_reg[30]~49_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|nios2|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|E_src2_reg\(30));

-- Location: FF_X17_Y11_N27
\inst|nios2|M_st_data[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|M_st_data[30]~6_combout\,
	asdata => \inst|nios2|E_src2_reg\(30),
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst|nios2|E_iw\(4),
	ena => \inst|nios2|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|M_st_data\(30));

-- Location: FF_X18_Y11_N9
\inst|nios2|A_st_data[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \inst|nios2|M_st_data\(30),
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \inst|nios2|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|A_st_data\(30));

-- Location: LCCOMB_X18_Y11_N8
\inst|nios2|dc_data_wr_port_data[30]~34\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|M_st_data\(30),
	datab => \inst|nios2|A_en_d1~q\,
	datac => \inst|nios2|A_st_data\(30),
	datad => \inst|nios2|A_dc_valid_st_bypass_hit~q\,
	combout => \inst|nios2|dc_data_wr_port_data[30]~34_combout\);

-- Location: LCCOMB_X18_Y11_N10
\inst|nios2|dc_data_wr_port_data[30]~35\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|nios2|dc_data_wr_port_data[30]~34_combout\,
	datac => \inst|nios2|d_readdata_d1\(30),
	datad => \inst|nios2|A_dc_fill_active~q\,
	combout => \inst|nios2|dc_data_wr_port_data[30]~35_combout\);

-- Location: FF_X22_Y16_N11
\inst|nios2|M_alu_result[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|E_alu_result\(27),
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|nios2|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|M_alu_result\(27));

-- Location: LCCOMB_X16_Y12_N16
\inst|nios2|M_inst_result[27]~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|nios2|M_ctrl_mem~q\,
	datac => \inst|nios2|kernel_nios2_dc_data|the_altsyncram|auto_generated|q_b\(27),
	datad => \inst|nios2|M_alu_result\(27),
	combout => \inst|nios2|M_inst_result[27]~0_combout\);

-- Location: FF_X16_Y12_N17
\inst|nios2|A_inst_result[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|M_inst_result[27]~0_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sclr => \inst|nios2|M_ctrl_rdctl_inst~q\,
	ena => \inst|nios2|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|A_inst_result\(27));

-- Location: LCCOMB_X16_Y12_N18
\inst|nios2|M_inst_result[11]~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|nios2|M_ctrl_mem~q\,
	datac => \inst|nios2|M_alu_result\(11),
	datad => \inst|nios2|kernel_nios2_dc_data|the_altsyncram|auto_generated|q_b\(11),
	combout => \inst|nios2|M_inst_result[11]~1_combout\);

-- Location: FF_X16_Y12_N19
\inst|nios2|A_inst_result[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|M_inst_result[11]~1_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sclr => \inst|nios2|M_ctrl_rdctl_inst~q\,
	ena => \inst|nios2|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|A_inst_result\(11));

-- Location: LCCOMB_X16_Y12_N10
\inst|nios2|A_data_ram_ld16_data[11]~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|A_ld_align_sh16~q\,
	datab => \inst|nios2|A_inst_result\(27),
	datad => \inst|nios2|A_inst_result\(11),
	combout => \inst|nios2|A_data_ram_ld16_data[11]~0_combout\);

-- Location: LCCOMB_X25_Y15_N18
\inst|nios2|A_wr_data_unfiltered[11]~114\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|A_wr_data_unfiltered[23]~22_combout\,
	datab => \inst|nios2|A_wr_data_unfiltered[8]~21_combout\,
	datac => \inst|nios2|A_slow_inst_result\(11),
	datad => \inst|nios2|A_data_ram_ld16_data[11]~0_combout\,
	combout => \inst|nios2|A_wr_data_unfiltered[11]~114_combout\);

-- Location: LCCOMB_X25_Y15_N6
\inst|nios2|A_wr_data_unfiltered[11]~115\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|A_shift_rot_result\(11),
	datab => \inst|nios2|A_wr_data_unfiltered[8]~21_combout\,
	datac => \inst|nios2|A_data_ram_ld_align_fill_bit~combout\,
	datad => \inst|nios2|A_wr_data_unfiltered[11]~114_combout\,
	combout => \inst|nios2|A_wr_data_unfiltered[11]~115_combout\);

-- Location: LCCOMB_X21_Y14_N4
\inst|nios2|A_mul_partial_prod[8]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|nios2|the_kernel_nios2_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_out3~DATAOUT8\,
	combout => \inst|nios2|A_mul_partial_prod[8]~feeder_combout\);

-- Location: FF_X21_Y14_N5
\inst|nios2|A_mul_partial_prod[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|A_mul_partial_prod[8]~feeder_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|A_mul_partial_prod\(8));

-- Location: FF_X21_Y14_N7
\inst|nios2|A_mul_partial_prod[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \inst|nios2|the_kernel_nios2_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_out3~DATAOUT7\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|A_mul_partial_prod\(7));

-- Location: LCCOMB_X23_Y14_N8
\inst|nios2|A_mul_partial_prod[5]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|nios2|the_kernel_nios2_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_out3~DATAOUT5\,
	combout => \inst|nios2|A_mul_partial_prod[5]~feeder_combout\);

-- Location: FF_X23_Y14_N9
\inst|nios2|A_mul_partial_prod[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|A_mul_partial_prod[5]~feeder_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|A_mul_partial_prod\(5));

-- Location: LCCOMB_X23_Y14_N2
\inst|nios2|A_mul_partial_prod[4]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|nios2|the_kernel_nios2_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_out3~DATAOUT4\,
	combout => \inst|nios2|A_mul_partial_prod[4]~feeder_combout\);

-- Location: FF_X23_Y14_N3
\inst|nios2|A_mul_partial_prod[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|A_mul_partial_prod[4]~feeder_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|A_mul_partial_prod\(4));

-- Location: LCCOMB_X23_Y14_N10
\inst|nios2|A_mul_partial_prod[2]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|nios2|the_kernel_nios2_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_out3~DATAOUT2\,
	combout => \inst|nios2|A_mul_partial_prod[2]~feeder_combout\);

-- Location: FF_X23_Y14_N11
\inst|nios2|A_mul_partial_prod[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|A_mul_partial_prod[2]~feeder_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|A_mul_partial_prod\(2));

-- Location: FF_X23_Y14_N13
\inst|nios2|A_mul_partial_prod[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \inst|nios2|the_kernel_nios2_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_out3~dataout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|A_mul_partial_prod\(0));

-- Location: LCCOMB_X22_Y14_N0
\inst|nios2|A_mul_result[0]~32\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|A_mul_result\(0),
	datab => \inst|nios2|A_mul_partial_prod\(0),
	datad => VCC,
	combout => \inst|nios2|A_mul_result[0]~32_combout\,
	cout => \inst|nios2|A_mul_result[0]~33\);

-- Location: LCCOMB_X22_Y14_N2
\inst|nios2|A_mul_result[1]~34\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|A_mul_partial_prod\(1),
	datab => \inst|nios2|A_mul_result\(1),
	datad => VCC,
	cin => \inst|nios2|A_mul_result[0]~33\,
	combout => \inst|nios2|A_mul_result[1]~34_combout\,
	cout => \inst|nios2|A_mul_result[1]~35\);

-- Location: FF_X21_Y14_N1
\inst|nios2|A_mul_partial_prod[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \inst|nios2|the_kernel_nios2_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_out3~DATAOUT1\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|A_mul_partial_prod\(1));

-- Location: FF_X22_Y14_N3
\inst|nios2|A_mul_result[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|A_mul_result[1]~34_combout\,
	asdata => \inst|nios2|A_mul_partial_prod\(1),
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst|nios2|ALT_INV_A_mul_stall_d3~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|A_mul_result\(1));

-- Location: LCCOMB_X22_Y14_N6
\inst|nios2|A_mul_result[3]~38\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|A_mul_result\(3),
	datab => \inst|nios2|A_mul_partial_prod\(3),
	datad => VCC,
	cin => \inst|nios2|A_mul_result[2]~37\,
	combout => \inst|nios2|A_mul_result[3]~38_combout\,
	cout => \inst|nios2|A_mul_result[3]~39\);

-- Location: LCCOMB_X22_Y14_N12
\inst|nios2|A_mul_result[6]~44\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|A_mul_partial_prod\(6),
	datab => \inst|nios2|A_mul_result\(6),
	datad => VCC,
	cin => \inst|nios2|A_mul_result[5]~43\,
	combout => \inst|nios2|A_mul_result[6]~44_combout\,
	cout => \inst|nios2|A_mul_result[6]~45\);

-- Location: FF_X21_Y14_N17
\inst|nios2|A_mul_partial_prod[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \inst|nios2|the_kernel_nios2_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_out3~DATAOUT6\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|A_mul_partial_prod\(6));

-- Location: FF_X22_Y14_N13
\inst|nios2|A_mul_result[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|A_mul_result[6]~44_combout\,
	asdata => \inst|nios2|A_mul_partial_prod\(6),
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst|nios2|ALT_INV_A_mul_stall_d3~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|A_mul_result\(6));

-- Location: LCCOMB_X22_Y14_N16
\inst|nios2|A_mul_result[8]~48\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|A_mul_result\(8),
	datab => \inst|nios2|A_mul_partial_prod\(8),
	datad => VCC,
	cin => \inst|nios2|A_mul_result[7]~47\,
	combout => \inst|nios2|A_mul_result[8]~48_combout\,
	cout => \inst|nios2|A_mul_result[8]~49\);

-- Location: LCCOMB_X22_Y14_N18
\inst|nios2|A_mul_result[9]~50\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|A_mul_partial_prod\(9),
	datab => \inst|nios2|A_mul_result\(9),
	datad => VCC,
	cin => \inst|nios2|A_mul_result[8]~49\,
	combout => \inst|nios2|A_mul_result[9]~50_combout\,
	cout => \inst|nios2|A_mul_result[9]~51\);

-- Location: LCCOMB_X21_Y14_N26
\inst|nios2|A_mul_partial_prod[9]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|nios2|the_kernel_nios2_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_out3~DATAOUT9\,
	combout => \inst|nios2|A_mul_partial_prod[9]~feeder_combout\);

-- Location: FF_X21_Y14_N27
\inst|nios2|A_mul_partial_prod[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|A_mul_partial_prod[9]~feeder_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|A_mul_partial_prod\(9));

-- Location: FF_X22_Y14_N19
\inst|nios2|A_mul_result[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|A_mul_result[9]~50_combout\,
	asdata => \inst|nios2|A_mul_partial_prod\(9),
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst|nios2|ALT_INV_A_mul_stall_d3~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|A_mul_result\(9));

-- Location: LCCOMB_X22_Y14_N20
\inst|nios2|A_mul_result[10]~52\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|A_mul_partial_prod\(10),
	datab => \inst|nios2|A_mul_result\(10),
	datad => VCC,
	cin => \inst|nios2|A_mul_result[9]~51\,
	combout => \inst|nios2|A_mul_result[10]~52_combout\,
	cout => \inst|nios2|A_mul_result[10]~53\);

-- Location: LCCOMB_X23_Y14_N30
\inst|nios2|A_mul_partial_prod[10]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|nios2|the_kernel_nios2_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_out3~DATAOUT10\,
	combout => \inst|nios2|A_mul_partial_prod[10]~feeder_combout\);

-- Location: FF_X23_Y14_N31
\inst|nios2|A_mul_partial_prod[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|A_mul_partial_prod[10]~feeder_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|A_mul_partial_prod\(10));

-- Location: FF_X22_Y14_N21
\inst|nios2|A_mul_result[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|A_mul_result[10]~52_combout\,
	asdata => \inst|nios2|A_mul_partial_prod\(10),
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst|nios2|ALT_INV_A_mul_stall_d3~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|A_mul_result\(10));

-- Location: LCCOMB_X22_Y14_N22
\inst|nios2|A_mul_result[11]~54\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|A_mul_result\(11),
	datab => \inst|nios2|A_mul_partial_prod\(11),
	datad => VCC,
	cin => \inst|nios2|A_mul_result[10]~53\,
	combout => \inst|nios2|A_mul_result[11]~54_combout\,
	cout => \inst|nios2|A_mul_result[11]~55\);

-- Location: FF_X22_Y14_N23
\inst|nios2|A_mul_result[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|A_mul_result[11]~54_combout\,
	asdata => \inst|nios2|A_mul_partial_prod\(11),
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst|nios2|ALT_INV_A_mul_stall_d3~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|A_mul_result\(11));

-- Location: LCCOMB_X16_Y15_N8
\inst|nios2|A_wr_data_unfiltered[11]~116\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|nios2|A_wr_data_unfiltered[11]~115_combout\,
	datac => \inst|nios2|A_ctrl_mul_lsw~q\,
	datad => \inst|nios2|A_mul_result\(11),
	combout => \inst|nios2|A_wr_data_unfiltered[11]~116_combout\);

-- Location: LCCOMB_X18_Y15_N4
\inst|nios2|D_src2_reg[29]~50\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|A_wr_data_unfiltered[29]~62_combout\,
	datab => \inst|nios2|D_src2_reg[30]~23_combout\,
	datac => \inst|nios2|kernel_nios2_register_bank_b|the_altsyncram|auto_generated|q_b\(29),
	datad => \inst|nios2|D_src2_reg[30]~22_combout\,
	combout => \inst|nios2|D_src2_reg[29]~50_combout\);

-- Location: FF_X18_Y15_N11
\inst|nios2|W_wr_data[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|A_wr_data_unfiltered[29]~62_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|W_wr_data\(29));

-- Location: LCCOMB_X18_Y15_N30
\inst|nios2|D_src2_reg[29]~51\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|D_src2_reg[30]~23_combout\,
	datab => \inst|nios2|D_src2_reg[29]~50_combout\,
	datac => \inst|nios2|M_alu_result\(29),
	datad => \inst|nios2|W_wr_data\(29),
	combout => \inst|nios2|D_src2_reg[29]~51_combout\);

-- Location: LCCOMB_X21_Y15_N26
\inst|nios2|D_src2_reg[29]~52\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|E_logic_result[29]~28_combout\,
	datab => \inst|nios2|E_ctrl_logic~q\,
	datac => \inst|nios2|D_src2_hazard_E~combout\,
	datad => \inst|nios2|D_src2_reg[29]~51_combout\,
	combout => \inst|nios2|D_src2_reg[29]~52_combout\);

-- Location: LCCOMB_X19_Y15_N18
\inst|nios2|D_src2_reg[29]~53\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|D_src2_hazard_E~combout\,
	datab => \inst|nios2|E_alu_result~0_combout\,
	datac => \inst|nios2|Add17|auto_generated|result_int[30]~60_combout\,
	datad => \inst|nios2|D_src2_reg[29]~52_combout\,
	combout => \inst|nios2|D_src2_reg[29]~53_combout\);

-- Location: LCCOMB_X19_Y15_N10
\inst|nios2|D_src2[29]~26\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|D_ctrl_src2_choose_imm~q\,
	datab => \inst|nios2|D_src2[29]~25_combout\,
	datac => \inst|nios2|D_src2[30]~22_combout\,
	datad => \inst|nios2|D_src2_reg[29]~53_combout\,
	combout => \inst|nios2|D_src2[29]~26_combout\);

-- Location: FF_X19_Y15_N11
\inst|nios2|E_src2[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|D_src2[29]~26_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|nios2|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|E_src2\(29));

-- Location: LCCOMB_X19_Y15_N20
\inst|nios2|M_src2[29]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|nios2|E_src2\(29),
	combout => \inst|nios2|M_src2[29]~feeder_combout\);

-- Location: FF_X19_Y15_N21
\inst|nios2|M_src2[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|M_src2[29]~feeder_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|nios2|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|M_src2\(29));

-- Location: LCCOMB_X24_Y17_N12
\inst|nios2|A_mul_src2_nxt[29]~29\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst|nios2|A_mul_stall~q\,
	datad => \inst|nios2|M_src2\(29),
	combout => \inst|nios2|A_mul_src2_nxt[29]~29_combout\);

-- Location: FF_X24_Y17_N13
\inst|nios2|A_mul_src2[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|A_mul_src2_nxt[29]~29_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|A_mul_src2\(29));

-- Location: LCCOMB_X24_Y17_N6
\inst|nios2|A_mul_src2_nxt[13]~13\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|nios2|A_mul_stall~q\,
	datac => \inst|nios2|M_src2\(13),
	datad => \inst|nios2|A_mul_src2\(29),
	combout => \inst|nios2|A_mul_src2_nxt[13]~13_combout\);

-- Location: FF_X21_Y13_N13
\inst|nios2|A_mul_partial_prod[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|A_mul_partial_prod[22]~28_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|A_mul_partial_prod\(22));

-- Location: LCCOMB_X22_Y13_N14
\inst|nios2|A_mul_result[23]~78\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|A_mul_result\(23),
	datab => \inst|nios2|A_mul_partial_prod\(23),
	datad => VCC,
	cin => \inst|nios2|A_mul_result[22]~77\,
	combout => \inst|nios2|A_mul_result[23]~78_combout\,
	cout => \inst|nios2|A_mul_result[23]~79\);

-- Location: FF_X22_Y13_N15
\inst|nios2|A_mul_result[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|A_mul_result[23]~78_combout\,
	asdata => \inst|nios2|A_mul_partial_prod\(23),
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst|nios2|ALT_INV_A_mul_stall_d3~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|A_mul_result\(23));

-- Location: LCCOMB_X25_Y14_N8
\inst|nios2|A_slow_ld_byte2_data_aligned_nxt[7]~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|A_ctrl_ld_signed~q\,
	datab => \inst|nios2|A_slow_ld_data_sign_bit~2_combout\,
	datac => \inst|nios2|d_readdata_d1\(23),
	datad => \inst|nios2|A_ld_align_byte2_byte3_fill~q\,
	combout => \inst|nios2|A_slow_ld_byte2_data_aligned_nxt[7]~0_combout\);

-- Location: FF_X25_Y14_N9
\inst|nios2|A_slow_inst_result[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|A_slow_ld_byte2_data_aligned_nxt[7]~0_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|nios2|A_slow_inst_result_en~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|A_slow_inst_result\(23));

-- Location: LCCOMB_X22_Y9_N30
\inst|nios2|E_mem_byte_en[2]~4\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|Add17|auto_generated|result_int[2]~4_combout\,
	datab => \inst|nios2|E_iw\(4),
	datac => \inst|nios2|Add17|auto_generated|result_int[1]~2_combout\,
	datad => \inst|nios2|E_iw\(3),
	combout => \inst|nios2|E_mem_byte_en[2]~4_combout\);

-- Location: FF_X22_Y9_N31
\inst|nios2|M_mem_byte_en[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|E_mem_byte_en[2]~4_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|nios2|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|M_mem_byte_en\(2));

-- Location: FF_X22_Y9_N11
\inst|nios2|A_mem_byte_en[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \inst|nios2|M_mem_byte_en\(2),
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \inst|nios2|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|A_mem_byte_en\(2));

-- Location: LCCOMB_X22_Y9_N0
\inst|nios2|dc_data_wr_port_byte_en[2]~7\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011101011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|dc_data_wr_port_byte_en[2]~6_combout\,
	datab => \inst|nios2|A_mem_byte_en\(2),
	datac => \inst|nios2|A_dc_fill_active~q\,
	datad => \inst|nios2|A_dc_fill_byte_en~2_combout\,
	combout => \inst|nios2|dc_data_wr_port_byte_en[2]~7_combout\);

-- Location: M9K_X15_Y13_N0
\inst|nios2|kernel_nios2_dc_data|the_altsyncram|auto_generated|ram_block1a8\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "kernel:inst|kernel_nios2:nios2|kernel_nios2_dc_data_module:kernel_nios2_dc_data|altsyncram:the_altsyncram|altsyncram_kdf1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 9,
	port_a_byte_enable_mask_width => 2,
	port_a_byte_size => 9,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 18,
	port_a_first_address => 0,
	port_a_first_bit_number => 8,
	port_a_last_address => 511,
	port_a_logical_ram_depth => 512,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 9,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 18,
	port_b_first_address => 0,
	port_b_first_bit_number => 8,
	port_b_last_address => 511,
	port_b_logical_ram_depth => 512,
	port_b_logical_ram_width => 32,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst|nios2|dc_data_wr_port_en~combout\,
	portbre => VCC,
	clk0 => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	clk1 => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \inst|nios2|dc_data_wr_port_en~combout\,
	portadatain => \inst|nios2|kernel_nios2_dc_data|the_altsyncram|auto_generated|ram_block1a8_PORTADATAIN_bus\,
	portaaddr => \inst|nios2|kernel_nios2_dc_data|the_altsyncram|auto_generated|ram_block1a8_PORTAADDR_bus\,
	portbaddr => \inst|nios2|kernel_nios2_dc_data|the_altsyncram|auto_generated|ram_block1a8_PORTBADDR_bus\,
	portabyteenamasks => \inst|nios2|kernel_nios2_dc_data|the_altsyncram|auto_generated|ram_block1a8_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \inst|nios2|kernel_nios2_dc_data|the_altsyncram|auto_generated|ram_block1a8_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X19_Y12_N24
\inst|nios2|M_inst_result[23]~10\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|nios2|M_ctrl_mem~q\,
	datac => \inst|nios2|kernel_nios2_dc_data|the_altsyncram|auto_generated|q_b\(23),
	datad => \inst|nios2|M_alu_result\(23),
	combout => \inst|nios2|M_inst_result[23]~10_combout\);

-- Location: FF_X19_Y12_N25
\inst|nios2|A_inst_result[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|M_inst_result[23]~10_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sclr => \inst|nios2|M_ctrl_rdctl_inst~q\,
	ena => \inst|nios2|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|A_inst_result\(23));

-- Location: LCCOMB_X24_Y13_N4
\inst|nios2|A_wr_data_unfiltered[23]~78\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|A_wr_data_unfiltered[23]~22_combout\,
	datab => \inst|nios2|A_slow_inst_result\(23),
	datac => \inst|nios2|A_wr_data_unfiltered[23]~53_combout\,
	datad => \inst|nios2|A_inst_result\(23),
	combout => \inst|nios2|A_wr_data_unfiltered[23]~78_combout\);

-- Location: LCCOMB_X25_Y17_N2
\inst|nios2|A_wr_data_unfiltered[23]~79\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|A_shift_rot_result\(23),
	datab => \inst|nios2|A_wr_data_unfiltered[23]~78_combout\,
	datac => \inst|nios2|A_wr_data_unfiltered[23]~53_combout\,
	datad => \inst|nios2|A_data_ram_ld_align_fill_bit~combout\,
	combout => \inst|nios2|A_wr_data_unfiltered[23]~79_combout\);

-- Location: LCCOMB_X18_Y13_N24
\inst|nios2|A_wr_data_unfiltered[23]~80\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|A_ctrl_mul_lsw~q\,
	datab => \inst|nios2|A_mul_result\(23),
	datac => \inst|nios2|A_wr_data_unfiltered[23]~79_combout\,
	combout => \inst|nios2|A_wr_data_unfiltered[23]~80_combout\);

-- Location: LCCOMB_X18_Y13_N2
\inst|nios2|D_src2_reg[23]~68\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|kernel_nios2_register_bank_b|the_altsyncram|auto_generated|q_b\(23),
	datab => \inst|nios2|D_src2_reg[30]~23_combout\,
	datac => \inst|nios2|D_src2_reg[30]~22_combout\,
	datad => \inst|nios2|A_wr_data_unfiltered[23]~80_combout\,
	combout => \inst|nios2|D_src2_reg[23]~68_combout\);

-- Location: FF_X18_Y13_N25
\inst|nios2|W_wr_data[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|A_wr_data_unfiltered[23]~80_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|W_wr_data\(23));

-- Location: LCCOMB_X18_Y13_N12
\inst|nios2|D_src2_reg[23]~69\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|M_alu_result\(23),
	datab => \inst|nios2|D_src2_reg[30]~23_combout\,
	datac => \inst|nios2|D_src2_reg[23]~68_combout\,
	datad => \inst|nios2|W_wr_data\(23),
	combout => \inst|nios2|D_src2_reg[23]~69_combout\);

-- Location: LCCOMB_X18_Y13_N28
\inst|nios2|D_src2_reg[23]~95\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|E_alu_result\(23),
	datab => \inst|nios2|E_regnum_b_cmp_D~q\,
	datac => \inst|nios2|D_ctrl_b_is_dst~q\,
	datad => \inst|nios2|D_src2_reg[23]~69_combout\,
	combout => \inst|nios2|D_src2_reg[23]~95_combout\);

-- Location: FF_X18_Y13_N29
\inst|nios2|E_src2_reg[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|D_src2_reg[23]~95_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|nios2|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|E_src2_reg\(23));

-- Location: LCCOMB_X18_Y13_N10
\inst|nios2|E_st_data[23]~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|nios2|E_src2_reg\(7),
	datac => \inst|nios2|E_iw\(4),
	datad => \inst|nios2|E_src2_reg\(23),
	combout => \inst|nios2|E_st_data[23]~1_combout\);

-- Location: FF_X18_Y13_N11
\inst|nios2|M_st_data[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|E_st_data[23]~1_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|nios2|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|M_st_data\(23));

-- Location: FF_X21_Y11_N31
\inst|nios2|A_st_data[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \inst|nios2|M_st_data\(23),
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \inst|nios2|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|A_st_data\(23));

-- Location: LCCOMB_X21_Y11_N30
\inst|nios2|dc_data_wr_port_data[23]~16\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|A_en_d1~q\,
	datab => \inst|nios2|M_st_data\(23),
	datac => \inst|nios2|A_st_data\(23),
	datad => \inst|nios2|A_dc_valid_st_bypass_hit~q\,
	combout => \inst|nios2|dc_data_wr_port_data[23]~16_combout\);

-- Location: LCCOMB_X21_Y11_N24
\inst|nios2|dc_data_wr_port_data[23]~17\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|nios2|d_readdata_d1\(23),
	datac => \inst|nios2|dc_data_wr_port_data[23]~16_combout\,
	datad => \inst|nios2|A_dc_fill_active~q\,
	combout => \inst|nios2|dc_data_wr_port_data[23]~17_combout\);

-- Location: LCCOMB_X24_Y14_N24
\inst|nios2|M_inst_result[20]~24\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|M_ctrl_mem~q\,
	datab => \inst|nios2|M_alu_result\(20),
	datad => \inst|nios2|kernel_nios2_dc_data|the_altsyncram|auto_generated|q_b\(20),
	combout => \inst|nios2|M_inst_result[20]~24_combout\);

-- Location: FF_X24_Y14_N25
\inst|nios2|A_inst_result[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|M_inst_result[20]~24_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sclr => \inst|nios2|M_ctrl_rdctl_inst~q\,
	ena => \inst|nios2|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|A_inst_result\(20));

-- Location: LCCOMB_X24_Y14_N12
\inst|nios2|A_wr_data_unfiltered[20]~87\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|A_slow_inst_result\(20),
	datab => \inst|nios2|A_wr_data_unfiltered[23]~53_combout\,
	datac => \inst|nios2|A_wr_data_unfiltered[23]~22_combout\,
	datad => \inst|nios2|A_inst_result\(20),
	combout => \inst|nios2|A_wr_data_unfiltered[20]~87_combout\);

-- Location: LCCOMB_X24_Y14_N30
\inst|nios2|A_wr_data_unfiltered[20]~88\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|A_shift_rot_result\(20),
	datab => \inst|nios2|A_wr_data_unfiltered[23]~53_combout\,
	datac => \inst|nios2|A_wr_data_unfiltered[20]~87_combout\,
	datad => \inst|nios2|A_data_ram_ld_align_fill_bit~combout\,
	combout => \inst|nios2|A_wr_data_unfiltered[20]~88_combout\);

-- Location: LCCOMB_X24_Y14_N0
\inst|nios2|A_wr_data_unfiltered[20]~89\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|A_mul_result\(20),
	datac => \inst|nios2|A_wr_data_unfiltered[20]~88_combout\,
	datad => \inst|nios2|A_ctrl_mul_lsw~q\,
	combout => \inst|nios2|A_wr_data_unfiltered[20]~89_combout\);

-- Location: LCCOMB_X24_Y14_N2
\inst|nios2|D_src2_reg[20]~74\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|D_src2_reg[30]~23_combout\,
	datab => \inst|nios2|M_alu_result\(20),
	datac => \inst|nios2|D_src2_reg[30]~22_combout\,
	datad => \inst|nios2|A_wr_data_unfiltered[20]~89_combout\,
	combout => \inst|nios2|D_src2_reg[20]~74_combout\);

-- Location: LCCOMB_X24_Y14_N20
\inst|nios2|D_src2_reg[20]~75\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|W_wr_data\(20),
	datab => \inst|nios2|D_src2_reg[20]~74_combout\,
	datac => \inst|nios2|D_src2_reg[30]~22_combout\,
	datad => \inst|nios2|kernel_nios2_register_bank_b|the_altsyncram|auto_generated|q_b\(20),
	combout => \inst|nios2|D_src2_reg[20]~75_combout\);

-- Location: LCCOMB_X23_Y11_N0
\inst|nios2|D_src2[20]~59\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|D_ctrl_b_is_dst~q\,
	datab => \inst|nios2|D_ctrl_src2_choose_imm~q\,
	datac => \inst|nios2|E_regnum_b_cmp_D~q\,
	datad => \inst|nios2|D_src2_reg[20]~75_combout\,
	combout => \inst|nios2|D_src2[20]~59_combout\);

-- Location: LCCOMB_X16_Y17_N20
\inst|nios2|D_src2[20]~43\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|D_iw\(10),
	datab => \inst|nios2|D_ctrl_hi_imm16~q\,
	datac => \inst|nios2|D_src2_imm[30]~11_combout\,
	datad => \inst|nios2|D_src2[30]~22_combout\,
	combout => \inst|nios2|D_src2[20]~43_combout\);

-- Location: LCCOMB_X23_Y17_N24
\inst|nios2|D_src2[20]~44\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|E_alu_result\(20),
	datab => \inst|nios2|D_src2_hazard_E~combout\,
	datac => \inst|nios2|D_src2[20]~59_combout\,
	datad => \inst|nios2|D_src2[20]~43_combout\,
	combout => \inst|nios2|D_src2[20]~44_combout\);

-- Location: FF_X23_Y17_N25
\inst|nios2|E_src2[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|D_src2[20]~44_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|nios2|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|E_src2\(20));

-- Location: LCCOMB_X23_Y17_N20
\inst|nios2|M_src2[20]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|nios2|E_src2\(20),
	combout => \inst|nios2|M_src2[20]~feeder_combout\);

-- Location: FF_X23_Y17_N21
\inst|nios2|M_src2[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|M_src2[20]~feeder_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|nios2|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|M_src2\(20));

-- Location: LCCOMB_X23_Y17_N28
\inst|nios2|A_mul_src2_nxt[20]~20\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|A_mul_stall~q\,
	datad => \inst|nios2|M_src2\(20),
	combout => \inst|nios2|A_mul_src2_nxt[20]~20_combout\);

-- Location: FF_X23_Y17_N29
\inst|nios2|A_mul_src2[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|A_mul_src2_nxt[20]~20_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|A_mul_src2\(20));

-- Location: LCCOMB_X23_Y17_N22
\inst|nios2|A_mul_src2_nxt[4]~4\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|A_mul_stall~q\,
	datac => \inst|nios2|M_src2\(4),
	datad => \inst|nios2|A_mul_src2\(20),
	combout => \inst|nios2|A_mul_src2_nxt[4]~4_combout\);

-- Location: FF_X21_Y13_N7
\inst|nios2|A_mul_partial_prod[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|A_mul_partial_prod[19]~22_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|A_mul_partial_prod\(19));

-- Location: FF_X22_Y13_N7
\inst|nios2|A_mul_result[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|A_mul_result[19]~70_combout\,
	asdata => \inst|nios2|A_mul_partial_prod\(19),
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst|nios2|ALT_INV_A_mul_stall_d3~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|A_mul_result\(19));

-- Location: LCCOMB_X22_Y17_N16
\inst|nios2|A_wr_data_unfiltered[19]~92\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|A_wr_data_unfiltered[19]~91_combout\,
	datab => \inst|nios2|A_ctrl_mul_lsw~q\,
	datad => \inst|nios2|A_mul_result\(19),
	combout => \inst|nios2|A_wr_data_unfiltered[19]~92_combout\);

-- Location: FF_X22_Y17_N17
\inst|nios2|W_wr_data[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|A_wr_data_unfiltered[19]~92_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|W_wr_data\(19));

-- Location: LCCOMB_X22_Y17_N20
\inst|nios2|D_src2_reg[19]~77\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|D_src2_reg[19]~76_combout\,
	datab => \inst|nios2|D_src2_reg[30]~23_combout\,
	datac => \inst|nios2|M_alu_result\(19),
	datad => \inst|nios2|W_wr_data\(19),
	combout => \inst|nios2|D_src2_reg[19]~77_combout\);

-- Location: LCCOMB_X23_Y11_N24
\inst|nios2|D_src2_reg[19]~94\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|D_ctrl_b_is_dst~q\,
	datab => \inst|nios2|E_regnum_b_cmp_D~q\,
	datac => \inst|nios2|D_src2_reg[19]~77_combout\,
	datad => \inst|nios2|E_alu_result\(19),
	combout => \inst|nios2|D_src2_reg[19]~94_combout\);

-- Location: FF_X23_Y11_N25
\inst|nios2|E_src2_reg[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|D_src2_reg[19]~94_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|nios2|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|E_src2_reg\(19));

-- Location: LCCOMB_X23_Y11_N30
\inst|nios2|E_st_data[19]~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|E_iw\(4),
	datac => \inst|nios2|E_src2_reg\(3),
	datad => \inst|nios2|E_src2_reg\(19),
	combout => \inst|nios2|E_st_data[19]~0_combout\);

-- Location: FF_X23_Y11_N31
\inst|nios2|M_st_data[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|E_st_data[19]~0_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|nios2|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|M_st_data\(19));

-- Location: FF_X23_Y11_N19
\inst|nios2|A_st_data[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \inst|nios2|M_st_data\(19),
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \inst|nios2|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|A_st_data\(19));

-- Location: LCCOMB_X23_Y11_N18
\inst|nios2|dc_data_wr_port_data[19]~12\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|M_st_data\(19),
	datab => \inst|nios2|A_en_d1~q\,
	datac => \inst|nios2|A_st_data\(19),
	datad => \inst|nios2|A_dc_valid_st_bypass_hit~q\,
	combout => \inst|nios2|dc_data_wr_port_data[19]~12_combout\);

-- Location: LCCOMB_X23_Y11_N26
\inst|nios2|dc_data_wr_port_data[19]~13\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|d_readdata_d1\(19),
	datab => \inst|nios2|dc_data_wr_port_data[19]~12_combout\,
	datad => \inst|nios2|A_dc_fill_active~q\,
	combout => \inst|nios2|dc_data_wr_port_data[19]~13_combout\);

-- Location: LCCOMB_X16_Y11_N2
\inst|nios2|A_dc_rd_data[12]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst|nios2|kernel_nios2_dc_data|the_altsyncram|auto_generated|q_b\(12),
	combout => \inst|nios2|A_dc_rd_data[12]~feeder_combout\);

-- Location: FF_X16_Y11_N3
\inst|nios2|A_dc_rd_data[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|A_dc_rd_data[12]~feeder_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|nios2|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|A_dc_rd_data\(12));

-- Location: LCCOMB_X16_Y11_N18
\inst|nios2|A_dc_xfer_wr_data_nxt[12]~7\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|nios2|A_dc_xfer_rd_data_offset_match~q\,
	datac => \inst|nios2|kernel_nios2_dc_data|the_altsyncram|auto_generated|q_b\(12),
	datad => \inst|nios2|A_dc_rd_data\(12),
	combout => \inst|nios2|A_dc_xfer_wr_data_nxt[12]~7_combout\);

-- Location: FF_X16_Y11_N19
\inst|nios2|A_dc_xfer_wr_data[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|A_dc_xfer_wr_data_nxt[12]~7_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|A_dc_xfer_wr_data\(12));

-- Location: LCCOMB_X16_Y12_N6
\inst|nios2|A_dc_rd_data[13]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|nios2|kernel_nios2_dc_data|the_altsyncram|auto_generated|q_b\(13),
	combout => \inst|nios2|A_dc_rd_data[13]~feeder_combout\);

-- Location: FF_X16_Y12_N7
\inst|nios2|A_dc_rd_data[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|A_dc_rd_data[13]~feeder_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|nios2|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|A_dc_rd_data\(13));

-- Location: LCCOMB_X16_Y12_N14
\inst|nios2|A_dc_xfer_wr_data_nxt[13]~6\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|nios2|kernel_nios2_dc_data|the_altsyncram|auto_generated|q_b\(13),
	datac => \inst|nios2|A_dc_xfer_rd_data_offset_match~q\,
	datad => \inst|nios2|A_dc_rd_data\(13),
	combout => \inst|nios2|A_dc_xfer_wr_data_nxt[13]~6_combout\);

-- Location: FF_X16_Y12_N15
\inst|nios2|A_dc_xfer_wr_data[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|A_dc_xfer_wr_data_nxt[13]~6_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|A_dc_xfer_wr_data\(13));

-- Location: LCCOMB_X18_Y12_N0
\inst|nios2|A_dc_rd_data[14]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|nios2|kernel_nios2_dc_data|the_altsyncram|auto_generated|q_b\(14),
	combout => \inst|nios2|A_dc_rd_data[14]~feeder_combout\);

-- Location: FF_X18_Y12_N1
\inst|nios2|A_dc_rd_data[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|A_dc_rd_data[14]~feeder_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|nios2|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|A_dc_rd_data\(14));

-- Location: LCCOMB_X18_Y12_N4
\inst|nios2|A_dc_xfer_wr_data_nxt[14]~5\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|A_dc_xfer_rd_data_offset_match~q\,
	datab => \inst|nios2|kernel_nios2_dc_data|the_altsyncram|auto_generated|q_b\(14),
	datad => \inst|nios2|A_dc_rd_data\(14),
	combout => \inst|nios2|A_dc_xfer_wr_data_nxt[14]~5_combout\);

-- Location: FF_X18_Y12_N5
\inst|nios2|A_dc_xfer_wr_data[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|A_dc_xfer_wr_data_nxt[14]~5_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|A_dc_xfer_wr_data\(14));

-- Location: LCCOMB_X19_Y12_N14
\inst|nios2|A_dc_rd_data[15]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|nios2|kernel_nios2_dc_data|the_altsyncram|auto_generated|q_b\(15),
	combout => \inst|nios2|A_dc_rd_data[15]~feeder_combout\);

-- Location: FF_X19_Y12_N15
\inst|nios2|A_dc_rd_data[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|A_dc_rd_data[15]~feeder_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|nios2|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|A_dc_rd_data\(15));

-- Location: LCCOMB_X19_Y12_N0
\inst|nios2|A_dc_xfer_wr_data_nxt[15]~4\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|nios2|A_dc_xfer_rd_data_offset_match~q\,
	datac => \inst|nios2|A_dc_rd_data\(15),
	datad => \inst|nios2|kernel_nios2_dc_data|the_altsyncram|auto_generated|q_b\(15),
	combout => \inst|nios2|A_dc_xfer_wr_data_nxt[15]~4_combout\);

-- Location: FF_X19_Y12_N1
\inst|nios2|A_dc_xfer_wr_data[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|A_dc_xfer_wr_data_nxt[15]~4_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|A_dc_xfer_wr_data\(15));

-- Location: LCCOMB_X19_Y13_N10
\inst|nios2|A_dc_rd_data[16]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|nios2|kernel_nios2_dc_data|the_altsyncram|auto_generated|q_b\(16),
	combout => \inst|nios2|A_dc_rd_data[16]~feeder_combout\);

-- Location: FF_X19_Y13_N11
\inst|nios2|A_dc_rd_data[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|A_dc_rd_data[16]~feeder_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|nios2|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|A_dc_rd_data\(16));

-- Location: LCCOMB_X19_Y15_N26
\inst|nios2|A_dc_xfer_wr_data_nxt[16]~31\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|nios2|A_dc_xfer_rd_data_offset_match~q\,
	datac => \inst|nios2|A_dc_rd_data\(16),
	datad => \inst|nios2|kernel_nios2_dc_data|the_altsyncram|auto_generated|q_b\(16),
	combout => \inst|nios2|A_dc_xfer_wr_data_nxt[16]~31_combout\);

-- Location: FF_X19_Y15_N27
\inst|nios2|A_dc_xfer_wr_data[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|A_dc_xfer_wr_data_nxt[16]~31_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|A_dc_xfer_wr_data\(16));

-- Location: LCCOMB_X16_Y11_N28
\inst|nios2|A_dc_rd_data[17]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|nios2|kernel_nios2_dc_data|the_altsyncram|auto_generated|q_b\(17),
	combout => \inst|nios2|A_dc_rd_data[17]~feeder_combout\);

-- Location: FF_X16_Y11_N29
\inst|nios2|A_dc_rd_data[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|A_dc_rd_data[17]~feeder_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|nios2|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|A_dc_rd_data\(17));

-- Location: LCCOMB_X16_Y11_N10
\inst|nios2|A_dc_xfer_wr_data_nxt[17]~30\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|kernel_nios2_dc_data|the_altsyncram|auto_generated|q_b\(17),
	datab => \inst|nios2|A_dc_xfer_rd_data_offset_match~q\,
	datad => \inst|nios2|A_dc_rd_data\(17),
	combout => \inst|nios2|A_dc_xfer_wr_data_nxt[17]~30_combout\);

-- Location: FF_X16_Y11_N11
\inst|nios2|A_dc_xfer_wr_data[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|A_dc_xfer_wr_data_nxt[17]~30_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|A_dc_xfer_wr_data\(17));

-- Location: LCCOMB_X22_Y12_N20
\inst|nios2|A_dc_rd_data[18]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst|nios2|kernel_nios2_dc_data|the_altsyncram|auto_generated|q_b\(18),
	combout => \inst|nios2|A_dc_rd_data[18]~feeder_combout\);

-- Location: FF_X22_Y12_N21
\inst|nios2|A_dc_rd_data[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|A_dc_rd_data[18]~feeder_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|nios2|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|A_dc_rd_data\(18));

-- Location: LCCOMB_X22_Y12_N8
\inst|nios2|A_dc_xfer_wr_data_nxt[18]~29\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|nios2|A_dc_xfer_rd_data_offset_match~q\,
	datac => \inst|nios2|kernel_nios2_dc_data|the_altsyncram|auto_generated|q_b\(18),
	datad => \inst|nios2|A_dc_rd_data\(18),
	combout => \inst|nios2|A_dc_xfer_wr_data_nxt[18]~29_combout\);

-- Location: FF_X22_Y12_N9
\inst|nios2|A_dc_xfer_wr_data[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|A_dc_xfer_wr_data_nxt[18]~29_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|A_dc_xfer_wr_data\(18));

-- Location: LCCOMB_X24_Y16_N8
\inst|nios2|A_dc_xfer_wr_data_nxt[19]~28\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|A_dc_rd_data\(19),
	datab => \inst|nios2|A_dc_xfer_rd_data_offset_match~q\,
	datac => \inst|nios2|kernel_nios2_dc_data|the_altsyncram|auto_generated|q_b\(19),
	combout => \inst|nios2|A_dc_xfer_wr_data_nxt[19]~28_combout\);

-- Location: FF_X24_Y16_N9
\inst|nios2|A_dc_xfer_wr_data[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|A_dc_xfer_wr_data_nxt[19]~28_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|A_dc_xfer_wr_data\(19));

-- Location: LCCOMB_X24_Y14_N8
\inst|nios2|A_dc_rd_data[20]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|nios2|kernel_nios2_dc_data|the_altsyncram|auto_generated|q_b\(20),
	combout => \inst|nios2|A_dc_rd_data[20]~feeder_combout\);

-- Location: FF_X24_Y14_N9
\inst|nios2|A_dc_rd_data[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|A_dc_rd_data[20]~feeder_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|nios2|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|A_dc_rd_data\(20));

-- Location: LCCOMB_X24_Y14_N28
\inst|nios2|A_dc_xfer_wr_data_nxt[20]~27\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|A_dc_xfer_rd_data_offset_match~q\,
	datab => \inst|nios2|A_dc_rd_data\(20),
	datad => \inst|nios2|kernel_nios2_dc_data|the_altsyncram|auto_generated|q_b\(20),
	combout => \inst|nios2|A_dc_xfer_wr_data_nxt[20]~27_combout\);

-- Location: FF_X24_Y14_N29
\inst|nios2|A_dc_xfer_wr_data[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|A_dc_xfer_wr_data_nxt[20]~27_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|A_dc_xfer_wr_data\(20));

-- Location: LCCOMB_X22_Y15_N28
\inst|nios2|A_dc_rd_data[21]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|nios2|kernel_nios2_dc_data|the_altsyncram|auto_generated|q_b\(21),
	combout => \inst|nios2|A_dc_rd_data[21]~feeder_combout\);

-- Location: FF_X22_Y15_N29
\inst|nios2|A_dc_rd_data[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|A_dc_rd_data[21]~feeder_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|nios2|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|A_dc_rd_data\(21));

-- Location: LCCOMB_X22_Y15_N2
\inst|nios2|A_dc_xfer_wr_data_nxt[21]~26\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|kernel_nios2_dc_data|the_altsyncram|auto_generated|q_b\(21),
	datac => \inst|nios2|A_dc_xfer_rd_data_offset_match~q\,
	datad => \inst|nios2|A_dc_rd_data\(21),
	combout => \inst|nios2|A_dc_xfer_wr_data_nxt[21]~26_combout\);

-- Location: FF_X22_Y15_N3
\inst|nios2|A_dc_xfer_wr_data[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|A_dc_xfer_wr_data_nxt[21]~26_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|A_dc_xfer_wr_data\(21));

-- Location: LCCOMB_X21_Y12_N8
\inst|nios2|A_dc_rd_data[22]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst|nios2|kernel_nios2_dc_data|the_altsyncram|auto_generated|q_b\(22),
	combout => \inst|nios2|A_dc_rd_data[22]~feeder_combout\);

-- Location: FF_X21_Y12_N9
\inst|nios2|A_dc_rd_data[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|A_dc_rd_data[22]~feeder_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|nios2|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|A_dc_rd_data\(22));

-- Location: LCCOMB_X21_Y12_N14
\inst|nios2|A_dc_xfer_wr_data_nxt[22]~25\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|kernel_nios2_dc_data|the_altsyncram|auto_generated|q_b\(22),
	datab => \inst|nios2|A_dc_rd_data\(22),
	datac => \inst|nios2|A_dc_xfer_rd_data_offset_match~q\,
	combout => \inst|nios2|A_dc_xfer_wr_data_nxt[22]~25_combout\);

-- Location: FF_X21_Y12_N15
\inst|nios2|A_dc_xfer_wr_data[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|A_dc_xfer_wr_data_nxt[22]~25_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|A_dc_xfer_wr_data\(22));

-- Location: LCCOMB_X19_Y12_N16
\inst|nios2|A_dc_xfer_wr_data_nxt[23]~24\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|A_dc_rd_data\(23),
	datab => \inst|nios2|kernel_nios2_dc_data|the_altsyncram|auto_generated|q_b\(23),
	datac => \inst|nios2|A_dc_xfer_rd_data_offset_match~q\,
	combout => \inst|nios2|A_dc_xfer_wr_data_nxt[23]~24_combout\);

-- Location: FF_X19_Y12_N17
\inst|nios2|A_dc_xfer_wr_data[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|A_dc_xfer_wr_data_nxt[23]~24_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|A_dc_xfer_wr_data\(23));

-- Location: LCCOMB_X18_Y12_N6
\inst|nios2|A_dc_rd_data[24]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|nios2|kernel_nios2_dc_data|the_altsyncram|auto_generated|q_b\(24),
	combout => \inst|nios2|A_dc_rd_data[24]~feeder_combout\);

-- Location: FF_X18_Y12_N7
\inst|nios2|A_dc_rd_data[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|A_dc_rd_data[24]~feeder_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|nios2|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|A_dc_rd_data\(24));

-- Location: LCCOMB_X18_Y12_N14
\inst|nios2|A_dc_xfer_wr_data_nxt[24]~23\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|A_dc_xfer_rd_data_offset_match~q\,
	datac => \inst|nios2|kernel_nios2_dc_data|the_altsyncram|auto_generated|q_b\(24),
	datad => \inst|nios2|A_dc_rd_data\(24),
	combout => \inst|nios2|A_dc_xfer_wr_data_nxt[24]~23_combout\);

-- Location: FF_X18_Y12_N15
\inst|nios2|A_dc_xfer_wr_data[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|A_dc_xfer_wr_data_nxt[24]~23_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|A_dc_xfer_wr_data\(24));

-- Location: LCCOMB_X18_Y12_N20
\inst|nios2|A_dc_rd_data[25]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|nios2|kernel_nios2_dc_data|the_altsyncram|auto_generated|q_b\(25),
	combout => \inst|nios2|A_dc_rd_data[25]~feeder_combout\);

-- Location: FF_X18_Y12_N21
\inst|nios2|A_dc_rd_data[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|A_dc_rd_data[25]~feeder_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|nios2|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|A_dc_rd_data\(25));

-- Location: LCCOMB_X18_Y12_N28
\inst|nios2|A_dc_xfer_wr_data_nxt[25]~22\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|A_dc_xfer_rd_data_offset_match~q\,
	datab => \inst|nios2|kernel_nios2_dc_data|the_altsyncram|auto_generated|q_b\(25),
	datad => \inst|nios2|A_dc_rd_data\(25),
	combout => \inst|nios2|A_dc_xfer_wr_data_nxt[25]~22_combout\);

-- Location: FF_X18_Y12_N29
\inst|nios2|A_dc_xfer_wr_data[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|A_dc_xfer_wr_data_nxt[25]~22_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|A_dc_xfer_wr_data\(25));

-- Location: LCCOMB_X22_Y12_N2
\inst|nios2|A_dc_rd_data[26]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|nios2|kernel_nios2_dc_data|the_altsyncram|auto_generated|q_b\(26),
	combout => \inst|nios2|A_dc_rd_data[26]~feeder_combout\);

-- Location: FF_X22_Y12_N3
\inst|nios2|A_dc_rd_data[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|A_dc_rd_data[26]~feeder_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|nios2|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|A_dc_rd_data\(26));

-- Location: LCCOMB_X22_Y12_N6
\inst|nios2|A_dc_xfer_wr_data_nxt[26]~21\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|nios2|A_dc_rd_data\(26),
	datac => \inst|nios2|A_dc_xfer_rd_data_offset_match~q\,
	datad => \inst|nios2|kernel_nios2_dc_data|the_altsyncram|auto_generated|q_b\(26),
	combout => \inst|nios2|A_dc_xfer_wr_data_nxt[26]~21_combout\);

-- Location: FF_X22_Y12_N7
\inst|nios2|A_dc_xfer_wr_data[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|A_dc_xfer_wr_data_nxt[26]~21_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|A_dc_xfer_wr_data\(26));

-- Location: LCCOMB_X21_Y21_N20
\inst|nios2|A_dc_xfer_wr_data_nxt[27]~20\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|A_dc_rd_data\(27),
	datab => \inst|nios2|kernel_nios2_dc_data|the_altsyncram|auto_generated|q_b\(27),
	datac => \inst|nios2|A_dc_xfer_rd_data_offset_match~q\,
	combout => \inst|nios2|A_dc_xfer_wr_data_nxt[27]~20_combout\);

-- Location: FF_X21_Y21_N21
\inst|nios2|A_dc_xfer_wr_data[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|A_dc_xfer_wr_data_nxt[27]~20_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|A_dc_xfer_wr_data\(27));

-- Location: LCCOMB_X18_Y12_N2
\inst|nios2|A_dc_rd_data[28]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|nios2|kernel_nios2_dc_data|the_altsyncram|auto_generated|q_b\(28),
	combout => \inst|nios2|A_dc_rd_data[28]~feeder_combout\);

-- Location: FF_X18_Y12_N3
\inst|nios2|A_dc_rd_data[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|A_dc_rd_data[28]~feeder_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|nios2|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|A_dc_rd_data\(28));

-- Location: LCCOMB_X18_Y12_N26
\inst|nios2|A_dc_xfer_wr_data_nxt[28]~19\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|A_dc_xfer_rd_data_offset_match~q\,
	datab => \inst|nios2|A_dc_rd_data\(28),
	datad => \inst|nios2|kernel_nios2_dc_data|the_altsyncram|auto_generated|q_b\(28),
	combout => \inst|nios2|A_dc_xfer_wr_data_nxt[28]~19_combout\);

-- Location: FF_X18_Y12_N27
\inst|nios2|A_dc_xfer_wr_data[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|A_dc_xfer_wr_data_nxt[28]~19_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|A_dc_xfer_wr_data\(28));

-- Location: LCCOMB_X16_Y12_N12
\inst|nios2|A_dc_rd_data[29]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|nios2|kernel_nios2_dc_data|the_altsyncram|auto_generated|q_b\(29),
	combout => \inst|nios2|A_dc_rd_data[29]~feeder_combout\);

-- Location: FF_X16_Y12_N13
\inst|nios2|A_dc_rd_data[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|A_dc_rd_data[29]~feeder_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|nios2|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|A_dc_rd_data\(29));

-- Location: LCCOMB_X16_Y12_N4
\inst|nios2|A_dc_xfer_wr_data_nxt[29]~18\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|kernel_nios2_dc_data|the_altsyncram|auto_generated|q_b\(29),
	datac => \inst|nios2|A_dc_xfer_rd_data_offset_match~q\,
	datad => \inst|nios2|A_dc_rd_data\(29),
	combout => \inst|nios2|A_dc_xfer_wr_data_nxt[29]~18_combout\);

-- Location: FF_X16_Y12_N5
\inst|nios2|A_dc_xfer_wr_data[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|A_dc_xfer_wr_data_nxt[29]~18_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|A_dc_xfer_wr_data\(29));

-- Location: LCCOMB_X18_Y12_N8
\inst|nios2|A_dc_rd_data[30]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst|nios2|kernel_nios2_dc_data|the_altsyncram|auto_generated|q_b\(30),
	combout => \inst|nios2|A_dc_rd_data[30]~feeder_combout\);

-- Location: FF_X18_Y12_N9
\inst|nios2|A_dc_rd_data[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|A_dc_rd_data[30]~feeder_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|nios2|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|A_dc_rd_data\(30));

-- Location: LCCOMB_X18_Y12_N30
\inst|nios2|A_dc_xfer_wr_data_nxt[30]~17\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|A_dc_xfer_rd_data_offset_match~q\,
	datab => \inst|nios2|kernel_nios2_dc_data|the_altsyncram|auto_generated|q_b\(30),
	datac => \inst|nios2|A_dc_rd_data\(30),
	combout => \inst|nios2|A_dc_xfer_wr_data_nxt[30]~17_combout\);

-- Location: FF_X18_Y12_N31
\inst|nios2|A_dc_xfer_wr_data[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|A_dc_xfer_wr_data_nxt[30]~17_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|A_dc_xfer_wr_data\(30));

-- Location: LCCOMB_X19_Y12_N28
\inst|nios2|A_dc_rd_data[31]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst|nios2|kernel_nios2_dc_data|the_altsyncram|auto_generated|q_b\(31),
	combout => \inst|nios2|A_dc_rd_data[31]~feeder_combout\);

-- Location: FF_X19_Y12_N29
\inst|nios2|A_dc_rd_data[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|A_dc_rd_data[31]~feeder_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|nios2|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|A_dc_rd_data\(31));

-- Location: LCCOMB_X19_Y12_N20
\inst|nios2|A_dc_xfer_wr_data_nxt[31]~16\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|kernel_nios2_dc_data|the_altsyncram|auto_generated|q_b\(31),
	datac => \inst|nios2|A_dc_xfer_rd_data_offset_match~q\,
	datad => \inst|nios2|A_dc_rd_data\(31),
	combout => \inst|nios2|A_dc_xfer_wr_data_nxt[31]~16_combout\);

-- Location: FF_X19_Y12_N21
\inst|nios2|A_dc_xfer_wr_data[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|A_dc_xfer_wr_data_nxt[31]~16_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|A_dc_xfer_wr_data\(31));

-- Location: LCCOMB_X24_Y10_N24
\inst|nios2|A_dc_wr_data_cnt_nxt[0]~3\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010111010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|A_dc_wb_wr_starting~combout\,
	datab => \inst|nios2|d_write~q\,
	datac => \inst|nios2|A_dc_wr_data_cnt\(0),
	datad => \inst|cmd_xbar_demux_001|WideOr0~combout\,
	combout => \inst|nios2|A_dc_wr_data_cnt_nxt[0]~3_combout\);

-- Location: LCCOMB_X24_Y10_N4
\inst|nios2|A_dc_wr_data_cnt[0]~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|A_dc_wb_wr_starting~combout\,
	datab => \inst|cmd_xbar_demux_001|WideOr0~combout\,
	datac => \inst|nios2|d_write~q\,
	datad => \inst|nios2|A_dc_wb_wr_active~q\,
	combout => \inst|nios2|A_dc_wr_data_cnt[0]~0_combout\);

-- Location: FF_X24_Y10_N25
\inst|nios2|A_dc_wr_data_cnt[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|A_dc_wr_data_cnt_nxt[0]~3_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|nios2|A_dc_wr_data_cnt[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|A_dc_wr_data_cnt\(0));

-- Location: LCCOMB_X24_Y10_N14
\inst|nios2|A_dc_wr_data_cnt_nxt[1]~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cmd_xbar_demux_001|WideOr0~combout\,
	datab => \inst|nios2|d_write~q\,
	datac => \inst|nios2|A_dc_wr_data_cnt\(1),
	datad => \inst|nios2|A_dc_wr_data_cnt\(0),
	combout => \inst|nios2|A_dc_wr_data_cnt_nxt[1]~2_combout\);

-- Location: FF_X24_Y10_N15
\inst|nios2|A_dc_wr_data_cnt[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|A_dc_wr_data_cnt_nxt[1]~2_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|nios2|A_dc_wr_data_cnt[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|A_dc_wr_data_cnt\(1));

-- Location: LCCOMB_X24_Y10_N10
\inst|nios2|Add13~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|A_dc_wr_data_cnt\(2),
	datab => \inst|nios2|A_dc_wr_data_cnt\(1),
	datac => \inst|nios2|A_dc_wr_data_cnt\(3),
	datad => \inst|nios2|A_dc_wr_data_cnt\(0),
	combout => \inst|nios2|Add13~0_combout\);

-- Location: LCCOMB_X24_Y10_N30
\inst|nios2|A_dc_wr_data_cnt_nxt[3]~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010100010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|A_dc_wb_wr_starting~combout\,
	datab => \inst|cmd_xbar_demux_001|WideOr0~combout\,
	datac => \inst|nios2|d_write~q\,
	datad => \inst|nios2|Add13~0_combout\,
	combout => \inst|nios2|A_dc_wr_data_cnt_nxt[3]~0_combout\);

-- Location: FF_X24_Y10_N31
\inst|nios2|A_dc_wr_data_cnt[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|A_dc_wr_data_cnt_nxt[3]~0_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|nios2|A_dc_wr_data_cnt[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|A_dc_wr_data_cnt\(3));

-- Location: LCCOMB_X24_Y10_N28
\inst|nios2|A_dc_wb_wr_active_nxt~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011101011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|A_dc_wb_wr_starting~combout\,
	datab => \inst|nios2|av_wr_data_transfer~0_combout\,
	datac => \inst|nios2|A_dc_wb_wr_active~q\,
	datad => \inst|nios2|A_dc_wr_data_cnt\(3),
	combout => \inst|nios2|A_dc_wb_wr_active_nxt~0_combout\);

-- Location: FF_X24_Y10_N29
\inst|nios2|A_dc_wb_wr_active\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|A_dc_wb_wr_active_nxt~0_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|A_dc_wb_wr_active~q\);

-- Location: LCCOMB_X24_Y10_N0
\inst|nios2|A_dc_wb_update_av_writedata~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|nios2|A_dc_wb_wr_active~q\,
	datac => \inst|nios2|A_dc_wr_data_cnt\(3),
	combout => \inst|nios2|A_dc_wb_update_av_writedata~0_combout\);

-- Location: LCCOMB_X24_Y10_N26
\inst|nios2|A_dc_wb_update_av_writedata\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|A_dc_wb_wr_starting~combout\,
	datab => \inst|cmd_xbar_demux_001|WideOr0~combout\,
	datac => \inst|limiter_001|suppress~2_combout\,
	datad => \inst|nios2|A_dc_wb_update_av_writedata~0_combout\,
	combout => \inst|nios2|A_dc_wb_update_av_writedata~combout\);

-- Location: LCCOMB_X24_Y10_N22
\inst|nios2|d_writedata[25]~34\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|A_dc_wr_data_cnt\(3),
	datab => \inst|nios2|A_dc_wb_update_av_writedata~1_combout\,
	datac => \inst|nios2|A_dc_wb_wr_starting~combout\,
	datad => \inst|nios2|A_dc_wb_wr_active~q\,
	combout => \inst|nios2|d_writedata[25]~34_combout\);

-- Location: FF_X19_Y11_N13
\inst|nios2|d_writedata[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|d_writedata[25]~22_combout\,
	asdata => \inst|nios2|kernel_nios2_dc_victim|the_altsyncram|auto_generated|q_b\(25),
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst|nios2|A_dc_wb_update_av_writedata~combout\,
	ena => \inst|nios2|d_writedata[25]~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|d_writedata\(25));

-- Location: LCCOMB_X24_Y8_N4
\inst|cmd_xbar_mux|src_payload~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cmd_xbar_mux|src_payload~16_combout\ = (\inst|cmd_xbar_mux|saved_grant\(1) & \inst|nios2|d_writedata\(25))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst|cmd_xbar_mux|saved_grant\(1),
	datad => \inst|nios2|d_writedata\(25),
	combout => \inst|cmd_xbar_mux|src_payload~16_combout\);

-- Location: LCCOMB_X19_Y11_N18
\inst|nios2|d_writedata[26]~21\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|A_mem_bypass_pending~combout\,
	datab => \inst|nios2|M_st_data\(26),
	datad => \inst|nios2|A_st_data\(26),
	combout => \inst|nios2|d_writedata[26]~21_combout\);

-- Location: FF_X19_Y11_N19
\inst|nios2|d_writedata[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|d_writedata[26]~21_combout\,
	asdata => \inst|nios2|kernel_nios2_dc_victim|the_altsyncram|auto_generated|q_b\(26),
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst|nios2|A_dc_wb_update_av_writedata~combout\,
	ena => \inst|nios2|d_writedata[25]~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|d_writedata\(26));

-- Location: LCCOMB_X23_Y8_N24
\inst|cmd_xbar_mux|src_payload~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cmd_xbar_mux|src_payload~10_combout\ = (\inst|cmd_xbar_mux|saved_grant\(1) & \inst|nios2|d_writedata\(26))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst|cmd_xbar_mux|saved_grant\(1),
	datad => \inst|nios2|d_writedata\(26),
	combout => \inst|cmd_xbar_mux|src_payload~10_combout\);

-- Location: LCCOMB_X19_Y11_N8
\inst|nios2|d_writedata[27]~20\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|A_mem_bypass_pending~combout\,
	datab => \inst|nios2|A_st_data\(27),
	datad => \inst|nios2|M_st_data\(27),
	combout => \inst|nios2|d_writedata[27]~20_combout\);

-- Location: FF_X19_Y11_N9
\inst|nios2|d_writedata[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|d_writedata[27]~20_combout\,
	asdata => \inst|nios2|kernel_nios2_dc_victim|the_altsyncram|auto_generated|q_b\(27),
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst|nios2|A_dc_wb_update_av_writedata~combout\,
	ena => \inst|nios2|d_writedata[25]~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|d_writedata\(27));

-- Location: LCCOMB_X25_Y8_N6
\inst|cmd_xbar_mux|src_payload~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cmd_xbar_mux|src_payload~8_combout\ = (\inst|cmd_xbar_mux|saved_grant\(1) & \inst|nios2|d_writedata\(27))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cmd_xbar_mux|saved_grant\(1),
	datac => \inst|nios2|d_writedata\(27),
	combout => \inst|cmd_xbar_mux|src_payload~8_combout\);

-- Location: LCCOMB_X19_Y11_N6
\inst|nios2|d_writedata[28]~19\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|A_mem_bypass_pending~combout\,
	datab => \inst|nios2|M_st_data\(28),
	datad => \inst|nios2|A_st_data\(28),
	combout => \inst|nios2|d_writedata[28]~19_combout\);

-- Location: FF_X19_Y11_N7
\inst|nios2|d_writedata[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|d_writedata[28]~19_combout\,
	asdata => \inst|nios2|kernel_nios2_dc_victim|the_altsyncram|auto_generated|q_b\(28),
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst|nios2|A_dc_wb_update_av_writedata~combout\,
	ena => \inst|nios2|d_writedata[25]~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|d_writedata\(28));

-- Location: LCCOMB_X26_Y8_N6
\inst|cmd_xbar_mux|src_payload~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cmd_xbar_mux|src_payload~28_combout\ = (\inst|nios2|d_writedata\(28) & \inst|cmd_xbar_mux|saved_grant\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst|nios2|d_writedata\(28),
	datad => \inst|cmd_xbar_mux|saved_grant\(1),
	combout => \inst|cmd_xbar_mux|src_payload~28_combout\);

-- Location: LCCOMB_X19_Y11_N28
\inst|nios2|d_writedata[29]~18\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|A_mem_bypass_pending~combout\,
	datab => \inst|nios2|M_st_data\(29),
	datad => \inst|nios2|A_st_data\(29),
	combout => \inst|nios2|d_writedata[29]~18_combout\);

-- Location: FF_X19_Y11_N29
\inst|nios2|d_writedata[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|d_writedata[29]~18_combout\,
	asdata => \inst|nios2|kernel_nios2_dc_victim|the_altsyncram|auto_generated|q_b\(29),
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst|nios2|A_dc_wb_update_av_writedata~combout\,
	ena => \inst|nios2|d_writedata[25]~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|d_writedata\(29));

-- Location: LCCOMB_X22_Y8_N26
\inst|cmd_xbar_mux|src_payload~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cmd_xbar_mux|src_payload~24_combout\ = (\inst|cmd_xbar_mux|saved_grant\(1) & \inst|nios2|d_writedata\(29))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|cmd_xbar_mux|saved_grant\(1),
	datad => \inst|nios2|d_writedata\(29),
	combout => \inst|cmd_xbar_mux|src_payload~24_combout\);

-- Location: LCCOMB_X19_Y11_N26
\inst|nios2|d_writedata[30]~17\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|A_mem_bypass_pending~combout\,
	datab => \inst|nios2|M_st_data\(30),
	datad => \inst|nios2|A_st_data\(30),
	combout => \inst|nios2|d_writedata[30]~17_combout\);

-- Location: FF_X19_Y11_N27
\inst|nios2|d_writedata[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|d_writedata[30]~17_combout\,
	asdata => \inst|nios2|kernel_nios2_dc_victim|the_altsyncram|auto_generated|q_b\(30),
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst|nios2|A_dc_wb_update_av_writedata~combout\,
	ena => \inst|nios2|d_writedata[25]~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|d_writedata\(30));

-- Location: LCCOMB_X22_Y8_N14
\inst|cmd_xbar_mux|src_payload~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cmd_xbar_mux|src_payload~21_combout\ = (\inst|nios2|d_writedata\(30) & \inst|cmd_xbar_mux|saved_grant\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst|nios2|d_writedata\(30),
	datad => \inst|cmd_xbar_mux|saved_grant\(1),
	combout => \inst|cmd_xbar_mux|src_payload~21_combout\);

-- Location: FF_X19_Y16_N9
\inst|nios2|E_src2_reg[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|E_src2[31]~16_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|nios2|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|E_src2_reg\(31));

-- Location: FF_X17_Y11_N19
\inst|nios2|M_st_data[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|M_st_data[31]~7_combout\,
	asdata => \inst|nios2|E_src2_reg\(31),
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst|nios2|E_iw\(4),
	ena => \inst|nios2|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|M_st_data\(31));

-- Location: FF_X21_Y11_N27
\inst|nios2|A_st_data[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \inst|nios2|M_st_data\(31),
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \inst|nios2|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|A_st_data\(31));

-- Location: LCCOMB_X21_Y7_N16
\inst|nios2|d_writedata[31]~16\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|A_mem_bypass_pending~combout\,
	datab => \inst|nios2|M_st_data\(31),
	datad => \inst|nios2|A_st_data\(31),
	combout => \inst|nios2|d_writedata[31]~16_combout\);

-- Location: FF_X21_Y7_N17
\inst|nios2|d_writedata[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|d_writedata[31]~16_combout\,
	asdata => \inst|nios2|kernel_nios2_dc_victim|the_altsyncram|auto_generated|q_b\(31),
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst|nios2|A_dc_wb_update_av_writedata~combout\,
	ena => \inst|nios2|d_writedata[25]~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|d_writedata\(31));

-- Location: LCCOMB_X25_Y8_N2
\inst|cmd_xbar_mux|src_payload~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cmd_xbar_mux|src_payload~14_combout\ = (\inst|cmd_xbar_mux|saved_grant\(1) & \inst|nios2|d_writedata\(31))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst|cmd_xbar_mux|saved_grant\(1),
	datad => \inst|nios2|d_writedata\(31),
	combout => \inst|cmd_xbar_mux|src_payload~14_combout\);

-- Location: LCCOMB_X14_Y8_N16
\inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_ocimem|MonDReg[9]~11\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_ocimem|kernel_nios2_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_b\(9),
	datab => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_ocimem|MonAReg\(10),
	datad => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_ocimem|cfgdout~0_combout\,
	combout => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_ocimem|MonDReg[9]~11_combout\);

-- Location: LCCOMB_X11_Y9_N14
\inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_sysclk|jdo[18]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_tck|sr\(18),
	combout => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_sysclk|jdo[18]~feeder_combout\);

-- Location: FF_X11_Y9_N15
\inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_sysclk|jdo[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_sysclk|jdo[18]~feeder_combout\,
	ena => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_sysclk|jdo\(18));

-- Location: LCCOMB_X12_Y9_N28
\inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_oci_break|break_readreg~15\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_sysclk|jdo\(36),
	datab => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_sysclk|jdo\(37),
	datac => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_sysclk|jdo\(18),
	datad => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	combout => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_oci_break|break_readreg~15_combout\);

-- Location: FF_X12_Y9_N29
\inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_oci_break|break_readreg[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_oci_break|break_readreg~15_combout\,
	ena => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_oci_break|break_readreg\(18));

-- Location: LCCOMB_X12_Y9_N6
\inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_tck|sr~51\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_ocimem|MonDReg\(18),
	datab => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_oci_break|break_readreg\(18),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\,
	combout => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_tck|sr~51_combout\);

-- Location: LCCOMB_X11_Y9_N26
\inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_tck|sr~52\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011101100001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_tck|sr\(20),
	datab => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_tck|sr~19_combout\,
	datac => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|kernel_nios2_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	datad => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_tck|sr~51_combout\,
	combout => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_tck|sr~52_combout\);

-- Location: LCCOMB_X13_Y7_N4
\inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_tck|sr[32]~21\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011011101110111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|kernel_nios2_jtag_debug_module_phy|virtual_state_cdr~combout\,
	datab => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|kernel_nios2_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~q\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\,
	combout => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_tck|sr[32]~21_combout\);

-- Location: FF_X11_Y9_N27
\inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_tck|sr[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_tck|sr~52_combout\,
	ena => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_tck|sr[32]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_tck|sr\(19));

-- Location: LCCOMB_X11_Y9_N20
\inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_tck|sr~54\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010111100100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_tck|sr~53_combout\,
	datab => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_tck|sr~19_combout\,
	datac => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|kernel_nios2_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	datad => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_tck|sr\(19),
	combout => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_tck|sr~54_combout\);

-- Location: FF_X11_Y9_N21
\inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_tck|sr[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_tck|sr~54_combout\,
	ena => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_tck|sr[32]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_tck|sr\(18));

-- Location: LCCOMB_X11_Y9_N12
\inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_tck|sr~46\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110010101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_tck|sr~45_combout\,
	datab => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_tck|sr\(18),
	datac => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|kernel_nios2_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	datad => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_tck|sr~19_combout\,
	combout => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_tck|sr~46_combout\);

-- Location: FF_X11_Y9_N13
\inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_tck|sr[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_tck|sr~46_combout\,
	ena => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_tck|sr[32]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_tck|sr\(17));

-- Location: LCCOMB_X11_Y9_N4
\inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_tck|sr~68\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010111100100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_tck|sr~67_combout\,
	datab => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_tck|sr~19_combout\,
	datac => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|kernel_nios2_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	datad => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_tck|sr\(17),
	combout => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_tck|sr~68_combout\);

-- Location: FF_X11_Y9_N5
\inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_tck|sr[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_tck|sr~68_combout\,
	ena => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_tck|sr[32]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_tck|sr\(16));

-- Location: LCCOMB_X12_Y7_N2
\inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_tck|sr[32]~83\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~q\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\,
	combout => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_tck|sr[32]~83_combout\);

-- Location: FF_X12_Y7_N3
\inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_tck|DRsize.010\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_tck|sr[32]~83_combout\,
	ena => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|kernel_nios2_jtag_debug_module_phy|virtual_state_uir~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_tck|DRsize.010~q\);

-- Location: LCCOMB_X13_Y7_N12
\inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_tck|sr[15]~9\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \altera_internal_jtag~TDIUTAP\,
	datab => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_tck|sr\(16),
	datad => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_tck|DRsize.010~q\,
	combout => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_tck|sr[15]~9_combout\);

-- Location: LCCOMB_X13_Y8_N26
\inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_sysclk|jdo[14]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_tck|sr\(14),
	combout => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_sysclk|jdo[14]~feeder_combout\);

-- Location: FF_X13_Y8_N27
\inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_sysclk|jdo[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_sysclk|jdo[14]~feeder_combout\,
	ena => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_sysclk|jdo\(14));

-- Location: LCCOMB_X14_Y8_N6
\inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_oci_break|break_readreg~31\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_sysclk|jdo\(36),
	datab => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	datac => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_sysclk|jdo\(14),
	datad => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_sysclk|jdo\(37),
	combout => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_oci_break|break_readreg~31_combout\);

-- Location: FF_X14_Y8_N7
\inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_oci_break|break_readreg[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_oci_break|break_readreg~31_combout\,
	ena => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_oci_break|break_readreg\(14));

-- Location: LCCOMB_X12_Y10_N20
\inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_sysclk|jdo[17]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_tck|sr\(17),
	combout => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_sysclk|jdo[17]~feeder_combout\);

-- Location: FF_X12_Y10_N21
\inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_sysclk|jdo[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_sysclk|jdo[17]~feeder_combout\,
	ena => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_sysclk|jdo\(17));

-- Location: LCCOMB_X14_Y8_N28
\inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_ocimem|MonDReg~32\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_ocimem|kernel_nios2_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_b\(14),
	datab => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_ocimem|MonAReg\(10),
	datac => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_sysclk|jdo\(17),
	datad => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	combout => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_ocimem|MonDReg~32_combout\);

-- Location: FF_X14_Y8_N29
\inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_ocimem|MonDReg[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_ocimem|MonDReg~32_combout\,
	ena => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_ocimem|MonDReg[0]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_ocimem|MonDReg\(14));

-- Location: LCCOMB_X13_Y7_N24
\inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_tck|sr~81\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_oci_break|break_readreg\(14),
	datac => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_ocimem|MonDReg\(14),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\,
	combout => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_tck|sr~81_combout\);

-- Location: LCCOMB_X13_Y7_N26
\inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_tck|sr~82\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_tck|sr\(15),
	datab => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_tck|sr~81_combout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~q\,
	datad => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|kernel_nios2_jtag_debug_module_phy|virtual_state_cdr~combout\,
	combout => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_tck|sr~82_combout\);

-- Location: FF_X13_Y7_N13
\inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_tck|sr[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_tck|sr[15]~9_combout\,
	asdata => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_tck|sr~82_combout\,
	sload => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|kernel_nios2_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_tck|sr\(15));

-- Location: LCCOMB_X13_Y8_N0
\inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_tck|sr~72\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011101100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_tck|sr~71_combout\,
	datab => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|kernel_nios2_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~q\,
	datad => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_tck|sr\(15),
	combout => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_tck|sr~72_combout\);

-- Location: FF_X13_Y8_N1
\inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_tck|sr[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_tck|sr~72_combout\,
	ena => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_tck|sr[6]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_tck|sr\(14));

-- Location: LCCOMB_X13_Y8_N2
\inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_tck|sr~74\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_tck|sr~73_combout\,
	datab => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_tck|sr\(14),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~q\,
	datad => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|kernel_nios2_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	combout => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_tck|sr~74_combout\);

-- Location: FF_X13_Y8_N3
\inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_tck|sr[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_tck|sr~74_combout\,
	ena => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_tck|sr[6]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_tck|sr\(13));

-- Location: LCCOMB_X13_Y8_N6
\inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_tck|sr~78\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_tck|sr~77_combout\,
	datab => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_tck|sr\(13),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~q\,
	datad => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|kernel_nios2_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	combout => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_tck|sr~78_combout\);

-- Location: FF_X13_Y8_N7
\inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_tck|sr[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_tck|sr~78_combout\,
	ena => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_tck|sr[6]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_tck|sr\(12));

-- Location: FF_X9_Y8_N3
\inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_sysclk|jdo[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_tck|sr\(12),
	sload => VCC,
	ena => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_sysclk|jdo\(12));

-- Location: FF_X14_Y8_N17
\inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_ocimem|MonDReg[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_ocimem|MonDReg[9]~11_combout\,
	asdata => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_sysclk|jdo\(12),
	sload => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	ena => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_ocimem|MonDReg[0]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_ocimem|MonDReg\(9));

-- Location: LCCOMB_X14_Y8_N14
\inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_ocimem|MonDReg[11]~9\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_ocimem|kernel_nios2_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_b\(11),
	datab => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_ocimem|MonAReg\(10),
	datad => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_ocimem|cfgdout~0_combout\,
	combout => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_ocimem|MonDReg[11]~9_combout\);

-- Location: FF_X14_Y8_N15
\inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_ocimem|MonDReg[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_ocimem|MonDReg[11]~9_combout\,
	asdata => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_sysclk|jdo\(14),
	sload => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	ena => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_ocimem|MonDReg[0]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_ocimem|MonDReg\(11));

-- Location: LCCOMB_X14_Y8_N12
\inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_ocimem|MonDReg[12]~12\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_ocimem|kernel_nios2_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_b\(12),
	datab => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_ocimem|MonAReg\(10),
	datad => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_ocimem|Equal0~0_combout\,
	combout => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_ocimem|MonDReg[12]~12_combout\);

-- Location: LCCOMB_X13_Y7_N22
\inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_sysclk|jdo[15]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_tck|sr\(15),
	combout => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_sysclk|jdo[15]~feeder_combout\);

-- Location: FF_X13_Y7_N23
\inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_sysclk|jdo[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_sysclk|jdo[15]~feeder_combout\,
	ena => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_sysclk|jdo\(15));

-- Location: FF_X14_Y8_N13
\inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_ocimem|MonDReg[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_ocimem|MonDReg[12]~12_combout\,
	asdata => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_sysclk|jdo\(15),
	sload => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	ena => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_ocimem|MonDReg[0]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_ocimem|MonDReg\(12));

-- Location: LCCOMB_X22_Y9_N28
\inst|nios2|d_byteenable_nxt[3]~4\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101101110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|A_mem_bypass_pending~combout\,
	datab => \inst|nios2|d_byteenable_nxt[0]~0_combout\,
	datac => \inst|nios2|M_mem_byte_en\(3),
	datad => \inst|nios2|A_mem_byte_en\(3),
	combout => \inst|nios2|d_byteenable_nxt[3]~4_combout\);

-- Location: FF_X22_Y9_N29
\inst|nios2|d_byteenable[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|d_byteenable_nxt[3]~4_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|d_byteenable\(3));

-- Location: LCCOMB_X23_Y8_N14
\inst|cmd_xbar_mux|src_data[35]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cmd_xbar_mux|src_data\(35) = (\inst|cmd_xbar_mux|saved_grant\(0)) # ((\inst|cmd_xbar_mux|saved_grant\(1) & \inst|nios2|d_byteenable\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cmd_xbar_mux|saved_grant\(1),
	datac => \inst|nios2|d_byteenable\(3),
	datad => \inst|cmd_xbar_mux|saved_grant\(0),
	combout => \inst|cmd_xbar_mux|src_data\(35));

-- Location: LCCOMB_X11_Y8_N2
\inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_ocimem|Equal0~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_ocimem|MonAReg\(2),
	datab => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_ocimem|MonAReg\(3),
	datad => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_ocimem|MonAReg\(4),
	combout => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_ocimem|Equal0~1_combout\);

-- Location: LCCOMB_X12_Y8_N26
\inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_ocimem|MonDReg[29]~8\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_ocimem|MonAReg\(10),
	datab => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_ocimem|kernel_nios2_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_b\(29),
	datad => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_ocimem|Equal0~1_combout\,
	combout => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_ocimem|MonDReg[29]~8_combout\);

-- Location: FF_X12_Y8_N27
\inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_ocimem|MonDReg[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_ocimem|MonDReg[29]~8_combout\,
	asdata => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_sysclk|jdo\(32),
	sload => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	ena => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_ocimem|MonDReg[0]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_ocimem|MonDReg\(29));

-- Location: LCCOMB_X12_Y8_N4
\inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_ocimem|MonDReg~25\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_ocimem|MonAReg\(10),
	datab => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_ocimem|kernel_nios2_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_b\(28),
	datac => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_sysclk|jdo\(31),
	datad => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	combout => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_ocimem|MonDReg~25_combout\);

-- Location: FF_X12_Y8_N5
\inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_ocimem|MonDReg[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_ocimem|MonDReg~25_combout\,
	ena => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_ocimem|MonDReg[0]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_ocimem|MonDReg\(28));

-- Location: LCCOMB_X12_Y8_N24
\inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_ocimem|MonDReg~20\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_ocimem|MonAReg\(10),
	datab => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	datac => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_ocimem|kernel_nios2_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_b\(27),
	datad => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_sysclk|jdo\(30),
	combout => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_ocimem|MonDReg~20_combout\);

-- Location: FF_X12_Y8_N25
\inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_ocimem|MonDReg[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_ocimem|MonDReg~20_combout\,
	ena => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_ocimem|MonDReg[0]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_ocimem|MonDReg\(27));

-- Location: LCCOMB_X12_Y8_N22
\inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_ocimem|MonDReg~19\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_ocimem|MonAReg\(10),
	datab => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	datac => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_ocimem|kernel_nios2_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_b\(26),
	datad => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_sysclk|jdo\(29),
	combout => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_ocimem|MonDReg~19_combout\);

-- Location: FF_X12_Y8_N23
\inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_ocimem|MonDReg[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_ocimem|MonDReg~19_combout\,
	ena => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_ocimem|MonDReg[0]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_ocimem|MonDReg\(26));

-- Location: LCCOMB_X11_Y8_N18
\inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_ocimem|MonDReg[25]~5\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_ocimem|cfgdout[25]~1_combout\,
	datab => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_ocimem|kernel_nios2_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_b\(25),
	datad => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_ocimem|MonAReg\(10),
	combout => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_ocimem|MonDReg[25]~5_combout\);

-- Location: LCCOMB_X11_Y7_N2
\inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_sysclk|jdo[28]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_tck|sr\(28),
	combout => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_sysclk|jdo[28]~feeder_combout\);

-- Location: FF_X11_Y7_N3
\inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_sysclk|jdo[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_sysclk|jdo[28]~feeder_combout\,
	ena => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_sysclk|jdo\(28));

-- Location: LCCOMB_X11_Y8_N12
\inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_ocimem|MonDReg[25]~18\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_sysclk|take_action_ocimem_a~0_combout\,
	datac => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_ocimem|MonRd1~q\,
	datad => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	combout => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_ocimem|MonDReg[25]~18_combout\);

-- Location: FF_X11_Y8_N19
\inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_ocimem|MonDReg[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_ocimem|MonDReg[25]~5_combout\,
	asdata => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_sysclk|jdo\(28),
	sload => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	ena => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_ocimem|MonDReg[25]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_ocimem|MonDReg\(25));

-- Location: LCCOMB_X11_Y7_N16
\inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_sysclk|jdo[27]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_tck|sr\(27),
	combout => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_sysclk|jdo[27]~feeder_combout\);

-- Location: FF_X11_Y7_N17
\inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_sysclk|jdo[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_sysclk|jdo[27]~feeder_combout\,
	ena => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_sysclk|jdo\(27));

-- Location: LCCOMB_X12_Y9_N16
\inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_ocimem|MonDReg~22\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_ocimem|MonAReg\(10),
	datab => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	datac => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_ocimem|kernel_nios2_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_b\(24),
	datad => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_sysclk|jdo\(27),
	combout => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_ocimem|MonDReg~22_combout\);

-- Location: FF_X12_Y9_N17
\inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_ocimem|MonDReg[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_ocimem|MonDReg~22_combout\,
	ena => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_ocimem|MonDReg[0]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_ocimem|MonDReg\(24));

-- Location: LCCOMB_X12_Y9_N26
\inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_ocimem|MonDReg~29\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_sysclk|jdo\(18),
	datab => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_ocimem|kernel_nios2_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_b\(15),
	datac => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_ocimem|MonAReg\(10),
	datad => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	combout => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_ocimem|MonDReg~29_combout\);

-- Location: FF_X12_Y9_N27
\inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_ocimem|MonDReg[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_ocimem|MonDReg~29_combout\,
	ena => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_ocimem|MonDReg[0]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_ocimem|MonDReg\(15));

-- Location: LCCOMB_X13_Y7_N28
\inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_sysclk|jdo[16]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_tck|sr\(16),
	combout => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_sysclk|jdo[16]~feeder_combout\);

-- Location: FF_X13_Y7_N29
\inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_sysclk|jdo[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_sysclk|jdo[16]~feeder_combout\,
	ena => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_sysclk|jdo\(16));

-- Location: LCCOMB_X14_Y9_N8
\inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_ocimem|MonDReg~33\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_ocimem|MonAReg\(10),
	datab => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_ocimem|kernel_nios2_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_b\(13),
	datac => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	datad => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_sysclk|jdo\(16),
	combout => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_ocimem|MonDReg~33_combout\);

-- Location: FF_X14_Y9_N9
\inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_ocimem|MonDReg[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_ocimem|MonDReg~33_combout\,
	ena => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_ocimem|MonDReg[0]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_ocimem|MonDReg\(13));

-- Location: LCCOMB_X26_Y12_N20
\inst|nios2|the_kernel_nios2_nios2_oci|readdata[26]~4\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cmd_xbar_mux|src_data\(46),
	datac => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_avalon_reg|oci_reg_readdata~0_combout\,
	datad => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_ocimem|kernel_nios2_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a\(26),
	combout => \inst|nios2|the_kernel_nios2_nios2_oci|readdata[26]~4_combout\);

-- Location: FF_X26_Y12_N21
\inst|nios2_jtag_debug_module_translator|av_readdata_pre[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|the_kernel_nios2_nios2_oci|readdata[26]~4_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_jtag_debug_module_translator|av_readdata_pre\(26));

-- Location: LCCOMB_X26_Y12_N8
\inst|rsp_xbar_mux_001|src_payload~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|rsp_xbar_mux_001|src_payload~10_combout\ = (\inst|rsp_xbar_demux|src1_valid~combout\ & ((\inst|nios2_jtag_debug_module_translator|av_readdata_pre\(26)) # ((\inst|sdram|za_data\(10) & \inst|rsp_xbar_mux_001|src_payload~3_combout\)))) # 
-- (!\inst|rsp_xbar_demux|src1_valid~combout\ & (((\inst|sdram|za_data\(10) & \inst|rsp_xbar_mux_001|src_payload~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|rsp_xbar_demux|src1_valid~combout\,
	datab => \inst|nios2_jtag_debug_module_translator|av_readdata_pre\(26),
	datac => \inst|sdram|za_data\(10),
	datad => \inst|rsp_xbar_mux_001|src_payload~3_combout\,
	combout => \inst|rsp_xbar_mux_001|src_payload~10_combout\);

-- Location: FF_X26_Y12_N9
\inst|nios2|d_readdata_d1[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|rsp_xbar_mux_001|src_payload~10_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|d_readdata_d1\(26));

-- Location: LCCOMB_X25_Y12_N0
\inst|nios2|A_slow_inst_result[10]~10\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|A_ld_align_sh16~q\,
	datab => \inst|nios2|d_readdata_d1\(26),
	datad => \inst|nios2|d_readdata_d1\(10),
	combout => \inst|nios2|A_slow_inst_result[10]~10_combout\);

-- Location: FF_X25_Y12_N1
\inst|nios2|A_slow_inst_result[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|A_slow_inst_result[10]~10_combout\,
	asdata => \inst|nios2|A_slow_ld_data_fill_bit~combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst|nios2|A_ld_align_byte1_fill~q\,
	ena => \inst|nios2|A_slow_inst_result_en~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|A_slow_inst_result\(10));

-- Location: FF_X19_Y17_N5
\inst|nios2|M_alu_result[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|E_alu_result\(26),
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|nios2|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|M_alu_result\(26));

-- Location: LCCOMB_X21_Y12_N16
\inst|nios2|M_inst_result[26]~4\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|nios2|M_ctrl_mem~q\,
	datac => \inst|nios2|kernel_nios2_dc_data|the_altsyncram|auto_generated|q_b\(26),
	datad => \inst|nios2|M_alu_result\(26),
	combout => \inst|nios2|M_inst_result[26]~4_combout\);

-- Location: FF_X21_Y12_N17
\inst|nios2|A_inst_result[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|M_inst_result[26]~4_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sclr => \inst|nios2|M_ctrl_rdctl_inst~q\,
	ena => \inst|nios2|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|A_inst_result\(26));

-- Location: LCCOMB_X21_Y12_N18
\inst|nios2|M_inst_result[10]~5\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|nios2|M_ctrl_mem~q\,
	datac => \inst|nios2|kernel_nios2_dc_data|the_altsyncram|auto_generated|q_b\(10),
	datad => \inst|nios2|M_alu_result\(10),
	combout => \inst|nios2|M_inst_result[10]~5_combout\);

-- Location: FF_X21_Y12_N19
\inst|nios2|A_inst_result[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|M_inst_result[10]~5_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sclr => \inst|nios2|M_ctrl_rdctl_inst~q\,
	ena => \inst|nios2|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|A_inst_result\(10));

-- Location: LCCOMB_X21_Y12_N10
\inst|nios2|A_data_ram_ld16_data[10]~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|A_ld_align_sh16~q\,
	datab => \inst|nios2|A_inst_result\(26),
	datad => \inst|nios2|A_inst_result\(10),
	combout => \inst|nios2|A_data_ram_ld16_data[10]~1_combout\);

-- Location: LCCOMB_X25_Y15_N8
\inst|nios2|A_wr_data_unfiltered[10]~23\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|A_wr_data_unfiltered[23]~22_combout\,
	datab => \inst|nios2|A_wr_data_unfiltered[8]~21_combout\,
	datac => \inst|nios2|A_slow_inst_result\(10),
	datad => \inst|nios2|A_data_ram_ld16_data[10]~1_combout\,
	combout => \inst|nios2|A_wr_data_unfiltered[10]~23_combout\);

-- Location: LCCOMB_X24_Y18_N28
\inst|nios2|E_rot_mask[2]~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|E_src2\(0),
	datab => \inst|nios2|E_ctrl_shift_rot_right~q\,
	datac => \inst|nios2|E_src2\(2),
	datad => \inst|nios2|E_src2\(1),
	combout => \inst|nios2|E_rot_mask[2]~1_combout\);

-- Location: FF_X24_Y18_N29
\inst|nios2|M_rot_mask[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|E_rot_mask[2]~1_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|nios2|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|M_rot_mask\(2));

-- Location: FF_X26_Y18_N3
\inst|nios2|A_rot_mask[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \inst|nios2|M_rot_mask\(2),
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \inst|nios2|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|A_rot_mask\(2));

-- Location: LCCOMB_X26_Y18_N2
\inst|nios2|A_shift_rot_result~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010101010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|A_rot_pass1~q\,
	datac => \inst|nios2|A_rot_mask\(2),
	datad => \inst|nios2|A_rot_sel_fill1~q\,
	combout => \inst|nios2|A_shift_rot_result~2_combout\);

-- Location: LCCOMB_X25_Y19_N16
\inst|nios2|A_shift_rot_result~3\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|A_rot\(10),
	datac => \inst|nios2|A_rot_fill_bit~q\,
	datad => \inst|nios2|A_shift_rot_result~2_combout\,
	combout => \inst|nios2|A_shift_rot_result~3_combout\);

-- Location: FF_X25_Y19_N17
\inst|nios2|A_shift_rot_result[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|A_shift_rot_result~3_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|A_shift_rot_result\(10));

-- Location: LCCOMB_X25_Y15_N26
\inst|nios2|A_wr_data_unfiltered[10]~24\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|A_data_ram_ld_align_fill_bit~combout\,
	datab => \inst|nios2|A_wr_data_unfiltered[8]~21_combout\,
	datac => \inst|nios2|A_wr_data_unfiltered[10]~23_combout\,
	datad => \inst|nios2|A_shift_rot_result\(10),
	combout => \inst|nios2|A_wr_data_unfiltered[10]~24_combout\);

-- Location: LCCOMB_X16_Y14_N6
\inst|nios2|A_wr_data_unfiltered[10]~25\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|A_ctrl_mul_lsw~q\,
	datab => \inst|nios2|A_wr_data_unfiltered[10]~24_combout\,
	datad => \inst|nios2|A_mul_result\(10),
	combout => \inst|nios2|A_wr_data_unfiltered[10]~25_combout\);

-- Location: FF_X23_Y13_N9
\inst|nios2|W_wr_data[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|A_wr_data_unfiltered[18]~95_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|W_wr_data\(18));

-- Location: LCCOMB_X17_Y17_N6
\inst|nios2|D_src1_reg[18]~72\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|E_src1[10]~0_combout\,
	datab => \inst|nios2|M_alu_result\(18),
	datac => \inst|nios2|E_src1[10]~1_combout\,
	datad => \inst|nios2|A_wr_data_unfiltered[18]~95_combout\,
	combout => \inst|nios2|D_src1_reg[18]~72_combout\);

-- Location: LCCOMB_X17_Y17_N24
\inst|nios2|D_src1_reg[18]~73\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|E_src1[10]~0_combout\,
	datab => \inst|nios2|kernel_nios2_register_bank_a|the_altsyncram|auto_generated|q_b\(18),
	datac => \inst|nios2|W_wr_data\(18),
	datad => \inst|nios2|D_src1_reg[18]~72_combout\,
	combout => \inst|nios2|D_src1_reg[18]~73_combout\);

-- Location: LCCOMB_X17_Y17_N14
\inst|nios2|D_src1_reg[18]~74\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|E_alu_result\(18),
	datab => \inst|nios2|D_ctrl_a_not_src~q\,
	datac => \inst|nios2|E_regnum_a_cmp_D~q\,
	datad => \inst|nios2|D_src1_reg[18]~73_combout\,
	combout => \inst|nios2|D_src1_reg[18]~74_combout\);

-- Location: FF_X17_Y17_N15
\inst|nios2|E_src1[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|D_src1_reg[18]~74_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|nios2|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|E_src1\(18));

-- Location: FF_X23_Y17_N1
\inst|nios2|M_src1[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \inst|nios2|E_src1\(18),
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \inst|nios2|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|M_src1\(18));

-- Location: FF_X23_Y17_N17
\inst|nios2|A_mul_src1[2]~_Duplicate_1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|A_mul_src1_nxt[2]~2_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|A_mul_src1[2]~_Duplicate_1_q\);

-- Location: LCCOMB_X23_Y17_N0
\inst|nios2|A_mul_src1_nxt[18]~18\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|A_mul_stall~q\,
	datac => \inst|nios2|M_src1\(18),
	datad => \inst|nios2|A_mul_src1[2]~_Duplicate_1_q\,
	combout => \inst|nios2|A_mul_src1_nxt[18]~18_combout\);

-- Location: FF_X21_Y13_N5
\inst|nios2|A_mul_partial_prod[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|A_mul_partial_prod[18]~20_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|A_mul_partial_prod\(18));

-- Location: FF_X22_Y13_N5
\inst|nios2|A_mul_result[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|A_mul_result[18]~68_combout\,
	asdata => \inst|nios2|A_mul_partial_prod\(18),
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst|nios2|ALT_INV_A_mul_stall_d3~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|A_mul_result\(18));

-- Location: LCCOMB_X25_Y20_N26
\inst|nios2|Mn_rot_step2[2]~6\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|M_rot_rn\(2),
	datab => \inst|nios2|M_rot_step1\(2),
	datad => \inst|nios2|M_rot_step1\(30),
	combout => \inst|nios2|Mn_rot_step2[2]~6_combout\);

-- Location: LCCOMB_X25_Y20_N8
\inst|nios2|Mn_rot_step2[26]~21\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|M_rot_rn\(2),
	datab => \inst|nios2|M_rot_step1\(22),
	datad => \inst|nios2|M_rot_step1\(26),
	combout => \inst|nios2|Mn_rot_step2[26]~21_combout\);

-- Location: FF_X25_Y20_N27
\inst|nios2|Mn_rot_step2[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|Mn_rot_step2[2]~6_combout\,
	asdata => \inst|nios2|Mn_rot_step2[26]~21_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst|nios2|M_rot_rn\(3),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|Mn_rot_step2\(2));

-- Location: LCCOMB_X25_Y19_N0
\inst|nios2|A_rot~24\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|Mn_rot_step2\(18),
	datac => \inst|nios2|M_rot_rn\(4),
	datad => \inst|nios2|Mn_rot_step2\(2),
	combout => \inst|nios2|A_rot~24_combout\);

-- Location: FF_X25_Y19_N1
\inst|nios2|A_rot[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|A_rot~24_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|nios2|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|A_rot\(18));

-- Location: LCCOMB_X25_Y19_N2
\inst|nios2|A_shift_rot_result~48\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|nios2|A_rot_mask\(2),
	datac => \inst|nios2|A_rot_sel_fill2~q\,
	datad => \inst|nios2|A_rot_pass2~q\,
	combout => \inst|nios2|A_shift_rot_result~48_combout\);

-- Location: LCCOMB_X25_Y19_N14
\inst|nios2|A_shift_rot_result~49\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|nios2|A_rot\(18),
	datac => \inst|nios2|A_rot_fill_bit~q\,
	datad => \inst|nios2|A_shift_rot_result~48_combout\,
	combout => \inst|nios2|A_shift_rot_result~49_combout\);

-- Location: FF_X25_Y19_N15
\inst|nios2|A_shift_rot_result[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|A_shift_rot_result~49_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|A_shift_rot_result\(18));

-- Location: LCCOMB_X22_Y12_N24
\inst|nios2|M_inst_result[18]~26\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|nios2|M_ctrl_mem~q\,
	datac => \inst|nios2|kernel_nios2_dc_data|the_altsyncram|auto_generated|q_b\(18),
	datad => \inst|nios2|M_alu_result\(18),
	combout => \inst|nios2|M_inst_result[18]~26_combout\);

-- Location: FF_X22_Y12_N25
\inst|nios2|A_inst_result[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|M_inst_result[18]~26_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sclr => \inst|nios2|M_ctrl_rdctl_inst~q\,
	ena => \inst|nios2|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|A_inst_result\(18));

-- Location: LCCOMB_X25_Y14_N26
\inst|nios2|A_slow_ld_byte2_data_aligned_nxt[2]~5\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|A_ctrl_ld_signed~q\,
	datab => \inst|nios2|A_ld_align_byte2_byte3_fill~q\,
	datac => \inst|nios2|d_readdata_d1\(18),
	datad => \inst|nios2|A_slow_ld_data_sign_bit~2_combout\,
	combout => \inst|nios2|A_slow_ld_byte2_data_aligned_nxt[2]~5_combout\);

-- Location: FF_X25_Y14_N27
\inst|nios2|A_slow_inst_result[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|A_slow_ld_byte2_data_aligned_nxt[2]~5_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|nios2|A_slow_inst_result_en~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|A_slow_inst_result\(18));

-- Location: LCCOMB_X23_Y13_N28
\inst|nios2|A_wr_data_unfiltered[18]~93\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|A_wr_data_unfiltered[23]~53_combout\,
	datab => \inst|nios2|A_wr_data_unfiltered[23]~22_combout\,
	datac => \inst|nios2|A_inst_result\(18),
	datad => \inst|nios2|A_slow_inst_result\(18),
	combout => \inst|nios2|A_wr_data_unfiltered[18]~93_combout\);

-- Location: LCCOMB_X23_Y13_N6
\inst|nios2|A_wr_data_unfiltered[18]~94\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|A_wr_data_unfiltered[23]~53_combout\,
	datab => \inst|nios2|A_shift_rot_result\(18),
	datac => \inst|nios2|A_data_ram_ld_align_fill_bit~combout\,
	datad => \inst|nios2|A_wr_data_unfiltered[18]~93_combout\,
	combout => \inst|nios2|A_wr_data_unfiltered[18]~94_combout\);

-- Location: LCCOMB_X23_Y13_N8
\inst|nios2|A_wr_data_unfiltered[18]~95\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|A_ctrl_mul_lsw~q\,
	datac => \inst|nios2|A_mul_result\(18),
	datad => \inst|nios2|A_wr_data_unfiltered[18]~94_combout\,
	combout => \inst|nios2|A_wr_data_unfiltered[18]~95_combout\);

-- Location: LCCOMB_X17_Y17_N26
\inst|nios2|D_src2_reg[18]~78\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|D_src2_reg[30]~23_combout\,
	datab => \inst|nios2|D_src2_reg[30]~22_combout\,
	datac => \inst|nios2|M_alu_result\(18),
	datad => \inst|nios2|A_wr_data_unfiltered[18]~95_combout\,
	combout => \inst|nios2|D_src2_reg[18]~78_combout\);

-- Location: LCCOMB_X17_Y17_N20
\inst|nios2|D_src2_reg[18]~79\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|W_wr_data\(18),
	datab => \inst|nios2|D_src2_reg[30]~22_combout\,
	datac => \inst|nios2|D_src2_reg[18]~78_combout\,
	datad => \inst|nios2|kernel_nios2_register_bank_b|the_altsyncram|auto_generated|q_b\(18),
	combout => \inst|nios2|D_src2_reg[18]~79_combout\);

-- Location: LCCOMB_X17_Y17_N0
\inst|nios2|D_src2[18]~61\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110100001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|D_ctrl_b_is_dst~q\,
	datab => \inst|nios2|D_src2_reg[18]~79_combout\,
	datac => \inst|nios2|D_ctrl_src2_choose_imm~q\,
	datad => \inst|nios2|E_regnum_b_cmp_D~q\,
	combout => \inst|nios2|D_src2[18]~61_combout\);

-- Location: LCCOMB_X17_Y17_N28
\inst|nios2|D_src2[18]~48\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111010101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|D_src2[18]~47_combout\,
	datab => \inst|nios2|D_src2[18]~61_combout\,
	datac => \inst|nios2|D_src2_hazard_E~combout\,
	datad => \inst|nios2|E_alu_result\(18),
	combout => \inst|nios2|D_src2[18]~48_combout\);

-- Location: FF_X17_Y17_N29
\inst|nios2|E_src2[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|D_src2[18]~48_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|nios2|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|E_src2\(18));

-- Location: LCCOMB_X23_Y17_N8
\inst|nios2|Add17|auto_generated|_~24\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst|nios2|E_ctrl_alu_subtract~q\,
	datad => \inst|nios2|E_src2\(18),
	combout => \inst|nios2|Add17|auto_generated|_~24_combout\);

-- Location: LCCOMB_X21_Y17_N22
\inst|nios2|Add17|auto_generated|result_int[20]~40\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|Add17|auto_generated|_~23_combout\,
	datab => \inst|nios2|E_src1\(19),
	datad => VCC,
	cin => \inst|nios2|Add17|auto_generated|result_int[19]~39\,
	combout => \inst|nios2|Add17|auto_generated|result_int[20]~40_combout\,
	cout => \inst|nios2|Add17|auto_generated|result_int[20]~41\);

-- Location: LCCOMB_X21_Y17_N24
\inst|nios2|Add17|auto_generated|result_int[21]~42\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|Add17|auto_generated|_~22_combout\,
	datab => \inst|nios2|E_src1\(20),
	datad => VCC,
	cin => \inst|nios2|Add17|auto_generated|result_int[20]~41\,
	combout => \inst|nios2|Add17|auto_generated|result_int[21]~42_combout\,
	cout => \inst|nios2|Add17|auto_generated|result_int[21]~43\);

-- Location: LCCOMB_X22_Y17_N26
\inst|nios2|E_alu_result[20]\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|nios2|E_alu_result[20]~7_combout\,
	datac => \inst|nios2|E_alu_result~0_combout\,
	datad => \inst|nios2|Add17|auto_generated|result_int[21]~42_combout\,
	combout => \inst|nios2|E_alu_result\(20));

-- Location: FF_X24_Y14_N1
\inst|nios2|W_wr_data[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|A_wr_data_unfiltered[20]~89_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|W_wr_data\(20));

-- Location: LCCOMB_X24_Y14_N16
\inst|nios2|D_src1_reg[20]~67\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|D_src1_reg[20]~66_combout\,
	datab => \inst|nios2|kernel_nios2_register_bank_a|the_altsyncram|auto_generated|q_b\(20),
	datac => \inst|nios2|W_wr_data\(20),
	datad => \inst|nios2|E_src1[10]~0_combout\,
	combout => \inst|nios2|D_src1_reg[20]~67_combout\);

-- Location: LCCOMB_X23_Y17_N4
\inst|nios2|D_src1_reg[20]~68\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|D_ctrl_a_not_src~q\,
	datab => \inst|nios2|E_regnum_a_cmp_D~q\,
	datac => \inst|nios2|E_alu_result\(20),
	datad => \inst|nios2|D_src1_reg[20]~67_combout\,
	combout => \inst|nios2|D_src1_reg[20]~68_combout\);

-- Location: FF_X23_Y17_N5
\inst|nios2|E_src1[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|D_src1_reg[20]~68_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|nios2|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|E_src1\(20));

-- Location: LCCOMB_X21_Y17_N26
\inst|nios2|Add17|auto_generated|result_int[22]~44\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|E_src1\(21),
	datab => \inst|nios2|Add17|auto_generated|_~21_combout\,
	datad => VCC,
	cin => \inst|nios2|Add17|auto_generated|result_int[21]~43\,
	combout => \inst|nios2|Add17|auto_generated|result_int[22]~44_combout\,
	cout => \inst|nios2|Add17|auto_generated|result_int[22]~45\);

-- Location: LCCOMB_X21_Y17_N28
\inst|nios2|Add17|auto_generated|result_int[23]~46\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|Add17|auto_generated|_~20_combout\,
	datab => \inst|nios2|E_src1\(22),
	datad => VCC,
	cin => \inst|nios2|Add17|auto_generated|result_int[22]~45\,
	combout => \inst|nios2|Add17|auto_generated|result_int[23]~46_combout\,
	cout => \inst|nios2|Add17|auto_generated|result_int[23]~47\);

-- Location: LCCOMB_X17_Y16_N18
\inst|nios2|E_logic_result[22]~4\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111110010000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|E_logic_op\(0),
	datab => \inst|nios2|E_src1\(22),
	datac => \inst|nios2|E_src2\(22),
	datad => \inst|nios2|E_logic_op\(1),
	combout => \inst|nios2|E_logic_result[22]~4_combout\);

-- Location: LCCOMB_X17_Y16_N12
\inst|nios2|E_alu_result[22]~5\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|E_extra_pc\(20),
	datab => \inst|nios2|E_ctrl_logic~q\,
	datac => \inst|nios2|E_ctrl_retaddr~q\,
	datad => \inst|nios2|E_logic_result[22]~4_combout\,
	combout => \inst|nios2|E_alu_result[22]~5_combout\);

-- Location: LCCOMB_X18_Y16_N16
\inst|nios2|E_alu_result[22]\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|E_alu_result~0_combout\,
	datac => \inst|nios2|Add17|auto_generated|result_int[23]~46_combout\,
	datad => \inst|nios2|E_alu_result[22]~5_combout\,
	combout => \inst|nios2|E_alu_result\(22));

-- Location: FF_X18_Y16_N17
\inst|nios2|M_alu_result[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|E_alu_result\(22),
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|nios2|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|M_alu_result\(22));

-- Location: LCCOMB_X18_Y16_N18
\inst|nios2|D_src1_reg[22]~60\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|A_wr_data_unfiltered[22]~83_combout\,
	datab => \inst|nios2|E_src1[10]~1_combout\,
	datac => \inst|nios2|M_alu_result\(22),
	datad => \inst|nios2|E_src1[10]~0_combout\,
	combout => \inst|nios2|D_src1_reg[22]~60_combout\);

-- Location: FF_X18_Y16_N21
\inst|nios2|W_wr_data[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|A_wr_data_unfiltered[22]~83_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|W_wr_data\(22));

-- Location: LCCOMB_X18_Y16_N28
\inst|nios2|D_src1_reg[22]~61\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|E_src1[10]~0_combout\,
	datab => \inst|nios2|D_src1_reg[22]~60_combout\,
	datac => \inst|nios2|kernel_nios2_register_bank_a|the_altsyncram|auto_generated|q_b\(22),
	datad => \inst|nios2|W_wr_data\(22),
	combout => \inst|nios2|D_src1_reg[22]~61_combout\);

-- Location: LCCOMB_X18_Y16_N0
\inst|nios2|D_src1_reg[22]~62\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|E_regnum_a_cmp_D~q\,
	datab => \inst|nios2|E_alu_result\(22),
	datac => \inst|nios2|D_ctrl_a_not_src~q\,
	datad => \inst|nios2|D_src1_reg[22]~61_combout\,
	combout => \inst|nios2|D_src1_reg[22]~62_combout\);

-- Location: FF_X18_Y16_N1
\inst|nios2|E_src1[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|D_src1_reg[22]~62_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|nios2|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|E_src1\(22));

-- Location: LCCOMB_X21_Y17_N30
\inst|nios2|Add17|auto_generated|result_int[24]~48\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|Add17|auto_generated|_~19_combout\,
	datab => \inst|nios2|E_src1\(23),
	datad => VCC,
	cin => \inst|nios2|Add17|auto_generated|result_int[23]~47\,
	combout => \inst|nios2|Add17|auto_generated|result_int[24]~48_combout\,
	cout => \inst|nios2|Add17|auto_generated|result_int[24]~49\);

-- Location: LCCOMB_X21_Y16_N0
\inst|nios2|Add17|auto_generated|result_int[25]~50\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|Add17|auto_generated|_~18_combout\,
	datab => \inst|nios2|E_src1\(24),
	datad => VCC,
	cin => \inst|nios2|Add17|auto_generated|result_int[24]~49\,
	combout => \inst|nios2|Add17|auto_generated|result_int[25]~50_combout\,
	cout => \inst|nios2|Add17|auto_generated|result_int[25]~51\);

-- Location: LCCOMB_X17_Y13_N24
\inst|nios2|E_alu_result[24]\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|nios2|E_alu_result[24]~3_combout\,
	datac => \inst|nios2|Add17|auto_generated|result_int[25]~50_combout\,
	datad => \inst|nios2|E_alu_result~0_combout\,
	combout => \inst|nios2|E_alu_result\(24));

-- Location: LCCOMB_X17_Y13_N8
\inst|nios2|D_src1_reg[24]~56\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|D_src1_reg[24]~55_combout\,
	datab => \inst|nios2|D_ctrl_a_not_src~q\,
	datac => \inst|nios2|E_regnum_a_cmp_D~q\,
	datad => \inst|nios2|E_alu_result\(24),
	combout => \inst|nios2|D_src1_reg[24]~56_combout\);

-- Location: FF_X17_Y13_N9
\inst|nios2|E_src1[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|D_src1_reg[24]~56_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|nios2|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|E_src1\(24));

-- Location: LCCOMB_X23_Y20_N30
\inst|nios2|M_rot_step1[25]~18\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|Add8~3_combout\,
	datab => \inst|nios2|E_src1\(24),
	datad => \inst|nios2|E_src1\(25),
	combout => \inst|nios2|M_rot_step1[25]~18_combout\);

-- Location: FF_X23_Y20_N31
\inst|nios2|M_rot_step1[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|M_rot_step1[25]~18_combout\,
	asdata => \inst|nios2|M_rot_step1[23]~3_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst|nios2|Add8~5_combout\,
	ena => \inst|nios2|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|M_rot_step1\(25));

-- Location: FF_X24_Y19_N13
\inst|nios2|M_rot_rn[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|Add8~7_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|nios2|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|M_rot_rn\(2));

-- Location: LCCOMB_X24_Y20_N16
\inst|nios2|Mn_rot_step2[25]~19\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|M_rot_step1\(21),
	datab => \inst|nios2|M_rot_step1\(25),
	datad => \inst|nios2|M_rot_rn\(2),
	combout => \inst|nios2|Mn_rot_step2[25]~19_combout\);

-- Location: FF_X21_Y20_N3
\inst|nios2|M_rot_step1[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|M_rot_step1[17]~20_combout\,
	asdata => \inst|nios2|M_rot_step1[15]~5_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst|nios2|Add8~5_combout\,
	ena => \inst|nios2|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|M_rot_step1\(17));

-- Location: FF_X21_Y20_N21
\inst|nios2|M_rot_step1[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|M_rot_step1[13]~21_combout\,
	asdata => \inst|nios2|M_rot_step1[11]~6_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst|nios2|Add8~5_combout\,
	ena => \inst|nios2|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|M_rot_step1\(13));

-- Location: LCCOMB_X24_Y20_N8
\inst|nios2|Mn_rot_step2[17]~5\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|M_rot_rn\(2),
	datab => \inst|nios2|M_rot_step1\(17),
	datad => \inst|nios2|M_rot_step1\(13),
	combout => \inst|nios2|Mn_rot_step2[17]~5_combout\);

-- Location: FF_X24_Y20_N17
\inst|nios2|Mn_rot_step2[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|Mn_rot_step2[25]~19_combout\,
	asdata => \inst|nios2|Mn_rot_step2[17]~5_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst|nios2|M_rot_rn\(3),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|Mn_rot_step2\(25));

-- Location: LCCOMB_X24_Y21_N8
\inst|nios2|A_rot~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|nios2|Mn_rot_step2\(25),
	datac => \inst|nios2|M_rot_rn\(4),
	datad => \inst|nios2|Mn_rot_step2\(9),
	combout => \inst|nios2|A_rot~2_combout\);

-- Location: FF_X24_Y21_N9
\inst|nios2|A_rot[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|A_rot~2_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|nios2|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|A_rot\(9));

-- Location: LCCOMB_X26_Y18_N18
\inst|nios2|A_shift_rot_result~4\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|A_rot_mask\(1),
	datac => \inst|nios2|A_rot_sel_fill1~q\,
	datad => \inst|nios2|A_rot_pass1~q\,
	combout => \inst|nios2|A_shift_rot_result~4_combout\);

-- Location: LCCOMB_X25_Y15_N0
\inst|nios2|A_shift_rot_result~5\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|A_rot_fill_bit~q\,
	datac => \inst|nios2|A_rot\(9),
	datad => \inst|nios2|A_shift_rot_result~4_combout\,
	combout => \inst|nios2|A_shift_rot_result~5_combout\);

-- Location: FF_X25_Y15_N1
\inst|nios2|A_shift_rot_result[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|A_shift_rot_result~5_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|A_shift_rot_result\(9));

-- Location: LCCOMB_X25_Y15_N2
\inst|nios2|A_wr_data_unfiltered[9]~27\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|A_wr_data_unfiltered[9]~26_combout\,
	datab => \inst|nios2|A_wr_data_unfiltered[8]~21_combout\,
	datac => \inst|nios2|A_data_ram_ld_align_fill_bit~combout\,
	datad => \inst|nios2|A_shift_rot_result\(9),
	combout => \inst|nios2|A_wr_data_unfiltered[9]~27_combout\);

-- Location: LCCOMB_X16_Y16_N28
\inst|nios2|A_wr_data_unfiltered[9]~28\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|nios2|A_wr_data_unfiltered[9]~27_combout\,
	datac => \inst|nios2|A_ctrl_mul_lsw~q\,
	datad => \inst|nios2|A_mul_result\(9),
	combout => \inst|nios2|A_wr_data_unfiltered[9]~28_combout\);

-- Location: LCCOMB_X18_Y17_N10
\inst|nios2|D_src2_reg[17]~80\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|A_wr_data_unfiltered[17]~98_combout\,
	datab => \inst|nios2|D_src2_reg[30]~23_combout\,
	datac => \inst|nios2|D_src2_reg[30]~22_combout\,
	datad => \inst|nios2|kernel_nios2_register_bank_b|the_altsyncram|auto_generated|q_b\(17),
	combout => \inst|nios2|D_src2_reg[17]~80_combout\);

-- Location: LCCOMB_X18_Y17_N24
\inst|nios2|D_src2_reg[17]~81\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|W_wr_data\(17),
	datab => \inst|nios2|D_src2_reg[30]~23_combout\,
	datac => \inst|nios2|M_alu_result\(17),
	datad => \inst|nios2|D_src2_reg[17]~80_combout\,
	combout => \inst|nios2|D_src2_reg[17]~81_combout\);

-- Location: LCCOMB_X18_Y17_N4
\inst|nios2|D_src2_reg[17]~103\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|D_ctrl_b_is_dst~q\,
	datab => \inst|nios2|E_regnum_b_cmp_D~q\,
	datac => \inst|nios2|E_alu_result\(17),
	datad => \inst|nios2|D_src2_reg[17]~81_combout\,
	combout => \inst|nios2|D_src2_reg[17]~103_combout\);

-- Location: FF_X18_Y17_N5
\inst|nios2|E_src2_reg[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|D_src2_reg[17]~103_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|nios2|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|E_src2_reg\(17));

-- Location: LCCOMB_X21_Y10_N14
\inst|nios2|E_st_data[17]~6\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|E_iw\(4),
	datac => \inst|nios2|E_src2_reg\(1),
	datad => \inst|nios2|E_src2_reg\(17),
	combout => \inst|nios2|E_st_data[17]~6_combout\);

-- Location: FF_X21_Y10_N15
\inst|nios2|M_st_data[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|E_st_data[17]~6_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|nios2|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|M_st_data\(17));

-- Location: FF_X21_Y10_N7
\inst|nios2|A_st_data[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \inst|nios2|M_st_data\(17),
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \inst|nios2|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|A_st_data\(17));

-- Location: LCCOMB_X21_Y10_N6
\inst|nios2|dc_data_wr_port_data[17]~60\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|A_en_d1~q\,
	datab => \inst|nios2|M_st_data\(17),
	datac => \inst|nios2|A_st_data\(17),
	datad => \inst|nios2|A_dc_valid_st_bypass_hit~q\,
	combout => \inst|nios2|dc_data_wr_port_data[17]~60_combout\);

-- Location: LCCOMB_X21_Y10_N18
\inst|nios2|dc_data_wr_port_data[17]~61\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|d_readdata_d1\(17),
	datac => \inst|nios2|dc_data_wr_port_data[17]~60_combout\,
	datad => \inst|nios2|A_dc_fill_active~q\,
	combout => \inst|nios2|dc_data_wr_port_data[17]~61_combout\);

-- Location: LCCOMB_X16_Y12_N0
\inst|nios2|A_dc_rd_data[11]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|nios2|kernel_nios2_dc_data|the_altsyncram|auto_generated|q_b\(11),
	combout => \inst|nios2|A_dc_rd_data[11]~feeder_combout\);

-- Location: FF_X16_Y12_N1
\inst|nios2|A_dc_rd_data[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|A_dc_rd_data[11]~feeder_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|nios2|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|A_dc_rd_data\(11));

-- Location: LCCOMB_X16_Y12_N8
\inst|nios2|A_dc_xfer_wr_data_nxt[11]~8\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|nios2|kernel_nios2_dc_data|the_altsyncram|auto_generated|q_b\(11),
	datac => \inst|nios2|A_dc_xfer_rd_data_offset_match~q\,
	datad => \inst|nios2|A_dc_rd_data\(11),
	combout => \inst|nios2|A_dc_xfer_wr_data_nxt[11]~8_combout\);

-- Location: FF_X16_Y12_N9
\inst|nios2|A_dc_xfer_wr_data[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|A_dc_xfer_wr_data_nxt[11]~8_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|A_dc_xfer_wr_data\(11));

-- Location: FF_X22_Y11_N15
\inst|nios2|d_writedata[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|d_writedata[16]~31_combout\,
	asdata => \inst|nios2|kernel_nios2_dc_victim|the_altsyncram|auto_generated|q_b\(16),
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst|nios2|A_dc_wb_update_av_writedata~combout\,
	ena => \inst|nios2|d_writedata[25]~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|d_writedata\(16));

-- Location: LCCOMB_X22_Y8_N12
\inst|cmd_xbar_mux|src_payload~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cmd_xbar_mux|src_payload~31_combout\ = (\inst|nios2|d_writedata\(16) & \inst|cmd_xbar_mux|saved_grant\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst|nios2|d_writedata\(16),
	datad => \inst|cmd_xbar_mux|saved_grant\(1),
	combout => \inst|cmd_xbar_mux|src_payload~31_combout\);

-- Location: LCCOMB_X22_Y11_N20
\inst|nios2|d_writedata[17]~30\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|M_st_data\(17),
	datab => \inst|nios2|A_mem_bypass_pending~combout\,
	datad => \inst|nios2|A_st_data\(17),
	combout => \inst|nios2|d_writedata[17]~30_combout\);

-- Location: FF_X22_Y11_N21
\inst|nios2|d_writedata[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|d_writedata[17]~30_combout\,
	asdata => \inst|nios2|kernel_nios2_dc_victim|the_altsyncram|auto_generated|q_b\(17),
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst|nios2|A_dc_wb_update_av_writedata~combout\,
	ena => \inst|nios2|d_writedata[25]~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|d_writedata\(17));

-- Location: LCCOMB_X25_Y8_N30
\inst|cmd_xbar_mux|src_payload~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cmd_xbar_mux|src_payload~30_combout\ = (\inst|cmd_xbar_mux|saved_grant\(1) & \inst|nios2|d_writedata\(17))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst|cmd_xbar_mux|saved_grant\(1),
	datad => \inst|nios2|d_writedata\(17),
	combout => \inst|cmd_xbar_mux|src_payload~30_combout\);

-- Location: LCCOMB_X21_Y10_N30
\inst|nios2|E_st_data[18]~5\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|E_src2_reg\(18),
	datac => \inst|nios2|E_src2_reg\(2),
	datad => \inst|nios2|E_iw\(4),
	combout => \inst|nios2|E_st_data[18]~5_combout\);

-- Location: FF_X21_Y10_N31
\inst|nios2|M_st_data[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|E_st_data[18]~5_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|nios2|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|M_st_data\(18));

-- Location: LCCOMB_X22_Y11_N2
\inst|nios2|d_writedata[18]~29\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|A_st_data\(18),
	datab => \inst|nios2|A_mem_bypass_pending~combout\,
	datad => \inst|nios2|M_st_data\(18),
	combout => \inst|nios2|d_writedata[18]~29_combout\);

-- Location: FF_X22_Y11_N3
\inst|nios2|d_writedata[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|d_writedata[18]~29_combout\,
	asdata => \inst|nios2|kernel_nios2_dc_victim|the_altsyncram|auto_generated|q_b\(18),
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst|nios2|A_dc_wb_update_av_writedata~combout\,
	ena => \inst|nios2|d_writedata[25]~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|d_writedata\(18));

-- Location: LCCOMB_X25_Y8_N20
\inst|cmd_xbar_mux|src_payload~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cmd_xbar_mux|src_payload~29_combout\ = (\inst|cmd_xbar_mux|saved_grant\(1) & \inst|nios2|d_writedata\(18))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cmd_xbar_mux|saved_grant\(1),
	datac => \inst|nios2|d_writedata\(18),
	combout => \inst|cmd_xbar_mux|src_payload~29_combout\);

-- Location: LCCOMB_X22_Y11_N16
\inst|nios2|d_writedata[19]~28\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|M_st_data\(19),
	datab => \inst|nios2|A_mem_bypass_pending~combout\,
	datad => \inst|nios2|A_st_data\(19),
	combout => \inst|nios2|d_writedata[19]~28_combout\);

-- Location: FF_X22_Y11_N17
\inst|nios2|d_writedata[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|d_writedata[19]~28_combout\,
	asdata => \inst|nios2|kernel_nios2_dc_victim|the_altsyncram|auto_generated|q_b\(19),
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst|nios2|A_dc_wb_update_av_writedata~combout\,
	ena => \inst|nios2|d_writedata[25]~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|d_writedata\(19));

-- Location: LCCOMB_X23_Y8_N12
\inst|cmd_xbar_mux|src_payload~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cmd_xbar_mux|src_payload~6_combout\ = (\inst|cmd_xbar_mux|saved_grant\(1) & \inst|nios2|d_writedata\(19))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cmd_xbar_mux|saved_grant\(1),
	datac => \inst|nios2|d_writedata\(19),
	combout => \inst|cmd_xbar_mux|src_payload~6_combout\);

-- Location: LCCOMB_X23_Y11_N28
\inst|nios2|D_src2_reg[20]~101\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|D_ctrl_b_is_dst~q\,
	datab => \inst|nios2|E_regnum_b_cmp_D~q\,
	datac => \inst|nios2|E_alu_result\(20),
	datad => \inst|nios2|D_src2_reg[20]~75_combout\,
	combout => \inst|nios2|D_src2_reg[20]~101_combout\);

-- Location: FF_X23_Y11_N29
\inst|nios2|E_src2_reg[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|D_src2_reg[20]~101_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|nios2|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|E_src2_reg\(20));

-- Location: LCCOMB_X23_Y11_N14
\inst|nios2|E_st_data[20]~4\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|nios2|E_src2_reg\(20),
	datac => \inst|nios2|E_src2_reg\(4),
	datad => \inst|nios2|E_iw\(4),
	combout => \inst|nios2|E_st_data[20]~4_combout\);

-- Location: FF_X23_Y11_N15
\inst|nios2|M_st_data[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|E_st_data[20]~4_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|nios2|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|M_st_data\(20));

-- Location: LCCOMB_X22_Y11_N30
\inst|nios2|d_writedata[20]~27\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|A_st_data\(20),
	datab => \inst|nios2|A_mem_bypass_pending~combout\,
	datad => \inst|nios2|M_st_data\(20),
	combout => \inst|nios2|d_writedata[20]~27_combout\);

-- Location: FF_X22_Y11_N31
\inst|nios2|d_writedata[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|d_writedata[20]~27_combout\,
	asdata => \inst|nios2|kernel_nios2_dc_victim|the_altsyncram|auto_generated|q_b\(20),
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst|nios2|A_dc_wb_update_av_writedata~combout\,
	ena => \inst|nios2|d_writedata[25]~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|d_writedata\(20));

-- Location: LCCOMB_X26_Y8_N2
\inst|cmd_xbar_mux|src_payload~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cmd_xbar_mux|src_payload~26_combout\ = (\inst|cmd_xbar_mux|saved_grant\(1) & \inst|nios2|d_writedata\(20))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cmd_xbar_mux|saved_grant\(1),
	datad => \inst|nios2|d_writedata\(20),
	combout => \inst|cmd_xbar_mux|src_payload~26_combout\);

-- Location: LCCOMB_X22_Y11_N4
\inst|nios2|d_writedata[21]~26\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|A_mem_bypass_pending~combout\,
	datab => \inst|nios2|M_st_data\(21),
	datad => \inst|nios2|A_st_data\(21),
	combout => \inst|nios2|d_writedata[21]~26_combout\);

-- Location: FF_X22_Y11_N5
\inst|nios2|d_writedata[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|d_writedata[21]~26_combout\,
	asdata => \inst|nios2|kernel_nios2_dc_victim|the_altsyncram|auto_generated|q_b\(21),
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst|nios2|A_dc_wb_update_av_writedata~combout\,
	ena => \inst|nios2|d_writedata[25]~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|d_writedata\(21));

-- Location: LCCOMB_X26_Y8_N26
\inst|cmd_xbar_mux|src_payload~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cmd_xbar_mux|src_payload~4_combout\ = (\inst|nios2|d_writedata\(21) & \inst|cmd_xbar_mux|saved_grant\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst|nios2|d_writedata\(21),
	datad => \inst|cmd_xbar_mux|saved_grant\(1),
	combout => \inst|cmd_xbar_mux|src_payload~4_combout\);

-- Location: LCCOMB_X22_Y11_N10
\inst|nios2|d_writedata[22]~25\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|M_st_data\(22),
	datab => \inst|nios2|A_mem_bypass_pending~combout\,
	datad => \inst|nios2|A_st_data\(22),
	combout => \inst|nios2|d_writedata[22]~25_combout\);

-- Location: FF_X22_Y11_N11
\inst|nios2|d_writedata[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|d_writedata[22]~25_combout\,
	asdata => \inst|nios2|kernel_nios2_dc_victim|the_altsyncram|auto_generated|q_b\(22),
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst|nios2|A_dc_wb_update_av_writedata~combout\,
	ena => \inst|nios2|d_writedata[25]~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|d_writedata\(22));

-- Location: LCCOMB_X26_Y8_N4
\inst|cmd_xbar_mux|src_payload~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cmd_xbar_mux|src_payload~5_combout\ = (\inst|nios2|d_writedata\(22) & \inst|cmd_xbar_mux|saved_grant\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst|nios2|d_writedata\(22),
	datad => \inst|cmd_xbar_mux|saved_grant\(1),
	combout => \inst|cmd_xbar_mux|src_payload~5_combout\);

-- Location: LCCOMB_X19_Y11_N16
\inst|nios2|d_writedata[23]~24\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|A_mem_bypass_pending~combout\,
	datab => \inst|nios2|M_st_data\(23),
	datad => \inst|nios2|A_st_data\(23),
	combout => \inst|nios2|d_writedata[23]~24_combout\);

-- Location: FF_X19_Y11_N17
\inst|nios2|d_writedata[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|d_writedata[23]~24_combout\,
	asdata => \inst|nios2|kernel_nios2_dc_victim|the_altsyncram|auto_generated|q_b\(23),
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst|nios2|A_dc_wb_update_av_writedata~combout\,
	ena => \inst|nios2|d_writedata[25]~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|d_writedata\(23));

-- Location: LCCOMB_X22_Y8_N24
\inst|cmd_xbar_mux|src_payload~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cmd_xbar_mux|src_payload~12_combout\ = (\inst|cmd_xbar_mux|saved_grant\(1) & \inst|nios2|d_writedata\(23))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|cmd_xbar_mux|saved_grant\(1),
	datad => \inst|nios2|d_writedata\(23),
	combout => \inst|cmd_xbar_mux|src_payload~12_combout\);

-- Location: LCCOMB_X14_Y8_N20
\inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_ocimem|MonDReg[4]~4\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_ocimem|kernel_nios2_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_b\(4),
	datab => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_ocimem|MonAReg\(10),
	datad => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_ocimem|Equal0~0_combout\,
	combout => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_ocimem|MonDReg[4]~4_combout\);

-- Location: LCCOMB_X10_Y7_N10
\inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_sysclk|jdo[7]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_tck|sr\(7),
	combout => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_sysclk|jdo[7]~feeder_combout\);

-- Location: FF_X10_Y7_N11
\inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_sysclk|jdo[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_sysclk|jdo[7]~feeder_combout\,
	ena => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_sysclk|jdo\(7));

-- Location: FF_X14_Y8_N21
\inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_ocimem|MonDReg[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_ocimem|MonDReg[4]~4_combout\,
	asdata => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_sysclk|jdo\(7),
	sload => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	ena => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_ocimem|MonDReg[0]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_ocimem|MonDReg\(4));

-- Location: LCCOMB_X11_Y8_N16
\inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_ocimem|Equal0~3\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_ocimem|MonAReg\(2),
	datab => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_ocimem|MonAReg\(3),
	datad => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_ocimem|MonAReg\(4),
	combout => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_ocimem|Equal0~3_combout\);

-- Location: LCCOMB_X11_Y8_N22
\inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_ocimem|MonDReg[5]~7\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_ocimem|kernel_nios2_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_b\(5),
	datab => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_ocimem|MonAReg\(10),
	datad => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_ocimem|Equal0~3_combout\,
	combout => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_ocimem|MonDReg[5]~7_combout\);

-- Location: FF_X11_Y8_N23
\inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_ocimem|MonDReg[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_ocimem|MonDReg[5]~7_combout\,
	asdata => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_sysclk|jdo\(8),
	sload => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	ena => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_ocimem|MonDReg[25]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_ocimem|MonDReg\(5));

-- Location: LCCOMB_X11_Y9_N8
\inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_tck|sr~34\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110010101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_tck|sr~33_combout\,
	datab => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_tck|sr\(22),
	datac => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|kernel_nios2_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	datad => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_tck|sr~19_combout\,
	combout => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_tck|sr~34_combout\);

-- Location: FF_X11_Y9_N9
\inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_tck|sr[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_tck|sr~34_combout\,
	ena => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_tck|sr[32]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_tck|sr\(21));

-- Location: LCCOMB_X11_Y9_N10
\inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_tck|sr~36\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000010111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_tck|sr~35_combout\,
	datab => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|kernel_nios2_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	datac => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_tck|sr\(21),
	datad => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_tck|sr~19_combout\,
	combout => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_tck|sr~36_combout\);

-- Location: FF_X11_Y9_N11
\inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_tck|sr[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_tck|sr~36_combout\,
	ena => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_tck|sr[32]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_tck|sr\(20));

-- Location: FF_X11_Y10_N1
\inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_sysclk|jdo[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_tck|sr\(20),
	sload => VCC,
	ena => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_sysclk|jdo\(20));

-- Location: LCCOMB_X14_Y9_N18
\inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_ocimem|MonDReg~24\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_ocimem|kernel_nios2_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_b\(17),
	datab => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_sysclk|jdo\(20),
	datac => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	datad => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_ocimem|MonAReg\(10),
	combout => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_ocimem|MonDReg~24_combout\);

-- Location: FF_X14_Y9_N19
\inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_ocimem|MonDReg[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_ocimem|MonDReg~24_combout\,
	ena => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_ocimem|MonDReg[0]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_ocimem|MonDReg\(17));

-- Location: LCCOMB_X11_Y8_N6
\inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_ocimem|Equal0~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_ocimem|MonAReg\(2),
	datab => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_ocimem|MonAReg\(3),
	datad => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_ocimem|MonAReg\(4),
	combout => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_ocimem|Equal0~2_combout\);

-- Location: LCCOMB_X11_Y8_N20
\inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_ocimem|MonDReg[18]~6\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_ocimem|kernel_nios2_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_b\(18),
	datab => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_ocimem|MonAReg\(10),
	datad => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_ocimem|Equal0~2_combout\,
	combout => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_ocimem|MonDReg[18]~6_combout\);

-- Location: FF_X11_Y10_N31
\inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_sysclk|jdo[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_tck|sr\(21),
	sload => VCC,
	ena => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_sysclk|jdo\(21));

-- Location: FF_X11_Y8_N21
\inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_ocimem|MonDReg[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_ocimem|MonDReg[18]~6_combout\,
	asdata => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_sysclk|jdo\(21),
	sload => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	ena => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_ocimem|MonDReg[0]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_ocimem|MonDReg\(18));

-- Location: LCCOMB_X10_Y9_N8
\inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_sysclk|jdo[24]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_tck|sr\(24),
	combout => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_sysclk|jdo[24]~feeder_combout\);

-- Location: FF_X10_Y9_N9
\inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_sysclk|jdo[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_sysclk|jdo[24]~feeder_combout\,
	ena => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_sysclk|jdo\(24));

-- Location: LCCOMB_X22_Y9_N8
\inst|nios2|d_byteenable_nxt[2]~3\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|M_mem_byte_en\(2),
	datab => \inst|nios2|A_mem_bypass_pending~combout\,
	datac => \inst|nios2|A_mem_byte_en\(2),
	datad => \inst|nios2|d_byteenable_nxt[0]~0_combout\,
	combout => \inst|nios2|d_byteenable_nxt[2]~3_combout\);

-- Location: FF_X22_Y9_N9
\inst|nios2|d_byteenable[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|d_byteenable_nxt[2]~3_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|d_byteenable\(2));

-- Location: LCCOMB_X23_Y8_N26
\inst|cmd_xbar_mux|src_data[34]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cmd_xbar_mux|src_data\(34) = (\inst|cmd_xbar_mux|saved_grant\(0)) # ((\inst|cmd_xbar_mux|saved_grant\(1) & \inst|nios2|d_byteenable\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cmd_xbar_mux|saved_grant\(1),
	datab => \inst|nios2|d_byteenable\(2),
	datad => \inst|cmd_xbar_mux|saved_grant\(0),
	combout => \inst|cmd_xbar_mux|src_data\(34));

-- Location: LCCOMB_X12_Y8_N30
\inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_ocimem|MonDReg~15\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_sysclk|jdo\(25),
	datab => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_ocimem|kernel_nios2_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_b\(22),
	datac => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_ocimem|MonAReg\(10),
	datad => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	combout => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_ocimem|MonDReg~15_combout\);

-- Location: FF_X12_Y8_N31
\inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_ocimem|MonDReg[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_ocimem|MonDReg~15_combout\,
	ena => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_ocimem|MonDReg[0]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_ocimem|MonDReg\(22));

-- Location: LCCOMB_X12_Y9_N24
\inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_ocimem|MonDReg~14\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_ocimem|MonAReg\(10),
	datab => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	datac => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_sysclk|jdo\(24),
	datad => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_ocimem|kernel_nios2_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_b\(21),
	combout => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_ocimem|MonDReg~14_combout\);

-- Location: FF_X12_Y9_N25
\inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_ocimem|MonDReg[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_ocimem|MonDReg~14_combout\,
	ena => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_ocimem|MonDReg[0]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_ocimem|MonDReg\(21));

-- Location: FF_X9_Y8_N9
\inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_sysclk|jdo[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_tck|sr\(23),
	sload => VCC,
	ena => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_sysclk|jdo\(23));

-- Location: LCCOMB_X14_Y9_N10
\inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_ocimem|MonDReg~16\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_ocimem|MonAReg\(10),
	datab => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_ocimem|kernel_nios2_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_b\(20),
	datac => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	datad => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_sysclk|jdo\(23),
	combout => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_ocimem|MonDReg~16_combout\);

-- Location: FF_X14_Y9_N11
\inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_ocimem|MonDReg[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_ocimem|MonDReg~16_combout\,
	ena => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_ocimem|MonDReg[0]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_ocimem|MonDReg\(20));

-- Location: LCCOMB_X12_Y8_N18
\inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_ocimem|MonDReg~17\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_ocimem|MonAReg\(10),
	datab => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	datac => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_ocimem|kernel_nios2_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_b\(19),
	datad => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_sysclk|jdo\(22),
	combout => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_ocimem|MonDReg~17_combout\);

-- Location: FF_X12_Y8_N19
\inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_ocimem|MonDReg[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_ocimem|MonDReg~17_combout\,
	ena => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_ocimem|MonDReg[0]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_ocimem|MonDReg\(19));

-- Location: FF_X11_Y10_N27
\inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_sysclk|jdo[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_tck|sr\(19),
	sload => VCC,
	ena => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_sysclk|jdo\(19));

-- Location: LCCOMB_X14_Y9_N20
\inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_ocimem|MonDReg~21\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_ocimem|MonAReg\(10),
	datab => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_ocimem|kernel_nios2_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_b\(16),
	datac => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	datad => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_sysclk|jdo\(19),
	combout => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_ocimem|MonDReg~21_combout\);

-- Location: FF_X14_Y9_N21
\inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_ocimem|MonDReg[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_ocimem|MonDReg~21_combout\,
	ena => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_ocimem|MonDReg[0]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_ocimem|MonDReg\(16));

-- Location: LCCOMB_X14_Y9_N6
\inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_ocimem|MonDReg~30\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_ocimem|MonAReg\(10),
	datab => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_ocimem|kernel_nios2_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_b\(7),
	datac => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	datad => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_sysclk|jdo\(10),
	combout => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_ocimem|MonDReg~30_combout\);

-- Location: FF_X14_Y9_N7
\inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_ocimem|MonDReg[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_ocimem|MonDReg~30_combout\,
	ena => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_ocimem|MonDReg[0]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_ocimem|MonDReg\(7));

-- Location: LCCOMB_X13_Y8_N10
\inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_sysclk|jdo[9]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_tck|sr\(9),
	combout => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_sysclk|jdo[9]~feeder_combout\);

-- Location: FF_X13_Y8_N11
\inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_sysclk|jdo[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_sysclk|jdo[9]~feeder_combout\,
	ena => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_sysclk|jdo\(9));

-- Location: LCCOMB_X12_Y9_N4
\inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_ocimem|MonDReg~31\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_ocimem|MonAReg\(10),
	datab => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	datac => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_ocimem|kernel_nios2_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_b\(6),
	datad => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_sysclk|jdo\(9),
	combout => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_ocimem|MonDReg~31_combout\);

-- Location: FF_X12_Y9_N5
\inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_ocimem|MonDReg[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_ocimem|MonDReg~31_combout\,
	ena => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_ocimem|MonDReg[0]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_ocimem|MonDReg\(6));

-- Location: LCCOMB_X12_Y8_N8
\inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_ocimem|MonDReg[2]~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_ocimem|MonAReg\(10),
	datab => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_ocimem|kernel_nios2_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_b\(2),
	datad => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_ocimem|Equal0~1_combout\,
	combout => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_ocimem|MonDReg[2]~2_combout\);

-- Location: LCCOMB_X13_Y9_N30
\inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_sysclk|jdo[4]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_tck|sr\(4),
	combout => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_sysclk|jdo[4]~feeder_combout\);

-- Location: FF_X13_Y9_N31
\inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_sysclk|jdo[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_sysclk|jdo[4]~feeder_combout\,
	ena => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_sysclk|jdo\(4));

-- Location: LCCOMB_X14_Y8_N0
\inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_oci_break|break_readreg~8\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_sysclk|jdo\(36),
	datab => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_sysclk|jdo\(37),
	datac => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	datad => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_sysclk|jdo\(4),
	combout => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_oci_break|break_readreg~8_combout\);

-- Location: FF_X14_Y8_N1
\inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_oci_break|break_readreg[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_oci_break|break_readreg~8_combout\,
	ena => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_oci_break|break_readreg\(4));

-- Location: LCCOMB_X13_Y9_N26
\inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_tck|sr~37\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\,
	datab => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_ocimem|MonDReg\(4),
	datad => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_oci_break|break_readreg\(4),
	combout => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_tck|sr~37_combout\);

-- Location: LCCOMB_X13_Y9_N8
\inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_tck|sr~38\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|kernel_nios2_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	datab => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_tck|sr\(6),
	datac => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_tck|sr~37_combout\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~q\,
	combout => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_tck|sr~38_combout\);

-- Location: FF_X13_Y9_N9
\inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_tck|sr[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_tck|sr~38_combout\,
	ena => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_tck|sr[6]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_tck|sr\(5));

-- Location: FF_X13_Y9_N15
\inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_sysclk|jdo[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_tck|sr\(5),
	sload => VCC,
	ena => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_sysclk|jdo\(5));

-- Location: FF_X12_Y8_N9
\inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_ocimem|MonDReg[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_ocimem|MonDReg[2]~2_combout\,
	asdata => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_sysclk|jdo\(5),
	sload => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	ena => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_ocimem|MonDReg[0]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_ocimem|MonDReg\(2));

-- Location: LCCOMB_X26_Y9_N2
\inst|nios2|the_kernel_nios2_nios2_oci|readdata[16]~27\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|cmd_xbar_mux|src_data\(46),
	datac => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_avalon_reg|oci_reg_readdata~0_combout\,
	datad => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_ocimem|kernel_nios2_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a\(16),
	combout => \inst|nios2|the_kernel_nios2_nios2_oci|readdata[16]~27_combout\);

-- Location: FF_X26_Y9_N3
\inst|nios2_jtag_debug_module_translator|av_readdata_pre[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|the_kernel_nios2_nios2_oci|readdata[16]~27_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_jtag_debug_module_translator|av_readdata_pre\(16));

-- Location: LCCOMB_X28_Y11_N18
\inst|rsp_xbar_mux_001|src_payload~59\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|rsp_xbar_mux_001|src_payload~59_combout\ = (\inst|nios2_jtag_debug_module_translator|read_latency_shift_reg\(0) & (\inst|nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][84]~q\ & 
-- \inst|nios2_jtag_debug_module_translator|av_readdata_pre\(16)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|nios2_jtag_debug_module_translator|read_latency_shift_reg\(0),
	datac => \inst|nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][84]~q\,
	datad => \inst|nios2_jtag_debug_module_translator|av_readdata_pre\(16),
	combout => \inst|rsp_xbar_mux_001|src_payload~59_combout\);

-- Location: LCCOMB_X28_Y11_N16
\inst|rsp_xbar_mux_001|src_payload~61\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|rsp_xbar_mux_001|src_payload~61_combout\ = (\inst|rsp_xbar_mux_001|src_payload~60_combout\) # ((\inst|rsp_xbar_mux_001|src_payload~59_combout\) # ((\inst|rsp_xbar_mux_001|src_payload~3_combout\ & \inst|sdram|za_data\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|rsp_xbar_mux_001|src_payload~3_combout\,
	datab => \inst|sdram|za_data\(0),
	datac => \inst|rsp_xbar_mux_001|src_payload~60_combout\,
	datad => \inst|rsp_xbar_mux_001|src_payload~59_combout\,
	combout => \inst|rsp_xbar_mux_001|src_payload~61_combout\);

-- Location: FF_X28_Y11_N17
\inst|nios2|d_readdata_d1[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|rsp_xbar_mux_001|src_payload~61_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|d_readdata_d1\(16));

-- Location: FF_X21_Y11_N3
\inst|nios2|A_st_data[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \inst|nios2|M_st_data\(16),
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \inst|nios2|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|A_st_data\(16));

-- Location: LCCOMB_X21_Y11_N2
\inst|nios2|dc_data_wr_port_data[16]~62\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|M_st_data\(16),
	datab => \inst|nios2|A_en_d1~q\,
	datac => \inst|nios2|A_st_data\(16),
	datad => \inst|nios2|A_dc_valid_st_bypass_hit~q\,
	combout => \inst|nios2|dc_data_wr_port_data[16]~62_combout\);

-- Location: LCCOMB_X21_Y11_N28
\inst|nios2|dc_data_wr_port_data[16]~63\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|nios2|d_readdata_d1\(16),
	datac => \inst|nios2|dc_data_wr_port_data[16]~62_combout\,
	datad => \inst|nios2|A_dc_fill_active~q\,
	combout => \inst|nios2|dc_data_wr_port_data[16]~63_combout\);

-- Location: LCCOMB_X19_Y12_N10
\inst|nios2|Equal187~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|E_iw\(1),
	datab => \inst|nios2|E_iw\(3),
	datac => \inst|nios2|E_iw\(4),
	datad => \inst|nios2|E_iw\(0),
	combout => \inst|nios2|Equal187~0_combout\);

-- Location: LCCOMB_X19_Y12_N12
\inst|nios2|M_data_ram_ld_align_sign_bit_16_hi~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|Add17|auto_generated|result_int[1]~2_combout\,
	datad => \inst|nios2|Equal187~0_combout\,
	combout => \inst|nios2|M_data_ram_ld_align_sign_bit_16_hi~0_combout\);

-- Location: FF_X19_Y12_N13
\inst|nios2|M_data_ram_ld_align_sign_bit_16_hi\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|M_data_ram_ld_align_sign_bit_16_hi~0_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|nios2|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|M_data_ram_ld_align_sign_bit_16_hi~q\);

-- Location: LCCOMB_X19_Y12_N8
\inst|nios2|M_data_ram_ld_align_sign_bit~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|M_data_ram_ld_align_sign_bit~0_combout\,
	datab => \inst|nios2|kernel_nios2_dc_data|the_altsyncram|auto_generated|q_b\(15),
	datac => \inst|nios2|kernel_nios2_dc_data|the_altsyncram|auto_generated|q_b\(31),
	datad => \inst|nios2|M_data_ram_ld_align_sign_bit_16_hi~q\,
	combout => \inst|nios2|M_data_ram_ld_align_sign_bit~1_combout\);

-- Location: FF_X19_Y12_N9
\inst|nios2|A_data_ram_ld_align_sign_bit\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|M_data_ram_ld_align_sign_bit~1_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|nios2|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|A_data_ram_ld_align_sign_bit~q\);

-- Location: LCCOMB_X25_Y17_N6
\inst|nios2|A_data_ram_ld_align_fill_bit\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst|nios2|A_ctrl_ld_signed~q\,
	datad => \inst|nios2|A_data_ram_ld_align_sign_bit~q\,
	combout => \inst|nios2|A_data_ram_ld_align_fill_bit~combout\);

-- Location: LCCOMB_X25_Y15_N24
\inst|nios2|A_wr_data_unfiltered[15]~103\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|A_shift_rot_result\(15),
	datab => \inst|nios2|A_wr_data_unfiltered[15]~102_combout\,
	datac => \inst|nios2|A_data_ram_ld_align_fill_bit~combout\,
	datad => \inst|nios2|A_wr_data_unfiltered[8]~21_combout\,
	combout => \inst|nios2|A_wr_data_unfiltered[15]~103_combout\);

-- Location: LCCOMB_X22_Y15_N20
\inst|nios2|A_wr_data_unfiltered[15]~104\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|nios2|A_wr_data_unfiltered[15]~103_combout\,
	datac => \inst|nios2|A_ctrl_mul_lsw~q\,
	datad => \inst|nios2|A_mul_result\(15),
	combout => \inst|nios2|A_wr_data_unfiltered[15]~104_combout\);

-- Location: FF_X22_Y15_N21
\inst|nios2|W_wr_data[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|A_wr_data_unfiltered[15]~104_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|W_wr_data\(15));

-- Location: LCCOMB_X18_Y18_N18
\inst|nios2|D_src2_reg[15]~85\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|D_src2_reg[15]~84_combout\,
	datab => \inst|nios2|M_alu_result\(15),
	datac => \inst|nios2|W_wr_data\(15),
	datad => \inst|nios2|D_src2_reg[30]~23_combout\,
	combout => \inst|nios2|D_src2_reg[15]~85_combout\);

-- Location: LCCOMB_X18_Y18_N22
\inst|nios2|E_src2[15]~15\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|D_src2_hazard_E~combout\,
	datab => \inst|nios2|E_alu_result\(15),
	datad => \inst|nios2|D_src2_reg[15]~85_combout\,
	combout => \inst|nios2|E_src2[15]~15_combout\);

-- Location: LCCOMB_X18_Y18_N24
\inst|nios2|E_src2_reg[15]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst|nios2|E_src2[15]~15_combout\,
	combout => \inst|nios2|E_src2_reg[15]~feeder_combout\);

-- Location: FF_X18_Y18_N25
\inst|nios2|E_src2_reg[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|E_src2_reg[15]~feeder_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|nios2|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|E_src2_reg\(15));

-- Location: LCCOMB_X17_Y11_N18
\inst|nios2|M_st_data[31]~7\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|E_src2_reg\(7),
	datab => \inst|nios2|E_src2_reg\(15),
	datad => \inst|nios2|Equal276~0_combout\,
	combout => \inst|nios2|M_st_data[31]~7_combout\);

-- Location: FF_X19_Y9_N9
\inst|nios2|M_st_data[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \inst|nios2|M_st_data[31]~7_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \inst|nios2|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|M_st_data\(15));

-- Location: LCCOMB_X21_Y7_N8
\inst|nios2|d_writedata[15]~4\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|A_mem_bypass_pending~combout\,
	datab => \inst|nios2|M_st_data\(15),
	datad => \inst|nios2|A_st_data\(15),
	combout => \inst|nios2|d_writedata[15]~4_combout\);

-- Location: FF_X21_Y7_N9
\inst|nios2|d_writedata[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|d_writedata[15]~4_combout\,
	asdata => \inst|nios2|kernel_nios2_dc_victim|the_altsyncram|auto_generated|q_b\(15),
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst|nios2|A_dc_wb_update_av_writedata~combout\,
	ena => \inst|nios2|d_writedata[25]~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|d_writedata\(15));

-- Location: LCCOMB_X25_Y8_N24
\inst|cmd_xbar_mux|src_payload~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cmd_xbar_mux|src_payload~11_combout\ = (\inst|cmd_xbar_mux|saved_grant\(1) & \inst|nios2|d_writedata\(15))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst|cmd_xbar_mux|saved_grant\(1),
	datad => \inst|nios2|d_writedata\(15),
	combout => \inst|cmd_xbar_mux|src_payload~11_combout\);

-- Location: LCCOMB_X29_Y12_N24
\inst|nios2|the_kernel_nios2_nios2_oci|readdata[14]~15\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|cmd_xbar_mux|src_data\(46),
	datac => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_avalon_reg|oci_reg_readdata~0_combout\,
	datad => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_ocimem|kernel_nios2_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a\(14),
	combout => \inst|nios2|the_kernel_nios2_nios2_oci|readdata[14]~15_combout\);

-- Location: FF_X29_Y12_N25
\inst|nios2_jtag_debug_module_translator|av_readdata_pre[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|the_kernel_nios2_nios2_oci|readdata[14]~15_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_jtag_debug_module_translator|av_readdata_pre\(14));

-- Location: LCCOMB_X29_Y9_N14
\inst|jtag_uart|woverflow~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|jtag_uart|woverflow~0_combout\ = (\inst|nios2|d_address_offset_field\(0) & (((\inst|jtag_uart|woverflow~q\)))) # (!\inst|nios2|d_address_offset_field\(0) & ((\inst|jtag_uart|always2~0_combout\ & 
-- (\inst|jtag_uart|the_kernel_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~q\)) # (!\inst|jtag_uart|always2~0_combout\ & ((\inst|jtag_uart|woverflow~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|jtag_uart|the_kernel_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~q\,
	datab => \inst|nios2|d_address_offset_field\(0),
	datac => \inst|jtag_uart|woverflow~q\,
	datad => \inst|jtag_uart|always2~0_combout\,
	combout => \inst|jtag_uart|woverflow~0_combout\);

-- Location: FF_X29_Y9_N15
\inst|jtag_uart|woverflow\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|jtag_uart|woverflow~0_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|jtag_uart|woverflow~q\);

-- Location: FF_X29_Y12_N23
\inst|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \inst|jtag_uart|woverflow~q\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(14));

-- Location: LCCOMB_X29_Y12_N22
\inst|rsp_xbar_mux_001|src_payload~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|rsp_xbar_mux_001|src_payload~31_combout\ = (\inst|rsp_xbar_demux|src1_valid~combout\ & ((\inst|nios2_jtag_debug_module_translator|av_readdata_pre\(14)) # ((\inst|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(14) & 
-- \inst|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg\(0))))) # (!\inst|rsp_xbar_demux|src1_valid~combout\ & (((\inst|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(14) & 
-- \inst|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|rsp_xbar_demux|src1_valid~combout\,
	datab => \inst|nios2_jtag_debug_module_translator|av_readdata_pre\(14),
	datac => \inst|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(14),
	datad => \inst|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg\(0),
	combout => \inst|rsp_xbar_mux_001|src_payload~31_combout\);

-- Location: LCCOMB_X28_Y12_N4
\inst|rsp_xbar_mux_001|src_payload~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|rsp_xbar_mux_001|src_payload~32_combout\ = (\inst|rsp_xbar_mux_001|src_payload~31_combout\) # ((\inst|width_adapter_001|out_data\(14) & \inst|rsp_xbar_demux_001|src1_valid~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|width_adapter_001|out_data\(14),
	datab => \inst|rsp_xbar_demux_001|src1_valid~0_combout\,
	datad => \inst|rsp_xbar_mux_001|src_payload~31_combout\,
	combout => \inst|rsp_xbar_mux_001|src_payload~32_combout\);

-- Location: FF_X28_Y12_N5
\inst|nios2|d_readdata_d1[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|rsp_xbar_mux_001|src_payload~32_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|d_readdata_d1\(14));

-- Location: LCCOMB_X21_Y11_N16
\inst|nios2|dc_data_wr_port_data[14]~36\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|A_dc_valid_st_bypass_hit~q\,
	datab => \inst|nios2|A_en_d1~q\,
	datac => \inst|nios2|M_st_data\(14),
	datad => \inst|nios2|A_st_data\(14),
	combout => \inst|nios2|dc_data_wr_port_data[14]~36_combout\);

-- Location: LCCOMB_X21_Y11_N12
\inst|nios2|dc_data_wr_port_data[14]~37\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|A_dc_fill_active~q\,
	datac => \inst|nios2|d_readdata_d1\(14),
	datad => \inst|nios2|dc_data_wr_port_data[14]~36_combout\,
	combout => \inst|nios2|dc_data_wr_port_data[14]~37_combout\);

-- Location: LCCOMB_X21_Y12_N12
\inst|nios2|A_dc_rd_data[10]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst|nios2|kernel_nios2_dc_data|the_altsyncram|auto_generated|q_b\(10),
	combout => \inst|nios2|A_dc_rd_data[10]~feeder_combout\);

-- Location: FF_X21_Y12_N13
\inst|nios2|A_dc_rd_data[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|A_dc_rd_data[10]~feeder_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|nios2|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|A_dc_rd_data\(10));

-- Location: LCCOMB_X21_Y12_N26
\inst|nios2|A_dc_xfer_wr_data_nxt[10]~9\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|kernel_nios2_dc_data|the_altsyncram|auto_generated|q_b\(10),
	datac => \inst|nios2|A_dc_xfer_rd_data_offset_match~q\,
	datad => \inst|nios2|A_dc_rd_data\(10),
	combout => \inst|nios2|A_dc_xfer_wr_data_nxt[10]~9_combout\);

-- Location: FF_X21_Y12_N27
\inst|nios2|A_dc_xfer_wr_data[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|A_dc_xfer_wr_data_nxt[10]~9_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|A_dc_xfer_wr_data\(10));

-- Location: FF_X21_Y7_N11
\inst|nios2|d_writedata[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|d_writedata[14]~5_combout\,
	asdata => \inst|nios2|kernel_nios2_dc_victim|the_altsyncram|auto_generated|q_b\(14),
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst|nios2|A_dc_wb_update_av_writedata~combout\,
	ena => \inst|nios2|d_writedata[25]~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|d_writedata\(14));

-- Location: LCCOMB_X22_Y8_N20
\inst|cmd_xbar_mux|src_payload~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cmd_xbar_mux|src_payload~20_combout\ = (\inst|cmd_xbar_mux|saved_grant\(1) & \inst|nios2|d_writedata\(14))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|cmd_xbar_mux|saved_grant\(1),
	datad => \inst|nios2|d_writedata\(14),
	combout => \inst|cmd_xbar_mux|src_payload~20_combout\);

-- Location: LCCOMB_X26_Y9_N24
\inst|nios2|the_kernel_nios2_nios2_oci|readdata[11]~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_avalon_reg|oci_reg_readdata~0_combout\,
	datab => \inst|cmd_xbar_mux|src_data\(46),
	datac => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_ocimem|kernel_nios2_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a\(11),
	combout => \inst|nios2|the_kernel_nios2_nios2_oci|readdata[11]~1_combout\);

-- Location: FF_X26_Y9_N25
\inst|nios2_jtag_debug_module_translator|av_readdata_pre[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|the_kernel_nios2_nios2_oci|readdata[11]~1_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_jtag_debug_module_translator|av_readdata_pre\(11));

-- Location: LCCOMB_X26_Y9_N8
\inst|rsp_xbar_mux_001|src_payload~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|rsp_xbar_mux_001|src_payload~5_combout\ = (\inst|width_adapter_001|out_data\(11) & ((\inst|rsp_xbar_demux_001|src1_valid~0_combout\) # ((\inst|rsp_xbar_demux|src1_valid~combout\ & \inst|nios2_jtag_debug_module_translator|av_readdata_pre\(11))))) # 
-- (!\inst|width_adapter_001|out_data\(11) & (((\inst|rsp_xbar_demux|src1_valid~combout\ & \inst|nios2_jtag_debug_module_translator|av_readdata_pre\(11)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|width_adapter_001|out_data\(11),
	datab => \inst|rsp_xbar_demux_001|src1_valid~0_combout\,
	datac => \inst|rsp_xbar_demux|src1_valid~combout\,
	datad => \inst|nios2_jtag_debug_module_translator|av_readdata_pre\(11),
	combout => \inst|rsp_xbar_mux_001|src_payload~5_combout\);

-- Location: FF_X26_Y9_N9
\inst|nios2|d_readdata_d1[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|rsp_xbar_mux_001|src_payload~5_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|d_readdata_d1\(11));

-- Location: LCCOMB_X19_Y9_N24
\inst|nios2|dc_data_wr_port_data[11]~11\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|dc_data_wr_port_data[11]~10_combout\,
	datac => \inst|nios2|d_readdata_d1\(11),
	datad => \inst|nios2|A_dc_fill_active~q\,
	combout => \inst|nios2|dc_data_wr_port_data[11]~11_combout\);

-- Location: LCCOMB_X16_Y11_N12
\inst|nios2|A_dc_rd_data[9]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst|nios2|kernel_nios2_dc_data|the_altsyncram|auto_generated|q_b\(9),
	combout => \inst|nios2|A_dc_rd_data[9]~feeder_combout\);

-- Location: FF_X16_Y11_N13
\inst|nios2|A_dc_rd_data[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|A_dc_rd_data[9]~feeder_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|nios2|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|A_dc_rd_data\(9));

-- Location: LCCOMB_X16_Y11_N4
\inst|nios2|A_dc_xfer_wr_data_nxt[9]~10\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|nios2|A_dc_xfer_rd_data_offset_match~q\,
	datac => \inst|nios2|kernel_nios2_dc_data|the_altsyncram|auto_generated|q_b\(9),
	datad => \inst|nios2|A_dc_rd_data\(9),
	combout => \inst|nios2|A_dc_xfer_wr_data_nxt[9]~10_combout\);

-- Location: FF_X16_Y11_N5
\inst|nios2|A_dc_xfer_wr_data[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|A_dc_xfer_wr_data_nxt[9]~10_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|A_dc_xfer_wr_data\(9));

-- Location: FF_X21_Y7_N21
\inst|nios2|d_writedata[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|d_writedata[13]~6_combout\,
	asdata => \inst|nios2|kernel_nios2_dc_victim|the_altsyncram|auto_generated|q_b\(13),
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst|nios2|A_dc_wb_update_av_writedata~combout\,
	ena => \inst|nios2|d_writedata[25]~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|d_writedata\(13));

-- Location: LCCOMB_X22_Y8_N0
\inst|cmd_xbar_mux|src_payload~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cmd_xbar_mux|src_payload~23_combout\ = (\inst|nios2|d_writedata\(13) & \inst|cmd_xbar_mux|saved_grant\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst|nios2|d_writedata\(13),
	datad => \inst|cmd_xbar_mux|saved_grant\(1),
	combout => \inst|cmd_xbar_mux|src_payload~23_combout\);

-- Location: LCCOMB_X24_Y11_N2
\inst|nios2|the_kernel_nios2_nios2_oci|readdata[10]~3\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_avalon_reg|oci_reg_readdata~0_combout\,
	datab => \inst|cmd_xbar_mux|src_data\(46),
	datad => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_ocimem|kernel_nios2_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a\(10),
	combout => \inst|nios2|the_kernel_nios2_nios2_oci|readdata[10]~3_combout\);

-- Location: FF_X24_Y11_N3
\inst|nios2_jtag_debug_module_translator|av_readdata_pre[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|the_kernel_nios2_nios2_oci|readdata[10]~3_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_jtag_debug_module_translator|av_readdata_pre\(10));

-- Location: LCCOMB_X24_Y11_N0
\inst|rsp_xbar_mux_001|src_payload~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|rsp_xbar_mux_001|src_payload~8_combout\ = (\inst|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg\(0) & ((\inst|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(10)) # ((\inst|rsp_xbar_demux|src1_valid~combout\ & 
-- \inst|nios2_jtag_debug_module_translator|av_readdata_pre\(10))))) # (!\inst|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg\(0) & (\inst|rsp_xbar_demux|src1_valid~combout\ & ((\inst|nios2_jtag_debug_module_translator|av_readdata_pre\(10)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg\(0),
	datab => \inst|rsp_xbar_demux|src1_valid~combout\,
	datac => \inst|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(10),
	datad => \inst|nios2_jtag_debug_module_translator|av_readdata_pre\(10),
	combout => \inst|rsp_xbar_mux_001|src_payload~8_combout\);

-- Location: LCCOMB_X24_Y11_N16
\inst|rsp_xbar_mux_001|src_payload~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|rsp_xbar_mux_001|src_payload~9_combout\ = (\inst|rsp_xbar_mux_001|src_payload~8_combout\) # ((\inst|rsp_xbar_demux_001|src1_valid~0_combout\ & \inst|width_adapter_001|out_data\(10)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|rsp_xbar_demux_001|src1_valid~0_combout\,
	datac => \inst|width_adapter_001|out_data\(10),
	datad => \inst|rsp_xbar_mux_001|src_payload~8_combout\,
	combout => \inst|rsp_xbar_mux_001|src_payload~9_combout\);

-- Location: FF_X24_Y11_N17
\inst|nios2|d_readdata_d1[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|rsp_xbar_mux_001|src_payload~9_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|d_readdata_d1\(10));

-- Location: LCCOMB_X19_Y9_N12
\inst|nios2|dc_data_wr_port_data[10]~24\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|A_dc_valid_st_bypass_hit~q\,
	datab => \inst|nios2|A_st_data\(10),
	datac => \inst|nios2|M_st_data\(10),
	datad => \inst|nios2|A_en_d1~q\,
	combout => \inst|nios2|dc_data_wr_port_data[10]~24_combout\);

-- Location: LCCOMB_X19_Y9_N22
\inst|nios2|dc_data_wr_port_data[10]~25\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|A_dc_fill_active~q\,
	datab => \inst|nios2|d_readdata_d1\(10),
	datad => \inst|nios2|dc_data_wr_port_data[10]~24_combout\,
	combout => \inst|nios2|dc_data_wr_port_data[10]~25_combout\);

-- Location: LCCOMB_X16_Y11_N14
\inst|nios2|A_dc_xfer_wr_data_nxt[8]~11\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|A_dc_rd_data\(8),
	datab => \inst|nios2|A_dc_xfer_rd_data_offset_match~q\,
	datad => \inst|nios2|kernel_nios2_dc_data|the_altsyncram|auto_generated|q_b\(8),
	combout => \inst|nios2|A_dc_xfer_wr_data_nxt[8]~11_combout\);

-- Location: FF_X16_Y11_N15
\inst|nios2|A_dc_xfer_wr_data[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|A_dc_xfer_wr_data_nxt[8]~11_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|A_dc_xfer_wr_data\(8));

-- Location: FF_X21_Y7_N23
\inst|nios2|d_writedata[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|d_writedata[12]~7_combout\,
	asdata => \inst|nios2|kernel_nios2_dc_victim|the_altsyncram|auto_generated|q_b\(12),
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst|nios2|A_dc_wb_update_av_writedata~combout\,
	ena => \inst|nios2|d_writedata[25]~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|d_writedata\(12));

-- Location: LCCOMB_X26_Y8_N20
\inst|cmd_xbar_mux|src_payload~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cmd_xbar_mux|src_payload~27_combout\ = (\inst|nios2|d_writedata\(12) & \inst|cmd_xbar_mux|saved_grant\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst|nios2|d_writedata\(12),
	datad => \inst|cmd_xbar_mux|saved_grant\(1),
	combout => \inst|cmd_xbar_mux|src_payload~27_combout\);

-- Location: LCCOMB_X26_Y9_N6
\inst|nios2|the_kernel_nios2_nios2_oci|readdata[12]~23\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|cmd_xbar_mux|src_data\(46),
	datac => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_avalon_reg|oci_reg_readdata~0_combout\,
	datad => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_ocimem|kernel_nios2_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a\(12),
	combout => \inst|nios2|the_kernel_nios2_nios2_oci|readdata[12]~23_combout\);

-- Location: FF_X26_Y9_N7
\inst|nios2_jtag_debug_module_translator|av_readdata_pre[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|the_kernel_nios2_nios2_oci|readdata[12]~23_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_jtag_debug_module_translator|av_readdata_pre\(12));

-- Location: LCCOMB_X26_Y7_N22
\inst|rsp_xbar_mux_001|src_payload~50\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|rsp_xbar_mux_001|src_payload~50_combout\ = (\inst|rsp_xbar_demux|src1_valid~combout\ & ((\inst|nios2_jtag_debug_module_translator|av_readdata_pre\(12)) # ((\inst|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg\(0) & 
-- \inst|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(12))))) # (!\inst|rsp_xbar_demux|src1_valid~combout\ & (\inst|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg\(0) & 
-- (\inst|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(12))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|rsp_xbar_demux|src1_valid~combout\,
	datab => \inst|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg\(0),
	datac => \inst|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(12),
	datad => \inst|nios2_jtag_debug_module_translator|av_readdata_pre\(12),
	combout => \inst|rsp_xbar_mux_001|src_payload~50_combout\);

-- Location: LCCOMB_X26_Y11_N26
\inst|width_adapter_001|data_reg~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|width_adapter_001|data_reg~12_combout\ = (!\inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][83]~q\ & (!\inst|sdram_s1_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[1]~0_combout\ & 
-- ((\inst|sdram|za_data\(12)) # (\inst|width_adapter_001|data_reg\(12)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|sdram|za_data\(12),
	datab => \inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][83]~q\,
	datac => \inst|width_adapter_001|data_reg\(12),
	datad => \inst|sdram_s1_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[1]~0_combout\,
	combout => \inst|width_adapter_001|data_reg~12_combout\);

-- Location: FF_X26_Y11_N27
\inst|width_adapter_001|data_reg[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|width_adapter_001|data_reg~12_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|sdram_s1_translator_avalon_universal_slave_0_agent|rp_valid~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|width_adapter_001|data_reg\(12));

-- Location: LCCOMB_X26_Y11_N12
\inst|width_adapter_001|out_data[12]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|width_adapter_001|out_data\(12) = (\inst|width_adapter_001|data_reg\(12)) # ((\inst|sdram|za_data\(12) & !\inst|sdram_s1_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[1]~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|sdram|za_data\(12),
	datac => \inst|width_adapter_001|data_reg\(12),
	datad => \inst|sdram_s1_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[1]~0_combout\,
	combout => \inst|width_adapter_001|out_data\(12));

-- Location: LCCOMB_X26_Y11_N4
\inst|rsp_xbar_mux_001|src_payload~51\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|rsp_xbar_mux_001|src_payload~51_combout\ = (\inst|rsp_xbar_mux_001|src_payload~50_combout\) # ((\inst|rsp_xbar_demux_001|src1_valid~0_combout\ & \inst|width_adapter_001|out_data\(12)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|rsp_xbar_mux_001|src_payload~50_combout\,
	datac => \inst|rsp_xbar_demux_001|src1_valid~0_combout\,
	datad => \inst|width_adapter_001|out_data\(12),
	combout => \inst|rsp_xbar_mux_001|src_payload~51_combout\);

-- Location: FF_X26_Y11_N5
\inst|nios2|d_readdata_d1[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|rsp_xbar_mux_001|src_payload~51_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|d_readdata_d1\(12));

-- Location: LCCOMB_X25_Y12_N20
\inst|nios2|A_slow_inst_result[12]~12\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|d_readdata_d1\(28),
	datab => \inst|nios2|d_readdata_d1\(12),
	datad => \inst|nios2|A_ld_align_sh16~q\,
	combout => \inst|nios2|A_slow_inst_result[12]~12_combout\);

-- Location: FF_X25_Y12_N21
\inst|nios2|A_slow_inst_result[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|A_slow_inst_result[12]~12_combout\,
	asdata => \inst|nios2|A_slow_ld_data_fill_bit~combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst|nios2|A_ld_align_byte1_fill~q\,
	ena => \inst|nios2|A_slow_inst_result_en~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|A_slow_inst_result\(12));

-- Location: LCCOMB_X14_Y16_N0
\inst|nios2|E_logic_result[12]~14\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111101010000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|E_src2\(12),
	datab => \inst|nios2|E_logic_op\(0),
	datac => \inst|nios2|E_src1\(12),
	datad => \inst|nios2|E_logic_op\(1),
	combout => \inst|nios2|E_logic_result[12]~14_combout\);

-- Location: LCCOMB_X14_Y16_N2
\inst|nios2|E_alu_result[12]~15\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|E_ctrl_logic~q\,
	datab => \inst|nios2|E_logic_result[12]~14_combout\,
	datac => \inst|nios2|E_extra_pc\(10),
	datad => \inst|nios2|E_ctrl_retaddr~q\,
	combout => \inst|nios2|E_alu_result[12]~15_combout\);

-- Location: LCCOMB_X17_Y14_N22
\inst|nios2|E_alu_result[12]\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|Add17|auto_generated|result_int[13]~26_combout\,
	datab => \inst|nios2|E_alu_result~0_combout\,
	datac => \inst|nios2|E_alu_result[12]~15_combout\,
	combout => \inst|nios2|E_alu_result\(12));

-- Location: FF_X17_Y14_N23
\inst|nios2|M_alu_result[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|E_alu_result\(12),
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|nios2|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|M_alu_result\(12));

-- Location: LCCOMB_X16_Y11_N22
\inst|nios2|M_inst_result[12]~23\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|nios2|M_ctrl_mem~q\,
	datac => \inst|nios2|kernel_nios2_dc_data|the_altsyncram|auto_generated|q_b\(12),
	datad => \inst|nios2|M_alu_result\(12),
	combout => \inst|nios2|M_inst_result[12]~23_combout\);

-- Location: FF_X16_Y11_N23
\inst|nios2|A_inst_result[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|M_inst_result[12]~23_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sclr => \inst|nios2|M_ctrl_rdctl_inst~q\,
	ena => \inst|nios2|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|A_inst_result\(12));

-- Location: FF_X21_Y15_N25
\inst|nios2|M_alu_result[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|E_alu_result\(28),
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|nios2|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|M_alu_result\(28));

-- Location: LCCOMB_X21_Y15_N16
\inst|nios2|M_inst_result[28]~22\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|M_ctrl_mem~q\,
	datac => \inst|nios2|M_alu_result\(28),
	datad => \inst|nios2|kernel_nios2_dc_data|the_altsyncram|auto_generated|q_b\(28),
	combout => \inst|nios2|M_inst_result[28]~22_combout\);

-- Location: FF_X21_Y15_N17
\inst|nios2|A_inst_result[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|M_inst_result[28]~22_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sclr => \inst|nios2|M_ctrl_rdctl_inst~q\,
	ena => \inst|nios2|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|A_inst_result\(28));

-- Location: LCCOMB_X23_Y12_N10
\inst|nios2|A_data_ram_ld16_data[12]~7\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|A_ld_align_sh16~q\,
	datab => \inst|nios2|A_inst_result\(12),
	datad => \inst|nios2|A_inst_result\(28),
	combout => \inst|nios2|A_data_ram_ld16_data[12]~7_combout\);

-- Location: LCCOMB_X25_Y16_N4
\inst|nios2|A_wr_data_unfiltered[12]~111\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|A_wr_data_unfiltered[23]~22_combout\,
	datab => \inst|nios2|A_slow_inst_result\(12),
	datac => \inst|nios2|A_wr_data_unfiltered[8]~21_combout\,
	datad => \inst|nios2|A_data_ram_ld16_data[12]~7_combout\,
	combout => \inst|nios2|A_wr_data_unfiltered[12]~111_combout\);

-- Location: LCCOMB_X24_Y18_N26
\inst|nios2|E_rot_mask[4]~7\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|E_src2\(0),
	datab => \inst|nios2|E_ctrl_shift_rot_right~q\,
	datac => \inst|nios2|E_src2\(2),
	datad => \inst|nios2|E_src2\(1),
	combout => \inst|nios2|E_rot_mask[4]~7_combout\);

-- Location: FF_X24_Y18_N27
\inst|nios2|M_rot_mask[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|E_rot_mask[4]~7_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|nios2|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|M_rot_mask\(4));

-- Location: FF_X24_Y18_N21
\inst|nios2|A_rot_mask[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \inst|nios2|M_rot_mask\(4),
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \inst|nios2|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|A_rot_mask\(4));

-- Location: LCCOMB_X26_Y18_N16
\inst|nios2|A_shift_rot_result~60\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|nios2|A_rot_mask\(4),
	datac => \inst|nios2|A_rot_pass1~q\,
	datad => \inst|nios2|A_rot_sel_fill1~q\,
	combout => \inst|nios2|A_shift_rot_result~60_combout\);

-- Location: LCCOMB_X25_Y16_N30
\inst|nios2|A_shift_rot_result~61\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|A_rot\(12),
	datac => \inst|nios2|A_rot_fill_bit~q\,
	datad => \inst|nios2|A_shift_rot_result~60_combout\,
	combout => \inst|nios2|A_shift_rot_result~61_combout\);

-- Location: FF_X25_Y16_N31
\inst|nios2|A_shift_rot_result[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|A_shift_rot_result~61_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|A_shift_rot_result\(12));

-- Location: LCCOMB_X25_Y16_N16
\inst|nios2|A_wr_data_unfiltered[12]~112\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|A_data_ram_ld_align_fill_bit~combout\,
	datab => \inst|nios2|A_wr_data_unfiltered[12]~111_combout\,
	datac => \inst|nios2|A_shift_rot_result\(12),
	datad => \inst|nios2|A_wr_data_unfiltered[8]~21_combout\,
	combout => \inst|nios2|A_wr_data_unfiltered[12]~112_combout\);

-- Location: LCCOMB_X17_Y12_N24
\inst|nios2|A_wr_data_unfiltered[12]~113\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|A_ctrl_mul_lsw~q\,
	datab => \inst|nios2|A_mul_result\(12),
	datac => \inst|nios2|A_wr_data_unfiltered[12]~112_combout\,
	combout => \inst|nios2|A_wr_data_unfiltered[12]~113_combout\);

-- Location: LCCOMB_X17_Y12_N18
\inst|nios2|D_src2_reg[12]~90\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|M_alu_result\(12),
	datab => \inst|nios2|D_src2_reg[30]~22_combout\,
	datac => \inst|nios2|A_wr_data_unfiltered[12]~113_combout\,
	datad => \inst|nios2|D_src2_reg[30]~23_combout\,
	combout => \inst|nios2|D_src2_reg[12]~90_combout\);

-- Location: FF_X17_Y12_N25
\inst|nios2|W_wr_data[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|A_wr_data_unfiltered[12]~113_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|W_wr_data\(12));

-- Location: LCCOMB_X17_Y12_N4
\inst|nios2|D_src2_reg[12]~91\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|kernel_nios2_register_bank_b|the_altsyncram|auto_generated|q_b\(12),
	datab => \inst|nios2|D_src2_reg[12]~90_combout\,
	datac => \inst|nios2|D_src2_reg[30]~22_combout\,
	datad => \inst|nios2|W_wr_data\(12),
	combout => \inst|nios2|D_src2_reg[12]~91_combout\);

-- Location: LCCOMB_X17_Y14_N10
\inst|nios2|E_src2[12]~12\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|E_alu_result\(12),
	datab => \inst|nios2|D_src2_reg[12]~91_combout\,
	datad => \inst|nios2|D_src2_hazard_E~combout\,
	combout => \inst|nios2|E_src2[12]~12_combout\);

-- Location: LCCOMB_X17_Y14_N18
\inst|nios2|E_src2_reg[12]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|nios2|E_src2[12]~12_combout\,
	combout => \inst|nios2|E_src2_reg[12]~feeder_combout\);

-- Location: FF_X17_Y14_N19
\inst|nios2|E_src2_reg[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|E_src2_reg[12]~feeder_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|nios2|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|E_src2_reg\(12));

-- Location: LCCOMB_X17_Y11_N22
\inst|nios2|M_st_data[28]~4\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|Equal276~0_combout\,
	datab => \inst|nios2|E_src2_reg\(4),
	datad => \inst|nios2|E_src2_reg\(12),
	combout => \inst|nios2|M_st_data[28]~4_combout\);

-- Location: FF_X21_Y15_N9
\inst|nios2|E_src2_reg[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|D_src2_reg[28]~57_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|nios2|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|E_src2_reg\(28));

-- Location: FF_X17_Y11_N23
\inst|nios2|M_st_data[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|M_st_data[28]~4_combout\,
	asdata => \inst|nios2|E_src2_reg\(28),
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst|nios2|E_iw\(4),
	ena => \inst|nios2|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|M_st_data\(28));

-- Location: FF_X18_Y11_N19
\inst|nios2|A_st_data[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \inst|nios2|M_st_data\(28),
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \inst|nios2|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|A_st_data\(28));

-- Location: LCCOMB_X18_Y11_N18
\inst|nios2|dc_data_wr_port_data[28]~50\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|M_st_data\(28),
	datab => \inst|nios2|A_en_d1~q\,
	datac => \inst|nios2|A_st_data\(28),
	datad => \inst|nios2|A_dc_valid_st_bypass_hit~q\,
	combout => \inst|nios2|dc_data_wr_port_data[28]~50_combout\);

-- Location: LCCOMB_X18_Y11_N12
\inst|nios2|dc_data_wr_port_data[28]~51\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|d_readdata_d1\(28),
	datab => \inst|nios2|dc_data_wr_port_data[28]~50_combout\,
	datad => \inst|nios2|A_dc_fill_active~q\,
	combout => \inst|nios2|dc_data_wr_port_data[28]~51_combout\);

-- Location: LCCOMB_X19_Y12_N2
\inst|nios2|A_dc_rd_data[7]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst|nios2|kernel_nios2_dc_data|the_altsyncram|auto_generated|q_b\(7),
	combout => \inst|nios2|A_dc_rd_data[7]~feeder_combout\);

-- Location: FF_X19_Y12_N3
\inst|nios2|A_dc_rd_data[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|A_dc_rd_data[7]~feeder_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|nios2|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|A_dc_rd_data\(7));

-- Location: LCCOMB_X19_Y12_N18
\inst|nios2|A_dc_xfer_wr_data_nxt[7]~12\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|nios2|kernel_nios2_dc_data|the_altsyncram|auto_generated|q_b\(7),
	datac => \inst|nios2|A_dc_xfer_rd_data_offset_match~q\,
	datad => \inst|nios2|A_dc_rd_data\(7),
	combout => \inst|nios2|A_dc_xfer_wr_data_nxt[7]~12_combout\);

-- Location: FF_X19_Y12_N19
\inst|nios2|A_dc_xfer_wr_data[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|A_dc_xfer_wr_data_nxt[7]~12_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|A_dc_xfer_wr_data\(7));

-- Location: FF_X19_Y7_N17
\inst|nios2|d_writedata[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|d_writedata[11]~8_combout\,
	asdata => \inst|nios2|kernel_nios2_dc_victim|the_altsyncram|auto_generated|q_b\(11),
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst|nios2|A_dc_wb_update_av_writedata~combout\,
	ena => \inst|nios2|d_writedata[25]~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|d_writedata\(11));

-- Location: LCCOMB_X25_Y8_N4
\inst|cmd_xbar_mux|src_payload~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cmd_xbar_mux|src_payload~7_combout\ = (\inst|cmd_xbar_mux|saved_grant\(1) & \inst|nios2|d_writedata\(11))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst|cmd_xbar_mux|saved_grant\(1),
	datad => \inst|nios2|d_writedata\(11),
	combout => \inst|cmd_xbar_mux|src_payload~7_combout\);

-- Location: LCCOMB_X26_Y9_N10
\inst|nios2|the_kernel_nios2_nios2_oci|readdata[15]~5\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|cmd_xbar_mux|src_data\(46),
	datac => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_avalon_reg|oci_reg_readdata~0_combout\,
	datad => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_ocimem|kernel_nios2_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a\(15),
	combout => \inst|nios2|the_kernel_nios2_nios2_oci|readdata[15]~5_combout\);

-- Location: FF_X26_Y9_N11
\inst|nios2_jtag_debug_module_translator|av_readdata_pre[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|the_kernel_nios2_nios2_oci|readdata[15]~5_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_jtag_debug_module_translator|av_readdata_pre\(15));

-- Location: LCCOMB_X25_Y10_N30
\inst|rsp_xbar_mux_001|src_payload~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|rsp_xbar_mux_001|src_payload~11_combout\ = (\inst|nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][84]~q\ & (\inst|nios2_jtag_debug_module_translator|read_latency_shift_reg\(0) & 
-- \inst|nios2_jtag_debug_module_translator|av_readdata_pre\(15)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][84]~q\,
	datac => \inst|nios2_jtag_debug_module_translator|read_latency_shift_reg\(0),
	datad => \inst|nios2_jtag_debug_module_translator|av_readdata_pre\(15),
	combout => \inst|rsp_xbar_mux_001|src_payload~11_combout\);

-- Location: IOIBUF_X34_Y8_N8
\sdram_dq[15]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => sdram_dq(15),
	o => \sdram_dq[15]~input_o\);

-- Location: FF_X34_Y8_N10
\inst|sdram|za_data[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \sdram_dq[15]~input_o\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sdram|za_data\(15));

-- Location: LCCOMB_X25_Y10_N2
\inst|width_adapter_001|data_reg~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|width_adapter_001|data_reg~3_combout\ = (!\inst|sdram_s1_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[1]~0_combout\ & (!\inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][83]~q\ & 
-- ((\inst|sdram|za_data\(15)) # (\inst|width_adapter_001|data_reg\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|sdram_s1_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[1]~0_combout\,
	datab => \inst|sdram|za_data\(15),
	datac => \inst|width_adapter_001|data_reg\(15),
	datad => \inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][83]~q\,
	combout => \inst|width_adapter_001|data_reg~3_combout\);

-- Location: FF_X25_Y10_N3
\inst|width_adapter_001|data_reg[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|width_adapter_001|data_reg~3_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|sdram_s1_translator_avalon_universal_slave_0_agent|rp_valid~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|width_adapter_001|data_reg\(15));

-- Location: LCCOMB_X25_Y10_N20
\inst|width_adapter_001|out_data[15]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|width_adapter_001|out_data\(15) = (\inst|width_adapter_001|data_reg\(15)) # ((\inst|sdram|za_data\(15) & !\inst|sdram_s1_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[1]~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|sdram|za_data\(15),
	datac => \inst|sdram_s1_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[1]~0_combout\,
	datad => \inst|width_adapter_001|data_reg\(15),
	combout => \inst|width_adapter_001|out_data\(15));

-- Location: LCCOMB_X25_Y10_N28
\inst|rsp_xbar_mux_001|src_payload~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|rsp_xbar_mux_001|src_payload~13_combout\ = (\inst|rsp_xbar_mux_001|src_payload~12_combout\) # ((\inst|rsp_xbar_mux_001|src_payload~11_combout\) # ((\inst|rsp_xbar_demux_001|src1_valid~0_combout\ & \inst|width_adapter_001|out_data\(15))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|rsp_xbar_demux_001|src1_valid~0_combout\,
	datab => \inst|rsp_xbar_mux_001|src_payload~12_combout\,
	datac => \inst|rsp_xbar_mux_001|src_payload~11_combout\,
	datad => \inst|width_adapter_001|out_data\(15),
	combout => \inst|rsp_xbar_mux_001|src_payload~13_combout\);

-- Location: FF_X25_Y10_N29
\inst|nios2|d_readdata_d1[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|rsp_xbar_mux_001|src_payload~13_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|d_readdata_d1\(15));

-- Location: FF_X25_Y14_N19
\inst|nios2|A_mem_baddr[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \inst|nios2|M_alu_result\(1),
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \inst|nios2|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|A_mem_baddr\(1));

-- Location: LCCOMB_X25_Y14_N18
\inst|nios2|A_slow_ld_data_sign_bit~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|A_slow_ld_data_sign_bit~0_combout\,
	datab => \inst|nios2|d_readdata_d1\(23),
	datac => \inst|nios2|A_mem_baddr\(1),
	datad => \inst|nios2|d_readdata_d1\(7),
	combout => \inst|nios2|A_slow_ld_data_sign_bit~1_combout\);

-- Location: FF_X25_Y14_N7
\inst|nios2|A_mem_baddr[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \inst|nios2|M_alu_result\(0),
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \inst|nios2|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|A_mem_baddr\(0));

-- Location: FF_X19_Y12_N11
\inst|nios2|M_ctrl_ld16\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|Equal187~0_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|nios2|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|M_ctrl_ld16~q\);

-- Location: FF_X25_Y14_N1
\inst|nios2|A_ctrl_ld16\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \inst|nios2|M_ctrl_ld16~q\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \inst|nios2|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|A_ctrl_ld16~q\);

-- Location: LCCOMB_X25_Y14_N6
\inst|nios2|A_slow_ld_data_sign_bit~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst|nios2|A_mem_baddr\(0),
	datad => \inst|nios2|A_ctrl_ld16~q\,
	combout => \inst|nios2|A_slow_ld_data_sign_bit~0_combout\);

-- Location: LCCOMB_X25_Y14_N20
\inst|nios2|A_slow_ld_data_sign_bit~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|d_readdata_d1\(31),
	datab => \inst|nios2|d_readdata_d1\(15),
	datac => \inst|nios2|A_slow_ld_data_sign_bit~1_combout\,
	datad => \inst|nios2|A_slow_ld_data_sign_bit~0_combout\,
	combout => \inst|nios2|A_slow_ld_data_sign_bit~2_combout\);

-- Location: LCCOMB_X25_Y12_N26
\inst|nios2|A_slow_ld_data_fill_bit\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|nios2|A_slow_ld_data_sign_bit~2_combout\,
	datac => \inst|nios2|A_ctrl_ld_signed~q\,
	combout => \inst|nios2|A_slow_ld_data_fill_bit~combout\);

-- Location: FF_X25_Y12_N5
\inst|nios2|A_slow_inst_result[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|A_slow_inst_result[8]~8_combout\,
	asdata => \inst|nios2|A_slow_ld_data_fill_bit~combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst|nios2|A_ld_align_byte1_fill~q\,
	ena => \inst|nios2|A_slow_inst_result_en~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|A_slow_inst_result\(8));

-- Location: LCCOMB_X16_Y11_N26
\inst|nios2|M_inst_result[8]~9\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|nios2|M_ctrl_mem~q\,
	datac => \inst|nios2|M_alu_result\(8),
	datad => \inst|nios2|kernel_nios2_dc_data|the_altsyncram|auto_generated|q_b\(8),
	combout => \inst|nios2|M_inst_result[8]~9_combout\);

-- Location: FF_X16_Y11_N27
\inst|nios2|A_inst_result[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|M_inst_result[8]~9_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sclr => \inst|nios2|M_ctrl_rdctl_inst~q\,
	ena => \inst|nios2|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|A_inst_result\(8));

-- Location: LCCOMB_X24_Y13_N2
\inst|nios2|A_data_ram_ld16_data[8]~3\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|A_inst_result\(24),
	datab => \inst|nios2|A_inst_result\(8),
	datac => \inst|nios2|A_ld_align_sh16~q\,
	combout => \inst|nios2|A_data_ram_ld16_data[8]~3_combout\);

-- Location: LCCOMB_X24_Y13_N20
\inst|nios2|A_wr_data_unfiltered[8]~29\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|A_wr_data_unfiltered[8]~21_combout\,
	datab => \inst|nios2|A_slow_inst_result\(8),
	datac => \inst|nios2|A_wr_data_unfiltered[23]~22_combout\,
	datad => \inst|nios2|A_data_ram_ld16_data[8]~3_combout\,
	combout => \inst|nios2|A_wr_data_unfiltered[8]~29_combout\);

-- Location: FF_X22_Y20_N31
\inst|nios2|M_rot_step1[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|M_rot_step1[4]~15_combout\,
	asdata => \inst|nios2|M_rot_step1[2]~24_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst|nios2|Add8~5_combout\,
	ena => \inst|nios2|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|M_rot_step1\(4));

-- Location: FF_X22_Y20_N21
\inst|nios2|M_rot_step1[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|M_rot_step1[8]~14_combout\,
	asdata => \inst|nios2|M_rot_step1[6]~31_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst|nios2|Add8~5_combout\,
	ena => \inst|nios2|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|M_rot_step1\(8));

-- Location: LCCOMB_X24_Y20_N30
\inst|nios2|Mn_rot_step2[8]~16\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|M_rot_rn\(2),
	datab => \inst|nios2|M_rot_step1\(4),
	datad => \inst|nios2|M_rot_step1\(8),
	combout => \inst|nios2|Mn_rot_step2[8]~16_combout\);

-- Location: FF_X24_Y20_N31
\inst|nios2|Mn_rot_step2[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|Mn_rot_step2[8]~16_combout\,
	asdata => \inst|nios2|Mn_rot_step2[0]~2_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst|nios2|M_rot_rn\(3),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|Mn_rot_step2\(8));

-- Location: FF_X23_Y20_N15
\inst|nios2|M_rot_step1[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|M_rot_step1[24]~10_combout\,
	asdata => \inst|nios2|M_rot_step1[22]~27_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst|nios2|Add8~5_combout\,
	ena => \inst|nios2|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|M_rot_step1\(24));

-- Location: LCCOMB_X24_Y20_N4
\inst|nios2|Mn_rot_step2[24]~17\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|M_rot_step1\(20),
	datab => \inst|nios2|M_rot_step1\(24),
	datad => \inst|nios2|M_rot_rn\(2),
	combout => \inst|nios2|Mn_rot_step2[24]~17_combout\);

-- Location: FF_X21_Y20_N23
\inst|nios2|M_rot_step1[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|M_rot_step1[16]~12_combout\,
	asdata => \inst|nios2|M_rot_step1[14]~29_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst|nios2|Add8~5_combout\,
	ena => \inst|nios2|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|M_rot_step1\(16));

-- Location: LCCOMB_X24_Y20_N28
\inst|nios2|Mn_rot_step2[16]~3\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|M_rot_step1\(12),
	datab => \inst|nios2|M_rot_step1\(16),
	datad => \inst|nios2|M_rot_rn\(2),
	combout => \inst|nios2|Mn_rot_step2[16]~3_combout\);

-- Location: FF_X24_Y20_N5
\inst|nios2|Mn_rot_step2[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|Mn_rot_step2[24]~17_combout\,
	asdata => \inst|nios2|Mn_rot_step2[16]~3_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst|nios2|M_rot_rn\(3),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|Mn_rot_step2\(24));

-- Location: LCCOMB_X21_Y21_N14
\inst|nios2|A_rot~3\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|nios2|Mn_rot_step2\(8),
	datac => \inst|nios2|M_rot_rn\(4),
	datad => \inst|nios2|Mn_rot_step2\(24),
	combout => \inst|nios2|A_rot~3_combout\);

-- Location: FF_X21_Y21_N15
\inst|nios2|A_rot[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|A_rot~3_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|nios2|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|A_rot\(8));

-- Location: LCCOMB_X24_Y18_N8
\inst|nios2|E_rot_mask[0]~3\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|E_src2\(0),
	datab => \inst|nios2|E_ctrl_shift_rot_right~q\,
	datac => \inst|nios2|E_src2\(2),
	datad => \inst|nios2|E_src2\(1),
	combout => \inst|nios2|E_rot_mask[0]~3_combout\);

-- Location: FF_X24_Y18_N9
\inst|nios2|M_rot_mask[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|E_rot_mask[0]~3_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|nios2|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|M_rot_mask\(0));

-- Location: FF_X24_Y18_N19
\inst|nios2|A_rot_mask[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \inst|nios2|M_rot_mask\(0),
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \inst|nios2|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|A_rot_mask\(0));

-- Location: LCCOMB_X26_Y18_N26
\inst|nios2|A_shift_rot_result~6\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|nios2|A_rot_mask\(0),
	datac => \inst|nios2|A_rot_pass1~q\,
	datad => \inst|nios2|A_rot_sel_fill1~q\,
	combout => \inst|nios2|A_shift_rot_result~6_combout\);

-- Location: LCCOMB_X21_Y21_N16
\inst|nios2|A_shift_rot_result~7\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|nios2|A_rot\(8),
	datac => \inst|nios2|A_shift_rot_result~6_combout\,
	datad => \inst|nios2|A_rot_fill_bit~q\,
	combout => \inst|nios2|A_shift_rot_result~7_combout\);

-- Location: FF_X21_Y21_N17
\inst|nios2|A_shift_rot_result[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|A_shift_rot_result~7_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|A_shift_rot_result\(8));

-- Location: LCCOMB_X24_Y13_N22
\inst|nios2|A_wr_data_unfiltered[8]~30\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|A_wr_data_unfiltered[8]~21_combout\,
	datab => \inst|nios2|A_wr_data_unfiltered[8]~29_combout\,
	datac => \inst|nios2|A_shift_rot_result\(8),
	datad => \inst|nios2|A_data_ram_ld_align_fill_bit~combout\,
	combout => \inst|nios2|A_wr_data_unfiltered[8]~30_combout\);

-- Location: FF_X22_Y14_N17
\inst|nios2|A_mul_result[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|A_mul_result[8]~48_combout\,
	asdata => \inst|nios2|A_mul_partial_prod\(8),
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst|nios2|ALT_INV_A_mul_stall_d3~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|A_mul_result\(8));

-- Location: LCCOMB_X16_Y13_N10
\inst|nios2|A_wr_data_unfiltered[8]~31\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|A_ctrl_mul_lsw~q\,
	datab => \inst|nios2|A_wr_data_unfiltered[8]~30_combout\,
	datad => \inst|nios2|A_mul_result\(8),
	combout => \inst|nios2|A_wr_data_unfiltered[8]~31_combout\);

-- Location: LCCOMB_X23_Y16_N16
\inst|nios2|D_src2_reg[13]~88\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|D_src2_reg[30]~23_combout\,
	datab => \inst|nios2|kernel_nios2_register_bank_b|the_altsyncram|auto_generated|q_b\(13),
	datac => \inst|nios2|A_wr_data_unfiltered[13]~110_combout\,
	datad => \inst|nios2|D_src2_reg[30]~22_combout\,
	combout => \inst|nios2|D_src2_reg[13]~88_combout\);

-- Location: FF_X23_Y16_N23
\inst|nios2|W_wr_data[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|A_wr_data_unfiltered[13]~110_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|W_wr_data\(13));

-- Location: FF_X23_Y16_N27
\inst|nios2|M_alu_result[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|E_alu_result\(13),
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|nios2|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|M_alu_result\(13));

-- Location: LCCOMB_X23_Y16_N18
\inst|nios2|D_src2_reg[13]~89\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|D_src2_reg[30]~23_combout\,
	datab => \inst|nios2|D_src2_reg[13]~88_combout\,
	datac => \inst|nios2|W_wr_data\(13),
	datad => \inst|nios2|M_alu_result\(13),
	combout => \inst|nios2|D_src2_reg[13]~89_combout\);

-- Location: LCCOMB_X23_Y16_N24
\inst|nios2|E_src2[13]~13\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|E_alu_result\(13),
	datab => \inst|nios2|D_src2_reg[13]~89_combout\,
	datad => \inst|nios2|D_src2_hazard_E~combout\,
	combout => \inst|nios2|E_src2[13]~13_combout\);

-- Location: LCCOMB_X23_Y16_N4
\inst|nios2|D_src2_imm[13]~14\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|D_ctrl_hi_imm16~q\,
	datad => \inst|nios2|D_iw\(19),
	combout => \inst|nios2|D_src2_imm[13]~14_combout\);

-- Location: FF_X23_Y16_N25
\inst|nios2|E_src2[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|E_src2[13]~13_combout\,
	asdata => \inst|nios2|D_src2_imm[13]~14_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst|nios2|D_ctrl_src2_choose_imm~q\,
	ena => \inst|nios2|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|E_src2\(13));

-- Location: LCCOMB_X14_Y16_N20
\inst|nios2|E_logic_result[13]~13\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110101010100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|E_logic_op\(1),
	datab => \inst|nios2|E_logic_op\(0),
	datac => \inst|nios2|E_src1\(13),
	datad => \inst|nios2|E_src2\(13),
	combout => \inst|nios2|E_logic_result[13]~13_combout\);

-- Location: LCCOMB_X14_Y16_N22
\inst|nios2|E_alu_result[13]~14\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|E_ctrl_retaddr~q\,
	datab => \inst|nios2|E_extra_pc\(11),
	datac => \inst|nios2|E_ctrl_logic~q\,
	datad => \inst|nios2|E_logic_result[13]~13_combout\,
	combout => \inst|nios2|E_alu_result[13]~14_combout\);

-- Location: LCCOMB_X23_Y16_N26
\inst|nios2|E_alu_result[13]\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|Add17|auto_generated|result_int[14]~28_combout\,
	datab => \inst|nios2|E_alu_result~0_combout\,
	datac => \inst|nios2|E_alu_result[13]~14_combout\,
	combout => \inst|nios2|E_alu_result\(13));

-- Location: LCCOMB_X23_Y16_N30
\inst|nios2|D_src1_reg[13]~88\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|D_src1_reg[13]~87_combout\,
	datab => \inst|nios2|E_src1[10]~1_combout\,
	datac => \inst|nios2|W_wr_data\(13),
	datad => \inst|nios2|M_alu_result\(13),
	combout => \inst|nios2|D_src1_reg[13]~88_combout\);

-- Location: LCCOMB_X23_Y16_N12
\inst|nios2|D_src1_reg[13]~89\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|D_ctrl_a_not_src~q\,
	datab => \inst|nios2|E_regnum_a_cmp_D~q\,
	datac => \inst|nios2|E_alu_result\(13),
	datad => \inst|nios2|D_src1_reg[13]~88_combout\,
	combout => \inst|nios2|D_src1_reg[13]~89_combout\);

-- Location: FF_X23_Y16_N13
\inst|nios2|E_src1[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|D_src1_reg[13]~89_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|nios2|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|E_src1\(13));

-- Location: LCCOMB_X21_Y20_N12
\inst|nios2|M_src1[13]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|nios2|E_src1\(13),
	combout => \inst|nios2|M_src1[13]~feeder_combout\);

-- Location: FF_X21_Y20_N13
\inst|nios2|M_src1[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|M_src1[13]~feeder_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|nios2|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|M_src1\(13));

-- Location: LCCOMB_X21_Y20_N10
\inst|nios2|A_mul_src1_nxt[13]~13\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst|nios2|A_mul_stall~q\,
	datad => \inst|nios2|M_src1\(13),
	combout => \inst|nios2|A_mul_src1_nxt[13]~13_combout\);

-- Location: LCCOMB_X23_Y14_N14
\inst|nios2|A_mul_partial_prod[11]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|nios2|the_kernel_nios2_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_out3~DATAOUT11\,
	combout => \inst|nios2|A_mul_partial_prod[11]~feeder_combout\);

-- Location: FF_X23_Y14_N15
\inst|nios2|A_mul_partial_prod[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|A_mul_partial_prod[11]~feeder_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|A_mul_partial_prod\(11));

-- Location: LCCOMB_X22_Y14_N24
\inst|nios2|A_mul_result[12]~56\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|A_mul_partial_prod\(12),
	datab => \inst|nios2|A_mul_result\(12),
	datad => VCC,
	cin => \inst|nios2|A_mul_result[11]~55\,
	combout => \inst|nios2|A_mul_result[12]~56_combout\,
	cout => \inst|nios2|A_mul_result[12]~57\);

-- Location: LCCOMB_X23_Y14_N20
\inst|nios2|A_mul_partial_prod[12]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|nios2|the_kernel_nios2_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_out3~DATAOUT12\,
	combout => \inst|nios2|A_mul_partial_prod[12]~feeder_combout\);

-- Location: FF_X23_Y14_N21
\inst|nios2|A_mul_partial_prod[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|A_mul_partial_prod[12]~feeder_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|A_mul_partial_prod\(12));

-- Location: FF_X22_Y14_N25
\inst|nios2|A_mul_result[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|A_mul_result[12]~56_combout\,
	asdata => \inst|nios2|A_mul_partial_prod\(12),
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst|nios2|ALT_INV_A_mul_stall_d3~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|A_mul_result\(12));

-- Location: LCCOMB_X22_Y14_N26
\inst|nios2|A_mul_result[13]~58\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|A_mul_partial_prod\(13),
	datab => \inst|nios2|A_mul_result\(13),
	datad => VCC,
	cin => \inst|nios2|A_mul_result[12]~57\,
	combout => \inst|nios2|A_mul_result[13]~58_combout\,
	cout => \inst|nios2|A_mul_result[13]~59\);

-- Location: FF_X21_Y14_N31
\inst|nios2|A_mul_partial_prod[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \inst|nios2|the_kernel_nios2_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_out3~DATAOUT13\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|A_mul_partial_prod\(13));

-- Location: FF_X22_Y14_N27
\inst|nios2|A_mul_result[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|A_mul_result[13]~58_combout\,
	asdata => \inst|nios2|A_mul_partial_prod\(13),
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst|nios2|ALT_INV_A_mul_stall_d3~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|A_mul_result\(13));

-- Location: LCCOMB_X22_Y14_N28
\inst|nios2|A_mul_result[14]~60\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|A_mul_partial_prod\(14),
	datab => \inst|nios2|A_mul_result\(14),
	datad => VCC,
	cin => \inst|nios2|A_mul_result[13]~59\,
	combout => \inst|nios2|A_mul_result[14]~60_combout\,
	cout => \inst|nios2|A_mul_result[14]~61\);

-- Location: LCCOMB_X21_Y14_N12
\inst|nios2|A_mul_partial_prod[14]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|nios2|the_kernel_nios2_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_out3~DATAOUT14\,
	combout => \inst|nios2|A_mul_partial_prod[14]~feeder_combout\);

-- Location: FF_X21_Y14_N13
\inst|nios2|A_mul_partial_prod[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|A_mul_partial_prod[14]~feeder_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|A_mul_partial_prod\(14));

-- Location: FF_X22_Y14_N29
\inst|nios2|A_mul_result[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|A_mul_result[14]~60_combout\,
	asdata => \inst|nios2|A_mul_partial_prod\(14),
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst|nios2|ALT_INV_A_mul_stall_d3~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|A_mul_result\(14));

-- Location: LCCOMB_X22_Y14_N30
\inst|nios2|A_mul_result[15]~62\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|A_mul_partial_prod\(15),
	datab => \inst|nios2|A_mul_result\(15),
	datad => VCC,
	cin => \inst|nios2|A_mul_result[14]~61\,
	combout => \inst|nios2|A_mul_result[15]~62_combout\,
	cout => \inst|nios2|A_mul_result[15]~63\);

-- Location: FF_X21_Y14_N19
\inst|nios2|A_mul_partial_prod[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \inst|nios2|the_kernel_nios2_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_out3~DATAOUT15\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|A_mul_partial_prod\(15));

-- Location: FF_X22_Y14_N31
\inst|nios2|A_mul_result[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|A_mul_result[15]~62_combout\,
	asdata => \inst|nios2|A_mul_partial_prod\(15),
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst|nios2|ALT_INV_A_mul_stall_d3~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|A_mul_result\(15));

-- Location: FF_X21_Y13_N1
\inst|nios2|A_mul_partial_prod[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|A_mul_partial_prod[16]~16_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|A_mul_partial_prod\(16));

-- Location: FF_X22_Y13_N1
\inst|nios2|A_mul_result[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|A_mul_result[16]~64_combout\,
	asdata => \inst|nios2|A_mul_partial_prod\(16),
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst|nios2|ALT_INV_A_mul_stall_d3~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|A_mul_result\(16));

-- Location: FF_X19_Y13_N3
\inst|nios2|M_alu_result[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|E_alu_result\(16),
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|nios2|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|M_alu_result\(16));

-- Location: LCCOMB_X19_Y13_N16
\inst|nios2|M_inst_result[16]~30\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|kernel_nios2_dc_data|the_altsyncram|auto_generated|q_b\(16),
	datab => \inst|nios2|M_ctrl_mem~q\,
	datac => \inst|nios2|M_alu_result\(16),
	combout => \inst|nios2|M_inst_result[16]~30_combout\);

-- Location: FF_X19_Y13_N17
\inst|nios2|A_inst_result[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|M_inst_result[16]~30_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sclr => \inst|nios2|M_ctrl_rdctl_inst~q\,
	ena => \inst|nios2|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|A_inst_result\(16));

-- Location: LCCOMB_X24_Y13_N16
\inst|nios2|A_wr_data_unfiltered[16]~99\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|A_slow_inst_result\(16),
	datab => \inst|nios2|A_wr_data_unfiltered[23]~22_combout\,
	datac => \inst|nios2|A_wr_data_unfiltered[23]~53_combout\,
	datad => \inst|nios2|A_inst_result\(16),
	combout => \inst|nios2|A_wr_data_unfiltered[16]~99_combout\);

-- Location: LCCOMB_X24_Y13_N10
\inst|nios2|A_wr_data_unfiltered[16]~100\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|A_shift_rot_result\(16),
	datab => \inst|nios2|A_data_ram_ld_align_fill_bit~combout\,
	datac => \inst|nios2|A_wr_data_unfiltered[23]~53_combout\,
	datad => \inst|nios2|A_wr_data_unfiltered[16]~99_combout\,
	combout => \inst|nios2|A_wr_data_unfiltered[16]~100_combout\);

-- Location: LCCOMB_X19_Y13_N20
\inst|nios2|A_wr_data_unfiltered[16]~101\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|A_ctrl_mul_lsw~q\,
	datac => \inst|nios2|A_mul_result\(16),
	datad => \inst|nios2|A_wr_data_unfiltered[16]~100_combout\,
	combout => \inst|nios2|A_wr_data_unfiltered[16]~101_combout\);

-- Location: FF_X19_Y13_N21
\inst|nios2|W_wr_data[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|A_wr_data_unfiltered[16]~101_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|W_wr_data\(16));

-- Location: LCCOMB_X19_Y13_N14
\inst|nios2|D_src2_reg[16]~82\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|M_alu_result\(16),
	datab => \inst|nios2|D_src2_reg[30]~22_combout\,
	datac => \inst|nios2|A_wr_data_unfiltered[16]~101_combout\,
	datad => \inst|nios2|D_src2_reg[30]~23_combout\,
	combout => \inst|nios2|D_src2_reg[16]~82_combout\);

-- Location: LCCOMB_X19_Y13_N24
\inst|nios2|D_src2_reg[16]~83\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|kernel_nios2_register_bank_b|the_altsyncram|auto_generated|q_b\(16),
	datab => \inst|nios2|W_wr_data\(16),
	datac => \inst|nios2|D_src2_reg[16]~82_combout\,
	datad => \inst|nios2|D_src2_reg[30]~22_combout\,
	combout => \inst|nios2|D_src2_reg[16]~83_combout\);

-- Location: LCCOMB_X19_Y13_N4
\inst|nios2|D_src2[16]~63\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|D_ctrl_b_is_dst~q\,
	datab => \inst|nios2|D_src2_reg[16]~83_combout\,
	datac => \inst|nios2|E_regnum_b_cmp_D~q\,
	datad => \inst|nios2|E_alu_result\(16),
	combout => \inst|nios2|D_src2[16]~63_combout\);

-- Location: LCCOMB_X19_Y15_N16
\inst|nios2|D_src2[16]~51\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|D_ctrl_unsigned_lo_imm16~q\,
	datab => \inst|nios2|D_iw\(6),
	datac => \inst|nios2|D_ctrl_hi_imm16~q\,
	datad => \inst|nios2|D_iw\(21),
	combout => \inst|nios2|D_src2[16]~51_combout\);

-- Location: LCCOMB_X19_Y15_N8
\inst|nios2|D_src2[16]~52\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|D_ctrl_src2_choose_imm~q\,
	datab => \inst|nios2|D_src2[16]~63_combout\,
	datac => \inst|nios2|D_src2[30]~22_combout\,
	datad => \inst|nios2|D_src2[16]~51_combout\,
	combout => \inst|nios2|D_src2[16]~52_combout\);

-- Location: FF_X19_Y15_N9
\inst|nios2|E_src2[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|D_src2[16]~52_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|nios2|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|E_src2\(16));

-- Location: LCCOMB_X19_Y19_N20
\inst|nios2|E_logic_result[16]~10\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111101010000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|E_src1\(16),
	datab => \inst|nios2|E_logic_op\(0),
	datac => \inst|nios2|E_src2\(16),
	datad => \inst|nios2|E_logic_op\(1),
	combout => \inst|nios2|E_logic_result[16]~10_combout\);

-- Location: LCCOMB_X19_Y19_N0
\inst|nios2|E_alu_result[16]~11\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|E_extra_pc\(14),
	datab => \inst|nios2|E_ctrl_retaddr~q\,
	datac => \inst|nios2|E_ctrl_logic~q\,
	datad => \inst|nios2|E_logic_result[16]~10_combout\,
	combout => \inst|nios2|E_alu_result[16]~11_combout\);

-- Location: LCCOMB_X19_Y13_N2
\inst|nios2|E_alu_result[16]\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|Add17|auto_generated|result_int[17]~34_combout\,
	datac => \inst|nios2|E_alu_result~0_combout\,
	datad => \inst|nios2|E_alu_result[16]~11_combout\,
	combout => \inst|nios2|E_alu_result\(16));

-- Location: LCCOMB_X19_Y13_N28
\inst|nios2|D_src1_reg[16]~80\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|D_src1_reg[16]~79_combout\,
	datab => \inst|nios2|E_regnum_a_cmp_D~q\,
	datac => \inst|nios2|D_ctrl_a_not_src~q\,
	datad => \inst|nios2|E_alu_result\(16),
	combout => \inst|nios2|D_src1_reg[16]~80_combout\);

-- Location: FF_X19_Y13_N29
\inst|nios2|E_src1[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|D_src1_reg[16]~80_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|nios2|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|E_src1\(16));

-- Location: FF_X19_Y14_N9
\inst|nios2|M_src1[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \inst|nios2|E_src1\(16),
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \inst|nios2|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|M_src1\(16));

-- Location: FF_X19_Y14_N25
\inst|nios2|A_mul_src1[0]~_Duplicate_1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|A_mul_src1_nxt[0]~0_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|A_mul_src1[0]~_Duplicate_1_q\);

-- Location: LCCOMB_X19_Y14_N8
\inst|nios2|A_mul_src1_nxt[16]~16\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|nios2|A_mul_stall~q\,
	datac => \inst|nios2|M_src1\(16),
	datad => \inst|nios2|A_mul_src1[0]~_Duplicate_1_q\,
	combout => \inst|nios2|A_mul_src1_nxt[16]~16_combout\);

-- Location: FF_X21_Y13_N19
\inst|nios2|A_mul_partial_prod[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|A_mul_partial_prod[25]~34_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|A_mul_partial_prod\(25));

-- Location: FF_X21_Y13_N21
\inst|nios2|A_mul_partial_prod[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|A_mul_partial_prod[26]~36_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|A_mul_partial_prod\(26));

-- Location: FF_X22_Y13_N21
\inst|nios2|A_mul_result[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|A_mul_result[26]~84_combout\,
	asdata => \inst|nios2|A_mul_partial_prod\(26),
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst|nios2|ALT_INV_A_mul_stall_d3~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|A_mul_result\(26));

-- Location: LCCOMB_X21_Y12_N20
\inst|nios2|A_wr_data_unfiltered[26]~69\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|A_slow_inst_result\(26),
	datab => \inst|nios2|A_wr_data_unfiltered[23]~53_combout\,
	datac => \inst|nios2|A_wr_data_unfiltered[23]~22_combout\,
	datad => \inst|nios2|A_inst_result\(26),
	combout => \inst|nios2|A_wr_data_unfiltered[26]~69_combout\);

-- Location: LCCOMB_X25_Y19_N20
\inst|nios2|A_shift_rot_result~32\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010001010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|A_rot_pass3~q\,
	datab => \inst|nios2|A_rot_sel_fill3~q\,
	datac => \inst|nios2|A_rot_mask\(2),
	combout => \inst|nios2|A_shift_rot_result~32_combout\);

-- Location: LCCOMB_X25_Y19_N4
\inst|nios2|A_shift_rot_result~33\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|A_rot\(26),
	datab => \inst|nios2|A_shift_rot_result~32_combout\,
	datac => \inst|nios2|A_rot_fill_bit~q\,
	combout => \inst|nios2|A_shift_rot_result~33_combout\);

-- Location: FF_X25_Y19_N5
\inst|nios2|A_shift_rot_result[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|A_shift_rot_result~33_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|A_shift_rot_result\(26));

-- Location: LCCOMB_X23_Y13_N0
\inst|nios2|A_wr_data_unfiltered[26]~70\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|A_wr_data_unfiltered[23]~53_combout\,
	datab => \inst|nios2|A_wr_data_unfiltered[26]~69_combout\,
	datac => \inst|nios2|A_data_ram_ld_align_fill_bit~combout\,
	datad => \inst|nios2|A_shift_rot_result\(26),
	combout => \inst|nios2|A_wr_data_unfiltered[26]~70_combout\);

-- Location: LCCOMB_X23_Y13_N26
\inst|nios2|A_wr_data_unfiltered[26]~71\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|A_ctrl_mul_lsw~q\,
	datab => \inst|nios2|A_mul_result\(26),
	datad => \inst|nios2|A_wr_data_unfiltered[26]~70_combout\,
	combout => \inst|nios2|A_wr_data_unfiltered[26]~71_combout\);

-- Location: FF_X23_Y13_N27
\inst|nios2|W_wr_data[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|A_wr_data_unfiltered[26]~71_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|W_wr_data\(26));

-- Location: LCCOMB_X23_Y13_N20
\inst|nios2|D_src2_reg[26]~62\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|A_wr_data_unfiltered[26]~71_combout\,
	datab => \inst|nios2|D_src2_reg[30]~22_combout\,
	datac => \inst|nios2|M_alu_result\(26),
	datad => \inst|nios2|D_src2_reg[30]~23_combout\,
	combout => \inst|nios2|D_src2_reg[26]~62_combout\);

-- Location: LCCOMB_X23_Y13_N22
\inst|nios2|D_src2_reg[26]~63\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|kernel_nios2_register_bank_b|the_altsyncram|auto_generated|q_b\(26),
	datab => \inst|nios2|D_src2_reg[30]~22_combout\,
	datac => \inst|nios2|W_wr_data\(26),
	datad => \inst|nios2|D_src2_reg[26]~62_combout\,
	combout => \inst|nios2|D_src2_reg[26]~63_combout\);

-- Location: LCCOMB_X19_Y17_N2
\inst|nios2|D_src2_reg[26]~96\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|E_regnum_b_cmp_D~q\,
	datab => \inst|nios2|E_alu_result\(26),
	datac => \inst|nios2|D_ctrl_b_is_dst~q\,
	datad => \inst|nios2|D_src2_reg[26]~63_combout\,
	combout => \inst|nios2|D_src2_reg[26]~96_combout\);

-- Location: FF_X19_Y17_N3
\inst|nios2|E_src2_reg[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|D_src2_reg[26]~96_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|nios2|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|E_src2_reg\(26));

-- Location: FF_X17_Y11_N13
\inst|nios2|M_st_data[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|M_st_data[26]~3_combout\,
	asdata => \inst|nios2|E_src2_reg\(26),
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst|nios2|E_iw\(4),
	ena => \inst|nios2|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|M_st_data\(26));

-- Location: FF_X21_Y11_N15
\inst|nios2|A_st_data[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \inst|nios2|M_st_data\(26),
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \inst|nios2|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|A_st_data\(26));

-- Location: LCCOMB_X21_Y11_N14
\inst|nios2|dc_data_wr_port_data[26]~22\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|M_st_data\(26),
	datab => \inst|nios2|A_en_d1~q\,
	datac => \inst|nios2|A_st_data\(26),
	datad => \inst|nios2|A_dc_valid_st_bypass_hit~q\,
	combout => \inst|nios2|dc_data_wr_port_data[26]~22_combout\);

-- Location: LCCOMB_X21_Y11_N0
\inst|nios2|dc_data_wr_port_data[26]~23\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|nios2|dc_data_wr_port_data[26]~22_combout\,
	datac => \inst|nios2|d_readdata_d1\(26),
	datad => \inst|nios2|A_dc_fill_active~q\,
	combout => \inst|nios2|dc_data_wr_port_data[26]~23_combout\);

-- Location: LCCOMB_X18_Y12_N12
\inst|nios2|M_inst_result[30]~14\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|M_alu_result\(30),
	datab => \inst|nios2|kernel_nios2_dc_data|the_altsyncram|auto_generated|q_b\(30),
	datac => \inst|nios2|M_ctrl_mem~q\,
	combout => \inst|nios2|M_inst_result[30]~14_combout\);

-- Location: FF_X18_Y12_N13
\inst|nios2|A_inst_result[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|M_inst_result[30]~14_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sclr => \inst|nios2|M_ctrl_rdctl_inst~q\,
	ena => \inst|nios2|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|A_inst_result\(30));

-- Location: LCCOMB_X18_Y12_N16
\inst|nios2|A_data_ram_ld16_data[14]~5\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|A_inst_result\(14),
	datac => \inst|nios2|A_ld_align_sh16~q\,
	datad => \inst|nios2|A_inst_result\(30),
	combout => \inst|nios2|A_data_ram_ld16_data[14]~5_combout\);

-- Location: LCCOMB_X23_Y12_N0
\inst|nios2|A_wr_data_unfiltered[3]~17\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|nios2|A_ld_align_sh8~q\,
	datad => \inst|nios2|A_slow_inst_sel~q\,
	combout => \inst|nios2|A_wr_data_unfiltered[3]~17_combout\);

-- Location: LCCOMB_X23_Y12_N22
\inst|nios2|A_wr_data_unfiltered[6]~37\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|A_wr_data_unfiltered[6]~36_combout\,
	datab => \inst|nios2|A_slow_inst_result\(6),
	datac => \inst|nios2|A_data_ram_ld16_data[14]~5_combout\,
	datad => \inst|nios2|A_wr_data_unfiltered[3]~17_combout\,
	combout => \inst|nios2|A_wr_data_unfiltered[6]~37_combout\);

-- Location: LCCOMB_X25_Y20_N24
\inst|nios2|A_rot~5\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|Mn_rot_step2\(6),
	datac => \inst|nios2|Mn_rot_step2\(22),
	datad => \inst|nios2|M_rot_rn\(4),
	combout => \inst|nios2|A_rot~5_combout\);

-- Location: FF_X25_Y20_N25
\inst|nios2|A_rot[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|A_rot~5_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|nios2|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|A_rot\(6));

-- Location: LCCOMB_X25_Y18_N10
\inst|nios2|A_shift_rot_result~11\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|A_shift_rot_result~10_combout\,
	datab => \inst|nios2|A_rot\(6),
	datad => \inst|nios2|A_rot_fill_bit~q\,
	combout => \inst|nios2|A_shift_rot_result~11_combout\);

-- Location: FF_X25_Y18_N11
\inst|nios2|A_shift_rot_result[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|A_shift_rot_result~11_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|A_shift_rot_result\(6));

-- Location: LCCOMB_X23_Y15_N8
\inst|nios2|A_wr_data_unfiltered[6]~35\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|A_mul_result\(6),
	datab => \inst|nios2|A_shift_rot_result\(6),
	datac => \inst|nios2|A_ctrl_mul_lsw~q\,
	datad => \inst|nios2|A_ctrl_shift_rot~q\,
	combout => \inst|nios2|A_wr_data_unfiltered[6]~35_combout\);

-- Location: LCCOMB_X23_Y15_N18
\inst|nios2|A_wr_data_unfiltered[6]~119\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|A_ctrl_mul_lsw~q\,
	datab => \inst|nios2|A_wr_data_unfiltered[6]~37_combout\,
	datac => \inst|nios2|A_wr_data_unfiltered[6]~35_combout\,
	datad => \inst|nios2|A_ctrl_shift_rot~q\,
	combout => \inst|nios2|A_wr_data_unfiltered[6]~119_combout\);

-- Location: LCCOMB_X22_Y15_N4
\inst|nios2|D_src2_reg[21]~72\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|D_src2_reg[30]~22_combout\,
	datab => \inst|nios2|kernel_nios2_register_bank_b|the_altsyncram|auto_generated|q_b\(21),
	datac => \inst|nios2|A_wr_data_unfiltered[21]~86_combout\,
	datad => \inst|nios2|D_src2_reg[30]~23_combout\,
	combout => \inst|nios2|D_src2_reg[21]~72_combout\);

-- Location: LCCOMB_X22_Y15_N14
\inst|nios2|D_src2_reg[21]~73\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|W_wr_data\(21),
	datab => \inst|nios2|D_src2_reg[21]~72_combout\,
	datac => \inst|nios2|M_alu_result\(21),
	datad => \inst|nios2|D_src2_reg[30]~23_combout\,
	combout => \inst|nios2|D_src2_reg[21]~73_combout\);

-- Location: LCCOMB_X22_Y15_N6
\inst|nios2|D_src2[21]~58\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|E_regnum_b_cmp_D~q\,
	datab => \inst|nios2|E_alu_result\(21),
	datac => \inst|nios2|D_src2_reg[21]~73_combout\,
	datad => \inst|nios2|D_ctrl_b_is_dst~q\,
	combout => \inst|nios2|D_src2[21]~58_combout\);

-- Location: LCCOMB_X19_Y15_N12
\inst|nios2|D_src2[21]~42\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|D_ctrl_src2_choose_imm~q\,
	datab => \inst|nios2|D_src2[21]~41_combout\,
	datac => \inst|nios2|D_src2[30]~22_combout\,
	datad => \inst|nios2|D_src2[21]~58_combout\,
	combout => \inst|nios2|D_src2[21]~42_combout\);

-- Location: FF_X19_Y15_N13
\inst|nios2|E_src2[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|D_src2[21]~42_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|nios2|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|E_src2\(21));

-- Location: LCCOMB_X23_Y19_N4
\inst|nios2|Add17|auto_generated|_~21\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|E_ctrl_alu_subtract~q\,
	datac => \inst|nios2|E_src2\(21),
	combout => \inst|nios2|Add17|auto_generated|_~21_combout\);

-- Location: LCCOMB_X14_Y19_N24
\inst|nios2|D_extra_pc[19]~5\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101000101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|D_pc_plus_one\(19),
	datab => \inst|nios2|E_ctrl_br_cond_nxt~1_combout\,
	datac => \inst|nios2|D_bht_data\(1),
	datad => \inst|nios2|Add1~20_combout\,
	combout => \inst|nios2|D_extra_pc[19]~5_combout\);

-- Location: FF_X14_Y19_N25
\inst|nios2|E_extra_pc[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|D_extra_pc[19]~5_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|nios2|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|E_extra_pc\(19));

-- Location: LCCOMB_X22_Y17_N8
\inst|nios2|E_alu_result[21]~6\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|E_logic_result[21]~5_combout\,
	datab => \inst|nios2|E_ctrl_logic~q\,
	datac => \inst|nios2|E_ctrl_retaddr~q\,
	datad => \inst|nios2|E_extra_pc\(19),
	combout => \inst|nios2|E_alu_result[21]~6_combout\);

-- Location: LCCOMB_X22_Y15_N18
\inst|nios2|E_alu_result[21]\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|nios2|E_alu_result~0_combout\,
	datac => \inst|nios2|Add17|auto_generated|result_int[22]~44_combout\,
	datad => \inst|nios2|E_alu_result[21]~6_combout\,
	combout => \inst|nios2|E_alu_result\(21));

-- Location: FF_X22_Y15_N19
\inst|nios2|M_alu_result[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|E_alu_result\(21),
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|nios2|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|M_alu_result\(21));

-- Location: LCCOMB_X22_Y15_N0
\inst|nios2|M_inst_result[21]~18\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|M_ctrl_mem~q\,
	datac => \inst|nios2|M_alu_result\(21),
	datad => \inst|nios2|kernel_nios2_dc_data|the_altsyncram|auto_generated|q_b\(21),
	combout => \inst|nios2|M_inst_result[21]~18_combout\);

-- Location: FF_X22_Y15_N1
\inst|nios2|A_inst_result[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|M_inst_result[21]~18_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sclr => \inst|nios2|M_ctrl_rdctl_inst~q\,
	ena => \inst|nios2|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|A_inst_result\(21));

-- Location: LCCOMB_X23_Y12_N2
\inst|nios2|A_wr_data_unfiltered[3]~18\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|A_ld_align_sh16~q\,
	datab => \inst|nios2|A_ld_align_sh8~q\,
	datad => \inst|nios2|A_slow_inst_sel~q\,
	combout => \inst|nios2|A_wr_data_unfiltered[3]~18_combout\);

-- Location: LCCOMB_X16_Y12_N22
\inst|nios2|M_inst_result[13]~20\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|M_alu_result\(13),
	datab => \inst|nios2|M_ctrl_mem~q\,
	datad => \inst|nios2|kernel_nios2_dc_data|the_altsyncram|auto_generated|q_b\(13),
	combout => \inst|nios2|M_inst_result[13]~20_combout\);

-- Location: FF_X16_Y12_N23
\inst|nios2|A_inst_result[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|M_inst_result[13]~20_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sclr => \inst|nios2|M_ctrl_rdctl_inst~q\,
	ena => \inst|nios2|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|A_inst_result\(13));

-- Location: LCCOMB_X16_Y12_N20
\inst|nios2|A_data_ram_ld16_data[13]~6\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|A_ld_align_sh16~q\,
	datab => \inst|nios2|A_inst_result\(29),
	datac => \inst|nios2|A_inst_result\(13),
	combout => \inst|nios2|A_data_ram_ld16_data[13]~6_combout\);

-- Location: LCCOMB_X23_Y12_N16
\inst|nios2|A_wr_data_unfiltered[5]~39\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|A_inst_result\(5),
	datab => \inst|nios2|A_wr_data_unfiltered[3]~18_combout\,
	datac => \inst|nios2|A_data_ram_ld16_data[13]~6_combout\,
	datad => \inst|nios2|A_wr_data_unfiltered[3]~17_combout\,
	combout => \inst|nios2|A_wr_data_unfiltered[5]~39_combout\);

-- Location: LCCOMB_X23_Y15_N30
\inst|nios2|A_wr_data_unfiltered[5]~40\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|A_wr_data_unfiltered[3]~18_combout\,
	datab => \inst|nios2|A_slow_inst_result\(5),
	datac => \inst|nios2|A_inst_result\(21),
	datad => \inst|nios2|A_wr_data_unfiltered[5]~39_combout\,
	combout => \inst|nios2|A_wr_data_unfiltered[5]~40_combout\);

-- Location: LCCOMB_X23_Y15_N0
\inst|nios2|A_wr_data_unfiltered[5]~120\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|A_ctrl_mul_lsw~q\,
	datab => \inst|nios2|A_wr_data_unfiltered[5]~38_combout\,
	datac => \inst|nios2|A_wr_data_unfiltered[5]~40_combout\,
	datad => \inst|nios2|A_ctrl_shift_rot~q\,
	combout => \inst|nios2|A_wr_data_unfiltered[5]~120_combout\);

-- Location: LCCOMB_X18_Y14_N0
\inst|nios2|D_src2_reg[25]~64\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|D_src2_reg[30]~22_combout\,
	datab => \inst|nios2|kernel_nios2_register_bank_b|the_altsyncram|auto_generated|q_b\(25),
	datac => \inst|nios2|A_wr_data_unfiltered[25]~74_combout\,
	datad => \inst|nios2|D_src2_reg[30]~23_combout\,
	combout => \inst|nios2|D_src2_reg[25]~64_combout\);

-- Location: LCCOMB_X18_Y14_N10
\inst|nios2|D_src2_reg[25]~65\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|W_wr_data\(25),
	datab => \inst|nios2|D_src2_reg[30]~23_combout\,
	datac => \inst|nios2|M_alu_result\(25),
	datad => \inst|nios2|D_src2_reg[25]~64_combout\,
	combout => \inst|nios2|D_src2_reg[25]~65_combout\);

-- Location: LCCOMB_X17_Y16_N30
\inst|nios2|D_src2[25]~54\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|D_ctrl_b_is_dst~q\,
	datab => \inst|nios2|D_ctrl_src2_choose_imm~q\,
	datac => \inst|nios2|D_src2_reg[25]~65_combout\,
	datad => \inst|nios2|E_regnum_b_cmp_D~q\,
	combout => \inst|nios2|D_src2[25]~54_combout\);

-- Location: LCCOMB_X16_Y17_N6
\inst|nios2|D_src2[25]~33\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|D_src2_imm[30]~11_combout\,
	datab => \inst|nios2|D_ctrl_hi_imm16~q\,
	datac => \inst|nios2|D_iw\(15),
	datad => \inst|nios2|D_src2[30]~22_combout\,
	combout => \inst|nios2|D_src2[25]~33_combout\);

-- Location: LCCOMB_X17_Y16_N2
\inst|nios2|D_src2[25]~34\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|D_src2_hazard_E~combout\,
	datab => \inst|nios2|E_alu_result\(25),
	datac => \inst|nios2|D_src2[25]~54_combout\,
	datad => \inst|nios2|D_src2[25]~33_combout\,
	combout => \inst|nios2|D_src2[25]~34_combout\);

-- Location: FF_X17_Y16_N3
\inst|nios2|E_src2[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|D_src2[25]~34_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|nios2|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|E_src2\(25));

-- Location: LCCOMB_X17_Y16_N6
\inst|nios2|E_logic_result[25]~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111100011000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|E_logic_op\(0),
	datab => \inst|nios2|E_src2\(25),
	datac => \inst|nios2|E_logic_op\(1),
	datad => \inst|nios2|E_src1\(25),
	combout => \inst|nios2|E_logic_result[25]~1_combout\);

-- Location: LCCOMB_X17_Y16_N24
\inst|nios2|E_alu_result[25]~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|E_extra_pc\(23),
	datab => \inst|nios2|E_ctrl_logic~q\,
	datac => \inst|nios2|E_ctrl_retaddr~q\,
	datad => \inst|nios2|E_logic_result[25]~1_combout\,
	combout => \inst|nios2|E_alu_result[25]~2_combout\);

-- Location: LCCOMB_X17_Y16_N0
\inst|nios2|E_alu_result[25]\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|Add17|auto_generated|result_int[26]~52_combout\,
	datab => \inst|nios2|E_alu_result~0_combout\,
	datad => \inst|nios2|E_alu_result[25]~2_combout\,
	combout => \inst|nios2|E_alu_result\(25));

-- Location: LCCOMB_X18_Y14_N4
\inst|nios2|D_src2_reg[25]~97\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|D_ctrl_b_is_dst~q\,
	datab => \inst|nios2|E_regnum_b_cmp_D~q\,
	datac => \inst|nios2|E_alu_result\(25),
	datad => \inst|nios2|D_src2_reg[25]~65_combout\,
	combout => \inst|nios2|D_src2_reg[25]~97_combout\);

-- Location: FF_X18_Y14_N5
\inst|nios2|E_src2_reg[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|D_src2_reg[25]~97_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|nios2|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|E_src2_reg\(25));

-- Location: FF_X17_Y11_N31
\inst|nios2|M_st_data[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|M_st_data[25]~2_combout\,
	asdata => \inst|nios2|E_src2_reg\(25),
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst|nios2|E_iw\(4),
	ena => \inst|nios2|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|M_st_data\(25));

-- Location: LCCOMB_X19_Y9_N16
\inst|nios2|dc_data_wr_port_data[25]~26\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|A_en_d1~q\,
	datab => \inst|nios2|M_st_data\(25),
	datac => \inst|nios2|A_st_data\(25),
	datad => \inst|nios2|A_dc_valid_st_bypass_hit~q\,
	combout => \inst|nios2|dc_data_wr_port_data[25]~26_combout\);

-- Location: LCCOMB_X19_Y9_N10
\inst|nios2|dc_data_wr_port_data[25]~27\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|nios2|dc_data_wr_port_data[25]~26_combout\,
	datac => \inst|nios2|d_readdata_d1\(25),
	datad => \inst|nios2|A_dc_fill_active~q\,
	combout => \inst|nios2|dc_data_wr_port_data[25]~27_combout\);

-- Location: LCCOMB_X16_Y11_N0
\inst|nios2|A_dc_rd_data[6]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|nios2|kernel_nios2_dc_data|the_altsyncram|auto_generated|q_b\(6),
	combout => \inst|nios2|A_dc_rd_data[6]~feeder_combout\);

-- Location: FF_X16_Y11_N1
\inst|nios2|A_dc_rd_data[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|A_dc_rd_data[6]~feeder_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|nios2|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|A_dc_rd_data\(6));

-- Location: LCCOMB_X16_Y11_N8
\inst|nios2|A_dc_xfer_wr_data_nxt[6]~13\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|kernel_nios2_dc_data|the_altsyncram|auto_generated|q_b\(6),
	datab => \inst|nios2|A_dc_xfer_rd_data_offset_match~q\,
	datad => \inst|nios2|A_dc_rd_data\(6),
	combout => \inst|nios2|A_dc_xfer_wr_data_nxt[6]~13_combout\);

-- Location: FF_X16_Y11_N9
\inst|nios2|A_dc_xfer_wr_data[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|A_dc_xfer_wr_data_nxt[6]~13_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|A_dc_xfer_wr_data\(6));

-- Location: FF_X19_Y7_N31
\inst|nios2|d_writedata[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|d_writedata[7]~12_combout\,
	asdata => \inst|nios2|kernel_nios2_dc_victim|the_altsyncram|auto_generated|q_b\(7),
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst|nios2|A_dc_wb_update_av_writedata~combout\,
	ena => \inst|nios2|d_writedata[25]~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|d_writedata\(7));

-- Location: LCCOMB_X22_Y8_N10
\inst|cmd_xbar_mux|src_payload~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cmd_xbar_mux|src_payload~13_combout\ = (\inst|cmd_xbar_mux|saved_grant\(1) & \inst|nios2|d_writedata\(7))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|cmd_xbar_mux|saved_grant\(1),
	datad => \inst|nios2|d_writedata\(7),
	combout => \inst|cmd_xbar_mux|src_payload~13_combout\);

-- Location: FF_X25_Y13_N9
\inst|nios2_jtag_debug_module_translator|av_readdata_pre[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2_jtag_debug_module_translator|av_readdata_pre[2]~3_combout\,
	asdata => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_ocimem|kernel_nios2_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a\(2),
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst|cmd_xbar_mux|src_data\(46),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_jtag_debug_module_translator|av_readdata_pre\(2));

-- Location: LCCOMB_X24_Y8_N26
\inst|pio_led|data_out[2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|pio_led|data_out[2]~feeder_combout\ = \inst|nios2|d_writedata\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|nios2|d_writedata\(2),
	combout => \inst|pio_led|data_out[2]~feeder_combout\);

-- Location: LCCOMB_X28_Y10_N14
\inst|pio_led|always0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|pio_led|always0~1_combout\ = (\inst|pio_led|always0~0_combout\ & (!\inst|pio_led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & (\inst|nios2|d_write~q\ & \inst|addr_router_001|Equal2~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|pio_led|always0~0_combout\,
	datab => \inst|pio_led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	datac => \inst|nios2|d_write~q\,
	datad => \inst|addr_router_001|Equal2~2_combout\,
	combout => \inst|pio_led|always0~1_combout\);

-- Location: FF_X24_Y8_N27
\inst|pio_led|data_out[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|pio_led|data_out[2]~feeder_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|pio_led|always0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|pio_led|data_out\(2));

-- Location: LCCOMB_X25_Y13_N0
\inst|pio_led|readdata[2]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|pio_led|readdata[2]~1_combout\ = (\inst|pio_led|data_out\(2) & (!\inst|nios2|d_address_offset_field\(1) & !\inst|nios2|d_address_offset_field\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|pio_led|data_out\(2),
	datac => \inst|nios2|d_address_offset_field\(1),
	datad => \inst|nios2|d_address_offset_field\(0),
	combout => \inst|pio_led|readdata[2]~1_combout\);

-- Location: FF_X25_Y13_N1
\inst|pio_led_s1_translator|av_readdata_pre[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|pio_led|readdata[2]~1_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|pio_led_s1_translator|av_readdata_pre\(2));

-- Location: LCCOMB_X25_Y13_N2
\inst|rsp_xbar_mux_001|src_data[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|rsp_xbar_mux_001|src_data[2]~2_combout\ = (\inst|rsp_xbar_demux|src1_valid~combout\ & ((\inst|nios2_jtag_debug_module_translator|av_readdata_pre\(2)) # ((\inst|pio_led_s1_translator|read_latency_shift_reg\(0) & 
-- \inst|pio_led_s1_translator|av_readdata_pre\(2))))) # (!\inst|rsp_xbar_demux|src1_valid~combout\ & (((\inst|pio_led_s1_translator|read_latency_shift_reg\(0) & \inst|pio_led_s1_translator|av_readdata_pre\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|rsp_xbar_demux|src1_valid~combout\,
	datab => \inst|nios2_jtag_debug_module_translator|av_readdata_pre\(2),
	datac => \inst|pio_led_s1_translator|read_latency_shift_reg\(0),
	datad => \inst|pio_led_s1_translator|av_readdata_pre\(2),
	combout => \inst|rsp_xbar_mux_001|src_data[2]~2_combout\);

-- Location: LCCOMB_X25_Y13_N24
\inst|rsp_xbar_mux_001|src_data[2]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|rsp_xbar_mux_001|src_data\(2) = (\inst|rsp_xbar_mux_001|src_data[2]~1_combout\) # ((\inst|rsp_xbar_mux_001|src_data[2]~2_combout\) # ((\inst|width_adapter_001|out_data\(2) & \inst|rsp_xbar_demux_001|src1_valid~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|width_adapter_001|out_data\(2),
	datab => \inst|rsp_xbar_demux_001|src1_valid~0_combout\,
	datac => \inst|rsp_xbar_mux_001|src_data[2]~1_combout\,
	datad => \inst|rsp_xbar_mux_001|src_data[2]~2_combout\,
	combout => \inst|rsp_xbar_mux_001|src_data\(2));

-- Location: FF_X25_Y13_N25
\inst|nios2|d_readdata_d1[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|rsp_xbar_mux_001|src_data\(2),
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|d_readdata_d1\(2));

-- Location: LCCOMB_X24_Y12_N10
\inst|nios2|A_slow_inst_result[2]~3\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|A_ld_align_sh16~q\,
	datab => \inst|nios2|d_readdata_d1\(18),
	datad => \inst|nios2|d_readdata_d1\(2),
	combout => \inst|nios2|A_slow_inst_result[2]~3_combout\);

-- Location: FF_X24_Y12_N11
\inst|nios2|A_slow_inst_result[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|A_slow_inst_result[2]~3_combout\,
	asdata => \inst|nios2|A_slow_inst_result[10]~10_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst|nios2|A_ld_align_sh8~q\,
	ena => \inst|nios2|A_slow_inst_result_en~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|A_slow_inst_result\(2));

-- Location: LCCOMB_X22_Y12_N10
\inst|nios2|M_inst_result[2]~27\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|nios2|M_ctrl_mem~q\,
	datac => \inst|nios2|M_alu_result\(2),
	datad => \inst|nios2|kernel_nios2_dc_data|the_altsyncram|auto_generated|q_b\(2),
	combout => \inst|nios2|M_inst_result[2]~27_combout\);

-- Location: FF_X22_Y12_N11
\inst|nios2|A_inst_result[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|M_inst_result[2]~27_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sclr => \inst|nios2|M_ctrl_rdctl_inst~q\,
	ena => \inst|nios2|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|A_inst_result\(2));

-- Location: LCCOMB_X22_Y12_N18
\inst|nios2|A_wr_data_unfiltered[2]~45\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|A_wr_data_unfiltered[3]~18_combout\,
	datab => \inst|nios2|A_inst_result\(2),
	datac => \inst|nios2|A_wr_data_unfiltered[3]~17_combout\,
	datad => \inst|nios2|A_data_ram_ld16_data[10]~1_combout\,
	combout => \inst|nios2|A_wr_data_unfiltered[2]~45_combout\);

-- Location: LCCOMB_X22_Y12_N12
\inst|nios2|A_wr_data_unfiltered[2]~46\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|A_wr_data_unfiltered[3]~18_combout\,
	datab => \inst|nios2|A_slow_inst_result\(2),
	datac => \inst|nios2|A_inst_result\(18),
	datad => \inst|nios2|A_wr_data_unfiltered[2]~45_combout\,
	combout => \inst|nios2|A_wr_data_unfiltered[2]~46_combout\);

-- Location: LCCOMB_X23_Y15_N16
\inst|nios2|A_wr_data_unfiltered[2]~122\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|A_wr_data_unfiltered[2]~44_combout\,
	datab => \inst|nios2|A_wr_data_unfiltered[2]~46_combout\,
	datac => \inst|nios2|A_ctrl_mul_lsw~q\,
	datad => \inst|nios2|A_ctrl_shift_rot~q\,
	combout => \inst|nios2|A_wr_data_unfiltered[2]~122_combout\);

-- Location: LCCOMB_X17_Y12_N0
\inst|nios2|D_src1_reg[12]~91\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|D_src1_reg[12]~90_combout\,
	datab => \inst|nios2|kernel_nios2_register_bank_a|the_altsyncram|auto_generated|q_b\(12),
	datac => \inst|nios2|E_src1[10]~0_combout\,
	datad => \inst|nios2|W_wr_data\(12),
	combout => \inst|nios2|D_src1_reg[12]~91_combout\);

-- Location: LCCOMB_X17_Y14_N28
\inst|nios2|D_src1_reg[12]~92\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|E_alu_result\(12),
	datab => \inst|nios2|E_regnum_a_cmp_D~q\,
	datac => \inst|nios2|D_ctrl_a_not_src~q\,
	datad => \inst|nios2|D_src1_reg[12]~91_combout\,
	combout => \inst|nios2|D_src1_reg[12]~92_combout\);

-- Location: FF_X17_Y14_N29
\inst|nios2|E_src1[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|D_src1_reg[12]~92_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|nios2|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|E_src1\(12));

-- Location: LCCOMB_X21_Y19_N22
\inst|nios2|M_src1[12]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|nios2|E_src1\(12),
	combout => \inst|nios2|M_src1[12]~feeder_combout\);

-- Location: FF_X21_Y19_N23
\inst|nios2|M_src1[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|M_src1[12]~feeder_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|nios2|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|M_src1\(12));

-- Location: LCCOMB_X21_Y19_N18
\inst|nios2|A_mul_src1_nxt[12]~12\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|A_mul_stall~q\,
	datac => \inst|nios2|M_src1\(12),
	combout => \inst|nios2|A_mul_src1_nxt[12]~12_combout\);

-- Location: FF_X21_Y13_N25
\inst|nios2|A_mul_partial_prod[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|A_mul_partial_prod[28]~40_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|A_mul_partial_prod\(28));

-- Location: FF_X22_Y13_N25
\inst|nios2|A_mul_result[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|A_mul_result[28]~88_combout\,
	asdata => \inst|nios2|A_mul_partial_prod\(28),
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst|nios2|ALT_INV_A_mul_stall_d3~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|A_mul_result\(28));

-- Location: LCCOMB_X25_Y18_N2
\inst|nios2|A_shift_rot_result~28\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|nios2|A_rot_sel_fill3~q\,
	datac => \inst|nios2|A_rot_pass3~q\,
	datad => \inst|nios2|A_rot_mask\(4),
	combout => \inst|nios2|A_shift_rot_result~28_combout\);

-- Location: FF_X21_Y20_N17
\inst|nios2|M_rot_step1[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|M_rot_step1[12]~13_combout\,
	asdata => \inst|nios2|M_rot_step1[10]~30_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst|nios2|Add8~5_combout\,
	ena => \inst|nios2|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|M_rot_step1\(12));

-- Location: LCCOMB_X24_Y20_N12
\inst|nios2|Mn_rot_step2[12]~24\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|M_rot_rn\(2),
	datab => \inst|nios2|M_rot_step1\(12),
	datad => \inst|nios2|M_rot_step1\(8),
	combout => \inst|nios2|Mn_rot_step2[12]~24_combout\);

-- Location: FF_X23_Y20_N11
\inst|nios2|M_rot_step1[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|M_rot_step1[0]~8_combout\,
	asdata => \inst|nios2|M_rot_step1[30]~25_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst|nios2|Add8~5_combout\,
	ena => \inst|nios2|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|M_rot_step1\(0));

-- Location: LCCOMB_X24_Y20_N22
\inst|nios2|Mn_rot_step2[4]~8\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|M_rot_rn\(2),
	datab => \inst|nios2|M_rot_step1\(4),
	datad => \inst|nios2|M_rot_step1\(0),
	combout => \inst|nios2|Mn_rot_step2[4]~8_combout\);

-- Location: FF_X24_Y20_N13
\inst|nios2|Mn_rot_step2[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|Mn_rot_step2[12]~24_combout\,
	asdata => \inst|nios2|Mn_rot_step2[4]~8_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst|nios2|M_rot_rn\(3),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|Mn_rot_step2\(12));

-- Location: LCCOMB_X24_Y20_N14
\inst|nios2|Mn_rot_step2[28]~25\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|M_rot_rn\(2),
	datab => \inst|nios2|M_rot_step1\(28),
	datad => \inst|nios2|M_rot_step1\(24),
	combout => \inst|nios2|Mn_rot_step2[28]~25_combout\);

-- Location: LCCOMB_X24_Y20_N20
\inst|nios2|Mn_rot_step2[20]~9\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|M_rot_step1\(20),
	datab => \inst|nios2|M_rot_step1\(16),
	datad => \inst|nios2|M_rot_rn\(2),
	combout => \inst|nios2|Mn_rot_step2[20]~9_combout\);

-- Location: FF_X24_Y20_N15
\inst|nios2|Mn_rot_step2[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|Mn_rot_step2[28]~25_combout\,
	asdata => \inst|nios2|Mn_rot_step2[20]~9_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst|nios2|M_rot_rn\(3),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|Mn_rot_step2\(28));

-- Location: LCCOMB_X25_Y16_N18
\inst|nios2|A_rot~14\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|nios2|M_rot_rn\(4),
	datac => \inst|nios2|Mn_rot_step2\(12),
	datad => \inst|nios2|Mn_rot_step2\(28),
	combout => \inst|nios2|A_rot~14_combout\);

-- Location: FF_X25_Y16_N19
\inst|nios2|A_rot[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|A_rot~14_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|nios2|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|A_rot\(28));

-- Location: LCCOMB_X25_Y16_N0
\inst|nios2|A_shift_rot_result~29\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|nios2|A_shift_rot_result~28_combout\,
	datac => \inst|nios2|A_rot_fill_bit~q\,
	datad => \inst|nios2|A_rot\(28),
	combout => \inst|nios2|A_shift_rot_result~29_combout\);

-- Location: FF_X25_Y16_N1
\inst|nios2|A_shift_rot_result[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|A_shift_rot_result~29_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|A_shift_rot_result\(28));

-- Location: LCCOMB_X26_Y11_N6
\inst|rsp_xbar_mux_001|src_payload~52\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|rsp_xbar_mux_001|src_payload~52_combout\ = (\inst|rsp_xbar_demux|src1_valid~combout\ & ((\inst|nios2_jtag_debug_module_translator|av_readdata_pre\(28)) # ((\inst|sysid_control_slave_translator|read_latency_shift_reg\(0) & 
-- \inst|sysid_control_slave_translator|av_readdata_pre\(30))))) # (!\inst|rsp_xbar_demux|src1_valid~combout\ & (\inst|sysid_control_slave_translator|read_latency_shift_reg\(0) & (\inst|sysid_control_slave_translator|av_readdata_pre\(30))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|rsp_xbar_demux|src1_valid~combout\,
	datab => \inst|sysid_control_slave_translator|read_latency_shift_reg\(0),
	datac => \inst|sysid_control_slave_translator|av_readdata_pre\(30),
	datad => \inst|nios2_jtag_debug_module_translator|av_readdata_pre\(28),
	combout => \inst|rsp_xbar_mux_001|src_payload~52_combout\);

-- Location: LCCOMB_X26_Y11_N22
\inst|rsp_xbar_mux_001|src_payload~53\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|rsp_xbar_mux_001|src_payload~53_combout\ = (\inst|rsp_xbar_mux_001|src_payload~52_combout\) # ((\inst|sdram|za_data\(12) & \inst|rsp_xbar_mux_001|src_payload~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|sdram|za_data\(12),
	datac => \inst|rsp_xbar_mux_001|src_payload~3_combout\,
	datad => \inst|rsp_xbar_mux_001|src_payload~52_combout\,
	combout => \inst|rsp_xbar_mux_001|src_payload~53_combout\);

-- Location: FF_X26_Y11_N23
\inst|nios2|d_readdata_d1[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|rsp_xbar_mux_001|src_payload~53_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|d_readdata_d1\(28));

-- Location: LCCOMB_X25_Y14_N2
\inst|nios2|A_slow_ld_byte3_data_aligned_nxt[4]~3\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|A_ctrl_ld_signed~q\,
	datab => \inst|nios2|A_ld_align_byte2_byte3_fill~q\,
	datac => \inst|nios2|d_readdata_d1\(28),
	datad => \inst|nios2|A_slow_ld_data_sign_bit~2_combout\,
	combout => \inst|nios2|A_slow_ld_byte3_data_aligned_nxt[4]~3_combout\);

-- Location: FF_X25_Y14_N3
\inst|nios2|A_slow_inst_result[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|A_slow_ld_byte3_data_aligned_nxt[4]~3_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|nios2|A_slow_inst_result_en~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|A_slow_inst_result\(28));

-- Location: LCCOMB_X25_Y16_N6
\inst|nios2|A_wr_data_unfiltered[28]~63\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|A_wr_data_unfiltered[23]~53_combout\,
	datab => \inst|nios2|A_inst_result\(28),
	datac => \inst|nios2|A_wr_data_unfiltered[23]~22_combout\,
	datad => \inst|nios2|A_slow_inst_result\(28),
	combout => \inst|nios2|A_wr_data_unfiltered[28]~63_combout\);

-- Location: LCCOMB_X25_Y16_N10
\inst|nios2|A_wr_data_unfiltered[28]~64\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|A_wr_data_unfiltered[23]~53_combout\,
	datab => \inst|nios2|A_shift_rot_result\(28),
	datac => \inst|nios2|A_data_ram_ld_align_fill_bit~combout\,
	datad => \inst|nios2|A_wr_data_unfiltered[28]~63_combout\,
	combout => \inst|nios2|A_wr_data_unfiltered[28]~64_combout\);

-- Location: LCCOMB_X21_Y15_N14
\inst|nios2|A_wr_data_unfiltered[28]~65\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|nios2|A_ctrl_mul_lsw~q\,
	datac => \inst|nios2|A_mul_result\(28),
	datad => \inst|nios2|A_wr_data_unfiltered[28]~64_combout\,
	combout => \inst|nios2|A_wr_data_unfiltered[28]~65_combout\);

-- Location: FF_X21_Y15_N15
\inst|nios2|W_wr_data[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|A_wr_data_unfiltered[28]~65_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|W_wr_data\(28));

-- Location: LCCOMB_X21_Y15_N28
\inst|nios2|D_src1_reg[28]~43\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|D_src1_reg[28]~42_combout\,
	datab => \inst|nios2|E_src1[10]~0_combout\,
	datac => \inst|nios2|W_wr_data\(28),
	datad => \inst|nios2|kernel_nios2_register_bank_a|the_altsyncram|auto_generated|q_b\(28),
	combout => \inst|nios2|D_src1_reg[28]~43_combout\);

-- Location: LCCOMB_X21_Y15_N30
\inst|nios2|D_src1_reg[28]~44\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|E_regnum_a_cmp_D~q\,
	datab => \inst|nios2|E_alu_result\(28),
	datac => \inst|nios2|D_ctrl_a_not_src~q\,
	datad => \inst|nios2|D_src1_reg[28]~43_combout\,
	combout => \inst|nios2|D_src1_reg[28]~44_combout\);

-- Location: FF_X21_Y15_N31
\inst|nios2|E_src1[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|D_src1_reg[28]~44_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|nios2|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|E_src1\(28));

-- Location: LCCOMB_X17_Y16_N4
\inst|nios2|Add17|auto_generated|_~17\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|nios2|E_ctrl_alu_subtract~q\,
	datad => \inst|nios2|E_src2\(25),
	combout => \inst|nios2|Add17|auto_generated|_~17_combout\);

-- Location: LCCOMB_X21_Y16_N4
\inst|nios2|Add17|auto_generated|result_int[27]~54\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|Add17|auto_generated|_~16_combout\,
	datab => \inst|nios2|E_src1\(26),
	datad => VCC,
	cin => \inst|nios2|Add17|auto_generated|result_int[26]~53\,
	combout => \inst|nios2|Add17|auto_generated|result_int[27]~54_combout\,
	cout => \inst|nios2|Add17|auto_generated|result_int[27]~55\);

-- Location: LCCOMB_X21_Y16_N6
\inst|nios2|Add17|auto_generated|result_int[28]~56\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|E_src1\(27),
	datab => \inst|nios2|Add17|auto_generated|_~15_combout\,
	datad => VCC,
	cin => \inst|nios2|Add17|auto_generated|result_int[27]~55\,
	combout => \inst|nios2|Add17|auto_generated|result_int[28]~56_combout\,
	cout => \inst|nios2|Add17|auto_generated|result_int[28]~57\);

-- Location: LCCOMB_X18_Y15_N16
\inst|nios2|E_alu_result[29]\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|E_alu_result~0_combout\,
	datab => \inst|nios2|E_ctrl_logic~q\,
	datac => \inst|nios2|E_logic_result[29]~28_combout\,
	datad => \inst|nios2|Add17|auto_generated|result_int[30]~60_combout\,
	combout => \inst|nios2|E_alu_result\(29));

-- Location: FF_X18_Y15_N17
\inst|nios2|M_alu_result[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|E_alu_result\(29),
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|nios2|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|M_alu_result\(29));

-- Location: LCCOMB_X18_Y15_N0
\inst|nios2|D_src1_reg[29]~39\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|E_src1[10]~0_combout\,
	datab => \inst|nios2|kernel_nios2_register_bank_a|the_altsyncram|auto_generated|q_b\(29),
	datac => \inst|nios2|E_src1[10]~1_combout\,
	datad => \inst|nios2|A_wr_data_unfiltered[29]~62_combout\,
	combout => \inst|nios2|D_src1_reg[29]~39_combout\);

-- Location: LCCOMB_X18_Y15_N18
\inst|nios2|D_src1_reg[29]~40\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|W_wr_data\(29),
	datab => \inst|nios2|E_src1[10]~1_combout\,
	datac => \inst|nios2|M_alu_result\(29),
	datad => \inst|nios2|D_src1_reg[29]~39_combout\,
	combout => \inst|nios2|D_src1_reg[29]~40_combout\);

-- Location: LCCOMB_X18_Y15_N6
\inst|nios2|D_src1_reg[29]~41\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|E_regnum_a_cmp_D~q\,
	datab => \inst|nios2|D_src1_reg[29]~40_combout\,
	datac => \inst|nios2|D_ctrl_a_not_src~q\,
	datad => \inst|nios2|E_alu_result\(29),
	combout => \inst|nios2|D_src1_reg[29]~41_combout\);

-- Location: FF_X18_Y15_N7
\inst|nios2|E_src1[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|D_src1_reg[29]~41_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|nios2|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|E_src1\(29));

-- Location: LCCOMB_X23_Y20_N4
\inst|nios2|M_rot_step1[29]~17\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|E_src1\(28),
	datab => \inst|nios2|Add8~3_combout\,
	datad => \inst|nios2|E_src1\(29),
	combout => \inst|nios2|M_rot_step1[29]~17_combout\);

-- Location: FF_X23_Y20_N5
\inst|nios2|M_rot_step1[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|M_rot_step1[29]~17_combout\,
	asdata => \inst|nios2|M_rot_step1[27]~2_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst|nios2|Add8~5_combout\,
	ena => \inst|nios2|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|M_rot_step1\(29));

-- Location: FF_X23_Y20_N3
\inst|nios2|M_rot_step1[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|M_rot_step1[1]~16_combout\,
	asdata => \inst|nios2|M_rot_step1[31]~1_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst|nios2|Add8~5_combout\,
	ena => \inst|nios2|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|M_rot_step1\(1));

-- Location: LCCOMB_X24_Y20_N10
\inst|nios2|Mn_rot_step2[1]~4\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|M_rot_rn\(2),
	datab => \inst|nios2|M_rot_step1\(29),
	datad => \inst|nios2|M_rot_step1\(1),
	combout => \inst|nios2|Mn_rot_step2[1]~4_combout\);

-- Location: FF_X24_Y20_N11
\inst|nios2|Mn_rot_step2[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|Mn_rot_step2[1]~4_combout\,
	asdata => \inst|nios2|Mn_rot_step2[25]~19_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst|nios2|M_rot_rn\(3),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|Mn_rot_step2\(1));

-- Location: LCCOMB_X21_Y21_N24
\inst|nios2|A_rot~9\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|Mn_rot_step2\(17),
	datac => \inst|nios2|M_rot_rn\(4),
	datad => \inst|nios2|Mn_rot_step2\(1),
	combout => \inst|nios2|A_rot~9_combout\);

-- Location: FF_X21_Y21_N25
\inst|nios2|A_rot[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|A_rot~9_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|nios2|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|A_rot\(1));

-- Location: LCCOMB_X25_Y18_N0
\inst|nios2|A_shift_rot_result~18\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|A_rot_sel_fill0~q\,
	datab => \inst|nios2|A_rot_pass0~q\,
	datac => \inst|nios2|A_rot_mask\(1),
	combout => \inst|nios2|A_shift_rot_result~18_combout\);

-- Location: LCCOMB_X25_Y18_N20
\inst|nios2|A_shift_rot_result~19\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|A_rot_fill_bit~q\,
	datac => \inst|nios2|A_rot\(1),
	datad => \inst|nios2|A_shift_rot_result~18_combout\,
	combout => \inst|nios2|A_shift_rot_result~19_combout\);

-- Location: FF_X25_Y18_N21
\inst|nios2|A_shift_rot_result[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|A_shift_rot_result~19_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|A_shift_rot_result\(1));

-- Location: LCCOMB_X24_Y15_N4
\inst|nios2|A_wr_data_unfiltered[1]~47\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|A_ctrl_mul_lsw~q\,
	datab => \inst|nios2|A_shift_rot_result\(1),
	datac => \inst|nios2|A_mul_result\(1),
	datad => \inst|nios2|A_ctrl_shift_rot~q\,
	combout => \inst|nios2|A_wr_data_unfiltered[1]~47_combout\);

-- Location: LCCOMB_X16_Y11_N24
\inst|nios2|M_inst_result[9]~7\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|kernel_nios2_dc_data|the_altsyncram|auto_generated|q_b\(9),
	datac => \inst|nios2|M_ctrl_mem~q\,
	datad => \inst|nios2|M_alu_result\(9),
	combout => \inst|nios2|M_inst_result[9]~7_combout\);

-- Location: FF_X16_Y11_N25
\inst|nios2|A_inst_result[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|M_inst_result[9]~7_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sclr => \inst|nios2|M_ctrl_rdctl_inst~q\,
	ena => \inst|nios2|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|A_inst_result\(9));

-- Location: LCCOMB_X25_Y15_N20
\inst|nios2|A_data_ram_ld16_data[9]~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|A_inst_result\(25),
	datab => \inst|nios2|A_inst_result\(9),
	datad => \inst|nios2|A_ld_align_sh16~q\,
	combout => \inst|nios2|A_data_ram_ld16_data[9]~2_combout\);

-- Location: LCCOMB_X16_Y11_N16
\inst|nios2|M_inst_result[17]~28\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|nios2|M_alu_result\(17),
	datac => \inst|nios2|M_ctrl_mem~q\,
	datad => \inst|nios2|kernel_nios2_dc_data|the_altsyncram|auto_generated|q_b\(17),
	combout => \inst|nios2|M_inst_result[17]~28_combout\);

-- Location: FF_X16_Y11_N17
\inst|nios2|A_inst_result[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|M_inst_result[17]~28_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sclr => \inst|nios2|M_ctrl_rdctl_inst~q\,
	ena => \inst|nios2|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|A_inst_result\(17));

-- Location: LCCOMB_X21_Y12_N30
\inst|nios2|M_inst_result[1]~29\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|kernel_nios2_dc_data|the_altsyncram|auto_generated|q_b\(1),
	datab => \inst|nios2|M_ctrl_mem~q\,
	datad => \inst|nios2|M_alu_result\(1),
	combout => \inst|nios2|M_inst_result[1]~29_combout\);

-- Location: FF_X21_Y12_N31
\inst|nios2|A_inst_result[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|M_inst_result[1]~29_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sclr => \inst|nios2|M_ctrl_rdctl_inst~q\,
	ena => \inst|nios2|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|A_inst_result\(1));

-- Location: LCCOMB_X24_Y15_N6
\inst|nios2|A_wr_data_unfiltered[1]~48\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|A_wr_data_unfiltered[3]~18_combout\,
	datab => \inst|nios2|A_wr_data_unfiltered[3]~17_combout\,
	datac => \inst|nios2|A_inst_result\(17),
	datad => \inst|nios2|A_inst_result\(1),
	combout => \inst|nios2|A_wr_data_unfiltered[1]~48_combout\);

-- Location: LCCOMB_X24_Y15_N0
\inst|nios2|A_wr_data_unfiltered[1]~49\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|A_slow_inst_result\(1),
	datab => \inst|nios2|A_data_ram_ld16_data[9]~2_combout\,
	datac => \inst|nios2|A_wr_data_unfiltered[3]~17_combout\,
	datad => \inst|nios2|A_wr_data_unfiltered[1]~48_combout\,
	combout => \inst|nios2|A_wr_data_unfiltered[1]~49_combout\);

-- Location: LCCOMB_X24_Y15_N20
\inst|nios2|A_wr_data_unfiltered[1]~123\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|A_ctrl_mul_lsw~q\,
	datab => \inst|nios2|A_ctrl_shift_rot~q\,
	datac => \inst|nios2|A_wr_data_unfiltered[1]~47_combout\,
	datad => \inst|nios2|A_wr_data_unfiltered[1]~49_combout\,
	combout => \inst|nios2|A_wr_data_unfiltered[1]~123_combout\);

-- Location: LCCOMB_X16_Y14_N8
\inst|nios2|D_src2_reg[10]~26\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|M_alu_result\(10),
	datab => \inst|nios2|D_src2_reg[30]~22_combout\,
	datac => \inst|nios2|D_src2_reg[30]~23_combout\,
	datad => \inst|nios2|A_wr_data_unfiltered[10]~25_combout\,
	combout => \inst|nios2|D_src2_reg[10]~26_combout\);

-- Location: FF_X16_Y14_N7
\inst|nios2|W_wr_data[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|A_wr_data_unfiltered[10]~25_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|W_wr_data\(10));

-- Location: LCCOMB_X16_Y14_N2
\inst|nios2|D_src2_reg[10]~27\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|D_src2_reg[30]~22_combout\,
	datab => \inst|nios2|kernel_nios2_register_bank_b|the_altsyncram|auto_generated|q_b\(10),
	datac => \inst|nios2|D_src2_reg[10]~26_combout\,
	datad => \inst|nios2|W_wr_data\(10),
	combout => \inst|nios2|D_src2_reg[10]~27_combout\);

-- Location: LCCOMB_X16_Y14_N26
\inst|nios2|E_src2[10]~10\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|nios2|D_src2_reg[10]~27_combout\,
	datac => \inst|nios2|D_src2_hazard_E~combout\,
	datad => \inst|nios2|E_alu_result\(10),
	combout => \inst|nios2|E_src2[10]~10_combout\);

-- Location: FF_X16_Y14_N27
\inst|nios2|E_src2_reg[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|E_src2[10]~10_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|nios2|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|E_src2_reg\(10));

-- Location: LCCOMB_X17_Y11_N12
\inst|nios2|M_st_data[26]~3\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|E_src2_reg\(2),
	datab => \inst|nios2|E_src2_reg\(10),
	datad => \inst|nios2|Equal276~0_combout\,
	combout => \inst|nios2|M_st_data[26]~3_combout\);

-- Location: FF_X19_Y9_N13
\inst|nios2|M_st_data[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \inst|nios2|M_st_data[26]~3_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \inst|nios2|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|M_st_data\(10));

-- Location: LCCOMB_X19_Y7_N22
\inst|nios2|A_st_data[10]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst|nios2|M_st_data\(10),
	combout => \inst|nios2|A_st_data[10]~feeder_combout\);

-- Location: FF_X19_Y7_N23
\inst|nios2|A_st_data[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|A_st_data[10]~feeder_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|nios2|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|A_st_data\(10));

-- Location: LCCOMB_X19_Y7_N18
\inst|nios2|d_writedata[10]~9\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|A_mem_bypass_pending~combout\,
	datab => \inst|nios2|A_st_data\(10),
	datad => \inst|nios2|M_st_data\(10),
	combout => \inst|nios2|d_writedata[10]~9_combout\);

-- Location: FF_X19_Y7_N19
\inst|nios2|d_writedata[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|d_writedata[10]~9_combout\,
	asdata => \inst|nios2|kernel_nios2_dc_victim|the_altsyncram|auto_generated|q_b\(10),
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst|nios2|A_dc_wb_update_av_writedata~combout\,
	ena => \inst|nios2|d_writedata[25]~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|d_writedata\(10));

-- Location: LCCOMB_X19_Y7_N24
\inst|cmd_xbar_mux|src_payload~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cmd_xbar_mux|src_payload~9_combout\ = (\inst|cmd_xbar_mux|saved_grant\(1) & \inst|nios2|d_writedata\(10))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst|cmd_xbar_mux|saved_grant\(1),
	datad => \inst|nios2|d_writedata\(10),
	combout => \inst|cmd_xbar_mux|src_payload~9_combout\);

-- Location: LCCOMB_X26_Y12_N24
\inst|nios2|the_kernel_nios2_nios2_oci|readdata[31]~8\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cmd_xbar_mux|src_data\(46),
	datac => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_avalon_reg|oci_reg_readdata~0_combout\,
	datad => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_ocimem|kernel_nios2_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a\(31),
	combout => \inst|nios2|the_kernel_nios2_nios2_oci|readdata[31]~8_combout\);

-- Location: FF_X26_Y12_N25
\inst|nios2_jtag_debug_module_translator|av_readdata_pre[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|the_kernel_nios2_nios2_oci|readdata[31]~8_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_jtag_debug_module_translator|av_readdata_pre\(31));

-- Location: LCCOMB_X26_Y12_N16
\inst|rsp_xbar_mux|src_data[31]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|rsp_xbar_mux|src_data\(31) = (\inst|sdram|za_data\(15) & ((\inst|rsp_xbar_mux|src_payload~0_combout\) # ((\inst|rsp_xbar_demux|src0_valid~combout\ & \inst|nios2_jtag_debug_module_translator|av_readdata_pre\(31))))) # (!\inst|sdram|za_data\(15) & 
-- (((\inst|rsp_xbar_demux|src0_valid~combout\ & \inst|nios2_jtag_debug_module_translator|av_readdata_pre\(31)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|sdram|za_data\(15),
	datab => \inst|rsp_xbar_mux|src_payload~0_combout\,
	datac => \inst|rsp_xbar_demux|src0_valid~combout\,
	datad => \inst|nios2_jtag_debug_module_translator|av_readdata_pre\(31),
	combout => \inst|rsp_xbar_mux|src_data\(31));

-- Location: FF_X26_Y12_N17
\inst|nios2|i_readdata_d1[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|rsp_xbar_mux|src_data\(31),
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|i_readdata_d1\(31));

-- Location: LCCOMB_X17_Y18_N24
\inst|nios2|F_iw[28]~33\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst|nios2|kernel_nios2_ic_data|the_altsyncram|auto_generated|q_b\(28),
	datad => \inst|nios2|F_iw[16]~7_combout\,
	combout => \inst|nios2|F_iw[28]~33_combout\);

-- Location: FF_X17_Y18_N25
\inst|nios2|D_iw[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|F_iw[28]~33_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|nios2|F_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|D_iw\(28));

-- Location: LCCOMB_X17_Y18_N6
\inst|nios2|F_iw_a_rf[1]~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|nios2|F_stall~combout\,
	datac => \inst|nios2|kernel_nios2_ic_data|the_altsyncram|auto_generated|q_b\(28),
	datad => \inst|nios2|D_iw\(28),
	combout => \inst|nios2|F_iw_a_rf[1]~1_combout\);

-- Location: LCCOMB_X16_Y14_N22
\inst|nios2|D_src1_reg[10]~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|A_wr_data_unfiltered[10]~25_combout\,
	datab => \inst|nios2|M_alu_result\(10),
	datac => \inst|nios2|E_src1[10]~0_combout\,
	datad => \inst|nios2|E_src1[10]~1_combout\,
	combout => \inst|nios2|D_src1_reg[10]~0_combout\);

-- Location: LCCOMB_X16_Y14_N16
\inst|nios2|D_src1_reg[10]~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|E_src1[10]~0_combout\,
	datab => \inst|nios2|kernel_nios2_register_bank_a|the_altsyncram|auto_generated|q_b\(10),
	datac => \inst|nios2|D_src1_reg[10]~0_combout\,
	datad => \inst|nios2|W_wr_data\(10),
	combout => \inst|nios2|D_src1_reg[10]~1_combout\);

-- Location: LCCOMB_X16_Y14_N24
\inst|nios2|D_src1_reg[10]~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|E_regnum_a_cmp_D~q\,
	datab => \inst|nios2|D_src1_reg[10]~1_combout\,
	datac => \inst|nios2|D_ctrl_a_not_src~q\,
	datad => \inst|nios2|E_alu_result\(10),
	combout => \inst|nios2|D_src1_reg[10]~2_combout\);

-- Location: FF_X16_Y14_N25
\inst|nios2|E_src1[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|D_src1_reg[10]~2_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|nios2|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|E_src1\(10));

-- Location: LCCOMB_X21_Y20_N26
\inst|nios2|M_rot_step1[11]~6\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|Add8~3_combout\,
	datab => \inst|nios2|E_src1\(10),
	datad => \inst|nios2|E_src1\(11),
	combout => \inst|nios2|M_rot_step1[11]~6_combout\);

-- Location: FF_X21_Y20_N27
\inst|nios2|M_rot_step1[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|M_rot_step1[11]~6_combout\,
	asdata => \inst|nios2|M_rot_step1[9]~22_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst|nios2|Add8~5_combout\,
	ena => \inst|nios2|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|M_rot_step1\(11));

-- Location: LCCOMB_X26_Y20_N8
\inst|nios2|Mn_rot_step2[15]~30\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|M_rot_rn\(2),
	datab => \inst|nios2|M_rot_step1\(11),
	datad => \inst|nios2|M_rot_step1\(15),
	combout => \inst|nios2|Mn_rot_step2[15]~30_combout\);

-- Location: LCCOMB_X26_Y20_N14
\inst|nios2|Mn_rot_step2[7]~14\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|M_rot_rn\(2),
	datab => \inst|nios2|M_rot_step1\(3),
	datad => \inst|nios2|M_rot_step1\(7),
	combout => \inst|nios2|Mn_rot_step2[7]~14_combout\);

-- Location: FF_X26_Y20_N9
\inst|nios2|Mn_rot_step2[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|Mn_rot_step2[15]~30_combout\,
	asdata => \inst|nios2|Mn_rot_step2[7]~14_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst|nios2|M_rot_rn\(3),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|Mn_rot_step2\(15));

-- Location: LCCOMB_X26_Y20_N18
\inst|nios2|Mn_rot_step2[31]~31\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|M_rot_rn\(2),
	datab => \inst|nios2|M_rot_step1\(27),
	datad => \inst|nios2|M_rot_step1\(31),
	combout => \inst|nios2|Mn_rot_step2[31]~31_combout\);

-- Location: LCCOMB_X26_Y20_N12
\inst|nios2|Mn_rot_step2[23]~15\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|M_rot_rn\(2),
	datab => \inst|nios2|M_rot_step1\(23),
	datad => \inst|nios2|M_rot_step1\(19),
	combout => \inst|nios2|Mn_rot_step2[23]~15_combout\);

-- Location: FF_X26_Y20_N19
\inst|nios2|Mn_rot_step2[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|Mn_rot_step2[31]~31_combout\,
	asdata => \inst|nios2|Mn_rot_step2[23]~15_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst|nios2|M_rot_rn\(3),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|Mn_rot_step2\(31));

-- Location: LCCOMB_X26_Y20_N10
\inst|nios2|A_rot~11\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|M_rot_rn\(4),
	datab => \inst|nios2|Mn_rot_step2\(15),
	datad => \inst|nios2|Mn_rot_step2\(31),
	combout => \inst|nios2|A_rot~11_combout\);

-- Location: FF_X26_Y20_N11
\inst|nios2|A_rot[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|A_rot~11_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|nios2|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|A_rot\(31));

-- Location: LCCOMB_X25_Y18_N14
\inst|nios2|A_shift_rot_result~23\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|A_rot_fill_bit~q\,
	datab => \inst|nios2|A_shift_rot_result~22_combout\,
	datad => \inst|nios2|A_rot\(31),
	combout => \inst|nios2|A_shift_rot_result~23_combout\);

-- Location: FF_X25_Y18_N15
\inst|nios2|A_shift_rot_result[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|A_shift_rot_result~23_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|A_shift_rot_result\(31));

-- Location: LCCOMB_X25_Y14_N16
\inst|nios2|A_slow_ld_byte3_data_aligned_nxt[7]~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|A_ld_align_byte2_byte3_fill~q\,
	datab => \inst|nios2|A_slow_ld_data_sign_bit~2_combout\,
	datac => \inst|nios2|d_readdata_d1\(31),
	datad => \inst|nios2|A_ctrl_ld_signed~q\,
	combout => \inst|nios2|A_slow_ld_byte3_data_aligned_nxt[7]~0_combout\);

-- Location: FF_X25_Y14_N17
\inst|nios2|A_slow_inst_result[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|A_slow_ld_byte3_data_aligned_nxt[7]~0_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|nios2|A_slow_inst_result_en~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|A_slow_inst_result\(31));

-- Location: LCCOMB_X25_Y15_N14
\inst|nios2|A_wr_data_unfiltered[31]~54\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|A_wr_data_unfiltered[23]~22_combout\,
	datab => \inst|nios2|A_inst_result\(31),
	datac => \inst|nios2|A_slow_inst_result\(31),
	datad => \inst|nios2|A_wr_data_unfiltered[23]~53_combout\,
	combout => \inst|nios2|A_wr_data_unfiltered[31]~54_combout\);

-- Location: LCCOMB_X25_Y15_N16
\inst|nios2|A_wr_data_unfiltered[31]~55\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|A_data_ram_ld_align_fill_bit~combout\,
	datab => \inst|nios2|A_shift_rot_result\(31),
	datac => \inst|nios2|A_wr_data_unfiltered[31]~54_combout\,
	datad => \inst|nios2|A_wr_data_unfiltered[23]~53_combout\,
	combout => \inst|nios2|A_wr_data_unfiltered[31]~55_combout\);

-- Location: LCCOMB_X21_Y13_N28
\inst|nios2|A_mul_partial_prod[30]~44\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|the_kernel_nios2_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_out3~DATAOUT30\,
	datab => \inst|nios2|the_kernel_nios2_mult_cell|the_altmult_add_part_2|auto_generated|ded_mult1|mac_out3~DATAOUT14\,
	datad => VCC,
	cin => \inst|nios2|A_mul_partial_prod[29]~43\,
	combout => \inst|nios2|A_mul_partial_prod[30]~44_combout\,
	cout => \inst|nios2|A_mul_partial_prod[30]~45\);

-- Location: FF_X21_Y13_N29
\inst|nios2|A_mul_partial_prod[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|A_mul_partial_prod[30]~44_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|A_mul_partial_prod\(30));

-- Location: LCCOMB_X22_Y13_N30
\inst|nios2|A_mul_result[31]~94\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010101011010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|A_mul_partial_prod\(31),
	datad => \inst|nios2|A_mul_result\(31),
	cin => \inst|nios2|A_mul_result[30]~93\,
	combout => \inst|nios2|A_mul_result[31]~94_combout\);

-- Location: LCCOMB_X21_Y13_N30
\inst|nios2|A_mul_partial_prod[31]~46\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100111100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst|nios2|the_kernel_nios2_mult_cell|the_altmult_add_part_2|auto_generated|ded_mult1|mac_out3~DATAOUT15\,
	datad => \inst|nios2|the_kernel_nios2_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_out3~DATAOUT31\,
	cin => \inst|nios2|A_mul_partial_prod[30]~45\,
	combout => \inst|nios2|A_mul_partial_prod[31]~46_combout\);

-- Location: FF_X21_Y13_N31
\inst|nios2|A_mul_partial_prod[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|A_mul_partial_prod[31]~46_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|A_mul_partial_prod\(31));

-- Location: FF_X22_Y13_N31
\inst|nios2|A_mul_result[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|A_mul_result[31]~94_combout\,
	asdata => \inst|nios2|A_mul_partial_prod\(31),
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst|nios2|ALT_INV_A_mul_stall_d3~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|A_mul_result\(31));

-- Location: LCCOMB_X17_Y12_N14
\inst|nios2|A_wr_data_unfiltered[31]~56\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|A_ctrl_mul_lsw~q\,
	datac => \inst|nios2|A_wr_data_unfiltered[31]~55_combout\,
	datad => \inst|nios2|A_mul_result\(31),
	combout => \inst|nios2|A_wr_data_unfiltered[31]~56_combout\);

-- Location: LCCOMB_X19_Y16_N22
\inst|nios2|D_src1_reg[31]~33\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|E_src1[10]~1_combout\,
	datab => \inst|nios2|A_wr_data_unfiltered[31]~56_combout\,
	datac => \inst|nios2|kernel_nios2_register_bank_a|the_altsyncram|auto_generated|q_b\(31),
	datad => \inst|nios2|E_src1[10]~0_combout\,
	combout => \inst|nios2|D_src1_reg[31]~33_combout\);

-- Location: FF_X17_Y12_N15
\inst|nios2|W_wr_data[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|A_wr_data_unfiltered[31]~56_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|W_wr_data\(31));

-- Location: LCCOMB_X19_Y16_N0
\inst|nios2|D_src1_reg[31]~34\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|E_src1[10]~1_combout\,
	datab => \inst|nios2|M_alu_result\(31),
	datac => \inst|nios2|D_src1_reg[31]~33_combout\,
	datad => \inst|nios2|W_wr_data\(31),
	combout => \inst|nios2|D_src1_reg[31]~34_combout\);

-- Location: LCCOMB_X19_Y16_N26
\inst|nios2|D_src1_reg[31]~35\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|E_regnum_a_cmp_D~q\,
	datab => \inst|nios2|E_alu_result\(31),
	datac => \inst|nios2|D_ctrl_a_not_src~q\,
	datad => \inst|nios2|D_src1_reg[31]~34_combout\,
	combout => \inst|nios2|D_src1_reg[31]~35_combout\);

-- Location: FF_X19_Y16_N27
\inst|nios2|E_src1[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|D_src1_reg[31]~35_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|nios2|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|E_src1\(31));

-- Location: LCCOMB_X21_Y16_N20
\inst|nios2|E_logic_result[31]~31\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111101010000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|E_src2\(31),
	datab => \inst|nios2|E_logic_op\(0),
	datac => \inst|nios2|E_src1\(31),
	datad => \inst|nios2|E_logic_op\(1),
	combout => \inst|nios2|E_logic_result[31]~31_combout\);

-- Location: LCCOMB_X19_Y16_N14
\inst|nios2|E_alu_result[31]\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|E_alu_result~0_combout\,
	datab => \inst|nios2|Add17|auto_generated|result_int[32]~64_combout\,
	datac => \inst|nios2|E_ctrl_logic~q\,
	datad => \inst|nios2|E_logic_result[31]~31_combout\,
	combout => \inst|nios2|E_alu_result\(31));

-- Location: FF_X19_Y16_N15
\inst|nios2|M_alu_result[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|E_alu_result\(31),
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|nios2|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|M_alu_result\(31));

-- Location: LCCOMB_X19_Y12_N26
\inst|nios2|M_inst_result[31]~11\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|kernel_nios2_dc_data|the_altsyncram|auto_generated|q_b\(31),
	datab => \inst|nios2|M_ctrl_mem~q\,
	datac => \inst|nios2|M_alu_result\(31),
	combout => \inst|nios2|M_inst_result[31]~11_combout\);

-- Location: FF_X19_Y12_N27
\inst|nios2|A_inst_result[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|M_inst_result[31]~11_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sclr => \inst|nios2|M_ctrl_rdctl_inst~q\,
	ena => \inst|nios2|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|A_inst_result\(31));

-- Location: LCCOMB_X25_Y15_N28
\inst|nios2|A_data_ram_ld16_data[15]~4\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|A_inst_result\(15),
	datab => \inst|nios2|A_inst_result\(31),
	datad => \inst|nios2|A_ld_align_sh16~q\,
	combout => \inst|nios2|A_data_ram_ld16_data[15]~4_combout\);

-- Location: LCCOMB_X23_Y12_N24
\inst|nios2|A_wr_data_unfiltered[7]~33\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|A_inst_result\(7),
	datab => \inst|nios2|A_data_ram_ld16_data[15]~4_combout\,
	datac => \inst|nios2|A_wr_data_unfiltered[3]~18_combout\,
	datad => \inst|nios2|A_wr_data_unfiltered[3]~17_combout\,
	combout => \inst|nios2|A_wr_data_unfiltered[7]~33_combout\);

-- Location: LCCOMB_X23_Y12_N18
\inst|nios2|A_wr_data_unfiltered[7]~34\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|A_slow_inst_result\(7),
	datab => \inst|nios2|A_wr_data_unfiltered[7]~33_combout\,
	datac => \inst|nios2|A_inst_result\(23),
	datad => \inst|nios2|A_wr_data_unfiltered[3]~18_combout\,
	combout => \inst|nios2|A_wr_data_unfiltered[7]~34_combout\);

-- Location: LCCOMB_X23_Y15_N14
\inst|nios2|A_wr_data_unfiltered[7]~118\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|A_wr_data_unfiltered[7]~32_combout\,
	datab => \inst|nios2|A_wr_data_unfiltered[7]~34_combout\,
	datac => \inst|nios2|A_ctrl_mul_lsw~q\,
	datad => \inst|nios2|A_ctrl_shift_rot~q\,
	combout => \inst|nios2|A_wr_data_unfiltered[7]~118_combout\);

-- Location: FF_X23_Y15_N15
\inst|nios2|W_wr_data[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|A_wr_data_unfiltered[7]~118_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|W_wr_data\(7));

-- Location: LCCOMB_X18_Y15_N14
\inst|nios2|D_src1_reg[7]~10\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|D_src1_reg[7]~9_combout\,
	datab => \inst|nios2|E_src1[10]~1_combout\,
	datac => \inst|nios2|W_wr_data\(7),
	datad => \inst|nios2|M_alu_result\(7),
	combout => \inst|nios2|D_src1_reg[7]~10_combout\);

-- Location: LCCOMB_X18_Y15_N12
\inst|nios2|D_src1_reg[7]~11\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|E_regnum_a_cmp_D~q\,
	datab => \inst|nios2|D_src1_reg[7]~10_combout\,
	datac => \inst|nios2|E_alu_result\(7),
	datad => \inst|nios2|D_ctrl_a_not_src~q\,
	combout => \inst|nios2|D_src1_reg[7]~11_combout\);

-- Location: FF_X18_Y15_N13
\inst|nios2|E_src1[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|D_src1_reg[7]~11_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|nios2|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|E_src1\(7));

-- Location: LCCOMB_X19_Y14_N0
\inst|nios2|M_src1[7]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|nios2|E_src1\(7),
	combout => \inst|nios2|M_src1[7]~feeder_combout\);

-- Location: FF_X19_Y14_N1
\inst|nios2|M_src1[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|M_src1[7]~feeder_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|nios2|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|M_src1\(7));

-- Location: LCCOMB_X19_Y14_N10
\inst|nios2|A_mul_src1_nxt[7]~7\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|nios2|A_mul_stall~q\,
	datad => \inst|nios2|M_src1\(7),
	combout => \inst|nios2|A_mul_src1_nxt[7]~7_combout\);

-- Location: FF_X21_Y13_N15
\inst|nios2|A_mul_partial_prod[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|A_mul_partial_prod[23]~30_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|A_mul_partial_prod\(23));

-- Location: FF_X21_Y13_N17
\inst|nios2|A_mul_partial_prod[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|A_mul_partial_prod[24]~32_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|A_mul_partial_prod\(24));

-- Location: FF_X22_Y13_N17
\inst|nios2|A_mul_result[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|A_mul_result[24]~80_combout\,
	asdata => \inst|nios2|A_mul_partial_prod\(24),
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst|nios2|ALT_INV_A_mul_stall_d3~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|A_mul_result\(24));

-- Location: LCCOMB_X25_Y12_N24
\inst|nios2|A_slow_ld_byte3_data_aligned_nxt[0]~7\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|A_ctrl_ld_signed~q\,
	datab => \inst|nios2|A_slow_ld_data_sign_bit~2_combout\,
	datac => \inst|nios2|d_readdata_d1\(24),
	datad => \inst|nios2|A_ld_align_byte2_byte3_fill~q\,
	combout => \inst|nios2|A_slow_ld_byte3_data_aligned_nxt[0]~7_combout\);

-- Location: FF_X25_Y12_N25
\inst|nios2|A_slow_inst_result[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|A_slow_ld_byte3_data_aligned_nxt[0]~7_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|nios2|A_slow_inst_result_en~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|A_slow_inst_result\(24));

-- Location: LCCOMB_X24_Y13_N0
\inst|nios2|A_wr_data_unfiltered[24]~75\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|A_inst_result\(24),
	datab => \inst|nios2|A_wr_data_unfiltered[23]~22_combout\,
	datac => \inst|nios2|A_wr_data_unfiltered[23]~53_combout\,
	datad => \inst|nios2|A_slow_inst_result\(24),
	combout => \inst|nios2|A_wr_data_unfiltered[24]~75_combout\);

-- Location: LCCOMB_X24_Y13_N18
\inst|nios2|A_wr_data_unfiltered[24]~76\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|A_shift_rot_result\(24),
	datab => \inst|nios2|A_data_ram_ld_align_fill_bit~combout\,
	datac => \inst|nios2|A_wr_data_unfiltered[23]~53_combout\,
	datad => \inst|nios2|A_wr_data_unfiltered[24]~75_combout\,
	combout => \inst|nios2|A_wr_data_unfiltered[24]~76_combout\);

-- Location: LCCOMB_X17_Y13_N2
\inst|nios2|A_wr_data_unfiltered[24]~77\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|A_ctrl_mul_lsw~q\,
	datac => \inst|nios2|A_mul_result\(24),
	datad => \inst|nios2|A_wr_data_unfiltered[24]~76_combout\,
	combout => \inst|nios2|A_wr_data_unfiltered[24]~77_combout\);

-- Location: LCCOMB_X17_Y13_N28
\inst|nios2|D_src2_reg[24]~66\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|M_alu_result\(24),
	datab => \inst|nios2|D_src2_reg[30]~23_combout\,
	datac => \inst|nios2|A_wr_data_unfiltered[24]~77_combout\,
	datad => \inst|nios2|D_src2_reg[30]~22_combout\,
	combout => \inst|nios2|D_src2_reg[24]~66_combout\);

-- Location: FF_X17_Y13_N3
\inst|nios2|W_wr_data[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|A_wr_data_unfiltered[24]~77_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|W_wr_data\(24));

-- Location: LCCOMB_X17_Y13_N14
\inst|nios2|D_src2_reg[24]~67\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|kernel_nios2_register_bank_b|the_altsyncram|auto_generated|q_b\(24),
	datab => \inst|nios2|D_src2_reg[24]~66_combout\,
	datac => \inst|nios2|D_src2_reg[30]~22_combout\,
	datad => \inst|nios2|W_wr_data\(24),
	combout => \inst|nios2|D_src2_reg[24]~67_combout\);

-- Location: LCCOMB_X17_Y13_N20
\inst|nios2|D_src2_reg[24]~98\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|E_regnum_b_cmp_D~q\,
	datab => \inst|nios2|D_src2_reg[24]~67_combout\,
	datac => \inst|nios2|D_ctrl_b_is_dst~q\,
	datad => \inst|nios2|E_alu_result\(24),
	combout => \inst|nios2|D_src2_reg[24]~98_combout\);

-- Location: FF_X17_Y13_N21
\inst|nios2|E_src2_reg[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|D_src2_reg[24]~98_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|nios2|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|E_src2_reg\(24));

-- Location: FF_X17_Y11_N17
\inst|nios2|M_st_data[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|M_st_data[24]~1_combout\,
	asdata => \inst|nios2|E_src2_reg\(24),
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst|nios2|E_iw\(4),
	ena => \inst|nios2|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|M_st_data\(24));

-- Location: FF_X19_Y9_N5
\inst|nios2|A_st_data[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \inst|nios2|M_st_data\(24),
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \inst|nios2|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|A_st_data\(24));

-- Location: LCCOMB_X19_Y9_N4
\inst|nios2|dc_data_wr_port_data[24]~30\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|M_st_data\(24),
	datab => \inst|nios2|A_en_d1~q\,
	datac => \inst|nios2|A_st_data\(24),
	datad => \inst|nios2|A_dc_valid_st_bypass_hit~q\,
	combout => \inst|nios2|dc_data_wr_port_data[24]~30_combout\);

-- Location: LCCOMB_X19_Y9_N30
\inst|nios2|dc_data_wr_port_data[24]~31\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|nios2|dc_data_wr_port_data[24]~30_combout\,
	datac => \inst|nios2|d_readdata_d1\(24),
	datad => \inst|nios2|A_dc_fill_active~q\,
	combout => \inst|nios2|dc_data_wr_port_data[24]~31_combout\);

-- Location: LCCOMB_X16_Y12_N2
\inst|nios2|A_dc_rd_data[5]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|nios2|kernel_nios2_dc_data|the_altsyncram|auto_generated|q_b\(5),
	combout => \inst|nios2|A_dc_rd_data[5]~feeder_combout\);

-- Location: FF_X16_Y12_N3
\inst|nios2|A_dc_rd_data[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|A_dc_rd_data[5]~feeder_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|nios2|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|A_dc_rd_data\(5));

-- Location: LCCOMB_X16_Y12_N26
\inst|nios2|A_dc_xfer_wr_data_nxt[5]~14\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|kernel_nios2_dc_data|the_altsyncram|auto_generated|q_b\(5),
	datac => \inst|nios2|A_dc_xfer_rd_data_offset_match~q\,
	datad => \inst|nios2|A_dc_rd_data\(5),
	combout => \inst|nios2|A_dc_xfer_wr_data_nxt[5]~14_combout\);

-- Location: FF_X16_Y12_N27
\inst|nios2|A_dc_xfer_wr_data[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|A_dc_xfer_wr_data_nxt[5]~14_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|A_dc_xfer_wr_data\(5));

-- Location: FF_X19_Y7_N1
\inst|nios2|d_writedata[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|d_writedata[6]~13_combout\,
	asdata => \inst|nios2|kernel_nios2_dc_victim|the_altsyncram|auto_generated|q_b\(6),
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst|nios2|A_dc_wb_update_av_writedata~combout\,
	ena => \inst|nios2|d_writedata[25]~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|d_writedata\(6));

-- Location: LCCOMB_X30_Y11_N28
\inst|cmd_xbar_mux|src_payload~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cmd_xbar_mux|src_payload~19_combout\ = (\inst|cmd_xbar_mux|saved_grant\(1) & \inst|nios2|d_writedata\(6))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cmd_xbar_mux|saved_grant\(1),
	datad => \inst|nios2|d_writedata\(6),
	combout => \inst|cmd_xbar_mux|src_payload~19_combout\);

-- Location: LCCOMB_X25_Y11_N20
\inst|nios2|the_kernel_nios2_nios2_oci|readdata[6]~13\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_avalon_reg|oci_reg_readdata~0_combout\,
	datac => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_ocimem|kernel_nios2_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a\(6),
	datad => \inst|cmd_xbar_mux|src_data\(46),
	combout => \inst|nios2|the_kernel_nios2_nios2_oci|readdata[6]~13_combout\);

-- Location: FF_X25_Y11_N21
\inst|nios2_jtag_debug_module_translator|av_readdata_pre[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|the_kernel_nios2_nios2_oci|readdata[6]~13_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_jtag_debug_module_translator|av_readdata_pre\(6));

-- Location: LCCOMB_X25_Y11_N10
\inst|jtag_uart|av_readdata[6]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|jtag_uart|av_readdata[6]~3_combout\ = (\inst|jtag_uart|the_kernel_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|q_b\(6) & \inst|jtag_uart|read_0~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst|jtag_uart|the_kernel_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|q_b\(6),
	datad => \inst|jtag_uart|read_0~q\,
	combout => \inst|jtag_uart|av_readdata[6]~3_combout\);

-- Location: FF_X25_Y11_N11
\inst|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|jtag_uart|av_readdata[6]~3_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(6));

-- Location: LCCOMB_X25_Y11_N14
\inst|rsp_xbar_mux_001|src_payload~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|rsp_xbar_mux_001|src_payload~26_combout\ = (\inst|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg\(0) & ((\inst|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(6)) # 
-- ((\inst|nios2_jtag_debug_module_translator|av_readdata_pre\(6) & \inst|rsp_xbar_demux|src1_valid~combout\)))) # (!\inst|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg\(0) & (\inst|nios2_jtag_debug_module_translator|av_readdata_pre\(6) & 
-- (\inst|rsp_xbar_demux|src1_valid~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg\(0),
	datab => \inst|nios2_jtag_debug_module_translator|av_readdata_pre\(6),
	datac => \inst|rsp_xbar_demux|src1_valid~combout\,
	datad => \inst|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(6),
	combout => \inst|rsp_xbar_mux_001|src_payload~26_combout\);

-- Location: LCCOMB_X25_Y11_N8
\inst|rsp_xbar_mux_001|src_payload~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|rsp_xbar_mux_001|src_payload~27_combout\ = (\inst|rsp_xbar_mux_001|src_payload~26_combout\) # ((\inst|rsp_xbar_demux_001|src1_valid~0_combout\ & \inst|width_adapter_001|out_data\(6)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|rsp_xbar_mux_001|src_payload~26_combout\,
	datac => \inst|rsp_xbar_demux_001|src1_valid~0_combout\,
	datad => \inst|width_adapter_001|out_data\(6),
	combout => \inst|rsp_xbar_mux_001|src_payload~27_combout\);

-- Location: FF_X25_Y11_N9
\inst|nios2|d_readdata_d1[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|rsp_xbar_mux_001|src_payload~27_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|d_readdata_d1\(6));

-- Location: LCCOMB_X21_Y10_N0
\inst|nios2|dc_data_wr_port_data[6]~40\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|A_en_d1~q\,
	datab => \inst|nios2|A_st_data\(6),
	datac => \inst|nios2|M_st_data\(6),
	datad => \inst|nios2|A_dc_valid_st_bypass_hit~q\,
	combout => \inst|nios2|dc_data_wr_port_data[6]~40_combout\);

-- Location: LCCOMB_X21_Y10_N28
\inst|nios2|dc_data_wr_port_data[6]~41\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|nios2|A_dc_fill_active~q\,
	datac => \inst|nios2|d_readdata_d1\(6),
	datad => \inst|nios2|dc_data_wr_port_data[6]~40_combout\,
	combout => \inst|nios2|dc_data_wr_port_data[6]~41_combout\);

-- Location: LCCOMB_X24_Y14_N26
\inst|nios2|A_dc_xfer_wr_data_nxt[4]~15\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|A_dc_rd_data\(4),
	datab => \inst|nios2|kernel_nios2_dc_data|the_altsyncram|auto_generated|q_b\(4),
	datac => \inst|nios2|A_dc_xfer_rd_data_offset_match~q\,
	combout => \inst|nios2|A_dc_xfer_wr_data_nxt[4]~15_combout\);

-- Location: FF_X24_Y14_N27
\inst|nios2|A_dc_xfer_wr_data[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|A_dc_xfer_wr_data_nxt[4]~15_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|A_dc_xfer_wr_data\(4));

-- Location: FF_X19_Y7_N3
\inst|nios2|d_writedata[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|d_writedata[5]~14_combout\,
	asdata => \inst|nios2|kernel_nios2_dc_victim|the_altsyncram|auto_generated|q_b\(5),
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst|nios2|A_dc_wb_update_av_writedata~combout\,
	ena => \inst|nios2|d_writedata[25]~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|d_writedata\(5));

-- Location: LCCOMB_X19_Y7_N10
\inst|cmd_xbar_mux|src_payload~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cmd_xbar_mux|src_payload~22_combout\ = (\inst|cmd_xbar_mux|saved_grant\(1) & \inst|nios2|d_writedata\(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst|cmd_xbar_mux|saved_grant\(1),
	datad => \inst|nios2|d_writedata\(5),
	combout => \inst|cmd_xbar_mux|src_payload~22_combout\);

-- Location: LCCOMB_X28_Y13_N20
\inst|nios2|the_kernel_nios2_nios2_oci|readdata[5]~17\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_avalon_reg|oci_reg_readdata~0_combout\,
	datac => \inst|cmd_xbar_mux|src_data\(46),
	datad => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_ocimem|kernel_nios2_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a\(5),
	combout => \inst|nios2|the_kernel_nios2_nios2_oci|readdata[5]~17_combout\);

-- Location: FF_X28_Y13_N21
\inst|nios2_jtag_debug_module_translator|av_readdata_pre[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|the_kernel_nios2_nios2_oci|readdata[5]~17_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_jtag_debug_module_translator|av_readdata_pre\(5));

-- Location: LCCOMB_X28_Y13_N6
\inst|rsp_xbar_mux_001|src_payload~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|rsp_xbar_mux_001|src_payload~35_combout\ = (\inst|nios2_jtag_debug_module_translator|read_latency_shift_reg\(0) & (\inst|nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][84]~q\ & 
-- \inst|nios2_jtag_debug_module_translator|av_readdata_pre\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|nios2_jtag_debug_module_translator|read_latency_shift_reg\(0),
	datac => \inst|nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][84]~q\,
	datad => \inst|nios2_jtag_debug_module_translator|av_readdata_pre\(5),
	combout => \inst|rsp_xbar_mux_001|src_payload~35_combout\);

-- Location: LCCOMB_X28_Y13_N26
\inst|rsp_xbar_mux_001|src_payload~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|rsp_xbar_mux_001|src_payload~37_combout\ = (\inst|rsp_xbar_mux_001|src_payload~36_combout\) # ((\inst|rsp_xbar_mux_001|src_payload~35_combout\) # ((\inst|rsp_xbar_demux_001|src1_valid~0_combout\ & \inst|width_adapter_001|out_data\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|rsp_xbar_mux_001|src_payload~36_combout\,
	datab => \inst|rsp_xbar_demux_001|src1_valid~0_combout\,
	datac => \inst|width_adapter_001|out_data\(5),
	datad => \inst|rsp_xbar_mux_001|src_payload~35_combout\,
	combout => \inst|rsp_xbar_mux_001|src_payload~37_combout\);

-- Location: FF_X28_Y13_N27
\inst|nios2|d_readdata_d1[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|rsp_xbar_mux_001|src_payload~37_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|d_readdata_d1\(5));

-- Location: LCCOMB_X18_Y7_N8
\inst|nios2|dc_data_wr_port_data[5]~48\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|A_dc_valid_st_bypass_hit~q\,
	datab => \inst|nios2|A_st_data\(5),
	datac => \inst|nios2|M_st_data\(5),
	datad => \inst|nios2|A_en_d1~q\,
	combout => \inst|nios2|dc_data_wr_port_data[5]~48_combout\);

-- Location: LCCOMB_X24_Y12_N24
\inst|nios2|dc_data_wr_port_data[5]~49\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|nios2|d_readdata_d1\(5),
	datac => \inst|nios2|dc_data_wr_port_data[5]~48_combout\,
	datad => \inst|nios2|A_dc_fill_active~q\,
	combout => \inst|nios2|dc_data_wr_port_data[5]~49_combout\);

-- Location: LCCOMB_X24_Y16_N16
\inst|nios2|A_dc_rd_data[3]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|nios2|kernel_nios2_dc_data|the_altsyncram|auto_generated|q_b\(3),
	combout => \inst|nios2|A_dc_rd_data[3]~feeder_combout\);

-- Location: FF_X24_Y16_N17
\inst|nios2|A_dc_rd_data[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|A_dc_rd_data[3]~feeder_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|nios2|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|A_dc_rd_data\(3));

-- Location: LCCOMB_X24_Y16_N20
\inst|nios2|A_dc_xfer_wr_data_nxt[3]~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|kernel_nios2_dc_data|the_altsyncram|auto_generated|q_b\(3),
	datac => \inst|nios2|A_dc_xfer_rd_data_offset_match~q\,
	datad => \inst|nios2|A_dc_rd_data\(3),
	combout => \inst|nios2|A_dc_xfer_wr_data_nxt[3]~0_combout\);

-- Location: FF_X24_Y16_N21
\inst|nios2|A_dc_xfer_wr_data[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|A_dc_xfer_wr_data_nxt[3]~0_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|A_dc_xfer_wr_data\(3));

-- Location: FF_X19_Y11_N1
\inst|nios2|d_writedata[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|d_writedata[4]~15_combout\,
	asdata => \inst|nios2|kernel_nios2_dc_victim|the_altsyncram|auto_generated|q_b\(4),
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst|nios2|A_dc_wb_update_av_writedata~combout\,
	ena => \inst|nios2|d_writedata[25]~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|d_writedata\(4));

-- Location: LCCOMB_X26_Y8_N0
\inst|cmd_xbar_mux|src_payload~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cmd_xbar_mux|src_payload~25_combout\ = (\inst|cmd_xbar_mux|saved_grant\(1) & \inst|nios2|d_writedata\(4))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cmd_xbar_mux|saved_grant\(1),
	datad => \inst|nios2|d_writedata\(4),
	combout => \inst|cmd_xbar_mux|src_payload~25_combout\);

-- Location: LCCOMB_X25_Y11_N6
\inst|nios2|the_kernel_nios2_nios2_oci|readdata[4]~21\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_avalon_reg|oci_reg_readdata~0_combout\,
	datac => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_ocimem|kernel_nios2_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a\(4),
	datad => \inst|cmd_xbar_mux|src_data\(46),
	combout => \inst|nios2|the_kernel_nios2_nios2_oci|readdata[4]~21_combout\);

-- Location: FF_X25_Y11_N7
\inst|nios2_jtag_debug_module_translator|av_readdata_pre[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|the_kernel_nios2_nios2_oci|readdata[4]~21_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_jtag_debug_module_translator|av_readdata_pre\(4));

-- Location: LCCOMB_X25_Y11_N0
\inst|rsp_xbar_mux_001|src_payload~45\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|rsp_xbar_mux_001|src_payload~45_combout\ = (\inst|nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][84]~q\ & (\inst|nios2_jtag_debug_module_translator|read_latency_shift_reg\(0) & 
-- \inst|nios2_jtag_debug_module_translator|av_readdata_pre\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][84]~q\,
	datac => \inst|nios2_jtag_debug_module_translator|read_latency_shift_reg\(0),
	datad => \inst|nios2_jtag_debug_module_translator|av_readdata_pre\(4),
	combout => \inst|rsp_xbar_mux_001|src_payload~45_combout\);

-- Location: LCCOMB_X24_Y7_N10
\inst|jtag_uart|av_readdata[4]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|jtag_uart|av_readdata[4]~5_combout\ = (\inst|jtag_uart|read_0~q\ & \inst|jtag_uart|the_kernel_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|q_b\(4))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|jtag_uart|read_0~q\,
	datad => \inst|jtag_uart|the_kernel_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|q_b\(4),
	combout => \inst|jtag_uart|av_readdata[4]~5_combout\);

-- Location: FF_X24_Y7_N11
\inst|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|jtag_uart|av_readdata[4]~5_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(4));

-- Location: LCCOMB_X24_Y7_N4
\inst|rsp_xbar_mux_001|src_payload~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|rsp_xbar_mux_001|src_payload~46_combout\ = (\inst|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg\(0) & ((\inst|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(4)) # ((\inst|sysid_control_slave_translator|av_readdata_pre\(30) & 
-- \inst|sysid_control_slave_translator|read_latency_shift_reg\(0))))) # (!\inst|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg\(0) & (\inst|sysid_control_slave_translator|av_readdata_pre\(30) & 
-- (\inst|sysid_control_slave_translator|read_latency_shift_reg\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg\(0),
	datab => \inst|sysid_control_slave_translator|av_readdata_pre\(30),
	datac => \inst|sysid_control_slave_translator|read_latency_shift_reg\(0),
	datad => \inst|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(4),
	combout => \inst|rsp_xbar_mux_001|src_payload~46_combout\);

-- Location: LCCOMB_X25_Y11_N28
\inst|rsp_xbar_mux_001|src_payload~47\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|rsp_xbar_mux_001|src_payload~47_combout\ = (\inst|rsp_xbar_mux_001|src_payload~45_combout\) # ((\inst|rsp_xbar_mux_001|src_payload~46_combout\) # ((\inst|width_adapter_001|out_data\(4) & \inst|rsp_xbar_demux_001|src1_valid~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|width_adapter_001|out_data\(4),
	datab => \inst|rsp_xbar_mux_001|src_payload~45_combout\,
	datac => \inst|rsp_xbar_demux_001|src1_valid~0_combout\,
	datad => \inst|rsp_xbar_mux_001|src_payload~46_combout\,
	combout => \inst|rsp_xbar_mux_001|src_payload~47_combout\);

-- Location: FF_X25_Y11_N29
\inst|nios2|d_readdata_d1[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|rsp_xbar_mux_001|src_payload~47_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|d_readdata_d1\(4));

-- Location: LCCOMB_X23_Y11_N20
\inst|nios2|dc_data_wr_port_data[4]~57\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|dc_data_wr_port_data[4]~56_combout\,
	datac => \inst|nios2|d_readdata_d1\(4),
	datad => \inst|nios2|A_dc_fill_active~q\,
	combout => \inst|nios2|dc_data_wr_port_data[4]~57_combout\);

-- Location: LCCOMB_X22_Y12_N22
\inst|nios2|A_dc_rd_data[2]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|nios2|kernel_nios2_dc_data|the_altsyncram|auto_generated|q_b\(2),
	combout => \inst|nios2|A_dc_rd_data[2]~feeder_combout\);

-- Location: FF_X22_Y12_N23
\inst|nios2|A_dc_rd_data[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|A_dc_rd_data[2]~feeder_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|nios2|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|A_dc_rd_data\(2));

-- Location: LCCOMB_X22_Y12_N30
\inst|nios2|A_dc_xfer_wr_data_nxt[2]~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|nios2|A_dc_xfer_rd_data_offset_match~q\,
	datac => \inst|nios2|A_dc_rd_data\(2),
	datad => \inst|nios2|kernel_nios2_dc_data|the_altsyncram|auto_generated|q_b\(2),
	combout => \inst|nios2|A_dc_xfer_wr_data_nxt[2]~1_combout\);

-- Location: FF_X22_Y12_N31
\inst|nios2|A_dc_xfer_wr_data[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|A_dc_xfer_wr_data_nxt[2]~1_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|A_dc_xfer_wr_data\(2));

-- Location: FF_X21_Y7_N1
\inst|nios2|d_writedata[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|d_writedata[3]~0_combout\,
	asdata => \inst|nios2|kernel_nios2_dc_victim|the_altsyncram|auto_generated|q_b\(3),
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst|nios2|A_dc_wb_update_av_writedata~combout\,
	ena => \inst|nios2|d_writedata[25]~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|d_writedata\(3));

-- Location: LCCOMB_X24_Y8_N10
\inst|cmd_xbar_mux|src_payload~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cmd_xbar_mux|src_payload~1_combout\ = (\inst|cmd_xbar_mux|saved_grant\(1) & \inst|nios2|d_writedata\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|cmd_xbar_mux|saved_grant\(1),
	datac => \inst|nios2|d_writedata\(3),
	combout => \inst|cmd_xbar_mux|src_payload~1_combout\);

-- Location: LCCOMB_X14_Y9_N24
\inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_ocimem|MonDReg~23\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_ocimem|MonAReg\(10),
	datab => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_sysclk|jdo\(26),
	datac => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	datad => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_ocimem|kernel_nios2_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_b\(23),
	combout => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_ocimem|MonDReg~23_combout\);

-- Location: FF_X14_Y9_N25
\inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_ocimem|MonDReg[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_ocimem|MonDReg~23_combout\,
	ena => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_ocimem|MonDReg[0]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_ocimem|MonDReg\(23));

-- Location: LCCOMB_X14_Y9_N22
\inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_oci_break|break_readreg~14\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_sysclk|jdo\(36),
	datab => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_sysclk|jdo\(23),
	datac => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	datad => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_sysclk|jdo\(37),
	combout => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_oci_break|break_readreg~14_combout\);

-- Location: FF_X14_Y9_N23
\inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_oci_break|break_readreg[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_oci_break|break_readreg~14_combout\,
	ena => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_oci_break|break_readreg\(23));

-- Location: LCCOMB_X11_Y9_N18
\inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_tck|sr~49\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_ocimem|MonDReg\(23),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\,
	datad => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_oci_break|break_readreg\(23),
	combout => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_tck|sr~49_combout\);

-- Location: LCCOMB_X11_Y9_N24
\inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_tck|sr~50\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011101100001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_tck|sr\(25),
	datab => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_tck|sr~19_combout\,
	datac => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|kernel_nios2_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	datad => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_tck|sr~49_combout\,
	combout => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_tck|sr~50_combout\);

-- Location: FF_X11_Y9_N25
\inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_tck|sr[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_tck|sr~50_combout\,
	ena => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_tck|sr[32]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_tck|sr\(24));

-- Location: LCCOMB_X11_Y9_N2
\inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_tck|sr~32\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110010101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_tck|sr~31_combout\,
	datab => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_tck|sr\(24),
	datac => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|kernel_nios2_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	datad => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_tck|sr~19_combout\,
	combout => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_tck|sr~32_combout\);

-- Location: FF_X11_Y9_N3
\inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_tck|sr[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_tck|sr~32_combout\,
	ena => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_tck|sr[32]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_tck|sr\(23));

-- Location: LCCOMB_X11_Y9_N0
\inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_tck|sr~20\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110010101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_tck|sr~18_combout\,
	datab => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_tck|sr\(23),
	datac => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|kernel_nios2_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	datad => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_tck|sr~19_combout\,
	combout => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_tck|sr~20_combout\);

-- Location: FF_X11_Y9_N1
\inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_tck|sr[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_tck|sr~20_combout\,
	ena => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_tck|sr[32]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_tck|sr\(22));

-- Location: LCCOMB_X11_Y10_N8
\inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_sysclk|jdo[22]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_tck|sr\(22),
	combout => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_sysclk|jdo[22]~feeder_combout\);

-- Location: FF_X11_Y10_N9
\inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_sysclk|jdo[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_sysclk|jdo[22]~feeder_combout\,
	ena => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_sysclk|jdo\(22));

-- Location: FF_X13_Y10_N25
\inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_oci_debug|resetrequest\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_sysclk|jdo\(22),
	sload => VCC,
	ena => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_sysclk|take_action_ocimem_a~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_oci_debug|resetrequest~q\);

-- Location: LCCOMB_X14_Y12_N14
\inst|nios2_jtag_debug_module_translator|end_begintransfer~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|nios2_jtag_debug_module_translator|end_begintransfer~0_combout\ = (\inst|nios2_jtag_debug_module_translator|wait_latency_counter[1]~4_combout\ & (((\inst|nios2_jtag_debug_module_translator|end_begintransfer~q\ & 
-- !\inst|jtag_uart_avalon_jtag_slave_translator|waitrequest_reset_override~q\)))) # (!\inst|nios2_jtag_debug_module_translator|wait_latency_counter[1]~4_combout\ & ((\inst|nios2_jtag_debug_module_translator|wait_latency_counter[1]~5_combout\) # 
-- ((\inst|nios2_jtag_debug_module_translator|end_begintransfer~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010011110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_jtag_debug_module_translator|wait_latency_counter[1]~4_combout\,
	datab => \inst|nios2_jtag_debug_module_translator|wait_latency_counter[1]~5_combout\,
	datac => \inst|nios2_jtag_debug_module_translator|end_begintransfer~q\,
	datad => \inst|jtag_uart_avalon_jtag_slave_translator|waitrequest_reset_override~q\,
	combout => \inst|nios2_jtag_debug_module_translator|end_begintransfer~0_combout\);

-- Location: FF_X14_Y12_N15
\inst|nios2_jtag_debug_module_translator|end_begintransfer\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2_jtag_debug_module_translator|end_begintransfer~0_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_jtag_debug_module_translator|end_begintransfer~q\);

-- Location: LCCOMB_X13_Y10_N24
\inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_ocimem|MonRd~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_oci_debug|resetrequest~q\,
	datad => \inst|nios2_jtag_debug_module_translator|end_begintransfer~q\,
	combout => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_ocimem|MonRd~0_combout\);

-- Location: LCCOMB_X13_Y10_N18
\inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_ocimem|MonRd~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	datab => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_ocimem|MonRd~0_combout\,
	datac => \inst|cmd_xbar_mux|WideOr1~combout\,
	datad => \inst|nios2_jtag_debug_module_translator|av_begintransfer~0_combout\,
	combout => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_ocimem|MonRd~1_combout\);

-- Location: LCCOMB_X13_Y10_N4
\inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_ocimem|MonRd~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	datab => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_sysclk|take_action_ocimem_a~0_combout\,
	datac => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_ocimem|MonRd~q\,
	datad => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_ocimem|MonRd~1_combout\,
	combout => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_ocimem|MonRd~2_combout\);

-- Location: FF_X13_Y10_N5
\inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_ocimem|MonRd\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_ocimem|MonRd~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_ocimem|MonRd~q\);

-- Location: FF_X13_Y10_N21
\inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_ocimem|MonRd1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_ocimem|MonRd~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_ocimem|MonRd1~q\);

-- Location: LCCOMB_X13_Y10_N20
\inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_ocimem|MonDReg[0]~13\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_sysclk|jdo\(35),
	datac => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_ocimem|MonRd1~q\,
	datad => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_sysclk|take_action_ocimem_a~0_combout\,
	combout => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_ocimem|MonDReg[0]~13_combout\);

-- Location: FF_X14_Y8_N11
\inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_ocimem|MonDReg[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_ocimem|MonDReg[3]~3_combout\,
	asdata => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_sysclk|jdo\(6),
	sload => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	ena => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_ocimem|MonDReg[0]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_ocimem|MonDReg\(3));

-- Location: LCCOMB_X13_Y9_N18
\inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_tck|sr~26\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_oci_break|break_readreg\(3),
	datac => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_ocimem|MonDReg\(3),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\,
	combout => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_tck|sr~26_combout\);

-- Location: LCCOMB_X13_Y9_N10
\inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_tck|sr~27\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|kernel_nios2_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	datab => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_tck|sr~26_combout\,
	datac => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_tck|sr\(5),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~q\,
	combout => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_tck|sr~27_combout\);

-- Location: FF_X13_Y9_N11
\inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_tck|sr[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_tck|sr~27_combout\,
	ena => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_tck|sr[6]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_tck|sr\(4));

-- Location: LCCOMB_X13_Y9_N6
\inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_tck|sr~17\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_tck|sr~16_combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~q\,
	datac => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_tck|sr\(4),
	datad => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|kernel_nios2_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	combout => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_tck|sr~17_combout\);

-- Location: FF_X13_Y9_N7
\inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_tck|sr[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_tck|sr~17_combout\,
	ena => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_tck|sr[6]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_tck|sr\(3));

-- Location: LCCOMB_X11_Y10_N28
\inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_sysclk|jdo[3]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_tck|sr\(3),
	combout => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_sysclk|jdo[3]~feeder_combout\);

-- Location: FF_X11_Y10_N29
\inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_sysclk|jdo[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_sysclk|jdo[3]~feeder_combout\,
	ena => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_sysclk|jdo\(3));

-- Location: FF_X14_Y8_N9
\inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_ocimem|MonDReg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_ocimem|MonDReg[0]~0_combout\,
	asdata => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_sysclk|jdo\(3),
	sload => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	ena => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_ocimem|MonDReg[0]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_ocimem|MonDReg\(0));

-- Location: FF_X23_Y9_N11
\inst|nios2_jtag_debug_module_translator|av_readdata_pre[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2_jtag_debug_module_translator|av_readdata_pre[1]~2_combout\,
	asdata => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_ocimem|kernel_nios2_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a\(1),
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst|cmd_xbar_mux|src_data\(46),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_jtag_debug_module_translator|av_readdata_pre\(1));

-- Location: LCCOMB_X24_Y11_N22
\inst|rsp_xbar_mux|src_data[1]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|rsp_xbar_mux|src_data\(1) = (\inst|rsp_xbar_demux|src0_valid~combout\ & ((\inst|nios2_jtag_debug_module_translator|av_readdata_pre\(1)) # ((\inst|width_adapter_001|out_data\(1) & \inst|rsp_xbar_demux_001|src0_valid~0_combout\)))) # 
-- (!\inst|rsp_xbar_demux|src0_valid~combout\ & (\inst|width_adapter_001|out_data\(1) & (\inst|rsp_xbar_demux_001|src0_valid~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|rsp_xbar_demux|src0_valid~combout\,
	datab => \inst|width_adapter_001|out_data\(1),
	datac => \inst|rsp_xbar_demux_001|src0_valid~0_combout\,
	datad => \inst|nios2_jtag_debug_module_translator|av_readdata_pre\(1),
	combout => \inst|rsp_xbar_mux|src_data\(1));

-- Location: FF_X24_Y11_N23
\inst|nios2|i_readdata_d1[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|rsp_xbar_mux|src_data\(1),
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|i_readdata_d1\(1));

-- Location: LCCOMB_X25_Y13_N4
\inst|rsp_xbar_mux|src_data[2]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|rsp_xbar_mux|src_data\(2) = (\inst|width_adapter_001|out_data\(2) & ((\inst|rsp_xbar_demux_001|src0_valid~0_combout\) # ((\inst|nios2_jtag_debug_module_translator|av_readdata_pre\(2) & \inst|rsp_xbar_demux|src0_valid~combout\)))) # 
-- (!\inst|width_adapter_001|out_data\(2) & (((\inst|nios2_jtag_debug_module_translator|av_readdata_pre\(2) & \inst|rsp_xbar_demux|src0_valid~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|width_adapter_001|out_data\(2),
	datab => \inst|rsp_xbar_demux_001|src0_valid~0_combout\,
	datac => \inst|nios2_jtag_debug_module_translator|av_readdata_pre\(2),
	datad => \inst|rsp_xbar_demux|src0_valid~combout\,
	combout => \inst|rsp_xbar_mux|src_data\(2));

-- Location: FF_X25_Y13_N5
\inst|nios2|i_readdata_d1[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|rsp_xbar_mux|src_data\(2),
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|i_readdata_d1\(2));

-- Location: LCCOMB_X23_Y9_N0
\inst|nios2_jtag_debug_module_translator|av_readdata_pre[3]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|nios2_jtag_debug_module_translator|av_readdata_pre[3]~0_combout\ = (\inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_avalon_reg|Equal0~3_combout\ & 
-- (\inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_avalon_reg|oci_single_step_mode~q\)) # (!\inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_avalon_reg|Equal0~3_combout\ & 
-- ((\inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_avalon_reg|oci_reg_readdata~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_avalon_reg|Equal0~3_combout\,
	datab => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_avalon_reg|oci_single_step_mode~q\,
	datad => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_avalon_reg|oci_reg_readdata~0_combout\,
	combout => \inst|nios2_jtag_debug_module_translator|av_readdata_pre[3]~0_combout\);

-- Location: FF_X23_Y9_N1
\inst|nios2_jtag_debug_module_translator|av_readdata_pre[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2_jtag_debug_module_translator|av_readdata_pre[3]~0_combout\,
	asdata => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_ocimem|kernel_nios2_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a\(3),
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst|cmd_xbar_mux|src_data\(46),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_jtag_debug_module_translator|av_readdata_pre\(3));

-- Location: LCCOMB_X25_Y10_N22
\inst|rsp_xbar_mux|src_data[3]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|rsp_xbar_mux|src_data\(3) = (\inst|rsp_xbar_demux_001|src0_valid~0_combout\ & ((\inst|width_adapter_001|out_data\(3)) # ((\inst|rsp_xbar_demux|src0_valid~combout\ & \inst|nios2_jtag_debug_module_translator|av_readdata_pre\(3))))) # 
-- (!\inst|rsp_xbar_demux_001|src0_valid~0_combout\ & (((\inst|rsp_xbar_demux|src0_valid~combout\ & \inst|nios2_jtag_debug_module_translator|av_readdata_pre\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|rsp_xbar_demux_001|src0_valid~0_combout\,
	datab => \inst|width_adapter_001|out_data\(3),
	datac => \inst|rsp_xbar_demux|src0_valid~combout\,
	datad => \inst|nios2_jtag_debug_module_translator|av_readdata_pre\(3),
	combout => \inst|rsp_xbar_mux|src_data\(3));

-- Location: FF_X25_Y10_N23
\inst|nios2|i_readdata_d1[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|rsp_xbar_mux|src_data\(3),
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|i_readdata_d1\(3));

-- Location: IOIBUF_X34_Y8_N22
\sdram_dq[4]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => sdram_dq(4),
	o => \sdram_dq[4]~input_o\);

-- Location: FF_X34_Y8_N24
\inst|sdram|za_data[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \sdram_dq[4]~input_o\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sdram|za_data\(4));

-- Location: LCCOMB_X25_Y11_N2
\inst|width_adapter_001|data_reg~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|width_adapter_001|data_reg~11_combout\ = (!\inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][83]~q\ & (!\inst|sdram_s1_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[1]~0_combout\ & 
-- ((\inst|width_adapter_001|data_reg\(4)) # (\inst|sdram|za_data\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000100010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][83]~q\,
	datab => \inst|sdram_s1_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[1]~0_combout\,
	datac => \inst|width_adapter_001|data_reg\(4),
	datad => \inst|sdram|za_data\(4),
	combout => \inst|width_adapter_001|data_reg~11_combout\);

-- Location: FF_X25_Y11_N3
\inst|width_adapter_001|data_reg[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|width_adapter_001|data_reg~11_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|sdram_s1_translator_avalon_universal_slave_0_agent|rp_valid~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|width_adapter_001|data_reg\(4));

-- Location: LCCOMB_X25_Y11_N12
\inst|width_adapter_001|out_data[4]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|width_adapter_001|out_data\(4) = (\inst|width_adapter_001|data_reg\(4)) # ((!\inst|sdram_s1_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[1]~0_combout\ & \inst|sdram|za_data\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010011110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|sdram_s1_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[1]~0_combout\,
	datab => \inst|sdram|za_data\(4),
	datac => \inst|width_adapter_001|data_reg\(4),
	combout => \inst|width_adapter_001|out_data\(4));

-- Location: LCCOMB_X25_Y11_N16
\inst|rsp_xbar_mux|src_data[4]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|rsp_xbar_mux|src_data\(4) = (\inst|nios2_jtag_debug_module_translator|av_readdata_pre\(4) & ((\inst|rsp_xbar_demux|src0_valid~combout\) # ((\inst|rsp_xbar_demux_001|src0_valid~0_combout\ & \inst|width_adapter_001|out_data\(4))))) # 
-- (!\inst|nios2_jtag_debug_module_translator|av_readdata_pre\(4) & (\inst|rsp_xbar_demux_001|src0_valid~0_combout\ & ((\inst|width_adapter_001|out_data\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_jtag_debug_module_translator|av_readdata_pre\(4),
	datab => \inst|rsp_xbar_demux_001|src0_valid~0_combout\,
	datac => \inst|rsp_xbar_demux|src0_valid~combout\,
	datad => \inst|width_adapter_001|out_data\(4),
	combout => \inst|rsp_xbar_mux|src_data\(4));

-- Location: FF_X25_Y11_N17
\inst|nios2|i_readdata_d1[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|rsp_xbar_mux|src_data\(4),
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|i_readdata_d1\(4));

-- Location: LCCOMB_X28_Y13_N8
\inst|rsp_xbar_mux|src_data[5]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|rsp_xbar_mux|src_data\(5) = (\inst|rsp_xbar_demux_001|src0_valid~0_combout\ & ((\inst|width_adapter_001|out_data\(5)) # ((\inst|rsp_xbar_demux|src0_valid~combout\ & \inst|nios2_jtag_debug_module_translator|av_readdata_pre\(5))))) # 
-- (!\inst|rsp_xbar_demux_001|src0_valid~0_combout\ & (((\inst|rsp_xbar_demux|src0_valid~combout\ & \inst|nios2_jtag_debug_module_translator|av_readdata_pre\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|rsp_xbar_demux_001|src0_valid~0_combout\,
	datab => \inst|width_adapter_001|out_data\(5),
	datac => \inst|rsp_xbar_demux|src0_valid~combout\,
	datad => \inst|nios2_jtag_debug_module_translator|av_readdata_pre\(5),
	combout => \inst|rsp_xbar_mux|src_data\(5));

-- Location: FF_X28_Y13_N9
\inst|nios2|i_readdata_d1[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|rsp_xbar_mux|src_data\(5),
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|i_readdata_d1\(5));

-- Location: IOIBUF_X34_Y10_N8
\sdram_dq[11]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => sdram_dq(11),
	o => \sdram_dq[11]~input_o\);

-- Location: FF_X34_Y10_N10
\inst|sdram|za_data[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \sdram_dq[11]~input_o\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sdram|za_data\(11));

-- Location: LCCOMB_X28_Y11_N14
\inst|width_adapter_001|data_reg~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|width_adapter_001|data_reg~1_combout\ = (!\inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][83]~q\ & (!\inst|sdram_s1_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[1]~0_combout\ & 
-- ((\inst|width_adapter_001|data_reg\(11)) # (\inst|sdram|za_data\(11)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000100010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][83]~q\,
	datab => \inst|sdram_s1_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[1]~0_combout\,
	datac => \inst|width_adapter_001|data_reg\(11),
	datad => \inst|sdram|za_data\(11),
	combout => \inst|width_adapter_001|data_reg~1_combout\);

-- Location: FF_X28_Y11_N15
\inst|width_adapter_001|data_reg[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|width_adapter_001|data_reg~1_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|sdram_s1_translator_avalon_universal_slave_0_agent|rp_valid~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|width_adapter_001|data_reg\(11));

-- Location: LCCOMB_X28_Y11_N24
\inst|width_adapter_001|out_data[11]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|width_adapter_001|out_data\(11) = (\inst|width_adapter_001|data_reg\(11)) # ((\inst|sdram|za_data\(11) & !\inst|sdram_s1_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[1]~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|sdram|za_data\(11),
	datab => \inst|width_adapter_001|data_reg\(11),
	datad => \inst|sdram_s1_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[1]~0_combout\,
	combout => \inst|width_adapter_001|out_data\(11));

-- Location: LCCOMB_X26_Y9_N26
\inst|rsp_xbar_mux|src_data[11]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|rsp_xbar_mux|src_data\(11) = (\inst|rsp_xbar_demux_001|src0_valid~0_combout\ & ((\inst|width_adapter_001|out_data\(11)) # ((\inst|nios2_jtag_debug_module_translator|av_readdata_pre\(11) & \inst|rsp_xbar_demux|src0_valid~combout\)))) # 
-- (!\inst|rsp_xbar_demux_001|src0_valid~0_combout\ & (\inst|nios2_jtag_debug_module_translator|av_readdata_pre\(11) & ((\inst|rsp_xbar_demux|src0_valid~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|rsp_xbar_demux_001|src0_valid~0_combout\,
	datab => \inst|nios2_jtag_debug_module_translator|av_readdata_pre\(11),
	datac => \inst|width_adapter_001|out_data\(11),
	datad => \inst|rsp_xbar_demux|src0_valid~combout\,
	combout => \inst|rsp_xbar_mux|src_data\(11));

-- Location: FF_X26_Y9_N27
\inst|nios2|i_readdata_d1[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|rsp_xbar_mux|src_data\(11),
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|i_readdata_d1\(11));

-- Location: LCCOMB_X25_Y10_N24
\inst|rsp_xbar_mux|src_data[15]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|rsp_xbar_mux|src_data\(15) = (\inst|nios2_jtag_debug_module_translator|av_readdata_pre\(15) & ((\inst|rsp_xbar_demux|src0_valid~combout\) # ((\inst|width_adapter_001|out_data\(15) & \inst|rsp_xbar_demux_001|src0_valid~0_combout\)))) # 
-- (!\inst|nios2_jtag_debug_module_translator|av_readdata_pre\(15) & (\inst|width_adapter_001|out_data\(15) & ((\inst|rsp_xbar_demux_001|src0_valid~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_jtag_debug_module_translator|av_readdata_pre\(15),
	datab => \inst|width_adapter_001|out_data\(15),
	datac => \inst|rsp_xbar_demux|src0_valid~combout\,
	datad => \inst|rsp_xbar_demux_001|src0_valid~0_combout\,
	combout => \inst|rsp_xbar_mux|src_data\(15));

-- Location: FF_X25_Y10_N25
\inst|nios2|i_readdata_d1[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|rsp_xbar_mux|src_data\(15),
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|i_readdata_d1\(15));

-- Location: LCCOMB_X26_Y12_N14
\inst|rsp_xbar_mux|src_data[26]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|rsp_xbar_mux|src_data\(26) = (\inst|rsp_xbar_demux|src0_valid~combout\ & ((\inst|nios2_jtag_debug_module_translator|av_readdata_pre\(26)) # ((\inst|rsp_xbar_mux|src_payload~0_combout\ & \inst|sdram|za_data\(10))))) # 
-- (!\inst|rsp_xbar_demux|src0_valid~combout\ & (\inst|rsp_xbar_mux|src_payload~0_combout\ & (\inst|sdram|za_data\(10))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|rsp_xbar_demux|src0_valid~combout\,
	datab => \inst|rsp_xbar_mux|src_payload~0_combout\,
	datac => \inst|sdram|za_data\(10),
	datad => \inst|nios2_jtag_debug_module_translator|av_readdata_pre\(26),
	combout => \inst|rsp_xbar_mux|src_data\(26));

-- Location: FF_X26_Y12_N15
\inst|nios2|i_readdata_d1[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|rsp_xbar_mux|src_data\(26),
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|i_readdata_d1\(26));

-- Location: M9K_X15_Y14_N0
\inst|nios2|kernel_nios2_ic_data|the_altsyncram|auto_generated|ram_block1a0\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "kernel:inst|kernel_nios2:nios2|kernel_nios2_ic_data_module:kernel_nios2_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 10,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 9,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 1023,
	port_a_logical_ram_depth => 1024,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 10,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 9,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 1023,
	port_b_logical_ram_depth => 1024,
	port_b_logical_ram_width => 32,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst|nios2|i_readdatavalid_d1~q\,
	portbre => \inst|nios2|F_stall~combout\,
	clk0 => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	clk1 => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \inst|nios2|i_readdatavalid_d1~q\,
	ena1 => \inst|nios2|kernel_nios2_ic_data|the_altsyncram|auto_generated|ram_block1a0~0_combout\,
	portadatain => \inst|nios2|kernel_nios2_ic_data|the_altsyncram|auto_generated|ram_block1a0_PORTADATAIN_bus\,
	portaaddr => \inst|nios2|kernel_nios2_ic_data|the_altsyncram|auto_generated|ram_block1a0_PORTAADDR_bus\,
	portbaddr => \inst|nios2|kernel_nios2_ic_data|the_altsyncram|auto_generated|ram_block1a0_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \inst|nios2|kernel_nios2_ic_data|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X11_Y19_N0
\inst|nios2|F_iw[26]~31\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst|nios2|kernel_nios2_ic_data|the_altsyncram|auto_generated|q_b\(26),
	datad => \inst|nios2|F_iw[16]~7_combout\,
	combout => \inst|nios2|F_iw[26]~31_combout\);

-- Location: FF_X11_Y19_N1
\inst|nios2|D_iw[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|F_iw[26]~31_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|nios2|F_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|D_iw\(26));

-- Location: LCCOMB_X11_Y19_N14
\inst|nios2|F_iw_b_rf[4]~4\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|kernel_nios2_ic_data|the_altsyncram|auto_generated|q_b\(26),
	datac => \inst|nios2|F_stall~combout\,
	datad => \inst|nios2|D_iw\(26),
	combout => \inst|nios2|F_iw_b_rf[4]~4_combout\);

-- Location: LCCOMB_X19_Y13_N8
\inst|nios2|D_src2_reg[2]~40\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|A_wr_data_unfiltered[2]~122_combout\,
	datab => \inst|nios2|D_src2_reg[30]~22_combout\,
	datac => \inst|nios2|kernel_nios2_register_bank_b|the_altsyncram|auto_generated|q_b\(2),
	datad => \inst|nios2|D_src2_reg[30]~23_combout\,
	combout => \inst|nios2|D_src2_reg[2]~40_combout\);

-- Location: LCCOMB_X19_Y13_N18
\inst|nios2|D_src2_reg[2]~41\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|W_wr_data\(2),
	datab => \inst|nios2|M_alu_result\(2),
	datac => \inst|nios2|D_src2_reg[2]~40_combout\,
	datad => \inst|nios2|D_src2_reg[30]~23_combout\,
	combout => \inst|nios2|D_src2_reg[2]~41_combout\);

-- Location: LCCOMB_X19_Y17_N26
\inst|nios2|E_src2[2]~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|E_alu_result\(2),
	datac => \inst|nios2|D_src2_hazard_E~combout\,
	datad => \inst|nios2|D_src2_reg[2]~41_combout\,
	combout => \inst|nios2|E_src2[2]~2_combout\);

-- Location: FF_X19_Y17_N27
\inst|nios2|E_src2_reg[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|E_src2[2]~2_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|nios2|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|E_src2_reg\(2));

-- Location: FF_X21_Y10_N21
\inst|nios2|M_st_data[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \inst|nios2|E_src2_reg\(2),
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \inst|nios2|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|M_st_data\(2));

-- Location: LCCOMB_X21_Y7_N2
\inst|nios2|A_st_data[2]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst|nios2|M_st_data\(2),
	combout => \inst|nios2|A_st_data[2]~feeder_combout\);

-- Location: FF_X21_Y7_N3
\inst|nios2|A_st_data[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|A_st_data[2]~feeder_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|nios2|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|A_st_data\(2));

-- Location: LCCOMB_X21_Y7_N26
\inst|nios2|d_writedata[2]~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|A_mem_bypass_pending~combout\,
	datab => \inst|nios2|M_st_data\(2),
	datad => \inst|nios2|A_st_data\(2),
	combout => \inst|nios2|d_writedata[2]~1_combout\);

-- Location: FF_X21_Y7_N27
\inst|nios2|d_writedata[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|d_writedata[2]~1_combout\,
	asdata => \inst|nios2|kernel_nios2_dc_victim|the_altsyncram|auto_generated|q_b\(2),
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst|nios2|A_dc_wb_update_av_writedata~combout\,
	ena => \inst|nios2|d_writedata[25]~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|d_writedata\(2));

-- Location: LCCOMB_X16_Y6_N10
\inst|jtag_uart|kernel_jtag_uart_alt_jtag_atlantic|td_shift~21\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|jtag_uart|kernel_jtag_uart_alt_jtag_atlantic|count\(9),
	datac => \inst|jtag_uart|kernel_jtag_uart_alt_jtag_atlantic|rdata\(6),
	datad => \inst|jtag_uart|kernel_jtag_uart_alt_jtag_atlantic|td_shift\(9),
	combout => \inst|jtag_uart|kernel_jtag_uart_alt_jtag_atlantic|td_shift~21_combout\);

-- Location: FF_X16_Y6_N11
\inst|jtag_uart|kernel_jtag_uart_alt_jtag_atlantic|td_shift[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst|jtag_uart|kernel_jtag_uart_alt_jtag_atlantic|td_shift~21_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	sclr => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_state\(4),
	ena => \inst|jtag_uart|kernel_jtag_uart_alt_jtag_atlantic|td_shift[0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|jtag_uart|kernel_jtag_uart_alt_jtag_atlantic|td_shift\(8));

-- Location: LCCOMB_X16_Y6_N22
\inst|jtag_uart|kernel_jtag_uart_alt_jtag_atlantic|td_shift~19\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|jtag_uart|kernel_jtag_uart_alt_jtag_atlantic|rdata\(5),
	datab => \inst|jtag_uart|kernel_jtag_uart_alt_jtag_atlantic|count\(9),
	datad => \inst|jtag_uart|kernel_jtag_uart_alt_jtag_atlantic|td_shift\(8),
	combout => \inst|jtag_uart|kernel_jtag_uart_alt_jtag_atlantic|td_shift~19_combout\);

-- Location: LCCOMB_X16_Y6_N2
\inst|jtag_uart|kernel_jtag_uart_alt_jtag_atlantic|td_shift~20\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|jtag_uart|kernel_jtag_uart_alt_jtag_atlantic|td_shift~6_combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	datac => \inst|jtag_uart|kernel_jtag_uart_alt_jtag_atlantic|td_shift~19_combout\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~q\,
	combout => \inst|jtag_uart|kernel_jtag_uart_alt_jtag_atlantic|td_shift~20_combout\);

-- Location: FF_X16_Y6_N3
\inst|jtag_uart|kernel_jtag_uart_alt_jtag_atlantic|td_shift[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst|jtag_uart|kernel_jtag_uart_alt_jtag_atlantic|td_shift~20_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	ena => \inst|jtag_uart|kernel_jtag_uart_alt_jtag_atlantic|td_shift[0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|jtag_uart|kernel_jtag_uart_alt_jtag_atlantic|td_shift\(7));

-- Location: LCCOMB_X17_Y6_N20
\inst|jtag_uart|kernel_jtag_uart_alt_jtag_atlantic|wdata[3]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|jtag_uart|kernel_jtag_uart_alt_jtag_atlantic|td_shift\(7),
	combout => \inst|jtag_uart|kernel_jtag_uart_alt_jtag_atlantic|wdata[3]~feeder_combout\);

-- Location: FF_X17_Y6_N21
\inst|jtag_uart|kernel_jtag_uart_alt_jtag_atlantic|wdata[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst|jtag_uart|kernel_jtag_uart_alt_jtag_atlantic|wdata[3]~feeder_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	ena => \inst|jtag_uart|kernel_jtag_uart_alt_jtag_atlantic|write~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|jtag_uart|kernel_jtag_uart_alt_jtag_atlantic|wdata\(3));

-- Location: LCCOMB_X24_Y7_N22
\inst|jtag_uart|av_readdata[1]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|jtag_uart|av_readdata[1]~7_combout\ = (\inst|jtag_uart|read_0~q\ & ((\inst|jtag_uart|the_kernel_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|q_b\(1)))) # (!\inst|jtag_uart|read_0~q\ & (\inst|jtag_uart|ien_AE~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|jtag_uart|ien_AE~q\,
	datac => \inst|jtag_uart|read_0~q\,
	datad => \inst|jtag_uart|the_kernel_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|q_b\(1),
	combout => \inst|jtag_uart|av_readdata[1]~7_combout\);

-- Location: FF_X24_Y7_N23
\inst|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|jtag_uart|av_readdata[1]~7_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(1));

-- Location: LCCOMB_X24_Y7_N24
\inst|rsp_xbar_mux_001|src_data[1]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|rsp_xbar_mux_001|src_data[1]~3_combout\ = (\inst|sysid_control_slave_translator|av_readdata_pre\(30) & ((\inst|sysid_control_slave_translator|read_latency_shift_reg\(0)) # ((\inst|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(1) & 
-- \inst|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg\(0))))) # (!\inst|sysid_control_slave_translator|av_readdata_pre\(30) & (((\inst|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(1) & 
-- \inst|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|sysid_control_slave_translator|av_readdata_pre\(30),
	datab => \inst|sysid_control_slave_translator|read_latency_shift_reg\(0),
	datac => \inst|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(1),
	datad => \inst|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg\(0),
	combout => \inst|rsp_xbar_mux_001|src_data[1]~3_combout\);

-- Location: LCCOMB_X24_Y8_N12
\inst|pio_led|data_out[1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|pio_led|data_out[1]~feeder_combout\ = \inst|nios2|d_writedata\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|nios2|d_writedata\(1),
	combout => \inst|pio_led|data_out[1]~feeder_combout\);

-- Location: FF_X24_Y8_N13
\inst|pio_led|data_out[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|pio_led|data_out[1]~feeder_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|pio_led|always0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|pio_led|data_out\(1));

-- Location: LCCOMB_X24_Y11_N14
\inst|pio_led|readdata[1]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|pio_led|readdata[1]~2_combout\ = (!\inst|nios2|d_address_offset_field\(0) & (!\inst|nios2|d_address_offset_field\(1) & \inst|pio_led|data_out\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|nios2|d_address_offset_field\(0),
	datac => \inst|nios2|d_address_offset_field\(1),
	datad => \inst|pio_led|data_out\(1),
	combout => \inst|pio_led|readdata[1]~2_combout\);

-- Location: FF_X24_Y11_N15
\inst|pio_led_s1_translator|av_readdata_pre[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|pio_led|readdata[1]~2_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|pio_led_s1_translator|av_readdata_pre\(1));

-- Location: LCCOMB_X24_Y11_N24
\inst|rsp_xbar_mux_001|src_data[1]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|rsp_xbar_mux_001|src_data[1]~4_combout\ = (\inst|nios2_jtag_debug_module_translator|av_readdata_pre\(1) & ((\inst|rsp_xbar_demux|src1_valid~combout\) # ((\inst|pio_led_s1_translator|read_latency_shift_reg\(0) & 
-- \inst|pio_led_s1_translator|av_readdata_pre\(1))))) # (!\inst|nios2_jtag_debug_module_translator|av_readdata_pre\(1) & (\inst|pio_led_s1_translator|read_latency_shift_reg\(0) & (\inst|pio_led_s1_translator|av_readdata_pre\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_jtag_debug_module_translator|av_readdata_pre\(1),
	datab => \inst|pio_led_s1_translator|read_latency_shift_reg\(0),
	datac => \inst|pio_led_s1_translator|av_readdata_pre\(1),
	datad => \inst|rsp_xbar_demux|src1_valid~combout\,
	combout => \inst|rsp_xbar_mux_001|src_data[1]~4_combout\);

-- Location: LCCOMB_X24_Y11_N28
\inst|rsp_xbar_mux_001|src_data[1]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|rsp_xbar_mux_001|src_data\(1) = (\inst|rsp_xbar_mux_001|src_data[1]~3_combout\) # ((\inst|rsp_xbar_mux_001|src_data[1]~4_combout\) # ((\inst|rsp_xbar_demux_001|src1_valid~0_combout\ & \inst|width_adapter_001|out_data\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|rsp_xbar_demux_001|src1_valid~0_combout\,
	datab => \inst|rsp_xbar_mux_001|src_data[1]~3_combout\,
	datac => \inst|width_adapter_001|out_data\(1),
	datad => \inst|rsp_xbar_mux_001|src_data[1]~4_combout\,
	combout => \inst|rsp_xbar_mux_001|src_data\(1));

-- Location: FF_X24_Y11_N29
\inst|nios2|d_readdata_d1[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|rsp_xbar_mux_001|src_data\(1),
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|d_readdata_d1\(1));

-- Location: LCCOMB_X21_Y10_N12
\inst|nios2|dc_data_wr_port_data[1]~4\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|A_st_data\(1),
	datab => \inst|nios2|A_en_d1~q\,
	datac => \inst|nios2|M_st_data\(1),
	datad => \inst|nios2|A_dc_valid_st_bypass_hit~q\,
	combout => \inst|nios2|dc_data_wr_port_data[1]~4_combout\);

-- Location: LCCOMB_X24_Y12_N4
\inst|nios2|dc_data_wr_port_data[1]~5\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|nios2|d_readdata_d1\(1),
	datac => \inst|nios2|dc_data_wr_port_data[1]~4_combout\,
	datad => \inst|nios2|A_dc_fill_active~q\,
	combout => \inst|nios2|dc_data_wr_port_data[1]~5_combout\);

-- Location: LCCOMB_X21_Y12_N24
\inst|nios2|A_dc_rd_data[1]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|nios2|kernel_nios2_dc_data|the_altsyncram|auto_generated|q_b\(1),
	combout => \inst|nios2|A_dc_rd_data[1]~feeder_combout\);

-- Location: FF_X21_Y12_N25
\inst|nios2|A_dc_rd_data[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|A_dc_rd_data[1]~feeder_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|nios2|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|A_dc_rd_data\(1));

-- Location: LCCOMB_X21_Y12_N0
\inst|nios2|A_dc_xfer_wr_data_nxt[1]~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|nios2|A_dc_rd_data\(1),
	datac => \inst|nios2|A_dc_xfer_rd_data_offset_match~q\,
	datad => \inst|nios2|kernel_nios2_dc_data|the_altsyncram|auto_generated|q_b\(1),
	combout => \inst|nios2|A_dc_xfer_wr_data_nxt[1]~2_combout\);

-- Location: FF_X21_Y12_N1
\inst|nios2|A_dc_xfer_wr_data[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|A_dc_xfer_wr_data_nxt[1]~2_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|A_dc_xfer_wr_data\(1));

-- Location: FF_X19_Y7_N29
\inst|nios2|d_writedata[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|d_writedata[9]~10_combout\,
	asdata => \inst|nios2|kernel_nios2_dc_victim|the_altsyncram|auto_generated|q_b\(9),
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst|nios2|A_dc_wb_update_av_writedata~combout\,
	ena => \inst|nios2|d_writedata[25]~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|d_writedata\(9));

-- Location: LCCOMB_X26_Y8_N30
\inst|cmd_xbar_mux|src_payload~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cmd_xbar_mux|src_payload~15_combout\ = (\inst|cmd_xbar_mux|saved_grant\(1) & \inst|nios2|d_writedata\(9))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cmd_xbar_mux|saved_grant\(1),
	datad => \inst|nios2|d_writedata\(9),
	combout => \inst|cmd_xbar_mux|src_payload~15_combout\);

-- Location: LCCOMB_X11_Y8_N8
\inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_ocimem|MonDReg~27\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_sysclk|jdo\(34),
	datab => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	datac => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_ocimem|kernel_nios2_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_b\(31),
	datad => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_ocimem|MonAReg\(10),
	combout => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_ocimem|MonDReg~27_combout\);

-- Location: FF_X11_Y8_N9
\inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_ocimem|MonDReg[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_ocimem|MonDReg~27_combout\,
	ena => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_ocimem|MonDReg[0]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_ocimem|MonDReg\(31));

-- Location: LCCOMB_X11_Y7_N28
\inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_tck|sr~62\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_oci_break|break_readreg\(31),
	datac => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_ocimem|MonDReg\(31),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\,
	combout => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_tck|sr~62_combout\);

-- Location: LCCOMB_X10_Y8_N18
\inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_oci_debug|resetlatch~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111000001110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_sysclk|jdo\(24),
	datab => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_sysclk|take_action_ocimem_a~combout\,
	datac => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_oci_debug|resetlatch~q\,
	datad => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q\,
	combout => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_oci_debug|resetlatch~0_combout\);

-- Location: FF_X10_Y8_N19
\inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_oci_debug|resetlatch\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_oci_debug|resetlatch~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_oci_debug|resetlatch~q\);

-- Location: LCCOMB_X10_Y9_N10
\inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_tck|sr~64\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_tck|Mux37~0_combout\,
	datab => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_oci_debug|resetlatch~q\,
	datac => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_tck|sr\(34),
	datad => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|kernel_nios2_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	combout => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_tck|sr~64_combout\);

-- Location: FF_X10_Y9_N11
\inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_tck|sr[33]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_tck|sr~64_combout\,
	ena => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_tck|sr[32]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_tck|sr\(33));

-- Location: LCCOMB_X11_Y7_N10
\inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_tck|sr~63\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010011110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_tck|sr~19_combout\,
	datab => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_tck|sr~62_combout\,
	datac => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_tck|sr\(33),
	datad => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|kernel_nios2_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	combout => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_tck|sr~63_combout\);

-- Location: FF_X11_Y7_N11
\inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_tck|sr[32]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_tck|sr~63_combout\,
	ena => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_tck|sr[32]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_tck|sr\(32));

-- Location: LCCOMB_X10_Y7_N16
\inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_sysclk|jdo[32]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_tck|sr\(32),
	combout => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_sysclk|jdo[32]~feeder_combout\);

-- Location: FF_X10_Y7_N17
\inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_sysclk|jdo[32]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_sysclk|jdo[32]~feeder_combout\,
	ena => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_sysclk|jdo\(32));

-- Location: FF_X12_Y10_N13
\inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_ocimem|MonAReg[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_ocimem|MonAReg[8]~21_combout\,
	asdata => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_sysclk|jdo\(32),
	sload => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_sysclk|take_action_ocimem_a~combout\,
	ena => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_sysclk|take_action_ocimem_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_ocimem|MonAReg\(8));

-- Location: LCCOMB_X26_Y10_N18
\inst|nios2|the_kernel_nios2_nios2_oci|readdata[29]~20\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|cmd_xbar_mux|src_data\(46),
	datac => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_avalon_reg|oci_reg_readdata~0_combout\,
	datad => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_ocimem|kernel_nios2_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a\(29),
	combout => \inst|nios2|the_kernel_nios2_nios2_oci|readdata[29]~20_combout\);

-- Location: FF_X26_Y10_N19
\inst|nios2_jtag_debug_module_translator|av_readdata_pre[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|the_kernel_nios2_nios2_oci|readdata[29]~20_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_jtag_debug_module_translator|av_readdata_pre\(29));

-- Location: LCCOMB_X26_Y10_N28
\inst|rsp_xbar_mux|src_data[29]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|rsp_xbar_mux|src_data\(29) = (\inst|sdram|za_data\(13) & ((\inst|rsp_xbar_mux|src_payload~0_combout\) # ((\inst|rsp_xbar_demux|src0_valid~combout\ & \inst|nios2_jtag_debug_module_translator|av_readdata_pre\(29))))) # (!\inst|sdram|za_data\(13) & 
-- (\inst|rsp_xbar_demux|src0_valid~combout\ & ((\inst|nios2_jtag_debug_module_translator|av_readdata_pre\(29)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|sdram|za_data\(13),
	datab => \inst|rsp_xbar_demux|src0_valid~combout\,
	datac => \inst|rsp_xbar_mux|src_payload~0_combout\,
	datad => \inst|nios2_jtag_debug_module_translator|av_readdata_pre\(29),
	combout => \inst|rsp_xbar_mux|src_data\(29));

-- Location: FF_X26_Y10_N29
\inst|nios2|i_readdata_d1[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|rsp_xbar_mux|src_data\(29),
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|i_readdata_d1\(29));

-- Location: LCCOMB_X12_Y17_N24
\inst|nios2|F_iw[25]~30\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|nios2|F_iw[16]~7_combout\,
	datad => \inst|nios2|kernel_nios2_ic_data|the_altsyncram|auto_generated|q_b\(25),
	combout => \inst|nios2|F_iw[25]~30_combout\);

-- Location: FF_X12_Y17_N25
\inst|nios2|D_iw[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|F_iw[25]~30_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|nios2|F_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|D_iw\(25));

-- Location: LCCOMB_X18_Y19_N14
\inst|nios2|F_iw[20]~25\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|nios2|F_iw[16]~7_combout\,
	datad => \inst|nios2|kernel_nios2_ic_data|the_altsyncram|auto_generated|q_b\(20),
	combout => \inst|nios2|F_iw[20]~25_combout\);

-- Location: FF_X18_Y19_N15
\inst|nios2|D_iw[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|F_iw[20]~25_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|nios2|F_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|D_iw\(20));

-- Location: LCCOMB_X12_Y17_N12
\inst|nios2|D_dst_regnum[3]~4\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111111010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|D_dst_regnum[4]~2_combout\,
	datab => \inst|nios2|D_iw\(25),
	datac => \inst|nios2|D_ctrl_b_is_dst~q\,
	datad => \inst|nios2|D_iw\(20),
	combout => \inst|nios2|D_dst_regnum[3]~4_combout\);

-- Location: FF_X12_Y17_N13
\inst|nios2|E_dst_regnum[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|D_dst_regnum[3]~4_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|nios2|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|E_dst_regnum\(3));

-- Location: FF_X12_Y17_N17
\inst|nios2|M_dst_regnum[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \inst|nios2|E_dst_regnum\(3),
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \inst|nios2|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|M_dst_regnum\(3));

-- Location: FF_X12_Y17_N21
\inst|nios2|A_dst_regnum_from_M[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \inst|nios2|M_dst_regnum\(3),
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \inst|nios2|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|A_dst_regnum_from_M\(3));

-- Location: LCCOMB_X24_Y15_N8
\inst|nios2|D_src1_reg[0]~30\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|E_src1[10]~1_combout\,
	datab => \inst|nios2|M_alu_result\(0),
	datac => \inst|nios2|E_src1[10]~0_combout\,
	datad => \inst|nios2|A_wr_data_unfiltered[0]~124_combout\,
	combout => \inst|nios2|D_src1_reg[0]~30_combout\);

-- Location: FF_X23_Y15_N21
\inst|nios2|W_wr_data[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|A_wr_data_unfiltered[0]~124_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|W_wr_data\(0));

-- Location: LCCOMB_X24_Y15_N26
\inst|nios2|D_src1_reg[0]~31\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|E_src1[10]~0_combout\,
	datab => \inst|nios2|kernel_nios2_register_bank_a|the_altsyncram|auto_generated|q_b\(0),
	datac => \inst|nios2|D_src1_reg[0]~30_combout\,
	datad => \inst|nios2|W_wr_data\(0),
	combout => \inst|nios2|D_src1_reg[0]~31_combout\);

-- Location: LCCOMB_X22_Y18_N10
\inst|nios2|D_src1_reg[0]~32\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|E_regnum_a_cmp_D~q\,
	datab => \inst|nios2|D_ctrl_a_not_src~q\,
	datac => \inst|nios2|D_src1_reg[0]~31_combout\,
	datad => \inst|nios2|E_alu_result[0]~27_combout\,
	combout => \inst|nios2|D_src1_reg[0]~32_combout\);

-- Location: FF_X22_Y18_N11
\inst|nios2|E_src1[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|D_src1_reg[0]~32_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|nios2|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|E_src1\(0));

-- Location: LCCOMB_X19_Y14_N22
\inst|nios2|M_src1[0]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|nios2|E_src1\(0),
	combout => \inst|nios2|M_src1[0]~feeder_combout\);

-- Location: FF_X19_Y14_N23
\inst|nios2|M_src1[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|M_src1[0]~feeder_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|nios2|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|M_src1\(0));

-- Location: LCCOMB_X19_Y14_N24
\inst|nios2|A_mul_src1_nxt[0]~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|nios2|A_mul_stall~q\,
	datac => \inst|nios2|M_src1\(0),
	combout => \inst|nios2|A_mul_src1_nxt[0]~0_combout\);

-- Location: FF_X23_Y14_N1
\inst|nios2|A_mul_partial_prod[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \inst|nios2|the_kernel_nios2_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_out3~DATAOUT3\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|A_mul_partial_prod\(3));

-- Location: FF_X22_Y14_N7
\inst|nios2|A_mul_result[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|A_mul_result[3]~38_combout\,
	asdata => \inst|nios2|A_mul_partial_prod\(3),
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst|nios2|ALT_INV_A_mul_stall_d3~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|A_mul_result\(3));

-- Location: LCCOMB_X23_Y15_N24
\inst|nios2|A_wr_data_unfiltered[3]~16\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|A_shift_rot_result\(3),
	datab => \inst|nios2|A_mul_result\(3),
	datac => \inst|nios2|A_ctrl_mul_lsw~q\,
	datad => \inst|nios2|A_ctrl_shift_rot~q\,
	combout => \inst|nios2|A_wr_data_unfiltered[3]~16_combout\);

-- Location: LCCOMB_X24_Y16_N24
\inst|nios2|M_inst_result[19]~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|M_ctrl_mem~q\,
	datab => \inst|nios2|M_alu_result\(19),
	datac => \inst|nios2|kernel_nios2_dc_data|the_altsyncram|auto_generated|q_b\(19),
	combout => \inst|nios2|M_inst_result[19]~2_combout\);

-- Location: FF_X24_Y16_N25
\inst|nios2|A_inst_result[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|M_inst_result[19]~2_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sclr => \inst|nios2|M_ctrl_rdctl_inst~q\,
	ena => \inst|nios2|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|A_inst_result\(19));

-- Location: LCCOMB_X23_Y12_N28
\inst|nios2|A_wr_data_unfiltered[3]~19\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|A_inst_result\(3),
	datab => \inst|nios2|A_inst_result\(19),
	datac => \inst|nios2|A_wr_data_unfiltered[3]~18_combout\,
	datad => \inst|nios2|A_wr_data_unfiltered[3]~17_combout\,
	combout => \inst|nios2|A_wr_data_unfiltered[3]~19_combout\);

-- Location: LCCOMB_X26_Y9_N14
\inst|nios2|the_kernel_nios2_nios2_oci|readdata[19]~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|cmd_xbar_mux|src_data\(46),
	datac => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_avalon_reg|oci_reg_readdata~0_combout\,
	datad => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_ocimem|kernel_nios2_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a\(19),
	combout => \inst|nios2|the_kernel_nios2_nios2_oci|readdata[19]~0_combout\);

-- Location: FF_X26_Y9_N15
\inst|nios2_jtag_debug_module_translator|av_readdata_pre[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|the_kernel_nios2_nios2_oci|readdata[19]~0_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_jtag_debug_module_translator|av_readdata_pre\(19));

-- Location: LCCOMB_X25_Y10_N18
\inst|rsp_xbar_mux_001|src_payload~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|rsp_xbar_mux_001|src_payload~1_combout\ = (\inst|nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][84]~q\ & (\inst|nios2_jtag_debug_module_translator|read_latency_shift_reg\(0) & 
-- \inst|nios2_jtag_debug_module_translator|av_readdata_pre\(19)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][84]~q\,
	datac => \inst|nios2_jtag_debug_module_translator|read_latency_shift_reg\(0),
	datad => \inst|nios2_jtag_debug_module_translator|av_readdata_pre\(19),
	combout => \inst|rsp_xbar_mux_001|src_payload~1_combout\);

-- Location: LCCOMB_X25_Y10_N10
\inst|rsp_xbar_mux_001|src_payload~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|rsp_xbar_mux_001|src_payload~4_combout\ = (\inst|rsp_xbar_mux_001|src_payload~2_combout\) # ((\inst|rsp_xbar_mux_001|src_payload~1_combout\) # ((\inst|sdram|za_data\(3) & \inst|rsp_xbar_mux_001|src_payload~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|rsp_xbar_mux_001|src_payload~2_combout\,
	datab => \inst|sdram|za_data\(3),
	datac => \inst|rsp_xbar_mux_001|src_payload~3_combout\,
	datad => \inst|rsp_xbar_mux_001|src_payload~1_combout\,
	combout => \inst|rsp_xbar_mux_001|src_payload~4_combout\);

-- Location: FF_X25_Y10_N11
\inst|nios2|d_readdata_d1[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|rsp_xbar_mux_001|src_payload~4_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|d_readdata_d1\(19));

-- Location: LCCOMB_X23_Y12_N8
\inst|nios2|A_slow_inst_result[3]~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|A_ld_align_sh16~q\,
	datab => \inst|nios2|d_readdata_d1\(19),
	datad => \inst|nios2|d_readdata_d1\(3),
	combout => \inst|nios2|A_slow_inst_result[3]~0_combout\);

-- Location: FF_X23_Y12_N9
\inst|nios2|A_slow_inst_result[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|A_slow_inst_result[3]~0_combout\,
	asdata => \inst|nios2|A_slow_inst_result[11]~11_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst|nios2|A_ld_align_sh8~q\,
	ena => \inst|nios2|A_slow_inst_result_en~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|A_slow_inst_result\(3));

-- Location: LCCOMB_X23_Y12_N30
\inst|nios2|A_wr_data_unfiltered[3]~20\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|A_data_ram_ld16_data[11]~0_combout\,
	datab => \inst|nios2|A_wr_data_unfiltered[3]~19_combout\,
	datac => \inst|nios2|A_slow_inst_result\(3),
	datad => \inst|nios2|A_wr_data_unfiltered[3]~17_combout\,
	combout => \inst|nios2|A_wr_data_unfiltered[3]~20_combout\);

-- Location: LCCOMB_X23_Y15_N26
\inst|nios2|A_wr_data_unfiltered[3]~117\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|A_ctrl_mul_lsw~q\,
	datab => \inst|nios2|A_wr_data_unfiltered[3]~16_combout\,
	datac => \inst|nios2|A_wr_data_unfiltered[3]~20_combout\,
	datad => \inst|nios2|A_ctrl_shift_rot~q\,
	combout => \inst|nios2|A_wr_data_unfiltered[3]~117_combout\);

-- Location: LCCOMB_X23_Y18_N22
\inst|nios2|D_src2_reg[3]~24\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|D_src2_reg[30]~22_combout\,
	datab => \inst|nios2|M_alu_result\(3),
	datac => \inst|nios2|D_src2_reg[30]~23_combout\,
	datad => \inst|nios2|A_wr_data_unfiltered[3]~117_combout\,
	combout => \inst|nios2|D_src2_reg[3]~24_combout\);

-- Location: LCCOMB_X23_Y18_N0
\inst|nios2|D_src2_reg[3]~25\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|W_wr_data\(3),
	datab => \inst|nios2|D_src2_reg[30]~22_combout\,
	datac => \inst|nios2|D_src2_reg[3]~24_combout\,
	datad => \inst|nios2|kernel_nios2_register_bank_b|the_altsyncram|auto_generated|q_b\(3),
	combout => \inst|nios2|D_src2_reg[3]~25_combout\);

-- Location: LCCOMB_X23_Y18_N10
\inst|nios2|E_src2[3]~3\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|E_alu_result\(3),
	datab => \inst|nios2|D_src2_hazard_E~combout\,
	datad => \inst|nios2|D_src2_reg[3]~25_combout\,
	combout => \inst|nios2|E_src2[3]~3_combout\);

-- Location: LCCOMB_X23_Y18_N16
\inst|nios2|E_src2[3]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|nios2|E_src2[3]~3_combout\,
	combout => \inst|nios2|E_src2[3]~feeder_combout\);

-- Location: LCCOMB_X23_Y18_N26
\inst|nios2|D_src2_imm[3]~7\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|D_iw\(9),
	datad => \inst|nios2|D_ctrl_hi_imm16~q\,
	combout => \inst|nios2|D_src2_imm[3]~7_combout\);

-- Location: FF_X23_Y18_N17
\inst|nios2|E_src2[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|E_src2[3]~feeder_combout\,
	asdata => \inst|nios2|D_src2_imm[3]~7_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst|nios2|D_ctrl_src2_choose_imm~q\,
	ena => \inst|nios2|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|E_src2\(3));

-- Location: LCCOMB_X23_Y18_N20
\inst|nios2|E_logic_result[3]~23\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110110011000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|E_logic_op\(0),
	datab => \inst|nios2|E_logic_op\(1),
	datac => \inst|nios2|E_src2\(3),
	datad => \inst|nios2|E_src1\(3),
	combout => \inst|nios2|E_logic_result[3]~23_combout\);

-- Location: LCCOMB_X23_Y18_N12
\inst|nios2|E_alu_result[3]\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|E_ctrl_logic~q\,
	datab => \inst|nios2|E_alu_result[3]~24_combout\,
	datad => \inst|nios2|E_logic_result[3]~23_combout\,
	combout => \inst|nios2|E_alu_result\(3));

-- Location: FF_X23_Y18_N13
\inst|nios2|M_alu_result[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|E_alu_result\(3),
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|nios2|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|M_alu_result\(3));

-- Location: FF_X17_Y9_N9
\inst|nios2|A_mem_baddr[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \inst|nios2|M_alu_result\(3),
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \inst|nios2|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|A_mem_baddr\(3));

-- Location: LCCOMB_X17_Y9_N14
\inst|nios2|A_dc_xfer_rd_addr_offset_match~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010000100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|A_dc_xfer_rd_addr_offset\(1),
	datab => \inst|nios2|A_mem_baddr\(2),
	datac => \inst|nios2|A_mem_baddr\(3),
	datad => \inst|nios2|A_dc_xfer_rd_addr_offset\(0),
	combout => \inst|nios2|A_dc_xfer_rd_addr_offset_match~0_combout\);

-- Location: LCCOMB_X21_Y21_N10
\inst|nios2|A_dc_xfer_rd_addr_offset_match\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|A_ctrl_st~q\,
	datab => \inst|nios2|A_mem_baddr\(4),
	datac => \inst|nios2|A_dc_xfer_rd_addr_offset_match~0_combout\,
	datad => \inst|nios2|A_dc_xfer_rd_addr_offset\(2),
	combout => \inst|nios2|A_dc_xfer_rd_addr_offset_match~combout\);

-- Location: FF_X21_Y21_N11
\inst|nios2|A_dc_xfer_rd_data_offset_match\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|A_dc_xfer_rd_addr_offset_match~combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|A_dc_xfer_rd_data_offset_match~q\);

-- Location: LCCOMB_X22_Y12_N0
\inst|nios2|A_dc_rd_data[0]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst|nios2|kernel_nios2_dc_data|the_altsyncram|auto_generated|q_b\(0),
	combout => \inst|nios2|A_dc_rd_data[0]~feeder_combout\);

-- Location: FF_X22_Y12_N1
\inst|nios2|A_dc_rd_data[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|A_dc_rd_data[0]~feeder_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|nios2|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|A_dc_rd_data\(0));

-- Location: LCCOMB_X22_Y12_N16
\inst|nios2|A_dc_xfer_wr_data_nxt[0]~3\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|nios2|A_dc_xfer_rd_data_offset_match~q\,
	datac => \inst|nios2|kernel_nios2_dc_data|the_altsyncram|auto_generated|q_b\(0),
	datad => \inst|nios2|A_dc_rd_data\(0),
	combout => \inst|nios2|A_dc_xfer_wr_data_nxt[0]~3_combout\);

-- Location: FF_X22_Y12_N17
\inst|nios2|A_dc_xfer_wr_data[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|A_dc_xfer_wr_data_nxt[0]~3_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|A_dc_xfer_wr_data\(0));

-- Location: FF_X21_Y7_N29
\inst|nios2|d_writedata[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|d_writedata[1]~2_combout\,
	asdata => \inst|nios2|kernel_nios2_dc_victim|the_altsyncram|auto_generated|q_b\(1),
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst|nios2|A_dc_wb_update_av_writedata~combout\,
	ena => \inst|nios2|d_writedata[25]~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|d_writedata\(1));

-- Location: LCCOMB_X23_Y9_N22
\inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_oci_debug|monitor_error~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_oci_debug|always1~0_combout\,
	datab => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_avalon_reg|take_action_ocireg~0_combout\,
	datac => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_oci_debug|monitor_error~q\,
	datad => \inst|nios2|d_writedata\(1),
	combout => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_oci_debug|monitor_error~0_combout\);

-- Location: FF_X23_Y9_N23
\inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_oci_debug|monitor_error\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_oci_debug|monitor_error~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_oci_debug|monitor_error~q\);

-- Location: LCCOMB_X10_Y9_N12
\inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_tck|sr~25\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_tck|Mux37~0_combout\,
	datab => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_oci_debug|monitor_error~q\,
	datac => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_tck|sr\(35),
	datad => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|kernel_nios2_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	combout => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_tck|sr~25_combout\);

-- Location: FF_X10_Y9_N13
\inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_tck|sr[34]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_tck|sr~25_combout\,
	ena => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_tck|sr[32]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_tck|sr\(34));

-- Location: LCCOMB_X10_Y9_N18
\inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_sysclk|jdo[34]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_tck|sr\(34),
	combout => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_sysclk|jdo[34]~feeder_combout\);

-- Location: FF_X10_Y9_N19
\inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_sysclk|jdo[34]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_sysclk|jdo[34]~feeder_combout\,
	ena => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_sysclk|jdo\(34));

-- Location: LCCOMB_X10_Y9_N16
\inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_sysclk|take_action_ocimem_a\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_sysclk|take_action_ocimem_a~0_combout\,
	datac => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_sysclk|jdo\(35),
	datad => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_sysclk|jdo\(34),
	combout => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_sysclk|take_action_ocimem_a~combout\);

-- Location: FF_X12_Y10_N7
\inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_ocimem|MonAReg[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_ocimem|MonAReg[5]~15_combout\,
	asdata => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_sysclk|jdo\(29),
	sload => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_sysclk|take_action_ocimem_a~combout\,
	ena => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_sysclk|take_action_ocimem_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_ocimem|MonAReg\(5));

-- Location: LCCOMB_X13_Y8_N4
\inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_sysclk|jdo[13]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_tck|sr\(13),
	combout => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_sysclk|jdo[13]~feeder_combout\);

-- Location: FF_X13_Y8_N5
\inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_sysclk|jdo[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_sysclk|jdo[13]~feeder_combout\,
	ena => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_sysclk|jdo\(13));

-- Location: LCCOMB_X14_Y9_N12
\inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_ocimem|MonDReg~28\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_ocimem|MonAReg\(10),
	datab => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_ocimem|kernel_nios2_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_b\(10),
	datac => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	datad => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_sysclk|jdo\(13),
	combout => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_ocimem|MonDReg~28_combout\);

-- Location: FF_X14_Y9_N13
\inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_ocimem|MonDReg[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_ocimem|MonDReg~28_combout\,
	ena => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_ocimem|MonDReg[0]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_ocimem|MonDReg\(10));

-- Location: LCCOMB_X13_Y8_N22
\inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_tck|sr~79\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\,
	datab => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_oci_break|break_readreg\(10),
	datad => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_ocimem|MonDReg\(10),
	combout => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_tck|sr~79_combout\);

-- Location: LCCOMB_X13_Y8_N8
\inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_tck|sr~80\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_tck|sr\(12),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~q\,
	datac => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_tck|sr~79_combout\,
	datad => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|kernel_nios2_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	combout => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_tck|sr~80_combout\);

-- Location: FF_X13_Y8_N9
\inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_tck|sr[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_tck|sr~80_combout\,
	ena => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_tck|sr[6]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_tck|sr\(11));

-- Location: FF_X13_Y8_N17
\inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_sysclk|jdo[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_tck|sr\(11),
	sload => VCC,
	ena => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_sysclk|jdo\(11));

-- Location: FF_X14_Y8_N27
\inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_ocimem|MonDReg[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_ocimem|MonDReg[8]~10_combout\,
	asdata => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_sysclk|jdo\(11),
	sload => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	ena => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_ocimem|MonDReg[0]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_ocimem|MonDReg\(8));

-- Location: LCCOMB_X24_Y11_N12
\inst|nios2|the_kernel_nios2_nios2_oci|readdata[8]~11\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|cmd_xbar_mux|src_data\(46),
	datac => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_ocimem|kernel_nios2_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a\(8),
	datad => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_avalon_reg|oci_reg_readdata~0_combout\,
	combout => \inst|nios2|the_kernel_nios2_nios2_oci|readdata[8]~11_combout\);

-- Location: FF_X24_Y11_N13
\inst|nios2_jtag_debug_module_translator|av_readdata_pre[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|the_kernel_nios2_nios2_oci|readdata[8]~11_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_jtag_debug_module_translator|av_readdata_pre\(8));

-- Location: LCCOMB_X24_Y11_N4
\inst|rsp_xbar_mux|src_data[8]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|rsp_xbar_mux|src_data\(8) = (\inst|rsp_xbar_demux_001|src0_valid~0_combout\ & ((\inst|width_adapter_001|out_data\(8)) # ((\inst|rsp_xbar_demux|src0_valid~combout\ & \inst|nios2_jtag_debug_module_translator|av_readdata_pre\(8))))) # 
-- (!\inst|rsp_xbar_demux_001|src0_valid~0_combout\ & (\inst|rsp_xbar_demux|src0_valid~combout\ & ((\inst|nios2_jtag_debug_module_translator|av_readdata_pre\(8)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|rsp_xbar_demux_001|src0_valid~0_combout\,
	datab => \inst|rsp_xbar_demux|src0_valid~combout\,
	datac => \inst|width_adapter_001|out_data\(8),
	datad => \inst|nios2_jtag_debug_module_translator|av_readdata_pre\(8),
	combout => \inst|rsp_xbar_mux|src_data\(8));

-- Location: FF_X24_Y11_N5
\inst|nios2|i_readdata_d1[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|rsp_xbar_mux|src_data\(8),
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|i_readdata_d1\(8));

-- Location: LCCOMB_X26_Y9_N22
\inst|nios2|the_kernel_nios2_nios2_oci|readdata[9]~9\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_avalon_reg|oci_reg_readdata~0_combout\,
	datab => \inst|cmd_xbar_mux|src_data\(46),
	datad => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_ocimem|kernel_nios2_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a\(9),
	combout => \inst|nios2|the_kernel_nios2_nios2_oci|readdata[9]~9_combout\);

-- Location: FF_X26_Y9_N23
\inst|nios2_jtag_debug_module_translator|av_readdata_pre[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|the_kernel_nios2_nios2_oci|readdata[9]~9_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_jtag_debug_module_translator|av_readdata_pre\(9));

-- Location: LCCOMB_X28_Y12_N30
\inst|rsp_xbar_mux|src_data[9]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|rsp_xbar_mux|src_data\(9) = (\inst|width_adapter_001|out_data\(9) & ((\inst|rsp_xbar_demux_001|src0_valid~0_combout\) # ((\inst|rsp_xbar_demux|src0_valid~combout\ & \inst|nios2_jtag_debug_module_translator|av_readdata_pre\(9))))) # 
-- (!\inst|width_adapter_001|out_data\(9) & (\inst|rsp_xbar_demux|src0_valid~combout\ & (\inst|nios2_jtag_debug_module_translator|av_readdata_pre\(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|width_adapter_001|out_data\(9),
	datab => \inst|rsp_xbar_demux|src0_valid~combout\,
	datac => \inst|nios2_jtag_debug_module_translator|av_readdata_pre\(9),
	datad => \inst|rsp_xbar_demux_001|src0_valid~0_combout\,
	combout => \inst|rsp_xbar_mux|src_data\(9));

-- Location: FF_X28_Y12_N31
\inst|nios2|i_readdata_d1[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|rsp_xbar_mux|src_data\(9),
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|i_readdata_d1\(9));

-- Location: LCCOMB_X24_Y11_N18
\inst|rsp_xbar_mux|src_data[10]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|rsp_xbar_mux|src_data\(10) = (\inst|width_adapter_001|out_data\(10) & ((\inst|rsp_xbar_demux_001|src0_valid~0_combout\) # ((\inst|rsp_xbar_demux|src0_valid~combout\ & \inst|nios2_jtag_debug_module_translator|av_readdata_pre\(10))))) # 
-- (!\inst|width_adapter_001|out_data\(10) & (\inst|rsp_xbar_demux|src0_valid~combout\ & ((\inst|nios2_jtag_debug_module_translator|av_readdata_pre\(10)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|width_adapter_001|out_data\(10),
	datab => \inst|rsp_xbar_demux|src0_valid~combout\,
	datac => \inst|rsp_xbar_demux_001|src0_valid~0_combout\,
	datad => \inst|nios2_jtag_debug_module_translator|av_readdata_pre\(10),
	combout => \inst|rsp_xbar_mux|src_data\(10));

-- Location: FF_X24_Y11_N19
\inst|nios2|i_readdata_d1[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|rsp_xbar_mux|src_data\(10),
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|i_readdata_d1\(10));

-- Location: LCCOMB_X26_Y9_N20
\inst|rsp_xbar_mux|src_data[12]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|rsp_xbar_mux|src_data\(12) = (\inst|rsp_xbar_demux_001|src0_valid~0_combout\ & ((\inst|width_adapter_001|out_data\(12)) # ((\inst|rsp_xbar_demux|src0_valid~combout\ & \inst|nios2_jtag_debug_module_translator|av_readdata_pre\(12))))) # 
-- (!\inst|rsp_xbar_demux_001|src0_valid~0_combout\ & (((\inst|rsp_xbar_demux|src0_valid~combout\ & \inst|nios2_jtag_debug_module_translator|av_readdata_pre\(12)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|rsp_xbar_demux_001|src0_valid~0_combout\,
	datab => \inst|width_adapter_001|out_data\(12),
	datac => \inst|rsp_xbar_demux|src0_valid~combout\,
	datad => \inst|nios2_jtag_debug_module_translator|av_readdata_pre\(12),
	combout => \inst|rsp_xbar_mux|src_data\(12));

-- Location: FF_X26_Y9_N21
\inst|nios2|i_readdata_d1[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|rsp_xbar_mux|src_data\(12),
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|i_readdata_d1\(12));

-- Location: LCCOMB_X26_Y11_N28
\inst|rsp_xbar_mux|src_data[13]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|rsp_xbar_mux|src_data\(13) = (\inst|nios2_jtag_debug_module_translator|av_readdata_pre\(13) & ((\inst|rsp_xbar_demux|src0_valid~combout\) # ((\inst|width_adapter_001|out_data\(13) & \inst|rsp_xbar_demux_001|src0_valid~0_combout\)))) # 
-- (!\inst|nios2_jtag_debug_module_translator|av_readdata_pre\(13) & (\inst|width_adapter_001|out_data\(13) & ((\inst|rsp_xbar_demux_001|src0_valid~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_jtag_debug_module_translator|av_readdata_pre\(13),
	datab => \inst|width_adapter_001|out_data\(13),
	datac => \inst|rsp_xbar_demux|src0_valid~combout\,
	datad => \inst|rsp_xbar_demux_001|src0_valid~0_combout\,
	combout => \inst|rsp_xbar_mux|src_data\(13));

-- Location: FF_X26_Y11_N29
\inst|nios2|i_readdata_d1[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|rsp_xbar_mux|src_data\(13),
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|i_readdata_d1\(13));

-- Location: LCCOMB_X28_Y12_N22
\inst|rsp_xbar_mux|src_data[14]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|rsp_xbar_mux|src_data\(14) = (\inst|width_adapter_001|out_data\(14) & ((\inst|rsp_xbar_demux_001|src0_valid~0_combout\) # ((\inst|rsp_xbar_demux|src0_valid~combout\ & \inst|nios2_jtag_debug_module_translator|av_readdata_pre\(14))))) # 
-- (!\inst|width_adapter_001|out_data\(14) & (((\inst|rsp_xbar_demux|src0_valid~combout\ & \inst|nios2_jtag_debug_module_translator|av_readdata_pre\(14)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|width_adapter_001|out_data\(14),
	datab => \inst|rsp_xbar_demux_001|src0_valid~0_combout\,
	datac => \inst|rsp_xbar_demux|src0_valid~combout\,
	datad => \inst|nios2_jtag_debug_module_translator|av_readdata_pre\(14),
	combout => \inst|rsp_xbar_mux|src_data\(14));

-- Location: FF_X28_Y12_N23
\inst|nios2|i_readdata_d1[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|rsp_xbar_mux|src_data\(14),
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|i_readdata_d1\(14));

-- Location: LCCOMB_X28_Y11_N20
\inst|rsp_xbar_mux|src_data[16]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|rsp_xbar_mux|src_data\(16) = (\inst|rsp_xbar_mux|src_payload~0_combout\ & ((\inst|sdram|za_data\(0)) # ((\inst|rsp_xbar_demux|src0_valid~combout\ & \inst|nios2_jtag_debug_module_translator|av_readdata_pre\(16))))) # 
-- (!\inst|rsp_xbar_mux|src_payload~0_combout\ & (((\inst|rsp_xbar_demux|src0_valid~combout\ & \inst|nios2_jtag_debug_module_translator|av_readdata_pre\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|rsp_xbar_mux|src_payload~0_combout\,
	datab => \inst|sdram|za_data\(0),
	datac => \inst|rsp_xbar_demux|src0_valid~combout\,
	datad => \inst|nios2_jtag_debug_module_translator|av_readdata_pre\(16),
	combout => \inst|rsp_xbar_mux|src_data\(16));

-- Location: FF_X28_Y11_N21
\inst|nios2|i_readdata_d1[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|rsp_xbar_mux|src_data\(16),
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|i_readdata_d1\(16));

-- Location: M9K_X27_Y14_N0
\inst|nios2|kernel_nios2_ic_data|the_altsyncram|auto_generated|ram_block1a6\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "kernel:inst|kernel_nios2:nios2|kernel_nios2_ic_data_module:kernel_nios2_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 10,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 9,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 1023,
	port_a_logical_ram_depth => 1024,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 10,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 9,
	port_b_first_address => 0,
	port_b_first_bit_number => 6,
	port_b_last_address => 1023,
	port_b_logical_ram_depth => 1024,
	port_b_logical_ram_width => 32,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst|nios2|i_readdatavalid_d1~q\,
	portbre => \inst|nios2|F_stall~combout\,
	clk0 => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	clk1 => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \inst|nios2|i_readdatavalid_d1~q\,
	ena1 => \inst|nios2|kernel_nios2_ic_data|the_altsyncram|auto_generated|ram_block1a0~0_combout\,
	portadatain => \inst|nios2|kernel_nios2_ic_data|the_altsyncram|auto_generated|ram_block1a6_PORTADATAIN_bus\,
	portaaddr => \inst|nios2|kernel_nios2_ic_data|the_altsyncram|auto_generated|ram_block1a6_PORTAADDR_bus\,
	portbaddr => \inst|nios2|kernel_nios2_ic_data|the_altsyncram|auto_generated|ram_block1a6_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \inst|nios2|kernel_nios2_ic_data|the_altsyncram|auto_generated|ram_block1a6_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X11_Y14_N0
\inst|nios2|F_iw[6]~23\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|nios2|F_iw[16]~7_combout\,
	datad => \inst|nios2|kernel_nios2_ic_data|the_altsyncram|auto_generated|q_b\(6),
	combout => \inst|nios2|F_iw[6]~23_combout\);

-- Location: FF_X11_Y14_N1
\inst|nios2|D_iw[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|F_iw[6]~23_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|nios2|F_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|D_iw\(6));

-- Location: LCCOMB_X18_Y18_N8
\inst|nios2|D_src2_imm[0]~10\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst|nios2|D_ctrl_hi_imm16~q\,
	datad => \inst|nios2|D_iw\(6),
	combout => \inst|nios2|D_src2_imm[0]~10_combout\);

-- Location: FF_X18_Y18_N29
\inst|nios2|E_src2[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|E_src2[0]~0_combout\,
	asdata => \inst|nios2|D_src2_imm[0]~10_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst|nios2|D_ctrl_src2_choose_imm~q\,
	ena => \inst|nios2|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|E_src2\(0));

-- Location: LCCOMB_X21_Y18_N4
\inst|nios2|Add17|auto_generated|_~10\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst|nios2|E_ctrl_alu_subtract~q\,
	datad => \inst|nios2|E_src2\(0),
	combout => \inst|nios2|Add17|auto_generated|_~10_combout\);

-- Location: LCCOMB_X21_Y18_N14
\inst|nios2|Add17|auto_generated|result_int[0]~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|E_ctrl_alu_subtract~q\,
	datad => VCC,
	cout => \inst|nios2|Add17|auto_generated|result_int[0]~1_cout\);

-- Location: LCCOMB_X21_Y18_N16
\inst|nios2|Add17|auto_generated|result_int[1]~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|E_src1\(0),
	datab => \inst|nios2|Add17|auto_generated|_~10_combout\,
	datad => VCC,
	cin => \inst|nios2|Add17|auto_generated|result_int[0]~1_cout\,
	combout => \inst|nios2|Add17|auto_generated|result_int[1]~2_combout\,
	cout => \inst|nios2|Add17|auto_generated|result_int[1]~3\);

-- Location: LCCOMB_X22_Y18_N16
\inst|nios2|E_logic_result[0]~25\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110101010001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|E_logic_op\(1),
	datab => \inst|nios2|E_src1\(0),
	datac => \inst|nios2|E_logic_op\(0),
	datad => \inst|nios2|E_src2\(0),
	combout => \inst|nios2|E_logic_result[0]~25_combout\);

-- Location: LCCOMB_X22_Y18_N2
\inst|nios2|E_alu_result[0]~26\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|E_ctrl_logic~q\,
	datab => \inst|nios2|E_alu_result~0_combout\,
	datac => \inst|nios2|Add17|auto_generated|result_int[1]~2_combout\,
	datad => \inst|nios2|E_logic_result[0]~25_combout\,
	combout => \inst|nios2|E_alu_result[0]~26_combout\);

-- Location: LCCOMB_X14_Y14_N20
\inst|nios2|E_alu_result[0]~27\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|M_pipe_flush_nxt~0_combout\,
	datab => \inst|nios2|E_ctrl_cmp~q\,
	datad => \inst|nios2|E_alu_result[0]~26_combout\,
	combout => \inst|nios2|E_alu_result[0]~27_combout\);

-- Location: FF_X14_Y14_N21
\inst|nios2|M_alu_result[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|E_alu_result[0]~27_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|nios2|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|M_alu_result\(0));

-- Location: LCCOMB_X24_Y15_N28
\inst|nios2|D_src2_reg[0]~44\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|D_src2_reg[30]~23_combout\,
	datab => \inst|nios2|D_src2_reg[30]~22_combout\,
	datac => \inst|nios2|kernel_nios2_register_bank_b|the_altsyncram|auto_generated|q_b\(0),
	datad => \inst|nios2|A_wr_data_unfiltered[0]~124_combout\,
	combout => \inst|nios2|D_src2_reg[0]~44_combout\);

-- Location: LCCOMB_X24_Y15_N14
\inst|nios2|D_src2_reg[0]~45\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|D_src2_reg[30]~23_combout\,
	datab => \inst|nios2|M_alu_result\(0),
	datac => \inst|nios2|W_wr_data\(0),
	datad => \inst|nios2|D_src2_reg[0]~44_combout\,
	combout => \inst|nios2|D_src2_reg[0]~45_combout\);

-- Location: LCCOMB_X18_Y18_N28
\inst|nios2|E_src2[0]~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|D_src2_hazard_E~combout\,
	datab => \inst|nios2|D_src2_reg[0]~45_combout\,
	datad => \inst|nios2|E_alu_result[0]~27_combout\,
	combout => \inst|nios2|E_src2[0]~0_combout\);

-- Location: LCCOMB_X19_Y13_N30
\inst|nios2|E_src2_reg[0]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|nios2|E_src2[0]~0_combout\,
	combout => \inst|nios2|E_src2_reg[0]~feeder_combout\);

-- Location: FF_X19_Y13_N31
\inst|nios2|E_src2_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|E_src2_reg[0]~feeder_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|nios2|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|E_src2_reg\(0));

-- Location: FF_X18_Y11_N25
\inst|nios2|M_st_data[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \inst|nios2|E_src2_reg\(0),
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \inst|nios2|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|M_st_data\(0));

-- Location: LCCOMB_X21_Y7_N6
\inst|nios2|A_st_data[0]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst|nios2|M_st_data\(0),
	combout => \inst|nios2|A_st_data[0]~feeder_combout\);

-- Location: FF_X21_Y7_N7
\inst|nios2|A_st_data[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|A_st_data[0]~feeder_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|nios2|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|A_st_data\(0));

-- Location: LCCOMB_X21_Y7_N30
\inst|nios2|d_writedata[0]~3\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|M_st_data\(0),
	datab => \inst|nios2|A_mem_bypass_pending~combout\,
	datad => \inst|nios2|A_st_data\(0),
	combout => \inst|nios2|d_writedata[0]~3_combout\);

-- Location: FF_X21_Y7_N31
\inst|nios2|d_writedata[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|d_writedata[0]~3_combout\,
	asdata => \inst|nios2|kernel_nios2_dc_victim|the_altsyncram|auto_generated|q_b\(0),
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst|nios2|A_dc_wb_update_av_writedata~combout\,
	ena => \inst|nios2|d_writedata[25]~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|d_writedata\(0));

-- Location: LCCOMB_X24_Y8_N0
\inst|cmd_xbar_mux|src_payload~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cmd_xbar_mux|src_payload~0_combout\ = (\inst|cmd_xbar_mux|saved_grant\(1) & \inst|nios2|d_writedata\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst|cmd_xbar_mux|saved_grant\(1),
	datad => \inst|nios2|d_writedata\(0),
	combout => \inst|cmd_xbar_mux|src_payload~0_combout\);

-- Location: LCCOMB_X26_Y10_N20
\inst|nios2|the_kernel_nios2_nios2_oci|readdata[20]~22\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_ocimem|kernel_nios2_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a\(20),
	datac => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_avalon_reg|oci_reg_readdata~0_combout\,
	datad => \inst|cmd_xbar_mux|src_data\(46),
	combout => \inst|nios2|the_kernel_nios2_nios2_oci|readdata[20]~22_combout\);

-- Location: FF_X26_Y10_N21
\inst|nios2_jtag_debug_module_translator|av_readdata_pre[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|the_kernel_nios2_nios2_oci|readdata[20]~22_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_jtag_debug_module_translator|av_readdata_pre\(20));

-- Location: LCCOMB_X26_Y10_N12
\inst|rsp_xbar_mux|src_data[20]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|rsp_xbar_mux|src_data\(20) = (\inst|sdram|za_data\(4) & ((\inst|rsp_xbar_mux|src_payload~0_combout\) # ((\inst|rsp_xbar_demux|src0_valid~combout\ & \inst|nios2_jtag_debug_module_translator|av_readdata_pre\(20))))) # (!\inst|sdram|za_data\(4) & 
-- (\inst|rsp_xbar_demux|src0_valid~combout\ & ((\inst|nios2_jtag_debug_module_translator|av_readdata_pre\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|sdram|za_data\(4),
	datab => \inst|rsp_xbar_demux|src0_valid~combout\,
	datac => \inst|rsp_xbar_mux|src_payload~0_combout\,
	datad => \inst|nios2_jtag_debug_module_translator|av_readdata_pre\(20),
	combout => \inst|rsp_xbar_mux|src_data\(20));

-- Location: FF_X26_Y10_N13
\inst|nios2|i_readdata_d1[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|rsp_xbar_mux|src_data\(20),
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|i_readdata_d1\(20));

-- Location: LCCOMB_X12_Y11_N4
\inst|nios2|F_iw[18]~38\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|hbreak_enabled~q\,
	datab => \inst|nios2|latched_oci_tb_hbreak_req~q\,
	datac => \inst|nios2|kernel_nios2_ic_data|the_altsyncram|auto_generated|q_b\(18),
	datad => \inst|nios2|F_iw[16]~7_combout\,
	combout => \inst|nios2|F_iw[18]~38_combout\);

-- Location: FF_X12_Y11_N5
\inst|nios2|D_iw[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|F_iw[18]~38_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|nios2|F_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|D_iw\(18));

-- Location: LCCOMB_X12_Y14_N2
\inst|nios2|D_dst_regnum[1]~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|D_iw\(23),
	datab => \inst|nios2|D_iw\(18),
	datac => \inst|nios2|D_ctrl_b_is_dst~q\,
	datad => \inst|nios2|D_ctrl_implicit_dst_eretaddr~q\,
	combout => \inst|nios2|D_dst_regnum[1]~0_combout\);

-- Location: LCCOMB_X12_Y16_N10
\inst|nios2|D_dst_regnum[1]~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|nios2|D_ctrl_implicit_dst_retaddr~q\,
	datac => \inst|nios2|D_dst_regnum[1]~0_combout\,
	combout => \inst|nios2|D_dst_regnum[1]~1_combout\);

-- Location: FF_X12_Y16_N11
\inst|nios2|E_dst_regnum[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|D_dst_regnum[1]~1_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|nios2|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|E_dst_regnum\(1));

-- Location: FF_X11_Y16_N9
\inst|nios2|M_dst_regnum[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \inst|nios2|E_dst_regnum\(1),
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \inst|nios2|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|M_dst_regnum\(1));

-- Location: FF_X11_Y16_N7
\inst|nios2|A_dst_regnum_from_M[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \inst|nios2|M_dst_regnum\(1),
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \inst|nios2|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|A_dst_regnum_from_M\(1));

-- Location: LCCOMB_X18_Y17_N12
\inst|nios2|D_src1_reg[17]~75\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|A_wr_data_unfiltered[17]~98_combout\,
	datab => \inst|nios2|kernel_nios2_register_bank_a|the_altsyncram|auto_generated|q_b\(17),
	datac => \inst|nios2|E_src1[10]~0_combout\,
	datad => \inst|nios2|E_src1[10]~1_combout\,
	combout => \inst|nios2|D_src1_reg[17]~75_combout\);

-- Location: LCCOMB_X18_Y17_N18
\inst|nios2|D_src1_reg[17]~76\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|W_wr_data\(17),
	datab => \inst|nios2|E_src1[10]~1_combout\,
	datac => \inst|nios2|M_alu_result\(17),
	datad => \inst|nios2|D_src1_reg[17]~75_combout\,
	combout => \inst|nios2|D_src1_reg[17]~76_combout\);

-- Location: LCCOMB_X18_Y17_N0
\inst|nios2|D_src1_reg[17]~77\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|E_alu_result\(17),
	datab => \inst|nios2|E_regnum_a_cmp_D~q\,
	datac => \inst|nios2|D_ctrl_a_not_src~q\,
	datad => \inst|nios2|D_src1_reg[17]~76_combout\,
	combout => \inst|nios2|D_src1_reg[17]~77_combout\);

-- Location: FF_X18_Y17_N1
\inst|nios2|E_src1[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|D_src1_reg[17]~77_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|nios2|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|E_src1\(17));

-- Location: LCCOMB_X18_Y17_N8
\inst|nios2|E_logic_result[17]~9\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110110010001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|E_src2\(17),
	datab => \inst|nios2|E_logic_op\(1),
	datac => \inst|nios2|E_logic_op\(0),
	datad => \inst|nios2|E_src1\(17),
	combout => \inst|nios2|E_logic_result[17]~9_combout\);

-- Location: LCCOMB_X14_Y19_N0
\inst|nios2|D_extra_pc[15]~9\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101000101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|D_pc_plus_one\(15),
	datab => \inst|nios2|E_ctrl_br_cond_nxt~1_combout\,
	datac => \inst|nios2|D_bht_data\(1),
	datad => \inst|nios2|Add1~12_combout\,
	combout => \inst|nios2|D_extra_pc[15]~9_combout\);

-- Location: FF_X14_Y19_N1
\inst|nios2|E_extra_pc[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|D_extra_pc[15]~9_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|nios2|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|E_extra_pc\(15));

-- Location: LCCOMB_X18_Y17_N20
\inst|nios2|E_alu_result[17]~10\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|E_ctrl_retaddr~q\,
	datab => \inst|nios2|E_logic_result[17]~9_combout\,
	datac => \inst|nios2|E_ctrl_logic~q\,
	datad => \inst|nios2|E_extra_pc\(15),
	combout => \inst|nios2|E_alu_result[17]~10_combout\);

-- Location: LCCOMB_X18_Y17_N22
\inst|nios2|E_alu_result[17]\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|nios2|E_alu_result[17]~10_combout\,
	datac => \inst|nios2|E_alu_result~0_combout\,
	datad => \inst|nios2|Add17|auto_generated|result_int[18]~36_combout\,
	combout => \inst|nios2|E_alu_result\(17));

-- Location: FF_X18_Y17_N23
\inst|nios2|M_alu_result[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|E_alu_result\(17),
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|nios2|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|M_alu_result\(17));

-- Location: FF_X21_Y8_N13
\inst|nios2|A_dc_fill_starting_d1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|A_dc_fill_starting~0_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|A_dc_fill_starting_d1~q\);

-- Location: LCCOMB_X16_Y7_N24
\inst|nios2|dc_tag_wr_port_data[0]~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|M_alu_result\(11),
	datac => \inst|nios2|A_mem_baddr\(11),
	datad => \inst|nios2|A_dc_fill_starting_d1~q\,
	combout => \inst|nios2|dc_tag_wr_port_data[0]~0_combout\);

-- Location: LCCOMB_X17_Y8_N4
\inst|nios2|E_ctrl_dc_addr_inv~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|E_iw\(2),
	datab => \inst|nios2|E_iw\(5),
	datac => \inst|nios2|E_iw\(0),
	datad => \inst|nios2|E_iw\(4),
	combout => \inst|nios2|E_ctrl_dc_addr_inv~0_combout\);

-- Location: FF_X17_Y8_N5
\inst|nios2|M_ctrl_dc_addr_inv\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|E_ctrl_dc_addr_inv~0_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|nios2|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|M_ctrl_dc_addr_inv~q\);

-- Location: FF_X18_Y8_N23
\inst|nios2|A_ctrl_dc_addr_inv\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \inst|nios2|M_ctrl_dc_addr_inv~q\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \inst|nios2|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|A_ctrl_dc_addr_inv~q\);

-- Location: LCCOMB_X16_Y8_N28
\inst|nios2|E_ctrl_dc_index_inv~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|E_iw\(0),
	datab => \inst|nios2|E_iw\(4),
	datac => \inst|nios2|E_iw\(2),
	datad => \inst|nios2|E_iw\(5),
	combout => \inst|nios2|E_ctrl_dc_index_inv~0_combout\);

-- Location: FF_X16_Y8_N29
\inst|nios2|M_ctrl_dc_index_inv\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|E_ctrl_dc_index_inv~0_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|nios2|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|M_ctrl_dc_index_inv~q\);

-- Location: LCCOMB_X18_Y8_N16
\inst|nios2|A_ctrl_dc_index_inv~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|nios2|M_ctrl_dc_index_inv~q\,
	combout => \inst|nios2|A_ctrl_dc_index_inv~feeder_combout\);

-- Location: FF_X18_Y8_N17
\inst|nios2|A_ctrl_dc_index_inv\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|A_ctrl_dc_index_inv~feeder_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|nios2|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|A_ctrl_dc_index_inv~q\);

-- Location: LCCOMB_X18_Y8_N22
\inst|nios2|A_dc_dcache_management_wr_en~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001101111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|A_dc_hit~q\,
	datab => \inst|nios2|A_en_d1~q\,
	datac => \inst|nios2|A_ctrl_dc_addr_inv~q\,
	datad => \inst|nios2|A_ctrl_dc_index_inv~q\,
	combout => \inst|nios2|A_dc_dcache_management_wr_en~0_combout\);

-- Location: LCCOMB_X18_Y8_N10
\inst|nios2|dc_tag_wr_port_addr~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|nios2|A_valid~q\,
	datac => \inst|nios2|A_dc_dcache_management_wr_en~0_combout\,
	datad => \inst|nios2|A_dc_fill_starting_d1~q\,
	combout => \inst|nios2|dc_tag_wr_port_addr~0_combout\);

-- Location: LCCOMB_X18_Y10_N20
\inst|nios2|dc_tag_wr_port_addr[0]~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|M_alu_result\(5),
	datac => \inst|nios2|A_mem_baddr\(5),
	datad => \inst|nios2|dc_tag_wr_port_addr~0_combout\,
	combout => \inst|nios2|dc_tag_wr_port_addr[0]~1_combout\);

-- Location: LCCOMB_X18_Y10_N8
\inst|nios2|dc_tag_wr_port_addr[1]~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|nios2|M_alu_result\(6),
	datac => \inst|nios2|A_mem_baddr\(6),
	datad => \inst|nios2|dc_tag_wr_port_addr~0_combout\,
	combout => \inst|nios2|dc_tag_wr_port_addr[1]~2_combout\);

-- Location: LCCOMB_X18_Y10_N6
\inst|nios2|dc_tag_wr_port_addr[2]~3\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|M_alu_result\(7),
	datac => \inst|nios2|A_mem_baddr\(7),
	datad => \inst|nios2|dc_tag_wr_port_addr~0_combout\,
	combout => \inst|nios2|dc_tag_wr_port_addr[2]~3_combout\);

-- Location: LCCOMB_X18_Y10_N12
\inst|nios2|dc_tag_wr_port_addr[3]~4\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|M_alu_result\(8),
	datac => \inst|nios2|A_mem_baddr\(8),
	datad => \inst|nios2|dc_tag_wr_port_addr~0_combout\,
	combout => \inst|nios2|dc_tag_wr_port_addr[3]~4_combout\);

-- Location: LCCOMB_X18_Y10_N10
\inst|nios2|dc_tag_wr_port_addr[4]~5\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|M_alu_result\(9),
	datac => \inst|nios2|A_mem_baddr\(9),
	datad => \inst|nios2|dc_tag_wr_port_addr~0_combout\,
	combout => \inst|nios2|dc_tag_wr_port_addr[4]~5_combout\);

-- Location: LCCOMB_X18_Y10_N16
\inst|nios2|dc_tag_wr_port_addr[5]~6\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|M_alu_result\(10),
	datac => \inst|nios2|A_mem_baddr\(10),
	datad => \inst|nios2|dc_tag_wr_port_addr~0_combout\,
	combout => \inst|nios2|dc_tag_wr_port_addr[5]~6_combout\);

-- Location: LCCOMB_X18_Y9_N24
\inst|nios2|dc_tag_rd_port_addr[0]~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|nios2|A_stall~0_combout\,
	datac => \inst|nios2|Add17|auto_generated|result_int[6]~12_combout\,
	datad => \inst|nios2|M_alu_result\(5),
	combout => \inst|nios2|dc_tag_rd_port_addr[0]~0_combout\);

-- Location: LCCOMB_X18_Y10_N26
\inst|nios2|dc_tag_rd_port_addr[1]~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|A_stall~0_combout\,
	datab => \inst|nios2|M_alu_result\(6),
	datad => \inst|nios2|Add17|auto_generated|result_int[7]~14_combout\,
	combout => \inst|nios2|dc_tag_rd_port_addr[1]~1_combout\);

-- Location: LCCOMB_X18_Y10_N4
\inst|nios2|dc_tag_rd_port_addr[2]~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|M_alu_result\(7),
	datab => \inst|nios2|Add17|auto_generated|result_int[8]~16_combout\,
	datad => \inst|nios2|A_stall~0_combout\,
	combout => \inst|nios2|dc_tag_rd_port_addr[2]~2_combout\);

-- Location: LCCOMB_X16_Y13_N30
\inst|nios2|dc_tag_rd_port_addr[3]~3\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|nios2|A_stall~0_combout\,
	datac => \inst|nios2|Add17|auto_generated|result_int[9]~18_combout\,
	datad => \inst|nios2|M_alu_result\(8),
	combout => \inst|nios2|dc_tag_rd_port_addr[3]~3_combout\);

-- Location: LCCOMB_X16_Y13_N16
\inst|nios2|dc_tag_rd_port_addr[4]~4\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|Add17|auto_generated|result_int[10]~20_combout\,
	datab => \inst|nios2|A_stall~0_combout\,
	datad => \inst|nios2|M_alu_result\(9),
	combout => \inst|nios2|dc_tag_rd_port_addr[4]~4_combout\);

-- Location: LCCOMB_X21_Y17_N0
\inst|nios2|Add17|auto_generated|result_int[9]~18\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|E_src1\(8),
	datab => \inst|nios2|Add17|auto_generated|_~2_combout\,
	datad => VCC,
	cin => \inst|nios2|Add17|auto_generated|result_int[8]~17\,
	combout => \inst|nios2|Add17|auto_generated|result_int[9]~18_combout\,
	cout => \inst|nios2|Add17|auto_generated|result_int[9]~19\);

-- Location: LCCOMB_X21_Y17_N2
\inst|nios2|Add17|auto_generated|result_int[10]~20\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|Add17|auto_generated|_~1_combout\,
	datab => \inst|nios2|E_src1\(9),
	datad => VCC,
	cin => \inst|nios2|Add17|auto_generated|result_int[9]~19\,
	combout => \inst|nios2|Add17|auto_generated|result_int[10]~20_combout\,
	cout => \inst|nios2|Add17|auto_generated|result_int[10]~21\);

-- Location: LCCOMB_X21_Y17_N4
\inst|nios2|Add17|auto_generated|result_int[11]~22\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|Add17|auto_generated|_~0_combout\,
	datab => \inst|nios2|E_src1\(10),
	datad => VCC,
	cin => \inst|nios2|Add17|auto_generated|result_int[10]~21\,
	combout => \inst|nios2|Add17|auto_generated|result_int[11]~22_combout\,
	cout => \inst|nios2|Add17|auto_generated|result_int[11]~23\);

-- Location: LCCOMB_X16_Y14_N18
\inst|nios2|dc_tag_rd_port_addr[5]~5\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|M_alu_result\(10),
	datab => \inst|nios2|A_stall~0_combout\,
	datad => \inst|nios2|Add17|auto_generated|result_int[11]~22_combout\,
	combout => \inst|nios2|dc_tag_rd_port_addr[5]~5_combout\);

-- Location: FF_X14_Y10_N17
\inst|nios2|A_mem_baddr[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \inst|nios2|M_alu_result\(12),
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \inst|nios2|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|A_mem_baddr\(12));

-- Location: LCCOMB_X14_Y10_N16
\inst|nios2|dc_tag_wr_port_data[1]~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|M_alu_result\(12),
	datac => \inst|nios2|A_mem_baddr\(12),
	datad => \inst|nios2|A_dc_fill_starting_d1~q\,
	combout => \inst|nios2|dc_tag_wr_port_data[1]~1_combout\);

-- Location: FF_X14_Y10_N31
\inst|nios2|A_mem_baddr[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \inst|nios2|M_alu_result\(13),
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \inst|nios2|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|A_mem_baddr\(13));

-- Location: LCCOMB_X14_Y10_N30
\inst|nios2|dc_tag_wr_port_data[2]~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|M_alu_result\(13),
	datac => \inst|nios2|A_mem_baddr\(13),
	datad => \inst|nios2|A_dc_fill_starting_d1~q\,
	combout => \inst|nios2|dc_tag_wr_port_data[2]~2_combout\);

-- Location: FF_X18_Y14_N27
\inst|nios2|A_mem_baddr[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \inst|nios2|M_alu_result\(14),
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \inst|nios2|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|A_mem_baddr\(14));

-- Location: LCCOMB_X18_Y14_N26
\inst|nios2|dc_tag_wr_port_data[3]~3\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|A_dc_fill_starting_d1~q\,
	datab => \inst|nios2|M_alu_result\(14),
	datac => \inst|nios2|A_mem_baddr\(14),
	combout => \inst|nios2|dc_tag_wr_port_data[3]~3_combout\);

-- Location: FF_X14_Y10_N29
\inst|nios2|A_mem_baddr[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \inst|nios2|M_alu_result\(15),
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \inst|nios2|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|A_mem_baddr\(15));

-- Location: LCCOMB_X14_Y10_N28
\inst|nios2|dc_tag_wr_port_data[4]~4\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|M_alu_result\(15),
	datac => \inst|nios2|A_mem_baddr\(15),
	datad => \inst|nios2|A_dc_fill_starting_d1~q\,
	combout => \inst|nios2|dc_tag_wr_port_data[4]~4_combout\);

-- Location: FF_X14_Y10_N11
\inst|nios2|A_mem_baddr[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \inst|nios2|M_alu_result\(16),
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \inst|nios2|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|A_mem_baddr\(16));

-- Location: LCCOMB_X14_Y10_N10
\inst|nios2|dc_tag_wr_port_data[5]~5\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|nios2|M_alu_result\(16),
	datac => \inst|nios2|A_mem_baddr\(16),
	datad => \inst|nios2|A_dc_fill_starting_d1~q\,
	combout => \inst|nios2|dc_tag_wr_port_data[5]~5_combout\);

-- Location: FF_X18_Y17_N15
\inst|nios2|A_mem_baddr[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \inst|nios2|M_alu_result\(17),
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \inst|nios2|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|A_mem_baddr\(17));

-- Location: LCCOMB_X18_Y17_N14
\inst|nios2|dc_tag_wr_port_data[6]~6\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|M_alu_result\(17),
	datac => \inst|nios2|A_mem_baddr\(17),
	datad => \inst|nios2|A_dc_fill_starting_d1~q\,
	combout => \inst|nios2|dc_tag_wr_port_data[6]~6_combout\);

-- Location: FF_X22_Y17_N23
\inst|nios2|A_mem_baddr[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \inst|nios2|M_alu_result\(18),
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \inst|nios2|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|A_mem_baddr\(18));

-- Location: LCCOMB_X22_Y17_N22
\inst|nios2|dc_tag_wr_port_data[7]~7\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|nios2|M_alu_result\(18),
	datac => \inst|nios2|A_mem_baddr\(18),
	datad => \inst|nios2|A_dc_fill_starting_d1~q\,
	combout => \inst|nios2|dc_tag_wr_port_data[7]~7_combout\);

-- Location: FF_X22_Y17_N1
\inst|nios2|A_mem_baddr[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \inst|nios2|M_alu_result\(19),
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \inst|nios2|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|A_mem_baddr\(19));

-- Location: LCCOMB_X22_Y17_N0
\inst|nios2|dc_tag_wr_port_data[8]~9\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|M_alu_result\(19),
	datac => \inst|nios2|A_mem_baddr\(19),
	datad => \inst|nios2|A_dc_fill_starting_d1~q\,
	combout => \inst|nios2|dc_tag_wr_port_data[8]~9_combout\);

-- Location: FF_X22_Y17_N15
\inst|nios2|A_mem_baddr[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \inst|nios2|M_alu_result\(20),
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \inst|nios2|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|A_mem_baddr\(20));

-- Location: LCCOMB_X22_Y17_N14
\inst|nios2|dc_tag_wr_port_data[9]~10\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|M_alu_result\(20),
	datac => \inst|nios2|A_mem_baddr\(20),
	datad => \inst|nios2|A_dc_fill_starting_d1~q\,
	combout => \inst|nios2|dc_tag_wr_port_data[9]~10_combout\);

-- Location: FF_X14_Y10_N25
\inst|nios2|A_mem_baddr[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \inst|nios2|M_alu_result\(21),
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \inst|nios2|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|A_mem_baddr\(21));

-- Location: LCCOMB_X14_Y10_N24
\inst|nios2|dc_tag_wr_port_data[10]~11\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|nios2|M_alu_result\(21),
	datac => \inst|nios2|A_mem_baddr\(21),
	datad => \inst|nios2|A_dc_fill_starting_d1~q\,
	combout => \inst|nios2|dc_tag_wr_port_data[10]~11_combout\);

-- Location: FF_X18_Y16_N27
\inst|nios2|A_mem_baddr[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \inst|nios2|M_alu_result\(22),
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \inst|nios2|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|A_mem_baddr\(22));

-- Location: LCCOMB_X18_Y16_N26
\inst|nios2|dc_tag_wr_port_data[11]~12\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|M_alu_result\(22),
	datac => \inst|nios2|A_mem_baddr\(22),
	datad => \inst|nios2|A_dc_fill_starting_d1~q\,
	combout => \inst|nios2|dc_tag_wr_port_data[11]~12_combout\);

-- Location: LCCOMB_X18_Y13_N18
\inst|nios2|dc_tag_wr_port_data[12]~13\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|nios2|M_alu_result\(23),
	datac => \inst|nios2|A_mem_baddr\(23),
	datad => \inst|nios2|A_dc_fill_starting_d1~q\,
	combout => \inst|nios2|dc_tag_wr_port_data[12]~13_combout\);

-- Location: FF_X17_Y13_N25
\inst|nios2|M_alu_result[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|E_alu_result\(24),
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|nios2|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|M_alu_result\(24));

-- Location: FF_X17_Y13_N27
\inst|nios2|A_mem_baddr[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \inst|nios2|M_alu_result\(24),
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \inst|nios2|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|A_mem_baddr\(24));

-- Location: LCCOMB_X17_Y13_N26
\inst|nios2|dc_tag_wr_port_data[13]~14\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|M_alu_result\(24),
	datac => \inst|nios2|A_mem_baddr\(24),
	datad => \inst|nios2|A_dc_fill_starting_d1~q\,
	combout => \inst|nios2|dc_tag_wr_port_data[13]~14_combout\);

-- Location: FF_X18_Y14_N9
\inst|nios2|A_mem_baddr[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \inst|nios2|M_alu_result\(25),
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \inst|nios2|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|A_mem_baddr\(25));

-- Location: LCCOMB_X18_Y14_N8
\inst|nios2|dc_tag_wr_port_data[14]~15\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|A_dc_fill_starting_d1~q\,
	datac => \inst|nios2|A_mem_baddr\(25),
	datad => \inst|nios2|M_alu_result\(25),
	combout => \inst|nios2|dc_tag_wr_port_data[14]~15_combout\);

-- Location: FF_X23_Y13_N17
\inst|nios2|A_mem_baddr[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \inst|nios2|M_alu_result\(26),
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \inst|nios2|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|A_mem_baddr\(26));

-- Location: LCCOMB_X23_Y13_N16
\inst|nios2|dc_tag_wr_port_data[15]~16\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|nios2|M_alu_result\(26),
	datac => \inst|nios2|A_mem_baddr\(26),
	datad => \inst|nios2|A_dc_fill_starting_d1~q\,
	combout => \inst|nios2|dc_tag_wr_port_data[15]~16_combout\);

-- Location: LCCOMB_X18_Y8_N28
\inst|nios2|dc_tag_wr_port_data[16]~8\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|A_dc_fill_starting_d1~q\,
	datac => \inst|nios2|A_dc_dcache_management_wr_en~0_combout\,
	datad => \inst|nios2|A_valid~q\,
	combout => \inst|nios2|dc_tag_wr_port_data[16]~8_combout\);

-- Location: LCCOMB_X18_Y8_N8
\inst|nios2|dc_tag_wr_port_data[17]~17\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|A_ctrl_st~q\,
	datab => \inst|nios2|A_valid~q\,
	datac => \inst|nios2|A_dc_dcache_management_wr_en~0_combout\,
	datad => \inst|nios2|A_dc_fill_starting_d1~q\,
	combout => \inst|nios2|dc_tag_wr_port_data[17]~17_combout\);

-- Location: LCCOMB_X17_Y10_N24
\inst|nios2|M_dc_hit~3\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000000001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|kernel_nios2_dc_tag|the_altsyncram|auto_generated|q_b\(6),
	datab => \inst|nios2|M_alu_result\(17),
	datac => \inst|nios2|kernel_nios2_dc_tag|the_altsyncram|auto_generated|q_b\(7),
	datad => \inst|nios2|M_alu_result\(18),
	combout => \inst|nios2|M_dc_hit~3_combout\);

-- Location: LCCOMB_X16_Y10_N4
\inst|nios2|M_dc_hit~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010000100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|M_alu_result\(12),
	datab => \inst|nios2|M_alu_result\(11),
	datac => \inst|nios2|kernel_nios2_dc_tag|the_altsyncram|auto_generated|q_b\(1),
	datad => \inst|nios2|kernel_nios2_dc_tag|the_altsyncram|auto_generated|q_b\(0),
	combout => \inst|nios2|M_dc_hit~0_combout\);

-- Location: LCCOMB_X16_Y10_N0
\inst|nios2|M_dc_hit~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000001001000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|kernel_nios2_dc_tag|the_altsyncram|auto_generated|q_b\(5),
	datab => \inst|nios2|kernel_nios2_dc_tag|the_altsyncram|auto_generated|q_b\(4),
	datac => \inst|nios2|M_alu_result\(15),
	datad => \inst|nios2|M_alu_result\(16),
	combout => \inst|nios2|M_dc_hit~2_combout\);

-- Location: LCCOMB_X16_Y10_N18
\inst|nios2|M_dc_hit~4\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|M_dc_hit~1_combout\,
	datab => \inst|nios2|M_dc_hit~3_combout\,
	datac => \inst|nios2|M_dc_hit~0_combout\,
	datad => \inst|nios2|M_dc_hit~2_combout\,
	combout => \inst|nios2|M_dc_hit~4_combout\);

-- Location: LCCOMB_X18_Y8_N26
\inst|nios2|M_dc_hit~10\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|M_dc_hit~9_combout\,
	datac => \inst|nios2|M_dc_hit~4_combout\,
	datad => \inst|nios2|kernel_nios2_dc_tag|the_altsyncram|auto_generated|q_b\(16),
	combout => \inst|nios2|M_dc_hit~10_combout\);

-- Location: LCCOMB_X17_Y8_N12
\inst|nios2|M_dc_want_fill\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|M_sel_data_master~q\,
	datab => \inst|nios2|M_valid_from_E~q\,
	datac => \inst|nios2|M_ctrl_ld_st_non_bypass~q\,
	datad => \inst|nios2|M_dc_hit~10_combout\,
	combout => \inst|nios2|M_dc_want_fill~combout\);

-- Location: FF_X17_Y8_N13
\inst|nios2|A_dc_want_fill\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|M_dc_want_fill~combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|nios2|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|A_dc_want_fill~q\);

-- Location: LCCOMB_X21_Y8_N12
\inst|nios2|A_dc_fill_starting~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|A_dc_wb_active~q\,
	datab => \inst|nios2|A_dc_fill_has_started~q\,
	datac => \inst|nios2|A_dc_want_fill~q\,
	combout => \inst|nios2|A_dc_fill_starting~0_combout\);

-- Location: LCCOMB_X17_Y8_N24
\inst|nios2|M_valid_mem_d1~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|M_ctrl_ld_st~q\,
	datac => \inst|nios2|M_valid_from_E~q\,
	combout => \inst|nios2|M_valid_mem_d1~0_combout\);

-- Location: FF_X17_Y8_N25
\inst|nios2|M_valid_mem_d1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|M_valid_mem_d1~0_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|M_valid_mem_d1~q\);

-- Location: LCCOMB_X17_Y8_N10
\inst|nios2|A_dc_fill_need_extra_stall_nxt~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|M_A_dc_line_match_d1~q\,
	datab => \inst|nios2|M_alu_result\(3),
	datac => \inst|nios2|M_alu_result\(4),
	datad => \inst|nios2|M_valid_mem_d1~q\,
	combout => \inst|nios2|A_dc_fill_need_extra_stall_nxt~0_combout\);

-- Location: LCCOMB_X21_Y9_N0
\inst|nios2|A_dc_fill_need_extra_stall_nxt\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|nios2|M_alu_result\(2),
	datad => \inst|nios2|A_dc_fill_need_extra_stall_nxt~0_combout\,
	combout => \inst|nios2|A_dc_fill_need_extra_stall_nxt~combout\);

-- Location: FF_X21_Y9_N1
\inst|nios2|A_dc_fill_need_extra_stall\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|A_dc_fill_need_extra_stall_nxt~combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|A_dc_fill_need_extra_stall~q\);

-- Location: LCCOMB_X16_Y9_N28
\inst|nios2|A_dc_rd_data_cnt_nxt[1]~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100100001001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|A_dc_rd_data_cnt\(0),
	datab => \inst|nios2|d_readdatavalid_d1~q\,
	datac => \inst|nios2|A_dc_rd_data_cnt\(1),
	combout => \inst|nios2|A_dc_rd_data_cnt_nxt[1]~2_combout\);

-- Location: LCCOMB_X17_Y9_N12
\inst|nios2|A_dc_rd_data_cnt[2]~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst|nios2|A_dc_fill_active~q\,
	datad => \inst|nios2|A_dc_rd_data_cnt[2]~0_combout\,
	combout => \inst|nios2|A_dc_rd_data_cnt[2]~1_combout\);

-- Location: FF_X16_Y9_N29
\inst|nios2|A_dc_rd_data_cnt[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|A_dc_rd_data_cnt_nxt[1]~2_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|nios2|A_dc_rd_data_cnt[2]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|A_dc_rd_data_cnt\(1));

-- Location: LCCOMB_X16_Y9_N26
\inst|nios2|A_dc_rd_data_cnt_nxt[2]~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100100011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|A_dc_rd_data_cnt\(0),
	datab => \inst|nios2|d_readdatavalid_d1~q\,
	datac => \inst|nios2|A_dc_rd_data_cnt\(2),
	datad => \inst|nios2|A_dc_rd_data_cnt\(1),
	combout => \inst|nios2|A_dc_rd_data_cnt_nxt[2]~1_combout\);

-- Location: FF_X16_Y9_N27
\inst|nios2|A_dc_rd_data_cnt[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|A_dc_rd_data_cnt_nxt[2]~1_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|nios2|A_dc_rd_data_cnt[2]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|A_dc_rd_data_cnt\(2));

-- Location: LCCOMB_X16_Y9_N24
\inst|nios2|Add12~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|A_dc_rd_data_cnt\(0),
	datab => \inst|nios2|A_dc_rd_data_cnt\(1),
	datac => \inst|nios2|A_dc_rd_data_cnt\(2),
	datad => \inst|nios2|A_dc_rd_data_cnt\(3),
	combout => \inst|nios2|Add12~0_combout\);

-- Location: LCCOMB_X16_Y9_N16
\inst|nios2|A_dc_rd_data_cnt_nxt[3]~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|nios2|d_readdatavalid_d1~q\,
	datac => \inst|nios2|A_dc_rd_data_cnt[2]~0_combout\,
	datad => \inst|nios2|Add12~0_combout\,
	combout => \inst|nios2|A_dc_rd_data_cnt_nxt[3]~0_combout\);

-- Location: FF_X16_Y9_N17
\inst|nios2|A_dc_rd_data_cnt[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|A_dc_rd_data_cnt_nxt[3]~0_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|nios2|A_dc_rd_data_cnt[2]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|A_dc_rd_data_cnt\(3));

-- Location: LCCOMB_X19_Y8_N4
\inst|nios2|A_ld_bypass_done\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst|nios2|A_dc_rd_data_cnt\(3),
	datad => \inst|nios2|d_readdatavalid_d1~q\,
	combout => \inst|nios2|A_ld_bypass_done~combout\);

-- Location: FF_X19_Y8_N5
\inst|nios2|A_dc_rd_last_transfer_d1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|A_ld_bypass_done~combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|A_dc_rd_last_transfer_d1~q\);

-- Location: LCCOMB_X19_Y8_N18
\inst|nios2|A_dc_fill_done~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|A_dc_rd_data_cnt\(3),
	datab => \inst|nios2|A_dc_fill_need_extra_stall~q\,
	datac => \inst|nios2|A_dc_rd_last_transfer_d1~q\,
	datad => \inst|nios2|d_readdatavalid_d1~q\,
	combout => \inst|nios2|A_dc_fill_done~0_combout\);

-- Location: LCCOMB_X19_Y8_N26
\inst|nios2|A_dc_fill_active_nxt~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|nios2|A_dc_fill_starting~0_combout\,
	datac => \inst|nios2|A_dc_fill_active~q\,
	datad => \inst|nios2|A_dc_fill_done~0_combout\,
	combout => \inst|nios2|A_dc_fill_active_nxt~0_combout\);

-- Location: FF_X19_Y8_N27
\inst|nios2|A_dc_fill_active\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|A_dc_fill_active_nxt~0_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|A_dc_fill_active~q\);

-- Location: LCCOMB_X24_Y9_N0
\inst|nios2|d_address_offset_field[2]~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101011101010111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|d_address_offset_field_nxt[1]~2_combout\,
	datab => \inst|nios2|A_dc_fill_active~q\,
	datac => \inst|nios2|A_dc_wb_wr_active~q\,
	combout => \inst|nios2|d_address_offset_field[2]~0_combout\);

-- Location: FF_X24_Y9_N21
\inst|nios2|d_address_offset_field[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|d_address_offset_field_nxt[0]~7_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|nios2|d_address_offset_field[2]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|d_address_offset_field\(0));

-- Location: LCCOMB_X24_Y9_N2
\inst|nios2|Add14~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|nios2|d_address_offset_field\(0),
	datac => \inst|nios2|d_address_offset_field\(1),
	combout => \inst|nios2|Add14~1_combout\);

-- Location: LCCOMB_X24_Y9_N26
\inst|nios2|d_address_offset_field_nxt[1]~5\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|d_address_offset_field_nxt[1]~4_combout\,
	datab => \inst|nios2|av_addr_accepted~2_combout\,
	datac => \inst|nios2|d_address_offset_field_nxt[1]~2_combout\,
	datad => \inst|nios2|Add14~1_combout\,
	combout => \inst|nios2|d_address_offset_field_nxt[1]~5_combout\);

-- Location: FF_X24_Y9_N27
\inst|nios2|d_address_offset_field[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|d_address_offset_field_nxt[1]~5_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|nios2|d_address_offset_field[2]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|d_address_offset_field\(1));

-- Location: LCCOMB_X26_Y16_N22
\inst|cmd_xbar_mux|src_data[39]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cmd_xbar_mux|src_data\(39) = (\inst|cmd_xbar_mux|saved_grant\(1) & ((\inst|nios2|d_address_offset_field\(1)) # ((\inst|nios2|ic_fill_ap_offset\(1) & \inst|cmd_xbar_mux|saved_grant\(0))))) # (!\inst|cmd_xbar_mux|saved_grant\(1) & 
-- (\inst|nios2|ic_fill_ap_offset\(1) & (\inst|cmd_xbar_mux|saved_grant\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cmd_xbar_mux|saved_grant\(1),
	datab => \inst|nios2|ic_fill_ap_offset\(1),
	datac => \inst|cmd_xbar_mux|saved_grant\(0),
	datad => \inst|nios2|d_address_offset_field\(1),
	combout => \inst|cmd_xbar_mux|src_data\(39));

-- Location: LCCOMB_X26_Y10_N22
\inst|nios2|the_kernel_nios2_nios2_oci|readdata[27]~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_avalon_reg|oci_reg_readdata~0_combout\,
	datac => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_ocimem|kernel_nios2_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a\(27),
	datad => \inst|cmd_xbar_mux|src_data\(46),
	combout => \inst|nios2|the_kernel_nios2_nios2_oci|readdata[27]~2_combout\);

-- Location: FF_X26_Y10_N23
\inst|nios2_jtag_debug_module_translator|av_readdata_pre[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|the_kernel_nios2_nios2_oci|readdata[27]~2_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_jtag_debug_module_translator|av_readdata_pre\(27));

-- Location: LCCOMB_X26_Y10_N10
\inst|rsp_xbar_mux|src_data[27]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|rsp_xbar_mux|src_data\(27) = (\inst|rsp_xbar_mux|src_payload~0_combout\ & ((\inst|sdram|za_data\(11)) # ((\inst|rsp_xbar_demux|src0_valid~combout\ & \inst|nios2_jtag_debug_module_translator|av_readdata_pre\(27))))) # 
-- (!\inst|rsp_xbar_mux|src_payload~0_combout\ & (\inst|rsp_xbar_demux|src0_valid~combout\ & (\inst|nios2_jtag_debug_module_translator|av_readdata_pre\(27))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|rsp_xbar_mux|src_payload~0_combout\,
	datab => \inst|rsp_xbar_demux|src0_valid~combout\,
	datac => \inst|nios2_jtag_debug_module_translator|av_readdata_pre\(27),
	datad => \inst|sdram|za_data\(11),
	combout => \inst|rsp_xbar_mux|src_data\(27));

-- Location: FF_X26_Y10_N11
\inst|nios2|i_readdata_d1[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|rsp_xbar_mux|src_data\(27),
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|i_readdata_d1\(27));

-- Location: LCCOMB_X11_Y19_N4
\inst|nios2|F_iw[22]~27\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|nios2|kernel_nios2_ic_data|the_altsyncram|auto_generated|q_b\(22),
	datad => \inst|nios2|F_iw[16]~7_combout\,
	combout => \inst|nios2|F_iw[22]~27_combout\);

-- Location: FF_X11_Y19_N5
\inst|nios2|D_iw[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|F_iw[22]~27_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|nios2|F_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|D_iw\(22));

-- Location: LCCOMB_X12_Y16_N28
\inst|nios2|D_dst_regnum[0]~6\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111110001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|D_ctrl_b_is_dst~q\,
	datab => \inst|nios2|D_iw\(22),
	datac => \inst|nios2|D_dst_regnum[4]~2_combout\,
	datad => \inst|nios2|D_iw\(17),
	combout => \inst|nios2|D_dst_regnum[0]~6_combout\);

-- Location: FF_X12_Y16_N29
\inst|nios2|E_dst_regnum[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|D_dst_regnum[0]~6_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|nios2|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|E_dst_regnum\(0));

-- Location: FF_X11_Y16_N27
\inst|nios2|M_dst_regnum[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \inst|nios2|E_dst_regnum\(0),
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \inst|nios2|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|M_dst_regnum\(0));

-- Location: FF_X11_Y16_N13
\inst|nios2|A_dst_regnum_from_M[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \inst|nios2|M_dst_regnum\(0),
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \inst|nios2|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|A_dst_regnum_from_M\(0));

-- Location: LCCOMB_X24_Y15_N10
\inst|nios2|D_src2_reg[1]~42\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|D_src2_reg[30]~23_combout\,
	datab => \inst|nios2|M_alu_result\(1),
	datac => \inst|nios2|D_src2_reg[30]~22_combout\,
	datad => \inst|nios2|A_wr_data_unfiltered[1]~123_combout\,
	combout => \inst|nios2|D_src2_reg[1]~42_combout\);

-- Location: LCCOMB_X24_Y15_N22
\inst|nios2|D_src2_reg[1]~43\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|W_wr_data\(1),
	datab => \inst|nios2|kernel_nios2_register_bank_b|the_altsyncram|auto_generated|q_b\(1),
	datac => \inst|nios2|D_src2_reg[30]~22_combout\,
	datad => \inst|nios2|D_src2_reg[1]~42_combout\,
	combout => \inst|nios2|D_src2_reg[1]~43_combout\);

-- Location: LCCOMB_X18_Y18_N26
\inst|nios2|E_src2[1]~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|D_src2_hazard_E~combout\,
	datab => \inst|nios2|D_src2_reg[1]~43_combout\,
	datad => \inst|nios2|E_alu_result\(1),
	combout => \inst|nios2|E_src2[1]~1_combout\);

-- Location: LCCOMB_X18_Y18_N30
\inst|nios2|D_src2_imm[1]~9\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|D_iw\(7),
	datac => \inst|nios2|D_ctrl_hi_imm16~q\,
	combout => \inst|nios2|D_src2_imm[1]~9_combout\);

-- Location: FF_X18_Y18_N27
\inst|nios2|E_src2[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|E_src2[1]~1_combout\,
	asdata => \inst|nios2|D_src2_imm[1]~9_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst|nios2|D_ctrl_src2_choose_imm~q\,
	ena => \inst|nios2|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|E_src2\(1));

-- Location: LCCOMB_X22_Y18_N26
\inst|nios2|E_logic_result[1]~27\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110101010001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|E_logic_op\(1),
	datab => \inst|nios2|E_src1\(1),
	datac => \inst|nios2|E_logic_op\(0),
	datad => \inst|nios2|E_src2\(1),
	combout => \inst|nios2|E_logic_result[1]~27_combout\);

-- Location: LCCOMB_X21_Y18_N18
\inst|nios2|Add17|auto_generated|result_int[2]~4\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|Add17|auto_generated|_~9_combout\,
	datab => \inst|nios2|E_src1\(1),
	datad => VCC,
	cin => \inst|nios2|Add17|auto_generated|result_int[1]~3\,
	combout => \inst|nios2|Add17|auto_generated|result_int[2]~4_combout\,
	cout => \inst|nios2|Add17|auto_generated|result_int[2]~5\);

-- Location: LCCOMB_X22_Y18_N8
\inst|nios2|E_alu_result[1]\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|E_ctrl_logic~q\,
	datab => \inst|nios2|E_alu_result~0_combout\,
	datac => \inst|nios2|E_logic_result[1]~27_combout\,
	datad => \inst|nios2|Add17|auto_generated|result_int[2]~4_combout\,
	combout => \inst|nios2|E_alu_result\(1));

-- Location: FF_X22_Y18_N9
\inst|nios2|M_alu_result[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|E_alu_result\(1),
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|nios2|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|M_alu_result\(1));

-- Location: LCCOMB_X24_Y15_N16
\inst|nios2|D_src1_reg[1]~27\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|E_src1[10]~1_combout\,
	datab => \inst|nios2|kernel_nios2_register_bank_a|the_altsyncram|auto_generated|q_b\(1),
	datac => \inst|nios2|E_src1[10]~0_combout\,
	datad => \inst|nios2|A_wr_data_unfiltered[1]~123_combout\,
	combout => \inst|nios2|D_src1_reg[1]~27_combout\);

-- Location: LCCOMB_X24_Y15_N18
\inst|nios2|D_src1_reg[1]~28\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|W_wr_data\(1),
	datab => \inst|nios2|M_alu_result\(1),
	datac => \inst|nios2|E_src1[10]~1_combout\,
	datad => \inst|nios2|D_src1_reg[1]~27_combout\,
	combout => \inst|nios2|D_src1_reg[1]~28_combout\);

-- Location: LCCOMB_X22_Y18_N24
\inst|nios2|D_src1_reg[1]~29\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|E_regnum_a_cmp_D~q\,
	datab => \inst|nios2|D_src1_reg[1]~28_combout\,
	datac => \inst|nios2|D_ctrl_a_not_src~q\,
	datad => \inst|nios2|E_alu_result\(1),
	combout => \inst|nios2|D_src1_reg[1]~29_combout\);

-- Location: FF_X22_Y18_N25
\inst|nios2|E_src1[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|D_src1_reg[1]~29_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|nios2|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|E_src1\(1));

-- Location: LCCOMB_X21_Y18_N20
\inst|nios2|Add17|auto_generated|result_int[3]~6\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|E_src1\(2),
	datab => \inst|nios2|Add17|auto_generated|_~8_combout\,
	datad => VCC,
	cin => \inst|nios2|Add17|auto_generated|result_int[2]~5\,
	combout => \inst|nios2|Add17|auto_generated|result_int[3]~6_combout\,
	cout => \inst|nios2|Add17|auto_generated|result_int[3]~7\);

-- Location: LCCOMB_X21_Y18_N24
\inst|nios2|Add17|auto_generated|result_int[5]~10\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|E_src1\(4),
	datab => \inst|nios2|Add17|auto_generated|_~6_combout\,
	datad => VCC,
	cin => \inst|nios2|Add17|auto_generated|result_int[4]~9\,
	combout => \inst|nios2|Add17|auto_generated|result_int[5]~10_combout\,
	cout => \inst|nios2|Add17|auto_generated|result_int[5]~11\);

-- Location: LCCOMB_X21_Y18_N26
\inst|nios2|Add17|auto_generated|result_int[6]~12\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|Add17|auto_generated|_~5_combout\,
	datab => \inst|nios2|E_src1\(5),
	datad => VCC,
	cin => \inst|nios2|Add17|auto_generated|result_int[5]~11\,
	combout => \inst|nios2|Add17|auto_generated|result_int[6]~12_combout\,
	cout => \inst|nios2|Add17|auto_generated|result_int[6]~13\);

-- Location: FF_X13_Y20_N15
\inst|nios2|D_pc_plus_one[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|F_pc_plus_one[3]~6_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|nios2|F_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|D_pc_plus_one\(3));

-- Location: LCCOMB_X13_Y20_N6
\inst|nios2|D_extra_pc[3]~21\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|D_br_taken_waddr_partial\(3),
	datab => \inst|nios2|D_pc_plus_one\(3),
	datac => \inst|nios2|D_bht_data\(1),
	datad => \inst|nios2|E_ctrl_br_cond_nxt~1_combout\,
	combout => \inst|nios2|D_extra_pc[3]~21_combout\);

-- Location: FF_X13_Y20_N7
\inst|nios2|E_extra_pc[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|D_extra_pc[3]~21_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|nios2|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|E_extra_pc\(3));

-- Location: LCCOMB_X22_Y18_N12
\inst|nios2|E_alu_result[5]~22\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|E_ctrl_retaddr~q\,
	datab => \inst|nios2|E_alu_result~0_combout\,
	datac => \inst|nios2|Add17|auto_generated|result_int[6]~12_combout\,
	datad => \inst|nios2|E_extra_pc\(3),
	combout => \inst|nios2|E_alu_result[5]~22_combout\);

-- Location: LCCOMB_X22_Y18_N4
\inst|nios2|E_alu_result[5]\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|E_ctrl_logic~q\,
	datac => \inst|nios2|E_logic_result[5]~21_combout\,
	datad => \inst|nios2|E_alu_result[5]~22_combout\,
	combout => \inst|nios2|E_alu_result\(5));

-- Location: LCCOMB_X22_Y16_N22
\inst|nios2|D_src1_reg[5]~15\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|E_src1[10]~0_combout\,
	datab => \inst|nios2|E_src1[10]~1_combout\,
	datac => \inst|nios2|A_wr_data_unfiltered[5]~120_combout\,
	datad => \inst|nios2|kernel_nios2_register_bank_a|the_altsyncram|auto_generated|q_b\(5),
	combout => \inst|nios2|D_src1_reg[5]~15_combout\);

-- Location: FF_X23_Y15_N1
\inst|nios2|W_wr_data[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|A_wr_data_unfiltered[5]~120_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|W_wr_data\(5));

-- Location: LCCOMB_X22_Y16_N16
\inst|nios2|D_src1_reg[5]~16\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|M_alu_result\(5),
	datab => \inst|nios2|E_src1[10]~1_combout\,
	datac => \inst|nios2|D_src1_reg[5]~15_combout\,
	datad => \inst|nios2|W_wr_data\(5),
	combout => \inst|nios2|D_src1_reg[5]~16_combout\);

-- Location: LCCOMB_X22_Y18_N30
\inst|nios2|D_src1_reg[5]~17\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|E_regnum_a_cmp_D~q\,
	datab => \inst|nios2|D_ctrl_a_not_src~q\,
	datac => \inst|nios2|E_alu_result\(5),
	datad => \inst|nios2|D_src1_reg[5]~16_combout\,
	combout => \inst|nios2|D_src1_reg[5]~17_combout\);

-- Location: FF_X22_Y18_N31
\inst|nios2|E_src1[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|D_src1_reg[5]~17_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|nios2|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|E_src1\(5));

-- Location: LCCOMB_X21_Y18_N28
\inst|nios2|Add17|auto_generated|result_int[7]~14\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|E_src1\(6),
	datab => \inst|nios2|Add17|auto_generated|_~4_combout\,
	datad => VCC,
	cin => \inst|nios2|Add17|auto_generated|result_int[6]~13\,
	combout => \inst|nios2|Add17|auto_generated|result_int[7]~14_combout\,
	cout => \inst|nios2|Add17|auto_generated|result_int[7]~15\);

-- Location: LCCOMB_X21_Y18_N30
\inst|nios2|Add17|auto_generated|result_int[8]~16\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|E_src1\(7),
	datab => \inst|nios2|Add17|auto_generated|_~3_combout\,
	datad => VCC,
	cin => \inst|nios2|Add17|auto_generated|result_int[7]~15\,
	combout => \inst|nios2|Add17|auto_generated|result_int[8]~16_combout\,
	cout => \inst|nios2|Add17|auto_generated|result_int[8]~17\);

-- Location: LCCOMB_X13_Y18_N14
\inst|nios2|D_br_taken_waddr_partial[4]~19\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|F_pc_plus_one[4]~8_combout\,
	datab => \inst|nios2|kernel_nios2_ic_data|the_altsyncram|auto_generated|q_b\(12),
	datad => VCC,
	cin => \inst|nios2|D_br_taken_waddr_partial[3]~18\,
	combout => \inst|nios2|D_br_taken_waddr_partial[4]~19_combout\,
	cout => \inst|nios2|D_br_taken_waddr_partial[4]~20\);

-- Location: LCCOMB_X13_Y18_N16
\inst|nios2|D_br_taken_waddr_partial[5]~21\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|kernel_nios2_ic_data|the_altsyncram|auto_generated|q_b\(13),
	datab => \inst|nios2|F_pc_plus_one[5]~10_combout\,
	datad => VCC,
	cin => \inst|nios2|D_br_taken_waddr_partial[4]~20\,
	combout => \inst|nios2|D_br_taken_waddr_partial[5]~21_combout\,
	cout => \inst|nios2|D_br_taken_waddr_partial[5]~22\);

-- Location: FF_X13_Y18_N17
\inst|nios2|D_br_taken_waddr_partial[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|D_br_taken_waddr_partial[5]~21_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|nios2|F_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|D_br_taken_waddr_partial\(5));

-- Location: LCCOMB_X14_Y19_N6
\inst|nios2|D_extra_pc[5]~19\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101000101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|D_pc_plus_one\(5),
	datab => \inst|nios2|E_ctrl_br_cond_nxt~1_combout\,
	datac => \inst|nios2|D_bht_data\(1),
	datad => \inst|nios2|D_br_taken_waddr_partial\(5),
	combout => \inst|nios2|D_extra_pc[5]~19_combout\);

-- Location: FF_X14_Y19_N7
\inst|nios2|E_extra_pc[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|D_extra_pc[5]~19_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|nios2|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|E_extra_pc\(5));

-- Location: LCCOMB_X14_Y16_N26
\inst|nios2|E_logic_result[7]~19\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110101010100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|E_logic_op\(1),
	datab => \inst|nios2|E_logic_op\(0),
	datac => \inst|nios2|E_src1\(7),
	datad => \inst|nios2|E_src2\(7),
	combout => \inst|nios2|E_logic_result[7]~19_combout\);

-- Location: LCCOMB_X14_Y16_N4
\inst|nios2|E_alu_result[7]~20\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|E_ctrl_logic~q\,
	datab => \inst|nios2|E_extra_pc\(5),
	datac => \inst|nios2|E_logic_result[7]~19_combout\,
	datad => \inst|nios2|E_ctrl_retaddr~q\,
	combout => \inst|nios2|E_alu_result[7]~20_combout\);

-- Location: LCCOMB_X18_Y15_N26
\inst|nios2|E_alu_result[7]\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|nios2|Add17|auto_generated|result_int[8]~16_combout\,
	datac => \inst|nios2|E_alu_result[7]~20_combout\,
	datad => \inst|nios2|E_alu_result~0_combout\,
	combout => \inst|nios2|E_alu_result\(7));

-- Location: FF_X18_Y15_N27
\inst|nios2|M_alu_result[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|E_alu_result\(7),
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|nios2|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|M_alu_result\(7));

-- Location: LCCOMB_X18_Y15_N24
\inst|nios2|D_src2_reg[7]~32\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|D_src2_reg[30]~23_combout\,
	datab => \inst|nios2|kernel_nios2_register_bank_b|the_altsyncram|auto_generated|q_b\(7),
	datac => \inst|nios2|A_wr_data_unfiltered[7]~118_combout\,
	datad => \inst|nios2|D_src2_reg[30]~22_combout\,
	combout => \inst|nios2|D_src2_reg[7]~32_combout\);

-- Location: LCCOMB_X18_Y15_N2
\inst|nios2|D_src2_reg[7]~33\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|D_src2_reg[30]~23_combout\,
	datab => \inst|nios2|M_alu_result\(7),
	datac => \inst|nios2|W_wr_data\(7),
	datad => \inst|nios2|D_src2_reg[7]~32_combout\,
	combout => \inst|nios2|D_src2_reg[7]~33_combout\);

-- Location: LCCOMB_X18_Y15_N8
\inst|nios2|E_src2[7]~7\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|E_alu_result\(7),
	datab => \inst|nios2|D_src2_hazard_E~combout\,
	datad => \inst|nios2|D_src2_reg[7]~33_combout\,
	combout => \inst|nios2|E_src2[7]~7_combout\);

-- Location: LCCOMB_X18_Y18_N0
\inst|nios2|E_src2[7]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|nios2|E_src2[7]~7_combout\,
	combout => \inst|nios2|E_src2[7]~feeder_combout\);

-- Location: LCCOMB_X18_Y18_N4
\inst|nios2|D_src2_imm[7]~3\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|D_iw\(13),
	datac => \inst|nios2|D_ctrl_hi_imm16~q\,
	combout => \inst|nios2|D_src2_imm[7]~3_combout\);

-- Location: FF_X18_Y18_N1
\inst|nios2|E_src2[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|E_src2[7]~feeder_combout\,
	asdata => \inst|nios2|D_src2_imm[7]~3_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst|nios2|D_ctrl_src2_choose_imm~q\,
	ena => \inst|nios2|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|E_src2\(7));

-- Location: LCCOMB_X21_Y18_N8
\inst|nios2|Add17|auto_generated|_~3\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|nios2|E_src2\(7),
	datac => \inst|nios2|E_ctrl_alu_subtract~q\,
	combout => \inst|nios2|Add17|auto_generated|_~3_combout\);

-- Location: LCCOMB_X16_Y13_N28
\inst|nios2|E_alu_result[8]\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110011011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|E_alu_result~0_combout\,
	datab => \inst|nios2|E_alu_result[8]~19_combout\,
	datac => \inst|nios2|Add17|auto_generated|result_int[9]~18_combout\,
	combout => \inst|nios2|E_alu_result\(8));

-- Location: LCCOMB_X16_Y13_N2
\inst|nios2|E_src2[8]~8\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|D_src2_reg[8]~31_combout\,
	datac => \inst|nios2|D_src2_hazard_E~combout\,
	datad => \inst|nios2|E_alu_result\(8),
	combout => \inst|nios2|E_src2[8]~8_combout\);

-- Location: FF_X16_Y13_N3
\inst|nios2|E_src2_reg[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|E_src2[8]~8_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|nios2|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|E_src2_reg\(8));

-- Location: LCCOMB_X17_Y11_N16
\inst|nios2|M_st_data[24]~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|Equal276~0_combout\,
	datab => \inst|nios2|E_src2_reg\(8),
	datad => \inst|nios2|E_src2_reg\(0),
	combout => \inst|nios2|M_st_data[24]~1_combout\);

-- Location: FF_X18_Y11_N31
\inst|nios2|M_st_data[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \inst|nios2|M_st_data[24]~1_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \inst|nios2|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|M_st_data\(8));

-- Location: LCCOMB_X22_Y11_N0
\inst|nios2|d_writedata[8]~11\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|A_st_data\(8),
	datab => \inst|nios2|A_mem_bypass_pending~combout\,
	datad => \inst|nios2|M_st_data\(8),
	combout => \inst|nios2|d_writedata[8]~11_combout\);

-- Location: FF_X22_Y11_N1
\inst|nios2|d_writedata[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|d_writedata[8]~11_combout\,
	asdata => \inst|nios2|kernel_nios2_dc_victim|the_altsyncram|auto_generated|q_b\(8),
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst|nios2|A_dc_wb_update_av_writedata~combout\,
	ena => \inst|nios2|d_writedata[25]~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|d_writedata\(8));

-- Location: LCCOMB_X23_Y8_N18
\inst|cmd_xbar_mux|src_payload~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cmd_xbar_mux|src_payload~17_combout\ = (\inst|cmd_xbar_mux|saved_grant\(1) & \inst|nios2|d_writedata\(8))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cmd_xbar_mux|saved_grant\(1),
	datac => \inst|nios2|d_writedata\(8),
	combout => \inst|cmd_xbar_mux|src_payload~17_combout\);

-- Location: LCCOMB_X11_Y8_N30
\inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_ocimem|MonDReg~26\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_sysclk|jdo\(33),
	datab => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_ocimem|MonAReg\(10),
	datac => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_ocimem|kernel_nios2_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_b\(30),
	datad => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	combout => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_ocimem|MonDReg~26_combout\);

-- Location: FF_X11_Y8_N31
\inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_ocimem|MonDReg[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_ocimem|MonDReg~26_combout\,
	ena => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_ocimem|MonDReg[0]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_ocimem|MonDReg\(30));

-- Location: LCCOMB_X10_Y7_N12
\inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_tck|sr[31]~61\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~q\,
	datab => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_oci_break|break_readreg\(30),
	datac => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_ocimem|MonDReg\(30),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\,
	combout => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_tck|sr[31]~61_combout\);

-- Location: LCCOMB_X10_Y7_N24
\inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_tck|sr[31]~7\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~q\,
	datab => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|kernel_nios2_jtag_debug_module_phy|virtual_state_cdr~combout\,
	datac => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_tck|sr\(31),
	datad => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_tck|sr[31]~61_combout\,
	combout => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_tck|sr[31]~7_combout\);

-- Location: FF_X10_Y7_N25
\inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_tck|sr[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_tck|sr[31]~7_combout\,
	asdata => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_tck|sr\(32),
	sload => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|kernel_nios2_jtag_debug_module_phy|ALT_INV_virtual_state_sdr~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_tck|sr\(31));

-- Location: LCCOMB_X11_Y7_N0
\inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_tck|sr~60\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101011001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_tck|sr~59_combout\,
	datab => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_tck|sr\(31),
	datac => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_tck|sr~19_combout\,
	datad => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|kernel_nios2_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	combout => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_tck|sr~60_combout\);

-- Location: FF_X11_Y7_N1
\inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_tck|sr[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_tck|sr~60_combout\,
	ena => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_tck|sr[32]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_tck|sr\(30));

-- Location: LCCOMB_X12_Y9_N0
\inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_oci_break|break_readreg~18\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_sysclk|jdo\(36),
	datab => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	datac => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_sysclk|jdo\(28),
	datad => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_sysclk|jdo\(37),
	combout => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_oci_break|break_readreg~18_combout\);

-- Location: FF_X12_Y9_N1
\inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_oci_break|break_readreg[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_oci_break|break_readreg~18_combout\,
	ena => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_oci_break|break_readreg\(28));

-- Location: LCCOMB_X11_Y7_N26
\inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_tck|sr~57\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_oci_break|break_readreg\(28),
	datac => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_ocimem|MonDReg\(28),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\,
	combout => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_tck|sr~57_combout\);

-- Location: LCCOMB_X11_Y7_N22
\inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_tck|sr~58\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000011011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_tck|sr~19_combout\,
	datab => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_tck|sr\(30),
	datac => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_tck|sr~57_combout\,
	datad => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|kernel_nios2_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	combout => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_tck|sr~58_combout\);

-- Location: FF_X11_Y7_N23
\inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_tck|sr[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_tck|sr~58_combout\,
	ena => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_tck|sr[32]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_tck|sr\(29));

-- Location: LCCOMB_X11_Y7_N20
\inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_tck|sr~44\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010011110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_tck|sr~19_combout\,
	datab => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_tck|sr~43_combout\,
	datac => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_tck|sr\(29),
	datad => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|kernel_nios2_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	combout => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_tck|sr~44_combout\);

-- Location: FF_X11_Y7_N21
\inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_tck|sr[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_tck|sr~44_combout\,
	ena => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_tck|sr[32]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_tck|sr\(28));

-- Location: LCCOMB_X11_Y7_N30
\inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_tck|sr~41\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_oci_break|break_readreg\(26),
	datac => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_ocimem|MonDReg\(26),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\,
	combout => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_tck|sr~41_combout\);

-- Location: LCCOMB_X11_Y7_N18
\inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_tck|sr~42\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000011011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_tck|sr~19_combout\,
	datab => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_tck|sr\(28),
	datac => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_tck|sr~41_combout\,
	datad => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|kernel_nios2_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	combout => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_tck|sr~42_combout\);

-- Location: FF_X11_Y7_N19
\inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_tck|sr[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_tck|sr~42_combout\,
	ena => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_tck|sr[32]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_tck|sr\(27));

-- Location: LCCOMB_X11_Y7_N24
\inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_tck|sr~40\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101011001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_tck|sr~39_combout\,
	datab => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_tck|sr\(27),
	datac => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_tck|sr~19_combout\,
	datad => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|kernel_nios2_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	combout => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_tck|sr~40_combout\);

-- Location: FF_X11_Y7_N25
\inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_tck|sr[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_tck|sr~40_combout\,
	ena => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_tck|sr[32]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_tck|sr\(26));

-- Location: LCCOMB_X12_Y10_N26
\inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_sysclk|jdo[26]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_tck|sr\(26),
	combout => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_sysclk|jdo[26]~feeder_combout\);

-- Location: FF_X12_Y10_N27
\inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_sysclk|jdo[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_sysclk|jdo[26]~feeder_combout\,
	ena => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_sysclk|jdo\(26));

-- Location: FF_X12_Y10_N1
\inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_ocimem|MonAReg[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_ocimem|MonAReg[2]~9_combout\,
	asdata => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_sysclk|jdo\(26),
	sload => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_sysclk|take_action_ocimem_a~combout\,
	ena => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_sysclk|take_action_ocimem_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_ocimem|MonAReg\(2));

-- Location: LCCOMB_X12_Y10_N2
\inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_ocimem|MonAReg[3]~11\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_ocimem|MonAReg\(3),
	datad => VCC,
	cin => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_ocimem|MonAReg[2]~10\,
	combout => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_ocimem|MonAReg[3]~11_combout\,
	cout => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_ocimem|MonAReg[3]~12\);

-- Location: FF_X12_Y10_N3
\inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_ocimem|MonAReg[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_ocimem|MonAReg[3]~11_combout\,
	asdata => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_sysclk|jdo\(27),
	sload => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_sysclk|take_action_ocimem_a~combout\,
	ena => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_sysclk|take_action_ocimem_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_ocimem|MonAReg\(3));

-- Location: LCCOMB_X12_Y10_N4
\inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_ocimem|MonAReg[4]~13\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_ocimem|MonAReg\(4),
	datad => VCC,
	cin => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_ocimem|MonAReg[3]~12\,
	combout => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_ocimem|MonAReg[4]~13_combout\,
	cout => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_ocimem|MonAReg[4]~14\);

-- Location: FF_X12_Y10_N5
\inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_ocimem|MonAReg[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_ocimem|MonAReg[4]~13_combout\,
	asdata => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_sysclk|jdo\(28),
	sload => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_sysclk|take_action_ocimem_a~combout\,
	ena => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_sysclk|take_action_ocimem_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_ocimem|MonAReg\(4));

-- Location: LCCOMB_X12_Y10_N8
\inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_ocimem|MonAReg[6]~17\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_ocimem|MonAReg\(6),
	datad => VCC,
	cin => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_ocimem|MonAReg[5]~16\,
	combout => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_ocimem|MonAReg[6]~17_combout\,
	cout => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_ocimem|MonAReg[6]~18\);

-- Location: FF_X12_Y10_N9
\inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_ocimem|MonAReg[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_ocimem|MonAReg[6]~17_combout\,
	asdata => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_sysclk|jdo\(30),
	sload => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_sysclk|take_action_ocimem_a~combout\,
	ena => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_sysclk|take_action_ocimem_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_ocimem|MonAReg\(6));

-- Location: LCCOMB_X12_Y10_N14
\inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_ocimem|MonAReg[9]~23\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_ocimem|MonAReg\(9),
	datad => VCC,
	cin => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_ocimem|MonAReg[8]~22\,
	combout => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_ocimem|MonAReg[9]~23_combout\,
	cout => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_ocimem|MonAReg[9]~24\);

-- Location: LCCOMB_X11_Y10_N4
\inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_sysclk|jdo[33]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_tck|sr\(33),
	combout => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_sysclk|jdo[33]~feeder_combout\);

-- Location: FF_X11_Y10_N5
\inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_sysclk|jdo[33]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_sysclk|jdo[33]~feeder_combout\,
	ena => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_sysclk|jdo\(33));

-- Location: FF_X12_Y10_N15
\inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_ocimem|MonAReg[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_ocimem|MonAReg[9]~23_combout\,
	asdata => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_sysclk|jdo\(33),
	sload => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_sysclk|take_action_ocimem_a~combout\,
	ena => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_sysclk|take_action_ocimem_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_ocimem|MonAReg\(9));

-- Location: LCCOMB_X12_Y10_N16
\inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_ocimem|MonAReg[10]~25\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_ocimem|MonAReg\(10),
	cin => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_ocimem|MonAReg[9]~24\,
	combout => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_ocimem|MonAReg[10]~25_combout\);

-- Location: FF_X12_Y10_N17
\inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_ocimem|MonAReg[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_ocimem|MonAReg[10]~25_combout\,
	asdata => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_sysclk|jdo\(17),
	sload => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_sysclk|take_action_ocimem_a~combout\,
	ena => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_sysclk|take_action_ocimem_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_ocimem|MonAReg\(10));

-- Location: LCCOMB_X11_Y8_N24
\inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_ocimem|MonDReg[1]~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_ocimem|kernel_nios2_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_b\(1),
	datab => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_ocimem|MonAReg\(10),
	datad => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_ocimem|Equal0~0_combout\,
	combout => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_ocimem|MonDReg[1]~1_combout\);

-- Location: FF_X11_Y8_N25
\inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_ocimem|MonDReg[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_ocimem|MonDReg[1]~1_combout\,
	asdata => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_sysclk|jdo\(4),
	sload => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	ena => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_ocimem|MonDReg[0]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_ocimem|MonDReg\(1));

-- Location: LCCOMB_X13_Y7_N10
\inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_sysclk|jdo[1]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_tck|sr\(1),
	combout => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_sysclk|jdo[1]~feeder_combout\);

-- Location: FF_X13_Y7_N11
\inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_sysclk|jdo[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_sysclk|jdo[1]~feeder_combout\,
	ena => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_sysclk|jdo\(1));

-- Location: LCCOMB_X12_Y9_N18
\inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_oci_break|break_readreg~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_sysclk|jdo\(36),
	datab => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_sysclk|jdo\(37),
	datac => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_sysclk|jdo\(1),
	datad => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	combout => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_oci_break|break_readreg~1_combout\);

-- Location: FF_X12_Y9_N19
\inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_oci_break|break_readreg[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_oci_break|break_readreg~1_combout\,
	ena => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_oci_break|break_readreg\(1));

-- Location: LCCOMB_X13_Y9_N24
\inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_tck|sr~14\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\,
	datab => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_ocimem|MonDReg\(1),
	datad => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_oci_break|break_readreg\(1),
	combout => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_tck|sr~14_combout\);

-- Location: LCCOMB_X13_Y9_N2
\inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_tck|sr~15\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|kernel_nios2_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	datab => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_tck|sr~14_combout\,
	datac => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_tck|sr\(3),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~q\,
	combout => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_tck|sr~15_combout\);

-- Location: FF_X13_Y9_N3
\inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_tck|sr[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_tck|sr~15_combout\,
	ena => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_tck|sr[6]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_tck|sr\(2));

-- Location: LCCOMB_X13_Y7_N30
\inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_sysclk|jdo[0]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_tck|sr\(0),
	combout => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_sysclk|jdo[0]~feeder_combout\);

-- Location: FF_X13_Y7_N31
\inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_sysclk|jdo[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_sysclk|jdo[0]~feeder_combout\,
	ena => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_sysclk|jdo\(0));

-- Location: LCCOMB_X12_Y9_N8
\inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_oci_break|break_readreg~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_sysclk|jdo\(36),
	datab => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_sysclk|jdo\(37),
	datac => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_sysclk|jdo\(0),
	datad => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	combout => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_oci_break|break_readreg~0_combout\);

-- Location: FF_X12_Y9_N9
\inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_oci_break|break_readreg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_oci_break|break_readreg~0_combout\,
	ena => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_oci_break|break_readreg\(0));

-- Location: LCCOMB_X13_Y9_N4
\inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_tck|sr~11\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\,
	datab => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_ocimem|MonDReg\(0),
	datad => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_oci_break|break_readreg\(0),
	combout => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_tck|sr~11_combout\);

-- Location: LCCOMB_X13_Y9_N16
\inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_tck|sr~12\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|kernel_nios2_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	datab => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_tck|sr\(2),
	datac => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_tck|sr~11_combout\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~q\,
	combout => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_tck|sr~12_combout\);

-- Location: FF_X13_Y9_N17
\inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_tck|sr[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_tck|sr~12_combout\,
	ena => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_tck|sr[6]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_tck|sr\(1));

-- Location: LCCOMB_X12_Y7_N18
\inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_tck|DRsize.000~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_tck|DRsize.000~feeder_combout\);

-- Location: FF_X12_Y7_N19
\inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_tck|DRsize.000\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_tck|DRsize.000~feeder_combout\,
	ena => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|kernel_nios2_jtag_debug_module_phy|virtual_state_uir~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_tck|DRsize.000~q\);

-- Location: LCCOMB_X13_Y7_N0
\inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_tck|sr[0]~5\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \altera_internal_jtag~TDIUTAP\,
	datab => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_tck|sr\(1),
	datad => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_tck|DRsize.000~q\,
	combout => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_tck|sr[0]~5_combout\);

-- Location: FF_X12_Y7_N1
\inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_tck|the_altera_std_synchronizer1|din_s1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	asdata => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_oci_debug|monitor_ready~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_tck|the_altera_std_synchronizer1|din_s1~q\);

-- Location: LCCOMB_X12_Y7_N4
\inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_tck|the_altera_std_synchronizer1|dreg[0]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_tck|the_altera_std_synchronizer1|din_s1~q\,
	combout => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_tck|the_altera_std_synchronizer1|dreg[0]~feeder_combout\);

-- Location: FF_X12_Y7_N5
\inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_tck|the_altera_std_synchronizer1|dreg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_tck|the_altera_std_synchronizer1|dreg[0]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_tck|the_altera_std_synchronizer1|dreg\(0));

-- Location: LCCOMB_X12_Y7_N16
\inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_tck|sr~10\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_tck|Mux37~0_combout\,
	datab => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|kernel_nios2_jtag_debug_module_phy|virtual_state_cdr~combout\,
	datac => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_tck|the_altera_std_synchronizer1|dreg\(0),
	datad => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_tck|sr\(0),
	combout => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_tck|sr~10_combout\);

-- Location: FF_X13_Y7_N1
\inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_tck|sr[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_tck|sr[0]~5_combout\,
	asdata => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_tck|sr~10_combout\,
	sload => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|kernel_nios2_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_tck|sr\(0));

-- Location: LCCOMB_X21_Y5_N20
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~6\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|jtag_uart|kernel_jtag_uart_alt_jtag_atlantic|tdo~reg0_q\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(5),
	datac => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_tck|sr\(0),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(6),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~6_combout\);

-- Location: LCCOMB_X21_Y5_N4
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~7\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~5_combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~2_combout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~6_combout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~7_combout\);

-- Location: FF_X21_Y5_N5
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~7_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_state\(8),
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~q\);

-- Location: LCCOMB_X19_Y5_N30
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~_wirecell\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~q\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~_wirecell_combout\);

-- Location: LCCOMB_X18_Y4_N18
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~3\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \altera_internal_jtag~TMSUTAP\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(2),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~3_combout\);

-- Location: FF_X18_Y4_N19
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3));

-- Location: LCCOMB_X25_Y5_N10
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~7\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(0),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~q\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~7_combout\);

-- Location: LCCOMB_X22_Y5_N20
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][1]~8\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000011100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~10_combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg\(1),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_proc~0_combout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][1]~8_combout\);

-- Location: LCCOMB_X25_Y5_N30
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]~9\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg\(1),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][1]~8_combout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]~9_combout\);

-- Location: FF_X25_Y5_N11
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~7_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]~q\);

-- Location: LCCOMB_X25_Y5_N0
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~9\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(0),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg\(1),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]~q\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~9_combout\);

-- Location: LCCOMB_X22_Y5_N30
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~10\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(5),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(6),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~10_combout\);

-- Location: LCCOMB_X23_Y5_N4
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~11\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~2_combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~1_combout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg\(1),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~10_combout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~11_combout\);

-- Location: FF_X25_Y5_N1
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~9_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~q\);

-- Location: LCCOMB_X24_Y5_N30
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_tck|ir_out\(0),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~q\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]~1_combout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~2_combout\);

-- Location: FF_X24_Y5_N31
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~2_combout\,
	asdata => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(1),
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	sload => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_state\(3),
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(0));

-- Location: LCCOMB_X25_Y5_N28
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111000000100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(1),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(0),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg\(1),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(2),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~2_combout\);

-- Location: LCCOMB_X22_Y5_N14
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~7\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_proc~0_combout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(6),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(5),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~7_combout\);

-- Location: LCCOMB_X23_Y5_N16
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~3\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~2_combout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg\(1),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~7_combout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~3_combout\);

-- Location: FF_X23_Y5_N17
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~3_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg\(1));

-- Location: LCCOMB_X24_Y5_N16
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(0),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~q\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~0_combout\);

-- Location: FF_X24_Y5_N17
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~0_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]~q\);

-- Location: LCCOMB_X23_Y5_N0
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(0),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg\(1),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]~q\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~0_combout\);

-- Location: FF_X23_Y5_N1
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~0_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~q\);

-- Location: FF_X10_Y8_N21
\inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_sysclk|ir[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~q\,
	sload => VCC,
	ena => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_sysclk|jxuir~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_sysclk|ir\(0));

-- Location: LCCOMB_X10_Y8_N8
\inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_sysclk|take_action_ocimem_a~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_sysclk|ir\(0),
	datac => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_sysclk|enable_action_strobe~q\,
	datad => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_sysclk|ir\(1),
	combout => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_sysclk|take_action_ocimem_a~0_combout\);

-- Location: LCCOMB_X13_Y10_N10
\inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_ocimem|MonWr~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_sysclk|jdo\(35),
	datab => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_sysclk|take_action_ocimem_a~0_combout\,
	datac => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_ocimem|MonWr~q\,
	datad => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_ocimem|MonRd~1_combout\,
	combout => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_ocimem|MonWr~0_combout\);

-- Location: FF_X13_Y10_N11
\inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_ocimem|MonWr\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_ocimem|MonWr~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_ocimem|MonWr~q\);

-- Location: LCCOMB_X26_Y9_N4
\inst|nios2|the_kernel_nios2_nios2_oci|readdata[7]~7\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|cmd_xbar_mux|src_data\(46),
	datac => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_avalon_reg|oci_reg_readdata~0_combout\,
	datad => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_ocimem|kernel_nios2_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a\(7),
	combout => \inst|nios2|the_kernel_nios2_nios2_oci|readdata[7]~7_combout\);

-- Location: FF_X26_Y9_N5
\inst|nios2_jtag_debug_module_translator|av_readdata_pre[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|the_kernel_nios2_nios2_oci|readdata[7]~7_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_jtag_debug_module_translator|av_readdata_pre\(7));

-- Location: LCCOMB_X28_Y13_N4
\inst|rsp_xbar_mux|src_data[7]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|rsp_xbar_mux|src_data\(7) = (\inst|rsp_xbar_demux_001|src0_valid~0_combout\ & ((\inst|width_adapter_001|out_data\(7)) # ((\inst|nios2_jtag_debug_module_translator|av_readdata_pre\(7) & \inst|rsp_xbar_demux|src0_valid~combout\)))) # 
-- (!\inst|rsp_xbar_demux_001|src0_valid~0_combout\ & (\inst|nios2_jtag_debug_module_translator|av_readdata_pre\(7) & ((\inst|rsp_xbar_demux|src0_valid~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|rsp_xbar_demux_001|src0_valid~0_combout\,
	datab => \inst|nios2_jtag_debug_module_translator|av_readdata_pre\(7),
	datac => \inst|width_adapter_001|out_data\(7),
	datad => \inst|rsp_xbar_demux|src0_valid~combout\,
	combout => \inst|rsp_xbar_mux|src_data\(7));

-- Location: FF_X28_Y13_N5
\inst|nios2|i_readdata_d1[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|rsp_xbar_mux|src_data\(7),
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|i_readdata_d1\(7));

-- Location: LCCOMB_X13_Y18_N18
\inst|nios2|D_br_taken_waddr_partial[6]~23\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|kernel_nios2_ic_data|the_altsyncram|auto_generated|q_b\(14),
	datab => \inst|nios2|F_pc_plus_one[6]~12_combout\,
	datad => VCC,
	cin => \inst|nios2|D_br_taken_waddr_partial[5]~22\,
	combout => \inst|nios2|D_br_taken_waddr_partial[6]~23_combout\,
	cout => \inst|nios2|D_br_taken_waddr_partial[6]~24\);

-- Location: LCCOMB_X13_Y18_N20
\inst|nios2|D_br_taken_waddr_partial[7]~25\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|kernel_nios2_ic_data|the_altsyncram|auto_generated|q_b\(15),
	datab => \inst|nios2|F_pc_plus_one[7]~14_combout\,
	datad => VCC,
	cin => \inst|nios2|D_br_taken_waddr_partial[6]~24\,
	combout => \inst|nios2|D_br_taken_waddr_partial[7]~25_combout\,
	cout => \inst|nios2|D_br_taken_waddr_partial[7]~26\);

-- Location: LCCOMB_X13_Y18_N22
\inst|nios2|D_br_taken_waddr_partial[8]~27\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|F_pc_plus_one[8]~16_combout\,
	datab => \inst|nios2|kernel_nios2_ic_data|the_altsyncram|auto_generated|q_b\(16),
	datad => VCC,
	cin => \inst|nios2|D_br_taken_waddr_partial[7]~26\,
	combout => \inst|nios2|D_br_taken_waddr_partial[8]~27_combout\,
	cout => \inst|nios2|D_br_taken_waddr_partial[8]~28\);

-- Location: FF_X13_Y18_N25
\inst|nios2|D_br_taken_waddr_partial[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|D_br_taken_waddr_partial[9]~29_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|nios2|F_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|D_br_taken_waddr_partial\(9));

-- Location: FF_X13_Y17_N23
\inst|nios2|F_pc[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|F_ic_tag_rd_addr_nxt[6]~27_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|nios2|F_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|F_pc\(9));

-- Location: FF_X13_Y17_N17
\inst|nios2|D_pc[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \inst|nios2|F_pc\(9),
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \inst|nios2|F_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|D_pc\(9));

-- Location: LCCOMB_X13_Y17_N16
\inst|nios2|F_ic_tag_rd_addr_nxt[6]~24\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|F_pc[24]~1_combout\,
	datab => \inst|nios2|D_br_taken_waddr_partial\(9),
	datac => \inst|nios2|D_pc\(9),
	datad => \inst|nios2|F_pc[24]~0_combout\,
	combout => \inst|nios2|F_ic_tag_rd_addr_nxt[6]~24_combout\);

-- Location: LCCOMB_X13_Y17_N8
\inst|nios2|F_ic_tag_rd_addr_nxt[6]~25\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|F_pc[24]~0_combout\,
	datab => \inst|nios2|F_pc_plus_one[9]~18_combout\,
	datac => \inst|nios2|D_iw\(15),
	datad => \inst|nios2|F_ic_tag_rd_addr_nxt[6]~24_combout\,
	combout => \inst|nios2|F_ic_tag_rd_addr_nxt[6]~25_combout\);

-- Location: LCCOMB_X13_Y17_N10
\inst|nios2|F_ic_tag_rd_addr_nxt[6]~26\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|E_valid_jmp_indirect~q\,
	datab => \inst|nios2|M_pipe_flush~q\,
	datac => \inst|nios2|F_ic_tag_rd_addr_nxt[6]~25_combout\,
	datad => \inst|nios2|E_src1\(11),
	combout => \inst|nios2|F_ic_tag_rd_addr_nxt[6]~26_combout\);

-- Location: LCCOMB_X13_Y17_N22
\inst|nios2|F_ic_tag_rd_addr_nxt[6]~27\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|M_pipe_flush_waddr\(9),
	datac => \inst|nios2|M_pipe_flush~q\,
	datad => \inst|nios2|F_ic_tag_rd_addr_nxt[6]~26_combout\,
	combout => \inst|nios2|F_ic_tag_rd_addr_nxt[6]~27_combout\);

-- Location: LCCOMB_X12_Y11_N14
\inst|nios2|F_iw[17]~39\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|hbreak_enabled~q\,
	datab => \inst|nios2|latched_oci_tb_hbreak_req~q\,
	datac => \inst|nios2|kernel_nios2_ic_data|the_altsyncram|auto_generated|q_b\(17),
	datad => \inst|nios2|F_iw[16]~7_combout\,
	combout => \inst|nios2|F_iw[17]~39_combout\);

-- Location: FF_X12_Y11_N15
\inst|nios2|D_iw[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|F_iw[17]~39_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|nios2|F_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|D_iw\(17));

-- Location: LCCOMB_X16_Y17_N2
\inst|nios2|D_src2[27]~29\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|D_src2[30]~22_combout\,
	datab => \inst|nios2|D_ctrl_hi_imm16~q\,
	datac => \inst|nios2|D_src2_imm[30]~11_combout\,
	datad => \inst|nios2|D_iw\(17),
	combout => \inst|nios2|D_src2[27]~29_combout\);

-- Location: LCCOMB_X23_Y19_N8
\inst|nios2|D_src2[27]~30\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|D_src2_reg[27]~61_combout\,
	datac => \inst|nios2|D_src2[27]~29_combout\,
	datad => \inst|nios2|D_ctrl_src2_choose_imm~q\,
	combout => \inst|nios2|D_src2[27]~30_combout\);

-- Location: FF_X23_Y19_N9
\inst|nios2|E_src2[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|D_src2[27]~30_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|nios2|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|E_src2\(27));

-- Location: LCCOMB_X23_Y19_N2
\inst|nios2|Add17|auto_generated|_~15\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|E_ctrl_alu_subtract~q\,
	datac => \inst|nios2|E_src2\(27),
	combout => \inst|nios2|Add17|auto_generated|_~15_combout\);

-- Location: LCCOMB_X23_Y19_N18
\inst|nios2|E_logic_result[27]~30\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111110010000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|E_logic_op\(0),
	datab => \inst|nios2|E_src2\(27),
	datac => \inst|nios2|E_src1\(27),
	datad => \inst|nios2|E_logic_op\(1),
	combout => \inst|nios2|E_logic_result[27]~30_combout\);

-- Location: LCCOMB_X22_Y16_N10
\inst|nios2|E_alu_result[27]\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|E_ctrl_logic~q\,
	datab => \inst|nios2|E_alu_result~0_combout\,
	datac => \inst|nios2|Add17|auto_generated|result_int[28]~56_combout\,
	datad => \inst|nios2|E_logic_result[27]~30_combout\,
	combout => \inst|nios2|E_alu_result\(27));

-- Location: FF_X22_Y16_N21
\inst|nios2|W_wr_data[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|A_wr_data_unfiltered[27]~68_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|W_wr_data\(27));

-- Location: LCCOMB_X22_Y16_N6
\inst|nios2|D_src1_reg[27]~45\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|E_src1[10]~0_combout\,
	datab => \inst|nios2|E_src1[10]~1_combout\,
	datac => \inst|nios2|A_wr_data_unfiltered[27]~68_combout\,
	datad => \inst|nios2|kernel_nios2_register_bank_a|the_altsyncram|auto_generated|q_b\(27),
	combout => \inst|nios2|D_src1_reg[27]~45_combout\);

-- Location: LCCOMB_X22_Y16_N0
\inst|nios2|D_src1_reg[27]~46\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|M_alu_result\(27),
	datab => \inst|nios2|E_src1[10]~1_combout\,
	datac => \inst|nios2|W_wr_data\(27),
	datad => \inst|nios2|D_src1_reg[27]~45_combout\,
	combout => \inst|nios2|D_src1_reg[27]~46_combout\);

-- Location: LCCOMB_X22_Y16_N24
\inst|nios2|D_src1_reg[27]~47\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|D_ctrl_a_not_src~q\,
	datab => \inst|nios2|E_alu_result\(27),
	datac => \inst|nios2|E_regnum_a_cmp_D~q\,
	datad => \inst|nios2|D_src1_reg[27]~46_combout\,
	combout => \inst|nios2|D_src1_reg[27]~47_combout\);

-- Location: FF_X22_Y16_N25
\inst|nios2|E_src1[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|D_src1_reg[27]~47_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|nios2|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|E_src1\(27));

-- Location: LCCOMB_X23_Y20_N28
\inst|nios2|M_rot_step1[28]~9\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|E_src1\(28),
	datab => \inst|nios2|Add8~3_combout\,
	datad => \inst|nios2|E_src1\(27),
	combout => \inst|nios2|M_rot_step1[28]~9_combout\);

-- Location: FF_X23_Y20_N29
\inst|nios2|M_rot_step1[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|M_rot_step1[28]~9_combout\,
	asdata => \inst|nios2|M_rot_step1[26]~26_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst|nios2|Add8~5_combout\,
	ena => \inst|nios2|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|M_rot_step1\(28));

-- Location: LCCOMB_X24_Y20_N6
\inst|nios2|Mn_rot_step2[0]~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|M_rot_rn\(2),
	datab => \inst|nios2|M_rot_step1\(28),
	datad => \inst|nios2|M_rot_step1\(0),
	combout => \inst|nios2|Mn_rot_step2[0]~2_combout\);

-- Location: FF_X24_Y20_N7
\inst|nios2|Mn_rot_step2[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|Mn_rot_step2[0]~2_combout\,
	asdata => \inst|nios2|Mn_rot_step2[24]~17_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst|nios2|M_rot_rn\(3),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|Mn_rot_step2\(0));

-- Location: LCCOMB_X25_Y19_N8
\inst|nios2|A_rot~10\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|Mn_rot_step2\(16),
	datac => \inst|nios2|M_rot_rn\(4),
	datad => \inst|nios2|Mn_rot_step2\(0),
	combout => \inst|nios2|A_rot~10_combout\);

-- Location: FF_X25_Y19_N9
\inst|nios2|A_rot[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|A_rot~10_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|nios2|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|A_rot\(0));

-- Location: LCCOMB_X24_Y18_N18
\inst|nios2|A_shift_rot_result~20\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|nios2|A_rot_sel_fill0~q\,
	datac => \inst|nios2|A_rot_mask\(0),
	datad => \inst|nios2|A_rot_pass0~q\,
	combout => \inst|nios2|A_shift_rot_result~20_combout\);

-- Location: LCCOMB_X24_Y18_N16
\inst|nios2|A_shift_rot_result~21\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|A_rot_fill_bit~q\,
	datab => \inst|nios2|A_rot\(0),
	datad => \inst|nios2|A_shift_rot_result~20_combout\,
	combout => \inst|nios2|A_shift_rot_result~21_combout\);

-- Location: FF_X24_Y18_N17
\inst|nios2|A_shift_rot_result[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|A_shift_rot_result~21_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|A_shift_rot_result\(0));

-- Location: FF_X22_Y14_N1
\inst|nios2|A_mul_result[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|A_mul_result[0]~32_combout\,
	asdata => \inst|nios2|A_mul_partial_prod\(0),
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst|nios2|ALT_INV_A_mul_stall_d3~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|A_mul_result\(0));

-- Location: LCCOMB_X23_Y15_N2
\inst|nios2|A_wr_data_unfiltered[0]~50\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|A_ctrl_mul_lsw~q\,
	datab => \inst|nios2|A_shift_rot_result\(0),
	datac => \inst|nios2|A_mul_result\(0),
	datad => \inst|nios2|A_ctrl_shift_rot~q\,
	combout => \inst|nios2|A_wr_data_unfiltered[0]~50_combout\);

-- Location: LCCOMB_X28_Y11_N2
\inst|pio_led|readdata[0]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|pio_led|readdata[0]~3_combout\ = (\inst|pio_led|data_out\(0) & (!\inst|nios2|d_address_offset_field\(0) & !\inst|nios2|d_address_offset_field\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|pio_led|data_out\(0),
	datab => \inst|nios2|d_address_offset_field\(0),
	datac => \inst|nios2|d_address_offset_field\(1),
	combout => \inst|pio_led|readdata[0]~3_combout\);

-- Location: FF_X28_Y11_N3
\inst|pio_led_s1_translator|av_readdata_pre[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|pio_led|readdata[0]~3_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|pio_led_s1_translator|av_readdata_pre\(0));

-- Location: LCCOMB_X28_Y11_N4
\inst|rsp_xbar_mux_001|src_data[0]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|rsp_xbar_mux_001|src_data[0]~6_combout\ = (\inst|nios2_jtag_debug_module_translator|av_readdata_pre\(0) & ((\inst|rsp_xbar_demux|src1_valid~combout\) # ((\inst|pio_led_s1_translator|read_latency_shift_reg\(0) & 
-- \inst|pio_led_s1_translator|av_readdata_pre\(0))))) # (!\inst|nios2_jtag_debug_module_translator|av_readdata_pre\(0) & (\inst|pio_led_s1_translator|read_latency_shift_reg\(0) & ((\inst|pio_led_s1_translator|av_readdata_pre\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_jtag_debug_module_translator|av_readdata_pre\(0),
	datab => \inst|pio_led_s1_translator|read_latency_shift_reg\(0),
	datac => \inst|rsp_xbar_demux|src1_valid~combout\,
	datad => \inst|pio_led_s1_translator|av_readdata_pre\(0),
	combout => \inst|rsp_xbar_mux_001|src_data[0]~6_combout\);

-- Location: LCCOMB_X28_Y11_N6
\inst|width_adapter_001|data_reg~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|width_adapter_001|data_reg~15_combout\ = (!\inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][83]~q\ & (!\inst|sdram_s1_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[1]~0_combout\ & 
-- ((\inst|width_adapter_001|data_reg\(0)) # (\inst|sdram|za_data\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000100010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][83]~q\,
	datab => \inst|sdram_s1_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[1]~0_combout\,
	datac => \inst|width_adapter_001|data_reg\(0),
	datad => \inst|sdram|za_data\(0),
	combout => \inst|width_adapter_001|data_reg~15_combout\);

-- Location: FF_X28_Y11_N7
\inst|width_adapter_001|data_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|width_adapter_001|data_reg~15_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|sdram_s1_translator_avalon_universal_slave_0_agent|rp_valid~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|width_adapter_001|data_reg\(0));

-- Location: LCCOMB_X28_Y11_N0
\inst|width_adapter_001|out_data[0]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|width_adapter_001|out_data\(0) = (\inst|width_adapter_001|data_reg\(0)) # ((!\inst|sdram_s1_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[1]~0_combout\ & \inst|sdram|za_data\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|sdram_s1_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[1]~0_combout\,
	datab => \inst|sdram|za_data\(0),
	datad => \inst|width_adapter_001|data_reg\(0),
	combout => \inst|width_adapter_001|out_data\(0));

-- Location: LCCOMB_X28_Y11_N22
\inst|rsp_xbar_mux_001|src_data[0]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|rsp_xbar_mux_001|src_data\(0) = (\inst|rsp_xbar_mux_001|src_data[0]~5_combout\) # ((\inst|rsp_xbar_mux_001|src_data[0]~6_combout\) # ((\inst|rsp_xbar_demux_001|src1_valid~0_combout\ & \inst|width_adapter_001|out_data\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|rsp_xbar_mux_001|src_data[0]~5_combout\,
	datab => \inst|rsp_xbar_mux_001|src_data[0]~6_combout\,
	datac => \inst|rsp_xbar_demux_001|src1_valid~0_combout\,
	datad => \inst|width_adapter_001|out_data\(0),
	combout => \inst|rsp_xbar_mux_001|src_data\(0));

-- Location: FF_X28_Y11_N23
\inst|nios2|d_readdata_d1[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|rsp_xbar_mux_001|src_data\(0),
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|d_readdata_d1\(0));

-- Location: LCCOMB_X24_Y13_N8
\inst|nios2|A_slow_inst_result[0]~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|A_ld_align_sh16~q\,
	datab => \inst|nios2|d_readdata_d1\(0),
	datad => \inst|nios2|d_readdata_d1\(16),
	combout => \inst|nios2|A_slow_inst_result[0]~1_combout\);

-- Location: FF_X24_Y13_N9
\inst|nios2|A_slow_inst_result[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|A_slow_inst_result[0]~1_combout\,
	asdata => \inst|nios2|A_slow_inst_result[8]~8_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst|nios2|A_ld_align_sh8~q\,
	ena => \inst|nios2|A_slow_inst_result_en~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|A_slow_inst_result\(0));

-- Location: LCCOMB_X14_Y14_N8
\inst|nios2|M_inst_result~31\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|M_ctrl_mem~q\,
	datab => \inst|nios2|kernel_nios2_dc_data|the_altsyncram|auto_generated|q_b\(0),
	datad => \inst|nios2|M_alu_result\(0),
	combout => \inst|nios2|M_inst_result~31_combout\);

-- Location: FF_X13_Y14_N7
\inst|nios2|M_ctrl_exception\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \inst|nios2|E_ctrl_exception~q\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \inst|nios2|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|M_ctrl_exception~q\);

-- Location: LCCOMB_X18_Y18_N10
\inst|nios2|E_iw[6]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|nios2|D_iw\(6),
	combout => \inst|nios2|E_iw[6]~feeder_combout\);

-- Location: FF_X18_Y18_N11
\inst|nios2|E_iw[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|E_iw[6]~feeder_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|nios2|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|E_iw\(6));

-- Location: FF_X13_Y14_N3
\inst|nios2|M_iw[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \inst|nios2|E_iw\(6),
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \inst|nios2|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|M_iw\(6));

-- Location: LCCOMB_X13_Y11_N26
\inst|nios2|E_op_wrctl\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|Equal209~1_combout\,
	datab => \inst|nios2|E_iw\(12),
	datac => \inst|nios2|E_iw\(14),
	datad => \inst|nios2|E_op_rdctl~0_combout\,
	combout => \inst|nios2|E_op_wrctl~combout\);

-- Location: FF_X13_Y11_N27
\inst|nios2|M_ctrl_wrctl_inst\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|E_op_wrctl~combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|nios2|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|M_ctrl_wrctl_inst~q\);

-- Location: LCCOMB_X13_Y14_N2
\inst|nios2|M_wrctl_status\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|M_iw\(8),
	datab => \inst|nios2|M_iw\(7),
	datac => \inst|nios2|M_iw\(6),
	datad => \inst|nios2|M_ctrl_wrctl_inst~q\,
	combout => \inst|nios2|M_wrctl_status~combout\);

-- Location: LCCOMB_X13_Y14_N14
\inst|nios2|A_status_reg_pie_inst_nxt~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|nios2|M_wrctl_status~combout\,
	datac => \inst|nios2|M_alu_result\(0),
	datad => \inst|nios2|A_status_reg_pie~q\,
	combout => \inst|nios2|A_status_reg_pie_inst_nxt~0_combout\);

-- Location: FF_X16_Y8_N27
\inst|nios2|M_iw[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \inst|nios2|E_iw\(0),
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \inst|nios2|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|M_iw\(0));

-- Location: FF_X16_Y8_N17
\inst|nios2|M_iw[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \inst|nios2|E_iw\(2),
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \inst|nios2|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|M_iw\(2));

-- Location: LCCOMB_X16_Y8_N26
\inst|nios2|M_op_eret~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|M_iw\(1),
	datac => \inst|nios2|M_iw\(0),
	datad => \inst|nios2|M_iw\(2),
	combout => \inst|nios2|M_op_eret~2_combout\);

-- Location: LCCOMB_X13_Y11_N20
\inst|nios2|M_iw[13]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|nios2|E_iw\(13),
	combout => \inst|nios2|M_iw[13]~feeder_combout\);

-- Location: FF_X13_Y11_N21
\inst|nios2|M_iw[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|M_iw[13]~feeder_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|nios2|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|M_iw\(13));

-- Location: FF_X13_Y11_N1
\inst|nios2|M_iw[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \inst|nios2|E_iw\(16),
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \inst|nios2|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|M_iw\(16));

-- Location: LCCOMB_X13_Y11_N14
\inst|nios2|M_iw[12]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|nios2|E_iw\(12),
	combout => \inst|nios2|M_iw[12]~feeder_combout\);

-- Location: FF_X13_Y11_N15
\inst|nios2|M_iw[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|M_iw[12]~feeder_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|nios2|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|M_iw\(12));

-- Location: LCCOMB_X13_Y11_N0
\inst|nios2|M_op_eret~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|M_iw\(15),
	datab => \inst|nios2|M_iw\(13),
	datac => \inst|nios2|M_iw\(16),
	datad => \inst|nios2|M_iw\(12),
	combout => \inst|nios2|M_op_eret~0_combout\);

-- Location: LCCOMB_X14_Y14_N22
\inst|nios2|M_op_eret~3\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|M_op_eret~1_combout\,
	datab => \inst|nios2|M_op_eret~2_combout\,
	datad => \inst|nios2|M_op_eret~0_combout\,
	combout => \inst|nios2|M_op_eret~3_combout\);

-- Location: LCCOMB_X13_Y14_N24
\inst|nios2|A_status_reg_pie_inst_nxt~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|A_bstatus_reg_pie~q\,
	datab => \inst|nios2|A_status_reg_pie_inst_nxt~0_combout\,
	datac => \inst|nios2|M_iw\(14),
	datad => \inst|nios2|M_op_eret~3_combout\,
	combout => \inst|nios2|A_status_reg_pie_inst_nxt~1_combout\);

-- Location: LCCOMB_X14_Y14_N10
\inst|nios2|A_status_reg_pie_inst_nxt~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|M_op_eret~3_combout\,
	datab => \inst|nios2|M_iw\(14),
	datac => \inst|nios2|A_estatus_reg_pie~q\,
	datad => \inst|nios2|A_status_reg_pie_inst_nxt~1_combout\,
	combout => \inst|nios2|A_status_reg_pie_inst_nxt~2_combout\);

-- Location: LCCOMB_X14_Y14_N26
\inst|nios2|A_status_reg_pie_inst_nxt~3\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|M_ctrl_crst~q\,
	datab => \inst|nios2|A_status_reg_pie_inst_nxt~2_combout\,
	datac => \inst|nios2|M_ctrl_exception~q\,
	datad => \inst|nios2|M_ctrl_break~q\,
	combout => \inst|nios2|A_status_reg_pie_inst_nxt~3_combout\);

-- Location: FF_X14_Y14_N27
\inst|nios2|A_status_reg_pie\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|A_status_reg_pie_inst_nxt~3_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|nios2|always132~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|A_status_reg_pie~q\);

-- Location: FF_X14_Y13_N29
\inst|nios2|M_ctrl_crst\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \inst|nios2|E_ctrl_crst~q\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \inst|nios2|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|M_ctrl_crst~q\);

-- Location: LCCOMB_X14_Y14_N16
\inst|nios2|A_estatus_reg_pie_inst_nxt~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|A_estatus_reg_pie_inst_nxt~0_combout\,
	datab => \inst|nios2|M_ctrl_exception~q\,
	datac => \inst|nios2|A_status_reg_pie~q\,
	datad => \inst|nios2|M_ctrl_crst~q\,
	combout => \inst|nios2|A_estatus_reg_pie_inst_nxt~1_combout\);

-- Location: FF_X14_Y14_N17
\inst|nios2|A_estatus_reg_pie\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|A_estatus_reg_pie_inst_nxt~1_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|nios2|always132~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|A_estatus_reg_pie~q\);

-- Location: LCCOMB_X13_Y14_N18
\inst|nios2|A_ienable_reg_irq0~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|M_alu_result\(0),
	datab => \inst|nios2|A_stall~0_combout\,
	datac => \inst|nios2|A_ienable_reg_irq0~q\,
	datad => \inst|nios2|A_ienable_reg_irq0_nxt~0_combout\,
	combout => \inst|nios2|A_ienable_reg_irq0~0_combout\);

-- Location: FF_X13_Y14_N19
\inst|nios2|A_ienable_reg_irq0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|A_ienable_reg_irq0~0_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|A_ienable_reg_irq0~q\);

-- Location: LCCOMB_X13_Y14_N0
\inst|nios2|A_ipending_reg_irq0_nxt~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_avalon_reg|oci_ienable\(0),
	datab => \inst|jtag_uart|av_readdata\(9),
	datac => \inst|jtag_uart|av_readdata[8]~0_combout\,
	datad => \inst|nios2|A_ienable_reg_irq0~q\,
	combout => \inst|nios2|A_ipending_reg_irq0_nxt~0_combout\);

-- Location: FF_X13_Y14_N1
\inst|nios2|A_ipending_reg_irq0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|A_ipending_reg_irq0_nxt~0_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|A_ipending_reg_irq0~q\);

-- Location: LCCOMB_X13_Y14_N22
\inst|nios2|D_control_reg_rddata_muxed[0]~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|D_control_reg_rddata_muxed[0]~0_combout\,
	datab => \inst|nios2|A_ipending_reg_irq0~q\,
	datac => \inst|nios2|D_iw\(8),
	datad => \inst|nios2|A_status_reg_pie~q\,
	combout => \inst|nios2|D_control_reg_rddata_muxed[0]~1_combout\);

-- Location: LCCOMB_X13_Y14_N10
\inst|nios2|D_control_reg_rddata_muxed[0]~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|D_control_reg_rddata_muxed[0]~0_combout\,
	datab => \inst|nios2|A_estatus_reg_pie~q\,
	datac => \inst|nios2|D_control_reg_rddata_muxed[0]~1_combout\,
	datad => \inst|nios2|D_iw\(7),
	combout => \inst|nios2|D_control_reg_rddata_muxed[0]~2_combout\);

-- Location: FF_X13_Y14_N11
\inst|nios2|E_control_reg_rddata[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|D_control_reg_rddata_muxed[0]~2_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|nios2|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|E_control_reg_rddata\(0));

-- Location: LCCOMB_X14_Y14_N4
\inst|nios2|M_control_reg_rddata[0]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|nios2|E_control_reg_rddata\(0),
	combout => \inst|nios2|M_control_reg_rddata[0]~feeder_combout\);

-- Location: FF_X14_Y14_N5
\inst|nios2|M_control_reg_rddata[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|M_control_reg_rddata[0]~feeder_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|nios2|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|M_control_reg_rddata\(0));

-- Location: FF_X14_Y14_N9
\inst|nios2|A_inst_result[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|M_inst_result~31_combout\,
	asdata => \inst|nios2|M_control_reg_rddata\(0),
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst|nios2|M_ctrl_rdctl_inst~q\,
	ena => \inst|nios2|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|A_inst_result\(0));

-- Location: LCCOMB_X24_Y13_N24
\inst|nios2|A_wr_data_unfiltered[0]~51\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|A_wr_data_unfiltered[3]~18_combout\,
	datab => \inst|nios2|A_wr_data_unfiltered[3]~17_combout\,
	datac => \inst|nios2|A_inst_result\(0),
	datad => \inst|nios2|A_data_ram_ld16_data[8]~3_combout\,
	combout => \inst|nios2|A_wr_data_unfiltered[0]~51_combout\);

-- Location: LCCOMB_X24_Y13_N26
\inst|nios2|A_wr_data_unfiltered[0]~52\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|A_wr_data_unfiltered[3]~18_combout\,
	datab => \inst|nios2|A_inst_result\(16),
	datac => \inst|nios2|A_slow_inst_result\(0),
	datad => \inst|nios2|A_wr_data_unfiltered[0]~51_combout\,
	combout => \inst|nios2|A_wr_data_unfiltered[0]~52_combout\);

-- Location: LCCOMB_X23_Y15_N20
\inst|nios2|A_wr_data_unfiltered[0]~124\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|A_ctrl_mul_lsw~q\,
	datab => \inst|nios2|A_wr_data_unfiltered[0]~50_combout\,
	datac => \inst|nios2|A_wr_data_unfiltered[0]~52_combout\,
	datad => \inst|nios2|A_ctrl_shift_rot~q\,
	combout => \inst|nios2|A_wr_data_unfiltered[0]~124_combout\);

-- Location: LCCOMB_X16_Y13_N26
\inst|nios2|D_src1_reg[8]~6\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|A_wr_data_unfiltered[8]~31_combout\,
	datab => \inst|nios2|M_alu_result\(8),
	datac => \inst|nios2|E_src1[10]~1_combout\,
	datad => \inst|nios2|E_src1[10]~0_combout\,
	combout => \inst|nios2|D_src1_reg[8]~6_combout\);

-- Location: FF_X16_Y13_N11
\inst|nios2|W_wr_data[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|A_wr_data_unfiltered[8]~31_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|W_wr_data\(8));

-- Location: LCCOMB_X16_Y13_N4
\inst|nios2|D_src1_reg[8]~7\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|E_src1[10]~0_combout\,
	datab => \inst|nios2|kernel_nios2_register_bank_a|the_altsyncram|auto_generated|q_b\(8),
	datac => \inst|nios2|D_src1_reg[8]~6_combout\,
	datad => \inst|nios2|W_wr_data\(8),
	combout => \inst|nios2|D_src1_reg[8]~7_combout\);

-- Location: LCCOMB_X16_Y13_N22
\inst|nios2|D_src1_reg[8]~8\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|D_ctrl_a_not_src~q\,
	datab => \inst|nios2|D_src1_reg[8]~7_combout\,
	datac => \inst|nios2|E_regnum_a_cmp_D~q\,
	datad => \inst|nios2|E_alu_result\(8),
	combout => \inst|nios2|D_src1_reg[8]~8_combout\);

-- Location: FF_X16_Y13_N23
\inst|nios2|E_src1[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|D_src1_reg[8]~8_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|nios2|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|E_src1\(8));

-- Location: FF_X13_Y18_N19
\inst|nios2|D_br_taken_waddr_partial[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|D_br_taken_waddr_partial[6]~23_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|nios2|F_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|D_br_taken_waddr_partial\(6));

-- Location: LCCOMB_X14_Y19_N4
\inst|nios2|D_extra_pc[6]~18\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|D_pc_plus_one\(6),
	datab => \inst|nios2|D_bht_data\(1),
	datac => \inst|nios2|D_br_taken_waddr_partial\(6),
	datad => \inst|nios2|E_ctrl_br_cond_nxt~1_combout\,
	combout => \inst|nios2|D_extra_pc[6]~18_combout\);

-- Location: FF_X14_Y19_N5
\inst|nios2|E_extra_pc[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|D_extra_pc[6]~18_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|nios2|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|E_extra_pc\(6));

-- Location: LCCOMB_X19_Y20_N16
\inst|nios2|M_pipe_flush_waddr_nxt[6]~5\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|E_ctrl_break~q\,
	datab => \inst|nios2|E_ctrl_exception~q\,
	datac => \inst|nios2|E_extra_pc\(6),
	datad => \inst|nios2|E_ctrl_crst~q\,
	combout => \inst|nios2|M_pipe_flush_waddr_nxt[6]~5_combout\);

-- Location: LCCOMB_X16_Y20_N0
\inst|nios2|M_pipe_flush_waddr[6]~3\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|E_ctrl_jmp_indirect~q\,
	datab => \inst|nios2|E_src1\(8),
	datad => \inst|nios2|M_pipe_flush_waddr_nxt[6]~5_combout\,
	combout => \inst|nios2|M_pipe_flush_waddr[6]~3_combout\);

-- Location: FF_X16_Y21_N21
\inst|nios2|F_pc[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|F_ic_tag_rd_addr_nxt[3]~15_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|nios2|F_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|F_pc\(6));

-- Location: FF_X12_Y20_N5
\inst|nios2|D_pc[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \inst|nios2|F_pc\(6),
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \inst|nios2|F_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|D_pc\(6));

-- Location: LCCOMB_X16_Y20_N30
\inst|nios2|E_pc[6]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst|nios2|D_pc\(6),
	combout => \inst|nios2|E_pc[6]~feeder_combout\);

-- Location: FF_X16_Y20_N31
\inst|nios2|E_pc[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|E_pc[6]~feeder_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|nios2|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|E_pc\(6));

-- Location: FF_X16_Y20_N1
\inst|nios2|M_pipe_flush_waddr[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|M_pipe_flush_waddr[6]~3_combout\,
	asdata => \inst|nios2|E_pc\(6),
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst|nios2|E_hbreak_req~combout\,
	ena => \inst|nios2|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|M_pipe_flush_waddr\(6));

-- Location: LCCOMB_X16_Y21_N20
\inst|nios2|F_ic_tag_rd_addr_nxt[3]~15\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|F_ic_tag_rd_addr_nxt[3]~14_combout\,
	datac => \inst|nios2|M_pipe_flush~q\,
	datad => \inst|nios2|M_pipe_flush_waddr\(6),
	combout => \inst|nios2|F_ic_tag_rd_addr_nxt[3]~15_combout\);

-- Location: LCCOMB_X11_Y16_N2
\inst|nios2|E_regnum_b_cmp_F~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000001001000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|E_dst_regnum\(0),
	datab => \inst|nios2|kernel_nios2_ic_data|the_altsyncram|auto_generated|q_b\(23),
	datac => \inst|nios2|E_dst_regnum\(1),
	datad => \inst|nios2|kernel_nios2_ic_data|the_altsyncram|auto_generated|q_b\(22),
	combout => \inst|nios2|E_regnum_b_cmp_F~0_combout\);

-- Location: LCCOMB_X12_Y16_N24
\inst|nios2|Equal297~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst|nios2|kernel_nios2_ic_data|the_altsyncram|auto_generated|q_b\(26),
	datad => \inst|nios2|E_dst_regnum\(4),
	combout => \inst|nios2|Equal297~0_combout\);

-- Location: LCCOMB_X11_Y16_N14
\inst|nios2|E_regnum_b_cmp_F\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|E_regnum_b_cmp_F~1_combout\,
	datab => \inst|nios2|E_regnum_b_cmp_F~0_combout\,
	datac => \inst|nios2|E_wr_dst_reg~0_combout\,
	datad => \inst|nios2|Equal297~0_combout\,
	combout => \inst|nios2|E_regnum_b_cmp_F~combout\);

-- Location: LCCOMB_X12_Y13_N12
\inst|nios2|M_regnum_b_cmp_D~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|nios2|E_regnum_b_cmp_F~combout\,
	combout => \inst|nios2|M_regnum_b_cmp_D~feeder_combout\);

-- Location: FF_X12_Y13_N13
\inst|nios2|M_regnum_b_cmp_D\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|M_regnum_b_cmp_D~feeder_combout\,
	asdata => \inst|nios2|E_regnum_b_cmp_D~q\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst|nios2|ALT_INV_F_stall~combout\,
	ena => \inst|nios2|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|M_regnum_b_cmp_D~q\);

-- Location: LCCOMB_X12_Y17_N14
\inst|nios2|A_regnum_b_cmp_F~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000001001000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|A_dst_regnum_from_M\(3),
	datab => \inst|nios2|kernel_nios2_ic_data|the_altsyncram|auto_generated|q_b\(24),
	datac => \inst|nios2|A_dst_regnum_from_M\(2),
	datad => \inst|nios2|kernel_nios2_ic_data|the_altsyncram|auto_generated|q_b\(25),
	combout => \inst|nios2|A_regnum_b_cmp_F~1_combout\);

-- Location: LCCOMB_X11_Y16_N12
\inst|nios2|A_regnum_b_cmp_F~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000000001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|A_dst_regnum_from_M\(1),
	datab => \inst|nios2|kernel_nios2_ic_data|the_altsyncram|auto_generated|q_b\(23),
	datac => \inst|nios2|A_dst_regnum_from_M\(0),
	datad => \inst|nios2|kernel_nios2_ic_data|the_altsyncram|auto_generated|q_b\(22),
	combout => \inst|nios2|A_regnum_b_cmp_F~0_combout\);

-- Location: LCCOMB_X12_Y13_N10
\inst|nios2|A_regnum_b_cmp_F~3\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|A_regnum_b_cmp_F~2_combout\,
	datab => \inst|nios2|A_regnum_b_cmp_F~1_combout\,
	datad => \inst|nios2|A_regnum_b_cmp_F~0_combout\,
	combout => \inst|nios2|A_regnum_b_cmp_F~3_combout\);

-- Location: FF_X12_Y13_N11
\inst|nios2|W_regnum_b_cmp_D\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|A_regnum_b_cmp_F~3_combout\,
	asdata => \inst|nios2|A_regnum_b_cmp_D~q\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst|nios2|ALT_INV_F_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|W_regnum_b_cmp_D~q\);

-- Location: LCCOMB_X12_Y13_N24
\inst|nios2|D_src2_reg[30]~23\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|A_regnum_b_cmp_D~q\,
	datab => \inst|nios2|D_ctrl_b_is_dst~q\,
	datac => \inst|nios2|M_regnum_b_cmp_D~q\,
	datad => \inst|nios2|W_regnum_b_cmp_D~q\,
	combout => \inst|nios2|D_src2_reg[30]~23_combout\);

-- Location: LCCOMB_X18_Y14_N20
\inst|nios2|D_src2_reg[14]~86\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|D_src2_reg[30]~22_combout\,
	datab => \inst|nios2|D_src2_reg[30]~23_combout\,
	datac => \inst|nios2|M_alu_result\(14),
	datad => \inst|nios2|A_wr_data_unfiltered[14]~107_combout\,
	combout => \inst|nios2|D_src2_reg[14]~86_combout\);

-- Location: LCCOMB_X18_Y14_N22
\inst|nios2|D_src2_reg[14]~87\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|W_wr_data\(14),
	datab => \inst|nios2|D_src2_reg[14]~86_combout\,
	datac => \inst|nios2|D_src2_reg[30]~22_combout\,
	datad => \inst|nios2|kernel_nios2_register_bank_b|the_altsyncram|auto_generated|q_b\(14),
	combout => \inst|nios2|D_src2_reg[14]~87_combout\);

-- Location: LCCOMB_X17_Y15_N18
\inst|nios2|E_src2[14]~14\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|E_alu_result\(14),
	datab => \inst|nios2|D_src2_reg[14]~87_combout\,
	datad => \inst|nios2|D_src2_hazard_E~combout\,
	combout => \inst|nios2|E_src2[14]~14_combout\);

-- Location: LCCOMB_X17_Y15_N8
\inst|nios2|D_src2_imm[14]~13\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst|nios2|D_iw\(20),
	datad => \inst|nios2|D_ctrl_hi_imm16~q\,
	combout => \inst|nios2|D_src2_imm[14]~13_combout\);

-- Location: FF_X17_Y15_N19
\inst|nios2|E_src2[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|E_src2[14]~14_combout\,
	asdata => \inst|nios2|D_src2_imm[14]~13_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst|nios2|D_ctrl_src2_choose_imm~q\,
	ena => \inst|nios2|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|E_src2\(14));

-- Location: LCCOMB_X19_Y19_N16
\inst|nios2|E_logic_result[14]~12\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110111010000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|E_src1\(14),
	datab => \inst|nios2|E_src2\(14),
	datac => \inst|nios2|E_logic_op\(0),
	datad => \inst|nios2|E_logic_op\(1),
	combout => \inst|nios2|E_logic_result[14]~12_combout\);

-- Location: LCCOMB_X19_Y19_N28
\inst|nios2|E_alu_result[14]~13\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|E_extra_pc\(12),
	datab => \inst|nios2|E_ctrl_retaddr~q\,
	datac => \inst|nios2|E_ctrl_logic~q\,
	datad => \inst|nios2|E_logic_result[14]~12_combout\,
	combout => \inst|nios2|E_alu_result[14]~13_combout\);

-- Location: LCCOMB_X17_Y15_N30
\inst|nios2|E_alu_result[14]\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|Add17|auto_generated|result_int[15]~30_combout\,
	datab => \inst|nios2|E_alu_result~0_combout\,
	datad => \inst|nios2|E_alu_result[14]~13_combout\,
	combout => \inst|nios2|E_alu_result\(14));

-- Location: FF_X17_Y15_N31
\inst|nios2|M_alu_result[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|E_alu_result\(14),
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|nios2|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|M_alu_result\(14));

-- Location: LCCOMB_X18_Y14_N16
\inst|nios2|D_src1_reg[14]~84\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|E_src1[10]~1_combout\,
	datab => \inst|nios2|M_alu_result\(14),
	datac => \inst|nios2|E_src1[10]~0_combout\,
	datad => \inst|nios2|A_wr_data_unfiltered[14]~107_combout\,
	combout => \inst|nios2|D_src1_reg[14]~84_combout\);

-- Location: FF_X18_Y14_N19
\inst|nios2|W_wr_data[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|A_wr_data_unfiltered[14]~107_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|W_wr_data\(14));

-- Location: LCCOMB_X18_Y14_N2
\inst|nios2|D_src1_reg[14]~85\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|kernel_nios2_register_bank_a|the_altsyncram|auto_generated|q_b\(14),
	datab => \inst|nios2|D_src1_reg[14]~84_combout\,
	datac => \inst|nios2|E_src1[10]~0_combout\,
	datad => \inst|nios2|W_wr_data\(14),
	combout => \inst|nios2|D_src1_reg[14]~85_combout\);

-- Location: LCCOMB_X17_Y15_N12
\inst|nios2|D_src1_reg[14]~86\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|E_alu_result\(14),
	datab => \inst|nios2|E_regnum_a_cmp_D~q\,
	datac => \inst|nios2|D_ctrl_a_not_src~q\,
	datad => \inst|nios2|D_src1_reg[14]~85_combout\,
	combout => \inst|nios2|D_src1_reg[14]~86_combout\);

-- Location: FF_X17_Y15_N13
\inst|nios2|E_src1[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|D_src1_reg[14]~86_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|nios2|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|E_src1\(14));

-- Location: LCCOMB_X24_Y17_N10
\inst|nios2|Add17|auto_generated|_~29\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|nios2|E_src2\(13),
	datac => \inst|nios2|E_ctrl_alu_subtract~q\,
	combout => \inst|nios2|Add17|auto_generated|_~29_combout\);

-- Location: LCCOMB_X24_Y17_N20
\inst|nios2|Add17|auto_generated|_~30\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|nios2|E_ctrl_alu_subtract~q\,
	datac => \inst|nios2|E_src2\(12),
	combout => \inst|nios2|Add17|auto_generated|_~30_combout\);

-- Location: LCCOMB_X21_Y17_N6
\inst|nios2|Add17|auto_generated|result_int[12]~24\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|E_src1\(11),
	datab => \inst|nios2|Add17|auto_generated|_~31_combout\,
	datad => VCC,
	cin => \inst|nios2|Add17|auto_generated|result_int[11]~23\,
	combout => \inst|nios2|Add17|auto_generated|result_int[12]~24_combout\,
	cout => \inst|nios2|Add17|auto_generated|result_int[12]~25\);

-- Location: LCCOMB_X13_Y19_N0
\inst|nios2|F_pc_plus_one[12]~24\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|F_pc\(12),
	datad => VCC,
	cin => \inst|nios2|F_pc_plus_one[11]~23\,
	combout => \inst|nios2|F_pc_plus_one[12]~24_combout\,
	cout => \inst|nios2|F_pc_plus_one[12]~25\);

-- Location: FF_X13_Y19_N1
\inst|nios2|D_pc_plus_one[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|F_pc_plus_one[12]~24_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|nios2|F_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|D_pc_plus_one\(12));

-- Location: LCCOMB_X12_Y19_N8
\inst|nios2|Add1~8\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|D_iw\(21),
	datab => \inst|nios2|D_pc_plus_one\(13),
	datad => VCC,
	cin => \inst|nios2|Add1~7\,
	combout => \inst|nios2|Add1~8_combout\,
	cout => \inst|nios2|Add1~9\);

-- Location: LCCOMB_X19_Y19_N12
\inst|nios2|D_extra_pc[13]~11\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|D_bht_data\(1),
	datab => \inst|nios2|E_ctrl_br_cond_nxt~1_combout\,
	datac => \inst|nios2|D_pc_plus_one\(13),
	datad => \inst|nios2|Add1~8_combout\,
	combout => \inst|nios2|D_extra_pc[13]~11_combout\);

-- Location: FF_X19_Y19_N13
\inst|nios2|E_extra_pc[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|D_extra_pc[13]~11_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|nios2|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|E_extra_pc\(13));

-- Location: LCCOMB_X19_Y19_N14
\inst|nios2|E_alu_result[15]~12\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|E_logic_result[15]~11_combout\,
	datab => \inst|nios2|E_ctrl_retaddr~q\,
	datac => \inst|nios2|E_ctrl_logic~q\,
	datad => \inst|nios2|E_extra_pc\(13),
	combout => \inst|nios2|E_alu_result[15]~12_combout\);

-- Location: LCCOMB_X18_Y18_N16
\inst|nios2|E_alu_result[15]\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|E_alu_result~0_combout\,
	datac => \inst|nios2|Add17|auto_generated|result_int[16]~32_combout\,
	datad => \inst|nios2|E_alu_result[15]~12_combout\,
	combout => \inst|nios2|E_alu_result\(15));

-- Location: LCCOMB_X18_Y18_N2
\inst|nios2|D_src1_reg[15]~83\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|D_src1_reg[15]~82_combout\,
	datab => \inst|nios2|E_regnum_a_cmp_D~q\,
	datac => \inst|nios2|D_ctrl_a_not_src~q\,
	datad => \inst|nios2|E_alu_result\(15),
	combout => \inst|nios2|D_src1_reg[15]~83_combout\);

-- Location: FF_X18_Y18_N3
\inst|nios2|E_src1[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|D_src1_reg[15]~83_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|nios2|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|E_src1\(15));

-- Location: FF_X17_Y19_N23
\inst|nios2|D_pc[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \inst|nios2|F_pc\(13),
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \inst|nios2|F_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|D_pc\(13));

-- Location: LCCOMB_X17_Y19_N22
\inst|nios2|F_pc_nxt~9\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|D_iw\(19),
	datab => \inst|nios2|F_pc[24]~0_combout\,
	datac => \inst|nios2|D_pc\(13),
	datad => \inst|nios2|F_pc[24]~1_combout\,
	combout => \inst|nios2|F_pc_nxt~9_combout\);

-- Location: LCCOMB_X16_Y19_N12
\inst|nios2|F_pc_nxt~10\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|F_pc_plus_one[13]~26_combout\,
	datab => \inst|nios2|F_pc_nxt~9_combout\,
	datac => \inst|nios2|Add1~8_combout\,
	datad => \inst|nios2|F_pc[24]~1_combout\,
	combout => \inst|nios2|F_pc_nxt~10_combout\);

-- Location: LCCOMB_X16_Y19_N22
\inst|nios2|F_pc_nxt~11\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|E_valid_jmp_indirect~q\,
	datab => \inst|nios2|E_src1\(15),
	datad => \inst|nios2|F_pc_nxt~10_combout\,
	combout => \inst|nios2|F_pc_nxt~11_combout\);

-- Location: LCCOMB_X19_Y20_N10
\inst|nios2|M_pipe_flush_waddr_nxt[13]~10\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|E_ctrl_break~q\,
	datab => \inst|nios2|E_ctrl_exception~q\,
	datac => \inst|nios2|E_ctrl_crst~q\,
	datad => \inst|nios2|E_extra_pc\(13),
	combout => \inst|nios2|M_pipe_flush_waddr_nxt[13]~10_combout\);

-- Location: LCCOMB_X16_Y20_N2
\inst|nios2|M_pipe_flush_waddr[13]~13\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|E_ctrl_jmp_indirect~q\,
	datab => \inst|nios2|E_src1\(15),
	datad => \inst|nios2|M_pipe_flush_waddr_nxt[13]~10_combout\,
	combout => \inst|nios2|M_pipe_flush_waddr[13]~13_combout\);

-- Location: LCCOMB_X16_Y20_N4
\inst|nios2|E_pc[13]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst|nios2|D_pc\(13),
	combout => \inst|nios2|E_pc[13]~feeder_combout\);

-- Location: FF_X16_Y20_N5
\inst|nios2|E_pc[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|E_pc[13]~feeder_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|nios2|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|E_pc\(13));

-- Location: FF_X16_Y20_N3
\inst|nios2|M_pipe_flush_waddr[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|M_pipe_flush_waddr[13]~13_combout\,
	asdata => \inst|nios2|E_pc\(13),
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst|nios2|E_hbreak_req~combout\,
	ena => \inst|nios2|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|M_pipe_flush_waddr\(13));

-- Location: FF_X16_Y19_N23
\inst|nios2|F_pc[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|F_pc_nxt~11_combout\,
	asdata => \inst|nios2|M_pipe_flush_waddr\(13),
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst|nios2|ALT_INV_M_pipe_flush~q\,
	ena => \inst|nios2|F_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|F_pc\(13));

-- Location: LCCOMB_X13_Y19_N2
\inst|nios2|F_pc_plus_one[13]~26\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst|nios2|F_pc\(13),
	datad => VCC,
	cin => \inst|nios2|F_pc_plus_one[12]~25\,
	combout => \inst|nios2|F_pc_plus_one[13]~26_combout\,
	cout => \inst|nios2|F_pc_plus_one[13]~27\);

-- Location: FF_X13_Y19_N3
\inst|nios2|D_pc_plus_one[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|F_pc_plus_one[13]~26_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|nios2|F_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|D_pc_plus_one\(13));

-- Location: LCCOMB_X12_Y19_N10
\inst|nios2|Add1~10\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|D_pc_plus_one\(14),
	datab => \inst|nios2|D_iw\(21),
	datad => VCC,
	cin => \inst|nios2|Add1~9\,
	combout => \inst|nios2|Add1~10_combout\,
	cout => \inst|nios2|Add1~11\);

-- Location: LCCOMB_X17_Y19_N2
\inst|nios2|F_pc_nxt~15\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|F_pc_plus_one[15]~30_combout\,
	datab => \inst|nios2|F_pc[24]~0_combout\,
	datac => \inst|nios2|Add1~12_combout\,
	datad => \inst|nios2|F_pc[24]~1_combout\,
	combout => \inst|nios2|F_pc_nxt~15_combout\);

-- Location: FF_X17_Y19_N25
\inst|nios2|D_pc[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \inst|nios2|F_pc\(15),
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \inst|nios2|F_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|D_pc\(15));

-- Location: LCCOMB_X17_Y19_N24
\inst|nios2|F_pc_nxt~16\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|D_iw\(21),
	datab => \inst|nios2|F_pc_nxt~15_combout\,
	datac => \inst|nios2|D_pc\(15),
	datad => \inst|nios2|F_pc[24]~1_combout\,
	combout => \inst|nios2|F_pc_nxt~16_combout\);

-- Location: LCCOMB_X17_Y20_N24
\inst|nios2|F_pc_nxt~17\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|E_src1\(17),
	datab => \inst|nios2|E_valid_jmp_indirect~q\,
	datad => \inst|nios2|F_pc_nxt~16_combout\,
	combout => \inst|nios2|F_pc_nxt~17_combout\);

-- Location: FF_X11_Y13_N19
\inst|nios2|E_ctrl_jmp_indirect\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|E_ctrl_jmp_indirect_nxt~0_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|nios2|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|E_ctrl_jmp_indirect~q\);

-- Location: LCCOMB_X18_Y20_N20
\inst|nios2|M_pipe_flush_waddr[15]~15\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|M_pipe_flush_waddr_nxt[15]~12_combout\,
	datab => \inst|nios2|E_src1\(17),
	datad => \inst|nios2|E_ctrl_jmp_indirect~q\,
	combout => \inst|nios2|M_pipe_flush_waddr[15]~15_combout\);

-- Location: LCCOMB_X18_Y20_N30
\inst|nios2|E_pc[15]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|nios2|D_pc\(15),
	combout => \inst|nios2|E_pc[15]~feeder_combout\);

-- Location: FF_X18_Y20_N31
\inst|nios2|E_pc[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|E_pc[15]~feeder_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|nios2|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|E_pc\(15));

-- Location: FF_X18_Y20_N21
\inst|nios2|M_pipe_flush_waddr[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|M_pipe_flush_waddr[15]~15_combout\,
	asdata => \inst|nios2|E_pc\(15),
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst|nios2|E_hbreak_req~combout\,
	ena => \inst|nios2|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|M_pipe_flush_waddr\(15));

-- Location: FF_X17_Y20_N25
\inst|nios2|F_pc[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|F_pc_nxt~17_combout\,
	asdata => \inst|nios2|M_pipe_flush_waddr\(15),
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst|nios2|ALT_INV_M_pipe_flush~q\,
	ena => \inst|nios2|F_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|F_pc\(15));

-- Location: LCCOMB_X13_Y19_N4
\inst|nios2|F_pc_plus_one[14]~28\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|F_pc\(14),
	datad => VCC,
	cin => \inst|nios2|F_pc_plus_one[13]~27\,
	combout => \inst|nios2|F_pc_plus_one[14]~28_combout\,
	cout => \inst|nios2|F_pc_plus_one[14]~29\);

-- Location: LCCOMB_X13_Y19_N10
\inst|nios2|F_pc_plus_one[17]~34\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst|nios2|F_pc\(17),
	datad => VCC,
	cin => \inst|nios2|F_pc_plus_one[16]~33\,
	combout => \inst|nios2|F_pc_plus_one[17]~34_combout\,
	cout => \inst|nios2|F_pc_plus_one[17]~35\);

-- Location: FF_X13_Y19_N11
\inst|nios2|D_pc_plus_one[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|F_pc_plus_one[17]~34_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|nios2|F_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|D_pc_plus_one\(17));

-- Location: LCCOMB_X14_Y19_N28
\inst|nios2|D_extra_pc[17]~7\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|Add1~16_combout\,
	datab => \inst|nios2|E_ctrl_br_cond_nxt~1_combout\,
	datac => \inst|nios2|D_bht_data\(1),
	datad => \inst|nios2|D_pc_plus_one\(17),
	combout => \inst|nios2|D_extra_pc[17]~7_combout\);

-- Location: FF_X14_Y19_N29
\inst|nios2|E_extra_pc[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|D_extra_pc[17]~7_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|nios2|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|E_extra_pc\(17));

-- Location: LCCOMB_X22_Y17_N28
\inst|nios2|E_alu_result[19]~8\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|E_ctrl_retaddr~q\,
	datab => \inst|nios2|E_logic_result[19]~7_combout\,
	datac => \inst|nios2|E_ctrl_logic~q\,
	datad => \inst|nios2|E_extra_pc\(17),
	combout => \inst|nios2|E_alu_result[19]~8_combout\);

-- Location: LCCOMB_X22_Y17_N30
\inst|nios2|E_alu_result[19]\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|nios2|E_alu_result[19]~8_combout\,
	datac => \inst|nios2|E_alu_result~0_combout\,
	datad => \inst|nios2|Add17|auto_generated|result_int[20]~40_combout\,
	combout => \inst|nios2|E_alu_result\(19));

-- Location: LCCOMB_X17_Y17_N2
\inst|nios2|D_src1_reg[19]~71\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|D_src1_reg[19]~70_combout\,
	datab => \inst|nios2|D_ctrl_a_not_src~q\,
	datac => \inst|nios2|E_regnum_a_cmp_D~q\,
	datad => \inst|nios2|E_alu_result\(19),
	combout => \inst|nios2|D_src1_reg[19]~71_combout\);

-- Location: FF_X17_Y17_N3
\inst|nios2|E_src1[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|D_src1_reg[19]~71_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|nios2|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|E_src1\(19));

-- Location: FF_X12_Y20_N9
\inst|nios2|D_pc[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \inst|nios2|F_pc\(17),
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \inst|nios2|F_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|D_pc\(17));

-- Location: LCCOMB_X12_Y20_N8
\inst|nios2|F_pc_nxt~21\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|D_iw\(23),
	datab => \inst|nios2|F_pc[24]~0_combout\,
	datac => \inst|nios2|D_pc\(17),
	datad => \inst|nios2|F_pc[24]~1_combout\,
	combout => \inst|nios2|F_pc_nxt~21_combout\);

-- Location: LCCOMB_X17_Y17_N10
\inst|nios2|F_pc_nxt~22\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|F_pc[24]~1_combout\,
	datab => \inst|nios2|F_pc_plus_one[17]~34_combout\,
	datac => \inst|nios2|Add1~16_combout\,
	datad => \inst|nios2|F_pc_nxt~21_combout\,
	combout => \inst|nios2|F_pc_nxt~22_combout\);

-- Location: LCCOMB_X17_Y17_N16
\inst|nios2|F_pc_nxt~23\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|E_valid_jmp_indirect~q\,
	datab => \inst|nios2|E_src1\(19),
	datad => \inst|nios2|F_pc_nxt~22_combout\,
	combout => \inst|nios2|F_pc_nxt~23_combout\);

-- Location: LCCOMB_X19_Y20_N2
\inst|nios2|M_pipe_flush_waddr_nxt[17]~14\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|E_ctrl_break~q\,
	datab => \inst|nios2|E_ctrl_exception~q\,
	datac => \inst|nios2|E_extra_pc\(17),
	datad => \inst|nios2|E_ctrl_crst~q\,
	combout => \inst|nios2|M_pipe_flush_waddr_nxt[17]~14_combout\);

-- Location: LCCOMB_X18_Y20_N24
\inst|nios2|M_pipe_flush_waddr[17]~17\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|E_src1\(19),
	datab => \inst|nios2|E_ctrl_jmp_indirect~q\,
	datad => \inst|nios2|M_pipe_flush_waddr_nxt[17]~14_combout\,
	combout => \inst|nios2|M_pipe_flush_waddr[17]~17_combout\);

-- Location: LCCOMB_X18_Y20_N22
\inst|nios2|E_pc[17]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|nios2|D_pc\(17),
	combout => \inst|nios2|E_pc[17]~feeder_combout\);

-- Location: FF_X18_Y20_N23
\inst|nios2|E_pc[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|E_pc[17]~feeder_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|nios2|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|E_pc\(17));

-- Location: FF_X18_Y20_N25
\inst|nios2|M_pipe_flush_waddr[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|M_pipe_flush_waddr[17]~17_combout\,
	asdata => \inst|nios2|E_pc\(17),
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst|nios2|E_hbreak_req~combout\,
	ena => \inst|nios2|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|M_pipe_flush_waddr\(17));

-- Location: FF_X17_Y17_N17
\inst|nios2|F_pc[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|F_pc_nxt~23_combout\,
	asdata => \inst|nios2|M_pipe_flush_waddr\(17),
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst|nios2|ALT_INV_M_pipe_flush~q\,
	ena => \inst|nios2|F_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|F_pc\(17));

-- Location: LCCOMB_X13_Y19_N14
\inst|nios2|F_pc_plus_one[19]~38\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst|nios2|F_pc\(19),
	datad => VCC,
	cin => \inst|nios2|F_pc_plus_one[18]~37\,
	combout => \inst|nios2|F_pc_plus_one[19]~38_combout\,
	cout => \inst|nios2|F_pc_plus_one[19]~39\);

-- Location: FF_X13_Y19_N15
\inst|nios2|D_pc_plus_one[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|F_pc_plus_one[19]~38_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|nios2|F_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|D_pc_plus_one\(19));

-- Location: LCCOMB_X12_Y19_N20
\inst|nios2|Add1~20\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|D_iw\(21),
	datab => \inst|nios2|D_pc_plus_one\(19),
	datad => VCC,
	cin => \inst|nios2|Add1~19\,
	combout => \inst|nios2|Add1~20_combout\,
	cout => \inst|nios2|Add1~21\);

-- Location: LCCOMB_X14_Y17_N16
\inst|nios2|F_pc_nxt~28\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|F_pc_nxt~27_combout\,
	datab => \inst|nios2|Add1~20_combout\,
	datac => \inst|nios2|F_pc[24]~1_combout\,
	datad => \inst|nios2|F_pc_plus_one[19]~38_combout\,
	combout => \inst|nios2|F_pc_nxt~28_combout\);

-- Location: LCCOMB_X17_Y20_N6
\inst|nios2|F_pc_nxt~29\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|E_src1\(21),
	datab => \inst|nios2|E_valid_jmp_indirect~q\,
	datad => \inst|nios2|F_pc_nxt~28_combout\,
	combout => \inst|nios2|F_pc_nxt~29_combout\);

-- Location: LCCOMB_X17_Y21_N0
\inst|nios2|M_pipe_flush_waddr_nxt[19]~16\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|E_ctrl_break~q\,
	datab => \inst|nios2|E_ctrl_exception~q\,
	datac => \inst|nios2|E_extra_pc\(19),
	datad => \inst|nios2|E_ctrl_crst~q\,
	combout => \inst|nios2|M_pipe_flush_waddr_nxt[19]~16_combout\);

-- Location: LCCOMB_X17_Y21_N22
\inst|nios2|M_pipe_flush_waddr[19]~19\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|E_ctrl_jmp_indirect~q\,
	datab => \inst|nios2|E_src1\(21),
	datad => \inst|nios2|M_pipe_flush_waddr_nxt[19]~16_combout\,
	combout => \inst|nios2|M_pipe_flush_waddr[19]~19_combout\);

-- Location: FF_X14_Y17_N13
\inst|nios2|D_pc[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \inst|nios2|F_pc\(19),
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \inst|nios2|F_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|D_pc\(19));

-- Location: LCCOMB_X17_Y21_N14
\inst|nios2|E_pc[19]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|nios2|D_pc\(19),
	combout => \inst|nios2|E_pc[19]~feeder_combout\);

-- Location: FF_X17_Y21_N15
\inst|nios2|E_pc[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|E_pc[19]~feeder_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|nios2|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|E_pc\(19));

-- Location: FF_X17_Y21_N23
\inst|nios2|M_pipe_flush_waddr[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|M_pipe_flush_waddr[19]~19_combout\,
	asdata => \inst|nios2|E_pc\(19),
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst|nios2|E_hbreak_req~combout\,
	ena => \inst|nios2|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|M_pipe_flush_waddr\(19));

-- Location: FF_X17_Y20_N7
\inst|nios2|F_pc[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|F_pc_nxt~29_combout\,
	asdata => \inst|nios2|M_pipe_flush_waddr\(19),
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst|nios2|ALT_INV_M_pipe_flush~q\,
	ena => \inst|nios2|F_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|F_pc\(19));

-- Location: LCCOMB_X13_Y19_N16
\inst|nios2|F_pc_plus_one[20]~40\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|F_pc\(20),
	datad => VCC,
	cin => \inst|nios2|F_pc_plus_one[19]~39\,
	combout => \inst|nios2|F_pc_plus_one[20]~40_combout\,
	cout => \inst|nios2|F_pc_plus_one[20]~41\);

-- Location: LCCOMB_X13_Y19_N18
\inst|nios2|F_pc_plus_one[21]~42\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst|nios2|F_pc\(21),
	datad => VCC,
	cin => \inst|nios2|F_pc_plus_one[20]~41\,
	combout => \inst|nios2|F_pc_plus_one[21]~42_combout\,
	cout => \inst|nios2|F_pc_plus_one[21]~43\);

-- Location: FF_X13_Y19_N19
\inst|nios2|D_pc_plus_one[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|F_pc_plus_one[21]~42_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|nios2|F_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|D_pc_plus_one\(21));

-- Location: FF_X13_Y19_N17
\inst|nios2|D_pc_plus_one[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|F_pc_plus_one[20]~40_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|nios2|F_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|D_pc_plus_one\(20));

-- Location: LCCOMB_X12_Y19_N24
\inst|nios2|Add1~24\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|D_iw\(21),
	datab => \inst|nios2|D_pc_plus_one\(21),
	datad => VCC,
	cin => \inst|nios2|Add1~23\,
	combout => \inst|nios2|Add1~24_combout\,
	cout => \inst|nios2|Add1~25\);

-- Location: LCCOMB_X14_Y19_N12
\inst|nios2|D_extra_pc[21]~3\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|E_ctrl_br_cond_nxt~1_combout\,
	datab => \inst|nios2|Add1~24_combout\,
	datac => \inst|nios2|D_bht_data\(1),
	datad => \inst|nios2|D_pc_plus_one\(21),
	combout => \inst|nios2|D_extra_pc[21]~3_combout\);

-- Location: FF_X14_Y19_N13
\inst|nios2|E_extra_pc[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|D_extra_pc[21]~3_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|nios2|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|E_extra_pc\(21));

-- Location: LCCOMB_X17_Y21_N24
\inst|nios2|M_pipe_flush_waddr_nxt[21]~18\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|E_ctrl_break~q\,
	datab => \inst|nios2|E_ctrl_exception~q\,
	datac => \inst|nios2|E_ctrl_crst~q\,
	datad => \inst|nios2|E_extra_pc\(21),
	combout => \inst|nios2|M_pipe_flush_waddr_nxt[21]~18_combout\);

-- Location: LCCOMB_X17_Y21_N16
\inst|nios2|M_pipe_flush_waddr[21]~21\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|E_ctrl_jmp_indirect~q\,
	datab => \inst|nios2|M_pipe_flush_waddr_nxt[21]~18_combout\,
	datad => \inst|nios2|E_src1\(23),
	combout => \inst|nios2|M_pipe_flush_waddr[21]~21_combout\);

-- Location: LCCOMB_X17_Y21_N26
\inst|nios2|E_pc[21]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|nios2|D_pc\(21),
	combout => \inst|nios2|E_pc[21]~feeder_combout\);

-- Location: FF_X17_Y21_N27
\inst|nios2|E_pc[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|E_pc[21]~feeder_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|nios2|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|E_pc\(21));

-- Location: FF_X17_Y21_N17
\inst|nios2|M_pipe_flush_waddr[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|M_pipe_flush_waddr[21]~21_combout\,
	asdata => \inst|nios2|E_pc\(21),
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst|nios2|E_hbreak_req~combout\,
	ena => \inst|nios2|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|M_pipe_flush_waddr\(21));

-- Location: FF_X18_Y19_N11
\inst|nios2|F_pc[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|F_pc_nxt~35_combout\,
	asdata => \inst|nios2|M_pipe_flush_waddr\(21),
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst|nios2|ALT_INV_M_pipe_flush~q\,
	ena => \inst|nios2|F_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|F_pc\(21));

-- Location: FF_X17_Y18_N23
\inst|nios2|D_pc[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \inst|nios2|F_pc\(21),
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \inst|nios2|F_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|D_pc\(21));

-- Location: FF_X17_Y18_N27
\inst|nios2|ic_fill_tag[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \inst|nios2|D_pc\(21),
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \inst|nios2|D_ic_fill_starting~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|ic_fill_tag\(11));

-- Location: LCCOMB_X17_Y20_N26
\inst|nios2|F_pc_nxt~38\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|F_pc_nxt~37_combout\,
	datab => \inst|nios2|E_src1\(24),
	datad => \inst|nios2|E_valid_jmp_indirect~q\,
	combout => \inst|nios2|F_pc_nxt~38_combout\);

-- Location: LCCOMB_X13_Y19_N20
\inst|nios2|F_pc_plus_one[22]~44\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst|nios2|F_pc\(22),
	datad => VCC,
	cin => \inst|nios2|F_pc_plus_one[21]~43\,
	combout => \inst|nios2|F_pc_plus_one[22]~44_combout\,
	cout => \inst|nios2|F_pc_plus_one[22]~45\);

-- Location: FF_X13_Y19_N21
\inst|nios2|D_pc_plus_one[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|F_pc_plus_one[22]~44_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|nios2|F_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|D_pc_plus_one\(22));

-- Location: LCCOMB_X14_Y19_N10
\inst|nios2|D_extra_pc[22]~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|Add1~26_combout\,
	datab => \inst|nios2|E_ctrl_br_cond_nxt~1_combout\,
	datac => \inst|nios2|D_bht_data\(1),
	datad => \inst|nios2|D_pc_plus_one\(22),
	combout => \inst|nios2|D_extra_pc[22]~2_combout\);

-- Location: FF_X14_Y19_N11
\inst|nios2|E_extra_pc[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|D_extra_pc[22]~2_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|nios2|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|E_extra_pc\(22));

-- Location: LCCOMB_X19_Y20_N22
\inst|nios2|M_pipe_flush_waddr_nxt[22]~22\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|E_ctrl_break~q\,
	datab => \inst|nios2|E_ctrl_exception~q\,
	datac => \inst|nios2|E_ctrl_crst~q\,
	datad => \inst|nios2|E_extra_pc\(22),
	combout => \inst|nios2|M_pipe_flush_waddr_nxt[22]~22_combout\);

-- Location: LCCOMB_X16_Y20_N6
\inst|nios2|M_pipe_flush_waddr[22]~22\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|E_ctrl_jmp_indirect~q\,
	datab => \inst|nios2|E_src1\(24),
	datad => \inst|nios2|M_pipe_flush_waddr_nxt[22]~22_combout\,
	combout => \inst|nios2|M_pipe_flush_waddr[22]~22_combout\);

-- Location: FF_X17_Y18_N5
\inst|nios2|D_pc[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \inst|nios2|F_pc\(22),
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \inst|nios2|F_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|D_pc\(22));

-- Location: LCCOMB_X16_Y20_N8
\inst|nios2|E_pc[22]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst|nios2|D_pc\(22),
	combout => \inst|nios2|E_pc[22]~feeder_combout\);

-- Location: FF_X16_Y20_N9
\inst|nios2|E_pc[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|E_pc[22]~feeder_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|nios2|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|E_pc\(22));

-- Location: FF_X16_Y20_N7
\inst|nios2|M_pipe_flush_waddr[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|M_pipe_flush_waddr[22]~22_combout\,
	asdata => \inst|nios2|E_pc\(22),
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst|nios2|E_hbreak_req~combout\,
	ena => \inst|nios2|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|M_pipe_flush_waddr\(22));

-- Location: FF_X17_Y20_N27
\inst|nios2|F_pc[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|F_pc_nxt~38_combout\,
	asdata => \inst|nios2|M_pipe_flush_waddr\(22),
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst|nios2|ALT_INV_M_pipe_flush~q\,
	ena => \inst|nios2|F_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|F_pc\(22));

-- Location: LCCOMB_X13_Y19_N22
\inst|nios2|F_pc_plus_one[23]~46\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|F_pc\(23),
	datad => VCC,
	cin => \inst|nios2|F_pc_plus_one[22]~45\,
	combout => \inst|nios2|F_pc_plus_one[23]~46_combout\,
	cout => \inst|nios2|F_pc_plus_one[23]~47\);

-- Location: LCCOMB_X17_Y18_N16
\inst|nios2|F_pc_nxt~39\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|Add1~28_combout\,
	datab => \inst|nios2|F_pc[24]~0_combout\,
	datac => \inst|nios2|D_pc\(23),
	datad => \inst|nios2|F_pc[24]~1_combout\,
	combout => \inst|nios2|F_pc_nxt~39_combout\);

-- Location: LCCOMB_X18_Y19_N16
\inst|nios2|F_pc_nxt~40\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|D_iw\(29),
	datab => \inst|nios2|F_pc_plus_one[23]~46_combout\,
	datac => \inst|nios2|F_pc[24]~0_combout\,
	datad => \inst|nios2|F_pc_nxt~39_combout\,
	combout => \inst|nios2|F_pc_nxt~40_combout\);

-- Location: LCCOMB_X18_Y19_N4
\inst|nios2|F_pc_nxt~41\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|E_valid_jmp_indirect~q\,
	datab => \inst|nios2|F_pc_nxt~40_combout\,
	datad => \inst|nios2|E_src1\(25),
	combout => \inst|nios2|F_pc_nxt~41_combout\);

-- Location: FF_X13_Y19_N23
\inst|nios2|D_pc_plus_one[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|F_pc_plus_one[23]~46_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|nios2|F_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|D_pc_plus_one\(23));

-- Location: LCCOMB_X12_Y19_N28
\inst|nios2|Add1~28\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|D_iw\(21),
	datab => \inst|nios2|D_pc_plus_one\(23),
	datad => VCC,
	cin => \inst|nios2|Add1~27\,
	combout => \inst|nios2|Add1~28_combout\,
	cout => \inst|nios2|Add1~29\);

-- Location: LCCOMB_X14_Y18_N28
\inst|nios2|D_extra_pc[23]~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|D_pc_plus_one\(23),
	datab => \inst|nios2|E_ctrl_br_cond_nxt~1_combout\,
	datac => \inst|nios2|Add1~28_combout\,
	datad => \inst|nios2|D_bht_data\(1),
	combout => \inst|nios2|D_extra_pc[23]~1_combout\);

-- Location: FF_X14_Y18_N29
\inst|nios2|E_extra_pc[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|D_extra_pc[23]~1_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|nios2|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|E_extra_pc\(23));

-- Location: LCCOMB_X14_Y18_N30
\inst|nios2|M_pipe_flush_waddr_nxt[23]~23\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|E_ctrl_break~q\,
	datab => \inst|nios2|E_ctrl_crst~q\,
	datac => \inst|nios2|E_extra_pc\(23),
	datad => \inst|nios2|E_ctrl_exception~q\,
	combout => \inst|nios2|M_pipe_flush_waddr_nxt[23]~23_combout\);

-- Location: LCCOMB_X14_Y18_N16
\inst|nios2|M_pipe_flush_waddr_nxt[23]~24\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|E_hbreak_req~combout\,
	datab => \inst|nios2|E_src1\(25),
	datac => \inst|nios2|M_pipe_flush_waddr_nxt[23]~23_combout\,
	datad => \inst|nios2|E_ctrl_jmp_indirect~q\,
	combout => \inst|nios2|M_pipe_flush_waddr_nxt[23]~24_combout\);

-- Location: LCCOMB_X14_Y18_N18
\inst|nios2|E_pc[23]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst|nios2|D_pc\(23),
	combout => \inst|nios2|E_pc[23]~feeder_combout\);

-- Location: FF_X14_Y18_N19
\inst|nios2|E_pc[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|E_pc[23]~feeder_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|nios2|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|E_pc\(23));

-- Location: LCCOMB_X14_Y18_N12
\inst|nios2|M_pipe_flush_waddr_nxt[23]~25\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|E_hbreak_req~combout\,
	datab => \inst|nios2|M_pipe_flush_waddr_nxt[23]~24_combout\,
	datad => \inst|nios2|E_pc\(23),
	combout => \inst|nios2|M_pipe_flush_waddr_nxt[23]~25_combout\);

-- Location: FF_X14_Y18_N13
\inst|nios2|M_pipe_flush_waddr[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|M_pipe_flush_waddr_nxt[23]~25_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|nios2|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|M_pipe_flush_waddr\(23));

-- Location: LCCOMB_X18_Y19_N30
\inst|nios2|M_pipe_flush_waddr[23]~_wirecell\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|nios2|M_pipe_flush_waddr\(23),
	combout => \inst|nios2|M_pipe_flush_waddr[23]~_wirecell_combout\);

-- Location: FF_X18_Y19_N5
\inst|nios2|F_pc[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|F_pc_nxt~41_combout\,
	asdata => \inst|nios2|M_pipe_flush_waddr[23]~_wirecell_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst|nios2|ALT_INV_M_pipe_flush~q\,
	ena => \inst|nios2|F_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|F_pc\(23));

-- Location: FF_X17_Y18_N17
\inst|nios2|D_pc[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \inst|nios2|F_pc\(23),
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \inst|nios2|F_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|D_pc\(23));

-- Location: LCCOMB_X17_Y18_N0
\inst|nios2|ic_fill_tag[13]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|nios2|D_pc\(23),
	combout => \inst|nios2|ic_fill_tag[13]~feeder_combout\);

-- Location: FF_X17_Y18_N1
\inst|nios2|ic_fill_tag[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|ic_fill_tag[13]~feeder_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|nios2|D_ic_fill_starting~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|ic_fill_tag\(13));

-- Location: LCCOMB_X17_Y18_N26
\inst|addr_router|Equal1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|addr_router|Equal1~0_combout\ = (!\inst|nios2|ic_fill_tag\(12) & (\inst|nios2|ic_fill_tag\(14) & (!\inst|nios2|ic_fill_tag\(11) & !\inst|nios2|ic_fill_tag\(13))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|ic_fill_tag\(12),
	datab => \inst|nios2|ic_fill_tag\(14),
	datac => \inst|nios2|ic_fill_tag\(11),
	datad => \inst|nios2|ic_fill_tag\(13),
	combout => \inst|addr_router|Equal1~0_combout\);

-- Location: FF_X14_Y17_N25
\inst|nios2|ic_fill_tag[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \inst|nios2|D_pc\(19),
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \inst|nios2|D_ic_fill_starting~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|ic_fill_tag\(9));

-- Location: FF_X26_Y19_N27
\inst|nios2|ic_fill_tag[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \inst|nios2|D_pc\(17),
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \inst|nios2|D_ic_fill_starting~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|ic_fill_tag\(7));

-- Location: LCCOMB_X17_Y20_N0
\inst|nios2|F_pc_nxt~32\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|F_pc_nxt~31_combout\,
	datab => \inst|nios2|E_valid_jmp_indirect~q\,
	datad => \inst|nios2|E_src1\(22),
	combout => \inst|nios2|F_pc_nxt~32_combout\);

-- Location: LCCOMB_X14_Y19_N22
\inst|nios2|D_extra_pc[20]~4\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|Add1~22_combout\,
	datab => \inst|nios2|D_bht_data\(1),
	datac => \inst|nios2|D_pc_plus_one\(20),
	datad => \inst|nios2|E_ctrl_br_cond_nxt~1_combout\,
	combout => \inst|nios2|D_extra_pc[20]~4_combout\);

-- Location: FF_X14_Y19_N23
\inst|nios2|E_extra_pc[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|D_extra_pc[20]~4_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|nios2|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|E_extra_pc\(20));

-- Location: LCCOMB_X17_Y21_N28
\inst|nios2|M_pipe_flush_waddr_nxt[20]~17\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|E_ctrl_break~q\,
	datab => \inst|nios2|E_ctrl_exception~q\,
	datac => \inst|nios2|E_extra_pc\(20),
	datad => \inst|nios2|E_ctrl_crst~q\,
	combout => \inst|nios2|M_pipe_flush_waddr_nxt[20]~17_combout\);

-- Location: LCCOMB_X17_Y21_N12
\inst|nios2|M_pipe_flush_waddr[20]~20\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|E_ctrl_jmp_indirect~q\,
	datab => \inst|nios2|M_pipe_flush_waddr_nxt[20]~17_combout\,
	datad => \inst|nios2|E_src1\(22),
	combout => \inst|nios2|M_pipe_flush_waddr[20]~20_combout\);

-- Location: LCCOMB_X17_Y21_N8
\inst|nios2|E_pc[20]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|nios2|D_pc\(20),
	combout => \inst|nios2|E_pc[20]~feeder_combout\);

-- Location: FF_X17_Y21_N9
\inst|nios2|E_pc[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|E_pc[20]~feeder_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|nios2|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|E_pc\(20));

-- Location: FF_X17_Y21_N13
\inst|nios2|M_pipe_flush_waddr[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|M_pipe_flush_waddr[20]~20_combout\,
	asdata => \inst|nios2|E_pc\(20),
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst|nios2|E_hbreak_req~combout\,
	ena => \inst|nios2|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|M_pipe_flush_waddr\(20));

-- Location: FF_X17_Y20_N1
\inst|nios2|F_pc[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|F_pc_nxt~32_combout\,
	asdata => \inst|nios2|M_pipe_flush_waddr\(20),
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst|nios2|ALT_INV_M_pipe_flush~q\,
	ena => \inst|nios2|F_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|F_pc\(20));

-- Location: FF_X11_Y19_N9
\inst|nios2|D_pc[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \inst|nios2|F_pc\(20),
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \inst|nios2|F_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|D_pc\(20));

-- Location: FF_X17_Y18_N13
\inst|nios2|ic_fill_tag[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \inst|nios2|D_pc\(20),
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \inst|nios2|D_ic_fill_starting~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|ic_fill_tag\(10));

-- Location: LCCOMB_X26_Y19_N26
\inst|addr_router|Equal1~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|addr_router|Equal1~1_combout\ = (!\inst|nios2|ic_fill_tag\(8) & (!\inst|nios2|ic_fill_tag\(9) & (!\inst|nios2|ic_fill_tag\(7) & !\inst|nios2|ic_fill_tag\(10))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|ic_fill_tag\(8),
	datab => \inst|nios2|ic_fill_tag\(9),
	datac => \inst|nios2|ic_fill_tag\(7),
	datad => \inst|nios2|ic_fill_tag\(10),
	combout => \inst|addr_router|Equal1~1_combout\);

-- Location: FF_X17_Y19_N7
\inst|nios2|ic_fill_tag[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \inst|nios2|D_pc\(10),
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \inst|nios2|D_ic_fill_starting~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|ic_fill_tag\(0));

-- Location: LCCOMB_X12_Y20_N30
\inst|nios2|F_pc_nxt~3\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|F_pc_plus_one[11]~22_combout\,
	datab => \inst|nios2|Add1~4_combout\,
	datac => \inst|nios2|F_pc[24]~0_combout\,
	datad => \inst|nios2|F_pc[24]~1_combout\,
	combout => \inst|nios2|F_pc_nxt~3_combout\);

-- Location: LCCOMB_X12_Y20_N18
\inst|nios2|F_pc_nxt~4\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|D_iw\(17),
	datab => \inst|nios2|F_pc_nxt~3_combout\,
	datac => \inst|nios2|D_pc\(11),
	datad => \inst|nios2|F_pc[24]~1_combout\,
	combout => \inst|nios2|F_pc_nxt~4_combout\);

-- Location: LCCOMB_X16_Y19_N26
\inst|nios2|F_pc_nxt~5\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|E_valid_jmp_indirect~q\,
	datab => \inst|nios2|E_src1\(13),
	datad => \inst|nios2|F_pc_nxt~4_combout\,
	combout => \inst|nios2|F_pc_nxt~5_combout\);

-- Location: LCCOMB_X14_Y18_N24
\inst|nios2|M_pipe_flush_waddr[11]~11\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|M_pipe_flush_waddr_nxt[11]~1_combout\,
	datab => \inst|nios2|E_src1\(13),
	datad => \inst|nios2|E_ctrl_jmp_indirect~q\,
	combout => \inst|nios2|M_pipe_flush_waddr[11]~11_combout\);

-- Location: LCCOMB_X14_Y18_N8
\inst|nios2|E_pc[11]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst|nios2|D_pc\(11),
	combout => \inst|nios2|E_pc[11]~feeder_combout\);

-- Location: FF_X14_Y18_N9
\inst|nios2|E_pc[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|E_pc[11]~feeder_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|nios2|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|E_pc\(11));

-- Location: FF_X14_Y18_N25
\inst|nios2|M_pipe_flush_waddr[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|M_pipe_flush_waddr[11]~11_combout\,
	asdata => \inst|nios2|E_pc\(11),
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst|nios2|E_hbreak_req~combout\,
	ena => \inst|nios2|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|M_pipe_flush_waddr\(11));

-- Location: FF_X16_Y19_N27
\inst|nios2|F_pc[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|F_pc_nxt~5_combout\,
	asdata => \inst|nios2|M_pipe_flush_waddr\(11),
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst|nios2|ALT_INV_M_pipe_flush~q\,
	ena => \inst|nios2|F_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|F_pc\(11));

-- Location: FF_X12_Y20_N19
\inst|nios2|D_pc[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \inst|nios2|F_pc\(11),
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \inst|nios2|F_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|D_pc\(11));

-- Location: FF_X17_Y19_N15
\inst|nios2|ic_fill_tag[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \inst|nios2|D_pc\(11),
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \inst|nios2|D_ic_fill_starting~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|ic_fill_tag\(1));

-- Location: LCCOMB_X17_Y19_N4
\inst|nios2|F_pc_nxt~6\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|Add1~6_combout\,
	datab => \inst|nios2|F_pc[24]~0_combout\,
	datac => \inst|nios2|D_pc\(12),
	datad => \inst|nios2|F_pc[24]~1_combout\,
	combout => \inst|nios2|F_pc_nxt~6_combout\);

-- Location: LCCOMB_X16_Y19_N18
\inst|nios2|F_pc_nxt~7\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|F_pc_plus_one[12]~24_combout\,
	datab => \inst|nios2|F_pc[24]~0_combout\,
	datac => \inst|nios2|D_iw\(18),
	datad => \inst|nios2|F_pc_nxt~6_combout\,
	combout => \inst|nios2|F_pc_nxt~7_combout\);

-- Location: LCCOMB_X16_Y19_N4
\inst|nios2|F_pc_nxt~8\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|E_valid_jmp_indirect~q\,
	datab => \inst|nios2|E_src1\(14),
	datad => \inst|nios2|F_pc_nxt~7_combout\,
	combout => \inst|nios2|F_pc_nxt~8_combout\);

-- Location: LCCOMB_X19_Y19_N10
\inst|nios2|D_extra_pc[12]~12\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|Add1~6_combout\,
	datab => \inst|nios2|E_ctrl_br_cond_nxt~1_combout\,
	datac => \inst|nios2|D_bht_data\(1),
	datad => \inst|nios2|D_pc_plus_one\(12),
	combout => \inst|nios2|D_extra_pc[12]~12_combout\);

-- Location: FF_X19_Y19_N11
\inst|nios2|E_extra_pc[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|D_extra_pc[12]~12_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|nios2|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|E_extra_pc\(12));

-- Location: LCCOMB_X19_Y20_N24
\inst|nios2|M_pipe_flush_waddr_nxt[12]~9\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|E_ctrl_break~q\,
	datab => \inst|nios2|E_ctrl_exception~q\,
	datac => \inst|nios2|E_extra_pc\(12),
	datad => \inst|nios2|E_ctrl_crst~q\,
	combout => \inst|nios2|M_pipe_flush_waddr_nxt[12]~9_combout\);

-- Location: LCCOMB_X18_Y20_N28
\inst|nios2|M_pipe_flush_waddr[12]~12\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|E_ctrl_jmp_indirect~q\,
	datab => \inst|nios2|M_pipe_flush_waddr_nxt[12]~9_combout\,
	datad => \inst|nios2|E_src1\(14),
	combout => \inst|nios2|M_pipe_flush_waddr[12]~12_combout\);

-- Location: LCCOMB_X16_Y21_N12
\inst|nios2|E_pc[12]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|nios2|D_pc\(12),
	combout => \inst|nios2|E_pc[12]~feeder_combout\);

-- Location: FF_X16_Y21_N13
\inst|nios2|E_pc[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|E_pc[12]~feeder_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|nios2|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|E_pc\(12));

-- Location: FF_X18_Y20_N29
\inst|nios2|M_pipe_flush_waddr[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|M_pipe_flush_waddr[12]~12_combout\,
	asdata => \inst|nios2|E_pc\(12),
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst|nios2|E_hbreak_req~combout\,
	ena => \inst|nios2|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|M_pipe_flush_waddr\(12));

-- Location: FF_X16_Y19_N5
\inst|nios2|F_pc[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|F_pc_nxt~8_combout\,
	asdata => \inst|nios2|M_pipe_flush_waddr\(12),
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst|nios2|ALT_INV_M_pipe_flush~q\,
	ena => \inst|nios2|F_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|F_pc\(12));

-- Location: FF_X17_Y19_N5
\inst|nios2|D_pc[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \inst|nios2|F_pc\(12),
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \inst|nios2|F_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|D_pc\(12));

-- Location: FF_X17_Y19_N17
\inst|nios2|ic_fill_tag[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \inst|nios2|D_pc\(12),
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \inst|nios2|D_ic_fill_starting~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|ic_fill_tag\(2));

-- Location: LCCOMB_X17_Y19_N14
\inst|addr_router|Equal1~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|addr_router|Equal1~3_combout\ = (\inst|nios2|ic_fill_line\(6) & (!\inst|nios2|ic_fill_tag\(0) & (!\inst|nios2|ic_fill_tag\(1) & !\inst|nios2|ic_fill_tag\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|ic_fill_line\(6),
	datab => \inst|nios2|ic_fill_tag\(0),
	datac => \inst|nios2|ic_fill_tag\(1),
	datad => \inst|nios2|ic_fill_tag\(2),
	combout => \inst|addr_router|Equal1~3_combout\);

-- Location: LCCOMB_X26_Y19_N4
\inst|addr_router|Equal1~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|addr_router|Equal1~4_combout\ = (\inst|addr_router|Equal1~2_combout\ & (\inst|addr_router|Equal1~0_combout\ & (\inst|addr_router|Equal1~1_combout\ & \inst|addr_router|Equal1~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|addr_router|Equal1~2_combout\,
	datab => \inst|addr_router|Equal1~0_combout\,
	datac => \inst|addr_router|Equal1~1_combout\,
	datad => \inst|addr_router|Equal1~3_combout\,
	combout => \inst|addr_router|Equal1~4_combout\);

-- Location: FF_X26_Y19_N5
\inst|limiter|last_channel[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|addr_router|Equal1~4_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|limiter|save_dest_id~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|limiter|last_channel\(0));

-- Location: LCCOMB_X28_Y14_N28
\inst|cmd_xbar_demux|src0_valid~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cmd_xbar_demux|src0_valid~0_combout\ = (\inst|nios2|i_read~q\ & ((\inst|limiter|last_channel\(0)) # (!\inst|limiter|has_pending_responses~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|i_read~q\,
	datab => \inst|limiter|has_pending_responses~q\,
	datad => \inst|limiter|last_channel\(0),
	combout => \inst|cmd_xbar_demux|src0_valid~0_combout\);

-- Location: LCCOMB_X26_Y14_N30
\inst|cmd_xbar_mux|src_valid~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cmd_xbar_mux|src_valid~0_combout\ = (\inst|addr_router|Equal1~4_combout\ & (\inst|cmd_xbar_mux|saved_grant\(0) & \inst|cmd_xbar_demux|src0_valid~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|addr_router|Equal1~4_combout\,
	datac => \inst|cmd_xbar_mux|saved_grant\(0),
	datad => \inst|cmd_xbar_demux|src0_valid~0_combout\,
	combout => \inst|cmd_xbar_mux|src_valid~0_combout\);

-- Location: LCCOMB_X26_Y14_N26
\inst|cmd_xbar_mux|WideOr1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cmd_xbar_mux|WideOr1~combout\ = (\inst|cmd_xbar_mux|src_valid~0_combout\) # ((\inst|cmd_xbar_mux|saved_grant\(1) & \inst|cmd_xbar_demux_001|src0_valid~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cmd_xbar_mux|saved_grant\(1),
	datac => \inst|cmd_xbar_mux|src_valid~0_combout\,
	datad => \inst|cmd_xbar_demux_001|src0_valid~1_combout\,
	combout => \inst|cmd_xbar_mux|WideOr1~combout\);

-- Location: LCCOMB_X14_Y12_N16
\inst|nios2_jtag_debug_module_translator|wait_latency_counter[1]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|nios2_jtag_debug_module_translator|wait_latency_counter[1]~5_combout\ = (\inst|jtag_uart_avalon_jtag_slave_translator|waitrequest_reset_override~q\ & (\inst|nios2_jtag_debug_module_translator|av_begintransfer~0_combout\ & 
-- (!\inst|nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & \inst|cmd_xbar_mux|WideOr1~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|jtag_uart_avalon_jtag_slave_translator|waitrequest_reset_override~q\,
	datab => \inst|nios2_jtag_debug_module_translator|av_begintransfer~0_combout\,
	datac => \inst|nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	datad => \inst|cmd_xbar_mux|WideOr1~combout\,
	combout => \inst|nios2_jtag_debug_module_translator|wait_latency_counter[1]~5_combout\);

-- Location: LCCOMB_X14_Y12_N0
\inst|nios2_jtag_debug_module_translator|wait_latency_counter~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|nios2_jtag_debug_module_translator|wait_latency_counter~6_combout\ = (!\inst|nios2_jtag_debug_module_translator|wait_latency_counter\(0) & (\inst|nios2_jtag_debug_module_translator|wait_latency_counter[1]~5_combout\ & 
-- ((\inst|nios2_jtag_debug_module_translator|wait_latency_counter\(1)) # (!\inst|nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent|m0_write~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_jtag_debug_module_translator|wait_latency_counter\(1),
	datab => \inst|nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent|m0_write~1_combout\,
	datac => \inst|nios2_jtag_debug_module_translator|wait_latency_counter\(0),
	datad => \inst|nios2_jtag_debug_module_translator|wait_latency_counter[1]~5_combout\,
	combout => \inst|nios2_jtag_debug_module_translator|wait_latency_counter~6_combout\);

-- Location: FF_X14_Y12_N1
\inst|nios2_jtag_debug_module_translator|wait_latency_counter[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2_jtag_debug_module_translator|wait_latency_counter~6_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_jtag_debug_module_translator|wait_latency_counter\(0));

-- Location: LCCOMB_X14_Y12_N12
\inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_ocimem|comb~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_jtag_debug_module_translator|wait_latency_counter\(1),
	datab => \inst|nios2|hbreak_enabled~q\,
	datac => \inst|nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent|m0_write~1_combout\,
	datad => \inst|nios2_jtag_debug_module_translator|wait_latency_counter\(0),
	combout => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_ocimem|comb~0_combout\);

-- Location: LCCOMB_X23_Y9_N14
\inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_avalon_reg|take_action_oci_intr_mask_reg~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|cmd_xbar_mux|src_data\(38),
	datac => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_ocimem|comb~0_combout\,
	datad => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_avalon_reg|Equal0~2_combout\,
	combout => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_avalon_reg|take_action_oci_intr_mask_reg~0_combout\);

-- Location: FF_X23_Y9_N17
\inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_avalon_reg|oci_ienable[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_avalon_reg|oci_ienable[1]~feeder_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_avalon_reg|take_action_oci_intr_mask_reg~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_avalon_reg|oci_ienable\(1));

-- Location: LCCOMB_X23_Y9_N18
\inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_avalon_reg|oci_reg_readdata~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_avalon_reg|Equal0~2_combout\,
	datab => \inst|cmd_xbar_mux|src_data\(38),
	datad => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_avalon_reg|oci_ienable\(1),
	combout => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_avalon_reg|oci_reg_readdata~0_combout\);

-- Location: LCCOMB_X26_Y10_N8
\inst|nios2|the_kernel_nios2_nios2_oci|readdata[17]~26\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_ocimem|kernel_nios2_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a\(17),
	datac => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_avalon_reg|oci_reg_readdata~0_combout\,
	datad => \inst|cmd_xbar_mux|src_data\(46),
	combout => \inst|nios2|the_kernel_nios2_nios2_oci|readdata[17]~26_combout\);

-- Location: FF_X26_Y10_N9
\inst|nios2_jtag_debug_module_translator|av_readdata_pre[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|the_kernel_nios2_nios2_oci|readdata[17]~26_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_jtag_debug_module_translator|av_readdata_pre\(17));

-- Location: LCCOMB_X26_Y10_N14
\inst|rsp_xbar_mux|src_data[17]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|rsp_xbar_mux|src_data\(17) = (\inst|sdram|za_data\(1) & ((\inst|rsp_xbar_mux|src_payload~0_combout\) # ((\inst|rsp_xbar_demux|src0_valid~combout\ & \inst|nios2_jtag_debug_module_translator|av_readdata_pre\(17))))) # (!\inst|sdram|za_data\(1) & 
-- (\inst|rsp_xbar_demux|src0_valid~combout\ & (\inst|nios2_jtag_debug_module_translator|av_readdata_pre\(17))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|sdram|za_data\(1),
	datab => \inst|rsp_xbar_demux|src0_valid~combout\,
	datac => \inst|nios2_jtag_debug_module_translator|av_readdata_pre\(17),
	datad => \inst|rsp_xbar_mux|src_payload~0_combout\,
	combout => \inst|rsp_xbar_mux|src_data\(17));

-- Location: FF_X26_Y10_N15
\inst|nios2|i_readdata_d1[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|rsp_xbar_mux|src_data\(17),
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|i_readdata_d1\(17));

-- Location: LCCOMB_X11_Y14_N2
\inst|nios2|F_iw[21]~24\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst|nios2|kernel_nios2_ic_data|the_altsyncram|auto_generated|q_b\(21),
	datad => \inst|nios2|F_iw[16]~7_combout\,
	combout => \inst|nios2|F_iw[21]~24_combout\);

-- Location: FF_X11_Y14_N3
\inst|nios2|D_iw[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|F_iw[21]~24_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|nios2|F_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|D_iw\(21));

-- Location: LCCOMB_X13_Y19_N24
\inst|nios2|F_pc_plus_one[24]~48\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001111000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst|nios2|F_pc\(24),
	cin => \inst|nios2|F_pc_plus_one[23]~47\,
	combout => \inst|nios2|F_pc_plus_one[24]~48_combout\);

-- Location: FF_X13_Y19_N25
\inst|nios2|D_pc_plus_one[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|F_pc_plus_one[24]~48_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|nios2|F_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|D_pc_plus_one\(24));

-- Location: LCCOMB_X12_Y19_N30
\inst|nios2|Add1~30\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100111100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst|nios2|D_iw\(21),
	datad => \inst|nios2|D_pc_plus_one\(24),
	cin => \inst|nios2|Add1~29\,
	combout => \inst|nios2|Add1~30_combout\);

-- Location: LCCOMB_X14_Y19_N16
\inst|nios2|D_extra_pc[24]~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101000101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|D_pc_plus_one\(24),
	datab => \inst|nios2|E_ctrl_br_cond_nxt~1_combout\,
	datac => \inst|nios2|D_bht_data\(1),
	datad => \inst|nios2|Add1~30_combout\,
	combout => \inst|nios2|D_extra_pc[24]~0_combout\);

-- Location: FF_X14_Y19_N17
\inst|nios2|E_extra_pc[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|D_extra_pc[24]~0_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|nios2|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|E_extra_pc\(24));

-- Location: LCCOMB_X19_Y17_N12
\inst|nios2|E_logic_result[26]~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110110011000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|E_logic_op\(0),
	datab => \inst|nios2|E_logic_op\(1),
	datac => \inst|nios2|E_src1\(26),
	datad => \inst|nios2|E_src2\(26),
	combout => \inst|nios2|E_logic_result[26]~0_combout\);

-- Location: LCCOMB_X19_Y17_N14
\inst|nios2|E_alu_result[26]~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|E_ctrl_retaddr~q\,
	datab => \inst|nios2|E_ctrl_logic~q\,
	datac => \inst|nios2|E_extra_pc\(24),
	datad => \inst|nios2|E_logic_result[26]~0_combout\,
	combout => \inst|nios2|E_alu_result[26]~1_combout\);

-- Location: LCCOMB_X19_Y17_N4
\inst|nios2|E_alu_result[26]\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110011011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|E_alu_result~0_combout\,
	datab => \inst|nios2|E_alu_result[26]~1_combout\,
	datac => \inst|nios2|Add17|auto_generated|result_int[27]~54_combout\,
	combout => \inst|nios2|E_alu_result\(26));

-- Location: LCCOMB_X23_Y13_N24
\inst|nios2|D_src1_reg[26]~48\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|A_wr_data_unfiltered[26]~71_combout\,
	datab => \inst|nios2|E_src1[10]~1_combout\,
	datac => \inst|nios2|M_alu_result\(26),
	datad => \inst|nios2|E_src1[10]~0_combout\,
	combout => \inst|nios2|D_src1_reg[26]~48_combout\);

-- Location: LCCOMB_X23_Y13_N10
\inst|nios2|D_src1_reg[26]~49\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|E_src1[10]~0_combout\,
	datab => \inst|nios2|kernel_nios2_register_bank_a|the_altsyncram|auto_generated|q_b\(26),
	datac => \inst|nios2|W_wr_data\(26),
	datad => \inst|nios2|D_src1_reg[26]~48_combout\,
	combout => \inst|nios2|D_src1_reg[26]~49_combout\);

-- Location: LCCOMB_X23_Y13_N18
\inst|nios2|D_src1_reg[26]~50\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|D_ctrl_a_not_src~q\,
	datab => \inst|nios2|E_alu_result\(26),
	datac => \inst|nios2|E_regnum_a_cmp_D~q\,
	datad => \inst|nios2|D_src1_reg[26]~49_combout\,
	combout => \inst|nios2|D_src1_reg[26]~50_combout\);

-- Location: FF_X23_Y13_N19
\inst|nios2|E_src1[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|D_src1_reg[26]~50_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|nios2|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|E_src1\(26));

-- Location: LCCOMB_X17_Y20_N20
\inst|nios2|F_pc_nxt~44\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|F_pc_nxt~43_combout\,
	datab => \inst|nios2|E_src1\(26),
	datad => \inst|nios2|E_valid_jmp_indirect~q\,
	combout => \inst|nios2|F_pc_nxt~44_combout\);

-- Location: LCCOMB_X17_Y21_N6
\inst|nios2|M_pipe_flush_waddr_nxt[24]~26\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|E_ctrl_break~q\,
	datab => \inst|nios2|E_ctrl_exception~q\,
	datac => \inst|nios2|E_extra_pc\(24),
	datad => \inst|nios2|E_ctrl_crst~q\,
	combout => \inst|nios2|M_pipe_flush_waddr_nxt[24]~26_combout\);

-- Location: LCCOMB_X17_Y21_N30
\inst|nios2|M_pipe_flush_waddr[24]~23\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|E_ctrl_jmp_indirect~q\,
	datab => \inst|nios2|E_src1\(26),
	datad => \inst|nios2|M_pipe_flush_waddr_nxt[24]~26_combout\,
	combout => \inst|nios2|M_pipe_flush_waddr[24]~23_combout\);

-- Location: LCCOMB_X17_Y21_N4
\inst|nios2|E_pc[24]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst|nios2|D_pc\(24),
	combout => \inst|nios2|E_pc[24]~feeder_combout\);

-- Location: FF_X17_Y21_N5
\inst|nios2|E_pc[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|E_pc[24]~feeder_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|nios2|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|E_pc\(24));

-- Location: FF_X17_Y21_N31
\inst|nios2|M_pipe_flush_waddr[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|M_pipe_flush_waddr[24]~23_combout\,
	asdata => \inst|nios2|E_pc\(24),
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst|nios2|E_hbreak_req~combout\,
	ena => \inst|nios2|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|M_pipe_flush_waddr\(24));

-- Location: FF_X17_Y20_N21
\inst|nios2|F_pc[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|F_pc_nxt~44_combout\,
	asdata => \inst|nios2|M_pipe_flush_waddr\(24),
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst|nios2|ALT_INV_M_pipe_flush~q\,
	ena => \inst|nios2|F_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|F_pc\(24));

-- Location: LCCOMB_X11_Y17_N4
\inst|nios2|ic_fill_valid_bits_nxt[0]~11\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|ic_fill_dp_offset_nxt[2]~2_combout\,
	datac => \inst|nios2|ic_fill_dp_offset_nxt[0]~3_combout\,
	datad => \inst|nios2|ic_fill_dp_offset_nxt[1]~0_combout\,
	combout => \inst|nios2|ic_fill_valid_bits_nxt[0]~11_combout\);

-- Location: LCCOMB_X14_Y13_N12
\inst|nios2|ic_tag_clr_valid_bits_nxt\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|M_valid_from_E~q\,
	datab => \inst|nios2|D_ic_fill_starting~1_combout\,
	datac => \inst|nios2|M_ctrl_invalidate_i~q\,
	datad => \inst|jtag_uart_avalon_jtag_slave_translator|waitrequest_reset_override~q\,
	combout => \inst|nios2|ic_tag_clr_valid_bits_nxt~combout\);

-- Location: LCCOMB_X11_Y17_N20
\inst|nios2|ic_fill_valid_bits_nxt[0]~12\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|D_ic_fill_starting_d1~q\,
	datab => \inst|nios2|ic_fill_valid_bits_nxt[0]~11_combout\,
	datac => \inst|nios2|ic_fill_valid_bits\(0),
	datad => \inst|nios2|ic_tag_clr_valid_bits_nxt~combout\,
	combout => \inst|nios2|ic_fill_valid_bits_nxt[0]~12_combout\);

-- Location: LCCOMB_X14_Y13_N20
\inst|nios2|ic_tag_clr_valid_bits_nxt~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|nios2|M_ctrl_invalidate_i~q\,
	datac => \inst|nios2|M_valid_from_E~q\,
	combout => \inst|nios2|ic_tag_clr_valid_bits_nxt~2_combout\);

-- Location: LCCOMB_X11_Y15_N24
\inst|nios2|ic_fill_valid_bits_en\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|D_ic_fill_starting~1_combout\,
	datab => \inst|nios2|ic_tag_clr_valid_bits_nxt~2_combout\,
	datac => \inst|nios2|ic_fill_dp_offset_en~0_combout\,
	datad => \inst|jtag_uart_avalon_jtag_slave_translator|waitrequest_reset_override~q\,
	combout => \inst|nios2|ic_fill_valid_bits_en~combout\);

-- Location: FF_X11_Y17_N21
\inst|nios2|ic_fill_valid_bits[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|ic_fill_valid_bits_nxt[0]~12_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|nios2|ic_fill_valid_bits_en~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|ic_fill_valid_bits\(0));

-- Location: LCCOMB_X14_Y13_N28
\inst|nios2|ic_tag_wraddress[5]~5\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|M_valid_from_E~q\,
	datac => \inst|nios2|M_ctrl_crst~q\,
	datad => \inst|jtag_uart_avalon_jtag_slave_translator|waitrequest_reset_override~q\,
	combout => \inst|nios2|ic_tag_wraddress[5]~5_combout\);

-- Location: LCCOMB_X14_Y13_N30
\inst|nios2|ic_tag_wraddress_nxt[0]~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|ic_tag_clr_valid_bits_nxt~2_combout\,
	datab => \inst|nios2|ic_tag_wraddress[5]~5_combout\,
	datac => \inst|nios2|M_alu_result\(5),
	datad => \inst|nios2|ic_tag_wraddress_nxt~1_combout\,
	combout => \inst|nios2|ic_tag_wraddress_nxt[0]~2_combout\);

-- Location: LCCOMB_X14_Y13_N16
\inst|nios2|ic_tag_wraddress_nxt[0]~3\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010111110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|jtag_uart_avalon_jtag_slave_translator|waitrequest_reset_override~q\,
	datac => \inst|nios2|ic_tag_wraddress_nxt[0]~2_combout\,
	combout => \inst|nios2|ic_tag_wraddress_nxt[0]~3_combout\);

-- Location: FF_X14_Y13_N17
\inst|nios2|ic_tag_wraddress[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|ic_tag_wraddress_nxt[0]~3_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|ic_tag_wraddress\(0));

-- Location: LCCOMB_X14_Y15_N26
\inst|nios2|ic_tag_wraddress[1]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|nios2|ic_tag_wraddress[1]~0_combout\,
	combout => \inst|nios2|ic_tag_wraddress[1]~feeder_combout\);

-- Location: FF_X14_Y15_N27
\inst|nios2|ic_tag_wraddress[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|ic_tag_wraddress[1]~feeder_combout\,
	asdata => \inst|nios2|M_alu_result\(6),
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sclr => \inst|nios2|ic_tag_wraddress[5]~5_combout\,
	sload => \inst|nios2|ic_tag_clr_valid_bits_nxt~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|ic_tag_wraddress\(1));

-- Location: LCCOMB_X14_Y15_N28
\inst|nios2|ic_tag_wraddress[2]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|ic_tag_wraddress[2]~1_combout\,
	combout => \inst|nios2|ic_tag_wraddress[2]~feeder_combout\);

-- Location: FF_X14_Y15_N29
\inst|nios2|ic_tag_wraddress[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|ic_tag_wraddress[2]~feeder_combout\,
	asdata => \inst|nios2|M_alu_result\(7),
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sclr => \inst|nios2|ic_tag_wraddress[5]~5_combout\,
	sload => \inst|nios2|ic_tag_clr_valid_bits_nxt~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|ic_tag_wraddress\(2));

-- Location: LCCOMB_X14_Y15_N6
\inst|nios2|ic_tag_wraddress[3]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|nios2|ic_tag_wraddress[3]~2_combout\,
	combout => \inst|nios2|ic_tag_wraddress[3]~feeder_combout\);

-- Location: FF_X14_Y15_N7
\inst|nios2|ic_tag_wraddress[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|ic_tag_wraddress[3]~feeder_combout\,
	asdata => \inst|nios2|M_alu_result\(8),
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sclr => \inst|nios2|ic_tag_wraddress[5]~5_combout\,
	sload => \inst|nios2|ic_tag_clr_valid_bits_nxt~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|ic_tag_wraddress\(3));

-- Location: LCCOMB_X14_Y15_N8
\inst|nios2|ic_tag_wraddress[4]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|nios2|ic_tag_wraddress[4]~3_combout\,
	combout => \inst|nios2|ic_tag_wraddress[4]~feeder_combout\);

-- Location: FF_X14_Y15_N9
\inst|nios2|ic_tag_wraddress[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|ic_tag_wraddress[4]~feeder_combout\,
	asdata => \inst|nios2|M_alu_result\(9),
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sclr => \inst|nios2|ic_tag_wraddress[5]~5_combout\,
	sload => \inst|nios2|ic_tag_clr_valid_bits_nxt~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|ic_tag_wraddress\(4));

-- Location: FF_X14_Y15_N17
\inst|nios2|ic_tag_wraddress[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|ic_tag_wraddress[5]~4_combout\,
	asdata => \inst|nios2|M_alu_result\(10),
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sclr => \inst|nios2|ic_tag_wraddress[5]~5_combout\,
	sload => \inst|nios2|ic_tag_clr_valid_bits_nxt~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|ic_tag_wraddress\(5));

-- Location: LCCOMB_X14_Y13_N0
\inst|nios2|ic_tag_wraddress_nxt[6]~4\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|M_alu_result\(11),
	datab => \inst|nios2|ic_tag_clr_valid_bits_nxt~2_combout\,
	datac => \inst|nios2|ic_tag_wraddress_nxt~0_combout\,
	datad => \inst|nios2|ic_tag_wraddress[5]~5_combout\,
	combout => \inst|nios2|ic_tag_wraddress_nxt[6]~4_combout\);

-- Location: LCCOMB_X14_Y13_N10
\inst|nios2|ic_tag_wraddress_nxt[6]~5\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|jtag_uart_avalon_jtag_slave_translator|waitrequest_reset_override~q\,
	datad => \inst|nios2|ic_tag_wraddress_nxt[6]~4_combout\,
	combout => \inst|nios2|ic_tag_wraddress_nxt[6]~5_combout\);

-- Location: FF_X14_Y13_N11
\inst|nios2|ic_tag_wraddress[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|ic_tag_wraddress_nxt[6]~5_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|ic_tag_wraddress\(6));

-- Location: LCCOMB_X11_Y17_N2
\inst|nios2|ic_fill_valid_bits_nxt[1]~9\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|ic_fill_dp_offset_nxt[2]~2_combout\,
	datac => \inst|nios2|ic_fill_dp_offset_nxt[0]~3_combout\,
	datad => \inst|nios2|ic_fill_dp_offset_nxt[1]~0_combout\,
	combout => \inst|nios2|ic_fill_valid_bits_nxt[1]~9_combout\);

-- Location: LCCOMB_X11_Y17_N18
\inst|nios2|ic_fill_valid_bits_nxt[1]~10\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|D_ic_fill_starting_d1~q\,
	datab => \inst|nios2|ic_tag_clr_valid_bits_nxt~combout\,
	datac => \inst|nios2|ic_fill_valid_bits\(1),
	datad => \inst|nios2|ic_fill_valid_bits_nxt[1]~9_combout\,
	combout => \inst|nios2|ic_fill_valid_bits_nxt[1]~10_combout\);

-- Location: FF_X11_Y17_N19
\inst|nios2|ic_fill_valid_bits[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|ic_fill_valid_bits_nxt[1]~10_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|nios2|ic_fill_valid_bits_en~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|ic_fill_valid_bits\(1));

-- Location: LCCOMB_X11_Y17_N24
\inst|nios2|ic_fill_valid_bits_nxt[2]~7\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|ic_fill_dp_offset_nxt[2]~2_combout\,
	datac => \inst|nios2|ic_fill_dp_offset_nxt[0]~3_combout\,
	datad => \inst|nios2|ic_fill_dp_offset_nxt[1]~0_combout\,
	combout => \inst|nios2|ic_fill_valid_bits_nxt[2]~7_combout\);

-- Location: LCCOMB_X11_Y17_N16
\inst|nios2|ic_fill_valid_bits_nxt[2]~8\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|D_ic_fill_starting_d1~q\,
	datab => \inst|nios2|ic_tag_clr_valid_bits_nxt~combout\,
	datac => \inst|nios2|ic_fill_valid_bits\(2),
	datad => \inst|nios2|ic_fill_valid_bits_nxt[2]~7_combout\,
	combout => \inst|nios2|ic_fill_valid_bits_nxt[2]~8_combout\);

-- Location: FF_X11_Y17_N17
\inst|nios2|ic_fill_valid_bits[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|ic_fill_valid_bits_nxt[2]~8_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|nios2|ic_fill_valid_bits_en~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|ic_fill_valid_bits\(2));

-- Location: LCCOMB_X11_Y17_N6
\inst|nios2|ic_fill_valid_bits_nxt[3]~13\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|ic_fill_dp_offset_nxt[2]~2_combout\,
	datac => \inst|nios2|ic_fill_dp_offset_nxt[0]~3_combout\,
	datad => \inst|nios2|ic_fill_dp_offset_nxt[1]~0_combout\,
	combout => \inst|nios2|ic_fill_valid_bits_nxt[3]~13_combout\);

-- Location: LCCOMB_X11_Y17_N30
\inst|nios2|ic_fill_valid_bits_nxt[3]~14\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|D_ic_fill_starting_d1~q\,
	datab => \inst|nios2|ic_tag_clr_valid_bits_nxt~combout\,
	datac => \inst|nios2|ic_fill_valid_bits\(3),
	datad => \inst|nios2|ic_fill_valid_bits_nxt[3]~13_combout\,
	combout => \inst|nios2|ic_fill_valid_bits_nxt[3]~14_combout\);

-- Location: FF_X11_Y17_N31
\inst|nios2|ic_fill_valid_bits[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|ic_fill_valid_bits_nxt[3]~14_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|nios2|ic_fill_valid_bits_en~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|ic_fill_valid_bits\(3));

-- Location: LCCOMB_X11_Y17_N12
\inst|nios2|ic_fill_valid_bits_nxt[4]~3\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|ic_fill_dp_offset_nxt[2]~2_combout\,
	datac => \inst|nios2|ic_fill_dp_offset_nxt[0]~3_combout\,
	datad => \inst|nios2|ic_fill_dp_offset_nxt[1]~0_combout\,
	combout => \inst|nios2|ic_fill_valid_bits_nxt[4]~3_combout\);

-- Location: LCCOMB_X11_Y17_N28
\inst|nios2|ic_fill_valid_bits_nxt[4]~4\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|D_ic_fill_starting_d1~q\,
	datab => \inst|nios2|ic_tag_clr_valid_bits_nxt~combout\,
	datac => \inst|nios2|ic_fill_valid_bits\(4),
	datad => \inst|nios2|ic_fill_valid_bits_nxt[4]~3_combout\,
	combout => \inst|nios2|ic_fill_valid_bits_nxt[4]~4_combout\);

-- Location: FF_X11_Y17_N29
\inst|nios2|ic_fill_valid_bits[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|ic_fill_valid_bits_nxt[4]~4_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|nios2|ic_fill_valid_bits_en~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|ic_fill_valid_bits\(4));

-- Location: LCCOMB_X11_Y17_N0
\inst|nios2|ic_fill_valid_bits_nxt[5]~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|ic_fill_dp_offset_nxt[2]~2_combout\,
	datac => \inst|nios2|ic_fill_dp_offset_nxt[0]~3_combout\,
	datad => \inst|nios2|ic_fill_dp_offset_nxt[1]~0_combout\,
	combout => \inst|nios2|ic_fill_valid_bits_nxt[5]~0_combout\);

-- Location: LCCOMB_X11_Y17_N8
\inst|nios2|ic_fill_valid_bits_nxt[5]~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|D_ic_fill_starting_d1~q\,
	datab => \inst|nios2|ic_tag_clr_valid_bits_nxt~combout\,
	datac => \inst|nios2|ic_fill_valid_bits\(5),
	datad => \inst|nios2|ic_fill_valid_bits_nxt[5]~0_combout\,
	combout => \inst|nios2|ic_fill_valid_bits_nxt[5]~1_combout\);

-- Location: FF_X11_Y17_N9
\inst|nios2|ic_fill_valid_bits[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|ic_fill_valid_bits_nxt[5]~1_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|nios2|ic_fill_valid_bits_en~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|ic_fill_valid_bits\(5));

-- Location: LCCOMB_X11_Y17_N26
\inst|nios2|Equal241~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|ic_fill_dp_offset_nxt[2]~2_combout\,
	datac => \inst|nios2|ic_fill_dp_offset_nxt[0]~3_combout\,
	datad => \inst|nios2|ic_fill_dp_offset_nxt[1]~0_combout\,
	combout => \inst|nios2|Equal241~0_combout\);

-- Location: LCCOMB_X11_Y17_N10
\inst|nios2|ic_fill_valid_bits_nxt[6]~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|D_ic_fill_starting_d1~q\,
	datab => \inst|nios2|ic_tag_clr_valid_bits_nxt~combout\,
	datac => \inst|nios2|ic_fill_valid_bits\(6),
	datad => \inst|nios2|Equal241~0_combout\,
	combout => \inst|nios2|ic_fill_valid_bits_nxt[6]~2_combout\);

-- Location: FF_X11_Y17_N11
\inst|nios2|ic_fill_valid_bits[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|ic_fill_valid_bits_nxt[6]~2_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|nios2|ic_fill_valid_bits_en~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|ic_fill_valid_bits\(6));

-- Location: LCCOMB_X11_Y17_N22
\inst|nios2|ic_fill_valid_bits_nxt[7]~5\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|ic_fill_dp_offset_nxt[2]~2_combout\,
	datac => \inst|nios2|ic_fill_dp_offset_nxt[0]~3_combout\,
	datad => \inst|nios2|ic_fill_dp_offset_nxt[1]~0_combout\,
	combout => \inst|nios2|ic_fill_valid_bits_nxt[7]~5_combout\);

-- Location: LCCOMB_X11_Y17_N14
\inst|nios2|ic_fill_valid_bits_nxt[7]~6\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|D_ic_fill_starting_d1~q\,
	datab => \inst|nios2|ic_tag_clr_valid_bits_nxt~combout\,
	datac => \inst|nios2|ic_fill_valid_bits\(7),
	datad => \inst|nios2|ic_fill_valid_bits_nxt[7]~5_combout\,
	combout => \inst|nios2|ic_fill_valid_bits_nxt[7]~6_combout\);

-- Location: FF_X11_Y17_N15
\inst|nios2|ic_fill_valid_bits[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|ic_fill_valid_bits_nxt[7]~6_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|nios2|ic_fill_valid_bits_en~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|ic_fill_valid_bits\(7));

-- Location: FF_X17_Y19_N27
\inst|nios2|ic_fill_tag[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \inst|nios2|D_pc\(13),
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \inst|nios2|D_ic_fill_starting~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|ic_fill_tag\(3));

-- Location: LCCOMB_X17_Y19_N8
\inst|nios2|F_pc_nxt~12\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|F_pc[24]~1_combout\,
	datab => \inst|nios2|Add1~10_combout\,
	datac => \inst|nios2|D_pc\(14),
	datad => \inst|nios2|F_pc[24]~0_combout\,
	combout => \inst|nios2|F_pc_nxt~12_combout\);

-- Location: LCCOMB_X18_Y19_N24
\inst|nios2|F_pc_nxt~13\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|F_pc[24]~0_combout\,
	datab => \inst|nios2|F_pc_plus_one[14]~28_combout\,
	datac => \inst|nios2|D_iw\(20),
	datad => \inst|nios2|F_pc_nxt~12_combout\,
	combout => \inst|nios2|F_pc_nxt~13_combout\);

-- Location: LCCOMB_X18_Y19_N8
\inst|nios2|F_pc_nxt~14\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|E_valid_jmp_indirect~q\,
	datab => \inst|nios2|E_src1\(16),
	datad => \inst|nios2|F_pc_nxt~13_combout\,
	combout => \inst|nios2|F_pc_nxt~14_combout\);

-- Location: FF_X13_Y19_N5
\inst|nios2|D_pc_plus_one[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|F_pc_plus_one[14]~28_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|nios2|F_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|D_pc_plus_one\(14));

-- Location: LCCOMB_X19_Y19_N6
\inst|nios2|D_extra_pc[14]~10\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|D_bht_data\(1),
	datab => \inst|nios2|D_pc_plus_one\(14),
	datac => \inst|nios2|Add1~10_combout\,
	datad => \inst|nios2|E_ctrl_br_cond_nxt~1_combout\,
	combout => \inst|nios2|D_extra_pc[14]~10_combout\);

-- Location: FF_X19_Y19_N7
\inst|nios2|E_extra_pc[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|D_extra_pc[14]~10_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|nios2|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|E_extra_pc\(14));

-- Location: LCCOMB_X19_Y20_N20
\inst|nios2|M_pipe_flush_waddr_nxt[14]~11\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|E_ctrl_break~q\,
	datab => \inst|nios2|E_ctrl_exception~q\,
	datac => \inst|nios2|E_ctrl_crst~q\,
	datad => \inst|nios2|E_extra_pc\(14),
	combout => \inst|nios2|M_pipe_flush_waddr_nxt[14]~11_combout\);

-- Location: LCCOMB_X18_Y20_N18
\inst|nios2|M_pipe_flush_waddr[14]~14\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|E_ctrl_jmp_indirect~q\,
	datab => \inst|nios2|E_src1\(16),
	datad => \inst|nios2|M_pipe_flush_waddr_nxt[14]~11_combout\,
	combout => \inst|nios2|M_pipe_flush_waddr[14]~14_combout\);

-- Location: LCCOMB_X18_Y20_N14
\inst|nios2|E_pc[14]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|nios2|D_pc\(14),
	combout => \inst|nios2|E_pc[14]~feeder_combout\);

-- Location: FF_X18_Y20_N15
\inst|nios2|E_pc[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|E_pc[14]~feeder_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|nios2|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|E_pc\(14));

-- Location: FF_X18_Y20_N19
\inst|nios2|M_pipe_flush_waddr[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|M_pipe_flush_waddr[14]~14_combout\,
	asdata => \inst|nios2|E_pc\(14),
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst|nios2|E_hbreak_req~combout\,
	ena => \inst|nios2|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|M_pipe_flush_waddr\(14));

-- Location: FF_X18_Y19_N9
\inst|nios2|F_pc[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|F_pc_nxt~14_combout\,
	asdata => \inst|nios2|M_pipe_flush_waddr\(14),
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst|nios2|ALT_INV_M_pipe_flush~q\,
	ena => \inst|nios2|F_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|F_pc\(14));

-- Location: FF_X17_Y19_N9
\inst|nios2|D_pc[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \inst|nios2|F_pc\(14),
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \inst|nios2|F_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|D_pc\(14));

-- Location: FF_X17_Y19_N29
\inst|nios2|ic_fill_tag[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \inst|nios2|D_pc\(14),
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \inst|nios2|D_ic_fill_starting~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|ic_fill_tag\(4));

-- Location: LCCOMB_X17_Y19_N0
\inst|nios2|ic_fill_tag[5]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|nios2|D_pc\(15),
	combout => \inst|nios2|ic_fill_tag[5]~feeder_combout\);

-- Location: FF_X17_Y19_N1
\inst|nios2|ic_fill_tag[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|ic_fill_tag[5]~feeder_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|nios2|D_ic_fill_starting~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|ic_fill_tag\(5));

-- Location: LCCOMB_X17_Y20_N10
\inst|nios2|F_pc_nxt~20\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|F_pc_nxt~19_combout\,
	datab => \inst|nios2|E_valid_jmp_indirect~q\,
	datad => \inst|nios2|E_src1\(18),
	combout => \inst|nios2|F_pc_nxt~20_combout\);

-- Location: LCCOMB_X14_Y19_N30
\inst|nios2|D_extra_pc[16]~8\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|D_pc_plus_one\(16),
	datab => \inst|nios2|D_bht_data\(1),
	datac => \inst|nios2|Add1~14_combout\,
	datad => \inst|nios2|E_ctrl_br_cond_nxt~1_combout\,
	combout => \inst|nios2|D_extra_pc[16]~8_combout\);

-- Location: FF_X14_Y19_N31
\inst|nios2|E_extra_pc[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|D_extra_pc[16]~8_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|nios2|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|E_extra_pc\(16));

-- Location: LCCOMB_X19_Y20_N0
\inst|nios2|M_pipe_flush_waddr_nxt[16]~13\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|E_ctrl_break~q\,
	datab => \inst|nios2|E_ctrl_exception~q\,
	datac => \inst|nios2|E_ctrl_crst~q\,
	datad => \inst|nios2|E_extra_pc\(16),
	combout => \inst|nios2|M_pipe_flush_waddr_nxt[16]~13_combout\);

-- Location: LCCOMB_X18_Y20_N12
\inst|nios2|M_pipe_flush_waddr[16]~16\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|E_ctrl_jmp_indirect~q\,
	datab => \inst|nios2|M_pipe_flush_waddr_nxt[16]~13_combout\,
	datad => \inst|nios2|E_src1\(18),
	combout => \inst|nios2|M_pipe_flush_waddr[16]~16_combout\);

-- Location: LCCOMB_X18_Y20_N8
\inst|nios2|E_pc[16]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|nios2|D_pc\(16),
	combout => \inst|nios2|E_pc[16]~feeder_combout\);

-- Location: FF_X18_Y20_N9
\inst|nios2|E_pc[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|E_pc[16]~feeder_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|nios2|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|E_pc\(16));

-- Location: FF_X18_Y20_N13
\inst|nios2|M_pipe_flush_waddr[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|M_pipe_flush_waddr[16]~16_combout\,
	asdata => \inst|nios2|E_pc\(16),
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst|nios2|E_hbreak_req~combout\,
	ena => \inst|nios2|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|M_pipe_flush_waddr\(16));

-- Location: FF_X17_Y20_N11
\inst|nios2|F_pc[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|F_pc_nxt~20_combout\,
	asdata => \inst|nios2|M_pipe_flush_waddr\(16),
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst|nios2|ALT_INV_M_pipe_flush~q\,
	ena => \inst|nios2|F_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|F_pc\(16));

-- Location: FF_X11_Y19_N27
\inst|nios2|D_pc[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \inst|nios2|F_pc\(16),
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \inst|nios2|F_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|D_pc\(16));

-- Location: FF_X17_Y19_N11
\inst|nios2|ic_fill_tag[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \inst|nios2|D_pc\(16),
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \inst|nios2|D_ic_fill_starting~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|ic_fill_tag\(6));

-- Location: LCCOMB_X17_Y20_N4
\inst|nios2|F_pc_nxt~26\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|F_pc_nxt~25_combout\,
	datab => \inst|nios2|E_src1\(20),
	datad => \inst|nios2|E_valid_jmp_indirect~q\,
	combout => \inst|nios2|F_pc_nxt~26_combout\);

-- Location: LCCOMB_X19_Y20_N28
\inst|nios2|M_pipe_flush_waddr_nxt[18]~15\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|E_ctrl_break~q\,
	datab => \inst|nios2|E_extra_pc\(18),
	datac => \inst|nios2|E_ctrl_exception~q\,
	datad => \inst|nios2|E_ctrl_crst~q\,
	combout => \inst|nios2|M_pipe_flush_waddr_nxt[18]~15_combout\);

-- Location: LCCOMB_X18_Y20_N10
\inst|nios2|M_pipe_flush_waddr[18]~18\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|E_ctrl_jmp_indirect~q\,
	datab => \inst|nios2|E_src1\(20),
	datad => \inst|nios2|M_pipe_flush_waddr_nxt[18]~15_combout\,
	combout => \inst|nios2|M_pipe_flush_waddr[18]~18_combout\);

-- Location: LCCOMB_X18_Y20_N4
\inst|nios2|E_pc[18]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst|nios2|D_pc\(18),
	combout => \inst|nios2|E_pc[18]~feeder_combout\);

-- Location: FF_X18_Y20_N5
\inst|nios2|E_pc[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|E_pc[18]~feeder_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|nios2|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|E_pc\(18));

-- Location: FF_X18_Y20_N11
\inst|nios2|M_pipe_flush_waddr[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|M_pipe_flush_waddr[18]~18_combout\,
	asdata => \inst|nios2|E_pc\(18),
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst|nios2|E_hbreak_req~combout\,
	ena => \inst|nios2|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|M_pipe_flush_waddr\(18));

-- Location: FF_X17_Y20_N5
\inst|nios2|F_pc[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|F_pc_nxt~26_combout\,
	asdata => \inst|nios2|M_pipe_flush_waddr\(18),
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst|nios2|ALT_INV_M_pipe_flush~q\,
	ena => \inst|nios2|F_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|F_pc\(18));

-- Location: FF_X14_Y17_N31
\inst|nios2|D_pc[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \inst|nios2|F_pc\(18),
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \inst|nios2|F_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|D_pc\(18));

-- Location: FF_X14_Y17_N11
\inst|nios2|ic_fill_tag[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \inst|nios2|D_pc\(18),
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \inst|nios2|D_ic_fill_starting~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|ic_fill_tag\(8));

-- Location: FF_X17_Y18_N31
\inst|nios2|ic_fill_tag[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \inst|nios2|D_pc\(22),
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \inst|nios2|D_ic_fill_starting~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|ic_fill_tag\(12));

-- Location: LCCOMB_X16_Y19_N24
\inst|nios2|F_ic_hit~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000001001000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|F_pc\(11),
	datab => \inst|nios2|F_pc\(10),
	datac => \inst|nios2|kernel_nios2_ic_tag|the_altsyncram|auto_generated|q_b\(8),
	datad => \inst|nios2|kernel_nios2_ic_tag|the_altsyncram|auto_generated|q_b\(9),
	combout => \inst|nios2|F_ic_hit~0_combout\);

-- Location: LCCOMB_X17_Y19_N18
\inst|nios2|F_ic_hit~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000001001000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|F_pc\(15),
	datab => \inst|nios2|F_pc\(14),
	datac => \inst|nios2|kernel_nios2_ic_tag|the_altsyncram|auto_generated|q_b\(12),
	datad => \inst|nios2|kernel_nios2_ic_tag|the_altsyncram|auto_generated|q_b\(13),
	combout => \inst|nios2|F_ic_hit~2_combout\);

-- Location: LCCOMB_X16_Y19_N10
\inst|nios2|F_ic_hit~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010000100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|F_pc\(13),
	datab => \inst|nios2|F_pc\(12),
	datac => \inst|nios2|kernel_nios2_ic_tag|the_altsyncram|auto_generated|q_b\(11),
	datad => \inst|nios2|kernel_nios2_ic_tag|the_altsyncram|auto_generated|q_b\(10),
	combout => \inst|nios2|F_ic_hit~1_combout\);

-- Location: LCCOMB_X16_Y19_N30
\inst|nios2|F_ic_hit~4\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|F_ic_hit~3_combout\,
	datab => \inst|nios2|F_ic_hit~0_combout\,
	datac => \inst|nios2|F_ic_hit~2_combout\,
	datad => \inst|nios2|F_ic_hit~1_combout\,
	combout => \inst|nios2|F_ic_hit~4_combout\);

-- Location: LCCOMB_X12_Y15_N10
\inst|nios2|F_ic_hit~9\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|F_ic_hit~8_combout\,
	datab => \inst|nios2|F_pc\(24),
	datac => \inst|nios2|kernel_nios2_ic_tag|the_altsyncram|auto_generated|q_b\(22),
	datad => \inst|nios2|F_ic_hit~4_combout\,
	combout => \inst|nios2|F_ic_hit~9_combout\);

-- Location: FF_X12_Y15_N11
\inst|nios2|D_iw_valid\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|F_ic_hit~9_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|nios2|F_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|D_iw_valid~q\);

-- Location: LCCOMB_X12_Y15_N22
\inst|nios2|F_pc[24]~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111100101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|D_kill~q\,
	datab => \inst|nios2|D_issue~q\,
	datac => \inst|nios2|D_br_pred_taken~0_combout\,
	datad => \inst|nios2|D_iw_valid~q\,
	combout => \inst|nios2|F_pc[24]~0_combout\);

-- Location: LCCOMB_X16_Y18_N16
\inst|nios2|F_ic_tag_rd_addr_nxt[2]~9\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|F_ic_tag_rd_addr_nxt[2]~8_combout\,
	datab => \inst|nios2|F_pc_plus_one[5]~10_combout\,
	datac => \inst|nios2|D_iw\(11),
	datad => \inst|nios2|F_pc[24]~0_combout\,
	combout => \inst|nios2|F_ic_tag_rd_addr_nxt[2]~9_combout\);

-- Location: LCCOMB_X16_Y18_N18
\inst|nios2|F_ic_tag_rd_addr_nxt[2]~10\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|M_pipe_flush~q\,
	datab => \inst|nios2|F_ic_tag_rd_addr_nxt[2]~9_combout\,
	datac => \inst|nios2|E_valid_jmp_indirect~q\,
	datad => \inst|nios2|E_src1\(7),
	combout => \inst|nios2|F_ic_tag_rd_addr_nxt[2]~10_combout\);

-- Location: LCCOMB_X19_Y20_N30
\inst|nios2|M_pipe_flush_waddr_nxt[5]~4\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|E_ctrl_break~q\,
	datab => \inst|nios2|E_ctrl_exception~q\,
	datac => \inst|nios2|E_extra_pc\(5),
	datad => \inst|nios2|E_ctrl_crst~q\,
	combout => \inst|nios2|M_pipe_flush_waddr_nxt[5]~4_combout\);

-- Location: LCCOMB_X16_Y18_N24
\inst|nios2|M_pipe_flush_waddr[5]~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|E_src1\(7),
	datab => \inst|nios2|E_ctrl_jmp_indirect~q\,
	datad => \inst|nios2|M_pipe_flush_waddr_nxt[5]~4_combout\,
	combout => \inst|nios2|M_pipe_flush_waddr[5]~2_combout\);

-- Location: FF_X12_Y18_N17
\inst|nios2|D_pc[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \inst|nios2|F_pc\(5),
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \inst|nios2|F_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|D_pc\(5));

-- Location: LCCOMB_X16_Y18_N22
\inst|nios2|E_pc[5]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|nios2|D_pc\(5),
	combout => \inst|nios2|E_pc[5]~feeder_combout\);

-- Location: FF_X16_Y18_N23
\inst|nios2|E_pc[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|E_pc[5]~feeder_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|nios2|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|E_pc\(5));

-- Location: FF_X16_Y18_N25
\inst|nios2|M_pipe_flush_waddr[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|M_pipe_flush_waddr[5]~2_combout\,
	asdata => \inst|nios2|E_pc\(5),
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst|nios2|E_hbreak_req~combout\,
	ena => \inst|nios2|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|M_pipe_flush_waddr\(5));

-- Location: LCCOMB_X16_Y18_N20
\inst|nios2|F_ic_tag_rd_addr_nxt[2]~11\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|nios2|F_ic_tag_rd_addr_nxt[2]~10_combout\,
	datac => \inst|nios2|M_pipe_flush~q\,
	datad => \inst|nios2|M_pipe_flush_waddr\(5),
	combout => \inst|nios2|F_ic_tag_rd_addr_nxt[2]~11_combout\);

-- Location: LCCOMB_X11_Y16_N24
\inst|nios2|E_regnum_a_cmp_F~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000000001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|E_dst_regnum\(0),
	datab => \inst|nios2|kernel_nios2_ic_data|the_altsyncram|auto_generated|q_b\(27),
	datac => \inst|nios2|E_dst_regnum\(1),
	datad => \inst|nios2|kernel_nios2_ic_data|the_altsyncram|auto_generated|q_b\(28),
	combout => \inst|nios2|E_regnum_a_cmp_F~0_combout\);

-- Location: LCCOMB_X11_Y16_N28
\inst|nios2|E_regnum_a_cmp_F\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|E_regnum_a_cmp_F~1_combout\,
	datab => \inst|nios2|Equal293~0_combout\,
	datac => \inst|nios2|E_wr_dst_reg~0_combout\,
	datad => \inst|nios2|E_regnum_a_cmp_F~0_combout\,
	combout => \inst|nios2|E_regnum_a_cmp_F~combout\);

-- Location: LCCOMB_X12_Y13_N22
\inst|nios2|M_regnum_a_cmp_D~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|nios2|E_regnum_a_cmp_F~combout\,
	combout => \inst|nios2|M_regnum_a_cmp_D~feeder_combout\);

-- Location: FF_X12_Y13_N23
\inst|nios2|M_regnum_a_cmp_D\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|M_regnum_a_cmp_D~feeder_combout\,
	asdata => \inst|nios2|E_regnum_a_cmp_D~q\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst|nios2|ALT_INV_F_stall~combout\,
	ena => \inst|nios2|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|M_regnum_a_cmp_D~q\);

-- Location: LCCOMB_X11_Y16_N6
\inst|nios2|A_regnum_a_cmp_F~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000000001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|A_dst_regnum_from_M\(0),
	datab => \inst|nios2|kernel_nios2_ic_data|the_altsyncram|auto_generated|q_b\(27),
	datac => \inst|nios2|A_dst_regnum_from_M\(1),
	datad => \inst|nios2|kernel_nios2_ic_data|the_altsyncram|auto_generated|q_b\(28),
	combout => \inst|nios2|A_regnum_a_cmp_F~0_combout\);

-- Location: LCCOMB_X12_Y16_N6
\inst|nios2|A_regnum_a_cmp_F~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000101000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|A_wr_dst_reg_from_M~q\,
	datab => \inst|nios2|kernel_nios2_ic_data|the_altsyncram|auto_generated|q_b\(31),
	datac => \inst|nios2|A_dst_regnum_from_M\(4),
	combout => \inst|nios2|A_regnum_a_cmp_F~2_combout\);

-- Location: LCCOMB_X12_Y13_N0
\inst|nios2|A_regnum_a_cmp_F~3\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|A_regnum_a_cmp_F~1_combout\,
	datab => \inst|nios2|A_regnum_a_cmp_F~0_combout\,
	datad => \inst|nios2|A_regnum_a_cmp_F~2_combout\,
	combout => \inst|nios2|A_regnum_a_cmp_F~3_combout\);

-- Location: LCCOMB_X11_Y16_N26
\inst|nios2|M_regnum_a_cmp_F~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000001001000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|M_dst_regnum\(1),
	datab => \inst|nios2|kernel_nios2_ic_data|the_altsyncram|auto_generated|q_b\(27),
	datac => \inst|nios2|M_dst_regnum\(0),
	datad => \inst|nios2|kernel_nios2_ic_data|the_altsyncram|auto_generated|q_b\(28),
	combout => \inst|nios2|M_regnum_a_cmp_F~0_combout\);

-- Location: FF_X11_Y16_N31
\inst|nios2|M_wr_dst_reg_from_E\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|E_wr_dst_reg~0_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|nios2|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|M_wr_dst_reg_from_E~q\);

-- Location: LCCOMB_X11_Y16_N20
\inst|nios2|M_regnum_a_cmp_F~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|nios2|M_dst_regnum\(4),
	datac => \inst|nios2|kernel_nios2_ic_data|the_altsyncram|auto_generated|q_b\(31),
	datad => \inst|nios2|M_wr_dst_reg_from_E~q\,
	combout => \inst|nios2|M_regnum_a_cmp_F~2_combout\);

-- Location: LCCOMB_X12_Y13_N26
\inst|nios2|M_regnum_a_cmp_F~3\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|M_regnum_a_cmp_F~1_combout\,
	datab => \inst|nios2|M_regnum_a_cmp_F~0_combout\,
	datad => \inst|nios2|M_regnum_a_cmp_F~2_combout\,
	combout => \inst|nios2|M_regnum_a_cmp_F~3_combout\);

-- Location: FF_X12_Y13_N27
\inst|nios2|A_regnum_a_cmp_D\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|M_regnum_a_cmp_F~3_combout\,
	asdata => \inst|nios2|M_regnum_a_cmp_D~q\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst|nios2|ALT_INV_F_stall~combout\,
	ena => \inst|nios2|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|A_regnum_a_cmp_D~q\);

-- Location: FF_X12_Y13_N1
\inst|nios2|W_regnum_a_cmp_D\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|A_regnum_a_cmp_F~3_combout\,
	asdata => \inst|nios2|A_regnum_a_cmp_D~q\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst|nios2|ALT_INV_F_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|W_regnum_a_cmp_D~q\);

-- Location: LCCOMB_X12_Y13_N28
\inst|nios2|E_src1[10]~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110100001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|A_regnum_a_cmp_D~q\,
	datab => \inst|nios2|M_regnum_a_cmp_D~q\,
	datac => \inst|nios2|D_ctrl_a_not_src~q\,
	datad => \inst|nios2|W_regnum_a_cmp_D~q\,
	combout => \inst|nios2|E_src1[10]~1_combout\);

-- Location: LCCOMB_X18_Y13_N16
\inst|nios2|D_src1_reg[23]~58\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|D_src1_reg[23]~57_combout\,
	datab => \inst|nios2|E_src1[10]~1_combout\,
	datac => \inst|nios2|M_alu_result\(23),
	datad => \inst|nios2|W_wr_data\(23),
	combout => \inst|nios2|D_src1_reg[23]~58_combout\);

-- Location: LCCOMB_X18_Y13_N30
\inst|nios2|D_src1_reg[23]~59\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|E_regnum_a_cmp_D~q\,
	datab => \inst|nios2|D_src1_reg[23]~58_combout\,
	datac => \inst|nios2|D_ctrl_a_not_src~q\,
	datad => \inst|nios2|E_alu_result\(23),
	combout => \inst|nios2|D_src1_reg[23]~59_combout\);

-- Location: FF_X18_Y13_N31
\inst|nios2|E_src1[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|D_src1_reg[23]~59_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|nios2|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|E_src1\(23));

-- Location: LCCOMB_X18_Y13_N4
\inst|nios2|D_src2[23]~56\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|E_regnum_b_cmp_D~q\,
	datab => \inst|nios2|D_ctrl_src2_choose_imm~q\,
	datac => \inst|nios2|D_ctrl_b_is_dst~q\,
	datad => \inst|nios2|D_src2_reg[23]~69_combout\,
	combout => \inst|nios2|D_src2[23]~56_combout\);

-- Location: LCCOMB_X16_Y17_N10
\inst|nios2|D_src2[23]~37\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|D_src2[30]~22_combout\,
	datab => \inst|nios2|D_ctrl_hi_imm16~q\,
	datac => \inst|nios2|D_src2_imm[30]~11_combout\,
	datad => \inst|nios2|D_iw\(13),
	combout => \inst|nios2|D_src2[23]~37_combout\);

-- Location: LCCOMB_X18_Y13_N20
\inst|nios2|D_src2[23]~38\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|D_src2_hazard_E~combout\,
	datab => \inst|nios2|D_src2[23]~56_combout\,
	datac => \inst|nios2|D_src2[23]~37_combout\,
	datad => \inst|nios2|E_alu_result\(23),
	combout => \inst|nios2|D_src2[23]~38_combout\);

-- Location: FF_X18_Y13_N21
\inst|nios2|E_src2[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|D_src2[23]~38_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|nios2|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|E_src2\(23));

-- Location: LCCOMB_X17_Y16_N22
\inst|nios2|E_logic_result[23]~3\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100011001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|E_src1\(23),
	datab => \inst|nios2|E_logic_op\(1),
	datac => \inst|nios2|E_src2\(23),
	datad => \inst|nios2|E_logic_op\(0),
	combout => \inst|nios2|E_logic_result[23]~3_combout\);

-- Location: LCCOMB_X17_Y16_N8
\inst|nios2|E_alu_result[23]~4\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|E_extra_pc\(21),
	datab => \inst|nios2|E_ctrl_retaddr~q\,
	datac => \inst|nios2|E_logic_result[23]~3_combout\,
	datad => \inst|nios2|E_ctrl_logic~q\,
	combout => \inst|nios2|E_alu_result[23]~4_combout\);

-- Location: LCCOMB_X18_Y13_N8
\inst|nios2|E_alu_result[23]\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|nios2|Add17|auto_generated|result_int[24]~48_combout\,
	datac => \inst|nios2|E_alu_result[23]~4_combout\,
	datad => \inst|nios2|E_alu_result~0_combout\,
	combout => \inst|nios2|E_alu_result\(23));

-- Location: FF_X18_Y13_N9
\inst|nios2|M_alu_result[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|E_alu_result\(23),
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|nios2|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|M_alu_result\(23));

-- Location: FF_X18_Y13_N19
\inst|nios2|A_mem_baddr[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \inst|nios2|M_alu_result\(23),
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \inst|nios2|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|A_mem_baddr\(23));

-- Location: LCCOMB_X22_Y10_N24
\inst|nios2|d_address_tag_field[12]~3\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|M_alu_result\(23),
	datab => \inst|nios2|A_mem_baddr\(23),
	datad => \inst|nios2|d_address_tag_field_nxt~0_combout\,
	combout => \inst|nios2|d_address_tag_field[12]~3_combout\);

-- Location: LCCOMB_X23_Y10_N22
\inst|nios2|A_dc_actual_tag[12]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|nios2|kernel_nios2_dc_tag|the_altsyncram|auto_generated|q_b\(12),
	combout => \inst|nios2|A_dc_actual_tag[12]~feeder_combout\);

-- Location: FF_X23_Y10_N23
\inst|nios2|A_dc_actual_tag[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|A_dc_actual_tag[12]~feeder_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|nios2|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|A_dc_actual_tag\(12));

-- Location: FF_X23_Y10_N9
\inst|nios2|A_dc_wb_tag[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \inst|nios2|A_dc_actual_tag\(12),
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \inst|nios2|A_dc_xfer_rd_data_starting~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|A_dc_wb_tag\(12));

-- Location: FF_X22_Y10_N25
\inst|nios2|d_address_tag_field[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|d_address_tag_field[12]~3_combout\,
	asdata => \inst|nios2|A_dc_wb_tag\(12),
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst|nios2|A_dc_wb_wr_want_dmaster~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|d_address_tag_field\(12));

-- Location: LCCOMB_X22_Y10_N18
\inst|nios2|d_address_tag_field[14]~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|d_address_tag_field_nxt~0_combout\,
	datab => \inst|nios2|M_alu_result\(25),
	datad => \inst|nios2|A_mem_baddr\(25),
	combout => \inst|nios2|d_address_tag_field[14]~1_combout\);

-- Location: LCCOMB_X23_Y10_N2
\inst|nios2|A_dc_actual_tag[14]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|nios2|kernel_nios2_dc_tag|the_altsyncram|auto_generated|q_b\(14),
	combout => \inst|nios2|A_dc_actual_tag[14]~feeder_combout\);

-- Location: FF_X23_Y10_N3
\inst|nios2|A_dc_actual_tag[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|A_dc_actual_tag[14]~feeder_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|nios2|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|A_dc_actual_tag\(14));

-- Location: LCCOMB_X22_Y10_N14
\inst|nios2|A_dc_wb_tag[14]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|nios2|A_dc_actual_tag\(14),
	combout => \inst|nios2|A_dc_wb_tag[14]~feeder_combout\);

-- Location: FF_X22_Y10_N15
\inst|nios2|A_dc_wb_tag[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|A_dc_wb_tag[14]~feeder_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|nios2|A_dc_xfer_rd_data_starting~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|A_dc_wb_tag\(14));

-- Location: FF_X22_Y10_N19
\inst|nios2|d_address_tag_field[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|d_address_tag_field[14]~1_combout\,
	asdata => \inst|nios2|A_dc_wb_tag\(14),
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst|nios2|A_dc_wb_wr_want_dmaster~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|d_address_tag_field\(14));

-- Location: LCCOMB_X22_Y10_N2
\inst|nios2|d_address_tag_field[13]~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|d_address_tag_field_nxt~0_combout\,
	datab => \inst|nios2|A_mem_baddr\(24),
	datad => \inst|nios2|M_alu_result\(24),
	combout => \inst|nios2|d_address_tag_field[13]~2_combout\);

-- Location: LCCOMB_X23_Y10_N4
\inst|nios2|A_dc_actual_tag[13]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|nios2|kernel_nios2_dc_tag|the_altsyncram|auto_generated|q_b\(13),
	combout => \inst|nios2|A_dc_actual_tag[13]~feeder_combout\);

-- Location: FF_X23_Y10_N5
\inst|nios2|A_dc_actual_tag[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|A_dc_actual_tag[13]~feeder_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|nios2|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|A_dc_actual_tag\(13));

-- Location: LCCOMB_X22_Y10_N8
\inst|nios2|A_dc_wb_tag[13]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|nios2|A_dc_actual_tag\(13),
	combout => \inst|nios2|A_dc_wb_tag[13]~feeder_combout\);

-- Location: FF_X22_Y10_N9
\inst|nios2|A_dc_wb_tag[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|A_dc_wb_tag[13]~feeder_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|nios2|A_dc_xfer_rd_data_starting~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|A_dc_wb_tag\(13));

-- Location: FF_X22_Y10_N3
\inst|nios2|d_address_tag_field[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|d_address_tag_field[13]~2_combout\,
	asdata => \inst|nios2|A_dc_wb_tag\(13),
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst|nios2|A_dc_wb_wr_want_dmaster~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|d_address_tag_field\(13));

-- Location: LCCOMB_X22_Y10_N20
\inst|addr_router_001|Equal1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|addr_router_001|Equal1~0_combout\ = (\inst|nios2|d_address_tag_field\(15) & (!\inst|nios2|d_address_tag_field\(12) & (!\inst|nios2|d_address_tag_field\(14) & !\inst|nios2|d_address_tag_field\(13))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|d_address_tag_field\(15),
	datab => \inst|nios2|d_address_tag_field\(12),
	datac => \inst|nios2|d_address_tag_field\(14),
	datad => \inst|nios2|d_address_tag_field\(13),
	combout => \inst|addr_router_001|Equal1~0_combout\);

-- Location: LCCOMB_X22_Y10_N0
\inst|nios2|d_address_tag_field[9]~6\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|d_address_tag_field_nxt~0_combout\,
	datab => \inst|nios2|A_mem_baddr\(20),
	datad => \inst|nios2|M_alu_result\(20),
	combout => \inst|nios2|d_address_tag_field[9]~6_combout\);

-- Location: FF_X16_Y10_N21
\inst|nios2|A_dc_actual_tag[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \inst|nios2|kernel_nios2_dc_tag|the_altsyncram|auto_generated|q_b\(9),
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \inst|nios2|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|A_dc_actual_tag\(9));

-- Location: LCCOMB_X16_Y10_N24
\inst|nios2|A_dc_wb_tag[9]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|nios2|A_dc_actual_tag\(9),
	combout => \inst|nios2|A_dc_wb_tag[9]~feeder_combout\);

-- Location: FF_X16_Y10_N25
\inst|nios2|A_dc_wb_tag[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|A_dc_wb_tag[9]~feeder_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|nios2|A_dc_xfer_rd_data_starting~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|A_dc_wb_tag\(9));

-- Location: FF_X22_Y10_N1
\inst|nios2|d_address_tag_field[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|d_address_tag_field[9]~6_combout\,
	asdata => \inst|nios2|A_dc_wb_tag\(9),
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst|nios2|A_dc_wb_wr_want_dmaster~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|d_address_tag_field\(9));

-- Location: LCCOMB_X14_Y11_N24
\inst|nios2|d_address_tag_field[10]~5\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|A_mem_baddr\(21),
	datab => \inst|nios2|d_address_tag_field_nxt~0_combout\,
	datad => \inst|nios2|M_alu_result\(21),
	combout => \inst|nios2|d_address_tag_field[10]~5_combout\);

-- Location: LCCOMB_X23_Y10_N18
\inst|nios2|A_dc_actual_tag[10]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|nios2|kernel_nios2_dc_tag|the_altsyncram|auto_generated|q_b\(10),
	combout => \inst|nios2|A_dc_actual_tag[10]~feeder_combout\);

-- Location: FF_X23_Y10_N19
\inst|nios2|A_dc_actual_tag[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|A_dc_actual_tag[10]~feeder_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|nios2|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|A_dc_actual_tag\(10));

-- Location: LCCOMB_X23_Y10_N10
\inst|nios2|A_dc_wb_tag[10]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|nios2|A_dc_actual_tag\(10),
	combout => \inst|nios2|A_dc_wb_tag[10]~feeder_combout\);

-- Location: FF_X23_Y10_N11
\inst|nios2|A_dc_wb_tag[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|A_dc_wb_tag[10]~feeder_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|nios2|A_dc_xfer_rd_data_starting~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|A_dc_wb_tag\(10));

-- Location: FF_X14_Y11_N25
\inst|nios2|d_address_tag_field[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|d_address_tag_field[10]~5_combout\,
	asdata => \inst|nios2|A_dc_wb_tag\(10),
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst|nios2|A_dc_wb_wr_want_dmaster~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|d_address_tag_field\(10));

-- Location: LCCOMB_X22_Y10_N12
\inst|nios2|d_address_tag_field[8]~7\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|A_mem_baddr\(19),
	datab => \inst|nios2|M_alu_result\(19),
	datad => \inst|nios2|d_address_tag_field_nxt~0_combout\,
	combout => \inst|nios2|d_address_tag_field[8]~7_combout\);

-- Location: FF_X23_Y10_N29
\inst|nios2|A_dc_actual_tag[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \inst|nios2|kernel_nios2_dc_tag|the_altsyncram|auto_generated|q_b\(8),
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \inst|nios2|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|A_dc_actual_tag\(8));

-- Location: LCCOMB_X23_Y10_N12
\inst|nios2|A_dc_wb_tag[8]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|nios2|A_dc_actual_tag\(8),
	combout => \inst|nios2|A_dc_wb_tag[8]~feeder_combout\);

-- Location: FF_X23_Y10_N13
\inst|nios2|A_dc_wb_tag[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|A_dc_wb_tag[8]~feeder_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|nios2|A_dc_xfer_rd_data_starting~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|A_dc_wb_tag\(8));

-- Location: FF_X22_Y10_N13
\inst|nios2|d_address_tag_field[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|d_address_tag_field[8]~7_combout\,
	asdata => \inst|nios2|A_dc_wb_tag\(8),
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst|nios2|A_dc_wb_wr_want_dmaster~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|d_address_tag_field\(8));

-- Location: LCCOMB_X26_Y15_N6
\inst|addr_router_001|Equal1~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|addr_router_001|Equal1~1_combout\ = (!\inst|nios2|d_address_tag_field\(11) & (!\inst|nios2|d_address_tag_field\(9) & (!\inst|nios2|d_address_tag_field\(10) & !\inst|nios2|d_address_tag_field\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|d_address_tag_field\(11),
	datab => \inst|nios2|d_address_tag_field\(9),
	datac => \inst|nios2|d_address_tag_field\(10),
	datad => \inst|nios2|d_address_tag_field\(8),
	combout => \inst|addr_router_001|Equal1~1_combout\);

-- Location: LCCOMB_X17_Y10_N22
\inst|nios2|d_address_tag_field[4]~11\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|A_mem_baddr\(15),
	datab => \inst|nios2|d_address_tag_field_nxt~0_combout\,
	datad => \inst|nios2|M_alu_result\(15),
	combout => \inst|nios2|d_address_tag_field[4]~11_combout\);

-- Location: LCCOMB_X17_Y12_N10
\inst|nios2|A_dc_actual_tag[4]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|nios2|kernel_nios2_dc_tag|the_altsyncram|auto_generated|q_b\(4),
	combout => \inst|nios2|A_dc_actual_tag[4]~feeder_combout\);

-- Location: FF_X17_Y12_N11
\inst|nios2|A_dc_actual_tag[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|A_dc_actual_tag[4]~feeder_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|nios2|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|A_dc_actual_tag\(4));

-- Location: LCCOMB_X17_Y10_N30
\inst|nios2|A_dc_wb_tag[4]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|nios2|A_dc_actual_tag\(4),
	combout => \inst|nios2|A_dc_wb_tag[4]~feeder_combout\);

-- Location: FF_X17_Y10_N31
\inst|nios2|A_dc_wb_tag[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|A_dc_wb_tag[4]~feeder_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|nios2|A_dc_xfer_rd_data_starting~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|A_dc_wb_tag\(4));

-- Location: FF_X17_Y10_N23
\inst|nios2|d_address_tag_field[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|d_address_tag_field[4]~11_combout\,
	asdata => \inst|nios2|A_dc_wb_tag\(4),
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst|nios2|A_dc_wb_wr_want_dmaster~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|d_address_tag_field\(4));

-- Location: LCCOMB_X17_Y10_N2
\inst|nios2|d_address_tag_field[6]~9\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|M_alu_result\(17),
	datab => \inst|nios2|d_address_tag_field_nxt~0_combout\,
	datad => \inst|nios2|A_mem_baddr\(17),
	combout => \inst|nios2|d_address_tag_field[6]~9_combout\);

-- Location: FF_X14_Y20_N25
\inst|nios2|A_dc_actual_tag[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \inst|nios2|kernel_nios2_dc_tag|the_altsyncram|auto_generated|q_b\(6),
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \inst|nios2|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|A_dc_actual_tag\(6));

-- Location: LCCOMB_X17_Y10_N4
\inst|nios2|A_dc_wb_tag[6]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|nios2|A_dc_actual_tag\(6),
	combout => \inst|nios2|A_dc_wb_tag[6]~feeder_combout\);

-- Location: FF_X17_Y10_N5
\inst|nios2|A_dc_wb_tag[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|A_dc_wb_tag[6]~feeder_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|nios2|A_dc_xfer_rd_data_starting~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|A_dc_wb_tag\(6));

-- Location: FF_X17_Y10_N3
\inst|nios2|d_address_tag_field[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|d_address_tag_field[6]~9_combout\,
	asdata => \inst|nios2|A_dc_wb_tag\(6),
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst|nios2|A_dc_wb_wr_want_dmaster~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|d_address_tag_field\(6));

-- Location: LCCOMB_X17_Y10_N16
\inst|addr_router_001|Equal1~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|addr_router_001|Equal1~2_combout\ = (!\inst|nios2|d_address_tag_field\(7) & (!\inst|nios2|d_address_tag_field\(5) & (!\inst|nios2|d_address_tag_field\(4) & !\inst|nios2|d_address_tag_field\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|d_address_tag_field\(7),
	datab => \inst|nios2|d_address_tag_field\(5),
	datac => \inst|nios2|d_address_tag_field\(4),
	datad => \inst|nios2|d_address_tag_field\(6),
	combout => \inst|addr_router_001|Equal1~2_combout\);

-- Location: LCCOMB_X22_Y10_N28
\inst|addr_router_001|Equal1~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|addr_router_001|Equal1~4_combout\ = (\inst|addr_router_001|Equal1~3_combout\ & (\inst|addr_router_001|Equal1~0_combout\ & (\inst|addr_router_001|Equal1~1_combout\ & \inst|addr_router_001|Equal1~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|addr_router_001|Equal1~3_combout\,
	datab => \inst|addr_router_001|Equal1~0_combout\,
	datac => \inst|addr_router_001|Equal1~1_combout\,
	datad => \inst|addr_router_001|Equal1~2_combout\,
	combout => \inst|addr_router_001|Equal1~4_combout\);

-- Location: LCCOMB_X29_Y10_N30
\inst|addr_router_001|Equal3~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|addr_router_001|Equal3~1_combout\ = (!\inst|nios2|d_address_offset_field\(1) & (\inst|addr_router_001|Equal1~4_combout\ & (\inst|nios2|d_address_offset_field\(2) & \inst|addr_router_001|Equal2~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|d_address_offset_field\(1),
	datab => \inst|addr_router_001|Equal1~4_combout\,
	datac => \inst|nios2|d_address_offset_field\(2),
	datad => \inst|addr_router_001|Equal2~3_combout\,
	combout => \inst|addr_router_001|Equal3~1_combout\);

-- Location: LCCOMB_X29_Y9_N0
\inst|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~1_combout\ = (\inst|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0_combout\ & (\inst|jtag_uart|av_waitrequest~q\ 
-- & \inst|addr_router_001|Equal3~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0_combout\,
	datab => \inst|jtag_uart|av_waitrequest~q\,
	datac => \inst|addr_router_001|Equal3~1_combout\,
	combout => \inst|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~1_combout\);

-- Location: LCCOMB_X29_Y9_N18
\inst|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~2_combout\ = (\inst|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0) & 
-- (!\inst|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg\(0) & ((\inst|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1)) # 
-- (\inst|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~1_combout\)))) # (!\inst|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0) & 
-- (((\inst|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111001001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0),
	datab => \inst|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg\(0),
	datac => \inst|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	datad => \inst|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~1_combout\,
	combout => \inst|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~2_combout\);

-- Location: FF_X29_Y9_N19
\inst|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~2_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1));

-- Location: FF_X29_Y10_N31
\inst|limiter_001|last_channel[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|addr_router_001|Equal3~1_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|limiter_001|save_dest_id~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|limiter_001|last_channel\(3));

-- Location: LCCOMB_X29_Y9_N10
\inst|jtag_uart|av_waitrequest~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|jtag_uart|av_waitrequest~0_combout\ = (\inst|nios2|d_write~q\) # ((\inst|nios2|d_read~q\ & ((\inst|limiter_001|last_channel\(3)) # (!\inst|limiter_001|has_pending_responses~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|d_write~q\,
	datab => \inst|nios2|d_read~q\,
	datac => \inst|limiter_001|last_channel\(3),
	datad => \inst|limiter_001|has_pending_responses~q\,
	combout => \inst|jtag_uart|av_waitrequest~0_combout\);

-- Location: LCCOMB_X29_Y9_N16
\inst|jtag_uart|av_waitrequest~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|jtag_uart|av_waitrequest~1_combout\ = (\inst|addr_router_001|Equal3~1_combout\ & (!\inst|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & (!\inst|jtag_uart|av_waitrequest~q\ & 
-- \inst|jtag_uart|av_waitrequest~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|addr_router_001|Equal3~1_combout\,
	datab => \inst|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	datac => \inst|jtag_uart|av_waitrequest~q\,
	datad => \inst|jtag_uart|av_waitrequest~0_combout\,
	combout => \inst|jtag_uart|av_waitrequest~1_combout\);

-- Location: FF_X29_Y9_N17
\inst|jtag_uart|av_waitrequest\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|jtag_uart|av_waitrequest~1_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|jtag_uart|av_waitrequest~q\);

-- Location: LCCOMB_X29_Y9_N22
\inst|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0_combout\ = (\inst|nios2|d_read~q\ & ((\inst|nios2|d_write~q\) # ((\inst|limiter_001|last_channel\(3)) # (!\inst|limiter_001|has_pending_responses~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|d_write~q\,
	datab => \inst|nios2|d_read~q\,
	datac => \inst|limiter_001|last_channel\(3),
	datad => \inst|limiter_001|has_pending_responses~q\,
	combout => \inst|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0_combout\);

-- Location: LCCOMB_X29_Y9_N24
\inst|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg~0_combout\ = (\inst|cmd_xbar_demux_001|sink_ready~5_combout\ & (\inst|jtag_uart|av_waitrequest~q\ & 
-- (\inst|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0_combout\ & \inst|jtag_uart_avalon_jtag_slave_translator|waitrequest_reset_override~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cmd_xbar_demux_001|sink_ready~5_combout\,
	datab => \inst|jtag_uart|av_waitrequest~q\,
	datac => \inst|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0_combout\,
	datad => \inst|jtag_uart_avalon_jtag_slave_translator|waitrequest_reset_override~q\,
	combout => \inst|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg~0_combout\);

-- Location: FF_X29_Y9_N25
\inst|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg~0_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg\(0));

-- Location: LCCOMB_X26_Y10_N6
\inst|rsp_xbar_mux_001|src_payload~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|rsp_xbar_mux_001|src_payload~48_combout\ = (\inst|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(20) & ((\inst|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg\(0)) # ((\inst|rsp_xbar_demux|src1_valid~combout\ & 
-- \inst|nios2_jtag_debug_module_translator|av_readdata_pre\(20))))) # (!\inst|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(20) & (((\inst|rsp_xbar_demux|src1_valid~combout\ & \inst|nios2_jtag_debug_module_translator|av_readdata_pre\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(20),
	datab => \inst|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg\(0),
	datac => \inst|rsp_xbar_demux|src1_valid~combout\,
	datad => \inst|nios2_jtag_debug_module_translator|av_readdata_pre\(20),
	combout => \inst|rsp_xbar_mux_001|src_payload~48_combout\);

-- Location: LCCOMB_X26_Y10_N30
\inst|rsp_xbar_mux_001|src_payload~49\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|rsp_xbar_mux_001|src_payload~49_combout\ = (\inst|rsp_xbar_mux_001|src_payload~48_combout\) # ((\inst|sdram|za_data\(4) & \inst|rsp_xbar_mux_001|src_payload~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|sdram|za_data\(4),
	datac => \inst|rsp_xbar_mux_001|src_payload~3_combout\,
	datad => \inst|rsp_xbar_mux_001|src_payload~48_combout\,
	combout => \inst|rsp_xbar_mux_001|src_payload~49_combout\);

-- Location: FF_X26_Y10_N31
\inst|nios2|d_readdata_d1[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|rsp_xbar_mux_001|src_payload~49_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|d_readdata_d1\(20));

-- Location: LCCOMB_X23_Y12_N14
\inst|nios2|A_slow_inst_result[4]~4\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|A_ld_align_sh16~q\,
	datab => \inst|nios2|d_readdata_d1\(20),
	datad => \inst|nios2|d_readdata_d1\(4),
	combout => \inst|nios2|A_slow_inst_result[4]~4_combout\);

-- Location: FF_X23_Y12_N15
\inst|nios2|A_slow_inst_result[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|A_slow_inst_result[4]~4_combout\,
	asdata => \inst|nios2|A_slow_inst_result[12]~12_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst|nios2|A_ld_align_sh8~q\,
	ena => \inst|nios2|A_slow_inst_result_en~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|A_slow_inst_result\(4));

-- Location: LCCOMB_X24_Y14_N10
\inst|nios2|M_inst_result[4]~25\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|M_ctrl_mem~q\,
	datab => \inst|nios2|kernel_nios2_dc_data|the_altsyncram|auto_generated|q_b\(4),
	datad => \inst|nios2|M_alu_result\(4),
	combout => \inst|nios2|M_inst_result[4]~25_combout\);

-- Location: FF_X24_Y14_N11
\inst|nios2|A_inst_result[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|M_inst_result[4]~25_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sclr => \inst|nios2|M_ctrl_rdctl_inst~q\,
	ena => \inst|nios2|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|A_inst_result\(4));

-- Location: LCCOMB_X23_Y12_N4
\inst|nios2|A_wr_data_unfiltered[4]~42\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|A_wr_data_unfiltered[3]~18_combout\,
	datab => \inst|nios2|A_inst_result\(20),
	datac => \inst|nios2|A_inst_result\(4),
	datad => \inst|nios2|A_wr_data_unfiltered[3]~17_combout\,
	combout => \inst|nios2|A_wr_data_unfiltered[4]~42_combout\);

-- Location: LCCOMB_X23_Y12_N6
\inst|nios2|A_wr_data_unfiltered[4]~43\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|A_data_ram_ld16_data[12]~7_combout\,
	datab => \inst|nios2|A_slow_inst_result\(4),
	datac => \inst|nios2|A_wr_data_unfiltered[4]~42_combout\,
	datad => \inst|nios2|A_wr_data_unfiltered[3]~17_combout\,
	combout => \inst|nios2|A_wr_data_unfiltered[4]~43_combout\);

-- Location: LCCOMB_X23_Y15_N4
\inst|nios2|A_wr_data_unfiltered[4]~121\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|A_wr_data_unfiltered[4]~41_combout\,
	datab => \inst|nios2|A_wr_data_unfiltered[4]~43_combout\,
	datac => \inst|nios2|A_ctrl_mul_lsw~q\,
	datad => \inst|nios2|A_ctrl_shift_rot~q\,
	combout => \inst|nios2|A_wr_data_unfiltered[4]~121_combout\);

-- Location: FF_X23_Y15_N5
\inst|nios2|W_wr_data[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|A_wr_data_unfiltered[4]~121_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|W_wr_data\(4));

-- Location: LCCOMB_X17_Y14_N14
\inst|nios2|D_src2_reg[4]~38\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|D_src2_reg[30]~22_combout\,
	datab => \inst|nios2|A_wr_data_unfiltered[4]~121_combout\,
	datac => \inst|nios2|D_src2_reg[30]~23_combout\,
	datad => \inst|nios2|M_alu_result\(4),
	combout => \inst|nios2|D_src2_reg[4]~38_combout\);

-- Location: LCCOMB_X17_Y14_N24
\inst|nios2|D_src2_reg[4]~39\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|D_src2_reg[30]~22_combout\,
	datab => \inst|nios2|W_wr_data\(4),
	datac => \inst|nios2|D_src2_reg[4]~38_combout\,
	datad => \inst|nios2|kernel_nios2_register_bank_b|the_altsyncram|auto_generated|q_b\(4),
	combout => \inst|nios2|D_src2_reg[4]~39_combout\);

-- Location: LCCOMB_X17_Y14_N20
\inst|nios2|E_src2[4]~4\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|D_src2_hazard_E~combout\,
	datab => \inst|nios2|D_src2_reg[4]~39_combout\,
	datad => \inst|nios2|E_alu_result\(4),
	combout => \inst|nios2|E_src2[4]~4_combout\);

-- Location: LCCOMB_X17_Y14_N0
\inst|nios2|E_src2[4]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|nios2|E_src2[4]~4_combout\,
	combout => \inst|nios2|E_src2[4]~feeder_combout\);

-- Location: LCCOMB_X17_Y14_N26
\inst|nios2|D_src2_imm[4]~6\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|D_iw\(10),
	datad => \inst|nios2|D_ctrl_hi_imm16~q\,
	combout => \inst|nios2|D_src2_imm[4]~6_combout\);

-- Location: FF_X17_Y14_N1
\inst|nios2|E_src2[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|E_src2[4]~feeder_combout\,
	asdata => \inst|nios2|D_src2_imm[4]~6_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst|nios2|D_ctrl_src2_choose_imm~q\,
	ena => \inst|nios2|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|E_src2\(4));

-- Location: LCCOMB_X19_Y17_N16
\inst|nios2|E_logic_result[4]~22\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110110011000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|E_logic_op\(0),
	datab => \inst|nios2|E_logic_op\(1),
	datac => \inst|nios2|E_src2\(4),
	datad => \inst|nios2|E_src1\(4),
	combout => \inst|nios2|E_logic_result[4]~22_combout\);

-- Location: LCCOMB_X17_Y14_N16
\inst|nios2|E_alu_result[4]\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|nios2|E_alu_result[4]~23_combout\,
	datac => \inst|nios2|E_logic_result[4]~22_combout\,
	datad => \inst|nios2|E_ctrl_logic~q\,
	combout => \inst|nios2|E_alu_result\(4));

-- Location: LCCOMB_X17_Y14_N2
\inst|nios2|D_src1_reg[4]~20\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|D_src1_reg[4]~19_combout\,
	datab => \inst|nios2|E_regnum_a_cmp_D~q\,
	datac => \inst|nios2|D_ctrl_a_not_src~q\,
	datad => \inst|nios2|E_alu_result\(4),
	combout => \inst|nios2|D_src1_reg[4]~20_combout\);

-- Location: FF_X17_Y14_N3
\inst|nios2|E_src1[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|D_src1_reg[4]~20_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|nios2|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|E_src1\(4));

-- Location: LCCOMB_X14_Y18_N26
\inst|nios2|M_pipe_flush_waddr[2]~9\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|M_pipe_flush_waddr_nxt[2]~21_combout\,
	datab => \inst|nios2|E_src1\(4),
	datad => \inst|nios2|E_ctrl_jmp_indirect~q\,
	combout => \inst|nios2|M_pipe_flush_waddr[2]~9_combout\);

-- Location: LCCOMB_X14_Y18_N4
\inst|nios2|E_pc[2]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|nios2|D_pc\(2),
	combout => \inst|nios2|E_pc[2]~feeder_combout\);

-- Location: FF_X14_Y18_N5
\inst|nios2|E_pc[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|E_pc[2]~feeder_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|nios2|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|E_pc\(2));

-- Location: FF_X14_Y18_N27
\inst|nios2|M_pipe_flush_waddr[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|M_pipe_flush_waddr[2]~9_combout\,
	asdata => \inst|nios2|E_pc\(2),
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst|nios2|E_hbreak_req~combout\,
	ena => \inst|nios2|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|M_pipe_flush_waddr\(2));

-- Location: LCCOMB_X14_Y21_N20
\inst|nios2|F_ic_data_rd_addr_nxt[2]~11\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|F_ic_data_rd_addr_nxt[2]~10_combout\,
	datab => \inst|nios2|M_pipe_flush~q\,
	datac => \inst|nios2|M_pipe_flush_waddr\(2),
	combout => \inst|nios2|F_ic_data_rd_addr_nxt[2]~11_combout\);

-- Location: FF_X13_Y18_N7
\inst|nios2|D_br_taken_waddr_partial[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|D_br_taken_waddr_partial[0]~11_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|nios2|F_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|D_br_taken_waddr_partial\(0));

-- Location: LCCOMB_X14_Y19_N8
\inst|nios2|D_extra_pc[0]~24\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|D_pc_plus_one\(0),
	datab => \inst|nios2|D_br_taken_waddr_partial\(0),
	datac => \inst|nios2|D_bht_data\(1),
	datad => \inst|nios2|E_ctrl_br_cond_nxt~1_combout\,
	combout => \inst|nios2|D_extra_pc[0]~24_combout\);

-- Location: FF_X14_Y19_N9
\inst|nios2|E_extra_pc[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|D_extra_pc[0]~24_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|nios2|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|E_extra_pc\(0));

-- Location: LCCOMB_X19_Y17_N10
\inst|nios2|E_alu_result[2]~25\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|Add17|auto_generated|result_int[3]~6_combout\,
	datab => \inst|nios2|E_alu_result~0_combout\,
	datac => \inst|nios2|E_extra_pc\(0),
	datad => \inst|nios2|E_ctrl_retaddr~q\,
	combout => \inst|nios2|E_alu_result[2]~25_combout\);

-- Location: LCCOMB_X19_Y17_N22
\inst|nios2|E_alu_result[2]\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|nios2|E_logic_result[2]~24_combout\,
	datac => \inst|nios2|E_ctrl_logic~q\,
	datad => \inst|nios2|E_alu_result[2]~25_combout\,
	combout => \inst|nios2|E_alu_result\(2));

-- Location: LCCOMB_X19_Y17_N0
\inst|nios2|D_src1_reg[2]~26\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|D_src1_reg[2]~25_combout\,
	datab => \inst|nios2|D_ctrl_a_not_src~q\,
	datac => \inst|nios2|E_alu_result\(2),
	datad => \inst|nios2|E_regnum_a_cmp_D~q\,
	combout => \inst|nios2|D_src1_reg[2]~26_combout\);

-- Location: FF_X19_Y17_N1
\inst|nios2|E_src1[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|D_src1_reg[2]~26_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|nios2|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|E_src1\(2));

-- Location: LCCOMB_X19_Y17_N28
\inst|nios2|E_logic_result[2]~24\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111100011000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|E_logic_op\(0),
	datab => \inst|nios2|E_src2\(2),
	datac => \inst|nios2|E_logic_op\(1),
	datad => \inst|nios2|E_src1\(2),
	combout => \inst|nios2|E_logic_result[2]~24_combout\);

-- Location: LCCOMB_X19_Y17_N6
\inst|nios2|the_kernel_nios2_test_bench|Equal0~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|E_logic_result[26]~0_combout\,
	datab => \inst|nios2|E_logic_result[2]~24_combout\,
	datac => \inst|nios2|E_logic_result[3]~23_combout\,
	datad => \inst|nios2|E_logic_result[4]~22_combout\,
	combout => \inst|nios2|the_kernel_nios2_test_bench|Equal0~0_combout\);

-- Location: LCCOMB_X23_Y19_N0
\inst|nios2|E_logic_result[21]~5\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111110010000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|E_logic_op\(0),
	datab => \inst|nios2|E_src2\(21),
	datac => \inst|nios2|E_src1\(21),
	datad => \inst|nios2|E_logic_op\(1),
	combout => \inst|nios2|E_logic_result[21]~5_combout\);

-- Location: LCCOMB_X23_Y17_N2
\inst|nios2|E_logic_result[20]~6\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100010101001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|E_logic_op\(1),
	datab => \inst|nios2|E_src2\(20),
	datac => \inst|nios2|E_src1\(20),
	datad => \inst|nios2|E_logic_op\(0),
	combout => \inst|nios2|E_logic_result[20]~6_combout\);

-- Location: LCCOMB_X22_Y17_N24
\inst|nios2|the_kernel_nios2_test_bench|Equal0~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|E_logic_result[18]~8_combout\,
	datab => \inst|nios2|E_logic_result[19]~7_combout\,
	datac => \inst|nios2|E_logic_result[21]~5_combout\,
	datad => \inst|nios2|E_logic_result[20]~6_combout\,
	combout => \inst|nios2|the_kernel_nios2_test_bench|Equal0~2_combout\);

-- Location: LCCOMB_X17_Y16_N14
\inst|nios2|the_kernel_nios2_test_bench|Equal0~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|E_logic_result[24]~2_combout\,
	datab => \inst|nios2|E_logic_result[22]~4_combout\,
	datac => \inst|nios2|E_logic_result[23]~3_combout\,
	datad => \inst|nios2|E_logic_result[25]~1_combout\,
	combout => \inst|nios2|the_kernel_nios2_test_bench|Equal0~1_combout\);

-- Location: LCCOMB_X19_Y19_N24
\inst|nios2|the_kernel_nios2_test_bench|Equal0~4\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|the_kernel_nios2_test_bench|Equal0~3_combout\,
	datab => \inst|nios2|the_kernel_nios2_test_bench|Equal0~0_combout\,
	datac => \inst|nios2|the_kernel_nios2_test_bench|Equal0~2_combout\,
	datad => \inst|nios2|the_kernel_nios2_test_bench|Equal0~1_combout\,
	combout => \inst|nios2|the_kernel_nios2_test_bench|Equal0~4_combout\);

-- Location: LCCOMB_X16_Y16_N8
\inst|nios2|E_logic_result[6]~20\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110101010001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|E_logic_op\(1),
	datab => \inst|nios2|E_src1\(6),
	datac => \inst|nios2|E_logic_op\(0),
	datad => \inst|nios2|E_src2\(6),
	combout => \inst|nios2|E_logic_result[6]~20_combout\);

-- Location: LCCOMB_X16_Y16_N16
\inst|nios2|E_logic_result[9]~17\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110101010001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|E_logic_op\(1),
	datab => \inst|nios2|E_src2\(9),
	datac => \inst|nios2|E_logic_op\(0),
	datad => \inst|nios2|E_src1\(9),
	combout => \inst|nios2|E_logic_result[9]~17_combout\);

-- Location: LCCOMB_X16_Y16_N18
\inst|nios2|the_kernel_nios2_test_bench|Equal0~6\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|E_logic_result[8]~18_combout\,
	datab => \inst|nios2|E_logic_result[7]~19_combout\,
	datac => \inst|nios2|E_logic_result[6]~20_combout\,
	datad => \inst|nios2|E_logic_result[9]~17_combout\,
	combout => \inst|nios2|the_kernel_nios2_test_bench|Equal0~6_combout\);

-- Location: LCCOMB_X16_Y14_N28
\inst|nios2|E_logic_result[10]~16\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110101010001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|E_logic_op\(1),
	datab => \inst|nios2|E_src1\(10),
	datac => \inst|nios2|E_logic_op\(0),
	datad => \inst|nios2|E_src2\(10),
	combout => \inst|nios2|E_logic_result[10]~16_combout\);

-- Location: LCCOMB_X14_Y16_N24
\inst|nios2|the_kernel_nios2_test_bench|Equal0~5\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|E_logic_result[11]~15_combout\,
	datab => \inst|nios2|E_logic_result[13]~13_combout\,
	datac => \inst|nios2|E_logic_result[10]~16_combout\,
	datad => \inst|nios2|E_logic_result[12]~14_combout\,
	combout => \inst|nios2|the_kernel_nios2_test_bench|Equal0~5_combout\);

-- Location: LCCOMB_X13_Y16_N0
\inst|nios2|the_kernel_nios2_test_bench|Equal0~10\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|the_kernel_nios2_test_bench|Equal0~9_combout\,
	datab => \inst|nios2|the_kernel_nios2_test_bench|Equal0~4_combout\,
	datac => \inst|nios2|the_kernel_nios2_test_bench|Equal0~6_combout\,
	datad => \inst|nios2|the_kernel_nios2_test_bench|Equal0~5_combout\,
	combout => \inst|nios2|the_kernel_nios2_test_bench|Equal0~10_combout\);

-- Location: FF_X13_Y16_N3
\inst|nios2|E_compare_op[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|D_logic_op_raw[0]~1_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|nios2|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|E_compare_op\(0));

-- Location: LCCOMB_X21_Y16_N14
\inst|nios2|Add17|auto_generated|result_int[32]~64\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|E_arith_src1\(31),
	datab => \inst|nios2|Add17|auto_generated|_~11_combout\,
	datad => VCC,
	cin => \inst|nios2|Add17|auto_generated|result_int[31]~63\,
	combout => \inst|nios2|Add17|auto_generated|result_int[32]~64_combout\,
	cout => \inst|nios2|Add17|auto_generated|result_int[32]~65\);

-- Location: LCCOMB_X21_Y16_N16
\inst|nios2|Add17|auto_generated|result_int[33]~66\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \inst|nios2|E_ctrl_alu_subtract~q\,
	cin => \inst|nios2|Add17|auto_generated|result_int[32]~65\,
	combout => \inst|nios2|Add17|auto_generated|result_int[33]~66_combout\);

-- Location: LCCOMB_X13_Y16_N20
\inst|nios2|M_pipe_flush_nxt~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010111001110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|E_compare_op\(1),
	datab => \inst|nios2|the_kernel_nios2_test_bench|Equal0~10_combout\,
	datac => \inst|nios2|E_compare_op\(0),
	datad => \inst|nios2|Add17|auto_generated|result_int[33]~66_combout\,
	combout => \inst|nios2|M_pipe_flush_nxt~0_combout\);

-- Location: FF_X18_Y21_N31
\inst|nios2|E_bht_data[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \inst|nios2|D_bht_data\(1),
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \inst|nios2|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|E_bht_data\(1));

-- Location: LCCOMB_X18_Y21_N14
\inst|nios2|E_br_mispredict~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|E_ctrl_br_cond~q\,
	datab => \inst|nios2|M_pipe_flush_nxt~0_combout\,
	datac => \inst|nios2|E_bht_data\(1),
	datad => \inst|nios2|E_valid~1_combout\,
	combout => \inst|nios2|E_br_mispredict~0_combout\);

-- Location: FF_X18_Y21_N15
\inst|nios2|M_br_mispredict\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|E_br_mispredict~0_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|nios2|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|M_br_mispredict~q\);

-- Location: LCCOMB_X18_Y21_N4
\inst|nios2|M_br_mispredict~_wirecell\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst|nios2|M_br_mispredict~q\,
	combout => \inst|nios2|M_br_mispredict~_wirecell_combout\);

-- Location: LCCOMB_X13_Y16_N14
\inst|nios2|E_br_result~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010111001110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|E_compare_op\(1),
	datab => \inst|nios2|the_kernel_nios2_test_bench|Equal0~10_combout\,
	datac => \inst|nios2|E_compare_op\(0),
	datad => \inst|nios2|Add17|auto_generated|result_int[33]~66_combout\,
	combout => \inst|nios2|E_br_result~0_combout\);

-- Location: LCCOMB_X18_Y21_N26
\inst|nios2|M_br_cond_taken_history[0]~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|E_ctrl_br_cond~q\,
	datab => \inst|nios2|E_valid~0_combout\,
	datac => \inst|nios2|A_stall~0_combout\,
	datad => \inst|nios2|E_hbreak_req~combout\,
	combout => \inst|nios2|M_br_cond_taken_history[0]~0_combout\);

-- Location: FF_X13_Y16_N15
\inst|nios2|M_br_cond_taken_history[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|E_br_result~0_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|nios2|M_br_cond_taken_history[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|M_br_cond_taken_history\(0));

-- Location: LCCOMB_X13_Y17_N20
\inst|nios2|F_bht_ptr_nxt[0]\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010110111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|F_ic_data_rd_addr_nxt[0]~2_combout\,
	datab => \inst|nios2|M_pipe_flush~q\,
	datac => \inst|nios2|M_pipe_flush_waddr\(0),
	datad => \inst|nios2|M_br_cond_taken_history\(0),
	combout => \inst|nios2|F_bht_ptr_nxt\(0));

-- Location: FF_X13_Y17_N21
\inst|nios2|F_bht_ptr[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|F_bht_ptr_nxt\(0),
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|nios2|F_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|F_bht_ptr\(0));

-- Location: LCCOMB_X13_Y17_N0
\inst|nios2|D_bht_ptr[0]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|nios2|F_bht_ptr\(0),
	combout => \inst|nios2|D_bht_ptr[0]~feeder_combout\);

-- Location: FF_X13_Y17_N1
\inst|nios2|D_bht_ptr[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|D_bht_ptr[0]~feeder_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|nios2|F_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|D_bht_ptr\(0));

-- Location: LCCOMB_X13_Y17_N14
\inst|nios2|E_bht_ptr[0]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|nios2|D_bht_ptr\(0),
	combout => \inst|nios2|E_bht_ptr[0]~feeder_combout\);

-- Location: FF_X13_Y17_N15
\inst|nios2|E_bht_ptr[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|E_bht_ptr[0]~feeder_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|nios2|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|E_bht_ptr\(0));

-- Location: FF_X13_Y17_N27
\inst|nios2|M_bht_ptr_unfiltered[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \inst|nios2|E_bht_ptr\(0),
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \inst|nios2|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|M_bht_ptr_unfiltered\(0));

-- Location: LCCOMB_X14_Y20_N8
\inst|nios2|F_ic_data_rd_addr_nxt[1]~4\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|F_pc[24]~1_combout\,
	datab => \inst|nios2|D_br_taken_waddr_partial\(1),
	datac => \inst|nios2|D_pc\(1),
	datad => \inst|nios2|F_pc[24]~0_combout\,
	combout => \inst|nios2|F_ic_data_rd_addr_nxt[1]~4_combout\);

-- Location: LCCOMB_X14_Y20_N0
\inst|nios2|F_ic_data_rd_addr_nxt[1]~5\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|D_iw\(7),
	datab => \inst|nios2|F_pc[24]~0_combout\,
	datac => \inst|nios2|F_ic_data_rd_addr_nxt[1]~4_combout\,
	datad => \inst|nios2|F_pc_plus_one[1]~2_combout\,
	combout => \inst|nios2|F_ic_data_rd_addr_nxt[1]~5_combout\);

-- Location: LCCOMB_X14_Y21_N0
\inst|nios2|F_ic_data_rd_addr_nxt[1]~6\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|M_pipe_flush~q\,
	datab => \inst|nios2|F_ic_data_rd_addr_nxt[1]~5_combout\,
	datac => \inst|nios2|E_valid_jmp_indirect~q\,
	datad => \inst|nios2|E_src1\(3),
	combout => \inst|nios2|F_ic_data_rd_addr_nxt[1]~6_combout\);

-- Location: LCCOMB_X14_Y21_N28
\inst|nios2|F_bht_ptr_nxt[1]\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|M_br_cond_taken_history\(1),
	datab => \inst|nios2|M_pipe_flush~q\,
	datac => \inst|nios2|M_pipe_flush_waddr\(1),
	datad => \inst|nios2|F_ic_data_rd_addr_nxt[1]~6_combout\,
	combout => \inst|nios2|F_bht_ptr_nxt\(1));

-- Location: FF_X14_Y21_N29
\inst|nios2|F_bht_ptr[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|F_bht_ptr_nxt\(1),
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|nios2|F_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|F_bht_ptr\(1));

-- Location: LCCOMB_X14_Y21_N16
\inst|nios2|D_bht_ptr[1]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|nios2|F_bht_ptr\(1),
	combout => \inst|nios2|D_bht_ptr[1]~feeder_combout\);

-- Location: FF_X14_Y21_N17
\inst|nios2|D_bht_ptr[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|D_bht_ptr[1]~feeder_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|nios2|F_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|D_bht_ptr\(1));

-- Location: FF_X21_Y21_N19
\inst|nios2|E_bht_ptr[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \inst|nios2|D_bht_ptr\(1),
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \inst|nios2|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|E_bht_ptr\(1));

-- Location: LCCOMB_X21_Y21_N0
\inst|nios2|M_bht_ptr_unfiltered[1]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|nios2|E_bht_ptr\(1),
	combout => \inst|nios2|M_bht_ptr_unfiltered[1]~feeder_combout\);

-- Location: FF_X21_Y21_N1
\inst|nios2|M_bht_ptr_unfiltered[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|M_bht_ptr_unfiltered[1]~feeder_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|nios2|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|M_bht_ptr_unfiltered\(1));

-- Location: FF_X13_Y16_N9
\inst|nios2|M_br_cond_taken_history[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \inst|nios2|M_br_cond_taken_history\(0),
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \inst|nios2|M_br_cond_taken_history[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|M_br_cond_taken_history\(1));

-- Location: FF_X13_Y16_N11
\inst|nios2|M_br_cond_taken_history[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \inst|nios2|M_br_cond_taken_history\(1),
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \inst|nios2|M_br_cond_taken_history[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|M_br_cond_taken_history\(2));

-- Location: LCCOMB_X14_Y21_N30
\inst|nios2|F_bht_ptr_nxt[2]\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010110111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|F_ic_data_rd_addr_nxt[2]~10_combout\,
	datab => \inst|nios2|M_pipe_flush~q\,
	datac => \inst|nios2|M_pipe_flush_waddr\(2),
	datad => \inst|nios2|M_br_cond_taken_history\(2),
	combout => \inst|nios2|F_bht_ptr_nxt\(2));

-- Location: FF_X14_Y21_N31
\inst|nios2|F_bht_ptr[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|F_bht_ptr_nxt\(2),
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|nios2|F_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|F_bht_ptr\(2));

-- Location: FF_X14_Y21_N11
\inst|nios2|D_bht_ptr[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \inst|nios2|F_bht_ptr\(2),
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \inst|nios2|F_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|D_bht_ptr\(2));

-- Location: LCCOMB_X19_Y21_N0
\inst|nios2|E_bht_ptr[2]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|nios2|D_bht_ptr\(2),
	combout => \inst|nios2|E_bht_ptr[2]~feeder_combout\);

-- Location: FF_X19_Y21_N1
\inst|nios2|E_bht_ptr[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|E_bht_ptr[2]~feeder_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|nios2|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|E_bht_ptr\(2));

-- Location: LCCOMB_X19_Y21_N4
\inst|nios2|M_bht_ptr_unfiltered[2]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|nios2|E_bht_ptr\(2),
	combout => \inst|nios2|M_bht_ptr_unfiltered[2]~feeder_combout\);

-- Location: FF_X19_Y21_N5
\inst|nios2|M_bht_ptr_unfiltered[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|M_bht_ptr_unfiltered[2]~feeder_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|nios2|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|M_bht_ptr_unfiltered\(2));

-- Location: LCCOMB_X19_Y20_N18
\inst|nios2|M_pipe_flush_waddr_nxt[3]~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|E_ctrl_break~q\,
	datab => \inst|nios2|E_ctrl_exception~q\,
	datac => \inst|nios2|E_extra_pc\(3),
	datad => \inst|nios2|E_ctrl_crst~q\,
	combout => \inst|nios2|M_pipe_flush_waddr_nxt[3]~2_combout\);

-- Location: LCCOMB_X16_Y20_N18
\inst|nios2|M_pipe_flush_waddr[3]~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|E_ctrl_jmp_indirect~q\,
	datab => \inst|nios2|E_src1\(5),
	datad => \inst|nios2|M_pipe_flush_waddr_nxt[3]~2_combout\,
	combout => \inst|nios2|M_pipe_flush_waddr[3]~0_combout\);

-- Location: LCCOMB_X16_Y20_N14
\inst|nios2|E_pc[3]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst|nios2|D_pc\(3),
	combout => \inst|nios2|E_pc[3]~feeder_combout\);

-- Location: FF_X16_Y20_N15
\inst|nios2|E_pc[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|E_pc[3]~feeder_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|nios2|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|E_pc\(3));

-- Location: FF_X16_Y20_N19
\inst|nios2|M_pipe_flush_waddr[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|M_pipe_flush_waddr[3]~0_combout\,
	asdata => \inst|nios2|E_pc\(3),
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst|nios2|E_hbreak_req~combout\,
	ena => \inst|nios2|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|M_pipe_flush_waddr\(3));

-- Location: LCCOMB_X17_Y20_N2
\inst|nios2|F_bht_ptr_nxt[3]\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101100101011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|M_br_cond_taken_history\(3),
	datab => \inst|nios2|M_pipe_flush~q\,
	datac => \inst|nios2|F_ic_tag_rd_addr_nxt[0]~2_combout\,
	datad => \inst|nios2|M_pipe_flush_waddr\(3),
	combout => \inst|nios2|F_bht_ptr_nxt\(3));

-- Location: FF_X17_Y20_N3
\inst|nios2|F_bht_ptr[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|F_bht_ptr_nxt\(3),
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|nios2|F_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|F_bht_ptr\(3));

-- Location: FF_X12_Y18_N5
\inst|nios2|D_bht_ptr[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \inst|nios2|F_bht_ptr\(3),
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \inst|nios2|F_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|D_bht_ptr\(3));

-- Location: LCCOMB_X19_Y21_N10
\inst|nios2|E_bht_ptr[3]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|nios2|D_bht_ptr\(3),
	combout => \inst|nios2|E_bht_ptr[3]~feeder_combout\);

-- Location: FF_X19_Y21_N11
\inst|nios2|E_bht_ptr[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|E_bht_ptr[3]~feeder_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|nios2|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|E_bht_ptr\(3));

-- Location: LCCOMB_X19_Y21_N22
\inst|nios2|M_bht_ptr_unfiltered[3]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|nios2|E_bht_ptr\(3),
	combout => \inst|nios2|M_bht_ptr_unfiltered[3]~feeder_combout\);

-- Location: FF_X19_Y21_N23
\inst|nios2|M_bht_ptr_unfiltered[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|M_bht_ptr_unfiltered[3]~feeder_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|nios2|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|M_bht_ptr_unfiltered\(3));

-- Location: FF_X13_Y18_N15
\inst|nios2|D_br_taken_waddr_partial[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|D_br_taken_waddr_partial[4]~19_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|nios2|F_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|D_br_taken_waddr_partial\(4));

-- Location: FF_X13_Y20_N17
\inst|nios2|D_pc_plus_one[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|F_pc_plus_one[4]~8_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|nios2|F_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|D_pc_plus_one\(4));

-- Location: LCCOMB_X13_Y20_N4
\inst|nios2|D_extra_pc[4]~20\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|E_ctrl_br_cond_nxt~1_combout\,
	datab => \inst|nios2|D_br_taken_waddr_partial\(4),
	datac => \inst|nios2|D_bht_data\(1),
	datad => \inst|nios2|D_pc_plus_one\(4),
	combout => \inst|nios2|D_extra_pc[4]~20_combout\);

-- Location: FF_X13_Y20_N5
\inst|nios2|E_extra_pc[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|D_extra_pc[4]~20_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|nios2|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|E_extra_pc\(4));

-- Location: LCCOMB_X19_Y20_N4
\inst|nios2|M_pipe_flush_waddr_nxt[4]~3\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|E_ctrl_break~q\,
	datab => \inst|nios2|E_ctrl_exception~q\,
	datac => \inst|nios2|E_ctrl_crst~q\,
	datad => \inst|nios2|E_extra_pc\(4),
	combout => \inst|nios2|M_pipe_flush_waddr_nxt[4]~3_combout\);

-- Location: LCCOMB_X18_Y20_N0
\inst|nios2|M_pipe_flush_waddr[4]~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|E_ctrl_jmp_indirect~q\,
	datab => \inst|nios2|E_src1\(6),
	datad => \inst|nios2|M_pipe_flush_waddr_nxt[4]~3_combout\,
	combout => \inst|nios2|M_pipe_flush_waddr[4]~1_combout\);

-- Location: LCCOMB_X18_Y20_N26
\inst|nios2|E_pc[4]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|nios2|D_pc\(4),
	combout => \inst|nios2|E_pc[4]~feeder_combout\);

-- Location: FF_X18_Y20_N27
\inst|nios2|E_pc[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|E_pc[4]~feeder_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|nios2|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|E_pc\(4));

-- Location: FF_X18_Y20_N1
\inst|nios2|M_pipe_flush_waddr[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|M_pipe_flush_waddr[4]~1_combout\,
	asdata => \inst|nios2|E_pc\(4),
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst|nios2|E_hbreak_req~combout\,
	ena => \inst|nios2|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|M_pipe_flush_waddr\(4));

-- Location: LCCOMB_X13_Y16_N28
\inst|nios2|M_br_cond_taken_history[3]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|nios2|M_br_cond_taken_history\(2),
	combout => \inst|nios2|M_br_cond_taken_history[3]~feeder_combout\);

-- Location: FF_X13_Y16_N29
\inst|nios2|M_br_cond_taken_history[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|M_br_cond_taken_history[3]~feeder_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|nios2|M_br_cond_taken_history[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|M_br_cond_taken_history\(3));

-- Location: LCCOMB_X13_Y16_N22
\inst|nios2|M_br_cond_taken_history[4]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|nios2|M_br_cond_taken_history\(3),
	combout => \inst|nios2|M_br_cond_taken_history[4]~feeder_combout\);

-- Location: FF_X13_Y16_N23
\inst|nios2|M_br_cond_taken_history[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|M_br_cond_taken_history[4]~feeder_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|nios2|M_br_cond_taken_history[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|M_br_cond_taken_history\(4));

-- Location: LCCOMB_X16_Y21_N0
\inst|nios2|F_bht_ptr_nxt[4]\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101111110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|M_pipe_flush~q\,
	datab => \inst|nios2|M_pipe_flush_waddr\(4),
	datac => \inst|nios2|F_ic_tag_rd_addr_nxt[1]~6_combout\,
	datad => \inst|nios2|M_br_cond_taken_history\(4),
	combout => \inst|nios2|F_bht_ptr_nxt\(4));

-- Location: FF_X16_Y21_N1
\inst|nios2|F_bht_ptr[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|F_bht_ptr_nxt\(4),
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|nios2|F_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|F_bht_ptr\(4));

-- Location: LCCOMB_X16_Y21_N16
\inst|nios2|D_bht_ptr[4]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|nios2|F_bht_ptr\(4),
	combout => \inst|nios2|D_bht_ptr[4]~feeder_combout\);

-- Location: FF_X16_Y21_N17
\inst|nios2|D_bht_ptr[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|D_bht_ptr[4]~feeder_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|nios2|F_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|D_bht_ptr\(4));

-- Location: LCCOMB_X16_Y21_N28
\inst|nios2|E_bht_ptr[4]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|nios2|D_bht_ptr\(4),
	combout => \inst|nios2|E_bht_ptr[4]~feeder_combout\);

-- Location: FF_X16_Y21_N29
\inst|nios2|E_bht_ptr[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|E_bht_ptr[4]~feeder_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|nios2|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|E_bht_ptr\(4));

-- Location: LCCOMB_X13_Y21_N10
\inst|nios2|M_bht_ptr_unfiltered[4]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|nios2|E_bht_ptr\(4),
	combout => \inst|nios2|M_bht_ptr_unfiltered[4]~feeder_combout\);

-- Location: FF_X13_Y21_N11
\inst|nios2|M_bht_ptr_unfiltered[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|M_bht_ptr_unfiltered[4]~feeder_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|nios2|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|M_bht_ptr_unfiltered\(4));

-- Location: LCCOMB_X16_Y18_N12
\inst|nios2|F_bht_ptr_nxt[5]\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110010101100110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|M_br_cond_taken_history\(5),
	datab => \inst|nios2|F_ic_tag_rd_addr_nxt[2]~10_combout\,
	datac => \inst|nios2|M_pipe_flush~q\,
	datad => \inst|nios2|M_pipe_flush_waddr\(5),
	combout => \inst|nios2|F_bht_ptr_nxt\(5));

-- Location: FF_X16_Y18_N13
\inst|nios2|F_bht_ptr[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|F_bht_ptr_nxt\(5),
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|nios2|F_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|F_bht_ptr\(5));

-- Location: LCCOMB_X16_Y18_N0
\inst|nios2|D_bht_ptr[5]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|nios2|F_bht_ptr\(5),
	combout => \inst|nios2|D_bht_ptr[5]~feeder_combout\);

-- Location: FF_X16_Y18_N1
\inst|nios2|D_bht_ptr[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|D_bht_ptr[5]~feeder_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|nios2|F_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|D_bht_ptr\(5));

-- Location: LCCOMB_X16_Y18_N6
\inst|nios2|E_bht_ptr[5]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|nios2|D_bht_ptr\(5),
	combout => \inst|nios2|E_bht_ptr[5]~feeder_combout\);

-- Location: FF_X16_Y18_N7
\inst|nios2|E_bht_ptr[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|E_bht_ptr[5]~feeder_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|nios2|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|E_bht_ptr\(5));

-- Location: LCCOMB_X16_Y18_N10
\inst|nios2|M_bht_ptr_unfiltered[5]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|nios2|E_bht_ptr\(5),
	combout => \inst|nios2|M_bht_ptr_unfiltered[5]~feeder_combout\);

-- Location: FF_X16_Y18_N11
\inst|nios2|M_bht_ptr_unfiltered[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|M_bht_ptr_unfiltered[5]~feeder_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|nios2|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|M_bht_ptr_unfiltered\(5));

-- Location: FF_X13_Y16_N25
\inst|nios2|M_br_cond_taken_history[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \inst|nios2|M_br_cond_taken_history\(4),
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \inst|nios2|M_br_cond_taken_history[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|M_br_cond_taken_history\(5));

-- Location: LCCOMB_X13_Y16_N26
\inst|nios2|M_br_cond_taken_history[6]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|nios2|M_br_cond_taken_history\(5),
	combout => \inst|nios2|M_br_cond_taken_history[6]~feeder_combout\);

-- Location: FF_X13_Y16_N27
\inst|nios2|M_br_cond_taken_history[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|M_br_cond_taken_history[6]~feeder_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|nios2|M_br_cond_taken_history[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|M_br_cond_taken_history\(6));

-- Location: LCCOMB_X16_Y21_N18
\inst|nios2|F_bht_ptr_nxt[6]\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110001101100110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|F_ic_tag_rd_addr_nxt[3]~14_combout\,
	datab => \inst|nios2|M_br_cond_taken_history\(6),
	datac => \inst|nios2|M_pipe_flush~q\,
	datad => \inst|nios2|M_pipe_flush_waddr\(6),
	combout => \inst|nios2|F_bht_ptr_nxt\(6));

-- Location: FF_X16_Y21_N19
\inst|nios2|F_bht_ptr[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|F_bht_ptr_nxt\(6),
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|nios2|F_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|F_bht_ptr\(6));

-- Location: LCCOMB_X16_Y21_N2
\inst|nios2|D_bht_ptr[6]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|nios2|F_bht_ptr\(6),
	combout => \inst|nios2|D_bht_ptr[6]~feeder_combout\);

-- Location: FF_X16_Y21_N3
\inst|nios2|D_bht_ptr[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|D_bht_ptr[6]~feeder_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|nios2|F_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|D_bht_ptr\(6));

-- Location: LCCOMB_X16_Y21_N14
\inst|nios2|E_bht_ptr[6]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|nios2|D_bht_ptr\(6),
	combout => \inst|nios2|E_bht_ptr[6]~feeder_combout\);

-- Location: FF_X16_Y21_N15
\inst|nios2|E_bht_ptr[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|E_bht_ptr[6]~feeder_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|nios2|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|E_bht_ptr\(6));

-- Location: FF_X16_Y21_N31
\inst|nios2|M_bht_ptr_unfiltered[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \inst|nios2|E_bht_ptr\(6),
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \inst|nios2|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|M_bht_ptr_unfiltered\(6));

-- Location: FF_X13_Y16_N5
\inst|nios2|M_br_cond_taken_history[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \inst|nios2|M_br_cond_taken_history\(6),
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \inst|nios2|M_br_cond_taken_history[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|M_br_cond_taken_history\(7));

-- Location: LCCOMB_X14_Y20_N30
\inst|nios2|F_bht_ptr_nxt[7]\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000110101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|F_ic_tag_rd_addr_nxt[4]~18_combout\,
	datab => \inst|nios2|M_pipe_flush_waddr\(7),
	datac => \inst|nios2|M_pipe_flush~q\,
	datad => \inst|nios2|M_br_cond_taken_history\(7),
	combout => \inst|nios2|F_bht_ptr_nxt\(7));

-- Location: FF_X14_Y20_N31
\inst|nios2|F_bht_ptr[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|F_bht_ptr_nxt\(7),
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|nios2|F_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|F_bht_ptr\(7));

-- Location: FF_X14_Y20_N3
\inst|nios2|D_bht_ptr[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \inst|nios2|F_bht_ptr\(7),
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \inst|nios2|F_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|D_bht_ptr\(7));

-- Location: LCCOMB_X14_Y20_N16
\inst|nios2|E_bht_ptr[7]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|nios2|D_bht_ptr\(7),
	combout => \inst|nios2|E_bht_ptr[7]~feeder_combout\);

-- Location: FF_X14_Y20_N17
\inst|nios2|E_bht_ptr[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|E_bht_ptr[7]~feeder_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|nios2|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|E_bht_ptr\(7));

-- Location: LCCOMB_X14_Y20_N28
\inst|nios2|M_bht_ptr_unfiltered[7]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|nios2|E_bht_ptr\(7),
	combout => \inst|nios2|M_bht_ptr_unfiltered[7]~feeder_combout\);

-- Location: FF_X14_Y20_N29
\inst|nios2|M_bht_ptr_unfiltered[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|M_bht_ptr_unfiltered[7]~feeder_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|nios2|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|M_bht_ptr_unfiltered\(7));

-- Location: FF_X18_Y21_N11
\inst|nios2|M_bht_data[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \inst|nios2|E_bht_data\(1),
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \inst|nios2|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|M_bht_data\(1));

-- Location: M9K_X15_Y21_N0
\inst|nios2|kernel_nios2_bht|the_altsyncram|auto_generated|ram_block1a0\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init4 => X"0000000010000000030000000030000000000000000030000000000000000000000000030000000010000000020000000010000000030000000000000000020000000020000000020000000020000000030000000020000000000000000020000000000000000030000000030000000020000000030000000000000000010000",
	mem_init3 => X"00000000000000000000000000000003000000001000000002000000003000000002000000003000000000000000002000000000000000000000000003000000001000000003000000003000000003000000001000000001000000000000000000000000000000000003000000000000000001000000001000000001000000001000000003000000001000000000000000001000000002000000003000000002000000000000000000000000001000000002000000001000000003000000002000000001000000002000000001000000001000000002000000002000000001000000003000000000000000002000000001000000003000000001000000003000",
	mem_init2 => X"00000000000000300000000100000000100000000000000000300000000100000000300000000000000000200000000300000000000000000000000000300000000100000000000000000100000000200000000100000000200000000100000000300000000000000000100000000300000000000000000000000000000000000200000000100000000300000000300000000300000000300000000000000000100000000200000000100000000100000000200000000000000000100000000000000000300000000300000000100000000000000000300000000100000000300000000000000000100000000000000000000000000300000000000000000200",
	mem_init1 => X"00000000000000000000000030000000030000000000000000010000000010000000000000000000000000030000000000000000010000000000000000000000000000000000000000000010000000020000000020000000020000000030000000010000000030000000020000000020000000010000000010000000020000000020000000000000000010000000010000000000000000020000000020000000020000000000000000020000000030000000010000000030000000020000000030000000030000000000000000010000000000000000020000000010000000030000000010000000010000000020000000030000000010000000030000000020",
	mem_init0 => X"00000002000000003000000001000000001000000000000000002000000000000000001000000000000000000000000002000000003000000001000000000000000000000000000000000002000000001000000003000000002000000001000000003000000000000000002000000002000000002000000002000000001000000001000000003000000000000000002000000000000000000000000002000000001000000001000000003000000001000000002000000001000000001000000001000000000000000000000000000000000001000000001000000002000000003000000001000000000000000003000000001000000002000000001000000003",
	clk0_output_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "kernel_nios2_bht_ram.mif",
	init_file_layout => "port_a",
	logical_ram_name => "kernel:inst|kernel_nios2:nios2|kernel_nios2_bht_module:kernel_nios2_bht|altsyncram:the_altsyncram|altsyncram_elg1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 36,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 2,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 8,
	port_b_data_out_clear => "clear0",
	port_b_data_out_clock => "clock0",
	port_b_data_width => 36,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 255,
	port_b_logical_ram_depth => 256,
	port_b_logical_ram_width => 2,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst|nios2|M_bht_wr_en_unfiltered~combout\,
	portbre => \inst|nios2|F_stall~combout\,
	clk0 => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \inst|nios2|F_stall~combout\,
	clr0 => \inst|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	portadatain => \inst|nios2|kernel_nios2_bht|the_altsyncram|auto_generated|ram_block1a0_PORTADATAIN_bus\,
	portaaddr => \inst|nios2|kernel_nios2_bht|the_altsyncram|auto_generated|ram_block1a0_PORTAADDR_bus\,
	portbaddr => \inst|nios2|kernel_nios2_bht|the_altsyncram|auto_generated|ram_block1a0_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \inst|nios2|kernel_nios2_bht|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X18_Y21_N16
\inst|nios2|E_bht_data[0]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|nios2|D_bht_data\(0),
	combout => \inst|nios2|E_bht_data[0]~feeder_combout\);

-- Location: FF_X18_Y21_N17
\inst|nios2|E_bht_data[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|E_bht_data[0]~feeder_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|nios2|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|E_bht_data\(0));

-- Location: LCCOMB_X18_Y21_N20
\inst|nios2|M_bht_data[0]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|nios2|E_bht_data\(0),
	combout => \inst|nios2|M_bht_data[0]~feeder_combout\);

-- Location: FF_X18_Y21_N21
\inst|nios2|M_bht_data[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|M_bht_data[0]~feeder_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|nios2|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|M_bht_data\(0));

-- Location: LCCOMB_X18_Y21_N10
\inst|nios2|M_bht_wr_data_unfiltered[1]~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|nios2|M_br_mispredict~q\,
	datac => \inst|nios2|M_bht_data\(1),
	datad => \inst|nios2|M_bht_data\(0),
	combout => \inst|nios2|M_bht_wr_data_unfiltered[1]~0_combout\);

-- Location: LCCOMB_X12_Y14_N20
\inst|nios2|F_ctrl_br~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|kernel_nios2_ic_data|the_altsyncram|auto_generated|q_b\(2),
	datab => \inst|nios2|kernel_nios2_ic_data|the_altsyncram|auto_generated|q_b\(0),
	datac => \inst|nios2|kernel_nios2_ic_data|the_altsyncram|auto_generated|q_b\(1),
	datad => \inst|nios2|F_iw[16]~7_combout\,
	combout => \inst|nios2|F_ctrl_br~0_combout\);

-- Location: FF_X12_Y14_N21
\inst|nios2|D_ctrl_br\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|F_ctrl_br~0_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|nios2|F_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|D_ctrl_br~q\);

-- Location: LCCOMB_X12_Y14_N8
\inst|nios2|D_br_pred_taken~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|D_ctrl_br_uncond~q\,
	datac => \inst|nios2|D_bht_data\(1),
	datad => \inst|nios2|D_ctrl_br~q\,
	combout => \inst|nios2|D_br_pred_taken~0_combout\);

-- Location: LCCOMB_X12_Y15_N16
\inst|nios2|F_pc[24]~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|D_refetch~0_combout\,
	datab => \inst|nios2|D_br_pred_taken~0_combout\,
	datac => \inst|nios2|D_issue~q\,
	datad => \inst|nios2|D_ctrl_a_not_src~q\,
	combout => \inst|nios2|F_pc[24]~1_combout\);

-- Location: FF_X13_Y18_N23
\inst|nios2|D_br_taken_waddr_partial[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|D_br_taken_waddr_partial[8]~27_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|nios2|F_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|D_br_taken_waddr_partial\(8));

-- Location: LCCOMB_X13_Y18_N28
\inst|nios2|F_ic_tag_rd_addr_nxt[5]~20\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|F_pc_plus_one[8]~16_combout\,
	datab => \inst|nios2|F_pc[24]~1_combout\,
	datac => \inst|nios2|D_br_taken_waddr_partial\(8),
	datad => \inst|nios2|F_pc[24]~0_combout\,
	combout => \inst|nios2|F_ic_tag_rd_addr_nxt[5]~20_combout\);

-- Location: LCCOMB_X16_Y17_N0
\inst|nios2|F_ic_tag_rd_addr_nxt[5]~21\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|D_iw\(14),
	datab => \inst|nios2|F_ic_tag_rd_addr_nxt[5]~20_combout\,
	datac => \inst|nios2|D_pc\(8),
	datad => \inst|nios2|F_pc[24]~1_combout\,
	combout => \inst|nios2|F_ic_tag_rd_addr_nxt[5]~21_combout\);

-- Location: LCCOMB_X16_Y18_N28
\inst|nios2|F_ic_tag_rd_addr_nxt[5]~22\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|M_pipe_flush~q\,
	datab => \inst|nios2|F_ic_tag_rd_addr_nxt[5]~21_combout\,
	datac => \inst|nios2|E_valid_jmp_indirect~q\,
	datad => \inst|nios2|E_src1\(10),
	combout => \inst|nios2|F_ic_tag_rd_addr_nxt[5]~22_combout\);

-- Location: LCCOMB_X16_Y18_N2
\inst|nios2|M_pipe_flush_waddr[8]~5\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|M_pipe_flush_waddr_nxt[8]~7_combout\,
	datab => \inst|nios2|E_ctrl_jmp_indirect~q\,
	datad => \inst|nios2|E_src1\(10),
	combout => \inst|nios2|M_pipe_flush_waddr[8]~5_combout\);

-- Location: LCCOMB_X16_Y18_N8
\inst|nios2|E_pc[8]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|nios2|D_pc\(8),
	combout => \inst|nios2|E_pc[8]~feeder_combout\);

-- Location: FF_X16_Y18_N9
\inst|nios2|E_pc[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|E_pc[8]~feeder_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|nios2|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|E_pc\(8));

-- Location: FF_X16_Y18_N3
\inst|nios2|M_pipe_flush_waddr[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|M_pipe_flush_waddr[8]~5_combout\,
	asdata => \inst|nios2|E_pc\(8),
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst|nios2|E_hbreak_req~combout\,
	ena => \inst|nios2|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|M_pipe_flush_waddr\(8));

-- Location: LCCOMB_X16_Y18_N14
\inst|nios2|F_ic_tag_rd_addr_nxt[5]~23\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|nios2|F_ic_tag_rd_addr_nxt[5]~22_combout\,
	datac => \inst|nios2|M_pipe_flush~q\,
	datad => \inst|nios2|M_pipe_flush_waddr\(8),
	combout => \inst|nios2|F_ic_tag_rd_addr_nxt[5]~23_combout\);

-- Location: FF_X16_Y18_N15
\inst|nios2|F_pc[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|F_ic_tag_rd_addr_nxt[5]~23_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|nios2|F_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|F_pc\(8));

-- Location: FF_X16_Y17_N1
\inst|nios2|D_pc[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \inst|nios2|F_pc\(8),
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \inst|nios2|F_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|D_pc\(8));

-- Location: LCCOMB_X14_Y15_N16
\inst|nios2|ic_tag_wraddress[5]~4\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|ic_fill_line\(5),
	datab => \inst|nios2|D_pc\(8),
	datad => \inst|nios2|D_ic_fill_starting~1_wirecell_combout\,
	combout => \inst|nios2|ic_tag_wraddress[5]~4_combout\);

-- Location: FF_X26_Y14_N25
\inst|nios2|ic_fill_line[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \inst|nios2|ic_tag_wraddress[5]~4_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|ic_fill_line\(5));

-- Location: LCCOMB_X11_Y14_N24
\inst|nios2|F_iw[2]~9\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst|nios2|kernel_nios2_ic_data|the_altsyncram|auto_generated|q_b\(2),
	datad => \inst|nios2|F_iw[16]~7_combout\,
	combout => \inst|nios2|F_iw[2]~9_combout\);

-- Location: FF_X11_Y14_N25
\inst|nios2|D_iw[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|F_iw[2]~9_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|nios2|F_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|D_iw\(2));

-- Location: LCCOMB_X14_Y16_N10
\inst|nios2|Equal171~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst|nios2|D_iw\(2),
	datad => \inst|nios2|D_iw\(0),
	combout => \inst|nios2|Equal171~2_combout\);

-- Location: LCCOMB_X13_Y13_N12
\inst|nios2|D_ctrl_logic~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|Equal171~0_combout\,
	datab => \inst|nios2|Equal171~2_combout\,
	datac => \inst|nios2|D_iw\(13),
	datad => \inst|nios2|D_iw\(12),
	combout => \inst|nios2|D_ctrl_logic~1_combout\);

-- Location: LCCOMB_X13_Y13_N4
\inst|nios2|D_ctrl_crst~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|D_iw\(15),
	datab => \inst|nios2|D_iw\(14),
	datac => \inst|nios2|D_iw\(16),
	datad => \inst|nios2|D_ctrl_logic~1_combout\,
	combout => \inst|nios2|D_ctrl_crst~0_combout\);

-- Location: FF_X13_Y13_N5
\inst|nios2|E_ctrl_crst\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|D_ctrl_crst~0_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|nios2|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|E_ctrl_crst~q\);

-- Location: FF_X13_Y18_N21
\inst|nios2|D_br_taken_waddr_partial[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|D_br_taken_waddr_partial[7]~25_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|nios2|F_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|D_br_taken_waddr_partial\(7));

-- Location: FF_X13_Y20_N23
\inst|nios2|D_pc_plus_one[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|F_pc_plus_one[7]~14_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|nios2|F_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|D_pc_plus_one\(7));

-- Location: LCCOMB_X14_Y20_N18
\inst|nios2|D_extra_pc[7]~17\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|D_bht_data\(1),
	datab => \inst|nios2|E_ctrl_br_cond_nxt~1_combout\,
	datac => \inst|nios2|D_br_taken_waddr_partial\(7),
	datad => \inst|nios2|D_pc_plus_one\(7),
	combout => \inst|nios2|D_extra_pc[7]~17_combout\);

-- Location: FF_X14_Y20_N19
\inst|nios2|E_extra_pc[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|D_extra_pc[7]~17_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|nios2|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|E_extra_pc\(7));

-- Location: LCCOMB_X19_Y20_N26
\inst|nios2|M_pipe_flush_waddr_nxt[7]~6\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|E_ctrl_break~q\,
	datab => \inst|nios2|E_ctrl_exception~q\,
	datac => \inst|nios2|E_ctrl_crst~q\,
	datad => \inst|nios2|E_extra_pc\(7),
	combout => \inst|nios2|M_pipe_flush_waddr_nxt[7]~6_combout\);

-- Location: LCCOMB_X16_Y20_N28
\inst|nios2|M_pipe_flush_waddr[7]~4\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|E_ctrl_jmp_indirect~q\,
	datab => \inst|nios2|M_pipe_flush_waddr_nxt[7]~6_combout\,
	datad => \inst|nios2|E_src1\(9),
	combout => \inst|nios2|M_pipe_flush_waddr[7]~4_combout\);

-- Location: LCCOMB_X16_Y20_N24
\inst|nios2|E_pc[7]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|nios2|D_pc\(7),
	combout => \inst|nios2|E_pc[7]~feeder_combout\);

-- Location: FF_X16_Y20_N25
\inst|nios2|E_pc[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|E_pc[7]~feeder_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|nios2|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|E_pc\(7));

-- Location: FF_X16_Y20_N29
\inst|nios2|M_pipe_flush_waddr[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|M_pipe_flush_waddr[7]~4_combout\,
	asdata => \inst|nios2|E_pc\(7),
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst|nios2|E_hbreak_req~combout\,
	ena => \inst|nios2|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|M_pipe_flush_waddr\(7));

-- Location: LCCOMB_X14_Y20_N26
\inst|nios2|F_ic_tag_rd_addr_nxt[4]~19\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|F_ic_tag_rd_addr_nxt[4]~18_combout\,
	datab => \inst|nios2|M_pipe_flush_waddr\(7),
	datac => \inst|nios2|M_pipe_flush~q\,
	combout => \inst|nios2|F_ic_tag_rd_addr_nxt[4]~19_combout\);

-- Location: FF_X14_Y20_N27
\inst|nios2|F_pc[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|F_ic_tag_rd_addr_nxt[4]~19_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|nios2|F_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|F_pc\(7));

-- Location: FF_X14_Y20_N7
\inst|nios2|D_pc[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \inst|nios2|F_pc\(7),
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \inst|nios2|F_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|D_pc\(7));

-- Location: LCCOMB_X14_Y15_N18
\inst|nios2|ic_tag_wraddress[4]~3\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|nios2|D_pc\(7),
	datac => \inst|nios2|ic_fill_line\(4),
	datad => \inst|nios2|D_ic_fill_starting~1_wirecell_combout\,
	combout => \inst|nios2|ic_tag_wraddress[4]~3_combout\);

-- Location: FF_X14_Y15_N19
\inst|nios2|ic_fill_line[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|ic_tag_wraddress[4]~3_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|ic_fill_line\(4));

-- Location: LCCOMB_X11_Y14_N10
\inst|nios2|F_iw[3]~11\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|nios2|F_iw[16]~7_combout\,
	datad => \inst|nios2|kernel_nios2_ic_data|the_altsyncram|auto_generated|q_b\(3),
	combout => \inst|nios2|F_iw[3]~11_combout\);

-- Location: FF_X11_Y14_N11
\inst|nios2|D_iw[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|F_iw[3]~11_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|nios2|F_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|D_iw\(3));

-- Location: LCCOMB_X12_Y12_N16
\inst|nios2|Equal171~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|D_iw\(5),
	datab => \inst|nios2|D_iw\(1),
	datac => \inst|nios2|D_iw\(4),
	datad => \inst|nios2|D_iw\(3),
	combout => \inst|nios2|Equal171~0_combout\);

-- Location: LCCOMB_X12_Y12_N22
\inst|nios2|D_ctrl_cmp~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001001100110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|D_iw\(5),
	datab => \inst|nios2|D_iw\(1),
	datac => \inst|nios2|D_iw\(4),
	datad => \inst|nios2|D_iw\(3),
	combout => \inst|nios2|D_ctrl_cmp~0_combout\);

-- Location: LCCOMB_X11_Y12_N18
\inst|nios2|D_ctrl_alu_subtract~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst|nios2|Equal154~1_combout\,
	datad => \inst|nios2|Equal154~2_combout\,
	combout => \inst|nios2|D_ctrl_alu_subtract~1_combout\);

-- Location: LCCOMB_X14_Y16_N8
\inst|nios2|D_ctrl_cmp~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|Equal171~2_combout\,
	datab => \inst|nios2|Equal171~0_combout\,
	datac => \inst|nios2|D_ctrl_cmp~0_combout\,
	datad => \inst|nios2|D_ctrl_alu_subtract~1_combout\,
	combout => \inst|nios2|D_ctrl_cmp~1_combout\);

-- Location: FF_X14_Y16_N9
\inst|nios2|E_ctrl_cmp\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|D_ctrl_cmp~1_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|nios2|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|E_ctrl_cmp~q\);

-- Location: LCCOMB_X14_Y16_N18
\inst|nios2|E_alu_result~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|nios2|E_ctrl_cmp~q\,
	datac => \inst|nios2|E_ctrl_logic~q\,
	datad => \inst|nios2|E_ctrl_retaddr~q\,
	combout => \inst|nios2|E_alu_result~0_combout\);

-- Location: FF_X13_Y20_N25
\inst|nios2|D_pc_plus_one[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|F_pc_plus_one[8]~16_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|nios2|F_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|D_pc_plus_one\(8));

-- Location: LCCOMB_X13_Y20_N2
\inst|nios2|D_extra_pc[8]~16\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|E_ctrl_br_cond_nxt~1_combout\,
	datab => \inst|nios2|D_pc_plus_one\(8),
	datac => \inst|nios2|D_bht_data\(1),
	datad => \inst|nios2|D_br_taken_waddr_partial\(8),
	combout => \inst|nios2|D_extra_pc[8]~16_combout\);

-- Location: FF_X13_Y20_N3
\inst|nios2|E_extra_pc[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|D_extra_pc[8]~16_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|nios2|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|E_extra_pc\(8));

-- Location: LCCOMB_X14_Y16_N16
\inst|nios2|E_alu_result[10]~17\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|E_logic_result[10]~16_combout\,
	datab => \inst|nios2|E_extra_pc\(8),
	datac => \inst|nios2|E_ctrl_logic~q\,
	datad => \inst|nios2|E_ctrl_retaddr~q\,
	combout => \inst|nios2|E_alu_result[10]~17_combout\);

-- Location: LCCOMB_X16_Y14_N20
\inst|nios2|E_alu_result[10]\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|nios2|E_alu_result~0_combout\,
	datac => \inst|nios2|E_alu_result[10]~17_combout\,
	datad => \inst|nios2|Add17|auto_generated|result_int[11]~22_combout\,
	combout => \inst|nios2|E_alu_result\(10));

-- Location: FF_X16_Y14_N21
\inst|nios2|M_alu_result[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|E_alu_result\(10),
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|nios2|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|M_alu_result\(10));

-- Location: FF_X18_Y10_N17
\inst|nios2|A_mem_baddr[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \inst|nios2|M_alu_result\(10),
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \inst|nios2|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|A_mem_baddr\(10));

-- Location: LCCOMB_X19_Y10_N28
\inst|nios2|d_address_line_field[5]~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|M_alu_result\(10),
	datab => \inst|nios2|d_address_tag_field_nxt~0_combout\,
	datad => \inst|nios2|A_mem_baddr\(10),
	combout => \inst|nios2|d_address_line_field[5]~0_combout\);

-- Location: LCCOMB_X19_Y10_N8
\inst|nios2|A_dc_wb_line[5]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst|nios2|A_mem_baddr\(10),
	combout => \inst|nios2|A_dc_wb_line[5]~feeder_combout\);

-- Location: FF_X19_Y10_N9
\inst|nios2|A_dc_wb_line[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|A_dc_wb_line[5]~feeder_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|nios2|A_dc_xfer_rd_data_starting~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|A_dc_wb_line\(5));

-- Location: FF_X19_Y10_N29
\inst|nios2|d_address_line_field[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|d_address_line_field[5]~0_combout\,
	asdata => \inst|nios2|A_dc_wb_line\(5),
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst|nios2|A_dc_wb_wr_want_dmaster~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|d_address_line_field\(5));

-- Location: LCCOMB_X26_Y14_N24
\inst|cmd_xbar_mux|src_data[46]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cmd_xbar_mux|src_data\(46) = (\inst|cmd_xbar_mux|saved_grant\(0) & (!\inst|nios2|ic_fill_line\(5) & ((!\inst|cmd_xbar_mux|saved_grant\(1)) # (!\inst|nios2|d_address_line_field\(5))))) # (!\inst|cmd_xbar_mux|saved_grant\(0) & 
-- (((!\inst|cmd_xbar_mux|saved_grant\(1))) # (!\inst|nios2|d_address_line_field\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001001101011111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cmd_xbar_mux|saved_grant\(0),
	datab => \inst|nios2|d_address_line_field\(5),
	datac => \inst|nios2|ic_fill_line\(5),
	datad => \inst|cmd_xbar_mux|saved_grant\(1),
	combout => \inst|cmd_xbar_mux|src_data\(46));

-- Location: LCCOMB_X26_Y9_N18
\inst|nios2|the_kernel_nios2_nios2_oci|readdata[22]~14\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|cmd_xbar_mux|src_data\(46),
	datac => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_avalon_reg|oci_reg_readdata~0_combout\,
	datad => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_ocimem|kernel_nios2_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a\(22),
	combout => \inst|nios2|the_kernel_nios2_nios2_oci|readdata[22]~14_combout\);

-- Location: FF_X26_Y9_N19
\inst|nios2_jtag_debug_module_translator|av_readdata_pre[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|the_kernel_nios2_nios2_oci|readdata[22]~14_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_jtag_debug_module_translator|av_readdata_pre\(22));

-- Location: LCCOMB_X25_Y11_N22
\inst|rsp_xbar_mux|src_data[22]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|rsp_xbar_mux|src_data\(22) = (\inst|rsp_xbar_demux|src0_valid~combout\ & ((\inst|nios2_jtag_debug_module_translator|av_readdata_pre\(22)) # ((\inst|sdram|za_data\(6) & \inst|rsp_xbar_mux|src_payload~0_combout\)))) # 
-- (!\inst|rsp_xbar_demux|src0_valid~combout\ & (\inst|sdram|za_data\(6) & (\inst|rsp_xbar_mux|src_payload~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|rsp_xbar_demux|src0_valid~combout\,
	datab => \inst|sdram|za_data\(6),
	datac => \inst|rsp_xbar_mux|src_payload~0_combout\,
	datad => \inst|nios2_jtag_debug_module_translator|av_readdata_pre\(22),
	combout => \inst|rsp_xbar_mux|src_data\(22));

-- Location: FF_X25_Y11_N23
\inst|nios2|i_readdata_d1[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|rsp_xbar_mux|src_data\(22),
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|i_readdata_d1\(22));

-- Location: LCCOMB_X12_Y17_N16
\inst|nios2|M_regnum_b_cmp_F~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000000001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|M_dst_regnum\(2),
	datab => \inst|nios2|kernel_nios2_ic_data|the_altsyncram|auto_generated|q_b\(24),
	datac => \inst|nios2|M_dst_regnum\(3),
	datad => \inst|nios2|kernel_nios2_ic_data|the_altsyncram|auto_generated|q_b\(25),
	combout => \inst|nios2|M_regnum_b_cmp_F~1_combout\);

-- Location: LCCOMB_X11_Y16_N8
\inst|nios2|M_regnum_b_cmp_F~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000001001000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|M_dst_regnum\(0),
	datab => \inst|nios2|kernel_nios2_ic_data|the_altsyncram|auto_generated|q_b\(23),
	datac => \inst|nios2|M_dst_regnum\(1),
	datad => \inst|nios2|kernel_nios2_ic_data|the_altsyncram|auto_generated|q_b\(22),
	combout => \inst|nios2|M_regnum_b_cmp_F~0_combout\);

-- Location: LCCOMB_X12_Y13_N4
\inst|nios2|M_regnum_b_cmp_F~3\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|M_regnum_b_cmp_F~2_combout\,
	datab => \inst|nios2|M_regnum_b_cmp_F~1_combout\,
	datad => \inst|nios2|M_regnum_b_cmp_F~0_combout\,
	combout => \inst|nios2|M_regnum_b_cmp_F~3_combout\);

-- Location: FF_X12_Y13_N5
\inst|nios2|A_regnum_b_cmp_D\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|M_regnum_b_cmp_F~3_combout\,
	asdata => \inst|nios2|M_regnum_b_cmp_D~q\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst|nios2|ALT_INV_F_stall~combout\,
	ena => \inst|nios2|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|A_regnum_b_cmp_D~q\);

-- Location: LCCOMB_X12_Y13_N18
\inst|nios2|D_src2_reg[30]~22\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|M_regnum_b_cmp_D~q\,
	datab => \inst|nios2|A_regnum_b_cmp_D~q\,
	datad => \inst|nios2|D_ctrl_b_is_dst~q\,
	combout => \inst|nios2|D_src2_reg[30]~22_combout\);

-- Location: FF_X23_Y15_N19
\inst|nios2|W_wr_data[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|A_wr_data_unfiltered[6]~119_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|W_wr_data\(6));

-- Location: LCCOMB_X17_Y15_N6
\inst|nios2|D_src2_reg[6]~34\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|D_src2_reg[30]~23_combout\,
	datab => \inst|nios2|M_alu_result\(6),
	datac => \inst|nios2|A_wr_data_unfiltered[6]~119_combout\,
	datad => \inst|nios2|D_src2_reg[30]~22_combout\,
	combout => \inst|nios2|D_src2_reg[6]~34_combout\);

-- Location: LCCOMB_X17_Y15_N0
\inst|nios2|D_src2_reg[6]~35\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|kernel_nios2_register_bank_b|the_altsyncram|auto_generated|q_b\(6),
	datab => \inst|nios2|D_src2_reg[30]~22_combout\,
	datac => \inst|nios2|W_wr_data\(6),
	datad => \inst|nios2|D_src2_reg[6]~34_combout\,
	combout => \inst|nios2|D_src2_reg[6]~35_combout\);

-- Location: LCCOMB_X17_Y15_N28
\inst|nios2|E_src2[6]~6\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|nios2|D_src2_reg[6]~35_combout\,
	datac => \inst|nios2|D_src2_hazard_E~combout\,
	datad => \inst|nios2|E_alu_result\(6),
	combout => \inst|nios2|E_src2[6]~6_combout\);

-- Location: LCCOMB_X17_Y15_N16
\inst|nios2|E_src2[6]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|nios2|E_src2[6]~6_combout\,
	combout => \inst|nios2|E_src2[6]~feeder_combout\);

-- Location: LCCOMB_X17_Y15_N26
\inst|nios2|D_src2_imm[6]~4\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst|nios2|D_iw\(12),
	datad => \inst|nios2|D_ctrl_hi_imm16~q\,
	combout => \inst|nios2|D_src2_imm[6]~4_combout\);

-- Location: FF_X17_Y15_N17
\inst|nios2|E_src2[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|E_src2[6]~feeder_combout\,
	asdata => \inst|nios2|D_src2_imm[6]~4_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst|nios2|D_ctrl_src2_choose_imm~q\,
	ena => \inst|nios2|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|E_src2\(6));

-- Location: LCCOMB_X21_Y18_N2
\inst|nios2|Add17|auto_generated|_~4\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst|nios2|E_ctrl_alu_subtract~q\,
	datad => \inst|nios2|E_src2\(6),
	combout => \inst|nios2|Add17|auto_generated|_~4_combout\);

-- Location: LCCOMB_X23_Y18_N8
\inst|nios2|E_alu_result[6]~21\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|E_alu_result~0_combout\,
	datab => \inst|nios2|Add17|auto_generated|result_int[7]~14_combout\,
	datac => \inst|nios2|E_ctrl_retaddr~q\,
	datad => \inst|nios2|E_extra_pc\(4),
	combout => \inst|nios2|E_alu_result[6]~21_combout\);

-- Location: LCCOMB_X17_Y15_N24
\inst|nios2|E_alu_result[6]\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|E_ctrl_logic~q\,
	datab => \inst|nios2|E_alu_result[6]~21_combout\,
	datac => \inst|nios2|E_logic_result[6]~20_combout\,
	combout => \inst|nios2|E_alu_result\(6));

-- Location: LCCOMB_X17_Y15_N10
\inst|nios2|D_src1_reg[6]~14\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|D_src1_reg[6]~13_combout\,
	datab => \inst|nios2|E_regnum_a_cmp_D~q\,
	datac => \inst|nios2|D_ctrl_a_not_src~q\,
	datad => \inst|nios2|E_alu_result\(6),
	combout => \inst|nios2|D_src1_reg[6]~14_combout\);

-- Location: FF_X17_Y15_N11
\inst|nios2|E_src1[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|D_src1_reg[6]~14_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|nios2|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|E_src1\(6));

-- Location: LCCOMB_X13_Y18_N0
\inst|nios2|F_iw[10]~19\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst|nios2|F_iw[16]~7_combout\,
	datad => \inst|nios2|kernel_nios2_ic_data|the_altsyncram|auto_generated|q_b\(10),
	combout => \inst|nios2|F_iw[10]~19_combout\);

-- Location: FF_X13_Y18_N1
\inst|nios2|D_iw[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|F_iw[10]~19_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|nios2|F_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|D_iw\(10));

-- Location: LCCOMB_X16_Y21_N22
\inst|nios2|F_ic_tag_rd_addr_nxt[1]~4\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|F_pc[24]~1_combout\,
	datab => \inst|nios2|F_pc[24]~0_combout\,
	datac => \inst|nios2|D_br_taken_waddr_partial\(4),
	datad => \inst|nios2|F_pc_plus_one[4]~8_combout\,
	combout => \inst|nios2|F_ic_tag_rd_addr_nxt[1]~4_combout\);

-- Location: LCCOMB_X16_Y21_N24
\inst|nios2|F_ic_tag_rd_addr_nxt[1]~5\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|F_pc[24]~1_combout\,
	datab => \inst|nios2|D_iw\(10),
	datac => \inst|nios2|D_pc\(4),
	datad => \inst|nios2|F_ic_tag_rd_addr_nxt[1]~4_combout\,
	combout => \inst|nios2|F_ic_tag_rd_addr_nxt[1]~5_combout\);

-- Location: LCCOMB_X16_Y21_N8
\inst|nios2|F_ic_tag_rd_addr_nxt[1]~6\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|E_valid_jmp_indirect~q\,
	datab => \inst|nios2|E_src1\(6),
	datac => \inst|nios2|M_pipe_flush~q\,
	datad => \inst|nios2|F_ic_tag_rd_addr_nxt[1]~5_combout\,
	combout => \inst|nios2|F_ic_tag_rd_addr_nxt[1]~6_combout\);

-- Location: LCCOMB_X16_Y21_N26
\inst|nios2|F_ic_tag_rd_addr_nxt[1]~7\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|M_pipe_flush_waddr\(4),
	datac => \inst|nios2|F_ic_tag_rd_addr_nxt[1]~6_combout\,
	datad => \inst|nios2|M_pipe_flush~q\,
	combout => \inst|nios2|F_ic_tag_rd_addr_nxt[1]~7_combout\);

-- Location: FF_X16_Y21_N27
\inst|nios2|F_pc[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|F_ic_tag_rd_addr_nxt[1]~7_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|nios2|F_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|F_pc\(4));

-- Location: FF_X16_Y21_N25
\inst|nios2|D_pc[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \inst|nios2|F_pc\(4),
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \inst|nios2|F_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|D_pc\(4));

-- Location: LCCOMB_X14_Y15_N24
\inst|nios2|ic_tag_wraddress[1]~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|nios2|D_pc\(4),
	datac => \inst|nios2|ic_fill_line\(1),
	datad => \inst|nios2|D_ic_fill_starting~1_wirecell_combout\,
	combout => \inst|nios2|ic_tag_wraddress[1]~0_combout\);

-- Location: FF_X14_Y15_N25
\inst|nios2|ic_fill_line[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|ic_tag_wraddress[1]~0_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|ic_fill_line\(1));

-- Location: LCCOMB_X12_Y11_N22
\inst|nios2|F_iw[12]~18\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|nios2|kernel_nios2_ic_data|the_altsyncram|auto_generated|q_b\(12),
	datac => \inst|nios2|F_iw[16]~7_combout\,
	combout => \inst|nios2|F_iw[12]~18_combout\);

-- Location: FF_X12_Y11_N23
\inst|nios2|D_iw[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|F_iw[12]~18_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|nios2|F_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|D_iw\(12));

-- Location: LCCOMB_X11_Y13_N18
\inst|nios2|E_ctrl_jmp_indirect_nxt~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|Equal171~1_combout\,
	datab => \inst|nios2|D_iw\(12),
	datac => \inst|nios2|D_iw\(11),
	datad => \inst|nios2|D_iw\(16),
	combout => \inst|nios2|E_ctrl_jmp_indirect_nxt~0_combout\);

-- Location: LCCOMB_X12_Y16_N30
\inst|nios2|E_valid_jmp_indirect~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|M_pipe_flush~q\,
	datab => \inst|nios2|E_ctrl_jmp_indirect_nxt~0_combout\,
	datac => \inst|nios2|D_issue~q\,
	datad => \inst|nios2|D_data_depend~2_combout\,
	combout => \inst|nios2|E_valid_jmp_indirect~2_combout\);

-- Location: FF_X12_Y16_N31
\inst|nios2|E_valid_jmp_indirect\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|E_valid_jmp_indirect~2_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|nios2|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|E_valid_jmp_indirect~q\);

-- Location: LCCOMB_X14_Y17_N0
\inst|nios2|F_ic_tag_rd_addr_nxt[0]~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|D_br_taken_waddr_partial\(3),
	datab => \inst|nios2|F_pc[24]~1_combout\,
	datac => \inst|nios2|D_pc\(3),
	datad => \inst|nios2|F_pc[24]~0_combout\,
	combout => \inst|nios2|F_ic_tag_rd_addr_nxt[0]~0_combout\);

-- Location: LCCOMB_X12_Y14_N4
\inst|nios2|F_iw[9]~20\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|F_iw[16]~7_combout\,
	datad => \inst|nios2|kernel_nios2_ic_data|the_altsyncram|auto_generated|q_b\(9),
	combout => \inst|nios2|F_iw[9]~20_combout\);

-- Location: FF_X12_Y14_N5
\inst|nios2|D_iw[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|F_iw[9]~20_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|nios2|F_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|D_iw\(9));

-- Location: LCCOMB_X14_Y17_N28
\inst|nios2|F_ic_tag_rd_addr_nxt[0]~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|F_pc_plus_one[3]~6_combout\,
	datab => \inst|nios2|F_ic_tag_rd_addr_nxt[0]~0_combout\,
	datac => \inst|nios2|D_iw\(9),
	datad => \inst|nios2|F_pc[24]~0_combout\,
	combout => \inst|nios2|F_ic_tag_rd_addr_nxt[0]~1_combout\);

-- Location: LCCOMB_X17_Y20_N8
\inst|nios2|F_ic_tag_rd_addr_nxt[0]~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|E_src1\(5),
	datab => \inst|nios2|M_pipe_flush~q\,
	datac => \inst|nios2|E_valid_jmp_indirect~q\,
	datad => \inst|nios2|F_ic_tag_rd_addr_nxt[0]~1_combout\,
	combout => \inst|nios2|F_ic_tag_rd_addr_nxt[0]~2_combout\);

-- Location: LCCOMB_X17_Y20_N22
\inst|nios2|F_ic_tag_rd_addr_nxt[0]~3\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|nios2|M_pipe_flush~q\,
	datac => \inst|nios2|F_ic_tag_rd_addr_nxt[0]~2_combout\,
	datad => \inst|nios2|M_pipe_flush_waddr\(3),
	combout => \inst|nios2|F_ic_tag_rd_addr_nxt[0]~3_combout\);

-- Location: FF_X17_Y20_N23
\inst|nios2|F_pc[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|F_ic_tag_rd_addr_nxt[0]~3_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|nios2|F_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|F_pc\(3));

-- Location: FF_X14_Y17_N1
\inst|nios2|D_pc[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \inst|nios2|F_pc\(3),
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \inst|nios2|F_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|D_pc\(3));

-- Location: LCCOMB_X14_Y13_N18
\inst|nios2|ic_tag_wraddress_nxt~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|nios2|D_ic_fill_starting~1_combout\,
	datac => \inst|nios2|ic_fill_line\(0),
	datad => \inst|nios2|D_pc\(3),
	combout => \inst|nios2|ic_tag_wraddress_nxt~1_combout\);

-- Location: FF_X14_Y13_N19
\inst|nios2|ic_fill_line[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|ic_tag_wraddress_nxt~1_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|ic_fill_line\(0));

-- Location: LCCOMB_X11_Y14_N8
\inst|nios2|F_iw[5]~10\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|nios2|F_iw[16]~7_combout\,
	datad => \inst|nios2|kernel_nios2_ic_data|the_altsyncram|auto_generated|q_b\(5),
	combout => \inst|nios2|F_iw[5]~10_combout\);

-- Location: LCCOMB_X11_Y14_N18
\inst|nios2|Equal2~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|F_iw[3]~11_combout\,
	datab => \inst|nios2|F_iw[4]~12_combout\,
	datac => \inst|nios2|F_iw[5]~10_combout\,
	datad => \inst|nios2|F_iw[2]~9_combout\,
	combout => \inst|nios2|Equal2~0_combout\);

-- Location: LCCOMB_X12_Y14_N26
\inst|nios2|Equal2~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|kernel_nios2_ic_data|the_altsyncram|auto_generated|q_b\(0),
	datab => \inst|nios2|Equal2~0_combout\,
	datac => \inst|nios2|kernel_nios2_ic_data|the_altsyncram|auto_generated|q_b\(1),
	datad => \inst|nios2|F_iw[16]~7_combout\,
	combout => \inst|nios2|Equal2~1_combout\);

-- Location: LCCOMB_X12_Y11_N24
\inst|nios2|F_ctrl_implicit_dst_eretaddr~5\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|F_ctrl_implicit_dst_eretaddr~4_combout\,
	datab => \inst|nios2|Equal2~1_combout\,
	datac => \inst|nios2|F_iw[16]~7_combout\,
	datad => \inst|nios2|kernel_nios2_ic_data|the_altsyncram|auto_generated|q_b\(13),
	combout => \inst|nios2|F_ctrl_implicit_dst_eretaddr~5_combout\);

-- Location: FF_X12_Y11_N25
\inst|nios2|D_ctrl_implicit_dst_eretaddr\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|F_ctrl_implicit_dst_eretaddr~5_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|nios2|F_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|D_ctrl_implicit_dst_eretaddr~q\);

-- Location: LCCOMB_X12_Y14_N12
\inst|nios2|D_dst_regnum[4]~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|nios2|D_ctrl_implicit_dst_eretaddr~q\,
	datad => \inst|nios2|D_ctrl_implicit_dst_retaddr~q\,
	combout => \inst|nios2|D_dst_regnum[4]~2_combout\);

-- Location: LCCOMB_X12_Y16_N14
\inst|nios2|D_dst_regnum[4]~3\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101100111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|D_iw\(21),
	datab => \inst|nios2|D_dst_regnum[4]~2_combout\,
	datac => \inst|nios2|D_ctrl_b_is_dst~q\,
	datad => \inst|nios2|D_iw\(26),
	combout => \inst|nios2|D_dst_regnum[4]~3_combout\);

-- Location: LCCOMB_X12_Y16_N2
\inst|nios2|Equal300~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|nios2|D_dst_regnum[2]~5_combout\,
	datac => \inst|nios2|D_dst_regnum[3]~4_combout\,
	datad => \inst|nios2|D_dst_regnum[0]~6_combout\,
	combout => \inst|nios2|Equal300~0_combout\);

-- Location: LCCOMB_X12_Y16_N4
\inst|nios2|D_wr_dst_reg~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|D_dst_regnum[1]~1_combout\,
	datab => \inst|nios2|D_valid~combout\,
	datac => \inst|nios2|D_dst_regnum[4]~3_combout\,
	datad => \inst|nios2|Equal300~0_combout\,
	combout => \inst|nios2|D_wr_dst_reg~0_combout\);

-- Location: LCCOMB_X12_Y17_N28
\inst|nios2|D_regnum_a_cmp_F~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000001001000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|D_dst_regnum[2]~5_combout\,
	datab => \inst|nios2|D_dst_regnum[3]~4_combout\,
	datac => \inst|nios2|kernel_nios2_ic_data|the_altsyncram|auto_generated|q_b\(30),
	datad => \inst|nios2|kernel_nios2_ic_data|the_altsyncram|auto_generated|q_b\(29),
	combout => \inst|nios2|D_regnum_a_cmp_F~1_combout\);

-- Location: LCCOMB_X12_Y16_N0
\inst|nios2|D_regnum_a_cmp_F~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|D_regnum_a_cmp_F~0_combout\,
	datab => \inst|nios2|D_dst_regnum[4]~3_combout\,
	datac => \inst|nios2|D_regnum_a_cmp_F~1_combout\,
	datad => \inst|nios2|kernel_nios2_ic_data|the_altsyncram|auto_generated|q_b\(31),
	combout => \inst|nios2|D_regnum_a_cmp_F~2_combout\);

-- Location: LCCOMB_X12_Y16_N8
\inst|nios2|D_regnum_a_cmp_F~3\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|nios2|D_wr_dst_reg~0_combout\,
	datac => \inst|nios2|D_ctrl_ignore_dst~q\,
	datad => \inst|nios2|D_regnum_a_cmp_F~2_combout\,
	combout => \inst|nios2|D_regnum_a_cmp_F~3_combout\);

-- Location: FF_X12_Y16_N9
\inst|nios2|E_regnum_a_cmp_D\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|D_regnum_a_cmp_F~3_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sclr => \inst|nios2|ALT_INV_F_stall~combout\,
	ena => \inst|nios2|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|E_regnum_a_cmp_D~q\);

-- Location: LCCOMB_X23_Y18_N30
\inst|nios2|D_src1_reg[3]~23\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|D_src1_reg[3]~22_combout\,
	datab => \inst|nios2|E_regnum_a_cmp_D~q\,
	datac => \inst|nios2|D_ctrl_a_not_src~q\,
	datad => \inst|nios2|E_alu_result\(3),
	combout => \inst|nios2|D_src1_reg[3]~23_combout\);

-- Location: FF_X23_Y18_N31
\inst|nios2|E_src1[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|D_src1_reg[3]~23_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|nios2|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|E_src1\(3));

-- Location: LCCOMB_X17_Y21_N18
\inst|nios2|M_pipe_flush_waddr_nxt[1]~20\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|E_ctrl_break~q\,
	datab => \inst|nios2|E_ctrl_exception~q\,
	datac => \inst|nios2|E_extra_pc\(1),
	datad => \inst|nios2|E_ctrl_crst~q\,
	combout => \inst|nios2|M_pipe_flush_waddr_nxt[1]~20_combout\);

-- Location: LCCOMB_X17_Y21_N2
\inst|nios2|M_pipe_flush_waddr[1]~7\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|E_ctrl_jmp_indirect~q\,
	datab => \inst|nios2|E_src1\(3),
	datad => \inst|nios2|M_pipe_flush_waddr_nxt[1]~20_combout\,
	combout => \inst|nios2|M_pipe_flush_waddr[1]~7_combout\);

-- Location: LCCOMB_X14_Y20_N10
\inst|nios2|E_pc[1]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|nios2|D_pc\(1),
	combout => \inst|nios2|E_pc[1]~feeder_combout\);

-- Location: FF_X14_Y20_N11
\inst|nios2|E_pc[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|E_pc[1]~feeder_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|nios2|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|E_pc\(1));

-- Location: FF_X17_Y21_N3
\inst|nios2|M_pipe_flush_waddr[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|M_pipe_flush_waddr[1]~7_combout\,
	asdata => \inst|nios2|E_pc\(1),
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst|nios2|E_hbreak_req~combout\,
	ena => \inst|nios2|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|M_pipe_flush_waddr\(1));

-- Location: LCCOMB_X14_Y21_N18
\inst|nios2|F_ic_data_rd_addr_nxt[1]~7\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|nios2|M_pipe_flush~q\,
	datac => \inst|nios2|M_pipe_flush_waddr\(1),
	datad => \inst|nios2|F_ic_data_rd_addr_nxt[1]~6_combout\,
	combout => \inst|nios2|F_ic_data_rd_addr_nxt[1]~7_combout\);

-- Location: FF_X14_Y21_N19
\inst|nios2|F_pc[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|F_ic_data_rd_addr_nxt[1]~7_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|nios2|F_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|F_pc\(1));

-- Location: FF_X14_Y20_N9
\inst|nios2|D_pc[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \inst|nios2|F_pc\(1),
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \inst|nios2|F_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|D_pc\(1));

-- Location: FF_X11_Y15_N9
\inst|nios2|ic_fill_initial_offset[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \inst|nios2|D_pc\(1),
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \inst|nios2|D_ic_fill_starting~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|ic_fill_initial_offset\(1));

-- Location: LCCOMB_X11_Y15_N4
\inst|nios2|ic_fill_dp_offset_nxt[1]~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110001011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|ic_fill_dp_offset\(0),
	datab => \inst|nios2|ic_fill_initial_offset\(1),
	datac => \inst|nios2|ic_fill_dp_offset\(1),
	datad => \inst|nios2|D_ic_fill_starting_d1~q\,
	combout => \inst|nios2|ic_fill_dp_offset_nxt[1]~0_combout\);

-- Location: FF_X11_Y15_N5
\inst|nios2|ic_fill_dp_offset[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|ic_fill_dp_offset_nxt[1]~0_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|nios2|ic_fill_dp_offset_en~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|ic_fill_dp_offset\(1));

-- Location: LCCOMB_X12_Y11_N16
\inst|nios2|F_iw[15]~15\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst|nios2|F_iw[16]~7_combout\,
	datad => \inst|nios2|kernel_nios2_ic_data|the_altsyncram|auto_generated|q_b\(15),
	combout => \inst|nios2|F_iw[15]~15_combout\);

-- Location: FF_X12_Y11_N17
\inst|nios2|D_iw[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|F_iw[15]~15_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|nios2|F_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|D_iw\(15));

-- Location: LCCOMB_X11_Y13_N4
\inst|nios2|D_ctrl_exception~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|D_iw\(12),
	datac => \inst|nios2|D_iw\(14),
	datad => \inst|nios2|D_iw\(15),
	combout => \inst|nios2|D_ctrl_exception~0_combout\);

-- Location: LCCOMB_X11_Y13_N30
\inst|nios2|D_ctrl_exception~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|D_iw\(12),
	datac => \inst|nios2|D_iw\(11),
	datad => \inst|nios2|D_iw\(16),
	combout => \inst|nios2|D_ctrl_exception~1_combout\);

-- Location: LCCOMB_X14_Y16_N6
\inst|nios2|Equal171~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|nios2|Equal171~0_combout\,
	datac => \inst|nios2|D_iw\(2),
	datad => \inst|nios2|D_iw\(0),
	combout => \inst|nios2|Equal171~1_combout\);

-- Location: LCCOMB_X11_Y13_N10
\inst|nios2|D_ctrl_exception~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|D_iw\(13),
	datab => \inst|nios2|D_ctrl_exception~0_combout\,
	datac => \inst|nios2|D_ctrl_exception~1_combout\,
	datad => \inst|nios2|Equal171~1_combout\,
	combout => \inst|nios2|D_ctrl_exception~2_combout\);

-- Location: FF_X11_Y13_N11
\inst|nios2|E_ctrl_exception\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|D_ctrl_exception~2_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|nios2|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|E_ctrl_exception~q\);

-- Location: LCCOMB_X17_Y21_N20
\inst|nios2|M_pipe_flush_waddr_nxt[0]~19\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|E_ctrl_break~q\,
	datab => \inst|nios2|E_ctrl_exception~q\,
	datac => \inst|nios2|E_ctrl_crst~q\,
	datad => \inst|nios2|E_extra_pc\(0),
	combout => \inst|nios2|M_pipe_flush_waddr_nxt[0]~19_combout\);

-- Location: LCCOMB_X17_Y21_N10
\inst|nios2|M_pipe_flush_waddr[0]~8\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|E_ctrl_jmp_indirect~q\,
	datab => \inst|nios2|M_pipe_flush_waddr_nxt[0]~19_combout\,
	datad => \inst|nios2|E_src1\(2),
	combout => \inst|nios2|M_pipe_flush_waddr[0]~8_combout\);

-- Location: FF_X13_Y17_N25
\inst|nios2|E_pc[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \inst|nios2|D_pc\(0),
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \inst|nios2|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|E_pc\(0));

-- Location: FF_X17_Y21_N11
\inst|nios2|M_pipe_flush_waddr[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|M_pipe_flush_waddr[0]~8_combout\,
	asdata => \inst|nios2|E_pc\(0),
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst|nios2|E_hbreak_req~combout\,
	ena => \inst|nios2|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|M_pipe_flush_waddr\(0));

-- Location: LCCOMB_X13_Y17_N28
\inst|nios2|F_ic_data_rd_addr_nxt[0]~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|F_pc[24]~1_combout\,
	datab => \inst|nios2|F_pc[24]~0_combout\,
	datac => \inst|nios2|D_br_taken_waddr_partial\(0),
	datad => \inst|nios2|F_pc_plus_one[0]~0_combout\,
	combout => \inst|nios2|F_ic_data_rd_addr_nxt[0]~0_combout\);

-- Location: LCCOMB_X13_Y17_N2
\inst|nios2|F_ic_data_rd_addr_nxt[0]~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|F_pc[24]~1_combout\,
	datab => \inst|nios2|D_iw\(6),
	datac => \inst|nios2|D_pc\(0),
	datad => \inst|nios2|F_ic_data_rd_addr_nxt[0]~0_combout\,
	combout => \inst|nios2|F_ic_data_rd_addr_nxt[0]~1_combout\);

-- Location: LCCOMB_X13_Y17_N6
\inst|nios2|F_ic_data_rd_addr_nxt[0]~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|E_valid_jmp_indirect~q\,
	datab => \inst|nios2|M_pipe_flush~q\,
	datac => \inst|nios2|E_src1\(2),
	datad => \inst|nios2|F_ic_data_rd_addr_nxt[0]~1_combout\,
	combout => \inst|nios2|F_ic_data_rd_addr_nxt[0]~2_combout\);

-- Location: LCCOMB_X13_Y17_N4
\inst|nios2|F_ic_data_rd_addr_nxt[0]~3\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|nios2|M_pipe_flush~q\,
	datac => \inst|nios2|M_pipe_flush_waddr\(0),
	datad => \inst|nios2|F_ic_data_rd_addr_nxt[0]~2_combout\,
	combout => \inst|nios2|F_ic_data_rd_addr_nxt[0]~3_combout\);

-- Location: FF_X13_Y17_N5
\inst|nios2|F_pc[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|F_ic_data_rd_addr_nxt[0]~3_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|nios2|F_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|F_pc\(0));

-- Location: FF_X13_Y17_N3
\inst|nios2|D_pc[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \inst|nios2|F_pc\(0),
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \inst|nios2|F_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|D_pc\(0));

-- Location: FF_X11_Y15_N21
\inst|nios2|ic_fill_initial_offset[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \inst|nios2|D_pc\(0),
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \inst|nios2|D_ic_fill_starting~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|ic_fill_initial_offset\(0));

-- Location: LCCOMB_X11_Y15_N10
\inst|nios2|ic_fill_dp_offset_nxt[0]~3\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|nios2|ic_fill_initial_offset\(0),
	datac => \inst|nios2|ic_fill_dp_offset\(0),
	datad => \inst|nios2|D_ic_fill_starting_d1~q\,
	combout => \inst|nios2|ic_fill_dp_offset_nxt[0]~3_combout\);

-- Location: FF_X11_Y15_N11
\inst|nios2|ic_fill_dp_offset[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|ic_fill_dp_offset_nxt[0]~3_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|nios2|ic_fill_dp_offset_en~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|ic_fill_dp_offset\(0));

-- Location: LCCOMB_X12_Y11_N6
\inst|nios2|F_iw[11]~14\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst|nios2|F_iw[16]~7_combout\,
	datad => \inst|nios2|kernel_nios2_ic_data|the_altsyncram|auto_generated|q_b\(11),
	combout => \inst|nios2|F_iw[11]~14_combout\);

-- Location: FF_X12_Y11_N7
\inst|nios2|D_iw[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|F_iw[11]~14_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|nios2|F_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|D_iw\(11));

-- Location: FF_X13_Y11_N25
\inst|nios2|E_iw[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \inst|nios2|D_iw\(11),
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \inst|nios2|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|E_iw\(11));

-- Location: LCCOMB_X13_Y11_N28
\inst|nios2|E_ctrl_invalidate_i~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010010010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|E_iw\(15),
	datab => \inst|nios2|E_iw\(16),
	datac => \inst|nios2|E_iw\(13),
	datad => \inst|nios2|E_iw\(11),
	combout => \inst|nios2|E_ctrl_invalidate_i~1_combout\);

-- Location: FF_X13_Y11_N19
\inst|nios2|E_iw[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \inst|nios2|D_iw\(15),
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \inst|nios2|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|E_iw\(15));

-- Location: LCCOMB_X13_Y11_N18
\inst|nios2|E_ctrl_invalidate_i~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|E_iw\(14),
	datac => \inst|nios2|E_iw\(15),
	datad => \inst|nios2|E_iw\(12),
	combout => \inst|nios2|E_ctrl_invalidate_i~0_combout\);

-- Location: LCCOMB_X13_Y11_N22
\inst|nios2|E_ctrl_invalidate_i~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|nios2|E_ctrl_invalidate_i~1_combout\,
	datac => \inst|nios2|E_ctrl_invalidate_i~0_combout\,
	datad => \inst|nios2|Equal209~1_combout\,
	combout => \inst|nios2|E_ctrl_invalidate_i~2_combout\);

-- Location: FF_X13_Y11_N23
\inst|nios2|M_ctrl_invalidate_i\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|E_ctrl_invalidate_i~2_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|nios2|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|M_ctrl_invalidate_i~q\);

-- Location: LCCOMB_X12_Y15_N8
\inst|nios2|ic_fill_prevent_refill_nxt\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|M_valid_from_E~q\,
	datab => \inst|nios2|D_ic_fill_starting~1_combout\,
	datac => \inst|nios2|ic_fill_prevent_refill~q\,
	datad => \inst|nios2|M_ctrl_invalidate_i~q\,
	combout => \inst|nios2|ic_fill_prevent_refill_nxt~combout\);

-- Location: FF_X12_Y15_N9
\inst|nios2|ic_fill_prevent_refill\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|ic_fill_prevent_refill_nxt~combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|ic_fill_prevent_refill~q\);

-- Location: FF_X12_Y15_N13
\inst|nios2|D_kill\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|F_kill~5_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|nios2|F_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|D_kill~q\);

-- Location: LCCOMB_X12_Y15_N2
\inst|nios2|D_ic_fill_starting~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|D_ic_fill_same_tag_line~q\,
	datab => \inst|nios2|ic_fill_prevent_refill~q\,
	datac => \inst|nios2|D_kill~q\,
	datad => \inst|nios2|D_iw_valid~q\,
	combout => \inst|nios2|D_ic_fill_starting~0_combout\);

-- Location: LCCOMB_X11_Y15_N20
\inst|nios2|ic_fill_active_nxt~3\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111111111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|ic_fill_active_nxt~2_combout\,
	datab => \inst|nios2|i_readdatavalid_d1~q\,
	datac => \inst|nios2|ic_fill_initial_offset\(0),
	datad => \inst|nios2|ic_fill_dp_offset_nxt[0]~3_combout\,
	combout => \inst|nios2|ic_fill_active_nxt~3_combout\);

-- Location: LCCOMB_X12_Y15_N0
\inst|nios2|ic_fill_active_nxt~4\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|M_pipe_flush~q\,
	datab => \inst|nios2|ic_fill_active_nxt~3_combout\,
	datac => \inst|nios2|ic_fill_active~q\,
	datad => \inst|nios2|D_ic_fill_starting~0_combout\,
	combout => \inst|nios2|ic_fill_active_nxt~4_combout\);

-- Location: FF_X12_Y15_N1
\inst|nios2|ic_fill_active\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|ic_fill_active_nxt~4_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|ic_fill_active~q\);

-- Location: LCCOMB_X12_Y15_N20
\inst|nios2|D_ic_fill_starting~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|nios2|D_ic_fill_starting~0_combout\,
	datac => \inst|nios2|M_pipe_flush~q\,
	datad => \inst|nios2|ic_fill_active~q\,
	combout => \inst|nios2|D_ic_fill_starting~1_combout\);

-- Location: LCCOMB_X26_Y16_N0
\inst|nios2|ic_fill_ap_cnt_nxt[0]~3\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|nios2|i_read~q\,
	datac => \inst|nios2|ic_fill_ap_cnt\(0),
	datad => \inst|limiter|cmd_sink_ready~0_combout\,
	combout => \inst|nios2|ic_fill_ap_cnt_nxt[0]~3_combout\);

-- Location: FF_X26_Y16_N1
\inst|nios2|ic_fill_ap_cnt[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|ic_fill_ap_cnt_nxt[0]~3_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|nios2|ic_fill_ap_offset[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|ic_fill_ap_cnt\(0));

-- Location: LCCOMB_X26_Y16_N6
\inst|nios2|ic_fill_ap_cnt_nxt[1]~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|limiter|cmd_sink_ready~0_combout\,
	datab => \inst|nios2|i_read~q\,
	datac => \inst|nios2|ic_fill_ap_cnt\(1),
	datad => \inst|nios2|ic_fill_ap_cnt\(0),
	combout => \inst|nios2|ic_fill_ap_cnt_nxt[1]~2_combout\);

-- Location: FF_X26_Y16_N7
\inst|nios2|ic_fill_ap_cnt[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|ic_fill_ap_cnt_nxt[1]~2_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|nios2|ic_fill_ap_offset[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|ic_fill_ap_cnt\(1));

-- Location: LCCOMB_X26_Y16_N12
\inst|nios2|ic_fill_ap_cnt_nxt[2]~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010100010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|ic_fill_req_accepted~combout\,
	datab => \inst|nios2|ic_fill_ap_cnt\(0),
	datac => \inst|nios2|ic_fill_ap_cnt\(2),
	datad => \inst|nios2|ic_fill_ap_cnt\(1),
	combout => \inst|nios2|ic_fill_ap_cnt_nxt[2]~1_combout\);

-- Location: FF_X26_Y16_N13
\inst|nios2|ic_fill_ap_cnt[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|ic_fill_ap_cnt_nxt[2]~1_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|nios2|ic_fill_ap_offset[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|ic_fill_ap_cnt\(2));

-- Location: LCCOMB_X26_Y16_N2
\inst|nios2|Add6~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|ic_fill_ap_cnt\(1),
	datab => \inst|nios2|ic_fill_ap_cnt\(3),
	datac => \inst|nios2|ic_fill_ap_cnt\(2),
	datad => \inst|nios2|ic_fill_ap_cnt\(0),
	combout => \inst|nios2|Add6~0_combout\);

-- Location: LCCOMB_X26_Y16_N16
\inst|nios2|ic_fill_ap_cnt_nxt[3]~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|limiter|cmd_sink_ready~0_combout\,
	datac => \inst|nios2|i_read~q\,
	datad => \inst|nios2|Add6~0_combout\,
	combout => \inst|nios2|ic_fill_ap_cnt_nxt[3]~0_combout\);

-- Location: FF_X26_Y16_N17
\inst|nios2|ic_fill_ap_cnt[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|ic_fill_ap_cnt_nxt[3]~0_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|nios2|ic_fill_ap_offset[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|ic_fill_ap_cnt\(3));

-- Location: LCCOMB_X26_Y16_N10
\inst|nios2|i_read_nxt~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|ic_fill_active~q\,
	datab => \inst|nios2|ic_fill_ap_cnt\(3),
	datac => \inst|nios2|i_read~q\,
	combout => \inst|nios2|i_read_nxt~0_combout\);

-- Location: LCCOMB_X26_Y16_N8
\inst|nios2|i_read_nxt\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|limiter|cmd_sink_ready~0_combout\,
	datab => \inst|nios2|D_ic_fill_starting~1_combout\,
	datac => \inst|nios2|i_read~q\,
	datad => \inst|nios2|i_read_nxt~0_combout\,
	combout => \inst|nios2|i_read_nxt~combout\);

-- Location: FF_X26_Y16_N9
\inst|nios2|i_read\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|i_read_nxt~combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|i_read~q\);

-- Location: LCCOMB_X28_Y15_N18
\inst|nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent|rf_source_valid~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent|rf_source_valid~0_combout\ = (\inst|cmd_xbar_mux|saved_grant\(1) & ((\inst|nios2|d_read~q\) # ((\inst|cmd_xbar_mux|saved_grant\(0) & \inst|nios2|i_read~q\)))) # 
-- (!\inst|cmd_xbar_mux|saved_grant\(1) & (((\inst|cmd_xbar_mux|saved_grant\(0) & \inst|nios2|i_read~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cmd_xbar_mux|saved_grant\(1),
	datab => \inst|nios2|d_read~q\,
	datac => \inst|cmd_xbar_mux|saved_grant\(0),
	datad => \inst|nios2|i_read~q\,
	combout => \inst|nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent|rf_source_valid~0_combout\);

-- Location: LCCOMB_X26_Y14_N0
\inst|nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent|rf_source_valid~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent|rf_source_valid~1_combout\ = (\inst|nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent|rf_source_valid~0_combout\ & ((\inst|cmd_xbar_mux|src_valid~0_combout\) # 
-- ((\inst|cmd_xbar_mux|saved_grant\(1) & \inst|cmd_xbar_demux_001|src0_valid~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cmd_xbar_mux|saved_grant\(1),
	datab => \inst|nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent|rf_source_valid~0_combout\,
	datac => \inst|cmd_xbar_mux|src_valid~0_combout\,
	datad => \inst|cmd_xbar_demux_001|src0_valid~1_combout\,
	combout => \inst|nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent|rf_source_valid~1_combout\);

-- Location: LCCOMB_X26_Y14_N28
\inst|nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~4_combout\ = (\inst|nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~3_combout\) # 
-- ((\inst|nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent|cp_ready~0_combout\ & (!\inst|nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & 
-- \inst|nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent|rf_source_valid~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent|cp_ready~0_combout\,
	datab => \inst|nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	datac => \inst|nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~3_combout\,
	datad => \inst|nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent|rf_source_valid~1_combout\,
	combout => \inst|nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~4_combout\);

-- Location: FF_X26_Y14_N29
\inst|nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~4_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0));

-- Location: LCCOMB_X26_Y14_N2
\inst|nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~1_combout\ = (\inst|nios2_jtag_debug_module_translator|read_latency_shift_reg\(0)) # 
-- (!\inst|nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_jtag_debug_module_translator|read_latency_shift_reg\(0),
	datad => \inst|nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0),
	combout => \inst|nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~1_combout\);

-- Location: LCCOMB_X26_Y14_N18
\inst|nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~2_combout\ = (\inst|nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0_combout\) # 
-- ((!\inst|nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~1_combout\ & (\inst|nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent|cp_ready~0_combout\ & 
-- \inst|nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent|rf_source_valid~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0_combout\,
	datab => \inst|nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~1_combout\,
	datac => \inst|nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent|cp_ready~0_combout\,
	datad => \inst|nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent|rf_source_valid~1_combout\,
	combout => \inst|nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~2_combout\);

-- Location: FF_X26_Y14_N19
\inst|nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~2_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1));

-- Location: LCCOMB_X26_Y14_N10
\inst|nios2_jtag_debug_module_translator|read_latency_shift_reg~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|nios2_jtag_debug_module_translator|read_latency_shift_reg~0_combout\ = (!\inst|nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & 
-- (\inst|nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent|cp_ready~0_combout\ & \inst|nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent|rf_source_valid~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	datac => \inst|nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent|cp_ready~0_combout\,
	datad => \inst|nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent|rf_source_valid~1_combout\,
	combout => \inst|nios2_jtag_debug_module_translator|read_latency_shift_reg~0_combout\);

-- Location: FF_X26_Y14_N11
\inst|nios2_jtag_debug_module_translator|read_latency_shift_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2_jtag_debug_module_translator|read_latency_shift_reg~0_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2_jtag_debug_module_translator|read_latency_shift_reg\(0));

-- Location: LCCOMB_X25_Y13_N28
\inst|rsp_xbar_demux|src0_valid\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|rsp_xbar_demux|src0_valid~combout\ = (\inst|nios2_jtag_debug_module_translator|read_latency_shift_reg\(0) & !\inst|nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][84]~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst|nios2_jtag_debug_module_translator|read_latency_shift_reg\(0),
	datad => \inst|nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][84]~q\,
	combout => \inst|rsp_xbar_demux|src0_valid~combout\);

-- Location: LCCOMB_X28_Y11_N26
\inst|rsp_xbar_mux|src_data[0]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|rsp_xbar_mux|src_data\(0) = (\inst|nios2_jtag_debug_module_translator|av_readdata_pre\(0) & ((\inst|rsp_xbar_demux|src0_valid~combout\) # ((\inst|rsp_xbar_demux_001|src0_valid~0_combout\ & \inst|width_adapter_001|out_data\(0))))) # 
-- (!\inst|nios2_jtag_debug_module_translator|av_readdata_pre\(0) & (\inst|rsp_xbar_demux_001|src0_valid~0_combout\ & ((\inst|width_adapter_001|out_data\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2_jtag_debug_module_translator|av_readdata_pre\(0),
	datab => \inst|rsp_xbar_demux_001|src0_valid~0_combout\,
	datac => \inst|rsp_xbar_demux|src0_valid~combout\,
	datad => \inst|width_adapter_001|out_data\(0),
	combout => \inst|rsp_xbar_mux|src_data\(0));

-- Location: FF_X28_Y11_N27
\inst|nios2|i_readdata_d1[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|rsp_xbar_mux|src_data\(0),
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|i_readdata_d1\(0));

-- Location: LCCOMB_X11_Y14_N28
\inst|nios2|F_iw[4]~12\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst|nios2|kernel_nios2_ic_data|the_altsyncram|auto_generated|q_b\(4),
	datad => \inst|nios2|F_iw[16]~7_combout\,
	combout => \inst|nios2|F_iw[4]~12_combout\);

-- Location: FF_X11_Y14_N29
\inst|nios2|D_iw[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|F_iw[4]~12_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|nios2|F_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|D_iw\(4));

-- Location: FF_X16_Y8_N19
\inst|nios2|E_iw[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \inst|nios2|D_iw\(4),
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \inst|nios2|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|E_iw\(4));

-- Location: LCCOMB_X17_Y8_N0
\inst|nios2|M_ctrl_ld_st_nxt~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|nios2|E_iw\(4),
	datac => \inst|nios2|E_iw\(1),
	datad => \inst|nios2|E_iw\(2),
	combout => \inst|nios2|M_ctrl_ld_st_nxt~0_combout\);

-- Location: LCCOMB_X17_Y8_N14
\inst|nios2|E_ctrl_ld_st_bypass~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|E_ctrl_ld_st_bypass~0_combout\,
	datab => \inst|nios2|M_ctrl_ld_st_nxt~0_combout\,
	datac => \inst|nios2|E_iw\(0),
	datad => \inst|nios2|Add17|auto_generated|result_int[32]~64_combout\,
	combout => \inst|nios2|E_ctrl_ld_st_bypass~1_combout\);

-- Location: FF_X17_Y8_N15
\inst|nios2|M_ctrl_ld_st_bypass\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|E_ctrl_ld_st_bypass~1_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|nios2|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|M_ctrl_ld_st_bypass~q\);

-- Location: FF_X17_Y9_N25
\inst|nios2|A_ctrl_ld_st_bypass\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \inst|nios2|M_ctrl_ld_st_bypass~q\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \inst|nios2|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|A_ctrl_ld_st_bypass~q\);

-- Location: LCCOMB_X17_Y9_N2
\inst|nios2|A_mem_bypass_pending\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|A_stall~0_combout\,
	datac => \inst|nios2|A_valid~q\,
	datad => \inst|nios2|A_ctrl_ld_st_bypass~q\,
	combout => \inst|nios2|A_mem_bypass_pending~combout\);

-- Location: LCCOMB_X22_Y9_N20
\inst|nios2|d_byteenable_nxt[0]~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|M_mem_byte_en\(0),
	datab => \inst|nios2|A_mem_bypass_pending~combout\,
	datac => \inst|nios2|A_mem_byte_en\(0),
	datad => \inst|nios2|d_byteenable_nxt[0]~0_combout\,
	combout => \inst|nios2|d_byteenable_nxt[0]~2_combout\);

-- Location: FF_X22_Y9_N21
\inst|nios2|d_byteenable[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|d_byteenable_nxt[0]~2_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|d_byteenable\(0));

-- Location: LCCOMB_X29_Y14_N8
\inst|sdram_s1_translator_avalon_universal_slave_0_agent|WideOr0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sdram_s1_translator_avalon_universal_slave_0_agent|WideOr0~0_combout\ = (\inst|cmd_xbar_mux_001|saved_grant\(0)) # ((\inst|cmd_xbar_mux_001|saved_grant\(1) & ((\inst|nios2|d_byteenable\(0)) # (\inst|nios2|d_byteenable\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cmd_xbar_mux_001|saved_grant\(0),
	datab => \inst|nios2|d_byteenable\(0),
	datac => \inst|cmd_xbar_mux_001|saved_grant\(1),
	datad => \inst|nios2|d_byteenable\(1),
	combout => \inst|sdram_s1_translator_avalon_universal_slave_0_agent|WideOr0~0_combout\);

-- Location: LCCOMB_X23_Y8_N8
\inst|cmd_xbar_mux_001|src_data[34]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cmd_xbar_mux_001|src_data\(34) = (\inst|cmd_xbar_mux_001|saved_grant\(0)) # ((\inst|cmd_xbar_mux_001|saved_grant\(1) & \inst|nios2|d_byteenable\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cmd_xbar_mux_001|saved_grant\(1),
	datab => \inst|cmd_xbar_mux_001|saved_grant\(0),
	datad => \inst|nios2|d_byteenable\(2),
	combout => \inst|cmd_xbar_mux_001|src_data\(34));

-- Location: LCCOMB_X29_Y16_N28
\inst|sdram|the_kernel_sdram_input_efifo_module|Equal0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sdram|the_kernel_sdram_input_efifo_module|Equal0~0_combout\ = (\inst|sdram|the_kernel_sdram_input_efifo_module|entries\(1) & !\inst|sdram|the_kernel_sdram_input_efifo_module|entries\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|sdram|the_kernel_sdram_input_efifo_module|entries\(1),
	datad => \inst|sdram|the_kernel_sdram_input_efifo_module|entries\(0),
	combout => \inst|sdram|the_kernel_sdram_input_efifo_module|Equal0~0_combout\);

-- Location: LCCOMB_X29_Y16_N26
\inst|width_adapter|data_reg[9]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|width_adapter|data_reg[9]~0_combout\ = ((!\inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(7) & ((!\inst|sdram_s1_translator_avalon_universal_slave_0_agent|WideOr0~1_combout\) # 
-- (!\inst|sdram|the_kernel_sdram_input_efifo_module|Equal0~0_combout\)))) # (!\inst|width_adapter|use_reg~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101011101011111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|width_adapter|use_reg~q\,
	datab => \inst|sdram|the_kernel_sdram_input_efifo_module|Equal0~0_combout\,
	datac => \inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(7),
	datad => \inst|sdram_s1_translator_avalon_universal_slave_0_agent|WideOr0~1_combout\,
	combout => \inst|width_adapter|data_reg[9]~0_combout\);

-- Location: FF_X23_Y8_N9
\inst|width_adapter|byteen_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|cmd_xbar_mux_001|src_data\(34),
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sclr => \inst|width_adapter|use_reg~q\,
	ena => \inst|width_adapter|data_reg[9]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|width_adapter|byteen_reg\(0));

-- Location: LCCOMB_X29_Y14_N2
\inst|sdram_s1_translator_avalon_universal_slave_0_agent|WideOr0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sdram_s1_translator_avalon_universal_slave_0_agent|WideOr0~1_combout\ = (\inst|width_adapter|use_reg~q\ & ((\inst|width_adapter|byteen_reg\(1)) # ((\inst|width_adapter|byteen_reg\(0))))) # (!\inst|width_adapter|use_reg~q\ & 
-- (((\inst|sdram_s1_translator_avalon_universal_slave_0_agent|WideOr0~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|width_adapter|byteen_reg\(1),
	datab => \inst|width_adapter|use_reg~q\,
	datac => \inst|sdram_s1_translator_avalon_universal_slave_0_agent|WideOr0~0_combout\,
	datad => \inst|width_adapter|byteen_reg\(0),
	combout => \inst|sdram_s1_translator_avalon_universal_slave_0_agent|WideOr0~1_combout\);

-- Location: LCCOMB_X9_Y20_N0
\inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~1_combout\ = (\inst|cmd_xbar_mux_001|WideOr1~combout\ & (!\inst|sdram_s1_translator_avalon_universal_slave_0_agent|WideOr0~1_combout\ & 
-- \inst|sdram_s1_translator_avalon_universal_slave_0_agent|local_read~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cmd_xbar_mux_001|WideOr1~combout\,
	datac => \inst|sdram_s1_translator_avalon_universal_slave_0_agent|WideOr0~1_combout\,
	datad => \inst|sdram_s1_translator_avalon_universal_slave_0_agent|local_read~0_combout\,
	combout => \inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~1_combout\);

-- Location: LCCOMB_X9_Y19_N18
\inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~2_combout\ = (\inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & (\inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][82]~q\)) # 
-- (!\inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & ((\inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][82]~q\,
	datac => \inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	datad => \inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~1_combout\,
	combout => \inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~2_combout\);

-- Location: FF_X9_Y19_N19
\inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][82]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~2_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|always0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][82]~q\);

-- Location: LCCOMB_X8_Y19_N26
\inst|sdram_s1_translator_avalon_universal_slave_0_agent|comb~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sdram_s1_translator_avalon_universal_slave_0_agent|comb~0_combout\ = (\inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0) & ((\inst|sdram|za_valid~q\) # 
-- (\inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][82]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0),
	datab => \inst|sdram|za_valid~q\,
	datad => \inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][82]~q\,
	combout => \inst|sdram_s1_translator_avalon_universal_slave_0_agent|comb~0_combout\);

-- Location: LCCOMB_X7_Y19_N22
\inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[6]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[6]~4_combout\ = \inst|sdram_s1_translator_avalon_universal_slave_0_agent|comb~0_combout\ $ (((\inst|cmd_xbar_mux_001|WideOr1~combout\ & 
-- (\inst|sdram_s1_translator_avalon_universal_slave_0_agent|local_read~0_combout\ & \inst|sdram_s1_translator_avalon_universal_slave_0_agent|cp_ready~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cmd_xbar_mux_001|WideOr1~combout\,
	datab => \inst|sdram_s1_translator_avalon_universal_slave_0_agent|comb~0_combout\,
	datac => \inst|sdram_s1_translator_avalon_universal_slave_0_agent|local_read~0_combout\,
	datad => \inst|sdram_s1_translator_avalon_universal_slave_0_agent|cp_ready~0_combout\,
	combout => \inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[6]~4_combout\);

-- Location: FF_X7_Y19_N13
\inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used~6_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[6]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(5));

-- Location: LCCOMB_X7_Y19_N20
\inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used~8_combout\ = (\inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|write~0_combout\ & (\inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(3))) 
-- # (!\inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|write~0_combout\ & ((\inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(3),
	datac => \inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|write~0_combout\,
	datad => \inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(5),
	combout => \inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used~8_combout\);

-- Location: FF_X7_Y19_N21
\inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used~8_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[6]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(4));

-- Location: LCCOMB_X7_Y19_N6
\inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used~9_combout\ = (\inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|write~0_combout\ & 
-- ((\inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(2)))) # (!\inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|write~0_combout\ & (\inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(4),
	datac => \inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|write~0_combout\,
	datad => \inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(2),
	combout => \inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used~9_combout\);

-- Location: FF_X7_Y19_N7
\inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used~9_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[6]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(3));

-- Location: LCCOMB_X7_Y19_N24
\inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used~7_combout\ = (\inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|write~0_combout\ & (\inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1))) 
-- # (!\inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|write~0_combout\ & ((\inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	datac => \inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|write~0_combout\,
	datad => \inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(3),
	combout => \inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used~7_combout\);

-- Location: FF_X7_Y19_N25
\inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used~7_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[6]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(2));

-- Location: LCCOMB_X7_Y19_N8
\inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used~5_combout\ = (\inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|write~0_combout\ & 
-- ((\inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0)))) # (!\inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|write~0_combout\ & (\inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(2),
	datac => \inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|write~0_combout\,
	datad => \inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0),
	combout => \inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used~5_combout\);

-- Location: FF_X7_Y19_N9
\inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used~5_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[6]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1));

-- Location: LCCOMB_X9_Y19_N12
\inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~15_combout\ = (\inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(2) & (\inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][54]~q\)) # 
-- (!\inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(2) & (((\inst|cmd_xbar_mux_001|saved_grant\(1)) # (\inst|cmd_xbar_mux_001|saved_grant\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][54]~q\,
	datab => \inst|cmd_xbar_mux_001|saved_grant\(1),
	datac => \inst|cmd_xbar_mux_001|saved_grant\(0),
	datad => \inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(2),
	combout => \inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~15_combout\);

-- Location: FF_X9_Y19_N13
\inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][54]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~15_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|always1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][54]~q\);

-- Location: LCCOMB_X9_Y19_N24
\inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~9_combout\ = (\inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & (((\inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][54]~q\)))) # 
-- (!\inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & ((\inst|cmd_xbar_mux_001|saved_grant\(0)) # ((\inst|cmd_xbar_mux_001|saved_grant\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cmd_xbar_mux_001|saved_grant\(0),
	datab => \inst|cmd_xbar_mux_001|saved_grant\(1),
	datac => \inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	datad => \inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][54]~q\,
	combout => \inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~9_combout\);

-- Location: FF_X9_Y19_N25
\inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][54]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~9_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|always0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][54]~q\);

-- Location: LCCOMB_X29_Y16_N16
\inst|width_adapter|address_reg~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|width_adapter|address_reg~0_combout\ = \inst|width_adapter|address_reg\(1) $ (((!\inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(7) & ((!\inst|sdram_s1_translator_avalon_universal_slave_0_agent|WideOr0~1_combout\) # 
-- (!\inst|sdram|the_kernel_sdram_input_efifo_module|Equal0~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000111000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|sdram|the_kernel_sdram_input_efifo_module|Equal0~0_combout\,
	datab => \inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(7),
	datac => \inst|width_adapter|address_reg\(1),
	datad => \inst|sdram_s1_translator_avalon_universal_slave_0_agent|WideOr0~1_combout\,
	combout => \inst|width_adapter|address_reg~0_combout\);

-- Location: FF_X29_Y16_N17
\inst|width_adapter|address_reg[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|width_adapter|address_reg~0_combout\,
	asdata => VCC,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst|width_adapter|ALT_INV_use_reg~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|width_adapter|address_reg\(1));

-- Location: FF_X9_Y20_N17
\inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~38_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][19]~q\);

-- Location: LCCOMB_X9_Y20_N16
\inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~38_combout\ = (\inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(7) & (((\inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][19]~q\)))) # 
-- (!\inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(7) & (\inst|width_adapter|use_reg~q\ & ((\inst|width_adapter|address_reg\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(7),
	datab => \inst|width_adapter|use_reg~q\,
	datac => \inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][19]~q\,
	datad => \inst|width_adapter|address_reg\(1),
	combout => \inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~38_combout\);

-- Location: LCCOMB_X9_Y20_N8
\inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][19]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][19]~feeder_combout\ = \inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~38_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~38_combout\,
	combout => \inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][19]~feeder_combout\);

-- Location: FF_X9_Y20_N9
\inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][19]~feeder_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|always6~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][19]~q\);

-- Location: LCCOMB_X10_Y20_N22
\inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~32_combout\ = (\inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(6) & (((\inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][19]~q\)))) # 
-- (!\inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(6) & (\inst|width_adapter|use_reg~q\ & (\inst|width_adapter|address_reg\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|width_adapter|use_reg~q\,
	datab => \inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(6),
	datac => \inst|width_adapter|address_reg\(1),
	datad => \inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][19]~q\,
	combout => \inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~32_combout\);

-- Location: FF_X10_Y20_N23
\inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~32_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|always5~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][19]~q\);

-- Location: LCCOMB_X10_Y20_N30
\inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~26_combout\ = (\inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(5) & (((\inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][19]~q\)))) # 
-- (!\inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(5) & (\inst|width_adapter|use_reg~q\ & (\inst|width_adapter|address_reg\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|width_adapter|use_reg~q\,
	datab => \inst|width_adapter|address_reg\(1),
	datac => \inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][19]~q\,
	datad => \inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(5),
	combout => \inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~26_combout\);

-- Location: FF_X10_Y20_N31
\inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~26_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|always4~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][19]~q\);

-- Location: LCCOMB_X10_Y19_N22
\inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~20_combout\ = (\inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(4) & (((\inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][19]~q\)))) # 
-- (!\inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(4) & (\inst|width_adapter|address_reg\(1) & ((\inst|width_adapter|use_reg~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(4),
	datab => \inst|width_adapter|address_reg\(1),
	datac => \inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][19]~q\,
	datad => \inst|width_adapter|use_reg~q\,
	combout => \inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~20_combout\);

-- Location: FF_X10_Y19_N23
\inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~20_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|always3~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][19]~q\);

-- Location: LCCOMB_X10_Y19_N14
\inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~14_combout\ = (\inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(3) & (((\inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][19]~q\)))) # 
-- (!\inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(3) & (\inst|width_adapter|address_reg\(1) & ((\inst|width_adapter|use_reg~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(3),
	datab => \inst|width_adapter|address_reg\(1),
	datac => \inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][19]~q\,
	datad => \inst|width_adapter|use_reg~q\,
	combout => \inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~14_combout\);

-- Location: FF_X10_Y19_N15
\inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~14_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|always2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][19]~q\);

-- Location: LCCOMB_X9_Y19_N14
\inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~8_combout\ = (\inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(2) & (((\inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][19]~q\)))) # 
-- (!\inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(2) & (\inst|width_adapter|address_reg\(1) & ((\inst|width_adapter|use_reg~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|width_adapter|address_reg\(1),
	datab => \inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(2),
	datac => \inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][19]~q\,
	datad => \inst|width_adapter|use_reg~q\,
	combout => \inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~8_combout\);

-- Location: FF_X9_Y19_N15
\inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~8_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|always1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][19]~q\);

-- Location: LCCOMB_X9_Y19_N6
\inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~4_combout\ = (\inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & (((\inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][19]~q\)))) # 
-- (!\inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & (\inst|width_adapter|address_reg\(1) & ((\inst|width_adapter|use_reg~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|width_adapter|address_reg\(1),
	datab => \inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][19]~q\,
	datac => \inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	datad => \inst|width_adapter|use_reg~q\,
	combout => \inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~4_combout\);

-- Location: FF_X9_Y19_N7
\inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~4_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|always0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][19]~q\);

-- Location: LCCOMB_X8_Y19_N28
\inst|sdram_s1_translator_avalon_universal_slave_0_agent|uncompressor|burst_uncompress_address_base~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sdram_s1_translator_avalon_universal_slave_0_agent|uncompressor|burst_uncompress_address_base~0_combout\ = (!\inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][54]~q\ & 
-- \inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][19]~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][54]~q\,
	datad => \inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][19]~q\,
	combout => \inst|sdram_s1_translator_avalon_universal_slave_0_agent|uncompressor|burst_uncompress_address_base~0_combout\);

-- Location: FF_X8_Y19_N29
\inst|sdram_s1_translator_avalon_universal_slave_0_agent|uncompressor|burst_uncompress_address_base[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|sdram_s1_translator_avalon_universal_slave_0_agent|uncompressor|burst_uncompress_address_base~0_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|sdram_s1_translator_avalon_universal_slave_0_agent|comb~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sdram_s1_translator_avalon_universal_slave_0_agent|uncompressor|burst_uncompress_address_base\(1));

-- Location: LCCOMB_X8_Y19_N0
\inst|sdram_s1_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sdram_s1_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[1]~0_combout\ = (\inst|sdram_s1_translator_avalon_universal_slave_0_agent|comb~0_combout\ & 
-- (((\inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][19]~q\)))) # (!\inst|sdram_s1_translator_avalon_universal_slave_0_agent|comb~0_combout\ & 
-- ((\inst|sdram_s1_translator_avalon_universal_slave_0_agent|uncompressor|burst_uncompress_address_offset\(1)) # ((\inst|sdram_s1_translator_avalon_universal_slave_0_agent|uncompressor|burst_uncompress_address_base\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|sdram_s1_translator_avalon_universal_slave_0_agent|uncompressor|burst_uncompress_address_offset\(1),
	datab => \inst|sdram_s1_translator_avalon_universal_slave_0_agent|uncompressor|burst_uncompress_address_base\(1),
	datac => \inst|sdram_s1_translator_avalon_universal_slave_0_agent|comb~0_combout\,
	datad => \inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][19]~q\,
	combout => \inst|sdram_s1_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[1]~0_combout\);

-- Location: LCCOMB_X25_Y11_N24
\inst|width_adapter_001|data_reg~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|width_adapter_001|data_reg~7_combout\ = (!\inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][83]~q\ & (!\inst|sdram_s1_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[1]~0_combout\ & 
-- ((\inst|width_adapter_001|data_reg\(6)) # (\inst|sdram|za_data\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000100010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][83]~q\,
	datab => \inst|sdram_s1_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[1]~0_combout\,
	datac => \inst|width_adapter_001|data_reg\(6),
	datad => \inst|sdram|za_data\(6),
	combout => \inst|width_adapter_001|data_reg~7_combout\);

-- Location: FF_X25_Y11_N25
\inst|width_adapter_001|data_reg[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|width_adapter_001|data_reg~7_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|sdram_s1_translator_avalon_universal_slave_0_agent|rp_valid~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|width_adapter_001|data_reg\(6));

-- Location: LCCOMB_X25_Y11_N18
\inst|width_adapter_001|out_data[6]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|width_adapter_001|out_data\(6) = (\inst|width_adapter_001|data_reg\(6)) # ((!\inst|sdram_s1_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[1]~0_combout\ & \inst|sdram|za_data\(6)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010011110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|sdram_s1_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[1]~0_combout\,
	datab => \inst|sdram|za_data\(6),
	datac => \inst|width_adapter_001|data_reg\(6),
	combout => \inst|width_adapter_001|out_data\(6));

-- Location: LCCOMB_X25_Y11_N30
\inst|rsp_xbar_mux|src_data[6]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|rsp_xbar_mux|src_data\(6) = (\inst|rsp_xbar_demux|src0_valid~combout\ & ((\inst|nios2_jtag_debug_module_translator|av_readdata_pre\(6)) # ((\inst|width_adapter_001|out_data\(6) & \inst|rsp_xbar_demux_001|src0_valid~0_combout\)))) # 
-- (!\inst|rsp_xbar_demux|src0_valid~combout\ & (\inst|width_adapter_001|out_data\(6) & ((\inst|rsp_xbar_demux_001|src0_valid~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|rsp_xbar_demux|src0_valid~combout\,
	datab => \inst|width_adapter_001|out_data\(6),
	datac => \inst|nios2_jtag_debug_module_translator|av_readdata_pre\(6),
	datad => \inst|rsp_xbar_demux_001|src0_valid~0_combout\,
	combout => \inst|rsp_xbar_mux|src_data\(6));

-- Location: FF_X25_Y11_N31
\inst|nios2|i_readdata_d1[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|rsp_xbar_mux|src_data\(6),
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|i_readdata_d1\(6));

-- Location: LCCOMB_X11_Y14_N22
\inst|nios2|F_iw[7]~22\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|nios2|F_iw[16]~7_combout\,
	datad => \inst|nios2|kernel_nios2_ic_data|the_altsyncram|auto_generated|q_b\(7),
	combout => \inst|nios2|F_iw[7]~22_combout\);

-- Location: FF_X11_Y14_N23
\inst|nios2|D_iw[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|F_iw[7]~22_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|nios2|F_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|D_iw\(7));

-- Location: LCCOMB_X13_Y14_N30
\inst|nios2|E_iw[7]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|nios2|D_iw\(7),
	combout => \inst|nios2|E_iw[7]~feeder_combout\);

-- Location: FF_X13_Y14_N31
\inst|nios2|E_iw[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|E_iw[7]~feeder_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|nios2|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|E_iw\(7));

-- Location: FF_X13_Y14_N21
\inst|nios2|M_iw[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \inst|nios2|E_iw\(7),
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \inst|nios2|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|M_iw\(7));

-- Location: LCCOMB_X13_Y14_N20
\inst|nios2|M_wrctl_bstatus~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|M_iw\(8),
	datac => \inst|nios2|M_iw\(7),
	datad => \inst|nios2|M_ctrl_wrctl_inst~q\,
	combout => \inst|nios2|M_wrctl_bstatus~0_combout\);

-- Location: LCCOMB_X13_Y14_N28
\inst|nios2|A_ienable_reg_irq0_nxt~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|M_valid_from_E~q\,
	datab => \inst|nios2|M_wrctl_bstatus~0_combout\,
	datad => \inst|nios2|M_iw\(6),
	combout => \inst|nios2|A_ienable_reg_irq0_nxt~0_combout\);

-- Location: FF_X13_Y14_N29
\inst|nios2|A_valid_wrctl_ienable\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|A_ienable_reg_irq0_nxt~0_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|nios2|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|A_valid_wrctl_ienable~q\);

-- Location: LCCOMB_X12_Y11_N8
\inst|nios2|F_iw~6\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst|nios2|hbreak_enabled~q\,
	datad => \inst|nios2|latched_oci_tb_hbreak_req~q\,
	combout => \inst|nios2|F_iw~6_combout\);

-- Location: LCCOMB_X13_Y14_N26
\inst|nios2|F_iw[16]~7\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|A_status_reg_pie~q\,
	datab => \inst|nios2|A_valid_wrctl_ienable~q\,
	datac => \inst|nios2|F_iw~6_combout\,
	datad => \inst|nios2|A_ipending_reg_irq0~q\,
	combout => \inst|nios2|F_iw[16]~7_combout\);

-- Location: LCCOMB_X14_Y11_N30
\inst|nios2|F_iw[16]~17\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst|nios2|F_iw[16]~7_combout\,
	datad => \inst|nios2|kernel_nios2_ic_data|the_altsyncram|auto_generated|q_b\(16),
	combout => \inst|nios2|F_iw[16]~17_combout\);

-- Location: FF_X14_Y11_N31
\inst|nios2|D_iw[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|F_iw[16]~17_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|nios2|F_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|D_iw\(16));

-- Location: LCCOMB_X11_Y12_N14
\inst|nios2|Equal154~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|D_iw\(12),
	datab => \inst|nios2|D_iw\(16),
	datac => \inst|nios2|D_iw\(13),
	datad => \inst|nios2|D_iw\(11),
	combout => \inst|nios2|Equal154~1_combout\);

-- Location: LCCOMB_X11_Y12_N28
\inst|nios2|D_ctrl_alu_subtract~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|D_iw\(14),
	datab => \inst|nios2|D_iw\(13),
	datac => \inst|nios2|D_iw\(12),
	datad => \inst|nios2|D_iw\(11),
	combout => \inst|nios2|D_ctrl_alu_subtract~0_combout\);

-- Location: LCCOMB_X11_Y12_N20
\inst|nios2|D_ctrl_alu_subtract~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|D_iw\(14),
	datab => \inst|nios2|D_ctrl_alu_subtract~1_combout\,
	datac => \inst|nios2|D_iw\(15),
	datad => \inst|nios2|D_ctrl_alu_subtract~0_combout\,
	combout => \inst|nios2|D_ctrl_alu_subtract~2_combout\);

-- Location: LCCOMB_X11_Y12_N16
\inst|nios2|D_ctrl_alu_subtract~3\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|Equal171~1_combout\,
	datab => \inst|nios2|Equal154~1_combout\,
	datac => \inst|nios2|D_op_cmpge~0_combout\,
	datad => \inst|nios2|D_ctrl_alu_subtract~2_combout\,
	combout => \inst|nios2|D_ctrl_alu_subtract~3_combout\);

-- Location: LCCOMB_X12_Y12_N24
\inst|nios2|Equal80~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|D_iw\(5),
	datab => \inst|nios2|D_iw\(1),
	datac => \inst|nios2|D_iw\(0),
	datad => \inst|nios2|D_iw\(2),
	combout => \inst|nios2|Equal80~0_combout\);

-- Location: LCCOMB_X11_Y12_N12
\inst|nios2|D_ctrl_alu_signed_comparison~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101001111010111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|Equal77~0_combout\,
	datab => \inst|nios2|D_iw\(3),
	datac => \inst|nios2|D_iw\(4),
	datad => \inst|nios2|Equal80~0_combout\,
	combout => \inst|nios2|D_ctrl_alu_signed_comparison~0_combout\);

-- Location: LCCOMB_X11_Y12_N6
\inst|nios2|D_ctrl_alu_signed_comparison~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|Equal171~1_combout\,
	datab => \inst|nios2|Equal154~2_combout\,
	datac => \inst|nios2|D_op_cmpge~0_combout\,
	datad => \inst|nios2|D_ctrl_alu_signed_comparison~0_combout\,
	combout => \inst|nios2|D_ctrl_alu_signed_comparison~1_combout\);

-- Location: LCCOMB_X11_Y12_N8
\inst|nios2|D_ctrl_alu_subtract~6\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|D_ctrl_alu_subtract~5_combout\,
	datab => \inst|nios2|D_ctrl_alu_subtract~3_combout\,
	datac => \inst|nios2|D_iw\(0),
	datad => \inst|nios2|D_ctrl_alu_signed_comparison~1_combout\,
	combout => \inst|nios2|D_ctrl_alu_subtract~6_combout\);

-- Location: FF_X11_Y12_N9
\inst|nios2|E_ctrl_alu_subtract\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|D_ctrl_alu_subtract~6_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|nios2|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|E_ctrl_alu_subtract~q\);

-- Location: LCCOMB_X11_Y12_N0
\inst|nios2|D_op_cmplt~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|D_iw\(14),
	datab => \inst|nios2|Equal154~2_combout\,
	datac => \inst|nios2|D_iw\(15),
	datad => \inst|nios2|Equal171~1_combout\,
	combout => \inst|nios2|D_op_cmplt~0_combout\);

-- Location: LCCOMB_X11_Y12_N26
\inst|nios2|Equal82~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|D_iw\(3),
	datac => \inst|nios2|D_iw\(4),
	combout => \inst|nios2|Equal82~0_combout\);

-- Location: LCCOMB_X11_Y12_N2
\inst|nios2|D_ctrl_alu_signed_comparison~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110111011101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|D_ctrl_alu_signed_comparison~1_combout\,
	datab => \inst|nios2|D_op_cmplt~0_combout\,
	datac => \inst|nios2|Equal82~0_combout\,
	datad => \inst|nios2|Equal80~0_combout\,
	combout => \inst|nios2|D_ctrl_alu_signed_comparison~2_combout\);

-- Location: FF_X11_Y12_N3
\inst|nios2|E_ctrl_alu_signed_comparison\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|D_ctrl_alu_signed_comparison~2_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|nios2|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|E_ctrl_alu_signed_comparison~q\);

-- Location: LCCOMB_X21_Y16_N28
\inst|nios2|Add17|auto_generated|_~11\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|nios2|E_ctrl_alu_subtract~q\,
	datac => \inst|nios2|E_src2\(31),
	datad => \inst|nios2|E_ctrl_alu_signed_comparison~q\,
	combout => \inst|nios2|Add17|auto_generated|_~11_combout\);

-- Location: LCCOMB_X17_Y8_N18
\inst|nios2|E_ctrl_st_bypass~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|E_iw\(5),
	datab => \inst|nios2|Add17|auto_generated|result_int[32]~64_combout\,
	datac => \inst|nios2|E_ctrl_st_bypass~0_combout\,
	datad => \inst|nios2|E_iw\(2),
	combout => \inst|nios2|E_ctrl_st_bypass~1_combout\);

-- Location: FF_X17_Y8_N19
\inst|nios2|M_ctrl_st_bypass\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|E_ctrl_st_bypass~1_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|nios2|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|M_ctrl_st_bypass~q\);

-- Location: LCCOMB_X21_Y8_N16
\inst|nios2|A_st_bypass_delayed_started~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|A_st_bypass_delayed~q\,
	datac => \inst|nios2|A_st_bypass_delayed_started~q\,
	datad => \inst|nios2|A_dc_wb_active~q\,
	combout => \inst|nios2|A_st_bypass_delayed_started~0_combout\);

-- Location: FF_X21_Y8_N17
\inst|nios2|A_st_bypass_delayed_started\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|A_st_bypass_delayed_started~0_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sclr => \inst|nios2|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|A_st_bypass_delayed_started~q\);

-- Location: LCCOMB_X21_Y8_N18
\inst|nios2|d_write_nxt~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|A_st_bypass_delayed~q\,
	datab => \inst|nios2|always132~0_combout\,
	datac => \inst|nios2|M_ctrl_st_bypass~q\,
	datad => \inst|nios2|A_st_bypass_delayed_started~q\,
	combout => \inst|nios2|d_write_nxt~2_combout\);

-- Location: LCCOMB_X21_Y8_N22
\inst|nios2|d_write_nxt~4\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101011001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|A_dc_wb_rd_data_first~q\,
	datab => \inst|nios2|d_write_nxt~2_combout\,
	datac => \inst|nios2|d_read~q\,
	datad => \inst|nios2|A_dc_wb_active~q\,
	combout => \inst|nios2|d_write_nxt~4_combout\);

-- Location: LCCOMB_X24_Y10_N8
\inst|nios2|d_write_nxt~3\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|A_dc_wr_data_cnt\(3),
	datab => \inst|cmd_xbar_demux_001|WideOr0~combout\,
	datac => \inst|nios2|d_write~q\,
	datad => \inst|nios2|d_write_nxt~4_combout\,
	combout => \inst|nios2|d_write_nxt~3_combout\);

-- Location: FF_X24_Y10_N9
\inst|nios2|d_write\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|d_write_nxt~3_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|d_write~q\);

-- Location: LCCOMB_X29_Y11_N28
\inst|sysid_control_slave_translator|av_waitrequest_generated~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sysid_control_slave_translator|av_waitrequest_generated~0_combout\ = \inst|sysid_control_slave_translator|wait_latency_counter\(0) $ (((\inst|sysid_control_slave_translator|wait_latency_counter[1]~0_combout\ & (\inst|nios2|d_write~q\ & 
-- !\inst|sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|sysid_control_slave_translator|wait_latency_counter[1]~0_combout\,
	datab => \inst|nios2|d_write~q\,
	datac => \inst|sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	datad => \inst|sysid_control_slave_translator|wait_latency_counter\(0),
	combout => \inst|sysid_control_slave_translator|av_waitrequest_generated~0_combout\);

-- Location: LCCOMB_X29_Y11_N22
\inst|sysid_control_slave_translator|read_latency_shift_reg~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sysid_control_slave_translator|read_latency_shift_reg~1_combout\ = (\inst|sysid_control_slave_translator|read_latency_shift_reg~0_combout\ & (\inst|sysid_control_slave_translator|av_waitrequest_generated~0_combout\ & 
-- (!\inst|sysid_control_slave_translator|wait_latency_counter\(1) & \inst|sysid_control_slave_translator|uav_waitrequest~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|sysid_control_slave_translator|read_latency_shift_reg~0_combout\,
	datab => \inst|sysid_control_slave_translator|av_waitrequest_generated~0_combout\,
	datac => \inst|sysid_control_slave_translator|wait_latency_counter\(1),
	datad => \inst|sysid_control_slave_translator|uav_waitrequest~1_combout\,
	combout => \inst|sysid_control_slave_translator|read_latency_shift_reg~1_combout\);

-- Location: LCCOMB_X29_Y11_N16
\inst|sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~1_combout\ = (\inst|sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & 
-- (((\inst|sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0))))) # (!\inst|sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & 
-- ((\inst|sysid_control_slave_translator|read_latency_shift_reg~1_combout\) # ((\inst|sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0) & !\inst|sysid_control_slave_translator|read_latency_shift_reg\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	datab => \inst|sysid_control_slave_translator|read_latency_shift_reg~1_combout\,
	datac => \inst|sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0),
	datad => \inst|sysid_control_slave_translator|read_latency_shift_reg\(0),
	combout => \inst|sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~1_combout\);

-- Location: FF_X29_Y11_N17
\inst|sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~1_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0));

-- Location: FF_X29_Y11_N7
\inst|sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][101]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][101]~q\);

-- Location: LCCOMB_X29_Y11_N6
\inst|sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout\ = (\inst|sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][101]~q\) # 
-- (!\inst|sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010111110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	datac => \inst|sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][101]~q\,
	combout => \inst|sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout\);

-- Location: LCCOMB_X29_Y11_N14
\inst|sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][101]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][101]~1_combout\ = (\inst|sysid_control_slave_translator|read_latency_shift_reg\(0) & 
-- (((\inst|sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout\)))) # (!\inst|sysid_control_slave_translator|read_latency_shift_reg\(0) & 
-- ((\inst|sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0) & (\inst|sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][101]~q\)) # 
-- (!\inst|sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0) & ((\inst|sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|sysid_control_slave_translator|read_latency_shift_reg\(0),
	datab => \inst|sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0),
	datac => \inst|sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][101]~q\,
	datad => \inst|sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout\,
	combout => \inst|sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][101]~1_combout\);

-- Location: FF_X29_Y11_N15
\inst|sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][101]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][101]~1_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][101]~q\);

-- Location: FF_X29_Y11_N13
\inst|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][101]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][101]~q\);

-- Location: LCCOMB_X29_Y11_N12
\inst|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout\ = (\inst|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][101]~q\) # 
-- (!\inst|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][101]~q\,
	datad => \inst|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	combout => \inst|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout\);

-- Location: LCCOMB_X29_Y11_N20
\inst|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][101]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][101]~1_combout\ = (\inst|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0) & 
-- ((\inst|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg\(0) & ((\inst|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout\))) # 
-- (!\inst|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg\(0) & (\inst|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][101]~q\)))) # 
-- (!\inst|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0) & (((\inst|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0),
	datab => \inst|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg\(0),
	datac => \inst|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][101]~q\,
	datad => \inst|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout\,
	combout => \inst|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][101]~1_combout\);

-- Location: FF_X29_Y11_N21
\inst|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][101]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][101]~1_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][101]~q\);

-- Location: LCCOMB_X29_Y11_N24
\inst|limiter_001|response_accepted~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|limiter_001|response_accepted~1_combout\ = (\inst|sysid_control_slave_translator|read_latency_shift_reg\(0) & ((\inst|sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][101]~q\) # 
-- ((\inst|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg\(0) & \inst|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][101]~q\)))) # (!\inst|sysid_control_slave_translator|read_latency_shift_reg\(0) & 
-- (((\inst|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg\(0) & \inst|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][101]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|sysid_control_slave_translator|read_latency_shift_reg\(0),
	datab => \inst|sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][101]~q\,
	datac => \inst|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg\(0),
	datad => \inst|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][101]~q\,
	combout => \inst|limiter_001|response_accepted~1_combout\);

-- Location: LCCOMB_X28_Y11_N10
\inst|limiter_001|response_accepted~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|limiter_001|response_accepted~0_combout\ = (\inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][56]~q\ & (\inst|sdram_s1_translator_avalon_universal_slave_0_agent|rp_valid~combout\ & 
-- \inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][83]~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][56]~q\,
	datab => \inst|sdram_s1_translator_avalon_universal_slave_0_agent|rp_valid~combout\,
	datac => \inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][83]~q\,
	combout => \inst|limiter_001|response_accepted~0_combout\);

-- Location: LCCOMB_X28_Y11_N28
\inst|limiter_001|response_accepted~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|limiter_001|response_accepted~3_combout\ = (\inst|rsp_xbar_mux_001|WideOr1~combout\ & ((\inst|limiter_001|response_accepted~2_combout\) # ((\inst|limiter_001|response_accepted~1_combout\) # (\inst|limiter_001|response_accepted~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|limiter_001|response_accepted~2_combout\,
	datab => \inst|limiter_001|response_accepted~1_combout\,
	datac => \inst|rsp_xbar_mux_001|WideOr1~combout\,
	datad => \inst|limiter_001|response_accepted~0_combout\,
	combout => \inst|limiter_001|response_accepted~3_combout\);

-- Location: LCCOMB_X29_Y7_N14
\inst|limiter_001|pending_response_count[0]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|limiter_001|pending_response_count[0]~5_combout\ = \inst|limiter_001|nonposted_cmd_accepted~combout\ $ (\inst|limiter_001|pending_response_count\(0) $ (!\inst|limiter_001|response_accepted~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010100101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|limiter_001|nonposted_cmd_accepted~combout\,
	datac => \inst|limiter_001|pending_response_count\(0),
	datad => \inst|limiter_001|response_accepted~3_combout\,
	combout => \inst|limiter_001|pending_response_count[0]~5_combout\);

-- Location: FF_X29_Y7_N15
\inst|limiter_001|pending_response_count[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|limiter_001|pending_response_count[0]~5_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|limiter_001|pending_response_count\(0));

-- Location: LCCOMB_X29_Y7_N2
\inst|limiter_001|pending_response_count[1]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|limiter_001|pending_response_count[1]~7_cout\ = CARRY(\inst|limiter_001|pending_response_count\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|limiter_001|pending_response_count\(0),
	datad => VCC,
	cout => \inst|limiter_001|pending_response_count[1]~7_cout\);

-- Location: LCCOMB_X29_Y7_N4
\inst|limiter_001|pending_response_count[1]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|limiter_001|pending_response_count[1]~8_combout\ = (\inst|limiter_001|pending_response_count\(1) & ((\inst|limiter_001|response_accepted~3_combout\ & (\inst|limiter_001|pending_response_count[1]~7_cout\ & VCC)) # 
-- (!\inst|limiter_001|response_accepted~3_combout\ & (!\inst|limiter_001|pending_response_count[1]~7_cout\)))) # (!\inst|limiter_001|pending_response_count\(1) & ((\inst|limiter_001|response_accepted~3_combout\ & 
-- (!\inst|limiter_001|pending_response_count[1]~7_cout\)) # (!\inst|limiter_001|response_accepted~3_combout\ & ((\inst|limiter_001|pending_response_count[1]~7_cout\) # (GND)))))
-- \inst|limiter_001|pending_response_count[1]~9\ = CARRY((\inst|limiter_001|pending_response_count\(1) & (!\inst|limiter_001|response_accepted~3_combout\ & !\inst|limiter_001|pending_response_count[1]~7_cout\)) # 
-- (!\inst|limiter_001|pending_response_count\(1) & ((!\inst|limiter_001|pending_response_count[1]~7_cout\) # (!\inst|limiter_001|response_accepted~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|limiter_001|pending_response_count\(1),
	datab => \inst|limiter_001|response_accepted~3_combout\,
	datad => VCC,
	cin => \inst|limiter_001|pending_response_count[1]~7_cout\,
	combout => \inst|limiter_001|pending_response_count[1]~8_combout\,
	cout => \inst|limiter_001|pending_response_count[1]~9\);

-- Location: LCCOMB_X29_Y7_N6
\inst|limiter_001|pending_response_count[2]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|limiter_001|pending_response_count[2]~10_combout\ = ((\inst|limiter_001|pending_response_count\(2) $ (\inst|limiter_001|response_accepted~3_combout\ $ (!\inst|limiter_001|pending_response_count[1]~9\)))) # (GND)
-- \inst|limiter_001|pending_response_count[2]~11\ = CARRY((\inst|limiter_001|pending_response_count\(2) & ((\inst|limiter_001|response_accepted~3_combout\) # (!\inst|limiter_001|pending_response_count[1]~9\))) # 
-- (!\inst|limiter_001|pending_response_count\(2) & (\inst|limiter_001|response_accepted~3_combout\ & !\inst|limiter_001|pending_response_count[1]~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|limiter_001|pending_response_count\(2),
	datab => \inst|limiter_001|response_accepted~3_combout\,
	datad => VCC,
	cin => \inst|limiter_001|pending_response_count[1]~9\,
	combout => \inst|limiter_001|pending_response_count[2]~10_combout\,
	cout => \inst|limiter_001|pending_response_count[2]~11\);

-- Location: LCCOMB_X29_Y7_N8
\inst|limiter_001|pending_response_count[3]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|limiter_001|pending_response_count[3]~12_combout\ = \inst|limiter_001|pending_response_count\(3) $ (\inst|limiter_001|pending_response_count[2]~11\ $ (\inst|limiter_001|response_accepted~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100111100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst|limiter_001|pending_response_count\(3),
	datad => \inst|limiter_001|response_accepted~3_combout\,
	cin => \inst|limiter_001|pending_response_count[2]~11\,
	combout => \inst|limiter_001|pending_response_count[3]~12_combout\);

-- Location: LCCOMB_X29_Y7_N22
\inst|limiter_001|pending_response_count[3]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|limiter_001|pending_response_count[3]~14_combout\ = \inst|limiter_001|response_accepted~3_combout\ $ (((!\inst|nios2|d_write~q\ & (\inst|nios2|A_dc_wb_update_av_writedata~1_combout\ & \inst|nios2|d_read~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|d_write~q\,
	datab => \inst|nios2|A_dc_wb_update_av_writedata~1_combout\,
	datac => \inst|nios2|d_read~q\,
	datad => \inst|limiter_001|response_accepted~3_combout\,
	combout => \inst|limiter_001|pending_response_count[3]~14_combout\);

-- Location: FF_X29_Y7_N9
\inst|limiter_001|pending_response_count[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|limiter_001|pending_response_count[3]~12_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|limiter_001|pending_response_count[3]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|limiter_001|pending_response_count\(3));

-- Location: FF_X29_Y7_N5
\inst|limiter_001|pending_response_count[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|limiter_001|pending_response_count[1]~8_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|limiter_001|pending_response_count[3]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|limiter_001|pending_response_count\(1));

-- Location: FF_X29_Y7_N7
\inst|limiter_001|pending_response_count[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|limiter_001|pending_response_count[2]~10_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|limiter_001|pending_response_count[3]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|limiter_001|pending_response_count\(2));

-- Location: LCCOMB_X29_Y7_N0
\inst|limiter_001|has_pending_responses~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|limiter_001|has_pending_responses~0_combout\ = (\inst|limiter_001|pending_response_count\(3)) # ((\inst|limiter_001|pending_response_count\(1)) # (\inst|limiter_001|pending_response_count\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|limiter_001|pending_response_count\(3),
	datac => \inst|limiter_001|pending_response_count\(1),
	datad => \inst|limiter_001|pending_response_count\(2),
	combout => \inst|limiter_001|has_pending_responses~0_combout\);

-- Location: LCCOMB_X29_Y7_N18
\inst|limiter_001|has_pending_responses~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|limiter_001|has_pending_responses~1_combout\ = (\inst|limiter_001|has_pending_responses~0_combout\ & (!\inst|limiter_001|has_pending_responses~q\)) # (!\inst|limiter_001|has_pending_responses~0_combout\ & 
-- ((\inst|limiter_001|pending_response_count\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|limiter_001|has_pending_responses~q\,
	datac => \inst|limiter_001|pending_response_count\(0),
	datad => \inst|limiter_001|has_pending_responses~0_combout\,
	combout => \inst|limiter_001|has_pending_responses~1_combout\);

-- Location: LCCOMB_X29_Y7_N24
\inst|limiter_001|has_pending_responses~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|limiter_001|has_pending_responses~2_combout\ = (\inst|limiter_001|nonposted_cmd_accepted~combout\ & (\inst|limiter_001|has_pending_responses~q\ & ((!\inst|limiter_001|response_accepted~3_combout\) # 
-- (!\inst|limiter_001|has_pending_responses~1_combout\)))) # (!\inst|limiter_001|nonposted_cmd_accepted~combout\ & ((\inst|limiter_001|has_pending_responses~q\) # ((!\inst|limiter_001|has_pending_responses~1_combout\ & 
-- !\inst|limiter_001|response_accepted~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111000011110001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|limiter_001|nonposted_cmd_accepted~combout\,
	datab => \inst|limiter_001|has_pending_responses~1_combout\,
	datac => \inst|limiter_001|has_pending_responses~q\,
	datad => \inst|limiter_001|response_accepted~3_combout\,
	combout => \inst|limiter_001|has_pending_responses~2_combout\);

-- Location: FF_X29_Y7_N25
\inst|limiter_001|has_pending_responses\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|limiter_001|has_pending_responses~2_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|limiter_001|has_pending_responses~q\);

-- Location: FF_X29_Y10_N11
\inst|limiter_001|last_channel[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|addr_router_001|src_channel[1]~2_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|limiter_001|save_dest_id~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|limiter_001|last_channel\(1));

-- Location: LCCOMB_X29_Y13_N10
\inst|cmd_xbar_demux_001|src1_valid~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cmd_xbar_demux_001|src1_valid~0_combout\ = (\inst|nios2|d_write~q\) # ((\inst|nios2|d_read~q\ & ((\inst|limiter_001|last_channel\(1)) # (!\inst|limiter_001|has_pending_responses~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|d_read~q\,
	datab => \inst|limiter_001|has_pending_responses~q\,
	datac => \inst|limiter_001|last_channel\(1),
	datad => \inst|nios2|d_write~q\,
	combout => \inst|cmd_xbar_demux_001|src1_valid~0_combout\);

-- Location: LCCOMB_X29_Y13_N20
\inst|cmd_xbar_demux_001|src1_valid~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cmd_xbar_demux_001|src1_valid~1_combout\ = (!\inst|addr_router_001|src_channel[4]~3_combout\ & (!\inst|addr_router_001|Equal1~5_combout\ & (!\inst|addr_router_001|Equal2~2_combout\ & \inst|cmd_xbar_demux_001|src1_valid~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|addr_router_001|src_channel[4]~3_combout\,
	datab => \inst|addr_router_001|Equal1~5_combout\,
	datac => \inst|addr_router_001|Equal2~2_combout\,
	datad => \inst|cmd_xbar_demux_001|src1_valid~0_combout\,
	combout => \inst|cmd_xbar_demux_001|src1_valid~1_combout\);

-- Location: LCCOMB_X29_Y13_N22
\inst|cmd_xbar_mux_001|arb|grant[1]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cmd_xbar_mux_001|arb|grant[1]~1_combout\ = (\inst|cmd_xbar_demux_001|src1_valid~1_combout\ & ((\inst|cmd_xbar_mux_001|arb|top_priority_reg\(1)) # ((!\inst|cmd_xbar_mux_001|arb|top_priority_reg\(0) & !\inst|cmd_xbar_demux|src1_valid~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cmd_xbar_mux_001|arb|top_priority_reg\(0),
	datab => \inst|cmd_xbar_demux_001|src1_valid~1_combout\,
	datac => \inst|cmd_xbar_demux|src1_valid~0_combout\,
	datad => \inst|cmd_xbar_mux_001|arb|top_priority_reg\(1),
	combout => \inst|cmd_xbar_mux_001|arb|grant[1]~1_combout\);

-- Location: FF_X29_Y13_N23
\inst|cmd_xbar_mux_001|saved_grant[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|cmd_xbar_mux_001|arb|grant[1]~1_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|cmd_xbar_mux_001|update_grant~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cmd_xbar_mux_001|saved_grant\(1));

-- Location: LCCOMB_X28_Y15_N12
\inst|sdram_s1_translator_avalon_universal_slave_0_agent|local_read~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sdram_s1_translator_avalon_universal_slave_0_agent|local_read~0_combout\ = (\inst|nios2|i_read~q\ & ((\inst|cmd_xbar_mux_001|saved_grant\(0)) # ((\inst|cmd_xbar_mux_001|saved_grant\(1) & \inst|nios2|d_read~q\)))) # (!\inst|nios2|i_read~q\ & 
-- (\inst|cmd_xbar_mux_001|saved_grant\(1) & (\inst|nios2|d_read~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|i_read~q\,
	datab => \inst|cmd_xbar_mux_001|saved_grant\(1),
	datac => \inst|nios2|d_read~q\,
	datad => \inst|cmd_xbar_mux_001|saved_grant\(0),
	combout => \inst|sdram_s1_translator_avalon_universal_slave_0_agent|local_read~0_combout\);

-- Location: LCCOMB_X7_Y19_N30
\inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|write~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|write~0_combout\ = (\inst|cmd_xbar_mux_001|WideOr1~combout\ & (\inst|sdram_s1_translator_avalon_universal_slave_0_agent|local_read~0_combout\ & 
-- \inst|sdram_s1_translator_avalon_universal_slave_0_agent|cp_ready~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cmd_xbar_mux_001|WideOr1~combout\,
	datac => \inst|sdram_s1_translator_avalon_universal_slave_0_agent|local_read~0_combout\,
	datad => \inst|sdram_s1_translator_avalon_universal_slave_0_agent|cp_ready~0_combout\,
	combout => \inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|write~0_combout\);

-- Location: LCCOMB_X7_Y19_N28
\inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used~3_combout\ = (\inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(7)) # ((\inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|write~0_combout\ 
-- & \inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(7),
	datac => \inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|write~0_combout\,
	datad => \inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(5),
	combout => \inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used~3_combout\);

-- Location: FF_X7_Y19_N29
\inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used~3_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[6]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(6));

-- Location: LCCOMB_X7_Y19_N16
\inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[7]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[7]~0_combout\ = (\inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|write~0_combout\ & ((\inst|sdram_s1_translator_avalon_universal_slave_0_agent|comb~0_combout\ & 
-- ((\inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(7)))) # (!\inst|sdram_s1_translator_avalon_universal_slave_0_agent|comb~0_combout\ & (\inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(6))))) # 
-- (!\inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|write~0_combout\ & (((\inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(7) & !\inst|sdram_s1_translator_avalon_universal_slave_0_agent|comb~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|write~0_combout\,
	datab => \inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(6),
	datac => \inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(7),
	datad => \inst|sdram_s1_translator_avalon_universal_slave_0_agent|comb~0_combout\,
	combout => \inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[7]~0_combout\);

-- Location: FF_X7_Y19_N17
\inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[7]~0_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(7));

-- Location: LCCOMB_X29_Y16_N6
\inst|sdram_s1_translator_avalon_universal_slave_0_agent|cp_ready~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sdram_s1_translator_avalon_universal_slave_0_agent|cp_ready~0_combout\ = (!\inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(7) & (((\inst|sdram|the_kernel_sdram_input_efifo_module|entries\(0)) # 
-- (!\inst|sdram_s1_translator_avalon_universal_slave_0_agent|WideOr0~1_combout\)) # (!\inst|sdram|the_kernel_sdram_input_efifo_module|entries\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|sdram|the_kernel_sdram_input_efifo_module|entries\(1),
	datab => \inst|sdram|the_kernel_sdram_input_efifo_module|entries\(0),
	datac => \inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(7),
	datad => \inst|sdram_s1_translator_avalon_universal_slave_0_agent|WideOr0~1_combout\,
	combout => \inst|sdram_s1_translator_avalon_universal_slave_0_agent|cp_ready~0_combout\);

-- Location: LCCOMB_X29_Y16_N4
\inst|width_adapter|count~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|width_adapter|count~0_combout\ = (\inst|width_adapter|use_reg~q\ & ((\inst|width_adapter|count\(0) $ (\inst|sdram_s1_translator_avalon_universal_slave_0_agent|cp_ready~0_combout\)))) # (!\inst|width_adapter|use_reg~q\ & 
-- ((\inst|width_adapter|count\(0)) # ((\inst|cmd_xbar_mux_001|WideOr1~combout\ & \inst|sdram_s1_translator_avalon_universal_slave_0_agent|cp_ready~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cmd_xbar_mux_001|WideOr1~combout\,
	datab => \inst|width_adapter|use_reg~q\,
	datac => \inst|width_adapter|count\(0),
	datad => \inst|sdram_s1_translator_avalon_universal_slave_0_agent|cp_ready~0_combout\,
	combout => \inst|width_adapter|count~0_combout\);

-- Location: FF_X29_Y16_N5
\inst|width_adapter|count[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|width_adapter|count~0_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|width_adapter|count\(0));

-- Location: LCCOMB_X29_Y16_N10
\inst|width_adapter|use_reg~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|width_adapter|use_reg~0_combout\ = (\inst|width_adapter|use_reg~q\ & (((!\inst|sdram_s1_translator_avalon_universal_slave_0_agent|cp_ready~0_combout\) # (!\inst|width_adapter|count\(0))))) # (!\inst|width_adapter|use_reg~q\ & 
-- (\inst|cmd_xbar_mux_001|WideOr1~combout\ & ((\inst|sdram_s1_translator_avalon_universal_slave_0_agent|cp_ready~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cmd_xbar_mux_001|WideOr1~combout\,
	datab => \inst|width_adapter|count\(0),
	datac => \inst|width_adapter|use_reg~q\,
	datad => \inst|sdram_s1_translator_avalon_universal_slave_0_agent|cp_ready~0_combout\,
	combout => \inst|width_adapter|use_reg~0_combout\);

-- Location: FF_X29_Y16_N11
\inst|width_adapter|use_reg\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|width_adapter|use_reg~0_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|width_adapter|use_reg~q\);

-- Location: LCCOMB_X26_Y15_N10
\inst|cmd_xbar_mux_001|src_data[49]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cmd_xbar_mux_001|src_data\(49) = (\inst|nios2|d_address_tag_field\(2) & ((\inst|cmd_xbar_mux_001|saved_grant\(1)) # ((\inst|cmd_xbar_mux_001|saved_grant\(0) & \inst|nios2|ic_fill_tag\(1))))) # (!\inst|nios2|d_address_tag_field\(2) & 
-- (((\inst|cmd_xbar_mux_001|saved_grant\(0) & \inst|nios2|ic_fill_tag\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|d_address_tag_field\(2),
	datab => \inst|cmd_xbar_mux_001|saved_grant\(1),
	datac => \inst|cmd_xbar_mux_001|saved_grant\(0),
	datad => \inst|nios2|ic_fill_tag\(1),
	combout => \inst|cmd_xbar_mux_001|src_data\(49));

-- Location: LCCOMB_X26_Y15_N18
\inst|width_adapter|out_data[31]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|width_adapter|out_data[31]~3_combout\ = (\inst|width_adapter|use_reg~q\ & (\inst|width_adapter|address_reg\(13))) # (!\inst|width_adapter|use_reg~q\ & ((\inst|cmd_xbar_mux_001|src_data\(49))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|width_adapter|address_reg\(13),
	datab => \inst|width_adapter|use_reg~q\,
	datac => \inst|cmd_xbar_mux_001|src_data\(49),
	combout => \inst|width_adapter|out_data[31]~3_combout\);

-- Location: LCCOMB_X30_Y15_N4
\inst|sdram|the_kernel_sdram_input_efifo_module|entry_0[30]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sdram|the_kernel_sdram_input_efifo_module|entry_0[30]~feeder_combout\ = \inst|width_adapter|out_data[31]~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|width_adapter|out_data[31]~3_combout\,
	combout => \inst|sdram|the_kernel_sdram_input_efifo_module|entry_0[30]~feeder_combout\);

-- Location: LCCOMB_X29_Y16_N30
\inst|sdram|the_kernel_sdram_input_efifo_module|always2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sdram|the_kernel_sdram_input_efifo_module|always2~0_combout\ = (!\inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(7) & (\inst|sdram_s1_translator_avalon_universal_slave_0_agent|local_read~0_combout\ & 
-- ((\inst|sdram|the_kernel_sdram_input_efifo_module|entries\(0)) # (!\inst|sdram|the_kernel_sdram_input_efifo_module|entries\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|sdram|the_kernel_sdram_input_efifo_module|entries\(1),
	datab => \inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(7),
	datac => \inst|sdram_s1_translator_avalon_universal_slave_0_agent|local_read~0_combout\,
	datad => \inst|sdram|the_kernel_sdram_input_efifo_module|entries\(0),
	combout => \inst|sdram|the_kernel_sdram_input_efifo_module|always2~0_combout\);

-- Location: LCCOMB_X29_Y16_N0
\inst|sdram|the_kernel_sdram_input_efifo_module|always2~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sdram|the_kernel_sdram_input_efifo_module|always2~1_combout\ = (\inst|sdram|the_kernel_sdram_input_efifo_module|always2~0_combout\ & \inst|sdram_s1_translator_avalon_universal_slave_0_agent|WideOr0~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst|sdram|the_kernel_sdram_input_efifo_module|always2~0_combout\,
	datad => \inst|sdram_s1_translator_avalon_universal_slave_0_agent|WideOr0~1_combout\,
	combout => \inst|sdram|the_kernel_sdram_input_efifo_module|always2~1_combout\);

-- Location: LCCOMB_X29_Y14_N4
\inst|sdram_s1_translator_avalon_universal_slave_0_agent|m0_write~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sdram_s1_translator_avalon_universal_slave_0_agent|m0_write~0_combout\ = (\inst|cmd_xbar_mux_001|saved_grant\(1) & (\inst|nios2|d_write~q\ & (!\inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(7) & 
-- \inst|sdram_s1_translator_avalon_universal_slave_0_agent|WideOr0~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cmd_xbar_mux_001|saved_grant\(1),
	datab => \inst|nios2|d_write~q\,
	datac => \inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(7),
	datad => \inst|sdram_s1_translator_avalon_universal_slave_0_agent|WideOr0~1_combout\,
	combout => \inst|sdram_s1_translator_avalon_universal_slave_0_agent|m0_write~0_combout\);

-- Location: LCCOMB_X29_Y14_N24
\inst|sdram_s1_translator_avalon_universal_slave_0_agent|m0_write\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sdram_s1_translator_avalon_universal_slave_0_agent|m0_write~combout\ = ((!\inst|cmd_xbar_demux_001|src1_valid~1_combout\ & ((!\inst|cmd_xbar_mux_001|saved_grant\(0)) # (!\inst|cmd_xbar_demux|src1_valid~0_combout\)))) # 
-- (!\inst|sdram_s1_translator_avalon_universal_slave_0_agent|m0_write~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111100111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cmd_xbar_demux|src1_valid~0_combout\,
	datab => \inst|cmd_xbar_demux_001|src1_valid~1_combout\,
	datac => \inst|sdram_s1_translator_avalon_universal_slave_0_agent|m0_write~0_combout\,
	datad => \inst|cmd_xbar_mux_001|saved_grant\(0),
	combout => \inst|sdram_s1_translator_avalon_universal_slave_0_agent|m0_write~combout\);

-- Location: LCCOMB_X29_Y16_N18
\inst|sdram|the_kernel_sdram_input_efifo_module|always2~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sdram|the_kernel_sdram_input_efifo_module|always2~2_combout\ = (\inst|cmd_xbar_mux_001|WideOr1~combout\ & ((\inst|sdram|the_kernel_sdram_input_efifo_module|always2~1_combout\) # ((!\inst|sdram|the_kernel_sdram_input_efifo_module|Equal0~0_combout\ & 
-- !\inst|sdram_s1_translator_avalon_universal_slave_0_agent|m0_write~combout\)))) # (!\inst|cmd_xbar_mux_001|WideOr1~combout\ & (((!\inst|sdram|the_kernel_sdram_input_efifo_module|Equal0~0_combout\ & 
-- !\inst|sdram_s1_translator_avalon_universal_slave_0_agent|m0_write~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cmd_xbar_mux_001|WideOr1~combout\,
	datab => \inst|sdram|the_kernel_sdram_input_efifo_module|always2~1_combout\,
	datac => \inst|sdram|the_kernel_sdram_input_efifo_module|Equal0~0_combout\,
	datad => \inst|sdram_s1_translator_avalon_universal_slave_0_agent|m0_write~combout\,
	combout => \inst|sdram|the_kernel_sdram_input_efifo_module|always2~2_combout\);

-- Location: LCCOMB_X29_Y8_N0
\inst|sdram|the_kernel_sdram_input_efifo_module|wr_address~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sdram|the_kernel_sdram_input_efifo_module|wr_address~0_combout\ = \inst|sdram|the_kernel_sdram_input_efifo_module|always2~2_combout\ $ (\inst|sdram|the_kernel_sdram_input_efifo_module|wr_address~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|sdram|the_kernel_sdram_input_efifo_module|always2~2_combout\,
	datac => \inst|sdram|the_kernel_sdram_input_efifo_module|wr_address~q\,
	combout => \inst|sdram|the_kernel_sdram_input_efifo_module|wr_address~0_combout\);

-- Location: FF_X29_Y8_N1
\inst|sdram|the_kernel_sdram_input_efifo_module|wr_address\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|sdram|the_kernel_sdram_input_efifo_module|wr_address~0_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sdram|the_kernel_sdram_input_efifo_module|wr_address~q\);

-- Location: LCCOMB_X29_Y8_N4
\inst|sdram|the_kernel_sdram_input_efifo_module|entry_0[42]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sdram|the_kernel_sdram_input_efifo_module|entry_0[42]~0_combout\ = (\inst|sdram|the_kernel_sdram_input_efifo_module|always2~2_combout\ & !\inst|sdram|the_kernel_sdram_input_efifo_module|wr_address~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst|sdram|the_kernel_sdram_input_efifo_module|always2~2_combout\,
	datad => \inst|sdram|the_kernel_sdram_input_efifo_module|wr_address~q\,
	combout => \inst|sdram|the_kernel_sdram_input_efifo_module|entry_0[42]~0_combout\);

-- Location: FF_X30_Y15_N5
\inst|sdram|the_kernel_sdram_input_efifo_module|entry_0[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|sdram|the_kernel_sdram_input_efifo_module|entry_0[30]~feeder_combout\,
	ena => \inst|sdram|the_kernel_sdram_input_efifo_module|entry_0[42]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sdram|the_kernel_sdram_input_efifo_module|entry_0\(30));

-- Location: LCCOMB_X31_Y14_N18
\inst|sdram|the_kernel_sdram_input_efifo_module|rd_address~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sdram|the_kernel_sdram_input_efifo_module|rd_address~0_combout\ = \inst|sdram|the_kernel_sdram_input_efifo_module|rd_address~q\ $ (((\inst|sdram|f_pop~q\ & !\inst|sdram|pending~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|sdram|f_pop~q\,
	datac => \inst|sdram|the_kernel_sdram_input_efifo_module|rd_address~q\,
	datad => \inst|sdram|pending~combout\,
	combout => \inst|sdram|the_kernel_sdram_input_efifo_module|rd_address~0_combout\);

-- Location: FF_X31_Y14_N19
\inst|sdram|the_kernel_sdram_input_efifo_module|rd_address\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|sdram|the_kernel_sdram_input_efifo_module|rd_address~0_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sdram|the_kernel_sdram_input_efifo_module|rd_address~q\);

-- Location: LCCOMB_X29_Y8_N10
\inst|sdram|the_kernel_sdram_input_efifo_module|entry_1[42]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sdram|the_kernel_sdram_input_efifo_module|entry_1[42]~0_combout\ = (\inst|sdram|the_kernel_sdram_input_efifo_module|always2~2_combout\ & \inst|sdram|the_kernel_sdram_input_efifo_module|wr_address~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst|sdram|the_kernel_sdram_input_efifo_module|always2~2_combout\,
	datad => \inst|sdram|the_kernel_sdram_input_efifo_module|wr_address~q\,
	combout => \inst|sdram|the_kernel_sdram_input_efifo_module|entry_1[42]~0_combout\);

-- Location: FF_X26_Y15_N19
\inst|sdram|the_kernel_sdram_input_efifo_module|entry_1[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|width_adapter|out_data[31]~3_combout\,
	ena => \inst|sdram|the_kernel_sdram_input_efifo_module|entry_1[42]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sdram|the_kernel_sdram_input_efifo_module|entry_1\(30));

-- Location: LCCOMB_X30_Y15_N2
\inst|sdram|the_kernel_sdram_input_efifo_module|rd_data[30]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sdram|the_kernel_sdram_input_efifo_module|rd_data[30]~4_combout\ = (\inst|sdram|the_kernel_sdram_input_efifo_module|rd_address~q\ & ((\inst|sdram|the_kernel_sdram_input_efifo_module|entry_1\(30)))) # 
-- (!\inst|sdram|the_kernel_sdram_input_efifo_module|rd_address~q\ & (\inst|sdram|the_kernel_sdram_input_efifo_module|entry_0\(30)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|sdram|the_kernel_sdram_input_efifo_module|entry_0\(30),
	datac => \inst|sdram|the_kernel_sdram_input_efifo_module|rd_address~q\,
	datad => \inst|sdram|the_kernel_sdram_input_efifo_module|entry_1\(30),
	combout => \inst|sdram|the_kernel_sdram_input_efifo_module|rd_data[30]~4_combout\);

-- Location: LCCOMB_X31_Y12_N0
\inst|sdram|active_rnw~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sdram|active_rnw~2_combout\ = (\inst|sdram|refresh_request~q\) # ((\inst|sdram|pending~combout\) # ((!\inst|sdram|m_state.000001000~q\ & !\inst|sdram|m_state.000010000~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|sdram|m_state.000001000~q\,
	datab => \inst|sdram|m_state.000010000~q\,
	datac => \inst|sdram|refresh_request~q\,
	datad => \inst|sdram|pending~combout\,
	combout => \inst|sdram|active_rnw~2_combout\);

-- Location: LCCOMB_X31_Y12_N12
\inst|sdram|active_rnw~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sdram|active_rnw~3_combout\ = (\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q\ & (((!\inst|sdram|active_rnw~4_combout\ & !\inst|sdram|Selector29~0_combout\)) # (!\inst|sdram|active_rnw~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|sdram|active_rnw~4_combout\,
	datab => \inst|sdram|Selector29~0_combout\,
	datac => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q\,
	datad => \inst|sdram|active_rnw~2_combout\,
	combout => \inst|sdram|active_rnw~3_combout\);

-- Location: FF_X30_Y15_N3
\inst|sdram|active_addr[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|sdram|the_kernel_sdram_input_efifo_module|rd_data[30]~4_combout\,
	ena => \inst|sdram|active_rnw~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sdram|active_addr\(12));

-- Location: LCCOMB_X28_Y15_N10
\inst|cmd_xbar_mux_001|src_data[48]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cmd_xbar_mux_001|src_data\(48) = (\inst|nios2|d_address_tag_field\(1) & ((\inst|cmd_xbar_mux_001|saved_grant\(1)) # ((\inst|nios2|ic_fill_tag\(0) & \inst|cmd_xbar_mux_001|saved_grant\(0))))) # (!\inst|nios2|d_address_tag_field\(1) & 
-- (((\inst|nios2|ic_fill_tag\(0) & \inst|cmd_xbar_mux_001|saved_grant\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|d_address_tag_field\(1),
	datab => \inst|cmd_xbar_mux_001|saved_grant\(1),
	datac => \inst|nios2|ic_fill_tag\(0),
	datad => \inst|cmd_xbar_mux_001|saved_grant\(0),
	combout => \inst|cmd_xbar_mux_001|src_data\(48));

-- Location: FF_X28_Y15_N11
\inst|width_adapter|address_reg[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|cmd_xbar_mux_001|src_data\(48),
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|width_adapter|data_reg[9]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|width_adapter|address_reg\(12));

-- Location: LCCOMB_X28_Y15_N20
\inst|width_adapter|out_data[30]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|width_adapter|out_data[30]~4_combout\ = (\inst|width_adapter|use_reg~q\ & (\inst|width_adapter|address_reg\(12))) # (!\inst|width_adapter|use_reg~q\ & ((\inst|cmd_xbar_mux_001|src_data\(48))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|width_adapter|use_reg~q\,
	datac => \inst|width_adapter|address_reg\(12),
	datad => \inst|cmd_xbar_mux_001|src_data\(48),
	combout => \inst|width_adapter|out_data[30]~4_combout\);

-- Location: FF_X28_Y15_N21
\inst|sdram|the_kernel_sdram_input_efifo_module|entry_1[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|width_adapter|out_data[30]~4_combout\,
	ena => \inst|sdram|the_kernel_sdram_input_efifo_module|entry_1[42]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sdram|the_kernel_sdram_input_efifo_module|entry_1\(29));

-- Location: LCCOMB_X30_Y15_N24
\inst|sdram|the_kernel_sdram_input_efifo_module|rd_data[29]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sdram|the_kernel_sdram_input_efifo_module|rd_data[29]~5_combout\ = (\inst|sdram|the_kernel_sdram_input_efifo_module|rd_address~q\ & ((\inst|sdram|the_kernel_sdram_input_efifo_module|entry_1\(29)))) # 
-- (!\inst|sdram|the_kernel_sdram_input_efifo_module|rd_address~q\ & (\inst|sdram|the_kernel_sdram_input_efifo_module|entry_0\(29)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|sdram|the_kernel_sdram_input_efifo_module|entry_0\(29),
	datab => \inst|sdram|the_kernel_sdram_input_efifo_module|rd_address~q\,
	datad => \inst|sdram|the_kernel_sdram_input_efifo_module|entry_1\(29),
	combout => \inst|sdram|the_kernel_sdram_input_efifo_module|rd_data[29]~5_combout\);

-- Location: FF_X30_Y15_N25
\inst|sdram|active_addr[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|sdram|the_kernel_sdram_input_efifo_module|rd_data[29]~5_combout\,
	ena => \inst|sdram|active_rnw~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sdram|active_addr\(11));

-- Location: LCCOMB_X30_Y15_N16
\inst|sdram|pending~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sdram|pending~2_combout\ = (\inst|sdram|the_kernel_sdram_input_efifo_module|rd_data[29]~5_combout\ & (\inst|sdram|active_addr\(11) & (\inst|sdram|the_kernel_sdram_input_efifo_module|rd_data[30]~4_combout\ $ (!\inst|sdram|active_addr\(12))))) # 
-- (!\inst|sdram|the_kernel_sdram_input_efifo_module|rd_data[29]~5_combout\ & (!\inst|sdram|active_addr\(11) & (\inst|sdram|the_kernel_sdram_input_efifo_module|rd_data[30]~4_combout\ $ (!\inst|sdram|active_addr\(12)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000001001000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|sdram|the_kernel_sdram_input_efifo_module|rd_data[29]~5_combout\,
	datab => \inst|sdram|the_kernel_sdram_input_efifo_module|rd_data[30]~4_combout\,
	datac => \inst|sdram|active_addr\(12),
	datad => \inst|sdram|active_addr\(11),
	combout => \inst|sdram|pending~2_combout\);

-- Location: LCCOMB_X28_Y15_N8
\inst|cmd_xbar_mux_001|src_data[47]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cmd_xbar_mux_001|src_data\(47) = (\inst|nios2|ic_fill_line\(6) & ((\inst|cmd_xbar_mux_001|saved_grant\(0)) # ((\inst|cmd_xbar_mux_001|saved_grant\(1) & \inst|nios2|d_address_tag_field\(0))))) # (!\inst|nios2|ic_fill_line\(6) & 
-- (\inst|cmd_xbar_mux_001|saved_grant\(1) & ((\inst|nios2|d_address_tag_field\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|ic_fill_line\(6),
	datab => \inst|cmd_xbar_mux_001|saved_grant\(1),
	datac => \inst|cmd_xbar_mux_001|saved_grant\(0),
	datad => \inst|nios2|d_address_tag_field\(0),
	combout => \inst|cmd_xbar_mux_001|src_data\(47));

-- Location: FF_X28_Y15_N9
\inst|width_adapter|address_reg[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|cmd_xbar_mux_001|src_data\(47),
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|width_adapter|data_reg[9]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|width_adapter|address_reg\(11));

-- Location: LCCOMB_X28_Y15_N26
\inst|width_adapter|out_data[29]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|width_adapter|out_data[29]~1_combout\ = (\inst|width_adapter|use_reg~q\ & (\inst|width_adapter|address_reg\(11))) # (!\inst|width_adapter|use_reg~q\ & ((\inst|cmd_xbar_mux_001|src_data\(47))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|width_adapter|use_reg~q\,
	datac => \inst|width_adapter|address_reg\(11),
	datad => \inst|cmd_xbar_mux_001|src_data\(47),
	combout => \inst|width_adapter|out_data[29]~1_combout\);

-- Location: FF_X28_Y15_N27
\inst|sdram|the_kernel_sdram_input_efifo_module|entry_1[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|width_adapter|out_data[29]~1_combout\,
	ena => \inst|sdram|the_kernel_sdram_input_efifo_module|entry_1[42]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sdram|the_kernel_sdram_input_efifo_module|entry_1\(28));

-- Location: LCCOMB_X30_Y14_N18
\inst|sdram|the_kernel_sdram_input_efifo_module|rd_data[28]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sdram|the_kernel_sdram_input_efifo_module|rd_data[28]~2_combout\ = (\inst|sdram|the_kernel_sdram_input_efifo_module|rd_address~q\ & ((\inst|sdram|the_kernel_sdram_input_efifo_module|entry_1\(28)))) # 
-- (!\inst|sdram|the_kernel_sdram_input_efifo_module|rd_address~q\ & (\inst|sdram|the_kernel_sdram_input_efifo_module|entry_0\(28)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|sdram|the_kernel_sdram_input_efifo_module|entry_0\(28),
	datab => \inst|sdram|the_kernel_sdram_input_efifo_module|entry_1\(28),
	datad => \inst|sdram|the_kernel_sdram_input_efifo_module|rd_address~q\,
	combout => \inst|sdram|the_kernel_sdram_input_efifo_module|rd_data[28]~2_combout\);

-- Location: LCCOMB_X26_Y15_N24
\inst|cmd_xbar_mux_001|src_data[60]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cmd_xbar_mux_001|src_data\(60) = (\inst|nios2|d_address_tag_field\(13) & ((\inst|cmd_xbar_mux_001|saved_grant\(1)) # ((\inst|cmd_xbar_mux_001|saved_grant\(0) & \inst|nios2|ic_fill_tag\(12))))) # (!\inst|nios2|d_address_tag_field\(13) & 
-- (((\inst|cmd_xbar_mux_001|saved_grant\(0) & \inst|nios2|ic_fill_tag\(12)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|d_address_tag_field\(13),
	datab => \inst|cmd_xbar_mux_001|saved_grant\(1),
	datac => \inst|cmd_xbar_mux_001|saved_grant\(0),
	datad => \inst|nios2|ic_fill_tag\(12),
	combout => \inst|cmd_xbar_mux_001|src_data\(60));

-- Location: FF_X26_Y15_N25
\inst|width_adapter|address_reg[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|cmd_xbar_mux_001|src_data\(60),
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|width_adapter|data_reg[9]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|width_adapter|address_reg\(24));

-- Location: LCCOMB_X26_Y15_N8
\inst|width_adapter|out_data[42]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|width_adapter|out_data[42]~2_combout\ = (\inst|width_adapter|use_reg~q\ & (\inst|width_adapter|address_reg\(24))) # (!\inst|width_adapter|use_reg~q\ & ((\inst|cmd_xbar_mux_001|src_data\(60))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|width_adapter|use_reg~q\,
	datac => \inst|width_adapter|address_reg\(24),
	datad => \inst|cmd_xbar_mux_001|src_data\(60),
	combout => \inst|width_adapter|out_data[42]~2_combout\);

-- Location: FF_X26_Y15_N9
\inst|sdram|the_kernel_sdram_input_efifo_module|entry_1[41]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|width_adapter|out_data[42]~2_combout\,
	ena => \inst|sdram|the_kernel_sdram_input_efifo_module|entry_1[42]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sdram|the_kernel_sdram_input_efifo_module|entry_1\(41));

-- Location: FF_X29_Y15_N5
\inst|sdram|the_kernel_sdram_input_efifo_module|entry_0[41]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \inst|width_adapter|out_data[42]~2_combout\,
	sload => VCC,
	ena => \inst|sdram|the_kernel_sdram_input_efifo_module|entry_0[42]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sdram|the_kernel_sdram_input_efifo_module|entry_0\(41));

-- Location: LCCOMB_X30_Y14_N8
\inst|sdram|the_kernel_sdram_input_efifo_module|rd_data[41]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sdram|the_kernel_sdram_input_efifo_module|rd_data[41]~3_combout\ = (\inst|sdram|the_kernel_sdram_input_efifo_module|rd_address~q\ & (\inst|sdram|the_kernel_sdram_input_efifo_module|entry_1\(41))) # 
-- (!\inst|sdram|the_kernel_sdram_input_efifo_module|rd_address~q\ & ((\inst|sdram|the_kernel_sdram_input_efifo_module|entry_0\(41))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|sdram|the_kernel_sdram_input_efifo_module|entry_1\(41),
	datac => \inst|sdram|the_kernel_sdram_input_efifo_module|entry_0\(41),
	datad => \inst|sdram|the_kernel_sdram_input_efifo_module|rd_address~q\,
	combout => \inst|sdram|the_kernel_sdram_input_efifo_module|rd_data[41]~3_combout\);

-- Location: FF_X30_Y14_N9
\inst|sdram|active_addr[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|sdram|the_kernel_sdram_input_efifo_module|rd_data[41]~3_combout\,
	ena => \inst|sdram|active_rnw~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sdram|active_addr\(23));

-- Location: FF_X30_Y14_N19
\inst|sdram|active_addr[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|sdram|the_kernel_sdram_input_efifo_module|rd_data[28]~2_combout\,
	ena => \inst|sdram|active_rnw~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sdram|active_addr\(10));

-- Location: LCCOMB_X30_Y14_N4
\inst|sdram|pending~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sdram|pending~1_combout\ = (\inst|sdram|the_kernel_sdram_input_efifo_module|rd_data[41]~3_combout\ & (\inst|sdram|active_addr\(23) & (\inst|sdram|the_kernel_sdram_input_efifo_module|rd_data[28]~2_combout\ $ (!\inst|sdram|active_addr\(10))))) # 
-- (!\inst|sdram|the_kernel_sdram_input_efifo_module|rd_data[41]~3_combout\ & (!\inst|sdram|active_addr\(23) & (\inst|sdram|the_kernel_sdram_input_efifo_module|rd_data[28]~2_combout\ $ (!\inst|sdram|active_addr\(10)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010000100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|sdram|the_kernel_sdram_input_efifo_module|rd_data[41]~3_combout\,
	datab => \inst|sdram|the_kernel_sdram_input_efifo_module|rd_data[28]~2_combout\,
	datac => \inst|sdram|active_addr\(23),
	datad => \inst|sdram|active_addr\(10),
	combout => \inst|sdram|pending~1_combout\);

-- Location: LCCOMB_X28_Y15_N30
\inst|cmd_xbar_mux_001|src_data[46]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cmd_xbar_mux_001|src_data\(46) = (\inst|nios2|ic_fill_line\(5) & ((\inst|cmd_xbar_mux_001|saved_grant\(0)) # ((\inst|cmd_xbar_mux_001|saved_grant\(1) & \inst|nios2|d_address_line_field\(5))))) # (!\inst|nios2|ic_fill_line\(5) & 
-- (\inst|cmd_xbar_mux_001|saved_grant\(1) & ((\inst|nios2|d_address_line_field\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|ic_fill_line\(5),
	datab => \inst|cmd_xbar_mux_001|saved_grant\(1),
	datac => \inst|cmd_xbar_mux_001|saved_grant\(0),
	datad => \inst|nios2|d_address_line_field\(5),
	combout => \inst|cmd_xbar_mux_001|src_data\(46));

-- Location: FF_X28_Y15_N31
\inst|width_adapter|address_reg[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|cmd_xbar_mux_001|src_data\(46),
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|width_adapter|data_reg[9]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|width_adapter|address_reg\(10));

-- Location: LCCOMB_X28_Y15_N16
\inst|width_adapter|out_data[28]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|width_adapter|out_data[28]~0_combout\ = (\inst|width_adapter|use_reg~q\ & (\inst|width_adapter|address_reg\(10))) # (!\inst|width_adapter|use_reg~q\ & ((\inst|cmd_xbar_mux_001|src_data\(46))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|width_adapter|use_reg~q\,
	datac => \inst|width_adapter|address_reg\(10),
	datad => \inst|cmd_xbar_mux_001|src_data\(46),
	combout => \inst|width_adapter|out_data[28]~0_combout\);

-- Location: FF_X29_Y15_N9
\inst|sdram|the_kernel_sdram_input_efifo_module|entry_0[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \inst|width_adapter|out_data[28]~0_combout\,
	sload => VCC,
	ena => \inst|sdram|the_kernel_sdram_input_efifo_module|entry_0[42]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sdram|the_kernel_sdram_input_efifo_module|entry_0\(27));

-- Location: LCCOMB_X31_Y14_N24
\inst|sdram|the_kernel_sdram_input_efifo_module|rd_data[27]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sdram|the_kernel_sdram_input_efifo_module|rd_data[27]~0_combout\ = (\inst|sdram|the_kernel_sdram_input_efifo_module|rd_address~q\ & (\inst|sdram|the_kernel_sdram_input_efifo_module|entry_1\(27))) # 
-- (!\inst|sdram|the_kernel_sdram_input_efifo_module|rd_address~q\ & ((\inst|sdram|the_kernel_sdram_input_efifo_module|entry_0\(27))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|sdram|the_kernel_sdram_input_efifo_module|entry_1\(27),
	datab => \inst|sdram|the_kernel_sdram_input_efifo_module|entry_0\(27),
	datad => \inst|sdram|the_kernel_sdram_input_efifo_module|rd_address~q\,
	combout => \inst|sdram|the_kernel_sdram_input_efifo_module|rd_data[27]~0_combout\);

-- Location: FF_X29_Y14_N25
\inst|sdram|the_kernel_sdram_input_efifo_module|entry_1[42]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|sdram_s1_translator_avalon_universal_slave_0_agent|m0_write~combout\,
	ena => \inst|sdram|the_kernel_sdram_input_efifo_module|entry_1[42]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sdram|the_kernel_sdram_input_efifo_module|entry_1\(42));

-- Location: LCCOMB_X29_Y14_N10
\inst|sdram|the_kernel_sdram_input_efifo_module|entry_0[42]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sdram|the_kernel_sdram_input_efifo_module|entry_0[42]~feeder_combout\ = \inst|sdram_s1_translator_avalon_universal_slave_0_agent|m0_write~combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|sdram_s1_translator_avalon_universal_slave_0_agent|m0_write~combout\,
	combout => \inst|sdram|the_kernel_sdram_input_efifo_module|entry_0[42]~feeder_combout\);

-- Location: FF_X29_Y14_N11
\inst|sdram|the_kernel_sdram_input_efifo_module|entry_0[42]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|sdram|the_kernel_sdram_input_efifo_module|entry_0[42]~feeder_combout\,
	ena => \inst|sdram|the_kernel_sdram_input_efifo_module|entry_0[42]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sdram|the_kernel_sdram_input_efifo_module|entry_0\(42));

-- Location: LCCOMB_X31_Y14_N30
\inst|sdram|the_kernel_sdram_input_efifo_module|rd_data[42]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sdram|the_kernel_sdram_input_efifo_module|rd_data[42]~1_combout\ = (\inst|sdram|the_kernel_sdram_input_efifo_module|rd_address~q\ & (\inst|sdram|the_kernel_sdram_input_efifo_module|entry_1\(42))) # 
-- (!\inst|sdram|the_kernel_sdram_input_efifo_module|rd_address~q\ & ((\inst|sdram|the_kernel_sdram_input_efifo_module|entry_0\(42))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|sdram|the_kernel_sdram_input_efifo_module|rd_address~q\,
	datac => \inst|sdram|the_kernel_sdram_input_efifo_module|entry_1\(42),
	datad => \inst|sdram|the_kernel_sdram_input_efifo_module|entry_0\(42),
	combout => \inst|sdram|the_kernel_sdram_input_efifo_module|rd_data[42]~1_combout\);

-- Location: FF_X31_Y14_N31
\inst|sdram|active_rnw\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|sdram|the_kernel_sdram_input_efifo_module|rd_data[42]~1_combout\,
	ena => \inst|sdram|active_rnw~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sdram|active_rnw~q\);

-- Location: FF_X31_Y14_N25
\inst|sdram|active_addr[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|sdram|the_kernel_sdram_input_efifo_module|rd_data[27]~0_combout\,
	ena => \inst|sdram|active_rnw~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sdram|active_addr\(9));

-- Location: LCCOMB_X31_Y14_N12
\inst|sdram|pending~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sdram|pending~0_combout\ = (\inst|sdram|the_kernel_sdram_input_efifo_module|rd_data[42]~1_combout\ & (\inst|sdram|active_rnw~q\ & (\inst|sdram|the_kernel_sdram_input_efifo_module|rd_data[27]~0_combout\ $ (!\inst|sdram|active_addr\(9))))) # 
-- (!\inst|sdram|the_kernel_sdram_input_efifo_module|rd_data[42]~1_combout\ & (!\inst|sdram|active_rnw~q\ & (\inst|sdram|the_kernel_sdram_input_efifo_module|rd_data[27]~0_combout\ $ (!\inst|sdram|active_addr\(9)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010000100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|sdram|the_kernel_sdram_input_efifo_module|rd_data[42]~1_combout\,
	datab => \inst|sdram|the_kernel_sdram_input_efifo_module|rd_data[27]~0_combout\,
	datac => \inst|sdram|active_rnw~q\,
	datad => \inst|sdram|active_addr\(9),
	combout => \inst|sdram|pending~0_combout\);

-- Location: LCCOMB_X30_Y15_N0
\inst|sdram|pending~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sdram|pending~4_combout\ = (\inst|sdram|pending~3_combout\ & (\inst|sdram|pending~2_combout\ & (\inst|sdram|pending~1_combout\ & \inst|sdram|pending~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|sdram|pending~3_combout\,
	datab => \inst|sdram|pending~2_combout\,
	datac => \inst|sdram|pending~1_combout\,
	datad => \inst|sdram|pending~0_combout\,
	combout => \inst|sdram|pending~4_combout\);

-- Location: LCCOMB_X31_Y12_N8
\inst|sdram|pending~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sdram|pending~10_combout\ = (\inst|sdram|pending~9_combout\ & (\inst|sdram|pending~4_combout\ & !\inst|sdram|active_cs_n~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|sdram|pending~9_combout\,
	datac => \inst|sdram|pending~4_combout\,
	datad => \inst|sdram|active_cs_n~q\,
	combout => \inst|sdram|pending~10_combout\);

-- Location: LCCOMB_X32_Y12_N2
\inst|sdram|Selector27~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sdram|Selector27~1_combout\ = (!\inst|sdram|refresh_request~q\ & (\inst|sdram|the_kernel_sdram_input_efifo_module|Equal1~0_combout\ & (\inst|sdram|m_state.100000000~q\ & \inst|sdram|pending~10_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|sdram|refresh_request~q\,
	datab => \inst|sdram|the_kernel_sdram_input_efifo_module|Equal1~0_combout\,
	datac => \inst|sdram|m_state.100000000~q\,
	datad => \inst|sdram|pending~10_combout\,
	combout => \inst|sdram|Selector27~1_combout\);

-- Location: LCCOMB_X32_Y12_N8
\inst|sdram|Selector27~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sdram|Selector27~2_combout\ = (\inst|sdram|the_kernel_sdram_input_efifo_module|rd_data[42]~1_combout\ & ((\inst|sdram|Selector27~1_combout\) # ((\inst|sdram|Selector27~0_combout\ & \inst|sdram|m_next.000001000~q\)))) # 
-- (!\inst|sdram|the_kernel_sdram_input_efifo_module|rd_data[42]~1_combout\ & (\inst|sdram|Selector27~0_combout\ & (\inst|sdram|m_next.000001000~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|sdram|the_kernel_sdram_input_efifo_module|rd_data[42]~1_combout\,
	datab => \inst|sdram|Selector27~0_combout\,
	datac => \inst|sdram|m_next.000001000~q\,
	datad => \inst|sdram|Selector27~1_combout\,
	combout => \inst|sdram|Selector27~2_combout\);

-- Location: LCCOMB_X32_Y12_N28
\inst|sdram|WideOr8~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sdram|WideOr8~0_combout\ = (!\inst|sdram|m_state.001000000~q\ & (!\inst|sdram|m_state.010000000~q\ & !\inst|sdram|m_state.000000010~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|sdram|m_state.001000000~q\,
	datac => \inst|sdram|m_state.010000000~q\,
	datad => \inst|sdram|m_state.000000010~q\,
	combout => \inst|sdram|WideOr8~0_combout\);

-- Location: LCCOMB_X32_Y12_N4
\inst|sdram|Selector27~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sdram|Selector27~4_combout\ = (!\inst|sdram|m_state.000000001~q\ & ((\inst|sdram|the_kernel_sdram_input_efifo_module|Equal1~0_combout\) # ((\inst|sdram|refresh_request~q\) # (!\inst|sdram|init_done~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010101000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|sdram|m_state.000000001~q\,
	datab => \inst|sdram|the_kernel_sdram_input_efifo_module|Equal1~0_combout\,
	datac => \inst|sdram|init_done~q\,
	datad => \inst|sdram|refresh_request~q\,
	combout => \inst|sdram|Selector27~4_combout\);

-- Location: LCCOMB_X31_Y12_N14
\inst|sdram|Selector27~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sdram|Selector27~3_combout\ = (!\inst|sdram|WideOr9~0_combout\ & ((\inst|sdram|refresh_request~q\) # ((\inst|sdram|m_state.000000001~q\ & \inst|sdram|pending~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|sdram|WideOr9~0_combout\,
	datab => \inst|sdram|refresh_request~q\,
	datac => \inst|sdram|m_state.000000001~q\,
	datad => \inst|sdram|pending~combout\,
	combout => \inst|sdram|Selector27~3_combout\);

-- Location: LCCOMB_X32_Y12_N0
\inst|sdram|Selector27~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sdram|Selector27~6_combout\ = (\inst|sdram|Selector27~5_combout\) # (((\inst|sdram|Selector27~4_combout\) # (\inst|sdram|Selector27~3_combout\)) # (!\inst|sdram|WideOr8~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|sdram|Selector27~5_combout\,
	datab => \inst|sdram|WideOr8~0_combout\,
	datac => \inst|sdram|Selector27~4_combout\,
	datad => \inst|sdram|Selector27~3_combout\,
	combout => \inst|sdram|Selector27~6_combout\);

-- Location: FF_X32_Y12_N9
\inst|sdram|m_state.000001000\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|sdram|Selector27~2_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|sdram|Selector27~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sdram|m_state.000001000~q\);

-- Location: LCCOMB_X31_Y12_N30
\inst|sdram|WideOr9~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sdram|WideOr9~0_combout\ = (!\inst|sdram|m_state.000010000~q\ & !\inst|sdram|m_state.000001000~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|sdram|m_state.000010000~q\,
	datad => \inst|sdram|m_state.000001000~q\,
	combout => \inst|sdram|WideOr9~0_combout\);

-- Location: LCCOMB_X31_Y6_N18
\inst|sdram|Selector2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sdram|Selector2~0_combout\ = (!\inst|sdram|i_state.001~q\ & (\inst|sdram|WideOr6~0_combout\ & ((\inst|sdram|i_cmd\(1)) # (!\inst|sdram|i_state.101~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|sdram|i_state.101~q\,
	datab => \inst|sdram|i_state.001~q\,
	datac => \inst|sdram|i_cmd\(1),
	datad => \inst|sdram|WideOr6~0_combout\,
	combout => \inst|sdram|Selector2~0_combout\);

-- Location: FF_X31_Y6_N19
\inst|sdram|i_cmd[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|sdram|Selector2~0_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sdram|i_cmd\(1));

-- Location: LCCOMB_X31_Y11_N24
\inst|sdram|Selector21~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sdram|Selector21~0_combout\ = (\inst|sdram|m_state.000000001~q\ & (((\inst|sdram|m_state.010000000~q\)))) # (!\inst|sdram|m_state.000000001~q\ & (!\inst|sdram|init_done~q\ & (\inst|sdram|i_cmd\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|sdram|init_done~q\,
	datab => \inst|sdram|i_cmd\(1),
	datac => \inst|sdram|m_state.000000001~q\,
	datad => \inst|sdram|m_state.010000000~q\,
	combout => \inst|sdram|Selector21~0_combout\);

-- Location: LCCOMB_X31_Y11_N16
\inst|sdram|Selector21~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sdram|Selector21~1_combout\ = (\inst|sdram|WideOr9~0_combout\ & (((\inst|sdram|Selector21~0_combout\)))) # (!\inst|sdram|WideOr9~0_combout\ & (\inst|sdram|always5~0_combout\ & ((\inst|sdram|m_state.000000001~q\) # 
-- (\inst|sdram|Selector21~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|sdram|always5~0_combout\,
	datab => \inst|sdram|WideOr9~0_combout\,
	datac => \inst|sdram|m_state.000000001~q\,
	datad => \inst|sdram|Selector21~0_combout\,
	combout => \inst|sdram|Selector21~1_combout\);

-- Location: FF_X31_Y11_N17
\inst|sdram|m_cmd[1]~_Duplicate_1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|sdram|Selector21~1_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sdram|m_cmd[1]~_Duplicate_1_q\);

-- Location: LCCOMB_X31_Y11_N20
\inst|sdram|Equal4~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sdram|Equal4~0_combout\ = (!\inst|sdram|m_cmd[0]~_Duplicate_1_q\ & (!\inst|sdram|m_cmd[2]~_Duplicate_1_q\ & \inst|sdram|m_cmd[1]~_Duplicate_1_q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|sdram|m_cmd[0]~_Duplicate_1_q\,
	datac => \inst|sdram|m_cmd[2]~_Duplicate_1_q\,
	datad => \inst|sdram|m_cmd[1]~_Duplicate_1_q\,
	combout => \inst|sdram|Equal4~0_combout\);

-- Location: FF_X31_Y11_N21
\inst|sdram|rd_valid[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|sdram|Equal4~0_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sdram|rd_valid\(0));

-- Location: LCCOMB_X31_Y11_N10
\inst|sdram|rd_valid[1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sdram|rd_valid[1]~feeder_combout\ = \inst|sdram|rd_valid\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|sdram|rd_valid\(0),
	combout => \inst|sdram|rd_valid[1]~feeder_combout\);

-- Location: FF_X31_Y11_N11
\inst|sdram|rd_valid[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|sdram|rd_valid[1]~feeder_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sdram|rd_valid\(1));

-- Location: LCCOMB_X31_Y11_N0
\inst|sdram|rd_valid[2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sdram|rd_valid[2]~feeder_combout\ = \inst|sdram|rd_valid\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|sdram|rd_valid\(1),
	combout => \inst|sdram|rd_valid[2]~feeder_combout\);

-- Location: FF_X31_Y11_N1
\inst|sdram|rd_valid[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|sdram|rd_valid[2]~feeder_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sdram|rd_valid\(2));

-- Location: FF_X8_Y19_N25
\inst|sdram|za_valid\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \inst|sdram|rd_valid\(2),
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sdram|za_valid~q\);

-- Location: LCCOMB_X8_Y19_N24
\inst|sdram_s1_translator_avalon_universal_slave_0_agent|rp_valid\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sdram_s1_translator_avalon_universal_slave_0_agent|rp_valid~combout\ = (\inst|sdram|za_valid~q\) # ((\inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0) & 
-- \inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][82]~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0),
	datac => \inst|sdram|za_valid~q\,
	datad => \inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][82]~q\,
	combout => \inst|sdram_s1_translator_avalon_universal_slave_0_agent|rp_valid~combout\);

-- Location: LCCOMB_X28_Y12_N18
\inst|rsp_xbar_demux_001|src0_valid~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|rsp_xbar_demux_001|src0_valid~0_combout\ = (\inst|sdram_s1_translator_avalon_universal_slave_0_agent|rp_valid~combout\ & (!\inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][56]~q\ & 
-- ((\inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][83]~q\) # (\inst|sdram_s1_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][83]~q\,
	datab => \inst|sdram_s1_translator_avalon_universal_slave_0_agent|rp_valid~combout\,
	datac => \inst|sdram_s1_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[1]~0_combout\,
	datad => \inst|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][56]~q\,
	combout => \inst|rsp_xbar_demux_001|src0_valid~0_combout\);

-- Location: LCCOMB_X25_Y13_N22
\inst|rsp_xbar_mux|WideOr1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|rsp_xbar_mux|WideOr1~combout\ = (\inst|rsp_xbar_demux_001|src0_valid~0_combout\) # ((\inst|nios2_jtag_debug_module_translator|read_latency_shift_reg\(0) & 
-- !\inst|nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][84]~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|rsp_xbar_demux_001|src0_valid~0_combout\,
	datac => \inst|nios2_jtag_debug_module_translator|read_latency_shift_reg\(0),
	datad => \inst|nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][84]~q\,
	combout => \inst|rsp_xbar_mux|WideOr1~combout\);

-- Location: FF_X25_Y13_N23
\inst|nios2|i_readdatavalid_d1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|rsp_xbar_mux|WideOr1~combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|i_readdatavalid_d1~q\);

-- Location: LCCOMB_X12_Y14_N16
\inst|nios2|F_ctrl_a_not_src~8\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|F_ctrl_implicit_dst_retaddr~8_combout\,
	datab => \inst|nios2|kernel_nios2_ic_data|the_altsyncram|auto_generated|q_b\(1),
	datac => \inst|nios2|kernel_nios2_ic_data|the_altsyncram|auto_generated|q_b\(2),
	datad => \inst|nios2|F_iw[16]~7_combout\,
	combout => \inst|nios2|F_ctrl_a_not_src~8_combout\);

-- Location: FF_X12_Y14_N17
\inst|nios2|D_ctrl_a_not_src\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|F_ctrl_a_not_src~8_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|nios2|F_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|D_ctrl_a_not_src~q\);

-- Location: LCCOMB_X16_Y16_N30
\inst|nios2|D_src1_reg[9]~4\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|D_src1_reg[9]~3_combout\,
	datab => \inst|nios2|M_alu_result\(9),
	datac => \inst|nios2|E_src1[10]~1_combout\,
	datad => \inst|nios2|W_wr_data\(9),
	combout => \inst|nios2|D_src1_reg[9]~4_combout\);

-- Location: LCCOMB_X16_Y16_N6
\inst|nios2|D_src1_reg[9]~5\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|E_regnum_a_cmp_D~q\,
	datab => \inst|nios2|D_ctrl_a_not_src~q\,
	datac => \inst|nios2|D_src1_reg[9]~4_combout\,
	datad => \inst|nios2|E_alu_result\(9),
	combout => \inst|nios2|D_src1_reg[9]~5_combout\);

-- Location: FF_X16_Y16_N7
\inst|nios2|E_src1[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|D_src1_reg[9]~5_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|nios2|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|E_src1\(9));

-- Location: LCCOMB_X16_Y16_N10
\inst|nios2|E_alu_result[9]~18\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|E_extra_pc\(7),
	datab => \inst|nios2|E_ctrl_logic~q\,
	datac => \inst|nios2|E_ctrl_retaddr~q\,
	datad => \inst|nios2|E_logic_result[9]~17_combout\,
	combout => \inst|nios2|E_alu_result[9]~18_combout\);

-- Location: LCCOMB_X16_Y16_N20
\inst|nios2|E_alu_result[9]\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|E_alu_result~0_combout\,
	datac => \inst|nios2|Add17|auto_generated|result_int[10]~20_combout\,
	datad => \inst|nios2|E_alu_result[9]~18_combout\,
	combout => \inst|nios2|E_alu_result\(9));

-- Location: FF_X16_Y16_N21
\inst|nios2|M_alu_result[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|E_alu_result\(9),
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|nios2|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|M_alu_result\(9));

-- Location: LCCOMB_X19_Y10_N12
\inst|nios2|d_address_line_field[4]~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|d_address_tag_field_nxt~0_combout\,
	datab => \inst|nios2|M_alu_result\(9),
	datad => \inst|nios2|A_mem_baddr\(9),
	combout => \inst|nios2|d_address_line_field[4]~1_combout\);

-- Location: LCCOMB_X19_Y10_N14
\inst|nios2|A_dc_wb_line[4]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst|nios2|A_mem_baddr\(9),
	combout => \inst|nios2|A_dc_wb_line[4]~feeder_combout\);

-- Location: FF_X19_Y10_N15
\inst|nios2|A_dc_wb_line[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|A_dc_wb_line[4]~feeder_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|nios2|A_dc_xfer_rd_data_starting~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|A_dc_wb_line\(4));

-- Location: FF_X19_Y10_N13
\inst|nios2|d_address_line_field[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|d_address_line_field[4]~1_combout\,
	asdata => \inst|nios2|A_dc_wb_line\(4),
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst|nios2|A_dc_wb_wr_want_dmaster~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|d_address_line_field\(4));

-- Location: LCCOMB_X14_Y11_N26
\inst|nios2|d_address_tag_field[1]~14\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|M_alu_result\(12),
	datab => \inst|nios2|d_address_tag_field_nxt~0_combout\,
	datad => \inst|nios2|A_mem_baddr\(12),
	combout => \inst|nios2|d_address_tag_field[1]~14_combout\);

-- Location: FF_X16_Y10_N13
\inst|nios2|A_dc_actual_tag[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \inst|nios2|kernel_nios2_dc_tag|the_altsyncram|auto_generated|q_b\(1),
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \inst|nios2|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|A_dc_actual_tag\(1));

-- Location: LCCOMB_X16_Y10_N16
\inst|nios2|A_dc_wb_tag[1]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|nios2|A_dc_actual_tag\(1),
	combout => \inst|nios2|A_dc_wb_tag[1]~feeder_combout\);

-- Location: FF_X16_Y10_N17
\inst|nios2|A_dc_wb_tag[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|A_dc_wb_tag[1]~feeder_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|nios2|A_dc_xfer_rd_data_starting~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|A_dc_wb_tag\(1));

-- Location: FF_X14_Y11_N27
\inst|nios2|d_address_tag_field[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|d_address_tag_field[1]~14_combout\,
	asdata => \inst|nios2|A_dc_wb_tag\(1),
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst|nios2|A_dc_wb_wr_want_dmaster~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|d_address_tag_field\(1));

-- Location: LCCOMB_X28_Y15_N0
\inst|addr_router_001|Equal2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|addr_router_001|Equal2~0_combout\ = (!\inst|nios2|d_address_tag_field\(0) & (!\inst|nios2|d_address_line_field\(4) & (\inst|nios2|d_address_tag_field\(1) & !\inst|nios2|d_address_line_field\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|d_address_tag_field\(0),
	datab => \inst|nios2|d_address_line_field\(4),
	datac => \inst|nios2|d_address_tag_field\(1),
	datad => \inst|nios2|d_address_line_field\(5),
	combout => \inst|addr_router_001|Equal2~0_combout\);

-- Location: LCCOMB_X29_Y10_N16
\inst|addr_router_001|Equal2~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|addr_router_001|Equal2~2_combout\ = (\inst|addr_router_001|Equal2~1_combout\ & (\inst|addr_router_001|Equal2~0_combout\ & (!\inst|nios2|d_address_offset_field\(2) & \inst|addr_router_001|Equal1~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|addr_router_001|Equal2~1_combout\,
	datab => \inst|addr_router_001|Equal2~0_combout\,
	datac => \inst|nios2|d_address_offset_field\(2),
	datad => \inst|addr_router_001|Equal1~4_combout\,
	combout => \inst|addr_router_001|Equal2~2_combout\);

-- Location: LCCOMB_X29_Y10_N12
\inst|addr_router_001|src_channel[4]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|addr_router_001|src_channel[4]~3_combout\ = (\inst|addr_router_001|Equal2~1_combout\ & (\inst|addr_router_001|Equal2~0_combout\ & (\inst|nios2|d_address_offset_field\(2) & \inst|addr_router_001|Equal1~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|addr_router_001|Equal2~1_combout\,
	datab => \inst|addr_router_001|Equal2~0_combout\,
	datac => \inst|nios2|d_address_offset_field\(2),
	datad => \inst|addr_router_001|Equal1~4_combout\,
	combout => \inst|addr_router_001|src_channel[4]~3_combout\);

-- Location: LCCOMB_X29_Y10_N14
\inst|limiter_001|suppress~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|limiter_001|suppress~1_combout\ = (\inst|limiter_001|last_dest_id\(1) & ((\inst|addr_router_001|Equal2~2_combout\ $ (\inst|limiter_001|last_channel\(4))) # (!\inst|addr_router_001|src_channel[4]~3_combout\))) # (!\inst|limiter_001|last_dest_id\(1) & 
-- ((\inst|addr_router_001|src_channel[4]~3_combout\) # (\inst|addr_router_001|Equal2~2_combout\ $ (\inst|limiter_001|last_channel\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111101111011110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|limiter_001|last_dest_id\(1),
	datab => \inst|addr_router_001|Equal2~2_combout\,
	datac => \inst|addr_router_001|src_channel[4]~3_combout\,
	datad => \inst|limiter_001|last_channel\(4),
	combout => \inst|limiter_001|suppress~1_combout\);

-- Location: LCCOMB_X29_Y10_N8
\inst|addr_router_001|src_data[87]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|addr_router_001|src_data[87]~0_combout\ = (\inst|addr_router_001|Equal3~0_combout\ & (!\inst|nios2|d_address_offset_field\(1))) # (!\inst|addr_router_001|Equal3~0_combout\ & (((!\inst|addr_router_001|Equal2~2_combout\ & 
-- !\inst|addr_router_001|Equal1~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|d_address_offset_field\(1),
	datab => \inst|addr_router_001|Equal2~2_combout\,
	datac => \inst|addr_router_001|Equal3~0_combout\,
	datad => \inst|addr_router_001|Equal1~5_combout\,
	combout => \inst|addr_router_001|src_data[87]~0_combout\);

-- Location: LCCOMB_X29_Y10_N18
\inst|limiter_001|suppress~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|limiter_001|suppress~2_combout\ = (\inst|limiter_001|suppress~0_combout\ & ((\inst|limiter_001|suppress~1_combout\) # (\inst|limiter_001|last_dest_id\(0) $ (\inst|addr_router_001|src_data[87]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|limiter_001|last_dest_id\(0),
	datab => \inst|limiter_001|suppress~1_combout\,
	datac => \inst|addr_router_001|src_data[87]~0_combout\,
	datad => \inst|limiter_001|suppress~0_combout\,
	combout => \inst|limiter_001|suppress~2_combout\);

-- Location: LCCOMB_X24_Y10_N20
\inst|nios2|A_dc_wb_update_av_writedata~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cmd_xbar_demux_001|WideOr0~3_combout\,
	datab => \inst|cmd_xbar_demux_001|sink_ready~0_combout\,
	datac => \inst|limiter_001|suppress~2_combout\,
	datad => \inst|cmd_xbar_demux_001|sink_ready~2_combout\,
	combout => \inst|nios2|A_dc_wb_update_av_writedata~1_combout\);

-- Location: LCCOMB_X25_Y9_N0
\inst|nios2|A_dc_rd_addr_cnt_nxt[0]~3\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010111010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|A_dc_fill_starting~0_combout\,
	datab => \inst|nios2|A_dc_wb_update_av_writedata~1_combout\,
	datac => \inst|nios2|A_dc_rd_addr_cnt\(0),
	datad => \inst|nios2|d_read~q\,
	combout => \inst|nios2|A_dc_rd_addr_cnt_nxt[0]~3_combout\);

-- Location: LCCOMB_X25_Y9_N28
\inst|nios2|A_dc_rd_addr_cnt[0]~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|A_dc_fill_starting~0_combout\,
	datab => \inst|nios2|d_read~q\,
	datac => \inst|nios2|A_dc_wb_update_av_writedata~1_combout\,
	datad => \inst|nios2|A_dc_fill_active~q\,
	combout => \inst|nios2|A_dc_rd_addr_cnt[0]~0_combout\);

-- Location: FF_X25_Y9_N1
\inst|nios2|A_dc_rd_addr_cnt[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|A_dc_rd_addr_cnt_nxt[0]~3_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|nios2|A_dc_rd_addr_cnt[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|A_dc_rd_addr_cnt\(0));

-- Location: LCCOMB_X25_Y9_N14
\inst|nios2|A_dc_rd_addr_cnt_nxt[1]~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|d_read~q\,
	datab => \inst|nios2|A_dc_wb_update_av_writedata~1_combout\,
	datac => \inst|nios2|A_dc_rd_addr_cnt\(1),
	datad => \inst|nios2|A_dc_rd_addr_cnt\(0),
	combout => \inst|nios2|A_dc_rd_addr_cnt_nxt[1]~2_combout\);

-- Location: FF_X25_Y9_N15
\inst|nios2|A_dc_rd_addr_cnt[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|A_dc_rd_addr_cnt_nxt[1]~2_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|nios2|A_dc_rd_addr_cnt[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|A_dc_rd_addr_cnt\(1));

-- Location: LCCOMB_X25_Y9_N2
\inst|nios2|Add15~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|A_dc_rd_addr_cnt\(2),
	datab => \inst|nios2|A_dc_rd_addr_cnt\(3),
	datac => \inst|nios2|A_dc_rd_addr_cnt\(1),
	datad => \inst|nios2|A_dc_rd_addr_cnt\(0),
	combout => \inst|nios2|Add15~0_combout\);

-- Location: LCCOMB_X25_Y9_N24
\inst|nios2|A_dc_rd_addr_cnt_nxt[3]~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010100010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|A_dc_fill_starting~0_combout\,
	datab => \inst|nios2|d_read~q\,
	datac => \inst|nios2|A_dc_wb_update_av_writedata~1_combout\,
	datad => \inst|nios2|Add15~0_combout\,
	combout => \inst|nios2|A_dc_rd_addr_cnt_nxt[3]~0_combout\);

-- Location: FF_X25_Y9_N25
\inst|nios2|A_dc_rd_addr_cnt[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|A_dc_rd_addr_cnt_nxt[3]~0_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|nios2|A_dc_rd_addr_cnt[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|A_dc_rd_addr_cnt\(3));

-- Location: LCCOMB_X25_Y9_N16
\inst|nios2|d_read_nxt~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|d_read_nxt~1_combout\,
	datab => \inst|nios2|A_dc_wb_update_av_writedata~1_combout\,
	datac => \inst|nios2|d_read~q\,
	datad => \inst|nios2|A_dc_rd_addr_cnt\(3),
	combout => \inst|nios2|d_read_nxt~2_combout\);

-- Location: FF_X25_Y9_N17
\inst|nios2|d_read\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|d_read_nxt~2_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|d_read~q\);

-- Location: FF_X29_Y10_N21
\inst|limiter_001|last_channel[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|addr_router_001|Equal1~5_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|limiter_001|save_dest_id~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|limiter_001|last_channel\(0));

-- Location: LCCOMB_X29_Y7_N26
\inst|cmd_xbar_demux_001|src0_valid~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cmd_xbar_demux_001|src0_valid~0_combout\ = (\inst|nios2|d_write~q\) # ((\inst|nios2|d_read~q\ & ((\inst|limiter_001|last_channel\(0)) # (!\inst|limiter_001|has_pending_responses~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|d_write~q\,
	datab => \inst|nios2|d_read~q\,
	datac => \inst|limiter_001|last_channel\(0),
	datad => \inst|limiter_001|has_pending_responses~q\,
	combout => \inst|cmd_xbar_demux_001|src0_valid~0_combout\);

-- Location: LCCOMB_X28_Y15_N14
\inst|cmd_xbar_demux_001|src0_valid~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cmd_xbar_demux_001|src0_valid~1_combout\ = (!\inst|nios2|d_address_tag_field\(1) & (\inst|cmd_xbar_demux_001|src0_valid~0_combout\ & (\inst|addr_router_001|Equal1~4_combout\ & \inst|nios2|d_address_tag_field\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|d_address_tag_field\(1),
	datab => \inst|cmd_xbar_demux_001|src0_valid~0_combout\,
	datac => \inst|addr_router_001|Equal1~4_combout\,
	datad => \inst|nios2|d_address_tag_field\(0),
	combout => \inst|cmd_xbar_demux_001|src0_valid~1_combout\);

-- Location: LCCOMB_X26_Y14_N12
\inst|nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent|m0_write~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent|m0_write~0_combout\ = (\inst|cmd_xbar_mux|saved_grant\(1) & (!\inst|nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & \inst|nios2|d_write~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cmd_xbar_mux|saved_grant\(1),
	datab => \inst|nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	datac => \inst|nios2|d_write~q\,
	combout => \inst|nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent|m0_write~0_combout\);

-- Location: LCCOMB_X26_Y14_N16
\inst|nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent|m0_write~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent|m0_write~1_combout\ = (\inst|nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent|m0_write~0_combout\ & ((\inst|cmd_xbar_mux|src_valid~0_combout\) # 
-- ((\inst|cmd_xbar_mux|saved_grant\(1) & \inst|cmd_xbar_demux_001|src0_valid~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cmd_xbar_mux|saved_grant\(1),
	datab => \inst|cmd_xbar_demux_001|src0_valid~1_combout\,
	datac => \inst|cmd_xbar_mux|src_valid~0_combout\,
	datad => \inst|nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent|m0_write~0_combout\,
	combout => \inst|nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent|m0_write~1_combout\);

-- Location: LCCOMB_X14_Y12_N22
\inst|cmd_xbar_mux|update_grant~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cmd_xbar_mux|update_grant~1_combout\ = (!\inst|nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & (\inst|nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent|m0_write~1_combout\ $ 
-- (\inst|nios2_jtag_debug_module_translator|wait_latency_counter\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent|m0_write~1_combout\,
	datac => \inst|nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	datad => \inst|nios2_jtag_debug_module_translator|wait_latency_counter\(0),
	combout => \inst|cmd_xbar_mux|update_grant~1_combout\);

-- Location: LCCOMB_X14_Y12_N8
\inst|cmd_xbar_mux|update_grant~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cmd_xbar_mux|update_grant~2_combout\ = (\inst|cmd_xbar_mux|WideOr1~combout\ & (\inst|cmd_xbar_mux|update_grant~0_combout\ & ((\inst|cmd_xbar_mux|update_grant~1_combout\)))) # (!\inst|cmd_xbar_mux|WideOr1~combout\ & 
-- (((!\inst|cmd_xbar_mux|packet_in_progress~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cmd_xbar_mux|update_grant~0_combout\,
	datab => \inst|cmd_xbar_mux|packet_in_progress~q\,
	datac => \inst|cmd_xbar_mux|update_grant~1_combout\,
	datad => \inst|cmd_xbar_mux|WideOr1~combout\,
	combout => \inst|cmd_xbar_mux|update_grant~2_combout\);

-- Location: LCCOMB_X28_Y14_N26
\inst|cmd_xbar_demux|src0_valid~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cmd_xbar_demux|src0_valid~1_combout\ = (\inst|nios2|i_read~q\ & (\inst|addr_router|Equal1~4_combout\ & ((\inst|limiter|last_channel\(0)) # (!\inst|limiter|has_pending_responses~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|i_read~q\,
	datab => \inst|limiter|last_channel\(0),
	datac => \inst|limiter|has_pending_responses~q\,
	datad => \inst|addr_router|Equal1~4_combout\,
	combout => \inst|cmd_xbar_demux|src0_valid~1_combout\);

-- Location: LCCOMB_X14_Y12_N26
\inst|cmd_xbar_mux|arb|top_priority_reg[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cmd_xbar_mux|arb|top_priority_reg[0]~0_combout\ = (\inst|cmd_xbar_mux|update_grant~2_combout\ & ((\inst|cmd_xbar_demux_001|src0_valid~1_combout\) # (\inst|cmd_xbar_demux|src0_valid~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cmd_xbar_demux_001|src0_valid~1_combout\,
	datac => \inst|cmd_xbar_mux|update_grant~2_combout\,
	datad => \inst|cmd_xbar_demux|src0_valid~1_combout\,
	combout => \inst|cmd_xbar_mux|arb|top_priority_reg[0]~0_combout\);

-- Location: FF_X10_Y12_N25
\inst|cmd_xbar_mux|arb|top_priority_reg[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \inst|cmd_xbar_mux|arb|grant[0]~1_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \inst|cmd_xbar_mux|arb|top_priority_reg[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cmd_xbar_mux|arb|top_priority_reg\(1));

-- Location: LCCOMB_X14_Y12_N4
\inst|cmd_xbar_mux|arb|grant[0]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cmd_xbar_mux|arb|grant[0]~1_combout\ = (\inst|cmd_xbar_demux|src0_valid~1_combout\ & (((\inst|cmd_xbar_mux|arb|top_priority_reg\(1) & !\inst|cmd_xbar_demux_001|src0_valid~1_combout\)) # (!\inst|cmd_xbar_mux|arb|top_priority_reg\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cmd_xbar_demux|src0_valid~1_combout\,
	datab => \inst|cmd_xbar_mux|arb|top_priority_reg\(1),
	datac => \inst|cmd_xbar_demux_001|src0_valid~1_combout\,
	datad => \inst|cmd_xbar_mux|arb|top_priority_reg\(0),
	combout => \inst|cmd_xbar_mux|arb|grant[0]~1_combout\);

-- Location: FF_X14_Y12_N5
\inst|cmd_xbar_mux|saved_grant[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|cmd_xbar_mux|arb|grant[0]~1_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|cmd_xbar_mux|update_grant~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cmd_xbar_mux|saved_grant\(0));

-- Location: LCCOMB_X26_Y16_N28
\inst|cmd_xbar_mux|src_data[38]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cmd_xbar_mux|src_data\(38) = (\inst|nios2|ic_fill_ap_offset\(0) & ((\inst|cmd_xbar_mux|saved_grant\(0)) # ((\inst|cmd_xbar_mux|saved_grant\(1) & \inst|nios2|d_address_offset_field\(0))))) # (!\inst|nios2|ic_fill_ap_offset\(0) & 
-- (((\inst|cmd_xbar_mux|saved_grant\(1) & \inst|nios2|d_address_offset_field\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|ic_fill_ap_offset\(0),
	datab => \inst|cmd_xbar_mux|saved_grant\(0),
	datac => \inst|cmd_xbar_mux|saved_grant\(1),
	datad => \inst|nios2|d_address_offset_field\(0),
	combout => \inst|cmd_xbar_mux|src_data\(38));

-- Location: LCCOMB_X23_Y9_N24
\inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_avalon_reg|Equal0~3\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|cmd_xbar_mux|src_data\(38),
	datad => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_avalon_reg|Equal0~2_combout\,
	combout => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_avalon_reg|Equal0~3_combout\);

-- Location: LCCOMB_X23_Y9_N8
\inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_avalon_reg|oci_single_step_mode~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_ocimem|comb~0_combout\,
	datab => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_avalon_reg|Equal0~3_combout\,
	datac => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_avalon_reg|oci_single_step_mode~q\,
	datad => \inst|cmd_xbar_mux|src_payload~1_combout\,
	combout => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_avalon_reg|oci_single_step_mode~0_combout\);

-- Location: FF_X23_Y9_N9
\inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_avalon_reg|oci_single_step_mode\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_avalon_reg|oci_single_step_mode~0_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_avalon_reg|oci_single_step_mode~q\);

-- Location: LCCOMB_X12_Y11_N2
\inst|nios2|wait_for_one_post_bret_inst~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|wait_for_one_post_bret_inst~0_combout\,
	datac => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_avalon_reg|oci_single_step_mode~q\,
	combout => \inst|nios2|wait_for_one_post_bret_inst~1_combout\);

-- Location: FF_X12_Y11_N3
\inst|nios2|wait_for_one_post_bret_inst\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|wait_for_one_post_bret_inst~1_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|wait_for_one_post_bret_inst~q\);

-- Location: LCCOMB_X13_Y10_N8
\inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_oci_debug|probepresent~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_sysclk|jdo\(18),
	datac => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_oci_debug|probepresent~q\,
	datad => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_sysclk|jdo\(19),
	combout => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_oci_debug|probepresent~0_combout\);

-- Location: FF_X13_Y10_N9
\inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_oci_debug|probepresent\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_oci_debug|probepresent~0_combout\,
	ena => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_sysclk|take_action_ocimem_a~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_oci_debug|probepresent~q\);

-- Location: LCCOMB_X11_Y10_N2
\inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_oci_debug|jtag_break~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_oci_debug|jtag_break~0_combout\,
	datab => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q\,
	datac => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_jtag_debug_module_wrapper|the_kernel_nios2_jtag_debug_module_sysclk|take_action_ocimem_a~combout\,
	datad => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_oci_debug|probepresent~q\,
	combout => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_oci_debug|jtag_break~1_combout\);

-- Location: FF_X11_Y10_N3
\inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_oci_debug|jtag_break\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_oci_debug|jtag_break~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_oci_debug|jtag_break~q\);

-- Location: LCCOMB_X12_Y11_N12
\inst|nios2|hbreak_req~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000100010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|hbreak_enabled~q\,
	datab => \inst|nios2|wait_for_one_post_bret_inst~q\,
	datac => \inst|nios2|the_kernel_nios2_nios2_oci|the_kernel_nios2_nios2_oci_debug|jtag_break~q\,
	datad => \inst|nios2|latched_oci_tb_hbreak_req~q\,
	combout => \inst|nios2|hbreak_req~0_combout\);

-- Location: LCCOMB_X12_Y11_N0
\inst|nios2|latched_oci_tb_hbreak_req_next~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101110001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|hbreak_enabled~q\,
	datab => \inst|nios2|E_valid~0_combout\,
	datac => \inst|nios2|latched_oci_tb_hbreak_req~q\,
	datad => \inst|nios2|hbreak_req~0_combout\,
	combout => \inst|nios2|latched_oci_tb_hbreak_req_next~2_combout\);

-- Location: FF_X12_Y11_N1
\inst|nios2|latched_oci_tb_hbreak_req\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|latched_oci_tb_hbreak_req_next~2_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|latched_oci_tb_hbreak_req~q\);

-- Location: LCCOMB_X12_Y11_N28
\inst|nios2|F_iw[14]~37\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|hbreak_enabled~q\,
	datab => \inst|nios2|latched_oci_tb_hbreak_req~q\,
	datac => \inst|nios2|kernel_nios2_ic_data|the_altsyncram|auto_generated|q_b\(14),
	datad => \inst|nios2|F_iw[16]~7_combout\,
	combout => \inst|nios2|F_iw[14]~37_combout\);

-- Location: FF_X12_Y11_N29
\inst|nios2|D_iw[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|F_iw[14]~37_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|nios2|F_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|D_iw\(14));

-- Location: LCCOMB_X11_Y13_N22
\inst|nios2|Equal154~5\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|D_iw\(12),
	datab => \inst|nios2|D_iw\(16),
	datac => \inst|nios2|D_iw\(11),
	datad => \inst|nios2|D_iw\(13),
	combout => \inst|nios2|Equal154~5_combout\);

-- Location: LCCOMB_X11_Y13_N0
\inst|nios2|D_ctrl_late_result~3\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|D_iw\(15),
	datab => \inst|nios2|D_iw\(14),
	datac => \inst|nios2|Equal154~5_combout\,
	datad => \inst|nios2|Equal154~4_combout\,
	combout => \inst|nios2|D_ctrl_late_result~3_combout\);

-- Location: LCCOMB_X12_Y12_N8
\inst|nios2|D_ctrl_late_result~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|D_iw\(2),
	datab => \inst|nios2|D_iw\(0),
	datac => \inst|nios2|D_iw\(4),
	datad => \inst|nios2|D_iw\(1),
	combout => \inst|nios2|D_ctrl_late_result~2_combout\);

-- Location: LCCOMB_X12_Y12_N14
\inst|nios2|D_ctrl_late_result~6\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|D_iw\(4),
	datab => \inst|nios2|D_iw\(3),
	datac => \inst|nios2|D_ctrl_late_result~2_combout\,
	datad => \inst|nios2|D_op_rdctl~0_combout\,
	combout => \inst|nios2|D_ctrl_late_result~6_combout\);

-- Location: LCCOMB_X13_Y12_N8
\inst|nios2|D_ctrl_late_result~5\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|Equal171~1_combout\,
	datab => \inst|nios2|D_ctrl_late_result~3_combout\,
	datac => \inst|nios2|D_ctrl_late_result~4_combout\,
	datad => \inst|nios2|D_ctrl_late_result~6_combout\,
	combout => \inst|nios2|D_ctrl_late_result~5_combout\);

-- Location: FF_X13_Y12_N9
\inst|nios2|E_ctrl_late_result\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|D_ctrl_late_result~5_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|nios2|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|E_ctrl_late_result~q\);

-- Location: FF_X13_Y12_N3
\inst|nios2|M_ctrl_late_result\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \inst|nios2|E_ctrl_late_result~q\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \inst|nios2|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|M_ctrl_late_result~q\);

-- Location: LCCOMB_X12_Y13_N8
\inst|nios2|D_data_depend~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111010100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|D_ctrl_a_not_src~q\,
	datab => \inst|nios2|D_ctrl_b_is_dst~q\,
	datac => \inst|nios2|E_regnum_b_cmp_D~q\,
	datad => \inst|nios2|E_regnum_a_cmp_D~q\,
	combout => \inst|nios2|D_data_depend~1_combout\);

-- Location: LCCOMB_X13_Y12_N2
\inst|nios2|D_data_depend~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|D_data_depend~0_combout\,
	datab => \inst|nios2|E_ctrl_late_result~q\,
	datac => \inst|nios2|M_ctrl_late_result~q\,
	datad => \inst|nios2|D_data_depend~1_combout\,
	combout => \inst|nios2|D_data_depend~2_combout\);

-- Location: LCCOMB_X12_Y16_N20
\inst|nios2|D_valid\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|M_pipe_flush~q\,
	datab => \inst|nios2|D_data_depend~2_combout\,
	datac => \inst|nios2|D_issue~q\,
	combout => \inst|nios2|D_valid~combout\);

-- Location: FF_X12_Y16_N21
\inst|nios2|E_valid_from_D\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|D_valid~combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|nios2|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|E_valid_from_D~q\);

-- Location: LCCOMB_X18_Y21_N28
\inst|nios2|E_valid~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|nios2|M_pipe_flush~q\,
	datad => \inst|nios2|E_valid_from_D~q\,
	combout => \inst|nios2|E_valid~0_combout\);

-- Location: LCCOMB_X11_Y13_N28
\inst|nios2|D_ctrl_flush_pipe_always~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100100001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|D_iw\(12),
	datab => \inst|nios2|D_iw\(14),
	datac => \inst|nios2|D_iw\(11),
	datad => \inst|nios2|D_iw\(16),
	combout => \inst|nios2|D_ctrl_flush_pipe_always~0_combout\);

-- Location: LCCOMB_X11_Y13_N6
\inst|nios2|D_ctrl_flush_pipe_always~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000010000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|D_iw\(12),
	datab => \inst|nios2|D_iw\(14),
	datac => \inst|nios2|D_iw\(11),
	datad => \inst|nios2|D_iw\(16),
	combout => \inst|nios2|D_ctrl_flush_pipe_always~1_combout\);

-- Location: LCCOMB_X11_Y13_N16
\inst|nios2|D_ctrl_flush_pipe_always~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010010011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|D_iw\(15),
	datab => \inst|nios2|D_ctrl_flush_pipe_always~0_combout\,
	datac => \inst|nios2|D_iw\(13),
	datad => \inst|nios2|D_ctrl_flush_pipe_always~1_combout\,
	combout => \inst|nios2|D_ctrl_flush_pipe_always~2_combout\);

-- Location: LCCOMB_X11_Y13_N26
\inst|nios2|D_ctrl_flush_pipe_always~3\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000001000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|Equal171~1_combout\,
	datab => \inst|nios2|D_ctrl_flush_pipe_always~2_combout\,
	datac => \inst|nios2|D_iw\(12),
	datad => \inst|nios2|D_iw\(13),
	combout => \inst|nios2|D_ctrl_flush_pipe_always~3_combout\);

-- Location: FF_X11_Y13_N27
\inst|nios2|E_ctrl_flush_pipe_always\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|D_ctrl_flush_pipe_always~3_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|nios2|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|E_ctrl_flush_pipe_always~q\);

-- Location: FF_X12_Y12_N13
\inst|nios2|E_ctrl_br_cond\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|E_ctrl_br_cond_nxt~1_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|nios2|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|E_ctrl_br_cond~q\);

-- Location: LCCOMB_X18_Y21_N30
\inst|nios2|M_pipe_flush_nxt~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|nios2|M_pipe_flush_nxt~0_combout\,
	datac => \inst|nios2|E_bht_data\(1),
	datad => \inst|nios2|E_ctrl_br_cond~q\,
	combout => \inst|nios2|M_pipe_flush_nxt~1_combout\);

-- Location: LCCOMB_X18_Y21_N2
\inst|nios2|M_pipe_flush_nxt~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100110111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|E_hbreak_req~combout\,
	datab => \inst|nios2|E_valid~0_combout\,
	datac => \inst|nios2|E_ctrl_flush_pipe_always~q\,
	datad => \inst|nios2|M_pipe_flush_nxt~1_combout\,
	combout => \inst|nios2|M_pipe_flush_nxt~2_combout\);

-- Location: FF_X18_Y21_N3
\inst|nios2|M_pipe_flush\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|M_pipe_flush_nxt~2_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|nios2|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|M_pipe_flush~q\);

-- Location: LCCOMB_X12_Y12_N18
\inst|nios2|F_kill~3\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|D_iw\(5),
	datab => \inst|nios2|D_iw\(1),
	datac => \inst|nios2|D_iw\(2),
	datad => \inst|nios2|D_op_div~4_combout\,
	combout => \inst|nios2|F_kill~3_combout\);

-- Location: LCCOMB_X12_Y15_N28
\inst|nios2|F_kill~4\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|F_kill~2_combout\,
	datab => \inst|nios2|D_br_pred_taken~0_combout\,
	datac => \inst|nios2|D_issue~q\,
	datad => \inst|nios2|F_kill~3_combout\,
	combout => \inst|nios2|F_kill~4_combout\);

-- Location: LCCOMB_X12_Y15_N12
\inst|nios2|F_kill~5\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|D_refetch~0_combout\,
	datab => \inst|nios2|M_pipe_flush~q\,
	datac => \inst|nios2|E_valid_jmp_indirect~q\,
	datad => \inst|nios2|F_kill~4_combout\,
	combout => \inst|nios2|F_kill~5_combout\);

-- Location: LCCOMB_X12_Y15_N14
\inst|nios2|F_issue\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|F_ic_hit~9_combout\,
	datad => \inst|nios2|F_kill~5_combout\,
	combout => \inst|nios2|F_issue~combout\);

-- Location: FF_X12_Y15_N15
\inst|nios2|D_issue\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|F_issue~combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|nios2|F_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|D_issue~q\);

-- Location: LCCOMB_X12_Y15_N24
\inst|nios2|F_stall\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|D_data_depend~2_combout\,
	datab => \inst|nios2|A_stall~0_combout\,
	datac => \inst|nios2|D_issue~q\,
	datad => \inst|nios2|M_pipe_flush~q\,
	combout => \inst|nios2|F_stall~combout\);

-- Location: LCCOMB_X12_Y14_N10
\inst|nios2|F_ctrl_b_is_dst~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100011100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|kernel_nios2_ic_data|the_altsyncram|auto_generated|q_b\(2),
	datab => \inst|nios2|kernel_nios2_ic_data|the_altsyncram|auto_generated|q_b\(0),
	datac => \inst|nios2|kernel_nios2_ic_data|the_altsyncram|auto_generated|q_b\(1),
	datad => \inst|nios2|F_iw[16]~7_combout\,
	combout => \inst|nios2|F_ctrl_b_is_dst~0_combout\);

-- Location: FF_X12_Y14_N11
\inst|nios2|D_ctrl_b_is_dst\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|F_ctrl_b_is_dst~0_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|nios2|F_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|D_ctrl_b_is_dst~q\);

-- Location: LCCOMB_X17_Y17_N8
\inst|nios2|D_src2_hazard_E\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst|nios2|D_ctrl_b_is_dst~q\,
	datad => \inst|nios2|E_regnum_b_cmp_D~q\,
	combout => \inst|nios2|D_src2_hazard_E~combout\);

-- Location: LCCOMB_X16_Y15_N0
\inst|nios2|E_src2[11]~11\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|D_src2_reg[11]~93_combout\,
	datab => \inst|nios2|D_src2_hazard_E~combout\,
	datad => \inst|nios2|E_alu_result\(11),
	combout => \inst|nios2|E_src2[11]~11_combout\);

-- Location: LCCOMB_X16_Y15_N30
\inst|nios2|D_src2_imm[11]~16\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|nios2|D_ctrl_hi_imm16~q\,
	datad => \inst|nios2|D_iw\(17),
	combout => \inst|nios2|D_src2_imm[11]~16_combout\);

-- Location: FF_X16_Y15_N1
\inst|nios2|E_src2[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|E_src2[11]~11_combout\,
	asdata => \inst|nios2|D_src2_imm[11]~16_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst|nios2|D_ctrl_src2_choose_imm~q\,
	ena => \inst|nios2|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|E_src2\(11));

-- Location: LCCOMB_X23_Y19_N30
\inst|nios2|Add17|auto_generated|_~31\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst|nios2|E_src2\(11),
	datad => \inst|nios2|E_ctrl_alu_subtract~q\,
	combout => \inst|nios2|Add17|auto_generated|_~31_combout\);

-- Location: FF_X13_Y20_N27
\inst|nios2|D_pc_plus_one[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|F_pc_plus_one[9]~18_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|nios2|F_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|D_pc_plus_one\(9));

-- Location: LCCOMB_X13_Y20_N0
\inst|nios2|D_extra_pc[9]~15\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|D_bht_data\(1),
	datab => \inst|nios2|D_br_taken_waddr_partial\(9),
	datac => \inst|nios2|D_pc_plus_one\(9),
	datad => \inst|nios2|E_ctrl_br_cond_nxt~1_combout\,
	combout => \inst|nios2|D_extra_pc[9]~15_combout\);

-- Location: FF_X13_Y20_N1
\inst|nios2|E_extra_pc[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|D_extra_pc[9]~15_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|nios2|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|E_extra_pc\(9));

-- Location: LCCOMB_X14_Y16_N30
\inst|nios2|E_alu_result[11]~16\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|E_logic_result[11]~15_combout\,
	datab => \inst|nios2|E_extra_pc\(9),
	datac => \inst|nios2|E_ctrl_logic~q\,
	datad => \inst|nios2|E_ctrl_retaddr~q\,
	combout => \inst|nios2|E_alu_result[11]~16_combout\);

-- Location: LCCOMB_X16_Y15_N10
\inst|nios2|E_alu_result[11]\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|nios2|Add17|auto_generated|result_int[12]~24_combout\,
	datac => \inst|nios2|E_alu_result~0_combout\,
	datad => \inst|nios2|E_alu_result[11]~16_combout\,
	combout => \inst|nios2|E_alu_result\(11));

-- Location: FF_X16_Y15_N11
\inst|nios2|M_alu_result[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|E_alu_result\(11),
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|nios2|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|M_alu_result\(11));

-- Location: FF_X16_Y7_N25
\inst|nios2|A_mem_baddr[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \inst|nios2|M_alu_result\(11),
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \inst|nios2|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|A_mem_baddr\(11));

-- Location: LCCOMB_X14_Y11_N12
\inst|nios2|d_address_tag_field[0]~15\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|M_alu_result\(11),
	datab => \inst|nios2|d_address_tag_field_nxt~0_combout\,
	datad => \inst|nios2|A_mem_baddr\(11),
	combout => \inst|nios2|d_address_tag_field[0]~15_combout\);

-- Location: LCCOMB_X16_Y10_N14
\inst|nios2|A_dc_actual_tag[0]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|nios2|kernel_nios2_dc_tag|the_altsyncram|auto_generated|q_b\(0),
	combout => \inst|nios2|A_dc_actual_tag[0]~feeder_combout\);

-- Location: FF_X16_Y10_N15
\inst|nios2|A_dc_actual_tag[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|A_dc_actual_tag[0]~feeder_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|nios2|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|A_dc_actual_tag\(0));

-- Location: FF_X16_Y10_N11
\inst|nios2|A_dc_wb_tag[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \inst|nios2|A_dc_actual_tag\(0),
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \inst|nios2|A_dc_xfer_rd_data_starting~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|A_dc_wb_tag\(0));

-- Location: FF_X14_Y11_N13
\inst|nios2|d_address_tag_field[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|d_address_tag_field[0]~15_combout\,
	asdata => \inst|nios2|A_dc_wb_tag\(0),
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst|nios2|A_dc_wb_wr_want_dmaster~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|d_address_tag_field\(0));

-- Location: LCCOMB_X29_Y10_N20
\inst|addr_router_001|Equal1~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|addr_router_001|Equal1~5_combout\ = (!\inst|nios2|d_address_tag_field\(1) & (\inst|nios2|d_address_tag_field\(0) & \inst|addr_router_001|Equal1~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|d_address_tag_field\(1),
	datac => \inst|nios2|d_address_tag_field\(0),
	datad => \inst|addr_router_001|Equal1~4_combout\,
	combout => \inst|addr_router_001|Equal1~5_combout\);

-- Location: LCCOMB_X29_Y10_N10
\inst|addr_router_001|src_channel[1]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|addr_router_001|src_channel[1]~2_combout\ = (!\inst|addr_router_001|Equal1~5_combout\ & (!\inst|addr_router_001|Equal3~0_combout\ & !\inst|addr_router_001|Equal2~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|addr_router_001|Equal1~5_combout\,
	datac => \inst|addr_router_001|Equal3~0_combout\,
	datad => \inst|addr_router_001|Equal2~2_combout\,
	combout => \inst|addr_router_001|src_channel[1]~2_combout\);

-- Location: LCCOMB_X29_Y16_N24
\inst|cmd_xbar_demux_001|sink_ready~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cmd_xbar_demux_001|sink_ready~0_combout\ = (\inst|cmd_xbar_mux_001|saved_grant\(1) & (\inst|addr_router_001|src_channel[1]~2_combout\ & (\inst|width_adapter|count\(0) & \inst|sdram_s1_translator_avalon_universal_slave_0_agent|cp_ready~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cmd_xbar_mux_001|saved_grant\(1),
	datab => \inst|addr_router_001|src_channel[1]~2_combout\,
	datac => \inst|width_adapter|count\(0),
	datad => \inst|sdram_s1_translator_avalon_universal_slave_0_agent|cp_ready~0_combout\,
	combout => \inst|cmd_xbar_demux_001|sink_ready~0_combout\);

-- Location: LCCOMB_X29_Y9_N4
\inst|cmd_xbar_demux_001|WideOr0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cmd_xbar_demux_001|WideOr0~0_combout\ = (!\inst|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & (\inst|addr_router_001|Equal3~0_combout\ & (!\inst|nios2|d_address_offset_field\(1) & 
-- \inst|jtag_uart|av_waitrequest~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	datab => \inst|addr_router_001|Equal3~0_combout\,
	datac => \inst|nios2|d_address_offset_field\(1),
	datad => \inst|jtag_uart|av_waitrequest~q\,
	combout => \inst|cmd_xbar_demux_001|WideOr0~0_combout\);

-- Location: LCCOMB_X28_Y10_N26
\inst|pio_led_s1_translator|wait_latency_counter~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|pio_led_s1_translator|wait_latency_counter~4_combout\ = (\inst|pio_led_s1_translator|wait_latency_counter[0]~2_combout\ & !\inst|pio_led_s1_translator|wait_latency_counter\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|pio_led_s1_translator|wait_latency_counter[0]~2_combout\,
	datac => \inst|pio_led_s1_translator|wait_latency_counter\(0),
	combout => \inst|pio_led_s1_translator|wait_latency_counter~4_combout\);

-- Location: FF_X28_Y10_N27
\inst|pio_led_s1_translator|wait_latency_counter[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|pio_led_s1_translator|wait_latency_counter~4_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|pio_led_s1_translator|wait_latency_counter\(0));

-- Location: LCCOMB_X28_Y10_N0
\inst|pio_led_s1_translator|wait_latency_counter~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|pio_led_s1_translator|wait_latency_counter~3_combout\ = (\inst|pio_led_s1_translator|wait_latency_counter[0]~2_combout\ & (\inst|pio_led_s1_translator|wait_latency_counter\(1) $ (\inst|pio_led_s1_translator|wait_latency_counter\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|pio_led_s1_translator|wait_latency_counter[0]~2_combout\,
	datac => \inst|pio_led_s1_translator|wait_latency_counter\(1),
	datad => \inst|pio_led_s1_translator|wait_latency_counter\(0),
	combout => \inst|pio_led_s1_translator|wait_latency_counter~3_combout\);

-- Location: FF_X28_Y10_N1
\inst|pio_led_s1_translator|wait_latency_counter[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|pio_led_s1_translator|wait_latency_counter~3_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|pio_led_s1_translator|wait_latency_counter\(1));

-- Location: LCCOMB_X28_Y10_N10
\inst|cmd_xbar_demux_001|WideOr0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cmd_xbar_demux_001|WideOr0~1_combout\ = (!\inst|pio_led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & (\inst|jtag_uart_avalon_jtag_slave_translator|waitrequest_reset_override~q\ & 
-- !\inst|pio_led_s1_translator|wait_latency_counter\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|pio_led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	datac => \inst|jtag_uart_avalon_jtag_slave_translator|waitrequest_reset_override~q\,
	datad => \inst|pio_led_s1_translator|wait_latency_counter\(1),
	combout => \inst|cmd_xbar_demux_001|WideOr0~1_combout\);

-- Location: LCCOMB_X28_Y10_N4
\inst|cmd_xbar_demux_001|WideOr0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cmd_xbar_demux_001|WideOr0~2_combout\ = (\inst|cmd_xbar_demux_001|WideOr0~0_combout\) # ((\inst|pio_led_s1_translator|av_waitrequest_generated~1_combout\ & (\inst|addr_router_001|Equal2~2_combout\ & \inst|cmd_xbar_demux_001|WideOr0~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|pio_led_s1_translator|av_waitrequest_generated~1_combout\,
	datab => \inst|addr_router_001|Equal2~2_combout\,
	datac => \inst|cmd_xbar_demux_001|WideOr0~0_combout\,
	datad => \inst|cmd_xbar_demux_001|WideOr0~1_combout\,
	combout => \inst|cmd_xbar_demux_001|WideOr0~2_combout\);

-- Location: LCCOMB_X24_Y10_N18
\inst|cmd_xbar_demux_001|WideOr0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cmd_xbar_demux_001|WideOr0~combout\ = (\inst|sysid_control_slave_translator|uav_waitrequest~2_combout\) # ((\inst|cmd_xbar_demux_001|sink_ready~0_combout\) # ((\inst|cmd_xbar_demux_001|WideOr0~2_combout\) # 
-- (\inst|cmd_xbar_demux_001|sink_ready~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|sysid_control_slave_translator|uav_waitrequest~2_combout\,
	datab => \inst|cmd_xbar_demux_001|sink_ready~0_combout\,
	datac => \inst|cmd_xbar_demux_001|WideOr0~2_combout\,
	datad => \inst|cmd_xbar_demux_001|sink_ready~2_combout\,
	combout => \inst|cmd_xbar_demux_001|WideOr0~combout\);

-- Location: LCCOMB_X24_Y10_N16
\inst|nios2|A_st_bypass_transfer_done\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|A_dc_wr_data_cnt\(3),
	datab => \inst|cmd_xbar_demux_001|WideOr0~combout\,
	datac => \inst|nios2|d_write~q\,
	datad => \inst|nios2|A_dc_wb_active~q\,
	combout => \inst|nios2|A_st_bypass_transfer_done~combout\);

-- Location: LCCOMB_X19_Y8_N8
\inst|nios2|A_mem_stall_stop_nxt~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|A_ctrl_st_bypass~q\,
	datad => \inst|nios2|A_dc_valid_st_bypass_hit~q\,
	combout => \inst|nios2|A_mem_stall_stop_nxt~0_combout\);

-- Location: LCCOMB_X19_Y8_N24
\inst|nios2|A_mem_stall_nxt~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|A_mem_stall_nxt~1_combout\,
	datab => \inst|nios2|A_mem_stall~q\,
	datac => \inst|nios2|A_stall~0_combout\,
	datad => \inst|nios2|M_dc_want_fill~combout\,
	combout => \inst|nios2|A_mem_stall_nxt~2_combout\);

-- Location: LCCOMB_X16_Y13_N24
\inst|nios2|M_dc_potential_hazard_after_st_unfiltered~4\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111110110111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|Add17|auto_generated|result_int[10]~20_combout\,
	datab => \inst|nios2|M_alu_result\(8),
	datac => \inst|nios2|Add17|auto_generated|result_int[9]~18_combout\,
	datad => \inst|nios2|M_alu_result\(9),
	combout => \inst|nios2|M_dc_potential_hazard_after_st_unfiltered~4_combout\);

-- Location: LCCOMB_X18_Y9_N26
\inst|nios2|M_dc_potential_hazard_after_st_unfiltered~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000000001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|M_alu_result\(5),
	datab => \inst|nios2|Add17|auto_generated|result_int[6]~12_combout\,
	datac => \inst|nios2|M_alu_result\(4),
	datad => \inst|nios2|Add17|auto_generated|result_int[5]~10_combout\,
	combout => \inst|nios2|M_dc_potential_hazard_after_st_unfiltered~2_combout\);

-- Location: LCCOMB_X18_Y9_N0
\inst|nios2|M_dc_potential_hazard_after_st_unfiltered~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010000100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|M_alu_result\(3),
	datab => \inst|nios2|M_alu_result\(2),
	datac => \inst|nios2|Add17|auto_generated|result_int[4]~8_combout\,
	datad => \inst|nios2|Add17|auto_generated|result_int[3]~6_combout\,
	combout => \inst|nios2|M_dc_potential_hazard_after_st_unfiltered~1_combout\);

-- Location: LCCOMB_X18_Y9_N4
\inst|nios2|M_dc_potential_hazard_after_st_unfiltered~5\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|M_dc_potential_hazard_after_st_unfiltered~3_combout\,
	datab => \inst|nios2|M_dc_potential_hazard_after_st_unfiltered~4_combout\,
	datac => \inst|nios2|M_dc_potential_hazard_after_st_unfiltered~2_combout\,
	datad => \inst|nios2|M_dc_potential_hazard_after_st_unfiltered~1_combout\,
	combout => \inst|nios2|M_dc_potential_hazard_after_st_unfiltered~5_combout\);

-- Location: LCCOMB_X17_Y8_N8
\inst|nios2|E_ctrl_ld_st_bypass_or_dcache_management~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|E_ctrl_ld_st_bypass_or_dcache_management~0_combout\,
	datac => \inst|nios2|E_iw\(0),
	datad => \inst|nios2|E_iw\(5),
	combout => \inst|nios2|E_ctrl_ld_st_bypass_or_dcache_management~1_combout\);

-- Location: FF_X17_Y8_N9
\inst|nios2|M_ctrl_ld_st_bypass_or_dcache_management\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|E_ctrl_ld_st_bypass_or_dcache_management~1_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|nios2|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|M_ctrl_ld_st_bypass_or_dcache_management~q\);

-- Location: LCCOMB_X19_Y8_N12
\inst|nios2|A_mem_stall_nxt~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|M_valid_from_E~q\,
	datac => \inst|nios2|M_ctrl_ld_st_bypass_or_dcache_management~q\,
	datad => \inst|nios2|M_dc_want_fill~combout\,
	combout => \inst|nios2|A_mem_stall_nxt~0_combout\);

-- Location: LCCOMB_X19_Y8_N10
\inst|nios2|A_mem_stall_nxt~3\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|M_dc_potential_hazard_after_st_unfiltered~0_combout\,
	datab => \inst|nios2|A_mem_stall_nxt~2_combout\,
	datac => \inst|nios2|M_dc_potential_hazard_after_st_unfiltered~5_combout\,
	datad => \inst|nios2|A_mem_stall_nxt~0_combout\,
	combout => \inst|nios2|A_mem_stall_nxt~3_combout\);

-- Location: LCCOMB_X19_Y8_N16
\inst|nios2|A_mem_stall_nxt~8\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|A_mem_stall_nxt~7_combout\,
	datab => \inst|nios2|A_st_bypass_transfer_done~combout\,
	datac => \inst|nios2|A_mem_stall_stop_nxt~0_combout\,
	datad => \inst|nios2|A_mem_stall_nxt~3_combout\,
	combout => \inst|nios2|A_mem_stall_nxt~8_combout\);

-- Location: FF_X19_Y8_N17
\inst|nios2|A_mem_stall\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|A_mem_stall_nxt~8_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|A_mem_stall~q\);

-- Location: LCCOMB_X13_Y12_N10
\inst|nios2|always132~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|A_shift_rot_stall~q\,
	datab => \inst|nios2|A_mul_stall~q\,
	datac => \inst|nios2|A_mem_stall~q\,
	datad => \inst|nios2|M_valid_from_E~q\,
	combout => \inst|nios2|always132~0_combout\);

-- Location: LCCOMB_X13_Y12_N0
\inst|nios2|A_mul_cnt_nxt[0]~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst|nios2|A_mul_cnt\(0),
	datad => \inst|nios2|A_mul_stall~q\,
	combout => \inst|nios2|A_mul_cnt_nxt[0]~2_combout\);

-- Location: FF_X13_Y12_N1
\inst|nios2|A_mul_cnt[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|A_mul_cnt_nxt[0]~2_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|A_mul_cnt\(0));

-- Location: LCCOMB_X13_Y12_N14
\inst|nios2|A_mul_cnt_nxt[2]~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110110111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|A_mul_cnt\(1),
	datab => \inst|nios2|A_mul_stall~q\,
	datac => \inst|nios2|A_mul_cnt\(2),
	datad => \inst|nios2|A_mul_cnt\(0),
	combout => \inst|nios2|A_mul_cnt_nxt[2]~0_combout\);

-- Location: FF_X13_Y12_N15
\inst|nios2|A_mul_cnt[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|A_mul_cnt_nxt[2]~0_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|A_mul_cnt\(2));

-- Location: LCCOMB_X13_Y12_N12
\inst|nios2|A_mul_stall_nxt~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|A_mul_cnt\(1),
	datab => \inst|nios2|A_mul_stall~q\,
	datac => \inst|nios2|A_mul_cnt\(2),
	datad => \inst|nios2|A_mul_cnt\(0),
	combout => \inst|nios2|A_mul_stall_nxt~0_combout\);

-- Location: LCCOMB_X13_Y12_N24
\inst|nios2|A_mul_stall_nxt~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|M_ctrl_mul_lsw~q\,
	datab => \inst|nios2|always132~0_combout\,
	datac => \inst|nios2|A_mul_stall~q\,
	datad => \inst|nios2|A_mul_stall_nxt~0_combout\,
	combout => \inst|nios2|A_mul_stall_nxt~1_combout\);

-- Location: FF_X13_Y12_N25
\inst|nios2|A_mul_stall\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|A_mul_stall_nxt~1_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|A_mul_stall~q\);

-- Location: LCCOMB_X13_Y12_N4
\inst|nios2|A_dc_dcache_management_done_nxt~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|A_shift_rot_stall~q\,
	datab => \inst|nios2|A_mul_stall~q\,
	datac => \inst|nios2|A_mem_stall~q\,
	datad => \inst|nios2|A_valid~q\,
	combout => \inst|nios2|A_dc_dcache_management_done_nxt~0_combout\);

-- Location: LCCOMB_X17_Y9_N20
\inst|nios2|d_address_tag_field_nxt~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|A_dc_fill_active~q\,
	datab => \inst|nios2|A_dc_dcache_management_done_nxt~0_combout\,
	datac => \inst|nios2|A_dc_fill_starting~0_combout\,
	datad => \inst|nios2|A_ctrl_ld_st_bypass~q\,
	combout => \inst|nios2|d_address_tag_field_nxt~0_combout\);

-- Location: LCCOMB_X17_Y10_N28
\inst|nios2|d_address_tag_field[5]~10\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|A_mem_baddr\(16),
	datab => \inst|nios2|d_address_tag_field_nxt~0_combout\,
	datad => \inst|nios2|M_alu_result\(16),
	combout => \inst|nios2|d_address_tag_field[5]~10_combout\);

-- Location: LCCOMB_X16_Y10_N22
\inst|nios2|A_dc_actual_tag[5]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|nios2|kernel_nios2_dc_tag|the_altsyncram|auto_generated|q_b\(5),
	combout => \inst|nios2|A_dc_actual_tag[5]~feeder_combout\);

-- Location: FF_X16_Y10_N23
\inst|nios2|A_dc_actual_tag[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|A_dc_actual_tag[5]~feeder_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|nios2|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|A_dc_actual_tag\(5));

-- Location: FF_X16_Y10_N27
\inst|nios2|A_dc_wb_tag[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \inst|nios2|A_dc_actual_tag\(5),
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \inst|nios2|A_dc_xfer_rd_data_starting~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|A_dc_wb_tag\(5));

-- Location: FF_X17_Y10_N29
\inst|nios2|d_address_tag_field[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|d_address_tag_field[5]~10_combout\,
	asdata => \inst|nios2|A_dc_wb_tag\(5),
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst|nios2|A_dc_wb_wr_want_dmaster~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|d_address_tag_field\(5));

-- Location: LCCOMB_X26_Y13_N24
\inst|cmd_xbar_mux_001|src_data[52]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cmd_xbar_mux_001|src_data\(52) = (\inst|nios2|ic_fill_tag\(4) & ((\inst|cmd_xbar_mux_001|saved_grant\(0)) # ((\inst|nios2|d_address_tag_field\(5) & \inst|cmd_xbar_mux_001|saved_grant\(1))))) # (!\inst|nios2|ic_fill_tag\(4) & 
-- (\inst|nios2|d_address_tag_field\(5) & (\inst|cmd_xbar_mux_001|saved_grant\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|ic_fill_tag\(4),
	datab => \inst|nios2|d_address_tag_field\(5),
	datac => \inst|cmd_xbar_mux_001|saved_grant\(1),
	datad => \inst|cmd_xbar_mux_001|saved_grant\(0),
	combout => \inst|cmd_xbar_mux_001|src_data\(52));

-- Location: FF_X26_Y13_N25
\inst|width_adapter|address_reg[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|cmd_xbar_mux_001|src_data\(52),
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|width_adapter|data_reg[9]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|width_adapter|address_reg\(16));

-- Location: LCCOMB_X30_Y13_N20
\inst|width_adapter|out_data[34]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|width_adapter|out_data[34]~8_combout\ = (\inst|width_adapter|use_reg~q\ & ((\inst|width_adapter|address_reg\(16)))) # (!\inst|width_adapter|use_reg~q\ & (\inst|cmd_xbar_mux_001|src_data\(52)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|width_adapter|use_reg~q\,
	datab => \inst|cmd_xbar_mux_001|src_data\(52),
	datad => \inst|width_adapter|address_reg\(16),
	combout => \inst|width_adapter|out_data[34]~8_combout\);

-- Location: FF_X30_Y13_N21
\inst|sdram|the_kernel_sdram_input_efifo_module|entry_1[33]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|width_adapter|out_data[34]~8_combout\,
	ena => \inst|sdram|the_kernel_sdram_input_efifo_module|entry_1[42]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sdram|the_kernel_sdram_input_efifo_module|entry_1\(33));

-- Location: LCCOMB_X30_Y14_N22
\inst|sdram|the_kernel_sdram_input_efifo_module|rd_data[33]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sdram|the_kernel_sdram_input_efifo_module|rd_data[33]~9_combout\ = (\inst|sdram|the_kernel_sdram_input_efifo_module|rd_address~q\ & ((\inst|sdram|the_kernel_sdram_input_efifo_module|entry_1\(33)))) # 
-- (!\inst|sdram|the_kernel_sdram_input_efifo_module|rd_address~q\ & (\inst|sdram|the_kernel_sdram_input_efifo_module|entry_0\(33)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|sdram|the_kernel_sdram_input_efifo_module|entry_0\(33),
	datab => \inst|sdram|the_kernel_sdram_input_efifo_module|entry_1\(33),
	datad => \inst|sdram|the_kernel_sdram_input_efifo_module|rd_address~q\,
	combout => \inst|sdram|the_kernel_sdram_input_efifo_module|rd_data[33]~9_combout\);

-- Location: FF_X30_Y14_N23
\inst|sdram|active_addr[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|sdram|the_kernel_sdram_input_efifo_module|rd_data[33]~9_combout\,
	ena => \inst|sdram|active_rnw~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sdram|active_addr\(15));

-- Location: LCCOMB_X26_Y13_N14
\inst|cmd_xbar_mux_001|src_data[53]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cmd_xbar_mux_001|src_data\(53) = (\inst|nios2|d_address_tag_field\(6) & ((\inst|cmd_xbar_mux_001|saved_grant\(1)) # ((\inst|nios2|ic_fill_tag\(5) & \inst|cmd_xbar_mux_001|saved_grant\(0))))) # (!\inst|nios2|d_address_tag_field\(6) & 
-- (\inst|nios2|ic_fill_tag\(5) & ((\inst|cmd_xbar_mux_001|saved_grant\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|d_address_tag_field\(6),
	datab => \inst|nios2|ic_fill_tag\(5),
	datac => \inst|cmd_xbar_mux_001|saved_grant\(1),
	datad => \inst|cmd_xbar_mux_001|saved_grant\(0),
	combout => \inst|cmd_xbar_mux_001|src_data\(53));

-- Location: FF_X26_Y13_N15
\inst|width_adapter|address_reg[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|cmd_xbar_mux_001|src_data\(53),
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|width_adapter|data_reg[9]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|width_adapter|address_reg\(17));

-- Location: LCCOMB_X30_Y13_N0
\inst|width_adapter|out_data[35]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|width_adapter|out_data[35]~7_combout\ = (\inst|width_adapter|use_reg~q\ & (\inst|width_adapter|address_reg\(17))) # (!\inst|width_adapter|use_reg~q\ & ((\inst|cmd_xbar_mux_001|src_data\(53))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|width_adapter|use_reg~q\,
	datac => \inst|width_adapter|address_reg\(17),
	datad => \inst|cmd_xbar_mux_001|src_data\(53),
	combout => \inst|width_adapter|out_data[35]~7_combout\);

-- Location: FF_X30_Y13_N1
\inst|sdram|the_kernel_sdram_input_efifo_module|entry_1[34]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|width_adapter|out_data[35]~7_combout\,
	ena => \inst|sdram|the_kernel_sdram_input_efifo_module|entry_1[42]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sdram|the_kernel_sdram_input_efifo_module|entry_1\(34));

-- Location: LCCOMB_X30_Y14_N16
\inst|sdram|the_kernel_sdram_input_efifo_module|rd_data[34]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sdram|the_kernel_sdram_input_efifo_module|rd_data[34]~8_combout\ = (\inst|sdram|the_kernel_sdram_input_efifo_module|rd_address~q\ & ((\inst|sdram|the_kernel_sdram_input_efifo_module|entry_1\(34)))) # 
-- (!\inst|sdram|the_kernel_sdram_input_efifo_module|rd_address~q\ & (\inst|sdram|the_kernel_sdram_input_efifo_module|entry_0\(34)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|sdram|the_kernel_sdram_input_efifo_module|entry_0\(34),
	datab => \inst|sdram|the_kernel_sdram_input_efifo_module|entry_1\(34),
	datad => \inst|sdram|the_kernel_sdram_input_efifo_module|rd_address~q\,
	combout => \inst|sdram|the_kernel_sdram_input_efifo_module|rd_data[34]~8_combout\);

-- Location: FF_X30_Y14_N17
\inst|sdram|active_addr[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|sdram|the_kernel_sdram_input_efifo_module|rd_data[34]~8_combout\,
	ena => \inst|sdram|active_rnw~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sdram|active_addr\(16));

-- Location: LCCOMB_X30_Y14_N2
\inst|sdram|pending~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sdram|pending~5_combout\ = (\inst|sdram|the_kernel_sdram_input_efifo_module|rd_data[33]~9_combout\ & (\inst|sdram|active_addr\(15) & (\inst|sdram|the_kernel_sdram_input_efifo_module|rd_data[34]~8_combout\ $ (!\inst|sdram|active_addr\(16))))) # 
-- (!\inst|sdram|the_kernel_sdram_input_efifo_module|rd_data[33]~9_combout\ & (!\inst|sdram|active_addr\(15) & (\inst|sdram|the_kernel_sdram_input_efifo_module|rd_data[34]~8_combout\ $ (!\inst|sdram|active_addr\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000000001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|sdram|the_kernel_sdram_input_efifo_module|rd_data[33]~9_combout\,
	datab => \inst|sdram|active_addr\(15),
	datac => \inst|sdram|the_kernel_sdram_input_efifo_module|rd_data[34]~8_combout\,
	datad => \inst|sdram|active_addr\(16),
	combout => \inst|sdram|pending~5_combout\);

-- Location: LCCOMB_X17_Y10_N0
\inst|nios2|d_address_tag_field[7]~8\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|A_mem_baddr\(18),
	datab => \inst|nios2|d_address_tag_field_nxt~0_combout\,
	datad => \inst|nios2|M_alu_result\(18),
	combout => \inst|nios2|d_address_tag_field[7]~8_combout\);

-- Location: LCCOMB_X12_Y13_N16
\inst|nios2|A_dc_actual_tag[7]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|nios2|kernel_nios2_dc_tag|the_altsyncram|auto_generated|q_b\(7),
	combout => \inst|nios2|A_dc_actual_tag[7]~feeder_combout\);

-- Location: FF_X12_Y13_N17
\inst|nios2|A_dc_actual_tag[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|A_dc_actual_tag[7]~feeder_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|nios2|A_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|A_dc_actual_tag\(7));

-- Location: LCCOMB_X17_Y10_N26
\inst|nios2|A_dc_wb_tag[7]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|nios2|A_dc_actual_tag\(7),
	combout => \inst|nios2|A_dc_wb_tag[7]~feeder_combout\);

-- Location: FF_X17_Y10_N27
\inst|nios2|A_dc_wb_tag[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|A_dc_wb_tag[7]~feeder_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|nios2|A_dc_xfer_rd_data_starting~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|A_dc_wb_tag\(7));

-- Location: FF_X17_Y10_N1
\inst|nios2|d_address_tag_field[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|nios2|d_address_tag_field[7]~8_combout\,
	asdata => \inst|nios2|A_dc_wb_tag\(7),
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst|nios2|A_dc_wb_wr_want_dmaster~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|nios2|d_address_tag_field\(7));

-- Location: LCCOMB_X28_Y15_N28
\inst|cmd_xbar_mux_001|src_data[54]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cmd_xbar_mux_001|src_data\(54) = (\inst|nios2|ic_fill_tag\(6) & ((\inst|cmd_xbar_mux_001|saved_grant\(0)) # ((\inst|cmd_xbar_mux_001|saved_grant\(1) & \inst|nios2|d_address_tag_field\(7))))) # (!\inst|nios2|ic_fill_tag\(6) & 
-- (\inst|cmd_xbar_mux_001|saved_grant\(1) & ((\inst|nios2|d_address_tag_field\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|ic_fill_tag\(6),
	datab => \inst|cmd_xbar_mux_001|saved_grant\(1),
	datac => \inst|cmd_xbar_mux_001|saved_grant\(0),
	datad => \inst|nios2|d_address_tag_field\(7),
	combout => \inst|cmd_xbar_mux_001|src_data\(54));

-- Location: FF_X28_Y15_N29
\inst|width_adapter|address_reg[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|cmd_xbar_mux_001|src_data\(54),
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|width_adapter|data_reg[9]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|width_adapter|address_reg\(18));

-- Location: LCCOMB_X28_Y15_N22
\inst|width_adapter|out_data[36]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|width_adapter|out_data[36]~10_combout\ = (\inst|width_adapter|use_reg~q\ & ((\inst|width_adapter|address_reg\(18)))) # (!\inst|width_adapter|use_reg~q\ & (\inst|cmd_xbar_mux_001|src_data\(54)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|width_adapter|use_reg~q\,
	datac => \inst|cmd_xbar_mux_001|src_data\(54),
	datad => \inst|width_adapter|address_reg\(18),
	combout => \inst|width_adapter|out_data[36]~10_combout\);

-- Location: LCCOMB_X30_Y15_N8
\inst|sdram|the_kernel_sdram_input_efifo_module|entry_0[35]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sdram|the_kernel_sdram_input_efifo_module|entry_0[35]~feeder_combout\ = \inst|width_adapter|out_data[36]~10_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|width_adapter|out_data[36]~10_combout\,
	combout => \inst|sdram|the_kernel_sdram_input_efifo_module|entry_0[35]~feeder_combout\);

-- Location: FF_X30_Y15_N9
\inst|sdram|the_kernel_sdram_input_efifo_module|entry_0[35]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|sdram|the_kernel_sdram_input_efifo_module|entry_0[35]~feeder_combout\,
	ena => \inst|sdram|the_kernel_sdram_input_efifo_module|entry_0[42]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sdram|the_kernel_sdram_input_efifo_module|entry_0\(35));

-- Location: FF_X28_Y15_N23
\inst|sdram|the_kernel_sdram_input_efifo_module|entry_1[35]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|width_adapter|out_data[36]~10_combout\,
	ena => \inst|sdram|the_kernel_sdram_input_efifo_module|entry_1[42]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sdram|the_kernel_sdram_input_efifo_module|entry_1\(35));

-- Location: LCCOMB_X30_Y15_N18
\inst|sdram|the_kernel_sdram_input_efifo_module|rd_data[35]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sdram|the_kernel_sdram_input_efifo_module|rd_data[35]~11_combout\ = (\inst|sdram|the_kernel_sdram_input_efifo_module|rd_address~q\ & ((\inst|sdram|the_kernel_sdram_input_efifo_module|entry_1\(35)))) # 
-- (!\inst|sdram|the_kernel_sdram_input_efifo_module|rd_address~q\ & (\inst|sdram|the_kernel_sdram_input_efifo_module|entry_0\(35)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|sdram|the_kernel_sdram_input_efifo_module|entry_0\(35),
	datac => \inst|sdram|the_kernel_sdram_input_efifo_module|rd_address~q\,
	datad => \inst|sdram|the_kernel_sdram_input_efifo_module|entry_1\(35),
	combout => \inst|sdram|the_kernel_sdram_input_efifo_module|rd_data[35]~11_combout\);

-- Location: FF_X30_Y15_N19
\inst|sdram|active_addr[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|sdram|the_kernel_sdram_input_efifo_module|rd_data[35]~11_combout\,
	ena => \inst|sdram|active_rnw~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sdram|active_addr\(17));

-- Location: LCCOMB_X26_Y15_N16
\inst|cmd_xbar_mux_001|src_data[55]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cmd_xbar_mux_001|src_data\(55) = (\inst|nios2|d_address_tag_field\(8) & ((\inst|cmd_xbar_mux_001|saved_grant\(1)) # ((\inst|cmd_xbar_mux_001|saved_grant\(0) & \inst|nios2|ic_fill_tag\(7))))) # (!\inst|nios2|d_address_tag_field\(8) & 
-- (((\inst|cmd_xbar_mux_001|saved_grant\(0) & \inst|nios2|ic_fill_tag\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|d_address_tag_field\(8),
	datab => \inst|cmd_xbar_mux_001|saved_grant\(1),
	datac => \inst|cmd_xbar_mux_001|saved_grant\(0),
	datad => \inst|nios2|ic_fill_tag\(7),
	combout => \inst|cmd_xbar_mux_001|src_data\(55));

-- Location: FF_X26_Y15_N17
\inst|width_adapter|address_reg[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|cmd_xbar_mux_001|src_data\(55),
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|width_adapter|data_reg[9]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|width_adapter|address_reg\(19));

-- Location: LCCOMB_X26_Y15_N14
\inst|width_adapter|out_data[37]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|width_adapter|out_data[37]~9_combout\ = (\inst|width_adapter|use_reg~q\ & ((\inst|width_adapter|address_reg\(19)))) # (!\inst|width_adapter|use_reg~q\ & (\inst|cmd_xbar_mux_001|src_data\(55)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cmd_xbar_mux_001|src_data\(55),
	datab => \inst|width_adapter|address_reg\(19),
	datad => \inst|width_adapter|use_reg~q\,
	combout => \inst|width_adapter|out_data[37]~9_combout\);

-- Location: FF_X26_Y15_N15
\inst|sdram|the_kernel_sdram_input_efifo_module|entry_1[36]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|width_adapter|out_data[37]~9_combout\,
	ena => \inst|sdram|the_kernel_sdram_input_efifo_module|entry_1[42]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sdram|the_kernel_sdram_input_efifo_module|entry_1\(36));

-- Location: LCCOMB_X30_Y15_N12
\inst|sdram|the_kernel_sdram_input_efifo_module|rd_data[36]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sdram|the_kernel_sdram_input_efifo_module|rd_data[36]~10_combout\ = (\inst|sdram|the_kernel_sdram_input_efifo_module|rd_address~q\ & ((\inst|sdram|the_kernel_sdram_input_efifo_module|entry_1\(36)))) # 
-- (!\inst|sdram|the_kernel_sdram_input_efifo_module|rd_address~q\ & (\inst|sdram|the_kernel_sdram_input_efifo_module|entry_0\(36)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|sdram|the_kernel_sdram_input_efifo_module|entry_0\(36),
	datac => \inst|sdram|the_kernel_sdram_input_efifo_module|rd_address~q\,
	datad => \inst|sdram|the_kernel_sdram_input_efifo_module|entry_1\(36),
	combout => \inst|sdram|the_kernel_sdram_input_efifo_module|rd_data[36]~10_combout\);

-- Location: FF_X30_Y15_N13
\inst|sdram|active_addr[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|sdram|the_kernel_sdram_input_efifo_module|rd_data[36]~10_combout\,
	ena => \inst|sdram|active_rnw~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sdram|active_addr\(18));

-- Location: LCCOMB_X30_Y15_N10
\inst|sdram|pending~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sdram|pending~6_combout\ = (\inst|sdram|the_kernel_sdram_input_efifo_module|rd_data[36]~10_combout\ & (\inst|sdram|active_addr\(18) & (\inst|sdram|the_kernel_sdram_input_efifo_module|rd_data[35]~11_combout\ $ (!\inst|sdram|active_addr\(17))))) # 
-- (!\inst|sdram|the_kernel_sdram_input_efifo_module|rd_data[36]~10_combout\ & (!\inst|sdram|active_addr\(18) & (\inst|sdram|the_kernel_sdram_input_efifo_module|rd_data[35]~11_combout\ $ (!\inst|sdram|active_addr\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000001001000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|sdram|the_kernel_sdram_input_efifo_module|rd_data[36]~10_combout\,
	datab => \inst|sdram|the_kernel_sdram_input_efifo_module|rd_data[35]~11_combout\,
	datac => \inst|sdram|active_addr\(17),
	datad => \inst|sdram|active_addr\(18),
	combout => \inst|sdram|pending~6_combout\);

-- Location: LCCOMB_X26_Y15_N2
\inst|cmd_xbar_mux_001|src_data[57]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cmd_xbar_mux_001|src_data\(57) = (\inst|nios2|ic_fill_tag\(9) & ((\inst|cmd_xbar_mux_001|saved_grant\(0)) # ((\inst|cmd_xbar_mux_001|saved_grant\(1) & \inst|nios2|d_address_tag_field\(10))))) # (!\inst|nios2|ic_fill_tag\(9) & 
-- (\inst|cmd_xbar_mux_001|saved_grant\(1) & ((\inst|nios2|d_address_tag_field\(10)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|ic_fill_tag\(9),
	datab => \inst|cmd_xbar_mux_001|saved_grant\(1),
	datac => \inst|cmd_xbar_mux_001|saved_grant\(0),
	datad => \inst|nios2|d_address_tag_field\(10),
	combout => \inst|cmd_xbar_mux_001|src_data\(57));

-- Location: FF_X26_Y15_N3
\inst|width_adapter|address_reg[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|cmd_xbar_mux_001|src_data\(57),
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|width_adapter|data_reg[9]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|width_adapter|address_reg\(21));

-- Location: LCCOMB_X26_Y15_N0
\inst|width_adapter|out_data[39]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|width_adapter|out_data[39]~11_combout\ = (\inst|width_adapter|use_reg~q\ & (\inst|width_adapter|address_reg\(21))) # (!\inst|width_adapter|use_reg~q\ & ((\inst|cmd_xbar_mux_001|src_data\(57))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|width_adapter|use_reg~q\,
	datac => \inst|width_adapter|address_reg\(21),
	datad => \inst|cmd_xbar_mux_001|src_data\(57),
	combout => \inst|width_adapter|out_data[39]~11_combout\);

-- Location: FF_X29_Y15_N25
\inst|sdram|the_kernel_sdram_input_efifo_module|entry_0[38]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \inst|width_adapter|out_data[39]~11_combout\,
	sload => VCC,
	ena => \inst|sdram|the_kernel_sdram_input_efifo_module|entry_0[42]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sdram|the_kernel_sdram_input_efifo_module|entry_0\(38));

-- Location: FF_X26_Y15_N1
\inst|sdram|the_kernel_sdram_input_efifo_module|entry_1[38]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|width_adapter|out_data[39]~11_combout\,
	ena => \inst|sdram|the_kernel_sdram_input_efifo_module|entry_1[42]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sdram|the_kernel_sdram_input_efifo_module|entry_1\(38));

-- Location: LCCOMB_X32_Y15_N2
\inst|sdram|the_kernel_sdram_input_efifo_module|rd_data[38]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sdram|the_kernel_sdram_input_efifo_module|rd_data[38]~12_combout\ = (\inst|sdram|the_kernel_sdram_input_efifo_module|rd_address~q\ & ((\inst|sdram|the_kernel_sdram_input_efifo_module|entry_1\(38)))) # 
-- (!\inst|sdram|the_kernel_sdram_input_efifo_module|rd_address~q\ & (\inst|sdram|the_kernel_sdram_input_efifo_module|entry_0\(38)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|sdram|the_kernel_sdram_input_efifo_module|rd_address~q\,
	datab => \inst|sdram|the_kernel_sdram_input_efifo_module|entry_0\(38),
	datac => \inst|sdram|the_kernel_sdram_input_efifo_module|entry_1\(38),
	combout => \inst|sdram|the_kernel_sdram_input_efifo_module|rd_data[38]~12_combout\);

-- Location: FF_X32_Y15_N3
\inst|sdram|active_addr[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|sdram|the_kernel_sdram_input_efifo_module|rd_data[38]~12_combout\,
	ena => \inst|sdram|active_rnw~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sdram|active_addr\(20));

-- Location: LCCOMB_X26_Y15_N20
\inst|cmd_xbar_mux_001|src_data[56]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cmd_xbar_mux_001|src_data\(56) = (\inst|nios2|ic_fill_tag\(8) & ((\inst|cmd_xbar_mux_001|saved_grant\(0)) # ((\inst|cmd_xbar_mux_001|saved_grant\(1) & \inst|nios2|d_address_tag_field\(9))))) # (!\inst|nios2|ic_fill_tag\(8) & 
-- (\inst|cmd_xbar_mux_001|saved_grant\(1) & ((\inst|nios2|d_address_tag_field\(9)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|ic_fill_tag\(8),
	datab => \inst|cmd_xbar_mux_001|saved_grant\(1),
	datac => \inst|cmd_xbar_mux_001|saved_grant\(0),
	datad => \inst|nios2|d_address_tag_field\(9),
	combout => \inst|cmd_xbar_mux_001|src_data\(56));

-- Location: FF_X26_Y15_N21
\inst|width_adapter|address_reg[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|cmd_xbar_mux_001|src_data\(56),
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|width_adapter|data_reg[9]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|width_adapter|address_reg\(20));

-- Location: LCCOMB_X26_Y15_N26
\inst|width_adapter|out_data[38]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|width_adapter|out_data[38]~12_combout\ = (\inst|width_adapter|use_reg~q\ & (\inst|width_adapter|address_reg\(20))) # (!\inst|width_adapter|use_reg~q\ & ((\inst|cmd_xbar_mux_001|src_data\(56))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|width_adapter|use_reg~q\,
	datac => \inst|width_adapter|address_reg\(20),
	datad => \inst|cmd_xbar_mux_001|src_data\(56),
	combout => \inst|width_adapter|out_data[38]~12_combout\);

-- Location: LCCOMB_X29_Y15_N2
\inst|sdram|the_kernel_sdram_input_efifo_module|entry_0[37]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sdram|the_kernel_sdram_input_efifo_module|entry_0[37]~feeder_combout\ = \inst|width_adapter|out_data[38]~12_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|width_adapter|out_data[38]~12_combout\,
	combout => \inst|sdram|the_kernel_sdram_input_efifo_module|entry_0[37]~feeder_combout\);

-- Location: FF_X29_Y15_N3
\inst|sdram|the_kernel_sdram_input_efifo_module|entry_0[37]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|sdram|the_kernel_sdram_input_efifo_module|entry_0[37]~feeder_combout\,
	ena => \inst|sdram|the_kernel_sdram_input_efifo_module|entry_0[42]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sdram|the_kernel_sdram_input_efifo_module|entry_0\(37));

-- Location: FF_X26_Y15_N27
\inst|sdram|the_kernel_sdram_input_efifo_module|entry_1[37]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|width_adapter|out_data[38]~12_combout\,
	ena => \inst|sdram|the_kernel_sdram_input_efifo_module|entry_1[42]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sdram|the_kernel_sdram_input_efifo_module|entry_1\(37));

-- Location: LCCOMB_X32_Y15_N8
\inst|sdram|the_kernel_sdram_input_efifo_module|rd_data[37]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sdram|the_kernel_sdram_input_efifo_module|rd_data[37]~13_combout\ = (\inst|sdram|the_kernel_sdram_input_efifo_module|rd_address~q\ & ((\inst|sdram|the_kernel_sdram_input_efifo_module|entry_1\(37)))) # 
-- (!\inst|sdram|the_kernel_sdram_input_efifo_module|rd_address~q\ & (\inst|sdram|the_kernel_sdram_input_efifo_module|entry_0\(37)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|sdram|the_kernel_sdram_input_efifo_module|entry_0\(37),
	datac => \inst|sdram|the_kernel_sdram_input_efifo_module|entry_1\(37),
	datad => \inst|sdram|the_kernel_sdram_input_efifo_module|rd_address~q\,
	combout => \inst|sdram|the_kernel_sdram_input_efifo_module|rd_data[37]~13_combout\);

-- Location: FF_X32_Y15_N9
\inst|sdram|active_addr[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|sdram|the_kernel_sdram_input_efifo_module|rd_data[37]~13_combout\,
	ena => \inst|sdram|active_rnw~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sdram|active_addr\(19));

-- Location: LCCOMB_X32_Y15_N12
\inst|sdram|pending~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sdram|pending~7_combout\ = (\inst|sdram|the_kernel_sdram_input_efifo_module|rd_data[37]~13_combout\ & (\inst|sdram|active_addr\(19) & (\inst|sdram|active_addr\(20) $ (!\inst|sdram|the_kernel_sdram_input_efifo_module|rd_data[38]~12_combout\)))) # 
-- (!\inst|sdram|the_kernel_sdram_input_efifo_module|rd_data[37]~13_combout\ & (!\inst|sdram|active_addr\(19) & (\inst|sdram|active_addr\(20) $ (!\inst|sdram|the_kernel_sdram_input_efifo_module|rd_data[38]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010000100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|sdram|the_kernel_sdram_input_efifo_module|rd_data[37]~13_combout\,
	datab => \inst|sdram|active_addr\(20),
	datac => \inst|sdram|active_addr\(19),
	datad => \inst|sdram|the_kernel_sdram_input_efifo_module|rd_data[38]~12_combout\,
	combout => \inst|sdram|pending~7_combout\);

-- Location: LCCOMB_X32_Y15_N20
\inst|sdram|pending~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sdram|pending~9_combout\ = (\inst|sdram|pending~8_combout\ & (\inst|sdram|pending~5_combout\ & (\inst|sdram|pending~6_combout\ & \inst|sdram|pending~7_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|sdram|pending~8_combout\,
	datab => \inst|sdram|pending~5_combout\,
	datac => \inst|sdram|pending~6_combout\,
	datad => \inst|sdram|pending~7_combout\,
	combout => \inst|sdram|pending~9_combout\);

-- Location: LCCOMB_X31_Y12_N20
\inst|sdram|pending\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sdram|pending~combout\ = (((\inst|sdram|active_cs_n~q\) # (!\inst|sdram|pending~9_combout\)) # (!\inst|sdram|the_kernel_sdram_input_efifo_module|Equal1~0_combout\)) # (!\inst|sdram|pending~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|sdram|pending~4_combout\,
	datab => \inst|sdram|the_kernel_sdram_input_efifo_module|Equal1~0_combout\,
	datac => \inst|sdram|pending~9_combout\,
	datad => \inst|sdram|active_cs_n~q\,
	combout => \inst|sdram|pending~combout\);

-- Location: LCCOMB_X31_Y14_N22
\inst|sdram|Selector32~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sdram|Selector32~0_combout\ = (!\inst|sdram|refresh_request~q\ & \inst|sdram|m_state.100000000~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|sdram|refresh_request~q\,
	datac => \inst|sdram|m_state.100000000~q\,
	combout => \inst|sdram|Selector32~0_combout\);

-- Location: LCCOMB_X31_Y14_N8
\inst|sdram|Selector32~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sdram|Selector32~1_combout\ = (\inst|sdram|WideOr9~0_combout\ & (!\inst|sdram|the_kernel_sdram_input_efifo_module|Equal1~0_combout\ & ((\inst|sdram|Selector32~0_combout\)))) # (!\inst|sdram|WideOr9~0_combout\ & (((\inst|sdram|pending~combout\) # 
-- (\inst|sdram|Selector32~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111011101010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|sdram|WideOr9~0_combout\,
	datab => \inst|sdram|the_kernel_sdram_input_efifo_module|Equal1~0_combout\,
	datac => \inst|sdram|pending~combout\,
	datad => \inst|sdram|Selector32~0_combout\,
	combout => \inst|sdram|Selector32~1_combout\);

-- Location: FF_X31_Y14_N9
\inst|sdram|m_state.100000000\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|sdram|Selector32~1_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sdram|m_state.100000000~q\);

-- Location: LCCOMB_X31_Y13_N24
\inst|sdram|Selector26~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sdram|Selector26~0_combout\ = (!\inst|sdram|WideOr9~0_combout\ & (!\inst|sdram|pending~combout\ & ((\inst|sdram|refresh_request~q\) # (\inst|sdram|m_state.000000100~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000100010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|sdram|WideOr9~0_combout\,
	datab => \inst|sdram|pending~combout\,
	datac => \inst|sdram|refresh_request~q\,
	datad => \inst|sdram|m_state.000000100~q\,
	combout => \inst|sdram|Selector26~0_combout\);

-- Location: LCCOMB_X31_Y13_N12
\inst|sdram|Selector26~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sdram|Selector26~2_combout\ = (\inst|sdram|Selector26~1_combout\) # ((\inst|sdram|Selector26~0_combout\) # ((\inst|sdram|LessThan1~0_combout\ & \inst|sdram|m_state.000000100~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|sdram|Selector26~1_combout\,
	datab => \inst|sdram|LessThan1~0_combout\,
	datac => \inst|sdram|m_state.000000100~q\,
	datad => \inst|sdram|Selector26~0_combout\,
	combout => \inst|sdram|Selector26~2_combout\);

-- Location: FF_X31_Y13_N13
\inst|sdram|m_state.000000100\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|sdram|Selector26~2_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sdram|m_state.000000100~q\);

-- Location: LCCOMB_X32_Y13_N8
\inst|sdram|Selector33~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sdram|Selector33~1_combout\ = (\inst|sdram|m_state.001000000~q\) # ((\inst|sdram|m_state.100000000~q\) # ((\inst|sdram|m_state.000100000~q\) # (\inst|sdram|m_state.000000100~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|sdram|m_state.001000000~q\,
	datab => \inst|sdram|m_state.100000000~q\,
	datac => \inst|sdram|m_state.000100000~q\,
	datad => \inst|sdram|m_state.000000100~q\,
	combout => \inst|sdram|Selector33~1_combout\);

-- Location: LCCOMB_X31_Y11_N12
\inst|sdram|Selector33~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sdram|Selector33~2_combout\ = ((\inst|sdram|Selector33~1_combout\) # ((!\inst|sdram|m_state.000000001~q\ & !\inst|sdram|refresh_request~q\))) # (!\inst|sdram|WideOr9~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110111011111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|sdram|WideOr9~0_combout\,
	datab => \inst|sdram|Selector33~1_combout\,
	datac => \inst|sdram|m_state.000000001~q\,
	datad => \inst|sdram|refresh_request~q\,
	combout => \inst|sdram|Selector33~2_combout\);

-- Location: LCCOMB_X31_Y11_N14
\inst|sdram|Selector33~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sdram|Selector33~3_combout\ = (\inst|sdram|m_next.000000001~q\ & (!\inst|sdram|init_done~q\ & (!\inst|sdram|m_state.000000001~q\))) # (!\inst|sdram|m_next.000000001~q\ & ((\inst|sdram|Selector33~2_combout\) # ((!\inst|sdram|init_done~q\ & 
-- !\inst|sdram|m_state.000000001~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101011100000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|sdram|m_next.000000001~q\,
	datab => \inst|sdram|init_done~q\,
	datac => \inst|sdram|m_state.000000001~q\,
	datad => \inst|sdram|Selector33~2_combout\,
	combout => \inst|sdram|Selector33~3_combout\);

-- Location: LCCOMB_X31_Y11_N6
\inst|sdram|Selector33~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sdram|Selector33~4_combout\ = (!\inst|sdram|Selector34~1_combout\ & (!\inst|sdram|Selector33~0_combout\ & (!\inst|sdram|Selector33~3_combout\ & !\inst|sdram|m_state.010000000~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|sdram|Selector34~1_combout\,
	datab => \inst|sdram|Selector33~0_combout\,
	datac => \inst|sdram|Selector33~3_combout\,
	datad => \inst|sdram|m_state.010000000~q\,
	combout => \inst|sdram|Selector33~4_combout\);

-- Location: FF_X31_Y11_N7
\inst|sdram|m_next.000000001\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|sdram|Selector33~4_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sdram|m_next.000000001~q\);

-- Location: LCCOMB_X31_Y11_N22
\inst|sdram|Selector24~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sdram|Selector24~1_combout\ = (\inst|sdram|Selector24~0_combout\ & (\inst|sdram|m_state.000000001~q\ & ((\inst|sdram|m_next.000000001~q\) # (!\inst|sdram|Selector31~0_combout\)))) # (!\inst|sdram|Selector24~0_combout\ & 
-- (((\inst|sdram|m_next.000000001~q\)) # (!\inst|sdram|Selector31~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010100110001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|sdram|Selector24~0_combout\,
	datab => \inst|sdram|Selector31~0_combout\,
	datac => \inst|sdram|m_state.000000001~q\,
	datad => \inst|sdram|m_next.000000001~q\,
	combout => \inst|sdram|Selector24~1_combout\);

-- Location: FF_X31_Y11_N23
\inst|sdram|m_state.000000001\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|sdram|Selector24~1_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sdram|m_state.000000001~q\);

-- Location: LCCOMB_X32_Y12_N30
\inst|sdram|Selector39~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sdram|Selector39~0_combout\ = (!\inst|sdram|WideOr9~0_combout\ & (((!\inst|sdram|pending~10_combout\) # (!\inst|sdram|the_kernel_sdram_input_efifo_module|Equal1~0_combout\)) # (!\inst|sdram|refresh_request~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001001100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|sdram|refresh_request~q\,
	datab => \inst|sdram|WideOr9~0_combout\,
	datac => \inst|sdram|the_kernel_sdram_input_efifo_module|Equal1~0_combout\,
	datad => \inst|sdram|pending~10_combout\,
	combout => \inst|sdram|Selector39~0_combout\);

-- Location: LCCOMB_X32_Y13_N4
\inst|sdram|Selector39~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sdram|Selector39~1_combout\ = (!\inst|sdram|m_state.001000000~q\ & (\inst|sdram|m_state.000000001~q\ & (!\inst|sdram|m_state.100000000~q\ & !\inst|sdram|Selector39~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|sdram|m_state.001000000~q\,
	datab => \inst|sdram|m_state.000000001~q\,
	datac => \inst|sdram|m_state.100000000~q\,
	datad => \inst|sdram|Selector39~0_combout\,
	combout => \inst|sdram|Selector39~1_combout\);

-- Location: LCCOMB_X31_Y12_N22
\inst|sdram|m_next~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sdram|m_next~17_combout\ = (\inst|sdram|refresh_request~q\) # ((!\inst|sdram|pending~10_combout\ & ((\inst|sdram|the_kernel_sdram_input_efifo_module|entries\(1)) # (\inst|sdram|the_kernel_sdram_input_efifo_module|entries\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110111011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|sdram|pending~10_combout\,
	datab => \inst|sdram|refresh_request~q\,
	datac => \inst|sdram|the_kernel_sdram_input_efifo_module|entries\(1),
	datad => \inst|sdram|the_kernel_sdram_input_efifo_module|entries\(0),
	combout => \inst|sdram|m_next~17_combout\);

-- Location: LCCOMB_X32_Y13_N18
\inst|sdram|Selector39~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sdram|Selector39~2_combout\ = (\inst|sdram|m_state.010000000~q\) # ((\inst|sdram|Selector30~2_combout\) # ((\inst|sdram|m_state.100000000~q\ & \inst|sdram|m_next~17_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|sdram|m_state.010000000~q\,
	datab => \inst|sdram|m_state.100000000~q\,
	datac => \inst|sdram|m_next~17_combout\,
	datad => \inst|sdram|Selector30~2_combout\,
	combout => \inst|sdram|Selector39~2_combout\);

-- Location: LCCOMB_X32_Y13_N16
\inst|sdram|Selector39~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sdram|Selector39~4_combout\ = (\inst|sdram|Selector39~3_combout\) # ((\inst|sdram|Selector39~2_combout\) # ((!\inst|sdram|Selector39~1_combout\ & \inst|sdram|m_count\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|sdram|Selector39~3_combout\,
	datab => \inst|sdram|Selector39~1_combout\,
	datac => \inst|sdram|m_count\(0),
	datad => \inst|sdram|Selector39~2_combout\,
	combout => \inst|sdram|Selector39~4_combout\);

-- Location: FF_X32_Y13_N17
\inst|sdram|m_count[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|sdram|Selector39~4_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sdram|m_count\(0));

-- Location: LCCOMB_X32_Y13_N2
\inst|sdram|Selector37~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sdram|Selector37~0_combout\ = (\inst|sdram|m_state.000000100~q\ & ((\inst|sdram|m_count\(0)) # ((\inst|sdram|m_count\(1))))) # (!\inst|sdram|m_state.000000100~q\ & (\inst|sdram|m_state.000100000~q\ & ((\inst|sdram|m_count\(0)) # 
-- (\inst|sdram|m_count\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|sdram|m_state.000000100~q\,
	datab => \inst|sdram|m_count\(0),
	datac => \inst|sdram|m_state.000100000~q\,
	datad => \inst|sdram|m_count\(1),
	combout => \inst|sdram|Selector37~0_combout\);

-- Location: LCCOMB_X31_Y11_N26
\inst|sdram|Selector37~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sdram|Selector37~1_combout\ = (\inst|sdram|Selector37~0_combout\) # ((!\inst|sdram|m_state.000000001~q\ & ((!\inst|sdram|refresh_request~q\) # (!\inst|sdram|init_done~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|sdram|init_done~q\,
	datab => \inst|sdram|refresh_request~q\,
	datac => \inst|sdram|m_state.000000001~q\,
	datad => \inst|sdram|Selector37~0_combout\,
	combout => \inst|sdram|Selector37~1_combout\);

-- Location: LCCOMB_X32_Y13_N14
\inst|sdram|Selector37~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sdram|Selector37~2_combout\ = (\inst|sdram|m_state.010000000~q\) # ((\inst|sdram|m_count\(2) & ((\inst|sdram|Selector37~1_combout\) # (!\inst|sdram|Selector36~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|sdram|Selector36~1_combout\,
	datab => \inst|sdram|m_state.010000000~q\,
	datac => \inst|sdram|m_count\(2),
	datad => \inst|sdram|Selector37~1_combout\,
	combout => \inst|sdram|Selector37~2_combout\);

-- Location: FF_X32_Y13_N15
\inst|sdram|m_count[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|sdram|Selector37~2_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sdram|m_count\(2));

-- Location: LCCOMB_X32_Y13_N24
\inst|sdram|Selector31~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sdram|Selector31~1_combout\ = (\inst|sdram|m_next.010000000~q\ & (!\inst|sdram|m_count\(1) & (!\inst|sdram|m_count\(2) & \inst|sdram|m_state.000000100~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|sdram|m_next.010000000~q\,
	datab => \inst|sdram|m_count\(1),
	datac => \inst|sdram|m_count\(2),
	datad => \inst|sdram|m_state.000000100~q\,
	combout => \inst|sdram|Selector31~1_combout\);

-- Location: FF_X32_Y13_N25
\inst|sdram|m_state.010000000\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|sdram|Selector31~1_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sdram|m_state.010000000~q\);

-- Location: LCCOMB_X31_Y11_N8
\inst|sdram|Selector23~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sdram|Selector23~0_combout\ = (\inst|sdram|m_state.000000001~q\ & ((\inst|sdram|m_state.010000000~q\) # ((\inst|sdram|ack_refresh_request~q\)))) # (!\inst|sdram|m_state.000000001~q\ & (((\inst|sdram|ack_refresh_request~q\ & 
-- !\inst|sdram|init_done~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|sdram|m_state.000000001~q\,
	datab => \inst|sdram|m_state.010000000~q\,
	datac => \inst|sdram|ack_refresh_request~q\,
	datad => \inst|sdram|init_done~q\,
	combout => \inst|sdram|Selector23~0_combout\);

-- Location: FF_X31_Y11_N9
\inst|sdram|ack_refresh_request\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|sdram|Selector23~0_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sdram|ack_refresh_request~q\);

-- Location: LCCOMB_X31_Y11_N18
\inst|sdram|refresh_request~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sdram|refresh_request~0_combout\ = (!\inst|sdram|ack_refresh_request~q\ & (\inst|sdram|init_done~q\ & ((\inst|sdram|Equal0~4_combout\) # (\inst|sdram|refresh_request~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|sdram|Equal0~4_combout\,
	datab => \inst|sdram|ack_refresh_request~q\,
	datac => \inst|sdram|refresh_request~q\,
	datad => \inst|sdram|init_done~q\,
	combout => \inst|sdram|refresh_request~0_combout\);

-- Location: FF_X31_Y11_N19
\inst|sdram|refresh_request\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|sdram|refresh_request~0_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sdram|refresh_request~q\);

-- Location: LCCOMB_X31_Y12_N2
\inst|sdram|Selector41~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sdram|Selector41~5_combout\ = (!\inst|sdram|refresh_request~q\ & ((\inst|sdram|the_kernel_sdram_input_efifo_module|entries\(1)) # (\inst|sdram|the_kernel_sdram_input_efifo_module|entries\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|sdram|the_kernel_sdram_input_efifo_module|entries\(1),
	datac => \inst|sdram|refresh_request~q\,
	datad => \inst|sdram|the_kernel_sdram_input_efifo_module|entries\(0),
	combout => \inst|sdram|Selector41~5_combout\);

-- Location: LCCOMB_X31_Y12_N28
\inst|sdram|Selector41~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sdram|Selector41~8_combout\ = (\inst|sdram|Selector41~5_combout\ & (!\inst|sdram|m_state.000000001~q\ & \inst|sdram|init_done~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|sdram|Selector41~5_combout\,
	datac => \inst|sdram|m_state.000000001~q\,
	datad => \inst|sdram|init_done~q\,
	combout => \inst|sdram|Selector41~8_combout\);

-- Location: LCCOMB_X31_Y12_N26
\inst|sdram|Selector41~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sdram|Selector41~6_combout\ = (\inst|sdram|m_state.100000000~q\ & (!\inst|sdram|refresh_request~q\ & ((\inst|sdram|the_kernel_sdram_input_efifo_module|entries\(1)) # (\inst|sdram|the_kernel_sdram_input_efifo_module|entries\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|sdram|the_kernel_sdram_input_efifo_module|entries\(1),
	datab => \inst|sdram|m_state.100000000~q\,
	datac => \inst|sdram|refresh_request~q\,
	datad => \inst|sdram|the_kernel_sdram_input_efifo_module|entries\(0),
	combout => \inst|sdram|Selector41~6_combout\);

-- Location: LCCOMB_X31_Y12_N18
\inst|sdram|Selector41~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sdram|Selector41~7_combout\ = (\inst|sdram|Selector41~8_combout\) # (((\inst|sdram|pending~10_combout\ & \inst|sdram|Selector41~6_combout\)) # (!\inst|sdram|active_rnw~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|sdram|pending~10_combout\,
	datab => \inst|sdram|Selector41~8_combout\,
	datac => \inst|sdram|Selector41~6_combout\,
	datad => \inst|sdram|active_rnw~2_combout\,
	combout => \inst|sdram|Selector41~7_combout\);

-- Location: FF_X31_Y12_N19
\inst|sdram|f_pop\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|sdram|Selector41~7_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sdram|f_pop~q\);

-- Location: LCCOMB_X31_Y14_N4
\inst|sdram|f_select\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sdram|f_select~combout\ = (\inst|sdram|f_pop~q\ & !\inst|sdram|pending~combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|sdram|f_pop~q\,
	datac => \inst|sdram|pending~combout\,
	combout => \inst|sdram|f_select~combout\);

-- Location: LCCOMB_X31_Y14_N16
\inst|sdram|the_kernel_sdram_input_efifo_module|entries[1]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sdram|the_kernel_sdram_input_efifo_module|entries[1]~2_combout\ = \inst|sdram|the_kernel_sdram_input_efifo_module|entries\(1) $ (((\inst|sdram|the_kernel_sdram_input_efifo_module|always2~2_combout\ & (!\inst|sdram|f_select~combout\ & 
-- \inst|sdram|the_kernel_sdram_input_efifo_module|entries\(0))) # (!\inst|sdram|the_kernel_sdram_input_efifo_module|always2~2_combout\ & (\inst|sdram|f_select~combout\ & !\inst|sdram|the_kernel_sdram_input_efifo_module|entries\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101001010110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|sdram|the_kernel_sdram_input_efifo_module|always2~2_combout\,
	datab => \inst|sdram|f_select~combout\,
	datac => \inst|sdram|the_kernel_sdram_input_efifo_module|entries\(1),
	datad => \inst|sdram|the_kernel_sdram_input_efifo_module|entries\(0),
	combout => \inst|sdram|the_kernel_sdram_input_efifo_module|entries[1]~2_combout\);

-- Location: FF_X31_Y14_N17
\inst|sdram|the_kernel_sdram_input_efifo_module|entries[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|sdram|the_kernel_sdram_input_efifo_module|entries[1]~2_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sdram|the_kernel_sdram_input_efifo_module|entries\(1));

-- Location: LCCOMB_X31_Y14_N28
\inst|sdram|the_kernel_sdram_input_efifo_module|Equal1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sdram|the_kernel_sdram_input_efifo_module|Equal1~0_combout\ = (\inst|sdram|the_kernel_sdram_input_efifo_module|entries\(1)) # (\inst|sdram|the_kernel_sdram_input_efifo_module|entries\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|sdram|the_kernel_sdram_input_efifo_module|entries\(1),
	datad => \inst|sdram|the_kernel_sdram_input_efifo_module|entries\(0),
	combout => \inst|sdram|the_kernel_sdram_input_efifo_module|Equal1~0_combout\);

-- Location: LCCOMB_X32_Y12_N16
\inst|sdram|Selector33~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sdram|Selector33~0_combout\ = (\inst|sdram|m_state.100000000~q\ & ((\inst|sdram|refresh_request~q\) # ((\inst|sdram|the_kernel_sdram_input_efifo_module|Equal1~0_combout\ & !\inst|sdram|pending~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|sdram|refresh_request~q\,
	datab => \inst|sdram|the_kernel_sdram_input_efifo_module|Equal1~0_combout\,
	datac => \inst|sdram|m_state.100000000~q\,
	datad => \inst|sdram|pending~10_combout\,
	combout => \inst|sdram|Selector33~0_combout\);

-- Location: LCCOMB_X32_Y13_N12
\inst|sdram|Selector38~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sdram|Selector38~2_combout\ = (!\inst|sdram|m_state.000100000~q\ & !\inst|sdram|m_state.000000100~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst|sdram|m_state.000100000~q\,
	datad => \inst|sdram|m_state.000000100~q\,
	combout => \inst|sdram|Selector38~2_combout\);

-- Location: LCCOMB_X32_Y13_N30
\inst|sdram|Selector38~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sdram|Selector38~3_combout\ = (!\inst|sdram|Selector30~2_combout\ & (\inst|sdram|m_count\(1) & ((\inst|sdram|m_count\(0)) # (\inst|sdram|Selector38~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|sdram|Selector30~2_combout\,
	datab => \inst|sdram|m_count\(1),
	datac => \inst|sdram|m_count\(0),
	datad => \inst|sdram|Selector38~2_combout\,
	combout => \inst|sdram|Selector38~3_combout\);

-- Location: LCCOMB_X32_Y13_N0
\inst|sdram|Selector38~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sdram|Selector38~4_combout\ = (\inst|sdram|Selector38~5_combout\ & ((\inst|sdram|Selector39~1_combout\) # ((!\inst|sdram|Selector33~0_combout\ & \inst|sdram|Selector38~3_combout\)))) # (!\inst|sdram|Selector38~5_combout\ & 
-- (!\inst|sdram|Selector33~0_combout\ & ((\inst|sdram|Selector38~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|sdram|Selector38~5_combout\,
	datab => \inst|sdram|Selector33~0_combout\,
	datac => \inst|sdram|Selector39~1_combout\,
	datad => \inst|sdram|Selector38~3_combout\,
	combout => \inst|sdram|Selector38~4_combout\);

-- Location: FF_X32_Y13_N1
\inst|sdram|m_count[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|sdram|Selector38~4_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sdram|m_count\(1));

-- Location: LCCOMB_X32_Y13_N26
\inst|sdram|Selector31~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sdram|Selector31~0_combout\ = (\inst|sdram|m_state.000000100~q\ & (!\inst|sdram|m_count\(1) & !\inst|sdram|m_count\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|sdram|m_state.000000100~q\,
	datab => \inst|sdram|m_count\(1),
	datac => \inst|sdram|m_count\(2),
	combout => \inst|sdram|Selector31~0_combout\);

-- Location: LCCOMB_X32_Y12_N24
\inst|sdram|Selector27~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sdram|Selector27~0_combout\ = (\inst|sdram|Selector31~0_combout\ & (((!\inst|sdram|refresh_request~q\ & !\inst|sdram|the_kernel_sdram_input_efifo_module|Equal1~0_combout\)) # (!\inst|sdram|m_state.100000000~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110001001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|sdram|refresh_request~q\,
	datab => \inst|sdram|Selector31~0_combout\,
	datac => \inst|sdram|m_state.100000000~q\,
	datad => \inst|sdram|the_kernel_sdram_input_efifo_module|Equal1~0_combout\,
	combout => \inst|sdram|Selector27~0_combout\);

-- Location: LCCOMB_X32_Y12_N26
\inst|sdram|Selector35~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sdram|Selector35~0_combout\ = (!\inst|sdram|active_rnw~q\ & (!\inst|sdram|Selector33~0_combout\ & (!\inst|sdram|m_state.010000000~q\ & \inst|sdram|m_state.000000010~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|sdram|active_rnw~q\,
	datab => \inst|sdram|Selector33~0_combout\,
	datac => \inst|sdram|m_state.010000000~q\,
	datad => \inst|sdram|m_state.000000010~q\,
	combout => \inst|sdram|Selector35~0_combout\);

-- Location: FF_X32_Y12_N27
\inst|sdram|m_next.000010000\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|sdram|Selector35~0_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|sdram|Selector34~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sdram|m_next.000010000~q\);

-- Location: LCCOMB_X32_Y12_N18
\inst|sdram|Selector28~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sdram|Selector28~0_combout\ = (\inst|sdram|the_kernel_sdram_input_efifo_module|rd_data[42]~1_combout\ & (\inst|sdram|Selector27~0_combout\ & (\inst|sdram|m_next.000010000~q\))) # 
-- (!\inst|sdram|the_kernel_sdram_input_efifo_module|rd_data[42]~1_combout\ & ((\inst|sdram|Selector27~1_combout\) # ((\inst|sdram|Selector27~0_combout\ & \inst|sdram|m_next.000010000~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|sdram|the_kernel_sdram_input_efifo_module|rd_data[42]~1_combout\,
	datab => \inst|sdram|Selector27~0_combout\,
	datac => \inst|sdram|m_next.000010000~q\,
	datad => \inst|sdram|Selector27~1_combout\,
	combout => \inst|sdram|Selector28~0_combout\);

-- Location: FF_X32_Y12_N19
\inst|sdram|m_state.000010000\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|sdram|Selector28~0_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|sdram|Selector27~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sdram|m_state.000010000~q\);

-- Location: LCCOMB_X25_Y8_N8
\inst|cmd_xbar_mux_001|src_payload~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cmd_xbar_mux_001|src_payload~0_combout\ = (\inst|cmd_xbar_mux_001|saved_grant\(1) & \inst|nios2|d_writedata\(31))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cmd_xbar_mux_001|saved_grant\(1),
	datad => \inst|nios2|d_writedata\(31),
	combout => \inst|cmd_xbar_mux_001|src_payload~0_combout\);

-- Location: FF_X25_Y8_N9
\inst|width_adapter|data_reg[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|cmd_xbar_mux_001|src_payload~0_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sclr => \inst|width_adapter|use_reg~q\,
	ena => \inst|width_adapter|data_reg[9]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|width_adapter|data_reg\(15));

-- Location: LCCOMB_X25_Y8_N16
\inst|width_adapter|out_data[15]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|width_adapter|out_data[15]~24_combout\ = (\inst|width_adapter|use_reg~q\ & (((\inst|width_adapter|data_reg\(15))))) # (!\inst|width_adapter|use_reg~q\ & (\inst|cmd_xbar_mux_001|saved_grant\(1) & ((\inst|nios2|d_writedata\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cmd_xbar_mux_001|saved_grant\(1),
	datab => \inst|width_adapter|data_reg\(15),
	datac => \inst|width_adapter|use_reg~q\,
	datad => \inst|nios2|d_writedata\(15),
	combout => \inst|width_adapter|out_data[15]~24_combout\);

-- Location: LCCOMB_X28_Y8_N24
\inst|sdram|the_kernel_sdram_input_efifo_module|entry_1[15]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sdram|the_kernel_sdram_input_efifo_module|entry_1[15]~feeder_combout\ = \inst|width_adapter|out_data[15]~24_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|width_adapter|out_data[15]~24_combout\,
	combout => \inst|sdram|the_kernel_sdram_input_efifo_module|entry_1[15]~feeder_combout\);

-- Location: FF_X28_Y8_N25
\inst|sdram|the_kernel_sdram_input_efifo_module|entry_1[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|sdram|the_kernel_sdram_input_efifo_module|entry_1[15]~feeder_combout\,
	ena => \inst|sdram|the_kernel_sdram_input_efifo_module|entry_1[42]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sdram|the_kernel_sdram_input_efifo_module|entry_1\(15));

-- Location: LCCOMB_X30_Y8_N18
\inst|sdram|the_kernel_sdram_input_efifo_module|rd_data[15]~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sdram|the_kernel_sdram_input_efifo_module|rd_data[15]~27_combout\ = (\inst|sdram|the_kernel_sdram_input_efifo_module|rd_address~q\ & ((\inst|sdram|the_kernel_sdram_input_efifo_module|entry_1\(15)))) # 
-- (!\inst|sdram|the_kernel_sdram_input_efifo_module|rd_address~q\ & (\inst|sdram|the_kernel_sdram_input_efifo_module|entry_0\(15)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|sdram|the_kernel_sdram_input_efifo_module|entry_0\(15),
	datab => \inst|sdram|the_kernel_sdram_input_efifo_module|rd_address~q\,
	datac => \inst|sdram|the_kernel_sdram_input_efifo_module|entry_1\(15),
	combout => \inst|sdram|the_kernel_sdram_input_efifo_module|rd_data[15]~27_combout\);

-- Location: FF_X30_Y8_N19
\inst|sdram|active_data[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|sdram|the_kernel_sdram_input_efifo_module|rd_data[15]~27_combout\,
	ena => \inst|sdram|active_rnw~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sdram|active_data\(15));

-- Location: LCCOMB_X30_Y8_N4
\inst|sdram|Selector100~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sdram|Selector100~0_combout\ = (\inst|sdram|m_state.000000010~q\ & (((\inst|sdram|active_data\(15))))) # (!\inst|sdram|m_state.000000010~q\ & ((\inst|sdram|m_state.000010000~q\ & ((\inst|sdram|active_data\(15)))) # (!\inst|sdram|m_state.000010000~q\ 
-- & (\inst|sdram|m_data[15]~_Duplicate_1_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|sdram|m_state.000000010~q\,
	datab => \inst|sdram|m_data[15]~_Duplicate_1_q\,
	datac => \inst|sdram|m_state.000010000~q\,
	datad => \inst|sdram|active_data\(15),
	combout => \inst|sdram|Selector100~0_combout\);

-- Location: LCCOMB_X30_Y8_N8
\inst|sdram|Selector100~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sdram|Selector100~1_combout\ = (\inst|sdram|m_data[15]~0_combout\ & ((\inst|sdram|the_kernel_sdram_input_efifo_module|rd_data[15]~27_combout\))) # (!\inst|sdram|m_data[15]~0_combout\ & (\inst|sdram|Selector100~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|sdram|m_data[15]~0_combout\,
	datac => \inst|sdram|Selector100~0_combout\,
	datad => \inst|sdram|the_kernel_sdram_input_efifo_module|rd_data[15]~27_combout\,
	combout => \inst|sdram|Selector100~1_combout\);

-- Location: DDIOOUTCELL_X34_Y8_N11
\inst|sdram|m_data[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|sdram|Selector100~1_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sdram|m_data\(15));

-- Location: DDIOOECELL_X34_Y8_N12
\inst|sdram|oe\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "high")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|sdram|ALT_INV_always5~0_combout\,
	asdata => VCC,
	aload => \inst|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst|sdram|ALT_INV_m_state.000010000~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sdram|oe~q\);

-- Location: LCCOMB_X22_Y8_N8
\inst|cmd_xbar_mux_001|src_payload~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cmd_xbar_mux_001|src_payload~1_combout\ = (\inst|nios2|d_writedata\(30) & \inst|cmd_xbar_mux_001|saved_grant\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst|nios2|d_writedata\(30),
	datad => \inst|cmd_xbar_mux_001|saved_grant\(1),
	combout => \inst|cmd_xbar_mux_001|src_payload~1_combout\);

-- Location: FF_X22_Y8_N9
\inst|width_adapter|data_reg[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|cmd_xbar_mux_001|src_payload~1_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sclr => \inst|width_adapter|use_reg~q\,
	ena => \inst|width_adapter|data_reg[9]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|width_adapter|data_reg\(14));

-- Location: LCCOMB_X22_Y8_N16
\inst|width_adapter|out_data[14]~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|width_adapter|out_data[14]~25_combout\ = (\inst|width_adapter|use_reg~q\ & (((\inst|width_adapter|data_reg\(14))))) # (!\inst|width_adapter|use_reg~q\ & (\inst|cmd_xbar_mux_001|saved_grant\(1) & ((\inst|nios2|d_writedata\(14)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cmd_xbar_mux_001|saved_grant\(1),
	datab => \inst|width_adapter|use_reg~q\,
	datac => \inst|width_adapter|data_reg\(14),
	datad => \inst|nios2|d_writedata\(14),
	combout => \inst|width_adapter|out_data[14]~25_combout\);

-- Location: LCCOMB_X29_Y8_N22
\inst|sdram|the_kernel_sdram_input_efifo_module|entry_1[14]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sdram|the_kernel_sdram_input_efifo_module|entry_1[14]~feeder_combout\ = \inst|width_adapter|out_data[14]~25_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|width_adapter|out_data[14]~25_combout\,
	combout => \inst|sdram|the_kernel_sdram_input_efifo_module|entry_1[14]~feeder_combout\);

-- Location: FF_X29_Y8_N23
\inst|sdram|the_kernel_sdram_input_efifo_module|entry_1[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|sdram|the_kernel_sdram_input_efifo_module|entry_1[14]~feeder_combout\,
	ena => \inst|sdram|the_kernel_sdram_input_efifo_module|entry_1[42]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sdram|the_kernel_sdram_input_efifo_module|entry_1\(14));

-- Location: LCCOMB_X30_Y8_N14
\inst|sdram|the_kernel_sdram_input_efifo_module|rd_data[14]~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sdram|the_kernel_sdram_input_efifo_module|rd_data[14]~28_combout\ = (\inst|sdram|the_kernel_sdram_input_efifo_module|rd_address~q\ & ((\inst|sdram|the_kernel_sdram_input_efifo_module|entry_1\(14)))) # 
-- (!\inst|sdram|the_kernel_sdram_input_efifo_module|rd_address~q\ & (\inst|sdram|the_kernel_sdram_input_efifo_module|entry_0\(14)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|sdram|the_kernel_sdram_input_efifo_module|entry_0\(14),
	datab => \inst|sdram|the_kernel_sdram_input_efifo_module|rd_address~q\,
	datad => \inst|sdram|the_kernel_sdram_input_efifo_module|entry_1\(14),
	combout => \inst|sdram|the_kernel_sdram_input_efifo_module|rd_data[14]~28_combout\);

-- Location: FF_X30_Y8_N15
\inst|sdram|active_data[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|sdram|the_kernel_sdram_input_efifo_module|rd_data[14]~28_combout\,
	ena => \inst|sdram|active_rnw~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sdram|active_data\(14));

-- Location: FF_X30_Y8_N27
\inst|sdram|m_data[14]~_Duplicate_1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|sdram|Selector101~1_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sdram|m_data[14]~_Duplicate_1_q\);

-- Location: LCCOMB_X30_Y8_N0
\inst|sdram|Selector101~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sdram|Selector101~0_combout\ = (\inst|sdram|m_state.000000010~q\ & (\inst|sdram|active_data\(14))) # (!\inst|sdram|m_state.000000010~q\ & ((\inst|sdram|m_state.000010000~q\ & (\inst|sdram|active_data\(14))) # (!\inst|sdram|m_state.000010000~q\ & 
-- ((\inst|sdram|m_data[14]~_Duplicate_1_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|sdram|m_state.000000010~q\,
	datab => \inst|sdram|active_data\(14),
	datac => \inst|sdram|m_state.000010000~q\,
	datad => \inst|sdram|m_data[14]~_Duplicate_1_q\,
	combout => \inst|sdram|Selector101~0_combout\);

-- Location: LCCOMB_X30_Y8_N26
\inst|sdram|Selector101~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sdram|Selector101~1_combout\ = (\inst|sdram|m_data[15]~0_combout\ & ((\inst|sdram|the_kernel_sdram_input_efifo_module|rd_data[14]~28_combout\))) # (!\inst|sdram|m_data[15]~0_combout\ & (\inst|sdram|Selector101~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|sdram|m_data[15]~0_combout\,
	datab => \inst|sdram|Selector101~0_combout\,
	datad => \inst|sdram|the_kernel_sdram_input_efifo_module|rd_data[14]~28_combout\,
	combout => \inst|sdram|Selector101~1_combout\);

-- Location: DDIOOUTCELL_X34_Y8_N18
\inst|sdram|m_data[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|sdram|Selector101~1_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sdram|m_data\(14));

-- Location: DDIOOECELL_X34_Y8_N19
\inst|sdram|oe~_Duplicate_1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "high")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|sdram|ALT_INV_always5~0_combout\,
	asdata => VCC,
	aload => \inst|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst|sdram|ALT_INV_m_state.000010000~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sdram|oe~_Duplicate_1_q\);

-- Location: FF_X30_Y8_N29
\inst|sdram|m_data[13]~_Duplicate_1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|sdram|Selector102~1_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sdram|m_data[13]~_Duplicate_1_q\);

-- Location: LCCOMB_X22_Y8_N2
\inst|cmd_xbar_mux_001|src_payload~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cmd_xbar_mux_001|src_payload~2_combout\ = (\inst|cmd_xbar_mux_001|saved_grant\(1) & \inst|nios2|d_writedata\(29))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cmd_xbar_mux_001|saved_grant\(1),
	datad => \inst|nios2|d_writedata\(29),
	combout => \inst|cmd_xbar_mux_001|src_payload~2_combout\);

-- Location: FF_X22_Y8_N3
\inst|width_adapter|data_reg[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|cmd_xbar_mux_001|src_payload~2_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sclr => \inst|width_adapter|use_reg~q\,
	ena => \inst|width_adapter|data_reg[9]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|width_adapter|data_reg\(13));

-- Location: LCCOMB_X22_Y8_N18
\inst|width_adapter|out_data[13]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|width_adapter|out_data[13]~26_combout\ = (\inst|width_adapter|use_reg~q\ & (((\inst|width_adapter|data_reg\(13))))) # (!\inst|width_adapter|use_reg~q\ & (\inst|cmd_xbar_mux_001|saved_grant\(1) & (\inst|nios2|d_writedata\(13))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cmd_xbar_mux_001|saved_grant\(1),
	datab => \inst|width_adapter|use_reg~q\,
	datac => \inst|nios2|d_writedata\(13),
	datad => \inst|width_adapter|data_reg\(13),
	combout => \inst|width_adapter|out_data[13]~26_combout\);

-- Location: LCCOMB_X29_Y8_N24
\inst|sdram|the_kernel_sdram_input_efifo_module|entry_1[13]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sdram|the_kernel_sdram_input_efifo_module|entry_1[13]~feeder_combout\ = \inst|width_adapter|out_data[13]~26_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|width_adapter|out_data[13]~26_combout\,
	combout => \inst|sdram|the_kernel_sdram_input_efifo_module|entry_1[13]~feeder_combout\);

-- Location: FF_X29_Y8_N25
\inst|sdram|the_kernel_sdram_input_efifo_module|entry_1[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|sdram|the_kernel_sdram_input_efifo_module|entry_1[13]~feeder_combout\,
	ena => \inst|sdram|the_kernel_sdram_input_efifo_module|entry_1[42]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sdram|the_kernel_sdram_input_efifo_module|entry_1\(13));

-- Location: LCCOMB_X30_Y8_N10
\inst|sdram|the_kernel_sdram_input_efifo_module|rd_data[13]~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sdram|the_kernel_sdram_input_efifo_module|rd_data[13]~29_combout\ = (\inst|sdram|the_kernel_sdram_input_efifo_module|rd_address~q\ & ((\inst|sdram|the_kernel_sdram_input_efifo_module|entry_1\(13)))) # 
-- (!\inst|sdram|the_kernel_sdram_input_efifo_module|rd_address~q\ & (\inst|sdram|the_kernel_sdram_input_efifo_module|entry_0\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|sdram|the_kernel_sdram_input_efifo_module|entry_0\(13),
	datab => \inst|sdram|the_kernel_sdram_input_efifo_module|rd_address~q\,
	datad => \inst|sdram|the_kernel_sdram_input_efifo_module|entry_1\(13),
	combout => \inst|sdram|the_kernel_sdram_input_efifo_module|rd_data[13]~29_combout\);

-- Location: FF_X30_Y8_N11
\inst|sdram|active_data[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|sdram|the_kernel_sdram_input_efifo_module|rd_data[13]~29_combout\,
	ena => \inst|sdram|active_rnw~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sdram|active_data\(13));

-- Location: LCCOMB_X30_Y8_N20
\inst|sdram|Selector102~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sdram|Selector102~0_combout\ = (\inst|sdram|m_state.000000010~q\ & (((\inst|sdram|active_data\(13))))) # (!\inst|sdram|m_state.000000010~q\ & ((\inst|sdram|m_state.000010000~q\ & ((\inst|sdram|active_data\(13)))) # (!\inst|sdram|m_state.000010000~q\ 
-- & (\inst|sdram|m_data[13]~_Duplicate_1_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|sdram|m_state.000000010~q\,
	datab => \inst|sdram|m_data[13]~_Duplicate_1_q\,
	datac => \inst|sdram|m_state.000010000~q\,
	datad => \inst|sdram|active_data\(13),
	combout => \inst|sdram|Selector102~0_combout\);

-- Location: LCCOMB_X30_Y8_N28
\inst|sdram|Selector102~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sdram|Selector102~1_combout\ = (\inst|sdram|m_data[15]~0_combout\ & ((\inst|sdram|the_kernel_sdram_input_efifo_module|rd_data[13]~29_combout\))) # (!\inst|sdram|m_data[15]~0_combout\ & (\inst|sdram|Selector102~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|sdram|m_data[15]~0_combout\,
	datab => \inst|sdram|Selector102~0_combout\,
	datac => \inst|sdram|the_kernel_sdram_input_efifo_module|rd_data[13]~29_combout\,
	combout => \inst|sdram|Selector102~1_combout\);

-- Location: DDIOOUTCELL_X34_Y9_N11
\inst|sdram|m_data[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|sdram|Selector102~1_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sdram|m_data\(13));

-- Location: DDIOOECELL_X34_Y9_N12
\inst|sdram|oe~_Duplicate_2\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "high")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|sdram|ALT_INV_always5~0_combout\,
	asdata => VCC,
	aload => \inst|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst|sdram|ALT_INV_m_state.000010000~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sdram|oe~_Duplicate_2_q\);

-- Location: LCCOMB_X32_Y8_N2
\inst|sdram|m_data[15]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sdram|m_data[15]~0_combout\ = (!\inst|sdram|pending~combout\ & (\inst|sdram|m_state.000010000~q\ & \inst|sdram|f_pop~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|sdram|pending~combout\,
	datac => \inst|sdram|m_state.000010000~q\,
	datad => \inst|sdram|f_pop~q\,
	combout => \inst|sdram|m_data[15]~0_combout\);

-- Location: FF_X30_Y8_N7
\inst|sdram|m_data[12]~_Duplicate_1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|sdram|Selector103~1_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sdram|m_data[12]~_Duplicate_1_q\);

-- Location: LCCOMB_X26_Y8_N16
\inst|cmd_xbar_mux_001|src_payload~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cmd_xbar_mux_001|src_payload~3_combout\ = (\inst|cmd_xbar_mux_001|saved_grant\(1) & \inst|nios2|d_writedata\(28))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|cmd_xbar_mux_001|saved_grant\(1),
	datac => \inst|nios2|d_writedata\(28),
	combout => \inst|cmd_xbar_mux_001|src_payload~3_combout\);

-- Location: FF_X26_Y8_N17
\inst|width_adapter|data_reg[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|cmd_xbar_mux_001|src_payload~3_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sclr => \inst|width_adapter|use_reg~q\,
	ena => \inst|width_adapter|data_reg[9]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|width_adapter|data_reg\(12));

-- Location: LCCOMB_X26_Y8_N18
\inst|width_adapter|out_data[12]~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|width_adapter|out_data[12]~27_combout\ = (\inst|width_adapter|use_reg~q\ & (((\inst|width_adapter|data_reg\(12))))) # (!\inst|width_adapter|use_reg~q\ & (\inst|nios2|d_writedata\(12) & (\inst|cmd_xbar_mux_001|saved_grant\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|d_writedata\(12),
	datab => \inst|cmd_xbar_mux_001|saved_grant\(1),
	datac => \inst|width_adapter|use_reg~q\,
	datad => \inst|width_adapter|data_reg\(12),
	combout => \inst|width_adapter|out_data[12]~27_combout\);

-- Location: FF_X26_Y8_N19
\inst|sdram|the_kernel_sdram_input_efifo_module|entry_0[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|width_adapter|out_data[12]~27_combout\,
	ena => \inst|sdram|the_kernel_sdram_input_efifo_module|entry_0[42]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sdram|the_kernel_sdram_input_efifo_module|entry_0\(12));

-- Location: LCCOMB_X30_Y8_N30
\inst|sdram|the_kernel_sdram_input_efifo_module|rd_data[12]~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sdram|the_kernel_sdram_input_efifo_module|rd_data[12]~30_combout\ = (\inst|sdram|the_kernel_sdram_input_efifo_module|rd_address~q\ & (\inst|sdram|the_kernel_sdram_input_efifo_module|entry_1\(12))) # 
-- (!\inst|sdram|the_kernel_sdram_input_efifo_module|rd_address~q\ & ((\inst|sdram|the_kernel_sdram_input_efifo_module|entry_0\(12))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|sdram|the_kernel_sdram_input_efifo_module|entry_1\(12),
	datab => \inst|sdram|the_kernel_sdram_input_efifo_module|rd_address~q\,
	datac => \inst|sdram|the_kernel_sdram_input_efifo_module|entry_0\(12),
	combout => \inst|sdram|the_kernel_sdram_input_efifo_module|rd_data[12]~30_combout\);

-- Location: FF_X30_Y8_N31
\inst|sdram|active_data[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|sdram|the_kernel_sdram_input_efifo_module|rd_data[12]~30_combout\,
	ena => \inst|sdram|active_rnw~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sdram|active_data\(12));

-- Location: LCCOMB_X30_Y8_N16
\inst|sdram|Selector103~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sdram|Selector103~0_combout\ = (\inst|sdram|m_state.000000010~q\ & (((\inst|sdram|active_data\(12))))) # (!\inst|sdram|m_state.000000010~q\ & ((\inst|sdram|m_state.000010000~q\ & ((\inst|sdram|active_data\(12)))) # (!\inst|sdram|m_state.000010000~q\ 
-- & (\inst|sdram|m_data[12]~_Duplicate_1_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|sdram|m_state.000000010~q\,
	datab => \inst|sdram|m_data[12]~_Duplicate_1_q\,
	datac => \inst|sdram|m_state.000010000~q\,
	datad => \inst|sdram|active_data\(12),
	combout => \inst|sdram|Selector103~0_combout\);

-- Location: LCCOMB_X30_Y8_N6
\inst|sdram|Selector103~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sdram|Selector103~1_combout\ = (\inst|sdram|m_data[15]~0_combout\ & (\inst|sdram|the_kernel_sdram_input_efifo_module|rd_data[12]~30_combout\)) # (!\inst|sdram|m_data[15]~0_combout\ & ((\inst|sdram|Selector103~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|sdram|the_kernel_sdram_input_efifo_module|rd_data[12]~30_combout\,
	datac => \inst|sdram|m_data[15]~0_combout\,
	datad => \inst|sdram|Selector103~0_combout\,
	combout => \inst|sdram|Selector103~1_combout\);

-- Location: DDIOOUTCELL_X34_Y9_N18
\inst|sdram|m_data[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|sdram|Selector103~1_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sdram|m_data\(12));

-- Location: DDIOOECELL_X34_Y9_N19
\inst|sdram|oe~_Duplicate_3\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "high")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|sdram|ALT_INV_always5~0_combout\,
	asdata => VCC,
	aload => \inst|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst|sdram|ALT_INV_m_state.000010000~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sdram|oe~_Duplicate_3_q\);

-- Location: FF_X31_Y8_N25
\inst|sdram|m_data[11]~_Duplicate_1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|sdram|Selector104~1_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sdram|m_data[11]~_Duplicate_1_q\);

-- Location: LCCOMB_X31_Y8_N4
\inst|sdram|Selector104~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sdram|Selector104~0_combout\ = (\inst|sdram|m_state.000010000~q\ & (\inst|sdram|active_data\(11))) # (!\inst|sdram|m_state.000010000~q\ & ((\inst|sdram|m_state.000000010~q\ & (\inst|sdram|active_data\(11))) # (!\inst|sdram|m_state.000000010~q\ & 
-- ((\inst|sdram|m_data[11]~_Duplicate_1_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|sdram|active_data\(11),
	datab => \inst|sdram|m_state.000010000~q\,
	datac => \inst|sdram|m_state.000000010~q\,
	datad => \inst|sdram|m_data[11]~_Duplicate_1_q\,
	combout => \inst|sdram|Selector104~0_combout\);

-- Location: LCCOMB_X25_Y8_N26
\inst|cmd_xbar_mux_001|src_payload~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cmd_xbar_mux_001|src_payload~4_combout\ = (\inst|nios2|d_writedata\(27) & \inst|cmd_xbar_mux_001|saved_grant\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst|nios2|d_writedata\(27),
	datad => \inst|cmd_xbar_mux_001|saved_grant\(1),
	combout => \inst|cmd_xbar_mux_001|src_payload~4_combout\);

-- Location: FF_X25_Y8_N27
\inst|width_adapter|data_reg[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|cmd_xbar_mux_001|src_payload~4_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sclr => \inst|width_adapter|use_reg~q\,
	ena => \inst|width_adapter|data_reg[9]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|width_adapter|data_reg\(11));

-- Location: LCCOMB_X25_Y8_N18
\inst|width_adapter|out_data[11]~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|width_adapter|out_data[11]~28_combout\ = (\inst|width_adapter|use_reg~q\ & (((\inst|width_adapter|data_reg\(11))))) # (!\inst|width_adapter|use_reg~q\ & (\inst|cmd_xbar_mux_001|saved_grant\(1) & ((\inst|nios2|d_writedata\(11)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cmd_xbar_mux_001|saved_grant\(1),
	datab => \inst|width_adapter|use_reg~q\,
	datac => \inst|width_adapter|data_reg\(11),
	datad => \inst|nios2|d_writedata\(11),
	combout => \inst|width_adapter|out_data[11]~28_combout\);

-- Location: FF_X25_Y8_N19
\inst|sdram|the_kernel_sdram_input_efifo_module|entry_0[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|width_adapter|out_data[11]~28_combout\,
	ena => \inst|sdram|the_kernel_sdram_input_efifo_module|entry_0[42]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sdram|the_kernel_sdram_input_efifo_module|entry_0\(11));

-- Location: LCCOMB_X29_Y8_N28
\inst|sdram|the_kernel_sdram_input_efifo_module|entry_1[11]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sdram|the_kernel_sdram_input_efifo_module|entry_1[11]~feeder_combout\ = \inst|width_adapter|out_data[11]~28_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|width_adapter|out_data[11]~28_combout\,
	combout => \inst|sdram|the_kernel_sdram_input_efifo_module|entry_1[11]~feeder_combout\);

-- Location: FF_X29_Y8_N29
\inst|sdram|the_kernel_sdram_input_efifo_module|entry_1[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|sdram|the_kernel_sdram_input_efifo_module|entry_1[11]~feeder_combout\,
	ena => \inst|sdram|the_kernel_sdram_input_efifo_module|entry_1[42]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sdram|the_kernel_sdram_input_efifo_module|entry_1\(11));

-- Location: LCCOMB_X30_Y8_N2
\inst|sdram|the_kernel_sdram_input_efifo_module|rd_data[11]~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sdram|the_kernel_sdram_input_efifo_module|rd_data[11]~31_combout\ = (\inst|sdram|the_kernel_sdram_input_efifo_module|rd_address~q\ & ((\inst|sdram|the_kernel_sdram_input_efifo_module|entry_1\(11)))) # 
-- (!\inst|sdram|the_kernel_sdram_input_efifo_module|rd_address~q\ & (\inst|sdram|the_kernel_sdram_input_efifo_module|entry_0\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|sdram|the_kernel_sdram_input_efifo_module|rd_address~q\,
	datac => \inst|sdram|the_kernel_sdram_input_efifo_module|entry_0\(11),
	datad => \inst|sdram|the_kernel_sdram_input_efifo_module|entry_1\(11),
	combout => \inst|sdram|the_kernel_sdram_input_efifo_module|rd_data[11]~31_combout\);

-- Location: LCCOMB_X31_Y8_N24
\inst|sdram|Selector104~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sdram|Selector104~1_combout\ = (\inst|sdram|m_data[15]~0_combout\ & ((\inst|sdram|the_kernel_sdram_input_efifo_module|rd_data[11]~31_combout\))) # (!\inst|sdram|m_data[15]~0_combout\ & (\inst|sdram|Selector104~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|sdram|m_data[15]~0_combout\,
	datac => \inst|sdram|Selector104~0_combout\,
	datad => \inst|sdram|the_kernel_sdram_input_efifo_module|rd_data[11]~31_combout\,
	combout => \inst|sdram|Selector104~1_combout\);

-- Location: DDIOOUTCELL_X34_Y10_N11
\inst|sdram|m_data[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|sdram|Selector104~1_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sdram|m_data\(11));

-- Location: DDIOOECELL_X34_Y10_N12
\inst|sdram|oe~_Duplicate_4\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "high")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|sdram|ALT_INV_always5~0_combout\,
	asdata => VCC,
	aload => \inst|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst|sdram|ALT_INV_m_state.000010000~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sdram|oe~_Duplicate_4_q\);

-- Location: LCCOMB_X23_Y8_N28
\inst|cmd_xbar_mux_001|src_payload~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cmd_xbar_mux_001|src_payload~5_combout\ = (\inst|cmd_xbar_mux_001|saved_grant\(1) & \inst|nios2|d_writedata\(26))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cmd_xbar_mux_001|saved_grant\(1),
	datad => \inst|nios2|d_writedata\(26),
	combout => \inst|cmd_xbar_mux_001|src_payload~5_combout\);

-- Location: FF_X23_Y8_N29
\inst|width_adapter|data_reg[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|cmd_xbar_mux_001|src_payload~5_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sclr => \inst|width_adapter|use_reg~q\,
	ena => \inst|width_adapter|data_reg[9]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|width_adapter|data_reg\(10));

-- Location: LCCOMB_X23_Y8_N10
\inst|width_adapter|out_data[10]~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|width_adapter|out_data[10]~29_combout\ = (\inst|width_adapter|use_reg~q\ & (((\inst|width_adapter|data_reg\(10))))) # (!\inst|width_adapter|use_reg~q\ & (\inst|cmd_xbar_mux_001|saved_grant\(1) & ((\inst|nios2|d_writedata\(10)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cmd_xbar_mux_001|saved_grant\(1),
	datab => \inst|width_adapter|data_reg\(10),
	datac => \inst|width_adapter|use_reg~q\,
	datad => \inst|nios2|d_writedata\(10),
	combout => \inst|width_adapter|out_data[10]~29_combout\);

-- Location: FF_X23_Y8_N11
\inst|sdram|the_kernel_sdram_input_efifo_module|entry_0[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|width_adapter|out_data[10]~29_combout\,
	ena => \inst|sdram|the_kernel_sdram_input_efifo_module|entry_0[42]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sdram|the_kernel_sdram_input_efifo_module|entry_0\(10));

-- Location: LCCOMB_X28_Y8_N26
\inst|sdram|the_kernel_sdram_input_efifo_module|entry_1[10]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sdram|the_kernel_sdram_input_efifo_module|entry_1[10]~feeder_combout\ = \inst|width_adapter|out_data[10]~29_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|width_adapter|out_data[10]~29_combout\,
	combout => \inst|sdram|the_kernel_sdram_input_efifo_module|entry_1[10]~feeder_combout\);

-- Location: FF_X28_Y8_N27
\inst|sdram|the_kernel_sdram_input_efifo_module|entry_1[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|sdram|the_kernel_sdram_input_efifo_module|entry_1[10]~feeder_combout\,
	ena => \inst|sdram|the_kernel_sdram_input_efifo_module|entry_1[42]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sdram|the_kernel_sdram_input_efifo_module|entry_1\(10));

-- Location: LCCOMB_X31_Y8_N22
\inst|sdram|the_kernel_sdram_input_efifo_module|rd_data[10]~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sdram|the_kernel_sdram_input_efifo_module|rd_data[10]~32_combout\ = (\inst|sdram|the_kernel_sdram_input_efifo_module|rd_address~q\ & ((\inst|sdram|the_kernel_sdram_input_efifo_module|entry_1\(10)))) # 
-- (!\inst|sdram|the_kernel_sdram_input_efifo_module|rd_address~q\ & (\inst|sdram|the_kernel_sdram_input_efifo_module|entry_0\(10)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|sdram|the_kernel_sdram_input_efifo_module|entry_0\(10),
	datac => \inst|sdram|the_kernel_sdram_input_efifo_module|rd_address~q\,
	datad => \inst|sdram|the_kernel_sdram_input_efifo_module|entry_1\(10),
	combout => \inst|sdram|the_kernel_sdram_input_efifo_module|rd_data[10]~32_combout\);

-- Location: FF_X31_Y8_N23
\inst|sdram|active_data[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|sdram|the_kernel_sdram_input_efifo_module|rd_data[10]~32_combout\,
	ena => \inst|sdram|active_rnw~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sdram|active_data\(10));

-- Location: LCCOMB_X31_Y8_N0
\inst|sdram|Selector105~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sdram|Selector105~0_combout\ = (\inst|sdram|m_state.000010000~q\ & (((\inst|sdram|active_data\(10))))) # (!\inst|sdram|m_state.000010000~q\ & ((\inst|sdram|m_state.000000010~q\ & ((\inst|sdram|active_data\(10)))) # (!\inst|sdram|m_state.000000010~q\ 
-- & (\inst|sdram|m_data[10]~_Duplicate_1_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|sdram|m_data[10]~_Duplicate_1_q\,
	datab => \inst|sdram|m_state.000010000~q\,
	datac => \inst|sdram|m_state.000000010~q\,
	datad => \inst|sdram|active_data\(10),
	combout => \inst|sdram|Selector105~0_combout\);

-- Location: LCCOMB_X31_Y8_N10
\inst|sdram|Selector105~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sdram|Selector105~1_combout\ = (\inst|sdram|m_data[15]~0_combout\ & (\inst|sdram|the_kernel_sdram_input_efifo_module|rd_data[10]~32_combout\)) # (!\inst|sdram|m_data[15]~0_combout\ & ((\inst|sdram|Selector105~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|sdram|the_kernel_sdram_input_efifo_module|rd_data[10]~32_combout\,
	datab => \inst|sdram|Selector105~0_combout\,
	datac => \inst|sdram|m_data[15]~0_combout\,
	combout => \inst|sdram|Selector105~1_combout\);

-- Location: DDIOOUTCELL_X34_Y9_N4
\inst|sdram|m_data[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|sdram|Selector105~1_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sdram|m_data\(10));

-- Location: DDIOOECELL_X34_Y9_N5
\inst|sdram|oe~_Duplicate_5\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "high")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|sdram|ALT_INV_always5~0_combout\,
	asdata => VCC,
	aload => \inst|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst|sdram|ALT_INV_m_state.000010000~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sdram|oe~_Duplicate_5_q\);

-- Location: FF_X31_Y8_N29
\inst|sdram|m_data[9]~_Duplicate_1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|sdram|Selector106~1_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sdram|m_data[9]~_Duplicate_1_q\);

-- Location: LCCOMB_X31_Y8_N20
\inst|sdram|Selector106~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sdram|Selector106~0_combout\ = (\inst|sdram|m_state.000010000~q\ & (\inst|sdram|active_data\(9))) # (!\inst|sdram|m_state.000010000~q\ & ((\inst|sdram|m_state.000000010~q\ & (\inst|sdram|active_data\(9))) # (!\inst|sdram|m_state.000000010~q\ & 
-- ((\inst|sdram|m_data[9]~_Duplicate_1_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|sdram|active_data\(9),
	datab => \inst|sdram|m_state.000010000~q\,
	datac => \inst|sdram|m_state.000000010~q\,
	datad => \inst|sdram|m_data[9]~_Duplicate_1_q\,
	combout => \inst|sdram|Selector106~0_combout\);

-- Location: LCCOMB_X26_Y8_N28
\inst|width_adapter|out_data[9]~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|width_adapter|out_data[9]~30_combout\ = (\inst|width_adapter|use_reg~q\ & (\inst|width_adapter|data_reg\(9))) # (!\inst|width_adapter|use_reg~q\ & (((\inst|cmd_xbar_mux_001|saved_grant\(1) & \inst|nios2|d_writedata\(9)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|width_adapter|data_reg\(9),
	datab => \inst|width_adapter|use_reg~q\,
	datac => \inst|cmd_xbar_mux_001|saved_grant\(1),
	datad => \inst|nios2|d_writedata\(9),
	combout => \inst|width_adapter|out_data[9]~30_combout\);

-- Location: LCCOMB_X29_Y8_N14
\inst|sdram|the_kernel_sdram_input_efifo_module|entry_1[9]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sdram|the_kernel_sdram_input_efifo_module|entry_1[9]~feeder_combout\ = \inst|width_adapter|out_data[9]~30_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|width_adapter|out_data[9]~30_combout\,
	combout => \inst|sdram|the_kernel_sdram_input_efifo_module|entry_1[9]~feeder_combout\);

-- Location: FF_X29_Y8_N15
\inst|sdram|the_kernel_sdram_input_efifo_module|entry_1[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|sdram|the_kernel_sdram_input_efifo_module|entry_1[9]~feeder_combout\,
	ena => \inst|sdram|the_kernel_sdram_input_efifo_module|entry_1[42]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sdram|the_kernel_sdram_input_efifo_module|entry_1\(9));

-- Location: FF_X26_Y8_N29
\inst|sdram|the_kernel_sdram_input_efifo_module|entry_0[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|width_adapter|out_data[9]~30_combout\,
	ena => \inst|sdram|the_kernel_sdram_input_efifo_module|entry_0[42]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sdram|the_kernel_sdram_input_efifo_module|entry_0\(9));

-- Location: LCCOMB_X31_Y8_N2
\inst|sdram|the_kernel_sdram_input_efifo_module|rd_data[9]~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sdram|the_kernel_sdram_input_efifo_module|rd_data[9]~33_combout\ = (\inst|sdram|the_kernel_sdram_input_efifo_module|rd_address~q\ & (\inst|sdram|the_kernel_sdram_input_efifo_module|entry_1\(9))) # 
-- (!\inst|sdram|the_kernel_sdram_input_efifo_module|rd_address~q\ & ((\inst|sdram|the_kernel_sdram_input_efifo_module|entry_0\(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|sdram|the_kernel_sdram_input_efifo_module|rd_address~q\,
	datab => \inst|sdram|the_kernel_sdram_input_efifo_module|entry_1\(9),
	datac => \inst|sdram|the_kernel_sdram_input_efifo_module|entry_0\(9),
	combout => \inst|sdram|the_kernel_sdram_input_efifo_module|rd_data[9]~33_combout\);

-- Location: LCCOMB_X31_Y8_N28
\inst|sdram|Selector106~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sdram|Selector106~1_combout\ = (\inst|sdram|m_data[15]~0_combout\ & ((\inst|sdram|the_kernel_sdram_input_efifo_module|rd_data[9]~33_combout\))) # (!\inst|sdram|m_data[15]~0_combout\ & (\inst|sdram|Selector106~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|sdram|Selector106~0_combout\,
	datac => \inst|sdram|m_data[15]~0_combout\,
	datad => \inst|sdram|the_kernel_sdram_input_efifo_module|rd_data[9]~33_combout\,
	combout => \inst|sdram|Selector106~1_combout\);

-- Location: DDIOOUTCELL_X34_Y9_N25
\inst|sdram|m_data[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|sdram|Selector106~1_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sdram|m_data\(9));

-- Location: DDIOOECELL_X34_Y9_N26
\inst|sdram|oe~_Duplicate_6\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "high")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|sdram|ALT_INV_always5~0_combout\,
	asdata => VCC,
	aload => \inst|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst|sdram|ALT_INV_m_state.000010000~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sdram|oe~_Duplicate_6_q\);

-- Location: LCCOMB_X23_Y8_N22
\inst|cmd_xbar_mux_001|src_payload~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cmd_xbar_mux_001|src_payload~7_combout\ = (\inst|nios2|d_writedata\(24) & \inst|cmd_xbar_mux_001|saved_grant\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|d_writedata\(24),
	datad => \inst|cmd_xbar_mux_001|saved_grant\(1),
	combout => \inst|cmd_xbar_mux_001|src_payload~7_combout\);

-- Location: FF_X23_Y8_N23
\inst|width_adapter|data_reg[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|cmd_xbar_mux_001|src_payload~7_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sclr => \inst|width_adapter|use_reg~q\,
	ena => \inst|width_adapter|data_reg[9]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|width_adapter|data_reg\(8));

-- Location: LCCOMB_X23_Y8_N20
\inst|width_adapter|out_data[8]~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|width_adapter|out_data[8]~31_combout\ = (\inst|width_adapter|use_reg~q\ & (((\inst|width_adapter|data_reg\(8))))) # (!\inst|width_adapter|use_reg~q\ & (\inst|nios2|d_writedata\(8) & ((\inst|cmd_xbar_mux_001|saved_grant\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|width_adapter|use_reg~q\,
	datab => \inst|nios2|d_writedata\(8),
	datac => \inst|width_adapter|data_reg\(8),
	datad => \inst|cmd_xbar_mux_001|saved_grant\(1),
	combout => \inst|width_adapter|out_data[8]~31_combout\);

-- Location: LCCOMB_X28_Y8_N12
\inst|sdram|the_kernel_sdram_input_efifo_module|entry_1[8]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sdram|the_kernel_sdram_input_efifo_module|entry_1[8]~feeder_combout\ = \inst|width_adapter|out_data[8]~31_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|width_adapter|out_data[8]~31_combout\,
	combout => \inst|sdram|the_kernel_sdram_input_efifo_module|entry_1[8]~feeder_combout\);

-- Location: FF_X28_Y8_N13
\inst|sdram|the_kernel_sdram_input_efifo_module|entry_1[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|sdram|the_kernel_sdram_input_efifo_module|entry_1[8]~feeder_combout\,
	ena => \inst|sdram|the_kernel_sdram_input_efifo_module|entry_1[42]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sdram|the_kernel_sdram_input_efifo_module|entry_1\(8));

-- Location: FF_X23_Y8_N21
\inst|sdram|the_kernel_sdram_input_efifo_module|entry_0[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|width_adapter|out_data[8]~31_combout\,
	ena => \inst|sdram|the_kernel_sdram_input_efifo_module|entry_0[42]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sdram|the_kernel_sdram_input_efifo_module|entry_0\(8));

-- Location: LCCOMB_X31_Y8_N6
\inst|sdram|the_kernel_sdram_input_efifo_module|rd_data[8]~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sdram|the_kernel_sdram_input_efifo_module|rd_data[8]~34_combout\ = (\inst|sdram|the_kernel_sdram_input_efifo_module|rd_address~q\ & (\inst|sdram|the_kernel_sdram_input_efifo_module|entry_1\(8))) # 
-- (!\inst|sdram|the_kernel_sdram_input_efifo_module|rd_address~q\ & ((\inst|sdram|the_kernel_sdram_input_efifo_module|entry_0\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|sdram|the_kernel_sdram_input_efifo_module|rd_address~q\,
	datac => \inst|sdram|the_kernel_sdram_input_efifo_module|entry_1\(8),
	datad => \inst|sdram|the_kernel_sdram_input_efifo_module|entry_0\(8),
	combout => \inst|sdram|the_kernel_sdram_input_efifo_module|rd_data[8]~34_combout\);

-- Location: FF_X31_Y8_N7
\inst|sdram|active_data[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|sdram|the_kernel_sdram_input_efifo_module|rd_data[8]~34_combout\,
	ena => \inst|sdram|active_rnw~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sdram|active_data\(8));

-- Location: LCCOMB_X31_Y8_N8
\inst|sdram|Selector107~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sdram|Selector107~0_combout\ = (\inst|sdram|m_state.000010000~q\ & (((\inst|sdram|active_data\(8))))) # (!\inst|sdram|m_state.000010000~q\ & ((\inst|sdram|m_state.000000010~q\ & ((\inst|sdram|active_data\(8)))) # (!\inst|sdram|m_state.000000010~q\ & 
-- (\inst|sdram|m_data[8]~_Duplicate_1_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|sdram|m_data[8]~_Duplicate_1_q\,
	datab => \inst|sdram|m_state.000010000~q\,
	datac => \inst|sdram|m_state.000000010~q\,
	datad => \inst|sdram|active_data\(8),
	combout => \inst|sdram|Selector107~0_combout\);

-- Location: LCCOMB_X31_Y8_N30
\inst|sdram|Selector107~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sdram|Selector107~1_combout\ = (\inst|sdram|m_data[15]~0_combout\ & ((\inst|sdram|the_kernel_sdram_input_efifo_module|rd_data[8]~34_combout\))) # (!\inst|sdram|m_data[15]~0_combout\ & (\inst|sdram|Selector107~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|sdram|m_data[15]~0_combout\,
	datac => \inst|sdram|Selector107~0_combout\,
	datad => \inst|sdram|the_kernel_sdram_input_efifo_module|rd_data[8]~34_combout\,
	combout => \inst|sdram|Selector107~1_combout\);

-- Location: DDIOOUTCELL_X34_Y17_N25
\inst|sdram|m_data[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|sdram|Selector107~1_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sdram|m_data\(8));

-- Location: DDIOOECELL_X34_Y17_N26
\inst|sdram|oe~_Duplicate_7\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "high")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|sdram|ALT_INV_always5~0_combout\,
	asdata => VCC,
	aload => \inst|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst|sdram|ALT_INV_m_state.000010000~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sdram|oe~_Duplicate_7_q\);

-- Location: FF_X31_Y8_N17
\inst|sdram|m_data[7]~_Duplicate_1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|sdram|Selector108~1_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sdram|m_data[7]~_Duplicate_1_q\);

-- Location: LCCOMB_X31_Y8_N18
\inst|sdram|Selector108~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sdram|Selector108~0_combout\ = (\inst|sdram|m_state.000010000~q\ & (\inst|sdram|active_data\(7))) # (!\inst|sdram|m_state.000010000~q\ & ((\inst|sdram|m_state.000000010~q\ & (\inst|sdram|active_data\(7))) # (!\inst|sdram|m_state.000000010~q\ & 
-- ((\inst|sdram|m_data[7]~_Duplicate_1_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|sdram|active_data\(7),
	datab => \inst|sdram|m_state.000010000~q\,
	datac => \inst|sdram|m_state.000000010~q\,
	datad => \inst|sdram|m_data[7]~_Duplicate_1_q\,
	combout => \inst|sdram|Selector108~0_combout\);

-- Location: LCCOMB_X31_Y8_N16
\inst|sdram|Selector108~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sdram|Selector108~1_combout\ = (\inst|sdram|m_data[15]~0_combout\ & (\inst|sdram|the_kernel_sdram_input_efifo_module|rd_data[7]~35_combout\)) # (!\inst|sdram|m_data[15]~0_combout\ & ((\inst|sdram|Selector108~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|sdram|the_kernel_sdram_input_efifo_module|rd_data[7]~35_combout\,
	datab => \inst|sdram|Selector108~0_combout\,
	datac => \inst|sdram|m_data[15]~0_combout\,
	combout => \inst|sdram|Selector108~1_combout\);

-- Location: DDIOOUTCELL_X34_Y3_N18
\inst|sdram|m_data[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|sdram|Selector108~1_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sdram|m_data\(7));

-- Location: DDIOOECELL_X34_Y3_N19
\inst|sdram|oe~_Duplicate_8\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "high")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|sdram|ALT_INV_always5~0_combout\,
	asdata => VCC,
	aload => \inst|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst|sdram|ALT_INV_m_state.000010000~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sdram|oe~_Duplicate_8_q\);

-- Location: LCCOMB_X30_Y11_N16
\inst|width_adapter|out_data[6]~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|width_adapter|out_data[6]~33_combout\ = (\inst|width_adapter|use_reg~q\ & (\inst|width_adapter|data_reg\(6))) # (!\inst|width_adapter|use_reg~q\ & (((\inst|cmd_xbar_mux_001|saved_grant\(1) & \inst|nios2|d_writedata\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|width_adapter|data_reg\(6),
	datab => \inst|cmd_xbar_mux_001|saved_grant\(1),
	datac => \inst|width_adapter|use_reg~q\,
	datad => \inst|nios2|d_writedata\(6),
	combout => \inst|width_adapter|out_data[6]~33_combout\);

-- Location: LCCOMB_X30_Y11_N10
\inst|sdram|the_kernel_sdram_input_efifo_module|entry_0[6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sdram|the_kernel_sdram_input_efifo_module|entry_0[6]~feeder_combout\ = \inst|width_adapter|out_data[6]~33_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|width_adapter|out_data[6]~33_combout\,
	combout => \inst|sdram|the_kernel_sdram_input_efifo_module|entry_0[6]~feeder_combout\);

-- Location: FF_X30_Y11_N11
\inst|sdram|the_kernel_sdram_input_efifo_module|entry_0[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|sdram|the_kernel_sdram_input_efifo_module|entry_0[6]~feeder_combout\,
	ena => \inst|sdram|the_kernel_sdram_input_efifo_module|entry_0[42]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sdram|the_kernel_sdram_input_efifo_module|entry_0\(6));

-- Location: FF_X30_Y11_N17
\inst|sdram|the_kernel_sdram_input_efifo_module|entry_1[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|width_adapter|out_data[6]~33_combout\,
	ena => \inst|sdram|the_kernel_sdram_input_efifo_module|entry_1[42]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sdram|the_kernel_sdram_input_efifo_module|entry_1\(6));

-- Location: LCCOMB_X32_Y8_N28
\inst|sdram|the_kernel_sdram_input_efifo_module|rd_data[6]~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sdram|the_kernel_sdram_input_efifo_module|rd_data[6]~36_combout\ = (\inst|sdram|the_kernel_sdram_input_efifo_module|rd_address~q\ & ((\inst|sdram|the_kernel_sdram_input_efifo_module|entry_1\(6)))) # 
-- (!\inst|sdram|the_kernel_sdram_input_efifo_module|rd_address~q\ & (\inst|sdram|the_kernel_sdram_input_efifo_module|entry_0\(6)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|sdram|the_kernel_sdram_input_efifo_module|rd_address~q\,
	datac => \inst|sdram|the_kernel_sdram_input_efifo_module|entry_0\(6),
	datad => \inst|sdram|the_kernel_sdram_input_efifo_module|entry_1\(6),
	combout => \inst|sdram|the_kernel_sdram_input_efifo_module|rd_data[6]~36_combout\);

-- Location: LCCOMB_X32_Y8_N16
\inst|sdram|Selector109~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sdram|Selector109~1_combout\ = (\inst|sdram|m_data[15]~0_combout\ & ((\inst|sdram|the_kernel_sdram_input_efifo_module|rd_data[6]~36_combout\))) # (!\inst|sdram|m_data[15]~0_combout\ & (\inst|sdram|Selector109~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|sdram|Selector109~0_combout\,
	datab => \inst|sdram|the_kernel_sdram_input_efifo_module|rd_data[6]~36_combout\,
	datad => \inst|sdram|m_data[15]~0_combout\,
	combout => \inst|sdram|Selector109~1_combout\);

-- Location: DDIOOUTCELL_X32_Y0_N18
\inst|sdram|m_data[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|sdram|Selector109~1_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sdram|m_data\(6));

-- Location: DDIOOECELL_X32_Y0_N19
\inst|sdram|oe~_Duplicate_9\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "high")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|sdram|ALT_INV_always5~0_combout\,
	asdata => VCC,
	aload => \inst|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst|sdram|ALT_INV_m_state.000010000~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sdram|oe~_Duplicate_9_q\);

-- Location: LCCOMB_X26_Y8_N14
\inst|width_adapter|out_data[5]~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|width_adapter|out_data[5]~34_combout\ = (\inst|width_adapter|use_reg~q\ & (\inst|width_adapter|data_reg\(5))) # (!\inst|width_adapter|use_reg~q\ & (((\inst|cmd_xbar_mux_001|saved_grant\(1) & \inst|nios2|d_writedata\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|width_adapter|data_reg\(5),
	datab => \inst|cmd_xbar_mux_001|saved_grant\(1),
	datac => \inst|width_adapter|use_reg~q\,
	datad => \inst|nios2|d_writedata\(5),
	combout => \inst|width_adapter|out_data[5]~34_combout\);

-- Location: FF_X26_Y8_N15
\inst|sdram|the_kernel_sdram_input_efifo_module|entry_0[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|width_adapter|out_data[5]~34_combout\,
	ena => \inst|sdram|the_kernel_sdram_input_efifo_module|entry_0[42]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sdram|the_kernel_sdram_input_efifo_module|entry_0\(5));

-- Location: LCCOMB_X30_Y8_N12
\inst|sdram|the_kernel_sdram_input_efifo_module|rd_data[5]~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sdram|the_kernel_sdram_input_efifo_module|rd_data[5]~37_combout\ = (\inst|sdram|the_kernel_sdram_input_efifo_module|rd_address~q\ & (\inst|sdram|the_kernel_sdram_input_efifo_module|entry_1\(5))) # 
-- (!\inst|sdram|the_kernel_sdram_input_efifo_module|rd_address~q\ & ((\inst|sdram|the_kernel_sdram_input_efifo_module|entry_0\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|sdram|the_kernel_sdram_input_efifo_module|entry_1\(5),
	datab => \inst|sdram|the_kernel_sdram_input_efifo_module|rd_address~q\,
	datac => \inst|sdram|the_kernel_sdram_input_efifo_module|entry_0\(5),
	combout => \inst|sdram|the_kernel_sdram_input_efifo_module|rd_data[5]~37_combout\);

-- Location: LCCOMB_X30_Y8_N24
\inst|sdram|Selector110~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sdram|Selector110~1_combout\ = (\inst|sdram|m_data[15]~0_combout\ & ((\inst|sdram|the_kernel_sdram_input_efifo_module|rd_data[5]~37_combout\))) # (!\inst|sdram|m_data[15]~0_combout\ & (\inst|sdram|Selector110~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|sdram|Selector110~0_combout\,
	datac => \inst|sdram|m_data[15]~0_combout\,
	datad => \inst|sdram|the_kernel_sdram_input_efifo_module|rd_data[5]~37_combout\,
	combout => \inst|sdram|Selector110~1_combout\);

-- Location: DDIOOUTCELL_X34_Y7_N11
\inst|sdram|m_data[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|sdram|Selector110~1_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sdram|m_data\(5));

-- Location: DDIOOECELL_X34_Y7_N12
\inst|sdram|oe~_Duplicate_10\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "high")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|sdram|ALT_INV_always5~0_combout\,
	asdata => VCC,
	aload => \inst|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst|sdram|ALT_INV_m_state.000010000~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sdram|oe~_Duplicate_10_q\);

-- Location: LCCOMB_X26_Y8_N24
\inst|cmd_xbar_mux_001|src_payload~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cmd_xbar_mux_001|src_payload~11_combout\ = (\inst|cmd_xbar_mux_001|saved_grant\(1) & \inst|nios2|d_writedata\(20))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst|cmd_xbar_mux_001|saved_grant\(1),
	datad => \inst|nios2|d_writedata\(20),
	combout => \inst|cmd_xbar_mux_001|src_payload~11_combout\);

-- Location: FF_X26_Y8_N25
\inst|width_adapter|data_reg[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|cmd_xbar_mux_001|src_payload~11_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sclr => \inst|width_adapter|use_reg~q\,
	ena => \inst|width_adapter|data_reg[9]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|width_adapter|data_reg\(4));

-- Location: LCCOMB_X26_Y8_N8
\inst|width_adapter|out_data[4]~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|width_adapter|out_data[4]~35_combout\ = (\inst|width_adapter|use_reg~q\ & (((\inst|width_adapter|data_reg\(4))))) # (!\inst|width_adapter|use_reg~q\ & (\inst|nios2|d_writedata\(4) & (\inst|cmd_xbar_mux_001|saved_grant\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|d_writedata\(4),
	datab => \inst|width_adapter|use_reg~q\,
	datac => \inst|cmd_xbar_mux_001|saved_grant\(1),
	datad => \inst|width_adapter|data_reg\(4),
	combout => \inst|width_adapter|out_data[4]~35_combout\);

-- Location: FF_X26_Y8_N9
\inst|sdram|the_kernel_sdram_input_efifo_module|entry_0[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|width_adapter|out_data[4]~35_combout\,
	ena => \inst|sdram|the_kernel_sdram_input_efifo_module|entry_0[42]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sdram|the_kernel_sdram_input_efifo_module|entry_0\(4));

-- Location: LCCOMB_X32_Y8_N8
\inst|sdram|the_kernel_sdram_input_efifo_module|rd_data[4]~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sdram|the_kernel_sdram_input_efifo_module|rd_data[4]~38_combout\ = (\inst|sdram|the_kernel_sdram_input_efifo_module|rd_address~q\ & (\inst|sdram|the_kernel_sdram_input_efifo_module|entry_1\(4))) # 
-- (!\inst|sdram|the_kernel_sdram_input_efifo_module|rd_address~q\ & ((\inst|sdram|the_kernel_sdram_input_efifo_module|entry_0\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|sdram|the_kernel_sdram_input_efifo_module|entry_1\(4),
	datab => \inst|sdram|the_kernel_sdram_input_efifo_module|rd_address~q\,
	datad => \inst|sdram|the_kernel_sdram_input_efifo_module|entry_0\(4),
	combout => \inst|sdram|the_kernel_sdram_input_efifo_module|rd_data[4]~38_combout\);

-- Location: LCCOMB_X32_Y8_N10
\inst|sdram|Selector111~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sdram|Selector111~1_combout\ = (\inst|sdram|m_data[15]~0_combout\ & ((\inst|sdram|the_kernel_sdram_input_efifo_module|rd_data[4]~38_combout\))) # (!\inst|sdram|m_data[15]~0_combout\ & (\inst|sdram|Selector111~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|sdram|Selector111~0_combout\,
	datac => \inst|sdram|the_kernel_sdram_input_efifo_module|rd_data[4]~38_combout\,
	datad => \inst|sdram|m_data[15]~0_combout\,
	combout => \inst|sdram|Selector111~1_combout\);

-- Location: DDIOOUTCELL_X34_Y8_N25
\inst|sdram|m_data[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|sdram|Selector111~1_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sdram|m_data\(4));

-- Location: DDIOOECELL_X34_Y8_N26
\inst|sdram|oe~_Duplicate_11\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "high")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|sdram|ALT_INV_always5~0_combout\,
	asdata => VCC,
	aload => \inst|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst|sdram|ALT_INV_m_state.000010000~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sdram|oe~_Duplicate_11_q\);

-- Location: LCCOMB_X23_Y8_N16
\inst|cmd_xbar_mux_001|src_payload~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cmd_xbar_mux_001|src_payload~12_combout\ = (\inst|nios2|d_writedata\(19) & \inst|cmd_xbar_mux_001|saved_grant\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst|nios2|d_writedata\(19),
	datad => \inst|cmd_xbar_mux_001|saved_grant\(1),
	combout => \inst|cmd_xbar_mux_001|src_payload~12_combout\);

-- Location: FF_X23_Y8_N17
\inst|width_adapter|data_reg[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|cmd_xbar_mux_001|src_payload~12_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sclr => \inst|width_adapter|use_reg~q\,
	ena => \inst|width_adapter|data_reg[9]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|width_adapter|data_reg\(3));

-- Location: LCCOMB_X23_Y8_N30
\inst|width_adapter|out_data[3]~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|width_adapter|out_data[3]~36_combout\ = (\inst|width_adapter|use_reg~q\ & (((\inst|width_adapter|data_reg\(3))))) # (!\inst|width_adapter|use_reg~q\ & (\inst|cmd_xbar_mux_001|saved_grant\(1) & ((\inst|nios2|d_writedata\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cmd_xbar_mux_001|saved_grant\(1),
	datab => \inst|width_adapter|data_reg\(3),
	datac => \inst|width_adapter|use_reg~q\,
	datad => \inst|nios2|d_writedata\(3),
	combout => \inst|width_adapter|out_data[3]~36_combout\);

-- Location: LCCOMB_X28_Y8_N8
\inst|sdram|the_kernel_sdram_input_efifo_module|entry_1[3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sdram|the_kernel_sdram_input_efifo_module|entry_1[3]~feeder_combout\ = \inst|width_adapter|out_data[3]~36_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|width_adapter|out_data[3]~36_combout\,
	combout => \inst|sdram|the_kernel_sdram_input_efifo_module|entry_1[3]~feeder_combout\);

-- Location: FF_X28_Y8_N9
\inst|sdram|the_kernel_sdram_input_efifo_module|entry_1[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|sdram|the_kernel_sdram_input_efifo_module|entry_1[3]~feeder_combout\,
	ena => \inst|sdram|the_kernel_sdram_input_efifo_module|entry_1[42]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sdram|the_kernel_sdram_input_efifo_module|entry_1\(3));

-- Location: LCCOMB_X32_Y8_N12
\inst|sdram|the_kernel_sdram_input_efifo_module|rd_data[3]~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sdram|the_kernel_sdram_input_efifo_module|rd_data[3]~39_combout\ = (\inst|sdram|the_kernel_sdram_input_efifo_module|rd_address~q\ & ((\inst|sdram|the_kernel_sdram_input_efifo_module|entry_1\(3)))) # 
-- (!\inst|sdram|the_kernel_sdram_input_efifo_module|rd_address~q\ & (\inst|sdram|the_kernel_sdram_input_efifo_module|entry_0\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|sdram|the_kernel_sdram_input_efifo_module|entry_0\(3),
	datab => \inst|sdram|the_kernel_sdram_input_efifo_module|rd_address~q\,
	datac => \inst|sdram|the_kernel_sdram_input_efifo_module|entry_1\(3),
	combout => \inst|sdram|the_kernel_sdram_input_efifo_module|rd_data[3]~39_combout\);

-- Location: FF_X32_Y8_N13
\inst|sdram|active_data[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|sdram|the_kernel_sdram_input_efifo_module|rd_data[3]~39_combout\,
	ena => \inst|sdram|active_rnw~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sdram|active_data\(3));

-- Location: FF_X32_Y8_N21
\inst|sdram|m_data[3]~_Duplicate_1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|sdram|Selector112~1_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sdram|m_data[3]~_Duplicate_1_q\);

-- Location: LCCOMB_X32_Y8_N14
\inst|sdram|Selector112~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sdram|Selector112~0_combout\ = (\inst|sdram|m_state.000000010~q\ & (\inst|sdram|active_data\(3))) # (!\inst|sdram|m_state.000000010~q\ & ((\inst|sdram|m_state.000010000~q\ & (\inst|sdram|active_data\(3))) # (!\inst|sdram|m_state.000010000~q\ & 
-- ((\inst|sdram|m_data[3]~_Duplicate_1_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|sdram|m_state.000000010~q\,
	datab => \inst|sdram|active_data\(3),
	datac => \inst|sdram|m_state.000010000~q\,
	datad => \inst|sdram|m_data[3]~_Duplicate_1_q\,
	combout => \inst|sdram|Selector112~0_combout\);

-- Location: LCCOMB_X32_Y8_N20
\inst|sdram|Selector112~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sdram|Selector112~1_combout\ = (\inst|sdram|m_data[15]~0_combout\ & (\inst|sdram|the_kernel_sdram_input_efifo_module|rd_data[3]~39_combout\)) # (!\inst|sdram|m_data[15]~0_combout\ & ((\inst|sdram|Selector112~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|sdram|the_kernel_sdram_input_efifo_module|rd_data[3]~39_combout\,
	datac => \inst|sdram|Selector112~0_combout\,
	datad => \inst|sdram|m_data[15]~0_combout\,
	combout => \inst|sdram|Selector112~1_combout\);

-- Location: DDIOOUTCELL_X34_Y3_N25
\inst|sdram|m_data[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|sdram|Selector112~1_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sdram|m_data\(3));

-- Location: DDIOOECELL_X34_Y3_N26
\inst|sdram|oe~_Duplicate_12\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "high")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|sdram|ALT_INV_always5~0_combout\,
	asdata => VCC,
	aload => \inst|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst|sdram|ALT_INV_m_state.000010000~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sdram|oe~_Duplicate_12_q\);

-- Location: LCCOMB_X25_Y8_N12
\inst|cmd_xbar_mux_001|src_payload~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cmd_xbar_mux_001|src_payload~13_combout\ = (\inst|nios2|d_writedata\(18) & \inst|cmd_xbar_mux_001|saved_grant\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst|nios2|d_writedata\(18),
	datad => \inst|cmd_xbar_mux_001|saved_grant\(1),
	combout => \inst|cmd_xbar_mux_001|src_payload~13_combout\);

-- Location: FF_X25_Y8_N13
\inst|width_adapter|data_reg[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|cmd_xbar_mux_001|src_payload~13_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sclr => \inst|width_adapter|use_reg~q\,
	ena => \inst|width_adapter|data_reg[9]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|width_adapter|data_reg\(2));

-- Location: LCCOMB_X25_Y8_N28
\inst|width_adapter|out_data[2]~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|width_adapter|out_data[2]~37_combout\ = (\inst|width_adapter|use_reg~q\ & (((\inst|width_adapter|data_reg\(2))))) # (!\inst|width_adapter|use_reg~q\ & (\inst|cmd_xbar_mux_001|saved_grant\(1) & (\inst|nios2|d_writedata\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cmd_xbar_mux_001|saved_grant\(1),
	datab => \inst|width_adapter|use_reg~q\,
	datac => \inst|nios2|d_writedata\(2),
	datad => \inst|width_adapter|data_reg\(2),
	combout => \inst|width_adapter|out_data[2]~37_combout\);

-- Location: FF_X25_Y8_N29
\inst|sdram|the_kernel_sdram_input_efifo_module|entry_0[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|width_adapter|out_data[2]~37_combout\,
	ena => \inst|sdram|the_kernel_sdram_input_efifo_module|entry_0[42]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sdram|the_kernel_sdram_input_efifo_module|entry_0\(2));

-- Location: FF_X28_Y8_N3
\inst|sdram|the_kernel_sdram_input_efifo_module|entry_1[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \inst|width_adapter|out_data[2]~37_combout\,
	sload => VCC,
	ena => \inst|sdram|the_kernel_sdram_input_efifo_module|entry_1[42]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sdram|the_kernel_sdram_input_efifo_module|entry_1\(2));

-- Location: LCCOMB_X32_Y8_N0
\inst|sdram|the_kernel_sdram_input_efifo_module|rd_data[2]~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sdram|the_kernel_sdram_input_efifo_module|rd_data[2]~40_combout\ = (\inst|sdram|the_kernel_sdram_input_efifo_module|rd_address~q\ & ((\inst|sdram|the_kernel_sdram_input_efifo_module|entry_1\(2)))) # 
-- (!\inst|sdram|the_kernel_sdram_input_efifo_module|rd_address~q\ & (\inst|sdram|the_kernel_sdram_input_efifo_module|entry_0\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|sdram|the_kernel_sdram_input_efifo_module|rd_address~q\,
	datac => \inst|sdram|the_kernel_sdram_input_efifo_module|entry_0\(2),
	datad => \inst|sdram|the_kernel_sdram_input_efifo_module|entry_1\(2),
	combout => \inst|sdram|the_kernel_sdram_input_efifo_module|rd_data[2]~40_combout\);

-- Location: FF_X32_Y8_N1
\inst|sdram|active_data[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|sdram|the_kernel_sdram_input_efifo_module|rd_data[2]~40_combout\,
	ena => \inst|sdram|active_rnw~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sdram|active_data\(2));

-- Location: LCCOMB_X32_Y8_N18
\inst|sdram|Selector113~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sdram|Selector113~0_combout\ = (\inst|sdram|m_state.000000010~q\ & (((\inst|sdram|active_data\(2))))) # (!\inst|sdram|m_state.000000010~q\ & ((\inst|sdram|m_state.000010000~q\ & ((\inst|sdram|active_data\(2)))) # (!\inst|sdram|m_state.000010000~q\ & 
-- (\inst|sdram|m_data[2]~_Duplicate_1_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|sdram|m_data[2]~_Duplicate_1_q\,
	datab => \inst|sdram|m_state.000000010~q\,
	datac => \inst|sdram|m_state.000010000~q\,
	datad => \inst|sdram|active_data\(2),
	combout => \inst|sdram|Selector113~0_combout\);

-- Location: LCCOMB_X32_Y8_N30
\inst|sdram|Selector113~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sdram|Selector113~1_combout\ = (\inst|sdram|m_data[15]~0_combout\ & (\inst|sdram|the_kernel_sdram_input_efifo_module|rd_data[2]~40_combout\)) # (!\inst|sdram|m_data[15]~0_combout\ & ((\inst|sdram|Selector113~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|sdram|the_kernel_sdram_input_efifo_module|rd_data[2]~40_combout\,
	datac => \inst|sdram|Selector113~0_combout\,
	datad => \inst|sdram|m_data[15]~0_combout\,
	combout => \inst|sdram|Selector113~1_combout\);

-- Location: DDIOOUTCELL_X34_Y4_N25
\inst|sdram|m_data[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|sdram|Selector113~1_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sdram|m_data\(2));

-- Location: DDIOOECELL_X34_Y4_N26
\inst|sdram|oe~_Duplicate_13\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "high")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|sdram|ALT_INV_always5~0_combout\,
	asdata => VCC,
	aload => \inst|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst|sdram|ALT_INV_m_state.000010000~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sdram|oe~_Duplicate_13_q\);

-- Location: LCCOMB_X25_Y8_N14
\inst|cmd_xbar_mux_001|src_payload~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cmd_xbar_mux_001|src_payload~14_combout\ = (\inst|cmd_xbar_mux_001|saved_grant\(1) & \inst|nios2|d_writedata\(17))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cmd_xbar_mux_001|saved_grant\(1),
	datad => \inst|nios2|d_writedata\(17),
	combout => \inst|cmd_xbar_mux_001|src_payload~14_combout\);

-- Location: FF_X25_Y8_N15
\inst|width_adapter|data_reg[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|cmd_xbar_mux_001|src_payload~14_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sclr => \inst|width_adapter|use_reg~q\,
	ena => \inst|width_adapter|data_reg[9]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|width_adapter|data_reg\(1));

-- Location: LCCOMB_X25_Y8_N22
\inst|width_adapter|out_data[1]~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|width_adapter|out_data[1]~38_combout\ = (\inst|width_adapter|use_reg~q\ & (((\inst|width_adapter|data_reg\(1))))) # (!\inst|width_adapter|use_reg~q\ & (\inst|cmd_xbar_mux_001|saved_grant\(1) & ((\inst|nios2|d_writedata\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cmd_xbar_mux_001|saved_grant\(1),
	datab => \inst|width_adapter|data_reg\(1),
	datac => \inst|width_adapter|use_reg~q\,
	datad => \inst|nios2|d_writedata\(1),
	combout => \inst|width_adapter|out_data[1]~38_combout\);

-- Location: LCCOMB_X29_Y8_N26
\inst|sdram|the_kernel_sdram_input_efifo_module|entry_1[1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sdram|the_kernel_sdram_input_efifo_module|entry_1[1]~feeder_combout\ = \inst|width_adapter|out_data[1]~38_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|width_adapter|out_data[1]~38_combout\,
	combout => \inst|sdram|the_kernel_sdram_input_efifo_module|entry_1[1]~feeder_combout\);

-- Location: FF_X29_Y8_N27
\inst|sdram|the_kernel_sdram_input_efifo_module|entry_1[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|sdram|the_kernel_sdram_input_efifo_module|entry_1[1]~feeder_combout\,
	ena => \inst|sdram|the_kernel_sdram_input_efifo_module|entry_1[42]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sdram|the_kernel_sdram_input_efifo_module|entry_1\(1));

-- Location: LCCOMB_X32_Y8_N4
\inst|sdram|the_kernel_sdram_input_efifo_module|rd_data[1]~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sdram|the_kernel_sdram_input_efifo_module|rd_data[1]~41_combout\ = (\inst|sdram|the_kernel_sdram_input_efifo_module|rd_address~q\ & ((\inst|sdram|the_kernel_sdram_input_efifo_module|entry_1\(1)))) # 
-- (!\inst|sdram|the_kernel_sdram_input_efifo_module|rd_address~q\ & (\inst|sdram|the_kernel_sdram_input_efifo_module|entry_0\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|sdram|the_kernel_sdram_input_efifo_module|entry_0\(1),
	datab => \inst|sdram|the_kernel_sdram_input_efifo_module|rd_address~q\,
	datad => \inst|sdram|the_kernel_sdram_input_efifo_module|entry_1\(1),
	combout => \inst|sdram|the_kernel_sdram_input_efifo_module|rd_data[1]~41_combout\);

-- Location: FF_X32_Y8_N5
\inst|sdram|active_data[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|sdram|the_kernel_sdram_input_efifo_module|rd_data[1]~41_combout\,
	ena => \inst|sdram|active_rnw~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sdram|active_data\(1));

-- Location: FF_X32_Y8_N25
\inst|sdram|m_data[1]~_Duplicate_1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|sdram|Selector114~1_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sdram|m_data[1]~_Duplicate_1_q\);

-- Location: LCCOMB_X32_Y8_N22
\inst|sdram|Selector114~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sdram|Selector114~0_combout\ = (\inst|sdram|m_state.000010000~q\ & (((\inst|sdram|active_data\(1))))) # (!\inst|sdram|m_state.000010000~q\ & ((\inst|sdram|m_state.000000010~q\ & (\inst|sdram|active_data\(1))) # (!\inst|sdram|m_state.000000010~q\ & 
-- ((\inst|sdram|m_data[1]~_Duplicate_1_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|sdram|m_state.000010000~q\,
	datab => \inst|sdram|m_state.000000010~q\,
	datac => \inst|sdram|active_data\(1),
	datad => \inst|sdram|m_data[1]~_Duplicate_1_q\,
	combout => \inst|sdram|Selector114~0_combout\);

-- Location: LCCOMB_X32_Y8_N24
\inst|sdram|Selector114~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sdram|Selector114~1_combout\ = (\inst|sdram|m_data[15]~0_combout\ & (\inst|sdram|the_kernel_sdram_input_efifo_module|rd_data[1]~41_combout\)) # (!\inst|sdram|m_data[15]~0_combout\ & ((\inst|sdram|Selector114~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|sdram|the_kernel_sdram_input_efifo_module|rd_data[1]~41_combout\,
	datac => \inst|sdram|Selector114~0_combout\,
	datad => \inst|sdram|m_data[15]~0_combout\,
	combout => \inst|sdram|Selector114~1_combout\);

-- Location: DDIOOUTCELL_X34_Y2_N18
\inst|sdram|m_data[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|sdram|Selector114~1_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sdram|m_data\(1));

-- Location: DDIOOECELL_X34_Y2_N19
\inst|sdram|oe~_Duplicate_14\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "high")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|sdram|ALT_INV_always5~0_combout\,
	asdata => VCC,
	aload => \inst|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst|sdram|ALT_INV_m_state.000010000~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sdram|oe~_Duplicate_14_q\);

-- Location: LCCOMB_X22_Y8_N22
\inst|cmd_xbar_mux_001|src_payload~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cmd_xbar_mux_001|src_payload~15_combout\ = (\inst|cmd_xbar_mux_001|saved_grant\(1) & \inst|nios2|d_writedata\(16))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cmd_xbar_mux_001|saved_grant\(1),
	datac => \inst|nios2|d_writedata\(16),
	combout => \inst|cmd_xbar_mux_001|src_payload~15_combout\);

-- Location: FF_X22_Y8_N23
\inst|width_adapter|data_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|cmd_xbar_mux_001|src_payload~15_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sclr => \inst|width_adapter|use_reg~q\,
	ena => \inst|width_adapter|data_reg[9]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|width_adapter|data_reg\(0));

-- Location: LCCOMB_X22_Y8_N30
\inst|width_adapter|out_data[0]~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|width_adapter|out_data[0]~39_combout\ = (\inst|width_adapter|use_reg~q\ & (((\inst|width_adapter|data_reg\(0))))) # (!\inst|width_adapter|use_reg~q\ & (\inst|cmd_xbar_mux_001|saved_grant\(1) & ((\inst|nios2|d_writedata\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cmd_xbar_mux_001|saved_grant\(1),
	datab => \inst|width_adapter|use_reg~q\,
	datac => \inst|width_adapter|data_reg\(0),
	datad => \inst|nios2|d_writedata\(0),
	combout => \inst|width_adapter|out_data[0]~39_combout\);

-- Location: FF_X22_Y8_N31
\inst|sdram|the_kernel_sdram_input_efifo_module|entry_0[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|width_adapter|out_data[0]~39_combout\,
	ena => \inst|sdram|the_kernel_sdram_input_efifo_module|entry_0[42]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sdram|the_kernel_sdram_input_efifo_module|entry_0\(0));

-- Location: LCCOMB_X29_Y8_N20
\inst|sdram|the_kernel_sdram_input_efifo_module|entry_1[0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sdram|the_kernel_sdram_input_efifo_module|entry_1[0]~feeder_combout\ = \inst|width_adapter|out_data[0]~39_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|width_adapter|out_data[0]~39_combout\,
	combout => \inst|sdram|the_kernel_sdram_input_efifo_module|entry_1[0]~feeder_combout\);

-- Location: FF_X29_Y8_N21
\inst|sdram|the_kernel_sdram_input_efifo_module|entry_1[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|sdram|the_kernel_sdram_input_efifo_module|entry_1[0]~feeder_combout\,
	ena => \inst|sdram|the_kernel_sdram_input_efifo_module|entry_1[42]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sdram|the_kernel_sdram_input_efifo_module|entry_1\(0));

-- Location: LCCOMB_X31_Y8_N12
\inst|sdram|the_kernel_sdram_input_efifo_module|rd_data[0]~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sdram|the_kernel_sdram_input_efifo_module|rd_data[0]~42_combout\ = (\inst|sdram|the_kernel_sdram_input_efifo_module|rd_address~q\ & ((\inst|sdram|the_kernel_sdram_input_efifo_module|entry_1\(0)))) # 
-- (!\inst|sdram|the_kernel_sdram_input_efifo_module|rd_address~q\ & (\inst|sdram|the_kernel_sdram_input_efifo_module|entry_0\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|sdram|the_kernel_sdram_input_efifo_module|rd_address~q\,
	datac => \inst|sdram|the_kernel_sdram_input_efifo_module|entry_0\(0),
	datad => \inst|sdram|the_kernel_sdram_input_efifo_module|entry_1\(0),
	combout => \inst|sdram|the_kernel_sdram_input_efifo_module|rd_data[0]~42_combout\);

-- Location: FF_X31_Y8_N13
\inst|sdram|active_data[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|sdram|the_kernel_sdram_input_efifo_module|rd_data[0]~42_combout\,
	ena => \inst|sdram|active_rnw~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sdram|active_data\(0));

-- Location: LCCOMB_X31_Y8_N14
\inst|sdram|Selector115~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sdram|Selector115~0_combout\ = (\inst|sdram|m_state.000010000~q\ & (((\inst|sdram|active_data\(0))))) # (!\inst|sdram|m_state.000010000~q\ & ((\inst|sdram|m_state.000000010~q\ & ((\inst|sdram|active_data\(0)))) # (!\inst|sdram|m_state.000000010~q\ & 
-- (\inst|sdram|m_data[0]~_Duplicate_1_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|sdram|m_data[0]~_Duplicate_1_q\,
	datab => \inst|sdram|m_state.000010000~q\,
	datac => \inst|sdram|active_data\(0),
	datad => \inst|sdram|m_state.000000010~q\,
	combout => \inst|sdram|Selector115~0_combout\);

-- Location: LCCOMB_X31_Y8_N26
\inst|sdram|Selector115~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sdram|Selector115~1_combout\ = (\inst|sdram|m_data[15]~0_combout\ & ((\inst|sdram|the_kernel_sdram_input_efifo_module|rd_data[0]~42_combout\))) # (!\inst|sdram|m_data[15]~0_combout\ & (\inst|sdram|Selector115~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|sdram|m_data[15]~0_combout\,
	datac => \inst|sdram|Selector115~0_combout\,
	datad => \inst|sdram|the_kernel_sdram_input_efifo_module|rd_data[0]~42_combout\,
	combout => \inst|sdram|Selector115~1_combout\);

-- Location: DDIOOUTCELL_X32_Y0_N25
\inst|sdram|m_data[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|sdram|Selector115~1_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sdram|m_data\(0));

-- Location: DDIOOECELL_X32_Y0_N26
\inst|sdram|oe~_Duplicate_15\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "high")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|sdram|ALT_INV_always5~0_combout\,
	asdata => VCC,
	aload => \inst|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst|sdram|ALT_INV_m_state.000010000~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sdram|oe~_Duplicate_15_q\);

-- Location: DDIOOUTCELL_X34_Y11_N11
\inst|sdram|m_cmd[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "high")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|sdram|ALT_INV_Selector21~1_combout\,
	asdata => VCC,
	aload => \inst|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sdram|m_cmd\(1));

-- Location: LCCOMB_X32_Y13_N6
\inst|sdram|Selector36~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sdram|Selector36~1_combout\ = (!\inst|sdram|m_state.001000000~q\ & (!\inst|sdram|Selector39~0_combout\ & ((\inst|sdram|m_next~17_combout\) # (!\inst|sdram|m_state.100000000~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|sdram|m_state.001000000~q\,
	datab => \inst|sdram|m_state.100000000~q\,
	datac => \inst|sdram|m_next~17_combout\,
	datad => \inst|sdram|Selector39~0_combout\,
	combout => \inst|sdram|Selector36~1_combout\);

-- Location: LCCOMB_X31_Y13_N0
\inst|sdram|Selector36~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sdram|Selector36~2_combout\ = (\inst|sdram|Selector36~0_combout\) # ((\inst|sdram|m_next.010000000~q\ & ((!\inst|sdram|Selector36~1_combout\) # (!\inst|sdram|Selector38~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|sdram|Selector36~0_combout\,
	datab => \inst|sdram|Selector38~2_combout\,
	datac => \inst|sdram|m_next.010000000~q\,
	datad => \inst|sdram|Selector36~1_combout\,
	combout => \inst|sdram|Selector36~2_combout\);

-- Location: FF_X31_Y13_N1
\inst|sdram|m_next.010000000\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|sdram|Selector36~2_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sdram|m_next.010000000~q\);

-- Location: LCCOMB_X31_Y13_N26
\inst|sdram|Selector19~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sdram|Selector19~2_combout\ = (\inst|sdram|m_state.000000100~q\ & (((!\inst|sdram|refresh_request~q\ & \inst|sdram|m_state.001000000~q\)) # (!\inst|sdram|m_next.010000000~q\))) # (!\inst|sdram|m_state.000000100~q\ & (!\inst|sdram|refresh_request~q\ 
-- & (\inst|sdram|m_state.001000000~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000010111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|sdram|m_state.000000100~q\,
	datab => \inst|sdram|refresh_request~q\,
	datac => \inst|sdram|m_state.001000000~q\,
	datad => \inst|sdram|m_next.010000000~q\,
	combout => \inst|sdram|Selector19~2_combout\);

-- Location: LCCOMB_X31_Y13_N18
\inst|sdram|Selector19~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sdram|Selector19~0_combout\ = (!\inst|sdram|m_state.000000001~q\ & ((\inst|sdram|init_done~q\ & ((!\inst|sdram|refresh_request~q\))) # (!\inst|sdram|init_done~q\ & (!\inst|sdram|i_cmd\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|sdram|i_cmd\(3),
	datab => \inst|sdram|m_state.000000001~q\,
	datac => \inst|sdram|refresh_request~q\,
	datad => \inst|sdram|init_done~q\,
	combout => \inst|sdram|Selector19~0_combout\);

-- Location: LCCOMB_X31_Y13_N4
\inst|sdram|Selector19~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sdram|Selector19~3_combout\ = (!\inst|sdram|Selector19~0_combout\ & (((!\inst|sdram|Selector19~1_combout\ & !\inst|sdram|Selector19~2_combout\)) # (!\inst|sdram|active_cs_n~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000110111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|sdram|Selector19~1_combout\,
	datab => \inst|sdram|active_cs_n~q\,
	datac => \inst|sdram|Selector19~2_combout\,
	datad => \inst|sdram|Selector19~0_combout\,
	combout => \inst|sdram|Selector19~3_combout\);

-- Location: DDIOOUTCELL_X25_Y0_N18
\inst|sdram|m_cmd[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "high")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|sdram|ALT_INV_Selector19~3_combout\,
	asdata => VCC,
	aload => \inst|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sdram|m_cmd\(3));

-- Location: DDIOOUTCELL_X34_Y6_N18
\inst|sdram|m_cmd[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "high")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|sdram|ALT_INV_Selector20~0_combout\,
	asdata => VCC,
	aload => \inst|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sdram|m_cmd\(2));

-- Location: DDIOOUTCELL_X34_Y11_N4
\inst|sdram|m_cmd[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "high")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|sdram|ALT_INV_Selector22~1_combout\,
	asdata => VCC,
	aload => \inst|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sdram|m_cmd\(0));

-- Location: CLKCTRL_G4
\inst1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl\ : cycloneive_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \inst1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \inst1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\);

-- Location: FF_X24_Y8_N9
\inst|pio_led|data_out[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \inst|nios2|d_writedata\(3),
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \inst|pio_led|always0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|pio_led|data_out\(3));

-- Location: LCCOMB_X24_Y8_N14
\inst|pio_led|data_out[0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|pio_led|data_out[0]~feeder_combout\ = \inst|nios2|d_writedata\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|nios2|d_writedata\(0),
	combout => \inst|pio_led|data_out[0]~feeder_combout\);

-- Location: FF_X24_Y8_N15
\inst|pio_led|data_out[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|pio_led|data_out[0]~feeder_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|pio_led|always0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|pio_led|data_out\(0));

-- Location: FF_X31_Y15_N25
\inst|sdram|i_addr[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \inst|sdram|i_state.111~q\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sdram|i_addr\(12));

-- Location: LCCOMB_X32_Y15_N30
\inst|sdram|Selector85~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sdram|Selector85~2_combout\ = (\inst|sdram|m_state.000000010~q\ & (\inst|sdram|active_addr\(22))) # (!\inst|sdram|m_state.000000010~q\ & ((!\inst|sdram|i_addr\(12))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|sdram|active_addr\(22),
	datab => \inst|sdram|i_addr\(12),
	datad => \inst|sdram|m_state.000000010~q\,
	combout => \inst|sdram|Selector85~2_combout\);

-- Location: LCCOMB_X32_Y15_N24
\inst|sdram|Selector85~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sdram|Selector85~3_combout\ = (\inst|sdram|m_state.001000000~q\) # ((!\inst|sdram|m_state.000001000~q\ & (\inst|sdram|Selector85~2_combout\ & !\inst|sdram|m_state.000010000~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|sdram|m_state.000001000~q\,
	datab => \inst|sdram|m_state.001000000~q\,
	datac => \inst|sdram|Selector85~2_combout\,
	datad => \inst|sdram|m_state.000010000~q\,
	combout => \inst|sdram|Selector85~3_combout\);

-- Location: LCCOMB_X31_Y13_N8
\inst|sdram|m_addr[12]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sdram|m_addr[12]~0_combout\ = (!\inst|sdram|Selector41~4_combout\ & (!\inst|sdram|m_state.010000000~q\ & (\inst|sdram|Selector38~2_combout\ & !\inst|sdram|m_state.100000000~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|sdram|Selector41~4_combout\,
	datab => \inst|sdram|m_state.010000000~q\,
	datac => \inst|sdram|Selector38~2_combout\,
	datad => \inst|sdram|m_state.100000000~q\,
	combout => \inst|sdram|m_addr[12]~0_combout\);

-- Location: DDIOOUTCELL_X34_Y18_N18
\inst|sdram|m_addr[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|sdram|Selector85~3_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|sdram|m_addr[12]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sdram|m_addr\(12));

-- Location: LCCOMB_X32_Y15_N16
\inst|sdram|Selector86~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sdram|Selector86~2_combout\ = (\inst|sdram|m_state.000000010~q\ & (\inst|sdram|active_addr\(21))) # (!\inst|sdram|m_state.000000010~q\ & ((!\inst|sdram|i_addr\(12))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|sdram|active_addr\(21),
	datab => \inst|sdram|i_addr\(12),
	datad => \inst|sdram|m_state.000000010~q\,
	combout => \inst|sdram|Selector86~2_combout\);

-- Location: LCCOMB_X32_Y15_N18
\inst|sdram|Selector86~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sdram|Selector86~3_combout\ = (\inst|sdram|m_state.001000000~q\) # ((!\inst|sdram|m_state.000001000~q\ & (!\inst|sdram|m_state.000010000~q\ & \inst|sdram|Selector86~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|sdram|m_state.000001000~q\,
	datab => \inst|sdram|m_state.000010000~q\,
	datac => \inst|sdram|m_state.001000000~q\,
	datad => \inst|sdram|Selector86~2_combout\,
	combout => \inst|sdram|Selector86~3_combout\);

-- Location: DDIOOUTCELL_X34_Y19_N11
\inst|sdram|m_addr[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|sdram|Selector86~3_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|sdram|m_addr[12]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sdram|m_addr\(11));

-- Location: LCCOMB_X32_Y15_N10
\inst|sdram|Selector87~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sdram|Selector87~2_combout\ = (\inst|sdram|m_state.000000010~q\ & ((\inst|sdram|active_addr\(20)))) # (!\inst|sdram|m_state.000000010~q\ & (!\inst|sdram|i_addr\(12)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101100010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|sdram|m_state.000000010~q\,
	datab => \inst|sdram|i_addr\(12),
	datad => \inst|sdram|active_addr\(20),
	combout => \inst|sdram|Selector87~2_combout\);

-- Location: LCCOMB_X32_Y15_N4
\inst|sdram|Selector87~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sdram|Selector87~3_combout\ = (\inst|sdram|m_state.001000000~q\) # ((!\inst|sdram|m_state.000001000~q\ & (!\inst|sdram|m_state.000010000~q\ & \inst|sdram|Selector87~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|sdram|m_state.000001000~q\,
	datab => \inst|sdram|m_state.000010000~q\,
	datac => \inst|sdram|m_state.001000000~q\,
	datad => \inst|sdram|Selector87~2_combout\,
	combout => \inst|sdram|Selector87~3_combout\);

-- Location: DDIOOUTCELL_X34_Y19_N18
\inst|sdram|m_addr[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|sdram|Selector87~3_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|sdram|m_addr[12]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sdram|m_addr\(10));

-- Location: LCCOMB_X32_Y15_N28
\inst|sdram|Selector88~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sdram|Selector88~2_combout\ = (\inst|sdram|m_state.000000010~q\ & ((\inst|sdram|active_addr\(19)))) # (!\inst|sdram|m_state.000000010~q\ & (!\inst|sdram|i_addr\(12)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|sdram|i_addr\(12),
	datac => \inst|sdram|active_addr\(19),
	datad => \inst|sdram|m_state.000000010~q\,
	combout => \inst|sdram|Selector88~2_combout\);

-- Location: LCCOMB_X32_Y15_N14
\inst|sdram|Selector88~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sdram|Selector88~3_combout\ = (\inst|sdram|m_state.001000000~q\) # ((!\inst|sdram|m_state.000001000~q\ & (!\inst|sdram|m_state.000010000~q\ & \inst|sdram|Selector88~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|sdram|m_state.000001000~q\,
	datab => \inst|sdram|m_state.000010000~q\,
	datac => \inst|sdram|m_state.001000000~q\,
	datad => \inst|sdram|Selector88~2_combout\,
	combout => \inst|sdram|Selector88~3_combout\);

-- Location: DDIOOUTCELL_X34_Y19_N4
\inst|sdram|m_addr[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|sdram|Selector88~3_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|sdram|m_addr[12]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sdram|m_addr\(9));

-- Location: LCCOMB_X31_Y14_N2
\inst|sdram|m_addr[3]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sdram|m_addr[3]~1_combout\ = (\inst|sdram|WideOr9~0_combout\ & (((\inst|sdram|m_state.000000010~q\)))) # (!\inst|sdram|WideOr9~0_combout\ & (\inst|sdram|f_pop~q\ & (!\inst|sdram|pending~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|sdram|WideOr9~0_combout\,
	datab => \inst|sdram|f_pop~q\,
	datac => \inst|sdram|pending~combout\,
	datad => \inst|sdram|m_state.000000010~q\,
	combout => \inst|sdram|m_addr[3]~1_combout\);

-- Location: LCCOMB_X31_Y15_N4
\inst|sdram|Selector89~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sdram|Selector89~0_combout\ = (\inst|sdram|m_addr[3]~1_combout\ & (((!\inst|sdram|WideOr9~0_combout\)))) # (!\inst|sdram|m_addr[3]~1_combout\ & ((\inst|sdram|WideOr9~0_combout\ & ((!\inst|sdram|i_addr\(12)))) # (!\inst|sdram|WideOr9~0_combout\ & 
-- (\inst|sdram|active_addr\(8)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|sdram|active_addr\(8),
	datab => \inst|sdram|m_addr[3]~1_combout\,
	datac => \inst|sdram|WideOr9~0_combout\,
	datad => \inst|sdram|i_addr\(12),
	combout => \inst|sdram|Selector89~0_combout\);

-- Location: LCCOMB_X28_Y15_N24
\inst|cmd_xbar_mux_001|src_data[45]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cmd_xbar_mux_001|src_data\(45) = (\inst|nios2|ic_fill_line\(4) & ((\inst|cmd_xbar_mux_001|saved_grant\(0)) # ((\inst|cmd_xbar_mux_001|saved_grant\(1) & \inst|nios2|d_address_line_field\(4))))) # (!\inst|nios2|ic_fill_line\(4) & 
-- (((\inst|cmd_xbar_mux_001|saved_grant\(1) & \inst|nios2|d_address_line_field\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|ic_fill_line\(4),
	datab => \inst|cmd_xbar_mux_001|saved_grant\(0),
	datac => \inst|cmd_xbar_mux_001|saved_grant\(1),
	datad => \inst|nios2|d_address_line_field\(4),
	combout => \inst|cmd_xbar_mux_001|src_data\(45));

-- Location: FF_X28_Y15_N25
\inst|width_adapter|address_reg[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|cmd_xbar_mux_001|src_data\(45),
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|width_adapter|data_reg[9]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|width_adapter|address_reg\(9));

-- Location: LCCOMB_X28_Y15_N2
\inst|width_adapter|out_data[27]~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|width_adapter|out_data[27]~15_combout\ = (\inst|width_adapter|use_reg~q\ & (\inst|width_adapter|address_reg\(9))) # (!\inst|width_adapter|use_reg~q\ & ((\inst|cmd_xbar_mux_001|src_data\(45))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|width_adapter|address_reg\(9),
	datac => \inst|cmd_xbar_mux_001|src_data\(45),
	datad => \inst|width_adapter|use_reg~q\,
	combout => \inst|width_adapter|out_data[27]~15_combout\);

-- Location: LCCOMB_X29_Y15_N30
\inst|sdram|the_kernel_sdram_input_efifo_module|entry_0[26]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sdram|the_kernel_sdram_input_efifo_module|entry_0[26]~feeder_combout\ = \inst|width_adapter|out_data[27]~15_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|width_adapter|out_data[27]~15_combout\,
	combout => \inst|sdram|the_kernel_sdram_input_efifo_module|entry_0[26]~feeder_combout\);

-- Location: FF_X29_Y15_N31
\inst|sdram|the_kernel_sdram_input_efifo_module|entry_0[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|sdram|the_kernel_sdram_input_efifo_module|entry_0[26]~feeder_combout\,
	ena => \inst|sdram|the_kernel_sdram_input_efifo_module|entry_0[42]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sdram|the_kernel_sdram_input_efifo_module|entry_0\(26));

-- Location: LCCOMB_X31_Y15_N10
\inst|sdram|the_kernel_sdram_input_efifo_module|rd_data[26]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sdram|the_kernel_sdram_input_efifo_module|rd_data[26]~16_combout\ = (\inst|sdram|the_kernel_sdram_input_efifo_module|rd_address~q\ & (\inst|sdram|the_kernel_sdram_input_efifo_module|entry_1\(26))) # 
-- (!\inst|sdram|the_kernel_sdram_input_efifo_module|rd_address~q\ & ((\inst|sdram|the_kernel_sdram_input_efifo_module|entry_0\(26))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|sdram|the_kernel_sdram_input_efifo_module|entry_1\(26),
	datab => \inst|sdram|the_kernel_sdram_input_efifo_module|entry_0\(26),
	datad => \inst|sdram|the_kernel_sdram_input_efifo_module|rd_address~q\,
	combout => \inst|sdram|the_kernel_sdram_input_efifo_module|rd_data[26]~16_combout\);

-- Location: LCCOMB_X31_Y15_N22
\inst|sdram|Selector89~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sdram|Selector89~1_combout\ = (\inst|sdram|m_addr[3]~1_combout\ & ((\inst|sdram|Selector89~0_combout\ & ((\inst|sdram|the_kernel_sdram_input_efifo_module|rd_data[26]~16_combout\))) # (!\inst|sdram|Selector89~0_combout\ & 
-- (\inst|sdram|active_addr\(18))))) # (!\inst|sdram|m_addr[3]~1_combout\ & (((\inst|sdram|Selector89~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|sdram|active_addr\(18),
	datab => \inst|sdram|m_addr[3]~1_combout\,
	datac => \inst|sdram|Selector89~0_combout\,
	datad => \inst|sdram|the_kernel_sdram_input_efifo_module|rd_data[26]~16_combout\,
	combout => \inst|sdram|Selector89~1_combout\);

-- Location: DDIOOUTCELL_X34_Y20_N11
\inst|sdram|m_addr[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|sdram|Selector89~1_combout\,
	asdata => VCC,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst|sdram|m_state.001000000~q\,
	ena => \inst|sdram|m_addr[12]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sdram|m_addr\(8));

-- Location: LCCOMB_X26_Y13_N26
\inst|cmd_xbar_mux_001|src_data[44]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cmd_xbar_mux_001|src_data\(44) = (\inst|cmd_xbar_mux_001|saved_grant\(1) & ((\inst|nios2|d_address_line_field\(3)) # ((\inst|nios2|ic_fill_line\(3) & \inst|cmd_xbar_mux_001|saved_grant\(0))))) # (!\inst|cmd_xbar_mux_001|saved_grant\(1) & 
-- (((\inst|nios2|ic_fill_line\(3) & \inst|cmd_xbar_mux_001|saved_grant\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cmd_xbar_mux_001|saved_grant\(1),
	datab => \inst|nios2|d_address_line_field\(3),
	datac => \inst|nios2|ic_fill_line\(3),
	datad => \inst|cmd_xbar_mux_001|saved_grant\(0),
	combout => \inst|cmd_xbar_mux_001|src_data\(44));

-- Location: FF_X26_Y13_N27
\inst|width_adapter|address_reg[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|cmd_xbar_mux_001|src_data\(44),
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|width_adapter|data_reg[9]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|width_adapter|address_reg\(8));

-- Location: LCCOMB_X30_Y13_N12
\inst|width_adapter|out_data[26]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|width_adapter|out_data[26]~16_combout\ = (\inst|width_adapter|use_reg~q\ & (\inst|width_adapter|address_reg\(8))) # (!\inst|width_adapter|use_reg~q\ & ((\inst|cmd_xbar_mux_001|src_data\(44))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|width_adapter|use_reg~q\,
	datab => \inst|width_adapter|address_reg\(8),
	datad => \inst|cmd_xbar_mux_001|src_data\(44),
	combout => \inst|width_adapter|out_data[26]~16_combout\);

-- Location: FF_X30_Y13_N13
\inst|sdram|the_kernel_sdram_input_efifo_module|entry_1[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|width_adapter|out_data[26]~16_combout\,
	ena => \inst|sdram|the_kernel_sdram_input_efifo_module|entry_1[42]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sdram|the_kernel_sdram_input_efifo_module|entry_1\(25));

-- Location: LCCOMB_X30_Y13_N14
\inst|sdram|the_kernel_sdram_input_efifo_module|entry_0[25]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sdram|the_kernel_sdram_input_efifo_module|entry_0[25]~feeder_combout\ = \inst|width_adapter|out_data[26]~16_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|width_adapter|out_data[26]~16_combout\,
	combout => \inst|sdram|the_kernel_sdram_input_efifo_module|entry_0[25]~feeder_combout\);

-- Location: FF_X30_Y13_N15
\inst|sdram|the_kernel_sdram_input_efifo_module|entry_0[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|sdram|the_kernel_sdram_input_efifo_module|entry_0[25]~feeder_combout\,
	ena => \inst|sdram|the_kernel_sdram_input_efifo_module|entry_0[42]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sdram|the_kernel_sdram_input_efifo_module|entry_0\(25));

-- Location: LCCOMB_X31_Y15_N0
\inst|sdram|the_kernel_sdram_input_efifo_module|rd_data[25]~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sdram|the_kernel_sdram_input_efifo_module|rd_data[25]~17_combout\ = (\inst|sdram|the_kernel_sdram_input_efifo_module|rd_address~q\ & (\inst|sdram|the_kernel_sdram_input_efifo_module|entry_1\(25))) # 
-- (!\inst|sdram|the_kernel_sdram_input_efifo_module|rd_address~q\ & ((\inst|sdram|the_kernel_sdram_input_efifo_module|entry_0\(25))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|sdram|the_kernel_sdram_input_efifo_module|entry_1\(25),
	datac => \inst|sdram|the_kernel_sdram_input_efifo_module|entry_0\(25),
	datad => \inst|sdram|the_kernel_sdram_input_efifo_module|rd_address~q\,
	combout => \inst|sdram|the_kernel_sdram_input_efifo_module|rd_data[25]~17_combout\);

-- Location: FF_X31_Y15_N1
\inst|sdram|active_addr[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|sdram|the_kernel_sdram_input_efifo_module|rd_data[25]~17_combout\,
	ena => \inst|sdram|active_rnw~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sdram|active_addr\(7));

-- Location: LCCOMB_X31_Y15_N26
\inst|sdram|Selector90~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sdram|Selector90~0_combout\ = (\inst|sdram|m_addr[3]~1_combout\ & (((!\inst|sdram|WideOr9~0_combout\)))) # (!\inst|sdram|m_addr[3]~1_combout\ & ((\inst|sdram|WideOr9~0_combout\ & ((!\inst|sdram|i_addr\(12)))) # (!\inst|sdram|WideOr9~0_combout\ & 
-- (\inst|sdram|active_addr\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111001011110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|sdram|m_addr[3]~1_combout\,
	datab => \inst|sdram|active_addr\(7),
	datac => \inst|sdram|WideOr9~0_combout\,
	datad => \inst|sdram|i_addr\(12),
	combout => \inst|sdram|Selector90~0_combout\);

-- Location: LCCOMB_X31_Y15_N20
\inst|sdram|Selector90~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sdram|Selector90~1_combout\ = (\inst|sdram|m_addr[3]~1_combout\ & ((\inst|sdram|Selector90~0_combout\ & (\inst|sdram|the_kernel_sdram_input_efifo_module|rd_data[25]~17_combout\)) # (!\inst|sdram|Selector90~0_combout\ & 
-- ((\inst|sdram|active_addr\(17)))))) # (!\inst|sdram|m_addr[3]~1_combout\ & (((\inst|sdram|Selector90~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|sdram|the_kernel_sdram_input_efifo_module|rd_data[25]~17_combout\,
	datab => \inst|sdram|m_addr[3]~1_combout\,
	datac => \inst|sdram|Selector90~0_combout\,
	datad => \inst|sdram|active_addr\(17),
	combout => \inst|sdram|Selector90~1_combout\);

-- Location: DDIOOUTCELL_X34_Y20_N4
\inst|sdram|m_addr[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|sdram|Selector90~1_combout\,
	asdata => VCC,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst|sdram|m_state.001000000~q\,
	ena => \inst|sdram|m_addr[12]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sdram|m_addr\(7));

-- Location: LCCOMB_X26_Y13_N20
\inst|cmd_xbar_mux_001|src_data[43]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cmd_xbar_mux_001|src_data\(43) = (\inst|cmd_xbar_mux_001|saved_grant\(1) & ((\inst|nios2|d_address_line_field\(2)) # ((\inst|nios2|ic_fill_line\(2) & \inst|cmd_xbar_mux_001|saved_grant\(0))))) # (!\inst|cmd_xbar_mux_001|saved_grant\(1) & 
-- (((\inst|nios2|ic_fill_line\(2) & \inst|cmd_xbar_mux_001|saved_grant\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cmd_xbar_mux_001|saved_grant\(1),
	datab => \inst|nios2|d_address_line_field\(2),
	datac => \inst|nios2|ic_fill_line\(2),
	datad => \inst|cmd_xbar_mux_001|saved_grant\(0),
	combout => \inst|cmd_xbar_mux_001|src_data\(43));

-- Location: FF_X26_Y13_N21
\inst|width_adapter|address_reg[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|cmd_xbar_mux_001|src_data\(43),
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|width_adapter|data_reg[9]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|width_adapter|address_reg\(7));

-- Location: LCCOMB_X30_Y13_N24
\inst|width_adapter|out_data[25]~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|width_adapter|out_data[25]~17_combout\ = (\inst|width_adapter|use_reg~q\ & (\inst|width_adapter|address_reg\(7))) # (!\inst|width_adapter|use_reg~q\ & ((\inst|cmd_xbar_mux_001|src_data\(43))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|width_adapter|use_reg~q\,
	datac => \inst|width_adapter|address_reg\(7),
	datad => \inst|cmd_xbar_mux_001|src_data\(43),
	combout => \inst|width_adapter|out_data[25]~17_combout\);

-- Location: FF_X30_Y13_N25
\inst|sdram|the_kernel_sdram_input_efifo_module|entry_1[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|width_adapter|out_data[25]~17_combout\,
	ena => \inst|sdram|the_kernel_sdram_input_efifo_module|entry_1[42]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sdram|the_kernel_sdram_input_efifo_module|entry_1\(24));

-- Location: LCCOMB_X30_Y13_N26
\inst|sdram|the_kernel_sdram_input_efifo_module|entry_0[24]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sdram|the_kernel_sdram_input_efifo_module|entry_0[24]~feeder_combout\ = \inst|width_adapter|out_data[25]~17_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|width_adapter|out_data[25]~17_combout\,
	combout => \inst|sdram|the_kernel_sdram_input_efifo_module|entry_0[24]~feeder_combout\);

-- Location: FF_X30_Y13_N27
\inst|sdram|the_kernel_sdram_input_efifo_module|entry_0[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|sdram|the_kernel_sdram_input_efifo_module|entry_0[24]~feeder_combout\,
	ena => \inst|sdram|the_kernel_sdram_input_efifo_module|entry_0[42]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sdram|the_kernel_sdram_input_efifo_module|entry_0\(24));

-- Location: LCCOMB_X31_Y15_N30
\inst|sdram|the_kernel_sdram_input_efifo_module|rd_data[24]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sdram|the_kernel_sdram_input_efifo_module|rd_data[24]~18_combout\ = (\inst|sdram|the_kernel_sdram_input_efifo_module|rd_address~q\ & (\inst|sdram|the_kernel_sdram_input_efifo_module|entry_1\(24))) # 
-- (!\inst|sdram|the_kernel_sdram_input_efifo_module|rd_address~q\ & ((\inst|sdram|the_kernel_sdram_input_efifo_module|entry_0\(24))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|sdram|the_kernel_sdram_input_efifo_module|rd_address~q\,
	datac => \inst|sdram|the_kernel_sdram_input_efifo_module|entry_1\(24),
	datad => \inst|sdram|the_kernel_sdram_input_efifo_module|entry_0\(24),
	combout => \inst|sdram|the_kernel_sdram_input_efifo_module|rd_data[24]~18_combout\);

-- Location: LCCOMB_X31_Y15_N18
\inst|sdram|Selector91~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sdram|Selector91~1_combout\ = (\inst|sdram|Selector91~0_combout\ & (((\inst|sdram|the_kernel_sdram_input_efifo_module|rd_data[24]~18_combout\)) # (!\inst|sdram|m_addr[3]~1_combout\))) # (!\inst|sdram|Selector91~0_combout\ & 
-- (\inst|sdram|m_addr[3]~1_combout\ & ((\inst|sdram|active_addr\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|sdram|Selector91~0_combout\,
	datab => \inst|sdram|m_addr[3]~1_combout\,
	datac => \inst|sdram|the_kernel_sdram_input_efifo_module|rd_data[24]~18_combout\,
	datad => \inst|sdram|active_addr\(16),
	combout => \inst|sdram|Selector91~1_combout\);

-- Location: DDIOOUTCELL_X34_Y18_N4
\inst|sdram|m_addr[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|sdram|Selector91~1_combout\,
	asdata => VCC,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst|sdram|m_state.001000000~q\,
	ena => \inst|sdram|m_addr[12]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sdram|m_addr\(6));

-- Location: LCCOMB_X26_Y13_N22
\inst|cmd_xbar_mux_001|src_data[42]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cmd_xbar_mux_001|src_data\(42) = (\inst|cmd_xbar_mux_001|saved_grant\(1) & ((\inst|nios2|d_address_line_field\(1)) # ((\inst|cmd_xbar_mux_001|saved_grant\(0) & \inst|nios2|ic_fill_line\(1))))) # (!\inst|cmd_xbar_mux_001|saved_grant\(1) & 
-- (\inst|cmd_xbar_mux_001|saved_grant\(0) & (\inst|nios2|ic_fill_line\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cmd_xbar_mux_001|saved_grant\(1),
	datab => \inst|cmd_xbar_mux_001|saved_grant\(0),
	datac => \inst|nios2|ic_fill_line\(1),
	datad => \inst|nios2|d_address_line_field\(1),
	combout => \inst|cmd_xbar_mux_001|src_data\(42));

-- Location: FF_X26_Y13_N23
\inst|width_adapter|address_reg[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|cmd_xbar_mux_001|src_data\(42),
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|width_adapter|data_reg[9]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|width_adapter|address_reg\(6));

-- Location: LCCOMB_X30_Y13_N28
\inst|width_adapter|out_data[24]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|width_adapter|out_data[24]~18_combout\ = (\inst|width_adapter|use_reg~q\ & (\inst|width_adapter|address_reg\(6))) # (!\inst|width_adapter|use_reg~q\ & ((\inst|cmd_xbar_mux_001|src_data\(42))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|width_adapter|use_reg~q\,
	datab => \inst|width_adapter|address_reg\(6),
	datad => \inst|cmd_xbar_mux_001|src_data\(42),
	combout => \inst|width_adapter|out_data[24]~18_combout\);

-- Location: LCCOMB_X30_Y13_N6
\inst|sdram|the_kernel_sdram_input_efifo_module|entry_0[23]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sdram|the_kernel_sdram_input_efifo_module|entry_0[23]~feeder_combout\ = \inst|width_adapter|out_data[24]~18_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|width_adapter|out_data[24]~18_combout\,
	combout => \inst|sdram|the_kernel_sdram_input_efifo_module|entry_0[23]~feeder_combout\);

-- Location: FF_X30_Y13_N7
\inst|sdram|the_kernel_sdram_input_efifo_module|entry_0[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|sdram|the_kernel_sdram_input_efifo_module|entry_0[23]~feeder_combout\,
	ena => \inst|sdram|the_kernel_sdram_input_efifo_module|entry_0[42]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sdram|the_kernel_sdram_input_efifo_module|entry_0\(23));

-- Location: LCCOMB_X30_Y14_N28
\inst|sdram|the_kernel_sdram_input_efifo_module|rd_data[23]~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sdram|the_kernel_sdram_input_efifo_module|rd_data[23]~19_combout\ = (\inst|sdram|the_kernel_sdram_input_efifo_module|rd_address~q\ & (\inst|sdram|the_kernel_sdram_input_efifo_module|entry_1\(23))) # 
-- (!\inst|sdram|the_kernel_sdram_input_efifo_module|rd_address~q\ & ((\inst|sdram|the_kernel_sdram_input_efifo_module|entry_0\(23))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|sdram|the_kernel_sdram_input_efifo_module|entry_1\(23),
	datab => \inst|sdram|the_kernel_sdram_input_efifo_module|entry_0\(23),
	datad => \inst|sdram|the_kernel_sdram_input_efifo_module|rd_address~q\,
	combout => \inst|sdram|the_kernel_sdram_input_efifo_module|rd_data[23]~19_combout\);

-- Location: FF_X30_Y14_N29
\inst|sdram|active_addr[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|sdram|the_kernel_sdram_input_efifo_module|rd_data[23]~19_combout\,
	ena => \inst|sdram|active_rnw~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sdram|active_addr\(5));

-- Location: LCCOMB_X30_Y14_N14
\inst|sdram|Selector92~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sdram|Selector92~0_combout\ = (!\inst|sdram|WideOr9~0_combout\ & ((\inst|sdram|f_select~combout\ & ((\inst|sdram|the_kernel_sdram_input_efifo_module|rd_data[23]~19_combout\))) # (!\inst|sdram|f_select~combout\ & (\inst|sdram|active_addr\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|sdram|WideOr9~0_combout\,
	datab => \inst|sdram|active_addr\(5),
	datac => \inst|sdram|the_kernel_sdram_input_efifo_module|rd_data[23]~19_combout\,
	datad => \inst|sdram|f_select~combout\,
	combout => \inst|sdram|Selector92~0_combout\);

-- Location: LCCOMB_X30_Y14_N0
\inst|sdram|Selector92~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sdram|Selector92~1_combout\ = (\inst|sdram|Selector92~0_combout\) # ((\inst|sdram|WideOr9~0_combout\ & ((\inst|sdram|active_addr\(15)) # (!\inst|sdram|m_state.000000010~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|sdram|WideOr9~0_combout\,
	datab => \inst|sdram|m_state.000000010~q\,
	datac => \inst|sdram|Selector92~0_combout\,
	datad => \inst|sdram|active_addr\(15),
	combout => \inst|sdram|Selector92~1_combout\);

-- Location: DDIOOUTCELL_X21_Y24_N4
\inst|sdram|m_addr[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|sdram|Selector92~1_combout\,
	asdata => VCC,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst|sdram|m_state.001000000~q\,
	ena => \inst|sdram|m_addr[12]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sdram|m_addr\(5));

-- Location: LCCOMB_X26_Y13_N16
\inst|cmd_xbar_mux_001|src_data[41]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cmd_xbar_mux_001|src_data\(41) = (\inst|nios2|d_address_line_field\(0) & ((\inst|cmd_xbar_mux_001|saved_grant\(1)) # ((\inst|cmd_xbar_mux_001|saved_grant\(0) & \inst|nios2|ic_fill_line\(0))))) # (!\inst|nios2|d_address_line_field\(0) & 
-- (\inst|cmd_xbar_mux_001|saved_grant\(0) & (\inst|nios2|ic_fill_line\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|d_address_line_field\(0),
	datab => \inst|cmd_xbar_mux_001|saved_grant\(0),
	datac => \inst|nios2|ic_fill_line\(0),
	datad => \inst|cmd_xbar_mux_001|saved_grant\(1),
	combout => \inst|cmd_xbar_mux_001|src_data\(41));

-- Location: FF_X26_Y13_N17
\inst|width_adapter|address_reg[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|cmd_xbar_mux_001|src_data\(41),
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|width_adapter|data_reg[9]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|width_adapter|address_reg\(5));

-- Location: LCCOMB_X30_Y13_N16
\inst|width_adapter|out_data[23]~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|width_adapter|out_data[23]~19_combout\ = (\inst|width_adapter|use_reg~q\ & (\inst|width_adapter|address_reg\(5))) # (!\inst|width_adapter|use_reg~q\ & ((\inst|cmd_xbar_mux_001|src_data\(41))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|width_adapter|use_reg~q\,
	datac => \inst|width_adapter|address_reg\(5),
	datad => \inst|cmd_xbar_mux_001|src_data\(41),
	combout => \inst|width_adapter|out_data[23]~19_combout\);

-- Location: FF_X30_Y13_N17
\inst|sdram|the_kernel_sdram_input_efifo_module|entry_1[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|width_adapter|out_data[23]~19_combout\,
	ena => \inst|sdram|the_kernel_sdram_input_efifo_module|entry_1[42]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sdram|the_kernel_sdram_input_efifo_module|entry_1\(22));

-- Location: LCCOMB_X30_Y13_N10
\inst|sdram|the_kernel_sdram_input_efifo_module|entry_0[22]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sdram|the_kernel_sdram_input_efifo_module|entry_0[22]~feeder_combout\ = \inst|width_adapter|out_data[23]~19_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|width_adapter|out_data[23]~19_combout\,
	combout => \inst|sdram|the_kernel_sdram_input_efifo_module|entry_0[22]~feeder_combout\);

-- Location: FF_X30_Y13_N11
\inst|sdram|the_kernel_sdram_input_efifo_module|entry_0[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|sdram|the_kernel_sdram_input_efifo_module|entry_0[22]~feeder_combout\,
	ena => \inst|sdram|the_kernel_sdram_input_efifo_module|entry_0[42]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sdram|the_kernel_sdram_input_efifo_module|entry_0\(22));

-- Location: LCCOMB_X31_Y14_N14
\inst|sdram|the_kernel_sdram_input_efifo_module|rd_data[22]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sdram|the_kernel_sdram_input_efifo_module|rd_data[22]~20_combout\ = (\inst|sdram|the_kernel_sdram_input_efifo_module|rd_address~q\ & (\inst|sdram|the_kernel_sdram_input_efifo_module|entry_1\(22))) # 
-- (!\inst|sdram|the_kernel_sdram_input_efifo_module|rd_address~q\ & ((\inst|sdram|the_kernel_sdram_input_efifo_module|entry_0\(22))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|sdram|the_kernel_sdram_input_efifo_module|rd_address~q\,
	datac => \inst|sdram|the_kernel_sdram_input_efifo_module|entry_1\(22),
	datad => \inst|sdram|the_kernel_sdram_input_efifo_module|entry_0\(22),
	combout => \inst|sdram|the_kernel_sdram_input_efifo_module|rd_data[22]~20_combout\);

-- Location: FF_X31_Y14_N15
\inst|sdram|active_addr[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|sdram|the_kernel_sdram_input_efifo_module|rd_data[22]~20_combout\,
	ena => \inst|sdram|active_rnw~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sdram|active_addr\(4));

-- Location: LCCOMB_X31_Y14_N0
\inst|sdram|Selector93~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sdram|Selector93~0_combout\ = (\inst|sdram|pending~combout\ & (((\inst|sdram|active_addr\(4))))) # (!\inst|sdram|pending~combout\ & ((\inst|sdram|f_pop~q\ & (\inst|sdram|the_kernel_sdram_input_efifo_module|rd_data[22]~20_combout\)) # 
-- (!\inst|sdram|f_pop~q\ & ((\inst|sdram|active_addr\(4))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|sdram|pending~combout\,
	datab => \inst|sdram|the_kernel_sdram_input_efifo_module|rd_data[22]~20_combout\,
	datac => \inst|sdram|f_pop~q\,
	datad => \inst|sdram|active_addr\(4),
	combout => \inst|sdram|Selector93~0_combout\);

-- Location: LCCOMB_X26_Y15_N12
\inst|cmd_xbar_mux_001|src_data[51]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cmd_xbar_mux_001|src_data\(51) = (\inst|nios2|d_address_tag_field\(4) & ((\inst|cmd_xbar_mux_001|saved_grant\(1)) # ((\inst|cmd_xbar_mux_001|saved_grant\(0) & \inst|nios2|ic_fill_tag\(3))))) # (!\inst|nios2|d_address_tag_field\(4) & 
-- (((\inst|cmd_xbar_mux_001|saved_grant\(0) & \inst|nios2|ic_fill_tag\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|nios2|d_address_tag_field\(4),
	datab => \inst|cmd_xbar_mux_001|saved_grant\(1),
	datac => \inst|cmd_xbar_mux_001|saved_grant\(0),
	datad => \inst|nios2|ic_fill_tag\(3),
	combout => \inst|cmd_xbar_mux_001|src_data\(51));

-- Location: FF_X26_Y15_N13
\inst|width_adapter|address_reg[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|cmd_xbar_mux_001|src_data\(51),
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|width_adapter|data_reg[9]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|width_adapter|address_reg\(15));

-- Location: LCCOMB_X26_Y15_N28
\inst|width_adapter|out_data[33]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|width_adapter|out_data[33]~5_combout\ = (\inst|width_adapter|use_reg~q\ & (\inst|width_adapter|address_reg\(15))) # (!\inst|width_adapter|use_reg~q\ & ((\inst|cmd_xbar_mux_001|src_data\(51))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|width_adapter|use_reg~q\,
	datac => \inst|width_adapter|address_reg\(15),
	datad => \inst|cmd_xbar_mux_001|src_data\(51),
	combout => \inst|width_adapter|out_data[33]~5_combout\);

-- Location: FF_X26_Y15_N29
\inst|sdram|the_kernel_sdram_input_efifo_module|entry_1[32]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|width_adapter|out_data[33]~5_combout\,
	ena => \inst|sdram|the_kernel_sdram_input_efifo_module|entry_1[42]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sdram|the_kernel_sdram_input_efifo_module|entry_1\(32));

-- Location: LCCOMB_X30_Y15_N20
\inst|sdram|the_kernel_sdram_input_efifo_module|rd_data[32]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sdram|the_kernel_sdram_input_efifo_module|rd_data[32]~6_combout\ = (\inst|sdram|the_kernel_sdram_input_efifo_module|rd_address~q\ & ((\inst|sdram|the_kernel_sdram_input_efifo_module|entry_1\(32)))) # 
-- (!\inst|sdram|the_kernel_sdram_input_efifo_module|rd_address~q\ & (\inst|sdram|the_kernel_sdram_input_efifo_module|entry_0\(32)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|sdram|the_kernel_sdram_input_efifo_module|entry_0\(32),
	datac => \inst|sdram|the_kernel_sdram_input_efifo_module|rd_address~q\,
	datad => \inst|sdram|the_kernel_sdram_input_efifo_module|entry_1\(32),
	combout => \inst|sdram|the_kernel_sdram_input_efifo_module|rd_data[32]~6_combout\);

-- Location: FF_X30_Y15_N21
\inst|sdram|active_addr[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|sdram|the_kernel_sdram_input_efifo_module|rd_data[32]~6_combout\,
	ena => \inst|sdram|active_rnw~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sdram|active_addr\(14));

-- Location: LCCOMB_X31_Y14_N26
\inst|sdram|Selector93~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sdram|Selector93~1_combout\ = (\inst|sdram|WideOr9~0_combout\ & (((\inst|sdram|active_addr\(14)) # (!\inst|sdram|m_state.000000010~q\)))) # (!\inst|sdram|WideOr9~0_combout\ & (\inst|sdram|Selector93~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|sdram|WideOr9~0_combout\,
	datab => \inst|sdram|Selector93~0_combout\,
	datac => \inst|sdram|active_addr\(14),
	datad => \inst|sdram|m_state.000000010~q\,
	combout => \inst|sdram|Selector93~1_combout\);

-- Location: DDIOOUTCELL_X28_Y24_N4
\inst|sdram|m_addr[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|sdram|Selector93~1_combout\,
	asdata => VCC,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst|sdram|m_state.001000000~q\,
	ena => \inst|sdram|m_addr[12]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sdram|m_addr\(4));

-- Location: LCCOMB_X31_Y15_N14
\inst|sdram|Selector94~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sdram|Selector94~0_combout\ = (\inst|sdram|m_addr[3]~1_combout\ & (((!\inst|sdram|WideOr9~0_combout\)))) # (!\inst|sdram|m_addr[3]~1_combout\ & ((\inst|sdram|WideOr9~0_combout\ & ((!\inst|sdram|i_addr\(12)))) # (!\inst|sdram|WideOr9~0_combout\ & 
-- (\inst|sdram|active_addr\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|sdram|active_addr\(3),
	datab => \inst|sdram|m_addr[3]~1_combout\,
	datac => \inst|sdram|WideOr9~0_combout\,
	datad => \inst|sdram|i_addr\(12),
	combout => \inst|sdram|Selector94~0_combout\);

-- Location: LCCOMB_X26_Y13_N2
\inst|cmd_xbar_mux_001|src_data[40]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cmd_xbar_mux_001|src_data\(40) = (\inst|cmd_xbar_mux_001|saved_grant\(1) & ((\inst|nios2|d_address_offset_field\(2)) # ((\inst|cmd_xbar_mux_001|saved_grant\(0) & \inst|nios2|ic_fill_ap_offset\(2))))) # (!\inst|cmd_xbar_mux_001|saved_grant\(1) & 
-- (\inst|cmd_xbar_mux_001|saved_grant\(0) & (\inst|nios2|ic_fill_ap_offset\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cmd_xbar_mux_001|saved_grant\(1),
	datab => \inst|cmd_xbar_mux_001|saved_grant\(0),
	datac => \inst|nios2|ic_fill_ap_offset\(2),
	datad => \inst|nios2|d_address_offset_field\(2),
	combout => \inst|cmd_xbar_mux_001|src_data\(40));

-- Location: FF_X26_Y13_N3
\inst|width_adapter|address_reg[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|cmd_xbar_mux_001|src_data\(40),
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|width_adapter|data_reg[9]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|width_adapter|address_reg\(4));

-- Location: LCCOMB_X30_Y13_N4
\inst|width_adapter|out_data[22]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|width_adapter|out_data[22]~20_combout\ = (\inst|width_adapter|use_reg~q\ & ((\inst|width_adapter|address_reg\(4)))) # (!\inst|width_adapter|use_reg~q\ & (\inst|cmd_xbar_mux_001|src_data\(40)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|width_adapter|use_reg~q\,
	datab => \inst|cmd_xbar_mux_001|src_data\(40),
	datac => \inst|width_adapter|address_reg\(4),
	combout => \inst|width_adapter|out_data[22]~20_combout\);

-- Location: FF_X30_Y13_N5
\inst|sdram|the_kernel_sdram_input_efifo_module|entry_1[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|width_adapter|out_data[22]~20_combout\,
	ena => \inst|sdram|the_kernel_sdram_input_efifo_module|entry_1[42]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sdram|the_kernel_sdram_input_efifo_module|entry_1\(21));

-- Location: FF_X30_Y13_N23
\inst|sdram|the_kernel_sdram_input_efifo_module|entry_0[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \inst|width_adapter|out_data[22]~20_combout\,
	sload => VCC,
	ena => \inst|sdram|the_kernel_sdram_input_efifo_module|entry_0[42]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sdram|the_kernel_sdram_input_efifo_module|entry_0\(21));

-- Location: LCCOMB_X31_Y15_N12
\inst|sdram|the_kernel_sdram_input_efifo_module|rd_data[21]~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sdram|the_kernel_sdram_input_efifo_module|rd_data[21]~21_combout\ = (\inst|sdram|the_kernel_sdram_input_efifo_module|rd_address~q\ & (\inst|sdram|the_kernel_sdram_input_efifo_module|entry_1\(21))) # 
-- (!\inst|sdram|the_kernel_sdram_input_efifo_module|rd_address~q\ & ((\inst|sdram|the_kernel_sdram_input_efifo_module|entry_0\(21))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|sdram|the_kernel_sdram_input_efifo_module|rd_address~q\,
	datac => \inst|sdram|the_kernel_sdram_input_efifo_module|entry_1\(21),
	datad => \inst|sdram|the_kernel_sdram_input_efifo_module|entry_0\(21),
	combout => \inst|sdram|the_kernel_sdram_input_efifo_module|rd_data[21]~21_combout\);

-- Location: LCCOMB_X31_Y15_N16
\inst|sdram|Selector94~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sdram|Selector94~1_combout\ = (\inst|sdram|m_addr[3]~1_combout\ & ((\inst|sdram|Selector94~0_combout\ & ((\inst|sdram|the_kernel_sdram_input_efifo_module|rd_data[21]~21_combout\))) # (!\inst|sdram|Selector94~0_combout\ & 
-- (\inst|sdram|active_addr\(13))))) # (!\inst|sdram|m_addr[3]~1_combout\ & (((\inst|sdram|Selector94~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|sdram|active_addr\(13),
	datab => \inst|sdram|m_addr[3]~1_combout\,
	datac => \inst|sdram|Selector94~0_combout\,
	datad => \inst|sdram|the_kernel_sdram_input_efifo_module|rd_data[21]~21_combout\,
	combout => \inst|sdram|Selector94~1_combout\);

-- Location: DDIOOUTCELL_X32_Y24_N11
\inst|sdram|m_addr[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|sdram|Selector94~1_combout\,
	asdata => VCC,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst|sdram|m_state.001000000~q\,
	ena => \inst|sdram|m_addr[12]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sdram|m_addr\(3));

-- Location: LCCOMB_X30_Y12_N22
\inst|cmd_xbar_mux_001|src_data[39]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cmd_xbar_mux_001|src_data\(39) = (\inst|cmd_xbar_mux_001|saved_grant\(0) & ((\inst|nios2|ic_fill_ap_offset\(1)) # ((\inst|nios2|d_address_offset_field\(1) & \inst|cmd_xbar_mux_001|saved_grant\(1))))) # (!\inst|cmd_xbar_mux_001|saved_grant\(0) & 
-- (\inst|nios2|d_address_offset_field\(1) & (\inst|cmd_xbar_mux_001|saved_grant\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cmd_xbar_mux_001|saved_grant\(0),
	datab => \inst|nios2|d_address_offset_field\(1),
	datac => \inst|cmd_xbar_mux_001|saved_grant\(1),
	datad => \inst|nios2|ic_fill_ap_offset\(1),
	combout => \inst|cmd_xbar_mux_001|src_data\(39));

-- Location: FF_X30_Y12_N23
\inst|width_adapter|address_reg[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|cmd_xbar_mux_001|src_data\(39),
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|width_adapter|data_reg[9]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|width_adapter|address_reg\(3));

-- Location: LCCOMB_X30_Y12_N8
\inst|width_adapter|out_data[21]~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|width_adapter|out_data[21]~21_combout\ = (\inst|width_adapter|use_reg~q\ & ((\inst|width_adapter|address_reg\(3)))) # (!\inst|width_adapter|use_reg~q\ & (\inst|cmd_xbar_mux_001|src_data\(39)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cmd_xbar_mux_001|src_data\(39),
	datab => \inst|width_adapter|use_reg~q\,
	datac => \inst|width_adapter|address_reg\(3),
	combout => \inst|width_adapter|out_data[21]~21_combout\);

-- Location: LCCOMB_X30_Y11_N8
\inst|sdram|the_kernel_sdram_input_efifo_module|entry_0[20]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sdram|the_kernel_sdram_input_efifo_module|entry_0[20]~feeder_combout\ = \inst|width_adapter|out_data[21]~21_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|width_adapter|out_data[21]~21_combout\,
	combout => \inst|sdram|the_kernel_sdram_input_efifo_module|entry_0[20]~feeder_combout\);

-- Location: FF_X30_Y11_N9
\inst|sdram|the_kernel_sdram_input_efifo_module|entry_0[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|sdram|the_kernel_sdram_input_efifo_module|entry_0[20]~feeder_combout\,
	ena => \inst|sdram|the_kernel_sdram_input_efifo_module|entry_0[42]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sdram|the_kernel_sdram_input_efifo_module|entry_0\(20));

-- Location: LCCOMB_X30_Y15_N28
\inst|sdram|the_kernel_sdram_input_efifo_module|rd_data[20]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sdram|the_kernel_sdram_input_efifo_module|rd_data[20]~22_combout\ = (\inst|sdram|the_kernel_sdram_input_efifo_module|rd_address~q\ & (\inst|sdram|the_kernel_sdram_input_efifo_module|entry_1\(20))) # 
-- (!\inst|sdram|the_kernel_sdram_input_efifo_module|rd_address~q\ & ((\inst|sdram|the_kernel_sdram_input_efifo_module|entry_0\(20))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|sdram|the_kernel_sdram_input_efifo_module|entry_1\(20),
	datab => \inst|sdram|the_kernel_sdram_input_efifo_module|entry_0\(20),
	datac => \inst|sdram|the_kernel_sdram_input_efifo_module|rd_address~q\,
	combout => \inst|sdram|the_kernel_sdram_input_efifo_module|rd_data[20]~22_combout\);

-- Location: LCCOMB_X31_Y15_N2
\inst|sdram|Selector95~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sdram|Selector95~0_combout\ = (\inst|sdram|m_addr[3]~1_combout\ & (((!\inst|sdram|WideOr9~0_combout\)))) # (!\inst|sdram|m_addr[3]~1_combout\ & ((\inst|sdram|WideOr9~0_combout\ & ((!\inst|sdram|i_addr\(12)))) # (!\inst|sdram|WideOr9~0_combout\ & 
-- (\inst|sdram|active_addr\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|sdram|active_addr\(2),
	datab => \inst|sdram|m_addr[3]~1_combout\,
	datac => \inst|sdram|WideOr9~0_combout\,
	datad => \inst|sdram|i_addr\(12),
	combout => \inst|sdram|Selector95~0_combout\);

-- Location: LCCOMB_X30_Y15_N14
\inst|sdram|Selector95~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sdram|Selector95~1_combout\ = (\inst|sdram|m_addr[3]~1_combout\ & ((\inst|sdram|Selector95~0_combout\ & (\inst|sdram|the_kernel_sdram_input_efifo_module|rd_data[20]~22_combout\)) # (!\inst|sdram|Selector95~0_combout\ & 
-- ((\inst|sdram|active_addr\(12)))))) # (!\inst|sdram|m_addr[3]~1_combout\ & (((\inst|sdram|Selector95~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|sdram|m_addr[3]~1_combout\,
	datab => \inst|sdram|the_kernel_sdram_input_efifo_module|rd_data[20]~22_combout\,
	datac => \inst|sdram|active_addr\(12),
	datad => \inst|sdram|Selector95~0_combout\,
	combout => \inst|sdram|Selector95~1_combout\);

-- Location: DDIOOUTCELL_X32_Y24_N18
\inst|sdram|m_addr[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|sdram|Selector95~1_combout\,
	asdata => VCC,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst|sdram|m_state.001000000~q\,
	ena => \inst|sdram|m_addr[12]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sdram|m_addr\(2));

-- Location: LCCOMB_X31_Y15_N28
\inst|sdram|Selector96~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sdram|Selector96~0_combout\ = (\inst|sdram|m_addr[3]~1_combout\ & ((\inst|sdram|active_addr\(11)) # ((!\inst|sdram|WideOr9~0_combout\)))) # (!\inst|sdram|m_addr[3]~1_combout\ & (((\inst|sdram|WideOr9~0_combout\ & !\inst|sdram|i_addr\(12)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101011011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|sdram|m_addr[3]~1_combout\,
	datab => \inst|sdram|active_addr\(11),
	datac => \inst|sdram|WideOr9~0_combout\,
	datad => \inst|sdram|i_addr\(12),
	combout => \inst|sdram|Selector96~0_combout\);

-- Location: LCCOMB_X30_Y12_N16
\inst|cmd_xbar_mux_001|src_data[38]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cmd_xbar_mux_001|src_data\(38) = (\inst|cmd_xbar_mux_001|saved_grant\(0) & ((\inst|nios2|ic_fill_ap_offset\(0)) # ((\inst|cmd_xbar_mux_001|saved_grant\(1) & \inst|nios2|d_address_offset_field\(0))))) # (!\inst|cmd_xbar_mux_001|saved_grant\(0) & 
-- (((\inst|cmd_xbar_mux_001|saved_grant\(1) & \inst|nios2|d_address_offset_field\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cmd_xbar_mux_001|saved_grant\(0),
	datab => \inst|nios2|ic_fill_ap_offset\(0),
	datac => \inst|cmd_xbar_mux_001|saved_grant\(1),
	datad => \inst|nios2|d_address_offset_field\(0),
	combout => \inst|cmd_xbar_mux_001|src_data\(38));

-- Location: FF_X30_Y12_N17
\inst|width_adapter|address_reg[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|cmd_xbar_mux_001|src_data\(38),
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|width_adapter|data_reg[9]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|width_adapter|address_reg\(2));

-- Location: LCCOMB_X30_Y12_N18
\inst|width_adapter|out_data[20]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|width_adapter|out_data[20]~22_combout\ = (\inst|width_adapter|use_reg~q\ & ((\inst|width_adapter|address_reg\(2)))) # (!\inst|width_adapter|use_reg~q\ & (\inst|cmd_xbar_mux_001|src_data\(38)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cmd_xbar_mux_001|src_data\(38),
	datab => \inst|width_adapter|address_reg\(2),
	datac => \inst|width_adapter|use_reg~q\,
	combout => \inst|width_adapter|out_data[20]~22_combout\);

-- Location: FF_X30_Y12_N19
\inst|sdram|the_kernel_sdram_input_efifo_module|entry_1[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|width_adapter|out_data[20]~22_combout\,
	ena => \inst|sdram|the_kernel_sdram_input_efifo_module|entry_1[42]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sdram|the_kernel_sdram_input_efifo_module|entry_1\(19));

-- Location: LCCOMB_X30_Y11_N2
\inst|sdram|the_kernel_sdram_input_efifo_module|entry_0[19]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sdram|the_kernel_sdram_input_efifo_module|entry_0[19]~feeder_combout\ = \inst|width_adapter|out_data[20]~22_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|width_adapter|out_data[20]~22_combout\,
	combout => \inst|sdram|the_kernel_sdram_input_efifo_module|entry_0[19]~feeder_combout\);

-- Location: FF_X30_Y11_N3
\inst|sdram|the_kernel_sdram_input_efifo_module|entry_0[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|sdram|the_kernel_sdram_input_efifo_module|entry_0[19]~feeder_combout\,
	ena => \inst|sdram|the_kernel_sdram_input_efifo_module|entry_0[42]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sdram|the_kernel_sdram_input_efifo_module|entry_0\(19));

-- Location: LCCOMB_X30_Y10_N8
\inst|sdram|the_kernel_sdram_input_efifo_module|rd_data[19]~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sdram|the_kernel_sdram_input_efifo_module|rd_data[19]~23_combout\ = (\inst|sdram|the_kernel_sdram_input_efifo_module|rd_address~q\ & (\inst|sdram|the_kernel_sdram_input_efifo_module|entry_1\(19))) # 
-- (!\inst|sdram|the_kernel_sdram_input_efifo_module|rd_address~q\ & ((\inst|sdram|the_kernel_sdram_input_efifo_module|entry_0\(19))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|sdram|the_kernel_sdram_input_efifo_module|rd_address~q\,
	datac => \inst|sdram|the_kernel_sdram_input_efifo_module|entry_1\(19),
	datad => \inst|sdram|the_kernel_sdram_input_efifo_module|entry_0\(19),
	combout => \inst|sdram|the_kernel_sdram_input_efifo_module|rd_data[19]~23_combout\);

-- Location: FF_X30_Y10_N9
\inst|sdram|active_addr[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|sdram|the_kernel_sdram_input_efifo_module|rd_data[19]~23_combout\,
	ena => \inst|sdram|active_rnw~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sdram|active_addr\(1));

-- Location: LCCOMB_X30_Y10_N26
\inst|sdram|Selector96~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sdram|Selector96~1_combout\ = (\inst|sdram|WideOr9~0_combout\ & (\inst|sdram|Selector96~0_combout\)) # (!\inst|sdram|WideOr9~0_combout\ & ((\inst|sdram|Selector96~0_combout\ & 
-- (\inst|sdram|the_kernel_sdram_input_efifo_module|rd_data[19]~23_combout\)) # (!\inst|sdram|Selector96~0_combout\ & ((\inst|sdram|active_addr\(1))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|sdram|WideOr9~0_combout\,
	datab => \inst|sdram|Selector96~0_combout\,
	datac => \inst|sdram|the_kernel_sdram_input_efifo_module|rd_data[19]~23_combout\,
	datad => \inst|sdram|active_addr\(1),
	combout => \inst|sdram|Selector96~1_combout\);

-- Location: DDIOOUTCELL_X28_Y24_N18
\inst|sdram|m_addr[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|sdram|Selector96~1_combout\,
	asdata => VCC,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst|sdram|m_state.001000000~q\,
	ena => \inst|sdram|m_addr[12]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sdram|m_addr\(1));

-- Location: LCCOMB_X30_Y11_N12
\inst|width_adapter|out_data[19]~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|width_adapter|out_data[19]~23_combout\ = (\inst|width_adapter|use_reg~q\ & \inst|width_adapter|address_reg\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|width_adapter|use_reg~q\,
	datac => \inst|width_adapter|address_reg\(1),
	combout => \inst|width_adapter|out_data[19]~23_combout\);

-- Location: LCCOMB_X30_Y11_N6
\inst|sdram|the_kernel_sdram_input_efifo_module|entry_0[18]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sdram|the_kernel_sdram_input_efifo_module|entry_0[18]~feeder_combout\ = \inst|width_adapter|out_data[19]~23_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|width_adapter|out_data[19]~23_combout\,
	combout => \inst|sdram|the_kernel_sdram_input_efifo_module|entry_0[18]~feeder_combout\);

-- Location: FF_X30_Y11_N7
\inst|sdram|the_kernel_sdram_input_efifo_module|entry_0[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|sdram|the_kernel_sdram_input_efifo_module|entry_0[18]~feeder_combout\,
	ena => \inst|sdram|the_kernel_sdram_input_efifo_module|entry_0[42]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sdram|the_kernel_sdram_input_efifo_module|entry_0\(18));

-- Location: FF_X30_Y11_N13
\inst|sdram|the_kernel_sdram_input_efifo_module|entry_1[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|width_adapter|out_data[19]~23_combout\,
	ena => \inst|sdram|the_kernel_sdram_input_efifo_module|entry_1[42]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sdram|the_kernel_sdram_input_efifo_module|entry_1\(18));

-- Location: LCCOMB_X30_Y14_N10
\inst|sdram|the_kernel_sdram_input_efifo_module|rd_data[18]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sdram|the_kernel_sdram_input_efifo_module|rd_data[18]~24_combout\ = (\inst|sdram|the_kernel_sdram_input_efifo_module|rd_address~q\ & ((\inst|sdram|the_kernel_sdram_input_efifo_module|entry_1\(18)))) # 
-- (!\inst|sdram|the_kernel_sdram_input_efifo_module|rd_address~q\ & (\inst|sdram|the_kernel_sdram_input_efifo_module|entry_0\(18)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|sdram|the_kernel_sdram_input_efifo_module|entry_0\(18),
	datac => \inst|sdram|the_kernel_sdram_input_efifo_module|entry_1\(18),
	datad => \inst|sdram|the_kernel_sdram_input_efifo_module|rd_address~q\,
	combout => \inst|sdram|the_kernel_sdram_input_efifo_module|rd_data[18]~24_combout\);

-- Location: FF_X30_Y14_N11
\inst|sdram|active_addr[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|sdram|the_kernel_sdram_input_efifo_module|rd_data[18]~24_combout\,
	ena => \inst|sdram|active_rnw~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sdram|active_addr\(0));

-- Location: LCCOMB_X31_Y15_N24
\inst|sdram|Selector97~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sdram|Selector97~0_combout\ = (\inst|sdram|WideOr9~0_combout\ & (((!\inst|sdram|i_addr\(12) & !\inst|sdram|m_addr[3]~1_combout\)))) # (!\inst|sdram|WideOr9~0_combout\ & ((\inst|sdram|active_addr\(0)) # ((\inst|sdram|m_addr[3]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010101001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|sdram|WideOr9~0_combout\,
	datab => \inst|sdram|active_addr\(0),
	datac => \inst|sdram|i_addr\(12),
	datad => \inst|sdram|m_addr[3]~1_combout\,
	combout => \inst|sdram|Selector97~0_combout\);

-- Location: LCCOMB_X30_Y14_N12
\inst|sdram|Selector97~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sdram|Selector97~1_combout\ = (\inst|sdram|Selector97~0_combout\ & ((\inst|sdram|the_kernel_sdram_input_efifo_module|rd_data[18]~24_combout\) # ((!\inst|sdram|m_addr[3]~1_combout\)))) # (!\inst|sdram|Selector97~0_combout\ & 
-- (((\inst|sdram|active_addr\(10) & \inst|sdram|m_addr[3]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|sdram|the_kernel_sdram_input_efifo_module|rd_data[18]~24_combout\,
	datab => \inst|sdram|active_addr\(10),
	datac => \inst|sdram|Selector97~0_combout\,
	datad => \inst|sdram|m_addr[3]~1_combout\,
	combout => \inst|sdram|Selector97~1_combout\);

-- Location: DDIOOUTCELL_X23_Y24_N25
\inst|sdram|m_addr[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|sdram|Selector97~1_combout\,
	asdata => VCC,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst|sdram|m_state.001000000~q\,
	ena => \inst|sdram|m_addr[12]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sdram|m_addr\(0));

-- Location: LCCOMB_X30_Y14_N6
\inst|sdram|Selector98~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sdram|Selector98~0_combout\ = (\inst|sdram|m_state.000000010~q\ & (((\inst|sdram|active_addr\(23))))) # (!\inst|sdram|m_state.000000010~q\ & ((\inst|sdram|f_select~combout\ & (\inst|sdram|the_kernel_sdram_input_efifo_module|rd_data[41]~3_combout\)) 
-- # (!\inst|sdram|f_select~combout\ & ((\inst|sdram|active_addr\(23))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|sdram|the_kernel_sdram_input_efifo_module|rd_data[41]~3_combout\,
	datab => \inst|sdram|m_state.000000010~q\,
	datac => \inst|sdram|active_addr\(23),
	datad => \inst|sdram|f_select~combout\,
	combout => \inst|sdram|Selector98~0_combout\);

-- Location: LCCOMB_X32_Y15_N22
\inst|sdram|WideOr16~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sdram|WideOr16~0_combout\ = (\inst|sdram|m_state.000001000~q\) # ((\inst|sdram|m_state.000010000~q\) # (\inst|sdram|m_state.000000010~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|sdram|m_state.000001000~q\,
	datab => \inst|sdram|m_state.000010000~q\,
	datad => \inst|sdram|m_state.000000010~q\,
	combout => \inst|sdram|WideOr16~0_combout\);

-- Location: DDIOOUTCELL_X34_Y17_N4
\inst|sdram|m_bank[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|sdram|Selector98~0_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|sdram|WideOr16~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sdram|m_bank\(1));

-- Location: LCCOMB_X31_Y14_N20
\inst|sdram|Selector99~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sdram|Selector99~0_combout\ = (\inst|sdram|m_state.000000010~q\ & (((\inst|sdram|active_addr\(9))))) # (!\inst|sdram|m_state.000000010~q\ & ((\inst|sdram|f_select~combout\ & (\inst|sdram|the_kernel_sdram_input_efifo_module|rd_data[27]~0_combout\)) # 
-- (!\inst|sdram|f_select~combout\ & ((\inst|sdram|active_addr\(9))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|sdram|m_state.000000010~q\,
	datab => \inst|sdram|the_kernel_sdram_input_efifo_module|rd_data[27]~0_combout\,
	datac => \inst|sdram|f_select~combout\,
	datad => \inst|sdram|active_addr\(9),
	combout => \inst|sdram|Selector99~0_combout\);

-- Location: DDIOOUTCELL_X34_Y20_N18
\inst|sdram|m_bank[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|sdram|Selector99~0_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|sdram|WideOr16~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sdram|m_bank\(0));

-- Location: LCCOMB_X29_Y14_N14
\inst|sdram|comb~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sdram|comb~0_combout\ = (!\inst|width_adapter|use_reg~q\ & ((\inst|cmd_xbar_mux_001|saved_grant\(0)) # ((\inst|cmd_xbar_mux_001|saved_grant\(1) & \inst|nios2|d_byteenable\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cmd_xbar_mux_001|saved_grant\(0),
	datab => \inst|width_adapter|use_reg~q\,
	datac => \inst|cmd_xbar_mux_001|saved_grant\(1),
	datad => \inst|nios2|d_byteenable\(1),
	combout => \inst|sdram|comb~0_combout\);

-- Location: LCCOMB_X29_Y14_N18
\inst|sdram|comb~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sdram|comb~1_combout\ = (!\inst|sdram|comb~0_combout\ & (!\inst|sdram_s1_translator_avalon_universal_slave_0_agent|m0_write~combout\ & ((!\inst|width_adapter|use_reg~q\) # (!\inst|width_adapter|byteen_reg\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|width_adapter|byteen_reg\(1),
	datab => \inst|width_adapter|use_reg~q\,
	datac => \inst|sdram|comb~0_combout\,
	datad => \inst|sdram_s1_translator_avalon_universal_slave_0_agent|m0_write~combout\,
	combout => \inst|sdram|comb~1_combout\);

-- Location: FF_X29_Y14_N19
\inst|sdram|the_kernel_sdram_input_efifo_module|entry_0[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|sdram|comb~1_combout\,
	ena => \inst|sdram|the_kernel_sdram_input_efifo_module|entry_0[42]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sdram|the_kernel_sdram_input_efifo_module|entry_0\(17));

-- Location: LCCOMB_X30_Y14_N24
\inst|sdram|the_kernel_sdram_input_efifo_module|rd_data[17]~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sdram|the_kernel_sdram_input_efifo_module|rd_data[17]~25_combout\ = (\inst|sdram|the_kernel_sdram_input_efifo_module|rd_address~q\ & (\inst|sdram|the_kernel_sdram_input_efifo_module|entry_1\(17))) # 
-- (!\inst|sdram|the_kernel_sdram_input_efifo_module|rd_address~q\ & ((\inst|sdram|the_kernel_sdram_input_efifo_module|entry_0\(17))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|sdram|the_kernel_sdram_input_efifo_module|entry_1\(17),
	datab => \inst|sdram|the_kernel_sdram_input_efifo_module|rd_address~q\,
	datad => \inst|sdram|the_kernel_sdram_input_efifo_module|entry_0\(17),
	combout => \inst|sdram|the_kernel_sdram_input_efifo_module|rd_data[17]~25_combout\);

-- Location: FF_X30_Y14_N25
\inst|sdram|active_dqm[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|sdram|the_kernel_sdram_input_efifo_module|rd_data[17]~25_combout\,
	ena => \inst|sdram|active_rnw~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sdram|active_dqm\(1));

-- Location: LCCOMB_X30_Y14_N26
\inst|sdram|Selector116~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sdram|Selector116~0_combout\ = (\inst|sdram|f_select~combout\ & ((\inst|sdram|m_state.000000010~q\ & ((\inst|sdram|active_dqm\(1)))) # (!\inst|sdram|m_state.000000010~q\ & (\inst|sdram|the_kernel_sdram_input_efifo_module|rd_data[17]~25_combout\)))) 
-- # (!\inst|sdram|f_select~combout\ & (((\inst|sdram|active_dqm\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|sdram|f_select~combout\,
	datab => \inst|sdram|the_kernel_sdram_input_efifo_module|rd_data[17]~25_combout\,
	datac => \inst|sdram|m_state.000000010~q\,
	datad => \inst|sdram|active_dqm\(1),
	combout => \inst|sdram|Selector116~0_combout\);

-- Location: DDIOOUTCELL_X34_Y17_N18
\inst|sdram|m_dqm[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|sdram|Selector116~0_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|sdram|WideOr16~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sdram|m_dqm\(1));

-- Location: LCCOMB_X29_Y14_N16
\inst|sdram|comb~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sdram|comb~2_combout\ = (!\inst|width_adapter|use_reg~q\ & ((\inst|cmd_xbar_mux_001|saved_grant\(0)) # ((\inst|cmd_xbar_mux_001|saved_grant\(1) & \inst|nios2|d_byteenable\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cmd_xbar_mux_001|saved_grant\(1),
	datab => \inst|width_adapter|use_reg~q\,
	datac => \inst|cmd_xbar_mux_001|saved_grant\(0),
	datad => \inst|nios2|d_byteenable\(0),
	combout => \inst|sdram|comb~2_combout\);

-- Location: LCCOMB_X29_Y14_N20
\inst|sdram|comb~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sdram|comb~3_combout\ = (!\inst|sdram_s1_translator_avalon_universal_slave_0_agent|m0_write~combout\ & (!\inst|sdram|comb~2_combout\ & ((!\inst|width_adapter|use_reg~q\) # (!\inst|width_adapter|byteen_reg\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|width_adapter|byteen_reg\(0),
	datab => \inst|sdram_s1_translator_avalon_universal_slave_0_agent|m0_write~combout\,
	datac => \inst|sdram|comb~2_combout\,
	datad => \inst|width_adapter|use_reg~q\,
	combout => \inst|sdram|comb~3_combout\);

-- Location: FF_X29_Y14_N21
\inst|sdram|the_kernel_sdram_input_efifo_module|entry_1[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|sdram|comb~3_combout\,
	ena => \inst|sdram|the_kernel_sdram_input_efifo_module|entry_1[42]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sdram|the_kernel_sdram_input_efifo_module|entry_1\(16));

-- Location: LCCOMB_X30_Y14_N20
\inst|sdram|the_kernel_sdram_input_efifo_module|rd_data[16]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sdram|the_kernel_sdram_input_efifo_module|rd_data[16]~26_combout\ = (\inst|sdram|the_kernel_sdram_input_efifo_module|rd_address~q\ & ((\inst|sdram|the_kernel_sdram_input_efifo_module|entry_1\(16)))) # 
-- (!\inst|sdram|the_kernel_sdram_input_efifo_module|rd_address~q\ & (\inst|sdram|the_kernel_sdram_input_efifo_module|entry_0\(16)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|sdram|the_kernel_sdram_input_efifo_module|entry_0\(16),
	datab => \inst|sdram|the_kernel_sdram_input_efifo_module|entry_1\(16),
	datad => \inst|sdram|the_kernel_sdram_input_efifo_module|rd_address~q\,
	combout => \inst|sdram|the_kernel_sdram_input_efifo_module|rd_data[16]~26_combout\);

-- Location: FF_X30_Y14_N21
\inst|sdram|active_dqm[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|sdram|the_kernel_sdram_input_efifo_module|rd_data[16]~26_combout\,
	ena => \inst|sdram|active_rnw~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sdram|active_dqm\(0));

-- Location: LCCOMB_X30_Y14_N30
\inst|sdram|Selector117~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sdram|Selector117~0_combout\ = (\inst|sdram|f_select~combout\ & ((\inst|sdram|m_state.000000010~q\ & (\inst|sdram|active_dqm\(0))) # (!\inst|sdram|m_state.000000010~q\ & ((\inst|sdram|the_kernel_sdram_input_efifo_module|rd_data[16]~26_combout\))))) 
-- # (!\inst|sdram|f_select~combout\ & (((\inst|sdram|active_dqm\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|sdram|f_select~combout\,
	datab => \inst|sdram|m_state.000000010~q\,
	datac => \inst|sdram|active_dqm\(0),
	datad => \inst|sdram|the_kernel_sdram_input_efifo_module|rd_data[16]~26_combout\,
	combout => \inst|sdram|Selector117~0_combout\);

-- Location: DDIOOUTCELL_X34_Y10_N4
\inst|sdram|m_dqm[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst|sdram|Selector117~0_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|sdram|WideOr16~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sdram|m_dqm\(0));

-- Location: IOIBUF_X0_Y13_N22
\altera_reserved_tms~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_altera_reserved_tms,
	o => \altera_reserved_tms~input_o\);

-- Location: LCCOMB_X6_Y1_N0
\auto_hub|~GND\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
;

-- Location: LCCOMB_X25_Y5_N4
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~_wirecell\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~q\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~_wirecell_combout\);

-- Location: LCCOMB_X18_Y4_N0
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[0]~_wirecell\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(0),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[0]~_wirecell_combout\);
END structure;


