<?xml version="1.0" encoding="UTF-8"?>
<simPackage>
 <file
   path="avalon_conduit_fanout_10/sim/stencil_2d_cfan_avalon_conduit_fanout_10_joescla.sv"
   type="SYSTEM_VERILOG"
   library="avalon_conduit_fanout_10" />
 <file
   path="sim/stencil_2d_cfan.v"
   type="VERILOG"
   library="stencil_2d_cfan"
   hasInlineConfiguration="true" />
 <topLevel name="stencil_2d_cfan.stencil_2d_cfan" />
 <deviceFamily name="arria10" />
 <device name="10AX115U1F45I1SG" />
</simPackage>
