0.6
2018.3
Dec  7 2018
00:33:28
C:/verilog files/times_gate_operated/times_gate_operated.sim/sim_1/behav/xsim/glbl.v,1544155481,verilog,,,,glbl,,,,,,,,
C:/verilog files/times_gate_operated/times_gate_operated.srcs/sim_1/new/testbench_times_gate_operated.v,1631706433,verilog,,,,testbench_times_gate_operated,,,,,,,,
C:/verilog files/times_gate_operated/times_gate_operated.srcs/sources_1/new/times_gate_operated.v,1632654513,verilog,,C:/verilog files/times_gate_operated/times_gate_operated.srcs/sim_1/new/testbench_times_gate_operated.v,,mod_16_counter;times_gate_operated,,,,,,,,
