#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:54:30 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Fri Feb  5 14:45:53 2021
# Process ID: 15811
# Current directory: /media/sf_temp/dsn_pgu_cpu_git/xem7310_pll__PGU-CPU__work/xem7310_pll.runs/impl_1
# Command line: vivado -log xem7310__pgu_cpu__top.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source xem7310__pgu_cpu__top.tcl -notrace
# Log file: /media/sf_temp/dsn_pgu_cpu_git/xem7310_pll__PGU-CPU__work/xem7310_pll.runs/impl_1/xem7310__pgu_cpu__top.vdi
# Journal file: /media/sf_temp/dsn_pgu_cpu_git/xem7310_pll__PGU-CPU__work/xem7310_pll.runs/impl_1/vivado.jou
#-----------------------------------------------------------
source xem7310__pgu_cpu__top.tcl -notrace
Command: link_design -top xem7310__pgu_cpu__top -part xc7a200tfbg484-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Netlist 29-17] Analyzing 926 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.4
INFO: [Device 21-403] Loading part xc7a200tfbg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/media/sf_temp/dsn_pgu_cpu_git/xem7310_pll__PGU-CPU__work/xem7310_pll.srcs/sources_1/ip/fifo_generator_3_2/fifo_generator_3_2.xdc] for cell 'control_eeprom__11AA160T_inst/EEPROM_fifo_rd_inst/U0'
Finished Parsing XDC File [/media/sf_temp/dsn_pgu_cpu_git/xem7310_pll__PGU-CPU__work/xem7310_pll.srcs/sources_1/ip/fifo_generator_3_2/fifo_generator_3_2.xdc] for cell 'control_eeprom__11AA160T_inst/EEPROM_fifo_rd_inst/U0'
Parsing XDC File [/media/sf_temp/dsn_pgu_cpu_git/xem7310_pll__PGU-CPU__work/xem7310_pll.srcs/sources_1/ip/fifo_generator_3_1/fifo_generator_3_1.xdc] for cell 'control_eeprom__11AA160T_inst/EEPROM_fifo_wr_inst/U0'
Finished Parsing XDC File [/media/sf_temp/dsn_pgu_cpu_git/xem7310_pll__PGU-CPU__work/xem7310_pll.srcs/sources_1/ip/fifo_generator_3_1/fifo_generator_3_1.xdc] for cell 'control_eeprom__11AA160T_inst/EEPROM_fifo_wr_inst/U0'
Parsing XDC File [/media/sf_temp/dsn_pgu_cpu_git/xem7310_pll__PGU-CPU__work/xem7310_pll.srcs/sources_1/ip/fifo_generator_5_1_2/fifo_generator_5_1_2.xdc] for cell 'dac_pattern_gen_wrapper__inst/dac0_fifo_datinc__inst/U0'
Finished Parsing XDC File [/media/sf_temp/dsn_pgu_cpu_git/xem7310_pll__PGU-CPU__work/xem7310_pll.srcs/sources_1/ip/fifo_generator_5_1_2/fifo_generator_5_1_2.xdc] for cell 'dac_pattern_gen_wrapper__inst/dac0_fifo_datinc__inst/U0'
Parsing XDC File [/media/sf_temp/dsn_pgu_cpu_git/xem7310_pll__PGU-CPU__work/xem7310_pll.srcs/sources_1/ip/fifo_generator_5_1_2/fifo_generator_5_1_2.xdc] for cell 'dac_pattern_gen_wrapper__inst/dac0_fifo_dur_____inst/U0'
Finished Parsing XDC File [/media/sf_temp/dsn_pgu_cpu_git/xem7310_pll__PGU-CPU__work/xem7310_pll.srcs/sources_1/ip/fifo_generator_5_1_2/fifo_generator_5_1_2.xdc] for cell 'dac_pattern_gen_wrapper__inst/dac0_fifo_dur_____inst/U0'
Parsing XDC File [/media/sf_temp/dsn_pgu_cpu_git/xem7310_pll__PGU-CPU__work/xem7310_pll.srcs/sources_1/ip/fifo_generator_5_1_2/fifo_generator_5_1_2.xdc] for cell 'dac_pattern_gen_wrapper__inst/dac1_fifo_datinc__inst/U0'
Finished Parsing XDC File [/media/sf_temp/dsn_pgu_cpu_git/xem7310_pll__PGU-CPU__work/xem7310_pll.srcs/sources_1/ip/fifo_generator_5_1_2/fifo_generator_5_1_2.xdc] for cell 'dac_pattern_gen_wrapper__inst/dac1_fifo_datinc__inst/U0'
Parsing XDC File [/media/sf_temp/dsn_pgu_cpu_git/xem7310_pll__PGU-CPU__work/xem7310_pll.srcs/sources_1/ip/fifo_generator_5_1_2/fifo_generator_5_1_2.xdc] for cell 'dac_pattern_gen_wrapper__inst/dac1_fifo_dur_____inst/U0'
Finished Parsing XDC File [/media/sf_temp/dsn_pgu_cpu_git/xem7310_pll__PGU-CPU__work/xem7310_pll.srcs/sources_1/ip/fifo_generator_5_1_2/fifo_generator_5_1_2.xdc] for cell 'dac_pattern_gen_wrapper__inst/dac1_fifo_dur_____inst/U0'
Parsing XDC File [/media/sf_temp/dsn_pgu_cpu_git/xem7310_pll__PGU-CPU__work/xem7310_pll.srcs/sources_1/ip/fifo_generator_5_1_2/fifo_generator_5_1_2.xdc] for cell 'dac_pattern_gen_wrapper__inst/fifo_reload1_dac0_inst/U0'
Finished Parsing XDC File [/media/sf_temp/dsn_pgu_cpu_git/xem7310_pll__PGU-CPU__work/xem7310_pll.srcs/sources_1/ip/fifo_generator_5_1_2/fifo_generator_5_1_2.xdc] for cell 'dac_pattern_gen_wrapper__inst/fifo_reload1_dac0_inst/U0'
Parsing XDC File [/media/sf_temp/dsn_pgu_cpu_git/xem7310_pll__PGU-CPU__work/xem7310_pll.srcs/sources_1/ip/fifo_generator_5_1_2/fifo_generator_5_1_2.xdc] for cell 'dac_pattern_gen_wrapper__inst/fifo_reload1_dac1_inst/U0'
Finished Parsing XDC File [/media/sf_temp/dsn_pgu_cpu_git/xem7310_pll__PGU-CPU__work/xem7310_pll.srcs/sources_1/ip/fifo_generator_5_1_2/fifo_generator_5_1_2.xdc] for cell 'dac_pattern_gen_wrapper__inst/fifo_reload1_dac1_inst/U0'
Parsing XDC File [/media/sf_temp/dsn_pgu_cpu_git/xem7310_pll__PGU-CPU__work/xem7310_pll.srcs/sources_1/ip/fifo_generator_5_1_2/fifo_generator_5_1_2.xdc] for cell 'dac_pattern_gen_wrapper__inst/fifo_reload2_dac0_inst/U0'
Finished Parsing XDC File [/media/sf_temp/dsn_pgu_cpu_git/xem7310_pll__PGU-CPU__work/xem7310_pll.srcs/sources_1/ip/fifo_generator_5_1_2/fifo_generator_5_1_2.xdc] for cell 'dac_pattern_gen_wrapper__inst/fifo_reload2_dac0_inst/U0'
Parsing XDC File [/media/sf_temp/dsn_pgu_cpu_git/xem7310_pll__PGU-CPU__work/xem7310_pll.srcs/sources_1/ip/fifo_generator_5_1_2/fifo_generator_5_1_2.xdc] for cell 'dac_pattern_gen_wrapper__inst/fifo_reload2_dac1_inst/U0'
Finished Parsing XDC File [/media/sf_temp/dsn_pgu_cpu_git/xem7310_pll__PGU-CPU__work/xem7310_pll.srcs/sources_1/ip/fifo_generator_5_1_2/fifo_generator_5_1_2.xdc] for cell 'dac_pattern_gen_wrapper__inst/fifo_reload2_dac1_inst/U0'
Parsing XDC File [/media/sf_temp/dsn_pgu_cpu_git/xem7310_pll__PGU-CPU__work/xem7310_pll.srcs/sources_1/ip/fifo_generator_4_1_2/fifo_generator_4_1_2.xdc] for cell 'dac_pattern_gen_wrapper__inst/fifo_dac0_inst/U0'
Finished Parsing XDC File [/media/sf_temp/dsn_pgu_cpu_git/xem7310_pll__PGU-CPU__work/xem7310_pll.srcs/sources_1/ip/fifo_generator_4_1_2/fifo_generator_4_1_2.xdc] for cell 'dac_pattern_gen_wrapper__inst/fifo_dac0_inst/U0'
Parsing XDC File [/media/sf_temp/dsn_pgu_cpu_git/xem7310_pll__PGU-CPU__work/xem7310_pll.srcs/sources_1/ip/fifo_generator_4_1_2/fifo_generator_4_1_2.xdc] for cell 'dac_pattern_gen_wrapper__inst/fifo_dac1_inst/U0'
Finished Parsing XDC File [/media/sf_temp/dsn_pgu_cpu_git/xem7310_pll__PGU-CPU__work/xem7310_pll.srcs/sources_1/ip/fifo_generator_4_1_2/fifo_generator_4_1_2.xdc] for cell 'dac_pattern_gen_wrapper__inst/fifo_dac1_inst/U0'
Parsing XDC File [/media/sf_temp/dsn_pgu_cpu_git/xem7310_pll__PGU-CPU__work/xem7310_pll.srcs/sources_1/ip/xadc_wiz_0/xadc_wiz_0.xdc] for cell 'master_drp_ug480_inst/xadc_wiz_0_inst/inst'
Finished Parsing XDC File [/media/sf_temp/dsn_pgu_cpu_git/xem7310_pll__PGU-CPU__work/xem7310_pll.srcs/sources_1/ip/xadc_wiz_0/xadc_wiz_0.xdc] for cell 'master_drp_ug480_inst/xadc_wiz_0_inst/inst'
Parsing XDC File [/media/sf_temp/dsn_pgu_cpu_git/xem7310_pll__PGU-CPU__work/xem7310_pll.srcs/sources_1/ip/fifo_generator_4/fifo_generator_4.xdc] for cell 'TEST_fifo_inst/U0'
Finished Parsing XDC File [/media/sf_temp/dsn_pgu_cpu_git/xem7310_pll__PGU-CPU__work/xem7310_pll.srcs/sources_1/ip/fifo_generator_4/fifo_generator_4.xdc] for cell 'TEST_fifo_inst/U0'
Parsing XDC File [/media/sf_temp/dsn_pgu_cpu_git/xem7310_pll__PGU-CPU__work/xem7310_pll.srcs/sources_1/ip/fifo_generator_3/fifo_generator_3.xdc] for cell 'lan_endpoint_wrapper_inst/LAN_fifo_rd_inst/U0'
Finished Parsing XDC File [/media/sf_temp/dsn_pgu_cpu_git/xem7310_pll__PGU-CPU__work/xem7310_pll.srcs/sources_1/ip/fifo_generator_3/fifo_generator_3.xdc] for cell 'lan_endpoint_wrapper_inst/LAN_fifo_rd_inst/U0'
Parsing XDC File [/media/sf_temp/dsn_pgu_cpu_git/xem7310_pll__PGU-CPU__work/xem7310_pll.srcs/sources_1/ip/fifo_generator_3/fifo_generator_3.xdc] for cell 'lan_endpoint_wrapper_inst/LAN_fifo_wr_inst/U0'
Finished Parsing XDC File [/media/sf_temp/dsn_pgu_cpu_git/xem7310_pll__PGU-CPU__work/xem7310_pll.srcs/sources_1/ip/fifo_generator_3/fifo_generator_3.xdc] for cell 'lan_endpoint_wrapper_inst/LAN_fifo_wr_inst/U0'
Parsing XDC File [/media/sf_temp/dsn_pgu_cpu_git/xem7310_pll__PGU-CPU__work/xem7310_pll.srcs/sources_1/ip/microblaze_mcs_1/bd_0/ip/ip_0/bd_3c9d_microblaze_I_0.xdc] for cell 'lan_endpoint_wrapper_inst/soft_cpu_mcs_inst/inst/microblaze_I/U0'
Finished Parsing XDC File [/media/sf_temp/dsn_pgu_cpu_git/xem7310_pll__PGU-CPU__work/xem7310_pll.srcs/sources_1/ip/microblaze_mcs_1/bd_0/ip/ip_0/bd_3c9d_microblaze_I_0.xdc] for cell 'lan_endpoint_wrapper_inst/soft_cpu_mcs_inst/inst/microblaze_I/U0'
Parsing XDC File [/media/sf_temp/dsn_pgu_cpu_git/xem7310_pll__PGU-CPU__work/xem7310_pll.srcs/sources_1/ip/microblaze_mcs_1/bd_0/ip/ip_1/bd_3c9d_rst_0_0_board.xdc] for cell 'lan_endpoint_wrapper_inst/soft_cpu_mcs_inst/inst/rst_0/U0'
Finished Parsing XDC File [/media/sf_temp/dsn_pgu_cpu_git/xem7310_pll__PGU-CPU__work/xem7310_pll.srcs/sources_1/ip/microblaze_mcs_1/bd_0/ip/ip_1/bd_3c9d_rst_0_0_board.xdc] for cell 'lan_endpoint_wrapper_inst/soft_cpu_mcs_inst/inst/rst_0/U0'
Parsing XDC File [/media/sf_temp/dsn_pgu_cpu_git/xem7310_pll__PGU-CPU__work/xem7310_pll.srcs/sources_1/ip/microblaze_mcs_1/bd_0/ip/ip_1/bd_3c9d_rst_0_0.xdc] for cell 'lan_endpoint_wrapper_inst/soft_cpu_mcs_inst/inst/rst_0/U0'
Finished Parsing XDC File [/media/sf_temp/dsn_pgu_cpu_git/xem7310_pll__PGU-CPU__work/xem7310_pll.srcs/sources_1/ip/microblaze_mcs_1/bd_0/ip/ip_1/bd_3c9d_rst_0_0.xdc] for cell 'lan_endpoint_wrapper_inst/soft_cpu_mcs_inst/inst/rst_0/U0'
Parsing XDC File [/media/sf_temp/dsn_pgu_cpu_git/xem7310_pll__PGU-CPU__work/xem7310_pll.srcs/sources_1/ip/microblaze_mcs_1/bd_0/ip/ip_2/bd_3c9d_ilmb_0.xdc] for cell 'lan_endpoint_wrapper_inst/soft_cpu_mcs_inst/inst/ilmb/U0'
Finished Parsing XDC File [/media/sf_temp/dsn_pgu_cpu_git/xem7310_pll__PGU-CPU__work/xem7310_pll.srcs/sources_1/ip/microblaze_mcs_1/bd_0/ip/ip_2/bd_3c9d_ilmb_0.xdc] for cell 'lan_endpoint_wrapper_inst/soft_cpu_mcs_inst/inst/ilmb/U0'
Parsing XDC File [/media/sf_temp/dsn_pgu_cpu_git/xem7310_pll__PGU-CPU__work/xem7310_pll.srcs/sources_1/ip/microblaze_mcs_1/bd_0/ip/ip_3/bd_3c9d_dlmb_0.xdc] for cell 'lan_endpoint_wrapper_inst/soft_cpu_mcs_inst/inst/dlmb/U0'
Finished Parsing XDC File [/media/sf_temp/dsn_pgu_cpu_git/xem7310_pll__PGU-CPU__work/xem7310_pll.srcs/sources_1/ip/microblaze_mcs_1/bd_0/ip/ip_3/bd_3c9d_dlmb_0.xdc] for cell 'lan_endpoint_wrapper_inst/soft_cpu_mcs_inst/inst/dlmb/U0'
Parsing XDC File [/media/sf_temp/dsn_pgu_cpu_git/xem7310_pll__PGU-CPU__work/xem7310_pll.srcs/sources_1/ip/microblaze_mcs_1/bd_0/ip/ip_7/bd_3c9d_mdm_0_0.xdc] for cell 'lan_endpoint_wrapper_inst/soft_cpu_mcs_inst/inst/mdm_0/U0'
INFO: [Timing 38-35] Done setting XDC timing constraints. [/media/sf_temp/dsn_pgu_cpu_git/xem7310_pll__PGU-CPU__work/xem7310_pll.srcs/sources_1/ip/microblaze_mcs_1/bd_0/ip/ip_7/bd_3c9d_mdm_0_0.xdc:50]
get_clocks: Time (s): cpu = 00:00:13 ; elapsed = 00:00:24 . Memory (MB): peak = 2156.363 ; gain = 515.641 ; free physical = 4109 ; free virtual = 7725
Finished Parsing XDC File [/media/sf_temp/dsn_pgu_cpu_git/xem7310_pll__PGU-CPU__work/xem7310_pll.srcs/sources_1/ip/microblaze_mcs_1/bd_0/ip/ip_7/bd_3c9d_mdm_0_0.xdc] for cell 'lan_endpoint_wrapper_inst/soft_cpu_mcs_inst/inst/mdm_0/U0'
Parsing XDC File [/media/sf_temp/dsn_pgu_cpu_git/xem7310_pll__PGU-CPU__work/xem7310_pll.srcs/sources_1/ip/microblaze_mcs_1/bd_0/ip/ip_9/bd_3c9d_iomodule_0_0_board.xdc] for cell 'lan_endpoint_wrapper_inst/soft_cpu_mcs_inst/inst/iomodule_0/U0'
Finished Parsing XDC File [/media/sf_temp/dsn_pgu_cpu_git/xem7310_pll__PGU-CPU__work/xem7310_pll.srcs/sources_1/ip/microblaze_mcs_1/bd_0/ip/ip_9/bd_3c9d_iomodule_0_0_board.xdc] for cell 'lan_endpoint_wrapper_inst/soft_cpu_mcs_inst/inst/iomodule_0/U0'
Parsing XDC File [/media/sf_temp/dsn_pgu_cpu_git/xem7310_pll__PGU-CPU__work/xem7310_pll.srcs/sources_1/ip/microblaze_mcs_1/microblaze_mcs_1_board.xdc] for cell 'lan_endpoint_wrapper_inst/soft_cpu_mcs_inst/inst'
Finished Parsing XDC File [/media/sf_temp/dsn_pgu_cpu_git/xem7310_pll__PGU-CPU__work/xem7310_pll.srcs/sources_1/ip/microblaze_mcs_1/microblaze_mcs_1_board.xdc] for cell 'lan_endpoint_wrapper_inst/soft_cpu_mcs_inst/inst'
Parsing XDC File [/media/sf_temp/dsn_pgu_cpu_git/xem7310_pll__PGU-CPU__work/xem7310_pll.srcs/sources_1/ip/clk_wiz_1_2/clk_wiz_1_2_board.xdc] for cell 'clk_wiz_1_2_0_inst/inst'
Finished Parsing XDC File [/media/sf_temp/dsn_pgu_cpu_git/xem7310_pll__PGU-CPU__work/xem7310_pll.srcs/sources_1/ip/clk_wiz_1_2/clk_wiz_1_2_board.xdc] for cell 'clk_wiz_1_2_0_inst/inst'
Parsing XDC File [/media/sf_temp/dsn_pgu_cpu_git/xem7310_pll__PGU-CPU__work/xem7310_pll.srcs/sources_1/ip/clk_wiz_1_2/clk_wiz_1_2_board.xdc] for cell 'clk_wiz_1_2_1_inst/inst'
Finished Parsing XDC File [/media/sf_temp/dsn_pgu_cpu_git/xem7310_pll__PGU-CPU__work/xem7310_pll.srcs/sources_1/ip/clk_wiz_1_2/clk_wiz_1_2_board.xdc] for cell 'clk_wiz_1_2_1_inst/inst'
Parsing XDC File [/media/sf_temp/dsn_pgu_cpu_git/xem7310_pll__PGU-CPU__work/xem7310_pll.srcs/sources_1/ip/clk_wiz_1_2/clk_wiz_1_2_board.xdc] for cell 'clk_wiz_1_2_inst/inst'
Finished Parsing XDC File [/media/sf_temp/dsn_pgu_cpu_git/xem7310_pll__PGU-CPU__work/xem7310_pll.srcs/sources_1/ip/clk_wiz_1_2/clk_wiz_1_2_board.xdc] for cell 'clk_wiz_1_2_inst/inst'
Parsing XDC File [/media/sf_temp/dsn_pgu_cpu_git/xem7310_pll__PGU-CPU__work/xem7310_pll.srcs/sources_1/ip/clk_wiz_1_2/clk_wiz_1_2.xdc] for cell 'clk_wiz_1_2_0_inst/inst'
Finished Parsing XDC File [/media/sf_temp/dsn_pgu_cpu_git/xem7310_pll__PGU-CPU__work/xem7310_pll.srcs/sources_1/ip/clk_wiz_1_2/clk_wiz_1_2.xdc] for cell 'clk_wiz_1_2_0_inst/inst'
Parsing XDC File [/media/sf_temp/dsn_pgu_cpu_git/xem7310_pll__PGU-CPU__work/xem7310_pll.srcs/sources_1/ip/clk_wiz_1_2/clk_wiz_1_2.xdc] for cell 'clk_wiz_1_2_1_inst/inst'
Finished Parsing XDC File [/media/sf_temp/dsn_pgu_cpu_git/xem7310_pll__PGU-CPU__work/xem7310_pll.srcs/sources_1/ip/clk_wiz_1_2/clk_wiz_1_2.xdc] for cell 'clk_wiz_1_2_1_inst/inst'
Parsing XDC File [/media/sf_temp/dsn_pgu_cpu_git/xem7310_pll__PGU-CPU__work/xem7310_pll.srcs/sources_1/ip/clk_wiz_1_2/clk_wiz_1_2.xdc] for cell 'clk_wiz_1_2_inst/inst'
Finished Parsing XDC File [/media/sf_temp/dsn_pgu_cpu_git/xem7310_pll__PGU-CPU__work/xem7310_pll.srcs/sources_1/ip/clk_wiz_1_2/clk_wiz_1_2.xdc] for cell 'clk_wiz_1_2_inst/inst'
Parsing XDC File [/media/sf_temp/dsn_pgu_cpu_git/xem7310_pll__PGU-CPU__work/xem7310_pll.srcs/sources_1/ip/clk_wiz_0_3_1/clk_wiz_0_3_1_board.xdc] for cell 'clk_wiz_0_3_1_inst/inst'
Finished Parsing XDC File [/media/sf_temp/dsn_pgu_cpu_git/xem7310_pll__PGU-CPU__work/xem7310_pll.srcs/sources_1/ip/clk_wiz_0_3_1/clk_wiz_0_3_1_board.xdc] for cell 'clk_wiz_0_3_1_inst/inst'
Parsing XDC File [/media/sf_temp/dsn_pgu_cpu_git/xem7310_pll__PGU-CPU__work/xem7310_pll.srcs/sources_1/ip/clk_wiz_0_3_1/clk_wiz_0_3_1.xdc] for cell 'clk_wiz_0_3_1_inst/inst'
Finished Parsing XDC File [/media/sf_temp/dsn_pgu_cpu_git/xem7310_pll__PGU-CPU__work/xem7310_pll.srcs/sources_1/ip/clk_wiz_0_3_1/clk_wiz_0_3_1.xdc] for cell 'clk_wiz_0_3_1_inst/inst'
Parsing XDC File [/media/sf_temp/dsn_pgu_cpu_git/xem7310_pll__PGU-CPU__work/xem7310_pll.srcs/sources_1/ip/clk_wiz_0_0_1/clk_wiz_0_0_1_board.xdc] for cell 'clk_wiz_0_0_1_inst/inst'
Finished Parsing XDC File [/media/sf_temp/dsn_pgu_cpu_git/xem7310_pll__PGU-CPU__work/xem7310_pll.srcs/sources_1/ip/clk_wiz_0_0_1/clk_wiz_0_0_1_board.xdc] for cell 'clk_wiz_0_0_1_inst/inst'
Parsing XDC File [/media/sf_temp/dsn_pgu_cpu_git/xem7310_pll__PGU-CPU__work/xem7310_pll.srcs/sources_1/ip/clk_wiz_0_0_1/clk_wiz_0_0_1.xdc] for cell 'clk_wiz_0_0_1_inst/inst'
Finished Parsing XDC File [/media/sf_temp/dsn_pgu_cpu_git/xem7310_pll__PGU-CPU__work/xem7310_pll.srcs/sources_1/ip/clk_wiz_0_0_1/clk_wiz_0_0_1.xdc] for cell 'clk_wiz_0_0_1_inst/inst'
Parsing XDC File [/media/sf_temp/dsn_pgu_cpu_git/xem7310_pll__PGU-CPU__work/xem7310_pll.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'clk_wiz_0_inst/inst'
Finished Parsing XDC File [/media/sf_temp/dsn_pgu_cpu_git/xem7310_pll__PGU-CPU__work/xem7310_pll.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'clk_wiz_0_inst/inst'
Parsing XDC File [/media/sf_temp/dsn_pgu_cpu_git/xem7310_pll__PGU-CPU__work/xem7310_pll.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'clk_wiz_0_inst/inst'
INFO: [Timing 38-2] Deriving generated clocks [/media/sf_temp/dsn_pgu_cpu_git/xem7310_pll__PGU-CPU__work/xem7310_pll.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc:57]
Finished Parsing XDC File [/media/sf_temp/dsn_pgu_cpu_git/xem7310_pll__PGU-CPU__work/xem7310_pll.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'clk_wiz_0_inst/inst'
Parsing XDC File [/media/sf_temp/dsn_pgu_cpu_git/xem7310_pll__PGU-CPU__work/xem7310_pll.srcs/constrs_1/new/debug_net.xdc]
Finished Parsing XDC File [/media/sf_temp/dsn_pgu_cpu_git/xem7310_pll__PGU-CPU__work/xem7310_pll.srcs/constrs_1/new/debug_net.xdc]
Parsing XDC File [/media/sf_temp/dsn_pgu_cpu_git/xem7310_pll__PGU-CPU__work/xem7310_pll.srcs/constrs_1/imports/src_ref/xem7310__pgu_cpu__top.xdc]
INFO: [Timing 38-2] Deriving generated clocks [/media/sf_temp/dsn_pgu_cpu_git/xem7310_pll__PGU-CPU__work/xem7310_pll.srcs/constrs_1/imports/src_ref/xem7310__pgu_cpu__top.xdc:114]
INFO: [Timing 38-2] Deriving generated clocks [/media/sf_temp/dsn_pgu_cpu_git/xem7310_pll__PGU-CPU__work/xem7310_pll.srcs/constrs_1/imports/src_ref/xem7310__pgu_cpu__top.xdc:703]
Finished Parsing XDC File [/media/sf_temp/dsn_pgu_cpu_git/xem7310_pll__PGU-CPU__work/xem7310_pll.srcs/constrs_1/imports/src_ref/xem7310__pgu_cpu__top.xdc]
Parsing XDC File [/media/sf_temp/dsn_pgu_cpu_git/xem7310_pll__PGU-CPU__work/xem7310_pll.srcs/constrs_1/new/debug_cores.xdc]
Finished Parsing XDC File [/media/sf_temp/dsn_pgu_cpu_git/xem7310_pll__PGU-CPU__work/xem7310_pll.srcs/constrs_1/new/debug_cores.xdc]
Parsing XDC File [/media/sf_temp/dsn_pgu_cpu_git/xem7310_pll__PGU-CPU__work/xem7310_pll.srcs/sources_1/ip/fifo_generator_3_2/fifo_generator_3_2_clocks.xdc] for cell 'control_eeprom__11AA160T_inst/EEPROM_fifo_rd_inst/U0'
Finished Parsing XDC File [/media/sf_temp/dsn_pgu_cpu_git/xem7310_pll__PGU-CPU__work/xem7310_pll.srcs/sources_1/ip/fifo_generator_3_2/fifo_generator_3_2_clocks.xdc] for cell 'control_eeprom__11AA160T_inst/EEPROM_fifo_rd_inst/U0'
Parsing XDC File [/media/sf_temp/dsn_pgu_cpu_git/xem7310_pll__PGU-CPU__work/xem7310_pll.srcs/sources_1/ip/fifo_generator_3_1/fifo_generator_3_1_clocks.xdc] for cell 'control_eeprom__11AA160T_inst/EEPROM_fifo_wr_inst/U0'
Finished Parsing XDC File [/media/sf_temp/dsn_pgu_cpu_git/xem7310_pll__PGU-CPU__work/xem7310_pll.srcs/sources_1/ip/fifo_generator_3_1/fifo_generator_3_1_clocks.xdc] for cell 'control_eeprom__11AA160T_inst/EEPROM_fifo_wr_inst/U0'
Parsing XDC File [/media/sf_temp/dsn_pgu_cpu_git/xem7310_pll__PGU-CPU__work/xem7310_pll.srcs/sources_1/ip/fifo_generator_5_1_2/fifo_generator_5_1_2_clocks.xdc] for cell 'dac_pattern_gen_wrapper__inst/dac0_fifo_datinc__inst/U0'
Finished Parsing XDC File [/media/sf_temp/dsn_pgu_cpu_git/xem7310_pll__PGU-CPU__work/xem7310_pll.srcs/sources_1/ip/fifo_generator_5_1_2/fifo_generator_5_1_2_clocks.xdc] for cell 'dac_pattern_gen_wrapper__inst/dac0_fifo_datinc__inst/U0'
Parsing XDC File [/media/sf_temp/dsn_pgu_cpu_git/xem7310_pll__PGU-CPU__work/xem7310_pll.srcs/sources_1/ip/fifo_generator_5_1_2/fifo_generator_5_1_2_clocks.xdc] for cell 'dac_pattern_gen_wrapper__inst/dac0_fifo_dur_____inst/U0'
Finished Parsing XDC File [/media/sf_temp/dsn_pgu_cpu_git/xem7310_pll__PGU-CPU__work/xem7310_pll.srcs/sources_1/ip/fifo_generator_5_1_2/fifo_generator_5_1_2_clocks.xdc] for cell 'dac_pattern_gen_wrapper__inst/dac0_fifo_dur_____inst/U0'
Parsing XDC File [/media/sf_temp/dsn_pgu_cpu_git/xem7310_pll__PGU-CPU__work/xem7310_pll.srcs/sources_1/ip/fifo_generator_5_1_2/fifo_generator_5_1_2_clocks.xdc] for cell 'dac_pattern_gen_wrapper__inst/dac1_fifo_datinc__inst/U0'
Finished Parsing XDC File [/media/sf_temp/dsn_pgu_cpu_git/xem7310_pll__PGU-CPU__work/xem7310_pll.srcs/sources_1/ip/fifo_generator_5_1_2/fifo_generator_5_1_2_clocks.xdc] for cell 'dac_pattern_gen_wrapper__inst/dac1_fifo_datinc__inst/U0'
Parsing XDC File [/media/sf_temp/dsn_pgu_cpu_git/xem7310_pll__PGU-CPU__work/xem7310_pll.srcs/sources_1/ip/fifo_generator_5_1_2/fifo_generator_5_1_2_clocks.xdc] for cell 'dac_pattern_gen_wrapper__inst/dac1_fifo_dur_____inst/U0'
Finished Parsing XDC File [/media/sf_temp/dsn_pgu_cpu_git/xem7310_pll__PGU-CPU__work/xem7310_pll.srcs/sources_1/ip/fifo_generator_5_1_2/fifo_generator_5_1_2_clocks.xdc] for cell 'dac_pattern_gen_wrapper__inst/dac1_fifo_dur_____inst/U0'
Parsing XDC File [/media/sf_temp/dsn_pgu_cpu_git/xem7310_pll__PGU-CPU__work/xem7310_pll.srcs/sources_1/ip/fifo_generator_5_1_2/fifo_generator_5_1_2_clocks.xdc] for cell 'dac_pattern_gen_wrapper__inst/fifo_reload1_dac0_inst/U0'
Finished Parsing XDC File [/media/sf_temp/dsn_pgu_cpu_git/xem7310_pll__PGU-CPU__work/xem7310_pll.srcs/sources_1/ip/fifo_generator_5_1_2/fifo_generator_5_1_2_clocks.xdc] for cell 'dac_pattern_gen_wrapper__inst/fifo_reload1_dac0_inst/U0'
Parsing XDC File [/media/sf_temp/dsn_pgu_cpu_git/xem7310_pll__PGU-CPU__work/xem7310_pll.srcs/sources_1/ip/fifo_generator_5_1_2/fifo_generator_5_1_2_clocks.xdc] for cell 'dac_pattern_gen_wrapper__inst/fifo_reload1_dac1_inst/U0'
Finished Parsing XDC File [/media/sf_temp/dsn_pgu_cpu_git/xem7310_pll__PGU-CPU__work/xem7310_pll.srcs/sources_1/ip/fifo_generator_5_1_2/fifo_generator_5_1_2_clocks.xdc] for cell 'dac_pattern_gen_wrapper__inst/fifo_reload1_dac1_inst/U0'
Parsing XDC File [/media/sf_temp/dsn_pgu_cpu_git/xem7310_pll__PGU-CPU__work/xem7310_pll.srcs/sources_1/ip/fifo_generator_5_1_2/fifo_generator_5_1_2_clocks.xdc] for cell 'dac_pattern_gen_wrapper__inst/fifo_reload2_dac0_inst/U0'
Finished Parsing XDC File [/media/sf_temp/dsn_pgu_cpu_git/xem7310_pll__PGU-CPU__work/xem7310_pll.srcs/sources_1/ip/fifo_generator_5_1_2/fifo_generator_5_1_2_clocks.xdc] for cell 'dac_pattern_gen_wrapper__inst/fifo_reload2_dac0_inst/U0'
Parsing XDC File [/media/sf_temp/dsn_pgu_cpu_git/xem7310_pll__PGU-CPU__work/xem7310_pll.srcs/sources_1/ip/fifo_generator_5_1_2/fifo_generator_5_1_2_clocks.xdc] for cell 'dac_pattern_gen_wrapper__inst/fifo_reload2_dac1_inst/U0'
Finished Parsing XDC File [/media/sf_temp/dsn_pgu_cpu_git/xem7310_pll__PGU-CPU__work/xem7310_pll.srcs/sources_1/ip/fifo_generator_5_1_2/fifo_generator_5_1_2_clocks.xdc] for cell 'dac_pattern_gen_wrapper__inst/fifo_reload2_dac1_inst/U0'
Parsing XDC File [/media/sf_temp/dsn_pgu_cpu_git/xem7310_pll__PGU-CPU__work/xem7310_pll.srcs/sources_1/ip/fifo_generator_4_1_2/fifo_generator_4_1_2_clocks.xdc] for cell 'dac_pattern_gen_wrapper__inst/fifo_dac0_inst/U0'
Finished Parsing XDC File [/media/sf_temp/dsn_pgu_cpu_git/xem7310_pll__PGU-CPU__work/xem7310_pll.srcs/sources_1/ip/fifo_generator_4_1_2/fifo_generator_4_1_2_clocks.xdc] for cell 'dac_pattern_gen_wrapper__inst/fifo_dac0_inst/U0'
Parsing XDC File [/media/sf_temp/dsn_pgu_cpu_git/xem7310_pll__PGU-CPU__work/xem7310_pll.srcs/sources_1/ip/fifo_generator_4_1_2/fifo_generator_4_1_2_clocks.xdc] for cell 'dac_pattern_gen_wrapper__inst/fifo_dac1_inst/U0'
Finished Parsing XDC File [/media/sf_temp/dsn_pgu_cpu_git/xem7310_pll__PGU-CPU__work/xem7310_pll.srcs/sources_1/ip/fifo_generator_4_1_2/fifo_generator_4_1_2_clocks.xdc] for cell 'dac_pattern_gen_wrapper__inst/fifo_dac1_inst/U0'
Parsing XDC File [/media/sf_temp/dsn_pgu_cpu_git/xem7310_pll__PGU-CPU__work/xem7310_pll.srcs/sources_1/ip/fifo_generator_4/fifo_generator_4_clocks.xdc] for cell 'TEST_fifo_inst/U0'
Finished Parsing XDC File [/media/sf_temp/dsn_pgu_cpu_git/xem7310_pll__PGU-CPU__work/xem7310_pll.srcs/sources_1/ip/fifo_generator_4/fifo_generator_4_clocks.xdc] for cell 'TEST_fifo_inst/U0'
Parsing XDC File [/media/sf_temp/dsn_pgu_cpu_git/xem7310_pll__PGU-CPU__work/xem7310_pll.srcs/sources_1/ip/fifo_generator_3/fifo_generator_3_clocks.xdc] for cell 'lan_endpoint_wrapper_inst/LAN_fifo_rd_inst/U0'
Finished Parsing XDC File [/media/sf_temp/dsn_pgu_cpu_git/xem7310_pll__PGU-CPU__work/xem7310_pll.srcs/sources_1/ip/fifo_generator_3/fifo_generator_3_clocks.xdc] for cell 'lan_endpoint_wrapper_inst/LAN_fifo_rd_inst/U0'
Parsing XDC File [/media/sf_temp/dsn_pgu_cpu_git/xem7310_pll__PGU-CPU__work/xem7310_pll.srcs/sources_1/ip/fifo_generator_3/fifo_generator_3_clocks.xdc] for cell 'lan_endpoint_wrapper_inst/LAN_fifo_wr_inst/U0'
Finished Parsing XDC File [/media/sf_temp/dsn_pgu_cpu_git/xem7310_pll__PGU-CPU__work/xem7310_pll.srcs/sources_1/ip/fifo_generator_3/fifo_generator_3_clocks.xdc] for cell 'lan_endpoint_wrapper_inst/LAN_fifo_wr_inst/U0'
Parsing XDC File [/media/sf_temp/dsn_pgu_cpu_git/xem7310_pll__PGU-CPU__work/xem7310_pll.srcs/sources_1/ip/clk_wiz_1_2/clk_wiz_1_2_late.xdc] for cell 'clk_wiz_1_2_0_inst/inst'
Finished Parsing XDC File [/media/sf_temp/dsn_pgu_cpu_git/xem7310_pll__PGU-CPU__work/xem7310_pll.srcs/sources_1/ip/clk_wiz_1_2/clk_wiz_1_2_late.xdc] for cell 'clk_wiz_1_2_0_inst/inst'
Parsing XDC File [/media/sf_temp/dsn_pgu_cpu_git/xem7310_pll__PGU-CPU__work/xem7310_pll.srcs/sources_1/ip/clk_wiz_1_2/clk_wiz_1_2_late.xdc] for cell 'clk_wiz_1_2_1_inst/inst'
Finished Parsing XDC File [/media/sf_temp/dsn_pgu_cpu_git/xem7310_pll__PGU-CPU__work/xem7310_pll.srcs/sources_1/ip/clk_wiz_1_2/clk_wiz_1_2_late.xdc] for cell 'clk_wiz_1_2_1_inst/inst'
Parsing XDC File [/media/sf_temp/dsn_pgu_cpu_git/xem7310_pll__PGU-CPU__work/xem7310_pll.srcs/sources_1/ip/clk_wiz_1_2/clk_wiz_1_2_late.xdc] for cell 'clk_wiz_1_2_inst/inst'
Finished Parsing XDC File [/media/sf_temp/dsn_pgu_cpu_git/xem7310_pll__PGU-CPU__work/xem7310_pll.srcs/sources_1/ip/clk_wiz_1_2/clk_wiz_1_2_late.xdc] for cell 'clk_wiz_1_2_inst/inst'
Parsing XDC File [/media/sf_temp/dsn_pgu_cpu_git/xem7310_pll__PGU-CPU__work/xem7310_pll.srcs/sources_1/ip/clk_wiz_0_3_1/clk_wiz_0_3_1_late.xdc] for cell 'clk_wiz_0_3_1_inst/inst'
Finished Parsing XDC File [/media/sf_temp/dsn_pgu_cpu_git/xem7310_pll__PGU-CPU__work/xem7310_pll.srcs/sources_1/ip/clk_wiz_0_3_1/clk_wiz_0_3_1_late.xdc] for cell 'clk_wiz_0_3_1_inst/inst'
Parsing XDC File [/media/sf_temp/dsn_pgu_cpu_git/xem7310_pll__PGU-CPU__work/xem7310_pll.srcs/sources_1/ip/clk_wiz_0_0_1/clk_wiz_0_0_1_late.xdc] for cell 'clk_wiz_0_0_1_inst/inst'
Finished Parsing XDC File [/media/sf_temp/dsn_pgu_cpu_git/xem7310_pll__PGU-CPU__work/xem7310_pll.srcs/sources_1/ip/clk_wiz_0_0_1/clk_wiz_0_0_1_late.xdc] for cell 'clk_wiz_0_0_1_inst/inst'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Generating merged BMM file for the design top 'xem7310__pgu_cpu__top'...
INFO: [Memdata 28-144] Successfully populated the BRAM INIT strings from the following elf files: /media/sf_temp/dsn_pgu_cpu_git/xem7310_pll__PGU-CPU__work/xem7310_pll.srcs/sources_1/ip/microblaze_mcs_1/bd_0/ip/ip_0/data/mb_bootloop_le.elf 
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 231 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 37 instances
  LUT6_2 => LUT6_2 (LUT5, LUT6): 130 instances
  OBUFDS => OBUFDS_DUAL_BUF (INV, OBUFDS, OBUFDS): 36 instances
  RAM128X1S => RAM128X1S (MUXF7, RAMS64E, RAMS64E): 8 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 20 instances

12 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:30 ; elapsed = 00:00:54 . Memory (MB): peak = 2164.363 ; gain = 994.141 ; free physical = 4135 ; free virtual = 7752
Command: opt_design -directive Explore
INFO: [Vivado_Tcl 4-136] Directive used for opt_design is: Explore
Attempting to get a license for feature 'Implementation' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a200t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2196.379 ; gain = 32.016 ; free physical = 4129 ; free virtual = 7746
INFO: [Timing 38-35] Done setting XDC timing constraints.

Starting Logic Optimization Task

Phase 1 Generate And Synthesize Debug Cores
INFO: [Chipscope 16-318] Generating core instance : dbg_hub
INFO: [IP_Flow 19-3806] Processing IP xilinx.com:ip:xsdbm:3.0 for cell dbg_hub_CV.
INFO: [Chipscope 16-220] Re-using generated and synthesized IP, "xilinx.com:ip:xsdbm:3.0", from Vivado IP cache entry "1d60f7cc4ea208dc".
INFO: [Netlist 29-17] Analyzing 707 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Chipscope 16-318] Generating core instance : u_ila_0
INFO: [IP_Flow 19-3806] Processing IP xilinx.com:ip:ila:6.2 for cell u_ila_0_CV.
INFO: [Chipscope 16-220] Re-using generated and synthesized IP, "xilinx.com:ip:ila:6.2", from Vivado IP cache entry "3ab650510c672122".
INFO: [Netlist 29-17] Analyzing 735 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Chipscope 16-318] Generating core instance : u_ila_1
INFO: [IP_Flow 19-3806] Processing IP xilinx.com:ip:ila:6.2 for cell u_ila_1_CV.
INFO: [Chipscope 16-220] Re-using generated and synthesized IP, "xilinx.com:ip:ila:6.2", from Vivado IP cache entry "3ab650510c672122".
INFO: [Netlist 29-17] Analyzing 763 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Chipscope 16-318] Generating core instance : u_ila_2
INFO: [IP_Flow 19-3806] Processing IP xilinx.com:ip:ila:6.2 for cell u_ila_2_CV.
INFO: [Chipscope 16-220] Re-using generated and synthesized IP, "xilinx.com:ip:ila:6.2", from Vivado IP cache entry "161030e4c4b0c487".
INFO: [Netlist 29-17] Analyzing 791 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
Netlist sorting complete. Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.08 . Memory (MB): peak = 2255.051 ; gain = 0.000 ; free physical = 3992 ; free virtual = 7639
Phase 1 Generate And Synthesize Debug Cores | Checksum: 2970dd2ba

Time (s): cpu = 00:02:37 ; elapsed = 00:04:17 . Memory (MB): peak = 2255.051 ; gain = 58.672 ; free physical = 3992 ; free virtual = 7639
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 2 Retarget
INFO: [Opt 31-138] Pushed 13 inverter(s) to 66 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 2 Retarget | Checksum: 16e7b138c

Time (s): cpu = 00:02:43 ; elapsed = 00:04:22 . Memory (MB): peak = 2324.051 ; gain = 127.672 ; free physical = 3980 ; free virtual = 7627
INFO: [Opt 31-389] Phase Retarget created 709 cells and removed 1021 cells

Phase 3 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 3 Constant propagation | Checksum: 18aafc983

Time (s): cpu = 00:02:45 ; elapsed = 00:04:24 . Memory (MB): peak = 2324.051 ; gain = 127.672 ; free physical = 3979 ; free virtual = 7626
INFO: [Opt 31-389] Phase Constant propagation created 234 cells and removed 3589 cells

Phase 4 Sweep
Phase 4 Sweep | Checksum: b1520095

Time (s): cpu = 00:02:48 ; elapsed = 00:04:26 . Memory (MB): peak = 2324.051 ; gain = 127.672 ; free physical = 3976 ; free virtual = 7623
INFO: [Opt 31-389] Phase Sweep created 1 cells and removed 1922 cells

Phase 5 BUFG optimization
Phase 5 BUFG optimization | Checksum: b1520095

Time (s): cpu = 00:02:49 ; elapsed = 00:04:27 . Memory (MB): peak = 2324.051 ; gain = 127.672 ; free physical = 3976 ; free virtual = 7623
INFO: [Opt 31-389] Phase BUFG optimization created 0 cells and removed 0 cells

Phase 6 Shift Register Optimization
Phase 6 Shift Register Optimization | Checksum: b1520095

Time (s): cpu = 00:02:49 ; elapsed = 00:04:28 . Memory (MB): peak = 2324.051 ; gain = 127.672 ; free physical = 3975 ; free virtual = 7622
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Starting Connectivity Check Task

Time (s): cpu = 00:00:00.10 ; elapsed = 00:00:00.10 . Memory (MB): peak = 2324.051 ; gain = 0.000 ; free physical = 3976 ; free virtual = 7623
Ending Logic Optimization Task | Checksum: b1520095

Time (s): cpu = 00:02:50 ; elapsed = 00:04:29 . Memory (MB): peak = 2324.051 ; gain = 127.672 ; free physical = 3980 ; free virtual = 7627

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.232 | TNS=-47.318 |
INFO: [Power 33-23] Power model is not available for a0/d0/dna0
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 3 BRAM(s) out of a total of 38 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 1 WE to EN ports
Number of BRAM Ports augmented: 4 newly gated: 1 Total Ports: 76
Number of Flops added for Enable Generation: 3

Ending PowerOpt Patch Enables Task | Checksum: 1d8cf4ed6

Time (s): cpu = 00:00:00.35 ; elapsed = 00:00:00.31 . Memory (MB): peak = 2784.625 ; gain = 0.000 ; free physical = 3910 ; free virtual = 7557
Ending Power Optimization Task | Checksum: 1d8cf4ed6

Time (s): cpu = 00:00:22 ; elapsed = 00:00:13 . Memory (MB): peak = 2784.625 ; gain = 460.574 ; free physical = 3940 ; free virtual = 7587
INFO: [Common 17-83] Releasing license: Implementation
68 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:03:17 ; elapsed = 00:04:45 . Memory (MB): peak = 2784.625 ; gain = 620.262 ; free physical = 3940 ; free virtual = 7587
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.28 ; elapsed = 00:00:00.15 . Memory (MB): peak = 2784.625 ; gain = 0.000 ; free physical = 3942 ; free virtual = 7588
INFO: [Common 17-1381] The checkpoint '/media/sf_temp/dsn_pgu_cpu_git/xem7310_pll__PGU-CPU__work/xem7310_pll.runs/impl_1/xem7310__pgu_cpu__top_opt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 2784.625 ; gain = 0.000 ; free physical = 3939 ; free virtual = 7586
INFO: [runtcl-4] Executing : report_drc -file xem7310__pgu_cpu__top_drc_opted.rpt -pb xem7310__pgu_cpu__top_drc_opted.pb -rpx xem7310__pgu_cpu__top_drc_opted.rpx
Command: report_drc -file xem7310__pgu_cpu__top_drc_opted.rpt -pb xem7310__pgu_cpu__top_drc_opted.pb -rpx xem7310__pgu_cpu__top_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Coretcl 2-168] The results of DRC are in file /media/sf_temp/dsn_pgu_cpu_git/xem7310_pll__PGU-CPU__work/xem7310_pll.runs/impl_1/xem7310__pgu_cpu__top_drc_opted.rpt.
report_drc completed successfully
INFO: [Chipscope 16-240] Debug cores have already been implemented
Command: place_design -directive ExtraPostPlacementOpt
Attempting to get a license for feature 'Implementation' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a200t'
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 42 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 46-5] The placer was invoked with the 'ExtraPostPlacementOpt' directive.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 4 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2784.625 ; gain = 0.000 ; free physical = 3936 ; free virtual = 7583
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: f73e6660

Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.09 . Memory (MB): peak = 2784.625 ; gain = 0.000 ; free physical = 3936 ; free virtual = 7583
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2784.625 ; gain = 0.000 ; free physical = 3937 ; free virtual = 7584

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Place 30-568] A LUT 'dac_pattern_gen_wrapper__inst/dac_pattern_gen_inst/dac0_fifo_datinc__inst_i_2' is driving clock pin of 15 registers. This could lead to large hold time violations. First few involved registers are:
	dac_pattern_gen_wrapper__inst/dac0_fifo_datinc__inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1 {FIFO36E1}
	dac_pattern_gen_wrapper__inst/dac0_fifo_datinc__inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.power_on_wr_rst_reg[0] {FDRE}
	dac_pattern_gen_wrapper__inst/dac0_fifo_datinc__inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.power_on_wr_rst_reg[1] {FDRE}
	dac_pattern_gen_wrapper__inst/dac0_fifo_datinc__inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.power_on_wr_rst_reg[2] {FDRE}
	dac_pattern_gen_wrapper__inst/dac0_fifo_datinc__inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.power_on_wr_rst_reg[3] {FDRE}
WARNING: [Place 30-568] A LUT 'dac_pattern_gen_wrapper__inst/dac_pattern_gen_inst/dac0_fifo_dur_____inst_i_1' is driving clock pin of 15 registers. This could lead to large hold time violations. First few involved registers are:
	dac_pattern_gen_wrapper__inst/dac0_fifo_dur_____inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1 {FIFO36E1}
	dac_pattern_gen_wrapper__inst/dac0_fifo_dur_____inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.power_on_wr_rst_reg[0] {FDRE}
	dac_pattern_gen_wrapper__inst/dac0_fifo_dur_____inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.power_on_wr_rst_reg[1] {FDRE}
	dac_pattern_gen_wrapper__inst/dac0_fifo_dur_____inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.power_on_wr_rst_reg[2] {FDRE}
	dac_pattern_gen_wrapper__inst/dac0_fifo_dur_____inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.power_on_wr_rst_reg[3] {FDRE}
WARNING: [Place 30-568] A LUT 'dac_pattern_gen_wrapper__inst/dac_pattern_gen_inst/dac1_fifo_datinc__inst_i_2' is driving clock pin of 15 registers. This could lead to large hold time violations. First few involved registers are:
	dac_pattern_gen_wrapper__inst/dac1_fifo_datinc__inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1 {FIFO36E1}
	dac_pattern_gen_wrapper__inst/dac1_fifo_datinc__inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.power_on_wr_rst_reg[0] {FDRE}
	dac_pattern_gen_wrapper__inst/dac1_fifo_datinc__inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.power_on_wr_rst_reg[1] {FDRE}
	dac_pattern_gen_wrapper__inst/dac1_fifo_datinc__inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.power_on_wr_rst_reg[2] {FDRE}
	dac_pattern_gen_wrapper__inst/dac1_fifo_datinc__inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.power_on_wr_rst_reg[3] {FDRE}
WARNING: [Place 30-568] A LUT 'dac_pattern_gen_wrapper__inst/dac_pattern_gen_inst/dac1_fifo_dur_____inst_i_1' is driving clock pin of 15 registers. This could lead to large hold time violations. First few involved registers are:
	dac_pattern_gen_wrapper__inst/dac1_fifo_dur_____inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1 {FIFO36E1}
	dac_pattern_gen_wrapper__inst/dac1_fifo_dur_____inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.power_on_wr_rst_reg[0] {FDRE}
	dac_pattern_gen_wrapper__inst/dac1_fifo_dur_____inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.power_on_wr_rst_reg[1] {FDRE}
	dac_pattern_gen_wrapper__inst/dac1_fifo_dur_____inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.power_on_wr_rst_reg[2] {FDRE}
	dac_pattern_gen_wrapper__inst/dac1_fifo_dur_____inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.power_on_wr_rst_reg[3] {FDRE}
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: a24e9f28

Time (s): cpu = 00:00:19 ; elapsed = 00:00:12 . Memory (MB): peak = 2784.625 ; gain = 0.000 ; free physical = 3904 ; free virtual = 7551

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1837a6c64

Time (s): cpu = 00:00:31 ; elapsed = 00:00:19 . Memory (MB): peak = 2784.625 ; gain = 0.000 ; free physical = 3849 ; free virtual = 7496

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1837a6c64

Time (s): cpu = 00:00:31 ; elapsed = 00:00:20 . Memory (MB): peak = 2784.625 ; gain = 0.000 ; free physical = 3849 ; free virtual = 7496
Phase 1 Placer Initialization | Checksum: 1837a6c64

Time (s): cpu = 00:00:31 ; elapsed = 00:00:20 . Memory (MB): peak = 2784.625 ; gain = 0.000 ; free physical = 3849 ; free virtual = 7496

Phase 2 Global Placement
Phase 2 Global Placement | Checksum: 182347c16

Time (s): cpu = 00:01:26 ; elapsed = 00:00:54 . Memory (MB): peak = 2784.625 ; gain = 0.000 ; free physical = 3810 ; free virtual = 7457

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 182347c16

Time (s): cpu = 00:01:27 ; elapsed = 00:00:54 . Memory (MB): peak = 2784.625 ; gain = 0.000 ; free physical = 3813 ; free virtual = 7460

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 16e140768

Time (s): cpu = 00:01:33 ; elapsed = 00:00:58 . Memory (MB): peak = 2784.625 ; gain = 0.000 ; free physical = 3810 ; free virtual = 7457

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1168ce2d0

Time (s): cpu = 00:01:34 ; elapsed = 00:00:58 . Memory (MB): peak = 2784.625 ; gain = 0.000 ; free physical = 3810 ; free virtual = 7457

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 17b80c974

Time (s): cpu = 00:01:34 ; elapsed = 00:00:58 . Memory (MB): peak = 2784.625 ; gain = 0.000 ; free physical = 3810 ; free virtual = 7457

Phase 3.5 Timing Path Optimizer
Phase 3.5 Timing Path Optimizer | Checksum: 17b80c974

Time (s): cpu = 00:01:34 ; elapsed = 00:00:58 . Memory (MB): peak = 2784.625 ; gain = 0.000 ; free physical = 3810 ; free virtual = 7457

Phase 3.6 Fast Optimization
Phase 3.6 Fast Optimization | Checksum: 14e054351

Time (s): cpu = 00:01:34 ; elapsed = 00:00:59 . Memory (MB): peak = 2784.625 ; gain = 0.000 ; free physical = 3810 ; free virtual = 7457

Phase 3.7 Small Shape Detail Placement

Phase 3.7.1 Place Remaining
Phase 3.7.1 Place Remaining | Checksum: 1d88058c1

Time (s): cpu = 00:01:51 ; elapsed = 00:01:17 . Memory (MB): peak = 2784.625 ; gain = 0.000 ; free physical = 3766 ; free virtual = 7413
Phase 3.7 Small Shape Detail Placement | Checksum: 1d88058c1

Time (s): cpu = 00:01:51 ; elapsed = 00:01:17 . Memory (MB): peak = 2784.625 ; gain = 0.000 ; free physical = 3776 ; free virtual = 7423

Phase 3.8 Re-assign LUT pins
Phase 3.8 Re-assign LUT pins | Checksum: 1274fef58

Time (s): cpu = 00:01:52 ; elapsed = 00:01:18 . Memory (MB): peak = 2784.625 ; gain = 0.000 ; free physical = 3777 ; free virtual = 7424

Phase 3.9 Pipeline Register Optimization
Phase 3.9 Pipeline Register Optimization | Checksum: 1274fef58

Time (s): cpu = 00:01:53 ; elapsed = 00:01:19 . Memory (MB): peak = 2784.625 ; gain = 0.000 ; free physical = 3777 ; free virtual = 7424

Phase 3.10 Fast Optimization
Phase 3.10 Fast Optimization | Checksum: 1256a8f9d

Time (s): cpu = 00:01:58 ; elapsed = 00:01:22 . Memory (MB): peak = 2784.625 ; gain = 0.000 ; free physical = 3780 ; free virtual = 7427
Phase 3 Detail Placement | Checksum: 1256a8f9d

Time (s): cpu = 00:01:58 ; elapsed = 00:01:22 . Memory (MB): peak = 2784.625 ; gain = 0.000 ; free physical = 3780 ; free virtual = 7427

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1fa8a7ec0

Phase 4.1.1.1 BUFG Insertion
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 4 CPUs
INFO: [Place 46-31] BUFG insertion identified 0 candidate nets, 0 success, 0 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason.
Phase 4.1.1.1 BUFG Insertion | Checksum: 1fa8a7ec0

Time (s): cpu = 00:02:10 ; elapsed = 00:01:29 . Memory (MB): peak = 2784.625 ; gain = 0.000 ; free physical = 3788 ; free virtual = 7435
INFO: [Place 30-746] Post Placement Timing Summary WNS=-0.441. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 18d593f4c

Time (s): cpu = 00:02:52 ; elapsed = 00:02:07 . Memory (MB): peak = 2784.625 ; gain = 0.000 ; free physical = 3784 ; free virtual = 7431
Phase 4.1 Post Commit Optimization | Checksum: 18d593f4c

Time (s): cpu = 00:02:52 ; elapsed = 00:02:07 . Memory (MB): peak = 2784.625 ; gain = 0.000 ; free physical = 3784 ; free virtual = 7431
Post Placement Optimization Initialization | Checksum: 216f5668e
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 4 CPUs
INFO: [Place 46-31] BUFG insertion identified 0 candidate nets, 0 success, 0 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason.
INFO: [Place 30-746] Post Placement Timing Summary WNS=-0.441. For the most accurate timing information please run report_timing.

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 17a261e4e

Time (s): cpu = 00:03:26 ; elapsed = 00:02:33 . Memory (MB): peak = 2784.625 ; gain = 0.000 ; free physical = 3782 ; free virtual = 7429

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 17a261e4e

Time (s): cpu = 00:03:26 ; elapsed = 00:02:33 . Memory (MB): peak = 2784.625 ; gain = 0.000 ; free physical = 3782 ; free virtual = 7429

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: 107d2ac61

Time (s): cpu = 00:03:27 ; elapsed = 00:02:33 . Memory (MB): peak = 2784.625 ; gain = 0.000 ; free physical = 3782 ; free virtual = 7429
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 107d2ac61

Time (s): cpu = 00:03:27 ; elapsed = 00:02:33 . Memory (MB): peak = 2784.625 ; gain = 0.000 ; free physical = 3782 ; free virtual = 7429
Ending Placer Task | Checksum: f2914590

Time (s): cpu = 00:03:27 ; elapsed = 00:02:34 . Memory (MB): peak = 2784.625 ; gain = 0.000 ; free physical = 3826 ; free virtual = 7473
INFO: [Common 17-83] Releasing license: Implementation
94 Infos, 4 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:03:32 ; elapsed = 00:02:37 . Memory (MB): peak = 2784.625 ; gain = 0.000 ; free physical = 3826 ; free virtual = 7473
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 2784.625 ; gain = 0.000 ; free physical = 3810 ; free virtual = 7457
INFO: [Common 17-1381] The checkpoint '/media/sf_temp/dsn_pgu_cpu_git/xem7310_pll__PGU-CPU__work/xem7310_pll.runs/impl_1/xem7310__pgu_cpu__top_placed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 2784.625 ; gain = 0.000 ; free physical = 3824 ; free virtual = 7471
INFO: [runtcl-4] Executing : report_io -file xem7310__pgu_cpu__top_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.21 ; elapsed = 00:00:00.27 . Memory (MB): peak = 2784.625 ; gain = 0.000 ; free physical = 3810 ; free virtual = 7457
INFO: [runtcl-4] Executing : report_utilization -file xem7310__pgu_cpu__top_utilization_placed.rpt -pb xem7310__pgu_cpu__top_utilization_placed.pb
report_utilization: Time (s): cpu = 00:00:00.38 ; elapsed = 00:00:00.50 . Memory (MB): peak = 2784.625 ; gain = 0.000 ; free physical = 3820 ; free virtual = 7467
INFO: [runtcl-4] Executing : report_control_sets -verbose -file xem7310__pgu_cpu__top_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.20 ; elapsed = 00:00:00.28 . Memory (MB): peak = 2784.625 ; gain = 0.000 ; free physical = 3820 ; free virtual = 7467
Command: phys_opt_design -directive ExploreWithHoldFix
Attempting to get a license for feature 'Implementation' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a200t'
INFO: [Vivado_Tcl 4-137] Directive used for phys_opt_design is: ExploreWithHoldFix
Netlist sorting complete. Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.08 . Memory (MB): peak = 2784.625 ; gain = 0.000 ; free physical = 3819 ; free virtual = 7466

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 4 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.441 | TNS=-14.526 |
Phase 1 Physical Synthesis Initialization | Checksum: 1adeb5ca3

Time (s): cpu = 00:00:12 ; elapsed = 00:00:06 . Memory (MB): peak = 2784.625 ; gain = 0.000 ; free physical = 3799 ; free virtual = 7446
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.441 | TNS=-14.526 |

Phase 2 Fanout Optimization
INFO: [Physopt 32-64] No nets found for fanout-optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 2 Fanout Optimization | Checksum: 1adeb5ca3

Time (s): cpu = 00:00:13 ; elapsed = 00:00:06 . Memory (MB): peak = 2784.625 ; gain = 0.000 ; free physical = 3798 ; free virtual = 7445

Phase 3 Placement Based Optimization
INFO: [Physopt 32-660] Identified 19 candidate nets for placement-based optimization.
INFO: [Physopt 32-662] Processed net dac_pattern_gen_wrapper__inst/dac_pattern_gen_inst/r_fdcs_data_dac0[15]_i_3_n_0.  Did not re-place instance dac_pattern_gen_wrapper__inst/dac_pattern_gen_inst/r_fdcs_data_dac0[15]_i_3
INFO: [Physopt 32-662] Processed net dac_pattern_gen_wrapper__inst/dac_pattern_gen_inst/r_fdcs_cnt_duration_dac0[15]_bret__3_i_1_n_0.  Did not re-place instance dac_pattern_gen_wrapper__inst/dac_pattern_gen_inst/r_fdcs_cnt_duration_dac0[15]_bret__3_i_1
INFO: [Physopt 32-662] Processed net dac_pattern_gen_wrapper__inst/dac_pattern_gen_inst/r_dac0_fifo_reload2_wr_en_reg_0.  Did not re-place instance dac_pattern_gen_wrapper__inst/dac_pattern_gen_inst/r_dac0_fifo_reload2_wr_en_i_1
INFO: [Physopt 32-662] Processed net dac_pattern_gen_wrapper__inst/dac_pattern_gen_inst/r_fdcs_cnt_duration_dac0[15]_bret__3_i_16_n_0.  Did not re-place instance dac_pattern_gen_wrapper__inst/dac_pattern_gen_inst/r_fdcs_cnt_duration_dac0[15]_bret__3_i_16
INFO: [Physopt 32-662] Processed net dac_pattern_gen_wrapper__inst/dac_pattern_gen_inst/r_fdcs_cnt_duration_dac0[15]_bret__3_i_18_n_0.  Did not re-place instance dac_pattern_gen_wrapper__inst/dac_pattern_gen_inst/r_fdcs_cnt_duration_dac0[15]_bret__3_i_18
INFO: [Physopt 32-662] Processed net dac_pattern_gen_wrapper__inst/dac_pattern_gen_inst/r_fdcs_cnt_duration_dac0[15]_bret__3_i_7_n_0.  Did not re-place instance dac_pattern_gen_wrapper__inst/dac_pattern_gen_inst/r_fdcs_cnt_duration_dac0[15]_bret__3_i_7
INFO: [Physopt 32-662] Processed net dac_pattern_gen_wrapper__inst/dac_pattern_gen_inst/r_dac0_fifo_reload2_empty_reg_0.  Did not re-place instance dac_pattern_gen_wrapper__inst/dac_pattern_gen_inst/fifo_reload2_dac0_inst_i_2
INFO: [Physopt 32-662] Processed net dac_pattern_gen_wrapper__inst/dac_pattern_gen_inst/r_fdcs_data_dac0[15]_i_4_n_0.  Did not re-place instance dac_pattern_gen_wrapper__inst/dac_pattern_gen_inst/r_fdcs_data_dac0[15]_i_4
INFO: [Physopt 32-662] Processed net dac_pattern_gen_wrapper__inst/dac_pattern_gen_inst/r_fdcs_cnt_duration_dac0[15]_bret__3_i_2_n_0.  Did not re-place instance dac_pattern_gen_wrapper__inst/dac_pattern_gen_inst/r_fdcs_cnt_duration_dac0[15]_bret__3_i_2
INFO: [Physopt 32-662] Processed net dac_pattern_gen_wrapper__inst/dac_pattern_gen_inst/r_fdcs_cnt_duration_dac0[15]_bret__3_i_8_n_0.  Did not re-place instance dac_pattern_gen_wrapper__inst/dac_pattern_gen_inst/r_fdcs_cnt_duration_dac0[15]_bret__3_i_8
INFO: [Physopt 32-662] Processed net dac_pattern_gen_wrapper__inst/dac_pattern_gen_inst/r_fdcs_cnt_duration_dac0[15]_bret__3_i_19_n_0.  Did not re-place instance dac_pattern_gen_wrapper__inst/dac_pattern_gen_inst/r_fdcs_cnt_duration_dac0[15]_bret__3_i_19
INFO: [Physopt 32-662] Processed net dac_pattern_gen_wrapper__inst/dac_pattern_gen_inst/r_fdcs_cnt_duration_dac0[15]_bret__3_i_11_n_0.  Did not re-place instance dac_pattern_gen_wrapper__inst/dac_pattern_gen_inst/r_fdcs_cnt_duration_dac0[15]_bret__3_i_11
INFO: [Physopt 32-662] Processed net dac_pattern_gen_wrapper__inst/dac_pattern_gen_inst/r_fdcs_data_dac1[15]_i_4_n_0.  Did not re-place instance dac_pattern_gen_wrapper__inst/dac_pattern_gen_inst/r_fdcs_data_dac1[15]_i_4
INFO: [Physopt 32-662] Processed net dac_pattern_gen_wrapper__inst/dac_pattern_gen_inst/r_fdcs_cnt_duration_dac1[15]_bret__3_i_1_n_0.  Did not re-place instance dac_pattern_gen_wrapper__inst/dac_pattern_gen_inst/r_fdcs_cnt_duration_dac1[15]_bret__3_i_1
INFO: [Physopt 32-662] Processed net dac_pattern_gen_wrapper__inst/dac_pattern_gen_inst/r_dac1_fifo_empty_reg_0.  Did not re-place instance dac_pattern_gen_wrapper__inst/dac_pattern_gen_inst/fifo_dac1_inst_i_2
INFO: [Physopt 32-662] Processed net dac_pattern_gen_wrapper__inst/dac_pattern_gen_inst/r_fdcs_cnt_duration_dac1[15]_bret__3_i_15_n_0.  Did not re-place instance dac_pattern_gen_wrapper__inst/dac_pattern_gen_inst/r_fdcs_cnt_duration_dac1[15]_bret__3_i_15
INFO: [Physopt 32-662] Processed net dac_pattern_gen_wrapper__inst/dac_pattern_gen_inst/r_fdcs_cnt_duration_dac1[15]_bret__3_i_18_n_0.  Did not re-place instance dac_pattern_gen_wrapper__inst/dac_pattern_gen_inst/r_fdcs_cnt_duration_dac1[15]_bret__3_i_18
INFO: [Physopt 32-662] Processed net dac_pattern_gen_wrapper__inst/dac_pattern_gen_inst/r_fdcs_cnt_duration_dac1[15]_bret__3_i_7_n_0.  Did not re-place instance dac_pattern_gen_wrapper__inst/dac_pattern_gen_inst/r_fdcs_cnt_duration_dac1[15]_bret__3_i_7
INFO: [Physopt 32-662] Processed net ok_endpoint_wrapper_inst/okHI/core0/core0/a0/la64fa2d1faaafafc73d47ae32e7cfc88.  Did not re-place instance ok_endpoint_wrapper_inst/okHI/core0/core0/a0/c0/la64fa2d1faaafafc73d47ae32e7cfc88_reg
INFO: [Physopt 32-661] Optimized 0 net.  Re-placed 0 instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.10 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2784.625 ; gain = 0.000 ; free physical = 3794 ; free virtual = 7441
Phase 3 Placement Based Optimization | Checksum: 12d9a2dc2

Time (s): cpu = 00:00:19 ; elapsed = 00:00:09 . Memory (MB): peak = 2784.625 ; gain = 0.000 ; free physical = 3795 ; free virtual = 7442

Phase 4 Rewire
INFO: [Physopt 32-246] Starting Signal Push optimization...
INFO: [Physopt 32-241] No nets found for rewiring () optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2784.625 ; gain = 0.000 ; free physical = 3794 ; free virtual = 7441
Phase 4 Rewire | Checksum: 12d9a2dc2

Time (s): cpu = 00:00:19 ; elapsed = 00:00:09 . Memory (MB): peak = 2784.625 ; gain = 0.000 ; free physical = 3795 ; free virtual = 7441

Phase 5 Critical Cell Optimization
INFO: [Physopt 32-68] No nets found for critical-cell optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 5 Critical Cell Optimization | Checksum: 12d9a2dc2

Time (s): cpu = 00:00:19 ; elapsed = 00:00:09 . Memory (MB): peak = 2784.625 ; gain = 0.000 ; free physical = 3795 ; free virtual = 7441

Phase 6 Fanout Optimization
INFO: [Physopt 32-64] No nets found for fanout-optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 6 Fanout Optimization | Checksum: 12d9a2dc2

Time (s): cpu = 00:00:19 ; elapsed = 00:00:10 . Memory (MB): peak = 2784.625 ; gain = 0.000 ; free physical = 3795 ; free virtual = 7441

Phase 7 Placement Based Optimization
INFO: [Physopt 32-660] Identified 19 candidate nets for placement-based optimization.
INFO: [Physopt 32-662] Processed net dac_pattern_gen_wrapper__inst/dac_pattern_gen_inst/r_fdcs_data_dac0[15]_i_3_n_0.  Did not re-place instance dac_pattern_gen_wrapper__inst/dac_pattern_gen_inst/r_fdcs_data_dac0[15]_i_3
INFO: [Physopt 32-662] Processed net dac_pattern_gen_wrapper__inst/dac_pattern_gen_inst/r_fdcs_cnt_duration_dac0[15]_bret__3_i_1_n_0.  Did not re-place instance dac_pattern_gen_wrapper__inst/dac_pattern_gen_inst/r_fdcs_cnt_duration_dac0[15]_bret__3_i_1
INFO: [Physopt 32-662] Processed net dac_pattern_gen_wrapper__inst/dac_pattern_gen_inst/r_dac0_fifo_reload2_wr_en_reg_0.  Did not re-place instance dac_pattern_gen_wrapper__inst/dac_pattern_gen_inst/r_dac0_fifo_reload2_wr_en_i_1
INFO: [Physopt 32-662] Processed net dac_pattern_gen_wrapper__inst/dac_pattern_gen_inst/r_fdcs_cnt_duration_dac0[15]_bret__3_i_16_n_0.  Did not re-place instance dac_pattern_gen_wrapper__inst/dac_pattern_gen_inst/r_fdcs_cnt_duration_dac0[15]_bret__3_i_16
INFO: [Physopt 32-662] Processed net dac_pattern_gen_wrapper__inst/dac_pattern_gen_inst/r_fdcs_cnt_duration_dac0[15]_bret__3_i_18_n_0.  Did not re-place instance dac_pattern_gen_wrapper__inst/dac_pattern_gen_inst/r_fdcs_cnt_duration_dac0[15]_bret__3_i_18
INFO: [Physopt 32-662] Processed net dac_pattern_gen_wrapper__inst/dac_pattern_gen_inst/r_fdcs_cnt_duration_dac0[15]_bret__3_i_7_n_0.  Did not re-place instance dac_pattern_gen_wrapper__inst/dac_pattern_gen_inst/r_fdcs_cnt_duration_dac0[15]_bret__3_i_7
INFO: [Physopt 32-662] Processed net dac_pattern_gen_wrapper__inst/dac_pattern_gen_inst/r_dac0_fifo_reload2_empty_reg_0.  Did not re-place instance dac_pattern_gen_wrapper__inst/dac_pattern_gen_inst/fifo_reload2_dac0_inst_i_2
INFO: [Physopt 32-662] Processed net dac_pattern_gen_wrapper__inst/dac_pattern_gen_inst/r_fdcs_data_dac0[15]_i_4_n_0.  Did not re-place instance dac_pattern_gen_wrapper__inst/dac_pattern_gen_inst/r_fdcs_data_dac0[15]_i_4
INFO: [Physopt 32-662] Processed net dac_pattern_gen_wrapper__inst/dac_pattern_gen_inst/r_fdcs_cnt_duration_dac0[15]_bret__3_i_2_n_0.  Did not re-place instance dac_pattern_gen_wrapper__inst/dac_pattern_gen_inst/r_fdcs_cnt_duration_dac0[15]_bret__3_i_2
INFO: [Physopt 32-662] Processed net dac_pattern_gen_wrapper__inst/dac_pattern_gen_inst/r_fdcs_cnt_duration_dac0[15]_bret__3_i_8_n_0.  Did not re-place instance dac_pattern_gen_wrapper__inst/dac_pattern_gen_inst/r_fdcs_cnt_duration_dac0[15]_bret__3_i_8
INFO: [Physopt 32-662] Processed net dac_pattern_gen_wrapper__inst/dac_pattern_gen_inst/r_fdcs_cnt_duration_dac0[15]_bret__3_i_19_n_0.  Did not re-place instance dac_pattern_gen_wrapper__inst/dac_pattern_gen_inst/r_fdcs_cnt_duration_dac0[15]_bret__3_i_19
INFO: [Physopt 32-662] Processed net dac_pattern_gen_wrapper__inst/dac_pattern_gen_inst/r_fdcs_cnt_duration_dac0[15]_bret__3_i_11_n_0.  Did not re-place instance dac_pattern_gen_wrapper__inst/dac_pattern_gen_inst/r_fdcs_cnt_duration_dac0[15]_bret__3_i_11
INFO: [Physopt 32-662] Processed net dac_pattern_gen_wrapper__inst/dac_pattern_gen_inst/r_fdcs_data_dac1[15]_i_4_n_0.  Did not re-place instance dac_pattern_gen_wrapper__inst/dac_pattern_gen_inst/r_fdcs_data_dac1[15]_i_4
INFO: [Physopt 32-662] Processed net dac_pattern_gen_wrapper__inst/dac_pattern_gen_inst/r_fdcs_cnt_duration_dac1[15]_bret__3_i_1_n_0.  Did not re-place instance dac_pattern_gen_wrapper__inst/dac_pattern_gen_inst/r_fdcs_cnt_duration_dac1[15]_bret__3_i_1
INFO: [Physopt 32-662] Processed net dac_pattern_gen_wrapper__inst/dac_pattern_gen_inst/r_dac1_fifo_empty_reg_0.  Did not re-place instance dac_pattern_gen_wrapper__inst/dac_pattern_gen_inst/fifo_dac1_inst_i_2
INFO: [Physopt 32-662] Processed net dac_pattern_gen_wrapper__inst/dac_pattern_gen_inst/r_fdcs_cnt_duration_dac1[15]_bret__3_i_15_n_0.  Did not re-place instance dac_pattern_gen_wrapper__inst/dac_pattern_gen_inst/r_fdcs_cnt_duration_dac1[15]_bret__3_i_15
INFO: [Physopt 32-662] Processed net dac_pattern_gen_wrapper__inst/dac_pattern_gen_inst/r_fdcs_cnt_duration_dac1[15]_bret__3_i_18_n_0.  Did not re-place instance dac_pattern_gen_wrapper__inst/dac_pattern_gen_inst/r_fdcs_cnt_duration_dac1[15]_bret__3_i_18
INFO: [Physopt 32-662] Processed net dac_pattern_gen_wrapper__inst/dac_pattern_gen_inst/r_fdcs_cnt_duration_dac1[15]_bret__3_i_7_n_0.  Did not re-place instance dac_pattern_gen_wrapper__inst/dac_pattern_gen_inst/r_fdcs_cnt_duration_dac1[15]_bret__3_i_7
INFO: [Physopt 32-662] Processed net ok_endpoint_wrapper_inst/okHI/core0/core0/a0/la64fa2d1faaafafc73d47ae32e7cfc88.  Did not re-place instance ok_endpoint_wrapper_inst/okHI/core0/core0/a0/c0/la64fa2d1faaafafc73d47ae32e7cfc88_reg
INFO: [Physopt 32-661] Optimized 0 net.  Re-placed 0 instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2784.625 ; gain = 0.000 ; free physical = 3794 ; free virtual = 7441
Phase 7 Placement Based Optimization | Checksum: 12d9a2dc2

Time (s): cpu = 00:00:24 ; elapsed = 00:00:12 . Memory (MB): peak = 2784.625 ; gain = 0.000 ; free physical = 3794 ; free virtual = 7441

Phase 8 Rewire
INFO: [Physopt 32-246] Starting Signal Push optimization...
INFO: [Physopt 32-241] No nets found for rewiring () optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.08 . Memory (MB): peak = 2784.625 ; gain = 0.000 ; free physical = 3794 ; free virtual = 7441
Phase 8 Rewire | Checksum: 12d9a2dc2

Time (s): cpu = 00:00:25 ; elapsed = 00:00:12 . Memory (MB): peak = 2784.625 ; gain = 0.000 ; free physical = 3794 ; free virtual = 7441

Phase 9 Critical Cell Optimization
INFO: [Physopt 32-68] No nets found for critical-cell optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 9 Critical Cell Optimization | Checksum: 12d9a2dc2

Time (s): cpu = 00:00:25 ; elapsed = 00:00:12 . Memory (MB): peak = 2784.625 ; gain = 0.000 ; free physical = 3794 ; free virtual = 7441

Phase 10 Fanout Optimization
INFO: [Physopt 32-64] No nets found for fanout-optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 10 Fanout Optimization | Checksum: 12d9a2dc2

Time (s): cpu = 00:00:25 ; elapsed = 00:00:13 . Memory (MB): peak = 2784.625 ; gain = 0.000 ; free physical = 3794 ; free virtual = 7441

Phase 11 Placement Based Optimization
INFO: [Physopt 32-660] Identified 19 candidate nets for placement-based optimization.
INFO: [Physopt 32-662] Processed net dac_pattern_gen_wrapper__inst/dac_pattern_gen_inst/r_fdcs_data_dac0[15]_i_3_n_0.  Did not re-place instance dac_pattern_gen_wrapper__inst/dac_pattern_gen_inst/r_fdcs_data_dac0[15]_i_3
INFO: [Physopt 32-662] Processed net dac_pattern_gen_wrapper__inst/dac_pattern_gen_inst/r_fdcs_cnt_duration_dac0[15]_bret__3_i_1_n_0.  Did not re-place instance dac_pattern_gen_wrapper__inst/dac_pattern_gen_inst/r_fdcs_cnt_duration_dac0[15]_bret__3_i_1
INFO: [Physopt 32-662] Processed net dac_pattern_gen_wrapper__inst/dac_pattern_gen_inst/r_dac0_fifo_reload2_wr_en_reg_0.  Did not re-place instance dac_pattern_gen_wrapper__inst/dac_pattern_gen_inst/r_dac0_fifo_reload2_wr_en_i_1
INFO: [Physopt 32-662] Processed net dac_pattern_gen_wrapper__inst/dac_pattern_gen_inst/r_fdcs_cnt_duration_dac0[15]_bret__3_i_16_n_0.  Did not re-place instance dac_pattern_gen_wrapper__inst/dac_pattern_gen_inst/r_fdcs_cnt_duration_dac0[15]_bret__3_i_16
INFO: [Physopt 32-662] Processed net dac_pattern_gen_wrapper__inst/dac_pattern_gen_inst/r_fdcs_cnt_duration_dac0[15]_bret__3_i_18_n_0.  Did not re-place instance dac_pattern_gen_wrapper__inst/dac_pattern_gen_inst/r_fdcs_cnt_duration_dac0[15]_bret__3_i_18
INFO: [Physopt 32-662] Processed net dac_pattern_gen_wrapper__inst/dac_pattern_gen_inst/r_fdcs_cnt_duration_dac0[15]_bret__3_i_7_n_0.  Did not re-place instance dac_pattern_gen_wrapper__inst/dac_pattern_gen_inst/r_fdcs_cnt_duration_dac0[15]_bret__3_i_7
INFO: [Physopt 32-662] Processed net dac_pattern_gen_wrapper__inst/dac_pattern_gen_inst/r_dac0_fifo_reload2_empty_reg_0.  Did not re-place instance dac_pattern_gen_wrapper__inst/dac_pattern_gen_inst/fifo_reload2_dac0_inst_i_2
INFO: [Physopt 32-662] Processed net dac_pattern_gen_wrapper__inst/dac_pattern_gen_inst/r_fdcs_data_dac0[15]_i_4_n_0.  Did not re-place instance dac_pattern_gen_wrapper__inst/dac_pattern_gen_inst/r_fdcs_data_dac0[15]_i_4
INFO: [Physopt 32-662] Processed net dac_pattern_gen_wrapper__inst/dac_pattern_gen_inst/r_fdcs_cnt_duration_dac0[15]_bret__3_i_2_n_0.  Did not re-place instance dac_pattern_gen_wrapper__inst/dac_pattern_gen_inst/r_fdcs_cnt_duration_dac0[15]_bret__3_i_2
INFO: [Physopt 32-662] Processed net dac_pattern_gen_wrapper__inst/dac_pattern_gen_inst/r_fdcs_cnt_duration_dac0[15]_bret__3_i_8_n_0.  Did not re-place instance dac_pattern_gen_wrapper__inst/dac_pattern_gen_inst/r_fdcs_cnt_duration_dac0[15]_bret__3_i_8
INFO: [Physopt 32-662] Processed net dac_pattern_gen_wrapper__inst/dac_pattern_gen_inst/r_fdcs_cnt_duration_dac0[15]_bret__3_i_19_n_0.  Did not re-place instance dac_pattern_gen_wrapper__inst/dac_pattern_gen_inst/r_fdcs_cnt_duration_dac0[15]_bret__3_i_19
INFO: [Physopt 32-662] Processed net dac_pattern_gen_wrapper__inst/dac_pattern_gen_inst/r_fdcs_cnt_duration_dac0[15]_bret__3_i_11_n_0.  Did not re-place instance dac_pattern_gen_wrapper__inst/dac_pattern_gen_inst/r_fdcs_cnt_duration_dac0[15]_bret__3_i_11
INFO: [Physopt 32-662] Processed net dac_pattern_gen_wrapper__inst/dac_pattern_gen_inst/r_fdcs_data_dac1[15]_i_4_n_0.  Did not re-place instance dac_pattern_gen_wrapper__inst/dac_pattern_gen_inst/r_fdcs_data_dac1[15]_i_4
INFO: [Physopt 32-662] Processed net dac_pattern_gen_wrapper__inst/dac_pattern_gen_inst/r_fdcs_cnt_duration_dac1[15]_bret__3_i_1_n_0.  Did not re-place instance dac_pattern_gen_wrapper__inst/dac_pattern_gen_inst/r_fdcs_cnt_duration_dac1[15]_bret__3_i_1
INFO: [Physopt 32-662] Processed net dac_pattern_gen_wrapper__inst/dac_pattern_gen_inst/r_dac1_fifo_empty_reg_0.  Did not re-place instance dac_pattern_gen_wrapper__inst/dac_pattern_gen_inst/fifo_dac1_inst_i_2
INFO: [Physopt 32-662] Processed net dac_pattern_gen_wrapper__inst/dac_pattern_gen_inst/r_fdcs_cnt_duration_dac1[15]_bret__3_i_15_n_0.  Did not re-place instance dac_pattern_gen_wrapper__inst/dac_pattern_gen_inst/r_fdcs_cnt_duration_dac1[15]_bret__3_i_15
INFO: [Physopt 32-662] Processed net dac_pattern_gen_wrapper__inst/dac_pattern_gen_inst/r_fdcs_cnt_duration_dac1[15]_bret__3_i_18_n_0.  Did not re-place instance dac_pattern_gen_wrapper__inst/dac_pattern_gen_inst/r_fdcs_cnt_duration_dac1[15]_bret__3_i_18
INFO: [Physopt 32-662] Processed net dac_pattern_gen_wrapper__inst/dac_pattern_gen_inst/r_fdcs_cnt_duration_dac1[15]_bret__3_i_7_n_0.  Did not re-place instance dac_pattern_gen_wrapper__inst/dac_pattern_gen_inst/r_fdcs_cnt_duration_dac1[15]_bret__3_i_7
INFO: [Physopt 32-662] Processed net ok_endpoint_wrapper_inst/okHI/core0/core0/a0/la64fa2d1faaafafc73d47ae32e7cfc88.  Did not re-place instance ok_endpoint_wrapper_inst/okHI/core0/core0/a0/c0/la64fa2d1faaafafc73d47ae32e7cfc88_reg
INFO: [Physopt 32-661] Optimized 0 net.  Re-placed 0 instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.10 ; elapsed = 00:00:00.08 . Memory (MB): peak = 2784.625 ; gain = 0.000 ; free physical = 3794 ; free virtual = 7441
Phase 11 Placement Based Optimization | Checksum: 12d9a2dc2

Time (s): cpu = 00:00:30 ; elapsed = 00:00:15 . Memory (MB): peak = 2784.625 ; gain = 0.000 ; free physical = 3794 ; free virtual = 7441

Phase 12 Rewire
INFO: [Physopt 32-246] Starting Signal Push optimization...
INFO: [Physopt 32-241] No nets found for rewiring () optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.08 . Memory (MB): peak = 2784.625 ; gain = 0.000 ; free physical = 3794 ; free virtual = 7441
Phase 12 Rewire | Checksum: 12d9a2dc2

Time (s): cpu = 00:00:30 ; elapsed = 00:00:15 . Memory (MB): peak = 2784.625 ; gain = 0.000 ; free physical = 3794 ; free virtual = 7441

Phase 13 Critical Cell Optimization
INFO: [Physopt 32-68] No nets found for critical-cell optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 13 Critical Cell Optimization | Checksum: 12d9a2dc2

Time (s): cpu = 00:00:30 ; elapsed = 00:00:15 . Memory (MB): peak = 2784.625 ; gain = 0.000 ; free physical = 3794 ; free virtual = 7441

Phase 14 DSP Register Optimization
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 14 DSP Register Optimization | Checksum: 12d9a2dc2

Time (s): cpu = 00:00:30 ; elapsed = 00:00:15 . Memory (MB): peak = 2784.625 ; gain = 0.000 ; free physical = 3794 ; free virtual = 7441

Phase 15 BRAM Register Optimization
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 15 BRAM Register Optimization | Checksum: 12d9a2dc2

Time (s): cpu = 00:00:30 ; elapsed = 00:00:15 . Memory (MB): peak = 2784.625 ; gain = 0.000 ; free physical = 3794 ; free virtual = 7441

Phase 16 URAM Register Optimization
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 16 URAM Register Optimization | Checksum: 12d9a2dc2

Time (s): cpu = 00:00:30 ; elapsed = 00:00:15 . Memory (MB): peak = 2784.625 ; gain = 0.000 ; free physical = 3794 ; free virtual = 7441

Phase 17 Shift Register Optimization
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 17 Shift Register Optimization | Checksum: 12d9a2dc2

Time (s): cpu = 00:00:30 ; elapsed = 00:00:16 . Memory (MB): peak = 2784.625 ; gain = 0.000 ; free physical = 3794 ; free virtual = 7441

Phase 18 DSP Register Optimization
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 18 DSP Register Optimization | Checksum: 12d9a2dc2

Time (s): cpu = 00:00:31 ; elapsed = 00:00:16 . Memory (MB): peak = 2784.625 ; gain = 0.000 ; free physical = 3794 ; free virtual = 7441

Phase 19 BRAM Register Optimization
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 19 BRAM Register Optimization | Checksum: 12d9a2dc2

Time (s): cpu = 00:00:31 ; elapsed = 00:00:16 . Memory (MB): peak = 2784.625 ; gain = 0.000 ; free physical = 3794 ; free virtual = 7441

Phase 20 URAM Register Optimization
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 20 URAM Register Optimization | Checksum: 12d9a2dc2

Time (s): cpu = 00:00:31 ; elapsed = 00:00:16 . Memory (MB): peak = 2784.625 ; gain = 0.000 ; free physical = 3794 ; free virtual = 7441

Phase 21 Shift Register Optimization
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 21 Shift Register Optimization | Checksum: 12d9a2dc2

Time (s): cpu = 00:00:31 ; elapsed = 00:00:16 . Memory (MB): peak = 2784.625 ; gain = 0.000 ; free physical = 3794 ; free virtual = 7441

Phase 22 Critical Pin Optimization
INFO: [Physopt 32-607] No candidate nets found for critical-pin optimization.
INFO: [Physopt 32-608] Optimized 0 net.  Swapped 0 pin.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 22 Critical Pin Optimization | Checksum: 12d9a2dc2

Time (s): cpu = 00:00:31 ; elapsed = 00:00:16 . Memory (MB): peak = 2784.625 ; gain = 0.000 ; free physical = 3794 ; free virtual = 7441

Phase 23 Very High Fanout Optimization
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 23 Very High Fanout Optimization | Checksum: 12d9a2dc2

Time (s): cpu = 00:00:31 ; elapsed = 00:00:16 . Memory (MB): peak = 2784.625 ; gain = 0.000 ; free physical = 3794 ; free virtual = 7441

Phase 24 Placement Based Optimization
INFO: [Physopt 32-660] Identified 19 candidate nets for placement-based optimization.
INFO: [Physopt 32-662] Processed net dac_pattern_gen_wrapper__inst/dac_pattern_gen_inst/r_fdcs_data_dac0[15]_i_3_n_0.  Did not re-place instance dac_pattern_gen_wrapper__inst/dac_pattern_gen_inst/r_fdcs_data_dac0[15]_i_3
INFO: [Physopt 32-662] Processed net dac_pattern_gen_wrapper__inst/dac_pattern_gen_inst/r_fdcs_cnt_duration_dac0[15]_bret__3_i_1_n_0.  Did not re-place instance dac_pattern_gen_wrapper__inst/dac_pattern_gen_inst/r_fdcs_cnt_duration_dac0[15]_bret__3_i_1
INFO: [Physopt 32-662] Processed net dac_pattern_gen_wrapper__inst/dac_pattern_gen_inst/r_dac0_fifo_reload2_wr_en_reg_0.  Did not re-place instance dac_pattern_gen_wrapper__inst/dac_pattern_gen_inst/r_dac0_fifo_reload2_wr_en_i_1
INFO: [Physopt 32-662] Processed net dac_pattern_gen_wrapper__inst/dac_pattern_gen_inst/r_fdcs_cnt_duration_dac0[15]_bret__3_i_16_n_0.  Did not re-place instance dac_pattern_gen_wrapper__inst/dac_pattern_gen_inst/r_fdcs_cnt_duration_dac0[15]_bret__3_i_16
INFO: [Physopt 32-662] Processed net dac_pattern_gen_wrapper__inst/dac_pattern_gen_inst/r_fdcs_cnt_duration_dac0[15]_bret__3_i_18_n_0.  Did not re-place instance dac_pattern_gen_wrapper__inst/dac_pattern_gen_inst/r_fdcs_cnt_duration_dac0[15]_bret__3_i_18
INFO: [Physopt 32-662] Processed net dac_pattern_gen_wrapper__inst/dac_pattern_gen_inst/r_fdcs_cnt_duration_dac0[15]_bret__3_i_7_n_0.  Did not re-place instance dac_pattern_gen_wrapper__inst/dac_pattern_gen_inst/r_fdcs_cnt_duration_dac0[15]_bret__3_i_7
INFO: [Physopt 32-662] Processed net dac_pattern_gen_wrapper__inst/dac_pattern_gen_inst/r_dac0_fifo_reload2_empty_reg_0.  Did not re-place instance dac_pattern_gen_wrapper__inst/dac_pattern_gen_inst/fifo_reload2_dac0_inst_i_2
INFO: [Physopt 32-662] Processed net dac_pattern_gen_wrapper__inst/dac_pattern_gen_inst/r_fdcs_data_dac0[15]_i_4_n_0.  Did not re-place instance dac_pattern_gen_wrapper__inst/dac_pattern_gen_inst/r_fdcs_data_dac0[15]_i_4
INFO: [Physopt 32-662] Processed net dac_pattern_gen_wrapper__inst/dac_pattern_gen_inst/r_fdcs_cnt_duration_dac0[15]_bret__3_i_2_n_0.  Did not re-place instance dac_pattern_gen_wrapper__inst/dac_pattern_gen_inst/r_fdcs_cnt_duration_dac0[15]_bret__3_i_2
INFO: [Physopt 32-662] Processed net dac_pattern_gen_wrapper__inst/dac_pattern_gen_inst/r_fdcs_cnt_duration_dac0[15]_bret__3_i_8_n_0.  Did not re-place instance dac_pattern_gen_wrapper__inst/dac_pattern_gen_inst/r_fdcs_cnt_duration_dac0[15]_bret__3_i_8
INFO: [Physopt 32-662] Processed net dac_pattern_gen_wrapper__inst/dac_pattern_gen_inst/r_fdcs_cnt_duration_dac0[15]_bret__3_i_19_n_0.  Did not re-place instance dac_pattern_gen_wrapper__inst/dac_pattern_gen_inst/r_fdcs_cnt_duration_dac0[15]_bret__3_i_19
INFO: [Physopt 32-662] Processed net dac_pattern_gen_wrapper__inst/dac_pattern_gen_inst/r_fdcs_cnt_duration_dac0[15]_bret__3_i_11_n_0.  Did not re-place instance dac_pattern_gen_wrapper__inst/dac_pattern_gen_inst/r_fdcs_cnt_duration_dac0[15]_bret__3_i_11
INFO: [Physopt 32-662] Processed net dac_pattern_gen_wrapper__inst/dac_pattern_gen_inst/r_fdcs_data_dac1[15]_i_4_n_0.  Did not re-place instance dac_pattern_gen_wrapper__inst/dac_pattern_gen_inst/r_fdcs_data_dac1[15]_i_4
INFO: [Physopt 32-662] Processed net dac_pattern_gen_wrapper__inst/dac_pattern_gen_inst/r_fdcs_cnt_duration_dac1[15]_bret__3_i_1_n_0.  Did not re-place instance dac_pattern_gen_wrapper__inst/dac_pattern_gen_inst/r_fdcs_cnt_duration_dac1[15]_bret__3_i_1
INFO: [Physopt 32-662] Processed net dac_pattern_gen_wrapper__inst/dac_pattern_gen_inst/r_dac1_fifo_empty_reg_0.  Did not re-place instance dac_pattern_gen_wrapper__inst/dac_pattern_gen_inst/fifo_dac1_inst_i_2
INFO: [Physopt 32-662] Processed net dac_pattern_gen_wrapper__inst/dac_pattern_gen_inst/r_fdcs_cnt_duration_dac1[15]_bret__3_i_15_n_0.  Did not re-place instance dac_pattern_gen_wrapper__inst/dac_pattern_gen_inst/r_fdcs_cnt_duration_dac1[15]_bret__3_i_15
INFO: [Physopt 32-662] Processed net dac_pattern_gen_wrapper__inst/dac_pattern_gen_inst/r_fdcs_cnt_duration_dac1[15]_bret__3_i_18_n_0.  Did not re-place instance dac_pattern_gen_wrapper__inst/dac_pattern_gen_inst/r_fdcs_cnt_duration_dac1[15]_bret__3_i_18
INFO: [Physopt 32-662] Processed net dac_pattern_gen_wrapper__inst/dac_pattern_gen_inst/r_fdcs_cnt_duration_dac1[15]_bret__3_i_7_n_0.  Did not re-place instance dac_pattern_gen_wrapper__inst/dac_pattern_gen_inst/r_fdcs_cnt_duration_dac1[15]_bret__3_i_7
INFO: [Physopt 32-662] Processed net ok_endpoint_wrapper_inst/okHI/core0/core0/a0/la64fa2d1faaafafc73d47ae32e7cfc88.  Did not re-place instance ok_endpoint_wrapper_inst/okHI/core0/core0/a0/c0/la64fa2d1faaafafc73d47ae32e7cfc88_reg
INFO: [Physopt 32-661] Optimized 0 net.  Re-placed 0 instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2784.625 ; gain = 0.000 ; free physical = 3794 ; free virtual = 7441
Phase 24 Placement Based Optimization | Checksum: 12d9a2dc2

Time (s): cpu = 00:00:36 ; elapsed = 00:00:18 . Memory (MB): peak = 2784.625 ; gain = 0.000 ; free physical = 3794 ; free virtual = 7441

Phase 25 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.441 | TNS=-14.526 |
INFO: [Physopt 32-702] Processed net ok_endpoint_wrapper_inst/okHI/p_62_out. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net w_trig_p_oddr_out. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ok_endpoint_wrapper_inst/okHI/p_62_out. Optimizations did not improve timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.441 | TNS=-14.526 |
Phase 25 Critical Path Optimization | Checksum: 12d9a2dc2

Time (s): cpu = 00:00:36 ; elapsed = 00:00:19 . Memory (MB): peak = 2784.625 ; gain = 0.000 ; free physical = 3795 ; free virtual = 7442

Phase 26 BRAM Enable Optimization
Phase 26 BRAM Enable Optimization | Checksum: 12d9a2dc2

Time (s): cpu = 00:00:36 ; elapsed = 00:00:19 . Memory (MB): peak = 2784.625 ; gain = 0.000 ; free physical = 3795 ; free virtual = 7441

Phase 27 Hold Fix Optimization
INFO: [Physopt 32-668] Estimated Timing Summary | WNS=-0.441 | TNS=-14.526 | WHS=-1.485 | THS=-42.615 |
INFO: [Physopt 32-45] Identified 250 candidate nets for hold slack optimization.
INFO: [Physopt 32-534] Identify net 'lan_endpoint_wrapper_inst/mcs_io_bridge_inst2/o_wi_core__inst__port_wi_19/gunf.gunf1.gunb.UNDERFLOW_reg[2]' for hold slack optimization
INFO: [Physopt 32-534] Identify net 'lan_endpoint_wrapper_inst/mcs_io_bridge_inst2/o_wi_core__inst__port_wi_19/gunf.gunf1.gunb.UNDERFLOW_reg[3]' for hold slack optimization
INFO: [Physopt 32-534] Identify net 'ok_endpoint_wrapper_inst/pi93/ep_dataout[2]' for hold slack optimization
INFO: [Physopt 32-534] Identify net 'ok_endpoint_wrapper_inst/pi93/ep_dataout[3]' for hold slack optimization
INFO: [Physopt 32-534] Identify net 'lan_endpoint_wrapper_inst/mcs_io_bridge_inst2/o_wi_core__inst__port_wi_19/gunf.gunf1.gunb.UNDERFLOW_reg[6]' for hold slack optimization
INFO: [Physopt 32-534] Identify net 'ok_endpoint_wrapper_inst/pi93/ep_dataout[6]' for hold slack optimization
INFO: [Physopt 32-534] Identify net 'lan_endpoint_wrapper_inst/mcs_io_bridge_inst2/o_wi_core__inst__port_wi_19/gunf.gunf1.gunb.UNDERFLOW_reg[4]' for hold slack optimization
INFO: [Physopt 32-534] Identify net 'ok_endpoint_wrapper_inst/pi93/ep_dataout[4]' for hold slack optimization
INFO: [Physopt 32-534] Identify net 'lan_endpoint_wrapper_inst/mcs_io_bridge_inst2/o_wi_core__inst__port_wi_19/gunf.gunf1.gunb.UNDERFLOW_reg[5]' for hold slack optimization
INFO: [Physopt 32-534] Identify net 'ok_endpoint_wrapper_inst/pi93/ep_dataout[5]' for hold slack optimization
INFO: [Physopt 32-534] Identify net 'lan_endpoint_wrapper_inst/mcs_io_bridge_inst2/o_wi_core__inst__port_wi_19/gunf.gunf1.gunb.UNDERFLOW_reg[0]' for hold slack optimization
INFO: [Physopt 32-534] Identify net 'ok_endpoint_wrapper_inst/pi93/ep_dataout[0]' for hold slack optimization
INFO: [Physopt 32-534] Identify net 'lan_endpoint_wrapper_inst/mcs_io_bridge_inst2/o_wi_core__inst__port_wi_19/gunf.gunf1.gunb.UNDERFLOW_reg[1]' for hold slack optimization
INFO: [Physopt 32-534] Identify net 'ok_endpoint_wrapper_inst/pi93/ep_dataout[1]' for hold slack optimization
INFO: [Physopt 32-534] Identify net 'ok_endpoint_wrapper_inst/pi93/ep_write' for hold slack optimization
INFO: [Physopt 32-534] Identify net 'ok_endpoint_wrapper_inst/wr_en' for hold slack optimization
INFO: [Physopt 32-534] Identify net 'lan_endpoint_wrapper_inst/mcs_io_bridge_inst2/o_wi_core__inst__port_wi_19/gunf.gunf1.gunb.UNDERFLOW_reg[7]' for hold slack optimization
INFO: [Physopt 32-534] Identify net 'ok_endpoint_wrapper_inst/pi93/ep_dataout[7]' for hold slack optimization
INFO: [Physopt 32-534] Identify net 'dac_pattern_gen_wrapper__inst/dac_pattern_gen_inst/gwakn.WR_ACK_reg_0[23]' for hold slack optimization
INFO: [Physopt 32-534] Identify net 'ok_endpoint_wrapper_inst/i_dac0_fifo_dur____din[23]' for hold slack optimization
INFO: [Physopt 32-534] Identify net 'ok_endpoint_wrapper_inst/pi87/ep_dataout[23]' for hold slack optimization
INFO: [Physopt 32-534] Identify net 'dac_pattern_gen_wrapper__inst/dac_pattern_gen_inst/gwakn.WR_ACK_reg_0[25]' for hold slack optimization
INFO: [Physopt 32-534] Identify net 'ok_endpoint_wrapper_inst/i_dac0_fifo_dur____din[25]' for hold slack optimization
INFO: [Physopt 32-534] Identify net 'ok_endpoint_wrapper_inst/pi87/ep_dataout[25]' for hold slack optimization
INFO: [Physopt 32-534] Identify net 'dac_pattern_gen_wrapper__inst/dac_pattern_gen_inst/gwakn.WR_ACK_reg_0[3]' for hold slack optimization
INFO: [Physopt 32-534] Identify net 'ok_endpoint_wrapper_inst/i_dac0_fifo_dur____din[3]' for hold slack optimization
INFO: [Physopt 32-534] Identify net 'ok_endpoint_wrapper_inst/pi87/ep_dataout[3]' for hold slack optimization
INFO: [Physopt 32-534] Identify net 'dac_pattern_gen_wrapper__inst/dac_pattern_gen_inst/gwakn.WR_ACK_reg_0[1]' for hold slack optimization
INFO: [Physopt 32-534] Identify net 'ok_endpoint_wrapper_inst/i_dac0_fifo_dur____din[1]' for hold slack optimization
INFO: [Physopt 32-534] Identify net 'ok_endpoint_wrapper_inst/pi87/ep_dataout[1]' for hold slack optimization
INFO: [Physopt 32-534] Identify net 'lan_endpoint_wrapper_inst/mcs_io_bridge_inst2/o_wi_core__inst__port_wi_19/o_wi[5]' for hold slack optimization
INFO: [Physopt 32-534] Identify net 'lan_endpoint_wrapper_inst/soft_cpu_mcs_inst/inst/iomodule_0/U0/IO_Write_Data[7]' for hold slack optimization
INFO: [Physopt 32-534] Identify net 'dac_pattern_gen_wrapper__inst/dac_pattern_gen_inst/gwakn.WR_ACK_reg_0[11]' for hold slack optimization
INFO: [Physopt 32-534] Identify net 'ok_endpoint_wrapper_inst/i_dac0_fifo_dur____din[11]' for hold slack optimization
INFO: [Physopt 32-534] Identify net 'ok_endpoint_wrapper_inst/pi87/ep_dataout[11]' for hold slack optimization
INFO: [Physopt 32-534] Identify net 'dac_pattern_gen_wrapper__inst/dac_pattern_gen_inst/gwakn.WR_ACK_reg_0[19]' for hold slack optimization
INFO: [Physopt 32-534] Identify net 'ok_endpoint_wrapper_inst/i_dac0_fifo_dur____din[19]' for hold slack optimization
INFO: [Physopt 32-534] Identify net 'ok_endpoint_wrapper_inst/pi87/ep_dataout[19]' for hold slack optimization
INFO: [Physopt 32-534] Identify net 'dac_pattern_gen_wrapper__inst/dac_pattern_gen_inst/gwakn.WR_ACK_reg_0[28]' for hold slack optimization
INFO: [Physopt 32-534] Identify net 'ok_endpoint_wrapper_inst/i_dac0_fifo_dur____din[28]' for hold slack optimization
INFO: [Physopt 32-534] Identify net 'ok_endpoint_wrapper_inst/pi87/ep_dataout[28]' for hold slack optimization
INFO: [Physopt 32-534] Identify net 'dac_pattern_gen_wrapper__inst/dac_pattern_gen_inst/gwakn.WR_ACK_reg_0[21]' for hold slack optimization
INFO: [Physopt 32-534] Identify net 'ok_endpoint_wrapper_inst/i_dac0_fifo_dur____din[21]' for hold slack optimization
INFO: [Physopt 32-534] Identify net 'ok_endpoint_wrapper_inst/pi87/ep_dataout[21]' for hold slack optimization
INFO: [Physopt 32-534] Identify net 'dac_pattern_gen_wrapper__inst/dac_pattern_gen_inst/gwakn.WR_ACK_reg_0[17]' for hold slack optimization
INFO: [Physopt 32-534] Identify net 'ok_endpoint_wrapper_inst/i_dac0_fifo_dur____din[17]' for hold slack optimization
INFO: [Physopt 32-534] Identify net 'ok_endpoint_wrapper_inst/pi87/ep_dataout[17]' for hold slack optimization
INFO: [Physopt 32-534] Identify net 'dac_pattern_gen_wrapper__inst/dac_pattern_gen_inst/gwakn.WR_ACK_reg_0[18]' for hold slack optimization
INFO: [Physopt 32-534] Identify net 'ok_endpoint_wrapper_inst/i_dac0_fifo_dur____din[18]' for hold slack optimization
INFO: [Physopt 32-534] Identify net 'ok_endpoint_wrapper_inst/pi87/ep_dataout[18]' for hold slack optimization
INFO: [Physopt 32-534] Identify net 'dac_pattern_gen_wrapper__inst/dac_pattern_gen_inst/gwakn.WR_ACK_reg_0[14]' for hold slack optimization
INFO: [Physopt 32-534] Identify net 'ok_endpoint_wrapper_inst/i_dac0_fifo_dur____din[14]' for hold slack optimization
INFO: [Physopt 32-534] Identify net 'ok_endpoint_wrapper_inst/pi87/ep_dataout[14]' for hold slack optimization
INFO: [Physopt 32-534] Identify net 'dac_pattern_gen_wrapper__inst/dac_pattern_gen_inst/gwakn.WR_ACK_reg_0[27]' for hold slack optimization
INFO: [Physopt 32-534] Identify net 'ok_endpoint_wrapper_inst/i_dac0_fifo_dur____din[27]' for hold slack optimization
INFO: [Physopt 32-534] Identify net 'ok_endpoint_wrapper_inst/pi87/ep_dataout[27]' for hold slack optimization
INFO: [Physopt 32-534] Identify net 'dac_pattern_gen_wrapper__inst/dac_pattern_gen_inst/gwakn.WR_ACK_reg_0[22]' for hold slack optimization
INFO: [Physopt 32-534] Identify net 'ok_endpoint_wrapper_inst/i_dac0_fifo_dur____din[22]' for hold slack optimization
INFO: [Physopt 32-534] Identify net 'ok_endpoint_wrapper_inst/pi87/ep_dataout[22]' for hold slack optimization
INFO: [Physopt 32-534] Identify net 'dac_pattern_gen_wrapper__inst/dac_pattern_gen_inst/gwakn.WR_ACK_reg_0[13]' for hold slack optimization
INFO: [Physopt 32-534] Identify net 'ok_endpoint_wrapper_inst/i_dac0_fifo_dur____din[13]' for hold slack optimization
INFO: [Physopt 32-534] Identify net 'ok_endpoint_wrapper_inst/pi87/ep_dataout[13]' for hold slack optimization
INFO: [Physopt 32-534] Identify net 'dac_pattern_gen_wrapper__inst/dac_pattern_gen_inst/gwakn.WR_ACK_reg_0[9]' for hold slack optimization
INFO: [Physopt 32-534] Identify net 'ok_endpoint_wrapper_inst/i_dac0_fifo_dur____din[9]' for hold slack optimization
INFO: [Physopt 32-534] Identify net 'ok_endpoint_wrapper_inst/pi87/ep_dataout[9]' for hold slack optimization
INFO: [Physopt 32-534] Identify net 'dac_pattern_gen_wrapper__inst/dac_pattern_gen_inst/gwakn.WR_ACK_reg_0[29]' for hold slack optimization
INFO: [Physopt 32-534] Identify net 'ok_endpoint_wrapper_inst/i_dac0_fifo_dur____din[29]' for hold slack optimization
INFO: [Physopt 32-534] Identify net 'ok_endpoint_wrapper_inst/pi87/ep_dataout[29]' for hold slack optimization
INFO: [Physopt 32-534] Identify net 'dac_pattern_gen_wrapper__inst/dac_pattern_gen_inst/gwakn.WR_ACK_reg_0[26]' for hold slack optimization
INFO: [Physopt 32-534] Identify net 'ok_endpoint_wrapper_inst/i_dac0_fifo_dur____din[26]' for hold slack optimization
INFO: [Physopt 32-534] Identify net 'ok_endpoint_wrapper_inst/pi87/ep_dataout[26]' for hold slack optimization
INFO: [Physopt 32-534] Identify net 'dac_pattern_gen_wrapper__inst/dac_pattern_gen_inst/gwakn.WR_ACK_reg_0[7]' for hold slack optimization
INFO: [Physopt 32-534] Identify net 'ok_endpoint_wrapper_inst/i_dac0_fifo_dur____din[7]' for hold slack optimization
INFO: [Physopt 32-534] Identify net 'ok_endpoint_wrapper_inst/pi87/ep_dataout[7]' for hold slack optimization
INFO: [Physopt 32-534] Identify net 'ok_endpoint_wrapper_inst/wi03/ep_dataout[9]' for hold slack optimization
INFO: [Physopt 32-534] Identify net 'dac_pattern_gen_wrapper__inst/dac_pattern_gen_inst/gwakn.WR_ACK_reg_0[8]' for hold slack optimization
INFO: [Physopt 32-534] Identify net 'ok_endpoint_wrapper_inst/i_dac0_fifo_dur____din[8]' for hold slack optimization
INFO: [Physopt 32-534] Identify net 'ok_endpoint_wrapper_inst/pi87/ep_dataout[8]' for hold slack optimization
INFO: [Physopt 32-534] Identify net 'dac_pattern_gen_wrapper__inst/dac_pattern_gen_inst/gwakn.WR_ACK_reg_0[15]' for hold slack optimization
INFO: [Physopt 32-534] Identify net 'ok_endpoint_wrapper_inst/i_dac0_fifo_dur____din[15]' for hold slack optimization
INFO: [Physopt 32-534] Identify net 'ok_endpoint_wrapper_inst/pi87/ep_dataout[15]' for hold slack optimization
INFO: [Physopt 32-534] Identify net 'lan_endpoint_wrapper_inst/mcs_io_bridge_inst2/o_ti_core__inst__port_ti_53/r_smp_frame_data_STA_reg[7]' for hold slack optimization
INFO: [Physopt 32-534] Identify net 'ok_endpoint_wrapper_inst/wi03/ep_dataout[0]' for hold slack optimization
INFO: [Physopt 32-534] Identify net 'dac_pattern_gen_wrapper__inst/dac_pattern_gen_inst/gwakn.WR_ACK_reg_0[6]' for hold slack optimization
INFO: [Physopt 32-534] Identify net 'ok_endpoint_wrapper_inst/i_dac0_fifo_dur____din[6]' for hold slack optimization
INFO: [Physopt 32-534] Identify net 'ok_endpoint_wrapper_inst/pi87/ep_dataout[6]' for hold slack optimization
INFO: [Physopt 32-534] Identify net 'dac_pattern_gen_wrapper__inst/dac_pattern_gen_inst/gwakn.WR_ACK_reg_0[0]' for hold slack optimization
INFO: [Physopt 32-534] Identify net 'ok_endpoint_wrapper_inst/i_dac0_fifo_dur____din[0]' for hold slack optimization
INFO: [Physopt 32-534] Identify net 'ok_endpoint_wrapper_inst/pi87/ep_dataout[0]' for hold slack optimization
INFO: [Physopt 32-534] Identify net 'lan_endpoint_wrapper_inst/soft_cpu_mcs_inst/inst/iomodule_0/U0/IO_Write_Data[5]' for hold slack optimization
INFO: [Physopt 32-534] Identify net 'dac_pattern_gen_wrapper__inst/dac_pattern_gen_inst/gwakn.WR_ACK_reg_0[16]' for hold slack optimization
INFO: [Physopt 32-534] Identify net 'ok_endpoint_wrapper_inst/i_dac0_fifo_dur____din[16]' for hold slack optimization
INFO: [Physopt 32-534] Identify net 'ok_endpoint_wrapper_inst/pi87/ep_dataout[16]' for hold slack optimization
INFO: [Physopt 32-534] Identify net 'dac_pattern_gen_wrapper__inst/dac_pattern_gen_inst/gwakn.WR_ACK_reg_0[24]' for hold slack optimization
INFO: [Physopt 32-534] Identify net 'ok_endpoint_wrapper_inst/i_dac0_fifo_dur____din[24]' for hold slack optimization
INFO: [Physopt 32-534] Identify net 'ok_endpoint_wrapper_inst/pi87/ep_dataout[24]' for hold slack optimization
INFO: [Physopt 32-534] Identify net 'dac_pattern_gen_wrapper__inst/dac0_fifo_dur_____inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/dout[11]' for hold slack optimization
INFO: [Physopt 32-534] Identify net 'dac_pattern_gen_wrapper__inst/dac_pattern_gen_inst/gwakn.WR_ACK_reg_0[4]' for hold slack optimization
INFO: [Physopt 32-534] Identify net 'ok_endpoint_wrapper_inst/i_dac0_fifo_dur____din[4]' for hold slack optimization
INFO: [Physopt 32-534] Identify net 'ok_endpoint_wrapper_inst/pi87/ep_dataout[4]' for hold slack optimization
INFO: [Common 17-14] Message 'Physopt 32-534' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Physopt 32-535] Optimized net 'lan_endpoint_wrapper_inst/mcs_io_bridge_inst2/o_wi_core__inst__port_wi_19/gunf.gunf1.gunb.UNDERFLOW_reg[2]' for hold slack
INFO: [Physopt 32-535] Optimized net 'lan_endpoint_wrapper_inst/mcs_io_bridge_inst2/o_wi_core__inst__port_wi_19/gunf.gunf1.gunb.UNDERFLOW_reg[3]' for hold slack
INFO: [Physopt 32-535] Optimized net 'ok_endpoint_wrapper_inst/pi93/ep_dataout[2]' for hold slack
INFO: [Physopt 32-535] Optimized net 'ok_endpoint_wrapper_inst/pi93/ep_dataout[3]' for hold slack
INFO: [Physopt 32-535] Optimized net 'lan_endpoint_wrapper_inst/mcs_io_bridge_inst2/o_wi_core__inst__port_wi_19/gunf.gunf1.gunb.UNDERFLOW_reg[6]' for hold slack
INFO: [Physopt 32-535] Optimized net 'ok_endpoint_wrapper_inst/pi93/ep_dataout[6]' for hold slack
INFO: [Physopt 32-535] Optimized net 'lan_endpoint_wrapper_inst/mcs_io_bridge_inst2/o_wi_core__inst__port_wi_19/gunf.gunf1.gunb.UNDERFLOW_reg[4]' for hold slack
INFO: [Physopt 32-535] Optimized net 'ok_endpoint_wrapper_inst/pi93/ep_dataout[4]' for hold slack
INFO: [Physopt 32-535] Optimized net 'lan_endpoint_wrapper_inst/mcs_io_bridge_inst2/o_wi_core__inst__port_wi_19/gunf.gunf1.gunb.UNDERFLOW_reg[5]' for hold slack
INFO: [Physopt 32-535] Optimized net 'ok_endpoint_wrapper_inst/pi93/ep_dataout[5]' for hold slack
INFO: [Physopt 32-535] Optimized net 'lan_endpoint_wrapper_inst/mcs_io_bridge_inst2/o_wi_core__inst__port_wi_19/gunf.gunf1.gunb.UNDERFLOW_reg[0]' for hold slack
INFO: [Physopt 32-535] Optimized net 'ok_endpoint_wrapper_inst/pi93/ep_dataout[0]' for hold slack
INFO: [Physopt 32-535] Optimized net 'lan_endpoint_wrapper_inst/mcs_io_bridge_inst2/o_wi_core__inst__port_wi_19/gunf.gunf1.gunb.UNDERFLOW_reg[1]' for hold slack
INFO: [Physopt 32-535] Optimized net 'ok_endpoint_wrapper_inst/pi93/ep_dataout[1]' for hold slack
INFO: [Physopt 32-535] Optimized net 'ok_endpoint_wrapper_inst/pi93/ep_write' for hold slack
INFO: [Physopt 32-535] Optimized net 'ok_endpoint_wrapper_inst/wr_en' for hold slack
INFO: [Physopt 32-535] Optimized net 'lan_endpoint_wrapper_inst/mcs_io_bridge_inst2/o_wi_core__inst__port_wi_19/gunf.gunf1.gunb.UNDERFLOW_reg[7]' for hold slack
INFO: [Physopt 32-535] Optimized net 'ok_endpoint_wrapper_inst/pi93/ep_dataout[7]' for hold slack
INFO: [Physopt 32-535] Optimized net 'dac_pattern_gen_wrapper__inst/dac_pattern_gen_inst/gwakn.WR_ACK_reg_0[23]' for hold slack
INFO: [Physopt 32-535] Optimized net 'ok_endpoint_wrapper_inst/i_dac0_fifo_dur____din[23]' for hold slack
INFO: [Physopt 32-535] Optimized net 'ok_endpoint_wrapper_inst/pi87/ep_dataout[23]' for hold slack
INFO: [Physopt 32-535] Optimized net 'dac_pattern_gen_wrapper__inst/dac_pattern_gen_inst/gwakn.WR_ACK_reg_0[25]' for hold slack
INFO: [Physopt 32-535] Optimized net 'ok_endpoint_wrapper_inst/i_dac0_fifo_dur____din[25]' for hold slack
INFO: [Physopt 32-535] Optimized net 'ok_endpoint_wrapper_inst/pi87/ep_dataout[25]' for hold slack
INFO: [Physopt 32-535] Optimized net 'dac_pattern_gen_wrapper__inst/dac_pattern_gen_inst/gwakn.WR_ACK_reg_0[3]' for hold slack
INFO: [Physopt 32-535] Optimized net 'ok_endpoint_wrapper_inst/i_dac0_fifo_dur____din[3]' for hold slack
INFO: [Physopt 32-535] Optimized net 'ok_endpoint_wrapper_inst/pi87/ep_dataout[3]' for hold slack
INFO: [Physopt 32-535] Optimized net 'dac_pattern_gen_wrapper__inst/dac_pattern_gen_inst/gwakn.WR_ACK_reg_0[1]' for hold slack
INFO: [Physopt 32-535] Optimized net 'ok_endpoint_wrapper_inst/i_dac0_fifo_dur____din[1]' for hold slack
INFO: [Physopt 32-535] Optimized net 'ok_endpoint_wrapper_inst/pi87/ep_dataout[1]' for hold slack
INFO: [Physopt 32-535] Optimized net 'lan_endpoint_wrapper_inst/soft_cpu_mcs_inst/inst/iomodule_0/U0/IO_Write_Data[7]' for hold slack
INFO: [Physopt 32-535] Optimized net 'dac_pattern_gen_wrapper__inst/dac_pattern_gen_inst/gwakn.WR_ACK_reg_0[11]' for hold slack
INFO: [Physopt 32-535] Optimized net 'ok_endpoint_wrapper_inst/i_dac0_fifo_dur____din[11]' for hold slack
INFO: [Physopt 32-535] Optimized net 'ok_endpoint_wrapper_inst/pi87/ep_dataout[11]' for hold slack
INFO: [Physopt 32-535] Optimized net 'dac_pattern_gen_wrapper__inst/dac_pattern_gen_inst/gwakn.WR_ACK_reg_0[19]' for hold slack
INFO: [Physopt 32-535] Optimized net 'ok_endpoint_wrapper_inst/i_dac0_fifo_dur____din[19]' for hold slack
INFO: [Physopt 32-535] Optimized net 'ok_endpoint_wrapper_inst/pi87/ep_dataout[19]' for hold slack
INFO: [Physopt 32-535] Optimized net 'dac_pattern_gen_wrapper__inst/dac_pattern_gen_inst/gwakn.WR_ACK_reg_0[28]' for hold slack
INFO: [Physopt 32-535] Optimized net 'ok_endpoint_wrapper_inst/i_dac0_fifo_dur____din[28]' for hold slack
INFO: [Physopt 32-535] Optimized net 'ok_endpoint_wrapper_inst/pi87/ep_dataout[28]' for hold slack
INFO: [Physopt 32-535] Optimized net 'dac_pattern_gen_wrapper__inst/dac_pattern_gen_inst/gwakn.WR_ACK_reg_0[21]' for hold slack
INFO: [Physopt 32-535] Optimized net 'ok_endpoint_wrapper_inst/i_dac0_fifo_dur____din[21]' for hold slack
INFO: [Physopt 32-535] Optimized net 'ok_endpoint_wrapper_inst/pi87/ep_dataout[21]' for hold slack
INFO: [Physopt 32-535] Optimized net 'dac_pattern_gen_wrapper__inst/dac_pattern_gen_inst/gwakn.WR_ACK_reg_0[17]' for hold slack
INFO: [Physopt 32-535] Optimized net 'ok_endpoint_wrapper_inst/i_dac0_fifo_dur____din[17]' for hold slack
INFO: [Physopt 32-535] Optimized net 'ok_endpoint_wrapper_inst/pi87/ep_dataout[17]' for hold slack
INFO: [Physopt 32-535] Optimized net 'dac_pattern_gen_wrapper__inst/dac_pattern_gen_inst/gwakn.WR_ACK_reg_0[18]' for hold slack
INFO: [Physopt 32-535] Optimized net 'ok_endpoint_wrapper_inst/i_dac0_fifo_dur____din[18]' for hold slack
INFO: [Physopt 32-535] Optimized net 'ok_endpoint_wrapper_inst/pi87/ep_dataout[18]' for hold slack
INFO: [Physopt 32-535] Optimized net 'dac_pattern_gen_wrapper__inst/dac_pattern_gen_inst/gwakn.WR_ACK_reg_0[14]' for hold slack
INFO: [Physopt 32-535] Optimized net 'ok_endpoint_wrapper_inst/i_dac0_fifo_dur____din[14]' for hold slack
INFO: [Physopt 32-535] Optimized net 'ok_endpoint_wrapper_inst/pi87/ep_dataout[14]' for hold slack
INFO: [Physopt 32-535] Optimized net 'dac_pattern_gen_wrapper__inst/dac_pattern_gen_inst/gwakn.WR_ACK_reg_0[27]' for hold slack
INFO: [Physopt 32-535] Optimized net 'ok_endpoint_wrapper_inst/i_dac0_fifo_dur____din[27]' for hold slack
INFO: [Physopt 32-535] Optimized net 'ok_endpoint_wrapper_inst/pi87/ep_dataout[27]' for hold slack
INFO: [Physopt 32-535] Optimized net 'dac_pattern_gen_wrapper__inst/dac_pattern_gen_inst/gwakn.WR_ACK_reg_0[22]' for hold slack
INFO: [Physopt 32-535] Optimized net 'ok_endpoint_wrapper_inst/i_dac0_fifo_dur____din[22]' for hold slack
INFO: [Physopt 32-535] Optimized net 'ok_endpoint_wrapper_inst/pi87/ep_dataout[22]' for hold slack
INFO: [Physopt 32-535] Optimized net 'dac_pattern_gen_wrapper__inst/dac_pattern_gen_inst/gwakn.WR_ACK_reg_0[13]' for hold slack
INFO: [Physopt 32-535] Optimized net 'ok_endpoint_wrapper_inst/i_dac0_fifo_dur____din[13]' for hold slack
INFO: [Physopt 32-535] Optimized net 'ok_endpoint_wrapper_inst/pi87/ep_dataout[13]' for hold slack
INFO: [Physopt 32-535] Optimized net 'dac_pattern_gen_wrapper__inst/dac_pattern_gen_inst/gwakn.WR_ACK_reg_0[9]' for hold slack
INFO: [Physopt 32-535] Optimized net 'ok_endpoint_wrapper_inst/i_dac0_fifo_dur____din[9]' for hold slack
INFO: [Physopt 32-535] Optimized net 'ok_endpoint_wrapper_inst/pi87/ep_dataout[9]' for hold slack
INFO: [Physopt 32-535] Optimized net 'dac_pattern_gen_wrapper__inst/dac_pattern_gen_inst/gwakn.WR_ACK_reg_0[29]' for hold slack
INFO: [Physopt 32-535] Optimized net 'ok_endpoint_wrapper_inst/i_dac0_fifo_dur____din[29]' for hold slack
INFO: [Physopt 32-535] Optimized net 'ok_endpoint_wrapper_inst/pi87/ep_dataout[29]' for hold slack
INFO: [Physopt 32-535] Optimized net 'dac_pattern_gen_wrapper__inst/dac_pattern_gen_inst/gwakn.WR_ACK_reg_0[26]' for hold slack
INFO: [Physopt 32-535] Optimized net 'ok_endpoint_wrapper_inst/i_dac0_fifo_dur____din[26]' for hold slack
INFO: [Physopt 32-535] Optimized net 'ok_endpoint_wrapper_inst/pi87/ep_dataout[26]' for hold slack
INFO: [Physopt 32-535] Optimized net 'dac_pattern_gen_wrapper__inst/dac_pattern_gen_inst/gwakn.WR_ACK_reg_0[7]' for hold slack
INFO: [Physopt 32-535] Optimized net 'ok_endpoint_wrapper_inst/i_dac0_fifo_dur____din[7]' for hold slack
INFO: [Physopt 32-535] Optimized net 'ok_endpoint_wrapper_inst/pi87/ep_dataout[7]' for hold slack
INFO: [Physopt 32-535] Optimized net 'ok_endpoint_wrapper_inst/wi03/ep_dataout[9]' for hold slack
INFO: [Physopt 32-535] Optimized net 'dac_pattern_gen_wrapper__inst/dac_pattern_gen_inst/gwakn.WR_ACK_reg_0[8]' for hold slack
INFO: [Physopt 32-535] Optimized net 'ok_endpoint_wrapper_inst/i_dac0_fifo_dur____din[8]' for hold slack
INFO: [Physopt 32-535] Optimized net 'ok_endpoint_wrapper_inst/pi87/ep_dataout[8]' for hold slack
INFO: [Physopt 32-535] Optimized net 'dac_pattern_gen_wrapper__inst/dac_pattern_gen_inst/gwakn.WR_ACK_reg_0[15]' for hold slack
INFO: [Physopt 32-535] Optimized net 'ok_endpoint_wrapper_inst/i_dac0_fifo_dur____din[15]' for hold slack
INFO: [Physopt 32-535] Optimized net 'ok_endpoint_wrapper_inst/pi87/ep_dataout[15]' for hold slack
INFO: [Physopt 32-535] Optimized net 'lan_endpoint_wrapper_inst/mcs_io_bridge_inst2/o_ti_core__inst__port_ti_53/r_smp_frame_data_STA_reg[7]' for hold slack
INFO: [Physopt 32-535] Optimized net 'ok_endpoint_wrapper_inst/wi03/ep_dataout[0]' for hold slack
INFO: [Physopt 32-535] Optimized net 'dac_pattern_gen_wrapper__inst/dac_pattern_gen_inst/gwakn.WR_ACK_reg_0[6]' for hold slack
INFO: [Physopt 32-535] Optimized net 'ok_endpoint_wrapper_inst/i_dac0_fifo_dur____din[6]' for hold slack
INFO: [Physopt 32-535] Optimized net 'ok_endpoint_wrapper_inst/pi87/ep_dataout[6]' for hold slack
INFO: [Physopt 32-535] Optimized net 'dac_pattern_gen_wrapper__inst/dac_pattern_gen_inst/gwakn.WR_ACK_reg_0[0]' for hold slack
INFO: [Physopt 32-535] Optimized net 'ok_endpoint_wrapper_inst/i_dac0_fifo_dur____din[0]' for hold slack
INFO: [Physopt 32-535] Optimized net 'ok_endpoint_wrapper_inst/pi87/ep_dataout[0]' for hold slack
INFO: [Physopt 32-535] Optimized net 'lan_endpoint_wrapper_inst/soft_cpu_mcs_inst/inst/iomodule_0/U0/IO_Write_Data[5]' for hold slack
INFO: [Physopt 32-535] Optimized net 'dac_pattern_gen_wrapper__inst/dac_pattern_gen_inst/gwakn.WR_ACK_reg_0[16]' for hold slack
INFO: [Physopt 32-535] Optimized net 'ok_endpoint_wrapper_inst/i_dac0_fifo_dur____din[16]' for hold slack
INFO: [Physopt 32-535] Optimized net 'ok_endpoint_wrapper_inst/pi87/ep_dataout[16]' for hold slack
INFO: [Physopt 32-535] Optimized net 'dac_pattern_gen_wrapper__inst/dac_pattern_gen_inst/gwakn.WR_ACK_reg_0[24]' for hold slack
INFO: [Physopt 32-535] Optimized net 'ok_endpoint_wrapper_inst/i_dac0_fifo_dur____din[24]' for hold slack
INFO: [Physopt 32-535] Optimized net 'ok_endpoint_wrapper_inst/pi87/ep_dataout[24]' for hold slack
INFO: [Physopt 32-535] Optimized net 'dac_pattern_gen_wrapper__inst/dac0_fifo_dur_____inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/dout[11]' for hold slack
INFO: [Physopt 32-535] Optimized net 'dac_pattern_gen_wrapper__inst/dac_pattern_gen_inst/gwakn.WR_ACK_reg_0[4]' for hold slack
INFO: [Physopt 32-535] Optimized net 'ok_endpoint_wrapper_inst/i_dac0_fifo_dur____din[4]' for hold slack
INFO: [Physopt 32-535] Optimized net 'ok_endpoint_wrapper_inst/pi87/ep_dataout[4]' for hold slack
INFO: [Physopt 32-535] Optimized net 'dac_pattern_gen_wrapper__inst/dac0_fifo_dur_____inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/dout[16]' for hold slack
INFO: [Common 17-14] Message 'Physopt 32-535' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Physopt 32-712] Optimization is not feasible on net flag_fcid_pulse_active_dac0 due to MARK_DEBUG attribute.
INFO: [Physopt 32-712] Optimization is not feasible on net flag_cid_pulse_active_dac0 due to MARK_DEBUG attribute.
INFO: [Physopt 32-712] Optimization is not feasible on net r_fdcs_active_dac0 due to MARK_DEBUG attribute.
INFO: [Physopt 32-712] Optimization is not feasible on net r_fdcs_active_dac1 due to MARK_DEBUG attribute.
INFO: [Physopt 32-712] Optimization is not feasible on net flag_cid_pulse_active_dac1 due to MARK_DEBUG attribute.
INFO: [Physopt 32-712] Optimization is not feasible on net flag_fcid_pulse_active_dac1 due to MARK_DEBUG attribute.
INFO: [Physopt 32-234] Optimized 243 nets. Inserted 0 new ZHOLD_DELAYs. Calibrated 0 existing ZHOLD_DELAYs. Inserted 247 buffers.

INFO: [Physopt 32-668] Estimated Timing Summary | WNS=-0.441 | TNS=-14.709 | WHS=-0.121 | THS=-7.579 |
Phase 27 Hold Fix Optimization | Checksum: 1d866f9f4

Time (s): cpu = 00:00:43 ; elapsed = 00:00:25 . Memory (MB): peak = 2784.625 ; gain = 0.000 ; free physical = 3789 ; free virtual = 7436
Netlist sorting complete. Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.13 . Memory (MB): peak = 2784.625 ; gain = 0.000 ; free physical = 3789 ; free virtual = 7436
INFO: [Physopt 32-669] Post Physical Optimization Timing Summary | WNS=-0.441 | TNS=-14.709 | WHS=-0.121 | THS=-7.579 |

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization       |  WNS Gain (ns)  |  TNS Gain (ns)  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Fanout             |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           3  |  00:00:01  |
|  Placement Based    |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           4  |  00:00:08  |
|  Rewire             |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           3  |  00:00:00  |
|  Critical Cell      |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           3  |  00:00:00  |
|  DSP Register       |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           2  |  00:00:00  |
|  BRAM Register      |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           2  |  00:00:00  |
|  URAM Register      |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           2  |  00:00:00  |
|  Shift Register     |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           2  |  00:00:00  |
|  Critical Pin       |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout   |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Enable        |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Critical Path      |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total              |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |          25  |  00:00:10  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------------


Ending Physical Synthesis Task | Checksum: 2532230f0

Time (s): cpu = 00:00:45 ; elapsed = 00:00:26 . Memory (MB): peak = 2784.625 ; gain = 0.000 ; free physical = 3787 ; free virtual = 7434
INFO: [Common 17-83] Releasing license: Implementation
462 Infos, 4 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
phys_opt_design: Time (s): cpu = 00:00:57 ; elapsed = 00:00:33 . Memory (MB): peak = 2784.625 ; gain = 0.000 ; free physical = 3808 ; free virtual = 7455
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 2784.625 ; gain = 0.000 ; free physical = 3796 ; free virtual = 7443
INFO: [Common 17-1381] The checkpoint '/media/sf_temp/dsn_pgu_cpu_git/xem7310_pll__PGU-CPU__work/xem7310_pll.runs/impl_1/xem7310__pgu_cpu__top_physopt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 2784.625 ; gain = 0.000 ; free physical = 3801 ; free virtual = 7447
Command: route_design -directive AdvancedSkewModeling
Attempting to get a license for feature 'Implementation' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a200t'
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-270] Using Router directive 'AdvancedSkewModeling'.
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 4 CPUs
Checksum: PlaceDB: ee95f3fe ConstDB: 0 ShapeSum: e682ec1e RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 13724dd76

Time (s): cpu = 00:01:01 ; elapsed = 00:00:46 . Memory (MB): peak = 2784.625 ; gain = 0.000 ; free physical = 3567 ; free virtual = 7214
Post Restoration Checksum: NetGraph: adc93ae8 NumContArr: 895ba28e Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 13724dd76

Time (s): cpu = 00:01:02 ; elapsed = 00:00:47 . Memory (MB): peak = 2784.625 ; gain = 0.000 ; free physical = 3567 ; free virtual = 7214

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 13724dd76

Time (s): cpu = 00:01:03 ; elapsed = 00:00:47 . Memory (MB): peak = 2784.625 ; gain = 0.000 ; free physical = 3546 ; free virtual = 7193

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 13724dd76

Time (s): cpu = 00:01:03 ; elapsed = 00:00:47 . Memory (MB): peak = 2784.625 ; gain = 0.000 ; free physical = 3546 ; free virtual = 7193
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 2908b3323

Time (s): cpu = 00:01:19 ; elapsed = 00:00:58 . Memory (MB): peak = 2784.625 ; gain = 0.000 ; free physical = 3526 ; free virtual = 7173
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.094 | TNS=-0.094 | WHS=-0.506 | THS=-48.047|

Phase 2 Router Initialization | Checksum: 29481f89b

Time (s): cpu = 00:01:27 ; elapsed = 00:01:02 . Memory (MB): peak = 2784.625 ; gain = 0.000 ; free physical = 3524 ; free virtual = 7171

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 123a44536

Time (s): cpu = 00:01:39 ; elapsed = 00:01:07 . Memory (MB): peak = 2784.625 ; gain = 0.000 ; free physical = 3512 ; free virtual = 7159

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 3891
 Number of Nodes with overlaps = 846
 Number of Nodes with overlaps = 183
 Number of Nodes with overlaps = 47
 Number of Nodes with overlaps = 19
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.041  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 7e5efb48

Time (s): cpu = 00:04:57 ; elapsed = 00:03:31 . Memory (MB): peak = 2806.598 ; gain = 21.973 ; free physical = 3502 ; free virtual = 7149

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 43
 Number of Nodes with overlaps = 22
 Number of Nodes with overlaps = 8
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.041  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 2484f777b

Time (s): cpu = 00:05:39 ; elapsed = 00:04:07 . Memory (MB): peak = 2806.598 ; gain = 21.973 ; free physical = 3506 ; free virtual = 7153
Phase 4 Rip-up And Reroute | Checksum: 2484f777b

Time (s): cpu = 00:05:39 ; elapsed = 00:04:07 . Memory (MB): peak = 2806.598 ; gain = 21.973 ; free physical = 3506 ; free virtual = 7153

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 2484f777b

Time (s): cpu = 00:05:39 ; elapsed = 00:04:07 . Memory (MB): peak = 2806.598 ; gain = 21.973 ; free physical = 3506 ; free virtual = 7153

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 2484f777b

Time (s): cpu = 00:05:39 ; elapsed = 00:04:07 . Memory (MB): peak = 2806.598 ; gain = 21.973 ; free physical = 3506 ; free virtual = 7153
Phase 5 Delay and Skew Optimization | Checksum: 2484f777b

Time (s): cpu = 00:05:39 ; elapsed = 00:04:07 . Memory (MB): peak = 2806.598 ; gain = 21.973 ; free physical = 3506 ; free virtual = 7153

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1f6ccce41

Time (s): cpu = 00:05:42 ; elapsed = 00:04:08 . Memory (MB): peak = 2806.598 ; gain = 21.973 ; free physical = 3506 ; free virtual = 7153
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.041  | TNS=0.000  | WHS=0.037  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 1d64767b7

Time (s): cpu = 00:05:42 ; elapsed = 00:04:09 . Memory (MB): peak = 2806.598 ; gain = 21.973 ; free physical = 3506 ; free virtual = 7153
Phase 6 Post Hold Fix | Checksum: 1d64767b7

Time (s): cpu = 00:05:42 ; elapsed = 00:04:09 . Memory (MB): peak = 2806.598 ; gain = 21.973 ; free physical = 3506 ; free virtual = 7153

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 2.44399 %
  Global Horizontal Routing Utilization  = 3.44798 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 25f70ef8c

Time (s): cpu = 00:05:43 ; elapsed = 00:04:09 . Memory (MB): peak = 2806.598 ; gain = 21.973 ; free physical = 3505 ; free virtual = 7153

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 25f70ef8c

Time (s): cpu = 00:05:43 ; elapsed = 00:04:09 . Memory (MB): peak = 2806.598 ; gain = 21.973 ; free physical = 3505 ; free virtual = 7152

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 274848989

Time (s): cpu = 00:05:45 ; elapsed = 00:04:11 . Memory (MB): peak = 2806.598 ; gain = 21.973 ; free physical = 3503 ; free virtual = 7150

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.041  | TNS=0.000  | WHS=0.037  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 274848989

Time (s): cpu = 00:05:45 ; elapsed = 00:04:12 . Memory (MB): peak = 2806.598 ; gain = 21.973 ; free physical = 3505 ; free virtual = 7152
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:05:46 ; elapsed = 00:04:12 . Memory (MB): peak = 2806.598 ; gain = 21.973 ; free physical = 3545 ; free virtual = 7192

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
480 Infos, 4 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:05:52 ; elapsed = 00:04:16 . Memory (MB): peak = 2806.598 ; gain = 21.973 ; free physical = 3545 ; free virtual = 7192
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 2814.602 ; gain = 0.000 ; free physical = 3530 ; free virtual = 7177
INFO: [Common 17-1381] The checkpoint '/media/sf_temp/dsn_pgu_cpu_git/xem7310_pll__PGU-CPU__work/xem7310_pll.runs/impl_1/xem7310__pgu_cpu__top_routed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:13 ; elapsed = 00:00:12 . Memory (MB): peak = 2814.602 ; gain = 8.004 ; free physical = 3536 ; free virtual = 7183
INFO: [runtcl-4] Executing : report_drc -file xem7310__pgu_cpu__top_drc_routed.rpt -pb xem7310__pgu_cpu__top_drc_routed.pb -rpx xem7310__pgu_cpu__top_drc_routed.rpx
Command: report_drc -file xem7310__pgu_cpu__top_drc_routed.rpt -pb xem7310__pgu_cpu__top_drc_routed.pb -rpx xem7310__pgu_cpu__top_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Coretcl 2-168] The results of DRC are in file /media/sf_temp/dsn_pgu_cpu_git/xem7310_pll__PGU-CPU__work/xem7310_pll.runs/impl_1/xem7310__pgu_cpu__top_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file xem7310__pgu_cpu__top_methodology_drc_routed.rpt -pb xem7310__pgu_cpu__top_methodology_drc_routed.pb -rpx xem7310__pgu_cpu__top_methodology_drc_routed.rpx
Command: report_methodology -file xem7310__pgu_cpu__top_methodology_drc_routed.rpt -pb xem7310__pgu_cpu__top_methodology_drc_routed.pb -rpx xem7310__pgu_cpu__top_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 4 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /media/sf_temp/dsn_pgu_cpu_git/xem7310_pll__PGU-CPU__work/xem7310_pll.runs/impl_1/xem7310__pgu_cpu__top_methodology_drc_routed.rpt.
report_methodology completed successfully
report_methodology: Time (s): cpu = 00:00:25 ; elapsed = 00:00:13 . Memory (MB): peak = 2878.633 ; gain = 0.000 ; free physical = 3382 ; free virtual = 7029
INFO: [runtcl-4] Executing : report_power -file xem7310__pgu_cpu__top_power_routed.rpt -pb xem7310__pgu_cpu__top_power_summary_routed.pb -rpx xem7310__pgu_cpu__top_power_routed.rpx
Command: report_power -file xem7310__pgu_cpu__top_power_routed.rpt -pb xem7310__pgu_cpu__top_power_summary_routed.pb -rpx xem7310__pgu_cpu__top_power_routed.rpx
INFO: [Power 33-23] Power model is not available for a0/d0/dna0
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
493 Infos, 5 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:00:17 ; elapsed = 00:00:11 . Memory (MB): peak = 2910.668 ; gain = 32.035 ; free physical = 3354 ; free virtual = 7002
INFO: [runtcl-4] Executing : report_route_status -file xem7310__pgu_cpu__top_route_status.rpt -pb xem7310__pgu_cpu__top_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file xem7310__pgu_cpu__top_timing_summary_routed.rpt -rpx xem7310__pgu_cpu__top_timing_summary_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file xem7310__pgu_cpu__top_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-545] No incremental reuse to report, no incremental placement and routing data was found.
INFO: [runtcl-4] Executing : report_clock_utilization -file xem7310__pgu_cpu__top_clock_utilization_routed.rpt
report_clock_utilization: Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2910.668 ; gain = 0.000 ; free physical = 3336 ; free virtual = 6984
Command: phys_opt_design -directive Explore
Attempting to get a license for feature 'Implementation' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a200t'
INFO: [Vivado_Tcl 4-241] Physical synthesis in post route mode ( 100.0% nets are fully routed)
INFO: [Vivado_Tcl 4-137] Directive used for phys_opt_design is: Explore
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
506 Infos, 5 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 2910.668 ; gain = 0.000 ; free physical = 3314 ; free virtual = 6961
INFO: [Common 17-1381] The checkpoint '/media/sf_temp/dsn_pgu_cpu_git/xem7310_pll__PGU-CPU__work/xem7310_pll.runs/impl_1/xem7310__pgu_cpu__top_postroute_physopt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:14 ; elapsed = 00:00:13 . Memory (MB): peak = 2910.668 ; gain = 0.000 ; free physical = 3325 ; free virtual = 6973
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -warn_on_violation -file xem7310__pgu_cpu__top_timing_summary_postroute_physopted.rpt -rpx xem7310__pgu_cpu__top_timing_summary_postroute_physopted.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
INFO: [Common 17-206] Exiting Vivado at Fri Feb  5 15:01:03 2021...
#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:54:30 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Fri Feb  5 15:04:04 2021
# Process ID: 19532
# Current directory: /media/sf_temp/dsn_pgu_cpu_git/xem7310_pll__PGU-CPU__work/xem7310_pll.runs/impl_1
# Command line: vivado -log xem7310__pgu_cpu__top.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source xem7310__pgu_cpu__top.tcl -notrace
# Log file: /media/sf_temp/dsn_pgu_cpu_git/xem7310_pll__PGU-CPU__work/xem7310_pll.runs/impl_1/xem7310__pgu_cpu__top.vdi
# Journal file: /media/sf_temp/dsn_pgu_cpu_git/xem7310_pll__PGU-CPU__work/xem7310_pll.runs/impl_1/vivado.jou
#-----------------------------------------------------------
source xem7310__pgu_cpu__top.tcl -notrace
Command: open_checkpoint xem7310__pgu_cpu__top_postroute_physopt.dcp

Starting open_checkpoint Task

Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.11 . Memory (MB): peak = 1160.195 ; gain = 0.000 ; free physical = 3954 ; free virtual = 7767
INFO: [Netlist 29-17] Analyzing 1122 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.4
INFO: [Device 21-403] Loading part xc7a200tfbg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/media/sf_temp/dsn_pgu_cpu_git/xem7310_pll__PGU-CPU__work/xem7310_pll.runs/impl_1/.Xil/Vivado-19532-jo2061-VirtualBox/dcp1/xem7310__pgu_cpu__top_board.xdc]
Finished Parsing XDC File [/media/sf_temp/dsn_pgu_cpu_git/xem7310_pll__PGU-CPU__work/xem7310_pll.runs/impl_1/.Xil/Vivado-19532-jo2061-VirtualBox/dcp1/xem7310__pgu_cpu__top_board.xdc]
Parsing XDC File [/media/sf_temp/dsn_pgu_cpu_git/xem7310_pll__PGU-CPU__work/xem7310_pll.runs/impl_1/.Xil/Vivado-19532-jo2061-VirtualBox/dcp1/xem7310__pgu_cpu__top_early.xdc]
INFO: [Timing 38-35] Done setting XDC timing constraints. [/media/sf_temp/dsn_pgu_cpu_git/xem7310_pll__PGU-CPU__work/xem7310_pll.srcs/sources_1/ip/microblaze_mcs_1/bd_0/ip/ip_7/bd_3c9d_mdm_0_0.xdc:50]
get_clocks: Time (s): cpu = 00:00:14 ; elapsed = 00:00:26 . Memory (MB): peak = 2140.762 ; gain = 551.641 ; free physical = 3038 ; free virtual = 6855
INFO: [Timing 38-2] Deriving generated clocks [/media/sf_temp/dsn_pgu_cpu_git/xem7310_pll__PGU-CPU__work/xem7310_pll.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc:57]
Finished Parsing XDC File [/media/sf_temp/dsn_pgu_cpu_git/xem7310_pll__PGU-CPU__work/xem7310_pll.runs/impl_1/.Xil/Vivado-19532-jo2061-VirtualBox/dcp1/xem7310__pgu_cpu__top_early.xdc]
Parsing XDC File [/media/sf_temp/dsn_pgu_cpu_git/xem7310_pll__PGU-CPU__work/xem7310_pll.runs/impl_1/.Xil/Vivado-19532-jo2061-VirtualBox/dcp1/xem7310__pgu_cpu__top.xdc]
INFO: [Timing 38-2] Deriving generated clocks [/media/sf_temp/dsn_pgu_cpu_git/xem7310_pll__PGU-CPU__work/xem7310_pll.srcs/constrs_1/imports/src_ref/xem7310__pgu_cpu__top.xdc:114]
INFO: [Timing 38-2] Deriving generated clocks [/media/sf_temp/dsn_pgu_cpu_git/xem7310_pll__PGU-CPU__work/xem7310_pll.srcs/constrs_1/imports/src_ref/xem7310__pgu_cpu__top.xdc:703]
Finished Parsing XDC File [/media/sf_temp/dsn_pgu_cpu_git/xem7310_pll__PGU-CPU__work/xem7310_pll.runs/impl_1/.Xil/Vivado-19532-jo2061-VirtualBox/dcp1/xem7310__pgu_cpu__top.xdc]
Parsing XDC File [/media/sf_temp/dsn_pgu_cpu_git/xem7310_pll__PGU-CPU__work/xem7310_pll.runs/impl_1/.Xil/Vivado-19532-jo2061-VirtualBox/dcp1/xem7310__pgu_cpu__top_late.xdc]
Finished Parsing XDC File [/media/sf_temp/dsn_pgu_cpu_git/xem7310_pll__PGU-CPU__work/xem7310_pll.runs/impl_1/.Xil/Vivado-19532-jo2061-VirtualBox/dcp1/xem7310__pgu_cpu__top_late.xdc]
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 2191.152 ; gain = 29.391 ; free physical = 2986 ; free virtual = 6803
Restored from archive | CPU: 2.390000 secs | Memory: 33.472656 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 2191.152 ; gain = 29.391 ; free physical = 2986 ; free virtual = 6803
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 369 instances were transformed.
  CFGLUT5 => CFGLUT5 (SRLC32E, SRL16E): 144 instances
  IOBUF => IOBUF (IBUF, OBUFT): 37 instances
  LUT6_2 => LUT6_2 (LUT5, LUT6): 117 instances
  OBUFDS => OBUFDS_DUAL_BUF (INV, OBUFDS, OBUFDS): 36 instances
  RAM128X1S => RAM128X1S (MUXF7, RAMS64E, RAMS64E): 8 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 26 instances
  SRLC16E => SRL16E: 1 instances

INFO: [Project 1-604] Checkpoint was created with Vivado v2017.4 (64-bit) build 2086221
open_checkpoint: Time (s): cpu = 00:00:39 ; elapsed = 00:01:23 . Memory (MB): peak = 2191.152 ; gain = 1030.957 ; free physical = 2998 ; free virtual = 6814
Command: write_bitstream -force xem7310__pgu_cpu__top.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a200t'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2017.4/data/ip'.
INFO: [DRC 23-27] Running DRC with 4 threads
WARNING: [DRC PDRC-153] Gated clock check: Net dac_pattern_gen_wrapper__inst/dac_pattern_gen_inst/gwakn.WR_ACK_reg is a gated clock net sourced by a combinational pin dac_pattern_gen_wrapper__inst/dac_pattern_gen_inst/dac0_fifo_datinc__inst_i_2/O, cell dac_pattern_gen_wrapper__inst/dac_pattern_gen_inst/dac0_fifo_datinc__inst_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net dac_pattern_gen_wrapper__inst/dac_pattern_gen_inst/gwakn.WR_ACK_reg_2 is a gated clock net sourced by a combinational pin dac_pattern_gen_wrapper__inst/dac_pattern_gen_inst/dac1_fifo_dur_____inst_i_1/O, cell dac_pattern_gen_wrapper__inst/dac_pattern_gen_inst/dac1_fifo_dur_____inst_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net dac_pattern_gen_wrapper__inst/dac_pattern_gen_inst/gwakn.WR_ACK_reg_3 is a gated clock net sourced by a combinational pin dac_pattern_gen_wrapper__inst/dac_pattern_gen_inst/dac1_fifo_datinc__inst_i_2/O, cell dac_pattern_gen_wrapper__inst/dac_pattern_gen_inst/dac1_fifo_datinc__inst_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net dac_pattern_gen_wrapper__inst/dac_pattern_gen_inst/wr_clk is a gated clock net sourced by a combinational pin dac_pattern_gen_wrapper__inst/dac_pattern_gen_inst/dac0_fifo_dur_____inst_i_1/O, cell dac_pattern_gen_wrapper__inst/dac_pattern_gen_inst/dac0_fifo_dur_____inst_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PLHOLDVIO-2] Non-Optimal connections which could lead to hold violations: A LUT dac_pattern_gen_wrapper__inst/dac_pattern_gen_inst/dac0_fifo_datinc__inst_i_2 is driving clock pin of 15 cells. This could lead to large hold time violations. First few involved cells are:
    dac_pattern_gen_wrapper__inst/dac0_fifo_datinc__inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1 {FIFO36E1}
    dac_pattern_gen_wrapper__inst/dac0_fifo_datinc__inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_fb_reg[0] {FDRE}
    dac_pattern_gen_wrapper__inst/dac0_fifo_datinc__inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.power_on_wr_rst_reg[0] {FDRE}
    dac_pattern_gen_wrapper__inst/dac0_fifo_datinc__inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.power_on_wr_rst_reg[1] {FDRE}
    dac_pattern_gen_wrapper__inst/dac0_fifo_datinc__inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.power_on_wr_rst_reg[4] {FDRE}
WARNING: [DRC PLHOLDVIO-2] Non-Optimal connections which could lead to hold violations: A LUT dac_pattern_gen_wrapper__inst/dac_pattern_gen_inst/dac0_fifo_dur_____inst_i_1 is driving clock pin of 15 cells. This could lead to large hold time violations. First few involved cells are:
    dac_pattern_gen_wrapper__inst/dac0_fifo_dur_____inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1 {FIFO36E1}
    dac_pattern_gen_wrapper__inst/dac0_fifo_dur_____inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_fb_reg[0] {FDRE}
    dac_pattern_gen_wrapper__inst/dac0_fifo_dur_____inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.power_on_wr_rst_reg[0] {FDRE}
    dac_pattern_gen_wrapper__inst/dac0_fifo_dur_____inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.power_on_wr_rst_reg[1] {FDRE}
    dac_pattern_gen_wrapper__inst/dac0_fifo_dur_____inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.power_on_wr_rst_reg[4] {FDRE}
WARNING: [DRC PLHOLDVIO-2] Non-Optimal connections which could lead to hold violations: A LUT dac_pattern_gen_wrapper__inst/dac_pattern_gen_inst/dac1_fifo_datinc__inst_i_2 is driving clock pin of 15 cells. This could lead to large hold time violations. First few involved cells are:
    dac_pattern_gen_wrapper__inst/dac1_fifo_datinc__inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1 {FIFO36E1}
    dac_pattern_gen_wrapper__inst/dac1_fifo_datinc__inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_fb_reg[0] {FDRE}
    dac_pattern_gen_wrapper__inst/dac1_fifo_datinc__inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.power_on_wr_rst_reg[0] {FDRE}
    dac_pattern_gen_wrapper__inst/dac1_fifo_datinc__inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.power_on_wr_rst_reg[1] {FDRE}
    dac_pattern_gen_wrapper__inst/dac1_fifo_datinc__inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.power_on_wr_rst_reg[4] {FDRE}
WARNING: [DRC PLHOLDVIO-2] Non-Optimal connections which could lead to hold violations: A LUT dac_pattern_gen_wrapper__inst/dac_pattern_gen_inst/dac1_fifo_dur_____inst_i_1 is driving clock pin of 15 cells. This could lead to large hold time violations. First few involved cells are:
    dac_pattern_gen_wrapper__inst/dac1_fifo_dur_____inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1 {FIFO36E1}
    dac_pattern_gen_wrapper__inst/dac1_fifo_dur_____inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_fb_reg[0] {FDRE}
    dac_pattern_gen_wrapper__inst/dac1_fifo_dur_____inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.power_on_wr_rst_reg[0] {FDRE}
    dac_pattern_gen_wrapper__inst/dac1_fifo_dur_____inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.power_on_wr_rst_reg[1] {FDRE}
    dac_pattern_gen_wrapper__inst/dac1_fifo_dur_____inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.power_on_wr_rst_reg[4] {FDRE}
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 65 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Memdata 28-144] Successfully populated the BRAM INIT strings from the following elf files: /media/sf_temp/dsn_pgu_cpu_git/xem7310_pll__PGU-CPU__work/xem7310_pll.srcs/sources_1/ip/microblaze_mcs_1/bd_0/ip/ip_0/data/mb_bootloop_le.elf 
INFO: [Project 1-821] Please set project.enableDesignId to be 'true'.
INFO: [Designutils 20-2272] Running write_bitstream with 4 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Bitstream compression saved 46263776 bits.
Writing bitstream ./xem7310__pgu_cpu__top.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-120] WebTalk data collection is mandatory when using a WebPACK part without a full Vivado license. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
24 Infos, 8 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:01:13 ; elapsed = 00:00:52 . Memory (MB): peak = 2739.035 ; gain = 547.883 ; free physical = 2901 ; free virtual = 6722
INFO: [Common 17-206] Exiting Vivado at Fri Feb  5 15:06:41 2021...
