Warnings in file C:\Users\amris\Documents\GitHub\com_struct\16 Bit ALU\source\alu_statement_tester.luc:
    Line 3, Column 4 : "rst" was never used
    Line 2, Column 4 : "clk" was never used
Starting Vivado...

****** Vivado v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source {C:\Users\User123\Documents\GitHub\com_struct\16 Bit ALU\work\project.tcl}
# set projDir "C:/Users/User123/Documents/GitHub/com_struct/16\ Bit\ ALU/work/vivado"
# set projName "16 Bit ALU"
# set topName top
# set device xc7a35tftg256-1
# if {[file exists "$projDir/$projName"]} { file delete -force "$projDir/$projName" }
# create_project $projName "$projDir/$projName" -part $device
# set_property design_mode RTL [get_filesets sources_1]
<<<<<<< HEAD
# set verilogSources [list "C:/Users/User123/Documents/GitHub/com_struct/16\ Bit\ ALU/work/verilog/au_top_0.v" "C:/Users/User123/Documents/GitHub/com_struct/16\ Bit\ ALU/work/verilog/reset_conditioner_1.v" "C:/Users/User123/Documents/GitHub/com_struct/16\ Bit\ ALU/work/verilog/button_conditioner_2.v" "C:/Users/User123/Documents/GitHub/com_struct/16\ Bit\ ALU/work/verilog/edge_detector_3.v" "C:/Users/User123/Documents/GitHub/com_struct/16\ Bit\ ALU/work/verilog/manual_alu_tester_4.v" "C:/Users/User123/Documents/GitHub/com_struct/16\ Bit\ ALU/work/verilog/auto_tester_run_5.v" "C:/Users/User123/Documents/GitHub/com_struct/16\ Bit\ ALU/work/verilog/pipeline_6.v" "C:/Users/User123/Documents/GitHub/com_struct/16\ Bit\ ALU/work/verilog/alu_16_bit_7.v" "C:/Users/User123/Documents/GitHub/com_struct/16\ Bit\ ALU/work/verilog/auto_alu_tester_8.v" "C:/Users/User123/Documents/GitHub/com_struct/16\ Bit\ ALU/work/verilog/auto_alu_tester_9.v" "C:/Users/User123/Documents/GitHub/com_struct/16\ Bit\ ALU/work/verilog/auto_alu_tester_10.v" "C:/Users/User123/Documents/GitHub/com_struct/16\ Bit\ ALU/work/verilog/auto_alu_tester_11.v" "C:/Users/User123/Documents/GitHub/com_struct/16\ Bit\ ALU/work/verilog/auto_alu_tester_12.v" "C:/Users/User123/Documents/GitHub/com_struct/16\ Bit\ ALU/work/verilog/auto_alu_tester_13.v" "C:/Users/User123/Documents/GitHub/com_struct/16\ Bit\ ALU/work/verilog/auto_alu_tester_14.v" "C:/Users/User123/Documents/GitHub/com_struct/16\ Bit\ ALU/work/verilog/auto_alu_tester_15.v" "C:/Users/User123/Documents/GitHub/com_struct/16\ Bit\ ALU/work/verilog/auto_alu_tester_16.v" "C:/Users/User123/Documents/GitHub/com_struct/16\ Bit\ ALU/work/verilog/auto_alu_tester_17.v" "C:/Users/User123/Documents/GitHub/com_struct/16\ Bit\ ALU/work/verilog/auto_alu_tester_18.v" "C:/Users/User123/Documents/GitHub/com_struct/16\ Bit\ ALU/work/verilog/auto_alu_tester_19.v" "C:/Users/User123/Documents/GitHub/com_struct/16\ Bit\ ALU/work/verilog/auto_alu_tester_20.v" "C:/Users/User123/Documents/GitHub/com_struct/16\ Bit\ ALU/work/verilog/auto_alu_tester_21.v" "C:/Users/User123/Documents/GitHub/com_struct/16\ Bit\ ALU/work/verilog/auto_alu_tester_22.v" "C:/Users/User123/Documents/GitHub/com_struct/16\ Bit\ ALU/work/verilog/auto_alu_tester_23.v" "C:/Users/User123/Documents/GitHub/com_struct/16\ Bit\ ALU/work/verilog/auto_alu_tester_24.v" "C:/Users/User123/Documents/GitHub/com_struct/16\ Bit\ ALU/work/verilog/auto_alu_tester_25.v" "C:/Users/User123/Documents/GitHub/com_struct/16\ Bit\ ALU/work/verilog/auto_alu_tester_26.v" "C:/Users/User123/Documents/GitHub/com_struct/16\ Bit\ ALU/work/verilog/auto_alu_tester_27.v" "C:/Users/User123/Documents/GitHub/com_struct/16\ Bit\ ALU/work/verilog/auto_alu_tester_28.v" "C:/Users/User123/Documents/GitHub/com_struct/16\ Bit\ ALU/work/verilog/auto_alu_tester_29.v" "C:/Users/User123/Documents/GitHub/com_struct/16\ Bit\ ALU/work/verilog/auto_alu_tester_30.v" "C:/Users/User123/Documents/GitHub/com_struct/16\ Bit\ ALU/work/verilog/auto_alu_tester_31.v" "C:/Users/User123/Documents/GitHub/com_struct/16\ Bit\ ALU/work/verilog/auto_alu_tester_32.v" "C:/Users/User123/Documents/GitHub/com_struct/16\ Bit\ ALU/work/verilog/auto_alu_tester_33.v" "C:/Users/User123/Documents/GitHub/com_struct/16\ Bit\ ALU/work/verilog/auto_alu_tester_34.v" "C:/Users/User123/Documents/GitHub/com_struct/16\ Bit\ ALU/work/verilog/auto_alu_tester_35.v" "C:/Users/User123/Documents/GitHub/com_struct/16\ Bit\ ALU/work/verilog/auto_alu_tester_36.v" "C:/Users/User123/Documents/GitHub/com_struct/16\ Bit\ ALU/work/verilog/auto_alu_tester_37.v" "C:/Users/User123/Documents/GitHub/com_struct/16\ Bit\ ALU/work/verilog/auto_alu_tester_38.v" "C:/Users/User123/Documents/GitHub/com_struct/16\ Bit\ ALU/work/verilog/auto_alu_tester_39.v" "C:/Users/User123/Documents/GitHub/com_struct/16\ Bit\ ALU/work/verilog/auto_alu_tester_40.v" "C:/Users/User123/Documents/GitHub/com_struct/16\ Bit\ ALU/work/verilog/auto_alu_tester_41.v" "C:/Users/User123/Documents/GitHub/com_struct/16\ Bit\ ALU/work/verilog/alu_arithmetic_42.v" "C:/Users/User123/Documents/GitHub/com_struct/16\ Bit\ ALU/work/verilog/alu_boolean_43.v" "C:/Users/User123/Documents/GitHub/com_struct/16\ Bit\ ALU/work/verilog/alu_compare_44.v" "C:/Users/User123/Documents/GitHub/com_struct/16\ Bit\ ALU/work/verilog/alu_shifter_45.v" "C:/Users/User123/Documents/GitHub/com_struct/16\ Bit\ ALU/work/verilog/counter_46.v" "C:/Users/User123/Documents/GitHub/com_struct/16\ Bit\ ALU/work/verilog/multi_seven_seg_47.v" "C:/Users/User123/Documents/GitHub/com_struct/16\ Bit\ ALU/work/verilog/counter_48.v" "C:/Users/User123/Documents/GitHub/com_struct/16\ Bit\ ALU/work/verilog/seven_seg_49.v" "C:/Users/User123/Documents/GitHub/com_struct/16\ Bit\ ALU/work/verilog/decoder_50.v" ]
=======
# set verilogSources [list "C:/Users/amris/Documents/GitHub/com_struct/16\ Bit\ ALU/work/verilog/au_top_0.v" "C:/Users/amris/Documents/GitHub/com_struct/16\ Bit\ ALU/work/verilog/reset_conditioner_1.v" "C:/Users/amris/Documents/GitHub/com_struct/16\ Bit\ ALU/work/verilog/manual_alu_tester_2.v" "C:/Users/amris/Documents/GitHub/com_struct/16\ Bit\ ALU/work/verilog/button_conditioner_3.v" "C:/Users/amris/Documents/GitHub/com_struct/16\ Bit\ ALU/work/verilog/edge_detector_4.v" "C:/Users/amris/Documents/GitHub/com_struct/16\ Bit\ ALU/work/verilog/alu_16_bit_5.v" "C:/Users/amris/Documents/GitHub/com_struct/16\ Bit\ ALU/work/verilog/pipeline_6.v" "C:/Users/amris/Documents/GitHub/com_struct/16\ Bit\ ALU/work/verilog/alu_arithmetic_7.v" "C:/Users/amris/Documents/GitHub/com_struct/16\ Bit\ ALU/work/verilog/alu_boolean_8.v" "C:/Users/amris/Documents/GitHub/com_struct/16\ Bit\ ALU/work/verilog/alu_compare_9.v" "C:/Users/amris/Documents/GitHub/com_struct/16\ Bit\ ALU/work/verilog/alu_shifter_10.v" ]
>>>>>>> parent of 6052a66... Added Auto Tester Files and flashed FPGA
# import_files -fileset [get_filesets sources_1] -force -norecurse $verilogSources
# set xdcSources [list "C:/Users/User123/Documents/GitHub/com_struct/16\ Bit\ ALU/work/constraint/alchitry.xdc" "C:/Users/User123/Desktop/alchitry-labs-1.2.0/library/components/au.xdc" "C:/Users/User123/Documents/GitHub/com_struct/16\ Bit\ ALU/work/constraint/io.xdc" ]
# read_xdc $xdcSources
# set_property STEPS.WRITE_BITSTREAM.ARGS.BIN_FILE true [get_runs impl_1]
# update_compile_order -fileset sources_1
# launch_runs -runs synth_1 -jobs 8

<<<<<<< HEAD
[Fri Nov  6 03:12:28 2020] Launched synth_1...
Run output will be captured here: C:/Users/User123/Documents/GitHub/com_struct/16 Bit ALU/work/vivado/16 Bit ALU/16 Bit ALU.runs/synth_1/runme.log
# wait_on_run synth_1
[Fri Nov  6 03:12:29 2020] Waiting for synth_1 to finish...
=======
[Tue Nov  3 20:44:54 2020] Launched synth_1...
Run output will be captured here: C:/Users/amris/Documents/GitHub/com_struct/16 Bit ALU/work/vivado/16 Bit ALU/16 Bit ALU.runs/synth_1/runme.log
# wait_on_run synth_1
[Tue Nov  3 20:44:54 2020] Waiting for synth_1 to finish...
>>>>>>> parent of 6052a66... Added Auto Tester Files and flashed FPGA

*** Running vivado
    with args -log au_top_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source au_top_0.tcl



****** Vivado v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source au_top_0.tcl -notrace
Command: synth_design -top au_top_0 -part xc7a35tftg256-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tftg256-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
<<<<<<< HEAD
INFO: [Synth 8-7075] Helper process launched with PID 2460
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1014.418 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'au_top_0' [C:/Users/User123/Documents/GitHub/com_struct/16 Bit ALU/work/vivado/16 Bit ALU/16 Bit ALU.srcs/sources_1/imports/verilog/au_top_0.v:7]
	Parameter MANUAL_state bound to: 1'b0 
	Parameter AUTO_state bound to: 1'b1 
INFO: [Synth 8-6157] synthesizing module 'reset_conditioner_1' [C:/Users/User123/Documents/GitHub/com_struct/16 Bit ALU/work/vivado/16 Bit ALU/16 Bit ALU.srcs/sources_1/imports/verilog/reset_conditioner_1.v:11]
	Parameter STAGES bound to: 3'b100 
INFO: [Synth 8-6155] done synthesizing module 'reset_conditioner_1' (1#1) [C:/Users/User123/Documents/GitHub/com_struct/16 Bit ALU/work/vivado/16 Bit ALU/16 Bit ALU.srcs/sources_1/imports/verilog/reset_conditioner_1.v:11]
INFO: [Synth 8-6157] synthesizing module 'button_conditioner_2' [C:/Users/User123/Documents/GitHub/com_struct/16 Bit ALU/work/vivado/16 Bit ALU/16 Bit ALU.srcs/sources_1/imports/verilog/button_conditioner_2.v:13]
=======
INFO: [Synth 8-7075] Helper process launched with PID 1960
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1020.453 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'au_top_0' [C:/Users/amris/Documents/GitHub/com_struct/16 Bit ALU/work/vivado/16 Bit ALU/16 Bit ALU.srcs/sources_1/imports/verilog/au_top_0.v:7]
INFO: [Synth 8-6157] synthesizing module 'reset_conditioner_1' [C:/Users/amris/Documents/GitHub/com_struct/16 Bit ALU/work/vivado/16 Bit ALU/16 Bit ALU.srcs/sources_1/imports/verilog/reset_conditioner_1.v:11]
	Parameter STAGES bound to: 3'b100 
INFO: [Synth 8-6155] done synthesizing module 'reset_conditioner_1' (1#1) [C:/Users/amris/Documents/GitHub/com_struct/16 Bit ALU/work/vivado/16 Bit ALU/16 Bit ALU.srcs/sources_1/imports/verilog/reset_conditioner_1.v:11]
INFO: [Synth 8-6157] synthesizing module 'manual_alu_tester_2' [C:/Users/amris/Documents/GitHub/com_struct/16 Bit ALU/work/vivado/16 Bit ALU/16 Bit ALU.srcs/sources_1/imports/verilog/manual_alu_tester_2.v:7]
	Parameter A_state bound to: 2'b00 
	Parameter B_state bound to: 2'b01 
	Parameter OUTPUT_state bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'button_conditioner_3' [C:/Users/amris/Documents/GitHub/com_struct/16 Bit ALU/work/vivado/16 Bit ALU/16 Bit ALU.srcs/sources_1/imports/verilog/button_conditioner_3.v:13]
>>>>>>> parent of 6052a66... Added Auto Tester Files and flashed FPGA
	Parameter CLK_FREQ bound to: 26'b10111110101111000010000000 
	Parameter MIN_DELAY bound to: 5'b10100 
	Parameter NUM_SYNC bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'pipeline_6' [C:/Users/User123/Documents/GitHub/com_struct/16 Bit ALU/work/vivado/16 Bit ALU/16 Bit ALU.srcs/sources_1/imports/verilog/pipeline_6.v:11]
	Parameter DEPTH bound to: 2'b10 
<<<<<<< HEAD
INFO: [Synth 8-6155] done synthesizing module 'pipeline_6' (2#1) [C:/Users/User123/Documents/GitHub/com_struct/16 Bit ALU/work/vivado/16 Bit ALU/16 Bit ALU.srcs/sources_1/imports/verilog/pipeline_6.v:11]
INFO: [Synth 8-6155] done synthesizing module 'button_conditioner_2' (3#1) [C:/Users/User123/Documents/GitHub/com_struct/16 Bit ALU/work/vivado/16 Bit ALU/16 Bit ALU.srcs/sources_1/imports/verilog/button_conditioner_2.v:13]
INFO: [Synth 8-6157] synthesizing module 'edge_detector_3' [C:/Users/User123/Documents/GitHub/com_struct/16 Bit ALU/work/vivado/16 Bit ALU/16 Bit ALU.srcs/sources_1/imports/verilog/edge_detector_3.v:12]
	Parameter RISE bound to: 1'b1 
	Parameter FALL bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'edge_detector_3' (4#1) [C:/Users/User123/Documents/GitHub/com_struct/16 Bit ALU/work/vivado/16 Bit ALU/16 Bit ALU.srcs/sources_1/imports/verilog/edge_detector_3.v:12]
INFO: [Synth 8-6157] synthesizing module 'manual_alu_tester_4' [C:/Users/User123/Documents/GitHub/com_struct/16 Bit ALU/work/vivado/16 Bit ALU/16 Bit ALU.srcs/sources_1/imports/verilog/manual_alu_tester_4.v:7]
	Parameter A_state bound to: 2'b00 
	Parameter B_state bound to: 2'b01 
	Parameter OUTPUT_state bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'alu_16_bit_7' [C:/Users/User123/Documents/GitHub/com_struct/16 Bit ALU/work/vivado/16 Bit ALU/16 Bit ALU.srcs/sources_1/imports/verilog/alu_16_bit_7.v:7]
INFO: [Synth 8-6157] synthesizing module 'alu_arithmetic_42' [C:/Users/User123/Documents/GitHub/com_struct/16 Bit ALU/work/vivado/16 Bit ALU/16 Bit ALU.srcs/sources_1/imports/verilog/alu_arithmetic_42.v:7]
INFO: [Synth 8-6155] done synthesizing module 'alu_arithmetic_42' (5#1) [C:/Users/User123/Documents/GitHub/com_struct/16 Bit ALU/work/vivado/16 Bit ALU/16 Bit ALU.srcs/sources_1/imports/verilog/alu_arithmetic_42.v:7]
INFO: [Synth 8-6157] synthesizing module 'alu_boolean_43' [C:/Users/User123/Documents/GitHub/com_struct/16 Bit ALU/work/vivado/16 Bit ALU/16 Bit ALU.srcs/sources_1/imports/verilog/alu_boolean_43.v:7]
INFO: [Synth 8-6155] done synthesizing module 'alu_boolean_43' (6#1) [C:/Users/User123/Documents/GitHub/com_struct/16 Bit ALU/work/vivado/16 Bit ALU/16 Bit ALU.srcs/sources_1/imports/verilog/alu_boolean_43.v:7]
INFO: [Synth 8-6157] synthesizing module 'alu_compare_44' [C:/Users/User123/Documents/GitHub/com_struct/16 Bit ALU/work/vivado/16 Bit ALU/16 Bit ALU.srcs/sources_1/imports/verilog/alu_compare_44.v:7]
INFO: [Synth 8-6155] done synthesizing module 'alu_compare_44' (7#1) [C:/Users/User123/Documents/GitHub/com_struct/16 Bit ALU/work/vivado/16 Bit ALU/16 Bit ALU.srcs/sources_1/imports/verilog/alu_compare_44.v:7]
INFO: [Synth 8-6157] synthesizing module 'alu_shifter_45' [C:/Users/User123/Documents/GitHub/com_struct/16 Bit ALU/work/vivado/16 Bit ALU/16 Bit ALU.srcs/sources_1/imports/verilog/alu_shifter_45.v:7]
INFO: [Synth 8-6155] done synthesizing module 'alu_shifter_45' (8#1) [C:/Users/User123/Documents/GitHub/com_struct/16 Bit ALU/work/vivado/16 Bit ALU/16 Bit ALU.srcs/sources_1/imports/verilog/alu_shifter_45.v:7]
INFO: [Synth 8-226] default block is never used [C:/Users/User123/Documents/GitHub/com_struct/16 Bit ALU/work/vivado/16 Bit ALU/16 Bit ALU.srcs/sources_1/imports/verilog/alu_16_bit_7.v:101]
INFO: [Synth 8-6155] done synthesizing module 'alu_16_bit_7' (9#1) [C:/Users/User123/Documents/GitHub/com_struct/16 Bit ALU/work/vivado/16 Bit ALU/16 Bit ALU.srcs/sources_1/imports/verilog/alu_16_bit_7.v:7]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/User123/Documents/GitHub/com_struct/16 Bit ALU/work/vivado/16 Bit ALU/16 Bit ALU.srcs/sources_1/imports/verilog/manual_alu_tester_4.v:89]
INFO: [Synth 8-6155] done synthesizing module 'manual_alu_tester_4' (10#1) [C:/Users/User123/Documents/GitHub/com_struct/16 Bit ALU/work/vivado/16 Bit ALU/16 Bit ALU.srcs/sources_1/imports/verilog/manual_alu_tester_4.v:7]
INFO: [Synth 8-6157] synthesizing module 'auto_tester_run_5' [C:/Users/User123/Documents/GitHub/com_struct/16 Bit ALU/work/vivado/16 Bit ALU/16 Bit ALU.srcs/sources_1/imports/verilog/auto_tester_run_5.v:7]
	Parameter STANDBY_autostate bound to: 6'b000000 
	Parameter TEST_0_autostate bound to: 6'b000001 
	Parameter TEST_1_autostate bound to: 6'b000010 
	Parameter TEST_2_autostate bound to: 6'b000011 
	Parameter TEST_3_autostate bound to: 6'b000100 
	Parameter TEST_4_autostate bound to: 6'b000101 
	Parameter TEST_5_autostate bound to: 6'b000110 
	Parameter TEST_6_autostate bound to: 6'b000111 
	Parameter TEST_7_autostate bound to: 6'b001000 
	Parameter TEST_8_autostate bound to: 6'b001001 
	Parameter TEST_9_autostate bound to: 6'b001010 
	Parameter TEST_10_autostate bound to: 6'b001011 
	Parameter TEST_11_autostate bound to: 6'b001100 
	Parameter TEST_12_autostate bound to: 6'b001101 
	Parameter TEST_13_autostate bound to: 6'b001110 
	Parameter TEST_14_autostate bound to: 6'b001111 
	Parameter TEST_15_autostate bound to: 6'b010000 
	Parameter TEST_16_autostate bound to: 6'b010001 
	Parameter TEST_17_autostate bound to: 6'b010010 
	Parameter TEST_18_autostate bound to: 6'b010011 
	Parameter TEST_19_autostate bound to: 6'b010100 
	Parameter TEST_20_autostate bound to: 6'b010101 
	Parameter TEST_21_autostate bound to: 6'b010110 
	Parameter TEST_22_autostate bound to: 6'b010111 
	Parameter TEST_23_autostate bound to: 6'b011000 
	Parameter TEST_24_autostate bound to: 6'b011001 
	Parameter TEST_25_autostate bound to: 6'b011010 
	Parameter TEST_26_autostate bound to: 6'b011011 
	Parameter TEST_27_autostate bound to: 6'b011100 
	Parameter TEST_28_autostate bound to: 6'b011101 
	Parameter TEST_29_autostate bound to: 6'b011110 
	Parameter TEST_30_autostate bound to: 6'b011111 
	Parameter TEST_31_autostate bound to: 6'b100000 
	Parameter TEST_32_autostate bound to: 6'b100001 
	Parameter TEST_33_autostate bound to: 6'b100010 
INFO: [Synth 8-6157] synthesizing module 'auto_alu_tester_8' [C:/Users/User123/Documents/GitHub/com_struct/16 Bit ALU/work/vivado/16 Bit ALU/16 Bit ALU.srcs/sources_1/imports/verilog/auto_alu_tester_8.v:14]
	Parameter INPUT_A bound to: 16'b1010101111001101 
	Parameter INPUT_B bound to: 16'b1110111101000010 
	Parameter OPCODE bound to: 6'b000000 
	Parameter EXPECTED bound to: 16'b1001101100001111 
	Parameter INIT_state bound to: 3'b000 
	Parameter A_VALUE_state bound to: 3'b001 
	Parameter B_VALUE_state bound to: 3'b010 
	Parameter EXPECT_state bound to: 3'b011 
	Parameter OUT_state bound to: 3'b100 
	Parameter PASS_state bound to: 3'b101 
	Parameter FAIL_state bound to: 3'b110 
INFO: [Synth 8-6157] synthesizing module 'counter_46' [C:/Users/User123/Documents/GitHub/com_struct/16 Bit ALU/work/vivado/16 Bit ALU/16 Bit ALU.srcs/sources_1/imports/verilog/counter_46.v:14]
	Parameter SIZE bound to: 1'b1 
	Parameter DIV bound to: 5'b11001 
	Parameter TOP bound to: 1'b0 
	Parameter UP bound to: 1'b1 
	Parameter MAX_VALUE bound to: 26'b01111111111111111111111111 
INFO: [Synth 8-6155] done synthesizing module 'counter_46' (11#1) [C:/Users/User123/Documents/GitHub/com_struct/16 Bit ALU/work/vivado/16 Bit ALU/16 Bit ALU.srcs/sources_1/imports/verilog/counter_46.v:14]
INFO: [Synth 8-6157] synthesizing module 'multi_seven_seg_47' [C:/Users/User123/Documents/GitHub/com_struct/16 Bit ALU/work/vivado/16 Bit ALU/16 Bit ALU.srcs/sources_1/imports/verilog/multi_seven_seg_47.v:12]
	Parameter DIGITS bound to: 3'b100 
	Parameter DIV bound to: 5'b10000 
	Parameter DIGIT_BITS bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'counter_48' [C:/Users/User123/Documents/GitHub/com_struct/16 Bit ALU/work/vivado/16 Bit ALU/16 Bit ALU.srcs/sources_1/imports/verilog/counter_48.v:14]
	Parameter SIZE bound to: 2'b10 
	Parameter DIV bound to: 5'b10000 
	Parameter TOP bound to: 4'b0011 
	Parameter UP bound to: 1'b1 
	Parameter MAX_VALUE bound to: 20'b00111111111111111111 
INFO: [Synth 8-6155] done synthesizing module 'counter_48' (12#1) [C:/Users/User123/Documents/GitHub/com_struct/16 Bit ALU/work/vivado/16 Bit ALU/16 Bit ALU.srcs/sources_1/imports/verilog/counter_48.v:14]
INFO: [Synth 8-6157] synthesizing module 'seven_seg_49' [C:/Users/User123/Documents/GitHub/com_struct/16 Bit ALU/work/vivado/16 Bit ALU/16 Bit ALU.srcs/sources_1/imports/verilog/seven_seg_49.v:7]
INFO: [Synth 8-226] default block is never used [C:/Users/User123/Documents/GitHub/com_struct/16 Bit ALU/work/vivado/16 Bit ALU/16 Bit ALU.srcs/sources_1/imports/verilog/seven_seg_49.v:16]
INFO: [Synth 8-6155] done synthesizing module 'seven_seg_49' (13#1) [C:/Users/User123/Documents/GitHub/com_struct/16 Bit ALU/work/vivado/16 Bit ALU/16 Bit ALU.srcs/sources_1/imports/verilog/seven_seg_49.v:7]
INFO: [Synth 8-6157] synthesizing module 'decoder_50' [C:/Users/User123/Documents/GitHub/com_struct/16 Bit ALU/work/vivado/16 Bit ALU/16 Bit ALU.srcs/sources_1/imports/verilog/decoder_50.v:11]
	Parameter WIDTH bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'decoder_50' (14#1) [C:/Users/User123/Documents/GitHub/com_struct/16 Bit ALU/work/vivado/16 Bit ALU/16 Bit ALU.srcs/sources_1/imports/verilog/decoder_50.v:11]
INFO: [Synth 8-6155] done synthesizing module 'multi_seven_seg_47' (15#1) [C:/Users/User123/Documents/GitHub/com_struct/16 Bit ALU/work/vivado/16 Bit ALU/16 Bit ALU.srcs/sources_1/imports/verilog/multi_seven_seg_47.v:12]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/User123/Documents/GitHub/com_struct/16 Bit ALU/work/vivado/16 Bit ALU/16 Bit ALU.srcs/sources_1/imports/verilog/auto_alu_tester_8.v:102]
INFO: [Synth 8-6155] done synthesizing module 'auto_alu_tester_8' (16#1) [C:/Users/User123/Documents/GitHub/com_struct/16 Bit ALU/work/vivado/16 Bit ALU/16 Bit ALU.srcs/sources_1/imports/verilog/auto_alu_tester_8.v:14]
INFO: [Synth 8-6157] synthesizing module 'auto_alu_tester_9' [C:/Users/User123/Documents/GitHub/com_struct/16 Bit ALU/work/vivado/16 Bit ALU/16 Bit ALU.srcs/sources_1/imports/verilog/auto_alu_tester_9.v:14]
	Parameter INPUT_A bound to: 16'b0000000101101000 
	Parameter INPUT_B bound to: 16'b0000000101101000 
	Parameter OPCODE bound to: 6'b000000 
	Parameter EXPECTED bound to: 16'b0000001011010000 
	Parameter INIT_state bound to: 3'b000 
	Parameter A_VALUE_state bound to: 3'b001 
	Parameter B_VALUE_state bound to: 3'b010 
	Parameter EXPECT_state bound to: 3'b011 
	Parameter OUT_state bound to: 3'b100 
	Parameter PASS_state bound to: 3'b101 
	Parameter FAIL_state bound to: 3'b110 
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/User123/Documents/GitHub/com_struct/16 Bit ALU/work/vivado/16 Bit ALU/16 Bit ALU.srcs/sources_1/imports/verilog/auto_alu_tester_9.v:102]
INFO: [Synth 8-6155] done synthesizing module 'auto_alu_tester_9' (17#1) [C:/Users/User123/Documents/GitHub/com_struct/16 Bit ALU/work/vivado/16 Bit ALU/16 Bit ALU.srcs/sources_1/imports/verilog/auto_alu_tester_9.v:14]
INFO: [Synth 8-6157] synthesizing module 'auto_alu_tester_10' [C:/Users/User123/Documents/GitHub/com_struct/16 Bit ALU/work/vivado/16 Bit ALU/16 Bit ALU.srcs/sources_1/imports/verilog/auto_alu_tester_10.v:14]
	Parameter INPUT_A bound to: 16'b0000000101101000 
	Parameter INPUT_B bound to: 16'b0000000000000000 
	Parameter OPCODE bound to: 6'b000001 
	Parameter EXPECTED bound to: 16'b0000000101101000 
	Parameter INIT_state bound to: 3'b000 
	Parameter A_VALUE_state bound to: 3'b001 
	Parameter B_VALUE_state bound to: 3'b010 
	Parameter EXPECT_state bound to: 3'b011 
	Parameter OUT_state bound to: 3'b100 
	Parameter PASS_state bound to: 3'b101 
	Parameter FAIL_state bound to: 3'b110 
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/User123/Documents/GitHub/com_struct/16 Bit ALU/work/vivado/16 Bit ALU/16 Bit ALU.srcs/sources_1/imports/verilog/auto_alu_tester_10.v:102]
INFO: [Synth 8-6155] done synthesizing module 'auto_alu_tester_10' (18#1) [C:/Users/User123/Documents/GitHub/com_struct/16 Bit ALU/work/vivado/16 Bit ALU/16 Bit ALU.srcs/sources_1/imports/verilog/auto_alu_tester_10.v:14]
INFO: [Synth 8-6157] synthesizing module 'auto_alu_tester_11' [C:/Users/User123/Documents/GitHub/com_struct/16 Bit ALU/work/vivado/16 Bit ALU/16 Bit ALU.srcs/sources_1/imports/verilog/auto_alu_tester_11.v:14]
	Parameter INPUT_A bound to: 16'b1010101111001101 
	Parameter INPUT_B bound to: 16'b1010101111001101 
	Parameter OPCODE bound to: 6'b000001 
	Parameter EXPECTED bound to: 16'b0000000000000000 
	Parameter INIT_state bound to: 3'b000 
	Parameter A_VALUE_state bound to: 3'b001 
	Parameter B_VALUE_state bound to: 3'b010 
	Parameter EXPECT_state bound to: 3'b011 
	Parameter OUT_state bound to: 3'b100 
	Parameter PASS_state bound to: 3'b101 
	Parameter FAIL_state bound to: 3'b110 
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/User123/Documents/GitHub/com_struct/16 Bit ALU/work/vivado/16 Bit ALU/16 Bit ALU.srcs/sources_1/imports/verilog/auto_alu_tester_11.v:102]
INFO: [Synth 8-6155] done synthesizing module 'auto_alu_tester_11' (19#1) [C:/Users/User123/Documents/GitHub/com_struct/16 Bit ALU/work/vivado/16 Bit ALU/16 Bit ALU.srcs/sources_1/imports/verilog/auto_alu_tester_11.v:14]
INFO: [Synth 8-6157] synthesizing module 'auto_alu_tester_12' [C:/Users/User123/Documents/GitHub/com_struct/16 Bit ALU/work/vivado/16 Bit ALU/16 Bit ALU.srcs/sources_1/imports/verilog/auto_alu_tester_12.v:14]
	Parameter INPUT_A bound to: 16'b0000000000000000 
	Parameter INPUT_B bound to: 16'b1111111111111111 
	Parameter OPCODE bound to: 6'b011000 
	Parameter EXPECTED bound to: 16'b0000000000000000 
	Parameter INIT_state bound to: 3'b000 
	Parameter A_VALUE_state bound to: 3'b001 
	Parameter B_VALUE_state bound to: 3'b010 
	Parameter EXPECT_state bound to: 3'b011 
	Parameter OUT_state bound to: 3'b100 
	Parameter PASS_state bound to: 3'b101 
	Parameter FAIL_state bound to: 3'b110 
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/User123/Documents/GitHub/com_struct/16 Bit ALU/work/vivado/16 Bit ALU/16 Bit ALU.srcs/sources_1/imports/verilog/auto_alu_tester_12.v:102]
INFO: [Synth 8-6155] done synthesizing module 'auto_alu_tester_12' (20#1) [C:/Users/User123/Documents/GitHub/com_struct/16 Bit ALU/work/vivado/16 Bit ALU/16 Bit ALU.srcs/sources_1/imports/verilog/auto_alu_tester_12.v:14]
INFO: [Synth 8-6157] synthesizing module 'auto_alu_tester_13' [C:/Users/User123/Documents/GitHub/com_struct/16 Bit ALU/work/vivado/16 Bit ALU/16 Bit ALU.srcs/sources_1/imports/verilog/auto_alu_tester_13.v:14]
	Parameter INPUT_A bound to: 16'b1111111111111111 
	Parameter INPUT_B bound to: 16'b1111111111111111 
	Parameter OPCODE bound to: 6'b011000 
	Parameter EXPECTED bound to: 16'b1111111111111111 
	Parameter INIT_state bound to: 3'b000 
	Parameter A_VALUE_state bound to: 3'b001 
	Parameter B_VALUE_state bound to: 3'b010 
	Parameter EXPECT_state bound to: 3'b011 
	Parameter OUT_state bound to: 3'b100 
	Parameter PASS_state bound to: 3'b101 
	Parameter FAIL_state bound to: 3'b110 
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/User123/Documents/GitHub/com_struct/16 Bit ALU/work/vivado/16 Bit ALU/16 Bit ALU.srcs/sources_1/imports/verilog/auto_alu_tester_13.v:102]
INFO: [Synth 8-6155] done synthesizing module 'auto_alu_tester_13' (21#1) [C:/Users/User123/Documents/GitHub/com_struct/16 Bit ALU/work/vivado/16 Bit ALU/16 Bit ALU.srcs/sources_1/imports/verilog/auto_alu_tester_13.v:14]
INFO: [Synth 8-6157] synthesizing module 'auto_alu_tester_14' [C:/Users/User123/Documents/GitHub/com_struct/16 Bit ALU/work/vivado/16 Bit ALU/16 Bit ALU.srcs/sources_1/imports/verilog/auto_alu_tester_14.v:14]
	Parameter INPUT_A bound to: 16'b0000000000000000 
	Parameter INPUT_B bound to: 16'b1111111111111111 
	Parameter OPCODE bound to: 6'b011110 
	Parameter EXPECTED bound to: 16'b1111111111111111 
	Parameter INIT_state bound to: 3'b000 
	Parameter A_VALUE_state bound to: 3'b001 
	Parameter B_VALUE_state bound to: 3'b010 
	Parameter EXPECT_state bound to: 3'b011 
	Parameter OUT_state bound to: 3'b100 
	Parameter PASS_state bound to: 3'b101 
	Parameter FAIL_state bound to: 3'b110 
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/User123/Documents/GitHub/com_struct/16 Bit ALU/work/vivado/16 Bit ALU/16 Bit ALU.srcs/sources_1/imports/verilog/auto_alu_tester_14.v:102]
INFO: [Synth 8-6155] done synthesizing module 'auto_alu_tester_14' (22#1) [C:/Users/User123/Documents/GitHub/com_struct/16 Bit ALU/work/vivado/16 Bit ALU/16 Bit ALU.srcs/sources_1/imports/verilog/auto_alu_tester_14.v:14]
INFO: [Synth 8-6157] synthesizing module 'auto_alu_tester_15' [C:/Users/User123/Documents/GitHub/com_struct/16 Bit ALU/work/vivado/16 Bit ALU/16 Bit ALU.srcs/sources_1/imports/verilog/auto_alu_tester_15.v:14]
	Parameter INPUT_A bound to: 16'b0000000000000001 
	Parameter INPUT_B bound to: 16'b0000000000010000 
	Parameter OPCODE bound to: 6'b011110 
	Parameter EXPECTED bound to: 16'b0000000000010001 
	Parameter INIT_state bound to: 3'b000 
	Parameter A_VALUE_state bound to: 3'b001 
	Parameter B_VALUE_state bound to: 3'b010 
	Parameter EXPECT_state bound to: 3'b011 
	Parameter OUT_state bound to: 3'b100 
	Parameter PASS_state bound to: 3'b101 
	Parameter FAIL_state bound to: 3'b110 
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/User123/Documents/GitHub/com_struct/16 Bit ALU/work/vivado/16 Bit ALU/16 Bit ALU.srcs/sources_1/imports/verilog/auto_alu_tester_15.v:102]
INFO: [Synth 8-6155] done synthesizing module 'auto_alu_tester_15' (23#1) [C:/Users/User123/Documents/GitHub/com_struct/16 Bit ALU/work/vivado/16 Bit ALU/16 Bit ALU.srcs/sources_1/imports/verilog/auto_alu_tester_15.v:14]
INFO: [Synth 8-6157] synthesizing module 'auto_alu_tester_16' [C:/Users/User123/Documents/GitHub/com_struct/16 Bit ALU/work/vivado/16 Bit ALU/16 Bit ALU.srcs/sources_1/imports/verilog/auto_alu_tester_16.v:14]
	Parameter INPUT_A bound to: 16'b1111111111111111 
	Parameter INPUT_B bound to: 16'b1111111111111111 
	Parameter OPCODE bound to: 6'b010110 
	Parameter EXPECTED bound to: 16'b0000000000000000 
	Parameter INIT_state bound to: 3'b000 
	Parameter A_VALUE_state bound to: 3'b001 
	Parameter B_VALUE_state bound to: 3'b010 
	Parameter EXPECT_state bound to: 3'b011 
	Parameter OUT_state bound to: 3'b100 
	Parameter PASS_state bound to: 3'b101 
	Parameter FAIL_state bound to: 3'b110 
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/User123/Documents/GitHub/com_struct/16 Bit ALU/work/vivado/16 Bit ALU/16 Bit ALU.srcs/sources_1/imports/verilog/auto_alu_tester_16.v:102]
INFO: [Synth 8-6155] done synthesizing module 'auto_alu_tester_16' (24#1) [C:/Users/User123/Documents/GitHub/com_struct/16 Bit ALU/work/vivado/16 Bit ALU/16 Bit ALU.srcs/sources_1/imports/verilog/auto_alu_tester_16.v:14]
INFO: [Synth 8-6157] synthesizing module 'auto_alu_tester_17' [C:/Users/User123/Documents/GitHub/com_struct/16 Bit ALU/work/vivado/16 Bit ALU/16 Bit ALU.srcs/sources_1/imports/verilog/auto_alu_tester_17.v:14]
	Parameter INPUT_A bound to: 16'b1111111111111111 
	Parameter INPUT_B bound to: 16'b0000000000000000 
	Parameter OPCODE bound to: 6'b010110 
	Parameter EXPECTED bound to: 16'b1111111111111111 
	Parameter INIT_state bound to: 3'b000 
	Parameter A_VALUE_state bound to: 3'b001 
	Parameter B_VALUE_state bound to: 3'b010 
	Parameter EXPECT_state bound to: 3'b011 
	Parameter OUT_state bound to: 3'b100 
	Parameter PASS_state bound to: 3'b101 
	Parameter FAIL_state bound to: 3'b110 
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/User123/Documents/GitHub/com_struct/16 Bit ALU/work/vivado/16 Bit ALU/16 Bit ALU.srcs/sources_1/imports/verilog/auto_alu_tester_17.v:102]
INFO: [Synth 8-6155] done synthesizing module 'auto_alu_tester_17' (25#1) [C:/Users/User123/Documents/GitHub/com_struct/16 Bit ALU/work/vivado/16 Bit ALU/16 Bit ALU.srcs/sources_1/imports/verilog/auto_alu_tester_17.v:14]
INFO: [Synth 8-6157] synthesizing module 'auto_alu_tester_18' [C:/Users/User123/Documents/GitHub/com_struct/16 Bit ALU/work/vivado/16 Bit ALU/16 Bit ALU.srcs/sources_1/imports/verilog/auto_alu_tester_18.v:14]
	Parameter INPUT_A bound to: 16'b0010000100100001 
	Parameter INPUT_B bound to: 16'b0100001001000010 
	Parameter OPCODE bound to: 6'b011010 
	Parameter EXPECTED bound to: 16'b0010000100100001 
	Parameter INIT_state bound to: 3'b000 
	Parameter A_VALUE_state bound to: 3'b001 
	Parameter B_VALUE_state bound to: 3'b010 
	Parameter EXPECT_state bound to: 3'b011 
	Parameter OUT_state bound to: 3'b100 
	Parameter PASS_state bound to: 3'b101 
	Parameter FAIL_state bound to: 3'b110 
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/User123/Documents/GitHub/com_struct/16 Bit ALU/work/vivado/16 Bit ALU/16 Bit ALU.srcs/sources_1/imports/verilog/auto_alu_tester_18.v:102]
INFO: [Synth 8-6155] done synthesizing module 'auto_alu_tester_18' (26#1) [C:/Users/User123/Documents/GitHub/com_struct/16 Bit ALU/work/vivado/16 Bit ALU/16 Bit ALU.srcs/sources_1/imports/verilog/auto_alu_tester_18.v:14]
INFO: [Synth 8-6157] synthesizing module 'auto_alu_tester_19' [C:/Users/User123/Documents/GitHub/com_struct/16 Bit ALU/work/vivado/16 Bit ALU/16 Bit ALU.srcs/sources_1/imports/verilog/auto_alu_tester_19.v:14]
	Parameter INPUT_A bound to: 16'b0100001001000010 
	Parameter INPUT_B bound to: 16'b0100001001000010 
	Parameter OPCODE bound to: 6'b011010 
	Parameter EXPECTED bound to: 16'b0100001001000010 
	Parameter INIT_state bound to: 3'b000 
	Parameter A_VALUE_state bound to: 3'b001 
	Parameter B_VALUE_state bound to: 3'b010 
	Parameter EXPECT_state bound to: 3'b011 
	Parameter OUT_state bound to: 3'b100 
	Parameter PASS_state bound to: 3'b101 
	Parameter FAIL_state bound to: 3'b110 
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/User123/Documents/GitHub/com_struct/16 Bit ALU/work/vivado/16 Bit ALU/16 Bit ALU.srcs/sources_1/imports/verilog/auto_alu_tester_19.v:102]
INFO: [Synth 8-6155] done synthesizing module 'auto_alu_tester_19' (27#1) [C:/Users/User123/Documents/GitHub/com_struct/16 Bit ALU/work/vivado/16 Bit ALU/16 Bit ALU.srcs/sources_1/imports/verilog/auto_alu_tester_19.v:14]
INFO: [Synth 8-6157] synthesizing module 'auto_alu_tester_20' [C:/Users/User123/Documents/GitHub/com_struct/16 Bit ALU/work/vivado/16 Bit ALU/16 Bit ALU.srcs/sources_1/imports/verilog/auto_alu_tester_20.v:14]
	Parameter INPUT_A bound to: 16'b1111111111111111 
	Parameter INPUT_B bound to: 16'b0000000000000001 
	Parameter OPCODE bound to: 6'b100000 
	Parameter EXPECTED bound to: 16'b1111111111111110 
	Parameter INIT_state bound to: 3'b000 
	Parameter A_VALUE_state bound to: 3'b001 
	Parameter B_VALUE_state bound to: 3'b010 
	Parameter EXPECT_state bound to: 3'b011 
	Parameter OUT_state bound to: 3'b100 
	Parameter PASS_state bound to: 3'b101 
	Parameter FAIL_state bound to: 3'b110 
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/User123/Documents/GitHub/com_struct/16 Bit ALU/work/vivado/16 Bit ALU/16 Bit ALU.srcs/sources_1/imports/verilog/auto_alu_tester_20.v:102]
INFO: [Synth 8-6155] done synthesizing module 'auto_alu_tester_20' (28#1) [C:/Users/User123/Documents/GitHub/com_struct/16 Bit ALU/work/vivado/16 Bit ALU/16 Bit ALU.srcs/sources_1/imports/verilog/auto_alu_tester_20.v:14]
INFO: [Synth 8-6157] synthesizing module 'auto_alu_tester_21' [C:/Users/User123/Documents/GitHub/com_struct/16 Bit ALU/work/vivado/16 Bit ALU/16 Bit ALU.srcs/sources_1/imports/verilog/auto_alu_tester_21.v:14]
	Parameter INPUT_A bound to: 16'b1111111111111111 
	Parameter INPUT_B bound to: 16'b0000000000001000 
	Parameter OPCODE bound to: 6'b100000 
	Parameter EXPECTED bound to: 16'b1111111100000000 
	Parameter INIT_state bound to: 3'b000 
	Parameter A_VALUE_state bound to: 3'b001 
	Parameter B_VALUE_state bound to: 3'b010 
	Parameter EXPECT_state bound to: 3'b011 
	Parameter OUT_state bound to: 3'b100 
	Parameter PASS_state bound to: 3'b101 
	Parameter FAIL_state bound to: 3'b110 
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/User123/Documents/GitHub/com_struct/16 Bit ALU/work/vivado/16 Bit ALU/16 Bit ALU.srcs/sources_1/imports/verilog/auto_alu_tester_21.v:102]
INFO: [Synth 8-6155] done synthesizing module 'auto_alu_tester_21' (29#1) [C:/Users/User123/Documents/GitHub/com_struct/16 Bit ALU/work/vivado/16 Bit ALU/16 Bit ALU.srcs/sources_1/imports/verilog/auto_alu_tester_21.v:14]
INFO: [Synth 8-6157] synthesizing module 'auto_alu_tester_22' [C:/Users/User123/Documents/GitHub/com_struct/16 Bit ALU/work/vivado/16 Bit ALU/16 Bit ALU.srcs/sources_1/imports/verilog/auto_alu_tester_22.v:14]
	Parameter INPUT_A bound to: 16'b1111111111111111 
	Parameter INPUT_B bound to: 16'b0000000000000001 
	Parameter OPCODE bound to: 6'b100001 
	Parameter EXPECTED bound to: 16'b0111111111111111 
	Parameter INIT_state bound to: 3'b000 
	Parameter A_VALUE_state bound to: 3'b001 
	Parameter B_VALUE_state bound to: 3'b010 
	Parameter EXPECT_state bound to: 3'b011 
	Parameter OUT_state bound to: 3'b100 
	Parameter PASS_state bound to: 3'b101 
	Parameter FAIL_state bound to: 3'b110 
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/User123/Documents/GitHub/com_struct/16 Bit ALU/work/vivado/16 Bit ALU/16 Bit ALU.srcs/sources_1/imports/verilog/auto_alu_tester_22.v:102]
INFO: [Synth 8-6155] done synthesizing module 'auto_alu_tester_22' (30#1) [C:/Users/User123/Documents/GitHub/com_struct/16 Bit ALU/work/vivado/16 Bit ALU/16 Bit ALU.srcs/sources_1/imports/verilog/auto_alu_tester_22.v:14]
INFO: [Synth 8-6157] synthesizing module 'auto_alu_tester_23' [C:/Users/User123/Documents/GitHub/com_struct/16 Bit ALU/work/vivado/16 Bit ALU/16 Bit ALU.srcs/sources_1/imports/verilog/auto_alu_tester_23.v:14]
	Parameter INPUT_A bound to: 16'b1111111111111111 
	Parameter INPUT_B bound to: 16'b0000000000001000 
	Parameter OPCODE bound to: 6'b100001 
	Parameter EXPECTED bound to: 16'b0000000011111111 
	Parameter INIT_state bound to: 3'b000 
	Parameter A_VALUE_state bound to: 3'b001 
	Parameter B_VALUE_state bound to: 3'b010 
	Parameter EXPECT_state bound to: 3'b011 
	Parameter OUT_state bound to: 3'b100 
	Parameter PASS_state bound to: 3'b101 
	Parameter FAIL_state bound to: 3'b110 
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/User123/Documents/GitHub/com_struct/16 Bit ALU/work/vivado/16 Bit ALU/16 Bit ALU.srcs/sources_1/imports/verilog/auto_alu_tester_23.v:102]
INFO: [Synth 8-6155] done synthesizing module 'auto_alu_tester_23' (31#1) [C:/Users/User123/Documents/GitHub/com_struct/16 Bit ALU/work/vivado/16 Bit ALU/16 Bit ALU.srcs/sources_1/imports/verilog/auto_alu_tester_23.v:14]
INFO: [Synth 8-6157] synthesizing module 'auto_alu_tester_24' [C:/Users/User123/Documents/GitHub/com_struct/16 Bit ALU/work/vivado/16 Bit ALU/16 Bit ALU.srcs/sources_1/imports/verilog/auto_alu_tester_24.v:14]
	Parameter INPUT_A bound to: 16'b1111111111111111 
	Parameter INPUT_B bound to: 16'b0000000000000001 
	Parameter OPCODE bound to: 6'b100011 
	Parameter EXPECTED bound to: 16'b1111111111111111 
	Parameter INIT_state bound to: 3'b000 
	Parameter A_VALUE_state bound to: 3'b001 
	Parameter B_VALUE_state bound to: 3'b010 
	Parameter EXPECT_state bound to: 3'b011 
	Parameter OUT_state bound to: 3'b100 
	Parameter PASS_state bound to: 3'b101 
	Parameter FAIL_state bound to: 3'b110 
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/User123/Documents/GitHub/com_struct/16 Bit ALU/work/vivado/16 Bit ALU/16 Bit ALU.srcs/sources_1/imports/verilog/auto_alu_tester_24.v:102]
INFO: [Synth 8-6155] done synthesizing module 'auto_alu_tester_24' (32#1) [C:/Users/User123/Documents/GitHub/com_struct/16 Bit ALU/work/vivado/16 Bit ALU/16 Bit ALU.srcs/sources_1/imports/verilog/auto_alu_tester_24.v:14]
INFO: [Synth 8-6157] synthesizing module 'auto_alu_tester_25' [C:/Users/User123/Documents/GitHub/com_struct/16 Bit ALU/work/vivado/16 Bit ALU/16 Bit ALU.srcs/sources_1/imports/verilog/auto_alu_tester_25.v:14]
	Parameter INPUT_A bound to: 16'b0011111111111111 
	Parameter INPUT_B bound to: 16'b0000000000001000 
	Parameter OPCODE bound to: 6'b100011 
	Parameter EXPECTED bound to: 16'b0000000000111111 
	Parameter INIT_state bound to: 3'b000 
	Parameter A_VALUE_state bound to: 3'b001 
	Parameter B_VALUE_state bound to: 3'b010 
	Parameter EXPECT_state bound to: 3'b011 
	Parameter OUT_state bound to: 3'b100 
	Parameter PASS_state bound to: 3'b101 
	Parameter FAIL_state bound to: 3'b110 
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/User123/Documents/GitHub/com_struct/16 Bit ALU/work/vivado/16 Bit ALU/16 Bit ALU.srcs/sources_1/imports/verilog/auto_alu_tester_25.v:102]
INFO: [Synth 8-6155] done synthesizing module 'auto_alu_tester_25' (33#1) [C:/Users/User123/Documents/GitHub/com_struct/16 Bit ALU/work/vivado/16 Bit ALU/16 Bit ALU.srcs/sources_1/imports/verilog/auto_alu_tester_25.v:14]
INFO: [Synth 8-6157] synthesizing module 'auto_alu_tester_26' [C:/Users/User123/Documents/GitHub/com_struct/16 Bit ALU/work/vivado/16 Bit ALU/16 Bit ALU.srcs/sources_1/imports/verilog/auto_alu_tester_26.v:14]
	Parameter INPUT_A bound to: 16'b0111111111111111 
	Parameter INPUT_B bound to: 16'b0111111111111111 
	Parameter OPCODE bound to: 6'b000010 
	Parameter EXPECTED bound to: 16'b0000000000000001 
	Parameter INIT_state bound to: 3'b000 
	Parameter A_VALUE_state bound to: 3'b001 
	Parameter B_VALUE_state bound to: 3'b010 
	Parameter EXPECT_state bound to: 3'b011 
	Parameter OUT_state bound to: 3'b100 
	Parameter PASS_state bound to: 3'b101 
	Parameter FAIL_state bound to: 3'b110 
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/User123/Documents/GitHub/com_struct/16 Bit ALU/work/vivado/16 Bit ALU/16 Bit ALU.srcs/sources_1/imports/verilog/auto_alu_tester_26.v:102]
INFO: [Synth 8-6155] done synthesizing module 'auto_alu_tester_26' (34#1) [C:/Users/User123/Documents/GitHub/com_struct/16 Bit ALU/work/vivado/16 Bit ALU/16 Bit ALU.srcs/sources_1/imports/verilog/auto_alu_tester_26.v:14]
INFO: [Synth 8-6157] synthesizing module 'auto_alu_tester_27' [C:/Users/User123/Documents/GitHub/com_struct/16 Bit ALU/work/vivado/16 Bit ALU/16 Bit ALU.srcs/sources_1/imports/verilog/auto_alu_tester_27.v:14]
	Parameter INPUT_A bound to: 16'b0111111111111111 
	Parameter INPUT_B bound to: 16'b0000000000000000 
	Parameter OPCODE bound to: 6'b000010 
	Parameter EXPECTED bound to: 16'b0000000000000000 
	Parameter INIT_state bound to: 3'b000 
	Parameter A_VALUE_state bound to: 3'b001 
	Parameter B_VALUE_state bound to: 3'b010 
	Parameter EXPECT_state bound to: 3'b011 
	Parameter OUT_state bound to: 3'b100 
	Parameter PASS_state bound to: 3'b101 
	Parameter FAIL_state bound to: 3'b110 
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/User123/Documents/GitHub/com_struct/16 Bit ALU/work/vivado/16 Bit ALU/16 Bit ALU.srcs/sources_1/imports/verilog/auto_alu_tester_27.v:102]
INFO: [Synth 8-6155] done synthesizing module 'auto_alu_tester_27' (35#1) [C:/Users/User123/Documents/GitHub/com_struct/16 Bit ALU/work/vivado/16 Bit ALU/16 Bit ALU.srcs/sources_1/imports/verilog/auto_alu_tester_27.v:14]
INFO: [Synth 8-6157] synthesizing module 'auto_alu_tester_28' [C:/Users/User123/Documents/GitHub/com_struct/16 Bit ALU/work/vivado/16 Bit ALU/16 Bit ALU.srcs/sources_1/imports/verilog/auto_alu_tester_28.v:14]
	Parameter INPUT_A bound to: 16'b0111111111111111 
	Parameter INPUT_B bound to: 16'b0111111111111111 
	Parameter OPCODE bound to: 6'b110011 
	Parameter EXPECTED bound to: 16'b0000000000000001 
	Parameter INIT_state bound to: 3'b000 
	Parameter A_VALUE_state bound to: 3'b001 
	Parameter B_VALUE_state bound to: 3'b010 
	Parameter EXPECT_state bound to: 3'b011 
	Parameter OUT_state bound to: 3'b100 
	Parameter PASS_state bound to: 3'b101 
	Parameter FAIL_state bound to: 3'b110 
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/User123/Documents/GitHub/com_struct/16 Bit ALU/work/vivado/16 Bit ALU/16 Bit ALU.srcs/sources_1/imports/verilog/auto_alu_tester_28.v:102]
INFO: [Synth 8-6155] done synthesizing module 'auto_alu_tester_28' (36#1) [C:/Users/User123/Documents/GitHub/com_struct/16 Bit ALU/work/vivado/16 Bit ALU/16 Bit ALU.srcs/sources_1/imports/verilog/auto_alu_tester_28.v:14]
INFO: [Synth 8-6157] synthesizing module 'auto_alu_tester_29' [C:/Users/User123/Documents/GitHub/com_struct/16 Bit ALU/work/vivado/16 Bit ALU/16 Bit ALU.srcs/sources_1/imports/verilog/auto_alu_tester_29.v:14]
	Parameter INPUT_A bound to: 16'b0111111111111111 
	Parameter INPUT_B bound to: 16'b0000000000000000 
	Parameter OPCODE bound to: 6'b110011 
	Parameter EXPECTED bound to: 16'b0000000000000000 
	Parameter INIT_state bound to: 3'b000 
	Parameter A_VALUE_state bound to: 3'b001 
	Parameter B_VALUE_state bound to: 3'b010 
	Parameter EXPECT_state bound to: 3'b011 
	Parameter OUT_state bound to: 3'b100 
	Parameter PASS_state bound to: 3'b101 
	Parameter FAIL_state bound to: 3'b110 
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/User123/Documents/GitHub/com_struct/16 Bit ALU/work/vivado/16 Bit ALU/16 Bit ALU.srcs/sources_1/imports/verilog/auto_alu_tester_29.v:102]
INFO: [Synth 8-6155] done synthesizing module 'auto_alu_tester_29' (37#1) [C:/Users/User123/Documents/GitHub/com_struct/16 Bit ALU/work/vivado/16 Bit ALU/16 Bit ALU.srcs/sources_1/imports/verilog/auto_alu_tester_29.v:14]
INFO: [Synth 8-6157] synthesizing module 'auto_alu_tester_30' [C:/Users/User123/Documents/GitHub/com_struct/16 Bit ALU/work/vivado/16 Bit ALU/16 Bit ALU.srcs/sources_1/imports/verilog/auto_alu_tester_30.v:14]
	Parameter INPUT_A bound to: 16'b0111111111111111 
	Parameter INPUT_B bound to: 16'b0111111111111111 
	Parameter OPCODE bound to: 6'b110101 
	Parameter EXPECTED bound to: 16'b0000000000000000 
	Parameter INIT_state bound to: 3'b000 
	Parameter A_VALUE_state bound to: 3'b001 
	Parameter B_VALUE_state bound to: 3'b010 
	Parameter EXPECT_state bound to: 3'b011 
	Parameter OUT_state bound to: 3'b100 
	Parameter PASS_state bound to: 3'b101 
	Parameter FAIL_state bound to: 3'b110 
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/User123/Documents/GitHub/com_struct/16 Bit ALU/work/vivado/16 Bit ALU/16 Bit ALU.srcs/sources_1/imports/verilog/auto_alu_tester_30.v:102]
INFO: [Synth 8-6155] done synthesizing module 'auto_alu_tester_30' (38#1) [C:/Users/User123/Documents/GitHub/com_struct/16 Bit ALU/work/vivado/16 Bit ALU/16 Bit ALU.srcs/sources_1/imports/verilog/auto_alu_tester_30.v:14]
INFO: [Synth 8-6157] synthesizing module 'auto_alu_tester_31' [C:/Users/User123/Documents/GitHub/com_struct/16 Bit ALU/work/vivado/16 Bit ALU/16 Bit ALU.srcs/sources_1/imports/verilog/auto_alu_tester_31.v:14]
	Parameter INPUT_A bound to: 16'b0000000000000000 
	Parameter INPUT_B bound to: 16'b0111111111111111 
	Parameter OPCODE bound to: 6'b110101 
	Parameter EXPECTED bound to: 16'b0000000000000001 
	Parameter INIT_state bound to: 3'b000 
	Parameter A_VALUE_state bound to: 3'b001 
	Parameter B_VALUE_state bound to: 3'b010 
	Parameter EXPECT_state bound to: 3'b011 
	Parameter OUT_state bound to: 3'b100 
	Parameter PASS_state bound to: 3'b101 
	Parameter FAIL_state bound to: 3'b110 
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/User123/Documents/GitHub/com_struct/16 Bit ALU/work/vivado/16 Bit ALU/16 Bit ALU.srcs/sources_1/imports/verilog/auto_alu_tester_31.v:102]
INFO: [Synth 8-6155] done synthesizing module 'auto_alu_tester_31' (39#1) [C:/Users/User123/Documents/GitHub/com_struct/16 Bit ALU/work/vivado/16 Bit ALU/16 Bit ALU.srcs/sources_1/imports/verilog/auto_alu_tester_31.v:14]
INFO: [Synth 8-6157] synthesizing module 'auto_alu_tester_32' [C:/Users/User123/Documents/GitHub/com_struct/16 Bit ALU/work/vivado/16 Bit ALU/16 Bit ALU.srcs/sources_1/imports/verilog/auto_alu_tester_32.v:14]
	Parameter INPUT_A bound to: 16'b0111111111111111 
	Parameter INPUT_B bound to: 16'b0000000000000000 
	Parameter OPCODE bound to: 6'b110111 
	Parameter EXPECTED bound to: 16'b0000000000000000 
	Parameter INIT_state bound to: 3'b000 
	Parameter A_VALUE_state bound to: 3'b001 
	Parameter B_VALUE_state bound to: 3'b010 
	Parameter EXPECT_state bound to: 3'b011 
	Parameter OUT_state bound to: 3'b100 
	Parameter PASS_state bound to: 3'b101 
	Parameter FAIL_state bound to: 3'b110 
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/User123/Documents/GitHub/com_struct/16 Bit ALU/work/vivado/16 Bit ALU/16 Bit ALU.srcs/sources_1/imports/verilog/auto_alu_tester_32.v:102]
INFO: [Synth 8-6155] done synthesizing module 'auto_alu_tester_32' (40#1) [C:/Users/User123/Documents/GitHub/com_struct/16 Bit ALU/work/vivado/16 Bit ALU/16 Bit ALU.srcs/sources_1/imports/verilog/auto_alu_tester_32.v:14]
INFO: [Synth 8-6157] synthesizing module 'auto_alu_tester_33' [C:/Users/User123/Documents/GitHub/com_struct/16 Bit ALU/work/vivado/16 Bit ALU/16 Bit ALU.srcs/sources_1/imports/verilog/auto_alu_tester_33.v:14]
	Parameter INPUT_A bound to: 16'b0010000100100001 
	Parameter INPUT_B bound to: 16'b0010000100100001 
	Parameter OPCODE bound to: 6'b110111 
	Parameter EXPECTED bound to: 16'b0000000000000001 
	Parameter INIT_state bound to: 3'b000 
	Parameter A_VALUE_state bound to: 3'b001 
	Parameter B_VALUE_state bound to: 3'b010 
	Parameter EXPECT_state bound to: 3'b011 
	Parameter OUT_state bound to: 3'b100 
	Parameter PASS_state bound to: 3'b101 
	Parameter FAIL_state bound to: 3'b110 
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/User123/Documents/GitHub/com_struct/16 Bit ALU/work/vivado/16 Bit ALU/16 Bit ALU.srcs/sources_1/imports/verilog/auto_alu_tester_33.v:102]
INFO: [Synth 8-6155] done synthesizing module 'auto_alu_tester_33' (41#1) [C:/Users/User123/Documents/GitHub/com_struct/16 Bit ALU/work/vivado/16 Bit ALU/16 Bit ALU.srcs/sources_1/imports/verilog/auto_alu_tester_33.v:14]
INFO: [Synth 8-6157] synthesizing module 'auto_alu_tester_34' [C:/Users/User123/Documents/GitHub/com_struct/16 Bit ALU/work/vivado/16 Bit ALU/16 Bit ALU.srcs/sources_1/imports/verilog/auto_alu_tester_34.v:14]
	Parameter INPUT_A bound to: 16'b0010101011110000 
	Parameter INPUT_B bound to: 16'b1010111111100000 
	Parameter OPCODE bound to: 6'b010001 
	Parameter EXPECTED bound to: 16'b1101010100011111 
	Parameter INIT_state bound to: 3'b000 
	Parameter A_VALUE_state bound to: 3'b001 
	Parameter B_VALUE_state bound to: 3'b010 
	Parameter EXPECT_state bound to: 3'b011 
	Parameter OUT_state bound to: 3'b100 
	Parameter PASS_state bound to: 3'b101 
	Parameter FAIL_state bound to: 3'b110 
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/User123/Documents/GitHub/com_struct/16 Bit ALU/work/vivado/16 Bit ALU/16 Bit ALU.srcs/sources_1/imports/verilog/auto_alu_tester_34.v:102]
INFO: [Synth 8-6155] done synthesizing module 'auto_alu_tester_34' (42#1) [C:/Users/User123/Documents/GitHub/com_struct/16 Bit ALU/work/vivado/16 Bit ALU/16 Bit ALU.srcs/sources_1/imports/verilog/auto_alu_tester_34.v:14]
INFO: [Synth 8-6157] synthesizing module 'auto_alu_tester_35' [C:/Users/User123/Documents/GitHub/com_struct/16 Bit ALU/work/vivado/16 Bit ALU/16 Bit ALU.srcs/sources_1/imports/verilog/auto_alu_tester_35.v:14]
	Parameter INPUT_A bound to: 16'b1111111100000000 
	Parameter INPUT_B bound to: 16'b0000000011111111 
	Parameter OPCODE bound to: 6'b010001 
	Parameter EXPECTED bound to: 16'b1111111111111111 
	Parameter INIT_state bound to: 3'b000 
	Parameter A_VALUE_state bound to: 3'b001 
	Parameter B_VALUE_state bound to: 3'b010 
	Parameter EXPECT_state bound to: 3'b011 
	Parameter OUT_state bound to: 3'b100 
	Parameter PASS_state bound to: 3'b101 
	Parameter FAIL_state bound to: 3'b110 
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/User123/Documents/GitHub/com_struct/16 Bit ALU/work/vivado/16 Bit ALU/16 Bit ALU.srcs/sources_1/imports/verilog/auto_alu_tester_35.v:102]
INFO: [Synth 8-6155] done synthesizing module 'auto_alu_tester_35' (43#1) [C:/Users/User123/Documents/GitHub/com_struct/16 Bit ALU/work/vivado/16 Bit ALU/16 Bit ALU.srcs/sources_1/imports/verilog/auto_alu_tester_35.v:14]
INFO: [Synth 8-6157] synthesizing module 'auto_alu_tester_36' [C:/Users/User123/Documents/GitHub/com_struct/16 Bit ALU/work/vivado/16 Bit ALU/16 Bit ALU.srcs/sources_1/imports/verilog/auto_alu_tester_36.v:14]
	Parameter INPUT_A bound to: 16'b0010101011110000 
	Parameter INPUT_B bound to: 16'b1010111111100000 
	Parameter OPCODE bound to: 6'b011111 
	Parameter EXPECTED bound to: 16'b0101000000001111 
	Parameter INIT_state bound to: 3'b000 
	Parameter A_VALUE_state bound to: 3'b001 
	Parameter B_VALUE_state bound to: 3'b010 
	Parameter EXPECT_state bound to: 3'b011 
	Parameter OUT_state bound to: 3'b100 
	Parameter PASS_state bound to: 3'b101 
	Parameter FAIL_state bound to: 3'b110 
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/User123/Documents/GitHub/com_struct/16 Bit ALU/work/vivado/16 Bit ALU/16 Bit ALU.srcs/sources_1/imports/verilog/auto_alu_tester_36.v:102]
INFO: [Synth 8-6155] done synthesizing module 'auto_alu_tester_36' (44#1) [C:/Users/User123/Documents/GitHub/com_struct/16 Bit ALU/work/vivado/16 Bit ALU/16 Bit ALU.srcs/sources_1/imports/verilog/auto_alu_tester_36.v:14]
INFO: [Synth 8-6157] synthesizing module 'auto_alu_tester_37' [C:/Users/User123/Documents/GitHub/com_struct/16 Bit ALU/work/vivado/16 Bit ALU/16 Bit ALU.srcs/sources_1/imports/verilog/auto_alu_tester_37.v:14]
	Parameter INPUT_A bound to: 16'b1111111100000000 
	Parameter INPUT_B bound to: 16'b0000000011111111 
	Parameter OPCODE bound to: 6'b011111 
	Parameter EXPECTED bound to: 16'b0000000000000000 
	Parameter INIT_state bound to: 3'b000 
	Parameter A_VALUE_state bound to: 3'b001 
	Parameter B_VALUE_state bound to: 3'b010 
	Parameter EXPECT_state bound to: 3'b011 
	Parameter OUT_state bound to: 3'b100 
	Parameter PASS_state bound to: 3'b101 
	Parameter FAIL_state bound to: 3'b110 
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/User123/Documents/GitHub/com_struct/16 Bit ALU/work/vivado/16 Bit ALU/16 Bit ALU.srcs/sources_1/imports/verilog/auto_alu_tester_37.v:102]
INFO: [Synth 8-6155] done synthesizing module 'auto_alu_tester_37' (45#1) [C:/Users/User123/Documents/GitHub/com_struct/16 Bit ALU/work/vivado/16 Bit ALU/16 Bit ALU.srcs/sources_1/imports/verilog/auto_alu_tester_37.v:14]
INFO: [Synth 8-6157] synthesizing module 'auto_alu_tester_38' [C:/Users/User123/Documents/GitHub/com_struct/16 Bit ALU/work/vivado/16 Bit ALU/16 Bit ALU.srcs/sources_1/imports/verilog/auto_alu_tester_38.v:14]
	Parameter INPUT_A bound to: 16'b0010101011110000 
	Parameter INPUT_B bound to: 16'b1010111111100000 
	Parameter OPCODE bound to: 6'b010111 
	Parameter EXPECTED bound to: 16'b0111101011101111 
	Parameter INIT_state bound to: 3'b000 
	Parameter A_VALUE_state bound to: 3'b001 
	Parameter B_VALUE_state bound to: 3'b010 
	Parameter EXPECT_state bound to: 3'b011 
	Parameter OUT_state bound to: 3'b100 
	Parameter PASS_state bound to: 3'b101 
	Parameter FAIL_state bound to: 3'b110 
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/User123/Documents/GitHub/com_struct/16 Bit ALU/work/vivado/16 Bit ALU/16 Bit ALU.srcs/sources_1/imports/verilog/auto_alu_tester_38.v:102]
INFO: [Synth 8-6155] done synthesizing module 'auto_alu_tester_38' (46#1) [C:/Users/User123/Documents/GitHub/com_struct/16 Bit ALU/work/vivado/16 Bit ALU/16 Bit ALU.srcs/sources_1/imports/verilog/auto_alu_tester_38.v:14]
INFO: [Synth 8-6157] synthesizing module 'auto_alu_tester_39' [C:/Users/User123/Documents/GitHub/com_struct/16 Bit ALU/work/vivado/16 Bit ALU/16 Bit ALU.srcs/sources_1/imports/verilog/auto_alu_tester_39.v:14]
	Parameter INPUT_A bound to: 16'b1111111100000000 
	Parameter INPUT_B bound to: 16'b0000000011111111 
	Parameter OPCODE bound to: 6'b010111 
	Parameter EXPECTED bound to: 16'b0000000000000000 
	Parameter INIT_state bound to: 3'b000 
	Parameter A_VALUE_state bound to: 3'b001 
	Parameter B_VALUE_state bound to: 3'b010 
	Parameter EXPECT_state bound to: 3'b011 
	Parameter OUT_state bound to: 3'b100 
	Parameter PASS_state bound to: 3'b101 
	Parameter FAIL_state bound to: 3'b110 
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/User123/Documents/GitHub/com_struct/16 Bit ALU/work/vivado/16 Bit ALU/16 Bit ALU.srcs/sources_1/imports/verilog/auto_alu_tester_39.v:102]
INFO: [Synth 8-6155] done synthesizing module 'auto_alu_tester_39' (47#1) [C:/Users/User123/Documents/GitHub/com_struct/16 Bit ALU/work/vivado/16 Bit ALU/16 Bit ALU.srcs/sources_1/imports/verilog/auto_alu_tester_39.v:14]
INFO: [Synth 8-6157] synthesizing module 'auto_alu_tester_40' [C:/Users/User123/Documents/GitHub/com_struct/16 Bit ALU/work/vivado/16 Bit ALU/16 Bit ALU.srcs/sources_1/imports/verilog/auto_alu_tester_40.v:14]
	Parameter INPUT_A bound to: 16'b0000000000011111 
	Parameter INPUT_B bound to: 16'b0000000000010101 
	Parameter OPCODE bound to: 6'b000111 
	Parameter EXPECTED bound to: 16'b0000000000001010 
	Parameter INIT_state bound to: 3'b000 
	Parameter A_VALUE_state bound to: 3'b001 
	Parameter B_VALUE_state bound to: 3'b010 
	Parameter EXPECT_state bound to: 3'b011 
	Parameter OUT_state bound to: 3'b100 
	Parameter PASS_state bound to: 3'b101 
	Parameter FAIL_state bound to: 3'b110 
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/User123/Documents/GitHub/com_struct/16 Bit ALU/work/vivado/16 Bit ALU/16 Bit ALU.srcs/sources_1/imports/verilog/auto_alu_tester_40.v:102]
INFO: [Synth 8-6155] done synthesizing module 'auto_alu_tester_40' (48#1) [C:/Users/User123/Documents/GitHub/com_struct/16 Bit ALU/work/vivado/16 Bit ALU/16 Bit ALU.srcs/sources_1/imports/verilog/auto_alu_tester_40.v:14]
INFO: [Synth 8-6157] synthesizing module 'auto_alu_tester_41' [C:/Users/User123/Documents/GitHub/com_struct/16 Bit ALU/work/vivado/16 Bit ALU/16 Bit ALU.srcs/sources_1/imports/verilog/auto_alu_tester_41.v:14]
	Parameter INPUT_A bound to: 16'b0000000000101010 
	Parameter INPUT_B bound to: 16'b0000000000000000 
	Parameter OPCODE bound to: 6'b000111 
	Parameter EXPECTED bound to: 16'b0000000000101010 
	Parameter INIT_state bound to: 3'b000 
	Parameter A_VALUE_state bound to: 3'b001 
	Parameter B_VALUE_state bound to: 3'b010 
	Parameter EXPECT_state bound to: 3'b011 
	Parameter OUT_state bound to: 3'b100 
	Parameter PASS_state bound to: 3'b101 
	Parameter FAIL_state bound to: 3'b110 
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/User123/Documents/GitHub/com_struct/16 Bit ALU/work/vivado/16 Bit ALU/16 Bit ALU.srcs/sources_1/imports/verilog/auto_alu_tester_41.v:102]
INFO: [Synth 8-6155] done synthesizing module 'auto_alu_tester_41' (49#1) [C:/Users/User123/Documents/GitHub/com_struct/16 Bit ALU/work/vivado/16 Bit ALU/16 Bit ALU.srcs/sources_1/imports/verilog/auto_alu_tester_41.v:14]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/User123/Documents/GitHub/com_struct/16 Bit ALU/work/vivado/16 Bit ALU/16 Bit ALU.srcs/sources_1/imports/verilog/auto_tester_run_5.v:573]
INFO: [Synth 8-6155] done synthesizing module 'auto_tester_run_5' (50#1) [C:/Users/User123/Documents/GitHub/com_struct/16 Bit ALU/work/vivado/16 Bit ALU/16 Bit ALU.srcs/sources_1/imports/verilog/auto_tester_run_5.v:7]
INFO: [Synth 8-6155] done synthesizing module 'au_top_0' (51#1) [C:/Users/User123/Documents/GitHub/com_struct/16 Bit ALU/work/vivado/16 Bit ALU/16 Bit ALU.srcs/sources_1/imports/verilog/au_top_0.v:7]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1014.418 ; gain = 0.000
=======
INFO: [Synth 8-6155] done synthesizing module 'pipeline_6' (2#1) [C:/Users/amris/Documents/GitHub/com_struct/16 Bit ALU/work/vivado/16 Bit ALU/16 Bit ALU.srcs/sources_1/imports/verilog/pipeline_6.v:11]
INFO: [Synth 8-6155] done synthesizing module 'button_conditioner_3' (3#1) [C:/Users/amris/Documents/GitHub/com_struct/16 Bit ALU/work/vivado/16 Bit ALU/16 Bit ALU.srcs/sources_1/imports/verilog/button_conditioner_3.v:13]
INFO: [Synth 8-6157] synthesizing module 'edge_detector_4' [C:/Users/amris/Documents/GitHub/com_struct/16 Bit ALU/work/vivado/16 Bit ALU/16 Bit ALU.srcs/sources_1/imports/verilog/edge_detector_4.v:12]
	Parameter RISE bound to: 1'b1 
	Parameter FALL bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'edge_detector_4' (4#1) [C:/Users/amris/Documents/GitHub/com_struct/16 Bit ALU/work/vivado/16 Bit ALU/16 Bit ALU.srcs/sources_1/imports/verilog/edge_detector_4.v:12]
INFO: [Synth 8-6157] synthesizing module 'alu_16_bit_5' [C:/Users/amris/Documents/GitHub/com_struct/16 Bit ALU/work/vivado/16 Bit ALU/16 Bit ALU.srcs/sources_1/imports/verilog/alu_16_bit_5.v:7]
INFO: [Synth 8-6157] synthesizing module 'alu_arithmetic_7' [C:/Users/amris/Documents/GitHub/com_struct/16 Bit ALU/work/vivado/16 Bit ALU/16 Bit ALU.srcs/sources_1/imports/verilog/alu_arithmetic_7.v:7]
INFO: [Synth 8-6155] done synthesizing module 'alu_arithmetic_7' (5#1) [C:/Users/amris/Documents/GitHub/com_struct/16 Bit ALU/work/vivado/16 Bit ALU/16 Bit ALU.srcs/sources_1/imports/verilog/alu_arithmetic_7.v:7]
INFO: [Synth 8-6157] synthesizing module 'alu_boolean_8' [C:/Users/amris/Documents/GitHub/com_struct/16 Bit ALU/work/vivado/16 Bit ALU/16 Bit ALU.srcs/sources_1/imports/verilog/alu_boolean_8.v:7]
INFO: [Synth 8-6155] done synthesizing module 'alu_boolean_8' (6#1) [C:/Users/amris/Documents/GitHub/com_struct/16 Bit ALU/work/vivado/16 Bit ALU/16 Bit ALU.srcs/sources_1/imports/verilog/alu_boolean_8.v:7]
INFO: [Synth 8-6157] synthesizing module 'alu_compare_9' [C:/Users/amris/Documents/GitHub/com_struct/16 Bit ALU/work/vivado/16 Bit ALU/16 Bit ALU.srcs/sources_1/imports/verilog/alu_compare_9.v:7]
INFO: [Synth 8-6155] done synthesizing module 'alu_compare_9' (7#1) [C:/Users/amris/Documents/GitHub/com_struct/16 Bit ALU/work/vivado/16 Bit ALU/16 Bit ALU.srcs/sources_1/imports/verilog/alu_compare_9.v:7]
INFO: [Synth 8-6157] synthesizing module 'alu_shifter_10' [C:/Users/amris/Documents/GitHub/com_struct/16 Bit ALU/work/vivado/16 Bit ALU/16 Bit ALU.srcs/sources_1/imports/verilog/alu_shifter_10.v:7]
INFO: [Synth 8-6155] done synthesizing module 'alu_shifter_10' (8#1) [C:/Users/amris/Documents/GitHub/com_struct/16 Bit ALU/work/vivado/16 Bit ALU/16 Bit ALU.srcs/sources_1/imports/verilog/alu_shifter_10.v:7]
INFO: [Synth 8-226] default block is never used [C:/Users/amris/Documents/GitHub/com_struct/16 Bit ALU/work/vivado/16 Bit ALU/16 Bit ALU.srcs/sources_1/imports/verilog/alu_16_bit_5.v:101]
INFO: [Synth 8-6155] done synthesizing module 'alu_16_bit_5' (9#1) [C:/Users/amris/Documents/GitHub/com_struct/16 Bit ALU/work/vivado/16 Bit ALU/16 Bit ALU.srcs/sources_1/imports/verilog/alu_16_bit_5.v:7]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/amris/Documents/GitHub/com_struct/16 Bit ALU/work/vivado/16 Bit ALU/16 Bit ALU.srcs/sources_1/imports/verilog/manual_alu_tester_2.v:89]
INFO: [Synth 8-6155] done synthesizing module 'manual_alu_tester_2' (10#1) [C:/Users/amris/Documents/GitHub/com_struct/16 Bit ALU/work/vivado/16 Bit ALU/16 Bit ALU.srcs/sources_1/imports/verilog/manual_alu_tester_2.v:7]
INFO: [Synth 8-6155] done synthesizing module 'au_top_0' (11#1) [C:/Users/amris/Documents/GitHub/com_struct/16 Bit ALU/work/vivado/16 Bit ALU/16 Bit ALU.srcs/sources_1/imports/verilog/au_top_0.v:7]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1020.453 ; gain = 0.000
>>>>>>> parent of 6052a66... Added Auto Tester Files and flashed FPGA
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
<<<<<<< HEAD
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1014.418 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1014.418 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.191 . Memory (MB): peak = 1014.418 ; gain = 0.000
=======
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1020.453 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1020.453 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 1020.453 ; gain = 0.000
>>>>>>> parent of 6052a66... Added Auto Tester Files and flashed FPGA
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/User123/Documents/GitHub/com_struct/16 Bit ALU/work/constraint/alchitry.xdc]
Finished Parsing XDC File [C:/Users/User123/Documents/GitHub/com_struct/16 Bit ALU/work/constraint/alchitry.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/User123/Documents/GitHub/com_struct/16 Bit ALU/work/constraint/alchitry.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/au_top_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/au_top_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/Users/User123/Desktop/alchitry-labs-1.2.0/library/components/au.xdc]
Finished Parsing XDC File [C:/Users/User123/Desktop/alchitry-labs-1.2.0/library/components/au.xdc]
Parsing XDC File [C:/Users/User123/Documents/GitHub/com_struct/16 Bit ALU/work/constraint/io.xdc]
Finished Parsing XDC File [C:/Users/User123/Documents/GitHub/com_struct/16 Bit ALU/work/constraint/io.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/User123/Documents/GitHub/com_struct/16 Bit ALU/work/constraint/io.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/au_top_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/au_top_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

<<<<<<< HEAD
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1014.418 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.027 . Memory (MB): peak = 1014.418 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 1014.418 ; gain = 0.000
=======
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1020.453 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 1020.453 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1020.453 ; gain = 0.000
>>>>>>> parent of 6052a66... Added Auto Tester Files and flashed FPGA
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tftg256-1
---------------------------------------------------------------------------------
<<<<<<< HEAD
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 1014.418 ; gain = 0.000
=======
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1020.453 ; gain = 0.000
>>>>>>> parent of 6052a66... Added Auto Tester Files and flashed FPGA
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
<<<<<<< HEAD
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 1014.418 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'M_state_q_reg' in module 'manual_alu_tester_4'
INFO: [Synth 8-802] inferred FSM for state register 'M_state_q_reg' in module 'auto_alu_tester_8'
INFO: [Synth 8-802] inferred FSM for state register 'M_state_q_reg' in module 'auto_alu_tester_9'
INFO: [Synth 8-802] inferred FSM for state register 'M_state_q_reg' in module 'auto_alu_tester_10'
INFO: [Synth 8-802] inferred FSM for state register 'M_state_q_reg' in module 'auto_alu_tester_11'
INFO: [Synth 8-802] inferred FSM for state register 'M_state_q_reg' in module 'auto_alu_tester_12'
INFO: [Synth 8-802] inferred FSM for state register 'M_state_q_reg' in module 'auto_alu_tester_13'
INFO: [Synth 8-802] inferred FSM for state register 'M_state_q_reg' in module 'auto_alu_tester_14'
INFO: [Synth 8-802] inferred FSM for state register 'M_state_q_reg' in module 'auto_alu_tester_15'
INFO: [Synth 8-802] inferred FSM for state register 'M_state_q_reg' in module 'auto_alu_tester_16'
INFO: [Synth 8-802] inferred FSM for state register 'M_state_q_reg' in module 'auto_alu_tester_17'
INFO: [Synth 8-802] inferred FSM for state register 'M_state_q_reg' in module 'auto_alu_tester_18'
INFO: [Synth 8-802] inferred FSM for state register 'M_state_q_reg' in module 'auto_alu_tester_19'
INFO: [Synth 8-802] inferred FSM for state register 'M_state_q_reg' in module 'auto_alu_tester_20'
INFO: [Synth 8-802] inferred FSM for state register 'M_state_q_reg' in module 'auto_alu_tester_21'
INFO: [Synth 8-802] inferred FSM for state register 'M_state_q_reg' in module 'auto_alu_tester_22'
INFO: [Synth 8-802] inferred FSM for state register 'M_state_q_reg' in module 'auto_alu_tester_23'
INFO: [Synth 8-802] inferred FSM for state register 'M_state_q_reg' in module 'auto_alu_tester_24'
INFO: [Synth 8-802] inferred FSM for state register 'M_state_q_reg' in module 'auto_alu_tester_25'
INFO: [Synth 8-802] inferred FSM for state register 'M_state_q_reg' in module 'auto_alu_tester_26'
INFO: [Synth 8-802] inferred FSM for state register 'M_state_q_reg' in module 'auto_alu_tester_27'
INFO: [Synth 8-802] inferred FSM for state register 'M_state_q_reg' in module 'auto_alu_tester_28'
INFO: [Synth 8-802] inferred FSM for state register 'M_state_q_reg' in module 'auto_alu_tester_29'
INFO: [Synth 8-802] inferred FSM for state register 'M_state_q_reg' in module 'auto_alu_tester_30'
INFO: [Synth 8-802] inferred FSM for state register 'M_state_q_reg' in module 'auto_alu_tester_31'
INFO: [Synth 8-802] inferred FSM for state register 'M_state_q_reg' in module 'auto_alu_tester_32'
INFO: [Synth 8-802] inferred FSM for state register 'M_state_q_reg' in module 'auto_alu_tester_33'
INFO: [Synth 8-802] inferred FSM for state register 'M_state_q_reg' in module 'auto_alu_tester_34'
INFO: [Synth 8-802] inferred FSM for state register 'M_state_q_reg' in module 'auto_alu_tester_35'
INFO: [Synth 8-802] inferred FSM for state register 'M_state_q_reg' in module 'auto_alu_tester_36'
INFO: [Synth 8-802] inferred FSM for state register 'M_state_q_reg' in module 'auto_alu_tester_37'
INFO: [Synth 8-802] inferred FSM for state register 'M_state_q_reg' in module 'auto_alu_tester_38'
INFO: [Synth 8-802] inferred FSM for state register 'M_state_q_reg' in module 'auto_alu_tester_39'
INFO: [Synth 8-802] inferred FSM for state register 'M_state_q_reg' in module 'auto_alu_tester_40'
INFO: [Synth 8-802] inferred FSM for state register 'M_state_q_reg' in module 'auto_alu_tester_41'
INFO: [Synth 8-802] inferred FSM for state register 'M_autostate_q_reg' in module 'auto_tester_run_5'
=======
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1020.453 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'M_state_q_reg' in module 'manual_alu_tester_2'
>>>>>>> parent of 6052a66... Added Auto Tester Files and flashed FPGA
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 A_state |                              001 |                               00
                 B_state |                              010 |                               01
            OUTPUT_state |                              100 |                               10
---------------------------------------------------------------------------------------------------
<<<<<<< HEAD
INFO: [Synth 8-3354] encoded FSM with state register 'M_state_q_reg' using encoding 'one-hot' in module 'manual_alu_tester_4'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
              INIT_state |                              000 |                              000
           A_VALUE_state |                              001 |                              001
           B_VALUE_state |                              010 |                              010
            EXPECT_state |                              011 |                              011
               OUT_state |                              100 |                              100
              PASS_state |                              101 |                              101
              FAIL_state |                              110 |                              110
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'M_state_q_reg' using encoding 'sequential' in module 'auto_alu_tester_8'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
              INIT_state |                              000 |                              000
           A_VALUE_state |                              001 |                              001
           B_VALUE_state |                              010 |                              010
            EXPECT_state |                              011 |                              011
               OUT_state |                              100 |                              100
              PASS_state |                              101 |                              101
              FAIL_state |                              110 |                              110
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'M_state_q_reg' using encoding 'sequential' in module 'auto_alu_tester_9'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
              INIT_state |                              000 |                              000
           A_VALUE_state |                              001 |                              001
           B_VALUE_state |                              010 |                              010
            EXPECT_state |                              011 |                              011
               OUT_state |                              100 |                              100
              PASS_state |                              101 |                              101
              FAIL_state |                              110 |                              110
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'M_state_q_reg' using encoding 'sequential' in module 'auto_alu_tester_10'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
              INIT_state |                              000 |                              000
           A_VALUE_state |                              001 |                              001
           B_VALUE_state |                              010 |                              010
            EXPECT_state |                              011 |                              011
               OUT_state |                              100 |                              100
              PASS_state |                              101 |                              101
              FAIL_state |                              110 |                              110
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'M_state_q_reg' using encoding 'sequential' in module 'auto_alu_tester_11'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
              INIT_state |                              000 |                              000
           A_VALUE_state |                              001 |                              001
           B_VALUE_state |                              010 |                              010
            EXPECT_state |                              011 |                              011
               OUT_state |                              100 |                              100
              PASS_state |                              101 |                              101
              FAIL_state |                              110 |                              110
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'M_state_q_reg' using encoding 'sequential' in module 'auto_alu_tester_12'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
              INIT_state |                              000 |                              000
           A_VALUE_state |                              001 |                              001
           B_VALUE_state |                              010 |                              010
            EXPECT_state |                              011 |                              011
               OUT_state |                              100 |                              100
              PASS_state |                              101 |                              101
              FAIL_state |                              110 |                              110
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'M_state_q_reg' using encoding 'sequential' in module 'auto_alu_tester_13'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
              INIT_state |                              000 |                              000
           A_VALUE_state |                              001 |                              001
           B_VALUE_state |                              010 |                              010
            EXPECT_state |                              011 |                              011
               OUT_state |                              100 |                              100
              PASS_state |                              101 |                              101
              FAIL_state |                              110 |                              110
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'M_state_q_reg' using encoding 'sequential' in module 'auto_alu_tester_14'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
              INIT_state |                              000 |                              000
           A_VALUE_state |                              001 |                              001
           B_VALUE_state |                              010 |                              010
            EXPECT_state |                              011 |                              011
               OUT_state |                              100 |                              100
              PASS_state |                              101 |                              101
              FAIL_state |                              110 |                              110
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'M_state_q_reg' using encoding 'sequential' in module 'auto_alu_tester_15'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
              INIT_state |                              000 |                              000
           A_VALUE_state |                              001 |                              001
           B_VALUE_state |                              010 |                              010
            EXPECT_state |                              011 |                              011
               OUT_state |                              100 |                              100
              PASS_state |                              101 |                              101
              FAIL_state |                              110 |                              110
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'M_state_q_reg' using encoding 'sequential' in module 'auto_alu_tester_16'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
              INIT_state |                              000 |                              000
           A_VALUE_state |                              001 |                              001
           B_VALUE_state |                              010 |                              010
            EXPECT_state |                              011 |                              011
               OUT_state |                              100 |                              100
              PASS_state |                              101 |                              101
              FAIL_state |                              110 |                              110
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'M_state_q_reg' using encoding 'sequential' in module 'auto_alu_tester_17'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
              INIT_state |                              000 |                              000
           A_VALUE_state |                              001 |                              001
           B_VALUE_state |                              010 |                              010
            EXPECT_state |                              011 |                              011
               OUT_state |                              100 |                              100
              PASS_state |                              101 |                              101
              FAIL_state |                              110 |                              110
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'M_state_q_reg' using encoding 'sequential' in module 'auto_alu_tester_18'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
              INIT_state |                              000 |                              000
           A_VALUE_state |                              001 |                              001
           B_VALUE_state |                              010 |                              010
            EXPECT_state |                              011 |                              011
               OUT_state |                              100 |                              100
              PASS_state |                              101 |                              101
              FAIL_state |                              110 |                              110
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'M_state_q_reg' using encoding 'sequential' in module 'auto_alu_tester_19'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
              INIT_state |                              000 |                              000
           A_VALUE_state |                              001 |                              001
           B_VALUE_state |                              010 |                              010
            EXPECT_state |                              011 |                              011
               OUT_state |                              100 |                              100
              PASS_state |                              101 |                              101
              FAIL_state |                              110 |                              110
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'M_state_q_reg' using encoding 'sequential' in module 'auto_alu_tester_20'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
              INIT_state |                              000 |                              000
           A_VALUE_state |                              001 |                              001
           B_VALUE_state |                              010 |                              010
            EXPECT_state |                              011 |                              011
               OUT_state |                              100 |                              100
              PASS_state |                              101 |                              101
              FAIL_state |                              110 |                              110
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'M_state_q_reg' using encoding 'sequential' in module 'auto_alu_tester_21'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
              INIT_state |                              000 |                              000
           A_VALUE_state |                              001 |                              001
           B_VALUE_state |                              010 |                              010
            EXPECT_state |                              011 |                              011
               OUT_state |                              100 |                              100
              PASS_state |                              101 |                              101
              FAIL_state |                              110 |                              110
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'M_state_q_reg' using encoding 'sequential' in module 'auto_alu_tester_22'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
              INIT_state |                              000 |                              000
           A_VALUE_state |                              001 |                              001
           B_VALUE_state |                              010 |                              010
            EXPECT_state |                              011 |                              011
               OUT_state |                              100 |                              100
              PASS_state |                              101 |                              101
              FAIL_state |                              110 |                              110
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'M_state_q_reg' using encoding 'sequential' in module 'auto_alu_tester_23'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
              INIT_state |                              000 |                              000
           A_VALUE_state |                              001 |                              001
           B_VALUE_state |                              010 |                              010
            EXPECT_state |                              011 |                              011
               OUT_state |                              100 |                              100
              PASS_state |                              101 |                              101
              FAIL_state |                              110 |                              110
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'M_state_q_reg' using encoding 'sequential' in module 'auto_alu_tester_24'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
              INIT_state |                              000 |                              000
           A_VALUE_state |                              001 |                              001
           B_VALUE_state |                              010 |                              010
            EXPECT_state |                              011 |                              011
               OUT_state |                              100 |                              100
              PASS_state |                              101 |                              101
              FAIL_state |                              110 |                              110
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'M_state_q_reg' using encoding 'sequential' in module 'auto_alu_tester_25'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
              INIT_state |                              000 |                              000
           A_VALUE_state |                              001 |                              001
           B_VALUE_state |                              010 |                              010
            EXPECT_state |                              011 |                              011
               OUT_state |                              100 |                              100
              PASS_state |                              101 |                              101
              FAIL_state |                              110 |                              110
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'M_state_q_reg' using encoding 'sequential' in module 'auto_alu_tester_26'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
              INIT_state |                              000 |                              000
           A_VALUE_state |                              001 |                              001
           B_VALUE_state |                              010 |                              010
            EXPECT_state |                              011 |                              011
               OUT_state |                              100 |                              100
              PASS_state |                              101 |                              101
              FAIL_state |                              110 |                              110
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'M_state_q_reg' using encoding 'sequential' in module 'auto_alu_tester_27'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
              INIT_state |                              000 |                              000
           A_VALUE_state |                              001 |                              001
           B_VALUE_state |                              010 |                              010
            EXPECT_state |                              011 |                              011
               OUT_state |                              100 |                              100
              PASS_state |                              101 |                              101
              FAIL_state |                              110 |                              110
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'M_state_q_reg' using encoding 'sequential' in module 'auto_alu_tester_28'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
              INIT_state |                              000 |                              000
           A_VALUE_state |                              001 |                              001
           B_VALUE_state |                              010 |                              010
            EXPECT_state |                              011 |                              011
               OUT_state |                              100 |                              100
              PASS_state |                              101 |                              101
              FAIL_state |                              110 |                              110
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'M_state_q_reg' using encoding 'sequential' in module 'auto_alu_tester_29'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
              INIT_state |                              000 |                              000
           A_VALUE_state |                              001 |                              001
           B_VALUE_state |                              010 |                              010
            EXPECT_state |                              011 |                              011
               OUT_state |                              100 |                              100
              PASS_state |                              101 |                              101
              FAIL_state |                              110 |                              110
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'M_state_q_reg' using encoding 'sequential' in module 'auto_alu_tester_30'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
              INIT_state |                              000 |                              000
           A_VALUE_state |                              001 |                              001
           B_VALUE_state |                              010 |                              010
            EXPECT_state |                              011 |                              011
               OUT_state |                              100 |                              100
              PASS_state |                              101 |                              101
              FAIL_state |                              110 |                              110
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'M_state_q_reg' using encoding 'sequential' in module 'auto_alu_tester_31'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
              INIT_state |                              000 |                              000
           A_VALUE_state |                              001 |                              001
           B_VALUE_state |                              010 |                              010
            EXPECT_state |                              011 |                              011
               OUT_state |                              100 |                              100
              PASS_state |                              101 |                              101
              FAIL_state |                              110 |                              110
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'M_state_q_reg' using encoding 'sequential' in module 'auto_alu_tester_32'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
              INIT_state |                              000 |                              000
           A_VALUE_state |                              001 |                              001
           B_VALUE_state |                              010 |                              010
            EXPECT_state |                              011 |                              011
               OUT_state |                              100 |                              100
              PASS_state |                              101 |                              101
              FAIL_state |                              110 |                              110
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'M_state_q_reg' using encoding 'sequential' in module 'auto_alu_tester_33'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
              INIT_state |                              000 |                              000
           A_VALUE_state |                              001 |                              001
           B_VALUE_state |                              010 |                              010
            EXPECT_state |                              011 |                              011
               OUT_state |                              100 |                              100
              PASS_state |                              101 |                              101
              FAIL_state |                              110 |                              110
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'M_state_q_reg' using encoding 'sequential' in module 'auto_alu_tester_34'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
              INIT_state |                              000 |                              000
           A_VALUE_state |                              001 |                              001
           B_VALUE_state |                              010 |                              010
            EXPECT_state |                              011 |                              011
               OUT_state |                              100 |                              100
              PASS_state |                              101 |                              101
              FAIL_state |                              110 |                              110
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'M_state_q_reg' using encoding 'sequential' in module 'auto_alu_tester_35'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
              INIT_state |                              000 |                              000
           A_VALUE_state |                              001 |                              001
           B_VALUE_state |                              010 |                              010
            EXPECT_state |                              011 |                              011
               OUT_state |                              100 |                              100
              PASS_state |                              101 |                              101
              FAIL_state |                              110 |                              110
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'M_state_q_reg' using encoding 'sequential' in module 'auto_alu_tester_36'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
              INIT_state |                              000 |                              000
           A_VALUE_state |                              001 |                              001
           B_VALUE_state |                              010 |                              010
            EXPECT_state |                              011 |                              011
               OUT_state |                              100 |                              100
              PASS_state |                              101 |                              101
              FAIL_state |                              110 |                              110
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'M_state_q_reg' using encoding 'sequential' in module 'auto_alu_tester_37'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
              INIT_state |                              000 |                              000
           A_VALUE_state |                              001 |                              001
           B_VALUE_state |                              010 |                              010
            EXPECT_state |                              011 |                              011
               OUT_state |                              100 |                              100
              PASS_state |                              101 |                              101
              FAIL_state |                              110 |                              110
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'M_state_q_reg' using encoding 'sequential' in module 'auto_alu_tester_38'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
              INIT_state |                              000 |                              000
           A_VALUE_state |                              001 |                              001
           B_VALUE_state |                              010 |                              010
            EXPECT_state |                              011 |                              011
               OUT_state |                              100 |                              100
              PASS_state |                              101 |                              101
              FAIL_state |                              110 |                              110
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'M_state_q_reg' using encoding 'sequential' in module 'auto_alu_tester_39'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
              INIT_state |                              000 |                              000
           A_VALUE_state |                              001 |                              001
           B_VALUE_state |                              010 |                              010
            EXPECT_state |                              011 |                              011
               OUT_state |                              100 |                              100
              PASS_state |                              101 |                              101
              FAIL_state |                              110 |                              110
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'M_state_q_reg' using encoding 'sequential' in module 'auto_alu_tester_40'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
              INIT_state |                              000 |                              000
           A_VALUE_state |                              001 |                              001
           B_VALUE_state |                              010 |                              010
            EXPECT_state |                              011 |                              011
               OUT_state |                              100 |                              100
              PASS_state |                              101 |                              101
              FAIL_state |                              110 |                              110
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'M_state_q_reg' using encoding 'sequential' in module 'auto_alu_tester_41'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
       STANDBY_autostate |                           000000 |                           000000
        TEST_0_autostate |                           000001 |                           000001
        TEST_1_autostate |                           000010 |                           000010
        TEST_2_autostate |                           000011 |                           000011
        TEST_3_autostate |                           000100 |                           000100
        TEST_4_autostate |                           000101 |                           000101
        TEST_5_autostate |                           000110 |                           000110
        TEST_6_autostate |                           000111 |                           000111
        TEST_7_autostate |                           001000 |                           001000
        TEST_8_autostate |                           001001 |                           001001
        TEST_9_autostate |                           001010 |                           001010
       TEST_10_autostate |                           001011 |                           001011
       TEST_11_autostate |                           001100 |                           001100
       TEST_12_autostate |                           001101 |                           001101
       TEST_13_autostate |                           001110 |                           001110
       TEST_14_autostate |                           001111 |                           001111
       TEST_15_autostate |                           010000 |                           010000
       TEST_16_autostate |                           010001 |                           010001
       TEST_17_autostate |                           010010 |                           010010
       TEST_18_autostate |                           010011 |                           010011
       TEST_19_autostate |                           010100 |                           010100
       TEST_20_autostate |                           010101 |                           010101
       TEST_21_autostate |                           010110 |                           010110
       TEST_22_autostate |                           010111 |                           010111
       TEST_23_autostate |                           011000 |                           011000
       TEST_24_autostate |                           011001 |                           011001
       TEST_25_autostate |                           011010 |                           011010
       TEST_26_autostate |                           011011 |                           011011
       TEST_27_autostate |                           011100 |                           011100
       TEST_28_autostate |                           011101 |                           011101
       TEST_29_autostate |                           011110 |                           011110
       TEST_30_autostate |                           011111 |                           011111
       TEST_31_autostate |                           100000 |                           100000
       TEST_32_autostate |                           100001 |                           100001
       TEST_33_autostate |                           100010 |                           100010
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'M_autostate_q_reg' using encoding 'sequential' in module 'auto_tester_run_5'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 1014.418 ; gain = 0.000
=======
INFO: [Synth 8-3354] encoded FSM with state register 'M_state_q_reg' using encoding 'one-hot' in module 'manual_alu_tester_2'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1020.453 ; gain = 0.000
>>>>>>> parent of 6052a66... Added Auto Tester Files and flashed FPGA
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input   16 Bit       Adders := 1     
+---XORs : 
	   2 Input     16 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               16 Bit    Registers := 3     
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
<<<<<<< HEAD
	   2 Input   24 Bit        Muxes := 1     
	   2 Input   18 Bit        Muxes := 34    
	   2 Input   16 Bit        Muxes := 140   
	   5 Input   16 Bit        Muxes := 70    
	   4 Input   16 Bit        Muxes := 105   
	   7 Input   16 Bit        Muxes := 34    
	   3 Input   16 Bit        Muxes := 1     
	  35 Input    8 Bit        Muxes := 1     
	   7 Input    8 Bit        Muxes := 34    
	   3 Input    8 Bit        Muxes := 1     
	   2 Input    8 Bit        Muxes := 1     
	  35 Input    6 Bit        Muxes := 2     
	   7 Input    6 Bit        Muxes := 12    
	   7 Input    5 Bit        Muxes := 14    
	  35 Input    4 Bit        Muxes := 1     
	   4 Input    4 Bit        Muxes := 34    
	   7 Input    4 Bit        Muxes := 34    
	   2 Input    4 Bit        Muxes := 1     
	   7 Input    3 Bit        Muxes := 36    
	   2 Input    3 Bit        Muxes := 34    
	   7 Input    2 Bit        Muxes := 2     
	  35 Input    1 Bit        Muxes := 35    
	   2 Input    1 Bit        Muxes := 35    
	   7 Input    1 Bit        Muxes := 70    
=======
	   4 Input   16 Bit        Muxes := 5     
	   2 Input   16 Bit        Muxes := 1     
	   3 Input   16 Bit        Muxes := 1     
	   3 Input    8 Bit        Muxes := 1     
>>>>>>> parent of 6052a66... Added Auto Tester Files and flashed FPGA
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
<<<<<<< HEAD
DSP Report: Generating DSP alu/arithmeticUnit/s0, operation Mode is: (A:0x4242)*(B:0x2121).
DSP Report: operator alu/arithmeticUnit/s0 is absorbed into DSP alu/arithmeticUnit/s0.
DSP Report: Generating DSP alu/arithmeticUnit/s0, operation Mode is: (A:0x4242)*(B:0x4242).
DSP Report: operator alu/arithmeticUnit/s0 is absorbed into DSP alu/arithmeticUnit/s0.
DSP Report: Generating DSP manual_tester/alu/arithmeticUnit/s1, operation Mode is: A*B2.
DSP Report: register manual_tester/M_b_q_reg is absorbed into DSP manual_tester/alu/arithmeticUnit/s1.
DSP Report: operator manual_tester/alu/arithmeticUnit/s1 is absorbed into DSP manual_tester/alu/arithmeticUnit/s1.
=======
>>>>>>> parent of 6052a66... Added Auto Tester Files and flashed FPGA
DSP Report: Generating DSP manual_tester/alu/arithmeticUnit/s0, operation Mode is: A2*B2.
DSP Report: register manual_tester/M_b_q_reg is absorbed into DSP manual_tester/alu/arithmeticUnit/s0.
DSP Report: register manual_tester/M_a_q_reg is absorbed into DSP manual_tester/alu/arithmeticUnit/s0.
DSP Report: operator manual_tester/alu/arithmeticUnit/s0 is absorbed into DSP manual_tester/alu/arithmeticUnit/s0.
<<<<<<< HEAD
DSP Report: Generating DSP alu/arithmeticUnit/s0, operation Mode is: (A:0xabcd)*(B:0xabcd).
DSP Report: operator alu/arithmeticUnit/s0 is absorbed into DSP alu/arithmeticUnit/s0.
DSP Report: Generating DSP alu/arithmeticUnit/s1, operation Mode is: A*(B:0xffff).
DSP Report: operator alu/arithmeticUnit/s1 is absorbed into DSP alu/arithmeticUnit/s1.
DSP Report: Generating DSP alu/arithmeticUnit/s0, operation Mode is: (A:0xffff)*(B:0xffff).
DSP Report: operator alu/arithmeticUnit/s0 is absorbed into DSP alu/arithmeticUnit/s0.
DSP Report: Generating DSP alu/arithmeticUnit/s1, operation Mode is: A*(B:0xffff).
DSP Report: operator alu/arithmeticUnit/s1 is absorbed into DSP alu/arithmeticUnit/s1.
DSP Report: Generating DSP alu/arithmeticUnit/s0, operation Mode is: (A:0xffff)*(B:0xffff).
DSP Report: operator alu/arithmeticUnit/s0 is absorbed into DSP alu/arithmeticUnit/s0.
INFO: [Synth 8-3886] merging instance 'test_9/M_out_q_reg[0]' (FDR) to 'test_7/M_out_q_reg[0]'
INFO: [Synth 8-3886] merging instance 'test_9/M_out_q_reg[4]' (FDR) to 'test_7/M_out_q_reg[0]'
INFO: [Synth 8-3886] merging instance 'test_9/M_out_q_reg[8]' (FDR) to 'test_7/M_out_q_reg[0]'
INFO: [Synth 8-3886] merging instance 'test_9/M_out_q_reg[12]' (FDR) to 'test_7/M_out_q_reg[0]'
INFO: [Synth 8-3886] merging instance 'test_9/M_out_q_reg[1]' (FDR) to 'test_7/M_out_q_reg[0]'
INFO: [Synth 8-3886] merging instance 'test_9/M_out_q_reg[5]' (FDR) to 'test_7/M_out_q_reg[0]'
INFO: [Synth 8-3886] merging instance 'test_9/M_out_q_reg[9]' (FDR) to 'test_7/M_out_q_reg[0]'
INFO: [Synth 8-3886] merging instance 'test_9/M_out_q_reg[13]' (FDR) to 'test_7/M_out_q_reg[0]'
INFO: [Synth 8-3886] merging instance 'test_9/M_out_q_reg[2]' (FDR) to 'test_7/M_out_q_reg[0]'
INFO: [Synth 8-3886] merging instance 'test_9/M_out_q_reg[6]' (FDR) to 'test_7/M_out_q_reg[0]'
INFO: [Synth 8-3886] merging instance 'test_9/M_out_q_reg[10]' (FDR) to 'test_7/M_out_q_reg[0]'
INFO: [Synth 8-3886] merging instance 'test_9/M_out_q_reg[14]' (FDR) to 'test_7/M_out_q_reg[0]'
INFO: [Synth 8-3886] merging instance 'test_9/M_out_q_reg[3]' (FDR) to 'test_7/M_out_q_reg[0]'
INFO: [Synth 8-3886] merging instance 'test_9/M_out_q_reg[7]' (FDR) to 'test_7/M_out_q_reg[0]'
INFO: [Synth 8-3886] merging instance 'test_9/M_out_q_reg[11]' (FDR) to 'test_7/M_out_q_reg[0]'
INFO: [Synth 8-3886] merging instance 'test_9/M_out_q_reg[15]' (FDR) to 'test_7/M_out_q_reg[0]'
INFO: [Synth 8-3886] merging instance 'test_8/M_out_q_reg[0]' (FDR) to 'test_8/M_out_q_reg[1]'
INFO: [Synth 8-3886] merging instance 'test_8/M_out_q_reg[4]' (FDR) to 'test_8/M_out_q_reg[1]'
INFO: [Synth 8-3886] merging instance 'test_8/M_out_q_reg[8]' (FDR) to 'test_8/M_out_q_reg[1]'
INFO: [Synth 8-3886] merging instance 'test_8/M_out_q_reg[12]' (FDR) to 'test_8/M_out_q_reg[1]'
INFO: [Synth 8-3886] merging instance 'test_8/M_out_q_reg[1]' (FDR) to 'test_8/M_out_q_reg[2]'
INFO: [Synth 8-3886] merging instance 'test_8/M_out_q_reg[5]' (FDR) to 'test_8/M_out_q_reg[2]'
INFO: [Synth 8-3886] merging instance 'test_8/M_out_q_reg[9]' (FDR) to 'test_8/M_out_q_reg[2]'
INFO: [Synth 8-3886] merging instance 'test_8/M_out_q_reg[13]' (FDR) to 'test_8/M_out_q_reg[2]'
INFO: [Synth 8-3886] merging instance 'test_8/M_out_q_reg[2]' (FDR) to 'test_8/M_out_q_reg[3]'
INFO: [Synth 8-3886] merging instance 'test_8/M_out_q_reg[6]' (FDR) to 'test_8/M_out_q_reg[3]'
INFO: [Synth 8-3886] merging instance 'test_8/M_out_q_reg[10]' (FDR) to 'test_8/M_out_q_reg[3]'
INFO: [Synth 8-3886] merging instance 'test_8/M_out_q_reg[14]' (FDR) to 'test_8/M_out_q_reg[3]'
INFO: [Synth 8-3886] merging instance 'test_8/M_out_q_reg[3]' (FDR) to 'test_8/M_out_q_reg[7]'
INFO: [Synth 8-3886] merging instance 'test_8/M_out_q_reg[7]' (FDR) to 'test_8/M_out_q_reg[11]'
INFO: [Synth 8-3886] merging instance 'test_8/M_out_q_reg[11]' (FDR) to 'test_8/M_out_q_reg[15]'
INFO: [Synth 8-3886] merging instance 'test_8/M_out_q_reg[15]' (FDR) to 'test_7/M_out_q_reg[1]'
INFO: [Synth 8-3886] merging instance 'test_7/M_out_q_reg[0]' (FDR) to 'test_7/M_out_q_reg[4]'
INFO: [Synth 8-3886] merging instance 'test_7/M_out_q_reg[4]' (FDR) to 'test_6/M_out_q_reg[0]'
INFO: [Synth 8-3886] merging instance 'test_7/M_out_q_reg[8]' (FDR) to 'test_7/M_out_q_reg[1]'
INFO: [Synth 8-3886] merging instance 'test_7/M_out_q_reg[12]' (FDR) to 'test_7/M_out_q_reg[1]'
INFO: [Synth 8-3886] merging instance 'test_7/M_out_q_reg[1]' (FDR) to 'test_7/M_out_q_reg[2]'
INFO: [Synth 8-3886] merging instance 'test_7/M_out_q_reg[5]' (FDR) to 'test_7/M_out_q_reg[2]'
INFO: [Synth 8-3886] merging instance 'test_7/M_out_q_reg[9]' (FDR) to 'test_7/M_out_q_reg[2]'
INFO: [Synth 8-3886] merging instance 'test_7/M_out_q_reg[13]' (FDR) to 'test_7/M_out_q_reg[2]'
INFO: [Synth 8-3886] merging instance 'test_7/M_out_q_reg[2]' (FDR) to 'test_7/M_out_q_reg[3]'
INFO: [Synth 8-3886] merging instance 'test_7/M_out_q_reg[6]' (FDR) to 'test_7/M_out_q_reg[3]'
INFO: [Synth 8-3886] merging instance 'test_7/M_out_q_reg[10]' (FDR) to 'test_7/M_out_q_reg[3]'
INFO: [Synth 8-3886] merging instance 'test_7/M_out_q_reg[14]' (FDR) to 'test_7/M_out_q_reg[3]'
INFO: [Synth 8-3886] merging instance 'test_7/M_out_q_reg[3]' (FDR) to 'test_7/M_out_q_reg[7]'
INFO: [Synth 8-3886] merging instance 'test_7/M_out_q_reg[7]' (FDR) to 'test_7/M_out_q_reg[11]'
INFO: [Synth 8-3886] merging instance 'test_7/M_out_q_reg[11]' (FDR) to 'test_7/M_out_q_reg[15]'
INFO: [Synth 8-3886] merging instance 'test_7/M_out_q_reg[15]' (FDR) to 'test_4/M_out_q_reg[0]'
INFO: [Synth 8-3886] merging instance 'test_6/M_out_q_reg[0]' (FDR) to 'test_6/M_out_q_reg[1]'
INFO: [Synth 8-3886] merging instance 'test_6/M_out_q_reg[4]' (FDR) to 'test_6/M_out_q_reg[1]'
INFO: [Synth 8-3886] merging instance 'test_6/M_out_q_reg[8]' (FDR) to 'test_6/M_out_q_reg[1]'
INFO: [Synth 8-3886] merging instance 'test_6/M_out_q_reg[12]' (FDR) to 'test_6/M_out_q_reg[1]'
INFO: [Synth 8-3886] merging instance 'test_6/M_out_q_reg[1]' (FDR) to 'test_6/M_out_q_reg[2]'
INFO: [Synth 8-3886] merging instance 'test_6/M_out_q_reg[5]' (FDR) to 'test_6/M_out_q_reg[2]'
INFO: [Synth 8-3886] merging instance 'test_6/M_out_q_reg[9]' (FDR) to 'test_6/M_out_q_reg[2]'
INFO: [Synth 8-3886] merging instance 'test_6/M_out_q_reg[13]' (FDR) to 'test_6/M_out_q_reg[2]'
INFO: [Synth 8-3886] merging instance 'test_6/M_out_q_reg[2]' (FDR) to 'test_6/M_out_q_reg[3]'
INFO: [Synth 8-3886] merging instance 'test_6/M_out_q_reg[6]' (FDR) to 'test_6/M_out_q_reg[3]'
INFO: [Synth 8-3886] merging instance 'test_6/M_out_q_reg[10]' (FDR) to 'test_6/M_out_q_reg[3]'
INFO: [Synth 8-3886] merging instance 'test_6/M_out_q_reg[14]' (FDR) to 'test_6/M_out_q_reg[3]'
INFO: [Synth 8-3886] merging instance 'test_6/M_out_q_reg[3]' (FDR) to 'test_6/M_out_q_reg[7]'
INFO: [Synth 8-3886] merging instance 'test_6/M_out_q_reg[7]' (FDR) to 'test_6/M_out_q_reg[11]'
INFO: [Synth 8-3886] merging instance 'test_6/M_out_q_reg[11]' (FDR) to 'test_6/M_out_q_reg[15]'
INFO: [Synth 8-3886] merging instance 'test_6/M_out_q_reg[15]' (FDR) to 'test_5/M_out_q_reg[0]'
INFO: [Synth 8-3886] merging instance 'test_5/M_out_q_reg[0]' (FDR) to 'test_5/M_out_q_reg[1]'
INFO: [Synth 8-3886] merging instance 'test_5/M_out_q_reg[4]' (FDR) to 'test_5/M_out_q_reg[1]'
INFO: [Synth 8-3886] merging instance 'test_5/M_out_q_reg[8]' (FDR) to 'test_5/M_out_q_reg[1]'
INFO: [Synth 8-3886] merging instance 'test_5/M_out_q_reg[12]' (FDR) to 'test_5/M_out_q_reg[1]'
INFO: [Synth 8-3886] merging instance 'test_5/M_out_q_reg[1]' (FDR) to 'test_5/M_out_q_reg[2]'
INFO: [Synth 8-3886] merging instance 'test_5/M_out_q_reg[5]' (FDR) to 'test_5/M_out_q_reg[2]'
INFO: [Synth 8-3886] merging instance 'test_5/M_out_q_reg[9]' (FDR) to 'test_5/M_out_q_reg[2]'
INFO: [Synth 8-3886] merging instance 'test_5/M_out_q_reg[13]' (FDR) to 'test_5/M_out_q_reg[2]'
INFO: [Synth 8-3886] merging instance 'test_5/M_out_q_reg[2]' (FDR) to 'test_5/M_out_q_reg[3]'
INFO: [Synth 8-3886] merging instance 'test_5/M_out_q_reg[6]' (FDR) to 'test_5/M_out_q_reg[3]'
INFO: [Synth 8-3886] merging instance 'test_5/M_out_q_reg[10]' (FDR) to 'test_5/M_out_q_reg[3]'
INFO: [Synth 8-3886] merging instance 'test_5/M_out_q_reg[14]' (FDR) to 'test_5/M_out_q_reg[3]'
INFO: [Synth 8-3886] merging instance 'test_5/M_out_q_reg[3]' (FDR) to 'test_5/M_out_q_reg[7]'
INFO: [Synth 8-3886] merging instance 'test_5/M_out_q_reg[7]' (FDR) to 'test_5/M_out_q_reg[11]'
INFO: [Synth 8-3886] merging instance 'test_5/M_out_q_reg[11]' (FDR) to 'test_5/M_out_q_reg[15]'
INFO: [Synth 8-3886] merging instance 'test_5/M_out_q_reg[15]' (FDR) to 'test_2/M_out_q_reg[3]'
INFO: [Synth 8-3886] merging instance 'test_4/M_out_q_reg[0]' (FDR) to 'test_4/M_out_q_reg[1]'
INFO: [Synth 8-3886] merging instance 'test_4/M_out_q_reg[4]' (FDR) to 'test_4/M_out_q_reg[1]'
INFO: [Synth 8-3886] merging instance 'test_4/M_out_q_reg[8]' (FDR) to 'test_4/M_out_q_reg[1]'
INFO: [Synth 8-3886] merging instance 'test_4/M_out_q_reg[12]' (FDR) to 'test_4/M_out_q_reg[1]'
INFO: [Synth 8-3886] merging instance 'test_4/M_out_q_reg[1]' (FDR) to 'test_4/M_out_q_reg[2]'
INFO: [Synth 8-3886] merging instance 'test_4/M_out_q_reg[5]' (FDR) to 'test_4/M_out_q_reg[2]'
INFO: [Synth 8-3886] merging instance 'test_4/M_out_q_reg[9]' (FDR) to 'test_4/M_out_q_reg[2]'
INFO: [Synth 8-3886] merging instance 'test_4/M_out_q_reg[13]' (FDR) to 'test_4/M_out_q_reg[2]'
INFO: [Synth 8-3886] merging instance 'test_4/M_out_q_reg[2]' (FDR) to 'test_4/M_out_q_reg[3]'
INFO: [Synth 8-3886] merging instance 'test_4/M_out_q_reg[6]' (FDR) to 'test_4/M_out_q_reg[3]'
INFO: [Synth 8-3886] merging instance 'test_4/M_out_q_reg[10]' (FDR) to 'test_4/M_out_q_reg[3]'
INFO: [Synth 8-3886] merging instance 'test_4/M_out_q_reg[14]' (FDR) to 'test_4/M_out_q_reg[3]'
INFO: [Synth 8-3886] merging instance 'test_4/M_out_q_reg[3]' (FDR) to 'test_4/M_out_q_reg[7]'
INFO: [Synth 8-3886] merging instance 'test_4/M_out_q_reg[7]' (FDR) to 'test_4/M_out_q_reg[11]'
INFO: [Synth 8-3886] merging instance 'test_4/M_out_q_reg[11]' (FDR) to 'test_4/M_out_q_reg[15]'
INFO: [Synth 8-3886] merging instance 'test_4/M_out_q_reg[15]' (FDR) to 'test_3/M_out_q_reg[0]'
INFO: [Synth 8-3886] merging instance 'test_3/M_out_q_reg[0]' (FDR) to 'test_3/M_out_q_reg[1]'
INFO: [Synth 8-3886] merging instance 'test_3/M_out_q_reg[4]' (FDR) to 'test_3/M_out_q_reg[1]'
INFO: [Synth 8-3886] merging instance 'test_3/M_out_q_reg[8]' (FDR) to 'test_3/M_out_q_reg[1]'
INFO: [Synth 8-3886] merging instance 'test_3/M_out_q_reg[12]' (FDR) to 'test_3/M_out_q_reg[1]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\test_2/M_out_q_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\test_13/M_out_q_reg[7] )
DSP Report: Generating DSP alu/arithmeticUnit/s0, operation Mode is: (A:0x7fff)*(B:0x7fff).
DSP Report: operator alu/arithmeticUnit/s0 is absorbed into DSP alu/arithmeticUnit/s0.
DSP Report: Generating DSP alu/arithmeticUnit/s0, operation Mode is: (A:0x7fff)*(B:0x7fff).
DSP Report: operator alu/arithmeticUnit/s0 is absorbed into DSP alu/arithmeticUnit/s0.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\test_20/M_out_q_reg[15] )
DSP Report: Generating DSP alu/arithmeticUnit/s0, operation Mode is: (A:0x7fff)*(B:0x7fff).
DSP Report: operator alu/arithmeticUnit/s0 is absorbed into DSP alu/arithmeticUnit/s0.
DSP Report: Generating DSP alu/arithmeticUnit/s1, operation Mode is: A*(B:0x7fff).
DSP Report: operator alu/arithmeticUnit/s1 is absorbed into DSP alu/arithmeticUnit/s1.
DSP Report: Generating DSP alu/arithmeticUnit/s0, operation Mode is: (A:0x2121)*(B:0x2121).
DSP Report: operator alu/arithmeticUnit/s0 is absorbed into DSP alu/arithmeticUnit/s0.
DSP Report: Generating DSP alu/arithmeticUnit/s1, operation Mode is: A*(B:0xafe0).
DSP Report: operator alu/arithmeticUnit/s1 is absorbed into DSP alu/arithmeticUnit/s1.
DSP Report: Generating DSP alu/arithmeticUnit/s0, operation Mode is: (A:0xafe0)*(B:0x2af0).
DSP Report: operator alu/arithmeticUnit/s0 is absorbed into DSP alu/arithmeticUnit/s0.
DSP Report: Generating DSP alu/arithmeticUnit/s0, operation Mode is: (A:0xabcd)*(B:0xef42).
DSP Report: operator alu/arithmeticUnit/s0 is absorbed into DSP alu/arithmeticUnit/s0.
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\test_1/M_out_q_reg[15] )
DSP Report: Generating DSP alu/arithmeticUnit/s1, operation Mode is: A*(B:0xafe0).
DSP Report: operator alu/arithmeticUnit/s1 is absorbed into DSP alu/arithmeticUnit/s1.
DSP Report: Generating DSP alu/arithmeticUnit/s0, operation Mode is: (A:0xafe0)*(B:0x2af0).
DSP Report: operator alu/arithmeticUnit/s0 is absorbed into DSP alu/arithmeticUnit/s0.
DSP Report: Generating DSP alu/arithmeticUnit/s0, operation Mode is: (A:0xff00)*(B:0xff).
DSP Report: operator alu/arithmeticUnit/s0 is absorbed into DSP alu/arithmeticUnit/s0.
DSP Report: Generating DSP alu/arithmeticUnit/s1, operation Mode is: A*(B:0xafe0).
DSP Report: operator alu/arithmeticUnit/s1 is absorbed into DSP alu/arithmeticUnit/s1.
DSP Report: Generating DSP alu/arithmeticUnit/s0, operation Mode is: (A:0xafe0)*(B:0x2af0).
DSP Report: operator alu/arithmeticUnit/s0 is absorbed into DSP alu/arithmeticUnit/s0.
DSP Report: Generating DSP alu/arithmeticUnit/s0, operation Mode is: (A:0xff00)*(B:0xff).
DSP Report: operator alu/arithmeticUnit/s0 is absorbed into DSP alu/arithmeticUnit/s0.
DSP Report: Generating DSP alu/arithmeticUnit/s0, operation Mode is: (A:0xff00)*(B:0xff).
DSP Report: operator alu/arithmeticUnit/s0 is absorbed into DSP alu/arithmeticUnit/s0.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\test_28/M_out_q_reg[15] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:26 ; elapsed = 00:00:41 . Memory (MB): peak = 1014.418 ; gain = 0.000
=======
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1020.453 ; gain = 0.000
>>>>>>> parent of 6052a66... Added Auto Tester Files and flashed FPGA
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

DSP: Preliminary Mapping	Report (see note below)
<<<<<<< HEAD
+------------------+-----------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name       | DSP Mapping           | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------------+-----------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|alu_arithmetic_42 | (A:0x4242)*(B:0x2121) | 15     | 14     | -      | -      | 29     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|alu_arithmetic_42 | (A:0x4242)*(B:0x4242) | 15     | 15     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|au_top_0          | A*B2                  | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|au_top_0          | A2*B2                 | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|alu_arithmetic_42 | (A:0xabcd)*(B:0xabcd) | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|alu_arithmetic_42 | A*(B:0xffff)          | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|alu_arithmetic_42 | (A:0xffff)*(B:0xffff) | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|alu_arithmetic_42 | A*(B:0xffff)          | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|alu_arithmetic_42 | (A:0xffff)*(B:0xffff) | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|alu_arithmetic_42 | (A:0x7fff)*(B:0x7fff) | 15     | 15     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|alu_arithmetic_42 | (A:0x7fff)*(B:0x7fff) | 15     | 15     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|alu_arithmetic_42 | (A:0x7fff)*(B:0x7fff) | 15     | 15     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|alu_arithmetic_42 | A*(B:0x7fff)          | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|alu_arithmetic_42 | (A:0x2121)*(B:0x2121) | 14     | 14     | -      | -      | 28     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|alu_arithmetic_42 | A*(B:0xafe0)          | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|alu_arithmetic_42 | (A:0xafe0)*(B:0x2af0) | 16     | 14     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|alu_arithmetic_42 | (A:0xabcd)*(B:0xef42) | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|alu_arithmetic_42 | A*(B:0xafe0)          | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|alu_arithmetic_42 | (A:0xafe0)*(B:0x2af0) | 16     | 14     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|alu_arithmetic_42 | (A:0xff00)*(B:0xff)   | 16     | 8      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|alu_arithmetic_42 | A*(B:0xafe0)          | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|alu_arithmetic_42 | (A:0xafe0)*(B:0x2af0) | 16     | 14     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|alu_arithmetic_42 | (A:0xff00)*(B:0xff)   | 16     | 8      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|alu_arithmetic_42 | (A:0xff00)*(B:0xff)   | 16     | 8      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+------------------+-----------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
=======
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|au_top_0    | A2*B2       | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 0    | 0    | 
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
>>>>>>> parent of 6052a66... Added Auto Tester Files and flashed FPGA

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
<<<<<<< HEAD
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:37 ; elapsed = 00:00:52 . Memory (MB): peak = 1019.797 ; gain = 5.379
=======
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 1020.453 ; gain = 0.000
>>>>>>> parent of 6052a66... Added Auto Tester Files and flashed FPGA
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
<<<<<<< HEAD
Finished Timing Optimization : Time (s): cpu = 00:00:39 ; elapsed = 00:00:55 . Memory (MB): peak = 1070.195 ; gain = 55.777
=======
Finished Timing Optimization : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 1020.453 ; gain = 0.000
>>>>>>> parent of 6052a66... Added Auto Tester Files and flashed FPGA
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
<<<<<<< HEAD
Finished Technology Mapping : Time (s): cpu = 00:00:41 ; elapsed = 00:00:57 . Memory (MB): peak = 1112.797 ; gain = 98.379
=======
Finished Technology Mapping : Time (s): cpu = 00:00:25 ; elapsed = 00:00:25 . Memory (MB): peak = 1022.883 ; gain = 2.430
>>>>>>> parent of 6052a66... Added Auto Tester Files and flashed FPGA
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
<<<<<<< HEAD
Finished IO Insertion : Time (s): cpu = 00:00:44 ; elapsed = 00:01:00 . Memory (MB): peak = 1119.055 ; gain = 104.637
=======
Finished IO Insertion : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 1025.637 ; gain = 5.184
>>>>>>> parent of 6052a66... Added Auto Tester Files and flashed FPGA
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
<<<<<<< HEAD
Finished Renaming Generated Instances : Time (s): cpu = 00:00:44 ; elapsed = 00:01:00 . Memory (MB): peak = 1119.055 ; gain = 104.637
=======
Finished Renaming Generated Instances : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 1025.637 ; gain = 5.184
>>>>>>> parent of 6052a66... Added Auto Tester Files and flashed FPGA
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
<<<<<<< HEAD
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:45 ; elapsed = 00:01:00 . Memory (MB): peak = 1119.055 ; gain = 104.637
=======
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 1025.637 ; gain = 5.184
>>>>>>> parent of 6052a66... Added Auto Tester Files and flashed FPGA
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
<<<<<<< HEAD
Finished Renaming Generated Ports : Time (s): cpu = 00:00:45 ; elapsed = 00:01:00 . Memory (MB): peak = 1119.055 ; gain = 104.637
=======
Finished Renaming Generated Ports : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 1025.637 ; gain = 5.184
>>>>>>> parent of 6052a66... Added Auto Tester Files and flashed FPGA
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
<<<<<<< HEAD
Finished Handling Custom Attributes : Time (s): cpu = 00:00:45 ; elapsed = 00:01:00 . Memory (MB): peak = 1119.055 ; gain = 104.637
=======
Finished Handling Custom Attributes : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 1025.637 ; gain = 5.184
>>>>>>> parent of 6052a66... Added Auto Tester Files and flashed FPGA
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
<<<<<<< HEAD
Finished Renaming Generated Nets : Time (s): cpu = 00:00:45 ; elapsed = 00:01:01 . Memory (MB): peak = 1119.055 ; gain = 104.637
=======
Finished Renaming Generated Nets : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 1025.637 ; gain = 5.184
>>>>>>> parent of 6052a66... Added Auto Tester Files and flashed FPGA
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |BUFG    |     1|
<<<<<<< HEAD
|2     |CARRY4  |   506|
|3     |DSP48E1 |     3|
|6     |LUT1    |    96|
|7     |LUT2    |   704|
|8     |LUT3    |   315|
|9     |LUT4    |   122|
|10    |LUT5    |   357|
|11    |LUT6    |   531|
|12    |MUXF7   |   181|
|13    |MUXF8   |    64|
|14    |FDRE    |  1749|
|15    |FDSE    |     5|
|16    |IBUF    |    30|
|17    |OBUF    |    45|
+------+--------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:45 ; elapsed = 00:01:01 . Memory (MB): peak = 1119.055 ; gain = 104.637
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:35 ; elapsed = 00:00:57 . Memory (MB): peak = 1119.055 ; gain = 104.637
Synthesis Optimization Complete : Time (s): cpu = 00:00:45 ; elapsed = 00:01:01 . Memory (MB): peak = 1119.055 ; gain = 104.637
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.078 . Memory (MB): peak = 1131.098 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 754 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1131.098 ; gain = 0.000
=======
|2     |CARRY4  |     9|
|3     |DSP48E1 |     1|
|4     |LUT1    |     5|
|5     |LUT3    |    24|
|6     |LUT4    |    33|
|7     |LUT5    |    45|
|8     |LUT6    |    95|
|9     |MUXF7   |     3|
|10    |MUXF8   |     1|
|11    |FDRE    |    79|
|12    |FDSE    |     5|
|13    |IBUF    |    26|
|14    |OBUF    |    45|
+------+--------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 1025.637 ; gain = 5.184
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:21 ; elapsed = 00:00:27 . Memory (MB): peak = 1025.637 ; gain = 5.184
Synthesis Optimization Complete : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 1025.637 ; gain = 5.184
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 1037.637 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 14 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1037.637 ; gain = 0.000
>>>>>>> parent of 6052a66... Added Auto Tester Files and flashed FPGA
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
<<<<<<< HEAD
336 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:51 ; elapsed = 00:01:08 . Memory (MB): peak = 1131.098 ; gain = 116.680
INFO: [Common 17-1381] The checkpoint 'C:/Users/User123/Documents/GitHub/com_struct/16 Bit ALU/work/vivado/16 Bit ALU/16 Bit ALU.runs/synth_1/au_top_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file au_top_0_utilization_synth.rpt -pb au_top_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Nov  6 03:13:41 2020...
[Fri Nov  6 03:13:45 2020] synth_1 finished
wait_on_run: Time (s): cpu = 00:00:00 ; elapsed = 00:01:16 . Memory (MB): peak = 1012.777 ; gain = 0.000
# launch_runs impl_1 -to_step write_bitstream -jobs 8
[Fri Nov  6 03:13:45 2020] Launched impl_1...
Run output will be captured here: C:/Users/User123/Documents/GitHub/com_struct/16 Bit ALU/work/vivado/16 Bit ALU/16 Bit ALU.runs/impl_1/runme.log
# wait_on_run impl_1
[Fri Nov  6 03:13:45 2020] Waiting for impl_1 to finish...
=======
42 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:33 ; elapsed = 00:00:38 . Memory (MB): peak = 1037.637 ; gain = 17.184
INFO: [Common 17-1381] The checkpoint 'C:/Users/amris/Documents/GitHub/com_struct/16 Bit ALU/work/vivado/16 Bit ALU/16 Bit ALU.runs/synth_1/au_top_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file au_top_0_utilization_synth.rpt -pb au_top_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Nov  3 20:45:37 2020...
[Tue Nov  3 20:45:39 2020] synth_1 finished
wait_on_run: Time (s): cpu = 00:00:00 ; elapsed = 00:00:45 . Memory (MB): peak = 1016.273 ; gain = 0.000
# launch_runs impl_1 -to_step write_bitstream -jobs 8
[Tue Nov  3 20:45:39 2020] Launched impl_1...
Run output will be captured here: C:/Users/amris/Documents/GitHub/com_struct/16 Bit ALU/work/vivado/16 Bit ALU/16 Bit ALU.runs/impl_1/runme.log
# wait_on_run impl_1
[Tue Nov  3 20:45:39 2020] Waiting for impl_1 to finish...
>>>>>>> parent of 6052a66... Added Auto Tester Files and flashed FPGA


*** Running vivado
    with args -log au_top_0.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source au_top_0.tcl -notrace



****** Vivado v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source au_top_0.tcl -notrace
Command: link_design -top au_top_0 -part xc7a35tftg256-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7a35tftg256-1
<<<<<<< HEAD
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.059 . Memory (MB): peak = 1013.859 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 754 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
=======
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 1015.574 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 14 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
>>>>>>> parent of 6052a66... Added Auto Tester Files and flashed FPGA
INFO: [Project 1-479] Netlist was created with Vivado 2020.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/Users/User123/Documents/GitHub/com_struct/16 Bit ALU/work/constraint/alchitry.xdc]
Finished Parsing XDC File [C:/Users/User123/Documents/GitHub/com_struct/16 Bit ALU/work/constraint/alchitry.xdc]
Parsing XDC File [C:/Users/User123/Desktop/alchitry-labs-1.2.0/library/components/au.xdc]
Finished Parsing XDC File [C:/Users/User123/Desktop/alchitry-labs-1.2.0/library/components/au.xdc]
Parsing XDC File [C:/Users/User123/Documents/GitHub/com_struct/16 Bit ALU/work/constraint/io.xdc]
Finished Parsing XDC File [C:/Users/User123/Documents/GitHub/com_struct/16 Bit ALU/work/constraint/io.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
<<<<<<< HEAD
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1013.859 ; gain = 0.000
=======
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1015.574 ; gain = 0.000
>>>>>>> parent of 6052a66... Added Auto Tester Files and flashed FPGA
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

7 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
<<<<<<< HEAD
link_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1013.859 ; gain = 0.000
=======
link_design: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1015.574 ; gain = 0.000
>>>>>>> parent of 6052a66... Added Auto Tester Files and flashed FPGA
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

<<<<<<< HEAD
Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.955 . Memory (MB): peak = 1013.859 ; gain = 0.000

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 26783a4b1

Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1192.164 ; gain = 178.305
=======
Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.899 . Memory (MB): peak = 1015.574 ; gain = 0.000

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 124b4366b

Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1169.609 ; gain = 154.035
>>>>>>> parent of 6052a66... Added Auto Tester Files and flashed FPGA

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
<<<<<<< HEAD
Phase 1 Retarget | Checksum: 1eee54353

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.202 . Memory (MB): peak = 1397.375 ; gain = 0.000
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 2 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 1eee54353

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.238 . Memory (MB): peak = 1397.375 ; gain = 0.000
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 243cd9962

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.357 . Memory (MB): peak = 1397.375 ; gain = 0.000
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 243cd9962

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.436 . Memory (MB): peak = 1397.375 ; gain = 0.000
=======
Phase 1 Retarget | Checksum: e707ea31

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.038 . Memory (MB): peak = 1374.785 ; gain = 0.000
INFO: [Opt 31-389] Phase Retarget created 1 cells and removed 2 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: e707ea31

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.041 . Memory (MB): peak = 1374.785 ; gain = 0.000
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 12737325e

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.050 . Memory (MB): peak = 1374.785 ; gain = 0.000
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 12737325e

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.056 . Memory (MB): peak = 1374.785 ; gain = 0.000
>>>>>>> parent of 6052a66... Added Auto Tester Files and flashed FPGA
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
<<<<<<< HEAD
Phase 5 Shift Register Optimization | Checksum: 243cd9962

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.492 . Memory (MB): peak = 1397.375 ; gain = 0.000
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 243cd9962

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.510 . Memory (MB): peak = 1397.375 ; gain = 0.000
=======
Phase 5 Shift Register Optimization | Checksum: 12737325e

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.060 . Memory (MB): peak = 1374.785 ; gain = 0.000
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 12737325e

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.062 . Memory (MB): peak = 1374.785 ; gain = 0.000
>>>>>>> parent of 6052a66... Added Auto Tester Files and flashed FPGA
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
<<<<<<< HEAD
|  Retarget                     |               0  |               2  |                                              0  |
=======
|  Retarget                     |               1  |               2  |                                              0  |
>>>>>>> parent of 6052a66... Added Auto Tester Files and flashed FPGA
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

<<<<<<< HEAD
Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 1397.375 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 2ba34c8b5

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.724 . Memory (MB): peak = 1397.375 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 2ba34c8b5

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 1397.375 ; gain = 0.000

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 2ba34c8b5

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1397.375 ; gain = 0.000

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1397.375 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: 2ba34c8b5

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1397.375 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
24 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1397.375 ; gain = 383.516
=======
Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1374.785 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 56e3e46f

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.070 . Memory (MB): peak = 1374.785 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 56e3e46f

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 1378.480 ; gain = 3.695

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 56e3e46f

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1378.480 ; gain = 0.000

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1378.480 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: 56e3e46f

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1378.480 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
24 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1378.480 ; gain = 362.906
>>>>>>> parent of 6052a66... Added Auto Tester Files and flashed FPGA
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
<<<<<<< HEAD
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.040 . Memory (MB): peak = 1397.375 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/User123/Documents/GitHub/com_struct/16 Bit ALU/work/vivado/16 Bit ALU/16 Bit ALU.runs/impl_1/au_top_0_opt.dcp' has been generated.
=======
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.034 . Memory (MB): peak = 1378.703 ; gain = 0.223
INFO: [Common 17-1381] The checkpoint 'C:/Users/amris/Documents/GitHub/com_struct/16 Bit ALU/work/vivado/16 Bit ALU/16 Bit ALU.runs/impl_1/au_top_0_opt.dcp' has been generated.
>>>>>>> parent of 6052a66... Added Auto Tester Files and flashed FPGA
INFO: [runtcl-4] Executing : report_drc -file au_top_0_drc_opted.rpt -pb au_top_0_drc_opted.pb -rpx au_top_0_drc_opted.rpx
Command: report_drc -file au_top_0_drc_opted.rpt -pb au_top_0_drc_opted.pb -rpx au_top_0_drc_opted.rpx
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.1/data/ip'.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Users/User123/Documents/GitHub/com_struct/16 Bit ALU/work/vivado/16 Bit ALU/16 Bit ALU.runs/impl_1/au_top_0_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
<<<<<<< HEAD
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1401.195 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 1bfdc5357

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 1401.195 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1401.195 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: c45d9b49

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1410.352 ; gain = 9.156

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1506ed437

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1410.352 ; gain = 9.156

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1506ed437

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1410.352 ; gain = 9.156
Phase 1 Placer Initialization | Checksum: 1506ed437

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1410.352 ; gain = 9.156
=======
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1396.777 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 215401a0

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 1396.777 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1396.777 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 12a6b0abf

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.916 . Memory (MB): peak = 1396.840 ; gain = 0.062

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1ceee2c6d

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1396.840 ; gain = 0.062

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1ceee2c6d

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1396.840 ; gain = 0.062
Phase 1 Placer Initialization | Checksum: 1ceee2c6d

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1396.840 ; gain = 0.062
>>>>>>> parent of 6052a66... Added Auto Tester Files and flashed FPGA

Phase 2 Global Placement

Phase 2.1 Floorplanning
<<<<<<< HEAD
Phase 2.1 Floorplanning | Checksum: 10a8a655b

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1410.352 ; gain = 9.156
=======
Phase 2.1 Floorplanning | Checksum: 178e35757

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1396.840 ; gain = 0.062
>>>>>>> parent of 6052a66... Added Auto Tester Files and flashed FPGA

Phase 2.2 Global Placement Core

Phase 2.2.1 Physical Synthesis In Placer
<<<<<<< HEAD
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 23 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-775] End 1 Pass. Optimized 9 nets or cells. Created 0 new cell, deleted 9 existing cells and moved 0 existing cell
=======
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 2 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-775] End 1 Pass. Optimized 1 net or cell. Created 0 new cell, deleted 1 existing cell and moved 0 existing cell
>>>>>>> parent of 6052a66... Added Auto Tester Files and flashed FPGA
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for HD net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
<<<<<<< HEAD
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1410.352 ; gain = 0.000
=======
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1396.840 ; gain = 0.000
>>>>>>> parent of 6052a66... Added Auto Tester Files and flashed FPGA

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
<<<<<<< HEAD
|  LUT Combining                                    |            0  |              9  |                     9  |           0  |           1  |  00:00:00  |
=======
|  LUT Combining                                    |            0  |              1  |                     1  |           0  |           1  |  00:00:00  |
>>>>>>> parent of 6052a66... Added Auto Tester Files and flashed FPGA
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
<<<<<<< HEAD
|  Total                                            |            0  |              9  |                     9  |           0  |           8  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2.1 Physical Synthesis In Placer | Checksum: 19de3d154

Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 1410.352 ; gain = 9.156
Phase 2.2 Global Placement Core | Checksum: 17e8065f7

Time (s): cpu = 00:00:10 ; elapsed = 00:00:05 . Memory (MB): peak = 1410.352 ; gain = 9.156
Phase 2 Global Placement | Checksum: 17e8065f7

Time (s): cpu = 00:00:10 ; elapsed = 00:00:05 . Memory (MB): peak = 1410.352 ; gain = 9.156
=======
|  Total                                            |            0  |              1  |                     1  |           0  |           3  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2.1 Physical Synthesis In Placer | Checksum: 1643ad3a7

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 1396.840 ; gain = 0.062
Phase 2.2 Global Placement Core | Checksum: 1de99bab3

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 1396.840 ; gain = 0.062
Phase 2 Global Placement | Checksum: 1de99bab3

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 1396.840 ; gain = 0.062
>>>>>>> parent of 6052a66... Added Auto Tester Files and flashed FPGA

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
<<<<<<< HEAD
Phase 3.1 Commit Multi Column Macros | Checksum: 1b7934ec9

Time (s): cpu = 00:00:10 ; elapsed = 00:00:05 . Memory (MB): peak = 1410.352 ; gain = 9.156

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 188922941

Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 1410.352 ; gain = 9.156

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1c430c75e

Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 1410.352 ; gain = 9.156

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 197e0a809

Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 1410.352 ; gain = 9.156

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: 138270abb

Time (s): cpu = 00:00:12 ; elapsed = 00:00:08 . Memory (MB): peak = 1410.352 ; gain = 9.156

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 169e35ce0

Time (s): cpu = 00:00:13 ; elapsed = 00:00:09 . Memory (MB): peak = 1410.352 ; gain = 9.156

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 21f4a20d3

Time (s): cpu = 00:00:13 ; elapsed = 00:00:09 . Memory (MB): peak = 1410.352 ; gain = 9.156

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: dac7e275

Time (s): cpu = 00:00:13 ; elapsed = 00:00:09 . Memory (MB): peak = 1410.352 ; gain = 9.156

Phase 3.9 Fast Optimization
Phase 3.9 Fast Optimization | Checksum: 1989b628e

Time (s): cpu = 00:00:16 ; elapsed = 00:00:11 . Memory (MB): peak = 1410.352 ; gain = 9.156
Phase 3 Detail Placement | Checksum: 1989b628e

Time (s): cpu = 00:00:16 ; elapsed = 00:00:11 . Memory (MB): peak = 1410.352 ; gain = 9.156
=======
Phase 3.1 Commit Multi Column Macros | Checksum: 189ea0fb1

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 1396.840 ; gain = 0.062

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1938127f2

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 1396.840 ; gain = 0.062

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1b503b0e9

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 1396.840 ; gain = 0.062

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 176118bcc

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 1396.840 ; gain = 0.062

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 1ba8b2737

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1396.840 ; gain = 0.062

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 1df0fd9e3

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1396.840 ; gain = 0.062

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 2619ee60b

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1396.840 ; gain = 0.062
Phase 3 Detail Placement | Checksum: 2619ee60b

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1396.840 ; gain = 0.062
>>>>>>> parent of 6052a66... Added Auto Tester Files and flashed FPGA

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
<<<<<<< HEAD
Post Placement Optimization Initialization | Checksum: 13cc98ec7
=======
Post Placement Optimization Initialization | Checksum: 143968625
>>>>>>> parent of 6052a66... Added Auto Tester Files and flashed FPGA

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
<<<<<<< HEAD
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-34.331 | TNS=-524.609 |
Phase 1 Physical Synthesis Initialization | Checksum: 1b1d72f2f

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.125 . Memory (MB): peak = 1429.070 ; gain = 0.000
INFO: [Place 46-33] Processed net reset_cond/Q[0], BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-56] BUFG insertion identified 1 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 1, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Ending Physical Synthesis Task | Checksum: 22bf2153e

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.228 . Memory (MB): peak = 1429.070 ; gain = 0.000
Phase 4.1.1.1 BUFG Insertion | Checksum: 13cc98ec7

Time (s): cpu = 00:00:18 ; elapsed = 00:00:12 . Memory (MB): peak = 1429.070 ; gain = 27.875
INFO: [Place 30-746] Post Placement Timing Summary WNS=-33.660. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 160c43751

Time (s): cpu = 00:00:23 ; elapsed = 00:00:17 . Memory (MB): peak = 1429.070 ; gain = 27.875
Phase 4.1 Post Commit Optimization | Checksum: 160c43751

Time (s): cpu = 00:00:23 ; elapsed = 00:00:17 . Memory (MB): peak = 1429.070 ; gain = 27.875

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 160c43751

Time (s): cpu = 00:00:23 ; elapsed = 00:00:17 . Memory (MB): peak = 1429.070 ; gain = 27.875

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 160c43751

Time (s): cpu = 00:00:23 ; elapsed = 00:00:17 . Memory (MB): peak = 1429.070 ; gain = 27.875

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1429.070 ; gain = 0.000
Phase 4.4 Final Placement Cleanup | Checksum: 156281170

Time (s): cpu = 00:00:23 ; elapsed = 00:00:17 . Memory (MB): peak = 1429.070 ; gain = 27.875
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 156281170

Time (s): cpu = 00:00:23 ; elapsed = 00:00:17 . Memory (MB): peak = 1429.070 ; gain = 27.875
Ending Placer Task | Checksum: c4ecfce2

Time (s): cpu = 00:00:23 ; elapsed = 00:00:17 . Memory (MB): peak = 1429.070 ; gain = 27.875
=======
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=3.911 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: f2d0f8b7

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.023 . Memory (MB): peak = 1406.832 ; gain = 0.000
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Ending Physical Synthesis Task | Checksum: 129ed9e55

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.025 . Memory (MB): peak = 1406.832 ; gain = 0.000
Phase 4.1.1.1 BUFG Insertion | Checksum: 143968625

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1406.832 ; gain = 10.055
INFO: [Place 30-746] Post Placement Timing Summary WNS=3.911. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 107944922

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1406.832 ; gain = 10.055
Phase 4.1 Post Commit Optimization | Checksum: 107944922

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1406.832 ; gain = 10.055

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 107944922

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1406.832 ; gain = 10.055

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 107944922

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1406.832 ; gain = 10.055

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1406.832 ; gain = 0.000
Phase 4.4 Final Placement Cleanup | Checksum: d3aef3f3

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1406.832 ; gain = 10.055
Phase 4 Post Placement Optimization and Clean-Up | Checksum: d3aef3f3

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1406.832 ; gain = 10.055
Ending Placer Task | Checksum: c0786657

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1406.832 ; gain = 10.055
>>>>>>> parent of 6052a66... Added Auto Tester Files and flashed FPGA
INFO: [Common 17-83] Releasing license: Implementation
60 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
<<<<<<< HEAD
place_design: Time (s): cpu = 00:00:24 ; elapsed = 00:00:18 . Memory (MB): peak = 1429.070 ; gain = 27.883
=======
>>>>>>> parent of 6052a66... Added Auto Tester Files and flashed FPGA
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
<<<<<<< HEAD
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.376 . Memory (MB): peak = 1429.117 ; gain = 0.047
INFO: [Common 17-1381] The checkpoint 'C:/Users/User123/Documents/GitHub/com_struct/16 Bit ALU/work/vivado/16 Bit ALU/16 Bit ALU.runs/impl_1/au_top_0_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file au_top_0_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.060 . Memory (MB): peak = 1429.117 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file au_top_0_utilization_placed.rpt -pb au_top_0_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file au_top_0_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.012 . Memory (MB): peak = 1429.117 ; gain = 0.000
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1429.117 ; gain = 0.000

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-33.660 | TNS=-518.998 |
Phase 1 Physical Synthesis Initialization | Checksum: 207385ae6

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1429.117 ; gain = 0.000
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-33.660 | TNS=-518.998 |

Phase 2 DSP Register Optimization
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 2 DSP Register Optimization | Checksum: 207385ae6

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1429.117 ; gain = 0.000

Phase 3 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-33.660 | TNS=-518.998 |
INFO: [Physopt 32-702] Processed net manual_tester/M_out_q[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-81] Processed net manual_tester/M_b_q[0]. Replicated 1 times.
INFO: [Physopt 32-735] Processed net manual_tester/M_b_q[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-33.656 | TNS=-518.934 |
INFO: [Physopt 32-662] Processed net manual_tester/M_b_q[0].  Did not re-place instance manual_tester/M_b_q_reg[0]
INFO: [Physopt 32-81] Processed net manual_tester/M_b_q[0]. Replicated 2 times.
INFO: [Physopt 32-735] Processed net manual_tester/M_b_q[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-33.654 | TNS=-518.902 |
INFO: [Physopt 32-662] Processed net manual_tester/M_b_q[0].  Did not re-place instance manual_tester/M_b_q_reg[0]
INFO: [Physopt 32-572] Net manual_tester/M_b_q[0] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net manual_tester/M_b_q[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net manual_tester/alu/arithmeticUnit/M_out_q[0]_i_2_n_0.  Did not re-place instance manual_tester/alu/arithmeticUnit/M_out_q[0]_i_2
INFO: [Physopt 32-702] Processed net manual_tester/alu/arithmeticUnit/M_out_q[0]_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net manual_tester/alu/arithmeticUnit/M_out_q[0]_i_6_n_0.  Did not re-place instance manual_tester/alu/arithmeticUnit/M_out_q[0]_i_6
INFO: [Physopt 32-710] Processed net manual_tester/alu/arithmeticUnit/M_out_q[0]_i_2_n_0. Critical path length was reduced through logic transformation on cell manual_tester/alu/arithmeticUnit/M_out_q[0]_i_2_comp.
INFO: [Physopt 32-735] Processed net manual_tester/alu/arithmeticUnit/M_out_q[0]_i_6_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-33.575 | TNS=-518.823 |
INFO: [Physopt 32-663] Processed net manual_tester/alu/arithmeticUnit/M_out_q[14]_i_5_n_0.  Re-placed instance manual_tester/alu/arithmeticUnit/M_out_q[14]_i_5
INFO: [Physopt 32-735] Processed net manual_tester/alu/arithmeticUnit/M_out_q[14]_i_5_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-33.525 | TNS=-518.626 |
INFO: [Physopt 32-662] Processed net manual_tester/alu/arithmeticUnit/M_out_q[0]_i_11_n_0.  Did not re-place instance manual_tester/alu/arithmeticUnit/M_out_q[0]_i_11
INFO: [Physopt 32-702] Processed net manual_tester/alu/arithmeticUnit/M_out_q[0]_i_11_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net manual_tester/alu/arithmeticUnit/M_out_q[9]_i_6_n_0.  Did not re-place instance manual_tester/alu/arithmeticUnit/M_out_q[9]_i_6
INFO: [Physopt 32-710] Processed net manual_tester/alu/arithmeticUnit/M_out_q[0]_i_11_n_0. Critical path length was reduced through logic transformation on cell manual_tester/alu/arithmeticUnit/M_out_q[0]_i_11_comp.
INFO: [Physopt 32-735] Processed net manual_tester/alu/arithmeticUnit/M_out_q[9]_i_6_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-33.462 | TNS=-518.563 |
INFO: [Physopt 32-662] Processed net manual_tester/alu/arithmeticUnit/M_out_q[0]_i_7_n_0.  Did not re-place instance manual_tester/alu/arithmeticUnit/M_out_q[0]_i_7
INFO: [Physopt 32-702] Processed net manual_tester/alu/arithmeticUnit/M_out_q[0]_i_7_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net manual_tester/alu/arithmeticUnit/M_out_q[8]_i_3_n_0.  Did not re-place instance manual_tester/alu/arithmeticUnit/M_out_q[8]_i_3
INFO: [Physopt 32-710] Processed net manual_tester/alu/arithmeticUnit/M_out_q[0]_i_7_n_0. Critical path length was reduced through logic transformation on cell manual_tester/alu/arithmeticUnit/M_out_q[0]_i_7_comp.
INFO: [Physopt 32-735] Processed net manual_tester/alu/arithmeticUnit/M_out_q[8]_i_3_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-33.456 | TNS=-518.557 |
INFO: [Physopt 32-663] Processed net manual_tester/alu/arithmeticUnit/M_out_q[0]_i_6_n_0.  Re-placed instance manual_tester/alu/arithmeticUnit/M_out_q[0]_i_6_comp
INFO: [Physopt 32-735] Processed net manual_tester/alu/arithmeticUnit/M_out_q[0]_i_6_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-33.441 | TNS=-518.542 |
INFO: [Physopt 32-662] Processed net manual_tester/alu/arithmeticUnit/M_out_q[14]_i_5_n_0.  Did not re-place instance manual_tester/alu/arithmeticUnit/M_out_q[14]_i_5
INFO: [Physopt 32-572] Net manual_tester/alu/arithmeticUnit/M_out_q[14]_i_5_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net manual_tester/alu/arithmeticUnit/M_out_q[14]_i_5_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net manual_tester/alu/arithmeticUnit/M_out_q[14]_i_9_n_0.  Did not re-place instance manual_tester/alu/arithmeticUnit/M_out_q[14]_i_9
INFO: [Physopt 32-710] Processed net manual_tester/alu/arithmeticUnit/M_out_q[14]_i_5_n_0. Critical path length was reduced through logic transformation on cell manual_tester/alu/arithmeticUnit/M_out_q[14]_i_5_comp.
INFO: [Physopt 32-735] Processed net manual_tester/alu/arithmeticUnit/M_out_q[14]_i_9_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-33.423 | TNS=-518.210 |
INFO: [Physopt 32-662] Processed net manual_tester/alu/arithmeticUnit/M_out_q[3]_i_2_n_0.  Did not re-place instance manual_tester/alu/arithmeticUnit/M_out_q[3]_i_2
INFO: [Physopt 32-572] Net manual_tester/alu/arithmeticUnit/M_out_q[3]_i_2_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net manual_tester/alu/arithmeticUnit/M_out_q[3]_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net manual_tester/alu/arithmeticUnit/s[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-735] Processed net manual_tester/alu/arithmeticUnit/s0_carry_i_5_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-33.230 | TNS=-514.910 |
INFO: [Physopt 32-735] Processed net manual_tester/alu/arithmeticUnit/s0_carry_i_4_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-33.199 | TNS=-514.626 |
INFO: [Physopt 32-702] Processed net manual_tester/alu/arithmeticUnit/s0_carry_i_5_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net manual_tester/alu/arithmeticUnit/D[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net manual_tester/alu/arithmeticUnit/A[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net manual_tester/alu/arithmeticUnit/s2__972_carry__2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net manual_tester/alu/arithmeticUnit/s2__972_carry__1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net manual_tester/alu/arithmeticUnit/s2__972_carry__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net manual_tester/alu/arithmeticUnit/s2__972_carry_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net manual_tester/alu/arithmeticUnit/s2__972_carry_i_4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net manual_tester/alu/arithmeticUnit/A[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net manual_tester/alu/arithmeticUnit/s2__972_carry__2_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net manual_tester/alu/arithmeticUnit/s2__972_carry__1_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net manual_tester/alu/arithmeticUnit/s2__972_carry__0_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net manual_tester/alu/arithmeticUnit/s2__972_carry_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net manual_tester/alu/arithmeticUnit/s2__972_carry_i_9_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net manual_tester/alu/arithmeticUnit/A[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net manual_tester/alu/arithmeticUnit/s1_i_52_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net manual_tester/alu/arithmeticUnit/s2__972_carry__1_i_6_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net manual_tester/alu/arithmeticUnit/s2__972_carry__0_i_6_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net manual_tester/alu/arithmeticUnit/s2__972_carry_i_6_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net manual_tester/alu/arithmeticUnit/s2__972_carry_i_13_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net manual_tester/alu/arithmeticUnit/A[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net manual_tester/alu/arithmeticUnit/s1_i_49_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net manual_tester/alu/arithmeticUnit/s1_i_112_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net manual_tester/alu/arithmeticUnit/s2__972_carry__0_i_11_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-735] Processed net manual_tester/alu/arithmeticUnit/s2__972_carry__0_i_19_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-33.117 | TNS=-513.314 |
INFO: [Physopt 32-702] Processed net manual_tester/alu/arithmeticUnit/s2__972_carry_i_10_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net manual_tester/alu/arithmeticUnit/s2__972_carry_i_17_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net manual_tester/alu/arithmeticUnit/A[4]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net manual_tester/alu/arithmeticUnit/s1_i_46_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net manual_tester/alu/arithmeticUnit/s1_i_107_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net manual_tester/alu/arithmeticUnit/s1_i_171_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net manual_tester/alu/arithmeticUnit/s2__972_carry_i_14_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-735] Processed net manual_tester/alu/arithmeticUnit/s2__972_carry_i_20_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-32.885 | TNS=-509.602 |
INFO: [Physopt 32-702] Processed net manual_tester/alu/arithmeticUnit/s2__972_carry_i_20_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net manual_tester/alu/arithmeticUnit/A[5]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net manual_tester/alu/arithmeticUnit/s1_i_43_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net manual_tester/alu/arithmeticUnit/s1_i_102_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net manual_tester/alu/arithmeticUnit/s1_i_166_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net manual_tester/alu/arithmeticUnit/s1_i_225_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net manual_tester/alu/arithmeticUnit/s1_i_263_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net manual_tester/alu/arithmeticUnit/A[6]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net manual_tester/alu/arithmeticUnit/s1_i_40_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net manual_tester/alu/arithmeticUnit/s1_i_97_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net manual_tester/alu/arithmeticUnit/s1_i_161_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net manual_tester/alu/arithmeticUnit/s1_i_220_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-735] Processed net manual_tester/alu/arithmeticUnit/s1_i_260_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-32.652 | TNS=-505.874 |
INFO: [Physopt 32-702] Processed net manual_tester/alu/arithmeticUnit/s1_i_260_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net manual_tester/alu/arithmeticUnit/A[7]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net manual_tester/alu/arithmeticUnit/s1_i_37_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net manual_tester/alu/arithmeticUnit/s1_i_92_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net manual_tester/alu/arithmeticUnit/s1_i_156_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net manual_tester/alu/arithmeticUnit/s1_i_215_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net manual_tester/alu/arithmeticUnit/s1_i_257_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net manual_tester/alu/arithmeticUnit/A[8]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net manual_tester/alu/arithmeticUnit/s1_i_34_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net manual_tester/alu/arithmeticUnit/s1_i_87_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net manual_tester/alu/arithmeticUnit/s1_i_151_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net manual_tester/alu/arithmeticUnit/s1_i_210_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-735] Processed net manual_tester/alu/arithmeticUnit/s1_i_254_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-32.548 | TNS=-504.210 |
INFO: [Physopt 32-702] Processed net manual_tester/alu/arithmeticUnit/s1_i_254_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net manual_tester/alu/arithmeticUnit/A[9]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net manual_tester/alu/arithmeticUnit/s1_i_31_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net manual_tester/alu/arithmeticUnit/s1_i_82_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net manual_tester/alu/arithmeticUnit/s1_i_146_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net manual_tester/alu/arithmeticUnit/s1_i_205_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net manual_tester/alu/arithmeticUnit/s1_i_251_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net manual_tester/alu/arithmeticUnit/A[10]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net manual_tester/alu/arithmeticUnit/s1_i_28_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net manual_tester/alu/arithmeticUnit/s1_i_77_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net manual_tester/alu/arithmeticUnit/s1_i_141_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net manual_tester/alu/arithmeticUnit/s1_i_200_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-735] Processed net manual_tester/alu/arithmeticUnit/s1_i_248_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-32.315 | TNS=-500.482 |
INFO: [Physopt 32-702] Processed net manual_tester/alu/arithmeticUnit/s1_i_248_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net manual_tester/alu/arithmeticUnit/A[11]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net manual_tester/alu/arithmeticUnit/s1_i_25_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net manual_tester/alu/arithmeticUnit/s1_i_72_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net manual_tester/alu/arithmeticUnit/s1_i_136_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net manual_tester/alu/arithmeticUnit/s1_i_195_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-735] Processed net manual_tester/alu/arithmeticUnit/s1_i_245_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-31.995 | TNS=-495.362 |
INFO: [Physopt 32-702] Processed net manual_tester/alu/arithmeticUnit/s1_i_245_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net manual_tester/alu/arithmeticUnit/A[12]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net manual_tester/alu/arithmeticUnit/s1_i_22_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net manual_tester/alu/arithmeticUnit/s1_i_67_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net manual_tester/alu/arithmeticUnit/s1_i_131_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net manual_tester/alu/arithmeticUnit/s1_i_190_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net manual_tester/alu/arithmeticUnit/s1_i_242_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net manual_tester/alu/arithmeticUnit/A[13]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net manual_tester/alu/arithmeticUnit/s1_i_19_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net manual_tester/alu/arithmeticUnit/s1_i_62_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-735] Processed net manual_tester/alu/arithmeticUnit/s1_i_130_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-31.844 | TNS=-492.946 |
INFO: [Physopt 32-702] Processed net manual_tester/alu/arithmeticUnit/s1_i_126_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net manual_tester/alu/arithmeticUnit/s1_i_185_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net manual_tester/alu/arithmeticUnit/s1_i_239_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net manual_tester/alu/arithmeticUnit/A[14]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net manual_tester/alu/arithmeticUnit/s1_i_16_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net manual_tester/alu/arithmeticUnit/s1_i_57_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net manual_tester/alu/arithmeticUnit/s1_i_121_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net manual_tester/alu/arithmeticUnit/s1_i_180_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net manual_tester/alu/arithmeticUnit/s1_i_236_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net manual_tester/alu/arithmeticUnit/A[15]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net manual_tester/alu/arithmeticUnit/s2_carry__2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net manual_tester/alu/arithmeticUnit/s2_carry__1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net manual_tester/alu/arithmeticUnit/s2_carry__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net manual_tester/alu/arithmeticUnit/s2_carry_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net manual_tester/alu/arithmeticUnit/s2_carry_i_8_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net manual_tester/alu/arithmeticUnit/s1_n_105. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk_IBUF. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net manual_tester/M_out_q[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net manual_tester/M_b_q[0].  Did not re-place instance manual_tester/M_b_q_reg[0]
INFO: [Physopt 32-702] Processed net manual_tester/M_b_q[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net manual_tester/alu/arithmeticUnit/M_out_q[0]_i_2_n_0.  Did not re-place instance manual_tester/alu/arithmeticUnit/M_out_q[0]_i_2_comp
INFO: [Physopt 32-702] Processed net manual_tester/alu/arithmeticUnit/M_out_q[0]_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net manual_tester/alu/arithmeticUnit/M_out_q[0]_i_11_n_0.  Did not re-place instance manual_tester/alu/arithmeticUnit/M_out_q[0]_i_11_comp
INFO: [Physopt 32-735] Processed net manual_tester/alu/arithmeticUnit/M_out_q[0]_i_11_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-31.842 | TNS=-492.944 |
INFO: [Physopt 32-662] Processed net manual_tester/alu/arithmeticUnit/M_out_q[0]_i_7_n_0.  Did not re-place instance manual_tester/alu/arithmeticUnit/M_out_q[0]_i_7_comp
INFO: [Physopt 32-735] Processed net manual_tester/alu/arithmeticUnit/M_out_q[0]_i_7_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-31.835 | TNS=-492.937 |
INFO: [Physopt 32-662] Processed net manual_tester/alu/arithmeticUnit/M_out_q[0]_i_11_n_0.  Did not re-place instance manual_tester/alu/arithmeticUnit/M_out_q[0]_i_11_comp
INFO: [Physopt 32-735] Processed net manual_tester/alu/arithmeticUnit/M_out_q[0]_i_11_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-31.831 | TNS=-492.933 |
INFO: [Physopt 32-662] Processed net manual_tester/alu/arithmeticUnit/M_out_q[0]_i_7_n_0.  Did not re-place instance manual_tester/alu/arithmeticUnit/M_out_q[0]_i_7_comp
INFO: [Physopt 32-702] Processed net manual_tester/alu/arithmeticUnit/M_out_q[0]_i_7_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net manual_tester/alu/arithmeticUnit/M_out_q[0]_i_14_n_0.  Did not re-place instance manual_tester/alu/arithmeticUnit/M_out_q[0]_i_14
INFO: [Physopt 32-702] Processed net manual_tester/alu/arithmeticUnit/M_out_q[0]_i_14_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net manual_tester/alu/arithmeticUnit/M_out_q[1]_i_2_n_0.  Did not re-place instance manual_tester/alu/arithmeticUnit/M_out_q[1]_i_2
INFO: [Physopt 32-702] Processed net manual_tester/alu/arithmeticUnit/M_out_q[1]_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net manual_tester/alu/arithmeticUnit/s[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net manual_tester/alu/arithmeticUnit/s0_carry_i_5_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net manual_tester/alu/arithmeticUnit/D[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net manual_tester/alu/arithmeticUnit/A[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net manual_tester/alu/arithmeticUnit/s2__972_carry_i_4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net manual_tester/alu/arithmeticUnit/A[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net manual_tester/alu/arithmeticUnit/s2__972_carry_i_9_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net manual_tester/alu/arithmeticUnit/A[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net manual_tester/alu/arithmeticUnit/s2__972_carry_i_13_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net manual_tester/alu/arithmeticUnit/A[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net manual_tester/alu/arithmeticUnit/s2__972_carry_i_17_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net manual_tester/alu/arithmeticUnit/A[4]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net manual_tester/alu/arithmeticUnit/s2__972_carry_i_20_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net manual_tester/alu/arithmeticUnit/A[5]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net manual_tester/alu/arithmeticUnit/s1_i_263_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net manual_tester/alu/arithmeticUnit/A[6]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net manual_tester/alu/arithmeticUnit/s1_i_260_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net manual_tester/alu/arithmeticUnit/A[7]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net manual_tester/alu/arithmeticUnit/s1_i_257_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net manual_tester/alu/arithmeticUnit/A[8]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net manual_tester/alu/arithmeticUnit/s1_i_254_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net manual_tester/alu/arithmeticUnit/A[9]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net manual_tester/alu/arithmeticUnit/s1_i_251_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net manual_tester/alu/arithmeticUnit/A[10]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net manual_tester/alu/arithmeticUnit/s1_i_248_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net manual_tester/alu/arithmeticUnit/A[11]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net manual_tester/alu/arithmeticUnit/s1_i_245_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net manual_tester/alu/arithmeticUnit/A[12]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net manual_tester/alu/arithmeticUnit/s1_i_242_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net manual_tester/alu/arithmeticUnit/A[13]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net manual_tester/alu/arithmeticUnit/s1_i_239_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net manual_tester/alu/arithmeticUnit/A[14]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net manual_tester/alu/arithmeticUnit/s1_i_236_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net manual_tester/alu/arithmeticUnit/A[15]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net manual_tester/alu/arithmeticUnit/s2_carry_i_8_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net manual_tester/alu/arithmeticUnit/s1_n_105. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk_IBUF. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk. Optimizations did not improve timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-31.831 | TNS=-492.933 |
Phase 3 Critical Path Optimization | Checksum: 207385ae6

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 1432.430 ; gain = 3.312

Phase 4 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-31.831 | TNS=-492.933 |
INFO: [Physopt 32-702] Processed net manual_tester/M_out_q[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net manual_tester/M_b_q[0].  Did not re-place instance manual_tester/M_b_q_reg[0]
INFO: [Physopt 32-572] Net manual_tester/M_b_q[0] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net manual_tester/M_b_q[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net manual_tester/alu/arithmeticUnit/M_out_q[0]_i_2_n_0.  Did not re-place instance manual_tester/alu/arithmeticUnit/M_out_q[0]_i_2_comp
INFO: [Physopt 32-702] Processed net manual_tester/alu/arithmeticUnit/M_out_q[0]_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net manual_tester/alu/arithmeticUnit/M_out_q[0]_i_7_n_0.  Did not re-place instance manual_tester/alu/arithmeticUnit/M_out_q[0]_i_7_comp
INFO: [Physopt 32-702] Processed net manual_tester/alu/arithmeticUnit/M_out_q[0]_i_7_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net manual_tester/alu/arithmeticUnit/M_out_q[0]_i_14_n_0.  Did not re-place instance manual_tester/alu/arithmeticUnit/M_out_q[0]_i_14
INFO: [Physopt 32-710] Processed net manual_tester/alu/arithmeticUnit/M_out_q[0]_i_7_n_0. Critical path length was reduced through logic transformation on cell manual_tester/alu/arithmeticUnit/M_out_q[0]_i_7_comp_1.
INFO: [Physopt 32-735] Processed net manual_tester/alu/arithmeticUnit/M_out_q[0]_i_14_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-31.782 | TNS=-492.884 |
INFO: [Physopt 32-662] Processed net manual_tester/alu/arithmeticUnit/M_out_q[12]_i_3_n_0.  Did not re-place instance manual_tester/alu/arithmeticUnit/M_out_q[12]_i_3
INFO: [Physopt 32-710] Processed net manual_tester/alu/arithmeticUnit/M_out_q[0]_i_7_n_0. Critical path length was reduced through logic transformation on cell manual_tester/alu/arithmeticUnit/M_out_q[0]_i_7_comp.
INFO: [Physopt 32-735] Processed net manual_tester/alu/arithmeticUnit/M_out_q[12]_i_3_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-31.776 | TNS=-492.878 |
INFO: [Physopt 32-662] Processed net manual_tester/alu/arithmeticUnit/M_out_q[0]_i_11_n_0.  Did not re-place instance manual_tester/alu/arithmeticUnit/M_out_q[0]_i_11_comp
INFO: [Physopt 32-702] Processed net manual_tester/alu/arithmeticUnit/M_out_q[0]_i_11_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net manual_tester/alu/arithmeticUnit/M_out_q[3]_i_2_n_0.  Did not re-place instance manual_tester/alu/arithmeticUnit/M_out_q[3]_i_2
INFO: [Physopt 32-572] Net manual_tester/alu/arithmeticUnit/M_out_q[3]_i_2_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net manual_tester/alu/arithmeticUnit/M_out_q[3]_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net manual_tester/alu/arithmeticUnit/s[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net manual_tester/alu/arithmeticUnit/s0_carry_i_5_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net manual_tester/alu/arithmeticUnit/D[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net manual_tester/alu/arithmeticUnit/A[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net manual_tester/alu/arithmeticUnit/s2__972_carry__2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net manual_tester/alu/arithmeticUnit/s2__972_carry__1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net manual_tester/alu/arithmeticUnit/s2__972_carry__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net manual_tester/alu/arithmeticUnit/s2__972_carry_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net manual_tester/alu/arithmeticUnit/s2__972_carry_i_4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net manual_tester/alu/arithmeticUnit/A[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net manual_tester/alu/arithmeticUnit/s2__972_carry__2_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net manual_tester/alu/arithmeticUnit/s2__972_carry__1_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net manual_tester/alu/arithmeticUnit/s2__972_carry__0_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net manual_tester/alu/arithmeticUnit/s2__972_carry_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net manual_tester/alu/arithmeticUnit/s2__972_carry_i_9_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net manual_tester/alu/arithmeticUnit/A[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net manual_tester/alu/arithmeticUnit/s1_i_52_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net manual_tester/alu/arithmeticUnit/s2__972_carry__1_i_6_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net manual_tester/alu/arithmeticUnit/s2__972_carry__0_i_6_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net manual_tester/alu/arithmeticUnit/s2__972_carry_i_6_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net manual_tester/alu/arithmeticUnit/s2__972_carry_i_13_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net manual_tester/alu/arithmeticUnit/A[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net manual_tester/alu/arithmeticUnit/s1_i_49_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net manual_tester/alu/arithmeticUnit/s1_i_112_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net manual_tester/alu/arithmeticUnit/s2__972_carry__0_i_11_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net manual_tester/alu/arithmeticUnit/s2__972_carry_i_10_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net manual_tester/alu/arithmeticUnit/s2__972_carry_i_17_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net manual_tester/alu/arithmeticUnit/A[4]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net manual_tester/alu/arithmeticUnit/s1_i_46_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net manual_tester/alu/arithmeticUnit/s1_i_107_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net manual_tester/alu/arithmeticUnit/s1_i_171_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net manual_tester/alu/arithmeticUnit/s2__972_carry_i_14_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net manual_tester/alu/arithmeticUnit/s2__972_carry_i_20_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net manual_tester/alu/arithmeticUnit/A[5]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net manual_tester/alu/arithmeticUnit/s1_i_43_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net manual_tester/alu/arithmeticUnit/s1_i_102_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net manual_tester/alu/arithmeticUnit/s1_i_166_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net manual_tester/alu/arithmeticUnit/s1_i_225_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net manual_tester/alu/arithmeticUnit/s1_i_263_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net manual_tester/alu/arithmeticUnit/A[6]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net manual_tester/alu/arithmeticUnit/s1_i_40_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net manual_tester/alu/arithmeticUnit/s1_i_97_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net manual_tester/alu/arithmeticUnit/s1_i_161_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net manual_tester/alu/arithmeticUnit/s1_i_220_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net manual_tester/alu/arithmeticUnit/s1_i_260_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net manual_tester/alu/arithmeticUnit/A[7]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net manual_tester/alu/arithmeticUnit/s1_i_37_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net manual_tester/alu/arithmeticUnit/s1_i_92_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net manual_tester/alu/arithmeticUnit/s1_i_156_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net manual_tester/alu/arithmeticUnit/s1_i_215_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net manual_tester/alu/arithmeticUnit/s1_i_257_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net manual_tester/alu/arithmeticUnit/A[8]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net manual_tester/alu/arithmeticUnit/s1_i_34_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net manual_tester/alu/arithmeticUnit/s1_i_87_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net manual_tester/alu/arithmeticUnit/s1_i_151_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net manual_tester/alu/arithmeticUnit/s1_i_210_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net manual_tester/alu/arithmeticUnit/s1_i_254_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net manual_tester/alu/arithmeticUnit/A[9]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net manual_tester/alu/arithmeticUnit/s1_i_31_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net manual_tester/alu/arithmeticUnit/s1_i_82_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net manual_tester/alu/arithmeticUnit/s1_i_146_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net manual_tester/alu/arithmeticUnit/s1_i_205_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net manual_tester/alu/arithmeticUnit/s1_i_251_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net manual_tester/alu/arithmeticUnit/A[10]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net manual_tester/alu/arithmeticUnit/s1_i_28_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net manual_tester/alu/arithmeticUnit/s1_i_77_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net manual_tester/alu/arithmeticUnit/s1_i_141_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net manual_tester/alu/arithmeticUnit/s1_i_200_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net manual_tester/alu/arithmeticUnit/s1_i_248_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net manual_tester/alu/arithmeticUnit/A[11]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net manual_tester/alu/arithmeticUnit/s1_i_25_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net manual_tester/alu/arithmeticUnit/s1_i_72_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net manual_tester/alu/arithmeticUnit/s1_i_136_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net manual_tester/alu/arithmeticUnit/s1_i_195_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net manual_tester/alu/arithmeticUnit/s1_i_245_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net manual_tester/alu/arithmeticUnit/A[12]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net manual_tester/alu/arithmeticUnit/s1_i_22_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net manual_tester/alu/arithmeticUnit/s1_i_67_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net manual_tester/alu/arithmeticUnit/s1_i_131_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net manual_tester/alu/arithmeticUnit/s1_i_190_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net manual_tester/alu/arithmeticUnit/s1_i_242_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net manual_tester/alu/arithmeticUnit/A[13]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net manual_tester/alu/arithmeticUnit/s1_i_19_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net manual_tester/alu/arithmeticUnit/s1_i_62_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net manual_tester/alu/arithmeticUnit/s1_i_126_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net manual_tester/alu/arithmeticUnit/s1_i_185_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net manual_tester/alu/arithmeticUnit/s1_i_239_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net manual_tester/alu/arithmeticUnit/A[14]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net manual_tester/alu/arithmeticUnit/s1_i_16_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net manual_tester/alu/arithmeticUnit/s1_i_57_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net manual_tester/alu/arithmeticUnit/s1_i_121_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net manual_tester/alu/arithmeticUnit/s1_i_180_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net manual_tester/alu/arithmeticUnit/s1_i_236_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net manual_tester/alu/arithmeticUnit/A[15]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net manual_tester/alu/arithmeticUnit/s2_carry__2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net manual_tester/alu/arithmeticUnit/s2_carry__1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net manual_tester/alu/arithmeticUnit/s2_carry__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net manual_tester/alu/arithmeticUnit/s2_carry_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net manual_tester/alu/arithmeticUnit/s2_carry_i_8_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net manual_tester/alu/arithmeticUnit/s1_n_105. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk_IBUF. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net manual_tester/M_out_q[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net manual_tester/M_b_q[0].  Did not re-place instance manual_tester/M_b_q_reg[0]
INFO: [Physopt 32-702] Processed net manual_tester/M_b_q[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net manual_tester/alu/arithmeticUnit/M_out_q[0]_i_2_n_0.  Did not re-place instance manual_tester/alu/arithmeticUnit/M_out_q[0]_i_2_comp
INFO: [Physopt 32-702] Processed net manual_tester/alu/arithmeticUnit/M_out_q[0]_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net manual_tester/alu/arithmeticUnit/M_out_q[0]_i_11_n_0.  Did not re-place instance manual_tester/alu/arithmeticUnit/M_out_q[0]_i_11_comp
INFO: [Physopt 32-702] Processed net manual_tester/alu/arithmeticUnit/M_out_q[0]_i_11_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net manual_tester/alu/arithmeticUnit/M_out_q[3]_i_2_n_0.  Did not re-place instance manual_tester/alu/arithmeticUnit/M_out_q[3]_i_2
INFO: [Physopt 32-702] Processed net manual_tester/alu/arithmeticUnit/M_out_q[3]_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net manual_tester/alu/arithmeticUnit/s[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net manual_tester/alu/arithmeticUnit/s0_carry_i_5_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net manual_tester/alu/arithmeticUnit/D[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net manual_tester/alu/arithmeticUnit/A[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net manual_tester/alu/arithmeticUnit/s2__972_carry_i_4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net manual_tester/alu/arithmeticUnit/A[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net manual_tester/alu/arithmeticUnit/s2__972_carry_i_9_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net manual_tester/alu/arithmeticUnit/A[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net manual_tester/alu/arithmeticUnit/s2__972_carry_i_13_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net manual_tester/alu/arithmeticUnit/A[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net manual_tester/alu/arithmeticUnit/s2__972_carry_i_17_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net manual_tester/alu/arithmeticUnit/A[4]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net manual_tester/alu/arithmeticUnit/s2__972_carry_i_20_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net manual_tester/alu/arithmeticUnit/A[5]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net manual_tester/alu/arithmeticUnit/s1_i_263_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net manual_tester/alu/arithmeticUnit/A[6]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net manual_tester/alu/arithmeticUnit/s1_i_260_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net manual_tester/alu/arithmeticUnit/A[7]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net manual_tester/alu/arithmeticUnit/s1_i_257_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net manual_tester/alu/arithmeticUnit/A[8]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net manual_tester/alu/arithmeticUnit/s1_i_254_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net manual_tester/alu/arithmeticUnit/A[9]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net manual_tester/alu/arithmeticUnit/s1_i_251_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net manual_tester/alu/arithmeticUnit/A[10]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net manual_tester/alu/arithmeticUnit/s1_i_248_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net manual_tester/alu/arithmeticUnit/A[11]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net manual_tester/alu/arithmeticUnit/s1_i_245_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net manual_tester/alu/arithmeticUnit/A[12]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net manual_tester/alu/arithmeticUnit/s1_i_242_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net manual_tester/alu/arithmeticUnit/A[13]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net manual_tester/alu/arithmeticUnit/s1_i_239_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net manual_tester/alu/arithmeticUnit/A[14]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net manual_tester/alu/arithmeticUnit/s1_i_236_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net manual_tester/alu/arithmeticUnit/A[15]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net manual_tester/alu/arithmeticUnit/s2_carry_i_8_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net manual_tester/alu/arithmeticUnit/s1_n_105. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk_IBUF. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk. Optimizations did not improve timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-31.776 | TNS=-492.878 |
Phase 4 Critical Path Optimization | Checksum: 207385ae6

Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 1432.430 ; gain = 3.312
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.016 . Memory (MB): peak = 1432.430 ; gain = 0.000
INFO: [Physopt 32-603] Post Physical Optimization Timing Summary | WNS=-31.776 | TNS=-492.878 |

Summary of Physical Synthesis Optimizations
============================================


-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization   |  WNS Gain (ns)  |  TNS Gain (ns)  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  DSP Register   |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Critical Path  |          1.884  |         26.120  |            3  |              0  |                    22  |           0  |           2  |  00:00:05  |
|  Total          |          1.884  |         26.120  |            3  |              0  |                    22  |           0  |           3  |  00:00:05  |
-------------------------------------------------------------------------------------------------------------------------------------------------------------


Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1432.430 ; gain = 0.000
Ending Physical Synthesis Task | Checksum: f2aafb03

Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 1432.430 ; gain = 3.312
INFO: [Common 17-83] Releasing license: Implementation
476 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
phys_opt_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 1432.430 ; gain = 3.312
=======
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.061 . Memory (MB): peak = 1406.922 ; gain = 0.090
INFO: [Common 17-1381] The checkpoint 'C:/Users/amris/Documents/GitHub/com_struct/16 Bit ALU/work/vivado/16 Bit ALU/16 Bit ALU.runs/impl_1/au_top_0_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file au_top_0_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.061 . Memory (MB): peak = 1406.922 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file au_top_0_utilization_placed.rpt -pb au_top_0_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file au_top_0_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 1406.922 ; gain = 0.000
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
69 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
>>>>>>> parent of 6052a66... Added Auto Tester Files and flashed FPGA
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
<<<<<<< HEAD
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.393 . Memory (MB): peak = 1441.242 ; gain = 8.812
INFO: [Common 17-1381] The checkpoint 'C:/Users/User123/Documents/GitHub/com_struct/16 Bit ALU/work/vivado/16 Bit ALU/16 Bit ALU.runs/impl_1/au_top_0_physopt.dcp' has been generated.
=======
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.058 . Memory (MB): peak = 1412.945 ; gain = 6.023
INFO: [Common 17-1381] The checkpoint 'C:/Users/amris/Documents/GitHub/com_struct/16 Bit ALU/work/vivado/16 Bit ALU/16 Bit ALU.runs/impl_1/au_top_0_physopt.dcp' has been generated.
>>>>>>> parent of 6052a66... Added Auto Tester Files and flashed FPGA
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
<<<<<<< HEAD
Checksum: PlaceDB: 33d2865 ConstDB: 0 ShapeSum: 4a87ac62 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 2a975b27

Time (s): cpu = 00:00:22 ; elapsed = 00:00:14 . Memory (MB): peak = 1561.125 ; gain = 106.832
Post Restoration Checksum: NetGraph: 16f08eaf NumContArr: 13a6cc78 Constraints: 0 Timing: 0
=======
Checksum: PlaceDB: 8655703d ConstDB: 0 ShapeSum: 3a22f61a RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 16e503700

Time (s): cpu = 00:00:18 ; elapsed = 00:00:16 . Memory (MB): peak = 1504.906 ; gain = 77.934
Post Restoration Checksum: NetGraph: a6608cc3 NumContArr: c7efaa3d Constraints: 0 Timing: 0
>>>>>>> parent of 6052a66... Added Auto Tester Files and flashed FPGA

Phase 2 Router Initialization

Phase 2.1 Create Timer
<<<<<<< HEAD
Phase 2.1 Create Timer | Checksum: 2a975b27

Time (s): cpu = 00:00:22 ; elapsed = 00:00:15 . Memory (MB): peak = 1561.145 ; gain = 106.852

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 2a975b27

Time (s): cpu = 00:00:22 ; elapsed = 00:00:15 . Memory (MB): peak = 1567.113 ; gain = 112.820

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 2a975b27

Time (s): cpu = 00:00:22 ; elapsed = 00:00:15 . Memory (MB): peak = 1567.113 ; gain = 112.820
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: e96e0653

Time (s): cpu = 00:00:24 ; elapsed = 00:00:16 . Memory (MB): peak = 1576.211 ; gain = 121.918
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-30.861| TNS=-478.231| WHS=-0.116 | THS=-10.033|

Phase 2 Router Initialization | Checksum: d836b9dc

Time (s): cpu = 00:00:25 ; elapsed = 00:00:16 . Memory (MB): peak = 1589.441 ; gain = 135.148
=======
Phase 2.1 Create Timer | Checksum: 16e503700

Time (s): cpu = 00:00:18 ; elapsed = 00:00:16 . Memory (MB): peak = 1504.906 ; gain = 77.934

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 16e503700

Time (s): cpu = 00:00:18 ; elapsed = 00:00:16 . Memory (MB): peak = 1510.895 ; gain = 83.922

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 16e503700

Time (s): cpu = 00:00:18 ; elapsed = 00:00:16 . Memory (MB): peak = 1510.895 ; gain = 83.922
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 123c358da

Time (s): cpu = 00:00:18 ; elapsed = 00:00:16 . Memory (MB): peak = 1515.621 ; gain = 88.648
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.833  | TNS=0.000  | WHS=-0.111 | THS=-0.599 |

Phase 2 Router Initialization | Checksum: 11693ed0d

Time (s): cpu = 00:00:18 ; elapsed = 00:00:16 . Memory (MB): peak = 1515.621 ; gain = 88.648
>>>>>>> parent of 6052a66... Added Auto Tester Files and flashed FPGA

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
<<<<<<< HEAD
  Number of Failed Nets               = 3905
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 3905
=======
  Number of Failed Nets               = 312
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 312
>>>>>>> parent of 6052a66... Added Auto Tester Files and flashed FPGA
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


Phase 3 Initial Routing
<<<<<<< HEAD
Phase 3 Initial Routing | Checksum: 2213c3409

Time (s): cpu = 00:00:26 ; elapsed = 00:00:17 . Memory (MB): peak = 1593.156 ; gain = 138.863
=======
Phase 3 Initial Routing | Checksum: 20cbc5cd4

Time (s): cpu = 00:00:19 ; elapsed = 00:00:16 . Memory (MB): peak = 1517.645 ; gain = 90.672
>>>>>>> parent of 6052a66... Added Auto Tester Files and flashed FPGA

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
<<<<<<< HEAD
 Number of Nodes with overlaps = 482
 Number of Nodes with overlaps = 60
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-33.170| TNS=-586.762| WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 1daf5fd4d

Time (s): cpu = 00:00:28 ; elapsed = 00:00:19 . Memory (MB): peak = 1593.156 ; gain = 138.863

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 213
 Number of Nodes with overlaps = 43
 Number of Nodes with overlaps = 14
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-33.033| TNS=-585.937| WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: fbb169ee

Time (s): cpu = 00:00:30 ; elapsed = 00:00:20 . Memory (MB): peak = 1593.156 ; gain = 138.863

Phase 4.3 Global Iteration 2
 Number of Nodes with overlaps = 203
 Number of Nodes with overlaps = 28
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-33.168| TNS=-588.181| WHS=N/A    | THS=N/A    |

Phase 4.3 Global Iteration 2 | Checksum: b5b307c7

Time (s): cpu = 00:00:32 ; elapsed = 00:00:21 . Memory (MB): peak = 1593.156 ; gain = 138.863
Phase 4 Rip-up And Reroute | Checksum: b5b307c7

Time (s): cpu = 00:00:32 ; elapsed = 00:00:21 . Memory (MB): peak = 1593.156 ; gain = 138.863
=======
 Number of Nodes with overlaps = 45
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.627  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 1bb771516

Time (s): cpu = 00:00:19 ; elapsed = 00:00:16 . Memory (MB): peak = 1517.648 ; gain = 90.676
Phase 4 Rip-up And Reroute | Checksum: 1bb771516

Time (s): cpu = 00:00:19 ; elapsed = 00:00:16 . Memory (MB): peak = 1517.648 ; gain = 90.676
>>>>>>> parent of 6052a66... Added Auto Tester Files and flashed FPGA

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 1bb771516

<<<<<<< HEAD
Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 112eb6354

Time (s): cpu = 00:00:32 ; elapsed = 00:00:22 . Memory (MB): peak = 1593.156 ; gain = 138.863
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-32.954| TNS=-581.853| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 5.1 Delay CleanUp | Checksum: 1cb9befd4

Time (s): cpu = 00:00:32 ; elapsed = 00:00:22 . Memory (MB): peak = 1595.172 ; gain = 140.879

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1cb9befd4

Time (s): cpu = 00:00:32 ; elapsed = 00:00:22 . Memory (MB): peak = 1595.172 ; gain = 140.879
Phase 5 Delay and Skew Optimization | Checksum: 1cb9befd4

Time (s): cpu = 00:00:32 ; elapsed = 00:00:22 . Memory (MB): peak = 1595.172 ; gain = 140.879
=======
Time (s): cpu = 00:00:19 ; elapsed = 00:00:16 . Memory (MB): peak = 1517.648 ; gain = 90.676

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1bb771516

Time (s): cpu = 00:00:19 ; elapsed = 00:00:16 . Memory (MB): peak = 1517.648 ; gain = 90.676
Phase 5 Delay and Skew Optimization | Checksum: 1bb771516

Time (s): cpu = 00:00:19 ; elapsed = 00:00:16 . Memory (MB): peak = 1517.648 ; gain = 90.676
>>>>>>> parent of 6052a66... Added Auto Tester Files and flashed FPGA

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
<<<<<<< HEAD
Phase 6.1.1 Update Timing | Checksum: 1c209c352

Time (s): cpu = 00:00:33 ; elapsed = 00:00:22 . Memory (MB): peak = 1595.172 ; gain = 140.879
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-32.863| TNS=-580.393| WHS=0.030  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 265204942

Time (s): cpu = 00:00:33 ; elapsed = 00:00:22 . Memory (MB): peak = 1595.172 ; gain = 140.879
Phase 6 Post Hold Fix | Checksum: 265204942

Time (s): cpu = 00:00:33 ; elapsed = 00:00:22 . Memory (MB): peak = 1595.172 ; gain = 140.879
=======
Phase 6.1.1 Update Timing | Checksum: 1013f2d20

Time (s): cpu = 00:00:19 ; elapsed = 00:00:16 . Memory (MB): peak = 1517.648 ; gain = 90.676
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.707  | TNS=0.000  | WHS=0.140  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 1013f2d20

Time (s): cpu = 00:00:19 ; elapsed = 00:00:16 . Memory (MB): peak = 1517.648 ; gain = 90.676
Phase 6 Post Hold Fix | Checksum: 1013f2d20

Time (s): cpu = 00:00:19 ; elapsed = 00:00:16 . Memory (MB): peak = 1517.648 ; gain = 90.676
>>>>>>> parent of 6052a66... Added Auto Tester Files and flashed FPGA

Phase 7 Route finalize

Router Utilization Summary
<<<<<<< HEAD
  Global Vertical Routing Utilization    = 1.0578 %
  Global Horizontal Routing Utilization  = 0.984643 %
=======
  Global Vertical Routing Utilization    = 0.141992 %
  Global Horizontal Routing Utilization  = 0.126366 %
>>>>>>> parent of 6052a66... Added Auto Tester Files and flashed FPGA
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

<<<<<<< HEAD
Congestion Report
North Dir 1x1 Area, Max Cong = 39.6396%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 51.3514%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 38.2353%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 38.2353%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 7 Route finalize | Checksum: 2046b61a1

Time (s): cpu = 00:00:33 ; elapsed = 00:00:22 . Memory (MB): peak = 1595.172 ; gain = 140.879
=======
Phase 7 Route finalize | Checksum: 1419470b5

Time (s): cpu = 00:00:19 ; elapsed = 00:00:16 . Memory (MB): peak = 1517.648 ; gain = 90.676
>>>>>>> parent of 6052a66... Added Auto Tester Files and flashed FPGA

Phase 8 Verifying routed nets

 Verification completed successfully
<<<<<<< HEAD
Phase 8 Verifying routed nets | Checksum: 2046b61a1

Time (s): cpu = 00:00:33 ; elapsed = 00:00:22 . Memory (MB): peak = 1595.172 ; gain = 140.879

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1aebbae49

Time (s): cpu = 00:00:33 ; elapsed = 00:00:22 . Memory (MB): peak = 1595.172 ; gain = 140.879

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=-32.863| TNS=-580.393| WHS=0.030  | THS=0.000  |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 10 Post Router Timing | Checksum: 1aebbae49

Time (s): cpu = 00:00:33 ; elapsed = 00:00:23 . Memory (MB): peak = 1595.172 ; gain = 140.879
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:33 ; elapsed = 00:00:23 . Memory (MB): peak = 1595.172 ; gain = 140.879

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
495 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:35 ; elapsed = 00:00:23 . Memory (MB): peak = 1595.172 ; gain = 153.930
=======
Phase 8 Verifying routed nets | Checksum: 1419470b5

Time (s): cpu = 00:00:19 ; elapsed = 00:00:16 . Memory (MB): peak = 1519.680 ; gain = 92.707

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1643725c3

Time (s): cpu = 00:00:19 ; elapsed = 00:00:16 . Memory (MB): peak = 1519.680 ; gain = 92.707

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=3.707  | TNS=0.000  | WHS=0.140  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 1643725c3

Time (s): cpu = 00:00:19 ; elapsed = 00:00:16 . Memory (MB): peak = 1519.680 ; gain = 92.707
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:19 ; elapsed = 00:00:16 . Memory (MB): peak = 1519.680 ; gain = 92.707

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
83 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:21 ; elapsed = 00:00:17 . Memory (MB): peak = 1519.680 ; gain = 106.734
>>>>>>> parent of 6052a66... Added Auto Tester Files and flashed FPGA
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
<<<<<<< HEAD
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.446 . Memory (MB): peak = 1601.008 ; gain = 5.836
INFO: [Common 17-1381] The checkpoint 'C:/Users/User123/Documents/GitHub/com_struct/16 Bit ALU/work/vivado/16 Bit ALU/16 Bit ALU.runs/impl_1/au_top_0_routed.dcp' has been generated.
=======
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.062 . Memory (MB): peak = 1529.617 ; gain = 9.938
INFO: [Common 17-1381] The checkpoint 'C:/Users/amris/Documents/GitHub/com_struct/16 Bit ALU/work/vivado/16 Bit ALU/16 Bit ALU.runs/impl_1/au_top_0_routed.dcp' has been generated.
>>>>>>> parent of 6052a66... Added Auto Tester Files and flashed FPGA
INFO: [runtcl-4] Executing : report_drc -file au_top_0_drc_routed.rpt -pb au_top_0_drc_routed.pb -rpx au_top_0_drc_routed.rpx
Command: report_drc -file au_top_0_drc_routed.rpt -pb au_top_0_drc_routed.pb -rpx au_top_0_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Users/User123/Documents/GitHub/com_struct/16 Bit ALU/work/vivado/16 Bit ALU/16 Bit ALU.runs/impl_1/au_top_0_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file au_top_0_methodology_drc_routed.rpt -pb au_top_0_methodology_drc_routed.pb -rpx au_top_0_methodology_drc_routed.rpx
Command: report_methodology -file au_top_0_methodology_drc_routed.rpt -pb au_top_0_methodology_drc_routed.pb -rpx au_top_0_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file C:/Users/User123/Documents/GitHub/com_struct/16 Bit ALU/work/vivado/16 Bit ALU/16 Bit ALU.runs/impl_1/au_top_0_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file au_top_0_power_routed.rpt -pb au_top_0_power_summary_routed.pb -rpx au_top_0_power_routed.rpx
Command: report_power -file au_top_0_power_routed.rpt -pb au_top_0_power_summary_routed.pb -rpx au_top_0_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
<<<<<<< HEAD
507 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
=======
95 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
>>>>>>> parent of 6052a66... Added Auto Tester Files and flashed FPGA
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file au_top_0_route_status.rpt -pb au_top_0_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file au_top_0_timing_summary_routed.rpt -pb au_top_0_timing_summary_routed.pb -rpx au_top_0_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file au_top_0_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file au_top_0_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file au_top_0_bus_skew_routed.rpt -pb au_top_0_bus_skew_routed.pb -rpx au_top_0_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
Command: write_bitstream -force au_top_0.bit -bin_file
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
<<<<<<< HEAD
WARNING: [DRC DPIP-1] Input pipelining: DSP manual_tester/alu/arithmeticUnit/s1 input manual_tester/alu/arithmeticUnit/s1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP manual_tester/alu/arithmeticUnit/s0 output manual_tester/alu/arithmeticUnit/s0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP manual_tester/alu/arithmeticUnit/s1 output manual_tester/alu/arithmeticUnit/s1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP auto_tester/test_18/alu/arithmeticUnit/s0 multiplier stage auto_tester/test_18/alu/arithmeticUnit/s0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP manual_tester/alu/arithmeticUnit/s0 multiplier stage manual_tester/alu/arithmeticUnit/s0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP manual_tester/alu/arithmeticUnit/s1 multiplier stage manual_tester/alu/arithmeticUnit/s1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 6 Warnings
=======
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP manual_tester/alu/arithmeticUnit/s0 output manual_tester/alu/arithmeticUnit/s0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP manual_tester/alu/arithmeticUnit/s0 multiplier stage manual_tester/alu/arithmeticUnit/s0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 2 Warnings
>>>>>>> parent of 6052a66... Added Auto Tester Files and flashed FPGA
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 2 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
<<<<<<< HEAD
Bitstream compression saved 10763328 bits.
=======
Bitstream compression saved 14320896 bits.
>>>>>>> parent of 6052a66... Added Auto Tester Files and flashed FPGA
Writing bitstream ./au_top_0.bit...
Writing bitstream ./au_top_0.bin...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-120] WebTalk data collection is mandatory when using a WebPACK part without a full Vivado license. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
<<<<<<< HEAD
526 Infos, 7 Warnings, 1 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:15 ; elapsed = 00:00:28 . Memory (MB): peak = 2053.148 ; gain = 425.059
INFO: [Common 17-206] Exiting Vivado at Fri Nov  6 03:15:38 2020...
[Fri Nov  6 03:15:41 2020] impl_1 finished
wait_on_run: Time (s): cpu = 00:00:00 ; elapsed = 00:01:56 . Memory (MB): peak = 1012.777 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Fri Nov  6 03:15:41 2020...
=======
114 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:11 ; elapsed = 00:00:25 . Memory (MB): peak = 1980.449 ; gain = 414.980
INFO: [Common 17-206] Exiting Vivado at Tue Nov  3 20:46:57 2020...
[Tue Nov  3 20:47:00 2020] impl_1 finished
wait_on_run: Time (s): cpu = 00:00:00 ; elapsed = 00:01:21 . Memory (MB): peak = 1016.273 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Tue Nov  3 20:47:00 2020...
>>>>>>> parent of 6052a66... Added Auto Tester Files and flashed FPGA

Finished building project.
