Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Sat Feb 15 16:07:03 2020
| Host         : DESKTOP-10JQM4P running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file apatb_Cipher_top_timing_summary_routed.rpt -pb apatb_Cipher_top_timing_summary_routed.pb -rpx apatb_Cipher_top_timing_summary_routed.rpx -warn_on_violation
| Design       : apatb_Cipher_top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 4 register/latch pins with no clock driven by root clock pin: u_SevenSeg_Top/slowCLK_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 8 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 16 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.156        0.000                      0                 3696        0.144        0.000                      0                 3696        4.500        0.000                       0                  1968  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         0.156        0.000                      0                 3696        0.144        0.000                      0                 3696        4.500        0.000                       0                  1968  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        0.156ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.144ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.156ns  (required time - arrival time)
  Source:                 u_control_unit/tx_counter_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_control_unit/mem_inst_RoundKey/mem_reg[98][4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.474ns  (logic 1.995ns (21.059%)  route 7.479ns (78.941%))
  Logic Levels:           7  (LUT3=1 LUT6=4 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.307ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.925ns = ( 14.925 - 10.000 ) 
    Source Clock Delay      (SCD):    5.419ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100M (IN)
                         net (fo=0)                   0.000     0.000    CLK100M
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100M_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100M_IBUF_BUFG_inst/O
                         net (fo=1967, routed)        1.816     5.419    u_control_unit/CLK100M_IBUF_BUFG
    SLICE_X30Y48         FDCE                                         r  u_control_unit/tx_counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y48         FDCE (Prop_fdce_C_Q)         0.518     5.937 r  u_control_unit/tx_counter_reg[7]/Q
                         net (fo=7, routed)           0.846     6.783    u_control_unit/mem_inst_RoundKey/mem1_add_d_reg[7][7]
    SLICE_X29Y48         LUT6 (Prop_lut6_I0_O)        0.124     6.907 r  u_control_unit/mem_inst_RoundKey/mem1_add_d[1]_i_2/O
                         net (fo=13, routed)          0.487     7.394    u_control_unit/mem_inst_state/mem1_add_d_reg[1]
    SLICE_X28Y48         LUT3 (Prop_lut3_I2_O)        0.124     7.518 r  u_control_unit/mem_inst_state/mem1_add_d[7]_i_3/O
                         net (fo=81, routed)          0.756     8.274    u_control_unit/mem_inst_RoundKey/mem1_add_d_reg[5]
    SLICE_X26Y47         LUT6 (Prop_lut6_I0_O)        0.124     8.398 r  u_control_unit/mem_inst_RoundKey/mem[128][7]_i_3/O
                         net (fo=111, routed)         1.754    10.152    u_control_unit/mem_inst_RoundKey/tx_counter_reg[3]
    SLICE_X35Y75         MUXF8 (Prop_muxf8_S_O)       0.273    10.425 r  u_control_unit/mem_inst_RoundKey/dout0_reg[4]_i_15/O
                         net (fo=1, routed)           1.480    11.905    u_control_unit/mem_inst_RoundKey/dout0_reg[4]_i_15_n_1
    SLICE_X36Y58         LUT6 (Prop_lut6_I1_O)        0.316    12.221 r  u_control_unit/mem_inst_RoundKey/dout0[4]_i_4/O
                         net (fo=2, routed)           0.000    12.221    u_control_unit/mem_inst_RoundKey/dout0[4]_i_4_n_1
    SLICE_X36Y58         MUXF7 (Prop_muxf7_I1_O)      0.217    12.438 r  u_control_unit/mem_inst_RoundKey/mem_reg[174][4]_i_3/O
                         net (fo=1, routed)           0.303    12.741    u_control_unit/mem_inst_RoundKey/mem_reg[174][4]_i_3_n_1
    SLICE_X36Y57         LUT6 (Prop_lut6_I5_O)        0.299    13.040 r  u_control_unit/mem_inst_RoundKey/mem[174][4]_i_1/O
                         net (fo=176, routed)         1.852    14.892    u_control_unit/mem_inst_RoundKey/mem[174][4]_i_1_n_1
    SLICE_X34Y75         FDRE                                         r  u_control_unit/mem_inst_RoundKey/mem_reg[98][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100M (IN)
                         net (fo=0)                   0.000    10.000    CLK100M
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100M_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100M_IBUF_BUFG_inst/O
                         net (fo=1967, routed)        1.502    14.925    u_control_unit/mem_inst_RoundKey/CLK100M_IBUF_BUFG
    SLICE_X34Y75         FDRE                                         r  u_control_unit/mem_inst_RoundKey/mem_reg[98][4]/C
                         clock pessimism              0.187    15.112    
                         clock uncertainty           -0.035    15.076    
    SLICE_X34Y75         FDRE (Setup_fdre_C_D)       -0.028    15.048    u_control_unit/mem_inst_RoundKey/mem_reg[98][4]
  -------------------------------------------------------------------
                         required time                         15.048    
                         arrival time                         -14.892    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.158ns  (required time - arrival time)
  Source:                 u_control_unit/tx_counter_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_control_unit/mem_inst_RoundKey/mem_reg[167][4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.437ns  (logic 1.995ns (21.141%)  route 7.442ns (78.859%))
  Logic Levels:           7  (LUT3=1 LUT6=4 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.309ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.923ns = ( 14.923 - 10.000 ) 
    Source Clock Delay      (SCD):    5.419ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100M (IN)
                         net (fo=0)                   0.000     0.000    CLK100M
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100M_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100M_IBUF_BUFG_inst/O
                         net (fo=1967, routed)        1.816     5.419    u_control_unit/CLK100M_IBUF_BUFG
    SLICE_X30Y48         FDCE                                         r  u_control_unit/tx_counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y48         FDCE (Prop_fdce_C_Q)         0.518     5.937 r  u_control_unit/tx_counter_reg[7]/Q
                         net (fo=7, routed)           0.846     6.783    u_control_unit/mem_inst_RoundKey/mem1_add_d_reg[7][7]
    SLICE_X29Y48         LUT6 (Prop_lut6_I0_O)        0.124     6.907 r  u_control_unit/mem_inst_RoundKey/mem1_add_d[1]_i_2/O
                         net (fo=13, routed)          0.487     7.394    u_control_unit/mem_inst_state/mem1_add_d_reg[1]
    SLICE_X28Y48         LUT3 (Prop_lut3_I2_O)        0.124     7.518 r  u_control_unit/mem_inst_state/mem1_add_d[7]_i_3/O
                         net (fo=81, routed)          0.756     8.274    u_control_unit/mem_inst_RoundKey/mem1_add_d_reg[5]
    SLICE_X26Y47         LUT6 (Prop_lut6_I0_O)        0.124     8.398 r  u_control_unit/mem_inst_RoundKey/mem[128][7]_i_3/O
                         net (fo=111, routed)         1.754    10.152    u_control_unit/mem_inst_RoundKey/tx_counter_reg[3]
    SLICE_X35Y75         MUXF8 (Prop_muxf8_S_O)       0.273    10.425 r  u_control_unit/mem_inst_RoundKey/dout0_reg[4]_i_15/O
                         net (fo=1, routed)           1.480    11.905    u_control_unit/mem_inst_RoundKey/dout0_reg[4]_i_15_n_1
    SLICE_X36Y58         LUT6 (Prop_lut6_I1_O)        0.316    12.221 r  u_control_unit/mem_inst_RoundKey/dout0[4]_i_4/O
                         net (fo=2, routed)           0.000    12.221    u_control_unit/mem_inst_RoundKey/dout0[4]_i_4_n_1
    SLICE_X36Y58         MUXF7 (Prop_muxf7_I1_O)      0.217    12.438 r  u_control_unit/mem_inst_RoundKey/mem_reg[174][4]_i_3/O
                         net (fo=1, routed)           0.303    12.741    u_control_unit/mem_inst_RoundKey/mem_reg[174][4]_i_3_n_1
    SLICE_X36Y57         LUT6 (Prop_lut6_I5_O)        0.299    13.040 r  u_control_unit/mem_inst_RoundKey/mem[174][4]_i_1/O
                         net (fo=176, routed)         1.815    14.855    u_control_unit/mem_inst_RoundKey/mem[174][4]_i_1_n_1
    SLICE_X45Y73         FDRE                                         r  u_control_unit/mem_inst_RoundKey/mem_reg[167][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100M (IN)
                         net (fo=0)                   0.000    10.000    CLK100M
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100M_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100M_IBUF_BUFG_inst/O
                         net (fo=1967, routed)        1.500    14.923    u_control_unit/mem_inst_RoundKey/CLK100M_IBUF_BUFG
    SLICE_X45Y73         FDRE                                         r  u_control_unit/mem_inst_RoundKey/mem_reg[167][4]/C
                         clock pessimism              0.187    15.110    
                         clock uncertainty           -0.035    15.074    
    SLICE_X45Y73         FDRE (Setup_fdre_C_D)       -0.061    15.013    u_control_unit/mem_inst_RoundKey/mem_reg[167][4]
  -------------------------------------------------------------------
                         required time                         15.013    
                         arrival time                         -14.855    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.254ns  (required time - arrival time)
  Source:                 u_control_unit/tx_counter_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_control_unit/mem_inst_RoundKey/mem_reg[105][4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.325ns  (logic 1.995ns (21.395%)  route 7.330ns (78.605%))
  Logic Levels:           7  (LUT3=1 LUT6=4 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.305ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.927ns = ( 14.927 - 10.000 ) 
    Source Clock Delay      (SCD):    5.419ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100M (IN)
                         net (fo=0)                   0.000     0.000    CLK100M
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100M_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100M_IBUF_BUFG_inst/O
                         net (fo=1967, routed)        1.816     5.419    u_control_unit/CLK100M_IBUF_BUFG
    SLICE_X30Y48         FDCE                                         r  u_control_unit/tx_counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y48         FDCE (Prop_fdce_C_Q)         0.518     5.937 r  u_control_unit/tx_counter_reg[7]/Q
                         net (fo=7, routed)           0.846     6.783    u_control_unit/mem_inst_RoundKey/mem1_add_d_reg[7][7]
    SLICE_X29Y48         LUT6 (Prop_lut6_I0_O)        0.124     6.907 r  u_control_unit/mem_inst_RoundKey/mem1_add_d[1]_i_2/O
                         net (fo=13, routed)          0.487     7.394    u_control_unit/mem_inst_state/mem1_add_d_reg[1]
    SLICE_X28Y48         LUT3 (Prop_lut3_I2_O)        0.124     7.518 r  u_control_unit/mem_inst_state/mem1_add_d[7]_i_3/O
                         net (fo=81, routed)          0.756     8.274    u_control_unit/mem_inst_RoundKey/mem1_add_d_reg[5]
    SLICE_X26Y47         LUT6 (Prop_lut6_I0_O)        0.124     8.398 r  u_control_unit/mem_inst_RoundKey/mem[128][7]_i_3/O
                         net (fo=111, routed)         1.754    10.152    u_control_unit/mem_inst_RoundKey/tx_counter_reg[3]
    SLICE_X35Y75         MUXF8 (Prop_muxf8_S_O)       0.273    10.425 r  u_control_unit/mem_inst_RoundKey/dout0_reg[4]_i_15/O
                         net (fo=1, routed)           1.480    11.905    u_control_unit/mem_inst_RoundKey/dout0_reg[4]_i_15_n_1
    SLICE_X36Y58         LUT6 (Prop_lut6_I1_O)        0.316    12.221 r  u_control_unit/mem_inst_RoundKey/dout0[4]_i_4/O
                         net (fo=2, routed)           0.000    12.221    u_control_unit/mem_inst_RoundKey/dout0[4]_i_4_n_1
    SLICE_X36Y58         MUXF7 (Prop_muxf7_I1_O)      0.217    12.438 r  u_control_unit/mem_inst_RoundKey/mem_reg[174][4]_i_3/O
                         net (fo=1, routed)           0.303    12.741    u_control_unit/mem_inst_RoundKey/mem_reg[174][4]_i_3_n_1
    SLICE_X36Y57         LUT6 (Prop_lut6_I5_O)        0.299    13.040 r  u_control_unit/mem_inst_RoundKey/mem[174][4]_i_1/O
                         net (fo=176, routed)         1.703    14.743    u_control_unit/mem_inst_RoundKey/mem[174][4]_i_1_n_1
    SLICE_X35Y76         FDRE                                         r  u_control_unit/mem_inst_RoundKey/mem_reg[105][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100M (IN)
                         net (fo=0)                   0.000    10.000    CLK100M
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100M_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100M_IBUF_BUFG_inst/O
                         net (fo=1967, routed)        1.504    14.927    u_control_unit/mem_inst_RoundKey/CLK100M_IBUF_BUFG
    SLICE_X35Y76         FDRE                                         r  u_control_unit/mem_inst_RoundKey/mem_reg[105][4]/C
                         clock pessimism              0.187    15.114    
                         clock uncertainty           -0.035    15.078    
    SLICE_X35Y76         FDRE (Setup_fdre_C_D)       -0.081    14.997    u_control_unit/mem_inst_RoundKey/mem_reg[105][4]
  -------------------------------------------------------------------
                         required time                         14.997    
                         arrival time                         -14.743    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.255ns  (required time - arrival time)
  Source:                 u_control_unit/tx_counter_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_control_unit/mem_inst_RoundKey/mem_reg[161][4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.342ns  (logic 1.995ns (21.356%)  route 7.347ns (78.644%))
  Logic Levels:           7  (LUT3=1 LUT6=4 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.307ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.925ns = ( 14.925 - 10.000 ) 
    Source Clock Delay      (SCD):    5.419ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100M (IN)
                         net (fo=0)                   0.000     0.000    CLK100M
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100M_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100M_IBUF_BUFG_inst/O
                         net (fo=1967, routed)        1.816     5.419    u_control_unit/CLK100M_IBUF_BUFG
    SLICE_X30Y48         FDCE                                         r  u_control_unit/tx_counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y48         FDCE (Prop_fdce_C_Q)         0.518     5.937 r  u_control_unit/tx_counter_reg[7]/Q
                         net (fo=7, routed)           0.846     6.783    u_control_unit/mem_inst_RoundKey/mem1_add_d_reg[7][7]
    SLICE_X29Y48         LUT6 (Prop_lut6_I0_O)        0.124     6.907 r  u_control_unit/mem_inst_RoundKey/mem1_add_d[1]_i_2/O
                         net (fo=13, routed)          0.487     7.394    u_control_unit/mem_inst_state/mem1_add_d_reg[1]
    SLICE_X28Y48         LUT3 (Prop_lut3_I2_O)        0.124     7.518 r  u_control_unit/mem_inst_state/mem1_add_d[7]_i_3/O
                         net (fo=81, routed)          0.756     8.274    u_control_unit/mem_inst_RoundKey/mem1_add_d_reg[5]
    SLICE_X26Y47         LUT6 (Prop_lut6_I0_O)        0.124     8.398 r  u_control_unit/mem_inst_RoundKey/mem[128][7]_i_3/O
                         net (fo=111, routed)         1.754    10.152    u_control_unit/mem_inst_RoundKey/tx_counter_reg[3]
    SLICE_X35Y75         MUXF8 (Prop_muxf8_S_O)       0.273    10.425 r  u_control_unit/mem_inst_RoundKey/dout0_reg[4]_i_15/O
                         net (fo=1, routed)           1.480    11.905    u_control_unit/mem_inst_RoundKey/dout0_reg[4]_i_15_n_1
    SLICE_X36Y58         LUT6 (Prop_lut6_I1_O)        0.316    12.221 r  u_control_unit/mem_inst_RoundKey/dout0[4]_i_4/O
                         net (fo=2, routed)           0.000    12.221    u_control_unit/mem_inst_RoundKey/dout0[4]_i_4_n_1
    SLICE_X36Y58         MUXF7 (Prop_muxf7_I1_O)      0.217    12.438 r  u_control_unit/mem_inst_RoundKey/mem_reg[174][4]_i_3/O
                         net (fo=1, routed)           0.303    12.741    u_control_unit/mem_inst_RoundKey/mem_reg[174][4]_i_3_n_1
    SLICE_X36Y57         LUT6 (Prop_lut6_I5_O)        0.299    13.040 r  u_control_unit/mem_inst_RoundKey/mem[174][4]_i_1/O
                         net (fo=176, routed)         1.720    14.760    u_control_unit/mem_inst_RoundKey/mem[174][4]_i_1_n_1
    SLICE_X37Y75         FDRE                                         r  u_control_unit/mem_inst_RoundKey/mem_reg[161][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100M (IN)
                         net (fo=0)                   0.000    10.000    CLK100M
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100M_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100M_IBUF_BUFG_inst/O
                         net (fo=1967, routed)        1.502    14.925    u_control_unit/mem_inst_RoundKey/CLK100M_IBUF_BUFG
    SLICE_X37Y75         FDRE                                         r  u_control_unit/mem_inst_RoundKey/mem_reg[161][4]/C
                         clock pessimism              0.187    15.112    
                         clock uncertainty           -0.035    15.076    
    SLICE_X37Y75         FDRE (Setup_fdre_C_D)       -0.061    15.015    u_control_unit/mem_inst_RoundKey/mem_reg[161][4]
  -------------------------------------------------------------------
                         required time                         15.015    
                         arrival time                         -14.760    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.258ns  (required time - arrival time)
  Source:                 u_control_unit/tx_counter_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_control_unit/mem_inst_RoundKey/mem_reg[99][4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.342ns  (logic 1.995ns (21.356%)  route 7.347ns (78.644%))
  Logic Levels:           7  (LUT3=1 LUT6=4 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.307ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.925ns = ( 14.925 - 10.000 ) 
    Source Clock Delay      (SCD):    5.419ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100M (IN)
                         net (fo=0)                   0.000     0.000    CLK100M
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100M_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100M_IBUF_BUFG_inst/O
                         net (fo=1967, routed)        1.816     5.419    u_control_unit/CLK100M_IBUF_BUFG
    SLICE_X30Y48         FDCE                                         r  u_control_unit/tx_counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y48         FDCE (Prop_fdce_C_Q)         0.518     5.937 r  u_control_unit/tx_counter_reg[7]/Q
                         net (fo=7, routed)           0.846     6.783    u_control_unit/mem_inst_RoundKey/mem1_add_d_reg[7][7]
    SLICE_X29Y48         LUT6 (Prop_lut6_I0_O)        0.124     6.907 r  u_control_unit/mem_inst_RoundKey/mem1_add_d[1]_i_2/O
                         net (fo=13, routed)          0.487     7.394    u_control_unit/mem_inst_state/mem1_add_d_reg[1]
    SLICE_X28Y48         LUT3 (Prop_lut3_I2_O)        0.124     7.518 r  u_control_unit/mem_inst_state/mem1_add_d[7]_i_3/O
                         net (fo=81, routed)          0.756     8.274    u_control_unit/mem_inst_RoundKey/mem1_add_d_reg[5]
    SLICE_X26Y47         LUT6 (Prop_lut6_I0_O)        0.124     8.398 r  u_control_unit/mem_inst_RoundKey/mem[128][7]_i_3/O
                         net (fo=111, routed)         1.754    10.152    u_control_unit/mem_inst_RoundKey/tx_counter_reg[3]
    SLICE_X35Y75         MUXF8 (Prop_muxf8_S_O)       0.273    10.425 r  u_control_unit/mem_inst_RoundKey/dout0_reg[4]_i_15/O
                         net (fo=1, routed)           1.480    11.905    u_control_unit/mem_inst_RoundKey/dout0_reg[4]_i_15_n_1
    SLICE_X36Y58         LUT6 (Prop_lut6_I1_O)        0.316    12.221 r  u_control_unit/mem_inst_RoundKey/dout0[4]_i_4/O
                         net (fo=2, routed)           0.000    12.221    u_control_unit/mem_inst_RoundKey/dout0[4]_i_4_n_1
    SLICE_X36Y58         MUXF7 (Prop_muxf7_I1_O)      0.217    12.438 r  u_control_unit/mem_inst_RoundKey/mem_reg[174][4]_i_3/O
                         net (fo=1, routed)           0.303    12.741    u_control_unit/mem_inst_RoundKey/mem_reg[174][4]_i_3_n_1
    SLICE_X36Y57         LUT6 (Prop_lut6_I5_O)        0.299    13.040 r  u_control_unit/mem_inst_RoundKey/mem[174][4]_i_1/O
                         net (fo=176, routed)         1.720    14.760    u_control_unit/mem_inst_RoundKey/mem[174][4]_i_1_n_1
    SLICE_X35Y75         FDRE                                         r  u_control_unit/mem_inst_RoundKey/mem_reg[99][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100M (IN)
                         net (fo=0)                   0.000    10.000    CLK100M
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100M_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100M_IBUF_BUFG_inst/O
                         net (fo=1967, routed)        1.502    14.925    u_control_unit/mem_inst_RoundKey/CLK100M_IBUF_BUFG
    SLICE_X35Y75         FDRE                                         r  u_control_unit/mem_inst_RoundKey/mem_reg[99][4]/C
                         clock pessimism              0.187    15.112    
                         clock uncertainty           -0.035    15.076    
    SLICE_X35Y75         FDRE (Setup_fdre_C_D)       -0.058    15.018    u_control_unit/mem_inst_RoundKey/mem_reg[99][4]
  -------------------------------------------------------------------
                         required time                         15.018    
                         arrival time                         -14.760    
  -------------------------------------------------------------------
                         slack                                  0.258    

Slack (MET) :             0.273ns  (required time - arrival time)
  Source:                 u_control_unit/tx_counter_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_control_unit/mem_inst_RoundKey/mem_reg[171][4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.322ns  (logic 1.995ns (21.400%)  route 7.327ns (78.600%))
  Logic Levels:           7  (LUT3=1 LUT6=4 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.308ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.924ns = ( 14.924 - 10.000 ) 
    Source Clock Delay      (SCD):    5.419ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100M (IN)
                         net (fo=0)                   0.000     0.000    CLK100M
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100M_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100M_IBUF_BUFG_inst/O
                         net (fo=1967, routed)        1.816     5.419    u_control_unit/CLK100M_IBUF_BUFG
    SLICE_X30Y48         FDCE                                         r  u_control_unit/tx_counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y48         FDCE (Prop_fdce_C_Q)         0.518     5.937 r  u_control_unit/tx_counter_reg[7]/Q
                         net (fo=7, routed)           0.846     6.783    u_control_unit/mem_inst_RoundKey/mem1_add_d_reg[7][7]
    SLICE_X29Y48         LUT6 (Prop_lut6_I0_O)        0.124     6.907 r  u_control_unit/mem_inst_RoundKey/mem1_add_d[1]_i_2/O
                         net (fo=13, routed)          0.487     7.394    u_control_unit/mem_inst_state/mem1_add_d_reg[1]
    SLICE_X28Y48         LUT3 (Prop_lut3_I2_O)        0.124     7.518 r  u_control_unit/mem_inst_state/mem1_add_d[7]_i_3/O
                         net (fo=81, routed)          0.756     8.274    u_control_unit/mem_inst_RoundKey/mem1_add_d_reg[5]
    SLICE_X26Y47         LUT6 (Prop_lut6_I0_O)        0.124     8.398 r  u_control_unit/mem_inst_RoundKey/mem[128][7]_i_3/O
                         net (fo=111, routed)         1.754    10.152    u_control_unit/mem_inst_RoundKey/tx_counter_reg[3]
    SLICE_X35Y75         MUXF8 (Prop_muxf8_S_O)       0.273    10.425 r  u_control_unit/mem_inst_RoundKey/dout0_reg[4]_i_15/O
                         net (fo=1, routed)           1.480    11.905    u_control_unit/mem_inst_RoundKey/dout0_reg[4]_i_15_n_1
    SLICE_X36Y58         LUT6 (Prop_lut6_I1_O)        0.316    12.221 r  u_control_unit/mem_inst_RoundKey/dout0[4]_i_4/O
                         net (fo=2, routed)           0.000    12.221    u_control_unit/mem_inst_RoundKey/dout0[4]_i_4_n_1
    SLICE_X36Y58         MUXF7 (Prop_muxf7_I1_O)      0.217    12.438 r  u_control_unit/mem_inst_RoundKey/mem_reg[174][4]_i_3/O
                         net (fo=1, routed)           0.303    12.741    u_control_unit/mem_inst_RoundKey/mem_reg[174][4]_i_3_n_1
    SLICE_X36Y57         LUT6 (Prop_lut6_I5_O)        0.299    13.040 r  u_control_unit/mem_inst_RoundKey/mem[174][4]_i_1/O
                         net (fo=176, routed)         1.701    14.741    u_control_unit/mem_inst_RoundKey/mem[174][4]_i_1_n_1
    SLICE_X40Y75         FDRE                                         r  u_control_unit/mem_inst_RoundKey/mem_reg[171][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100M (IN)
                         net (fo=0)                   0.000    10.000    CLK100M
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100M_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100M_IBUF_BUFG_inst/O
                         net (fo=1967, routed)        1.501    14.924    u_control_unit/mem_inst_RoundKey/CLK100M_IBUF_BUFG
    SLICE_X40Y75         FDRE                                         r  u_control_unit/mem_inst_RoundKey/mem_reg[171][4]/C
                         clock pessimism              0.187    15.111    
                         clock uncertainty           -0.035    15.075    
    SLICE_X40Y75         FDRE (Setup_fdre_C_D)       -0.061    15.014    u_control_unit/mem_inst_RoundKey/mem_reg[171][4]
  -------------------------------------------------------------------
                         required time                         15.014    
                         arrival time                         -14.741    
  -------------------------------------------------------------------
                         slack                                  0.273    

Slack (MET) :             0.295ns  (required time - arrival time)
  Source:                 u_control_unit/tx_counter_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_control_unit/mem_inst_RoundKey/mem_reg[108][4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.304ns  (logic 1.995ns (21.441%)  route 7.309ns (78.559%))
  Logic Levels:           7  (LUT3=1 LUT6=4 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.307ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.925ns = ( 14.925 - 10.000 ) 
    Source Clock Delay      (SCD):    5.419ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100M (IN)
                         net (fo=0)                   0.000     0.000    CLK100M
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100M_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100M_IBUF_BUFG_inst/O
                         net (fo=1967, routed)        1.816     5.419    u_control_unit/CLK100M_IBUF_BUFG
    SLICE_X30Y48         FDCE                                         r  u_control_unit/tx_counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y48         FDCE (Prop_fdce_C_Q)         0.518     5.937 r  u_control_unit/tx_counter_reg[7]/Q
                         net (fo=7, routed)           0.846     6.783    u_control_unit/mem_inst_RoundKey/mem1_add_d_reg[7][7]
    SLICE_X29Y48         LUT6 (Prop_lut6_I0_O)        0.124     6.907 r  u_control_unit/mem_inst_RoundKey/mem1_add_d[1]_i_2/O
                         net (fo=13, routed)          0.487     7.394    u_control_unit/mem_inst_state/mem1_add_d_reg[1]
    SLICE_X28Y48         LUT3 (Prop_lut3_I2_O)        0.124     7.518 r  u_control_unit/mem_inst_state/mem1_add_d[7]_i_3/O
                         net (fo=81, routed)          0.756     8.274    u_control_unit/mem_inst_RoundKey/mem1_add_d_reg[5]
    SLICE_X26Y47         LUT6 (Prop_lut6_I0_O)        0.124     8.398 r  u_control_unit/mem_inst_RoundKey/mem[128][7]_i_3/O
                         net (fo=111, routed)         1.754    10.152    u_control_unit/mem_inst_RoundKey/tx_counter_reg[3]
    SLICE_X35Y75         MUXF8 (Prop_muxf8_S_O)       0.273    10.425 r  u_control_unit/mem_inst_RoundKey/dout0_reg[4]_i_15/O
                         net (fo=1, routed)           1.480    11.905    u_control_unit/mem_inst_RoundKey/dout0_reg[4]_i_15_n_1
    SLICE_X36Y58         LUT6 (Prop_lut6_I1_O)        0.316    12.221 r  u_control_unit/mem_inst_RoundKey/dout0[4]_i_4/O
                         net (fo=2, routed)           0.000    12.221    u_control_unit/mem_inst_RoundKey/dout0[4]_i_4_n_1
    SLICE_X36Y58         MUXF7 (Prop_muxf7_I1_O)      0.217    12.438 r  u_control_unit/mem_inst_RoundKey/mem_reg[174][4]_i_3/O
                         net (fo=1, routed)           0.303    12.741    u_control_unit/mem_inst_RoundKey/mem_reg[174][4]_i_3_n_1
    SLICE_X36Y57         LUT6 (Prop_lut6_I5_O)        0.299    13.040 r  u_control_unit/mem_inst_RoundKey/mem[174][4]_i_1/O
                         net (fo=176, routed)         1.683    14.723    u_control_unit/mem_inst_RoundKey/mem[174][4]_i_1_n_1
    SLICE_X36Y75         FDRE                                         r  u_control_unit/mem_inst_RoundKey/mem_reg[108][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100M (IN)
                         net (fo=0)                   0.000    10.000    CLK100M
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100M_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100M_IBUF_BUFG_inst/O
                         net (fo=1967, routed)        1.502    14.925    u_control_unit/mem_inst_RoundKey/CLK100M_IBUF_BUFG
    SLICE_X36Y75         FDRE                                         r  u_control_unit/mem_inst_RoundKey/mem_reg[108][4]/C
                         clock pessimism              0.187    15.112    
                         clock uncertainty           -0.035    15.076    
    SLICE_X36Y75         FDRE (Setup_fdre_C_D)       -0.058    15.018    u_control_unit/mem_inst_RoundKey/mem_reg[108][4]
  -------------------------------------------------------------------
                         required time                         15.018    
                         arrival time                         -14.723    
  -------------------------------------------------------------------
                         slack                                  0.295    

Slack (MET) :             0.297ns  (required time - arrival time)
  Source:                 u_control_unit/tx_counter_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_control_unit/mem_inst_RoundKey/mem_reg[164][4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.298ns  (logic 1.995ns (21.456%)  route 7.303ns (78.544%))
  Logic Levels:           7  (LUT3=1 LUT6=4 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.309ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.923ns = ( 14.923 - 10.000 ) 
    Source Clock Delay      (SCD):    5.419ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100M (IN)
                         net (fo=0)                   0.000     0.000    CLK100M
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100M_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100M_IBUF_BUFG_inst/O
                         net (fo=1967, routed)        1.816     5.419    u_control_unit/CLK100M_IBUF_BUFG
    SLICE_X30Y48         FDCE                                         r  u_control_unit/tx_counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y48         FDCE (Prop_fdce_C_Q)         0.518     5.937 r  u_control_unit/tx_counter_reg[7]/Q
                         net (fo=7, routed)           0.846     6.783    u_control_unit/mem_inst_RoundKey/mem1_add_d_reg[7][7]
    SLICE_X29Y48         LUT6 (Prop_lut6_I0_O)        0.124     6.907 r  u_control_unit/mem_inst_RoundKey/mem1_add_d[1]_i_2/O
                         net (fo=13, routed)          0.487     7.394    u_control_unit/mem_inst_state/mem1_add_d_reg[1]
    SLICE_X28Y48         LUT3 (Prop_lut3_I2_O)        0.124     7.518 r  u_control_unit/mem_inst_state/mem1_add_d[7]_i_3/O
                         net (fo=81, routed)          0.756     8.274    u_control_unit/mem_inst_RoundKey/mem1_add_d_reg[5]
    SLICE_X26Y47         LUT6 (Prop_lut6_I0_O)        0.124     8.398 r  u_control_unit/mem_inst_RoundKey/mem[128][7]_i_3/O
                         net (fo=111, routed)         1.754    10.152    u_control_unit/mem_inst_RoundKey/tx_counter_reg[3]
    SLICE_X35Y75         MUXF8 (Prop_muxf8_S_O)       0.273    10.425 r  u_control_unit/mem_inst_RoundKey/dout0_reg[4]_i_15/O
                         net (fo=1, routed)           1.480    11.905    u_control_unit/mem_inst_RoundKey/dout0_reg[4]_i_15_n_1
    SLICE_X36Y58         LUT6 (Prop_lut6_I1_O)        0.316    12.221 r  u_control_unit/mem_inst_RoundKey/dout0[4]_i_4/O
                         net (fo=2, routed)           0.000    12.221    u_control_unit/mem_inst_RoundKey/dout0[4]_i_4_n_1
    SLICE_X36Y58         MUXF7 (Prop_muxf7_I1_O)      0.217    12.438 r  u_control_unit/mem_inst_RoundKey/mem_reg[174][4]_i_3/O
                         net (fo=1, routed)           0.303    12.741    u_control_unit/mem_inst_RoundKey/mem_reg[174][4]_i_3_n_1
    SLICE_X36Y57         LUT6 (Prop_lut6_I5_O)        0.299    13.040 r  u_control_unit/mem_inst_RoundKey/mem[174][4]_i_1/O
                         net (fo=176, routed)         1.676    14.717    u_control_unit/mem_inst_RoundKey/mem[174][4]_i_1_n_1
    SLICE_X44Y73         FDRE                                         r  u_control_unit/mem_inst_RoundKey/mem_reg[164][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100M (IN)
                         net (fo=0)                   0.000    10.000    CLK100M
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100M_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100M_IBUF_BUFG_inst/O
                         net (fo=1967, routed)        1.500    14.923    u_control_unit/mem_inst_RoundKey/CLK100M_IBUF_BUFG
    SLICE_X44Y73         FDRE                                         r  u_control_unit/mem_inst_RoundKey/mem_reg[164][4]/C
                         clock pessimism              0.187    15.110    
                         clock uncertainty           -0.035    15.074    
    SLICE_X44Y73         FDRE (Setup_fdre_C_D)       -0.061    15.013    u_control_unit/mem_inst_RoundKey/mem_reg[164][4]
  -------------------------------------------------------------------
                         required time                         15.013    
                         arrival time                         -14.717    
  -------------------------------------------------------------------
                         slack                                  0.297    

Slack (MET) :             0.319ns  (required time - arrival time)
  Source:                 u_control_unit/tx_counter_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_control_unit/mem_inst_RoundKey/mem_reg[103][4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.295ns  (logic 1.995ns (21.463%)  route 7.300ns (78.537%))
  Logic Levels:           7  (LUT3=1 LUT6=4 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.304ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.928ns = ( 14.928 - 10.000 ) 
    Source Clock Delay      (SCD):    5.419ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100M (IN)
                         net (fo=0)                   0.000     0.000    CLK100M
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100M_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100M_IBUF_BUFG_inst/O
                         net (fo=1967, routed)        1.816     5.419    u_control_unit/CLK100M_IBUF_BUFG
    SLICE_X30Y48         FDCE                                         r  u_control_unit/tx_counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y48         FDCE (Prop_fdce_C_Q)         0.518     5.937 r  u_control_unit/tx_counter_reg[7]/Q
                         net (fo=7, routed)           0.846     6.783    u_control_unit/mem_inst_RoundKey/mem1_add_d_reg[7][7]
    SLICE_X29Y48         LUT6 (Prop_lut6_I0_O)        0.124     6.907 r  u_control_unit/mem_inst_RoundKey/mem1_add_d[1]_i_2/O
                         net (fo=13, routed)          0.487     7.394    u_control_unit/mem_inst_state/mem1_add_d_reg[1]
    SLICE_X28Y48         LUT3 (Prop_lut3_I2_O)        0.124     7.518 r  u_control_unit/mem_inst_state/mem1_add_d[7]_i_3/O
                         net (fo=81, routed)          0.756     8.274    u_control_unit/mem_inst_RoundKey/mem1_add_d_reg[5]
    SLICE_X26Y47         LUT6 (Prop_lut6_I0_O)        0.124     8.398 r  u_control_unit/mem_inst_RoundKey/mem[128][7]_i_3/O
                         net (fo=111, routed)         1.754    10.152    u_control_unit/mem_inst_RoundKey/tx_counter_reg[3]
    SLICE_X35Y75         MUXF8 (Prop_muxf8_S_O)       0.273    10.425 r  u_control_unit/mem_inst_RoundKey/dout0_reg[4]_i_15/O
                         net (fo=1, routed)           1.480    11.905    u_control_unit/mem_inst_RoundKey/dout0_reg[4]_i_15_n_1
    SLICE_X36Y58         LUT6 (Prop_lut6_I1_O)        0.316    12.221 r  u_control_unit/mem_inst_RoundKey/dout0[4]_i_4/O
                         net (fo=2, routed)           0.000    12.221    u_control_unit/mem_inst_RoundKey/dout0[4]_i_4_n_1
    SLICE_X36Y58         MUXF7 (Prop_muxf7_I1_O)      0.217    12.438 r  u_control_unit/mem_inst_RoundKey/mem_reg[174][4]_i_3/O
                         net (fo=1, routed)           0.303    12.741    u_control_unit/mem_inst_RoundKey/mem_reg[174][4]_i_3_n_1
    SLICE_X36Y57         LUT6 (Prop_lut6_I5_O)        0.299    13.040 r  u_control_unit/mem_inst_RoundKey/mem[174][4]_i_1/O
                         net (fo=176, routed)         1.673    14.714    u_control_unit/mem_inst_RoundKey/mem[174][4]_i_1_n_1
    SLICE_X33Y73         FDRE                                         r  u_control_unit/mem_inst_RoundKey/mem_reg[103][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100M (IN)
                         net (fo=0)                   0.000    10.000    CLK100M
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100M_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100M_IBUF_BUFG_inst/O
                         net (fo=1967, routed)        1.505    14.928    u_control_unit/mem_inst_RoundKey/CLK100M_IBUF_BUFG
    SLICE_X33Y73         FDRE                                         r  u_control_unit/mem_inst_RoundKey/mem_reg[103][4]/C
                         clock pessimism              0.187    15.115    
                         clock uncertainty           -0.035    15.079    
    SLICE_X33Y73         FDRE (Setup_fdre_C_D)       -0.047    15.032    u_control_unit/mem_inst_RoundKey/mem_reg[103][4]
  -------------------------------------------------------------------
                         required time                         15.032    
                         arrival time                         -14.714    
  -------------------------------------------------------------------
                         slack                                  0.319    

Slack (MET) :             0.401ns  (required time - arrival time)
  Source:                 u_control_unit/tx_counter_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_control_unit/mem_inst_RoundKey/mem_reg[87][4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.204ns  (logic 1.995ns (21.676%)  route 7.209ns (78.324%))
  Logic Levels:           7  (LUT3=1 LUT6=4 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.302ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.930ns = ( 14.930 - 10.000 ) 
    Source Clock Delay      (SCD):    5.419ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100M (IN)
                         net (fo=0)                   0.000     0.000    CLK100M
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100M_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100M_IBUF_BUFG_inst/O
                         net (fo=1967, routed)        1.816     5.419    u_control_unit/CLK100M_IBUF_BUFG
    SLICE_X30Y48         FDCE                                         r  u_control_unit/tx_counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y48         FDCE (Prop_fdce_C_Q)         0.518     5.937 r  u_control_unit/tx_counter_reg[7]/Q
                         net (fo=7, routed)           0.846     6.783    u_control_unit/mem_inst_RoundKey/mem1_add_d_reg[7][7]
    SLICE_X29Y48         LUT6 (Prop_lut6_I0_O)        0.124     6.907 r  u_control_unit/mem_inst_RoundKey/mem1_add_d[1]_i_2/O
                         net (fo=13, routed)          0.487     7.394    u_control_unit/mem_inst_state/mem1_add_d_reg[1]
    SLICE_X28Y48         LUT3 (Prop_lut3_I2_O)        0.124     7.518 r  u_control_unit/mem_inst_state/mem1_add_d[7]_i_3/O
                         net (fo=81, routed)          0.756     8.274    u_control_unit/mem_inst_RoundKey/mem1_add_d_reg[5]
    SLICE_X26Y47         LUT6 (Prop_lut6_I0_O)        0.124     8.398 r  u_control_unit/mem_inst_RoundKey/mem[128][7]_i_3/O
                         net (fo=111, routed)         1.754    10.152    u_control_unit/mem_inst_RoundKey/tx_counter_reg[3]
    SLICE_X35Y75         MUXF8 (Prop_muxf8_S_O)       0.273    10.425 r  u_control_unit/mem_inst_RoundKey/dout0_reg[4]_i_15/O
                         net (fo=1, routed)           1.480    11.905    u_control_unit/mem_inst_RoundKey/dout0_reg[4]_i_15_n_1
    SLICE_X36Y58         LUT6 (Prop_lut6_I1_O)        0.316    12.221 r  u_control_unit/mem_inst_RoundKey/dout0[4]_i_4/O
                         net (fo=2, routed)           0.000    12.221    u_control_unit/mem_inst_RoundKey/dout0[4]_i_4_n_1
    SLICE_X36Y58         MUXF7 (Prop_muxf7_I1_O)      0.217    12.438 r  u_control_unit/mem_inst_RoundKey/mem_reg[174][4]_i_3/O
                         net (fo=1, routed)           0.303    12.741    u_control_unit/mem_inst_RoundKey/mem_reg[174][4]_i_3_n_1
    SLICE_X36Y57         LUT6 (Prop_lut6_I5_O)        0.299    13.040 r  u_control_unit/mem_inst_RoundKey/mem[174][4]_i_1/O
                         net (fo=176, routed)         1.582    14.623    u_control_unit/mem_inst_RoundKey/mem[174][4]_i_1_n_1
    SLICE_X43Y67         FDRE                                         r  u_control_unit/mem_inst_RoundKey/mem_reg[87][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100M (IN)
                         net (fo=0)                   0.000    10.000    CLK100M
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100M_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100M_IBUF_BUFG_inst/O
                         net (fo=1967, routed)        1.507    14.930    u_control_unit/mem_inst_RoundKey/CLK100M_IBUF_BUFG
    SLICE_X43Y67         FDRE                                         r  u_control_unit/mem_inst_RoundKey/mem_reg[87][4]/C
                         clock pessimism              0.187    15.117    
                         clock uncertainty           -0.035    15.081    
    SLICE_X43Y67         FDRE (Setup_fdre_C_D)       -0.058    15.023    u_control_unit/mem_inst_RoundKey/mem_reg[87][4]
  -------------------------------------------------------------------
                         required time                         15.023    
                         arrival time                         -14.623    
  -------------------------------------------------------------------
                         slack                                  0.401    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 AESL_inst_Cipher/grp_InvMixColumns_fu_173/b_reg_742_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AESL_inst_Cipher/grp_InvMixColumns_fu_173/xor_ln362_7_reg_803_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.249ns  (logic 0.186ns (74.661%)  route 0.063ns (25.339%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.077ns
    Source Clock Delay      (SCD):    1.557ns
    Clock Pessimism Removal (CPR):    0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100M (IN)
                         net (fo=0)                   0.000     0.000    CLK100M
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100M_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100M_IBUF_BUFG_inst/O
                         net (fo=1967, routed)        0.637     1.557    AESL_inst_Cipher/grp_InvMixColumns_fu_173/CLK100M_IBUF_BUFG
    SLICE_X28Y42         FDRE                                         r  AESL_inst_Cipher/grp_InvMixColumns_fu_173/b_reg_742_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y42         FDRE (Prop_fdre_C_Q)         0.141     1.698 r  AESL_inst_Cipher/grp_InvMixColumns_fu_173/b_reg_742_reg[0]/Q
                         net (fo=3, routed)           0.063     1.761    AESL_inst_Cipher/grp_InvMixColumns_fu_173/b_reg_742_reg[3]_0[0]
    SLICE_X29Y42         LUT6 (Prop_lut6_I2_O)        0.045     1.806 r  AESL_inst_Cipher/grp_InvMixColumns_fu_173/xor_ln362_7_reg_803[0]_i_1/O
                         net (fo=1, routed)           0.000     1.806    AESL_inst_Cipher/grp_InvMixColumns_fu_173/xor_ln362_7_fu_696_p2[0]
    SLICE_X29Y42         FDRE                                         r  AESL_inst_Cipher/grp_InvMixColumns_fu_173/xor_ln362_7_reg_803_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100M (IN)
                         net (fo=0)                   0.000     0.000    CLK100M
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100M_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100M_IBUF_BUFG_inst/O
                         net (fo=1967, routed)        0.912     2.077    AESL_inst_Cipher/grp_InvMixColumns_fu_173/CLK100M_IBUF_BUFG
    SLICE_X29Y42         FDRE                                         r  AESL_inst_Cipher/grp_InvMixColumns_fu_173/xor_ln362_7_reg_803_reg[0]/C
                         clock pessimism             -0.507     1.570    
    SLICE_X29Y42         FDRE (Hold_fdre_C_D)         0.092     1.662    AESL_inst_Cipher/grp_InvMixColumns_fu_173/xor_ln362_7_reg_803_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.662    
                         arrival time                           1.806    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 AESL_inst_Cipher/grp_InvMixColumns_fu_173/xor_ln302_3_reg_780_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AESL_inst_Cipher/grp_InvMixColumns_fu_173/xor_ln359_9_reg_788_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.186ns (73.765%)  route 0.066ns (26.235%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.077ns
    Source Clock Delay      (SCD):    1.557ns
    Clock Pessimism Removal (CPR):    0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100M (IN)
                         net (fo=0)                   0.000     0.000    CLK100M
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100M_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100M_IBUF_BUFG_inst/O
                         net (fo=1967, routed)        0.637     1.557    AESL_inst_Cipher/grp_InvMixColumns_fu_173/CLK100M_IBUF_BUFG
    SLICE_X28Y41         FDRE                                         r  AESL_inst_Cipher/grp_InvMixColumns_fu_173/xor_ln302_3_reg_780_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y41         FDRE (Prop_fdre_C_Q)         0.141     1.698 r  AESL_inst_Cipher/grp_InvMixColumns_fu_173/xor_ln302_3_reg_780_reg[1]/Q
                         net (fo=3, routed)           0.066     1.764    AESL_inst_Cipher/grp_InvMixColumns_fu_173/xor_ln302_3_reg_780[1]
    SLICE_X29Y41         LUT6 (Prop_lut6_I4_O)        0.045     1.809 r  AESL_inst_Cipher/grp_InvMixColumns_fu_173/xor_ln359_9_reg_788[1]_i_1/O
                         net (fo=1, routed)           0.000     1.809    AESL_inst_Cipher/grp_InvMixColumns_fu_173/xor_ln359_9_fu_542_p2[1]
    SLICE_X29Y41         FDRE                                         r  AESL_inst_Cipher/grp_InvMixColumns_fu_173/xor_ln359_9_reg_788_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100M (IN)
                         net (fo=0)                   0.000     0.000    CLK100M
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100M_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100M_IBUF_BUFG_inst/O
                         net (fo=1967, routed)        0.912     2.077    AESL_inst_Cipher/grp_InvMixColumns_fu_173/CLK100M_IBUF_BUFG
    SLICE_X29Y41         FDRE                                         r  AESL_inst_Cipher/grp_InvMixColumns_fu_173/xor_ln359_9_reg_788_reg[1]/C
                         clock pessimism             -0.507     1.570    
    SLICE_X29Y41         FDRE (Hold_fdre_C_D)         0.091     1.661    AESL_inst_Cipher/grp_InvMixColumns_fu_173/xor_ln359_9_reg_788_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.661    
                         arrival time                           1.809    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 AESL_inst_Cipher/round_reg_337_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AESL_inst_Cipher/round_0_reg_161_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.141ns (54.733%)  route 0.117ns (45.267%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.081ns
    Source Clock Delay      (SCD):    1.561ns
    Clock Pessimism Removal (CPR):    0.483ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100M (IN)
                         net (fo=0)                   0.000     0.000    CLK100M
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100M_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100M_IBUF_BUFG_inst/O
                         net (fo=1967, routed)        0.641     1.561    AESL_inst_Cipher/CLK100M_IBUF_BUFG
    SLICE_X23Y47         FDRE                                         r  AESL_inst_Cipher/round_reg_337_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y47         FDRE (Prop_fdre_C_Q)         0.141     1.702 r  AESL_inst_Cipher/round_reg_337_reg[2]/Q
                         net (fo=1, routed)           0.117     1.819    AESL_inst_Cipher/round_reg_337[2]
    SLICE_X24Y47         FDRE                                         r  AESL_inst_Cipher/round_0_reg_161_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100M (IN)
                         net (fo=0)                   0.000     0.000    CLK100M
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100M_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100M_IBUF_BUFG_inst/O
                         net (fo=1967, routed)        0.916     2.081    AESL_inst_Cipher/CLK100M_IBUF_BUFG
    SLICE_X24Y47         FDRE                                         r  AESL_inst_Cipher/round_0_reg_161_reg[2]/C
                         clock pessimism             -0.483     1.598    
    SLICE_X24Y47         FDRE (Hold_fdre_C_D)         0.070     1.668    AESL_inst_Cipher/round_0_reg_161_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.668    
                         arrival time                           1.819    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 u_uart_wrapper/u_uart/uart_clk_cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_uart_wrapper/u_uart/uart_clk_cnt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.186ns (72.832%)  route 0.069ns (27.168%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.069ns
    Source Clock Delay      (SCD):    1.550ns
    Clock Pessimism Removal (CPR):    0.506ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100M (IN)
                         net (fo=0)                   0.000     0.000    CLK100M
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100M_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100M_IBUF_BUFG_inst/O
                         net (fo=1967, routed)        0.630     1.550    u_uart_wrapper/u_uart/CLK
    SLICE_X53Y46         FDRE                                         r  u_uart_wrapper/u_uart/uart_clk_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y46         FDRE (Prop_fdre_C_Q)         0.141     1.691 f  u_uart_wrapper/u_uart/uart_clk_cnt_reg[4]/Q
                         net (fo=6, routed)           0.069     1.760    u_uart_wrapper/u_uart/uart_clk_cnt_reg_n_1_[4]
    SLICE_X52Y46         LUT6 (Prop_lut6_I4_O)        0.045     1.805 r  u_uart_wrapper/u_uart/uart_clk_cnt[1]_i_1/O
                         net (fo=1, routed)           0.000     1.805    u_uart_wrapper/u_uart/uart_clk_cnt[1]
    SLICE_X52Y46         FDRE                                         r  u_uart_wrapper/u_uart/uart_clk_cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100M (IN)
                         net (fo=0)                   0.000     0.000    CLK100M
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100M_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100M_IBUF_BUFG_inst/O
                         net (fo=1967, routed)        0.904     2.069    u_uart_wrapper/u_uart/CLK
    SLICE_X52Y46         FDRE                                         r  u_uart_wrapper/u_uart/uart_clk_cnt_reg[1]/C
                         clock pessimism             -0.506     1.563    
    SLICE_X52Y46         FDRE (Hold_fdre_C_D)         0.091     1.654    u_uart_wrapper/u_uart/uart_clk_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.654    
                         arrival time                           1.805    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 AESL_inst_Cipher/round_0_reg_161_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AESL_inst_Cipher/zext_ln451_reg_332_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.141ns (51.794%)  route 0.131ns (48.206%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.082ns
    Source Clock Delay      (SCD):    1.560ns
    Clock Pessimism Removal (CPR):    0.483ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100M (IN)
                         net (fo=0)                   0.000     0.000    CLK100M
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100M_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100M_IBUF_BUFG_inst/O
                         net (fo=1967, routed)        0.640     1.560    AESL_inst_Cipher/CLK100M_IBUF_BUFG
    SLICE_X24Y47         FDSE                                         r  AESL_inst_Cipher/round_0_reg_161_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y47         FDSE (Prop_fdse_C_Q)         0.141     1.701 r  AESL_inst_Cipher/round_0_reg_161_reg[3]/Q
                         net (fo=4, routed)           0.131     1.832    AESL_inst_Cipher/round_0_reg_161[3]
    SLICE_X23Y47         FDRE                                         r  AESL_inst_Cipher/zext_ln451_reg_332_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100M (IN)
                         net (fo=0)                   0.000     0.000    CLK100M
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100M_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100M_IBUF_BUFG_inst/O
                         net (fo=1967, routed)        0.917     2.082    AESL_inst_Cipher/CLK100M_IBUF_BUFG
    SLICE_X23Y47         FDRE                                         r  AESL_inst_Cipher/zext_ln451_reg_332_reg[3]/C
                         clock pessimism             -0.483     1.599    
    SLICE_X23Y47         FDRE (Hold_fdre_C_D)         0.078     1.677    AESL_inst_Cipher/zext_ln451_reg_332_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.677    
                         arrival time                           1.832    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 u_uart_wrapper/u_uart/uart_tx_i/tx_clk_en_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_uart_wrapper/u_uart/uart_tx_i/FSM_onehot_tx_pstate_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.186ns (70.114%)  route 0.079ns (29.886%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.076ns
    Source Clock Delay      (SCD):    1.557ns
    Clock Pessimism Removal (CPR):    0.506ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100M (IN)
                         net (fo=0)                   0.000     0.000    CLK100M
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100M_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100M_IBUF_BUFG_inst/O
                         net (fo=1967, routed)        0.637     1.557    u_uart_wrapper/u_uart/uart_tx_i/CLK
    SLICE_X37Y45         FDRE                                         r  u_uart_wrapper/u_uart/uart_tx_i/tx_clk_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y45         FDRE (Prop_fdre_C_Q)         0.141     1.698 r  u_uart_wrapper/u_uart/uart_tx_i/tx_clk_en_reg/Q
                         net (fo=8, routed)           0.079     1.777    u_uart_wrapper/u_uart/uart_tx_i/tx_clk_en
    SLICE_X36Y45         LUT5 (Prop_lut5_I3_O)        0.045     1.822 r  u_uart_wrapper/u_uart/uart_tx_i/FSM_onehot_tx_pstate[4]_i_1/O
                         net (fo=1, routed)           0.000     1.822    u_uart_wrapper/u_uart/uart_tx_i/FSM_onehot_tx_pstate[4]_i_1_n_1
    SLICE_X36Y45         FDRE                                         r  u_uart_wrapper/u_uart/uart_tx_i/FSM_onehot_tx_pstate_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100M (IN)
                         net (fo=0)                   0.000     0.000    CLK100M
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100M_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100M_IBUF_BUFG_inst/O
                         net (fo=1967, routed)        0.911     2.076    u_uart_wrapper/u_uart/uart_tx_i/CLK
    SLICE_X36Y45         FDRE                                         r  u_uart_wrapper/u_uart/uart_tx_i/FSM_onehot_tx_pstate_reg[4]/C
                         clock pessimism             -0.506     1.570    
    SLICE_X36Y45         FDRE (Hold_fdre_C_D)         0.092     1.662    u_uart_wrapper/u_uart/uart_tx_i/FSM_onehot_tx_pstate_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.662    
                         arrival time                           1.822    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 u_uart_wrapper/u_uart/uart_rx_i/rx_clk_en_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_uart_wrapper/u_uart/uart_rx_i/FSM_onehot_rx_pstate_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.186ns (70.060%)  route 0.079ns (29.940%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.077ns
    Source Clock Delay      (SCD):    1.558ns
    Clock Pessimism Removal (CPR):    0.506ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100M (IN)
                         net (fo=0)                   0.000     0.000    CLK100M
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100M_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100M_IBUF_BUFG_inst/O
                         net (fo=1967, routed)        0.638     1.558    u_uart_wrapper/u_uart/uart_rx_i/CLK
    SLICE_X37Y47         FDRE                                         r  u_uart_wrapper/u_uart/uart_rx_i/rx_clk_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y47         FDRE (Prop_fdre_C_Q)         0.141     1.699 r  u_uart_wrapper/u_uart/uart_rx_i/rx_clk_en_reg/Q
                         net (fo=6, routed)           0.079     1.778    u_uart_wrapper/u_uart/uart_rx_i/rx_clk_en
    SLICE_X36Y47         LUT4 (Prop_lut4_I2_O)        0.045     1.823 r  u_uart_wrapper/u_uart/uart_rx_i/FSM_onehot_rx_pstate[0]_i_1/O
                         net (fo=1, routed)           0.000     1.823    u_uart_wrapper/u_uart/uart_rx_i/FSM_onehot_rx_pstate[0]_i_1_n_1
    SLICE_X36Y47         FDSE                                         r  u_uart_wrapper/u_uart/uart_rx_i/FSM_onehot_rx_pstate_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100M (IN)
                         net (fo=0)                   0.000     0.000    CLK100M
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100M_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100M_IBUF_BUFG_inst/O
                         net (fo=1967, routed)        0.912     2.077    u_uart_wrapper/u_uart/uart_rx_i/CLK
    SLICE_X36Y47         FDSE                                         r  u_uart_wrapper/u_uart/uart_rx_i/FSM_onehot_rx_pstate_reg[0]/C
                         clock pessimism             -0.506     1.571    
    SLICE_X36Y47         FDSE (Hold_fdse_C_D)         0.092     1.663    u_uart_wrapper/u_uart/uart_rx_i/FSM_onehot_rx_pstate_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.663    
                         arrival time                           1.823    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 AESL_inst_Cipher/grp_AddRoundKey_fu_179/ap_CS_fsm_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AESL_inst_Cipher/grp_AddRoundKey_fu_179/j_0_reg_81_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.186ns (69.467%)  route 0.082ns (30.533%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.082ns
    Source Clock Delay      (SCD):    1.561ns
    Clock Pessimism Removal (CPR):    0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100M (IN)
                         net (fo=0)                   0.000     0.000    CLK100M
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100M_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100M_IBUF_BUFG_inst/O
                         net (fo=1967, routed)        0.641     1.561    AESL_inst_Cipher/grp_AddRoundKey_fu_179/CLK100M_IBUF_BUFG
    SLICE_X21Y48         FDRE                                         r  AESL_inst_Cipher/grp_AddRoundKey_fu_179/ap_CS_fsm_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y48         FDRE (Prop_fdre_C_Q)         0.141     1.702 r  AESL_inst_Cipher/grp_AddRoundKey_fu_179/ap_CS_fsm_reg[3]/Q
                         net (fo=11, routed)          0.082     1.784    AESL_inst_Cipher/grp_AddRoundKey_fu_179/ap_CS_fsm_reg[3]_0[0]
    SLICE_X20Y48         LUT4 (Prop_lut4_I1_O)        0.045     1.829 r  AESL_inst_Cipher/grp_AddRoundKey_fu_179/j_0_reg_81[1]_i_1/O
                         net (fo=1, routed)           0.000     1.829    AESL_inst_Cipher/grp_AddRoundKey_fu_179/j_0_reg_81[1]_i_1_n_1
    SLICE_X20Y48         FDRE                                         r  AESL_inst_Cipher/grp_AddRoundKey_fu_179/j_0_reg_81_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100M (IN)
                         net (fo=0)                   0.000     0.000    CLK100M
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100M_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100M_IBUF_BUFG_inst/O
                         net (fo=1967, routed)        0.917     2.082    AESL_inst_Cipher/grp_AddRoundKey_fu_179/CLK100M_IBUF_BUFG
    SLICE_X20Y48         FDRE                                         r  AESL_inst_Cipher/grp_AddRoundKey_fu_179/j_0_reg_81_reg[1]/C
                         clock pessimism             -0.508     1.574    
    SLICE_X20Y48         FDRE (Hold_fdre_C_D)         0.092     1.666    AESL_inst_Cipher/grp_AddRoundKey_fu_179/j_0_reg_81_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.666    
                         arrival time                           1.829    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 u_uart_wrapper/tx_data_d_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_uart_wrapper/u_uart/uart_tx_i/tx_data_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.872%)  route 0.116ns (45.128%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.076ns
    Source Clock Delay      (SCD):    1.558ns
    Clock Pessimism Removal (CPR):    0.483ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100M (IN)
                         net (fo=0)                   0.000     0.000    CLK100M
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100M_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100M_IBUF_BUFG_inst/O
                         net (fo=1967, routed)        0.638     1.558    u_uart_wrapper/CLK
    SLICE_X32Y44         FDCE                                         r  u_uart_wrapper/tx_data_d_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y44         FDCE (Prop_fdce_C_Q)         0.141     1.699 r  u_uart_wrapper/tx_data_d_reg[0]/Q
                         net (fo=1, routed)           0.116     1.815    u_uart_wrapper/u_uart/uart_tx_i/DATA_IN[0]
    SLICE_X34Y45         FDRE                                         r  u_uart_wrapper/u_uart/uart_tx_i/tx_data_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100M (IN)
                         net (fo=0)                   0.000     0.000    CLK100M
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100M_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100M_IBUF_BUFG_inst/O
                         net (fo=1967, routed)        0.911     2.076    u_uart_wrapper/u_uart/uart_tx_i/CLK
    SLICE_X34Y45         FDRE                                         r  u_uart_wrapper/u_uart/uart_tx_i/tx_data_reg[0]/C
                         clock pessimism             -0.483     1.593    
    SLICE_X34Y45         FDRE (Hold_fdre_C_D)         0.059     1.652    u_uart_wrapper/u_uart/uart_tx_i/tx_data_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.652    
                         arrival time                           1.815    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 u_uart_wrapper/u_uart/uart_clk_en_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_uart_wrapper/u_uart/uart_rx_i/rx_ticks_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.420ns  (logic 0.141ns (33.558%)  route 0.279ns (66.442%))
  Logic Levels:           0  
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.076ns
    Source Clock Delay      (SCD):    1.550ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100M (IN)
                         net (fo=0)                   0.000     0.000    CLK100M
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100M_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100M_IBUF_BUFG_inst/O
                         net (fo=1967, routed)        0.630     1.550    u_uart_wrapper/u_uart/CLK
    SLICE_X52Y46         FDRE                                         r  u_uart_wrapper/u_uart/uart_clk_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y46         FDRE (Prop_fdre_C_Q)         0.141     1.691 r  u_uart_wrapper/u_uart/uart_clk_en_reg/Q
                         net (fo=10, routed)          0.279     1.970    u_uart_wrapper/u_uart/uart_rx_i/E[0]
    SLICE_X38Y47         FDRE                                         r  u_uart_wrapper/u_uart/uart_rx_i/rx_ticks_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100M (IN)
                         net (fo=0)                   0.000     0.000    CLK100M
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100M_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100M_IBUF_BUFG_inst/O
                         net (fo=1967, routed)        0.911     2.076    u_uart_wrapper/u_uart/uart_rx_i/CLK
    SLICE_X38Y47         FDRE                                         r  u_uart_wrapper/u_uart/uart_rx_i/rx_ticks_reg[0]/C
                         clock pessimism             -0.254     1.822    
    SLICE_X38Y47         FDRE (Hold_fdre_C_CE)       -0.016     1.806    u_uart_wrapper/u_uart/uart_rx_i/rx_ticks_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.806    
                         arrival time                           1.970    
  -------------------------------------------------------------------
                         slack                                  0.164    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100M }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y18    AESL_inst_Cipher/grp_InvSubBytes_fu_190/rsbox_U/InvSubBytes_rsbox_rom_U/q0_reg/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  CLK100M_IBUF_BUFG_inst/I
Min Period        n/a     FDSE/C              n/a            1.000         10.000      9.000      SLICE_X21Y47    AESL_inst_Cipher/ap_CS_fsm_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X20Y43    AESL_inst_Cipher/ap_CS_fsm_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X18Y43    AESL_inst_Cipher/ap_CS_fsm_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X18Y44    AESL_inst_Cipher/ap_CS_fsm_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X18Y43    AESL_inst_Cipher/ap_CS_fsm_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X19Y45    AESL_inst_Cipher/ap_CS_fsm_reg[14]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X18Y46    AESL_inst_Cipher/ap_CS_fsm_reg[15]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X18Y46    AESL_inst_Cipher/ap_CS_fsm_reg[16]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X36Y70    u_control_unit/mem_inst_RoundKey/mem_reg[109][1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X36Y70    u_control_unit/mem_inst_RoundKey/mem_reg[109][5]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X35Y70    u_control_unit/mem_inst_RoundKey/mem_reg[110][0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X35Y70    u_control_unit/mem_inst_RoundKey/mem_reg[110][1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X38Y71    u_control_unit/mem_inst_RoundKey/mem_reg[161][0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X38Y71    u_control_unit/mem_inst_RoundKey/mem_reg[161][2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X38Y71    u_control_unit/mem_inst_RoundKey/mem_reg[161][5]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X38Y71    u_control_unit/mem_inst_RoundKey/mem_reg[161][7]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X39Y71    u_control_unit/mem_inst_RoundKey/mem_reg[163][0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X39Y71    u_control_unit/mem_inst_RoundKey/mem_reg[163][2]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         5.000       4.500      SLICE_X21Y47    AESL_inst_Cipher/ap_CS_fsm_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X20Y43    AESL_inst_Cipher/ap_CS_fsm_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X24Y43    AESL_inst_Cipher/reg_227_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X24Y43    AESL_inst_Cipher/reg_227_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X23Y43    AESL_inst_Cipher/reg_227_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X21Y43    AESL_inst_Cipher/reg_227_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X23Y43    AESL_inst_Cipher/reg_227_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X24Y43    AESL_inst_Cipher/reg_227_reg[5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X21Y43    AESL_inst_Cipher/reg_227_reg[6]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X21Y43    AESL_inst_Cipher/reg_227_reg[7]/C



