# do memory5.do 
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module memory5
# 
# Top level modules:
# 	memory5
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module memory5_vlg_sample_tst
# -- Compiling module memory5_vlg_check_tst
# -- Compiling module memory5_vlg_vec_tst
# 
# Top level modules:
# 	memory5_vlg_vec_tst
# vsim -L cycloneiv_ver -L altera_ver -L altera_mf_ver -L 220model_ver -L sgate -c -voptargs=\"+acc\" -t 1ps -novopt work.memory5_vlg_vec_tst 
# Loading work.memory5_vlg_vec_tst
# Loading work.memory5
# Loading cycloneiv_ver.cycloneiv_io_obuf
# Loading cycloneiv_ver.cycloneiv_io_ibuf
# Loading cycloneiv_ver.cycloneiv_clkctrl
# Loading cycloneiv_ver.cycloneiv_mux41
# Loading cycloneiv_ver.cycloneiv_ena_reg
# Loading cycloneiv_ver.cycloneiv_ram_block
# Loading cycloneiv_ver.cycloneiv_ram_register
# Loading cycloneiv_ver.cycloneiv_ram_pulse_generator
# Loading work.memory5_vlg_sample_tst
# Loading work.memory5_vlg_check_tst
# Simulation passed !
# ** Note: $finish    : memory5.vwf.vt(283)
#    Time: 1 us  Iteration: 0  Instance: /memory5_vlg_vec_tst/tb_out
