// Seed: 2804010119
`define pp_5 0
module module_0 (
    input id_0,
    input id_1,
    input logic id_2,
    input id_3,
    output tri0 id_4
);
  assign id_4[1] = id_1;
endmodule
