Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Wed Dec 25 17:15:21 2019
| Host         : Andrea-K running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file TOP_timing_summary_routed.rpt -rpx TOP_timing_summary_routed.rpx -warn_on_violation
| Design       : TOP
| Device       : 7a35t-ftg256
| Speed File   : -1  PRODUCTION 1.20 2017-11-01
-----------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 107 register/latch pins with no clock driven by root clock pin: clk (HIGH)

 There are 472 register/latch pins with no clock driven by root clock pin: cmos_pclk (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: uut_VGA_disp/x_counter_reg[0]/Q (HIGH)

 There are 34 register/latch pins with no clock driven by root clock pin: uut_VGA_disp/x_counter_reg[10]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: uut_VGA_disp/x_counter_reg[1]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: uut_VGA_disp/x_counter_reg[2]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: uut_VGA_disp/x_counter_reg[3]/Q (HIGH)

 There are 34 register/latch pins with no clock driven by root clock pin: uut_VGA_disp/x_counter_reg[4]/Q (HIGH)

 There are 34 register/latch pins with no clock driven by root clock pin: uut_VGA_disp/x_counter_reg[5]/Q (HIGH)

 There are 34 register/latch pins with no clock driven by root clock pin: uut_VGA_disp/x_counter_reg[6]/Q (HIGH)

 There are 34 register/latch pins with no clock driven by root clock pin: uut_VGA_disp/x_counter_reg[7]/Q (HIGH)

 There are 34 register/latch pins with no clock driven by root clock pin: uut_VGA_disp/x_counter_reg[8]/Q (HIGH)

 There are 34 register/latch pins with no clock driven by root clock pin: uut_VGA_disp/x_counter_reg[9]/Q (HIGH)

 There are 34 register/latch pins with no clock driven by root clock pin: uut_VGA_disp/y_counter_reg[0]/Q (HIGH)

 There are 34 register/latch pins with no clock driven by root clock pin: uut_VGA_disp/y_counter_reg[10]/Q (HIGH)

 There are 34 register/latch pins with no clock driven by root clock pin: uut_VGA_disp/y_counter_reg[1]/Q (HIGH)

 There are 34 register/latch pins with no clock driven by root clock pin: uut_VGA_disp/y_counter_reg[2]/Q (HIGH)

 There are 34 register/latch pins with no clock driven by root clock pin: uut_VGA_disp/y_counter_reg[3]/Q (HIGH)

 There are 34 register/latch pins with no clock driven by root clock pin: uut_VGA_disp/y_counter_reg[4]/Q (HIGH)

 There are 34 register/latch pins with no clock driven by root clock pin: uut_VGA_disp/y_counter_reg[5]/Q (HIGH)

 There are 34 register/latch pins with no clock driven by root clock pin: uut_VGA_disp/y_counter_reg[6]/Q (HIGH)

 There are 34 register/latch pins with no clock driven by root clock pin: uut_VGA_disp/y_counter_reg[7]/Q (HIGH)

 There are 34 register/latch pins with no clock driven by root clock pin: uut_VGA_disp/y_counter_reg[8]/Q (HIGH)

 There are 34 register/latch pins with no clock driven by root clock pin: uut_VGA_disp/y_counter_reg[9]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: uut_ajxd/btnclk_reg/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: uut_seg/div_clk_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 2091 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 26 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 40 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     33.367        0.000                      0                  252        0.157        0.000                      0                  252        7.000        0.000                       0                   171  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)       Period(ns)      Frequency(MHz)
-----                 ------------       ----------      --------------
uut_clk/inst/clk_in1  {0.000 10.000}     20.000          50.000          
  clk_out1_clk_wiz_0  {0.000 20.827}     41.654          24.007          
  clk_out2_clk_wiz_0  {0.000 19.850}     39.699          25.189          
  clkfbout_clk_wiz_0  {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
uut_clk/inst/clk_in1                                                                                                                                                    7.000        0.000                       0                     1  
  clk_out1_clk_wiz_0                                                                                                                                                   39.499        0.000                       0                     2  
  clk_out2_clk_wiz_0       33.367        0.000                      0                  252        0.157        0.000                      0                  252       19.350        0.000                       0                   165  
  clkfbout_clk_wiz_0                                                                                                                                                   17.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  uut_clk/inst/clk_in1
  To Clock:  uut_clk/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         uut_clk/inst/clk_in1
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { uut_clk/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y0  uut_clk/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       20.000      80.000     MMCME2_ADV_X1Y0  uut_clk/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X1Y0  uut_clk/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X1Y0  uut_clk/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X1Y0  uut_clk/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X1Y0  uut_clk/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       39.499ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 20.827 }
Period(ns):         41.654
Sources:            { uut_clk/inst/mmcm_adv_inst/CLKOUT0 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            2.155         41.654      39.499     BUFGCTRL_X0Y0    uut_clk/inst/clkout1_buf/I
Min Period  n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         41.654      40.405     MMCME2_ADV_X1Y0  uut_clk/inst/mmcm_adv_inst/CLKOUT0
Max Period  n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       41.654      171.706    MMCME2_ADV_X1Y0  uut_clk/inst/mmcm_adv_inst/CLKOUT0



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0
  To Clock:  clk_out2_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       33.367ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.157ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.350ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             33.367ns  (required time - arrival time)
  Source:                 uut_blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@19.850ns period=39.699ns})
  Destination:            uut_strans/start_check_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@19.850ns period=39.699ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.699ns  (clk_out2_clk_wiz_0 rise@39.699ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.076ns  (logic 2.179ns (35.862%)  route 3.897ns (64.138%))
  Logic Levels:           5  (LUT2=1 LUT5=1 LUT6=2 RAMB36E1=1)
  Clock Path Skew:        -0.157ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.445ns = ( 41.145 - 39.699 ) 
    Source Clock Delay      (SCD):    1.610ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.577     1.577    uut_clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.333    -1.755 r  uut_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -0.094    uut_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     0.002 r  uut_clk/inst/clkout2_buf/O
                         net (fo=165, routed)         1.608     1.610    uut_blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB36_X1Y7          RAMB36E1                                     r  uut_blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y7          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      1.028     2.638 r  uut_blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CASCADEOUTB
                         net (fo=1, routed)           0.065     2.703    uut_blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/CASCADEINB
    RAMB36_X1Y8          RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     3.128 r  uut_blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/DOBDO[0]
                         net (fo=1, routed)           1.096     4.224    uut_blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/DOUTB[0]
    SLICE_X47Y40         LUT5 (Prop_lut5_I4_O)        0.124     4.348 r  uut_blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[0]_INST_0/O
                         net (fo=11, routed)          1.536     5.884    uut_strans/doutb[0]
    SLICE_X29Y36         LUT2 (Prop_lut2_I1_O)        0.152     6.036 r  uut_strans/LED_OBUF[10]_inst_i_1/O
                         net (fo=5, routed)           0.740     6.776    uut_strans/LED_OBUF[3]
    SLICE_X29Y36         LUT6 (Prop_lut6_I2_O)        0.326     7.102 r  uut_strans/start_check[7]_i_2/O
                         net (fo=1, routed)           0.460     7.562    uut_strans/start_check[7]_i_2_n_0
    SLICE_X29Y35         LUT6 (Prop_lut6_I2_O)        0.124     7.686 r  uut_strans/start_check[7]_i_1/O
                         net (fo=1, routed)           0.000     7.686    uut_strans/start_check[7]_i_1_n_0
    SLICE_X29Y35         FDCE                                         r  uut_strans/start_check_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     39.699    39.699 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    39.699 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.460    41.160    uut_clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.129    38.030 r  uut_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    39.611    uut_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    39.702 r  uut_clk/inst/clkout2_buf/O
                         net (fo=165, routed)         1.442    41.145    uut_strans/clk_out2
    SLICE_X29Y35         FDCE                                         r  uut_strans/start_check_reg[7]/C
                         clock pessimism              0.007    41.152    
                         clock uncertainty           -0.130    41.022    
    SLICE_X29Y35         FDCE (Setup_fdce_C_D)        0.031    41.053    uut_strans/start_check_reg[7]
  -------------------------------------------------------------------
                         required time                         41.053    
                         arrival time                          -7.686    
  -------------------------------------------------------------------
                         slack                                 33.367    

Slack (MET) :             33.888ns  (required time - arrival time)
  Source:                 uut_blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@19.850ns period=39.699ns})
  Destination:            uut_strans/end_check_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@19.850ns period=39.699ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.699ns  (clk_out2_clk_wiz_0 rise@39.699ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.557ns  (logic 1.949ns (35.074%)  route 3.608ns (64.926%))
  Logic Levels:           5  (LUT4=1 LUT5=2 LUT6=1 RAMB36E1=1)
  Clock Path Skew:        -0.155ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.447ns = ( 41.147 - 39.699 ) 
    Source Clock Delay      (SCD):    1.610ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.577     1.577    uut_clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.333    -1.755 r  uut_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -0.094    uut_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     0.002 r  uut_clk/inst/clkout2_buf/O
                         net (fo=165, routed)         1.608     1.610    uut_blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB36_X1Y7          RAMB36E1                                     r  uut_blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y7          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      1.028     2.638 r  uut_blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CASCADEOUTB
                         net (fo=1, routed)           0.065     2.703    uut_blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/CASCADEINB
    RAMB36_X1Y8          RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     3.128 r  uut_blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/DOBDO[0]
                         net (fo=1, routed)           1.096     4.224    uut_blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/DOUTB[0]
    SLICE_X47Y40         LUT5 (Prop_lut5_I4_O)        0.124     4.348 r  uut_blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[0]_INST_0/O
                         net (fo=11, routed)          1.210     5.558    uut_strans/doutb[0]
    SLICE_X28Y39         LUT6 (Prop_lut6_I4_O)        0.124     5.682 r  uut_strans/end_check[6]_i_2/O
                         net (fo=4, routed)           0.830     6.512    uut_strans/end_check[6]_i_2_n_0
    SLICE_X29Y38         LUT5 (Prop_lut5_I2_O)        0.124     6.636 r  uut_strans/end_check[9]_i_5/O
                         net (fo=2, routed)           0.407     7.043    uut_strans/end_check[9]_i_5_n_0
    SLICE_X29Y38         LUT4 (Prop_lut4_I1_O)        0.124     7.167 r  uut_strans/end_check[8]_i_1/O
                         net (fo=1, routed)           0.000     7.167    uut_strans/end_check[8]_i_1_n_0
    SLICE_X29Y38         FDCE                                         r  uut_strans/end_check_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     39.699    39.699 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    39.699 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.460    41.160    uut_clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.129    38.030 r  uut_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    39.611    uut_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    39.702 r  uut_clk/inst/clkout2_buf/O
                         net (fo=165, routed)         1.444    41.147    uut_strans/clk_out2
    SLICE_X29Y38         FDCE                                         r  uut_strans/end_check_reg[8]/C
                         clock pessimism              0.007    41.154    
                         clock uncertainty           -0.130    41.024    
    SLICE_X29Y38         FDCE (Setup_fdce_C_D)        0.031    41.055    uut_strans/end_check_reg[8]
  -------------------------------------------------------------------
                         required time                         41.055    
                         arrival time                          -7.167    
  -------------------------------------------------------------------
                         slack                                 33.888    

Slack (MET) :             33.937ns  (required time - arrival time)
  Source:                 uut_blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@19.850ns period=39.699ns})
  Destination:            uut_strans/end_check_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@19.850ns period=39.699ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.699ns  (clk_out2_clk_wiz_0 rise@39.699ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.552ns  (logic 1.944ns (35.015%)  route 3.608ns (64.985%))
  Logic Levels:           5  (LUT5=3 LUT6=1 RAMB36E1=1)
  Clock Path Skew:        -0.155ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.447ns = ( 41.147 - 39.699 ) 
    Source Clock Delay      (SCD):    1.610ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.577     1.577    uut_clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.333    -1.755 r  uut_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -0.094    uut_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     0.002 r  uut_clk/inst/clkout2_buf/O
                         net (fo=165, routed)         1.608     1.610    uut_blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB36_X1Y7          RAMB36E1                                     r  uut_blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y7          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      1.028     2.638 r  uut_blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CASCADEOUTB
                         net (fo=1, routed)           0.065     2.703    uut_blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/CASCADEINB
    RAMB36_X1Y8          RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     3.128 r  uut_blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/DOBDO[0]
                         net (fo=1, routed)           1.096     4.224    uut_blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/DOUTB[0]
    SLICE_X47Y40         LUT5 (Prop_lut5_I4_O)        0.124     4.348 r  uut_blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[0]_INST_0/O
                         net (fo=11, routed)          1.210     5.558    uut_strans/doutb[0]
    SLICE_X28Y39         LUT6 (Prop_lut6_I4_O)        0.124     5.682 r  uut_strans/end_check[6]_i_2/O
                         net (fo=4, routed)           0.830     6.512    uut_strans/end_check[6]_i_2_n_0
    SLICE_X29Y38         LUT5 (Prop_lut5_I2_O)        0.124     6.636 r  uut_strans/end_check[9]_i_5/O
                         net (fo=2, routed)           0.407     7.043    uut_strans/end_check[9]_i_5_n_0
    SLICE_X29Y38         LUT5 (Prop_lut5_I1_O)        0.119     7.162 r  uut_strans/end_check[9]_i_2/O
                         net (fo=1, routed)           0.000     7.162    uut_strans/end_check[9]_i_2_n_0
    SLICE_X29Y38         FDCE                                         r  uut_strans/end_check_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     39.699    39.699 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    39.699 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.460    41.160    uut_clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.129    38.030 r  uut_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    39.611    uut_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    39.702 r  uut_clk/inst/clkout2_buf/O
                         net (fo=165, routed)         1.444    41.147    uut_strans/clk_out2
    SLICE_X29Y38         FDCE                                         r  uut_strans/end_check_reg[9]/C
                         clock pessimism              0.007    41.154    
                         clock uncertainty           -0.130    41.024    
    SLICE_X29Y38         FDCE (Setup_fdce_C_D)        0.075    41.099    uut_strans/end_check_reg[9]
  -------------------------------------------------------------------
                         required time                         41.099    
                         arrival time                          -7.162    
  -------------------------------------------------------------------
                         slack                                 33.937    

Slack (MET) :             34.059ns  (required time - arrival time)
  Source:                 uut_blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@19.850ns period=39.699ns})
  Destination:            uut_strans/end_check_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@19.850ns period=39.699ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.699ns  (clk_out2_clk_wiz_0 rise@39.699ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.386ns  (logic 2.179ns (40.458%)  route 3.207ns (59.542%))
  Logic Levels:           5  (LUT2=1 LUT5=1 LUT6=2 RAMB36E1=1)
  Clock Path Skew:        -0.155ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.447ns = ( 41.147 - 39.699 ) 
    Source Clock Delay      (SCD):    1.610ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.577     1.577    uut_clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.333    -1.755 r  uut_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -0.094    uut_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     0.002 r  uut_clk/inst/clkout2_buf/O
                         net (fo=165, routed)         1.608     1.610    uut_blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB36_X1Y7          RAMB36E1                                     r  uut_blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y7          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      1.028     2.638 r  uut_blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CASCADEOUTB
                         net (fo=1, routed)           0.065     2.703    uut_blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/CASCADEINB
    RAMB36_X1Y8          RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     3.128 r  uut_blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/DOBDO[0]
                         net (fo=1, routed)           1.096     4.224    uut_blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/DOUTB[0]
    SLICE_X47Y40         LUT5 (Prop_lut5_I4_O)        0.124     4.348 r  uut_blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[0]_INST_0/O
                         net (fo=11, routed)          1.536     5.884    uut_strans/doutb[0]
    SLICE_X29Y36         LUT2 (Prop_lut2_I1_O)        0.152     6.036 r  uut_strans/LED_OBUF[10]_inst_i_1/O
                         net (fo=5, routed)           0.351     6.387    uut_strans/LED_OBUF[3]
    SLICE_X28Y38         LUT6 (Prop_lut6_I2_O)        0.326     6.713 r  uut_strans/end_check[7]_i_2/O
                         net (fo=1, routed)           0.159     6.872    uut_strans/end_check[7]_i_2_n_0
    SLICE_X28Y38         LUT6 (Prop_lut6_I2_O)        0.124     6.996 r  uut_strans/end_check[7]_i_1/O
                         net (fo=1, routed)           0.000     6.996    uut_strans/end_check[7]_i_1_n_0
    SLICE_X28Y38         FDCE                                         r  uut_strans/end_check_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     39.699    39.699 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    39.699 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.460    41.160    uut_clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.129    38.030 r  uut_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    39.611    uut_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    39.702 r  uut_clk/inst/clkout2_buf/O
                         net (fo=165, routed)         1.444    41.147    uut_strans/clk_out2
    SLICE_X28Y38         FDCE                                         r  uut_strans/end_check_reg[7]/C
                         clock pessimism              0.007    41.154    
                         clock uncertainty           -0.130    41.024    
    SLICE_X28Y38         FDCE (Setup_fdce_C_D)        0.031    41.055    uut_strans/end_check_reg[7]
  -------------------------------------------------------------------
                         required time                         41.055    
                         arrival time                          -6.996    
  -------------------------------------------------------------------
                         slack                                 34.059    

Slack (MET) :             34.155ns  (required time - arrival time)
  Source:                 uut_blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@19.850ns period=39.699ns})
  Destination:            uut_strans/start_check_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@19.850ns period=39.699ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.699ns  (clk_out2_clk_wiz_0 rise@39.699ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.289ns  (logic 1.949ns (36.852%)  route 3.340ns (63.148%))
  Logic Levels:           5  (LUT4=1 LUT5=2 LUT6=1 RAMB36E1=1)
  Clock Path Skew:        -0.157ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.445ns = ( 41.145 - 39.699 ) 
    Source Clock Delay      (SCD):    1.610ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.577     1.577    uut_clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.333    -1.755 r  uut_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -0.094    uut_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     0.002 r  uut_clk/inst/clkout2_buf/O
                         net (fo=165, routed)         1.608     1.610    uut_blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB36_X1Y7          RAMB36E1                                     r  uut_blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y7          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      1.028     2.638 r  uut_blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CASCADEOUTB
                         net (fo=1, routed)           0.065     2.703    uut_blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/CASCADEINB
    RAMB36_X1Y8          RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     3.128 r  uut_blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/DOBDO[0]
                         net (fo=1, routed)           1.096     4.224    uut_blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/DOUTB[0]
    SLICE_X47Y40         LUT5 (Prop_lut5_I4_O)        0.124     4.348 r  uut_blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[0]_INST_0/O
                         net (fo=11, routed)          1.146     5.494    uut_strans/doutb[0]
    SLICE_X28Y36         LUT6 (Prop_lut6_I4_O)        0.124     5.618 r  uut_strans/start_check[6]_i_2/O
                         net (fo=4, routed)           0.538     6.156    uut_strans/start_check[6]_i_2_n_0
    SLICE_X28Y35         LUT5 (Prop_lut5_I2_O)        0.124     6.280 r  uut_strans/start_check[9]_i_4/O
                         net (fo=2, routed)           0.495     6.775    uut_strans/start_check[9]_i_4_n_0
    SLICE_X29Y35         LUT4 (Prop_lut4_I1_O)        0.124     6.899 r  uut_strans/start_check[8]_i_1/O
                         net (fo=1, routed)           0.000     6.899    uut_strans/start_check[8]_i_1_n_0
    SLICE_X29Y35         FDCE                                         r  uut_strans/start_check_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     39.699    39.699 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    39.699 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.460    41.160    uut_clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.129    38.030 r  uut_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    39.611    uut_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    39.702 r  uut_clk/inst/clkout2_buf/O
                         net (fo=165, routed)         1.442    41.145    uut_strans/clk_out2
    SLICE_X29Y35         FDCE                                         r  uut_strans/start_check_reg[8]/C
                         clock pessimism              0.007    41.152    
                         clock uncertainty           -0.130    41.022    
    SLICE_X29Y35         FDCE (Setup_fdce_C_D)        0.032    41.054    uut_strans/start_check_reg[8]
  -------------------------------------------------------------------
                         required time                         41.054    
                         arrival time                          -6.899    
  -------------------------------------------------------------------
                         slack                                 34.155    

Slack (MET) :             34.173ns  (required time - arrival time)
  Source:                 uut_blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@19.850ns period=39.699ns})
  Destination:            uut_strans/start_check_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@19.850ns period=39.699ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.699ns  (clk_out2_clk_wiz_0 rise@39.699ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.314ns  (logic 1.974ns (37.149%)  route 3.340ns (62.851%))
  Logic Levels:           5  (LUT5=3 LUT6=1 RAMB36E1=1)
  Clock Path Skew:        -0.157ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.445ns = ( 41.145 - 39.699 ) 
    Source Clock Delay      (SCD):    1.610ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.577     1.577    uut_clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.333    -1.755 r  uut_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -0.094    uut_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     0.002 r  uut_clk/inst/clkout2_buf/O
                         net (fo=165, routed)         1.608     1.610    uut_blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB36_X1Y7          RAMB36E1                                     r  uut_blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y7          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      1.028     2.638 r  uut_blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CASCADEOUTB
                         net (fo=1, routed)           0.065     2.703    uut_blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/CASCADEINB
    RAMB36_X1Y8          RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     3.128 r  uut_blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/DOBDO[0]
                         net (fo=1, routed)           1.096     4.224    uut_blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/DOUTB[0]
    SLICE_X47Y40         LUT5 (Prop_lut5_I4_O)        0.124     4.348 r  uut_blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[0]_INST_0/O
                         net (fo=11, routed)          1.146     5.494    uut_strans/doutb[0]
    SLICE_X28Y36         LUT6 (Prop_lut6_I4_O)        0.124     5.618 r  uut_strans/start_check[6]_i_2/O
                         net (fo=4, routed)           0.538     6.156    uut_strans/start_check[6]_i_2_n_0
    SLICE_X28Y35         LUT5 (Prop_lut5_I2_O)        0.124     6.280 r  uut_strans/start_check[9]_i_4/O
                         net (fo=2, routed)           0.495     6.775    uut_strans/start_check[9]_i_4_n_0
    SLICE_X29Y35         LUT5 (Prop_lut5_I1_O)        0.149     6.924 r  uut_strans/start_check[9]_i_2/O
                         net (fo=1, routed)           0.000     6.924    uut_strans/start_check[9]_i_2_n_0
    SLICE_X29Y35         FDCE                                         r  uut_strans/start_check_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     39.699    39.699 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    39.699 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.460    41.160    uut_clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.129    38.030 r  uut_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    39.611    uut_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    39.702 r  uut_clk/inst/clkout2_buf/O
                         net (fo=165, routed)         1.442    41.145    uut_strans/clk_out2
    SLICE_X29Y35         FDCE                                         r  uut_strans/start_check_reg[9]/C
                         clock pessimism              0.007    41.152    
                         clock uncertainty           -0.130    41.022    
    SLICE_X29Y35         FDCE (Setup_fdce_C_D)        0.075    41.097    uut_strans/start_check_reg[9]
  -------------------------------------------------------------------
                         required time                         41.097    
                         arrival time                          -6.924    
  -------------------------------------------------------------------
                         slack                                 34.173    

Slack (MET) :             34.197ns  (required time - arrival time)
  Source:                 uut_blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@19.850ns period=39.699ns})
  Destination:            uut_strans/start_check_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@19.850ns period=39.699ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.699ns  (clk_out2_clk_wiz_0 rise@39.699ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.243ns  (logic 2.055ns (39.193%)  route 3.188ns (60.807%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=1 RAMB36E1=1)
  Clock Path Skew:        -0.157ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.445ns = ( 41.145 - 39.699 ) 
    Source Clock Delay      (SCD):    1.610ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.577     1.577    uut_clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.333    -1.755 r  uut_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -0.094    uut_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     0.002 r  uut_clk/inst/clkout2_buf/O
                         net (fo=165, routed)         1.608     1.610    uut_blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB36_X1Y7          RAMB36E1                                     r  uut_blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y7          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      1.028     2.638 r  uut_blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CASCADEOUTB
                         net (fo=1, routed)           0.065     2.703    uut_blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/CASCADEINB
    RAMB36_X1Y8          RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     3.128 r  uut_blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/DOBDO[0]
                         net (fo=1, routed)           1.096     4.224    uut_blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/DOUTB[0]
    SLICE_X47Y40         LUT5 (Prop_lut5_I4_O)        0.124     4.348 r  uut_blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[0]_INST_0/O
                         net (fo=11, routed)          1.536     5.884    uut_strans/doutb[0]
    SLICE_X29Y36         LUT2 (Prop_lut2_I1_O)        0.152     6.036 r  uut_strans/LED_OBUF[10]_inst_i_1/O
                         net (fo=5, routed)           0.491     6.527    uut_strans/LED_OBUF[3]
    SLICE_X28Y36         LUT6 (Prop_lut6_I1_O)        0.326     6.853 r  uut_strans/start_check[2]_i_1/O
                         net (fo=1, routed)           0.000     6.853    uut_strans/start_check[2]_i_1_n_0
    SLICE_X28Y36         FDCE                                         r  uut_strans/start_check_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     39.699    39.699 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    39.699 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.460    41.160    uut_clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.129    38.030 r  uut_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    39.611    uut_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    39.702 r  uut_clk/inst/clkout2_buf/O
                         net (fo=165, routed)         1.442    41.145    uut_strans/clk_out2
    SLICE_X28Y36         FDCE                                         r  uut_strans/start_check_reg[2]/C
                         clock pessimism              0.007    41.152    
                         clock uncertainty           -0.130    41.022    
    SLICE_X28Y36         FDCE (Setup_fdce_C_D)        0.029    41.051    uut_strans/start_check_reg[2]
  -------------------------------------------------------------------
                         required time                         41.051    
                         arrival time                          -6.853    
  -------------------------------------------------------------------
                         slack                                 34.197    

Slack (MET) :             34.248ns  (required time - arrival time)
  Source:                 uut_VGA_disp/x_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@19.850ns period=39.699ns})
  Destination:            p_1_out/B[7]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@19.850ns period=39.699ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.699ns  (clk_out2_clk_wiz_0 rise@39.699ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.930ns  (logic 0.828ns (16.796%)  route 4.102ns (83.204%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.545ns = ( 41.244 - 39.699 ) 
    Source Clock Delay      (SCD):    1.565ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.577     1.577    uut_clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.333    -1.755 r  uut_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -0.094    uut_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     0.002 r  uut_clk/inst/clkout2_buf/O
                         net (fo=165, routed)         1.563     1.565    uut_VGA_disp/clk_out2
    SLICE_X32Y40         FDRE                                         r  uut_VGA_disp/x_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y40         FDRE (Prop_fdre_C_Q)         0.456     2.021 f  uut_VGA_disp/x_counter_reg[2]/Q
                         net (fo=15, routed)          1.186     3.207    uut_VGA_disp/x_counter_reg_n_0_[2]
    SLICE_X32Y40         LUT4 (Prop_lut4_I2_O)        0.124     3.331 r  uut_VGA_disp/x_counter[10]_i_6/O
                         net (fo=1, routed)           0.492     3.823    uut_VGA_disp/x_counter[10]_i_6_n_0
    SLICE_X33Y40         LUT5 (Prop_lut5_I4_O)        0.124     3.947 f  uut_VGA_disp/x_counter[10]_i_3/O
                         net (fo=22, routed)          1.346     5.294    uut_VGA_disp/x_counter[10]_i_1_n_0
    SLICE_X31Y42         LUT4 (Prop_lut4_I3_O)        0.124     5.418 r  uut_VGA_disp/p_1_out_i_4/O
                         net (fo=2, routed)           1.077     6.495    x_counter[7]
    DSP48_X0Y19          DSP48E1                                      r  p_1_out/B[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     39.699    39.699 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    39.699 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.460    41.160    uut_clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.129    38.030 r  uut_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    39.611    uut_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    39.702 r  uut_clk/inst/clkout2_buf/O
                         net (fo=165, routed)         1.542    41.244    clk_vga
    DSP48_X0Y19          DSP48E1                                      r  p_1_out/CLK
                         clock pessimism              0.079    41.323    
                         clock uncertainty           -0.130    41.193    
    DSP48_X0Y19          DSP48E1 (Setup_dsp48e1_CLK_B[7])
                                                     -0.450    40.743    p_1_out
  -------------------------------------------------------------------
                         required time                         40.743    
                         arrival time                          -6.495    
  -------------------------------------------------------------------
                         slack                                 34.248    

Slack (MET) :             34.326ns  (required time - arrival time)
  Source:                 uut_VGA_disp/x_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@19.850ns period=39.699ns})
  Destination:            p_1_out/B[6]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@19.850ns period=39.699ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.699ns  (clk_out2_clk_wiz_0 rise@39.699ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.852ns  (logic 0.828ns (17.066%)  route 4.024ns (82.934%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.545ns = ( 41.244 - 39.699 ) 
    Source Clock Delay      (SCD):    1.565ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.577     1.577    uut_clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.333    -1.755 r  uut_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -0.094    uut_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     0.002 r  uut_clk/inst/clkout2_buf/O
                         net (fo=165, routed)         1.563     1.565    uut_VGA_disp/clk_out2
    SLICE_X32Y40         FDRE                                         r  uut_VGA_disp/x_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y40         FDRE (Prop_fdre_C_Q)         0.456     2.021 f  uut_VGA_disp/x_counter_reg[2]/Q
                         net (fo=15, routed)          1.186     3.207    uut_VGA_disp/x_counter_reg_n_0_[2]
    SLICE_X32Y40         LUT4 (Prop_lut4_I2_O)        0.124     3.331 r  uut_VGA_disp/x_counter[10]_i_6/O
                         net (fo=1, routed)           0.492     3.823    uut_VGA_disp/x_counter[10]_i_6_n_0
    SLICE_X33Y40         LUT5 (Prop_lut5_I4_O)        0.124     3.947 f  uut_VGA_disp/x_counter[10]_i_3/O
                         net (fo=22, routed)          1.348     5.296    uut_VGA_disp/x_counter[10]_i_1_n_0
    SLICE_X31Y42         LUT3 (Prop_lut3_I2_O)        0.124     5.420 r  uut_VGA_disp/p_1_out_i_5/O
                         net (fo=2, routed)           0.997     6.417    x_counter[6]
    DSP48_X0Y19          DSP48E1                                      r  p_1_out/B[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     39.699    39.699 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    39.699 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.460    41.160    uut_clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.129    38.030 r  uut_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    39.611    uut_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    39.702 r  uut_clk/inst/clkout2_buf/O
                         net (fo=165, routed)         1.542    41.244    clk_vga
    DSP48_X0Y19          DSP48E1                                      r  p_1_out/CLK
                         clock pessimism              0.079    41.323    
                         clock uncertainty           -0.130    41.193    
    DSP48_X0Y19          DSP48E1 (Setup_dsp48e1_CLK_B[6])
                                                     -0.450    40.743    p_1_out
  -------------------------------------------------------------------
                         required time                         40.743    
                         arrival time                          -6.417    
  -------------------------------------------------------------------
                         slack                                 34.326    

Slack (MET) :             34.338ns  (required time - arrival time)
  Source:                 uut_blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@19.850ns period=39.699ns})
  Destination:            uut_strans/end_check_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@19.850ns period=39.699ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.699ns  (clk_out2_clk_wiz_0 rise@39.699ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.104ns  (logic 2.055ns (40.261%)  route 3.049ns (59.739%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=1 RAMB36E1=1)
  Clock Path Skew:        -0.156ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.446ns = ( 41.146 - 39.699 ) 
    Source Clock Delay      (SCD):    1.610ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.577     1.577    uut_clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.333    -1.755 r  uut_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -0.094    uut_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     0.002 r  uut_clk/inst/clkout2_buf/O
                         net (fo=165, routed)         1.608     1.610    uut_blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB36_X1Y7          RAMB36E1                                     r  uut_blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y7          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      1.028     2.638 r  uut_blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CASCADEOUTB
                         net (fo=1, routed)           0.065     2.703    uut_blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/CASCADEINB
    RAMB36_X1Y8          RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     3.128 r  uut_blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/DOBDO[0]
                         net (fo=1, routed)           1.096     4.224    uut_blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/DOUTB[0]
    SLICE_X47Y40         LUT5 (Prop_lut5_I4_O)        0.124     4.348 r  uut_blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[0]_INST_0/O
                         net (fo=11, routed)          1.536     5.884    uut_strans/doutb[0]
    SLICE_X29Y36         LUT2 (Prop_lut2_I1_O)        0.152     6.036 r  uut_strans/LED_OBUF[10]_inst_i_1/O
                         net (fo=5, routed)           0.352     6.388    uut_strans/LED_OBUF[3]
    SLICE_X28Y37         LUT6 (Prop_lut6_I1_O)        0.326     6.714 r  uut_strans/end_check[2]_i_1/O
                         net (fo=1, routed)           0.000     6.714    uut_strans/end_check[2]_i_1_n_0
    SLICE_X28Y37         FDCE                                         r  uut_strans/end_check_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     39.699    39.699 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    39.699 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.460    41.160    uut_clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.129    38.030 r  uut_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    39.611    uut_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    39.702 r  uut_clk/inst/clkout2_buf/O
                         net (fo=165, routed)         1.443    41.146    uut_strans/clk_out2
    SLICE_X28Y37         FDCE                                         r  uut_strans/end_check_reg[2]/C
                         clock pessimism              0.007    41.153    
                         clock uncertainty           -0.130    41.023    
    SLICE_X28Y37         FDCE (Setup_fdce_C_D)        0.029    41.052    uut_strans/end_check_reg[2]
  -------------------------------------------------------------------
                         required time                         41.052    
                         arrival time                          -6.714    
  -------------------------------------------------------------------
                         slack                                 34.338    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 uut_strans/count_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@19.850ns period=39.699ns})
  Destination:            uut_strans/counter_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@19.850ns period=39.699ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.141ns (55.264%)  route 0.114ns (44.736%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.856ns
    Source Clock Delay      (SCD):    0.587ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.551     0.551    uut_clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.061    -0.510 r  uut_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -0.024    uut_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  uut_clk/inst/clkout2_buf/O
                         net (fo=165, routed)         0.585     0.587    uut_strans/clk_out2
    SLICE_X7Y30          FDCE                                         r  uut_strans/count_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y30          FDCE (Prop_fdce_C_Q)         0.141     0.728 r  uut_strans/count_reg[17]/Q
                         net (fo=3, routed)           0.114     0.842    uut_strans/count[17]
    SLICE_X6Y30          FDCE                                         r  uut_strans/counter_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.819     0.819    uut_clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.375    -0.557 r  uut_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -0.027    uut_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  uut_clk/inst/clkout2_buf/O
                         net (fo=165, routed)         0.854     0.856    uut_strans/clk_out2
    SLICE_X6Y30          FDCE                                         r  uut_strans/counter_reg[17]/C
                         clock pessimism             -0.256     0.600    
    SLICE_X6Y30          FDCE (Hold_fdce_C_D)         0.085     0.685    uut_strans/counter_reg[17]
  -------------------------------------------------------------------
                         required time                         -0.685    
                         arrival time                           0.842    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 uut_strans/count_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@19.850ns period=39.699ns})
  Destination:            uut_strans/counter_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@19.850ns period=39.699ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.141ns (53.787%)  route 0.121ns (46.213%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.855ns
    Source Clock Delay      (SCD):    0.586ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.551     0.551    uut_clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.061    -0.510 r  uut_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -0.024    uut_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  uut_clk/inst/clkout2_buf/O
                         net (fo=165, routed)         0.584     0.586    uut_strans/clk_out2
    SLICE_X7Y29          FDCE                                         r  uut_strans/count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y29          FDCE (Prop_fdce_C_Q)         0.141     0.727 r  uut_strans/count_reg[11]/Q
                         net (fo=3, routed)           0.121     0.848    uut_strans/count[11]
    SLICE_X5Y29          FDCE                                         r  uut_strans/counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.819     0.819    uut_clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.375    -0.557 r  uut_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -0.027    uut_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  uut_clk/inst/clkout2_buf/O
                         net (fo=165, routed)         0.853     0.855    uut_strans/clk_out2
    SLICE_X5Y29          FDCE                                         r  uut_strans/counter_reg[11]/C
                         clock pessimism             -0.255     0.600    
    SLICE_X5Y29          FDCE (Hold_fdce_C_D)         0.066     0.666    uut_strans/counter_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.666    
                         arrival time                           0.848    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 uut_strans/count_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@19.850ns period=39.699ns})
  Destination:            uut_strans/counter_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@19.850ns period=39.699ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.141ns (49.242%)  route 0.145ns (50.758%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.856ns
    Source Clock Delay      (SCD):    0.587ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.551     0.551    uut_clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.061    -0.510 r  uut_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -0.024    uut_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  uut_clk/inst/clkout2_buf/O
                         net (fo=165, routed)         0.585     0.587    uut_strans/clk_out2
    SLICE_X7Y30          FDCE                                         r  uut_strans/count_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y30          FDCE (Prop_fdce_C_Q)         0.141     0.728 r  uut_strans/count_reg[19]/Q
                         net (fo=3, routed)           0.145     0.873    uut_strans/count[19]
    SLICE_X6Y30          FDCE                                         r  uut_strans/counter_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.819     0.819    uut_clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.375    -0.557 r  uut_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -0.027    uut_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  uut_clk/inst/clkout2_buf/O
                         net (fo=165, routed)         0.854     0.856    uut_strans/clk_out2
    SLICE_X6Y30          FDCE                                         r  uut_strans/counter_reg[19]/C
                         clock pessimism             -0.256     0.600    
    SLICE_X6Y30          FDCE (Hold_fdce_C_D)         0.084     0.684    uut_strans/counter_reg[19]
  -------------------------------------------------------------------
                         required time                         -0.684    
                         arrival time                           0.873    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 uut_strans/end_check_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@19.850ns period=39.699ns})
  Destination:            uut_strans/end_check_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@19.850ns period=39.699ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.186ns (62.837%)  route 0.110ns (37.163%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.833ns
    Source Clock Delay      (SCD):    0.563ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.551     0.551    uut_clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.061    -0.510 r  uut_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -0.024    uut_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  uut_clk/inst/clkout2_buf/O
                         net (fo=165, routed)         0.561     0.563    uut_strans/clk_out2
    SLICE_X29Y38         FDCE                                         r  uut_strans/end_check_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y38         FDCE (Prop_fdce_C_Q)         0.141     0.704 r  uut_strans/end_check_reg[6]/Q
                         net (fo=4, routed)           0.110     0.814    uut_strans/end_check[6]
    SLICE_X28Y38         LUT6 (Prop_lut6_I3_O)        0.045     0.859 r  uut_strans/end_check[7]_i_1/O
                         net (fo=1, routed)           0.000     0.859    uut_strans/end_check[7]_i_1_n_0
    SLICE_X28Y38         FDCE                                         r  uut_strans/end_check_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.819     0.819    uut_clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.375    -0.557 r  uut_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -0.027    uut_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  uut_clk/inst/clkout2_buf/O
                         net (fo=165, routed)         0.831     0.833    uut_strans/clk_out2
    SLICE_X28Y38         FDCE                                         r  uut_strans/end_check_reg[7]/C
                         clock pessimism             -0.257     0.576    
    SLICE_X28Y38         FDCE (Hold_fdce_C_D)         0.092     0.668    uut_strans/end_check_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.668    
                         arrival time                           0.859    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 uut_blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@19.850ns period=39.699ns})
  Destination:            uut_blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@19.850ns period=39.699ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.141ns (52.559%)  route 0.127ns (47.441%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.835ns
    Source Clock Delay      (SCD):    0.565ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.551     0.551    uut_clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.061    -0.510 r  uut_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -0.024    uut_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  uut_clk/inst/clkout2_buf/O
                         net (fo=165, routed)         0.563     0.565    uut_blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X47Y40         FDRE                                         r  uut_blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y40         FDRE (Prop_fdre_C_Q)         0.141     0.706 r  uut_blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/Q
                         net (fo=2, routed)           0.127     0.833    uut_blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe[0]
    SLICE_X46Y40         FDRE                                         r  uut_blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.819     0.819    uut_clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.375    -0.557 r  uut_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -0.027    uut_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  uut_clk/inst/clkout2_buf/O
                         net (fo=165, routed)         0.833     0.835    uut_blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X46Y40         FDRE                                         r  uut_blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
                         clock pessimism             -0.257     0.578    
    SLICE_X46Y40         FDRE (Hold_fdre_C_D)         0.059     0.637    uut_blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.637    
                         arrival time                           0.833    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 uut_blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@19.850ns period=39.699ns})
  Destination:            uut_blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@19.850ns period=39.699ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.141ns (52.485%)  route 0.128ns (47.515%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.835ns
    Source Clock Delay      (SCD):    0.565ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.551     0.551    uut_clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.061    -0.510 r  uut_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -0.024    uut_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  uut_clk/inst/clkout2_buf/O
                         net (fo=165, routed)         0.563     0.565    uut_blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X47Y40         FDRE                                         r  uut_blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y40         FDRE (Prop_fdre_C_Q)         0.141     0.706 r  uut_blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/Q
                         net (fo=2, routed)           0.128     0.833    uut_blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe[1]
    SLICE_X46Y40         FDRE                                         r  uut_blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.819     0.819    uut_clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.375    -0.557 r  uut_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -0.027    uut_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  uut_clk/inst/clkout2_buf/O
                         net (fo=165, routed)         0.833     0.835    uut_blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X46Y40         FDRE                                         r  uut_blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
                         clock pessimism             -0.257     0.578    
    SLICE_X46Y40         FDRE (Hold_fdre_C_D)         0.052     0.630    uut_blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.630    
                         arrival time                           0.833    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 uut_strans/count_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@19.850ns period=39.699ns})
  Destination:            uut_strans/counter_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@19.850ns period=39.699ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.243ns  (logic 0.128ns (52.755%)  route 0.115ns (47.245%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.856ns
    Source Clock Delay      (SCD):    0.587ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.551     0.551    uut_clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.061    -0.510 r  uut_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -0.024    uut_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  uut_clk/inst/clkout2_buf/O
                         net (fo=165, routed)         0.585     0.587    uut_strans/clk_out2
    SLICE_X7Y30          FDCE                                         r  uut_strans/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y30          FDCE (Prop_fdce_C_Q)         0.128     0.715 r  uut_strans/count_reg[6]/Q
                         net (fo=4, routed)           0.115     0.829    uut_strans/count[6]
    SLICE_X5Y30          FDCE                                         r  uut_strans/counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.819     0.819    uut_clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.375    -0.557 r  uut_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -0.027    uut_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  uut_clk/inst/clkout2_buf/O
                         net (fo=165, routed)         0.854     0.856    uut_strans/clk_out2
    SLICE_X5Y30          FDCE                                         r  uut_strans/counter_reg[6]/C
                         clock pessimism             -0.255     0.601    
    SLICE_X5Y30          FDCE (Hold_fdce_C_D)         0.019     0.620    uut_strans/counter_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.620    
                         arrival time                           0.829    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 uut_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@19.850ns period=39.699ns})
  Destination:            uut_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@19.850ns period=39.699ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.164ns (58.537%)  route 0.116ns (41.463%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.824ns
    Source Clock Delay      (SCD):    0.556ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.551     0.551    uut_clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.061    -0.510 r  uut_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -0.024    uut_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  uut_clk/inst/clkout2_buf/O
                         net (fo=165, routed)         0.554     0.556    uut_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X50Y26         FDRE                                         r  uut_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y26         FDRE (Prop_fdre_C_Q)         0.164     0.720 r  uut_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/Q
                         net (fo=1, routed)           0.116     0.836    uut_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe[0]
    SLICE_X50Y26         FDRE                                         r  uut_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.819     0.819    uut_clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.375    -0.557 r  uut_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -0.027    uut_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  uut_clk/inst/clkout2_buf/O
                         net (fo=165, routed)         0.822     0.824    uut_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X50Y26         FDRE                                         r  uut_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
                         clock pessimism             -0.268     0.556    
    SLICE_X50Y26         FDRE (Hold_fdre_C_D)         0.059     0.615    uut_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.615    
                         arrival time                           0.836    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 uut_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@19.850ns period=39.699ns})
  Destination:            uut_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@19.850ns period=39.699ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.164ns (59.419%)  route 0.112ns (40.581%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.824ns
    Source Clock Delay      (SCD):    0.556ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.551     0.551    uut_clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.061    -0.510 r  uut_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -0.024    uut_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  uut_clk/inst/clkout2_buf/O
                         net (fo=165, routed)         0.554     0.556    uut_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X50Y26         FDRE                                         r  uut_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y26         FDRE (Prop_fdre_C_Q)         0.164     0.720 r  uut_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/Q
                         net (fo=1, routed)           0.112     0.832    uut_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe[1]
    SLICE_X50Y26         FDRE                                         r  uut_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.819     0.819    uut_clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.375    -0.557 r  uut_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -0.027    uut_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  uut_clk/inst/clkout2_buf/O
                         net (fo=165, routed)         0.822     0.824    uut_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X50Y26         FDRE                                         r  uut_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
                         clock pessimism             -0.268     0.556    
    SLICE_X50Y26         FDRE (Hold_fdre_C_D)         0.052     0.608    uut_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.608    
                         arrival time                           0.832    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 uut_strans/count_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@19.850ns period=39.699ns})
  Destination:            uut_strans/counter_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@19.850ns period=39.699ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.141ns (45.386%)  route 0.170ns (54.614%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.855ns
    Source Clock Delay      (SCD):    0.585ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.551     0.551    uut_clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.061    -0.510 r  uut_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -0.024    uut_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  uut_clk/inst/clkout2_buf/O
                         net (fo=165, routed)         0.583     0.585    uut_strans/clk_out2
    SLICE_X7Y28          FDCE                                         r  uut_strans/count_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y28          FDCE (Prop_fdce_C_Q)         0.141     0.726 r  uut_strans/count_reg[14]/Q
                         net (fo=3, routed)           0.170     0.895    uut_strans/count[14]
    SLICE_X4Y29          FDCE                                         r  uut_strans/counter_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.819     0.819    uut_clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.375    -0.557 r  uut_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -0.027    uut_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  uut_clk/inst/clkout2_buf/O
                         net (fo=165, routed)         0.853     0.855    uut_strans/clk_out2
    SLICE_X4Y29          FDCE                                         r  uut_strans/counter_reg[14]/C
                         clock pessimism             -0.255     0.600    
    SLICE_X4Y29          FDCE (Hold_fdce_C_D)         0.070     0.670    uut_strans/counter_reg[14]
  -------------------------------------------------------------------
                         required time                         -0.670    
                         arrival time                           0.895    
  -------------------------------------------------------------------
                         slack                                  0.226    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_clk_wiz_0
Waveform(ns):       { 0.000 19.850 }
Period(ns):         39.699
Sources:            { uut_clk/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            3.363         39.699      36.336     RAMB36_X1Y0      uut_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            3.363         39.699      36.336     RAMB36_X1Y1      uut_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            3.363         39.699      36.336     RAMB36_X1Y5      uut_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            3.363         39.699      36.336     RAMB36_X1Y6      uut_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            3.363         39.699      36.336     RAMB36_X0Y6      uut_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            3.363         39.699      36.336     RAMB36_X0Y7      uut_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            3.363         39.699      36.336     RAMB36_X1Y7      uut_blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            3.363         39.699      36.336     RAMB36_X0Y0      uut_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            3.363         39.699      36.336     RAMB36_X1Y8      uut_blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            3.363         39.699      36.336     RAMB36_X0Y1      uut_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       39.699      173.661    MMCME2_ADV_X1Y0  uut_clk/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDRE/C              n/a            0.500         19.850      19.350     SLICE_X28Y40     uut_VGA_disp/x_counter_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.850      19.350     SLICE_X28Y40     uut_VGA_disp/x_counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         19.850      19.350     SLICE_X28Y40     uut_VGA_disp/x_counter_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.850      19.350     SLICE_X28Y40     uut_VGA_disp/x_counter_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         19.850      19.350     SLICE_X32Y40     uut_VGA_disp/x_counter_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         19.850      19.350     SLICE_X28Y43     uut_VGA_disp/y_counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         19.850      19.350     SLICE_X29Y43     uut_VGA_disp/y_counter_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         19.850      19.350     SLICE_X29Y43     uut_VGA_disp/y_counter_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         19.850      19.350     SLICE_X29Y43     uut_VGA_disp/y_counter_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         19.850      19.350     SLICE_X30Y45     uut_VGA_disp/y_counter_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.850      19.350     SLICE_X28Y40     uut_VGA_disp/x_counter_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         19.850      19.350     SLICE_X28Y40     uut_VGA_disp/x_counter_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.850      19.350     SLICE_X33Y41     uut_VGA_disp/x_counter_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         19.850      19.350     SLICE_X33Y41     uut_VGA_disp/x_counter_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.850      19.350     SLICE_X28Y40     uut_VGA_disp/x_counter_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         19.850      19.350     SLICE_X28Y40     uut_VGA_disp/x_counter_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.850      19.350     SLICE_X32Y40     uut_VGA_disp/x_counter_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         19.850      19.350     SLICE_X32Y40     uut_VGA_disp/x_counter_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.850      19.350     SLICE_X32Y41     uut_VGA_disp/x_counter_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         19.850      19.350     SLICE_X32Y41     uut_VGA_disp/x_counter_reg[3]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       17.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { uut_clk/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         20.000      17.845     BUFGCTRL_X0Y3    uut_clk/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y0  uut_clk/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y0  uut_clk/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       20.000      80.000     MMCME2_ADV_X1Y0  uut_clk/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y0  uut_clk/inst/mmcm_adv_inst/CLKFBOUT



