;redcode
;assert 1
	SPL 0, 90
	CMP -207, <-120
	MOV -1, <-26
	MOV -4, <-20
	DJN -1, @-20
	ADD 210, 60
	MOV @127, -106
	ADD 210, 60
	ADD 210, 60
	MOV @127, -106
	SUB #12, @260
	MOV -1, <-26
	SUB @612, @10
	SUB @-157, 100
	CMP @0, @2
	SUB @12, @10
	SPL <621, 166
	SUB @0, @2
	SLT -500, 9
	CMP #2, -1
	CMP @0, @2
	ADD 210, 60
	SUB 0, 2
	SUB @124, 106
	MOV @127, -106
	SUB 210, 60
	SUB 210, 60
	SUB @124, 106
	SUB @0, 402
	MOV -107, <-26
	SPL <124, 106
	SUB @0, @2
	SLT 102, 10
	DAT #210, #60
	DAT #210, #60
	DJN -1, @-20
	SUB @0, @2
	MOV @127, -106
	MOV -1, <-20
	MOV @121, 106
	MOV @121, 106
	MOV @121, 106
	MOV -1, <-26
	SPL 0, 90
	SLT #10, <1
	CMP -207, <-120
	MOV -4, <-20
	SPL 0, -902
	ADD 240, 60
	MOV -4, <-20
	MOV -4, <-20
	SUB #12, @260
	DJN <210, #560
