Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2015.4 (win64) Build 1412921 Wed Nov 18 09:43:45 MST 2015
| Date         : Mon Apr 04 17:53:56 2016
| Host         : Study running 64-bit Service Pack 1  (build 7601)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file zybo_dvi_output_wrapper_timing_summary_routed.rpt -rpx zybo_dvi_output_wrapper_timing_summary_routed.rpx
| Design       : zybo_dvi_output_wrapper
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 182 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks
----------------------------
 There is 1 generated clock that is not connected to a clock source. (HIGH)


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     10.831        0.000                      0                  291        0.047        0.000                      0                  291        1.178        0.000                       0                   198  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                         Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                         ------------         ----------      --------------
clk                                           {0.000 4.000}        8.000           125.000         
  clk_out1_zybo_dvi_output_clk_wiz_0_0        {0.000 8.333}        16.667          60.000          
    zybo_dvi_output_i/rgb2dvi_0/U0/SerialClk  {0.000 1.667}        3.333           300.000         
  clk_out2_zybo_dvi_output_clk_wiz_0_0        {0.000 1.667}        3.333           300.000         
  clkfbout_zybo_dvi_output_clk_wiz_0_0        {0.000 20.000}       40.000          25.000          
sys_clk_pin                                   {0.000 4.000}        8.000           125.000         
  clk_out1_zybo_dvi_output_clk_wiz_0_0_1      {0.000 8.333}        16.667          60.000          
  clk_out2_zybo_dvi_output_clk_wiz_0_0_1      {0.000 1.667}        3.333           300.000         
  clkfbout_zybo_dvi_output_clk_wiz_0_0_1      {0.000 20.000}       40.000          25.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                                                                                                                                                                                             2.000        0.000                       0                     1  
  clk_out1_zybo_dvi_output_clk_wiz_0_0             10.831        0.000                      0                  291        0.183        0.000                      0                  291        7.833        0.000                       0                   184  
    zybo_dvi_output_i/rgb2dvi_0/U0/SerialClk                                                                                                                                                    1.666        0.000                       0                     8  
  clk_out2_zybo_dvi_output_clk_wiz_0_0                                                                                                                                                          1.178        0.000                       0                     2  
  clkfbout_zybo_dvi_output_clk_wiz_0_0                                                                                                                                                         37.845        0.000                       0                     3  
sys_clk_pin                                                                                                                                                                                     2.000        0.000                       0                     1  
  clk_out1_zybo_dvi_output_clk_wiz_0_0_1           10.835        0.000                      0                  291        0.183        0.000                      0                  291        7.833        0.000                       0                   184  
  clk_out2_zybo_dvi_output_clk_wiz_0_0_1                                                                                                                                                        1.178        0.000                       0                     2  
  clkfbout_zybo_dvi_output_clk_wiz_0_0_1                                                                                                                                                       37.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                              To Clock                                    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                              --------                                    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_zybo_dvi_output_clk_wiz_0_0_1  clk_out1_zybo_dvi_output_clk_wiz_0_0         10.831        0.000                      0                  291        0.047        0.000                      0                  291  
clk_out1_zybo_dvi_output_clk_wiz_0_0    clk_out1_zybo_dvi_output_clk_wiz_0_0_1       10.831        0.000                      0                  291        0.047        0.000                      0                  291  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         8.000       6.751      MMCME2_ADV_X0Y1  zybo_dvi_output_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       8.000       92.000     MMCME2_ADV_X0Y1  zybo_dvi_output_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y1  zybo_dvi_output_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y1  zybo_dvi_output_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y1  zybo_dvi_output_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y1  zybo_dvi_output_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_zybo_dvi_output_clk_wiz_0_0
  To Clock:  clk_out1_zybo_dvi_output_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       10.831ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.183ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        7.833ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             10.831ns  (required time - arrival time)
  Source:                 zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/n1q_m_2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_dvi_output_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/cnt_t_3_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_dvi_output_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_zybo_dvi_output_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_zybo_dvi_output_clk_wiz_0_0 rise@16.667ns - clk_out1_zybo_dvi_output_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.669ns  (logic 1.570ns (27.694%)  route 4.099ns (72.306%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.271ns = ( 15.395 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.136ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.262ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zybo_dvi_output_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  zybo_dvi_output_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1_zybo_dvi_output_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.780    -4.004 r  zybo_dvi_output_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.544    -2.460    zybo_dvi_output_i/clk_wiz_0/inst/clk_out1_zybo_dvi_output_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  zybo_dvi_output_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=182, routed)         1.737    -0.622    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X41Y88         FDRE                                         r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/n1q_m_2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y88         FDRE (Prop_fdre_C_Q)         0.456    -0.166 r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/n1q_m_2_reg[0]/Q
                         net (fo=17, routed)          1.762     1.596    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/n1q_m_2_reg_n_0_[0]
    SLICE_X41Y91         LUT4 (Prop_lut4_I0_O)        0.152     1.748 f  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/cnt_t_3[2]_i_9/O
                         net (fo=2, routed)           0.858     2.606    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/cnt_t_3[2]_i_9_n_0
    SLICE_X38Y92         LUT6 (Prop_lut6_I1_O)        0.332     2.938 r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/cnt_t_3[4]_i_15/O
                         net (fo=2, routed)           0.820     3.758    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/cnt_t_3[4]_i_15_n_0
    SLICE_X38Y91         LUT5 (Prop_lut5_I2_O)        0.124     3.882 f  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/cnt_t_3[3]_i_6__1/O
                         net (fo=1, routed)           0.000     3.882    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/cnt_t_3[3]_i_6__1_n_0
    SLICE_X38Y91         MUXF7 (Prop_muxf7_I0_O)      0.209     4.091 f  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/cnt_t_3_reg[3]_i_2/O
                         net (fo=1, routed)           0.659     4.750    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/cnt_t_3_reg[3]_i_2_n_0
    SLICE_X39Y91         LUT6 (Prop_lut6_I0_O)        0.297     5.047 r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/cnt_t_3[3]_i_1/O
                         net (fo=1, routed)           0.000     5.047    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/cnt_t_2[3]
    SLICE_X39Y91         FDRE                                         r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/cnt_t_3_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zybo_dvi_output_clk_wiz_0_0 rise edge)
                                                     16.667    16.667 r  
    L16                                               0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    18.087 r  zybo_dvi_output_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.249    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1_zybo_dvi_output_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.908    12.341 r  zybo_dvi_output_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.402    13.743    zybo_dvi_output_i/clk_wiz_0/inst/clk_out1_zybo_dvi_output_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.834 r  zybo_dvi_output_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=182, routed)         1.561    15.395    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X39Y91         FDRE                                         r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/cnt_t_3_reg[3]/C
                         clock pessimism              0.588    15.983    
                         clock uncertainty           -0.136    15.847    
    SLICE_X39Y91         FDRE (Setup_fdre_C_D)        0.031    15.878    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/cnt_t_3_reg[3]
  -------------------------------------------------------------------
                         required time                         15.878    
                         arrival time                          -5.047    
  -------------------------------------------------------------------
                         slack                                 10.831    

Slack (MET) :             11.191ns  (required time - arrival time)
  Source:                 zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/n1q_m_2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_dvi_output_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/cnt_t_3_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_dvi_output_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_zybo_dvi_output_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_zybo_dvi_output_clk_wiz_0_0 rise@16.667ns - clk_out1_zybo_dvi_output_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.308ns  (logic 1.575ns (29.674%)  route 3.733ns (70.326%))
  Logic Levels:           5  (LUT4=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.272ns = ( 15.394 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.136ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.262ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zybo_dvi_output_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  zybo_dvi_output_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1_zybo_dvi_output_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.780    -4.004 r  zybo_dvi_output_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.544    -2.460    zybo_dvi_output_i/clk_wiz_0/inst/clk_out1_zybo_dvi_output_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  zybo_dvi_output_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=182, routed)         1.737    -0.622    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X41Y88         FDRE                                         r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/n1q_m_2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y88         FDRE (Prop_fdre_C_Q)         0.456    -0.166 r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/n1q_m_2_reg[0]/Q
                         net (fo=17, routed)          1.762     1.596    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/n1q_m_2_reg_n_0_[0]
    SLICE_X41Y91         LUT4 (Prop_lut4_I0_O)        0.152     1.748 f  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/cnt_t_3[2]_i_9/O
                         net (fo=2, routed)           0.858     2.606    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/cnt_t_3[2]_i_9_n_0
    SLICE_X38Y92         LUT6 (Prop_lut6_I1_O)        0.332     2.938 r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/cnt_t_3[4]_i_15/O
                         net (fo=2, routed)           0.817     3.755    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/cnt_t_3[4]_i_15_n_0
    SLICE_X39Y91         LUT6 (Prop_lut6_I2_O)        0.124     3.879 r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/cnt_t_3[4]_i_13__0/O
                         net (fo=1, routed)           0.000     3.879    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/cnt_t_3[4]_i_13__0_n_0
    SLICE_X39Y91         MUXF7 (Prop_muxf7_I0_O)      0.212     4.091 r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/cnt_t_3_reg[4]_i_7/O
                         net (fo=1, routed)           0.296     4.387    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/cnt_t_3_reg[4]_i_7_n_0
    SLICE_X39Y90         LUT6 (Prop_lut6_I5_O)        0.299     4.686 r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/cnt_t_3[4]_i_2/O
                         net (fo=1, routed)           0.000     4.686    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/cnt_t_2[4]
    SLICE_X39Y90         FDRE                                         r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/cnt_t_3_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zybo_dvi_output_clk_wiz_0_0 rise edge)
                                                     16.667    16.667 r  
    L16                                               0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    18.087 r  zybo_dvi_output_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.249    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1_zybo_dvi_output_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.908    12.341 r  zybo_dvi_output_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.402    13.743    zybo_dvi_output_i/clk_wiz_0/inst/clk_out1_zybo_dvi_output_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.834 r  zybo_dvi_output_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=182, routed)         1.560    15.394    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X39Y90         FDRE                                         r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/cnt_t_3_reg[4]/C
                         clock pessimism              0.588    15.982    
                         clock uncertainty           -0.136    15.846    
    SLICE_X39Y90         FDRE (Setup_fdre_C_D)        0.031    15.877    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/cnt_t_3_reg[4]
  -------------------------------------------------------------------
                         required time                         15.877    
                         arrival time                          -4.686    
  -------------------------------------------------------------------
                         slack                                 11.191    

Slack (MET) :             11.521ns  (required time - arrival time)
  Source:                 zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/cnt_t_3_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_dvi_output_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/cnt_t_3_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_dvi_output_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_zybo_dvi_output_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_zybo_dvi_output_clk_wiz_0_0 rise@16.667ns - clk_out1_zybo_dvi_output_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.014ns  (logic 1.636ns (32.630%)  route 3.378ns (67.370%))
  Logic Levels:           5  (LUT5=2 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.269ns = ( 15.397 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    0.625ns
  Clock Uncertainty:      0.136ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.262ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zybo_dvi_output_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  zybo_dvi_output_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1_zybo_dvi_output_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.780    -4.004 r  zybo_dvi_output_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.544    -2.460    zybo_dvi_output_i/clk_wiz_0/inst/clk_out1_zybo_dvi_output_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  zybo_dvi_output_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=182, routed)         1.739    -0.620    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X38Y97         FDRE                                         r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/cnt_t_3_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y97         FDRE (Prop_fdre_C_Q)         0.518    -0.102 r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/cnt_t_3_reg[1]/Q
                         net (fo=9, routed)           1.173     1.071    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/cnt_t_3_reg_n_0_[1]
    SLICE_X38Y98         LUT5 (Prop_lut5_I0_O)        0.150     1.221 r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/cnt_t_3[1]_i_3__0/O
                         net (fo=3, routed)           1.119     2.341    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/cnt_t_3[1]_i_3__0_n_0
    SLICE_X36Y97         LUT5 (Prop_lut5_I3_O)        0.328     2.669 r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/cnt_t_3[2]_i_6__0/O
                         net (fo=2, routed)           0.496     3.165    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/cnt_t_3[2]_i_6__0_n_0
    SLICE_X37Y99         LUT6 (Prop_lut6_I1_O)        0.124     3.289 f  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/cnt_t_3[3]_i_7/O
                         net (fo=1, routed)           0.000     3.289    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/cnt_t_3[3]_i_7_n_0
    SLICE_X37Y99         MUXF7 (Prop_muxf7_I1_O)      0.217     3.506 f  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/cnt_t_3_reg[3]_i_2__0/O
                         net (fo=1, routed)           0.589     4.095    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/cnt_t_3_reg[3]_i_2__0_n_0
    SLICE_X36Y99         LUT6 (Prop_lut6_I0_O)        0.299     4.394 r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/cnt_t_3[3]_i_1__0/O
                         net (fo=1, routed)           0.000     4.394    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/cnt_t_2[3]
    SLICE_X36Y99         FDRE                                         r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/cnt_t_3_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zybo_dvi_output_clk_wiz_0_0 rise edge)
                                                     16.667    16.667 r  
    L16                                               0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    18.087 r  zybo_dvi_output_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.249    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1_zybo_dvi_output_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.908    12.341 r  zybo_dvi_output_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.402    13.743    zybo_dvi_output_i/clk_wiz_0/inst/clk_out1_zybo_dvi_output_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.834 r  zybo_dvi_output_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=182, routed)         1.563    15.397    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X36Y99         FDRE                                         r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/cnt_t_3_reg[3]/C
                         clock pessimism              0.625    16.022    
                         clock uncertainty           -0.136    15.886    
    SLICE_X36Y99         FDRE (Setup_fdre_C_D)        0.029    15.915    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/cnt_t_3_reg[3]
  -------------------------------------------------------------------
                         required time                         15.915    
                         arrival time                          -4.394    
  -------------------------------------------------------------------
                         slack                                 11.521    

Slack (MET) :             11.672ns  (required time - arrival time)
  Source:                 zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/q_m_2_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_dvi_output_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/cnt_t_3_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_dvi_output_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_zybo_dvi_output_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_zybo_dvi_output_clk_wiz_0_0 rise@16.667ns - clk_out1_zybo_dvi_output_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.824ns  (logic 1.479ns (30.657%)  route 3.345ns (69.343%))
  Logic Levels:           5  (LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.269ns = ( 15.397 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.136ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.262ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zybo_dvi_output_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  zybo_dvi_output_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1_zybo_dvi_output_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.780    -4.004 r  zybo_dvi_output_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.544    -2.460    zybo_dvi_output_i/clk_wiz_0/inst/clk_out1_zybo_dvi_output_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  zybo_dvi_output_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=182, routed)         1.741    -0.618    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X40Y99         FDRE                                         r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/q_m_2_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y99         FDRE (Prop_fdre_C_Q)         0.419    -0.199 f  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/q_m_2_reg[8]/Q
                         net (fo=20, routed)          1.105     0.907    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/Q[0]
    SLICE_X38Y98         LUT6 (Prop_lut6_I0_O)        0.296     1.203 f  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/cnt_t_3[2]_i_7__0/O
                         net (fo=3, routed)           1.146     2.348    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/cnt_t_3[2]_i_7__0_n_0
    SLICE_X37Y98         LUT6 (Prop_lut6_I3_O)        0.124     2.472 r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/cnt_t_3[4]_i_14/O
                         net (fo=1, routed)           0.665     3.137    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/cnt_t_3[4]_i_14_n_0
    SLICE_X37Y98         LUT6 (Prop_lut6_I0_O)        0.124     3.261 r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/cnt_t_3[4]_i_12__0/O
                         net (fo=1, routed)           0.000     3.261    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/cnt_t_3[4]_i_12__0_n_0
    SLICE_X37Y98         MUXF7 (Prop_muxf7_I1_O)      0.217     3.478 r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/cnt_t_3_reg[4]_i_6/O
                         net (fo=1, routed)           0.430     3.908    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/cnt_t_3_reg[4]_i_6_n_0
    SLICE_X36Y98         LUT6 (Prop_lut6_I5_O)        0.299     4.207 r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/cnt_t_3[4]_i_1__0/O
                         net (fo=1, routed)           0.000     4.207    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/cnt_t_2[4]
    SLICE_X36Y98         FDRE                                         r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/cnt_t_3_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zybo_dvi_output_clk_wiz_0_0 rise edge)
                                                     16.667    16.667 r  
    L16                                               0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    18.087 r  zybo_dvi_output_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.249    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1_zybo_dvi_output_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.908    12.341 r  zybo_dvi_output_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.402    13.743    zybo_dvi_output_i/clk_wiz_0/inst/clk_out1_zybo_dvi_output_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.834 r  zybo_dvi_output_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=182, routed)         1.563    15.397    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X36Y98         FDRE                                         r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/cnt_t_3_reg[4]/C
                         clock pessimism              0.588    15.985    
                         clock uncertainty           -0.136    15.849    
    SLICE_X36Y98         FDRE (Setup_fdre_C_D)        0.029    15.878    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/cnt_t_3_reg[4]
  -------------------------------------------------------------------
                         required time                         15.878    
                         arrival time                          -4.207    
  -------------------------------------------------------------------
                         slack                                 11.672    

Slack (MET) :             11.676ns  (required time - arrival time)
  Source:                 zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/cnt_t_3_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_dvi_output_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/cnt_t_3_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_dvi_output_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_zybo_dvi_output_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_zybo_dvi_output_clk_wiz_0_0 rise@16.667ns - clk_out1_zybo_dvi_output_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.859ns  (logic 1.244ns (25.600%)  route 3.615ns (74.400%))
  Logic Levels:           4  (LUT5=2 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.269ns = ( 15.397 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    0.625ns
  Clock Uncertainty:      0.136ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.262ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zybo_dvi_output_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  zybo_dvi_output_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1_zybo_dvi_output_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.780    -4.004 r  zybo_dvi_output_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.544    -2.460    zybo_dvi_output_i/clk_wiz_0/inst/clk_out1_zybo_dvi_output_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  zybo_dvi_output_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=182, routed)         1.739    -0.620    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X38Y97         FDRE                                         r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/cnt_t_3_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y97         FDRE (Prop_fdre_C_Q)         0.518    -0.102 r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/cnt_t_3_reg[1]/Q
                         net (fo=9, routed)           1.173     1.071    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/cnt_t_3_reg_n_0_[1]
    SLICE_X38Y98         LUT5 (Prop_lut5_I0_O)        0.150     1.221 r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/cnt_t_3[1]_i_3__0/O
                         net (fo=3, routed)           1.119     2.341    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/cnt_t_3[1]_i_3__0_n_0
    SLICE_X36Y97         LUT5 (Prop_lut5_I3_O)        0.328     2.669 r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/cnt_t_3[2]_i_6__0/O
                         net (fo=2, routed)           0.667     3.336    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/cnt_t_3[2]_i_6__0_n_0
    SLICE_X37Y97         LUT6 (Prop_lut6_I0_O)        0.124     3.460 f  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/cnt_t_3[2]_i_2__0/O
                         net (fo=1, routed)           0.656     4.116    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/cnt_t_3[2]_i_2__0_n_0
    SLICE_X36Y97         LUT6 (Prop_lut6_I0_O)        0.124     4.240 r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/cnt_t_3[2]_i_1__0/O
                         net (fo=1, routed)           0.000     4.240    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/cnt_t_2[2]
    SLICE_X36Y97         FDRE                                         r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/cnt_t_3_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zybo_dvi_output_clk_wiz_0_0 rise edge)
                                                     16.667    16.667 r  
    L16                                               0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    18.087 r  zybo_dvi_output_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.249    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1_zybo_dvi_output_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.908    12.341 r  zybo_dvi_output_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.402    13.743    zybo_dvi_output_i/clk_wiz_0/inst/clk_out1_zybo_dvi_output_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.834 r  zybo_dvi_output_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=182, routed)         1.563    15.397    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X36Y97         FDRE                                         r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/cnt_t_3_reg[2]/C
                         clock pessimism              0.625    16.022    
                         clock uncertainty           -0.136    15.886    
    SLICE_X36Y97         FDRE (Setup_fdre_C_D)        0.029    15.915    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/cnt_t_3_reg[2]
  -------------------------------------------------------------------
                         required time                         15.915    
                         arrival time                          -4.240    
  -------------------------------------------------------------------
                         slack                                 11.676    

Slack (MET) :             11.797ns  (required time - arrival time)
  Source:                 zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1d_1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_dvi_output_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n0q_m_2_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_dvi_output_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_zybo_dvi_output_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_zybo_dvi_output_clk_wiz_0_0 rise@16.667ns - clk_out1_zybo_dvi_output_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.431ns  (logic 1.223ns (27.600%)  route 3.208ns (72.400%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.269ns = ( 15.397 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.136ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.262ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zybo_dvi_output_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  zybo_dvi_output_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1_zybo_dvi_output_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.780    -4.004 r  zybo_dvi_output_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.544    -2.460    zybo_dvi_output_i/clk_wiz_0/inst/clk_out1_zybo_dvi_output_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  zybo_dvi_output_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=182, routed)         1.741    -0.618    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X40Y99         FDRE                                         r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1d_1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y99         FDRE (Prop_fdre_C_Q)         0.419    -0.199 r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1d_1_reg[0]/Q
                         net (fo=3, routed)           1.128     0.929    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1d_1_reg_n_0_[0]
    SLICE_X40Y99         LUT5 (Prop_lut5_I0_O)        0.328     1.257 r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/q_m_2[7]_i_2__0/O
                         net (fo=3, routed)           0.825     2.082    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/q_m_2[7]_i_2__0_n_0
    SLICE_X40Y98         LUT6 (Prop_lut6_I0_O)        0.327     2.409 r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/q_m_2[7]_i_1__0/O
                         net (fo=9, routed)           0.614     3.023    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/q_m_2[7]_i_1__0_n_0
    SLICE_X39Y98         LUT4 (Prop_lut4_I1_O)        0.149     3.172 r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n0q_m_2[0]_i_1__0/O
                         net (fo=1, routed)           0.642     3.813    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n0q_m_2[0]_i_1__0_n_0
    SLICE_X38Y98         FDRE                                         r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n0q_m_2_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zybo_dvi_output_clk_wiz_0_0 rise edge)
                                                     16.667    16.667 r  
    L16                                               0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    18.087 r  zybo_dvi_output_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.249    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1_zybo_dvi_output_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.908    12.341 r  zybo_dvi_output_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.402    13.743    zybo_dvi_output_i/clk_wiz_0/inst/clk_out1_zybo_dvi_output_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.834 r  zybo_dvi_output_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=182, routed)         1.563    15.397    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X38Y98         FDRE                                         r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n0q_m_2_reg[0]/C
                         clock pessimism              0.588    15.985    
                         clock uncertainty           -0.136    15.849    
    SLICE_X38Y98         FDRE (Setup_fdre_C_D)       -0.239    15.610    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n0q_m_2_reg[0]
  -------------------------------------------------------------------
                         required time                         15.610    
                         arrival time                          -3.813    
  -------------------------------------------------------------------
                         slack                                 11.797    

Slack (MET) :             11.852ns  (required time - arrival time)
  Source:                 zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1d_1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_dvi_output_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1q_m_2_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_dvi_output_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_zybo_dvi_output_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_zybo_dvi_output_clk_wiz_0_0 rise@16.667ns - clk_out1_zybo_dvi_output_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.362ns  (logic 1.226ns (28.106%)  route 3.136ns (71.894%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.269ns = ( 15.397 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.136ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.262ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zybo_dvi_output_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  zybo_dvi_output_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1_zybo_dvi_output_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.780    -4.004 r  zybo_dvi_output_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.544    -2.460    zybo_dvi_output_i/clk_wiz_0/inst/clk_out1_zybo_dvi_output_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  zybo_dvi_output_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=182, routed)         1.741    -0.618    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X40Y99         FDRE                                         r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1d_1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y99         FDRE (Prop_fdre_C_Q)         0.419    -0.199 r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1d_1_reg[0]/Q
                         net (fo=3, routed)           1.128     0.929    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1d_1_reg_n_0_[0]
    SLICE_X40Y99         LUT5 (Prop_lut5_I0_O)        0.328     1.257 r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/q_m_2[7]_i_2__0/O
                         net (fo=3, routed)           0.825     2.082    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/q_m_2[7]_i_2__0_n_0
    SLICE_X40Y98         LUT6 (Prop_lut6_I0_O)        0.327     2.409 r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/q_m_2[7]_i_1__0/O
                         net (fo=9, routed)           0.848     3.257    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/q_m_2[7]_i_1__0_n_0
    SLICE_X39Y98         LUT4 (Prop_lut4_I1_O)        0.152     3.409 r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1q_m_2[0]_i_1__0/O
                         net (fo=1, routed)           0.336     3.744    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1q_m_2[0]_i_1__0_n_0
    SLICE_X38Y98         FDRE                                         r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1q_m_2_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zybo_dvi_output_clk_wiz_0_0 rise edge)
                                                     16.667    16.667 r  
    L16                                               0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    18.087 r  zybo_dvi_output_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.249    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1_zybo_dvi_output_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.908    12.341 r  zybo_dvi_output_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.402    13.743    zybo_dvi_output_i/clk_wiz_0/inst/clk_out1_zybo_dvi_output_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.834 r  zybo_dvi_output_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=182, routed)         1.563    15.397    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X38Y98         FDRE                                         r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1q_m_2_reg[0]/C
                         clock pessimism              0.588    15.985    
                         clock uncertainty           -0.136    15.849    
    SLICE_X38Y98         FDRE (Setup_fdre_C_D)       -0.253    15.596    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1q_m_2_reg[0]
  -------------------------------------------------------------------
                         required time                         15.596    
                         arrival time                          -3.744    
  -------------------------------------------------------------------
                         slack                                 11.852    

Slack (MET) :             11.972ns  (required time - arrival time)
  Source:                 zybo_dvi_output_i/test_pattern_generator_0/inst/h_count_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_dvi_output_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            zybo_dvi_output_i/test_pattern_generator_0/inst/h_count_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_dvi_output_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_zybo_dvi_output_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_zybo_dvi_output_clk_wiz_0_0 rise@16.667ns - clk_out1_zybo_dvi_output_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.104ns  (logic 0.934ns (22.759%)  route 3.170ns (77.241%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.271ns = ( 15.395 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    0.625ns
  Clock Uncertainty:      0.136ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.262ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zybo_dvi_output_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  zybo_dvi_output_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1_zybo_dvi_output_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.780    -4.004 r  zybo_dvi_output_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.544    -2.460    zybo_dvi_output_i/clk_wiz_0/inst/clk_out1_zybo_dvi_output_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  zybo_dvi_output_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=182, routed)         1.738    -0.621    zybo_dvi_output_i/test_pattern_generator_0/inst/clk
    SLICE_X37Y94         FDRE                                         r  zybo_dvi_output_i/test_pattern_generator_0/inst/h_count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y94         FDRE (Prop_fdre_C_Q)         0.456    -0.165 r  zybo_dvi_output_i/test_pattern_generator_0/inst/h_count_reg[10]/Q
                         net (fo=5, routed)           1.282     1.118    zybo_dvi_output_i/test_pattern_generator_0/inst/h_count_reg[10]
    SLICE_X38Y94         LUT3 (Prop_lut3_I1_O)        0.150     1.268 r  zybo_dvi_output_i/test_pattern_generator_0/inst/g[0]_i_4/O
                         net (fo=4, routed)           0.849     2.116    zybo_dvi_output_i/test_pattern_generator_0/inst/g[0]_i_4_n_0
    SLICE_X38Y93         LUT6 (Prop_lut6_I0_O)        0.328     2.444 r  zybo_dvi_output_i/test_pattern_generator_0/inst/h_count[0]_i_1/O
                         net (fo=26, routed)          1.039     3.483    zybo_dvi_output_i/test_pattern_generator_0/inst/h_count[0]_i_1_n_0
    SLICE_X37Y92         FDRE                                         r  zybo_dvi_output_i/test_pattern_generator_0/inst/h_count_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zybo_dvi_output_clk_wiz_0_0 rise edge)
                                                     16.667    16.667 r  
    L16                                               0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    18.087 r  zybo_dvi_output_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.249    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1_zybo_dvi_output_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.908    12.341 r  zybo_dvi_output_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.402    13.743    zybo_dvi_output_i/clk_wiz_0/inst/clk_out1_zybo_dvi_output_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.834 r  zybo_dvi_output_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=182, routed)         1.561    15.395    zybo_dvi_output_i/test_pattern_generator_0/inst/clk
    SLICE_X37Y92         FDRE                                         r  zybo_dvi_output_i/test_pattern_generator_0/inst/h_count_reg[0]/C
                         clock pessimism              0.625    16.020    
                         clock uncertainty           -0.136    15.884    
    SLICE_X37Y92         FDRE (Setup_fdre_C_R)       -0.429    15.455    zybo_dvi_output_i/test_pattern_generator_0/inst/h_count_reg[0]
  -------------------------------------------------------------------
                         required time                         15.455    
                         arrival time                          -3.483    
  -------------------------------------------------------------------
                         slack                                 11.972    

Slack (MET) :             11.972ns  (required time - arrival time)
  Source:                 zybo_dvi_output_i/test_pattern_generator_0/inst/h_count_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_dvi_output_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            zybo_dvi_output_i/test_pattern_generator_0/inst/h_count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_dvi_output_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_zybo_dvi_output_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_zybo_dvi_output_clk_wiz_0_0 rise@16.667ns - clk_out1_zybo_dvi_output_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.104ns  (logic 0.934ns (22.759%)  route 3.170ns (77.241%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.271ns = ( 15.395 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    0.625ns
  Clock Uncertainty:      0.136ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.262ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zybo_dvi_output_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  zybo_dvi_output_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1_zybo_dvi_output_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.780    -4.004 r  zybo_dvi_output_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.544    -2.460    zybo_dvi_output_i/clk_wiz_0/inst/clk_out1_zybo_dvi_output_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  zybo_dvi_output_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=182, routed)         1.738    -0.621    zybo_dvi_output_i/test_pattern_generator_0/inst/clk
    SLICE_X37Y94         FDRE                                         r  zybo_dvi_output_i/test_pattern_generator_0/inst/h_count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y94         FDRE (Prop_fdre_C_Q)         0.456    -0.165 r  zybo_dvi_output_i/test_pattern_generator_0/inst/h_count_reg[10]/Q
                         net (fo=5, routed)           1.282     1.118    zybo_dvi_output_i/test_pattern_generator_0/inst/h_count_reg[10]
    SLICE_X38Y94         LUT3 (Prop_lut3_I1_O)        0.150     1.268 r  zybo_dvi_output_i/test_pattern_generator_0/inst/g[0]_i_4/O
                         net (fo=4, routed)           0.849     2.116    zybo_dvi_output_i/test_pattern_generator_0/inst/g[0]_i_4_n_0
    SLICE_X38Y93         LUT6 (Prop_lut6_I0_O)        0.328     2.444 r  zybo_dvi_output_i/test_pattern_generator_0/inst/h_count[0]_i_1/O
                         net (fo=26, routed)          1.039     3.483    zybo_dvi_output_i/test_pattern_generator_0/inst/h_count[0]_i_1_n_0
    SLICE_X37Y92         FDRE                                         r  zybo_dvi_output_i/test_pattern_generator_0/inst/h_count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zybo_dvi_output_clk_wiz_0_0 rise edge)
                                                     16.667    16.667 r  
    L16                                               0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    18.087 r  zybo_dvi_output_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.249    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1_zybo_dvi_output_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.908    12.341 r  zybo_dvi_output_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.402    13.743    zybo_dvi_output_i/clk_wiz_0/inst/clk_out1_zybo_dvi_output_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.834 r  zybo_dvi_output_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=182, routed)         1.561    15.395    zybo_dvi_output_i/test_pattern_generator_0/inst/clk
    SLICE_X37Y92         FDRE                                         r  zybo_dvi_output_i/test_pattern_generator_0/inst/h_count_reg[1]/C
                         clock pessimism              0.625    16.020    
                         clock uncertainty           -0.136    15.884    
    SLICE_X37Y92         FDRE (Setup_fdre_C_R)       -0.429    15.455    zybo_dvi_output_i/test_pattern_generator_0/inst/h_count_reg[1]
  -------------------------------------------------------------------
                         required time                         15.455    
                         arrival time                          -3.483    
  -------------------------------------------------------------------
                         slack                                 11.972    

Slack (MET) :             11.972ns  (required time - arrival time)
  Source:                 zybo_dvi_output_i/test_pattern_generator_0/inst/h_count_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_dvi_output_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            zybo_dvi_output_i/test_pattern_generator_0/inst/h_count_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_dvi_output_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_zybo_dvi_output_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_zybo_dvi_output_clk_wiz_0_0 rise@16.667ns - clk_out1_zybo_dvi_output_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.104ns  (logic 0.934ns (22.759%)  route 3.170ns (77.241%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.271ns = ( 15.395 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    0.625ns
  Clock Uncertainty:      0.136ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.262ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zybo_dvi_output_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  zybo_dvi_output_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1_zybo_dvi_output_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.780    -4.004 r  zybo_dvi_output_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.544    -2.460    zybo_dvi_output_i/clk_wiz_0/inst/clk_out1_zybo_dvi_output_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  zybo_dvi_output_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=182, routed)         1.738    -0.621    zybo_dvi_output_i/test_pattern_generator_0/inst/clk
    SLICE_X37Y94         FDRE                                         r  zybo_dvi_output_i/test_pattern_generator_0/inst/h_count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y94         FDRE (Prop_fdre_C_Q)         0.456    -0.165 r  zybo_dvi_output_i/test_pattern_generator_0/inst/h_count_reg[10]/Q
                         net (fo=5, routed)           1.282     1.118    zybo_dvi_output_i/test_pattern_generator_0/inst/h_count_reg[10]
    SLICE_X38Y94         LUT3 (Prop_lut3_I1_O)        0.150     1.268 r  zybo_dvi_output_i/test_pattern_generator_0/inst/g[0]_i_4/O
                         net (fo=4, routed)           0.849     2.116    zybo_dvi_output_i/test_pattern_generator_0/inst/g[0]_i_4_n_0
    SLICE_X38Y93         LUT6 (Prop_lut6_I0_O)        0.328     2.444 r  zybo_dvi_output_i/test_pattern_generator_0/inst/h_count[0]_i_1/O
                         net (fo=26, routed)          1.039     3.483    zybo_dvi_output_i/test_pattern_generator_0/inst/h_count[0]_i_1_n_0
    SLICE_X37Y92         FDRE                                         r  zybo_dvi_output_i/test_pattern_generator_0/inst/h_count_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zybo_dvi_output_clk_wiz_0_0 rise edge)
                                                     16.667    16.667 r  
    L16                                               0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    18.087 r  zybo_dvi_output_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.249    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1_zybo_dvi_output_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.908    12.341 r  zybo_dvi_output_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.402    13.743    zybo_dvi_output_i/clk_wiz_0/inst/clk_out1_zybo_dvi_output_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.834 r  zybo_dvi_output_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=182, routed)         1.561    15.395    zybo_dvi_output_i/test_pattern_generator_0/inst/clk
    SLICE_X37Y92         FDRE                                         r  zybo_dvi_output_i/test_pattern_generator_0/inst/h_count_reg[2]/C
                         clock pessimism              0.625    16.020    
                         clock uncertainty           -0.136    15.884    
    SLICE_X37Y92         FDRE (Setup_fdre_C_R)       -0.429    15.455    zybo_dvi_output_i/test_pattern_generator_0/inst/h_count_reg[2]
  -------------------------------------------------------------------
                         required time                         15.455    
                         arrival time                          -3.483    
  -------------------------------------------------------------------
                         slack                                 11.972    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 zybo_dvi_output_i/test_pattern_generator_0/inst/b_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_dvi_output_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOut_1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_dvi_output_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_zybo_dvi_output_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_zybo_dvi_output_clk_wiz_0_0 rise@0.000ns - clk_out1_zybo_dvi_output_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.141ns (50.445%)  route 0.139ns (49.555%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.705ns
    Source Clock Delay      (SCD):    -0.475ns
    Clock Pessimism Removal (CPR):    -0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zybo_dvi_output_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  zybo_dvi_output_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1_zybo_dvi_output_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.199    -1.499 r  zybo_dvi_output_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.413    -1.086    zybo_dvi_output_i/clk_wiz_0/inst/clk_out1_zybo_dvi_output_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  zybo_dvi_output_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=182, routed)         0.586    -0.475    zybo_dvi_output_i/test_pattern_generator_0/inst/clk
    SLICE_X39Y93         FDRE                                         r  zybo_dvi_output_i/test_pattern_generator_0/inst/b_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y93         FDRE (Prop_fdre_C_Q)         0.141    -0.334 r  zybo_dvi_output_i/test_pattern_generator_0/inst/b_reg[0]/Q
                         net (fo=14, routed)          0.139    -0.195    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/vid_pData[3]
    SLICE_X42Y93         FDRE                                         r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOut_1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zybo_dvi_output_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  zybo_dvi_output_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1_zybo_dvi_output_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.966    -2.039 r  zybo_dvi_output_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.447    -1.592    zybo_dvi_output_i/clk_wiz_0/inst/clk_out1_zybo_dvi_output_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  zybo_dvi_output_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=182, routed)         0.858    -0.705    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X42Y93         FDRE                                         r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOut_1_reg[3]/C
                         clock pessimism              0.268    -0.437    
    SLICE_X42Y93         FDRE (Hold_fdre_C_D)         0.059    -0.378    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOut_1_reg[3]
  -------------------------------------------------------------------
                         required time                          0.378    
                         arrival time                          -0.195    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/q_m_2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_dvi_output_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_dvi_output_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_zybo_dvi_output_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_zybo_dvi_output_clk_wiz_0_0 rise@0.000ns - clk_out1_zybo_dvi_output_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.186ns (57.913%)  route 0.135ns (42.087%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.704ns
    Source Clock Delay      (SCD):    -0.472ns
    Clock Pessimism Removal (CPR):    -0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zybo_dvi_output_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  zybo_dvi_output_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1_zybo_dvi_output_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.199    -1.499 r  zybo_dvi_output_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.413    -1.086    zybo_dvi_output_i/clk_wiz_0/inst/clk_out1_zybo_dvi_output_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  zybo_dvi_output_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=182, routed)         0.589    -0.472    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X41Y98         FDRE                                         r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/q_m_2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y98         FDRE (Prop_fdre_C_Q)         0.141    -0.331 r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/q_m_2_reg[0]/Q
                         net (fo=1, routed)           0.135    -0.196    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/q_m_2_reg_n_0_[0]
    SLICE_X42Y98         LUT5 (Prop_lut5_I3_O)        0.045    -0.151 r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOutRaw[0]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.151    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOutRaw[0]_i_1__0_n_0
    SLICE_X42Y98         FDRE                                         r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zybo_dvi_output_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  zybo_dvi_output_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1_zybo_dvi_output_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.966    -2.039 r  zybo_dvi_output_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.447    -1.592    zybo_dvi_output_i/clk_wiz_0/inst/clk_out1_zybo_dvi_output_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  zybo_dvi_output_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=182, routed)         0.859    -0.704    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X42Y98         FDRE                                         r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[0]/C
                         clock pessimism              0.248    -0.456    
    SLICE_X42Y98         FDRE (Hold_fdre_C_D)         0.121    -0.335    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[0]
  -------------------------------------------------------------------
                         required time                          0.335    
                         arrival time                          -0.151    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 zybo_dvi_output_i/test_pattern_generator_0/inst/h_count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_dvi_output_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            zybo_dvi_output_i/test_pattern_generator_0/inst/hsync_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_dvi_output_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_zybo_dvi_output_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_zybo_dvi_output_clk_wiz_0_0 rise@0.000ns - clk_out1_zybo_dvi_output_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.186ns (58.946%)  route 0.130ns (41.054%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.707ns
    Source Clock Delay      (SCD):    -0.475ns
    Clock Pessimism Removal (CPR):    -0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zybo_dvi_output_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  zybo_dvi_output_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1_zybo_dvi_output_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.199    -1.499 r  zybo_dvi_output_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.413    -1.086    zybo_dvi_output_i/clk_wiz_0/inst/clk_out1_zybo_dvi_output_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  zybo_dvi_output_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=182, routed)         0.586    -0.475    zybo_dvi_output_i/test_pattern_generator_0/inst/clk
    SLICE_X37Y93         FDRE                                         r  zybo_dvi_output_i/test_pattern_generator_0/inst/h_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y93         FDRE (Prop_fdre_C_Q)         0.141    -0.334 r  zybo_dvi_output_i/test_pattern_generator_0/inst/h_count_reg[5]/Q
                         net (fo=6, routed)           0.130    -0.204    zybo_dvi_output_i/test_pattern_generator_0/inst/h_count_reg[5]
    SLICE_X39Y93         LUT5 (Prop_lut5_I3_O)        0.045    -0.159 r  zybo_dvi_output_i/test_pattern_generator_0/inst/hsync_i_1/O
                         net (fo=1, routed)           0.000    -0.159    zybo_dvi_output_i/test_pattern_generator_0/inst/hsync0
    SLICE_X39Y93         FDRE                                         r  zybo_dvi_output_i/test_pattern_generator_0/inst/hsync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zybo_dvi_output_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  zybo_dvi_output_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1_zybo_dvi_output_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.966    -2.039 r  zybo_dvi_output_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.447    -1.592    zybo_dvi_output_i/clk_wiz_0/inst/clk_out1_zybo_dvi_output_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  zybo_dvi_output_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=182, routed)         0.856    -0.707    zybo_dvi_output_i/test_pattern_generator_0/inst/clk
    SLICE_X39Y93         FDRE                                         r  zybo_dvi_output_i/test_pattern_generator_0/inst/hsync_reg/C
                         clock pessimism              0.248    -0.459    
    SLICE_X39Y93         FDRE (Hold_fdre_C_D)         0.092    -0.367    zybo_dvi_output_i/test_pattern_generator_0/inst/hsync_reg
  -------------------------------------------------------------------
                         required time                          0.367    
                         arrival time                          -0.159    
  -------------------------------------------------------------------
                         slack                                  0.208    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 zybo_dvi_output_i/test_pattern_generator_0/inst/hsync_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_dvi_output_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pC0_1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_dvi_output_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_zybo_dvi_output_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_zybo_dvi_output_clk_wiz_0_0 rise@0.000ns - clk_out1_zybo_dvi_output_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.141ns (44.058%)  route 0.179ns (55.942%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.705ns
    Source Clock Delay      (SCD):    -0.475ns
    Clock Pessimism Removal (CPR):    -0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zybo_dvi_output_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  zybo_dvi_output_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1_zybo_dvi_output_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.199    -1.499 r  zybo_dvi_output_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.413    -1.086    zybo_dvi_output_i/clk_wiz_0/inst/clk_out1_zybo_dvi_output_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  zybo_dvi_output_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=182, routed)         0.586    -0.475    zybo_dvi_output_i/test_pattern_generator_0/inst/clk
    SLICE_X39Y93         FDRE                                         r  zybo_dvi_output_i/test_pattern_generator_0/inst/hsync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y93         FDRE (Prop_fdre_C_Q)         0.141    -0.334 r  zybo_dvi_output_i/test_pattern_generator_0/inst/hsync_reg/Q
                         net (fo=1, routed)           0.179    -0.155    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/vid_pHSync
    SLICE_X40Y93         FDRE                                         r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pC0_1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zybo_dvi_output_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  zybo_dvi_output_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1_zybo_dvi_output_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.966    -2.039 r  zybo_dvi_output_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.447    -1.592    zybo_dvi_output_i/clk_wiz_0/inst/clk_out1_zybo_dvi_output_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  zybo_dvi_output_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=182, routed)         0.858    -0.705    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X40Y93         FDRE                                         r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pC0_1_reg/C
                         clock pessimism              0.268    -0.437    
    SLICE_X40Y93         FDRE (Hold_fdre_C_D)         0.070    -0.367    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pC0_1_reg
  -------------------------------------------------------------------
                         required time                          0.367    
                         arrival time                          -0.155    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 zybo_dvi_output_i/test_pattern_generator_0/inst/h_count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_dvi_output_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            zybo_dvi_output_i/test_pattern_generator_0/inst/g_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_dvi_output_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_zybo_dvi_output_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_zybo_dvi_output_clk_wiz_0_0 rise@0.000ns - clk_out1_zybo_dvi_output_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.186ns (57.169%)  route 0.139ns (42.831%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.707ns
    Source Clock Delay      (SCD):    -0.475ns
    Clock Pessimism Removal (CPR):    -0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zybo_dvi_output_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  zybo_dvi_output_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1_zybo_dvi_output_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.199    -1.499 r  zybo_dvi_output_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.413    -1.086    zybo_dvi_output_i/clk_wiz_0/inst/clk_out1_zybo_dvi_output_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  zybo_dvi_output_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=182, routed)         0.586    -0.475    zybo_dvi_output_i/test_pattern_generator_0/inst/clk
    SLICE_X37Y94         FDRE                                         r  zybo_dvi_output_i/test_pattern_generator_0/inst/h_count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y94         FDRE (Prop_fdre_C_Q)         0.141    -0.334 f  zybo_dvi_output_i/test_pattern_generator_0/inst/h_count_reg[9]/Q
                         net (fo=7, routed)           0.139    -0.194    zybo_dvi_output_i/test_pattern_generator_0/inst/h_count_reg[9]
    SLICE_X39Y94         LUT6 (Prop_lut6_I4_O)        0.045    -0.149 r  zybo_dvi_output_i/test_pattern_generator_0/inst/g[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.149    zybo_dvi_output_i/test_pattern_generator_0/inst/g0
    SLICE_X39Y94         FDRE                                         r  zybo_dvi_output_i/test_pattern_generator_0/inst/g_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zybo_dvi_output_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  zybo_dvi_output_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1_zybo_dvi_output_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.966    -2.039 r  zybo_dvi_output_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.447    -1.592    zybo_dvi_output_i/clk_wiz_0/inst/clk_out1_zybo_dvi_output_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  zybo_dvi_output_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=182, routed)         0.856    -0.707    zybo_dvi_output_i/test_pattern_generator_0/inst/clk
    SLICE_X39Y94         FDRE                                         r  zybo_dvi_output_i/test_pattern_generator_0/inst/g_reg[0]/C
                         clock pessimism              0.248    -0.459    
    SLICE_X39Y94         FDRE (Hold_fdre_C_D)         0.091    -0.368    zybo_dvi_output_i/test_pattern_generator_0/inst/g_reg[0]
  -------------------------------------------------------------------
                         required time                          0.368    
                         arrival time                          -0.149    
  -------------------------------------------------------------------
                         slack                                  0.218    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/q_m_2_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_dvi_output_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_zybo_dvi_output_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_zybo_dvi_output_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_zybo_dvi_output_clk_wiz_0_0 rise@0.000ns - clk_out1_zybo_dvi_output_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.186ns (52.248%)  route 0.170ns (47.752%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.704ns
    Source Clock Delay      (SCD):    -0.472ns
    Clock Pessimism Removal (CPR):    -0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zybo_dvi_output_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  zybo_dvi_output_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1_zybo_dvi_output_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.199    -1.499 r  zybo_dvi_output_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.413    -1.086    zybo_dvi_output_i/clk_wiz_0/inst/clk_out1_zybo_dvi_output_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  zybo_dvi_output_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=182, routed)         0.589    -0.472    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X40Y98         FDRE                                         r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/q_m_2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y98         FDRE (Prop_fdre_C_Q)         0.141    -0.331 r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/q_m_2_reg[2]/Q
                         net (fo=1, routed)           0.170    -0.161    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/q_m_2_reg_n_0_[2]
    SLICE_X42Y98         LUT5 (Prop_lut5_I4_O)        0.045    -0.116 r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOutRaw[2]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.116    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOutRaw[2]_i_1__0_n_0
    SLICE_X42Y98         FDSE                                         r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zybo_dvi_output_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  zybo_dvi_output_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1_zybo_dvi_output_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.966    -2.039 r  zybo_dvi_output_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.447    -1.592    zybo_dvi_output_i/clk_wiz_0/inst/clk_out1_zybo_dvi_output_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  zybo_dvi_output_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=182, routed)         0.859    -0.704    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X42Y98         FDSE                                         r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[2]/C
                         clock pessimism              0.248    -0.456    
    SLICE_X42Y98         FDSE (Hold_fdse_C_D)         0.121    -0.335    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[2]
  -------------------------------------------------------------------
                         required time                          0.335    
                         arrival time                          -0.116    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pC0_2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_dvi_output_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_zybo_dvi_output_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_zybo_dvi_output_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_zybo_dvi_output_clk_wiz_0_0 rise@0.000ns - clk_out1_zybo_dvi_output_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.186ns (56.851%)  route 0.141ns (43.149%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.706ns
    Source Clock Delay      (SCD):    -0.473ns
    Clock Pessimism Removal (CPR):    -0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zybo_dvi_output_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  zybo_dvi_output_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1_zybo_dvi_output_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.199    -1.499 r  zybo_dvi_output_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.413    -1.086    zybo_dvi_output_i/clk_wiz_0/inst/clk_out1_zybo_dvi_output_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  zybo_dvi_output_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=182, routed)         0.588    -0.473    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X40Y93         FDRE                                         r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pC0_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y93         FDRE (Prop_fdre_C_Q)         0.141    -0.332 f  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pC0_2_reg/Q
                         net (fo=11, routed)          0.141    -0.191    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pC0_2_0
    SLICE_X43Y92         LUT5 (Prop_lut5_I4_O)        0.045    -0.146 r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.146    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/q_out_20_in[2]
    SLICE_X43Y92         FDSE                                         r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zybo_dvi_output_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  zybo_dvi_output_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1_zybo_dvi_output_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.966    -2.039 r  zybo_dvi_output_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.447    -1.592    zybo_dvi_output_i/clk_wiz_0/inst/clk_out1_zybo_dvi_output_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  zybo_dvi_output_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=182, routed)         0.857    -0.706    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X43Y92         FDSE                                         r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[2]/C
                         clock pessimism              0.248    -0.458    
    SLICE_X43Y92         FDSE (Hold_fdse_C_D)         0.092    -0.366    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[2]
  -------------------------------------------------------------------
                         required time                          0.366    
                         arrival time                          -0.146    
  -------------------------------------------------------------------
                         slack                                  0.220    

Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 zybo_dvi_output_i/test_pattern_generator_0/inst/vsync_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_dvi_output_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pC1_1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_dvi_output_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_zybo_dvi_output_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_zybo_dvi_output_clk_wiz_0_0 rise@0.000ns - clk_out1_zybo_dvi_output_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.164ns (48.705%)  route 0.173ns (51.295%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.705ns
    Source Clock Delay      (SCD):    -0.476ns
    Clock Pessimism Removal (CPR):    -0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zybo_dvi_output_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  zybo_dvi_output_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1_zybo_dvi_output_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.199    -1.499 r  zybo_dvi_output_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.413    -1.086    zybo_dvi_output_i/clk_wiz_0/inst/clk_out1_zybo_dvi_output_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  zybo_dvi_output_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=182, routed)         0.585    -0.476    zybo_dvi_output_i/test_pattern_generator_0/inst/clk
    SLICE_X38Y92         FDRE                                         r  zybo_dvi_output_i/test_pattern_generator_0/inst/vsync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y92         FDRE (Prop_fdre_C_Q)         0.164    -0.312 r  zybo_dvi_output_i/test_pattern_generator_0/inst/vsync_reg/Q
                         net (fo=1, routed)           0.173    -0.139    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/vid_pVSync
    SLICE_X40Y93         FDRE                                         r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pC1_1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zybo_dvi_output_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  zybo_dvi_output_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1_zybo_dvi_output_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.966    -2.039 r  zybo_dvi_output_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.447    -1.592    zybo_dvi_output_i/clk_wiz_0/inst/clk_out1_zybo_dvi_output_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  zybo_dvi_output_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=182, routed)         0.858    -0.705    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X40Y93         FDRE                                         r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pC1_1_reg/C
                         clock pessimism              0.268    -0.437    
    SLICE_X40Y93         FDRE (Hold_fdre_C_D)         0.070    -0.367    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pC1_1_reg
  -------------------------------------------------------------------
                         required time                          0.367    
                         arrival time                          -0.139    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOut_1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_dvi_output_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/q_m_2_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_dvi_output_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_zybo_dvi_output_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_zybo_dvi_output_clk_wiz_0_0 rise@0.000ns - clk_out1_zybo_dvi_output_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.186ns (51.388%)  route 0.176ns (48.612%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.704ns
    Source Clock Delay      (SCD):    -0.474ns
    Clock Pessimism Removal (CPR):    -0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zybo_dvi_output_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  zybo_dvi_output_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1_zybo_dvi_output_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.199    -1.499 r  zybo_dvi_output_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.413    -1.086    zybo_dvi_output_i/clk_wiz_0/inst/clk_out1_zybo_dvi_output_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  zybo_dvi_output_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=182, routed)         0.587    -0.474    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X39Y98         FDRE                                         r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOut_1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y98         FDRE (Prop_fdre_C_Q)         0.141    -0.333 r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOut_1_reg[3]/Q
                         net (fo=13, routed)          0.176    -0.157    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/p_0_in2_in
    SLICE_X41Y98         LUT5 (Prop_lut5_I1_O)        0.045    -0.112 r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/q_m_2[6]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.112    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/q_m_2[6]_i_1__0_n_0
    SLICE_X41Y98         FDRE                                         r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/q_m_2_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zybo_dvi_output_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  zybo_dvi_output_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1_zybo_dvi_output_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.966    -2.039 r  zybo_dvi_output_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.447    -1.592    zybo_dvi_output_i/clk_wiz_0/inst/clk_out1_zybo_dvi_output_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  zybo_dvi_output_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=182, routed)         0.859    -0.704    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X41Y98         FDRE                                         r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/q_m_2_reg[6]/C
                         clock pessimism              0.268    -0.436    
    SLICE_X41Y98         FDRE (Hold_fdre_C_D)         0.092    -0.344    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/q_m_2_reg[6]
  -------------------------------------------------------------------
                         required time                          0.344    
                         arrival time                          -0.112    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pC0_1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_dvi_output_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pC0_2_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_dvi_output_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_zybo_dvi_output_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_zybo_dvi_output_clk_wiz_0_0 rise@0.000ns - clk_out1_zybo_dvi_output_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.141ns (44.023%)  route 0.179ns (55.977%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.707ns
    Source Clock Delay      (SCD):    -0.475ns
    Clock Pessimism Removal (CPR):    -0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zybo_dvi_output_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  zybo_dvi_output_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1_zybo_dvi_output_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.199    -1.499 r  zybo_dvi_output_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.413    -1.086    zybo_dvi_output_i/clk_wiz_0/inst/clk_out1_zybo_dvi_output_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  zybo_dvi_output_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=182, routed)         0.586    -0.475    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X40Y89         FDRE                                         r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pC0_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y89         FDRE (Prop_fdre_C_Q)         0.141    -0.334 r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pC0_1_reg/Q
                         net (fo=1, routed)           0.179    -0.154    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pC0_1_reg_n_0
    SLICE_X41Y89         FDRE                                         r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pC0_2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zybo_dvi_output_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  zybo_dvi_output_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1_zybo_dvi_output_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.966    -2.039 r  zybo_dvi_output_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.447    -1.592    zybo_dvi_output_i/clk_wiz_0/inst/clk_out1_zybo_dvi_output_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  zybo_dvi_output_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=182, routed)         0.856    -0.707    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X41Y89         FDRE                                         r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pC0_2_reg/C
                         clock pessimism              0.245    -0.462    
    SLICE_X41Y89         FDRE (Hold_fdre_C_D)         0.075    -0.387    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pC0_2_reg
  -------------------------------------------------------------------
                         required time                          0.387    
                         arrival time                          -0.154    
  -------------------------------------------------------------------
                         slack                                  0.232    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_zybo_dvi_output_clk_wiz_0_0
Waveform(ns):       { 0.000 8.333 }
Period(ns):         16.667
Sources:            { zybo_dvi_output_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         16.667      14.511     BUFGCTRL_X0Y16   zybo_dvi_output_i/clk_wiz_0/inst/clkout1_buf/I
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         16.667      15.000     OLOGIC_X0Y74     zybo_dvi_output_i/rgb2dvi_0/U0/ClockSerializer/SerializerMaster/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         16.667      15.000     OLOGIC_X0Y73     zybo_dvi_output_i/rgb2dvi_0/U0/ClockSerializer/SerializerSlave/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         16.667      15.000     OLOGIC_X0Y98     zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         16.667      15.000     OLOGIC_X0Y97     zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerSlave/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         16.667      15.000     OLOGIC_X0Y92     zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         16.667      15.000     OLOGIC_X0Y91     zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerSlave/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         16.667      15.000     OLOGIC_X0Y96     zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         16.667      15.000     OLOGIC_X0Y95     zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerSlave/CLKDIV
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         16.667      15.418     MMCME2_ADV_X0Y1  zybo_dvi_output_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       16.667      196.693    MMCME2_ADV_X0Y1  zybo_dvi_output_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X41Y91     zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/cnt_t_3_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X41Y91     zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/cnt_t_3_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X38Y90     zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/cnt_t_3_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X38Y90     zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/cnt_t_3_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X40Y91     zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/cnt_t_3_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X40Y91     zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/cnt_t_3_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X39Y91     zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/cnt_t_3_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X39Y91     zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/cnt_t_3_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X39Y90     zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/cnt_t_3_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X39Y90     zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/cnt_t_3_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X41Y91     zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/cnt_t_3_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X41Y91     zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/cnt_t_3_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X38Y90     zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/cnt_t_3_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X38Y90     zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/cnt_t_3_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X40Y91     zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/cnt_t_3_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X40Y91     zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/cnt_t_3_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X39Y91     zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/cnt_t_3_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X39Y91     zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/cnt_t_3_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X39Y90     zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/cnt_t_3_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X39Y90     zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/cnt_t_3_reg[4]/C



---------------------------------------------------------------------------------------------------
From Clock:  zybo_dvi_output_i/rgb2dvi_0/U0/SerialClk
  To Clock:  zybo_dvi_output_i/rgb2dvi_0/U0/SerialClk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.666ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         zybo_dvi_output_i/rgb2dvi_0/U0/SerialClk
Waveform(ns):       { 0.000 1.667 }
Period(ns):         3.333
Sources:            { zybo_dvi_output_i/rgb2dvi_0/U0/SerialClk }

Check Type  Corner  Lib Pin        Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period  n/a     OSERDESE2/CLK  n/a            1.667         3.333       1.666      OLOGIC_X0Y74  zybo_dvi_output_i/rgb2dvi_0/U0/ClockSerializer/SerializerMaster/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.667         3.333       1.666      OLOGIC_X0Y73  zybo_dvi_output_i/rgb2dvi_0/U0/ClockSerializer/SerializerSlave/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.667         3.333       1.666      OLOGIC_X0Y98  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.667         3.333       1.666      OLOGIC_X0Y97  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerSlave/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.667         3.333       1.666      OLOGIC_X0Y92  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.667         3.333       1.666      OLOGIC_X0Y91  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerSlave/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.667         3.333       1.666      OLOGIC_X0Y96  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.667         3.333       1.666      OLOGIC_X0Y95  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerSlave/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_zybo_dvi_output_clk_wiz_0_0
  To Clock:  clk_out2_zybo_dvi_output_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.178ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_zybo_dvi_output_clk_wiz_0_0
Waveform(ns):       { 0.000 1.667 }
Period(ns):         3.333
Sources:            { zybo_dvi_output_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            2.155         3.333       1.178      BUFGCTRL_X0Y17   zybo_dvi_output_i/clk_wiz_0/inst/clkout2_buf/I
Min Period  n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         3.333       2.084      MMCME2_ADV_X0Y1  zybo_dvi_output_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
Max Period  n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       3.333       210.027    MMCME2_ADV_X0Y1  zybo_dvi_output_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_zybo_dvi_output_clk_wiz_0_0
  To Clock:  clkfbout_zybo_dvi_output_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       37.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_zybo_dvi_output_clk_wiz_0_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { zybo_dvi_output_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         40.000      37.845     BUFGCTRL_X0Y18   zybo_dvi_output_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         40.000      38.751     MMCME2_ADV_X0Y1  zybo_dvi_output_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         40.000      38.751     MMCME2_ADV_X0Y1  zybo_dvi_output_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       40.000      60.000     MMCME2_ADV_X0Y1  zybo_dvi_output_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       40.000      173.360    MMCME2_ADV_X0Y1  zybo_dvi_output_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         8.000       6.751      MMCME2_ADV_X0Y1  zybo_dvi_output_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       8.000       92.000     MMCME2_ADV_X0Y1  zybo_dvi_output_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y1  zybo_dvi_output_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y1  zybo_dvi_output_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y1  zybo_dvi_output_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y1  zybo_dvi_output_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_zybo_dvi_output_clk_wiz_0_0_1
  To Clock:  clk_out1_zybo_dvi_output_clk_wiz_0_0_1

Setup :            0  Failing Endpoints,  Worst Slack       10.835ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.183ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        7.833ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             10.835ns  (required time - arrival time)
  Source:                 zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/n1q_m_2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_dvi_output_clk_wiz_0_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/cnt_t_3_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_dvi_output_clk_wiz_0_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_zybo_dvi_output_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_zybo_dvi_output_clk_wiz_0_0_1 rise@16.667ns - clk_out1_zybo_dvi_output_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        5.669ns  (logic 1.570ns (27.694%)  route 4.099ns (72.306%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.271ns = ( 15.395 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zybo_dvi_output_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  zybo_dvi_output_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1_zybo_dvi_output_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.780    -4.004 r  zybo_dvi_output_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.544    -2.460    zybo_dvi_output_i/clk_wiz_0/inst/clk_out1_zybo_dvi_output_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  zybo_dvi_output_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=182, routed)         1.737    -0.622    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X41Y88         FDRE                                         r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/n1q_m_2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y88         FDRE (Prop_fdre_C_Q)         0.456    -0.166 r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/n1q_m_2_reg[0]/Q
                         net (fo=17, routed)          1.762     1.596    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/n1q_m_2_reg_n_0_[0]
    SLICE_X41Y91         LUT4 (Prop_lut4_I0_O)        0.152     1.748 f  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/cnt_t_3[2]_i_9/O
                         net (fo=2, routed)           0.858     2.606    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/cnt_t_3[2]_i_9_n_0
    SLICE_X38Y92         LUT6 (Prop_lut6_I1_O)        0.332     2.938 r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/cnt_t_3[4]_i_15/O
                         net (fo=2, routed)           0.820     3.758    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/cnt_t_3[4]_i_15_n_0
    SLICE_X38Y91         LUT5 (Prop_lut5_I2_O)        0.124     3.882 f  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/cnt_t_3[3]_i_6__1/O
                         net (fo=1, routed)           0.000     3.882    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/cnt_t_3[3]_i_6__1_n_0
    SLICE_X38Y91         MUXF7 (Prop_muxf7_I0_O)      0.209     4.091 f  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/cnt_t_3_reg[3]_i_2/O
                         net (fo=1, routed)           0.659     4.750    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/cnt_t_3_reg[3]_i_2_n_0
    SLICE_X39Y91         LUT6 (Prop_lut6_I0_O)        0.297     5.047 r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/cnt_t_3[3]_i_1/O
                         net (fo=1, routed)           0.000     5.047    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/cnt_t_2[3]
    SLICE_X39Y91         FDRE                                         r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/cnt_t_3_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zybo_dvi_output_clk_wiz_0_0_1 rise edge)
                                                     16.667    16.667 r  
    L16                                               0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    18.087 r  zybo_dvi_output_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.249    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1_zybo_dvi_output_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.908    12.341 r  zybo_dvi_output_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.402    13.743    zybo_dvi_output_i/clk_wiz_0/inst/clk_out1_zybo_dvi_output_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.834 r  zybo_dvi_output_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=182, routed)         1.561    15.395    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X39Y91         FDRE                                         r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/cnt_t_3_reg[3]/C
                         clock pessimism              0.588    15.983    
                         clock uncertainty           -0.132    15.851    
    SLICE_X39Y91         FDRE (Setup_fdre_C_D)        0.031    15.882    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/cnt_t_3_reg[3]
  -------------------------------------------------------------------
                         required time                         15.882    
                         arrival time                          -5.047    
  -------------------------------------------------------------------
                         slack                                 10.835    

Slack (MET) :             11.195ns  (required time - arrival time)
  Source:                 zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/n1q_m_2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_dvi_output_clk_wiz_0_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/cnt_t_3_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_dvi_output_clk_wiz_0_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_zybo_dvi_output_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_zybo_dvi_output_clk_wiz_0_0_1 rise@16.667ns - clk_out1_zybo_dvi_output_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        5.308ns  (logic 1.575ns (29.674%)  route 3.733ns (70.326%))
  Logic Levels:           5  (LUT4=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.272ns = ( 15.394 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zybo_dvi_output_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  zybo_dvi_output_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1_zybo_dvi_output_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.780    -4.004 r  zybo_dvi_output_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.544    -2.460    zybo_dvi_output_i/clk_wiz_0/inst/clk_out1_zybo_dvi_output_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  zybo_dvi_output_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=182, routed)         1.737    -0.622    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X41Y88         FDRE                                         r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/n1q_m_2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y88         FDRE (Prop_fdre_C_Q)         0.456    -0.166 r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/n1q_m_2_reg[0]/Q
                         net (fo=17, routed)          1.762     1.596    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/n1q_m_2_reg_n_0_[0]
    SLICE_X41Y91         LUT4 (Prop_lut4_I0_O)        0.152     1.748 f  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/cnt_t_3[2]_i_9/O
                         net (fo=2, routed)           0.858     2.606    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/cnt_t_3[2]_i_9_n_0
    SLICE_X38Y92         LUT6 (Prop_lut6_I1_O)        0.332     2.938 r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/cnt_t_3[4]_i_15/O
                         net (fo=2, routed)           0.817     3.755    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/cnt_t_3[4]_i_15_n_0
    SLICE_X39Y91         LUT6 (Prop_lut6_I2_O)        0.124     3.879 r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/cnt_t_3[4]_i_13__0/O
                         net (fo=1, routed)           0.000     3.879    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/cnt_t_3[4]_i_13__0_n_0
    SLICE_X39Y91         MUXF7 (Prop_muxf7_I0_O)      0.212     4.091 r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/cnt_t_3_reg[4]_i_7/O
                         net (fo=1, routed)           0.296     4.387    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/cnt_t_3_reg[4]_i_7_n_0
    SLICE_X39Y90         LUT6 (Prop_lut6_I5_O)        0.299     4.686 r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/cnt_t_3[4]_i_2/O
                         net (fo=1, routed)           0.000     4.686    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/cnt_t_2[4]
    SLICE_X39Y90         FDRE                                         r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/cnt_t_3_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zybo_dvi_output_clk_wiz_0_0_1 rise edge)
                                                     16.667    16.667 r  
    L16                                               0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    18.087 r  zybo_dvi_output_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.249    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1_zybo_dvi_output_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.908    12.341 r  zybo_dvi_output_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.402    13.743    zybo_dvi_output_i/clk_wiz_0/inst/clk_out1_zybo_dvi_output_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.834 r  zybo_dvi_output_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=182, routed)         1.560    15.394    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X39Y90         FDRE                                         r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/cnt_t_3_reg[4]/C
                         clock pessimism              0.588    15.982    
                         clock uncertainty           -0.132    15.850    
    SLICE_X39Y90         FDRE (Setup_fdre_C_D)        0.031    15.881    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/cnt_t_3_reg[4]
  -------------------------------------------------------------------
                         required time                         15.881    
                         arrival time                          -4.686    
  -------------------------------------------------------------------
                         slack                                 11.195    

Slack (MET) :             11.525ns  (required time - arrival time)
  Source:                 zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/cnt_t_3_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_dvi_output_clk_wiz_0_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/cnt_t_3_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_dvi_output_clk_wiz_0_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_zybo_dvi_output_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_zybo_dvi_output_clk_wiz_0_0_1 rise@16.667ns - clk_out1_zybo_dvi_output_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        5.014ns  (logic 1.636ns (32.630%)  route 3.378ns (67.370%))
  Logic Levels:           5  (LUT5=2 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.269ns = ( 15.397 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    0.625ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zybo_dvi_output_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  zybo_dvi_output_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1_zybo_dvi_output_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.780    -4.004 r  zybo_dvi_output_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.544    -2.460    zybo_dvi_output_i/clk_wiz_0/inst/clk_out1_zybo_dvi_output_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  zybo_dvi_output_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=182, routed)         1.739    -0.620    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X38Y97         FDRE                                         r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/cnt_t_3_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y97         FDRE (Prop_fdre_C_Q)         0.518    -0.102 r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/cnt_t_3_reg[1]/Q
                         net (fo=9, routed)           1.173     1.071    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/cnt_t_3_reg_n_0_[1]
    SLICE_X38Y98         LUT5 (Prop_lut5_I0_O)        0.150     1.221 r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/cnt_t_3[1]_i_3__0/O
                         net (fo=3, routed)           1.119     2.341    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/cnt_t_3[1]_i_3__0_n_0
    SLICE_X36Y97         LUT5 (Prop_lut5_I3_O)        0.328     2.669 r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/cnt_t_3[2]_i_6__0/O
                         net (fo=2, routed)           0.496     3.165    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/cnt_t_3[2]_i_6__0_n_0
    SLICE_X37Y99         LUT6 (Prop_lut6_I1_O)        0.124     3.289 f  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/cnt_t_3[3]_i_7/O
                         net (fo=1, routed)           0.000     3.289    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/cnt_t_3[3]_i_7_n_0
    SLICE_X37Y99         MUXF7 (Prop_muxf7_I1_O)      0.217     3.506 f  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/cnt_t_3_reg[3]_i_2__0/O
                         net (fo=1, routed)           0.589     4.095    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/cnt_t_3_reg[3]_i_2__0_n_0
    SLICE_X36Y99         LUT6 (Prop_lut6_I0_O)        0.299     4.394 r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/cnt_t_3[3]_i_1__0/O
                         net (fo=1, routed)           0.000     4.394    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/cnt_t_2[3]
    SLICE_X36Y99         FDRE                                         r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/cnt_t_3_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zybo_dvi_output_clk_wiz_0_0_1 rise edge)
                                                     16.667    16.667 r  
    L16                                               0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    18.087 r  zybo_dvi_output_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.249    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1_zybo_dvi_output_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.908    12.341 r  zybo_dvi_output_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.402    13.743    zybo_dvi_output_i/clk_wiz_0/inst/clk_out1_zybo_dvi_output_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.834 r  zybo_dvi_output_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=182, routed)         1.563    15.397    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X36Y99         FDRE                                         r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/cnt_t_3_reg[3]/C
                         clock pessimism              0.625    16.022    
                         clock uncertainty           -0.132    15.890    
    SLICE_X36Y99         FDRE (Setup_fdre_C_D)        0.029    15.919    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/cnt_t_3_reg[3]
  -------------------------------------------------------------------
                         required time                         15.919    
                         arrival time                          -4.394    
  -------------------------------------------------------------------
                         slack                                 11.525    

Slack (MET) :             11.676ns  (required time - arrival time)
  Source:                 zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/q_m_2_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_dvi_output_clk_wiz_0_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/cnt_t_3_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_dvi_output_clk_wiz_0_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_zybo_dvi_output_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_zybo_dvi_output_clk_wiz_0_0_1 rise@16.667ns - clk_out1_zybo_dvi_output_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.824ns  (logic 1.479ns (30.657%)  route 3.345ns (69.343%))
  Logic Levels:           5  (LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.269ns = ( 15.397 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zybo_dvi_output_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  zybo_dvi_output_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1_zybo_dvi_output_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.780    -4.004 r  zybo_dvi_output_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.544    -2.460    zybo_dvi_output_i/clk_wiz_0/inst/clk_out1_zybo_dvi_output_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  zybo_dvi_output_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=182, routed)         1.741    -0.618    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X40Y99         FDRE                                         r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/q_m_2_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y99         FDRE (Prop_fdre_C_Q)         0.419    -0.199 f  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/q_m_2_reg[8]/Q
                         net (fo=20, routed)          1.105     0.907    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/Q[0]
    SLICE_X38Y98         LUT6 (Prop_lut6_I0_O)        0.296     1.203 f  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/cnt_t_3[2]_i_7__0/O
                         net (fo=3, routed)           1.146     2.348    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/cnt_t_3[2]_i_7__0_n_0
    SLICE_X37Y98         LUT6 (Prop_lut6_I3_O)        0.124     2.472 r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/cnt_t_3[4]_i_14/O
                         net (fo=1, routed)           0.665     3.137    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/cnt_t_3[4]_i_14_n_0
    SLICE_X37Y98         LUT6 (Prop_lut6_I0_O)        0.124     3.261 r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/cnt_t_3[4]_i_12__0/O
                         net (fo=1, routed)           0.000     3.261    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/cnt_t_3[4]_i_12__0_n_0
    SLICE_X37Y98         MUXF7 (Prop_muxf7_I1_O)      0.217     3.478 r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/cnt_t_3_reg[4]_i_6/O
                         net (fo=1, routed)           0.430     3.908    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/cnt_t_3_reg[4]_i_6_n_0
    SLICE_X36Y98         LUT6 (Prop_lut6_I5_O)        0.299     4.207 r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/cnt_t_3[4]_i_1__0/O
                         net (fo=1, routed)           0.000     4.207    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/cnt_t_2[4]
    SLICE_X36Y98         FDRE                                         r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/cnt_t_3_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zybo_dvi_output_clk_wiz_0_0_1 rise edge)
                                                     16.667    16.667 r  
    L16                                               0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    18.087 r  zybo_dvi_output_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.249    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1_zybo_dvi_output_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.908    12.341 r  zybo_dvi_output_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.402    13.743    zybo_dvi_output_i/clk_wiz_0/inst/clk_out1_zybo_dvi_output_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.834 r  zybo_dvi_output_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=182, routed)         1.563    15.397    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X36Y98         FDRE                                         r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/cnt_t_3_reg[4]/C
                         clock pessimism              0.588    15.985    
                         clock uncertainty           -0.132    15.853    
    SLICE_X36Y98         FDRE (Setup_fdre_C_D)        0.029    15.882    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/cnt_t_3_reg[4]
  -------------------------------------------------------------------
                         required time                         15.882    
                         arrival time                          -4.207    
  -------------------------------------------------------------------
                         slack                                 11.676    

Slack (MET) :             11.680ns  (required time - arrival time)
  Source:                 zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/cnt_t_3_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_dvi_output_clk_wiz_0_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/cnt_t_3_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_dvi_output_clk_wiz_0_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_zybo_dvi_output_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_zybo_dvi_output_clk_wiz_0_0_1 rise@16.667ns - clk_out1_zybo_dvi_output_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.859ns  (logic 1.244ns (25.600%)  route 3.615ns (74.400%))
  Logic Levels:           4  (LUT5=2 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.269ns = ( 15.397 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    0.625ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zybo_dvi_output_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  zybo_dvi_output_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1_zybo_dvi_output_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.780    -4.004 r  zybo_dvi_output_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.544    -2.460    zybo_dvi_output_i/clk_wiz_0/inst/clk_out1_zybo_dvi_output_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  zybo_dvi_output_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=182, routed)         1.739    -0.620    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X38Y97         FDRE                                         r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/cnt_t_3_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y97         FDRE (Prop_fdre_C_Q)         0.518    -0.102 r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/cnt_t_3_reg[1]/Q
                         net (fo=9, routed)           1.173     1.071    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/cnt_t_3_reg_n_0_[1]
    SLICE_X38Y98         LUT5 (Prop_lut5_I0_O)        0.150     1.221 r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/cnt_t_3[1]_i_3__0/O
                         net (fo=3, routed)           1.119     2.341    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/cnt_t_3[1]_i_3__0_n_0
    SLICE_X36Y97         LUT5 (Prop_lut5_I3_O)        0.328     2.669 r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/cnt_t_3[2]_i_6__0/O
                         net (fo=2, routed)           0.667     3.336    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/cnt_t_3[2]_i_6__0_n_0
    SLICE_X37Y97         LUT6 (Prop_lut6_I0_O)        0.124     3.460 f  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/cnt_t_3[2]_i_2__0/O
                         net (fo=1, routed)           0.656     4.116    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/cnt_t_3[2]_i_2__0_n_0
    SLICE_X36Y97         LUT6 (Prop_lut6_I0_O)        0.124     4.240 r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/cnt_t_3[2]_i_1__0/O
                         net (fo=1, routed)           0.000     4.240    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/cnt_t_2[2]
    SLICE_X36Y97         FDRE                                         r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/cnt_t_3_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zybo_dvi_output_clk_wiz_0_0_1 rise edge)
                                                     16.667    16.667 r  
    L16                                               0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    18.087 r  zybo_dvi_output_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.249    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1_zybo_dvi_output_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.908    12.341 r  zybo_dvi_output_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.402    13.743    zybo_dvi_output_i/clk_wiz_0/inst/clk_out1_zybo_dvi_output_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.834 r  zybo_dvi_output_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=182, routed)         1.563    15.397    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X36Y97         FDRE                                         r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/cnt_t_3_reg[2]/C
                         clock pessimism              0.625    16.022    
                         clock uncertainty           -0.132    15.890    
    SLICE_X36Y97         FDRE (Setup_fdre_C_D)        0.029    15.919    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/cnt_t_3_reg[2]
  -------------------------------------------------------------------
                         required time                         15.919    
                         arrival time                          -4.240    
  -------------------------------------------------------------------
                         slack                                 11.680    

Slack (MET) :             11.801ns  (required time - arrival time)
  Source:                 zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1d_1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_dvi_output_clk_wiz_0_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n0q_m_2_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_dvi_output_clk_wiz_0_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_zybo_dvi_output_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_zybo_dvi_output_clk_wiz_0_0_1 rise@16.667ns - clk_out1_zybo_dvi_output_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.431ns  (logic 1.223ns (27.600%)  route 3.208ns (72.400%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.269ns = ( 15.397 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zybo_dvi_output_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  zybo_dvi_output_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1_zybo_dvi_output_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.780    -4.004 r  zybo_dvi_output_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.544    -2.460    zybo_dvi_output_i/clk_wiz_0/inst/clk_out1_zybo_dvi_output_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  zybo_dvi_output_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=182, routed)         1.741    -0.618    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X40Y99         FDRE                                         r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1d_1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y99         FDRE (Prop_fdre_C_Q)         0.419    -0.199 r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1d_1_reg[0]/Q
                         net (fo=3, routed)           1.128     0.929    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1d_1_reg_n_0_[0]
    SLICE_X40Y99         LUT5 (Prop_lut5_I0_O)        0.328     1.257 r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/q_m_2[7]_i_2__0/O
                         net (fo=3, routed)           0.825     2.082    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/q_m_2[7]_i_2__0_n_0
    SLICE_X40Y98         LUT6 (Prop_lut6_I0_O)        0.327     2.409 r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/q_m_2[7]_i_1__0/O
                         net (fo=9, routed)           0.614     3.023    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/q_m_2[7]_i_1__0_n_0
    SLICE_X39Y98         LUT4 (Prop_lut4_I1_O)        0.149     3.172 r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n0q_m_2[0]_i_1__0/O
                         net (fo=1, routed)           0.642     3.813    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n0q_m_2[0]_i_1__0_n_0
    SLICE_X38Y98         FDRE                                         r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n0q_m_2_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zybo_dvi_output_clk_wiz_0_0_1 rise edge)
                                                     16.667    16.667 r  
    L16                                               0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    18.087 r  zybo_dvi_output_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.249    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1_zybo_dvi_output_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.908    12.341 r  zybo_dvi_output_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.402    13.743    zybo_dvi_output_i/clk_wiz_0/inst/clk_out1_zybo_dvi_output_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.834 r  zybo_dvi_output_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=182, routed)         1.563    15.397    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X38Y98         FDRE                                         r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n0q_m_2_reg[0]/C
                         clock pessimism              0.588    15.985    
                         clock uncertainty           -0.132    15.853    
    SLICE_X38Y98         FDRE (Setup_fdre_C_D)       -0.239    15.614    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n0q_m_2_reg[0]
  -------------------------------------------------------------------
                         required time                         15.614    
                         arrival time                          -3.813    
  -------------------------------------------------------------------
                         slack                                 11.801    

Slack (MET) :             11.856ns  (required time - arrival time)
  Source:                 zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1d_1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_dvi_output_clk_wiz_0_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1q_m_2_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_dvi_output_clk_wiz_0_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_zybo_dvi_output_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_zybo_dvi_output_clk_wiz_0_0_1 rise@16.667ns - clk_out1_zybo_dvi_output_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.362ns  (logic 1.226ns (28.106%)  route 3.136ns (71.894%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.269ns = ( 15.397 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zybo_dvi_output_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  zybo_dvi_output_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1_zybo_dvi_output_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.780    -4.004 r  zybo_dvi_output_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.544    -2.460    zybo_dvi_output_i/clk_wiz_0/inst/clk_out1_zybo_dvi_output_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  zybo_dvi_output_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=182, routed)         1.741    -0.618    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X40Y99         FDRE                                         r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1d_1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y99         FDRE (Prop_fdre_C_Q)         0.419    -0.199 r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1d_1_reg[0]/Q
                         net (fo=3, routed)           1.128     0.929    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1d_1_reg_n_0_[0]
    SLICE_X40Y99         LUT5 (Prop_lut5_I0_O)        0.328     1.257 r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/q_m_2[7]_i_2__0/O
                         net (fo=3, routed)           0.825     2.082    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/q_m_2[7]_i_2__0_n_0
    SLICE_X40Y98         LUT6 (Prop_lut6_I0_O)        0.327     2.409 r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/q_m_2[7]_i_1__0/O
                         net (fo=9, routed)           0.848     3.257    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/q_m_2[7]_i_1__0_n_0
    SLICE_X39Y98         LUT4 (Prop_lut4_I1_O)        0.152     3.409 r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1q_m_2[0]_i_1__0/O
                         net (fo=1, routed)           0.336     3.744    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1q_m_2[0]_i_1__0_n_0
    SLICE_X38Y98         FDRE                                         r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1q_m_2_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zybo_dvi_output_clk_wiz_0_0_1 rise edge)
                                                     16.667    16.667 r  
    L16                                               0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    18.087 r  zybo_dvi_output_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.249    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1_zybo_dvi_output_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.908    12.341 r  zybo_dvi_output_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.402    13.743    zybo_dvi_output_i/clk_wiz_0/inst/clk_out1_zybo_dvi_output_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.834 r  zybo_dvi_output_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=182, routed)         1.563    15.397    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X38Y98         FDRE                                         r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1q_m_2_reg[0]/C
                         clock pessimism              0.588    15.985    
                         clock uncertainty           -0.132    15.853    
    SLICE_X38Y98         FDRE (Setup_fdre_C_D)       -0.253    15.600    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1q_m_2_reg[0]
  -------------------------------------------------------------------
                         required time                         15.600    
                         arrival time                          -3.744    
  -------------------------------------------------------------------
                         slack                                 11.856    

Slack (MET) :             11.976ns  (required time - arrival time)
  Source:                 zybo_dvi_output_i/test_pattern_generator_0/inst/h_count_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_dvi_output_clk_wiz_0_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            zybo_dvi_output_i/test_pattern_generator_0/inst/h_count_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_dvi_output_clk_wiz_0_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_zybo_dvi_output_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_zybo_dvi_output_clk_wiz_0_0_1 rise@16.667ns - clk_out1_zybo_dvi_output_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.104ns  (logic 0.934ns (22.759%)  route 3.170ns (77.241%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.271ns = ( 15.395 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    0.625ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zybo_dvi_output_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  zybo_dvi_output_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1_zybo_dvi_output_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.780    -4.004 r  zybo_dvi_output_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.544    -2.460    zybo_dvi_output_i/clk_wiz_0/inst/clk_out1_zybo_dvi_output_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  zybo_dvi_output_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=182, routed)         1.738    -0.621    zybo_dvi_output_i/test_pattern_generator_0/inst/clk
    SLICE_X37Y94         FDRE                                         r  zybo_dvi_output_i/test_pattern_generator_0/inst/h_count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y94         FDRE (Prop_fdre_C_Q)         0.456    -0.165 r  zybo_dvi_output_i/test_pattern_generator_0/inst/h_count_reg[10]/Q
                         net (fo=5, routed)           1.282     1.118    zybo_dvi_output_i/test_pattern_generator_0/inst/h_count_reg[10]
    SLICE_X38Y94         LUT3 (Prop_lut3_I1_O)        0.150     1.268 r  zybo_dvi_output_i/test_pattern_generator_0/inst/g[0]_i_4/O
                         net (fo=4, routed)           0.849     2.116    zybo_dvi_output_i/test_pattern_generator_0/inst/g[0]_i_4_n_0
    SLICE_X38Y93         LUT6 (Prop_lut6_I0_O)        0.328     2.444 r  zybo_dvi_output_i/test_pattern_generator_0/inst/h_count[0]_i_1/O
                         net (fo=26, routed)          1.039     3.483    zybo_dvi_output_i/test_pattern_generator_0/inst/h_count[0]_i_1_n_0
    SLICE_X37Y92         FDRE                                         r  zybo_dvi_output_i/test_pattern_generator_0/inst/h_count_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zybo_dvi_output_clk_wiz_0_0_1 rise edge)
                                                     16.667    16.667 r  
    L16                                               0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    18.087 r  zybo_dvi_output_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.249    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1_zybo_dvi_output_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.908    12.341 r  zybo_dvi_output_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.402    13.743    zybo_dvi_output_i/clk_wiz_0/inst/clk_out1_zybo_dvi_output_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.834 r  zybo_dvi_output_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=182, routed)         1.561    15.395    zybo_dvi_output_i/test_pattern_generator_0/inst/clk
    SLICE_X37Y92         FDRE                                         r  zybo_dvi_output_i/test_pattern_generator_0/inst/h_count_reg[0]/C
                         clock pessimism              0.625    16.020    
                         clock uncertainty           -0.132    15.888    
    SLICE_X37Y92         FDRE (Setup_fdre_C_R)       -0.429    15.459    zybo_dvi_output_i/test_pattern_generator_0/inst/h_count_reg[0]
  -------------------------------------------------------------------
                         required time                         15.459    
                         arrival time                          -3.483    
  -------------------------------------------------------------------
                         slack                                 11.976    

Slack (MET) :             11.976ns  (required time - arrival time)
  Source:                 zybo_dvi_output_i/test_pattern_generator_0/inst/h_count_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_dvi_output_clk_wiz_0_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            zybo_dvi_output_i/test_pattern_generator_0/inst/h_count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_dvi_output_clk_wiz_0_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_zybo_dvi_output_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_zybo_dvi_output_clk_wiz_0_0_1 rise@16.667ns - clk_out1_zybo_dvi_output_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.104ns  (logic 0.934ns (22.759%)  route 3.170ns (77.241%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.271ns = ( 15.395 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    0.625ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zybo_dvi_output_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  zybo_dvi_output_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1_zybo_dvi_output_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.780    -4.004 r  zybo_dvi_output_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.544    -2.460    zybo_dvi_output_i/clk_wiz_0/inst/clk_out1_zybo_dvi_output_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  zybo_dvi_output_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=182, routed)         1.738    -0.621    zybo_dvi_output_i/test_pattern_generator_0/inst/clk
    SLICE_X37Y94         FDRE                                         r  zybo_dvi_output_i/test_pattern_generator_0/inst/h_count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y94         FDRE (Prop_fdre_C_Q)         0.456    -0.165 r  zybo_dvi_output_i/test_pattern_generator_0/inst/h_count_reg[10]/Q
                         net (fo=5, routed)           1.282     1.118    zybo_dvi_output_i/test_pattern_generator_0/inst/h_count_reg[10]
    SLICE_X38Y94         LUT3 (Prop_lut3_I1_O)        0.150     1.268 r  zybo_dvi_output_i/test_pattern_generator_0/inst/g[0]_i_4/O
                         net (fo=4, routed)           0.849     2.116    zybo_dvi_output_i/test_pattern_generator_0/inst/g[0]_i_4_n_0
    SLICE_X38Y93         LUT6 (Prop_lut6_I0_O)        0.328     2.444 r  zybo_dvi_output_i/test_pattern_generator_0/inst/h_count[0]_i_1/O
                         net (fo=26, routed)          1.039     3.483    zybo_dvi_output_i/test_pattern_generator_0/inst/h_count[0]_i_1_n_0
    SLICE_X37Y92         FDRE                                         r  zybo_dvi_output_i/test_pattern_generator_0/inst/h_count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zybo_dvi_output_clk_wiz_0_0_1 rise edge)
                                                     16.667    16.667 r  
    L16                                               0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    18.087 r  zybo_dvi_output_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.249    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1_zybo_dvi_output_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.908    12.341 r  zybo_dvi_output_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.402    13.743    zybo_dvi_output_i/clk_wiz_0/inst/clk_out1_zybo_dvi_output_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.834 r  zybo_dvi_output_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=182, routed)         1.561    15.395    zybo_dvi_output_i/test_pattern_generator_0/inst/clk
    SLICE_X37Y92         FDRE                                         r  zybo_dvi_output_i/test_pattern_generator_0/inst/h_count_reg[1]/C
                         clock pessimism              0.625    16.020    
                         clock uncertainty           -0.132    15.888    
    SLICE_X37Y92         FDRE (Setup_fdre_C_R)       -0.429    15.459    zybo_dvi_output_i/test_pattern_generator_0/inst/h_count_reg[1]
  -------------------------------------------------------------------
                         required time                         15.459    
                         arrival time                          -3.483    
  -------------------------------------------------------------------
                         slack                                 11.976    

Slack (MET) :             11.976ns  (required time - arrival time)
  Source:                 zybo_dvi_output_i/test_pattern_generator_0/inst/h_count_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_dvi_output_clk_wiz_0_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            zybo_dvi_output_i/test_pattern_generator_0/inst/h_count_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_dvi_output_clk_wiz_0_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_zybo_dvi_output_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_zybo_dvi_output_clk_wiz_0_0_1 rise@16.667ns - clk_out1_zybo_dvi_output_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.104ns  (logic 0.934ns (22.759%)  route 3.170ns (77.241%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.271ns = ( 15.395 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    0.625ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zybo_dvi_output_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  zybo_dvi_output_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1_zybo_dvi_output_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.780    -4.004 r  zybo_dvi_output_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.544    -2.460    zybo_dvi_output_i/clk_wiz_0/inst/clk_out1_zybo_dvi_output_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  zybo_dvi_output_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=182, routed)         1.738    -0.621    zybo_dvi_output_i/test_pattern_generator_0/inst/clk
    SLICE_X37Y94         FDRE                                         r  zybo_dvi_output_i/test_pattern_generator_0/inst/h_count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y94         FDRE (Prop_fdre_C_Q)         0.456    -0.165 r  zybo_dvi_output_i/test_pattern_generator_0/inst/h_count_reg[10]/Q
                         net (fo=5, routed)           1.282     1.118    zybo_dvi_output_i/test_pattern_generator_0/inst/h_count_reg[10]
    SLICE_X38Y94         LUT3 (Prop_lut3_I1_O)        0.150     1.268 r  zybo_dvi_output_i/test_pattern_generator_0/inst/g[0]_i_4/O
                         net (fo=4, routed)           0.849     2.116    zybo_dvi_output_i/test_pattern_generator_0/inst/g[0]_i_4_n_0
    SLICE_X38Y93         LUT6 (Prop_lut6_I0_O)        0.328     2.444 r  zybo_dvi_output_i/test_pattern_generator_0/inst/h_count[0]_i_1/O
                         net (fo=26, routed)          1.039     3.483    zybo_dvi_output_i/test_pattern_generator_0/inst/h_count[0]_i_1_n_0
    SLICE_X37Y92         FDRE                                         r  zybo_dvi_output_i/test_pattern_generator_0/inst/h_count_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zybo_dvi_output_clk_wiz_0_0_1 rise edge)
                                                     16.667    16.667 r  
    L16                                               0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    18.087 r  zybo_dvi_output_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.249    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1_zybo_dvi_output_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.908    12.341 r  zybo_dvi_output_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.402    13.743    zybo_dvi_output_i/clk_wiz_0/inst/clk_out1_zybo_dvi_output_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.834 r  zybo_dvi_output_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=182, routed)         1.561    15.395    zybo_dvi_output_i/test_pattern_generator_0/inst/clk
    SLICE_X37Y92         FDRE                                         r  zybo_dvi_output_i/test_pattern_generator_0/inst/h_count_reg[2]/C
                         clock pessimism              0.625    16.020    
                         clock uncertainty           -0.132    15.888    
    SLICE_X37Y92         FDRE (Setup_fdre_C_R)       -0.429    15.459    zybo_dvi_output_i/test_pattern_generator_0/inst/h_count_reg[2]
  -------------------------------------------------------------------
                         required time                         15.459    
                         arrival time                          -3.483    
  -------------------------------------------------------------------
                         slack                                 11.976    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 zybo_dvi_output_i/test_pattern_generator_0/inst/b_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_dvi_output_clk_wiz_0_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOut_1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_dvi_output_clk_wiz_0_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_zybo_dvi_output_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_zybo_dvi_output_clk_wiz_0_0_1 rise@0.000ns - clk_out1_zybo_dvi_output_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.141ns (50.445%)  route 0.139ns (49.555%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.705ns
    Source Clock Delay      (SCD):    -0.475ns
    Clock Pessimism Removal (CPR):    -0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zybo_dvi_output_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  zybo_dvi_output_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1_zybo_dvi_output_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.199    -1.499 r  zybo_dvi_output_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.413    -1.086    zybo_dvi_output_i/clk_wiz_0/inst/clk_out1_zybo_dvi_output_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  zybo_dvi_output_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=182, routed)         0.586    -0.475    zybo_dvi_output_i/test_pattern_generator_0/inst/clk
    SLICE_X39Y93         FDRE                                         r  zybo_dvi_output_i/test_pattern_generator_0/inst/b_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y93         FDRE (Prop_fdre_C_Q)         0.141    -0.334 r  zybo_dvi_output_i/test_pattern_generator_0/inst/b_reg[0]/Q
                         net (fo=14, routed)          0.139    -0.195    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/vid_pData[3]
    SLICE_X42Y93         FDRE                                         r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOut_1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zybo_dvi_output_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  zybo_dvi_output_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1_zybo_dvi_output_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.966    -2.039 r  zybo_dvi_output_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.447    -1.592    zybo_dvi_output_i/clk_wiz_0/inst/clk_out1_zybo_dvi_output_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  zybo_dvi_output_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=182, routed)         0.858    -0.705    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X42Y93         FDRE                                         r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOut_1_reg[3]/C
                         clock pessimism              0.268    -0.437    
    SLICE_X42Y93         FDRE (Hold_fdre_C_D)         0.059    -0.378    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOut_1_reg[3]
  -------------------------------------------------------------------
                         required time                          0.378    
                         arrival time                          -0.195    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/q_m_2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_dvi_output_clk_wiz_0_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_dvi_output_clk_wiz_0_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_zybo_dvi_output_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_zybo_dvi_output_clk_wiz_0_0_1 rise@0.000ns - clk_out1_zybo_dvi_output_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.186ns (57.913%)  route 0.135ns (42.087%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.704ns
    Source Clock Delay      (SCD):    -0.472ns
    Clock Pessimism Removal (CPR):    -0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zybo_dvi_output_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  zybo_dvi_output_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1_zybo_dvi_output_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.199    -1.499 r  zybo_dvi_output_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.413    -1.086    zybo_dvi_output_i/clk_wiz_0/inst/clk_out1_zybo_dvi_output_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  zybo_dvi_output_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=182, routed)         0.589    -0.472    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X41Y98         FDRE                                         r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/q_m_2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y98         FDRE (Prop_fdre_C_Q)         0.141    -0.331 r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/q_m_2_reg[0]/Q
                         net (fo=1, routed)           0.135    -0.196    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/q_m_2_reg_n_0_[0]
    SLICE_X42Y98         LUT5 (Prop_lut5_I3_O)        0.045    -0.151 r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOutRaw[0]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.151    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOutRaw[0]_i_1__0_n_0
    SLICE_X42Y98         FDRE                                         r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zybo_dvi_output_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  zybo_dvi_output_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1_zybo_dvi_output_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.966    -2.039 r  zybo_dvi_output_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.447    -1.592    zybo_dvi_output_i/clk_wiz_0/inst/clk_out1_zybo_dvi_output_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  zybo_dvi_output_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=182, routed)         0.859    -0.704    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X42Y98         FDRE                                         r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[0]/C
                         clock pessimism              0.248    -0.456    
    SLICE_X42Y98         FDRE (Hold_fdre_C_D)         0.121    -0.335    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[0]
  -------------------------------------------------------------------
                         required time                          0.335    
                         arrival time                          -0.151    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 zybo_dvi_output_i/test_pattern_generator_0/inst/h_count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_dvi_output_clk_wiz_0_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            zybo_dvi_output_i/test_pattern_generator_0/inst/hsync_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_dvi_output_clk_wiz_0_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_zybo_dvi_output_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_zybo_dvi_output_clk_wiz_0_0_1 rise@0.000ns - clk_out1_zybo_dvi_output_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.186ns (58.946%)  route 0.130ns (41.054%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.707ns
    Source Clock Delay      (SCD):    -0.475ns
    Clock Pessimism Removal (CPR):    -0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zybo_dvi_output_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  zybo_dvi_output_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1_zybo_dvi_output_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.199    -1.499 r  zybo_dvi_output_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.413    -1.086    zybo_dvi_output_i/clk_wiz_0/inst/clk_out1_zybo_dvi_output_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  zybo_dvi_output_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=182, routed)         0.586    -0.475    zybo_dvi_output_i/test_pattern_generator_0/inst/clk
    SLICE_X37Y93         FDRE                                         r  zybo_dvi_output_i/test_pattern_generator_0/inst/h_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y93         FDRE (Prop_fdre_C_Q)         0.141    -0.334 r  zybo_dvi_output_i/test_pattern_generator_0/inst/h_count_reg[5]/Q
                         net (fo=6, routed)           0.130    -0.204    zybo_dvi_output_i/test_pattern_generator_0/inst/h_count_reg[5]
    SLICE_X39Y93         LUT5 (Prop_lut5_I3_O)        0.045    -0.159 r  zybo_dvi_output_i/test_pattern_generator_0/inst/hsync_i_1/O
                         net (fo=1, routed)           0.000    -0.159    zybo_dvi_output_i/test_pattern_generator_0/inst/hsync0
    SLICE_X39Y93         FDRE                                         r  zybo_dvi_output_i/test_pattern_generator_0/inst/hsync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zybo_dvi_output_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  zybo_dvi_output_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1_zybo_dvi_output_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.966    -2.039 r  zybo_dvi_output_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.447    -1.592    zybo_dvi_output_i/clk_wiz_0/inst/clk_out1_zybo_dvi_output_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  zybo_dvi_output_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=182, routed)         0.856    -0.707    zybo_dvi_output_i/test_pattern_generator_0/inst/clk
    SLICE_X39Y93         FDRE                                         r  zybo_dvi_output_i/test_pattern_generator_0/inst/hsync_reg/C
                         clock pessimism              0.248    -0.459    
    SLICE_X39Y93         FDRE (Hold_fdre_C_D)         0.092    -0.367    zybo_dvi_output_i/test_pattern_generator_0/inst/hsync_reg
  -------------------------------------------------------------------
                         required time                          0.367    
                         arrival time                          -0.159    
  -------------------------------------------------------------------
                         slack                                  0.208    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 zybo_dvi_output_i/test_pattern_generator_0/inst/hsync_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_dvi_output_clk_wiz_0_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pC0_1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_dvi_output_clk_wiz_0_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_zybo_dvi_output_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_zybo_dvi_output_clk_wiz_0_0_1 rise@0.000ns - clk_out1_zybo_dvi_output_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.141ns (44.058%)  route 0.179ns (55.942%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.705ns
    Source Clock Delay      (SCD):    -0.475ns
    Clock Pessimism Removal (CPR):    -0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zybo_dvi_output_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  zybo_dvi_output_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1_zybo_dvi_output_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.199    -1.499 r  zybo_dvi_output_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.413    -1.086    zybo_dvi_output_i/clk_wiz_0/inst/clk_out1_zybo_dvi_output_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  zybo_dvi_output_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=182, routed)         0.586    -0.475    zybo_dvi_output_i/test_pattern_generator_0/inst/clk
    SLICE_X39Y93         FDRE                                         r  zybo_dvi_output_i/test_pattern_generator_0/inst/hsync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y93         FDRE (Prop_fdre_C_Q)         0.141    -0.334 r  zybo_dvi_output_i/test_pattern_generator_0/inst/hsync_reg/Q
                         net (fo=1, routed)           0.179    -0.155    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/vid_pHSync
    SLICE_X40Y93         FDRE                                         r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pC0_1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zybo_dvi_output_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  zybo_dvi_output_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1_zybo_dvi_output_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.966    -2.039 r  zybo_dvi_output_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.447    -1.592    zybo_dvi_output_i/clk_wiz_0/inst/clk_out1_zybo_dvi_output_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  zybo_dvi_output_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=182, routed)         0.858    -0.705    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X40Y93         FDRE                                         r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pC0_1_reg/C
                         clock pessimism              0.268    -0.437    
    SLICE_X40Y93         FDRE (Hold_fdre_C_D)         0.070    -0.367    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pC0_1_reg
  -------------------------------------------------------------------
                         required time                          0.367    
                         arrival time                          -0.155    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 zybo_dvi_output_i/test_pattern_generator_0/inst/h_count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_dvi_output_clk_wiz_0_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            zybo_dvi_output_i/test_pattern_generator_0/inst/g_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_dvi_output_clk_wiz_0_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_zybo_dvi_output_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_zybo_dvi_output_clk_wiz_0_0_1 rise@0.000ns - clk_out1_zybo_dvi_output_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.186ns (57.169%)  route 0.139ns (42.831%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.707ns
    Source Clock Delay      (SCD):    -0.475ns
    Clock Pessimism Removal (CPR):    -0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zybo_dvi_output_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  zybo_dvi_output_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1_zybo_dvi_output_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.199    -1.499 r  zybo_dvi_output_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.413    -1.086    zybo_dvi_output_i/clk_wiz_0/inst/clk_out1_zybo_dvi_output_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  zybo_dvi_output_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=182, routed)         0.586    -0.475    zybo_dvi_output_i/test_pattern_generator_0/inst/clk
    SLICE_X37Y94         FDRE                                         r  zybo_dvi_output_i/test_pattern_generator_0/inst/h_count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y94         FDRE (Prop_fdre_C_Q)         0.141    -0.334 f  zybo_dvi_output_i/test_pattern_generator_0/inst/h_count_reg[9]/Q
                         net (fo=7, routed)           0.139    -0.194    zybo_dvi_output_i/test_pattern_generator_0/inst/h_count_reg[9]
    SLICE_X39Y94         LUT6 (Prop_lut6_I4_O)        0.045    -0.149 r  zybo_dvi_output_i/test_pattern_generator_0/inst/g[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.149    zybo_dvi_output_i/test_pattern_generator_0/inst/g0
    SLICE_X39Y94         FDRE                                         r  zybo_dvi_output_i/test_pattern_generator_0/inst/g_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zybo_dvi_output_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  zybo_dvi_output_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1_zybo_dvi_output_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.966    -2.039 r  zybo_dvi_output_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.447    -1.592    zybo_dvi_output_i/clk_wiz_0/inst/clk_out1_zybo_dvi_output_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  zybo_dvi_output_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=182, routed)         0.856    -0.707    zybo_dvi_output_i/test_pattern_generator_0/inst/clk
    SLICE_X39Y94         FDRE                                         r  zybo_dvi_output_i/test_pattern_generator_0/inst/g_reg[0]/C
                         clock pessimism              0.248    -0.459    
    SLICE_X39Y94         FDRE (Hold_fdre_C_D)         0.091    -0.368    zybo_dvi_output_i/test_pattern_generator_0/inst/g_reg[0]
  -------------------------------------------------------------------
                         required time                          0.368    
                         arrival time                          -0.149    
  -------------------------------------------------------------------
                         slack                                  0.218    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/q_m_2_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_dvi_output_clk_wiz_0_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_zybo_dvi_output_clk_wiz_0_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_zybo_dvi_output_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_zybo_dvi_output_clk_wiz_0_0_1 rise@0.000ns - clk_out1_zybo_dvi_output_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.186ns (52.248%)  route 0.170ns (47.752%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.704ns
    Source Clock Delay      (SCD):    -0.472ns
    Clock Pessimism Removal (CPR):    -0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zybo_dvi_output_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  zybo_dvi_output_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1_zybo_dvi_output_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.199    -1.499 r  zybo_dvi_output_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.413    -1.086    zybo_dvi_output_i/clk_wiz_0/inst/clk_out1_zybo_dvi_output_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  zybo_dvi_output_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=182, routed)         0.589    -0.472    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X40Y98         FDRE                                         r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/q_m_2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y98         FDRE (Prop_fdre_C_Q)         0.141    -0.331 r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/q_m_2_reg[2]/Q
                         net (fo=1, routed)           0.170    -0.161    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/q_m_2_reg_n_0_[2]
    SLICE_X42Y98         LUT5 (Prop_lut5_I4_O)        0.045    -0.116 r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOutRaw[2]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.116    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOutRaw[2]_i_1__0_n_0
    SLICE_X42Y98         FDSE                                         r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zybo_dvi_output_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  zybo_dvi_output_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1_zybo_dvi_output_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.966    -2.039 r  zybo_dvi_output_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.447    -1.592    zybo_dvi_output_i/clk_wiz_0/inst/clk_out1_zybo_dvi_output_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  zybo_dvi_output_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=182, routed)         0.859    -0.704    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X42Y98         FDSE                                         r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[2]/C
                         clock pessimism              0.248    -0.456    
    SLICE_X42Y98         FDSE (Hold_fdse_C_D)         0.121    -0.335    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[2]
  -------------------------------------------------------------------
                         required time                          0.335    
                         arrival time                          -0.116    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pC0_2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_dvi_output_clk_wiz_0_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_zybo_dvi_output_clk_wiz_0_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_zybo_dvi_output_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_zybo_dvi_output_clk_wiz_0_0_1 rise@0.000ns - clk_out1_zybo_dvi_output_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.186ns (56.851%)  route 0.141ns (43.149%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.706ns
    Source Clock Delay      (SCD):    -0.473ns
    Clock Pessimism Removal (CPR):    -0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zybo_dvi_output_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  zybo_dvi_output_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1_zybo_dvi_output_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.199    -1.499 r  zybo_dvi_output_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.413    -1.086    zybo_dvi_output_i/clk_wiz_0/inst/clk_out1_zybo_dvi_output_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  zybo_dvi_output_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=182, routed)         0.588    -0.473    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X40Y93         FDRE                                         r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pC0_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y93         FDRE (Prop_fdre_C_Q)         0.141    -0.332 f  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pC0_2_reg/Q
                         net (fo=11, routed)          0.141    -0.191    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pC0_2_0
    SLICE_X43Y92         LUT5 (Prop_lut5_I4_O)        0.045    -0.146 r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.146    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/q_out_20_in[2]
    SLICE_X43Y92         FDSE                                         r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zybo_dvi_output_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  zybo_dvi_output_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1_zybo_dvi_output_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.966    -2.039 r  zybo_dvi_output_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.447    -1.592    zybo_dvi_output_i/clk_wiz_0/inst/clk_out1_zybo_dvi_output_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  zybo_dvi_output_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=182, routed)         0.857    -0.706    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X43Y92         FDSE                                         r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[2]/C
                         clock pessimism              0.248    -0.458    
    SLICE_X43Y92         FDSE (Hold_fdse_C_D)         0.092    -0.366    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[2]
  -------------------------------------------------------------------
                         required time                          0.366    
                         arrival time                          -0.146    
  -------------------------------------------------------------------
                         slack                                  0.220    

Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 zybo_dvi_output_i/test_pattern_generator_0/inst/vsync_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_dvi_output_clk_wiz_0_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pC1_1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_dvi_output_clk_wiz_0_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_zybo_dvi_output_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_zybo_dvi_output_clk_wiz_0_0_1 rise@0.000ns - clk_out1_zybo_dvi_output_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.164ns (48.705%)  route 0.173ns (51.295%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.705ns
    Source Clock Delay      (SCD):    -0.476ns
    Clock Pessimism Removal (CPR):    -0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zybo_dvi_output_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  zybo_dvi_output_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1_zybo_dvi_output_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.199    -1.499 r  zybo_dvi_output_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.413    -1.086    zybo_dvi_output_i/clk_wiz_0/inst/clk_out1_zybo_dvi_output_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  zybo_dvi_output_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=182, routed)         0.585    -0.476    zybo_dvi_output_i/test_pattern_generator_0/inst/clk
    SLICE_X38Y92         FDRE                                         r  zybo_dvi_output_i/test_pattern_generator_0/inst/vsync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y92         FDRE (Prop_fdre_C_Q)         0.164    -0.312 r  zybo_dvi_output_i/test_pattern_generator_0/inst/vsync_reg/Q
                         net (fo=1, routed)           0.173    -0.139    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/vid_pVSync
    SLICE_X40Y93         FDRE                                         r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pC1_1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zybo_dvi_output_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  zybo_dvi_output_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1_zybo_dvi_output_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.966    -2.039 r  zybo_dvi_output_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.447    -1.592    zybo_dvi_output_i/clk_wiz_0/inst/clk_out1_zybo_dvi_output_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  zybo_dvi_output_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=182, routed)         0.858    -0.705    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X40Y93         FDRE                                         r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pC1_1_reg/C
                         clock pessimism              0.268    -0.437    
    SLICE_X40Y93         FDRE (Hold_fdre_C_D)         0.070    -0.367    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pC1_1_reg
  -------------------------------------------------------------------
                         required time                          0.367    
                         arrival time                          -0.139    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOut_1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_dvi_output_clk_wiz_0_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/q_m_2_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_dvi_output_clk_wiz_0_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_zybo_dvi_output_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_zybo_dvi_output_clk_wiz_0_0_1 rise@0.000ns - clk_out1_zybo_dvi_output_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.186ns (51.388%)  route 0.176ns (48.612%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.704ns
    Source Clock Delay      (SCD):    -0.474ns
    Clock Pessimism Removal (CPR):    -0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zybo_dvi_output_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  zybo_dvi_output_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1_zybo_dvi_output_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.199    -1.499 r  zybo_dvi_output_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.413    -1.086    zybo_dvi_output_i/clk_wiz_0/inst/clk_out1_zybo_dvi_output_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  zybo_dvi_output_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=182, routed)         0.587    -0.474    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X39Y98         FDRE                                         r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOut_1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y98         FDRE (Prop_fdre_C_Q)         0.141    -0.333 r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOut_1_reg[3]/Q
                         net (fo=13, routed)          0.176    -0.157    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/p_0_in2_in
    SLICE_X41Y98         LUT5 (Prop_lut5_I1_O)        0.045    -0.112 r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/q_m_2[6]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.112    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/q_m_2[6]_i_1__0_n_0
    SLICE_X41Y98         FDRE                                         r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/q_m_2_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zybo_dvi_output_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  zybo_dvi_output_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1_zybo_dvi_output_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.966    -2.039 r  zybo_dvi_output_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.447    -1.592    zybo_dvi_output_i/clk_wiz_0/inst/clk_out1_zybo_dvi_output_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  zybo_dvi_output_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=182, routed)         0.859    -0.704    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X41Y98         FDRE                                         r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/q_m_2_reg[6]/C
                         clock pessimism              0.268    -0.436    
    SLICE_X41Y98         FDRE (Hold_fdre_C_D)         0.092    -0.344    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/q_m_2_reg[6]
  -------------------------------------------------------------------
                         required time                          0.344    
                         arrival time                          -0.112    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pC0_1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_dvi_output_clk_wiz_0_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pC0_2_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_dvi_output_clk_wiz_0_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_zybo_dvi_output_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_zybo_dvi_output_clk_wiz_0_0_1 rise@0.000ns - clk_out1_zybo_dvi_output_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.141ns (44.023%)  route 0.179ns (55.977%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.707ns
    Source Clock Delay      (SCD):    -0.475ns
    Clock Pessimism Removal (CPR):    -0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zybo_dvi_output_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  zybo_dvi_output_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1_zybo_dvi_output_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.199    -1.499 r  zybo_dvi_output_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.413    -1.086    zybo_dvi_output_i/clk_wiz_0/inst/clk_out1_zybo_dvi_output_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  zybo_dvi_output_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=182, routed)         0.586    -0.475    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X40Y89         FDRE                                         r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pC0_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y89         FDRE (Prop_fdre_C_Q)         0.141    -0.334 r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pC0_1_reg/Q
                         net (fo=1, routed)           0.179    -0.154    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pC0_1_reg_n_0
    SLICE_X41Y89         FDRE                                         r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pC0_2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zybo_dvi_output_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  zybo_dvi_output_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1_zybo_dvi_output_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.966    -2.039 r  zybo_dvi_output_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.447    -1.592    zybo_dvi_output_i/clk_wiz_0/inst/clk_out1_zybo_dvi_output_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  zybo_dvi_output_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=182, routed)         0.856    -0.707    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X41Y89         FDRE                                         r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pC0_2_reg/C
                         clock pessimism              0.245    -0.462    
    SLICE_X41Y89         FDRE (Hold_fdre_C_D)         0.075    -0.387    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pC0_2_reg
  -------------------------------------------------------------------
                         required time                          0.387    
                         arrival time                          -0.154    
  -------------------------------------------------------------------
                         slack                                  0.232    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_zybo_dvi_output_clk_wiz_0_0_1
Waveform(ns):       { 0.000 8.333 }
Period(ns):         16.667
Sources:            { zybo_dvi_output_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         16.667      14.511     BUFGCTRL_X0Y16   zybo_dvi_output_i/clk_wiz_0/inst/clkout1_buf/I
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         16.667      15.000     OLOGIC_X0Y74     zybo_dvi_output_i/rgb2dvi_0/U0/ClockSerializer/SerializerMaster/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         16.667      15.000     OLOGIC_X0Y73     zybo_dvi_output_i/rgb2dvi_0/U0/ClockSerializer/SerializerSlave/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         16.667      15.000     OLOGIC_X0Y98     zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         16.667      15.000     OLOGIC_X0Y97     zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerSlave/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         16.667      15.000     OLOGIC_X0Y92     zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         16.667      15.000     OLOGIC_X0Y91     zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerSlave/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         16.667      15.000     OLOGIC_X0Y96     zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         16.667      15.000     OLOGIC_X0Y95     zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerSlave/CLKDIV
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         16.667      15.418     MMCME2_ADV_X0Y1  zybo_dvi_output_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       16.667      196.693    MMCME2_ADV_X0Y1  zybo_dvi_output_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X41Y91     zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/cnt_t_3_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X41Y91     zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/cnt_t_3_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X38Y90     zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/cnt_t_3_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X38Y90     zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/cnt_t_3_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X40Y91     zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/cnt_t_3_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X40Y91     zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/cnt_t_3_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X39Y91     zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/cnt_t_3_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X39Y91     zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/cnt_t_3_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X39Y90     zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/cnt_t_3_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X39Y90     zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/cnt_t_3_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X41Y91     zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/cnt_t_3_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X41Y91     zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/cnt_t_3_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X38Y90     zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/cnt_t_3_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X38Y90     zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/cnt_t_3_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X40Y91     zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/cnt_t_3_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X40Y91     zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/cnt_t_3_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X39Y91     zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/cnt_t_3_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X39Y91     zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/cnt_t_3_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X39Y90     zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/cnt_t_3_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X39Y90     zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/cnt_t_3_reg[4]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_zybo_dvi_output_clk_wiz_0_0_1
  To Clock:  clk_out2_zybo_dvi_output_clk_wiz_0_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.178ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_zybo_dvi_output_clk_wiz_0_0_1
Waveform(ns):       { 0.000 1.667 }
Period(ns):         3.333
Sources:            { zybo_dvi_output_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            2.155         3.333       1.178      BUFGCTRL_X0Y17   zybo_dvi_output_i/clk_wiz_0/inst/clkout2_buf/I
Min Period  n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         3.333       2.084      MMCME2_ADV_X0Y1  zybo_dvi_output_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
Max Period  n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       3.333       210.027    MMCME2_ADV_X0Y1  zybo_dvi_output_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_zybo_dvi_output_clk_wiz_0_0_1
  To Clock:  clkfbout_zybo_dvi_output_clk_wiz_0_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       37.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_zybo_dvi_output_clk_wiz_0_0_1
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { zybo_dvi_output_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         40.000      37.845     BUFGCTRL_X0Y18   zybo_dvi_output_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         40.000      38.751     MMCME2_ADV_X0Y1  zybo_dvi_output_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         40.000      38.751     MMCME2_ADV_X0Y1  zybo_dvi_output_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       40.000      60.000     MMCME2_ADV_X0Y1  zybo_dvi_output_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       40.000      173.360    MMCME2_ADV_X0Y1  zybo_dvi_output_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_zybo_dvi_output_clk_wiz_0_0_1
  To Clock:  clk_out1_zybo_dvi_output_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       10.831ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.047ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             10.831ns  (required time - arrival time)
  Source:                 zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/n1q_m_2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_dvi_output_clk_wiz_0_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/cnt_t_3_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_dvi_output_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_zybo_dvi_output_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_zybo_dvi_output_clk_wiz_0_0 rise@16.667ns - clk_out1_zybo_dvi_output_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        5.669ns  (logic 1.570ns (27.694%)  route 4.099ns (72.306%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.271ns = ( 15.395 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.136ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.262ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zybo_dvi_output_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  zybo_dvi_output_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1_zybo_dvi_output_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.780    -4.004 r  zybo_dvi_output_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.544    -2.460    zybo_dvi_output_i/clk_wiz_0/inst/clk_out1_zybo_dvi_output_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  zybo_dvi_output_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=182, routed)         1.737    -0.622    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X41Y88         FDRE                                         r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/n1q_m_2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y88         FDRE (Prop_fdre_C_Q)         0.456    -0.166 r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/n1q_m_2_reg[0]/Q
                         net (fo=17, routed)          1.762     1.596    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/n1q_m_2_reg_n_0_[0]
    SLICE_X41Y91         LUT4 (Prop_lut4_I0_O)        0.152     1.748 f  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/cnt_t_3[2]_i_9/O
                         net (fo=2, routed)           0.858     2.606    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/cnt_t_3[2]_i_9_n_0
    SLICE_X38Y92         LUT6 (Prop_lut6_I1_O)        0.332     2.938 r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/cnt_t_3[4]_i_15/O
                         net (fo=2, routed)           0.820     3.758    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/cnt_t_3[4]_i_15_n_0
    SLICE_X38Y91         LUT5 (Prop_lut5_I2_O)        0.124     3.882 f  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/cnt_t_3[3]_i_6__1/O
                         net (fo=1, routed)           0.000     3.882    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/cnt_t_3[3]_i_6__1_n_0
    SLICE_X38Y91         MUXF7 (Prop_muxf7_I0_O)      0.209     4.091 f  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/cnt_t_3_reg[3]_i_2/O
                         net (fo=1, routed)           0.659     4.750    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/cnt_t_3_reg[3]_i_2_n_0
    SLICE_X39Y91         LUT6 (Prop_lut6_I0_O)        0.297     5.047 r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/cnt_t_3[3]_i_1/O
                         net (fo=1, routed)           0.000     5.047    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/cnt_t_2[3]
    SLICE_X39Y91         FDRE                                         r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/cnt_t_3_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zybo_dvi_output_clk_wiz_0_0 rise edge)
                                                     16.667    16.667 r  
    L16                                               0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    18.087 r  zybo_dvi_output_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.249    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1_zybo_dvi_output_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.908    12.341 r  zybo_dvi_output_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.402    13.743    zybo_dvi_output_i/clk_wiz_0/inst/clk_out1_zybo_dvi_output_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.834 r  zybo_dvi_output_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=182, routed)         1.561    15.395    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X39Y91         FDRE                                         r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/cnt_t_3_reg[3]/C
                         clock pessimism              0.588    15.983    
                         clock uncertainty           -0.136    15.847    
    SLICE_X39Y91         FDRE (Setup_fdre_C_D)        0.031    15.878    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/cnt_t_3_reg[3]
  -------------------------------------------------------------------
                         required time                         15.878    
                         arrival time                          -5.047    
  -------------------------------------------------------------------
                         slack                                 10.831    

Slack (MET) :             11.191ns  (required time - arrival time)
  Source:                 zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/n1q_m_2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_dvi_output_clk_wiz_0_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/cnt_t_3_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_dvi_output_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_zybo_dvi_output_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_zybo_dvi_output_clk_wiz_0_0 rise@16.667ns - clk_out1_zybo_dvi_output_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        5.308ns  (logic 1.575ns (29.674%)  route 3.733ns (70.326%))
  Logic Levels:           5  (LUT4=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.272ns = ( 15.394 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.136ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.262ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zybo_dvi_output_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  zybo_dvi_output_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1_zybo_dvi_output_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.780    -4.004 r  zybo_dvi_output_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.544    -2.460    zybo_dvi_output_i/clk_wiz_0/inst/clk_out1_zybo_dvi_output_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  zybo_dvi_output_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=182, routed)         1.737    -0.622    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X41Y88         FDRE                                         r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/n1q_m_2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y88         FDRE (Prop_fdre_C_Q)         0.456    -0.166 r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/n1q_m_2_reg[0]/Q
                         net (fo=17, routed)          1.762     1.596    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/n1q_m_2_reg_n_0_[0]
    SLICE_X41Y91         LUT4 (Prop_lut4_I0_O)        0.152     1.748 f  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/cnt_t_3[2]_i_9/O
                         net (fo=2, routed)           0.858     2.606    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/cnt_t_3[2]_i_9_n_0
    SLICE_X38Y92         LUT6 (Prop_lut6_I1_O)        0.332     2.938 r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/cnt_t_3[4]_i_15/O
                         net (fo=2, routed)           0.817     3.755    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/cnt_t_3[4]_i_15_n_0
    SLICE_X39Y91         LUT6 (Prop_lut6_I2_O)        0.124     3.879 r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/cnt_t_3[4]_i_13__0/O
                         net (fo=1, routed)           0.000     3.879    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/cnt_t_3[4]_i_13__0_n_0
    SLICE_X39Y91         MUXF7 (Prop_muxf7_I0_O)      0.212     4.091 r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/cnt_t_3_reg[4]_i_7/O
                         net (fo=1, routed)           0.296     4.387    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/cnt_t_3_reg[4]_i_7_n_0
    SLICE_X39Y90         LUT6 (Prop_lut6_I5_O)        0.299     4.686 r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/cnt_t_3[4]_i_2/O
                         net (fo=1, routed)           0.000     4.686    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/cnt_t_2[4]
    SLICE_X39Y90         FDRE                                         r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/cnt_t_3_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zybo_dvi_output_clk_wiz_0_0 rise edge)
                                                     16.667    16.667 r  
    L16                                               0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    18.087 r  zybo_dvi_output_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.249    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1_zybo_dvi_output_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.908    12.341 r  zybo_dvi_output_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.402    13.743    zybo_dvi_output_i/clk_wiz_0/inst/clk_out1_zybo_dvi_output_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.834 r  zybo_dvi_output_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=182, routed)         1.560    15.394    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X39Y90         FDRE                                         r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/cnt_t_3_reg[4]/C
                         clock pessimism              0.588    15.982    
                         clock uncertainty           -0.136    15.846    
    SLICE_X39Y90         FDRE (Setup_fdre_C_D)        0.031    15.877    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/cnt_t_3_reg[4]
  -------------------------------------------------------------------
                         required time                         15.877    
                         arrival time                          -4.686    
  -------------------------------------------------------------------
                         slack                                 11.191    

Slack (MET) :             11.521ns  (required time - arrival time)
  Source:                 zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/cnt_t_3_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_dvi_output_clk_wiz_0_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/cnt_t_3_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_dvi_output_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_zybo_dvi_output_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_zybo_dvi_output_clk_wiz_0_0 rise@16.667ns - clk_out1_zybo_dvi_output_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        5.014ns  (logic 1.636ns (32.630%)  route 3.378ns (67.370%))
  Logic Levels:           5  (LUT5=2 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.269ns = ( 15.397 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    0.625ns
  Clock Uncertainty:      0.136ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.262ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zybo_dvi_output_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  zybo_dvi_output_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1_zybo_dvi_output_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.780    -4.004 r  zybo_dvi_output_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.544    -2.460    zybo_dvi_output_i/clk_wiz_0/inst/clk_out1_zybo_dvi_output_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  zybo_dvi_output_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=182, routed)         1.739    -0.620    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X38Y97         FDRE                                         r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/cnt_t_3_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y97         FDRE (Prop_fdre_C_Q)         0.518    -0.102 r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/cnt_t_3_reg[1]/Q
                         net (fo=9, routed)           1.173     1.071    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/cnt_t_3_reg_n_0_[1]
    SLICE_X38Y98         LUT5 (Prop_lut5_I0_O)        0.150     1.221 r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/cnt_t_3[1]_i_3__0/O
                         net (fo=3, routed)           1.119     2.341    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/cnt_t_3[1]_i_3__0_n_0
    SLICE_X36Y97         LUT5 (Prop_lut5_I3_O)        0.328     2.669 r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/cnt_t_3[2]_i_6__0/O
                         net (fo=2, routed)           0.496     3.165    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/cnt_t_3[2]_i_6__0_n_0
    SLICE_X37Y99         LUT6 (Prop_lut6_I1_O)        0.124     3.289 f  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/cnt_t_3[3]_i_7/O
                         net (fo=1, routed)           0.000     3.289    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/cnt_t_3[3]_i_7_n_0
    SLICE_X37Y99         MUXF7 (Prop_muxf7_I1_O)      0.217     3.506 f  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/cnt_t_3_reg[3]_i_2__0/O
                         net (fo=1, routed)           0.589     4.095    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/cnt_t_3_reg[3]_i_2__0_n_0
    SLICE_X36Y99         LUT6 (Prop_lut6_I0_O)        0.299     4.394 r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/cnt_t_3[3]_i_1__0/O
                         net (fo=1, routed)           0.000     4.394    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/cnt_t_2[3]
    SLICE_X36Y99         FDRE                                         r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/cnt_t_3_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zybo_dvi_output_clk_wiz_0_0 rise edge)
                                                     16.667    16.667 r  
    L16                                               0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    18.087 r  zybo_dvi_output_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.249    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1_zybo_dvi_output_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.908    12.341 r  zybo_dvi_output_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.402    13.743    zybo_dvi_output_i/clk_wiz_0/inst/clk_out1_zybo_dvi_output_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.834 r  zybo_dvi_output_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=182, routed)         1.563    15.397    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X36Y99         FDRE                                         r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/cnt_t_3_reg[3]/C
                         clock pessimism              0.625    16.022    
                         clock uncertainty           -0.136    15.886    
    SLICE_X36Y99         FDRE (Setup_fdre_C_D)        0.029    15.915    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/cnt_t_3_reg[3]
  -------------------------------------------------------------------
                         required time                         15.915    
                         arrival time                          -4.394    
  -------------------------------------------------------------------
                         slack                                 11.521    

Slack (MET) :             11.672ns  (required time - arrival time)
  Source:                 zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/q_m_2_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_dvi_output_clk_wiz_0_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/cnt_t_3_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_dvi_output_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_zybo_dvi_output_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_zybo_dvi_output_clk_wiz_0_0 rise@16.667ns - clk_out1_zybo_dvi_output_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.824ns  (logic 1.479ns (30.657%)  route 3.345ns (69.343%))
  Logic Levels:           5  (LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.269ns = ( 15.397 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.136ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.262ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zybo_dvi_output_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  zybo_dvi_output_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1_zybo_dvi_output_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.780    -4.004 r  zybo_dvi_output_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.544    -2.460    zybo_dvi_output_i/clk_wiz_0/inst/clk_out1_zybo_dvi_output_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  zybo_dvi_output_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=182, routed)         1.741    -0.618    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X40Y99         FDRE                                         r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/q_m_2_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y99         FDRE (Prop_fdre_C_Q)         0.419    -0.199 f  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/q_m_2_reg[8]/Q
                         net (fo=20, routed)          1.105     0.907    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/Q[0]
    SLICE_X38Y98         LUT6 (Prop_lut6_I0_O)        0.296     1.203 f  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/cnt_t_3[2]_i_7__0/O
                         net (fo=3, routed)           1.146     2.348    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/cnt_t_3[2]_i_7__0_n_0
    SLICE_X37Y98         LUT6 (Prop_lut6_I3_O)        0.124     2.472 r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/cnt_t_3[4]_i_14/O
                         net (fo=1, routed)           0.665     3.137    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/cnt_t_3[4]_i_14_n_0
    SLICE_X37Y98         LUT6 (Prop_lut6_I0_O)        0.124     3.261 r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/cnt_t_3[4]_i_12__0/O
                         net (fo=1, routed)           0.000     3.261    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/cnt_t_3[4]_i_12__0_n_0
    SLICE_X37Y98         MUXF7 (Prop_muxf7_I1_O)      0.217     3.478 r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/cnt_t_3_reg[4]_i_6/O
                         net (fo=1, routed)           0.430     3.908    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/cnt_t_3_reg[4]_i_6_n_0
    SLICE_X36Y98         LUT6 (Prop_lut6_I5_O)        0.299     4.207 r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/cnt_t_3[4]_i_1__0/O
                         net (fo=1, routed)           0.000     4.207    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/cnt_t_2[4]
    SLICE_X36Y98         FDRE                                         r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/cnt_t_3_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zybo_dvi_output_clk_wiz_0_0 rise edge)
                                                     16.667    16.667 r  
    L16                                               0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    18.087 r  zybo_dvi_output_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.249    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1_zybo_dvi_output_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.908    12.341 r  zybo_dvi_output_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.402    13.743    zybo_dvi_output_i/clk_wiz_0/inst/clk_out1_zybo_dvi_output_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.834 r  zybo_dvi_output_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=182, routed)         1.563    15.397    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X36Y98         FDRE                                         r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/cnt_t_3_reg[4]/C
                         clock pessimism              0.588    15.985    
                         clock uncertainty           -0.136    15.849    
    SLICE_X36Y98         FDRE (Setup_fdre_C_D)        0.029    15.878    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/cnt_t_3_reg[4]
  -------------------------------------------------------------------
                         required time                         15.878    
                         arrival time                          -4.207    
  -------------------------------------------------------------------
                         slack                                 11.672    

Slack (MET) :             11.676ns  (required time - arrival time)
  Source:                 zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/cnt_t_3_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_dvi_output_clk_wiz_0_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/cnt_t_3_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_dvi_output_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_zybo_dvi_output_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_zybo_dvi_output_clk_wiz_0_0 rise@16.667ns - clk_out1_zybo_dvi_output_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.859ns  (logic 1.244ns (25.600%)  route 3.615ns (74.400%))
  Logic Levels:           4  (LUT5=2 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.269ns = ( 15.397 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    0.625ns
  Clock Uncertainty:      0.136ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.262ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zybo_dvi_output_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  zybo_dvi_output_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1_zybo_dvi_output_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.780    -4.004 r  zybo_dvi_output_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.544    -2.460    zybo_dvi_output_i/clk_wiz_0/inst/clk_out1_zybo_dvi_output_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  zybo_dvi_output_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=182, routed)         1.739    -0.620    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X38Y97         FDRE                                         r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/cnt_t_3_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y97         FDRE (Prop_fdre_C_Q)         0.518    -0.102 r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/cnt_t_3_reg[1]/Q
                         net (fo=9, routed)           1.173     1.071    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/cnt_t_3_reg_n_0_[1]
    SLICE_X38Y98         LUT5 (Prop_lut5_I0_O)        0.150     1.221 r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/cnt_t_3[1]_i_3__0/O
                         net (fo=3, routed)           1.119     2.341    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/cnt_t_3[1]_i_3__0_n_0
    SLICE_X36Y97         LUT5 (Prop_lut5_I3_O)        0.328     2.669 r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/cnt_t_3[2]_i_6__0/O
                         net (fo=2, routed)           0.667     3.336    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/cnt_t_3[2]_i_6__0_n_0
    SLICE_X37Y97         LUT6 (Prop_lut6_I0_O)        0.124     3.460 f  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/cnt_t_3[2]_i_2__0/O
                         net (fo=1, routed)           0.656     4.116    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/cnt_t_3[2]_i_2__0_n_0
    SLICE_X36Y97         LUT6 (Prop_lut6_I0_O)        0.124     4.240 r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/cnt_t_3[2]_i_1__0/O
                         net (fo=1, routed)           0.000     4.240    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/cnt_t_2[2]
    SLICE_X36Y97         FDRE                                         r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/cnt_t_3_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zybo_dvi_output_clk_wiz_0_0 rise edge)
                                                     16.667    16.667 r  
    L16                                               0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    18.087 r  zybo_dvi_output_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.249    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1_zybo_dvi_output_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.908    12.341 r  zybo_dvi_output_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.402    13.743    zybo_dvi_output_i/clk_wiz_0/inst/clk_out1_zybo_dvi_output_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.834 r  zybo_dvi_output_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=182, routed)         1.563    15.397    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X36Y97         FDRE                                         r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/cnt_t_3_reg[2]/C
                         clock pessimism              0.625    16.022    
                         clock uncertainty           -0.136    15.886    
    SLICE_X36Y97         FDRE (Setup_fdre_C_D)        0.029    15.915    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/cnt_t_3_reg[2]
  -------------------------------------------------------------------
                         required time                         15.915    
                         arrival time                          -4.240    
  -------------------------------------------------------------------
                         slack                                 11.676    

Slack (MET) :             11.797ns  (required time - arrival time)
  Source:                 zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1d_1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_dvi_output_clk_wiz_0_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n0q_m_2_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_dvi_output_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_zybo_dvi_output_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_zybo_dvi_output_clk_wiz_0_0 rise@16.667ns - clk_out1_zybo_dvi_output_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.431ns  (logic 1.223ns (27.600%)  route 3.208ns (72.400%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.269ns = ( 15.397 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.136ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.262ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zybo_dvi_output_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  zybo_dvi_output_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1_zybo_dvi_output_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.780    -4.004 r  zybo_dvi_output_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.544    -2.460    zybo_dvi_output_i/clk_wiz_0/inst/clk_out1_zybo_dvi_output_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  zybo_dvi_output_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=182, routed)         1.741    -0.618    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X40Y99         FDRE                                         r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1d_1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y99         FDRE (Prop_fdre_C_Q)         0.419    -0.199 r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1d_1_reg[0]/Q
                         net (fo=3, routed)           1.128     0.929    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1d_1_reg_n_0_[0]
    SLICE_X40Y99         LUT5 (Prop_lut5_I0_O)        0.328     1.257 r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/q_m_2[7]_i_2__0/O
                         net (fo=3, routed)           0.825     2.082    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/q_m_2[7]_i_2__0_n_0
    SLICE_X40Y98         LUT6 (Prop_lut6_I0_O)        0.327     2.409 r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/q_m_2[7]_i_1__0/O
                         net (fo=9, routed)           0.614     3.023    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/q_m_2[7]_i_1__0_n_0
    SLICE_X39Y98         LUT4 (Prop_lut4_I1_O)        0.149     3.172 r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n0q_m_2[0]_i_1__0/O
                         net (fo=1, routed)           0.642     3.813    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n0q_m_2[0]_i_1__0_n_0
    SLICE_X38Y98         FDRE                                         r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n0q_m_2_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zybo_dvi_output_clk_wiz_0_0 rise edge)
                                                     16.667    16.667 r  
    L16                                               0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    18.087 r  zybo_dvi_output_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.249    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1_zybo_dvi_output_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.908    12.341 r  zybo_dvi_output_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.402    13.743    zybo_dvi_output_i/clk_wiz_0/inst/clk_out1_zybo_dvi_output_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.834 r  zybo_dvi_output_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=182, routed)         1.563    15.397    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X38Y98         FDRE                                         r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n0q_m_2_reg[0]/C
                         clock pessimism              0.588    15.985    
                         clock uncertainty           -0.136    15.849    
    SLICE_X38Y98         FDRE (Setup_fdre_C_D)       -0.239    15.610    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n0q_m_2_reg[0]
  -------------------------------------------------------------------
                         required time                         15.610    
                         arrival time                          -3.813    
  -------------------------------------------------------------------
                         slack                                 11.797    

Slack (MET) :             11.852ns  (required time - arrival time)
  Source:                 zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1d_1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_dvi_output_clk_wiz_0_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1q_m_2_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_dvi_output_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_zybo_dvi_output_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_zybo_dvi_output_clk_wiz_0_0 rise@16.667ns - clk_out1_zybo_dvi_output_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.362ns  (logic 1.226ns (28.106%)  route 3.136ns (71.894%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.269ns = ( 15.397 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.136ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.262ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zybo_dvi_output_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  zybo_dvi_output_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1_zybo_dvi_output_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.780    -4.004 r  zybo_dvi_output_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.544    -2.460    zybo_dvi_output_i/clk_wiz_0/inst/clk_out1_zybo_dvi_output_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  zybo_dvi_output_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=182, routed)         1.741    -0.618    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X40Y99         FDRE                                         r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1d_1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y99         FDRE (Prop_fdre_C_Q)         0.419    -0.199 r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1d_1_reg[0]/Q
                         net (fo=3, routed)           1.128     0.929    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1d_1_reg_n_0_[0]
    SLICE_X40Y99         LUT5 (Prop_lut5_I0_O)        0.328     1.257 r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/q_m_2[7]_i_2__0/O
                         net (fo=3, routed)           0.825     2.082    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/q_m_2[7]_i_2__0_n_0
    SLICE_X40Y98         LUT6 (Prop_lut6_I0_O)        0.327     2.409 r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/q_m_2[7]_i_1__0/O
                         net (fo=9, routed)           0.848     3.257    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/q_m_2[7]_i_1__0_n_0
    SLICE_X39Y98         LUT4 (Prop_lut4_I1_O)        0.152     3.409 r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1q_m_2[0]_i_1__0/O
                         net (fo=1, routed)           0.336     3.744    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1q_m_2[0]_i_1__0_n_0
    SLICE_X38Y98         FDRE                                         r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1q_m_2_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zybo_dvi_output_clk_wiz_0_0 rise edge)
                                                     16.667    16.667 r  
    L16                                               0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    18.087 r  zybo_dvi_output_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.249    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1_zybo_dvi_output_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.908    12.341 r  zybo_dvi_output_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.402    13.743    zybo_dvi_output_i/clk_wiz_0/inst/clk_out1_zybo_dvi_output_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.834 r  zybo_dvi_output_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=182, routed)         1.563    15.397    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X38Y98         FDRE                                         r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1q_m_2_reg[0]/C
                         clock pessimism              0.588    15.985    
                         clock uncertainty           -0.136    15.849    
    SLICE_X38Y98         FDRE (Setup_fdre_C_D)       -0.253    15.596    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1q_m_2_reg[0]
  -------------------------------------------------------------------
                         required time                         15.596    
                         arrival time                          -3.744    
  -------------------------------------------------------------------
                         slack                                 11.852    

Slack (MET) :             11.972ns  (required time - arrival time)
  Source:                 zybo_dvi_output_i/test_pattern_generator_0/inst/h_count_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_dvi_output_clk_wiz_0_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            zybo_dvi_output_i/test_pattern_generator_0/inst/h_count_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_dvi_output_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_zybo_dvi_output_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_zybo_dvi_output_clk_wiz_0_0 rise@16.667ns - clk_out1_zybo_dvi_output_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.104ns  (logic 0.934ns (22.759%)  route 3.170ns (77.241%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.271ns = ( 15.395 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    0.625ns
  Clock Uncertainty:      0.136ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.262ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zybo_dvi_output_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  zybo_dvi_output_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1_zybo_dvi_output_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.780    -4.004 r  zybo_dvi_output_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.544    -2.460    zybo_dvi_output_i/clk_wiz_0/inst/clk_out1_zybo_dvi_output_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  zybo_dvi_output_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=182, routed)         1.738    -0.621    zybo_dvi_output_i/test_pattern_generator_0/inst/clk
    SLICE_X37Y94         FDRE                                         r  zybo_dvi_output_i/test_pattern_generator_0/inst/h_count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y94         FDRE (Prop_fdre_C_Q)         0.456    -0.165 r  zybo_dvi_output_i/test_pattern_generator_0/inst/h_count_reg[10]/Q
                         net (fo=5, routed)           1.282     1.118    zybo_dvi_output_i/test_pattern_generator_0/inst/h_count_reg[10]
    SLICE_X38Y94         LUT3 (Prop_lut3_I1_O)        0.150     1.268 r  zybo_dvi_output_i/test_pattern_generator_0/inst/g[0]_i_4/O
                         net (fo=4, routed)           0.849     2.116    zybo_dvi_output_i/test_pattern_generator_0/inst/g[0]_i_4_n_0
    SLICE_X38Y93         LUT6 (Prop_lut6_I0_O)        0.328     2.444 r  zybo_dvi_output_i/test_pattern_generator_0/inst/h_count[0]_i_1/O
                         net (fo=26, routed)          1.039     3.483    zybo_dvi_output_i/test_pattern_generator_0/inst/h_count[0]_i_1_n_0
    SLICE_X37Y92         FDRE                                         r  zybo_dvi_output_i/test_pattern_generator_0/inst/h_count_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zybo_dvi_output_clk_wiz_0_0 rise edge)
                                                     16.667    16.667 r  
    L16                                               0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    18.087 r  zybo_dvi_output_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.249    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1_zybo_dvi_output_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.908    12.341 r  zybo_dvi_output_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.402    13.743    zybo_dvi_output_i/clk_wiz_0/inst/clk_out1_zybo_dvi_output_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.834 r  zybo_dvi_output_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=182, routed)         1.561    15.395    zybo_dvi_output_i/test_pattern_generator_0/inst/clk
    SLICE_X37Y92         FDRE                                         r  zybo_dvi_output_i/test_pattern_generator_0/inst/h_count_reg[0]/C
                         clock pessimism              0.625    16.020    
                         clock uncertainty           -0.136    15.884    
    SLICE_X37Y92         FDRE (Setup_fdre_C_R)       -0.429    15.455    zybo_dvi_output_i/test_pattern_generator_0/inst/h_count_reg[0]
  -------------------------------------------------------------------
                         required time                         15.455    
                         arrival time                          -3.483    
  -------------------------------------------------------------------
                         slack                                 11.972    

Slack (MET) :             11.972ns  (required time - arrival time)
  Source:                 zybo_dvi_output_i/test_pattern_generator_0/inst/h_count_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_dvi_output_clk_wiz_0_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            zybo_dvi_output_i/test_pattern_generator_0/inst/h_count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_dvi_output_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_zybo_dvi_output_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_zybo_dvi_output_clk_wiz_0_0 rise@16.667ns - clk_out1_zybo_dvi_output_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.104ns  (logic 0.934ns (22.759%)  route 3.170ns (77.241%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.271ns = ( 15.395 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    0.625ns
  Clock Uncertainty:      0.136ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.262ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zybo_dvi_output_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  zybo_dvi_output_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1_zybo_dvi_output_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.780    -4.004 r  zybo_dvi_output_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.544    -2.460    zybo_dvi_output_i/clk_wiz_0/inst/clk_out1_zybo_dvi_output_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  zybo_dvi_output_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=182, routed)         1.738    -0.621    zybo_dvi_output_i/test_pattern_generator_0/inst/clk
    SLICE_X37Y94         FDRE                                         r  zybo_dvi_output_i/test_pattern_generator_0/inst/h_count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y94         FDRE (Prop_fdre_C_Q)         0.456    -0.165 r  zybo_dvi_output_i/test_pattern_generator_0/inst/h_count_reg[10]/Q
                         net (fo=5, routed)           1.282     1.118    zybo_dvi_output_i/test_pattern_generator_0/inst/h_count_reg[10]
    SLICE_X38Y94         LUT3 (Prop_lut3_I1_O)        0.150     1.268 r  zybo_dvi_output_i/test_pattern_generator_0/inst/g[0]_i_4/O
                         net (fo=4, routed)           0.849     2.116    zybo_dvi_output_i/test_pattern_generator_0/inst/g[0]_i_4_n_0
    SLICE_X38Y93         LUT6 (Prop_lut6_I0_O)        0.328     2.444 r  zybo_dvi_output_i/test_pattern_generator_0/inst/h_count[0]_i_1/O
                         net (fo=26, routed)          1.039     3.483    zybo_dvi_output_i/test_pattern_generator_0/inst/h_count[0]_i_1_n_0
    SLICE_X37Y92         FDRE                                         r  zybo_dvi_output_i/test_pattern_generator_0/inst/h_count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zybo_dvi_output_clk_wiz_0_0 rise edge)
                                                     16.667    16.667 r  
    L16                                               0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    18.087 r  zybo_dvi_output_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.249    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1_zybo_dvi_output_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.908    12.341 r  zybo_dvi_output_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.402    13.743    zybo_dvi_output_i/clk_wiz_0/inst/clk_out1_zybo_dvi_output_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.834 r  zybo_dvi_output_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=182, routed)         1.561    15.395    zybo_dvi_output_i/test_pattern_generator_0/inst/clk
    SLICE_X37Y92         FDRE                                         r  zybo_dvi_output_i/test_pattern_generator_0/inst/h_count_reg[1]/C
                         clock pessimism              0.625    16.020    
                         clock uncertainty           -0.136    15.884    
    SLICE_X37Y92         FDRE (Setup_fdre_C_R)       -0.429    15.455    zybo_dvi_output_i/test_pattern_generator_0/inst/h_count_reg[1]
  -------------------------------------------------------------------
                         required time                         15.455    
                         arrival time                          -3.483    
  -------------------------------------------------------------------
                         slack                                 11.972    

Slack (MET) :             11.972ns  (required time - arrival time)
  Source:                 zybo_dvi_output_i/test_pattern_generator_0/inst/h_count_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_dvi_output_clk_wiz_0_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            zybo_dvi_output_i/test_pattern_generator_0/inst/h_count_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_dvi_output_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_zybo_dvi_output_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_zybo_dvi_output_clk_wiz_0_0 rise@16.667ns - clk_out1_zybo_dvi_output_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.104ns  (logic 0.934ns (22.759%)  route 3.170ns (77.241%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.271ns = ( 15.395 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    0.625ns
  Clock Uncertainty:      0.136ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.262ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zybo_dvi_output_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  zybo_dvi_output_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1_zybo_dvi_output_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.780    -4.004 r  zybo_dvi_output_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.544    -2.460    zybo_dvi_output_i/clk_wiz_0/inst/clk_out1_zybo_dvi_output_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  zybo_dvi_output_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=182, routed)         1.738    -0.621    zybo_dvi_output_i/test_pattern_generator_0/inst/clk
    SLICE_X37Y94         FDRE                                         r  zybo_dvi_output_i/test_pattern_generator_0/inst/h_count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y94         FDRE (Prop_fdre_C_Q)         0.456    -0.165 r  zybo_dvi_output_i/test_pattern_generator_0/inst/h_count_reg[10]/Q
                         net (fo=5, routed)           1.282     1.118    zybo_dvi_output_i/test_pattern_generator_0/inst/h_count_reg[10]
    SLICE_X38Y94         LUT3 (Prop_lut3_I1_O)        0.150     1.268 r  zybo_dvi_output_i/test_pattern_generator_0/inst/g[0]_i_4/O
                         net (fo=4, routed)           0.849     2.116    zybo_dvi_output_i/test_pattern_generator_0/inst/g[0]_i_4_n_0
    SLICE_X38Y93         LUT6 (Prop_lut6_I0_O)        0.328     2.444 r  zybo_dvi_output_i/test_pattern_generator_0/inst/h_count[0]_i_1/O
                         net (fo=26, routed)          1.039     3.483    zybo_dvi_output_i/test_pattern_generator_0/inst/h_count[0]_i_1_n_0
    SLICE_X37Y92         FDRE                                         r  zybo_dvi_output_i/test_pattern_generator_0/inst/h_count_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zybo_dvi_output_clk_wiz_0_0 rise edge)
                                                     16.667    16.667 r  
    L16                                               0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    18.087 r  zybo_dvi_output_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.249    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1_zybo_dvi_output_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.908    12.341 r  zybo_dvi_output_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.402    13.743    zybo_dvi_output_i/clk_wiz_0/inst/clk_out1_zybo_dvi_output_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.834 r  zybo_dvi_output_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=182, routed)         1.561    15.395    zybo_dvi_output_i/test_pattern_generator_0/inst/clk
    SLICE_X37Y92         FDRE                                         r  zybo_dvi_output_i/test_pattern_generator_0/inst/h_count_reg[2]/C
                         clock pessimism              0.625    16.020    
                         clock uncertainty           -0.136    15.884    
    SLICE_X37Y92         FDRE (Setup_fdre_C_R)       -0.429    15.455    zybo_dvi_output_i/test_pattern_generator_0/inst/h_count_reg[2]
  -------------------------------------------------------------------
                         required time                         15.455    
                         arrival time                          -3.483    
  -------------------------------------------------------------------
                         slack                                 11.972    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 zybo_dvi_output_i/test_pattern_generator_0/inst/b_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_dvi_output_clk_wiz_0_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOut_1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_dvi_output_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_zybo_dvi_output_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_zybo_dvi_output_clk_wiz_0_0 rise@0.000ns - clk_out1_zybo_dvi_output_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.141ns (50.445%)  route 0.139ns (49.555%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.705ns
    Source Clock Delay      (SCD):    -0.475ns
    Clock Pessimism Removal (CPR):    -0.268ns
  Clock Uncertainty:      0.136ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.262ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zybo_dvi_output_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  zybo_dvi_output_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1_zybo_dvi_output_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.199    -1.499 r  zybo_dvi_output_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.413    -1.086    zybo_dvi_output_i/clk_wiz_0/inst/clk_out1_zybo_dvi_output_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  zybo_dvi_output_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=182, routed)         0.586    -0.475    zybo_dvi_output_i/test_pattern_generator_0/inst/clk
    SLICE_X39Y93         FDRE                                         r  zybo_dvi_output_i/test_pattern_generator_0/inst/b_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y93         FDRE (Prop_fdre_C_Q)         0.141    -0.334 r  zybo_dvi_output_i/test_pattern_generator_0/inst/b_reg[0]/Q
                         net (fo=14, routed)          0.139    -0.195    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/vid_pData[3]
    SLICE_X42Y93         FDRE                                         r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOut_1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zybo_dvi_output_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  zybo_dvi_output_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1_zybo_dvi_output_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.966    -2.039 r  zybo_dvi_output_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.447    -1.592    zybo_dvi_output_i/clk_wiz_0/inst/clk_out1_zybo_dvi_output_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  zybo_dvi_output_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=182, routed)         0.858    -0.705    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X42Y93         FDRE                                         r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOut_1_reg[3]/C
                         clock pessimism              0.268    -0.437    
                         clock uncertainty            0.136    -0.301    
    SLICE_X42Y93         FDRE (Hold_fdre_C_D)         0.059    -0.242    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOut_1_reg[3]
  -------------------------------------------------------------------
                         required time                          0.242    
                         arrival time                          -0.195    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/q_m_2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_dvi_output_clk_wiz_0_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_dvi_output_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_zybo_dvi_output_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_zybo_dvi_output_clk_wiz_0_0 rise@0.000ns - clk_out1_zybo_dvi_output_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.186ns (57.913%)  route 0.135ns (42.087%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.704ns
    Source Clock Delay      (SCD):    -0.472ns
    Clock Pessimism Removal (CPR):    -0.248ns
  Clock Uncertainty:      0.136ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.262ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zybo_dvi_output_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  zybo_dvi_output_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1_zybo_dvi_output_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.199    -1.499 r  zybo_dvi_output_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.413    -1.086    zybo_dvi_output_i/clk_wiz_0/inst/clk_out1_zybo_dvi_output_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  zybo_dvi_output_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=182, routed)         0.589    -0.472    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X41Y98         FDRE                                         r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/q_m_2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y98         FDRE (Prop_fdre_C_Q)         0.141    -0.331 r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/q_m_2_reg[0]/Q
                         net (fo=1, routed)           0.135    -0.196    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/q_m_2_reg_n_0_[0]
    SLICE_X42Y98         LUT5 (Prop_lut5_I3_O)        0.045    -0.151 r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOutRaw[0]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.151    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOutRaw[0]_i_1__0_n_0
    SLICE_X42Y98         FDRE                                         r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zybo_dvi_output_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  zybo_dvi_output_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1_zybo_dvi_output_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.966    -2.039 r  zybo_dvi_output_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.447    -1.592    zybo_dvi_output_i/clk_wiz_0/inst/clk_out1_zybo_dvi_output_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  zybo_dvi_output_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=182, routed)         0.859    -0.704    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X42Y98         FDRE                                         r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[0]/C
                         clock pessimism              0.248    -0.456    
                         clock uncertainty            0.136    -0.320    
    SLICE_X42Y98         FDRE (Hold_fdre_C_D)         0.121    -0.199    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[0]
  -------------------------------------------------------------------
                         required time                          0.199    
                         arrival time                          -0.151    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 zybo_dvi_output_i/test_pattern_generator_0/inst/h_count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_dvi_output_clk_wiz_0_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            zybo_dvi_output_i/test_pattern_generator_0/inst/hsync_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_dvi_output_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_zybo_dvi_output_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_zybo_dvi_output_clk_wiz_0_0 rise@0.000ns - clk_out1_zybo_dvi_output_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.186ns (58.946%)  route 0.130ns (41.054%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.707ns
    Source Clock Delay      (SCD):    -0.475ns
    Clock Pessimism Removal (CPR):    -0.248ns
  Clock Uncertainty:      0.136ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.262ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zybo_dvi_output_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  zybo_dvi_output_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1_zybo_dvi_output_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.199    -1.499 r  zybo_dvi_output_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.413    -1.086    zybo_dvi_output_i/clk_wiz_0/inst/clk_out1_zybo_dvi_output_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  zybo_dvi_output_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=182, routed)         0.586    -0.475    zybo_dvi_output_i/test_pattern_generator_0/inst/clk
    SLICE_X37Y93         FDRE                                         r  zybo_dvi_output_i/test_pattern_generator_0/inst/h_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y93         FDRE (Prop_fdre_C_Q)         0.141    -0.334 r  zybo_dvi_output_i/test_pattern_generator_0/inst/h_count_reg[5]/Q
                         net (fo=6, routed)           0.130    -0.204    zybo_dvi_output_i/test_pattern_generator_0/inst/h_count_reg[5]
    SLICE_X39Y93         LUT5 (Prop_lut5_I3_O)        0.045    -0.159 r  zybo_dvi_output_i/test_pattern_generator_0/inst/hsync_i_1/O
                         net (fo=1, routed)           0.000    -0.159    zybo_dvi_output_i/test_pattern_generator_0/inst/hsync0
    SLICE_X39Y93         FDRE                                         r  zybo_dvi_output_i/test_pattern_generator_0/inst/hsync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zybo_dvi_output_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  zybo_dvi_output_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1_zybo_dvi_output_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.966    -2.039 r  zybo_dvi_output_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.447    -1.592    zybo_dvi_output_i/clk_wiz_0/inst/clk_out1_zybo_dvi_output_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  zybo_dvi_output_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=182, routed)         0.856    -0.707    zybo_dvi_output_i/test_pattern_generator_0/inst/clk
    SLICE_X39Y93         FDRE                                         r  zybo_dvi_output_i/test_pattern_generator_0/inst/hsync_reg/C
                         clock pessimism              0.248    -0.459    
                         clock uncertainty            0.136    -0.323    
    SLICE_X39Y93         FDRE (Hold_fdre_C_D)         0.092    -0.231    zybo_dvi_output_i/test_pattern_generator_0/inst/hsync_reg
  -------------------------------------------------------------------
                         required time                          0.231    
                         arrival time                          -0.159    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 zybo_dvi_output_i/test_pattern_generator_0/inst/hsync_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_dvi_output_clk_wiz_0_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pC0_1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_dvi_output_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_zybo_dvi_output_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_zybo_dvi_output_clk_wiz_0_0 rise@0.000ns - clk_out1_zybo_dvi_output_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.141ns (44.058%)  route 0.179ns (55.942%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.705ns
    Source Clock Delay      (SCD):    -0.475ns
    Clock Pessimism Removal (CPR):    -0.268ns
  Clock Uncertainty:      0.136ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.262ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zybo_dvi_output_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  zybo_dvi_output_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1_zybo_dvi_output_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.199    -1.499 r  zybo_dvi_output_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.413    -1.086    zybo_dvi_output_i/clk_wiz_0/inst/clk_out1_zybo_dvi_output_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  zybo_dvi_output_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=182, routed)         0.586    -0.475    zybo_dvi_output_i/test_pattern_generator_0/inst/clk
    SLICE_X39Y93         FDRE                                         r  zybo_dvi_output_i/test_pattern_generator_0/inst/hsync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y93         FDRE (Prop_fdre_C_Q)         0.141    -0.334 r  zybo_dvi_output_i/test_pattern_generator_0/inst/hsync_reg/Q
                         net (fo=1, routed)           0.179    -0.155    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/vid_pHSync
    SLICE_X40Y93         FDRE                                         r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pC0_1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zybo_dvi_output_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  zybo_dvi_output_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1_zybo_dvi_output_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.966    -2.039 r  zybo_dvi_output_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.447    -1.592    zybo_dvi_output_i/clk_wiz_0/inst/clk_out1_zybo_dvi_output_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  zybo_dvi_output_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=182, routed)         0.858    -0.705    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X40Y93         FDRE                                         r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pC0_1_reg/C
                         clock pessimism              0.268    -0.437    
                         clock uncertainty            0.136    -0.301    
    SLICE_X40Y93         FDRE (Hold_fdre_C_D)         0.070    -0.231    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pC0_1_reg
  -------------------------------------------------------------------
                         required time                          0.231    
                         arrival time                          -0.155    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 zybo_dvi_output_i/test_pattern_generator_0/inst/h_count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_dvi_output_clk_wiz_0_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            zybo_dvi_output_i/test_pattern_generator_0/inst/g_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_dvi_output_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_zybo_dvi_output_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_zybo_dvi_output_clk_wiz_0_0 rise@0.000ns - clk_out1_zybo_dvi_output_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.186ns (57.169%)  route 0.139ns (42.831%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.707ns
    Source Clock Delay      (SCD):    -0.475ns
    Clock Pessimism Removal (CPR):    -0.248ns
  Clock Uncertainty:      0.136ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.262ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zybo_dvi_output_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  zybo_dvi_output_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1_zybo_dvi_output_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.199    -1.499 r  zybo_dvi_output_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.413    -1.086    zybo_dvi_output_i/clk_wiz_0/inst/clk_out1_zybo_dvi_output_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  zybo_dvi_output_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=182, routed)         0.586    -0.475    zybo_dvi_output_i/test_pattern_generator_0/inst/clk
    SLICE_X37Y94         FDRE                                         r  zybo_dvi_output_i/test_pattern_generator_0/inst/h_count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y94         FDRE (Prop_fdre_C_Q)         0.141    -0.334 f  zybo_dvi_output_i/test_pattern_generator_0/inst/h_count_reg[9]/Q
                         net (fo=7, routed)           0.139    -0.194    zybo_dvi_output_i/test_pattern_generator_0/inst/h_count_reg[9]
    SLICE_X39Y94         LUT6 (Prop_lut6_I4_O)        0.045    -0.149 r  zybo_dvi_output_i/test_pattern_generator_0/inst/g[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.149    zybo_dvi_output_i/test_pattern_generator_0/inst/g0
    SLICE_X39Y94         FDRE                                         r  zybo_dvi_output_i/test_pattern_generator_0/inst/g_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zybo_dvi_output_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  zybo_dvi_output_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1_zybo_dvi_output_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.966    -2.039 r  zybo_dvi_output_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.447    -1.592    zybo_dvi_output_i/clk_wiz_0/inst/clk_out1_zybo_dvi_output_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  zybo_dvi_output_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=182, routed)         0.856    -0.707    zybo_dvi_output_i/test_pattern_generator_0/inst/clk
    SLICE_X39Y94         FDRE                                         r  zybo_dvi_output_i/test_pattern_generator_0/inst/g_reg[0]/C
                         clock pessimism              0.248    -0.459    
                         clock uncertainty            0.136    -0.323    
    SLICE_X39Y94         FDRE (Hold_fdre_C_D)         0.091    -0.232    zybo_dvi_output_i/test_pattern_generator_0/inst/g_reg[0]
  -------------------------------------------------------------------
                         required time                          0.232    
                         arrival time                          -0.149    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/q_m_2_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_dvi_output_clk_wiz_0_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_zybo_dvi_output_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_zybo_dvi_output_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_zybo_dvi_output_clk_wiz_0_0 rise@0.000ns - clk_out1_zybo_dvi_output_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.186ns (52.248%)  route 0.170ns (47.752%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.704ns
    Source Clock Delay      (SCD):    -0.472ns
    Clock Pessimism Removal (CPR):    -0.248ns
  Clock Uncertainty:      0.136ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.262ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zybo_dvi_output_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  zybo_dvi_output_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1_zybo_dvi_output_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.199    -1.499 r  zybo_dvi_output_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.413    -1.086    zybo_dvi_output_i/clk_wiz_0/inst/clk_out1_zybo_dvi_output_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  zybo_dvi_output_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=182, routed)         0.589    -0.472    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X40Y98         FDRE                                         r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/q_m_2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y98         FDRE (Prop_fdre_C_Q)         0.141    -0.331 r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/q_m_2_reg[2]/Q
                         net (fo=1, routed)           0.170    -0.161    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/q_m_2_reg_n_0_[2]
    SLICE_X42Y98         LUT5 (Prop_lut5_I4_O)        0.045    -0.116 r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOutRaw[2]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.116    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOutRaw[2]_i_1__0_n_0
    SLICE_X42Y98         FDSE                                         r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zybo_dvi_output_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  zybo_dvi_output_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1_zybo_dvi_output_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.966    -2.039 r  zybo_dvi_output_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.447    -1.592    zybo_dvi_output_i/clk_wiz_0/inst/clk_out1_zybo_dvi_output_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  zybo_dvi_output_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=182, routed)         0.859    -0.704    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X42Y98         FDSE                                         r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[2]/C
                         clock pessimism              0.248    -0.456    
                         clock uncertainty            0.136    -0.320    
    SLICE_X42Y98         FDSE (Hold_fdse_C_D)         0.121    -0.199    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[2]
  -------------------------------------------------------------------
                         required time                          0.199    
                         arrival time                          -0.116    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pC0_2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_dvi_output_clk_wiz_0_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_zybo_dvi_output_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_zybo_dvi_output_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_zybo_dvi_output_clk_wiz_0_0 rise@0.000ns - clk_out1_zybo_dvi_output_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.186ns (56.851%)  route 0.141ns (43.149%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.706ns
    Source Clock Delay      (SCD):    -0.473ns
    Clock Pessimism Removal (CPR):    -0.248ns
  Clock Uncertainty:      0.136ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.262ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zybo_dvi_output_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  zybo_dvi_output_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1_zybo_dvi_output_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.199    -1.499 r  zybo_dvi_output_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.413    -1.086    zybo_dvi_output_i/clk_wiz_0/inst/clk_out1_zybo_dvi_output_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  zybo_dvi_output_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=182, routed)         0.588    -0.473    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X40Y93         FDRE                                         r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pC0_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y93         FDRE (Prop_fdre_C_Q)         0.141    -0.332 f  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pC0_2_reg/Q
                         net (fo=11, routed)          0.141    -0.191    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pC0_2_0
    SLICE_X43Y92         LUT5 (Prop_lut5_I4_O)        0.045    -0.146 r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.146    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/q_out_20_in[2]
    SLICE_X43Y92         FDSE                                         r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zybo_dvi_output_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  zybo_dvi_output_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1_zybo_dvi_output_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.966    -2.039 r  zybo_dvi_output_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.447    -1.592    zybo_dvi_output_i/clk_wiz_0/inst/clk_out1_zybo_dvi_output_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  zybo_dvi_output_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=182, routed)         0.857    -0.706    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X43Y92         FDSE                                         r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[2]/C
                         clock pessimism              0.248    -0.458    
                         clock uncertainty            0.136    -0.322    
    SLICE_X43Y92         FDSE (Hold_fdse_C_D)         0.092    -0.230    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[2]
  -------------------------------------------------------------------
                         required time                          0.230    
                         arrival time                          -0.146    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 zybo_dvi_output_i/test_pattern_generator_0/inst/vsync_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_dvi_output_clk_wiz_0_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pC1_1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_dvi_output_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_zybo_dvi_output_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_zybo_dvi_output_clk_wiz_0_0 rise@0.000ns - clk_out1_zybo_dvi_output_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.164ns (48.705%)  route 0.173ns (51.295%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.705ns
    Source Clock Delay      (SCD):    -0.476ns
    Clock Pessimism Removal (CPR):    -0.268ns
  Clock Uncertainty:      0.136ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.262ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zybo_dvi_output_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  zybo_dvi_output_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1_zybo_dvi_output_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.199    -1.499 r  zybo_dvi_output_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.413    -1.086    zybo_dvi_output_i/clk_wiz_0/inst/clk_out1_zybo_dvi_output_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  zybo_dvi_output_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=182, routed)         0.585    -0.476    zybo_dvi_output_i/test_pattern_generator_0/inst/clk
    SLICE_X38Y92         FDRE                                         r  zybo_dvi_output_i/test_pattern_generator_0/inst/vsync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y92         FDRE (Prop_fdre_C_Q)         0.164    -0.312 r  zybo_dvi_output_i/test_pattern_generator_0/inst/vsync_reg/Q
                         net (fo=1, routed)           0.173    -0.139    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/vid_pVSync
    SLICE_X40Y93         FDRE                                         r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pC1_1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zybo_dvi_output_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  zybo_dvi_output_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1_zybo_dvi_output_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.966    -2.039 r  zybo_dvi_output_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.447    -1.592    zybo_dvi_output_i/clk_wiz_0/inst/clk_out1_zybo_dvi_output_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  zybo_dvi_output_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=182, routed)         0.858    -0.705    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X40Y93         FDRE                                         r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pC1_1_reg/C
                         clock pessimism              0.268    -0.437    
                         clock uncertainty            0.136    -0.301    
    SLICE_X40Y93         FDRE (Hold_fdre_C_D)         0.070    -0.231    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pC1_1_reg
  -------------------------------------------------------------------
                         required time                          0.231    
                         arrival time                          -0.139    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOut_1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_dvi_output_clk_wiz_0_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/q_m_2_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_dvi_output_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_zybo_dvi_output_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_zybo_dvi_output_clk_wiz_0_0 rise@0.000ns - clk_out1_zybo_dvi_output_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.186ns (51.388%)  route 0.176ns (48.612%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.704ns
    Source Clock Delay      (SCD):    -0.474ns
    Clock Pessimism Removal (CPR):    -0.268ns
  Clock Uncertainty:      0.136ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.262ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zybo_dvi_output_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  zybo_dvi_output_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1_zybo_dvi_output_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.199    -1.499 r  zybo_dvi_output_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.413    -1.086    zybo_dvi_output_i/clk_wiz_0/inst/clk_out1_zybo_dvi_output_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  zybo_dvi_output_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=182, routed)         0.587    -0.474    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X39Y98         FDRE                                         r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOut_1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y98         FDRE (Prop_fdre_C_Q)         0.141    -0.333 r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOut_1_reg[3]/Q
                         net (fo=13, routed)          0.176    -0.157    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/p_0_in2_in
    SLICE_X41Y98         LUT5 (Prop_lut5_I1_O)        0.045    -0.112 r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/q_m_2[6]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.112    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/q_m_2[6]_i_1__0_n_0
    SLICE_X41Y98         FDRE                                         r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/q_m_2_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zybo_dvi_output_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  zybo_dvi_output_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1_zybo_dvi_output_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.966    -2.039 r  zybo_dvi_output_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.447    -1.592    zybo_dvi_output_i/clk_wiz_0/inst/clk_out1_zybo_dvi_output_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  zybo_dvi_output_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=182, routed)         0.859    -0.704    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X41Y98         FDRE                                         r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/q_m_2_reg[6]/C
                         clock pessimism              0.268    -0.436    
                         clock uncertainty            0.136    -0.300    
    SLICE_X41Y98         FDRE (Hold_fdre_C_D)         0.092    -0.208    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/q_m_2_reg[6]
  -------------------------------------------------------------------
                         required time                          0.208    
                         arrival time                          -0.112    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pC0_1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_dvi_output_clk_wiz_0_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pC0_2_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_dvi_output_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_zybo_dvi_output_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_zybo_dvi_output_clk_wiz_0_0 rise@0.000ns - clk_out1_zybo_dvi_output_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.141ns (44.023%)  route 0.179ns (55.977%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.707ns
    Source Clock Delay      (SCD):    -0.475ns
    Clock Pessimism Removal (CPR):    -0.245ns
  Clock Uncertainty:      0.136ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.262ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zybo_dvi_output_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  zybo_dvi_output_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1_zybo_dvi_output_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.199    -1.499 r  zybo_dvi_output_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.413    -1.086    zybo_dvi_output_i/clk_wiz_0/inst/clk_out1_zybo_dvi_output_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  zybo_dvi_output_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=182, routed)         0.586    -0.475    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X40Y89         FDRE                                         r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pC0_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y89         FDRE (Prop_fdre_C_Q)         0.141    -0.334 r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pC0_1_reg/Q
                         net (fo=1, routed)           0.179    -0.154    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pC0_1_reg_n_0
    SLICE_X41Y89         FDRE                                         r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pC0_2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zybo_dvi_output_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  zybo_dvi_output_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1_zybo_dvi_output_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.966    -2.039 r  zybo_dvi_output_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.447    -1.592    zybo_dvi_output_i/clk_wiz_0/inst/clk_out1_zybo_dvi_output_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  zybo_dvi_output_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=182, routed)         0.856    -0.707    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X41Y89         FDRE                                         r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pC0_2_reg/C
                         clock pessimism              0.245    -0.462    
                         clock uncertainty            0.136    -0.326    
    SLICE_X41Y89         FDRE (Hold_fdre_C_D)         0.075    -0.251    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pC0_2_reg
  -------------------------------------------------------------------
                         required time                          0.251    
                         arrival time                          -0.154    
  -------------------------------------------------------------------
                         slack                                  0.097    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_zybo_dvi_output_clk_wiz_0_0
  To Clock:  clk_out1_zybo_dvi_output_clk_wiz_0_0_1

Setup :            0  Failing Endpoints,  Worst Slack       10.831ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.047ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             10.831ns  (required time - arrival time)
  Source:                 zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/n1q_m_2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_dvi_output_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/cnt_t_3_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_dvi_output_clk_wiz_0_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_zybo_dvi_output_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_zybo_dvi_output_clk_wiz_0_0_1 rise@16.667ns - clk_out1_zybo_dvi_output_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.669ns  (logic 1.570ns (27.694%)  route 4.099ns (72.306%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.271ns = ( 15.395 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.136ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.262ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zybo_dvi_output_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  zybo_dvi_output_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1_zybo_dvi_output_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.780    -4.004 r  zybo_dvi_output_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.544    -2.460    zybo_dvi_output_i/clk_wiz_0/inst/clk_out1_zybo_dvi_output_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  zybo_dvi_output_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=182, routed)         1.737    -0.622    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X41Y88         FDRE                                         r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/n1q_m_2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y88         FDRE (Prop_fdre_C_Q)         0.456    -0.166 r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/n1q_m_2_reg[0]/Q
                         net (fo=17, routed)          1.762     1.596    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/n1q_m_2_reg_n_0_[0]
    SLICE_X41Y91         LUT4 (Prop_lut4_I0_O)        0.152     1.748 f  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/cnt_t_3[2]_i_9/O
                         net (fo=2, routed)           0.858     2.606    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/cnt_t_3[2]_i_9_n_0
    SLICE_X38Y92         LUT6 (Prop_lut6_I1_O)        0.332     2.938 r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/cnt_t_3[4]_i_15/O
                         net (fo=2, routed)           0.820     3.758    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/cnt_t_3[4]_i_15_n_0
    SLICE_X38Y91         LUT5 (Prop_lut5_I2_O)        0.124     3.882 f  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/cnt_t_3[3]_i_6__1/O
                         net (fo=1, routed)           0.000     3.882    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/cnt_t_3[3]_i_6__1_n_0
    SLICE_X38Y91         MUXF7 (Prop_muxf7_I0_O)      0.209     4.091 f  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/cnt_t_3_reg[3]_i_2/O
                         net (fo=1, routed)           0.659     4.750    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/cnt_t_3_reg[3]_i_2_n_0
    SLICE_X39Y91         LUT6 (Prop_lut6_I0_O)        0.297     5.047 r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/cnt_t_3[3]_i_1/O
                         net (fo=1, routed)           0.000     5.047    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/cnt_t_2[3]
    SLICE_X39Y91         FDRE                                         r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/cnt_t_3_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zybo_dvi_output_clk_wiz_0_0_1 rise edge)
                                                     16.667    16.667 r  
    L16                                               0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    18.087 r  zybo_dvi_output_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.249    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1_zybo_dvi_output_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.908    12.341 r  zybo_dvi_output_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.402    13.743    zybo_dvi_output_i/clk_wiz_0/inst/clk_out1_zybo_dvi_output_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.834 r  zybo_dvi_output_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=182, routed)         1.561    15.395    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X39Y91         FDRE                                         r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/cnt_t_3_reg[3]/C
                         clock pessimism              0.588    15.983    
                         clock uncertainty           -0.136    15.847    
    SLICE_X39Y91         FDRE (Setup_fdre_C_D)        0.031    15.878    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/cnt_t_3_reg[3]
  -------------------------------------------------------------------
                         required time                         15.878    
                         arrival time                          -5.047    
  -------------------------------------------------------------------
                         slack                                 10.831    

Slack (MET) :             11.191ns  (required time - arrival time)
  Source:                 zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/n1q_m_2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_dvi_output_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/cnt_t_3_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_dvi_output_clk_wiz_0_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_zybo_dvi_output_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_zybo_dvi_output_clk_wiz_0_0_1 rise@16.667ns - clk_out1_zybo_dvi_output_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.308ns  (logic 1.575ns (29.674%)  route 3.733ns (70.326%))
  Logic Levels:           5  (LUT4=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.272ns = ( 15.394 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.136ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.262ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zybo_dvi_output_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  zybo_dvi_output_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1_zybo_dvi_output_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.780    -4.004 r  zybo_dvi_output_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.544    -2.460    zybo_dvi_output_i/clk_wiz_0/inst/clk_out1_zybo_dvi_output_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  zybo_dvi_output_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=182, routed)         1.737    -0.622    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X41Y88         FDRE                                         r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/n1q_m_2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y88         FDRE (Prop_fdre_C_Q)         0.456    -0.166 r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/n1q_m_2_reg[0]/Q
                         net (fo=17, routed)          1.762     1.596    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/n1q_m_2_reg_n_0_[0]
    SLICE_X41Y91         LUT4 (Prop_lut4_I0_O)        0.152     1.748 f  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/cnt_t_3[2]_i_9/O
                         net (fo=2, routed)           0.858     2.606    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/cnt_t_3[2]_i_9_n_0
    SLICE_X38Y92         LUT6 (Prop_lut6_I1_O)        0.332     2.938 r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/cnt_t_3[4]_i_15/O
                         net (fo=2, routed)           0.817     3.755    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/cnt_t_3[4]_i_15_n_0
    SLICE_X39Y91         LUT6 (Prop_lut6_I2_O)        0.124     3.879 r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/cnt_t_3[4]_i_13__0/O
                         net (fo=1, routed)           0.000     3.879    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/cnt_t_3[4]_i_13__0_n_0
    SLICE_X39Y91         MUXF7 (Prop_muxf7_I0_O)      0.212     4.091 r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/cnt_t_3_reg[4]_i_7/O
                         net (fo=1, routed)           0.296     4.387    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/cnt_t_3_reg[4]_i_7_n_0
    SLICE_X39Y90         LUT6 (Prop_lut6_I5_O)        0.299     4.686 r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/cnt_t_3[4]_i_2/O
                         net (fo=1, routed)           0.000     4.686    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/cnt_t_2[4]
    SLICE_X39Y90         FDRE                                         r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/cnt_t_3_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zybo_dvi_output_clk_wiz_0_0_1 rise edge)
                                                     16.667    16.667 r  
    L16                                               0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    18.087 r  zybo_dvi_output_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.249    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1_zybo_dvi_output_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.908    12.341 r  zybo_dvi_output_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.402    13.743    zybo_dvi_output_i/clk_wiz_0/inst/clk_out1_zybo_dvi_output_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.834 r  zybo_dvi_output_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=182, routed)         1.560    15.394    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X39Y90         FDRE                                         r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/cnt_t_3_reg[4]/C
                         clock pessimism              0.588    15.982    
                         clock uncertainty           -0.136    15.846    
    SLICE_X39Y90         FDRE (Setup_fdre_C_D)        0.031    15.877    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/cnt_t_3_reg[4]
  -------------------------------------------------------------------
                         required time                         15.877    
                         arrival time                          -4.686    
  -------------------------------------------------------------------
                         slack                                 11.191    

Slack (MET) :             11.521ns  (required time - arrival time)
  Source:                 zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/cnt_t_3_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_dvi_output_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/cnt_t_3_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_dvi_output_clk_wiz_0_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_zybo_dvi_output_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_zybo_dvi_output_clk_wiz_0_0_1 rise@16.667ns - clk_out1_zybo_dvi_output_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.014ns  (logic 1.636ns (32.630%)  route 3.378ns (67.370%))
  Logic Levels:           5  (LUT5=2 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.269ns = ( 15.397 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    0.625ns
  Clock Uncertainty:      0.136ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.262ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zybo_dvi_output_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  zybo_dvi_output_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1_zybo_dvi_output_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.780    -4.004 r  zybo_dvi_output_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.544    -2.460    zybo_dvi_output_i/clk_wiz_0/inst/clk_out1_zybo_dvi_output_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  zybo_dvi_output_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=182, routed)         1.739    -0.620    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X38Y97         FDRE                                         r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/cnt_t_3_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y97         FDRE (Prop_fdre_C_Q)         0.518    -0.102 r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/cnt_t_3_reg[1]/Q
                         net (fo=9, routed)           1.173     1.071    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/cnt_t_3_reg_n_0_[1]
    SLICE_X38Y98         LUT5 (Prop_lut5_I0_O)        0.150     1.221 r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/cnt_t_3[1]_i_3__0/O
                         net (fo=3, routed)           1.119     2.341    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/cnt_t_3[1]_i_3__0_n_0
    SLICE_X36Y97         LUT5 (Prop_lut5_I3_O)        0.328     2.669 r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/cnt_t_3[2]_i_6__0/O
                         net (fo=2, routed)           0.496     3.165    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/cnt_t_3[2]_i_6__0_n_0
    SLICE_X37Y99         LUT6 (Prop_lut6_I1_O)        0.124     3.289 f  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/cnt_t_3[3]_i_7/O
                         net (fo=1, routed)           0.000     3.289    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/cnt_t_3[3]_i_7_n_0
    SLICE_X37Y99         MUXF7 (Prop_muxf7_I1_O)      0.217     3.506 f  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/cnt_t_3_reg[3]_i_2__0/O
                         net (fo=1, routed)           0.589     4.095    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/cnt_t_3_reg[3]_i_2__0_n_0
    SLICE_X36Y99         LUT6 (Prop_lut6_I0_O)        0.299     4.394 r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/cnt_t_3[3]_i_1__0/O
                         net (fo=1, routed)           0.000     4.394    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/cnt_t_2[3]
    SLICE_X36Y99         FDRE                                         r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/cnt_t_3_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zybo_dvi_output_clk_wiz_0_0_1 rise edge)
                                                     16.667    16.667 r  
    L16                                               0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    18.087 r  zybo_dvi_output_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.249    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1_zybo_dvi_output_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.908    12.341 r  zybo_dvi_output_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.402    13.743    zybo_dvi_output_i/clk_wiz_0/inst/clk_out1_zybo_dvi_output_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.834 r  zybo_dvi_output_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=182, routed)         1.563    15.397    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X36Y99         FDRE                                         r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/cnt_t_3_reg[3]/C
                         clock pessimism              0.625    16.022    
                         clock uncertainty           -0.136    15.886    
    SLICE_X36Y99         FDRE (Setup_fdre_C_D)        0.029    15.915    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/cnt_t_3_reg[3]
  -------------------------------------------------------------------
                         required time                         15.915    
                         arrival time                          -4.394    
  -------------------------------------------------------------------
                         slack                                 11.521    

Slack (MET) :             11.672ns  (required time - arrival time)
  Source:                 zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/q_m_2_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_dvi_output_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/cnt_t_3_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_dvi_output_clk_wiz_0_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_zybo_dvi_output_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_zybo_dvi_output_clk_wiz_0_0_1 rise@16.667ns - clk_out1_zybo_dvi_output_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.824ns  (logic 1.479ns (30.657%)  route 3.345ns (69.343%))
  Logic Levels:           5  (LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.269ns = ( 15.397 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.136ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.262ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zybo_dvi_output_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  zybo_dvi_output_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1_zybo_dvi_output_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.780    -4.004 r  zybo_dvi_output_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.544    -2.460    zybo_dvi_output_i/clk_wiz_0/inst/clk_out1_zybo_dvi_output_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  zybo_dvi_output_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=182, routed)         1.741    -0.618    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X40Y99         FDRE                                         r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/q_m_2_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y99         FDRE (Prop_fdre_C_Q)         0.419    -0.199 f  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/q_m_2_reg[8]/Q
                         net (fo=20, routed)          1.105     0.907    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/Q[0]
    SLICE_X38Y98         LUT6 (Prop_lut6_I0_O)        0.296     1.203 f  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/cnt_t_3[2]_i_7__0/O
                         net (fo=3, routed)           1.146     2.348    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/cnt_t_3[2]_i_7__0_n_0
    SLICE_X37Y98         LUT6 (Prop_lut6_I3_O)        0.124     2.472 r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/cnt_t_3[4]_i_14/O
                         net (fo=1, routed)           0.665     3.137    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/cnt_t_3[4]_i_14_n_0
    SLICE_X37Y98         LUT6 (Prop_lut6_I0_O)        0.124     3.261 r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/cnt_t_3[4]_i_12__0/O
                         net (fo=1, routed)           0.000     3.261    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/cnt_t_3[4]_i_12__0_n_0
    SLICE_X37Y98         MUXF7 (Prop_muxf7_I1_O)      0.217     3.478 r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/cnt_t_3_reg[4]_i_6/O
                         net (fo=1, routed)           0.430     3.908    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/cnt_t_3_reg[4]_i_6_n_0
    SLICE_X36Y98         LUT6 (Prop_lut6_I5_O)        0.299     4.207 r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/cnt_t_3[4]_i_1__0/O
                         net (fo=1, routed)           0.000     4.207    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/cnt_t_2[4]
    SLICE_X36Y98         FDRE                                         r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/cnt_t_3_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zybo_dvi_output_clk_wiz_0_0_1 rise edge)
                                                     16.667    16.667 r  
    L16                                               0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    18.087 r  zybo_dvi_output_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.249    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1_zybo_dvi_output_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.908    12.341 r  zybo_dvi_output_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.402    13.743    zybo_dvi_output_i/clk_wiz_0/inst/clk_out1_zybo_dvi_output_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.834 r  zybo_dvi_output_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=182, routed)         1.563    15.397    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X36Y98         FDRE                                         r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/cnt_t_3_reg[4]/C
                         clock pessimism              0.588    15.985    
                         clock uncertainty           -0.136    15.849    
    SLICE_X36Y98         FDRE (Setup_fdre_C_D)        0.029    15.878    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/cnt_t_3_reg[4]
  -------------------------------------------------------------------
                         required time                         15.878    
                         arrival time                          -4.207    
  -------------------------------------------------------------------
                         slack                                 11.672    

Slack (MET) :             11.676ns  (required time - arrival time)
  Source:                 zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/cnt_t_3_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_dvi_output_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/cnt_t_3_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_dvi_output_clk_wiz_0_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_zybo_dvi_output_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_zybo_dvi_output_clk_wiz_0_0_1 rise@16.667ns - clk_out1_zybo_dvi_output_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.859ns  (logic 1.244ns (25.600%)  route 3.615ns (74.400%))
  Logic Levels:           4  (LUT5=2 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.269ns = ( 15.397 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    0.625ns
  Clock Uncertainty:      0.136ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.262ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zybo_dvi_output_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  zybo_dvi_output_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1_zybo_dvi_output_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.780    -4.004 r  zybo_dvi_output_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.544    -2.460    zybo_dvi_output_i/clk_wiz_0/inst/clk_out1_zybo_dvi_output_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  zybo_dvi_output_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=182, routed)         1.739    -0.620    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X38Y97         FDRE                                         r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/cnt_t_3_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y97         FDRE (Prop_fdre_C_Q)         0.518    -0.102 r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/cnt_t_3_reg[1]/Q
                         net (fo=9, routed)           1.173     1.071    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/cnt_t_3_reg_n_0_[1]
    SLICE_X38Y98         LUT5 (Prop_lut5_I0_O)        0.150     1.221 r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/cnt_t_3[1]_i_3__0/O
                         net (fo=3, routed)           1.119     2.341    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/cnt_t_3[1]_i_3__0_n_0
    SLICE_X36Y97         LUT5 (Prop_lut5_I3_O)        0.328     2.669 r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/cnt_t_3[2]_i_6__0/O
                         net (fo=2, routed)           0.667     3.336    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/cnt_t_3[2]_i_6__0_n_0
    SLICE_X37Y97         LUT6 (Prop_lut6_I0_O)        0.124     3.460 f  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/cnt_t_3[2]_i_2__0/O
                         net (fo=1, routed)           0.656     4.116    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/cnt_t_3[2]_i_2__0_n_0
    SLICE_X36Y97         LUT6 (Prop_lut6_I0_O)        0.124     4.240 r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/cnt_t_3[2]_i_1__0/O
                         net (fo=1, routed)           0.000     4.240    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/cnt_t_2[2]
    SLICE_X36Y97         FDRE                                         r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/cnt_t_3_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zybo_dvi_output_clk_wiz_0_0_1 rise edge)
                                                     16.667    16.667 r  
    L16                                               0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    18.087 r  zybo_dvi_output_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.249    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1_zybo_dvi_output_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.908    12.341 r  zybo_dvi_output_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.402    13.743    zybo_dvi_output_i/clk_wiz_0/inst/clk_out1_zybo_dvi_output_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.834 r  zybo_dvi_output_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=182, routed)         1.563    15.397    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X36Y97         FDRE                                         r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/cnt_t_3_reg[2]/C
                         clock pessimism              0.625    16.022    
                         clock uncertainty           -0.136    15.886    
    SLICE_X36Y97         FDRE (Setup_fdre_C_D)        0.029    15.915    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/cnt_t_3_reg[2]
  -------------------------------------------------------------------
                         required time                         15.915    
                         arrival time                          -4.240    
  -------------------------------------------------------------------
                         slack                                 11.676    

Slack (MET) :             11.797ns  (required time - arrival time)
  Source:                 zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1d_1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_dvi_output_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n0q_m_2_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_dvi_output_clk_wiz_0_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_zybo_dvi_output_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_zybo_dvi_output_clk_wiz_0_0_1 rise@16.667ns - clk_out1_zybo_dvi_output_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.431ns  (logic 1.223ns (27.600%)  route 3.208ns (72.400%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.269ns = ( 15.397 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.136ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.262ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zybo_dvi_output_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  zybo_dvi_output_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1_zybo_dvi_output_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.780    -4.004 r  zybo_dvi_output_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.544    -2.460    zybo_dvi_output_i/clk_wiz_0/inst/clk_out1_zybo_dvi_output_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  zybo_dvi_output_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=182, routed)         1.741    -0.618    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X40Y99         FDRE                                         r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1d_1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y99         FDRE (Prop_fdre_C_Q)         0.419    -0.199 r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1d_1_reg[0]/Q
                         net (fo=3, routed)           1.128     0.929    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1d_1_reg_n_0_[0]
    SLICE_X40Y99         LUT5 (Prop_lut5_I0_O)        0.328     1.257 r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/q_m_2[7]_i_2__0/O
                         net (fo=3, routed)           0.825     2.082    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/q_m_2[7]_i_2__0_n_0
    SLICE_X40Y98         LUT6 (Prop_lut6_I0_O)        0.327     2.409 r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/q_m_2[7]_i_1__0/O
                         net (fo=9, routed)           0.614     3.023    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/q_m_2[7]_i_1__0_n_0
    SLICE_X39Y98         LUT4 (Prop_lut4_I1_O)        0.149     3.172 r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n0q_m_2[0]_i_1__0/O
                         net (fo=1, routed)           0.642     3.813    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n0q_m_2[0]_i_1__0_n_0
    SLICE_X38Y98         FDRE                                         r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n0q_m_2_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zybo_dvi_output_clk_wiz_0_0_1 rise edge)
                                                     16.667    16.667 r  
    L16                                               0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    18.087 r  zybo_dvi_output_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.249    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1_zybo_dvi_output_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.908    12.341 r  zybo_dvi_output_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.402    13.743    zybo_dvi_output_i/clk_wiz_0/inst/clk_out1_zybo_dvi_output_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.834 r  zybo_dvi_output_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=182, routed)         1.563    15.397    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X38Y98         FDRE                                         r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n0q_m_2_reg[0]/C
                         clock pessimism              0.588    15.985    
                         clock uncertainty           -0.136    15.849    
    SLICE_X38Y98         FDRE (Setup_fdre_C_D)       -0.239    15.610    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n0q_m_2_reg[0]
  -------------------------------------------------------------------
                         required time                         15.610    
                         arrival time                          -3.813    
  -------------------------------------------------------------------
                         slack                                 11.797    

Slack (MET) :             11.852ns  (required time - arrival time)
  Source:                 zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1d_1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_dvi_output_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1q_m_2_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_dvi_output_clk_wiz_0_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_zybo_dvi_output_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_zybo_dvi_output_clk_wiz_0_0_1 rise@16.667ns - clk_out1_zybo_dvi_output_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.362ns  (logic 1.226ns (28.106%)  route 3.136ns (71.894%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.269ns = ( 15.397 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.136ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.262ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zybo_dvi_output_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  zybo_dvi_output_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1_zybo_dvi_output_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.780    -4.004 r  zybo_dvi_output_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.544    -2.460    zybo_dvi_output_i/clk_wiz_0/inst/clk_out1_zybo_dvi_output_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  zybo_dvi_output_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=182, routed)         1.741    -0.618    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X40Y99         FDRE                                         r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1d_1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y99         FDRE (Prop_fdre_C_Q)         0.419    -0.199 r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1d_1_reg[0]/Q
                         net (fo=3, routed)           1.128     0.929    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1d_1_reg_n_0_[0]
    SLICE_X40Y99         LUT5 (Prop_lut5_I0_O)        0.328     1.257 r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/q_m_2[7]_i_2__0/O
                         net (fo=3, routed)           0.825     2.082    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/q_m_2[7]_i_2__0_n_0
    SLICE_X40Y98         LUT6 (Prop_lut6_I0_O)        0.327     2.409 r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/q_m_2[7]_i_1__0/O
                         net (fo=9, routed)           0.848     3.257    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/q_m_2[7]_i_1__0_n_0
    SLICE_X39Y98         LUT4 (Prop_lut4_I1_O)        0.152     3.409 r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1q_m_2[0]_i_1__0/O
                         net (fo=1, routed)           0.336     3.744    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1q_m_2[0]_i_1__0_n_0
    SLICE_X38Y98         FDRE                                         r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1q_m_2_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zybo_dvi_output_clk_wiz_0_0_1 rise edge)
                                                     16.667    16.667 r  
    L16                                               0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    18.087 r  zybo_dvi_output_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.249    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1_zybo_dvi_output_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.908    12.341 r  zybo_dvi_output_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.402    13.743    zybo_dvi_output_i/clk_wiz_0/inst/clk_out1_zybo_dvi_output_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.834 r  zybo_dvi_output_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=182, routed)         1.563    15.397    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X38Y98         FDRE                                         r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1q_m_2_reg[0]/C
                         clock pessimism              0.588    15.985    
                         clock uncertainty           -0.136    15.849    
    SLICE_X38Y98         FDRE (Setup_fdre_C_D)       -0.253    15.596    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1q_m_2_reg[0]
  -------------------------------------------------------------------
                         required time                         15.596    
                         arrival time                          -3.744    
  -------------------------------------------------------------------
                         slack                                 11.852    

Slack (MET) :             11.972ns  (required time - arrival time)
  Source:                 zybo_dvi_output_i/test_pattern_generator_0/inst/h_count_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_dvi_output_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            zybo_dvi_output_i/test_pattern_generator_0/inst/h_count_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_dvi_output_clk_wiz_0_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_zybo_dvi_output_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_zybo_dvi_output_clk_wiz_0_0_1 rise@16.667ns - clk_out1_zybo_dvi_output_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.104ns  (logic 0.934ns (22.759%)  route 3.170ns (77.241%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.271ns = ( 15.395 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    0.625ns
  Clock Uncertainty:      0.136ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.262ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zybo_dvi_output_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  zybo_dvi_output_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1_zybo_dvi_output_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.780    -4.004 r  zybo_dvi_output_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.544    -2.460    zybo_dvi_output_i/clk_wiz_0/inst/clk_out1_zybo_dvi_output_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  zybo_dvi_output_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=182, routed)         1.738    -0.621    zybo_dvi_output_i/test_pattern_generator_0/inst/clk
    SLICE_X37Y94         FDRE                                         r  zybo_dvi_output_i/test_pattern_generator_0/inst/h_count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y94         FDRE (Prop_fdre_C_Q)         0.456    -0.165 r  zybo_dvi_output_i/test_pattern_generator_0/inst/h_count_reg[10]/Q
                         net (fo=5, routed)           1.282     1.118    zybo_dvi_output_i/test_pattern_generator_0/inst/h_count_reg[10]
    SLICE_X38Y94         LUT3 (Prop_lut3_I1_O)        0.150     1.268 r  zybo_dvi_output_i/test_pattern_generator_0/inst/g[0]_i_4/O
                         net (fo=4, routed)           0.849     2.116    zybo_dvi_output_i/test_pattern_generator_0/inst/g[0]_i_4_n_0
    SLICE_X38Y93         LUT6 (Prop_lut6_I0_O)        0.328     2.444 r  zybo_dvi_output_i/test_pattern_generator_0/inst/h_count[0]_i_1/O
                         net (fo=26, routed)          1.039     3.483    zybo_dvi_output_i/test_pattern_generator_0/inst/h_count[0]_i_1_n_0
    SLICE_X37Y92         FDRE                                         r  zybo_dvi_output_i/test_pattern_generator_0/inst/h_count_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zybo_dvi_output_clk_wiz_0_0_1 rise edge)
                                                     16.667    16.667 r  
    L16                                               0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    18.087 r  zybo_dvi_output_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.249    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1_zybo_dvi_output_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.908    12.341 r  zybo_dvi_output_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.402    13.743    zybo_dvi_output_i/clk_wiz_0/inst/clk_out1_zybo_dvi_output_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.834 r  zybo_dvi_output_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=182, routed)         1.561    15.395    zybo_dvi_output_i/test_pattern_generator_0/inst/clk
    SLICE_X37Y92         FDRE                                         r  zybo_dvi_output_i/test_pattern_generator_0/inst/h_count_reg[0]/C
                         clock pessimism              0.625    16.020    
                         clock uncertainty           -0.136    15.884    
    SLICE_X37Y92         FDRE (Setup_fdre_C_R)       -0.429    15.455    zybo_dvi_output_i/test_pattern_generator_0/inst/h_count_reg[0]
  -------------------------------------------------------------------
                         required time                         15.455    
                         arrival time                          -3.483    
  -------------------------------------------------------------------
                         slack                                 11.972    

Slack (MET) :             11.972ns  (required time - arrival time)
  Source:                 zybo_dvi_output_i/test_pattern_generator_0/inst/h_count_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_dvi_output_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            zybo_dvi_output_i/test_pattern_generator_0/inst/h_count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_dvi_output_clk_wiz_0_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_zybo_dvi_output_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_zybo_dvi_output_clk_wiz_0_0_1 rise@16.667ns - clk_out1_zybo_dvi_output_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.104ns  (logic 0.934ns (22.759%)  route 3.170ns (77.241%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.271ns = ( 15.395 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    0.625ns
  Clock Uncertainty:      0.136ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.262ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zybo_dvi_output_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  zybo_dvi_output_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1_zybo_dvi_output_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.780    -4.004 r  zybo_dvi_output_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.544    -2.460    zybo_dvi_output_i/clk_wiz_0/inst/clk_out1_zybo_dvi_output_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  zybo_dvi_output_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=182, routed)         1.738    -0.621    zybo_dvi_output_i/test_pattern_generator_0/inst/clk
    SLICE_X37Y94         FDRE                                         r  zybo_dvi_output_i/test_pattern_generator_0/inst/h_count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y94         FDRE (Prop_fdre_C_Q)         0.456    -0.165 r  zybo_dvi_output_i/test_pattern_generator_0/inst/h_count_reg[10]/Q
                         net (fo=5, routed)           1.282     1.118    zybo_dvi_output_i/test_pattern_generator_0/inst/h_count_reg[10]
    SLICE_X38Y94         LUT3 (Prop_lut3_I1_O)        0.150     1.268 r  zybo_dvi_output_i/test_pattern_generator_0/inst/g[0]_i_4/O
                         net (fo=4, routed)           0.849     2.116    zybo_dvi_output_i/test_pattern_generator_0/inst/g[0]_i_4_n_0
    SLICE_X38Y93         LUT6 (Prop_lut6_I0_O)        0.328     2.444 r  zybo_dvi_output_i/test_pattern_generator_0/inst/h_count[0]_i_1/O
                         net (fo=26, routed)          1.039     3.483    zybo_dvi_output_i/test_pattern_generator_0/inst/h_count[0]_i_1_n_0
    SLICE_X37Y92         FDRE                                         r  zybo_dvi_output_i/test_pattern_generator_0/inst/h_count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zybo_dvi_output_clk_wiz_0_0_1 rise edge)
                                                     16.667    16.667 r  
    L16                                               0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    18.087 r  zybo_dvi_output_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.249    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1_zybo_dvi_output_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.908    12.341 r  zybo_dvi_output_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.402    13.743    zybo_dvi_output_i/clk_wiz_0/inst/clk_out1_zybo_dvi_output_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.834 r  zybo_dvi_output_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=182, routed)         1.561    15.395    zybo_dvi_output_i/test_pattern_generator_0/inst/clk
    SLICE_X37Y92         FDRE                                         r  zybo_dvi_output_i/test_pattern_generator_0/inst/h_count_reg[1]/C
                         clock pessimism              0.625    16.020    
                         clock uncertainty           -0.136    15.884    
    SLICE_X37Y92         FDRE (Setup_fdre_C_R)       -0.429    15.455    zybo_dvi_output_i/test_pattern_generator_0/inst/h_count_reg[1]
  -------------------------------------------------------------------
                         required time                         15.455    
                         arrival time                          -3.483    
  -------------------------------------------------------------------
                         slack                                 11.972    

Slack (MET) :             11.972ns  (required time - arrival time)
  Source:                 zybo_dvi_output_i/test_pattern_generator_0/inst/h_count_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_dvi_output_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            zybo_dvi_output_i/test_pattern_generator_0/inst/h_count_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_dvi_output_clk_wiz_0_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_zybo_dvi_output_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_zybo_dvi_output_clk_wiz_0_0_1 rise@16.667ns - clk_out1_zybo_dvi_output_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.104ns  (logic 0.934ns (22.759%)  route 3.170ns (77.241%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.271ns = ( 15.395 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    0.625ns
  Clock Uncertainty:      0.136ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.262ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zybo_dvi_output_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  zybo_dvi_output_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1_zybo_dvi_output_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.780    -4.004 r  zybo_dvi_output_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.544    -2.460    zybo_dvi_output_i/clk_wiz_0/inst/clk_out1_zybo_dvi_output_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  zybo_dvi_output_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=182, routed)         1.738    -0.621    zybo_dvi_output_i/test_pattern_generator_0/inst/clk
    SLICE_X37Y94         FDRE                                         r  zybo_dvi_output_i/test_pattern_generator_0/inst/h_count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y94         FDRE (Prop_fdre_C_Q)         0.456    -0.165 r  zybo_dvi_output_i/test_pattern_generator_0/inst/h_count_reg[10]/Q
                         net (fo=5, routed)           1.282     1.118    zybo_dvi_output_i/test_pattern_generator_0/inst/h_count_reg[10]
    SLICE_X38Y94         LUT3 (Prop_lut3_I1_O)        0.150     1.268 r  zybo_dvi_output_i/test_pattern_generator_0/inst/g[0]_i_4/O
                         net (fo=4, routed)           0.849     2.116    zybo_dvi_output_i/test_pattern_generator_0/inst/g[0]_i_4_n_0
    SLICE_X38Y93         LUT6 (Prop_lut6_I0_O)        0.328     2.444 r  zybo_dvi_output_i/test_pattern_generator_0/inst/h_count[0]_i_1/O
                         net (fo=26, routed)          1.039     3.483    zybo_dvi_output_i/test_pattern_generator_0/inst/h_count[0]_i_1_n_0
    SLICE_X37Y92         FDRE                                         r  zybo_dvi_output_i/test_pattern_generator_0/inst/h_count_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zybo_dvi_output_clk_wiz_0_0_1 rise edge)
                                                     16.667    16.667 r  
    L16                                               0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    18.087 r  zybo_dvi_output_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.249    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1_zybo_dvi_output_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.908    12.341 r  zybo_dvi_output_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.402    13.743    zybo_dvi_output_i/clk_wiz_0/inst/clk_out1_zybo_dvi_output_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.834 r  zybo_dvi_output_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=182, routed)         1.561    15.395    zybo_dvi_output_i/test_pattern_generator_0/inst/clk
    SLICE_X37Y92         FDRE                                         r  zybo_dvi_output_i/test_pattern_generator_0/inst/h_count_reg[2]/C
                         clock pessimism              0.625    16.020    
                         clock uncertainty           -0.136    15.884    
    SLICE_X37Y92         FDRE (Setup_fdre_C_R)       -0.429    15.455    zybo_dvi_output_i/test_pattern_generator_0/inst/h_count_reg[2]
  -------------------------------------------------------------------
                         required time                         15.455    
                         arrival time                          -3.483    
  -------------------------------------------------------------------
                         slack                                 11.972    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 zybo_dvi_output_i/test_pattern_generator_0/inst/b_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_dvi_output_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOut_1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_dvi_output_clk_wiz_0_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_zybo_dvi_output_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_zybo_dvi_output_clk_wiz_0_0_1 rise@0.000ns - clk_out1_zybo_dvi_output_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.141ns (50.445%)  route 0.139ns (49.555%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.705ns
    Source Clock Delay      (SCD):    -0.475ns
    Clock Pessimism Removal (CPR):    -0.268ns
  Clock Uncertainty:      0.136ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.262ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zybo_dvi_output_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  zybo_dvi_output_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1_zybo_dvi_output_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.199    -1.499 r  zybo_dvi_output_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.413    -1.086    zybo_dvi_output_i/clk_wiz_0/inst/clk_out1_zybo_dvi_output_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  zybo_dvi_output_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=182, routed)         0.586    -0.475    zybo_dvi_output_i/test_pattern_generator_0/inst/clk
    SLICE_X39Y93         FDRE                                         r  zybo_dvi_output_i/test_pattern_generator_0/inst/b_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y93         FDRE (Prop_fdre_C_Q)         0.141    -0.334 r  zybo_dvi_output_i/test_pattern_generator_0/inst/b_reg[0]/Q
                         net (fo=14, routed)          0.139    -0.195    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/vid_pData[3]
    SLICE_X42Y93         FDRE                                         r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOut_1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zybo_dvi_output_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  zybo_dvi_output_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1_zybo_dvi_output_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.966    -2.039 r  zybo_dvi_output_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.447    -1.592    zybo_dvi_output_i/clk_wiz_0/inst/clk_out1_zybo_dvi_output_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  zybo_dvi_output_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=182, routed)         0.858    -0.705    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X42Y93         FDRE                                         r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOut_1_reg[3]/C
                         clock pessimism              0.268    -0.437    
                         clock uncertainty            0.136    -0.301    
    SLICE_X42Y93         FDRE (Hold_fdre_C_D)         0.059    -0.242    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOut_1_reg[3]
  -------------------------------------------------------------------
                         required time                          0.242    
                         arrival time                          -0.195    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/q_m_2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_dvi_output_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_dvi_output_clk_wiz_0_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_zybo_dvi_output_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_zybo_dvi_output_clk_wiz_0_0_1 rise@0.000ns - clk_out1_zybo_dvi_output_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.186ns (57.913%)  route 0.135ns (42.087%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.704ns
    Source Clock Delay      (SCD):    -0.472ns
    Clock Pessimism Removal (CPR):    -0.248ns
  Clock Uncertainty:      0.136ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.262ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zybo_dvi_output_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  zybo_dvi_output_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1_zybo_dvi_output_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.199    -1.499 r  zybo_dvi_output_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.413    -1.086    zybo_dvi_output_i/clk_wiz_0/inst/clk_out1_zybo_dvi_output_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  zybo_dvi_output_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=182, routed)         0.589    -0.472    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X41Y98         FDRE                                         r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/q_m_2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y98         FDRE (Prop_fdre_C_Q)         0.141    -0.331 r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/q_m_2_reg[0]/Q
                         net (fo=1, routed)           0.135    -0.196    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/q_m_2_reg_n_0_[0]
    SLICE_X42Y98         LUT5 (Prop_lut5_I3_O)        0.045    -0.151 r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOutRaw[0]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.151    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOutRaw[0]_i_1__0_n_0
    SLICE_X42Y98         FDRE                                         r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zybo_dvi_output_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  zybo_dvi_output_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1_zybo_dvi_output_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.966    -2.039 r  zybo_dvi_output_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.447    -1.592    zybo_dvi_output_i/clk_wiz_0/inst/clk_out1_zybo_dvi_output_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  zybo_dvi_output_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=182, routed)         0.859    -0.704    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X42Y98         FDRE                                         r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[0]/C
                         clock pessimism              0.248    -0.456    
                         clock uncertainty            0.136    -0.320    
    SLICE_X42Y98         FDRE (Hold_fdre_C_D)         0.121    -0.199    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[0]
  -------------------------------------------------------------------
                         required time                          0.199    
                         arrival time                          -0.151    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 zybo_dvi_output_i/test_pattern_generator_0/inst/h_count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_dvi_output_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            zybo_dvi_output_i/test_pattern_generator_0/inst/hsync_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_dvi_output_clk_wiz_0_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_zybo_dvi_output_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_zybo_dvi_output_clk_wiz_0_0_1 rise@0.000ns - clk_out1_zybo_dvi_output_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.186ns (58.946%)  route 0.130ns (41.054%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.707ns
    Source Clock Delay      (SCD):    -0.475ns
    Clock Pessimism Removal (CPR):    -0.248ns
  Clock Uncertainty:      0.136ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.262ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zybo_dvi_output_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  zybo_dvi_output_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1_zybo_dvi_output_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.199    -1.499 r  zybo_dvi_output_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.413    -1.086    zybo_dvi_output_i/clk_wiz_0/inst/clk_out1_zybo_dvi_output_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  zybo_dvi_output_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=182, routed)         0.586    -0.475    zybo_dvi_output_i/test_pattern_generator_0/inst/clk
    SLICE_X37Y93         FDRE                                         r  zybo_dvi_output_i/test_pattern_generator_0/inst/h_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y93         FDRE (Prop_fdre_C_Q)         0.141    -0.334 r  zybo_dvi_output_i/test_pattern_generator_0/inst/h_count_reg[5]/Q
                         net (fo=6, routed)           0.130    -0.204    zybo_dvi_output_i/test_pattern_generator_0/inst/h_count_reg[5]
    SLICE_X39Y93         LUT5 (Prop_lut5_I3_O)        0.045    -0.159 r  zybo_dvi_output_i/test_pattern_generator_0/inst/hsync_i_1/O
                         net (fo=1, routed)           0.000    -0.159    zybo_dvi_output_i/test_pattern_generator_0/inst/hsync0
    SLICE_X39Y93         FDRE                                         r  zybo_dvi_output_i/test_pattern_generator_0/inst/hsync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zybo_dvi_output_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  zybo_dvi_output_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1_zybo_dvi_output_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.966    -2.039 r  zybo_dvi_output_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.447    -1.592    zybo_dvi_output_i/clk_wiz_0/inst/clk_out1_zybo_dvi_output_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  zybo_dvi_output_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=182, routed)         0.856    -0.707    zybo_dvi_output_i/test_pattern_generator_0/inst/clk
    SLICE_X39Y93         FDRE                                         r  zybo_dvi_output_i/test_pattern_generator_0/inst/hsync_reg/C
                         clock pessimism              0.248    -0.459    
                         clock uncertainty            0.136    -0.323    
    SLICE_X39Y93         FDRE (Hold_fdre_C_D)         0.092    -0.231    zybo_dvi_output_i/test_pattern_generator_0/inst/hsync_reg
  -------------------------------------------------------------------
                         required time                          0.231    
                         arrival time                          -0.159    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 zybo_dvi_output_i/test_pattern_generator_0/inst/hsync_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_dvi_output_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pC0_1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_dvi_output_clk_wiz_0_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_zybo_dvi_output_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_zybo_dvi_output_clk_wiz_0_0_1 rise@0.000ns - clk_out1_zybo_dvi_output_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.141ns (44.058%)  route 0.179ns (55.942%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.705ns
    Source Clock Delay      (SCD):    -0.475ns
    Clock Pessimism Removal (CPR):    -0.268ns
  Clock Uncertainty:      0.136ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.262ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zybo_dvi_output_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  zybo_dvi_output_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1_zybo_dvi_output_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.199    -1.499 r  zybo_dvi_output_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.413    -1.086    zybo_dvi_output_i/clk_wiz_0/inst/clk_out1_zybo_dvi_output_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  zybo_dvi_output_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=182, routed)         0.586    -0.475    zybo_dvi_output_i/test_pattern_generator_0/inst/clk
    SLICE_X39Y93         FDRE                                         r  zybo_dvi_output_i/test_pattern_generator_0/inst/hsync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y93         FDRE (Prop_fdre_C_Q)         0.141    -0.334 r  zybo_dvi_output_i/test_pattern_generator_0/inst/hsync_reg/Q
                         net (fo=1, routed)           0.179    -0.155    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/vid_pHSync
    SLICE_X40Y93         FDRE                                         r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pC0_1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zybo_dvi_output_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  zybo_dvi_output_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1_zybo_dvi_output_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.966    -2.039 r  zybo_dvi_output_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.447    -1.592    zybo_dvi_output_i/clk_wiz_0/inst/clk_out1_zybo_dvi_output_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  zybo_dvi_output_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=182, routed)         0.858    -0.705    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X40Y93         FDRE                                         r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pC0_1_reg/C
                         clock pessimism              0.268    -0.437    
                         clock uncertainty            0.136    -0.301    
    SLICE_X40Y93         FDRE (Hold_fdre_C_D)         0.070    -0.231    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pC0_1_reg
  -------------------------------------------------------------------
                         required time                          0.231    
                         arrival time                          -0.155    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 zybo_dvi_output_i/test_pattern_generator_0/inst/h_count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_dvi_output_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            zybo_dvi_output_i/test_pattern_generator_0/inst/g_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_dvi_output_clk_wiz_0_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_zybo_dvi_output_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_zybo_dvi_output_clk_wiz_0_0_1 rise@0.000ns - clk_out1_zybo_dvi_output_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.186ns (57.169%)  route 0.139ns (42.831%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.707ns
    Source Clock Delay      (SCD):    -0.475ns
    Clock Pessimism Removal (CPR):    -0.248ns
  Clock Uncertainty:      0.136ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.262ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zybo_dvi_output_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  zybo_dvi_output_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1_zybo_dvi_output_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.199    -1.499 r  zybo_dvi_output_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.413    -1.086    zybo_dvi_output_i/clk_wiz_0/inst/clk_out1_zybo_dvi_output_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  zybo_dvi_output_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=182, routed)         0.586    -0.475    zybo_dvi_output_i/test_pattern_generator_0/inst/clk
    SLICE_X37Y94         FDRE                                         r  zybo_dvi_output_i/test_pattern_generator_0/inst/h_count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y94         FDRE (Prop_fdre_C_Q)         0.141    -0.334 f  zybo_dvi_output_i/test_pattern_generator_0/inst/h_count_reg[9]/Q
                         net (fo=7, routed)           0.139    -0.194    zybo_dvi_output_i/test_pattern_generator_0/inst/h_count_reg[9]
    SLICE_X39Y94         LUT6 (Prop_lut6_I4_O)        0.045    -0.149 r  zybo_dvi_output_i/test_pattern_generator_0/inst/g[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.149    zybo_dvi_output_i/test_pattern_generator_0/inst/g0
    SLICE_X39Y94         FDRE                                         r  zybo_dvi_output_i/test_pattern_generator_0/inst/g_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zybo_dvi_output_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  zybo_dvi_output_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1_zybo_dvi_output_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.966    -2.039 r  zybo_dvi_output_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.447    -1.592    zybo_dvi_output_i/clk_wiz_0/inst/clk_out1_zybo_dvi_output_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  zybo_dvi_output_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=182, routed)         0.856    -0.707    zybo_dvi_output_i/test_pattern_generator_0/inst/clk
    SLICE_X39Y94         FDRE                                         r  zybo_dvi_output_i/test_pattern_generator_0/inst/g_reg[0]/C
                         clock pessimism              0.248    -0.459    
                         clock uncertainty            0.136    -0.323    
    SLICE_X39Y94         FDRE (Hold_fdre_C_D)         0.091    -0.232    zybo_dvi_output_i/test_pattern_generator_0/inst/g_reg[0]
  -------------------------------------------------------------------
                         required time                          0.232    
                         arrival time                          -0.149    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/q_m_2_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_dvi_output_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_zybo_dvi_output_clk_wiz_0_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_zybo_dvi_output_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_zybo_dvi_output_clk_wiz_0_0_1 rise@0.000ns - clk_out1_zybo_dvi_output_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.186ns (52.248%)  route 0.170ns (47.752%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.704ns
    Source Clock Delay      (SCD):    -0.472ns
    Clock Pessimism Removal (CPR):    -0.248ns
  Clock Uncertainty:      0.136ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.262ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zybo_dvi_output_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  zybo_dvi_output_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1_zybo_dvi_output_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.199    -1.499 r  zybo_dvi_output_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.413    -1.086    zybo_dvi_output_i/clk_wiz_0/inst/clk_out1_zybo_dvi_output_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  zybo_dvi_output_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=182, routed)         0.589    -0.472    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X40Y98         FDRE                                         r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/q_m_2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y98         FDRE (Prop_fdre_C_Q)         0.141    -0.331 r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/q_m_2_reg[2]/Q
                         net (fo=1, routed)           0.170    -0.161    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/q_m_2_reg_n_0_[2]
    SLICE_X42Y98         LUT5 (Prop_lut5_I4_O)        0.045    -0.116 r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOutRaw[2]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.116    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOutRaw[2]_i_1__0_n_0
    SLICE_X42Y98         FDSE                                         r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zybo_dvi_output_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  zybo_dvi_output_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1_zybo_dvi_output_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.966    -2.039 r  zybo_dvi_output_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.447    -1.592    zybo_dvi_output_i/clk_wiz_0/inst/clk_out1_zybo_dvi_output_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  zybo_dvi_output_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=182, routed)         0.859    -0.704    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X42Y98         FDSE                                         r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[2]/C
                         clock pessimism              0.248    -0.456    
                         clock uncertainty            0.136    -0.320    
    SLICE_X42Y98         FDSE (Hold_fdse_C_D)         0.121    -0.199    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[2]
  -------------------------------------------------------------------
                         required time                          0.199    
                         arrival time                          -0.116    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pC0_2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_dvi_output_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_zybo_dvi_output_clk_wiz_0_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_zybo_dvi_output_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_zybo_dvi_output_clk_wiz_0_0_1 rise@0.000ns - clk_out1_zybo_dvi_output_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.186ns (56.851%)  route 0.141ns (43.149%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.706ns
    Source Clock Delay      (SCD):    -0.473ns
    Clock Pessimism Removal (CPR):    -0.248ns
  Clock Uncertainty:      0.136ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.262ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zybo_dvi_output_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  zybo_dvi_output_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1_zybo_dvi_output_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.199    -1.499 r  zybo_dvi_output_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.413    -1.086    zybo_dvi_output_i/clk_wiz_0/inst/clk_out1_zybo_dvi_output_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  zybo_dvi_output_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=182, routed)         0.588    -0.473    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X40Y93         FDRE                                         r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pC0_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y93         FDRE (Prop_fdre_C_Q)         0.141    -0.332 f  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pC0_2_reg/Q
                         net (fo=11, routed)          0.141    -0.191    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pC0_2_0
    SLICE_X43Y92         LUT5 (Prop_lut5_I4_O)        0.045    -0.146 r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.146    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/q_out_20_in[2]
    SLICE_X43Y92         FDSE                                         r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zybo_dvi_output_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  zybo_dvi_output_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1_zybo_dvi_output_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.966    -2.039 r  zybo_dvi_output_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.447    -1.592    zybo_dvi_output_i/clk_wiz_0/inst/clk_out1_zybo_dvi_output_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  zybo_dvi_output_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=182, routed)         0.857    -0.706    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X43Y92         FDSE                                         r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[2]/C
                         clock pessimism              0.248    -0.458    
                         clock uncertainty            0.136    -0.322    
    SLICE_X43Y92         FDSE (Hold_fdse_C_D)         0.092    -0.230    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[2]
  -------------------------------------------------------------------
                         required time                          0.230    
                         arrival time                          -0.146    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 zybo_dvi_output_i/test_pattern_generator_0/inst/vsync_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_dvi_output_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pC1_1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_dvi_output_clk_wiz_0_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_zybo_dvi_output_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_zybo_dvi_output_clk_wiz_0_0_1 rise@0.000ns - clk_out1_zybo_dvi_output_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.164ns (48.705%)  route 0.173ns (51.295%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.705ns
    Source Clock Delay      (SCD):    -0.476ns
    Clock Pessimism Removal (CPR):    -0.268ns
  Clock Uncertainty:      0.136ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.262ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zybo_dvi_output_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  zybo_dvi_output_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1_zybo_dvi_output_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.199    -1.499 r  zybo_dvi_output_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.413    -1.086    zybo_dvi_output_i/clk_wiz_0/inst/clk_out1_zybo_dvi_output_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  zybo_dvi_output_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=182, routed)         0.585    -0.476    zybo_dvi_output_i/test_pattern_generator_0/inst/clk
    SLICE_X38Y92         FDRE                                         r  zybo_dvi_output_i/test_pattern_generator_0/inst/vsync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y92         FDRE (Prop_fdre_C_Q)         0.164    -0.312 r  zybo_dvi_output_i/test_pattern_generator_0/inst/vsync_reg/Q
                         net (fo=1, routed)           0.173    -0.139    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/vid_pVSync
    SLICE_X40Y93         FDRE                                         r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pC1_1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zybo_dvi_output_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  zybo_dvi_output_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1_zybo_dvi_output_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.966    -2.039 r  zybo_dvi_output_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.447    -1.592    zybo_dvi_output_i/clk_wiz_0/inst/clk_out1_zybo_dvi_output_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  zybo_dvi_output_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=182, routed)         0.858    -0.705    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X40Y93         FDRE                                         r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pC1_1_reg/C
                         clock pessimism              0.268    -0.437    
                         clock uncertainty            0.136    -0.301    
    SLICE_X40Y93         FDRE (Hold_fdre_C_D)         0.070    -0.231    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pC1_1_reg
  -------------------------------------------------------------------
                         required time                          0.231    
                         arrival time                          -0.139    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOut_1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_dvi_output_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/q_m_2_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_dvi_output_clk_wiz_0_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_zybo_dvi_output_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_zybo_dvi_output_clk_wiz_0_0_1 rise@0.000ns - clk_out1_zybo_dvi_output_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.186ns (51.388%)  route 0.176ns (48.612%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.704ns
    Source Clock Delay      (SCD):    -0.474ns
    Clock Pessimism Removal (CPR):    -0.268ns
  Clock Uncertainty:      0.136ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.262ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zybo_dvi_output_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  zybo_dvi_output_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1_zybo_dvi_output_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.199    -1.499 r  zybo_dvi_output_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.413    -1.086    zybo_dvi_output_i/clk_wiz_0/inst/clk_out1_zybo_dvi_output_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  zybo_dvi_output_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=182, routed)         0.587    -0.474    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X39Y98         FDRE                                         r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOut_1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y98         FDRE (Prop_fdre_C_Q)         0.141    -0.333 r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOut_1_reg[3]/Q
                         net (fo=13, routed)          0.176    -0.157    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/p_0_in2_in
    SLICE_X41Y98         LUT5 (Prop_lut5_I1_O)        0.045    -0.112 r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/q_m_2[6]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.112    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/q_m_2[6]_i_1__0_n_0
    SLICE_X41Y98         FDRE                                         r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/q_m_2_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zybo_dvi_output_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  zybo_dvi_output_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1_zybo_dvi_output_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.966    -2.039 r  zybo_dvi_output_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.447    -1.592    zybo_dvi_output_i/clk_wiz_0/inst/clk_out1_zybo_dvi_output_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  zybo_dvi_output_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=182, routed)         0.859    -0.704    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X41Y98         FDRE                                         r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/q_m_2_reg[6]/C
                         clock pessimism              0.268    -0.436    
                         clock uncertainty            0.136    -0.300    
    SLICE_X41Y98         FDRE (Hold_fdre_C_D)         0.092    -0.208    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/q_m_2_reg[6]
  -------------------------------------------------------------------
                         required time                          0.208    
                         arrival time                          -0.112    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pC0_1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_dvi_output_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pC0_2_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_dvi_output_clk_wiz_0_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_zybo_dvi_output_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_zybo_dvi_output_clk_wiz_0_0_1 rise@0.000ns - clk_out1_zybo_dvi_output_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.141ns (44.023%)  route 0.179ns (55.977%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.707ns
    Source Clock Delay      (SCD):    -0.475ns
    Clock Pessimism Removal (CPR):    -0.245ns
  Clock Uncertainty:      0.136ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.262ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zybo_dvi_output_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  zybo_dvi_output_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1_zybo_dvi_output_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.199    -1.499 r  zybo_dvi_output_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.413    -1.086    zybo_dvi_output_i/clk_wiz_0/inst/clk_out1_zybo_dvi_output_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  zybo_dvi_output_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=182, routed)         0.586    -0.475    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X40Y89         FDRE                                         r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pC0_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y89         FDRE (Prop_fdre_C_Q)         0.141    -0.334 r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pC0_1_reg/Q
                         net (fo=1, routed)           0.179    -0.154    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pC0_1_reg_n_0
    SLICE_X41Y89         FDRE                                         r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pC0_2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zybo_dvi_output_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  zybo_dvi_output_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1_zybo_dvi_output_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.966    -2.039 r  zybo_dvi_output_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.447    -1.592    zybo_dvi_output_i/clk_wiz_0/inst/clk_out1_zybo_dvi_output_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  zybo_dvi_output_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=182, routed)         0.856    -0.707    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X41Y89         FDRE                                         r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pC0_2_reg/C
                         clock pessimism              0.245    -0.462    
                         clock uncertainty            0.136    -0.326    
    SLICE_X41Y89         FDRE (Hold_fdre_C_D)         0.075    -0.251    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pC0_2_reg
  -------------------------------------------------------------------
                         required time                          0.251    
                         arrival time                          -0.154    
  -------------------------------------------------------------------
                         slack                                  0.097    





