
Senior_Project.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000819c  08000110  08000110  00010110  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000260  080082b0  080082b0  000182b0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08008510  08008510  00020078  2**0
                  CONTENTS
  4 .ARM          00000000  08008510  08008510  00020078  2**0
                  CONTENTS
  5 .preinit_array 00000000  08008510  08008510  00020078  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08008510  08008510  00018510  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08008514  08008514  00018514  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000078  20000000  08008518  00020000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000520  20000078  08008590  00020078  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000598  08008590  00020598  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00020078  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  000200a1  2**0
                  CONTENTS, READONLY
 13 .debug_info   0000d0f2  00000000  00000000  000200e4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 000024a2  00000000  00000000  0002d1d6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000bc0  00000000  00000000  0002f678  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000921  00000000  00000000  00030238  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  000193c0  00000000  00000000  00030b59  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00010575  00000000  00000000  00049f19  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    00087928  00000000  00000000  0005a48e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  000036b8  00000000  00000000  000e1db8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000079  00000000  00000000  000e5470  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	; (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	; (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	; (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	20000078 	.word	0x20000078
 800012c:	00000000 	.word	0x00000000
 8000130:	08008294 	.word	0x08008294

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	; (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	; (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	; (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	2000007c 	.word	0x2000007c
 800014c:	08008294 	.word	0x08008294

08000150 <__aeabi_drsub>:
 8000150:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000154:	e002      	b.n	800015c <__adddf3>
 8000156:	bf00      	nop

08000158 <__aeabi_dsub>:
 8000158:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800015c <__adddf3>:
 800015c:	b530      	push	{r4, r5, lr}
 800015e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000162:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000166:	ea94 0f05 	teq	r4, r5
 800016a:	bf08      	it	eq
 800016c:	ea90 0f02 	teqeq	r0, r2
 8000170:	bf1f      	itttt	ne
 8000172:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000176:	ea55 0c02 	orrsne.w	ip, r5, r2
 800017a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800017e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000182:	f000 80e2 	beq.w	800034a <__adddf3+0x1ee>
 8000186:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800018a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800018e:	bfb8      	it	lt
 8000190:	426d      	neglt	r5, r5
 8000192:	dd0c      	ble.n	80001ae <__adddf3+0x52>
 8000194:	442c      	add	r4, r5
 8000196:	ea80 0202 	eor.w	r2, r0, r2
 800019a:	ea81 0303 	eor.w	r3, r1, r3
 800019e:	ea82 0000 	eor.w	r0, r2, r0
 80001a2:	ea83 0101 	eor.w	r1, r3, r1
 80001a6:	ea80 0202 	eor.w	r2, r0, r2
 80001aa:	ea81 0303 	eor.w	r3, r1, r3
 80001ae:	2d36      	cmp	r5, #54	; 0x36
 80001b0:	bf88      	it	hi
 80001b2:	bd30      	pophi	{r4, r5, pc}
 80001b4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80001b8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80001bc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80001c0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80001c4:	d002      	beq.n	80001cc <__adddf3+0x70>
 80001c6:	4240      	negs	r0, r0
 80001c8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80001cc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 80001d0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80001d4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80001d8:	d002      	beq.n	80001e0 <__adddf3+0x84>
 80001da:	4252      	negs	r2, r2
 80001dc:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80001e0:	ea94 0f05 	teq	r4, r5
 80001e4:	f000 80a7 	beq.w	8000336 <__adddf3+0x1da>
 80001e8:	f1a4 0401 	sub.w	r4, r4, #1
 80001ec:	f1d5 0e20 	rsbs	lr, r5, #32
 80001f0:	db0d      	blt.n	800020e <__adddf3+0xb2>
 80001f2:	fa02 fc0e 	lsl.w	ip, r2, lr
 80001f6:	fa22 f205 	lsr.w	r2, r2, r5
 80001fa:	1880      	adds	r0, r0, r2
 80001fc:	f141 0100 	adc.w	r1, r1, #0
 8000200:	fa03 f20e 	lsl.w	r2, r3, lr
 8000204:	1880      	adds	r0, r0, r2
 8000206:	fa43 f305 	asr.w	r3, r3, r5
 800020a:	4159      	adcs	r1, r3
 800020c:	e00e      	b.n	800022c <__adddf3+0xd0>
 800020e:	f1a5 0520 	sub.w	r5, r5, #32
 8000212:	f10e 0e20 	add.w	lr, lr, #32
 8000216:	2a01      	cmp	r2, #1
 8000218:	fa03 fc0e 	lsl.w	ip, r3, lr
 800021c:	bf28      	it	cs
 800021e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000222:	fa43 f305 	asr.w	r3, r3, r5
 8000226:	18c0      	adds	r0, r0, r3
 8000228:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800022c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000230:	d507      	bpl.n	8000242 <__adddf3+0xe6>
 8000232:	f04f 0e00 	mov.w	lr, #0
 8000236:	f1dc 0c00 	rsbs	ip, ip, #0
 800023a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800023e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000242:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000246:	d31b      	bcc.n	8000280 <__adddf3+0x124>
 8000248:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800024c:	d30c      	bcc.n	8000268 <__adddf3+0x10c>
 800024e:	0849      	lsrs	r1, r1, #1
 8000250:	ea5f 0030 	movs.w	r0, r0, rrx
 8000254:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000258:	f104 0401 	add.w	r4, r4, #1
 800025c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000260:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000264:	f080 809a 	bcs.w	800039c <__adddf3+0x240>
 8000268:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800026c:	bf08      	it	eq
 800026e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000272:	f150 0000 	adcs.w	r0, r0, #0
 8000276:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800027a:	ea41 0105 	orr.w	r1, r1, r5
 800027e:	bd30      	pop	{r4, r5, pc}
 8000280:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000284:	4140      	adcs	r0, r0
 8000286:	eb41 0101 	adc.w	r1, r1, r1
 800028a:	3c01      	subs	r4, #1
 800028c:	bf28      	it	cs
 800028e:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 8000292:	d2e9      	bcs.n	8000268 <__adddf3+0x10c>
 8000294:	f091 0f00 	teq	r1, #0
 8000298:	bf04      	itt	eq
 800029a:	4601      	moveq	r1, r0
 800029c:	2000      	moveq	r0, #0
 800029e:	fab1 f381 	clz	r3, r1
 80002a2:	bf08      	it	eq
 80002a4:	3320      	addeq	r3, #32
 80002a6:	f1a3 030b 	sub.w	r3, r3, #11
 80002aa:	f1b3 0220 	subs.w	r2, r3, #32
 80002ae:	da0c      	bge.n	80002ca <__adddf3+0x16e>
 80002b0:	320c      	adds	r2, #12
 80002b2:	dd08      	ble.n	80002c6 <__adddf3+0x16a>
 80002b4:	f102 0c14 	add.w	ip, r2, #20
 80002b8:	f1c2 020c 	rsb	r2, r2, #12
 80002bc:	fa01 f00c 	lsl.w	r0, r1, ip
 80002c0:	fa21 f102 	lsr.w	r1, r1, r2
 80002c4:	e00c      	b.n	80002e0 <__adddf3+0x184>
 80002c6:	f102 0214 	add.w	r2, r2, #20
 80002ca:	bfd8      	it	le
 80002cc:	f1c2 0c20 	rsble	ip, r2, #32
 80002d0:	fa01 f102 	lsl.w	r1, r1, r2
 80002d4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80002d8:	bfdc      	itt	le
 80002da:	ea41 010c 	orrle.w	r1, r1, ip
 80002de:	4090      	lslle	r0, r2
 80002e0:	1ae4      	subs	r4, r4, r3
 80002e2:	bfa2      	ittt	ge
 80002e4:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80002e8:	4329      	orrge	r1, r5
 80002ea:	bd30      	popge	{r4, r5, pc}
 80002ec:	ea6f 0404 	mvn.w	r4, r4
 80002f0:	3c1f      	subs	r4, #31
 80002f2:	da1c      	bge.n	800032e <__adddf3+0x1d2>
 80002f4:	340c      	adds	r4, #12
 80002f6:	dc0e      	bgt.n	8000316 <__adddf3+0x1ba>
 80002f8:	f104 0414 	add.w	r4, r4, #20
 80002fc:	f1c4 0220 	rsb	r2, r4, #32
 8000300:	fa20 f004 	lsr.w	r0, r0, r4
 8000304:	fa01 f302 	lsl.w	r3, r1, r2
 8000308:	ea40 0003 	orr.w	r0, r0, r3
 800030c:	fa21 f304 	lsr.w	r3, r1, r4
 8000310:	ea45 0103 	orr.w	r1, r5, r3
 8000314:	bd30      	pop	{r4, r5, pc}
 8000316:	f1c4 040c 	rsb	r4, r4, #12
 800031a:	f1c4 0220 	rsb	r2, r4, #32
 800031e:	fa20 f002 	lsr.w	r0, r0, r2
 8000322:	fa01 f304 	lsl.w	r3, r1, r4
 8000326:	ea40 0003 	orr.w	r0, r0, r3
 800032a:	4629      	mov	r1, r5
 800032c:	bd30      	pop	{r4, r5, pc}
 800032e:	fa21 f004 	lsr.w	r0, r1, r4
 8000332:	4629      	mov	r1, r5
 8000334:	bd30      	pop	{r4, r5, pc}
 8000336:	f094 0f00 	teq	r4, #0
 800033a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800033e:	bf06      	itte	eq
 8000340:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000344:	3401      	addeq	r4, #1
 8000346:	3d01      	subne	r5, #1
 8000348:	e74e      	b.n	80001e8 <__adddf3+0x8c>
 800034a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800034e:	bf18      	it	ne
 8000350:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000354:	d029      	beq.n	80003aa <__adddf3+0x24e>
 8000356:	ea94 0f05 	teq	r4, r5
 800035a:	bf08      	it	eq
 800035c:	ea90 0f02 	teqeq	r0, r2
 8000360:	d005      	beq.n	800036e <__adddf3+0x212>
 8000362:	ea54 0c00 	orrs.w	ip, r4, r0
 8000366:	bf04      	itt	eq
 8000368:	4619      	moveq	r1, r3
 800036a:	4610      	moveq	r0, r2
 800036c:	bd30      	pop	{r4, r5, pc}
 800036e:	ea91 0f03 	teq	r1, r3
 8000372:	bf1e      	ittt	ne
 8000374:	2100      	movne	r1, #0
 8000376:	2000      	movne	r0, #0
 8000378:	bd30      	popne	{r4, r5, pc}
 800037a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800037e:	d105      	bne.n	800038c <__adddf3+0x230>
 8000380:	0040      	lsls	r0, r0, #1
 8000382:	4149      	adcs	r1, r1
 8000384:	bf28      	it	cs
 8000386:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800038a:	bd30      	pop	{r4, r5, pc}
 800038c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000390:	bf3c      	itt	cc
 8000392:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 8000396:	bd30      	popcc	{r4, r5, pc}
 8000398:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800039c:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80003a0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80003a4:	f04f 0000 	mov.w	r0, #0
 80003a8:	bd30      	pop	{r4, r5, pc}
 80003aa:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003ae:	bf1a      	itte	ne
 80003b0:	4619      	movne	r1, r3
 80003b2:	4610      	movne	r0, r2
 80003b4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80003b8:	bf1c      	itt	ne
 80003ba:	460b      	movne	r3, r1
 80003bc:	4602      	movne	r2, r0
 80003be:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80003c2:	bf06      	itte	eq
 80003c4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80003c8:	ea91 0f03 	teqeq	r1, r3
 80003cc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 80003d0:	bd30      	pop	{r4, r5, pc}
 80003d2:	bf00      	nop

080003d4 <__aeabi_ui2d>:
 80003d4:	f090 0f00 	teq	r0, #0
 80003d8:	bf04      	itt	eq
 80003da:	2100      	moveq	r1, #0
 80003dc:	4770      	bxeq	lr
 80003de:	b530      	push	{r4, r5, lr}
 80003e0:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80003e4:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80003e8:	f04f 0500 	mov.w	r5, #0
 80003ec:	f04f 0100 	mov.w	r1, #0
 80003f0:	e750      	b.n	8000294 <__adddf3+0x138>
 80003f2:	bf00      	nop

080003f4 <__aeabi_i2d>:
 80003f4:	f090 0f00 	teq	r0, #0
 80003f8:	bf04      	itt	eq
 80003fa:	2100      	moveq	r1, #0
 80003fc:	4770      	bxeq	lr
 80003fe:	b530      	push	{r4, r5, lr}
 8000400:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000404:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000408:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800040c:	bf48      	it	mi
 800040e:	4240      	negmi	r0, r0
 8000410:	f04f 0100 	mov.w	r1, #0
 8000414:	e73e      	b.n	8000294 <__adddf3+0x138>
 8000416:	bf00      	nop

08000418 <__aeabi_f2d>:
 8000418:	0042      	lsls	r2, r0, #1
 800041a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800041e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000422:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000426:	bf1f      	itttt	ne
 8000428:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800042c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000430:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000434:	4770      	bxne	lr
 8000436:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800043a:	bf08      	it	eq
 800043c:	4770      	bxeq	lr
 800043e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000442:	bf04      	itt	eq
 8000444:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000448:	4770      	bxeq	lr
 800044a:	b530      	push	{r4, r5, lr}
 800044c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000450:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000454:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000458:	e71c      	b.n	8000294 <__adddf3+0x138>
 800045a:	bf00      	nop

0800045c <__aeabi_ul2d>:
 800045c:	ea50 0201 	orrs.w	r2, r0, r1
 8000460:	bf08      	it	eq
 8000462:	4770      	bxeq	lr
 8000464:	b530      	push	{r4, r5, lr}
 8000466:	f04f 0500 	mov.w	r5, #0
 800046a:	e00a      	b.n	8000482 <__aeabi_l2d+0x16>

0800046c <__aeabi_l2d>:
 800046c:	ea50 0201 	orrs.w	r2, r0, r1
 8000470:	bf08      	it	eq
 8000472:	4770      	bxeq	lr
 8000474:	b530      	push	{r4, r5, lr}
 8000476:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 800047a:	d502      	bpl.n	8000482 <__aeabi_l2d+0x16>
 800047c:	4240      	negs	r0, r0
 800047e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000482:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000486:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800048a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800048e:	f43f aed8 	beq.w	8000242 <__adddf3+0xe6>
 8000492:	f04f 0203 	mov.w	r2, #3
 8000496:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800049a:	bf18      	it	ne
 800049c:	3203      	addne	r2, #3
 800049e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004a2:	bf18      	it	ne
 80004a4:	3203      	addne	r2, #3
 80004a6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80004aa:	f1c2 0320 	rsb	r3, r2, #32
 80004ae:	fa00 fc03 	lsl.w	ip, r0, r3
 80004b2:	fa20 f002 	lsr.w	r0, r0, r2
 80004b6:	fa01 fe03 	lsl.w	lr, r1, r3
 80004ba:	ea40 000e 	orr.w	r0, r0, lr
 80004be:	fa21 f102 	lsr.w	r1, r1, r2
 80004c2:	4414      	add	r4, r2
 80004c4:	e6bd      	b.n	8000242 <__adddf3+0xe6>
 80004c6:	bf00      	nop

080004c8 <__aeabi_dmul>:
 80004c8:	b570      	push	{r4, r5, r6, lr}
 80004ca:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80004ce:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80004d2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80004d6:	bf1d      	ittte	ne
 80004d8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80004dc:	ea94 0f0c 	teqne	r4, ip
 80004e0:	ea95 0f0c 	teqne	r5, ip
 80004e4:	f000 f8de 	bleq	80006a4 <__aeabi_dmul+0x1dc>
 80004e8:	442c      	add	r4, r5
 80004ea:	ea81 0603 	eor.w	r6, r1, r3
 80004ee:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 80004f2:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 80004f6:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 80004fa:	bf18      	it	ne
 80004fc:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000500:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000504:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000508:	d038      	beq.n	800057c <__aeabi_dmul+0xb4>
 800050a:	fba0 ce02 	umull	ip, lr, r0, r2
 800050e:	f04f 0500 	mov.w	r5, #0
 8000512:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000516:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800051a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800051e:	f04f 0600 	mov.w	r6, #0
 8000522:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000526:	f09c 0f00 	teq	ip, #0
 800052a:	bf18      	it	ne
 800052c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000530:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000534:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000538:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800053c:	d204      	bcs.n	8000548 <__aeabi_dmul+0x80>
 800053e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000542:	416d      	adcs	r5, r5
 8000544:	eb46 0606 	adc.w	r6, r6, r6
 8000548:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800054c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000550:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000554:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000558:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800055c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000560:	bf88      	it	hi
 8000562:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000566:	d81e      	bhi.n	80005a6 <__aeabi_dmul+0xde>
 8000568:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800056c:	bf08      	it	eq
 800056e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000572:	f150 0000 	adcs.w	r0, r0, #0
 8000576:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800057a:	bd70      	pop	{r4, r5, r6, pc}
 800057c:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000580:	ea46 0101 	orr.w	r1, r6, r1
 8000584:	ea40 0002 	orr.w	r0, r0, r2
 8000588:	ea81 0103 	eor.w	r1, r1, r3
 800058c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000590:	bfc2      	ittt	gt
 8000592:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000596:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800059a:	bd70      	popgt	{r4, r5, r6, pc}
 800059c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80005a0:	f04f 0e00 	mov.w	lr, #0
 80005a4:	3c01      	subs	r4, #1
 80005a6:	f300 80ab 	bgt.w	8000700 <__aeabi_dmul+0x238>
 80005aa:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80005ae:	bfde      	ittt	le
 80005b0:	2000      	movle	r0, #0
 80005b2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80005b6:	bd70      	pople	{r4, r5, r6, pc}
 80005b8:	f1c4 0400 	rsb	r4, r4, #0
 80005bc:	3c20      	subs	r4, #32
 80005be:	da35      	bge.n	800062c <__aeabi_dmul+0x164>
 80005c0:	340c      	adds	r4, #12
 80005c2:	dc1b      	bgt.n	80005fc <__aeabi_dmul+0x134>
 80005c4:	f104 0414 	add.w	r4, r4, #20
 80005c8:	f1c4 0520 	rsb	r5, r4, #32
 80005cc:	fa00 f305 	lsl.w	r3, r0, r5
 80005d0:	fa20 f004 	lsr.w	r0, r0, r4
 80005d4:	fa01 f205 	lsl.w	r2, r1, r5
 80005d8:	ea40 0002 	orr.w	r0, r0, r2
 80005dc:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 80005e0:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005e4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80005e8:	fa21 f604 	lsr.w	r6, r1, r4
 80005ec:	eb42 0106 	adc.w	r1, r2, r6
 80005f0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80005f4:	bf08      	it	eq
 80005f6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80005fa:	bd70      	pop	{r4, r5, r6, pc}
 80005fc:	f1c4 040c 	rsb	r4, r4, #12
 8000600:	f1c4 0520 	rsb	r5, r4, #32
 8000604:	fa00 f304 	lsl.w	r3, r0, r4
 8000608:	fa20 f005 	lsr.w	r0, r0, r5
 800060c:	fa01 f204 	lsl.w	r2, r1, r4
 8000610:	ea40 0002 	orr.w	r0, r0, r2
 8000614:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000618:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800061c:	f141 0100 	adc.w	r1, r1, #0
 8000620:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000624:	bf08      	it	eq
 8000626:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800062a:	bd70      	pop	{r4, r5, r6, pc}
 800062c:	f1c4 0520 	rsb	r5, r4, #32
 8000630:	fa00 f205 	lsl.w	r2, r0, r5
 8000634:	ea4e 0e02 	orr.w	lr, lr, r2
 8000638:	fa20 f304 	lsr.w	r3, r0, r4
 800063c:	fa01 f205 	lsl.w	r2, r1, r5
 8000640:	ea43 0302 	orr.w	r3, r3, r2
 8000644:	fa21 f004 	lsr.w	r0, r1, r4
 8000648:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800064c:	fa21 f204 	lsr.w	r2, r1, r4
 8000650:	ea20 0002 	bic.w	r0, r0, r2
 8000654:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000658:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800065c:	bf08      	it	eq
 800065e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000662:	bd70      	pop	{r4, r5, r6, pc}
 8000664:	f094 0f00 	teq	r4, #0
 8000668:	d10f      	bne.n	800068a <__aeabi_dmul+0x1c2>
 800066a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800066e:	0040      	lsls	r0, r0, #1
 8000670:	eb41 0101 	adc.w	r1, r1, r1
 8000674:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000678:	bf08      	it	eq
 800067a:	3c01      	subeq	r4, #1
 800067c:	d0f7      	beq.n	800066e <__aeabi_dmul+0x1a6>
 800067e:	ea41 0106 	orr.w	r1, r1, r6
 8000682:	f095 0f00 	teq	r5, #0
 8000686:	bf18      	it	ne
 8000688:	4770      	bxne	lr
 800068a:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 800068e:	0052      	lsls	r2, r2, #1
 8000690:	eb43 0303 	adc.w	r3, r3, r3
 8000694:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000698:	bf08      	it	eq
 800069a:	3d01      	subeq	r5, #1
 800069c:	d0f7      	beq.n	800068e <__aeabi_dmul+0x1c6>
 800069e:	ea43 0306 	orr.w	r3, r3, r6
 80006a2:	4770      	bx	lr
 80006a4:	ea94 0f0c 	teq	r4, ip
 80006a8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80006ac:	bf18      	it	ne
 80006ae:	ea95 0f0c 	teqne	r5, ip
 80006b2:	d00c      	beq.n	80006ce <__aeabi_dmul+0x206>
 80006b4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006b8:	bf18      	it	ne
 80006ba:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006be:	d1d1      	bne.n	8000664 <__aeabi_dmul+0x19c>
 80006c0:	ea81 0103 	eor.w	r1, r1, r3
 80006c4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006c8:	f04f 0000 	mov.w	r0, #0
 80006cc:	bd70      	pop	{r4, r5, r6, pc}
 80006ce:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006d2:	bf06      	itte	eq
 80006d4:	4610      	moveq	r0, r2
 80006d6:	4619      	moveq	r1, r3
 80006d8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006dc:	d019      	beq.n	8000712 <__aeabi_dmul+0x24a>
 80006de:	ea94 0f0c 	teq	r4, ip
 80006e2:	d102      	bne.n	80006ea <__aeabi_dmul+0x222>
 80006e4:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80006e8:	d113      	bne.n	8000712 <__aeabi_dmul+0x24a>
 80006ea:	ea95 0f0c 	teq	r5, ip
 80006ee:	d105      	bne.n	80006fc <__aeabi_dmul+0x234>
 80006f0:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 80006f4:	bf1c      	itt	ne
 80006f6:	4610      	movne	r0, r2
 80006f8:	4619      	movne	r1, r3
 80006fa:	d10a      	bne.n	8000712 <__aeabi_dmul+0x24a>
 80006fc:	ea81 0103 	eor.w	r1, r1, r3
 8000700:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000704:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000708:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800070c:	f04f 0000 	mov.w	r0, #0
 8000710:	bd70      	pop	{r4, r5, r6, pc}
 8000712:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000716:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800071a:	bd70      	pop	{r4, r5, r6, pc}

0800071c <__aeabi_ddiv>:
 800071c:	b570      	push	{r4, r5, r6, lr}
 800071e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000722:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000726:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800072a:	bf1d      	ittte	ne
 800072c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000730:	ea94 0f0c 	teqne	r4, ip
 8000734:	ea95 0f0c 	teqne	r5, ip
 8000738:	f000 f8a7 	bleq	800088a <__aeabi_ddiv+0x16e>
 800073c:	eba4 0405 	sub.w	r4, r4, r5
 8000740:	ea81 0e03 	eor.w	lr, r1, r3
 8000744:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000748:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800074c:	f000 8088 	beq.w	8000860 <__aeabi_ddiv+0x144>
 8000750:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000754:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000758:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800075c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000760:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000764:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000768:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800076c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000770:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 8000774:	429d      	cmp	r5, r3
 8000776:	bf08      	it	eq
 8000778:	4296      	cmpeq	r6, r2
 800077a:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 800077e:	f504 7440 	add.w	r4, r4, #768	; 0x300
 8000782:	d202      	bcs.n	800078a <__aeabi_ddiv+0x6e>
 8000784:	085b      	lsrs	r3, r3, #1
 8000786:	ea4f 0232 	mov.w	r2, r2, rrx
 800078a:	1ab6      	subs	r6, r6, r2
 800078c:	eb65 0503 	sbc.w	r5, r5, r3
 8000790:	085b      	lsrs	r3, r3, #1
 8000792:	ea4f 0232 	mov.w	r2, r2, rrx
 8000796:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 800079a:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 800079e:	ebb6 0e02 	subs.w	lr, r6, r2
 80007a2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007a6:	bf22      	ittt	cs
 80007a8:	1ab6      	subcs	r6, r6, r2
 80007aa:	4675      	movcs	r5, lr
 80007ac:	ea40 000c 	orrcs.w	r0, r0, ip
 80007b0:	085b      	lsrs	r3, r3, #1
 80007b2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007b6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007ba:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007be:	bf22      	ittt	cs
 80007c0:	1ab6      	subcs	r6, r6, r2
 80007c2:	4675      	movcs	r5, lr
 80007c4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80007c8:	085b      	lsrs	r3, r3, #1
 80007ca:	ea4f 0232 	mov.w	r2, r2, rrx
 80007ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80007d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007d6:	bf22      	ittt	cs
 80007d8:	1ab6      	subcs	r6, r6, r2
 80007da:	4675      	movcs	r5, lr
 80007dc:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80007e0:	085b      	lsrs	r3, r3, #1
 80007e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007ee:	bf22      	ittt	cs
 80007f0:	1ab6      	subcs	r6, r6, r2
 80007f2:	4675      	movcs	r5, lr
 80007f4:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 80007f8:	ea55 0e06 	orrs.w	lr, r5, r6
 80007fc:	d018      	beq.n	8000830 <__aeabi_ddiv+0x114>
 80007fe:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000802:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000806:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800080a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800080e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000812:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000816:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800081a:	d1c0      	bne.n	800079e <__aeabi_ddiv+0x82>
 800081c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000820:	d10b      	bne.n	800083a <__aeabi_ddiv+0x11e>
 8000822:	ea41 0100 	orr.w	r1, r1, r0
 8000826:	f04f 0000 	mov.w	r0, #0
 800082a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800082e:	e7b6      	b.n	800079e <__aeabi_ddiv+0x82>
 8000830:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000834:	bf04      	itt	eq
 8000836:	4301      	orreq	r1, r0
 8000838:	2000      	moveq	r0, #0
 800083a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800083e:	bf88      	it	hi
 8000840:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000844:	f63f aeaf 	bhi.w	80005a6 <__aeabi_dmul+0xde>
 8000848:	ebb5 0c03 	subs.w	ip, r5, r3
 800084c:	bf04      	itt	eq
 800084e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000852:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000856:	f150 0000 	adcs.w	r0, r0, #0
 800085a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800085e:	bd70      	pop	{r4, r5, r6, pc}
 8000860:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000864:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000868:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800086c:	bfc2      	ittt	gt
 800086e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000872:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000876:	bd70      	popgt	{r4, r5, r6, pc}
 8000878:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800087c:	f04f 0e00 	mov.w	lr, #0
 8000880:	3c01      	subs	r4, #1
 8000882:	e690      	b.n	80005a6 <__aeabi_dmul+0xde>
 8000884:	ea45 0e06 	orr.w	lr, r5, r6
 8000888:	e68d      	b.n	80005a6 <__aeabi_dmul+0xde>
 800088a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800088e:	ea94 0f0c 	teq	r4, ip
 8000892:	bf08      	it	eq
 8000894:	ea95 0f0c 	teqeq	r5, ip
 8000898:	f43f af3b 	beq.w	8000712 <__aeabi_dmul+0x24a>
 800089c:	ea94 0f0c 	teq	r4, ip
 80008a0:	d10a      	bne.n	80008b8 <__aeabi_ddiv+0x19c>
 80008a2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80008a6:	f47f af34 	bne.w	8000712 <__aeabi_dmul+0x24a>
 80008aa:	ea95 0f0c 	teq	r5, ip
 80008ae:	f47f af25 	bne.w	80006fc <__aeabi_dmul+0x234>
 80008b2:	4610      	mov	r0, r2
 80008b4:	4619      	mov	r1, r3
 80008b6:	e72c      	b.n	8000712 <__aeabi_dmul+0x24a>
 80008b8:	ea95 0f0c 	teq	r5, ip
 80008bc:	d106      	bne.n	80008cc <__aeabi_ddiv+0x1b0>
 80008be:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008c2:	f43f aefd 	beq.w	80006c0 <__aeabi_dmul+0x1f8>
 80008c6:	4610      	mov	r0, r2
 80008c8:	4619      	mov	r1, r3
 80008ca:	e722      	b.n	8000712 <__aeabi_dmul+0x24a>
 80008cc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80008d0:	bf18      	it	ne
 80008d2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80008d6:	f47f aec5 	bne.w	8000664 <__aeabi_dmul+0x19c>
 80008da:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80008de:	f47f af0d 	bne.w	80006fc <__aeabi_dmul+0x234>
 80008e2:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80008e6:	f47f aeeb 	bne.w	80006c0 <__aeabi_dmul+0x1f8>
 80008ea:	e712      	b.n	8000712 <__aeabi_dmul+0x24a>

080008ec <__gedf2>:
 80008ec:	f04f 3cff 	mov.w	ip, #4294967295
 80008f0:	e006      	b.n	8000900 <__cmpdf2+0x4>
 80008f2:	bf00      	nop

080008f4 <__ledf2>:
 80008f4:	f04f 0c01 	mov.w	ip, #1
 80008f8:	e002      	b.n	8000900 <__cmpdf2+0x4>
 80008fa:	bf00      	nop

080008fc <__cmpdf2>:
 80008fc:	f04f 0c01 	mov.w	ip, #1
 8000900:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000904:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000908:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 800090c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000910:	bf18      	it	ne
 8000912:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000916:	d01b      	beq.n	8000950 <__cmpdf2+0x54>
 8000918:	b001      	add	sp, #4
 800091a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 800091e:	bf0c      	ite	eq
 8000920:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000924:	ea91 0f03 	teqne	r1, r3
 8000928:	bf02      	ittt	eq
 800092a:	ea90 0f02 	teqeq	r0, r2
 800092e:	2000      	moveq	r0, #0
 8000930:	4770      	bxeq	lr
 8000932:	f110 0f00 	cmn.w	r0, #0
 8000936:	ea91 0f03 	teq	r1, r3
 800093a:	bf58      	it	pl
 800093c:	4299      	cmppl	r1, r3
 800093e:	bf08      	it	eq
 8000940:	4290      	cmpeq	r0, r2
 8000942:	bf2c      	ite	cs
 8000944:	17d8      	asrcs	r0, r3, #31
 8000946:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 800094a:	f040 0001 	orr.w	r0, r0, #1
 800094e:	4770      	bx	lr
 8000950:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000954:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000958:	d102      	bne.n	8000960 <__cmpdf2+0x64>
 800095a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 800095e:	d107      	bne.n	8000970 <__cmpdf2+0x74>
 8000960:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000964:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000968:	d1d6      	bne.n	8000918 <__cmpdf2+0x1c>
 800096a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 800096e:	d0d3      	beq.n	8000918 <__cmpdf2+0x1c>
 8000970:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000974:	4770      	bx	lr
 8000976:	bf00      	nop

08000978 <__aeabi_cdrcmple>:
 8000978:	4684      	mov	ip, r0
 800097a:	4610      	mov	r0, r2
 800097c:	4662      	mov	r2, ip
 800097e:	468c      	mov	ip, r1
 8000980:	4619      	mov	r1, r3
 8000982:	4663      	mov	r3, ip
 8000984:	e000      	b.n	8000988 <__aeabi_cdcmpeq>
 8000986:	bf00      	nop

08000988 <__aeabi_cdcmpeq>:
 8000988:	b501      	push	{r0, lr}
 800098a:	f7ff ffb7 	bl	80008fc <__cmpdf2>
 800098e:	2800      	cmp	r0, #0
 8000990:	bf48      	it	mi
 8000992:	f110 0f00 	cmnmi.w	r0, #0
 8000996:	bd01      	pop	{r0, pc}

08000998 <__aeabi_dcmpeq>:
 8000998:	f84d ed08 	str.w	lr, [sp, #-8]!
 800099c:	f7ff fff4 	bl	8000988 <__aeabi_cdcmpeq>
 80009a0:	bf0c      	ite	eq
 80009a2:	2001      	moveq	r0, #1
 80009a4:	2000      	movne	r0, #0
 80009a6:	f85d fb08 	ldr.w	pc, [sp], #8
 80009aa:	bf00      	nop

080009ac <__aeabi_dcmplt>:
 80009ac:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009b0:	f7ff ffea 	bl	8000988 <__aeabi_cdcmpeq>
 80009b4:	bf34      	ite	cc
 80009b6:	2001      	movcc	r0, #1
 80009b8:	2000      	movcs	r0, #0
 80009ba:	f85d fb08 	ldr.w	pc, [sp], #8
 80009be:	bf00      	nop

080009c0 <__aeabi_dcmple>:
 80009c0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009c4:	f7ff ffe0 	bl	8000988 <__aeabi_cdcmpeq>
 80009c8:	bf94      	ite	ls
 80009ca:	2001      	movls	r0, #1
 80009cc:	2000      	movhi	r0, #0
 80009ce:	f85d fb08 	ldr.w	pc, [sp], #8
 80009d2:	bf00      	nop

080009d4 <__aeabi_dcmpge>:
 80009d4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009d8:	f7ff ffce 	bl	8000978 <__aeabi_cdrcmple>
 80009dc:	bf94      	ite	ls
 80009de:	2001      	movls	r0, #1
 80009e0:	2000      	movhi	r0, #0
 80009e2:	f85d fb08 	ldr.w	pc, [sp], #8
 80009e6:	bf00      	nop

080009e8 <__aeabi_dcmpgt>:
 80009e8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009ec:	f7ff ffc4 	bl	8000978 <__aeabi_cdrcmple>
 80009f0:	bf34      	ite	cc
 80009f2:	2001      	movcc	r0, #1
 80009f4:	2000      	movcs	r0, #0
 80009f6:	f85d fb08 	ldr.w	pc, [sp], #8
 80009fa:	bf00      	nop

080009fc <__aeabi_dcmpun>:
 80009fc:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a00:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a04:	d102      	bne.n	8000a0c <__aeabi_dcmpun+0x10>
 8000a06:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a0a:	d10a      	bne.n	8000a22 <__aeabi_dcmpun+0x26>
 8000a0c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a10:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a14:	d102      	bne.n	8000a1c <__aeabi_dcmpun+0x20>
 8000a16:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a1a:	d102      	bne.n	8000a22 <__aeabi_dcmpun+0x26>
 8000a1c:	f04f 0000 	mov.w	r0, #0
 8000a20:	4770      	bx	lr
 8000a22:	f04f 0001 	mov.w	r0, #1
 8000a26:	4770      	bx	lr

08000a28 <__aeabi_d2iz>:
 8000a28:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a2c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000a30:	d215      	bcs.n	8000a5e <__aeabi_d2iz+0x36>
 8000a32:	d511      	bpl.n	8000a58 <__aeabi_d2iz+0x30>
 8000a34:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000a38:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a3c:	d912      	bls.n	8000a64 <__aeabi_d2iz+0x3c>
 8000a3e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a42:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000a46:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000a4a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000a4e:	fa23 f002 	lsr.w	r0, r3, r2
 8000a52:	bf18      	it	ne
 8000a54:	4240      	negne	r0, r0
 8000a56:	4770      	bx	lr
 8000a58:	f04f 0000 	mov.w	r0, #0
 8000a5c:	4770      	bx	lr
 8000a5e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000a62:	d105      	bne.n	8000a70 <__aeabi_d2iz+0x48>
 8000a64:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000a68:	bf08      	it	eq
 8000a6a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000a6e:	4770      	bx	lr
 8000a70:	f04f 0000 	mov.w	r0, #0
 8000a74:	4770      	bx	lr
 8000a76:	bf00      	nop

08000a78 <__aeabi_d2uiz>:
 8000a78:	004a      	lsls	r2, r1, #1
 8000a7a:	d211      	bcs.n	8000aa0 <__aeabi_d2uiz+0x28>
 8000a7c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000a80:	d211      	bcs.n	8000aa6 <__aeabi_d2uiz+0x2e>
 8000a82:	d50d      	bpl.n	8000aa0 <__aeabi_d2uiz+0x28>
 8000a84:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000a88:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a8c:	d40e      	bmi.n	8000aac <__aeabi_d2uiz+0x34>
 8000a8e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a92:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000a96:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000a9a:	fa23 f002 	lsr.w	r0, r3, r2
 8000a9e:	4770      	bx	lr
 8000aa0:	f04f 0000 	mov.w	r0, #0
 8000aa4:	4770      	bx	lr
 8000aa6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000aaa:	d102      	bne.n	8000ab2 <__aeabi_d2uiz+0x3a>
 8000aac:	f04f 30ff 	mov.w	r0, #4294967295
 8000ab0:	4770      	bx	lr
 8000ab2:	f04f 0000 	mov.w	r0, #0
 8000ab6:	4770      	bx	lr

08000ab8 <__aeabi_d2f>:
 8000ab8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000abc:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000ac0:	bf24      	itt	cs
 8000ac2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000ac6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000aca:	d90d      	bls.n	8000ae8 <__aeabi_d2f+0x30>
 8000acc:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000ad0:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000ad4:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000ad8:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000adc:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000ae0:	bf08      	it	eq
 8000ae2:	f020 0001 	biceq.w	r0, r0, #1
 8000ae6:	4770      	bx	lr
 8000ae8:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000aec:	d121      	bne.n	8000b32 <__aeabi_d2f+0x7a>
 8000aee:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000af2:	bfbc      	itt	lt
 8000af4:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000af8:	4770      	bxlt	lr
 8000afa:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000afe:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000b02:	f1c2 0218 	rsb	r2, r2, #24
 8000b06:	f1c2 0c20 	rsb	ip, r2, #32
 8000b0a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000b0e:	fa20 f002 	lsr.w	r0, r0, r2
 8000b12:	bf18      	it	ne
 8000b14:	f040 0001 	orrne.w	r0, r0, #1
 8000b18:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b1c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000b20:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000b24:	ea40 000c 	orr.w	r0, r0, ip
 8000b28:	fa23 f302 	lsr.w	r3, r3, r2
 8000b2c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000b30:	e7cc      	b.n	8000acc <__aeabi_d2f+0x14>
 8000b32:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000b36:	d107      	bne.n	8000b48 <__aeabi_d2f+0x90>
 8000b38:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000b3c:	bf1e      	ittt	ne
 8000b3e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000b42:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000b46:	4770      	bxne	lr
 8000b48:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000b4c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000b50:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000b54:	4770      	bx	lr
 8000b56:	bf00      	nop

08000b58 <__aeabi_frsub>:
 8000b58:	f080 4000 	eor.w	r0, r0, #2147483648	; 0x80000000
 8000b5c:	e002      	b.n	8000b64 <__addsf3>
 8000b5e:	bf00      	nop

08000b60 <__aeabi_fsub>:
 8000b60:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000

08000b64 <__addsf3>:
 8000b64:	0042      	lsls	r2, r0, #1
 8000b66:	bf1f      	itttt	ne
 8000b68:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000b6c:	ea92 0f03 	teqne	r2, r3
 8000b70:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 8000b74:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000b78:	d06a      	beq.n	8000c50 <__addsf3+0xec>
 8000b7a:	ea4f 6212 	mov.w	r2, r2, lsr #24
 8000b7e:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 8000b82:	bfc1      	itttt	gt
 8000b84:	18d2      	addgt	r2, r2, r3
 8000b86:	4041      	eorgt	r1, r0
 8000b88:	4048      	eorgt	r0, r1
 8000b8a:	4041      	eorgt	r1, r0
 8000b8c:	bfb8      	it	lt
 8000b8e:	425b      	neglt	r3, r3
 8000b90:	2b19      	cmp	r3, #25
 8000b92:	bf88      	it	hi
 8000b94:	4770      	bxhi	lr
 8000b96:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
 8000b9a:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000b9e:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
 8000ba2:	bf18      	it	ne
 8000ba4:	4240      	negne	r0, r0
 8000ba6:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000baa:	f441 0100 	orr.w	r1, r1, #8388608	; 0x800000
 8000bae:	f021 417f 	bic.w	r1, r1, #4278190080	; 0xff000000
 8000bb2:	bf18      	it	ne
 8000bb4:	4249      	negne	r1, r1
 8000bb6:	ea92 0f03 	teq	r2, r3
 8000bba:	d03f      	beq.n	8000c3c <__addsf3+0xd8>
 8000bbc:	f1a2 0201 	sub.w	r2, r2, #1
 8000bc0:	fa41 fc03 	asr.w	ip, r1, r3
 8000bc4:	eb10 000c 	adds.w	r0, r0, ip
 8000bc8:	f1c3 0320 	rsb	r3, r3, #32
 8000bcc:	fa01 f103 	lsl.w	r1, r1, r3
 8000bd0:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000bd4:	d502      	bpl.n	8000bdc <__addsf3+0x78>
 8000bd6:	4249      	negs	r1, r1
 8000bd8:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 8000bdc:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
 8000be0:	d313      	bcc.n	8000c0a <__addsf3+0xa6>
 8000be2:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 8000be6:	d306      	bcc.n	8000bf6 <__addsf3+0x92>
 8000be8:	0840      	lsrs	r0, r0, #1
 8000bea:	ea4f 0131 	mov.w	r1, r1, rrx
 8000bee:	f102 0201 	add.w	r2, r2, #1
 8000bf2:	2afe      	cmp	r2, #254	; 0xfe
 8000bf4:	d251      	bcs.n	8000c9a <__addsf3+0x136>
 8000bf6:	f1b1 4f00 	cmp.w	r1, #2147483648	; 0x80000000
 8000bfa:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000bfe:	bf08      	it	eq
 8000c00:	f020 0001 	biceq.w	r0, r0, #1
 8000c04:	ea40 0003 	orr.w	r0, r0, r3
 8000c08:	4770      	bx	lr
 8000c0a:	0049      	lsls	r1, r1, #1
 8000c0c:	eb40 0000 	adc.w	r0, r0, r0
 8000c10:	3a01      	subs	r2, #1
 8000c12:	bf28      	it	cs
 8000c14:	f5b0 0f00 	cmpcs.w	r0, #8388608	; 0x800000
 8000c18:	d2ed      	bcs.n	8000bf6 <__addsf3+0x92>
 8000c1a:	fab0 fc80 	clz	ip, r0
 8000c1e:	f1ac 0c08 	sub.w	ip, ip, #8
 8000c22:	ebb2 020c 	subs.w	r2, r2, ip
 8000c26:	fa00 f00c 	lsl.w	r0, r0, ip
 8000c2a:	bfaa      	itet	ge
 8000c2c:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000c30:	4252      	neglt	r2, r2
 8000c32:	4318      	orrge	r0, r3
 8000c34:	bfbc      	itt	lt
 8000c36:	40d0      	lsrlt	r0, r2
 8000c38:	4318      	orrlt	r0, r3
 8000c3a:	4770      	bx	lr
 8000c3c:	f092 0f00 	teq	r2, #0
 8000c40:	f481 0100 	eor.w	r1, r1, #8388608	; 0x800000
 8000c44:	bf06      	itte	eq
 8000c46:	f480 0000 	eoreq.w	r0, r0, #8388608	; 0x800000
 8000c4a:	3201      	addeq	r2, #1
 8000c4c:	3b01      	subne	r3, #1
 8000c4e:	e7b5      	b.n	8000bbc <__addsf3+0x58>
 8000c50:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000c54:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000c58:	bf18      	it	ne
 8000c5a:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000c5e:	d021      	beq.n	8000ca4 <__addsf3+0x140>
 8000c60:	ea92 0f03 	teq	r2, r3
 8000c64:	d004      	beq.n	8000c70 <__addsf3+0x10c>
 8000c66:	f092 0f00 	teq	r2, #0
 8000c6a:	bf08      	it	eq
 8000c6c:	4608      	moveq	r0, r1
 8000c6e:	4770      	bx	lr
 8000c70:	ea90 0f01 	teq	r0, r1
 8000c74:	bf1c      	itt	ne
 8000c76:	2000      	movne	r0, #0
 8000c78:	4770      	bxne	lr
 8000c7a:	f012 4f7f 	tst.w	r2, #4278190080	; 0xff000000
 8000c7e:	d104      	bne.n	8000c8a <__addsf3+0x126>
 8000c80:	0040      	lsls	r0, r0, #1
 8000c82:	bf28      	it	cs
 8000c84:	f040 4000 	orrcs.w	r0, r0, #2147483648	; 0x80000000
 8000c88:	4770      	bx	lr
 8000c8a:	f112 7200 	adds.w	r2, r2, #33554432	; 0x2000000
 8000c8e:	bf3c      	itt	cc
 8000c90:	f500 0000 	addcc.w	r0, r0, #8388608	; 0x800000
 8000c94:	4770      	bxcc	lr
 8000c96:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000c9a:	f043 40fe 	orr.w	r0, r3, #2130706432	; 0x7f000000
 8000c9e:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000ca2:	4770      	bx	lr
 8000ca4:	ea7f 6222 	mvns.w	r2, r2, asr #24
 8000ca8:	bf16      	itet	ne
 8000caa:	4608      	movne	r0, r1
 8000cac:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 8000cb0:	4601      	movne	r1, r0
 8000cb2:	0242      	lsls	r2, r0, #9
 8000cb4:	bf06      	itte	eq
 8000cb6:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 8000cba:	ea90 0f01 	teqeq	r0, r1
 8000cbe:	f440 0080 	orrne.w	r0, r0, #4194304	; 0x400000
 8000cc2:	4770      	bx	lr

08000cc4 <__aeabi_ui2f>:
 8000cc4:	f04f 0300 	mov.w	r3, #0
 8000cc8:	e004      	b.n	8000cd4 <__aeabi_i2f+0x8>
 8000cca:	bf00      	nop

08000ccc <__aeabi_i2f>:
 8000ccc:	f010 4300 	ands.w	r3, r0, #2147483648	; 0x80000000
 8000cd0:	bf48      	it	mi
 8000cd2:	4240      	negmi	r0, r0
 8000cd4:	ea5f 0c00 	movs.w	ip, r0
 8000cd8:	bf08      	it	eq
 8000cda:	4770      	bxeq	lr
 8000cdc:	f043 4396 	orr.w	r3, r3, #1258291200	; 0x4b000000
 8000ce0:	4601      	mov	r1, r0
 8000ce2:	f04f 0000 	mov.w	r0, #0
 8000ce6:	e01c      	b.n	8000d22 <__aeabi_l2f+0x2a>

08000ce8 <__aeabi_ul2f>:
 8000ce8:	ea50 0201 	orrs.w	r2, r0, r1
 8000cec:	bf08      	it	eq
 8000cee:	4770      	bxeq	lr
 8000cf0:	f04f 0300 	mov.w	r3, #0
 8000cf4:	e00a      	b.n	8000d0c <__aeabi_l2f+0x14>
 8000cf6:	bf00      	nop

08000cf8 <__aeabi_l2f>:
 8000cf8:	ea50 0201 	orrs.w	r2, r0, r1
 8000cfc:	bf08      	it	eq
 8000cfe:	4770      	bxeq	lr
 8000d00:	f011 4300 	ands.w	r3, r1, #2147483648	; 0x80000000
 8000d04:	d502      	bpl.n	8000d0c <__aeabi_l2f+0x14>
 8000d06:	4240      	negs	r0, r0
 8000d08:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000d0c:	ea5f 0c01 	movs.w	ip, r1
 8000d10:	bf02      	ittt	eq
 8000d12:	4684      	moveq	ip, r0
 8000d14:	4601      	moveq	r1, r0
 8000d16:	2000      	moveq	r0, #0
 8000d18:	f043 43b6 	orr.w	r3, r3, #1526726656	; 0x5b000000
 8000d1c:	bf08      	it	eq
 8000d1e:	f1a3 5380 	subeq.w	r3, r3, #268435456	; 0x10000000
 8000d22:	f5a3 0300 	sub.w	r3, r3, #8388608	; 0x800000
 8000d26:	fabc f28c 	clz	r2, ip
 8000d2a:	3a08      	subs	r2, #8
 8000d2c:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000d30:	db10      	blt.n	8000d54 <__aeabi_l2f+0x5c>
 8000d32:	fa01 fc02 	lsl.w	ip, r1, r2
 8000d36:	4463      	add	r3, ip
 8000d38:	fa00 fc02 	lsl.w	ip, r0, r2
 8000d3c:	f1c2 0220 	rsb	r2, r2, #32
 8000d40:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 8000d44:	fa20 f202 	lsr.w	r2, r0, r2
 8000d48:	eb43 0002 	adc.w	r0, r3, r2
 8000d4c:	bf08      	it	eq
 8000d4e:	f020 0001 	biceq.w	r0, r0, #1
 8000d52:	4770      	bx	lr
 8000d54:	f102 0220 	add.w	r2, r2, #32
 8000d58:	fa01 fc02 	lsl.w	ip, r1, r2
 8000d5c:	f1c2 0220 	rsb	r2, r2, #32
 8000d60:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000d64:	fa21 f202 	lsr.w	r2, r1, r2
 8000d68:	eb43 0002 	adc.w	r0, r3, r2
 8000d6c:	bf08      	it	eq
 8000d6e:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000d72:	4770      	bx	lr

08000d74 <__aeabi_fmul>:
 8000d74:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000d78:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000d7c:	bf1e      	ittt	ne
 8000d7e:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000d82:	ea92 0f0c 	teqne	r2, ip
 8000d86:	ea93 0f0c 	teqne	r3, ip
 8000d8a:	d06f      	beq.n	8000e6c <__aeabi_fmul+0xf8>
 8000d8c:	441a      	add	r2, r3
 8000d8e:	ea80 0c01 	eor.w	ip, r0, r1
 8000d92:	0240      	lsls	r0, r0, #9
 8000d94:	bf18      	it	ne
 8000d96:	ea5f 2141 	movsne.w	r1, r1, lsl #9
 8000d9a:	d01e      	beq.n	8000dda <__aeabi_fmul+0x66>
 8000d9c:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8000da0:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
 8000da4:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
 8000da8:	fba0 3101 	umull	r3, r1, r0, r1
 8000dac:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 8000db0:	f5b1 0f00 	cmp.w	r1, #8388608	; 0x800000
 8000db4:	bf3e      	ittt	cc
 8000db6:	0049      	lslcc	r1, r1, #1
 8000db8:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
 8000dbc:	005b      	lslcc	r3, r3, #1
 8000dbe:	ea40 0001 	orr.w	r0, r0, r1
 8000dc2:	f162 027f 	sbc.w	r2, r2, #127	; 0x7f
 8000dc6:	2afd      	cmp	r2, #253	; 0xfd
 8000dc8:	d81d      	bhi.n	8000e06 <__aeabi_fmul+0x92>
 8000dca:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8000dce:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000dd2:	bf08      	it	eq
 8000dd4:	f020 0001 	biceq.w	r0, r0, #1
 8000dd8:	4770      	bx	lr
 8000dda:	f090 0f00 	teq	r0, #0
 8000dde:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 8000de2:	bf08      	it	eq
 8000de4:	0249      	lsleq	r1, r1, #9
 8000de6:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000dea:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
 8000dee:	3a7f      	subs	r2, #127	; 0x7f
 8000df0:	bfc2      	ittt	gt
 8000df2:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 8000df6:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000dfa:	4770      	bxgt	lr
 8000dfc:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000e00:	f04f 0300 	mov.w	r3, #0
 8000e04:	3a01      	subs	r2, #1
 8000e06:	dc5d      	bgt.n	8000ec4 <__aeabi_fmul+0x150>
 8000e08:	f112 0f19 	cmn.w	r2, #25
 8000e0c:	bfdc      	itt	le
 8000e0e:	f000 4000 	andle.w	r0, r0, #2147483648	; 0x80000000
 8000e12:	4770      	bxle	lr
 8000e14:	f1c2 0200 	rsb	r2, r2, #0
 8000e18:	0041      	lsls	r1, r0, #1
 8000e1a:	fa21 f102 	lsr.w	r1, r1, r2
 8000e1e:	f1c2 0220 	rsb	r2, r2, #32
 8000e22:	fa00 fc02 	lsl.w	ip, r0, r2
 8000e26:	ea5f 0031 	movs.w	r0, r1, rrx
 8000e2a:	f140 0000 	adc.w	r0, r0, #0
 8000e2e:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
 8000e32:	bf08      	it	eq
 8000e34:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000e38:	4770      	bx	lr
 8000e3a:	f092 0f00 	teq	r2, #0
 8000e3e:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 8000e42:	bf02      	ittt	eq
 8000e44:	0040      	lsleq	r0, r0, #1
 8000e46:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 8000e4a:	3a01      	subeq	r2, #1
 8000e4c:	d0f9      	beq.n	8000e42 <__aeabi_fmul+0xce>
 8000e4e:	ea40 000c 	orr.w	r0, r0, ip
 8000e52:	f093 0f00 	teq	r3, #0
 8000e56:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000e5a:	bf02      	ittt	eq
 8000e5c:	0049      	lsleq	r1, r1, #1
 8000e5e:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 8000e62:	3b01      	subeq	r3, #1
 8000e64:	d0f9      	beq.n	8000e5a <__aeabi_fmul+0xe6>
 8000e66:	ea41 010c 	orr.w	r1, r1, ip
 8000e6a:	e78f      	b.n	8000d8c <__aeabi_fmul+0x18>
 8000e6c:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000e70:	ea92 0f0c 	teq	r2, ip
 8000e74:	bf18      	it	ne
 8000e76:	ea93 0f0c 	teqne	r3, ip
 8000e7a:	d00a      	beq.n	8000e92 <__aeabi_fmul+0x11e>
 8000e7c:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 8000e80:	bf18      	it	ne
 8000e82:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 8000e86:	d1d8      	bne.n	8000e3a <__aeabi_fmul+0xc6>
 8000e88:	ea80 0001 	eor.w	r0, r0, r1
 8000e8c:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8000e90:	4770      	bx	lr
 8000e92:	f090 0f00 	teq	r0, #0
 8000e96:	bf17      	itett	ne
 8000e98:	f090 4f00 	teqne	r0, #2147483648	; 0x80000000
 8000e9c:	4608      	moveq	r0, r1
 8000e9e:	f091 0f00 	teqne	r1, #0
 8000ea2:	f091 4f00 	teqne	r1, #2147483648	; 0x80000000
 8000ea6:	d014      	beq.n	8000ed2 <__aeabi_fmul+0x15e>
 8000ea8:	ea92 0f0c 	teq	r2, ip
 8000eac:	d101      	bne.n	8000eb2 <__aeabi_fmul+0x13e>
 8000eae:	0242      	lsls	r2, r0, #9
 8000eb0:	d10f      	bne.n	8000ed2 <__aeabi_fmul+0x15e>
 8000eb2:	ea93 0f0c 	teq	r3, ip
 8000eb6:	d103      	bne.n	8000ec0 <__aeabi_fmul+0x14c>
 8000eb8:	024b      	lsls	r3, r1, #9
 8000eba:	bf18      	it	ne
 8000ebc:	4608      	movne	r0, r1
 8000ebe:	d108      	bne.n	8000ed2 <__aeabi_fmul+0x15e>
 8000ec0:	ea80 0001 	eor.w	r0, r0, r1
 8000ec4:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8000ec8:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000ecc:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000ed0:	4770      	bx	lr
 8000ed2:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000ed6:	f440 0040 	orr.w	r0, r0, #12582912	; 0xc00000
 8000eda:	4770      	bx	lr

08000edc <__aeabi_fdiv>:
 8000edc:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000ee0:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000ee4:	bf1e      	ittt	ne
 8000ee6:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000eea:	ea92 0f0c 	teqne	r2, ip
 8000eee:	ea93 0f0c 	teqne	r3, ip
 8000ef2:	d069      	beq.n	8000fc8 <__aeabi_fdiv+0xec>
 8000ef4:	eba2 0203 	sub.w	r2, r2, r3
 8000ef8:	ea80 0c01 	eor.w	ip, r0, r1
 8000efc:	0249      	lsls	r1, r1, #9
 8000efe:	ea4f 2040 	mov.w	r0, r0, lsl #9
 8000f02:	d037      	beq.n	8000f74 <__aeabi_fdiv+0x98>
 8000f04:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8000f08:	ea43 1111 	orr.w	r1, r3, r1, lsr #4
 8000f0c:	ea43 1310 	orr.w	r3, r3, r0, lsr #4
 8000f10:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 8000f14:	428b      	cmp	r3, r1
 8000f16:	bf38      	it	cc
 8000f18:	005b      	lslcc	r3, r3, #1
 8000f1a:	f142 027d 	adc.w	r2, r2, #125	; 0x7d
 8000f1e:	f44f 0c00 	mov.w	ip, #8388608	; 0x800000
 8000f22:	428b      	cmp	r3, r1
 8000f24:	bf24      	itt	cs
 8000f26:	1a5b      	subcs	r3, r3, r1
 8000f28:	ea40 000c 	orrcs.w	r0, r0, ip
 8000f2c:	ebb3 0f51 	cmp.w	r3, r1, lsr #1
 8000f30:	bf24      	itt	cs
 8000f32:	eba3 0351 	subcs.w	r3, r3, r1, lsr #1
 8000f36:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000f3a:	ebb3 0f91 	cmp.w	r3, r1, lsr #2
 8000f3e:	bf24      	itt	cs
 8000f40:	eba3 0391 	subcs.w	r3, r3, r1, lsr #2
 8000f44:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000f48:	ebb3 0fd1 	cmp.w	r3, r1, lsr #3
 8000f4c:	bf24      	itt	cs
 8000f4e:	eba3 03d1 	subcs.w	r3, r3, r1, lsr #3
 8000f52:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000f56:	011b      	lsls	r3, r3, #4
 8000f58:	bf18      	it	ne
 8000f5a:	ea5f 1c1c 	movsne.w	ip, ip, lsr #4
 8000f5e:	d1e0      	bne.n	8000f22 <__aeabi_fdiv+0x46>
 8000f60:	2afd      	cmp	r2, #253	; 0xfd
 8000f62:	f63f af50 	bhi.w	8000e06 <__aeabi_fmul+0x92>
 8000f66:	428b      	cmp	r3, r1
 8000f68:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000f6c:	bf08      	it	eq
 8000f6e:	f020 0001 	biceq.w	r0, r0, #1
 8000f72:	4770      	bx	lr
 8000f74:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 8000f78:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000f7c:	327f      	adds	r2, #127	; 0x7f
 8000f7e:	bfc2      	ittt	gt
 8000f80:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 8000f84:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000f88:	4770      	bxgt	lr
 8000f8a:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000f8e:	f04f 0300 	mov.w	r3, #0
 8000f92:	3a01      	subs	r2, #1
 8000f94:	e737      	b.n	8000e06 <__aeabi_fmul+0x92>
 8000f96:	f092 0f00 	teq	r2, #0
 8000f9a:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 8000f9e:	bf02      	ittt	eq
 8000fa0:	0040      	lsleq	r0, r0, #1
 8000fa2:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 8000fa6:	3a01      	subeq	r2, #1
 8000fa8:	d0f9      	beq.n	8000f9e <__aeabi_fdiv+0xc2>
 8000faa:	ea40 000c 	orr.w	r0, r0, ip
 8000fae:	f093 0f00 	teq	r3, #0
 8000fb2:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000fb6:	bf02      	ittt	eq
 8000fb8:	0049      	lsleq	r1, r1, #1
 8000fba:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 8000fbe:	3b01      	subeq	r3, #1
 8000fc0:	d0f9      	beq.n	8000fb6 <__aeabi_fdiv+0xda>
 8000fc2:	ea41 010c 	orr.w	r1, r1, ip
 8000fc6:	e795      	b.n	8000ef4 <__aeabi_fdiv+0x18>
 8000fc8:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000fcc:	ea92 0f0c 	teq	r2, ip
 8000fd0:	d108      	bne.n	8000fe4 <__aeabi_fdiv+0x108>
 8000fd2:	0242      	lsls	r2, r0, #9
 8000fd4:	f47f af7d 	bne.w	8000ed2 <__aeabi_fmul+0x15e>
 8000fd8:	ea93 0f0c 	teq	r3, ip
 8000fdc:	f47f af70 	bne.w	8000ec0 <__aeabi_fmul+0x14c>
 8000fe0:	4608      	mov	r0, r1
 8000fe2:	e776      	b.n	8000ed2 <__aeabi_fmul+0x15e>
 8000fe4:	ea93 0f0c 	teq	r3, ip
 8000fe8:	d104      	bne.n	8000ff4 <__aeabi_fdiv+0x118>
 8000fea:	024b      	lsls	r3, r1, #9
 8000fec:	f43f af4c 	beq.w	8000e88 <__aeabi_fmul+0x114>
 8000ff0:	4608      	mov	r0, r1
 8000ff2:	e76e      	b.n	8000ed2 <__aeabi_fmul+0x15e>
 8000ff4:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 8000ff8:	bf18      	it	ne
 8000ffa:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 8000ffe:	d1ca      	bne.n	8000f96 <__aeabi_fdiv+0xba>
 8001000:	f030 4200 	bics.w	r2, r0, #2147483648	; 0x80000000
 8001004:	f47f af5c 	bne.w	8000ec0 <__aeabi_fmul+0x14c>
 8001008:	f031 4300 	bics.w	r3, r1, #2147483648	; 0x80000000
 800100c:	f47f af3c 	bne.w	8000e88 <__aeabi_fmul+0x114>
 8001010:	e75f      	b.n	8000ed2 <__aeabi_fmul+0x15e>
 8001012:	bf00      	nop

08001014 <__gesf2>:
 8001014:	f04f 3cff 	mov.w	ip, #4294967295
 8001018:	e006      	b.n	8001028 <__cmpsf2+0x4>
 800101a:	bf00      	nop

0800101c <__lesf2>:
 800101c:	f04f 0c01 	mov.w	ip, #1
 8001020:	e002      	b.n	8001028 <__cmpsf2+0x4>
 8001022:	bf00      	nop

08001024 <__cmpsf2>:
 8001024:	f04f 0c01 	mov.w	ip, #1
 8001028:	f84d cd04 	str.w	ip, [sp, #-4]!
 800102c:	ea4f 0240 	mov.w	r2, r0, lsl #1
 8001030:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8001034:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8001038:	bf18      	it	ne
 800103a:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 800103e:	d011      	beq.n	8001064 <__cmpsf2+0x40>
 8001040:	b001      	add	sp, #4
 8001042:	ea52 0c53 	orrs.w	ip, r2, r3, lsr #1
 8001046:	bf18      	it	ne
 8001048:	ea90 0f01 	teqne	r0, r1
 800104c:	bf58      	it	pl
 800104e:	ebb2 0003 	subspl.w	r0, r2, r3
 8001052:	bf88      	it	hi
 8001054:	17c8      	asrhi	r0, r1, #31
 8001056:	bf38      	it	cc
 8001058:	ea6f 70e1 	mvncc.w	r0, r1, asr #31
 800105c:	bf18      	it	ne
 800105e:	f040 0001 	orrne.w	r0, r0, #1
 8001062:	4770      	bx	lr
 8001064:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8001068:	d102      	bne.n	8001070 <__cmpsf2+0x4c>
 800106a:	ea5f 2c40 	movs.w	ip, r0, lsl #9
 800106e:	d105      	bne.n	800107c <__cmpsf2+0x58>
 8001070:	ea7f 6c23 	mvns.w	ip, r3, asr #24
 8001074:	d1e4      	bne.n	8001040 <__cmpsf2+0x1c>
 8001076:	ea5f 2c41 	movs.w	ip, r1, lsl #9
 800107a:	d0e1      	beq.n	8001040 <__cmpsf2+0x1c>
 800107c:	f85d 0b04 	ldr.w	r0, [sp], #4
 8001080:	4770      	bx	lr
 8001082:	bf00      	nop

08001084 <__aeabi_cfrcmple>:
 8001084:	4684      	mov	ip, r0
 8001086:	4608      	mov	r0, r1
 8001088:	4661      	mov	r1, ip
 800108a:	e7ff      	b.n	800108c <__aeabi_cfcmpeq>

0800108c <__aeabi_cfcmpeq>:
 800108c:	b50f      	push	{r0, r1, r2, r3, lr}
 800108e:	f7ff ffc9 	bl	8001024 <__cmpsf2>
 8001092:	2800      	cmp	r0, #0
 8001094:	bf48      	it	mi
 8001096:	f110 0f00 	cmnmi.w	r0, #0
 800109a:	bd0f      	pop	{r0, r1, r2, r3, pc}

0800109c <__aeabi_fcmpeq>:
 800109c:	f84d ed08 	str.w	lr, [sp, #-8]!
 80010a0:	f7ff fff4 	bl	800108c <__aeabi_cfcmpeq>
 80010a4:	bf0c      	ite	eq
 80010a6:	2001      	moveq	r0, #1
 80010a8:	2000      	movne	r0, #0
 80010aa:	f85d fb08 	ldr.w	pc, [sp], #8
 80010ae:	bf00      	nop

080010b0 <__aeabi_fcmplt>:
 80010b0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80010b4:	f7ff ffea 	bl	800108c <__aeabi_cfcmpeq>
 80010b8:	bf34      	ite	cc
 80010ba:	2001      	movcc	r0, #1
 80010bc:	2000      	movcs	r0, #0
 80010be:	f85d fb08 	ldr.w	pc, [sp], #8
 80010c2:	bf00      	nop

080010c4 <__aeabi_fcmple>:
 80010c4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80010c8:	f7ff ffe0 	bl	800108c <__aeabi_cfcmpeq>
 80010cc:	bf94      	ite	ls
 80010ce:	2001      	movls	r0, #1
 80010d0:	2000      	movhi	r0, #0
 80010d2:	f85d fb08 	ldr.w	pc, [sp], #8
 80010d6:	bf00      	nop

080010d8 <__aeabi_fcmpge>:
 80010d8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80010dc:	f7ff ffd2 	bl	8001084 <__aeabi_cfrcmple>
 80010e0:	bf94      	ite	ls
 80010e2:	2001      	movls	r0, #1
 80010e4:	2000      	movhi	r0, #0
 80010e6:	f85d fb08 	ldr.w	pc, [sp], #8
 80010ea:	bf00      	nop

080010ec <__aeabi_fcmpgt>:
 80010ec:	f84d ed08 	str.w	lr, [sp, #-8]!
 80010f0:	f7ff ffc8 	bl	8001084 <__aeabi_cfrcmple>
 80010f4:	bf34      	ite	cc
 80010f6:	2001      	movcc	r0, #1
 80010f8:	2000      	movcs	r0, #0
 80010fa:	f85d fb08 	ldr.w	pc, [sp], #8
 80010fe:	bf00      	nop

08001100 <dev_trace_send_byte_int>:

//------------------------------------------------------------------------------
//         Local functions
//------------------------------------------------------------------------------
void dev_trace_send_byte_int(UINT8 b)
{
 8001100:	b580      	push	{r7, lr}
 8001102:	b084      	sub	sp, #16
 8001104:	af00      	add	r7, sp, #0
 8001106:	4603      	mov	r3, r0
 8001108:	71fb      	strb	r3, [r7, #7]
		UINT8 i; 

		for (i=0; i<8; i++)
 800110a:	2300      	movs	r3, #0
 800110c:	73fb      	strb	r3, [r7, #15]
 800110e:	e015      	b.n	800113c <dev_trace_send_byte_int+0x3c>
		{
				dev_gpio_set(&trace_spi[TRACE_SPI_MOSI], b & 0x80); 
 8001110:	79fb      	ldrb	r3, [r7, #7]
 8001112:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 8001116:	b2db      	uxtb	r3, r3
 8001118:	4619      	mov	r1, r3
 800111a:	480c      	ldr	r0, [pc, #48]	; (800114c <dev_trace_send_byte_int+0x4c>)
 800111c:	f001 f8ba 	bl	8002294 <dev_gpio_set>
//				dev_gpio_set(&trace_spi[TRACE_SPI_MOSI], b & 0x80); 
				dev_gpio_set(&trace_spi[TRACE_SPI_SCK], 1); 
 8001120:	2101      	movs	r1, #1
 8001122:	480b      	ldr	r0, [pc, #44]	; (8001150 <dev_trace_send_byte_int+0x50>)
 8001124:	f001 f8b6 	bl	8002294 <dev_gpio_set>
//				dev_gpio_set(&trace_spi[TRACE_SPI_SCK], 1); 
				dev_gpio_set(&trace_spi[TRACE_SPI_SCK], 0); 
 8001128:	2100      	movs	r1, #0
 800112a:	4809      	ldr	r0, [pc, #36]	; (8001150 <dev_trace_send_byte_int+0x50>)
 800112c:	f001 f8b2 	bl	8002294 <dev_gpio_set>
//				dev_gpio_set(&trace_spi[TRACE_SPI_SCK], 0); 
//	HAL_GPIO_WritePin(trace_spi[TRACE_SPI_SCK].port, trace_spi[TRACE_SPI_SCK].pin, b & 0x80);
//	HAL_GPIO_WritePin(trace_spi[TRACE_SPI_MOSI].port, trace_spi[TRACE_SPI_MOSI].pin, 1);
//	HAL_GPIO_WritePin(trace_spi[TRACE_SPI_MOSI].port, trace_spi[TRACE_SPI_MOSI].pin, 0);
			
				b = b << 1;
 8001130:	79fb      	ldrb	r3, [r7, #7]
 8001132:	005b      	lsls	r3, r3, #1
 8001134:	71fb      	strb	r3, [r7, #7]
		for (i=0; i<8; i++)
 8001136:	7bfb      	ldrb	r3, [r7, #15]
 8001138:	3301      	adds	r3, #1
 800113a:	73fb      	strb	r3, [r7, #15]
 800113c:	7bfb      	ldrb	r3, [r7, #15]
 800113e:	2b07      	cmp	r3, #7
 8001140:	d9e6      	bls.n	8001110 <dev_trace_send_byte_int+0x10>
		}
}
 8001142:	bf00      	nop
 8001144:	bf00      	nop
 8001146:	3710      	adds	r7, #16
 8001148:	46bd      	mov	sp, r7
 800114a:	bd80      	pop	{r7, pc}
 800114c:	20000098 	.word	0x20000098
 8001150:	200000b8 	.word	0x200000b8

08001154 <dev_trace_init>:

//------------------------------------------------------------------------------
//         Global functions
//------------------------------------------------------------------------------
UINT8 dev_trace_init(dev_trace_init_t* init)
{
 8001154:	b580      	push	{r7, lr}
 8001156:	b084      	sub	sp, #16
 8001158:	af00      	add	r7, sp, #0
 800115a:	6078      	str	r0, [r7, #4]
		UINT8 ret;


		ret = dev_gpio_init_simp(&trace_spi[TRACE_SPI_MOSI], init->mosi.port, init->mosi.pin, GPIO_MODE_OUTPUT_PP);
 800115c:	687b      	ldr	r3, [r7, #4]
 800115e:	7899      	ldrb	r1, [r3, #2]
 8001160:	687b      	ldr	r3, [r7, #4]
 8001162:	881a      	ldrh	r2, [r3, #0]
 8001164:	2301      	movs	r3, #1
 8001166:	4827      	ldr	r0, [pc, #156]	; (8001204 <dev_trace_init+0xb0>)
 8001168:	f001 f864 	bl	8002234 <dev_gpio_init_simp>
 800116c:	4603      	mov	r3, r0
 800116e:	73fb      	strb	r3, [r7, #15]
		if (ret) return TRACE_EERROR(ret);
 8001170:	7bfb      	ldrb	r3, [r7, #15]
 8001172:	2b00      	cmp	r3, #0
 8001174:	d007      	beq.n	8001186 <dev_trace_init+0x32>
 8001176:	7bfb      	ldrb	r3, [r7, #15]
 8001178:	224e      	movs	r2, #78	; 0x4e
 800117a:	4923      	ldr	r1, [pc, #140]	; (8001208 <dev_trace_init+0xb4>)
 800117c:	4618      	mov	r0, r3
 800117e:	f000 f873 	bl	8001268 <dev_trace_get_error>
 8001182:	4603      	mov	r3, r0
 8001184:	e039      	b.n	80011fa <dev_trace_init+0xa6>
		ret = dev_gpio_init_simp(&trace_spi[TRACE_SPI_SCK], init->sck.port, init->sck.pin, GPIO_MODE_OUTPUT_PP);
 8001186:	687b      	ldr	r3, [r7, #4]
 8001188:	7999      	ldrb	r1, [r3, #6]
 800118a:	687b      	ldr	r3, [r7, #4]
 800118c:	889a      	ldrh	r2, [r3, #4]
 800118e:	2301      	movs	r3, #1
 8001190:	481e      	ldr	r0, [pc, #120]	; (800120c <dev_trace_init+0xb8>)
 8001192:	f001 f84f 	bl	8002234 <dev_gpio_init_simp>
 8001196:	4603      	mov	r3, r0
 8001198:	73fb      	strb	r3, [r7, #15]
		if (ret) return TRACE_EERROR(ret);
 800119a:	7bfb      	ldrb	r3, [r7, #15]
 800119c:	2b00      	cmp	r3, #0
 800119e:	d007      	beq.n	80011b0 <dev_trace_init+0x5c>
 80011a0:	7bfb      	ldrb	r3, [r7, #15]
 80011a2:	2250      	movs	r2, #80	; 0x50
 80011a4:	4918      	ldr	r1, [pc, #96]	; (8001208 <dev_trace_init+0xb4>)
 80011a6:	4618      	mov	r0, r3
 80011a8:	f000 f85e 	bl	8001268 <dev_trace_get_error>
 80011ac:	4603      	mov	r3, r0
 80011ae:	e024      	b.n	80011fa <dev_trace_init+0xa6>
		ret = dev_gpio_init_simp(&trace_spi[TRACE_SPI_NSS], init->nss.port, init->nss.pin, GPIO_MODE_OUTPUT_PP);
 80011b0:	687b      	ldr	r3, [r7, #4]
 80011b2:	7a99      	ldrb	r1, [r3, #10]
 80011b4:	687b      	ldr	r3, [r7, #4]
 80011b6:	891a      	ldrh	r2, [r3, #8]
 80011b8:	2301      	movs	r3, #1
 80011ba:	4815      	ldr	r0, [pc, #84]	; (8001210 <dev_trace_init+0xbc>)
 80011bc:	f001 f83a 	bl	8002234 <dev_gpio_init_simp>
 80011c0:	4603      	mov	r3, r0
 80011c2:	73fb      	strb	r3, [r7, #15]
		if (ret) return TRACE_EERROR(ret);
 80011c4:	7bfb      	ldrb	r3, [r7, #15]
 80011c6:	2b00      	cmp	r3, #0
 80011c8:	d007      	beq.n	80011da <dev_trace_init+0x86>
 80011ca:	7bfb      	ldrb	r3, [r7, #15]
 80011cc:	2252      	movs	r2, #82	; 0x52
 80011ce:	490e      	ldr	r1, [pc, #56]	; (8001208 <dev_trace_init+0xb4>)
 80011d0:	4618      	mov	r0, r3
 80011d2:	f000 f849 	bl	8001268 <dev_trace_get_error>
 80011d6:	4603      	mov	r3, r0
 80011d8:	e00f      	b.n	80011fa <dev_trace_init+0xa6>
//  HAL_GPIO_Init(trace_spi[TRACE_SPI_NSS].port, &GPIO_InitStruct);	
	
//	HAL_GPIO_WritePin(trace_spi[TRACE_SPI_NSS].port, trace_spi[TRACE_SPI_NSS].pin, 1);
//	HAL_GPIO_WritePin(trace_spi[TRACE_SPI_SCK].port, trace_spi[TRACE_SPI_SCK].pin, 0);
//	HAL_GPIO_WritePin(trace_spi[TRACE_SPI_MOSI].port, trace_spi[TRACE_SPI_MOSI].pin, 0);
		dev_gpio_set(&trace_spi[TRACE_SPI_NSS], 1);
 80011da:	2101      	movs	r1, #1
 80011dc:	480c      	ldr	r0, [pc, #48]	; (8001210 <dev_trace_init+0xbc>)
 80011de:	f001 f859 	bl	8002294 <dev_gpio_set>
		dev_gpio_set(&trace_spi[TRACE_SPI_SCK], 0);
 80011e2:	2100      	movs	r1, #0
 80011e4:	4809      	ldr	r0, [pc, #36]	; (800120c <dev_trace_init+0xb8>)
 80011e6:	f001 f855 	bl	8002294 <dev_gpio_set>
		dev_gpio_set(&trace_spi[TRACE_SPI_MOSI], 0);
 80011ea:	2100      	movs	r1, #0
 80011ec:	4805      	ldr	r0, [pc, #20]	; (8001204 <dev_trace_init+0xb0>)
 80011ee:	f001 f851 	bl	8002294 <dev_gpio_set>

		trace_ready = 1;	
 80011f2:	4b08      	ldr	r3, [pc, #32]	; (8001214 <dev_trace_init+0xc0>)
 80011f4:	2201      	movs	r2, #1
 80011f6:	701a      	strb	r2, [r3, #0]

		return RET_OK;
 80011f8:	2300      	movs	r3, #0
}
 80011fa:	4618      	mov	r0, r3
 80011fc:	3710      	adds	r7, #16
 80011fe:	46bd      	mov	sp, r7
 8001200:	bd80      	pop	{r7, pc}
 8001202:	bf00      	nop
 8001204:	20000098 	.word	0x20000098
 8001208:	080082b0 	.word	0x080082b0
 800120c:	200000b8 	.word	0x200000b8
 8001210:	200000d8 	.word	0x200000d8
 8001214:	20000094 	.word	0x20000094

08001218 <dev_trace_send_byte>:

// Send one Byte 
void dev_trace_send_byte(UINT8 b)
{
 8001218:	b580      	push	{r7, lr}
 800121a:	b082      	sub	sp, #8
 800121c:	af00      	add	r7, sp, #0
 800121e:	4603      	mov	r3, r0
 8001220:	71fb      	strb	r3, [r7, #7]
	if (trace_ready == 0) return;
 8001222:	4b0f      	ldr	r3, [pc, #60]	; (8001260 <dev_trace_send_byte+0x48>)
 8001224:	781b      	ldrb	r3, [r3, #0]
 8001226:	2b00      	cmp	r3, #0
 8001228:	d016      	beq.n	8001258 <dev_trace_send_byte+0x40>

//		dev_gpio_set(&trace_spi[TRACE_SPI_NSS], 0);
		HAL_GPIO_WritePin(trace_spi[TRACE_SPI_NSS].port, trace_spi[TRACE_SPI_NSS].pin, 0);
 800122a:	4b0e      	ldr	r3, [pc, #56]	; (8001264 <dev_trace_send_byte+0x4c>)
 800122c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800122e:	4a0d      	ldr	r2, [pc, #52]	; (8001264 <dev_trace_send_byte+0x4c>)
 8001230:	f8b2 105c 	ldrh.w	r1, [r2, #92]	; 0x5c
 8001234:	2200      	movs	r2, #0
 8001236:	4618      	mov	r0, r3
 8001238:	f003 f901 	bl	800443e <HAL_GPIO_WritePin>
		dev_trace_send_byte_int(b);
 800123c:	79fb      	ldrb	r3, [r7, #7]
 800123e:	4618      	mov	r0, r3
 8001240:	f7ff ff5e 	bl	8001100 <dev_trace_send_byte_int>
//		dev_gpio_set(&trace_spi[TRACE_SPI_NSS], 1);
	HAL_GPIO_WritePin(trace_spi[TRACE_SPI_NSS].port, trace_spi[TRACE_SPI_NSS].pin, 1);
 8001244:	4b07      	ldr	r3, [pc, #28]	; (8001264 <dev_trace_send_byte+0x4c>)
 8001246:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001248:	4a06      	ldr	r2, [pc, #24]	; (8001264 <dev_trace_send_byte+0x4c>)
 800124a:	f8b2 105c 	ldrh.w	r1, [r2, #92]	; 0x5c
 800124e:	2201      	movs	r2, #1
 8001250:	4618      	mov	r0, r3
 8001252:	f003 f8f4 	bl	800443e <HAL_GPIO_WritePin>
 8001256:	e000      	b.n	800125a <dev_trace_send_byte+0x42>
	if (trace_ready == 0) return;
 8001258:	bf00      	nop
//		HAL_GPIO_WritePin(trace_spi[TRACE_SPI_SCK].port, trace_spi[TRACE_SPI_SCK].pin, 0);
//	HAL_GPIO_WritePin(trace_spi[TRACE_SPI_MOSI].port, trace_spi[TRACE_SPI_MOSI].pin, 0);
}
 800125a:	3708      	adds	r7, #8
 800125c:	46bd      	mov	sp, r7
 800125e:	bd80      	pop	{r7, pc}
 8001260:	20000094 	.word	0x20000094
 8001264:	20000098 	.word	0x20000098

08001268 <dev_trace_get_error>:
//	HAL_GPIO_WritePin(trace_spi[TRACE_SPI_MOSI].port, trace_spi[TRACE_SPI_MOSI].pin, 0);
}

// Get Trace error
uint8_t dev_trace_get_error(uint8_t error_value, char* file_name, uint32_t file_line)
{
 8001268:	b580      	push	{r7, lr}
 800126a:	b084      	sub	sp, #16
 800126c:	af00      	add	r7, sp, #0
 800126e:	4603      	mov	r3, r0
 8001270:	60b9      	str	r1, [r7, #8]
 8001272:	607a      	str	r2, [r7, #4]
 8001274:	73fb      	strb	r3, [r7, #15]
		if (error_value == RET_OK) return RET_OK;
 8001276:	7bfb      	ldrb	r3, [r7, #15]
 8001278:	2b00      	cmp	r3, #0
 800127a:	d101      	bne.n	8001280 <dev_trace_get_error+0x18>
 800127c:	2300      	movs	r3, #0
 800127e:	e006      	b.n	800128e <dev_trace_get_error+0x26>
	
		debug_printf("EE> %d at %s:%d\n\r", error_value, file_name, file_line); 
 8001280:	7bf9      	ldrb	r1, [r7, #15]
 8001282:	687b      	ldr	r3, [r7, #4]
 8001284:	68ba      	ldr	r2, [r7, #8]
 8001286:	4804      	ldr	r0, [pc, #16]	; (8001298 <dev_trace_get_error+0x30>)
 8001288:	f000 f9b6 	bl	80015f8 <debug_printf>

		return error_value;
 800128c:	7bfb      	ldrb	r3, [r7, #15]
}
 800128e:	4618      	mov	r0, r3
 8001290:	3710      	adds	r7, #16
 8001292:	46bd      	mov	sp, r7
 8001294:	bd80      	pop	{r7, pc}
 8001296:	bf00      	nop
 8001298:	080082c8 	.word	0x080082c8

0800129c <dev_trace_generate_error>:

// Generate Trace error
uint8_t dev_trace_generate_error(char* error_name, char* file_name, uint32_t file_line)
{
 800129c:	b580      	push	{r7, lr}
 800129e:	b086      	sub	sp, #24
 80012a0:	af02      	add	r7, sp, #8
 80012a2:	60f8      	str	r0, [r7, #12]
 80012a4:	60b9      	str	r1, [r7, #8]
 80012a6:	607a      	str	r2, [r7, #4]
		trace_error_id++;
 80012a8:	4b11      	ldr	r3, [pc, #68]	; (80012f0 <dev_trace_generate_error+0x54>)
 80012aa:	781b      	ldrb	r3, [r3, #0]
 80012ac:	3301      	adds	r3, #1
 80012ae:	b2da      	uxtb	r2, r3
 80012b0:	4b0f      	ldr	r3, [pc, #60]	; (80012f0 <dev_trace_generate_error+0x54>)
 80012b2:	701a      	strb	r2, [r3, #0]
		if (trace_error_id < 100) trace_error_id = 100;
 80012b4:	4b0e      	ldr	r3, [pc, #56]	; (80012f0 <dev_trace_generate_error+0x54>)
 80012b6:	781b      	ldrb	r3, [r3, #0]
 80012b8:	2b63      	cmp	r3, #99	; 0x63
 80012ba:	d802      	bhi.n	80012c2 <dev_trace_generate_error+0x26>
 80012bc:	4b0c      	ldr	r3, [pc, #48]	; (80012f0 <dev_trace_generate_error+0x54>)
 80012be:	2264      	movs	r2, #100	; 0x64
 80012c0:	701a      	strb	r2, [r3, #0]
		if (trace_error_id >= 200) trace_error_id = 100;
 80012c2:	4b0b      	ldr	r3, [pc, #44]	; (80012f0 <dev_trace_generate_error+0x54>)
 80012c4:	781b      	ldrb	r3, [r3, #0]
 80012c6:	2bc7      	cmp	r3, #199	; 0xc7
 80012c8:	d902      	bls.n	80012d0 <dev_trace_generate_error+0x34>
 80012ca:	4b09      	ldr	r3, [pc, #36]	; (80012f0 <dev_trace_generate_error+0x54>)
 80012cc:	2264      	movs	r2, #100	; 0x64
 80012ce:	701a      	strb	r2, [r3, #0]

		debug_printf("GE> %d %s at %s:%d\n\r", trace_error_id, error_name, file_name, file_line);
 80012d0:	4b07      	ldr	r3, [pc, #28]	; (80012f0 <dev_trace_generate_error+0x54>)
 80012d2:	781b      	ldrb	r3, [r3, #0]
 80012d4:	4619      	mov	r1, r3
 80012d6:	687b      	ldr	r3, [r7, #4]
 80012d8:	9300      	str	r3, [sp, #0]
 80012da:	68bb      	ldr	r3, [r7, #8]
 80012dc:	68fa      	ldr	r2, [r7, #12]
 80012de:	4805      	ldr	r0, [pc, #20]	; (80012f4 <dev_trace_generate_error+0x58>)
 80012e0:	f000 f98a 	bl	80015f8 <debug_printf>

		return trace_error_id;
 80012e4:	4b02      	ldr	r3, [pc, #8]	; (80012f0 <dev_trace_generate_error+0x54>)
 80012e6:	781b      	ldrb	r3, [r3, #0]
}
 80012e8:	4618      	mov	r0, r3
 80012ea:	3710      	adds	r7, #16
 80012ec:	46bd      	mov	sp, r7
 80012ee:	bd80      	pop	{r7, pc}
 80012f0:	20000095 	.word	0x20000095
 80012f4:	080082dc 	.word	0x080082dc

080012f8 <debug_printf_char>:
}

// Custom Printf function
//////////////////////////////////////////////////////////////////////////
void debug_printf_char(UINT8 c)
{
 80012f8:	b580      	push	{r7, lr}
 80012fa:	b082      	sub	sp, #8
 80012fc:	af00      	add	r7, sp, #0
 80012fe:	4603      	mov	r3, r0
 8001300:	71fb      	strb	r3, [r7, #7]
    if (c < ' ') 
 8001302:	79fb      	ldrb	r3, [r7, #7]
 8001304:	2b1f      	cmp	r3, #31
 8001306:	d82a      	bhi.n	800135e <debug_printf_char+0x66>
    {    
        dev_trace_send_byte('~');
 8001308:	207e      	movs	r0, #126	; 0x7e
 800130a:	f7ff ff85 	bl	8001218 <dev_trace_send_byte>
        dev_trace_send_byte(HB2HEX(c / 0x10));
 800130e:	79fb      	ldrb	r3, [r7, #7]
 8001310:	2b9f      	cmp	r3, #159	; 0x9f
 8001312:	d905      	bls.n	8001320 <debug_printf_char+0x28>
 8001314:	79fb      	ldrb	r3, [r7, #7]
 8001316:	091b      	lsrs	r3, r3, #4
 8001318:	b2db      	uxtb	r3, r3
 800131a:	3337      	adds	r3, #55	; 0x37
 800131c:	b2db      	uxtb	r3, r3
 800131e:	e004      	b.n	800132a <debug_printf_char+0x32>
 8001320:	79fb      	ldrb	r3, [r7, #7]
 8001322:	091b      	lsrs	r3, r3, #4
 8001324:	b2db      	uxtb	r3, r3
 8001326:	3330      	adds	r3, #48	; 0x30
 8001328:	b2db      	uxtb	r3, r3
 800132a:	4618      	mov	r0, r3
 800132c:	f7ff ff74 	bl	8001218 <dev_trace_send_byte>
        dev_trace_send_byte(HB2HEX(c % 0x10));
 8001330:	79fb      	ldrb	r3, [r7, #7]
 8001332:	f003 030f 	and.w	r3, r3, #15
 8001336:	b2db      	uxtb	r3, r3
 8001338:	2b09      	cmp	r3, #9
 800133a:	d906      	bls.n	800134a <debug_printf_char+0x52>
 800133c:	79fb      	ldrb	r3, [r7, #7]
 800133e:	f003 030f 	and.w	r3, r3, #15
 8001342:	b2db      	uxtb	r3, r3
 8001344:	3337      	adds	r3, #55	; 0x37
 8001346:	b2db      	uxtb	r3, r3
 8001348:	e005      	b.n	8001356 <debug_printf_char+0x5e>
 800134a:	79fb      	ldrb	r3, [r7, #7]
 800134c:	f003 030f 	and.w	r3, r3, #15
 8001350:	b2db      	uxtb	r3, r3
 8001352:	3330      	adds	r3, #48	; 0x30
 8001354:	b2db      	uxtb	r3, r3
 8001356:	4618      	mov	r0, r3
 8001358:	f7ff ff5e 	bl	8001218 <dev_trace_send_byte>
    }
    else dev_trace_send_byte(c);
}
 800135c:	e003      	b.n	8001366 <debug_printf_char+0x6e>
    else dev_trace_send_byte(c);
 800135e:	79fb      	ldrb	r3, [r7, #7]
 8001360:	4618      	mov	r0, r3
 8001362:	f7ff ff59 	bl	8001218 <dev_trace_send_byte>
}
 8001366:	bf00      	nop
 8001368:	3708      	adds	r7, #8
 800136a:	46bd      	mov	sp, r7
 800136c:	bd80      	pop	{r7, pc}

0800136e <debug_printf_text>:

void debug_printf_text(char* text)
{
 800136e:	b580      	push	{r7, lr}
 8001370:	b084      	sub	sp, #16
 8001372:	af00      	add	r7, sp, #0
 8001374:	6078      	str	r0, [r7, #4]
   int i = 0;
 8001376:	2300      	movs	r3, #0
 8001378:	60fb      	str	r3, [r7, #12]

   while(text[i] != 0)
 800137a:	e009      	b.n	8001390 <debug_printf_text+0x22>
   {   
      dev_trace_send_byte(text[i]);
 800137c:	68fb      	ldr	r3, [r7, #12]
 800137e:	687a      	ldr	r2, [r7, #4]
 8001380:	4413      	add	r3, r2
 8001382:	781b      	ldrb	r3, [r3, #0]
 8001384:	4618      	mov	r0, r3
 8001386:	f7ff ff47 	bl	8001218 <dev_trace_send_byte>
      i++;
 800138a:	68fb      	ldr	r3, [r7, #12]
 800138c:	3301      	adds	r3, #1
 800138e:	60fb      	str	r3, [r7, #12]
   while(text[i] != 0)
 8001390:	68fb      	ldr	r3, [r7, #12]
 8001392:	687a      	ldr	r2, [r7, #4]
 8001394:	4413      	add	r3, r2
 8001396:	781b      	ldrb	r3, [r3, #0]
 8001398:	2b00      	cmp	r3, #0
 800139a:	d1ef      	bne.n	800137c <debug_printf_text+0xe>
   }   
}
 800139c:	bf00      	nop
 800139e:	bf00      	nop
 80013a0:	3710      	adds	r7, #16
 80013a2:	46bd      	mov	sp, r7
 80013a4:	bd80      	pop	{r7, pc}
	...

080013a8 <debug_printf_ulong>:

void debug_printf_ulong(unsigned long d)
{
 80013a8:	b580      	push	{r7, lr}
 80013aa:	b086      	sub	sp, #24
 80013ac:	af00      	add	r7, sp, #0
 80013ae:	6078      	str	r0, [r7, #4]
   UINT8 buf[10], len = 0;
 80013b0:	2300      	movs	r3, #0
 80013b2:	75fb      	strb	r3, [r7, #23]

   if (d == 0) 
 80013b4:	687b      	ldr	r3, [r7, #4]
 80013b6:	2b00      	cmp	r3, #0
 80013b8:	d11c      	bne.n	80013f4 <debug_printf_ulong+0x4c>
   {
      dev_trace_send_byte('0');
 80013ba:	2030      	movs	r0, #48	; 0x30
 80013bc:	f7ff ff2c 	bl	8001218 <dev_trace_send_byte>
 80013c0:	e02d      	b.n	800141e <debug_printf_ulong+0x76>
      return;
   }   
   
   while (d > 0)
   {   
      buf[len] = d % 10;
 80013c2:	6879      	ldr	r1, [r7, #4]
 80013c4:	4b17      	ldr	r3, [pc, #92]	; (8001424 <debug_printf_ulong+0x7c>)
 80013c6:	fba3 2301 	umull	r2, r3, r3, r1
 80013ca:	08da      	lsrs	r2, r3, #3
 80013cc:	4613      	mov	r3, r2
 80013ce:	009b      	lsls	r3, r3, #2
 80013d0:	4413      	add	r3, r2
 80013d2:	005b      	lsls	r3, r3, #1
 80013d4:	1aca      	subs	r2, r1, r3
 80013d6:	7dfb      	ldrb	r3, [r7, #23]
 80013d8:	b2d2      	uxtb	r2, r2
 80013da:	3318      	adds	r3, #24
 80013dc:	443b      	add	r3, r7
 80013de:	f803 2c0c 	strb.w	r2, [r3, #-12]
      d = d / 10;
 80013e2:	687b      	ldr	r3, [r7, #4]
 80013e4:	4a0f      	ldr	r2, [pc, #60]	; (8001424 <debug_printf_ulong+0x7c>)
 80013e6:	fba2 2303 	umull	r2, r3, r2, r3
 80013ea:	08db      	lsrs	r3, r3, #3
 80013ec:	607b      	str	r3, [r7, #4]
      len++;
 80013ee:	7dfb      	ldrb	r3, [r7, #23]
 80013f0:	3301      	adds	r3, #1
 80013f2:	75fb      	strb	r3, [r7, #23]
   while (d > 0)
 80013f4:	687b      	ldr	r3, [r7, #4]
 80013f6:	2b00      	cmp	r3, #0
 80013f8:	d1e3      	bne.n	80013c2 <debug_printf_ulong+0x1a>
   }   

   while (len > 0)
 80013fa:	e00d      	b.n	8001418 <debug_printf_ulong+0x70>
   {   
      dev_trace_send_byte(buf[len - 1] + 0x30);
 80013fc:	7dfb      	ldrb	r3, [r7, #23]
 80013fe:	3b01      	subs	r3, #1
 8001400:	3318      	adds	r3, #24
 8001402:	443b      	add	r3, r7
 8001404:	f813 3c0c 	ldrb.w	r3, [r3, #-12]
 8001408:	3330      	adds	r3, #48	; 0x30
 800140a:	b2db      	uxtb	r3, r3
 800140c:	4618      	mov	r0, r3
 800140e:	f7ff ff03 	bl	8001218 <dev_trace_send_byte>
      len--;
 8001412:	7dfb      	ldrb	r3, [r7, #23]
 8001414:	3b01      	subs	r3, #1
 8001416:	75fb      	strb	r3, [r7, #23]
   while (len > 0)
 8001418:	7dfb      	ldrb	r3, [r7, #23]
 800141a:	2b00      	cmp	r3, #0
 800141c:	d1ee      	bne.n	80013fc <debug_printf_ulong+0x54>
   }   
}
 800141e:	3718      	adds	r7, #24
 8001420:	46bd      	mov	sp, r7
 8001422:	bd80      	pop	{r7, pc}
 8001424:	cccccccd 	.word	0xcccccccd

08001428 <debug_printf_long>:

   debug_printf_ulong(d);
}

void debug_printf_long(unsigned long d, UINT8 mode)
{
 8001428:	b580      	push	{r7, lr}
 800142a:	b086      	sub	sp, #24
 800142c:	af00      	add	r7, sp, #0
 800142e:	6078      	str	r0, [r7, #4]
 8001430:	460b      	mov	r3, r1
 8001432:	70fb      	strb	r3, [r7, #3]
   UINT8 buf[10], len = 0;
 8001434:	2300      	movs	r3, #0
 8001436:	75fb      	strb	r3, [r7, #23]

   if (d == 0) 
 8001438:	687b      	ldr	r3, [r7, #4]
 800143a:	2b00      	cmp	r3, #0
 800143c:	d103      	bne.n	8001446 <debug_printf_long+0x1e>
   {
      dev_trace_send_byte('0');
 800143e:	2030      	movs	r0, #48	; 0x30
 8001440:	f7ff feea 	bl	8001218 <dev_trace_send_byte>
 8001444:	e03a      	b.n	80014bc <debug_printf_long+0x94>
      return;
   }   
   
   if (mode == 'd') 
 8001446:	78fb      	ldrb	r3, [r7, #3]
 8001448:	2b64      	cmp	r3, #100	; 0x64
 800144a:	d122      	bne.n	8001492 <debug_printf_long+0x6a>
   if ((signed long)d < 0) 
 800144c:	687b      	ldr	r3, [r7, #4]
 800144e:	2b00      	cmp	r3, #0
 8001450:	da1f      	bge.n	8001492 <debug_printf_long+0x6a>
   {
      dev_trace_send_byte('-');
 8001452:	202d      	movs	r0, #45	; 0x2d
 8001454:	f7ff fee0 	bl	8001218 <dev_trace_send_byte>
      d = -((signed long)d);
 8001458:	687b      	ldr	r3, [r7, #4]
 800145a:	425b      	negs	r3, r3
 800145c:	607b      	str	r3, [r7, #4]
   }   

   while (d > 0)
 800145e:	e018      	b.n	8001492 <debug_printf_long+0x6a>
   {   
      buf[len] = d % 10;
 8001460:	6879      	ldr	r1, [r7, #4]
 8001462:	4b18      	ldr	r3, [pc, #96]	; (80014c4 <debug_printf_long+0x9c>)
 8001464:	fba3 2301 	umull	r2, r3, r3, r1
 8001468:	08da      	lsrs	r2, r3, #3
 800146a:	4613      	mov	r3, r2
 800146c:	009b      	lsls	r3, r3, #2
 800146e:	4413      	add	r3, r2
 8001470:	005b      	lsls	r3, r3, #1
 8001472:	1aca      	subs	r2, r1, r3
 8001474:	7dfb      	ldrb	r3, [r7, #23]
 8001476:	b2d2      	uxtb	r2, r2
 8001478:	3318      	adds	r3, #24
 800147a:	443b      	add	r3, r7
 800147c:	f803 2c0c 	strb.w	r2, [r3, #-12]
      d = d / 10;
 8001480:	687b      	ldr	r3, [r7, #4]
 8001482:	4a10      	ldr	r2, [pc, #64]	; (80014c4 <debug_printf_long+0x9c>)
 8001484:	fba2 2303 	umull	r2, r3, r2, r3
 8001488:	08db      	lsrs	r3, r3, #3
 800148a:	607b      	str	r3, [r7, #4]
      len++;
 800148c:	7dfb      	ldrb	r3, [r7, #23]
 800148e:	3301      	adds	r3, #1
 8001490:	75fb      	strb	r3, [r7, #23]
   while (d > 0)
 8001492:	687b      	ldr	r3, [r7, #4]
 8001494:	2b00      	cmp	r3, #0
 8001496:	d1e3      	bne.n	8001460 <debug_printf_long+0x38>
   }   

   while (len > 0)
 8001498:	e00d      	b.n	80014b6 <debug_printf_long+0x8e>
   {   
      dev_trace_send_byte(buf[len - 1] + 0x30);
 800149a:	7dfb      	ldrb	r3, [r7, #23]
 800149c:	3b01      	subs	r3, #1
 800149e:	3318      	adds	r3, #24
 80014a0:	443b      	add	r3, r7
 80014a2:	f813 3c0c 	ldrb.w	r3, [r3, #-12]
 80014a6:	3330      	adds	r3, #48	; 0x30
 80014a8:	b2db      	uxtb	r3, r3
 80014aa:	4618      	mov	r0, r3
 80014ac:	f7ff feb4 	bl	8001218 <dev_trace_send_byte>
      len--;
 80014b0:	7dfb      	ldrb	r3, [r7, #23]
 80014b2:	3b01      	subs	r3, #1
 80014b4:	75fb      	strb	r3, [r7, #23]
   while (len > 0)
 80014b6:	7dfb      	ldrb	r3, [r7, #23]
 80014b8:	2b00      	cmp	r3, #0
 80014ba:	d1ee      	bne.n	800149a <debug_printf_long+0x72>
   }   
}
 80014bc:	3718      	adds	r7, #24
 80014be:	46bd      	mov	sp, r7
 80014c0:	bd80      	pop	{r7, pc}
 80014c2:	bf00      	nop
 80014c4:	cccccccd 	.word	0xcccccccd

080014c8 <debug_printf_hex>:

void debug_printf_hex(UINT32 d, UINT8 mode)
{
 80014c8:	b580      	push	{r7, lr}
 80014ca:	b084      	sub	sp, #16
 80014cc:	af00      	add	r7, sp, #0
 80014ce:	6078      	str	r0, [r7, #4]
 80014d0:	460b      	mov	r3, r1
 80014d2:	70fb      	strb	r3, [r7, #3]
   UINT32 buf = 0;
 80014d4:	2300      	movs	r3, #0
 80014d6:	60fb      	str	r3, [r7, #12]
   UINT8 b, len = 0;
 80014d8:	2300      	movs	r3, #0
 80014da:	72fb      	strb	r3, [r7, #11]

   if (d == 0) 
 80014dc:	687b      	ldr	r3, [r7, #4]
 80014de:	2b00      	cmp	r3, #0
 80014e0:	d112      	bne.n	8001508 <debug_printf_hex+0x40>
   {
      dev_trace_send_byte('0');
 80014e2:	2030      	movs	r0, #48	; 0x30
 80014e4:	f7ff fe98 	bl	8001218 <dev_trace_send_byte>
      return;
 80014e8:	e03a      	b.n	8001560 <debug_printf_hex+0x98>
   }   

   while (d > 0)
   {  
      buf = buf << 4;
 80014ea:	68fb      	ldr	r3, [r7, #12]
 80014ec:	011b      	lsls	r3, r3, #4
 80014ee:	60fb      	str	r3, [r7, #12]
      buf = buf + d % 0x10;
 80014f0:	687b      	ldr	r3, [r7, #4]
 80014f2:	f003 030f 	and.w	r3, r3, #15
 80014f6:	68fa      	ldr	r2, [r7, #12]
 80014f8:	4413      	add	r3, r2
 80014fa:	60fb      	str	r3, [r7, #12]
      d = d >> 4;
 80014fc:	687b      	ldr	r3, [r7, #4]
 80014fe:	091b      	lsrs	r3, r3, #4
 8001500:	607b      	str	r3, [r7, #4]
      len++;
 8001502:	7afb      	ldrb	r3, [r7, #11]
 8001504:	3301      	adds	r3, #1
 8001506:	72fb      	strb	r3, [r7, #11]
   while (d > 0)
 8001508:	687b      	ldr	r3, [r7, #4]
 800150a:	2b00      	cmp	r3, #0
 800150c:	d1ed      	bne.n	80014ea <debug_printf_hex+0x22>
   }   

   while (len > 0)
 800150e:	e024      	b.n	800155a <debug_printf_hex+0x92>
   {   
      b = buf % 0x10;
 8001510:	68fb      	ldr	r3, [r7, #12]
 8001512:	b2db      	uxtb	r3, r3
 8001514:	f003 030f 	and.w	r3, r3, #15
 8001518:	72bb      	strb	r3, [r7, #10]
   
      if (b < 0xA) dev_trace_send_byte(b + 0x30);
 800151a:	7abb      	ldrb	r3, [r7, #10]
 800151c:	2b09      	cmp	r3, #9
 800151e:	d806      	bhi.n	800152e <debug_printf_hex+0x66>
 8001520:	7abb      	ldrb	r3, [r7, #10]
 8001522:	3330      	adds	r3, #48	; 0x30
 8001524:	b2db      	uxtb	r3, r3
 8001526:	4618      	mov	r0, r3
 8001528:	f7ff fe76 	bl	8001218 <dev_trace_send_byte>
 800152c:	e00f      	b.n	800154e <debug_printf_hex+0x86>
      else  
      {      
         if (mode == 'X') dev_trace_send_byte(b + 0x41 - 0xA);
 800152e:	78fb      	ldrb	r3, [r7, #3]
 8001530:	2b58      	cmp	r3, #88	; 0x58
 8001532:	d106      	bne.n	8001542 <debug_printf_hex+0x7a>
 8001534:	7abb      	ldrb	r3, [r7, #10]
 8001536:	3337      	adds	r3, #55	; 0x37
 8001538:	b2db      	uxtb	r3, r3
 800153a:	4618      	mov	r0, r3
 800153c:	f7ff fe6c 	bl	8001218 <dev_trace_send_byte>
 8001540:	e005      	b.n	800154e <debug_printf_hex+0x86>
                  else  dev_trace_send_byte(b + 0x61 - 0xA);
 8001542:	7abb      	ldrb	r3, [r7, #10]
 8001544:	3357      	adds	r3, #87	; 0x57
 8001546:	b2db      	uxtb	r3, r3
 8001548:	4618      	mov	r0, r3
 800154a:	f7ff fe65 	bl	8001218 <dev_trace_send_byte>
      }

      buf = buf >> 4;
 800154e:	68fb      	ldr	r3, [r7, #12]
 8001550:	091b      	lsrs	r3, r3, #4
 8001552:	60fb      	str	r3, [r7, #12]
      len--;
 8001554:	7afb      	ldrb	r3, [r7, #11]
 8001556:	3b01      	subs	r3, #1
 8001558:	72fb      	strb	r3, [r7, #11]
   while (len > 0)
 800155a:	7afb      	ldrb	r3, [r7, #11]
 800155c:	2b00      	cmp	r3, #0
 800155e:	d1d7      	bne.n	8001510 <debug_printf_hex+0x48>
   }   
}
 8001560:	3710      	adds	r7, #16
 8001562:	46bd      	mov	sp, r7
 8001564:	bd80      	pop	{r7, pc}

08001566 <debug_printf_bin>:

void debug_printf_bin(UINT32 d, UINT8 mode)
{
 8001566:	b580      	push	{r7, lr}
 8001568:	b084      	sub	sp, #16
 800156a:	af00      	add	r7, sp, #0
 800156c:	6078      	str	r0, [r7, #4]
 800156e:	460b      	mov	r3, r1
 8001570:	70fb      	strb	r3, [r7, #3]
   UINT32 buf = 0;
 8001572:	2300      	movs	r3, #0
 8001574:	60fb      	str	r3, [r7, #12]
   UINT8 i, len = 0;
 8001576:	2300      	movs	r3, #0
 8001578:	72bb      	strb	r3, [r7, #10]

   if (mode == 'B') len = 32;
 800157a:	78fb      	ldrb	r3, [r7, #3]
 800157c:	2b42      	cmp	r3, #66	; 0x42
 800157e:	d102      	bne.n	8001586 <debug_printf_bin+0x20>
 8001580:	2320      	movs	r3, #32
 8001582:	72bb      	strb	r3, [r7, #10]
 8001584:	e001      	b.n	800158a <debug_printf_bin+0x24>
                else len = 8;
 8001586:	2308      	movs	r3, #8
 8001588:	72bb      	strb	r3, [r7, #10]

   for(i=0; i<len; i++)
 800158a:	2300      	movs	r3, #0
 800158c:	72fb      	strb	r3, [r7, #11]
 800158e:	e010      	b.n	80015b2 <debug_printf_bin+0x4c>
   {
      buf = buf << 1;
 8001590:	68fb      	ldr	r3, [r7, #12]
 8001592:	005b      	lsls	r3, r3, #1
 8001594:	60fb      	str	r3, [r7, #12]
      if (d % 2) buf++;
 8001596:	687b      	ldr	r3, [r7, #4]
 8001598:	f003 0301 	and.w	r3, r3, #1
 800159c:	2b00      	cmp	r3, #0
 800159e:	d002      	beq.n	80015a6 <debug_printf_bin+0x40>
 80015a0:	68fb      	ldr	r3, [r7, #12]
 80015a2:	3301      	adds	r3, #1
 80015a4:	60fb      	str	r3, [r7, #12]
      d = d >> 1;      
 80015a6:	687b      	ldr	r3, [r7, #4]
 80015a8:	085b      	lsrs	r3, r3, #1
 80015aa:	607b      	str	r3, [r7, #4]
   for(i=0; i<len; i++)
 80015ac:	7afb      	ldrb	r3, [r7, #11]
 80015ae:	3301      	adds	r3, #1
 80015b0:	72fb      	strb	r3, [r7, #11]
 80015b2:	7afa      	ldrb	r2, [r7, #11]
 80015b4:	7abb      	ldrb	r3, [r7, #10]
 80015b6:	429a      	cmp	r2, r3
 80015b8:	d3ea      	bcc.n	8001590 <debug_printf_bin+0x2a>
   }   
                
   for(i=0; i<len; i++)
 80015ba:	2300      	movs	r3, #0
 80015bc:	72fb      	strb	r3, [r7, #11]
 80015be:	e011      	b.n	80015e4 <debug_printf_bin+0x7e>
   {
      if (buf % 2) dev_trace_send_byte('1');
 80015c0:	68fb      	ldr	r3, [r7, #12]
 80015c2:	f003 0301 	and.w	r3, r3, #1
 80015c6:	2b00      	cmp	r3, #0
 80015c8:	d003      	beq.n	80015d2 <debug_printf_bin+0x6c>
 80015ca:	2031      	movs	r0, #49	; 0x31
 80015cc:	f7ff fe24 	bl	8001218 <dev_trace_send_byte>
 80015d0:	e002      	b.n	80015d8 <debug_printf_bin+0x72>
            else dev_trace_send_byte('0');
 80015d2:	2030      	movs	r0, #48	; 0x30
 80015d4:	f7ff fe20 	bl	8001218 <dev_trace_send_byte>
               
      buf = buf >> 1;      
 80015d8:	68fb      	ldr	r3, [r7, #12]
 80015da:	085b      	lsrs	r3, r3, #1
 80015dc:	60fb      	str	r3, [r7, #12]
   for(i=0; i<len; i++)
 80015de:	7afb      	ldrb	r3, [r7, #11]
 80015e0:	3301      	adds	r3, #1
 80015e2:	72fb      	strb	r3, [r7, #11]
 80015e4:	7afa      	ldrb	r2, [r7, #11]
 80015e6:	7abb      	ldrb	r3, [r7, #10]
 80015e8:	429a      	cmp	r2, r3
 80015ea:	d3e9      	bcc.n	80015c0 <debug_printf_bin+0x5a>
   }   
}
 80015ec:	bf00      	nop
 80015ee:	bf00      	nop
 80015f0:	3710      	adds	r7, #16
 80015f2:	46bd      	mov	sp, r7
 80015f4:	bd80      	pop	{r7, pc}
	...

080015f8 <debug_printf>:

void debug_printf(char* text, ...)
{
 80015f8:	b40f      	push	{r0, r1, r2, r3}
 80015fa:	b5b0      	push	{r4, r5, r7, lr}
 80015fc:	b098      	sub	sp, #96	; 0x60
 80015fe:	af00      	add	r7, sp, #0
   va_list tag;
   int i = 0;
 8001600:	2300      	movs	r3, #0
 8001602:	65fb      	str	r3, [r7, #92]	; 0x5c

   va_start(tag, text);
 8001604:	f107 0374 	add.w	r3, r7, #116	; 0x74
 8001608:	60bb      	str	r3, [r7, #8]
   
   while(text[i] != 0)
 800160a:	e225      	b.n	8001a58 <debug_printf+0x460>
   {
      if (text[i] != '%') 
 800160c:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800160e:	6f3a      	ldr	r2, [r7, #112]	; 0x70
 8001610:	4413      	add	r3, r2
 8001612:	781b      	ldrb	r3, [r3, #0]
 8001614:	2b25      	cmp	r3, #37	; 0x25
 8001616:	d00a      	beq.n	800162e <debug_printf+0x36>
      {
         dev_trace_send_byte(text[i]);
 8001618:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800161a:	6f3a      	ldr	r2, [r7, #112]	; 0x70
 800161c:	4413      	add	r3, r2
 800161e:	781b      	ldrb	r3, [r3, #0]
 8001620:	4618      	mov	r0, r3
 8001622:	f7ff fdf9 	bl	8001218 <dev_trace_send_byte>
         i++;
 8001626:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8001628:	3301      	adds	r3, #1
 800162a:	65fb      	str	r3, [r7, #92]	; 0x5c
 800162c:	e214      	b.n	8001a58 <debug_printf+0x460>
//         continue;
      }   
      else if (text[i + 1] != 0)
 800162e:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8001630:	3301      	adds	r3, #1
 8001632:	6f3a      	ldr	r2, [r7, #112]	; 0x70
 8001634:	4413      	add	r3, r2
 8001636:	781b      	ldrb	r3, [r3, #0]
 8001638:	2b00      	cmp	r3, #0
 800163a:	f000 820d 	beq.w	8001a58 <debug_printf+0x460>
      {   
         switch(text[i + 1])   
 800163e:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8001640:	3301      	adds	r3, #1
 8001642:	6f3a      	ldr	r2, [r7, #112]	; 0x70
 8001644:	4413      	add	r3, r2
 8001646:	781b      	ldrb	r3, [r3, #0]
 8001648:	3b42      	subs	r3, #66	; 0x42
 800164a:	2b36      	cmp	r3, #54	; 0x36
 800164c:	f200 8201 	bhi.w	8001a52 <debug_printf+0x45a>
 8001650:	a201      	add	r2, pc, #4	; (adr r2, 8001658 <debug_printf+0x60>)
 8001652:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001656:	bf00      	nop
 8001658:	08001909 	.word	0x08001909
 800165c:	08001a53 	.word	0x08001a53
 8001660:	08001a53 	.word	0x08001a53
 8001664:	08001a53 	.word	0x08001a53
 8001668:	08001a53 	.word	0x08001a53
 800166c:	08001a53 	.word	0x08001a53
 8001670:	08001a53 	.word	0x08001a53
 8001674:	08001a53 	.word	0x08001a53
 8001678:	08001a53 	.word	0x08001a53
 800167c:	08001a53 	.word	0x08001a53
 8001680:	08001a53 	.word	0x08001a53
 8001684:	080019bf 	.word	0x080019bf
 8001688:	08001a53 	.word	0x08001a53
 800168c:	08001a53 	.word	0x08001a53
 8001690:	08001a53 	.word	0x08001a53
 8001694:	08001a53 	.word	0x08001a53
 8001698:	08001a53 	.word	0x08001a53
 800169c:	08001a53 	.word	0x08001a53
 80016a0:	08001a53 	.word	0x08001a53
 80016a4:	08001a53 	.word	0x08001a53
 80016a8:	08001a53 	.word	0x08001a53
 80016ac:	08001a53 	.word	0x08001a53
 80016b0:	080018e1 	.word	0x080018e1
 80016b4:	08001a53 	.word	0x08001a53
 80016b8:	08001a53 	.word	0x08001a53
 80016bc:	08001a53 	.word	0x08001a53
 80016c0:	08001a53 	.word	0x08001a53
 80016c4:	08001a53 	.word	0x08001a53
 80016c8:	08001a53 	.word	0x08001a53
 80016cc:	08001a53 	.word	0x08001a53
 80016d0:	08001a53 	.word	0x08001a53
 80016d4:	08001a53 	.word	0x08001a53
 80016d8:	080018f5 	.word	0x080018f5
 80016dc:	080018b5 	.word	0x080018b5
 80016e0:	08001735 	.word	0x08001735
 80016e4:	08001a53 	.word	0x08001a53
 80016e8:	0800175f 	.word	0x0800175f
 80016ec:	08001a53 	.word	0x08001a53
 80016f0:	08001a53 	.word	0x08001a53
 80016f4:	08001a53 	.word	0x08001a53
 80016f8:	08001a53 	.word	0x08001a53
 80016fc:	08001a53 	.word	0x08001a53
 8001700:	08001a53 	.word	0x08001a53
 8001704:	0800191d 	.word	0x0800191d
 8001708:	08001a53 	.word	0x08001a53
 800170c:	08001a53 	.word	0x08001a53
 8001710:	080019ff 	.word	0x080019ff
 8001714:	08001a53 	.word	0x08001a53
 8001718:	08001a53 	.word	0x08001a53
 800171c:	080018a3 	.word	0x080018a3
 8001720:	08001a53 	.word	0x08001a53
 8001724:	0800174b 	.word	0x0800174b
 8001728:	08001a53 	.word	0x08001a53
 800172c:	08001a53 	.word	0x08001a53
 8001730:	080018cd 	.word	0x080018cd
         {
            case 'd' : 
               {
                  signed long d = va_arg(tag, signed long);
 8001734:	68bb      	ldr	r3, [r7, #8]
 8001736:	1d1a      	adds	r2, r3, #4
 8001738:	60ba      	str	r2, [r7, #8]
 800173a:	681b      	ldr	r3, [r3, #0]
 800173c:	627b      	str	r3, [r7, #36]	; 0x24
                  debug_printf_long(d, 'd');
 800173e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001740:	2164      	movs	r1, #100	; 0x64
 8001742:	4618      	mov	r0, r3
 8001744:	f7ff fe70 	bl	8001428 <debug_printf_long>
               } break;
 8001748:	e183      	b.n	8001a52 <debug_printf+0x45a>

            case 'u' : 
               {
                  unsigned long d = va_arg(tag, unsigned long);
 800174a:	68bb      	ldr	r3, [r7, #8]
 800174c:	1d1a      	adds	r2, r3, #4
 800174e:	60ba      	str	r2, [r7, #8]
 8001750:	681b      	ldr	r3, [r3, #0]
 8001752:	63bb      	str	r3, [r7, #56]	; 0x38
                  debug_printf_long(d, 'u');
 8001754:	2175      	movs	r1, #117	; 0x75
 8001756:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 8001758:	f7ff fe66 	bl	8001428 <debug_printf_long>
               } break;
 800175c:	e179      	b.n	8001a52 <debug_printf+0x45a>

            case 'f' :
               {
                  signed long l;
                  unsigned char i, m[8];
                  double d = va_arg(tag, double);
 800175e:	68bb      	ldr	r3, [r7, #8]
 8001760:	3307      	adds	r3, #7
 8001762:	f023 0307 	bic.w	r3, r3, #7
 8001766:	f103 0208 	add.w	r2, r3, #8
 800176a:	60ba      	str	r2, [r7, #8]
 800176c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001770:	e9c7 2312 	strd	r2, r3, [r7, #72]	; 0x48

                  if (d < 0)
 8001774:	f04f 0200 	mov.w	r2, #0
 8001778:	f04f 0300 	mov.w	r3, #0
 800177c:	e9d7 0112 	ldrd	r0, r1, [r7, #72]	; 0x48
 8001780:	f7ff f914 	bl	80009ac <__aeabi_dcmplt>
 8001784:	4603      	mov	r3, r0
 8001786:	2b00      	cmp	r3, #0
 8001788:	d008      	beq.n	800179c <debug_printf+0x1a4>
                  {
                    d = -d;
 800178a:	6cbc      	ldr	r4, [r7, #72]	; 0x48
 800178c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800178e:	f083 4500 	eor.w	r5, r3, #2147483648	; 0x80000000
 8001792:	e9c7 4512 	strd	r4, r5, [r7, #72]	; 0x48
                    dev_trace_send_byte('-');
 8001796:	202d      	movs	r0, #45	; 0x2d
 8001798:	f7ff fd3e 	bl	8001218 <dev_trace_send_byte>
                  }

                  debug_printf_ulong(d);
 800179c:	e9d7 0112 	ldrd	r0, r1, [r7, #72]	; 0x48
 80017a0:	f7ff f96a 	bl	8000a78 <__aeabi_d2uiz>
 80017a4:	4603      	mov	r3, r0
 80017a6:	4618      	mov	r0, r3
 80017a8:	f7ff fdfe 	bl	80013a8 <debug_printf_ulong>
                  dev_trace_send_byte('.');
 80017ac:	202e      	movs	r0, #46	; 0x2e
 80017ae:	f7ff fd33 	bl	8001218 <dev_trace_send_byte>

                  d =  d - (signed long)d;
 80017b2:	e9d7 0112 	ldrd	r0, r1, [r7, #72]	; 0x48
 80017b6:	f7ff f937 	bl	8000a28 <__aeabi_d2iz>
 80017ba:	4603      	mov	r3, r0
 80017bc:	4618      	mov	r0, r3
 80017be:	f7fe fe19 	bl	80003f4 <__aeabi_i2d>
 80017c2:	4602      	mov	r2, r0
 80017c4:	460b      	mov	r3, r1
 80017c6:	e9d7 0112 	ldrd	r0, r1, [r7, #72]	; 0x48
 80017ca:	f7fe fcc5 	bl	8000158 <__aeabi_dsub>
 80017ce:	4602      	mov	r2, r0
 80017d0:	460b      	mov	r3, r1
 80017d2:	e9c7 2312 	strd	r2, r3, [r7, #72]	; 0x48
                  l = d * 1000000000;
 80017d6:	a3a8      	add	r3, pc, #672	; (adr r3, 8001a78 <debug_printf+0x480>)
 80017d8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80017dc:	e9d7 0112 	ldrd	r0, r1, [r7, #72]	; 0x48
 80017e0:	f7fe fe72 	bl	80004c8 <__aeabi_dmul>
 80017e4:	4602      	mov	r2, r0
 80017e6:	460b      	mov	r3, r1
 80017e8:	4610      	mov	r0, r2
 80017ea:	4619      	mov	r1, r3
 80017ec:	f7ff f91c 	bl	8000a28 <__aeabi_d2iz>
 80017f0:	4603      	mov	r3, r0
 80017f2:	65bb      	str	r3, [r7, #88]	; 0x58

                  if ((l % 1000) > 500) l = l / 1000 + 1;
 80017f4:	6dba      	ldr	r2, [r7, #88]	; 0x58
 80017f6:	4ba2      	ldr	r3, [pc, #648]	; (8001a80 <debug_printf+0x488>)
 80017f8:	fb83 1302 	smull	r1, r3, r3, r2
 80017fc:	1199      	asrs	r1, r3, #6
 80017fe:	17d3      	asrs	r3, r2, #31
 8001800:	1acb      	subs	r3, r1, r3
 8001802:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8001806:	fb01 f303 	mul.w	r3, r1, r3
 800180a:	1ad3      	subs	r3, r2, r3
 800180c:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 8001810:	dd09      	ble.n	8001826 <debug_printf+0x22e>
 8001812:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8001814:	4a9a      	ldr	r2, [pc, #616]	; (8001a80 <debug_printf+0x488>)
 8001816:	fb82 1203 	smull	r1, r2, r2, r3
 800181a:	1192      	asrs	r2, r2, #6
 800181c:	17db      	asrs	r3, r3, #31
 800181e:	1ad3      	subs	r3, r2, r3
 8001820:	3301      	adds	r3, #1
 8001822:	65bb      	str	r3, [r7, #88]	; 0x58
 8001824:	e007      	b.n	8001836 <debug_printf+0x23e>
                                  else  l = l / 1000;
 8001826:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8001828:	4a95      	ldr	r2, [pc, #596]	; (8001a80 <debug_printf+0x488>)
 800182a:	fb82 1203 	smull	r1, r2, r2, r3
 800182e:	1192      	asrs	r2, r2, #6
 8001830:	17db      	asrs	r3, r3, #31
 8001832:	1ad3      	subs	r3, r2, r3
 8001834:	65bb      	str	r3, [r7, #88]	; 0x58
      //                m[1] = 0;
        //              debug_printf_text(m);
          //            break;
            //      }

                  i = 6; //sizeof(m);
 8001836:	2306      	movs	r3, #6
 8001838:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
  //                {
    //                 l = l / 10;
      //               i--;
        //          }

                  m[i] = 0;
 800183c:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8001840:	3360      	adds	r3, #96	; 0x60
 8001842:	443b      	add	r3, r7
 8001844:	2200      	movs	r2, #0
 8001846:	f803 2c60 	strb.w	r2, [r3, #-96]
                  while (i)
 800184a:	e021      	b.n	8001890 <debug_printf+0x298>
                  {
                     i--;
 800184c:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8001850:	3b01      	subs	r3, #1
 8001852:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
                     m[i] = 0x30 + (l % 10);
 8001856:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8001858:	4b8a      	ldr	r3, [pc, #552]	; (8001a84 <debug_printf+0x48c>)
 800185a:	fb83 1302 	smull	r1, r3, r3, r2
 800185e:	1099      	asrs	r1, r3, #2
 8001860:	17d3      	asrs	r3, r2, #31
 8001862:	1ac9      	subs	r1, r1, r3
 8001864:	460b      	mov	r3, r1
 8001866:	009b      	lsls	r3, r3, #2
 8001868:	440b      	add	r3, r1
 800186a:	005b      	lsls	r3, r3, #1
 800186c:	1ad1      	subs	r1, r2, r3
 800186e:	b2ca      	uxtb	r2, r1
 8001870:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8001874:	3230      	adds	r2, #48	; 0x30
 8001876:	b2d2      	uxtb	r2, r2
 8001878:	3360      	adds	r3, #96	; 0x60
 800187a:	443b      	add	r3, r7
 800187c:	f803 2c60 	strb.w	r2, [r3, #-96]
                     l = l / 10;
 8001880:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8001882:	4a80      	ldr	r2, [pc, #512]	; (8001a84 <debug_printf+0x48c>)
 8001884:	fb82 1203 	smull	r1, r2, r2, r3
 8001888:	1092      	asrs	r2, r2, #2
 800188a:	17db      	asrs	r3, r3, #31
 800188c:	1ad3      	subs	r3, r2, r3
 800188e:	65bb      	str	r3, [r7, #88]	; 0x58
                  while (i)
 8001890:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8001894:	2b00      	cmp	r3, #0
 8001896:	d1d9      	bne.n	800184c <debug_printf+0x254>
                  }

                  debug_printf_text((char*)m);
 8001898:	463b      	mov	r3, r7
 800189a:	4618      	mov	r0, r3
 800189c:	f7ff fd67 	bl	800136e <debug_printf_text>

               } break;
 80018a0:	e0d7      	b.n	8001a52 <debug_printf+0x45a>
           
            case 's' : 
               {
                  char* s = va_arg(tag, char*);
 80018a2:	68bb      	ldr	r3, [r7, #8]
 80018a4:	1d1a      	adds	r2, r3, #4
 80018a6:	60ba      	str	r2, [r7, #8]
 80018a8:	681b      	ldr	r3, [r3, #0]
 80018aa:	637b      	str	r3, [r7, #52]	; 0x34
                  debug_printf_text(s);
 80018ac:	6b78      	ldr	r0, [r7, #52]	; 0x34
 80018ae:	f7ff fd5e 	bl	800136e <debug_printf_text>
               } break;
 80018b2:	e0ce      	b.n	8001a52 <debug_printf+0x45a>

            case 'c' : 
               {
                  UINT8 b = va_arg(tag, unsigned long);
 80018b4:	68bb      	ldr	r3, [r7, #8]
 80018b6:	1d1a      	adds	r2, r3, #4
 80018b8:	60ba      	str	r2, [r7, #8]
 80018ba:	681b      	ldr	r3, [r3, #0]
 80018bc:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
                  debug_printf_char(b);
 80018c0:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 80018c4:	4618      	mov	r0, r3
 80018c6:	f7ff fd17 	bl	80012f8 <debug_printf_char>
               } break;
 80018ca:	e0c2      	b.n	8001a52 <debug_printf+0x45a>
           
            case 'x' : 
               {
                  UINT32 d = va_arg(tag, UINT32);
 80018cc:	68bb      	ldr	r3, [r7, #8]
 80018ce:	1d1a      	adds	r2, r3, #4
 80018d0:	60ba      	str	r2, [r7, #8]
 80018d2:	681b      	ldr	r3, [r3, #0]
 80018d4:	63fb      	str	r3, [r7, #60]	; 0x3c
                  debug_printf_hex(d, 'x');
 80018d6:	2178      	movs	r1, #120	; 0x78
 80018d8:	6bf8      	ldr	r0, [r7, #60]	; 0x3c
 80018da:	f7ff fdf5 	bl	80014c8 <debug_printf_hex>
               } break;
 80018de:	e0b8      	b.n	8001a52 <debug_printf+0x45a>
            
            case 'X' : 
               {
                  UINT32 d = va_arg(tag, UINT32);
 80018e0:	68bb      	ldr	r3, [r7, #8]
 80018e2:	1d1a      	adds	r2, r3, #4
 80018e4:	60ba      	str	r2, [r7, #8]
 80018e6:	681b      	ldr	r3, [r3, #0]
 80018e8:	61bb      	str	r3, [r7, #24]
                  debug_printf_hex(d, 'X');
 80018ea:	2158      	movs	r1, #88	; 0x58
 80018ec:	69b8      	ldr	r0, [r7, #24]
 80018ee:	f7ff fdeb 	bl	80014c8 <debug_printf_hex>
               } break;
 80018f2:	e0ae      	b.n	8001a52 <debug_printf+0x45a>
            
            case 'b' : 
               {
                  UINT32 d = va_arg(tag, UINT32);
 80018f4:	68bb      	ldr	r3, [r7, #8]
 80018f6:	1d1a      	adds	r2, r3, #4
 80018f8:	60ba      	str	r2, [r7, #8]
 80018fa:	681b      	ldr	r3, [r3, #0]
 80018fc:	61fb      	str	r3, [r7, #28]
                  debug_printf_bin(d, 'b');
 80018fe:	2162      	movs	r1, #98	; 0x62
 8001900:	69f8      	ldr	r0, [r7, #28]
 8001902:	f7ff fe30 	bl	8001566 <debug_printf_bin>
               } break;
 8001906:	e0a4      	b.n	8001a52 <debug_printf+0x45a>
            
            case 'B' : 
               {
                  UINT32 d = va_arg(tag, UINT32);
 8001908:	68bb      	ldr	r3, [r7, #8]
 800190a:	1d1a      	adds	r2, r3, #4
 800190c:	60ba      	str	r2, [r7, #8]
 800190e:	681b      	ldr	r3, [r3, #0]
 8001910:	60fb      	str	r3, [r7, #12]
                  debug_printf_bin(d, 'B');
 8001912:	2142      	movs	r1, #66	; 0x42
 8001914:	68f8      	ldr	r0, [r7, #12]
 8001916:	f7ff fe26 	bl	8001566 <debug_printf_bin>
               } break;
 800191a:	e09a      	b.n	8001a52 <debug_printf+0x45a>
            
            case 'm' : 
               {
                  UINT8* mm = va_arg(tag, UINT8*);
 800191c:	68bb      	ldr	r3, [r7, #8]
 800191e:	1d1a      	adds	r2, r3, #4
 8001920:	60ba      	str	r2, [r7, #8]
 8001922:	681b      	ldr	r3, [r3, #0]
 8001924:	62fb      	str	r3, [r7, #44]	; 0x2c
                  UINT16 size = va_arg(tag, int);
 8001926:	68bb      	ldr	r3, [r7, #8]
 8001928:	1d1a      	adds	r2, r3, #4
 800192a:	60ba      	str	r2, [r7, #8]
 800192c:	681b      	ldr	r3, [r3, #0]
 800192e:	857b      	strh	r3, [r7, #42]	; 0x2a
                  int ii;

                  for(ii=0; ii<size; ii++) 
 8001930:	2300      	movs	r3, #0
 8001932:	647b      	str	r3, [r7, #68]	; 0x44
 8001934:	e03e      	b.n	80019b4 <debug_printf+0x3bc>
                  {   
                     dev_trace_send_byte(HB2HEX(mm[ii] / 0x10));
 8001936:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8001938:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800193a:	4413      	add	r3, r2
 800193c:	781b      	ldrb	r3, [r3, #0]
 800193e:	2b9f      	cmp	r3, #159	; 0x9f
 8001940:	d908      	bls.n	8001954 <debug_printf+0x35c>
 8001942:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8001944:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8001946:	4413      	add	r3, r2
 8001948:	781b      	ldrb	r3, [r3, #0]
 800194a:	091b      	lsrs	r3, r3, #4
 800194c:	b2db      	uxtb	r3, r3
 800194e:	3337      	adds	r3, #55	; 0x37
 8001950:	b2db      	uxtb	r3, r3
 8001952:	e007      	b.n	8001964 <debug_printf+0x36c>
 8001954:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8001956:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8001958:	4413      	add	r3, r2
 800195a:	781b      	ldrb	r3, [r3, #0]
 800195c:	091b      	lsrs	r3, r3, #4
 800195e:	b2db      	uxtb	r3, r3
 8001960:	3330      	adds	r3, #48	; 0x30
 8001962:	b2db      	uxtb	r3, r3
 8001964:	4618      	mov	r0, r3
 8001966:	f7ff fc57 	bl	8001218 <dev_trace_send_byte>
                     dev_trace_send_byte(HB2HEX(mm[ii] % 0x10));
 800196a:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800196c:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800196e:	4413      	add	r3, r2
 8001970:	781b      	ldrb	r3, [r3, #0]
 8001972:	f003 030f 	and.w	r3, r3, #15
 8001976:	b2db      	uxtb	r3, r3
 8001978:	2b09      	cmp	r3, #9
 800197a:	d909      	bls.n	8001990 <debug_printf+0x398>
 800197c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800197e:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8001980:	4413      	add	r3, r2
 8001982:	781b      	ldrb	r3, [r3, #0]
 8001984:	f003 030f 	and.w	r3, r3, #15
 8001988:	b2db      	uxtb	r3, r3
 800198a:	3337      	adds	r3, #55	; 0x37
 800198c:	b2db      	uxtb	r3, r3
 800198e:	e008      	b.n	80019a2 <debug_printf+0x3aa>
 8001990:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8001992:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8001994:	4413      	add	r3, r2
 8001996:	781b      	ldrb	r3, [r3, #0]
 8001998:	f003 030f 	and.w	r3, r3, #15
 800199c:	b2db      	uxtb	r3, r3
 800199e:	3330      	adds	r3, #48	; 0x30
 80019a0:	b2db      	uxtb	r3, r3
 80019a2:	4618      	mov	r0, r3
 80019a4:	f7ff fc38 	bl	8001218 <dev_trace_send_byte>
                     dev_trace_send_byte(' ');
 80019a8:	2020      	movs	r0, #32
 80019aa:	f7ff fc35 	bl	8001218 <dev_trace_send_byte>
                  for(ii=0; ii<size; ii++) 
 80019ae:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80019b0:	3301      	adds	r3, #1
 80019b2:	647b      	str	r3, [r7, #68]	; 0x44
 80019b4:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 80019b6:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 80019b8:	429a      	cmp	r2, r3
 80019ba:	dbbc      	blt.n	8001936 <debug_printf+0x33e>
                  }
               
               } break;
 80019bc:	e049      	b.n	8001a52 <debug_printf+0x45a>

            case 'M' : 
               {
                  UINT8* mm = va_arg(tag, UINT8*);
 80019be:	68bb      	ldr	r3, [r7, #8]
 80019c0:	1d1a      	adds	r2, r3, #4
 80019c2:	60ba      	str	r2, [r7, #8]
 80019c4:	681b      	ldr	r3, [r3, #0]
 80019c6:	617b      	str	r3, [r7, #20]
                  UINT16 size = va_arg(tag, int);
 80019c8:	68bb      	ldr	r3, [r7, #8]
 80019ca:	1d1a      	adds	r2, r3, #4
 80019cc:	60ba      	str	r2, [r7, #8]
 80019ce:	681b      	ldr	r3, [r3, #0]
 80019d0:	827b      	strh	r3, [r7, #18]
                  int ii;

                  for(ii=0; ii<size; ii++) 
 80019d2:	2300      	movs	r3, #0
 80019d4:	643b      	str	r3, [r7, #64]	; 0x40
 80019d6:	e00d      	b.n	80019f4 <debug_printf+0x3fc>
                  {   
                     debug_printf_long(mm[ii], 'u');
 80019d8:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80019da:	697a      	ldr	r2, [r7, #20]
 80019dc:	4413      	add	r3, r2
 80019de:	781b      	ldrb	r3, [r3, #0]
 80019e0:	2175      	movs	r1, #117	; 0x75
 80019e2:	4618      	mov	r0, r3
 80019e4:	f7ff fd20 	bl	8001428 <debug_printf_long>
                     dev_trace_send_byte(' ');
 80019e8:	2020      	movs	r0, #32
 80019ea:	f7ff fc15 	bl	8001218 <dev_trace_send_byte>
                  for(ii=0; ii<size; ii++) 
 80019ee:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80019f0:	3301      	adds	r3, #1
 80019f2:	643b      	str	r3, [r7, #64]	; 0x40
 80019f4:	8a7b      	ldrh	r3, [r7, #18]
 80019f6:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 80019f8:	429a      	cmp	r2, r3
 80019fa:	dbed      	blt.n	80019d8 <debug_printf+0x3e0>
                  }
               
               } break;
 80019fc:	e029      	b.n	8001a52 <debug_printf+0x45a>

            case 'p' : 
               {
                  UINT8* mm = va_arg(tag, UINT8*);
 80019fe:	68bb      	ldr	r3, [r7, #8]
 8001a00:	1d1a      	adds	r2, r3, #4
 8001a02:	60ba      	str	r2, [r7, #8]
 8001a04:	681b      	ldr	r3, [r3, #0]
 8001a06:	633b      	str	r3, [r7, #48]	; 0x30
               
                  debug_printf_long(mm[0], 'u');
 8001a08:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001a0a:	781b      	ldrb	r3, [r3, #0]
 8001a0c:	2175      	movs	r1, #117	; 0x75
 8001a0e:	4618      	mov	r0, r3
 8001a10:	f7ff fd0a 	bl	8001428 <debug_printf_long>
                  dev_trace_send_byte('.');
 8001a14:	202e      	movs	r0, #46	; 0x2e
 8001a16:	f7ff fbff 	bl	8001218 <dev_trace_send_byte>
                  debug_printf_long(mm[1], 'u');
 8001a1a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001a1c:	3301      	adds	r3, #1
 8001a1e:	781b      	ldrb	r3, [r3, #0]
 8001a20:	2175      	movs	r1, #117	; 0x75
 8001a22:	4618      	mov	r0, r3
 8001a24:	f7ff fd00 	bl	8001428 <debug_printf_long>
                  dev_trace_send_byte('.');
 8001a28:	202e      	movs	r0, #46	; 0x2e
 8001a2a:	f7ff fbf5 	bl	8001218 <dev_trace_send_byte>
                  debug_printf_long(mm[2], 'u');
 8001a2e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001a30:	3302      	adds	r3, #2
 8001a32:	781b      	ldrb	r3, [r3, #0]
 8001a34:	2175      	movs	r1, #117	; 0x75
 8001a36:	4618      	mov	r0, r3
 8001a38:	f7ff fcf6 	bl	8001428 <debug_printf_long>
                  dev_trace_send_byte('.');
 8001a3c:	202e      	movs	r0, #46	; 0x2e
 8001a3e:	f7ff fbeb 	bl	8001218 <dev_trace_send_byte>
                  debug_printf_long(mm[3], 'u');
 8001a42:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001a44:	3303      	adds	r3, #3
 8001a46:	781b      	ldrb	r3, [r3, #0]
 8001a48:	2175      	movs	r1, #117	; 0x75
 8001a4a:	4618      	mov	r0, r3
 8001a4c:	f7ff fcec 	bl	8001428 <debug_printf_long>
               
               } break;
 8001a50:	bf00      	nop
           
         }
      
         i += 2;
 8001a52:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8001a54:	3302      	adds	r3, #2
 8001a56:	65fb      	str	r3, [r7, #92]	; 0x5c
   while(text[i] != 0)
 8001a58:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8001a5a:	6f3a      	ldr	r2, [r7, #112]	; 0x70
 8001a5c:	4413      	add	r3, r2
 8001a5e:	781b      	ldrb	r3, [r3, #0]
 8001a60:	2b00      	cmp	r3, #0
 8001a62:	f47f add3 	bne.w	800160c <debug_printf+0x14>
      }
   }   

}
 8001a66:	bf00      	nop
 8001a68:	bf00      	nop
 8001a6a:	3760      	adds	r7, #96	; 0x60
 8001a6c:	46bd      	mov	sp, r7
 8001a6e:	e8bd 40b0 	ldmia.w	sp!, {r4, r5, r7, lr}
 8001a72:	b004      	add	sp, #16
 8001a74:	4770      	bx	lr
 8001a76:	bf00      	nop
 8001a78:	00000000 	.word	0x00000000
 8001a7c:	41cdcd65 	.word	0x41cdcd65
 8001a80:	10624dd3 	.word	0x10624dd3
 8001a84:	66666667 	.word	0x66666667

08001a88 <hal_driver_set_info>:
static void* dma_2_irq_data[16];



void hal_driver_set_info(dev_info_t* info_1, dev_info_t* info_2)
{
 8001a88:	b480      	push	{r7}
 8001a8a:	b083      	sub	sp, #12
 8001a8c:	af00      	add	r7, sp, #0
 8001a8e:	6078      	str	r0, [r7, #4]
 8001a90:	6039      	str	r1, [r7, #0]
		info_2->id = info_1->id;
 8001a92:	687b      	ldr	r3, [r7, #4]
 8001a94:	781a      	ldrb	r2, [r3, #0]
 8001a96:	683b      	ldr	r3, [r7, #0]
 8001a98:	701a      	strb	r2, [r3, #0]
		info_2->status_in = info_1->status_in;
 8001a9a:	687b      	ldr	r3, [r7, #4]
 8001a9c:	685a      	ldr	r2, [r3, #4]
 8001a9e:	683b      	ldr	r3, [r7, #0]
 8001aa0:	605a      	str	r2, [r3, #4]
		info_2->status_out = info_1->status_out;
 8001aa2:	687b      	ldr	r3, [r7, #4]
 8001aa4:	689a      	ldr	r2, [r3, #8]
 8001aa6:	683b      	ldr	r3, [r7, #0]
 8001aa8:	609a      	str	r2, [r3, #8]
		info_2->name = info_1->name;
 8001aaa:	687b      	ldr	r3, [r7, #4]
 8001aac:	691a      	ldr	r2, [r3, #16]
 8001aae:	683b      	ldr	r3, [r7, #0]
 8001ab0:	611a      	str	r2, [r3, #16]
	
		info_2->rx_mode = HAL_DEFAULT_MODE_SYNC;
 8001ab2:	683b      	ldr	r3, [r7, #0]
 8001ab4:	2200      	movs	r2, #0
 8001ab6:	731a      	strb	r2, [r3, #12]
		info_2->tx_mode = HAL_DEFAULT_MODE_SYNC;
 8001ab8:	683b      	ldr	r3, [r7, #0]
 8001aba:	2200      	movs	r2, #0
 8001abc:	735a      	strb	r2, [r3, #13]
}
 8001abe:	bf00      	nop
 8001ac0:	370c      	adds	r7, #12
 8001ac2:	46bd      	mov	sp, r7
 8001ac4:	bc80      	pop	{r7}
 8001ac6:	4770      	bx	lr

08001ac8 <EXTI1_IRQHandler>:
//------------------------------------------------------------------------------
//         internal Functions
//------------------------------------------------------------------------------

//void EXTI0_IRQHandler(void){ (*gpio_irq_cbf[0])(); __HAL_GPIO_EXTI_CLEAR_IT(GPIO_PIN_0);}
void EXTI1_IRQHandler(void){ (*gpio_irq_cbf[1])(); __HAL_GPIO_EXTI_CLEAR_IT(GPIO_PIN_1);}
 8001ac8:	b580      	push	{r7, lr}
 8001aca:	af00      	add	r7, sp, #0
 8001acc:	4b03      	ldr	r3, [pc, #12]	; (8001adc <EXTI1_IRQHandler+0x14>)
 8001ace:	685b      	ldr	r3, [r3, #4]
 8001ad0:	4798      	blx	r3
 8001ad2:	4b03      	ldr	r3, [pc, #12]	; (8001ae0 <EXTI1_IRQHandler+0x18>)
 8001ad4:	2202      	movs	r2, #2
 8001ad6:	615a      	str	r2, [r3, #20]
 8001ad8:	bf00      	nop
 8001ada:	bd80      	pop	{r7, pc}
 8001adc:	200000f8 	.word	0x200000f8
 8001ae0:	40010400 	.word	0x40010400

08001ae4 <EXTI2_IRQHandler>:
void EXTI2_IRQHandler(void){ (*gpio_irq_cbf[2])(); __HAL_GPIO_EXTI_CLEAR_IT(GPIO_PIN_2);}
 8001ae4:	b580      	push	{r7, lr}
 8001ae6:	af00      	add	r7, sp, #0
 8001ae8:	4b03      	ldr	r3, [pc, #12]	; (8001af8 <EXTI2_IRQHandler+0x14>)
 8001aea:	689b      	ldr	r3, [r3, #8]
 8001aec:	4798      	blx	r3
 8001aee:	4b03      	ldr	r3, [pc, #12]	; (8001afc <EXTI2_IRQHandler+0x18>)
 8001af0:	2204      	movs	r2, #4
 8001af2:	615a      	str	r2, [r3, #20]
 8001af4:	bf00      	nop
 8001af6:	bd80      	pop	{r7, pc}
 8001af8:	200000f8 	.word	0x200000f8
 8001afc:	40010400 	.word	0x40010400

08001b00 <EXTI3_IRQHandler>:
void EXTI3_IRQHandler(void){ (*gpio_irq_cbf[3])(); __HAL_GPIO_EXTI_CLEAR_IT(GPIO_PIN_3);}
 8001b00:	b580      	push	{r7, lr}
 8001b02:	af00      	add	r7, sp, #0
 8001b04:	4b03      	ldr	r3, [pc, #12]	; (8001b14 <EXTI3_IRQHandler+0x14>)
 8001b06:	68db      	ldr	r3, [r3, #12]
 8001b08:	4798      	blx	r3
 8001b0a:	4b03      	ldr	r3, [pc, #12]	; (8001b18 <EXTI3_IRQHandler+0x18>)
 8001b0c:	2208      	movs	r2, #8
 8001b0e:	615a      	str	r2, [r3, #20]
 8001b10:	bf00      	nop
 8001b12:	bd80      	pop	{r7, pc}
 8001b14:	200000f8 	.word	0x200000f8
 8001b18:	40010400 	.word	0x40010400

08001b1c <EXTI4_IRQHandler>:
void EXTI4_IRQHandler(void){ (*gpio_irq_cbf[4])(); __HAL_GPIO_EXTI_CLEAR_IT(GPIO_PIN_4);}
 8001b1c:	b580      	push	{r7, lr}
 8001b1e:	af00      	add	r7, sp, #0
 8001b20:	4b03      	ldr	r3, [pc, #12]	; (8001b30 <EXTI4_IRQHandler+0x14>)
 8001b22:	691b      	ldr	r3, [r3, #16]
 8001b24:	4798      	blx	r3
 8001b26:	4b03      	ldr	r3, [pc, #12]	; (8001b34 <EXTI4_IRQHandler+0x18>)
 8001b28:	2210      	movs	r2, #16
 8001b2a:	615a      	str	r2, [r3, #20]
 8001b2c:	bf00      	nop
 8001b2e:	bd80      	pop	{r7, pc}
 8001b30:	200000f8 	.word	0x200000f8
 8001b34:	40010400 	.word	0x40010400

08001b38 <EXTI9_5_IRQHandler>:

void EXTI9_5_IRQHandler(void)
{ 
 8001b38:	b580      	push	{r7, lr}
 8001b3a:	af00      	add	r7, sp, #0
	  if(__HAL_GPIO_EXTI_GET_IT(GPIO_PIN_5) != RESET) { (*gpio_irq_cbf[5])(); __HAL_GPIO_EXTI_CLEAR_IT(GPIO_PIN_5); }
 8001b3c:	4b1f      	ldr	r3, [pc, #124]	; (8001bbc <EXTI9_5_IRQHandler+0x84>)
 8001b3e:	695b      	ldr	r3, [r3, #20]
 8001b40:	f003 0320 	and.w	r3, r3, #32
 8001b44:	2b00      	cmp	r3, #0
 8001b46:	d005      	beq.n	8001b54 <EXTI9_5_IRQHandler+0x1c>
 8001b48:	4b1d      	ldr	r3, [pc, #116]	; (8001bc0 <EXTI9_5_IRQHandler+0x88>)
 8001b4a:	695b      	ldr	r3, [r3, #20]
 8001b4c:	4798      	blx	r3
 8001b4e:	4b1b      	ldr	r3, [pc, #108]	; (8001bbc <EXTI9_5_IRQHandler+0x84>)
 8001b50:	2220      	movs	r2, #32
 8001b52:	615a      	str	r2, [r3, #20]
	  if(__HAL_GPIO_EXTI_GET_IT(GPIO_PIN_6) != RESET) { (*gpio_irq_cbf[6])(); __HAL_GPIO_EXTI_CLEAR_IT(GPIO_PIN_6); }
 8001b54:	4b19      	ldr	r3, [pc, #100]	; (8001bbc <EXTI9_5_IRQHandler+0x84>)
 8001b56:	695b      	ldr	r3, [r3, #20]
 8001b58:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001b5c:	2b00      	cmp	r3, #0
 8001b5e:	d005      	beq.n	8001b6c <EXTI9_5_IRQHandler+0x34>
 8001b60:	4b17      	ldr	r3, [pc, #92]	; (8001bc0 <EXTI9_5_IRQHandler+0x88>)
 8001b62:	699b      	ldr	r3, [r3, #24]
 8001b64:	4798      	blx	r3
 8001b66:	4b15      	ldr	r3, [pc, #84]	; (8001bbc <EXTI9_5_IRQHandler+0x84>)
 8001b68:	2240      	movs	r2, #64	; 0x40
 8001b6a:	615a      	str	r2, [r3, #20]
	  if(__HAL_GPIO_EXTI_GET_IT(GPIO_PIN_7) != RESET) { (*gpio_irq_cbf[7])(); __HAL_GPIO_EXTI_CLEAR_IT(GPIO_PIN_7); }
 8001b6c:	4b13      	ldr	r3, [pc, #76]	; (8001bbc <EXTI9_5_IRQHandler+0x84>)
 8001b6e:	695b      	ldr	r3, [r3, #20]
 8001b70:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001b74:	2b00      	cmp	r3, #0
 8001b76:	d005      	beq.n	8001b84 <EXTI9_5_IRQHandler+0x4c>
 8001b78:	4b11      	ldr	r3, [pc, #68]	; (8001bc0 <EXTI9_5_IRQHandler+0x88>)
 8001b7a:	69db      	ldr	r3, [r3, #28]
 8001b7c:	4798      	blx	r3
 8001b7e:	4b0f      	ldr	r3, [pc, #60]	; (8001bbc <EXTI9_5_IRQHandler+0x84>)
 8001b80:	2280      	movs	r2, #128	; 0x80
 8001b82:	615a      	str	r2, [r3, #20]
	  if(__HAL_GPIO_EXTI_GET_IT(GPIO_PIN_8) != RESET) { (*gpio_irq_cbf[8])(); __HAL_GPIO_EXTI_CLEAR_IT(GPIO_PIN_8); }
 8001b84:	4b0d      	ldr	r3, [pc, #52]	; (8001bbc <EXTI9_5_IRQHandler+0x84>)
 8001b86:	695b      	ldr	r3, [r3, #20]
 8001b88:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001b8c:	2b00      	cmp	r3, #0
 8001b8e:	d006      	beq.n	8001b9e <EXTI9_5_IRQHandler+0x66>
 8001b90:	4b0b      	ldr	r3, [pc, #44]	; (8001bc0 <EXTI9_5_IRQHandler+0x88>)
 8001b92:	6a1b      	ldr	r3, [r3, #32]
 8001b94:	4798      	blx	r3
 8001b96:	4b09      	ldr	r3, [pc, #36]	; (8001bbc <EXTI9_5_IRQHandler+0x84>)
 8001b98:	f44f 7280 	mov.w	r2, #256	; 0x100
 8001b9c:	615a      	str	r2, [r3, #20]
	  if(__HAL_GPIO_EXTI_GET_IT(GPIO_PIN_9) != RESET) { (*gpio_irq_cbf[9])(); __HAL_GPIO_EXTI_CLEAR_IT(GPIO_PIN_9); }
 8001b9e:	4b07      	ldr	r3, [pc, #28]	; (8001bbc <EXTI9_5_IRQHandler+0x84>)
 8001ba0:	695b      	ldr	r3, [r3, #20]
 8001ba2:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8001ba6:	2b00      	cmp	r3, #0
 8001ba8:	d006      	beq.n	8001bb8 <EXTI9_5_IRQHandler+0x80>
 8001baa:	4b05      	ldr	r3, [pc, #20]	; (8001bc0 <EXTI9_5_IRQHandler+0x88>)
 8001bac:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001bae:	4798      	blx	r3
 8001bb0:	4b02      	ldr	r3, [pc, #8]	; (8001bbc <EXTI9_5_IRQHandler+0x84>)
 8001bb2:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001bb6:	615a      	str	r2, [r3, #20]
}
 8001bb8:	bf00      	nop
 8001bba:	bd80      	pop	{r7, pc}
 8001bbc:	40010400 	.word	0x40010400
 8001bc0:	200000f8 	.word	0x200000f8

08001bc4 <EXTI15_10_IRQHandler>:

void EXTI15_10_IRQHandler(void)
{ 
 8001bc4:	b580      	push	{r7, lr}
 8001bc6:	af00      	add	r7, sp, #0
	  if(__HAL_GPIO_EXTI_GET_IT(GPIO_PIN_10) != RESET) { (*gpio_irq_cbf[10])(); __HAL_GPIO_EXTI_CLEAR_IT(GPIO_PIN_10); }
 8001bc8:	4b27      	ldr	r3, [pc, #156]	; (8001c68 <EXTI15_10_IRQHandler+0xa4>)
 8001bca:	695b      	ldr	r3, [r3, #20]
 8001bcc:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001bd0:	2b00      	cmp	r3, #0
 8001bd2:	d006      	beq.n	8001be2 <EXTI15_10_IRQHandler+0x1e>
 8001bd4:	4b25      	ldr	r3, [pc, #148]	; (8001c6c <EXTI15_10_IRQHandler+0xa8>)
 8001bd6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001bd8:	4798      	blx	r3
 8001bda:	4b23      	ldr	r3, [pc, #140]	; (8001c68 <EXTI15_10_IRQHandler+0xa4>)
 8001bdc:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8001be0:	615a      	str	r2, [r3, #20]
	  if(__HAL_GPIO_EXTI_GET_IT(GPIO_PIN_11) != RESET) { (*gpio_irq_cbf[11])(); __HAL_GPIO_EXTI_CLEAR_IT(GPIO_PIN_11); }
 8001be2:	4b21      	ldr	r3, [pc, #132]	; (8001c68 <EXTI15_10_IRQHandler+0xa4>)
 8001be4:	695b      	ldr	r3, [r3, #20]
 8001be6:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8001bea:	2b00      	cmp	r3, #0
 8001bec:	d006      	beq.n	8001bfc <EXTI15_10_IRQHandler+0x38>
 8001bee:	4b1f      	ldr	r3, [pc, #124]	; (8001c6c <EXTI15_10_IRQHandler+0xa8>)
 8001bf0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001bf2:	4798      	blx	r3
 8001bf4:	4b1c      	ldr	r3, [pc, #112]	; (8001c68 <EXTI15_10_IRQHandler+0xa4>)
 8001bf6:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8001bfa:	615a      	str	r2, [r3, #20]
	  if(__HAL_GPIO_EXTI_GET_IT(GPIO_PIN_12) != RESET) { (*gpio_irq_cbf[12])(); __HAL_GPIO_EXTI_CLEAR_IT(GPIO_PIN_12); }
 8001bfc:	4b1a      	ldr	r3, [pc, #104]	; (8001c68 <EXTI15_10_IRQHandler+0xa4>)
 8001bfe:	695b      	ldr	r3, [r3, #20]
 8001c00:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8001c04:	2b00      	cmp	r3, #0
 8001c06:	d006      	beq.n	8001c16 <EXTI15_10_IRQHandler+0x52>
 8001c08:	4b18      	ldr	r3, [pc, #96]	; (8001c6c <EXTI15_10_IRQHandler+0xa8>)
 8001c0a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001c0c:	4798      	blx	r3
 8001c0e:	4b16      	ldr	r3, [pc, #88]	; (8001c68 <EXTI15_10_IRQHandler+0xa4>)
 8001c10:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8001c14:	615a      	str	r2, [r3, #20]
	  if(__HAL_GPIO_EXTI_GET_IT(GPIO_PIN_13) != RESET) { (*gpio_irq_cbf[13])(); __HAL_GPIO_EXTI_CLEAR_IT(GPIO_PIN_13); }
 8001c16:	4b14      	ldr	r3, [pc, #80]	; (8001c68 <EXTI15_10_IRQHandler+0xa4>)
 8001c18:	695b      	ldr	r3, [r3, #20]
 8001c1a:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8001c1e:	2b00      	cmp	r3, #0
 8001c20:	d006      	beq.n	8001c30 <EXTI15_10_IRQHandler+0x6c>
 8001c22:	4b12      	ldr	r3, [pc, #72]	; (8001c6c <EXTI15_10_IRQHandler+0xa8>)
 8001c24:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001c26:	4798      	blx	r3
 8001c28:	4b0f      	ldr	r3, [pc, #60]	; (8001c68 <EXTI15_10_IRQHandler+0xa4>)
 8001c2a:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8001c2e:	615a      	str	r2, [r3, #20]
	  if(__HAL_GPIO_EXTI_GET_IT(GPIO_PIN_14) != RESET) { (*gpio_irq_cbf[14])(); __HAL_GPIO_EXTI_CLEAR_IT(GPIO_PIN_14); }
 8001c30:	4b0d      	ldr	r3, [pc, #52]	; (8001c68 <EXTI15_10_IRQHandler+0xa4>)
 8001c32:	695b      	ldr	r3, [r3, #20]
 8001c34:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001c38:	2b00      	cmp	r3, #0
 8001c3a:	d006      	beq.n	8001c4a <EXTI15_10_IRQHandler+0x86>
 8001c3c:	4b0b      	ldr	r3, [pc, #44]	; (8001c6c <EXTI15_10_IRQHandler+0xa8>)
 8001c3e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001c40:	4798      	blx	r3
 8001c42:	4b09      	ldr	r3, [pc, #36]	; (8001c68 <EXTI15_10_IRQHandler+0xa4>)
 8001c44:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8001c48:	615a      	str	r2, [r3, #20]
	  if(__HAL_GPIO_EXTI_GET_IT(GPIO_PIN_15) != RESET) { (*gpio_irq_cbf[15])(); __HAL_GPIO_EXTI_CLEAR_IT(GPIO_PIN_15); }
 8001c4a:	4b07      	ldr	r3, [pc, #28]	; (8001c68 <EXTI15_10_IRQHandler+0xa4>)
 8001c4c:	695b      	ldr	r3, [r3, #20]
 8001c4e:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8001c52:	2b00      	cmp	r3, #0
 8001c54:	d006      	beq.n	8001c64 <EXTI15_10_IRQHandler+0xa0>
 8001c56:	4b05      	ldr	r3, [pc, #20]	; (8001c6c <EXTI15_10_IRQHandler+0xa8>)
 8001c58:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001c5a:	4798      	blx	r3
 8001c5c:	4b02      	ldr	r3, [pc, #8]	; (8001c68 <EXTI15_10_IRQHandler+0xa4>)
 8001c5e:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 8001c62:	615a      	str	r2, [r3, #20]
}
 8001c64:	bf00      	nop
 8001c66:	bd80      	pop	{r7, pc}
 8001c68:	40010400 	.word	0x40010400
 8001c6c:	200000f8 	.word	0x200000f8

08001c70 <dev_gpio_id_port>:

//------------------------------------------------------------------------------
//         GPIO Local Functions
//------------------------------------------------------------------------------
GPIO_TypeDef* dev_gpio_id_port(UINT8 gpio_id)
{
 8001c70:	b480      	push	{r7}
 8001c72:	b083      	sub	sp, #12
 8001c74:	af00      	add	r7, sp, #0
 8001c76:	4603      	mov	r3, r0
 8001c78:	71fb      	strb	r3, [r7, #7]
		switch(gpio_id)
 8001c7a:	79fb      	ldrb	r3, [r7, #7]
 8001c7c:	2b04      	cmp	r3, #4
 8001c7e:	d817      	bhi.n	8001cb0 <dev_gpio_id_port+0x40>
 8001c80:	a201      	add	r2, pc, #4	; (adr r2, 8001c88 <dev_gpio_id_port+0x18>)
 8001c82:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001c86:	bf00      	nop
 8001c88:	08001c9d 	.word	0x08001c9d
 8001c8c:	08001ca1 	.word	0x08001ca1
 8001c90:	08001ca5 	.word	0x08001ca5
 8001c94:	08001ca9 	.word	0x08001ca9
 8001c98:	08001cad 	.word	0x08001cad
		{
				case GPIO_PA : return GPIOA;
 8001c9c:	4b07      	ldr	r3, [pc, #28]	; (8001cbc <dev_gpio_id_port+0x4c>)
 8001c9e:	e008      	b.n	8001cb2 <dev_gpio_id_port+0x42>
				case GPIO_PB : return GPIOB;
 8001ca0:	4b07      	ldr	r3, [pc, #28]	; (8001cc0 <dev_gpio_id_port+0x50>)
 8001ca2:	e006      	b.n	8001cb2 <dev_gpio_id_port+0x42>
				case GPIO_PC : return GPIOC;
 8001ca4:	4b07      	ldr	r3, [pc, #28]	; (8001cc4 <dev_gpio_id_port+0x54>)
 8001ca6:	e004      	b.n	8001cb2 <dev_gpio_id_port+0x42>
				case GPIO_PD : return GPIOD;
 8001ca8:	4b07      	ldr	r3, [pc, #28]	; (8001cc8 <dev_gpio_id_port+0x58>)
 8001caa:	e002      	b.n	8001cb2 <dev_gpio_id_port+0x42>
				case GPIO_PE : return GPIOE;
 8001cac:	4b07      	ldr	r3, [pc, #28]	; (8001ccc <dev_gpio_id_port+0x5c>)
 8001cae:	e000      	b.n	8001cb2 <dev_gpio_id_port+0x42>
				case GPIO_PI : return GPIOI;
#endif

		}

		return (GPIO_TypeDef*)0;	
 8001cb0:	2300      	movs	r3, #0
}
 8001cb2:	4618      	mov	r0, r3
 8001cb4:	370c      	adds	r7, #12
 8001cb6:	46bd      	mov	sp, r7
 8001cb8:	bc80      	pop	{r7}
 8001cba:	4770      	bx	lr
 8001cbc:	40010800 	.word	0x40010800
 8001cc0:	40010c00 	.word	0x40010c00
 8001cc4:	40011000 	.word	0x40011000
 8001cc8:	40011400 	.word	0x40011400
 8001ccc:	40011800 	.word	0x40011800

08001cd0 <dev_gpio_pin_id>:

		return 0;	
}

int dev_gpio_pin_id(UINT16 pin)
{
 8001cd0:	b480      	push	{r7}
 8001cd2:	b083      	sub	sp, #12
 8001cd4:	af00      	add	r7, sp, #0
 8001cd6:	4603      	mov	r3, r0
 8001cd8:	80fb      	strh	r3, [r7, #6]
		if (pin & 0x0001) return 0;
 8001cda:	88fb      	ldrh	r3, [r7, #6]
 8001cdc:	f003 0301 	and.w	r3, r3, #1
 8001ce0:	2b00      	cmp	r3, #0
 8001ce2:	d001      	beq.n	8001ce8 <dev_gpio_pin_id+0x18>
 8001ce4:	2300      	movs	r3, #0
 8001ce6:	e069      	b.n	8001dbc <dev_gpio_pin_id+0xec>
		if (pin & 0x0002) return 1;
 8001ce8:	88fb      	ldrh	r3, [r7, #6]
 8001cea:	f003 0302 	and.w	r3, r3, #2
 8001cee:	2b00      	cmp	r3, #0
 8001cf0:	d001      	beq.n	8001cf6 <dev_gpio_pin_id+0x26>
 8001cf2:	2301      	movs	r3, #1
 8001cf4:	e062      	b.n	8001dbc <dev_gpio_pin_id+0xec>
		if (pin & 0x0004) return 2;
 8001cf6:	88fb      	ldrh	r3, [r7, #6]
 8001cf8:	f003 0304 	and.w	r3, r3, #4
 8001cfc:	2b00      	cmp	r3, #0
 8001cfe:	d001      	beq.n	8001d04 <dev_gpio_pin_id+0x34>
 8001d00:	2302      	movs	r3, #2
 8001d02:	e05b      	b.n	8001dbc <dev_gpio_pin_id+0xec>
		if (pin & 0x0008) return 3;
 8001d04:	88fb      	ldrh	r3, [r7, #6]
 8001d06:	f003 0308 	and.w	r3, r3, #8
 8001d0a:	2b00      	cmp	r3, #0
 8001d0c:	d001      	beq.n	8001d12 <dev_gpio_pin_id+0x42>
 8001d0e:	2303      	movs	r3, #3
 8001d10:	e054      	b.n	8001dbc <dev_gpio_pin_id+0xec>
		if (pin & 0x0010) return 4;
 8001d12:	88fb      	ldrh	r3, [r7, #6]
 8001d14:	f003 0310 	and.w	r3, r3, #16
 8001d18:	2b00      	cmp	r3, #0
 8001d1a:	d001      	beq.n	8001d20 <dev_gpio_pin_id+0x50>
 8001d1c:	2304      	movs	r3, #4
 8001d1e:	e04d      	b.n	8001dbc <dev_gpio_pin_id+0xec>
		if (pin & 0x0020) return 5;
 8001d20:	88fb      	ldrh	r3, [r7, #6]
 8001d22:	f003 0320 	and.w	r3, r3, #32
 8001d26:	2b00      	cmp	r3, #0
 8001d28:	d001      	beq.n	8001d2e <dev_gpio_pin_id+0x5e>
 8001d2a:	2305      	movs	r3, #5
 8001d2c:	e046      	b.n	8001dbc <dev_gpio_pin_id+0xec>
		if (pin & 0x0040) return 6;
 8001d2e:	88fb      	ldrh	r3, [r7, #6]
 8001d30:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001d34:	2b00      	cmp	r3, #0
 8001d36:	d001      	beq.n	8001d3c <dev_gpio_pin_id+0x6c>
 8001d38:	2306      	movs	r3, #6
 8001d3a:	e03f      	b.n	8001dbc <dev_gpio_pin_id+0xec>
		if (pin & 0x0080) return 7;
 8001d3c:	88fb      	ldrh	r3, [r7, #6]
 8001d3e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001d42:	2b00      	cmp	r3, #0
 8001d44:	d001      	beq.n	8001d4a <dev_gpio_pin_id+0x7a>
 8001d46:	2307      	movs	r3, #7
 8001d48:	e038      	b.n	8001dbc <dev_gpio_pin_id+0xec>
	
		if (pin & 0x0100) return 8;
 8001d4a:	88fb      	ldrh	r3, [r7, #6]
 8001d4c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001d50:	2b00      	cmp	r3, #0
 8001d52:	d001      	beq.n	8001d58 <dev_gpio_pin_id+0x88>
 8001d54:	2308      	movs	r3, #8
 8001d56:	e031      	b.n	8001dbc <dev_gpio_pin_id+0xec>
		if (pin & 0x0200) return 9;
 8001d58:	88fb      	ldrh	r3, [r7, #6]
 8001d5a:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8001d5e:	2b00      	cmp	r3, #0
 8001d60:	d001      	beq.n	8001d66 <dev_gpio_pin_id+0x96>
 8001d62:	2309      	movs	r3, #9
 8001d64:	e02a      	b.n	8001dbc <dev_gpio_pin_id+0xec>
		if (pin & 0x0400) return 10;
 8001d66:	88fb      	ldrh	r3, [r7, #6]
 8001d68:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001d6c:	2b00      	cmp	r3, #0
 8001d6e:	d001      	beq.n	8001d74 <dev_gpio_pin_id+0xa4>
 8001d70:	230a      	movs	r3, #10
 8001d72:	e023      	b.n	8001dbc <dev_gpio_pin_id+0xec>
		if (pin & 0x0800) return 11;
 8001d74:	88fb      	ldrh	r3, [r7, #6]
 8001d76:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8001d7a:	2b00      	cmp	r3, #0
 8001d7c:	d001      	beq.n	8001d82 <dev_gpio_pin_id+0xb2>
 8001d7e:	230b      	movs	r3, #11
 8001d80:	e01c      	b.n	8001dbc <dev_gpio_pin_id+0xec>
		if (pin & 0x1000) return 12;
 8001d82:	88fb      	ldrh	r3, [r7, #6]
 8001d84:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8001d88:	2b00      	cmp	r3, #0
 8001d8a:	d001      	beq.n	8001d90 <dev_gpio_pin_id+0xc0>
 8001d8c:	230c      	movs	r3, #12
 8001d8e:	e015      	b.n	8001dbc <dev_gpio_pin_id+0xec>
		if (pin & 0x2000) return 13;
 8001d90:	88fb      	ldrh	r3, [r7, #6]
 8001d92:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8001d96:	2b00      	cmp	r3, #0
 8001d98:	d001      	beq.n	8001d9e <dev_gpio_pin_id+0xce>
 8001d9a:	230d      	movs	r3, #13
 8001d9c:	e00e      	b.n	8001dbc <dev_gpio_pin_id+0xec>
		if (pin & 0x4000) return 14;
 8001d9e:	88fb      	ldrh	r3, [r7, #6]
 8001da0:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001da4:	2b00      	cmp	r3, #0
 8001da6:	d001      	beq.n	8001dac <dev_gpio_pin_id+0xdc>
 8001da8:	230e      	movs	r3, #14
 8001daa:	e007      	b.n	8001dbc <dev_gpio_pin_id+0xec>
		if (pin & 0x8000) return 15;
 8001dac:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001db0:	2b00      	cmp	r3, #0
 8001db2:	da01      	bge.n	8001db8 <dev_gpio_pin_id+0xe8>
 8001db4:	230f      	movs	r3, #15
 8001db6:	e001      	b.n	8001dbc <dev_gpio_pin_id+0xec>

		return -1;	
 8001db8:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001dbc:	4618      	mov	r0, r3
 8001dbe:	370c      	adds	r7, #12
 8001dc0:	46bd      	mov	sp, r7
 8001dc2:	bc80      	pop	{r7}
 8001dc4:	4770      	bx	lr
	...

08001dc8 <dev_gpio_init_rcc>:

//------------------------------------------------------------------------------
//         GPIO Init Functions
//------------------------------------------------------------------------------
UINT8 dev_gpio_init_rcc(UINT8 gpio_id)
{
 8001dc8:	b580      	push	{r7, lr}
 8001dca:	b088      	sub	sp, #32
 8001dcc:	af00      	add	r7, sp, #0
 8001dce:	4603      	mov	r3, r0
 8001dd0:	71fb      	strb	r3, [r7, #7]
		switch(gpio_id)
 8001dd2:	79fb      	ldrb	r3, [r7, #7]
 8001dd4:	2b04      	cmp	r3, #4
 8001dd6:	d84e      	bhi.n	8001e76 <dev_gpio_init_rcc+0xae>
 8001dd8:	a201      	add	r2, pc, #4	; (adr r2, 8001de0 <dev_gpio_init_rcc+0x18>)
 8001dda:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001dde:	bf00      	nop
 8001de0:	08001df5 	.word	0x08001df5
 8001de4:	08001e0f 	.word	0x08001e0f
 8001de8:	08001e29 	.word	0x08001e29
 8001dec:	08001e43 	.word	0x08001e43
 8001df0:	08001e5d 	.word	0x08001e5d
		{
				case GPIO_PA : __HAL_RCC_GPIOA_CLK_ENABLE(); break;
 8001df4:	4b25      	ldr	r3, [pc, #148]	; (8001e8c <dev_gpio_init_rcc+0xc4>)
 8001df6:	699b      	ldr	r3, [r3, #24]
 8001df8:	4a24      	ldr	r2, [pc, #144]	; (8001e8c <dev_gpio_init_rcc+0xc4>)
 8001dfa:	f043 0304 	orr.w	r3, r3, #4
 8001dfe:	6193      	str	r3, [r2, #24]
 8001e00:	4b22      	ldr	r3, [pc, #136]	; (8001e8c <dev_gpio_init_rcc+0xc4>)
 8001e02:	699b      	ldr	r3, [r3, #24]
 8001e04:	f003 0304 	and.w	r3, r3, #4
 8001e08:	61fb      	str	r3, [r7, #28]
 8001e0a:	69fb      	ldr	r3, [r7, #28]
 8001e0c:	e038      	b.n	8001e80 <dev_gpio_init_rcc+0xb8>
				case GPIO_PB : __HAL_RCC_GPIOB_CLK_ENABLE(); break;
 8001e0e:	4b1f      	ldr	r3, [pc, #124]	; (8001e8c <dev_gpio_init_rcc+0xc4>)
 8001e10:	699b      	ldr	r3, [r3, #24]
 8001e12:	4a1e      	ldr	r2, [pc, #120]	; (8001e8c <dev_gpio_init_rcc+0xc4>)
 8001e14:	f043 0308 	orr.w	r3, r3, #8
 8001e18:	6193      	str	r3, [r2, #24]
 8001e1a:	4b1c      	ldr	r3, [pc, #112]	; (8001e8c <dev_gpio_init_rcc+0xc4>)
 8001e1c:	699b      	ldr	r3, [r3, #24]
 8001e1e:	f003 0308 	and.w	r3, r3, #8
 8001e22:	61bb      	str	r3, [r7, #24]
 8001e24:	69bb      	ldr	r3, [r7, #24]
 8001e26:	e02b      	b.n	8001e80 <dev_gpio_init_rcc+0xb8>
				case GPIO_PC : __HAL_RCC_GPIOC_CLK_ENABLE(); break;
 8001e28:	4b18      	ldr	r3, [pc, #96]	; (8001e8c <dev_gpio_init_rcc+0xc4>)
 8001e2a:	699b      	ldr	r3, [r3, #24]
 8001e2c:	4a17      	ldr	r2, [pc, #92]	; (8001e8c <dev_gpio_init_rcc+0xc4>)
 8001e2e:	f043 0310 	orr.w	r3, r3, #16
 8001e32:	6193      	str	r3, [r2, #24]
 8001e34:	4b15      	ldr	r3, [pc, #84]	; (8001e8c <dev_gpio_init_rcc+0xc4>)
 8001e36:	699b      	ldr	r3, [r3, #24]
 8001e38:	f003 0310 	and.w	r3, r3, #16
 8001e3c:	617b      	str	r3, [r7, #20]
 8001e3e:	697b      	ldr	r3, [r7, #20]
 8001e40:	e01e      	b.n	8001e80 <dev_gpio_init_rcc+0xb8>
				case GPIO_PD : __HAL_RCC_GPIOD_CLK_ENABLE(); break;
 8001e42:	4b12      	ldr	r3, [pc, #72]	; (8001e8c <dev_gpio_init_rcc+0xc4>)
 8001e44:	699b      	ldr	r3, [r3, #24]
 8001e46:	4a11      	ldr	r2, [pc, #68]	; (8001e8c <dev_gpio_init_rcc+0xc4>)
 8001e48:	f043 0320 	orr.w	r3, r3, #32
 8001e4c:	6193      	str	r3, [r2, #24]
 8001e4e:	4b0f      	ldr	r3, [pc, #60]	; (8001e8c <dev_gpio_init_rcc+0xc4>)
 8001e50:	699b      	ldr	r3, [r3, #24]
 8001e52:	f003 0320 	and.w	r3, r3, #32
 8001e56:	613b      	str	r3, [r7, #16]
 8001e58:	693b      	ldr	r3, [r7, #16]
 8001e5a:	e011      	b.n	8001e80 <dev_gpio_init_rcc+0xb8>
				case GPIO_PE : __HAL_RCC_GPIOE_CLK_ENABLE(); break;
 8001e5c:	4b0b      	ldr	r3, [pc, #44]	; (8001e8c <dev_gpio_init_rcc+0xc4>)
 8001e5e:	699b      	ldr	r3, [r3, #24]
 8001e60:	4a0a      	ldr	r2, [pc, #40]	; (8001e8c <dev_gpio_init_rcc+0xc4>)
 8001e62:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8001e66:	6193      	str	r3, [r2, #24]
 8001e68:	4b08      	ldr	r3, [pc, #32]	; (8001e8c <dev_gpio_init_rcc+0xc4>)
 8001e6a:	699b      	ldr	r3, [r3, #24]
 8001e6c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001e70:	60fb      	str	r3, [r7, #12]
 8001e72:	68fb      	ldr	r3, [r7, #12]
 8001e74:	e004      	b.n	8001e80 <dev_gpio_init_rcc+0xb8>
			
#ifdef	GPIOI			
				case GPIO_PI : __HAL_RCC_GPIOI_CLK_ENABLE(); break;
#endif
			
				default : TRACE_GERROR("Unknow GPIO !!!");
 8001e76:	22a4      	movs	r2, #164	; 0xa4
 8001e78:	4905      	ldr	r1, [pc, #20]	; (8001e90 <dev_gpio_init_rcc+0xc8>)
 8001e7a:	4806      	ldr	r0, [pc, #24]	; (8001e94 <dev_gpio_init_rcc+0xcc>)
 8001e7c:	f7ff fa0e 	bl	800129c <dev_trace_generate_error>
		}
		
		return RET_OK;
 8001e80:	2300      	movs	r3, #0
}
 8001e82:	4618      	mov	r0, r3
 8001e84:	3720      	adds	r7, #32
 8001e86:	46bd      	mov	sp, r7
 8001e88:	bd80      	pop	{r7, pc}
 8001e8a:	bf00      	nop
 8001e8c:	40021000 	.word	0x40021000
 8001e90:	08008320 	.word	0x08008320
 8001e94:	08008338 	.word	0x08008338

08001e98 <dev_gpio_init_mode>:
			
		return RET_OK;
}

UINT8 dev_gpio_init_mode(GPIO_InitTypeDef* init, UINT8 gpio_mode)
{
 8001e98:	b580      	push	{r7, lr}
 8001e9a:	b082      	sub	sp, #8
 8001e9c:	af00      	add	r7, sp, #0
 8001e9e:	6078      	str	r0, [r7, #4]
 8001ea0:	460b      	mov	r3, r1
 8001ea2:	70fb      	strb	r3, [r7, #3]
	
		switch(gpio_mode)
 8001ea4:	78fb      	ldrb	r3, [r7, #3]
 8001ea6:	2b0b      	cmp	r3, #11
 8001ea8:	d859      	bhi.n	8001f5e <dev_gpio_init_mode+0xc6>
 8001eaa:	a201      	add	r2, pc, #4	; (adr r2, 8001eb0 <dev_gpio_init_mode+0x18>)
 8001eac:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001eb0:	08001ee1 	.word	0x08001ee1
 8001eb4:	08001f0b 	.word	0x08001f0b
 8001eb8:	08001ee1 	.word	0x08001ee1
 8001ebc:	08001efd 	.word	0x08001efd
 8001ec0:	08001eef 	.word	0x08001eef
 8001ec4:	08001f0b 	.word	0x08001f0b
 8001ec8:	08001f19 	.word	0x08001f19
 8001ecc:	08001f27 	.word	0x08001f27
 8001ed0:	08001f35 	.word	0x08001f35
 8001ed4:	08001f43 	.word	0x08001f43
 8001ed8:	08001f27 	.word	0x08001f27
 8001edc:	08001f51 	.word	0x08001f51
		{
				case GPIO_MODE_IN : 
				case GPIO_MODE_IN_FLOAT : 	init->Mode = GPIO_MODE_INPUT;
 8001ee0:	687b      	ldr	r3, [r7, #4]
 8001ee2:	2200      	movs	r2, #0
 8001ee4:	605a      	str	r2, [r3, #4]
																		init->Pull = GPIO_NOPULL; break;
 8001ee6:	687b      	ldr	r3, [r7, #4]
 8001ee8:	2200      	movs	r2, #0
 8001eea:	609a      	str	r2, [r3, #8]
 8001eec:	e03e      	b.n	8001f6c <dev_gpio_init_mode+0xd4>

				case GPIO_MODE_IN_UP : 			init->Mode = GPIO_MODE_INPUT;
 8001eee:	687b      	ldr	r3, [r7, #4]
 8001ef0:	2200      	movs	r2, #0
 8001ef2:	605a      	str	r2, [r3, #4]
																		init->Pull = GPIO_PULLUP; break;
 8001ef4:	687b      	ldr	r3, [r7, #4]
 8001ef6:	2201      	movs	r2, #1
 8001ef8:	609a      	str	r2, [r3, #8]
 8001efa:	e037      	b.n	8001f6c <dev_gpio_init_mode+0xd4>
				
				case GPIO_MODE_IN_DOWN : 		init->Mode = GPIO_MODE_INPUT;
 8001efc:	687b      	ldr	r3, [r7, #4]
 8001efe:	2200      	movs	r2, #0
 8001f00:	605a      	str	r2, [r3, #4]
																		init->Pull = GPIO_PULLDOWN; break;
 8001f02:	687b      	ldr	r3, [r7, #4]
 8001f04:	2202      	movs	r2, #2
 8001f06:	609a      	str	r2, [r3, #8]
 8001f08:	e030      	b.n	8001f6c <dev_gpio_init_mode+0xd4>

				case GPIO_MODE_OUT : 
				case GPIO_MODE_OUT_PP : 		init->Mode 	= GPIO_MODE_OUTPUT_PP;
 8001f0a:	687b      	ldr	r3, [r7, #4]
 8001f0c:	2201      	movs	r2, #1
 8001f0e:	605a      	str	r2, [r3, #4]
																		init->Pull 	= GPIO_NOPULL; break;
 8001f10:	687b      	ldr	r3, [r7, #4]
 8001f12:	2200      	movs	r2, #0
 8001f14:	609a      	str	r2, [r3, #8]
 8001f16:	e029      	b.n	8001f6c <dev_gpio_init_mode+0xd4>

				case GPIO_MODE_OUT_OD : 		init->Mode 	= GPIO_MODE_OUTPUT_OD;
 8001f18:	687b      	ldr	r3, [r7, #4]
 8001f1a:	2211      	movs	r2, #17
 8001f1c:	605a      	str	r2, [r3, #4]
																		init->Pull 	= GPIO_NOPULL; break;
 8001f1e:	687b      	ldr	r3, [r7, #4]
 8001f20:	2200      	movs	r2, #0
 8001f22:	609a      	str	r2, [r3, #8]
 8001f24:	e022      	b.n	8001f6c <dev_gpio_init_mode+0xd4>
#ifdef GPIO_MODE_AF_INPUT				
				case GPIO_MODE_ALF : 
				case GPIO_MODE_ALF_IN : 		init->Mode 	= GPIO_MODE_AF_INPUT;
 8001f26:	687b      	ldr	r3, [r7, #4]
 8001f28:	2200      	movs	r2, #0
 8001f2a:	605a      	str	r2, [r3, #4]
																		init->Pull 	= GPIO_NOPULL; break;
 8001f2c:	687b      	ldr	r3, [r7, #4]
 8001f2e:	2200      	movs	r2, #0
 8001f30:	609a      	str	r2, [r3, #8]
 8001f32:	e01b      	b.n	8001f6c <dev_gpio_init_mode+0xd4>
#endif				
				
				case GPIO_MODE_ALF_PP : 		init->Mode 	= GPIO_MODE_AF_PP;
 8001f34:	687b      	ldr	r3, [r7, #4]
 8001f36:	2202      	movs	r2, #2
 8001f38:	605a      	str	r2, [r3, #4]
																		init->Pull 	= GPIO_NOPULL; break;
 8001f3a:	687b      	ldr	r3, [r7, #4]
 8001f3c:	2200      	movs	r2, #0
 8001f3e:	609a      	str	r2, [r3, #8]
 8001f40:	e014      	b.n	8001f6c <dev_gpio_init_mode+0xd4>

				case GPIO_MODE_ALF_OD : 		init->Mode 	= GPIO_MODE_AF_OD;
 8001f42:	687b      	ldr	r3, [r7, #4]
 8001f44:	2212      	movs	r2, #18
 8001f46:	605a      	str	r2, [r3, #4]
																		init->Pull 	= GPIO_NOPULL; break;
 8001f48:	687b      	ldr	r3, [r7, #4]
 8001f4a:	2200      	movs	r2, #0
 8001f4c:	609a      	str	r2, [r3, #8]
 8001f4e:	e00d      	b.n	8001f6c <dev_gpio_init_mode+0xd4>

				case GPIO_MODE_AN : 				init->Mode 	= GPIO_MODE_ANALOG;
 8001f50:	687b      	ldr	r3, [r7, #4]
 8001f52:	2203      	movs	r2, #3
 8001f54:	605a      	str	r2, [r3, #4]
																		init->Pull 	= GPIO_NOPULL; break;
 8001f56:	687b      	ldr	r3, [r7, #4]
 8001f58:	2200      	movs	r2, #0
 8001f5a:	609a      	str	r2, [r3, #8]
 8001f5c:	e006      	b.n	8001f6c <dev_gpio_init_mode+0xd4>

				default : 									return TRACE_GERROR("Unknow GPIO Mode !!!");
 8001f5e:	22e9      	movs	r2, #233	; 0xe9
 8001f60:	4905      	ldr	r1, [pc, #20]	; (8001f78 <dev_gpio_init_mode+0xe0>)
 8001f62:	4806      	ldr	r0, [pc, #24]	; (8001f7c <dev_gpio_init_mode+0xe4>)
 8001f64:	f7ff f99a 	bl	800129c <dev_trace_generate_error>
 8001f68:	4603      	mov	r3, r0
 8001f6a:	e000      	b.n	8001f6e <dev_gpio_init_mode+0xd6>
				
		};
		
		return RET_OK;
 8001f6c:	2300      	movs	r3, #0
}
 8001f6e:	4618      	mov	r0, r3
 8001f70:	3708      	adds	r7, #8
 8001f72:	46bd      	mov	sp, r7
 8001f74:	bd80      	pop	{r7, pc}
 8001f76:	bf00      	nop
 8001f78:	08008320 	.word	0x08008320
 8001f7c:	08008348 	.word	0x08008348

08001f80 <dev_gpio_init_speed>:

UINT8 dev_gpio_init_speed(GPIO_InitTypeDef* init, UINT8 gpio_speed)
{
 8001f80:	b580      	push	{r7, lr}
 8001f82:	b082      	sub	sp, #8
 8001f84:	af00      	add	r7, sp, #0
 8001f86:	6078      	str	r0, [r7, #4]
 8001f88:	460b      	mov	r3, r1
 8001f8a:	70fb      	strb	r3, [r7, #3]
		switch(gpio_speed)
 8001f8c:	78fb      	ldrb	r3, [r7, #3]
 8001f8e:	2b03      	cmp	r3, #3
 8001f90:	d81a      	bhi.n	8001fc8 <dev_gpio_init_speed+0x48>
 8001f92:	a201      	add	r2, pc, #4	; (adr r2, 8001f98 <dev_gpio_init_speed+0x18>)
 8001f94:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001f98:	08001fa9 	.word	0x08001fa9
 8001f9c:	08001fb1 	.word	0x08001fb1
 8001fa0:	08001fb9 	.word	0x08001fb9
 8001fa4:	08001fc1 	.word	0x08001fc1
		{
				case GPIO_PIN_SPEED_VHIGH : 			init->Speed = GPIO_SPEED_FREQ_HIGH; break;
 8001fa8:	687b      	ldr	r3, [r7, #4]
 8001faa:	2203      	movs	r2, #3
 8001fac:	60da      	str	r2, [r3, #12]
 8001fae:	e012      	b.n	8001fd6 <dev_gpio_init_speed+0x56>
				case GPIO_PIN_SPEED_HIGH : 				init->Speed = GPIO_SPEED_FREQ_HIGH; break;
 8001fb0:	687b      	ldr	r3, [r7, #4]
 8001fb2:	2203      	movs	r2, #3
 8001fb4:	60da      	str	r2, [r3, #12]
 8001fb6:	e00e      	b.n	8001fd6 <dev_gpio_init_speed+0x56>
				case GPIO_PIN_SPEED_MED : 				init->Speed = GPIO_SPEED_FREQ_MEDIUM; break;
 8001fb8:	687b      	ldr	r3, [r7, #4]
 8001fba:	2201      	movs	r2, #1
 8001fbc:	60da      	str	r2, [r3, #12]
 8001fbe:	e00a      	b.n	8001fd6 <dev_gpio_init_speed+0x56>
				case GPIO_PIN_SPEED_LOW : 				init->Speed = GPIO_SPEED_FREQ_LOW; break;
 8001fc0:	687b      	ldr	r3, [r7, #4]
 8001fc2:	2202      	movs	r2, #2
 8001fc4:	60da      	str	r2, [r3, #12]
 8001fc6:	e006      	b.n	8001fd6 <dev_gpio_init_speed+0x56>
			
				default : 									return TRACE_GERROR("Unknow GPIO Speed !!!");
 8001fc8:	22f9      	movs	r2, #249	; 0xf9
 8001fca:	4905      	ldr	r1, [pc, #20]	; (8001fe0 <dev_gpio_init_speed+0x60>)
 8001fcc:	4805      	ldr	r0, [pc, #20]	; (8001fe4 <dev_gpio_init_speed+0x64>)
 8001fce:	f7ff f965 	bl	800129c <dev_trace_generate_error>
 8001fd2:	4603      	mov	r3, r0
 8001fd4:	e000      	b.n	8001fd8 <dev_gpio_init_speed+0x58>
		};

		return RET_OK;
 8001fd6:	2300      	movs	r3, #0
}
 8001fd8:	4618      	mov	r0, r3
 8001fda:	3708      	adds	r7, #8
 8001fdc:	46bd      	mov	sp, r7
 8001fde:	bd80      	pop	{r7, pc}
 8001fe0:	08008320 	.word	0x08008320
 8001fe4:	08008360 	.word	0x08008360

08001fe8 <dev_gpio_init>:
	
		return RET_OK;
}

UINT8 dev_gpio_init(dev_gpio_t* gpio, dev_gpio_init_t* init)
{
 8001fe8:	b580      	push	{r7, lr}
 8001fea:	b088      	sub	sp, #32
 8001fec:	af00      	add	r7, sp, #0
 8001fee:	6078      	str	r0, [r7, #4]
 8001ff0:	6039      	str	r1, [r7, #0]
		UINT8 ret;
		GPIO_InitTypeDef GPIO_InitStructure;

		hal_driver_set_info(&init->info, &gpio->info);
 8001ff2:	683a      	ldr	r2, [r7, #0]
 8001ff4:	687b      	ldr	r3, [r7, #4]
 8001ff6:	3304      	adds	r3, #4
 8001ff8:	4619      	mov	r1, r3
 8001ffa:	4610      	mov	r0, r2
 8001ffc:	f7ff fd44 	bl	8001a88 <hal_driver_set_info>
	
		gpio->port = dev_gpio_id_port(gpio->info.id);
 8002000:	687b      	ldr	r3, [r7, #4]
 8002002:	791b      	ldrb	r3, [r3, #4]
 8002004:	4618      	mov	r0, r3
 8002006:	f7ff fe33 	bl	8001c70 <dev_gpio_id_port>
 800200a:	4602      	mov	r2, r0
 800200c:	687b      	ldr	r3, [r7, #4]
 800200e:	601a      	str	r2, [r3, #0]
		gpio->pin = init->pin;
 8002010:	683b      	ldr	r3, [r7, #0]
 8002012:	8b1a      	ldrh	r2, [r3, #24]
 8002014:	687b      	ldr	r3, [r7, #4]
 8002016:	839a      	strh	r2, [r3, #28]
	
		GPIO_InitStructure.Pin = gpio->pin; 
 8002018:	687b      	ldr	r3, [r7, #4]
 800201a:	8b9b      	ldrh	r3, [r3, #28]
 800201c:	60bb      	str	r3, [r7, #8]
	
		ret = dev_gpio_init_rcc(gpio->info.id);
 800201e:	687b      	ldr	r3, [r7, #4]
 8002020:	791b      	ldrb	r3, [r3, #4]
 8002022:	4618      	mov	r0, r3
 8002024:	f7ff fed0 	bl	8001dc8 <dev_gpio_init_rcc>
 8002028:	4603      	mov	r3, r0
 800202a:	77fb      	strb	r3, [r7, #31]
		if (ret) return TRACE_EERROR(ret);
 800202c:	7ffb      	ldrb	r3, [r7, #31]
 800202e:	2b00      	cmp	r3, #0
 8002030:	d008      	beq.n	8002044 <dev_gpio_init+0x5c>
 8002032:	7ffb      	ldrb	r3, [r7, #31]
 8002034:	f240 1213 	movw	r2, #275	; 0x113
 8002038:	4978      	ldr	r1, [pc, #480]	; (800221c <dev_gpio_init+0x234>)
 800203a:	4618      	mov	r0, r3
 800203c:	f7ff f914 	bl	8001268 <dev_trace_get_error>
 8002040:	4603      	mov	r3, r0
 8002042:	e0e7      	b.n	8002214 <dev_gpio_init+0x22c>
	
		ret = dev_gpio_init_mode(&GPIO_InitStructure, init->mode);
 8002044:	683b      	ldr	r3, [r7, #0]
 8002046:	7e9a      	ldrb	r2, [r3, #26]
 8002048:	f107 0308 	add.w	r3, r7, #8
 800204c:	4611      	mov	r1, r2
 800204e:	4618      	mov	r0, r3
 8002050:	f7ff ff22 	bl	8001e98 <dev_gpio_init_mode>
 8002054:	4603      	mov	r3, r0
 8002056:	77fb      	strb	r3, [r7, #31]
		if (ret) return TRACE_EERROR(ret);
 8002058:	7ffb      	ldrb	r3, [r7, #31]
 800205a:	2b00      	cmp	r3, #0
 800205c:	d008      	beq.n	8002070 <dev_gpio_init+0x88>
 800205e:	7ffb      	ldrb	r3, [r7, #31]
 8002060:	f44f 728b 	mov.w	r2, #278	; 0x116
 8002064:	496d      	ldr	r1, [pc, #436]	; (800221c <dev_gpio_init+0x234>)
 8002066:	4618      	mov	r0, r3
 8002068:	f7ff f8fe 	bl	8001268 <dev_trace_get_error>
 800206c:	4603      	mov	r3, r0
 800206e:	e0d1      	b.n	8002214 <dev_gpio_init+0x22c>
	
		ret = dev_gpio_init_speed(&GPIO_InitStructure, init->speed);
 8002070:	683b      	ldr	r3, [r7, #0]
 8002072:	7eda      	ldrb	r2, [r3, #27]
 8002074:	f107 0308 	add.w	r3, r7, #8
 8002078:	4611      	mov	r1, r2
 800207a:	4618      	mov	r0, r3
 800207c:	f7ff ff80 	bl	8001f80 <dev_gpio_init_speed>
 8002080:	4603      	mov	r3, r0
 8002082:	77fb      	strb	r3, [r7, #31]
		if (ret) return TRACE_EERROR(ret);
 8002084:	7ffb      	ldrb	r3, [r7, #31]
 8002086:	2b00      	cmp	r3, #0
 8002088:	d008      	beq.n	800209c <dev_gpio_init+0xb4>
 800208a:	7ffb      	ldrb	r3, [r7, #31]
 800208c:	f240 1219 	movw	r2, #281	; 0x119
 8002090:	4962      	ldr	r1, [pc, #392]	; (800221c <dev_gpio_init+0x234>)
 8002092:	4618      	mov	r0, r3
 8002094:	f7ff f8e8 	bl	8001268 <dev_trace_get_error>
 8002098:	4603      	mov	r3, r0
 800209a:	e0bb      	b.n	8002214 <dev_gpio_init+0x22c>
	
	  // EXTI interrupt init
		if (init->irq_cbf)
 800209c:	683b      	ldr	r3, [r7, #0]
 800209e:	6a1b      	ldr	r3, [r3, #32]
 80020a0:	2b00      	cmp	r3, #0
 80020a2:	d013      	beq.n	80020cc <dev_gpio_init+0xe4>
		{
				switch(init->irq_mode)
 80020a4:	683b      	ldr	r3, [r7, #0]
 80020a6:	7f1b      	ldrb	r3, [r3, #28]
 80020a8:	2b03      	cmp	r3, #3
 80020aa:	d00c      	beq.n	80020c6 <dev_gpio_init+0xde>
 80020ac:	2b03      	cmp	r3, #3
 80020ae:	dc0d      	bgt.n	80020cc <dev_gpio_init+0xe4>
 80020b0:	2b01      	cmp	r3, #1
 80020b2:	d002      	beq.n	80020ba <dev_gpio_init+0xd2>
 80020b4:	2b02      	cmp	r3, #2
 80020b6:	d003      	beq.n	80020c0 <dev_gpio_init+0xd8>
 80020b8:	e008      	b.n	80020cc <dev_gpio_init+0xe4>
				{
						case GPIO_IRQ_RISING : 		GPIO_InitStructure.Mode = GPIO_MODE_IT_RISING; break;
 80020ba:	4b59      	ldr	r3, [pc, #356]	; (8002220 <dev_gpio_init+0x238>)
 80020bc:	60fb      	str	r3, [r7, #12]
 80020be:	e005      	b.n	80020cc <dev_gpio_init+0xe4>
						case GPIO_IRQ_FALLING : 	GPIO_InitStructure.Mode = GPIO_MODE_IT_RISING; break;
 80020c0:	4b57      	ldr	r3, [pc, #348]	; (8002220 <dev_gpio_init+0x238>)
 80020c2:	60fb      	str	r3, [r7, #12]
 80020c4:	e002      	b.n	80020cc <dev_gpio_init+0xe4>
						case GPIO_IRQ_CHANGE : 		GPIO_InitStructure.Mode = GPIO_MODE_IT_RISING; break;
 80020c6:	4b56      	ldr	r3, [pc, #344]	; (8002220 <dev_gpio_init+0x238>)
 80020c8:	60fb      	str	r3, [r7, #12]
 80020ca:	bf00      	nop
				}
		}	
	
		HAL_GPIO_Init(gpio->port, &GPIO_InitStructure);
 80020cc:	687b      	ldr	r3, [r7, #4]
 80020ce:	681b      	ldr	r3, [r3, #0]
 80020d0:	f107 0208 	add.w	r2, r7, #8
 80020d4:	4611      	mov	r1, r2
 80020d6:	4618      	mov	r0, r3
 80020d8:	f002 f816 	bl	8004108 <HAL_GPIO_Init>

		HAL_DRIVER_DEBUG(gpio->info.status_in, debug_printf("Init Gpio %s - %d, %X\n\r", gpio->info.name, gpio->info.id, gpio->pin));		
 80020dc:	687b      	ldr	r3, [r7, #4]
 80020de:	689b      	ldr	r3, [r3, #8]
 80020e0:	2b00      	cmp	r3, #0
 80020e2:	d00e      	beq.n	8002102 <dev_gpio_init+0x11a>
 80020e4:	687b      	ldr	r3, [r7, #4]
 80020e6:	689b      	ldr	r3, [r3, #8]
 80020e8:	681b      	ldr	r3, [r3, #0]
 80020ea:	2b00      	cmp	r3, #0
 80020ec:	d009      	beq.n	8002102 <dev_gpio_init+0x11a>
 80020ee:	687b      	ldr	r3, [r7, #4]
 80020f0:	6959      	ldr	r1, [r3, #20]
 80020f2:	687b      	ldr	r3, [r7, #4]
 80020f4:	791b      	ldrb	r3, [r3, #4]
 80020f6:	461a      	mov	r2, r3
 80020f8:	687b      	ldr	r3, [r7, #4]
 80020fa:	8b9b      	ldrh	r3, [r3, #28]
 80020fc:	4849      	ldr	r0, [pc, #292]	; (8002224 <dev_gpio_init+0x23c>)
 80020fe:	f7ff fa7b 	bl	80015f8 <debug_printf>

	  // EXTI interrupt init
		if (init->irq_cbf)
 8002102:	683b      	ldr	r3, [r7, #0]
 8002104:	6a1b      	ldr	r3, [r3, #32]
 8002106:	2b00      	cmp	r3, #0
 8002108:	f000 8083 	beq.w	8002212 <dev_gpio_init+0x22a>
		{
				int pin_id = dev_gpio_pin_id(gpio->pin);
 800210c:	687b      	ldr	r3, [r7, #4]
 800210e:	8b9b      	ldrh	r3, [r3, #28]
 8002110:	4618      	mov	r0, r3
 8002112:	f7ff fddd 	bl	8001cd0 <dev_gpio_pin_id>
 8002116:	61b8      	str	r0, [r7, #24]
			
				if (pin_id < 0) return TRACE_GERROR("Irq Line!!!");
 8002118:	69bb      	ldr	r3, [r7, #24]
 800211a:	2b00      	cmp	r3, #0
 800211c:	da07      	bge.n	800212e <dev_gpio_init+0x146>
 800211e:	f240 122f 	movw	r2, #303	; 0x12f
 8002122:	493e      	ldr	r1, [pc, #248]	; (800221c <dev_gpio_init+0x234>)
 8002124:	4840      	ldr	r0, [pc, #256]	; (8002228 <dev_gpio_init+0x240>)
 8002126:	f7ff f8b9 	bl	800129c <dev_trace_generate_error>
 800212a:	4603      	mov	r3, r0
 800212c:	e072      	b.n	8002214 <dev_gpio_init+0x22c>
			
				gpio_irq_cbf[pin_id] = init->irq_cbf;
 800212e:	683b      	ldr	r3, [r7, #0]
 8002130:	6a1a      	ldr	r2, [r3, #32]
 8002132:	493e      	ldr	r1, [pc, #248]	; (800222c <dev_gpio_init+0x244>)
 8002134:	69bb      	ldr	r3, [r7, #24]
 8002136:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
			
				switch(pin_id)
 800213a:	69bb      	ldr	r3, [r7, #24]
 800213c:	2b0f      	cmp	r3, #15
 800213e:	d83f      	bhi.n	80021c0 <dev_gpio_init+0x1d8>
 8002140:	a201      	add	r2, pc, #4	; (adr r2, 8002148 <dev_gpio_init+0x160>)
 8002142:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002146:	bf00      	nop
 8002148:	08002189 	.word	0x08002189
 800214c:	08002191 	.word	0x08002191
 8002150:	08002199 	.word	0x08002199
 8002154:	080021a1 	.word	0x080021a1
 8002158:	080021a9 	.word	0x080021a9
 800215c:	080021b1 	.word	0x080021b1
 8002160:	080021b1 	.word	0x080021b1
 8002164:	080021b1 	.word	0x080021b1
 8002168:	080021b1 	.word	0x080021b1
 800216c:	080021b1 	.word	0x080021b1
 8002170:	080021b9 	.word	0x080021b9
 8002174:	080021b9 	.word	0x080021b9
 8002178:	080021b9 	.word	0x080021b9
 800217c:	080021b9 	.word	0x080021b9
 8002180:	080021b9 	.word	0x080021b9
 8002184:	080021b9 	.word	0x080021b9
				{
						case 0 : gpio->irq_line = EXTI0_IRQn; break;
 8002188:	687b      	ldr	r3, [r7, #4]
 800218a:	2206      	movs	r2, #6
 800218c:	779a      	strb	r2, [r3, #30]
 800218e:	e017      	b.n	80021c0 <dev_gpio_init+0x1d8>
						case 1 : gpio->irq_line = EXTI1_IRQn; break;
 8002190:	687b      	ldr	r3, [r7, #4]
 8002192:	2207      	movs	r2, #7
 8002194:	779a      	strb	r2, [r3, #30]
 8002196:	e013      	b.n	80021c0 <dev_gpio_init+0x1d8>
						case 2 : gpio->irq_line = EXTI2_IRQn; break;
 8002198:	687b      	ldr	r3, [r7, #4]
 800219a:	2208      	movs	r2, #8
 800219c:	779a      	strb	r2, [r3, #30]
 800219e:	e00f      	b.n	80021c0 <dev_gpio_init+0x1d8>
						case 3 : gpio->irq_line = EXTI3_IRQn; break;
 80021a0:	687b      	ldr	r3, [r7, #4]
 80021a2:	2209      	movs	r2, #9
 80021a4:	779a      	strb	r2, [r3, #30]
 80021a6:	e00b      	b.n	80021c0 <dev_gpio_init+0x1d8>
						case 4 : gpio->irq_line = EXTI4_IRQn; break;
 80021a8:	687b      	ldr	r3, [r7, #4]
 80021aa:	220a      	movs	r2, #10
 80021ac:	779a      	strb	r2, [r3, #30]
 80021ae:	e007      	b.n	80021c0 <dev_gpio_init+0x1d8>

						case 5 : 
						case 6 : 
						case 7 : 
						case 8 : 
						case 9 : gpio->irq_line = EXTI9_5_IRQn; break;
 80021b0:	687b      	ldr	r3, [r7, #4]
 80021b2:	2217      	movs	r2, #23
 80021b4:	779a      	strb	r2, [r3, #30]
 80021b6:	e003      	b.n	80021c0 <dev_gpio_init+0x1d8>
						case 10 : 
						case 11 : 
						case 12 : 
						case 13 : 
						case 14 : 
						case 15 : gpio->irq_line = EXTI15_10_IRQn; break;
 80021b8:	687b      	ldr	r3, [r7, #4]
 80021ba:	2228      	movs	r2, #40	; 0x28
 80021bc:	779a      	strb	r2, [r3, #30]
 80021be:	bf00      	nop
				}
			
				HAL_NVIC_SetPriority((IRQn_Type)gpio->irq_line, (init->irq_prior >> 4) & 0x0F, init->irq_prior & 0x0F);
 80021c0:	687b      	ldr	r3, [r7, #4]
 80021c2:	7f9b      	ldrb	r3, [r3, #30]
 80021c4:	b258      	sxtb	r0, r3
 80021c6:	683b      	ldr	r3, [r7, #0]
 80021c8:	7f5b      	ldrb	r3, [r3, #29]
 80021ca:	091b      	lsrs	r3, r3, #4
 80021cc:	b2db      	uxtb	r3, r3
 80021ce:	f003 010f 	and.w	r1, r3, #15
 80021d2:	683b      	ldr	r3, [r7, #0]
 80021d4:	7f5b      	ldrb	r3, [r3, #29]
 80021d6:	f003 030f 	and.w	r3, r3, #15
 80021da:	461a      	mov	r2, r3
 80021dc:	f001 fcbb 	bl	8003b56 <HAL_NVIC_SetPriority>
				HAL_NVIC_EnableIRQ((IRQn_Type)gpio->irq_line);
 80021e0:	687b      	ldr	r3, [r7, #4]
 80021e2:	7f9b      	ldrb	r3, [r3, #30]
 80021e4:	b25b      	sxtb	r3, r3
 80021e6:	4618      	mov	r0, r3
 80021e8:	f001 fcd1 	bl	8003b8e <HAL_NVIC_EnableIRQ>

			
				HAL_DRIVER_DEBUG(gpio->info.status_in, debug_printf("Init Gpio IRQ %s -, %d, %X\n\r", gpio->info.name, gpio->info.id, gpio->irq_line));		
 80021ec:	687b      	ldr	r3, [r7, #4]
 80021ee:	689b      	ldr	r3, [r3, #8]
 80021f0:	2b00      	cmp	r3, #0
 80021f2:	d00e      	beq.n	8002212 <dev_gpio_init+0x22a>
 80021f4:	687b      	ldr	r3, [r7, #4]
 80021f6:	689b      	ldr	r3, [r3, #8]
 80021f8:	681b      	ldr	r3, [r3, #0]
 80021fa:	2b00      	cmp	r3, #0
 80021fc:	d009      	beq.n	8002212 <dev_gpio_init+0x22a>
 80021fe:	687b      	ldr	r3, [r7, #4]
 8002200:	6959      	ldr	r1, [r3, #20]
 8002202:	687b      	ldr	r3, [r7, #4]
 8002204:	791b      	ldrb	r3, [r3, #4]
 8002206:	461a      	mov	r2, r3
 8002208:	687b      	ldr	r3, [r7, #4]
 800220a:	7f9b      	ldrb	r3, [r3, #30]
 800220c:	4808      	ldr	r0, [pc, #32]	; (8002230 <dev_gpio_init+0x248>)
 800220e:	f7ff f9f3 	bl	80015f8 <debug_printf>
		}	

		return RET_OK;
 8002212:	2300      	movs	r3, #0
}
 8002214:	4618      	mov	r0, r3
 8002216:	3720      	adds	r7, #32
 8002218:	46bd      	mov	sp, r7
 800221a:	bd80      	pop	{r7, pc}
 800221c:	08008320 	.word	0x08008320
 8002220:	10110000 	.word	0x10110000
 8002224:	08008378 	.word	0x08008378
 8002228:	08008390 	.word	0x08008390
 800222c:	200000f8 	.word	0x200000f8
 8002230:	0800839c 	.word	0x0800839c

08002234 <dev_gpio_init_simp>:

UINT8 dev_gpio_init_simp(dev_gpio_t* gpio, UINT8 gpio_id, UINT16 gpio_pin, UINT8 gpio_mode)
{
 8002234:	b580      	push	{r7, lr}
 8002236:	b08c      	sub	sp, #48	; 0x30
 8002238:	af00      	add	r7, sp, #0
 800223a:	6078      	str	r0, [r7, #4]
 800223c:	4608      	mov	r0, r1
 800223e:	4611      	mov	r1, r2
 8002240:	461a      	mov	r2, r3
 8002242:	4603      	mov	r3, r0
 8002244:	70fb      	strb	r3, [r7, #3]
 8002246:	460b      	mov	r3, r1
 8002248:	803b      	strh	r3, [r7, #0]
 800224a:	4613      	mov	r3, r2
 800224c:	70bb      	strb	r3, [r7, #2]
		dev_gpio_init_t init;
	
		init.info.id = gpio_id;
 800224e:	78fb      	ldrb	r3, [r7, #3]
 8002250:	733b      	strb	r3, [r7, #12]
		init.info.name = "";
 8002252:	4b0f      	ldr	r3, [pc, #60]	; (8002290 <dev_gpio_init_simp+0x5c>)
 8002254:	61fb      	str	r3, [r7, #28]
		init.info.status_in = 0; 
 8002256:	2300      	movs	r3, #0
 8002258:	613b      	str	r3, [r7, #16]
		init.info.status_out = 0; 
 800225a:	2300      	movs	r3, #0
 800225c:	617b      	str	r3, [r7, #20]

		init.pin = gpio_pin;
 800225e:	883b      	ldrh	r3, [r7, #0]
 8002260:	84bb      	strh	r3, [r7, #36]	; 0x24
		init.mode = gpio_mode;
 8002262:	78bb      	ldrb	r3, [r7, #2]
 8002264:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
		init.speed = 0;
 8002268:	2300      	movs	r3, #0
 800226a:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

		init.irq_cbf = 0;
 800226e:	2300      	movs	r3, #0
 8002270:	62fb      	str	r3, [r7, #44]	; 0x2c
		init.irq_mode = 0;
 8002272:	2300      	movs	r3, #0
 8002274:	f887 3028 	strb.w	r3, [r7, #40]	; 0x28
	
		return dev_gpio_init(gpio, &init);
 8002278:	f107 030c 	add.w	r3, r7, #12
 800227c:	4619      	mov	r1, r3
 800227e:	6878      	ldr	r0, [r7, #4]
 8002280:	f7ff feb2 	bl	8001fe8 <dev_gpio_init>
 8002284:	4603      	mov	r3, r0
}
 8002286:	4618      	mov	r0, r3
 8002288:	3730      	adds	r7, #48	; 0x30
 800228a:	46bd      	mov	sp, r7
 800228c:	bd80      	pop	{r7, pc}
 800228e:	bf00      	nop
 8002290:	080083bc 	.word	0x080083bc

08002294 <dev_gpio_set>:
{
		return 0; //HAL_GPIO_ReadPins(gpio->port, gpio->pin); 
}

void dev_gpio_set(dev_gpio_t* gpio, UINT8 val)
{
 8002294:	b580      	push	{r7, lr}
 8002296:	b082      	sub	sp, #8
 8002298:	af00      	add	r7, sp, #0
 800229a:	6078      	str	r0, [r7, #4]
 800229c:	460b      	mov	r3, r1
 800229e:	70fb      	strb	r3, [r7, #3]
		if (val) HAL_GPIO_WritePin(gpio->port, gpio->pin, (GPIO_PinState)1); 
 80022a0:	78fb      	ldrb	r3, [r7, #3]
 80022a2:	2b00      	cmp	r3, #0
 80022a4:	d008      	beq.n	80022b8 <dev_gpio_set+0x24>
 80022a6:	687b      	ldr	r3, [r7, #4]
 80022a8:	6818      	ldr	r0, [r3, #0]
 80022aa:	687b      	ldr	r3, [r7, #4]
 80022ac:	8b9b      	ldrh	r3, [r3, #28]
 80022ae:	2201      	movs	r2, #1
 80022b0:	4619      	mov	r1, r3
 80022b2:	f002 f8c4 	bl	800443e <HAL_GPIO_WritePin>
				else HAL_GPIO_WritePin(gpio->port, gpio->pin, (GPIO_PinState)0);
}
 80022b6:	e007      	b.n	80022c8 <dev_gpio_set+0x34>
				else HAL_GPIO_WritePin(gpio->port, gpio->pin, (GPIO_PinState)0);
 80022b8:	687b      	ldr	r3, [r7, #4]
 80022ba:	6818      	ldr	r0, [r3, #0]
 80022bc:	687b      	ldr	r3, [r7, #4]
 80022be:	8b9b      	ldrh	r3, [r3, #28]
 80022c0:	2200      	movs	r2, #0
 80022c2:	4619      	mov	r1, r3
 80022c4:	f002 f8bb 	bl	800443e <HAL_GPIO_WritePin>
}
 80022c8:	bf00      	nop
 80022ca:	3708      	adds	r7, #8
 80022cc:	46bd      	mov	sp, r7
 80022ce:	bd80      	pop	{r7, pc}

080022d0 <Max30102Setup>:
float n_spo2_sum;
int32_t n_heart_rate_sum;


void Max30102Setup()
{
 80022d0:	b580      	push	{r7, lr}
 80022d2:	b082      	sub	sp, #8
 80022d4:	af00      	add	r7, sp, #0
  uint8_t uch_dummy;

  maxim_max30102_reset();
 80022d6:	f001 f953 	bl	8003580 <maxim_max30102_reset>
  maxim_max30102_read_reg(REG_INTR_STATUS_1, &uch_dummy);  // reads/clears the interrupt status register
 80022da:	1dfb      	adds	r3, r7, #7
 80022dc:	4619      	mov	r1, r3
 80022de:	2000      	movs	r0, #0
 80022e0:	f001 f892 	bl	8003408 <maxim_max30102_read_reg>
  maxim_max30102_init();
 80022e4:	f001 f8aa 	bl	800343c <maxim_max30102_init>
}
 80022e8:	bf00      	nop
 80022ea:	3708      	adds	r7, #8
 80022ec:	46bd      	mov	sp, r7
 80022ee:	bd80      	pop	{r7, pc}

080022f0 <Max30102Loop>:

// Takes samples from MAX30102.  Heart rate and SpO2 are calculated every ST seconds
void Max30102Loop(float *spo2_mean, uint32_t *heart_rate_mean, uint8_t *finger_on)
{
 80022f0:	b590      	push	{r4, r7, lr}
 80022f2:	b093      	sub	sp, #76	; 0x4c
 80022f4:	af06      	add	r7, sp, #24
 80022f6:	60f8      	str	r0, [r7, #12]
 80022f8:	60b9      	str	r1, [r7, #8]
 80022fa:	607a      	str	r2, [r7, #4]

//  static int16_t x = 1;
//  static int16_t lastY = 35;

  // buffer length of BUFFER_SIZE stores ST seconds of samples running at FS sps
  for (i = 0U; i < BUFFER_SIZE; i++)
 80022fc:	2300      	movs	r3, #0
 80022fe:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
 8002302:	e09c      	b.n	800243e <Max30102Loop+0x14e>
  {
	while (HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_12) == GPIO_PIN_SET);	// wait until the interrupt pin asserts
 8002304:	bf00      	nop
 8002306:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800230a:	48a3      	ldr	r0, [pc, #652]	; (8002598 <Max30102Loop+0x2a8>)
 800230c:	f002 f880 	bl	8004410 <HAL_GPIO_ReadPin>
 8002310:	4603      	mov	r3, r0
 8002312:	2b01      	cmp	r3, #1
 8002314:	d0f7      	beq.n	8002306 <Max30102Loop+0x16>

#ifdef FAKE_MAX30102_CLONE
    maxim_max30102_read_fifo((aun_ir_buffer + i), (aun_red_buffer + i));  // read from MAX30102 FIFO
 8002316:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800231a:	009b      	lsls	r3, r3, #2
 800231c:	4a9f      	ldr	r2, [pc, #636]	; (800259c <Max30102Loop+0x2ac>)
 800231e:	441a      	add	r2, r3
 8002320:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8002324:	009b      	lsls	r3, r3, #2
 8002326:	499e      	ldr	r1, [pc, #632]	; (80025a0 <Max30102Loop+0x2b0>)
 8002328:	440b      	add	r3, r1
 800232a:	4619      	mov	r1, r3
 800232c:	4610      	mov	r0, r2
 800232e:	f001 f8b5 	bl	800349c <maxim_max30102_read_fifo>
#else
    maxim_max30102_read_fifo((aun_red_buffer + i), (aun_ir_buffer + i));  // read from MAX30102 FIFO
#endif
    // calculate LED brightness
    if (aun_red_buffer[i] > un_prev_data)
 8002332:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8002336:	4a9a      	ldr	r2, [pc, #616]	; (80025a0 <Max30102Loop+0x2b0>)
 8002338:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 800233c:	4b99      	ldr	r3, [pc, #612]	; (80025a4 <Max30102Loop+0x2b4>)
 800233e:	681b      	ldr	r3, [r3, #0]
 8002340:	429a      	cmp	r2, r3
 8002342:	d938      	bls.n	80023b6 <Max30102Loop+0xc6>
    {
      f_temp = aun_red_buffer[i] - un_prev_data;
 8002344:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8002348:	4a95      	ldr	r2, [pc, #596]	; (80025a0 <Max30102Loop+0x2b0>)
 800234a:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 800234e:	4b95      	ldr	r3, [pc, #596]	; (80025a4 <Max30102Loop+0x2b4>)
 8002350:	681b      	ldr	r3, [r3, #0]
 8002352:	1ad3      	subs	r3, r2, r3
 8002354:	4618      	mov	r0, r3
 8002356:	f7fe fcb5 	bl	8000cc4 <__aeabi_ui2f>
 800235a:	4603      	mov	r3, r0
 800235c:	62bb      	str	r3, [r7, #40]	; 0x28
      f_temp /= (un_max - un_min);
 800235e:	4b92      	ldr	r3, [pc, #584]	; (80025a8 <Max30102Loop+0x2b8>)
 8002360:	681a      	ldr	r2, [r3, #0]
 8002362:	4b92      	ldr	r3, [pc, #584]	; (80025ac <Max30102Loop+0x2bc>)
 8002364:	681b      	ldr	r3, [r3, #0]
 8002366:	1ad3      	subs	r3, r2, r3
 8002368:	4618      	mov	r0, r3
 800236a:	f7fe fcab 	bl	8000cc4 <__aeabi_ui2f>
 800236e:	4603      	mov	r3, r0
 8002370:	4619      	mov	r1, r3
 8002372:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8002374:	f7fe fdb2 	bl	8000edc <__aeabi_fdiv>
 8002378:	4603      	mov	r3, r0
 800237a:	62bb      	str	r3, [r7, #40]	; 0x28
      f_temp *= MAX_HEART_BEAT_TRACE;
 800237c:	498c      	ldr	r1, [pc, #560]	; (80025b0 <Max30102Loop+0x2c0>)
 800237e:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8002380:	f7fe fcf8 	bl	8000d74 <__aeabi_fmul>
 8002384:	4603      	mov	r3, r0
 8002386:	62bb      	str	r3, [r7, #40]	; 0x28
      f_heartbeatTrace -= f_temp;
 8002388:	4b8a      	ldr	r3, [pc, #552]	; (80025b4 <Max30102Loop+0x2c4>)
 800238a:	681b      	ldr	r3, [r3, #0]
 800238c:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800238e:	4618      	mov	r0, r3
 8002390:	f7fe fbe6 	bl	8000b60 <__aeabi_fsub>
 8002394:	4603      	mov	r3, r0
 8002396:	461a      	mov	r2, r3
 8002398:	4b86      	ldr	r3, [pc, #536]	; (80025b4 <Max30102Loop+0x2c4>)
 800239a:	601a      	str	r2, [r3, #0]
      if (f_heartbeatTrace < -25.0f)
 800239c:	4b85      	ldr	r3, [pc, #532]	; (80025b4 <Max30102Loop+0x2c4>)
 800239e:	681b      	ldr	r3, [r3, #0]
 80023a0:	4985      	ldr	r1, [pc, #532]	; (80025b8 <Max30102Loop+0x2c8>)
 80023a2:	4618      	mov	r0, r3
 80023a4:	f7fe fe84 	bl	80010b0 <__aeabi_fcmplt>
 80023a8:	4603      	mov	r3, r0
 80023aa:	2b00      	cmp	r3, #0
 80023ac:	d03b      	beq.n	8002426 <Max30102Loop+0x136>
      {
        f_heartbeatTrace = -25.0f;
 80023ae:	4b81      	ldr	r3, [pc, #516]	; (80025b4 <Max30102Loop+0x2c4>)
 80023b0:	4a81      	ldr	r2, [pc, #516]	; (80025b8 <Max30102Loop+0x2c8>)
 80023b2:	601a      	str	r2, [r3, #0]
 80023b4:	e037      	b.n	8002426 <Max30102Loop+0x136>
      }
    }
    else
    {
	  f_temp = un_prev_data - aun_red_buffer[i];
 80023b6:	4b7b      	ldr	r3, [pc, #492]	; (80025a4 <Max30102Loop+0x2b4>)
 80023b8:	681a      	ldr	r2, [r3, #0]
 80023ba:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 80023be:	4978      	ldr	r1, [pc, #480]	; (80025a0 <Max30102Loop+0x2b0>)
 80023c0:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 80023c4:	1ad3      	subs	r3, r2, r3
 80023c6:	4618      	mov	r0, r3
 80023c8:	f7fe fc7c 	bl	8000cc4 <__aeabi_ui2f>
 80023cc:	4603      	mov	r3, r0
 80023ce:	62bb      	str	r3, [r7, #40]	; 0x28
	  f_temp /= (un_max - un_min);
 80023d0:	4b75      	ldr	r3, [pc, #468]	; (80025a8 <Max30102Loop+0x2b8>)
 80023d2:	681a      	ldr	r2, [r3, #0]
 80023d4:	4b75      	ldr	r3, [pc, #468]	; (80025ac <Max30102Loop+0x2bc>)
 80023d6:	681b      	ldr	r3, [r3, #0]
 80023d8:	1ad3      	subs	r3, r2, r3
 80023da:	4618      	mov	r0, r3
 80023dc:	f7fe fc72 	bl	8000cc4 <__aeabi_ui2f>
 80023e0:	4603      	mov	r3, r0
 80023e2:	4619      	mov	r1, r3
 80023e4:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80023e6:	f7fe fd79 	bl	8000edc <__aeabi_fdiv>
 80023ea:	4603      	mov	r3, r0
 80023ec:	62bb      	str	r3, [r7, #40]	; 0x28
	  f_temp *= MAX_HEART_BEAT_TRACE;
 80023ee:	4970      	ldr	r1, [pc, #448]	; (80025b0 <Max30102Loop+0x2c0>)
 80023f0:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80023f2:	f7fe fcbf 	bl	8000d74 <__aeabi_fmul>
 80023f6:	4603      	mov	r3, r0
 80023f8:	62bb      	str	r3, [r7, #40]	; 0x28
	  f_heartbeatTrace += f_temp;
 80023fa:	4b6e      	ldr	r3, [pc, #440]	; (80025b4 <Max30102Loop+0x2c4>)
 80023fc:	681b      	ldr	r3, [r3, #0]
 80023fe:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8002400:	4618      	mov	r0, r3
 8002402:	f7fe fbaf 	bl	8000b64 <__addsf3>
 8002406:	4603      	mov	r3, r0
 8002408:	461a      	mov	r2, r3
 800240a:	4b6a      	ldr	r3, [pc, #424]	; (80025b4 <Max30102Loop+0x2c4>)
 800240c:	601a      	str	r2, [r3, #0]
	  if (f_heartbeatTrace > MAX_HEART_BEAT_TRACE + 25.0f)
 800240e:	4b69      	ldr	r3, [pc, #420]	; (80025b4 <Max30102Loop+0x2c4>)
 8002410:	681b      	ldr	r3, [r3, #0]
 8002412:	496a      	ldr	r1, [pc, #424]	; (80025bc <Max30102Loop+0x2cc>)
 8002414:	4618      	mov	r0, r3
 8002416:	f7fe fe69 	bl	80010ec <__aeabi_fcmpgt>
 800241a:	4603      	mov	r3, r0
 800241c:	2b00      	cmp	r3, #0
 800241e:	d002      	beq.n	8002426 <Max30102Loop+0x136>
	  {
		f_heartbeatTrace = MAX_HEART_BEAT_TRACE + 25.0f;
 8002420:	4b64      	ldr	r3, [pc, #400]	; (80025b4 <Max30102Loop+0x2c4>)
 8002422:	4a66      	ldr	r2, [pc, #408]	; (80025bc <Max30102Loop+0x2cc>)
 8002424:	601a      	str	r2, [r3, #0]
//    if (x == 238)
//    {
//    	GraphicsFilledRectangle(1, 1, 238, 208, BLACK);
//    	x = 1;
//    }
    un_prev_data = aun_red_buffer[i];
 8002426:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800242a:	4a5d      	ldr	r2, [pc, #372]	; (80025a0 <Max30102Loop+0x2b0>)
 800242c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002430:	4a5c      	ldr	r2, [pc, #368]	; (80025a4 <Max30102Loop+0x2b4>)
 8002432:	6013      	str	r3, [r2, #0]
  for (i = 0U; i < BUFFER_SIZE; i++)
 8002434:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8002438:	3301      	adds	r3, #1
 800243a:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
 800243e:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8002442:	2b1f      	cmp	r3, #31
 8002444:	f67f af5e 	bls.w	8002304 <Max30102Loop+0x14>
  }

  un_min = 0x3FFFFUL;
 8002448:	4b58      	ldr	r3, [pc, #352]	; (80025ac <Max30102Loop+0x2bc>)
 800244a:	4a5d      	ldr	r2, [pc, #372]	; (80025c0 <Max30102Loop+0x2d0>)
 800244c:	601a      	str	r2, [r3, #0]
  un_max = 0UL;
 800244e:	4b56      	ldr	r3, [pc, #344]	; (80025a8 <Max30102Loop+0x2b8>)
 8002450:	2200      	movs	r2, #0
 8002452:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < BUFFER_SIZE; i++)
 8002454:	2300      	movs	r3, #0
 8002456:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
 800245a:	e024      	b.n	80024a6 <Max30102Loop+0x1b6>
  {
    if (un_min > aun_red_buffer[i])
 800245c:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8002460:	4a4f      	ldr	r2, [pc, #316]	; (80025a0 <Max30102Loop+0x2b0>)
 8002462:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8002466:	4b51      	ldr	r3, [pc, #324]	; (80025ac <Max30102Loop+0x2bc>)
 8002468:	681b      	ldr	r3, [r3, #0]
 800246a:	429a      	cmp	r2, r3
 800246c:	d206      	bcs.n	800247c <Max30102Loop+0x18c>
    {
      un_min = aun_red_buffer[i];    //update signal min for next cycle using values from this cycle
 800246e:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8002472:	4a4b      	ldr	r2, [pc, #300]	; (80025a0 <Max30102Loop+0x2b0>)
 8002474:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002478:	4a4c      	ldr	r2, [pc, #304]	; (80025ac <Max30102Loop+0x2bc>)
 800247a:	6013      	str	r3, [r2, #0]
    }
    if (un_max < aun_red_buffer[i])
 800247c:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8002480:	4a47      	ldr	r2, [pc, #284]	; (80025a0 <Max30102Loop+0x2b0>)
 8002482:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8002486:	4b48      	ldr	r3, [pc, #288]	; (80025a8 <Max30102Loop+0x2b8>)
 8002488:	681b      	ldr	r3, [r3, #0]
 800248a:	429a      	cmp	r2, r3
 800248c:	d906      	bls.n	800249c <Max30102Loop+0x1ac>
    {
      un_max = aun_red_buffer[i];    //update signal max for next cycle using values from this cycle
 800248e:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8002492:	4a43      	ldr	r2, [pc, #268]	; (80025a0 <Max30102Loop+0x2b0>)
 8002494:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002498:	4a43      	ldr	r2, [pc, #268]	; (80025a8 <Max30102Loop+0x2b8>)
 800249a:	6013      	str	r3, [r2, #0]
  for (i = 0U; i < BUFFER_SIZE; i++)
 800249c:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 80024a0:	3301      	adds	r3, #1
 80024a2:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
 80024a6:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 80024aa:	2b1f      	cmp	r3, #31
 80024ac:	d9d6      	bls.n	800245c <Max30102Loop+0x16c>
    }
  }

  // calculate heart rate and SpO2 after BUFFER_SIZE samples (ST seconds of samples) using Robert's method
  rf_heart_rate_and_oxygen_saturation(aun_ir_buffer, BUFFER_SIZE, aun_red_buffer, &n_spo2, &ch_spo2_valid, &n_heart_rate, &ch_hr_valid, &ratio, &correl);
 80024ae:	f107 0224 	add.w	r2, r7, #36	; 0x24
 80024b2:	f107 031c 	add.w	r3, r7, #28
 80024b6:	9304      	str	r3, [sp, #16]
 80024b8:	f107 0320 	add.w	r3, r7, #32
 80024bc:	9303      	str	r3, [sp, #12]
 80024be:	f107 0313 	add.w	r3, r7, #19
 80024c2:	9302      	str	r3, [sp, #8]
 80024c4:	f107 0314 	add.w	r3, r7, #20
 80024c8:	9301      	str	r3, [sp, #4]
 80024ca:	f107 031b 	add.w	r3, r7, #27
 80024ce:	9300      	str	r3, [sp, #0]
 80024d0:	4613      	mov	r3, r2
 80024d2:	4a33      	ldr	r2, [pc, #204]	; (80025a0 <Max30102Loop+0x2b0>)
 80024d4:	2120      	movs	r1, #32
 80024d6:	4831      	ldr	r0, [pc, #196]	; (800259c <Max30102Loop+0x2ac>)
 80024d8:	f000 f87e 	bl	80025d8 <rf_heart_rate_and_oxygen_saturation>


  if (ch_hr_valid && ch_spo2_valid)
 80024dc:	f997 3013 	ldrsb.w	r3, [r7, #19]
 80024e0:	2b00      	cmp	r3, #0
 80024e2:	d050      	beq.n	8002586 <Max30102Loop+0x296>
 80024e4:	f997 301b 	ldrsb.w	r3, [r7, #27]
 80024e8:	2b00      	cmp	r3, #0
 80024ea:	d04c      	beq.n	8002586 <Max30102Loop+0x296>
  {
	  *finger_on = 1;
 80024ec:	687b      	ldr	r3, [r7, #4]
 80024ee:	2201      	movs	r2, #1
 80024f0:	701a      	strb	r2, [r3, #0]
	  if (HAL_GetTick()-last_time > 10000){
 80024f2:	f001 fa4f 	bl	8003994 <HAL_GetTick>
 80024f6:	4602      	mov	r2, r0
 80024f8:	4b32      	ldr	r3, [pc, #200]	; (80025c4 <Max30102Loop+0x2d4>)
 80024fa:	681b      	ldr	r3, [r3, #0]
 80024fc:	1ad3      	subs	r3, r2, r3
 80024fe:	f242 7210 	movw	r2, #10000	; 0x2710
 8002502:	4293      	cmp	r3, r2
 8002504:	d927      	bls.n	8002556 <Max30102Loop+0x266>
		  *spo2_mean = n_spo2_sum/num;
 8002506:	4b30      	ldr	r3, [pc, #192]	; (80025c8 <Max30102Loop+0x2d8>)
 8002508:	681c      	ldr	r4, [r3, #0]
 800250a:	4b30      	ldr	r3, [pc, #192]	; (80025cc <Max30102Loop+0x2dc>)
 800250c:	781b      	ldrb	r3, [r3, #0]
 800250e:	4618      	mov	r0, r3
 8002510:	f7fe fbdc 	bl	8000ccc <__aeabi_i2f>
 8002514:	4603      	mov	r3, r0
 8002516:	4619      	mov	r1, r3
 8002518:	4620      	mov	r0, r4
 800251a:	f7fe fcdf 	bl	8000edc <__aeabi_fdiv>
 800251e:	4603      	mov	r3, r0
 8002520:	461a      	mov	r2, r3
 8002522:	68fb      	ldr	r3, [r7, #12]
 8002524:	601a      	str	r2, [r3, #0]
		  *heart_rate_mean = n_heart_rate_sum/num;
 8002526:	4b2a      	ldr	r3, [pc, #168]	; (80025d0 <Max30102Loop+0x2e0>)
 8002528:	681b      	ldr	r3, [r3, #0]
 800252a:	4a28      	ldr	r2, [pc, #160]	; (80025cc <Max30102Loop+0x2dc>)
 800252c:	7812      	ldrb	r2, [r2, #0]
 800252e:	fb93 f3f2 	sdiv	r3, r3, r2
 8002532:	461a      	mov	r2, r3
 8002534:	68bb      	ldr	r3, [r7, #8]
 8002536:	601a      	str	r2, [r3, #0]
//		  debug_printf(">>>>>>>>>>>>SPO2: %f , Heart Rate: %d\r\n", *spo2_mean, *heart_rate_mean);
		  num = 0;
 8002538:	4b24      	ldr	r3, [pc, #144]	; (80025cc <Max30102Loop+0x2dc>)
 800253a:	2200      	movs	r2, #0
 800253c:	701a      	strb	r2, [r3, #0]
		  n_spo2_sum = 0;
 800253e:	4b22      	ldr	r3, [pc, #136]	; (80025c8 <Max30102Loop+0x2d8>)
 8002540:	f04f 0200 	mov.w	r2, #0
 8002544:	601a      	str	r2, [r3, #0]
		  n_heart_rate_sum = 0;
 8002546:	4b22      	ldr	r3, [pc, #136]	; (80025d0 <Max30102Loop+0x2e0>)
 8002548:	2200      	movs	r2, #0
 800254a:	601a      	str	r2, [r3, #0]
		  last_time = HAL_GetTick();
 800254c:	f001 fa22 	bl	8003994 <HAL_GetTick>
 8002550:	4603      	mov	r3, r0
 8002552:	4a1c      	ldr	r2, [pc, #112]	; (80025c4 <Max30102Loop+0x2d4>)
 8002554:	6013      	str	r3, [r2, #0]
	  }

	  n_spo2_sum += n_spo2;
 8002556:	4b1c      	ldr	r3, [pc, #112]	; (80025c8 <Max30102Loop+0x2d8>)
 8002558:	681b      	ldr	r3, [r3, #0]
 800255a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800255c:	4611      	mov	r1, r2
 800255e:	4618      	mov	r0, r3
 8002560:	f7fe fb00 	bl	8000b64 <__addsf3>
 8002564:	4603      	mov	r3, r0
 8002566:	461a      	mov	r2, r3
 8002568:	4b17      	ldr	r3, [pc, #92]	; (80025c8 <Max30102Loop+0x2d8>)
 800256a:	601a      	str	r2, [r3, #0]
	  n_heart_rate_sum += n_heart_rate;
 800256c:	4b18      	ldr	r3, [pc, #96]	; (80025d0 <Max30102Loop+0x2e0>)
 800256e:	681a      	ldr	r2, [r3, #0]
 8002570:	697b      	ldr	r3, [r7, #20]
 8002572:	4413      	add	r3, r2
 8002574:	4a16      	ldr	r2, [pc, #88]	; (80025d0 <Max30102Loop+0x2e0>)
 8002576:	6013      	str	r3, [r2, #0]
	  num += 1;
 8002578:	4b14      	ldr	r3, [pc, #80]	; (80025cc <Max30102Loop+0x2dc>)
 800257a:	781b      	ldrb	r3, [r3, #0]
 800257c:	3301      	adds	r3, #1
 800257e:	b2da      	uxtb	r2, r3
 8002580:	4b12      	ldr	r3, [pc, #72]	; (80025cc <Max30102Loop+0x2dc>)
 8002582:	701a      	strb	r2, [r3, #0]
 8002584:	e003      	b.n	800258e <Max30102Loop+0x29e>
//	  debug_printf("SPO2: %f , Heart Rate: %d\r\n", n_spo2, n_heart_rate);
  }
  else
  {
	  *finger_on = 0;
 8002586:	687b      	ldr	r3, [r7, #4]
 8002588:	2200      	movs	r2, #0
 800258a:	701a      	strb	r2, [r3, #0]
//	  debug_printf("..........................\r\n");
  }
}
 800258c:	bf00      	nop
 800258e:	bf00      	nop
 8002590:	3734      	adds	r7, #52	; 0x34
 8002592:	46bd      	mov	sp, r7
 8002594:	bd90      	pop	{r4, r7, pc}
 8002596:	bf00      	nop
 8002598:	40010c00 	.word	0x40010c00
 800259c:	20000138 	.word	0x20000138
 80025a0:	200001b8 	.word	0x200001b8
 80025a4:	20000248 	.word	0x20000248
 80025a8:	2000024c 	.word	0x2000024c
 80025ac:	20000000 	.word	0x20000000
 80025b0:	430c0000 	.word	0x430c0000
 80025b4:	20000250 	.word	0x20000250
 80025b8:	c1c80000 	.word	0xc1c80000
 80025bc:	43250000 	.word	0x43250000
 80025c0:	0003ffff 	.word	0x0003ffff
 80025c4:	20000238 	.word	0x20000238
 80025c8:	20000240 	.word	0x20000240
 80025cc:	2000023c 	.word	0x2000023c
 80025d0:	20000244 	.word	0x20000244
 80025d4:	00000000 	.word	0x00000000

080025d8 <rf_heart_rate_and_oxygen_saturation>:
* \param[out]    *pn_heart_rate          - Calculated heart rate value
* \param[out]    *pch_hr_valid           - 1 if the calculated heart rate value is valid
*
* \retval       None
*/
{
 80025d8:	b5b0      	push	{r4, r5, r7, lr}
 80025da:	b0d6      	sub	sp, #344	; 0x158
 80025dc:	af04      	add	r7, sp, #16
 80025de:	f507 74a4 	add.w	r4, r7, #328	; 0x148
 80025e2:	f5a4 749e 	sub.w	r4, r4, #316	; 0x13c
 80025e6:	6020      	str	r0, [r4, #0]
 80025e8:	f507 70a4 	add.w	r0, r7, #328	; 0x148
 80025ec:	f5a0 70a0 	sub.w	r0, r0, #320	; 0x140
 80025f0:	6001      	str	r1, [r0, #0]
 80025f2:	f507 71a4 	add.w	r1, r7, #328	; 0x148
 80025f6:	f5a1 71a2 	sub.w	r1, r1, #324	; 0x144
 80025fa:	600a      	str	r2, [r1, #0]
 80025fc:	f507 72a4 	add.w	r2, r7, #328	; 0x148
 8002600:	f5a2 72a4 	sub.w	r2, r2, #328	; 0x148
 8002604:	6013      	str	r3, [r2, #0]
  float beta_ir, beta_red, x;
  float an_x[BUFFER_SIZE], *ptr_x; //ir
  float an_y[BUFFER_SIZE], *ptr_y; //red

  // calculates DC mean and subtracts DC from ir and red
  f_ir_mean=0.0;
 8002606:	f04f 0300 	mov.w	r3, #0
 800260a:	f8c7 3140 	str.w	r3, [r7, #320]	; 0x140
  f_red_mean=0.0;
 800260e:	f04f 0300 	mov.w	r3, #0
 8002612:	f8c7 313c 	str.w	r3, [r7, #316]	; 0x13c
  for (k=0; k<n_ir_buffer_length; ++k) {
 8002616:	2300      	movs	r3, #0
 8002618:	f8c7 3144 	str.w	r3, [r7, #324]	; 0x144
 800261c:	e030      	b.n	8002680 <rf_heart_rate_and_oxygen_saturation+0xa8>
    f_ir_mean += pun_ir_buffer[k];
 800261e:	f8d7 3144 	ldr.w	r3, [r7, #324]	; 0x144
 8002622:	009b      	lsls	r3, r3, #2
 8002624:	f507 72a4 	add.w	r2, r7, #328	; 0x148
 8002628:	f5a2 729e 	sub.w	r2, r2, #316	; 0x13c
 800262c:	6812      	ldr	r2, [r2, #0]
 800262e:	4413      	add	r3, r2
 8002630:	681b      	ldr	r3, [r3, #0]
 8002632:	4618      	mov	r0, r3
 8002634:	f7fe fb46 	bl	8000cc4 <__aeabi_ui2f>
 8002638:	4603      	mov	r3, r0
 800263a:	4619      	mov	r1, r3
 800263c:	f8d7 0140 	ldr.w	r0, [r7, #320]	; 0x140
 8002640:	f7fe fa90 	bl	8000b64 <__addsf3>
 8002644:	4603      	mov	r3, r0
 8002646:	f8c7 3140 	str.w	r3, [r7, #320]	; 0x140
    f_red_mean += pun_red_buffer[k];
 800264a:	f8d7 3144 	ldr.w	r3, [r7, #324]	; 0x144
 800264e:	009b      	lsls	r3, r3, #2
 8002650:	f507 72a4 	add.w	r2, r7, #328	; 0x148
 8002654:	f5a2 72a2 	sub.w	r2, r2, #324	; 0x144
 8002658:	6812      	ldr	r2, [r2, #0]
 800265a:	4413      	add	r3, r2
 800265c:	681b      	ldr	r3, [r3, #0]
 800265e:	4618      	mov	r0, r3
 8002660:	f7fe fb30 	bl	8000cc4 <__aeabi_ui2f>
 8002664:	4603      	mov	r3, r0
 8002666:	4619      	mov	r1, r3
 8002668:	f8d7 013c 	ldr.w	r0, [r7, #316]	; 0x13c
 800266c:	f7fe fa7a 	bl	8000b64 <__addsf3>
 8002670:	4603      	mov	r3, r0
 8002672:	f8c7 313c 	str.w	r3, [r7, #316]	; 0x13c
  for (k=0; k<n_ir_buffer_length; ++k) {
 8002676:	f8d7 3144 	ldr.w	r3, [r7, #324]	; 0x144
 800267a:	3301      	adds	r3, #1
 800267c:	f8c7 3144 	str.w	r3, [r7, #324]	; 0x144
 8002680:	f507 73a4 	add.w	r3, r7, #328	; 0x148
 8002684:	f5a3 73a0 	sub.w	r3, r3, #320	; 0x140
 8002688:	f8d7 2144 	ldr.w	r2, [r7, #324]	; 0x144
 800268c:	681b      	ldr	r3, [r3, #0]
 800268e:	429a      	cmp	r2, r3
 8002690:	dbc5      	blt.n	800261e <rf_heart_rate_and_oxygen_saturation+0x46>
  }
  f_ir_mean=f_ir_mean/n_ir_buffer_length ;
 8002692:	f507 73a4 	add.w	r3, r7, #328	; 0x148
 8002696:	f5a3 73a0 	sub.w	r3, r3, #320	; 0x140
 800269a:	6818      	ldr	r0, [r3, #0]
 800269c:	f7fe fb16 	bl	8000ccc <__aeabi_i2f>
 80026a0:	4603      	mov	r3, r0
 80026a2:	4619      	mov	r1, r3
 80026a4:	f8d7 0140 	ldr.w	r0, [r7, #320]	; 0x140
 80026a8:	f7fe fc18 	bl	8000edc <__aeabi_fdiv>
 80026ac:	4603      	mov	r3, r0
 80026ae:	f8c7 3140 	str.w	r3, [r7, #320]	; 0x140
  f_red_mean=f_red_mean/n_ir_buffer_length ;
 80026b2:	f507 73a4 	add.w	r3, r7, #328	; 0x148
 80026b6:	f5a3 73a0 	sub.w	r3, r3, #320	; 0x140
 80026ba:	6818      	ldr	r0, [r3, #0]
 80026bc:	f7fe fb06 	bl	8000ccc <__aeabi_i2f>
 80026c0:	4603      	mov	r3, r0
 80026c2:	4619      	mov	r1, r3
 80026c4:	f8d7 013c 	ldr.w	r0, [r7, #316]	; 0x13c
 80026c8:	f7fe fc08 	bl	8000edc <__aeabi_fdiv>
 80026cc:	4603      	mov	r3, r0
 80026ce:	f8c7 313c 	str.w	r3, [r7, #316]	; 0x13c

  // remove DC
  for (k=0,ptr_x=an_x,ptr_y=an_y; k<n_ir_buffer_length; ++k,++ptr_x,++ptr_y) {
 80026d2:	2300      	movs	r3, #0
 80026d4:	f8c7 3144 	str.w	r3, [r7, #324]	; 0x144
 80026d8:	f107 0394 	add.w	r3, r7, #148	; 0x94
 80026dc:	f8c7 3134 	str.w	r3, [r7, #308]	; 0x134
 80026e0:	f107 0314 	add.w	r3, r7, #20
 80026e4:	f8c7 3130 	str.w	r3, [r7, #304]	; 0x130
 80026e8:	e03e      	b.n	8002768 <rf_heart_rate_and_oxygen_saturation+0x190>
    *ptr_x = pun_ir_buffer[k] - f_ir_mean;
 80026ea:	f8d7 3144 	ldr.w	r3, [r7, #324]	; 0x144
 80026ee:	009b      	lsls	r3, r3, #2
 80026f0:	f507 72a4 	add.w	r2, r7, #328	; 0x148
 80026f4:	f5a2 729e 	sub.w	r2, r2, #316	; 0x13c
 80026f8:	6812      	ldr	r2, [r2, #0]
 80026fa:	4413      	add	r3, r2
 80026fc:	681b      	ldr	r3, [r3, #0]
 80026fe:	4618      	mov	r0, r3
 8002700:	f7fe fae0 	bl	8000cc4 <__aeabi_ui2f>
 8002704:	4603      	mov	r3, r0
 8002706:	f8d7 1140 	ldr.w	r1, [r7, #320]	; 0x140
 800270a:	4618      	mov	r0, r3
 800270c:	f7fe fa28 	bl	8000b60 <__aeabi_fsub>
 8002710:	4603      	mov	r3, r0
 8002712:	461a      	mov	r2, r3
 8002714:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
 8002718:	601a      	str	r2, [r3, #0]
    *ptr_y = pun_red_buffer[k] - f_red_mean;
 800271a:	f8d7 3144 	ldr.w	r3, [r7, #324]	; 0x144
 800271e:	009b      	lsls	r3, r3, #2
 8002720:	f507 72a4 	add.w	r2, r7, #328	; 0x148
 8002724:	f5a2 72a2 	sub.w	r2, r2, #324	; 0x144
 8002728:	6812      	ldr	r2, [r2, #0]
 800272a:	4413      	add	r3, r2
 800272c:	681b      	ldr	r3, [r3, #0]
 800272e:	4618      	mov	r0, r3
 8002730:	f7fe fac8 	bl	8000cc4 <__aeabi_ui2f>
 8002734:	4603      	mov	r3, r0
 8002736:	f8d7 113c 	ldr.w	r1, [r7, #316]	; 0x13c
 800273a:	4618      	mov	r0, r3
 800273c:	f7fe fa10 	bl	8000b60 <__aeabi_fsub>
 8002740:	4603      	mov	r3, r0
 8002742:	461a      	mov	r2, r3
 8002744:	f8d7 3130 	ldr.w	r3, [r7, #304]	; 0x130
 8002748:	601a      	str	r2, [r3, #0]
  for (k=0,ptr_x=an_x,ptr_y=an_y; k<n_ir_buffer_length; ++k,++ptr_x,++ptr_y) {
 800274a:	f8d7 3144 	ldr.w	r3, [r7, #324]	; 0x144
 800274e:	3301      	adds	r3, #1
 8002750:	f8c7 3144 	str.w	r3, [r7, #324]	; 0x144
 8002754:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
 8002758:	3304      	adds	r3, #4
 800275a:	f8c7 3134 	str.w	r3, [r7, #308]	; 0x134
 800275e:	f8d7 3130 	ldr.w	r3, [r7, #304]	; 0x130
 8002762:	3304      	adds	r3, #4
 8002764:	f8c7 3130 	str.w	r3, [r7, #304]	; 0x130
 8002768:	f507 73a4 	add.w	r3, r7, #328	; 0x148
 800276c:	f5a3 73a0 	sub.w	r3, r3, #320	; 0x140
 8002770:	f8d7 2144 	ldr.w	r2, [r7, #324]	; 0x144
 8002774:	681b      	ldr	r3, [r3, #0]
 8002776:	429a      	cmp	r2, r3
 8002778:	dbb7      	blt.n	80026ea <rf_heart_rate_and_oxygen_saturation+0x112>
  }

  // RF, remove linear trend (baseline leveling)
  beta_ir = rf_linear_regression_beta(an_x, mean_X, sum_X2);
 800277a:	f107 0394 	add.w	r3, r7, #148	; 0x94
 800277e:	4ac8      	ldr	r2, [pc, #800]	; (8002aa0 <rf_heart_rate_and_oxygen_saturation+0x4c8>)
 8002780:	49c8      	ldr	r1, [pc, #800]	; (8002aa4 <rf_heart_rate_and_oxygen_saturation+0x4cc>)
 8002782:	4618      	mov	r0, r3
 8002784:	f000 f9ac 	bl	8002ae0 <rf_linear_regression_beta>
 8002788:	f8c7 012c 	str.w	r0, [r7, #300]	; 0x12c
  beta_red = rf_linear_regression_beta(an_y, mean_X, sum_X2);
 800278c:	f107 0314 	add.w	r3, r7, #20
 8002790:	4ac3      	ldr	r2, [pc, #780]	; (8002aa0 <rf_heart_rate_and_oxygen_saturation+0x4c8>)
 8002792:	49c4      	ldr	r1, [pc, #784]	; (8002aa4 <rf_heart_rate_and_oxygen_saturation+0x4cc>)
 8002794:	4618      	mov	r0, r3
 8002796:	f000 f9a3 	bl	8002ae0 <rf_linear_regression_beta>
 800279a:	f8c7 0128 	str.w	r0, [r7, #296]	; 0x128
  for(k=0,x=-mean_X,ptr_x=an_x,ptr_y=an_y; k<n_ir_buffer_length; ++k,++x,++ptr_x,++ptr_y) {
 800279e:	2300      	movs	r3, #0
 80027a0:	f8c7 3144 	str.w	r3, [r7, #324]	; 0x144
 80027a4:	4bc0      	ldr	r3, [pc, #768]	; (8002aa8 <rf_heart_rate_and_oxygen_saturation+0x4d0>)
 80027a6:	f8c7 3138 	str.w	r3, [r7, #312]	; 0x138
 80027aa:	f107 0394 	add.w	r3, r7, #148	; 0x94
 80027ae:	f8c7 3134 	str.w	r3, [r7, #308]	; 0x134
 80027b2:	f107 0314 	add.w	r3, r7, #20
 80027b6:	f8c7 3130 	str.w	r3, [r7, #304]	; 0x130
 80027ba:	e03d      	b.n	8002838 <rf_heart_rate_and_oxygen_saturation+0x260>
    *ptr_x -= beta_ir*x;
 80027bc:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
 80027c0:	681c      	ldr	r4, [r3, #0]
 80027c2:	f8d7 1138 	ldr.w	r1, [r7, #312]	; 0x138
 80027c6:	f8d7 012c 	ldr.w	r0, [r7, #300]	; 0x12c
 80027ca:	f7fe fad3 	bl	8000d74 <__aeabi_fmul>
 80027ce:	4603      	mov	r3, r0
 80027d0:	4619      	mov	r1, r3
 80027d2:	4620      	mov	r0, r4
 80027d4:	f7fe f9c4 	bl	8000b60 <__aeabi_fsub>
 80027d8:	4603      	mov	r3, r0
 80027da:	461a      	mov	r2, r3
 80027dc:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
 80027e0:	601a      	str	r2, [r3, #0]
    *ptr_y -= beta_red*x;
 80027e2:	f8d7 3130 	ldr.w	r3, [r7, #304]	; 0x130
 80027e6:	681c      	ldr	r4, [r3, #0]
 80027e8:	f8d7 1138 	ldr.w	r1, [r7, #312]	; 0x138
 80027ec:	f8d7 0128 	ldr.w	r0, [r7, #296]	; 0x128
 80027f0:	f7fe fac0 	bl	8000d74 <__aeabi_fmul>
 80027f4:	4603      	mov	r3, r0
 80027f6:	4619      	mov	r1, r3
 80027f8:	4620      	mov	r0, r4
 80027fa:	f7fe f9b1 	bl	8000b60 <__aeabi_fsub>
 80027fe:	4603      	mov	r3, r0
 8002800:	461a      	mov	r2, r3
 8002802:	f8d7 3130 	ldr.w	r3, [r7, #304]	; 0x130
 8002806:	601a      	str	r2, [r3, #0]
  for(k=0,x=-mean_X,ptr_x=an_x,ptr_y=an_y; k<n_ir_buffer_length; ++k,++x,++ptr_x,++ptr_y) {
 8002808:	f8d7 3144 	ldr.w	r3, [r7, #324]	; 0x144
 800280c:	3301      	adds	r3, #1
 800280e:	f8c7 3144 	str.w	r3, [r7, #324]	; 0x144
 8002812:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
 8002816:	f8d7 0138 	ldr.w	r0, [r7, #312]	; 0x138
 800281a:	f7fe f9a3 	bl	8000b64 <__addsf3>
 800281e:	4603      	mov	r3, r0
 8002820:	f8c7 3138 	str.w	r3, [r7, #312]	; 0x138
 8002824:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
 8002828:	3304      	adds	r3, #4
 800282a:	f8c7 3134 	str.w	r3, [r7, #308]	; 0x134
 800282e:	f8d7 3130 	ldr.w	r3, [r7, #304]	; 0x130
 8002832:	3304      	adds	r3, #4
 8002834:	f8c7 3130 	str.w	r3, [r7, #304]	; 0x130
 8002838:	f507 73a4 	add.w	r3, r7, #328	; 0x148
 800283c:	f5a3 73a0 	sub.w	r3, r3, #320	; 0x140
 8002840:	f8d7 2144 	ldr.w	r2, [r7, #324]	; 0x144
 8002844:	681b      	ldr	r3, [r3, #0]
 8002846:	429a      	cmp	r2, r3
 8002848:	dbb8      	blt.n	80027bc <rf_heart_rate_and_oxygen_saturation+0x1e4>
  }

    // For SpO2 calculate RMS of both AC signals. In addition, pulse detector needs raw sum of squares for IR
  f_y_ac=rf_rms(an_y,n_ir_buffer_length,&f_red_sumsq);
 800284a:	f507 728a 	add.w	r2, r7, #276	; 0x114
 800284e:	f507 73a4 	add.w	r3, r7, #328	; 0x148
 8002852:	f5a3 73a0 	sub.w	r3, r3, #320	; 0x140
 8002856:	f107 0014 	add.w	r0, r7, #20
 800285a:	6819      	ldr	r1, [r3, #0]
 800285c:	f000 fab8 	bl	8002dd0 <rf_rms>
 8002860:	f8c7 0124 	str.w	r0, [r7, #292]	; 0x124
  f_x_ac=rf_rms(an_x,n_ir_buffer_length,&f_ir_sumsq);
 8002864:	f507 728c 	add.w	r2, r7, #280	; 0x118
 8002868:	f507 73a4 	add.w	r3, r7, #328	; 0x148
 800286c:	f5a3 73a0 	sub.w	r3, r3, #320	; 0x140
 8002870:	f107 0094 	add.w	r0, r7, #148	; 0x94
 8002874:	6819      	ldr	r1, [r3, #0]
 8002876:	f000 faab 	bl	8002dd0 <rf_rms>
 800287a:	f8c7 0120 	str.w	r0, [r7, #288]	; 0x120

  // Calculate Pearson correlation between red and IR
  *correl=rf_Pcorrelation(an_x, an_y, n_ir_buffer_length)/sqrt(f_red_sumsq*f_ir_sumsq);
 800287e:	f507 73a4 	add.w	r3, r7, #328	; 0x148
 8002882:	f5a3 73a0 	sub.w	r3, r3, #320	; 0x140
 8002886:	f107 0114 	add.w	r1, r7, #20
 800288a:	f107 0094 	add.w	r0, r7, #148	; 0x94
 800288e:	681a      	ldr	r2, [r3, #0]
 8002890:	f000 faef 	bl	8002e72 <rf_Pcorrelation>
 8002894:	4603      	mov	r3, r0
 8002896:	4618      	mov	r0, r3
 8002898:	f7fd fdbe 	bl	8000418 <__aeabi_f2d>
 800289c:	4604      	mov	r4, r0
 800289e:	460d      	mov	r5, r1
 80028a0:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 80028a4:	f8d7 2118 	ldr.w	r2, [r7, #280]	; 0x118
 80028a8:	4611      	mov	r1, r2
 80028aa:	4618      	mov	r0, r3
 80028ac:	f7fe fa62 	bl	8000d74 <__aeabi_fmul>
 80028b0:	4603      	mov	r3, r0
 80028b2:	4618      	mov	r0, r3
 80028b4:	f7fd fdb0 	bl	8000418 <__aeabi_f2d>
 80028b8:	4602      	mov	r2, r0
 80028ba:	460b      	mov	r3, r1
 80028bc:	4610      	mov	r0, r2
 80028be:	4619      	mov	r1, r3
 80028c0:	f004 fe22 	bl	8007508 <sqrt>
 80028c4:	4602      	mov	r2, r0
 80028c6:	460b      	mov	r3, r1
 80028c8:	4620      	mov	r0, r4
 80028ca:	4629      	mov	r1, r5
 80028cc:	f7fd ff26 	bl	800071c <__aeabi_ddiv>
 80028d0:	4602      	mov	r2, r0
 80028d2:	460b      	mov	r3, r1
 80028d4:	4610      	mov	r0, r2
 80028d6:	4619      	mov	r1, r3
 80028d8:	f7fe f8ee 	bl	8000ab8 <__aeabi_d2f>
 80028dc:	4602      	mov	r2, r0
 80028de:	f8d7 3168 	ldr.w	r3, [r7, #360]	; 0x168
 80028e2:	601a      	str	r2, [r3, #0]

  // Find signal periodicity
  if(*correl>=min_pearson_correlation) {
 80028e4:	f8d7 3168 	ldr.w	r3, [r7, #360]	; 0x168
 80028e8:	681b      	ldr	r3, [r3, #0]
 80028ea:	4970      	ldr	r1, [pc, #448]	; (8002aac <rf_heart_rate_and_oxygen_saturation+0x4d4>)
 80028ec:	4618      	mov	r0, r3
 80028ee:	f7fe fbf3 	bl	80010d8 <__aeabi_fcmpge>
 80028f2:	4603      	mov	r3, r0
 80028f4:	2b00      	cmp	r3, #0
 80028f6:	d027      	beq.n	8002948 <rf_heart_rate_and_oxygen_saturation+0x370>
    // At the beginning of oximetry run the exact range of heart rate is unknown. This may lead to wrong rate if the next call does not find the _first_
    // peak of the autocorrelation function. E.g., second peak would yield only 50% of the true rate.
    if(LOWEST_PERIOD==n_last_peak_interval)
 80028f8:	4b6d      	ldr	r3, [pc, #436]	; (8002ab0 <rf_heart_rate_and_oxygen_saturation+0x4d8>)
 80028fa:	681b      	ldr	r3, [r3, #0]
 80028fc:	2b08      	cmp	r3, #8
 80028fe:	d10c      	bne.n	800291a <rf_heart_rate_and_oxygen_saturation+0x342>
      rf_initialize_periodicity_search(an_x, BUFFER_SIZE, &n_last_peak_interval, HIGHEST_PERIOD, min_autocorrelation_ratio, f_ir_sumsq);
 8002900:	f8d7 3118 	ldr.w	r3, [r7, #280]	; 0x118
 8002904:	f107 0094 	add.w	r0, r7, #148	; 0x94
 8002908:	9301      	str	r3, [sp, #4]
 800290a:	f04f 537c 	mov.w	r3, #1056964608	; 0x3f000000
 800290e:	9300      	str	r3, [sp, #0]
 8002910:	2325      	movs	r3, #37	; 0x25
 8002912:	4a67      	ldr	r2, [pc, #412]	; (8002ab0 <rf_heart_rate_and_oxygen_saturation+0x4d8>)
 8002914:	2120      	movs	r1, #32
 8002916:	f000 f962 	bl	8002bde <rf_initialize_periodicity_search>
    // RF, If correlation os good, then find average periodicity of the IR signal. If aperiodic, return periodicity of 0
    if(n_last_peak_interval!=0)
 800291a:	4b65      	ldr	r3, [pc, #404]	; (8002ab0 <rf_heart_rate_and_oxygen_saturation+0x4d8>)
 800291c:	681b      	ldr	r3, [r3, #0]
 800291e:	2b00      	cmp	r3, #0
 8002920:	d015      	beq.n	800294e <rf_heart_rate_and_oxygen_saturation+0x376>
      rf_signal_periodicity(an_x, BUFFER_SIZE, &n_last_peak_interval, LOWEST_PERIOD, HIGHEST_PERIOD, min_autocorrelation_ratio, f_ir_sumsq, ratio);
 8002922:	f8d7 3118 	ldr.w	r3, [r7, #280]	; 0x118
 8002926:	f107 0094 	add.w	r0, r7, #148	; 0x94
 800292a:	f8d7 2164 	ldr.w	r2, [r7, #356]	; 0x164
 800292e:	9203      	str	r2, [sp, #12]
 8002930:	9302      	str	r3, [sp, #8]
 8002932:	f04f 537c 	mov.w	r3, #1056964608	; 0x3f000000
 8002936:	9301      	str	r3, [sp, #4]
 8002938:	2325      	movs	r3, #37	; 0x25
 800293a:	9300      	str	r3, [sp, #0]
 800293c:	2308      	movs	r3, #8
 800293e:	4a5c      	ldr	r2, [pc, #368]	; (8002ab0 <rf_heart_rate_and_oxygen_saturation+0x4d8>)
 8002940:	2120      	movs	r1, #32
 8002942:	f000 f9bf 	bl	8002cc4 <rf_signal_periodicity>
 8002946:	e002      	b.n	800294e <rf_heart_rate_and_oxygen_saturation+0x376>
  } else n_last_peak_interval=0;
 8002948:	4b59      	ldr	r3, [pc, #356]	; (8002ab0 <rf_heart_rate_and_oxygen_saturation+0x4d8>)
 800294a:	2200      	movs	r2, #0
 800294c:	601a      	str	r2, [r3, #0]

  // Calculate heart rate if periodicity detector was successful. Otherwise, reset peak interval to its initial value and report error.
  if(n_last_peak_interval!=0) {
 800294e:	4b58      	ldr	r3, [pc, #352]	; (8002ab0 <rf_heart_rate_and_oxygen_saturation+0x4d8>)
 8002950:	681b      	ldr	r3, [r3, #0]
 8002952:	2b00      	cmp	r3, #0
 8002954:	d02f      	beq.n	80029b6 <rf_heart_rate_and_oxygen_saturation+0x3de>
    *pn_heart_rate = (int32_t)(FS60/n_last_peak_interval);
 8002956:	4b56      	ldr	r3, [pc, #344]	; (8002ab0 <rf_heart_rate_and_oxygen_saturation+0x4d8>)
 8002958:	681b      	ldr	r3, [r3, #0]
 800295a:	f240 52dc 	movw	r2, #1500	; 0x5dc
 800295e:	fb92 f2f3 	sdiv	r2, r2, r3
 8002962:	f8d7 315c 	ldr.w	r3, [r7, #348]	; 0x15c
 8002966:	601a      	str	r2, [r3, #0]
    *pch_hr_valid  = 1;
 8002968:	f8d7 3160 	ldr.w	r3, [r7, #352]	; 0x160
 800296c:	2201      	movs	r2, #1
 800296e:	701a      	strb	r2, [r3, #0]
    *pch_spo2_valid  = 0;
    return;
  }

  // After trend removal, the mean represents DC level
  xy_ratio= (f_y_ac*f_ir_mean)/(f_x_ac*f_red_mean);  //formula is (f_y_ac*f_x_dc) / (f_x_ac*f_y_dc) ;
 8002970:	f8d7 1140 	ldr.w	r1, [r7, #320]	; 0x140
 8002974:	f8d7 0124 	ldr.w	r0, [r7, #292]	; 0x124
 8002978:	f7fe f9fc 	bl	8000d74 <__aeabi_fmul>
 800297c:	4603      	mov	r3, r0
 800297e:	461c      	mov	r4, r3
 8002980:	f8d7 113c 	ldr.w	r1, [r7, #316]	; 0x13c
 8002984:	f8d7 0120 	ldr.w	r0, [r7, #288]	; 0x120
 8002988:	f7fe f9f4 	bl	8000d74 <__aeabi_fmul>
 800298c:	4603      	mov	r3, r0
 800298e:	4619      	mov	r1, r3
 8002990:	4620      	mov	r0, r4
 8002992:	f7fe faa3 	bl	8000edc <__aeabi_fdiv>
 8002996:	4603      	mov	r3, r0
 8002998:	f8c7 311c 	str.w	r3, [r7, #284]	; 0x11c
  if(xy_ratio>0.02 && xy_ratio<1.84) { // Check boundaries of applicability
 800299c:	f8d7 011c 	ldr.w	r0, [r7, #284]	; 0x11c
 80029a0:	f7fd fd3a 	bl	8000418 <__aeabi_f2d>
 80029a4:	a334      	add	r3, pc, #208	; (adr r3, 8002a78 <rf_heart_rate_and_oxygen_saturation+0x4a0>)
 80029a6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80029aa:	f7fe f81d 	bl	80009e8 <__aeabi_dcmpgt>
 80029ae:	4603      	mov	r3, r0
 80029b0:	2b00      	cmp	r3, #0
 80029b2:	d117      	bne.n	80029e4 <rf_heart_rate_and_oxygen_saturation+0x40c>
 80029b4:	e082      	b.n	8002abc <rf_heart_rate_and_oxygen_saturation+0x4e4>
    n_last_peak_interval=LOWEST_PERIOD;
 80029b6:	4b3e      	ldr	r3, [pc, #248]	; (8002ab0 <rf_heart_rate_and_oxygen_saturation+0x4d8>)
 80029b8:	2208      	movs	r2, #8
 80029ba:	601a      	str	r2, [r3, #0]
    *pn_heart_rate = -999; // unable to calculate because signal looks aperiodic
 80029bc:	f8d7 315c 	ldr.w	r3, [r7, #348]	; 0x15c
 80029c0:	4a3c      	ldr	r2, [pc, #240]	; (8002ab4 <rf_heart_rate_and_oxygen_saturation+0x4dc>)
 80029c2:	601a      	str	r2, [r3, #0]
    *pch_hr_valid  = 0;
 80029c4:	f8d7 3160 	ldr.w	r3, [r7, #352]	; 0x160
 80029c8:	2200      	movs	r2, #0
 80029ca:	701a      	strb	r2, [r3, #0]
    *pn_spo2 =  -999 ; // do not use SPO2 from this corrupt signal
 80029cc:	f507 73a4 	add.w	r3, r7, #328	; 0x148
 80029d0:	f5a3 73a4 	sub.w	r3, r3, #328	; 0x148
 80029d4:	681b      	ldr	r3, [r3, #0]
 80029d6:	4a38      	ldr	r2, [pc, #224]	; (8002ab8 <rf_heart_rate_and_oxygen_saturation+0x4e0>)
 80029d8:	601a      	str	r2, [r3, #0]
    *pch_spo2_valid  = 0;
 80029da:	f8d7 3158 	ldr.w	r3, [r7, #344]	; 0x158
 80029de:	2200      	movs	r2, #0
 80029e0:	701a      	strb	r2, [r3, #0]
 80029e2:	e076      	b.n	8002ad2 <rf_heart_rate_and_oxygen_saturation+0x4fa>
  if(xy_ratio>0.02 && xy_ratio<1.84) { // Check boundaries of applicability
 80029e4:	f8d7 011c 	ldr.w	r0, [r7, #284]	; 0x11c
 80029e8:	f7fd fd16 	bl	8000418 <__aeabi_f2d>
 80029ec:	a324      	add	r3, pc, #144	; (adr r3, 8002a80 <rf_heart_rate_and_oxygen_saturation+0x4a8>)
 80029ee:	e9d3 2300 	ldrd	r2, r3, [r3]
 80029f2:	f7fd ffdb 	bl	80009ac <__aeabi_dcmplt>
 80029f6:	4603      	mov	r3, r0
 80029f8:	2b00      	cmp	r3, #0
 80029fa:	d05f      	beq.n	8002abc <rf_heart_rate_and_oxygen_saturation+0x4e4>
    *pn_spo2 = (-45.060*xy_ratio + 30.354)*xy_ratio + 94.845;
 80029fc:	f8d7 011c 	ldr.w	r0, [r7, #284]	; 0x11c
 8002a00:	f7fd fd0a 	bl	8000418 <__aeabi_f2d>
 8002a04:	a320      	add	r3, pc, #128	; (adr r3, 8002a88 <rf_heart_rate_and_oxygen_saturation+0x4b0>)
 8002a06:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002a0a:	f7fd fd5d 	bl	80004c8 <__aeabi_dmul>
 8002a0e:	4602      	mov	r2, r0
 8002a10:	460b      	mov	r3, r1
 8002a12:	4610      	mov	r0, r2
 8002a14:	4619      	mov	r1, r3
 8002a16:	a31e      	add	r3, pc, #120	; (adr r3, 8002a90 <rf_heart_rate_and_oxygen_saturation+0x4b8>)
 8002a18:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002a1c:	f7fd fb9e 	bl	800015c <__adddf3>
 8002a20:	4602      	mov	r2, r0
 8002a22:	460b      	mov	r3, r1
 8002a24:	4614      	mov	r4, r2
 8002a26:	461d      	mov	r5, r3
 8002a28:	f8d7 011c 	ldr.w	r0, [r7, #284]	; 0x11c
 8002a2c:	f7fd fcf4 	bl	8000418 <__aeabi_f2d>
 8002a30:	4602      	mov	r2, r0
 8002a32:	460b      	mov	r3, r1
 8002a34:	4620      	mov	r0, r4
 8002a36:	4629      	mov	r1, r5
 8002a38:	f7fd fd46 	bl	80004c8 <__aeabi_dmul>
 8002a3c:	4602      	mov	r2, r0
 8002a3e:	460b      	mov	r3, r1
 8002a40:	4610      	mov	r0, r2
 8002a42:	4619      	mov	r1, r3
 8002a44:	a314      	add	r3, pc, #80	; (adr r3, 8002a98 <rf_heart_rate_and_oxygen_saturation+0x4c0>)
 8002a46:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002a4a:	f7fd fb87 	bl	800015c <__adddf3>
 8002a4e:	4602      	mov	r2, r0
 8002a50:	460b      	mov	r3, r1
 8002a52:	4610      	mov	r0, r2
 8002a54:	4619      	mov	r1, r3
 8002a56:	f7fe f82f 	bl	8000ab8 <__aeabi_d2f>
 8002a5a:	4602      	mov	r2, r0
 8002a5c:	f507 73a4 	add.w	r3, r7, #328	; 0x148
 8002a60:	f5a3 73a4 	sub.w	r3, r3, #328	; 0x148
 8002a64:	681b      	ldr	r3, [r3, #0]
 8002a66:	601a      	str	r2, [r3, #0]
    *pch_spo2_valid = 1;
 8002a68:	f8d7 3158 	ldr.w	r3, [r7, #344]	; 0x158
 8002a6c:	2201      	movs	r2, #1
 8002a6e:	701a      	strb	r2, [r3, #0]
 8002a70:	e02f      	b.n	8002ad2 <rf_heart_rate_and_oxygen_saturation+0x4fa>
 8002a72:	bf00      	nop
 8002a74:	f3af 8000 	nop.w
 8002a78:	47ae147b 	.word	0x47ae147b
 8002a7c:	3f947ae1 	.word	0x3f947ae1
 8002a80:	d70a3d71 	.word	0xd70a3d71
 8002a84:	3ffd70a3 	.word	0x3ffd70a3
 8002a88:	147ae148 	.word	0x147ae148
 8002a8c:	c04687ae 	.word	0xc04687ae
 8002a90:	be76c8b4 	.word	0xbe76c8b4
 8002a94:	403e5a9f 	.word	0x403e5a9f
 8002a98:	7ae147ae 	.word	0x7ae147ae
 8002a9c:	4057b614 	.word	0x4057b614
 8002aa0:	47a2be80 	.word	0x47a2be80
 8002aa4:	41780000 	.word	0x41780000
 8002aa8:	c1780000 	.word	0xc1780000
 8002aac:	3f4ccccd 	.word	0x3f4ccccd
 8002ab0:	20000004 	.word	0x20000004
 8002ab4:	fffffc19 	.word	0xfffffc19
 8002ab8:	c479c000 	.word	0xc479c000
  } else {
    *pn_spo2 =  -999 ; // do not use SPO2 since signal an_ratio is out of range
 8002abc:	f507 73a4 	add.w	r3, r7, #328	; 0x148
 8002ac0:	f5a3 73a4 	sub.w	r3, r3, #328	; 0x148
 8002ac4:	681b      	ldr	r3, [r3, #0]
 8002ac6:	4a05      	ldr	r2, [pc, #20]	; (8002adc <rf_heart_rate_and_oxygen_saturation+0x504>)
 8002ac8:	601a      	str	r2, [r3, #0]
    *pch_spo2_valid  = 0;
 8002aca:	f8d7 3158 	ldr.w	r3, [r7, #344]	; 0x158
 8002ace:	2200      	movs	r2, #0
 8002ad0:	701a      	strb	r2, [r3, #0]
  }
}
 8002ad2:	f507 77a4 	add.w	r7, r7, #328	; 0x148
 8002ad6:	46bd      	mov	sp, r7
 8002ad8:	bdb0      	pop	{r4, r5, r7, pc}
 8002ada:	bf00      	nop
 8002adc:	c479c000 	.word	0xc479c000

08002ae0 <rf_linear_regression_beta>:
*               point index values (0 to BUFFER_SIZE-1). xmean must equal to (BUFFER_SIZE-1)/2! sum_x2 is
*               the sum of squares of the mean-centered index values.
*               Robert Fraczkiewicz, 12/22/2017
* \retval       Beta
*/
{
 8002ae0:	b580      	push	{r7, lr}
 8002ae2:	b088      	sub	sp, #32
 8002ae4:	af00      	add	r7, sp, #0
 8002ae6:	60f8      	str	r0, [r7, #12]
 8002ae8:	60b9      	str	r1, [r7, #8]
 8002aea:	607a      	str	r2, [r7, #4]
  float x,beta,*pn_ptr;
  beta=0.0;
 8002aec:	f04f 0300 	mov.w	r3, #0
 8002af0:	61bb      	str	r3, [r7, #24]
  for(x=-xmean,pn_ptr=pn_x;x<=xmean;++x,++pn_ptr)
 8002af2:	68bb      	ldr	r3, [r7, #8]
 8002af4:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000
 8002af8:	61fb      	str	r3, [r7, #28]
 8002afa:	68fb      	ldr	r3, [r7, #12]
 8002afc:	617b      	str	r3, [r7, #20]
 8002afe:	e016      	b.n	8002b2e <rf_linear_regression_beta+0x4e>
    beta+=x*(*pn_ptr);
 8002b00:	697b      	ldr	r3, [r7, #20]
 8002b02:	681b      	ldr	r3, [r3, #0]
 8002b04:	69f9      	ldr	r1, [r7, #28]
 8002b06:	4618      	mov	r0, r3
 8002b08:	f7fe f934 	bl	8000d74 <__aeabi_fmul>
 8002b0c:	4603      	mov	r3, r0
 8002b0e:	4619      	mov	r1, r3
 8002b10:	69b8      	ldr	r0, [r7, #24]
 8002b12:	f7fe f827 	bl	8000b64 <__addsf3>
 8002b16:	4603      	mov	r3, r0
 8002b18:	61bb      	str	r3, [r7, #24]
  for(x=-xmean,pn_ptr=pn_x;x<=xmean;++x,++pn_ptr)
 8002b1a:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
 8002b1e:	69f8      	ldr	r0, [r7, #28]
 8002b20:	f7fe f820 	bl	8000b64 <__addsf3>
 8002b24:	4603      	mov	r3, r0
 8002b26:	61fb      	str	r3, [r7, #28]
 8002b28:	697b      	ldr	r3, [r7, #20]
 8002b2a:	3304      	adds	r3, #4
 8002b2c:	617b      	str	r3, [r7, #20]
 8002b2e:	68b9      	ldr	r1, [r7, #8]
 8002b30:	69f8      	ldr	r0, [r7, #28]
 8002b32:	f7fe fac7 	bl	80010c4 <__aeabi_fcmple>
 8002b36:	4603      	mov	r3, r0
 8002b38:	2b00      	cmp	r3, #0
 8002b3a:	d1e1      	bne.n	8002b00 <rf_linear_regression_beta+0x20>
  return beta/sum_x2;
 8002b3c:	6879      	ldr	r1, [r7, #4]
 8002b3e:	69b8      	ldr	r0, [r7, #24]
 8002b40:	f7fe f9cc 	bl	8000edc <__aeabi_fdiv>
 8002b44:	4603      	mov	r3, r0
}
 8002b46:	4618      	mov	r0, r3
 8002b48:	3720      	adds	r7, #32
 8002b4a:	46bd      	mov	sp, r7
 8002b4c:	bd80      	pop	{r7, pc}

08002b4e <rf_autocorrelation>:
* \par          Details
*               Compute autocorrelation sequence's n_lag's element for a given series pn_x
*               Robert Fraczkiewicz, 12/21/2017
* \retval       Autocorrelation sum
*/
{
 8002b4e:	b580      	push	{r7, lr}
 8002b50:	b088      	sub	sp, #32
 8002b52:	af00      	add	r7, sp, #0
 8002b54:	60f8      	str	r0, [r7, #12]
 8002b56:	60b9      	str	r1, [r7, #8]
 8002b58:	607a      	str	r2, [r7, #4]
  int16_t i, n_temp=n_size-n_lag;
 8002b5a:	68bb      	ldr	r3, [r7, #8]
 8002b5c:	b29a      	uxth	r2, r3
 8002b5e:	687b      	ldr	r3, [r7, #4]
 8002b60:	b29b      	uxth	r3, r3
 8002b62:	1ad3      	subs	r3, r2, r3
 8002b64:	b29b      	uxth	r3, r3
 8002b66:	827b      	strh	r3, [r7, #18]
  float sum=0.0,*pn_ptr;
 8002b68:	f04f 0300 	mov.w	r3, #0
 8002b6c:	61bb      	str	r3, [r7, #24]
  if(n_temp<=0) return sum;
 8002b6e:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 8002b72:	2b00      	cmp	r3, #0
 8002b74:	dc01      	bgt.n	8002b7a <rf_autocorrelation+0x2c>
 8002b76:	69bb      	ldr	r3, [r7, #24]
 8002b78:	e02d      	b.n	8002bd6 <rf_autocorrelation+0x88>
  for (i=0,pn_ptr=pn_x; i<n_temp; ++i,++pn_ptr) {
 8002b7a:	2300      	movs	r3, #0
 8002b7c:	83fb      	strh	r3, [r7, #30]
 8002b7e:	68fb      	ldr	r3, [r7, #12]
 8002b80:	617b      	str	r3, [r7, #20]
 8002b82:	e017      	b.n	8002bb4 <rf_autocorrelation+0x66>
    sum += (*pn_ptr)*(*(pn_ptr+n_lag));
 8002b84:	697b      	ldr	r3, [r7, #20]
 8002b86:	6818      	ldr	r0, [r3, #0]
 8002b88:	687b      	ldr	r3, [r7, #4]
 8002b8a:	009b      	lsls	r3, r3, #2
 8002b8c:	697a      	ldr	r2, [r7, #20]
 8002b8e:	4413      	add	r3, r2
 8002b90:	681b      	ldr	r3, [r3, #0]
 8002b92:	4619      	mov	r1, r3
 8002b94:	f7fe f8ee 	bl	8000d74 <__aeabi_fmul>
 8002b98:	4603      	mov	r3, r0
 8002b9a:	4619      	mov	r1, r3
 8002b9c:	69b8      	ldr	r0, [r7, #24]
 8002b9e:	f7fd ffe1 	bl	8000b64 <__addsf3>
 8002ba2:	4603      	mov	r3, r0
 8002ba4:	61bb      	str	r3, [r7, #24]
  for (i=0,pn_ptr=pn_x; i<n_temp; ++i,++pn_ptr) {
 8002ba6:	8bfb      	ldrh	r3, [r7, #30]
 8002ba8:	3301      	adds	r3, #1
 8002baa:	b29b      	uxth	r3, r3
 8002bac:	83fb      	strh	r3, [r7, #30]
 8002bae:	697b      	ldr	r3, [r7, #20]
 8002bb0:	3304      	adds	r3, #4
 8002bb2:	617b      	str	r3, [r7, #20]
 8002bb4:	f9b7 201e 	ldrsh.w	r2, [r7, #30]
 8002bb8:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 8002bbc:	429a      	cmp	r2, r3
 8002bbe:	dbe1      	blt.n	8002b84 <rf_autocorrelation+0x36>
  }
  return sum/n_temp;
 8002bc0:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 8002bc4:	4618      	mov	r0, r3
 8002bc6:	f7fe f881 	bl	8000ccc <__aeabi_i2f>
 8002bca:	4603      	mov	r3, r0
 8002bcc:	4619      	mov	r1, r3
 8002bce:	69b8      	ldr	r0, [r7, #24]
 8002bd0:	f7fe f984 	bl	8000edc <__aeabi_fdiv>
 8002bd4:	4603      	mov	r3, r0
}
 8002bd6:	4618      	mov	r0, r3
 8002bd8:	3720      	adds	r7, #32
 8002bda:	46bd      	mov	sp, r7
 8002bdc:	bd80      	pop	{r7, pc}

08002bde <rf_initialize_periodicity_search>:
*               of the autocorrelation at lag=0, then the input signal is insufficiently
*               periodic and probably indicates motion artifacts.
*               Robert Fraczkiewicz, 04/25/2020
* \retval       Average distance between peaks
*/
{
 8002bde:	b580      	push	{r7, lr}
 8002be0:	b088      	sub	sp, #32
 8002be2:	af00      	add	r7, sp, #0
 8002be4:	60f8      	str	r0, [r7, #12]
 8002be6:	60b9      	str	r1, [r7, #8]
 8002be8:	607a      	str	r2, [r7, #4]
 8002bea:	603b      	str	r3, [r7, #0]
  int32_t n_lag;
  float aut,aut_right;
  // At this point, *p_last_periodicity = LOWEST_PERIOD. Start walking to the right,
  // two steps at a time, until lag ratio fulfills quality criteria or HIGHEST_PERIOD
  // is reached.
  n_lag=*p_last_periodicity;
 8002bec:	687b      	ldr	r3, [r7, #4]
 8002bee:	681b      	ldr	r3, [r3, #0]
 8002bf0:	61fb      	str	r3, [r7, #28]
  aut_right=aut=rf_autocorrelation(pn_x, n_size, n_lag);
 8002bf2:	69fa      	ldr	r2, [r7, #28]
 8002bf4:	68b9      	ldr	r1, [r7, #8]
 8002bf6:	68f8      	ldr	r0, [r7, #12]
 8002bf8:	f7ff ffa9 	bl	8002b4e <rf_autocorrelation>
 8002bfc:	6178      	str	r0, [r7, #20]
 8002bfe:	697b      	ldr	r3, [r7, #20]
 8002c00:	61bb      	str	r3, [r7, #24]
  // Check sanity
  if(aut/aut_lag0 >= min_aut_ratio) {
 8002c02:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8002c04:	6978      	ldr	r0, [r7, #20]
 8002c06:	f7fe f969 	bl	8000edc <__aeabi_fdiv>
 8002c0a:	4603      	mov	r3, r0
 8002c0c:	4619      	mov	r1, r3
 8002c0e:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8002c10:	f7fe fa58 	bl	80010c4 <__aeabi_fcmple>
 8002c14:	4603      	mov	r3, r0
 8002c16:	2b00      	cmp	r3, #0
 8002c18:	d02b      	beq.n	8002c72 <rf_initialize_periodicity_search+0x94>
    // Either quality criterion, min_aut_ratio, is too low, or heart rate is too high.
    // Are we on autocorrelation's downward slope? If yes, continue to a local minimum.
    // If not, continue to the next block.
    do {
      aut=aut_right;
 8002c1a:	69bb      	ldr	r3, [r7, #24]
 8002c1c:	617b      	str	r3, [r7, #20]
      n_lag+=2;
 8002c1e:	69fb      	ldr	r3, [r7, #28]
 8002c20:	3302      	adds	r3, #2
 8002c22:	61fb      	str	r3, [r7, #28]
      aut_right=rf_autocorrelation(pn_x, n_size, n_lag);
 8002c24:	69fa      	ldr	r2, [r7, #28]
 8002c26:	68b9      	ldr	r1, [r7, #8]
 8002c28:	68f8      	ldr	r0, [r7, #12]
 8002c2a:	f7ff ff90 	bl	8002b4e <rf_autocorrelation>
 8002c2e:	61b8      	str	r0, [r7, #24]
    } while(aut_right/aut_lag0 >= min_aut_ratio && aut_right<aut && n_lag<=n_max_distance);
 8002c30:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8002c32:	69b8      	ldr	r0, [r7, #24]
 8002c34:	f7fe f952 	bl	8000edc <__aeabi_fdiv>
 8002c38:	4603      	mov	r3, r0
 8002c3a:	4619      	mov	r1, r3
 8002c3c:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8002c3e:	f7fe fa41 	bl	80010c4 <__aeabi_fcmple>
 8002c42:	4603      	mov	r3, r0
 8002c44:	2b00      	cmp	r3, #0
 8002c46:	d00a      	beq.n	8002c5e <rf_initialize_periodicity_search+0x80>
 8002c48:	6979      	ldr	r1, [r7, #20]
 8002c4a:	69b8      	ldr	r0, [r7, #24]
 8002c4c:	f7fe fa30 	bl	80010b0 <__aeabi_fcmplt>
 8002c50:	4603      	mov	r3, r0
 8002c52:	2b00      	cmp	r3, #0
 8002c54:	d003      	beq.n	8002c5e <rf_initialize_periodicity_search+0x80>
 8002c56:	69fa      	ldr	r2, [r7, #28]
 8002c58:	683b      	ldr	r3, [r7, #0]
 8002c5a:	429a      	cmp	r2, r3
 8002c5c:	dddd      	ble.n	8002c1a <rf_initialize_periodicity_search+0x3c>
    if(n_lag>n_max_distance) {
 8002c5e:	69fa      	ldr	r2, [r7, #28]
 8002c60:	683b      	ldr	r3, [r7, #0]
 8002c62:	429a      	cmp	r2, r3
 8002c64:	dd03      	ble.n	8002c6e <rf_initialize_periodicity_search+0x90>
      // This should never happen, but if does return failure
      *p_last_periodicity=0;
 8002c66:	687b      	ldr	r3, [r7, #4]
 8002c68:	2200      	movs	r2, #0
 8002c6a:	601a      	str	r2, [r3, #0]
      return;
 8002c6c:	e027      	b.n	8002cbe <rf_initialize_periodicity_search+0xe0>
    }
    aut=aut_right;
 8002c6e:	69bb      	ldr	r3, [r7, #24]
 8002c70:	617b      	str	r3, [r7, #20]
  }
  // Walk to the right.
  do {
    aut=aut_right;
 8002c72:	69bb      	ldr	r3, [r7, #24]
 8002c74:	617b      	str	r3, [r7, #20]
    n_lag+=2;
 8002c76:	69fb      	ldr	r3, [r7, #28]
 8002c78:	3302      	adds	r3, #2
 8002c7a:	61fb      	str	r3, [r7, #28]
    aut_right=rf_autocorrelation(pn_x, n_size, n_lag);
 8002c7c:	69fa      	ldr	r2, [r7, #28]
 8002c7e:	68b9      	ldr	r1, [r7, #8]
 8002c80:	68f8      	ldr	r0, [r7, #12]
 8002c82:	f7ff ff64 	bl	8002b4e <rf_autocorrelation>
 8002c86:	61b8      	str	r0, [r7, #24]
  } while(aut_right/aut_lag0 < min_aut_ratio && n_lag<=n_max_distance);
 8002c88:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8002c8a:	69b8      	ldr	r0, [r7, #24]
 8002c8c:	f7fe f926 	bl	8000edc <__aeabi_fdiv>
 8002c90:	4603      	mov	r3, r0
 8002c92:	4619      	mov	r1, r3
 8002c94:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8002c96:	f7fe fa29 	bl	80010ec <__aeabi_fcmpgt>
 8002c9a:	4603      	mov	r3, r0
 8002c9c:	2b00      	cmp	r3, #0
 8002c9e:	d003      	beq.n	8002ca8 <rf_initialize_periodicity_search+0xca>
 8002ca0:	69fa      	ldr	r2, [r7, #28]
 8002ca2:	683b      	ldr	r3, [r7, #0]
 8002ca4:	429a      	cmp	r2, r3
 8002ca6:	dde4      	ble.n	8002c72 <rf_initialize_periodicity_search+0x94>
  if(n_lag>n_max_distance) {
 8002ca8:	69fa      	ldr	r2, [r7, #28]
 8002caa:	683b      	ldr	r3, [r7, #0]
 8002cac:	429a      	cmp	r2, r3
 8002cae:	dd03      	ble.n	8002cb8 <rf_initialize_periodicity_search+0xda>
    // This should never happen, but if does return failure
    *p_last_periodicity=0;
 8002cb0:	687b      	ldr	r3, [r7, #4]
 8002cb2:	2200      	movs	r2, #0
 8002cb4:	601a      	str	r2, [r3, #0]
 8002cb6:	e002      	b.n	8002cbe <rf_initialize_periodicity_search+0xe0>
  } else
    *p_last_periodicity=n_lag;
 8002cb8:	687b      	ldr	r3, [r7, #4]
 8002cba:	69fa      	ldr	r2, [r7, #28]
 8002cbc:	601a      	str	r2, [r3, #0]
}
 8002cbe:	3720      	adds	r7, #32
 8002cc0:	46bd      	mov	sp, r7
 8002cc2:	bd80      	pop	{r7, pc}

08002cc4 <rf_signal_periodicity>:
*               than min_aut_ratio fraction of the autocorrelation at lag=0, then the input
*               signal is insufficiently periodic and probably indicates motion artifacts.
*               Robert Fraczkiewicz, 01/07/2018
* \retval       Average distance between peaks
*/
{
 8002cc4:	b580      	push	{r7, lr}
 8002cc6:	b08a      	sub	sp, #40	; 0x28
 8002cc8:	af00      	add	r7, sp, #0
 8002cca:	60f8      	str	r0, [r7, #12]
 8002ccc:	60b9      	str	r1, [r7, #8]
 8002cce:	607a      	str	r2, [r7, #4]
 8002cd0:	603b      	str	r3, [r7, #0]
  int32_t n_lag;
  float aut,aut_left,aut_right,aut_save;
  bool left_limit_reached=false;
 8002cd2:	2300      	movs	r3, #0
 8002cd4:	75fb      	strb	r3, [r7, #23]
  // Start from the last periodicity computing the corresponding autocorrelation
  n_lag=*p_last_periodicity;
 8002cd6:	687b      	ldr	r3, [r7, #4]
 8002cd8:	681b      	ldr	r3, [r3, #0]
 8002cda:	627b      	str	r3, [r7, #36]	; 0x24
  aut_save=aut=rf_autocorrelation(pn_x, n_size, n_lag);
 8002cdc:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002cde:	68b9      	ldr	r1, [r7, #8]
 8002ce0:	68f8      	ldr	r0, [r7, #12]
 8002ce2:	f7ff ff34 	bl	8002b4e <rf_autocorrelation>
 8002ce6:	6238      	str	r0, [r7, #32]
 8002ce8:	6a3b      	ldr	r3, [r7, #32]
 8002cea:	613b      	str	r3, [r7, #16]
  // Is autocorrelation one lag to the left greater?
  aut_left=aut;
 8002cec:	6a3b      	ldr	r3, [r7, #32]
 8002cee:	61fb      	str	r3, [r7, #28]
  do {
    aut=aut_left;
 8002cf0:	69fb      	ldr	r3, [r7, #28]
 8002cf2:	623b      	str	r3, [r7, #32]
    n_lag--;
 8002cf4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002cf6:	3b01      	subs	r3, #1
 8002cf8:	627b      	str	r3, [r7, #36]	; 0x24
    aut_left=rf_autocorrelation(pn_x, n_size, n_lag);
 8002cfa:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002cfc:	68b9      	ldr	r1, [r7, #8]
 8002cfe:	68f8      	ldr	r0, [r7, #12]
 8002d00:	f7ff ff25 	bl	8002b4e <rf_autocorrelation>
 8002d04:	61f8      	str	r0, [r7, #28]
  } while(aut_left>aut && n_lag>=n_min_distance);
 8002d06:	6a39      	ldr	r1, [r7, #32]
 8002d08:	69f8      	ldr	r0, [r7, #28]
 8002d0a:	f7fe f9ef 	bl	80010ec <__aeabi_fcmpgt>
 8002d0e:	4603      	mov	r3, r0
 8002d10:	2b00      	cmp	r3, #0
 8002d12:	d003      	beq.n	8002d1c <rf_signal_periodicity+0x58>
 8002d14:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002d16:	683b      	ldr	r3, [r7, #0]
 8002d18:	429a      	cmp	r2, r3
 8002d1a:	dae9      	bge.n	8002cf0 <rf_signal_periodicity+0x2c>
  // Restore lag of the highest aut
  if(n_lag<n_min_distance) {
 8002d1c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002d1e:	683b      	ldr	r3, [r7, #0]
 8002d20:	429a      	cmp	r2, r3
 8002d22:	da07      	bge.n	8002d34 <rf_signal_periodicity+0x70>
    left_limit_reached=true;
 8002d24:	2301      	movs	r3, #1
 8002d26:	75fb      	strb	r3, [r7, #23]
    n_lag=*p_last_periodicity;
 8002d28:	687b      	ldr	r3, [r7, #4]
 8002d2a:	681b      	ldr	r3, [r3, #0]
 8002d2c:	627b      	str	r3, [r7, #36]	; 0x24
    aut=aut_save;
 8002d2e:	693b      	ldr	r3, [r7, #16]
 8002d30:	623b      	str	r3, [r7, #32]
 8002d32:	e002      	b.n	8002d3a <rf_signal_periodicity+0x76>
  } else n_lag++;
 8002d34:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002d36:	3301      	adds	r3, #1
 8002d38:	627b      	str	r3, [r7, #36]	; 0x24
  if(n_lag==*p_last_periodicity) {
 8002d3a:	687b      	ldr	r3, [r7, #4]
 8002d3c:	681b      	ldr	r3, [r3, #0]
 8002d3e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002d40:	429a      	cmp	r2, r3
 8002d42:	d12b      	bne.n	8002d9c <rf_signal_periodicity+0xd8>
    // Trip to the left made no progress. Walk to the right.
    aut_right=aut;
 8002d44:	6a3b      	ldr	r3, [r7, #32]
 8002d46:	61bb      	str	r3, [r7, #24]
    do {
      aut=aut_right;
 8002d48:	69bb      	ldr	r3, [r7, #24]
 8002d4a:	623b      	str	r3, [r7, #32]
      n_lag++;
 8002d4c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002d4e:	3301      	adds	r3, #1
 8002d50:	627b      	str	r3, [r7, #36]	; 0x24
      aut_right=rf_autocorrelation(pn_x, n_size, n_lag);
 8002d52:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002d54:	68b9      	ldr	r1, [r7, #8]
 8002d56:	68f8      	ldr	r0, [r7, #12]
 8002d58:	f7ff fef9 	bl	8002b4e <rf_autocorrelation>
 8002d5c:	61b8      	str	r0, [r7, #24]
    } while(aut_right>aut && n_lag<=n_max_distance);
 8002d5e:	6a39      	ldr	r1, [r7, #32]
 8002d60:	69b8      	ldr	r0, [r7, #24]
 8002d62:	f7fe f9c3 	bl	80010ec <__aeabi_fcmpgt>
 8002d66:	4603      	mov	r3, r0
 8002d68:	2b00      	cmp	r3, #0
 8002d6a:	d003      	beq.n	8002d74 <rf_signal_periodicity+0xb0>
 8002d6c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002d6e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002d70:	429a      	cmp	r2, r3
 8002d72:	dde9      	ble.n	8002d48 <rf_signal_periodicity+0x84>
    // Restore lag of the highest aut
    if(n_lag>n_max_distance) n_lag=0; // Indicates failure
 8002d74:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002d76:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002d78:	429a      	cmp	r2, r3
 8002d7a:	dd02      	ble.n	8002d82 <rf_signal_periodicity+0xbe>
 8002d7c:	2300      	movs	r3, #0
 8002d7e:	627b      	str	r3, [r7, #36]	; 0x24
 8002d80:	e002      	b.n	8002d88 <rf_signal_periodicity+0xc4>
    else n_lag--;
 8002d82:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002d84:	3b01      	subs	r3, #1
 8002d86:	627b      	str	r3, [r7, #36]	; 0x24
    if(n_lag==*p_last_periodicity && left_limit_reached) n_lag=0; // Indicates failure
 8002d88:	687b      	ldr	r3, [r7, #4]
 8002d8a:	681b      	ldr	r3, [r3, #0]
 8002d8c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002d8e:	429a      	cmp	r2, r3
 8002d90:	d104      	bne.n	8002d9c <rf_signal_periodicity+0xd8>
 8002d92:	7dfb      	ldrb	r3, [r7, #23]
 8002d94:	2b00      	cmp	r3, #0
 8002d96:	d001      	beq.n	8002d9c <rf_signal_periodicity+0xd8>
 8002d98:	2300      	movs	r3, #0
 8002d9a:	627b      	str	r3, [r7, #36]	; 0x24
  }
  *ratio=aut/aut_lag0;
 8002d9c:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8002d9e:	6a38      	ldr	r0, [r7, #32]
 8002da0:	f7fe f89c 	bl	8000edc <__aeabi_fdiv>
 8002da4:	4603      	mov	r3, r0
 8002da6:	461a      	mov	r2, r3
 8002da8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8002daa:	601a      	str	r2, [r3, #0]
  if(*ratio < min_aut_ratio) n_lag=0; // Indicates failure
 8002dac:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8002dae:	681b      	ldr	r3, [r3, #0]
 8002db0:	4619      	mov	r1, r3
 8002db2:	6b78      	ldr	r0, [r7, #52]	; 0x34
 8002db4:	f7fe f99a 	bl	80010ec <__aeabi_fcmpgt>
 8002db8:	4603      	mov	r3, r0
 8002dba:	2b00      	cmp	r3, #0
 8002dbc:	d001      	beq.n	8002dc2 <rf_signal_periodicity+0xfe>
 8002dbe:	2300      	movs	r3, #0
 8002dc0:	627b      	str	r3, [r7, #36]	; 0x24
  *p_last_periodicity=n_lag;
 8002dc2:	687b      	ldr	r3, [r7, #4]
 8002dc4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002dc6:	601a      	str	r2, [r3, #0]
}
 8002dc8:	bf00      	nop
 8002dca:	3728      	adds	r7, #40	; 0x28
 8002dcc:	46bd      	mov	sp, r7
 8002dce:	bd80      	pop	{r7, pc}

08002dd0 <rf_rms>:
* \par          Details
*               Compute root-mean-square variation for a given series pn_x
*               Robert Fraczkiewicz, 12/25/2017
* \retval       RMS value and raw sum of squares
*/
{
 8002dd0:	b590      	push	{r4, r7, lr}
 8002dd2:	b089      	sub	sp, #36	; 0x24
 8002dd4:	af00      	add	r7, sp, #0
 8002dd6:	60f8      	str	r0, [r7, #12]
 8002dd8:	60b9      	str	r1, [r7, #8]
 8002dda:	607a      	str	r2, [r7, #4]
  int16_t i;
  float r,*pn_ptr;
  (*sumsq)=0.0;
 8002ddc:	687b      	ldr	r3, [r7, #4]
 8002dde:	f04f 0200 	mov.w	r2, #0
 8002de2:	601a      	str	r2, [r3, #0]
  for (i=0,pn_ptr=pn_x; i<n_size; ++i,++pn_ptr) {
 8002de4:	2300      	movs	r3, #0
 8002de6:	83fb      	strh	r3, [r7, #30]
 8002de8:	68fb      	ldr	r3, [r7, #12]
 8002dea:	61bb      	str	r3, [r7, #24]
 8002dec:	e018      	b.n	8002e20 <rf_rms+0x50>
    r=(*pn_ptr);
 8002dee:	69bb      	ldr	r3, [r7, #24]
 8002df0:	681b      	ldr	r3, [r3, #0]
 8002df2:	617b      	str	r3, [r7, #20]
    (*sumsq) += r*r;
 8002df4:	687b      	ldr	r3, [r7, #4]
 8002df6:	681c      	ldr	r4, [r3, #0]
 8002df8:	6979      	ldr	r1, [r7, #20]
 8002dfa:	6978      	ldr	r0, [r7, #20]
 8002dfc:	f7fd ffba 	bl	8000d74 <__aeabi_fmul>
 8002e00:	4603      	mov	r3, r0
 8002e02:	4619      	mov	r1, r3
 8002e04:	4620      	mov	r0, r4
 8002e06:	f7fd fead 	bl	8000b64 <__addsf3>
 8002e0a:	4603      	mov	r3, r0
 8002e0c:	461a      	mov	r2, r3
 8002e0e:	687b      	ldr	r3, [r7, #4]
 8002e10:	601a      	str	r2, [r3, #0]
  for (i=0,pn_ptr=pn_x; i<n_size; ++i,++pn_ptr) {
 8002e12:	8bfb      	ldrh	r3, [r7, #30]
 8002e14:	3301      	adds	r3, #1
 8002e16:	b29b      	uxth	r3, r3
 8002e18:	83fb      	strh	r3, [r7, #30]
 8002e1a:	69bb      	ldr	r3, [r7, #24]
 8002e1c:	3304      	adds	r3, #4
 8002e1e:	61bb      	str	r3, [r7, #24]
 8002e20:	f9b7 301e 	ldrsh.w	r3, [r7, #30]
 8002e24:	68ba      	ldr	r2, [r7, #8]
 8002e26:	429a      	cmp	r2, r3
 8002e28:	dce1      	bgt.n	8002dee <rf_rms+0x1e>
  }
  (*sumsq)/=n_size; // This corresponds to autocorrelation at lag=0
 8002e2a:	687b      	ldr	r3, [r7, #4]
 8002e2c:	681c      	ldr	r4, [r3, #0]
 8002e2e:	68b8      	ldr	r0, [r7, #8]
 8002e30:	f7fd ff4c 	bl	8000ccc <__aeabi_i2f>
 8002e34:	4603      	mov	r3, r0
 8002e36:	4619      	mov	r1, r3
 8002e38:	4620      	mov	r0, r4
 8002e3a:	f7fe f84f 	bl	8000edc <__aeabi_fdiv>
 8002e3e:	4603      	mov	r3, r0
 8002e40:	461a      	mov	r2, r3
 8002e42:	687b      	ldr	r3, [r7, #4]
 8002e44:	601a      	str	r2, [r3, #0]
  return sqrt(*sumsq);
 8002e46:	687b      	ldr	r3, [r7, #4]
 8002e48:	681b      	ldr	r3, [r3, #0]
 8002e4a:	4618      	mov	r0, r3
 8002e4c:	f7fd fae4 	bl	8000418 <__aeabi_f2d>
 8002e50:	4602      	mov	r2, r0
 8002e52:	460b      	mov	r3, r1
 8002e54:	4610      	mov	r0, r2
 8002e56:	4619      	mov	r1, r3
 8002e58:	f004 fb56 	bl	8007508 <sqrt>
 8002e5c:	4602      	mov	r2, r0
 8002e5e:	460b      	mov	r3, r1
 8002e60:	4610      	mov	r0, r2
 8002e62:	4619      	mov	r1, r3
 8002e64:	f7fd fe28 	bl	8000ab8 <__aeabi_d2f>
 8002e68:	4603      	mov	r3, r0
}
 8002e6a:	4618      	mov	r0, r3
 8002e6c:	3724      	adds	r7, #36	; 0x24
 8002e6e:	46bd      	mov	sp, r7
 8002e70:	bd90      	pop	{r4, r7, pc}

08002e72 <rf_Pcorrelation>:
* \par          Details
*               Compute scalar product between *pn_x and *pn_y vectors
*               Robert Fraczkiewicz, 12/25/2017
* \retval       Correlation product
*/
{
 8002e72:	b580      	push	{r7, lr}
 8002e74:	b088      	sub	sp, #32
 8002e76:	af00      	add	r7, sp, #0
 8002e78:	60f8      	str	r0, [r7, #12]
 8002e7a:	60b9      	str	r1, [r7, #8]
 8002e7c:	607a      	str	r2, [r7, #4]
  int16_t i;
  float r,*x_ptr,*y_ptr;
  r=0.0;
 8002e7e:	f04f 0300 	mov.w	r3, #0
 8002e82:	61bb      	str	r3, [r7, #24]
  for (i=0,x_ptr=pn_x,y_ptr=pn_y; i<n_size; ++i,++x_ptr,++y_ptr) {
 8002e84:	2300      	movs	r3, #0
 8002e86:	83fb      	strh	r3, [r7, #30]
 8002e88:	68fb      	ldr	r3, [r7, #12]
 8002e8a:	617b      	str	r3, [r7, #20]
 8002e8c:	68bb      	ldr	r3, [r7, #8]
 8002e8e:	613b      	str	r3, [r7, #16]
 8002e90:	e018      	b.n	8002ec4 <rf_Pcorrelation+0x52>
    r+=(*x_ptr)*(*y_ptr);
 8002e92:	697b      	ldr	r3, [r7, #20]
 8002e94:	681a      	ldr	r2, [r3, #0]
 8002e96:	693b      	ldr	r3, [r7, #16]
 8002e98:	681b      	ldr	r3, [r3, #0]
 8002e9a:	4619      	mov	r1, r3
 8002e9c:	4610      	mov	r0, r2
 8002e9e:	f7fd ff69 	bl	8000d74 <__aeabi_fmul>
 8002ea2:	4603      	mov	r3, r0
 8002ea4:	4619      	mov	r1, r3
 8002ea6:	69b8      	ldr	r0, [r7, #24]
 8002ea8:	f7fd fe5c 	bl	8000b64 <__addsf3>
 8002eac:	4603      	mov	r3, r0
 8002eae:	61bb      	str	r3, [r7, #24]
  for (i=0,x_ptr=pn_x,y_ptr=pn_y; i<n_size; ++i,++x_ptr,++y_ptr) {
 8002eb0:	8bfb      	ldrh	r3, [r7, #30]
 8002eb2:	3301      	adds	r3, #1
 8002eb4:	b29b      	uxth	r3, r3
 8002eb6:	83fb      	strh	r3, [r7, #30]
 8002eb8:	697b      	ldr	r3, [r7, #20]
 8002eba:	3304      	adds	r3, #4
 8002ebc:	617b      	str	r3, [r7, #20]
 8002ebe:	693b      	ldr	r3, [r7, #16]
 8002ec0:	3304      	adds	r3, #4
 8002ec2:	613b      	str	r3, [r7, #16]
 8002ec4:	f9b7 301e 	ldrsh.w	r3, [r7, #30]
 8002ec8:	687a      	ldr	r2, [r7, #4]
 8002eca:	429a      	cmp	r2, r3
 8002ecc:	dce1      	bgt.n	8002e92 <rf_Pcorrelation+0x20>
  }
  r/=n_size;
 8002ece:	6878      	ldr	r0, [r7, #4]
 8002ed0:	f7fd fefc 	bl	8000ccc <__aeabi_i2f>
 8002ed4:	4603      	mov	r3, r0
 8002ed6:	4619      	mov	r1, r3
 8002ed8:	69b8      	ldr	r0, [r7, #24]
 8002eda:	f7fd ffff 	bl	8000edc <__aeabi_fdiv>
 8002ede:	4603      	mov	r3, r0
 8002ee0:	61bb      	str	r3, [r7, #24]
  return r;
 8002ee2:	69bb      	ldr	r3, [r7, #24]
}
 8002ee4:	4618      	mov	r0, r3
 8002ee6:	3720      	adds	r7, #32
 8002ee8:	46bd      	mov	sp, r7
 8002eea:	bd80      	pop	{r7, pc}

08002eec <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8002eec:	b580      	push	{r7, lr}
 8002eee:	b08c      	sub	sp, #48	; 0x30
 8002ef0:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8002ef2:	f000 fcf7 	bl	80038e4 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8002ef6:	f000 f891 	bl	800301c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8002efa:	f000 f981 	bl	8003200 <MX_GPIO_Init>
  MX_DMA_Init();
 8002efe:	f000 f959 	bl	80031b4 <MX_DMA_Init>
  MX_USART1_UART_Init();
 8002f02:	f000 f92d 	bl	8003160 <MX_USART1_UART_Init>
  MX_I2C1_Init();
 8002f06:	f000 f8cf 	bl	80030a8 <MX_I2C1_Init>
  MX_I2C2_Init();
 8002f0a:	f000 f8fb 	bl	8003104 <MX_I2C2_Init>
  /* USER CODE BEGIN 2 */

  dev_trace_init_t trace_init;
  trace_init.mosi.port = GPIO_PA;
 8002f0e:	2300      	movs	r3, #0
 8002f10:	76bb      	strb	r3, [r7, #26]
  trace_init.sck. port = GPIO_PA;
 8002f12:	2300      	movs	r3, #0
 8002f14:	77bb      	strb	r3, [r7, #30]
  trace_init.nss.port = GPIO_PA;
 8002f16:	2300      	movs	r3, #0
 8002f18:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
  trace_init.mosi.pin =BB(0, b00000001);
 8002f1c:	2301      	movs	r3, #1
 8002f1e:	833b      	strh	r3, [r7, #24]
  trace_init.sck.pin = BB(0, b00000010);
 8002f20:	2302      	movs	r3, #2
 8002f22:	83bb      	strh	r3, [r7, #28]
  trace_init.nss.pin = BB(0, b00000100);
 8002f24:	2304      	movs	r3, #4
 8002f26:	843b      	strh	r3, [r7, #32]
  dev_trace_init(&trace_init);
 8002f28:	f107 0318 	add.w	r3, r7, #24
 8002f2c:	4618      	mov	r0, r3
 8002f2e:	f7fe f911 	bl	8001154 <dev_trace_init>

  debug_printf("\r\n\n\n\n******HUMAN HEALTH MONITORING SENSOR******\r\n");
 8002f32:	4832      	ldr	r0, [pc, #200]	; (8002ffc <main+0x110>)
 8002f34:	f7fe fb60 	bl	80015f8 <debug_printf>

  uint32_t serial_id = 1717;
 8002f38:	f240 63b5 	movw	r3, #1717	; 0x6b5
 8002f3c:	617b      	str	r3, [r7, #20]
//  uint32_t temperature = 3755;
  uint32_t pressure = 140000;
 8002f3e:	4b30      	ldr	r3, [pc, #192]	; (8003000 <main+0x114>)
 8002f40:	613b      	str	r3, [r7, #16]
  uint32_t heart_rate;
  float saturation;
  uint8_t finger_on = 1;
 8002f42:	2301      	movs	r3, #1
 8002f44:	71fb      	strb	r3, [r7, #7]

  uint32_t last_time = HAL_GetTick();
 8002f46:	f000 fd25 	bl	8003994 <HAL_GetTick>
 8002f4a:	6278      	str	r0, [r7, #36]	; 0x24

//  int data[] = {START_MESSAGE, serial_id, temperature, pressure, heart_rate, saturation, END_MESSAGE};
  tx_buffer[0] = START_MESSAGE_MED;
 8002f4c:	4b2d      	ldr	r3, [pc, #180]	; (8003004 <main+0x118>)
 8002f4e:	22bb      	movs	r2, #187	; 0xbb
 8002f50:	701a      	strb	r2, [r3, #0]
 8002f52:	697b      	ldr	r3, [r7, #20]
  memcpy(&tx_buffer[1], &serial_id, 4);
 8002f54:	4a2b      	ldr	r2, [pc, #172]	; (8003004 <main+0x118>)
 8002f56:	f8c2 3001 	str.w	r3, [r2, #1]
 8002f5a:	693b      	ldr	r3, [r7, #16]
//  memcpy(&tx_buffer[5], &temperature, 4);
  memcpy(&tx_buffer[9], &pressure, 4);
 8002f5c:	4a29      	ldr	r2, [pc, #164]	; (8003004 <main+0x118>)
 8002f5e:	f8c2 3009 	str.w	r3, [r2, #9]
//  memcpy(&tx_buffer[13], &heart_rate, 4);
//  memcpy(&tx_buffer[17], &saturation, 4);
//  memcpy(&tx_buffer[21], &finger_on, 1);
  tx_buffer[22] = END_MESSAGE_MED;
 8002f62:	4b28      	ldr	r3, [pc, #160]	; (8003004 <main+0x118>)
 8002f64:	2266      	movs	r2, #102	; 0x66
 8002f66:	759a      	strb	r2, [r3, #22]

  samples_buf[0] = START_MESSAGE_FAST;
 8002f68:	4b27      	ldr	r3, [pc, #156]	; (8003008 <main+0x11c>)
 8002f6a:	22aa      	movs	r2, #170	; 0xaa
 8002f6c:	701a      	strb	r2, [r3, #0]
 8002f6e:	697b      	ldr	r3, [r7, #20]
  memcpy(&samples_buf[1], &serial_id, 4);
 8002f70:	4a25      	ldr	r2, [pc, #148]	; (8003008 <main+0x11c>)
 8002f72:	f8c2 3001 	str.w	r3, [r2, #1]
  samples_buf[13] = END_MESSAGE_FAST;
 8002f76:	4b24      	ldr	r3, [pc, #144]	; (8003008 <main+0x11c>)
 8002f78:	2255      	movs	r2, #85	; 0x55
 8002f7a:	735a      	strb	r2, [r3, #13]


  Max30102Setup();
 8002f7c:	f7ff f9a8 	bl	80022d0 <Max30102Setup>
    /* USER CODE BEGIN 3 */

//	  Max30102Loop();


	  if (HAL_GetTick() - last_time > 1000){
 8002f80:	f000 fd08 	bl	8003994 <HAL_GetTick>
 8002f84:	4602      	mov	r2, r0
 8002f86:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002f88:	1ad3      	subs	r3, r2, r3
 8002f8a:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8002f8e:	d9f7      	bls.n	8002f80 <main+0x94>
		  HAL_GPIO_TogglePin (GPIOC, GPIO_PIN_13);
 8002f90:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8002f94:	481d      	ldr	r0, [pc, #116]	; (800300c <main+0x120>)
 8002f96:	f001 fa6a 	bl	800446e <HAL_GPIO_TogglePin>
		  get_temp();
 8002f9a:	f000 f999 	bl	80032d0 <get_temp>
		  Max30102Loop(&saturation, &heart_rate, &finger_on);
 8002f9e:	1dfa      	adds	r2, r7, #7
 8002fa0:	f107 010c 	add.w	r1, r7, #12
 8002fa4:	f107 0308 	add.w	r3, r7, #8
 8002fa8:	4618      	mov	r0, r3
 8002faa:	f7ff f9a1 	bl	80022f0 <Max30102Loop>
		  if (finger_on == 1){
 8002fae:	79fb      	ldrb	r3, [r7, #7]
 8002fb0:	2b01      	cmp	r3, #1
 8002fb2:	d10b      	bne.n	8002fcc <main+0xe0>
			  debug_printf("........................................new SPO2: %f , Heart Rate: %d\r\n",saturation, heart_rate);
 8002fb4:	68bb      	ldr	r3, [r7, #8]
 8002fb6:	4618      	mov	r0, r3
 8002fb8:	f7fd fa2e 	bl	8000418 <__aeabi_f2d>
 8002fbc:	4602      	mov	r2, r0
 8002fbe:	460b      	mov	r3, r1
 8002fc0:	68f9      	ldr	r1, [r7, #12]
 8002fc2:	9100      	str	r1, [sp, #0]
 8002fc4:	4812      	ldr	r0, [pc, #72]	; (8003010 <main+0x124>)
 8002fc6:	f7fe fb17 	bl	80015f8 <debug_printf>
 8002fca:	e002      	b.n	8002fd2 <main+0xe6>
		  }else{
			  debug_printf("........................................Not valid. Are you still alive?\r\n");
 8002fcc:	4811      	ldr	r0, [pc, #68]	; (8003014 <main+0x128>)
 8002fce:	f7fe fb13 	bl	80015f8 <debug_printf>
 8002fd2:	68fb      	ldr	r3, [r7, #12]
		  }
		  memcpy(&tx_buffer[13], &heart_rate, 4);
 8002fd4:	4a0b      	ldr	r2, [pc, #44]	; (8003004 <main+0x118>)
 8002fd6:	f8c2 300d 	str.w	r3, [r2, #13]
 8002fda:	68bb      	ldr	r3, [r7, #8]
		  memcpy(&tx_buffer[17], &saturation, 4);
 8002fdc:	4a09      	ldr	r2, [pc, #36]	; (8003004 <main+0x118>)
 8002fde:	f8c2 3011 	str.w	r3, [r2, #17]
 8002fe2:	79fa      	ldrb	r2, [r7, #7]
		  memcpy(&tx_buffer[21], &finger_on, 1);
 8002fe4:	4b07      	ldr	r3, [pc, #28]	; (8003004 <main+0x118>)
 8002fe6:	755a      	strb	r2, [r3, #21]
		  HAL_UART_Transmit_DMA(&huart1, tx_buffer, sizeof(tx_buffer));
 8002fe8:	2280      	movs	r2, #128	; 0x80
 8002fea:	4906      	ldr	r1, [pc, #24]	; (8003004 <main+0x118>)
 8002fec:	480a      	ldr	r0, [pc, #40]	; (8003018 <main+0x12c>)
 8002fee:	f003 fbcb 	bl	8006788 <HAL_UART_Transmit_DMA>
		  last_time = HAL_GetTick();
 8002ff2:	f000 fccf 	bl	8003994 <HAL_GetTick>
 8002ff6:	6278      	str	r0, [r7, #36]	; 0x24
	  if (HAL_GetTick() - last_time > 1000){
 8002ff8:	e7c2      	b.n	8002f80 <main+0x94>
 8002ffa:	bf00      	nop
 8002ffc:	080083e0 	.word	0x080083e0
 8003000:	000222e0 	.word	0x000222e0
 8003004:	200003cc 	.word	0x200003cc
 8003008:	2000044c 	.word	0x2000044c
 800300c:	40011000 	.word	0x40011000
 8003010:	08008414 	.word	0x08008414
 8003014:	0800845c 	.word	0x0800845c
 8003018:	200002fc 	.word	0x200002fc

0800301c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800301c:	b580      	push	{r7, lr}
 800301e:	b090      	sub	sp, #64	; 0x40
 8003020:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8003022:	f107 0318 	add.w	r3, r7, #24
 8003026:	2228      	movs	r2, #40	; 0x28
 8003028:	2100      	movs	r1, #0
 800302a:	4618      	mov	r0, r3
 800302c:	f004 f9d2 	bl	80073d4 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8003030:	1d3b      	adds	r3, r7, #4
 8003032:	2200      	movs	r2, #0
 8003034:	601a      	str	r2, [r3, #0]
 8003036:	605a      	str	r2, [r3, #4]
 8003038:	609a      	str	r2, [r3, #8]
 800303a:	60da      	str	r2, [r3, #12]
 800303c:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 800303e:	2301      	movs	r3, #1
 8003040:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8003042:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8003046:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 8003048:	2300      	movs	r3, #0
 800304a:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800304c:	2301      	movs	r3, #1
 800304e:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8003050:	2302      	movs	r3, #2
 8003052:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8003054:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8003058:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 800305a:	f44f 13e0 	mov.w	r3, #1835008	; 0x1c0000
 800305e:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8003060:	f107 0318 	add.w	r3, r7, #24
 8003064:	4618      	mov	r0, r3
 8003066:	f002 ff2f 	bl	8005ec8 <HAL_RCC_OscConfig>
 800306a:	4603      	mov	r3, r0
 800306c:	2b00      	cmp	r3, #0
 800306e:	d001      	beq.n	8003074 <SystemClock_Config+0x58>
  {
    Error_Handler();
 8003070:	f000 f9a8 	bl	80033c4 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8003074:	230f      	movs	r3, #15
 8003076:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8003078:	2302      	movs	r3, #2
 800307a:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800307c:	2300      	movs	r3, #0
 800307e:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8003080:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8003084:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8003086:	2300      	movs	r3, #0
 8003088:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 800308a:	1d3b      	adds	r3, r7, #4
 800308c:	2102      	movs	r1, #2
 800308e:	4618      	mov	r0, r3
 8003090:	f003 f99c 	bl	80063cc <HAL_RCC_ClockConfig>
 8003094:	4603      	mov	r3, r0
 8003096:	2b00      	cmp	r3, #0
 8003098:	d001      	beq.n	800309e <SystemClock_Config+0x82>
  {
    Error_Handler();
 800309a:	f000 f993 	bl	80033c4 <Error_Handler>
  }
}
 800309e:	bf00      	nop
 80030a0:	3740      	adds	r7, #64	; 0x40
 80030a2:	46bd      	mov	sp, r7
 80030a4:	bd80      	pop	{r7, pc}
	...

080030a8 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 80030a8:	b580      	push	{r7, lr}
 80030aa:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 80030ac:	4b12      	ldr	r3, [pc, #72]	; (80030f8 <MX_I2C1_Init+0x50>)
 80030ae:	4a13      	ldr	r2, [pc, #76]	; (80030fc <MX_I2C1_Init+0x54>)
 80030b0:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 80030b2:	4b11      	ldr	r3, [pc, #68]	; (80030f8 <MX_I2C1_Init+0x50>)
 80030b4:	4a12      	ldr	r2, [pc, #72]	; (8003100 <MX_I2C1_Init+0x58>)
 80030b6:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 80030b8:	4b0f      	ldr	r3, [pc, #60]	; (80030f8 <MX_I2C1_Init+0x50>)
 80030ba:	2200      	movs	r2, #0
 80030bc:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 80030be:	4b0e      	ldr	r3, [pc, #56]	; (80030f8 <MX_I2C1_Init+0x50>)
 80030c0:	2200      	movs	r2, #0
 80030c2:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80030c4:	4b0c      	ldr	r3, [pc, #48]	; (80030f8 <MX_I2C1_Init+0x50>)
 80030c6:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 80030ca:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80030cc:	4b0a      	ldr	r3, [pc, #40]	; (80030f8 <MX_I2C1_Init+0x50>)
 80030ce:	2200      	movs	r2, #0
 80030d0:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 80030d2:	4b09      	ldr	r3, [pc, #36]	; (80030f8 <MX_I2C1_Init+0x50>)
 80030d4:	2200      	movs	r2, #0
 80030d6:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80030d8:	4b07      	ldr	r3, [pc, #28]	; (80030f8 <MX_I2C1_Init+0x50>)
 80030da:	2200      	movs	r2, #0
 80030dc:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80030de:	4b06      	ldr	r3, [pc, #24]	; (80030f8 <MX_I2C1_Init+0x50>)
 80030e0:	2200      	movs	r2, #0
 80030e2:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 80030e4:	4804      	ldr	r0, [pc, #16]	; (80030f8 <MX_I2C1_Init+0x50>)
 80030e6:	f001 f9db 	bl	80044a0 <HAL_I2C_Init>
 80030ea:	4603      	mov	r3, r0
 80030ec:	2b00      	cmp	r3, #0
 80030ee:	d001      	beq.n	80030f4 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 80030f0:	f000 f968 	bl	80033c4 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 80030f4:	bf00      	nop
 80030f6:	bd80      	pop	{r7, pc}
 80030f8:	20000254 	.word	0x20000254
 80030fc:	40005400 	.word	0x40005400
 8003100:	000186a0 	.word	0x000186a0

08003104 <MX_I2C2_Init>:
  * @brief I2C2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C2_Init(void)
{
 8003104:	b580      	push	{r7, lr}
 8003106:	af00      	add	r7, sp, #0
  /* USER CODE END I2C2_Init 0 */

  /* USER CODE BEGIN I2C2_Init 1 */

  /* USER CODE END I2C2_Init 1 */
  hi2c2.Instance = I2C2;
 8003108:	4b12      	ldr	r3, [pc, #72]	; (8003154 <MX_I2C2_Init+0x50>)
 800310a:	4a13      	ldr	r2, [pc, #76]	; (8003158 <MX_I2C2_Init+0x54>)
 800310c:	601a      	str	r2, [r3, #0]
  hi2c2.Init.ClockSpeed = 100000;
 800310e:	4b11      	ldr	r3, [pc, #68]	; (8003154 <MX_I2C2_Init+0x50>)
 8003110:	4a12      	ldr	r2, [pc, #72]	; (800315c <MX_I2C2_Init+0x58>)
 8003112:	605a      	str	r2, [r3, #4]
  hi2c2.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8003114:	4b0f      	ldr	r3, [pc, #60]	; (8003154 <MX_I2C2_Init+0x50>)
 8003116:	2200      	movs	r2, #0
 8003118:	609a      	str	r2, [r3, #8]
  hi2c2.Init.OwnAddress1 = 0;
 800311a:	4b0e      	ldr	r3, [pc, #56]	; (8003154 <MX_I2C2_Init+0x50>)
 800311c:	2200      	movs	r2, #0
 800311e:	60da      	str	r2, [r3, #12]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8003120:	4b0c      	ldr	r3, [pc, #48]	; (8003154 <MX_I2C2_Init+0x50>)
 8003122:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8003126:	611a      	str	r2, [r3, #16]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8003128:	4b0a      	ldr	r3, [pc, #40]	; (8003154 <MX_I2C2_Init+0x50>)
 800312a:	2200      	movs	r2, #0
 800312c:	615a      	str	r2, [r3, #20]
  hi2c2.Init.OwnAddress2 = 0;
 800312e:	4b09      	ldr	r3, [pc, #36]	; (8003154 <MX_I2C2_Init+0x50>)
 8003130:	2200      	movs	r2, #0
 8003132:	619a      	str	r2, [r3, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8003134:	4b07      	ldr	r3, [pc, #28]	; (8003154 <MX_I2C2_Init+0x50>)
 8003136:	2200      	movs	r2, #0
 8003138:	61da      	str	r2, [r3, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800313a:	4b06      	ldr	r3, [pc, #24]	; (8003154 <MX_I2C2_Init+0x50>)
 800313c:	2200      	movs	r2, #0
 800313e:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 8003140:	4804      	ldr	r0, [pc, #16]	; (8003154 <MX_I2C2_Init+0x50>)
 8003142:	f001 f9ad 	bl	80044a0 <HAL_I2C_Init>
 8003146:	4603      	mov	r3, r0
 8003148:	2b00      	cmp	r3, #0
 800314a:	d001      	beq.n	8003150 <MX_I2C2_Init+0x4c>
  {
    Error_Handler();
 800314c:	f000 f93a 	bl	80033c4 <Error_Handler>
  }
  /* USER CODE BEGIN I2C2_Init 2 */

  /* USER CODE END I2C2_Init 2 */

}
 8003150:	bf00      	nop
 8003152:	bd80      	pop	{r7, pc}
 8003154:	200002a8 	.word	0x200002a8
 8003158:	40005800 	.word	0x40005800
 800315c:	000186a0 	.word	0x000186a0

08003160 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8003160:	b580      	push	{r7, lr}
 8003162:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8003164:	4b11      	ldr	r3, [pc, #68]	; (80031ac <MX_USART1_UART_Init+0x4c>)
 8003166:	4a12      	ldr	r2, [pc, #72]	; (80031b0 <MX_USART1_UART_Init+0x50>)
 8003168:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 800316a:	4b10      	ldr	r3, [pc, #64]	; (80031ac <MX_USART1_UART_Init+0x4c>)
 800316c:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8003170:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8003172:	4b0e      	ldr	r3, [pc, #56]	; (80031ac <MX_USART1_UART_Init+0x4c>)
 8003174:	2200      	movs	r2, #0
 8003176:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8003178:	4b0c      	ldr	r3, [pc, #48]	; (80031ac <MX_USART1_UART_Init+0x4c>)
 800317a:	2200      	movs	r2, #0
 800317c:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 800317e:	4b0b      	ldr	r3, [pc, #44]	; (80031ac <MX_USART1_UART_Init+0x4c>)
 8003180:	2200      	movs	r2, #0
 8003182:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8003184:	4b09      	ldr	r3, [pc, #36]	; (80031ac <MX_USART1_UART_Init+0x4c>)
 8003186:	220c      	movs	r2, #12
 8003188:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800318a:	4b08      	ldr	r3, [pc, #32]	; (80031ac <MX_USART1_UART_Init+0x4c>)
 800318c:	2200      	movs	r2, #0
 800318e:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8003190:	4b06      	ldr	r3, [pc, #24]	; (80031ac <MX_USART1_UART_Init+0x4c>)
 8003192:	2200      	movs	r2, #0
 8003194:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8003196:	4805      	ldr	r0, [pc, #20]	; (80031ac <MX_USART1_UART_Init+0x4c>)
 8003198:	f003 faa6 	bl	80066e8 <HAL_UART_Init>
 800319c:	4603      	mov	r3, r0
 800319e:	2b00      	cmp	r3, #0
 80031a0:	d001      	beq.n	80031a6 <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 80031a2:	f000 f90f 	bl	80033c4 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 80031a6:	bf00      	nop
 80031a8:	bd80      	pop	{r7, pc}
 80031aa:	bf00      	nop
 80031ac:	200002fc 	.word	0x200002fc
 80031b0:	40013800 	.word	0x40013800

080031b4 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 80031b4:	b580      	push	{r7, lr}
 80031b6:	b082      	sub	sp, #8
 80031b8:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 80031ba:	4b10      	ldr	r3, [pc, #64]	; (80031fc <MX_DMA_Init+0x48>)
 80031bc:	695b      	ldr	r3, [r3, #20]
 80031be:	4a0f      	ldr	r2, [pc, #60]	; (80031fc <MX_DMA_Init+0x48>)
 80031c0:	f043 0301 	orr.w	r3, r3, #1
 80031c4:	6153      	str	r3, [r2, #20]
 80031c6:	4b0d      	ldr	r3, [pc, #52]	; (80031fc <MX_DMA_Init+0x48>)
 80031c8:	695b      	ldr	r3, [r3, #20]
 80031ca:	f003 0301 	and.w	r3, r3, #1
 80031ce:	607b      	str	r3, [r7, #4]
 80031d0:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel4_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel4_IRQn, 0, 0);
 80031d2:	2200      	movs	r2, #0
 80031d4:	2100      	movs	r1, #0
 80031d6:	200e      	movs	r0, #14
 80031d8:	f000 fcbd 	bl	8003b56 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel4_IRQn);
 80031dc:	200e      	movs	r0, #14
 80031de:	f000 fcd6 	bl	8003b8e <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel5_IRQn, 0, 0);
 80031e2:	2200      	movs	r2, #0
 80031e4:	2100      	movs	r1, #0
 80031e6:	200f      	movs	r0, #15
 80031e8:	f000 fcb5 	bl	8003b56 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel5_IRQn);
 80031ec:	200f      	movs	r0, #15
 80031ee:	f000 fcce 	bl	8003b8e <HAL_NVIC_EnableIRQ>

}
 80031f2:	bf00      	nop
 80031f4:	3708      	adds	r7, #8
 80031f6:	46bd      	mov	sp, r7
 80031f8:	bd80      	pop	{r7, pc}
 80031fa:	bf00      	nop
 80031fc:	40021000 	.word	0x40021000

08003200 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8003200:	b580      	push	{r7, lr}
 8003202:	b088      	sub	sp, #32
 8003204:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003206:	f107 0310 	add.w	r3, r7, #16
 800320a:	2200      	movs	r2, #0
 800320c:	601a      	str	r2, [r3, #0]
 800320e:	605a      	str	r2, [r3, #4]
 8003210:	609a      	str	r2, [r3, #8]
 8003212:	60da      	str	r2, [r3, #12]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8003214:	4b2a      	ldr	r3, [pc, #168]	; (80032c0 <MX_GPIO_Init+0xc0>)
 8003216:	699b      	ldr	r3, [r3, #24]
 8003218:	4a29      	ldr	r2, [pc, #164]	; (80032c0 <MX_GPIO_Init+0xc0>)
 800321a:	f043 0310 	orr.w	r3, r3, #16
 800321e:	6193      	str	r3, [r2, #24]
 8003220:	4b27      	ldr	r3, [pc, #156]	; (80032c0 <MX_GPIO_Init+0xc0>)
 8003222:	699b      	ldr	r3, [r3, #24]
 8003224:	f003 0310 	and.w	r3, r3, #16
 8003228:	60fb      	str	r3, [r7, #12]
 800322a:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800322c:	4b24      	ldr	r3, [pc, #144]	; (80032c0 <MX_GPIO_Init+0xc0>)
 800322e:	699b      	ldr	r3, [r3, #24]
 8003230:	4a23      	ldr	r2, [pc, #140]	; (80032c0 <MX_GPIO_Init+0xc0>)
 8003232:	f043 0320 	orr.w	r3, r3, #32
 8003236:	6193      	str	r3, [r2, #24]
 8003238:	4b21      	ldr	r3, [pc, #132]	; (80032c0 <MX_GPIO_Init+0xc0>)
 800323a:	699b      	ldr	r3, [r3, #24]
 800323c:	f003 0320 	and.w	r3, r3, #32
 8003240:	60bb      	str	r3, [r7, #8]
 8003242:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8003244:	4b1e      	ldr	r3, [pc, #120]	; (80032c0 <MX_GPIO_Init+0xc0>)
 8003246:	699b      	ldr	r3, [r3, #24]
 8003248:	4a1d      	ldr	r2, [pc, #116]	; (80032c0 <MX_GPIO_Init+0xc0>)
 800324a:	f043 0308 	orr.w	r3, r3, #8
 800324e:	6193      	str	r3, [r2, #24]
 8003250:	4b1b      	ldr	r3, [pc, #108]	; (80032c0 <MX_GPIO_Init+0xc0>)
 8003252:	699b      	ldr	r3, [r3, #24]
 8003254:	f003 0308 	and.w	r3, r3, #8
 8003258:	607b      	str	r3, [r7, #4]
 800325a:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800325c:	4b18      	ldr	r3, [pc, #96]	; (80032c0 <MX_GPIO_Init+0xc0>)
 800325e:	699b      	ldr	r3, [r3, #24]
 8003260:	4a17      	ldr	r2, [pc, #92]	; (80032c0 <MX_GPIO_Init+0xc0>)
 8003262:	f043 0304 	orr.w	r3, r3, #4
 8003266:	6193      	str	r3, [r2, #24]
 8003268:	4b15      	ldr	r3, [pc, #84]	; (80032c0 <MX_GPIO_Init+0xc0>)
 800326a:	699b      	ldr	r3, [r3, #24]
 800326c:	f003 0304 	and.w	r3, r3, #4
 8003270:	603b      	str	r3, [r7, #0]
 8003272:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, GPIO_PIN_RESET);
 8003274:	2200      	movs	r2, #0
 8003276:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800327a:	4812      	ldr	r0, [pc, #72]	; (80032c4 <MX_GPIO_Init+0xc4>)
 800327c:	f001 f8df 	bl	800443e <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PC13 */
  GPIO_InitStruct.Pin = GPIO_PIN_13;
 8003280:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8003284:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003286:	2301      	movs	r3, #1
 8003288:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800328a:	2300      	movs	r3, #0
 800328c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800328e:	2302      	movs	r3, #2
 8003290:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8003292:	f107 0310 	add.w	r3, r7, #16
 8003296:	4619      	mov	r1, r3
 8003298:	480a      	ldr	r0, [pc, #40]	; (80032c4 <MX_GPIO_Init+0xc4>)
 800329a:	f000 ff35 	bl	8004108 <HAL_GPIO_Init>

  /*Configure GPIO pin : PA12 */
  GPIO_InitStruct.Pin = GPIO_PIN_12;
 800329e:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80032a2:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 80032a4:	4b08      	ldr	r3, [pc, #32]	; (80032c8 <MX_GPIO_Init+0xc8>)
 80032a6:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80032a8:	2301      	movs	r3, #1
 80032aa:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80032ac:	f107 0310 	add.w	r3, r7, #16
 80032b0:	4619      	mov	r1, r3
 80032b2:	4806      	ldr	r0, [pc, #24]	; (80032cc <MX_GPIO_Init+0xcc>)
 80032b4:	f000 ff28 	bl	8004108 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 80032b8:	bf00      	nop
 80032ba:	3720      	adds	r7, #32
 80032bc:	46bd      	mov	sp, r7
 80032be:	bd80      	pop	{r7, pc}
 80032c0:	40021000 	.word	0x40021000
 80032c4:	40011000 	.word	0x40011000
 80032c8:	10210000 	.word	0x10210000
 80032cc:	40010800 	.word	0x40010800

080032d0 <get_temp>:

/* USER CODE BEGIN 4 */
float get_temp(void){
 80032d0:	b5b0      	push	{r4, r5, r7, lr}
 80032d2:	b086      	sub	sp, #24
 80032d4:	af02      	add	r7, sp, #8
	uint8_t temp_buff[2] = {0};
 80032d6:	2300      	movs	r3, #0
 80032d8:	813b      	strh	r3, [r7, #8]
	HAL_I2C_Master_Transmit(&hi2c2, TEMP_I2C_ADDRESS, TEMP_READ_ADDRESS, 1, TEMP_TIMEOUT);
 80032da:	230a      	movs	r3, #10
 80032dc:	9300      	str	r3, [sp, #0]
 80032de:	2301      	movs	r3, #1
 80032e0:	2200      	movs	r2, #0
 80032e2:	2190      	movs	r1, #144	; 0x90
 80032e4:	4833      	ldr	r0, [pc, #204]	; (80033b4 <get_temp+0xe4>)
 80032e6:	f001 fa1f 	bl	8004728 <HAL_I2C_Master_Transmit>
	HAL_I2C_Master_Receive(&hi2c2, TEMP_I2C_ADDRESS, temp_buff, sizeof(temp_buff), TEMP_TIMEOUT);
 80032ea:	f107 0208 	add.w	r2, r7, #8
 80032ee:	230a      	movs	r3, #10
 80032f0:	9300      	str	r3, [sp, #0]
 80032f2:	2302      	movs	r3, #2
 80032f4:	2190      	movs	r1, #144	; 0x90
 80032f6:	482f      	ldr	r0, [pc, #188]	; (80033b4 <get_temp+0xe4>)
 80032f8:	f001 fb14 	bl	8004924 <HAL_I2C_Master_Receive>

	float ans = 0;
 80032fc:	f04f 0300 	mov.w	r3, #0
 8003300:	607b      	str	r3, [r7, #4]
	for(int q = -8; q < 0; q++){
 8003302:	f06f 0307 	mvn.w	r3, #7
 8003306:	60fb      	str	r3, [r7, #12]
 8003308:	e02b      	b.n	8003362 <get_temp+0x92>
	  if(temp_buff[1] & (1 << q + 8)){
 800330a:	7a7b      	ldrb	r3, [r7, #9]
 800330c:	461a      	mov	r2, r3
 800330e:	68fb      	ldr	r3, [r7, #12]
 8003310:	3308      	adds	r3, #8
 8003312:	fa42 f303 	asr.w	r3, r2, r3
 8003316:	f003 0301 	and.w	r3, r3, #1
 800331a:	2b00      	cmp	r3, #0
 800331c:	d01e      	beq.n	800335c <get_temp+0x8c>
		  ans += pow(2,q);
 800331e:	68f8      	ldr	r0, [r7, #12]
 8003320:	f7fd f868 	bl	80003f4 <__aeabi_i2d>
 8003324:	4602      	mov	r2, r0
 8003326:	460b      	mov	r3, r1
 8003328:	f04f 0000 	mov.w	r0, #0
 800332c:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
 8003330:	f004 f882 	bl	8007438 <pow>
 8003334:	4604      	mov	r4, r0
 8003336:	460d      	mov	r5, r1
 8003338:	687b      	ldr	r3, [r7, #4]
 800333a:	4618      	mov	r0, r3
 800333c:	f7fd f86c 	bl	8000418 <__aeabi_f2d>
 8003340:	4602      	mov	r2, r0
 8003342:	460b      	mov	r3, r1
 8003344:	4620      	mov	r0, r4
 8003346:	4629      	mov	r1, r5
 8003348:	f7fc ff08 	bl	800015c <__adddf3>
 800334c:	4602      	mov	r2, r0
 800334e:	460b      	mov	r3, r1
 8003350:	4610      	mov	r0, r2
 8003352:	4619      	mov	r1, r3
 8003354:	f7fd fbb0 	bl	8000ab8 <__aeabi_d2f>
 8003358:	4603      	mov	r3, r0
 800335a:	607b      	str	r3, [r7, #4]
	for(int q = -8; q < 0; q++){
 800335c:	68fb      	ldr	r3, [r7, #12]
 800335e:	3301      	adds	r3, #1
 8003360:	60fb      	str	r3, [r7, #12]
 8003362:	68fb      	ldr	r3, [r7, #12]
 8003364:	2b00      	cmp	r3, #0
 8003366:	dbd0      	blt.n	800330a <get_temp+0x3a>
	  }
    }
	ans += temp_buff[0];
 8003368:	7a3b      	ldrb	r3, [r7, #8]
 800336a:	4618      	mov	r0, r3
 800336c:	f7fd fcae 	bl	8000ccc <__aeabi_i2f>
 8003370:	4602      	mov	r2, r0
 8003372:	687b      	ldr	r3, [r7, #4]
 8003374:	4619      	mov	r1, r3
 8003376:	4610      	mov	r0, r2
 8003378:	f7fd fbf4 	bl	8000b64 <__addsf3>
 800337c:	4603      	mov	r3, r0
 800337e:	607b      	str	r3, [r7, #4]
	ans *= 1000;
 8003380:	687b      	ldr	r3, [r7, #4]
 8003382:	490d      	ldr	r1, [pc, #52]	; (80033b8 <get_temp+0xe8>)
 8003384:	4618      	mov	r0, r3
 8003386:	f7fd fcf5 	bl	8000d74 <__aeabi_fmul>
 800338a:	4603      	mov	r3, r0
 800338c:	607b      	str	r3, [r7, #4]
 800338e:	687b      	ldr	r3, [r7, #4]

	memcpy(&tx_buffer[5], &ans, 4);
 8003390:	4a0a      	ldr	r2, [pc, #40]	; (80033bc <get_temp+0xec>)
 8003392:	f8c2 3005 	str.w	r3, [r2, #5]
	debug_printf("temp %f\n\r" , ans);
 8003396:	687b      	ldr	r3, [r7, #4]
 8003398:	4618      	mov	r0, r3
 800339a:	f7fd f83d 	bl	8000418 <__aeabi_f2d>
 800339e:	4602      	mov	r2, r0
 80033a0:	460b      	mov	r3, r1
 80033a2:	4807      	ldr	r0, [pc, #28]	; (80033c0 <get_temp+0xf0>)
 80033a4:	f7fe f928 	bl	80015f8 <debug_printf>

}
 80033a8:	bf00      	nop
 80033aa:	4618      	mov	r0, r3
 80033ac:	3710      	adds	r7, #16
 80033ae:	46bd      	mov	sp, r7
 80033b0:	bdb0      	pop	{r4, r5, r7, pc}
 80033b2:	bf00      	nop
 80033b4:	200002a8 	.word	0x200002a8
 80033b8:	447a0000 	.word	0x447a0000
 80033bc:	200003cc 	.word	0x200003cc
 80033c0:	080084a8 	.word	0x080084a8

080033c4 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80033c4:	b480      	push	{r7}
 80033c6:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80033c8:	b672      	cpsid	i
}
 80033ca:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80033cc:	e7fe      	b.n	80033cc <Error_Handler+0x8>
	...

080033d0 <maxim_max30102_write_reg>:
*
* \param[in]    uch_addr    - register address
* \param[in]    uch_data    - register data
*/
void maxim_max30102_write_reg(uint8_t uch_addr, uint8_t uch_data)
{
 80033d0:	b580      	push	{r7, lr}
 80033d2:	b086      	sub	sp, #24
 80033d4:	af04      	add	r7, sp, #16
 80033d6:	4603      	mov	r3, r0
 80033d8:	460a      	mov	r2, r1
 80033da:	71fb      	strb	r3, [r7, #7]
 80033dc:	4613      	mov	r3, r2
 80033de:	71bb      	strb	r3, [r7, #6]
	HAL_I2C_Mem_Write(&hi2c1, I2C_WRITE_ADDR, uch_addr, 1U, &uch_data, 1U, 100U);
 80033e0:	79fb      	ldrb	r3, [r7, #7]
 80033e2:	b29a      	uxth	r2, r3
 80033e4:	2364      	movs	r3, #100	; 0x64
 80033e6:	9302      	str	r3, [sp, #8]
 80033e8:	2301      	movs	r3, #1
 80033ea:	9301      	str	r3, [sp, #4]
 80033ec:	1dbb      	adds	r3, r7, #6
 80033ee:	9300      	str	r3, [sp, #0]
 80033f0:	2301      	movs	r3, #1
 80033f2:	21ae      	movs	r1, #174	; 0xae
 80033f4:	4803      	ldr	r0, [pc, #12]	; (8003404 <maxim_max30102_write_reg+0x34>)
 80033f6:	f001 fd01 	bl	8004dfc <HAL_I2C_Mem_Write>
}
 80033fa:	bf00      	nop
 80033fc:	3708      	adds	r7, #8
 80033fe:	46bd      	mov	sp, r7
 8003400:	bd80      	pop	{r7, pc}
 8003402:	bf00      	nop
 8003404:	20000254 	.word	0x20000254

08003408 <maxim_max30102_read_reg>:
*
* \param[in]    uch_addr    - register address
* \param[out]   puch_data    - pointer that stores the register data
*/
void maxim_max30102_read_reg(uint8_t uch_addr, uint8_t *puch_data)
{
 8003408:	b580      	push	{r7, lr}
 800340a:	b086      	sub	sp, #24
 800340c:	af04      	add	r7, sp, #16
 800340e:	4603      	mov	r3, r0
 8003410:	6039      	str	r1, [r7, #0]
 8003412:	71fb      	strb	r3, [r7, #7]
	HAL_I2C_Mem_Read(&hi2c1, I2C_READ_ADDR, uch_addr, 1U, puch_data, 1U, 250U);
 8003414:	79fb      	ldrb	r3, [r7, #7]
 8003416:	b29a      	uxth	r2, r3
 8003418:	23fa      	movs	r3, #250	; 0xfa
 800341a:	9302      	str	r3, [sp, #8]
 800341c:	2301      	movs	r3, #1
 800341e:	9301      	str	r3, [sp, #4]
 8003420:	683b      	ldr	r3, [r7, #0]
 8003422:	9300      	str	r3, [sp, #0]
 8003424:	2301      	movs	r3, #1
 8003426:	21af      	movs	r1, #175	; 0xaf
 8003428:	4803      	ldr	r0, [pc, #12]	; (8003438 <maxim_max30102_read_reg+0x30>)
 800342a:	f001 fde1 	bl	8004ff0 <HAL_I2C_Mem_Read>
}
 800342e:	bf00      	nop
 8003430:	3708      	adds	r7, #8
 8003432:	46bd      	mov	sp, r7
 8003434:	bd80      	pop	{r7, pc}
 8003436:	bf00      	nop
 8003438:	20000254 	.word	0x20000254

0800343c <maxim_max30102_init>:
* \par          Details
*               This function initializes the MAX30102
*
* \param        None
*/
{
 800343c:	b580      	push	{r7, lr}
 800343e:	af00      	add	r7, sp, #0
	maxim_max30102_write_reg(REG_INTR_ENABLE_1, 0xc0U); 	// INTR setting
 8003440:	21c0      	movs	r1, #192	; 0xc0
 8003442:	2002      	movs	r0, #2
 8003444:	f7ff ffc4 	bl	80033d0 <maxim_max30102_write_reg>
	maxim_max30102_write_reg(REG_INTR_ENABLE_2, 0x00U);
 8003448:	2100      	movs	r1, #0
 800344a:	2003      	movs	r0, #3
 800344c:	f7ff ffc0 	bl	80033d0 <maxim_max30102_write_reg>
	maxim_max30102_write_reg(REG_FIFO_WR_PTR, 0x00U);  		//FIFO_WR_PTR[4:0]
 8003450:	2100      	movs	r1, #0
 8003452:	2004      	movs	r0, #4
 8003454:	f7ff ffbc 	bl	80033d0 <maxim_max30102_write_reg>
	maxim_max30102_write_reg(REG_OVF_COUNTER, 0x00U);  		//OVF_COUNTER[4:0]
 8003458:	2100      	movs	r1, #0
 800345a:	2005      	movs	r0, #5
 800345c:	f7ff ffb8 	bl	80033d0 <maxim_max30102_write_reg>
	maxim_max30102_write_reg(REG_FIFO_RD_PTR, 0x00U);  		//FIFO_RD_PTR[4:0]
 8003460:	2100      	movs	r1, #0
 8003462:	2006      	movs	r0, #6
 8003464:	f7ff ffb4 	bl	80033d0 <maxim_max30102_write_reg>
	maxim_max30102_write_reg(REG_FIFO_CONFIG, 0x4fU);  		//sample avg = 4, fifo rollover=false, fifo almost full = 17
 8003468:	214f      	movs	r1, #79	; 0x4f
 800346a:	2008      	movs	r0, #8
 800346c:	f7ff ffb0 	bl	80033d0 <maxim_max30102_write_reg>
	maxim_max30102_write_reg(REG_MODE_CONFIG, 0x03U);   	//0x02 for Red only, 0x03 for SpO2 mode 0x07 multimode LED
 8003470:	2103      	movs	r1, #3
 8003472:	2009      	movs	r0, #9
 8003474:	f7ff ffac 	bl	80033d0 <maxim_max30102_write_reg>
	maxim_max30102_write_reg(REG_SPO2_CONFIG, 0x27U);  		// SPO2_ADC range = 4096nA, SPO2 sample rate (100 Hz), LED pulseWidth (411uS)
 8003478:	2127      	movs	r1, #39	; 0x27
 800347a:	200a      	movs	r0, #10
 800347c:	f7ff ffa8 	bl	80033d0 <maxim_max30102_write_reg>
	maxim_max30102_write_reg(REG_LED1_PA, 0x24U);   		//Choose value for ~ 7mA for LED1
 8003480:	2124      	movs	r1, #36	; 0x24
 8003482:	200c      	movs	r0, #12
 8003484:	f7ff ffa4 	bl	80033d0 <maxim_max30102_write_reg>
	maxim_max30102_write_reg(REG_LED2_PA, 0x24U);   		// Choose value for ~ 7mA for LED2
 8003488:	2124      	movs	r1, #36	; 0x24
 800348a:	200d      	movs	r0, #13
 800348c:	f7ff ffa0 	bl	80033d0 <maxim_max30102_write_reg>
	maxim_max30102_write_reg(REG_PILOT_PA, 0x7fU);   		// Choose value for ~ 25mA for Pilot LED
 8003490:	217f      	movs	r1, #127	; 0x7f
 8003492:	2010      	movs	r0, #16
 8003494:	f7ff ff9c 	bl	80033d0 <maxim_max30102_write_reg>
}
 8003498:	bf00      	nop
 800349a:	bd80      	pop	{r7, pc}

0800349c <maxim_max30102_read_fifo>:
*
* \param[out]   *pun_red_led   - pointer that stores the red LED reading data
* \param[out]   *pun_ir_led    - pointer that stores the IR LED reading data
*/
void maxim_max30102_read_fifo(uint32_t *pun_red_led, uint32_t *pun_ir_led)
{
 800349c:	b580      	push	{r7, lr}
 800349e:	b08a      	sub	sp, #40	; 0x28
 80034a0:	af04      	add	r7, sp, #16
 80034a2:	6078      	str	r0, [r7, #4]
 80034a4:	6039      	str	r1, [r7, #0]
  uint32_t un_temp;
  uint8_t uch_temp;
  uint8_t uch_i2c_data[6];

  maxim_max30102_read_reg(REG_INTR_STATUS_1, &uch_temp);
 80034a6:	f107 0313 	add.w	r3, r7, #19
 80034aa:	4619      	mov	r1, r3
 80034ac:	2000      	movs	r0, #0
 80034ae:	f7ff ffab 	bl	8003408 <maxim_max30102_read_reg>
  maxim_max30102_read_reg(REG_INTR_STATUS_2, &uch_temp);
 80034b2:	f107 0313 	add.w	r3, r7, #19
 80034b6:	4619      	mov	r1, r3
 80034b8:	2001      	movs	r0, #1
 80034ba:	f7ff ffa5 	bl	8003408 <maxim_max30102_read_reg>

  HAL_I2C_Mem_Read(&hi2c1, I2C_READ_ADDR, REG_FIFO_DATA, 1U, uch_i2c_data, 6U, 250U);
 80034be:	23fa      	movs	r3, #250	; 0xfa
 80034c0:	9302      	str	r3, [sp, #8]
 80034c2:	2306      	movs	r3, #6
 80034c4:	9301      	str	r3, [sp, #4]
 80034c6:	f107 030c 	add.w	r3, r7, #12
 80034ca:	9300      	str	r3, [sp, #0]
 80034cc:	2301      	movs	r3, #1
 80034ce:	2207      	movs	r2, #7
 80034d0:	21af      	movs	r1, #175	; 0xaf
 80034d2:	482a      	ldr	r0, [pc, #168]	; (800357c <maxim_max30102_read_fifo+0xe0>)
 80034d4:	f001 fd8c 	bl	8004ff0 <HAL_I2C_Mem_Read>

  *pun_ir_led = 0UL;
 80034d8:	683b      	ldr	r3, [r7, #0]
 80034da:	2200      	movs	r2, #0
 80034dc:	601a      	str	r2, [r3, #0]
  *pun_red_led = 0UL;
 80034de:	687b      	ldr	r3, [r7, #4]
 80034e0:	2200      	movs	r2, #0
 80034e2:	601a      	str	r2, [r3, #0]

  un_temp = (uint32_t)uch_i2c_data[0];
 80034e4:	7b3b      	ldrb	r3, [r7, #12]
 80034e6:	617b      	str	r3, [r7, #20]
  un_temp <<= 16;
 80034e8:	697b      	ldr	r3, [r7, #20]
 80034ea:	041b      	lsls	r3, r3, #16
 80034ec:	617b      	str	r3, [r7, #20]
  *pun_red_led += un_temp;
 80034ee:	687b      	ldr	r3, [r7, #4]
 80034f0:	681a      	ldr	r2, [r3, #0]
 80034f2:	697b      	ldr	r3, [r7, #20]
 80034f4:	441a      	add	r2, r3
 80034f6:	687b      	ldr	r3, [r7, #4]
 80034f8:	601a      	str	r2, [r3, #0]
  un_temp = (uint32_t)uch_i2c_data[1];
 80034fa:	7b7b      	ldrb	r3, [r7, #13]
 80034fc:	617b      	str	r3, [r7, #20]
  un_temp <<= 8;
 80034fe:	697b      	ldr	r3, [r7, #20]
 8003500:	021b      	lsls	r3, r3, #8
 8003502:	617b      	str	r3, [r7, #20]
  *pun_red_led += un_temp;
 8003504:	687b      	ldr	r3, [r7, #4]
 8003506:	681a      	ldr	r2, [r3, #0]
 8003508:	697b      	ldr	r3, [r7, #20]
 800350a:	441a      	add	r2, r3
 800350c:	687b      	ldr	r3, [r7, #4]
 800350e:	601a      	str	r2, [r3, #0]
  un_temp = (uint32_t)uch_i2c_data[2];
 8003510:	7bbb      	ldrb	r3, [r7, #14]
 8003512:	617b      	str	r3, [r7, #20]
  *pun_red_led += un_temp;
 8003514:	687b      	ldr	r3, [r7, #4]
 8003516:	681a      	ldr	r2, [r3, #0]
 8003518:	697b      	ldr	r3, [r7, #20]
 800351a:	441a      	add	r2, r3
 800351c:	687b      	ldr	r3, [r7, #4]
 800351e:	601a      	str	r2, [r3, #0]
  un_temp = (uint32_t)uch_i2c_data[3];
 8003520:	7bfb      	ldrb	r3, [r7, #15]
 8003522:	617b      	str	r3, [r7, #20]
  un_temp <<= 16;
 8003524:	697b      	ldr	r3, [r7, #20]
 8003526:	041b      	lsls	r3, r3, #16
 8003528:	617b      	str	r3, [r7, #20]
  *pun_ir_led += un_temp;
 800352a:	683b      	ldr	r3, [r7, #0]
 800352c:	681a      	ldr	r2, [r3, #0]
 800352e:	697b      	ldr	r3, [r7, #20]
 8003530:	441a      	add	r2, r3
 8003532:	683b      	ldr	r3, [r7, #0]
 8003534:	601a      	str	r2, [r3, #0]
  un_temp = (uint32_t)uch_i2c_data[4];
 8003536:	7c3b      	ldrb	r3, [r7, #16]
 8003538:	617b      	str	r3, [r7, #20]
  un_temp <<= 8;
 800353a:	697b      	ldr	r3, [r7, #20]
 800353c:	021b      	lsls	r3, r3, #8
 800353e:	617b      	str	r3, [r7, #20]
  *pun_ir_led += un_temp;
 8003540:	683b      	ldr	r3, [r7, #0]
 8003542:	681a      	ldr	r2, [r3, #0]
 8003544:	697b      	ldr	r3, [r7, #20]
 8003546:	441a      	add	r2, r3
 8003548:	683b      	ldr	r3, [r7, #0]
 800354a:	601a      	str	r2, [r3, #0]
  un_temp = (uint32_t)uch_i2c_data[5];
 800354c:	7c7b      	ldrb	r3, [r7, #17]
 800354e:	617b      	str	r3, [r7, #20]
  *pun_ir_led += un_temp;
 8003550:	683b      	ldr	r3, [r7, #0]
 8003552:	681a      	ldr	r2, [r3, #0]
 8003554:	697b      	ldr	r3, [r7, #20]
 8003556:	441a      	add	r2, r3
 8003558:	683b      	ldr	r3, [r7, #0]
 800355a:	601a      	str	r2, [r3, #0]
  *pun_red_led &= 0x03FFFF;  	// Mask MSB [23:18]
 800355c:	687b      	ldr	r3, [r7, #4]
 800355e:	681b      	ldr	r3, [r3, #0]
 8003560:	f3c3 0211 	ubfx	r2, r3, #0, #18
 8003564:	687b      	ldr	r3, [r7, #4]
 8003566:	601a      	str	r2, [r3, #0]
  *pun_ir_led &= 0x03FFFF;  	// Mask MSB [23:18]
 8003568:	683b      	ldr	r3, [r7, #0]
 800356a:	681b      	ldr	r3, [r3, #0]
 800356c:	f3c3 0211 	ubfx	r2, r3, #0, #18
 8003570:	683b      	ldr	r3, [r7, #0]
 8003572:	601a      	str	r2, [r3, #0]

}
 8003574:	bf00      	nop
 8003576:	3718      	adds	r7, #24
 8003578:	46bd      	mov	sp, r7
 800357a:	bd80      	pop	{r7, pc}
 800357c:	20000254 	.word	0x20000254

08003580 <maxim_max30102_reset>:
*               This function resets the MAX30102
*
* \param        None
*/
void maxim_max30102_reset()
{
 8003580:	b580      	push	{r7, lr}
 8003582:	af00      	add	r7, sp, #0
	maxim_max30102_write_reg(REG_MODE_CONFIG, 0x40U);
 8003584:	2140      	movs	r1, #64	; 0x40
 8003586:	2009      	movs	r0, #9
 8003588:	f7ff ff22 	bl	80033d0 <maxim_max30102_write_reg>
}
 800358c:	bf00      	nop
 800358e:	bd80      	pop	{r7, pc}

08003590 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8003590:	b480      	push	{r7}
 8003592:	b083      	sub	sp, #12
 8003594:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8003596:	4b0e      	ldr	r3, [pc, #56]	; (80035d0 <HAL_MspInit+0x40>)
 8003598:	699b      	ldr	r3, [r3, #24]
 800359a:	4a0d      	ldr	r2, [pc, #52]	; (80035d0 <HAL_MspInit+0x40>)
 800359c:	f043 0301 	orr.w	r3, r3, #1
 80035a0:	6193      	str	r3, [r2, #24]
 80035a2:	4b0b      	ldr	r3, [pc, #44]	; (80035d0 <HAL_MspInit+0x40>)
 80035a4:	699b      	ldr	r3, [r3, #24]
 80035a6:	f003 0301 	and.w	r3, r3, #1
 80035aa:	607b      	str	r3, [r7, #4]
 80035ac:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80035ae:	4b08      	ldr	r3, [pc, #32]	; (80035d0 <HAL_MspInit+0x40>)
 80035b0:	69db      	ldr	r3, [r3, #28]
 80035b2:	4a07      	ldr	r2, [pc, #28]	; (80035d0 <HAL_MspInit+0x40>)
 80035b4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80035b8:	61d3      	str	r3, [r2, #28]
 80035ba:	4b05      	ldr	r3, [pc, #20]	; (80035d0 <HAL_MspInit+0x40>)
 80035bc:	69db      	ldr	r3, [r3, #28]
 80035be:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80035c2:	603b      	str	r3, [r7, #0]
 80035c4:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80035c6:	bf00      	nop
 80035c8:	370c      	adds	r7, #12
 80035ca:	46bd      	mov	sp, r7
 80035cc:	bc80      	pop	{r7}
 80035ce:	4770      	bx	lr
 80035d0:	40021000 	.word	0x40021000

080035d4 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 80035d4:	b580      	push	{r7, lr}
 80035d6:	b08a      	sub	sp, #40	; 0x28
 80035d8:	af00      	add	r7, sp, #0
 80035da:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80035dc:	f107 0318 	add.w	r3, r7, #24
 80035e0:	2200      	movs	r2, #0
 80035e2:	601a      	str	r2, [r3, #0]
 80035e4:	605a      	str	r2, [r3, #4]
 80035e6:	609a      	str	r2, [r3, #8]
 80035e8:	60da      	str	r2, [r3, #12]
  if(hi2c->Instance==I2C1)
 80035ea:	687b      	ldr	r3, [r7, #4]
 80035ec:	681b      	ldr	r3, [r3, #0]
 80035ee:	4a2b      	ldr	r2, [pc, #172]	; (800369c <HAL_I2C_MspInit+0xc8>)
 80035f0:	4293      	cmp	r3, r2
 80035f2:	d124      	bne.n	800363e <HAL_I2C_MspInit+0x6a>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80035f4:	4b2a      	ldr	r3, [pc, #168]	; (80036a0 <HAL_I2C_MspInit+0xcc>)
 80035f6:	699b      	ldr	r3, [r3, #24]
 80035f8:	4a29      	ldr	r2, [pc, #164]	; (80036a0 <HAL_I2C_MspInit+0xcc>)
 80035fa:	f043 0308 	orr.w	r3, r3, #8
 80035fe:	6193      	str	r3, [r2, #24]
 8003600:	4b27      	ldr	r3, [pc, #156]	; (80036a0 <HAL_I2C_MspInit+0xcc>)
 8003602:	699b      	ldr	r3, [r3, #24]
 8003604:	f003 0308 	and.w	r3, r3, #8
 8003608:	617b      	str	r3, [r7, #20]
 800360a:	697b      	ldr	r3, [r7, #20]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 800360c:	23c0      	movs	r3, #192	; 0xc0
 800360e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8003610:	2312      	movs	r3, #18
 8003612:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8003614:	2303      	movs	r3, #3
 8003616:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003618:	f107 0318 	add.w	r3, r7, #24
 800361c:	4619      	mov	r1, r3
 800361e:	4821      	ldr	r0, [pc, #132]	; (80036a4 <HAL_I2C_MspInit+0xd0>)
 8003620:	f000 fd72 	bl	8004108 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8003624:	4b1e      	ldr	r3, [pc, #120]	; (80036a0 <HAL_I2C_MspInit+0xcc>)
 8003626:	69db      	ldr	r3, [r3, #28]
 8003628:	4a1d      	ldr	r2, [pc, #116]	; (80036a0 <HAL_I2C_MspInit+0xcc>)
 800362a:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 800362e:	61d3      	str	r3, [r2, #28]
 8003630:	4b1b      	ldr	r3, [pc, #108]	; (80036a0 <HAL_I2C_MspInit+0xcc>)
 8003632:	69db      	ldr	r3, [r3, #28]
 8003634:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8003638:	613b      	str	r3, [r7, #16]
 800363a:	693b      	ldr	r3, [r7, #16]
  /* USER CODE BEGIN I2C2_MspInit 1 */

  /* USER CODE END I2C2_MspInit 1 */
  }

}
 800363c:	e029      	b.n	8003692 <HAL_I2C_MspInit+0xbe>
  else if(hi2c->Instance==I2C2)
 800363e:	687b      	ldr	r3, [r7, #4]
 8003640:	681b      	ldr	r3, [r3, #0]
 8003642:	4a19      	ldr	r2, [pc, #100]	; (80036a8 <HAL_I2C_MspInit+0xd4>)
 8003644:	4293      	cmp	r3, r2
 8003646:	d124      	bne.n	8003692 <HAL_I2C_MspInit+0xbe>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003648:	4b15      	ldr	r3, [pc, #84]	; (80036a0 <HAL_I2C_MspInit+0xcc>)
 800364a:	699b      	ldr	r3, [r3, #24]
 800364c:	4a14      	ldr	r2, [pc, #80]	; (80036a0 <HAL_I2C_MspInit+0xcc>)
 800364e:	f043 0308 	orr.w	r3, r3, #8
 8003652:	6193      	str	r3, [r2, #24]
 8003654:	4b12      	ldr	r3, [pc, #72]	; (80036a0 <HAL_I2C_MspInit+0xcc>)
 8003656:	699b      	ldr	r3, [r3, #24]
 8003658:	f003 0308 	and.w	r3, r3, #8
 800365c:	60fb      	str	r3, [r7, #12]
 800365e:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 8003660:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 8003664:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8003666:	2312      	movs	r3, #18
 8003668:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800366a:	2303      	movs	r3, #3
 800366c:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800366e:	f107 0318 	add.w	r3, r7, #24
 8003672:	4619      	mov	r1, r3
 8003674:	480b      	ldr	r0, [pc, #44]	; (80036a4 <HAL_I2C_MspInit+0xd0>)
 8003676:	f000 fd47 	bl	8004108 <HAL_GPIO_Init>
    __HAL_RCC_I2C2_CLK_ENABLE();
 800367a:	4b09      	ldr	r3, [pc, #36]	; (80036a0 <HAL_I2C_MspInit+0xcc>)
 800367c:	69db      	ldr	r3, [r3, #28]
 800367e:	4a08      	ldr	r2, [pc, #32]	; (80036a0 <HAL_I2C_MspInit+0xcc>)
 8003680:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8003684:	61d3      	str	r3, [r2, #28]
 8003686:	4b06      	ldr	r3, [pc, #24]	; (80036a0 <HAL_I2C_MspInit+0xcc>)
 8003688:	69db      	ldr	r3, [r3, #28]
 800368a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800368e:	60bb      	str	r3, [r7, #8]
 8003690:	68bb      	ldr	r3, [r7, #8]
}
 8003692:	bf00      	nop
 8003694:	3728      	adds	r7, #40	; 0x28
 8003696:	46bd      	mov	sp, r7
 8003698:	bd80      	pop	{r7, pc}
 800369a:	bf00      	nop
 800369c:	40005400 	.word	0x40005400
 80036a0:	40021000 	.word	0x40021000
 80036a4:	40010c00 	.word	0x40010c00
 80036a8:	40005800 	.word	0x40005800

080036ac <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80036ac:	b580      	push	{r7, lr}
 80036ae:	b088      	sub	sp, #32
 80036b0:	af00      	add	r7, sp, #0
 80036b2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80036b4:	f107 0310 	add.w	r3, r7, #16
 80036b8:	2200      	movs	r2, #0
 80036ba:	601a      	str	r2, [r3, #0]
 80036bc:	605a      	str	r2, [r3, #4]
 80036be:	609a      	str	r2, [r3, #8]
 80036c0:	60da      	str	r2, [r3, #12]
  if(huart->Instance==USART1)
 80036c2:	687b      	ldr	r3, [r7, #4]
 80036c4:	681b      	ldr	r3, [r3, #0]
 80036c6:	4a47      	ldr	r2, [pc, #284]	; (80037e4 <HAL_UART_MspInit+0x138>)
 80036c8:	4293      	cmp	r3, r2
 80036ca:	f040 8086 	bne.w	80037da <HAL_UART_MspInit+0x12e>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 80036ce:	4b46      	ldr	r3, [pc, #280]	; (80037e8 <HAL_UART_MspInit+0x13c>)
 80036d0:	699b      	ldr	r3, [r3, #24]
 80036d2:	4a45      	ldr	r2, [pc, #276]	; (80037e8 <HAL_UART_MspInit+0x13c>)
 80036d4:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80036d8:	6193      	str	r3, [r2, #24]
 80036da:	4b43      	ldr	r3, [pc, #268]	; (80037e8 <HAL_UART_MspInit+0x13c>)
 80036dc:	699b      	ldr	r3, [r3, #24]
 80036de:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80036e2:	60fb      	str	r3, [r7, #12]
 80036e4:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80036e6:	4b40      	ldr	r3, [pc, #256]	; (80037e8 <HAL_UART_MspInit+0x13c>)
 80036e8:	699b      	ldr	r3, [r3, #24]
 80036ea:	4a3f      	ldr	r2, [pc, #252]	; (80037e8 <HAL_UART_MspInit+0x13c>)
 80036ec:	f043 0304 	orr.w	r3, r3, #4
 80036f0:	6193      	str	r3, [r2, #24]
 80036f2:	4b3d      	ldr	r3, [pc, #244]	; (80037e8 <HAL_UART_MspInit+0x13c>)
 80036f4:	699b      	ldr	r3, [r3, #24]
 80036f6:	f003 0304 	and.w	r3, r3, #4
 80036fa:	60bb      	str	r3, [r7, #8]
 80036fc:	68bb      	ldr	r3, [r7, #8]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 80036fe:	f44f 7300 	mov.w	r3, #512	; 0x200
 8003702:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003704:	2302      	movs	r3, #2
 8003706:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8003708:	2303      	movs	r3, #3
 800370a:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800370c:	f107 0310 	add.w	r3, r7, #16
 8003710:	4619      	mov	r1, r3
 8003712:	4836      	ldr	r0, [pc, #216]	; (80037ec <HAL_UART_MspInit+0x140>)
 8003714:	f000 fcf8 	bl	8004108 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8003718:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800371c:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800371e:	2300      	movs	r3, #0
 8003720:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003722:	2300      	movs	r3, #0
 8003724:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003726:	f107 0310 	add.w	r3, r7, #16
 800372a:	4619      	mov	r1, r3
 800372c:	482f      	ldr	r0, [pc, #188]	; (80037ec <HAL_UART_MspInit+0x140>)
 800372e:	f000 fceb 	bl	8004108 <HAL_GPIO_Init>

    /* USART1 DMA Init */
    /* USART1_RX Init */
    hdma_usart1_rx.Instance = DMA1_Channel5;
 8003732:	4b2f      	ldr	r3, [pc, #188]	; (80037f0 <HAL_UART_MspInit+0x144>)
 8003734:	4a2f      	ldr	r2, [pc, #188]	; (80037f4 <HAL_UART_MspInit+0x148>)
 8003736:	601a      	str	r2, [r3, #0]
    hdma_usart1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8003738:	4b2d      	ldr	r3, [pc, #180]	; (80037f0 <HAL_UART_MspInit+0x144>)
 800373a:	2200      	movs	r2, #0
 800373c:	605a      	str	r2, [r3, #4]
    hdma_usart1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 800373e:	4b2c      	ldr	r3, [pc, #176]	; (80037f0 <HAL_UART_MspInit+0x144>)
 8003740:	2200      	movs	r2, #0
 8003742:	609a      	str	r2, [r3, #8]
    hdma_usart1_rx.Init.MemInc = DMA_MINC_ENABLE;
 8003744:	4b2a      	ldr	r3, [pc, #168]	; (80037f0 <HAL_UART_MspInit+0x144>)
 8003746:	2280      	movs	r2, #128	; 0x80
 8003748:	60da      	str	r2, [r3, #12]
    hdma_usart1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 800374a:	4b29      	ldr	r3, [pc, #164]	; (80037f0 <HAL_UART_MspInit+0x144>)
 800374c:	2200      	movs	r2, #0
 800374e:	611a      	str	r2, [r3, #16]
    hdma_usart1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8003750:	4b27      	ldr	r3, [pc, #156]	; (80037f0 <HAL_UART_MspInit+0x144>)
 8003752:	2200      	movs	r2, #0
 8003754:	615a      	str	r2, [r3, #20]
    hdma_usart1_rx.Init.Mode = DMA_NORMAL;
 8003756:	4b26      	ldr	r3, [pc, #152]	; (80037f0 <HAL_UART_MspInit+0x144>)
 8003758:	2200      	movs	r2, #0
 800375a:	619a      	str	r2, [r3, #24]
    hdma_usart1_rx.Init.Priority = DMA_PRIORITY_LOW;
 800375c:	4b24      	ldr	r3, [pc, #144]	; (80037f0 <HAL_UART_MspInit+0x144>)
 800375e:	2200      	movs	r2, #0
 8003760:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_usart1_rx) != HAL_OK)
 8003762:	4823      	ldr	r0, [pc, #140]	; (80037f0 <HAL_UART_MspInit+0x144>)
 8003764:	f000 fa2e 	bl	8003bc4 <HAL_DMA_Init>
 8003768:	4603      	mov	r3, r0
 800376a:	2b00      	cmp	r3, #0
 800376c:	d001      	beq.n	8003772 <HAL_UART_MspInit+0xc6>
    {
      Error_Handler();
 800376e:	f7ff fe29 	bl	80033c4 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmarx,hdma_usart1_rx);
 8003772:	687b      	ldr	r3, [r7, #4]
 8003774:	4a1e      	ldr	r2, [pc, #120]	; (80037f0 <HAL_UART_MspInit+0x144>)
 8003776:	63da      	str	r2, [r3, #60]	; 0x3c
 8003778:	4a1d      	ldr	r2, [pc, #116]	; (80037f0 <HAL_UART_MspInit+0x144>)
 800377a:	687b      	ldr	r3, [r7, #4]
 800377c:	6253      	str	r3, [r2, #36]	; 0x24

    /* USART1_TX Init */
    hdma_usart1_tx.Instance = DMA1_Channel4;
 800377e:	4b1e      	ldr	r3, [pc, #120]	; (80037f8 <HAL_UART_MspInit+0x14c>)
 8003780:	4a1e      	ldr	r2, [pc, #120]	; (80037fc <HAL_UART_MspInit+0x150>)
 8003782:	601a      	str	r2, [r3, #0]
    hdma_usart1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8003784:	4b1c      	ldr	r3, [pc, #112]	; (80037f8 <HAL_UART_MspInit+0x14c>)
 8003786:	2210      	movs	r2, #16
 8003788:	605a      	str	r2, [r3, #4]
    hdma_usart1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 800378a:	4b1b      	ldr	r3, [pc, #108]	; (80037f8 <HAL_UART_MspInit+0x14c>)
 800378c:	2200      	movs	r2, #0
 800378e:	609a      	str	r2, [r3, #8]
    hdma_usart1_tx.Init.MemInc = DMA_MINC_ENABLE;
 8003790:	4b19      	ldr	r3, [pc, #100]	; (80037f8 <HAL_UART_MspInit+0x14c>)
 8003792:	2280      	movs	r2, #128	; 0x80
 8003794:	60da      	str	r2, [r3, #12]
    hdma_usart1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8003796:	4b18      	ldr	r3, [pc, #96]	; (80037f8 <HAL_UART_MspInit+0x14c>)
 8003798:	2200      	movs	r2, #0
 800379a:	611a      	str	r2, [r3, #16]
    hdma_usart1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800379c:	4b16      	ldr	r3, [pc, #88]	; (80037f8 <HAL_UART_MspInit+0x14c>)
 800379e:	2200      	movs	r2, #0
 80037a0:	615a      	str	r2, [r3, #20]
    hdma_usart1_tx.Init.Mode = DMA_NORMAL;
 80037a2:	4b15      	ldr	r3, [pc, #84]	; (80037f8 <HAL_UART_MspInit+0x14c>)
 80037a4:	2200      	movs	r2, #0
 80037a6:	619a      	str	r2, [r3, #24]
    hdma_usart1_tx.Init.Priority = DMA_PRIORITY_LOW;
 80037a8:	4b13      	ldr	r3, [pc, #76]	; (80037f8 <HAL_UART_MspInit+0x14c>)
 80037aa:	2200      	movs	r2, #0
 80037ac:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_usart1_tx) != HAL_OK)
 80037ae:	4812      	ldr	r0, [pc, #72]	; (80037f8 <HAL_UART_MspInit+0x14c>)
 80037b0:	f000 fa08 	bl	8003bc4 <HAL_DMA_Init>
 80037b4:	4603      	mov	r3, r0
 80037b6:	2b00      	cmp	r3, #0
 80037b8:	d001      	beq.n	80037be <HAL_UART_MspInit+0x112>
    {
      Error_Handler();
 80037ba:	f7ff fe03 	bl	80033c4 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmatx,hdma_usart1_tx);
 80037be:	687b      	ldr	r3, [r7, #4]
 80037c0:	4a0d      	ldr	r2, [pc, #52]	; (80037f8 <HAL_UART_MspInit+0x14c>)
 80037c2:	639a      	str	r2, [r3, #56]	; 0x38
 80037c4:	4a0c      	ldr	r2, [pc, #48]	; (80037f8 <HAL_UART_MspInit+0x14c>)
 80037c6:	687b      	ldr	r3, [r7, #4]
 80037c8:	6253      	str	r3, [r2, #36]	; 0x24

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 80037ca:	2200      	movs	r2, #0
 80037cc:	2100      	movs	r1, #0
 80037ce:	2025      	movs	r0, #37	; 0x25
 80037d0:	f000 f9c1 	bl	8003b56 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 80037d4:	2025      	movs	r0, #37	; 0x25
 80037d6:	f000 f9da 	bl	8003b8e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }

}
 80037da:	bf00      	nop
 80037dc:	3720      	adds	r7, #32
 80037de:	46bd      	mov	sp, r7
 80037e0:	bd80      	pop	{r7, pc}
 80037e2:	bf00      	nop
 80037e4:	40013800 	.word	0x40013800
 80037e8:	40021000 	.word	0x40021000
 80037ec:	40010800 	.word	0x40010800
 80037f0:	20000344 	.word	0x20000344
 80037f4:	40020058 	.word	0x40020058
 80037f8:	20000388 	.word	0x20000388
 80037fc:	40020044 	.word	0x40020044

08003800 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8003800:	b480      	push	{r7}
 8003802:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8003804:	e7fe      	b.n	8003804 <NMI_Handler+0x4>

08003806 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8003806:	b480      	push	{r7}
 8003808:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800380a:	e7fe      	b.n	800380a <HardFault_Handler+0x4>

0800380c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800380c:	b480      	push	{r7}
 800380e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8003810:	e7fe      	b.n	8003810 <MemManage_Handler+0x4>

08003812 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8003812:	b480      	push	{r7}
 8003814:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8003816:	e7fe      	b.n	8003816 <BusFault_Handler+0x4>

08003818 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8003818:	b480      	push	{r7}
 800381a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800381c:	e7fe      	b.n	800381c <UsageFault_Handler+0x4>

0800381e <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800381e:	b480      	push	{r7}
 8003820:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8003822:	bf00      	nop
 8003824:	46bd      	mov	sp, r7
 8003826:	bc80      	pop	{r7}
 8003828:	4770      	bx	lr

0800382a <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800382a:	b480      	push	{r7}
 800382c:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800382e:	bf00      	nop
 8003830:	46bd      	mov	sp, r7
 8003832:	bc80      	pop	{r7}
 8003834:	4770      	bx	lr

08003836 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8003836:	b480      	push	{r7}
 8003838:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800383a:	bf00      	nop
 800383c:	46bd      	mov	sp, r7
 800383e:	bc80      	pop	{r7}
 8003840:	4770      	bx	lr

08003842 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8003842:	b580      	push	{r7, lr}
 8003844:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8003846:	f000 f893 	bl	8003970 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800384a:	bf00      	nop
 800384c:	bd80      	pop	{r7, pc}
	...

08003850 <DMA1_Channel4_IRQHandler>:

/**
  * @brief This function handles DMA1 channel4 global interrupt.
  */
void DMA1_Channel4_IRQHandler(void)
{
 8003850:	b580      	push	{r7, lr}
 8003852:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel4_IRQn 0 */

  /* USER CODE END DMA1_Channel4_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_tx);
 8003854:	4802      	ldr	r0, [pc, #8]	; (8003860 <DMA1_Channel4_IRQHandler+0x10>)
 8003856:	f000 fb23 	bl	8003ea0 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel4_IRQn 1 */

  /* USER CODE END DMA1_Channel4_IRQn 1 */
}
 800385a:	bf00      	nop
 800385c:	bd80      	pop	{r7, pc}
 800385e:	bf00      	nop
 8003860:	20000388 	.word	0x20000388

08003864 <DMA1_Channel5_IRQHandler>:

/**
  * @brief This function handles DMA1 channel5 global interrupt.
  */
void DMA1_Channel5_IRQHandler(void)
{
 8003864:	b580      	push	{r7, lr}
 8003866:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel5_IRQn 0 */

  /* USER CODE END DMA1_Channel5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_rx);
 8003868:	4802      	ldr	r0, [pc, #8]	; (8003874 <DMA1_Channel5_IRQHandler+0x10>)
 800386a:	f000 fb19 	bl	8003ea0 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel5_IRQn 1 */

  /* USER CODE END DMA1_Channel5_IRQn 1 */
}
 800386e:	bf00      	nop
 8003870:	bd80      	pop	{r7, pc}
 8003872:	bf00      	nop
 8003874:	20000344 	.word	0x20000344

08003878 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 8003878:	b580      	push	{r7, lr}
 800387a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 800387c:	4802      	ldr	r0, [pc, #8]	; (8003888 <USART1_IRQHandler+0x10>)
 800387e:	f002 fff3 	bl	8006868 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 8003882:	bf00      	nop
 8003884:	bd80      	pop	{r7, pc}
 8003886:	bf00      	nop
 8003888:	200002fc 	.word	0x200002fc

0800388c <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 800388c:	b480      	push	{r7}
 800388e:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8003890:	bf00      	nop
 8003892:	46bd      	mov	sp, r7
 8003894:	bc80      	pop	{r7}
 8003896:	4770      	bx	lr

08003898 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 8003898:	f7ff fff8 	bl	800388c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 800389c:	480b      	ldr	r0, [pc, #44]	; (80038cc <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 800389e:	490c      	ldr	r1, [pc, #48]	; (80038d0 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 80038a0:	4a0c      	ldr	r2, [pc, #48]	; (80038d4 <LoopFillZerobss+0x16>)
  movs r3, #0
 80038a2:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80038a4:	e002      	b.n	80038ac <LoopCopyDataInit>

080038a6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80038a6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80038a8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80038aa:	3304      	adds	r3, #4

080038ac <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80038ac:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80038ae:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80038b0:	d3f9      	bcc.n	80038a6 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80038b2:	4a09      	ldr	r2, [pc, #36]	; (80038d8 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 80038b4:	4c09      	ldr	r4, [pc, #36]	; (80038dc <LoopFillZerobss+0x1e>)
  movs r3, #0
 80038b6:	2300      	movs	r3, #0
  b LoopFillZerobss
 80038b8:	e001      	b.n	80038be <LoopFillZerobss>

080038ba <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80038ba:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80038bc:	3204      	adds	r2, #4

080038be <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80038be:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80038c0:	d3fb      	bcc.n	80038ba <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80038c2:	f003 fd95 	bl	80073f0 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80038c6:	f7ff fb11 	bl	8002eec <main>
  bx lr
 80038ca:	4770      	bx	lr
  ldr r0, =_sdata
 80038cc:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80038d0:	20000078 	.word	0x20000078
  ldr r2, =_sidata
 80038d4:	08008518 	.word	0x08008518
  ldr r2, =_sbss
 80038d8:	20000078 	.word	0x20000078
  ldr r4, =_ebss
 80038dc:	20000598 	.word	0x20000598

080038e0 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80038e0:	e7fe      	b.n	80038e0 <ADC1_2_IRQHandler>
	...

080038e4 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80038e4:	b580      	push	{r7, lr}
 80038e6:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80038e8:	4b08      	ldr	r3, [pc, #32]	; (800390c <HAL_Init+0x28>)
 80038ea:	681b      	ldr	r3, [r3, #0]
 80038ec:	4a07      	ldr	r2, [pc, #28]	; (800390c <HAL_Init+0x28>)
 80038ee:	f043 0310 	orr.w	r3, r3, #16
 80038f2:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80038f4:	2003      	movs	r0, #3
 80038f6:	f000 f923 	bl	8003b40 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80038fa:	200f      	movs	r0, #15
 80038fc:	f000 f808 	bl	8003910 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8003900:	f7ff fe46 	bl	8003590 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8003904:	2300      	movs	r3, #0
}
 8003906:	4618      	mov	r0, r3
 8003908:	bd80      	pop	{r7, pc}
 800390a:	bf00      	nop
 800390c:	40022000 	.word	0x40022000

08003910 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8003910:	b580      	push	{r7, lr}
 8003912:	b082      	sub	sp, #8
 8003914:	af00      	add	r7, sp, #0
 8003916:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8003918:	4b12      	ldr	r3, [pc, #72]	; (8003964 <HAL_InitTick+0x54>)
 800391a:	681a      	ldr	r2, [r3, #0]
 800391c:	4b12      	ldr	r3, [pc, #72]	; (8003968 <HAL_InitTick+0x58>)
 800391e:	781b      	ldrb	r3, [r3, #0]
 8003920:	4619      	mov	r1, r3
 8003922:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8003926:	fbb3 f3f1 	udiv	r3, r3, r1
 800392a:	fbb2 f3f3 	udiv	r3, r2, r3
 800392e:	4618      	mov	r0, r3
 8003930:	f000 f93b 	bl	8003baa <HAL_SYSTICK_Config>
 8003934:	4603      	mov	r3, r0
 8003936:	2b00      	cmp	r3, #0
 8003938:	d001      	beq.n	800393e <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800393a:	2301      	movs	r3, #1
 800393c:	e00e      	b.n	800395c <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800393e:	687b      	ldr	r3, [r7, #4]
 8003940:	2b0f      	cmp	r3, #15
 8003942:	d80a      	bhi.n	800395a <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8003944:	2200      	movs	r2, #0
 8003946:	6879      	ldr	r1, [r7, #4]
 8003948:	f04f 30ff 	mov.w	r0, #4294967295
 800394c:	f000 f903 	bl	8003b56 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8003950:	4a06      	ldr	r2, [pc, #24]	; (800396c <HAL_InitTick+0x5c>)
 8003952:	687b      	ldr	r3, [r7, #4]
 8003954:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8003956:	2300      	movs	r3, #0
 8003958:	e000      	b.n	800395c <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800395a:	2301      	movs	r3, #1
}
 800395c:	4618      	mov	r0, r3
 800395e:	3708      	adds	r7, #8
 8003960:	46bd      	mov	sp, r7
 8003962:	bd80      	pop	{r7, pc}
 8003964:	20000008 	.word	0x20000008
 8003968:	20000010 	.word	0x20000010
 800396c:	2000000c 	.word	0x2000000c

08003970 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8003970:	b480      	push	{r7}
 8003972:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8003974:	4b05      	ldr	r3, [pc, #20]	; (800398c <HAL_IncTick+0x1c>)
 8003976:	781b      	ldrb	r3, [r3, #0]
 8003978:	461a      	mov	r2, r3
 800397a:	4b05      	ldr	r3, [pc, #20]	; (8003990 <HAL_IncTick+0x20>)
 800397c:	681b      	ldr	r3, [r3, #0]
 800397e:	4413      	add	r3, r2
 8003980:	4a03      	ldr	r2, [pc, #12]	; (8003990 <HAL_IncTick+0x20>)
 8003982:	6013      	str	r3, [r2, #0]
}
 8003984:	bf00      	nop
 8003986:	46bd      	mov	sp, r7
 8003988:	bc80      	pop	{r7}
 800398a:	4770      	bx	lr
 800398c:	20000010 	.word	0x20000010
 8003990:	2000045c 	.word	0x2000045c

08003994 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8003994:	b480      	push	{r7}
 8003996:	af00      	add	r7, sp, #0
  return uwTick;
 8003998:	4b02      	ldr	r3, [pc, #8]	; (80039a4 <HAL_GetTick+0x10>)
 800399a:	681b      	ldr	r3, [r3, #0]
}
 800399c:	4618      	mov	r0, r3
 800399e:	46bd      	mov	sp, r7
 80039a0:	bc80      	pop	{r7}
 80039a2:	4770      	bx	lr
 80039a4:	2000045c 	.word	0x2000045c

080039a8 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80039a8:	b480      	push	{r7}
 80039aa:	b085      	sub	sp, #20
 80039ac:	af00      	add	r7, sp, #0
 80039ae:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80039b0:	687b      	ldr	r3, [r7, #4]
 80039b2:	f003 0307 	and.w	r3, r3, #7
 80039b6:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80039b8:	4b0c      	ldr	r3, [pc, #48]	; (80039ec <__NVIC_SetPriorityGrouping+0x44>)
 80039ba:	68db      	ldr	r3, [r3, #12]
 80039bc:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80039be:	68ba      	ldr	r2, [r7, #8]
 80039c0:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80039c4:	4013      	ands	r3, r2
 80039c6:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 80039c8:	68fb      	ldr	r3, [r7, #12]
 80039ca:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80039cc:	68bb      	ldr	r3, [r7, #8]
 80039ce:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80039d0:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80039d4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80039d8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80039da:	4a04      	ldr	r2, [pc, #16]	; (80039ec <__NVIC_SetPriorityGrouping+0x44>)
 80039dc:	68bb      	ldr	r3, [r7, #8]
 80039de:	60d3      	str	r3, [r2, #12]
}
 80039e0:	bf00      	nop
 80039e2:	3714      	adds	r7, #20
 80039e4:	46bd      	mov	sp, r7
 80039e6:	bc80      	pop	{r7}
 80039e8:	4770      	bx	lr
 80039ea:	bf00      	nop
 80039ec:	e000ed00 	.word	0xe000ed00

080039f0 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80039f0:	b480      	push	{r7}
 80039f2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80039f4:	4b04      	ldr	r3, [pc, #16]	; (8003a08 <__NVIC_GetPriorityGrouping+0x18>)
 80039f6:	68db      	ldr	r3, [r3, #12]
 80039f8:	0a1b      	lsrs	r3, r3, #8
 80039fa:	f003 0307 	and.w	r3, r3, #7
}
 80039fe:	4618      	mov	r0, r3
 8003a00:	46bd      	mov	sp, r7
 8003a02:	bc80      	pop	{r7}
 8003a04:	4770      	bx	lr
 8003a06:	bf00      	nop
 8003a08:	e000ed00 	.word	0xe000ed00

08003a0c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003a0c:	b480      	push	{r7}
 8003a0e:	b083      	sub	sp, #12
 8003a10:	af00      	add	r7, sp, #0
 8003a12:	4603      	mov	r3, r0
 8003a14:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003a16:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003a1a:	2b00      	cmp	r3, #0
 8003a1c:	db0b      	blt.n	8003a36 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003a1e:	79fb      	ldrb	r3, [r7, #7]
 8003a20:	f003 021f 	and.w	r2, r3, #31
 8003a24:	4906      	ldr	r1, [pc, #24]	; (8003a40 <__NVIC_EnableIRQ+0x34>)
 8003a26:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003a2a:	095b      	lsrs	r3, r3, #5
 8003a2c:	2001      	movs	r0, #1
 8003a2e:	fa00 f202 	lsl.w	r2, r0, r2
 8003a32:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8003a36:	bf00      	nop
 8003a38:	370c      	adds	r7, #12
 8003a3a:	46bd      	mov	sp, r7
 8003a3c:	bc80      	pop	{r7}
 8003a3e:	4770      	bx	lr
 8003a40:	e000e100 	.word	0xe000e100

08003a44 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003a44:	b480      	push	{r7}
 8003a46:	b083      	sub	sp, #12
 8003a48:	af00      	add	r7, sp, #0
 8003a4a:	4603      	mov	r3, r0
 8003a4c:	6039      	str	r1, [r7, #0]
 8003a4e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003a50:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003a54:	2b00      	cmp	r3, #0
 8003a56:	db0a      	blt.n	8003a6e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003a58:	683b      	ldr	r3, [r7, #0]
 8003a5a:	b2da      	uxtb	r2, r3
 8003a5c:	490c      	ldr	r1, [pc, #48]	; (8003a90 <__NVIC_SetPriority+0x4c>)
 8003a5e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003a62:	0112      	lsls	r2, r2, #4
 8003a64:	b2d2      	uxtb	r2, r2
 8003a66:	440b      	add	r3, r1
 8003a68:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8003a6c:	e00a      	b.n	8003a84 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003a6e:	683b      	ldr	r3, [r7, #0]
 8003a70:	b2da      	uxtb	r2, r3
 8003a72:	4908      	ldr	r1, [pc, #32]	; (8003a94 <__NVIC_SetPriority+0x50>)
 8003a74:	79fb      	ldrb	r3, [r7, #7]
 8003a76:	f003 030f 	and.w	r3, r3, #15
 8003a7a:	3b04      	subs	r3, #4
 8003a7c:	0112      	lsls	r2, r2, #4
 8003a7e:	b2d2      	uxtb	r2, r2
 8003a80:	440b      	add	r3, r1
 8003a82:	761a      	strb	r2, [r3, #24]
}
 8003a84:	bf00      	nop
 8003a86:	370c      	adds	r7, #12
 8003a88:	46bd      	mov	sp, r7
 8003a8a:	bc80      	pop	{r7}
 8003a8c:	4770      	bx	lr
 8003a8e:	bf00      	nop
 8003a90:	e000e100 	.word	0xe000e100
 8003a94:	e000ed00 	.word	0xe000ed00

08003a98 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003a98:	b480      	push	{r7}
 8003a9a:	b089      	sub	sp, #36	; 0x24
 8003a9c:	af00      	add	r7, sp, #0
 8003a9e:	60f8      	str	r0, [r7, #12]
 8003aa0:	60b9      	str	r1, [r7, #8]
 8003aa2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003aa4:	68fb      	ldr	r3, [r7, #12]
 8003aa6:	f003 0307 	and.w	r3, r3, #7
 8003aaa:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003aac:	69fb      	ldr	r3, [r7, #28]
 8003aae:	f1c3 0307 	rsb	r3, r3, #7
 8003ab2:	2b04      	cmp	r3, #4
 8003ab4:	bf28      	it	cs
 8003ab6:	2304      	movcs	r3, #4
 8003ab8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8003aba:	69fb      	ldr	r3, [r7, #28]
 8003abc:	3304      	adds	r3, #4
 8003abe:	2b06      	cmp	r3, #6
 8003ac0:	d902      	bls.n	8003ac8 <NVIC_EncodePriority+0x30>
 8003ac2:	69fb      	ldr	r3, [r7, #28]
 8003ac4:	3b03      	subs	r3, #3
 8003ac6:	e000      	b.n	8003aca <NVIC_EncodePriority+0x32>
 8003ac8:	2300      	movs	r3, #0
 8003aca:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003acc:	f04f 32ff 	mov.w	r2, #4294967295
 8003ad0:	69bb      	ldr	r3, [r7, #24]
 8003ad2:	fa02 f303 	lsl.w	r3, r2, r3
 8003ad6:	43da      	mvns	r2, r3
 8003ad8:	68bb      	ldr	r3, [r7, #8]
 8003ada:	401a      	ands	r2, r3
 8003adc:	697b      	ldr	r3, [r7, #20]
 8003ade:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003ae0:	f04f 31ff 	mov.w	r1, #4294967295
 8003ae4:	697b      	ldr	r3, [r7, #20]
 8003ae6:	fa01 f303 	lsl.w	r3, r1, r3
 8003aea:	43d9      	mvns	r1, r3
 8003aec:	687b      	ldr	r3, [r7, #4]
 8003aee:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003af0:	4313      	orrs	r3, r2
         );
}
 8003af2:	4618      	mov	r0, r3
 8003af4:	3724      	adds	r7, #36	; 0x24
 8003af6:	46bd      	mov	sp, r7
 8003af8:	bc80      	pop	{r7}
 8003afa:	4770      	bx	lr

08003afc <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8003afc:	b580      	push	{r7, lr}
 8003afe:	b082      	sub	sp, #8
 8003b00:	af00      	add	r7, sp, #0
 8003b02:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8003b04:	687b      	ldr	r3, [r7, #4]
 8003b06:	3b01      	subs	r3, #1
 8003b08:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8003b0c:	d301      	bcc.n	8003b12 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8003b0e:	2301      	movs	r3, #1
 8003b10:	e00f      	b.n	8003b32 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8003b12:	4a0a      	ldr	r2, [pc, #40]	; (8003b3c <SysTick_Config+0x40>)
 8003b14:	687b      	ldr	r3, [r7, #4]
 8003b16:	3b01      	subs	r3, #1
 8003b18:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8003b1a:	210f      	movs	r1, #15
 8003b1c:	f04f 30ff 	mov.w	r0, #4294967295
 8003b20:	f7ff ff90 	bl	8003a44 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8003b24:	4b05      	ldr	r3, [pc, #20]	; (8003b3c <SysTick_Config+0x40>)
 8003b26:	2200      	movs	r2, #0
 8003b28:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8003b2a:	4b04      	ldr	r3, [pc, #16]	; (8003b3c <SysTick_Config+0x40>)
 8003b2c:	2207      	movs	r2, #7
 8003b2e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8003b30:	2300      	movs	r3, #0
}
 8003b32:	4618      	mov	r0, r3
 8003b34:	3708      	adds	r7, #8
 8003b36:	46bd      	mov	sp, r7
 8003b38:	bd80      	pop	{r7, pc}
 8003b3a:	bf00      	nop
 8003b3c:	e000e010 	.word	0xe000e010

08003b40 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003b40:	b580      	push	{r7, lr}
 8003b42:	b082      	sub	sp, #8
 8003b44:	af00      	add	r7, sp, #0
 8003b46:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003b48:	6878      	ldr	r0, [r7, #4]
 8003b4a:	f7ff ff2d 	bl	80039a8 <__NVIC_SetPriorityGrouping>
}
 8003b4e:	bf00      	nop
 8003b50:	3708      	adds	r7, #8
 8003b52:	46bd      	mov	sp, r7
 8003b54:	bd80      	pop	{r7, pc}

08003b56 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8003b56:	b580      	push	{r7, lr}
 8003b58:	b086      	sub	sp, #24
 8003b5a:	af00      	add	r7, sp, #0
 8003b5c:	4603      	mov	r3, r0
 8003b5e:	60b9      	str	r1, [r7, #8]
 8003b60:	607a      	str	r2, [r7, #4]
 8003b62:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8003b64:	2300      	movs	r3, #0
 8003b66:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8003b68:	f7ff ff42 	bl	80039f0 <__NVIC_GetPriorityGrouping>
 8003b6c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8003b6e:	687a      	ldr	r2, [r7, #4]
 8003b70:	68b9      	ldr	r1, [r7, #8]
 8003b72:	6978      	ldr	r0, [r7, #20]
 8003b74:	f7ff ff90 	bl	8003a98 <NVIC_EncodePriority>
 8003b78:	4602      	mov	r2, r0
 8003b7a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003b7e:	4611      	mov	r1, r2
 8003b80:	4618      	mov	r0, r3
 8003b82:	f7ff ff5f 	bl	8003a44 <__NVIC_SetPriority>
}
 8003b86:	bf00      	nop
 8003b88:	3718      	adds	r7, #24
 8003b8a:	46bd      	mov	sp, r7
 8003b8c:	bd80      	pop	{r7, pc}

08003b8e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003b8e:	b580      	push	{r7, lr}
 8003b90:	b082      	sub	sp, #8
 8003b92:	af00      	add	r7, sp, #0
 8003b94:	4603      	mov	r3, r0
 8003b96:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003b98:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003b9c:	4618      	mov	r0, r3
 8003b9e:	f7ff ff35 	bl	8003a0c <__NVIC_EnableIRQ>
}
 8003ba2:	bf00      	nop
 8003ba4:	3708      	adds	r7, #8
 8003ba6:	46bd      	mov	sp, r7
 8003ba8:	bd80      	pop	{r7, pc}

08003baa <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8003baa:	b580      	push	{r7, lr}
 8003bac:	b082      	sub	sp, #8
 8003bae:	af00      	add	r7, sp, #0
 8003bb0:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8003bb2:	6878      	ldr	r0, [r7, #4]
 8003bb4:	f7ff ffa2 	bl	8003afc <SysTick_Config>
 8003bb8:	4603      	mov	r3, r0
}
 8003bba:	4618      	mov	r0, r3
 8003bbc:	3708      	adds	r7, #8
 8003bbe:	46bd      	mov	sp, r7
 8003bc0:	bd80      	pop	{r7, pc}
	...

08003bc4 <HAL_DMA_Init>:
  * @param  hdma: Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8003bc4:	b480      	push	{r7}
 8003bc6:	b085      	sub	sp, #20
 8003bc8:	af00      	add	r7, sp, #0
 8003bca:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8003bcc:	2300      	movs	r3, #0
 8003bce:	60fb      	str	r3, [r7, #12]

  /* Check the DMA handle allocation */
  if(hdma == NULL)
 8003bd0:	687b      	ldr	r3, [r7, #4]
 8003bd2:	2b00      	cmp	r3, #0
 8003bd4:	d101      	bne.n	8003bda <HAL_DMA_Init+0x16>
  {
    return HAL_ERROR;
 8003bd6:	2301      	movs	r3, #1
 8003bd8:	e043      	b.n	8003c62 <HAL_DMA_Init+0x9e>
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
    hdma->DmaBaseAddress = DMA2;
  }
#else
  /* DMA1 */
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 8003bda:	687b      	ldr	r3, [r7, #4]
 8003bdc:	681b      	ldr	r3, [r3, #0]
 8003bde:	461a      	mov	r2, r3
 8003be0:	4b22      	ldr	r3, [pc, #136]	; (8003c6c <HAL_DMA_Init+0xa8>)
 8003be2:	4413      	add	r3, r2
 8003be4:	4a22      	ldr	r2, [pc, #136]	; (8003c70 <HAL_DMA_Init+0xac>)
 8003be6:	fba2 2303 	umull	r2, r3, r2, r3
 8003bea:	091b      	lsrs	r3, r3, #4
 8003bec:	009a      	lsls	r2, r3, #2
 8003bee:	687b      	ldr	r3, [r7, #4]
 8003bf0:	641a      	str	r2, [r3, #64]	; 0x40
  hdma->DmaBaseAddress = DMA1;
 8003bf2:	687b      	ldr	r3, [r7, #4]
 8003bf4:	4a1f      	ldr	r2, [pc, #124]	; (8003c74 <HAL_DMA_Init+0xb0>)
 8003bf6:	63da      	str	r2, [r3, #60]	; 0x3c
#endif /* DMA2 */

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8003bf8:	687b      	ldr	r3, [r7, #4]
 8003bfa:	2202      	movs	r2, #2
 8003bfc:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8003c00:	687b      	ldr	r3, [r7, #4]
 8003c02:	681b      	ldr	r3, [r3, #0]
 8003c04:	681b      	ldr	r3, [r3, #0]
 8003c06:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC and DIR bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 8003c08:	68fb      	ldr	r3, [r7, #12]
 8003c0a:	f423 537f 	bic.w	r3, r3, #16320	; 0x3fc0
 8003c0e:	f023 0330 	bic.w	r3, r3, #48	; 0x30
 8003c12:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                      DMA_CCR_DIR));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8003c14:	687b      	ldr	r3, [r7, #4]
 8003c16:	685a      	ldr	r2, [r3, #4]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003c18:	687b      	ldr	r3, [r7, #4]
 8003c1a:	689b      	ldr	r3, [r3, #8]
  tmp |=  hdma->Init.Direction        |
 8003c1c:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003c1e:	687b      	ldr	r3, [r7, #4]
 8003c20:	68db      	ldr	r3, [r3, #12]
 8003c22:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003c24:	687b      	ldr	r3, [r7, #4]
 8003c26:	691b      	ldr	r3, [r3, #16]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003c28:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003c2a:	687b      	ldr	r3, [r7, #4]
 8003c2c:	695b      	ldr	r3, [r3, #20]
 8003c2e:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8003c30:	687b      	ldr	r3, [r7, #4]
 8003c32:	699b      	ldr	r3, [r3, #24]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003c34:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8003c36:	687b      	ldr	r3, [r7, #4]
 8003c38:	69db      	ldr	r3, [r3, #28]
 8003c3a:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8003c3c:	68fa      	ldr	r2, [r7, #12]
 8003c3e:	4313      	orrs	r3, r2
 8003c40:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 8003c42:	687b      	ldr	r3, [r7, #4]
 8003c44:	681b      	ldr	r3, [r3, #0]
 8003c46:	68fa      	ldr	r2, [r7, #12]
 8003c48:	601a      	str	r2, [r3, #0]

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003c4a:	687b      	ldr	r3, [r7, #4]
 8003c4c:	2200      	movs	r2, #0
 8003c4e:	639a      	str	r2, [r3, #56]	; 0x38

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8003c50:	687b      	ldr	r3, [r7, #4]
 8003c52:	2201      	movs	r2, #1
 8003c54:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8003c58:	687b      	ldr	r3, [r7, #4]
 8003c5a:	2200      	movs	r2, #0
 8003c5c:	f883 2020 	strb.w	r2, [r3, #32]

  return HAL_OK;
 8003c60:	2300      	movs	r3, #0
}
 8003c62:	4618      	mov	r0, r3
 8003c64:	3714      	adds	r7, #20
 8003c66:	46bd      	mov	sp, r7
 8003c68:	bc80      	pop	{r7}
 8003c6a:	4770      	bx	lr
 8003c6c:	bffdfff8 	.word	0xbffdfff8
 8003c70:	cccccccd 	.word	0xcccccccd
 8003c74:	40020000 	.word	0x40020000

08003c78 <HAL_DMA_Start_IT>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8003c78:	b580      	push	{r7, lr}
 8003c7a:	b086      	sub	sp, #24
 8003c7c:	af00      	add	r7, sp, #0
 8003c7e:	60f8      	str	r0, [r7, #12]
 8003c80:	60b9      	str	r1, [r7, #8]
 8003c82:	607a      	str	r2, [r7, #4]
 8003c84:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8003c86:	2300      	movs	r3, #0
 8003c88:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 8003c8a:	68fb      	ldr	r3, [r7, #12]
 8003c8c:	f893 3020 	ldrb.w	r3, [r3, #32]
 8003c90:	2b01      	cmp	r3, #1
 8003c92:	d101      	bne.n	8003c98 <HAL_DMA_Start_IT+0x20>
 8003c94:	2302      	movs	r3, #2
 8003c96:	e04b      	b.n	8003d30 <HAL_DMA_Start_IT+0xb8>
 8003c98:	68fb      	ldr	r3, [r7, #12]
 8003c9a:	2201      	movs	r2, #1
 8003c9c:	f883 2020 	strb.w	r2, [r3, #32]
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8003ca0:	68fb      	ldr	r3, [r7, #12]
 8003ca2:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8003ca6:	b2db      	uxtb	r3, r3
 8003ca8:	2b01      	cmp	r3, #1
 8003caa:	d13a      	bne.n	8003d22 <HAL_DMA_Start_IT+0xaa>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8003cac:	68fb      	ldr	r3, [r7, #12]
 8003cae:	2202      	movs	r2, #2
 8003cb0:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003cb4:	68fb      	ldr	r3, [r7, #12]
 8003cb6:	2200      	movs	r2, #0
 8003cb8:	639a      	str	r2, [r3, #56]	; 0x38
    
    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8003cba:	68fb      	ldr	r3, [r7, #12]
 8003cbc:	681b      	ldr	r3, [r3, #0]
 8003cbe:	681a      	ldr	r2, [r3, #0]
 8003cc0:	68fb      	ldr	r3, [r7, #12]
 8003cc2:	681b      	ldr	r3, [r3, #0]
 8003cc4:	f022 0201 	bic.w	r2, r2, #1
 8003cc8:	601a      	str	r2, [r3, #0]
    
    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8003cca:	683b      	ldr	r3, [r7, #0]
 8003ccc:	687a      	ldr	r2, [r7, #4]
 8003cce:	68b9      	ldr	r1, [r7, #8]
 8003cd0:	68f8      	ldr	r0, [r7, #12]
 8003cd2:	f000 f9eb 	bl	80040ac <DMA_SetConfig>
    
    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if(NULL != hdma->XferHalfCpltCallback)
 8003cd6:	68fb      	ldr	r3, [r7, #12]
 8003cd8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003cda:	2b00      	cmp	r3, #0
 8003cdc:	d008      	beq.n	8003cf0 <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8003cde:	68fb      	ldr	r3, [r7, #12]
 8003ce0:	681b      	ldr	r3, [r3, #0]
 8003ce2:	681a      	ldr	r2, [r3, #0]
 8003ce4:	68fb      	ldr	r3, [r7, #12]
 8003ce6:	681b      	ldr	r3, [r3, #0]
 8003ce8:	f042 020e 	orr.w	r2, r2, #14
 8003cec:	601a      	str	r2, [r3, #0]
 8003cee:	e00f      	b.n	8003d10 <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8003cf0:	68fb      	ldr	r3, [r7, #12]
 8003cf2:	681b      	ldr	r3, [r3, #0]
 8003cf4:	681a      	ldr	r2, [r3, #0]
 8003cf6:	68fb      	ldr	r3, [r7, #12]
 8003cf8:	681b      	ldr	r3, [r3, #0]
 8003cfa:	f022 0204 	bic.w	r2, r2, #4
 8003cfe:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8003d00:	68fb      	ldr	r3, [r7, #12]
 8003d02:	681b      	ldr	r3, [r3, #0]
 8003d04:	681a      	ldr	r2, [r3, #0]
 8003d06:	68fb      	ldr	r3, [r7, #12]
 8003d08:	681b      	ldr	r3, [r3, #0]
 8003d0a:	f042 020a 	orr.w	r2, r2, #10
 8003d0e:	601a      	str	r2, [r3, #0]
    }
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8003d10:	68fb      	ldr	r3, [r7, #12]
 8003d12:	681b      	ldr	r3, [r3, #0]
 8003d14:	681a      	ldr	r2, [r3, #0]
 8003d16:	68fb      	ldr	r3, [r7, #12]
 8003d18:	681b      	ldr	r3, [r3, #0]
 8003d1a:	f042 0201 	orr.w	r2, r2, #1
 8003d1e:	601a      	str	r2, [r3, #0]
 8003d20:	e005      	b.n	8003d2e <HAL_DMA_Start_IT+0xb6>
  }
  else
  {      
    /* Process Unlocked */
    __HAL_UNLOCK(hdma); 
 8003d22:	68fb      	ldr	r3, [r7, #12]
 8003d24:	2200      	movs	r2, #0
 8003d26:	f883 2020 	strb.w	r2, [r3, #32]

    /* Remain BUSY */
    status = HAL_BUSY;
 8003d2a:	2302      	movs	r3, #2
 8003d2c:	75fb      	strb	r3, [r7, #23]
  }    
  return status;
 8003d2e:	7dfb      	ldrb	r3, [r7, #23]
}
 8003d30:	4618      	mov	r0, r3
 8003d32:	3718      	adds	r7, #24
 8003d34:	46bd      	mov	sp, r7
 8003d36:	bd80      	pop	{r7, pc}

08003d38 <HAL_DMA_Abort>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8003d38:	b480      	push	{r7}
 8003d3a:	b085      	sub	sp, #20
 8003d3c:	af00      	add	r7, sp, #0
 8003d3e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003d40:	2300      	movs	r3, #0
 8003d42:	73fb      	strb	r3, [r7, #15]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8003d44:	687b      	ldr	r3, [r7, #4]
 8003d46:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8003d4a:	b2db      	uxtb	r3, r3
 8003d4c:	2b02      	cmp	r3, #2
 8003d4e:	d008      	beq.n	8003d62 <HAL_DMA_Abort+0x2a>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003d50:	687b      	ldr	r3, [r7, #4]
 8003d52:	2204      	movs	r2, #4
 8003d54:	639a      	str	r2, [r3, #56]	; 0x38
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003d56:	687b      	ldr	r3, [r7, #4]
 8003d58:	2200      	movs	r2, #0
 8003d5a:	f883 2020 	strb.w	r2, [r3, #32]
    
    return HAL_ERROR;
 8003d5e:	2301      	movs	r3, #1
 8003d60:	e020      	b.n	8003da4 <HAL_DMA_Abort+0x6c>
  }
  else

  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8003d62:	687b      	ldr	r3, [r7, #4]
 8003d64:	681b      	ldr	r3, [r3, #0]
 8003d66:	681a      	ldr	r2, [r3, #0]
 8003d68:	687b      	ldr	r3, [r7, #4]
 8003d6a:	681b      	ldr	r3, [r3, #0]
 8003d6c:	f022 020e 	bic.w	r2, r2, #14
 8003d70:	601a      	str	r2, [r3, #0]
      
    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8003d72:	687b      	ldr	r3, [r7, #4]
 8003d74:	681b      	ldr	r3, [r3, #0]
 8003d76:	681a      	ldr	r2, [r3, #0]
 8003d78:	687b      	ldr	r3, [r7, #4]
 8003d7a:	681b      	ldr	r3, [r3, #0]
 8003d7c:	f022 0201 	bic.w	r2, r2, #1
 8003d80:	601a      	str	r2, [r3, #0]
      
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8003d82:	687b      	ldr	r3, [r7, #4]
 8003d84:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8003d86:	687b      	ldr	r3, [r7, #4]
 8003d88:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003d8a:	2101      	movs	r1, #1
 8003d8c:	fa01 f202 	lsl.w	r2, r1, r2
 8003d90:	605a      	str	r2, [r3, #4]
  }
  /* Change the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8003d92:	687b      	ldr	r3, [r7, #4]
 8003d94:	2201      	movs	r2, #1
 8003d96:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);      
 8003d9a:	687b      	ldr	r3, [r7, #4]
 8003d9c:	2200      	movs	r2, #0
 8003d9e:	f883 2020 	strb.w	r2, [r3, #32]
  
  return status; 
 8003da2:	7bfb      	ldrb	r3, [r7, #15]
}
 8003da4:	4618      	mov	r0, r3
 8003da6:	3714      	adds	r7, #20
 8003da8:	46bd      	mov	sp, r7
 8003daa:	bc80      	pop	{r7}
 8003dac:	4770      	bx	lr
	...

08003db0 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 8003db0:	b580      	push	{r7, lr}
 8003db2:	b084      	sub	sp, #16
 8003db4:	af00      	add	r7, sp, #0
 8003db6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003db8:	2300      	movs	r3, #0
 8003dba:	73fb      	strb	r3, [r7, #15]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 8003dbc:	687b      	ldr	r3, [r7, #4]
 8003dbe:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8003dc2:	b2db      	uxtb	r3, r3
 8003dc4:	2b02      	cmp	r3, #2
 8003dc6:	d005      	beq.n	8003dd4 <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003dc8:	687b      	ldr	r3, [r7, #4]
 8003dca:	2204      	movs	r2, #4
 8003dcc:	639a      	str	r2, [r3, #56]	; 0x38
        
    status = HAL_ERROR;
 8003dce:	2301      	movs	r3, #1
 8003dd0:	73fb      	strb	r3, [r7, #15]
 8003dd2:	e051      	b.n	8003e78 <HAL_DMA_Abort_IT+0xc8>
  }
  else
  { 
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8003dd4:	687b      	ldr	r3, [r7, #4]
 8003dd6:	681b      	ldr	r3, [r3, #0]
 8003dd8:	681a      	ldr	r2, [r3, #0]
 8003dda:	687b      	ldr	r3, [r7, #4]
 8003ddc:	681b      	ldr	r3, [r3, #0]
 8003dde:	f022 020e 	bic.w	r2, r2, #14
 8003de2:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8003de4:	687b      	ldr	r3, [r7, #4]
 8003de6:	681b      	ldr	r3, [r3, #0]
 8003de8:	681a      	ldr	r2, [r3, #0]
 8003dea:	687b      	ldr	r3, [r7, #4]
 8003dec:	681b      	ldr	r3, [r3, #0]
 8003dee:	f022 0201 	bic.w	r2, r2, #1
 8003df2:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 8003df4:	687b      	ldr	r3, [r7, #4]
 8003df6:	681b      	ldr	r3, [r3, #0]
 8003df8:	4a22      	ldr	r2, [pc, #136]	; (8003e84 <HAL_DMA_Abort_IT+0xd4>)
 8003dfa:	4293      	cmp	r3, r2
 8003dfc:	d029      	beq.n	8003e52 <HAL_DMA_Abort_IT+0xa2>
 8003dfe:	687b      	ldr	r3, [r7, #4]
 8003e00:	681b      	ldr	r3, [r3, #0]
 8003e02:	4a21      	ldr	r2, [pc, #132]	; (8003e88 <HAL_DMA_Abort_IT+0xd8>)
 8003e04:	4293      	cmp	r3, r2
 8003e06:	d022      	beq.n	8003e4e <HAL_DMA_Abort_IT+0x9e>
 8003e08:	687b      	ldr	r3, [r7, #4]
 8003e0a:	681b      	ldr	r3, [r3, #0]
 8003e0c:	4a1f      	ldr	r2, [pc, #124]	; (8003e8c <HAL_DMA_Abort_IT+0xdc>)
 8003e0e:	4293      	cmp	r3, r2
 8003e10:	d01a      	beq.n	8003e48 <HAL_DMA_Abort_IT+0x98>
 8003e12:	687b      	ldr	r3, [r7, #4]
 8003e14:	681b      	ldr	r3, [r3, #0]
 8003e16:	4a1e      	ldr	r2, [pc, #120]	; (8003e90 <HAL_DMA_Abort_IT+0xe0>)
 8003e18:	4293      	cmp	r3, r2
 8003e1a:	d012      	beq.n	8003e42 <HAL_DMA_Abort_IT+0x92>
 8003e1c:	687b      	ldr	r3, [r7, #4]
 8003e1e:	681b      	ldr	r3, [r3, #0]
 8003e20:	4a1c      	ldr	r2, [pc, #112]	; (8003e94 <HAL_DMA_Abort_IT+0xe4>)
 8003e22:	4293      	cmp	r3, r2
 8003e24:	d00a      	beq.n	8003e3c <HAL_DMA_Abort_IT+0x8c>
 8003e26:	687b      	ldr	r3, [r7, #4]
 8003e28:	681b      	ldr	r3, [r3, #0]
 8003e2a:	4a1b      	ldr	r2, [pc, #108]	; (8003e98 <HAL_DMA_Abort_IT+0xe8>)
 8003e2c:	4293      	cmp	r3, r2
 8003e2e:	d102      	bne.n	8003e36 <HAL_DMA_Abort_IT+0x86>
 8003e30:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8003e34:	e00e      	b.n	8003e54 <HAL_DMA_Abort_IT+0xa4>
 8003e36:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8003e3a:	e00b      	b.n	8003e54 <HAL_DMA_Abort_IT+0xa4>
 8003e3c:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8003e40:	e008      	b.n	8003e54 <HAL_DMA_Abort_IT+0xa4>
 8003e42:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8003e46:	e005      	b.n	8003e54 <HAL_DMA_Abort_IT+0xa4>
 8003e48:	f44f 7380 	mov.w	r3, #256	; 0x100
 8003e4c:	e002      	b.n	8003e54 <HAL_DMA_Abort_IT+0xa4>
 8003e4e:	2310      	movs	r3, #16
 8003e50:	e000      	b.n	8003e54 <HAL_DMA_Abort_IT+0xa4>
 8003e52:	2301      	movs	r3, #1
 8003e54:	4a11      	ldr	r2, [pc, #68]	; (8003e9c <HAL_DMA_Abort_IT+0xec>)
 8003e56:	6053      	str	r3, [r2, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8003e58:	687b      	ldr	r3, [r7, #4]
 8003e5a:	2201      	movs	r2, #1
 8003e5c:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003e60:	687b      	ldr	r3, [r7, #4]
 8003e62:	2200      	movs	r2, #0
 8003e64:	f883 2020 	strb.w	r2, [r3, #32]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 8003e68:	687b      	ldr	r3, [r7, #4]
 8003e6a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003e6c:	2b00      	cmp	r3, #0
 8003e6e:	d003      	beq.n	8003e78 <HAL_DMA_Abort_IT+0xc8>
    {
      hdma->XferAbortCallback(hdma);
 8003e70:	687b      	ldr	r3, [r7, #4]
 8003e72:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003e74:	6878      	ldr	r0, [r7, #4]
 8003e76:	4798      	blx	r3
    } 
  }
  return status;
 8003e78:	7bfb      	ldrb	r3, [r7, #15]
}
 8003e7a:	4618      	mov	r0, r3
 8003e7c:	3710      	adds	r7, #16
 8003e7e:	46bd      	mov	sp, r7
 8003e80:	bd80      	pop	{r7, pc}
 8003e82:	bf00      	nop
 8003e84:	40020008 	.word	0x40020008
 8003e88:	4002001c 	.word	0x4002001c
 8003e8c:	40020030 	.word	0x40020030
 8003e90:	40020044 	.word	0x40020044
 8003e94:	40020058 	.word	0x40020058
 8003e98:	4002006c 	.word	0x4002006c
 8003e9c:	40020000 	.word	0x40020000

08003ea0 <HAL_DMA_IRQHandler>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8003ea0:	b580      	push	{r7, lr}
 8003ea2:	b084      	sub	sp, #16
 8003ea4:	af00      	add	r7, sp, #0
 8003ea6:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8003ea8:	687b      	ldr	r3, [r7, #4]
 8003eaa:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003eac:	681b      	ldr	r3, [r3, #0]
 8003eae:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8003eb0:	687b      	ldr	r3, [r7, #4]
 8003eb2:	681b      	ldr	r3, [r3, #0]
 8003eb4:	681b      	ldr	r3, [r3, #0]
 8003eb6:	60bb      	str	r3, [r7, #8]
  
  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_HT) != RESET))
 8003eb8:	687b      	ldr	r3, [r7, #4]
 8003eba:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003ebc:	2204      	movs	r2, #4
 8003ebe:	409a      	lsls	r2, r3
 8003ec0:	68fb      	ldr	r3, [r7, #12]
 8003ec2:	4013      	ands	r3, r2
 8003ec4:	2b00      	cmp	r3, #0
 8003ec6:	d04f      	beq.n	8003f68 <HAL_DMA_IRQHandler+0xc8>
 8003ec8:	68bb      	ldr	r3, [r7, #8]
 8003eca:	f003 0304 	and.w	r3, r3, #4
 8003ece:	2b00      	cmp	r3, #0
 8003ed0:	d04a      	beq.n	8003f68 <HAL_DMA_IRQHandler+0xc8>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8003ed2:	687b      	ldr	r3, [r7, #4]
 8003ed4:	681b      	ldr	r3, [r3, #0]
 8003ed6:	681b      	ldr	r3, [r3, #0]
 8003ed8:	f003 0320 	and.w	r3, r3, #32
 8003edc:	2b00      	cmp	r3, #0
 8003ede:	d107      	bne.n	8003ef0 <HAL_DMA_IRQHandler+0x50>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8003ee0:	687b      	ldr	r3, [r7, #4]
 8003ee2:	681b      	ldr	r3, [r3, #0]
 8003ee4:	681a      	ldr	r2, [r3, #0]
 8003ee6:	687b      	ldr	r3, [r7, #4]
 8003ee8:	681b      	ldr	r3, [r3, #0]
 8003eea:	f022 0204 	bic.w	r2, r2, #4
 8003eee:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 8003ef0:	687b      	ldr	r3, [r7, #4]
 8003ef2:	681b      	ldr	r3, [r3, #0]
 8003ef4:	4a66      	ldr	r2, [pc, #408]	; (8004090 <HAL_DMA_IRQHandler+0x1f0>)
 8003ef6:	4293      	cmp	r3, r2
 8003ef8:	d029      	beq.n	8003f4e <HAL_DMA_IRQHandler+0xae>
 8003efa:	687b      	ldr	r3, [r7, #4]
 8003efc:	681b      	ldr	r3, [r3, #0]
 8003efe:	4a65      	ldr	r2, [pc, #404]	; (8004094 <HAL_DMA_IRQHandler+0x1f4>)
 8003f00:	4293      	cmp	r3, r2
 8003f02:	d022      	beq.n	8003f4a <HAL_DMA_IRQHandler+0xaa>
 8003f04:	687b      	ldr	r3, [r7, #4]
 8003f06:	681b      	ldr	r3, [r3, #0]
 8003f08:	4a63      	ldr	r2, [pc, #396]	; (8004098 <HAL_DMA_IRQHandler+0x1f8>)
 8003f0a:	4293      	cmp	r3, r2
 8003f0c:	d01a      	beq.n	8003f44 <HAL_DMA_IRQHandler+0xa4>
 8003f0e:	687b      	ldr	r3, [r7, #4]
 8003f10:	681b      	ldr	r3, [r3, #0]
 8003f12:	4a62      	ldr	r2, [pc, #392]	; (800409c <HAL_DMA_IRQHandler+0x1fc>)
 8003f14:	4293      	cmp	r3, r2
 8003f16:	d012      	beq.n	8003f3e <HAL_DMA_IRQHandler+0x9e>
 8003f18:	687b      	ldr	r3, [r7, #4]
 8003f1a:	681b      	ldr	r3, [r3, #0]
 8003f1c:	4a60      	ldr	r2, [pc, #384]	; (80040a0 <HAL_DMA_IRQHandler+0x200>)
 8003f1e:	4293      	cmp	r3, r2
 8003f20:	d00a      	beq.n	8003f38 <HAL_DMA_IRQHandler+0x98>
 8003f22:	687b      	ldr	r3, [r7, #4]
 8003f24:	681b      	ldr	r3, [r3, #0]
 8003f26:	4a5f      	ldr	r2, [pc, #380]	; (80040a4 <HAL_DMA_IRQHandler+0x204>)
 8003f28:	4293      	cmp	r3, r2
 8003f2a:	d102      	bne.n	8003f32 <HAL_DMA_IRQHandler+0x92>
 8003f2c:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8003f30:	e00e      	b.n	8003f50 <HAL_DMA_IRQHandler+0xb0>
 8003f32:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 8003f36:	e00b      	b.n	8003f50 <HAL_DMA_IRQHandler+0xb0>
 8003f38:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8003f3c:	e008      	b.n	8003f50 <HAL_DMA_IRQHandler+0xb0>
 8003f3e:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8003f42:	e005      	b.n	8003f50 <HAL_DMA_IRQHandler+0xb0>
 8003f44:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8003f48:	e002      	b.n	8003f50 <HAL_DMA_IRQHandler+0xb0>
 8003f4a:	2340      	movs	r3, #64	; 0x40
 8003f4c:	e000      	b.n	8003f50 <HAL_DMA_IRQHandler+0xb0>
 8003f4e:	2304      	movs	r3, #4
 8003f50:	4a55      	ldr	r2, [pc, #340]	; (80040a8 <HAL_DMA_IRQHandler+0x208>)
 8003f52:	6053      	str	r3, [r2, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if(hdma->XferHalfCpltCallback != NULL)
 8003f54:	687b      	ldr	r3, [r7, #4]
 8003f56:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003f58:	2b00      	cmp	r3, #0
 8003f5a:	f000 8094 	beq.w	8004086 <HAL_DMA_IRQHandler+0x1e6>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 8003f5e:	687b      	ldr	r3, [r7, #4]
 8003f60:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003f62:	6878      	ldr	r0, [r7, #4]
 8003f64:	4798      	blx	r3
    if(hdma->XferHalfCpltCallback != NULL)
 8003f66:	e08e      	b.n	8004086 <HAL_DMA_IRQHandler+0x1e6>
    }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_TC) != RESET))
 8003f68:	687b      	ldr	r3, [r7, #4]
 8003f6a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003f6c:	2202      	movs	r2, #2
 8003f6e:	409a      	lsls	r2, r3
 8003f70:	68fb      	ldr	r3, [r7, #12]
 8003f72:	4013      	ands	r3, r2
 8003f74:	2b00      	cmp	r3, #0
 8003f76:	d056      	beq.n	8004026 <HAL_DMA_IRQHandler+0x186>
 8003f78:	68bb      	ldr	r3, [r7, #8]
 8003f7a:	f003 0302 	and.w	r3, r3, #2
 8003f7e:	2b00      	cmp	r3, #0
 8003f80:	d051      	beq.n	8004026 <HAL_DMA_IRQHandler+0x186>
  {
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8003f82:	687b      	ldr	r3, [r7, #4]
 8003f84:	681b      	ldr	r3, [r3, #0]
 8003f86:	681b      	ldr	r3, [r3, #0]
 8003f88:	f003 0320 	and.w	r3, r3, #32
 8003f8c:	2b00      	cmp	r3, #0
 8003f8e:	d10b      	bne.n	8003fa8 <HAL_DMA_IRQHandler+0x108>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);  
 8003f90:	687b      	ldr	r3, [r7, #4]
 8003f92:	681b      	ldr	r3, [r3, #0]
 8003f94:	681a      	ldr	r2, [r3, #0]
 8003f96:	687b      	ldr	r3, [r7, #4]
 8003f98:	681b      	ldr	r3, [r3, #0]
 8003f9a:	f022 020a 	bic.w	r2, r2, #10
 8003f9e:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8003fa0:	687b      	ldr	r3, [r7, #4]
 8003fa2:	2201      	movs	r2, #1
 8003fa4:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
    }
    /* Clear the transfer complete flag */
      __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 8003fa8:	687b      	ldr	r3, [r7, #4]
 8003faa:	681b      	ldr	r3, [r3, #0]
 8003fac:	4a38      	ldr	r2, [pc, #224]	; (8004090 <HAL_DMA_IRQHandler+0x1f0>)
 8003fae:	4293      	cmp	r3, r2
 8003fb0:	d029      	beq.n	8004006 <HAL_DMA_IRQHandler+0x166>
 8003fb2:	687b      	ldr	r3, [r7, #4]
 8003fb4:	681b      	ldr	r3, [r3, #0]
 8003fb6:	4a37      	ldr	r2, [pc, #220]	; (8004094 <HAL_DMA_IRQHandler+0x1f4>)
 8003fb8:	4293      	cmp	r3, r2
 8003fba:	d022      	beq.n	8004002 <HAL_DMA_IRQHandler+0x162>
 8003fbc:	687b      	ldr	r3, [r7, #4]
 8003fbe:	681b      	ldr	r3, [r3, #0]
 8003fc0:	4a35      	ldr	r2, [pc, #212]	; (8004098 <HAL_DMA_IRQHandler+0x1f8>)
 8003fc2:	4293      	cmp	r3, r2
 8003fc4:	d01a      	beq.n	8003ffc <HAL_DMA_IRQHandler+0x15c>
 8003fc6:	687b      	ldr	r3, [r7, #4]
 8003fc8:	681b      	ldr	r3, [r3, #0]
 8003fca:	4a34      	ldr	r2, [pc, #208]	; (800409c <HAL_DMA_IRQHandler+0x1fc>)
 8003fcc:	4293      	cmp	r3, r2
 8003fce:	d012      	beq.n	8003ff6 <HAL_DMA_IRQHandler+0x156>
 8003fd0:	687b      	ldr	r3, [r7, #4]
 8003fd2:	681b      	ldr	r3, [r3, #0]
 8003fd4:	4a32      	ldr	r2, [pc, #200]	; (80040a0 <HAL_DMA_IRQHandler+0x200>)
 8003fd6:	4293      	cmp	r3, r2
 8003fd8:	d00a      	beq.n	8003ff0 <HAL_DMA_IRQHandler+0x150>
 8003fda:	687b      	ldr	r3, [r7, #4]
 8003fdc:	681b      	ldr	r3, [r3, #0]
 8003fde:	4a31      	ldr	r2, [pc, #196]	; (80040a4 <HAL_DMA_IRQHandler+0x204>)
 8003fe0:	4293      	cmp	r3, r2
 8003fe2:	d102      	bne.n	8003fea <HAL_DMA_IRQHandler+0x14a>
 8003fe4:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8003fe8:	e00e      	b.n	8004008 <HAL_DMA_IRQHandler+0x168>
 8003fea:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8003fee:	e00b      	b.n	8004008 <HAL_DMA_IRQHandler+0x168>
 8003ff0:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8003ff4:	e008      	b.n	8004008 <HAL_DMA_IRQHandler+0x168>
 8003ff6:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8003ffa:	e005      	b.n	8004008 <HAL_DMA_IRQHandler+0x168>
 8003ffc:	f44f 7300 	mov.w	r3, #512	; 0x200
 8004000:	e002      	b.n	8004008 <HAL_DMA_IRQHandler+0x168>
 8004002:	2320      	movs	r3, #32
 8004004:	e000      	b.n	8004008 <HAL_DMA_IRQHandler+0x168>
 8004006:	2302      	movs	r3, #2
 8004008:	4a27      	ldr	r2, [pc, #156]	; (80040a8 <HAL_DMA_IRQHandler+0x208>)
 800400a:	6053      	str	r3, [r2, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800400c:	687b      	ldr	r3, [r7, #4]
 800400e:	2200      	movs	r2, #0
 8004010:	f883 2020 	strb.w	r2, [r3, #32]

    if(hdma->XferCpltCallback != NULL)
 8004014:	687b      	ldr	r3, [r7, #4]
 8004016:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004018:	2b00      	cmp	r3, #0
 800401a:	d034      	beq.n	8004086 <HAL_DMA_IRQHandler+0x1e6>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 800401c:	687b      	ldr	r3, [r7, #4]
 800401e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004020:	6878      	ldr	r0, [r7, #4]
 8004022:	4798      	blx	r3
    if(hdma->XferCpltCallback != NULL)
 8004024:	e02f      	b.n	8004086 <HAL_DMA_IRQHandler+0x1e6>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (( RESET != (flag_it & (DMA_FLAG_TE1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TE)))
 8004026:	687b      	ldr	r3, [r7, #4]
 8004028:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800402a:	2208      	movs	r2, #8
 800402c:	409a      	lsls	r2, r3
 800402e:	68fb      	ldr	r3, [r7, #12]
 8004030:	4013      	ands	r3, r2
 8004032:	2b00      	cmp	r3, #0
 8004034:	d028      	beq.n	8004088 <HAL_DMA_IRQHandler+0x1e8>
 8004036:	68bb      	ldr	r3, [r7, #8]
 8004038:	f003 0308 	and.w	r3, r3, #8
 800403c:	2b00      	cmp	r3, #0
 800403e:	d023      	beq.n	8004088 <HAL_DMA_IRQHandler+0x1e8>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8004040:	687b      	ldr	r3, [r7, #4]
 8004042:	681b      	ldr	r3, [r3, #0]
 8004044:	681a      	ldr	r2, [r3, #0]
 8004046:	687b      	ldr	r3, [r7, #4]
 8004048:	681b      	ldr	r3, [r3, #0]
 800404a:	f022 020e 	bic.w	r2, r2, #14
 800404e:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8004050:	687b      	ldr	r3, [r7, #4]
 8004052:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8004054:	687b      	ldr	r3, [r7, #4]
 8004056:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004058:	2101      	movs	r1, #1
 800405a:	fa01 f202 	lsl.w	r2, r1, r2
 800405e:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8004060:	687b      	ldr	r3, [r7, #4]
 8004062:	2201      	movs	r2, #1
 8004064:	639a      	str	r2, [r3, #56]	; 0x38

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8004066:	687b      	ldr	r3, [r7, #4]
 8004068:	2201      	movs	r2, #1
 800406a:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800406e:	687b      	ldr	r3, [r7, #4]
 8004070:	2200      	movs	r2, #0
 8004072:	f883 2020 	strb.w	r2, [r3, #32]

    if (hdma->XferErrorCallback != NULL)
 8004076:	687b      	ldr	r3, [r7, #4]
 8004078:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800407a:	2b00      	cmp	r3, #0
 800407c:	d004      	beq.n	8004088 <HAL_DMA_IRQHandler+0x1e8>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 800407e:	687b      	ldr	r3, [r7, #4]
 8004080:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004082:	6878      	ldr	r0, [r7, #4]
 8004084:	4798      	blx	r3
    }
  }
  return;
 8004086:	bf00      	nop
 8004088:	bf00      	nop
}
 800408a:	3710      	adds	r7, #16
 800408c:	46bd      	mov	sp, r7
 800408e:	bd80      	pop	{r7, pc}
 8004090:	40020008 	.word	0x40020008
 8004094:	4002001c 	.word	0x4002001c
 8004098:	40020030 	.word	0x40020030
 800409c:	40020044 	.word	0x40020044
 80040a0:	40020058 	.word	0x40020058
 80040a4:	4002006c 	.word	0x4002006c
 80040a8:	40020000 	.word	0x40020000

080040ac <DMA_SetConfig>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80040ac:	b480      	push	{r7}
 80040ae:	b085      	sub	sp, #20
 80040b0:	af00      	add	r7, sp, #0
 80040b2:	60f8      	str	r0, [r7, #12]
 80040b4:	60b9      	str	r1, [r7, #8]
 80040b6:	607a      	str	r2, [r7, #4]
 80040b8:	603b      	str	r3, [r7, #0]
  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 80040ba:	68fb      	ldr	r3, [r7, #12]
 80040bc:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80040be:	68fb      	ldr	r3, [r7, #12]
 80040c0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80040c2:	2101      	movs	r1, #1
 80040c4:	fa01 f202 	lsl.w	r2, r1, r2
 80040c8:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 80040ca:	68fb      	ldr	r3, [r7, #12]
 80040cc:	681b      	ldr	r3, [r3, #0]
 80040ce:	683a      	ldr	r2, [r7, #0]
 80040d0:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 80040d2:	68fb      	ldr	r3, [r7, #12]
 80040d4:	685b      	ldr	r3, [r3, #4]
 80040d6:	2b10      	cmp	r3, #16
 80040d8:	d108      	bne.n	80040ec <DMA_SetConfig+0x40>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 80040da:	68fb      	ldr	r3, [r7, #12]
 80040dc:	681b      	ldr	r3, [r3, #0]
 80040de:	687a      	ldr	r2, [r7, #4]
 80040e0:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 80040e2:	68fb      	ldr	r3, [r7, #12]
 80040e4:	681b      	ldr	r3, [r3, #0]
 80040e6:	68ba      	ldr	r2, [r7, #8]
 80040e8:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 80040ea:	e007      	b.n	80040fc <DMA_SetConfig+0x50>
    hdma->Instance->CPAR = SrcAddress;
 80040ec:	68fb      	ldr	r3, [r7, #12]
 80040ee:	681b      	ldr	r3, [r3, #0]
 80040f0:	68ba      	ldr	r2, [r7, #8]
 80040f2:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 80040f4:	68fb      	ldr	r3, [r7, #12]
 80040f6:	681b      	ldr	r3, [r3, #0]
 80040f8:	687a      	ldr	r2, [r7, #4]
 80040fa:	60da      	str	r2, [r3, #12]
}
 80040fc:	bf00      	nop
 80040fe:	3714      	adds	r7, #20
 8004100:	46bd      	mov	sp, r7
 8004102:	bc80      	pop	{r7}
 8004104:	4770      	bx	lr
	...

08004108 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8004108:	b480      	push	{r7}
 800410a:	b08b      	sub	sp, #44	; 0x2c
 800410c:	af00      	add	r7, sp, #0
 800410e:	6078      	str	r0, [r7, #4]
 8004110:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8004112:	2300      	movs	r3, #0
 8004114:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8004116:	2300      	movs	r3, #0
 8004118:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800411a:	e169      	b.n	80043f0 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 800411c:	2201      	movs	r2, #1
 800411e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004120:	fa02 f303 	lsl.w	r3, r2, r3
 8004124:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8004126:	683b      	ldr	r3, [r7, #0]
 8004128:	681b      	ldr	r3, [r3, #0]
 800412a:	69fa      	ldr	r2, [r7, #28]
 800412c:	4013      	ands	r3, r2
 800412e:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8004130:	69ba      	ldr	r2, [r7, #24]
 8004132:	69fb      	ldr	r3, [r7, #28]
 8004134:	429a      	cmp	r2, r3
 8004136:	f040 8158 	bne.w	80043ea <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 800413a:	683b      	ldr	r3, [r7, #0]
 800413c:	685b      	ldr	r3, [r3, #4]
 800413e:	4a9a      	ldr	r2, [pc, #616]	; (80043a8 <HAL_GPIO_Init+0x2a0>)
 8004140:	4293      	cmp	r3, r2
 8004142:	d05e      	beq.n	8004202 <HAL_GPIO_Init+0xfa>
 8004144:	4a98      	ldr	r2, [pc, #608]	; (80043a8 <HAL_GPIO_Init+0x2a0>)
 8004146:	4293      	cmp	r3, r2
 8004148:	d875      	bhi.n	8004236 <HAL_GPIO_Init+0x12e>
 800414a:	4a98      	ldr	r2, [pc, #608]	; (80043ac <HAL_GPIO_Init+0x2a4>)
 800414c:	4293      	cmp	r3, r2
 800414e:	d058      	beq.n	8004202 <HAL_GPIO_Init+0xfa>
 8004150:	4a96      	ldr	r2, [pc, #600]	; (80043ac <HAL_GPIO_Init+0x2a4>)
 8004152:	4293      	cmp	r3, r2
 8004154:	d86f      	bhi.n	8004236 <HAL_GPIO_Init+0x12e>
 8004156:	4a96      	ldr	r2, [pc, #600]	; (80043b0 <HAL_GPIO_Init+0x2a8>)
 8004158:	4293      	cmp	r3, r2
 800415a:	d052      	beq.n	8004202 <HAL_GPIO_Init+0xfa>
 800415c:	4a94      	ldr	r2, [pc, #592]	; (80043b0 <HAL_GPIO_Init+0x2a8>)
 800415e:	4293      	cmp	r3, r2
 8004160:	d869      	bhi.n	8004236 <HAL_GPIO_Init+0x12e>
 8004162:	4a94      	ldr	r2, [pc, #592]	; (80043b4 <HAL_GPIO_Init+0x2ac>)
 8004164:	4293      	cmp	r3, r2
 8004166:	d04c      	beq.n	8004202 <HAL_GPIO_Init+0xfa>
 8004168:	4a92      	ldr	r2, [pc, #584]	; (80043b4 <HAL_GPIO_Init+0x2ac>)
 800416a:	4293      	cmp	r3, r2
 800416c:	d863      	bhi.n	8004236 <HAL_GPIO_Init+0x12e>
 800416e:	4a92      	ldr	r2, [pc, #584]	; (80043b8 <HAL_GPIO_Init+0x2b0>)
 8004170:	4293      	cmp	r3, r2
 8004172:	d046      	beq.n	8004202 <HAL_GPIO_Init+0xfa>
 8004174:	4a90      	ldr	r2, [pc, #576]	; (80043b8 <HAL_GPIO_Init+0x2b0>)
 8004176:	4293      	cmp	r3, r2
 8004178:	d85d      	bhi.n	8004236 <HAL_GPIO_Init+0x12e>
 800417a:	2b12      	cmp	r3, #18
 800417c:	d82a      	bhi.n	80041d4 <HAL_GPIO_Init+0xcc>
 800417e:	2b12      	cmp	r3, #18
 8004180:	d859      	bhi.n	8004236 <HAL_GPIO_Init+0x12e>
 8004182:	a201      	add	r2, pc, #4	; (adr r2, 8004188 <HAL_GPIO_Init+0x80>)
 8004184:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004188:	08004203 	.word	0x08004203
 800418c:	080041dd 	.word	0x080041dd
 8004190:	080041ef 	.word	0x080041ef
 8004194:	08004231 	.word	0x08004231
 8004198:	08004237 	.word	0x08004237
 800419c:	08004237 	.word	0x08004237
 80041a0:	08004237 	.word	0x08004237
 80041a4:	08004237 	.word	0x08004237
 80041a8:	08004237 	.word	0x08004237
 80041ac:	08004237 	.word	0x08004237
 80041b0:	08004237 	.word	0x08004237
 80041b4:	08004237 	.word	0x08004237
 80041b8:	08004237 	.word	0x08004237
 80041bc:	08004237 	.word	0x08004237
 80041c0:	08004237 	.word	0x08004237
 80041c4:	08004237 	.word	0x08004237
 80041c8:	08004237 	.word	0x08004237
 80041cc:	080041e5 	.word	0x080041e5
 80041d0:	080041f9 	.word	0x080041f9
 80041d4:	4a79      	ldr	r2, [pc, #484]	; (80043bc <HAL_GPIO_Init+0x2b4>)
 80041d6:	4293      	cmp	r3, r2
 80041d8:	d013      	beq.n	8004202 <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 80041da:	e02c      	b.n	8004236 <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 80041dc:	683b      	ldr	r3, [r7, #0]
 80041de:	68db      	ldr	r3, [r3, #12]
 80041e0:	623b      	str	r3, [r7, #32]
          break;
 80041e2:	e029      	b.n	8004238 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 80041e4:	683b      	ldr	r3, [r7, #0]
 80041e6:	68db      	ldr	r3, [r3, #12]
 80041e8:	3304      	adds	r3, #4
 80041ea:	623b      	str	r3, [r7, #32]
          break;
 80041ec:	e024      	b.n	8004238 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 80041ee:	683b      	ldr	r3, [r7, #0]
 80041f0:	68db      	ldr	r3, [r3, #12]
 80041f2:	3308      	adds	r3, #8
 80041f4:	623b      	str	r3, [r7, #32]
          break;
 80041f6:	e01f      	b.n	8004238 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 80041f8:	683b      	ldr	r3, [r7, #0]
 80041fa:	68db      	ldr	r3, [r3, #12]
 80041fc:	330c      	adds	r3, #12
 80041fe:	623b      	str	r3, [r7, #32]
          break;
 8004200:	e01a      	b.n	8004238 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8004202:	683b      	ldr	r3, [r7, #0]
 8004204:	689b      	ldr	r3, [r3, #8]
 8004206:	2b00      	cmp	r3, #0
 8004208:	d102      	bne.n	8004210 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 800420a:	2304      	movs	r3, #4
 800420c:	623b      	str	r3, [r7, #32]
          break;
 800420e:	e013      	b.n	8004238 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8004210:	683b      	ldr	r3, [r7, #0]
 8004212:	689b      	ldr	r3, [r3, #8]
 8004214:	2b01      	cmp	r3, #1
 8004216:	d105      	bne.n	8004224 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8004218:	2308      	movs	r3, #8
 800421a:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 800421c:	687b      	ldr	r3, [r7, #4]
 800421e:	69fa      	ldr	r2, [r7, #28]
 8004220:	611a      	str	r2, [r3, #16]
          break;
 8004222:	e009      	b.n	8004238 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8004224:	2308      	movs	r3, #8
 8004226:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8004228:	687b      	ldr	r3, [r7, #4]
 800422a:	69fa      	ldr	r2, [r7, #28]
 800422c:	615a      	str	r2, [r3, #20]
          break;
 800422e:	e003      	b.n	8004238 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8004230:	2300      	movs	r3, #0
 8004232:	623b      	str	r3, [r7, #32]
          break;
 8004234:	e000      	b.n	8004238 <HAL_GPIO_Init+0x130>
          break;
 8004236:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8004238:	69bb      	ldr	r3, [r7, #24]
 800423a:	2bff      	cmp	r3, #255	; 0xff
 800423c:	d801      	bhi.n	8004242 <HAL_GPIO_Init+0x13a>
 800423e:	687b      	ldr	r3, [r7, #4]
 8004240:	e001      	b.n	8004246 <HAL_GPIO_Init+0x13e>
 8004242:	687b      	ldr	r3, [r7, #4]
 8004244:	3304      	adds	r3, #4
 8004246:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8004248:	69bb      	ldr	r3, [r7, #24]
 800424a:	2bff      	cmp	r3, #255	; 0xff
 800424c:	d802      	bhi.n	8004254 <HAL_GPIO_Init+0x14c>
 800424e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004250:	009b      	lsls	r3, r3, #2
 8004252:	e002      	b.n	800425a <HAL_GPIO_Init+0x152>
 8004254:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004256:	3b08      	subs	r3, #8
 8004258:	009b      	lsls	r3, r3, #2
 800425a:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 800425c:	697b      	ldr	r3, [r7, #20]
 800425e:	681a      	ldr	r2, [r3, #0]
 8004260:	210f      	movs	r1, #15
 8004262:	693b      	ldr	r3, [r7, #16]
 8004264:	fa01 f303 	lsl.w	r3, r1, r3
 8004268:	43db      	mvns	r3, r3
 800426a:	401a      	ands	r2, r3
 800426c:	6a39      	ldr	r1, [r7, #32]
 800426e:	693b      	ldr	r3, [r7, #16]
 8004270:	fa01 f303 	lsl.w	r3, r1, r3
 8004274:	431a      	orrs	r2, r3
 8004276:	697b      	ldr	r3, [r7, #20]
 8004278:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 800427a:	683b      	ldr	r3, [r7, #0]
 800427c:	685b      	ldr	r3, [r3, #4]
 800427e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004282:	2b00      	cmp	r3, #0
 8004284:	f000 80b1 	beq.w	80043ea <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8004288:	4b4d      	ldr	r3, [pc, #308]	; (80043c0 <HAL_GPIO_Init+0x2b8>)
 800428a:	699b      	ldr	r3, [r3, #24]
 800428c:	4a4c      	ldr	r2, [pc, #304]	; (80043c0 <HAL_GPIO_Init+0x2b8>)
 800428e:	f043 0301 	orr.w	r3, r3, #1
 8004292:	6193      	str	r3, [r2, #24]
 8004294:	4b4a      	ldr	r3, [pc, #296]	; (80043c0 <HAL_GPIO_Init+0x2b8>)
 8004296:	699b      	ldr	r3, [r3, #24]
 8004298:	f003 0301 	and.w	r3, r3, #1
 800429c:	60bb      	str	r3, [r7, #8]
 800429e:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 80042a0:	4a48      	ldr	r2, [pc, #288]	; (80043c4 <HAL_GPIO_Init+0x2bc>)
 80042a2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80042a4:	089b      	lsrs	r3, r3, #2
 80042a6:	3302      	adds	r3, #2
 80042a8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80042ac:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 80042ae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80042b0:	f003 0303 	and.w	r3, r3, #3
 80042b4:	009b      	lsls	r3, r3, #2
 80042b6:	220f      	movs	r2, #15
 80042b8:	fa02 f303 	lsl.w	r3, r2, r3
 80042bc:	43db      	mvns	r3, r3
 80042be:	68fa      	ldr	r2, [r7, #12]
 80042c0:	4013      	ands	r3, r2
 80042c2:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 80042c4:	687b      	ldr	r3, [r7, #4]
 80042c6:	4a40      	ldr	r2, [pc, #256]	; (80043c8 <HAL_GPIO_Init+0x2c0>)
 80042c8:	4293      	cmp	r3, r2
 80042ca:	d013      	beq.n	80042f4 <HAL_GPIO_Init+0x1ec>
 80042cc:	687b      	ldr	r3, [r7, #4]
 80042ce:	4a3f      	ldr	r2, [pc, #252]	; (80043cc <HAL_GPIO_Init+0x2c4>)
 80042d0:	4293      	cmp	r3, r2
 80042d2:	d00d      	beq.n	80042f0 <HAL_GPIO_Init+0x1e8>
 80042d4:	687b      	ldr	r3, [r7, #4]
 80042d6:	4a3e      	ldr	r2, [pc, #248]	; (80043d0 <HAL_GPIO_Init+0x2c8>)
 80042d8:	4293      	cmp	r3, r2
 80042da:	d007      	beq.n	80042ec <HAL_GPIO_Init+0x1e4>
 80042dc:	687b      	ldr	r3, [r7, #4]
 80042de:	4a3d      	ldr	r2, [pc, #244]	; (80043d4 <HAL_GPIO_Init+0x2cc>)
 80042e0:	4293      	cmp	r3, r2
 80042e2:	d101      	bne.n	80042e8 <HAL_GPIO_Init+0x1e0>
 80042e4:	2303      	movs	r3, #3
 80042e6:	e006      	b.n	80042f6 <HAL_GPIO_Init+0x1ee>
 80042e8:	2304      	movs	r3, #4
 80042ea:	e004      	b.n	80042f6 <HAL_GPIO_Init+0x1ee>
 80042ec:	2302      	movs	r3, #2
 80042ee:	e002      	b.n	80042f6 <HAL_GPIO_Init+0x1ee>
 80042f0:	2301      	movs	r3, #1
 80042f2:	e000      	b.n	80042f6 <HAL_GPIO_Init+0x1ee>
 80042f4:	2300      	movs	r3, #0
 80042f6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80042f8:	f002 0203 	and.w	r2, r2, #3
 80042fc:	0092      	lsls	r2, r2, #2
 80042fe:	4093      	lsls	r3, r2
 8004300:	68fa      	ldr	r2, [r7, #12]
 8004302:	4313      	orrs	r3, r2
 8004304:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8004306:	492f      	ldr	r1, [pc, #188]	; (80043c4 <HAL_GPIO_Init+0x2bc>)
 8004308:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800430a:	089b      	lsrs	r3, r3, #2
 800430c:	3302      	adds	r3, #2
 800430e:	68fa      	ldr	r2, [r7, #12]
 8004310:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8004314:	683b      	ldr	r3, [r7, #0]
 8004316:	685b      	ldr	r3, [r3, #4]
 8004318:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800431c:	2b00      	cmp	r3, #0
 800431e:	d006      	beq.n	800432e <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8004320:	4b2d      	ldr	r3, [pc, #180]	; (80043d8 <HAL_GPIO_Init+0x2d0>)
 8004322:	689a      	ldr	r2, [r3, #8]
 8004324:	492c      	ldr	r1, [pc, #176]	; (80043d8 <HAL_GPIO_Init+0x2d0>)
 8004326:	69bb      	ldr	r3, [r7, #24]
 8004328:	4313      	orrs	r3, r2
 800432a:	608b      	str	r3, [r1, #8]
 800432c:	e006      	b.n	800433c <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 800432e:	4b2a      	ldr	r3, [pc, #168]	; (80043d8 <HAL_GPIO_Init+0x2d0>)
 8004330:	689a      	ldr	r2, [r3, #8]
 8004332:	69bb      	ldr	r3, [r7, #24]
 8004334:	43db      	mvns	r3, r3
 8004336:	4928      	ldr	r1, [pc, #160]	; (80043d8 <HAL_GPIO_Init+0x2d0>)
 8004338:	4013      	ands	r3, r2
 800433a:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 800433c:	683b      	ldr	r3, [r7, #0]
 800433e:	685b      	ldr	r3, [r3, #4]
 8004340:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8004344:	2b00      	cmp	r3, #0
 8004346:	d006      	beq.n	8004356 <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8004348:	4b23      	ldr	r3, [pc, #140]	; (80043d8 <HAL_GPIO_Init+0x2d0>)
 800434a:	68da      	ldr	r2, [r3, #12]
 800434c:	4922      	ldr	r1, [pc, #136]	; (80043d8 <HAL_GPIO_Init+0x2d0>)
 800434e:	69bb      	ldr	r3, [r7, #24]
 8004350:	4313      	orrs	r3, r2
 8004352:	60cb      	str	r3, [r1, #12]
 8004354:	e006      	b.n	8004364 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8004356:	4b20      	ldr	r3, [pc, #128]	; (80043d8 <HAL_GPIO_Init+0x2d0>)
 8004358:	68da      	ldr	r2, [r3, #12]
 800435a:	69bb      	ldr	r3, [r7, #24]
 800435c:	43db      	mvns	r3, r3
 800435e:	491e      	ldr	r1, [pc, #120]	; (80043d8 <HAL_GPIO_Init+0x2d0>)
 8004360:	4013      	ands	r3, r2
 8004362:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8004364:	683b      	ldr	r3, [r7, #0]
 8004366:	685b      	ldr	r3, [r3, #4]
 8004368:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800436c:	2b00      	cmp	r3, #0
 800436e:	d006      	beq.n	800437e <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8004370:	4b19      	ldr	r3, [pc, #100]	; (80043d8 <HAL_GPIO_Init+0x2d0>)
 8004372:	685a      	ldr	r2, [r3, #4]
 8004374:	4918      	ldr	r1, [pc, #96]	; (80043d8 <HAL_GPIO_Init+0x2d0>)
 8004376:	69bb      	ldr	r3, [r7, #24]
 8004378:	4313      	orrs	r3, r2
 800437a:	604b      	str	r3, [r1, #4]
 800437c:	e006      	b.n	800438c <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 800437e:	4b16      	ldr	r3, [pc, #88]	; (80043d8 <HAL_GPIO_Init+0x2d0>)
 8004380:	685a      	ldr	r2, [r3, #4]
 8004382:	69bb      	ldr	r3, [r7, #24]
 8004384:	43db      	mvns	r3, r3
 8004386:	4914      	ldr	r1, [pc, #80]	; (80043d8 <HAL_GPIO_Init+0x2d0>)
 8004388:	4013      	ands	r3, r2
 800438a:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 800438c:	683b      	ldr	r3, [r7, #0]
 800438e:	685b      	ldr	r3, [r3, #4]
 8004390:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004394:	2b00      	cmp	r3, #0
 8004396:	d021      	beq.n	80043dc <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8004398:	4b0f      	ldr	r3, [pc, #60]	; (80043d8 <HAL_GPIO_Init+0x2d0>)
 800439a:	681a      	ldr	r2, [r3, #0]
 800439c:	490e      	ldr	r1, [pc, #56]	; (80043d8 <HAL_GPIO_Init+0x2d0>)
 800439e:	69bb      	ldr	r3, [r7, #24]
 80043a0:	4313      	orrs	r3, r2
 80043a2:	600b      	str	r3, [r1, #0]
 80043a4:	e021      	b.n	80043ea <HAL_GPIO_Init+0x2e2>
 80043a6:	bf00      	nop
 80043a8:	10320000 	.word	0x10320000
 80043ac:	10310000 	.word	0x10310000
 80043b0:	10220000 	.word	0x10220000
 80043b4:	10210000 	.word	0x10210000
 80043b8:	10120000 	.word	0x10120000
 80043bc:	10110000 	.word	0x10110000
 80043c0:	40021000 	.word	0x40021000
 80043c4:	40010000 	.word	0x40010000
 80043c8:	40010800 	.word	0x40010800
 80043cc:	40010c00 	.word	0x40010c00
 80043d0:	40011000 	.word	0x40011000
 80043d4:	40011400 	.word	0x40011400
 80043d8:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 80043dc:	4b0b      	ldr	r3, [pc, #44]	; (800440c <HAL_GPIO_Init+0x304>)
 80043de:	681a      	ldr	r2, [r3, #0]
 80043e0:	69bb      	ldr	r3, [r7, #24]
 80043e2:	43db      	mvns	r3, r3
 80043e4:	4909      	ldr	r1, [pc, #36]	; (800440c <HAL_GPIO_Init+0x304>)
 80043e6:	4013      	ands	r3, r2
 80043e8:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 80043ea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80043ec:	3301      	adds	r3, #1
 80043ee:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80043f0:	683b      	ldr	r3, [r7, #0]
 80043f2:	681a      	ldr	r2, [r3, #0]
 80043f4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80043f6:	fa22 f303 	lsr.w	r3, r2, r3
 80043fa:	2b00      	cmp	r3, #0
 80043fc:	f47f ae8e 	bne.w	800411c <HAL_GPIO_Init+0x14>
  }
}
 8004400:	bf00      	nop
 8004402:	bf00      	nop
 8004404:	372c      	adds	r7, #44	; 0x2c
 8004406:	46bd      	mov	sp, r7
 8004408:	bc80      	pop	{r7}
 800440a:	4770      	bx	lr
 800440c:	40010400 	.word	0x40010400

08004410 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8004410:	b480      	push	{r7}
 8004412:	b085      	sub	sp, #20
 8004414:	af00      	add	r7, sp, #0
 8004416:	6078      	str	r0, [r7, #4]
 8004418:	460b      	mov	r3, r1
 800441a:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 800441c:	687b      	ldr	r3, [r7, #4]
 800441e:	689a      	ldr	r2, [r3, #8]
 8004420:	887b      	ldrh	r3, [r7, #2]
 8004422:	4013      	ands	r3, r2
 8004424:	2b00      	cmp	r3, #0
 8004426:	d002      	beq.n	800442e <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8004428:	2301      	movs	r3, #1
 800442a:	73fb      	strb	r3, [r7, #15]
 800442c:	e001      	b.n	8004432 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 800442e:	2300      	movs	r3, #0
 8004430:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8004432:	7bfb      	ldrb	r3, [r7, #15]
}
 8004434:	4618      	mov	r0, r3
 8004436:	3714      	adds	r7, #20
 8004438:	46bd      	mov	sp, r7
 800443a:	bc80      	pop	{r7}
 800443c:	4770      	bx	lr

0800443e <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800443e:	b480      	push	{r7}
 8004440:	b083      	sub	sp, #12
 8004442:	af00      	add	r7, sp, #0
 8004444:	6078      	str	r0, [r7, #4]
 8004446:	460b      	mov	r3, r1
 8004448:	807b      	strh	r3, [r7, #2]
 800444a:	4613      	mov	r3, r2
 800444c:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 800444e:	787b      	ldrb	r3, [r7, #1]
 8004450:	2b00      	cmp	r3, #0
 8004452:	d003      	beq.n	800445c <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8004454:	887a      	ldrh	r2, [r7, #2]
 8004456:	687b      	ldr	r3, [r7, #4]
 8004458:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 800445a:	e003      	b.n	8004464 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 800445c:	887b      	ldrh	r3, [r7, #2]
 800445e:	041a      	lsls	r2, r3, #16
 8004460:	687b      	ldr	r3, [r7, #4]
 8004462:	611a      	str	r2, [r3, #16]
}
 8004464:	bf00      	nop
 8004466:	370c      	adds	r7, #12
 8004468:	46bd      	mov	sp, r7
 800446a:	bc80      	pop	{r7}
 800446c:	4770      	bx	lr

0800446e <HAL_GPIO_TogglePin>:
  * @param  GPIOx: where x can be (A..G depending on device used) to select the GPIO peripheral
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 800446e:	b480      	push	{r7}
 8004470:	b085      	sub	sp, #20
 8004472:	af00      	add	r7, sp, #0
 8004474:	6078      	str	r0, [r7, #4]
 8004476:	460b      	mov	r3, r1
 8004478:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 800447a:	687b      	ldr	r3, [r7, #4]
 800447c:	68db      	ldr	r3, [r3, #12]
 800447e:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8004480:	887a      	ldrh	r2, [r7, #2]
 8004482:	68fb      	ldr	r3, [r7, #12]
 8004484:	4013      	ands	r3, r2
 8004486:	041a      	lsls	r2, r3, #16
 8004488:	68fb      	ldr	r3, [r7, #12]
 800448a:	43d9      	mvns	r1, r3
 800448c:	887b      	ldrh	r3, [r7, #2]
 800448e:	400b      	ands	r3, r1
 8004490:	431a      	orrs	r2, r3
 8004492:	687b      	ldr	r3, [r7, #4]
 8004494:	611a      	str	r2, [r3, #16]
}
 8004496:	bf00      	nop
 8004498:	3714      	adds	r7, #20
 800449a:	46bd      	mov	sp, r7
 800449c:	bc80      	pop	{r7}
 800449e:	4770      	bx	lr

080044a0 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80044a0:	b580      	push	{r7, lr}
 80044a2:	b084      	sub	sp, #16
 80044a4:	af00      	add	r7, sp, #0
 80044a6:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80044a8:	687b      	ldr	r3, [r7, #4]
 80044aa:	2b00      	cmp	r3, #0
 80044ac:	d101      	bne.n	80044b2 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80044ae:	2301      	movs	r3, #1
 80044b0:	e12b      	b.n	800470a <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80044b2:	687b      	ldr	r3, [r7, #4]
 80044b4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80044b8:	b2db      	uxtb	r3, r3
 80044ba:	2b00      	cmp	r3, #0
 80044bc:	d106      	bne.n	80044cc <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80044be:	687b      	ldr	r3, [r7, #4]
 80044c0:	2200      	movs	r2, #0
 80044c2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 80044c6:	6878      	ldr	r0, [r7, #4]
 80044c8:	f7ff f884 	bl	80035d4 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80044cc:	687b      	ldr	r3, [r7, #4]
 80044ce:	2224      	movs	r2, #36	; 0x24
 80044d0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80044d4:	687b      	ldr	r3, [r7, #4]
 80044d6:	681b      	ldr	r3, [r3, #0]
 80044d8:	681a      	ldr	r2, [r3, #0]
 80044da:	687b      	ldr	r3, [r7, #4]
 80044dc:	681b      	ldr	r3, [r3, #0]
 80044de:	f022 0201 	bic.w	r2, r2, #1
 80044e2:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 80044e4:	687b      	ldr	r3, [r7, #4]
 80044e6:	681b      	ldr	r3, [r3, #0]
 80044e8:	681a      	ldr	r2, [r3, #0]
 80044ea:	687b      	ldr	r3, [r7, #4]
 80044ec:	681b      	ldr	r3, [r3, #0]
 80044ee:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80044f2:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 80044f4:	687b      	ldr	r3, [r7, #4]
 80044f6:	681b      	ldr	r3, [r3, #0]
 80044f8:	681a      	ldr	r2, [r3, #0]
 80044fa:	687b      	ldr	r3, [r7, #4]
 80044fc:	681b      	ldr	r3, [r3, #0]
 80044fe:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8004502:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8004504:	f002 f8aa 	bl	800665c <HAL_RCC_GetPCLK1Freq>
 8004508:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 800450a:	687b      	ldr	r3, [r7, #4]
 800450c:	685b      	ldr	r3, [r3, #4]
 800450e:	4a81      	ldr	r2, [pc, #516]	; (8004714 <HAL_I2C_Init+0x274>)
 8004510:	4293      	cmp	r3, r2
 8004512:	d807      	bhi.n	8004524 <HAL_I2C_Init+0x84>
 8004514:	68fb      	ldr	r3, [r7, #12]
 8004516:	4a80      	ldr	r2, [pc, #512]	; (8004718 <HAL_I2C_Init+0x278>)
 8004518:	4293      	cmp	r3, r2
 800451a:	bf94      	ite	ls
 800451c:	2301      	movls	r3, #1
 800451e:	2300      	movhi	r3, #0
 8004520:	b2db      	uxtb	r3, r3
 8004522:	e006      	b.n	8004532 <HAL_I2C_Init+0x92>
 8004524:	68fb      	ldr	r3, [r7, #12]
 8004526:	4a7d      	ldr	r2, [pc, #500]	; (800471c <HAL_I2C_Init+0x27c>)
 8004528:	4293      	cmp	r3, r2
 800452a:	bf94      	ite	ls
 800452c:	2301      	movls	r3, #1
 800452e:	2300      	movhi	r3, #0
 8004530:	b2db      	uxtb	r3, r3
 8004532:	2b00      	cmp	r3, #0
 8004534:	d001      	beq.n	800453a <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8004536:	2301      	movs	r3, #1
 8004538:	e0e7      	b.n	800470a <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 800453a:	68fb      	ldr	r3, [r7, #12]
 800453c:	4a78      	ldr	r2, [pc, #480]	; (8004720 <HAL_I2C_Init+0x280>)
 800453e:	fba2 2303 	umull	r2, r3, r2, r3
 8004542:	0c9b      	lsrs	r3, r3, #18
 8004544:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8004546:	687b      	ldr	r3, [r7, #4]
 8004548:	681b      	ldr	r3, [r3, #0]
 800454a:	685b      	ldr	r3, [r3, #4]
 800454c:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8004550:	687b      	ldr	r3, [r7, #4]
 8004552:	681b      	ldr	r3, [r3, #0]
 8004554:	68ba      	ldr	r2, [r7, #8]
 8004556:	430a      	orrs	r2, r1
 8004558:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 800455a:	687b      	ldr	r3, [r7, #4]
 800455c:	681b      	ldr	r3, [r3, #0]
 800455e:	6a1b      	ldr	r3, [r3, #32]
 8004560:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8004564:	687b      	ldr	r3, [r7, #4]
 8004566:	685b      	ldr	r3, [r3, #4]
 8004568:	4a6a      	ldr	r2, [pc, #424]	; (8004714 <HAL_I2C_Init+0x274>)
 800456a:	4293      	cmp	r3, r2
 800456c:	d802      	bhi.n	8004574 <HAL_I2C_Init+0xd4>
 800456e:	68bb      	ldr	r3, [r7, #8]
 8004570:	3301      	adds	r3, #1
 8004572:	e009      	b.n	8004588 <HAL_I2C_Init+0xe8>
 8004574:	68bb      	ldr	r3, [r7, #8]
 8004576:	f44f 7296 	mov.w	r2, #300	; 0x12c
 800457a:	fb02 f303 	mul.w	r3, r2, r3
 800457e:	4a69      	ldr	r2, [pc, #420]	; (8004724 <HAL_I2C_Init+0x284>)
 8004580:	fba2 2303 	umull	r2, r3, r2, r3
 8004584:	099b      	lsrs	r3, r3, #6
 8004586:	3301      	adds	r3, #1
 8004588:	687a      	ldr	r2, [r7, #4]
 800458a:	6812      	ldr	r2, [r2, #0]
 800458c:	430b      	orrs	r3, r1
 800458e:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8004590:	687b      	ldr	r3, [r7, #4]
 8004592:	681b      	ldr	r3, [r3, #0]
 8004594:	69db      	ldr	r3, [r3, #28]
 8004596:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 800459a:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 800459e:	687b      	ldr	r3, [r7, #4]
 80045a0:	685b      	ldr	r3, [r3, #4]
 80045a2:	495c      	ldr	r1, [pc, #368]	; (8004714 <HAL_I2C_Init+0x274>)
 80045a4:	428b      	cmp	r3, r1
 80045a6:	d819      	bhi.n	80045dc <HAL_I2C_Init+0x13c>
 80045a8:	68fb      	ldr	r3, [r7, #12]
 80045aa:	1e59      	subs	r1, r3, #1
 80045ac:	687b      	ldr	r3, [r7, #4]
 80045ae:	685b      	ldr	r3, [r3, #4]
 80045b0:	005b      	lsls	r3, r3, #1
 80045b2:	fbb1 f3f3 	udiv	r3, r1, r3
 80045b6:	1c59      	adds	r1, r3, #1
 80045b8:	f640 73fc 	movw	r3, #4092	; 0xffc
 80045bc:	400b      	ands	r3, r1
 80045be:	2b00      	cmp	r3, #0
 80045c0:	d00a      	beq.n	80045d8 <HAL_I2C_Init+0x138>
 80045c2:	68fb      	ldr	r3, [r7, #12]
 80045c4:	1e59      	subs	r1, r3, #1
 80045c6:	687b      	ldr	r3, [r7, #4]
 80045c8:	685b      	ldr	r3, [r3, #4]
 80045ca:	005b      	lsls	r3, r3, #1
 80045cc:	fbb1 f3f3 	udiv	r3, r1, r3
 80045d0:	3301      	adds	r3, #1
 80045d2:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80045d6:	e051      	b.n	800467c <HAL_I2C_Init+0x1dc>
 80045d8:	2304      	movs	r3, #4
 80045da:	e04f      	b.n	800467c <HAL_I2C_Init+0x1dc>
 80045dc:	687b      	ldr	r3, [r7, #4]
 80045de:	689b      	ldr	r3, [r3, #8]
 80045e0:	2b00      	cmp	r3, #0
 80045e2:	d111      	bne.n	8004608 <HAL_I2C_Init+0x168>
 80045e4:	68fb      	ldr	r3, [r7, #12]
 80045e6:	1e58      	subs	r0, r3, #1
 80045e8:	687b      	ldr	r3, [r7, #4]
 80045ea:	6859      	ldr	r1, [r3, #4]
 80045ec:	460b      	mov	r3, r1
 80045ee:	005b      	lsls	r3, r3, #1
 80045f0:	440b      	add	r3, r1
 80045f2:	fbb0 f3f3 	udiv	r3, r0, r3
 80045f6:	3301      	adds	r3, #1
 80045f8:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80045fc:	2b00      	cmp	r3, #0
 80045fe:	bf0c      	ite	eq
 8004600:	2301      	moveq	r3, #1
 8004602:	2300      	movne	r3, #0
 8004604:	b2db      	uxtb	r3, r3
 8004606:	e012      	b.n	800462e <HAL_I2C_Init+0x18e>
 8004608:	68fb      	ldr	r3, [r7, #12]
 800460a:	1e58      	subs	r0, r3, #1
 800460c:	687b      	ldr	r3, [r7, #4]
 800460e:	6859      	ldr	r1, [r3, #4]
 8004610:	460b      	mov	r3, r1
 8004612:	009b      	lsls	r3, r3, #2
 8004614:	440b      	add	r3, r1
 8004616:	0099      	lsls	r1, r3, #2
 8004618:	440b      	add	r3, r1
 800461a:	fbb0 f3f3 	udiv	r3, r0, r3
 800461e:	3301      	adds	r3, #1
 8004620:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004624:	2b00      	cmp	r3, #0
 8004626:	bf0c      	ite	eq
 8004628:	2301      	moveq	r3, #1
 800462a:	2300      	movne	r3, #0
 800462c:	b2db      	uxtb	r3, r3
 800462e:	2b00      	cmp	r3, #0
 8004630:	d001      	beq.n	8004636 <HAL_I2C_Init+0x196>
 8004632:	2301      	movs	r3, #1
 8004634:	e022      	b.n	800467c <HAL_I2C_Init+0x1dc>
 8004636:	687b      	ldr	r3, [r7, #4]
 8004638:	689b      	ldr	r3, [r3, #8]
 800463a:	2b00      	cmp	r3, #0
 800463c:	d10e      	bne.n	800465c <HAL_I2C_Init+0x1bc>
 800463e:	68fb      	ldr	r3, [r7, #12]
 8004640:	1e58      	subs	r0, r3, #1
 8004642:	687b      	ldr	r3, [r7, #4]
 8004644:	6859      	ldr	r1, [r3, #4]
 8004646:	460b      	mov	r3, r1
 8004648:	005b      	lsls	r3, r3, #1
 800464a:	440b      	add	r3, r1
 800464c:	fbb0 f3f3 	udiv	r3, r0, r3
 8004650:	3301      	adds	r3, #1
 8004652:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004656:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800465a:	e00f      	b.n	800467c <HAL_I2C_Init+0x1dc>
 800465c:	68fb      	ldr	r3, [r7, #12]
 800465e:	1e58      	subs	r0, r3, #1
 8004660:	687b      	ldr	r3, [r7, #4]
 8004662:	6859      	ldr	r1, [r3, #4]
 8004664:	460b      	mov	r3, r1
 8004666:	009b      	lsls	r3, r3, #2
 8004668:	440b      	add	r3, r1
 800466a:	0099      	lsls	r1, r3, #2
 800466c:	440b      	add	r3, r1
 800466e:	fbb0 f3f3 	udiv	r3, r0, r3
 8004672:	3301      	adds	r3, #1
 8004674:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004678:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 800467c:	6879      	ldr	r1, [r7, #4]
 800467e:	6809      	ldr	r1, [r1, #0]
 8004680:	4313      	orrs	r3, r2
 8004682:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8004684:	687b      	ldr	r3, [r7, #4]
 8004686:	681b      	ldr	r3, [r3, #0]
 8004688:	681b      	ldr	r3, [r3, #0]
 800468a:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 800468e:	687b      	ldr	r3, [r7, #4]
 8004690:	69da      	ldr	r2, [r3, #28]
 8004692:	687b      	ldr	r3, [r7, #4]
 8004694:	6a1b      	ldr	r3, [r3, #32]
 8004696:	431a      	orrs	r2, r3
 8004698:	687b      	ldr	r3, [r7, #4]
 800469a:	681b      	ldr	r3, [r3, #0]
 800469c:	430a      	orrs	r2, r1
 800469e:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 80046a0:	687b      	ldr	r3, [r7, #4]
 80046a2:	681b      	ldr	r3, [r3, #0]
 80046a4:	689b      	ldr	r3, [r3, #8]
 80046a6:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 80046aa:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 80046ae:	687a      	ldr	r2, [r7, #4]
 80046b0:	6911      	ldr	r1, [r2, #16]
 80046b2:	687a      	ldr	r2, [r7, #4]
 80046b4:	68d2      	ldr	r2, [r2, #12]
 80046b6:	4311      	orrs	r1, r2
 80046b8:	687a      	ldr	r2, [r7, #4]
 80046ba:	6812      	ldr	r2, [r2, #0]
 80046bc:	430b      	orrs	r3, r1
 80046be:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 80046c0:	687b      	ldr	r3, [r7, #4]
 80046c2:	681b      	ldr	r3, [r3, #0]
 80046c4:	68db      	ldr	r3, [r3, #12]
 80046c6:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 80046ca:	687b      	ldr	r3, [r7, #4]
 80046cc:	695a      	ldr	r2, [r3, #20]
 80046ce:	687b      	ldr	r3, [r7, #4]
 80046d0:	699b      	ldr	r3, [r3, #24]
 80046d2:	431a      	orrs	r2, r3
 80046d4:	687b      	ldr	r3, [r7, #4]
 80046d6:	681b      	ldr	r3, [r3, #0]
 80046d8:	430a      	orrs	r2, r1
 80046da:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80046dc:	687b      	ldr	r3, [r7, #4]
 80046de:	681b      	ldr	r3, [r3, #0]
 80046e0:	681a      	ldr	r2, [r3, #0]
 80046e2:	687b      	ldr	r3, [r7, #4]
 80046e4:	681b      	ldr	r3, [r3, #0]
 80046e6:	f042 0201 	orr.w	r2, r2, #1
 80046ea:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80046ec:	687b      	ldr	r3, [r7, #4]
 80046ee:	2200      	movs	r2, #0
 80046f0:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 80046f2:	687b      	ldr	r3, [r7, #4]
 80046f4:	2220      	movs	r2, #32
 80046f6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 80046fa:	687b      	ldr	r3, [r7, #4]
 80046fc:	2200      	movs	r2, #0
 80046fe:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8004700:	687b      	ldr	r3, [r7, #4]
 8004702:	2200      	movs	r2, #0
 8004704:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8004708:	2300      	movs	r3, #0
}
 800470a:	4618      	mov	r0, r3
 800470c:	3710      	adds	r7, #16
 800470e:	46bd      	mov	sp, r7
 8004710:	bd80      	pop	{r7, pc}
 8004712:	bf00      	nop
 8004714:	000186a0 	.word	0x000186a0
 8004718:	001e847f 	.word	0x001e847f
 800471c:	003d08ff 	.word	0x003d08ff
 8004720:	431bde83 	.word	0x431bde83
 8004724:	10624dd3 	.word	0x10624dd3

08004728 <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004728:	b580      	push	{r7, lr}
 800472a:	b088      	sub	sp, #32
 800472c:	af02      	add	r7, sp, #8
 800472e:	60f8      	str	r0, [r7, #12]
 8004730:	607a      	str	r2, [r7, #4]
 8004732:	461a      	mov	r2, r3
 8004734:	460b      	mov	r3, r1
 8004736:	817b      	strh	r3, [r7, #10]
 8004738:	4613      	mov	r3, r2
 800473a:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 800473c:	f7ff f92a 	bl	8003994 <HAL_GetTick>
 8004740:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004742:	68fb      	ldr	r3, [r7, #12]
 8004744:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004748:	b2db      	uxtb	r3, r3
 800474a:	2b20      	cmp	r3, #32
 800474c:	f040 80e0 	bne.w	8004910 <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8004750:	697b      	ldr	r3, [r7, #20]
 8004752:	9300      	str	r3, [sp, #0]
 8004754:	2319      	movs	r3, #25
 8004756:	2201      	movs	r2, #1
 8004758:	4970      	ldr	r1, [pc, #448]	; (800491c <HAL_I2C_Master_Transmit+0x1f4>)
 800475a:	68f8      	ldr	r0, [r7, #12]
 800475c:	f001 f97e 	bl	8005a5c <I2C_WaitOnFlagUntilTimeout>
 8004760:	4603      	mov	r3, r0
 8004762:	2b00      	cmp	r3, #0
 8004764:	d001      	beq.n	800476a <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 8004766:	2302      	movs	r3, #2
 8004768:	e0d3      	b.n	8004912 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800476a:	68fb      	ldr	r3, [r7, #12]
 800476c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004770:	2b01      	cmp	r3, #1
 8004772:	d101      	bne.n	8004778 <HAL_I2C_Master_Transmit+0x50>
 8004774:	2302      	movs	r3, #2
 8004776:	e0cc      	b.n	8004912 <HAL_I2C_Master_Transmit+0x1ea>
 8004778:	68fb      	ldr	r3, [r7, #12]
 800477a:	2201      	movs	r2, #1
 800477c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8004780:	68fb      	ldr	r3, [r7, #12]
 8004782:	681b      	ldr	r3, [r3, #0]
 8004784:	681b      	ldr	r3, [r3, #0]
 8004786:	f003 0301 	and.w	r3, r3, #1
 800478a:	2b01      	cmp	r3, #1
 800478c:	d007      	beq.n	800479e <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 800478e:	68fb      	ldr	r3, [r7, #12]
 8004790:	681b      	ldr	r3, [r3, #0]
 8004792:	681a      	ldr	r2, [r3, #0]
 8004794:	68fb      	ldr	r3, [r7, #12]
 8004796:	681b      	ldr	r3, [r3, #0]
 8004798:	f042 0201 	orr.w	r2, r2, #1
 800479c:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800479e:	68fb      	ldr	r3, [r7, #12]
 80047a0:	681b      	ldr	r3, [r3, #0]
 80047a2:	681a      	ldr	r2, [r3, #0]
 80047a4:	68fb      	ldr	r3, [r7, #12]
 80047a6:	681b      	ldr	r3, [r3, #0]
 80047a8:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80047ac:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 80047ae:	68fb      	ldr	r3, [r7, #12]
 80047b0:	2221      	movs	r2, #33	; 0x21
 80047b2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 80047b6:	68fb      	ldr	r3, [r7, #12]
 80047b8:	2210      	movs	r2, #16
 80047ba:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 80047be:	68fb      	ldr	r3, [r7, #12]
 80047c0:	2200      	movs	r2, #0
 80047c2:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 80047c4:	68fb      	ldr	r3, [r7, #12]
 80047c6:	687a      	ldr	r2, [r7, #4]
 80047c8:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 80047ca:	68fb      	ldr	r3, [r7, #12]
 80047cc:	893a      	ldrh	r2, [r7, #8]
 80047ce:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 80047d0:	68fb      	ldr	r3, [r7, #12]
 80047d2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80047d4:	b29a      	uxth	r2, r3
 80047d6:	68fb      	ldr	r3, [r7, #12]
 80047d8:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80047da:	68fb      	ldr	r3, [r7, #12]
 80047dc:	4a50      	ldr	r2, [pc, #320]	; (8004920 <HAL_I2C_Master_Transmit+0x1f8>)
 80047de:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 80047e0:	8979      	ldrh	r1, [r7, #10]
 80047e2:	697b      	ldr	r3, [r7, #20]
 80047e4:	6a3a      	ldr	r2, [r7, #32]
 80047e6:	68f8      	ldr	r0, [r7, #12]
 80047e8:	f000 fe6a 	bl	80054c0 <I2C_MasterRequestWrite>
 80047ec:	4603      	mov	r3, r0
 80047ee:	2b00      	cmp	r3, #0
 80047f0:	d001      	beq.n	80047f6 <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 80047f2:	2301      	movs	r3, #1
 80047f4:	e08d      	b.n	8004912 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80047f6:	2300      	movs	r3, #0
 80047f8:	613b      	str	r3, [r7, #16]
 80047fa:	68fb      	ldr	r3, [r7, #12]
 80047fc:	681b      	ldr	r3, [r3, #0]
 80047fe:	695b      	ldr	r3, [r3, #20]
 8004800:	613b      	str	r3, [r7, #16]
 8004802:	68fb      	ldr	r3, [r7, #12]
 8004804:	681b      	ldr	r3, [r3, #0]
 8004806:	699b      	ldr	r3, [r3, #24]
 8004808:	613b      	str	r3, [r7, #16]
 800480a:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 800480c:	e066      	b.n	80048dc <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800480e:	697a      	ldr	r2, [r7, #20]
 8004810:	6a39      	ldr	r1, [r7, #32]
 8004812:	68f8      	ldr	r0, [r7, #12]
 8004814:	f001 fa3c 	bl	8005c90 <I2C_WaitOnTXEFlagUntilTimeout>
 8004818:	4603      	mov	r3, r0
 800481a:	2b00      	cmp	r3, #0
 800481c:	d00d      	beq.n	800483a <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800481e:	68fb      	ldr	r3, [r7, #12]
 8004820:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004822:	2b04      	cmp	r3, #4
 8004824:	d107      	bne.n	8004836 <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004826:	68fb      	ldr	r3, [r7, #12]
 8004828:	681b      	ldr	r3, [r3, #0]
 800482a:	681a      	ldr	r2, [r3, #0]
 800482c:	68fb      	ldr	r3, [r7, #12]
 800482e:	681b      	ldr	r3, [r3, #0]
 8004830:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004834:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8004836:	2301      	movs	r3, #1
 8004838:	e06b      	b.n	8004912 <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 800483a:	68fb      	ldr	r3, [r7, #12]
 800483c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800483e:	781a      	ldrb	r2, [r3, #0]
 8004840:	68fb      	ldr	r3, [r7, #12]
 8004842:	681b      	ldr	r3, [r3, #0]
 8004844:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8004846:	68fb      	ldr	r3, [r7, #12]
 8004848:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800484a:	1c5a      	adds	r2, r3, #1
 800484c:	68fb      	ldr	r3, [r7, #12]
 800484e:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 8004850:	68fb      	ldr	r3, [r7, #12]
 8004852:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004854:	b29b      	uxth	r3, r3
 8004856:	3b01      	subs	r3, #1
 8004858:	b29a      	uxth	r2, r3
 800485a:	68fb      	ldr	r3, [r7, #12]
 800485c:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 800485e:	68fb      	ldr	r3, [r7, #12]
 8004860:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004862:	3b01      	subs	r3, #1
 8004864:	b29a      	uxth	r2, r3
 8004866:	68fb      	ldr	r3, [r7, #12]
 8004868:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 800486a:	68fb      	ldr	r3, [r7, #12]
 800486c:	681b      	ldr	r3, [r3, #0]
 800486e:	695b      	ldr	r3, [r3, #20]
 8004870:	f003 0304 	and.w	r3, r3, #4
 8004874:	2b04      	cmp	r3, #4
 8004876:	d11b      	bne.n	80048b0 <HAL_I2C_Master_Transmit+0x188>
 8004878:	68fb      	ldr	r3, [r7, #12]
 800487a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800487c:	2b00      	cmp	r3, #0
 800487e:	d017      	beq.n	80048b0 <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8004880:	68fb      	ldr	r3, [r7, #12]
 8004882:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004884:	781a      	ldrb	r2, [r3, #0]
 8004886:	68fb      	ldr	r3, [r7, #12]
 8004888:	681b      	ldr	r3, [r3, #0]
 800488a:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 800488c:	68fb      	ldr	r3, [r7, #12]
 800488e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004890:	1c5a      	adds	r2, r3, #1
 8004892:	68fb      	ldr	r3, [r7, #12]
 8004894:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferCount--;
 8004896:	68fb      	ldr	r3, [r7, #12]
 8004898:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800489a:	b29b      	uxth	r3, r3
 800489c:	3b01      	subs	r3, #1
 800489e:	b29a      	uxth	r2, r3
 80048a0:	68fb      	ldr	r3, [r7, #12]
 80048a2:	855a      	strh	r2, [r3, #42]	; 0x2a
        hi2c->XferSize--;
 80048a4:	68fb      	ldr	r3, [r7, #12]
 80048a6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80048a8:	3b01      	subs	r3, #1
 80048aa:	b29a      	uxth	r2, r3
 80048ac:	68fb      	ldr	r3, [r7, #12]
 80048ae:	851a      	strh	r2, [r3, #40]	; 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80048b0:	697a      	ldr	r2, [r7, #20]
 80048b2:	6a39      	ldr	r1, [r7, #32]
 80048b4:	68f8      	ldr	r0, [r7, #12]
 80048b6:	f001 fa33 	bl	8005d20 <I2C_WaitOnBTFFlagUntilTimeout>
 80048ba:	4603      	mov	r3, r0
 80048bc:	2b00      	cmp	r3, #0
 80048be:	d00d      	beq.n	80048dc <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80048c0:	68fb      	ldr	r3, [r7, #12]
 80048c2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80048c4:	2b04      	cmp	r3, #4
 80048c6:	d107      	bne.n	80048d8 <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80048c8:	68fb      	ldr	r3, [r7, #12]
 80048ca:	681b      	ldr	r3, [r3, #0]
 80048cc:	681a      	ldr	r2, [r3, #0]
 80048ce:	68fb      	ldr	r3, [r7, #12]
 80048d0:	681b      	ldr	r3, [r3, #0]
 80048d2:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80048d6:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 80048d8:	2301      	movs	r3, #1
 80048da:	e01a      	b.n	8004912 <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 80048dc:	68fb      	ldr	r3, [r7, #12]
 80048de:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80048e0:	2b00      	cmp	r3, #0
 80048e2:	d194      	bne.n	800480e <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80048e4:	68fb      	ldr	r3, [r7, #12]
 80048e6:	681b      	ldr	r3, [r3, #0]
 80048e8:	681a      	ldr	r2, [r3, #0]
 80048ea:	68fb      	ldr	r3, [r7, #12]
 80048ec:	681b      	ldr	r3, [r3, #0]
 80048ee:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80048f2:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80048f4:	68fb      	ldr	r3, [r7, #12]
 80048f6:	2220      	movs	r2, #32
 80048f8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80048fc:	68fb      	ldr	r3, [r7, #12]
 80048fe:	2200      	movs	r2, #0
 8004900:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004904:	68fb      	ldr	r3, [r7, #12]
 8004906:	2200      	movs	r2, #0
 8004908:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 800490c:	2300      	movs	r3, #0
 800490e:	e000      	b.n	8004912 <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 8004910:	2302      	movs	r3, #2
  }
}
 8004912:	4618      	mov	r0, r3
 8004914:	3718      	adds	r7, #24
 8004916:	46bd      	mov	sp, r7
 8004918:	bd80      	pop	{r7, pc}
 800491a:	bf00      	nop
 800491c:	00100002 	.word	0x00100002
 8004920:	ffff0000 	.word	0xffff0000

08004924 <HAL_I2C_Master_Receive>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004924:	b580      	push	{r7, lr}
 8004926:	b08c      	sub	sp, #48	; 0x30
 8004928:	af02      	add	r7, sp, #8
 800492a:	60f8      	str	r0, [r7, #12]
 800492c:	607a      	str	r2, [r7, #4]
 800492e:	461a      	mov	r2, r3
 8004930:	460b      	mov	r3, r1
 8004932:	817b      	strh	r3, [r7, #10]
 8004934:	4613      	mov	r3, r2
 8004936:	813b      	strh	r3, [r7, #8]
  __IO uint32_t count = 0U;
 8004938:	2300      	movs	r3, #0
 800493a:	623b      	str	r3, [r7, #32]

  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 800493c:	f7ff f82a 	bl	8003994 <HAL_GetTick>
 8004940:	6278      	str	r0, [r7, #36]	; 0x24

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004942:	68fb      	ldr	r3, [r7, #12]
 8004944:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004948:	b2db      	uxtb	r3, r3
 800494a:	2b20      	cmp	r3, #32
 800494c:	f040 824b 	bne.w	8004de6 <HAL_I2C_Master_Receive+0x4c2>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8004950:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004952:	9300      	str	r3, [sp, #0]
 8004954:	2319      	movs	r3, #25
 8004956:	2201      	movs	r2, #1
 8004958:	497f      	ldr	r1, [pc, #508]	; (8004b58 <HAL_I2C_Master_Receive+0x234>)
 800495a:	68f8      	ldr	r0, [r7, #12]
 800495c:	f001 f87e 	bl	8005a5c <I2C_WaitOnFlagUntilTimeout>
 8004960:	4603      	mov	r3, r0
 8004962:	2b00      	cmp	r3, #0
 8004964:	d001      	beq.n	800496a <HAL_I2C_Master_Receive+0x46>
    {
      return HAL_BUSY;
 8004966:	2302      	movs	r3, #2
 8004968:	e23e      	b.n	8004de8 <HAL_I2C_Master_Receive+0x4c4>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800496a:	68fb      	ldr	r3, [r7, #12]
 800496c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004970:	2b01      	cmp	r3, #1
 8004972:	d101      	bne.n	8004978 <HAL_I2C_Master_Receive+0x54>
 8004974:	2302      	movs	r3, #2
 8004976:	e237      	b.n	8004de8 <HAL_I2C_Master_Receive+0x4c4>
 8004978:	68fb      	ldr	r3, [r7, #12]
 800497a:	2201      	movs	r2, #1
 800497c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8004980:	68fb      	ldr	r3, [r7, #12]
 8004982:	681b      	ldr	r3, [r3, #0]
 8004984:	681b      	ldr	r3, [r3, #0]
 8004986:	f003 0301 	and.w	r3, r3, #1
 800498a:	2b01      	cmp	r3, #1
 800498c:	d007      	beq.n	800499e <HAL_I2C_Master_Receive+0x7a>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 800498e:	68fb      	ldr	r3, [r7, #12]
 8004990:	681b      	ldr	r3, [r3, #0]
 8004992:	681a      	ldr	r2, [r3, #0]
 8004994:	68fb      	ldr	r3, [r7, #12]
 8004996:	681b      	ldr	r3, [r3, #0]
 8004998:	f042 0201 	orr.w	r2, r2, #1
 800499c:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800499e:	68fb      	ldr	r3, [r7, #12]
 80049a0:	681b      	ldr	r3, [r3, #0]
 80049a2:	681a      	ldr	r2, [r3, #0]
 80049a4:	68fb      	ldr	r3, [r7, #12]
 80049a6:	681b      	ldr	r3, [r3, #0]
 80049a8:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80049ac:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_RX;
 80049ae:	68fb      	ldr	r3, [r7, #12]
 80049b0:	2222      	movs	r2, #34	; 0x22
 80049b2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 80049b6:	68fb      	ldr	r3, [r7, #12]
 80049b8:	2210      	movs	r2, #16
 80049ba:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 80049be:	68fb      	ldr	r3, [r7, #12]
 80049c0:	2200      	movs	r2, #0
 80049c2:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 80049c4:	68fb      	ldr	r3, [r7, #12]
 80049c6:	687a      	ldr	r2, [r7, #4]
 80049c8:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 80049ca:	68fb      	ldr	r3, [r7, #12]
 80049cc:	893a      	ldrh	r2, [r7, #8]
 80049ce:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 80049d0:	68fb      	ldr	r3, [r7, #12]
 80049d2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80049d4:	b29a      	uxth	r2, r3
 80049d6:	68fb      	ldr	r3, [r7, #12]
 80049d8:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80049da:	68fb      	ldr	r3, [r7, #12]
 80049dc:	4a5f      	ldr	r2, [pc, #380]	; (8004b5c <HAL_I2C_Master_Receive+0x238>)
 80049de:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestRead(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 80049e0:	8979      	ldrh	r1, [r7, #10]
 80049e2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80049e4:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80049e6:	68f8      	ldr	r0, [r7, #12]
 80049e8:	f000 fdec 	bl	80055c4 <I2C_MasterRequestRead>
 80049ec:	4603      	mov	r3, r0
 80049ee:	2b00      	cmp	r3, #0
 80049f0:	d001      	beq.n	80049f6 <HAL_I2C_Master_Receive+0xd2>
    {
      return HAL_ERROR;
 80049f2:	2301      	movs	r3, #1
 80049f4:	e1f8      	b.n	8004de8 <HAL_I2C_Master_Receive+0x4c4>
    }

    if (hi2c->XferSize == 0U)
 80049f6:	68fb      	ldr	r3, [r7, #12]
 80049f8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80049fa:	2b00      	cmp	r3, #0
 80049fc:	d113      	bne.n	8004a26 <HAL_I2C_Master_Receive+0x102>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80049fe:	2300      	movs	r3, #0
 8004a00:	61fb      	str	r3, [r7, #28]
 8004a02:	68fb      	ldr	r3, [r7, #12]
 8004a04:	681b      	ldr	r3, [r3, #0]
 8004a06:	695b      	ldr	r3, [r3, #20]
 8004a08:	61fb      	str	r3, [r7, #28]
 8004a0a:	68fb      	ldr	r3, [r7, #12]
 8004a0c:	681b      	ldr	r3, [r3, #0]
 8004a0e:	699b      	ldr	r3, [r3, #24]
 8004a10:	61fb      	str	r3, [r7, #28]
 8004a12:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004a14:	68fb      	ldr	r3, [r7, #12]
 8004a16:	681b      	ldr	r3, [r3, #0]
 8004a18:	681a      	ldr	r2, [r3, #0]
 8004a1a:	68fb      	ldr	r3, [r7, #12]
 8004a1c:	681b      	ldr	r3, [r3, #0]
 8004a1e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004a22:	601a      	str	r2, [r3, #0]
 8004a24:	e1cc      	b.n	8004dc0 <HAL_I2C_Master_Receive+0x49c>
    }
    else if (hi2c->XferSize == 1U)
 8004a26:	68fb      	ldr	r3, [r7, #12]
 8004a28:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004a2a:	2b01      	cmp	r3, #1
 8004a2c:	d11e      	bne.n	8004a6c <HAL_I2C_Master_Receive+0x148>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004a2e:	68fb      	ldr	r3, [r7, #12]
 8004a30:	681b      	ldr	r3, [r3, #0]
 8004a32:	681a      	ldr	r2, [r3, #0]
 8004a34:	68fb      	ldr	r3, [r7, #12]
 8004a36:	681b      	ldr	r3, [r3, #0]
 8004a38:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004a3c:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 8004a3e:	b672      	cpsid	i
}
 8004a40:	bf00      	nop
      /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
      software sequence must complete before the current byte end of transfer */
      __disable_irq();

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004a42:	2300      	movs	r3, #0
 8004a44:	61bb      	str	r3, [r7, #24]
 8004a46:	68fb      	ldr	r3, [r7, #12]
 8004a48:	681b      	ldr	r3, [r3, #0]
 8004a4a:	695b      	ldr	r3, [r3, #20]
 8004a4c:	61bb      	str	r3, [r7, #24]
 8004a4e:	68fb      	ldr	r3, [r7, #12]
 8004a50:	681b      	ldr	r3, [r3, #0]
 8004a52:	699b      	ldr	r3, [r3, #24]
 8004a54:	61bb      	str	r3, [r7, #24]
 8004a56:	69bb      	ldr	r3, [r7, #24]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004a58:	68fb      	ldr	r3, [r7, #12]
 8004a5a:	681b      	ldr	r3, [r3, #0]
 8004a5c:	681a      	ldr	r2, [r3, #0]
 8004a5e:	68fb      	ldr	r3, [r7, #12]
 8004a60:	681b      	ldr	r3, [r3, #0]
 8004a62:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004a66:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 8004a68:	b662      	cpsie	i
}
 8004a6a:	e035      	b.n	8004ad8 <HAL_I2C_Master_Receive+0x1b4>

      /* Re-enable IRQs */
      __enable_irq();
    }
    else if (hi2c->XferSize == 2U)
 8004a6c:	68fb      	ldr	r3, [r7, #12]
 8004a6e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004a70:	2b02      	cmp	r3, #2
 8004a72:	d11e      	bne.n	8004ab2 <HAL_I2C_Master_Receive+0x18e>
    {
      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8004a74:	68fb      	ldr	r3, [r7, #12]
 8004a76:	681b      	ldr	r3, [r3, #0]
 8004a78:	681a      	ldr	r2, [r3, #0]
 8004a7a:	68fb      	ldr	r3, [r7, #12]
 8004a7c:	681b      	ldr	r3, [r3, #0]
 8004a7e:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8004a82:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 8004a84:	b672      	cpsid	i
}
 8004a86:	bf00      	nop
      /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
      software sequence must complete before the current byte end of transfer */
      __disable_irq();

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004a88:	2300      	movs	r3, #0
 8004a8a:	617b      	str	r3, [r7, #20]
 8004a8c:	68fb      	ldr	r3, [r7, #12]
 8004a8e:	681b      	ldr	r3, [r3, #0]
 8004a90:	695b      	ldr	r3, [r3, #20]
 8004a92:	617b      	str	r3, [r7, #20]
 8004a94:	68fb      	ldr	r3, [r7, #12]
 8004a96:	681b      	ldr	r3, [r3, #0]
 8004a98:	699b      	ldr	r3, [r3, #24]
 8004a9a:	617b      	str	r3, [r7, #20]
 8004a9c:	697b      	ldr	r3, [r7, #20]

      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004a9e:	68fb      	ldr	r3, [r7, #12]
 8004aa0:	681b      	ldr	r3, [r3, #0]
 8004aa2:	681a      	ldr	r2, [r3, #0]
 8004aa4:	68fb      	ldr	r3, [r7, #12]
 8004aa6:	681b      	ldr	r3, [r3, #0]
 8004aa8:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004aac:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 8004aae:	b662      	cpsie	i
}
 8004ab0:	e012      	b.n	8004ad8 <HAL_I2C_Master_Receive+0x1b4>
      __enable_irq();
    }
    else
    {
      /* Enable Acknowledge */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004ab2:	68fb      	ldr	r3, [r7, #12]
 8004ab4:	681b      	ldr	r3, [r3, #0]
 8004ab6:	681a      	ldr	r2, [r3, #0]
 8004ab8:	68fb      	ldr	r3, [r7, #12]
 8004aba:	681b      	ldr	r3, [r3, #0]
 8004abc:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8004ac0:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004ac2:	2300      	movs	r3, #0
 8004ac4:	613b      	str	r3, [r7, #16]
 8004ac6:	68fb      	ldr	r3, [r7, #12]
 8004ac8:	681b      	ldr	r3, [r3, #0]
 8004aca:	695b      	ldr	r3, [r3, #20]
 8004acc:	613b      	str	r3, [r7, #16]
 8004ace:	68fb      	ldr	r3, [r7, #12]
 8004ad0:	681b      	ldr	r3, [r3, #0]
 8004ad2:	699b      	ldr	r3, [r3, #24]
 8004ad4:	613b      	str	r3, [r7, #16]
 8004ad6:	693b      	ldr	r3, [r7, #16]
    }

    while (hi2c->XferSize > 0U)
 8004ad8:	e172      	b.n	8004dc0 <HAL_I2C_Master_Receive+0x49c>
    {
      if (hi2c->XferSize <= 3U)
 8004ada:	68fb      	ldr	r3, [r7, #12]
 8004adc:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004ade:	2b03      	cmp	r3, #3
 8004ae0:	f200 811f 	bhi.w	8004d22 <HAL_I2C_Master_Receive+0x3fe>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 8004ae4:	68fb      	ldr	r3, [r7, #12]
 8004ae6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004ae8:	2b01      	cmp	r3, #1
 8004aea:	d123      	bne.n	8004b34 <HAL_I2C_Master_Receive+0x210>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004aec:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004aee:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8004af0:	68f8      	ldr	r0, [r7, #12]
 8004af2:	f001 f95d 	bl	8005db0 <I2C_WaitOnRXNEFlagUntilTimeout>
 8004af6:	4603      	mov	r3, r0
 8004af8:	2b00      	cmp	r3, #0
 8004afa:	d001      	beq.n	8004b00 <HAL_I2C_Master_Receive+0x1dc>
          {
            return HAL_ERROR;
 8004afc:	2301      	movs	r3, #1
 8004afe:	e173      	b.n	8004de8 <HAL_I2C_Master_Receive+0x4c4>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004b00:	68fb      	ldr	r3, [r7, #12]
 8004b02:	681b      	ldr	r3, [r3, #0]
 8004b04:	691a      	ldr	r2, [r3, #16]
 8004b06:	68fb      	ldr	r3, [r7, #12]
 8004b08:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004b0a:	b2d2      	uxtb	r2, r2
 8004b0c:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004b0e:	68fb      	ldr	r3, [r7, #12]
 8004b10:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004b12:	1c5a      	adds	r2, r3, #1
 8004b14:	68fb      	ldr	r3, [r7, #12]
 8004b16:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004b18:	68fb      	ldr	r3, [r7, #12]
 8004b1a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004b1c:	3b01      	subs	r3, #1
 8004b1e:	b29a      	uxth	r2, r3
 8004b20:	68fb      	ldr	r3, [r7, #12]
 8004b22:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8004b24:	68fb      	ldr	r3, [r7, #12]
 8004b26:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004b28:	b29b      	uxth	r3, r3
 8004b2a:	3b01      	subs	r3, #1
 8004b2c:	b29a      	uxth	r2, r3
 8004b2e:	68fb      	ldr	r3, [r7, #12]
 8004b30:	855a      	strh	r2, [r3, #42]	; 0x2a
 8004b32:	e145      	b.n	8004dc0 <HAL_I2C_Master_Receive+0x49c>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 8004b34:	68fb      	ldr	r3, [r7, #12]
 8004b36:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004b38:	2b02      	cmp	r3, #2
 8004b3a:	d152      	bne.n	8004be2 <HAL_I2C_Master_Receive+0x2be>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8004b3c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004b3e:	9300      	str	r3, [sp, #0]
 8004b40:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004b42:	2200      	movs	r2, #0
 8004b44:	4906      	ldr	r1, [pc, #24]	; (8004b60 <HAL_I2C_Master_Receive+0x23c>)
 8004b46:	68f8      	ldr	r0, [r7, #12]
 8004b48:	f000 ff88 	bl	8005a5c <I2C_WaitOnFlagUntilTimeout>
 8004b4c:	4603      	mov	r3, r0
 8004b4e:	2b00      	cmp	r3, #0
 8004b50:	d008      	beq.n	8004b64 <HAL_I2C_Master_Receive+0x240>
          {
            return HAL_ERROR;
 8004b52:	2301      	movs	r3, #1
 8004b54:	e148      	b.n	8004de8 <HAL_I2C_Master_Receive+0x4c4>
 8004b56:	bf00      	nop
 8004b58:	00100002 	.word	0x00100002
 8004b5c:	ffff0000 	.word	0xffff0000
 8004b60:	00010004 	.word	0x00010004
  __ASM volatile ("cpsid i" : : : "memory");
 8004b64:	b672      	cpsid	i
}
 8004b66:	bf00      	nop
          /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
             software sequence must complete before the current byte end of transfer */
          __disable_irq();

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004b68:	68fb      	ldr	r3, [r7, #12]
 8004b6a:	681b      	ldr	r3, [r3, #0]
 8004b6c:	681a      	ldr	r2, [r3, #0]
 8004b6e:	68fb      	ldr	r3, [r7, #12]
 8004b70:	681b      	ldr	r3, [r3, #0]
 8004b72:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004b76:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004b78:	68fb      	ldr	r3, [r7, #12]
 8004b7a:	681b      	ldr	r3, [r3, #0]
 8004b7c:	691a      	ldr	r2, [r3, #16]
 8004b7e:	68fb      	ldr	r3, [r7, #12]
 8004b80:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004b82:	b2d2      	uxtb	r2, r2
 8004b84:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004b86:	68fb      	ldr	r3, [r7, #12]
 8004b88:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004b8a:	1c5a      	adds	r2, r3, #1
 8004b8c:	68fb      	ldr	r3, [r7, #12]
 8004b8e:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004b90:	68fb      	ldr	r3, [r7, #12]
 8004b92:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004b94:	3b01      	subs	r3, #1
 8004b96:	b29a      	uxth	r2, r3
 8004b98:	68fb      	ldr	r3, [r7, #12]
 8004b9a:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8004b9c:	68fb      	ldr	r3, [r7, #12]
 8004b9e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004ba0:	b29b      	uxth	r3, r3
 8004ba2:	3b01      	subs	r3, #1
 8004ba4:	b29a      	uxth	r2, r3
 8004ba6:	68fb      	ldr	r3, [r7, #12]
 8004ba8:	855a      	strh	r2, [r3, #42]	; 0x2a
  __ASM volatile ("cpsie i" : : : "memory");
 8004baa:	b662      	cpsie	i
}
 8004bac:	bf00      	nop

          /* Re-enable IRQs */
          __enable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004bae:	68fb      	ldr	r3, [r7, #12]
 8004bb0:	681b      	ldr	r3, [r3, #0]
 8004bb2:	691a      	ldr	r2, [r3, #16]
 8004bb4:	68fb      	ldr	r3, [r7, #12]
 8004bb6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004bb8:	b2d2      	uxtb	r2, r2
 8004bba:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004bbc:	68fb      	ldr	r3, [r7, #12]
 8004bbe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004bc0:	1c5a      	adds	r2, r3, #1
 8004bc2:	68fb      	ldr	r3, [r7, #12]
 8004bc4:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004bc6:	68fb      	ldr	r3, [r7, #12]
 8004bc8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004bca:	3b01      	subs	r3, #1
 8004bcc:	b29a      	uxth	r2, r3
 8004bce:	68fb      	ldr	r3, [r7, #12]
 8004bd0:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8004bd2:	68fb      	ldr	r3, [r7, #12]
 8004bd4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004bd6:	b29b      	uxth	r3, r3
 8004bd8:	3b01      	subs	r3, #1
 8004bda:	b29a      	uxth	r2, r3
 8004bdc:	68fb      	ldr	r3, [r7, #12]
 8004bde:	855a      	strh	r2, [r3, #42]	; 0x2a
 8004be0:	e0ee      	b.n	8004dc0 <HAL_I2C_Master_Receive+0x49c>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8004be2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004be4:	9300      	str	r3, [sp, #0]
 8004be6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004be8:	2200      	movs	r2, #0
 8004bea:	4981      	ldr	r1, [pc, #516]	; (8004df0 <HAL_I2C_Master_Receive+0x4cc>)
 8004bec:	68f8      	ldr	r0, [r7, #12]
 8004bee:	f000 ff35 	bl	8005a5c <I2C_WaitOnFlagUntilTimeout>
 8004bf2:	4603      	mov	r3, r0
 8004bf4:	2b00      	cmp	r3, #0
 8004bf6:	d001      	beq.n	8004bfc <HAL_I2C_Master_Receive+0x2d8>
          {
            return HAL_ERROR;
 8004bf8:	2301      	movs	r3, #1
 8004bfa:	e0f5      	b.n	8004de8 <HAL_I2C_Master_Receive+0x4c4>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004bfc:	68fb      	ldr	r3, [r7, #12]
 8004bfe:	681b      	ldr	r3, [r3, #0]
 8004c00:	681a      	ldr	r2, [r3, #0]
 8004c02:	68fb      	ldr	r3, [r7, #12]
 8004c04:	681b      	ldr	r3, [r3, #0]
 8004c06:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004c0a:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 8004c0c:	b672      	cpsid	i
}
 8004c0e:	bf00      	nop
          /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
             software sequence must complete before the current byte end of transfer */
          __disable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004c10:	68fb      	ldr	r3, [r7, #12]
 8004c12:	681b      	ldr	r3, [r3, #0]
 8004c14:	691a      	ldr	r2, [r3, #16]
 8004c16:	68fb      	ldr	r3, [r7, #12]
 8004c18:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004c1a:	b2d2      	uxtb	r2, r2
 8004c1c:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004c1e:	68fb      	ldr	r3, [r7, #12]
 8004c20:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004c22:	1c5a      	adds	r2, r3, #1
 8004c24:	68fb      	ldr	r3, [r7, #12]
 8004c26:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004c28:	68fb      	ldr	r3, [r7, #12]
 8004c2a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004c2c:	3b01      	subs	r3, #1
 8004c2e:	b29a      	uxth	r2, r3
 8004c30:	68fb      	ldr	r3, [r7, #12]
 8004c32:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8004c34:	68fb      	ldr	r3, [r7, #12]
 8004c36:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004c38:	b29b      	uxth	r3, r3
 8004c3a:	3b01      	subs	r3, #1
 8004c3c:	b29a      	uxth	r2, r3
 8004c3e:	68fb      	ldr	r3, [r7, #12]
 8004c40:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Wait until BTF flag is set */
          count = I2C_TIMEOUT_FLAG * (SystemCoreClock / 25U / 1000U);
 8004c42:	4b6c      	ldr	r3, [pc, #432]	; (8004df4 <HAL_I2C_Master_Receive+0x4d0>)
 8004c44:	681b      	ldr	r3, [r3, #0]
 8004c46:	08db      	lsrs	r3, r3, #3
 8004c48:	4a6b      	ldr	r2, [pc, #428]	; (8004df8 <HAL_I2C_Master_Receive+0x4d4>)
 8004c4a:	fba2 2303 	umull	r2, r3, r2, r3
 8004c4e:	0a1a      	lsrs	r2, r3, #8
 8004c50:	4613      	mov	r3, r2
 8004c52:	009b      	lsls	r3, r3, #2
 8004c54:	4413      	add	r3, r2
 8004c56:	00da      	lsls	r2, r3, #3
 8004c58:	1ad3      	subs	r3, r2, r3
 8004c5a:	623b      	str	r3, [r7, #32]
          do
          {
            count--;
 8004c5c:	6a3b      	ldr	r3, [r7, #32]
 8004c5e:	3b01      	subs	r3, #1
 8004c60:	623b      	str	r3, [r7, #32]
            if (count == 0U)
 8004c62:	6a3b      	ldr	r3, [r7, #32]
 8004c64:	2b00      	cmp	r3, #0
 8004c66:	d118      	bne.n	8004c9a <HAL_I2C_Master_Receive+0x376>
            {
              hi2c->PreviousState       = I2C_STATE_NONE;
 8004c68:	68fb      	ldr	r3, [r7, #12]
 8004c6a:	2200      	movs	r2, #0
 8004c6c:	631a      	str	r2, [r3, #48]	; 0x30
              hi2c->State               = HAL_I2C_STATE_READY;
 8004c6e:	68fb      	ldr	r3, [r7, #12]
 8004c70:	2220      	movs	r2, #32
 8004c72:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
              hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004c76:	68fb      	ldr	r3, [r7, #12]
 8004c78:	2200      	movs	r2, #0
 8004c7a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
              hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8004c7e:	68fb      	ldr	r3, [r7, #12]
 8004c80:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004c82:	f043 0220 	orr.w	r2, r3, #32
 8004c86:	68fb      	ldr	r3, [r7, #12]
 8004c88:	641a      	str	r2, [r3, #64]	; 0x40
  __ASM volatile ("cpsie i" : : : "memory");
 8004c8a:	b662      	cpsie	i
}
 8004c8c:	bf00      	nop

              /* Re-enable IRQs */
              __enable_irq();

              /* Process Unlocked */
              __HAL_UNLOCK(hi2c);
 8004c8e:	68fb      	ldr	r3, [r7, #12]
 8004c90:	2200      	movs	r2, #0
 8004c92:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

              return HAL_ERROR;
 8004c96:	2301      	movs	r3, #1
 8004c98:	e0a6      	b.n	8004de8 <HAL_I2C_Master_Receive+0x4c4>
            }
          }
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET);
 8004c9a:	68fb      	ldr	r3, [r7, #12]
 8004c9c:	681b      	ldr	r3, [r3, #0]
 8004c9e:	695b      	ldr	r3, [r3, #20]
 8004ca0:	f003 0304 	and.w	r3, r3, #4
 8004ca4:	2b04      	cmp	r3, #4
 8004ca6:	d1d9      	bne.n	8004c5c <HAL_I2C_Master_Receive+0x338>

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004ca8:	68fb      	ldr	r3, [r7, #12]
 8004caa:	681b      	ldr	r3, [r3, #0]
 8004cac:	681a      	ldr	r2, [r3, #0]
 8004cae:	68fb      	ldr	r3, [r7, #12]
 8004cb0:	681b      	ldr	r3, [r3, #0]
 8004cb2:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004cb6:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004cb8:	68fb      	ldr	r3, [r7, #12]
 8004cba:	681b      	ldr	r3, [r3, #0]
 8004cbc:	691a      	ldr	r2, [r3, #16]
 8004cbe:	68fb      	ldr	r3, [r7, #12]
 8004cc0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004cc2:	b2d2      	uxtb	r2, r2
 8004cc4:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004cc6:	68fb      	ldr	r3, [r7, #12]
 8004cc8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004cca:	1c5a      	adds	r2, r3, #1
 8004ccc:	68fb      	ldr	r3, [r7, #12]
 8004cce:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004cd0:	68fb      	ldr	r3, [r7, #12]
 8004cd2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004cd4:	3b01      	subs	r3, #1
 8004cd6:	b29a      	uxth	r2, r3
 8004cd8:	68fb      	ldr	r3, [r7, #12]
 8004cda:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8004cdc:	68fb      	ldr	r3, [r7, #12]
 8004cde:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004ce0:	b29b      	uxth	r3, r3
 8004ce2:	3b01      	subs	r3, #1
 8004ce4:	b29a      	uxth	r2, r3
 8004ce6:	68fb      	ldr	r3, [r7, #12]
 8004ce8:	855a      	strh	r2, [r3, #42]	; 0x2a
  __ASM volatile ("cpsie i" : : : "memory");
 8004cea:	b662      	cpsie	i
}
 8004cec:	bf00      	nop

          /* Re-enable IRQs */
          __enable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004cee:	68fb      	ldr	r3, [r7, #12]
 8004cf0:	681b      	ldr	r3, [r3, #0]
 8004cf2:	691a      	ldr	r2, [r3, #16]
 8004cf4:	68fb      	ldr	r3, [r7, #12]
 8004cf6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004cf8:	b2d2      	uxtb	r2, r2
 8004cfa:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004cfc:	68fb      	ldr	r3, [r7, #12]
 8004cfe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004d00:	1c5a      	adds	r2, r3, #1
 8004d02:	68fb      	ldr	r3, [r7, #12]
 8004d04:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004d06:	68fb      	ldr	r3, [r7, #12]
 8004d08:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004d0a:	3b01      	subs	r3, #1
 8004d0c:	b29a      	uxth	r2, r3
 8004d0e:	68fb      	ldr	r3, [r7, #12]
 8004d10:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8004d12:	68fb      	ldr	r3, [r7, #12]
 8004d14:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004d16:	b29b      	uxth	r3, r3
 8004d18:	3b01      	subs	r3, #1
 8004d1a:	b29a      	uxth	r2, r3
 8004d1c:	68fb      	ldr	r3, [r7, #12]
 8004d1e:	855a      	strh	r2, [r3, #42]	; 0x2a
 8004d20:	e04e      	b.n	8004dc0 <HAL_I2C_Master_Receive+0x49c>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004d22:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004d24:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8004d26:	68f8      	ldr	r0, [r7, #12]
 8004d28:	f001 f842 	bl	8005db0 <I2C_WaitOnRXNEFlagUntilTimeout>
 8004d2c:	4603      	mov	r3, r0
 8004d2e:	2b00      	cmp	r3, #0
 8004d30:	d001      	beq.n	8004d36 <HAL_I2C_Master_Receive+0x412>
        {
          return HAL_ERROR;
 8004d32:	2301      	movs	r3, #1
 8004d34:	e058      	b.n	8004de8 <HAL_I2C_Master_Receive+0x4c4>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004d36:	68fb      	ldr	r3, [r7, #12]
 8004d38:	681b      	ldr	r3, [r3, #0]
 8004d3a:	691a      	ldr	r2, [r3, #16]
 8004d3c:	68fb      	ldr	r3, [r7, #12]
 8004d3e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004d40:	b2d2      	uxtb	r2, r2
 8004d42:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8004d44:	68fb      	ldr	r3, [r7, #12]
 8004d46:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004d48:	1c5a      	adds	r2, r3, #1
 8004d4a:	68fb      	ldr	r3, [r7, #12]
 8004d4c:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 8004d4e:	68fb      	ldr	r3, [r7, #12]
 8004d50:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004d52:	3b01      	subs	r3, #1
 8004d54:	b29a      	uxth	r2, r3
 8004d56:	68fb      	ldr	r3, [r7, #12]
 8004d58:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 8004d5a:	68fb      	ldr	r3, [r7, #12]
 8004d5c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004d5e:	b29b      	uxth	r3, r3
 8004d60:	3b01      	subs	r3, #1
 8004d62:	b29a      	uxth	r2, r3
 8004d64:	68fb      	ldr	r3, [r7, #12]
 8004d66:	855a      	strh	r2, [r3, #42]	; 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8004d68:	68fb      	ldr	r3, [r7, #12]
 8004d6a:	681b      	ldr	r3, [r3, #0]
 8004d6c:	695b      	ldr	r3, [r3, #20]
 8004d6e:	f003 0304 	and.w	r3, r3, #4
 8004d72:	2b04      	cmp	r3, #4
 8004d74:	d124      	bne.n	8004dc0 <HAL_I2C_Master_Receive+0x49c>
        {

          if (hi2c->XferSize == 3U)
 8004d76:	68fb      	ldr	r3, [r7, #12]
 8004d78:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004d7a:	2b03      	cmp	r3, #3
 8004d7c:	d107      	bne.n	8004d8e <HAL_I2C_Master_Receive+0x46a>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004d7e:	68fb      	ldr	r3, [r7, #12]
 8004d80:	681b      	ldr	r3, [r3, #0]
 8004d82:	681a      	ldr	r2, [r3, #0]
 8004d84:	68fb      	ldr	r3, [r7, #12]
 8004d86:	681b      	ldr	r3, [r3, #0]
 8004d88:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004d8c:	601a      	str	r2, [r3, #0]
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004d8e:	68fb      	ldr	r3, [r7, #12]
 8004d90:	681b      	ldr	r3, [r3, #0]
 8004d92:	691a      	ldr	r2, [r3, #16]
 8004d94:	68fb      	ldr	r3, [r7, #12]
 8004d96:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004d98:	b2d2      	uxtb	r2, r2
 8004d9a:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004d9c:	68fb      	ldr	r3, [r7, #12]
 8004d9e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004da0:	1c5a      	adds	r2, r3, #1
 8004da2:	68fb      	ldr	r3, [r7, #12]
 8004da4:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004da6:	68fb      	ldr	r3, [r7, #12]
 8004da8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004daa:	3b01      	subs	r3, #1
 8004dac:	b29a      	uxth	r2, r3
 8004dae:	68fb      	ldr	r3, [r7, #12]
 8004db0:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8004db2:	68fb      	ldr	r3, [r7, #12]
 8004db4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004db6:	b29b      	uxth	r3, r3
 8004db8:	3b01      	subs	r3, #1
 8004dba:	b29a      	uxth	r2, r3
 8004dbc:	68fb      	ldr	r3, [r7, #12]
 8004dbe:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 8004dc0:	68fb      	ldr	r3, [r7, #12]
 8004dc2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004dc4:	2b00      	cmp	r3, #0
 8004dc6:	f47f ae88 	bne.w	8004ada <HAL_I2C_Master_Receive+0x1b6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 8004dca:	68fb      	ldr	r3, [r7, #12]
 8004dcc:	2220      	movs	r2, #32
 8004dce:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8004dd2:	68fb      	ldr	r3, [r7, #12]
 8004dd4:	2200      	movs	r2, #0
 8004dd6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004dda:	68fb      	ldr	r3, [r7, #12]
 8004ddc:	2200      	movs	r2, #0
 8004dde:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8004de2:	2300      	movs	r3, #0
 8004de4:	e000      	b.n	8004de8 <HAL_I2C_Master_Receive+0x4c4>
  }
  else
  {
    return HAL_BUSY;
 8004de6:	2302      	movs	r3, #2
  }
}
 8004de8:	4618      	mov	r0, r3
 8004dea:	3728      	adds	r7, #40	; 0x28
 8004dec:	46bd      	mov	sp, r7
 8004dee:	bd80      	pop	{r7, pc}
 8004df0:	00010004 	.word	0x00010004
 8004df4:	20000008 	.word	0x20000008
 8004df8:	14f8b589 	.word	0x14f8b589

08004dfc <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004dfc:	b580      	push	{r7, lr}
 8004dfe:	b088      	sub	sp, #32
 8004e00:	af02      	add	r7, sp, #8
 8004e02:	60f8      	str	r0, [r7, #12]
 8004e04:	4608      	mov	r0, r1
 8004e06:	4611      	mov	r1, r2
 8004e08:	461a      	mov	r2, r3
 8004e0a:	4603      	mov	r3, r0
 8004e0c:	817b      	strh	r3, [r7, #10]
 8004e0e:	460b      	mov	r3, r1
 8004e10:	813b      	strh	r3, [r7, #8]
 8004e12:	4613      	mov	r3, r2
 8004e14:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8004e16:	f7fe fdbd 	bl	8003994 <HAL_GetTick>
 8004e1a:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004e1c:	68fb      	ldr	r3, [r7, #12]
 8004e1e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004e22:	b2db      	uxtb	r3, r3
 8004e24:	2b20      	cmp	r3, #32
 8004e26:	f040 80d9 	bne.w	8004fdc <HAL_I2C_Mem_Write+0x1e0>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8004e2a:	697b      	ldr	r3, [r7, #20]
 8004e2c:	9300      	str	r3, [sp, #0]
 8004e2e:	2319      	movs	r3, #25
 8004e30:	2201      	movs	r2, #1
 8004e32:	496d      	ldr	r1, [pc, #436]	; (8004fe8 <HAL_I2C_Mem_Write+0x1ec>)
 8004e34:	68f8      	ldr	r0, [r7, #12]
 8004e36:	f000 fe11 	bl	8005a5c <I2C_WaitOnFlagUntilTimeout>
 8004e3a:	4603      	mov	r3, r0
 8004e3c:	2b00      	cmp	r3, #0
 8004e3e:	d001      	beq.n	8004e44 <HAL_I2C_Mem_Write+0x48>
    {
      return HAL_BUSY;
 8004e40:	2302      	movs	r3, #2
 8004e42:	e0cc      	b.n	8004fde <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004e44:	68fb      	ldr	r3, [r7, #12]
 8004e46:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004e4a:	2b01      	cmp	r3, #1
 8004e4c:	d101      	bne.n	8004e52 <HAL_I2C_Mem_Write+0x56>
 8004e4e:	2302      	movs	r3, #2
 8004e50:	e0c5      	b.n	8004fde <HAL_I2C_Mem_Write+0x1e2>
 8004e52:	68fb      	ldr	r3, [r7, #12]
 8004e54:	2201      	movs	r2, #1
 8004e56:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8004e5a:	68fb      	ldr	r3, [r7, #12]
 8004e5c:	681b      	ldr	r3, [r3, #0]
 8004e5e:	681b      	ldr	r3, [r3, #0]
 8004e60:	f003 0301 	and.w	r3, r3, #1
 8004e64:	2b01      	cmp	r3, #1
 8004e66:	d007      	beq.n	8004e78 <HAL_I2C_Mem_Write+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8004e68:	68fb      	ldr	r3, [r7, #12]
 8004e6a:	681b      	ldr	r3, [r3, #0]
 8004e6c:	681a      	ldr	r2, [r3, #0]
 8004e6e:	68fb      	ldr	r3, [r7, #12]
 8004e70:	681b      	ldr	r3, [r3, #0]
 8004e72:	f042 0201 	orr.w	r2, r2, #1
 8004e76:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8004e78:	68fb      	ldr	r3, [r7, #12]
 8004e7a:	681b      	ldr	r3, [r3, #0]
 8004e7c:	681a      	ldr	r2, [r3, #0]
 8004e7e:	68fb      	ldr	r3, [r7, #12]
 8004e80:	681b      	ldr	r3, [r3, #0]
 8004e82:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8004e86:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8004e88:	68fb      	ldr	r3, [r7, #12]
 8004e8a:	2221      	movs	r2, #33	; 0x21
 8004e8c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8004e90:	68fb      	ldr	r3, [r7, #12]
 8004e92:	2240      	movs	r2, #64	; 0x40
 8004e94:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004e98:	68fb      	ldr	r3, [r7, #12]
 8004e9a:	2200      	movs	r2, #0
 8004e9c:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8004e9e:	68fb      	ldr	r3, [r7, #12]
 8004ea0:	6a3a      	ldr	r2, [r7, #32]
 8004ea2:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8004ea4:	68fb      	ldr	r3, [r7, #12]
 8004ea6:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8004ea8:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8004eaa:	68fb      	ldr	r3, [r7, #12]
 8004eac:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004eae:	b29a      	uxth	r2, r3
 8004eb0:	68fb      	ldr	r3, [r7, #12]
 8004eb2:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8004eb4:	68fb      	ldr	r3, [r7, #12]
 8004eb6:	4a4d      	ldr	r2, [pc, #308]	; (8004fec <HAL_I2C_Mem_Write+0x1f0>)
 8004eb8:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8004eba:	88f8      	ldrh	r0, [r7, #6]
 8004ebc:	893a      	ldrh	r2, [r7, #8]
 8004ebe:	8979      	ldrh	r1, [r7, #10]
 8004ec0:	697b      	ldr	r3, [r7, #20]
 8004ec2:	9301      	str	r3, [sp, #4]
 8004ec4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004ec6:	9300      	str	r3, [sp, #0]
 8004ec8:	4603      	mov	r3, r0
 8004eca:	68f8      	ldr	r0, [r7, #12]
 8004ecc:	f000 fc48 	bl	8005760 <I2C_RequestMemoryWrite>
 8004ed0:	4603      	mov	r3, r0
 8004ed2:	2b00      	cmp	r3, #0
 8004ed4:	d052      	beq.n	8004f7c <HAL_I2C_Mem_Write+0x180>
    {
      return HAL_ERROR;
 8004ed6:	2301      	movs	r3, #1
 8004ed8:	e081      	b.n	8004fde <HAL_I2C_Mem_Write+0x1e2>
    }

    while (hi2c->XferSize > 0U)
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004eda:	697a      	ldr	r2, [r7, #20]
 8004edc:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8004ede:	68f8      	ldr	r0, [r7, #12]
 8004ee0:	f000 fed6 	bl	8005c90 <I2C_WaitOnTXEFlagUntilTimeout>
 8004ee4:	4603      	mov	r3, r0
 8004ee6:	2b00      	cmp	r3, #0
 8004ee8:	d00d      	beq.n	8004f06 <HAL_I2C_Mem_Write+0x10a>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004eea:	68fb      	ldr	r3, [r7, #12]
 8004eec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004eee:	2b04      	cmp	r3, #4
 8004ef0:	d107      	bne.n	8004f02 <HAL_I2C_Mem_Write+0x106>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004ef2:	68fb      	ldr	r3, [r7, #12]
 8004ef4:	681b      	ldr	r3, [r3, #0]
 8004ef6:	681a      	ldr	r2, [r3, #0]
 8004ef8:	68fb      	ldr	r3, [r7, #12]
 8004efa:	681b      	ldr	r3, [r3, #0]
 8004efc:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004f00:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8004f02:	2301      	movs	r3, #1
 8004f04:	e06b      	b.n	8004fde <HAL_I2C_Mem_Write+0x1e2>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8004f06:	68fb      	ldr	r3, [r7, #12]
 8004f08:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004f0a:	781a      	ldrb	r2, [r3, #0]
 8004f0c:	68fb      	ldr	r3, [r7, #12]
 8004f0e:	681b      	ldr	r3, [r3, #0]
 8004f10:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8004f12:	68fb      	ldr	r3, [r7, #12]
 8004f14:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004f16:	1c5a      	adds	r2, r3, #1
 8004f18:	68fb      	ldr	r3, [r7, #12]
 8004f1a:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferSize--;
 8004f1c:	68fb      	ldr	r3, [r7, #12]
 8004f1e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004f20:	3b01      	subs	r3, #1
 8004f22:	b29a      	uxth	r2, r3
 8004f24:	68fb      	ldr	r3, [r7, #12]
 8004f26:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 8004f28:	68fb      	ldr	r3, [r7, #12]
 8004f2a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004f2c:	b29b      	uxth	r3, r3
 8004f2e:	3b01      	subs	r3, #1
 8004f30:	b29a      	uxth	r2, r3
 8004f32:	68fb      	ldr	r3, [r7, #12]
 8004f34:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8004f36:	68fb      	ldr	r3, [r7, #12]
 8004f38:	681b      	ldr	r3, [r3, #0]
 8004f3a:	695b      	ldr	r3, [r3, #20]
 8004f3c:	f003 0304 	and.w	r3, r3, #4
 8004f40:	2b04      	cmp	r3, #4
 8004f42:	d11b      	bne.n	8004f7c <HAL_I2C_Mem_Write+0x180>
 8004f44:	68fb      	ldr	r3, [r7, #12]
 8004f46:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004f48:	2b00      	cmp	r3, #0
 8004f4a:	d017      	beq.n	8004f7c <HAL_I2C_Mem_Write+0x180>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8004f4c:	68fb      	ldr	r3, [r7, #12]
 8004f4e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004f50:	781a      	ldrb	r2, [r3, #0]
 8004f52:	68fb      	ldr	r3, [r7, #12]
 8004f54:	681b      	ldr	r3, [r3, #0]
 8004f56:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8004f58:	68fb      	ldr	r3, [r7, #12]
 8004f5a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004f5c:	1c5a      	adds	r2, r3, #1
 8004f5e:	68fb      	ldr	r3, [r7, #12]
 8004f60:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 8004f62:	68fb      	ldr	r3, [r7, #12]
 8004f64:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004f66:	3b01      	subs	r3, #1
 8004f68:	b29a      	uxth	r2, r3
 8004f6a:	68fb      	ldr	r3, [r7, #12]
 8004f6c:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 8004f6e:	68fb      	ldr	r3, [r7, #12]
 8004f70:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004f72:	b29b      	uxth	r3, r3
 8004f74:	3b01      	subs	r3, #1
 8004f76:	b29a      	uxth	r2, r3
 8004f78:	68fb      	ldr	r3, [r7, #12]
 8004f7a:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 8004f7c:	68fb      	ldr	r3, [r7, #12]
 8004f7e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004f80:	2b00      	cmp	r3, #0
 8004f82:	d1aa      	bne.n	8004eda <HAL_I2C_Mem_Write+0xde>
      }
    }

    /* Wait until BTF flag is set */
    if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004f84:	697a      	ldr	r2, [r7, #20]
 8004f86:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8004f88:	68f8      	ldr	r0, [r7, #12]
 8004f8a:	f000 fec9 	bl	8005d20 <I2C_WaitOnBTFFlagUntilTimeout>
 8004f8e:	4603      	mov	r3, r0
 8004f90:	2b00      	cmp	r3, #0
 8004f92:	d00d      	beq.n	8004fb0 <HAL_I2C_Mem_Write+0x1b4>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004f94:	68fb      	ldr	r3, [r7, #12]
 8004f96:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004f98:	2b04      	cmp	r3, #4
 8004f9a:	d107      	bne.n	8004fac <HAL_I2C_Mem_Write+0x1b0>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004f9c:	68fb      	ldr	r3, [r7, #12]
 8004f9e:	681b      	ldr	r3, [r3, #0]
 8004fa0:	681a      	ldr	r2, [r3, #0]
 8004fa2:	68fb      	ldr	r3, [r7, #12]
 8004fa4:	681b      	ldr	r3, [r3, #0]
 8004fa6:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004faa:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8004fac:	2301      	movs	r3, #1
 8004fae:	e016      	b.n	8004fde <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004fb0:	68fb      	ldr	r3, [r7, #12]
 8004fb2:	681b      	ldr	r3, [r3, #0]
 8004fb4:	681a      	ldr	r2, [r3, #0]
 8004fb6:	68fb      	ldr	r3, [r7, #12]
 8004fb8:	681b      	ldr	r3, [r3, #0]
 8004fba:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004fbe:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8004fc0:	68fb      	ldr	r3, [r7, #12]
 8004fc2:	2220      	movs	r2, #32
 8004fc4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8004fc8:	68fb      	ldr	r3, [r7, #12]
 8004fca:	2200      	movs	r2, #0
 8004fcc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004fd0:	68fb      	ldr	r3, [r7, #12]
 8004fd2:	2200      	movs	r2, #0
 8004fd4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8004fd8:	2300      	movs	r3, #0
 8004fda:	e000      	b.n	8004fde <HAL_I2C_Mem_Write+0x1e2>
  }
  else
  {
    return HAL_BUSY;
 8004fdc:	2302      	movs	r3, #2
  }
}
 8004fde:	4618      	mov	r0, r3
 8004fe0:	3718      	adds	r7, #24
 8004fe2:	46bd      	mov	sp, r7
 8004fe4:	bd80      	pop	{r7, pc}
 8004fe6:	bf00      	nop
 8004fe8:	00100002 	.word	0x00100002
 8004fec:	ffff0000 	.word	0xffff0000

08004ff0 <HAL_I2C_Mem_Read>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004ff0:	b580      	push	{r7, lr}
 8004ff2:	b08c      	sub	sp, #48	; 0x30
 8004ff4:	af02      	add	r7, sp, #8
 8004ff6:	60f8      	str	r0, [r7, #12]
 8004ff8:	4608      	mov	r0, r1
 8004ffa:	4611      	mov	r1, r2
 8004ffc:	461a      	mov	r2, r3
 8004ffe:	4603      	mov	r3, r0
 8005000:	817b      	strh	r3, [r7, #10]
 8005002:	460b      	mov	r3, r1
 8005004:	813b      	strh	r3, [r7, #8]
 8005006:	4613      	mov	r3, r2
 8005008:	80fb      	strh	r3, [r7, #6]
  __IO uint32_t count = 0U;
 800500a:	2300      	movs	r3, #0
 800500c:	623b      	str	r3, [r7, #32]

  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 800500e:	f7fe fcc1 	bl	8003994 <HAL_GetTick>
 8005012:	6278      	str	r0, [r7, #36]	; 0x24

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8005014:	68fb      	ldr	r3, [r7, #12]
 8005016:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800501a:	b2db      	uxtb	r3, r3
 800501c:	2b20      	cmp	r3, #32
 800501e:	f040 8244 	bne.w	80054aa <HAL_I2C_Mem_Read+0x4ba>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8005022:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005024:	9300      	str	r3, [sp, #0]
 8005026:	2319      	movs	r3, #25
 8005028:	2201      	movs	r2, #1
 800502a:	4982      	ldr	r1, [pc, #520]	; (8005234 <HAL_I2C_Mem_Read+0x244>)
 800502c:	68f8      	ldr	r0, [r7, #12]
 800502e:	f000 fd15 	bl	8005a5c <I2C_WaitOnFlagUntilTimeout>
 8005032:	4603      	mov	r3, r0
 8005034:	2b00      	cmp	r3, #0
 8005036:	d001      	beq.n	800503c <HAL_I2C_Mem_Read+0x4c>
    {
      return HAL_BUSY;
 8005038:	2302      	movs	r3, #2
 800503a:	e237      	b.n	80054ac <HAL_I2C_Mem_Read+0x4bc>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800503c:	68fb      	ldr	r3, [r7, #12]
 800503e:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005042:	2b01      	cmp	r3, #1
 8005044:	d101      	bne.n	800504a <HAL_I2C_Mem_Read+0x5a>
 8005046:	2302      	movs	r3, #2
 8005048:	e230      	b.n	80054ac <HAL_I2C_Mem_Read+0x4bc>
 800504a:	68fb      	ldr	r3, [r7, #12]
 800504c:	2201      	movs	r2, #1
 800504e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8005052:	68fb      	ldr	r3, [r7, #12]
 8005054:	681b      	ldr	r3, [r3, #0]
 8005056:	681b      	ldr	r3, [r3, #0]
 8005058:	f003 0301 	and.w	r3, r3, #1
 800505c:	2b01      	cmp	r3, #1
 800505e:	d007      	beq.n	8005070 <HAL_I2C_Mem_Read+0x80>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8005060:	68fb      	ldr	r3, [r7, #12]
 8005062:	681b      	ldr	r3, [r3, #0]
 8005064:	681a      	ldr	r2, [r3, #0]
 8005066:	68fb      	ldr	r3, [r7, #12]
 8005068:	681b      	ldr	r3, [r3, #0]
 800506a:	f042 0201 	orr.w	r2, r2, #1
 800506e:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8005070:	68fb      	ldr	r3, [r7, #12]
 8005072:	681b      	ldr	r3, [r3, #0]
 8005074:	681a      	ldr	r2, [r3, #0]
 8005076:	68fb      	ldr	r3, [r7, #12]
 8005078:	681b      	ldr	r3, [r3, #0]
 800507a:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800507e:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8005080:	68fb      	ldr	r3, [r7, #12]
 8005082:	2222      	movs	r2, #34	; 0x22
 8005084:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8005088:	68fb      	ldr	r3, [r7, #12]
 800508a:	2240      	movs	r2, #64	; 0x40
 800508c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8005090:	68fb      	ldr	r3, [r7, #12]
 8005092:	2200      	movs	r2, #0
 8005094:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8005096:	68fb      	ldr	r3, [r7, #12]
 8005098:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800509a:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 800509c:	68fb      	ldr	r3, [r7, #12]
 800509e:	8eba      	ldrh	r2, [r7, #52]	; 0x34
 80050a0:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 80050a2:	68fb      	ldr	r3, [r7, #12]
 80050a4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80050a6:	b29a      	uxth	r2, r3
 80050a8:	68fb      	ldr	r3, [r7, #12]
 80050aa:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80050ac:	68fb      	ldr	r3, [r7, #12]
 80050ae:	4a62      	ldr	r2, [pc, #392]	; (8005238 <HAL_I2C_Mem_Read+0x248>)
 80050b0:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 80050b2:	88f8      	ldrh	r0, [r7, #6]
 80050b4:	893a      	ldrh	r2, [r7, #8]
 80050b6:	8979      	ldrh	r1, [r7, #10]
 80050b8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80050ba:	9301      	str	r3, [sp, #4]
 80050bc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80050be:	9300      	str	r3, [sp, #0]
 80050c0:	4603      	mov	r3, r0
 80050c2:	68f8      	ldr	r0, [r7, #12]
 80050c4:	f000 fbe2 	bl	800588c <I2C_RequestMemoryRead>
 80050c8:	4603      	mov	r3, r0
 80050ca:	2b00      	cmp	r3, #0
 80050cc:	d001      	beq.n	80050d2 <HAL_I2C_Mem_Read+0xe2>
    {
      return HAL_ERROR;
 80050ce:	2301      	movs	r3, #1
 80050d0:	e1ec      	b.n	80054ac <HAL_I2C_Mem_Read+0x4bc>
    }

    if (hi2c->XferSize == 0U)
 80050d2:	68fb      	ldr	r3, [r7, #12]
 80050d4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80050d6:	2b00      	cmp	r3, #0
 80050d8:	d113      	bne.n	8005102 <HAL_I2C_Mem_Read+0x112>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80050da:	2300      	movs	r3, #0
 80050dc:	61fb      	str	r3, [r7, #28]
 80050de:	68fb      	ldr	r3, [r7, #12]
 80050e0:	681b      	ldr	r3, [r3, #0]
 80050e2:	695b      	ldr	r3, [r3, #20]
 80050e4:	61fb      	str	r3, [r7, #28]
 80050e6:	68fb      	ldr	r3, [r7, #12]
 80050e8:	681b      	ldr	r3, [r3, #0]
 80050ea:	699b      	ldr	r3, [r3, #24]
 80050ec:	61fb      	str	r3, [r7, #28]
 80050ee:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80050f0:	68fb      	ldr	r3, [r7, #12]
 80050f2:	681b      	ldr	r3, [r3, #0]
 80050f4:	681a      	ldr	r2, [r3, #0]
 80050f6:	68fb      	ldr	r3, [r7, #12]
 80050f8:	681b      	ldr	r3, [r3, #0]
 80050fa:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80050fe:	601a      	str	r2, [r3, #0]
 8005100:	e1c0      	b.n	8005484 <HAL_I2C_Mem_Read+0x494>
    }
    else if (hi2c->XferSize == 1U)
 8005102:	68fb      	ldr	r3, [r7, #12]
 8005104:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005106:	2b01      	cmp	r3, #1
 8005108:	d11e      	bne.n	8005148 <HAL_I2C_Mem_Read+0x158>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800510a:	68fb      	ldr	r3, [r7, #12]
 800510c:	681b      	ldr	r3, [r3, #0]
 800510e:	681a      	ldr	r2, [r3, #0]
 8005110:	68fb      	ldr	r3, [r7, #12]
 8005112:	681b      	ldr	r3, [r3, #0]
 8005114:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005118:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 800511a:	b672      	cpsid	i
}
 800511c:	bf00      	nop
      /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
         software sequence must complete before the current byte end of transfer */
      __disable_irq();

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800511e:	2300      	movs	r3, #0
 8005120:	61bb      	str	r3, [r7, #24]
 8005122:	68fb      	ldr	r3, [r7, #12]
 8005124:	681b      	ldr	r3, [r3, #0]
 8005126:	695b      	ldr	r3, [r3, #20]
 8005128:	61bb      	str	r3, [r7, #24]
 800512a:	68fb      	ldr	r3, [r7, #12]
 800512c:	681b      	ldr	r3, [r3, #0]
 800512e:	699b      	ldr	r3, [r3, #24]
 8005130:	61bb      	str	r3, [r7, #24]
 8005132:	69bb      	ldr	r3, [r7, #24]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005134:	68fb      	ldr	r3, [r7, #12]
 8005136:	681b      	ldr	r3, [r3, #0]
 8005138:	681a      	ldr	r2, [r3, #0]
 800513a:	68fb      	ldr	r3, [r7, #12]
 800513c:	681b      	ldr	r3, [r3, #0]
 800513e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005142:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 8005144:	b662      	cpsie	i
}
 8005146:	e035      	b.n	80051b4 <HAL_I2C_Mem_Read+0x1c4>

      /* Re-enable IRQs */
      __enable_irq();
    }
    else if (hi2c->XferSize == 2U)
 8005148:	68fb      	ldr	r3, [r7, #12]
 800514a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800514c:	2b02      	cmp	r3, #2
 800514e:	d11e      	bne.n	800518e <HAL_I2C_Mem_Read+0x19e>
    {
      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8005150:	68fb      	ldr	r3, [r7, #12]
 8005152:	681b      	ldr	r3, [r3, #0]
 8005154:	681a      	ldr	r2, [r3, #0]
 8005156:	68fb      	ldr	r3, [r7, #12]
 8005158:	681b      	ldr	r3, [r3, #0]
 800515a:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800515e:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 8005160:	b672      	cpsid	i
}
 8005162:	bf00      	nop
      /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
         software sequence must complete before the current byte end of transfer */
      __disable_irq();

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005164:	2300      	movs	r3, #0
 8005166:	617b      	str	r3, [r7, #20]
 8005168:	68fb      	ldr	r3, [r7, #12]
 800516a:	681b      	ldr	r3, [r3, #0]
 800516c:	695b      	ldr	r3, [r3, #20]
 800516e:	617b      	str	r3, [r7, #20]
 8005170:	68fb      	ldr	r3, [r7, #12]
 8005172:	681b      	ldr	r3, [r3, #0]
 8005174:	699b      	ldr	r3, [r3, #24]
 8005176:	617b      	str	r3, [r7, #20]
 8005178:	697b      	ldr	r3, [r7, #20]

      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800517a:	68fb      	ldr	r3, [r7, #12]
 800517c:	681b      	ldr	r3, [r3, #0]
 800517e:	681a      	ldr	r2, [r3, #0]
 8005180:	68fb      	ldr	r3, [r7, #12]
 8005182:	681b      	ldr	r3, [r3, #0]
 8005184:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005188:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 800518a:	b662      	cpsie	i
}
 800518c:	e012      	b.n	80051b4 <HAL_I2C_Mem_Read+0x1c4>
      __enable_irq();
    }
    else
    {
      /* Enable Acknowledge */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800518e:	68fb      	ldr	r3, [r7, #12]
 8005190:	681b      	ldr	r3, [r3, #0]
 8005192:	681a      	ldr	r2, [r3, #0]
 8005194:	68fb      	ldr	r3, [r7, #12]
 8005196:	681b      	ldr	r3, [r3, #0]
 8005198:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 800519c:	601a      	str	r2, [r3, #0]
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800519e:	2300      	movs	r3, #0
 80051a0:	613b      	str	r3, [r7, #16]
 80051a2:	68fb      	ldr	r3, [r7, #12]
 80051a4:	681b      	ldr	r3, [r3, #0]
 80051a6:	695b      	ldr	r3, [r3, #20]
 80051a8:	613b      	str	r3, [r7, #16]
 80051aa:	68fb      	ldr	r3, [r7, #12]
 80051ac:	681b      	ldr	r3, [r3, #0]
 80051ae:	699b      	ldr	r3, [r3, #24]
 80051b0:	613b      	str	r3, [r7, #16]
 80051b2:	693b      	ldr	r3, [r7, #16]
    }

    while (hi2c->XferSize > 0U)
 80051b4:	e166      	b.n	8005484 <HAL_I2C_Mem_Read+0x494>
    {
      if (hi2c->XferSize <= 3U)
 80051b6:	68fb      	ldr	r3, [r7, #12]
 80051b8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80051ba:	2b03      	cmp	r3, #3
 80051bc:	f200 811f 	bhi.w	80053fe <HAL_I2C_Mem_Read+0x40e>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 80051c0:	68fb      	ldr	r3, [r7, #12]
 80051c2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80051c4:	2b01      	cmp	r3, #1
 80051c6:	d123      	bne.n	8005210 <HAL_I2C_Mem_Read+0x220>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80051c8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80051ca:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 80051cc:	68f8      	ldr	r0, [r7, #12]
 80051ce:	f000 fdef 	bl	8005db0 <I2C_WaitOnRXNEFlagUntilTimeout>
 80051d2:	4603      	mov	r3, r0
 80051d4:	2b00      	cmp	r3, #0
 80051d6:	d001      	beq.n	80051dc <HAL_I2C_Mem_Read+0x1ec>
          {
            return HAL_ERROR;
 80051d8:	2301      	movs	r3, #1
 80051da:	e167      	b.n	80054ac <HAL_I2C_Mem_Read+0x4bc>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80051dc:	68fb      	ldr	r3, [r7, #12]
 80051de:	681b      	ldr	r3, [r3, #0]
 80051e0:	691a      	ldr	r2, [r3, #16]
 80051e2:	68fb      	ldr	r3, [r7, #12]
 80051e4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80051e6:	b2d2      	uxtb	r2, r2
 80051e8:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80051ea:	68fb      	ldr	r3, [r7, #12]
 80051ec:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80051ee:	1c5a      	adds	r2, r3, #1
 80051f0:	68fb      	ldr	r3, [r7, #12]
 80051f2:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80051f4:	68fb      	ldr	r3, [r7, #12]
 80051f6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80051f8:	3b01      	subs	r3, #1
 80051fa:	b29a      	uxth	r2, r3
 80051fc:	68fb      	ldr	r3, [r7, #12]
 80051fe:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8005200:	68fb      	ldr	r3, [r7, #12]
 8005202:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005204:	b29b      	uxth	r3, r3
 8005206:	3b01      	subs	r3, #1
 8005208:	b29a      	uxth	r2, r3
 800520a:	68fb      	ldr	r3, [r7, #12]
 800520c:	855a      	strh	r2, [r3, #42]	; 0x2a
 800520e:	e139      	b.n	8005484 <HAL_I2C_Mem_Read+0x494>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 8005210:	68fb      	ldr	r3, [r7, #12]
 8005212:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005214:	2b02      	cmp	r3, #2
 8005216:	d152      	bne.n	80052be <HAL_I2C_Mem_Read+0x2ce>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8005218:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800521a:	9300      	str	r3, [sp, #0]
 800521c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800521e:	2200      	movs	r2, #0
 8005220:	4906      	ldr	r1, [pc, #24]	; (800523c <HAL_I2C_Mem_Read+0x24c>)
 8005222:	68f8      	ldr	r0, [r7, #12]
 8005224:	f000 fc1a 	bl	8005a5c <I2C_WaitOnFlagUntilTimeout>
 8005228:	4603      	mov	r3, r0
 800522a:	2b00      	cmp	r3, #0
 800522c:	d008      	beq.n	8005240 <HAL_I2C_Mem_Read+0x250>
          {
            return HAL_ERROR;
 800522e:	2301      	movs	r3, #1
 8005230:	e13c      	b.n	80054ac <HAL_I2C_Mem_Read+0x4bc>
 8005232:	bf00      	nop
 8005234:	00100002 	.word	0x00100002
 8005238:	ffff0000 	.word	0xffff0000
 800523c:	00010004 	.word	0x00010004
  __ASM volatile ("cpsid i" : : : "memory");
 8005240:	b672      	cpsid	i
}
 8005242:	bf00      	nop
          /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
             software sequence must complete before the current byte end of transfer */
          __disable_irq();

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005244:	68fb      	ldr	r3, [r7, #12]
 8005246:	681b      	ldr	r3, [r3, #0]
 8005248:	681a      	ldr	r2, [r3, #0]
 800524a:	68fb      	ldr	r3, [r7, #12]
 800524c:	681b      	ldr	r3, [r3, #0]
 800524e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005252:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005254:	68fb      	ldr	r3, [r7, #12]
 8005256:	681b      	ldr	r3, [r3, #0]
 8005258:	691a      	ldr	r2, [r3, #16]
 800525a:	68fb      	ldr	r3, [r7, #12]
 800525c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800525e:	b2d2      	uxtb	r2, r2
 8005260:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8005262:	68fb      	ldr	r3, [r7, #12]
 8005264:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005266:	1c5a      	adds	r2, r3, #1
 8005268:	68fb      	ldr	r3, [r7, #12]
 800526a:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 800526c:	68fb      	ldr	r3, [r7, #12]
 800526e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005270:	3b01      	subs	r3, #1
 8005272:	b29a      	uxth	r2, r3
 8005274:	68fb      	ldr	r3, [r7, #12]
 8005276:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8005278:	68fb      	ldr	r3, [r7, #12]
 800527a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800527c:	b29b      	uxth	r3, r3
 800527e:	3b01      	subs	r3, #1
 8005280:	b29a      	uxth	r2, r3
 8005282:	68fb      	ldr	r3, [r7, #12]
 8005284:	855a      	strh	r2, [r3, #42]	; 0x2a
  __ASM volatile ("cpsie i" : : : "memory");
 8005286:	b662      	cpsie	i
}
 8005288:	bf00      	nop

          /* Re-enable IRQs */
          __enable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800528a:	68fb      	ldr	r3, [r7, #12]
 800528c:	681b      	ldr	r3, [r3, #0]
 800528e:	691a      	ldr	r2, [r3, #16]
 8005290:	68fb      	ldr	r3, [r7, #12]
 8005292:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005294:	b2d2      	uxtb	r2, r2
 8005296:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8005298:	68fb      	ldr	r3, [r7, #12]
 800529a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800529c:	1c5a      	adds	r2, r3, #1
 800529e:	68fb      	ldr	r3, [r7, #12]
 80052a0:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80052a2:	68fb      	ldr	r3, [r7, #12]
 80052a4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80052a6:	3b01      	subs	r3, #1
 80052a8:	b29a      	uxth	r2, r3
 80052aa:	68fb      	ldr	r3, [r7, #12]
 80052ac:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80052ae:	68fb      	ldr	r3, [r7, #12]
 80052b0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80052b2:	b29b      	uxth	r3, r3
 80052b4:	3b01      	subs	r3, #1
 80052b6:	b29a      	uxth	r2, r3
 80052b8:	68fb      	ldr	r3, [r7, #12]
 80052ba:	855a      	strh	r2, [r3, #42]	; 0x2a
 80052bc:	e0e2      	b.n	8005484 <HAL_I2C_Mem_Read+0x494>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 80052be:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80052c0:	9300      	str	r3, [sp, #0]
 80052c2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80052c4:	2200      	movs	r2, #0
 80052c6:	497b      	ldr	r1, [pc, #492]	; (80054b4 <HAL_I2C_Mem_Read+0x4c4>)
 80052c8:	68f8      	ldr	r0, [r7, #12]
 80052ca:	f000 fbc7 	bl	8005a5c <I2C_WaitOnFlagUntilTimeout>
 80052ce:	4603      	mov	r3, r0
 80052d0:	2b00      	cmp	r3, #0
 80052d2:	d001      	beq.n	80052d8 <HAL_I2C_Mem_Read+0x2e8>
          {
            return HAL_ERROR;
 80052d4:	2301      	movs	r3, #1
 80052d6:	e0e9      	b.n	80054ac <HAL_I2C_Mem_Read+0x4bc>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80052d8:	68fb      	ldr	r3, [r7, #12]
 80052da:	681b      	ldr	r3, [r3, #0]
 80052dc:	681a      	ldr	r2, [r3, #0]
 80052de:	68fb      	ldr	r3, [r7, #12]
 80052e0:	681b      	ldr	r3, [r3, #0]
 80052e2:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80052e6:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 80052e8:	b672      	cpsid	i
}
 80052ea:	bf00      	nop
          /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
             software sequence must complete before the current byte end of transfer */
          __disable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80052ec:	68fb      	ldr	r3, [r7, #12]
 80052ee:	681b      	ldr	r3, [r3, #0]
 80052f0:	691a      	ldr	r2, [r3, #16]
 80052f2:	68fb      	ldr	r3, [r7, #12]
 80052f4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80052f6:	b2d2      	uxtb	r2, r2
 80052f8:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80052fa:	68fb      	ldr	r3, [r7, #12]
 80052fc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80052fe:	1c5a      	adds	r2, r3, #1
 8005300:	68fb      	ldr	r3, [r7, #12]
 8005302:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8005304:	68fb      	ldr	r3, [r7, #12]
 8005306:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005308:	3b01      	subs	r3, #1
 800530a:	b29a      	uxth	r2, r3
 800530c:	68fb      	ldr	r3, [r7, #12]
 800530e:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8005310:	68fb      	ldr	r3, [r7, #12]
 8005312:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005314:	b29b      	uxth	r3, r3
 8005316:	3b01      	subs	r3, #1
 8005318:	b29a      	uxth	r2, r3
 800531a:	68fb      	ldr	r3, [r7, #12]
 800531c:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Wait until BTF flag is set */
          count = I2C_TIMEOUT_FLAG * (SystemCoreClock / 25U / 1000U);
 800531e:	4b66      	ldr	r3, [pc, #408]	; (80054b8 <HAL_I2C_Mem_Read+0x4c8>)
 8005320:	681b      	ldr	r3, [r3, #0]
 8005322:	08db      	lsrs	r3, r3, #3
 8005324:	4a65      	ldr	r2, [pc, #404]	; (80054bc <HAL_I2C_Mem_Read+0x4cc>)
 8005326:	fba2 2303 	umull	r2, r3, r2, r3
 800532a:	0a1a      	lsrs	r2, r3, #8
 800532c:	4613      	mov	r3, r2
 800532e:	009b      	lsls	r3, r3, #2
 8005330:	4413      	add	r3, r2
 8005332:	00da      	lsls	r2, r3, #3
 8005334:	1ad3      	subs	r3, r2, r3
 8005336:	623b      	str	r3, [r7, #32]
          do
          {
            count--;
 8005338:	6a3b      	ldr	r3, [r7, #32]
 800533a:	3b01      	subs	r3, #1
 800533c:	623b      	str	r3, [r7, #32]
            if (count == 0U)
 800533e:	6a3b      	ldr	r3, [r7, #32]
 8005340:	2b00      	cmp	r3, #0
 8005342:	d118      	bne.n	8005376 <HAL_I2C_Mem_Read+0x386>
            {
              hi2c->PreviousState       = I2C_STATE_NONE;
 8005344:	68fb      	ldr	r3, [r7, #12]
 8005346:	2200      	movs	r2, #0
 8005348:	631a      	str	r2, [r3, #48]	; 0x30
              hi2c->State               = HAL_I2C_STATE_READY;
 800534a:	68fb      	ldr	r3, [r7, #12]
 800534c:	2220      	movs	r2, #32
 800534e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
              hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005352:	68fb      	ldr	r3, [r7, #12]
 8005354:	2200      	movs	r2, #0
 8005356:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
              hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800535a:	68fb      	ldr	r3, [r7, #12]
 800535c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800535e:	f043 0220 	orr.w	r2, r3, #32
 8005362:	68fb      	ldr	r3, [r7, #12]
 8005364:	641a      	str	r2, [r3, #64]	; 0x40
  __ASM volatile ("cpsie i" : : : "memory");
 8005366:	b662      	cpsie	i
}
 8005368:	bf00      	nop

              /* Re-enable IRQs */
              __enable_irq();

              /* Process Unlocked */
              __HAL_UNLOCK(hi2c);
 800536a:	68fb      	ldr	r3, [r7, #12]
 800536c:	2200      	movs	r2, #0
 800536e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

              return HAL_ERROR;
 8005372:	2301      	movs	r3, #1
 8005374:	e09a      	b.n	80054ac <HAL_I2C_Mem_Read+0x4bc>
            }
          }
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET);
 8005376:	68fb      	ldr	r3, [r7, #12]
 8005378:	681b      	ldr	r3, [r3, #0]
 800537a:	695b      	ldr	r3, [r3, #20]
 800537c:	f003 0304 	and.w	r3, r3, #4
 8005380:	2b04      	cmp	r3, #4
 8005382:	d1d9      	bne.n	8005338 <HAL_I2C_Mem_Read+0x348>

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005384:	68fb      	ldr	r3, [r7, #12]
 8005386:	681b      	ldr	r3, [r3, #0]
 8005388:	681a      	ldr	r2, [r3, #0]
 800538a:	68fb      	ldr	r3, [r7, #12]
 800538c:	681b      	ldr	r3, [r3, #0]
 800538e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005392:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005394:	68fb      	ldr	r3, [r7, #12]
 8005396:	681b      	ldr	r3, [r3, #0]
 8005398:	691a      	ldr	r2, [r3, #16]
 800539a:	68fb      	ldr	r3, [r7, #12]
 800539c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800539e:	b2d2      	uxtb	r2, r2
 80053a0:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80053a2:	68fb      	ldr	r3, [r7, #12]
 80053a4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80053a6:	1c5a      	adds	r2, r3, #1
 80053a8:	68fb      	ldr	r3, [r7, #12]
 80053aa:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80053ac:	68fb      	ldr	r3, [r7, #12]
 80053ae:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80053b0:	3b01      	subs	r3, #1
 80053b2:	b29a      	uxth	r2, r3
 80053b4:	68fb      	ldr	r3, [r7, #12]
 80053b6:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80053b8:	68fb      	ldr	r3, [r7, #12]
 80053ba:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80053bc:	b29b      	uxth	r3, r3
 80053be:	3b01      	subs	r3, #1
 80053c0:	b29a      	uxth	r2, r3
 80053c2:	68fb      	ldr	r3, [r7, #12]
 80053c4:	855a      	strh	r2, [r3, #42]	; 0x2a
  __ASM volatile ("cpsie i" : : : "memory");
 80053c6:	b662      	cpsie	i
}
 80053c8:	bf00      	nop

          /* Re-enable IRQs */
          __enable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80053ca:	68fb      	ldr	r3, [r7, #12]
 80053cc:	681b      	ldr	r3, [r3, #0]
 80053ce:	691a      	ldr	r2, [r3, #16]
 80053d0:	68fb      	ldr	r3, [r7, #12]
 80053d2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80053d4:	b2d2      	uxtb	r2, r2
 80053d6:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80053d8:	68fb      	ldr	r3, [r7, #12]
 80053da:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80053dc:	1c5a      	adds	r2, r3, #1
 80053de:	68fb      	ldr	r3, [r7, #12]
 80053e0:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80053e2:	68fb      	ldr	r3, [r7, #12]
 80053e4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80053e6:	3b01      	subs	r3, #1
 80053e8:	b29a      	uxth	r2, r3
 80053ea:	68fb      	ldr	r3, [r7, #12]
 80053ec:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80053ee:	68fb      	ldr	r3, [r7, #12]
 80053f0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80053f2:	b29b      	uxth	r3, r3
 80053f4:	3b01      	subs	r3, #1
 80053f6:	b29a      	uxth	r2, r3
 80053f8:	68fb      	ldr	r3, [r7, #12]
 80053fa:	855a      	strh	r2, [r3, #42]	; 0x2a
 80053fc:	e042      	b.n	8005484 <HAL_I2C_Mem_Read+0x494>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80053fe:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005400:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8005402:	68f8      	ldr	r0, [r7, #12]
 8005404:	f000 fcd4 	bl	8005db0 <I2C_WaitOnRXNEFlagUntilTimeout>
 8005408:	4603      	mov	r3, r0
 800540a:	2b00      	cmp	r3, #0
 800540c:	d001      	beq.n	8005412 <HAL_I2C_Mem_Read+0x422>
        {
          return HAL_ERROR;
 800540e:	2301      	movs	r3, #1
 8005410:	e04c      	b.n	80054ac <HAL_I2C_Mem_Read+0x4bc>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005412:	68fb      	ldr	r3, [r7, #12]
 8005414:	681b      	ldr	r3, [r3, #0]
 8005416:	691a      	ldr	r2, [r3, #16]
 8005418:	68fb      	ldr	r3, [r7, #12]
 800541a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800541c:	b2d2      	uxtb	r2, r2
 800541e:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8005420:	68fb      	ldr	r3, [r7, #12]
 8005422:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005424:	1c5a      	adds	r2, r3, #1
 8005426:	68fb      	ldr	r3, [r7, #12]
 8005428:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 800542a:	68fb      	ldr	r3, [r7, #12]
 800542c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800542e:	3b01      	subs	r3, #1
 8005430:	b29a      	uxth	r2, r3
 8005432:	68fb      	ldr	r3, [r7, #12]
 8005434:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 8005436:	68fb      	ldr	r3, [r7, #12]
 8005438:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800543a:	b29b      	uxth	r3, r3
 800543c:	3b01      	subs	r3, #1
 800543e:	b29a      	uxth	r2, r3
 8005440:	68fb      	ldr	r3, [r7, #12]
 8005442:	855a      	strh	r2, [r3, #42]	; 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8005444:	68fb      	ldr	r3, [r7, #12]
 8005446:	681b      	ldr	r3, [r3, #0]
 8005448:	695b      	ldr	r3, [r3, #20]
 800544a:	f003 0304 	and.w	r3, r3, #4
 800544e:	2b04      	cmp	r3, #4
 8005450:	d118      	bne.n	8005484 <HAL_I2C_Mem_Read+0x494>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005452:	68fb      	ldr	r3, [r7, #12]
 8005454:	681b      	ldr	r3, [r3, #0]
 8005456:	691a      	ldr	r2, [r3, #16]
 8005458:	68fb      	ldr	r3, [r7, #12]
 800545a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800545c:	b2d2      	uxtb	r2, r2
 800545e:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8005460:	68fb      	ldr	r3, [r7, #12]
 8005462:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005464:	1c5a      	adds	r2, r3, #1
 8005466:	68fb      	ldr	r3, [r7, #12]
 8005468:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 800546a:	68fb      	ldr	r3, [r7, #12]
 800546c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800546e:	3b01      	subs	r3, #1
 8005470:	b29a      	uxth	r2, r3
 8005472:	68fb      	ldr	r3, [r7, #12]
 8005474:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8005476:	68fb      	ldr	r3, [r7, #12]
 8005478:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800547a:	b29b      	uxth	r3, r3
 800547c:	3b01      	subs	r3, #1
 800547e:	b29a      	uxth	r2, r3
 8005480:	68fb      	ldr	r3, [r7, #12]
 8005482:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 8005484:	68fb      	ldr	r3, [r7, #12]
 8005486:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005488:	2b00      	cmp	r3, #0
 800548a:	f47f ae94 	bne.w	80051b6 <HAL_I2C_Mem_Read+0x1c6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 800548e:	68fb      	ldr	r3, [r7, #12]
 8005490:	2220      	movs	r2, #32
 8005492:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8005496:	68fb      	ldr	r3, [r7, #12]
 8005498:	2200      	movs	r2, #0
 800549a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800549e:	68fb      	ldr	r3, [r7, #12]
 80054a0:	2200      	movs	r2, #0
 80054a2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 80054a6:	2300      	movs	r3, #0
 80054a8:	e000      	b.n	80054ac <HAL_I2C_Mem_Read+0x4bc>
  }
  else
  {
    return HAL_BUSY;
 80054aa:	2302      	movs	r3, #2
  }
}
 80054ac:	4618      	mov	r0, r3
 80054ae:	3728      	adds	r7, #40	; 0x28
 80054b0:	46bd      	mov	sp, r7
 80054b2:	bd80      	pop	{r7, pc}
 80054b4:	00010004 	.word	0x00010004
 80054b8:	20000008 	.word	0x20000008
 80054bc:	14f8b589 	.word	0x14f8b589

080054c0 <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 80054c0:	b580      	push	{r7, lr}
 80054c2:	b088      	sub	sp, #32
 80054c4:	af02      	add	r7, sp, #8
 80054c6:	60f8      	str	r0, [r7, #12]
 80054c8:	607a      	str	r2, [r7, #4]
 80054ca:	603b      	str	r3, [r7, #0]
 80054cc:	460b      	mov	r3, r1
 80054ce:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 80054d0:	68fb      	ldr	r3, [r7, #12]
 80054d2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80054d4:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 80054d6:	697b      	ldr	r3, [r7, #20]
 80054d8:	2b08      	cmp	r3, #8
 80054da:	d006      	beq.n	80054ea <I2C_MasterRequestWrite+0x2a>
 80054dc:	697b      	ldr	r3, [r7, #20]
 80054de:	2b01      	cmp	r3, #1
 80054e0:	d003      	beq.n	80054ea <I2C_MasterRequestWrite+0x2a>
 80054e2:	697b      	ldr	r3, [r7, #20]
 80054e4:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 80054e8:	d108      	bne.n	80054fc <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80054ea:	68fb      	ldr	r3, [r7, #12]
 80054ec:	681b      	ldr	r3, [r3, #0]
 80054ee:	681a      	ldr	r2, [r3, #0]
 80054f0:	68fb      	ldr	r3, [r7, #12]
 80054f2:	681b      	ldr	r3, [r3, #0]
 80054f4:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80054f8:	601a      	str	r2, [r3, #0]
 80054fa:	e00b      	b.n	8005514 <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 80054fc:	68fb      	ldr	r3, [r7, #12]
 80054fe:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005500:	2b12      	cmp	r3, #18
 8005502:	d107      	bne.n	8005514 <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8005504:	68fb      	ldr	r3, [r7, #12]
 8005506:	681b      	ldr	r3, [r3, #0]
 8005508:	681a      	ldr	r2, [r3, #0]
 800550a:	68fb      	ldr	r3, [r7, #12]
 800550c:	681b      	ldr	r3, [r3, #0]
 800550e:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8005512:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8005514:	683b      	ldr	r3, [r7, #0]
 8005516:	9300      	str	r3, [sp, #0]
 8005518:	687b      	ldr	r3, [r7, #4]
 800551a:	2200      	movs	r2, #0
 800551c:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8005520:	68f8      	ldr	r0, [r7, #12]
 8005522:	f000 fa9b 	bl	8005a5c <I2C_WaitOnFlagUntilTimeout>
 8005526:	4603      	mov	r3, r0
 8005528:	2b00      	cmp	r3, #0
 800552a:	d00d      	beq.n	8005548 <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 800552c:	68fb      	ldr	r3, [r7, #12]
 800552e:	681b      	ldr	r3, [r3, #0]
 8005530:	681b      	ldr	r3, [r3, #0]
 8005532:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005536:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800553a:	d103      	bne.n	8005544 <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 800553c:	68fb      	ldr	r3, [r7, #12]
 800553e:	f44f 7200 	mov.w	r2, #512	; 0x200
 8005542:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8005544:	2303      	movs	r3, #3
 8005546:	e035      	b.n	80055b4 <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8005548:	68fb      	ldr	r3, [r7, #12]
 800554a:	691b      	ldr	r3, [r3, #16]
 800554c:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8005550:	d108      	bne.n	8005564 <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8005552:	897b      	ldrh	r3, [r7, #10]
 8005554:	b2db      	uxtb	r3, r3
 8005556:	461a      	mov	r2, r3
 8005558:	68fb      	ldr	r3, [r7, #12]
 800555a:	681b      	ldr	r3, [r3, #0]
 800555c:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8005560:	611a      	str	r2, [r3, #16]
 8005562:	e01b      	b.n	800559c <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8005564:	897b      	ldrh	r3, [r7, #10]
 8005566:	11db      	asrs	r3, r3, #7
 8005568:	b2db      	uxtb	r3, r3
 800556a:	f003 0306 	and.w	r3, r3, #6
 800556e:	b2db      	uxtb	r3, r3
 8005570:	f063 030f 	orn	r3, r3, #15
 8005574:	b2da      	uxtb	r2, r3
 8005576:	68fb      	ldr	r3, [r7, #12]
 8005578:	681b      	ldr	r3, [r3, #0]
 800557a:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 800557c:	683b      	ldr	r3, [r7, #0]
 800557e:	687a      	ldr	r2, [r7, #4]
 8005580:	490e      	ldr	r1, [pc, #56]	; (80055bc <I2C_MasterRequestWrite+0xfc>)
 8005582:	68f8      	ldr	r0, [r7, #12]
 8005584:	f000 fae4 	bl	8005b50 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8005588:	4603      	mov	r3, r0
 800558a:	2b00      	cmp	r3, #0
 800558c:	d001      	beq.n	8005592 <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 800558e:	2301      	movs	r3, #1
 8005590:	e010      	b.n	80055b4 <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 8005592:	897b      	ldrh	r3, [r7, #10]
 8005594:	b2da      	uxtb	r2, r3
 8005596:	68fb      	ldr	r3, [r7, #12]
 8005598:	681b      	ldr	r3, [r3, #0]
 800559a:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 800559c:	683b      	ldr	r3, [r7, #0]
 800559e:	687a      	ldr	r2, [r7, #4]
 80055a0:	4907      	ldr	r1, [pc, #28]	; (80055c0 <I2C_MasterRequestWrite+0x100>)
 80055a2:	68f8      	ldr	r0, [r7, #12]
 80055a4:	f000 fad4 	bl	8005b50 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80055a8:	4603      	mov	r3, r0
 80055aa:	2b00      	cmp	r3, #0
 80055ac:	d001      	beq.n	80055b2 <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 80055ae:	2301      	movs	r3, #1
 80055b0:	e000      	b.n	80055b4 <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 80055b2:	2300      	movs	r3, #0
}
 80055b4:	4618      	mov	r0, r3
 80055b6:	3718      	adds	r7, #24
 80055b8:	46bd      	mov	sp, r7
 80055ba:	bd80      	pop	{r7, pc}
 80055bc:	00010008 	.word	0x00010008
 80055c0:	00010002 	.word	0x00010002

080055c4 <I2C_MasterRequestRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 80055c4:	b580      	push	{r7, lr}
 80055c6:	b088      	sub	sp, #32
 80055c8:	af02      	add	r7, sp, #8
 80055ca:	60f8      	str	r0, [r7, #12]
 80055cc:	607a      	str	r2, [r7, #4]
 80055ce:	603b      	str	r3, [r7, #0]
 80055d0:	460b      	mov	r3, r1
 80055d2:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 80055d4:	68fb      	ldr	r3, [r7, #12]
 80055d6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80055d8:	617b      	str	r3, [r7, #20]

  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80055da:	68fb      	ldr	r3, [r7, #12]
 80055dc:	681b      	ldr	r3, [r3, #0]
 80055de:	681a      	ldr	r2, [r3, #0]
 80055e0:	68fb      	ldr	r3, [r7, #12]
 80055e2:	681b      	ldr	r3, [r3, #0]
 80055e4:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 80055e8:	601a      	str	r2, [r3, #0]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME)  || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 80055ea:	697b      	ldr	r3, [r7, #20]
 80055ec:	2b08      	cmp	r3, #8
 80055ee:	d006      	beq.n	80055fe <I2C_MasterRequestRead+0x3a>
 80055f0:	697b      	ldr	r3, [r7, #20]
 80055f2:	2b01      	cmp	r3, #1
 80055f4:	d003      	beq.n	80055fe <I2C_MasterRequestRead+0x3a>
 80055f6:	697b      	ldr	r3, [r7, #20]
 80055f8:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 80055fc:	d108      	bne.n	8005610 <I2C_MasterRequestRead+0x4c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80055fe:	68fb      	ldr	r3, [r7, #12]
 8005600:	681b      	ldr	r3, [r3, #0]
 8005602:	681a      	ldr	r2, [r3, #0]
 8005604:	68fb      	ldr	r3, [r7, #12]
 8005606:	681b      	ldr	r3, [r3, #0]
 8005608:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800560c:	601a      	str	r2, [r3, #0]
 800560e:	e00b      	b.n	8005628 <I2C_MasterRequestRead+0x64>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_TX)
 8005610:	68fb      	ldr	r3, [r7, #12]
 8005612:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005614:	2b11      	cmp	r3, #17
 8005616:	d107      	bne.n	8005628 <I2C_MasterRequestRead+0x64>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8005618:	68fb      	ldr	r3, [r7, #12]
 800561a:	681b      	ldr	r3, [r3, #0]
 800561c:	681a      	ldr	r2, [r3, #0]
 800561e:	68fb      	ldr	r3, [r7, #12]
 8005620:	681b      	ldr	r3, [r3, #0]
 8005622:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8005626:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8005628:	683b      	ldr	r3, [r7, #0]
 800562a:	9300      	str	r3, [sp, #0]
 800562c:	687b      	ldr	r3, [r7, #4]
 800562e:	2200      	movs	r2, #0
 8005630:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8005634:	68f8      	ldr	r0, [r7, #12]
 8005636:	f000 fa11 	bl	8005a5c <I2C_WaitOnFlagUntilTimeout>
 800563a:	4603      	mov	r3, r0
 800563c:	2b00      	cmp	r3, #0
 800563e:	d00d      	beq.n	800565c <I2C_MasterRequestRead+0x98>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8005640:	68fb      	ldr	r3, [r7, #12]
 8005642:	681b      	ldr	r3, [r3, #0]
 8005644:	681b      	ldr	r3, [r3, #0]
 8005646:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800564a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800564e:	d103      	bne.n	8005658 <I2C_MasterRequestRead+0x94>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8005650:	68fb      	ldr	r3, [r7, #12]
 8005652:	f44f 7200 	mov.w	r2, #512	; 0x200
 8005656:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8005658:	2303      	movs	r3, #3
 800565a:	e079      	b.n	8005750 <I2C_MasterRequestRead+0x18c>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 800565c:	68fb      	ldr	r3, [r7, #12]
 800565e:	691b      	ldr	r3, [r3, #16]
 8005660:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8005664:	d108      	bne.n	8005678 <I2C_MasterRequestRead+0xb4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 8005666:	897b      	ldrh	r3, [r7, #10]
 8005668:	b2db      	uxtb	r3, r3
 800566a:	f043 0301 	orr.w	r3, r3, #1
 800566e:	b2da      	uxtb	r2, r3
 8005670:	68fb      	ldr	r3, [r7, #12]
 8005672:	681b      	ldr	r3, [r3, #0]
 8005674:	611a      	str	r2, [r3, #16]
 8005676:	e05f      	b.n	8005738 <I2C_MasterRequestRead+0x174>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8005678:	897b      	ldrh	r3, [r7, #10]
 800567a:	11db      	asrs	r3, r3, #7
 800567c:	b2db      	uxtb	r3, r3
 800567e:	f003 0306 	and.w	r3, r3, #6
 8005682:	b2db      	uxtb	r3, r3
 8005684:	f063 030f 	orn	r3, r3, #15
 8005688:	b2da      	uxtb	r2, r3
 800568a:	68fb      	ldr	r3, [r7, #12]
 800568c:	681b      	ldr	r3, [r3, #0]
 800568e:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8005690:	683b      	ldr	r3, [r7, #0]
 8005692:	687a      	ldr	r2, [r7, #4]
 8005694:	4930      	ldr	r1, [pc, #192]	; (8005758 <I2C_MasterRequestRead+0x194>)
 8005696:	68f8      	ldr	r0, [r7, #12]
 8005698:	f000 fa5a 	bl	8005b50 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 800569c:	4603      	mov	r3, r0
 800569e:	2b00      	cmp	r3, #0
 80056a0:	d001      	beq.n	80056a6 <I2C_MasterRequestRead+0xe2>
    {
      return HAL_ERROR;
 80056a2:	2301      	movs	r3, #1
 80056a4:	e054      	b.n	8005750 <I2C_MasterRequestRead+0x18c>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 80056a6:	897b      	ldrh	r3, [r7, #10]
 80056a8:	b2da      	uxtb	r2, r3
 80056aa:	68fb      	ldr	r3, [r7, #12]
 80056ac:	681b      	ldr	r3, [r3, #0]
 80056ae:	611a      	str	r2, [r3, #16]

    /* Wait until ADDR flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80056b0:	683b      	ldr	r3, [r7, #0]
 80056b2:	687a      	ldr	r2, [r7, #4]
 80056b4:	4929      	ldr	r1, [pc, #164]	; (800575c <I2C_MasterRequestRead+0x198>)
 80056b6:	68f8      	ldr	r0, [r7, #12]
 80056b8:	f000 fa4a 	bl	8005b50 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80056bc:	4603      	mov	r3, r0
 80056be:	2b00      	cmp	r3, #0
 80056c0:	d001      	beq.n	80056c6 <I2C_MasterRequestRead+0x102>
    {
      return HAL_ERROR;
 80056c2:	2301      	movs	r3, #1
 80056c4:	e044      	b.n	8005750 <I2C_MasterRequestRead+0x18c>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80056c6:	2300      	movs	r3, #0
 80056c8:	613b      	str	r3, [r7, #16]
 80056ca:	68fb      	ldr	r3, [r7, #12]
 80056cc:	681b      	ldr	r3, [r3, #0]
 80056ce:	695b      	ldr	r3, [r3, #20]
 80056d0:	613b      	str	r3, [r7, #16]
 80056d2:	68fb      	ldr	r3, [r7, #12]
 80056d4:	681b      	ldr	r3, [r3, #0]
 80056d6:	699b      	ldr	r3, [r3, #24]
 80056d8:	613b      	str	r3, [r7, #16]
 80056da:	693b      	ldr	r3, [r7, #16]

    /* Generate Restart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80056dc:	68fb      	ldr	r3, [r7, #12]
 80056de:	681b      	ldr	r3, [r3, #0]
 80056e0:	681a      	ldr	r2, [r3, #0]
 80056e2:	68fb      	ldr	r3, [r7, #12]
 80056e4:	681b      	ldr	r3, [r3, #0]
 80056e6:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80056ea:	601a      	str	r2, [r3, #0]

    /* Wait until SB flag is set */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80056ec:	683b      	ldr	r3, [r7, #0]
 80056ee:	9300      	str	r3, [sp, #0]
 80056f0:	687b      	ldr	r3, [r7, #4]
 80056f2:	2200      	movs	r2, #0
 80056f4:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 80056f8:	68f8      	ldr	r0, [r7, #12]
 80056fa:	f000 f9af 	bl	8005a5c <I2C_WaitOnFlagUntilTimeout>
 80056fe:	4603      	mov	r3, r0
 8005700:	2b00      	cmp	r3, #0
 8005702:	d00d      	beq.n	8005720 <I2C_MasterRequestRead+0x15c>
    {
      if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8005704:	68fb      	ldr	r3, [r7, #12]
 8005706:	681b      	ldr	r3, [r3, #0]
 8005708:	681b      	ldr	r3, [r3, #0]
 800570a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800570e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8005712:	d103      	bne.n	800571c <I2C_MasterRequestRead+0x158>
      {
        hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8005714:	68fb      	ldr	r3, [r7, #12]
 8005716:	f44f 7200 	mov.w	r2, #512	; 0x200
 800571a:	641a      	str	r2, [r3, #64]	; 0x40
      }
      return HAL_TIMEOUT;
 800571c:	2303      	movs	r3, #3
 800571e:	e017      	b.n	8005750 <I2C_MasterRequestRead+0x18c>
    }

    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_READ(DevAddress);
 8005720:	897b      	ldrh	r3, [r7, #10]
 8005722:	11db      	asrs	r3, r3, #7
 8005724:	b2db      	uxtb	r3, r3
 8005726:	f003 0306 	and.w	r3, r3, #6
 800572a:	b2db      	uxtb	r3, r3
 800572c:	f063 030e 	orn	r3, r3, #14
 8005730:	b2da      	uxtb	r2, r3
 8005732:	68fb      	ldr	r3, [r7, #12]
 8005734:	681b      	ldr	r3, [r3, #0]
 8005736:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8005738:	683b      	ldr	r3, [r7, #0]
 800573a:	687a      	ldr	r2, [r7, #4]
 800573c:	4907      	ldr	r1, [pc, #28]	; (800575c <I2C_MasterRequestRead+0x198>)
 800573e:	68f8      	ldr	r0, [r7, #12]
 8005740:	f000 fa06 	bl	8005b50 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8005744:	4603      	mov	r3, r0
 8005746:	2b00      	cmp	r3, #0
 8005748:	d001      	beq.n	800574e <I2C_MasterRequestRead+0x18a>
  {
    return HAL_ERROR;
 800574a:	2301      	movs	r3, #1
 800574c:	e000      	b.n	8005750 <I2C_MasterRequestRead+0x18c>
  }

  return HAL_OK;
 800574e:	2300      	movs	r3, #0
}
 8005750:	4618      	mov	r0, r3
 8005752:	3718      	adds	r7, #24
 8005754:	46bd      	mov	sp, r7
 8005756:	bd80      	pop	{r7, pc}
 8005758:	00010008 	.word	0x00010008
 800575c:	00010002 	.word	0x00010002

08005760 <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8005760:	b580      	push	{r7, lr}
 8005762:	b088      	sub	sp, #32
 8005764:	af02      	add	r7, sp, #8
 8005766:	60f8      	str	r0, [r7, #12]
 8005768:	4608      	mov	r0, r1
 800576a:	4611      	mov	r1, r2
 800576c:	461a      	mov	r2, r3
 800576e:	4603      	mov	r3, r0
 8005770:	817b      	strh	r3, [r7, #10]
 8005772:	460b      	mov	r3, r1
 8005774:	813b      	strh	r3, [r7, #8]
 8005776:	4613      	mov	r3, r2
 8005778:	80fb      	strh	r3, [r7, #6]
  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800577a:	68fb      	ldr	r3, [r7, #12]
 800577c:	681b      	ldr	r3, [r3, #0]
 800577e:	681a      	ldr	r2, [r3, #0]
 8005780:	68fb      	ldr	r3, [r7, #12]
 8005782:	681b      	ldr	r3, [r3, #0]
 8005784:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8005788:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 800578a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800578c:	9300      	str	r3, [sp, #0]
 800578e:	6a3b      	ldr	r3, [r7, #32]
 8005790:	2200      	movs	r2, #0
 8005792:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8005796:	68f8      	ldr	r0, [r7, #12]
 8005798:	f000 f960 	bl	8005a5c <I2C_WaitOnFlagUntilTimeout>
 800579c:	4603      	mov	r3, r0
 800579e:	2b00      	cmp	r3, #0
 80057a0:	d00d      	beq.n	80057be <I2C_RequestMemoryWrite+0x5e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80057a2:	68fb      	ldr	r3, [r7, #12]
 80057a4:	681b      	ldr	r3, [r3, #0]
 80057a6:	681b      	ldr	r3, [r3, #0]
 80057a8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80057ac:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80057b0:	d103      	bne.n	80057ba <I2C_RequestMemoryWrite+0x5a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80057b2:	68fb      	ldr	r3, [r7, #12]
 80057b4:	f44f 7200 	mov.w	r2, #512	; 0x200
 80057b8:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 80057ba:	2303      	movs	r3, #3
 80057bc:	e05f      	b.n	800587e <I2C_RequestMemoryWrite+0x11e>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 80057be:	897b      	ldrh	r3, [r7, #10]
 80057c0:	b2db      	uxtb	r3, r3
 80057c2:	461a      	mov	r2, r3
 80057c4:	68fb      	ldr	r3, [r7, #12]
 80057c6:	681b      	ldr	r3, [r3, #0]
 80057c8:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 80057cc:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80057ce:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80057d0:	6a3a      	ldr	r2, [r7, #32]
 80057d2:	492d      	ldr	r1, [pc, #180]	; (8005888 <I2C_RequestMemoryWrite+0x128>)
 80057d4:	68f8      	ldr	r0, [r7, #12]
 80057d6:	f000 f9bb 	bl	8005b50 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80057da:	4603      	mov	r3, r0
 80057dc:	2b00      	cmp	r3, #0
 80057de:	d001      	beq.n	80057e4 <I2C_RequestMemoryWrite+0x84>
  {
    return HAL_ERROR;
 80057e0:	2301      	movs	r3, #1
 80057e2:	e04c      	b.n	800587e <I2C_RequestMemoryWrite+0x11e>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80057e4:	2300      	movs	r3, #0
 80057e6:	617b      	str	r3, [r7, #20]
 80057e8:	68fb      	ldr	r3, [r7, #12]
 80057ea:	681b      	ldr	r3, [r3, #0]
 80057ec:	695b      	ldr	r3, [r3, #20]
 80057ee:	617b      	str	r3, [r7, #20]
 80057f0:	68fb      	ldr	r3, [r7, #12]
 80057f2:	681b      	ldr	r3, [r3, #0]
 80057f4:	699b      	ldr	r3, [r3, #24]
 80057f6:	617b      	str	r3, [r7, #20]
 80057f8:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80057fa:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80057fc:	6a39      	ldr	r1, [r7, #32]
 80057fe:	68f8      	ldr	r0, [r7, #12]
 8005800:	f000 fa46 	bl	8005c90 <I2C_WaitOnTXEFlagUntilTimeout>
 8005804:	4603      	mov	r3, r0
 8005806:	2b00      	cmp	r3, #0
 8005808:	d00d      	beq.n	8005826 <I2C_RequestMemoryWrite+0xc6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800580a:	68fb      	ldr	r3, [r7, #12]
 800580c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800580e:	2b04      	cmp	r3, #4
 8005810:	d107      	bne.n	8005822 <I2C_RequestMemoryWrite+0xc2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005812:	68fb      	ldr	r3, [r7, #12]
 8005814:	681b      	ldr	r3, [r3, #0]
 8005816:	681a      	ldr	r2, [r3, #0]
 8005818:	68fb      	ldr	r3, [r7, #12]
 800581a:	681b      	ldr	r3, [r3, #0]
 800581c:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005820:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8005822:	2301      	movs	r3, #1
 8005824:	e02b      	b.n	800587e <I2C_RequestMemoryWrite+0x11e>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8005826:	88fb      	ldrh	r3, [r7, #6]
 8005828:	2b01      	cmp	r3, #1
 800582a:	d105      	bne.n	8005838 <I2C_RequestMemoryWrite+0xd8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 800582c:	893b      	ldrh	r3, [r7, #8]
 800582e:	b2da      	uxtb	r2, r3
 8005830:	68fb      	ldr	r3, [r7, #12]
 8005832:	681b      	ldr	r3, [r3, #0]
 8005834:	611a      	str	r2, [r3, #16]
 8005836:	e021      	b.n	800587c <I2C_RequestMemoryWrite+0x11c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8005838:	893b      	ldrh	r3, [r7, #8]
 800583a:	0a1b      	lsrs	r3, r3, #8
 800583c:	b29b      	uxth	r3, r3
 800583e:	b2da      	uxtb	r2, r3
 8005840:	68fb      	ldr	r3, [r7, #12]
 8005842:	681b      	ldr	r3, [r3, #0]
 8005844:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8005846:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005848:	6a39      	ldr	r1, [r7, #32]
 800584a:	68f8      	ldr	r0, [r7, #12]
 800584c:	f000 fa20 	bl	8005c90 <I2C_WaitOnTXEFlagUntilTimeout>
 8005850:	4603      	mov	r3, r0
 8005852:	2b00      	cmp	r3, #0
 8005854:	d00d      	beq.n	8005872 <I2C_RequestMemoryWrite+0x112>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8005856:	68fb      	ldr	r3, [r7, #12]
 8005858:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800585a:	2b04      	cmp	r3, #4
 800585c:	d107      	bne.n	800586e <I2C_RequestMemoryWrite+0x10e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800585e:	68fb      	ldr	r3, [r7, #12]
 8005860:	681b      	ldr	r3, [r3, #0]
 8005862:	681a      	ldr	r2, [r3, #0]
 8005864:	68fb      	ldr	r3, [r7, #12]
 8005866:	681b      	ldr	r3, [r3, #0]
 8005868:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800586c:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 800586e:	2301      	movs	r3, #1
 8005870:	e005      	b.n	800587e <I2C_RequestMemoryWrite+0x11e>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8005872:	893b      	ldrh	r3, [r7, #8]
 8005874:	b2da      	uxtb	r2, r3
 8005876:	68fb      	ldr	r3, [r7, #12]
 8005878:	681b      	ldr	r3, [r3, #0]
 800587a:	611a      	str	r2, [r3, #16]
  }

  return HAL_OK;
 800587c:	2300      	movs	r3, #0
}
 800587e:	4618      	mov	r0, r3
 8005880:	3718      	adds	r7, #24
 8005882:	46bd      	mov	sp, r7
 8005884:	bd80      	pop	{r7, pc}
 8005886:	bf00      	nop
 8005888:	00010002 	.word	0x00010002

0800588c <I2C_RequestMemoryRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 800588c:	b580      	push	{r7, lr}
 800588e:	b088      	sub	sp, #32
 8005890:	af02      	add	r7, sp, #8
 8005892:	60f8      	str	r0, [r7, #12]
 8005894:	4608      	mov	r0, r1
 8005896:	4611      	mov	r1, r2
 8005898:	461a      	mov	r2, r3
 800589a:	4603      	mov	r3, r0
 800589c:	817b      	strh	r3, [r7, #10]
 800589e:	460b      	mov	r3, r1
 80058a0:	813b      	strh	r3, [r7, #8]
 80058a2:	4613      	mov	r3, r2
 80058a4:	80fb      	strh	r3, [r7, #6]
  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80058a6:	68fb      	ldr	r3, [r7, #12]
 80058a8:	681b      	ldr	r3, [r3, #0]
 80058aa:	681a      	ldr	r2, [r3, #0]
 80058ac:	68fb      	ldr	r3, [r7, #12]
 80058ae:	681b      	ldr	r3, [r3, #0]
 80058b0:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 80058b4:	601a      	str	r2, [r3, #0]

  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80058b6:	68fb      	ldr	r3, [r7, #12]
 80058b8:	681b      	ldr	r3, [r3, #0]
 80058ba:	681a      	ldr	r2, [r3, #0]
 80058bc:	68fb      	ldr	r3, [r7, #12]
 80058be:	681b      	ldr	r3, [r3, #0]
 80058c0:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80058c4:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80058c6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80058c8:	9300      	str	r3, [sp, #0]
 80058ca:	6a3b      	ldr	r3, [r7, #32]
 80058cc:	2200      	movs	r2, #0
 80058ce:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 80058d2:	68f8      	ldr	r0, [r7, #12]
 80058d4:	f000 f8c2 	bl	8005a5c <I2C_WaitOnFlagUntilTimeout>
 80058d8:	4603      	mov	r3, r0
 80058da:	2b00      	cmp	r3, #0
 80058dc:	d00d      	beq.n	80058fa <I2C_RequestMemoryRead+0x6e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80058de:	68fb      	ldr	r3, [r7, #12]
 80058e0:	681b      	ldr	r3, [r3, #0]
 80058e2:	681b      	ldr	r3, [r3, #0]
 80058e4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80058e8:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80058ec:	d103      	bne.n	80058f6 <I2C_RequestMemoryRead+0x6a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80058ee:	68fb      	ldr	r3, [r7, #12]
 80058f0:	f44f 7200 	mov.w	r2, #512	; 0x200
 80058f4:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 80058f6:	2303      	movs	r3, #3
 80058f8:	e0aa      	b.n	8005a50 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 80058fa:	897b      	ldrh	r3, [r7, #10]
 80058fc:	b2db      	uxtb	r3, r3
 80058fe:	461a      	mov	r2, r3
 8005900:	68fb      	ldr	r3, [r7, #12]
 8005902:	681b      	ldr	r3, [r3, #0]
 8005904:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8005908:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 800590a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800590c:	6a3a      	ldr	r2, [r7, #32]
 800590e:	4952      	ldr	r1, [pc, #328]	; (8005a58 <I2C_RequestMemoryRead+0x1cc>)
 8005910:	68f8      	ldr	r0, [r7, #12]
 8005912:	f000 f91d 	bl	8005b50 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8005916:	4603      	mov	r3, r0
 8005918:	2b00      	cmp	r3, #0
 800591a:	d001      	beq.n	8005920 <I2C_RequestMemoryRead+0x94>
  {
    return HAL_ERROR;
 800591c:	2301      	movs	r3, #1
 800591e:	e097      	b.n	8005a50 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005920:	2300      	movs	r3, #0
 8005922:	617b      	str	r3, [r7, #20]
 8005924:	68fb      	ldr	r3, [r7, #12]
 8005926:	681b      	ldr	r3, [r3, #0]
 8005928:	695b      	ldr	r3, [r3, #20]
 800592a:	617b      	str	r3, [r7, #20]
 800592c:	68fb      	ldr	r3, [r7, #12]
 800592e:	681b      	ldr	r3, [r3, #0]
 8005930:	699b      	ldr	r3, [r3, #24]
 8005932:	617b      	str	r3, [r7, #20]
 8005934:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8005936:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005938:	6a39      	ldr	r1, [r7, #32]
 800593a:	68f8      	ldr	r0, [r7, #12]
 800593c:	f000 f9a8 	bl	8005c90 <I2C_WaitOnTXEFlagUntilTimeout>
 8005940:	4603      	mov	r3, r0
 8005942:	2b00      	cmp	r3, #0
 8005944:	d00d      	beq.n	8005962 <I2C_RequestMemoryRead+0xd6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8005946:	68fb      	ldr	r3, [r7, #12]
 8005948:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800594a:	2b04      	cmp	r3, #4
 800594c:	d107      	bne.n	800595e <I2C_RequestMemoryRead+0xd2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800594e:	68fb      	ldr	r3, [r7, #12]
 8005950:	681b      	ldr	r3, [r3, #0]
 8005952:	681a      	ldr	r2, [r3, #0]
 8005954:	68fb      	ldr	r3, [r7, #12]
 8005956:	681b      	ldr	r3, [r3, #0]
 8005958:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800595c:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 800595e:	2301      	movs	r3, #1
 8005960:	e076      	b.n	8005a50 <I2C_RequestMemoryRead+0x1c4>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8005962:	88fb      	ldrh	r3, [r7, #6]
 8005964:	2b01      	cmp	r3, #1
 8005966:	d105      	bne.n	8005974 <I2C_RequestMemoryRead+0xe8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8005968:	893b      	ldrh	r3, [r7, #8]
 800596a:	b2da      	uxtb	r2, r3
 800596c:	68fb      	ldr	r3, [r7, #12]
 800596e:	681b      	ldr	r3, [r3, #0]
 8005970:	611a      	str	r2, [r3, #16]
 8005972:	e021      	b.n	80059b8 <I2C_RequestMemoryRead+0x12c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8005974:	893b      	ldrh	r3, [r7, #8]
 8005976:	0a1b      	lsrs	r3, r3, #8
 8005978:	b29b      	uxth	r3, r3
 800597a:	b2da      	uxtb	r2, r3
 800597c:	68fb      	ldr	r3, [r7, #12]
 800597e:	681b      	ldr	r3, [r3, #0]
 8005980:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8005982:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005984:	6a39      	ldr	r1, [r7, #32]
 8005986:	68f8      	ldr	r0, [r7, #12]
 8005988:	f000 f982 	bl	8005c90 <I2C_WaitOnTXEFlagUntilTimeout>
 800598c:	4603      	mov	r3, r0
 800598e:	2b00      	cmp	r3, #0
 8005990:	d00d      	beq.n	80059ae <I2C_RequestMemoryRead+0x122>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8005992:	68fb      	ldr	r3, [r7, #12]
 8005994:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005996:	2b04      	cmp	r3, #4
 8005998:	d107      	bne.n	80059aa <I2C_RequestMemoryRead+0x11e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800599a:	68fb      	ldr	r3, [r7, #12]
 800599c:	681b      	ldr	r3, [r3, #0]
 800599e:	681a      	ldr	r2, [r3, #0]
 80059a0:	68fb      	ldr	r3, [r7, #12]
 80059a2:	681b      	ldr	r3, [r3, #0]
 80059a4:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80059a8:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 80059aa:	2301      	movs	r3, #1
 80059ac:	e050      	b.n	8005a50 <I2C_RequestMemoryRead+0x1c4>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 80059ae:	893b      	ldrh	r3, [r7, #8]
 80059b0:	b2da      	uxtb	r2, r3
 80059b2:	68fb      	ldr	r3, [r7, #12]
 80059b4:	681b      	ldr	r3, [r3, #0]
 80059b6:	611a      	str	r2, [r3, #16]
  }

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80059b8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80059ba:	6a39      	ldr	r1, [r7, #32]
 80059bc:	68f8      	ldr	r0, [r7, #12]
 80059be:	f000 f967 	bl	8005c90 <I2C_WaitOnTXEFlagUntilTimeout>
 80059c2:	4603      	mov	r3, r0
 80059c4:	2b00      	cmp	r3, #0
 80059c6:	d00d      	beq.n	80059e4 <I2C_RequestMemoryRead+0x158>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80059c8:	68fb      	ldr	r3, [r7, #12]
 80059ca:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80059cc:	2b04      	cmp	r3, #4
 80059ce:	d107      	bne.n	80059e0 <I2C_RequestMemoryRead+0x154>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80059d0:	68fb      	ldr	r3, [r7, #12]
 80059d2:	681b      	ldr	r3, [r3, #0]
 80059d4:	681a      	ldr	r2, [r3, #0]
 80059d6:	68fb      	ldr	r3, [r7, #12]
 80059d8:	681b      	ldr	r3, [r3, #0]
 80059da:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80059de:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 80059e0:	2301      	movs	r3, #1
 80059e2:	e035      	b.n	8005a50 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Generate Restart */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80059e4:	68fb      	ldr	r3, [r7, #12]
 80059e6:	681b      	ldr	r3, [r3, #0]
 80059e8:	681a      	ldr	r2, [r3, #0]
 80059ea:	68fb      	ldr	r3, [r7, #12]
 80059ec:	681b      	ldr	r3, [r3, #0]
 80059ee:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80059f2:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80059f4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80059f6:	9300      	str	r3, [sp, #0]
 80059f8:	6a3b      	ldr	r3, [r7, #32]
 80059fa:	2200      	movs	r2, #0
 80059fc:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8005a00:	68f8      	ldr	r0, [r7, #12]
 8005a02:	f000 f82b 	bl	8005a5c <I2C_WaitOnFlagUntilTimeout>
 8005a06:	4603      	mov	r3, r0
 8005a08:	2b00      	cmp	r3, #0
 8005a0a:	d00d      	beq.n	8005a28 <I2C_RequestMemoryRead+0x19c>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8005a0c:	68fb      	ldr	r3, [r7, #12]
 8005a0e:	681b      	ldr	r3, [r3, #0]
 8005a10:	681b      	ldr	r3, [r3, #0]
 8005a12:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005a16:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8005a1a:	d103      	bne.n	8005a24 <I2C_RequestMemoryRead+0x198>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8005a1c:	68fb      	ldr	r3, [r7, #12]
 8005a1e:	f44f 7200 	mov.w	r2, #512	; 0x200
 8005a22:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8005a24:	2303      	movs	r3, #3
 8005a26:	e013      	b.n	8005a50 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 8005a28:	897b      	ldrh	r3, [r7, #10]
 8005a2a:	b2db      	uxtb	r3, r3
 8005a2c:	f043 0301 	orr.w	r3, r3, #1
 8005a30:	b2da      	uxtb	r2, r3
 8005a32:	68fb      	ldr	r3, [r7, #12]
 8005a34:	681b      	ldr	r3, [r3, #0]
 8005a36:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8005a38:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005a3a:	6a3a      	ldr	r2, [r7, #32]
 8005a3c:	4906      	ldr	r1, [pc, #24]	; (8005a58 <I2C_RequestMemoryRead+0x1cc>)
 8005a3e:	68f8      	ldr	r0, [r7, #12]
 8005a40:	f000 f886 	bl	8005b50 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8005a44:	4603      	mov	r3, r0
 8005a46:	2b00      	cmp	r3, #0
 8005a48:	d001      	beq.n	8005a4e <I2C_RequestMemoryRead+0x1c2>
  {
    return HAL_ERROR;
 8005a4a:	2301      	movs	r3, #1
 8005a4c:	e000      	b.n	8005a50 <I2C_RequestMemoryRead+0x1c4>
  }

  return HAL_OK;
 8005a4e:	2300      	movs	r3, #0
}
 8005a50:	4618      	mov	r0, r3
 8005a52:	3718      	adds	r7, #24
 8005a54:	46bd      	mov	sp, r7
 8005a56:	bd80      	pop	{r7, pc}
 8005a58:	00010002 	.word	0x00010002

08005a5c <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8005a5c:	b580      	push	{r7, lr}
 8005a5e:	b084      	sub	sp, #16
 8005a60:	af00      	add	r7, sp, #0
 8005a62:	60f8      	str	r0, [r7, #12]
 8005a64:	60b9      	str	r1, [r7, #8]
 8005a66:	603b      	str	r3, [r7, #0]
 8005a68:	4613      	mov	r3, r2
 8005a6a:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8005a6c:	e048      	b.n	8005b00 <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005a6e:	683b      	ldr	r3, [r7, #0]
 8005a70:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005a74:	d044      	beq.n	8005b00 <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005a76:	f7fd ff8d 	bl	8003994 <HAL_GetTick>
 8005a7a:	4602      	mov	r2, r0
 8005a7c:	69bb      	ldr	r3, [r7, #24]
 8005a7e:	1ad3      	subs	r3, r2, r3
 8005a80:	683a      	ldr	r2, [r7, #0]
 8005a82:	429a      	cmp	r2, r3
 8005a84:	d302      	bcc.n	8005a8c <I2C_WaitOnFlagUntilTimeout+0x30>
 8005a86:	683b      	ldr	r3, [r7, #0]
 8005a88:	2b00      	cmp	r3, #0
 8005a8a:	d139      	bne.n	8005b00 <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8005a8c:	68bb      	ldr	r3, [r7, #8]
 8005a8e:	0c1b      	lsrs	r3, r3, #16
 8005a90:	b2db      	uxtb	r3, r3
 8005a92:	2b01      	cmp	r3, #1
 8005a94:	d10d      	bne.n	8005ab2 <I2C_WaitOnFlagUntilTimeout+0x56>
 8005a96:	68fb      	ldr	r3, [r7, #12]
 8005a98:	681b      	ldr	r3, [r3, #0]
 8005a9a:	695b      	ldr	r3, [r3, #20]
 8005a9c:	43da      	mvns	r2, r3
 8005a9e:	68bb      	ldr	r3, [r7, #8]
 8005aa0:	4013      	ands	r3, r2
 8005aa2:	b29b      	uxth	r3, r3
 8005aa4:	2b00      	cmp	r3, #0
 8005aa6:	bf0c      	ite	eq
 8005aa8:	2301      	moveq	r3, #1
 8005aaa:	2300      	movne	r3, #0
 8005aac:	b2db      	uxtb	r3, r3
 8005aae:	461a      	mov	r2, r3
 8005ab0:	e00c      	b.n	8005acc <I2C_WaitOnFlagUntilTimeout+0x70>
 8005ab2:	68fb      	ldr	r3, [r7, #12]
 8005ab4:	681b      	ldr	r3, [r3, #0]
 8005ab6:	699b      	ldr	r3, [r3, #24]
 8005ab8:	43da      	mvns	r2, r3
 8005aba:	68bb      	ldr	r3, [r7, #8]
 8005abc:	4013      	ands	r3, r2
 8005abe:	b29b      	uxth	r3, r3
 8005ac0:	2b00      	cmp	r3, #0
 8005ac2:	bf0c      	ite	eq
 8005ac4:	2301      	moveq	r3, #1
 8005ac6:	2300      	movne	r3, #0
 8005ac8:	b2db      	uxtb	r3, r3
 8005aca:	461a      	mov	r2, r3
 8005acc:	79fb      	ldrb	r3, [r7, #7]
 8005ace:	429a      	cmp	r2, r3
 8005ad0:	d116      	bne.n	8005b00 <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 8005ad2:	68fb      	ldr	r3, [r7, #12]
 8005ad4:	2200      	movs	r2, #0
 8005ad6:	631a      	str	r2, [r3, #48]	; 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 8005ad8:	68fb      	ldr	r3, [r7, #12]
 8005ada:	2220      	movs	r2, #32
 8005adc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 8005ae0:	68fb      	ldr	r3, [r7, #12]
 8005ae2:	2200      	movs	r2, #0
 8005ae4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8005ae8:	68fb      	ldr	r3, [r7, #12]
 8005aea:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005aec:	f043 0220 	orr.w	r2, r3, #32
 8005af0:	68fb      	ldr	r3, [r7, #12]
 8005af2:	641a      	str	r2, [r3, #64]	; 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8005af4:	68fb      	ldr	r3, [r7, #12]
 8005af6:	2200      	movs	r2, #0
 8005af8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

          return HAL_ERROR;
 8005afc:	2301      	movs	r3, #1
 8005afe:	e023      	b.n	8005b48 <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8005b00:	68bb      	ldr	r3, [r7, #8]
 8005b02:	0c1b      	lsrs	r3, r3, #16
 8005b04:	b2db      	uxtb	r3, r3
 8005b06:	2b01      	cmp	r3, #1
 8005b08:	d10d      	bne.n	8005b26 <I2C_WaitOnFlagUntilTimeout+0xca>
 8005b0a:	68fb      	ldr	r3, [r7, #12]
 8005b0c:	681b      	ldr	r3, [r3, #0]
 8005b0e:	695b      	ldr	r3, [r3, #20]
 8005b10:	43da      	mvns	r2, r3
 8005b12:	68bb      	ldr	r3, [r7, #8]
 8005b14:	4013      	ands	r3, r2
 8005b16:	b29b      	uxth	r3, r3
 8005b18:	2b00      	cmp	r3, #0
 8005b1a:	bf0c      	ite	eq
 8005b1c:	2301      	moveq	r3, #1
 8005b1e:	2300      	movne	r3, #0
 8005b20:	b2db      	uxtb	r3, r3
 8005b22:	461a      	mov	r2, r3
 8005b24:	e00c      	b.n	8005b40 <I2C_WaitOnFlagUntilTimeout+0xe4>
 8005b26:	68fb      	ldr	r3, [r7, #12]
 8005b28:	681b      	ldr	r3, [r3, #0]
 8005b2a:	699b      	ldr	r3, [r3, #24]
 8005b2c:	43da      	mvns	r2, r3
 8005b2e:	68bb      	ldr	r3, [r7, #8]
 8005b30:	4013      	ands	r3, r2
 8005b32:	b29b      	uxth	r3, r3
 8005b34:	2b00      	cmp	r3, #0
 8005b36:	bf0c      	ite	eq
 8005b38:	2301      	moveq	r3, #1
 8005b3a:	2300      	movne	r3, #0
 8005b3c:	b2db      	uxtb	r3, r3
 8005b3e:	461a      	mov	r2, r3
 8005b40:	79fb      	ldrb	r3, [r7, #7]
 8005b42:	429a      	cmp	r2, r3
 8005b44:	d093      	beq.n	8005a6e <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8005b46:	2300      	movs	r3, #0
}
 8005b48:	4618      	mov	r0, r3
 8005b4a:	3710      	adds	r7, #16
 8005b4c:	46bd      	mov	sp, r7
 8005b4e:	bd80      	pop	{r7, pc}

08005b50 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8005b50:	b580      	push	{r7, lr}
 8005b52:	b084      	sub	sp, #16
 8005b54:	af00      	add	r7, sp, #0
 8005b56:	60f8      	str	r0, [r7, #12]
 8005b58:	60b9      	str	r1, [r7, #8]
 8005b5a:	607a      	str	r2, [r7, #4]
 8005b5c:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8005b5e:	e071      	b.n	8005c44 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8005b60:	68fb      	ldr	r3, [r7, #12]
 8005b62:	681b      	ldr	r3, [r3, #0]
 8005b64:	695b      	ldr	r3, [r3, #20]
 8005b66:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005b6a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005b6e:	d123      	bne.n	8005bb8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005b70:	68fb      	ldr	r3, [r7, #12]
 8005b72:	681b      	ldr	r3, [r3, #0]
 8005b74:	681a      	ldr	r2, [r3, #0]
 8005b76:	68fb      	ldr	r3, [r7, #12]
 8005b78:	681b      	ldr	r3, [r3, #0]
 8005b7a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005b7e:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8005b80:	68fb      	ldr	r3, [r7, #12]
 8005b82:	681b      	ldr	r3, [r3, #0]
 8005b84:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8005b88:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8005b8a:	68fb      	ldr	r3, [r7, #12]
 8005b8c:	2200      	movs	r2, #0
 8005b8e:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8005b90:	68fb      	ldr	r3, [r7, #12]
 8005b92:	2220      	movs	r2, #32
 8005b94:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005b98:	68fb      	ldr	r3, [r7, #12]
 8005b9a:	2200      	movs	r2, #0
 8005b9c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8005ba0:	68fb      	ldr	r3, [r7, #12]
 8005ba2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005ba4:	f043 0204 	orr.w	r2, r3, #4
 8005ba8:	68fb      	ldr	r3, [r7, #12]
 8005baa:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8005bac:	68fb      	ldr	r3, [r7, #12]
 8005bae:	2200      	movs	r2, #0
 8005bb0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8005bb4:	2301      	movs	r3, #1
 8005bb6:	e067      	b.n	8005c88 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005bb8:	687b      	ldr	r3, [r7, #4]
 8005bba:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005bbe:	d041      	beq.n	8005c44 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005bc0:	f7fd fee8 	bl	8003994 <HAL_GetTick>
 8005bc4:	4602      	mov	r2, r0
 8005bc6:	683b      	ldr	r3, [r7, #0]
 8005bc8:	1ad3      	subs	r3, r2, r3
 8005bca:	687a      	ldr	r2, [r7, #4]
 8005bcc:	429a      	cmp	r2, r3
 8005bce:	d302      	bcc.n	8005bd6 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8005bd0:	687b      	ldr	r3, [r7, #4]
 8005bd2:	2b00      	cmp	r3, #0
 8005bd4:	d136      	bne.n	8005c44 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 8005bd6:	68bb      	ldr	r3, [r7, #8]
 8005bd8:	0c1b      	lsrs	r3, r3, #16
 8005bda:	b2db      	uxtb	r3, r3
 8005bdc:	2b01      	cmp	r3, #1
 8005bde:	d10c      	bne.n	8005bfa <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 8005be0:	68fb      	ldr	r3, [r7, #12]
 8005be2:	681b      	ldr	r3, [r3, #0]
 8005be4:	695b      	ldr	r3, [r3, #20]
 8005be6:	43da      	mvns	r2, r3
 8005be8:	68bb      	ldr	r3, [r7, #8]
 8005bea:	4013      	ands	r3, r2
 8005bec:	b29b      	uxth	r3, r3
 8005bee:	2b00      	cmp	r3, #0
 8005bf0:	bf14      	ite	ne
 8005bf2:	2301      	movne	r3, #1
 8005bf4:	2300      	moveq	r3, #0
 8005bf6:	b2db      	uxtb	r3, r3
 8005bf8:	e00b      	b.n	8005c12 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 8005bfa:	68fb      	ldr	r3, [r7, #12]
 8005bfc:	681b      	ldr	r3, [r3, #0]
 8005bfe:	699b      	ldr	r3, [r3, #24]
 8005c00:	43da      	mvns	r2, r3
 8005c02:	68bb      	ldr	r3, [r7, #8]
 8005c04:	4013      	ands	r3, r2
 8005c06:	b29b      	uxth	r3, r3
 8005c08:	2b00      	cmp	r3, #0
 8005c0a:	bf14      	ite	ne
 8005c0c:	2301      	movne	r3, #1
 8005c0e:	2300      	moveq	r3, #0
 8005c10:	b2db      	uxtb	r3, r3
 8005c12:	2b00      	cmp	r3, #0
 8005c14:	d016      	beq.n	8005c44 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8005c16:	68fb      	ldr	r3, [r7, #12]
 8005c18:	2200      	movs	r2, #0
 8005c1a:	631a      	str	r2, [r3, #48]	; 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8005c1c:	68fb      	ldr	r3, [r7, #12]
 8005c1e:	2220      	movs	r2, #32
 8005c20:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005c24:	68fb      	ldr	r3, [r7, #12]
 8005c26:	2200      	movs	r2, #0
 8005c28:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8005c2c:	68fb      	ldr	r3, [r7, #12]
 8005c2e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005c30:	f043 0220 	orr.w	r2, r3, #32
 8005c34:	68fb      	ldr	r3, [r7, #12]
 8005c36:	641a      	str	r2, [r3, #64]	; 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8005c38:	68fb      	ldr	r3, [r7, #12]
 8005c3a:	2200      	movs	r2, #0
 8005c3c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

          return HAL_ERROR;
 8005c40:	2301      	movs	r3, #1
 8005c42:	e021      	b.n	8005c88 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8005c44:	68bb      	ldr	r3, [r7, #8]
 8005c46:	0c1b      	lsrs	r3, r3, #16
 8005c48:	b2db      	uxtb	r3, r3
 8005c4a:	2b01      	cmp	r3, #1
 8005c4c:	d10c      	bne.n	8005c68 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 8005c4e:	68fb      	ldr	r3, [r7, #12]
 8005c50:	681b      	ldr	r3, [r3, #0]
 8005c52:	695b      	ldr	r3, [r3, #20]
 8005c54:	43da      	mvns	r2, r3
 8005c56:	68bb      	ldr	r3, [r7, #8]
 8005c58:	4013      	ands	r3, r2
 8005c5a:	b29b      	uxth	r3, r3
 8005c5c:	2b00      	cmp	r3, #0
 8005c5e:	bf14      	ite	ne
 8005c60:	2301      	movne	r3, #1
 8005c62:	2300      	moveq	r3, #0
 8005c64:	b2db      	uxtb	r3, r3
 8005c66:	e00b      	b.n	8005c80 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 8005c68:	68fb      	ldr	r3, [r7, #12]
 8005c6a:	681b      	ldr	r3, [r3, #0]
 8005c6c:	699b      	ldr	r3, [r3, #24]
 8005c6e:	43da      	mvns	r2, r3
 8005c70:	68bb      	ldr	r3, [r7, #8]
 8005c72:	4013      	ands	r3, r2
 8005c74:	b29b      	uxth	r3, r3
 8005c76:	2b00      	cmp	r3, #0
 8005c78:	bf14      	ite	ne
 8005c7a:	2301      	movne	r3, #1
 8005c7c:	2300      	moveq	r3, #0
 8005c7e:	b2db      	uxtb	r3, r3
 8005c80:	2b00      	cmp	r3, #0
 8005c82:	f47f af6d 	bne.w	8005b60 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 8005c86:	2300      	movs	r3, #0
}
 8005c88:	4618      	mov	r0, r3
 8005c8a:	3710      	adds	r7, #16
 8005c8c:	46bd      	mov	sp, r7
 8005c8e:	bd80      	pop	{r7, pc}

08005c90 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8005c90:	b580      	push	{r7, lr}
 8005c92:	b084      	sub	sp, #16
 8005c94:	af00      	add	r7, sp, #0
 8005c96:	60f8      	str	r0, [r7, #12]
 8005c98:	60b9      	str	r1, [r7, #8]
 8005c9a:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8005c9c:	e034      	b.n	8005d08 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8005c9e:	68f8      	ldr	r0, [r7, #12]
 8005ca0:	f000 f8e3 	bl	8005e6a <I2C_IsAcknowledgeFailed>
 8005ca4:	4603      	mov	r3, r0
 8005ca6:	2b00      	cmp	r3, #0
 8005ca8:	d001      	beq.n	8005cae <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8005caa:	2301      	movs	r3, #1
 8005cac:	e034      	b.n	8005d18 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005cae:	68bb      	ldr	r3, [r7, #8]
 8005cb0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005cb4:	d028      	beq.n	8005d08 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005cb6:	f7fd fe6d 	bl	8003994 <HAL_GetTick>
 8005cba:	4602      	mov	r2, r0
 8005cbc:	687b      	ldr	r3, [r7, #4]
 8005cbe:	1ad3      	subs	r3, r2, r3
 8005cc0:	68ba      	ldr	r2, [r7, #8]
 8005cc2:	429a      	cmp	r2, r3
 8005cc4:	d302      	bcc.n	8005ccc <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8005cc6:	68bb      	ldr	r3, [r7, #8]
 8005cc8:	2b00      	cmp	r3, #0
 8005cca:	d11d      	bne.n	8005d08 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 8005ccc:	68fb      	ldr	r3, [r7, #12]
 8005cce:	681b      	ldr	r3, [r3, #0]
 8005cd0:	695b      	ldr	r3, [r3, #20]
 8005cd2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005cd6:	2b80      	cmp	r3, #128	; 0x80
 8005cd8:	d016      	beq.n	8005d08 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8005cda:	68fb      	ldr	r3, [r7, #12]
 8005cdc:	2200      	movs	r2, #0
 8005cde:	631a      	str	r2, [r3, #48]	; 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8005ce0:	68fb      	ldr	r3, [r7, #12]
 8005ce2:	2220      	movs	r2, #32
 8005ce4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005ce8:	68fb      	ldr	r3, [r7, #12]
 8005cea:	2200      	movs	r2, #0
 8005cec:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8005cf0:	68fb      	ldr	r3, [r7, #12]
 8005cf2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005cf4:	f043 0220 	orr.w	r2, r3, #32
 8005cf8:	68fb      	ldr	r3, [r7, #12]
 8005cfa:	641a      	str	r2, [r3, #64]	; 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8005cfc:	68fb      	ldr	r3, [r7, #12]
 8005cfe:	2200      	movs	r2, #0
 8005d00:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

          return HAL_ERROR;
 8005d04:	2301      	movs	r3, #1
 8005d06:	e007      	b.n	8005d18 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8005d08:	68fb      	ldr	r3, [r7, #12]
 8005d0a:	681b      	ldr	r3, [r3, #0]
 8005d0c:	695b      	ldr	r3, [r3, #20]
 8005d0e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005d12:	2b80      	cmp	r3, #128	; 0x80
 8005d14:	d1c3      	bne.n	8005c9e <I2C_WaitOnTXEFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8005d16:	2300      	movs	r3, #0
}
 8005d18:	4618      	mov	r0, r3
 8005d1a:	3710      	adds	r7, #16
 8005d1c:	46bd      	mov	sp, r7
 8005d1e:	bd80      	pop	{r7, pc}

08005d20 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8005d20:	b580      	push	{r7, lr}
 8005d22:	b084      	sub	sp, #16
 8005d24:	af00      	add	r7, sp, #0
 8005d26:	60f8      	str	r0, [r7, #12]
 8005d28:	60b9      	str	r1, [r7, #8]
 8005d2a:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8005d2c:	e034      	b.n	8005d98 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8005d2e:	68f8      	ldr	r0, [r7, #12]
 8005d30:	f000 f89b 	bl	8005e6a <I2C_IsAcknowledgeFailed>
 8005d34:	4603      	mov	r3, r0
 8005d36:	2b00      	cmp	r3, #0
 8005d38:	d001      	beq.n	8005d3e <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8005d3a:	2301      	movs	r3, #1
 8005d3c:	e034      	b.n	8005da8 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005d3e:	68bb      	ldr	r3, [r7, #8]
 8005d40:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005d44:	d028      	beq.n	8005d98 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005d46:	f7fd fe25 	bl	8003994 <HAL_GetTick>
 8005d4a:	4602      	mov	r2, r0
 8005d4c:	687b      	ldr	r3, [r7, #4]
 8005d4e:	1ad3      	subs	r3, r2, r3
 8005d50:	68ba      	ldr	r2, [r7, #8]
 8005d52:	429a      	cmp	r2, r3
 8005d54:	d302      	bcc.n	8005d5c <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8005d56:	68bb      	ldr	r3, [r7, #8]
 8005d58:	2b00      	cmp	r3, #0
 8005d5a:	d11d      	bne.n	8005d98 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET))
 8005d5c:	68fb      	ldr	r3, [r7, #12]
 8005d5e:	681b      	ldr	r3, [r3, #0]
 8005d60:	695b      	ldr	r3, [r3, #20]
 8005d62:	f003 0304 	and.w	r3, r3, #4
 8005d66:	2b04      	cmp	r3, #4
 8005d68:	d016      	beq.n	8005d98 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8005d6a:	68fb      	ldr	r3, [r7, #12]
 8005d6c:	2200      	movs	r2, #0
 8005d6e:	631a      	str	r2, [r3, #48]	; 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8005d70:	68fb      	ldr	r3, [r7, #12]
 8005d72:	2220      	movs	r2, #32
 8005d74:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005d78:	68fb      	ldr	r3, [r7, #12]
 8005d7a:	2200      	movs	r2, #0
 8005d7c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8005d80:	68fb      	ldr	r3, [r7, #12]
 8005d82:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005d84:	f043 0220 	orr.w	r2, r3, #32
 8005d88:	68fb      	ldr	r3, [r7, #12]
 8005d8a:	641a      	str	r2, [r3, #64]	; 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8005d8c:	68fb      	ldr	r3, [r7, #12]
 8005d8e:	2200      	movs	r2, #0
 8005d90:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

          return HAL_ERROR;
 8005d94:	2301      	movs	r3, #1
 8005d96:	e007      	b.n	8005da8 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8005d98:	68fb      	ldr	r3, [r7, #12]
 8005d9a:	681b      	ldr	r3, [r3, #0]
 8005d9c:	695b      	ldr	r3, [r3, #20]
 8005d9e:	f003 0304 	and.w	r3, r3, #4
 8005da2:	2b04      	cmp	r3, #4
 8005da4:	d1c3      	bne.n	8005d2e <I2C_WaitOnBTFFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8005da6:	2300      	movs	r3, #0
}
 8005da8:	4618      	mov	r0, r3
 8005daa:	3710      	adds	r7, #16
 8005dac:	46bd      	mov	sp, r7
 8005dae:	bd80      	pop	{r7, pc}

08005db0 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8005db0:	b580      	push	{r7, lr}
 8005db2:	b084      	sub	sp, #16
 8005db4:	af00      	add	r7, sp, #0
 8005db6:	60f8      	str	r0, [r7, #12]
 8005db8:	60b9      	str	r1, [r7, #8]
 8005dba:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8005dbc:	e049      	b.n	8005e52 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8005dbe:	68fb      	ldr	r3, [r7, #12]
 8005dc0:	681b      	ldr	r3, [r3, #0]
 8005dc2:	695b      	ldr	r3, [r3, #20]
 8005dc4:	f003 0310 	and.w	r3, r3, #16
 8005dc8:	2b10      	cmp	r3, #16
 8005dca:	d119      	bne.n	8005e00 <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8005dcc:	68fb      	ldr	r3, [r7, #12]
 8005dce:	681b      	ldr	r3, [r3, #0]
 8005dd0:	f06f 0210 	mvn.w	r2, #16
 8005dd4:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8005dd6:	68fb      	ldr	r3, [r7, #12]
 8005dd8:	2200      	movs	r2, #0
 8005dda:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8005ddc:	68fb      	ldr	r3, [r7, #12]
 8005dde:	2220      	movs	r2, #32
 8005de0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005de4:	68fb      	ldr	r3, [r7, #12]
 8005de6:	2200      	movs	r2, #0
 8005de8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 8005dec:	68fb      	ldr	r3, [r7, #12]
 8005dee:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8005df0:	68fb      	ldr	r3, [r7, #12]
 8005df2:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8005df4:	68fb      	ldr	r3, [r7, #12]
 8005df6:	2200      	movs	r2, #0
 8005df8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8005dfc:	2301      	movs	r3, #1
 8005dfe:	e030      	b.n	8005e62 <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005e00:	f7fd fdc8 	bl	8003994 <HAL_GetTick>
 8005e04:	4602      	mov	r2, r0
 8005e06:	687b      	ldr	r3, [r7, #4]
 8005e08:	1ad3      	subs	r3, r2, r3
 8005e0a:	68ba      	ldr	r2, [r7, #8]
 8005e0c:	429a      	cmp	r2, r3
 8005e0e:	d302      	bcc.n	8005e16 <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 8005e10:	68bb      	ldr	r3, [r7, #8]
 8005e12:	2b00      	cmp	r3, #0
 8005e14:	d11d      	bne.n	8005e52 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET))
 8005e16:	68fb      	ldr	r3, [r7, #12]
 8005e18:	681b      	ldr	r3, [r3, #0]
 8005e1a:	695b      	ldr	r3, [r3, #20]
 8005e1c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005e20:	2b40      	cmp	r3, #64	; 0x40
 8005e22:	d016      	beq.n	8005e52 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8005e24:	68fb      	ldr	r3, [r7, #12]
 8005e26:	2200      	movs	r2, #0
 8005e28:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8005e2a:	68fb      	ldr	r3, [r7, #12]
 8005e2c:	2220      	movs	r2, #32
 8005e2e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005e32:	68fb      	ldr	r3, [r7, #12]
 8005e34:	2200      	movs	r2, #0
 8005e36:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8005e3a:	68fb      	ldr	r3, [r7, #12]
 8005e3c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005e3e:	f043 0220 	orr.w	r2, r3, #32
 8005e42:	68fb      	ldr	r3, [r7, #12]
 8005e44:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8005e46:	68fb      	ldr	r3, [r7, #12]
 8005e48:	2200      	movs	r2, #0
 8005e4a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8005e4e:	2301      	movs	r3, #1
 8005e50:	e007      	b.n	8005e62 <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8005e52:	68fb      	ldr	r3, [r7, #12]
 8005e54:	681b      	ldr	r3, [r3, #0]
 8005e56:	695b      	ldr	r3, [r3, #20]
 8005e58:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005e5c:	2b40      	cmp	r3, #64	; 0x40
 8005e5e:	d1ae      	bne.n	8005dbe <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8005e60:	2300      	movs	r3, #0
}
 8005e62:	4618      	mov	r0, r3
 8005e64:	3710      	adds	r7, #16
 8005e66:	46bd      	mov	sp, r7
 8005e68:	bd80      	pop	{r7, pc}

08005e6a <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8005e6a:	b480      	push	{r7}
 8005e6c:	b083      	sub	sp, #12
 8005e6e:	af00      	add	r7, sp, #0
 8005e70:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8005e72:	687b      	ldr	r3, [r7, #4]
 8005e74:	681b      	ldr	r3, [r3, #0]
 8005e76:	695b      	ldr	r3, [r3, #20]
 8005e78:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005e7c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005e80:	d11b      	bne.n	8005eba <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8005e82:	687b      	ldr	r3, [r7, #4]
 8005e84:	681b      	ldr	r3, [r3, #0]
 8005e86:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8005e8a:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8005e8c:	687b      	ldr	r3, [r7, #4]
 8005e8e:	2200      	movs	r2, #0
 8005e90:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8005e92:	687b      	ldr	r3, [r7, #4]
 8005e94:	2220      	movs	r2, #32
 8005e96:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005e9a:	687b      	ldr	r3, [r7, #4]
 8005e9c:	2200      	movs	r2, #0
 8005e9e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8005ea2:	687b      	ldr	r3, [r7, #4]
 8005ea4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005ea6:	f043 0204 	orr.w	r2, r3, #4
 8005eaa:	687b      	ldr	r3, [r7, #4]
 8005eac:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005eae:	687b      	ldr	r3, [r7, #4]
 8005eb0:	2200      	movs	r2, #0
 8005eb2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 8005eb6:	2301      	movs	r3, #1
 8005eb8:	e000      	b.n	8005ebc <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8005eba:	2300      	movs	r3, #0
}
 8005ebc:	4618      	mov	r0, r3
 8005ebe:	370c      	adds	r7, #12
 8005ec0:	46bd      	mov	sp, r7
 8005ec2:	bc80      	pop	{r7}
 8005ec4:	4770      	bx	lr
	...

08005ec8 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8005ec8:	b580      	push	{r7, lr}
 8005eca:	b086      	sub	sp, #24
 8005ecc:	af00      	add	r7, sp, #0
 8005ece:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8005ed0:	687b      	ldr	r3, [r7, #4]
 8005ed2:	2b00      	cmp	r3, #0
 8005ed4:	d101      	bne.n	8005eda <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8005ed6:	2301      	movs	r3, #1
 8005ed8:	e272      	b.n	80063c0 <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8005eda:	687b      	ldr	r3, [r7, #4]
 8005edc:	681b      	ldr	r3, [r3, #0]
 8005ede:	f003 0301 	and.w	r3, r3, #1
 8005ee2:	2b00      	cmp	r3, #0
 8005ee4:	f000 8087 	beq.w	8005ff6 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8005ee8:	4b92      	ldr	r3, [pc, #584]	; (8006134 <HAL_RCC_OscConfig+0x26c>)
 8005eea:	685b      	ldr	r3, [r3, #4]
 8005eec:	f003 030c 	and.w	r3, r3, #12
 8005ef0:	2b04      	cmp	r3, #4
 8005ef2:	d00c      	beq.n	8005f0e <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8005ef4:	4b8f      	ldr	r3, [pc, #572]	; (8006134 <HAL_RCC_OscConfig+0x26c>)
 8005ef6:	685b      	ldr	r3, [r3, #4]
 8005ef8:	f003 030c 	and.w	r3, r3, #12
 8005efc:	2b08      	cmp	r3, #8
 8005efe:	d112      	bne.n	8005f26 <HAL_RCC_OscConfig+0x5e>
 8005f00:	4b8c      	ldr	r3, [pc, #560]	; (8006134 <HAL_RCC_OscConfig+0x26c>)
 8005f02:	685b      	ldr	r3, [r3, #4]
 8005f04:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8005f08:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005f0c:	d10b      	bne.n	8005f26 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005f0e:	4b89      	ldr	r3, [pc, #548]	; (8006134 <HAL_RCC_OscConfig+0x26c>)
 8005f10:	681b      	ldr	r3, [r3, #0]
 8005f12:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005f16:	2b00      	cmp	r3, #0
 8005f18:	d06c      	beq.n	8005ff4 <HAL_RCC_OscConfig+0x12c>
 8005f1a:	687b      	ldr	r3, [r7, #4]
 8005f1c:	685b      	ldr	r3, [r3, #4]
 8005f1e:	2b00      	cmp	r3, #0
 8005f20:	d168      	bne.n	8005ff4 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8005f22:	2301      	movs	r3, #1
 8005f24:	e24c      	b.n	80063c0 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8005f26:	687b      	ldr	r3, [r7, #4]
 8005f28:	685b      	ldr	r3, [r3, #4]
 8005f2a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005f2e:	d106      	bne.n	8005f3e <HAL_RCC_OscConfig+0x76>
 8005f30:	4b80      	ldr	r3, [pc, #512]	; (8006134 <HAL_RCC_OscConfig+0x26c>)
 8005f32:	681b      	ldr	r3, [r3, #0]
 8005f34:	4a7f      	ldr	r2, [pc, #508]	; (8006134 <HAL_RCC_OscConfig+0x26c>)
 8005f36:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005f3a:	6013      	str	r3, [r2, #0]
 8005f3c:	e02e      	b.n	8005f9c <HAL_RCC_OscConfig+0xd4>
 8005f3e:	687b      	ldr	r3, [r7, #4]
 8005f40:	685b      	ldr	r3, [r3, #4]
 8005f42:	2b00      	cmp	r3, #0
 8005f44:	d10c      	bne.n	8005f60 <HAL_RCC_OscConfig+0x98>
 8005f46:	4b7b      	ldr	r3, [pc, #492]	; (8006134 <HAL_RCC_OscConfig+0x26c>)
 8005f48:	681b      	ldr	r3, [r3, #0]
 8005f4a:	4a7a      	ldr	r2, [pc, #488]	; (8006134 <HAL_RCC_OscConfig+0x26c>)
 8005f4c:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8005f50:	6013      	str	r3, [r2, #0]
 8005f52:	4b78      	ldr	r3, [pc, #480]	; (8006134 <HAL_RCC_OscConfig+0x26c>)
 8005f54:	681b      	ldr	r3, [r3, #0]
 8005f56:	4a77      	ldr	r2, [pc, #476]	; (8006134 <HAL_RCC_OscConfig+0x26c>)
 8005f58:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8005f5c:	6013      	str	r3, [r2, #0]
 8005f5e:	e01d      	b.n	8005f9c <HAL_RCC_OscConfig+0xd4>
 8005f60:	687b      	ldr	r3, [r7, #4]
 8005f62:	685b      	ldr	r3, [r3, #4]
 8005f64:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8005f68:	d10c      	bne.n	8005f84 <HAL_RCC_OscConfig+0xbc>
 8005f6a:	4b72      	ldr	r3, [pc, #456]	; (8006134 <HAL_RCC_OscConfig+0x26c>)
 8005f6c:	681b      	ldr	r3, [r3, #0]
 8005f6e:	4a71      	ldr	r2, [pc, #452]	; (8006134 <HAL_RCC_OscConfig+0x26c>)
 8005f70:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8005f74:	6013      	str	r3, [r2, #0]
 8005f76:	4b6f      	ldr	r3, [pc, #444]	; (8006134 <HAL_RCC_OscConfig+0x26c>)
 8005f78:	681b      	ldr	r3, [r3, #0]
 8005f7a:	4a6e      	ldr	r2, [pc, #440]	; (8006134 <HAL_RCC_OscConfig+0x26c>)
 8005f7c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005f80:	6013      	str	r3, [r2, #0]
 8005f82:	e00b      	b.n	8005f9c <HAL_RCC_OscConfig+0xd4>
 8005f84:	4b6b      	ldr	r3, [pc, #428]	; (8006134 <HAL_RCC_OscConfig+0x26c>)
 8005f86:	681b      	ldr	r3, [r3, #0]
 8005f88:	4a6a      	ldr	r2, [pc, #424]	; (8006134 <HAL_RCC_OscConfig+0x26c>)
 8005f8a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8005f8e:	6013      	str	r3, [r2, #0]
 8005f90:	4b68      	ldr	r3, [pc, #416]	; (8006134 <HAL_RCC_OscConfig+0x26c>)
 8005f92:	681b      	ldr	r3, [r3, #0]
 8005f94:	4a67      	ldr	r2, [pc, #412]	; (8006134 <HAL_RCC_OscConfig+0x26c>)
 8005f96:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8005f9a:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8005f9c:	687b      	ldr	r3, [r7, #4]
 8005f9e:	685b      	ldr	r3, [r3, #4]
 8005fa0:	2b00      	cmp	r3, #0
 8005fa2:	d013      	beq.n	8005fcc <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005fa4:	f7fd fcf6 	bl	8003994 <HAL_GetTick>
 8005fa8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005faa:	e008      	b.n	8005fbe <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8005fac:	f7fd fcf2 	bl	8003994 <HAL_GetTick>
 8005fb0:	4602      	mov	r2, r0
 8005fb2:	693b      	ldr	r3, [r7, #16]
 8005fb4:	1ad3      	subs	r3, r2, r3
 8005fb6:	2b64      	cmp	r3, #100	; 0x64
 8005fb8:	d901      	bls.n	8005fbe <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8005fba:	2303      	movs	r3, #3
 8005fbc:	e200      	b.n	80063c0 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005fbe:	4b5d      	ldr	r3, [pc, #372]	; (8006134 <HAL_RCC_OscConfig+0x26c>)
 8005fc0:	681b      	ldr	r3, [r3, #0]
 8005fc2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005fc6:	2b00      	cmp	r3, #0
 8005fc8:	d0f0      	beq.n	8005fac <HAL_RCC_OscConfig+0xe4>
 8005fca:	e014      	b.n	8005ff6 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005fcc:	f7fd fce2 	bl	8003994 <HAL_GetTick>
 8005fd0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8005fd2:	e008      	b.n	8005fe6 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8005fd4:	f7fd fcde 	bl	8003994 <HAL_GetTick>
 8005fd8:	4602      	mov	r2, r0
 8005fda:	693b      	ldr	r3, [r7, #16]
 8005fdc:	1ad3      	subs	r3, r2, r3
 8005fde:	2b64      	cmp	r3, #100	; 0x64
 8005fe0:	d901      	bls.n	8005fe6 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8005fe2:	2303      	movs	r3, #3
 8005fe4:	e1ec      	b.n	80063c0 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8005fe6:	4b53      	ldr	r3, [pc, #332]	; (8006134 <HAL_RCC_OscConfig+0x26c>)
 8005fe8:	681b      	ldr	r3, [r3, #0]
 8005fea:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005fee:	2b00      	cmp	r3, #0
 8005ff0:	d1f0      	bne.n	8005fd4 <HAL_RCC_OscConfig+0x10c>
 8005ff2:	e000      	b.n	8005ff6 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005ff4:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8005ff6:	687b      	ldr	r3, [r7, #4]
 8005ff8:	681b      	ldr	r3, [r3, #0]
 8005ffa:	f003 0302 	and.w	r3, r3, #2
 8005ffe:	2b00      	cmp	r3, #0
 8006000:	d063      	beq.n	80060ca <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8006002:	4b4c      	ldr	r3, [pc, #304]	; (8006134 <HAL_RCC_OscConfig+0x26c>)
 8006004:	685b      	ldr	r3, [r3, #4]
 8006006:	f003 030c 	and.w	r3, r3, #12
 800600a:	2b00      	cmp	r3, #0
 800600c:	d00b      	beq.n	8006026 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 800600e:	4b49      	ldr	r3, [pc, #292]	; (8006134 <HAL_RCC_OscConfig+0x26c>)
 8006010:	685b      	ldr	r3, [r3, #4]
 8006012:	f003 030c 	and.w	r3, r3, #12
 8006016:	2b08      	cmp	r3, #8
 8006018:	d11c      	bne.n	8006054 <HAL_RCC_OscConfig+0x18c>
 800601a:	4b46      	ldr	r3, [pc, #280]	; (8006134 <HAL_RCC_OscConfig+0x26c>)
 800601c:	685b      	ldr	r3, [r3, #4]
 800601e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8006022:	2b00      	cmp	r3, #0
 8006024:	d116      	bne.n	8006054 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8006026:	4b43      	ldr	r3, [pc, #268]	; (8006134 <HAL_RCC_OscConfig+0x26c>)
 8006028:	681b      	ldr	r3, [r3, #0]
 800602a:	f003 0302 	and.w	r3, r3, #2
 800602e:	2b00      	cmp	r3, #0
 8006030:	d005      	beq.n	800603e <HAL_RCC_OscConfig+0x176>
 8006032:	687b      	ldr	r3, [r7, #4]
 8006034:	691b      	ldr	r3, [r3, #16]
 8006036:	2b01      	cmp	r3, #1
 8006038:	d001      	beq.n	800603e <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 800603a:	2301      	movs	r3, #1
 800603c:	e1c0      	b.n	80063c0 <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800603e:	4b3d      	ldr	r3, [pc, #244]	; (8006134 <HAL_RCC_OscConfig+0x26c>)
 8006040:	681b      	ldr	r3, [r3, #0]
 8006042:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8006046:	687b      	ldr	r3, [r7, #4]
 8006048:	695b      	ldr	r3, [r3, #20]
 800604a:	00db      	lsls	r3, r3, #3
 800604c:	4939      	ldr	r1, [pc, #228]	; (8006134 <HAL_RCC_OscConfig+0x26c>)
 800604e:	4313      	orrs	r3, r2
 8006050:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8006052:	e03a      	b.n	80060ca <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8006054:	687b      	ldr	r3, [r7, #4]
 8006056:	691b      	ldr	r3, [r3, #16]
 8006058:	2b00      	cmp	r3, #0
 800605a:	d020      	beq.n	800609e <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800605c:	4b36      	ldr	r3, [pc, #216]	; (8006138 <HAL_RCC_OscConfig+0x270>)
 800605e:	2201      	movs	r2, #1
 8006060:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006062:	f7fd fc97 	bl	8003994 <HAL_GetTick>
 8006066:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8006068:	e008      	b.n	800607c <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800606a:	f7fd fc93 	bl	8003994 <HAL_GetTick>
 800606e:	4602      	mov	r2, r0
 8006070:	693b      	ldr	r3, [r7, #16]
 8006072:	1ad3      	subs	r3, r2, r3
 8006074:	2b02      	cmp	r3, #2
 8006076:	d901      	bls.n	800607c <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8006078:	2303      	movs	r3, #3
 800607a:	e1a1      	b.n	80063c0 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800607c:	4b2d      	ldr	r3, [pc, #180]	; (8006134 <HAL_RCC_OscConfig+0x26c>)
 800607e:	681b      	ldr	r3, [r3, #0]
 8006080:	f003 0302 	and.w	r3, r3, #2
 8006084:	2b00      	cmp	r3, #0
 8006086:	d0f0      	beq.n	800606a <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8006088:	4b2a      	ldr	r3, [pc, #168]	; (8006134 <HAL_RCC_OscConfig+0x26c>)
 800608a:	681b      	ldr	r3, [r3, #0]
 800608c:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8006090:	687b      	ldr	r3, [r7, #4]
 8006092:	695b      	ldr	r3, [r3, #20]
 8006094:	00db      	lsls	r3, r3, #3
 8006096:	4927      	ldr	r1, [pc, #156]	; (8006134 <HAL_RCC_OscConfig+0x26c>)
 8006098:	4313      	orrs	r3, r2
 800609a:	600b      	str	r3, [r1, #0]
 800609c:	e015      	b.n	80060ca <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800609e:	4b26      	ldr	r3, [pc, #152]	; (8006138 <HAL_RCC_OscConfig+0x270>)
 80060a0:	2200      	movs	r2, #0
 80060a2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80060a4:	f7fd fc76 	bl	8003994 <HAL_GetTick>
 80060a8:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80060aa:	e008      	b.n	80060be <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80060ac:	f7fd fc72 	bl	8003994 <HAL_GetTick>
 80060b0:	4602      	mov	r2, r0
 80060b2:	693b      	ldr	r3, [r7, #16]
 80060b4:	1ad3      	subs	r3, r2, r3
 80060b6:	2b02      	cmp	r3, #2
 80060b8:	d901      	bls.n	80060be <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 80060ba:	2303      	movs	r3, #3
 80060bc:	e180      	b.n	80063c0 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80060be:	4b1d      	ldr	r3, [pc, #116]	; (8006134 <HAL_RCC_OscConfig+0x26c>)
 80060c0:	681b      	ldr	r3, [r3, #0]
 80060c2:	f003 0302 	and.w	r3, r3, #2
 80060c6:	2b00      	cmp	r3, #0
 80060c8:	d1f0      	bne.n	80060ac <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80060ca:	687b      	ldr	r3, [r7, #4]
 80060cc:	681b      	ldr	r3, [r3, #0]
 80060ce:	f003 0308 	and.w	r3, r3, #8
 80060d2:	2b00      	cmp	r3, #0
 80060d4:	d03a      	beq.n	800614c <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80060d6:	687b      	ldr	r3, [r7, #4]
 80060d8:	699b      	ldr	r3, [r3, #24]
 80060da:	2b00      	cmp	r3, #0
 80060dc:	d019      	beq.n	8006112 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80060de:	4b17      	ldr	r3, [pc, #92]	; (800613c <HAL_RCC_OscConfig+0x274>)
 80060e0:	2201      	movs	r2, #1
 80060e2:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80060e4:	f7fd fc56 	bl	8003994 <HAL_GetTick>
 80060e8:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80060ea:	e008      	b.n	80060fe <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80060ec:	f7fd fc52 	bl	8003994 <HAL_GetTick>
 80060f0:	4602      	mov	r2, r0
 80060f2:	693b      	ldr	r3, [r7, #16]
 80060f4:	1ad3      	subs	r3, r2, r3
 80060f6:	2b02      	cmp	r3, #2
 80060f8:	d901      	bls.n	80060fe <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 80060fa:	2303      	movs	r3, #3
 80060fc:	e160      	b.n	80063c0 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80060fe:	4b0d      	ldr	r3, [pc, #52]	; (8006134 <HAL_RCC_OscConfig+0x26c>)
 8006100:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006102:	f003 0302 	and.w	r3, r3, #2
 8006106:	2b00      	cmp	r3, #0
 8006108:	d0f0      	beq.n	80060ec <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 800610a:	2001      	movs	r0, #1
 800610c:	f000 face 	bl	80066ac <RCC_Delay>
 8006110:	e01c      	b.n	800614c <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8006112:	4b0a      	ldr	r3, [pc, #40]	; (800613c <HAL_RCC_OscConfig+0x274>)
 8006114:	2200      	movs	r2, #0
 8006116:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8006118:	f7fd fc3c 	bl	8003994 <HAL_GetTick>
 800611c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800611e:	e00f      	b.n	8006140 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8006120:	f7fd fc38 	bl	8003994 <HAL_GetTick>
 8006124:	4602      	mov	r2, r0
 8006126:	693b      	ldr	r3, [r7, #16]
 8006128:	1ad3      	subs	r3, r2, r3
 800612a:	2b02      	cmp	r3, #2
 800612c:	d908      	bls.n	8006140 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 800612e:	2303      	movs	r3, #3
 8006130:	e146      	b.n	80063c0 <HAL_RCC_OscConfig+0x4f8>
 8006132:	bf00      	nop
 8006134:	40021000 	.word	0x40021000
 8006138:	42420000 	.word	0x42420000
 800613c:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8006140:	4b92      	ldr	r3, [pc, #584]	; (800638c <HAL_RCC_OscConfig+0x4c4>)
 8006142:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006144:	f003 0302 	and.w	r3, r3, #2
 8006148:	2b00      	cmp	r3, #0
 800614a:	d1e9      	bne.n	8006120 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800614c:	687b      	ldr	r3, [r7, #4]
 800614e:	681b      	ldr	r3, [r3, #0]
 8006150:	f003 0304 	and.w	r3, r3, #4
 8006154:	2b00      	cmp	r3, #0
 8006156:	f000 80a6 	beq.w	80062a6 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 800615a:	2300      	movs	r3, #0
 800615c:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800615e:	4b8b      	ldr	r3, [pc, #556]	; (800638c <HAL_RCC_OscConfig+0x4c4>)
 8006160:	69db      	ldr	r3, [r3, #28]
 8006162:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8006166:	2b00      	cmp	r3, #0
 8006168:	d10d      	bne.n	8006186 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800616a:	4b88      	ldr	r3, [pc, #544]	; (800638c <HAL_RCC_OscConfig+0x4c4>)
 800616c:	69db      	ldr	r3, [r3, #28]
 800616e:	4a87      	ldr	r2, [pc, #540]	; (800638c <HAL_RCC_OscConfig+0x4c4>)
 8006170:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8006174:	61d3      	str	r3, [r2, #28]
 8006176:	4b85      	ldr	r3, [pc, #532]	; (800638c <HAL_RCC_OscConfig+0x4c4>)
 8006178:	69db      	ldr	r3, [r3, #28]
 800617a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800617e:	60bb      	str	r3, [r7, #8]
 8006180:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8006182:	2301      	movs	r3, #1
 8006184:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8006186:	4b82      	ldr	r3, [pc, #520]	; (8006390 <HAL_RCC_OscConfig+0x4c8>)
 8006188:	681b      	ldr	r3, [r3, #0]
 800618a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800618e:	2b00      	cmp	r3, #0
 8006190:	d118      	bne.n	80061c4 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8006192:	4b7f      	ldr	r3, [pc, #508]	; (8006390 <HAL_RCC_OscConfig+0x4c8>)
 8006194:	681b      	ldr	r3, [r3, #0]
 8006196:	4a7e      	ldr	r2, [pc, #504]	; (8006390 <HAL_RCC_OscConfig+0x4c8>)
 8006198:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800619c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800619e:	f7fd fbf9 	bl	8003994 <HAL_GetTick>
 80061a2:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80061a4:	e008      	b.n	80061b8 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80061a6:	f7fd fbf5 	bl	8003994 <HAL_GetTick>
 80061aa:	4602      	mov	r2, r0
 80061ac:	693b      	ldr	r3, [r7, #16]
 80061ae:	1ad3      	subs	r3, r2, r3
 80061b0:	2b64      	cmp	r3, #100	; 0x64
 80061b2:	d901      	bls.n	80061b8 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 80061b4:	2303      	movs	r3, #3
 80061b6:	e103      	b.n	80063c0 <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80061b8:	4b75      	ldr	r3, [pc, #468]	; (8006390 <HAL_RCC_OscConfig+0x4c8>)
 80061ba:	681b      	ldr	r3, [r3, #0]
 80061bc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80061c0:	2b00      	cmp	r3, #0
 80061c2:	d0f0      	beq.n	80061a6 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80061c4:	687b      	ldr	r3, [r7, #4]
 80061c6:	68db      	ldr	r3, [r3, #12]
 80061c8:	2b01      	cmp	r3, #1
 80061ca:	d106      	bne.n	80061da <HAL_RCC_OscConfig+0x312>
 80061cc:	4b6f      	ldr	r3, [pc, #444]	; (800638c <HAL_RCC_OscConfig+0x4c4>)
 80061ce:	6a1b      	ldr	r3, [r3, #32]
 80061d0:	4a6e      	ldr	r2, [pc, #440]	; (800638c <HAL_RCC_OscConfig+0x4c4>)
 80061d2:	f043 0301 	orr.w	r3, r3, #1
 80061d6:	6213      	str	r3, [r2, #32]
 80061d8:	e02d      	b.n	8006236 <HAL_RCC_OscConfig+0x36e>
 80061da:	687b      	ldr	r3, [r7, #4]
 80061dc:	68db      	ldr	r3, [r3, #12]
 80061de:	2b00      	cmp	r3, #0
 80061e0:	d10c      	bne.n	80061fc <HAL_RCC_OscConfig+0x334>
 80061e2:	4b6a      	ldr	r3, [pc, #424]	; (800638c <HAL_RCC_OscConfig+0x4c4>)
 80061e4:	6a1b      	ldr	r3, [r3, #32]
 80061e6:	4a69      	ldr	r2, [pc, #420]	; (800638c <HAL_RCC_OscConfig+0x4c4>)
 80061e8:	f023 0301 	bic.w	r3, r3, #1
 80061ec:	6213      	str	r3, [r2, #32]
 80061ee:	4b67      	ldr	r3, [pc, #412]	; (800638c <HAL_RCC_OscConfig+0x4c4>)
 80061f0:	6a1b      	ldr	r3, [r3, #32]
 80061f2:	4a66      	ldr	r2, [pc, #408]	; (800638c <HAL_RCC_OscConfig+0x4c4>)
 80061f4:	f023 0304 	bic.w	r3, r3, #4
 80061f8:	6213      	str	r3, [r2, #32]
 80061fa:	e01c      	b.n	8006236 <HAL_RCC_OscConfig+0x36e>
 80061fc:	687b      	ldr	r3, [r7, #4]
 80061fe:	68db      	ldr	r3, [r3, #12]
 8006200:	2b05      	cmp	r3, #5
 8006202:	d10c      	bne.n	800621e <HAL_RCC_OscConfig+0x356>
 8006204:	4b61      	ldr	r3, [pc, #388]	; (800638c <HAL_RCC_OscConfig+0x4c4>)
 8006206:	6a1b      	ldr	r3, [r3, #32]
 8006208:	4a60      	ldr	r2, [pc, #384]	; (800638c <HAL_RCC_OscConfig+0x4c4>)
 800620a:	f043 0304 	orr.w	r3, r3, #4
 800620e:	6213      	str	r3, [r2, #32]
 8006210:	4b5e      	ldr	r3, [pc, #376]	; (800638c <HAL_RCC_OscConfig+0x4c4>)
 8006212:	6a1b      	ldr	r3, [r3, #32]
 8006214:	4a5d      	ldr	r2, [pc, #372]	; (800638c <HAL_RCC_OscConfig+0x4c4>)
 8006216:	f043 0301 	orr.w	r3, r3, #1
 800621a:	6213      	str	r3, [r2, #32]
 800621c:	e00b      	b.n	8006236 <HAL_RCC_OscConfig+0x36e>
 800621e:	4b5b      	ldr	r3, [pc, #364]	; (800638c <HAL_RCC_OscConfig+0x4c4>)
 8006220:	6a1b      	ldr	r3, [r3, #32]
 8006222:	4a5a      	ldr	r2, [pc, #360]	; (800638c <HAL_RCC_OscConfig+0x4c4>)
 8006224:	f023 0301 	bic.w	r3, r3, #1
 8006228:	6213      	str	r3, [r2, #32]
 800622a:	4b58      	ldr	r3, [pc, #352]	; (800638c <HAL_RCC_OscConfig+0x4c4>)
 800622c:	6a1b      	ldr	r3, [r3, #32]
 800622e:	4a57      	ldr	r2, [pc, #348]	; (800638c <HAL_RCC_OscConfig+0x4c4>)
 8006230:	f023 0304 	bic.w	r3, r3, #4
 8006234:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8006236:	687b      	ldr	r3, [r7, #4]
 8006238:	68db      	ldr	r3, [r3, #12]
 800623a:	2b00      	cmp	r3, #0
 800623c:	d015      	beq.n	800626a <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800623e:	f7fd fba9 	bl	8003994 <HAL_GetTick>
 8006242:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8006244:	e00a      	b.n	800625c <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8006246:	f7fd fba5 	bl	8003994 <HAL_GetTick>
 800624a:	4602      	mov	r2, r0
 800624c:	693b      	ldr	r3, [r7, #16]
 800624e:	1ad3      	subs	r3, r2, r3
 8006250:	f241 3288 	movw	r2, #5000	; 0x1388
 8006254:	4293      	cmp	r3, r2
 8006256:	d901      	bls.n	800625c <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8006258:	2303      	movs	r3, #3
 800625a:	e0b1      	b.n	80063c0 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800625c:	4b4b      	ldr	r3, [pc, #300]	; (800638c <HAL_RCC_OscConfig+0x4c4>)
 800625e:	6a1b      	ldr	r3, [r3, #32]
 8006260:	f003 0302 	and.w	r3, r3, #2
 8006264:	2b00      	cmp	r3, #0
 8006266:	d0ee      	beq.n	8006246 <HAL_RCC_OscConfig+0x37e>
 8006268:	e014      	b.n	8006294 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800626a:	f7fd fb93 	bl	8003994 <HAL_GetTick>
 800626e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8006270:	e00a      	b.n	8006288 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8006272:	f7fd fb8f 	bl	8003994 <HAL_GetTick>
 8006276:	4602      	mov	r2, r0
 8006278:	693b      	ldr	r3, [r7, #16]
 800627a:	1ad3      	subs	r3, r2, r3
 800627c:	f241 3288 	movw	r2, #5000	; 0x1388
 8006280:	4293      	cmp	r3, r2
 8006282:	d901      	bls.n	8006288 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8006284:	2303      	movs	r3, #3
 8006286:	e09b      	b.n	80063c0 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8006288:	4b40      	ldr	r3, [pc, #256]	; (800638c <HAL_RCC_OscConfig+0x4c4>)
 800628a:	6a1b      	ldr	r3, [r3, #32]
 800628c:	f003 0302 	and.w	r3, r3, #2
 8006290:	2b00      	cmp	r3, #0
 8006292:	d1ee      	bne.n	8006272 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8006294:	7dfb      	ldrb	r3, [r7, #23]
 8006296:	2b01      	cmp	r3, #1
 8006298:	d105      	bne.n	80062a6 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800629a:	4b3c      	ldr	r3, [pc, #240]	; (800638c <HAL_RCC_OscConfig+0x4c4>)
 800629c:	69db      	ldr	r3, [r3, #28]
 800629e:	4a3b      	ldr	r2, [pc, #236]	; (800638c <HAL_RCC_OscConfig+0x4c4>)
 80062a0:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80062a4:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80062a6:	687b      	ldr	r3, [r7, #4]
 80062a8:	69db      	ldr	r3, [r3, #28]
 80062aa:	2b00      	cmp	r3, #0
 80062ac:	f000 8087 	beq.w	80063be <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80062b0:	4b36      	ldr	r3, [pc, #216]	; (800638c <HAL_RCC_OscConfig+0x4c4>)
 80062b2:	685b      	ldr	r3, [r3, #4]
 80062b4:	f003 030c 	and.w	r3, r3, #12
 80062b8:	2b08      	cmp	r3, #8
 80062ba:	d061      	beq.n	8006380 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80062bc:	687b      	ldr	r3, [r7, #4]
 80062be:	69db      	ldr	r3, [r3, #28]
 80062c0:	2b02      	cmp	r3, #2
 80062c2:	d146      	bne.n	8006352 <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80062c4:	4b33      	ldr	r3, [pc, #204]	; (8006394 <HAL_RCC_OscConfig+0x4cc>)
 80062c6:	2200      	movs	r2, #0
 80062c8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80062ca:	f7fd fb63 	bl	8003994 <HAL_GetTick>
 80062ce:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80062d0:	e008      	b.n	80062e4 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80062d2:	f7fd fb5f 	bl	8003994 <HAL_GetTick>
 80062d6:	4602      	mov	r2, r0
 80062d8:	693b      	ldr	r3, [r7, #16]
 80062da:	1ad3      	subs	r3, r2, r3
 80062dc:	2b02      	cmp	r3, #2
 80062de:	d901      	bls.n	80062e4 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 80062e0:	2303      	movs	r3, #3
 80062e2:	e06d      	b.n	80063c0 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80062e4:	4b29      	ldr	r3, [pc, #164]	; (800638c <HAL_RCC_OscConfig+0x4c4>)
 80062e6:	681b      	ldr	r3, [r3, #0]
 80062e8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80062ec:	2b00      	cmp	r3, #0
 80062ee:	d1f0      	bne.n	80062d2 <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 80062f0:	687b      	ldr	r3, [r7, #4]
 80062f2:	6a1b      	ldr	r3, [r3, #32]
 80062f4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80062f8:	d108      	bne.n	800630c <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 80062fa:	4b24      	ldr	r3, [pc, #144]	; (800638c <HAL_RCC_OscConfig+0x4c4>)
 80062fc:	685b      	ldr	r3, [r3, #4]
 80062fe:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 8006302:	687b      	ldr	r3, [r7, #4]
 8006304:	689b      	ldr	r3, [r3, #8]
 8006306:	4921      	ldr	r1, [pc, #132]	; (800638c <HAL_RCC_OscConfig+0x4c4>)
 8006308:	4313      	orrs	r3, r2
 800630a:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800630c:	4b1f      	ldr	r3, [pc, #124]	; (800638c <HAL_RCC_OscConfig+0x4c4>)
 800630e:	685b      	ldr	r3, [r3, #4]
 8006310:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8006314:	687b      	ldr	r3, [r7, #4]
 8006316:	6a19      	ldr	r1, [r3, #32]
 8006318:	687b      	ldr	r3, [r7, #4]
 800631a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800631c:	430b      	orrs	r3, r1
 800631e:	491b      	ldr	r1, [pc, #108]	; (800638c <HAL_RCC_OscConfig+0x4c4>)
 8006320:	4313      	orrs	r3, r2
 8006322:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8006324:	4b1b      	ldr	r3, [pc, #108]	; (8006394 <HAL_RCC_OscConfig+0x4cc>)
 8006326:	2201      	movs	r2, #1
 8006328:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800632a:	f7fd fb33 	bl	8003994 <HAL_GetTick>
 800632e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8006330:	e008      	b.n	8006344 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8006332:	f7fd fb2f 	bl	8003994 <HAL_GetTick>
 8006336:	4602      	mov	r2, r0
 8006338:	693b      	ldr	r3, [r7, #16]
 800633a:	1ad3      	subs	r3, r2, r3
 800633c:	2b02      	cmp	r3, #2
 800633e:	d901      	bls.n	8006344 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8006340:	2303      	movs	r3, #3
 8006342:	e03d      	b.n	80063c0 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8006344:	4b11      	ldr	r3, [pc, #68]	; (800638c <HAL_RCC_OscConfig+0x4c4>)
 8006346:	681b      	ldr	r3, [r3, #0]
 8006348:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800634c:	2b00      	cmp	r3, #0
 800634e:	d0f0      	beq.n	8006332 <HAL_RCC_OscConfig+0x46a>
 8006350:	e035      	b.n	80063be <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8006352:	4b10      	ldr	r3, [pc, #64]	; (8006394 <HAL_RCC_OscConfig+0x4cc>)
 8006354:	2200      	movs	r2, #0
 8006356:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006358:	f7fd fb1c 	bl	8003994 <HAL_GetTick>
 800635c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800635e:	e008      	b.n	8006372 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8006360:	f7fd fb18 	bl	8003994 <HAL_GetTick>
 8006364:	4602      	mov	r2, r0
 8006366:	693b      	ldr	r3, [r7, #16]
 8006368:	1ad3      	subs	r3, r2, r3
 800636a:	2b02      	cmp	r3, #2
 800636c:	d901      	bls.n	8006372 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 800636e:	2303      	movs	r3, #3
 8006370:	e026      	b.n	80063c0 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8006372:	4b06      	ldr	r3, [pc, #24]	; (800638c <HAL_RCC_OscConfig+0x4c4>)
 8006374:	681b      	ldr	r3, [r3, #0]
 8006376:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800637a:	2b00      	cmp	r3, #0
 800637c:	d1f0      	bne.n	8006360 <HAL_RCC_OscConfig+0x498>
 800637e:	e01e      	b.n	80063be <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8006380:	687b      	ldr	r3, [r7, #4]
 8006382:	69db      	ldr	r3, [r3, #28]
 8006384:	2b01      	cmp	r3, #1
 8006386:	d107      	bne.n	8006398 <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 8006388:	2301      	movs	r3, #1
 800638a:	e019      	b.n	80063c0 <HAL_RCC_OscConfig+0x4f8>
 800638c:	40021000 	.word	0x40021000
 8006390:	40007000 	.word	0x40007000
 8006394:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8006398:	4b0b      	ldr	r3, [pc, #44]	; (80063c8 <HAL_RCC_OscConfig+0x500>)
 800639a:	685b      	ldr	r3, [r3, #4]
 800639c:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800639e:	68fb      	ldr	r3, [r7, #12]
 80063a0:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 80063a4:	687b      	ldr	r3, [r7, #4]
 80063a6:	6a1b      	ldr	r3, [r3, #32]
 80063a8:	429a      	cmp	r2, r3
 80063aa:	d106      	bne.n	80063ba <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 80063ac:	68fb      	ldr	r3, [r7, #12]
 80063ae:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 80063b2:	687b      	ldr	r3, [r7, #4]
 80063b4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80063b6:	429a      	cmp	r2, r3
 80063b8:	d001      	beq.n	80063be <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 80063ba:	2301      	movs	r3, #1
 80063bc:	e000      	b.n	80063c0 <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 80063be:	2300      	movs	r3, #0
}
 80063c0:	4618      	mov	r0, r3
 80063c2:	3718      	adds	r7, #24
 80063c4:	46bd      	mov	sp, r7
 80063c6:	bd80      	pop	{r7, pc}
 80063c8:	40021000 	.word	0x40021000

080063cc <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80063cc:	b580      	push	{r7, lr}
 80063ce:	b084      	sub	sp, #16
 80063d0:	af00      	add	r7, sp, #0
 80063d2:	6078      	str	r0, [r7, #4]
 80063d4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80063d6:	687b      	ldr	r3, [r7, #4]
 80063d8:	2b00      	cmp	r3, #0
 80063da:	d101      	bne.n	80063e0 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80063dc:	2301      	movs	r3, #1
 80063de:	e0d0      	b.n	8006582 <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80063e0:	4b6a      	ldr	r3, [pc, #424]	; (800658c <HAL_RCC_ClockConfig+0x1c0>)
 80063e2:	681b      	ldr	r3, [r3, #0]
 80063e4:	f003 0307 	and.w	r3, r3, #7
 80063e8:	683a      	ldr	r2, [r7, #0]
 80063ea:	429a      	cmp	r2, r3
 80063ec:	d910      	bls.n	8006410 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80063ee:	4b67      	ldr	r3, [pc, #412]	; (800658c <HAL_RCC_ClockConfig+0x1c0>)
 80063f0:	681b      	ldr	r3, [r3, #0]
 80063f2:	f023 0207 	bic.w	r2, r3, #7
 80063f6:	4965      	ldr	r1, [pc, #404]	; (800658c <HAL_RCC_ClockConfig+0x1c0>)
 80063f8:	683b      	ldr	r3, [r7, #0]
 80063fa:	4313      	orrs	r3, r2
 80063fc:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80063fe:	4b63      	ldr	r3, [pc, #396]	; (800658c <HAL_RCC_ClockConfig+0x1c0>)
 8006400:	681b      	ldr	r3, [r3, #0]
 8006402:	f003 0307 	and.w	r3, r3, #7
 8006406:	683a      	ldr	r2, [r7, #0]
 8006408:	429a      	cmp	r2, r3
 800640a:	d001      	beq.n	8006410 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 800640c:	2301      	movs	r3, #1
 800640e:	e0b8      	b.n	8006582 <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8006410:	687b      	ldr	r3, [r7, #4]
 8006412:	681b      	ldr	r3, [r3, #0]
 8006414:	f003 0302 	and.w	r3, r3, #2
 8006418:	2b00      	cmp	r3, #0
 800641a:	d020      	beq.n	800645e <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800641c:	687b      	ldr	r3, [r7, #4]
 800641e:	681b      	ldr	r3, [r3, #0]
 8006420:	f003 0304 	and.w	r3, r3, #4
 8006424:	2b00      	cmp	r3, #0
 8006426:	d005      	beq.n	8006434 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8006428:	4b59      	ldr	r3, [pc, #356]	; (8006590 <HAL_RCC_ClockConfig+0x1c4>)
 800642a:	685b      	ldr	r3, [r3, #4]
 800642c:	4a58      	ldr	r2, [pc, #352]	; (8006590 <HAL_RCC_ClockConfig+0x1c4>)
 800642e:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8006432:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8006434:	687b      	ldr	r3, [r7, #4]
 8006436:	681b      	ldr	r3, [r3, #0]
 8006438:	f003 0308 	and.w	r3, r3, #8
 800643c:	2b00      	cmp	r3, #0
 800643e:	d005      	beq.n	800644c <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8006440:	4b53      	ldr	r3, [pc, #332]	; (8006590 <HAL_RCC_ClockConfig+0x1c4>)
 8006442:	685b      	ldr	r3, [r3, #4]
 8006444:	4a52      	ldr	r2, [pc, #328]	; (8006590 <HAL_RCC_ClockConfig+0x1c4>)
 8006446:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 800644a:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800644c:	4b50      	ldr	r3, [pc, #320]	; (8006590 <HAL_RCC_ClockConfig+0x1c4>)
 800644e:	685b      	ldr	r3, [r3, #4]
 8006450:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8006454:	687b      	ldr	r3, [r7, #4]
 8006456:	689b      	ldr	r3, [r3, #8]
 8006458:	494d      	ldr	r1, [pc, #308]	; (8006590 <HAL_RCC_ClockConfig+0x1c4>)
 800645a:	4313      	orrs	r3, r2
 800645c:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800645e:	687b      	ldr	r3, [r7, #4]
 8006460:	681b      	ldr	r3, [r3, #0]
 8006462:	f003 0301 	and.w	r3, r3, #1
 8006466:	2b00      	cmp	r3, #0
 8006468:	d040      	beq.n	80064ec <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800646a:	687b      	ldr	r3, [r7, #4]
 800646c:	685b      	ldr	r3, [r3, #4]
 800646e:	2b01      	cmp	r3, #1
 8006470:	d107      	bne.n	8006482 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8006472:	4b47      	ldr	r3, [pc, #284]	; (8006590 <HAL_RCC_ClockConfig+0x1c4>)
 8006474:	681b      	ldr	r3, [r3, #0]
 8006476:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800647a:	2b00      	cmp	r3, #0
 800647c:	d115      	bne.n	80064aa <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800647e:	2301      	movs	r3, #1
 8006480:	e07f      	b.n	8006582 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8006482:	687b      	ldr	r3, [r7, #4]
 8006484:	685b      	ldr	r3, [r3, #4]
 8006486:	2b02      	cmp	r3, #2
 8006488:	d107      	bne.n	800649a <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800648a:	4b41      	ldr	r3, [pc, #260]	; (8006590 <HAL_RCC_ClockConfig+0x1c4>)
 800648c:	681b      	ldr	r3, [r3, #0]
 800648e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006492:	2b00      	cmp	r3, #0
 8006494:	d109      	bne.n	80064aa <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8006496:	2301      	movs	r3, #1
 8006498:	e073      	b.n	8006582 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800649a:	4b3d      	ldr	r3, [pc, #244]	; (8006590 <HAL_RCC_ClockConfig+0x1c4>)
 800649c:	681b      	ldr	r3, [r3, #0]
 800649e:	f003 0302 	and.w	r3, r3, #2
 80064a2:	2b00      	cmp	r3, #0
 80064a4:	d101      	bne.n	80064aa <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80064a6:	2301      	movs	r3, #1
 80064a8:	e06b      	b.n	8006582 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80064aa:	4b39      	ldr	r3, [pc, #228]	; (8006590 <HAL_RCC_ClockConfig+0x1c4>)
 80064ac:	685b      	ldr	r3, [r3, #4]
 80064ae:	f023 0203 	bic.w	r2, r3, #3
 80064b2:	687b      	ldr	r3, [r7, #4]
 80064b4:	685b      	ldr	r3, [r3, #4]
 80064b6:	4936      	ldr	r1, [pc, #216]	; (8006590 <HAL_RCC_ClockConfig+0x1c4>)
 80064b8:	4313      	orrs	r3, r2
 80064ba:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80064bc:	f7fd fa6a 	bl	8003994 <HAL_GetTick>
 80064c0:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80064c2:	e00a      	b.n	80064da <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80064c4:	f7fd fa66 	bl	8003994 <HAL_GetTick>
 80064c8:	4602      	mov	r2, r0
 80064ca:	68fb      	ldr	r3, [r7, #12]
 80064cc:	1ad3      	subs	r3, r2, r3
 80064ce:	f241 3288 	movw	r2, #5000	; 0x1388
 80064d2:	4293      	cmp	r3, r2
 80064d4:	d901      	bls.n	80064da <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80064d6:	2303      	movs	r3, #3
 80064d8:	e053      	b.n	8006582 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80064da:	4b2d      	ldr	r3, [pc, #180]	; (8006590 <HAL_RCC_ClockConfig+0x1c4>)
 80064dc:	685b      	ldr	r3, [r3, #4]
 80064de:	f003 020c 	and.w	r2, r3, #12
 80064e2:	687b      	ldr	r3, [r7, #4]
 80064e4:	685b      	ldr	r3, [r3, #4]
 80064e6:	009b      	lsls	r3, r3, #2
 80064e8:	429a      	cmp	r2, r3
 80064ea:	d1eb      	bne.n	80064c4 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80064ec:	4b27      	ldr	r3, [pc, #156]	; (800658c <HAL_RCC_ClockConfig+0x1c0>)
 80064ee:	681b      	ldr	r3, [r3, #0]
 80064f0:	f003 0307 	and.w	r3, r3, #7
 80064f4:	683a      	ldr	r2, [r7, #0]
 80064f6:	429a      	cmp	r2, r3
 80064f8:	d210      	bcs.n	800651c <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80064fa:	4b24      	ldr	r3, [pc, #144]	; (800658c <HAL_RCC_ClockConfig+0x1c0>)
 80064fc:	681b      	ldr	r3, [r3, #0]
 80064fe:	f023 0207 	bic.w	r2, r3, #7
 8006502:	4922      	ldr	r1, [pc, #136]	; (800658c <HAL_RCC_ClockConfig+0x1c0>)
 8006504:	683b      	ldr	r3, [r7, #0]
 8006506:	4313      	orrs	r3, r2
 8006508:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800650a:	4b20      	ldr	r3, [pc, #128]	; (800658c <HAL_RCC_ClockConfig+0x1c0>)
 800650c:	681b      	ldr	r3, [r3, #0]
 800650e:	f003 0307 	and.w	r3, r3, #7
 8006512:	683a      	ldr	r2, [r7, #0]
 8006514:	429a      	cmp	r2, r3
 8006516:	d001      	beq.n	800651c <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8006518:	2301      	movs	r3, #1
 800651a:	e032      	b.n	8006582 <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800651c:	687b      	ldr	r3, [r7, #4]
 800651e:	681b      	ldr	r3, [r3, #0]
 8006520:	f003 0304 	and.w	r3, r3, #4
 8006524:	2b00      	cmp	r3, #0
 8006526:	d008      	beq.n	800653a <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8006528:	4b19      	ldr	r3, [pc, #100]	; (8006590 <HAL_RCC_ClockConfig+0x1c4>)
 800652a:	685b      	ldr	r3, [r3, #4]
 800652c:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8006530:	687b      	ldr	r3, [r7, #4]
 8006532:	68db      	ldr	r3, [r3, #12]
 8006534:	4916      	ldr	r1, [pc, #88]	; (8006590 <HAL_RCC_ClockConfig+0x1c4>)
 8006536:	4313      	orrs	r3, r2
 8006538:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800653a:	687b      	ldr	r3, [r7, #4]
 800653c:	681b      	ldr	r3, [r3, #0]
 800653e:	f003 0308 	and.w	r3, r3, #8
 8006542:	2b00      	cmp	r3, #0
 8006544:	d009      	beq.n	800655a <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8006546:	4b12      	ldr	r3, [pc, #72]	; (8006590 <HAL_RCC_ClockConfig+0x1c4>)
 8006548:	685b      	ldr	r3, [r3, #4]
 800654a:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 800654e:	687b      	ldr	r3, [r7, #4]
 8006550:	691b      	ldr	r3, [r3, #16]
 8006552:	00db      	lsls	r3, r3, #3
 8006554:	490e      	ldr	r1, [pc, #56]	; (8006590 <HAL_RCC_ClockConfig+0x1c4>)
 8006556:	4313      	orrs	r3, r2
 8006558:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 800655a:	f000 f821 	bl	80065a0 <HAL_RCC_GetSysClockFreq>
 800655e:	4602      	mov	r2, r0
 8006560:	4b0b      	ldr	r3, [pc, #44]	; (8006590 <HAL_RCC_ClockConfig+0x1c4>)
 8006562:	685b      	ldr	r3, [r3, #4]
 8006564:	091b      	lsrs	r3, r3, #4
 8006566:	f003 030f 	and.w	r3, r3, #15
 800656a:	490a      	ldr	r1, [pc, #40]	; (8006594 <HAL_RCC_ClockConfig+0x1c8>)
 800656c:	5ccb      	ldrb	r3, [r1, r3]
 800656e:	fa22 f303 	lsr.w	r3, r2, r3
 8006572:	4a09      	ldr	r2, [pc, #36]	; (8006598 <HAL_RCC_ClockConfig+0x1cc>)
 8006574:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8006576:	4b09      	ldr	r3, [pc, #36]	; (800659c <HAL_RCC_ClockConfig+0x1d0>)
 8006578:	681b      	ldr	r3, [r3, #0]
 800657a:	4618      	mov	r0, r3
 800657c:	f7fd f9c8 	bl	8003910 <HAL_InitTick>

  return HAL_OK;
 8006580:	2300      	movs	r3, #0
}
 8006582:	4618      	mov	r0, r3
 8006584:	3710      	adds	r7, #16
 8006586:	46bd      	mov	sp, r7
 8006588:	bd80      	pop	{r7, pc}
 800658a:	bf00      	nop
 800658c:	40022000 	.word	0x40022000
 8006590:	40021000 	.word	0x40021000
 8006594:	080084b4 	.word	0x080084b4
 8006598:	20000008 	.word	0x20000008
 800659c:	2000000c 	.word	0x2000000c

080065a0 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80065a0:	b480      	push	{r7}
 80065a2:	b087      	sub	sp, #28
 80065a4:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 80065a6:	2300      	movs	r3, #0
 80065a8:	60fb      	str	r3, [r7, #12]
 80065aa:	2300      	movs	r3, #0
 80065ac:	60bb      	str	r3, [r7, #8]
 80065ae:	2300      	movs	r3, #0
 80065b0:	617b      	str	r3, [r7, #20]
 80065b2:	2300      	movs	r3, #0
 80065b4:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 80065b6:	2300      	movs	r3, #0
 80065b8:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 80065ba:	4b1e      	ldr	r3, [pc, #120]	; (8006634 <HAL_RCC_GetSysClockFreq+0x94>)
 80065bc:	685b      	ldr	r3, [r3, #4]
 80065be:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 80065c0:	68fb      	ldr	r3, [r7, #12]
 80065c2:	f003 030c 	and.w	r3, r3, #12
 80065c6:	2b04      	cmp	r3, #4
 80065c8:	d002      	beq.n	80065d0 <HAL_RCC_GetSysClockFreq+0x30>
 80065ca:	2b08      	cmp	r3, #8
 80065cc:	d003      	beq.n	80065d6 <HAL_RCC_GetSysClockFreq+0x36>
 80065ce:	e027      	b.n	8006620 <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 80065d0:	4b19      	ldr	r3, [pc, #100]	; (8006638 <HAL_RCC_GetSysClockFreq+0x98>)
 80065d2:	613b      	str	r3, [r7, #16]
      break;
 80065d4:	e027      	b.n	8006626 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 80065d6:	68fb      	ldr	r3, [r7, #12]
 80065d8:	0c9b      	lsrs	r3, r3, #18
 80065da:	f003 030f 	and.w	r3, r3, #15
 80065de:	4a17      	ldr	r2, [pc, #92]	; (800663c <HAL_RCC_GetSysClockFreq+0x9c>)
 80065e0:	5cd3      	ldrb	r3, [r2, r3]
 80065e2:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 80065e4:	68fb      	ldr	r3, [r7, #12]
 80065e6:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80065ea:	2b00      	cmp	r3, #0
 80065ec:	d010      	beq.n	8006610 <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 80065ee:	4b11      	ldr	r3, [pc, #68]	; (8006634 <HAL_RCC_GetSysClockFreq+0x94>)
 80065f0:	685b      	ldr	r3, [r3, #4]
 80065f2:	0c5b      	lsrs	r3, r3, #17
 80065f4:	f003 0301 	and.w	r3, r3, #1
 80065f8:	4a11      	ldr	r2, [pc, #68]	; (8006640 <HAL_RCC_GetSysClockFreq+0xa0>)
 80065fa:	5cd3      	ldrb	r3, [r2, r3]
 80065fc:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 80065fe:	687b      	ldr	r3, [r7, #4]
 8006600:	4a0d      	ldr	r2, [pc, #52]	; (8006638 <HAL_RCC_GetSysClockFreq+0x98>)
 8006602:	fb03 f202 	mul.w	r2, r3, r2
 8006606:	68bb      	ldr	r3, [r7, #8]
 8006608:	fbb2 f3f3 	udiv	r3, r2, r3
 800660c:	617b      	str	r3, [r7, #20]
 800660e:	e004      	b.n	800661a <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8006610:	687b      	ldr	r3, [r7, #4]
 8006612:	4a0c      	ldr	r2, [pc, #48]	; (8006644 <HAL_RCC_GetSysClockFreq+0xa4>)
 8006614:	fb02 f303 	mul.w	r3, r2, r3
 8006618:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 800661a:	697b      	ldr	r3, [r7, #20]
 800661c:	613b      	str	r3, [r7, #16]
      break;
 800661e:	e002      	b.n	8006626 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8006620:	4b05      	ldr	r3, [pc, #20]	; (8006638 <HAL_RCC_GetSysClockFreq+0x98>)
 8006622:	613b      	str	r3, [r7, #16]
      break;
 8006624:	bf00      	nop
    }
  }
  return sysclockfreq;
 8006626:	693b      	ldr	r3, [r7, #16]
}
 8006628:	4618      	mov	r0, r3
 800662a:	371c      	adds	r7, #28
 800662c:	46bd      	mov	sp, r7
 800662e:	bc80      	pop	{r7}
 8006630:	4770      	bx	lr
 8006632:	bf00      	nop
 8006634:	40021000 	.word	0x40021000
 8006638:	007a1200 	.word	0x007a1200
 800663c:	080084cc 	.word	0x080084cc
 8006640:	080084dc 	.word	0x080084dc
 8006644:	003d0900 	.word	0x003d0900

08006648 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8006648:	b480      	push	{r7}
 800664a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800664c:	4b02      	ldr	r3, [pc, #8]	; (8006658 <HAL_RCC_GetHCLKFreq+0x10>)
 800664e:	681b      	ldr	r3, [r3, #0]
}
 8006650:	4618      	mov	r0, r3
 8006652:	46bd      	mov	sp, r7
 8006654:	bc80      	pop	{r7}
 8006656:	4770      	bx	lr
 8006658:	20000008 	.word	0x20000008

0800665c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800665c:	b580      	push	{r7, lr}
 800665e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8006660:	f7ff fff2 	bl	8006648 <HAL_RCC_GetHCLKFreq>
 8006664:	4602      	mov	r2, r0
 8006666:	4b05      	ldr	r3, [pc, #20]	; (800667c <HAL_RCC_GetPCLK1Freq+0x20>)
 8006668:	685b      	ldr	r3, [r3, #4]
 800666a:	0a1b      	lsrs	r3, r3, #8
 800666c:	f003 0307 	and.w	r3, r3, #7
 8006670:	4903      	ldr	r1, [pc, #12]	; (8006680 <HAL_RCC_GetPCLK1Freq+0x24>)
 8006672:	5ccb      	ldrb	r3, [r1, r3]
 8006674:	fa22 f303 	lsr.w	r3, r2, r3
}
 8006678:	4618      	mov	r0, r3
 800667a:	bd80      	pop	{r7, pc}
 800667c:	40021000 	.word	0x40021000
 8006680:	080084c4 	.word	0x080084c4

08006684 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8006684:	b580      	push	{r7, lr}
 8006686:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8006688:	f7ff ffde 	bl	8006648 <HAL_RCC_GetHCLKFreq>
 800668c:	4602      	mov	r2, r0
 800668e:	4b05      	ldr	r3, [pc, #20]	; (80066a4 <HAL_RCC_GetPCLK2Freq+0x20>)
 8006690:	685b      	ldr	r3, [r3, #4]
 8006692:	0adb      	lsrs	r3, r3, #11
 8006694:	f003 0307 	and.w	r3, r3, #7
 8006698:	4903      	ldr	r1, [pc, #12]	; (80066a8 <HAL_RCC_GetPCLK2Freq+0x24>)
 800669a:	5ccb      	ldrb	r3, [r1, r3]
 800669c:	fa22 f303 	lsr.w	r3, r2, r3
}
 80066a0:	4618      	mov	r0, r3
 80066a2:	bd80      	pop	{r7, pc}
 80066a4:	40021000 	.word	0x40021000
 80066a8:	080084c4 	.word	0x080084c4

080066ac <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 80066ac:	b480      	push	{r7}
 80066ae:	b085      	sub	sp, #20
 80066b0:	af00      	add	r7, sp, #0
 80066b2:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 80066b4:	4b0a      	ldr	r3, [pc, #40]	; (80066e0 <RCC_Delay+0x34>)
 80066b6:	681b      	ldr	r3, [r3, #0]
 80066b8:	4a0a      	ldr	r2, [pc, #40]	; (80066e4 <RCC_Delay+0x38>)
 80066ba:	fba2 2303 	umull	r2, r3, r2, r3
 80066be:	0a5b      	lsrs	r3, r3, #9
 80066c0:	687a      	ldr	r2, [r7, #4]
 80066c2:	fb02 f303 	mul.w	r3, r2, r3
 80066c6:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 80066c8:	bf00      	nop
  }
  while (Delay --);
 80066ca:	68fb      	ldr	r3, [r7, #12]
 80066cc:	1e5a      	subs	r2, r3, #1
 80066ce:	60fa      	str	r2, [r7, #12]
 80066d0:	2b00      	cmp	r3, #0
 80066d2:	d1f9      	bne.n	80066c8 <RCC_Delay+0x1c>
}
 80066d4:	bf00      	nop
 80066d6:	bf00      	nop
 80066d8:	3714      	adds	r7, #20
 80066da:	46bd      	mov	sp, r7
 80066dc:	bc80      	pop	{r7}
 80066de:	4770      	bx	lr
 80066e0:	20000008 	.word	0x20000008
 80066e4:	10624dd3 	.word	0x10624dd3

080066e8 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80066e8:	b580      	push	{r7, lr}
 80066ea:	b082      	sub	sp, #8
 80066ec:	af00      	add	r7, sp, #0
 80066ee:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80066f0:	687b      	ldr	r3, [r7, #4]
 80066f2:	2b00      	cmp	r3, #0
 80066f4:	d101      	bne.n	80066fa <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80066f6:	2301      	movs	r3, #1
 80066f8:	e042      	b.n	8006780 <HAL_UART_Init+0x98>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 80066fa:	687b      	ldr	r3, [r7, #4]
 80066fc:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8006700:	b2db      	uxtb	r3, r3
 8006702:	2b00      	cmp	r3, #0
 8006704:	d106      	bne.n	8006714 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8006706:	687b      	ldr	r3, [r7, #4]
 8006708:	2200      	movs	r2, #0
 800670a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800670e:	6878      	ldr	r0, [r7, #4]
 8006710:	f7fc ffcc 	bl	80036ac <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8006714:	687b      	ldr	r3, [r7, #4]
 8006716:	2224      	movs	r2, #36	; 0x24
 8006718:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 800671c:	687b      	ldr	r3, [r7, #4]
 800671e:	681b      	ldr	r3, [r3, #0]
 8006720:	68da      	ldr	r2, [r3, #12]
 8006722:	687b      	ldr	r3, [r7, #4]
 8006724:	681b      	ldr	r3, [r3, #0]
 8006726:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800672a:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 800672c:	6878      	ldr	r0, [r7, #4]
 800672e:	f000 fdc3 	bl	80072b8 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8006732:	687b      	ldr	r3, [r7, #4]
 8006734:	681b      	ldr	r3, [r3, #0]
 8006736:	691a      	ldr	r2, [r3, #16]
 8006738:	687b      	ldr	r3, [r7, #4]
 800673a:	681b      	ldr	r3, [r3, #0]
 800673c:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8006740:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8006742:	687b      	ldr	r3, [r7, #4]
 8006744:	681b      	ldr	r3, [r3, #0]
 8006746:	695a      	ldr	r2, [r3, #20]
 8006748:	687b      	ldr	r3, [r7, #4]
 800674a:	681b      	ldr	r3, [r3, #0]
 800674c:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8006750:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8006752:	687b      	ldr	r3, [r7, #4]
 8006754:	681b      	ldr	r3, [r3, #0]
 8006756:	68da      	ldr	r2, [r3, #12]
 8006758:	687b      	ldr	r3, [r7, #4]
 800675a:	681b      	ldr	r3, [r3, #0]
 800675c:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8006760:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006762:	687b      	ldr	r3, [r7, #4]
 8006764:	2200      	movs	r2, #0
 8006766:	645a      	str	r2, [r3, #68]	; 0x44
  huart->gState = HAL_UART_STATE_READY;
 8006768:	687b      	ldr	r3, [r7, #4]
 800676a:	2220      	movs	r2, #32
 800676c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8006770:	687b      	ldr	r3, [r7, #4]
 8006772:	2220      	movs	r2, #32
 8006774:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8006778:	687b      	ldr	r3, [r7, #4]
 800677a:	2200      	movs	r2, #0
 800677c:	635a      	str	r2, [r3, #52]	; 0x34

  return HAL_OK;
 800677e:	2300      	movs	r3, #0
}
 8006780:	4618      	mov	r0, r3
 8006782:	3708      	adds	r7, #8
 8006784:	46bd      	mov	sp, r7
 8006786:	bd80      	pop	{r7, pc}

08006788 <HAL_UART_Transmit_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_DMA(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size)
{
 8006788:	b580      	push	{r7, lr}
 800678a:	b08c      	sub	sp, #48	; 0x30
 800678c:	af00      	add	r7, sp, #0
 800678e:	60f8      	str	r0, [r7, #12]
 8006790:	60b9      	str	r1, [r7, #8]
 8006792:	4613      	mov	r3, r2
 8006794:	80fb      	strh	r3, [r7, #6]
  const uint32_t *tmp;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8006796:	68fb      	ldr	r3, [r7, #12]
 8006798:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800679c:	b2db      	uxtb	r3, r3
 800679e:	2b20      	cmp	r3, #32
 80067a0:	d156      	bne.n	8006850 <HAL_UART_Transmit_DMA+0xc8>
  {
    if ((pData == NULL) || (Size == 0U))
 80067a2:	68bb      	ldr	r3, [r7, #8]
 80067a4:	2b00      	cmp	r3, #0
 80067a6:	d002      	beq.n	80067ae <HAL_UART_Transmit_DMA+0x26>
 80067a8:	88fb      	ldrh	r3, [r7, #6]
 80067aa:	2b00      	cmp	r3, #0
 80067ac:	d101      	bne.n	80067b2 <HAL_UART_Transmit_DMA+0x2a>
    {
      return HAL_ERROR;
 80067ae:	2301      	movs	r3, #1
 80067b0:	e04f      	b.n	8006852 <HAL_UART_Transmit_DMA+0xca>
    }

    huart->pTxBuffPtr = pData;
 80067b2:	68ba      	ldr	r2, [r7, #8]
 80067b4:	68fb      	ldr	r3, [r7, #12]
 80067b6:	621a      	str	r2, [r3, #32]
    huart->TxXferSize = Size;
 80067b8:	68fb      	ldr	r3, [r7, #12]
 80067ba:	88fa      	ldrh	r2, [r7, #6]
 80067bc:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 80067be:	68fb      	ldr	r3, [r7, #12]
 80067c0:	88fa      	ldrh	r2, [r7, #6]
 80067c2:	84da      	strh	r2, [r3, #38]	; 0x26

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80067c4:	68fb      	ldr	r3, [r7, #12]
 80067c6:	2200      	movs	r2, #0
 80067c8:	645a      	str	r2, [r3, #68]	; 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80067ca:	68fb      	ldr	r3, [r7, #12]
 80067cc:	2221      	movs	r2, #33	; 0x21
 80067ce:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Set the UART DMA transfer complete callback */
    huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
 80067d2:	68fb      	ldr	r3, [r7, #12]
 80067d4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80067d6:	4a21      	ldr	r2, [pc, #132]	; (800685c <HAL_UART_Transmit_DMA+0xd4>)
 80067d8:	629a      	str	r2, [r3, #40]	; 0x28

    /* Set the UART DMA Half transfer complete callback */
    huart->hdmatx->XferHalfCpltCallback = UART_DMATxHalfCplt;
 80067da:	68fb      	ldr	r3, [r7, #12]
 80067dc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80067de:	4a20      	ldr	r2, [pc, #128]	; (8006860 <HAL_UART_Transmit_DMA+0xd8>)
 80067e0:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Set the DMA error callback */
    huart->hdmatx->XferErrorCallback = UART_DMAError;
 80067e2:	68fb      	ldr	r3, [r7, #12]
 80067e4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80067e6:	4a1f      	ldr	r2, [pc, #124]	; (8006864 <HAL_UART_Transmit_DMA+0xdc>)
 80067e8:	631a      	str	r2, [r3, #48]	; 0x30

    /* Set the DMA abort callback */
    huart->hdmatx->XferAbortCallback = NULL;
 80067ea:	68fb      	ldr	r3, [r7, #12]
 80067ec:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80067ee:	2200      	movs	r2, #0
 80067f0:	635a      	str	r2, [r3, #52]	; 0x34

    /* Enable the UART transmit DMA channel */
    tmp = (const uint32_t *)&pData;
 80067f2:	f107 0308 	add.w	r3, r7, #8
 80067f6:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_DMA_Start_IT(huart->hdmatx, *(const uint32_t *)tmp, (uint32_t)&huart->Instance->DR, Size);
 80067f8:	68fb      	ldr	r3, [r7, #12]
 80067fa:	6b98      	ldr	r0, [r3, #56]	; 0x38
 80067fc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80067fe:	6819      	ldr	r1, [r3, #0]
 8006800:	68fb      	ldr	r3, [r7, #12]
 8006802:	681b      	ldr	r3, [r3, #0]
 8006804:	3304      	adds	r3, #4
 8006806:	461a      	mov	r2, r3
 8006808:	88fb      	ldrh	r3, [r7, #6]
 800680a:	f7fd fa35 	bl	8003c78 <HAL_DMA_Start_IT>

    /* Clear the TC flag in the SR register by writing 0 to it */
    __HAL_UART_CLEAR_FLAG(huart, UART_FLAG_TC);
 800680e:	68fb      	ldr	r3, [r7, #12]
 8006810:	681b      	ldr	r3, [r3, #0]
 8006812:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8006816:	601a      	str	r2, [r3, #0]

    /* Enable the DMA transfer for transmit request by setting the DMAT bit
       in the UART CR3 register */
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8006818:	68fb      	ldr	r3, [r7, #12]
 800681a:	681b      	ldr	r3, [r3, #0]
 800681c:	3314      	adds	r3, #20
 800681e:	61bb      	str	r3, [r7, #24]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006820:	69bb      	ldr	r3, [r7, #24]
 8006822:	e853 3f00 	ldrex	r3, [r3]
 8006826:	617b      	str	r3, [r7, #20]
   return(result);
 8006828:	697b      	ldr	r3, [r7, #20]
 800682a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800682e:	62bb      	str	r3, [r7, #40]	; 0x28
 8006830:	68fb      	ldr	r3, [r7, #12]
 8006832:	681b      	ldr	r3, [r3, #0]
 8006834:	3314      	adds	r3, #20
 8006836:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8006838:	627a      	str	r2, [r7, #36]	; 0x24
 800683a:	623b      	str	r3, [r7, #32]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800683c:	6a39      	ldr	r1, [r7, #32]
 800683e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006840:	e841 2300 	strex	r3, r2, [r1]
 8006844:	61fb      	str	r3, [r7, #28]
   return(result);
 8006846:	69fb      	ldr	r3, [r7, #28]
 8006848:	2b00      	cmp	r3, #0
 800684a:	d1e5      	bne.n	8006818 <HAL_UART_Transmit_DMA+0x90>

    return HAL_OK;
 800684c:	2300      	movs	r3, #0
 800684e:	e000      	b.n	8006852 <HAL_UART_Transmit_DMA+0xca>
  }
  else
  {
    return HAL_BUSY;
 8006850:	2302      	movs	r3, #2
  }
}
 8006852:	4618      	mov	r0, r3
 8006854:	3730      	adds	r7, #48	; 0x30
 8006856:	46bd      	mov	sp, r7
 8006858:	bd80      	pop	{r7, pc}
 800685a:	bf00      	nop
 800685c:	08006deb 	.word	0x08006deb
 8006860:	08006e85 	.word	0x08006e85
 8006864:	08006ea1 	.word	0x08006ea1

08006868 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8006868:	b580      	push	{r7, lr}
 800686a:	b0ba      	sub	sp, #232	; 0xe8
 800686c:	af00      	add	r7, sp, #0
 800686e:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8006870:	687b      	ldr	r3, [r7, #4]
 8006872:	681b      	ldr	r3, [r3, #0]
 8006874:	681b      	ldr	r3, [r3, #0]
 8006876:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800687a:	687b      	ldr	r3, [r7, #4]
 800687c:	681b      	ldr	r3, [r3, #0]
 800687e:	68db      	ldr	r3, [r3, #12]
 8006880:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8006884:	687b      	ldr	r3, [r7, #4]
 8006886:	681b      	ldr	r3, [r3, #0]
 8006888:	695b      	ldr	r3, [r3, #20]
 800688a:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
  uint32_t errorflags = 0x00U;
 800688e:	2300      	movs	r3, #0
 8006890:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  uint32_t dmarequest = 0x00U;
 8006894:	2300      	movs	r3, #0
 8006896:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 800689a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800689e:	f003 030f 	and.w	r3, r3, #15
 80068a2:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == RESET)
 80068a6:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 80068aa:	2b00      	cmp	r3, #0
 80068ac:	d10f      	bne.n	80068ce <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80068ae:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80068b2:	f003 0320 	and.w	r3, r3, #32
 80068b6:	2b00      	cmp	r3, #0
 80068b8:	d009      	beq.n	80068ce <HAL_UART_IRQHandler+0x66>
 80068ba:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80068be:	f003 0320 	and.w	r3, r3, #32
 80068c2:	2b00      	cmp	r3, #0
 80068c4:	d003      	beq.n	80068ce <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 80068c6:	6878      	ldr	r0, [r7, #4]
 80068c8:	f000 fc38 	bl	800713c <UART_Receive_IT>
      return;
 80068cc:	e25b      	b.n	8006d86 <HAL_UART_IRQHandler+0x51e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 80068ce:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 80068d2:	2b00      	cmp	r3, #0
 80068d4:	f000 80de 	beq.w	8006a94 <HAL_UART_IRQHandler+0x22c>
 80068d8:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80068dc:	f003 0301 	and.w	r3, r3, #1
 80068e0:	2b00      	cmp	r3, #0
 80068e2:	d106      	bne.n	80068f2 <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 80068e4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80068e8:	f403 7390 	and.w	r3, r3, #288	; 0x120
 80068ec:	2b00      	cmp	r3, #0
 80068ee:	f000 80d1 	beq.w	8006a94 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 80068f2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80068f6:	f003 0301 	and.w	r3, r3, #1
 80068fa:	2b00      	cmp	r3, #0
 80068fc:	d00b      	beq.n	8006916 <HAL_UART_IRQHandler+0xae>
 80068fe:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8006902:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006906:	2b00      	cmp	r3, #0
 8006908:	d005      	beq.n	8006916 <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800690a:	687b      	ldr	r3, [r7, #4]
 800690c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800690e:	f043 0201 	orr.w	r2, r3, #1
 8006912:	687b      	ldr	r3, [r7, #4]
 8006914:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8006916:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800691a:	f003 0304 	and.w	r3, r3, #4
 800691e:	2b00      	cmp	r3, #0
 8006920:	d00b      	beq.n	800693a <HAL_UART_IRQHandler+0xd2>
 8006922:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8006926:	f003 0301 	and.w	r3, r3, #1
 800692a:	2b00      	cmp	r3, #0
 800692c:	d005      	beq.n	800693a <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800692e:	687b      	ldr	r3, [r7, #4]
 8006930:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006932:	f043 0202 	orr.w	r2, r3, #2
 8006936:	687b      	ldr	r3, [r7, #4]
 8006938:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800693a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800693e:	f003 0302 	and.w	r3, r3, #2
 8006942:	2b00      	cmp	r3, #0
 8006944:	d00b      	beq.n	800695e <HAL_UART_IRQHandler+0xf6>
 8006946:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800694a:	f003 0301 	and.w	r3, r3, #1
 800694e:	2b00      	cmp	r3, #0
 8006950:	d005      	beq.n	800695e <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8006952:	687b      	ldr	r3, [r7, #4]
 8006954:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006956:	f043 0204 	orr.w	r2, r3, #4
 800695a:	687b      	ldr	r3, [r7, #4]
 800695c:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 800695e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006962:	f003 0308 	and.w	r3, r3, #8
 8006966:	2b00      	cmp	r3, #0
 8006968:	d011      	beq.n	800698e <HAL_UART_IRQHandler+0x126>
 800696a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800696e:	f003 0320 	and.w	r3, r3, #32
 8006972:	2b00      	cmp	r3, #0
 8006974:	d105      	bne.n	8006982 <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 8006976:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800697a:	f003 0301 	and.w	r3, r3, #1
 800697e:	2b00      	cmp	r3, #0
 8006980:	d005      	beq.n	800698e <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8006982:	687b      	ldr	r3, [r7, #4]
 8006984:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006986:	f043 0208 	orr.w	r2, r3, #8
 800698a:	687b      	ldr	r3, [r7, #4]
 800698c:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800698e:	687b      	ldr	r3, [r7, #4]
 8006990:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006992:	2b00      	cmp	r3, #0
 8006994:	f000 81f2 	beq.w	8006d7c <HAL_UART_IRQHandler+0x514>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8006998:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800699c:	f003 0320 	and.w	r3, r3, #32
 80069a0:	2b00      	cmp	r3, #0
 80069a2:	d008      	beq.n	80069b6 <HAL_UART_IRQHandler+0x14e>
 80069a4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80069a8:	f003 0320 	and.w	r3, r3, #32
 80069ac:	2b00      	cmp	r3, #0
 80069ae:	d002      	beq.n	80069b6 <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 80069b0:	6878      	ldr	r0, [r7, #4]
 80069b2:	f000 fbc3 	bl	800713c <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 80069b6:	687b      	ldr	r3, [r7, #4]
 80069b8:	681b      	ldr	r3, [r3, #0]
 80069ba:	695b      	ldr	r3, [r3, #20]
 80069bc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80069c0:	2b00      	cmp	r3, #0
 80069c2:	bf14      	ite	ne
 80069c4:	2301      	movne	r3, #1
 80069c6:	2300      	moveq	r3, #0
 80069c8:	b2db      	uxtb	r3, r3
 80069ca:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 80069ce:	687b      	ldr	r3, [r7, #4]
 80069d0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80069d2:	f003 0308 	and.w	r3, r3, #8
 80069d6:	2b00      	cmp	r3, #0
 80069d8:	d103      	bne.n	80069e2 <HAL_UART_IRQHandler+0x17a>
 80069da:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 80069de:	2b00      	cmp	r3, #0
 80069e0:	d04f      	beq.n	8006a82 <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 80069e2:	6878      	ldr	r0, [r7, #4]
 80069e4:	f000 facd 	bl	8006f82 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80069e8:	687b      	ldr	r3, [r7, #4]
 80069ea:	681b      	ldr	r3, [r3, #0]
 80069ec:	695b      	ldr	r3, [r3, #20]
 80069ee:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80069f2:	2b00      	cmp	r3, #0
 80069f4:	d041      	beq.n	8006a7a <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80069f6:	687b      	ldr	r3, [r7, #4]
 80069f8:	681b      	ldr	r3, [r3, #0]
 80069fa:	3314      	adds	r3, #20
 80069fc:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006a00:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8006a04:	e853 3f00 	ldrex	r3, [r3]
 8006a08:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 8006a0c:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8006a10:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8006a14:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8006a18:	687b      	ldr	r3, [r7, #4]
 8006a1a:	681b      	ldr	r3, [r3, #0]
 8006a1c:	3314      	adds	r3, #20
 8006a1e:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 8006a22:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 8006a26:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006a2a:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 8006a2e:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 8006a32:	e841 2300 	strex	r3, r2, [r1]
 8006a36:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 8006a3a:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8006a3e:	2b00      	cmp	r3, #0
 8006a40:	d1d9      	bne.n	80069f6 <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8006a42:	687b      	ldr	r3, [r7, #4]
 8006a44:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006a46:	2b00      	cmp	r3, #0
 8006a48:	d013      	beq.n	8006a72 <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8006a4a:	687b      	ldr	r3, [r7, #4]
 8006a4c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006a4e:	4a7e      	ldr	r2, [pc, #504]	; (8006c48 <HAL_UART_IRQHandler+0x3e0>)
 8006a50:	635a      	str	r2, [r3, #52]	; 0x34
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8006a52:	687b      	ldr	r3, [r7, #4]
 8006a54:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006a56:	4618      	mov	r0, r3
 8006a58:	f7fd f9aa 	bl	8003db0 <HAL_DMA_Abort_IT>
 8006a5c:	4603      	mov	r3, r0
 8006a5e:	2b00      	cmp	r3, #0
 8006a60:	d016      	beq.n	8006a90 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8006a62:	687b      	ldr	r3, [r7, #4]
 8006a64:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006a66:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006a68:	687a      	ldr	r2, [r7, #4]
 8006a6a:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 8006a6c:	4610      	mov	r0, r2
 8006a6e:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006a70:	e00e      	b.n	8006a90 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8006a72:	6878      	ldr	r0, [r7, #4]
 8006a74:	f000 f9a5 	bl	8006dc2 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006a78:	e00a      	b.n	8006a90 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8006a7a:	6878      	ldr	r0, [r7, #4]
 8006a7c:	f000 f9a1 	bl	8006dc2 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006a80:	e006      	b.n	8006a90 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8006a82:	6878      	ldr	r0, [r7, #4]
 8006a84:	f000 f99d 	bl	8006dc2 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006a88:	687b      	ldr	r3, [r7, #4]
 8006a8a:	2200      	movs	r2, #0
 8006a8c:	645a      	str	r2, [r3, #68]	; 0x44
      }
    }
    return;
 8006a8e:	e175      	b.n	8006d7c <HAL_UART_IRQHandler+0x514>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006a90:	bf00      	nop
    return;
 8006a92:	e173      	b.n	8006d7c <HAL_UART_IRQHandler+0x514>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006a94:	687b      	ldr	r3, [r7, #4]
 8006a96:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006a98:	2b01      	cmp	r3, #1
 8006a9a:	f040 814f 	bne.w	8006d3c <HAL_UART_IRQHandler+0x4d4>
      && ((isrflags & USART_SR_IDLE) != 0U)
 8006a9e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006aa2:	f003 0310 	and.w	r3, r3, #16
 8006aa6:	2b00      	cmp	r3, #0
 8006aa8:	f000 8148 	beq.w	8006d3c <HAL_UART_IRQHandler+0x4d4>
      && ((cr1its & USART_SR_IDLE) != 0U))
 8006aac:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8006ab0:	f003 0310 	and.w	r3, r3, #16
 8006ab4:	2b00      	cmp	r3, #0
 8006ab6:	f000 8141 	beq.w	8006d3c <HAL_UART_IRQHandler+0x4d4>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8006aba:	2300      	movs	r3, #0
 8006abc:	60bb      	str	r3, [r7, #8]
 8006abe:	687b      	ldr	r3, [r7, #4]
 8006ac0:	681b      	ldr	r3, [r3, #0]
 8006ac2:	681b      	ldr	r3, [r3, #0]
 8006ac4:	60bb      	str	r3, [r7, #8]
 8006ac6:	687b      	ldr	r3, [r7, #4]
 8006ac8:	681b      	ldr	r3, [r3, #0]
 8006aca:	685b      	ldr	r3, [r3, #4]
 8006acc:	60bb      	str	r3, [r7, #8]
 8006ace:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006ad0:	687b      	ldr	r3, [r7, #4]
 8006ad2:	681b      	ldr	r3, [r3, #0]
 8006ad4:	695b      	ldr	r3, [r3, #20]
 8006ad6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006ada:	2b00      	cmp	r3, #0
 8006adc:	f000 80b6 	beq.w	8006c4c <HAL_UART_IRQHandler+0x3e4>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8006ae0:	687b      	ldr	r3, [r7, #4]
 8006ae2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006ae4:	681b      	ldr	r3, [r3, #0]
 8006ae6:	685b      	ldr	r3, [r3, #4]
 8006ae8:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 8006aec:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 8006af0:	2b00      	cmp	r3, #0
 8006af2:	f000 8145 	beq.w	8006d80 <HAL_UART_IRQHandler+0x518>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8006af6:	687b      	ldr	r3, [r7, #4]
 8006af8:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8006afa:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8006afe:	429a      	cmp	r2, r3
 8006b00:	f080 813e 	bcs.w	8006d80 <HAL_UART_IRQHandler+0x518>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8006b04:	687b      	ldr	r3, [r7, #4]
 8006b06:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8006b0a:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8006b0c:	687b      	ldr	r3, [r7, #4]
 8006b0e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006b10:	699b      	ldr	r3, [r3, #24]
 8006b12:	2b20      	cmp	r3, #32
 8006b14:	f000 8088 	beq.w	8006c28 <HAL_UART_IRQHandler+0x3c0>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8006b18:	687b      	ldr	r3, [r7, #4]
 8006b1a:	681b      	ldr	r3, [r3, #0]
 8006b1c:	330c      	adds	r3, #12
 8006b1e:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006b22:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8006b26:	e853 3f00 	ldrex	r3, [r3]
 8006b2a:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 8006b2e:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8006b32:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8006b36:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8006b3a:	687b      	ldr	r3, [r7, #4]
 8006b3c:	681b      	ldr	r3, [r3, #0]
 8006b3e:	330c      	adds	r3, #12
 8006b40:	f8d7 20b8 	ldr.w	r2, [r7, #184]	; 0xb8
 8006b44:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 8006b48:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006b4c:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 8006b50:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 8006b54:	e841 2300 	strex	r3, r2, [r1]
 8006b58:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 8006b5c:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8006b60:	2b00      	cmp	r3, #0
 8006b62:	d1d9      	bne.n	8006b18 <HAL_UART_IRQHandler+0x2b0>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006b64:	687b      	ldr	r3, [r7, #4]
 8006b66:	681b      	ldr	r3, [r3, #0]
 8006b68:	3314      	adds	r3, #20
 8006b6a:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006b6c:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8006b6e:	e853 3f00 	ldrex	r3, [r3]
 8006b72:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 8006b74:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8006b76:	f023 0301 	bic.w	r3, r3, #1
 8006b7a:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8006b7e:	687b      	ldr	r3, [r7, #4]
 8006b80:	681b      	ldr	r3, [r3, #0]
 8006b82:	3314      	adds	r3, #20
 8006b84:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 8006b88:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 8006b8c:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006b8e:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 8006b90:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 8006b94:	e841 2300 	strex	r3, r2, [r1]
 8006b98:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 8006b9a:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8006b9c:	2b00      	cmp	r3, #0
 8006b9e:	d1e1      	bne.n	8006b64 <HAL_UART_IRQHandler+0x2fc>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8006ba0:	687b      	ldr	r3, [r7, #4]
 8006ba2:	681b      	ldr	r3, [r3, #0]
 8006ba4:	3314      	adds	r3, #20
 8006ba6:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006ba8:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8006baa:	e853 3f00 	ldrex	r3, [r3]
 8006bae:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 8006bb0:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8006bb2:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8006bb6:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8006bba:	687b      	ldr	r3, [r7, #4]
 8006bbc:	681b      	ldr	r3, [r3, #0]
 8006bbe:	3314      	adds	r3, #20
 8006bc0:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 8006bc4:	66fa      	str	r2, [r7, #108]	; 0x6c
 8006bc6:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006bc8:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 8006bca:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 8006bcc:	e841 2300 	strex	r3, r2, [r1]
 8006bd0:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 8006bd2:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8006bd4:	2b00      	cmp	r3, #0
 8006bd6:	d1e3      	bne.n	8006ba0 <HAL_UART_IRQHandler+0x338>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8006bd8:	687b      	ldr	r3, [r7, #4]
 8006bda:	2220      	movs	r2, #32
 8006bdc:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006be0:	687b      	ldr	r3, [r7, #4]
 8006be2:	2200      	movs	r2, #0
 8006be4:	631a      	str	r2, [r3, #48]	; 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006be6:	687b      	ldr	r3, [r7, #4]
 8006be8:	681b      	ldr	r3, [r3, #0]
 8006bea:	330c      	adds	r3, #12
 8006bec:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006bee:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8006bf0:	e853 3f00 	ldrex	r3, [r3]
 8006bf4:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 8006bf6:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8006bf8:	f023 0310 	bic.w	r3, r3, #16
 8006bfc:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 8006c00:	687b      	ldr	r3, [r7, #4]
 8006c02:	681b      	ldr	r3, [r3, #0]
 8006c04:	330c      	adds	r3, #12
 8006c06:	f8d7 20ac 	ldr.w	r2, [r7, #172]	; 0xac
 8006c0a:	65ba      	str	r2, [r7, #88]	; 0x58
 8006c0c:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006c0e:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8006c10:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8006c12:	e841 2300 	strex	r3, r2, [r1]
 8006c16:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 8006c18:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8006c1a:	2b00      	cmp	r3, #0
 8006c1c:	d1e3      	bne.n	8006be6 <HAL_UART_IRQHandler+0x37e>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8006c1e:	687b      	ldr	r3, [r7, #4]
 8006c20:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006c22:	4618      	mov	r0, r3
 8006c24:	f7fd f888 	bl	8003d38 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8006c28:	687b      	ldr	r3, [r7, #4]
 8006c2a:	2202      	movs	r2, #2
 8006c2c:	635a      	str	r2, [r3, #52]	; 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8006c2e:	687b      	ldr	r3, [r7, #4]
 8006c30:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8006c32:	687b      	ldr	r3, [r7, #4]
 8006c34:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8006c36:	b29b      	uxth	r3, r3
 8006c38:	1ad3      	subs	r3, r2, r3
 8006c3a:	b29b      	uxth	r3, r3
 8006c3c:	4619      	mov	r1, r3
 8006c3e:	6878      	ldr	r0, [r7, #4]
 8006c40:	f000 f8c8 	bl	8006dd4 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8006c44:	e09c      	b.n	8006d80 <HAL_UART_IRQHandler+0x518>
 8006c46:	bf00      	nop
 8006c48:	08007047 	.word	0x08007047
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8006c4c:	687b      	ldr	r3, [r7, #4]
 8006c4e:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8006c50:	687b      	ldr	r3, [r7, #4]
 8006c52:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8006c54:	b29b      	uxth	r3, r3
 8006c56:	1ad3      	subs	r3, r2, r3
 8006c58:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 8006c5c:	687b      	ldr	r3, [r7, #4]
 8006c5e:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8006c60:	b29b      	uxth	r3, r3
 8006c62:	2b00      	cmp	r3, #0
 8006c64:	f000 808e 	beq.w	8006d84 <HAL_UART_IRQHandler+0x51c>
          && (nb_rx_data > 0U))
 8006c68:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8006c6c:	2b00      	cmp	r3, #0
 8006c6e:	f000 8089 	beq.w	8006d84 <HAL_UART_IRQHandler+0x51c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8006c72:	687b      	ldr	r3, [r7, #4]
 8006c74:	681b      	ldr	r3, [r3, #0]
 8006c76:	330c      	adds	r3, #12
 8006c78:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006c7a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006c7c:	e853 3f00 	ldrex	r3, [r3]
 8006c80:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8006c82:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006c84:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8006c88:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8006c8c:	687b      	ldr	r3, [r7, #4]
 8006c8e:	681b      	ldr	r3, [r3, #0]
 8006c90:	330c      	adds	r3, #12
 8006c92:	f8d7 20c8 	ldr.w	r2, [r7, #200]	; 0xc8
 8006c96:	647a      	str	r2, [r7, #68]	; 0x44
 8006c98:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006c9a:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8006c9c:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8006c9e:	e841 2300 	strex	r3, r2, [r1]
 8006ca2:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8006ca4:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8006ca6:	2b00      	cmp	r3, #0
 8006ca8:	d1e3      	bne.n	8006c72 <HAL_UART_IRQHandler+0x40a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006caa:	687b      	ldr	r3, [r7, #4]
 8006cac:	681b      	ldr	r3, [r3, #0]
 8006cae:	3314      	adds	r3, #20
 8006cb0:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006cb2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006cb4:	e853 3f00 	ldrex	r3, [r3]
 8006cb8:	623b      	str	r3, [r7, #32]
   return(result);
 8006cba:	6a3b      	ldr	r3, [r7, #32]
 8006cbc:	f023 0301 	bic.w	r3, r3, #1
 8006cc0:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 8006cc4:	687b      	ldr	r3, [r7, #4]
 8006cc6:	681b      	ldr	r3, [r3, #0]
 8006cc8:	3314      	adds	r3, #20
 8006cca:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 8006cce:	633a      	str	r2, [r7, #48]	; 0x30
 8006cd0:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006cd2:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8006cd4:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8006cd6:	e841 2300 	strex	r3, r2, [r1]
 8006cda:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8006cdc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006cde:	2b00      	cmp	r3, #0
 8006ce0:	d1e3      	bne.n	8006caa <HAL_UART_IRQHandler+0x442>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8006ce2:	687b      	ldr	r3, [r7, #4]
 8006ce4:	2220      	movs	r2, #32
 8006ce6:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006cea:	687b      	ldr	r3, [r7, #4]
 8006cec:	2200      	movs	r2, #0
 8006cee:	631a      	str	r2, [r3, #48]	; 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006cf0:	687b      	ldr	r3, [r7, #4]
 8006cf2:	681b      	ldr	r3, [r3, #0]
 8006cf4:	330c      	adds	r3, #12
 8006cf6:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006cf8:	693b      	ldr	r3, [r7, #16]
 8006cfa:	e853 3f00 	ldrex	r3, [r3]
 8006cfe:	60fb      	str	r3, [r7, #12]
   return(result);
 8006d00:	68fb      	ldr	r3, [r7, #12]
 8006d02:	f023 0310 	bic.w	r3, r3, #16
 8006d06:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8006d0a:	687b      	ldr	r3, [r7, #4]
 8006d0c:	681b      	ldr	r3, [r3, #0]
 8006d0e:	330c      	adds	r3, #12
 8006d10:	f8d7 20c0 	ldr.w	r2, [r7, #192]	; 0xc0
 8006d14:	61fa      	str	r2, [r7, #28]
 8006d16:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006d18:	69b9      	ldr	r1, [r7, #24]
 8006d1a:	69fa      	ldr	r2, [r7, #28]
 8006d1c:	e841 2300 	strex	r3, r2, [r1]
 8006d20:	617b      	str	r3, [r7, #20]
   return(result);
 8006d22:	697b      	ldr	r3, [r7, #20]
 8006d24:	2b00      	cmp	r3, #0
 8006d26:	d1e3      	bne.n	8006cf0 <HAL_UART_IRQHandler+0x488>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8006d28:	687b      	ldr	r3, [r7, #4]
 8006d2a:	2202      	movs	r2, #2
 8006d2c:	635a      	str	r2, [r3, #52]	; 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8006d2e:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8006d32:	4619      	mov	r1, r3
 8006d34:	6878      	ldr	r0, [r7, #4]
 8006d36:	f000 f84d 	bl	8006dd4 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8006d3a:	e023      	b.n	8006d84 <HAL_UART_IRQHandler+0x51c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8006d3c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006d40:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006d44:	2b00      	cmp	r3, #0
 8006d46:	d009      	beq.n	8006d5c <HAL_UART_IRQHandler+0x4f4>
 8006d48:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8006d4c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006d50:	2b00      	cmp	r3, #0
 8006d52:	d003      	beq.n	8006d5c <HAL_UART_IRQHandler+0x4f4>
  {
    UART_Transmit_IT(huart);
 8006d54:	6878      	ldr	r0, [r7, #4]
 8006d56:	f000 f98a 	bl	800706e <UART_Transmit_IT>
    return;
 8006d5a:	e014      	b.n	8006d86 <HAL_UART_IRQHandler+0x51e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8006d5c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006d60:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006d64:	2b00      	cmp	r3, #0
 8006d66:	d00e      	beq.n	8006d86 <HAL_UART_IRQHandler+0x51e>
 8006d68:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8006d6c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006d70:	2b00      	cmp	r3, #0
 8006d72:	d008      	beq.n	8006d86 <HAL_UART_IRQHandler+0x51e>
  {
    UART_EndTransmit_IT(huart);
 8006d74:	6878      	ldr	r0, [r7, #4]
 8006d76:	f000 f9c9 	bl	800710c <UART_EndTransmit_IT>
    return;
 8006d7a:	e004      	b.n	8006d86 <HAL_UART_IRQHandler+0x51e>
    return;
 8006d7c:	bf00      	nop
 8006d7e:	e002      	b.n	8006d86 <HAL_UART_IRQHandler+0x51e>
      return;
 8006d80:	bf00      	nop
 8006d82:	e000      	b.n	8006d86 <HAL_UART_IRQHandler+0x51e>
      return;
 8006d84:	bf00      	nop
  }
}
 8006d86:	37e8      	adds	r7, #232	; 0xe8
 8006d88:	46bd      	mov	sp, r7
 8006d8a:	bd80      	pop	{r7, pc}

08006d8c <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8006d8c:	b480      	push	{r7}
 8006d8e:	b083      	sub	sp, #12
 8006d90:	af00      	add	r7, sp, #0
 8006d92:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8006d94:	bf00      	nop
 8006d96:	370c      	adds	r7, #12
 8006d98:	46bd      	mov	sp, r7
 8006d9a:	bc80      	pop	{r7}
 8006d9c:	4770      	bx	lr

08006d9e <HAL_UART_TxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8006d9e:	b480      	push	{r7}
 8006da0:	b083      	sub	sp, #12
 8006da2:	af00      	add	r7, sp, #0
 8006da4:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxHalfCpltCallback could be implemented in the user file
   */
}
 8006da6:	bf00      	nop
 8006da8:	370c      	adds	r7, #12
 8006daa:	46bd      	mov	sp, r7
 8006dac:	bc80      	pop	{r7}
 8006dae:	4770      	bx	lr

08006db0 <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8006db0:	b480      	push	{r7}
 8006db2:	b083      	sub	sp, #12
 8006db4:	af00      	add	r7, sp, #0
 8006db6:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 8006db8:	bf00      	nop
 8006dba:	370c      	adds	r7, #12
 8006dbc:	46bd      	mov	sp, r7
 8006dbe:	bc80      	pop	{r7}
 8006dc0:	4770      	bx	lr

08006dc2 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8006dc2:	b480      	push	{r7}
 8006dc4:	b083      	sub	sp, #12
 8006dc6:	af00      	add	r7, sp, #0
 8006dc8:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8006dca:	bf00      	nop
 8006dcc:	370c      	adds	r7, #12
 8006dce:	46bd      	mov	sp, r7
 8006dd0:	bc80      	pop	{r7}
 8006dd2:	4770      	bx	lr

08006dd4 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8006dd4:	b480      	push	{r7}
 8006dd6:	b083      	sub	sp, #12
 8006dd8:	af00      	add	r7, sp, #0
 8006dda:	6078      	str	r0, [r7, #4]
 8006ddc:	460b      	mov	r3, r1
 8006dde:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8006de0:	bf00      	nop
 8006de2:	370c      	adds	r7, #12
 8006de4:	46bd      	mov	sp, r7
 8006de6:	bc80      	pop	{r7}
 8006de8:	4770      	bx	lr

08006dea <UART_DMATransmitCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 8006dea:	b580      	push	{r7, lr}
 8006dec:	b090      	sub	sp, #64	; 0x40
 8006dee:	af00      	add	r7, sp, #0
 8006df0:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8006df2:	687b      	ldr	r3, [r7, #4]
 8006df4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006df6:	63fb      	str	r3, [r7, #60]	; 0x3c
  /* DMA Normal mode*/
  if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8006df8:	687b      	ldr	r3, [r7, #4]
 8006dfa:	681b      	ldr	r3, [r3, #0]
 8006dfc:	681b      	ldr	r3, [r3, #0]
 8006dfe:	f003 0320 	and.w	r3, r3, #32
 8006e02:	2b00      	cmp	r3, #0
 8006e04:	d137      	bne.n	8006e76 <UART_DMATransmitCplt+0x8c>
  {
    huart->TxXferCount = 0x00U;
 8006e06:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8006e08:	2200      	movs	r2, #0
 8006e0a:	84da      	strh	r2, [r3, #38]	; 0x26

    /* Disable the DMA transfer for transmit request by setting the DMAT bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8006e0c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8006e0e:	681b      	ldr	r3, [r3, #0]
 8006e10:	3314      	adds	r3, #20
 8006e12:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006e14:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006e16:	e853 3f00 	ldrex	r3, [r3]
 8006e1a:	623b      	str	r3, [r7, #32]
   return(result);
 8006e1c:	6a3b      	ldr	r3, [r7, #32]
 8006e1e:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8006e22:	63bb      	str	r3, [r7, #56]	; 0x38
 8006e24:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8006e26:	681b      	ldr	r3, [r3, #0]
 8006e28:	3314      	adds	r3, #20
 8006e2a:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8006e2c:	633a      	str	r2, [r7, #48]	; 0x30
 8006e2e:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006e30:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8006e32:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8006e34:	e841 2300 	strex	r3, r2, [r1]
 8006e38:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8006e3a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006e3c:	2b00      	cmp	r3, #0
 8006e3e:	d1e5      	bne.n	8006e0c <UART_DMATransmitCplt+0x22>

    /* Enable the UART Transmit Complete Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8006e40:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8006e42:	681b      	ldr	r3, [r3, #0]
 8006e44:	330c      	adds	r3, #12
 8006e46:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006e48:	693b      	ldr	r3, [r7, #16]
 8006e4a:	e853 3f00 	ldrex	r3, [r3]
 8006e4e:	60fb      	str	r3, [r7, #12]
   return(result);
 8006e50:	68fb      	ldr	r3, [r7, #12]
 8006e52:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8006e56:	637b      	str	r3, [r7, #52]	; 0x34
 8006e58:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8006e5a:	681b      	ldr	r3, [r3, #0]
 8006e5c:	330c      	adds	r3, #12
 8006e5e:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8006e60:	61fa      	str	r2, [r7, #28]
 8006e62:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006e64:	69b9      	ldr	r1, [r7, #24]
 8006e66:	69fa      	ldr	r2, [r7, #28]
 8006e68:	e841 2300 	strex	r3, r2, [r1]
 8006e6c:	617b      	str	r3, [r7, #20]
   return(result);
 8006e6e:	697b      	ldr	r3, [r7, #20]
 8006e70:	2b00      	cmp	r3, #0
 8006e72:	d1e5      	bne.n	8006e40 <UART_DMATransmitCplt+0x56>
#else
    /*Call legacy weak Tx complete callback*/
    HAL_UART_TxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8006e74:	e002      	b.n	8006e7c <UART_DMATransmitCplt+0x92>
    HAL_UART_TxCpltCallback(huart);
 8006e76:	6bf8      	ldr	r0, [r7, #60]	; 0x3c
 8006e78:	f7ff ff88 	bl	8006d8c <HAL_UART_TxCpltCallback>
}
 8006e7c:	bf00      	nop
 8006e7e:	3740      	adds	r7, #64	; 0x40
 8006e80:	46bd      	mov	sp, r7
 8006e82:	bd80      	pop	{r7, pc}

08006e84 <UART_DMATxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8006e84:	b580      	push	{r7, lr}
 8006e86:	b084      	sub	sp, #16
 8006e88:	af00      	add	r7, sp, #0
 8006e8a:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8006e8c:	687b      	ldr	r3, [r7, #4]
 8006e8e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006e90:	60fb      	str	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxHalfCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxHalfCpltCallback(huart);
 8006e92:	68f8      	ldr	r0, [r7, #12]
 8006e94:	f7ff ff83 	bl	8006d9e <HAL_UART_TxHalfCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8006e98:	bf00      	nop
 8006e9a:	3710      	adds	r7, #16
 8006e9c:	46bd      	mov	sp, r7
 8006e9e:	bd80      	pop	{r7, pc}

08006ea0 <UART_DMAError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 8006ea0:	b580      	push	{r7, lr}
 8006ea2:	b084      	sub	sp, #16
 8006ea4:	af00      	add	r7, sp, #0
 8006ea6:	6078      	str	r0, [r7, #4]
  uint32_t dmarequest = 0x00U;
 8006ea8:	2300      	movs	r3, #0
 8006eaa:	60fb      	str	r3, [r7, #12]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8006eac:	687b      	ldr	r3, [r7, #4]
 8006eae:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006eb0:	60bb      	str	r3, [r7, #8]

  /* Stop UART DMA Tx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 8006eb2:	68bb      	ldr	r3, [r7, #8]
 8006eb4:	681b      	ldr	r3, [r3, #0]
 8006eb6:	695b      	ldr	r3, [r3, #20]
 8006eb8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006ebc:	2b00      	cmp	r3, #0
 8006ebe:	bf14      	ite	ne
 8006ec0:	2301      	movne	r3, #1
 8006ec2:	2300      	moveq	r3, #0
 8006ec4:	b2db      	uxtb	r3, r3
 8006ec6:	60fb      	str	r3, [r7, #12]
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 8006ec8:	68bb      	ldr	r3, [r7, #8]
 8006eca:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8006ece:	b2db      	uxtb	r3, r3
 8006ed0:	2b21      	cmp	r3, #33	; 0x21
 8006ed2:	d108      	bne.n	8006ee6 <UART_DMAError+0x46>
 8006ed4:	68fb      	ldr	r3, [r7, #12]
 8006ed6:	2b00      	cmp	r3, #0
 8006ed8:	d005      	beq.n	8006ee6 <UART_DMAError+0x46>
  {
    huart->TxXferCount = 0x00U;
 8006eda:	68bb      	ldr	r3, [r7, #8]
 8006edc:	2200      	movs	r2, #0
 8006ede:	84da      	strh	r2, [r3, #38]	; 0x26
    UART_EndTxTransfer(huart);
 8006ee0:	68b8      	ldr	r0, [r7, #8]
 8006ee2:	f000 f827 	bl	8006f34 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8006ee6:	68bb      	ldr	r3, [r7, #8]
 8006ee8:	681b      	ldr	r3, [r3, #0]
 8006eea:	695b      	ldr	r3, [r3, #20]
 8006eec:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006ef0:	2b00      	cmp	r3, #0
 8006ef2:	bf14      	ite	ne
 8006ef4:	2301      	movne	r3, #1
 8006ef6:	2300      	moveq	r3, #0
 8006ef8:	b2db      	uxtb	r3, r3
 8006efa:	60fb      	str	r3, [r7, #12]
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 8006efc:	68bb      	ldr	r3, [r7, #8]
 8006efe:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8006f02:	b2db      	uxtb	r3, r3
 8006f04:	2b22      	cmp	r3, #34	; 0x22
 8006f06:	d108      	bne.n	8006f1a <UART_DMAError+0x7a>
 8006f08:	68fb      	ldr	r3, [r7, #12]
 8006f0a:	2b00      	cmp	r3, #0
 8006f0c:	d005      	beq.n	8006f1a <UART_DMAError+0x7a>
  {
    huart->RxXferCount = 0x00U;
 8006f0e:	68bb      	ldr	r3, [r7, #8]
 8006f10:	2200      	movs	r2, #0
 8006f12:	85da      	strh	r2, [r3, #46]	; 0x2e
    UART_EndRxTransfer(huart);
 8006f14:	68b8      	ldr	r0, [r7, #8]
 8006f16:	f000 f834 	bl	8006f82 <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 8006f1a:	68bb      	ldr	r3, [r7, #8]
 8006f1c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006f1e:	f043 0210 	orr.w	r2, r3, #16
 8006f22:	68bb      	ldr	r3, [r7, #8]
 8006f24:	645a      	str	r2, [r3, #68]	; 0x44
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8006f26:	68b8      	ldr	r0, [r7, #8]
 8006f28:	f7ff ff4b 	bl	8006dc2 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8006f2c:	bf00      	nop
 8006f2e:	3710      	adds	r7, #16
 8006f30:	46bd      	mov	sp, r7
 8006f32:	bd80      	pop	{r7, pc}

08006f34 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 8006f34:	b480      	push	{r7}
 8006f36:	b089      	sub	sp, #36	; 0x24
 8006f38:	af00      	add	r7, sp, #0
 8006f3a:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE and TCIE interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 8006f3c:	687b      	ldr	r3, [r7, #4]
 8006f3e:	681b      	ldr	r3, [r3, #0]
 8006f40:	330c      	adds	r3, #12
 8006f42:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006f44:	68fb      	ldr	r3, [r7, #12]
 8006f46:	e853 3f00 	ldrex	r3, [r3]
 8006f4a:	60bb      	str	r3, [r7, #8]
   return(result);
 8006f4c:	68bb      	ldr	r3, [r7, #8]
 8006f4e:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 8006f52:	61fb      	str	r3, [r7, #28]
 8006f54:	687b      	ldr	r3, [r7, #4]
 8006f56:	681b      	ldr	r3, [r3, #0]
 8006f58:	330c      	adds	r3, #12
 8006f5a:	69fa      	ldr	r2, [r7, #28]
 8006f5c:	61ba      	str	r2, [r7, #24]
 8006f5e:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006f60:	6979      	ldr	r1, [r7, #20]
 8006f62:	69ba      	ldr	r2, [r7, #24]
 8006f64:	e841 2300 	strex	r3, r2, [r1]
 8006f68:	613b      	str	r3, [r7, #16]
   return(result);
 8006f6a:	693b      	ldr	r3, [r7, #16]
 8006f6c:	2b00      	cmp	r3, #0
 8006f6e:	d1e5      	bne.n	8006f3c <UART_EndTxTransfer+0x8>

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8006f70:	687b      	ldr	r3, [r7, #4]
 8006f72:	2220      	movs	r2, #32
 8006f74:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
}
 8006f78:	bf00      	nop
 8006f7a:	3724      	adds	r7, #36	; 0x24
 8006f7c:	46bd      	mov	sp, r7
 8006f7e:	bc80      	pop	{r7}
 8006f80:	4770      	bx	lr

08006f82 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8006f82:	b480      	push	{r7}
 8006f84:	b095      	sub	sp, #84	; 0x54
 8006f86:	af00      	add	r7, sp, #0
 8006f88:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8006f8a:	687b      	ldr	r3, [r7, #4]
 8006f8c:	681b      	ldr	r3, [r3, #0]
 8006f8e:	330c      	adds	r3, #12
 8006f90:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006f92:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006f94:	e853 3f00 	ldrex	r3, [r3]
 8006f98:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8006f9a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006f9c:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8006fa0:	64fb      	str	r3, [r7, #76]	; 0x4c
 8006fa2:	687b      	ldr	r3, [r7, #4]
 8006fa4:	681b      	ldr	r3, [r3, #0]
 8006fa6:	330c      	adds	r3, #12
 8006fa8:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8006faa:	643a      	str	r2, [r7, #64]	; 0x40
 8006fac:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006fae:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8006fb0:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8006fb2:	e841 2300 	strex	r3, r2, [r1]
 8006fb6:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8006fb8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006fba:	2b00      	cmp	r3, #0
 8006fbc:	d1e5      	bne.n	8006f8a <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006fbe:	687b      	ldr	r3, [r7, #4]
 8006fc0:	681b      	ldr	r3, [r3, #0]
 8006fc2:	3314      	adds	r3, #20
 8006fc4:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006fc6:	6a3b      	ldr	r3, [r7, #32]
 8006fc8:	e853 3f00 	ldrex	r3, [r3]
 8006fcc:	61fb      	str	r3, [r7, #28]
   return(result);
 8006fce:	69fb      	ldr	r3, [r7, #28]
 8006fd0:	f023 0301 	bic.w	r3, r3, #1
 8006fd4:	64bb      	str	r3, [r7, #72]	; 0x48
 8006fd6:	687b      	ldr	r3, [r7, #4]
 8006fd8:	681b      	ldr	r3, [r3, #0]
 8006fda:	3314      	adds	r3, #20
 8006fdc:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8006fde:	62fa      	str	r2, [r7, #44]	; 0x2c
 8006fe0:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006fe2:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8006fe4:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8006fe6:	e841 2300 	strex	r3, r2, [r1]
 8006fea:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8006fec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006fee:	2b00      	cmp	r3, #0
 8006ff0:	d1e5      	bne.n	8006fbe <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006ff2:	687b      	ldr	r3, [r7, #4]
 8006ff4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006ff6:	2b01      	cmp	r3, #1
 8006ff8:	d119      	bne.n	800702e <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006ffa:	687b      	ldr	r3, [r7, #4]
 8006ffc:	681b      	ldr	r3, [r3, #0]
 8006ffe:	330c      	adds	r3, #12
 8007000:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007002:	68fb      	ldr	r3, [r7, #12]
 8007004:	e853 3f00 	ldrex	r3, [r3]
 8007008:	60bb      	str	r3, [r7, #8]
   return(result);
 800700a:	68bb      	ldr	r3, [r7, #8]
 800700c:	f023 0310 	bic.w	r3, r3, #16
 8007010:	647b      	str	r3, [r7, #68]	; 0x44
 8007012:	687b      	ldr	r3, [r7, #4]
 8007014:	681b      	ldr	r3, [r3, #0]
 8007016:	330c      	adds	r3, #12
 8007018:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800701a:	61ba      	str	r2, [r7, #24]
 800701c:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800701e:	6979      	ldr	r1, [r7, #20]
 8007020:	69ba      	ldr	r2, [r7, #24]
 8007022:	e841 2300 	strex	r3, r2, [r1]
 8007026:	613b      	str	r3, [r7, #16]
   return(result);
 8007028:	693b      	ldr	r3, [r7, #16]
 800702a:	2b00      	cmp	r3, #0
 800702c:	d1e5      	bne.n	8006ffa <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800702e:	687b      	ldr	r3, [r7, #4]
 8007030:	2220      	movs	r2, #32
 8007032:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007036:	687b      	ldr	r3, [r7, #4]
 8007038:	2200      	movs	r2, #0
 800703a:	631a      	str	r2, [r3, #48]	; 0x30
}
 800703c:	bf00      	nop
 800703e:	3754      	adds	r7, #84	; 0x54
 8007040:	46bd      	mov	sp, r7
 8007042:	bc80      	pop	{r7}
 8007044:	4770      	bx	lr

08007046 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8007046:	b580      	push	{r7, lr}
 8007048:	b084      	sub	sp, #16
 800704a:	af00      	add	r7, sp, #0
 800704c:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800704e:	687b      	ldr	r3, [r7, #4]
 8007050:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007052:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8007054:	68fb      	ldr	r3, [r7, #12]
 8007056:	2200      	movs	r2, #0
 8007058:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 800705a:	68fb      	ldr	r3, [r7, #12]
 800705c:	2200      	movs	r2, #0
 800705e:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8007060:	68f8      	ldr	r0, [r7, #12]
 8007062:	f7ff feae 	bl	8006dc2 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8007066:	bf00      	nop
 8007068:	3710      	adds	r7, #16
 800706a:	46bd      	mov	sp, r7
 800706c:	bd80      	pop	{r7, pc}

0800706e <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 800706e:	b480      	push	{r7}
 8007070:	b085      	sub	sp, #20
 8007072:	af00      	add	r7, sp, #0
 8007074:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8007076:	687b      	ldr	r3, [r7, #4]
 8007078:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800707c:	b2db      	uxtb	r3, r3
 800707e:	2b21      	cmp	r3, #33	; 0x21
 8007080:	d13e      	bne.n	8007100 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8007082:	687b      	ldr	r3, [r7, #4]
 8007084:	689b      	ldr	r3, [r3, #8]
 8007086:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800708a:	d114      	bne.n	80070b6 <UART_Transmit_IT+0x48>
 800708c:	687b      	ldr	r3, [r7, #4]
 800708e:	691b      	ldr	r3, [r3, #16]
 8007090:	2b00      	cmp	r3, #0
 8007092:	d110      	bne.n	80070b6 <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8007094:	687b      	ldr	r3, [r7, #4]
 8007096:	6a1b      	ldr	r3, [r3, #32]
 8007098:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 800709a:	68fb      	ldr	r3, [r7, #12]
 800709c:	881b      	ldrh	r3, [r3, #0]
 800709e:	461a      	mov	r2, r3
 80070a0:	687b      	ldr	r3, [r7, #4]
 80070a2:	681b      	ldr	r3, [r3, #0]
 80070a4:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80070a8:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 80070aa:	687b      	ldr	r3, [r7, #4]
 80070ac:	6a1b      	ldr	r3, [r3, #32]
 80070ae:	1c9a      	adds	r2, r3, #2
 80070b0:	687b      	ldr	r3, [r7, #4]
 80070b2:	621a      	str	r2, [r3, #32]
 80070b4:	e008      	b.n	80070c8 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 80070b6:	687b      	ldr	r3, [r7, #4]
 80070b8:	6a1b      	ldr	r3, [r3, #32]
 80070ba:	1c59      	adds	r1, r3, #1
 80070bc:	687a      	ldr	r2, [r7, #4]
 80070be:	6211      	str	r1, [r2, #32]
 80070c0:	781a      	ldrb	r2, [r3, #0]
 80070c2:	687b      	ldr	r3, [r7, #4]
 80070c4:	681b      	ldr	r3, [r3, #0]
 80070c6:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 80070c8:	687b      	ldr	r3, [r7, #4]
 80070ca:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80070cc:	b29b      	uxth	r3, r3
 80070ce:	3b01      	subs	r3, #1
 80070d0:	b29b      	uxth	r3, r3
 80070d2:	687a      	ldr	r2, [r7, #4]
 80070d4:	4619      	mov	r1, r3
 80070d6:	84d1      	strh	r1, [r2, #38]	; 0x26
 80070d8:	2b00      	cmp	r3, #0
 80070da:	d10f      	bne.n	80070fc <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 80070dc:	687b      	ldr	r3, [r7, #4]
 80070de:	681b      	ldr	r3, [r3, #0]
 80070e0:	68da      	ldr	r2, [r3, #12]
 80070e2:	687b      	ldr	r3, [r7, #4]
 80070e4:	681b      	ldr	r3, [r3, #0]
 80070e6:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80070ea:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 80070ec:	687b      	ldr	r3, [r7, #4]
 80070ee:	681b      	ldr	r3, [r3, #0]
 80070f0:	68da      	ldr	r2, [r3, #12]
 80070f2:	687b      	ldr	r3, [r7, #4]
 80070f4:	681b      	ldr	r3, [r3, #0]
 80070f6:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80070fa:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 80070fc:	2300      	movs	r3, #0
 80070fe:	e000      	b.n	8007102 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8007100:	2302      	movs	r3, #2
  }
}
 8007102:	4618      	mov	r0, r3
 8007104:	3714      	adds	r7, #20
 8007106:	46bd      	mov	sp, r7
 8007108:	bc80      	pop	{r7}
 800710a:	4770      	bx	lr

0800710c <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800710c:	b580      	push	{r7, lr}
 800710e:	b082      	sub	sp, #8
 8007110:	af00      	add	r7, sp, #0
 8007112:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8007114:	687b      	ldr	r3, [r7, #4]
 8007116:	681b      	ldr	r3, [r3, #0]
 8007118:	68da      	ldr	r2, [r3, #12]
 800711a:	687b      	ldr	r3, [r7, #4]
 800711c:	681b      	ldr	r3, [r3, #0]
 800711e:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8007122:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8007124:	687b      	ldr	r3, [r7, #4]
 8007126:	2220      	movs	r2, #32
 8007128:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800712c:	6878      	ldr	r0, [r7, #4]
 800712e:	f7ff fe2d 	bl	8006d8c <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8007132:	2300      	movs	r3, #0
}
 8007134:	4618      	mov	r0, r3
 8007136:	3708      	adds	r7, #8
 8007138:	46bd      	mov	sp, r7
 800713a:	bd80      	pop	{r7, pc}

0800713c <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 800713c:	b580      	push	{r7, lr}
 800713e:	b08c      	sub	sp, #48	; 0x30
 8007140:	af00      	add	r7, sp, #0
 8007142:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8007144:	687b      	ldr	r3, [r7, #4]
 8007146:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 800714a:	b2db      	uxtb	r3, r3
 800714c:	2b22      	cmp	r3, #34	; 0x22
 800714e:	f040 80ae 	bne.w	80072ae <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8007152:	687b      	ldr	r3, [r7, #4]
 8007154:	689b      	ldr	r3, [r3, #8]
 8007156:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800715a:	d117      	bne.n	800718c <UART_Receive_IT+0x50>
 800715c:	687b      	ldr	r3, [r7, #4]
 800715e:	691b      	ldr	r3, [r3, #16]
 8007160:	2b00      	cmp	r3, #0
 8007162:	d113      	bne.n	800718c <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 8007164:	2300      	movs	r3, #0
 8007166:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8007168:	687b      	ldr	r3, [r7, #4]
 800716a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800716c:	62bb      	str	r3, [r7, #40]	; 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 800716e:	687b      	ldr	r3, [r7, #4]
 8007170:	681b      	ldr	r3, [r3, #0]
 8007172:	685b      	ldr	r3, [r3, #4]
 8007174:	b29b      	uxth	r3, r3
 8007176:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800717a:	b29a      	uxth	r2, r3
 800717c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800717e:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8007180:	687b      	ldr	r3, [r7, #4]
 8007182:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007184:	1c9a      	adds	r2, r3, #2
 8007186:	687b      	ldr	r3, [r7, #4]
 8007188:	629a      	str	r2, [r3, #40]	; 0x28
 800718a:	e026      	b.n	80071da <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 800718c:	687b      	ldr	r3, [r7, #4]
 800718e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007190:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits  = NULL;
 8007192:	2300      	movs	r3, #0
 8007194:	62bb      	str	r3, [r7, #40]	; 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8007196:	687b      	ldr	r3, [r7, #4]
 8007198:	689b      	ldr	r3, [r3, #8]
 800719a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800719e:	d007      	beq.n	80071b0 <UART_Receive_IT+0x74>
 80071a0:	687b      	ldr	r3, [r7, #4]
 80071a2:	689b      	ldr	r3, [r3, #8]
 80071a4:	2b00      	cmp	r3, #0
 80071a6:	d10a      	bne.n	80071be <UART_Receive_IT+0x82>
 80071a8:	687b      	ldr	r3, [r7, #4]
 80071aa:	691b      	ldr	r3, [r3, #16]
 80071ac:	2b00      	cmp	r3, #0
 80071ae:	d106      	bne.n	80071be <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 80071b0:	687b      	ldr	r3, [r7, #4]
 80071b2:	681b      	ldr	r3, [r3, #0]
 80071b4:	685b      	ldr	r3, [r3, #4]
 80071b6:	b2da      	uxtb	r2, r3
 80071b8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80071ba:	701a      	strb	r2, [r3, #0]
 80071bc:	e008      	b.n	80071d0 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 80071be:	687b      	ldr	r3, [r7, #4]
 80071c0:	681b      	ldr	r3, [r3, #0]
 80071c2:	685b      	ldr	r3, [r3, #4]
 80071c4:	b2db      	uxtb	r3, r3
 80071c6:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80071ca:	b2da      	uxtb	r2, r3
 80071cc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80071ce:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 80071d0:	687b      	ldr	r3, [r7, #4]
 80071d2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80071d4:	1c5a      	adds	r2, r3, #1
 80071d6:	687b      	ldr	r3, [r7, #4]
 80071d8:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 80071da:	687b      	ldr	r3, [r7, #4]
 80071dc:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80071de:	b29b      	uxth	r3, r3
 80071e0:	3b01      	subs	r3, #1
 80071e2:	b29b      	uxth	r3, r3
 80071e4:	687a      	ldr	r2, [r7, #4]
 80071e6:	4619      	mov	r1, r3
 80071e8:	85d1      	strh	r1, [r2, #46]	; 0x2e
 80071ea:	2b00      	cmp	r3, #0
 80071ec:	d15d      	bne.n	80072aa <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 80071ee:	687b      	ldr	r3, [r7, #4]
 80071f0:	681b      	ldr	r3, [r3, #0]
 80071f2:	68da      	ldr	r2, [r3, #12]
 80071f4:	687b      	ldr	r3, [r7, #4]
 80071f6:	681b      	ldr	r3, [r3, #0]
 80071f8:	f022 0220 	bic.w	r2, r2, #32
 80071fc:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 80071fe:	687b      	ldr	r3, [r7, #4]
 8007200:	681b      	ldr	r3, [r3, #0]
 8007202:	68da      	ldr	r2, [r3, #12]
 8007204:	687b      	ldr	r3, [r7, #4]
 8007206:	681b      	ldr	r3, [r3, #0]
 8007208:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800720c:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 800720e:	687b      	ldr	r3, [r7, #4]
 8007210:	681b      	ldr	r3, [r3, #0]
 8007212:	695a      	ldr	r2, [r3, #20]
 8007214:	687b      	ldr	r3, [r7, #4]
 8007216:	681b      	ldr	r3, [r3, #0]
 8007218:	f022 0201 	bic.w	r2, r2, #1
 800721c:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800721e:	687b      	ldr	r3, [r7, #4]
 8007220:	2220      	movs	r2, #32
 8007222:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8007226:	687b      	ldr	r3, [r7, #4]
 8007228:	2200      	movs	r2, #0
 800722a:	635a      	str	r2, [r3, #52]	; 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800722c:	687b      	ldr	r3, [r7, #4]
 800722e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007230:	2b01      	cmp	r3, #1
 8007232:	d135      	bne.n	80072a0 <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007234:	687b      	ldr	r3, [r7, #4]
 8007236:	2200      	movs	r2, #0
 8007238:	631a      	str	r2, [r3, #48]	; 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800723a:	687b      	ldr	r3, [r7, #4]
 800723c:	681b      	ldr	r3, [r3, #0]
 800723e:	330c      	adds	r3, #12
 8007240:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007242:	697b      	ldr	r3, [r7, #20]
 8007244:	e853 3f00 	ldrex	r3, [r3]
 8007248:	613b      	str	r3, [r7, #16]
   return(result);
 800724a:	693b      	ldr	r3, [r7, #16]
 800724c:	f023 0310 	bic.w	r3, r3, #16
 8007250:	627b      	str	r3, [r7, #36]	; 0x24
 8007252:	687b      	ldr	r3, [r7, #4]
 8007254:	681b      	ldr	r3, [r3, #0]
 8007256:	330c      	adds	r3, #12
 8007258:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800725a:	623a      	str	r2, [r7, #32]
 800725c:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800725e:	69f9      	ldr	r1, [r7, #28]
 8007260:	6a3a      	ldr	r2, [r7, #32]
 8007262:	e841 2300 	strex	r3, r2, [r1]
 8007266:	61bb      	str	r3, [r7, #24]
   return(result);
 8007268:	69bb      	ldr	r3, [r7, #24]
 800726a:	2b00      	cmp	r3, #0
 800726c:	d1e5      	bne.n	800723a <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 800726e:	687b      	ldr	r3, [r7, #4]
 8007270:	681b      	ldr	r3, [r3, #0]
 8007272:	681b      	ldr	r3, [r3, #0]
 8007274:	f003 0310 	and.w	r3, r3, #16
 8007278:	2b10      	cmp	r3, #16
 800727a:	d10a      	bne.n	8007292 <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 800727c:	2300      	movs	r3, #0
 800727e:	60fb      	str	r3, [r7, #12]
 8007280:	687b      	ldr	r3, [r7, #4]
 8007282:	681b      	ldr	r3, [r3, #0]
 8007284:	681b      	ldr	r3, [r3, #0]
 8007286:	60fb      	str	r3, [r7, #12]
 8007288:	687b      	ldr	r3, [r7, #4]
 800728a:	681b      	ldr	r3, [r3, #0]
 800728c:	685b      	ldr	r3, [r3, #4]
 800728e:	60fb      	str	r3, [r7, #12]
 8007290:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8007292:	687b      	ldr	r3, [r7, #4]
 8007294:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8007296:	4619      	mov	r1, r3
 8007298:	6878      	ldr	r0, [r7, #4]
 800729a:	f7ff fd9b 	bl	8006dd4 <HAL_UARTEx_RxEventCallback>
 800729e:	e002      	b.n	80072a6 <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 80072a0:	6878      	ldr	r0, [r7, #4]
 80072a2:	f7ff fd85 	bl	8006db0 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 80072a6:	2300      	movs	r3, #0
 80072a8:	e002      	b.n	80072b0 <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 80072aa:	2300      	movs	r3, #0
 80072ac:	e000      	b.n	80072b0 <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 80072ae:	2302      	movs	r3, #2
  }
}
 80072b0:	4618      	mov	r0, r3
 80072b2:	3730      	adds	r7, #48	; 0x30
 80072b4:	46bd      	mov	sp, r7
 80072b6:	bd80      	pop	{r7, pc}

080072b8 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80072b8:	b580      	push	{r7, lr}
 80072ba:	b084      	sub	sp, #16
 80072bc:	af00      	add	r7, sp, #0
 80072be:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80072c0:	687b      	ldr	r3, [r7, #4]
 80072c2:	681b      	ldr	r3, [r3, #0]
 80072c4:	691b      	ldr	r3, [r3, #16]
 80072c6:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 80072ca:	687b      	ldr	r3, [r7, #4]
 80072cc:	68da      	ldr	r2, [r3, #12]
 80072ce:	687b      	ldr	r3, [r7, #4]
 80072d0:	681b      	ldr	r3, [r3, #0]
 80072d2:	430a      	orrs	r2, r1
 80072d4:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 80072d6:	687b      	ldr	r3, [r7, #4]
 80072d8:	689a      	ldr	r2, [r3, #8]
 80072da:	687b      	ldr	r3, [r7, #4]
 80072dc:	691b      	ldr	r3, [r3, #16]
 80072de:	431a      	orrs	r2, r3
 80072e0:	687b      	ldr	r3, [r7, #4]
 80072e2:	695b      	ldr	r3, [r3, #20]
 80072e4:	4313      	orrs	r3, r2
 80072e6:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 80072e8:	687b      	ldr	r3, [r7, #4]
 80072ea:	681b      	ldr	r3, [r3, #0]
 80072ec:	68db      	ldr	r3, [r3, #12]
 80072ee:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600
 80072f2:	f023 030c 	bic.w	r3, r3, #12
 80072f6:	687a      	ldr	r2, [r7, #4]
 80072f8:	6812      	ldr	r2, [r2, #0]
 80072fa:	68b9      	ldr	r1, [r7, #8]
 80072fc:	430b      	orrs	r3, r1
 80072fe:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8007300:	687b      	ldr	r3, [r7, #4]
 8007302:	681b      	ldr	r3, [r3, #0]
 8007304:	695b      	ldr	r3, [r3, #20]
 8007306:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 800730a:	687b      	ldr	r3, [r7, #4]
 800730c:	699a      	ldr	r2, [r3, #24]
 800730e:	687b      	ldr	r3, [r7, #4]
 8007310:	681b      	ldr	r3, [r3, #0]
 8007312:	430a      	orrs	r2, r1
 8007314:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 8007316:	687b      	ldr	r3, [r7, #4]
 8007318:	681b      	ldr	r3, [r3, #0]
 800731a:	4a2c      	ldr	r2, [pc, #176]	; (80073cc <UART_SetConfig+0x114>)
 800731c:	4293      	cmp	r3, r2
 800731e:	d103      	bne.n	8007328 <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 8007320:	f7ff f9b0 	bl	8006684 <HAL_RCC_GetPCLK2Freq>
 8007324:	60f8      	str	r0, [r7, #12]
 8007326:	e002      	b.n	800732e <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 8007328:	f7ff f998 	bl	800665c <HAL_RCC_GetPCLK1Freq>
 800732c:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800732e:	68fa      	ldr	r2, [r7, #12]
 8007330:	4613      	mov	r3, r2
 8007332:	009b      	lsls	r3, r3, #2
 8007334:	4413      	add	r3, r2
 8007336:	009a      	lsls	r2, r3, #2
 8007338:	441a      	add	r2, r3
 800733a:	687b      	ldr	r3, [r7, #4]
 800733c:	685b      	ldr	r3, [r3, #4]
 800733e:	009b      	lsls	r3, r3, #2
 8007340:	fbb2 f3f3 	udiv	r3, r2, r3
 8007344:	4a22      	ldr	r2, [pc, #136]	; (80073d0 <UART_SetConfig+0x118>)
 8007346:	fba2 2303 	umull	r2, r3, r2, r3
 800734a:	095b      	lsrs	r3, r3, #5
 800734c:	0119      	lsls	r1, r3, #4
 800734e:	68fa      	ldr	r2, [r7, #12]
 8007350:	4613      	mov	r3, r2
 8007352:	009b      	lsls	r3, r3, #2
 8007354:	4413      	add	r3, r2
 8007356:	009a      	lsls	r2, r3, #2
 8007358:	441a      	add	r2, r3
 800735a:	687b      	ldr	r3, [r7, #4]
 800735c:	685b      	ldr	r3, [r3, #4]
 800735e:	009b      	lsls	r3, r3, #2
 8007360:	fbb2 f2f3 	udiv	r2, r2, r3
 8007364:	4b1a      	ldr	r3, [pc, #104]	; (80073d0 <UART_SetConfig+0x118>)
 8007366:	fba3 0302 	umull	r0, r3, r3, r2
 800736a:	095b      	lsrs	r3, r3, #5
 800736c:	2064      	movs	r0, #100	; 0x64
 800736e:	fb00 f303 	mul.w	r3, r0, r3
 8007372:	1ad3      	subs	r3, r2, r3
 8007374:	011b      	lsls	r3, r3, #4
 8007376:	3332      	adds	r3, #50	; 0x32
 8007378:	4a15      	ldr	r2, [pc, #84]	; (80073d0 <UART_SetConfig+0x118>)
 800737a:	fba2 2303 	umull	r2, r3, r2, r3
 800737e:	095b      	lsrs	r3, r3, #5
 8007380:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8007384:	4419      	add	r1, r3
 8007386:	68fa      	ldr	r2, [r7, #12]
 8007388:	4613      	mov	r3, r2
 800738a:	009b      	lsls	r3, r3, #2
 800738c:	4413      	add	r3, r2
 800738e:	009a      	lsls	r2, r3, #2
 8007390:	441a      	add	r2, r3
 8007392:	687b      	ldr	r3, [r7, #4]
 8007394:	685b      	ldr	r3, [r3, #4]
 8007396:	009b      	lsls	r3, r3, #2
 8007398:	fbb2 f2f3 	udiv	r2, r2, r3
 800739c:	4b0c      	ldr	r3, [pc, #48]	; (80073d0 <UART_SetConfig+0x118>)
 800739e:	fba3 0302 	umull	r0, r3, r3, r2
 80073a2:	095b      	lsrs	r3, r3, #5
 80073a4:	2064      	movs	r0, #100	; 0x64
 80073a6:	fb00 f303 	mul.w	r3, r0, r3
 80073aa:	1ad3      	subs	r3, r2, r3
 80073ac:	011b      	lsls	r3, r3, #4
 80073ae:	3332      	adds	r3, #50	; 0x32
 80073b0:	4a07      	ldr	r2, [pc, #28]	; (80073d0 <UART_SetConfig+0x118>)
 80073b2:	fba2 2303 	umull	r2, r3, r2, r3
 80073b6:	095b      	lsrs	r3, r3, #5
 80073b8:	f003 020f 	and.w	r2, r3, #15
 80073bc:	687b      	ldr	r3, [r7, #4]
 80073be:	681b      	ldr	r3, [r3, #0]
 80073c0:	440a      	add	r2, r1
 80073c2:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 80073c4:	bf00      	nop
 80073c6:	3710      	adds	r7, #16
 80073c8:	46bd      	mov	sp, r7
 80073ca:	bd80      	pop	{r7, pc}
 80073cc:	40013800 	.word	0x40013800
 80073d0:	51eb851f 	.word	0x51eb851f

080073d4 <memset>:
 80073d4:	4603      	mov	r3, r0
 80073d6:	4402      	add	r2, r0
 80073d8:	4293      	cmp	r3, r2
 80073da:	d100      	bne.n	80073de <memset+0xa>
 80073dc:	4770      	bx	lr
 80073de:	f803 1b01 	strb.w	r1, [r3], #1
 80073e2:	e7f9      	b.n	80073d8 <memset+0x4>

080073e4 <__errno>:
 80073e4:	4b01      	ldr	r3, [pc, #4]	; (80073ec <__errno+0x8>)
 80073e6:	6818      	ldr	r0, [r3, #0]
 80073e8:	4770      	bx	lr
 80073ea:	bf00      	nop
 80073ec:	20000060 	.word	0x20000060

080073f0 <__libc_init_array>:
 80073f0:	b570      	push	{r4, r5, r6, lr}
 80073f2:	2600      	movs	r6, #0
 80073f4:	4d0c      	ldr	r5, [pc, #48]	; (8007428 <__libc_init_array+0x38>)
 80073f6:	4c0d      	ldr	r4, [pc, #52]	; (800742c <__libc_init_array+0x3c>)
 80073f8:	1b64      	subs	r4, r4, r5
 80073fa:	10a4      	asrs	r4, r4, #2
 80073fc:	42a6      	cmp	r6, r4
 80073fe:	d109      	bne.n	8007414 <__libc_init_array+0x24>
 8007400:	f000 ff48 	bl	8008294 <_init>
 8007404:	2600      	movs	r6, #0
 8007406:	4d0a      	ldr	r5, [pc, #40]	; (8007430 <__libc_init_array+0x40>)
 8007408:	4c0a      	ldr	r4, [pc, #40]	; (8007434 <__libc_init_array+0x44>)
 800740a:	1b64      	subs	r4, r4, r5
 800740c:	10a4      	asrs	r4, r4, #2
 800740e:	42a6      	cmp	r6, r4
 8007410:	d105      	bne.n	800741e <__libc_init_array+0x2e>
 8007412:	bd70      	pop	{r4, r5, r6, pc}
 8007414:	f855 3b04 	ldr.w	r3, [r5], #4
 8007418:	4798      	blx	r3
 800741a:	3601      	adds	r6, #1
 800741c:	e7ee      	b.n	80073fc <__libc_init_array+0xc>
 800741e:	f855 3b04 	ldr.w	r3, [r5], #4
 8007422:	4798      	blx	r3
 8007424:	3601      	adds	r6, #1
 8007426:	e7f2      	b.n	800740e <__libc_init_array+0x1e>
 8007428:	08008510 	.word	0x08008510
 800742c:	08008510 	.word	0x08008510
 8007430:	08008510 	.word	0x08008510
 8007434:	08008514 	.word	0x08008514

08007438 <pow>:
 8007438:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800743c:	4614      	mov	r4, r2
 800743e:	461d      	mov	r5, r3
 8007440:	4680      	mov	r8, r0
 8007442:	4689      	mov	r9, r1
 8007444:	f000 f964 	bl	8007710 <__ieee754_pow>
 8007448:	4622      	mov	r2, r4
 800744a:	4606      	mov	r6, r0
 800744c:	460f      	mov	r7, r1
 800744e:	462b      	mov	r3, r5
 8007450:	4620      	mov	r0, r4
 8007452:	4629      	mov	r1, r5
 8007454:	f7f9 fad2 	bl	80009fc <__aeabi_dcmpun>
 8007458:	bbc8      	cbnz	r0, 80074ce <pow+0x96>
 800745a:	2200      	movs	r2, #0
 800745c:	2300      	movs	r3, #0
 800745e:	4640      	mov	r0, r8
 8007460:	4649      	mov	r1, r9
 8007462:	f7f9 fa99 	bl	8000998 <__aeabi_dcmpeq>
 8007466:	b1b8      	cbz	r0, 8007498 <pow+0x60>
 8007468:	2200      	movs	r2, #0
 800746a:	2300      	movs	r3, #0
 800746c:	4620      	mov	r0, r4
 800746e:	4629      	mov	r1, r5
 8007470:	f7f9 fa92 	bl	8000998 <__aeabi_dcmpeq>
 8007474:	2800      	cmp	r0, #0
 8007476:	d141      	bne.n	80074fc <pow+0xc4>
 8007478:	4620      	mov	r0, r4
 800747a:	4629      	mov	r1, r5
 800747c:	f000 f868 	bl	8007550 <finite>
 8007480:	b328      	cbz	r0, 80074ce <pow+0x96>
 8007482:	2200      	movs	r2, #0
 8007484:	2300      	movs	r3, #0
 8007486:	4620      	mov	r0, r4
 8007488:	4629      	mov	r1, r5
 800748a:	f7f9 fa8f 	bl	80009ac <__aeabi_dcmplt>
 800748e:	b1f0      	cbz	r0, 80074ce <pow+0x96>
 8007490:	f7ff ffa8 	bl	80073e4 <__errno>
 8007494:	2322      	movs	r3, #34	; 0x22
 8007496:	e019      	b.n	80074cc <pow+0x94>
 8007498:	4630      	mov	r0, r6
 800749a:	4639      	mov	r1, r7
 800749c:	f000 f858 	bl	8007550 <finite>
 80074a0:	b9c8      	cbnz	r0, 80074d6 <pow+0x9e>
 80074a2:	4640      	mov	r0, r8
 80074a4:	4649      	mov	r1, r9
 80074a6:	f000 f853 	bl	8007550 <finite>
 80074aa:	b1a0      	cbz	r0, 80074d6 <pow+0x9e>
 80074ac:	4620      	mov	r0, r4
 80074ae:	4629      	mov	r1, r5
 80074b0:	f000 f84e 	bl	8007550 <finite>
 80074b4:	b178      	cbz	r0, 80074d6 <pow+0x9e>
 80074b6:	4632      	mov	r2, r6
 80074b8:	463b      	mov	r3, r7
 80074ba:	4630      	mov	r0, r6
 80074bc:	4639      	mov	r1, r7
 80074be:	f7f9 fa9d 	bl	80009fc <__aeabi_dcmpun>
 80074c2:	2800      	cmp	r0, #0
 80074c4:	d0e4      	beq.n	8007490 <pow+0x58>
 80074c6:	f7ff ff8d 	bl	80073e4 <__errno>
 80074ca:	2321      	movs	r3, #33	; 0x21
 80074cc:	6003      	str	r3, [r0, #0]
 80074ce:	4630      	mov	r0, r6
 80074d0:	4639      	mov	r1, r7
 80074d2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80074d6:	2200      	movs	r2, #0
 80074d8:	2300      	movs	r3, #0
 80074da:	4630      	mov	r0, r6
 80074dc:	4639      	mov	r1, r7
 80074de:	f7f9 fa5b 	bl	8000998 <__aeabi_dcmpeq>
 80074e2:	2800      	cmp	r0, #0
 80074e4:	d0f3      	beq.n	80074ce <pow+0x96>
 80074e6:	4640      	mov	r0, r8
 80074e8:	4649      	mov	r1, r9
 80074ea:	f000 f831 	bl	8007550 <finite>
 80074ee:	2800      	cmp	r0, #0
 80074f0:	d0ed      	beq.n	80074ce <pow+0x96>
 80074f2:	4620      	mov	r0, r4
 80074f4:	4629      	mov	r1, r5
 80074f6:	f000 f82b 	bl	8007550 <finite>
 80074fa:	e7c8      	b.n	800748e <pow+0x56>
 80074fc:	2600      	movs	r6, #0
 80074fe:	4f01      	ldr	r7, [pc, #4]	; (8007504 <pow+0xcc>)
 8007500:	e7e5      	b.n	80074ce <pow+0x96>
 8007502:	bf00      	nop
 8007504:	3ff00000 	.word	0x3ff00000

08007508 <sqrt>:
 8007508:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800750a:	4606      	mov	r6, r0
 800750c:	460f      	mov	r7, r1
 800750e:	f000 f825 	bl	800755c <__ieee754_sqrt>
 8007512:	4632      	mov	r2, r6
 8007514:	4604      	mov	r4, r0
 8007516:	460d      	mov	r5, r1
 8007518:	463b      	mov	r3, r7
 800751a:	4630      	mov	r0, r6
 800751c:	4639      	mov	r1, r7
 800751e:	f7f9 fa6d 	bl	80009fc <__aeabi_dcmpun>
 8007522:	b990      	cbnz	r0, 800754a <sqrt+0x42>
 8007524:	2200      	movs	r2, #0
 8007526:	2300      	movs	r3, #0
 8007528:	4630      	mov	r0, r6
 800752a:	4639      	mov	r1, r7
 800752c:	f7f9 fa3e 	bl	80009ac <__aeabi_dcmplt>
 8007530:	b158      	cbz	r0, 800754a <sqrt+0x42>
 8007532:	f7ff ff57 	bl	80073e4 <__errno>
 8007536:	2321      	movs	r3, #33	; 0x21
 8007538:	2200      	movs	r2, #0
 800753a:	6003      	str	r3, [r0, #0]
 800753c:	2300      	movs	r3, #0
 800753e:	4610      	mov	r0, r2
 8007540:	4619      	mov	r1, r3
 8007542:	f7f9 f8eb 	bl	800071c <__aeabi_ddiv>
 8007546:	4604      	mov	r4, r0
 8007548:	460d      	mov	r5, r1
 800754a:	4620      	mov	r0, r4
 800754c:	4629      	mov	r1, r5
 800754e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08007550 <finite>:
 8007550:	f041 4000 	orr.w	r0, r1, #2147483648	; 0x80000000
 8007554:	f500 1080 	add.w	r0, r0, #1048576	; 0x100000
 8007558:	0fc0      	lsrs	r0, r0, #31
 800755a:	4770      	bx	lr

0800755c <__ieee754_sqrt>:
 800755c:	f8df c1a0 	ldr.w	ip, [pc, #416]	; 8007700 <__ieee754_sqrt+0x1a4>
 8007560:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007564:	ea3c 0c01 	bics.w	ip, ip, r1
 8007568:	460b      	mov	r3, r1
 800756a:	4606      	mov	r6, r0
 800756c:	460d      	mov	r5, r1
 800756e:	460a      	mov	r2, r1
 8007570:	4604      	mov	r4, r0
 8007572:	d10e      	bne.n	8007592 <__ieee754_sqrt+0x36>
 8007574:	4602      	mov	r2, r0
 8007576:	f7f8 ffa7 	bl	80004c8 <__aeabi_dmul>
 800757a:	4602      	mov	r2, r0
 800757c:	460b      	mov	r3, r1
 800757e:	4630      	mov	r0, r6
 8007580:	4629      	mov	r1, r5
 8007582:	f7f8 fdeb 	bl	800015c <__adddf3>
 8007586:	4606      	mov	r6, r0
 8007588:	460d      	mov	r5, r1
 800758a:	4630      	mov	r0, r6
 800758c:	4629      	mov	r1, r5
 800758e:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007592:	2900      	cmp	r1, #0
 8007594:	dc0d      	bgt.n	80075b2 <__ieee754_sqrt+0x56>
 8007596:	f021 4c00 	bic.w	ip, r1, #2147483648	; 0x80000000
 800759a:	ea5c 0c00 	orrs.w	ip, ip, r0
 800759e:	d0f4      	beq.n	800758a <__ieee754_sqrt+0x2e>
 80075a0:	b139      	cbz	r1, 80075b2 <__ieee754_sqrt+0x56>
 80075a2:	4602      	mov	r2, r0
 80075a4:	f7f8 fdd8 	bl	8000158 <__aeabi_dsub>
 80075a8:	4602      	mov	r2, r0
 80075aa:	460b      	mov	r3, r1
 80075ac:	f7f9 f8b6 	bl	800071c <__aeabi_ddiv>
 80075b0:	e7e9      	b.n	8007586 <__ieee754_sqrt+0x2a>
 80075b2:	1512      	asrs	r2, r2, #20
 80075b4:	f000 8089 	beq.w	80076ca <__ieee754_sqrt+0x16e>
 80075b8:	2500      	movs	r5, #0
 80075ba:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80075be:	f2a2 36ff 	subw	r6, r2, #1023	; 0x3ff
 80075c2:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80075c6:	07d2      	lsls	r2, r2, #31
 80075c8:	bf5c      	itt	pl
 80075ca:	005b      	lslpl	r3, r3, #1
 80075cc:	eb03 73d4 	addpl.w	r3, r3, r4, lsr #31
 80075d0:	ea4f 0343 	mov.w	r3, r3, lsl #1
 80075d4:	bf58      	it	pl
 80075d6:	0064      	lslpl	r4, r4, #1
 80075d8:	eb03 73d4 	add.w	r3, r3, r4, lsr #31
 80075dc:	0062      	lsls	r2, r4, #1
 80075de:	2016      	movs	r0, #22
 80075e0:	4629      	mov	r1, r5
 80075e2:	f44f 1400 	mov.w	r4, #2097152	; 0x200000
 80075e6:	1076      	asrs	r6, r6, #1
 80075e8:	190f      	adds	r7, r1, r4
 80075ea:	429f      	cmp	r7, r3
 80075ec:	bfde      	ittt	le
 80075ee:	1bdb      	suble	r3, r3, r7
 80075f0:	1939      	addle	r1, r7, r4
 80075f2:	192d      	addle	r5, r5, r4
 80075f4:	005b      	lsls	r3, r3, #1
 80075f6:	3801      	subs	r0, #1
 80075f8:	eb03 73d2 	add.w	r3, r3, r2, lsr #31
 80075fc:	ea4f 0454 	mov.w	r4, r4, lsr #1
 8007600:	ea4f 0242 	mov.w	r2, r2, lsl #1
 8007604:	d1f0      	bne.n	80075e8 <__ieee754_sqrt+0x8c>
 8007606:	4604      	mov	r4, r0
 8007608:	2720      	movs	r7, #32
 800760a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800760e:	428b      	cmp	r3, r1
 8007610:	eb0c 0e00 	add.w	lr, ip, r0
 8007614:	dc02      	bgt.n	800761c <__ieee754_sqrt+0xc0>
 8007616:	d113      	bne.n	8007640 <__ieee754_sqrt+0xe4>
 8007618:	4596      	cmp	lr, r2
 800761a:	d811      	bhi.n	8007640 <__ieee754_sqrt+0xe4>
 800761c:	f1be 0f00 	cmp.w	lr, #0
 8007620:	eb0e 000c 	add.w	r0, lr, ip
 8007624:	da56      	bge.n	80076d4 <__ieee754_sqrt+0x178>
 8007626:	2800      	cmp	r0, #0
 8007628:	db54      	blt.n	80076d4 <__ieee754_sqrt+0x178>
 800762a:	f101 0801 	add.w	r8, r1, #1
 800762e:	1a5b      	subs	r3, r3, r1
 8007630:	4641      	mov	r1, r8
 8007632:	4596      	cmp	lr, r2
 8007634:	bf88      	it	hi
 8007636:	f103 33ff 	addhi.w	r3, r3, #4294967295
 800763a:	eba2 020e 	sub.w	r2, r2, lr
 800763e:	4464      	add	r4, ip
 8007640:	005b      	lsls	r3, r3, #1
 8007642:	3f01      	subs	r7, #1
 8007644:	eb03 73d2 	add.w	r3, r3, r2, lsr #31
 8007648:	ea4f 0c5c 	mov.w	ip, ip, lsr #1
 800764c:	ea4f 0242 	mov.w	r2, r2, lsl #1
 8007650:	d1dd      	bne.n	800760e <__ieee754_sqrt+0xb2>
 8007652:	4313      	orrs	r3, r2
 8007654:	d01b      	beq.n	800768e <__ieee754_sqrt+0x132>
 8007656:	f8df a0ac 	ldr.w	sl, [pc, #172]	; 8007704 <__ieee754_sqrt+0x1a8>
 800765a:	f8df b0ac 	ldr.w	fp, [pc, #172]	; 8007708 <__ieee754_sqrt+0x1ac>
 800765e:	e9da 0100 	ldrd	r0, r1, [sl]
 8007662:	e9db 2300 	ldrd	r2, r3, [fp]
 8007666:	f7f8 fd77 	bl	8000158 <__aeabi_dsub>
 800766a:	e9da 8900 	ldrd	r8, r9, [sl]
 800766e:	4602      	mov	r2, r0
 8007670:	460b      	mov	r3, r1
 8007672:	4640      	mov	r0, r8
 8007674:	4649      	mov	r1, r9
 8007676:	f7f9 f9a3 	bl	80009c0 <__aeabi_dcmple>
 800767a:	b140      	cbz	r0, 800768e <__ieee754_sqrt+0x132>
 800767c:	e9da 0100 	ldrd	r0, r1, [sl]
 8007680:	e9db 2300 	ldrd	r2, r3, [fp]
 8007684:	f1b4 3fff 	cmp.w	r4, #4294967295
 8007688:	d126      	bne.n	80076d8 <__ieee754_sqrt+0x17c>
 800768a:	463c      	mov	r4, r7
 800768c:	3501      	adds	r5, #1
 800768e:	106b      	asrs	r3, r5, #1
 8007690:	0864      	lsrs	r4, r4, #1
 8007692:	f103 537f 	add.w	r3, r3, #1069547520	; 0x3fc00000
 8007696:	07ea      	lsls	r2, r5, #31
 8007698:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
 800769c:	bf48      	it	mi
 800769e:	f044 4400 	orrmi.w	r4, r4, #2147483648	; 0x80000000
 80076a2:	4620      	mov	r0, r4
 80076a4:	eb03 5106 	add.w	r1, r3, r6, lsl #20
 80076a8:	e76d      	b.n	8007586 <__ieee754_sqrt+0x2a>
 80076aa:	0ae3      	lsrs	r3, r4, #11
 80076ac:	3915      	subs	r1, #21
 80076ae:	0564      	lsls	r4, r4, #21
 80076b0:	2b00      	cmp	r3, #0
 80076b2:	d0fa      	beq.n	80076aa <__ieee754_sqrt+0x14e>
 80076b4:	02d8      	lsls	r0, r3, #11
 80076b6:	d50a      	bpl.n	80076ce <__ieee754_sqrt+0x172>
 80076b8:	f1c2 0020 	rsb	r0, r2, #32
 80076bc:	fa24 f000 	lsr.w	r0, r4, r0
 80076c0:	1e55      	subs	r5, r2, #1
 80076c2:	4094      	lsls	r4, r2
 80076c4:	4303      	orrs	r3, r0
 80076c6:	1b4a      	subs	r2, r1, r5
 80076c8:	e776      	b.n	80075b8 <__ieee754_sqrt+0x5c>
 80076ca:	4611      	mov	r1, r2
 80076cc:	e7f0      	b.n	80076b0 <__ieee754_sqrt+0x154>
 80076ce:	005b      	lsls	r3, r3, #1
 80076d0:	3201      	adds	r2, #1
 80076d2:	e7ef      	b.n	80076b4 <__ieee754_sqrt+0x158>
 80076d4:	4688      	mov	r8, r1
 80076d6:	e7aa      	b.n	800762e <__ieee754_sqrt+0xd2>
 80076d8:	f7f8 fd40 	bl	800015c <__adddf3>
 80076dc:	e9da 8900 	ldrd	r8, r9, [sl]
 80076e0:	4602      	mov	r2, r0
 80076e2:	460b      	mov	r3, r1
 80076e4:	4640      	mov	r0, r8
 80076e6:	4649      	mov	r1, r9
 80076e8:	f7f9 f960 	bl	80009ac <__aeabi_dcmplt>
 80076ec:	b120      	cbz	r0, 80076f8 <__ieee754_sqrt+0x19c>
 80076ee:	1ca1      	adds	r1, r4, #2
 80076f0:	bf08      	it	eq
 80076f2:	3501      	addeq	r5, #1
 80076f4:	3402      	adds	r4, #2
 80076f6:	e7ca      	b.n	800768e <__ieee754_sqrt+0x132>
 80076f8:	3401      	adds	r4, #1
 80076fa:	f024 0401 	bic.w	r4, r4, #1
 80076fe:	e7c6      	b.n	800768e <__ieee754_sqrt+0x132>
 8007700:	7ff00000 	.word	0x7ff00000
 8007704:	20000068 	.word	0x20000068
 8007708:	20000070 	.word	0x20000070
 800770c:	00000000 	.word	0x00000000

08007710 <__ieee754_pow>:
 8007710:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007714:	b093      	sub	sp, #76	; 0x4c
 8007716:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800771a:	e9dd 2702 	ldrd	r2, r7, [sp, #8]
 800771e:	f027 4600 	bic.w	r6, r7, #2147483648	; 0x80000000
 8007722:	4689      	mov	r9, r1
 8007724:	ea56 0102 	orrs.w	r1, r6, r2
 8007728:	4680      	mov	r8, r0
 800772a:	d111      	bne.n	8007750 <__ieee754_pow+0x40>
 800772c:	1803      	adds	r3, r0, r0
 800772e:	f489 2200 	eor.w	r2, r9, #524288	; 0x80000
 8007732:	4152      	adcs	r2, r2
 8007734:	4299      	cmp	r1, r3
 8007736:	4b82      	ldr	r3, [pc, #520]	; (8007940 <__ieee754_pow+0x230>)
 8007738:	4193      	sbcs	r3, r2
 800773a:	f080 84ba 	bcs.w	80080b2 <__ieee754_pow+0x9a2>
 800773e:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8007742:	4640      	mov	r0, r8
 8007744:	4649      	mov	r1, r9
 8007746:	f7f8 fd09 	bl	800015c <__adddf3>
 800774a:	4683      	mov	fp, r0
 800774c:	468c      	mov	ip, r1
 800774e:	e06f      	b.n	8007830 <__ieee754_pow+0x120>
 8007750:	4b7c      	ldr	r3, [pc, #496]	; (8007944 <__ieee754_pow+0x234>)
 8007752:	f029 4400 	bic.w	r4, r9, #2147483648	; 0x80000000
 8007756:	429c      	cmp	r4, r3
 8007758:	464d      	mov	r5, r9
 800775a:	4682      	mov	sl, r0
 800775c:	dc06      	bgt.n	800776c <__ieee754_pow+0x5c>
 800775e:	d101      	bne.n	8007764 <__ieee754_pow+0x54>
 8007760:	2800      	cmp	r0, #0
 8007762:	d1ec      	bne.n	800773e <__ieee754_pow+0x2e>
 8007764:	429e      	cmp	r6, r3
 8007766:	dc01      	bgt.n	800776c <__ieee754_pow+0x5c>
 8007768:	d10f      	bne.n	800778a <__ieee754_pow+0x7a>
 800776a:	b172      	cbz	r2, 800778a <__ieee754_pow+0x7a>
 800776c:	f105 4540 	add.w	r5, r5, #3221225472	; 0xc0000000
 8007770:	f505 1580 	add.w	r5, r5, #1048576	; 0x100000
 8007774:	ea55 050a 	orrs.w	r5, r5, sl
 8007778:	d1e1      	bne.n	800773e <__ieee754_pow+0x2e>
 800777a:	e9dd 3202 	ldrd	r3, r2, [sp, #8]
 800777e:	18db      	adds	r3, r3, r3
 8007780:	f482 2200 	eor.w	r2, r2, #524288	; 0x80000
 8007784:	4152      	adcs	r2, r2
 8007786:	429d      	cmp	r5, r3
 8007788:	e7d5      	b.n	8007736 <__ieee754_pow+0x26>
 800778a:	2d00      	cmp	r5, #0
 800778c:	da39      	bge.n	8007802 <__ieee754_pow+0xf2>
 800778e:	4b6e      	ldr	r3, [pc, #440]	; (8007948 <__ieee754_pow+0x238>)
 8007790:	429e      	cmp	r6, r3
 8007792:	dc52      	bgt.n	800783a <__ieee754_pow+0x12a>
 8007794:	f1a3 7354 	sub.w	r3, r3, #55574528	; 0x3500000
 8007798:	429e      	cmp	r6, r3
 800779a:	f340 849d 	ble.w	80080d8 <__ieee754_pow+0x9c8>
 800779e:	1533      	asrs	r3, r6, #20
 80077a0:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 80077a4:	2b14      	cmp	r3, #20
 80077a6:	dd0f      	ble.n	80077c8 <__ieee754_pow+0xb8>
 80077a8:	f1c3 0334 	rsb	r3, r3, #52	; 0x34
 80077ac:	fa22 f103 	lsr.w	r1, r2, r3
 80077b0:	fa01 f303 	lsl.w	r3, r1, r3
 80077b4:	4293      	cmp	r3, r2
 80077b6:	f040 848f 	bne.w	80080d8 <__ieee754_pow+0x9c8>
 80077ba:	f001 0101 	and.w	r1, r1, #1
 80077be:	f1c1 0302 	rsb	r3, r1, #2
 80077c2:	9300      	str	r3, [sp, #0]
 80077c4:	b182      	cbz	r2, 80077e8 <__ieee754_pow+0xd8>
 80077c6:	e05d      	b.n	8007884 <__ieee754_pow+0x174>
 80077c8:	2a00      	cmp	r2, #0
 80077ca:	d159      	bne.n	8007880 <__ieee754_pow+0x170>
 80077cc:	f1c3 0314 	rsb	r3, r3, #20
 80077d0:	fa46 f103 	asr.w	r1, r6, r3
 80077d4:	fa01 f303 	lsl.w	r3, r1, r3
 80077d8:	42b3      	cmp	r3, r6
 80077da:	f040 847a 	bne.w	80080d2 <__ieee754_pow+0x9c2>
 80077de:	f001 0101 	and.w	r1, r1, #1
 80077e2:	f1c1 0302 	rsb	r3, r1, #2
 80077e6:	9300      	str	r3, [sp, #0]
 80077e8:	4b58      	ldr	r3, [pc, #352]	; (800794c <__ieee754_pow+0x23c>)
 80077ea:	429e      	cmp	r6, r3
 80077ec:	d132      	bne.n	8007854 <__ieee754_pow+0x144>
 80077ee:	2f00      	cmp	r7, #0
 80077f0:	f280 846b 	bge.w	80080ca <__ieee754_pow+0x9ba>
 80077f4:	4642      	mov	r2, r8
 80077f6:	464b      	mov	r3, r9
 80077f8:	2000      	movs	r0, #0
 80077fa:	4954      	ldr	r1, [pc, #336]	; (800794c <__ieee754_pow+0x23c>)
 80077fc:	f7f8 ff8e 	bl	800071c <__aeabi_ddiv>
 8007800:	e7a3      	b.n	800774a <__ieee754_pow+0x3a>
 8007802:	2300      	movs	r3, #0
 8007804:	9300      	str	r3, [sp, #0]
 8007806:	2a00      	cmp	r2, #0
 8007808:	d13c      	bne.n	8007884 <__ieee754_pow+0x174>
 800780a:	4b4e      	ldr	r3, [pc, #312]	; (8007944 <__ieee754_pow+0x234>)
 800780c:	429e      	cmp	r6, r3
 800780e:	d1eb      	bne.n	80077e8 <__ieee754_pow+0xd8>
 8007810:	f104 4340 	add.w	r3, r4, #3221225472	; 0xc0000000
 8007814:	f503 1380 	add.w	r3, r3, #1048576	; 0x100000
 8007818:	ea53 030a 	orrs.w	r3, r3, sl
 800781c:	f000 8449 	beq.w	80080b2 <__ieee754_pow+0x9a2>
 8007820:	4b4b      	ldr	r3, [pc, #300]	; (8007950 <__ieee754_pow+0x240>)
 8007822:	429c      	cmp	r4, r3
 8007824:	dd0b      	ble.n	800783e <__ieee754_pow+0x12e>
 8007826:	2f00      	cmp	r7, #0
 8007828:	f2c0 8449 	blt.w	80080be <__ieee754_pow+0x9ae>
 800782c:	e9dd bc02 	ldrd	fp, ip, [sp, #8]
 8007830:	4658      	mov	r0, fp
 8007832:	4661      	mov	r1, ip
 8007834:	b013      	add	sp, #76	; 0x4c
 8007836:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800783a:	2302      	movs	r3, #2
 800783c:	e7e2      	b.n	8007804 <__ieee754_pow+0xf4>
 800783e:	2f00      	cmp	r7, #0
 8007840:	f04f 0b00 	mov.w	fp, #0
 8007844:	f04f 0c00 	mov.w	ip, #0
 8007848:	daf2      	bge.n	8007830 <__ieee754_pow+0x120>
 800784a:	e9dd b302 	ldrd	fp, r3, [sp, #8]
 800784e:	f103 4c00 	add.w	ip, r3, #2147483648	; 0x80000000
 8007852:	e7ed      	b.n	8007830 <__ieee754_pow+0x120>
 8007854:	f1b7 4f80 	cmp.w	r7, #1073741824	; 0x40000000
 8007858:	d106      	bne.n	8007868 <__ieee754_pow+0x158>
 800785a:	4642      	mov	r2, r8
 800785c:	464b      	mov	r3, r9
 800785e:	4640      	mov	r0, r8
 8007860:	4649      	mov	r1, r9
 8007862:	f7f8 fe31 	bl	80004c8 <__aeabi_dmul>
 8007866:	e770      	b.n	800774a <__ieee754_pow+0x3a>
 8007868:	4b3a      	ldr	r3, [pc, #232]	; (8007954 <__ieee754_pow+0x244>)
 800786a:	429f      	cmp	r7, r3
 800786c:	d10a      	bne.n	8007884 <__ieee754_pow+0x174>
 800786e:	2d00      	cmp	r5, #0
 8007870:	db08      	blt.n	8007884 <__ieee754_pow+0x174>
 8007872:	4640      	mov	r0, r8
 8007874:	4649      	mov	r1, r9
 8007876:	b013      	add	sp, #76	; 0x4c
 8007878:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800787c:	f7ff be6e 	b.w	800755c <__ieee754_sqrt>
 8007880:	2300      	movs	r3, #0
 8007882:	9300      	str	r3, [sp, #0]
 8007884:	4640      	mov	r0, r8
 8007886:	4649      	mov	r1, r9
 8007888:	f000 fc58 	bl	800813c <fabs>
 800788c:	4683      	mov	fp, r0
 800788e:	468c      	mov	ip, r1
 8007890:	f1ba 0f00 	cmp.w	sl, #0
 8007894:	d128      	bne.n	80078e8 <__ieee754_pow+0x1d8>
 8007896:	b124      	cbz	r4, 80078a2 <__ieee754_pow+0x192>
 8007898:	4b2c      	ldr	r3, [pc, #176]	; (800794c <__ieee754_pow+0x23c>)
 800789a:	f025 4240 	bic.w	r2, r5, #3221225472	; 0xc0000000
 800789e:	429a      	cmp	r2, r3
 80078a0:	d122      	bne.n	80078e8 <__ieee754_pow+0x1d8>
 80078a2:	2f00      	cmp	r7, #0
 80078a4:	da07      	bge.n	80078b6 <__ieee754_pow+0x1a6>
 80078a6:	465a      	mov	r2, fp
 80078a8:	4663      	mov	r3, ip
 80078aa:	2000      	movs	r0, #0
 80078ac:	4927      	ldr	r1, [pc, #156]	; (800794c <__ieee754_pow+0x23c>)
 80078ae:	f7f8 ff35 	bl	800071c <__aeabi_ddiv>
 80078b2:	4683      	mov	fp, r0
 80078b4:	468c      	mov	ip, r1
 80078b6:	2d00      	cmp	r5, #0
 80078b8:	daba      	bge.n	8007830 <__ieee754_pow+0x120>
 80078ba:	9b00      	ldr	r3, [sp, #0]
 80078bc:	f104 4440 	add.w	r4, r4, #3221225472	; 0xc0000000
 80078c0:	f504 1480 	add.w	r4, r4, #1048576	; 0x100000
 80078c4:	431c      	orrs	r4, r3
 80078c6:	d108      	bne.n	80078da <__ieee754_pow+0x1ca>
 80078c8:	465a      	mov	r2, fp
 80078ca:	4663      	mov	r3, ip
 80078cc:	4658      	mov	r0, fp
 80078ce:	4661      	mov	r1, ip
 80078d0:	f7f8 fc42 	bl	8000158 <__aeabi_dsub>
 80078d4:	4602      	mov	r2, r0
 80078d6:	460b      	mov	r3, r1
 80078d8:	e790      	b.n	80077fc <__ieee754_pow+0xec>
 80078da:	9b00      	ldr	r3, [sp, #0]
 80078dc:	2b01      	cmp	r3, #1
 80078de:	d1a7      	bne.n	8007830 <__ieee754_pow+0x120>
 80078e0:	f10c 4300 	add.w	r3, ip, #2147483648	; 0x80000000
 80078e4:	469c      	mov	ip, r3
 80078e6:	e7a3      	b.n	8007830 <__ieee754_pow+0x120>
 80078e8:	0feb      	lsrs	r3, r5, #31
 80078ea:	3b01      	subs	r3, #1
 80078ec:	930c      	str	r3, [sp, #48]	; 0x30
 80078ee:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 80078f0:	9b00      	ldr	r3, [sp, #0]
 80078f2:	4313      	orrs	r3, r2
 80078f4:	d104      	bne.n	8007900 <__ieee754_pow+0x1f0>
 80078f6:	4642      	mov	r2, r8
 80078f8:	464b      	mov	r3, r9
 80078fa:	4640      	mov	r0, r8
 80078fc:	4649      	mov	r1, r9
 80078fe:	e7e7      	b.n	80078d0 <__ieee754_pow+0x1c0>
 8007900:	4b15      	ldr	r3, [pc, #84]	; (8007958 <__ieee754_pow+0x248>)
 8007902:	429e      	cmp	r6, r3
 8007904:	f340 80f6 	ble.w	8007af4 <__ieee754_pow+0x3e4>
 8007908:	f103 7304 	add.w	r3, r3, #34603008	; 0x2100000
 800790c:	429e      	cmp	r6, r3
 800790e:	4b10      	ldr	r3, [pc, #64]	; (8007950 <__ieee754_pow+0x240>)
 8007910:	dd09      	ble.n	8007926 <__ieee754_pow+0x216>
 8007912:	429c      	cmp	r4, r3
 8007914:	dc0c      	bgt.n	8007930 <__ieee754_pow+0x220>
 8007916:	2f00      	cmp	r7, #0
 8007918:	da0c      	bge.n	8007934 <__ieee754_pow+0x224>
 800791a:	2000      	movs	r0, #0
 800791c:	b013      	add	sp, #76	; 0x4c
 800791e:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007922:	f000 bcb2 	b.w	800828a <__math_oflow>
 8007926:	429c      	cmp	r4, r3
 8007928:	dbf5      	blt.n	8007916 <__ieee754_pow+0x206>
 800792a:	4b08      	ldr	r3, [pc, #32]	; (800794c <__ieee754_pow+0x23c>)
 800792c:	429c      	cmp	r4, r3
 800792e:	dd15      	ble.n	800795c <__ieee754_pow+0x24c>
 8007930:	2f00      	cmp	r7, #0
 8007932:	dcf2      	bgt.n	800791a <__ieee754_pow+0x20a>
 8007934:	2000      	movs	r0, #0
 8007936:	b013      	add	sp, #76	; 0x4c
 8007938:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800793c:	f000 bca0 	b.w	8008280 <__math_uflow>
 8007940:	fff00000 	.word	0xfff00000
 8007944:	7ff00000 	.word	0x7ff00000
 8007948:	433fffff 	.word	0x433fffff
 800794c:	3ff00000 	.word	0x3ff00000
 8007950:	3fefffff 	.word	0x3fefffff
 8007954:	3fe00000 	.word	0x3fe00000
 8007958:	41e00000 	.word	0x41e00000
 800795c:	4661      	mov	r1, ip
 800795e:	2200      	movs	r2, #0
 8007960:	4658      	mov	r0, fp
 8007962:	4b5f      	ldr	r3, [pc, #380]	; (8007ae0 <__ieee754_pow+0x3d0>)
 8007964:	f7f8 fbf8 	bl	8000158 <__aeabi_dsub>
 8007968:	a355      	add	r3, pc, #340	; (adr r3, 8007ac0 <__ieee754_pow+0x3b0>)
 800796a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800796e:	4604      	mov	r4, r0
 8007970:	460d      	mov	r5, r1
 8007972:	f7f8 fda9 	bl	80004c8 <__aeabi_dmul>
 8007976:	a354      	add	r3, pc, #336	; (adr r3, 8007ac8 <__ieee754_pow+0x3b8>)
 8007978:	e9d3 2300 	ldrd	r2, r3, [r3]
 800797c:	4606      	mov	r6, r0
 800797e:	460f      	mov	r7, r1
 8007980:	4620      	mov	r0, r4
 8007982:	4629      	mov	r1, r5
 8007984:	f7f8 fda0 	bl	80004c8 <__aeabi_dmul>
 8007988:	2200      	movs	r2, #0
 800798a:	4682      	mov	sl, r0
 800798c:	468b      	mov	fp, r1
 800798e:	4620      	mov	r0, r4
 8007990:	4629      	mov	r1, r5
 8007992:	4b54      	ldr	r3, [pc, #336]	; (8007ae4 <__ieee754_pow+0x3d4>)
 8007994:	f7f8 fd98 	bl	80004c8 <__aeabi_dmul>
 8007998:	4602      	mov	r2, r0
 800799a:	460b      	mov	r3, r1
 800799c:	a14c      	add	r1, pc, #304	; (adr r1, 8007ad0 <__ieee754_pow+0x3c0>)
 800799e:	e9d1 0100 	ldrd	r0, r1, [r1]
 80079a2:	f7f8 fbd9 	bl	8000158 <__aeabi_dsub>
 80079a6:	4622      	mov	r2, r4
 80079a8:	462b      	mov	r3, r5
 80079aa:	f7f8 fd8d 	bl	80004c8 <__aeabi_dmul>
 80079ae:	4602      	mov	r2, r0
 80079b0:	460b      	mov	r3, r1
 80079b2:	2000      	movs	r0, #0
 80079b4:	494c      	ldr	r1, [pc, #304]	; (8007ae8 <__ieee754_pow+0x3d8>)
 80079b6:	f7f8 fbcf 	bl	8000158 <__aeabi_dsub>
 80079ba:	4622      	mov	r2, r4
 80079bc:	462b      	mov	r3, r5
 80079be:	4680      	mov	r8, r0
 80079c0:	4689      	mov	r9, r1
 80079c2:	4620      	mov	r0, r4
 80079c4:	4629      	mov	r1, r5
 80079c6:	f7f8 fd7f 	bl	80004c8 <__aeabi_dmul>
 80079ca:	4602      	mov	r2, r0
 80079cc:	460b      	mov	r3, r1
 80079ce:	4640      	mov	r0, r8
 80079d0:	4649      	mov	r1, r9
 80079d2:	f7f8 fd79 	bl	80004c8 <__aeabi_dmul>
 80079d6:	a340      	add	r3, pc, #256	; (adr r3, 8007ad8 <__ieee754_pow+0x3c8>)
 80079d8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80079dc:	f7f8 fd74 	bl	80004c8 <__aeabi_dmul>
 80079e0:	4602      	mov	r2, r0
 80079e2:	460b      	mov	r3, r1
 80079e4:	4650      	mov	r0, sl
 80079e6:	4659      	mov	r1, fp
 80079e8:	f7f8 fbb6 	bl	8000158 <__aeabi_dsub>
 80079ec:	4602      	mov	r2, r0
 80079ee:	460b      	mov	r3, r1
 80079f0:	4604      	mov	r4, r0
 80079f2:	460d      	mov	r5, r1
 80079f4:	4630      	mov	r0, r6
 80079f6:	4639      	mov	r1, r7
 80079f8:	f7f8 fbb0 	bl	800015c <__adddf3>
 80079fc:	2000      	movs	r0, #0
 80079fe:	4632      	mov	r2, r6
 8007a00:	463b      	mov	r3, r7
 8007a02:	4682      	mov	sl, r0
 8007a04:	468b      	mov	fp, r1
 8007a06:	f7f8 fba7 	bl	8000158 <__aeabi_dsub>
 8007a0a:	4602      	mov	r2, r0
 8007a0c:	460b      	mov	r3, r1
 8007a0e:	4620      	mov	r0, r4
 8007a10:	4629      	mov	r1, r5
 8007a12:	f7f8 fba1 	bl	8000158 <__aeabi_dsub>
 8007a16:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 8007a1a:	9b00      	ldr	r3, [sp, #0]
 8007a1c:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8007a1e:	3b01      	subs	r3, #1
 8007a20:	4313      	orrs	r3, r2
 8007a22:	f04f 0600 	mov.w	r6, #0
 8007a26:	f04f 0200 	mov.w	r2, #0
 8007a2a:	bf0c      	ite	eq
 8007a2c:	4b2f      	ldreq	r3, [pc, #188]	; (8007aec <__ieee754_pow+0x3dc>)
 8007a2e:	4b2c      	ldrne	r3, [pc, #176]	; (8007ae0 <__ieee754_pow+0x3d0>)
 8007a30:	4604      	mov	r4, r0
 8007a32:	460d      	mov	r5, r1
 8007a34:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8007a38:	e9cd 2300 	strd	r2, r3, [sp]
 8007a3c:	4632      	mov	r2, r6
 8007a3e:	463b      	mov	r3, r7
 8007a40:	f7f8 fb8a 	bl	8000158 <__aeabi_dsub>
 8007a44:	4652      	mov	r2, sl
 8007a46:	465b      	mov	r3, fp
 8007a48:	f7f8 fd3e 	bl	80004c8 <__aeabi_dmul>
 8007a4c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8007a50:	4680      	mov	r8, r0
 8007a52:	4689      	mov	r9, r1
 8007a54:	4620      	mov	r0, r4
 8007a56:	4629      	mov	r1, r5
 8007a58:	f7f8 fd36 	bl	80004c8 <__aeabi_dmul>
 8007a5c:	4602      	mov	r2, r0
 8007a5e:	460b      	mov	r3, r1
 8007a60:	4640      	mov	r0, r8
 8007a62:	4649      	mov	r1, r9
 8007a64:	f7f8 fb7a 	bl	800015c <__adddf3>
 8007a68:	4632      	mov	r2, r6
 8007a6a:	463b      	mov	r3, r7
 8007a6c:	4680      	mov	r8, r0
 8007a6e:	4689      	mov	r9, r1
 8007a70:	4650      	mov	r0, sl
 8007a72:	4659      	mov	r1, fp
 8007a74:	f7f8 fd28 	bl	80004c8 <__aeabi_dmul>
 8007a78:	4604      	mov	r4, r0
 8007a7a:	460d      	mov	r5, r1
 8007a7c:	460b      	mov	r3, r1
 8007a7e:	4602      	mov	r2, r0
 8007a80:	4649      	mov	r1, r9
 8007a82:	4640      	mov	r0, r8
 8007a84:	e9cd 4502 	strd	r4, r5, [sp, #8]
 8007a88:	f7f8 fb68 	bl	800015c <__adddf3>
 8007a8c:	4b18      	ldr	r3, [pc, #96]	; (8007af0 <__ieee754_pow+0x3e0>)
 8007a8e:	4682      	mov	sl, r0
 8007a90:	4299      	cmp	r1, r3
 8007a92:	460f      	mov	r7, r1
 8007a94:	460e      	mov	r6, r1
 8007a96:	f340 82e7 	ble.w	8008068 <__ieee754_pow+0x958>
 8007a9a:	f101 433f 	add.w	r3, r1, #3204448256	; 0xbf000000
 8007a9e:	f503 03e0 	add.w	r3, r3, #7340032	; 0x700000
 8007aa2:	4303      	orrs	r3, r0
 8007aa4:	f000 81e2 	beq.w	8007e6c <__ieee754_pow+0x75c>
 8007aa8:	e9dd 0100 	ldrd	r0, r1, [sp]
 8007aac:	2200      	movs	r2, #0
 8007aae:	2300      	movs	r3, #0
 8007ab0:	f7f8 ff7c 	bl	80009ac <__aeabi_dcmplt>
 8007ab4:	3800      	subs	r0, #0
 8007ab6:	bf18      	it	ne
 8007ab8:	2001      	movne	r0, #1
 8007aba:	e72f      	b.n	800791c <__ieee754_pow+0x20c>
 8007abc:	f3af 8000 	nop.w
 8007ac0:	60000000 	.word	0x60000000
 8007ac4:	3ff71547 	.word	0x3ff71547
 8007ac8:	f85ddf44 	.word	0xf85ddf44
 8007acc:	3e54ae0b 	.word	0x3e54ae0b
 8007ad0:	55555555 	.word	0x55555555
 8007ad4:	3fd55555 	.word	0x3fd55555
 8007ad8:	652b82fe 	.word	0x652b82fe
 8007adc:	3ff71547 	.word	0x3ff71547
 8007ae0:	3ff00000 	.word	0x3ff00000
 8007ae4:	3fd00000 	.word	0x3fd00000
 8007ae8:	3fe00000 	.word	0x3fe00000
 8007aec:	bff00000 	.word	0xbff00000
 8007af0:	408fffff 	.word	0x408fffff
 8007af4:	4bd4      	ldr	r3, [pc, #848]	; (8007e48 <__ieee754_pow+0x738>)
 8007af6:	2200      	movs	r2, #0
 8007af8:	402b      	ands	r3, r5
 8007afa:	b943      	cbnz	r3, 8007b0e <__ieee754_pow+0x3fe>
 8007afc:	4658      	mov	r0, fp
 8007afe:	4661      	mov	r1, ip
 8007b00:	4bd2      	ldr	r3, [pc, #840]	; (8007e4c <__ieee754_pow+0x73c>)
 8007b02:	f7f8 fce1 	bl	80004c8 <__aeabi_dmul>
 8007b06:	f06f 0234 	mvn.w	r2, #52	; 0x34
 8007b0a:	4683      	mov	fp, r0
 8007b0c:	460c      	mov	r4, r1
 8007b0e:	1523      	asrs	r3, r4, #20
 8007b10:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 8007b14:	4413      	add	r3, r2
 8007b16:	930b      	str	r3, [sp, #44]	; 0x2c
 8007b18:	4bcd      	ldr	r3, [pc, #820]	; (8007e50 <__ieee754_pow+0x740>)
 8007b1a:	f3c4 0413 	ubfx	r4, r4, #0, #20
 8007b1e:	f044 557f 	orr.w	r5, r4, #1069547520	; 0x3fc00000
 8007b22:	429c      	cmp	r4, r3
 8007b24:	f445 1540 	orr.w	r5, r5, #3145728	; 0x300000
 8007b28:	dd08      	ble.n	8007b3c <__ieee754_pow+0x42c>
 8007b2a:	4bca      	ldr	r3, [pc, #808]	; (8007e54 <__ieee754_pow+0x744>)
 8007b2c:	429c      	cmp	r4, r3
 8007b2e:	f340 8164 	ble.w	8007dfa <__ieee754_pow+0x6ea>
 8007b32:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007b34:	f5a5 1580 	sub.w	r5, r5, #1048576	; 0x100000
 8007b38:	3301      	adds	r3, #1
 8007b3a:	930b      	str	r3, [sp, #44]	; 0x2c
 8007b3c:	2600      	movs	r6, #0
 8007b3e:	00f3      	lsls	r3, r6, #3
 8007b40:	930d      	str	r3, [sp, #52]	; 0x34
 8007b42:	4bc5      	ldr	r3, [pc, #788]	; (8007e58 <__ieee754_pow+0x748>)
 8007b44:	4658      	mov	r0, fp
 8007b46:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 8007b4a:	e9d3 3400 	ldrd	r3, r4, [r3]
 8007b4e:	4629      	mov	r1, r5
 8007b50:	461a      	mov	r2, r3
 8007b52:	e9cd 3408 	strd	r3, r4, [sp, #32]
 8007b56:	4623      	mov	r3, r4
 8007b58:	f7f8 fafe 	bl	8000158 <__aeabi_dsub>
 8007b5c:	46da      	mov	sl, fp
 8007b5e:	462b      	mov	r3, r5
 8007b60:	4652      	mov	r2, sl
 8007b62:	e9cd 010e 	strd	r0, r1, [sp, #56]	; 0x38
 8007b66:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8007b6a:	f7f8 faf7 	bl	800015c <__adddf3>
 8007b6e:	4602      	mov	r2, r0
 8007b70:	460b      	mov	r3, r1
 8007b72:	2000      	movs	r0, #0
 8007b74:	49b9      	ldr	r1, [pc, #740]	; (8007e5c <__ieee754_pow+0x74c>)
 8007b76:	f7f8 fdd1 	bl	800071c <__aeabi_ddiv>
 8007b7a:	4602      	mov	r2, r0
 8007b7c:	460b      	mov	r3, r1
 8007b7e:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 8007b82:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	; 0x38
 8007b86:	f7f8 fc9f 	bl	80004c8 <__aeabi_dmul>
 8007b8a:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8007b8e:	e9dd 3406 	ldrd	r3, r4, [sp, #24]
 8007b92:	e9cd 3404 	strd	r3, r4, [sp, #16]
 8007b96:	2300      	movs	r3, #0
 8007b98:	2200      	movs	r2, #0
 8007b9a:	46ab      	mov	fp, r5
 8007b9c:	106d      	asrs	r5, r5, #1
 8007b9e:	f045 5500 	orr.w	r5, r5, #536870912	; 0x20000000
 8007ba2:	9304      	str	r3, [sp, #16]
 8007ba4:	f505 2500 	add.w	r5, r5, #524288	; 0x80000
 8007ba8:	e9dd 8904 	ldrd	r8, r9, [sp, #16]
 8007bac:	eb05 4386 	add.w	r3, r5, r6, lsl #18
 8007bb0:	4640      	mov	r0, r8
 8007bb2:	4649      	mov	r1, r9
 8007bb4:	4614      	mov	r4, r2
 8007bb6:	461d      	mov	r5, r3
 8007bb8:	f7f8 fc86 	bl	80004c8 <__aeabi_dmul>
 8007bbc:	4602      	mov	r2, r0
 8007bbe:	460b      	mov	r3, r1
 8007bc0:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	; 0x38
 8007bc4:	f7f8 fac8 	bl	8000158 <__aeabi_dsub>
 8007bc8:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8007bcc:	4606      	mov	r6, r0
 8007bce:	460f      	mov	r7, r1
 8007bd0:	4620      	mov	r0, r4
 8007bd2:	4629      	mov	r1, r5
 8007bd4:	f7f8 fac0 	bl	8000158 <__aeabi_dsub>
 8007bd8:	4602      	mov	r2, r0
 8007bda:	460b      	mov	r3, r1
 8007bdc:	4650      	mov	r0, sl
 8007bde:	4659      	mov	r1, fp
 8007be0:	f7f8 faba 	bl	8000158 <__aeabi_dsub>
 8007be4:	4642      	mov	r2, r8
 8007be6:	464b      	mov	r3, r9
 8007be8:	f7f8 fc6e 	bl	80004c8 <__aeabi_dmul>
 8007bec:	4602      	mov	r2, r0
 8007bee:	460b      	mov	r3, r1
 8007bf0:	4630      	mov	r0, r6
 8007bf2:	4639      	mov	r1, r7
 8007bf4:	f7f8 fab0 	bl	8000158 <__aeabi_dsub>
 8007bf8:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8007bfc:	f7f8 fc64 	bl	80004c8 <__aeabi_dmul>
 8007c00:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8007c04:	4682      	mov	sl, r0
 8007c06:	468b      	mov	fp, r1
 8007c08:	4610      	mov	r0, r2
 8007c0a:	4619      	mov	r1, r3
 8007c0c:	f7f8 fc5c 	bl	80004c8 <__aeabi_dmul>
 8007c10:	a37b      	add	r3, pc, #492	; (adr r3, 8007e00 <__ieee754_pow+0x6f0>)
 8007c12:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007c16:	4604      	mov	r4, r0
 8007c18:	460d      	mov	r5, r1
 8007c1a:	f7f8 fc55 	bl	80004c8 <__aeabi_dmul>
 8007c1e:	a37a      	add	r3, pc, #488	; (adr r3, 8007e08 <__ieee754_pow+0x6f8>)
 8007c20:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007c24:	f7f8 fa9a 	bl	800015c <__adddf3>
 8007c28:	4622      	mov	r2, r4
 8007c2a:	462b      	mov	r3, r5
 8007c2c:	f7f8 fc4c 	bl	80004c8 <__aeabi_dmul>
 8007c30:	a377      	add	r3, pc, #476	; (adr r3, 8007e10 <__ieee754_pow+0x700>)
 8007c32:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007c36:	f7f8 fa91 	bl	800015c <__adddf3>
 8007c3a:	4622      	mov	r2, r4
 8007c3c:	462b      	mov	r3, r5
 8007c3e:	f7f8 fc43 	bl	80004c8 <__aeabi_dmul>
 8007c42:	a375      	add	r3, pc, #468	; (adr r3, 8007e18 <__ieee754_pow+0x708>)
 8007c44:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007c48:	f7f8 fa88 	bl	800015c <__adddf3>
 8007c4c:	4622      	mov	r2, r4
 8007c4e:	462b      	mov	r3, r5
 8007c50:	f7f8 fc3a 	bl	80004c8 <__aeabi_dmul>
 8007c54:	a372      	add	r3, pc, #456	; (adr r3, 8007e20 <__ieee754_pow+0x710>)
 8007c56:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007c5a:	f7f8 fa7f 	bl	800015c <__adddf3>
 8007c5e:	4622      	mov	r2, r4
 8007c60:	462b      	mov	r3, r5
 8007c62:	f7f8 fc31 	bl	80004c8 <__aeabi_dmul>
 8007c66:	a370      	add	r3, pc, #448	; (adr r3, 8007e28 <__ieee754_pow+0x718>)
 8007c68:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007c6c:	f7f8 fa76 	bl	800015c <__adddf3>
 8007c70:	4622      	mov	r2, r4
 8007c72:	4606      	mov	r6, r0
 8007c74:	460f      	mov	r7, r1
 8007c76:	462b      	mov	r3, r5
 8007c78:	4620      	mov	r0, r4
 8007c7a:	4629      	mov	r1, r5
 8007c7c:	f7f8 fc24 	bl	80004c8 <__aeabi_dmul>
 8007c80:	4602      	mov	r2, r0
 8007c82:	460b      	mov	r3, r1
 8007c84:	4630      	mov	r0, r6
 8007c86:	4639      	mov	r1, r7
 8007c88:	f7f8 fc1e 	bl	80004c8 <__aeabi_dmul>
 8007c8c:	4604      	mov	r4, r0
 8007c8e:	460d      	mov	r5, r1
 8007c90:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8007c94:	4642      	mov	r2, r8
 8007c96:	464b      	mov	r3, r9
 8007c98:	f7f8 fa60 	bl	800015c <__adddf3>
 8007c9c:	4652      	mov	r2, sl
 8007c9e:	465b      	mov	r3, fp
 8007ca0:	f7f8 fc12 	bl	80004c8 <__aeabi_dmul>
 8007ca4:	4622      	mov	r2, r4
 8007ca6:	462b      	mov	r3, r5
 8007ca8:	f7f8 fa58 	bl	800015c <__adddf3>
 8007cac:	4642      	mov	r2, r8
 8007cae:	4606      	mov	r6, r0
 8007cb0:	460f      	mov	r7, r1
 8007cb2:	464b      	mov	r3, r9
 8007cb4:	4640      	mov	r0, r8
 8007cb6:	4649      	mov	r1, r9
 8007cb8:	f7f8 fc06 	bl	80004c8 <__aeabi_dmul>
 8007cbc:	4602      	mov	r2, r0
 8007cbe:	460b      	mov	r3, r1
 8007cc0:	e9cd 2308 	strd	r2, r3, [sp, #32]
 8007cc4:	2200      	movs	r2, #0
 8007cc6:	4b66      	ldr	r3, [pc, #408]	; (8007e60 <__ieee754_pow+0x750>)
 8007cc8:	f7f8 fa48 	bl	800015c <__adddf3>
 8007ccc:	4632      	mov	r2, r6
 8007cce:	463b      	mov	r3, r7
 8007cd0:	f7f8 fa44 	bl	800015c <__adddf3>
 8007cd4:	2400      	movs	r4, #0
 8007cd6:	460d      	mov	r5, r1
 8007cd8:	4622      	mov	r2, r4
 8007cda:	460b      	mov	r3, r1
 8007cdc:	4640      	mov	r0, r8
 8007cde:	4649      	mov	r1, r9
 8007ce0:	f7f8 fbf2 	bl	80004c8 <__aeabi_dmul>
 8007ce4:	2200      	movs	r2, #0
 8007ce6:	4680      	mov	r8, r0
 8007ce8:	4689      	mov	r9, r1
 8007cea:	4620      	mov	r0, r4
 8007cec:	4629      	mov	r1, r5
 8007cee:	4b5c      	ldr	r3, [pc, #368]	; (8007e60 <__ieee754_pow+0x750>)
 8007cf0:	f7f8 fa32 	bl	8000158 <__aeabi_dsub>
 8007cf4:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8007cf8:	f7f8 fa2e 	bl	8000158 <__aeabi_dsub>
 8007cfc:	4602      	mov	r2, r0
 8007cfe:	460b      	mov	r3, r1
 8007d00:	4630      	mov	r0, r6
 8007d02:	4639      	mov	r1, r7
 8007d04:	f7f8 fa28 	bl	8000158 <__aeabi_dsub>
 8007d08:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8007d0c:	f7f8 fbdc 	bl	80004c8 <__aeabi_dmul>
 8007d10:	4622      	mov	r2, r4
 8007d12:	4606      	mov	r6, r0
 8007d14:	460f      	mov	r7, r1
 8007d16:	462b      	mov	r3, r5
 8007d18:	4650      	mov	r0, sl
 8007d1a:	4659      	mov	r1, fp
 8007d1c:	f7f8 fbd4 	bl	80004c8 <__aeabi_dmul>
 8007d20:	4602      	mov	r2, r0
 8007d22:	460b      	mov	r3, r1
 8007d24:	4630      	mov	r0, r6
 8007d26:	4639      	mov	r1, r7
 8007d28:	f7f8 fa18 	bl	800015c <__adddf3>
 8007d2c:	2400      	movs	r4, #0
 8007d2e:	4606      	mov	r6, r0
 8007d30:	460f      	mov	r7, r1
 8007d32:	4602      	mov	r2, r0
 8007d34:	460b      	mov	r3, r1
 8007d36:	4640      	mov	r0, r8
 8007d38:	4649      	mov	r1, r9
 8007d3a:	f7f8 fa0f 	bl	800015c <__adddf3>
 8007d3e:	a33c      	add	r3, pc, #240	; (adr r3, 8007e30 <__ieee754_pow+0x720>)
 8007d40:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007d44:	4620      	mov	r0, r4
 8007d46:	460d      	mov	r5, r1
 8007d48:	f7f8 fbbe 	bl	80004c8 <__aeabi_dmul>
 8007d4c:	4642      	mov	r2, r8
 8007d4e:	464b      	mov	r3, r9
 8007d50:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8007d54:	4620      	mov	r0, r4
 8007d56:	4629      	mov	r1, r5
 8007d58:	f7f8 f9fe 	bl	8000158 <__aeabi_dsub>
 8007d5c:	4602      	mov	r2, r0
 8007d5e:	460b      	mov	r3, r1
 8007d60:	4630      	mov	r0, r6
 8007d62:	4639      	mov	r1, r7
 8007d64:	f7f8 f9f8 	bl	8000158 <__aeabi_dsub>
 8007d68:	a333      	add	r3, pc, #204	; (adr r3, 8007e38 <__ieee754_pow+0x728>)
 8007d6a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007d6e:	f7f8 fbab 	bl	80004c8 <__aeabi_dmul>
 8007d72:	a333      	add	r3, pc, #204	; (adr r3, 8007e40 <__ieee754_pow+0x730>)
 8007d74:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007d78:	4606      	mov	r6, r0
 8007d7a:	460f      	mov	r7, r1
 8007d7c:	4620      	mov	r0, r4
 8007d7e:	4629      	mov	r1, r5
 8007d80:	f7f8 fba2 	bl	80004c8 <__aeabi_dmul>
 8007d84:	4602      	mov	r2, r0
 8007d86:	460b      	mov	r3, r1
 8007d88:	4630      	mov	r0, r6
 8007d8a:	4639      	mov	r1, r7
 8007d8c:	f7f8 f9e6 	bl	800015c <__adddf3>
 8007d90:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8007d92:	4b34      	ldr	r3, [pc, #208]	; (8007e64 <__ieee754_pow+0x754>)
 8007d94:	4413      	add	r3, r2
 8007d96:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007d9a:	f7f8 f9df 	bl	800015c <__adddf3>
 8007d9e:	4680      	mov	r8, r0
 8007da0:	980b      	ldr	r0, [sp, #44]	; 0x2c
 8007da2:	4689      	mov	r9, r1
 8007da4:	f7f8 fb26 	bl	80003f4 <__aeabi_i2d>
 8007da8:	4604      	mov	r4, r0
 8007daa:	460d      	mov	r5, r1
 8007dac:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8007db0:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8007db2:	4b2d      	ldr	r3, [pc, #180]	; (8007e68 <__ieee754_pow+0x758>)
 8007db4:	4413      	add	r3, r2
 8007db6:	e9d3 6700 	ldrd	r6, r7, [r3]
 8007dba:	4642      	mov	r2, r8
 8007dbc:	464b      	mov	r3, r9
 8007dbe:	f7f8 f9cd 	bl	800015c <__adddf3>
 8007dc2:	4632      	mov	r2, r6
 8007dc4:	463b      	mov	r3, r7
 8007dc6:	f7f8 f9c9 	bl	800015c <__adddf3>
 8007dca:	4622      	mov	r2, r4
 8007dcc:	462b      	mov	r3, r5
 8007dce:	f7f8 f9c5 	bl	800015c <__adddf3>
 8007dd2:	2000      	movs	r0, #0
 8007dd4:	4622      	mov	r2, r4
 8007dd6:	462b      	mov	r3, r5
 8007dd8:	4682      	mov	sl, r0
 8007dda:	468b      	mov	fp, r1
 8007ddc:	f7f8 f9bc 	bl	8000158 <__aeabi_dsub>
 8007de0:	4632      	mov	r2, r6
 8007de2:	463b      	mov	r3, r7
 8007de4:	f7f8 f9b8 	bl	8000158 <__aeabi_dsub>
 8007de8:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8007dec:	f7f8 f9b4 	bl	8000158 <__aeabi_dsub>
 8007df0:	4602      	mov	r2, r0
 8007df2:	460b      	mov	r3, r1
 8007df4:	4640      	mov	r0, r8
 8007df6:	4649      	mov	r1, r9
 8007df8:	e60b      	b.n	8007a12 <__ieee754_pow+0x302>
 8007dfa:	2601      	movs	r6, #1
 8007dfc:	e69f      	b.n	8007b3e <__ieee754_pow+0x42e>
 8007dfe:	bf00      	nop
 8007e00:	4a454eef 	.word	0x4a454eef
 8007e04:	3fca7e28 	.word	0x3fca7e28
 8007e08:	93c9db65 	.word	0x93c9db65
 8007e0c:	3fcd864a 	.word	0x3fcd864a
 8007e10:	a91d4101 	.word	0xa91d4101
 8007e14:	3fd17460 	.word	0x3fd17460
 8007e18:	518f264d 	.word	0x518f264d
 8007e1c:	3fd55555 	.word	0x3fd55555
 8007e20:	db6fabff 	.word	0xdb6fabff
 8007e24:	3fdb6db6 	.word	0x3fdb6db6
 8007e28:	33333303 	.word	0x33333303
 8007e2c:	3fe33333 	.word	0x3fe33333
 8007e30:	e0000000 	.word	0xe0000000
 8007e34:	3feec709 	.word	0x3feec709
 8007e38:	dc3a03fd 	.word	0xdc3a03fd
 8007e3c:	3feec709 	.word	0x3feec709
 8007e40:	145b01f5 	.word	0x145b01f5
 8007e44:	be3e2fe0 	.word	0xbe3e2fe0
 8007e48:	7ff00000 	.word	0x7ff00000
 8007e4c:	43400000 	.word	0x43400000
 8007e50:	0003988e 	.word	0x0003988e
 8007e54:	000bb679 	.word	0x000bb679
 8007e58:	080084e0 	.word	0x080084e0
 8007e5c:	3ff00000 	.word	0x3ff00000
 8007e60:	40080000 	.word	0x40080000
 8007e64:	08008500 	.word	0x08008500
 8007e68:	080084f0 	.word	0x080084f0
 8007e6c:	a39c      	add	r3, pc, #624	; (adr r3, 80080e0 <__ieee754_pow+0x9d0>)
 8007e6e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007e72:	4640      	mov	r0, r8
 8007e74:	4649      	mov	r1, r9
 8007e76:	f7f8 f971 	bl	800015c <__adddf3>
 8007e7a:	4622      	mov	r2, r4
 8007e7c:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8007e80:	462b      	mov	r3, r5
 8007e82:	4650      	mov	r0, sl
 8007e84:	4639      	mov	r1, r7
 8007e86:	f7f8 f967 	bl	8000158 <__aeabi_dsub>
 8007e8a:	4602      	mov	r2, r0
 8007e8c:	460b      	mov	r3, r1
 8007e8e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8007e92:	f7f8 fda9 	bl	80009e8 <__aeabi_dcmpgt>
 8007e96:	2800      	cmp	r0, #0
 8007e98:	f47f ae06 	bne.w	8007aa8 <__ieee754_pow+0x398>
 8007e9c:	4aa2      	ldr	r2, [pc, #648]	; (8008128 <__ieee754_pow+0xa18>)
 8007e9e:	f026 4300 	bic.w	r3, r6, #2147483648	; 0x80000000
 8007ea2:	4293      	cmp	r3, r2
 8007ea4:	f340 8100 	ble.w	80080a8 <__ieee754_pow+0x998>
 8007ea8:	f44f 1a80 	mov.w	sl, #1048576	; 0x100000
 8007eac:	151b      	asrs	r3, r3, #20
 8007eae:	f2a3 33fe 	subw	r3, r3, #1022	; 0x3fe
 8007eb2:	fa4a fa03 	asr.w	sl, sl, r3
 8007eb6:	44b2      	add	sl, r6
 8007eb8:	f3ca 510a 	ubfx	r1, sl, #20, #11
 8007ebc:	489b      	ldr	r0, [pc, #620]	; (800812c <__ieee754_pow+0xa1c>)
 8007ebe:	f2a1 31ff 	subw	r1, r1, #1023	; 0x3ff
 8007ec2:	4108      	asrs	r0, r1
 8007ec4:	ea00 030a 	and.w	r3, r0, sl
 8007ec8:	f3ca 0a13 	ubfx	sl, sl, #0, #20
 8007ecc:	f1c1 0114 	rsb	r1, r1, #20
 8007ed0:	f44a 1a80 	orr.w	sl, sl, #1048576	; 0x100000
 8007ed4:	fa4a fa01 	asr.w	sl, sl, r1
 8007ed8:	2e00      	cmp	r6, #0
 8007eda:	f04f 0200 	mov.w	r2, #0
 8007ede:	4620      	mov	r0, r4
 8007ee0:	4629      	mov	r1, r5
 8007ee2:	bfb8      	it	lt
 8007ee4:	f1ca 0a00 	rsblt	sl, sl, #0
 8007ee8:	f7f8 f936 	bl	8000158 <__aeabi_dsub>
 8007eec:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8007ef0:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8007ef4:	2400      	movs	r4, #0
 8007ef6:	4642      	mov	r2, r8
 8007ef8:	464b      	mov	r3, r9
 8007efa:	f7f8 f92f 	bl	800015c <__adddf3>
 8007efe:	a37a      	add	r3, pc, #488	; (adr r3, 80080e8 <__ieee754_pow+0x9d8>)
 8007f00:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007f04:	4620      	mov	r0, r4
 8007f06:	460d      	mov	r5, r1
 8007f08:	f7f8 fade 	bl	80004c8 <__aeabi_dmul>
 8007f0c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8007f10:	4606      	mov	r6, r0
 8007f12:	460f      	mov	r7, r1
 8007f14:	4620      	mov	r0, r4
 8007f16:	4629      	mov	r1, r5
 8007f18:	f7f8 f91e 	bl	8000158 <__aeabi_dsub>
 8007f1c:	4602      	mov	r2, r0
 8007f1e:	460b      	mov	r3, r1
 8007f20:	4640      	mov	r0, r8
 8007f22:	4649      	mov	r1, r9
 8007f24:	f7f8 f918 	bl	8000158 <__aeabi_dsub>
 8007f28:	a371      	add	r3, pc, #452	; (adr r3, 80080f0 <__ieee754_pow+0x9e0>)
 8007f2a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007f2e:	f7f8 facb 	bl	80004c8 <__aeabi_dmul>
 8007f32:	a371      	add	r3, pc, #452	; (adr r3, 80080f8 <__ieee754_pow+0x9e8>)
 8007f34:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007f38:	4680      	mov	r8, r0
 8007f3a:	4689      	mov	r9, r1
 8007f3c:	4620      	mov	r0, r4
 8007f3e:	4629      	mov	r1, r5
 8007f40:	f7f8 fac2 	bl	80004c8 <__aeabi_dmul>
 8007f44:	4602      	mov	r2, r0
 8007f46:	460b      	mov	r3, r1
 8007f48:	4640      	mov	r0, r8
 8007f4a:	4649      	mov	r1, r9
 8007f4c:	f7f8 f906 	bl	800015c <__adddf3>
 8007f50:	4604      	mov	r4, r0
 8007f52:	460d      	mov	r5, r1
 8007f54:	4602      	mov	r2, r0
 8007f56:	460b      	mov	r3, r1
 8007f58:	4630      	mov	r0, r6
 8007f5a:	4639      	mov	r1, r7
 8007f5c:	f7f8 f8fe 	bl	800015c <__adddf3>
 8007f60:	4632      	mov	r2, r6
 8007f62:	463b      	mov	r3, r7
 8007f64:	4680      	mov	r8, r0
 8007f66:	4689      	mov	r9, r1
 8007f68:	f7f8 f8f6 	bl	8000158 <__aeabi_dsub>
 8007f6c:	4602      	mov	r2, r0
 8007f6e:	460b      	mov	r3, r1
 8007f70:	4620      	mov	r0, r4
 8007f72:	4629      	mov	r1, r5
 8007f74:	f7f8 f8f0 	bl	8000158 <__aeabi_dsub>
 8007f78:	4642      	mov	r2, r8
 8007f7a:	4606      	mov	r6, r0
 8007f7c:	460f      	mov	r7, r1
 8007f7e:	464b      	mov	r3, r9
 8007f80:	4640      	mov	r0, r8
 8007f82:	4649      	mov	r1, r9
 8007f84:	f7f8 faa0 	bl	80004c8 <__aeabi_dmul>
 8007f88:	a35d      	add	r3, pc, #372	; (adr r3, 8008100 <__ieee754_pow+0x9f0>)
 8007f8a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007f8e:	4604      	mov	r4, r0
 8007f90:	460d      	mov	r5, r1
 8007f92:	f7f8 fa99 	bl	80004c8 <__aeabi_dmul>
 8007f96:	a35c      	add	r3, pc, #368	; (adr r3, 8008108 <__ieee754_pow+0x9f8>)
 8007f98:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007f9c:	f7f8 f8dc 	bl	8000158 <__aeabi_dsub>
 8007fa0:	4622      	mov	r2, r4
 8007fa2:	462b      	mov	r3, r5
 8007fa4:	f7f8 fa90 	bl	80004c8 <__aeabi_dmul>
 8007fa8:	a359      	add	r3, pc, #356	; (adr r3, 8008110 <__ieee754_pow+0xa00>)
 8007faa:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007fae:	f7f8 f8d5 	bl	800015c <__adddf3>
 8007fb2:	4622      	mov	r2, r4
 8007fb4:	462b      	mov	r3, r5
 8007fb6:	f7f8 fa87 	bl	80004c8 <__aeabi_dmul>
 8007fba:	a357      	add	r3, pc, #348	; (adr r3, 8008118 <__ieee754_pow+0xa08>)
 8007fbc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007fc0:	f7f8 f8ca 	bl	8000158 <__aeabi_dsub>
 8007fc4:	4622      	mov	r2, r4
 8007fc6:	462b      	mov	r3, r5
 8007fc8:	f7f8 fa7e 	bl	80004c8 <__aeabi_dmul>
 8007fcc:	a354      	add	r3, pc, #336	; (adr r3, 8008120 <__ieee754_pow+0xa10>)
 8007fce:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007fd2:	f7f8 f8c3 	bl	800015c <__adddf3>
 8007fd6:	4622      	mov	r2, r4
 8007fd8:	462b      	mov	r3, r5
 8007fda:	f7f8 fa75 	bl	80004c8 <__aeabi_dmul>
 8007fde:	4602      	mov	r2, r0
 8007fe0:	460b      	mov	r3, r1
 8007fe2:	4640      	mov	r0, r8
 8007fe4:	4649      	mov	r1, r9
 8007fe6:	f7f8 f8b7 	bl	8000158 <__aeabi_dsub>
 8007fea:	4604      	mov	r4, r0
 8007fec:	460d      	mov	r5, r1
 8007fee:	4602      	mov	r2, r0
 8007ff0:	460b      	mov	r3, r1
 8007ff2:	4640      	mov	r0, r8
 8007ff4:	4649      	mov	r1, r9
 8007ff6:	f7f8 fa67 	bl	80004c8 <__aeabi_dmul>
 8007ffa:	2200      	movs	r2, #0
 8007ffc:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8008000:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8008004:	4620      	mov	r0, r4
 8008006:	4629      	mov	r1, r5
 8008008:	f7f8 f8a6 	bl	8000158 <__aeabi_dsub>
 800800c:	4602      	mov	r2, r0
 800800e:	460b      	mov	r3, r1
 8008010:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8008014:	f7f8 fb82 	bl	800071c <__aeabi_ddiv>
 8008018:	4632      	mov	r2, r6
 800801a:	4604      	mov	r4, r0
 800801c:	460d      	mov	r5, r1
 800801e:	463b      	mov	r3, r7
 8008020:	4640      	mov	r0, r8
 8008022:	4649      	mov	r1, r9
 8008024:	f7f8 fa50 	bl	80004c8 <__aeabi_dmul>
 8008028:	4632      	mov	r2, r6
 800802a:	463b      	mov	r3, r7
 800802c:	f7f8 f896 	bl	800015c <__adddf3>
 8008030:	4602      	mov	r2, r0
 8008032:	460b      	mov	r3, r1
 8008034:	4620      	mov	r0, r4
 8008036:	4629      	mov	r1, r5
 8008038:	f7f8 f88e 	bl	8000158 <__aeabi_dsub>
 800803c:	4642      	mov	r2, r8
 800803e:	464b      	mov	r3, r9
 8008040:	f7f8 f88a 	bl	8000158 <__aeabi_dsub>
 8008044:	4602      	mov	r2, r0
 8008046:	460b      	mov	r3, r1
 8008048:	2000      	movs	r0, #0
 800804a:	4939      	ldr	r1, [pc, #228]	; (8008130 <__ieee754_pow+0xa20>)
 800804c:	f7f8 f884 	bl	8000158 <__aeabi_dsub>
 8008050:	eb01 540a 	add.w	r4, r1, sl, lsl #20
 8008054:	f5b4 1f80 	cmp.w	r4, #1048576	; 0x100000
 8008058:	da29      	bge.n	80080ae <__ieee754_pow+0x99e>
 800805a:	4652      	mov	r2, sl
 800805c:	f000 f874 	bl	8008148 <scalbn>
 8008060:	e9dd 2300 	ldrd	r2, r3, [sp]
 8008064:	f7ff bbfd 	b.w	8007862 <__ieee754_pow+0x152>
 8008068:	4b32      	ldr	r3, [pc, #200]	; (8008134 <__ieee754_pow+0xa24>)
 800806a:	f021 4700 	bic.w	r7, r1, #2147483648	; 0x80000000
 800806e:	429f      	cmp	r7, r3
 8008070:	f77f af14 	ble.w	8007e9c <__ieee754_pow+0x78c>
 8008074:	4b30      	ldr	r3, [pc, #192]	; (8008138 <__ieee754_pow+0xa28>)
 8008076:	440b      	add	r3, r1
 8008078:	4303      	orrs	r3, r0
 800807a:	d009      	beq.n	8008090 <__ieee754_pow+0x980>
 800807c:	e9dd 0100 	ldrd	r0, r1, [sp]
 8008080:	2200      	movs	r2, #0
 8008082:	2300      	movs	r3, #0
 8008084:	f7f8 fc92 	bl	80009ac <__aeabi_dcmplt>
 8008088:	3800      	subs	r0, #0
 800808a:	bf18      	it	ne
 800808c:	2001      	movne	r0, #1
 800808e:	e452      	b.n	8007936 <__ieee754_pow+0x226>
 8008090:	4622      	mov	r2, r4
 8008092:	462b      	mov	r3, r5
 8008094:	f7f8 f860 	bl	8000158 <__aeabi_dsub>
 8008098:	4642      	mov	r2, r8
 800809a:	464b      	mov	r3, r9
 800809c:	f7f8 fc9a 	bl	80009d4 <__aeabi_dcmpge>
 80080a0:	2800      	cmp	r0, #0
 80080a2:	f43f aefb 	beq.w	8007e9c <__ieee754_pow+0x78c>
 80080a6:	e7e9      	b.n	800807c <__ieee754_pow+0x96c>
 80080a8:	f04f 0a00 	mov.w	sl, #0
 80080ac:	e720      	b.n	8007ef0 <__ieee754_pow+0x7e0>
 80080ae:	4621      	mov	r1, r4
 80080b0:	e7d6      	b.n	8008060 <__ieee754_pow+0x950>
 80080b2:	f04f 0b00 	mov.w	fp, #0
 80080b6:	f8df c078 	ldr.w	ip, [pc, #120]	; 8008130 <__ieee754_pow+0xa20>
 80080ba:	f7ff bbb9 	b.w	8007830 <__ieee754_pow+0x120>
 80080be:	f04f 0b00 	mov.w	fp, #0
 80080c2:	f04f 0c00 	mov.w	ip, #0
 80080c6:	f7ff bbb3 	b.w	8007830 <__ieee754_pow+0x120>
 80080ca:	4640      	mov	r0, r8
 80080cc:	4649      	mov	r1, r9
 80080ce:	f7ff bb3c 	b.w	800774a <__ieee754_pow+0x3a>
 80080d2:	9200      	str	r2, [sp, #0]
 80080d4:	f7ff bb88 	b.w	80077e8 <__ieee754_pow+0xd8>
 80080d8:	2300      	movs	r3, #0
 80080da:	f7ff bb72 	b.w	80077c2 <__ieee754_pow+0xb2>
 80080de:	bf00      	nop
 80080e0:	652b82fe 	.word	0x652b82fe
 80080e4:	3c971547 	.word	0x3c971547
 80080e8:	00000000 	.word	0x00000000
 80080ec:	3fe62e43 	.word	0x3fe62e43
 80080f0:	fefa39ef 	.word	0xfefa39ef
 80080f4:	3fe62e42 	.word	0x3fe62e42
 80080f8:	0ca86c39 	.word	0x0ca86c39
 80080fc:	be205c61 	.word	0xbe205c61
 8008100:	72bea4d0 	.word	0x72bea4d0
 8008104:	3e663769 	.word	0x3e663769
 8008108:	c5d26bf1 	.word	0xc5d26bf1
 800810c:	3ebbbd41 	.word	0x3ebbbd41
 8008110:	af25de2c 	.word	0xaf25de2c
 8008114:	3f11566a 	.word	0x3f11566a
 8008118:	16bebd93 	.word	0x16bebd93
 800811c:	3f66c16c 	.word	0x3f66c16c
 8008120:	5555553e 	.word	0x5555553e
 8008124:	3fc55555 	.word	0x3fc55555
 8008128:	3fe00000 	.word	0x3fe00000
 800812c:	fff00000 	.word	0xfff00000
 8008130:	3ff00000 	.word	0x3ff00000
 8008134:	4090cbff 	.word	0x4090cbff
 8008138:	3f6f3400 	.word	0x3f6f3400

0800813c <fabs>:
 800813c:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 8008140:	4619      	mov	r1, r3
 8008142:	4770      	bx	lr
 8008144:	0000      	movs	r0, r0
	...

08008148 <scalbn>:
 8008148:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800814a:	4616      	mov	r6, r2
 800814c:	f3c1 520a 	ubfx	r2, r1, #20, #11
 8008150:	4604      	mov	r4, r0
 8008152:	460d      	mov	r5, r1
 8008154:	460b      	mov	r3, r1
 8008156:	b992      	cbnz	r2, 800817e <scalbn+0x36>
 8008158:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 800815c:	4303      	orrs	r3, r0
 800815e:	d03c      	beq.n	80081da <scalbn+0x92>
 8008160:	4b31      	ldr	r3, [pc, #196]	; (8008228 <scalbn+0xe0>)
 8008162:	2200      	movs	r2, #0
 8008164:	f7f8 f9b0 	bl	80004c8 <__aeabi_dmul>
 8008168:	4b30      	ldr	r3, [pc, #192]	; (800822c <scalbn+0xe4>)
 800816a:	4604      	mov	r4, r0
 800816c:	429e      	cmp	r6, r3
 800816e:	460d      	mov	r5, r1
 8008170:	da0f      	bge.n	8008192 <scalbn+0x4a>
 8008172:	a329      	add	r3, pc, #164	; (adr r3, 8008218 <scalbn+0xd0>)
 8008174:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008178:	f7f8 f9a6 	bl	80004c8 <__aeabi_dmul>
 800817c:	e006      	b.n	800818c <scalbn+0x44>
 800817e:	f240 77ff 	movw	r7, #2047	; 0x7ff
 8008182:	42ba      	cmp	r2, r7
 8008184:	d109      	bne.n	800819a <scalbn+0x52>
 8008186:	4602      	mov	r2, r0
 8008188:	f7f7 ffe8 	bl	800015c <__adddf3>
 800818c:	4604      	mov	r4, r0
 800818e:	460d      	mov	r5, r1
 8008190:	e023      	b.n	80081da <scalbn+0x92>
 8008192:	460b      	mov	r3, r1
 8008194:	f3c1 520a 	ubfx	r2, r1, #20, #11
 8008198:	3a36      	subs	r2, #54	; 0x36
 800819a:	f24c 3150 	movw	r1, #50000	; 0xc350
 800819e:	428e      	cmp	r6, r1
 80081a0:	dd0e      	ble.n	80081c0 <scalbn+0x78>
 80081a2:	a31f      	add	r3, pc, #124	; (adr r3, 8008220 <scalbn+0xd8>)
 80081a4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80081a8:	f005 4400 	and.w	r4, r5, #2147483648	; 0x80000000
 80081ac:	f044 41fc 	orr.w	r1, r4, #2113929216	; 0x7e000000
 80081b0:	f441 115f 	orr.w	r1, r1, #3653632	; 0x37c000
 80081b4:	f441 5110 	orr.w	r1, r1, #9216	; 0x2400
 80081b8:	481d      	ldr	r0, [pc, #116]	; (8008230 <scalbn+0xe8>)
 80081ba:	f041 013c 	orr.w	r1, r1, #60	; 0x3c
 80081be:	e7db      	b.n	8008178 <scalbn+0x30>
 80081c0:	f240 71fe 	movw	r1, #2046	; 0x7fe
 80081c4:	4432      	add	r2, r6
 80081c6:	428a      	cmp	r2, r1
 80081c8:	dceb      	bgt.n	80081a2 <scalbn+0x5a>
 80081ca:	2a00      	cmp	r2, #0
 80081cc:	dd08      	ble.n	80081e0 <scalbn+0x98>
 80081ce:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 80081d2:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 80081d6:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 80081da:	4620      	mov	r0, r4
 80081dc:	4629      	mov	r1, r5
 80081de:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80081e0:	f112 0f35 	cmn.w	r2, #53	; 0x35
 80081e4:	da0c      	bge.n	8008200 <scalbn+0xb8>
 80081e6:	a30c      	add	r3, pc, #48	; (adr r3, 8008218 <scalbn+0xd0>)
 80081e8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80081ec:	f005 4400 	and.w	r4, r5, #2147483648	; 0x80000000
 80081f0:	f044 71d2 	orr.w	r1, r4, #27525120	; 0x1a40000
 80081f4:	f441 31b7 	orr.w	r1, r1, #93696	; 0x16e00
 80081f8:	480e      	ldr	r0, [pc, #56]	; (8008234 <scalbn+0xec>)
 80081fa:	f041 011f 	orr.w	r1, r1, #31
 80081fe:	e7bb      	b.n	8008178 <scalbn+0x30>
 8008200:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 8008204:	3236      	adds	r2, #54	; 0x36
 8008206:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 800820a:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 800820e:	4620      	mov	r0, r4
 8008210:	4629      	mov	r1, r5
 8008212:	2200      	movs	r2, #0
 8008214:	4b08      	ldr	r3, [pc, #32]	; (8008238 <scalbn+0xf0>)
 8008216:	e7af      	b.n	8008178 <scalbn+0x30>
 8008218:	c2f8f359 	.word	0xc2f8f359
 800821c:	01a56e1f 	.word	0x01a56e1f
 8008220:	8800759c 	.word	0x8800759c
 8008224:	7e37e43c 	.word	0x7e37e43c
 8008228:	43500000 	.word	0x43500000
 800822c:	ffff3cb0 	.word	0xffff3cb0
 8008230:	8800759c 	.word	0x8800759c
 8008234:	c2f8f359 	.word	0xc2f8f359
 8008238:	3c900000 	.word	0x3c900000

0800823c <with_errno>:
 800823c:	b570      	push	{r4, r5, r6, lr}
 800823e:	4604      	mov	r4, r0
 8008240:	460d      	mov	r5, r1
 8008242:	4616      	mov	r6, r2
 8008244:	f7ff f8ce 	bl	80073e4 <__errno>
 8008248:	4629      	mov	r1, r5
 800824a:	6006      	str	r6, [r0, #0]
 800824c:	4620      	mov	r0, r4
 800824e:	bd70      	pop	{r4, r5, r6, pc}

08008250 <xflow>:
 8008250:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8008252:	4615      	mov	r5, r2
 8008254:	461c      	mov	r4, r3
 8008256:	b180      	cbz	r0, 800827a <xflow+0x2a>
 8008258:	4610      	mov	r0, r2
 800825a:	f103 4100 	add.w	r1, r3, #2147483648	; 0x80000000
 800825e:	e9cd 0100 	strd	r0, r1, [sp]
 8008262:	e9dd 2300 	ldrd	r2, r3, [sp]
 8008266:	4628      	mov	r0, r5
 8008268:	4621      	mov	r1, r4
 800826a:	f7f8 f92d 	bl	80004c8 <__aeabi_dmul>
 800826e:	2222      	movs	r2, #34	; 0x22
 8008270:	b003      	add	sp, #12
 8008272:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8008276:	f7ff bfe1 	b.w	800823c <with_errno>
 800827a:	4610      	mov	r0, r2
 800827c:	4619      	mov	r1, r3
 800827e:	e7ee      	b.n	800825e <xflow+0xe>

08008280 <__math_uflow>:
 8008280:	2200      	movs	r2, #0
 8008282:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8008286:	f7ff bfe3 	b.w	8008250 <xflow>

0800828a <__math_oflow>:
 800828a:	2200      	movs	r2, #0
 800828c:	f04f 43e0 	mov.w	r3, #1879048192	; 0x70000000
 8008290:	f7ff bfde 	b.w	8008250 <xflow>

08008294 <_init>:
 8008294:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008296:	bf00      	nop
 8008298:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800829a:	bc08      	pop	{r3}
 800829c:	469e      	mov	lr, r3
 800829e:	4770      	bx	lr

080082a0 <_fini>:
 80082a0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80082a2:	bf00      	nop
 80082a4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80082a6:	bc08      	pop	{r3}
 80082a8:	469e      	mov	lr, r3
 80082aa:	4770      	bx	lr
