{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1511499308891 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1511499308893 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Nov 24 01:55:08 2017 " "Processing started: Fri Nov 24 01:55:08 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1511499308893 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511499308893 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Topeira -c Topeira " "Command: quartus_map --read_settings_files=on --write_settings_files=off Topeira -c Topeira" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511499308893 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1511499309205 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1511499309205 ""}
{ "Warning" "WVRFX_VERI_CONST_VALUE_OVERFLOW" "Topeira.v(30) " "Verilog HDL error at Topeira.v(30): constant value overflow" {  } { { "Topeira.v" "" { Text "/home/brunoc/PROJETO_CL2/Topeira.v" 30 0 0 } }  } 0 10259 "Verilog HDL error at %1!s!: constant value overflow" 0 0 "Analysis & Synthesis" 0 -1 1511499327335 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "Topeira.v(61) " "Verilog HDL information at Topeira.v(61): always construct contains both blocking and non-blocking assignments" {  } { { "Topeira.v" "" { Text "/home/brunoc/PROJETO_CL2/Topeira.v" 61 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1511499327336 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "LEDG ledg Topeira.v(4) " "Verilog HDL Declaration information at Topeira.v(4): object \"LEDG\" differs only in case from object \"ledg\" in the same scope" {  } { { "Topeira.v" "" { Text "/home/brunoc/PROJETO_CL2/Topeira.v" 4 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1511499327336 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX0 hex0 Topeira.v(5) " "Verilog HDL Declaration information at Topeira.v(5): object \"HEX0\" differs only in case from object \"hex0\" in the same scope" {  } { { "Topeira.v" "" { Text "/home/brunoc/PROJETO_CL2/Topeira.v" 5 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1511499327336 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX1 hex1 Topeira.v(7) " "Verilog HDL Declaration information at Topeira.v(7): object \"HEX1\" differs only in case from object \"hex1\" in the same scope" {  } { { "Topeira.v" "" { Text "/home/brunoc/PROJETO_CL2/Topeira.v" 7 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1511499327336 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Topeira.v 1 1 " "Found 1 design units, including 1 entities, in source file Topeira.v" { { "Info" "ISGN_ENTITY_NAME" "1 Topeira " "Found entity 1: Topeira" {  } { { "Topeira.v" "" { Text "/home/brunoc/PROJETO_CL2/Topeira.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511499327339 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511499327339 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "Topeira_Main.v " "Can't analyze file -- file Topeira_Main.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1511499327340 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Topeira " "Elaborating entity \"Topeira\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1511499327415 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "count Topeira.v(9) " "Verilog HDL or VHDL warning at Topeira.v(9): object \"count\" assigned a value but never read" {  } { { "Topeira.v" "" { Text "/home/brunoc/PROJETO_CL2/Topeira.v" 9 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1511499327416 "|Topeira"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "count1 Topeira.v(10) " "Verilog HDL or VHDL warning at Topeira.v(10): object \"count1\" assigned a value but never read" {  } { { "Topeira.v" "" { Text "/home/brunoc/PROJETO_CL2/Topeira.v" 10 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1511499327416 "|Topeira"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "count2 Topeira.v(11) " "Verilog HDL or VHDL warning at Topeira.v(11): object \"count2\" assigned a value but never read" {  } { { "Topeira.v" "" { Text "/home/brunoc/PROJETO_CL2/Topeira.v" 11 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1511499327416 "|Topeira"}
{ "Error" "EVRFX_VERI_2069_UNCONVERTED" "num_botao Topeira.v(32) " "Verilog HDL error at Topeira.v(32): expression in variable declaration assignment to num_botao must be constant" {  } { { "Topeira.v" "" { Text "/home/brunoc/PROJETO_CL2/Topeira.v" 32 0 0 } }  } 0 10748 "Verilog HDL error at %2!s!: expression in variable declaration assignment to %1!s! must be constant" 0 0 "Analysis & Synthesis" 0 -1 1511499327417 ""}
{ "Error" "ESGN_TOP_HIER_ELABORATION_FAILURE" "" "Can't elaborate top-level user hierarchy" {  } {  } 0 12153 "Can't elaborate top-level user hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1511499327417 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 6 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 6 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "885 " "Peak virtual memory: 885 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1511499327481 ""} { "Error" "EQEXE_END_BANNER_TIME" "Fri Nov 24 01:55:27 2017 " "Processing ended: Fri Nov 24 01:55:27 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1511499327481 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:19 " "Elapsed time: 00:00:19" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1511499327481 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:48 " "Total CPU time (on all processors): 00:00:48" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1511499327481 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1511499327481 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 6 s " "Quartus Prime Full Compilation was unsuccessful. 4 errors, 6 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1511499327640 ""}
