lbl_80322CC8:
/* 80322CC8 00000000  94 21 FF F0 */	stwu r1, -0x10(r1)
/* 80322CCC 00000004  7C 08 02 A6 */	mflr r0
/* 80322CD0 00000008  90 01 00 14 */	stw r0, 0x14(r1)
/* 80322CD4 0000000C  93 E1 00 0C */	stw r31, 0xc(r1)
/* 80322CD8 00000010  7C 7F 1B 79 */	or. r31, r3, r3
/* 80322CDC 00000014  41 82 00 40 */	beq lbl_80322D1C
/* 80322CE0 00000018  3C 60 80 3D */	lis r3, __vt__19J3DTexGenBlockBasic@ha
/* 80322CE4 0000001C  38 03 E5 34 */	addi r0, r3, __vt__19J3DTexGenBlockBasic@l
/* 80322CE8 00000020  90 1F 00 00 */	stw r0, 0(r31)
/* 80322CEC 00000024  41 82 00 20 */	beq lbl_80322D0C
/* 80322CF0 00000028  3C 60 80 3D */	lis r3, __vt__21J3DTexGenBlockPatched@ha
/* 80322CF4 0000002C  38 03 E6 0C */	addi r0, r3, __vt__21J3DTexGenBlockPatched@l
/* 80322CF8 00000030  90 1F 00 00 */	stw r0, 0(r31)
/* 80322CFC 00000034  41 82 00 10 */	beq lbl_80322D0C
/* 80322D00 00000038  3C 60 80 3D */	lis r3, __vt__14J3DTexGenBlock@ha
/* 80322D04 0000003C  38 03 DE 34 */	addi r0, r3, __vt__14J3DTexGenBlock@l
/* 80322D08 00000040  90 1F 00 00 */	stw r0, 0(r31)
lbl_80322D0C:
/* 80322D0C 00000000  7C 80 07 35 */	extsh. r0, r4
/* 80322D10 00000004  40 81 00 0C */	ble lbl_80322D1C
/* 80322D14 00000008  7F E3 FB 78 */	mr r3, r31
/* 80322D18 0000000C  4B FA C0 25 */	bl __dl__FPv
lbl_80322D1C:
/* 80322D1C 00000000  7F E3 FB 78 */	mr r3, r31
/* 80322D20 00000004  83 E1 00 0C */	lwz r31, 0xc(r1)
/* 80322D24 00000008  80 01 00 14 */	lwz r0, 0x14(r1)
/* 80322D28 0000000C  7C 08 03 A6 */	mtlr r0
/* 80322D2C 00000010  38 21 00 10 */	addi r1, r1, 0x10
/* 80322D30 00000014  4E 80 00 20 */	blr 
