|wrapper_wave_generator
CLOCK2_50 => ~NO_FANOUT~
CLOCK3_50 => ~NO_FANOUT~
CLOCK4_50 => ~NO_FANOUT~
CLOCK_50 => CLOCK_50.IN4
KEY[0] => KEY[0].IN1
KEY[1] => KEY[1].IN1
KEY[2] => KEY[2].IN1
KEY[3] => KEY[3].IN1
SW[0] => SW[0].IN1
SW[1] => SW[1].IN1
SW[2] => SW[2].IN1
SW[3] => SW[3].IN1
SW[4] => SW[4].IN1
SW[5] => SW[5].IN3
SW[6] => SW[6].IN1
SW[7] => SW[7].IN2
SW[8] => ~NO_FANOUT~
SW[9] => ~NO_FANOUT~
LEDR[0] << <GND>
LEDR[1] << <GND>
LEDR[2] << <GND>
LEDR[3] << <GND>
LEDR[4] << <GND>
LEDR[5] << <GND>
LEDR[6] << <GND>
LEDR[7] << <GND>
LEDR[8] << <GND>
LEDR[9] << load_dac_dat.DB_MAX_OUTPUT_PORT_TYPE
HEX0[0] << <GND>
HEX0[1] << <GND>
HEX0[2] << <GND>
HEX0[3] << <GND>
HEX0[4] << <GND>
HEX0[5] << <GND>
HEX0[6] << <GND>
HEX1[0] << <GND>
HEX1[1] << <GND>
HEX1[2] << <GND>
HEX1[3] << <GND>
HEX1[4] << <GND>
HEX1[5] << <GND>
HEX1[6] << <GND>
HEX2[0] << <GND>
HEX2[1] << <GND>
HEX2[2] << <GND>
HEX2[3] << <GND>
HEX2[4] << <GND>
HEX2[5] << <GND>
HEX2[6] << <GND>
HEX3[0] << <GND>
HEX3[1] << <GND>
HEX3[2] << <GND>
HEX3[3] << <GND>
HEX3[4] << <GND>
HEX3[5] << <GND>
HEX3[6] << <GND>
HEX4[0] << <GND>
HEX4[1] << <GND>
HEX4[2] << <GND>
HEX4[3] << <GND>
HEX4[4] << <GND>
HEX4[5] << <GND>
HEX4[6] << <GND>
HEX5[0] << <GND>
HEX5[1] << <GND>
HEX5[2] << <GND>
HEX5[3] << <GND>
HEX5[4] << <GND>
HEX5[5] << <GND>
HEX5[6] << <GND>
AUD_BCLK << p2s_buffer_rjm_codec:FPGA_CODEC_BUFFER.codec_bclk_o
AUD_DACDAT << p2s_buffer_rjm_codec:FPGA_CODEC_BUFFER.seria_data_o
AUD_DACLRCK << p2s_buffer_rjm_codec:FPGA_CODEC_BUFFER.codec_lrck_o
AUD_XCK << clk_12mhz.DB_MAX_OUTPUT_PORT_TYPE
FPGA_I2C_SCLK << setup_codec:CODEC_SETUP.i2c_sclk_o
FPGA_I2C_SDAT <> setup_codec:CODEC_SETUP.i2c_sdin_o


|wrapper_wave_generator|wave_gen:wave_gen_to_wm8731
clk => clk.IN11
rst_n => rst_n.IN7
btn0 => btn0.IN1
btn1 => btn1.IN1
btn2 => btn2.IN1
btn3 => btn3.IN1
sw0 => wave_sel[0].IN1
sw1 => wave_sel[1].IN1
sw2 => wave_sel[2].IN1
sw3 => wave_digital_no_amp.OUTPUTSELECT
sw3 => wave_digital_no_amp.OUTPUTSELECT
sw3 => wave_digital_no_amp.OUTPUTSELECT
sw3 => wave_digital_no_amp.OUTPUTSELECT
sw3 => wave_digital_no_amp.OUTPUTSELECT
sw3 => wave_digital_no_amp.OUTPUTSELECT
sw3 => wave_digital_no_amp.OUTPUTSELECT
sw3 => wave_digital_no_amp.OUTPUTSELECT
sw3 => wave_digital_no_amp.OUTPUTSELECT
sw3 => wave_digital_no_amp.OUTPUTSELECT
sw3 => wave_digital_no_amp.OUTPUTSELECT
sw3 => wave_digital_no_amp.OUTPUTSELECT
sw3 => wave_digital_no_amp.OUTPUTSELECT
sw3 => wave_digital_no_amp.OUTPUTSELECT
sw3 => wave_digital_no_amp.OUTPUTSELECT
sw3 => wave_digital_no_amp.OUTPUTSELECT
sw4 => comb.IN1
sw4 => comb.IN1
sw4 => comb.IN1
sw4 => comb.IN1
sw4 => comb.IN1
sw4 => comb.IN1
wave_digital[0] <= Amp:amp_wave.amp_out
wave_digital[1] <= Amp:amp_wave.amp_out
wave_digital[2] <= Amp:amp_wave.amp_out
wave_digital[3] <= Amp:amp_wave.amp_out
wave_digital[4] <= Amp:amp_wave.amp_out
wave_digital[5] <= Amp:amp_wave.amp_out
wave_digital[6] <= Amp:amp_wave.amp_out
wave_digital[7] <= Amp:amp_wave.amp_out
wave_digital[8] <= Amp:amp_wave.amp_out
wave_digital[9] <= Amp:amp_wave.amp_out
wave_digital[10] <= Amp:amp_wave.amp_out
wave_digital[11] <= Amp:amp_wave.amp_out
wave_digital[12] <= Amp:amp_wave.amp_out
wave_digital[13] <= Amp:amp_wave.amp_out
wave_digital[14] <= Amp:amp_wave.amp_out
wave_digital[15] <= Amp:amp_wave.amp_out


|wrapper_wave_generator|wave_gen:wave_gen_to_wm8731|edge_rise_set_en:Debounce_btn0
clk_i => signal_prev.CLK
clk_i => en_o~reg0.CLK
signal_i => en_o.IN1
signal_i => signal_prev.DATAIN
en_o <= en_o~reg0.DB_MAX_OUTPUT_PORT_TYPE


|wrapper_wave_generator|wave_gen:wave_gen_to_wm8731|edge_rise_set_en:Debounce_btn1
clk_i => signal_prev.CLK
clk_i => en_o~reg0.CLK
signal_i => en_o.IN1
signal_i => signal_prev.DATAIN
en_o <= en_o~reg0.DB_MAX_OUTPUT_PORT_TYPE


|wrapper_wave_generator|wave_gen:wave_gen_to_wm8731|edge_rise_set_en:Debounce_btn2
clk_i => signal_prev.CLK
clk_i => en_o~reg0.CLK
signal_i => en_o.IN1
signal_i => signal_prev.DATAIN
en_o <= en_o~reg0.DB_MAX_OUTPUT_PORT_TYPE


|wrapper_wave_generator|wave_gen:wave_gen_to_wm8731|edge_rise_set_en:Debounce_btn3
clk_i => signal_prev.CLK
clk_i => en_o~reg0.CLK
signal_i => en_o.IN1
signal_i => signal_prev.DATAIN
en_o <= en_o~reg0.DB_MAX_OUTPUT_PORT_TYPE


|wrapper_wave_generator|wave_gen:wave_gen_to_wm8731|mux_5to1:wave_phase_step
sel[0] => Mux0.IN2
sel[0] => Mux1.IN2
sel[0] => Mux2.IN2
sel[0] => Mux3.IN2
sel[0] => Mux4.IN2
sel[0] => Mux5.IN2
sel[0] => Mux6.IN2
sel[0] => Mux7.IN2
sel[0] => Mux8.IN2
sel[0] => Mux9.IN2
sel[0] => Mux10.IN2
sel[0] => Mux11.IN2
sel[0] => Mux12.IN2
sel[0] => Mux13.IN2
sel[0] => Mux14.IN2
sel[0] => Mux15.IN2
sel[0] => Mux16.IN2
sel[0] => Mux17.IN2
sel[0] => Mux18.IN2
sel[0] => Mux19.IN2
sel[0] => Mux20.IN2
sel[0] => Mux21.IN2
sel[0] => Mux22.IN2
sel[0] => Mux23.IN2
sel[0] => Mux24.IN2
sel[0] => Mux25.IN2
sel[0] => Mux26.IN2
sel[0] => Mux27.IN2
sel[0] => Mux28.IN2
sel[0] => Mux29.IN2
sel[0] => Mux30.IN2
sel[0] => Mux31.IN2
sel[1] => Mux0.IN1
sel[1] => Mux1.IN1
sel[1] => Mux2.IN1
sel[1] => Mux3.IN1
sel[1] => Mux4.IN1
sel[1] => Mux5.IN1
sel[1] => Mux6.IN1
sel[1] => Mux7.IN1
sel[1] => Mux8.IN1
sel[1] => Mux9.IN1
sel[1] => Mux10.IN1
sel[1] => Mux11.IN1
sel[1] => Mux12.IN1
sel[1] => Mux13.IN1
sel[1] => Mux14.IN1
sel[1] => Mux15.IN1
sel[1] => Mux16.IN1
sel[1] => Mux17.IN1
sel[1] => Mux18.IN1
sel[1] => Mux19.IN1
sel[1] => Mux20.IN1
sel[1] => Mux21.IN1
sel[1] => Mux22.IN1
sel[1] => Mux23.IN1
sel[1] => Mux24.IN1
sel[1] => Mux25.IN1
sel[1] => Mux26.IN1
sel[1] => Mux27.IN1
sel[1] => Mux28.IN1
sel[1] => Mux29.IN1
sel[1] => Mux30.IN1
sel[1] => Mux31.IN1
sel[2] => Mux0.IN0
sel[2] => Mux1.IN0
sel[2] => Mux2.IN0
sel[2] => Mux3.IN0
sel[2] => Mux4.IN0
sel[2] => Mux5.IN0
sel[2] => Mux6.IN0
sel[2] => Mux7.IN0
sel[2] => Mux8.IN0
sel[2] => Mux9.IN0
sel[2] => Mux10.IN0
sel[2] => Mux11.IN0
sel[2] => Mux12.IN0
sel[2] => Mux13.IN0
sel[2] => Mux14.IN0
sel[2] => Mux15.IN0
sel[2] => Mux16.IN0
sel[2] => Mux17.IN0
sel[2] => Mux18.IN0
sel[2] => Mux19.IN0
sel[2] => Mux20.IN0
sel[2] => Mux21.IN0
sel[2] => Mux22.IN0
sel[2] => Mux23.IN0
sel[2] => Mux24.IN0
sel[2] => Mux25.IN0
sel[2] => Mux26.IN0
sel[2] => Mux27.IN0
sel[2] => Mux28.IN0
sel[2] => Mux29.IN0
sel[2] => Mux30.IN0
sel[2] => Mux31.IN0
d0[0] => Mux31.IN3
d0[0] => Mux31.IN4
d0[0] => Mux31.IN5
d0[0] => Mux31.IN6
d0[1] => Mux30.IN3
d0[1] => Mux30.IN4
d0[1] => Mux30.IN5
d0[1] => Mux30.IN6
d0[2] => Mux29.IN3
d0[2] => Mux29.IN4
d0[2] => Mux29.IN5
d0[2] => Mux29.IN6
d0[3] => Mux28.IN3
d0[3] => Mux28.IN4
d0[3] => Mux28.IN5
d0[3] => Mux28.IN6
d0[4] => Mux27.IN3
d0[4] => Mux27.IN4
d0[4] => Mux27.IN5
d0[4] => Mux27.IN6
d0[5] => Mux26.IN3
d0[5] => Mux26.IN4
d0[5] => Mux26.IN5
d0[5] => Mux26.IN6
d0[6] => Mux25.IN3
d0[6] => Mux25.IN4
d0[6] => Mux25.IN5
d0[6] => Mux25.IN6
d0[7] => Mux24.IN3
d0[7] => Mux24.IN4
d0[7] => Mux24.IN5
d0[7] => Mux24.IN6
d0[8] => Mux23.IN3
d0[8] => Mux23.IN4
d0[8] => Mux23.IN5
d0[8] => Mux23.IN6
d0[9] => Mux22.IN3
d0[9] => Mux22.IN4
d0[9] => Mux22.IN5
d0[9] => Mux22.IN6
d0[10] => Mux21.IN3
d0[10] => Mux21.IN4
d0[10] => Mux21.IN5
d0[10] => Mux21.IN6
d0[11] => Mux20.IN3
d0[11] => Mux20.IN4
d0[11] => Mux20.IN5
d0[11] => Mux20.IN6
d0[12] => Mux19.IN3
d0[12] => Mux19.IN4
d0[12] => Mux19.IN5
d0[12] => Mux19.IN6
d0[13] => Mux18.IN3
d0[13] => Mux18.IN4
d0[13] => Mux18.IN5
d0[13] => Mux18.IN6
d0[14] => Mux17.IN3
d0[14] => Mux17.IN4
d0[14] => Mux17.IN5
d0[14] => Mux17.IN6
d0[15] => Mux16.IN3
d0[15] => Mux16.IN4
d0[15] => Mux16.IN5
d0[15] => Mux16.IN6
d0[16] => Mux15.IN3
d0[16] => Mux15.IN4
d0[16] => Mux15.IN5
d0[16] => Mux15.IN6
d0[17] => Mux14.IN3
d0[17] => Mux14.IN4
d0[17] => Mux14.IN5
d0[17] => Mux14.IN6
d0[18] => Mux13.IN3
d0[18] => Mux13.IN4
d0[18] => Mux13.IN5
d0[18] => Mux13.IN6
d0[19] => Mux12.IN3
d0[19] => Mux12.IN4
d0[19] => Mux12.IN5
d0[19] => Mux12.IN6
d0[20] => Mux11.IN3
d0[20] => Mux11.IN4
d0[20] => Mux11.IN5
d0[20] => Mux11.IN6
d0[21] => Mux10.IN3
d0[21] => Mux10.IN4
d0[21] => Mux10.IN5
d0[21] => Mux10.IN6
d0[22] => Mux9.IN3
d0[22] => Mux9.IN4
d0[22] => Mux9.IN5
d0[22] => Mux9.IN6
d0[23] => Mux8.IN3
d0[23] => Mux8.IN4
d0[23] => Mux8.IN5
d0[23] => Mux8.IN6
d0[24] => Mux7.IN3
d0[24] => Mux7.IN4
d0[24] => Mux7.IN5
d0[24] => Mux7.IN6
d0[25] => Mux6.IN3
d0[25] => Mux6.IN4
d0[25] => Mux6.IN5
d0[25] => Mux6.IN6
d0[26] => Mux5.IN3
d0[26] => Mux5.IN4
d0[26] => Mux5.IN5
d0[26] => Mux5.IN6
d0[27] => Mux4.IN3
d0[27] => Mux4.IN4
d0[27] => Mux4.IN5
d0[27] => Mux4.IN6
d0[28] => Mux3.IN3
d0[28] => Mux3.IN4
d0[28] => Mux3.IN5
d0[28] => Mux3.IN6
d0[29] => Mux2.IN3
d0[29] => Mux2.IN4
d0[29] => Mux2.IN5
d0[29] => Mux2.IN6
d0[30] => Mux1.IN3
d0[30] => Mux1.IN4
d0[30] => Mux1.IN5
d0[30] => Mux1.IN6
d0[31] => Mux0.IN3
d0[31] => Mux0.IN4
d0[31] => Mux0.IN5
d0[31] => Mux0.IN6
d1[0] => Mux31.IN7
d1[1] => Mux30.IN7
d1[2] => Mux29.IN7
d1[3] => Mux28.IN7
d1[4] => Mux27.IN7
d1[5] => Mux26.IN7
d1[6] => Mux25.IN7
d1[7] => Mux24.IN7
d1[8] => Mux23.IN7
d1[9] => Mux22.IN7
d1[10] => Mux21.IN7
d1[11] => Mux20.IN7
d1[12] => Mux19.IN7
d1[13] => Mux18.IN7
d1[14] => Mux17.IN7
d1[15] => Mux16.IN7
d1[16] => Mux15.IN7
d1[17] => Mux14.IN7
d1[18] => Mux13.IN7
d1[19] => Mux12.IN7
d1[20] => Mux11.IN7
d1[21] => Mux10.IN7
d1[22] => Mux9.IN7
d1[23] => Mux8.IN7
d1[24] => Mux7.IN7
d1[25] => Mux6.IN7
d1[26] => Mux5.IN7
d1[27] => Mux4.IN7
d1[28] => Mux3.IN7
d1[29] => Mux2.IN7
d1[30] => Mux1.IN7
d1[31] => Mux0.IN7
d2[0] => Mux31.IN8
d2[1] => Mux30.IN8
d2[2] => Mux29.IN8
d2[3] => Mux28.IN8
d2[4] => Mux27.IN8
d2[5] => Mux26.IN8
d2[6] => Mux25.IN8
d2[7] => Mux24.IN8
d2[8] => Mux23.IN8
d2[9] => Mux22.IN8
d2[10] => Mux21.IN8
d2[11] => Mux20.IN8
d2[12] => Mux19.IN8
d2[13] => Mux18.IN8
d2[14] => Mux17.IN8
d2[15] => Mux16.IN8
d2[16] => Mux15.IN8
d2[17] => Mux14.IN8
d2[18] => Mux13.IN8
d2[19] => Mux12.IN8
d2[20] => Mux11.IN8
d2[21] => Mux10.IN8
d2[22] => Mux9.IN8
d2[23] => Mux8.IN8
d2[24] => Mux7.IN8
d2[25] => Mux6.IN8
d2[26] => Mux5.IN8
d2[27] => Mux4.IN8
d2[28] => Mux3.IN8
d2[29] => Mux2.IN8
d2[30] => Mux1.IN8
d2[31] => Mux0.IN8
d3[0] => Mux31.IN9
d3[1] => Mux30.IN9
d3[2] => Mux29.IN9
d3[3] => Mux28.IN9
d3[4] => Mux27.IN9
d3[5] => Mux26.IN9
d3[6] => Mux25.IN9
d3[7] => Mux24.IN9
d3[8] => Mux23.IN9
d3[9] => Mux22.IN9
d3[10] => Mux21.IN9
d3[11] => Mux20.IN9
d3[12] => Mux19.IN9
d3[13] => Mux18.IN9
d3[14] => Mux17.IN9
d3[15] => Mux16.IN9
d3[16] => Mux15.IN9
d3[17] => Mux14.IN9
d3[18] => Mux13.IN9
d3[19] => Mux12.IN9
d3[20] => Mux11.IN9
d3[21] => Mux10.IN9
d3[22] => Mux9.IN9
d3[23] => Mux8.IN9
d3[24] => Mux7.IN9
d3[25] => Mux6.IN9
d3[26] => Mux5.IN9
d3[27] => Mux4.IN9
d3[28] => Mux3.IN9
d3[29] => Mux2.IN9
d3[30] => Mux1.IN9
d3[31] => Mux0.IN9
d4[0] => Mux31.IN10
d4[1] => Mux30.IN10
d4[2] => Mux29.IN10
d4[3] => Mux28.IN10
d4[4] => Mux27.IN10
d4[5] => Mux26.IN10
d4[6] => Mux25.IN10
d4[7] => Mux24.IN10
d4[8] => Mux23.IN10
d4[9] => Mux22.IN10
d4[10] => Mux21.IN10
d4[11] => Mux20.IN10
d4[12] => Mux19.IN10
d4[13] => Mux18.IN10
d4[14] => Mux17.IN10
d4[15] => Mux16.IN10
d4[16] => Mux15.IN10
d4[17] => Mux14.IN10
d4[18] => Mux13.IN10
d4[19] => Mux12.IN10
d4[20] => Mux11.IN10
d4[21] => Mux10.IN10
d4[22] => Mux9.IN10
d4[23] => Mux8.IN10
d4[24] => Mux7.IN10
d4[25] => Mux6.IN10
d4[26] => Mux5.IN10
d4[27] => Mux4.IN10
d4[28] => Mux3.IN10
d4[29] => Mux2.IN10
d4[30] => Mux1.IN10
d4[31] => Mux0.IN10
y[0] <= Mux31.DB_MAX_OUTPUT_PORT_TYPE
y[1] <= Mux30.DB_MAX_OUTPUT_PORT_TYPE
y[2] <= Mux29.DB_MAX_OUTPUT_PORT_TYPE
y[3] <= Mux28.DB_MAX_OUTPUT_PORT_TYPE
y[4] <= Mux27.DB_MAX_OUTPUT_PORT_TYPE
y[5] <= Mux26.DB_MAX_OUTPUT_PORT_TYPE
y[6] <= Mux25.DB_MAX_OUTPUT_PORT_TYPE
y[7] <= Mux24.DB_MAX_OUTPUT_PORT_TYPE
y[8] <= Mux23.DB_MAX_OUTPUT_PORT_TYPE
y[9] <= Mux22.DB_MAX_OUTPUT_PORT_TYPE
y[10] <= Mux21.DB_MAX_OUTPUT_PORT_TYPE
y[11] <= Mux20.DB_MAX_OUTPUT_PORT_TYPE
y[12] <= Mux19.DB_MAX_OUTPUT_PORT_TYPE
y[13] <= Mux18.DB_MAX_OUTPUT_PORT_TYPE
y[14] <= Mux17.DB_MAX_OUTPUT_PORT_TYPE
y[15] <= Mux16.DB_MAX_OUTPUT_PORT_TYPE
y[16] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
y[17] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
y[18] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
y[19] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
y[20] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
y[21] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
y[22] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
y[23] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
y[24] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
y[25] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
y[26] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
y[27] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
y[28] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
y[29] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
y[30] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
y[31] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|wrapper_wave_generator|wave_gen:wave_gen_to_wm8731|sine_wave:sine_wv
clk => clk.IN2
rst_n => rst_n.IN1
phase_step[0] => phase_step[0].IN1
phase_step[1] => phase_step[1].IN1
phase_step[2] => phase_step[2].IN1
phase_step[3] => phase_step[3].IN1
phase_step[4] => phase_step[4].IN1
phase_step[5] => phase_step[5].IN1
phase_step[6] => phase_step[6].IN1
phase_step[7] => phase_step[7].IN1
phase_step[8] => phase_step[8].IN1
phase_step[9] => phase_step[9].IN1
phase_step[10] => phase_step[10].IN1
phase_step[11] => phase_step[11].IN1
phase_step[12] => phase_step[12].IN1
phase_step[13] => phase_step[13].IN1
phase_step[14] => phase_step[14].IN1
phase_step[15] => phase_step[15].IN1
phase_step[16] => phase_step[16].IN1
phase_step[17] => phase_step[17].IN1
phase_step[18] => phase_step[18].IN1
phase_step[19] => phase_step[19].IN1
phase_step[20] => phase_step[20].IN1
phase_step[21] => phase_step[21].IN1
phase_step[22] => phase_step[22].IN1
phase_step[23] => phase_step[23].IN1
phase_step[24] => phase_step[24].IN1
phase_step[25] => phase_step[25].IN1
phase_step[26] => phase_step[26].IN1
phase_step[27] => phase_step[27].IN1
phase_step[28] => phase_step[28].IN1
phase_step[29] => phase_step[29].IN1
phase_step[30] => phase_step[30].IN1
phase_step[31] => phase_step[31].IN1
sine_out[0] <= sine_lut:sine_lut.sine_value
sine_out[1] <= sine_lut:sine_lut.sine_value
sine_out[2] <= sine_lut:sine_lut.sine_value
sine_out[3] <= sine_lut:sine_lut.sine_value
sine_out[4] <= sine_lut:sine_lut.sine_value
sine_out[5] <= sine_lut:sine_lut.sine_value
sine_out[6] <= sine_lut:sine_lut.sine_value
sine_out[7] <= sine_lut:sine_lut.sine_value
sine_out[8] <= sine_lut:sine_lut.sine_value
sine_out[9] <= sine_lut:sine_lut.sine_value
sine_out[10] <= sine_lut:sine_lut.sine_value
sine_out[11] <= sine_lut:sine_lut.sine_value
sine_out[12] <= sine_lut:sine_lut.sine_value
sine_out[13] <= sine_lut:sine_lut.sine_value
sine_out[14] <= sine_lut:sine_lut.sine_value
sine_out[15] <= sine_lut:sine_lut.sine_value


|wrapper_wave_generator|wave_gen:wave_gen_to_wm8731|sine_wave:sine_wv|phase_accumulator:sine_phase_acc
clk => phase_out[0]~reg0.CLK
clk => phase_out[1]~reg0.CLK
clk => phase_out[2]~reg0.CLK
clk => phase_out[3]~reg0.CLK
clk => phase_out[4]~reg0.CLK
clk => phase_out[5]~reg0.CLK
clk => phase_out[6]~reg0.CLK
clk => phase_out[7]~reg0.CLK
clk => phase_out[8]~reg0.CLK
clk => phase_out[9]~reg0.CLK
clk => counter[0].CLK
clk => counter[1].CLK
clk => counter[2].CLK
clk => counter[3].CLK
clk => counter[4].CLK
clk => counter[5].CLK
clk => counter[6].CLK
clk => counter[7].CLK
clk => counter[8].CLK
clk => counter[9].CLK
clk => counter[10].CLK
clk => counter[11].CLK
clk => counter[12].CLK
clk => counter[13].CLK
clk => counter[14].CLK
clk => counter[15].CLK
clk => counter[16].CLK
clk => counter[17].CLK
clk => counter[18].CLK
clk => counter[19].CLK
clk => counter[20].CLK
clk => counter[21].CLK
clk => counter[22].CLK
clk => counter[23].CLK
clk => counter[24].CLK
clk => counter[25].CLK
clk => counter[26].CLK
clk => counter[27].CLK
clk => counter[28].CLK
clk => counter[29].CLK
clk => counter[30].CLK
clk => counter[31].CLK
rst_n => counter[0].ACLR
rst_n => counter[1].ACLR
rst_n => counter[2].ACLR
rst_n => counter[3].ACLR
rst_n => counter[4].ACLR
rst_n => counter[5].ACLR
rst_n => counter[6].ACLR
rst_n => counter[7].ACLR
rst_n => counter[8].ACLR
rst_n => counter[9].ACLR
rst_n => counter[10].ACLR
rst_n => counter[11].ACLR
rst_n => counter[12].ACLR
rst_n => counter[13].ACLR
rst_n => counter[14].ACLR
rst_n => counter[15].ACLR
rst_n => counter[16].ACLR
rst_n => counter[17].ACLR
rst_n => counter[18].ACLR
rst_n => counter[19].ACLR
rst_n => counter[20].ACLR
rst_n => counter[21].ACLR
rst_n => counter[22].ACLR
rst_n => counter[23].ACLR
rst_n => counter[24].ACLR
rst_n => counter[25].ACLR
rst_n => counter[26].ACLR
rst_n => counter[27].ACLR
rst_n => counter[28].ACLR
rst_n => counter[29].ACLR
rst_n => counter[30].ACLR
rst_n => counter[31].ACLR
rst_n => phase_out[0]~reg0.ACLR
rst_n => phase_out[1]~reg0.ACLR
rst_n => phase_out[2]~reg0.ACLR
rst_n => phase_out[3]~reg0.ACLR
rst_n => phase_out[4]~reg0.ACLR
rst_n => phase_out[5]~reg0.ACLR
rst_n => phase_out[6]~reg0.ACLR
rst_n => phase_out[7]~reg0.ACLR
rst_n => phase_out[8]~reg0.ACLR
rst_n => phase_out[9]~reg0.ACLR
phase_step[0] => LessThan0.IN32
phase_step[0] => Equal0.IN31
phase_step[1] => LessThan0.IN31
phase_step[1] => Equal0.IN30
phase_step[2] => LessThan0.IN30
phase_step[2] => Equal0.IN29
phase_step[3] => LessThan0.IN29
phase_step[3] => Equal0.IN28
phase_step[4] => LessThan0.IN28
phase_step[4] => Equal0.IN27
phase_step[5] => LessThan0.IN27
phase_step[5] => Equal0.IN26
phase_step[6] => LessThan0.IN26
phase_step[6] => Equal0.IN25
phase_step[7] => LessThan0.IN25
phase_step[7] => Equal0.IN24
phase_step[8] => LessThan0.IN24
phase_step[8] => Equal0.IN23
phase_step[9] => LessThan0.IN23
phase_step[9] => Equal0.IN22
phase_step[10] => LessThan0.IN22
phase_step[10] => Equal0.IN21
phase_step[11] => LessThan0.IN21
phase_step[11] => Equal0.IN20
phase_step[12] => LessThan0.IN20
phase_step[12] => Equal0.IN19
phase_step[13] => LessThan0.IN19
phase_step[13] => Equal0.IN18
phase_step[14] => LessThan0.IN18
phase_step[14] => Equal0.IN17
phase_step[15] => LessThan0.IN17
phase_step[15] => Equal0.IN16
phase_step[16] => LessThan0.IN16
phase_step[16] => Equal0.IN15
phase_step[17] => LessThan0.IN15
phase_step[17] => Equal0.IN14
phase_step[18] => LessThan0.IN14
phase_step[18] => Equal0.IN13
phase_step[19] => LessThan0.IN13
phase_step[19] => Equal0.IN12
phase_step[20] => LessThan0.IN12
phase_step[20] => Equal0.IN11
phase_step[21] => LessThan0.IN11
phase_step[21] => Equal0.IN10
phase_step[22] => LessThan0.IN10
phase_step[22] => Equal0.IN9
phase_step[23] => LessThan0.IN9
phase_step[23] => Equal0.IN8
phase_step[24] => LessThan0.IN8
phase_step[24] => Equal0.IN7
phase_step[25] => LessThan0.IN7
phase_step[25] => Equal0.IN6
phase_step[26] => LessThan0.IN6
phase_step[26] => Equal0.IN5
phase_step[27] => LessThan0.IN5
phase_step[27] => Equal0.IN4
phase_step[28] => LessThan0.IN4
phase_step[28] => Equal0.IN3
phase_step[29] => LessThan0.IN3
phase_step[29] => Equal0.IN2
phase_step[30] => LessThan0.IN2
phase_step[30] => Equal0.IN1
phase_step[31] => LessThan0.IN1
phase_step[31] => Equal0.IN0
phase_out[0] <= phase_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_out[1] <= phase_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_out[2] <= phase_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_out[3] <= phase_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_out[4] <= phase_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_out[5] <= phase_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_out[6] <= phase_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_out[7] <= phase_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_out[8] <= phase_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_out[9] <= phase_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|wrapper_wave_generator|wave_gen:wave_gen_to_wm8731|sine_wave:sine_wv|sine_lut:sine_lut
clk => ~NO_FANOUT~
phase_addr[0] => sine_table.RADDR
phase_addr[1] => sine_table.RADDR1
phase_addr[2] => sine_table.RADDR2
phase_addr[3] => sine_table.RADDR3
phase_addr[4] => sine_table.RADDR4
phase_addr[5] => sine_table.RADDR5
phase_addr[6] => sine_table.RADDR6
phase_addr[7] => sine_table.RADDR7
phase_addr[8] => sine_table.RADDR8
phase_addr[9] => sine_table.RADDR9
sine_value[0] <= sine_table.DATAOUT
sine_value[1] <= sine_table.DATAOUT1
sine_value[2] <= sine_table.DATAOUT2
sine_value[3] <= sine_table.DATAOUT3
sine_value[4] <= sine_table.DATAOUT4
sine_value[5] <= sine_table.DATAOUT5
sine_value[6] <= sine_table.DATAOUT6
sine_value[7] <= sine_table.DATAOUT7
sine_value[8] <= sine_table.DATAOUT8
sine_value[9] <= sine_table.DATAOUT9
sine_value[10] <= sine_table.DATAOUT10
sine_value[11] <= sine_table.DATAOUT11
sine_value[12] <= sine_table.DATAOUT12
sine_value[13] <= sine_table.DATAOUT13
sine_value[14] <= sine_table.DATAOUT14
sine_value[15] <= sine_table.DATAOUT15


|wrapper_wave_generator|wave_gen:wave_gen_to_wm8731|square_wave:square_wv
clk => clk.IN2
rst_n => rst_n.IN1
phase_step[0] => phase_step[0].IN1
phase_step[1] => phase_step[1].IN1
phase_step[2] => phase_step[2].IN1
phase_step[3] => phase_step[3].IN1
phase_step[4] => phase_step[4].IN1
phase_step[5] => phase_step[5].IN1
phase_step[6] => phase_step[6].IN1
phase_step[7] => phase_step[7].IN1
phase_step[8] => phase_step[8].IN1
phase_step[9] => phase_step[9].IN1
phase_step[10] => phase_step[10].IN1
phase_step[11] => phase_step[11].IN1
phase_step[12] => phase_step[12].IN1
phase_step[13] => phase_step[13].IN1
phase_step[14] => phase_step[14].IN1
phase_step[15] => phase_step[15].IN1
phase_step[16] => phase_step[16].IN1
phase_step[17] => phase_step[17].IN1
phase_step[18] => phase_step[18].IN1
phase_step[19] => phase_step[19].IN1
phase_step[20] => phase_step[20].IN1
phase_step[21] => phase_step[21].IN1
phase_step[22] => phase_step[22].IN1
phase_step[23] => phase_step[23].IN1
phase_step[24] => phase_step[24].IN1
phase_step[25] => phase_step[25].IN1
phase_step[26] => phase_step[26].IN1
phase_step[27] => phase_step[27].IN1
phase_step[28] => phase_step[28].IN1
phase_step[29] => phase_step[29].IN1
phase_step[30] => phase_step[30].IN1
phase_step[31] => phase_step[31].IN1
square_out <= square_lut:square_lut.square_value


|wrapper_wave_generator|wave_gen:wave_gen_to_wm8731|square_wave:square_wv|phase_accumulator:square_phase_acc
clk => phase_out[0]~reg0.CLK
clk => phase_out[1]~reg0.CLK
clk => phase_out[2]~reg0.CLK
clk => phase_out[3]~reg0.CLK
clk => phase_out[4]~reg0.CLK
clk => phase_out[5]~reg0.CLK
clk => phase_out[6]~reg0.CLK
clk => phase_out[7]~reg0.CLK
clk => phase_out[8]~reg0.CLK
clk => phase_out[9]~reg0.CLK
clk => counter[0].CLK
clk => counter[1].CLK
clk => counter[2].CLK
clk => counter[3].CLK
clk => counter[4].CLK
clk => counter[5].CLK
clk => counter[6].CLK
clk => counter[7].CLK
clk => counter[8].CLK
clk => counter[9].CLK
clk => counter[10].CLK
clk => counter[11].CLK
clk => counter[12].CLK
clk => counter[13].CLK
clk => counter[14].CLK
clk => counter[15].CLK
clk => counter[16].CLK
clk => counter[17].CLK
clk => counter[18].CLK
clk => counter[19].CLK
clk => counter[20].CLK
clk => counter[21].CLK
clk => counter[22].CLK
clk => counter[23].CLK
clk => counter[24].CLK
clk => counter[25].CLK
clk => counter[26].CLK
clk => counter[27].CLK
clk => counter[28].CLK
clk => counter[29].CLK
clk => counter[30].CLK
clk => counter[31].CLK
rst_n => counter[0].ACLR
rst_n => counter[1].ACLR
rst_n => counter[2].ACLR
rst_n => counter[3].ACLR
rst_n => counter[4].ACLR
rst_n => counter[5].ACLR
rst_n => counter[6].ACLR
rst_n => counter[7].ACLR
rst_n => counter[8].ACLR
rst_n => counter[9].ACLR
rst_n => counter[10].ACLR
rst_n => counter[11].ACLR
rst_n => counter[12].ACLR
rst_n => counter[13].ACLR
rst_n => counter[14].ACLR
rst_n => counter[15].ACLR
rst_n => counter[16].ACLR
rst_n => counter[17].ACLR
rst_n => counter[18].ACLR
rst_n => counter[19].ACLR
rst_n => counter[20].ACLR
rst_n => counter[21].ACLR
rst_n => counter[22].ACLR
rst_n => counter[23].ACLR
rst_n => counter[24].ACLR
rst_n => counter[25].ACLR
rst_n => counter[26].ACLR
rst_n => counter[27].ACLR
rst_n => counter[28].ACLR
rst_n => counter[29].ACLR
rst_n => counter[30].ACLR
rst_n => counter[31].ACLR
rst_n => phase_out[0]~reg0.ACLR
rst_n => phase_out[1]~reg0.ACLR
rst_n => phase_out[2]~reg0.ACLR
rst_n => phase_out[3]~reg0.ACLR
rst_n => phase_out[4]~reg0.ACLR
rst_n => phase_out[5]~reg0.ACLR
rst_n => phase_out[6]~reg0.ACLR
rst_n => phase_out[7]~reg0.ACLR
rst_n => phase_out[8]~reg0.ACLR
rst_n => phase_out[9]~reg0.ACLR
phase_step[0] => LessThan0.IN32
phase_step[0] => Equal0.IN31
phase_step[1] => LessThan0.IN31
phase_step[1] => Equal0.IN30
phase_step[2] => LessThan0.IN30
phase_step[2] => Equal0.IN29
phase_step[3] => LessThan0.IN29
phase_step[3] => Equal0.IN28
phase_step[4] => LessThan0.IN28
phase_step[4] => Equal0.IN27
phase_step[5] => LessThan0.IN27
phase_step[5] => Equal0.IN26
phase_step[6] => LessThan0.IN26
phase_step[6] => Equal0.IN25
phase_step[7] => LessThan0.IN25
phase_step[7] => Equal0.IN24
phase_step[8] => LessThan0.IN24
phase_step[8] => Equal0.IN23
phase_step[9] => LessThan0.IN23
phase_step[9] => Equal0.IN22
phase_step[10] => LessThan0.IN22
phase_step[10] => Equal0.IN21
phase_step[11] => LessThan0.IN21
phase_step[11] => Equal0.IN20
phase_step[12] => LessThan0.IN20
phase_step[12] => Equal0.IN19
phase_step[13] => LessThan0.IN19
phase_step[13] => Equal0.IN18
phase_step[14] => LessThan0.IN18
phase_step[14] => Equal0.IN17
phase_step[15] => LessThan0.IN17
phase_step[15] => Equal0.IN16
phase_step[16] => LessThan0.IN16
phase_step[16] => Equal0.IN15
phase_step[17] => LessThan0.IN15
phase_step[17] => Equal0.IN14
phase_step[18] => LessThan0.IN14
phase_step[18] => Equal0.IN13
phase_step[19] => LessThan0.IN13
phase_step[19] => Equal0.IN12
phase_step[20] => LessThan0.IN12
phase_step[20] => Equal0.IN11
phase_step[21] => LessThan0.IN11
phase_step[21] => Equal0.IN10
phase_step[22] => LessThan0.IN10
phase_step[22] => Equal0.IN9
phase_step[23] => LessThan0.IN9
phase_step[23] => Equal0.IN8
phase_step[24] => LessThan0.IN8
phase_step[24] => Equal0.IN7
phase_step[25] => LessThan0.IN7
phase_step[25] => Equal0.IN6
phase_step[26] => LessThan0.IN6
phase_step[26] => Equal0.IN5
phase_step[27] => LessThan0.IN5
phase_step[27] => Equal0.IN4
phase_step[28] => LessThan0.IN4
phase_step[28] => Equal0.IN3
phase_step[29] => LessThan0.IN3
phase_step[29] => Equal0.IN2
phase_step[30] => LessThan0.IN2
phase_step[30] => Equal0.IN1
phase_step[31] => LessThan0.IN1
phase_step[31] => Equal0.IN0
phase_out[0] <= phase_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_out[1] <= phase_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_out[2] <= phase_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_out[3] <= phase_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_out[4] <= phase_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_out[5] <= phase_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_out[6] <= phase_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_out[7] <= phase_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_out[8] <= phase_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_out[9] <= phase_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|wrapper_wave_generator|wave_gen:wave_gen_to_wm8731|square_wave:square_wv|square_lut:square_lut
clk => ~NO_FANOUT~
phase_addr[0] => square_table.RADDR
phase_addr[1] => square_table.RADDR1
phase_addr[2] => square_table.RADDR2
phase_addr[3] => square_table.RADDR3
phase_addr[4] => square_table.RADDR4
phase_addr[5] => square_table.RADDR5
phase_addr[6] => square_table.RADDR6
phase_addr[7] => square_table.RADDR7
phase_addr[8] => square_table.RADDR8
phase_addr[9] => square_table.RADDR9
square_value[0] <= square_table.DATAOUT
square_value[1] <= square_table.DATAOUT1
square_value[2] <= square_table.DATAOUT2
square_value[3] <= square_table.DATAOUT3
square_value[4] <= square_table.DATAOUT4
square_value[5] <= square_table.DATAOUT5
square_value[6] <= square_table.DATAOUT6
square_value[7] <= square_table.DATAOUT7
square_value[8] <= square_table.DATAOUT8
square_value[9] <= square_table.DATAOUT9
square_value[10] <= square_table.DATAOUT10
square_value[11] <= square_table.DATAOUT11
square_value[12] <= square_table.DATAOUT12
square_value[13] <= square_table.DATAOUT13
square_value[14] <= square_table.DATAOUT14
square_value[15] <= square_table.DATAOUT15


|wrapper_wave_generator|wave_gen:wave_gen_to_wm8731|triangle_wave:triangle_wv
clk => clk.IN2
rst_n => rst_n.IN1
phase_step[0] => phase_step[0].IN1
phase_step[1] => phase_step[1].IN1
phase_step[2] => phase_step[2].IN1
phase_step[3] => phase_step[3].IN1
phase_step[4] => phase_step[4].IN1
phase_step[5] => phase_step[5].IN1
phase_step[6] => phase_step[6].IN1
phase_step[7] => phase_step[7].IN1
phase_step[8] => phase_step[8].IN1
phase_step[9] => phase_step[9].IN1
phase_step[10] => phase_step[10].IN1
phase_step[11] => phase_step[11].IN1
phase_step[12] => phase_step[12].IN1
phase_step[13] => phase_step[13].IN1
phase_step[14] => phase_step[14].IN1
phase_step[15] => phase_step[15].IN1
phase_step[16] => phase_step[16].IN1
phase_step[17] => phase_step[17].IN1
phase_step[18] => phase_step[18].IN1
phase_step[19] => phase_step[19].IN1
phase_step[20] => phase_step[20].IN1
phase_step[21] => phase_step[21].IN1
phase_step[22] => phase_step[22].IN1
phase_step[23] => phase_step[23].IN1
phase_step[24] => phase_step[24].IN1
phase_step[25] => phase_step[25].IN1
phase_step[26] => phase_step[26].IN1
phase_step[27] => phase_step[27].IN1
phase_step[28] => phase_step[28].IN1
phase_step[29] => phase_step[29].IN1
phase_step[30] => phase_step[30].IN1
phase_step[31] => phase_step[31].IN1
triangle_out[0] <= triangle_lut:triangle_lut.triangle_value
triangle_out[1] <= triangle_lut:triangle_lut.triangle_value
triangle_out[2] <= triangle_lut:triangle_lut.triangle_value
triangle_out[3] <= triangle_lut:triangle_lut.triangle_value
triangle_out[4] <= triangle_lut:triangle_lut.triangle_value
triangle_out[5] <= triangle_lut:triangle_lut.triangle_value
triangle_out[6] <= triangle_lut:triangle_lut.triangle_value
triangle_out[7] <= triangle_lut:triangle_lut.triangle_value
triangle_out[8] <= triangle_lut:triangle_lut.triangle_value
triangle_out[9] <= triangle_lut:triangle_lut.triangle_value
triangle_out[10] <= triangle_lut:triangle_lut.triangle_value
triangle_out[11] <= triangle_lut:triangle_lut.triangle_value
triangle_out[12] <= triangle_lut:triangle_lut.triangle_value
triangle_out[13] <= triangle_lut:triangle_lut.triangle_value
triangle_out[14] <= triangle_lut:triangle_lut.triangle_value
triangle_out[15] <= triangle_lut:triangle_lut.triangle_value


|wrapper_wave_generator|wave_gen:wave_gen_to_wm8731|triangle_wave:triangle_wv|phase_accumulator:triangle_phase_acc
clk => phase_out[0]~reg0.CLK
clk => phase_out[1]~reg0.CLK
clk => phase_out[2]~reg0.CLK
clk => phase_out[3]~reg0.CLK
clk => phase_out[4]~reg0.CLK
clk => phase_out[5]~reg0.CLK
clk => phase_out[6]~reg0.CLK
clk => phase_out[7]~reg0.CLK
clk => phase_out[8]~reg0.CLK
clk => phase_out[9]~reg0.CLK
clk => counter[0].CLK
clk => counter[1].CLK
clk => counter[2].CLK
clk => counter[3].CLK
clk => counter[4].CLK
clk => counter[5].CLK
clk => counter[6].CLK
clk => counter[7].CLK
clk => counter[8].CLK
clk => counter[9].CLK
clk => counter[10].CLK
clk => counter[11].CLK
clk => counter[12].CLK
clk => counter[13].CLK
clk => counter[14].CLK
clk => counter[15].CLK
clk => counter[16].CLK
clk => counter[17].CLK
clk => counter[18].CLK
clk => counter[19].CLK
clk => counter[20].CLK
clk => counter[21].CLK
clk => counter[22].CLK
clk => counter[23].CLK
clk => counter[24].CLK
clk => counter[25].CLK
clk => counter[26].CLK
clk => counter[27].CLK
clk => counter[28].CLK
clk => counter[29].CLK
clk => counter[30].CLK
clk => counter[31].CLK
rst_n => counter[0].ACLR
rst_n => counter[1].ACLR
rst_n => counter[2].ACLR
rst_n => counter[3].ACLR
rst_n => counter[4].ACLR
rst_n => counter[5].ACLR
rst_n => counter[6].ACLR
rst_n => counter[7].ACLR
rst_n => counter[8].ACLR
rst_n => counter[9].ACLR
rst_n => counter[10].ACLR
rst_n => counter[11].ACLR
rst_n => counter[12].ACLR
rst_n => counter[13].ACLR
rst_n => counter[14].ACLR
rst_n => counter[15].ACLR
rst_n => counter[16].ACLR
rst_n => counter[17].ACLR
rst_n => counter[18].ACLR
rst_n => counter[19].ACLR
rst_n => counter[20].ACLR
rst_n => counter[21].ACLR
rst_n => counter[22].ACLR
rst_n => counter[23].ACLR
rst_n => counter[24].ACLR
rst_n => counter[25].ACLR
rst_n => counter[26].ACLR
rst_n => counter[27].ACLR
rst_n => counter[28].ACLR
rst_n => counter[29].ACLR
rst_n => counter[30].ACLR
rst_n => counter[31].ACLR
rst_n => phase_out[0]~reg0.ACLR
rst_n => phase_out[1]~reg0.ACLR
rst_n => phase_out[2]~reg0.ACLR
rst_n => phase_out[3]~reg0.ACLR
rst_n => phase_out[4]~reg0.ACLR
rst_n => phase_out[5]~reg0.ACLR
rst_n => phase_out[6]~reg0.ACLR
rst_n => phase_out[7]~reg0.ACLR
rst_n => phase_out[8]~reg0.ACLR
rst_n => phase_out[9]~reg0.ACLR
phase_step[0] => LessThan0.IN32
phase_step[0] => Equal0.IN31
phase_step[1] => LessThan0.IN31
phase_step[1] => Equal0.IN30
phase_step[2] => LessThan0.IN30
phase_step[2] => Equal0.IN29
phase_step[3] => LessThan0.IN29
phase_step[3] => Equal0.IN28
phase_step[4] => LessThan0.IN28
phase_step[4] => Equal0.IN27
phase_step[5] => LessThan0.IN27
phase_step[5] => Equal0.IN26
phase_step[6] => LessThan0.IN26
phase_step[6] => Equal0.IN25
phase_step[7] => LessThan0.IN25
phase_step[7] => Equal0.IN24
phase_step[8] => LessThan0.IN24
phase_step[8] => Equal0.IN23
phase_step[9] => LessThan0.IN23
phase_step[9] => Equal0.IN22
phase_step[10] => LessThan0.IN22
phase_step[10] => Equal0.IN21
phase_step[11] => LessThan0.IN21
phase_step[11] => Equal0.IN20
phase_step[12] => LessThan0.IN20
phase_step[12] => Equal0.IN19
phase_step[13] => LessThan0.IN19
phase_step[13] => Equal0.IN18
phase_step[14] => LessThan0.IN18
phase_step[14] => Equal0.IN17
phase_step[15] => LessThan0.IN17
phase_step[15] => Equal0.IN16
phase_step[16] => LessThan0.IN16
phase_step[16] => Equal0.IN15
phase_step[17] => LessThan0.IN15
phase_step[17] => Equal0.IN14
phase_step[18] => LessThan0.IN14
phase_step[18] => Equal0.IN13
phase_step[19] => LessThan0.IN13
phase_step[19] => Equal0.IN12
phase_step[20] => LessThan0.IN12
phase_step[20] => Equal0.IN11
phase_step[21] => LessThan0.IN11
phase_step[21] => Equal0.IN10
phase_step[22] => LessThan0.IN10
phase_step[22] => Equal0.IN9
phase_step[23] => LessThan0.IN9
phase_step[23] => Equal0.IN8
phase_step[24] => LessThan0.IN8
phase_step[24] => Equal0.IN7
phase_step[25] => LessThan0.IN7
phase_step[25] => Equal0.IN6
phase_step[26] => LessThan0.IN6
phase_step[26] => Equal0.IN5
phase_step[27] => LessThan0.IN5
phase_step[27] => Equal0.IN4
phase_step[28] => LessThan0.IN4
phase_step[28] => Equal0.IN3
phase_step[29] => LessThan0.IN3
phase_step[29] => Equal0.IN2
phase_step[30] => LessThan0.IN2
phase_step[30] => Equal0.IN1
phase_step[31] => LessThan0.IN1
phase_step[31] => Equal0.IN0
phase_out[0] <= phase_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_out[1] <= phase_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_out[2] <= phase_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_out[3] <= phase_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_out[4] <= phase_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_out[5] <= phase_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_out[6] <= phase_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_out[7] <= phase_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_out[8] <= phase_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_out[9] <= phase_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|wrapper_wave_generator|wave_gen:wave_gen_to_wm8731|triangle_wave:triangle_wv|triangle_lut:triangle_lut
clk => ~NO_FANOUT~
phase_addr[0] => triangle_table.RADDR
phase_addr[1] => triangle_table.RADDR1
phase_addr[2] => triangle_table.RADDR2
phase_addr[3] => triangle_table.RADDR3
phase_addr[4] => triangle_table.RADDR4
phase_addr[5] => triangle_table.RADDR5
phase_addr[6] => triangle_table.RADDR6
phase_addr[7] => triangle_table.RADDR7
phase_addr[8] => triangle_table.RADDR8
phase_addr[9] => triangle_table.RADDR9
triangle_value[0] <= triangle_table.DATAOUT
triangle_value[1] <= triangle_table.DATAOUT1
triangle_value[2] <= triangle_table.DATAOUT2
triangle_value[3] <= triangle_table.DATAOUT3
triangle_value[4] <= triangle_table.DATAOUT4
triangle_value[5] <= triangle_table.DATAOUT5
triangle_value[6] <= triangle_table.DATAOUT6
triangle_value[7] <= triangle_table.DATAOUT7
triangle_value[8] <= triangle_table.DATAOUT8
triangle_value[9] <= triangle_table.DATAOUT9
triangle_value[10] <= triangle_table.DATAOUT10
triangle_value[11] <= triangle_table.DATAOUT11
triangle_value[12] <= triangle_table.DATAOUT12
triangle_value[13] <= triangle_table.DATAOUT13
triangle_value[14] <= triangle_table.DATAOUT14
triangle_value[15] <= triangle_table.DATAOUT15


|wrapper_wave_generator|wave_gen:wave_gen_to_wm8731|sawtooth_wave:sawtooth_wv
clk => clk.IN2
rst_n => rst_n.IN1
phase_step[0] => phase_step[0].IN1
phase_step[1] => phase_step[1].IN1
phase_step[2] => phase_step[2].IN1
phase_step[3] => phase_step[3].IN1
phase_step[4] => phase_step[4].IN1
phase_step[5] => phase_step[5].IN1
phase_step[6] => phase_step[6].IN1
phase_step[7] => phase_step[7].IN1
phase_step[8] => phase_step[8].IN1
phase_step[9] => phase_step[9].IN1
phase_step[10] => phase_step[10].IN1
phase_step[11] => phase_step[11].IN1
phase_step[12] => phase_step[12].IN1
phase_step[13] => phase_step[13].IN1
phase_step[14] => phase_step[14].IN1
phase_step[15] => phase_step[15].IN1
phase_step[16] => phase_step[16].IN1
phase_step[17] => phase_step[17].IN1
phase_step[18] => phase_step[18].IN1
phase_step[19] => phase_step[19].IN1
phase_step[20] => phase_step[20].IN1
phase_step[21] => phase_step[21].IN1
phase_step[22] => phase_step[22].IN1
phase_step[23] => phase_step[23].IN1
phase_step[24] => phase_step[24].IN1
phase_step[25] => phase_step[25].IN1
phase_step[26] => phase_step[26].IN1
phase_step[27] => phase_step[27].IN1
phase_step[28] => phase_step[28].IN1
phase_step[29] => phase_step[29].IN1
phase_step[30] => phase_step[30].IN1
phase_step[31] => phase_step[31].IN1
sawtooth_out[0] <= sawtooth_lut:sawtooth_lut.sawtooth_value
sawtooth_out[1] <= sawtooth_lut:sawtooth_lut.sawtooth_value
sawtooth_out[2] <= sawtooth_lut:sawtooth_lut.sawtooth_value
sawtooth_out[3] <= sawtooth_lut:sawtooth_lut.sawtooth_value
sawtooth_out[4] <= sawtooth_lut:sawtooth_lut.sawtooth_value
sawtooth_out[5] <= sawtooth_lut:sawtooth_lut.sawtooth_value
sawtooth_out[6] <= sawtooth_lut:sawtooth_lut.sawtooth_value
sawtooth_out[7] <= sawtooth_lut:sawtooth_lut.sawtooth_value
sawtooth_out[8] <= sawtooth_lut:sawtooth_lut.sawtooth_value
sawtooth_out[9] <= sawtooth_lut:sawtooth_lut.sawtooth_value
sawtooth_out[10] <= sawtooth_lut:sawtooth_lut.sawtooth_value
sawtooth_out[11] <= sawtooth_lut:sawtooth_lut.sawtooth_value
sawtooth_out[12] <= sawtooth_lut:sawtooth_lut.sawtooth_value
sawtooth_out[13] <= sawtooth_lut:sawtooth_lut.sawtooth_value
sawtooth_out[14] <= sawtooth_lut:sawtooth_lut.sawtooth_value
sawtooth_out[15] <= sawtooth_lut:sawtooth_lut.sawtooth_value


|wrapper_wave_generator|wave_gen:wave_gen_to_wm8731|sawtooth_wave:sawtooth_wv|phase_accumulator:sawtooth_phase_acc
clk => phase_out[0]~reg0.CLK
clk => phase_out[1]~reg0.CLK
clk => phase_out[2]~reg0.CLK
clk => phase_out[3]~reg0.CLK
clk => phase_out[4]~reg0.CLK
clk => phase_out[5]~reg0.CLK
clk => phase_out[6]~reg0.CLK
clk => phase_out[7]~reg0.CLK
clk => phase_out[8]~reg0.CLK
clk => phase_out[9]~reg0.CLK
clk => counter[0].CLK
clk => counter[1].CLK
clk => counter[2].CLK
clk => counter[3].CLK
clk => counter[4].CLK
clk => counter[5].CLK
clk => counter[6].CLK
clk => counter[7].CLK
clk => counter[8].CLK
clk => counter[9].CLK
clk => counter[10].CLK
clk => counter[11].CLK
clk => counter[12].CLK
clk => counter[13].CLK
clk => counter[14].CLK
clk => counter[15].CLK
clk => counter[16].CLK
clk => counter[17].CLK
clk => counter[18].CLK
clk => counter[19].CLK
clk => counter[20].CLK
clk => counter[21].CLK
clk => counter[22].CLK
clk => counter[23].CLK
clk => counter[24].CLK
clk => counter[25].CLK
clk => counter[26].CLK
clk => counter[27].CLK
clk => counter[28].CLK
clk => counter[29].CLK
clk => counter[30].CLK
clk => counter[31].CLK
rst_n => counter[0].ACLR
rst_n => counter[1].ACLR
rst_n => counter[2].ACLR
rst_n => counter[3].ACLR
rst_n => counter[4].ACLR
rst_n => counter[5].ACLR
rst_n => counter[6].ACLR
rst_n => counter[7].ACLR
rst_n => counter[8].ACLR
rst_n => counter[9].ACLR
rst_n => counter[10].ACLR
rst_n => counter[11].ACLR
rst_n => counter[12].ACLR
rst_n => counter[13].ACLR
rst_n => counter[14].ACLR
rst_n => counter[15].ACLR
rst_n => counter[16].ACLR
rst_n => counter[17].ACLR
rst_n => counter[18].ACLR
rst_n => counter[19].ACLR
rst_n => counter[20].ACLR
rst_n => counter[21].ACLR
rst_n => counter[22].ACLR
rst_n => counter[23].ACLR
rst_n => counter[24].ACLR
rst_n => counter[25].ACLR
rst_n => counter[26].ACLR
rst_n => counter[27].ACLR
rst_n => counter[28].ACLR
rst_n => counter[29].ACLR
rst_n => counter[30].ACLR
rst_n => counter[31].ACLR
rst_n => phase_out[0]~reg0.ACLR
rst_n => phase_out[1]~reg0.ACLR
rst_n => phase_out[2]~reg0.ACLR
rst_n => phase_out[3]~reg0.ACLR
rst_n => phase_out[4]~reg0.ACLR
rst_n => phase_out[5]~reg0.ACLR
rst_n => phase_out[6]~reg0.ACLR
rst_n => phase_out[7]~reg0.ACLR
rst_n => phase_out[8]~reg0.ACLR
rst_n => phase_out[9]~reg0.ACLR
phase_step[0] => LessThan0.IN32
phase_step[0] => Equal0.IN31
phase_step[1] => LessThan0.IN31
phase_step[1] => Equal0.IN30
phase_step[2] => LessThan0.IN30
phase_step[2] => Equal0.IN29
phase_step[3] => LessThan0.IN29
phase_step[3] => Equal0.IN28
phase_step[4] => LessThan0.IN28
phase_step[4] => Equal0.IN27
phase_step[5] => LessThan0.IN27
phase_step[5] => Equal0.IN26
phase_step[6] => LessThan0.IN26
phase_step[6] => Equal0.IN25
phase_step[7] => LessThan0.IN25
phase_step[7] => Equal0.IN24
phase_step[8] => LessThan0.IN24
phase_step[8] => Equal0.IN23
phase_step[9] => LessThan0.IN23
phase_step[9] => Equal0.IN22
phase_step[10] => LessThan0.IN22
phase_step[10] => Equal0.IN21
phase_step[11] => LessThan0.IN21
phase_step[11] => Equal0.IN20
phase_step[12] => LessThan0.IN20
phase_step[12] => Equal0.IN19
phase_step[13] => LessThan0.IN19
phase_step[13] => Equal0.IN18
phase_step[14] => LessThan0.IN18
phase_step[14] => Equal0.IN17
phase_step[15] => LessThan0.IN17
phase_step[15] => Equal0.IN16
phase_step[16] => LessThan0.IN16
phase_step[16] => Equal0.IN15
phase_step[17] => LessThan0.IN15
phase_step[17] => Equal0.IN14
phase_step[18] => LessThan0.IN14
phase_step[18] => Equal0.IN13
phase_step[19] => LessThan0.IN13
phase_step[19] => Equal0.IN12
phase_step[20] => LessThan0.IN12
phase_step[20] => Equal0.IN11
phase_step[21] => LessThan0.IN11
phase_step[21] => Equal0.IN10
phase_step[22] => LessThan0.IN10
phase_step[22] => Equal0.IN9
phase_step[23] => LessThan0.IN9
phase_step[23] => Equal0.IN8
phase_step[24] => LessThan0.IN8
phase_step[24] => Equal0.IN7
phase_step[25] => LessThan0.IN7
phase_step[25] => Equal0.IN6
phase_step[26] => LessThan0.IN6
phase_step[26] => Equal0.IN5
phase_step[27] => LessThan0.IN5
phase_step[27] => Equal0.IN4
phase_step[28] => LessThan0.IN4
phase_step[28] => Equal0.IN3
phase_step[29] => LessThan0.IN3
phase_step[29] => Equal0.IN2
phase_step[30] => LessThan0.IN2
phase_step[30] => Equal0.IN1
phase_step[31] => LessThan0.IN1
phase_step[31] => Equal0.IN0
phase_out[0] <= phase_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_out[1] <= phase_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_out[2] <= phase_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_out[3] <= phase_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_out[4] <= phase_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_out[5] <= phase_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_out[6] <= phase_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_out[7] <= phase_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_out[8] <= phase_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_out[9] <= phase_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|wrapper_wave_generator|wave_gen:wave_gen_to_wm8731|sawtooth_wave:sawtooth_wv|sawtooth_lut:sawtooth_lut
clk => ~NO_FANOUT~
phase_addr[0] => sawtooth_table.RADDR
phase_addr[1] => sawtooth_table.RADDR1
phase_addr[2] => sawtooth_table.RADDR2
phase_addr[3] => sawtooth_table.RADDR3
phase_addr[4] => sawtooth_table.RADDR4
phase_addr[5] => sawtooth_table.RADDR5
phase_addr[6] => sawtooth_table.RADDR6
phase_addr[7] => sawtooth_table.RADDR7
phase_addr[8] => sawtooth_table.RADDR8
phase_addr[9] => sawtooth_table.RADDR9
sawtooth_value[0] <= sawtooth_table.DATAOUT
sawtooth_value[1] <= sawtooth_table.DATAOUT1
sawtooth_value[2] <= sawtooth_table.DATAOUT2
sawtooth_value[3] <= sawtooth_table.DATAOUT3
sawtooth_value[4] <= sawtooth_table.DATAOUT4
sawtooth_value[5] <= sawtooth_table.DATAOUT5
sawtooth_value[6] <= sawtooth_table.DATAOUT6
sawtooth_value[7] <= sawtooth_table.DATAOUT7
sawtooth_value[8] <= sawtooth_table.DATAOUT8
sawtooth_value[9] <= sawtooth_table.DATAOUT9
sawtooth_value[10] <= sawtooth_table.DATAOUT10
sawtooth_value[11] <= sawtooth_table.DATAOUT11
sawtooth_value[12] <= sawtooth_table.DATAOUT12
sawtooth_value[13] <= sawtooth_table.DATAOUT13
sawtooth_value[14] <= sawtooth_table.DATAOUT14
sawtooth_value[15] <= sawtooth_table.DATAOUT15


|wrapper_wave_generator|wave_gen:wave_gen_to_wm8731|ecg_wave:ecg_wv
clk => clk.IN2
rst_n => rst_n.IN1
phase_step[0] => phase_step[0].IN1
phase_step[1] => phase_step[1].IN1
phase_step[2] => phase_step[2].IN1
phase_step[3] => phase_step[3].IN1
phase_step[4] => phase_step[4].IN1
phase_step[5] => phase_step[5].IN1
phase_step[6] => phase_step[6].IN1
phase_step[7] => phase_step[7].IN1
phase_step[8] => phase_step[8].IN1
phase_step[9] => phase_step[9].IN1
phase_step[10] => phase_step[10].IN1
phase_step[11] => phase_step[11].IN1
phase_step[12] => phase_step[12].IN1
phase_step[13] => phase_step[13].IN1
phase_step[14] => phase_step[14].IN1
phase_step[15] => phase_step[15].IN1
phase_step[16] => phase_step[16].IN1
phase_step[17] => phase_step[17].IN1
phase_step[18] => phase_step[18].IN1
phase_step[19] => phase_step[19].IN1
phase_step[20] => phase_step[20].IN1
phase_step[21] => phase_step[21].IN1
phase_step[22] => phase_step[22].IN1
phase_step[23] => phase_step[23].IN1
phase_step[24] => phase_step[24].IN1
phase_step[25] => phase_step[25].IN1
phase_step[26] => phase_step[26].IN1
phase_step[27] => phase_step[27].IN1
phase_step[28] => phase_step[28].IN1
phase_step[29] => phase_step[29].IN1
phase_step[30] => phase_step[30].IN1
phase_step[31] => phase_step[31].IN1
ecg_out[0] <= ecg_lut:ecg_lut.ecg_value
ecg_out[1] <= ecg_lut:ecg_lut.ecg_value
ecg_out[2] <= ecg_lut:ecg_lut.ecg_value
ecg_out[3] <= ecg_lut:ecg_lut.ecg_value
ecg_out[4] <= ecg_lut:ecg_lut.ecg_value
ecg_out[5] <= ecg_lut:ecg_lut.ecg_value
ecg_out[6] <= ecg_lut:ecg_lut.ecg_value
ecg_out[7] <= ecg_lut:ecg_lut.ecg_value
ecg_out[8] <= ecg_lut:ecg_lut.ecg_value
ecg_out[9] <= ecg_lut:ecg_lut.ecg_value
ecg_out[10] <= ecg_lut:ecg_lut.ecg_value
ecg_out[11] <= ecg_lut:ecg_lut.ecg_value
ecg_out[12] <= ecg_lut:ecg_lut.ecg_value
ecg_out[13] <= ecg_lut:ecg_lut.ecg_value
ecg_out[14] <= ecg_lut:ecg_lut.ecg_value
ecg_out[15] <= ecg_lut:ecg_lut.ecg_value


|wrapper_wave_generator|wave_gen:wave_gen_to_wm8731|ecg_wave:ecg_wv|phase_accumulator:ecg_phase_acc
clk => phase_out[0]~reg0.CLK
clk => phase_out[1]~reg0.CLK
clk => phase_out[2]~reg0.CLK
clk => phase_out[3]~reg0.CLK
clk => phase_out[4]~reg0.CLK
clk => phase_out[5]~reg0.CLK
clk => phase_out[6]~reg0.CLK
clk => phase_out[7]~reg0.CLK
clk => phase_out[8]~reg0.CLK
clk => phase_out[9]~reg0.CLK
clk => counter[0].CLK
clk => counter[1].CLK
clk => counter[2].CLK
clk => counter[3].CLK
clk => counter[4].CLK
clk => counter[5].CLK
clk => counter[6].CLK
clk => counter[7].CLK
clk => counter[8].CLK
clk => counter[9].CLK
clk => counter[10].CLK
clk => counter[11].CLK
clk => counter[12].CLK
clk => counter[13].CLK
clk => counter[14].CLK
clk => counter[15].CLK
clk => counter[16].CLK
clk => counter[17].CLK
clk => counter[18].CLK
clk => counter[19].CLK
clk => counter[20].CLK
clk => counter[21].CLK
clk => counter[22].CLK
clk => counter[23].CLK
clk => counter[24].CLK
clk => counter[25].CLK
clk => counter[26].CLK
clk => counter[27].CLK
clk => counter[28].CLK
clk => counter[29].CLK
clk => counter[30].CLK
clk => counter[31].CLK
rst_n => counter[0].ACLR
rst_n => counter[1].ACLR
rst_n => counter[2].ACLR
rst_n => counter[3].ACLR
rst_n => counter[4].ACLR
rst_n => counter[5].ACLR
rst_n => counter[6].ACLR
rst_n => counter[7].ACLR
rst_n => counter[8].ACLR
rst_n => counter[9].ACLR
rst_n => counter[10].ACLR
rst_n => counter[11].ACLR
rst_n => counter[12].ACLR
rst_n => counter[13].ACLR
rst_n => counter[14].ACLR
rst_n => counter[15].ACLR
rst_n => counter[16].ACLR
rst_n => counter[17].ACLR
rst_n => counter[18].ACLR
rst_n => counter[19].ACLR
rst_n => counter[20].ACLR
rst_n => counter[21].ACLR
rst_n => counter[22].ACLR
rst_n => counter[23].ACLR
rst_n => counter[24].ACLR
rst_n => counter[25].ACLR
rst_n => counter[26].ACLR
rst_n => counter[27].ACLR
rst_n => counter[28].ACLR
rst_n => counter[29].ACLR
rst_n => counter[30].ACLR
rst_n => counter[31].ACLR
rst_n => phase_out[0]~reg0.ACLR
rst_n => phase_out[1]~reg0.ACLR
rst_n => phase_out[2]~reg0.ACLR
rst_n => phase_out[3]~reg0.ACLR
rst_n => phase_out[4]~reg0.ACLR
rst_n => phase_out[5]~reg0.ACLR
rst_n => phase_out[6]~reg0.ACLR
rst_n => phase_out[7]~reg0.ACLR
rst_n => phase_out[8]~reg0.ACLR
rst_n => phase_out[9]~reg0.ACLR
phase_step[0] => LessThan0.IN32
phase_step[0] => Equal0.IN31
phase_step[1] => LessThan0.IN31
phase_step[1] => Equal0.IN30
phase_step[2] => LessThan0.IN30
phase_step[2] => Equal0.IN29
phase_step[3] => LessThan0.IN29
phase_step[3] => Equal0.IN28
phase_step[4] => LessThan0.IN28
phase_step[4] => Equal0.IN27
phase_step[5] => LessThan0.IN27
phase_step[5] => Equal0.IN26
phase_step[6] => LessThan0.IN26
phase_step[6] => Equal0.IN25
phase_step[7] => LessThan0.IN25
phase_step[7] => Equal0.IN24
phase_step[8] => LessThan0.IN24
phase_step[8] => Equal0.IN23
phase_step[9] => LessThan0.IN23
phase_step[9] => Equal0.IN22
phase_step[10] => LessThan0.IN22
phase_step[10] => Equal0.IN21
phase_step[11] => LessThan0.IN21
phase_step[11] => Equal0.IN20
phase_step[12] => LessThan0.IN20
phase_step[12] => Equal0.IN19
phase_step[13] => LessThan0.IN19
phase_step[13] => Equal0.IN18
phase_step[14] => LessThan0.IN18
phase_step[14] => Equal0.IN17
phase_step[15] => LessThan0.IN17
phase_step[15] => Equal0.IN16
phase_step[16] => LessThan0.IN16
phase_step[16] => Equal0.IN15
phase_step[17] => LessThan0.IN15
phase_step[17] => Equal0.IN14
phase_step[18] => LessThan0.IN14
phase_step[18] => Equal0.IN13
phase_step[19] => LessThan0.IN13
phase_step[19] => Equal0.IN12
phase_step[20] => LessThan0.IN12
phase_step[20] => Equal0.IN11
phase_step[21] => LessThan0.IN11
phase_step[21] => Equal0.IN10
phase_step[22] => LessThan0.IN10
phase_step[22] => Equal0.IN9
phase_step[23] => LessThan0.IN9
phase_step[23] => Equal0.IN8
phase_step[24] => LessThan0.IN8
phase_step[24] => Equal0.IN7
phase_step[25] => LessThan0.IN7
phase_step[25] => Equal0.IN6
phase_step[26] => LessThan0.IN6
phase_step[26] => Equal0.IN5
phase_step[27] => LessThan0.IN5
phase_step[27] => Equal0.IN4
phase_step[28] => LessThan0.IN4
phase_step[28] => Equal0.IN3
phase_step[29] => LessThan0.IN3
phase_step[29] => Equal0.IN2
phase_step[30] => LessThan0.IN2
phase_step[30] => Equal0.IN1
phase_step[31] => LessThan0.IN1
phase_step[31] => Equal0.IN0
phase_out[0] <= phase_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_out[1] <= phase_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_out[2] <= phase_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_out[3] <= phase_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_out[4] <= phase_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_out[5] <= phase_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_out[6] <= phase_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_out[7] <= phase_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_out[8] <= phase_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_out[9] <= phase_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|wrapper_wave_generator|wave_gen:wave_gen_to_wm8731|ecg_wave:ecg_wv|ecg_lut:ecg_lut
clk => ~NO_FANOUT~
phase_addr[0] => ecg_table.RADDR
phase_addr[1] => ecg_table.RADDR1
phase_addr[2] => ecg_table.RADDR2
phase_addr[3] => ecg_table.RADDR3
phase_addr[4] => ecg_table.RADDR4
phase_addr[5] => ecg_table.RADDR5
phase_addr[6] => ecg_table.RADDR6
phase_addr[7] => ecg_table.RADDR7
phase_addr[8] => ecg_table.RADDR8
phase_addr[9] => ecg_table.RADDR9
ecg_value[0] <= ecg_table.DATAOUT
ecg_value[1] <= ecg_table.DATAOUT1
ecg_value[2] <= ecg_table.DATAOUT2
ecg_value[3] <= ecg_table.DATAOUT3
ecg_value[4] <= ecg_table.DATAOUT4
ecg_value[5] <= ecg_table.DATAOUT5
ecg_value[6] <= ecg_table.DATAOUT6
ecg_value[7] <= ecg_table.DATAOUT7
ecg_value[8] <= ecg_table.DATAOUT8
ecg_value[9] <= ecg_table.DATAOUT9
ecg_value[10] <= ecg_table.DATAOUT10
ecg_value[11] <= ecg_table.DATAOUT11
ecg_value[12] <= ecg_table.DATAOUT12
ecg_value[13] <= ecg_table.DATAOUT13
ecg_value[14] <= ecg_table.DATAOUT14
ecg_value[15] <= ecg_table.DATAOUT15


|wrapper_wave_generator|wave_gen:wave_gen_to_wm8731|noise_generator:noise_gen
clk => clk.IN2
rst_n => rst_n.IN1
noise_gain_inc => noise_gain_inc.IN1
noise_gain_dec => noise_gain_dec.IN1
noise_freq_inc => noise_freq_inc.IN1
noise_freq_dec => noise_freq_dec.IN1
noise_out[0] <= lfsr:lfsr_inst.noise_out
noise_out[1] <= lfsr:lfsr_inst.noise_out
noise_out[2] <= lfsr:lfsr_inst.noise_out
noise_out[3] <= lfsr:lfsr_inst.noise_out
noise_out[4] <= lfsr:lfsr_inst.noise_out
noise_out[5] <= lfsr:lfsr_inst.noise_out
noise_out[6] <= lfsr:lfsr_inst.noise_out
noise_out[7] <= lfsr:lfsr_inst.noise_out
analog_noise[0] <= lfsr:lfsr_inst.noise_out
analog_noise[1] <= lfsr:lfsr_inst.noise_out
analog_noise[2] <= lfsr:lfsr_inst.noise_out
analog_noise[3] <= lfsr:lfsr_inst.noise_out
analog_noise[4] <= lfsr:lfsr_inst.noise_out
analog_noise[5] <= lfsr:lfsr_inst.noise_out
analog_noise[6] <= lfsr:lfsr_inst.noise_out
analog_noise[7] <= lfsr:lfsr_inst.noise_out


|wrapper_wave_generator|wave_gen:wave_gen_to_wm8731|noise_generator:noise_gen|clk_div:clk_div_inst
clk => clk.IN1
rst => count.OUTPUTSELECT
rst => count.OUTPUTSELECT
rst => count.OUTPUTSELECT
rst => clk_div16.ACLR
rst => clk_div8.ACLR
rst => clk_div4.ACLR
rst => clk_div2.ACLR
freq_inc => Equal0.IN2
freq_inc => Equal1.IN2
freq_dec => Equal0.IN3
freq_dec => Equal1.IN3
clk_out <= mux_5to1:mux_clk.y


|wrapper_wave_generator|wave_gen:wave_gen_to_wm8731|noise_generator:noise_gen|clk_div:clk_div_inst|mux_5to1:mux_clk
sel[0] => Mux0.IN2
sel[1] => Mux0.IN1
sel[2] => Mux0.IN0
d0[0] => Mux0.IN3
d0[0] => Mux0.IN4
d0[0] => Mux0.IN5
d0[0] => Mux0.IN6
d1[0] => Mux0.IN7
d2[0] => Mux0.IN8
d3[0] => Mux0.IN9
d4[0] => Mux0.IN10
y[0] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|wrapper_wave_generator|wave_gen:wave_gen_to_wm8731|noise_generator:noise_gen|lfsr:lfsr_inst
clk => noise_gain[0].CLK
clk => noise_gain[1].CLK
clk => noise_gain[2].CLK
clk => noise_gain[3].CLK
clk_div => noise_out[0]~reg0.CLK
clk_div => noise_out[1]~reg0.CLK
clk_div => noise_out[2]~reg0.CLK
clk_div => noise_out[3]~reg0.CLK
clk_div => noise_out[4]~reg0.CLK
clk_div => noise_out[5]~reg0.CLK
clk_div => noise_out[6]~reg0.CLK
clk_div => noise_out[7]~reg0.CLK
clk_div => lfsr_reg[0].CLK
clk_div => lfsr_reg[1].CLK
clk_div => lfsr_reg[2].CLK
clk_div => lfsr_reg[3].CLK
rst_n => noise_gain.OUTPUTSELECT
rst_n => noise_gain.OUTPUTSELECT
rst_n => noise_gain.OUTPUTSELECT
rst_n => noise_gain.OUTPUTSELECT
rst_n => lfsr_reg[0].ACLR
rst_n => lfsr_reg[1].PRESET
rst_n => lfsr_reg[2].ACLR
rst_n => lfsr_reg[3].ACLR
gain_inc => Equal0.IN2
gain_inc => Equal1.IN2
gain_dec => Equal0.IN3
gain_dec => Equal1.IN3
noise_out[0] <= noise_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
noise_out[1] <= noise_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
noise_out[2] <= noise_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
noise_out[3] <= noise_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
noise_out[4] <= noise_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
noise_out[5] <= noise_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
noise_out[6] <= noise_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
noise_out[7] <= noise_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|wrapper_wave_generator|wave_gen:wave_gen_to_wm8731|mux_6to1:mux_amp
in0[0] => Mux15.IN2
in0[1] => Mux14.IN2
in0[2] => Mux13.IN2
in0[3] => Mux12.IN2
in0[4] => Mux11.IN2
in0[5] => Mux10.IN2
in0[6] => Mux9.IN2
in0[7] => Mux8.IN2
in0[8] => Mux7.IN2
in0[9] => Mux6.IN2
in0[10] => Mux5.IN2
in0[11] => Mux4.IN2
in0[12] => Mux3.IN2
in0[13] => Mux2.IN2
in0[14] => Mux1.IN2
in0[15] => Mux0.IN2
in1[0] => Mux15.IN3
in1[1] => Mux14.IN3
in1[2] => Mux13.IN3
in1[3] => Mux12.IN3
in1[4] => Mux11.IN3
in1[5] => Mux10.IN3
in1[6] => Mux9.IN3
in1[7] => Mux8.IN3
in1[8] => Mux7.IN3
in1[9] => Mux6.IN3
in1[10] => Mux5.IN3
in1[11] => Mux4.IN3
in1[12] => Mux3.IN3
in1[13] => Mux2.IN3
in1[14] => Mux1.IN3
in1[15] => Mux0.IN3
in2[0] => Mux15.IN4
in2[1] => Mux14.IN4
in2[2] => Mux13.IN4
in2[3] => Mux12.IN4
in2[4] => Mux11.IN4
in2[5] => Mux10.IN4
in2[6] => Mux9.IN4
in2[7] => Mux8.IN4
in2[8] => Mux7.IN4
in2[9] => Mux6.IN4
in2[10] => Mux5.IN4
in2[11] => Mux4.IN4
in2[12] => Mux3.IN4
in2[13] => Mux2.IN4
in2[14] => Mux1.IN4
in2[15] => Mux0.IN4
in3[0] => Mux15.IN5
in3[1] => Mux14.IN5
in3[2] => Mux13.IN5
in3[3] => Mux12.IN5
in3[4] => Mux11.IN5
in3[5] => Mux10.IN5
in3[6] => Mux9.IN5
in3[7] => Mux8.IN5
in3[8] => Mux7.IN5
in3[9] => Mux6.IN5
in3[10] => Mux5.IN5
in3[11] => Mux4.IN5
in3[12] => Mux3.IN5
in3[13] => Mux2.IN5
in3[14] => Mux1.IN5
in3[15] => Mux0.IN5
in4[0] => Mux15.IN6
in4[1] => Mux14.IN6
in4[2] => Mux13.IN6
in4[3] => Mux12.IN6
in4[4] => Mux11.IN6
in4[5] => Mux10.IN6
in4[6] => Mux9.IN6
in4[7] => Mux8.IN6
in4[8] => Mux7.IN6
in4[9] => Mux6.IN6
in4[10] => Mux5.IN6
in4[11] => Mux4.IN6
in4[12] => Mux3.IN6
in4[13] => Mux2.IN6
in4[14] => Mux1.IN6
in4[15] => Mux0.IN6
in5[0] => Mux15.IN7
in5[1] => Mux14.IN7
in5[2] => Mux13.IN7
in5[3] => Mux12.IN7
in5[4] => Mux11.IN7
in5[5] => Mux10.IN7
in5[6] => Mux9.IN7
in5[7] => Mux8.IN7
in5[8] => Mux7.IN7
in5[9] => Mux6.IN7
in5[10] => Mux5.IN7
in5[11] => Mux4.IN7
in5[12] => Mux3.IN7
in5[13] => Mux2.IN7
in5[14] => Mux1.IN7
in5[15] => Mux0.IN7
sel[0] => Mux0.IN10
sel[0] => Mux1.IN10
sel[0] => Mux2.IN10
sel[0] => Mux3.IN10
sel[0] => Mux4.IN10
sel[0] => Mux5.IN10
sel[0] => Mux6.IN10
sel[0] => Mux7.IN10
sel[0] => Mux8.IN10
sel[0] => Mux9.IN10
sel[0] => Mux10.IN10
sel[0] => Mux11.IN10
sel[0] => Mux12.IN10
sel[0] => Mux13.IN10
sel[0] => Mux14.IN10
sel[0] => Mux15.IN10
sel[1] => Mux0.IN9
sel[1] => Mux1.IN9
sel[1] => Mux2.IN9
sel[1] => Mux3.IN9
sel[1] => Mux4.IN9
sel[1] => Mux5.IN9
sel[1] => Mux6.IN9
sel[1] => Mux7.IN9
sel[1] => Mux8.IN9
sel[1] => Mux9.IN9
sel[1] => Mux10.IN9
sel[1] => Mux11.IN9
sel[1] => Mux12.IN9
sel[1] => Mux13.IN9
sel[1] => Mux14.IN9
sel[1] => Mux15.IN9
sel[2] => Mux0.IN8
sel[2] => Mux1.IN8
sel[2] => Mux2.IN8
sel[2] => Mux3.IN8
sel[2] => Mux4.IN8
sel[2] => Mux5.IN8
sel[2] => Mux6.IN8
sel[2] => Mux7.IN8
sel[2] => Mux8.IN8
sel[2] => Mux9.IN8
sel[2] => Mux10.IN8
sel[2] => Mux11.IN8
sel[2] => Mux12.IN8
sel[2] => Mux13.IN8
sel[2] => Mux14.IN8
sel[2] => Mux15.IN8
out[0] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
out[12] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
out[13] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
out[14] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
out[15] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|wrapper_wave_generator|wave_gen:wave_gen_to_wm8731|Amp:amp_wave
clk => amp_sel[0].CLK
clk => amp_sel[1].CLK
clk => amp_sel[2].CLK
clk => btn1_reg.CLK
clk => btn0_reg.CLK
rst_n => btn1_reg.ACLR
rst_n => btn0_reg.ACLR
rst_n => amp_sel[0].ACLR
rst_n => amp_sel[1].ACLR
rst_n => amp_sel[2].ACLR
btn0 => btn0_reg.DATAIN
btn1 => btn1_reg.DATAIN
wave[0] => wave[0].IN1
wave[1] => wave[1].IN1
wave[2] => wave[2].IN1
wave[3] => wave[3].IN1
wave[4] => wave[4].IN1
wave[5] => wave[5].IN1
wave[6] => wave[6].IN1
wave[7] => wave[7].IN1
wave[8] => wave[8].IN1
wave[9] => wave[9].IN1
wave[10] => wave[10].IN1
wave[11] => wave[11].IN1
wave[12] => wave[12].IN1
wave[13] => wave[13].IN1
wave[14] => wave[14].IN1
wave[15] => wave[15].IN1
amp_out[0] <= boothmul:mul_amp.c
amp_out[1] <= boothmul:mul_amp.c
amp_out[2] <= boothmul:mul_amp.c
amp_out[3] <= boothmul:mul_amp.c
amp_out[4] <= boothmul:mul_amp.c
amp_out[5] <= boothmul:mul_amp.c
amp_out[6] <= boothmul:mul_amp.c
amp_out[7] <= boothmul:mul_amp.c
amp_out[8] <= boothmul:mul_amp.c
amp_out[9] <= boothmul:mul_amp.c
amp_out[10] <= boothmul:mul_amp.c
amp_out[11] <= boothmul:mul_amp.c
amp_out[12] <= boothmul:mul_amp.c
amp_out[13] <= boothmul:mul_amp.c
amp_out[14] <= boothmul:mul_amp.c
amp_out[15] <= boothmul:mul_amp.c
amp_out[16] <= boothmul:mul_amp.c
amp_out[17] <= boothmul:mul_amp.c
amp_out[18] <= boothmul:mul_amp.c
amp_out[19] <= boothmul:mul_amp.c
amp_out[20] <= boothmul:mul_amp.c
amp_out[21] <= boothmul:mul_amp.c
amp_out[22] <= boothmul:mul_amp.c
amp_out[23] <= boothmul:mul_amp.c
amp_out[24] <= boothmul:mul_amp.c
amp_out[25] <= boothmul:mul_amp.c
amp_out[26] <= boothmul:mul_amp.c
amp_out[27] <= boothmul:mul_amp.c
amp_out[28] <= boothmul:mul_amp.c
amp_out[29] <= boothmul:mul_amp.c
amp_out[30] <= boothmul:mul_amp.c
amp_out[31] <= boothmul:mul_amp.c


|wrapper_wave_generator|wave_gen:wave_gen_to_wm8731|Amp:amp_wave|mux_5to1:mux_amp
sel[0] => Mux0.IN2
sel[0] => Mux1.IN2
sel[0] => Mux2.IN2
sel[0] => Mux3.IN2
sel[0] => Mux4.IN2
sel[1] => Mux0.IN1
sel[1] => Mux1.IN1
sel[1] => Mux2.IN1
sel[1] => Mux3.IN1
sel[1] => Mux4.IN1
sel[2] => Mux0.IN0
sel[2] => Mux1.IN0
sel[2] => Mux2.IN0
sel[2] => Mux3.IN0
sel[2] => Mux4.IN0
d0[0] => Mux4.IN3
d0[0] => Mux4.IN4
d0[0] => Mux4.IN5
d0[0] => Mux4.IN6
d0[1] => Mux3.IN3
d0[1] => Mux3.IN4
d0[1] => Mux3.IN5
d0[1] => Mux3.IN6
d0[2] => Mux2.IN3
d0[2] => Mux2.IN4
d0[2] => Mux2.IN5
d0[2] => Mux2.IN6
d0[3] => Mux1.IN3
d0[3] => Mux1.IN4
d0[3] => Mux1.IN5
d0[3] => Mux1.IN6
d0[4] => Mux0.IN3
d0[4] => Mux0.IN4
d0[4] => Mux0.IN5
d0[4] => Mux0.IN6
d1[0] => Mux4.IN7
d1[1] => Mux3.IN7
d1[2] => Mux2.IN7
d1[3] => Mux1.IN7
d1[4] => Mux0.IN7
d2[0] => Mux4.IN8
d2[1] => Mux3.IN8
d2[2] => Mux2.IN8
d2[3] => Mux1.IN8
d2[4] => Mux0.IN8
d3[0] => Mux4.IN9
d3[1] => Mux3.IN9
d3[2] => Mux2.IN9
d3[3] => Mux1.IN9
d3[4] => Mux0.IN9
d4[0] => Mux4.IN10
d4[1] => Mux3.IN10
d4[2] => Mux2.IN10
d4[3] => Mux1.IN10
d4[4] => Mux0.IN10
y[0] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
y[1] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
y[2] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
y[3] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
y[4] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|wrapper_wave_generator|wave_gen:wave_gen_to_wm8731|Amp:amp_wave|boothmul:mul_amp
a[0] => Q[0][0].IN1
a[1] => Q[0][1].IN1
a[2] => Q[0][2].IN1
a[3] => Q[0][3].IN1
a[4] => Q[0][4].IN1
a[5] => Q[0][5].IN1
a[6] => Q[0][6].IN1
a[7] => Q[0][7].IN1
a[8] => Q[0][8].IN1
a[9] => Q[0][9].IN1
a[10] => Q[0][10].IN1
a[11] => Q[0][11].IN1
a[12] => Q[0][12].IN1
a[13] => Q[0][13].IN1
a[14] => Q[0][14].IN1
a[15] => Q[0][15].IN1
b[0] => b[0].IN16
b[1] => b[1].IN16
b[2] => b[2].IN16
b[3] => b[3].IN16
b[4] => b[4].IN16
b[5] => b[5].IN16
b[6] => b[6].IN16
b[7] => b[7].IN16
b[8] => b[8].IN16
b[9] => b[9].IN16
b[10] => b[10].IN16
b[11] => b[11].IN16
b[12] => b[12].IN16
b[13] => b[13].IN16
b[14] => b[14].IN16
b[15] => b[15].IN16
c[0] <= booth_substep:booth_steps[15].step.port5
c[1] <= booth_substep:booth_steps[15].step.port5
c[2] <= booth_substep:booth_steps[15].step.port5
c[3] <= booth_substep:booth_steps[15].step.port5
c[4] <= booth_substep:booth_steps[15].step.port5
c[5] <= booth_substep:booth_steps[15].step.port5
c[6] <= booth_substep:booth_steps[15].step.port5
c[7] <= booth_substep:booth_steps[15].step.port5
c[8] <= booth_substep:booth_steps[15].step.port5
c[9] <= booth_substep:booth_steps[15].step.port5
c[10] <= booth_substep:booth_steps[15].step.port5
c[11] <= booth_substep:booth_steps[15].step.port5
c[12] <= booth_substep:booth_steps[15].step.port5
c[13] <= booth_substep:booth_steps[15].step.port5
c[14] <= booth_substep:booth_steps[15].step.port5
c[15] <= booth_substep:booth_steps[15].step.port5
c[16] <= booth_substep:booth_steps[15].step.port4
c[17] <= booth_substep:booth_steps[15].step.port4
c[18] <= booth_substep:booth_steps[15].step.port4
c[19] <= booth_substep:booth_steps[15].step.port4
c[20] <= booth_substep:booth_steps[15].step.port4
c[21] <= booth_substep:booth_steps[15].step.port4
c[22] <= booth_substep:booth_steps[15].step.port4
c[23] <= booth_substep:booth_steps[15].step.port4
c[24] <= booth_substep:booth_steps[15].step.port4
c[25] <= booth_substep:booth_steps[15].step.port4
c[26] <= booth_substep:booth_steps[15].step.port4
c[27] <= booth_substep:booth_steps[15].step.port4
c[28] <= booth_substep:booth_steps[15].step.port4
c[29] <= booth_substep:booth_steps[15].step.port4
c[30] <= booth_substep:booth_steps[15].step.port4
c[31] <= booth_substep:booth_steps[15].step.port4


|wrapper_wave_generator|wave_gen:wave_gen_to_wm8731|Amp:amp_wave|boothmul:mul_amp|booth_substep:booth_steps[0].step
a[0] => Add0.IN16
a[0] => Add1.IN32
a[0] => Mux0.IN0
a[0] => Mux0.IN1
a[1] => Add0.IN15
a[1] => Add1.IN31
a[1] => Mux16.IN0
a[1] => Mux16.IN1
a[2] => Add0.IN14
a[2] => Add1.IN30
a[2] => Mux15.IN0
a[2] => Mux15.IN1
a[3] => Add0.IN13
a[3] => Add1.IN29
a[3] => Mux14.IN0
a[3] => Mux14.IN1
a[4] => Add0.IN12
a[4] => Add1.IN28
a[4] => Mux13.IN0
a[4] => Mux13.IN1
a[5] => Add0.IN11
a[5] => Add1.IN27
a[5] => Mux12.IN0
a[5] => Mux12.IN1
a[6] => Add0.IN10
a[6] => Add1.IN26
a[6] => Mux11.IN0
a[6] => Mux11.IN1
a[7] => Add0.IN9
a[7] => Add1.IN25
a[7] => Mux10.IN0
a[7] => Mux10.IN1
a[8] => Add0.IN8
a[8] => Add1.IN24
a[8] => Mux9.IN0
a[8] => Mux9.IN1
a[9] => Add0.IN7
a[9] => Add1.IN23
a[9] => Mux8.IN0
a[9] => Mux8.IN1
a[10] => Add0.IN6
a[10] => Add1.IN22
a[10] => Mux7.IN0
a[10] => Mux7.IN1
a[11] => Add0.IN5
a[11] => Add1.IN21
a[11] => Mux6.IN0
a[11] => Mux6.IN1
a[12] => Add0.IN4
a[12] => Add1.IN20
a[12] => Mux5.IN0
a[12] => Mux5.IN1
a[13] => Add0.IN3
a[13] => Add1.IN19
a[13] => Mux4.IN0
a[13] => Mux4.IN1
a[14] => Add0.IN2
a[14] => Add1.IN18
a[14] => Mux3.IN0
a[14] => Mux3.IN1
a[15] => Add0.IN1
a[15] => Add1.IN17
a[15] => Mux1.IN0
a[15] => Mux1.IN1
a[15] => Mux2.IN0
a[15] => Mux2.IN1
Q[0] => Mux0.IN2
Q[0] => Mux1.IN2
Q[0] => Mux2.IN2
Q[0] => Mux3.IN2
Q[0] => Mux4.IN2
Q[0] => Mux5.IN2
Q[0] => Mux6.IN2
Q[0] => Mux7.IN2
Q[0] => Mux8.IN2
Q[0] => Mux9.IN2
Q[0] => Mux10.IN2
Q[0] => Mux11.IN2
Q[0] => Mux12.IN2
Q[0] => Mux13.IN2
Q[0] => Mux14.IN2
Q[0] => Mux15.IN2
Q[0] => Mux16.IN2
Q[0] => cq0.DATAIN
Q[1] => l16[0].DATAIN
Q[2] => l16[1].DATAIN
Q[3] => l16[2].DATAIN
Q[4] => l16[3].DATAIN
Q[5] => l16[4].DATAIN
Q[6] => l16[5].DATAIN
Q[7] => l16[6].DATAIN
Q[8] => l16[7].DATAIN
Q[9] => l16[8].DATAIN
Q[10] => l16[9].DATAIN
Q[11] => l16[10].DATAIN
Q[12] => l16[11].DATAIN
Q[13] => l16[12].DATAIN
Q[14] => l16[13].DATAIN
Q[15] => l16[14].DATAIN
m[0] => Add0.IN32
m[0] => Add1.IN16
m[1] => Add0.IN31
m[1] => Add1.IN15
m[2] => Add0.IN30
m[2] => Add1.IN14
m[3] => Add0.IN29
m[3] => Add1.IN13
m[4] => Add0.IN28
m[4] => Add1.IN12
m[5] => Add0.IN27
m[5] => Add1.IN11
m[6] => Add0.IN26
m[6] => Add1.IN10
m[7] => Add0.IN25
m[7] => Add1.IN9
m[8] => Add0.IN24
m[8] => Add1.IN8
m[9] => Add0.IN23
m[9] => Add1.IN7
m[10] => Add0.IN22
m[10] => Add1.IN6
m[11] => Add0.IN21
m[11] => Add1.IN5
m[12] => Add0.IN20
m[12] => Add1.IN4
m[13] => Add0.IN19
m[13] => Add1.IN3
m[14] => Add0.IN18
m[14] => Add1.IN2
m[15] => Add0.IN17
m[15] => Add1.IN1
q0 => Mux0.IN3
q0 => Mux1.IN3
q0 => Mux2.IN3
q0 => Mux3.IN3
q0 => Mux4.IN3
q0 => Mux5.IN3
q0 => Mux6.IN3
q0 => Mux7.IN3
q0 => Mux8.IN3
q0 => Mux9.IN3
q0 => Mux10.IN3
q0 => Mux11.IN3
q0 => Mux12.IN3
q0 => Mux13.IN3
q0 => Mux14.IN3
q0 => Mux15.IN3
q0 => Mux16.IN3
f16[0] <= Mux16.DB_MAX_OUTPUT_PORT_TYPE
f16[1] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
f16[2] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
f16[3] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
f16[4] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
f16[5] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
f16[6] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
f16[7] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
f16[8] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
f16[9] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
f16[10] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
f16[11] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
f16[12] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
f16[13] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
f16[14] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
f16[15] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
l16[0] <= Q[1].DB_MAX_OUTPUT_PORT_TYPE
l16[1] <= Q[2].DB_MAX_OUTPUT_PORT_TYPE
l16[2] <= Q[3].DB_MAX_OUTPUT_PORT_TYPE
l16[3] <= Q[4].DB_MAX_OUTPUT_PORT_TYPE
l16[4] <= Q[5].DB_MAX_OUTPUT_PORT_TYPE
l16[5] <= Q[6].DB_MAX_OUTPUT_PORT_TYPE
l16[6] <= Q[7].DB_MAX_OUTPUT_PORT_TYPE
l16[7] <= Q[8].DB_MAX_OUTPUT_PORT_TYPE
l16[8] <= Q[9].DB_MAX_OUTPUT_PORT_TYPE
l16[9] <= Q[10].DB_MAX_OUTPUT_PORT_TYPE
l16[10] <= Q[11].DB_MAX_OUTPUT_PORT_TYPE
l16[11] <= Q[12].DB_MAX_OUTPUT_PORT_TYPE
l16[12] <= Q[13].DB_MAX_OUTPUT_PORT_TYPE
l16[13] <= Q[14].DB_MAX_OUTPUT_PORT_TYPE
l16[14] <= Q[15].DB_MAX_OUTPUT_PORT_TYPE
l16[15] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
cq0 <= Q[0].DB_MAX_OUTPUT_PORT_TYPE


|wrapper_wave_generator|wave_gen:wave_gen_to_wm8731|Amp:amp_wave|boothmul:mul_amp|booth_substep:booth_steps[1].step
a[0] => Add0.IN16
a[0] => Add1.IN32
a[0] => Mux0.IN0
a[0] => Mux0.IN1
a[1] => Add0.IN15
a[1] => Add1.IN31
a[1] => Mux16.IN0
a[1] => Mux16.IN1
a[2] => Add0.IN14
a[2] => Add1.IN30
a[2] => Mux15.IN0
a[2] => Mux15.IN1
a[3] => Add0.IN13
a[3] => Add1.IN29
a[3] => Mux14.IN0
a[3] => Mux14.IN1
a[4] => Add0.IN12
a[4] => Add1.IN28
a[4] => Mux13.IN0
a[4] => Mux13.IN1
a[5] => Add0.IN11
a[5] => Add1.IN27
a[5] => Mux12.IN0
a[5] => Mux12.IN1
a[6] => Add0.IN10
a[6] => Add1.IN26
a[6] => Mux11.IN0
a[6] => Mux11.IN1
a[7] => Add0.IN9
a[7] => Add1.IN25
a[7] => Mux10.IN0
a[7] => Mux10.IN1
a[8] => Add0.IN8
a[8] => Add1.IN24
a[8] => Mux9.IN0
a[8] => Mux9.IN1
a[9] => Add0.IN7
a[9] => Add1.IN23
a[9] => Mux8.IN0
a[9] => Mux8.IN1
a[10] => Add0.IN6
a[10] => Add1.IN22
a[10] => Mux7.IN0
a[10] => Mux7.IN1
a[11] => Add0.IN5
a[11] => Add1.IN21
a[11] => Mux6.IN0
a[11] => Mux6.IN1
a[12] => Add0.IN4
a[12] => Add1.IN20
a[12] => Mux5.IN0
a[12] => Mux5.IN1
a[13] => Add0.IN3
a[13] => Add1.IN19
a[13] => Mux4.IN0
a[13] => Mux4.IN1
a[14] => Add0.IN2
a[14] => Add1.IN18
a[14] => Mux3.IN0
a[14] => Mux3.IN1
a[15] => Add0.IN1
a[15] => Add1.IN17
a[15] => Mux1.IN0
a[15] => Mux1.IN1
a[15] => Mux2.IN0
a[15] => Mux2.IN1
Q[0] => Mux0.IN2
Q[0] => Mux1.IN2
Q[0] => Mux2.IN2
Q[0] => Mux3.IN2
Q[0] => Mux4.IN2
Q[0] => Mux5.IN2
Q[0] => Mux6.IN2
Q[0] => Mux7.IN2
Q[0] => Mux8.IN2
Q[0] => Mux9.IN2
Q[0] => Mux10.IN2
Q[0] => Mux11.IN2
Q[0] => Mux12.IN2
Q[0] => Mux13.IN2
Q[0] => Mux14.IN2
Q[0] => Mux15.IN2
Q[0] => Mux16.IN2
Q[0] => cq0.DATAIN
Q[1] => l16[0].DATAIN
Q[2] => l16[1].DATAIN
Q[3] => l16[2].DATAIN
Q[4] => l16[3].DATAIN
Q[5] => l16[4].DATAIN
Q[6] => l16[5].DATAIN
Q[7] => l16[6].DATAIN
Q[8] => l16[7].DATAIN
Q[9] => l16[8].DATAIN
Q[10] => l16[9].DATAIN
Q[11] => l16[10].DATAIN
Q[12] => l16[11].DATAIN
Q[13] => l16[12].DATAIN
Q[14] => l16[13].DATAIN
Q[15] => l16[14].DATAIN
m[0] => Add0.IN32
m[0] => Add1.IN16
m[1] => Add0.IN31
m[1] => Add1.IN15
m[2] => Add0.IN30
m[2] => Add1.IN14
m[3] => Add0.IN29
m[3] => Add1.IN13
m[4] => Add0.IN28
m[4] => Add1.IN12
m[5] => Add0.IN27
m[5] => Add1.IN11
m[6] => Add0.IN26
m[6] => Add1.IN10
m[7] => Add0.IN25
m[7] => Add1.IN9
m[8] => Add0.IN24
m[8] => Add1.IN8
m[9] => Add0.IN23
m[9] => Add1.IN7
m[10] => Add0.IN22
m[10] => Add1.IN6
m[11] => Add0.IN21
m[11] => Add1.IN5
m[12] => Add0.IN20
m[12] => Add1.IN4
m[13] => Add0.IN19
m[13] => Add1.IN3
m[14] => Add0.IN18
m[14] => Add1.IN2
m[15] => Add0.IN17
m[15] => Add1.IN1
q0 => Mux0.IN3
q0 => Mux1.IN3
q0 => Mux2.IN3
q0 => Mux3.IN3
q0 => Mux4.IN3
q0 => Mux5.IN3
q0 => Mux6.IN3
q0 => Mux7.IN3
q0 => Mux8.IN3
q0 => Mux9.IN3
q0 => Mux10.IN3
q0 => Mux11.IN3
q0 => Mux12.IN3
q0 => Mux13.IN3
q0 => Mux14.IN3
q0 => Mux15.IN3
q0 => Mux16.IN3
f16[0] <= Mux16.DB_MAX_OUTPUT_PORT_TYPE
f16[1] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
f16[2] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
f16[3] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
f16[4] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
f16[5] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
f16[6] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
f16[7] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
f16[8] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
f16[9] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
f16[10] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
f16[11] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
f16[12] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
f16[13] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
f16[14] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
f16[15] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
l16[0] <= Q[1].DB_MAX_OUTPUT_PORT_TYPE
l16[1] <= Q[2].DB_MAX_OUTPUT_PORT_TYPE
l16[2] <= Q[3].DB_MAX_OUTPUT_PORT_TYPE
l16[3] <= Q[4].DB_MAX_OUTPUT_PORT_TYPE
l16[4] <= Q[5].DB_MAX_OUTPUT_PORT_TYPE
l16[5] <= Q[6].DB_MAX_OUTPUT_PORT_TYPE
l16[6] <= Q[7].DB_MAX_OUTPUT_PORT_TYPE
l16[7] <= Q[8].DB_MAX_OUTPUT_PORT_TYPE
l16[8] <= Q[9].DB_MAX_OUTPUT_PORT_TYPE
l16[9] <= Q[10].DB_MAX_OUTPUT_PORT_TYPE
l16[10] <= Q[11].DB_MAX_OUTPUT_PORT_TYPE
l16[11] <= Q[12].DB_MAX_OUTPUT_PORT_TYPE
l16[12] <= Q[13].DB_MAX_OUTPUT_PORT_TYPE
l16[13] <= Q[14].DB_MAX_OUTPUT_PORT_TYPE
l16[14] <= Q[15].DB_MAX_OUTPUT_PORT_TYPE
l16[15] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
cq0 <= Q[0].DB_MAX_OUTPUT_PORT_TYPE


|wrapper_wave_generator|wave_gen:wave_gen_to_wm8731|Amp:amp_wave|boothmul:mul_amp|booth_substep:booth_steps[2].step
a[0] => Add0.IN16
a[0] => Add1.IN32
a[0] => Mux0.IN0
a[0] => Mux0.IN1
a[1] => Add0.IN15
a[1] => Add1.IN31
a[1] => Mux16.IN0
a[1] => Mux16.IN1
a[2] => Add0.IN14
a[2] => Add1.IN30
a[2] => Mux15.IN0
a[2] => Mux15.IN1
a[3] => Add0.IN13
a[3] => Add1.IN29
a[3] => Mux14.IN0
a[3] => Mux14.IN1
a[4] => Add0.IN12
a[4] => Add1.IN28
a[4] => Mux13.IN0
a[4] => Mux13.IN1
a[5] => Add0.IN11
a[5] => Add1.IN27
a[5] => Mux12.IN0
a[5] => Mux12.IN1
a[6] => Add0.IN10
a[6] => Add1.IN26
a[6] => Mux11.IN0
a[6] => Mux11.IN1
a[7] => Add0.IN9
a[7] => Add1.IN25
a[7] => Mux10.IN0
a[7] => Mux10.IN1
a[8] => Add0.IN8
a[8] => Add1.IN24
a[8] => Mux9.IN0
a[8] => Mux9.IN1
a[9] => Add0.IN7
a[9] => Add1.IN23
a[9] => Mux8.IN0
a[9] => Mux8.IN1
a[10] => Add0.IN6
a[10] => Add1.IN22
a[10] => Mux7.IN0
a[10] => Mux7.IN1
a[11] => Add0.IN5
a[11] => Add1.IN21
a[11] => Mux6.IN0
a[11] => Mux6.IN1
a[12] => Add0.IN4
a[12] => Add1.IN20
a[12] => Mux5.IN0
a[12] => Mux5.IN1
a[13] => Add0.IN3
a[13] => Add1.IN19
a[13] => Mux4.IN0
a[13] => Mux4.IN1
a[14] => Add0.IN2
a[14] => Add1.IN18
a[14] => Mux3.IN0
a[14] => Mux3.IN1
a[15] => Add0.IN1
a[15] => Add1.IN17
a[15] => Mux1.IN0
a[15] => Mux1.IN1
a[15] => Mux2.IN0
a[15] => Mux2.IN1
Q[0] => Mux0.IN2
Q[0] => Mux1.IN2
Q[0] => Mux2.IN2
Q[0] => Mux3.IN2
Q[0] => Mux4.IN2
Q[0] => Mux5.IN2
Q[0] => Mux6.IN2
Q[0] => Mux7.IN2
Q[0] => Mux8.IN2
Q[0] => Mux9.IN2
Q[0] => Mux10.IN2
Q[0] => Mux11.IN2
Q[0] => Mux12.IN2
Q[0] => Mux13.IN2
Q[0] => Mux14.IN2
Q[0] => Mux15.IN2
Q[0] => Mux16.IN2
Q[0] => cq0.DATAIN
Q[1] => l16[0].DATAIN
Q[2] => l16[1].DATAIN
Q[3] => l16[2].DATAIN
Q[4] => l16[3].DATAIN
Q[5] => l16[4].DATAIN
Q[6] => l16[5].DATAIN
Q[7] => l16[6].DATAIN
Q[8] => l16[7].DATAIN
Q[9] => l16[8].DATAIN
Q[10] => l16[9].DATAIN
Q[11] => l16[10].DATAIN
Q[12] => l16[11].DATAIN
Q[13] => l16[12].DATAIN
Q[14] => l16[13].DATAIN
Q[15] => l16[14].DATAIN
m[0] => Add0.IN32
m[0] => Add1.IN16
m[1] => Add0.IN31
m[1] => Add1.IN15
m[2] => Add0.IN30
m[2] => Add1.IN14
m[3] => Add0.IN29
m[3] => Add1.IN13
m[4] => Add0.IN28
m[4] => Add1.IN12
m[5] => Add0.IN27
m[5] => Add1.IN11
m[6] => Add0.IN26
m[6] => Add1.IN10
m[7] => Add0.IN25
m[7] => Add1.IN9
m[8] => Add0.IN24
m[8] => Add1.IN8
m[9] => Add0.IN23
m[9] => Add1.IN7
m[10] => Add0.IN22
m[10] => Add1.IN6
m[11] => Add0.IN21
m[11] => Add1.IN5
m[12] => Add0.IN20
m[12] => Add1.IN4
m[13] => Add0.IN19
m[13] => Add1.IN3
m[14] => Add0.IN18
m[14] => Add1.IN2
m[15] => Add0.IN17
m[15] => Add1.IN1
q0 => Mux0.IN3
q0 => Mux1.IN3
q0 => Mux2.IN3
q0 => Mux3.IN3
q0 => Mux4.IN3
q0 => Mux5.IN3
q0 => Mux6.IN3
q0 => Mux7.IN3
q0 => Mux8.IN3
q0 => Mux9.IN3
q0 => Mux10.IN3
q0 => Mux11.IN3
q0 => Mux12.IN3
q0 => Mux13.IN3
q0 => Mux14.IN3
q0 => Mux15.IN3
q0 => Mux16.IN3
f16[0] <= Mux16.DB_MAX_OUTPUT_PORT_TYPE
f16[1] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
f16[2] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
f16[3] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
f16[4] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
f16[5] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
f16[6] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
f16[7] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
f16[8] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
f16[9] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
f16[10] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
f16[11] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
f16[12] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
f16[13] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
f16[14] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
f16[15] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
l16[0] <= Q[1].DB_MAX_OUTPUT_PORT_TYPE
l16[1] <= Q[2].DB_MAX_OUTPUT_PORT_TYPE
l16[2] <= Q[3].DB_MAX_OUTPUT_PORT_TYPE
l16[3] <= Q[4].DB_MAX_OUTPUT_PORT_TYPE
l16[4] <= Q[5].DB_MAX_OUTPUT_PORT_TYPE
l16[5] <= Q[6].DB_MAX_OUTPUT_PORT_TYPE
l16[6] <= Q[7].DB_MAX_OUTPUT_PORT_TYPE
l16[7] <= Q[8].DB_MAX_OUTPUT_PORT_TYPE
l16[8] <= Q[9].DB_MAX_OUTPUT_PORT_TYPE
l16[9] <= Q[10].DB_MAX_OUTPUT_PORT_TYPE
l16[10] <= Q[11].DB_MAX_OUTPUT_PORT_TYPE
l16[11] <= Q[12].DB_MAX_OUTPUT_PORT_TYPE
l16[12] <= Q[13].DB_MAX_OUTPUT_PORT_TYPE
l16[13] <= Q[14].DB_MAX_OUTPUT_PORT_TYPE
l16[14] <= Q[15].DB_MAX_OUTPUT_PORT_TYPE
l16[15] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
cq0 <= Q[0].DB_MAX_OUTPUT_PORT_TYPE


|wrapper_wave_generator|wave_gen:wave_gen_to_wm8731|Amp:amp_wave|boothmul:mul_amp|booth_substep:booth_steps[3].step
a[0] => Add0.IN16
a[0] => Add1.IN32
a[0] => Mux0.IN0
a[0] => Mux0.IN1
a[1] => Add0.IN15
a[1] => Add1.IN31
a[1] => Mux16.IN0
a[1] => Mux16.IN1
a[2] => Add0.IN14
a[2] => Add1.IN30
a[2] => Mux15.IN0
a[2] => Mux15.IN1
a[3] => Add0.IN13
a[3] => Add1.IN29
a[3] => Mux14.IN0
a[3] => Mux14.IN1
a[4] => Add0.IN12
a[4] => Add1.IN28
a[4] => Mux13.IN0
a[4] => Mux13.IN1
a[5] => Add0.IN11
a[5] => Add1.IN27
a[5] => Mux12.IN0
a[5] => Mux12.IN1
a[6] => Add0.IN10
a[6] => Add1.IN26
a[6] => Mux11.IN0
a[6] => Mux11.IN1
a[7] => Add0.IN9
a[7] => Add1.IN25
a[7] => Mux10.IN0
a[7] => Mux10.IN1
a[8] => Add0.IN8
a[8] => Add1.IN24
a[8] => Mux9.IN0
a[8] => Mux9.IN1
a[9] => Add0.IN7
a[9] => Add1.IN23
a[9] => Mux8.IN0
a[9] => Mux8.IN1
a[10] => Add0.IN6
a[10] => Add1.IN22
a[10] => Mux7.IN0
a[10] => Mux7.IN1
a[11] => Add0.IN5
a[11] => Add1.IN21
a[11] => Mux6.IN0
a[11] => Mux6.IN1
a[12] => Add0.IN4
a[12] => Add1.IN20
a[12] => Mux5.IN0
a[12] => Mux5.IN1
a[13] => Add0.IN3
a[13] => Add1.IN19
a[13] => Mux4.IN0
a[13] => Mux4.IN1
a[14] => Add0.IN2
a[14] => Add1.IN18
a[14] => Mux3.IN0
a[14] => Mux3.IN1
a[15] => Add0.IN1
a[15] => Add1.IN17
a[15] => Mux1.IN0
a[15] => Mux1.IN1
a[15] => Mux2.IN0
a[15] => Mux2.IN1
Q[0] => Mux0.IN2
Q[0] => Mux1.IN2
Q[0] => Mux2.IN2
Q[0] => Mux3.IN2
Q[0] => Mux4.IN2
Q[0] => Mux5.IN2
Q[0] => Mux6.IN2
Q[0] => Mux7.IN2
Q[0] => Mux8.IN2
Q[0] => Mux9.IN2
Q[0] => Mux10.IN2
Q[0] => Mux11.IN2
Q[0] => Mux12.IN2
Q[0] => Mux13.IN2
Q[0] => Mux14.IN2
Q[0] => Mux15.IN2
Q[0] => Mux16.IN2
Q[0] => cq0.DATAIN
Q[1] => l16[0].DATAIN
Q[2] => l16[1].DATAIN
Q[3] => l16[2].DATAIN
Q[4] => l16[3].DATAIN
Q[5] => l16[4].DATAIN
Q[6] => l16[5].DATAIN
Q[7] => l16[6].DATAIN
Q[8] => l16[7].DATAIN
Q[9] => l16[8].DATAIN
Q[10] => l16[9].DATAIN
Q[11] => l16[10].DATAIN
Q[12] => l16[11].DATAIN
Q[13] => l16[12].DATAIN
Q[14] => l16[13].DATAIN
Q[15] => l16[14].DATAIN
m[0] => Add0.IN32
m[0] => Add1.IN16
m[1] => Add0.IN31
m[1] => Add1.IN15
m[2] => Add0.IN30
m[2] => Add1.IN14
m[3] => Add0.IN29
m[3] => Add1.IN13
m[4] => Add0.IN28
m[4] => Add1.IN12
m[5] => Add0.IN27
m[5] => Add1.IN11
m[6] => Add0.IN26
m[6] => Add1.IN10
m[7] => Add0.IN25
m[7] => Add1.IN9
m[8] => Add0.IN24
m[8] => Add1.IN8
m[9] => Add0.IN23
m[9] => Add1.IN7
m[10] => Add0.IN22
m[10] => Add1.IN6
m[11] => Add0.IN21
m[11] => Add1.IN5
m[12] => Add0.IN20
m[12] => Add1.IN4
m[13] => Add0.IN19
m[13] => Add1.IN3
m[14] => Add0.IN18
m[14] => Add1.IN2
m[15] => Add0.IN17
m[15] => Add1.IN1
q0 => Mux0.IN3
q0 => Mux1.IN3
q0 => Mux2.IN3
q0 => Mux3.IN3
q0 => Mux4.IN3
q0 => Mux5.IN3
q0 => Mux6.IN3
q0 => Mux7.IN3
q0 => Mux8.IN3
q0 => Mux9.IN3
q0 => Mux10.IN3
q0 => Mux11.IN3
q0 => Mux12.IN3
q0 => Mux13.IN3
q0 => Mux14.IN3
q0 => Mux15.IN3
q0 => Mux16.IN3
f16[0] <= Mux16.DB_MAX_OUTPUT_PORT_TYPE
f16[1] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
f16[2] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
f16[3] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
f16[4] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
f16[5] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
f16[6] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
f16[7] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
f16[8] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
f16[9] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
f16[10] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
f16[11] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
f16[12] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
f16[13] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
f16[14] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
f16[15] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
l16[0] <= Q[1].DB_MAX_OUTPUT_PORT_TYPE
l16[1] <= Q[2].DB_MAX_OUTPUT_PORT_TYPE
l16[2] <= Q[3].DB_MAX_OUTPUT_PORT_TYPE
l16[3] <= Q[4].DB_MAX_OUTPUT_PORT_TYPE
l16[4] <= Q[5].DB_MAX_OUTPUT_PORT_TYPE
l16[5] <= Q[6].DB_MAX_OUTPUT_PORT_TYPE
l16[6] <= Q[7].DB_MAX_OUTPUT_PORT_TYPE
l16[7] <= Q[8].DB_MAX_OUTPUT_PORT_TYPE
l16[8] <= Q[9].DB_MAX_OUTPUT_PORT_TYPE
l16[9] <= Q[10].DB_MAX_OUTPUT_PORT_TYPE
l16[10] <= Q[11].DB_MAX_OUTPUT_PORT_TYPE
l16[11] <= Q[12].DB_MAX_OUTPUT_PORT_TYPE
l16[12] <= Q[13].DB_MAX_OUTPUT_PORT_TYPE
l16[13] <= Q[14].DB_MAX_OUTPUT_PORT_TYPE
l16[14] <= Q[15].DB_MAX_OUTPUT_PORT_TYPE
l16[15] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
cq0 <= Q[0].DB_MAX_OUTPUT_PORT_TYPE


|wrapper_wave_generator|wave_gen:wave_gen_to_wm8731|Amp:amp_wave|boothmul:mul_amp|booth_substep:booth_steps[4].step
a[0] => Add0.IN16
a[0] => Add1.IN32
a[0] => Mux0.IN0
a[0] => Mux0.IN1
a[1] => Add0.IN15
a[1] => Add1.IN31
a[1] => Mux16.IN0
a[1] => Mux16.IN1
a[2] => Add0.IN14
a[2] => Add1.IN30
a[2] => Mux15.IN0
a[2] => Mux15.IN1
a[3] => Add0.IN13
a[3] => Add1.IN29
a[3] => Mux14.IN0
a[3] => Mux14.IN1
a[4] => Add0.IN12
a[4] => Add1.IN28
a[4] => Mux13.IN0
a[4] => Mux13.IN1
a[5] => Add0.IN11
a[5] => Add1.IN27
a[5] => Mux12.IN0
a[5] => Mux12.IN1
a[6] => Add0.IN10
a[6] => Add1.IN26
a[6] => Mux11.IN0
a[6] => Mux11.IN1
a[7] => Add0.IN9
a[7] => Add1.IN25
a[7] => Mux10.IN0
a[7] => Mux10.IN1
a[8] => Add0.IN8
a[8] => Add1.IN24
a[8] => Mux9.IN0
a[8] => Mux9.IN1
a[9] => Add0.IN7
a[9] => Add1.IN23
a[9] => Mux8.IN0
a[9] => Mux8.IN1
a[10] => Add0.IN6
a[10] => Add1.IN22
a[10] => Mux7.IN0
a[10] => Mux7.IN1
a[11] => Add0.IN5
a[11] => Add1.IN21
a[11] => Mux6.IN0
a[11] => Mux6.IN1
a[12] => Add0.IN4
a[12] => Add1.IN20
a[12] => Mux5.IN0
a[12] => Mux5.IN1
a[13] => Add0.IN3
a[13] => Add1.IN19
a[13] => Mux4.IN0
a[13] => Mux4.IN1
a[14] => Add0.IN2
a[14] => Add1.IN18
a[14] => Mux3.IN0
a[14] => Mux3.IN1
a[15] => Add0.IN1
a[15] => Add1.IN17
a[15] => Mux1.IN0
a[15] => Mux1.IN1
a[15] => Mux2.IN0
a[15] => Mux2.IN1
Q[0] => Mux0.IN2
Q[0] => Mux1.IN2
Q[0] => Mux2.IN2
Q[0] => Mux3.IN2
Q[0] => Mux4.IN2
Q[0] => Mux5.IN2
Q[0] => Mux6.IN2
Q[0] => Mux7.IN2
Q[0] => Mux8.IN2
Q[0] => Mux9.IN2
Q[0] => Mux10.IN2
Q[0] => Mux11.IN2
Q[0] => Mux12.IN2
Q[0] => Mux13.IN2
Q[0] => Mux14.IN2
Q[0] => Mux15.IN2
Q[0] => Mux16.IN2
Q[0] => cq0.DATAIN
Q[1] => l16[0].DATAIN
Q[2] => l16[1].DATAIN
Q[3] => l16[2].DATAIN
Q[4] => l16[3].DATAIN
Q[5] => l16[4].DATAIN
Q[6] => l16[5].DATAIN
Q[7] => l16[6].DATAIN
Q[8] => l16[7].DATAIN
Q[9] => l16[8].DATAIN
Q[10] => l16[9].DATAIN
Q[11] => l16[10].DATAIN
Q[12] => l16[11].DATAIN
Q[13] => l16[12].DATAIN
Q[14] => l16[13].DATAIN
Q[15] => l16[14].DATAIN
m[0] => Add0.IN32
m[0] => Add1.IN16
m[1] => Add0.IN31
m[1] => Add1.IN15
m[2] => Add0.IN30
m[2] => Add1.IN14
m[3] => Add0.IN29
m[3] => Add1.IN13
m[4] => Add0.IN28
m[4] => Add1.IN12
m[5] => Add0.IN27
m[5] => Add1.IN11
m[6] => Add0.IN26
m[6] => Add1.IN10
m[7] => Add0.IN25
m[7] => Add1.IN9
m[8] => Add0.IN24
m[8] => Add1.IN8
m[9] => Add0.IN23
m[9] => Add1.IN7
m[10] => Add0.IN22
m[10] => Add1.IN6
m[11] => Add0.IN21
m[11] => Add1.IN5
m[12] => Add0.IN20
m[12] => Add1.IN4
m[13] => Add0.IN19
m[13] => Add1.IN3
m[14] => Add0.IN18
m[14] => Add1.IN2
m[15] => Add0.IN17
m[15] => Add1.IN1
q0 => Mux0.IN3
q0 => Mux1.IN3
q0 => Mux2.IN3
q0 => Mux3.IN3
q0 => Mux4.IN3
q0 => Mux5.IN3
q0 => Mux6.IN3
q0 => Mux7.IN3
q0 => Mux8.IN3
q0 => Mux9.IN3
q0 => Mux10.IN3
q0 => Mux11.IN3
q0 => Mux12.IN3
q0 => Mux13.IN3
q0 => Mux14.IN3
q0 => Mux15.IN3
q0 => Mux16.IN3
f16[0] <= Mux16.DB_MAX_OUTPUT_PORT_TYPE
f16[1] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
f16[2] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
f16[3] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
f16[4] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
f16[5] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
f16[6] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
f16[7] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
f16[8] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
f16[9] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
f16[10] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
f16[11] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
f16[12] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
f16[13] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
f16[14] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
f16[15] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
l16[0] <= Q[1].DB_MAX_OUTPUT_PORT_TYPE
l16[1] <= Q[2].DB_MAX_OUTPUT_PORT_TYPE
l16[2] <= Q[3].DB_MAX_OUTPUT_PORT_TYPE
l16[3] <= Q[4].DB_MAX_OUTPUT_PORT_TYPE
l16[4] <= Q[5].DB_MAX_OUTPUT_PORT_TYPE
l16[5] <= Q[6].DB_MAX_OUTPUT_PORT_TYPE
l16[6] <= Q[7].DB_MAX_OUTPUT_PORT_TYPE
l16[7] <= Q[8].DB_MAX_OUTPUT_PORT_TYPE
l16[8] <= Q[9].DB_MAX_OUTPUT_PORT_TYPE
l16[9] <= Q[10].DB_MAX_OUTPUT_PORT_TYPE
l16[10] <= Q[11].DB_MAX_OUTPUT_PORT_TYPE
l16[11] <= Q[12].DB_MAX_OUTPUT_PORT_TYPE
l16[12] <= Q[13].DB_MAX_OUTPUT_PORT_TYPE
l16[13] <= Q[14].DB_MAX_OUTPUT_PORT_TYPE
l16[14] <= Q[15].DB_MAX_OUTPUT_PORT_TYPE
l16[15] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
cq0 <= Q[0].DB_MAX_OUTPUT_PORT_TYPE


|wrapper_wave_generator|wave_gen:wave_gen_to_wm8731|Amp:amp_wave|boothmul:mul_amp|booth_substep:booth_steps[5].step
a[0] => Add0.IN16
a[0] => Add1.IN32
a[0] => Mux0.IN0
a[0] => Mux0.IN1
a[1] => Add0.IN15
a[1] => Add1.IN31
a[1] => Mux16.IN0
a[1] => Mux16.IN1
a[2] => Add0.IN14
a[2] => Add1.IN30
a[2] => Mux15.IN0
a[2] => Mux15.IN1
a[3] => Add0.IN13
a[3] => Add1.IN29
a[3] => Mux14.IN0
a[3] => Mux14.IN1
a[4] => Add0.IN12
a[4] => Add1.IN28
a[4] => Mux13.IN0
a[4] => Mux13.IN1
a[5] => Add0.IN11
a[5] => Add1.IN27
a[5] => Mux12.IN0
a[5] => Mux12.IN1
a[6] => Add0.IN10
a[6] => Add1.IN26
a[6] => Mux11.IN0
a[6] => Mux11.IN1
a[7] => Add0.IN9
a[7] => Add1.IN25
a[7] => Mux10.IN0
a[7] => Mux10.IN1
a[8] => Add0.IN8
a[8] => Add1.IN24
a[8] => Mux9.IN0
a[8] => Mux9.IN1
a[9] => Add0.IN7
a[9] => Add1.IN23
a[9] => Mux8.IN0
a[9] => Mux8.IN1
a[10] => Add0.IN6
a[10] => Add1.IN22
a[10] => Mux7.IN0
a[10] => Mux7.IN1
a[11] => Add0.IN5
a[11] => Add1.IN21
a[11] => Mux6.IN0
a[11] => Mux6.IN1
a[12] => Add0.IN4
a[12] => Add1.IN20
a[12] => Mux5.IN0
a[12] => Mux5.IN1
a[13] => Add0.IN3
a[13] => Add1.IN19
a[13] => Mux4.IN0
a[13] => Mux4.IN1
a[14] => Add0.IN2
a[14] => Add1.IN18
a[14] => Mux3.IN0
a[14] => Mux3.IN1
a[15] => Add0.IN1
a[15] => Add1.IN17
a[15] => Mux1.IN0
a[15] => Mux1.IN1
a[15] => Mux2.IN0
a[15] => Mux2.IN1
Q[0] => Mux0.IN2
Q[0] => Mux1.IN2
Q[0] => Mux2.IN2
Q[0] => Mux3.IN2
Q[0] => Mux4.IN2
Q[0] => Mux5.IN2
Q[0] => Mux6.IN2
Q[0] => Mux7.IN2
Q[0] => Mux8.IN2
Q[0] => Mux9.IN2
Q[0] => Mux10.IN2
Q[0] => Mux11.IN2
Q[0] => Mux12.IN2
Q[0] => Mux13.IN2
Q[0] => Mux14.IN2
Q[0] => Mux15.IN2
Q[0] => Mux16.IN2
Q[0] => cq0.DATAIN
Q[1] => l16[0].DATAIN
Q[2] => l16[1].DATAIN
Q[3] => l16[2].DATAIN
Q[4] => l16[3].DATAIN
Q[5] => l16[4].DATAIN
Q[6] => l16[5].DATAIN
Q[7] => l16[6].DATAIN
Q[8] => l16[7].DATAIN
Q[9] => l16[8].DATAIN
Q[10] => l16[9].DATAIN
Q[11] => l16[10].DATAIN
Q[12] => l16[11].DATAIN
Q[13] => l16[12].DATAIN
Q[14] => l16[13].DATAIN
Q[15] => l16[14].DATAIN
m[0] => Add0.IN32
m[0] => Add1.IN16
m[1] => Add0.IN31
m[1] => Add1.IN15
m[2] => Add0.IN30
m[2] => Add1.IN14
m[3] => Add0.IN29
m[3] => Add1.IN13
m[4] => Add0.IN28
m[4] => Add1.IN12
m[5] => Add0.IN27
m[5] => Add1.IN11
m[6] => Add0.IN26
m[6] => Add1.IN10
m[7] => Add0.IN25
m[7] => Add1.IN9
m[8] => Add0.IN24
m[8] => Add1.IN8
m[9] => Add0.IN23
m[9] => Add1.IN7
m[10] => Add0.IN22
m[10] => Add1.IN6
m[11] => Add0.IN21
m[11] => Add1.IN5
m[12] => Add0.IN20
m[12] => Add1.IN4
m[13] => Add0.IN19
m[13] => Add1.IN3
m[14] => Add0.IN18
m[14] => Add1.IN2
m[15] => Add0.IN17
m[15] => Add1.IN1
q0 => Mux0.IN3
q0 => Mux1.IN3
q0 => Mux2.IN3
q0 => Mux3.IN3
q0 => Mux4.IN3
q0 => Mux5.IN3
q0 => Mux6.IN3
q0 => Mux7.IN3
q0 => Mux8.IN3
q0 => Mux9.IN3
q0 => Mux10.IN3
q0 => Mux11.IN3
q0 => Mux12.IN3
q0 => Mux13.IN3
q0 => Mux14.IN3
q0 => Mux15.IN3
q0 => Mux16.IN3
f16[0] <= Mux16.DB_MAX_OUTPUT_PORT_TYPE
f16[1] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
f16[2] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
f16[3] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
f16[4] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
f16[5] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
f16[6] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
f16[7] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
f16[8] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
f16[9] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
f16[10] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
f16[11] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
f16[12] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
f16[13] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
f16[14] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
f16[15] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
l16[0] <= Q[1].DB_MAX_OUTPUT_PORT_TYPE
l16[1] <= Q[2].DB_MAX_OUTPUT_PORT_TYPE
l16[2] <= Q[3].DB_MAX_OUTPUT_PORT_TYPE
l16[3] <= Q[4].DB_MAX_OUTPUT_PORT_TYPE
l16[4] <= Q[5].DB_MAX_OUTPUT_PORT_TYPE
l16[5] <= Q[6].DB_MAX_OUTPUT_PORT_TYPE
l16[6] <= Q[7].DB_MAX_OUTPUT_PORT_TYPE
l16[7] <= Q[8].DB_MAX_OUTPUT_PORT_TYPE
l16[8] <= Q[9].DB_MAX_OUTPUT_PORT_TYPE
l16[9] <= Q[10].DB_MAX_OUTPUT_PORT_TYPE
l16[10] <= Q[11].DB_MAX_OUTPUT_PORT_TYPE
l16[11] <= Q[12].DB_MAX_OUTPUT_PORT_TYPE
l16[12] <= Q[13].DB_MAX_OUTPUT_PORT_TYPE
l16[13] <= Q[14].DB_MAX_OUTPUT_PORT_TYPE
l16[14] <= Q[15].DB_MAX_OUTPUT_PORT_TYPE
l16[15] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
cq0 <= Q[0].DB_MAX_OUTPUT_PORT_TYPE


|wrapper_wave_generator|wave_gen:wave_gen_to_wm8731|Amp:amp_wave|boothmul:mul_amp|booth_substep:booth_steps[6].step
a[0] => Add0.IN16
a[0] => Add1.IN32
a[0] => Mux0.IN0
a[0] => Mux0.IN1
a[1] => Add0.IN15
a[1] => Add1.IN31
a[1] => Mux16.IN0
a[1] => Mux16.IN1
a[2] => Add0.IN14
a[2] => Add1.IN30
a[2] => Mux15.IN0
a[2] => Mux15.IN1
a[3] => Add0.IN13
a[3] => Add1.IN29
a[3] => Mux14.IN0
a[3] => Mux14.IN1
a[4] => Add0.IN12
a[4] => Add1.IN28
a[4] => Mux13.IN0
a[4] => Mux13.IN1
a[5] => Add0.IN11
a[5] => Add1.IN27
a[5] => Mux12.IN0
a[5] => Mux12.IN1
a[6] => Add0.IN10
a[6] => Add1.IN26
a[6] => Mux11.IN0
a[6] => Mux11.IN1
a[7] => Add0.IN9
a[7] => Add1.IN25
a[7] => Mux10.IN0
a[7] => Mux10.IN1
a[8] => Add0.IN8
a[8] => Add1.IN24
a[8] => Mux9.IN0
a[8] => Mux9.IN1
a[9] => Add0.IN7
a[9] => Add1.IN23
a[9] => Mux8.IN0
a[9] => Mux8.IN1
a[10] => Add0.IN6
a[10] => Add1.IN22
a[10] => Mux7.IN0
a[10] => Mux7.IN1
a[11] => Add0.IN5
a[11] => Add1.IN21
a[11] => Mux6.IN0
a[11] => Mux6.IN1
a[12] => Add0.IN4
a[12] => Add1.IN20
a[12] => Mux5.IN0
a[12] => Mux5.IN1
a[13] => Add0.IN3
a[13] => Add1.IN19
a[13] => Mux4.IN0
a[13] => Mux4.IN1
a[14] => Add0.IN2
a[14] => Add1.IN18
a[14] => Mux3.IN0
a[14] => Mux3.IN1
a[15] => Add0.IN1
a[15] => Add1.IN17
a[15] => Mux1.IN0
a[15] => Mux1.IN1
a[15] => Mux2.IN0
a[15] => Mux2.IN1
Q[0] => Mux0.IN2
Q[0] => Mux1.IN2
Q[0] => Mux2.IN2
Q[0] => Mux3.IN2
Q[0] => Mux4.IN2
Q[0] => Mux5.IN2
Q[0] => Mux6.IN2
Q[0] => Mux7.IN2
Q[0] => Mux8.IN2
Q[0] => Mux9.IN2
Q[0] => Mux10.IN2
Q[0] => Mux11.IN2
Q[0] => Mux12.IN2
Q[0] => Mux13.IN2
Q[0] => Mux14.IN2
Q[0] => Mux15.IN2
Q[0] => Mux16.IN2
Q[0] => cq0.DATAIN
Q[1] => l16[0].DATAIN
Q[2] => l16[1].DATAIN
Q[3] => l16[2].DATAIN
Q[4] => l16[3].DATAIN
Q[5] => l16[4].DATAIN
Q[6] => l16[5].DATAIN
Q[7] => l16[6].DATAIN
Q[8] => l16[7].DATAIN
Q[9] => l16[8].DATAIN
Q[10] => l16[9].DATAIN
Q[11] => l16[10].DATAIN
Q[12] => l16[11].DATAIN
Q[13] => l16[12].DATAIN
Q[14] => l16[13].DATAIN
Q[15] => l16[14].DATAIN
m[0] => Add0.IN32
m[0] => Add1.IN16
m[1] => Add0.IN31
m[1] => Add1.IN15
m[2] => Add0.IN30
m[2] => Add1.IN14
m[3] => Add0.IN29
m[3] => Add1.IN13
m[4] => Add0.IN28
m[4] => Add1.IN12
m[5] => Add0.IN27
m[5] => Add1.IN11
m[6] => Add0.IN26
m[6] => Add1.IN10
m[7] => Add0.IN25
m[7] => Add1.IN9
m[8] => Add0.IN24
m[8] => Add1.IN8
m[9] => Add0.IN23
m[9] => Add1.IN7
m[10] => Add0.IN22
m[10] => Add1.IN6
m[11] => Add0.IN21
m[11] => Add1.IN5
m[12] => Add0.IN20
m[12] => Add1.IN4
m[13] => Add0.IN19
m[13] => Add1.IN3
m[14] => Add0.IN18
m[14] => Add1.IN2
m[15] => Add0.IN17
m[15] => Add1.IN1
q0 => Mux0.IN3
q0 => Mux1.IN3
q0 => Mux2.IN3
q0 => Mux3.IN3
q0 => Mux4.IN3
q0 => Mux5.IN3
q0 => Mux6.IN3
q0 => Mux7.IN3
q0 => Mux8.IN3
q0 => Mux9.IN3
q0 => Mux10.IN3
q0 => Mux11.IN3
q0 => Mux12.IN3
q0 => Mux13.IN3
q0 => Mux14.IN3
q0 => Mux15.IN3
q0 => Mux16.IN3
f16[0] <= Mux16.DB_MAX_OUTPUT_PORT_TYPE
f16[1] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
f16[2] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
f16[3] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
f16[4] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
f16[5] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
f16[6] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
f16[7] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
f16[8] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
f16[9] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
f16[10] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
f16[11] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
f16[12] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
f16[13] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
f16[14] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
f16[15] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
l16[0] <= Q[1].DB_MAX_OUTPUT_PORT_TYPE
l16[1] <= Q[2].DB_MAX_OUTPUT_PORT_TYPE
l16[2] <= Q[3].DB_MAX_OUTPUT_PORT_TYPE
l16[3] <= Q[4].DB_MAX_OUTPUT_PORT_TYPE
l16[4] <= Q[5].DB_MAX_OUTPUT_PORT_TYPE
l16[5] <= Q[6].DB_MAX_OUTPUT_PORT_TYPE
l16[6] <= Q[7].DB_MAX_OUTPUT_PORT_TYPE
l16[7] <= Q[8].DB_MAX_OUTPUT_PORT_TYPE
l16[8] <= Q[9].DB_MAX_OUTPUT_PORT_TYPE
l16[9] <= Q[10].DB_MAX_OUTPUT_PORT_TYPE
l16[10] <= Q[11].DB_MAX_OUTPUT_PORT_TYPE
l16[11] <= Q[12].DB_MAX_OUTPUT_PORT_TYPE
l16[12] <= Q[13].DB_MAX_OUTPUT_PORT_TYPE
l16[13] <= Q[14].DB_MAX_OUTPUT_PORT_TYPE
l16[14] <= Q[15].DB_MAX_OUTPUT_PORT_TYPE
l16[15] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
cq0 <= Q[0].DB_MAX_OUTPUT_PORT_TYPE


|wrapper_wave_generator|wave_gen:wave_gen_to_wm8731|Amp:amp_wave|boothmul:mul_amp|booth_substep:booth_steps[7].step
a[0] => Add0.IN16
a[0] => Add1.IN32
a[0] => Mux0.IN0
a[0] => Mux0.IN1
a[1] => Add0.IN15
a[1] => Add1.IN31
a[1] => Mux16.IN0
a[1] => Mux16.IN1
a[2] => Add0.IN14
a[2] => Add1.IN30
a[2] => Mux15.IN0
a[2] => Mux15.IN1
a[3] => Add0.IN13
a[3] => Add1.IN29
a[3] => Mux14.IN0
a[3] => Mux14.IN1
a[4] => Add0.IN12
a[4] => Add1.IN28
a[4] => Mux13.IN0
a[4] => Mux13.IN1
a[5] => Add0.IN11
a[5] => Add1.IN27
a[5] => Mux12.IN0
a[5] => Mux12.IN1
a[6] => Add0.IN10
a[6] => Add1.IN26
a[6] => Mux11.IN0
a[6] => Mux11.IN1
a[7] => Add0.IN9
a[7] => Add1.IN25
a[7] => Mux10.IN0
a[7] => Mux10.IN1
a[8] => Add0.IN8
a[8] => Add1.IN24
a[8] => Mux9.IN0
a[8] => Mux9.IN1
a[9] => Add0.IN7
a[9] => Add1.IN23
a[9] => Mux8.IN0
a[9] => Mux8.IN1
a[10] => Add0.IN6
a[10] => Add1.IN22
a[10] => Mux7.IN0
a[10] => Mux7.IN1
a[11] => Add0.IN5
a[11] => Add1.IN21
a[11] => Mux6.IN0
a[11] => Mux6.IN1
a[12] => Add0.IN4
a[12] => Add1.IN20
a[12] => Mux5.IN0
a[12] => Mux5.IN1
a[13] => Add0.IN3
a[13] => Add1.IN19
a[13] => Mux4.IN0
a[13] => Mux4.IN1
a[14] => Add0.IN2
a[14] => Add1.IN18
a[14] => Mux3.IN0
a[14] => Mux3.IN1
a[15] => Add0.IN1
a[15] => Add1.IN17
a[15] => Mux1.IN0
a[15] => Mux1.IN1
a[15] => Mux2.IN0
a[15] => Mux2.IN1
Q[0] => Mux0.IN2
Q[0] => Mux1.IN2
Q[0] => Mux2.IN2
Q[0] => Mux3.IN2
Q[0] => Mux4.IN2
Q[0] => Mux5.IN2
Q[0] => Mux6.IN2
Q[0] => Mux7.IN2
Q[0] => Mux8.IN2
Q[0] => Mux9.IN2
Q[0] => Mux10.IN2
Q[0] => Mux11.IN2
Q[0] => Mux12.IN2
Q[0] => Mux13.IN2
Q[0] => Mux14.IN2
Q[0] => Mux15.IN2
Q[0] => Mux16.IN2
Q[0] => cq0.DATAIN
Q[1] => l16[0].DATAIN
Q[2] => l16[1].DATAIN
Q[3] => l16[2].DATAIN
Q[4] => l16[3].DATAIN
Q[5] => l16[4].DATAIN
Q[6] => l16[5].DATAIN
Q[7] => l16[6].DATAIN
Q[8] => l16[7].DATAIN
Q[9] => l16[8].DATAIN
Q[10] => l16[9].DATAIN
Q[11] => l16[10].DATAIN
Q[12] => l16[11].DATAIN
Q[13] => l16[12].DATAIN
Q[14] => l16[13].DATAIN
Q[15] => l16[14].DATAIN
m[0] => Add0.IN32
m[0] => Add1.IN16
m[1] => Add0.IN31
m[1] => Add1.IN15
m[2] => Add0.IN30
m[2] => Add1.IN14
m[3] => Add0.IN29
m[3] => Add1.IN13
m[4] => Add0.IN28
m[4] => Add1.IN12
m[5] => Add0.IN27
m[5] => Add1.IN11
m[6] => Add0.IN26
m[6] => Add1.IN10
m[7] => Add0.IN25
m[7] => Add1.IN9
m[8] => Add0.IN24
m[8] => Add1.IN8
m[9] => Add0.IN23
m[9] => Add1.IN7
m[10] => Add0.IN22
m[10] => Add1.IN6
m[11] => Add0.IN21
m[11] => Add1.IN5
m[12] => Add0.IN20
m[12] => Add1.IN4
m[13] => Add0.IN19
m[13] => Add1.IN3
m[14] => Add0.IN18
m[14] => Add1.IN2
m[15] => Add0.IN17
m[15] => Add1.IN1
q0 => Mux0.IN3
q0 => Mux1.IN3
q0 => Mux2.IN3
q0 => Mux3.IN3
q0 => Mux4.IN3
q0 => Mux5.IN3
q0 => Mux6.IN3
q0 => Mux7.IN3
q0 => Mux8.IN3
q0 => Mux9.IN3
q0 => Mux10.IN3
q0 => Mux11.IN3
q0 => Mux12.IN3
q0 => Mux13.IN3
q0 => Mux14.IN3
q0 => Mux15.IN3
q0 => Mux16.IN3
f16[0] <= Mux16.DB_MAX_OUTPUT_PORT_TYPE
f16[1] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
f16[2] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
f16[3] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
f16[4] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
f16[5] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
f16[6] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
f16[7] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
f16[8] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
f16[9] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
f16[10] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
f16[11] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
f16[12] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
f16[13] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
f16[14] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
f16[15] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
l16[0] <= Q[1].DB_MAX_OUTPUT_PORT_TYPE
l16[1] <= Q[2].DB_MAX_OUTPUT_PORT_TYPE
l16[2] <= Q[3].DB_MAX_OUTPUT_PORT_TYPE
l16[3] <= Q[4].DB_MAX_OUTPUT_PORT_TYPE
l16[4] <= Q[5].DB_MAX_OUTPUT_PORT_TYPE
l16[5] <= Q[6].DB_MAX_OUTPUT_PORT_TYPE
l16[6] <= Q[7].DB_MAX_OUTPUT_PORT_TYPE
l16[7] <= Q[8].DB_MAX_OUTPUT_PORT_TYPE
l16[8] <= Q[9].DB_MAX_OUTPUT_PORT_TYPE
l16[9] <= Q[10].DB_MAX_OUTPUT_PORT_TYPE
l16[10] <= Q[11].DB_MAX_OUTPUT_PORT_TYPE
l16[11] <= Q[12].DB_MAX_OUTPUT_PORT_TYPE
l16[12] <= Q[13].DB_MAX_OUTPUT_PORT_TYPE
l16[13] <= Q[14].DB_MAX_OUTPUT_PORT_TYPE
l16[14] <= Q[15].DB_MAX_OUTPUT_PORT_TYPE
l16[15] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
cq0 <= Q[0].DB_MAX_OUTPUT_PORT_TYPE


|wrapper_wave_generator|wave_gen:wave_gen_to_wm8731|Amp:amp_wave|boothmul:mul_amp|booth_substep:booth_steps[8].step
a[0] => Add0.IN16
a[0] => Add1.IN32
a[0] => Mux0.IN0
a[0] => Mux0.IN1
a[1] => Add0.IN15
a[1] => Add1.IN31
a[1] => Mux16.IN0
a[1] => Mux16.IN1
a[2] => Add0.IN14
a[2] => Add1.IN30
a[2] => Mux15.IN0
a[2] => Mux15.IN1
a[3] => Add0.IN13
a[3] => Add1.IN29
a[3] => Mux14.IN0
a[3] => Mux14.IN1
a[4] => Add0.IN12
a[4] => Add1.IN28
a[4] => Mux13.IN0
a[4] => Mux13.IN1
a[5] => Add0.IN11
a[5] => Add1.IN27
a[5] => Mux12.IN0
a[5] => Mux12.IN1
a[6] => Add0.IN10
a[6] => Add1.IN26
a[6] => Mux11.IN0
a[6] => Mux11.IN1
a[7] => Add0.IN9
a[7] => Add1.IN25
a[7] => Mux10.IN0
a[7] => Mux10.IN1
a[8] => Add0.IN8
a[8] => Add1.IN24
a[8] => Mux9.IN0
a[8] => Mux9.IN1
a[9] => Add0.IN7
a[9] => Add1.IN23
a[9] => Mux8.IN0
a[9] => Mux8.IN1
a[10] => Add0.IN6
a[10] => Add1.IN22
a[10] => Mux7.IN0
a[10] => Mux7.IN1
a[11] => Add0.IN5
a[11] => Add1.IN21
a[11] => Mux6.IN0
a[11] => Mux6.IN1
a[12] => Add0.IN4
a[12] => Add1.IN20
a[12] => Mux5.IN0
a[12] => Mux5.IN1
a[13] => Add0.IN3
a[13] => Add1.IN19
a[13] => Mux4.IN0
a[13] => Mux4.IN1
a[14] => Add0.IN2
a[14] => Add1.IN18
a[14] => Mux3.IN0
a[14] => Mux3.IN1
a[15] => Add0.IN1
a[15] => Add1.IN17
a[15] => Mux1.IN0
a[15] => Mux1.IN1
a[15] => Mux2.IN0
a[15] => Mux2.IN1
Q[0] => Mux0.IN2
Q[0] => Mux1.IN2
Q[0] => Mux2.IN2
Q[0] => Mux3.IN2
Q[0] => Mux4.IN2
Q[0] => Mux5.IN2
Q[0] => Mux6.IN2
Q[0] => Mux7.IN2
Q[0] => Mux8.IN2
Q[0] => Mux9.IN2
Q[0] => Mux10.IN2
Q[0] => Mux11.IN2
Q[0] => Mux12.IN2
Q[0] => Mux13.IN2
Q[0] => Mux14.IN2
Q[0] => Mux15.IN2
Q[0] => Mux16.IN2
Q[0] => cq0.DATAIN
Q[1] => l16[0].DATAIN
Q[2] => l16[1].DATAIN
Q[3] => l16[2].DATAIN
Q[4] => l16[3].DATAIN
Q[5] => l16[4].DATAIN
Q[6] => l16[5].DATAIN
Q[7] => l16[6].DATAIN
Q[8] => l16[7].DATAIN
Q[9] => l16[8].DATAIN
Q[10] => l16[9].DATAIN
Q[11] => l16[10].DATAIN
Q[12] => l16[11].DATAIN
Q[13] => l16[12].DATAIN
Q[14] => l16[13].DATAIN
Q[15] => l16[14].DATAIN
m[0] => Add0.IN32
m[0] => Add1.IN16
m[1] => Add0.IN31
m[1] => Add1.IN15
m[2] => Add0.IN30
m[2] => Add1.IN14
m[3] => Add0.IN29
m[3] => Add1.IN13
m[4] => Add0.IN28
m[4] => Add1.IN12
m[5] => Add0.IN27
m[5] => Add1.IN11
m[6] => Add0.IN26
m[6] => Add1.IN10
m[7] => Add0.IN25
m[7] => Add1.IN9
m[8] => Add0.IN24
m[8] => Add1.IN8
m[9] => Add0.IN23
m[9] => Add1.IN7
m[10] => Add0.IN22
m[10] => Add1.IN6
m[11] => Add0.IN21
m[11] => Add1.IN5
m[12] => Add0.IN20
m[12] => Add1.IN4
m[13] => Add0.IN19
m[13] => Add1.IN3
m[14] => Add0.IN18
m[14] => Add1.IN2
m[15] => Add0.IN17
m[15] => Add1.IN1
q0 => Mux0.IN3
q0 => Mux1.IN3
q0 => Mux2.IN3
q0 => Mux3.IN3
q0 => Mux4.IN3
q0 => Mux5.IN3
q0 => Mux6.IN3
q0 => Mux7.IN3
q0 => Mux8.IN3
q0 => Mux9.IN3
q0 => Mux10.IN3
q0 => Mux11.IN3
q0 => Mux12.IN3
q0 => Mux13.IN3
q0 => Mux14.IN3
q0 => Mux15.IN3
q0 => Mux16.IN3
f16[0] <= Mux16.DB_MAX_OUTPUT_PORT_TYPE
f16[1] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
f16[2] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
f16[3] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
f16[4] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
f16[5] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
f16[6] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
f16[7] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
f16[8] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
f16[9] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
f16[10] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
f16[11] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
f16[12] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
f16[13] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
f16[14] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
f16[15] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
l16[0] <= Q[1].DB_MAX_OUTPUT_PORT_TYPE
l16[1] <= Q[2].DB_MAX_OUTPUT_PORT_TYPE
l16[2] <= Q[3].DB_MAX_OUTPUT_PORT_TYPE
l16[3] <= Q[4].DB_MAX_OUTPUT_PORT_TYPE
l16[4] <= Q[5].DB_MAX_OUTPUT_PORT_TYPE
l16[5] <= Q[6].DB_MAX_OUTPUT_PORT_TYPE
l16[6] <= Q[7].DB_MAX_OUTPUT_PORT_TYPE
l16[7] <= Q[8].DB_MAX_OUTPUT_PORT_TYPE
l16[8] <= Q[9].DB_MAX_OUTPUT_PORT_TYPE
l16[9] <= Q[10].DB_MAX_OUTPUT_PORT_TYPE
l16[10] <= Q[11].DB_MAX_OUTPUT_PORT_TYPE
l16[11] <= Q[12].DB_MAX_OUTPUT_PORT_TYPE
l16[12] <= Q[13].DB_MAX_OUTPUT_PORT_TYPE
l16[13] <= Q[14].DB_MAX_OUTPUT_PORT_TYPE
l16[14] <= Q[15].DB_MAX_OUTPUT_PORT_TYPE
l16[15] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
cq0 <= Q[0].DB_MAX_OUTPUT_PORT_TYPE


|wrapper_wave_generator|wave_gen:wave_gen_to_wm8731|Amp:amp_wave|boothmul:mul_amp|booth_substep:booth_steps[9].step
a[0] => Add0.IN16
a[0] => Add1.IN32
a[0] => Mux0.IN0
a[0] => Mux0.IN1
a[1] => Add0.IN15
a[1] => Add1.IN31
a[1] => Mux16.IN0
a[1] => Mux16.IN1
a[2] => Add0.IN14
a[2] => Add1.IN30
a[2] => Mux15.IN0
a[2] => Mux15.IN1
a[3] => Add0.IN13
a[3] => Add1.IN29
a[3] => Mux14.IN0
a[3] => Mux14.IN1
a[4] => Add0.IN12
a[4] => Add1.IN28
a[4] => Mux13.IN0
a[4] => Mux13.IN1
a[5] => Add0.IN11
a[5] => Add1.IN27
a[5] => Mux12.IN0
a[5] => Mux12.IN1
a[6] => Add0.IN10
a[6] => Add1.IN26
a[6] => Mux11.IN0
a[6] => Mux11.IN1
a[7] => Add0.IN9
a[7] => Add1.IN25
a[7] => Mux10.IN0
a[7] => Mux10.IN1
a[8] => Add0.IN8
a[8] => Add1.IN24
a[8] => Mux9.IN0
a[8] => Mux9.IN1
a[9] => Add0.IN7
a[9] => Add1.IN23
a[9] => Mux8.IN0
a[9] => Mux8.IN1
a[10] => Add0.IN6
a[10] => Add1.IN22
a[10] => Mux7.IN0
a[10] => Mux7.IN1
a[11] => Add0.IN5
a[11] => Add1.IN21
a[11] => Mux6.IN0
a[11] => Mux6.IN1
a[12] => Add0.IN4
a[12] => Add1.IN20
a[12] => Mux5.IN0
a[12] => Mux5.IN1
a[13] => Add0.IN3
a[13] => Add1.IN19
a[13] => Mux4.IN0
a[13] => Mux4.IN1
a[14] => Add0.IN2
a[14] => Add1.IN18
a[14] => Mux3.IN0
a[14] => Mux3.IN1
a[15] => Add0.IN1
a[15] => Add1.IN17
a[15] => Mux1.IN0
a[15] => Mux1.IN1
a[15] => Mux2.IN0
a[15] => Mux2.IN1
Q[0] => Mux0.IN2
Q[0] => Mux1.IN2
Q[0] => Mux2.IN2
Q[0] => Mux3.IN2
Q[0] => Mux4.IN2
Q[0] => Mux5.IN2
Q[0] => Mux6.IN2
Q[0] => Mux7.IN2
Q[0] => Mux8.IN2
Q[0] => Mux9.IN2
Q[0] => Mux10.IN2
Q[0] => Mux11.IN2
Q[0] => Mux12.IN2
Q[0] => Mux13.IN2
Q[0] => Mux14.IN2
Q[0] => Mux15.IN2
Q[0] => Mux16.IN2
Q[0] => cq0.DATAIN
Q[1] => l16[0].DATAIN
Q[2] => l16[1].DATAIN
Q[3] => l16[2].DATAIN
Q[4] => l16[3].DATAIN
Q[5] => l16[4].DATAIN
Q[6] => l16[5].DATAIN
Q[7] => l16[6].DATAIN
Q[8] => l16[7].DATAIN
Q[9] => l16[8].DATAIN
Q[10] => l16[9].DATAIN
Q[11] => l16[10].DATAIN
Q[12] => l16[11].DATAIN
Q[13] => l16[12].DATAIN
Q[14] => l16[13].DATAIN
Q[15] => l16[14].DATAIN
m[0] => Add0.IN32
m[0] => Add1.IN16
m[1] => Add0.IN31
m[1] => Add1.IN15
m[2] => Add0.IN30
m[2] => Add1.IN14
m[3] => Add0.IN29
m[3] => Add1.IN13
m[4] => Add0.IN28
m[4] => Add1.IN12
m[5] => Add0.IN27
m[5] => Add1.IN11
m[6] => Add0.IN26
m[6] => Add1.IN10
m[7] => Add0.IN25
m[7] => Add1.IN9
m[8] => Add0.IN24
m[8] => Add1.IN8
m[9] => Add0.IN23
m[9] => Add1.IN7
m[10] => Add0.IN22
m[10] => Add1.IN6
m[11] => Add0.IN21
m[11] => Add1.IN5
m[12] => Add0.IN20
m[12] => Add1.IN4
m[13] => Add0.IN19
m[13] => Add1.IN3
m[14] => Add0.IN18
m[14] => Add1.IN2
m[15] => Add0.IN17
m[15] => Add1.IN1
q0 => Mux0.IN3
q0 => Mux1.IN3
q0 => Mux2.IN3
q0 => Mux3.IN3
q0 => Mux4.IN3
q0 => Mux5.IN3
q0 => Mux6.IN3
q0 => Mux7.IN3
q0 => Mux8.IN3
q0 => Mux9.IN3
q0 => Mux10.IN3
q0 => Mux11.IN3
q0 => Mux12.IN3
q0 => Mux13.IN3
q0 => Mux14.IN3
q0 => Mux15.IN3
q0 => Mux16.IN3
f16[0] <= Mux16.DB_MAX_OUTPUT_PORT_TYPE
f16[1] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
f16[2] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
f16[3] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
f16[4] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
f16[5] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
f16[6] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
f16[7] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
f16[8] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
f16[9] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
f16[10] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
f16[11] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
f16[12] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
f16[13] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
f16[14] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
f16[15] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
l16[0] <= Q[1].DB_MAX_OUTPUT_PORT_TYPE
l16[1] <= Q[2].DB_MAX_OUTPUT_PORT_TYPE
l16[2] <= Q[3].DB_MAX_OUTPUT_PORT_TYPE
l16[3] <= Q[4].DB_MAX_OUTPUT_PORT_TYPE
l16[4] <= Q[5].DB_MAX_OUTPUT_PORT_TYPE
l16[5] <= Q[6].DB_MAX_OUTPUT_PORT_TYPE
l16[6] <= Q[7].DB_MAX_OUTPUT_PORT_TYPE
l16[7] <= Q[8].DB_MAX_OUTPUT_PORT_TYPE
l16[8] <= Q[9].DB_MAX_OUTPUT_PORT_TYPE
l16[9] <= Q[10].DB_MAX_OUTPUT_PORT_TYPE
l16[10] <= Q[11].DB_MAX_OUTPUT_PORT_TYPE
l16[11] <= Q[12].DB_MAX_OUTPUT_PORT_TYPE
l16[12] <= Q[13].DB_MAX_OUTPUT_PORT_TYPE
l16[13] <= Q[14].DB_MAX_OUTPUT_PORT_TYPE
l16[14] <= Q[15].DB_MAX_OUTPUT_PORT_TYPE
l16[15] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
cq0 <= Q[0].DB_MAX_OUTPUT_PORT_TYPE


|wrapper_wave_generator|wave_gen:wave_gen_to_wm8731|Amp:amp_wave|boothmul:mul_amp|booth_substep:booth_steps[10].step
a[0] => Add0.IN16
a[0] => Add1.IN32
a[0] => Mux0.IN0
a[0] => Mux0.IN1
a[1] => Add0.IN15
a[1] => Add1.IN31
a[1] => Mux16.IN0
a[1] => Mux16.IN1
a[2] => Add0.IN14
a[2] => Add1.IN30
a[2] => Mux15.IN0
a[2] => Mux15.IN1
a[3] => Add0.IN13
a[3] => Add1.IN29
a[3] => Mux14.IN0
a[3] => Mux14.IN1
a[4] => Add0.IN12
a[4] => Add1.IN28
a[4] => Mux13.IN0
a[4] => Mux13.IN1
a[5] => Add0.IN11
a[5] => Add1.IN27
a[5] => Mux12.IN0
a[5] => Mux12.IN1
a[6] => Add0.IN10
a[6] => Add1.IN26
a[6] => Mux11.IN0
a[6] => Mux11.IN1
a[7] => Add0.IN9
a[7] => Add1.IN25
a[7] => Mux10.IN0
a[7] => Mux10.IN1
a[8] => Add0.IN8
a[8] => Add1.IN24
a[8] => Mux9.IN0
a[8] => Mux9.IN1
a[9] => Add0.IN7
a[9] => Add1.IN23
a[9] => Mux8.IN0
a[9] => Mux8.IN1
a[10] => Add0.IN6
a[10] => Add1.IN22
a[10] => Mux7.IN0
a[10] => Mux7.IN1
a[11] => Add0.IN5
a[11] => Add1.IN21
a[11] => Mux6.IN0
a[11] => Mux6.IN1
a[12] => Add0.IN4
a[12] => Add1.IN20
a[12] => Mux5.IN0
a[12] => Mux5.IN1
a[13] => Add0.IN3
a[13] => Add1.IN19
a[13] => Mux4.IN0
a[13] => Mux4.IN1
a[14] => Add0.IN2
a[14] => Add1.IN18
a[14] => Mux3.IN0
a[14] => Mux3.IN1
a[15] => Add0.IN1
a[15] => Add1.IN17
a[15] => Mux1.IN0
a[15] => Mux1.IN1
a[15] => Mux2.IN0
a[15] => Mux2.IN1
Q[0] => Mux0.IN2
Q[0] => Mux1.IN2
Q[0] => Mux2.IN2
Q[0] => Mux3.IN2
Q[0] => Mux4.IN2
Q[0] => Mux5.IN2
Q[0] => Mux6.IN2
Q[0] => Mux7.IN2
Q[0] => Mux8.IN2
Q[0] => Mux9.IN2
Q[0] => Mux10.IN2
Q[0] => Mux11.IN2
Q[0] => Mux12.IN2
Q[0] => Mux13.IN2
Q[0] => Mux14.IN2
Q[0] => Mux15.IN2
Q[0] => Mux16.IN2
Q[0] => cq0.DATAIN
Q[1] => l16[0].DATAIN
Q[2] => l16[1].DATAIN
Q[3] => l16[2].DATAIN
Q[4] => l16[3].DATAIN
Q[5] => l16[4].DATAIN
Q[6] => l16[5].DATAIN
Q[7] => l16[6].DATAIN
Q[8] => l16[7].DATAIN
Q[9] => l16[8].DATAIN
Q[10] => l16[9].DATAIN
Q[11] => l16[10].DATAIN
Q[12] => l16[11].DATAIN
Q[13] => l16[12].DATAIN
Q[14] => l16[13].DATAIN
Q[15] => l16[14].DATAIN
m[0] => Add0.IN32
m[0] => Add1.IN16
m[1] => Add0.IN31
m[1] => Add1.IN15
m[2] => Add0.IN30
m[2] => Add1.IN14
m[3] => Add0.IN29
m[3] => Add1.IN13
m[4] => Add0.IN28
m[4] => Add1.IN12
m[5] => Add0.IN27
m[5] => Add1.IN11
m[6] => Add0.IN26
m[6] => Add1.IN10
m[7] => Add0.IN25
m[7] => Add1.IN9
m[8] => Add0.IN24
m[8] => Add1.IN8
m[9] => Add0.IN23
m[9] => Add1.IN7
m[10] => Add0.IN22
m[10] => Add1.IN6
m[11] => Add0.IN21
m[11] => Add1.IN5
m[12] => Add0.IN20
m[12] => Add1.IN4
m[13] => Add0.IN19
m[13] => Add1.IN3
m[14] => Add0.IN18
m[14] => Add1.IN2
m[15] => Add0.IN17
m[15] => Add1.IN1
q0 => Mux0.IN3
q0 => Mux1.IN3
q0 => Mux2.IN3
q0 => Mux3.IN3
q0 => Mux4.IN3
q0 => Mux5.IN3
q0 => Mux6.IN3
q0 => Mux7.IN3
q0 => Mux8.IN3
q0 => Mux9.IN3
q0 => Mux10.IN3
q0 => Mux11.IN3
q0 => Mux12.IN3
q0 => Mux13.IN3
q0 => Mux14.IN3
q0 => Mux15.IN3
q0 => Mux16.IN3
f16[0] <= Mux16.DB_MAX_OUTPUT_PORT_TYPE
f16[1] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
f16[2] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
f16[3] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
f16[4] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
f16[5] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
f16[6] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
f16[7] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
f16[8] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
f16[9] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
f16[10] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
f16[11] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
f16[12] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
f16[13] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
f16[14] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
f16[15] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
l16[0] <= Q[1].DB_MAX_OUTPUT_PORT_TYPE
l16[1] <= Q[2].DB_MAX_OUTPUT_PORT_TYPE
l16[2] <= Q[3].DB_MAX_OUTPUT_PORT_TYPE
l16[3] <= Q[4].DB_MAX_OUTPUT_PORT_TYPE
l16[4] <= Q[5].DB_MAX_OUTPUT_PORT_TYPE
l16[5] <= Q[6].DB_MAX_OUTPUT_PORT_TYPE
l16[6] <= Q[7].DB_MAX_OUTPUT_PORT_TYPE
l16[7] <= Q[8].DB_MAX_OUTPUT_PORT_TYPE
l16[8] <= Q[9].DB_MAX_OUTPUT_PORT_TYPE
l16[9] <= Q[10].DB_MAX_OUTPUT_PORT_TYPE
l16[10] <= Q[11].DB_MAX_OUTPUT_PORT_TYPE
l16[11] <= Q[12].DB_MAX_OUTPUT_PORT_TYPE
l16[12] <= Q[13].DB_MAX_OUTPUT_PORT_TYPE
l16[13] <= Q[14].DB_MAX_OUTPUT_PORT_TYPE
l16[14] <= Q[15].DB_MAX_OUTPUT_PORT_TYPE
l16[15] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
cq0 <= Q[0].DB_MAX_OUTPUT_PORT_TYPE


|wrapper_wave_generator|wave_gen:wave_gen_to_wm8731|Amp:amp_wave|boothmul:mul_amp|booth_substep:booth_steps[11].step
a[0] => Add0.IN16
a[0] => Add1.IN32
a[0] => Mux0.IN0
a[0] => Mux0.IN1
a[1] => Add0.IN15
a[1] => Add1.IN31
a[1] => Mux16.IN0
a[1] => Mux16.IN1
a[2] => Add0.IN14
a[2] => Add1.IN30
a[2] => Mux15.IN0
a[2] => Mux15.IN1
a[3] => Add0.IN13
a[3] => Add1.IN29
a[3] => Mux14.IN0
a[3] => Mux14.IN1
a[4] => Add0.IN12
a[4] => Add1.IN28
a[4] => Mux13.IN0
a[4] => Mux13.IN1
a[5] => Add0.IN11
a[5] => Add1.IN27
a[5] => Mux12.IN0
a[5] => Mux12.IN1
a[6] => Add0.IN10
a[6] => Add1.IN26
a[6] => Mux11.IN0
a[6] => Mux11.IN1
a[7] => Add0.IN9
a[7] => Add1.IN25
a[7] => Mux10.IN0
a[7] => Mux10.IN1
a[8] => Add0.IN8
a[8] => Add1.IN24
a[8] => Mux9.IN0
a[8] => Mux9.IN1
a[9] => Add0.IN7
a[9] => Add1.IN23
a[9] => Mux8.IN0
a[9] => Mux8.IN1
a[10] => Add0.IN6
a[10] => Add1.IN22
a[10] => Mux7.IN0
a[10] => Mux7.IN1
a[11] => Add0.IN5
a[11] => Add1.IN21
a[11] => Mux6.IN0
a[11] => Mux6.IN1
a[12] => Add0.IN4
a[12] => Add1.IN20
a[12] => Mux5.IN0
a[12] => Mux5.IN1
a[13] => Add0.IN3
a[13] => Add1.IN19
a[13] => Mux4.IN0
a[13] => Mux4.IN1
a[14] => Add0.IN2
a[14] => Add1.IN18
a[14] => Mux3.IN0
a[14] => Mux3.IN1
a[15] => Add0.IN1
a[15] => Add1.IN17
a[15] => Mux1.IN0
a[15] => Mux1.IN1
a[15] => Mux2.IN0
a[15] => Mux2.IN1
Q[0] => Mux0.IN2
Q[0] => Mux1.IN2
Q[0] => Mux2.IN2
Q[0] => Mux3.IN2
Q[0] => Mux4.IN2
Q[0] => Mux5.IN2
Q[0] => Mux6.IN2
Q[0] => Mux7.IN2
Q[0] => Mux8.IN2
Q[0] => Mux9.IN2
Q[0] => Mux10.IN2
Q[0] => Mux11.IN2
Q[0] => Mux12.IN2
Q[0] => Mux13.IN2
Q[0] => Mux14.IN2
Q[0] => Mux15.IN2
Q[0] => Mux16.IN2
Q[0] => cq0.DATAIN
Q[1] => l16[0].DATAIN
Q[2] => l16[1].DATAIN
Q[3] => l16[2].DATAIN
Q[4] => l16[3].DATAIN
Q[5] => l16[4].DATAIN
Q[6] => l16[5].DATAIN
Q[7] => l16[6].DATAIN
Q[8] => l16[7].DATAIN
Q[9] => l16[8].DATAIN
Q[10] => l16[9].DATAIN
Q[11] => l16[10].DATAIN
Q[12] => l16[11].DATAIN
Q[13] => l16[12].DATAIN
Q[14] => l16[13].DATAIN
Q[15] => l16[14].DATAIN
m[0] => Add0.IN32
m[0] => Add1.IN16
m[1] => Add0.IN31
m[1] => Add1.IN15
m[2] => Add0.IN30
m[2] => Add1.IN14
m[3] => Add0.IN29
m[3] => Add1.IN13
m[4] => Add0.IN28
m[4] => Add1.IN12
m[5] => Add0.IN27
m[5] => Add1.IN11
m[6] => Add0.IN26
m[6] => Add1.IN10
m[7] => Add0.IN25
m[7] => Add1.IN9
m[8] => Add0.IN24
m[8] => Add1.IN8
m[9] => Add0.IN23
m[9] => Add1.IN7
m[10] => Add0.IN22
m[10] => Add1.IN6
m[11] => Add0.IN21
m[11] => Add1.IN5
m[12] => Add0.IN20
m[12] => Add1.IN4
m[13] => Add0.IN19
m[13] => Add1.IN3
m[14] => Add0.IN18
m[14] => Add1.IN2
m[15] => Add0.IN17
m[15] => Add1.IN1
q0 => Mux0.IN3
q0 => Mux1.IN3
q0 => Mux2.IN3
q0 => Mux3.IN3
q0 => Mux4.IN3
q0 => Mux5.IN3
q0 => Mux6.IN3
q0 => Mux7.IN3
q0 => Mux8.IN3
q0 => Mux9.IN3
q0 => Mux10.IN3
q0 => Mux11.IN3
q0 => Mux12.IN3
q0 => Mux13.IN3
q0 => Mux14.IN3
q0 => Mux15.IN3
q0 => Mux16.IN3
f16[0] <= Mux16.DB_MAX_OUTPUT_PORT_TYPE
f16[1] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
f16[2] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
f16[3] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
f16[4] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
f16[5] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
f16[6] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
f16[7] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
f16[8] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
f16[9] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
f16[10] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
f16[11] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
f16[12] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
f16[13] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
f16[14] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
f16[15] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
l16[0] <= Q[1].DB_MAX_OUTPUT_PORT_TYPE
l16[1] <= Q[2].DB_MAX_OUTPUT_PORT_TYPE
l16[2] <= Q[3].DB_MAX_OUTPUT_PORT_TYPE
l16[3] <= Q[4].DB_MAX_OUTPUT_PORT_TYPE
l16[4] <= Q[5].DB_MAX_OUTPUT_PORT_TYPE
l16[5] <= Q[6].DB_MAX_OUTPUT_PORT_TYPE
l16[6] <= Q[7].DB_MAX_OUTPUT_PORT_TYPE
l16[7] <= Q[8].DB_MAX_OUTPUT_PORT_TYPE
l16[8] <= Q[9].DB_MAX_OUTPUT_PORT_TYPE
l16[9] <= Q[10].DB_MAX_OUTPUT_PORT_TYPE
l16[10] <= Q[11].DB_MAX_OUTPUT_PORT_TYPE
l16[11] <= Q[12].DB_MAX_OUTPUT_PORT_TYPE
l16[12] <= Q[13].DB_MAX_OUTPUT_PORT_TYPE
l16[13] <= Q[14].DB_MAX_OUTPUT_PORT_TYPE
l16[14] <= Q[15].DB_MAX_OUTPUT_PORT_TYPE
l16[15] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
cq0 <= Q[0].DB_MAX_OUTPUT_PORT_TYPE


|wrapper_wave_generator|wave_gen:wave_gen_to_wm8731|Amp:amp_wave|boothmul:mul_amp|booth_substep:booth_steps[12].step
a[0] => Add0.IN16
a[0] => Add1.IN32
a[0] => Mux0.IN0
a[0] => Mux0.IN1
a[1] => Add0.IN15
a[1] => Add1.IN31
a[1] => Mux16.IN0
a[1] => Mux16.IN1
a[2] => Add0.IN14
a[2] => Add1.IN30
a[2] => Mux15.IN0
a[2] => Mux15.IN1
a[3] => Add0.IN13
a[3] => Add1.IN29
a[3] => Mux14.IN0
a[3] => Mux14.IN1
a[4] => Add0.IN12
a[4] => Add1.IN28
a[4] => Mux13.IN0
a[4] => Mux13.IN1
a[5] => Add0.IN11
a[5] => Add1.IN27
a[5] => Mux12.IN0
a[5] => Mux12.IN1
a[6] => Add0.IN10
a[6] => Add1.IN26
a[6] => Mux11.IN0
a[6] => Mux11.IN1
a[7] => Add0.IN9
a[7] => Add1.IN25
a[7] => Mux10.IN0
a[7] => Mux10.IN1
a[8] => Add0.IN8
a[8] => Add1.IN24
a[8] => Mux9.IN0
a[8] => Mux9.IN1
a[9] => Add0.IN7
a[9] => Add1.IN23
a[9] => Mux8.IN0
a[9] => Mux8.IN1
a[10] => Add0.IN6
a[10] => Add1.IN22
a[10] => Mux7.IN0
a[10] => Mux7.IN1
a[11] => Add0.IN5
a[11] => Add1.IN21
a[11] => Mux6.IN0
a[11] => Mux6.IN1
a[12] => Add0.IN4
a[12] => Add1.IN20
a[12] => Mux5.IN0
a[12] => Mux5.IN1
a[13] => Add0.IN3
a[13] => Add1.IN19
a[13] => Mux4.IN0
a[13] => Mux4.IN1
a[14] => Add0.IN2
a[14] => Add1.IN18
a[14] => Mux3.IN0
a[14] => Mux3.IN1
a[15] => Add0.IN1
a[15] => Add1.IN17
a[15] => Mux1.IN0
a[15] => Mux1.IN1
a[15] => Mux2.IN0
a[15] => Mux2.IN1
Q[0] => Mux0.IN2
Q[0] => Mux1.IN2
Q[0] => Mux2.IN2
Q[0] => Mux3.IN2
Q[0] => Mux4.IN2
Q[0] => Mux5.IN2
Q[0] => Mux6.IN2
Q[0] => Mux7.IN2
Q[0] => Mux8.IN2
Q[0] => Mux9.IN2
Q[0] => Mux10.IN2
Q[0] => Mux11.IN2
Q[0] => Mux12.IN2
Q[0] => Mux13.IN2
Q[0] => Mux14.IN2
Q[0] => Mux15.IN2
Q[0] => Mux16.IN2
Q[0] => cq0.DATAIN
Q[1] => l16[0].DATAIN
Q[2] => l16[1].DATAIN
Q[3] => l16[2].DATAIN
Q[4] => l16[3].DATAIN
Q[5] => l16[4].DATAIN
Q[6] => l16[5].DATAIN
Q[7] => l16[6].DATAIN
Q[8] => l16[7].DATAIN
Q[9] => l16[8].DATAIN
Q[10] => l16[9].DATAIN
Q[11] => l16[10].DATAIN
Q[12] => l16[11].DATAIN
Q[13] => l16[12].DATAIN
Q[14] => l16[13].DATAIN
Q[15] => l16[14].DATAIN
m[0] => Add0.IN32
m[0] => Add1.IN16
m[1] => Add0.IN31
m[1] => Add1.IN15
m[2] => Add0.IN30
m[2] => Add1.IN14
m[3] => Add0.IN29
m[3] => Add1.IN13
m[4] => Add0.IN28
m[4] => Add1.IN12
m[5] => Add0.IN27
m[5] => Add1.IN11
m[6] => Add0.IN26
m[6] => Add1.IN10
m[7] => Add0.IN25
m[7] => Add1.IN9
m[8] => Add0.IN24
m[8] => Add1.IN8
m[9] => Add0.IN23
m[9] => Add1.IN7
m[10] => Add0.IN22
m[10] => Add1.IN6
m[11] => Add0.IN21
m[11] => Add1.IN5
m[12] => Add0.IN20
m[12] => Add1.IN4
m[13] => Add0.IN19
m[13] => Add1.IN3
m[14] => Add0.IN18
m[14] => Add1.IN2
m[15] => Add0.IN17
m[15] => Add1.IN1
q0 => Mux0.IN3
q0 => Mux1.IN3
q0 => Mux2.IN3
q0 => Mux3.IN3
q0 => Mux4.IN3
q0 => Mux5.IN3
q0 => Mux6.IN3
q0 => Mux7.IN3
q0 => Mux8.IN3
q0 => Mux9.IN3
q0 => Mux10.IN3
q0 => Mux11.IN3
q0 => Mux12.IN3
q0 => Mux13.IN3
q0 => Mux14.IN3
q0 => Mux15.IN3
q0 => Mux16.IN3
f16[0] <= Mux16.DB_MAX_OUTPUT_PORT_TYPE
f16[1] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
f16[2] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
f16[3] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
f16[4] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
f16[5] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
f16[6] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
f16[7] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
f16[8] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
f16[9] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
f16[10] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
f16[11] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
f16[12] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
f16[13] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
f16[14] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
f16[15] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
l16[0] <= Q[1].DB_MAX_OUTPUT_PORT_TYPE
l16[1] <= Q[2].DB_MAX_OUTPUT_PORT_TYPE
l16[2] <= Q[3].DB_MAX_OUTPUT_PORT_TYPE
l16[3] <= Q[4].DB_MAX_OUTPUT_PORT_TYPE
l16[4] <= Q[5].DB_MAX_OUTPUT_PORT_TYPE
l16[5] <= Q[6].DB_MAX_OUTPUT_PORT_TYPE
l16[6] <= Q[7].DB_MAX_OUTPUT_PORT_TYPE
l16[7] <= Q[8].DB_MAX_OUTPUT_PORT_TYPE
l16[8] <= Q[9].DB_MAX_OUTPUT_PORT_TYPE
l16[9] <= Q[10].DB_MAX_OUTPUT_PORT_TYPE
l16[10] <= Q[11].DB_MAX_OUTPUT_PORT_TYPE
l16[11] <= Q[12].DB_MAX_OUTPUT_PORT_TYPE
l16[12] <= Q[13].DB_MAX_OUTPUT_PORT_TYPE
l16[13] <= Q[14].DB_MAX_OUTPUT_PORT_TYPE
l16[14] <= Q[15].DB_MAX_OUTPUT_PORT_TYPE
l16[15] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
cq0 <= Q[0].DB_MAX_OUTPUT_PORT_TYPE


|wrapper_wave_generator|wave_gen:wave_gen_to_wm8731|Amp:amp_wave|boothmul:mul_amp|booth_substep:booth_steps[13].step
a[0] => Add0.IN16
a[0] => Add1.IN32
a[0] => Mux0.IN0
a[0] => Mux0.IN1
a[1] => Add0.IN15
a[1] => Add1.IN31
a[1] => Mux16.IN0
a[1] => Mux16.IN1
a[2] => Add0.IN14
a[2] => Add1.IN30
a[2] => Mux15.IN0
a[2] => Mux15.IN1
a[3] => Add0.IN13
a[3] => Add1.IN29
a[3] => Mux14.IN0
a[3] => Mux14.IN1
a[4] => Add0.IN12
a[4] => Add1.IN28
a[4] => Mux13.IN0
a[4] => Mux13.IN1
a[5] => Add0.IN11
a[5] => Add1.IN27
a[5] => Mux12.IN0
a[5] => Mux12.IN1
a[6] => Add0.IN10
a[6] => Add1.IN26
a[6] => Mux11.IN0
a[6] => Mux11.IN1
a[7] => Add0.IN9
a[7] => Add1.IN25
a[7] => Mux10.IN0
a[7] => Mux10.IN1
a[8] => Add0.IN8
a[8] => Add1.IN24
a[8] => Mux9.IN0
a[8] => Mux9.IN1
a[9] => Add0.IN7
a[9] => Add1.IN23
a[9] => Mux8.IN0
a[9] => Mux8.IN1
a[10] => Add0.IN6
a[10] => Add1.IN22
a[10] => Mux7.IN0
a[10] => Mux7.IN1
a[11] => Add0.IN5
a[11] => Add1.IN21
a[11] => Mux6.IN0
a[11] => Mux6.IN1
a[12] => Add0.IN4
a[12] => Add1.IN20
a[12] => Mux5.IN0
a[12] => Mux5.IN1
a[13] => Add0.IN3
a[13] => Add1.IN19
a[13] => Mux4.IN0
a[13] => Mux4.IN1
a[14] => Add0.IN2
a[14] => Add1.IN18
a[14] => Mux3.IN0
a[14] => Mux3.IN1
a[15] => Add0.IN1
a[15] => Add1.IN17
a[15] => Mux1.IN0
a[15] => Mux1.IN1
a[15] => Mux2.IN0
a[15] => Mux2.IN1
Q[0] => Mux0.IN2
Q[0] => Mux1.IN2
Q[0] => Mux2.IN2
Q[0] => Mux3.IN2
Q[0] => Mux4.IN2
Q[0] => Mux5.IN2
Q[0] => Mux6.IN2
Q[0] => Mux7.IN2
Q[0] => Mux8.IN2
Q[0] => Mux9.IN2
Q[0] => Mux10.IN2
Q[0] => Mux11.IN2
Q[0] => Mux12.IN2
Q[0] => Mux13.IN2
Q[0] => Mux14.IN2
Q[0] => Mux15.IN2
Q[0] => Mux16.IN2
Q[0] => cq0.DATAIN
Q[1] => l16[0].DATAIN
Q[2] => l16[1].DATAIN
Q[3] => l16[2].DATAIN
Q[4] => l16[3].DATAIN
Q[5] => l16[4].DATAIN
Q[6] => l16[5].DATAIN
Q[7] => l16[6].DATAIN
Q[8] => l16[7].DATAIN
Q[9] => l16[8].DATAIN
Q[10] => l16[9].DATAIN
Q[11] => l16[10].DATAIN
Q[12] => l16[11].DATAIN
Q[13] => l16[12].DATAIN
Q[14] => l16[13].DATAIN
Q[15] => l16[14].DATAIN
m[0] => Add0.IN32
m[0] => Add1.IN16
m[1] => Add0.IN31
m[1] => Add1.IN15
m[2] => Add0.IN30
m[2] => Add1.IN14
m[3] => Add0.IN29
m[3] => Add1.IN13
m[4] => Add0.IN28
m[4] => Add1.IN12
m[5] => Add0.IN27
m[5] => Add1.IN11
m[6] => Add0.IN26
m[6] => Add1.IN10
m[7] => Add0.IN25
m[7] => Add1.IN9
m[8] => Add0.IN24
m[8] => Add1.IN8
m[9] => Add0.IN23
m[9] => Add1.IN7
m[10] => Add0.IN22
m[10] => Add1.IN6
m[11] => Add0.IN21
m[11] => Add1.IN5
m[12] => Add0.IN20
m[12] => Add1.IN4
m[13] => Add0.IN19
m[13] => Add1.IN3
m[14] => Add0.IN18
m[14] => Add1.IN2
m[15] => Add0.IN17
m[15] => Add1.IN1
q0 => Mux0.IN3
q0 => Mux1.IN3
q0 => Mux2.IN3
q0 => Mux3.IN3
q0 => Mux4.IN3
q0 => Mux5.IN3
q0 => Mux6.IN3
q0 => Mux7.IN3
q0 => Mux8.IN3
q0 => Mux9.IN3
q0 => Mux10.IN3
q0 => Mux11.IN3
q0 => Mux12.IN3
q0 => Mux13.IN3
q0 => Mux14.IN3
q0 => Mux15.IN3
q0 => Mux16.IN3
f16[0] <= Mux16.DB_MAX_OUTPUT_PORT_TYPE
f16[1] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
f16[2] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
f16[3] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
f16[4] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
f16[5] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
f16[6] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
f16[7] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
f16[8] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
f16[9] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
f16[10] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
f16[11] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
f16[12] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
f16[13] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
f16[14] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
f16[15] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
l16[0] <= Q[1].DB_MAX_OUTPUT_PORT_TYPE
l16[1] <= Q[2].DB_MAX_OUTPUT_PORT_TYPE
l16[2] <= Q[3].DB_MAX_OUTPUT_PORT_TYPE
l16[3] <= Q[4].DB_MAX_OUTPUT_PORT_TYPE
l16[4] <= Q[5].DB_MAX_OUTPUT_PORT_TYPE
l16[5] <= Q[6].DB_MAX_OUTPUT_PORT_TYPE
l16[6] <= Q[7].DB_MAX_OUTPUT_PORT_TYPE
l16[7] <= Q[8].DB_MAX_OUTPUT_PORT_TYPE
l16[8] <= Q[9].DB_MAX_OUTPUT_PORT_TYPE
l16[9] <= Q[10].DB_MAX_OUTPUT_PORT_TYPE
l16[10] <= Q[11].DB_MAX_OUTPUT_PORT_TYPE
l16[11] <= Q[12].DB_MAX_OUTPUT_PORT_TYPE
l16[12] <= Q[13].DB_MAX_OUTPUT_PORT_TYPE
l16[13] <= Q[14].DB_MAX_OUTPUT_PORT_TYPE
l16[14] <= Q[15].DB_MAX_OUTPUT_PORT_TYPE
l16[15] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
cq0 <= Q[0].DB_MAX_OUTPUT_PORT_TYPE


|wrapper_wave_generator|wave_gen:wave_gen_to_wm8731|Amp:amp_wave|boothmul:mul_amp|booth_substep:booth_steps[14].step
a[0] => Add0.IN16
a[0] => Add1.IN32
a[0] => Mux0.IN0
a[0] => Mux0.IN1
a[1] => Add0.IN15
a[1] => Add1.IN31
a[1] => Mux16.IN0
a[1] => Mux16.IN1
a[2] => Add0.IN14
a[2] => Add1.IN30
a[2] => Mux15.IN0
a[2] => Mux15.IN1
a[3] => Add0.IN13
a[3] => Add1.IN29
a[3] => Mux14.IN0
a[3] => Mux14.IN1
a[4] => Add0.IN12
a[4] => Add1.IN28
a[4] => Mux13.IN0
a[4] => Mux13.IN1
a[5] => Add0.IN11
a[5] => Add1.IN27
a[5] => Mux12.IN0
a[5] => Mux12.IN1
a[6] => Add0.IN10
a[6] => Add1.IN26
a[6] => Mux11.IN0
a[6] => Mux11.IN1
a[7] => Add0.IN9
a[7] => Add1.IN25
a[7] => Mux10.IN0
a[7] => Mux10.IN1
a[8] => Add0.IN8
a[8] => Add1.IN24
a[8] => Mux9.IN0
a[8] => Mux9.IN1
a[9] => Add0.IN7
a[9] => Add1.IN23
a[9] => Mux8.IN0
a[9] => Mux8.IN1
a[10] => Add0.IN6
a[10] => Add1.IN22
a[10] => Mux7.IN0
a[10] => Mux7.IN1
a[11] => Add0.IN5
a[11] => Add1.IN21
a[11] => Mux6.IN0
a[11] => Mux6.IN1
a[12] => Add0.IN4
a[12] => Add1.IN20
a[12] => Mux5.IN0
a[12] => Mux5.IN1
a[13] => Add0.IN3
a[13] => Add1.IN19
a[13] => Mux4.IN0
a[13] => Mux4.IN1
a[14] => Add0.IN2
a[14] => Add1.IN18
a[14] => Mux3.IN0
a[14] => Mux3.IN1
a[15] => Add0.IN1
a[15] => Add1.IN17
a[15] => Mux1.IN0
a[15] => Mux1.IN1
a[15] => Mux2.IN0
a[15] => Mux2.IN1
Q[0] => Mux0.IN2
Q[0] => Mux1.IN2
Q[0] => Mux2.IN2
Q[0] => Mux3.IN2
Q[0] => Mux4.IN2
Q[0] => Mux5.IN2
Q[0] => Mux6.IN2
Q[0] => Mux7.IN2
Q[0] => Mux8.IN2
Q[0] => Mux9.IN2
Q[0] => Mux10.IN2
Q[0] => Mux11.IN2
Q[0] => Mux12.IN2
Q[0] => Mux13.IN2
Q[0] => Mux14.IN2
Q[0] => Mux15.IN2
Q[0] => Mux16.IN2
Q[0] => cq0.DATAIN
Q[1] => l16[0].DATAIN
Q[2] => l16[1].DATAIN
Q[3] => l16[2].DATAIN
Q[4] => l16[3].DATAIN
Q[5] => l16[4].DATAIN
Q[6] => l16[5].DATAIN
Q[7] => l16[6].DATAIN
Q[8] => l16[7].DATAIN
Q[9] => l16[8].DATAIN
Q[10] => l16[9].DATAIN
Q[11] => l16[10].DATAIN
Q[12] => l16[11].DATAIN
Q[13] => l16[12].DATAIN
Q[14] => l16[13].DATAIN
Q[15] => l16[14].DATAIN
m[0] => Add0.IN32
m[0] => Add1.IN16
m[1] => Add0.IN31
m[1] => Add1.IN15
m[2] => Add0.IN30
m[2] => Add1.IN14
m[3] => Add0.IN29
m[3] => Add1.IN13
m[4] => Add0.IN28
m[4] => Add1.IN12
m[5] => Add0.IN27
m[5] => Add1.IN11
m[6] => Add0.IN26
m[6] => Add1.IN10
m[7] => Add0.IN25
m[7] => Add1.IN9
m[8] => Add0.IN24
m[8] => Add1.IN8
m[9] => Add0.IN23
m[9] => Add1.IN7
m[10] => Add0.IN22
m[10] => Add1.IN6
m[11] => Add0.IN21
m[11] => Add1.IN5
m[12] => Add0.IN20
m[12] => Add1.IN4
m[13] => Add0.IN19
m[13] => Add1.IN3
m[14] => Add0.IN18
m[14] => Add1.IN2
m[15] => Add0.IN17
m[15] => Add1.IN1
q0 => Mux0.IN3
q0 => Mux1.IN3
q0 => Mux2.IN3
q0 => Mux3.IN3
q0 => Mux4.IN3
q0 => Mux5.IN3
q0 => Mux6.IN3
q0 => Mux7.IN3
q0 => Mux8.IN3
q0 => Mux9.IN3
q0 => Mux10.IN3
q0 => Mux11.IN3
q0 => Mux12.IN3
q0 => Mux13.IN3
q0 => Mux14.IN3
q0 => Mux15.IN3
q0 => Mux16.IN3
f16[0] <= Mux16.DB_MAX_OUTPUT_PORT_TYPE
f16[1] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
f16[2] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
f16[3] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
f16[4] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
f16[5] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
f16[6] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
f16[7] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
f16[8] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
f16[9] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
f16[10] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
f16[11] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
f16[12] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
f16[13] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
f16[14] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
f16[15] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
l16[0] <= Q[1].DB_MAX_OUTPUT_PORT_TYPE
l16[1] <= Q[2].DB_MAX_OUTPUT_PORT_TYPE
l16[2] <= Q[3].DB_MAX_OUTPUT_PORT_TYPE
l16[3] <= Q[4].DB_MAX_OUTPUT_PORT_TYPE
l16[4] <= Q[5].DB_MAX_OUTPUT_PORT_TYPE
l16[5] <= Q[6].DB_MAX_OUTPUT_PORT_TYPE
l16[6] <= Q[7].DB_MAX_OUTPUT_PORT_TYPE
l16[7] <= Q[8].DB_MAX_OUTPUT_PORT_TYPE
l16[8] <= Q[9].DB_MAX_OUTPUT_PORT_TYPE
l16[9] <= Q[10].DB_MAX_OUTPUT_PORT_TYPE
l16[10] <= Q[11].DB_MAX_OUTPUT_PORT_TYPE
l16[11] <= Q[12].DB_MAX_OUTPUT_PORT_TYPE
l16[12] <= Q[13].DB_MAX_OUTPUT_PORT_TYPE
l16[13] <= Q[14].DB_MAX_OUTPUT_PORT_TYPE
l16[14] <= Q[15].DB_MAX_OUTPUT_PORT_TYPE
l16[15] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
cq0 <= Q[0].DB_MAX_OUTPUT_PORT_TYPE


|wrapper_wave_generator|wave_gen:wave_gen_to_wm8731|Amp:amp_wave|boothmul:mul_amp|booth_substep:booth_steps[15].step
a[0] => Add0.IN16
a[0] => Add1.IN32
a[0] => Mux0.IN0
a[0] => Mux0.IN1
a[1] => Add0.IN15
a[1] => Add1.IN31
a[1] => Mux16.IN0
a[1] => Mux16.IN1
a[2] => Add0.IN14
a[2] => Add1.IN30
a[2] => Mux15.IN0
a[2] => Mux15.IN1
a[3] => Add0.IN13
a[3] => Add1.IN29
a[3] => Mux14.IN0
a[3] => Mux14.IN1
a[4] => Add0.IN12
a[4] => Add1.IN28
a[4] => Mux13.IN0
a[4] => Mux13.IN1
a[5] => Add0.IN11
a[5] => Add1.IN27
a[5] => Mux12.IN0
a[5] => Mux12.IN1
a[6] => Add0.IN10
a[6] => Add1.IN26
a[6] => Mux11.IN0
a[6] => Mux11.IN1
a[7] => Add0.IN9
a[7] => Add1.IN25
a[7] => Mux10.IN0
a[7] => Mux10.IN1
a[8] => Add0.IN8
a[8] => Add1.IN24
a[8] => Mux9.IN0
a[8] => Mux9.IN1
a[9] => Add0.IN7
a[9] => Add1.IN23
a[9] => Mux8.IN0
a[9] => Mux8.IN1
a[10] => Add0.IN6
a[10] => Add1.IN22
a[10] => Mux7.IN0
a[10] => Mux7.IN1
a[11] => Add0.IN5
a[11] => Add1.IN21
a[11] => Mux6.IN0
a[11] => Mux6.IN1
a[12] => Add0.IN4
a[12] => Add1.IN20
a[12] => Mux5.IN0
a[12] => Mux5.IN1
a[13] => Add0.IN3
a[13] => Add1.IN19
a[13] => Mux4.IN0
a[13] => Mux4.IN1
a[14] => Add0.IN2
a[14] => Add1.IN18
a[14] => Mux3.IN0
a[14] => Mux3.IN1
a[15] => Add0.IN1
a[15] => Add1.IN17
a[15] => Mux1.IN0
a[15] => Mux1.IN1
a[15] => Mux2.IN0
a[15] => Mux2.IN1
Q[0] => Mux0.IN2
Q[0] => Mux1.IN2
Q[0] => Mux2.IN2
Q[0] => Mux3.IN2
Q[0] => Mux4.IN2
Q[0] => Mux5.IN2
Q[0] => Mux6.IN2
Q[0] => Mux7.IN2
Q[0] => Mux8.IN2
Q[0] => Mux9.IN2
Q[0] => Mux10.IN2
Q[0] => Mux11.IN2
Q[0] => Mux12.IN2
Q[0] => Mux13.IN2
Q[0] => Mux14.IN2
Q[0] => Mux15.IN2
Q[0] => Mux16.IN2
Q[0] => cq0.DATAIN
Q[1] => l16[0].DATAIN
Q[2] => l16[1].DATAIN
Q[3] => l16[2].DATAIN
Q[4] => l16[3].DATAIN
Q[5] => l16[4].DATAIN
Q[6] => l16[5].DATAIN
Q[7] => l16[6].DATAIN
Q[8] => l16[7].DATAIN
Q[9] => l16[8].DATAIN
Q[10] => l16[9].DATAIN
Q[11] => l16[10].DATAIN
Q[12] => l16[11].DATAIN
Q[13] => l16[12].DATAIN
Q[14] => l16[13].DATAIN
Q[15] => l16[14].DATAIN
m[0] => Add0.IN32
m[0] => Add1.IN16
m[1] => Add0.IN31
m[1] => Add1.IN15
m[2] => Add0.IN30
m[2] => Add1.IN14
m[3] => Add0.IN29
m[3] => Add1.IN13
m[4] => Add0.IN28
m[4] => Add1.IN12
m[5] => Add0.IN27
m[5] => Add1.IN11
m[6] => Add0.IN26
m[6] => Add1.IN10
m[7] => Add0.IN25
m[7] => Add1.IN9
m[8] => Add0.IN24
m[8] => Add1.IN8
m[9] => Add0.IN23
m[9] => Add1.IN7
m[10] => Add0.IN22
m[10] => Add1.IN6
m[11] => Add0.IN21
m[11] => Add1.IN5
m[12] => Add0.IN20
m[12] => Add1.IN4
m[13] => Add0.IN19
m[13] => Add1.IN3
m[14] => Add0.IN18
m[14] => Add1.IN2
m[15] => Add0.IN17
m[15] => Add1.IN1
q0 => Mux0.IN3
q0 => Mux1.IN3
q0 => Mux2.IN3
q0 => Mux3.IN3
q0 => Mux4.IN3
q0 => Mux5.IN3
q0 => Mux6.IN3
q0 => Mux7.IN3
q0 => Mux8.IN3
q0 => Mux9.IN3
q0 => Mux10.IN3
q0 => Mux11.IN3
q0 => Mux12.IN3
q0 => Mux13.IN3
q0 => Mux14.IN3
q0 => Mux15.IN3
q0 => Mux16.IN3
f16[0] <= Mux16.DB_MAX_OUTPUT_PORT_TYPE
f16[1] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
f16[2] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
f16[3] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
f16[4] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
f16[5] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
f16[6] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
f16[7] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
f16[8] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
f16[9] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
f16[10] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
f16[11] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
f16[12] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
f16[13] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
f16[14] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
f16[15] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
l16[0] <= Q[1].DB_MAX_OUTPUT_PORT_TYPE
l16[1] <= Q[2].DB_MAX_OUTPUT_PORT_TYPE
l16[2] <= Q[3].DB_MAX_OUTPUT_PORT_TYPE
l16[3] <= Q[4].DB_MAX_OUTPUT_PORT_TYPE
l16[4] <= Q[5].DB_MAX_OUTPUT_PORT_TYPE
l16[5] <= Q[6].DB_MAX_OUTPUT_PORT_TYPE
l16[6] <= Q[7].DB_MAX_OUTPUT_PORT_TYPE
l16[7] <= Q[8].DB_MAX_OUTPUT_PORT_TYPE
l16[8] <= Q[9].DB_MAX_OUTPUT_PORT_TYPE
l16[9] <= Q[10].DB_MAX_OUTPUT_PORT_TYPE
l16[10] <= Q[11].DB_MAX_OUTPUT_PORT_TYPE
l16[11] <= Q[12].DB_MAX_OUTPUT_PORT_TYPE
l16[12] <= Q[13].DB_MAX_OUTPUT_PORT_TYPE
l16[13] <= Q[14].DB_MAX_OUTPUT_PORT_TYPE
l16[14] <= Q[15].DB_MAX_OUTPUT_PORT_TYPE
l16[15] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
cq0 <= Q[0].DB_MAX_OUTPUT_PORT_TYPE


|wrapper_wave_generator|set_en_when_edge_rise:SW_TO_CONFIG
clk_i => edgerise_temp_delay.CLK
clk_i => en_o~reg0.CLK
edgerise_i => always0.IN1
edgerise_i => edgerise_temp_delay.DATAIN
en_o <= en_o~reg0.DB_MAX_OUTPUT_PORT_TYPE


|wrapper_wave_generator|gen12Mhz:PLL_12MHZ
refclk => refclk.IN1
rst => rst.IN1
outclk_0 <= gen12Mhz_0002:gen12mhz_inst.outclk_0


|wrapper_wave_generator|gen12Mhz:PLL_12MHZ|gen12Mhz_0002:gen12mhz_inst
refclk => refclk.IN1
rst => rst.IN1
outclk_0 <= altera_pll:altera_pll_i.outclk
locked <= altera_pll:altera_pll_i.locked


|wrapper_wave_generator|gen12Mhz:PLL_12MHZ|gen12Mhz_0002:gen12mhz_inst|altera_pll:altera_pll_i
refclk => general[0].gpll.I_REFCLK
refclk1 => ~NO_FANOUT~
fbclk => ~NO_FANOUT~
rst => general[0].gpll.I_RST
phase_en => ~NO_FANOUT~
updn => ~NO_FANOUT~
num_phase_shifts[0] => ~NO_FANOUT~
num_phase_shifts[1] => ~NO_FANOUT~
num_phase_shifts[2] => ~NO_FANOUT~
scanclk => ~NO_FANOUT~
cntsel[0] => ~NO_FANOUT~
cntsel[1] => ~NO_FANOUT~
cntsel[2] => ~NO_FANOUT~
cntsel[3] => ~NO_FANOUT~
cntsel[4] => ~NO_FANOUT~
reconfig_to_pll[0] => ~NO_FANOUT~
reconfig_to_pll[1] => ~NO_FANOUT~
reconfig_to_pll[2] => ~NO_FANOUT~
reconfig_to_pll[3] => ~NO_FANOUT~
reconfig_to_pll[4] => ~NO_FANOUT~
reconfig_to_pll[5] => ~NO_FANOUT~
reconfig_to_pll[6] => ~NO_FANOUT~
reconfig_to_pll[7] => ~NO_FANOUT~
reconfig_to_pll[8] => ~NO_FANOUT~
reconfig_to_pll[9] => ~NO_FANOUT~
reconfig_to_pll[10] => ~NO_FANOUT~
reconfig_to_pll[11] => ~NO_FANOUT~
reconfig_to_pll[12] => ~NO_FANOUT~
reconfig_to_pll[13] => ~NO_FANOUT~
reconfig_to_pll[14] => ~NO_FANOUT~
reconfig_to_pll[15] => ~NO_FANOUT~
reconfig_to_pll[16] => ~NO_FANOUT~
reconfig_to_pll[17] => ~NO_FANOUT~
reconfig_to_pll[18] => ~NO_FANOUT~
reconfig_to_pll[19] => ~NO_FANOUT~
reconfig_to_pll[20] => ~NO_FANOUT~
reconfig_to_pll[21] => ~NO_FANOUT~
reconfig_to_pll[22] => ~NO_FANOUT~
reconfig_to_pll[23] => ~NO_FANOUT~
reconfig_to_pll[24] => ~NO_FANOUT~
reconfig_to_pll[25] => ~NO_FANOUT~
reconfig_to_pll[26] => ~NO_FANOUT~
reconfig_to_pll[27] => ~NO_FANOUT~
reconfig_to_pll[28] => ~NO_FANOUT~
reconfig_to_pll[29] => ~NO_FANOUT~
reconfig_to_pll[30] => ~NO_FANOUT~
reconfig_to_pll[31] => ~NO_FANOUT~
reconfig_to_pll[32] => ~NO_FANOUT~
reconfig_to_pll[33] => ~NO_FANOUT~
reconfig_to_pll[34] => ~NO_FANOUT~
reconfig_to_pll[35] => ~NO_FANOUT~
reconfig_to_pll[36] => ~NO_FANOUT~
reconfig_to_pll[37] => ~NO_FANOUT~
reconfig_to_pll[38] => ~NO_FANOUT~
reconfig_to_pll[39] => ~NO_FANOUT~
reconfig_to_pll[40] => ~NO_FANOUT~
reconfig_to_pll[41] => ~NO_FANOUT~
reconfig_to_pll[42] => ~NO_FANOUT~
reconfig_to_pll[43] => ~NO_FANOUT~
reconfig_to_pll[44] => ~NO_FANOUT~
reconfig_to_pll[45] => ~NO_FANOUT~
reconfig_to_pll[46] => ~NO_FANOUT~
reconfig_to_pll[47] => ~NO_FANOUT~
reconfig_to_pll[48] => ~NO_FANOUT~
reconfig_to_pll[49] => ~NO_FANOUT~
reconfig_to_pll[50] => ~NO_FANOUT~
reconfig_to_pll[51] => ~NO_FANOUT~
reconfig_to_pll[52] => ~NO_FANOUT~
reconfig_to_pll[53] => ~NO_FANOUT~
reconfig_to_pll[54] => ~NO_FANOUT~
reconfig_to_pll[55] => ~NO_FANOUT~
reconfig_to_pll[56] => ~NO_FANOUT~
reconfig_to_pll[57] => ~NO_FANOUT~
reconfig_to_pll[58] => ~NO_FANOUT~
reconfig_to_pll[59] => ~NO_FANOUT~
reconfig_to_pll[60] => ~NO_FANOUT~
reconfig_to_pll[61] => ~NO_FANOUT~
reconfig_to_pll[62] => ~NO_FANOUT~
reconfig_to_pll[63] => ~NO_FANOUT~
extswitch => ~NO_FANOUT~
adjpllin => ~NO_FANOUT~
cclk => ~NO_FANOUT~
outclk[0] <= general[0].gpll.O_OUTCLK
fboutclk <= general[0].gpll.O_FBOUTCLK
locked <= general[0].gpll.LOCKED
phase_done <= <GND>
reconfig_from_pll[0] <= <GND>
reconfig_from_pll[1] <= <GND>
reconfig_from_pll[2] <= <GND>
reconfig_from_pll[3] <= <GND>
reconfig_from_pll[4] <= <GND>
reconfig_from_pll[5] <= <GND>
reconfig_from_pll[6] <= <GND>
reconfig_from_pll[7] <= <GND>
reconfig_from_pll[8] <= <GND>
reconfig_from_pll[9] <= <GND>
reconfig_from_pll[10] <= <GND>
reconfig_from_pll[11] <= <GND>
reconfig_from_pll[12] <= <GND>
reconfig_from_pll[13] <= <GND>
reconfig_from_pll[14] <= <GND>
reconfig_from_pll[15] <= <GND>
reconfig_from_pll[16] <= <GND>
reconfig_from_pll[17] <= <GND>
reconfig_from_pll[18] <= <GND>
reconfig_from_pll[19] <= <GND>
reconfig_from_pll[20] <= <GND>
reconfig_from_pll[21] <= <GND>
reconfig_from_pll[22] <= <GND>
reconfig_from_pll[23] <= <GND>
reconfig_from_pll[24] <= <GND>
reconfig_from_pll[25] <= <GND>
reconfig_from_pll[26] <= <GND>
reconfig_from_pll[27] <= <GND>
reconfig_from_pll[28] <= <GND>
reconfig_from_pll[29] <= <GND>
reconfig_from_pll[30] <= <GND>
reconfig_from_pll[31] <= <GND>
reconfig_from_pll[32] <= <GND>
reconfig_from_pll[33] <= <GND>
reconfig_from_pll[34] <= <GND>
reconfig_from_pll[35] <= <GND>
reconfig_from_pll[36] <= <GND>
reconfig_from_pll[37] <= <GND>
reconfig_from_pll[38] <= <GND>
reconfig_from_pll[39] <= <GND>
reconfig_from_pll[40] <= <GND>
reconfig_from_pll[41] <= <GND>
reconfig_from_pll[42] <= <GND>
reconfig_from_pll[43] <= <GND>
reconfig_from_pll[44] <= <GND>
reconfig_from_pll[45] <= <GND>
reconfig_from_pll[46] <= <GND>
reconfig_from_pll[47] <= <GND>
reconfig_from_pll[48] <= <GND>
reconfig_from_pll[49] <= <GND>
reconfig_from_pll[50] <= <GND>
reconfig_from_pll[51] <= <GND>
reconfig_from_pll[52] <= <GND>
reconfig_from_pll[53] <= <GND>
reconfig_from_pll[54] <= <GND>
reconfig_from_pll[55] <= <GND>
reconfig_from_pll[56] <= <GND>
reconfig_from_pll[57] <= <GND>
reconfig_from_pll[58] <= <GND>
reconfig_from_pll[59] <= <GND>
reconfig_from_pll[60] <= <GND>
reconfig_from_pll[61] <= <GND>
reconfig_from_pll[62] <= <GND>
reconfig_from_pll[63] <= <GND>
activeclk <= <GND>
clkbad[0] <= <GND>
clkbad[1] <= <GND>
phout[0] <= <GND>
phout[1] <= <GND>
phout[2] <= <GND>
phout[3] <= <GND>
phout[4] <= <GND>
phout[5] <= <GND>
phout[6] <= <GND>
phout[7] <= <GND>
lvds_clk[0] <= <GND>
lvds_clk[1] <= <GND>
loaden[0] <= <GND>
loaden[1] <= <GND>
extclk_out[0] <= <GND>
extclk_out[1] <= <GND>
cascade_out[0] <= <GND>
zdbfbclk <> <GND>


|wrapper_wave_generator|setup_codec:CODEC_SETUP
clk_50mhz => clk_50mhz.IN1
rst_ni => rst_ni.IN1
en_i => en_i.IN1
start_cf_i => start_cf_i.IN1
i2c_sdin_o <> i2c_codec_ctrl:I2C_PROTOCOL.i2c_sda
i2c_sclk_o <= i2c_codec_ctrl:I2C_PROTOCOL.i2c_scl
cf_done_o <= codec_config_by_i2c:CONFIG_DATA.cf_done_o
clk_i2c_o <= clk_i2c.DB_MAX_OUTPUT_PORT_TYPE


|wrapper_wave_generator|setup_codec:CODEC_SETUP|i2c_codec_ctrl:I2C_PROTOCOL
i2c_clock_50 => get_ack.CLK
i2c_clock_50 => i2c_clk_en.CLK
i2c_clock_50 => data_index[0].CLK
i2c_clock_50 => data_index[1].CLK
i2c_clock_50 => data_index[2].CLK
i2c_clock_50 => data_index[3].CLK
i2c_clock_50 => data_index[4].CLK
i2c_clock_50 => data_index[5].CLK
i2c_clock_50 => data_index[6].CLK
i2c_clock_50 => data_index[7].CLK
i2c_clock_50 => data_index[8].CLK
i2c_clock_50 => data_index[9].CLK
i2c_clock_50 => data_index[10].CLK
i2c_clock_50 => data_index[11].CLK
i2c_clock_50 => data_index[12].CLK
i2c_clock_50 => data_index[13].CLK
i2c_clock_50 => data_index[14].CLK
i2c_clock_50 => data_index[15].CLK
i2c_clock_50 => data_index[16].CLK
i2c_clock_50 => data_index[17].CLK
i2c_clock_50 => data_index[18].CLK
i2c_clock_50 => data_index[19].CLK
i2c_clock_50 => data_index[20].CLK
i2c_clock_50 => data_index[21].CLK
i2c_clock_50 => data_index[22].CLK
i2c_clock_50 => data_index[23].CLK
i2c_clock_50 => data_index[24].CLK
i2c_clock_50 => data_index[25].CLK
i2c_clock_50 => data_index[26].CLK
i2c_clock_50 => data_index[27].CLK
i2c_clock_50 => data_index[28].CLK
i2c_clock_50 => data_index[29].CLK
i2c_clock_50 => data_index[30].CLK
i2c_clock_50 => data_index[31].CLK
i2c_clock_50 => i2c_done~reg0.CLK
i2c_clock_50 => i2c_busy~reg0.CLK
i2c_clock_50 => i2c_sda_ot.CLK
i2c_clock_50 => i2c_sda_ot~en.CLK
i2c_clock_50 => i2c_scl~reg0.CLK
i2c_clock_50 => clk_en.CLK
i2c_clock_50 => ack_en.CLK
i2c_clock_50 => clk_i2c.CLK
i2c_clock_50 => clk_prs[0].CLK
i2c_clock_50 => clk_prs[1].CLK
i2c_clock_50 => clk_prs[2].CLK
i2c_clock_50 => clk_prs[3].CLK
i2c_clock_50 => clk_prs[4].CLK
i2c_clock_50 => clk_prs[5].CLK
i2c_clock_50 => clk_prs[6].CLK
i2c_clock_50 => clk_prs[7].CLK
i2c_clock_50 => clk_prs[8].CLK
i2c_clock_50 => clk_prs[9].CLK
i2c_clock_50 => clk_prs[10].CLK
i2c_clock_50 => clk_prs[11].CLK
i2c_clock_50 => clk_prs[12].CLK
i2c_clock_50 => clk_prs[13].CLK
i2c_clock_50 => clk_prs[14].CLK
i2c_clock_50 => clk_prs[15].CLK
i2c_clock_50 => clk_prs[16].CLK
i2c_clock_50 => clk_prs[17].CLK
i2c_clock_50 => clk_prs[18].CLK
i2c_clock_50 => clk_prs[19].CLK
i2c_clock_50 => clk_prs[20].CLK
i2c_clock_50 => clk_prs[21].CLK
i2c_clock_50 => clk_prs[22].CLK
i2c_clock_50 => clk_prs[23].CLK
i2c_clock_50 => clk_prs[24].CLK
i2c_clock_50 => clk_prs[25].CLK
i2c_clock_50 => clk_prs[26].CLK
i2c_clock_50 => clk_prs[27].CLK
i2c_clock_50 => clk_prs[28].CLK
i2c_clock_50 => clk_prs[29].CLK
i2c_clock_50 => clk_prs[30].CLK
i2c_clock_50 => clk_prs[31].CLK
i2c_clock_50 => i2c_fsm~10.DATAIN
i2c_addr[0] => Mux0.IN7
i2c_addr[1] => Mux0.IN6
i2c_addr[2] => Mux0.IN5
i2c_addr[3] => Mux0.IN4
i2c_addr[4] => Mux0.IN3
i2c_addr[5] => Mux0.IN2
i2c_addr[6] => Mux0.IN1
i2c_addr[7] => Mux0.IN0
i2c_data[0] => Mux1.IN15
i2c_data[1] => Mux1.IN14
i2c_data[2] => Mux1.IN13
i2c_data[3] => Mux1.IN12
i2c_data[4] => Mux1.IN11
i2c_data[5] => Mux1.IN10
i2c_data[6] => Mux1.IN9
i2c_data[7] => Mux1.IN8
i2c_data[8] => Mux1.IN7
i2c_data[9] => Mux1.IN6
i2c_data[10] => Mux1.IN5
i2c_data[11] => Mux1.IN4
i2c_data[12] => Mux1.IN3
i2c_data[13] => Mux1.IN2
i2c_data[14] => Mux1.IN1
i2c_data[15] => Mux1.IN0
i2c_send_flag => i2c_fsm.OUTPUTSELECT
i2c_send_flag => i2c_fsm.OUTPUTSELECT
i2c_send_flag => i2c_fsm.OUTPUTSELECT
i2c_send_flag => i2c_fsm.OUTPUTSELECT
i2c_send_flag => i2c_fsm.OUTPUTSELECT
i2c_send_flag => i2c_fsm.OUTPUTSELECT
i2c_send_flag => i2c_fsm.OUTPUTSELECT
i2c_send_flag => i2c_fsm.OUTPUTSELECT
i2c_send_flag => i2c_fsm.OUTPUTSELECT
i2c_send_flag => i2c_busy.DATAB
i2c_sda <> i2c_sda
i2c_busy <= i2c_busy~reg0.DB_MAX_OUTPUT_PORT_TYPE
i2c_done <= i2c_done~reg0.DB_MAX_OUTPUT_PORT_TYPE
i2c_scl <= i2c_scl~reg0.DB_MAX_OUTPUT_PORT_TYPE
i2c_clk <= clk_i2c.DB_MAX_OUTPUT_PORT_TYPE


|wrapper_wave_generator|setup_codec:CODEC_SETUP|codec_config_by_i2c:CONFIG_DATA
clk_i2c => now_state[0].CLK
clk_i2c => now_state[1].CLK
clk_i2c => reg_index[0].CLK
clk_i2c => reg_index[1].CLK
clk_i2c => reg_index[2].CLK
clk_i2c => reg_index[3].CLK
rst_ni => reg_rstn.IN1
rst_ni => now_state[0].ACLR
rst_ni => now_state[1].ACLR
en_i => now_state[0].ENA
en_i => now_state[1].ENA
start_cf_i => nxt_state.IN0
i2c_busy_i => nxt_state.IN0
i2c_busy_i => nxt_state.IN1
i2c_busy_i => i2c_nack.IN1
i2c_done_i => nxt_state.IN1
send_start_i2c_o <= send_start_i2c_o.DB_MAX_OUTPUT_PORT_TYPE
cf_data_o[0] <= reg_setup.DATAOUT
cf_data_o[1] <= reg_setup.DATAOUT1
cf_data_o[2] <= reg_setup.DATAOUT2
cf_data_o[3] <= reg_setup.DATAOUT3
cf_data_o[4] <= reg_setup.DATAOUT4
cf_data_o[5] <= reg_setup.DATAOUT5
cf_data_o[6] <= reg_setup.DATAOUT6
cf_data_o[7] <= reg_setup.DATAOUT7
cf_data_o[8] <= reg_setup.DATAOUT8
cf_data_o[9] <= reg_setup.DATAOUT9
cf_data_o[10] <= reg_setup.DATAOUT10
cf_data_o[11] <= reg_setup.DATAOUT11
cf_data_o[12] <= reg_setup.DATAOUT12
cf_data_o[13] <= reg_setup.DATAOUT13
cf_data_o[14] <= reg_setup.DATAOUT14
cf_data_o[15] <= reg_setup.DATAOUT15
cf_done_o <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE


|wrapper_wave_generator|forever_set_en_when_edge_rise:DONE_CF
clk_i => clk_i.IN1
edgerise_i => edgerise_i.IN1
en_o <= en_for_ever.DB_MAX_OUTPUT_PORT_TYPE


|wrapper_wave_generator|forever_set_en_when_edge_rise:DONE_CF|set_en_when_edge_rise:KEY_TO_COUNT
clk_i => edgerise_temp_delay.CLK
clk_i => en_o~reg0.CLK
edgerise_i => always0.IN1
edgerise_i => edgerise_temp_delay.DATAIN
en_o <= en_o~reg0.DB_MAX_OUTPUT_PORT_TYPE


|wrapper_wave_generator|p2s_buffer_rjm_codec:FPGA_CODEC_BUFFER
clk_i => clk_i.IN1
rst_ni => rst_ni.IN1
en_i => en_i.IN1
load_i => clk_count.OUTPUTSELECT
load_i => clk_count.OUTPUTSELECT
load_i => clk_count.OUTPUTSELECT
load_i => clk_count.OUTPUTSELECT
load_i => clk_count.OUTPUTSELECT
load_i => clk_count.OUTPUTSELECT
load_i => clk_count.OUTPUTSELECT
load_i => clk_count.OUTPUTSELECT
load_i => bclk.OUTPUTSELECT
load_i => Selector0.IN1
load_i => Selector2.IN1
load_i => nxt_state.READY.DATAB
paralel_data_i[0] => paralel_data_i[0].IN1
paralel_data_i[1] => paralel_data_i[1].IN1
paralel_data_i[2] => paralel_data_i[2].IN1
paralel_data_i[3] => paralel_data_i[3].IN1
paralel_data_i[4] => paralel_data_i[4].IN1
paralel_data_i[5] => paralel_data_i[5].IN1
paralel_data_i[6] => paralel_data_i[6].IN1
paralel_data_i[7] => paralel_data_i[7].IN1
paralel_data_i[8] => paralel_data_i[8].IN1
paralel_data_i[9] => paralel_data_i[9].IN1
paralel_data_i[10] => paralel_data_i[10].IN1
paralel_data_i[11] => paralel_data_i[11].IN1
paralel_data_i[12] => paralel_data_i[12].IN1
paralel_data_i[13] => paralel_data_i[13].IN1
paralel_data_i[14] => paralel_data_i[14].IN1
paralel_data_i[15] => paralel_data_i[15].IN1
paralel_data_i[16] => paralel_data_i[16].IN1
paralel_data_i[17] => paralel_data_i[17].IN1
paralel_data_i[18] => paralel_data_i[18].IN1
paralel_data_i[19] => paralel_data_i[19].IN1
paralel_data_i[20] => paralel_data_i[20].IN1
paralel_data_i[21] => paralel_data_i[21].IN1
paralel_data_i[22] => paralel_data_i[22].IN1
paralel_data_i[23] => paralel_data_i[23].IN1
sample_clk_o <= Selector2.DB_MAX_OUTPUT_PORT_TYPE
seria_data_o <= seria_data_o.DB_MAX_OUTPUT_PORT_TYPE
codec_bclk_o <= bclk.DB_MAX_OUTPUT_PORT_TYPE
codec_lrck_o <= Selector2.DB_MAX_OUTPUT_PORT_TYPE


|wrapper_wave_generator|p2s_buffer_rjm_codec:FPGA_CODEC_BUFFER|piso_shift_reg:PISO_REG
clk_i => clk_i.IN24
rst_ni => rst_ni.IN24
en_i => en_i.IN24
wren_i => d_in.OUTPUTSELECT
wren_i => d_in.OUTPUTSELECT
wren_i => d_in.OUTPUTSELECT
wren_i => d_in.OUTPUTSELECT
wren_i => d_in.OUTPUTSELECT
wren_i => d_in.OUTPUTSELECT
wren_i => d_in.OUTPUTSELECT
wren_i => d_in.OUTPUTSELECT
wren_i => d_in.OUTPUTSELECT
wren_i => d_in.OUTPUTSELECT
wren_i => d_in.OUTPUTSELECT
wren_i => d_in.OUTPUTSELECT
wren_i => d_in.OUTPUTSELECT
wren_i => d_in.OUTPUTSELECT
wren_i => d_in.OUTPUTSELECT
wren_i => d_in.OUTPUTSELECT
wren_i => d_in.OUTPUTSELECT
wren_i => d_in.OUTPUTSELECT
wren_i => d_in.OUTPUTSELECT
wren_i => d_in.OUTPUTSELECT
wren_i => d_in.OUTPUTSELECT
wren_i => d_in.OUTPUTSELECT
wren_i => d_in.OUTPUTSELECT
pdata_i[0] => d_in[0].IN1
pdata_i[1] => d_in.DATAB
pdata_i[2] => d_in.DATAB
pdata_i[3] => d_in.DATAB
pdata_i[4] => d_in.DATAB
pdata_i[5] => d_in.DATAB
pdata_i[6] => d_in.DATAB
pdata_i[7] => d_in.DATAB
pdata_i[8] => d_in.DATAB
pdata_i[9] => d_in.DATAB
pdata_i[10] => d_in.DATAB
pdata_i[11] => d_in.DATAB
pdata_i[12] => d_in.DATAB
pdata_i[13] => d_in.DATAB
pdata_i[14] => d_in.DATAB
pdata_i[15] => d_in.DATAB
pdata_i[16] => d_in.DATAB
pdata_i[17] => d_in.DATAB
pdata_i[18] => d_in.DATAB
pdata_i[19] => d_in.DATAB
pdata_i[20] => d_in.DATAB
pdata_i[21] => d_in.DATAB
pdata_i[22] => d_in.DATAB
pdata_i[23] => d_in.DATAB
sdata_o <= d_ff:GEN_PISO_REG[23].PISO_FF.q_o


|wrapper_wave_generator|p2s_buffer_rjm_codec:FPGA_CODEC_BUFFER|piso_shift_reg:PISO_REG|d_ff:GEN_PISO_REG[0].PISO_FF
clk_i => q_o~reg0.CLK
rst_ni => q_o~reg0.ACLR
prst_i => q_o.OUTPUTSELECT
en_i => q_o.OUTPUTSELECT
d_i => q_o.DATAB
q_o <= q_o~reg0.DB_MAX_OUTPUT_PORT_TYPE


|wrapper_wave_generator|p2s_buffer_rjm_codec:FPGA_CODEC_BUFFER|piso_shift_reg:PISO_REG|d_ff:GEN_PISO_REG[1].PISO_FF
clk_i => q_o~reg0.CLK
rst_ni => q_o~reg0.ACLR
prst_i => q_o.OUTPUTSELECT
en_i => q_o.OUTPUTSELECT
d_i => q_o.DATAB
q_o <= q_o~reg0.DB_MAX_OUTPUT_PORT_TYPE


|wrapper_wave_generator|p2s_buffer_rjm_codec:FPGA_CODEC_BUFFER|piso_shift_reg:PISO_REG|d_ff:GEN_PISO_REG[2].PISO_FF
clk_i => q_o~reg0.CLK
rst_ni => q_o~reg0.ACLR
prst_i => q_o.OUTPUTSELECT
en_i => q_o.OUTPUTSELECT
d_i => q_o.DATAB
q_o <= q_o~reg0.DB_MAX_OUTPUT_PORT_TYPE


|wrapper_wave_generator|p2s_buffer_rjm_codec:FPGA_CODEC_BUFFER|piso_shift_reg:PISO_REG|d_ff:GEN_PISO_REG[3].PISO_FF
clk_i => q_o~reg0.CLK
rst_ni => q_o~reg0.ACLR
prst_i => q_o.OUTPUTSELECT
en_i => q_o.OUTPUTSELECT
d_i => q_o.DATAB
q_o <= q_o~reg0.DB_MAX_OUTPUT_PORT_TYPE


|wrapper_wave_generator|p2s_buffer_rjm_codec:FPGA_CODEC_BUFFER|piso_shift_reg:PISO_REG|d_ff:GEN_PISO_REG[4].PISO_FF
clk_i => q_o~reg0.CLK
rst_ni => q_o~reg0.ACLR
prst_i => q_o.OUTPUTSELECT
en_i => q_o.OUTPUTSELECT
d_i => q_o.DATAB
q_o <= q_o~reg0.DB_MAX_OUTPUT_PORT_TYPE


|wrapper_wave_generator|p2s_buffer_rjm_codec:FPGA_CODEC_BUFFER|piso_shift_reg:PISO_REG|d_ff:GEN_PISO_REG[5].PISO_FF
clk_i => q_o~reg0.CLK
rst_ni => q_o~reg0.ACLR
prst_i => q_o.OUTPUTSELECT
en_i => q_o.OUTPUTSELECT
d_i => q_o.DATAB
q_o <= q_o~reg0.DB_MAX_OUTPUT_PORT_TYPE


|wrapper_wave_generator|p2s_buffer_rjm_codec:FPGA_CODEC_BUFFER|piso_shift_reg:PISO_REG|d_ff:GEN_PISO_REG[6].PISO_FF
clk_i => q_o~reg0.CLK
rst_ni => q_o~reg0.ACLR
prst_i => q_o.OUTPUTSELECT
en_i => q_o.OUTPUTSELECT
d_i => q_o.DATAB
q_o <= q_o~reg0.DB_MAX_OUTPUT_PORT_TYPE


|wrapper_wave_generator|p2s_buffer_rjm_codec:FPGA_CODEC_BUFFER|piso_shift_reg:PISO_REG|d_ff:GEN_PISO_REG[7].PISO_FF
clk_i => q_o~reg0.CLK
rst_ni => q_o~reg0.ACLR
prst_i => q_o.OUTPUTSELECT
en_i => q_o.OUTPUTSELECT
d_i => q_o.DATAB
q_o <= q_o~reg0.DB_MAX_OUTPUT_PORT_TYPE


|wrapper_wave_generator|p2s_buffer_rjm_codec:FPGA_CODEC_BUFFER|piso_shift_reg:PISO_REG|d_ff:GEN_PISO_REG[8].PISO_FF
clk_i => q_o~reg0.CLK
rst_ni => q_o~reg0.ACLR
prst_i => q_o.OUTPUTSELECT
en_i => q_o.OUTPUTSELECT
d_i => q_o.DATAB
q_o <= q_o~reg0.DB_MAX_OUTPUT_PORT_TYPE


|wrapper_wave_generator|p2s_buffer_rjm_codec:FPGA_CODEC_BUFFER|piso_shift_reg:PISO_REG|d_ff:GEN_PISO_REG[9].PISO_FF
clk_i => q_o~reg0.CLK
rst_ni => q_o~reg0.ACLR
prst_i => q_o.OUTPUTSELECT
en_i => q_o.OUTPUTSELECT
d_i => q_o.DATAB
q_o <= q_o~reg0.DB_MAX_OUTPUT_PORT_TYPE


|wrapper_wave_generator|p2s_buffer_rjm_codec:FPGA_CODEC_BUFFER|piso_shift_reg:PISO_REG|d_ff:GEN_PISO_REG[10].PISO_FF
clk_i => q_o~reg0.CLK
rst_ni => q_o~reg0.ACLR
prst_i => q_o.OUTPUTSELECT
en_i => q_o.OUTPUTSELECT
d_i => q_o.DATAB
q_o <= q_o~reg0.DB_MAX_OUTPUT_PORT_TYPE


|wrapper_wave_generator|p2s_buffer_rjm_codec:FPGA_CODEC_BUFFER|piso_shift_reg:PISO_REG|d_ff:GEN_PISO_REG[11].PISO_FF
clk_i => q_o~reg0.CLK
rst_ni => q_o~reg0.ACLR
prst_i => q_o.OUTPUTSELECT
en_i => q_o.OUTPUTSELECT
d_i => q_o.DATAB
q_o <= q_o~reg0.DB_MAX_OUTPUT_PORT_TYPE


|wrapper_wave_generator|p2s_buffer_rjm_codec:FPGA_CODEC_BUFFER|piso_shift_reg:PISO_REG|d_ff:GEN_PISO_REG[12].PISO_FF
clk_i => q_o~reg0.CLK
rst_ni => q_o~reg0.ACLR
prst_i => q_o.OUTPUTSELECT
en_i => q_o.OUTPUTSELECT
d_i => q_o.DATAB
q_o <= q_o~reg0.DB_MAX_OUTPUT_PORT_TYPE


|wrapper_wave_generator|p2s_buffer_rjm_codec:FPGA_CODEC_BUFFER|piso_shift_reg:PISO_REG|d_ff:GEN_PISO_REG[13].PISO_FF
clk_i => q_o~reg0.CLK
rst_ni => q_o~reg0.ACLR
prst_i => q_o.OUTPUTSELECT
en_i => q_o.OUTPUTSELECT
d_i => q_o.DATAB
q_o <= q_o~reg0.DB_MAX_OUTPUT_PORT_TYPE


|wrapper_wave_generator|p2s_buffer_rjm_codec:FPGA_CODEC_BUFFER|piso_shift_reg:PISO_REG|d_ff:GEN_PISO_REG[14].PISO_FF
clk_i => q_o~reg0.CLK
rst_ni => q_o~reg0.ACLR
prst_i => q_o.OUTPUTSELECT
en_i => q_o.OUTPUTSELECT
d_i => q_o.DATAB
q_o <= q_o~reg0.DB_MAX_OUTPUT_PORT_TYPE


|wrapper_wave_generator|p2s_buffer_rjm_codec:FPGA_CODEC_BUFFER|piso_shift_reg:PISO_REG|d_ff:GEN_PISO_REG[15].PISO_FF
clk_i => q_o~reg0.CLK
rst_ni => q_o~reg0.ACLR
prst_i => q_o.OUTPUTSELECT
en_i => q_o.OUTPUTSELECT
d_i => q_o.DATAB
q_o <= q_o~reg0.DB_MAX_OUTPUT_PORT_TYPE


|wrapper_wave_generator|p2s_buffer_rjm_codec:FPGA_CODEC_BUFFER|piso_shift_reg:PISO_REG|d_ff:GEN_PISO_REG[16].PISO_FF
clk_i => q_o~reg0.CLK
rst_ni => q_o~reg0.ACLR
prst_i => q_o.OUTPUTSELECT
en_i => q_o.OUTPUTSELECT
d_i => q_o.DATAB
q_o <= q_o~reg0.DB_MAX_OUTPUT_PORT_TYPE


|wrapper_wave_generator|p2s_buffer_rjm_codec:FPGA_CODEC_BUFFER|piso_shift_reg:PISO_REG|d_ff:GEN_PISO_REG[17].PISO_FF
clk_i => q_o~reg0.CLK
rst_ni => q_o~reg0.ACLR
prst_i => q_o.OUTPUTSELECT
en_i => q_o.OUTPUTSELECT
d_i => q_o.DATAB
q_o <= q_o~reg0.DB_MAX_OUTPUT_PORT_TYPE


|wrapper_wave_generator|p2s_buffer_rjm_codec:FPGA_CODEC_BUFFER|piso_shift_reg:PISO_REG|d_ff:GEN_PISO_REG[18].PISO_FF
clk_i => q_o~reg0.CLK
rst_ni => q_o~reg0.ACLR
prst_i => q_o.OUTPUTSELECT
en_i => q_o.OUTPUTSELECT
d_i => q_o.DATAB
q_o <= q_o~reg0.DB_MAX_OUTPUT_PORT_TYPE


|wrapper_wave_generator|p2s_buffer_rjm_codec:FPGA_CODEC_BUFFER|piso_shift_reg:PISO_REG|d_ff:GEN_PISO_REG[19].PISO_FF
clk_i => q_o~reg0.CLK
rst_ni => q_o~reg0.ACLR
prst_i => q_o.OUTPUTSELECT
en_i => q_o.OUTPUTSELECT
d_i => q_o.DATAB
q_o <= q_o~reg0.DB_MAX_OUTPUT_PORT_TYPE


|wrapper_wave_generator|p2s_buffer_rjm_codec:FPGA_CODEC_BUFFER|piso_shift_reg:PISO_REG|d_ff:GEN_PISO_REG[20].PISO_FF
clk_i => q_o~reg0.CLK
rst_ni => q_o~reg0.ACLR
prst_i => q_o.OUTPUTSELECT
en_i => q_o.OUTPUTSELECT
d_i => q_o.DATAB
q_o <= q_o~reg0.DB_MAX_OUTPUT_PORT_TYPE


|wrapper_wave_generator|p2s_buffer_rjm_codec:FPGA_CODEC_BUFFER|piso_shift_reg:PISO_REG|d_ff:GEN_PISO_REG[21].PISO_FF
clk_i => q_o~reg0.CLK
rst_ni => q_o~reg0.ACLR
prst_i => q_o.OUTPUTSELECT
en_i => q_o.OUTPUTSELECT
d_i => q_o.DATAB
q_o <= q_o~reg0.DB_MAX_OUTPUT_PORT_TYPE


|wrapper_wave_generator|p2s_buffer_rjm_codec:FPGA_CODEC_BUFFER|piso_shift_reg:PISO_REG|d_ff:GEN_PISO_REG[22].PISO_FF
clk_i => q_o~reg0.CLK
rst_ni => q_o~reg0.ACLR
prst_i => q_o.OUTPUTSELECT
en_i => q_o.OUTPUTSELECT
d_i => q_o.DATAB
q_o <= q_o~reg0.DB_MAX_OUTPUT_PORT_TYPE


|wrapper_wave_generator|p2s_buffer_rjm_codec:FPGA_CODEC_BUFFER|piso_shift_reg:PISO_REG|d_ff:GEN_PISO_REG[23].PISO_FF
clk_i => q_o~reg0.CLK
rst_ni => q_o~reg0.ACLR
prst_i => q_o.OUTPUTSELECT
en_i => q_o.OUTPUTSELECT
d_i => q_o.DATAB
q_o <= q_o~reg0.DB_MAX_OUTPUT_PORT_TYPE


