evergreen_dram_bandwidth	,	F_60
sumo_get_temp	,	F_35
priority_b_cnt	,	V_285
GRBM_STATUS_SE1	,	V_619
GRBM_STATUS_SE0	,	V_618
PRIORITY_ALWAYS_ON	,	V_297
status_reg	,	V_55
"evergreen_irq_set: hpd 3\n"	,	L_53
radeon_atom_get_clock_dividers	,	F_6
DMA_RB_CNTL	,	V_674
crtc_vblank_int	,	V_826
EVERGREEN_MAX_BACKENDS	,	V_531
thermal	,	V_908
MCB_BUSY	,	V_662
SOFT_RESET_DB	,	V_677
SOFT_RESET_DC	,	V_685
dfixed_div	,	F_62
PB0_PIF_CNTL	,	V_974
unlikely	,	F_199
KERN_WARNING	,	V_311
IH_RB_WPTR	,	V_885
DMA_PACKET	,	F_254
other_heads_data_return_time	,	V_262
VOLTAGE_SW	,	V_169
ring_obj	,	V_931
FUS_MC_VM_MD_L1_TLB2_CNTL	,	V_328
SQ_THREAD_RESOURCE_MGMT	,	V_562
ENABLE_L2_FRAGMENT_PROCESSING	,	V_317
DC_HPD2_INT_STATUS	,	V_191
max_pipes	,	V_483
sq_gpr_resource_mgmt_3	,	V_471
dram_channels	,	V_238
sq_gpr_resource_mgmt_2	,	V_470
sq_gpr_resource_mgmt_1	,	V_469
r600_vram_scratch_init	,	F_243
CP_RB_RPTR_ADDR_HI	,	V_454
crtc_base	,	V_112
PA_SC_LINE_STIPPLE_STATE	,	V_575
disable_plloff_in_l1	,	V_954
PCI_EXP_DEVCTL_READRQ	,	V_100
r600_ih_ring_init	,	F_282
ASIC_T_SHIFT	,	V_137
TC_ONLY	,	V_569
CB_PERF_CTR2_SEL_0	,	V_582
IRQ_NONE	,	V_898
"enabling PCIE gen 2 link speeds, disable with radeon.pcie_gen2=0\n"	,	L_119
LC_TARGET_LINK_SPEED_OVERRIDE_EN	,	V_946
RADEON_HPD_6	,	V_198
CB_PERF_CTR2_SEL_1	,	V_583
evergreen_gpu_check_soft_reset	,	F_189
sumo_rlc_fini	,	F_197
RADEON_HPD_5	,	V_196
RADEON_HPD_4	,	V_194
RADEON_HPD_3	,	V_192
crtc_status	,	V_628
PACKET3_PREAMBLE_END_CLEAR_STATE	,	V_434
sx_max_export_size	,	V_492
SYNC_WALKER	,	V_542
ASIC_IS_AVIVO	,	F_270
RADEON_WB_SCRATCH_OFFSET	,	V_456
"IH: HDMI0\n"	,	L_84
"disabling GPU acceleration\n"	,	L_116
RREG32	,	F_8
other_mode	,	V_224
evergreen_hpd_sense	,	F_45
evergreen_disable_interrupt_state	,	F_219
NUM_VS_THREADS	,	F_165
drm_crtc	,	V_181
PACKET3_MODE_CONTROL	,	V_399
SYSTEM_APERTURE_UNMAPPED_ACCESS_PASS_THRU	,	V_324
DC_HPDx_CONNECTION_TIMER	,	F_48
PAGE_TABLE_DEPTH	,	F_97
a	,	V_240
BARTS_GB_ADDR_CONFIG_GOLDEN	,	V_506
b	,	V_268
c	,	V_269
r600_audio_init	,	F_258
dram_efficiency	,	V_236
CP_INT_CNTL	,	V_764
radeon_voltage	,	V_166
PM_PROFILE_HIGH_SH_IDX	,	V_156
real_vram_size	,	V_615
i	,	V_57
pos1	,	V_105
irq	,	V_808
pos2	,	V_106
j	,	V_358
req_ps_idx	,	V_160
k	,	V_699
"IH: D5 vblank\n"	,	L_74
r	,	V_56
VM_CONTEXT0_REQUEST_RESPONSE	,	V_308
v	,	V_96
cik_get_csb_size	,	F_208
DACA_AUTODETECT_INT_CONTROL	,	V_775
CAICOS_GB_ADDR_CONFIG_GOLDEN	,	V_508
radeon_atom_set_voltage	,	F_40
"  VM_CONTEXT1_PROTECTION_FAULT_STATUS 0x%08X\n"	,	L_93
"evergreen_irq_set: vblank 2\n"	,	L_47
CHIP_BARTS	,	V_23
max_simds_per_se	,	V_739
EVERGREEN_CRTC3_REGISTER_OFFSET	,	V_771
EVERGREEN_CRTC0_REGISTER_OFFSET	,	V_768
GRBM_SOFT_RESET	,	V_437
IH_WPTR_OVERFLOW_CLEAR	,	V_889
ni_mc_load_microcode	,	F_245
SCRATCH_UMSK	,	V_457
"PCIE gen 2 link speeds already enabled\n"	,	L_118
cs_section_def	,	V_705
evergreen_get_vblank_counter	,	F_218
RB_INT_ENABLE	,	V_822
VCLK_SRC_SEL	,	F_13
sumo_golden_registers	,	V_22
radeon_get_vblank_counter	,	F_109
EVERGREEN_ADDR_SURF_BANK_HEIGHT_8	,	V_49
CP_BUSY	,	V_644
EVERGREEN_ADDR_SURF_BANK_HEIGHT_4	,	V_48
EVERGREEN_ADDR_SURF_BANK_HEIGHT_2	,	V_47
CHIP_TAHITI	,	V_714
EVERGREEN_ADDR_SURF_BANK_HEIGHT_1	,	V_46
LC_DYN_LANES_PWR_STATE	,	F_313
ASIC_IS_DCE6	,	F_107
CB_COLOR2_BASE	,	V_588
ASIC_IS_DCE5	,	F_57
afmt2	,	V_800
afmt3	,	V_801
UPLL_PDIV_A_MASK	,	V_93
PCIE_LC_CNTL	,	V_960
afmt1	,	V_799
CAYMAN_RING_TYPE_CP2_INDEX	,	V_821
PLL_POWER_STATE_IN_OFF_1_MASK	,	V_967
radeon_irq_kms_pflip_irq_get	,	F_27
reg_list_size	,	V_708
evergreen	,	V_427
afmt6	,	V_804
efuse_straps_3	,	V_516
afmt4	,	V_802
efuse_straps_4	,	V_515
evergreen_gpu_soft_reset	,	F_190
afmt5	,	V_803
NUM_LS_THREADS	,	F_169
PCIE_SPEED_8_0GT	,	V_939
PA_SC_FIFO_SIZE	,	V_549
RADEON_HPD_2	,	V_190
RADEON_HPD_1	,	V_187
SOFT_RESET_IH	,	V_688
CP_PFP_HALT	,	V_673
active_crtc_count	,	V_174
EVERGREEN_PFP_UCODE_SIZE	,	V_417
"evergreen_irq_set: hpd 1\n"	,	L_51
VM_CONTEXT1_CNTL2	,	V_906
IH_BUSY	,	V_655
GS_PRIO	,	F_155
EVERGREEN_CRTC_BLANK_CONTROL	,	V_363
HDP_REG_COHERENCY_FLUSH_CNTL	,	V_376
is_atom_bios	,	V_929
dce4_wait_for_vblank	,	F_25
line_time	,	V_251
"IH: DMA trap\n"	,	L_96
"Wait for MC idle timedout !\n"	,	L_9
"  SRBM_STATUS2              = 0x%08X\n"	,	L_15
mc_latency	,	V_257
sumo_set_uvd_clock	,	F_5
SMX_SAR_CTL0	,	V_547
RADEON_TILING_EG_MACRO_TILE_ASPECT_SHIFT	,	V_38
le32_to_cpu	,	F_229
CG_DCLK_STATUS	,	V_74
DC_HPD2_INT_CONTROL	,	V_202
R600_RING_TYPE_UVD_INDEX	,	V_903
atom_asic_init	,	F_261
RADEON_RESET_VMC	,	V_661
d5grph_int	,	V_848
"  R_008680_CP_STAT          = 0x%08X\n"	,	L_19
DC_HPD6_INT_CONTROL	,	V_206
gtt_end	,	V_341
DMA_TILING_CONFIG	,	V_526
"IH: D1 vblank\n"	,	L_65
DC_HPD4_INT_CONTROL	,	V_204
MC_ARB_RAMCFG	,	V_511
supersumo_golden_registers	,	V_20
ASIC_IS_DCE41	,	F_56
lb_size	,	V_273
disabled_rb_mask	,	V_479
CHIP_CAICOS	,	V_27
vddci	,	V_176
atom_context	,	V_927
VGT_CACHE_INVALIDATION	,	V_572
"  GRBM_STATUS_SE0           = 0x%08X\n"	,	L_12
DRM_DEBUG	,	F_33
RADEON_RESET_IH	,	V_656
family	,	V_3
evergreen_dram_bandwidth_for_display	,	F_65
VM_CONTEXT0_PROTECTION_FAULT_DEFAULT_ADDR	,	V_347
cik_init_cp_pg_table	,	F_213
FUS_MC_VM_MD_L1_TLB1_CNTL	,	V_327
"evergreen_irq_set: sw int gfx\n"	,	L_39
DMA_RB_RPTR	,	V_922
VM_L2_CNTL	,	V_315
SOFT_RESET_MC	,	V_690
pfp_fw	,	V_411
RLC_BUSY	,	V_653
"IH: HDMI2\n"	,	L_86
RLC_GFX_INDEX	,	V_520
pcie_capability_read_word	,	F_21
d2grph_int	,	V_845
PM_PROFILE_MID_MH_IDX	,	V_155
CP_MEQ_THRESHOLDS	,	V_538
r600_dma_stop	,	F_266
tmp	,	V_116
latency_tolerant_lines	,	V_274
evergreen_mc_save	,	V_353
DMIF_ADDR_CONFIG	,	V_524
AFMT_AZ_FORMAT_WTRIG_ACK	,	V_883
CP_RB_WPTR	,	V_451
DCLK_DIVIDER_MASK	,	V_63
btc_pm_init_profile	,	F_38
ENABLE_L1_FRAGMENT_PROCESSING	,	V_322
bytes_per_pixel	,	V_255
CP_ME_CNTL	,	V_429
TN_RLC_CLEAR_STATE_RESTORE_BASE	,	V_748
radeon_bo_create	,	F_204
ddev	,	V_180
VGA_MEMORY_DISABLE	,	V_377
evergreen_asic_reset	,	F_191
radeon_gart_table_vram_unpin	,	F_100
radeon_bo_kunmap	,	F_207
DC_HPD3_INTERRUPT	,	V_878
cp_int_cntl2	,	V_779
cp_int_cntl1	,	V_778
PACKET3_SET_CONFIG_REG_START	,	V_403
fb_div	,	V_75
UVD_UDEC_DB_ADDR_CONFIG	,	V_528
IRQ_HANDLED	,	V_914
active_time	,	V_253
NUM_HS_GPRS	,	F_162
reg_list_num	,	V_701
radeon_uvd_fini	,	F_290
connector	,	V_209
EVERGREEN_CRTC_UPDATE_LOCK	,	V_365
save_restore_obj	,	V_693
RREG32_RCU	,	F_135
evergreen_dmif_request_bandwidth	,	F_67
current_vddc	,	V_170
DRM_INFO	,	F_98
requested_power_state_index	,	V_161
TN_RLC_SAVE_AND_RESTORE_BASE	,	V_747
CAYMAN_RING_TYPE_DMA1_INDEX	,	V_824
"evergreen_irq_set: vblank 4\n"	,	L_49
vsc	,	V_256
CG_UPLL_SPREAD_SPECTRUM	,	V_86
save	,	V_354
GB_BACKEND_MAP	,	V_532
src_width	,	V_252
VBLANK_STATUS	,	V_860
post_div	,	V_61
R600_CP_RB_WPTR	,	V_919
drm_handle_vblank	,	F_233
current_sclk	,	V_291
dpm_enabled	,	V_289
CP_PFP_UCODE_DATA	,	V_418
evergreen_rlc_resume	,	F_215
PF_RQ_PENDING	,	V_643
RADEON_RESET_GRBM	,	V_648
"(%d) create RLC sr bo failed\n"	,	L_29
ENABLE_L1_TLB	,	V_321
DC_HPD2_CONTROL	,	V_216
TN_RLC_LB_ALWAYS_ACTIVE_SIMD_MASK	,	V_740
"radeon: error initializing UVD (%d).\n"	,	L_108
err	,	V_97
DC_HPD5_INT_STATUS	,	V_197
evergreen_wm_params	,	V_234
rlc	,	V_692
cntl_reg	,	V_54
"(%d) create RLC cp table bo failed\n"	,	L_35
DCLK_DIR_CNTL_EN	,	V_62
PM_PROFILE_HIGH_MH_IDX	,	V_159
SOFT_RESET_PA	,	V_439
ROQ_IB1_START	,	F_138
cp_table_size	,	V_724
disable_l0s	,	V_952
CB_PERF_CTR1_SEL_0	,	V_580
DC_HPD6_INT_STATUS	,	V_199
CB_PERF_CTR1_SEL_1	,	V_581
"PCIE GART of %uM enabled (table at 0x%016llX).\n"	,	L_8
RLC_CLEAR_STATE_END_MARKER	,	V_723
CHANSIZE_MASK	,	V_609
r600_init_microcode	,	F_246
"failed initializing CP fences (%d).\n"	,	L_104
DMA_STATUS_REG	,	V_625
"IH: HPD1\n"	,	L_78
"radeon: audio init failed\n"	,	L_110
CHANSIZE_OVERRIDE	,	V_608
HDP_NONSURFACE_INFO	,	V_388
rmb	,	F_232
RADEON_RESET_CP	,	V_646
mode	,	V_223
barts_golden_registers	,	V_24
sq_config	,	V_467
PS_PRIO	,	F_153
WREG32_PCIE_PORT	,	F_300
evergreen_suspend	,	F_262
PLL_POWER_STATE_IN_TXS2_1	,	F_310
cp_int_cntl	,	V_777
radeon_fence_driver_start_ring	,	F_248
tiling_flags	,	V_29
PLL_POWER_STATE_IN_TXS2_0	,	F_308
MC_VM_SYSTEM_APERTURE_DEFAULT_ADDR	,	V_382
vram_is_ddr	,	V_607
UVD_RBC_RB_WPTR	,	V_926
TOFFSET_SHIFT	,	V_131
"IH: D2 vline\n"	,	L_69
"(%d) pin RLC sr bo failed\n"	,	L_30
"evergreen_irq_set: sw int cp1\n"	,	L_40
LB_D6_VBLANK_INTERRUPT	,	V_873
SOFT_RESET_SPI	,	V_442
crtc_htotal	,	V_287
"failed initializing DMA fences (%d).\n"	,	L_105
EVERGREEN_GRPH_SURFACE_UPDATE_PENDING	,	V_125
WREG32_P	,	F_7
radeon_dpm_get_sclk	,	F_77
cayman_cp_int_cntl_setup	,	F_220
TS0_ADC_DOUT_MASK	,	V_133
GRBM_EE_BUSY	,	V_647
CP_RB_RPTR_WR	,	V_450
RADEON_IS_MOBILITY	,	V_149
CB_COLOR3_BASE	,	V_589
ASIC_T_MASK	,	V_136
PIPE0_ARBITRATION_CONTROL3	,	V_300
smx_dc_ctl0	,	V_466
DRM_MODE_CONNECTOR_eDP	,	V_213
list_for_each_entry	,	F_42
lb_partitions	,	V_272
BUF_SWAP_32BIT	,	V_413
SC_PRIM_FIFO_SIZE	,	F_145
evergreen_data_return_bandwidth	,	F_66
SOFT_RESET_SH	,	V_440
NUM_HS_STACK_ENTRIES	,	F_174
accel_working	,	V_928
PACKET3_ME_INITIALIZE_DEVICE_ID	,	F_127
radeon_irq_kms_disable_hpd	,	F_54
latency	,	V_264
NUM_SHADER_ENGINES	,	F_134
IH_RB_CNTL	,	V_888
SOFT_RESET_SC	,	V_679
"SRBM_SOFT_RESET=0x%08X\n"	,	L_25
dst_ptr	,	V_697
EVERGREEN_CRTC_STATUS_HV_COUNT	,	V_629
"dpm thermal\n"	,	L_44
max_threads	,	V_488
visible_vram_size	,	V_616
LB_D3_VBLANK_INTERRUPT	,	V_867
DC_HPD1_INT_CONTROL	,	V_200
radeon_crtc_handle_flip	,	F_235
mc_shared_chmap	,	V_463
"Setting: vddc: %d\n"	,	L_2
DC_HPD5_INT_CONTROL	,	V_205
SET_VOLTAGE_TYPE_ASIC_VDDC	,	V_171
reg_num	,	V_700
EVERGREEN_RLC_UCODE_SIZE	,	V_758
evergreen_pm_finish	,	F_44
radeon_hpd_id	,	V_184
RESPONSE_TYPE_SHIFT	,	V_310
radeon_ib	,	V_394
SOFT_RESET_TA	,	V_681
"UVD fences init error (%d).\n"	,	L_106
CP_PERFMON_CNTL	,	V_553
DMA_RB_ENABLE	,	V_675
SOFT_RESET_TC	,	V_680
sc_earlyz_tile_fifo_size	,	V_498
sumo_rlc_init	,	F_203
r600_irq_fini	,	F_286
SUMO_GB_ADDR_CONFIG_GOLDEN	,	V_504
RADEON_RESET_GFX	,	V_641
cs_ptr	,	V_721
disp_int_cont5	,	V_841
SOFT_RESET_SX	,	V_443
disp_int_cont3	,	V_837
turks_golden_registers	,	V_26
disp_int_cont4	,	V_839
disp_int_cont2	,	V_835
evergreen_average_bandwidth_vs_dram_bandwidth_for_display	,	F_72
VM_CONTEXT1_PROTECTION_FAULT_ADDR	,	V_904
SOFT_RESET_GRBM	,	V_683
radeon_uvd_suspend	,	F_265
POWER_STATE_TYPE_PERFORMANCE	,	V_151
"radeon: cp failed to lock ring (%d).\n"	,	L_10
evergreen_cp_start	,	F_124
DCLK_STATUS	,	V_64
evergreen_rlc_start	,	F_214
"evergreen_irq_set: sw int cp2\n"	,	L_41
ring	,	V_397
"  R_008678_CP_STALLED_STAT2 = 0x%08X\n"	,	L_17
"evergreen_irq_set: hdmi 1\n"	,	L_58
return_efficiency	,	V_243
radeon_agp_init	,	F_277
CG_UPLL_FUNC_CNTL	,	V_81
CP_BUSY_STAT	,	V_623
RLC_HB_WPTR	,	V_751
stat_regs	,	V_830
fusion_platform	,	V_955
POSITION_BUFFER_SIZE	,	F_143
FB_READ_EN	,	V_374
TN_RLC_LB_PARAMS	,	V_741
rmx_type	,	V_294
r600_set_bios_scratch_engine_hung	,	F_192
cik_get_csb_buffer	,	F_210
ctl	,	V_95
r700_cp_stop	,	F_120
PACKET3	,	F_117
PCIE_SPEED_5_0GT	,	V_938
radeon_ring_lockup_update	,	F_194
PA_SU_LINE_STIPPLE_VALUE	,	V_574
CB_COLOR8_BASE	,	V_594
CB_PERF_CTR3_SEL_0	,	V_584
CB_PERF_CTR3_SEL_1	,	V_585
radeon_asic_reset	,	F_260
TOFFSET_MASK	,	V_130
evergreen_post_page_flip	,	F_28
RADEON_GPU_PAGE_SIZE	,	V_445
RADEON_WB_CP_RPTR_OFFSET	,	V_453
EXPORT_SRC_C	,	V_557
BLACKOUT_MODE_MASK	,	V_367
radeon_update_bandwidth_info	,	F_185
yclk	,	V_237
CG_THERMAL_CTRL	,	V_129
link_width_cntl	,	V_932
worst_chunk_return_time	,	V_259
mc_fw	,	V_915
SC_HIZ_TILE_FIFO_SIZE	,	F_146
FB_WRITE_EN	,	V_375
LS2_EXIT_TIME	,	F_314
radeon_hpd_set_polarity	,	F_51
DB_BUSY	,	V_637
CG_VCLK_STATUS	,	V_71
"  R_00D834_DMA_STATUS_REG   = 0x%08X\n"	,	L_21
VM_CONTEXT0_CNTL	,	V_344
"  R_008674_CP_STALLED_STAT1 = 0x%08X\n"	,	L_16
CP_STALLED_STAT2	,	V_622
radeon_wb_disable	,	F_267
CP_STALLED_STAT1	,	V_621
EFFECTIVE_L1_QUEUE_SIZE	,	F_96
ASIC_IS_X2	,	F_298
RB_BUFSZ	,	F_122
"IH: HPD3\n"	,	L_80
IH_RB_RPTR	,	V_913
SQ_LDS_RESOURCE_MGMT	,	V_558
VBLANK_ACK	,	V_861
current_vddci	,	V_177
sx_max_export_pos_size	,	V_493
"[drm] r600 flush TLB failed\n"	,	L_6
radeon_pcie_gen2	,	V_934
d3grph_int	,	V_846
disabled	,	V_221
radeon_surface_init	,	F_274
sq_thread_resource_mgmt	,	V_472
be32_to_cpup	,	F_123
HDP_NONSURFACE_BASE	,	V_387
PB0_PIF_PAIRING	,	V_957
PB1_PIF_PAIRING	,	V_959
NUMBER_OF_SETS	,	F_141
uvd_v1_0_init	,	F_256
sumo_set_uvd_clocks	,	F_10
bandwidth	,	V_239
RLC_ENABLE	,	V_728
evergreen_irq_ack	,	F_225
"radeon: MC ucode required for NI+.\n"	,	L_117
dpms_off_ps_idx	,	V_143
sq_num_cf_insts	,	V_495
EVERGREEN_MASTER_UPDATE_MODE	,	V_373
fw_data	,	V_409
GFX_POWER_GATING_SRC	,	V_730
r600_pcie_gart_init	,	F_283
pcie_lc_cntl_old	,	V_951
SMX_DC_CTL0	,	V_546
disable_l1	,	V_953
radeon_bo_init	,	F_279
DC_HPD3_INT_STATUS	,	V_193
priority_b_mark	,	V_282
sq_lds_resource_mgmt	,	V_468
RADEON_CP_PACKET2	,	V_920
SOFT_RESET_VMC	,	V_689
mdelay	,	F_9
JUNIPER_GB_ADDR_CONFIG_GOLDEN	,	V_500
ES_PRIO	,	F_156
CB_COLOR1_BASE	,	V_587
blackout	,	V_357
REDWOOD_GB_ADDR_CONFIG_GOLDEN	,	V_501
CG_DCLK_CNTL	,	V_73
radeon_ring	,	V_396
evergreen_golden_registers	,	V_6
blank_time	,	V_254
uvd_v2_2_resume	,	F_249
r600_irq_init	,	F_251
EFFECTIVE_L1_TLB_SIZE	,	F_95
MC_VM_SYSTEM_APERTURE_HIGH_ADDR	,	V_380
PCI_EXP_DEVCTL	,	V_99
WARN	,	F_222
CB_COLOR0_BASE	,	V_586
ETIMEDOUT	,	V_65
radeon_bo_unpin	,	F_200
DC_HPDx_SENSE	,	V_189
PLL_RAMP_UP_TIME_1_MASK	,	V_972
GB_ADDR_CONFIG	,	V_523
VM_L2_STATUS	,	V_668
NUM_PIPES_MASK	,	V_530
CHIP_HEMLOCK	,	V_5
ES_AND_GS_AUTO	,	V_571
evergreen_fini	,	F_289
UVD_UDEC_DBW_ADDR_CONFIG	,	V_529
PCIE_LC_SPEED_CNTL	,	V_940
full	,	V_241
"(%d) create RLC c bo failed\n"	,	L_32
WREG32	,	F_11
"evergreen_irq_set: hdmi 3\n"	,	L_60
gpu_addr	,	V_384
TA_CNTL_AUX	,	V_539
"IH ring buffer overflow (0x%08X, %d, %d)\n"	,	L_63
evergreen_pcie_gart_disable	,	F_99
LB_D4_VBLANK_INTERRUPT	,	V_869
"IH: HDMI4\n"	,	L_88
clock_info	,	V_168
VM_L2_CNTL2	,	V_319
VM_L2_CNTL3	,	V_320
FUS_MC_ARB_RAMCFG	,	V_510
VGT_NUM_INSTANCES	,	V_550
sq_thread_resource_mgmt_2	,	V_473
radeon_irq_kms_enable_hpd	,	F_52
evergreen_is_display_hung	,	F_188
RADEON_IS_IGP	,	V_325
CG_TS0_STATUS	,	V_132
CYPRESS_GB_ADDR_CONFIG_GOLDEN	,	V_499
LB_D1_VLINE_INTERRUPT	,	V_862
clear_state_obj	,	V_694
UPLL_PDIV_A	,	F_18
MC_VM_AGP_TOP	,	V_390
NUM_PS_THREADS	,	F_164
FUS_MC_VM_MD_L1_TLB0_CNTL	,	V_326
UPLL_PDIV_B	,	F_19
"evergreen_irq_set: hpd 6\n"	,	L_56
HDP_FLUSH_INVALIDATE_CACHE	,	V_601
AFMT_AUDIO_PACKET_CONTROL	,	V_816
__BIG_ENDIAN	,	F_118
FORCE_EOV_MAX_CLK_CNT	,	F_176
me_fw	,	V_410
GRBM_STATUS	,	V_617
CB_COLOR7_BASE	,	V_593
evergreen_pcie_gen2_enable	,	F_241
DC_HPD4_INTERRUPT	,	V_879
MC_FUS_VM_FB_OFFSET	,	V_385
next_rptr_gpu_addr	,	V_406
dummy_page	,	V_348
"Can't enable IRQ/MSI because no handler is installed\n"	,	L_38
TN_RLC_LB_CNTR_INIT	,	V_743
CACHE_FIFO_SIZE	,	F_149
DRM_MODE_FLAG_INTERLACE	,	V_293
UPLL_RESET_MASK	,	V_85
"IH: HPD5\n"	,	L_82
CGTS_USER_SYS_TCC_DISABLE	,	V_535
CHIP_SUMO2	,	V_21
"GPU not posted. posting now...\n"	,	L_115
atom_clock_dividers	,	V_58
RLC_HB_CNTL	,	V_733
DACB_AUTODETECT_INT_CONTROL	,	V_776
current_mclk	,	V_290
drm_device	,	V_179
CLIP_VTX_REORDER_ENA	,	V_604
CHIP_CAYMAN	,	V_626
EVERGREEN_CRTC_STATUS	,	V_102
PRIORITY_B_CNT	,	V_303
DC_HPD5_CONTROL	,	V_219
FETCH_FIFO_HIWATER	,	F_150
PACKET3_PREAMBLE_CNTL	,	V_431
CP_COHERENCY_BUSY	,	V_645
wm_high	,	V_277
"Failed to load MC firmware!\n"	,	L_102
numchan	,	V_606
RADEON_TILING_EG_MACRO_TILE_ASPECT_MASK	,	V_39
wptr	,	V_401
mc_arb_ramcfg	,	V_464
MCC_BUSY	,	V_664
reg_list	,	V_707
NUM_GS_THREADS	,	F_166
VGT_GS_VERTEX_REUSE	,	V_573
cypress_mgcg_init	,	V_9
disp_int	,	V_831
DC_LB_MEMORY_SPLIT	,	V_228
RADEON_RESET_DISPLAY	,	V_667
thermal_int	,	V_807
crtc	,	V_101
evergreen_get_number_of_dram_channels	,	F_59
PRIORITY_OFF	,	V_284
RREG32_PIF_PHY0	,	F_301
ps_thread_count	,	V_481
HDP_MEM_COHERENCY_FLUSH_CNTL	,	V_307
PAGE_SIZE	,	V_710
radeon_uvd_send_upll_ctlreq	,	F_16
EVERGREEN_CRTC4_REGISTER_OFFSET	,	V_772
requested_clock_mode_index	,	V_163
default_power_state_index	,	V_144
flags	,	V_148
LB_D2_VLINE_INTERRUPT	,	V_866
RREG32_PIF_PHY1	,	F_303
enabled	,	V_182
ptr_mask	,	V_887
num_crtc	,	V_108
DC_HPD5_INTERRUPT	,	V_880
PM_PROFILE_LOW_MH_IDX	,	V_153
PLL_POWER_STATE_IN_OFF_0_MASK	,	V_964
TA_BUSY	,	V_635
"IH: D6 vline\n"	,	L_77
pm_method	,	V_172
buffer_alloc	,	V_225
TN_CG_THERMAL_INT_CTRL	,	V_812
AFMT_STATUS	,	V_851
"IH: thermal high to low\n"	,	L_98
rb_bufsz	,	V_436
crtc_hung	,	V_627
VGA_HDP_CONTROL	,	V_362
NUM_CLIP_SEQ	,	F_180
TN_RLC_LB_CNTR_MAX	,	V_744
evergreen_page_flip	,	F_30
evergreen_irq_process	,	F_230
MULTI_PIF	,	V_958
SH_BUSY	,	V_633
restart_ih	,	V_899
evergreen_init_golden_registers	,	F_1
CP_SEM_WAIT_TIMER	,	V_446
next_rptr	,	V_398
dce4_is_in_vblank	,	F_23
RADEON_TILING_EG_BANKH_SHIFT	,	V_36
GRBM_GFX_INDEX	,	V_518
section	,	V_717
CG_MULT_THERMAL_STATUS	,	V_135
DMA_IDLE	,	V_649
disp_int_cont	,	V_833
CP_QUEUE_THRESHOLDS	,	V_537
r600_ring_init	,	F_280
MC_VM_MB_L1_TLB1_CNTL	,	V_334
"  GRBM_STATUS_SE1           = 0x%08X\n"	,	L_13
pcie_capability_write_word	,	F_22
GRPH_PFLIP_INT_CLEAR	,	V_858
"IH: GUI idle\n"	,	L_99
"r600_irq_set: sw int dma\n"	,	L_42
uvd_v1_0_fini	,	F_264
priority_a_cnt	,	V_283
UPLL_REF_DIV_MASK	,	V_90
"(%d) reserve RLC cp table bo failed\n"	,	L_28
"evergreen_irq_set: hdmi 5\n"	,	L_62
sumo_rlc_save_restore_register_list	,	V_916
radeon_power_state	,	V_164
SE_BROADCAST_WRITES	,	V_522
latency_hiding	,	V_275
DISP_INTERRUPT_STATUS	,	V_832
PRIORITY_A_CNT	,	V_302
NUM_ES_STACK_ENTRIES	,	F_173
radeon_ring_write	,	F_116
SPI_CONFIG_CNTL_1	,	V_552
r700_vram_gtt_location	,	F_184
CRTC_STATUS_FRAME_COUNT	,	V_759
done	,	V_72
"evergreen_irq_set: hpd 4\n"	,	L_54
evergreen_get_temp	,	F_34
PA_BUSY	,	V_631
radeon_bo_unref	,	F_202
max_tile_pipes	,	V_484
clear_state_gpu_addr	,	V_720
grbm_int_cntl	,	V_792
CHIP_REDWOOD	,	V_12
DC_HPD6_INTERRUPT	,	V_881
radeon_get_clock_info	,	F_275
UPLL_SLEEP_MASK	,	V_83
THERM_INT_MASK_HIGH	,	V_813
AFMT_AZ_FORMAT_WTRIG_MASK	,	V_817
gb_addr_config	,	V_462
EVERGREEN_VGA_MEMORY_BASE_ADDRESS	,	V_372
sr_ptr	,	V_713
shutdown	,	V_897
always_on_bitmap	,	V_735
"  R_00867C_CP_BUSY_STAT     = 0x%08X\n"	,	L_18
"IH: CP int: 0x%08x\n"	,	L_94
drm_connector	,	V_208
cayman_vm_decode_fault	,	F_237
evergreen_init	,	F_268
disp_clk_request_efficiency	,	V_245
rlc_fw	,	V_732
radeon_bo_fini	,	F_295
SYNC_GRADIENT	,	V_541
GRPH_INT_STATUS	,	V_844
EVERGREEN_CRTC_V_BLANK	,	V_104
PLL_POWER_STATE_IN_OFF_0	,	F_307
radeon_bo_reserve	,	F_198
r600_vram_scratch_fini	,	F_291
PLL_POWER_STATE_IN_OFF_1	,	F_309
addr	,	V_349
SOFT_RESET_VGT	,	V_441
radeon_agp_fini	,	F_294
SX_DEBUG_1	,	V_544
temp	,	V_126
vga_hdp_control	,	V_361
CB_BUSY	,	V_638
CP_RB_CNTL	,	V_412
reg_list_hdr_blk_index	,	V_702
src_id	,	V_890
VGT_BUSY_NO_DMA	,	V_640
cedar_golden_registers	,	V_15
SOFT_RESET_CP	,	V_438
RLC_UCODE_DATA	,	V_756
SQ_GPR_RESOURCE_MGMT_1	,	V_559
SQ_GPR_RESOURCE_MGMT_2	,	V_560
SQ_GPR_RESOURCE_MGMT_3	,	V_561
RLC_HB_WPTR_LSB_ADDR	,	V_745
NOOFCHAN_MASK	,	V_232
atomic_xchg	,	F_231
VM_CONTEXT0_PAGE_TABLE_BASE_ADDR	,	V_342
"force priority a to high\n"	,	L_4
CB_COLOR4_BASE	,	V_590
SOFT_RESET_CB	,	V_678
"GPU reset failed !\n"	,	L_111
RADEON_RESET_RLC	,	V_654
extent	,	V_718
dpm_thermal	,	V_825
CEDAR_GB_ADDR_CONFIG_GOLDEN	,	V_502
lb_fill_bw	,	V_266
atomic_set	,	F_239
dpms_on_ps_idx	,	V_145
vram_end	,	V_381
r6xx_remap_render_backend	,	F_137
radeon_card_posted	,	F_272
RLC_RQ_PENDING	,	V_652
RADEON_TILING_EG_BANKW_MASK	,	V_35
upper_32_bits	,	F_31
CB_COLOR6_BASE	,	V_592
"(%d) reserve RLC sr bo failed\n"	,	L_26
vtaps	,	V_270
dev	,	V_207
radeon_gart_table_vram_free	,	F_102
SPI_CONFIG_CNTL	,	V_551
NUM_HS_THREADS	,	F_168
VM_CONTEXT0_PAGE_TABLE_START_ADDR	,	V_337
MC_VM_MD_L1_TLB2_CNTL	,	V_331
ARRAY_SIZE	,	F_3
RLC_HB_RPTR	,	V_750
latency_watermark_b	,	V_280
latency_watermark_a	,	V_279
"(%d) map RLC cp table bo failed\n"	,	L_37
"evergreen_irq_set: vblank 1\n"	,	L_46
bankw	,	V_30
"IB initialization failed (%d).\n"	,	L_109
r700_cp_fini	,	F_284
CAYMAN_RLC_UCODE_SIZE	,	V_757
BANK_SELECT	,	F_93
"  VM_CONTEXT1_PROTECTION_FAULT_ADDR   0x%08X\n"	,	L_92
RANGE_PROTECTION_FAULT_ENABLE_DEFAULT	,	V_346
rptr_save_reg	,	V_400
CGTS_SYS_TCC_DISABLE	,	V_533
SQ_DYN_GPR_CNTL_PS_FLUSH_REQ	,	V_567
crtc_offset	,	V_118
evergreen_latency_watermark	,	F_71
EFFECTIVE_L2_QUEUE_SIZE	,	F_92
PB1_PIF_PWRDOWN_1	,	V_970
"IH: D3 vblank\n"	,	L_70
PB1_PIF_PWRDOWN_0	,	V_969
evergreen_cs_data	,	V_917
bankh	,	V_31
LB_D3_VLINE_INTERRUPT	,	V_868
LB_D6_VLINE_INTERRUPT	,	V_874
PM_METHOD_DPM	,	V_288
SRBM_SOFT_RESET	,	V_691
GRPH_INT_CONTROL	,	V_774
MC_VM_FB_LOCATION	,	V_386
EVERGREEN_GRPH_PRIMARY_SURFACE_ADDRESS_HIGH	,	V_122
bios	,	V_930
dclk_div	,	V_77
DMA_BUSY	,	V_651
evergreen_hpd_init	,	F_47
FORCE_EOV_MAX_REZ_CNT	,	F_177
"GPU softreset: 0x%08X\n"	,	L_23
CACHE_INVALIDATION	,	F_178
SYSTEM_ACCESS_MODE_NOT_IN_SYS	,	V_323
mc_vram_size	,	V_613
hpd	,	V_185
DC_HPD6_CONTROL	,	V_220
order_base_2	,	F_130
EVERGREEN_CRTC_CONTROL	,	V_109
vgt_cache_invalidation	,	V_477
"evergreen_irq_set: hpd 2\n"	,	L_52
radeon_irq_kms_pflip_irq_put	,	F_29
SQ_ALU_CONST_BUFFER_SIZE_HS_0	,	V_599
pci_resource_len	,	F_183
NUM_GS_STACK_ENTRIES	,	F_172
LB_D5_VBLANK_INTERRUPT	,	V_871
ENABLE_NEW_SMX_ADDRESS	,	V_545
radeon_fence_process	,	F_236
VC_AND_TC	,	V_570
config	,	V_426
DRM_DEBUG_KMS	,	F_78
queue_hdmi	,	V_894
CB_COLOR10_BASE	,	V_596
frame_count	,	V_356
"Card not posted and no BIOS - ignoring\n"	,	L_114
RADEON_RESET_SEM	,	V_658
CACHE_UPDATE_MODE	,	F_94
VGT_OUT_DEALLOC_CNTL	,	V_577
EVERGREEN_GRPH_SECONDARY_SURFACE_ADDRESS	,	V_121
UPLL_VCO_MODE_MASK	,	V_84
queue_thermal	,	V_895
evergreen_startup	,	F_240
afmt	,	V_829
radeon_gart_table_vram_pin	,	F_90
evergreen_pcie_gart_fini	,	F_101
evergreen_average_bandwidth	,	F_70
radeon_gart_fini	,	F_103
CHIP_ARUBA	,	V_734
CNTX_EMPTY_INT_ENABLE	,	V_761
clear_state_size	,	V_716
pcie_lc_cntl	,	V_950
DRM_MODE_CONNECTOR_LVDS	,	V_214
gart	,	V_312
LC_PMI_TO_L1_DIS	,	V_977
DC_HPD3_CONTROL	,	V_217
R600_CP_RB_RPTR	,	V_918
radeon_connector	,	V_211
"  R_00D034_DMA_STATUS_REG   = 0x%08X\n"	,	L_20
LC_L0S_INACTIVITY_MASK	,	V_961
speed_cntl	,	V_933
DRM_ERROR	,	F_126
CG_THERMAL_INT	,	V_815
cs_data	,	V_706
PCIE_LC_LINK_WIDTH_CNTL	,	V_944
hsc	,	V_298
CGTS_TCC_DISABLE	,	V_534
SQ_MS_FIFO_SIZES	,	V_554
crtcs	,	V_115
CHIP_JUNIPER	,	V_10
evergreen_available_bandwidth	,	F_68
CP_STAT	,	V_624
RADEON_GEM_DOMAIN_VRAM	,	V_711
HDP_ADDR_CONFIG	,	V_525
crtc_enabled	,	V_355
"IH: D3 vline\n"	,	L_71
LC_UPCONFIGURE_DIS	,	V_945
EVERGREEN_GRPH_UPDATE_LOCK	,	V_119
RADEON_IS_AGP	,	V_378
PB0_PIF_PWRDOWN_0	,	V_963
RADEON_TILING_EG_BANKH_MASK	,	V_37
PB0_PIF_PWRDOWN_1	,	V_966
VGT_VERTEX_REUSE_BLOCK_CNTL	,	V_576
LC_L1_INACTIVITY_MASK	,	V_962
pipe_offset	,	V_226
vclk	,	V_66
SC_BUSY	,	V_632
mode1	,	V_305
mode0	,	V_304
"evergreen_irq_set: vblank 3\n"	,	L_48
radeon_program_register_sequence	,	F_2
radeon_gem_fini	,	F_292
num_ses	,	V_482
AUTO_INVLD_EN	,	F_179
evergreen_irq_disable	,	F_226
DONE_FIFO_HIWATER	,	F_151
sx_debug_1	,	V_465
PIPE0_DMIF_BUFFER_CONTROL	,	V_229
SQ_CONFIG	,	V_555
CP_RB_RPTR	,	V_461
sx_num_of_sets	,	V_491
RREG32_PCIE_PORT	,	F_299
dpms_off_cm_idx	,	V_146
NOOFBANK_MASK	,	V_513
"(%d) map RLC c bo failed\n"	,	L_34
crtc_hdisplay	,	V_292
rptr	,	V_460
radeon_ring_test_lockup	,	F_196
RADEON_IS_PCIE	,	V_935
"(%d) pin RLC c bo failed\n"	,	L_33
CB_PERF_CTR0_SEL_1	,	V_579
CB_PERF_CTR0_SEL_0	,	V_578
max_hw_contexts	,	V_428
ib	,	V_395
lock	,	V_900
ASIC_IS_NODCE	,	F_106
RLC_SAVE_RESTORE_LIST_END_MARKER	,	V_715
ENABLE_L2_CACHE	,	V_316
RADEON_RING_TYPE_GFX_INDEX	,	V_423
ih	,	V_810
EVERGREEN_ADDR_SURF_MACRO_TILE_ASPECT_8	,	V_53
"IH: DMA1 trap\n"	,	L_100
DC_HPDx_INT_ACK	,	V_876
dce4_is_counter_moving	,	F_24
CB_COLOR5_BASE	,	V_591
sumo_pm_init_profile	,	F_36
EVERGREEN_ADDR_SURF_MACRO_TILE_ASPECT_1	,	V_50
vram_width	,	V_610
radeon_ib_pool_fini	,	F_288
CGTS_USER_TCC_DISABLE	,	V_536
r600_disable_interrupts	,	F_223
EVERGREEN_ADDR_SURF_MACRO_TILE_ASPECT_4	,	V_52
dram_bandwidth	,	V_247
EVERGREEN_ADDR_SURF_MACRO_TILE_ASPECT_2	,	V_51
DMIF_BUFFERS_ALLOCATED_COMPLETED	,	V_230
CP_ME_HALT	,	V_672
ROQ_IB2_START	,	F_139
cp_table_obj	,	V_695
GFX_POWER_GATING_ENABLE	,	V_729
evergreen_default_state	,	V_433
CONFIG_MEMSIZE	,	V_614
hdp_host_path_cntl	,	V_478
evergreen_average_bandwidth_vs_available_bandwidth	,	F_73
radeon_ring_test	,	F_131
status	,	V_896
DC_HPD2_INTERRUPT	,	V_877
evergreen_gpu_init	,	F_132
max_gs_threads	,	V_489
MC_VM_AGP_BASE	,	V_392
ring_size	,	V_444
LC_OTHER_SIDE_EVER_SENT_GEN2	,	V_942
max_stack_entries	,	V_490
CP_RB_BASE	,	V_458
"  GRBM_STATUS               = 0x%08X\n"	,	L_11
cg_scratch	,	V_68
evergreen_irq_suspend	,	F_227
VBLANK_INT_MASK	,	V_828
PM_PROFILE_LOW_SH_IDX	,	V_152
PA_SC_FORCE_EOV_MAX_CNTS	,	V_568
evergreen_fix_pci_max_read_req_size	,	F_20
radeon_ring_force_activity	,	F_195
HDP_NONSURFACE_SIZE	,	V_389
PLL_RAMP_UP_TIME_0_MASK	,	V_971
wrestler_golden_registers	,	V_18
u16	,	T_1
"IH: thermal low to high\n"	,	L_97
POWER_STATE_TYPE_BATTERY	,	V_150
dpm	,	V_907
evergreen_print_gpu_status_regs	,	F_186
radeon_fence_driver_init	,	F_276
"Unhandled interrupt: %d %d\n"	,	L_67
SOFT_RESET_RLC	,	V_686
PM_METHOD_PROFILE	,	V_173
"(%d) pin RLC cp_table bo failed\n"	,	L_36
"r600_irq_set: sw int dma1\n"	,	L_43
"IH: HDMI3\n"	,	L_87
PLL_POWER_STATE_IN_TXS2_1_MASK	,	V_968
crtc6	,	V_785
MC_VM_MD_L1_TLB1_CNTL	,	V_330
length_dw	,	V_408
MC_VM_SYSTEM_APERTURE_LOW_ADDR	,	V_379
"MC busy: 0x%08X, clearing.\n"	,	L_22
CP_ME_RAM_DATA	,	V_421
GRBM_CNTL	,	V_509
NUM_PS_STACK_ENTRIES	,	F_170
crtc1	,	V_780
crtc2	,	V_781
crtc3	,	V_782
crtc4	,	V_783
crtc5	,	V_784
audio_work	,	V_911
evergreen_pcie_gart_tlb_flush	,	F_85
"(%d) map RLC sr bo failed\n"	,	L_31
src_ptr	,	V_696
NUM_VS_STACK_ENTRIES	,	F_171
reg_list_blk_index	,	V_703
evergreen_mc_init	,	F_181
wake_up	,	F_234
CC_RB_BACKEND_DISABLE	,	V_521
toffset	,	V_127
grph1	,	V_793
grph2	,	V_794
grph3	,	V_795
pdev	,	V_98
grph4	,	V_796
evergreen_set_uvd_clocks	,	F_12
crtc_offsets	,	V_103
grph5	,	V_797
MC_VM_MB_L1_TLB2_CNTL	,	V_335
grph6	,	V_798
u32	,	V_7
num_clock_modes	,	V_158
mc	,	V_338
DC_HPDx_INT_POLARITY	,	V_201
tile_split	,	V_33
CG_SCRATCH1	,	V_69
evergreen_hpd_set_polarity	,	F_46
agp_base	,	V_393
radeon_crtc	,	V_113
data_return_bandwidth	,	V_248
evergreen_cp_resume	,	F_129
"evergreen_irq_set: vblank 5\n"	,	L_50
RMX_OFF	,	V_295
CP_PFP_UCODE_ADDR	,	V_416
CHIP_CEDAR	,	V_14
"IH: HDMI1\n"	,	L_85
SC_EARLYZ_TILE_FIFO_SIZE	,	F_147
PB1_PIF_CNTL	,	V_976
priority_a_mark	,	V_281
"Setting: vddci: %d\n"	,	L_3
SX_BUSY	,	V_634
max_src_lines_per_dst_line	,	V_265
gtt_start	,	V_339
CHIP_BONAIRE	,	V_709
num_heads	,	V_263
dividers	,	V_59
d1grph_int	,	V_843
dc_latency	,	V_261
VCLK_SRC_SEL_MASK	,	V_79
to_radeon_connector	,	F_50
EVERGREEN_CRTC5_REGISTER_OFFSET	,	V_773
VC_ENABLE	,	V_556
DCLK_SRC_SEL_MASK	,	V_80
SMX_BUFFER_SIZE	,	F_144
EVERGREEN_CRTC2_REGISTER_OFFSET	,	V_770
dfixed_mul	,	F_63
"evergreen startup failed on resume\n"	,	L_112
TN_RLC_LB_INIT_SIMD_MASK	,	V_742
radeon_fence_driver_fini	,	F_293
DCLK_SRC_SEL	,	F_14
evergreen_program_aspm	,	F_242
HDP_HOST_PATH_CNTL	,	V_602
cayman	,	V_736
CHIP_TURKS	,	V_25
PACKET3_ME_INITIALIZE	,	V_425
radeon_pm_get_type_index	,	F_37
bpp	,	V_250
"IH: D5 vline\n"	,	L_75
GRBM_READ_TIMEOUT	,	F_133
"evergreen_irq_set: hdmi 0\n"	,	L_57
evergreen_pm_misc	,	F_39
dev_warn	,	F_113
ARUBA_RLC_UCODE_SIZE	,	V_754
R600_RING_TYPE_DMA_INDEX	,	V_823
DC_HPD1_INTERRUPT	,	V_875
u64	,	T_2
si_get_csb_size	,	F_209
radeon_ib_pool_init	,	F_257
CP_ME_RAM_WADDR	,	V_419
evergreen_pcie_gart_enable	,	F_88
R600_WB_IH_WPTR_OFFSET	,	V_884
pm	,	V_140
disp_clk	,	V_246
cedar_mgcg_init	,	V_16
ps	,	V_165
aper_size	,	V_612
ALU_UPDATE_FIFO_HIWATER	,	F_152
"Update pending now high. Unlocking vupdate_lock.\n"	,	L_1
LC_L1_INACTIVITY	,	F_306
dclk	,	V_67
max_bus_speed	,	V_937
LATENCY_LOW_WATERMARK	,	F_80
vram_start	,	V_370
SX_EXPORT_BUFFER_SIZES	,	V_548
"IH: D4 vblank\n"	,	L_72
CG_UPLL_FUNC_CNTL_4	,	V_91
MC_VM_MD_L1_TLB0_CNTL	,	V_329
CG_UPLL_FUNC_CNTL_3	,	V_88
CG_UPLL_FUNC_CNTL_2	,	V_78
src_data	,	V_891
EVERGREEN_CRTC_DISP_READ_REQUEST_DISABLE	,	V_183
evergreen_line_buffer_adjust	,	F_55
"IH: HDMI5\n"	,	L_89
DC_HPD1_INT_STATUS	,	V_188
srbm_soft_reset	,	V_671
SOFT_RESET_VC	,	V_682
LC_DYN_LANES_PWR_STATE_MASK	,	V_973
RADEON_TILING_EG_BANKW_SHIFT	,	V_34
EVERGREEN_ADDR_SURF_BANK_WIDTH_4	,	V_44
TS0_ADC_DOUT_SHIFT	,	V_134
"IH: HPD2\n"	,	L_79
EVERGREEN_ADDR_SURF_BANK_WIDTH_1	,	V_42
radeon_uvd_calc_upll_dividers	,	F_15
EVERGREEN_ADDR_SURF_BANK_WIDTH_2	,	V_43
EVERGREEN_GRPH_UPDATE	,	V_117
vblank_sync	,	V_901
radeon_aspm	,	V_956
sc_prim_fifo_size	,	V_496
num_shader_engines	,	V_480
EVERGREEN_ADDR_SURF_BANK_WIDTH_8	,	V_45
L2_BUSY	,	V_669
TURKS_GB_ADDR_CONFIG_GOLDEN	,	V_507
DC_HPD1_CONTROL	,	V_215
CP_DEBUG	,	V_459
device	,	V_503
"(%d) reserve RLC c bo failed\n"	,	L_27
NUM_ES_GPRS	,	F_161
RLC_MC_CNTL	,	V_752
dws	,	V_698
RLC_HB_BASE	,	V_749
ring_index	,	V_892
PACKET3_INDIRECT_BUFFER	,	V_407
__be32	,	T_4
NUM_LS_GPRS	,	F_163
BIF_FB_EN	,	V_368
radeon_bo_pin	,	F_205
"IH: D2 vblank\n"	,	L_68
"Failed to init rlc BOs!\n"	,	L_103
RLC_UCODE_ADDR	,	V_755
min	,	F_69
MC_VM_AGP_BOT	,	V_391
SOFT_RESET_SEM	,	V_687
evergreen_resume	,	F_259
rdev	,	V_2
r600_rlc_stop	,	F_216
VLINE_STATUS	,	V_863
interlaced	,	V_271
SET_VOLTAGE_TYPE_ASIC_VDDCI	,	V_178
RLC_UCODE_CNTL	,	V_753
d6grph_int	,	V_849
dmif_req_bandwidth	,	V_249
THERM_INT_MASK_LOW	,	V_814
atomic_read	,	F_224
radeon_atombios_fini	,	F_296
profile_index	,	V_175
"IH: CP EOP\n"	,	L_95
radeon_uvd_init	,	F_281
hweight32	,	F_217
LC_L0S_INACTIVITY	,	F_305
uint32_t	,	T_5
power_state	,	V_157
reg_index	,	V_722
"r600_irq_process start: rptr %d, wptr %d\n"	,	L_64
connected	,	V_186
r600_dma_resume	,	F_255
LC_OTHER_SIDE_SUPPORTS_GEN2	,	V_943
MCD_BUSY	,	V_665
orig	,	V_949
disp_priority	,	V_296
PACKET3_SET_CONFIG_REG	,	V_402
NOOFBANK_SHIFT	,	V_514
DMA_CNTL	,	V_765
SQ_THREAD_RESOURCE_MGMT_2	,	V_563
radeon_ring_lock	,	F_125
evergreen_irq_set	,	F_221
bus	,	V_936
radeon_bo_kmap	,	F_206
SQ_ALU_CONST_BUFFER_SIZE_PS_0	,	V_598
radeon_device	,	V_1
PA_CL_ENHANCE	,	V_603
pflip	,	V_827
NUM_ES_THREADS	,	F_167
sx_max_export_smx_size	,	V_494
NUM_GS_GPRS	,	F_160
MC_SHARED_CHMAP	,	V_231
req_cm_idx	,	V_162
evergreen_mc_stop	,	F_105
hotplug_work	,	V_910
redwood_mgcg_init	,	V_13
EVERGREEN_GRPH_SECONDARY_SURFACE_ADDRESS_HIGH	,	V_120
LC_CLR_FAILED_SPD_CHANGE_CNT	,	V_947
PM_PROFILE_MID_SH_IDX	,	V_154
connector_type	,	V_212
REQUEST_TYPE	,	F_86
R600_WB_DMA_RPTR_OFFSET	,	V_921
grbm_soft_reset	,	V_670
drm_display_mode	,	V_222
MC_VM_MB_L1_TLB0_CNTL	,	V_333
evergreen_pm_prepare	,	F_41
"evergreen_irq_set: hdmi 2\n"	,	L_59
PACKET3_MEM_WRITE	,	V_405
radeon_ring_init	,	F_253
LB_D1_VBLANK_INTERRUPT	,	V_859
max_gprs	,	V_487
DC_HPDx_INT_EN	,	V_811
COMPUTE_ENGINE_PLL_PARAM	,	V_60
CB_COLOR11_BASE	,	V_597
"IH: UVD int: 0x%08x\n"	,	L_90
evergreen_bandwidth_update	,	F_82
mode_info	,	V_114
VS_PRIO	,	F_154
evergreen_pre_page_flip	,	F_26
juniper_mgcg_init	,	V_11
idx	,	V_139
CAYMAN_RING_TYPE_CP1_INDEX	,	V_820
radeon_wb_fini	,	F_287
installed	,	V_809
CP_RB_RPTR_ADDR	,	V_452
ENABLE_CONTEXT	,	V_345
MC_SHARED_BLACKOUT_CNTL	,	V_366
VGT_BUSY	,	V_636
GRPH_PFLIP_INT_OCCURRED	,	V_857
"force priority b to high\n"	,	L_5
queue_hotplug	,	V_893
printk	,	F_87
ENABLE_L2_PTE_CACHE_LRU_UPDATE_BY_WRITE	,	V_318
radeon_irq_kms_init	,	F_250
wb	,	V_404
LC_CURRENT_DATA_RATE	,	V_941
CG_THERMAL_STATUS	,	V_138
dev_err	,	F_89
RB_NO_UPDATE	,	V_414
SE_INDEX	,	F_136
"IH: D6 vblank\n"	,	L_76
wm	,	V_235
tile_config	,	V_512
CNTX_BUSY_INT_ENABLE	,	V_760
SSEN_MASK	,	V_87
ni_init_microcode	,	F_244
EVERGREEN_CRTC_STATUS_POSITION	,	V_107
PRIORITY_MARK_MASK	,	V_299
disp_dram_allocation	,	V_242
VTX_DONE_DELAY	,	F_148
NUM_VS_GPRS	,	F_158
mask	,	V_727
sq_stack_resource_mgmt_2	,	V_475
sq_stack_resource_mgmt_1	,	V_474
EVERGREEN_MASTER_UPDATE_LOCK	,	V_369
afmt_status5	,	V_855
sq_stack_resource_mgmt_3	,	V_476
afmt_status6	,	V_856
evergreen_tiling_fields	,	F_4
LC_GEN2_EN_STRAP	,	V_948
"IH: HPD4\n"	,	L_81
CC_GC_SHADER_PIPE_CONFIG	,	V_738
"radeon: IH init failed (%d).\n"	,	L_107
LB_D4_VLINE_INTERRUPT	,	V_870
voltage	,	V_167
NUM_CLAUSE_TEMP_GPRS	,	F_159
rv515_vga_render_disable	,	F_114
SOFT_RESET_DMA	,	V_684
radeon_mc_wait_for_idle	,	F_110
CP_SEM_INCOMPLETE_TIMER_CNTL	,	V_447
DMIF_BUFFERS_ALLOCATED	,	F_58
UPLL_PDIV_B_MASK	,	V_94
PLL_RAMP_UP_TIME_0	,	F_311
save_restore_gpu_addr	,	V_712
PLL_RAMP_UP_TIME_1	,	F_312
CP_RB_WPTR_DELAY	,	V_448
dma_cntl1	,	V_806
afmt_status3	,	V_853
RB_OVERFLOW	,	V_886
afmt_status4	,	V_854
afmt_status1	,	V_850
base	,	V_227
afmt_status2	,	V_852
evergreen_default_size	,	V_430
LATENCY_WATERMARK_MASK	,	F_79
max_simds	,	V_485
INSTANCE_BROADCAST_WRITES	,	V_519
HDP_MISC_CNTL	,	V_600
r600_scratch_init	,	F_273
caicos_golden_registers	,	V_28
dev_info	,	F_187
dfixed_trunc	,	F_64
"IH: D4 vline\n"	,	L_73
EVERGREEN_VGA_MEMORY_BASE_ADDRESS_HIGH	,	V_371
cp_me	,	V_424
PACKET3_CLEAR_STATE	,	V_435
radeon_wb_init	,	F_247
reg_count	,	V_719
VM_CONTEXT0_PAGE_TABLE_END_ADDR	,	V_340
SPI_BUSY	,	V_639
evergreen_cp_load_microcode	,	F_119
evergreen_get_ih_wptr	,	F_228
actual_temp	,	V_128
EVERGREEN_CRTC_MASTER_EN	,	V_110
CHIP_CYPRESS	,	V_4
RADEON_TILING_EG_TILE_SPLIT_SHIFT	,	V_40
"Expecting atombios for evergreen GPU\n"	,	L_113
MC_VM_MD_L1_TLB3_CNTL	,	V_332
vga_render_control	,	V_359
ring_int	,	V_818
evergreen_hpd_fini	,	F_53
UPLL_FB_DIV_MASK	,	V_89
"  SRBM_STATUS               = 0x%08X\n"	,	L_14
"No VRAM object for PCIE GART.\n"	,	L_7
evergreen_gfx_is_lockup	,	F_193
work	,	V_912
DISP_INTERRUPT_STATUS_CONTINUE2	,	V_836
DISP_INTERRUPT_STATUS_CONTINUE3	,	V_838
DISP_INTERRUPT_STATUS_CONTINUE4	,	V_840
DISP_INTERRUPT_STATUS_CONTINUE5	,	V_842
reg_list_mc_addr	,	V_704
cp_table_ptr	,	V_726
aper_base	,	V_611
r600_audio_fini	,	F_263
RLC_HB_WPTR_MSB_ADDR	,	V_746
GRBM_RQ_PENDING	,	V_659
TRAP_ENABLE	,	V_763
radeon_ring_unlock_commit	,	F_128
RB_RPTR_WR_ENA	,	V_449
chansize	,	V_605
SRBM_STATUS	,	V_306
UVD_RBC_RB_RPTR	,	V_925
radeon_irq_kms_fini	,	F_252
evergreen_program_watermarks	,	F_75
EVERGREEN_CRTC1_REGISTER_OFFSET	,	V_769
usec_timeout	,	V_124
LB_D5_VLINE_INTERRUPT	,	V_872
kfree	,	F_297
CF_RQ_PENDING	,	V_642
cursor_line_pair_return_time	,	V_260
PIPE0_LATENCY_CONTROL	,	V_301
max_backends	,	V_486
COLOR_BUFFER_SIZE	,	F_142
r600_dma_fini	,	F_285
INT_MASK	,	V_767
"evergreen_irq_set: hpd 5\n"	,	L_55
DC_HPD4_INT_STATUS	,	V_195
RESPONSE_TYPE_MASK	,	V_309
LB_D2_VBLANK_INTERRUPT	,	V_865
radeon_update_display_priority	,	F_83
CB_COLOR9_BASE	,	V_595
VM_CONTEXT1_PROTECTION_FAULT_STATUS	,	V_905
wm_low	,	V_276
cp_table_gpu_addr	,	V_725
gtt_size	,	V_351
evergreen_mc_wait_for_idle	,	F_84
CHIP_SUMO	,	V_19
MCB_NON_DISPLAY_BUSY	,	V_663
max_shader_engines	,	V_737
evergreen_mc_resume	,	F_111
radeon_wait_for_vblank	,	F_108
radeon_dpm_get_mclk	,	F_76
VLINE_ACK	,	V_864
hpd1	,	V_786
hpd2	,	V_787
hpd3	,	V_788
hpd4	,	V_789
hpd5	,	V_790
LS2_EXIT_TIME_MASK	,	V_975
hpd6	,	V_791
dpms_on_cm_idx	,	V_147
UPLL_FB_DIV	,	F_17
rb_disable_bitmap	,	V_517
RADEON_RESET_DMA	,	V_650
CAYMAN_DMA1_CNTL	,	V_762
robj	,	V_313
EINVAL	,	V_314
RLC_CNTL	,	V_731
RADEON_RESET_MC	,	V_666
evergreen_agp_enable	,	F_104
UPLL_BYPASS_EN_MASK	,	V_82
udelay	,	F_32
DC_HPDx_EN	,	V_210
"evergreen_irq_set: hdmi 4\n"	,	L_61
NOOFCHAN_SHIFT	,	V_233
arb_control3	,	V_286
high_to_low	,	V_909
VMC_BUSY	,	V_660
RADEON_TILING_EG_TILE_SPLIT_MASK	,	V_41
GRBM_INT_CNTL	,	V_766
SCRATCH_ADDR	,	V_455
DISABLE_CUBE_ANISO	,	V_540
data	,	V_415
RADEON_RESET_COMPUTE	,	V_676
table_addr	,	V_343
EVERGREEN_PM4_UCODE_SIZE	,	V_420
CHIP_PALM	,	V_17
evergreen_mc_program	,	F_112
SRBM_STATUS2	,	V_620
lower_32_bits	,	F_211
vclk_div	,	V_76
SYNC_ALIGNER	,	V_543
"IH: D1 vline\n"	,	L_66
d4grph_int	,	V_847
VGA_RENDER_CONTROL	,	V_360
to_radeon_crtc	,	F_43
PM_PROFILE_DEFAULT_IDX	,	V_142
SQ_STACK_RESOURCE_MGMT_2	,	V_565
SQ_STACK_RESOURCE_MGMT_1	,	V_564
MC_VM_MB_L1_TLB3_CNTL	,	V_336
SQ_STACK_RESOURCE_MGMT_3	,	V_566
profiles	,	V_141
CP_ME_RAM_RADDR	,	V_422
pci_resource_start	,	F_182
vram_scratch	,	V_383
CG_VCLK_CNTL	,	V_70
SEM_BUSY	,	V_657
dfixed_const	,	F_61
"GPU fault detected: %d 0x%08x\n"	,	L_91
DMA_PACKET_NOP	,	V_924
radeon_gart_restore	,	F_91
STQ_SPLIT	,	F_140
"IH: HPD6\n"	,	L_83
VM_CONTEXT1_CNTL	,	V_350
available_bandwidth	,	V_258
PACKET3_PREAMBLE_BEGIN_CLEAR_STATE	,	V_432
schedule_work	,	F_238
DISP_INTERRUPT_STATUS_CONTINUE	,	V_834
PLL_POWER_STATE_IN_TXS2_0_MASK	,	V_965
"GRBM_SOFT_RESET=0x%08X\n"	,	L_24
EVERGREEN_CRTC_BLANK_DATA_EN	,	V_364
sc_hiz_tile_fifo_size	,	V_497
NUM_LS_STACK_ENTRIES	,	F_175
si_get_csb_buffer	,	F_212
evergreen_check_latency_hiding	,	F_74
RB_BLKSZ	,	F_121
"evergreen_irq_set: vblank 0\n"	,	L_45
"Failed to load firmware!\n"	,	L_101
reset_mask	,	V_630
radeon_get_bios	,	F_269
WREG32_PIF_PHY0	,	F_302
WREG32_PIF_PHY1	,	F_304
UPLL_SPARE_ISPARE9	,	V_92
ready	,	V_352
evergreen_ring_ib_execute	,	F_115
radeon_agp_disable	,	F_278
DMA_RB_WPTR	,	V_923
radeon_atombios_init	,	F_271
DC_HPD3_INT_CONTROL	,	V_203
TIME_STAMP_INT_ENABLE	,	V_819
pixel_period	,	V_278
DC_HPDx_RX_INT_TIMER	,	F_49
UVD_UDEC_ADDR_CONFIG	,	V_527
line_fill_time	,	V_267
SUMO2_GB_ADDR_CONFIG_GOLDEN	,	V_505
dma_cntl	,	V_805
DC_HPD4_CONTROL	,	V_218
NUM_PS_GPRS	,	F_157
evergreen_golden_registers2	,	V_8
vblank_queue	,	V_902
radeon_bo_unreserve	,	F_201
EVERGREEN_GRPH_PRIMARY_SURFACE_ADDRESS	,	V_123
LATENCY_HIGH_WATERMARK	,	F_81
sclk	,	V_244
mtaspect	,	V_32
fixed20_12	,	T_3
AFMT_AZ_FORMAT_WTRIG	,	V_882
crtc_id	,	V_111
