[2025-09-17 19:07:03] START suite=cs trace=classification_phase3_core3
CMD: ./bin/champsim -c -w 20000000 -i 100000000 /home/ho/prefetch_aware_insertion_ptr/traces/cs/classification_phase3_core3.trace.xz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
Heartbeat CPU 0 instructions: 10000000 cycles: 4167944 heartbeat IPC: 2.399 cumulative IPC: 2.399 (Simulation time: 00 hr 00 min 48 sec)
Heartbeat CPU 0 instructions: 20000001 cycles: 6308603 heartbeat IPC: 4.671 cumulative IPC: 3.17 (Simulation time: 00 hr 01 min 16 sec)
Warmup finished CPU 0 instructions: 20000001 cycles: 6308603 cumulative IPC: 3.17 (Simulation time: 00 hr 01 min 16 sec)
Warmup complete CPU 0 instructions: 20000001 cycles: 6308603 cumulative IPC: 3.17 (Simulation time: 00 hr 01 min 16 sec)
Heartbeat CPU 0 instructions: 30000002 cycles: 18293908 heartbeat IPC: 0.8344 cumulative IPC: 0.8344 (Simulation time: 00 hr 02 min 27 sec)
Heartbeat CPU 0 instructions: 40000004 cycles: 30859056 heartbeat IPC: 0.7959 cumulative IPC: 0.8146 (Simulation time: 00 hr 03 min 49 sec)
Heartbeat CPU 0 instructions: 50000004 cycles: 44455423 heartbeat IPC: 0.7355 cumulative IPC: 0.7864 (Simulation time: 00 hr 05 min 13 sec)
Heartbeat CPU 0 instructions: 60000008 cycles: 58609092 heartbeat IPC: 0.7065 cumulative IPC: 0.7648 (Simulation time: 00 hr 06 min 45 sec)
Heartbeat CPU 0 instructions: 70000008 cycles: 72736063 heartbeat IPC: 0.7079 cumulative IPC: 0.7527 (Simulation time: 00 hr 08 min 15 sec)
Heartbeat CPU 0 instructions: 80000008 cycles: 87468799 heartbeat IPC: 0.6788 cumulative IPC: 0.7393 (Simulation time: 00 hr 09 min 48 sec)
Heartbeat CPU 0 instructions: 90000011 cycles: 102661414 heartbeat IPC: 0.6582 cumulative IPC: 0.7265 (Simulation time: 00 hr 11 min 18 sec)
*** Reached end of trace: (0, "/home/ho/prefetch_aware_insertion_ptr/traces/cs/classification_phase3_core3.trace.xz")
Heartbeat CPU 0 instructions: 100000011 cycles: 117841842 heartbeat IPC: 0.6587 cumulative IPC: 0.7173 (Simulation time: 00 hr 12 min 45 sec)
Heartbeat CPU 0 instructions: 110000014 cycles: 132954386 heartbeat IPC: 0.6617 cumulative IPC: 0.7106 (Simulation time: 00 hr 14 min 10 sec)
Simulation finished CPU 0 instructions: 100000004 cycles: 142505580 cumulative IPC: 0.7017 (Simulation time: 00 hr 15 min 36 sec)
Simulation complete CPU 0 instructions: 100000004 cycles: 142505580 cumulative IPC: 0.7017 (Simulation time: 00 hr 15 min 36 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/prefetch_aware_insertion_ptr/traces/cs/classification_phase3_core3.trace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 0.7017 instructions: 100000004 cycles: 142505580
CPU 0 Branch Prediction Accuracy: 99.9% MPKI: 0.00262 Average ROB Occupancy at Mispredict: 9.058e+05
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.00122
BRANCH_INDIRECT: 0.00129
BRANCH_CONDITIONAL: 0.00011
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0


====Backend Stall Breakdown====
ROB_STALL: 493168
LQ_STALL: 0
SQ_STALL: 166241


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: 86.360504
REPLAY_LOAD: 77.90724
NON_REPLAY_LOAD: 50.77356

== Total ==
ADDR_TRANS: 110196
REPLAY_LOAD: 310772
NON_REPLAY_LOAD: 72200

== Counts ==
ADDR_TRANS: 1276
REPLAY_LOAD: 3989
NON_REPLAY_LOAD: 1422

cpu0->cpu0_STLB TOTAL        ACCESS:     752910 HIT:     552999 MISS:     199911 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:     752910 HIT:     552999 MISS:     199911 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 166.4 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:    1516239 HIT:     492916 MISS:    1023323 MSHR_MERGE:      24301
cpu0->cpu0_L2C LOAD         ACCESS:     729280 HIT:     190082 MISS:     539198 MSHR_MERGE:         41
cpu0->cpu0_L2C RFO          ACCESS:      62822 HIT:      48962 MISS:      13860 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:     205404 HIT:      83305 MISS:     122099 MSHR_MERGE:      24260
cpu0->cpu0_L2C WRITE        ACCESS:      79049 HIT:      78633 MISS:        416 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:     439684 HIT:      91934 MISS:     347750 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:     152356 ISSUED:     152356 USEFUL:      45048 USELESS:      23028
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 88.69 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:    6172675 HIT:    6168863 MISS:       3812 MSHR_MERGE:       1348
cpu0->cpu0_L1I LOAD         ACCESS:    6172675 HIT:    6168863 MISS:       3812 MSHR_MERGE:       1348
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 144 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   11228068 HIT:    9634670 MISS:    1593398 MSHR_MERGE:     310994
cpu0->cpu0_L1D LOAD         ACCESS:    9198595 HIT:    8270672 MISS:     927923 MSHR_MERGE:     201107
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:     189347 HIT:     122881 MISS:      66466 MSHR_MERGE:      13386
cpu0->cpu0_L1D WRITE        ACCESS:    1375346 HIT:    1216473 MISS:     158873 MSHR_MERGE:      96049
cpu0->cpu0_L1D TRANSLATION  ACCESS:     464780 HIT:      24644 MISS:     440136 MSHR_MERGE:        452
cpu0->cpu0_L1D PREFETCH REQUESTED:     189347 ISSUED:     189347 USEFUL:      29218 USELESS:      22842
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 72.68 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:    5179821 HIT:    5179149 MISS:        672 MSHR_MERGE:        395
cpu0->cpu0_ITLB LOAD         ACCESS:    5179821 HIT:    5179149 MISS:        672 MSHR_MERGE:        395
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 444.8 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   10556642 HIT:    9579384 MISS:     977258 MSHR_MERGE:     224625
cpu0->cpu0_DTLB LOAD         ACCESS:   10556642 HIT:    9579384 MISS:     977258 MSHR_MERGE:     224625
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 48.27 cycles
cpu0->LLC TOTAL        ACCESS:    1013475 HIT:     211566 MISS:     801909 MSHR_MERGE:         19
cpu0->LLC LOAD         ACCESS:     539157 HIT:      90005 MISS:     449152 MSHR_MERGE:          0
cpu0->LLC RFO          ACCESS:      13860 HIT:        256 MISS:      13604 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:      97839 HIT:      16834 MISS:      81005 MSHR_MERGE:         19
cpu0->LLC WRITE        ACCESS:      14869 HIT:      14746 MISS:        123 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:     347750 HIT:      89725 MISS:     258025 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 92.81 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:      28034
  ROW_BUFFER_MISS:     773733
  AVG DBUS CONGESTED CYCLE: 5.24
Channel 0 WQ ROW_BUFFER_HIT:       3997
  ROW_BUFFER_MISS:      10520
  FULL:          0
Channel 0 REFRESHES ISSUED:      11876

==== TLB→Cache/MEM Breakdown (ROI totals across all caches) ====

DTLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0       493342        56931        37863        86010
---------------------------------------------------------------
  STLB miss resolved @ L1D                0         1051         7511         6114        40261
  STLB miss resolved @ L2C                0         3513        25233        11884       111177
  STLB miss resolved @ LLC                0         2243        16668        14392        92984
  STLB miss resolved @ MEM                0         1322        16464        59810       248305

ITLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                 48            5           12            0          169
---------------------------------------------------------------
  STLB miss resolved @ L1D                1            1            0            0          105
  STLB miss resolved @ L2C                2            0            0            0            4
  STLB miss resolved @ LLC                0            2            0            0            7
  STLB miss resolved @ MEM               20            3            6            2          483
[2025-09-17 19:22:40] END   suite=cs trace=classification_phase3_core3 (rc=0)
