// Seed: 4273057785
module module_0 ();
  wire id_1;
  module_3 modCall_1 (
      id_1,
      id_1,
      id_1,
      id_1
  );
  assign module_2.id_0 = 0;
endmodule
module module_1 ();
  assign id_1 = 1;
  module_0 modCall_1 ();
endmodule
module module_2 (
    input  uwire id_0,
    output wire  id_1,
    input  wor   id_2,
    input  uwire id_3,
    input  tri0  id_4
);
  tri id_6;
  module_0 modCall_1 ();
  assign id_6 = id_4 >= id_4;
endmodule
module module_3 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  input wire id_3;
  output wire id_2;
  inout wire id_1;
  assign id_2 = id_3;
  wire id_5 = id_1;
endmodule
