{"identifier":{"url":"doc:\/\/VHDLMachines\/documentation\/VHDLMachines\/ArrangementVHDLRepresentable","interfaceLanguage":"swift"},"kind":"symbol","hierarchy":{"paths":[["doc:\/\/VHDLMachines\/documentation\/VHDLMachines"]]},"primaryContentSections":[{"kind":"declarations","declarations":[{"platforms":["Linux"],"languages":["swift"],"tokens":[{"kind":"keyword","text":"protocol"},{"kind":"text","text":" "},{"kind":"identifier","text":"ArrangementVHDLRepresentable"}]}]},{"kind":"content","content":[{"type":"heading","level":2,"text":"Overview","anchor":"overview"},{"type":"paragraph","inlineContent":[{"type":"text","text":"This type allows multiple representations to be created by conforming to this protocol."}]}]}],"schemaVersion":{"major":0,"patch":0,"minor":3},"abstract":[{"type":"text","text":"An arrangement representation in "},{"code":"VHDL","type":"codeVoice"},{"type":"text","text":"."}],"relationshipsSections":[{"kind":"relationships","title":"Conforming Types","identifiers":["doc:\/\/VHDLMachines\/documentation\/VHDLMachines\/ArrangementRepresentation"],"type":"conformingTypes"}],"sections":[],"metadata":{"navigatorTitle":[{"kind":"identifier","text":"ArrangementVHDLRepresentable"}],"symbolKind":"protocol","externalID":"s:12VHDLMachines28ArrangementVHDLRepresentableP","fragments":[{"kind":"keyword","text":"protocol"},{"kind":"text","text":" "},{"kind":"identifier","text":"ArrangementVHDLRepresentable"}],"roleHeading":"Protocol","title":"ArrangementVHDLRepresentable","modules":[{"name":"VHDLMachines"}],"role":"symbol"},"variants":[{"traits":[{"interfaceLanguage":"swift"}],"paths":["\/documentation\/vhdlmachines\/arrangementvhdlrepresentable"]}],"topicSections":[{"title":"Initializers","identifiers":["doc:\/\/VHDLMachines\/documentation\/VHDLMachines\/ArrangementVHDLRepresentable\/init(arrangement:name:createMachine:)"]},{"title":"Instance Properties","identifiers":["doc:\/\/VHDLMachines\/documentation\/VHDLMachines\/ArrangementVHDLRepresentable\/architecture","doc:\/\/VHDLMachines\/documentation\/VHDLMachines\/ArrangementVHDLRepresentable\/arrangement","doc:\/\/VHDLMachines\/documentation\/VHDLMachines\/ArrangementVHDLRepresentable\/entity","doc:\/\/VHDLMachines\/documentation\/VHDLMachines\/ArrangementVHDLRepresentable\/file-8ehcg","doc:\/\/VHDLMachines\/documentation\/VHDLMachines\/ArrangementVHDLRepresentable\/includes","doc:\/\/VHDLMachines\/documentation\/VHDLMachines\/ArrangementVHDLRepresentable\/machines","doc:\/\/VHDLMachines\/documentation\/VHDLMachines\/ArrangementVHDLRepresentable\/name"]}],"references":{"doc://VHDLMachines/documentation/VHDLMachines/ArrangementVHDLRepresentable/includes":{"role":"symbol","title":"includes","required":true,"identifier":"doc:\/\/VHDLMachines\/documentation\/VHDLMachines\/ArrangementVHDLRepresentable\/includes","fragments":[{"text":"var","kind":"keyword"},{"text":" ","kind":"text"},{"kind":"identifier","text":"includes"},{"kind":"text","text":": ["},{"preciseIdentifier":"s:11VHDLParsing7IncludeO","kind":"typeIdentifier","text":"Include"},{"text":"]","kind":"text"}],"url":"\/documentation\/vhdlmachines\/arrangementvhdlrepresentable\/includes","abstract":[{"type":"text","text":"The includes of the representation."}],"kind":"symbol","type":"topic"},"doc://VHDLMachines/documentation/VHDLMachines/ArrangementVHDLRepresentable/name":{"identifier":"doc:\/\/VHDLMachines\/documentation\/VHDLMachines\/ArrangementVHDLRepresentable\/name","type":"topic","kind":"symbol","fragments":[{"text":"var","kind":"keyword"},{"text":" ","kind":"text"},{"kind":"identifier","text":"name"},{"text":": ","kind":"text"},{"preciseIdentifier":"s:11VHDLParsing12VariableNameV","kind":"typeIdentifier","text":"VariableName"}],"role":"symbol","title":"name","required":true,"url":"\/documentation\/vhdlmachines\/arrangementvhdlrepresentable\/name","abstract":[{"text":"The name of the arrangement.","type":"text"}]},"doc://VHDLMachines/documentation/VHDLMachines/ArrangementRepresentation":{"type":"topic","navigatorTitle":[{"kind":"identifier","text":"ArrangementRepresentation"}],"role":"symbol","identifier":"doc:\/\/VHDLMachines\/documentation\/VHDLMachines\/ArrangementRepresentation","kind":"symbol","abstract":[{"type":"text","text":"This representation simply instantiates the machines within itâ€™s scope."}],"url":"\/documentation\/vhdlmachines\/arrangementrepresentation","title":"ArrangementRepresentation","fragments":[{"kind":"keyword","text":"struct"},{"kind":"text","text":" "},{"kind":"identifier","text":"ArrangementRepresentation"}]},"doc://VHDLMachines/documentation/VHDLMachines/ArrangementVHDLRepresentable/file-8ehcg":{"required":true,"defaultImplementations":1,"type":"topic","abstract":[{"type":"text","text":"The combined "},{"code":"VHDLFile","type":"codeVoice"},{"type":"text","text":" of the representation."}],"fragments":[{"text":"var","kind":"keyword"},{"text":" ","kind":"text"},{"text":"file","kind":"identifier"},{"text":": ","kind":"text"},{"preciseIdentifier":"s:11VHDLParsing8VHDLFileV","text":"VHDLFile","kind":"typeIdentifier"}],"url":"\/documentation\/vhdlmachines\/arrangementvhdlrepresentable\/file-8ehcg","identifier":"doc:\/\/VHDLMachines\/documentation\/VHDLMachines\/ArrangementVHDLRepresentable\/file-8ehcg","title":"file","kind":"symbol","role":"symbol"},"doc://VHDLMachines/documentation/VHDLMachines/ArrangementVHDLRepresentable/arrangement":{"fragments":[{"text":"var","kind":"keyword"},{"kind":"text","text":" "},{"text":"arrangement","kind":"identifier"},{"text":": ","kind":"text"},{"kind":"typeIdentifier","text":"Arrangement","preciseIdentifier":"s:12VHDLMachines11ArrangementV"}],"title":"arrangement","role":"symbol","type":"topic","identifier":"doc:\/\/VHDLMachines\/documentation\/VHDLMachines\/ArrangementVHDLRepresentable\/arrangement","required":true,"url":"\/documentation\/vhdlmachines\/arrangementvhdlrepresentable\/arrangement","kind":"symbol","abstract":[{"text":"The arrangement this represents.","type":"text"}]},"doc://VHDLMachines/documentation/VHDLMachines/ArrangementVHDLRepresentable/machines":{"required":true,"abstract":[{"type":"text","text":"The machines within the representation."}],"type":"topic","role":"symbol","url":"\/documentation\/vhdlmachines\/arrangementvhdlrepresentable\/machines","identifier":"doc:\/\/VHDLMachines\/documentation\/VHDLMachines\/ArrangementVHDLRepresentable\/machines","title":"machines","kind":"symbol","fragments":[{"kind":"keyword","text":"var"},{"kind":"text","text":" "},{"kind":"identifier","text":"machines"},{"kind":"text","text":": [any "},{"kind":"typeIdentifier","text":"MachineVHDLRepresentable","preciseIdentifier":"s:12VHDLMachines24MachineVHDLRepresentableP"},{"kind":"text","text":"]"}]},"doc://VHDLMachines/documentation/VHDLMachines/ArrangementVHDLRepresentable/init(arrangement:name:createMachine:)":{"kind":"symbol","fragments":[{"kind":"identifier","text":"init"},{"text":"?(","kind":"text"},{"text":"arrangement","kind":"externalParam"},{"text":": ","kind":"text"},{"text":"Arrangement","preciseIdentifier":"s:12VHDLMachines11ArrangementV","kind":"typeIdentifier"},{"text":", ","kind":"text"},{"text":"name","kind":"externalParam"},{"text":": ","kind":"text"},{"text":"VariableName","preciseIdentifier":"s:11VHDLParsing12VariableNameV","kind":"typeIdentifier"},{"text":", ","kind":"text"},{"text":"createMachine","kind":"externalParam"},{"kind":"text","text":": ("},{"kind":"typeIdentifier","text":"Machine","preciseIdentifier":"s:12VHDLMachines7MachineV"},{"text":", ","kind":"text"},{"preciseIdentifier":"s:11VHDLParsing12VariableNameV","text":"VariableName","kind":"typeIdentifier"},{"kind":"text","text":") -> (any "},{"preciseIdentifier":"s:12VHDLMachines24MachineVHDLRepresentableP","kind":"typeIdentifier","text":"MachineVHDLRepresentable"},{"text":")?)","kind":"text"}],"role":"symbol","abstract":[{"type":"text","text":"Create an arrangement representation in "},{"type":"codeVoice","code":"VHDL"},{"text":".","type":"text"}],"title":"init(arrangement:name:createMachine:)","type":"topic","required":true,"identifier":"doc:\/\/VHDLMachines\/documentation\/VHDLMachines\/ArrangementVHDLRepresentable\/init(arrangement:name:createMachine:)","url":"\/documentation\/vhdlmachines\/arrangementvhdlrepresentable\/init(arrangement:name:createmachine:)"},"doc://VHDLMachines/documentation/VHDLMachines/ArrangementVHDLRepresentable/architecture":{"type":"topic","role":"symbol","identifier":"doc:\/\/VHDLMachines\/documentation\/VHDLMachines\/ArrangementVHDLRepresentable\/architecture","kind":"symbol","abstract":[{"type":"text","text":"The architecture of the representation."}],"url":"\/documentation\/vhdlmachines\/arrangementvhdlrepresentable\/architecture","required":true,"title":"architecture","fragments":[{"kind":"keyword","text":"var"},{"kind":"text","text":" "},{"text":"architecture","kind":"identifier"},{"text":": ","kind":"text"},{"kind":"typeIdentifier","text":"Architecture","preciseIdentifier":"s:11VHDLParsing12ArchitectureV"}]},"doc://VHDLMachines/documentation/VHDLMachines/ArrangementVHDLRepresentable/entity":{"fragments":[{"text":"var","kind":"keyword"},{"kind":"text","text":" "},{"kind":"identifier","text":"entity"},{"kind":"text","text":": "},{"kind":"typeIdentifier","text":"Entity","preciseIdentifier":"s:11VHDLParsing6EntityV"}],"title":"entity","role":"symbol","type":"topic","identifier":"doc:\/\/VHDLMachines\/documentation\/VHDLMachines\/ArrangementVHDLRepresentable\/entity","required":true,"url":"\/documentation\/vhdlmachines\/arrangementvhdlrepresentable\/entity","kind":"symbol","abstract":[{"type":"text","text":"The entity of the representation."}]},"doc://VHDLMachines/documentation/VHDLMachines/ArrangementVHDLRepresentable":{"navigatorTitle":[{"text":"ArrangementVHDLRepresentable","kind":"identifier"}],"fragments":[{"text":"protocol","kind":"keyword"},{"text":" ","kind":"text"},{"text":"ArrangementVHDLRepresentable","kind":"identifier"}],"title":"ArrangementVHDLRepresentable","role":"symbol","type":"topic","identifier":"doc:\/\/VHDLMachines\/documentation\/VHDLMachines\/ArrangementVHDLRepresentable","url":"\/documentation\/vhdlmachines\/arrangementvhdlrepresentable","kind":"symbol","abstract":[{"text":"An arrangement representation in ","type":"text"},{"code":"VHDL","type":"codeVoice"},{"text":".","type":"text"}]},"doc://VHDLMachines/documentation/VHDLMachines":{"title":"VHDLMachines","role":"collection","type":"topic","identifier":"doc:\/\/VHDLMachines\/documentation\/VHDLMachines","url":"\/documentation\/vhdlmachines","kind":"symbol","abstract":[]}}}