{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1605972189567 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1605972189581 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Nov 21 18:23:09 2020 " "Processing started: Sat Nov 21 18:23:09 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1605972189581 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605972189581 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off part1 -c part1 " "Command: quartus_map --read_settings_files=on --write_settings_files=off part1 -c part1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605972189582 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1605972190599 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1605972190600 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_part1/synthesis/unsaved.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_part1/synthesis/unsaved.v" { { "Info" "ISGN_ENTITY_NAME" "1 unsaved " "Found entity 1: unsaved" {  } { { "nios_part1/synthesis/unsaved.v" "" { Text "D:/repos/hse_spds_labs/lab_06/work/nios_part1/synthesis/unsaved.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605972215146 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605972215146 ""}
{ "Warning" "WSGN_SEARCH_FILE" "de1_soc_golden_top.v 1 1 " "Using design file de1_soc_golden_top.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 DE1_SOC_golden_top " "Found entity 1: DE1_SOC_golden_top" {  } { { "de1_soc_golden_top.v" "" { Text "D:/repos/hse_spds_labs/lab_06/work/de1_soc_golden_top.v" 54 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605972215233 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1605972215233 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DE1_SOC_golden_top " "Elaborating entity \"DE1_SOC_golden_top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1605972215241 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_ADDR de1_soc_golden_top.v(100) " "Output port \"DRAM_ADDR\" at de1_soc_golden_top.v(100) has no driver" {  } { { "de1_soc_golden_top.v" "" { Text "D:/repos/hse_spds_labs/lab_06/work/de1_soc_golden_top.v" 100 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1605972215279 "|DE1_SOC_golden_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_BA de1_soc_golden_top.v(101) " "Output port \"DRAM_BA\" at de1_soc_golden_top.v(101) has no driver" {  } { { "de1_soc_golden_top.v" "" { Text "D:/repos/hse_spds_labs/lab_06/work/de1_soc_golden_top.v" 101 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1605972215279 "|DE1_SOC_golden_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX0 de1_soc_golden_top.v(133) " "Output port \"HEX0\" at de1_soc_golden_top.v(133) has no driver" {  } { { "de1_soc_golden_top.v" "" { Text "D:/repos/hse_spds_labs/lab_06/work/de1_soc_golden_top.v" 133 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1605972215279 "|DE1_SOC_golden_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX1 de1_soc_golden_top.v(134) " "Output port \"HEX1\" at de1_soc_golden_top.v(134) has no driver" {  } { { "de1_soc_golden_top.v" "" { Text "D:/repos/hse_spds_labs/lab_06/work/de1_soc_golden_top.v" 134 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1605972215280 "|DE1_SOC_golden_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX2 de1_soc_golden_top.v(135) " "Output port \"HEX2\" at de1_soc_golden_top.v(135) has no driver" {  } { { "de1_soc_golden_top.v" "" { Text "D:/repos/hse_spds_labs/lab_06/work/de1_soc_golden_top.v" 135 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1605972215280 "|DE1_SOC_golden_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX3 de1_soc_golden_top.v(136) " "Output port \"HEX3\" at de1_soc_golden_top.v(136) has no driver" {  } { { "de1_soc_golden_top.v" "" { Text "D:/repos/hse_spds_labs/lab_06/work/de1_soc_golden_top.v" 136 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1605972215280 "|DE1_SOC_golden_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX4 de1_soc_golden_top.v(137) " "Output port \"HEX4\" at de1_soc_golden_top.v(137) has no driver" {  } { { "de1_soc_golden_top.v" "" { Text "D:/repos/hse_spds_labs/lab_06/work/de1_soc_golden_top.v" 137 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1605972215280 "|DE1_SOC_golden_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX5 de1_soc_golden_top.v(138) " "Output port \"HEX5\" at de1_soc_golden_top.v(138) has no driver" {  } { { "de1_soc_golden_top.v" "" { Text "D:/repos/hse_spds_labs/lab_06/work/de1_soc_golden_top.v" 138 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1605972215280 "|DE1_SOC_golden_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR\[9..8\] de1_soc_golden_top.v(210) " "Output port \"LEDR\[9..8\]\" at de1_soc_golden_top.v(210) has no driver" {  } { { "de1_soc_golden_top.v" "" { Text "D:/repos/hse_spds_labs/lab_06/work/de1_soc_golden_top.v" 210 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1605972215280 "|DE1_SOC_golden_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_B de1_soc_golden_top.v(237) " "Output port \"VGA_B\" at de1_soc_golden_top.v(237) has no driver" {  } { { "de1_soc_golden_top.v" "" { Text "D:/repos/hse_spds_labs/lab_06/work/de1_soc_golden_top.v" 237 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1605972215280 "|DE1_SOC_golden_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_G de1_soc_golden_top.v(240) " "Output port \"VGA_G\" at de1_soc_golden_top.v(240) has no driver" {  } { { "de1_soc_golden_top.v" "" { Text "D:/repos/hse_spds_labs/lab_06/work/de1_soc_golden_top.v" 240 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1605972215280 "|DE1_SOC_golden_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_R de1_soc_golden_top.v(242) " "Output port \"VGA_R\" at de1_soc_golden_top.v(242) has no driver" {  } { { "de1_soc_golden_top.v" "" { Text "D:/repos/hse_spds_labs/lab_06/work/de1_soc_golden_top.v" 242 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1605972215280 "|DE1_SOC_golden_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ADC_CONVST de1_soc_golden_top.v(59) " "Output port \"ADC_CONVST\" at de1_soc_golden_top.v(59) has no driver" {  } { { "de1_soc_golden_top.v" "" { Text "D:/repos/hse_spds_labs/lab_06/work/de1_soc_golden_top.v" 59 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1605972215280 "|DE1_SOC_golden_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ADC_DIN de1_soc_golden_top.v(60) " "Output port \"ADC_DIN\" at de1_soc_golden_top.v(60) has no driver" {  } { { "de1_soc_golden_top.v" "" { Text "D:/repos/hse_spds_labs/lab_06/work/de1_soc_golden_top.v" 60 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1605972215280 "|DE1_SOC_golden_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ADC_SCLK de1_soc_golden_top.v(62) " "Output port \"ADC_SCLK\" at de1_soc_golden_top.v(62) has no driver" {  } { { "de1_soc_golden_top.v" "" { Text "D:/repos/hse_spds_labs/lab_06/work/de1_soc_golden_top.v" 62 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1605972215281 "|DE1_SOC_golden_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "AUD_DACDAT de1_soc_golden_top.v(72) " "Output port \"AUD_DACDAT\" at de1_soc_golden_top.v(72) has no driver" {  } { { "de1_soc_golden_top.v" "" { Text "D:/repos/hse_spds_labs/lab_06/work/de1_soc_golden_top.v" 72 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1605972215281 "|DE1_SOC_golden_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "AUD_XCK de1_soc_golden_top.v(74) " "Output port \"AUD_XCK\" at de1_soc_golden_top.v(74) has no driver" {  } { { "de1_soc_golden_top.v" "" { Text "D:/repos/hse_spds_labs/lab_06/work/de1_soc_golden_top.v" 74 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1605972215281 "|DE1_SOC_golden_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CAS_N de1_soc_golden_top.v(102) " "Output port \"DRAM_CAS_N\" at de1_soc_golden_top.v(102) has no driver" {  } { { "de1_soc_golden_top.v" "" { Text "D:/repos/hse_spds_labs/lab_06/work/de1_soc_golden_top.v" 102 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1605972215281 "|DE1_SOC_golden_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CKE de1_soc_golden_top.v(103) " "Output port \"DRAM_CKE\" at de1_soc_golden_top.v(103) has no driver" {  } { { "de1_soc_golden_top.v" "" { Text "D:/repos/hse_spds_labs/lab_06/work/de1_soc_golden_top.v" 103 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1605972215281 "|DE1_SOC_golden_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CLK de1_soc_golden_top.v(104) " "Output port \"DRAM_CLK\" at de1_soc_golden_top.v(104) has no driver" {  } { { "de1_soc_golden_top.v" "" { Text "D:/repos/hse_spds_labs/lab_06/work/de1_soc_golden_top.v" 104 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1605972215281 "|DE1_SOC_golden_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CS_N de1_soc_golden_top.v(105) " "Output port \"DRAM_CS_N\" at de1_soc_golden_top.v(105) has no driver" {  } { { "de1_soc_golden_top.v" "" { Text "D:/repos/hse_spds_labs/lab_06/work/de1_soc_golden_top.v" 105 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1605972215281 "|DE1_SOC_golden_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_LDQM de1_soc_golden_top.v(107) " "Output port \"DRAM_LDQM\" at de1_soc_golden_top.v(107) has no driver" {  } { { "de1_soc_golden_top.v" "" { Text "D:/repos/hse_spds_labs/lab_06/work/de1_soc_golden_top.v" 107 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1605972215281 "|DE1_SOC_golden_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_RAS_N de1_soc_golden_top.v(108) " "Output port \"DRAM_RAS_N\" at de1_soc_golden_top.v(108) has no driver" {  } { { "de1_soc_golden_top.v" "" { Text "D:/repos/hse_spds_labs/lab_06/work/de1_soc_golden_top.v" 108 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1605972215281 "|DE1_SOC_golden_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_UDQM de1_soc_golden_top.v(109) " "Output port \"DRAM_UDQM\" at de1_soc_golden_top.v(109) has no driver" {  } { { "de1_soc_golden_top.v" "" { Text "D:/repos/hse_spds_labs/lab_06/work/de1_soc_golden_top.v" 109 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1605972215281 "|DE1_SOC_golden_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_WE_N de1_soc_golden_top.v(110) " "Output port \"DRAM_WE_N\" at de1_soc_golden_top.v(110) has no driver" {  } { { "de1_soc_golden_top.v" "" { Text "D:/repos/hse_spds_labs/lab_06/work/de1_soc_golden_top.v" 110 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1605972215281 "|DE1_SOC_golden_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "FAN_CTRL de1_soc_golden_top.v(115) " "Output port \"FAN_CTRL\" at de1_soc_golden_top.v(115) has no driver" {  } { { "de1_soc_golden_top.v" "" { Text "D:/repos/hse_spds_labs/lab_06/work/de1_soc_golden_top.v" 115 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1605972215281 "|DE1_SOC_golden_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "FPGA_I2C_SCLK de1_soc_golden_top.v(120) " "Output port \"FPGA_I2C_SCLK\" at de1_soc_golden_top.v(120) has no driver" {  } { { "de1_soc_golden_top.v" "" { Text "D:/repos/hse_spds_labs/lab_06/work/de1_soc_golden_top.v" 120 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1605972215282 "|DE1_SOC_golden_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "IRDA_TXD de1_soc_golden_top.v(200) " "Output port \"IRDA_TXD\" at de1_soc_golden_top.v(200) has no driver" {  } { { "de1_soc_golden_top.v" "" { Text "D:/repos/hse_spds_labs/lab_06/work/de1_soc_golden_top.v" 200 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1605972215282 "|DE1_SOC_golden_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "TD_RESET_N de1_soc_golden_top.v(231) " "Output port \"TD_RESET_N\" at de1_soc_golden_top.v(231) has no driver" {  } { { "de1_soc_golden_top.v" "" { Text "D:/repos/hse_spds_labs/lab_06/work/de1_soc_golden_top.v" 231 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1605972215282 "|DE1_SOC_golden_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_BLANK_N de1_soc_golden_top.v(238) " "Output port \"VGA_BLANK_N\" at de1_soc_golden_top.v(238) has no driver" {  } { { "de1_soc_golden_top.v" "" { Text "D:/repos/hse_spds_labs/lab_06/work/de1_soc_golden_top.v" 238 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1605972215282 "|DE1_SOC_golden_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_CLK de1_soc_golden_top.v(239) " "Output port \"VGA_CLK\" at de1_soc_golden_top.v(239) has no driver" {  } { { "de1_soc_golden_top.v" "" { Text "D:/repos/hse_spds_labs/lab_06/work/de1_soc_golden_top.v" 239 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1605972215282 "|DE1_SOC_golden_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_HS de1_soc_golden_top.v(241) " "Output port \"VGA_HS\" at de1_soc_golden_top.v(241) has no driver" {  } { { "de1_soc_golden_top.v" "" { Text "D:/repos/hse_spds_labs/lab_06/work/de1_soc_golden_top.v" 241 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1605972215282 "|DE1_SOC_golden_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_SYNC_N de1_soc_golden_top.v(243) " "Output port \"VGA_SYNC_N\" at de1_soc_golden_top.v(243) has no driver" {  } { { "de1_soc_golden_top.v" "" { Text "D:/repos/hse_spds_labs/lab_06/work/de1_soc_golden_top.v" 243 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1605972215282 "|DE1_SOC_golden_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_VS de1_soc_golden_top.v(246) " "Output port \"VGA_VS\" at de1_soc_golden_top.v(246) has no driver" {  } { { "de1_soc_golden_top.v" "" { Text "D:/repos/hse_spds_labs/lab_06/work/de1_soc_golden_top.v" 246 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1605972215282 "|DE1_SOC_golden_top"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved unsaved:unsaved " "Elaborating entity \"unsaved\" for hierarchy \"unsaved:unsaved\"" {  } { { "de1_soc_golden_top.v" "unsaved" { Text "D:/repos/hse_spds_labs/lab_06/work/de1_soc_golden_top.v" 258 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605972215284 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "leds unsaved_LEDs " "Node instance \"leds\" instantiates undefined entity \"unsaved_LEDs\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "nios_part1/synthesis/unsaved.v" "leds" { Text "D:/repos/hse_spds_labs/lab_06/work/nios_part1/synthesis/unsaved.v" 70 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1605972215549 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "jtag_uart_0 unsaved_jtag_uart_0 " "Node instance \"jtag_uart_0\" instantiates undefined entity \"unsaved_jtag_uart_0\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "nios_part1/synthesis/unsaved.v" "jtag_uart_0" { Text "D:/repos/hse_spds_labs/lab_06/work/nios_part1/synthesis/unsaved.v" 83 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1605972215549 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "nios2_qsys_0 unsaved_nios2_qsys_0 " "Node instance \"nios2_qsys_0\" instantiates undefined entity \"unsaved_nios2_qsys_0\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "nios_part1/synthesis/unsaved.v" "nios2_qsys_0" { Text "D:/repos/hse_spds_labs/lab_06/work/nios_part1/synthesis/unsaved.v" 112 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1605972215550 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "onchip_memory2_0 unsaved_onchip_memory2_0 " "Node instance \"onchip_memory2_0\" instantiates undefined entity \"unsaved_onchip_memory2_0\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "nios_part1/synthesis/unsaved.v" "onchip_memory2_0" { Text "D:/repos/hse_spds_labs/lab_06/work/nios_part1/synthesis/unsaved.v" 126 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1605972215550 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "switches unsaved_switches " "Node instance \"switches\" instantiates undefined entity \"unsaved_switches\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "nios_part1/synthesis/unsaved.v" "switches" { Text "D:/repos/hse_spds_labs/lab_06/work/nios_part1/synthesis/unsaved.v" 134 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1605972215550 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "mm_interconnect_0 unsaved_mm_interconnect_0 " "Node instance \"mm_interconnect_0\" instantiates undefined entity \"unsaved_mm_interconnect_0\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "nios_part1/synthesis/unsaved.v" "mm_interconnect_0" { Text "D:/repos/hse_spds_labs/lab_06/work/nios_part1/synthesis/unsaved.v" 181 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1605972215550 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "irq_mapper unsaved_irq_mapper " "Node instance \"irq_mapper\" instantiates undefined entity \"unsaved_irq_mapper\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "nios_part1/synthesis/unsaved.v" "irq_mapper" { Text "D:/repos/hse_spds_labs/lab_06/work/nios_part1/synthesis/unsaved.v" 188 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1605972215550 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "rst_controller altera_reset_controller " "Node instance \"rst_controller\" instantiates undefined entity \"altera_reset_controller\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "nios_part1/synthesis/unsaved.v" "rst_controller" { Text "D:/repos/hse_spds_labs/lab_06/work/nios_part1/synthesis/unsaved.v" 251 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1605972215550 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "rst_controller_001 altera_reset_controller " "Node instance \"rst_controller_001\" instantiates undefined entity \"altera_reset_controller\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "nios_part1/synthesis/unsaved.v" "rst_controller_001" { Text "D:/repos/hse_spds_labs/lab_06/work/nios_part1/synthesis/unsaved.v" 314 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1605972215550 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 9 s 36 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 9 errors, 36 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4767 " "Peak virtual memory: 4767 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1605972215819 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sat Nov 21 18:23:35 2020 " "Processing ended: Sat Nov 21 18:23:35 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1605972215819 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:26 " "Elapsed time: 00:00:26" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1605972215819 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:53 " "Total CPU time (on all processors): 00:00:53" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1605972215819 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1605972215819 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 11 s 36 s " "Quartus Prime Full Compilation was unsuccessful. 11 errors, 36 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1605972216517 ""}
