Lattice Timing Report -  Setup  and Hold, Version Radiant Software (64-bit) 3.2.1.217.3

Tue Dec 13 14:52:18 2022

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2022 Lattice Semiconductor Corporation,  All rights reserved.

Command line:    timing -sethld -v 10 -u 10 -endpoints 10 -nperend 1 -sp High-Performance_1.2V -hsp m -pwrprd -html -rpt es4finalproj_impl_1.twr es4finalproj_impl_1.udb -gui

-----------------------------------------
Design:          top
Family:          iCE40UP
Device:          iCE40UP5K
Package:         SG48
Performance:     High-Performance_1.2V
Package Status:                     Preliminary    Version 1.5
*Performance Hardware Data Status :   Advanced Version 1.0
-----------------------------------------


=====================================================================
                    Table of Contents
=====================================================================
    1  DESIGN CHECKING
        1.1  SDC Constraints
        1.2  Combinational Loop
        1.3  Error/Warning Messages
    2  CLOCK SUMMARY
        2.1  Clock display_inst/clk
        2.2  Clock pll_outcore_o_c
        2.3  Clock CLK
    3  TIMING ANALYSIS SUMMARY
        3.1  Overall (Setup and Hold)
            3.1.1  Constraint Coverage
            3.1.2  Timing Errors
            3.1.3  Total Timing Score
        3.2  Setup Summary Report
        3.3  Hold Summary Report
        3.4  Unconstrained Report
            3.4.1  Unconstrained Start/End Points
            3.4.2  Start/End Points Without Timing Constraints
    4  DETAILED REPORT
        4.1  Setup Detailed Report
        4.2  Hold Detailed Report

=====================================================================
                    End of Table of Contents
=====================================================================

==============================================
1  DESIGN CHECKING
==============================================

1.1  SDC Constraints
=====================
create_clock -name {CLK} -period 20.8333 [get_pins {HSOSC_inst/CLKHF }] 
[IGNORED:]create_generated_clock -name {pll_outcore_o_c} -source [get_pins display_inst.pll_init.lscc_pll_inst.u_PLL_B/REFERENCECLK] -divide_by 32 -multiply_by 67 [get_pins display_inst.pll_init.lscc_pll_inst.u_PLL_B/OUTCORE]
[IGNORED:]create_generated_clock -name {display_inst/clk} -source [get_pins display_inst.pll_init.lscc_pll_inst.u_PLL_B/REFERENCECLK] -divide_by 32 -multiply_by 67 [get_pins display_inst.pll_init.lscc_pll_inst.u_PLL_B/OUTGLOBAL]

Operating conditions:
--------------------
    Temperature: 100

1.2  Combinational Loop
========================
Combinational Loops
-------------------
++++ Loop1
NES_inst/digital_7__I_0_i8_3_lut/A	->	NES_inst/digital_7__I_0_i8_3_lut/Z

++++ Loop2
NES_inst/digital_7__I_0_i5_3_lut/A	->	NES_inst/digital_7__I_0_i5_3_lut/Z

++++ Loop3
NES_inst/digital_7__I_0_i6_3_lut/A	->	NES_inst/digital_7__I_0_i6_3_lut/Z

++++ Loop4
NES_inst/digital_7__I_0_i1_3_lut/A	->	NES_inst/digital_7__I_0_i1_3_lut/Z

++++ Loop5
NES_inst/digital_7__I_0_i4_3_lut/A	->	NES_inst/digital_7__I_0_i4_3_lut/Z

++++ Loop6
NES_inst/digital_7__I_0_i2_3_lut/A	->	NES_inst/digital_7__I_0_i2_3_lut/Z

++++ Loop7
NES_inst/digital_7__I_0_i3_3_lut/A	->	NES_inst/digital_7__I_0_i3_3_lut/Z


1.3  Error/Warning Messages
============================
WARNING - No master clock for
	generated clock	create_generated_clock -name {display_inst/clk} -source [get_pins {display_inst/pll_init/lscc_pll_inst/u_PLL_B/REFERENCECLK}] -multiply_by 67 -divide_by 32 [get_pins {display_inst/pll_init/lscc_pll_inst/u_PLL_B/OUTGLOBAL }] .
WARNING - No master clock for
	generated clock	create_generated_clock -name {pll_outcore_o_c} -source [get_pins {display_inst/pll_init/lscc_pll_inst/u_PLL_B/REFERENCECLK}] -multiply_by 67 -divide_by 32 [get_pins {display_inst/pll_init/lscc_pll_inst/u_PLL_B/OUTCORE }] .

==============================================
2  CLOCK SUMMARY
==============================================

2.1 Clock "display_inst/clk"
=======================
create_generated_clock -name {display_inst/clk} -source [get_pins {display_inst/pll_init/lscc_pll_inst/u_PLL_B/REFERENCECLK}] -multiply_by 67 -divide_by 32 [get_pins {display_inst/pll_init/lscc_pll_inst/u_PLL_B/OUTGLOBAL }] 

Single Clock Domain
-------------------------------------------------------------------------------------------------------
         Clock display_inst/clk         |                    |       Period       |     Frequency      
-------------------------------------------------------------------------------------------------------
 From display_inst/clk                  |             Target |               +INF |          0.000 MHz 
                                        | Actual (all paths) |               ---- |               ---- 
-------------------------------------------------------------------------------------------------------

Clock Domain Crossing
------------------------------------------------------------------------------------------------------
         Clock display_inst/clk         |   Worst Time Between Edges   |           Comment            
------------------------------------------------------------------------------------------------------
 From pll_outcore_o_c                   |                         ---- |                      No path 
 From CLK                               |                         ---- |                      No path 
------------------------------------------------------------------------------------------------------

2.2 Clock "pll_outcore_o_c"
=======================
create_generated_clock -name {pll_outcore_o_c} -source [get_pins {display_inst/pll_init/lscc_pll_inst/u_PLL_B/REFERENCECLK}] -multiply_by 67 -divide_by 32 [get_pins {display_inst/pll_init/lscc_pll_inst/u_PLL_B/OUTCORE }] 

Single Clock Domain
-------------------------------------------------------------------------------------------------------
         Clock pll_outcore_o_c          |                    |       Period       |     Frequency      
-------------------------------------------------------------------------------------------------------
 From pll_outcore_o_c                   |             Target |               +INF |          0.000 MHz 
                                        | Actual (all paths) |               ---- |               ---- 
-------------------------------------------------------------------------------------------------------

Clock Domain Crossing
------------------------------------------------------------------------------------------------------
         Clock pll_outcore_o_c          |   Worst Time Between Edges   |           Comment            
------------------------------------------------------------------------------------------------------
 From display_inst/clk                  |                         ---- |                      No path 
 From CLK                               |                         ---- |                      No path 
------------------------------------------------------------------------------------------------------

2.3 Clock "CLK"
=======================
create_clock -name {CLK} -period 20.8333 [get_pins {HSOSC_inst/CLKHF }] 

Single Clock Domain
-------------------------------------------------------------------------------------------------------
               Clock CLK                |                    |       Period       |     Frequency      
-------------------------------------------------------------------------------------------------------
 From CLK                               |             Target |          20.833 ns |         48.000 MHz 
                                        | Actual (all paths) |          20.792 ns |         48.095 MHz 
HSOSC_inst/CLKHF (MPW)                  |   (50% duty cycle) |          20.792 ns |         48.095 MHz 
-------------------------------------------------------------------------------------------------------

Clock Domain Crossing
------------------------------------------------------------------------------------------------------
               Clock CLK                |   Worst Time Between Edges   |           Comment            
------------------------------------------------------------------------------------------------------
 From display_inst/clk                  |                         ---- |                      No path 
 From pll_outcore_o_c                   |                         ---- |                      No path 
------------------------------------------------------------------------------------------------------

==============================================
3  TIMING ANALYSIS SUMMARY
==============================================

3.1  Overall (Setup and Hold)
==============================

3.1.1  Constraint Coverage
---------------------------
Constraint Coverage: 5.29261%

3.1.2  Timing Errors
---------------------
Timing Errors: 0 endpoints (setup), 0 endpoints (hold)

3.1.3  Total Timing Score
--------------------------
Total Negative Slack: 0.000 ns (setup), 0.000 ns (hold)

3.2  Setup Summary Report
==========================

-------------------------------------------------------
          Listing 10 End Points          |    Slack    
-------------------------------------------------------
board_inst/game_State_i1/SP              |    0.347 ns 
board_inst/snakePos_inst/dir_signal__i0/SP              
                                         |    2.131 ns 
board_inst/snakePos_inst/dir_signal__i1/D|    2.488 ns 
board_inst/game_State_i0/D               |    3.241 ns 
board_inst/snake_len_i6/D                |    4.117 ns 
board_inst/snake_len_i5/D                |    4.394 ns 
board_inst/snake_len_i4/D                |    4.671 ns 
board_inst/snakePos_inst/dir_signal__i0/SR              
                                         |    4.773 ns 
board_inst/snake_len_i3/D                |    4.948 ns 
board_inst/snake_len_i2/D                |    5.225 ns 
-------------------------------------------------------
                                         |             
Setup # of endpoints with negative slack:|           0 
                                         |             
-------------------------------------------------------

3.3  Hold Summary Report
=========================

-------------------------------------------------------
          Listing 10 End Points          |    Slack    
-------------------------------------------------------
board_inst/game_State_i0/D               |    1.715 ns 
board_inst/snakePos_inst/dir_signal__i1/D|    1.715 ns 
board_inst/snakePos_inst/counter_3007_3259__i4/D              
                                         |    1.882 ns 
board_inst/snakePos_inst/counter_3007_3259__i5/D              
                                         |    1.882 ns 
board_inst/snakePos_inst/counter_3007_3259__i6/D              
                                         |    1.882 ns 
board_inst/snakePos_inst/counter_3007_3259__i7/D              
                                         |    1.882 ns 
board_inst/snakePos_inst/counter_3007_3259__i8/D              
                                         |    1.882 ns 
board_inst/snakePos_inst/counter_3007_3259__i9/D              
                                         |    1.882 ns 
board_inst/snakePos_inst/counter_3007_3259__i10/D              
                                         |    1.882 ns 
board_inst/snakePos_inst/counter_3007_3259__i11/D              
                                         |    1.882 ns 
-------------------------------------------------------
                                         |             
Hold # of endpoints with negative slack: |           0 
                                         |             
-------------------------------------------------------

3.4  Unconstrained Report
===========================

3.4.1  Unconstrained Start/End Points
--------------------------------------

Clocked but unconstrained timing start points
-------------------------------------------------------------------
        Listing 10 Start Points         |           Type           
-------------------------------------------------------------------
board_inst/snakePos_inst/snake_dir_i0_i0/Q                           
                                        |          No required time
board_inst/snakePos_inst/snake_dir_i0_i1/Q                           
                                        |          No required time
board_inst/snakePos_inst/snake_arr_i71/Q|          No required time
board_inst/snakePos_inst/snake_arr_i72/Q|          No required time
board_inst/snakePos_inst/snake_arr_i73/Q|          No required time
board_inst/snakePos_inst/snake_arr_i74/Q|          No required time
board_inst/snakePos_inst/snake_arr_i76/Q|          No required time
board_inst/snakePos_inst/snake_arr_i78/Q|          No required time
board_inst/snakePos_inst/snake_arr_i81/Q|          No required time
board_inst/snakePos_inst/snake_arr_i82/Q|          No required time
-------------------------------------------------------------------
                                        |                          
Number of unconstrained timing start po |                          
ints                                    |                       102
                                        |                          
-------------------------------------------------------------------

Clocked but unconstrained timing end points
-------------------------------------------------------------------
         Listing 10 End Points          |           Type           
-------------------------------------------------------------------
display_inst/vga_init/y_pos_3008__i9/D  |    No arrival or required
display_inst/vga_init/y_pos_3008__i9/SP |    No arrival or required
display_inst/vga_init/y_pos_3008__i9/SR |    No arrival or required
display_inst/vga_init/y_pos_3008__i8/D  |    No arrival or required
display_inst/vga_init/y_pos_3008__i7/D  |    No arrival or required
{display_inst/vga_init/y_pos_3008__i7/SP   display_inst/vga_init/y_pos_3008__i8/SP}                           
                                        |    No arrival or required
{display_inst/vga_init/y_pos_3008__i7/SR   display_inst/vga_init/y_pos_3008__i8/SR}                           
                                        |    No arrival or required
display_inst/vga_init/y_pos_3008__i6/D  |    No arrival or required
display_inst/vga_init/y_pos_3008__i5/D  |    No arrival or required
{display_inst/vga_init/y_pos_3008__i5/SP   display_inst/vga_init/y_pos_3008__i6/SP}                           
                                        |    No arrival or required
-------------------------------------------------------------------
                                        |                          
Number of unconstrained timing end poin |                          
ts                                      |                       250
                                        |                          
-------------------------------------------------------------------

3.4.2  Start/End Points Without Timing Constraints
---------------------------------------------------

I/O ports without constraint
----------------------------
Possible constraints to use on I/O ports are:
set_input_delay,
set_output_delay,
set_max_delay,
create_clock,
create_generated_clock,
...

-------------------------------------------------------------------
     Listing 10 Start or End Points     |           Type           
-------------------------------------------------------------------
pll_in_clock                            |                     input
data                                    |                     input
HSYNC                                   |                    output
continCLK                               |                    output
rgb[0]                                  |                    output
rgb[1]                                  |                    output
rgb[2]                                  |                    output
rgb[3]                                  |                    output
rgb[4]                                  |                    output
rgb[5]                                  |                    output
-------------------------------------------------------------------
                                        |                          
Number of I/O ports without constraint  |                        12
                                        |                          
-------------------------------------------------------------------

Registers without clock definition
Define the clock for these registers.
-------------------------------------------------------------------
         Listing 10 Instance(s)         |           Type           
-------------------------------------------------------------------
board_inst/snakePos_inst/snake_head_i0  |                  No Clock
board_inst/snakePos_inst/snake_dir_arr[0]_i1                           
                                        |                  No Clock
board_inst/snakePos_inst/snake_dir_arr[2]_i1                           
                                        |                  No Clock
board_inst/snakePos_inst/snake_dir_arr[1]_i1                           
                                        |                  No Clock
board_inst/snakePos_inst/snake_dir_arr[3]_i1                           
                                        |                  No Clock
board_inst/snakePos_inst/snake_dir_arr[4]_i1                           
                                        |                  No Clock
board_inst/snakePos_inst/snake_head_i2  |                  No Clock
board_inst/snakePos_inst/snake_dir_arr[5]_i1                           
                                        |                  No Clock
board_inst/snakePos_inst/snake_dir_arr[6]_i1                           
                                        |                  No Clock
board_inst/snakePos_inst/snake_head_i4  |                  No Clock
-------------------------------------------------------------------
                                        |                          
Number of registers without clock defin |                          
ition                                   |                       126
                                        |                          
-------------------------------------------------------------------

==============================================
4  DETAILED REPORT
==============================================

4.1  Setup Detailed Report
===========================


XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX

Detail report of critical paths

XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 
                    Detailed Report for timing paths 
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : NES_inst/count_3006_3260__i18/Q  (SLICE_R16C29B)
Path End         : board_inst/game_State_i1/SP  (SLICE_R8C24B)
Source Clock     : CLK (R)
Destination Clock: CLK (R)
Logic Level      : 7
Delay Ratio      : 79.7% (route), 20.3% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 20.833 ns 
Path Slack       : 0.347 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Delay  Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
HSOSC_inst/CLKHF                          HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  142     
NES_inst/CLK                                                 NET DELAY        5.499                  5.499  142     


Data Path

NES_inst/count_3006_3260__i18/CK->NES_inst/count_3006_3260__i18/Q
                                          SLICE_R16C29B      CLK_TO_Q0_DELAY  1.388                  6.887  3       
NES_inst/NEScount[9]                                         NET DELAY        2.736                  9.623  3       
NES_inst/i6_4_lut/C->NES_inst/i6_4_lut/Z  SLICE_R15C28C      A0_TO_F0_DELAY   0.449                 10.072  1       
NES_inst/n14_adj_1733                                        NET DELAY        2.485                 12.557  1       
NES_inst/i20782_4_lut/B->NES_inst/i20782_4_lut/Z
                                          SLICE_R14C28A      B1_TO_F1_DELAY   0.476                 13.033  7       
NES_inst/output_7__N_34                                      NET DELAY        0.304                 13.337  7       
NES_inst/i1_2_lut_3_lut_adj_641/B->NES_inst/i1_2_lut_3_lut_adj_641/Z
                                          SLICE_R14C28B      C0_TO_F0_DELAY   0.449                 13.786  7       
NES_inst/n23                                                 NET DELAY        2.168                 15.954  7       
NES_inst/digital_7__I_0_i8_3_lut/C->NES_inst/digital_7__I_0_i8_3_lut/Z
                                          SLICE_R13C28A      D0_TO_F0_DELAY   0.449                 16.403  2       
NES_inst/digital[7]                                          NET DELAY        2.485                 18.888  2       
board_inst/i22_4_lut/A->board_inst/i22_4_lut/Z
                                          SLICE_R14C28C      B1_TO_F1_DELAY   0.449                 19.337  2       
board_inst/n8                                                NET DELAY        2.168                 21.505  2       
board_inst/i21_3_lut_4_lut/B->board_inst/i21_3_lut_4_lut/Z
                                          SLICE_R13C27A      D1_TO_F1_DELAY   0.449                 21.954  1       
board_inst/n22568 ( CE )                                     NET DELAY        3.833                 25.787  1       


Destination Clock Path

                                                             CONSTRAINT       0.000                 20.833  1       
HSOSC_inst/CLKHF                          HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                 20.833  142     
NES_inst/CLK ( CLK )                                         NET DELAY        5.499                 26.332  142     
                                                             Uncertainty      0.000                 26.332  
                                                             Setup time       0.198                 26.134  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       26.134  
Arrival Time                                                                                       -25.786  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 0.347  




++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : NES_inst/count_3006_3260__i18/Q  (SLICE_R16C29B)
Path End         : board_inst/snakePos_inst/dir_signal__i0/SP  (SLICE_R13C29D)
Source Clock     : CLK (R)
Destination Clock: CLK (R)
Logic Level      : 6
Delay Ratio      : 80.2% (route), 19.8% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 20.833 ns 
Path Slack       : 2.131 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Delay  Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
HSOSC_inst/CLKHF                          HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  142     
NES_inst/CLK                                                 NET DELAY        5.499                  5.499  142     


Data Path

NES_inst/count_3006_3260__i18/CK->NES_inst/count_3006_3260__i18/Q
                                          SLICE_R16C29B      CLK_TO_Q0_DELAY  1.388                  6.887  3       
NES_inst/NEScount[9]                                         NET DELAY        2.736                  9.623  3       
NES_inst/i6_4_lut/C->NES_inst/i6_4_lut/Z  SLICE_R15C28C      A0_TO_F0_DELAY   0.449                 10.072  1       
NES_inst/n14_adj_1733                                        NET DELAY        2.485                 12.557  1       
NES_inst/i20782_4_lut/B->NES_inst/i20782_4_lut/Z
                                          SLICE_R14C28A      B1_TO_F1_DELAY   0.476                 13.033  7       
NES_inst/output_7__N_34                                      NET DELAY        0.304                 13.337  7       
NES_inst/i1_2_lut_3_lut_adj_641/B->NES_inst/i1_2_lut_3_lut_adj_641/Z
                                          SLICE_R14C28B      C0_TO_F0_DELAY   0.449                 13.786  7       
NES_inst/n23                                                 NET DELAY        3.027                 16.813  7       
NES_inst/digital_7__I_0_i3_3_lut/C->NES_inst/digital_7__I_0_i3_3_lut/Z
                                          SLICE_R13C29A      C1_TO_F1_DELAY   0.449                 17.262  4       
NES_inst/digital[2]                                          NET DELAY        2.551                 19.813  4       
board_inst/snakePos_inst/i20785_3_lut_4_lut/C->board_inst/snakePos_inst/i20785_3_lut_4_lut/Z
                                          SLICE_R13C29D      A0_TO_F0_DELAY   0.449                 20.262  1       
board_inst/snakePos_inst/n23401 ( CE )                       NET DELAY        3.741                 24.003  1       


Destination Clock Path

                                                             CONSTRAINT       0.000                 20.833  1       
HSOSC_inst/CLKHF                          HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                 20.833  142     
NES_inst/CLK ( CLK )                                         NET DELAY        5.499                 26.332  142     
                                                             Uncertainty      0.000                 26.332  
                                                             Setup time       0.198                 26.134  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       26.134  
Arrival Time                                                                                       -24.002  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 2.131  




++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : NES_inst/count_3006_3260__i18/Q  (SLICE_R16C29B)
Path End         : board_inst/snakePos_inst/dir_signal__i1/D  (SLICE_R12C29B)
Source Clock     : CLK (R)
Destination Clock: CLK (R)
Logic Level      : 7
Delay Ratio      : 77.2% (route), 22.8% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 20.833 ns 
Path Slack       : 2.488 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Delay  Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
HSOSC_inst/CLKHF                          HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  142     
NES_inst/CLK                                                 NET DELAY        5.499                  5.499  142     


Data Path

NES_inst/count_3006_3260__i18/CK->NES_inst/count_3006_3260__i18/Q
                                          SLICE_R16C29B      CLK_TO_Q0_DELAY  1.388                  6.887  3       
NES_inst/NEScount[9]                                         NET DELAY        2.736                  9.623  3       
NES_inst/i6_4_lut/C->NES_inst/i6_4_lut/Z  SLICE_R15C28C      A0_TO_F0_DELAY   0.449                 10.072  1       
NES_inst/n14_adj_1733                                        NET DELAY        2.485                 12.557  1       
NES_inst/i20782_4_lut/B->NES_inst/i20782_4_lut/Z
                                          SLICE_R14C28A      B1_TO_F1_DELAY   0.476                 13.033  7       
NES_inst/output_7__N_34                                      NET DELAY        0.304                 13.337  7       
NES_inst/i1_2_lut_3_lut_adj_641/B->NES_inst/i1_2_lut_3_lut_adj_641/Z
                                          SLICE_R14C28B      C0_TO_F0_DELAY   0.449                 13.786  7       
NES_inst/n23                                                 NET DELAY        3.027                 16.813  7       
NES_inst/digital_7__I_0_i1_3_lut/C->NES_inst/digital_7__I_0_i1_3_lut/Z
                                          SLICE_R13C29C      C1_TO_F1_DELAY   0.449                 17.262  3       
NES_inst/digital[0]                                          NET DELAY        3.027                 20.289  3       
board_inst/snakePos_inst/i19678_2_lut/A->board_inst/snakePos_inst/i19678_2_lut/Z
                                          SLICE_R13C29C      C0_TO_F0_DELAY   0.449                 20.738  1       
board_inst/snakePos_inst/n23341                              NET DELAY        2.432                 23.170  1       
i2_4_lut/D->i2_4_lut/Z                    SLICE_R12C29B      C0_TO_F0_DELAY   0.476                 23.646  1       
board_inst/snakePos_inst/n21312 ( DI0 )                      NET DELAY        0.000                 23.646  1       


Destination Clock Path

                                                             CONSTRAINT       0.000                 20.833  1       
HSOSC_inst/CLKHF                          HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                 20.833  142     
NES_inst/CLK ( CLK )                                         NET DELAY        5.499                 26.332  142     
                                                             Uncertainty      0.000                 26.332  
                                                             Setup time       0.198                 26.134  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       26.134  
Arrival Time                                                                                       -23.645  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 2.488  




++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : NES_inst/count_3006_3260__i18/Q  (SLICE_R16C29B)
Path End         : board_inst/game_State_i0/D  (SLICE_R13C25B)
Source Clock     : CLK (R)
Destination Clock: CLK (R)
Logic Level      : 7
Delay Ratio      : 76.2% (route), 23.8% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 20.833 ns 
Path Slack       : 3.241 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Delay  Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
HSOSC_inst/CLKHF                          HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  142     
NES_inst/CLK                                                 NET DELAY        5.499                  5.499  142     


Data Path

NES_inst/count_3006_3260__i18/CK->NES_inst/count_3006_3260__i18/Q
                                          SLICE_R16C29B      CLK_TO_Q0_DELAY  1.388                  6.887  3       
NES_inst/NEScount[9]                                         NET DELAY        2.736                  9.623  3       
NES_inst/i6_4_lut/C->NES_inst/i6_4_lut/Z  SLICE_R15C28C      A0_TO_F0_DELAY   0.449                 10.072  1       
NES_inst/n14_adj_1733                                        NET DELAY        2.485                 12.557  1       
NES_inst/i20782_4_lut/B->NES_inst/i20782_4_lut/Z
                                          SLICE_R14C28A      B1_TO_F1_DELAY   0.476                 13.033  7       
NES_inst/output_7__N_34                                      NET DELAY        0.304                 13.337  7       
NES_inst/i1_2_lut_3_lut_adj_641/B->NES_inst/i1_2_lut_3_lut_adj_641/Z
                                          SLICE_R14C28B      C0_TO_F0_DELAY   0.449                 13.786  7       
NES_inst/n23                                                 NET DELAY        2.168                 15.954  7       
NES_inst/digital_7__I_0_i8_3_lut/C->NES_inst/digital_7__I_0_i8_3_lut/Z
                                          SLICE_R13C28A      D0_TO_F0_DELAY   0.449                 16.403  2       
NES_inst/digital[7]                                          NET DELAY        2.485                 18.888  2       
board_inst/i22_4_lut/A->board_inst/i22_4_lut/Z
                                          SLICE_R14C28C      B1_TO_F1_DELAY   0.449                 19.337  2       
board_inst/n8                                                NET DELAY        3.080                 22.417  2       
i13_4_lut/B->i13_4_lut/Z                  SLICE_R13C25B      B1_TO_F1_DELAY   0.476                 22.893  1       
board_inst/n23295 ( DI1 )                                    NET DELAY        0.000                 22.893  1       


Destination Clock Path

                                                             CONSTRAINT       0.000                 20.833  1       
HSOSC_inst/CLKHF                          HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                 20.833  142     
NES_inst/CLK ( CLK )                                         NET DELAY        5.499                 26.332  142     
                                                             Uncertainty      0.000                 26.332  
                                                             Setup time       0.198                 26.134  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       26.134  
Arrival Time                                                                                       -22.892  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 3.241  




++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : board_inst/apple_intermed_i3/Q  (SLICE_R6C23A)
Path End         : board_inst/snake_len_i6/D  (SLICE_R6C24D)
Source Clock     : CLK (R)
Destination Clock: CLK (R)
Logic Level      : 12
Delay Ratio      : 67.2% (route), 32.8% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 20.833 ns 
Path Slack       : 4.117 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name           Delay  Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  -----  ---------------------  ------  
HSOSC_inst/CLKHF                          HFOSC_HFOSC_R1C32  CLOCK LATENCY        0.000                  0.000  142     
NES_inst/CLK                                                 NET DELAY            5.499                  5.499  142     


Data Path

board_inst/apple_intermed_i3/CK->board_inst/apple_intermed_i3/Q
                                          SLICE_R6C23A       CLK_TO_Q0_DELAY      1.388                  6.887  10      
display_inst/pattern_gen_initial/apple_sig[3]
                                                             NET DELAY            2.736                  9.623  10      
board_inst/i3_4_lut/D->board_inst/i3_4_lut/Z
                                          SLICE_R6C21D       A0_TO_F0_DELAY       0.449                 10.072  1       
board_inst/n10                                               NET DELAY            2.485                 12.557  1       
board_inst/i5_4_lut/B->board_inst/i5_4_lut/Z
                                          SLICE_R6C22A       B1_TO_F1_DELAY       0.476                 13.033  1       
board_inst/n12                                               NET DELAY            0.304                 13.337  1       
board_inst/i6_4_lut/B->board_inst/i6_4_lut/Z
                                          SLICE_R6C22B       C0_TO_F0_DELAY       0.449                 13.786  6       
board_inst/n13                                               NET DELAY            2.485                 16.271  6       
board_inst/i20760_2_lut_3_lut/C->board_inst/i20760_2_lut_3_lut/Z
                                          SLICE_R6C23B       B0_TO_F0_DELAY       0.449                 16.720  1       
board_inst/n2439                                             NET DELAY            2.432                 19.152  1       
board_inst/add_2853_add_5_1/C1->board_inst/add_2853_add_5_1/CO1
                                          SLICE_R6C24A       C1_TO_COUT1_DELAY    0.343                 19.495  2       
board_inst/n20039                                            NET DELAY            0.000                 19.495  2       
board_inst/add_2853_add_5_3/CI0->board_inst/add_2853_add_5_3/CO0
                                          SLICE_R6C24B       CIN0_TO_COUT0_DELAY  0.277                 19.772  2       
board_inst/n27109                                            NET DELAY            0.000                 19.772  2       
board_inst/add_2853_add_5_3/CI1->board_inst/add_2853_add_5_3/CO1
                                          SLICE_R6C24B       CIN1_TO_COUT1_DELAY  0.277                 20.049  2       
board_inst/n20041                                            NET DELAY            0.000                 20.049  2       
board_inst/add_2853_add_5_5/CI0->board_inst/add_2853_add_5_5/CO0
                                          SLICE_R6C24C       CIN0_TO_COUT0_DELAY  0.277                 20.326  2       
board_inst/n27112                                            NET DELAY            0.000                 20.326  2       
board_inst/add_2853_add_5_5/CI1->board_inst/add_2853_add_5_5/CO1
                                          SLICE_R6C24C       CIN1_TO_COUT1_DELAY  0.277                 20.603  2       
board_inst/n20043                                            NET DELAY            0.000                 20.603  2       
board_inst/add_2853_add_5_7/CI0->board_inst/add_2853_add_5_7/CO0
                                          SLICE_R6C24D       CIN0_TO_COUT0_DELAY  0.277                 20.880  2       
board_inst/n27115                                            NET DELAY            0.661                 21.541  2       
board_inst/add_2853_add_5_7/D1->board_inst/add_2853_add_5_7/S1
                                          SLICE_R6C24D       D1_TO_F1_DELAY       0.476                 22.017  1       
board_inst/snake_len_6__N_60[6] ( DI1 )                      NET DELAY            0.000                 22.017  1       


Destination Clock Path

                                                             CONSTRAINT           0.000                 20.833  1       
HSOSC_inst/CLKHF                          HFOSC_HFOSC_R1C32  CLOCK LATENCY        0.000                 20.833  142     
NES_inst/CLK ( CLK )                                         NET DELAY            5.499                 26.332  142     
                                                             Uncertainty          0.000                 26.332  
                                                             Setup time           0.198                 26.134  
----------------------------------------  -----------------  -------------------  -----  ---------------------  ------  
Required Time                                                                                           26.134  
Arrival Time                                                                                           -22.016  
----------------------------------------  -----------------  -------------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                     4.117  




++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : board_inst/apple_intermed_i3/Q  (SLICE_R6C23A)
Path End         : board_inst/snake_len_i5/D  (SLICE_R6C24D)
Source Clock     : CLK (R)
Destination Clock: CLK (R)
Logic Level      : 11
Delay Ratio      : 68.4% (route), 31.6% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 20.833 ns 
Path Slack       : 4.394 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name           Delay  Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  -----  ---------------------  ------  
HSOSC_inst/CLKHF                          HFOSC_HFOSC_R1C32  CLOCK LATENCY        0.000                  0.000  142     
NES_inst/CLK                                                 NET DELAY            5.499                  5.499  142     


Data Path

board_inst/apple_intermed_i3/CK->board_inst/apple_intermed_i3/Q
                                          SLICE_R6C23A       CLK_TO_Q0_DELAY      1.388                  6.887  10      
display_inst/pattern_gen_initial/apple_sig[3]
                                                             NET DELAY            2.736                  9.623  10      
board_inst/i3_4_lut/D->board_inst/i3_4_lut/Z
                                          SLICE_R6C21D       A0_TO_F0_DELAY       0.449                 10.072  1       
board_inst/n10                                               NET DELAY            2.485                 12.557  1       
board_inst/i5_4_lut/B->board_inst/i5_4_lut/Z
                                          SLICE_R6C22A       B1_TO_F1_DELAY       0.476                 13.033  1       
board_inst/n12                                               NET DELAY            0.304                 13.337  1       
board_inst/i6_4_lut/B->board_inst/i6_4_lut/Z
                                          SLICE_R6C22B       C0_TO_F0_DELAY       0.449                 13.786  6       
board_inst/n13                                               NET DELAY            2.485                 16.271  6       
board_inst/i20760_2_lut_3_lut/C->board_inst/i20760_2_lut_3_lut/Z
                                          SLICE_R6C23B       B0_TO_F0_DELAY       0.449                 16.720  1       
board_inst/n2439                                             NET DELAY            2.432                 19.152  1       
board_inst/add_2853_add_5_1/C1->board_inst/add_2853_add_5_1/CO1
                                          SLICE_R6C24A       C1_TO_COUT1_DELAY    0.343                 19.495  2       
board_inst/n20039                                            NET DELAY            0.000                 19.495  2       
board_inst/add_2853_add_5_3/CI0->board_inst/add_2853_add_5_3/CO0
                                          SLICE_R6C24B       CIN0_TO_COUT0_DELAY  0.277                 19.772  2       
board_inst/n27109                                            NET DELAY            0.000                 19.772  2       
board_inst/add_2853_add_5_3/CI1->board_inst/add_2853_add_5_3/CO1
                                          SLICE_R6C24B       CIN1_TO_COUT1_DELAY  0.277                 20.049  2       
board_inst/n20041                                            NET DELAY            0.000                 20.049  2       
board_inst/add_2853_add_5_5/CI0->board_inst/add_2853_add_5_5/CO0
                                          SLICE_R6C24C       CIN0_TO_COUT0_DELAY  0.277                 20.326  2       
board_inst/n27112                                            NET DELAY            0.000                 20.326  2       
board_inst/add_2853_add_5_5/CI1->board_inst/add_2853_add_5_5/CO1
                                          SLICE_R6C24C       CIN1_TO_COUT1_DELAY  0.277                 20.603  2       
board_inst/n20043                                            NET DELAY            0.661                 21.264  2       
board_inst/add_2853_add_5_7/D0->board_inst/add_2853_add_5_7/S0
                                          SLICE_R6C24D       D0_TO_F0_DELAY       0.476                 21.740  1       
board_inst/snake_len_6__N_60[5] ( DI0 )                      NET DELAY            0.000                 21.740  1       


Destination Clock Path

                                                             CONSTRAINT           0.000                 20.833  1       
HSOSC_inst/CLKHF                          HFOSC_HFOSC_R1C32  CLOCK LATENCY        0.000                 20.833  142     
NES_inst/CLK ( CLK )                                         NET DELAY            5.499                 26.332  142     
                                                             Uncertainty          0.000                 26.332  
                                                             Setup time           0.198                 26.134  
----------------------------------------  -----------------  -------------------  -----  ---------------------  ------  
Required Time                                                                                           26.134  
Arrival Time                                                                                           -21.739  
----------------------------------------  -----------------  -------------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                     4.394  




++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : board_inst/apple_intermed_i3/Q  (SLICE_R6C23A)
Path End         : board_inst/snake_len_i4/D  (SLICE_R6C24C)
Source Clock     : CLK (R)
Destination Clock: CLK (R)
Logic Level      : 10
Delay Ratio      : 69.6% (route), 30.4% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 20.833 ns 
Path Slack       : 4.671 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name           Delay  Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  -----  ---------------------  ------  
HSOSC_inst/CLKHF                          HFOSC_HFOSC_R1C32  CLOCK LATENCY        0.000                  0.000  142     
NES_inst/CLK                                                 NET DELAY            5.499                  5.499  142     


Data Path

board_inst/apple_intermed_i3/CK->board_inst/apple_intermed_i3/Q
                                          SLICE_R6C23A       CLK_TO_Q0_DELAY      1.388                  6.887  10      
display_inst/pattern_gen_initial/apple_sig[3]
                                                             NET DELAY            2.736                  9.623  10      
board_inst/i3_4_lut/D->board_inst/i3_4_lut/Z
                                          SLICE_R6C21D       A0_TO_F0_DELAY       0.449                 10.072  1       
board_inst/n10                                               NET DELAY            2.485                 12.557  1       
board_inst/i5_4_lut/B->board_inst/i5_4_lut/Z
                                          SLICE_R6C22A       B1_TO_F1_DELAY       0.476                 13.033  1       
board_inst/n12                                               NET DELAY            0.304                 13.337  1       
board_inst/i6_4_lut/B->board_inst/i6_4_lut/Z
                                          SLICE_R6C22B       C0_TO_F0_DELAY       0.449                 13.786  6       
board_inst/n13                                               NET DELAY            2.485                 16.271  6       
board_inst/i20760_2_lut_3_lut/C->board_inst/i20760_2_lut_3_lut/Z
                                          SLICE_R6C23B       B0_TO_F0_DELAY       0.449                 16.720  1       
board_inst/n2439                                             NET DELAY            2.432                 19.152  1       
board_inst/add_2853_add_5_1/C1->board_inst/add_2853_add_5_1/CO1
                                          SLICE_R6C24A       C1_TO_COUT1_DELAY    0.343                 19.495  2       
board_inst/n20039                                            NET DELAY            0.000                 19.495  2       
board_inst/add_2853_add_5_3/CI0->board_inst/add_2853_add_5_3/CO0
                                          SLICE_R6C24B       CIN0_TO_COUT0_DELAY  0.277                 19.772  2       
board_inst/n27109                                            NET DELAY            0.000                 19.772  2       
board_inst/add_2853_add_5_3/CI1->board_inst/add_2853_add_5_3/CO1
                                          SLICE_R6C24B       CIN1_TO_COUT1_DELAY  0.277                 20.049  2       
board_inst/n20041                                            NET DELAY            0.000                 20.049  2       
board_inst/add_2853_add_5_5/CI0->board_inst/add_2853_add_5_5/CO0
                                          SLICE_R6C24C       CIN0_TO_COUT0_DELAY  0.277                 20.326  2       
board_inst/n27112                                            NET DELAY            0.661                 20.987  2       
board_inst/add_2853_add_5_5/D1->board_inst/add_2853_add_5_5/S1
                                          SLICE_R6C24C       D1_TO_F1_DELAY       0.476                 21.463  1       
board_inst/snake_len_6__N_60[4] ( DI1 )                      NET DELAY            0.000                 21.463  1       


Destination Clock Path

                                                             CONSTRAINT           0.000                 20.833  1       
HSOSC_inst/CLKHF                          HFOSC_HFOSC_R1C32  CLOCK LATENCY        0.000                 20.833  142     
NES_inst/CLK ( CLK )                                         NET DELAY            5.499                 26.332  142     
                                                             Uncertainty          0.000                 26.332  
                                                             Setup time           0.198                 26.134  
----------------------------------------  -----------------  -------------------  -----  ---------------------  ------  
Required Time                                                                                           26.134  
Arrival Time                                                                                           -21.462  
----------------------------------------  -----------------  -------------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                     4.671  




++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : NES_inst/count_3006_3260__i18/Q  (SLICE_R16C29B)
Path End         : board_inst/snakePos_inst/dir_signal__i0/SR  (SLICE_R13C29D)
Source Clock     : CLK (R)
Destination Clock: CLK (R)
Logic Level      : 6
Delay Ratio      : 76.3% (route), 23.7% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 20.833 ns 
Path Slack       : 4.773 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Delay  Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
HSOSC_inst/CLKHF                          HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  142     
NES_inst/CLK                                                 NET DELAY        5.499                  5.499  142     


Data Path

NES_inst/count_3006_3260__i18/CK->NES_inst/count_3006_3260__i18/Q
                                          SLICE_R16C29B      CLK_TO_Q0_DELAY  1.388                  6.887  3       
NES_inst/NEScount[9]                                         NET DELAY        2.736                  9.623  3       
NES_inst/i6_4_lut/C->NES_inst/i6_4_lut/Z  SLICE_R15C28C      A0_TO_F0_DELAY   0.449                 10.072  1       
NES_inst/n14_adj_1733                                        NET DELAY        2.485                 12.557  1       
NES_inst/i20782_4_lut/B->NES_inst/i20782_4_lut/Z
                                          SLICE_R14C28A      B1_TO_F1_DELAY   0.476                 13.033  7       
NES_inst/output_7__N_34                                      NET DELAY        0.304                 13.337  7       
NES_inst/i1_2_lut_3_lut_adj_641/B->NES_inst/i1_2_lut_3_lut_adj_641/Z
                                          SLICE_R14C28B      C0_TO_F0_DELAY   0.449                 13.786  7       
NES_inst/n23                                                 NET DELAY        2.763                 16.549  7       
NES_inst/digital_7__I_0_i4_3_lut/C->NES_inst/digital_7__I_0_i4_3_lut/Z
                                          SLICE_R13C29B      D0_TO_F0_DELAY   0.476                 17.025  4       
NES_inst/digital[3]                                          NET DELAY        0.304                 17.329  4       
NES_inst/i7490_1_lut/A->NES_inst/i7490_1_lut/Z
                                          SLICE_R13C29B      C1_TO_F1_DELAY   0.449                 17.778  1       
NES_inst/n10164 ( LSR )                                      NET DELAY        3.252                 21.030  1       


Destination Clock Path

                                                             CONSTRAINT       0.000                 20.833  1       
HSOSC_inst/CLKHF                          HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                 20.833  142     
NES_inst/CLK ( CLK )                                         NET DELAY        5.499                 26.332  142     
                                                             Uncertainty      0.000                 26.332  
                                                             Setup time       0.529                 25.803  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       25.803  
Arrival Time                                                                                       -21.029  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 4.773  




++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : board_inst/apple_intermed_i3/Q  (SLICE_R6C23A)
Path End         : board_inst/snake_len_i3/D  (SLICE_R6C24C)
Source Clock     : CLK (R)
Destination Clock: CLK (R)
Logic Level      : 9
Delay Ratio      : 70.8% (route), 29.2% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 20.833 ns 
Path Slack       : 4.948 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name           Delay  Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  -----  ---------------------  ------  
HSOSC_inst/CLKHF                          HFOSC_HFOSC_R1C32  CLOCK LATENCY        0.000                  0.000  142     
NES_inst/CLK                                                 NET DELAY            5.499                  5.499  142     


Data Path

board_inst/apple_intermed_i3/CK->board_inst/apple_intermed_i3/Q
                                          SLICE_R6C23A       CLK_TO_Q0_DELAY      1.388                  6.887  10      
display_inst/pattern_gen_initial/apple_sig[3]
                                                             NET DELAY            2.736                  9.623  10      
board_inst/i3_4_lut/D->board_inst/i3_4_lut/Z
                                          SLICE_R6C21D       A0_TO_F0_DELAY       0.449                 10.072  1       
board_inst/n10                                               NET DELAY            2.485                 12.557  1       
board_inst/i5_4_lut/B->board_inst/i5_4_lut/Z
                                          SLICE_R6C22A       B1_TO_F1_DELAY       0.476                 13.033  1       
board_inst/n12                                               NET DELAY            0.304                 13.337  1       
board_inst/i6_4_lut/B->board_inst/i6_4_lut/Z
                                          SLICE_R6C22B       C0_TO_F0_DELAY       0.449                 13.786  6       
board_inst/n13                                               NET DELAY            2.485                 16.271  6       
board_inst/i20760_2_lut_3_lut/C->board_inst/i20760_2_lut_3_lut/Z
                                          SLICE_R6C23B       B0_TO_F0_DELAY       0.449                 16.720  1       
board_inst/n2439                                             NET DELAY            2.432                 19.152  1       
board_inst/add_2853_add_5_1/C1->board_inst/add_2853_add_5_1/CO1
                                          SLICE_R6C24A       C1_TO_COUT1_DELAY    0.343                 19.495  2       
board_inst/n20039                                            NET DELAY            0.000                 19.495  2       
board_inst/add_2853_add_5_3/CI0->board_inst/add_2853_add_5_3/CO0
                                          SLICE_R6C24B       CIN0_TO_COUT0_DELAY  0.277                 19.772  2       
board_inst/n27109                                            NET DELAY            0.000                 19.772  2       
board_inst/add_2853_add_5_3/CI1->board_inst/add_2853_add_5_3/CO1
                                          SLICE_R6C24B       CIN1_TO_COUT1_DELAY  0.277                 20.049  2       
board_inst/n20041                                            NET DELAY            0.661                 20.710  2       
board_inst/add_2853_add_5_5/D0->board_inst/add_2853_add_5_5/S0
                                          SLICE_R6C24C       D0_TO_F0_DELAY       0.476                 21.186  1       
board_inst/snake_len_6__N_60[3] ( DI0 )                      NET DELAY            0.000                 21.186  1       


Destination Clock Path

                                                             CONSTRAINT           0.000                 20.833  1       
HSOSC_inst/CLKHF                          HFOSC_HFOSC_R1C32  CLOCK LATENCY        0.000                 20.833  142     
NES_inst/CLK ( CLK )                                         NET DELAY            5.499                 26.332  142     
                                                             Uncertainty          0.000                 26.332  
                                                             Setup time           0.198                 26.134  
----------------------------------------  -----------------  -------------------  -----  ---------------------  ------  
Required Time                                                                                           26.134  
Arrival Time                                                                                           -21.185  
----------------------------------------  -----------------  -------------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                     4.948  




++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : board_inst/apple_intermed_i3/Q  (SLICE_R6C23A)
Path End         : board_inst/snake_len_i2/D  (SLICE_R6C24B)
Source Clock     : CLK (R)
Destination Clock: CLK (R)
Logic Level      : 8
Delay Ratio      : 72.1% (route), 27.9% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 20.833 ns 
Path Slack       : 5.225 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name           Delay  Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  -----  ---------------------  ------  
HSOSC_inst/CLKHF                          HFOSC_HFOSC_R1C32  CLOCK LATENCY        0.000                  0.000  142     
NES_inst/CLK                                                 NET DELAY            5.499                  5.499  142     


Data Path

board_inst/apple_intermed_i3/CK->board_inst/apple_intermed_i3/Q
                                          SLICE_R6C23A       CLK_TO_Q0_DELAY      1.388                  6.887  10      
display_inst/pattern_gen_initial/apple_sig[3]
                                                             NET DELAY            2.736                  9.623  10      
board_inst/i3_4_lut/D->board_inst/i3_4_lut/Z
                                          SLICE_R6C21D       A0_TO_F0_DELAY       0.449                 10.072  1       
board_inst/n10                                               NET DELAY            2.485                 12.557  1       
board_inst/i5_4_lut/B->board_inst/i5_4_lut/Z
                                          SLICE_R6C22A       B1_TO_F1_DELAY       0.476                 13.033  1       
board_inst/n12                                               NET DELAY            0.304                 13.337  1       
board_inst/i6_4_lut/B->board_inst/i6_4_lut/Z
                                          SLICE_R6C22B       C0_TO_F0_DELAY       0.449                 13.786  6       
board_inst/n13                                               NET DELAY            2.485                 16.271  6       
board_inst/i20760_2_lut_3_lut/C->board_inst/i20760_2_lut_3_lut/Z
                                          SLICE_R6C23B       B0_TO_F0_DELAY       0.449                 16.720  1       
board_inst/n2439                                             NET DELAY            2.432                 19.152  1       
board_inst/add_2853_add_5_1/C1->board_inst/add_2853_add_5_1/CO1
                                          SLICE_R6C24A       C1_TO_COUT1_DELAY    0.343                 19.495  2       
board_inst/n20039                                            NET DELAY            0.000                 19.495  2       
board_inst/add_2853_add_5_3/CI0->board_inst/add_2853_add_5_3/CO0
                                          SLICE_R6C24B       CIN0_TO_COUT0_DELAY  0.277                 19.772  2       
board_inst/n27109                                            NET DELAY            0.661                 20.433  2       
board_inst/add_2853_add_5_3/D1->board_inst/add_2853_add_5_3/S1
                                          SLICE_R6C24B       D1_TO_F1_DELAY       0.476                 20.909  1       
board_inst/snake_len_6__N_60[2] ( DI1 )                      NET DELAY            0.000                 20.909  1       


Destination Clock Path

                                                             CONSTRAINT           0.000                 20.833  1       
HSOSC_inst/CLKHF                          HFOSC_HFOSC_R1C32  CLOCK LATENCY        0.000                 20.833  142     
NES_inst/CLK ( CLK )                                         NET DELAY            5.499                 26.332  142     
                                                             Uncertainty          0.000                 26.332  
                                                             Setup time           0.198                 26.134  
----------------------------------------  -----------------  -------------------  -----  ---------------------  ------  
Required Time                                                                                           26.134  
Arrival Time                                                                                           -20.908  
----------------------------------------  -----------------  -------------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                     5.225  



+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 
                    End of Detailed Report for timing paths 
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 


##########################################################

4.2  Hold Detailed Report
==========================


XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX

Detail report of critical paths

XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 
                    Detailed Report for timing paths 
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : board_inst/game_State_i0/Q  (SLICE_R13C25B)
Path End         : board_inst/game_State_i0/D  (SLICE_R13C25B)
Source Clock     : CLK (R)
Destination Clock: CLK (R)
Logic Level      : 2
Delay Ratio      : 40.9% (route), 59.1% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 1.715 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Delay  Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
HSOSC_inst/CLKHF                          HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  143     
NES_inst/CLK ( CLK )                                         NET DELAY        3.035                  3.035  143     


Data Path

board_inst/game_State_i0/CK->board_inst/game_State_i0/Q
                                          SLICE_R13C25B      CLK_TO_Q1_DELAY  0.766                  3.801  27      
board_inst/snakePos_inst/game_state[0]                       NET DELAY        0.701                  4.502  27      
i13_4_lut/C->i13_4_lut/Z                  SLICE_R13C25B      D1_TO_F1_DELAY   0.248                  4.750  1       
board_inst/n23295 ( DI1 )                                    NET DELAY        0.000                  4.750  1       


Destination Clock Path

                                                             CONSTRAINT       0.000                  0.000  1       
HSOSC_inst/CLKHF                          HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  143     
NES_inst/CLK ( CLK )                                         NET DELAY        3.035                  3.035  143     
                                                             Uncertainty      0.000                  3.035  
                                                             Hold time        0.000                  3.035  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.035  
Arrival Time                                                                                         4.750  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.715  




++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : board_inst/snakePos_inst/dir_signal__i1/Q  (SLICE_R12C29B)
Path End         : board_inst/snakePos_inst/dir_signal__i1/D  (SLICE_R12C29B)
Source Clock     : CLK (R)
Destination Clock: CLK (R)
Logic Level      : 2
Delay Ratio      : 40.9% (route), 59.1% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 1.715 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Delay  Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
HSOSC_inst/CLKHF                          HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  143     
NES_inst/CLK ( CLK )                                         NET DELAY        3.035                  3.035  143     


Data Path

board_inst/snakePos_inst/dir_signal__i1/CK->board_inst/snakePos_inst/dir_signal__i1/Q
                                          SLICE_R12C29B      CLK_TO_Q0_DELAY  0.766                  3.801  3       
board_inst/snakePos_inst/dir_signal[1]                       NET DELAY        0.701                  4.502  3       
i2_4_lut/C->i2_4_lut/Z                    SLICE_R12C29B      D0_TO_F0_DELAY   0.248                  4.750  1       
board_inst/snakePos_inst/n21312 ( DI0 )                      NET DELAY        0.000                  4.750  1       


Destination Clock Path

                                                             CONSTRAINT       0.000                  0.000  1       
HSOSC_inst/CLKHF                          HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  143     
NES_inst/CLK ( CLK )                                         NET DELAY        3.035                  3.035  143     
                                                             Uncertainty      0.000                  3.035  
                                                             Hold time        0.000                  3.035  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.035  
Arrival Time                                                                                         4.750  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.715  




++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : board_inst/snakePos_inst/counter_3007_3259__i4/Q  (SLICE_R13C3C)
Path End         : board_inst/snakePos_inst/counter_3007_3259__i4/D  (SLICE_R13C3C)
Source Clock     : CLK (R)
Destination Clock: CLK (R)
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 1.882 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Delay  Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
HSOSC_inst/CLKHF                          HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  143     
NES_inst/CLK ( CLK )                                         NET DELAY        3.035                  3.035  143     


Data Path

board_inst/snakePos_inst/counter_3007_3259__i4/CK->board_inst/snakePos_inst/counter_3007_3259__i4/Q
                                          SLICE_R13C3C       CLK_TO_Q0_DELAY  0.766                  3.801  1       
board_inst/snakePos_inst/n20_adj_1907                        NET DELAY        0.868                  4.669  1       
board_inst/snakePos_inst/counter_3007_3259_add_4_5/C0->board_inst/snakePos_inst/counter_3007_3259_add_4_5/S0
                                          SLICE_R13C3C       C0_TO_F0_DELAY   0.248                  4.917  1       
board_inst/snakePos_inst/n97[3] ( DI0 )                      NET DELAY        0.000                  4.917  1       


Destination Clock Path

                                                             CONSTRAINT       0.000                  0.000  1       
HSOSC_inst/CLKHF                          HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  143     
NES_inst/CLK ( CLK )                                         NET DELAY        3.035                  3.035  143     
                                                             Uncertainty      0.000                  3.035  
                                                             Hold time        0.000                  3.035  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.035  
Arrival Time                                                                                         4.917  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.882  




++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : board_inst/snakePos_inst/counter_3007_3259__i5/Q  (SLICE_R13C3C)
Path End         : board_inst/snakePos_inst/counter_3007_3259__i5/D  (SLICE_R13C3C)
Source Clock     : CLK (R)
Destination Clock: CLK (R)
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 1.882 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Delay  Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
HSOSC_inst/CLKHF                          HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  143     
NES_inst/CLK ( CLK )                                         NET DELAY        3.035                  3.035  143     


Data Path

board_inst/snakePos_inst/counter_3007_3259__i5/CK->board_inst/snakePos_inst/counter_3007_3259__i5/Q
                                          SLICE_R13C3C       CLK_TO_Q1_DELAY  0.766                  3.801  1       
board_inst/snakePos_inst/n19                                 NET DELAY        0.868                  4.669  1       
board_inst/snakePos_inst/counter_3007_3259_add_4_5/C1->board_inst/snakePos_inst/counter_3007_3259_add_4_5/S1
                                          SLICE_R13C3C       C1_TO_F1_DELAY   0.248                  4.917  1       
board_inst/snakePos_inst/n97[4] ( DI1 )                      NET DELAY        0.000                  4.917  1       


Destination Clock Path

                                                             CONSTRAINT       0.000                  0.000  1       
HSOSC_inst/CLKHF                          HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  143     
NES_inst/CLK ( CLK )                                         NET DELAY        3.035                  3.035  143     
                                                             Uncertainty      0.000                  3.035  
                                                             Hold time        0.000                  3.035  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.035  
Arrival Time                                                                                         4.917  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.882  




++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : board_inst/snakePos_inst/counter_3007_3259__i6/Q  (SLICE_R13C3D)
Path End         : board_inst/snakePos_inst/counter_3007_3259__i6/D  (SLICE_R13C3D)
Source Clock     : CLK (R)
Destination Clock: CLK (R)
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 1.882 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Delay  Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
HSOSC_inst/CLKHF                          HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  143     
NES_inst/CLK ( CLK )                                         NET DELAY        3.035                  3.035  143     


Data Path

board_inst/snakePos_inst/counter_3007_3259__i6/CK->board_inst/snakePos_inst/counter_3007_3259__i6/Q
                                          SLICE_R13C3D       CLK_TO_Q0_DELAY  0.766                  3.801  1       
board_inst/snakePos_inst/n18                                 NET DELAY        0.868                  4.669  1       
board_inst/snakePos_inst/counter_3007_3259_add_4_7/C0->board_inst/snakePos_inst/counter_3007_3259_add_4_7/S0
                                          SLICE_R13C3D       C0_TO_F0_DELAY   0.248                  4.917  1       
board_inst/snakePos_inst/n97[5] ( DI0 )                      NET DELAY        0.000                  4.917  1       


Destination Clock Path

                                                             CONSTRAINT       0.000                  0.000  1       
HSOSC_inst/CLKHF                          HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  143     
NES_inst/CLK ( CLK )                                         NET DELAY        3.035                  3.035  143     
                                                             Uncertainty      0.000                  3.035  
                                                             Hold time        0.000                  3.035  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.035  
Arrival Time                                                                                         4.917  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.882  




++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : board_inst/snakePos_inst/counter_3007_3259__i7/Q  (SLICE_R13C3D)
Path End         : board_inst/snakePos_inst/counter_3007_3259__i7/D  (SLICE_R13C3D)
Source Clock     : CLK (R)
Destination Clock: CLK (R)
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 1.882 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Delay  Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
HSOSC_inst/CLKHF                          HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  143     
NES_inst/CLK ( CLK )                                         NET DELAY        3.035                  3.035  143     


Data Path

board_inst/snakePos_inst/counter_3007_3259__i7/CK->board_inst/snakePos_inst/counter_3007_3259__i7/Q
                                          SLICE_R13C3D       CLK_TO_Q1_DELAY  0.766                  3.801  1       
board_inst/snakePos_inst/n17                                 NET DELAY        0.868                  4.669  1       
board_inst/snakePos_inst/counter_3007_3259_add_4_7/C1->board_inst/snakePos_inst/counter_3007_3259_add_4_7/S1
                                          SLICE_R13C3D       C1_TO_F1_DELAY   0.248                  4.917  1       
board_inst/snakePos_inst/n97[6] ( DI1 )                      NET DELAY        0.000                  4.917  1       


Destination Clock Path

                                                             CONSTRAINT       0.000                  0.000  1       
HSOSC_inst/CLKHF                          HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  143     
NES_inst/CLK ( CLK )                                         NET DELAY        3.035                  3.035  143     
                                                             Uncertainty      0.000                  3.035  
                                                             Hold time        0.000                  3.035  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.035  
Arrival Time                                                                                         4.917  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.882  




++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : board_inst/snakePos_inst/counter_3007_3259__i8/Q  (SLICE_R13C4A)
Path End         : board_inst/snakePos_inst/counter_3007_3259__i8/D  (SLICE_R13C4A)
Source Clock     : CLK (R)
Destination Clock: CLK (R)
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 1.882 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Delay  Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
HSOSC_inst/CLKHF                          HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  143     
NES_inst/CLK ( CLK )                                         NET DELAY        3.035                  3.035  143     


Data Path

board_inst/snakePos_inst/counter_3007_3259__i8/CK->board_inst/snakePos_inst/counter_3007_3259__i8/Q
                                          SLICE_R13C4A       CLK_TO_Q0_DELAY  0.766                  3.801  1       
board_inst/snakePos_inst/n16                                 NET DELAY        0.868                  4.669  1       
board_inst/snakePos_inst/counter_3007_3259_add_4_9/C0->board_inst/snakePos_inst/counter_3007_3259_add_4_9/S0
                                          SLICE_R13C4A       C0_TO_F0_DELAY   0.248                  4.917  1       
board_inst/snakePos_inst/n97[7] ( DI0 )                      NET DELAY        0.000                  4.917  1       


Destination Clock Path

                                                             CONSTRAINT       0.000                  0.000  1       
HSOSC_inst/CLKHF                          HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  143     
NES_inst/CLK ( CLK )                                         NET DELAY        3.035                  3.035  143     
                                                             Uncertainty      0.000                  3.035  
                                                             Hold time        0.000                  3.035  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.035  
Arrival Time                                                                                         4.917  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.882  




++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : board_inst/snakePos_inst/counter_3007_3259__i9/Q  (SLICE_R13C4A)
Path End         : board_inst/snakePos_inst/counter_3007_3259__i9/D  (SLICE_R13C4A)
Source Clock     : CLK (R)
Destination Clock: CLK (R)
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 1.882 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Delay  Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
HSOSC_inst/CLKHF                          HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  143     
NES_inst/CLK ( CLK )                                         NET DELAY        3.035                  3.035  143     


Data Path

board_inst/snakePos_inst/counter_3007_3259__i9/CK->board_inst/snakePos_inst/counter_3007_3259__i9/Q
                                          SLICE_R13C4A       CLK_TO_Q1_DELAY  0.766                  3.801  1       
board_inst/snakePos_inst/n15                                 NET DELAY        0.868                  4.669  1       
board_inst/snakePos_inst/counter_3007_3259_add_4_9/C1->board_inst/snakePos_inst/counter_3007_3259_add_4_9/S1
                                          SLICE_R13C4A       C1_TO_F1_DELAY   0.248                  4.917  1       
board_inst/snakePos_inst/n97[8] ( DI1 )                      NET DELAY        0.000                  4.917  1       


Destination Clock Path

                                                             CONSTRAINT       0.000                  0.000  1       
HSOSC_inst/CLKHF                          HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  143     
NES_inst/CLK ( CLK )                                         NET DELAY        3.035                  3.035  143     
                                                             Uncertainty      0.000                  3.035  
                                                             Hold time        0.000                  3.035  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.035  
Arrival Time                                                                                         4.917  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.882  




++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : board_inst/snakePos_inst/counter_3007_3259__i10/Q  (SLICE_R13C4B)
Path End         : board_inst/snakePos_inst/counter_3007_3259__i10/D  (SLICE_R13C4B)
Source Clock     : CLK (R)
Destination Clock: CLK (R)
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 1.882 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Delay  Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
HSOSC_inst/CLKHF                          HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  143     
NES_inst/CLK ( CLK )                                         NET DELAY        3.035                  3.035  143     


Data Path

board_inst/snakePos_inst/counter_3007_3259__i10/CK->board_inst/snakePos_inst/counter_3007_3259__i10/Q
                                          SLICE_R13C4B       CLK_TO_Q0_DELAY  0.766                  3.801  1       
board_inst/snakePos_inst/n14                                 NET DELAY        0.868                  4.669  1       
board_inst/snakePos_inst/counter_3007_3259_add_4_11/C0->board_inst/snakePos_inst/counter_3007_3259_add_4_11/S0
                                          SLICE_R13C4B       C0_TO_F0_DELAY   0.248                  4.917  1       
board_inst/snakePos_inst/n97[9] ( DI0 )                      NET DELAY        0.000                  4.917  1       


Destination Clock Path

                                                             CONSTRAINT       0.000                  0.000  1       
HSOSC_inst/CLKHF                          HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  143     
NES_inst/CLK ( CLK )                                         NET DELAY        3.035                  3.035  143     
                                                             Uncertainty      0.000                  3.035  
                                                             Hold time        0.000                  3.035  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.035  
Arrival Time                                                                                         4.917  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.882  




++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : board_inst/snakePos_inst/counter_3007_3259__i11/Q  (SLICE_R13C4B)
Path End         : board_inst/snakePos_inst/counter_3007_3259__i11/D  (SLICE_R13C4B)
Source Clock     : CLK (R)
Destination Clock: CLK (R)
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 1.882 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Delay  Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
HSOSC_inst/CLKHF                          HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  143     
NES_inst/CLK ( CLK )                                         NET DELAY        3.035                  3.035  143     


Data Path

board_inst/snakePos_inst/counter_3007_3259__i11/CK->board_inst/snakePos_inst/counter_3007_3259__i11/Q
                                          SLICE_R13C4B       CLK_TO_Q1_DELAY  0.766                  3.801  1       
board_inst/snakePos_inst/n13_adj_1897                        NET DELAY        0.868                  4.669  1       
board_inst/snakePos_inst/counter_3007_3259_add_4_11/C1->board_inst/snakePos_inst/counter_3007_3259_add_4_11/S1
                                          SLICE_R13C4B       C1_TO_F1_DELAY   0.248                  4.917  1       
board_inst/snakePos_inst/n97[10] ( DI1 )                     NET DELAY        0.000                  4.917  1       


Destination Clock Path

                                                             CONSTRAINT       0.000                  0.000  1       
HSOSC_inst/CLKHF                          HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  143     
NES_inst/CLK ( CLK )                                         NET DELAY        3.035                  3.035  143     
                                                             Uncertainty      0.000                  3.035  
                                                             Hold time        0.000                  3.035  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.035  
Arrival Time                                                                                         4.917  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.882  



+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 
                    End of Detailed Report for timing paths 
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 


##########################################################

