$comment
	File created using the following command:
		vcd file projetoMIPS.msim.vcd -direction
$end
$date
	Tue Dec 06 18:50:55 2022
$end
$version
	ModelSim Version 2020.1
$end
$timescale
	1ps
$end

$scope module projetomips_vhd_vec_tst $end
$var wire 1 ! CLOCK_50 $end
$var wire 1 " decoder_OUTT [13] $end
$var wire 1 # decoder_OUTT [12] $end
$var wire 1 $ decoder_OUTT [11] $end
$var wire 1 % decoder_OUTT [10] $end
$var wire 1 & decoder_OUTT [9] $end
$var wire 1 ' decoder_OUTT [8] $end
$var wire 1 ( decoder_OUTT [7] $end
$var wire 1 ) decoder_OUTT [6] $end
$var wire 1 * decoder_OUTT [5] $end
$var wire 1 + decoder_OUTT [4] $end
$var wire 1 , decoder_OUTT [3] $end
$var wire 1 - decoder_OUTT [2] $end
$var wire 1 . decoder_OUTT [1] $end
$var wire 1 / decoder_OUTT [0] $end
$var wire 1 0 destino_end [4] $end
$var wire 1 1 destino_end [3] $end
$var wire 1 2 destino_end [2] $end
$var wire 1 3 destino_end [1] $end
$var wire 1 4 destino_end [0] $end
$var wire 1 5 escrita_WB [31] $end
$var wire 1 6 escrita_WB [30] $end
$var wire 1 7 escrita_WB [29] $end
$var wire 1 8 escrita_WB [28] $end
$var wire 1 9 escrita_WB [27] $end
$var wire 1 : escrita_WB [26] $end
$var wire 1 ; escrita_WB [25] $end
$var wire 1 < escrita_WB [24] $end
$var wire 1 = escrita_WB [23] $end
$var wire 1 > escrita_WB [22] $end
$var wire 1 ? escrita_WB [21] $end
$var wire 1 @ escrita_WB [20] $end
$var wire 1 A escrita_WB [19] $end
$var wire 1 B escrita_WB [18] $end
$var wire 1 C escrita_WB [17] $end
$var wire 1 D escrita_WB [16] $end
$var wire 1 E escrita_WB [15] $end
$var wire 1 F escrita_WB [14] $end
$var wire 1 G escrita_WB [13] $end
$var wire 1 H escrita_WB [12] $end
$var wire 1 I escrita_WB [11] $end
$var wire 1 J escrita_WB [10] $end
$var wire 1 K escrita_WB [9] $end
$var wire 1 L escrita_WB [8] $end
$var wire 1 M escrita_WB [7] $end
$var wire 1 N escrita_WB [6] $end
$var wire 1 O escrita_WB [5] $end
$var wire 1 P escrita_WB [4] $end
$var wire 1 Q escrita_WB [3] $end
$var wire 1 R escrita_WB [2] $end
$var wire 1 S escrita_WB [1] $end
$var wire 1 T escrita_WB [0] $end
$var wire 1 U flagEqual $end
$var wire 1 V FPGA_RESET_N $end
$var wire 1 W habEscritaReg $end
$var wire 1 X HEX0 [6] $end
$var wire 1 Y HEX0 [5] $end
$var wire 1 Z HEX0 [4] $end
$var wire 1 [ HEX0 [3] $end
$var wire 1 \ HEX0 [2] $end
$var wire 1 ] HEX0 [1] $end
$var wire 1 ^ HEX0 [0] $end
$var wire 1 _ HEX1 [6] $end
$var wire 1 ` HEX1 [5] $end
$var wire 1 a HEX1 [4] $end
$var wire 1 b HEX1 [3] $end
$var wire 1 c HEX1 [2] $end
$var wire 1 d HEX1 [1] $end
$var wire 1 e HEX1 [0] $end
$var wire 1 f HEX2 [6] $end
$var wire 1 g HEX2 [5] $end
$var wire 1 h HEX2 [4] $end
$var wire 1 i HEX2 [3] $end
$var wire 1 j HEX2 [2] $end
$var wire 1 k HEX2 [1] $end
$var wire 1 l HEX2 [0] $end
$var wire 1 m HEX3 [6] $end
$var wire 1 n HEX3 [5] $end
$var wire 1 o HEX3 [4] $end
$var wire 1 p HEX3 [3] $end
$var wire 1 q HEX3 [2] $end
$var wire 1 r HEX3 [1] $end
$var wire 1 s HEX3 [0] $end
$var wire 1 t HEX4 [6] $end
$var wire 1 u HEX4 [5] $end
$var wire 1 v HEX4 [4] $end
$var wire 1 w HEX4 [3] $end
$var wire 1 x HEX4 [2] $end
$var wire 1 y HEX4 [1] $end
$var wire 1 z HEX4 [0] $end
$var wire 1 { HEX5 [6] $end
$var wire 1 | HEX5 [5] $end
$var wire 1 } HEX5 [4] $end
$var wire 1 ~ HEX5 [3] $end
$var wire 1 !! HEX5 [2] $end
$var wire 1 "! HEX5 [1] $end
$var wire 1 #! HEX5 [0] $end
$var wire 1 $! imediato_OUT [31] $end
$var wire 1 %! imediato_OUT [30] $end
$var wire 1 &! imediato_OUT [29] $end
$var wire 1 '! imediato_OUT [28] $end
$var wire 1 (! imediato_OUT [27] $end
$var wire 1 )! imediato_OUT [26] $end
$var wire 1 *! imediato_OUT [25] $end
$var wire 1 +! imediato_OUT [24] $end
$var wire 1 ,! imediato_OUT [23] $end
$var wire 1 -! imediato_OUT [22] $end
$var wire 1 .! imediato_OUT [21] $end
$var wire 1 /! imediato_OUT [20] $end
$var wire 1 0! imediato_OUT [19] $end
$var wire 1 1! imediato_OUT [18] $end
$var wire 1 2! imediato_OUT [17] $end
$var wire 1 3! imediato_OUT [16] $end
$var wire 1 4! imediato_OUT [15] $end
$var wire 1 5! imediato_OUT [14] $end
$var wire 1 6! imediato_OUT [13] $end
$var wire 1 7! imediato_OUT [12] $end
$var wire 1 8! imediato_OUT [11] $end
$var wire 1 9! imediato_OUT [10] $end
$var wire 1 :! imediato_OUT [9] $end
$var wire 1 ;! imediato_OUT [8] $end
$var wire 1 <! imediato_OUT [7] $end
$var wire 1 =! imediato_OUT [6] $end
$var wire 1 >! imediato_OUT [5] $end
$var wire 1 ?! imediato_OUT [4] $end
$var wire 1 @! imediato_OUT [3] $end
$var wire 1 A! imediato_OUT [2] $end
$var wire 1 B! imediato_OUT [1] $end
$var wire 1 C! imediato_OUT [0] $end
$var wire 1 D! KEY [3] $end
$var wire 1 E! KEY [2] $end
$var wire 1 F! KEY [1] $end
$var wire 1 G! KEY [0] $end
$var wire 1 H! LEDR [9] $end
$var wire 1 I! LEDR [8] $end
$var wire 1 J! LEDR [7] $end
$var wire 1 K! LEDR [6] $end
$var wire 1 L! LEDR [5] $end
$var wire 1 M! LEDR [4] $end
$var wire 1 N! LEDR [3] $end
$var wire 1 O! LEDR [2] $end
$var wire 1 P! LEDR [1] $end
$var wire 1 Q! LEDR [0] $end
$var wire 1 R! MEM_OUTT [31] $end
$var wire 1 S! MEM_OUTT [30] $end
$var wire 1 T! MEM_OUTT [29] $end
$var wire 1 U! MEM_OUTT [28] $end
$var wire 1 V! MEM_OUTT [27] $end
$var wire 1 W! MEM_OUTT [26] $end
$var wire 1 X! MEM_OUTT [25] $end
$var wire 1 Y! MEM_OUTT [24] $end
$var wire 1 Z! MEM_OUTT [23] $end
$var wire 1 [! MEM_OUTT [22] $end
$var wire 1 \! MEM_OUTT [21] $end
$var wire 1 ]! MEM_OUTT [20] $end
$var wire 1 ^! MEM_OUTT [19] $end
$var wire 1 _! MEM_OUTT [18] $end
$var wire 1 `! MEM_OUTT [17] $end
$var wire 1 a! MEM_OUTT [16] $end
$var wire 1 b! MEM_OUTT [15] $end
$var wire 1 c! MEM_OUTT [14] $end
$var wire 1 d! MEM_OUTT [13] $end
$var wire 1 e! MEM_OUTT [12] $end
$var wire 1 f! MEM_OUTT [11] $end
$var wire 1 g! MEM_OUTT [10] $end
$var wire 1 h! MEM_OUTT [9] $end
$var wire 1 i! MEM_OUTT [8] $end
$var wire 1 j! MEM_OUTT [7] $end
$var wire 1 k! MEM_OUTT [6] $end
$var wire 1 l! MEM_OUTT [5] $end
$var wire 1 m! MEM_OUTT [4] $end
$var wire 1 n! MEM_OUTT [3] $end
$var wire 1 o! MEM_OUTT [2] $end
$var wire 1 p! MEM_OUTT [1] $end
$var wire 1 q! MEM_OUTT [0] $end
$var wire 1 r! mux_BEQ_BNE $end
$var wire 1 s! operacao [2] $end
$var wire 1 t! operacao [1] $end
$var wire 1 u! operacao [0] $end
$var wire 1 v! PC_OUTT [31] $end
$var wire 1 w! PC_OUTT [30] $end
$var wire 1 x! PC_OUTT [29] $end
$var wire 1 y! PC_OUTT [28] $end
$var wire 1 z! PC_OUTT [27] $end
$var wire 1 {! PC_OUTT [26] $end
$var wire 1 |! PC_OUTT [25] $end
$var wire 1 }! PC_OUTT [24] $end
$var wire 1 ~! PC_OUTT [23] $end
$var wire 1 !" PC_OUTT [22] $end
$var wire 1 "" PC_OUTT [21] $end
$var wire 1 #" PC_OUTT [20] $end
$var wire 1 $" PC_OUTT [19] $end
$var wire 1 %" PC_OUTT [18] $end
$var wire 1 &" PC_OUTT [17] $end
$var wire 1 '" PC_OUTT [16] $end
$var wire 1 (" PC_OUTT [15] $end
$var wire 1 )" PC_OUTT [14] $end
$var wire 1 *" PC_OUTT [13] $end
$var wire 1 +" PC_OUTT [12] $end
$var wire 1 ," PC_OUTT [11] $end
$var wire 1 -" PC_OUTT [10] $end
$var wire 1 ." PC_OUTT [9] $end
$var wire 1 /" PC_OUTT [8] $end
$var wire 1 0" PC_OUTT [7] $end
$var wire 1 1" PC_OUTT [6] $end
$var wire 1 2" PC_OUTT [5] $end
$var wire 1 3" PC_OUTT [4] $end
$var wire 1 4" PC_OUTT [3] $end
$var wire 1 5" PC_OUTT [2] $end
$var wire 1 6" PC_OUTT [1] $end
$var wire 1 7" PC_OUTT [0] $end
$var wire 1 8" Rd_End [4] $end
$var wire 1 9" Rd_End [3] $end
$var wire 1 :" Rd_End [2] $end
$var wire 1 ;" Rd_End [1] $end
$var wire 1 <" Rd_End [0] $end
$var wire 1 =" Rs_End [4] $end
$var wire 1 >" Rs_End [3] $end
$var wire 1 ?" Rs_End [2] $end
$var wire 1 @" Rs_End [1] $end
$var wire 1 A" Rs_End [0] $end
$var wire 1 B" RS_OUTT [31] $end
$var wire 1 C" RS_OUTT [30] $end
$var wire 1 D" RS_OUTT [29] $end
$var wire 1 E" RS_OUTT [28] $end
$var wire 1 F" RS_OUTT [27] $end
$var wire 1 G" RS_OUTT [26] $end
$var wire 1 H" RS_OUTT [25] $end
$var wire 1 I" RS_OUTT [24] $end
$var wire 1 J" RS_OUTT [23] $end
$var wire 1 K" RS_OUTT [22] $end
$var wire 1 L" RS_OUTT [21] $end
$var wire 1 M" RS_OUTT [20] $end
$var wire 1 N" RS_OUTT [19] $end
$var wire 1 O" RS_OUTT [18] $end
$var wire 1 P" RS_OUTT [17] $end
$var wire 1 Q" RS_OUTT [16] $end
$var wire 1 R" RS_OUTT [15] $end
$var wire 1 S" RS_OUTT [14] $end
$var wire 1 T" RS_OUTT [13] $end
$var wire 1 U" RS_OUTT [12] $end
$var wire 1 V" RS_OUTT [11] $end
$var wire 1 W" RS_OUTT [10] $end
$var wire 1 X" RS_OUTT [9] $end
$var wire 1 Y" RS_OUTT [8] $end
$var wire 1 Z" RS_OUTT [7] $end
$var wire 1 [" RS_OUTT [6] $end
$var wire 1 \" RS_OUTT [5] $end
$var wire 1 ]" RS_OUTT [4] $end
$var wire 1 ^" RS_OUTT [3] $end
$var wire 1 _" RS_OUTT [2] $end
$var wire 1 `" RS_OUTT [1] $end
$var wire 1 a" RS_OUTT [0] $end
$var wire 1 b" Rt_End [4] $end
$var wire 1 c" Rt_End [3] $end
$var wire 1 d" Rt_End [2] $end
$var wire 1 e" Rt_End [1] $end
$var wire 1 f" Rt_End [0] $end
$var wire 1 g" RT_OUTT [31] $end
$var wire 1 h" RT_OUTT [30] $end
$var wire 1 i" RT_OUTT [29] $end
$var wire 1 j" RT_OUTT [28] $end
$var wire 1 k" RT_OUTT [27] $end
$var wire 1 l" RT_OUTT [26] $end
$var wire 1 m" RT_OUTT [25] $end
$var wire 1 n" RT_OUTT [24] $end
$var wire 1 o" RT_OUTT [23] $end
$var wire 1 p" RT_OUTT [22] $end
$var wire 1 q" RT_OUTT [21] $end
$var wire 1 r" RT_OUTT [20] $end
$var wire 1 s" RT_OUTT [19] $end
$var wire 1 t" RT_OUTT [18] $end
$var wire 1 u" RT_OUTT [17] $end
$var wire 1 v" RT_OUTT [16] $end
$var wire 1 w" RT_OUTT [15] $end
$var wire 1 x" RT_OUTT [14] $end
$var wire 1 y" RT_OUTT [13] $end
$var wire 1 z" RT_OUTT [12] $end
$var wire 1 {" RT_OUTT [11] $end
$var wire 1 |" RT_OUTT [10] $end
$var wire 1 }" RT_OUTT [9] $end
$var wire 1 ~" RT_OUTT [8] $end
$var wire 1 !# RT_OUTT [7] $end
$var wire 1 "# RT_OUTT [6] $end
$var wire 1 ## RT_OUTT [5] $end
$var wire 1 $# RT_OUTT [4] $end
$var wire 1 %# RT_OUTT [3] $end
$var wire 1 &# RT_OUTT [2] $end
$var wire 1 '# RT_OUTT [1] $end
$var wire 1 (# RT_OUTT [0] $end
$var wire 1 )# SW [9] $end
$var wire 1 *# SW [8] $end
$var wire 1 +# SW [7] $end
$var wire 1 ,# SW [6] $end
$var wire 1 -# SW [5] $end
$var wire 1 .# SW [4] $end
$var wire 1 /# SW [3] $end
$var wire 1 0# SW [2] $end
$var wire 1 1# SW [1] $end
$var wire 1 2# SW [0] $end
$var wire 1 3# ULAA_OUT [31] $end
$var wire 1 4# ULAA_OUT [30] $end
$var wire 1 5# ULAA_OUT [29] $end
$var wire 1 6# ULAA_OUT [28] $end
$var wire 1 7# ULAA_OUT [27] $end
$var wire 1 8# ULAA_OUT [26] $end
$var wire 1 9# ULAA_OUT [25] $end
$var wire 1 :# ULAA_OUT [24] $end
$var wire 1 ;# ULAA_OUT [23] $end
$var wire 1 <# ULAA_OUT [22] $end
$var wire 1 =# ULAA_OUT [21] $end
$var wire 1 ># ULAA_OUT [20] $end
$var wire 1 ?# ULAA_OUT [19] $end
$var wire 1 @# ULAA_OUT [18] $end
$var wire 1 A# ULAA_OUT [17] $end
$var wire 1 B# ULAA_OUT [16] $end
$var wire 1 C# ULAA_OUT [15] $end
$var wire 1 D# ULAA_OUT [14] $end
$var wire 1 E# ULAA_OUT [13] $end
$var wire 1 F# ULAA_OUT [12] $end
$var wire 1 G# ULAA_OUT [11] $end
$var wire 1 H# ULAA_OUT [10] $end
$var wire 1 I# ULAA_OUT [9] $end
$var wire 1 J# ULAA_OUT [8] $end
$var wire 1 K# ULAA_OUT [7] $end
$var wire 1 L# ULAA_OUT [6] $end
$var wire 1 M# ULAA_OUT [5] $end
$var wire 1 N# ULAA_OUT [4] $end
$var wire 1 O# ULAA_OUT [3] $end
$var wire 1 P# ULAA_OUT [2] $end
$var wire 1 Q# ULAA_OUT [1] $end
$var wire 1 R# ULAA_OUT [0] $end
$var wire 1 S# write_REG_BACK $end

$scope module i1 $end
$var wire 1 T# gnd $end
$var wire 1 U# vcc $end
$var wire 1 V# unknown $end
$var wire 1 W# devoe $end
$var wire 1 X# devclrn $end
$var wire 1 Y# devpor $end
$var wire 1 Z# ww_devoe $end
$var wire 1 [# ww_devclrn $end
$var wire 1 \# ww_devpor $end
$var wire 1 ]# ww_CLOCK_50 $end
$var wire 1 ^# ww_FPGA_RESET_N $end
$var wire 1 _# ww_KEY [3] $end
$var wire 1 `# ww_KEY [2] $end
$var wire 1 a# ww_KEY [1] $end
$var wire 1 b# ww_KEY [0] $end
$var wire 1 c# ww_SW [9] $end
$var wire 1 d# ww_SW [8] $end
$var wire 1 e# ww_SW [7] $end
$var wire 1 f# ww_SW [6] $end
$var wire 1 g# ww_SW [5] $end
$var wire 1 h# ww_SW [4] $end
$var wire 1 i# ww_SW [3] $end
$var wire 1 j# ww_SW [2] $end
$var wire 1 k# ww_SW [1] $end
$var wire 1 l# ww_SW [0] $end
$var wire 1 m# ww_LEDR [9] $end
$var wire 1 n# ww_LEDR [8] $end
$var wire 1 o# ww_LEDR [7] $end
$var wire 1 p# ww_LEDR [6] $end
$var wire 1 q# ww_LEDR [5] $end
$var wire 1 r# ww_LEDR [4] $end
$var wire 1 s# ww_LEDR [3] $end
$var wire 1 t# ww_LEDR [2] $end
$var wire 1 u# ww_LEDR [1] $end
$var wire 1 v# ww_LEDR [0] $end
$var wire 1 w# ww_HEX0 [6] $end
$var wire 1 x# ww_HEX0 [5] $end
$var wire 1 y# ww_HEX0 [4] $end
$var wire 1 z# ww_HEX0 [3] $end
$var wire 1 {# ww_HEX0 [2] $end
$var wire 1 |# ww_HEX0 [1] $end
$var wire 1 }# ww_HEX0 [0] $end
$var wire 1 ~# ww_HEX1 [6] $end
$var wire 1 !$ ww_HEX1 [5] $end
$var wire 1 "$ ww_HEX1 [4] $end
$var wire 1 #$ ww_HEX1 [3] $end
$var wire 1 $$ ww_HEX1 [2] $end
$var wire 1 %$ ww_HEX1 [1] $end
$var wire 1 &$ ww_HEX1 [0] $end
$var wire 1 '$ ww_HEX2 [6] $end
$var wire 1 ($ ww_HEX2 [5] $end
$var wire 1 )$ ww_HEX2 [4] $end
$var wire 1 *$ ww_HEX2 [3] $end
$var wire 1 +$ ww_HEX2 [2] $end
$var wire 1 ,$ ww_HEX2 [1] $end
$var wire 1 -$ ww_HEX2 [0] $end
$var wire 1 .$ ww_HEX3 [6] $end
$var wire 1 /$ ww_HEX3 [5] $end
$var wire 1 0$ ww_HEX3 [4] $end
$var wire 1 1$ ww_HEX3 [3] $end
$var wire 1 2$ ww_HEX3 [2] $end
$var wire 1 3$ ww_HEX3 [1] $end
$var wire 1 4$ ww_HEX3 [0] $end
$var wire 1 5$ ww_HEX4 [6] $end
$var wire 1 6$ ww_HEX4 [5] $end
$var wire 1 7$ ww_HEX4 [4] $end
$var wire 1 8$ ww_HEX4 [3] $end
$var wire 1 9$ ww_HEX4 [2] $end
$var wire 1 :$ ww_HEX4 [1] $end
$var wire 1 ;$ ww_HEX4 [0] $end
$var wire 1 <$ ww_HEX5 [6] $end
$var wire 1 =$ ww_HEX5 [5] $end
$var wire 1 >$ ww_HEX5 [4] $end
$var wire 1 ?$ ww_HEX5 [3] $end
$var wire 1 @$ ww_HEX5 [2] $end
$var wire 1 A$ ww_HEX5 [1] $end
$var wire 1 B$ ww_HEX5 [0] $end
$var wire 1 C$ ww_ULAA_OUT [31] $end
$var wire 1 D$ ww_ULAA_OUT [30] $end
$var wire 1 E$ ww_ULAA_OUT [29] $end
$var wire 1 F$ ww_ULAA_OUT [28] $end
$var wire 1 G$ ww_ULAA_OUT [27] $end
$var wire 1 H$ ww_ULAA_OUT [26] $end
$var wire 1 I$ ww_ULAA_OUT [25] $end
$var wire 1 J$ ww_ULAA_OUT [24] $end
$var wire 1 K$ ww_ULAA_OUT [23] $end
$var wire 1 L$ ww_ULAA_OUT [22] $end
$var wire 1 M$ ww_ULAA_OUT [21] $end
$var wire 1 N$ ww_ULAA_OUT [20] $end
$var wire 1 O$ ww_ULAA_OUT [19] $end
$var wire 1 P$ ww_ULAA_OUT [18] $end
$var wire 1 Q$ ww_ULAA_OUT [17] $end
$var wire 1 R$ ww_ULAA_OUT [16] $end
$var wire 1 S$ ww_ULAA_OUT [15] $end
$var wire 1 T$ ww_ULAA_OUT [14] $end
$var wire 1 U$ ww_ULAA_OUT [13] $end
$var wire 1 V$ ww_ULAA_OUT [12] $end
$var wire 1 W$ ww_ULAA_OUT [11] $end
$var wire 1 X$ ww_ULAA_OUT [10] $end
$var wire 1 Y$ ww_ULAA_OUT [9] $end
$var wire 1 Z$ ww_ULAA_OUT [8] $end
$var wire 1 [$ ww_ULAA_OUT [7] $end
$var wire 1 \$ ww_ULAA_OUT [6] $end
$var wire 1 ]$ ww_ULAA_OUT [5] $end
$var wire 1 ^$ ww_ULAA_OUT [4] $end
$var wire 1 _$ ww_ULAA_OUT [3] $end
$var wire 1 `$ ww_ULAA_OUT [2] $end
$var wire 1 a$ ww_ULAA_OUT [1] $end
$var wire 1 b$ ww_ULAA_OUT [0] $end
$var wire 1 c$ ww_decoder_OUTT [13] $end
$var wire 1 d$ ww_decoder_OUTT [12] $end
$var wire 1 e$ ww_decoder_OUTT [11] $end
$var wire 1 f$ ww_decoder_OUTT [10] $end
$var wire 1 g$ ww_decoder_OUTT [9] $end
$var wire 1 h$ ww_decoder_OUTT [8] $end
$var wire 1 i$ ww_decoder_OUTT [7] $end
$var wire 1 j$ ww_decoder_OUTT [6] $end
$var wire 1 k$ ww_decoder_OUTT [5] $end
$var wire 1 l$ ww_decoder_OUTT [4] $end
$var wire 1 m$ ww_decoder_OUTT [3] $end
$var wire 1 n$ ww_decoder_OUTT [2] $end
$var wire 1 o$ ww_decoder_OUTT [1] $end
$var wire 1 p$ ww_decoder_OUTT [0] $end
$var wire 1 q$ ww_MEM_OUTT [31] $end
$var wire 1 r$ ww_MEM_OUTT [30] $end
$var wire 1 s$ ww_MEM_OUTT [29] $end
$var wire 1 t$ ww_MEM_OUTT [28] $end
$var wire 1 u$ ww_MEM_OUTT [27] $end
$var wire 1 v$ ww_MEM_OUTT [26] $end
$var wire 1 w$ ww_MEM_OUTT [25] $end
$var wire 1 x$ ww_MEM_OUTT [24] $end
$var wire 1 y$ ww_MEM_OUTT [23] $end
$var wire 1 z$ ww_MEM_OUTT [22] $end
$var wire 1 {$ ww_MEM_OUTT [21] $end
$var wire 1 |$ ww_MEM_OUTT [20] $end
$var wire 1 }$ ww_MEM_OUTT [19] $end
$var wire 1 ~$ ww_MEM_OUTT [18] $end
$var wire 1 !% ww_MEM_OUTT [17] $end
$var wire 1 "% ww_MEM_OUTT [16] $end
$var wire 1 #% ww_MEM_OUTT [15] $end
$var wire 1 $% ww_MEM_OUTT [14] $end
$var wire 1 %% ww_MEM_OUTT [13] $end
$var wire 1 &% ww_MEM_OUTT [12] $end
$var wire 1 '% ww_MEM_OUTT [11] $end
$var wire 1 (% ww_MEM_OUTT [10] $end
$var wire 1 )% ww_MEM_OUTT [9] $end
$var wire 1 *% ww_MEM_OUTT [8] $end
$var wire 1 +% ww_MEM_OUTT [7] $end
$var wire 1 ,% ww_MEM_OUTT [6] $end
$var wire 1 -% ww_MEM_OUTT [5] $end
$var wire 1 .% ww_MEM_OUTT [4] $end
$var wire 1 /% ww_MEM_OUTT [3] $end
$var wire 1 0% ww_MEM_OUTT [2] $end
$var wire 1 1% ww_MEM_OUTT [1] $end
$var wire 1 2% ww_MEM_OUTT [0] $end
$var wire 1 3% ww_RS_OUTT [31] $end
$var wire 1 4% ww_RS_OUTT [30] $end
$var wire 1 5% ww_RS_OUTT [29] $end
$var wire 1 6% ww_RS_OUTT [28] $end
$var wire 1 7% ww_RS_OUTT [27] $end
$var wire 1 8% ww_RS_OUTT [26] $end
$var wire 1 9% ww_RS_OUTT [25] $end
$var wire 1 :% ww_RS_OUTT [24] $end
$var wire 1 ;% ww_RS_OUTT [23] $end
$var wire 1 <% ww_RS_OUTT [22] $end
$var wire 1 =% ww_RS_OUTT [21] $end
$var wire 1 >% ww_RS_OUTT [20] $end
$var wire 1 ?% ww_RS_OUTT [19] $end
$var wire 1 @% ww_RS_OUTT [18] $end
$var wire 1 A% ww_RS_OUTT [17] $end
$var wire 1 B% ww_RS_OUTT [16] $end
$var wire 1 C% ww_RS_OUTT [15] $end
$var wire 1 D% ww_RS_OUTT [14] $end
$var wire 1 E% ww_RS_OUTT [13] $end
$var wire 1 F% ww_RS_OUTT [12] $end
$var wire 1 G% ww_RS_OUTT [11] $end
$var wire 1 H% ww_RS_OUTT [10] $end
$var wire 1 I% ww_RS_OUTT [9] $end
$var wire 1 J% ww_RS_OUTT [8] $end
$var wire 1 K% ww_RS_OUTT [7] $end
$var wire 1 L% ww_RS_OUTT [6] $end
$var wire 1 M% ww_RS_OUTT [5] $end
$var wire 1 N% ww_RS_OUTT [4] $end
$var wire 1 O% ww_RS_OUTT [3] $end
$var wire 1 P% ww_RS_OUTT [2] $end
$var wire 1 Q% ww_RS_OUTT [1] $end
$var wire 1 R% ww_RS_OUTT [0] $end
$var wire 1 S% ww_RT_OUTT [31] $end
$var wire 1 T% ww_RT_OUTT [30] $end
$var wire 1 U% ww_RT_OUTT [29] $end
$var wire 1 V% ww_RT_OUTT [28] $end
$var wire 1 W% ww_RT_OUTT [27] $end
$var wire 1 X% ww_RT_OUTT [26] $end
$var wire 1 Y% ww_RT_OUTT [25] $end
$var wire 1 Z% ww_RT_OUTT [24] $end
$var wire 1 [% ww_RT_OUTT [23] $end
$var wire 1 \% ww_RT_OUTT [22] $end
$var wire 1 ]% ww_RT_OUTT [21] $end
$var wire 1 ^% ww_RT_OUTT [20] $end
$var wire 1 _% ww_RT_OUTT [19] $end
$var wire 1 `% ww_RT_OUTT [18] $end
$var wire 1 a% ww_RT_OUTT [17] $end
$var wire 1 b% ww_RT_OUTT [16] $end
$var wire 1 c% ww_RT_OUTT [15] $end
$var wire 1 d% ww_RT_OUTT [14] $end
$var wire 1 e% ww_RT_OUTT [13] $end
$var wire 1 f% ww_RT_OUTT [12] $end
$var wire 1 g% ww_RT_OUTT [11] $end
$var wire 1 h% ww_RT_OUTT [10] $end
$var wire 1 i% ww_RT_OUTT [9] $end
$var wire 1 j% ww_RT_OUTT [8] $end
$var wire 1 k% ww_RT_OUTT [7] $end
$var wire 1 l% ww_RT_OUTT [6] $end
$var wire 1 m% ww_RT_OUTT [5] $end
$var wire 1 n% ww_RT_OUTT [4] $end
$var wire 1 o% ww_RT_OUTT [3] $end
$var wire 1 p% ww_RT_OUTT [2] $end
$var wire 1 q% ww_RT_OUTT [1] $end
$var wire 1 r% ww_RT_OUTT [0] $end
$var wire 1 s% ww_Rt_End [4] $end
$var wire 1 t% ww_Rt_End [3] $end
$var wire 1 u% ww_Rt_End [2] $end
$var wire 1 v% ww_Rt_End [1] $end
$var wire 1 w% ww_Rt_End [0] $end
$var wire 1 x% ww_Rd_End [4] $end
$var wire 1 y% ww_Rd_End [3] $end
$var wire 1 z% ww_Rd_End [2] $end
$var wire 1 {% ww_Rd_End [1] $end
$var wire 1 |% ww_Rd_End [0] $end
$var wire 1 }% ww_Rs_End [4] $end
$var wire 1 ~% ww_Rs_End [3] $end
$var wire 1 !& ww_Rs_End [2] $end
$var wire 1 "& ww_Rs_End [1] $end
$var wire 1 #& ww_Rs_End [0] $end
$var wire 1 $& ww_PC_OUTT [31] $end
$var wire 1 %& ww_PC_OUTT [30] $end
$var wire 1 && ww_PC_OUTT [29] $end
$var wire 1 '& ww_PC_OUTT [28] $end
$var wire 1 (& ww_PC_OUTT [27] $end
$var wire 1 )& ww_PC_OUTT [26] $end
$var wire 1 *& ww_PC_OUTT [25] $end
$var wire 1 +& ww_PC_OUTT [24] $end
$var wire 1 ,& ww_PC_OUTT [23] $end
$var wire 1 -& ww_PC_OUTT [22] $end
$var wire 1 .& ww_PC_OUTT [21] $end
$var wire 1 /& ww_PC_OUTT [20] $end
$var wire 1 0& ww_PC_OUTT [19] $end
$var wire 1 1& ww_PC_OUTT [18] $end
$var wire 1 2& ww_PC_OUTT [17] $end
$var wire 1 3& ww_PC_OUTT [16] $end
$var wire 1 4& ww_PC_OUTT [15] $end
$var wire 1 5& ww_PC_OUTT [14] $end
$var wire 1 6& ww_PC_OUTT [13] $end
$var wire 1 7& ww_PC_OUTT [12] $end
$var wire 1 8& ww_PC_OUTT [11] $end
$var wire 1 9& ww_PC_OUTT [10] $end
$var wire 1 :& ww_PC_OUTT [9] $end
$var wire 1 ;& ww_PC_OUTT [8] $end
$var wire 1 <& ww_PC_OUTT [7] $end
$var wire 1 =& ww_PC_OUTT [6] $end
$var wire 1 >& ww_PC_OUTT [5] $end
$var wire 1 ?& ww_PC_OUTT [4] $end
$var wire 1 @& ww_PC_OUTT [3] $end
$var wire 1 A& ww_PC_OUTT [2] $end
$var wire 1 B& ww_PC_OUTT [1] $end
$var wire 1 C& ww_PC_OUTT [0] $end
$var wire 1 D& ww_imediato_OUT [31] $end
$var wire 1 E& ww_imediato_OUT [30] $end
$var wire 1 F& ww_imediato_OUT [29] $end
$var wire 1 G& ww_imediato_OUT [28] $end
$var wire 1 H& ww_imediato_OUT [27] $end
$var wire 1 I& ww_imediato_OUT [26] $end
$var wire 1 J& ww_imediato_OUT [25] $end
$var wire 1 K& ww_imediato_OUT [24] $end
$var wire 1 L& ww_imediato_OUT [23] $end
$var wire 1 M& ww_imediato_OUT [22] $end
$var wire 1 N& ww_imediato_OUT [21] $end
$var wire 1 O& ww_imediato_OUT [20] $end
$var wire 1 P& ww_imediato_OUT [19] $end
$var wire 1 Q& ww_imediato_OUT [18] $end
$var wire 1 R& ww_imediato_OUT [17] $end
$var wire 1 S& ww_imediato_OUT [16] $end
$var wire 1 T& ww_imediato_OUT [15] $end
$var wire 1 U& ww_imediato_OUT [14] $end
$var wire 1 V& ww_imediato_OUT [13] $end
$var wire 1 W& ww_imediato_OUT [12] $end
$var wire 1 X& ww_imediato_OUT [11] $end
$var wire 1 Y& ww_imediato_OUT [10] $end
$var wire 1 Z& ww_imediato_OUT [9] $end
$var wire 1 [& ww_imediato_OUT [8] $end
$var wire 1 \& ww_imediato_OUT [7] $end
$var wire 1 ]& ww_imediato_OUT [6] $end
$var wire 1 ^& ww_imediato_OUT [5] $end
$var wire 1 _& ww_imediato_OUT [4] $end
$var wire 1 `& ww_imediato_OUT [3] $end
$var wire 1 a& ww_imediato_OUT [2] $end
$var wire 1 b& ww_imediato_OUT [1] $end
$var wire 1 c& ww_imediato_OUT [0] $end
$var wire 1 d& ww_operacao [2] $end
$var wire 1 e& ww_operacao [1] $end
$var wire 1 f& ww_operacao [0] $end
$var wire 1 g& ww_flagEqual $end
$var wire 1 h& ww_mux_BEQ_BNE $end
$var wire 1 i& ww_escrita_WB [31] $end
$var wire 1 j& ww_escrita_WB [30] $end
$var wire 1 k& ww_escrita_WB [29] $end
$var wire 1 l& ww_escrita_WB [28] $end
$var wire 1 m& ww_escrita_WB [27] $end
$var wire 1 n& ww_escrita_WB [26] $end
$var wire 1 o& ww_escrita_WB [25] $end
$var wire 1 p& ww_escrita_WB [24] $end
$var wire 1 q& ww_escrita_WB [23] $end
$var wire 1 r& ww_escrita_WB [22] $end
$var wire 1 s& ww_escrita_WB [21] $end
$var wire 1 t& ww_escrita_WB [20] $end
$var wire 1 u& ww_escrita_WB [19] $end
$var wire 1 v& ww_escrita_WB [18] $end
$var wire 1 w& ww_escrita_WB [17] $end
$var wire 1 x& ww_escrita_WB [16] $end
$var wire 1 y& ww_escrita_WB [15] $end
$var wire 1 z& ww_escrita_WB [14] $end
$var wire 1 {& ww_escrita_WB [13] $end
$var wire 1 |& ww_escrita_WB [12] $end
$var wire 1 }& ww_escrita_WB [11] $end
$var wire 1 ~& ww_escrita_WB [10] $end
$var wire 1 !' ww_escrita_WB [9] $end
$var wire 1 "' ww_escrita_WB [8] $end
$var wire 1 #' ww_escrita_WB [7] $end
$var wire 1 $' ww_escrita_WB [6] $end
$var wire 1 %' ww_escrita_WB [5] $end
$var wire 1 &' ww_escrita_WB [4] $end
$var wire 1 '' ww_escrita_WB [3] $end
$var wire 1 (' ww_escrita_WB [2] $end
$var wire 1 )' ww_escrita_WB [1] $end
$var wire 1 *' ww_escrita_WB [0] $end
$var wire 1 +' ww_destino_end [4] $end
$var wire 1 ,' ww_destino_end [3] $end
$var wire 1 -' ww_destino_end [2] $end
$var wire 1 .' ww_destino_end [1] $end
$var wire 1 /' ww_destino_end [0] $end
$var wire 1 0' ww_habEscritaReg $end
$var wire 1 1' ww_write_REG_BACK $end
$var wire 1 2' \FPGA_RESET_N~input_o\ $end
$var wire 1 3' \KEY[0]~input_o\ $end
$var wire 1 4' \KEY[1]~input_o\ $end
$var wire 1 5' \KEY[2]~input_o\ $end
$var wire 1 6' \KEY[3]~input_o\ $end
$var wire 1 7' \SW[2]~input_o\ $end
$var wire 1 8' \SW[3]~input_o\ $end
$var wire 1 9' \SW[4]~input_o\ $end
$var wire 1 :' \SW[5]~input_o\ $end
$var wire 1 ;' \SW[6]~input_o\ $end
$var wire 1 <' \SW[7]~input_o\ $end
$var wire 1 =' \SW[8]~input_o\ $end
$var wire 1 >' \SW[9]~input_o\ $end
$var wire 1 ?' \MEM_OUTT[0]~output_o\ $end
$var wire 1 @' \MEM_OUTT[1]~output_o\ $end
$var wire 1 A' \MEM_OUTT[2]~output_o\ $end
$var wire 1 B' \MEM_OUTT[3]~output_o\ $end
$var wire 1 C' \MEM_OUTT[4]~output_o\ $end
$var wire 1 D' \MEM_OUTT[5]~output_o\ $end
$var wire 1 E' \MEM_OUTT[6]~output_o\ $end
$var wire 1 F' \MEM_OUTT[7]~output_o\ $end
$var wire 1 G' \MEM_OUTT[8]~output_o\ $end
$var wire 1 H' \MEM_OUTT[9]~output_o\ $end
$var wire 1 I' \MEM_OUTT[10]~output_o\ $end
$var wire 1 J' \MEM_OUTT[11]~output_o\ $end
$var wire 1 K' \MEM_OUTT[12]~output_o\ $end
$var wire 1 L' \MEM_OUTT[13]~output_o\ $end
$var wire 1 M' \MEM_OUTT[14]~output_o\ $end
$var wire 1 N' \MEM_OUTT[15]~output_o\ $end
$var wire 1 O' \MEM_OUTT[16]~output_o\ $end
$var wire 1 P' \MEM_OUTT[17]~output_o\ $end
$var wire 1 Q' \MEM_OUTT[18]~output_o\ $end
$var wire 1 R' \MEM_OUTT[19]~output_o\ $end
$var wire 1 S' \MEM_OUTT[20]~output_o\ $end
$var wire 1 T' \MEM_OUTT[21]~output_o\ $end
$var wire 1 U' \MEM_OUTT[22]~output_o\ $end
$var wire 1 V' \MEM_OUTT[23]~output_o\ $end
$var wire 1 W' \MEM_OUTT[24]~output_o\ $end
$var wire 1 X' \MEM_OUTT[25]~output_o\ $end
$var wire 1 Y' \MEM_OUTT[26]~output_o\ $end
$var wire 1 Z' \MEM_OUTT[27]~output_o\ $end
$var wire 1 [' \MEM_OUTT[28]~output_o\ $end
$var wire 1 \' \MEM_OUTT[29]~output_o\ $end
$var wire 1 ]' \MEM_OUTT[30]~output_o\ $end
$var wire 1 ^' \MEM_OUTT[31]~output_o\ $end
$var wire 1 _' \LEDR[0]~output_o\ $end
$var wire 1 `' \LEDR[1]~output_o\ $end
$var wire 1 a' \LEDR[2]~output_o\ $end
$var wire 1 b' \LEDR[3]~output_o\ $end
$var wire 1 c' \LEDR[4]~output_o\ $end
$var wire 1 d' \LEDR[5]~output_o\ $end
$var wire 1 e' \LEDR[6]~output_o\ $end
$var wire 1 f' \LEDR[7]~output_o\ $end
$var wire 1 g' \LEDR[8]~output_o\ $end
$var wire 1 h' \LEDR[9]~output_o\ $end
$var wire 1 i' \HEX0[0]~output_o\ $end
$var wire 1 j' \HEX0[1]~output_o\ $end
$var wire 1 k' \HEX0[2]~output_o\ $end
$var wire 1 l' \HEX0[3]~output_o\ $end
$var wire 1 m' \HEX0[4]~output_o\ $end
$var wire 1 n' \HEX0[5]~output_o\ $end
$var wire 1 o' \HEX0[6]~output_o\ $end
$var wire 1 p' \HEX1[0]~output_o\ $end
$var wire 1 q' \HEX1[1]~output_o\ $end
$var wire 1 r' \HEX1[2]~output_o\ $end
$var wire 1 s' \HEX1[3]~output_o\ $end
$var wire 1 t' \HEX1[4]~output_o\ $end
$var wire 1 u' \HEX1[5]~output_o\ $end
$var wire 1 v' \HEX1[6]~output_o\ $end
$var wire 1 w' \HEX2[0]~output_o\ $end
$var wire 1 x' \HEX2[1]~output_o\ $end
$var wire 1 y' \HEX2[2]~output_o\ $end
$var wire 1 z' \HEX2[3]~output_o\ $end
$var wire 1 {' \HEX2[4]~output_o\ $end
$var wire 1 |' \HEX2[5]~output_o\ $end
$var wire 1 }' \HEX2[6]~output_o\ $end
$var wire 1 ~' \HEX3[0]~output_o\ $end
$var wire 1 !( \HEX3[1]~output_o\ $end
$var wire 1 "( \HEX3[2]~output_o\ $end
$var wire 1 #( \HEX3[3]~output_o\ $end
$var wire 1 $( \HEX3[4]~output_o\ $end
$var wire 1 %( \HEX3[5]~output_o\ $end
$var wire 1 &( \HEX3[6]~output_o\ $end
$var wire 1 '( \HEX4[0]~output_o\ $end
$var wire 1 (( \HEX4[1]~output_o\ $end
$var wire 1 )( \HEX4[2]~output_o\ $end
$var wire 1 *( \HEX4[3]~output_o\ $end
$var wire 1 +( \HEX4[4]~output_o\ $end
$var wire 1 ,( \HEX4[5]~output_o\ $end
$var wire 1 -( \HEX4[6]~output_o\ $end
$var wire 1 .( \HEX5[0]~output_o\ $end
$var wire 1 /( \HEX5[1]~output_o\ $end
$var wire 1 0( \HEX5[2]~output_o\ $end
$var wire 1 1( \HEX5[3]~output_o\ $end
$var wire 1 2( \HEX5[4]~output_o\ $end
$var wire 1 3( \HEX5[5]~output_o\ $end
$var wire 1 4( \HEX5[6]~output_o\ $end
$var wire 1 5( \ULAA_OUT[0]~output_o\ $end
$var wire 1 6( \ULAA_OUT[1]~output_o\ $end
$var wire 1 7( \ULAA_OUT[2]~output_o\ $end
$var wire 1 8( \ULAA_OUT[3]~output_o\ $end
$var wire 1 9( \ULAA_OUT[4]~output_o\ $end
$var wire 1 :( \ULAA_OUT[5]~output_o\ $end
$var wire 1 ;( \ULAA_OUT[6]~output_o\ $end
$var wire 1 <( \ULAA_OUT[7]~output_o\ $end
$var wire 1 =( \ULAA_OUT[8]~output_o\ $end
$var wire 1 >( \ULAA_OUT[9]~output_o\ $end
$var wire 1 ?( \ULAA_OUT[10]~output_o\ $end
$var wire 1 @( \ULAA_OUT[11]~output_o\ $end
$var wire 1 A( \ULAA_OUT[12]~output_o\ $end
$var wire 1 B( \ULAA_OUT[13]~output_o\ $end
$var wire 1 C( \ULAA_OUT[14]~output_o\ $end
$var wire 1 D( \ULAA_OUT[15]~output_o\ $end
$var wire 1 E( \ULAA_OUT[16]~output_o\ $end
$var wire 1 F( \ULAA_OUT[17]~output_o\ $end
$var wire 1 G( \ULAA_OUT[18]~output_o\ $end
$var wire 1 H( \ULAA_OUT[19]~output_o\ $end
$var wire 1 I( \ULAA_OUT[20]~output_o\ $end
$var wire 1 J( \ULAA_OUT[21]~output_o\ $end
$var wire 1 K( \ULAA_OUT[22]~output_o\ $end
$var wire 1 L( \ULAA_OUT[23]~output_o\ $end
$var wire 1 M( \ULAA_OUT[24]~output_o\ $end
$var wire 1 N( \ULAA_OUT[25]~output_o\ $end
$var wire 1 O( \ULAA_OUT[26]~output_o\ $end
$var wire 1 P( \ULAA_OUT[27]~output_o\ $end
$var wire 1 Q( \ULAA_OUT[28]~output_o\ $end
$var wire 1 R( \ULAA_OUT[29]~output_o\ $end
$var wire 1 S( \ULAA_OUT[30]~output_o\ $end
$var wire 1 T( \ULAA_OUT[31]~output_o\ $end
$var wire 1 U( \decoder_OUTT[0]~output_o\ $end
$var wire 1 V( \decoder_OUTT[1]~output_o\ $end
$var wire 1 W( \decoder_OUTT[2]~output_o\ $end
$var wire 1 X( \decoder_OUTT[3]~output_o\ $end
$var wire 1 Y( \decoder_OUTT[4]~output_o\ $end
$var wire 1 Z( \decoder_OUTT[5]~output_o\ $end
$var wire 1 [( \decoder_OUTT[6]~output_o\ $end
$var wire 1 \( \decoder_OUTT[7]~output_o\ $end
$var wire 1 ]( \decoder_OUTT[8]~output_o\ $end
$var wire 1 ^( \decoder_OUTT[9]~output_o\ $end
$var wire 1 _( \decoder_OUTT[10]~output_o\ $end
$var wire 1 `( \decoder_OUTT[11]~output_o\ $end
$var wire 1 a( \decoder_OUTT[12]~output_o\ $end
$var wire 1 b( \decoder_OUTT[13]~output_o\ $end
$var wire 1 c( \RS_OUTT[0]~output_o\ $end
$var wire 1 d( \RS_OUTT[1]~output_o\ $end
$var wire 1 e( \RS_OUTT[2]~output_o\ $end
$var wire 1 f( \RS_OUTT[3]~output_o\ $end
$var wire 1 g( \RS_OUTT[4]~output_o\ $end
$var wire 1 h( \RS_OUTT[5]~output_o\ $end
$var wire 1 i( \RS_OUTT[6]~output_o\ $end
$var wire 1 j( \RS_OUTT[7]~output_o\ $end
$var wire 1 k( \RS_OUTT[8]~output_o\ $end
$var wire 1 l( \RS_OUTT[9]~output_o\ $end
$var wire 1 m( \RS_OUTT[10]~output_o\ $end
$var wire 1 n( \RS_OUTT[11]~output_o\ $end
$var wire 1 o( \RS_OUTT[12]~output_o\ $end
$var wire 1 p( \RS_OUTT[13]~output_o\ $end
$var wire 1 q( \RS_OUTT[14]~output_o\ $end
$var wire 1 r( \RS_OUTT[15]~output_o\ $end
$var wire 1 s( \RS_OUTT[16]~output_o\ $end
$var wire 1 t( \RS_OUTT[17]~output_o\ $end
$var wire 1 u( \RS_OUTT[18]~output_o\ $end
$var wire 1 v( \RS_OUTT[19]~output_o\ $end
$var wire 1 w( \RS_OUTT[20]~output_o\ $end
$var wire 1 x( \RS_OUTT[21]~output_o\ $end
$var wire 1 y( \RS_OUTT[22]~output_o\ $end
$var wire 1 z( \RS_OUTT[23]~output_o\ $end
$var wire 1 {( \RS_OUTT[24]~output_o\ $end
$var wire 1 |( \RS_OUTT[25]~output_o\ $end
$var wire 1 }( \RS_OUTT[26]~output_o\ $end
$var wire 1 ~( \RS_OUTT[27]~output_o\ $end
$var wire 1 !) \RS_OUTT[28]~output_o\ $end
$var wire 1 ") \RS_OUTT[29]~output_o\ $end
$var wire 1 #) \RS_OUTT[30]~output_o\ $end
$var wire 1 $) \RS_OUTT[31]~output_o\ $end
$var wire 1 %) \RT_OUTT[0]~output_o\ $end
$var wire 1 &) \RT_OUTT[1]~output_o\ $end
$var wire 1 ') \RT_OUTT[2]~output_o\ $end
$var wire 1 () \RT_OUTT[3]~output_o\ $end
$var wire 1 )) \RT_OUTT[4]~output_o\ $end
$var wire 1 *) \RT_OUTT[5]~output_o\ $end
$var wire 1 +) \RT_OUTT[6]~output_o\ $end
$var wire 1 ,) \RT_OUTT[7]~output_o\ $end
$var wire 1 -) \RT_OUTT[8]~output_o\ $end
$var wire 1 .) \RT_OUTT[9]~output_o\ $end
$var wire 1 /) \RT_OUTT[10]~output_o\ $end
$var wire 1 0) \RT_OUTT[11]~output_o\ $end
$var wire 1 1) \RT_OUTT[12]~output_o\ $end
$var wire 1 2) \RT_OUTT[13]~output_o\ $end
$var wire 1 3) \RT_OUTT[14]~output_o\ $end
$var wire 1 4) \RT_OUTT[15]~output_o\ $end
$var wire 1 5) \RT_OUTT[16]~output_o\ $end
$var wire 1 6) \RT_OUTT[17]~output_o\ $end
$var wire 1 7) \RT_OUTT[18]~output_o\ $end
$var wire 1 8) \RT_OUTT[19]~output_o\ $end
$var wire 1 9) \RT_OUTT[20]~output_o\ $end
$var wire 1 :) \RT_OUTT[21]~output_o\ $end
$var wire 1 ;) \RT_OUTT[22]~output_o\ $end
$var wire 1 <) \RT_OUTT[23]~output_o\ $end
$var wire 1 =) \RT_OUTT[24]~output_o\ $end
$var wire 1 >) \RT_OUTT[25]~output_o\ $end
$var wire 1 ?) \RT_OUTT[26]~output_o\ $end
$var wire 1 @) \RT_OUTT[27]~output_o\ $end
$var wire 1 A) \RT_OUTT[28]~output_o\ $end
$var wire 1 B) \RT_OUTT[29]~output_o\ $end
$var wire 1 C) \RT_OUTT[30]~output_o\ $end
$var wire 1 D) \RT_OUTT[31]~output_o\ $end
$var wire 1 E) \Rt_End[0]~output_o\ $end
$var wire 1 F) \Rt_End[1]~output_o\ $end
$var wire 1 G) \Rt_End[2]~output_o\ $end
$var wire 1 H) \Rt_End[3]~output_o\ $end
$var wire 1 I) \Rt_End[4]~output_o\ $end
$var wire 1 J) \Rd_End[0]~output_o\ $end
$var wire 1 K) \Rd_End[1]~output_o\ $end
$var wire 1 L) \Rd_End[2]~output_o\ $end
$var wire 1 M) \Rd_End[3]~output_o\ $end
$var wire 1 N) \Rd_End[4]~output_o\ $end
$var wire 1 O) \Rs_End[0]~output_o\ $end
$var wire 1 P) \Rs_End[1]~output_o\ $end
$var wire 1 Q) \Rs_End[2]~output_o\ $end
$var wire 1 R) \Rs_End[3]~output_o\ $end
$var wire 1 S) \Rs_End[4]~output_o\ $end
$var wire 1 T) \PC_OUTT[0]~output_o\ $end
$var wire 1 U) \PC_OUTT[1]~output_o\ $end
$var wire 1 V) \PC_OUTT[2]~output_o\ $end
$var wire 1 W) \PC_OUTT[3]~output_o\ $end
$var wire 1 X) \PC_OUTT[4]~output_o\ $end
$var wire 1 Y) \PC_OUTT[5]~output_o\ $end
$var wire 1 Z) \PC_OUTT[6]~output_o\ $end
$var wire 1 [) \PC_OUTT[7]~output_o\ $end
$var wire 1 \) \PC_OUTT[8]~output_o\ $end
$var wire 1 ]) \PC_OUTT[9]~output_o\ $end
$var wire 1 ^) \PC_OUTT[10]~output_o\ $end
$var wire 1 _) \PC_OUTT[11]~output_o\ $end
$var wire 1 `) \PC_OUTT[12]~output_o\ $end
$var wire 1 a) \PC_OUTT[13]~output_o\ $end
$var wire 1 b) \PC_OUTT[14]~output_o\ $end
$var wire 1 c) \PC_OUTT[15]~output_o\ $end
$var wire 1 d) \PC_OUTT[16]~output_o\ $end
$var wire 1 e) \PC_OUTT[17]~output_o\ $end
$var wire 1 f) \PC_OUTT[18]~output_o\ $end
$var wire 1 g) \PC_OUTT[19]~output_o\ $end
$var wire 1 h) \PC_OUTT[20]~output_o\ $end
$var wire 1 i) \PC_OUTT[21]~output_o\ $end
$var wire 1 j) \PC_OUTT[22]~output_o\ $end
$var wire 1 k) \PC_OUTT[23]~output_o\ $end
$var wire 1 l) \PC_OUTT[24]~output_o\ $end
$var wire 1 m) \PC_OUTT[25]~output_o\ $end
$var wire 1 n) \PC_OUTT[26]~output_o\ $end
$var wire 1 o) \PC_OUTT[27]~output_o\ $end
$var wire 1 p) \PC_OUTT[28]~output_o\ $end
$var wire 1 q) \PC_OUTT[29]~output_o\ $end
$var wire 1 r) \PC_OUTT[30]~output_o\ $end
$var wire 1 s) \PC_OUTT[31]~output_o\ $end
$var wire 1 t) \imediato_OUT[0]~output_o\ $end
$var wire 1 u) \imediato_OUT[1]~output_o\ $end
$var wire 1 v) \imediato_OUT[2]~output_o\ $end
$var wire 1 w) \imediato_OUT[3]~output_o\ $end
$var wire 1 x) \imediato_OUT[4]~output_o\ $end
$var wire 1 y) \imediato_OUT[5]~output_o\ $end
$var wire 1 z) \imediato_OUT[6]~output_o\ $end
$var wire 1 {) \imediato_OUT[7]~output_o\ $end
$var wire 1 |) \imediato_OUT[8]~output_o\ $end
$var wire 1 }) \imediato_OUT[9]~output_o\ $end
$var wire 1 ~) \imediato_OUT[10]~output_o\ $end
$var wire 1 !* \imediato_OUT[11]~output_o\ $end
$var wire 1 "* \imediato_OUT[12]~output_o\ $end
$var wire 1 #* \imediato_OUT[13]~output_o\ $end
$var wire 1 $* \imediato_OUT[14]~output_o\ $end
$var wire 1 %* \imediato_OUT[15]~output_o\ $end
$var wire 1 &* \imediato_OUT[16]~output_o\ $end
$var wire 1 '* \imediato_OUT[17]~output_o\ $end
$var wire 1 (* \imediato_OUT[18]~output_o\ $end
$var wire 1 )* \imediato_OUT[19]~output_o\ $end
$var wire 1 ** \imediato_OUT[20]~output_o\ $end
$var wire 1 +* \imediato_OUT[21]~output_o\ $end
$var wire 1 ,* \imediato_OUT[22]~output_o\ $end
$var wire 1 -* \imediato_OUT[23]~output_o\ $end
$var wire 1 .* \imediato_OUT[24]~output_o\ $end
$var wire 1 /* \imediato_OUT[25]~output_o\ $end
$var wire 1 0* \imediato_OUT[26]~output_o\ $end
$var wire 1 1* \imediato_OUT[27]~output_o\ $end
$var wire 1 2* \imediato_OUT[28]~output_o\ $end
$var wire 1 3* \imediato_OUT[29]~output_o\ $end
$var wire 1 4* \imediato_OUT[30]~output_o\ $end
$var wire 1 5* \imediato_OUT[31]~output_o\ $end
$var wire 1 6* \operacao[0]~output_o\ $end
$var wire 1 7* \operacao[1]~output_o\ $end
$var wire 1 8* \operacao[2]~output_o\ $end
$var wire 1 9* \flagEqual~output_o\ $end
$var wire 1 :* \mux_BEQ_BNE~output_o\ $end
$var wire 1 ;* \escrita_WB[0]~output_o\ $end
$var wire 1 <* \escrita_WB[1]~output_o\ $end
$var wire 1 =* \escrita_WB[2]~output_o\ $end
$var wire 1 >* \escrita_WB[3]~output_o\ $end
$var wire 1 ?* \escrita_WB[4]~output_o\ $end
$var wire 1 @* \escrita_WB[5]~output_o\ $end
$var wire 1 A* \escrita_WB[6]~output_o\ $end
$var wire 1 B* \escrita_WB[7]~output_o\ $end
$var wire 1 C* \escrita_WB[8]~output_o\ $end
$var wire 1 D* \escrita_WB[9]~output_o\ $end
$var wire 1 E* \escrita_WB[10]~output_o\ $end
$var wire 1 F* \escrita_WB[11]~output_o\ $end
$var wire 1 G* \escrita_WB[12]~output_o\ $end
$var wire 1 H* \escrita_WB[13]~output_o\ $end
$var wire 1 I* \escrita_WB[14]~output_o\ $end
$var wire 1 J* \escrita_WB[15]~output_o\ $end
$var wire 1 K* \escrita_WB[16]~output_o\ $end
$var wire 1 L* \escrita_WB[17]~output_o\ $end
$var wire 1 M* \escrita_WB[18]~output_o\ $end
$var wire 1 N* \escrita_WB[19]~output_o\ $end
$var wire 1 O* \escrita_WB[20]~output_o\ $end
$var wire 1 P* \escrita_WB[21]~output_o\ $end
$var wire 1 Q* \escrita_WB[22]~output_o\ $end
$var wire 1 R* \escrita_WB[23]~output_o\ $end
$var wire 1 S* \escrita_WB[24]~output_o\ $end
$var wire 1 T* \escrita_WB[25]~output_o\ $end
$var wire 1 U* \escrita_WB[26]~output_o\ $end
$var wire 1 V* \escrita_WB[27]~output_o\ $end
$var wire 1 W* \escrita_WB[28]~output_o\ $end
$var wire 1 X* \escrita_WB[29]~output_o\ $end
$var wire 1 Y* \escrita_WB[30]~output_o\ $end
$var wire 1 Z* \escrita_WB[31]~output_o\ $end
$var wire 1 [* \destino_end[0]~output_o\ $end
$var wire 1 \* \destino_end[1]~output_o\ $end
$var wire 1 ]* \destino_end[2]~output_o\ $end
$var wire 1 ^* \destino_end[3]~output_o\ $end
$var wire 1 _* \destino_end[4]~output_o\ $end
$var wire 1 `* \habEscritaReg~output_o\ $end
$var wire 1 a* \write_REG_BACK~output_o\ $end
$var wire 1 b* \CLOCK_50~input_o\ $end
$var wire 1 c* \BLOCO_IF|Somador1|Add0~37_sumout\ $end
$var wire 1 d* \BLOCO_IF|Somador1|Add0~34\ $end
$var wire 1 e* \BLOCO_IF|Somador1|Add0~41_sumout\ $end
$var wire 1 f* \BLOCO_IF|Somador1|Add0~42\ $end
$var wire 1 g* \BLOCO_IF|Somador1|Add0~49_sumout\ $end
$var wire 1 h* \BLOCO_IF|Somador1|Add0~50\ $end
$var wire 1 i* \BLOCO_IF|Somador1|Add0~53_sumout\ $end
$var wire 1 j* \BLOCO_IF|Somador1|Add0~54\ $end
$var wire 1 k* \BLOCO_IF|Somador1|Add0~45_sumout\ $end
$var wire 1 l* \BLOCO_IF|ROM1|Mux24~0_combout\ $end
$var wire 1 m* \BLOCO_IF|ROM1|Mux28~0_combout\ $end
$var wire 1 n* \BLOCO_EX|Somador2|Add0~38\ $end
$var wire 1 o* \BLOCO_EX|Somador2|Add0~34\ $end
$var wire 1 p* \BLOCO_EX|Somador2|Add0~42\ $end
$var wire 1 q* \BLOCO_EX|Somador2|Add0~50\ $end
$var wire 1 r* \BLOCO_EX|Somador2|Add0~54\ $end
$var wire 1 s* \BLOCO_EX|Somador2|Add0~45_sumout\ $end
$var wire 1 t* \BLOCO_IF|ROM1|Mux3~0_combout\ $end
$var wire 1 u* \BLOCO_IF|ROM1|Mux26~0_combout\ $end
$var wire 1 v* \BLOCO_IF|ROM1|Mux6~0_combout\ $end
$var wire 1 w* \BLOCO_IF|ROM1|Mux9~0_combout\ $end
$var wire 1 x* \BLOCO_IF|ROM1|Mux8~0_combout\ $end
$var wire 1 y* \BLOCO_IF|ROM1|Mux7~0_combout\ $end
$var wire 1 z* \BLOCO_ID|BANCO_REG|saidaA[24]~3_combout\ $end
$var wire 1 {* \BLOCO_ID|BANCO_REG|saidaA[0]~10_combout\ $end
$var wire 1 |* \BLOCO_IF|ROM1|Mux1~0_combout\ $end
$var wire 1 }* \BLOCO_IF|ROM1|Mux4~0_combout\ $end
$var wire 1 ~* \BLOCO_IF|ROM1|Mux3~1_combout\ $end
$var wire 1 !+ \BLOCO_IF|ROM1|Mux2~0_combout\ $end
$var wire 1 "+ \BLOCO_ID|decoderInstru1|OUTPUT[5]~10_combout\ $end
$var wire 1 #+ \BLOCO_ID|decoderOPCODE|Equal9~0_combout\ $end
$var wire 1 $+ \BLOCO_IF|ROM1|Mux18~0_combout\ $end
$var wire 1 %+ \BLOCO_ID|decoderInstru1|OUTPUT~0_combout\ $end
$var wire 1 &+ \BLOCO_ID|decoderInstru1|OUTPUT~1_combout\ $end
$var wire 1 '+ \BLOCO_ID|decoderOPCODE|Equal4~0_combout\ $end
$var wire 1 (+ \BLOCO_IF|ROM1|Mux13~0_combout\ $end
$var wire 1 )+ \BLOCO_EX|MUX_RD_RT|MUX_OUT[0]~0_combout\ $end
$var wire 1 *+ \BLOCO_IF|ROM1|Mux17~0_combout\ $end
$var wire 1 ++ \BLOCO_IF|ROM1|Mux12~0_combout\ $end
$var wire 1 ,+ \BLOCO_EX|MUX_RD_RT|MUX_OUT[1]~1_combout\ $end
$var wire 1 -+ \BLOCO_IF|ROM1|Mux16~0_combout\ $end
$var wire 1 .+ \BLOCO_IF|ROM1|Mux11~0_combout\ $end
$var wire 1 /+ \BLOCO_EX|MUX_RD_RT|MUX_OUT[2]~2_combout\ $end
$var wire 1 0+ \BLOCO_IF|ROM1|Mux15~0_combout\ $end
$var wire 1 1+ \BLOCO_IF|ROM1|Mux10~0_combout\ $end
$var wire 1 2+ \BLOCO_EX|MUX_RD_RT|MUX_OUT[3]~3_combout\ $end
$var wire 1 3+ \BLOCO_IF|ROM1|Mux14~0_combout\ $end
$var wire 1 4+ \BLOCO_EX|MUX_RD_RT|MUX_OUT[4]~4_combout\ $end
$var wire 1 5+ \BLOCO_ID|decoderInstru1|OUTPUT[8]~8_combout\ $end
$var wire 1 6+ \BLOCO_ID|BANCO_REG|Decoder0~8_combout\ $end
$var wire 1 7+ \BLOCO_ID|BANCO_REG|registrador[0][7]~q\ $end
$var wire 1 8+ \BLOCO_ID|BANCO_REG|Decoder0~4_combout\ $end
$var wire 1 9+ \BLOCO_ID|BANCO_REG|registrador[4][7]~q\ $end
$var wire 1 :+ \BLOCO_ID|BANCO_REG|Decoder0~28_combout\ $end
$var wire 1 ;+ \BLOCO_ID|BANCO_REG|registrador[8][7]~q\ $end
$var wire 1 <+ \BLOCO_ID|BANCO_REG|saidaB[7]~35_combout\ $end
$var wire 1 =+ \BLOCO_ID|BANCO_REG|Decoder0~9_combout\ $end
$var wire 1 >+ \BLOCO_ID|BANCO_REG|registrador[1][7]~q\ $end
$var wire 1 ?+ \BLOCO_ID|BANCO_REG|Decoder0~5_combout\ $end
$var wire 1 @+ \BLOCO_ID|BANCO_REG|registrador[5][7]~q\ $end
$var wire 1 A+ \BLOCO_ID|BANCO_REG|Decoder0~29_combout\ $end
$var wire 1 B+ \BLOCO_ID|BANCO_REG|registrador[9][7]~q\ $end
$var wire 1 C+ \BLOCO_ID|BANCO_REG|Decoder0~1_combout\ $end
$var wire 1 D+ \BLOCO_ID|BANCO_REG|registrador[13][7]~q\ $end
$var wire 1 E+ \BLOCO_ID|BANCO_REG|saidaB[7]~36_combout\ $end
$var wire 1 F+ \BLOCO_ID|BANCO_REG|Decoder0~10_combout\ $end
$var wire 1 G+ \BLOCO_ID|BANCO_REG|registrador[2][7]~q\ $end
$var wire 1 H+ \BLOCO_ID|BANCO_REG|Decoder0~6_combout\ $end
$var wire 1 I+ \BLOCO_ID|BANCO_REG|registrador[6][7]~q\ $end
$var wire 1 J+ \BLOCO_ID|BANCO_REG|Decoder0~30_combout\ $end
$var wire 1 K+ \BLOCO_ID|BANCO_REG|registrador[10][7]~q\ $end
$var wire 1 L+ \BLOCO_ID|BANCO_REG|Decoder0~2_combout\ $end
$var wire 1 M+ \BLOCO_ID|BANCO_REG|registrador[14][7]~q\ $end
$var wire 1 N+ \BLOCO_ID|BANCO_REG|saidaB[7]~37_combout\ $end
$var wire 1 O+ \BLOCO_ID|BANCO_REG|Decoder0~11_combout\ $end
$var wire 1 P+ \BLOCO_ID|BANCO_REG|registrador[3][7]~q\ $end
$var wire 1 Q+ \BLOCO_ID|BANCO_REG|Decoder0~7_combout\ $end
$var wire 1 R+ \BLOCO_ID|BANCO_REG|registrador[7][7]~q\ $end
$var wire 1 S+ \BLOCO_ID|BANCO_REG|Decoder0~31_combout\ $end
$var wire 1 T+ \BLOCO_ID|BANCO_REG|registrador[11][7]~q\ $end
$var wire 1 U+ \BLOCO_ID|BANCO_REG|Decoder0~3_combout\ $end
$var wire 1 V+ \BLOCO_ID|BANCO_REG|registrador[15][7]~q\ $end
$var wire 1 W+ \BLOCO_ID|BANCO_REG|saidaB[7]~38_combout\ $end
$var wire 1 X+ \BLOCO_ID|BANCO_REG|saidaB[7]~39_combout\ $end
$var wire 1 Y+ \BLOCO_ID|BANCO_REG|Equal0~0_combout\ $end
$var wire 1 Z+ \BLOCO_ID|decoderInstru1|Equal0~0_combout\ $end
$var wire 1 [+ \BLOCO_ID|decoderInstru1|OUTPUT~2_combout\ $end
$var wire 1 \+ \BLOCO_ID|decoderInstru1|OUTPUT[6]~3_combout\ $end
$var wire 1 ]+ \BLOCO_ID|decoderInstru1|OUTPUT[6]~4_combout\ $end
$var wire 1 ^+ \BLOCO_ID|decoderFUNCT|Equal2~0_combout\ $end
$var wire 1 _+ \BLOCO_ID|MUX_FUNCT_OPCODE|saida_MUX[1]~0_combout\ $end
$var wire 1 `+ \BLOCO_ID|MUX_FUNCT_OPCODE|saida_MUX[1]~1_combout\ $end
$var wire 1 a+ \BLOCO_ID|MUX_FUNCT_OPCODE|saida_MUX[0]~9_combout\ $end
$var wire 1 b+ \BLOCO_ID|MUX_FUNCT_OPCODE|saida_MUX[0]~5_combout\ $end
$var wire 1 c+ \BLOCO_ID|MUX_FUNCT_OPCODE|saida_MUX[2]~4_combout\ $end
$var wire 1 d+ \BLOCO_ID|MUX_FUNCT_OPCODE|saida_MUX[2]~3_combout\ $end
$var wire 1 e+ \BLOCO_ID|MUX_FUNCT_OPCODE|saida_MUX[2]~2_combout\ $end
$var wire 1 f+ \BLOCO_ID|BANCO_REG|registrador[12][0]~0_combout\ $end
$var wire 1 g+ \BLOCO_ID|BANCO_REG|Decoder0~0_combout\ $end
$var wire 1 h+ \BLOCO_ID|BANCO_REG|registrador[12][0]~q\ $end
$var wire 1 i+ \BLOCO_ID|BANCO_REG|registrador[13][0]~q\ $end
$var wire 1 j+ \BLOCO_ID|BANCO_REG|registrador[14][0]~1_combout\ $end
$var wire 1 k+ \BLOCO_ID|BANCO_REG|registrador[14][0]~q\ $end
$var wire 1 l+ \BLOCO_ID|BANCO_REG|registrador[15][0]~q\ $end
$var wire 1 m+ \BLOCO_ID|BANCO_REG|saidaA[0]~0_combout\ $end
$var wire 1 n+ \BLOCO_ID|BANCO_REG|registrador[4][0]~q\ $end
$var wire 1 o+ \BLOCO_ID|BANCO_REG|registrador[5][0]~q\ $end
$var wire 1 p+ \BLOCO_ID|BANCO_REG|registrador[6][0]~q\ $end
$var wire 1 q+ \BLOCO_ID|BANCO_REG|registrador[7][0]~q\ $end
$var wire 1 r+ \BLOCO_ID|BANCO_REG|saidaA[0]~1_combout\ $end
$var wire 1 s+ \BLOCO_ID|BANCO_REG|registrador[1][0]~q\ $end
$var wire 1 t+ \BLOCO_ID|BANCO_REG|registrador[2][0]~q\ $end
$var wire 1 u+ \BLOCO_ID|BANCO_REG|registrador[3][0]~q\ $end
$var wire 1 v+ \BLOCO_ID|BANCO_REG|saidaA[0]~2_combout\ $end
$var wire 1 w+ \BLOCO_ID|BANCO_REG|saidaA[0]~4_combout\ $end
$var wire 1 x+ \BLOCO_ID|BANCO_REG|Decoder0~12_combout\ $end
$var wire 1 y+ \BLOCO_ID|BANCO_REG|registrador[16][0]~q\ $end
$var wire 1 z+ \BLOCO_ID|BANCO_REG|Decoder0~13_combout\ $end
$var wire 1 {+ \BLOCO_ID|BANCO_REG|registrador[20][0]~q\ $end
$var wire 1 |+ \BLOCO_ID|BANCO_REG|Decoder0~14_combout\ $end
$var wire 1 }+ \BLOCO_ID|BANCO_REG|registrador[24][0]~q\ $end
$var wire 1 ~+ \BLOCO_ID|BANCO_REG|Decoder0~15_combout\ $end
$var wire 1 !, \BLOCO_ID|BANCO_REG|registrador[28][0]~q\ $end
$var wire 1 ", \BLOCO_ID|BANCO_REG|saidaA[0]~5_combout\ $end
$var wire 1 #, \BLOCO_ID|BANCO_REG|Decoder0~16_combout\ $end
$var wire 1 $, \BLOCO_ID|BANCO_REG|registrador[17][0]~q\ $end
$var wire 1 %, \BLOCO_ID|BANCO_REG|Decoder0~17_combout\ $end
$var wire 1 &, \BLOCO_ID|BANCO_REG|registrador[21][0]~q\ $end
$var wire 1 ', \BLOCO_ID|BANCO_REG|Decoder0~18_combout\ $end
$var wire 1 (, \BLOCO_ID|BANCO_REG|registrador[25][0]~q\ $end
$var wire 1 ), \BLOCO_ID|BANCO_REG|Decoder0~19_combout\ $end
$var wire 1 *, \BLOCO_ID|BANCO_REG|registrador[29][0]~q\ $end
$var wire 1 +, \BLOCO_ID|BANCO_REG|saidaA[0]~6_combout\ $end
$var wire 1 ,, \BLOCO_ID|BANCO_REG|Decoder0~20_combout\ $end
$var wire 1 -, \BLOCO_ID|BANCO_REG|registrador[18][0]~q\ $end
$var wire 1 ., \BLOCO_ID|BANCO_REG|Decoder0~21_combout\ $end
$var wire 1 /, \BLOCO_ID|BANCO_REG|registrador[22][0]~q\ $end
$var wire 1 0, \BLOCO_ID|BANCO_REG|Decoder0~22_combout\ $end
$var wire 1 1, \BLOCO_ID|BANCO_REG|registrador[26][0]~q\ $end
$var wire 1 2, \BLOCO_ID|BANCO_REG|Decoder0~23_combout\ $end
$var wire 1 3, \BLOCO_ID|BANCO_REG|registrador[30][0]~q\ $end
$var wire 1 4, \BLOCO_ID|BANCO_REG|saidaA[0]~7_combout\ $end
$var wire 1 5, \BLOCO_ID|BANCO_REG|Decoder0~24_combout\ $end
$var wire 1 6, \BLOCO_ID|BANCO_REG|registrador[19][0]~q\ $end
$var wire 1 7, \BLOCO_ID|BANCO_REG|Decoder0~25_combout\ $end
$var wire 1 8, \BLOCO_ID|BANCO_REG|registrador[23][0]~q\ $end
$var wire 1 9, \BLOCO_ID|BANCO_REG|Decoder0~26_combout\ $end
$var wire 1 :, \BLOCO_ID|BANCO_REG|registrador[27][0]~q\ $end
$var wire 1 ;, \BLOCO_ID|BANCO_REG|Decoder0~27_combout\ $end
$var wire 1 <, \BLOCO_ID|BANCO_REG|registrador[31][0]~q\ $end
$var wire 1 =, \BLOCO_ID|BANCO_REG|saidaA[0]~8_combout\ $end
$var wire 1 >, \BLOCO_ID|BANCO_REG|saidaA[0]~9_combout\ $end
$var wire 1 ?, \BLOCO_ID|BANCO_REG|registrador[11][0]~q\ $end
$var wire 1 @, \BLOCO_ID|BANCO_REG|registrador[10][0]~2_combout\ $end
$var wire 1 A, \BLOCO_ID|BANCO_REG|registrador[10][0]~q\ $end
$var wire 1 B, \BLOCO_ID|BANCO_REG|registrador[9][0]~q\ $end
$var wire 1 C, \BLOCO_ID|BANCO_REG|registrador[8][0]~q\ $end
$var wire 1 D, \BLOCO_ID|BANCO_REG|saidaA[0]~359_combout\ $end
$var wire 1 E, \BLOCO_ID|BANCO_REG|saidaA[0]~11_combout\ $end
$var wire 1 F, \BLOCO_ID|decoderInstru1|OUTPUT[7]~5_combout\ $end
$var wire 1 G, \BLOCO_EX|ULA1|ULA1|Somador|cOut~combout\ $end
$var wire 1 H, \BLOCO_ID|BANCO_REG|registrador[0][1]~q\ $end
$var wire 1 I, \BLOCO_ID|BANCO_REG|registrador[4][1]~q\ $end
$var wire 1 J, \BLOCO_ID|BANCO_REG|registrador[8][1]~q\ $end
$var wire 1 K, \BLOCO_ID|BANCO_REG|saidaB[1]~5_combout\ $end
$var wire 1 L, \BLOCO_ID|BANCO_REG|registrador[1][1]~q\ $end
$var wire 1 M, \BLOCO_ID|BANCO_REG|registrador[5][1]~q\ $end
$var wire 1 N, \BLOCO_ID|BANCO_REG|registrador[9][1]~5_combout\ $end
$var wire 1 O, \BLOCO_ID|BANCO_REG|registrador[9][1]~q\ $end
$var wire 1 P, \BLOCO_ID|BANCO_REG|registrador[13][1]~3_combout\ $end
$var wire 1 Q, \BLOCO_ID|BANCO_REG|registrador[13][1]~q\ $end
$var wire 1 R, \BLOCO_ID|BANCO_REG|saidaB[1]~6_combout\ $end
$var wire 1 S, \BLOCO_ID|BANCO_REG|registrador[2][1]~q\ $end
$var wire 1 T, \BLOCO_ID|BANCO_REG|registrador[6][1]~q\ $end
$var wire 1 U, \BLOCO_ID|BANCO_REG|registrador[10][1]~6_combout\ $end
$var wire 1 V, \BLOCO_ID|BANCO_REG|registrador[10][1]~q\ $end
$var wire 1 W, \BLOCO_ID|BANCO_REG|registrador[14][1]~4_combout\ $end
$var wire 1 X, \BLOCO_ID|BANCO_REG|registrador[14][1]~q\ $end
$var wire 1 Y, \BLOCO_ID|BANCO_REG|saidaB[1]~7_combout\ $end
$var wire 1 Z, \BLOCO_ID|BANCO_REG|registrador[3][1]~q\ $end
$var wire 1 [, \BLOCO_ID|BANCO_REG|registrador[7][1]~q\ $end
$var wire 1 \, \BLOCO_ID|BANCO_REG|registrador[11][1]~q\ $end
$var wire 1 ], \BLOCO_ID|BANCO_REG|registrador[15][1]~q\ $end
$var wire 1 ^, \BLOCO_ID|BANCO_REG|saidaB[1]~8_combout\ $end
$var wire 1 _, \BLOCO_ID|BANCO_REG|saidaB[1]~9_combout\ $end
$var wire 1 `, \BLOCO_MEM|RAM1|memRAM[0][1]~q\ $end
$var wire 1 a, \BLOCO_ID|decoderOPCODE|Equal8~0_combout\ $end
$var wire 1 b, \BLOCO_EX|ULA1|ULA2|InverterOuNao|saida_MUX[0]~0_combout\ $end
$var wire 1 c, \BLOCO_EX|ULA1|ULA2|Somador|cOut~combout\ $end
$var wire 1 d, \BLOCO_ID|BANCO_REG|registrador[0][2]~q\ $end
$var wire 1 e, \BLOCO_ID|BANCO_REG|registrador[1][2]~q\ $end
$var wire 1 f, \BLOCO_ID|BANCO_REG|registrador[2][2]~q\ $end
$var wire 1 g, \BLOCO_ID|BANCO_REG|registrador[3][2]~q\ $end
$var wire 1 h, \BLOCO_ID|BANCO_REG|saidaB[2]~10_combout\ $end
$var wire 1 i, \BLOCO_ID|BANCO_REG|registrador[4][2]~q\ $end
$var wire 1 j, \BLOCO_ID|BANCO_REG|registrador[5][2]~q\ $end
$var wire 1 k, \BLOCO_ID|BANCO_REG|registrador[6][2]~q\ $end
$var wire 1 l, \BLOCO_ID|BANCO_REG|registrador[7][2]~q\ $end
$var wire 1 m, \BLOCO_ID|BANCO_REG|saidaB[2]~11_combout\ $end
$var wire 1 n, \BLOCO_ID|BANCO_REG|registrador[8][2]~q\ $end
$var wire 1 o, \BLOCO_ID|BANCO_REG|registrador[9][2]~q\ $end
$var wire 1 p, \BLOCO_ID|BANCO_REG|registrador[10][2]~q\ $end
$var wire 1 q, \BLOCO_ID|BANCO_REG|registrador[11][2]~10_combout\ $end
$var wire 1 r, \BLOCO_ID|BANCO_REG|registrador[11][2]~q\ $end
$var wire 1 s, \BLOCO_ID|BANCO_REG|saidaB[2]~12_combout\ $end
$var wire 1 t, \BLOCO_ID|BANCO_REG|registrador[13][2]~8_combout\ $end
$var wire 1 u, \BLOCO_ID|BANCO_REG|registrador[13][2]~q\ $end
$var wire 1 v, \BLOCO_ID|BANCO_REG|registrador[14][2]~9_combout\ $end
$var wire 1 w, \BLOCO_ID|BANCO_REG|registrador[14][2]~q\ $end
$var wire 1 x, \BLOCO_ID|BANCO_REG|registrador[15][2]~q\ $end
$var wire 1 y, \BLOCO_ID|BANCO_REG|saidaB[2]~13_combout\ $end
$var wire 1 z, \BLOCO_ID|BANCO_REG|saidaB[2]~14_combout\ $end
$var wire 1 {, \BLOCO_MEM|RAM1|memRAM[0][2]~q\ $end
$var wire 1 |, \BLOCO_EX|ULA1|ULA3|InverterOuNao|saida_MUX[0]~0_combout\ $end
$var wire 1 }, \BLOCO_EX|ULA1|ULA3|Somador|cOut~combout\ $end
$var wire 1 ~, \BLOCO_ID|BANCO_REG|registrador[0][3]~q\ $end
$var wire 1 !- \BLOCO_ID|BANCO_REG|registrador[4][3]~q\ $end
$var wire 1 "- \BLOCO_ID|BANCO_REG|registrador[8][3]~q\ $end
$var wire 1 #- \BLOCO_ID|BANCO_REG|saidaB[3]~15_combout\ $end
$var wire 1 $- \BLOCO_ID|BANCO_REG|registrador[1][3]~q\ $end
$var wire 1 %- \BLOCO_ID|BANCO_REG|registrador[5][3]~q\ $end
$var wire 1 &- \BLOCO_ID|BANCO_REG|registrador[9][3]~12_combout\ $end
$var wire 1 '- \BLOCO_ID|BANCO_REG|registrador[9][3]~q\ $end
$var wire 1 (- \BLOCO_ID|BANCO_REG|registrador[13][3]~q\ $end
$var wire 1 )- \BLOCO_ID|BANCO_REG|saidaB[3]~16_combout\ $end
$var wire 1 *- \BLOCO_ID|BANCO_REG|registrador[2][3]~q\ $end
$var wire 1 +- \BLOCO_ID|BANCO_REG|registrador[6][3]~q\ $end
$var wire 1 ,- \BLOCO_ID|BANCO_REG|registrador[10][3]~13_combout\ $end
$var wire 1 -- \BLOCO_ID|BANCO_REG|registrador[10][3]~q\ $end
$var wire 1 .- \BLOCO_ID|BANCO_REG|registrador[14][3]~q\ $end
$var wire 1 /- \BLOCO_ID|BANCO_REG|saidaB[3]~17_combout\ $end
$var wire 1 0- \BLOCO_ID|BANCO_REG|registrador[3][3]~q\ $end
$var wire 1 1- \BLOCO_ID|BANCO_REG|registrador[7][3]~q\ $end
$var wire 1 2- \BLOCO_ID|BANCO_REG|registrador[11][3]~14_combout\ $end
$var wire 1 3- \BLOCO_ID|BANCO_REG|registrador[11][3]~q\ $end
$var wire 1 4- \BLOCO_ID|BANCO_REG|registrador[15][3]~q\ $end
$var wire 1 5- \BLOCO_ID|BANCO_REG|saidaB[3]~18_combout\ $end
$var wire 1 6- \BLOCO_ID|BANCO_REG|saidaB[3]~19_combout\ $end
$var wire 1 7- \BLOCO_MEM|RAM1|memRAM[0][3]~q\ $end
$var wire 1 8- \BLOCO_EX|ULA1|ULA4|Somador|cOut~1_combout\ $end
$var wire 1 9- \BLOCO_ID|BANCO_REG|registrador[0][4]~q\ $end
$var wire 1 :- \BLOCO_ID|BANCO_REG|registrador[1][4]~q\ $end
$var wire 1 ;- \BLOCO_ID|BANCO_REG|registrador[2][4]~q\ $end
$var wire 1 <- \BLOCO_ID|BANCO_REG|registrador[3][4]~q\ $end
$var wire 1 =- \BLOCO_ID|BANCO_REG|saidaB[4]~20_combout\ $end
$var wire 1 >- \BLOCO_ID|BANCO_REG|registrador[4][4]~q\ $end
$var wire 1 ?- \BLOCO_ID|BANCO_REG|registrador[5][4]~q\ $end
$var wire 1 @- \BLOCO_ID|BANCO_REG|registrador[6][4]~q\ $end
$var wire 1 A- \BLOCO_ID|BANCO_REG|registrador[7][4]~q\ $end
$var wire 1 B- \BLOCO_ID|BANCO_REG|saidaB[4]~21_combout\ $end
$var wire 1 C- \BLOCO_ID|BANCO_REG|registrador[8][4]~q\ $end
$var wire 1 D- \BLOCO_ID|BANCO_REG|registrador[9][4]~q\ $end
$var wire 1 E- \BLOCO_ID|BANCO_REG|registrador[10][4]~q\ $end
$var wire 1 F- \BLOCO_ID|BANCO_REG|registrador[11][4]~q\ $end
$var wire 1 G- \BLOCO_ID|BANCO_REG|saidaB[4]~22_combout\ $end
$var wire 1 H- \BLOCO_ID|BANCO_REG|registrador[13][4]~15_combout\ $end
$var wire 1 I- \BLOCO_ID|BANCO_REG|registrador[13][4]~q\ $end
$var wire 1 J- \BLOCO_ID|BANCO_REG|registrador[14][4]~16_combout\ $end
$var wire 1 K- \BLOCO_ID|BANCO_REG|registrador[14][4]~q\ $end
$var wire 1 L- \BLOCO_ID|BANCO_REG|registrador[15][4]~q\ $end
$var wire 1 M- \BLOCO_ID|BANCO_REG|saidaB[4]~23_combout\ $end
$var wire 1 N- \BLOCO_ID|BANCO_REG|saidaB[4]~24_combout\ $end
$var wire 1 O- \BLOCO_MEM|RAM1|memRAM[0][4]~q\ $end
$var wire 1 P- \BLOCO_EX|ULA1|ULA5|InverterOuNao|saida_MUX[0]~0_combout\ $end
$var wire 1 Q- \BLOCO_EX|ULA1|ULA5|Somador|cOut~combout\ $end
$var wire 1 R- \BLOCO_ID|BANCO_REG|registrador[0][5]~q\ $end
$var wire 1 S- \BLOCO_ID|BANCO_REG|registrador[4][5]~q\ $end
$var wire 1 T- \BLOCO_ID|BANCO_REG|registrador[8][5]~q\ $end
$var wire 1 U- \BLOCO_ID|BANCO_REG|saidaB[5]~25_combout\ $end
$var wire 1 V- \BLOCO_ID|BANCO_REG|registrador[1][5]~q\ $end
$var wire 1 W- \BLOCO_ID|BANCO_REG|registrador[5][5]~q\ $end
$var wire 1 X- \BLOCO_ID|BANCO_REG|registrador[9][5]~q\ $end
$var wire 1 Y- \BLOCO_ID|BANCO_REG|registrador[13][5]~q\ $end
$var wire 1 Z- \BLOCO_ID|BANCO_REG|saidaB[5]~26_combout\ $end
$var wire 1 [- \BLOCO_ID|BANCO_REG|registrador[2][5]~q\ $end
$var wire 1 \- \BLOCO_ID|BANCO_REG|registrador[6][5]~q\ $end
$var wire 1 ]- \BLOCO_ID|BANCO_REG|registrador[10][5]~q\ $end
$var wire 1 ^- \BLOCO_ID|BANCO_REG|registrador[14][5]~q\ $end
$var wire 1 _- \BLOCO_ID|BANCO_REG|saidaB[5]~27_combout\ $end
$var wire 1 `- \BLOCO_ID|BANCO_REG|registrador[3][5]~q\ $end
$var wire 1 a- \BLOCO_ID|BANCO_REG|registrador[7][5]~q\ $end
$var wire 1 b- \BLOCO_ID|BANCO_REG|registrador[11][5]~q\ $end
$var wire 1 c- \BLOCO_ID|BANCO_REG|registrador[15][5]~q\ $end
$var wire 1 d- \BLOCO_ID|BANCO_REG|saidaB[5]~28_combout\ $end
$var wire 1 e- \BLOCO_ID|BANCO_REG|saidaB[5]~29_combout\ $end
$var wire 1 f- \BLOCO_MEM|RAM1|memRAM[0][5]~q\ $end
$var wire 1 g- \BLOCO_MEM|RAM1|memRAM[8][5]~q\ $end
$var wire 1 h- \BLOCO_MEM|RAM1|memRAM[4][5]~q\ $end
$var wire 1 i- \BLOCO_ID|BANCO_REG|registrador[0][6]~q\ $end
$var wire 1 j- \BLOCO_ID|BANCO_REG|registrador[1][6]~q\ $end
$var wire 1 k- \BLOCO_ID|BANCO_REG|registrador[2][6]~q\ $end
$var wire 1 l- \BLOCO_ID|BANCO_REG|registrador[3][6]~q\ $end
$var wire 1 m- \BLOCO_ID|BANCO_REG|saidaB[6]~30_combout\ $end
$var wire 1 n- \BLOCO_ID|BANCO_REG|registrador[4][6]~q\ $end
$var wire 1 o- \BLOCO_ID|BANCO_REG|registrador[5][6]~q\ $end
$var wire 1 p- \BLOCO_ID|BANCO_REG|registrador[6][6]~q\ $end
$var wire 1 q- \BLOCO_ID|BANCO_REG|registrador[7][6]~q\ $end
$var wire 1 r- \BLOCO_ID|BANCO_REG|saidaB[6]~31_combout\ $end
$var wire 1 s- \BLOCO_ID|BANCO_REG|registrador[8][6]~q\ $end
$var wire 1 t- \BLOCO_ID|BANCO_REG|registrador[9][6]~q\ $end
$var wire 1 u- \BLOCO_ID|BANCO_REG|registrador[10][6]~q\ $end
$var wire 1 v- \BLOCO_ID|BANCO_REG|registrador[11][6]~q\ $end
$var wire 1 w- \BLOCO_ID|BANCO_REG|saidaB[6]~32_combout\ $end
$var wire 1 x- \BLOCO_ID|BANCO_REG|registrador[13][6]~q\ $end
$var wire 1 y- \BLOCO_ID|BANCO_REG|registrador[14][6]~q\ $end
$var wire 1 z- \BLOCO_ID|BANCO_REG|registrador[15][6]~q\ $end
$var wire 1 {- \BLOCO_ID|BANCO_REG|saidaB[6]~33_combout\ $end
$var wire 1 |- \BLOCO_ID|BANCO_REG|saidaB[6]~34_combout\ $end
$var wire 1 }- \BLOCO_MEM|RAM1|memRAM[0][6]~q\ $end
$var wire 1 ~- \BLOCO_MEM|RAM1|memRAM[16][6]~q\ $end
$var wire 1 !. \BLOCO_MEM|RAM1|Decoder0~48_combout\ $end
$var wire 1 ". \BLOCO_MEM|RAM1|Decoder0~49_combout\ $end
$var wire 1 #. \BLOCO_MEM|RAM1|memRAM[2][6]~q\ $end
$var wire 1 $. \BLOCO_MEM|RAM1|Decoder0~51_combout\ $end
$var wire 1 %. \BLOCO_MEM|RAM1|Decoder0~52_combout\ $end
$var wire 1 &. \BLOCO_MEM|RAM1|memRAM[18][6]~q\ $end
$var wire 1 '. \BLOCO_MEM|RAM1|Mux25~0_combout\ $end
$var wire 1 (. \BLOCO_MEM|RAM1|memRAM[8][6]~q\ $end
$var wire 1 ). \BLOCO_MEM|RAM1|Decoder0~9_combout\ $end
$var wire 1 *. \BLOCO_MEM|RAM1|Decoder0~10_combout\ $end
$var wire 1 +. \BLOCO_MEM|RAM1|memRAM[24][6]~q\ $end
$var wire 1 ,. \BLOCO_MEM|RAM1|Decoder0~54_combout\ $end
$var wire 1 -. \BLOCO_MEM|RAM1|Decoder0~55_combout\ $end
$var wire 1 .. \BLOCO_MEM|RAM1|memRAM[10][6]~q\ $end
$var wire 1 /. \BLOCO_MEM|RAM1|Decoder0~57_combout\ $end
$var wire 1 0. \BLOCO_MEM|RAM1|Decoder0~58_combout\ $end
$var wire 1 1. \BLOCO_MEM|RAM1|memRAM[26][6]~q\ $end
$var wire 1 2. \BLOCO_MEM|RAM1|Mux25~1_combout\ $end
$var wire 1 3. \BLOCO_MEM|RAM1|memRAM[4][6]~q\ $end
$var wire 1 4. \BLOCO_MEM|RAM1|Decoder0~15_combout\ $end
$var wire 1 5. \BLOCO_MEM|RAM1|Decoder0~16_combout\ $end
$var wire 1 6. \BLOCO_MEM|RAM1|memRAM[20][6]~q\ $end
$var wire 1 7. \BLOCO_MEM|RAM1|Decoder0~60_combout\ $end
$var wire 1 8. \BLOCO_MEM|RAM1|Decoder0~61_combout\ $end
$var wire 1 9. \BLOCO_MEM|RAM1|memRAM[6][6]~q\ $end
$var wire 1 :. \BLOCO_MEM|RAM1|Decoder0~63_combout\ $end
$var wire 1 ;. \BLOCO_MEM|RAM1|Decoder0~64_combout\ $end
$var wire 1 <. \BLOCO_MEM|RAM1|memRAM[22][6]~q\ $end
$var wire 1 =. \BLOCO_MEM|RAM1|Mux25~2_combout\ $end
$var wire 1 >. \BLOCO_MEM|RAM1|memRAM[12][6]~q\ $end
$var wire 1 ?. \BLOCO_MEM|RAM1|Decoder0~21_combout\ $end
$var wire 1 @. \BLOCO_MEM|RAM1|Decoder0~22_combout\ $end
$var wire 1 A. \BLOCO_MEM|RAM1|memRAM[28][6]~q\ $end
$var wire 1 B. \BLOCO_MEM|RAM1|Decoder0~66_combout\ $end
$var wire 1 C. \BLOCO_MEM|RAM1|Decoder0~67_combout\ $end
$var wire 1 D. \BLOCO_MEM|RAM1|memRAM[14][6]~q\ $end
$var wire 1 E. \BLOCO_MEM|RAM1|Decoder0~69_combout\ $end
$var wire 1 F. \BLOCO_MEM|RAM1|Decoder0~70_combout\ $end
$var wire 1 G. \BLOCO_MEM|RAM1|memRAM[30][6]~q\ $end
$var wire 1 H. \BLOCO_MEM|RAM1|Mux25~3_combout\ $end
$var wire 1 I. \BLOCO_MEM|RAM1|Mux25~4_combout\ $end
$var wire 1 J. \BLOCO_MEM|RAM1|Decoder0~0_combout\ $end
$var wire 1 K. \BLOCO_MEM|RAM1|Decoder0~2_combout\ $end
$var wire 1 L. \BLOCO_MEM|RAM1|memRAM[32][6]~q\ $end
$var wire 1 M. \BLOCO_MEM|RAM1|Decoder0~8_combout\ $end
$var wire 1 N. \BLOCO_MEM|RAM1|memRAM[40][6]~q\ $end
$var wire 1 O. \BLOCO_MEM|RAM1|Decoder0~5_combout\ $end
$var wire 1 P. \BLOCO_MEM|RAM1|memRAM[48][6]~q\ $end
$var wire 1 Q. \BLOCO_MEM|RAM1|Decoder0~11_combout\ $end
$var wire 1 R. \BLOCO_MEM|RAM1|memRAM[56][6]~q\ $end
$var wire 1 S. \BLOCO_MEM|RAM1|Mux25~5_combout\ $end
$var wire 1 T. \BLOCO_MEM|RAM1|Decoder0~14_combout\ $end
$var wire 1 U. \BLOCO_MEM|RAM1|memRAM[36][6]~q\ $end
$var wire 1 V. \BLOCO_MEM|RAM1|Decoder0~20_combout\ $end
$var wire 1 W. \BLOCO_MEM|RAM1|memRAM[44][6]~q\ $end
$var wire 1 X. \BLOCO_MEM|RAM1|Decoder0~17_combout\ $end
$var wire 1 Y. \BLOCO_MEM|RAM1|memRAM[52][6]~q\ $end
$var wire 1 Z. \BLOCO_MEM|RAM1|Decoder0~23_combout\ $end
$var wire 1 [. \BLOCO_MEM|RAM1|memRAM[60][6]~q\ $end
$var wire 1 \. \BLOCO_MEM|RAM1|Mux25~6_combout\ $end
$var wire 1 ]. \BLOCO_MEM|RAM1|Decoder0~50_combout\ $end
$var wire 1 ^. \BLOCO_MEM|RAM1|memRAM[34][6]~q\ $end
$var wire 1 _. \BLOCO_MEM|RAM1|Decoder0~56_combout\ $end
$var wire 1 `. \BLOCO_MEM|RAM1|memRAM[42][6]~q\ $end
$var wire 1 a. \BLOCO_MEM|RAM1|Decoder0~53_combout\ $end
$var wire 1 b. \BLOCO_MEM|RAM1|memRAM[50][6]~q\ $end
$var wire 1 c. \BLOCO_MEM|RAM1|Decoder0~59_combout\ $end
$var wire 1 d. \BLOCO_MEM|RAM1|memRAM[58][6]~q\ $end
$var wire 1 e. \BLOCO_MEM|RAM1|Mux25~7_combout\ $end
$var wire 1 f. \BLOCO_MEM|RAM1|Decoder0~62_combout\ $end
$var wire 1 g. \BLOCO_MEM|RAM1|memRAM[38][6]~q\ $end
$var wire 1 h. \BLOCO_MEM|RAM1|Decoder0~68_combout\ $end
$var wire 1 i. \BLOCO_MEM|RAM1|memRAM[46][6]~q\ $end
$var wire 1 j. \BLOCO_MEM|RAM1|Decoder0~65_combout\ $end
$var wire 1 k. \BLOCO_MEM|RAM1|memRAM[54][6]~q\ $end
$var wire 1 l. \BLOCO_MEM|RAM1|Decoder0~71_combout\ $end
$var wire 1 m. \BLOCO_MEM|RAM1|memRAM[62][6]~q\ $end
$var wire 1 n. \BLOCO_MEM|RAM1|Mux25~8_combout\ $end
$var wire 1 o. \BLOCO_MEM|RAM1|Mux25~9_combout\ $end
$var wire 1 p. \BLOCO_MEM|RAM1|memRAM[1][6]~q\ $end
$var wire 1 q. \BLOCO_MEM|RAM1|Decoder0~36_combout\ $end
$var wire 1 r. \BLOCO_MEM|RAM1|Decoder0~37_combout\ $end
$var wire 1 s. \BLOCO_MEM|RAM1|memRAM[5][6]~q\ $end
$var wire 1 t. \BLOCO_MEM|RAM1|Decoder0~27_combout\ $end
$var wire 1 u. \BLOCO_MEM|RAM1|Decoder0~28_combout\ $end
$var wire 1 v. \BLOCO_MEM|RAM1|memRAM[17][6]~q\ $end
$var wire 1 w. \BLOCO_MEM|RAM1|Decoder0~39_combout\ $end
$var wire 1 x. \BLOCO_MEM|RAM1|Decoder0~40_combout\ $end
$var wire 1 y. \BLOCO_MEM|RAM1|memRAM[21][6]~q\ $end
$var wire 1 z. \BLOCO_MEM|RAM1|Mux25~10_combout\ $end
$var wire 1 {. \BLOCO_MEM|RAM1|Decoder0~30_combout\ $end
$var wire 1 |. \BLOCO_MEM|RAM1|Decoder0~31_combout\ $end
$var wire 1 }. \BLOCO_MEM|RAM1|memRAM[9][6]~q\ $end
$var wire 1 ~. \BLOCO_MEM|RAM1|Decoder0~42_combout\ $end
$var wire 1 !/ \BLOCO_MEM|RAM1|Decoder0~43_combout\ $end
$var wire 1 "/ \BLOCO_MEM|RAM1|memRAM[13][6]~q\ $end
$var wire 1 #/ \BLOCO_MEM|RAM1|Decoder0~33_combout\ $end
$var wire 1 $/ \BLOCO_MEM|RAM1|Decoder0~34_combout\ $end
$var wire 1 %/ \BLOCO_MEM|RAM1|memRAM[25][6]~q\ $end
$var wire 1 &/ \BLOCO_MEM|RAM1|Decoder0~45_combout\ $end
$var wire 1 '/ \BLOCO_MEM|RAM1|Decoder0~46_combout\ $end
$var wire 1 (/ \BLOCO_MEM|RAM1|memRAM[29][6]~q\ $end
$var wire 1 )/ \BLOCO_MEM|RAM1|Mux25~11_combout\ $end
$var wire 1 */ \BLOCO_MEM|RAM1|Decoder0~72_combout\ $end
$var wire 1 +/ \BLOCO_MEM|RAM1|Decoder0~73_combout\ $end
$var wire 1 ,/ \BLOCO_MEM|RAM1|memRAM[3][6]~q\ $end
$var wire 1 -/ \BLOCO_MEM|RAM1|Decoder0~75_combout\ $end
$var wire 1 ./ \BLOCO_MEM|RAM1|Decoder0~76_combout\ $end
$var wire 1 // \BLOCO_MEM|RAM1|memRAM[7][6]~q\ $end
$var wire 1 0/ \BLOCO_MEM|RAM1|Decoder0~84_combout\ $end
$var wire 1 1/ \BLOCO_MEM|RAM1|Decoder0~85_combout\ $end
$var wire 1 2/ \BLOCO_MEM|RAM1|memRAM[19][6]~q\ $end
$var wire 1 3/ \BLOCO_MEM|RAM1|Decoder0~87_combout\ $end
$var wire 1 4/ \BLOCO_MEM|RAM1|Decoder0~88_combout\ $end
$var wire 1 5/ \BLOCO_MEM|RAM1|memRAM[23][6]~q\ $end
$var wire 1 6/ \BLOCO_MEM|RAM1|Mux25~12_combout\ $end
$var wire 1 7/ \BLOCO_MEM|RAM1|Decoder0~78_combout\ $end
$var wire 1 8/ \BLOCO_MEM|RAM1|Decoder0~79_combout\ $end
$var wire 1 9/ \BLOCO_MEM|RAM1|memRAM[11][6]~q\ $end
$var wire 1 :/ \BLOCO_MEM|RAM1|Decoder0~81_combout\ $end
$var wire 1 ;/ \BLOCO_MEM|RAM1|Decoder0~82_combout\ $end
$var wire 1 </ \BLOCO_MEM|RAM1|memRAM[15][6]~q\ $end
$var wire 1 =/ \BLOCO_MEM|RAM1|Decoder0~90_combout\ $end
$var wire 1 >/ \BLOCO_MEM|RAM1|Decoder0~91_combout\ $end
$var wire 1 ?/ \BLOCO_MEM|RAM1|memRAM[27][6]~q\ $end
$var wire 1 @/ \BLOCO_MEM|RAM1|Decoder0~93_combout\ $end
$var wire 1 A/ \BLOCO_MEM|RAM1|Decoder0~94_combout\ $end
$var wire 1 B/ \BLOCO_MEM|RAM1|memRAM[31][6]~q\ $end
$var wire 1 C/ \BLOCO_MEM|RAM1|Mux25~13_combout\ $end
$var wire 1 D/ \BLOCO_MEM|RAM1|Mux25~14_combout\ $end
$var wire 1 E/ \BLOCO_MEM|RAM1|Decoder0~26_combout\ $end
$var wire 1 F/ \BLOCO_MEM|RAM1|memRAM[33][6]~q\ $end
$var wire 1 G/ \BLOCO_MEM|RAM1|Decoder0~29_combout\ $end
$var wire 1 H/ \BLOCO_MEM|RAM1|memRAM[49][6]~q\ $end
$var wire 1 I/ \BLOCO_MEM|RAM1|Decoder0~74_combout\ $end
$var wire 1 J/ \BLOCO_MEM|RAM1|memRAM[35][6]~q\ $end
$var wire 1 K/ \BLOCO_MEM|RAM1|Decoder0~86_combout\ $end
$var wire 1 L/ \BLOCO_MEM|RAM1|memRAM[51][6]~q\ $end
$var wire 1 M/ \BLOCO_MEM|RAM1|Mux25~15_combout\ $end
$var wire 1 N/ \BLOCO_MEM|RAM1|Decoder0~32_combout\ $end
$var wire 1 O/ \BLOCO_MEM|RAM1|memRAM[41][6]~q\ $end
$var wire 1 P/ \BLOCO_MEM|RAM1|Decoder0~35_combout\ $end
$var wire 1 Q/ \BLOCO_MEM|RAM1|memRAM[57][6]~q\ $end
$var wire 1 R/ \BLOCO_MEM|RAM1|Decoder0~80_combout\ $end
$var wire 1 S/ \BLOCO_MEM|RAM1|memRAM[43][6]~q\ $end
$var wire 1 T/ \BLOCO_MEM|RAM1|Decoder0~92_combout\ $end
$var wire 1 U/ \BLOCO_MEM|RAM1|memRAM[59][6]~q\ $end
$var wire 1 V/ \BLOCO_MEM|RAM1|Mux25~16_combout\ $end
$var wire 1 W/ \BLOCO_MEM|RAM1|Decoder0~38_combout\ $end
$var wire 1 X/ \BLOCO_MEM|RAM1|memRAM[37][6]~q\ $end
$var wire 1 Y/ \BLOCO_MEM|RAM1|Decoder0~41_combout\ $end
$var wire 1 Z/ \BLOCO_MEM|RAM1|memRAM[53][6]~q\ $end
$var wire 1 [/ \BLOCO_MEM|RAM1|Decoder0~77_combout\ $end
$var wire 1 \/ \BLOCO_MEM|RAM1|memRAM[39][6]~q\ $end
$var wire 1 ]/ \BLOCO_MEM|RAM1|Decoder0~89_combout\ $end
$var wire 1 ^/ \BLOCO_MEM|RAM1|memRAM[55][6]~q\ $end
$var wire 1 _/ \BLOCO_MEM|RAM1|Mux25~17_combout\ $end
$var wire 1 `/ \BLOCO_MEM|RAM1|Decoder0~44_combout\ $end
$var wire 1 a/ \BLOCO_MEM|RAM1|memRAM[45][6]~q\ $end
$var wire 1 b/ \BLOCO_MEM|RAM1|Decoder0~47_combout\ $end
$var wire 1 c/ \BLOCO_MEM|RAM1|memRAM[61][6]~q\ $end
$var wire 1 d/ \BLOCO_MEM|RAM1|Decoder0~83_combout\ $end
$var wire 1 e/ \BLOCO_MEM|RAM1|memRAM[47][6]~q\ $end
$var wire 1 f/ \BLOCO_MEM|RAM1|Decoder0~95_combout\ $end
$var wire 1 g/ \BLOCO_MEM|RAM1|memRAM[63][6]~q\ $end
$var wire 1 h/ \BLOCO_MEM|RAM1|Mux25~18_combout\ $end
$var wire 1 i/ \BLOCO_MEM|RAM1|Mux25~19_combout\ $end
$var wire 1 j/ \BLOCO_MEM|RAM1|Mux25~20_combout\ $end
$var wire 1 k/ \BLOCO_MEM|RAM1|Dado_out[6]~47_combout\ $end
$var wire 1 l/ \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[6]~15_combout\ $end
$var wire 1 m/ \BLOCO_ID|BANCO_REG|registrador[12][6]~q\ $end
$var wire 1 n/ \BLOCO_ID|BANCO_REG|saidaA[6]~66_combout\ $end
$var wire 1 o/ \BLOCO_ID|BANCO_REG|saidaA[6]~67_combout\ $end
$var wire 1 p/ \BLOCO_ID|BANCO_REG|saidaA[6]~68_combout\ $end
$var wire 1 q/ \BLOCO_ID|BANCO_REG|saidaA[6]~69_combout\ $end
$var wire 1 r/ \BLOCO_ID|BANCO_REG|registrador[16][6]~q\ $end
$var wire 1 s/ \BLOCO_ID|BANCO_REG|registrador[20][6]~q\ $end
$var wire 1 t/ \BLOCO_ID|BANCO_REG|registrador[24][6]~q\ $end
$var wire 1 u/ \BLOCO_ID|BANCO_REG|registrador[28][6]~q\ $end
$var wire 1 v/ \BLOCO_ID|BANCO_REG|saidaA[6]~70_combout\ $end
$var wire 1 w/ \BLOCO_ID|BANCO_REG|registrador[17][6]~q\ $end
$var wire 1 x/ \BLOCO_ID|BANCO_REG|registrador[21][6]~q\ $end
$var wire 1 y/ \BLOCO_ID|BANCO_REG|registrador[25][6]~q\ $end
$var wire 1 z/ \BLOCO_ID|BANCO_REG|registrador[29][6]~q\ $end
$var wire 1 {/ \BLOCO_ID|BANCO_REG|saidaA[6]~71_combout\ $end
$var wire 1 |/ \BLOCO_ID|BANCO_REG|registrador[18][6]~q\ $end
$var wire 1 }/ \BLOCO_ID|BANCO_REG|registrador[22][6]~q\ $end
$var wire 1 ~/ \BLOCO_ID|BANCO_REG|registrador[26][6]~q\ $end
$var wire 1 !0 \BLOCO_ID|BANCO_REG|registrador[30][6]~q\ $end
$var wire 1 "0 \BLOCO_ID|BANCO_REG|saidaA[6]~72_combout\ $end
$var wire 1 #0 \BLOCO_ID|BANCO_REG|registrador[19][6]~q\ $end
$var wire 1 $0 \BLOCO_ID|BANCO_REG|registrador[23][6]~q\ $end
$var wire 1 %0 \BLOCO_ID|BANCO_REG|registrador[27][6]~q\ $end
$var wire 1 &0 \BLOCO_ID|BANCO_REG|registrador[31][6]~q\ $end
$var wire 1 '0 \BLOCO_ID|BANCO_REG|saidaA[6]~73_combout\ $end
$var wire 1 (0 \BLOCO_ID|BANCO_REG|saidaA[6]~74_combout\ $end
$var wire 1 )0 \BLOCO_ID|BANCO_REG|saidaA[6]~75_combout\ $end
$var wire 1 *0 \BLOCO_ID|BANCO_REG|saidaA[6]~76_combout\ $end
$var wire 1 +0 \BLOCO_EX|ULA1|ULA7|InverterOuNao|saida_MUX[0]~0_combout\ $end
$var wire 1 ,0 \BLOCO_EX|ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ $end
$var wire 1 -0 \BLOCO_MEM|RAM1|Decoder0~18_combout\ $end
$var wire 1 .0 \BLOCO_MEM|RAM1|Decoder0~19_combout\ $end
$var wire 1 /0 \BLOCO_MEM|RAM1|memRAM[12][5]~q\ $end
$var wire 1 00 \BLOCO_MEM|RAM1|Mux26~0_combout\ $end
$var wire 1 10 \BLOCO_MEM|RAM1|memRAM[1][5]~q\ $end
$var wire 1 20 \BLOCO_MEM|RAM1|memRAM[9][5]~q\ $end
$var wire 1 30 \BLOCO_MEM|RAM1|memRAM[5][5]~q\ $end
$var wire 1 40 \BLOCO_MEM|RAM1|memRAM[13][5]~q\ $end
$var wire 1 50 \BLOCO_MEM|RAM1|Mux26~1_combout\ $end
$var wire 1 60 \BLOCO_MEM|RAM1|memRAM[2][5]~q\ $end
$var wire 1 70 \BLOCO_MEM|RAM1|memRAM[10][5]~q\ $end
$var wire 1 80 \BLOCO_MEM|RAM1|memRAM[6][5]~q\ $end
$var wire 1 90 \BLOCO_MEM|RAM1|memRAM[14][5]~q\ $end
$var wire 1 :0 \BLOCO_MEM|RAM1|Mux26~2_combout\ $end
$var wire 1 ;0 \BLOCO_MEM|RAM1|memRAM[3][5]~q\ $end
$var wire 1 <0 \BLOCO_MEM|RAM1|memRAM[11][5]~q\ $end
$var wire 1 =0 \BLOCO_MEM|RAM1|memRAM[7][5]~q\ $end
$var wire 1 >0 \BLOCO_MEM|RAM1|memRAM[15][5]~q\ $end
$var wire 1 ?0 \BLOCO_MEM|RAM1|Mux26~3_combout\ $end
$var wire 1 @0 \BLOCO_MEM|RAM1|Mux26~4_combout\ $end
$var wire 1 A0 \BLOCO_MEM|RAM1|memRAM[32][5]~q\ $end
$var wire 1 B0 \BLOCO_MEM|RAM1|memRAM[40][5]~q\ $end
$var wire 1 C0 \BLOCO_MEM|RAM1|memRAM[36][5]~q\ $end
$var wire 1 D0 \BLOCO_MEM|RAM1|memRAM[44][5]~q\ $end
$var wire 1 E0 \BLOCO_MEM|RAM1|Mux26~5_combout\ $end
$var wire 1 F0 \BLOCO_MEM|RAM1|memRAM[33][5]~q\ $end
$var wire 1 G0 \BLOCO_MEM|RAM1|memRAM[41][5]~q\ $end
$var wire 1 H0 \BLOCO_MEM|RAM1|memRAM[37][5]~q\ $end
$var wire 1 I0 \BLOCO_MEM|RAM1|memRAM[45][5]~q\ $end
$var wire 1 J0 \BLOCO_MEM|RAM1|Mux26~6_combout\ $end
$var wire 1 K0 \BLOCO_MEM|RAM1|memRAM[34][5]~q\ $end
$var wire 1 L0 \BLOCO_MEM|RAM1|memRAM[42][5]~q\ $end
$var wire 1 M0 \BLOCO_MEM|RAM1|memRAM[38][5]~q\ $end
$var wire 1 N0 \BLOCO_MEM|RAM1|memRAM[46][5]~q\ $end
$var wire 1 O0 \BLOCO_MEM|RAM1|Mux26~7_combout\ $end
$var wire 1 P0 \BLOCO_MEM|RAM1|memRAM[35][5]~q\ $end
$var wire 1 Q0 \BLOCO_MEM|RAM1|memRAM[43][5]~q\ $end
$var wire 1 R0 \BLOCO_MEM|RAM1|memRAM[39][5]~q\ $end
$var wire 1 S0 \BLOCO_MEM|RAM1|memRAM[47][5]~q\ $end
$var wire 1 T0 \BLOCO_MEM|RAM1|Mux26~8_combout\ $end
$var wire 1 U0 \BLOCO_MEM|RAM1|Mux26~9_combout\ $end
$var wire 1 V0 \BLOCO_MEM|RAM1|memRAM[16][5]~q\ $end
$var wire 1 W0 \BLOCO_MEM|RAM1|memRAM[24][5]~q\ $end
$var wire 1 X0 \BLOCO_MEM|RAM1|memRAM[18][5]~q\ $end
$var wire 1 Y0 \BLOCO_MEM|RAM1|memRAM[26][5]~q\ $end
$var wire 1 Z0 \BLOCO_MEM|RAM1|Mux26~10_combout\ $end
$var wire 1 [0 \BLOCO_MEM|RAM1|memRAM[20][5]~q\ $end
$var wire 1 \0 \BLOCO_MEM|RAM1|memRAM[28][5]~q\ $end
$var wire 1 ]0 \BLOCO_MEM|RAM1|memRAM[22][5]~q\ $end
$var wire 1 ^0 \BLOCO_MEM|RAM1|memRAM[30][5]~q\ $end
$var wire 1 _0 \BLOCO_MEM|RAM1|Mux26~11_combout\ $end
$var wire 1 `0 \BLOCO_MEM|RAM1|memRAM[17][5]~q\ $end
$var wire 1 a0 \BLOCO_MEM|RAM1|memRAM[25][5]~q\ $end
$var wire 1 b0 \BLOCO_MEM|RAM1|memRAM[19][5]~q\ $end
$var wire 1 c0 \BLOCO_MEM|RAM1|memRAM[27][5]~q\ $end
$var wire 1 d0 \BLOCO_MEM|RAM1|Mux26~12_combout\ $end
$var wire 1 e0 \BLOCO_MEM|RAM1|memRAM[21][5]~q\ $end
$var wire 1 f0 \BLOCO_MEM|RAM1|memRAM[29][5]~q\ $end
$var wire 1 g0 \BLOCO_MEM|RAM1|memRAM[23][5]~q\ $end
$var wire 1 h0 \BLOCO_MEM|RAM1|memRAM[31][5]~q\ $end
$var wire 1 i0 \BLOCO_MEM|RAM1|Mux26~13_combout\ $end
$var wire 1 j0 \BLOCO_MEM|RAM1|Mux26~14_combout\ $end
$var wire 1 k0 \BLOCO_MEM|RAM1|memRAM[48][5]~q\ $end
$var wire 1 l0 \BLOCO_MEM|RAM1|memRAM[56][5]~q\ $end
$var wire 1 m0 \BLOCO_MEM|RAM1|memRAM[49][5]~q\ $end
$var wire 1 n0 \BLOCO_MEM|RAM1|memRAM[57][5]~q\ $end
$var wire 1 o0 \BLOCO_MEM|RAM1|Mux26~15_combout\ $end
$var wire 1 p0 \BLOCO_MEM|RAM1|memRAM[52][5]~q\ $end
$var wire 1 q0 \BLOCO_MEM|RAM1|memRAM[60][5]~q\ $end
$var wire 1 r0 \BLOCO_MEM|RAM1|memRAM[53][5]~q\ $end
$var wire 1 s0 \BLOCO_MEM|RAM1|memRAM[61][5]~q\ $end
$var wire 1 t0 \BLOCO_MEM|RAM1|Mux26~16_combout\ $end
$var wire 1 u0 \BLOCO_MEM|RAM1|memRAM[50][5]~q\ $end
$var wire 1 v0 \BLOCO_MEM|RAM1|memRAM[58][5]~q\ $end
$var wire 1 w0 \BLOCO_MEM|RAM1|memRAM[51][5]~q\ $end
$var wire 1 x0 \BLOCO_MEM|RAM1|memRAM[59][5]~q\ $end
$var wire 1 y0 \BLOCO_MEM|RAM1|Mux26~17_combout\ $end
$var wire 1 z0 \BLOCO_MEM|RAM1|memRAM[54][5]~q\ $end
$var wire 1 {0 \BLOCO_MEM|RAM1|memRAM[62][5]~q\ $end
$var wire 1 |0 \BLOCO_MEM|RAM1|memRAM[55][5]~q\ $end
$var wire 1 }0 \BLOCO_MEM|RAM1|memRAM[63][5]~q\ $end
$var wire 1 ~0 \BLOCO_MEM|RAM1|Mux26~18_combout\ $end
$var wire 1 !1 \BLOCO_MEM|RAM1|Mux26~19_combout\ $end
$var wire 1 "1 \BLOCO_MEM|RAM1|Mux26~20_combout\ $end
$var wire 1 #1 \BLOCO_MEM|RAM1|Dado_out[5]~46_combout\ $end
$var wire 1 $1 \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[5]~14_combout\ $end
$var wire 1 %1 \BLOCO_ID|BANCO_REG|registrador[12][5]~q\ $end
$var wire 1 &1 \BLOCO_ID|BANCO_REG|saidaA[5]~55_combout\ $end
$var wire 1 '1 \BLOCO_ID|BANCO_REG|saidaA[5]~56_combout\ $end
$var wire 1 (1 \BLOCO_ID|BANCO_REG|saidaA[5]~57_combout\ $end
$var wire 1 )1 \BLOCO_ID|BANCO_REG|saidaA[5]~58_combout\ $end
$var wire 1 *1 \BLOCO_ID|BANCO_REG|registrador[16][5]~q\ $end
$var wire 1 +1 \BLOCO_ID|BANCO_REG|registrador[20][5]~q\ $end
$var wire 1 ,1 \BLOCO_ID|BANCO_REG|registrador[24][5]~q\ $end
$var wire 1 -1 \BLOCO_ID|BANCO_REG|registrador[28][5]~q\ $end
$var wire 1 .1 \BLOCO_ID|BANCO_REG|saidaA[5]~59_combout\ $end
$var wire 1 /1 \BLOCO_ID|BANCO_REG|registrador[17][5]~q\ $end
$var wire 1 01 \BLOCO_ID|BANCO_REG|registrador[21][5]~q\ $end
$var wire 1 11 \BLOCO_ID|BANCO_REG|registrador[25][5]~q\ $end
$var wire 1 21 \BLOCO_ID|BANCO_REG|registrador[29][5]~q\ $end
$var wire 1 31 \BLOCO_ID|BANCO_REG|saidaA[5]~60_combout\ $end
$var wire 1 41 \BLOCO_ID|BANCO_REG|registrador[18][5]~q\ $end
$var wire 1 51 \BLOCO_ID|BANCO_REG|registrador[22][5]~q\ $end
$var wire 1 61 \BLOCO_ID|BANCO_REG|registrador[26][5]~q\ $end
$var wire 1 71 \BLOCO_ID|BANCO_REG|registrador[30][5]~q\ $end
$var wire 1 81 \BLOCO_ID|BANCO_REG|saidaA[5]~61_combout\ $end
$var wire 1 91 \BLOCO_ID|BANCO_REG|registrador[19][5]~q\ $end
$var wire 1 :1 \BLOCO_ID|BANCO_REG|registrador[23][5]~q\ $end
$var wire 1 ;1 \BLOCO_ID|BANCO_REG|registrador[27][5]~q\ $end
$var wire 1 <1 \BLOCO_ID|BANCO_REG|registrador[31][5]~q\ $end
$var wire 1 =1 \BLOCO_ID|BANCO_REG|saidaA[5]~62_combout\ $end
$var wire 1 >1 \BLOCO_ID|BANCO_REG|saidaA[5]~63_combout\ $end
$var wire 1 ?1 \BLOCO_ID|BANCO_REG|saidaA[5]~64_combout\ $end
$var wire 1 @1 \BLOCO_ID|BANCO_REG|saidaA[5]~65_combout\ $end
$var wire 1 A1 \BLOCO_EX|ULA1|ULA6|InverterOuNao|saida_MUX[0]~0_combout\ $end
$var wire 1 B1 \BLOCO_EX|ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ $end
$var wire 1 C1 \BLOCO_MEM|RAM1|Decoder0~12_combout\ $end
$var wire 1 D1 \BLOCO_MEM|RAM1|Decoder0~13_combout\ $end
$var wire 1 E1 \BLOCO_MEM|RAM1|memRAM[4][4]~q\ $end
$var wire 1 F1 \BLOCO_MEM|RAM1|memRAM[1][4]~q\ $end
$var wire 1 G1 \BLOCO_MEM|RAM1|memRAM[5][4]~q\ $end
$var wire 1 H1 \BLOCO_MEM|RAM1|Mux27~0_combout\ $end
$var wire 1 I1 \BLOCO_MEM|RAM1|memRAM[16][4]~q\ $end
$var wire 1 J1 \BLOCO_MEM|RAM1|memRAM[20][4]~q\ $end
$var wire 1 K1 \BLOCO_MEM|RAM1|memRAM[17][4]~q\ $end
$var wire 1 L1 \BLOCO_MEM|RAM1|memRAM[21][4]~q\ $end
$var wire 1 M1 \BLOCO_MEM|RAM1|Mux27~1_combout\ $end
$var wire 1 N1 \BLOCO_MEM|RAM1|memRAM[2][4]~q\ $end
$var wire 1 O1 \BLOCO_MEM|RAM1|memRAM[6][4]~q\ $end
$var wire 1 P1 \BLOCO_MEM|RAM1|memRAM[3][4]~q\ $end
$var wire 1 Q1 \BLOCO_MEM|RAM1|memRAM[7][4]~q\ $end
$var wire 1 R1 \BLOCO_MEM|RAM1|Mux27~2_combout\ $end
$var wire 1 S1 \BLOCO_MEM|RAM1|memRAM[18][4]~q\ $end
$var wire 1 T1 \BLOCO_MEM|RAM1|memRAM[22][4]~q\ $end
$var wire 1 U1 \BLOCO_MEM|RAM1|memRAM[19][4]~q\ $end
$var wire 1 V1 \BLOCO_MEM|RAM1|memRAM[23][4]~q\ $end
$var wire 1 W1 \BLOCO_MEM|RAM1|Mux27~3_combout\ $end
$var wire 1 X1 \BLOCO_MEM|RAM1|Mux27~4_combout\ $end
$var wire 1 Y1 \BLOCO_MEM|RAM1|memRAM[32][4]~q\ $end
$var wire 1 Z1 \BLOCO_MEM|RAM1|memRAM[36][4]~q\ $end
$var wire 1 [1 \BLOCO_MEM|RAM1|memRAM[34][4]~q\ $end
$var wire 1 \1 \BLOCO_MEM|RAM1|memRAM[38][4]~q\ $end
$var wire 1 ]1 \BLOCO_MEM|RAM1|Mux27~5_combout\ $end
$var wire 1 ^1 \BLOCO_MEM|RAM1|memRAM[33][4]~q\ $end
$var wire 1 _1 \BLOCO_MEM|RAM1|memRAM[37][4]~q\ $end
$var wire 1 `1 \BLOCO_MEM|RAM1|memRAM[35][4]~q\ $end
$var wire 1 a1 \BLOCO_MEM|RAM1|memRAM[39][4]~q\ $end
$var wire 1 b1 \BLOCO_MEM|RAM1|Mux27~6_combout\ $end
$var wire 1 c1 \BLOCO_MEM|RAM1|memRAM[48][4]~q\ $end
$var wire 1 d1 \BLOCO_MEM|RAM1|memRAM[52][4]~q\ $end
$var wire 1 e1 \BLOCO_MEM|RAM1|memRAM[50][4]~q\ $end
$var wire 1 f1 \BLOCO_MEM|RAM1|memRAM[54][4]~q\ $end
$var wire 1 g1 \BLOCO_MEM|RAM1|Mux27~7_combout\ $end
$var wire 1 h1 \BLOCO_MEM|RAM1|memRAM[49][4]~q\ $end
$var wire 1 i1 \BLOCO_MEM|RAM1|memRAM[53][4]~q\ $end
$var wire 1 j1 \BLOCO_MEM|RAM1|memRAM[51][4]~q\ $end
$var wire 1 k1 \BLOCO_MEM|RAM1|memRAM[55][4]~q\ $end
$var wire 1 l1 \BLOCO_MEM|RAM1|Mux27~8_combout\ $end
$var wire 1 m1 \BLOCO_MEM|RAM1|Mux27~9_combout\ $end
$var wire 1 n1 \BLOCO_MEM|RAM1|memRAM[8][4]~q\ $end
$var wire 1 o1 \BLOCO_MEM|RAM1|memRAM[12][4]~q\ $end
$var wire 1 p1 \BLOCO_MEM|RAM1|memRAM[24][4]~q\ $end
$var wire 1 q1 \BLOCO_MEM|RAM1|memRAM[28][4]~q\ $end
$var wire 1 r1 \BLOCO_MEM|RAM1|Mux27~10_combout\ $end
$var wire 1 s1 \BLOCO_MEM|RAM1|memRAM[9][4]~q\ $end
$var wire 1 t1 \BLOCO_MEM|RAM1|memRAM[13][4]~q\ $end
$var wire 1 u1 \BLOCO_MEM|RAM1|memRAM[25][4]~q\ $end
$var wire 1 v1 \BLOCO_MEM|RAM1|memRAM[29][4]~q\ $end
$var wire 1 w1 \BLOCO_MEM|RAM1|Mux27~11_combout\ $end
$var wire 1 x1 \BLOCO_MEM|RAM1|memRAM[10][4]~q\ $end
$var wire 1 y1 \BLOCO_MEM|RAM1|memRAM[14][4]~q\ $end
$var wire 1 z1 \BLOCO_MEM|RAM1|memRAM[26][4]~q\ $end
$var wire 1 {1 \BLOCO_MEM|RAM1|memRAM[30][4]~q\ $end
$var wire 1 |1 \BLOCO_MEM|RAM1|Mux27~12_combout\ $end
$var wire 1 }1 \BLOCO_MEM|RAM1|memRAM[11][4]~q\ $end
$var wire 1 ~1 \BLOCO_MEM|RAM1|memRAM[15][4]~q\ $end
$var wire 1 !2 \BLOCO_MEM|RAM1|memRAM[27][4]~q\ $end
$var wire 1 "2 \BLOCO_MEM|RAM1|memRAM[31][4]~q\ $end
$var wire 1 #2 \BLOCO_MEM|RAM1|Mux27~13_combout\ $end
$var wire 1 $2 \BLOCO_MEM|RAM1|Mux27~14_combout\ $end
$var wire 1 %2 \BLOCO_MEM|RAM1|memRAM[40][4]~q\ $end
$var wire 1 &2 \BLOCO_MEM|RAM1|memRAM[44][4]~q\ $end
$var wire 1 '2 \BLOCO_MEM|RAM1|memRAM[41][4]~q\ $end
$var wire 1 (2 \BLOCO_MEM|RAM1|memRAM[45][4]~q\ $end
$var wire 1 )2 \BLOCO_MEM|RAM1|Mux27~15_combout\ $end
$var wire 1 *2 \BLOCO_MEM|RAM1|memRAM[56][4]~q\ $end
$var wire 1 +2 \BLOCO_MEM|RAM1|memRAM[60][4]~q\ $end
$var wire 1 ,2 \BLOCO_MEM|RAM1|memRAM[57][4]~q\ $end
$var wire 1 -2 \BLOCO_MEM|RAM1|memRAM[61][4]~q\ $end
$var wire 1 .2 \BLOCO_MEM|RAM1|Mux27~16_combout\ $end
$var wire 1 /2 \BLOCO_MEM|RAM1|memRAM[42][4]~q\ $end
$var wire 1 02 \BLOCO_MEM|RAM1|memRAM[46][4]~q\ $end
$var wire 1 12 \BLOCO_MEM|RAM1|memRAM[43][4]~q\ $end
$var wire 1 22 \BLOCO_MEM|RAM1|memRAM[47][4]~q\ $end
$var wire 1 32 \BLOCO_MEM|RAM1|Mux27~17_combout\ $end
$var wire 1 42 \BLOCO_MEM|RAM1|memRAM[58][4]~q\ $end
$var wire 1 52 \BLOCO_MEM|RAM1|memRAM[62][4]~q\ $end
$var wire 1 62 \BLOCO_MEM|RAM1|memRAM[59][4]~q\ $end
$var wire 1 72 \BLOCO_MEM|RAM1|memRAM[63][4]~q\ $end
$var wire 1 82 \BLOCO_MEM|RAM1|Mux27~18_combout\ $end
$var wire 1 92 \BLOCO_MEM|RAM1|Mux27~19_combout\ $end
$var wire 1 :2 \BLOCO_MEM|RAM1|Mux27~20_combout\ $end
$var wire 1 ;2 \BLOCO_MEM|RAM1|Dado_out[4]~44_combout\ $end
$var wire 1 <2 \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[4]~12_combout\ $end
$var wire 1 =2 \BLOCO_ID|BANCO_REG|registrador[12][4]~q\ $end
$var wire 1 >2 \BLOCO_ID|BANCO_REG|saidaA[4]~44_combout\ $end
$var wire 1 ?2 \BLOCO_ID|BANCO_REG|saidaA[4]~45_combout\ $end
$var wire 1 @2 \BLOCO_ID|BANCO_REG|saidaA[4]~46_combout\ $end
$var wire 1 A2 \BLOCO_ID|BANCO_REG|saidaA[4]~47_combout\ $end
$var wire 1 B2 \BLOCO_ID|BANCO_REG|registrador[16][4]~q\ $end
$var wire 1 C2 \BLOCO_ID|BANCO_REG|registrador[20][4]~q\ $end
$var wire 1 D2 \BLOCO_ID|BANCO_REG|registrador[24][4]~q\ $end
$var wire 1 E2 \BLOCO_ID|BANCO_REG|registrador[28][4]~q\ $end
$var wire 1 F2 \BLOCO_ID|BANCO_REG|saidaA[4]~48_combout\ $end
$var wire 1 G2 \BLOCO_ID|BANCO_REG|registrador[17][4]~q\ $end
$var wire 1 H2 \BLOCO_ID|BANCO_REG|registrador[21][4]~q\ $end
$var wire 1 I2 \BLOCO_ID|BANCO_REG|registrador[25][4]~q\ $end
$var wire 1 J2 \BLOCO_ID|BANCO_REG|registrador[29][4]~q\ $end
$var wire 1 K2 \BLOCO_ID|BANCO_REG|saidaA[4]~49_combout\ $end
$var wire 1 L2 \BLOCO_ID|BANCO_REG|registrador[18][4]~q\ $end
$var wire 1 M2 \BLOCO_ID|BANCO_REG|registrador[22][4]~q\ $end
$var wire 1 N2 \BLOCO_ID|BANCO_REG|registrador[26][4]~q\ $end
$var wire 1 O2 \BLOCO_ID|BANCO_REG|registrador[30][4]~q\ $end
$var wire 1 P2 \BLOCO_ID|BANCO_REG|saidaA[4]~50_combout\ $end
$var wire 1 Q2 \BLOCO_ID|BANCO_REG|registrador[19][4]~q\ $end
$var wire 1 R2 \BLOCO_ID|BANCO_REG|registrador[23][4]~q\ $end
$var wire 1 S2 \BLOCO_ID|BANCO_REG|registrador[27][4]~q\ $end
$var wire 1 T2 \BLOCO_ID|BANCO_REG|registrador[31][4]~q\ $end
$var wire 1 U2 \BLOCO_ID|BANCO_REG|saidaA[4]~51_combout\ $end
$var wire 1 V2 \BLOCO_ID|BANCO_REG|saidaA[4]~52_combout\ $end
$var wire 1 W2 \BLOCO_ID|BANCO_REG|saidaA[4]~53_combout\ $end
$var wire 1 X2 \BLOCO_ID|BANCO_REG|saidaA[4]~54_combout\ $end
$var wire 1 Y2 \BLOCO_EX|ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ $end
$var wire 1 Z2 \BLOCO_MEM|RAM1|Decoder0~6_combout\ $end
$var wire 1 [2 \BLOCO_MEM|RAM1|Decoder0~7_combout\ $end
$var wire 1 \2 \BLOCO_MEM|RAM1|memRAM[8][3]~q\ $end
$var wire 1 ]2 \BLOCO_MEM|RAM1|memRAM[2][3]~q\ $end
$var wire 1 ^2 \BLOCO_MEM|RAM1|memRAM[10][3]~q\ $end
$var wire 1 _2 \BLOCO_MEM|RAM1|Mux28~0_combout\ $end
$var wire 1 `2 \BLOCO_MEM|RAM1|memRAM[1][3]~q\ $end
$var wire 1 a2 \BLOCO_MEM|RAM1|memRAM[9][3]~q\ $end
$var wire 1 b2 \BLOCO_MEM|RAM1|memRAM[3][3]~q\ $end
$var wire 1 c2 \BLOCO_MEM|RAM1|memRAM[11][3]~q\ $end
$var wire 1 d2 \BLOCO_MEM|RAM1|Mux28~1_combout\ $end
$var wire 1 e2 \BLOCO_MEM|RAM1|memRAM[16][3]~q\ $end
$var wire 1 f2 \BLOCO_MEM|RAM1|memRAM[24][3]~q\ $end
$var wire 1 g2 \BLOCO_MEM|RAM1|memRAM[18][3]~q\ $end
$var wire 1 h2 \BLOCO_MEM|RAM1|memRAM[26][3]~q\ $end
$var wire 1 i2 \BLOCO_MEM|RAM1|Mux28~2_combout\ $end
$var wire 1 j2 \BLOCO_MEM|RAM1|memRAM[17][3]~q\ $end
$var wire 1 k2 \BLOCO_MEM|RAM1|memRAM[25][3]~q\ $end
$var wire 1 l2 \BLOCO_MEM|RAM1|memRAM[19][3]~q\ $end
$var wire 1 m2 \BLOCO_MEM|RAM1|memRAM[27][3]~q\ $end
$var wire 1 n2 \BLOCO_MEM|RAM1|Mux28~3_combout\ $end
$var wire 1 o2 \BLOCO_MEM|RAM1|Mux28~4_combout\ $end
$var wire 1 p2 \BLOCO_MEM|RAM1|memRAM[32][3]~q\ $end
$var wire 1 q2 \BLOCO_MEM|RAM1|memRAM[34][3]~q\ $end
$var wire 1 r2 \BLOCO_MEM|RAM1|memRAM[48][3]~q\ $end
$var wire 1 s2 \BLOCO_MEM|RAM1|memRAM[50][3]~q\ $end
$var wire 1 t2 \BLOCO_MEM|RAM1|Mux28~5_combout\ $end
$var wire 1 u2 \BLOCO_MEM|RAM1|memRAM[40][3]~q\ $end
$var wire 1 v2 \BLOCO_MEM|RAM1|memRAM[42][3]~q\ $end
$var wire 1 w2 \BLOCO_MEM|RAM1|memRAM[56][3]~q\ $end
$var wire 1 x2 \BLOCO_MEM|RAM1|memRAM[58][3]~q\ $end
$var wire 1 y2 \BLOCO_MEM|RAM1|Mux28~6_combout\ $end
$var wire 1 z2 \BLOCO_MEM|RAM1|memRAM[33][3]~q\ $end
$var wire 1 {2 \BLOCO_MEM|RAM1|memRAM[35][3]~q\ $end
$var wire 1 |2 \BLOCO_MEM|RAM1|memRAM[49][3]~q\ $end
$var wire 1 }2 \BLOCO_MEM|RAM1|memRAM[51][3]~q\ $end
$var wire 1 ~2 \BLOCO_MEM|RAM1|Mux28~7_combout\ $end
$var wire 1 !3 \BLOCO_MEM|RAM1|memRAM[41][3]~q\ $end
$var wire 1 "3 \BLOCO_MEM|RAM1|memRAM[43][3]~q\ $end
$var wire 1 #3 \BLOCO_MEM|RAM1|memRAM[57][3]~q\ $end
$var wire 1 $3 \BLOCO_MEM|RAM1|memRAM[59][3]~q\ $end
$var wire 1 %3 \BLOCO_MEM|RAM1|Mux28~8_combout\ $end
$var wire 1 &3 \BLOCO_MEM|RAM1|Mux28~9_combout\ $end
$var wire 1 '3 \BLOCO_MEM|RAM1|memRAM[4][3]~q\ $end
$var wire 1 (3 \BLOCO_MEM|RAM1|memRAM[5][3]~q\ $end
$var wire 1 )3 \BLOCO_MEM|RAM1|memRAM[6][3]~q\ $end
$var wire 1 *3 \BLOCO_MEM|RAM1|memRAM[7][3]~q\ $end
$var wire 1 +3 \BLOCO_MEM|RAM1|Mux28~10_combout\ $end
$var wire 1 ,3 \BLOCO_MEM|RAM1|memRAM[12][3]~q\ $end
$var wire 1 -3 \BLOCO_MEM|RAM1|memRAM[13][3]~q\ $end
$var wire 1 .3 \BLOCO_MEM|RAM1|memRAM[14][3]~q\ $end
$var wire 1 /3 \BLOCO_MEM|RAM1|memRAM[15][3]~q\ $end
$var wire 1 03 \BLOCO_MEM|RAM1|Mux28~11_combout\ $end
$var wire 1 13 \BLOCO_MEM|RAM1|memRAM[20][3]~q\ $end
$var wire 1 23 \BLOCO_MEM|RAM1|memRAM[21][3]~q\ $end
$var wire 1 33 \BLOCO_MEM|RAM1|memRAM[22][3]~q\ $end
$var wire 1 43 \BLOCO_MEM|RAM1|memRAM[23][3]~q\ $end
$var wire 1 53 \BLOCO_MEM|RAM1|Mux28~12_combout\ $end
$var wire 1 63 \BLOCO_MEM|RAM1|memRAM[28][3]~q\ $end
$var wire 1 73 \BLOCO_MEM|RAM1|memRAM[29][3]~q\ $end
$var wire 1 83 \BLOCO_MEM|RAM1|memRAM[30][3]~q\ $end
$var wire 1 93 \BLOCO_MEM|RAM1|memRAM[31][3]~q\ $end
$var wire 1 :3 \BLOCO_MEM|RAM1|Mux28~13_combout\ $end
$var wire 1 ;3 \BLOCO_MEM|RAM1|Mux28~14_combout\ $end
$var wire 1 <3 \BLOCO_MEM|RAM1|memRAM[36][3]~q\ $end
$var wire 1 =3 \BLOCO_MEM|RAM1|memRAM[44][3]~q\ $end
$var wire 1 >3 \BLOCO_MEM|RAM1|memRAM[38][3]~q\ $end
$var wire 1 ?3 \BLOCO_MEM|RAM1|memRAM[46][3]~q\ $end
$var wire 1 @3 \BLOCO_MEM|RAM1|Mux28~15_combout\ $end
$var wire 1 A3 \BLOCO_MEM|RAM1|memRAM[37][3]~q\ $end
$var wire 1 B3 \BLOCO_MEM|RAM1|memRAM[45][3]~q\ $end
$var wire 1 C3 \BLOCO_MEM|RAM1|memRAM[39][3]~q\ $end
$var wire 1 D3 \BLOCO_MEM|RAM1|memRAM[47][3]~q\ $end
$var wire 1 E3 \BLOCO_MEM|RAM1|Mux28~16_combout\ $end
$var wire 1 F3 \BLOCO_MEM|RAM1|memRAM[52][3]~q\ $end
$var wire 1 G3 \BLOCO_MEM|RAM1|memRAM[60][3]~q\ $end
$var wire 1 H3 \BLOCO_MEM|RAM1|memRAM[54][3]~q\ $end
$var wire 1 I3 \BLOCO_MEM|RAM1|memRAM[62][3]~q\ $end
$var wire 1 J3 \BLOCO_MEM|RAM1|Mux28~17_combout\ $end
$var wire 1 K3 \BLOCO_MEM|RAM1|memRAM[53][3]~q\ $end
$var wire 1 L3 \BLOCO_MEM|RAM1|memRAM[61][3]~q\ $end
$var wire 1 M3 \BLOCO_MEM|RAM1|memRAM[55][3]~q\ $end
$var wire 1 N3 \BLOCO_MEM|RAM1|memRAM[63][3]~q\ $end
$var wire 1 O3 \BLOCO_MEM|RAM1|Mux28~18_combout\ $end
$var wire 1 P3 \BLOCO_MEM|RAM1|Mux28~19_combout\ $end
$var wire 1 Q3 \BLOCO_MEM|RAM1|Mux28~20_combout\ $end
$var wire 1 R3 \BLOCO_MEM|RAM1|Dado_out[3]~41_combout\ $end
$var wire 1 S3 \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[3]~9_combout\ $end
$var wire 1 T3 \BLOCO_ID|BANCO_REG|registrador[12][3]~11_combout\ $end
$var wire 1 U3 \BLOCO_ID|BANCO_REG|registrador[12][3]~q\ $end
$var wire 1 V3 \BLOCO_ID|BANCO_REG|saidaA[3]~33_combout\ $end
$var wire 1 W3 \BLOCO_ID|BANCO_REG|saidaA[3]~34_combout\ $end
$var wire 1 X3 \BLOCO_ID|BANCO_REG|saidaA[3]~35_combout\ $end
$var wire 1 Y3 \BLOCO_ID|BANCO_REG|saidaA[3]~36_combout\ $end
$var wire 1 Z3 \BLOCO_ID|BANCO_REG|registrador[16][3]~q\ $end
$var wire 1 [3 \BLOCO_ID|BANCO_REG|registrador[20][3]~q\ $end
$var wire 1 \3 \BLOCO_ID|BANCO_REG|registrador[24][3]~q\ $end
$var wire 1 ]3 \BLOCO_ID|BANCO_REG|registrador[28][3]~q\ $end
$var wire 1 ^3 \BLOCO_ID|BANCO_REG|saidaA[3]~37_combout\ $end
$var wire 1 _3 \BLOCO_ID|BANCO_REG|registrador[17][3]~q\ $end
$var wire 1 `3 \BLOCO_ID|BANCO_REG|registrador[21][3]~q\ $end
$var wire 1 a3 \BLOCO_ID|BANCO_REG|registrador[25][3]~q\ $end
$var wire 1 b3 \BLOCO_ID|BANCO_REG|registrador[29][3]~q\ $end
$var wire 1 c3 \BLOCO_ID|BANCO_REG|saidaA[3]~38_combout\ $end
$var wire 1 d3 \BLOCO_ID|BANCO_REG|registrador[18][3]~q\ $end
$var wire 1 e3 \BLOCO_ID|BANCO_REG|registrador[22][3]~q\ $end
$var wire 1 f3 \BLOCO_ID|BANCO_REG|registrador[26][3]~q\ $end
$var wire 1 g3 \BLOCO_ID|BANCO_REG|registrador[30][3]~q\ $end
$var wire 1 h3 \BLOCO_ID|BANCO_REG|saidaA[3]~39_combout\ $end
$var wire 1 i3 \BLOCO_ID|BANCO_REG|registrador[19][3]~q\ $end
$var wire 1 j3 \BLOCO_ID|BANCO_REG|registrador[23][3]~q\ $end
$var wire 1 k3 \BLOCO_ID|BANCO_REG|registrador[27][3]~q\ $end
$var wire 1 l3 \BLOCO_ID|BANCO_REG|registrador[31][3]~q\ $end
$var wire 1 m3 \BLOCO_ID|BANCO_REG|saidaA[3]~40_combout\ $end
$var wire 1 n3 \BLOCO_ID|BANCO_REG|saidaA[3]~41_combout\ $end
$var wire 1 o3 \BLOCO_ID|BANCO_REG|saidaA[3]~42_combout\ $end
$var wire 1 p3 \BLOCO_ID|BANCO_REG|saidaA[3]~43_combout\ $end
$var wire 1 q3 \BLOCO_EX|ULA1|ULA4|InverterOuNao|saida_MUX[0]~0_combout\ $end
$var wire 1 r3 \BLOCO_EX|ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ $end
$var wire 1 s3 \BLOCO_MEM|RAM1|Decoder0~24_combout\ $end
$var wire 1 t3 \BLOCO_MEM|RAM1|Decoder0~25_combout\ $end
$var wire 1 u3 \BLOCO_MEM|RAM1|memRAM[1][2]~q\ $end
$var wire 1 v3 \BLOCO_MEM|RAM1|memRAM[16][2]~q\ $end
$var wire 1 w3 \BLOCO_MEM|RAM1|memRAM[17][2]~q\ $end
$var wire 1 x3 \BLOCO_MEM|RAM1|Mux29~0_combout\ $end
$var wire 1 y3 \BLOCO_MEM|RAM1|memRAM[8][2]~q\ $end
$var wire 1 z3 \BLOCO_MEM|RAM1|memRAM[9][2]~q\ $end
$var wire 1 {3 \BLOCO_MEM|RAM1|memRAM[24][2]~q\ $end
$var wire 1 |3 \BLOCO_MEM|RAM1|memRAM[25][2]~q\ $end
$var wire 1 }3 \BLOCO_MEM|RAM1|Mux29~1_combout\ $end
$var wire 1 ~3 \BLOCO_MEM|RAM1|memRAM[4][2]~q\ $end
$var wire 1 !4 \BLOCO_MEM|RAM1|memRAM[5][2]~q\ $end
$var wire 1 "4 \BLOCO_MEM|RAM1|memRAM[20][2]~q\ $end
$var wire 1 #4 \BLOCO_MEM|RAM1|memRAM[21][2]~q\ $end
$var wire 1 $4 \BLOCO_MEM|RAM1|Mux29~2_combout\ $end
$var wire 1 %4 \BLOCO_MEM|RAM1|memRAM[12][2]~q\ $end
$var wire 1 &4 \BLOCO_MEM|RAM1|memRAM[13][2]~q\ $end
$var wire 1 '4 \BLOCO_MEM|RAM1|memRAM[28][2]~q\ $end
$var wire 1 (4 \BLOCO_MEM|RAM1|memRAM[29][2]~q\ $end
$var wire 1 )4 \BLOCO_MEM|RAM1|Mux29~3_combout\ $end
$var wire 1 *4 \BLOCO_MEM|RAM1|Mux29~4_combout\ $end
$var wire 1 +4 \BLOCO_MEM|RAM1|memRAM[32][2]~q\ $end
$var wire 1 ,4 \BLOCO_MEM|RAM1|memRAM[40][2]~q\ $end
$var wire 1 -4 \BLOCO_MEM|RAM1|memRAM[33][2]~q\ $end
$var wire 1 .4 \BLOCO_MEM|RAM1|memRAM[41][2]~q\ $end
$var wire 1 /4 \BLOCO_MEM|RAM1|Mux29~5_combout\ $end
$var wire 1 04 \BLOCO_MEM|RAM1|memRAM[36][2]~q\ $end
$var wire 1 14 \BLOCO_MEM|RAM1|memRAM[44][2]~q\ $end
$var wire 1 24 \BLOCO_MEM|RAM1|memRAM[37][2]~q\ $end
$var wire 1 34 \BLOCO_MEM|RAM1|memRAM[45][2]~q\ $end
$var wire 1 44 \BLOCO_MEM|RAM1|Mux29~6_combout\ $end
$var wire 1 54 \BLOCO_MEM|RAM1|memRAM[48][2]~q\ $end
$var wire 1 64 \BLOCO_MEM|RAM1|memRAM[56][2]~q\ $end
$var wire 1 74 \BLOCO_MEM|RAM1|memRAM[49][2]~q\ $end
$var wire 1 84 \BLOCO_MEM|RAM1|memRAM[57][2]~q\ $end
$var wire 1 94 \BLOCO_MEM|RAM1|Mux29~7_combout\ $end
$var wire 1 :4 \BLOCO_MEM|RAM1|memRAM[52][2]~q\ $end
$var wire 1 ;4 \BLOCO_MEM|RAM1|memRAM[60][2]~q\ $end
$var wire 1 <4 \BLOCO_MEM|RAM1|memRAM[53][2]~q\ $end
$var wire 1 =4 \BLOCO_MEM|RAM1|memRAM[61][2]~q\ $end
$var wire 1 >4 \BLOCO_MEM|RAM1|Mux29~8_combout\ $end
$var wire 1 ?4 \BLOCO_MEM|RAM1|Mux29~9_combout\ $end
$var wire 1 @4 \BLOCO_MEM|RAM1|memRAM[2][2]~q\ $end
$var wire 1 A4 \BLOCO_MEM|RAM1|memRAM[6][2]~q\ $end
$var wire 1 B4 \BLOCO_MEM|RAM1|memRAM[3][2]~q\ $end
$var wire 1 C4 \BLOCO_MEM|RAM1|memRAM[7][2]~q\ $end
$var wire 1 D4 \BLOCO_MEM|RAM1|Mux29~10_combout\ $end
$var wire 1 E4 \BLOCO_MEM|RAM1|memRAM[10][2]~q\ $end
$var wire 1 F4 \BLOCO_MEM|RAM1|memRAM[14][2]~q\ $end
$var wire 1 G4 \BLOCO_MEM|RAM1|memRAM[11][2]~q\ $end
$var wire 1 H4 \BLOCO_MEM|RAM1|memRAM[15][2]~q\ $end
$var wire 1 I4 \BLOCO_MEM|RAM1|Mux29~11_combout\ $end
$var wire 1 J4 \BLOCO_MEM|RAM1|memRAM[18][2]~q\ $end
$var wire 1 K4 \BLOCO_MEM|RAM1|memRAM[22][2]~q\ $end
$var wire 1 L4 \BLOCO_MEM|RAM1|memRAM[19][2]~q\ $end
$var wire 1 M4 \BLOCO_MEM|RAM1|memRAM[23][2]~q\ $end
$var wire 1 N4 \BLOCO_MEM|RAM1|Mux29~12_combout\ $end
$var wire 1 O4 \BLOCO_MEM|RAM1|memRAM[26][2]~q\ $end
$var wire 1 P4 \BLOCO_MEM|RAM1|memRAM[30][2]~q\ $end
$var wire 1 Q4 \BLOCO_MEM|RAM1|memRAM[27][2]~q\ $end
$var wire 1 R4 \BLOCO_MEM|RAM1|memRAM[31][2]~q\ $end
$var wire 1 S4 \BLOCO_MEM|RAM1|Mux29~13_combout\ $end
$var wire 1 T4 \BLOCO_MEM|RAM1|Mux29~14_combout\ $end
$var wire 1 U4 \BLOCO_MEM|RAM1|memRAM[34][2]~q\ $end
$var wire 1 V4 \BLOCO_MEM|RAM1|memRAM[35][2]~q\ $end
$var wire 1 W4 \BLOCO_MEM|RAM1|memRAM[50][2]~q\ $end
$var wire 1 X4 \BLOCO_MEM|RAM1|memRAM[51][2]~q\ $end
$var wire 1 Y4 \BLOCO_MEM|RAM1|Mux29~15_combout\ $end
$var wire 1 Z4 \BLOCO_MEM|RAM1|memRAM[42][2]~q\ $end
$var wire 1 [4 \BLOCO_MEM|RAM1|memRAM[43][2]~q\ $end
$var wire 1 \4 \BLOCO_MEM|RAM1|memRAM[58][2]~q\ $end
$var wire 1 ]4 \BLOCO_MEM|RAM1|memRAM[59][2]~q\ $end
$var wire 1 ^4 \BLOCO_MEM|RAM1|Mux29~16_combout\ $end
$var wire 1 _4 \BLOCO_MEM|RAM1|memRAM[38][2]~q\ $end
$var wire 1 `4 \BLOCO_MEM|RAM1|memRAM[39][2]~q\ $end
$var wire 1 a4 \BLOCO_MEM|RAM1|memRAM[54][2]~q\ $end
$var wire 1 b4 \BLOCO_MEM|RAM1|memRAM[55][2]~q\ $end
$var wire 1 c4 \BLOCO_MEM|RAM1|Mux29~17_combout\ $end
$var wire 1 d4 \BLOCO_MEM|RAM1|memRAM[46][2]~q\ $end
$var wire 1 e4 \BLOCO_MEM|RAM1|memRAM[47][2]~q\ $end
$var wire 1 f4 \BLOCO_MEM|RAM1|memRAM[62][2]~q\ $end
$var wire 1 g4 \BLOCO_MEM|RAM1|memRAM[63][2]~q\ $end
$var wire 1 h4 \BLOCO_MEM|RAM1|Mux29~18_combout\ $end
$var wire 1 i4 \BLOCO_MEM|RAM1|Mux29~19_combout\ $end
$var wire 1 j4 \BLOCO_MEM|RAM1|Mux29~20_combout\ $end
$var wire 1 k4 \BLOCO_MEM|RAM1|Dado_out[2]~43_combout\ $end
$var wire 1 l4 \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[2]~11_combout\ $end
$var wire 1 m4 \BLOCO_ID|BANCO_REG|registrador[12][2]~7_combout\ $end
$var wire 1 n4 \BLOCO_ID|BANCO_REG|registrador[12][2]~q\ $end
$var wire 1 o4 \BLOCO_ID|BANCO_REG|saidaA[2]~22_combout\ $end
$var wire 1 p4 \BLOCO_ID|BANCO_REG|saidaA[2]~23_combout\ $end
$var wire 1 q4 \BLOCO_ID|BANCO_REG|saidaA[2]~24_combout\ $end
$var wire 1 r4 \BLOCO_ID|BANCO_REG|saidaA[2]~25_combout\ $end
$var wire 1 s4 \BLOCO_ID|BANCO_REG|registrador[16][2]~q\ $end
$var wire 1 t4 \BLOCO_ID|BANCO_REG|registrador[20][2]~q\ $end
$var wire 1 u4 \BLOCO_ID|BANCO_REG|registrador[24][2]~q\ $end
$var wire 1 v4 \BLOCO_ID|BANCO_REG|registrador[28][2]~q\ $end
$var wire 1 w4 \BLOCO_ID|BANCO_REG|saidaA[2]~26_combout\ $end
$var wire 1 x4 \BLOCO_ID|BANCO_REG|registrador[17][2]~q\ $end
$var wire 1 y4 \BLOCO_ID|BANCO_REG|registrador[21][2]~q\ $end
$var wire 1 z4 \BLOCO_ID|BANCO_REG|registrador[25][2]~q\ $end
$var wire 1 {4 \BLOCO_ID|BANCO_REG|registrador[29][2]~q\ $end
$var wire 1 |4 \BLOCO_ID|BANCO_REG|saidaA[2]~27_combout\ $end
$var wire 1 }4 \BLOCO_ID|BANCO_REG|registrador[18][2]~q\ $end
$var wire 1 ~4 \BLOCO_ID|BANCO_REG|registrador[22][2]~q\ $end
$var wire 1 !5 \BLOCO_ID|BANCO_REG|registrador[26][2]~q\ $end
$var wire 1 "5 \BLOCO_ID|BANCO_REG|registrador[30][2]~q\ $end
$var wire 1 #5 \BLOCO_ID|BANCO_REG|saidaA[2]~28_combout\ $end
$var wire 1 $5 \BLOCO_ID|BANCO_REG|registrador[19][2]~q\ $end
$var wire 1 %5 \BLOCO_ID|BANCO_REG|registrador[23][2]~q\ $end
$var wire 1 &5 \BLOCO_ID|BANCO_REG|registrador[27][2]~q\ $end
$var wire 1 '5 \BLOCO_ID|BANCO_REG|registrador[31][2]~q\ $end
$var wire 1 (5 \BLOCO_ID|BANCO_REG|saidaA[2]~29_combout\ $end
$var wire 1 )5 \BLOCO_ID|BANCO_REG|saidaA[2]~30_combout\ $end
$var wire 1 *5 \BLOCO_ID|BANCO_REG|saidaA[2]~31_combout\ $end
$var wire 1 +5 \BLOCO_ID|BANCO_REG|saidaA[2]~32_combout\ $end
$var wire 1 ,5 \BLOCO_EX|ULA1|ULA3|MuxOperacao|MUX_OUT[0]~0_combout\ $end
$var wire 1 -5 \BLOCO_MEM|RAM1|Decoder0~3_combout\ $end
$var wire 1 .5 \BLOCO_MEM|RAM1|Decoder0~4_combout\ $end
$var wire 1 /5 \BLOCO_MEM|RAM1|memRAM[16][1]~q\ $end
$var wire 1 05 \BLOCO_MEM|RAM1|memRAM[2][1]~q\ $end
$var wire 1 15 \BLOCO_MEM|RAM1|memRAM[18][1]~q\ $end
$var wire 1 25 \BLOCO_MEM|RAM1|Mux30~0_combout\ $end
$var wire 1 35 \BLOCO_MEM|RAM1|memRAM[8][1]~q\ $end
$var wire 1 45 \BLOCO_MEM|RAM1|memRAM[24][1]~q\ $end
$var wire 1 55 \BLOCO_MEM|RAM1|memRAM[10][1]~q\ $end
$var wire 1 65 \BLOCO_MEM|RAM1|memRAM[26][1]~q\ $end
$var wire 1 75 \BLOCO_MEM|RAM1|Mux30~1_combout\ $end
$var wire 1 85 \BLOCO_MEM|RAM1|memRAM[4][1]~q\ $end
$var wire 1 95 \BLOCO_MEM|RAM1|memRAM[20][1]~q\ $end
$var wire 1 :5 \BLOCO_MEM|RAM1|memRAM[6][1]~q\ $end
$var wire 1 ;5 \BLOCO_MEM|RAM1|memRAM[22][1]~q\ $end
$var wire 1 <5 \BLOCO_MEM|RAM1|Mux30~2_combout\ $end
$var wire 1 =5 \BLOCO_MEM|RAM1|memRAM[12][1]~q\ $end
$var wire 1 >5 \BLOCO_MEM|RAM1|memRAM[28][1]~q\ $end
$var wire 1 ?5 \BLOCO_MEM|RAM1|memRAM[14][1]~q\ $end
$var wire 1 @5 \BLOCO_MEM|RAM1|memRAM[30][1]~q\ $end
$var wire 1 A5 \BLOCO_MEM|RAM1|Mux30~3_combout\ $end
$var wire 1 B5 \BLOCO_MEM|RAM1|Mux30~4_combout\ $end
$var wire 1 C5 \BLOCO_MEM|RAM1|memRAM[32][1]~q\ $end
$var wire 1 D5 \BLOCO_MEM|RAM1|memRAM[40][1]~q\ $end
$var wire 1 E5 \BLOCO_MEM|RAM1|memRAM[48][1]~q\ $end
$var wire 1 F5 \BLOCO_MEM|RAM1|memRAM[56][1]~q\ $end
$var wire 1 G5 \BLOCO_MEM|RAM1|Mux30~5_combout\ $end
$var wire 1 H5 \BLOCO_MEM|RAM1|memRAM[36][1]~q\ $end
$var wire 1 I5 \BLOCO_MEM|RAM1|memRAM[44][1]~q\ $end
$var wire 1 J5 \BLOCO_MEM|RAM1|memRAM[52][1]~q\ $end
$var wire 1 K5 \BLOCO_MEM|RAM1|memRAM[60][1]~q\ $end
$var wire 1 L5 \BLOCO_MEM|RAM1|Mux30~6_combout\ $end
$var wire 1 M5 \BLOCO_MEM|RAM1|memRAM[34][1]~q\ $end
$var wire 1 N5 \BLOCO_MEM|RAM1|memRAM[42][1]~q\ $end
$var wire 1 O5 \BLOCO_MEM|RAM1|memRAM[50][1]~q\ $end
$var wire 1 P5 \BLOCO_MEM|RAM1|memRAM[58][1]~q\ $end
$var wire 1 Q5 \BLOCO_MEM|RAM1|Mux30~7_combout\ $end
$var wire 1 R5 \BLOCO_MEM|RAM1|memRAM[38][1]~q\ $end
$var wire 1 S5 \BLOCO_MEM|RAM1|memRAM[46][1]~q\ $end
$var wire 1 T5 \BLOCO_MEM|RAM1|memRAM[54][1]~q\ $end
$var wire 1 U5 \BLOCO_MEM|RAM1|memRAM[62][1]~q\ $end
$var wire 1 V5 \BLOCO_MEM|RAM1|Mux30~8_combout\ $end
$var wire 1 W5 \BLOCO_MEM|RAM1|Mux30~9_combout\ $end
$var wire 1 X5 \BLOCO_MEM|RAM1|memRAM[1][1]~q\ $end
$var wire 1 Y5 \BLOCO_MEM|RAM1|memRAM[5][1]~q\ $end
$var wire 1 Z5 \BLOCO_MEM|RAM1|memRAM[17][1]~q\ $end
$var wire 1 [5 \BLOCO_MEM|RAM1|memRAM[21][1]~q\ $end
$var wire 1 \5 \BLOCO_MEM|RAM1|Mux30~10_combout\ $end
$var wire 1 ]5 \BLOCO_MEM|RAM1|memRAM[9][1]~q\ $end
$var wire 1 ^5 \BLOCO_MEM|RAM1|memRAM[13][1]~q\ $end
$var wire 1 _5 \BLOCO_MEM|RAM1|memRAM[25][1]~q\ $end
$var wire 1 `5 \BLOCO_MEM|RAM1|memRAM[29][1]~q\ $end
$var wire 1 a5 \BLOCO_MEM|RAM1|Mux30~11_combout\ $end
$var wire 1 b5 \BLOCO_MEM|RAM1|memRAM[3][1]~q\ $end
$var wire 1 c5 \BLOCO_MEM|RAM1|memRAM[7][1]~q\ $end
$var wire 1 d5 \BLOCO_MEM|RAM1|memRAM[19][1]~q\ $end
$var wire 1 e5 \BLOCO_MEM|RAM1|memRAM[23][1]~q\ $end
$var wire 1 f5 \BLOCO_MEM|RAM1|Mux30~12_combout\ $end
$var wire 1 g5 \BLOCO_MEM|RAM1|memRAM[11][1]~q\ $end
$var wire 1 h5 \BLOCO_MEM|RAM1|memRAM[15][1]~q\ $end
$var wire 1 i5 \BLOCO_MEM|RAM1|memRAM[27][1]~q\ $end
$var wire 1 j5 \BLOCO_MEM|RAM1|memRAM[31][1]~q\ $end
$var wire 1 k5 \BLOCO_MEM|RAM1|Mux30~13_combout\ $end
$var wire 1 l5 \BLOCO_MEM|RAM1|Mux30~14_combout\ $end
$var wire 1 m5 \BLOCO_MEM|RAM1|memRAM[33][1]~q\ $end
$var wire 1 n5 \BLOCO_MEM|RAM1|memRAM[49][1]~q\ $end
$var wire 1 o5 \BLOCO_MEM|RAM1|memRAM[35][1]~q\ $end
$var wire 1 p5 \BLOCO_MEM|RAM1|memRAM[51][1]~q\ $end
$var wire 1 q5 \BLOCO_MEM|RAM1|Mux30~15_combout\ $end
$var wire 1 r5 \BLOCO_MEM|RAM1|memRAM[41][1]~q\ $end
$var wire 1 s5 \BLOCO_MEM|RAM1|memRAM[57][1]~q\ $end
$var wire 1 t5 \BLOCO_MEM|RAM1|memRAM[43][1]~q\ $end
$var wire 1 u5 \BLOCO_MEM|RAM1|memRAM[59][1]~q\ $end
$var wire 1 v5 \BLOCO_MEM|RAM1|Mux30~16_combout\ $end
$var wire 1 w5 \BLOCO_MEM|RAM1|memRAM[37][1]~q\ $end
$var wire 1 x5 \BLOCO_MEM|RAM1|memRAM[53][1]~q\ $end
$var wire 1 y5 \BLOCO_MEM|RAM1|memRAM[39][1]~q\ $end
$var wire 1 z5 \BLOCO_MEM|RAM1|memRAM[55][1]~q\ $end
$var wire 1 {5 \BLOCO_MEM|RAM1|Mux30~17_combout\ $end
$var wire 1 |5 \BLOCO_MEM|RAM1|memRAM[45][1]~q\ $end
$var wire 1 }5 \BLOCO_MEM|RAM1|memRAM[61][1]~q\ $end
$var wire 1 ~5 \BLOCO_MEM|RAM1|memRAM[47][1]~q\ $end
$var wire 1 !6 \BLOCO_MEM|RAM1|memRAM[63][1]~q\ $end
$var wire 1 "6 \BLOCO_MEM|RAM1|Mux30~18_combout\ $end
$var wire 1 #6 \BLOCO_MEM|RAM1|Mux30~19_combout\ $end
$var wire 1 $6 \BLOCO_MEM|RAM1|Mux30~20_combout\ $end
$var wire 1 %6 \BLOCO_MEM|RAM1|Dado_out[1]~42_combout\ $end
$var wire 1 &6 \BLOCO_EX|ULA1|ULA2|MuxOperacao|MUX_OUT[0]~0_combout\ $end
$var wire 1 '6 \BLOCO_ID|BANCO_REG|registrador[16][1]~q\ $end
$var wire 1 (6 \BLOCO_ID|BANCO_REG|registrador[20][1]~q\ $end
$var wire 1 )6 \BLOCO_ID|BANCO_REG|registrador[24][1]~q\ $end
$var wire 1 *6 \BLOCO_ID|BANCO_REG|registrador[28][1]~q\ $end
$var wire 1 +6 \BLOCO_ID|BANCO_REG|saidaA[1]~16_combout\ $end
$var wire 1 ,6 \BLOCO_ID|BANCO_REG|registrador[17][1]~q\ $end
$var wire 1 -6 \BLOCO_ID|BANCO_REG|registrador[21][1]~q\ $end
$var wire 1 .6 \BLOCO_ID|BANCO_REG|registrador[25][1]~q\ $end
$var wire 1 /6 \BLOCO_ID|BANCO_REG|registrador[29][1]~q\ $end
$var wire 1 06 \BLOCO_ID|BANCO_REG|saidaA[1]~17_combout\ $end
$var wire 1 16 \BLOCO_ID|BANCO_REG|registrador[18][1]~q\ $end
$var wire 1 26 \BLOCO_ID|BANCO_REG|registrador[22][1]~q\ $end
$var wire 1 36 \BLOCO_ID|BANCO_REG|registrador[26][1]~q\ $end
$var wire 1 46 \BLOCO_ID|BANCO_REG|registrador[30][1]~q\ $end
$var wire 1 56 \BLOCO_ID|BANCO_REG|saidaA[1]~18_combout\ $end
$var wire 1 66 \BLOCO_ID|BANCO_REG|registrador[19][1]~q\ $end
$var wire 1 76 \BLOCO_ID|BANCO_REG|registrador[23][1]~q\ $end
$var wire 1 86 \BLOCO_ID|BANCO_REG|registrador[27][1]~q\ $end
$var wire 1 96 \BLOCO_ID|BANCO_REG|registrador[31][1]~q\ $end
$var wire 1 :6 \BLOCO_ID|BANCO_REG|saidaA[1]~19_combout\ $end
$var wire 1 ;6 \BLOCO_ID|BANCO_REG|saidaA[1]~20_combout\ $end
$var wire 1 <6 \BLOCO_ID|BANCO_REG|saidaA[1]~355_combout\ $end
$var wire 1 =6 \BLOCO_ID|decoderInstru1|OUTPUT~7_combout\ $end
$var wire 1 >6 \BLOCO_ID|decoderInstru1|OUTPUT[13]~11_combout\ $end
$var wire 1 ?6 \BLOCO_ID|decoderInstru1|OUTPUT[13]~12_combout\ $end
$var wire 1 @6 \BLOCO_ID|decoderInstru1|OUTPUT[13]~13_combout\ $end
$var wire 1 A6 \MUX_JR|saida_MUX[1]~31_combout\ $end
$var wire 1 B6 \BLOCO_ID|decoderOPCODE|Equal7~0_combout\ $end
$var wire 1 C6 \BLOCO_EX|ULA1|ULA8|InverterOuNao|saida_MUX[0]~0_combout\ $end
$var wire 1 D6 \BLOCO_ID|BANCO_REG|registrador[0][8]~q\ $end
$var wire 1 E6 \BLOCO_ID|BANCO_REG|registrador[1][8]~q\ $end
$var wire 1 F6 \BLOCO_ID|BANCO_REG|registrador[2][8]~q\ $end
$var wire 1 G6 \BLOCO_ID|BANCO_REG|registrador[3][8]~q\ $end
$var wire 1 H6 \BLOCO_ID|BANCO_REG|saidaB[8]~40_combout\ $end
$var wire 1 I6 \BLOCO_ID|BANCO_REG|registrador[4][8]~q\ $end
$var wire 1 J6 \BLOCO_ID|BANCO_REG|registrador[5][8]~q\ $end
$var wire 1 K6 \BLOCO_ID|BANCO_REG|registrador[6][8]~q\ $end
$var wire 1 L6 \BLOCO_ID|BANCO_REG|registrador[7][8]~q\ $end
$var wire 1 M6 \BLOCO_ID|BANCO_REG|saidaB[8]~41_combout\ $end
$var wire 1 N6 \BLOCO_ID|BANCO_REG|registrador[8][8]~q\ $end
$var wire 1 O6 \BLOCO_ID|BANCO_REG|registrador[9][8]~q\ $end
$var wire 1 P6 \BLOCO_ID|BANCO_REG|registrador[10][8]~q\ $end
$var wire 1 Q6 \BLOCO_ID|BANCO_REG|registrador[11][8]~q\ $end
$var wire 1 R6 \BLOCO_ID|BANCO_REG|saidaB[8]~42_combout\ $end
$var wire 1 S6 \BLOCO_ID|BANCO_REG|registrador[13][8]~q\ $end
$var wire 1 T6 \BLOCO_ID|BANCO_REG|registrador[14][8]~q\ $end
$var wire 1 U6 \BLOCO_ID|BANCO_REG|registrador[15][8]~q\ $end
$var wire 1 V6 \BLOCO_ID|BANCO_REG|saidaB[8]~43_combout\ $end
$var wire 1 W6 \BLOCO_ID|BANCO_REG|saidaB[8]~44_combout\ $end
$var wire 1 X6 \BLOCO_MEM|RAM1|memRAM[0][8]~q\ $end
$var wire 1 Y6 \BLOCO_MEM|RAM1|memRAM[8][8]~q\ $end
$var wire 1 Z6 \BLOCO_MEM|RAM1|memRAM[2][8]~q\ $end
$var wire 1 [6 \BLOCO_MEM|RAM1|memRAM[10][8]~q\ $end
$var wire 1 \6 \BLOCO_MEM|RAM1|Mux23~0_combout\ $end
$var wire 1 ]6 \BLOCO_MEM|RAM1|memRAM[1][8]~q\ $end
$var wire 1 ^6 \BLOCO_MEM|RAM1|memRAM[9][8]~q\ $end
$var wire 1 _6 \BLOCO_MEM|RAM1|memRAM[3][8]~q\ $end
$var wire 1 `6 \BLOCO_MEM|RAM1|memRAM[11][8]~q\ $end
$var wire 1 a6 \BLOCO_MEM|RAM1|Mux23~1_combout\ $end
$var wire 1 b6 \BLOCO_MEM|RAM1|memRAM[16][8]~q\ $end
$var wire 1 c6 \BLOCO_MEM|RAM1|memRAM[24][8]~q\ $end
$var wire 1 d6 \BLOCO_MEM|RAM1|memRAM[18][8]~q\ $end
$var wire 1 e6 \BLOCO_MEM|RAM1|memRAM[26][8]~q\ $end
$var wire 1 f6 \BLOCO_MEM|RAM1|Mux23~2_combout\ $end
$var wire 1 g6 \BLOCO_MEM|RAM1|memRAM[17][8]~q\ $end
$var wire 1 h6 \BLOCO_MEM|RAM1|memRAM[25][8]~q\ $end
$var wire 1 i6 \BLOCO_MEM|RAM1|memRAM[19][8]~q\ $end
$var wire 1 j6 \BLOCO_MEM|RAM1|memRAM[27][8]~q\ $end
$var wire 1 k6 \BLOCO_MEM|RAM1|Mux23~3_combout\ $end
$var wire 1 l6 \BLOCO_MEM|RAM1|Mux23~4_combout\ $end
$var wire 1 m6 \BLOCO_MEM|RAM1|memRAM[32][8]~q\ $end
$var wire 1 n6 \BLOCO_MEM|RAM1|memRAM[34][8]~q\ $end
$var wire 1 o6 \BLOCO_MEM|RAM1|memRAM[48][8]~q\ $end
$var wire 1 p6 \BLOCO_MEM|RAM1|memRAM[50][8]~q\ $end
$var wire 1 q6 \BLOCO_MEM|RAM1|Mux23~5_combout\ $end
$var wire 1 r6 \BLOCO_MEM|RAM1|memRAM[40][8]~q\ $end
$var wire 1 s6 \BLOCO_MEM|RAM1|memRAM[42][8]~q\ $end
$var wire 1 t6 \BLOCO_MEM|RAM1|memRAM[56][8]~q\ $end
$var wire 1 u6 \BLOCO_MEM|RAM1|memRAM[58][8]~q\ $end
$var wire 1 v6 \BLOCO_MEM|RAM1|Mux23~6_combout\ $end
$var wire 1 w6 \BLOCO_MEM|RAM1|memRAM[33][8]~q\ $end
$var wire 1 x6 \BLOCO_MEM|RAM1|memRAM[35][8]~q\ $end
$var wire 1 y6 \BLOCO_MEM|RAM1|memRAM[49][8]~q\ $end
$var wire 1 z6 \BLOCO_MEM|RAM1|memRAM[51][8]~q\ $end
$var wire 1 {6 \BLOCO_MEM|RAM1|Mux23~7_combout\ $end
$var wire 1 |6 \BLOCO_MEM|RAM1|memRAM[41][8]~q\ $end
$var wire 1 }6 \BLOCO_MEM|RAM1|memRAM[43][8]~q\ $end
$var wire 1 ~6 \BLOCO_MEM|RAM1|memRAM[57][8]~q\ $end
$var wire 1 !7 \BLOCO_MEM|RAM1|memRAM[59][8]~q\ $end
$var wire 1 "7 \BLOCO_MEM|RAM1|Mux23~8_combout\ $end
$var wire 1 #7 \BLOCO_MEM|RAM1|Mux23~9_combout\ $end
$var wire 1 $7 \BLOCO_MEM|RAM1|memRAM[4][8]~q\ $end
$var wire 1 %7 \BLOCO_MEM|RAM1|memRAM[5][8]~q\ $end
$var wire 1 &7 \BLOCO_MEM|RAM1|memRAM[6][8]~q\ $end
$var wire 1 '7 \BLOCO_MEM|RAM1|memRAM[7][8]~q\ $end
$var wire 1 (7 \BLOCO_MEM|RAM1|Mux23~10_combout\ $end
$var wire 1 )7 \BLOCO_MEM|RAM1|memRAM[12][8]~q\ $end
$var wire 1 *7 \BLOCO_MEM|RAM1|memRAM[13][8]~q\ $end
$var wire 1 +7 \BLOCO_MEM|RAM1|memRAM[14][8]~q\ $end
$var wire 1 ,7 \BLOCO_MEM|RAM1|memRAM[15][8]~q\ $end
$var wire 1 -7 \BLOCO_MEM|RAM1|Mux23~11_combout\ $end
$var wire 1 .7 \BLOCO_MEM|RAM1|memRAM[20][8]~q\ $end
$var wire 1 /7 \BLOCO_MEM|RAM1|memRAM[21][8]~q\ $end
$var wire 1 07 \BLOCO_MEM|RAM1|memRAM[22][8]~q\ $end
$var wire 1 17 \BLOCO_MEM|RAM1|memRAM[23][8]~q\ $end
$var wire 1 27 \BLOCO_MEM|RAM1|Mux23~12_combout\ $end
$var wire 1 37 \BLOCO_MEM|RAM1|memRAM[28][8]~q\ $end
$var wire 1 47 \BLOCO_MEM|RAM1|memRAM[29][8]~q\ $end
$var wire 1 57 \BLOCO_MEM|RAM1|memRAM[30][8]~q\ $end
$var wire 1 67 \BLOCO_MEM|RAM1|memRAM[31][8]~q\ $end
$var wire 1 77 \BLOCO_MEM|RAM1|Mux23~13_combout\ $end
$var wire 1 87 \BLOCO_MEM|RAM1|Mux23~14_combout\ $end
$var wire 1 97 \BLOCO_MEM|RAM1|memRAM[36][8]~q\ $end
$var wire 1 :7 \BLOCO_MEM|RAM1|memRAM[44][8]~q\ $end
$var wire 1 ;7 \BLOCO_MEM|RAM1|memRAM[38][8]~q\ $end
$var wire 1 <7 \BLOCO_MEM|RAM1|memRAM[46][8]~q\ $end
$var wire 1 =7 \BLOCO_MEM|RAM1|Mux23~15_combout\ $end
$var wire 1 >7 \BLOCO_MEM|RAM1|memRAM[37][8]~q\ $end
$var wire 1 ?7 \BLOCO_MEM|RAM1|memRAM[45][8]~q\ $end
$var wire 1 @7 \BLOCO_MEM|RAM1|memRAM[39][8]~q\ $end
$var wire 1 A7 \BLOCO_MEM|RAM1|memRAM[47][8]~q\ $end
$var wire 1 B7 \BLOCO_MEM|RAM1|Mux23~16_combout\ $end
$var wire 1 C7 \BLOCO_MEM|RAM1|memRAM[52][8]~q\ $end
$var wire 1 D7 \BLOCO_MEM|RAM1|memRAM[60][8]~q\ $end
$var wire 1 E7 \BLOCO_MEM|RAM1|memRAM[54][8]~q\ $end
$var wire 1 F7 \BLOCO_MEM|RAM1|memRAM[62][8]~q\ $end
$var wire 1 G7 \BLOCO_MEM|RAM1|Mux23~17_combout\ $end
$var wire 1 H7 \BLOCO_MEM|RAM1|memRAM[53][8]~q\ $end
$var wire 1 I7 \BLOCO_MEM|RAM1|memRAM[61][8]~q\ $end
$var wire 1 J7 \BLOCO_MEM|RAM1|memRAM[55][8]~q\ $end
$var wire 1 K7 \BLOCO_MEM|RAM1|memRAM[63][8]~q\ $end
$var wire 1 L7 \BLOCO_MEM|RAM1|Mux23~18_combout\ $end
$var wire 1 M7 \BLOCO_MEM|RAM1|Mux23~19_combout\ $end
$var wire 1 N7 \BLOCO_MEM|RAM1|Mux23~20_combout\ $end
$var wire 1 O7 \BLOCO_MEM|RAM1|Dado_out[8]~48_combout\ $end
$var wire 1 P7 \BLOCO_EX|ULA1|ULA9|MuxOperacao|MUX_OUT[0]~1_combout\ $end
$var wire 1 Q7 \BLOCO_EX|ULA1|ULA9|MuxOperacao|MUX_OUT[0]~2_combout\ $end
$var wire 1 R7 \BLOCO_EX|ULA1|ULA9|MuxOperacao|MUX_OUT[0]~3_combout\ $end
$var wire 1 S7 \BLOCO_EX|ULA1|ULA9|MuxOperacao|MUX_OUT[0]~4_combout\ $end
$var wire 1 T7 \BLOCO_EX|ULA1|ULA9|MuxOperacao|MUX_OUT[0]~0_combout\ $end
$var wire 1 U7 \BLOCO_EX|Somador2|Add0~46\ $end
$var wire 1 V7 \BLOCO_EX|Somador2|Add0~57_sumout\ $end
$var wire 1 W7 \BLOCO_IF|PC_REG|DOUT[13]~0_combout\ $end
$var wire 1 X7 \BLOCO_IF|PC_REG|DOUT[0]~1_combout\ $end
$var wire 1 Y7 \MUX_JR|saida_MUX[8]~14_combout\ $end
$var wire 1 Z7 \BLOCO_IF|Somador1|Add0~46\ $end
$var wire 1 [7 \BLOCO_IF|Somador1|Add0~57_sumout\ $end
$var wire 1 \7 \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[8]~16_combout\ $end
$var wire 1 ]7 \BLOCO_ID|BANCO_REG|registrador[12][8]~q\ $end
$var wire 1 ^7 \BLOCO_ID|BANCO_REG|saidaA[8]~88_combout\ $end
$var wire 1 _7 \BLOCO_ID|BANCO_REG|saidaA[8]~89_combout\ $end
$var wire 1 `7 \BLOCO_ID|BANCO_REG|saidaA[8]~90_combout\ $end
$var wire 1 a7 \BLOCO_ID|BANCO_REG|saidaA[8]~91_combout\ $end
$var wire 1 b7 \BLOCO_ID|BANCO_REG|registrador[16][8]~q\ $end
$var wire 1 c7 \BLOCO_ID|BANCO_REG|registrador[20][8]~q\ $end
$var wire 1 d7 \BLOCO_ID|BANCO_REG|registrador[24][8]~q\ $end
$var wire 1 e7 \BLOCO_ID|BANCO_REG|registrador[28][8]~q\ $end
$var wire 1 f7 \BLOCO_ID|BANCO_REG|saidaA[8]~92_combout\ $end
$var wire 1 g7 \BLOCO_ID|BANCO_REG|registrador[17][8]~q\ $end
$var wire 1 h7 \BLOCO_ID|BANCO_REG|registrador[21][8]~q\ $end
$var wire 1 i7 \BLOCO_ID|BANCO_REG|registrador[25][8]~q\ $end
$var wire 1 j7 \BLOCO_ID|BANCO_REG|registrador[29][8]~q\ $end
$var wire 1 k7 \BLOCO_ID|BANCO_REG|saidaA[8]~93_combout\ $end
$var wire 1 l7 \BLOCO_ID|BANCO_REG|registrador[18][8]~q\ $end
$var wire 1 m7 \BLOCO_ID|BANCO_REG|registrador[22][8]~q\ $end
$var wire 1 n7 \BLOCO_ID|BANCO_REG|registrador[26][8]~q\ $end
$var wire 1 o7 \BLOCO_ID|BANCO_REG|registrador[30][8]~q\ $end
$var wire 1 p7 \BLOCO_ID|BANCO_REG|saidaA[8]~94_combout\ $end
$var wire 1 q7 \BLOCO_ID|BANCO_REG|registrador[19][8]~q\ $end
$var wire 1 r7 \BLOCO_ID|BANCO_REG|registrador[23][8]~q\ $end
$var wire 1 s7 \BLOCO_ID|BANCO_REG|registrador[27][8]~q\ $end
$var wire 1 t7 \BLOCO_ID|BANCO_REG|registrador[31][8]~q\ $end
$var wire 1 u7 \BLOCO_ID|BANCO_REG|saidaA[8]~95_combout\ $end
$var wire 1 v7 \BLOCO_ID|BANCO_REG|saidaA[8]~96_combout\ $end
$var wire 1 w7 \BLOCO_ID|BANCO_REG|saidaA[8]~97_combout\ $end
$var wire 1 x7 \BLOCO_ID|BANCO_REG|saidaA[8]~98_combout\ $end
$var wire 1 y7 \BLOCO_EX|ULA1|ULA9|Somador|saida~0_combout\ $end
$var wire 1 z7 \BLOCO_EX|ULA1|ULA9|Somador|cOut~0_combout\ $end
$var wire 1 {7 \BLOCO_EX|ULA1|ULA9|Somador|cOut~1_combout\ $end
$var wire 1 |7 \BLOCO_ID|BANCO_REG|registrador[0][9]~q\ $end
$var wire 1 }7 \BLOCO_ID|BANCO_REG|registrador[4][9]~q\ $end
$var wire 1 ~7 \BLOCO_ID|BANCO_REG|registrador[8][9]~q\ $end
$var wire 1 !8 \BLOCO_ID|BANCO_REG|saidaB[9]~45_combout\ $end
$var wire 1 "8 \BLOCO_ID|BANCO_REG|registrador[1][9]~q\ $end
$var wire 1 #8 \BLOCO_ID|BANCO_REG|registrador[5][9]~q\ $end
$var wire 1 $8 \BLOCO_ID|BANCO_REG|registrador[9][9]~q\ $end
$var wire 1 %8 \BLOCO_ID|BANCO_REG|registrador[13][9]~q\ $end
$var wire 1 &8 \BLOCO_ID|BANCO_REG|saidaB[9]~46_combout\ $end
$var wire 1 '8 \BLOCO_ID|BANCO_REG|registrador[2][9]~q\ $end
$var wire 1 (8 \BLOCO_ID|BANCO_REG|registrador[6][9]~q\ $end
$var wire 1 )8 \BLOCO_ID|BANCO_REG|registrador[10][9]~q\ $end
$var wire 1 *8 \BLOCO_ID|BANCO_REG|registrador[14][9]~q\ $end
$var wire 1 +8 \BLOCO_ID|BANCO_REG|saidaB[9]~47_combout\ $end
$var wire 1 ,8 \BLOCO_ID|BANCO_REG|registrador[3][9]~q\ $end
$var wire 1 -8 \BLOCO_ID|BANCO_REG|registrador[7][9]~q\ $end
$var wire 1 .8 \BLOCO_ID|BANCO_REG|registrador[11][9]~q\ $end
$var wire 1 /8 \BLOCO_ID|BANCO_REG|registrador[15][9]~q\ $end
$var wire 1 08 \BLOCO_ID|BANCO_REG|saidaB[9]~48_combout\ $end
$var wire 1 18 \BLOCO_ID|BANCO_REG|saidaB[9]~49_combout\ $end
$var wire 1 28 \BLOCO_MEM|RAM1|memRAM[0][9]~q\ $end
$var wire 1 38 \BLOCO_MEM|RAM1|memRAM[4][9]~q\ $end
$var wire 1 48 \BLOCO_MEM|RAM1|memRAM[1][9]~q\ $end
$var wire 1 58 \BLOCO_MEM|RAM1|memRAM[5][9]~q\ $end
$var wire 1 68 \BLOCO_MEM|RAM1|Mux22~0_combout\ $end
$var wire 1 78 \BLOCO_MEM|RAM1|memRAM[16][9]~q\ $end
$var wire 1 88 \BLOCO_MEM|RAM1|memRAM[20][9]~q\ $end
$var wire 1 98 \BLOCO_MEM|RAM1|memRAM[17][9]~q\ $end
$var wire 1 :8 \BLOCO_MEM|RAM1|memRAM[21][9]~q\ $end
$var wire 1 ;8 \BLOCO_MEM|RAM1|Mux22~1_combout\ $end
$var wire 1 <8 \BLOCO_MEM|RAM1|memRAM[2][9]~q\ $end
$var wire 1 =8 \BLOCO_MEM|RAM1|memRAM[6][9]~q\ $end
$var wire 1 >8 \BLOCO_MEM|RAM1|memRAM[3][9]~q\ $end
$var wire 1 ?8 \BLOCO_MEM|RAM1|memRAM[7][9]~q\ $end
$var wire 1 @8 \BLOCO_MEM|RAM1|Mux22~2_combout\ $end
$var wire 1 A8 \BLOCO_MEM|RAM1|memRAM[18][9]~q\ $end
$var wire 1 B8 \BLOCO_MEM|RAM1|memRAM[22][9]~q\ $end
$var wire 1 C8 \BLOCO_MEM|RAM1|memRAM[19][9]~q\ $end
$var wire 1 D8 \BLOCO_MEM|RAM1|memRAM[23][9]~q\ $end
$var wire 1 E8 \BLOCO_MEM|RAM1|Mux22~3_combout\ $end
$var wire 1 F8 \BLOCO_MEM|RAM1|Mux22~4_combout\ $end
$var wire 1 G8 \BLOCO_MEM|RAM1|memRAM[32][9]~q\ $end
$var wire 1 H8 \BLOCO_MEM|RAM1|memRAM[36][9]~q\ $end
$var wire 1 I8 \BLOCO_MEM|RAM1|memRAM[34][9]~q\ $end
$var wire 1 J8 \BLOCO_MEM|RAM1|memRAM[38][9]~q\ $end
$var wire 1 K8 \BLOCO_MEM|RAM1|Mux22~5_combout\ $end
$var wire 1 L8 \BLOCO_MEM|RAM1|memRAM[33][9]~q\ $end
$var wire 1 M8 \BLOCO_MEM|RAM1|memRAM[37][9]~q\ $end
$var wire 1 N8 \BLOCO_MEM|RAM1|memRAM[35][9]~q\ $end
$var wire 1 O8 \BLOCO_MEM|RAM1|memRAM[39][9]~q\ $end
$var wire 1 P8 \BLOCO_MEM|RAM1|Mux22~6_combout\ $end
$var wire 1 Q8 \BLOCO_MEM|RAM1|memRAM[48][9]~q\ $end
$var wire 1 R8 \BLOCO_MEM|RAM1|memRAM[52][9]~q\ $end
$var wire 1 S8 \BLOCO_MEM|RAM1|memRAM[50][9]~q\ $end
$var wire 1 T8 \BLOCO_MEM|RAM1|memRAM[54][9]~q\ $end
$var wire 1 U8 \BLOCO_MEM|RAM1|Mux22~7_combout\ $end
$var wire 1 V8 \BLOCO_MEM|RAM1|memRAM[49][9]~q\ $end
$var wire 1 W8 \BLOCO_MEM|RAM1|memRAM[53][9]~q\ $end
$var wire 1 X8 \BLOCO_MEM|RAM1|memRAM[51][9]~q\ $end
$var wire 1 Y8 \BLOCO_MEM|RAM1|memRAM[55][9]~q\ $end
$var wire 1 Z8 \BLOCO_MEM|RAM1|Mux22~8_combout\ $end
$var wire 1 [8 \BLOCO_MEM|RAM1|Mux22~9_combout\ $end
$var wire 1 \8 \BLOCO_MEM|RAM1|memRAM[8][9]~q\ $end
$var wire 1 ]8 \BLOCO_MEM|RAM1|memRAM[12][9]~q\ $end
$var wire 1 ^8 \BLOCO_MEM|RAM1|memRAM[24][9]~q\ $end
$var wire 1 _8 \BLOCO_MEM|RAM1|memRAM[28][9]~q\ $end
$var wire 1 `8 \BLOCO_MEM|RAM1|Mux22~10_combout\ $end
$var wire 1 a8 \BLOCO_MEM|RAM1|memRAM[9][9]~q\ $end
$var wire 1 b8 \BLOCO_MEM|RAM1|memRAM[13][9]~q\ $end
$var wire 1 c8 \BLOCO_MEM|RAM1|memRAM[25][9]~q\ $end
$var wire 1 d8 \BLOCO_MEM|RAM1|memRAM[29][9]~q\ $end
$var wire 1 e8 \BLOCO_MEM|RAM1|Mux22~11_combout\ $end
$var wire 1 f8 \BLOCO_MEM|RAM1|memRAM[10][9]~q\ $end
$var wire 1 g8 \BLOCO_MEM|RAM1|memRAM[14][9]~q\ $end
$var wire 1 h8 \BLOCO_MEM|RAM1|memRAM[26][9]~q\ $end
$var wire 1 i8 \BLOCO_MEM|RAM1|memRAM[30][9]~q\ $end
$var wire 1 j8 \BLOCO_MEM|RAM1|Mux22~12_combout\ $end
$var wire 1 k8 \BLOCO_MEM|RAM1|memRAM[11][9]~q\ $end
$var wire 1 l8 \BLOCO_MEM|RAM1|memRAM[15][9]~q\ $end
$var wire 1 m8 \BLOCO_MEM|RAM1|memRAM[27][9]~q\ $end
$var wire 1 n8 \BLOCO_MEM|RAM1|memRAM[31][9]~q\ $end
$var wire 1 o8 \BLOCO_MEM|RAM1|Mux22~13_combout\ $end
$var wire 1 p8 \BLOCO_MEM|RAM1|Mux22~14_combout\ $end
$var wire 1 q8 \BLOCO_MEM|RAM1|memRAM[40][9]~q\ $end
$var wire 1 r8 \BLOCO_MEM|RAM1|memRAM[44][9]~q\ $end
$var wire 1 s8 \BLOCO_MEM|RAM1|memRAM[41][9]~q\ $end
$var wire 1 t8 \BLOCO_MEM|RAM1|memRAM[45][9]~q\ $end
$var wire 1 u8 \BLOCO_MEM|RAM1|Mux22~15_combout\ $end
$var wire 1 v8 \BLOCO_MEM|RAM1|memRAM[56][9]~q\ $end
$var wire 1 w8 \BLOCO_MEM|RAM1|memRAM[60][9]~q\ $end
$var wire 1 x8 \BLOCO_MEM|RAM1|memRAM[57][9]~q\ $end
$var wire 1 y8 \BLOCO_MEM|RAM1|memRAM[61][9]~q\ $end
$var wire 1 z8 \BLOCO_MEM|RAM1|Mux22~16_combout\ $end
$var wire 1 {8 \BLOCO_MEM|RAM1|memRAM[42][9]~q\ $end
$var wire 1 |8 \BLOCO_MEM|RAM1|memRAM[46][9]~q\ $end
$var wire 1 }8 \BLOCO_MEM|RAM1|memRAM[43][9]~q\ $end
$var wire 1 ~8 \BLOCO_MEM|RAM1|memRAM[47][9]~q\ $end
$var wire 1 !9 \BLOCO_MEM|RAM1|Mux22~17_combout\ $end
$var wire 1 "9 \BLOCO_MEM|RAM1|memRAM[58][9]~q\ $end
$var wire 1 #9 \BLOCO_MEM|RAM1|memRAM[62][9]~q\ $end
$var wire 1 $9 \BLOCO_MEM|RAM1|memRAM[59][9]~q\ $end
$var wire 1 %9 \BLOCO_MEM|RAM1|memRAM[63][9]~q\ $end
$var wire 1 &9 \BLOCO_MEM|RAM1|Mux22~18_combout\ $end
$var wire 1 '9 \BLOCO_MEM|RAM1|Mux22~19_combout\ $end
$var wire 1 (9 \BLOCO_MEM|RAM1|Mux22~20_combout\ $end
$var wire 1 )9 \BLOCO_MEM|RAM1|Dado_out[9]~50_combout\ $end
$var wire 1 *9 \BLOCO_EX|ULA1|ULA10|InverterOuNao|saida_MUX[0]~0_combout\ $end
$var wire 1 +9 \BLOCO_EX|ULA1|ULA10|MuxOperacao|MUX_OUT[0]~0_combout\ $end
$var wire 1 ,9 \BLOCO_EX|Somador2|Add0~58\ $end
$var wire 1 -9 \BLOCO_EX|Somador2|Add0~65_sumout\ $end
$var wire 1 .9 \MUX_JR|saida_MUX[9]~16_combout\ $end
$var wire 1 /9 \BLOCO_IF|Somador1|Add0~58\ $end
$var wire 1 09 \BLOCO_IF|Somador1|Add0~65_sumout\ $end
$var wire 1 19 \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[9]~18_combout\ $end
$var wire 1 29 \BLOCO_ID|BANCO_REG|registrador[12][9]~q\ $end
$var wire 1 39 \BLOCO_ID|BANCO_REG|saidaA[9]~99_combout\ $end
$var wire 1 49 \BLOCO_ID|BANCO_REG|saidaA[9]~100_combout\ $end
$var wire 1 59 \BLOCO_ID|BANCO_REG|saidaA[9]~101_combout\ $end
$var wire 1 69 \BLOCO_ID|BANCO_REG|saidaA[9]~102_combout\ $end
$var wire 1 79 \BLOCO_ID|BANCO_REG|registrador[16][9]~q\ $end
$var wire 1 89 \BLOCO_ID|BANCO_REG|registrador[20][9]~q\ $end
$var wire 1 99 \BLOCO_ID|BANCO_REG|registrador[24][9]~q\ $end
$var wire 1 :9 \BLOCO_ID|BANCO_REG|registrador[28][9]~q\ $end
$var wire 1 ;9 \BLOCO_ID|BANCO_REG|saidaA[9]~103_combout\ $end
$var wire 1 <9 \BLOCO_ID|BANCO_REG|registrador[17][9]~q\ $end
$var wire 1 =9 \BLOCO_ID|BANCO_REG|registrador[21][9]~q\ $end
$var wire 1 >9 \BLOCO_ID|BANCO_REG|registrador[25][9]~q\ $end
$var wire 1 ?9 \BLOCO_ID|BANCO_REG|registrador[29][9]~q\ $end
$var wire 1 @9 \BLOCO_ID|BANCO_REG|saidaA[9]~104_combout\ $end
$var wire 1 A9 \BLOCO_ID|BANCO_REG|registrador[18][9]~q\ $end
$var wire 1 B9 \BLOCO_ID|BANCO_REG|registrador[22][9]~q\ $end
$var wire 1 C9 \BLOCO_ID|BANCO_REG|registrador[26][9]~q\ $end
$var wire 1 D9 \BLOCO_ID|BANCO_REG|registrador[30][9]~q\ $end
$var wire 1 E9 \BLOCO_ID|BANCO_REG|saidaA[9]~105_combout\ $end
$var wire 1 F9 \BLOCO_ID|BANCO_REG|registrador[19][9]~q\ $end
$var wire 1 G9 \BLOCO_ID|BANCO_REG|registrador[23][9]~q\ $end
$var wire 1 H9 \BLOCO_ID|BANCO_REG|registrador[27][9]~q\ $end
$var wire 1 I9 \BLOCO_ID|BANCO_REG|registrador[31][9]~q\ $end
$var wire 1 J9 \BLOCO_ID|BANCO_REG|saidaA[9]~106_combout\ $end
$var wire 1 K9 \BLOCO_ID|BANCO_REG|saidaA[9]~107_combout\ $end
$var wire 1 L9 \BLOCO_ID|BANCO_REG|saidaA[9]~108_combout\ $end
$var wire 1 M9 \BLOCO_ID|BANCO_REG|saidaA[9]~109_combout\ $end
$var wire 1 N9 \BLOCO_ID|BANCO_REG|registrador[0][10]~q\ $end
$var wire 1 O9 \BLOCO_ID|BANCO_REG|registrador[1][10]~q\ $end
$var wire 1 P9 \BLOCO_ID|BANCO_REG|registrador[2][10]~q\ $end
$var wire 1 Q9 \BLOCO_ID|BANCO_REG|registrador[3][10]~q\ $end
$var wire 1 R9 \BLOCO_ID|BANCO_REG|saidaB[10]~50_combout\ $end
$var wire 1 S9 \BLOCO_ID|BANCO_REG|registrador[4][10]~q\ $end
$var wire 1 T9 \BLOCO_ID|BANCO_REG|registrador[5][10]~q\ $end
$var wire 1 U9 \BLOCO_ID|BANCO_REG|registrador[6][10]~q\ $end
$var wire 1 V9 \BLOCO_ID|BANCO_REG|registrador[7][10]~q\ $end
$var wire 1 W9 \BLOCO_ID|BANCO_REG|saidaB[10]~51_combout\ $end
$var wire 1 X9 \BLOCO_ID|BANCO_REG|registrador[8][10]~q\ $end
$var wire 1 Y9 \BLOCO_ID|BANCO_REG|registrador[9][10]~q\ $end
$var wire 1 Z9 \BLOCO_ID|BANCO_REG|registrador[10][10]~q\ $end
$var wire 1 [9 \BLOCO_ID|BANCO_REG|registrador[11][10]~q\ $end
$var wire 1 \9 \BLOCO_ID|BANCO_REG|saidaB[10]~52_combout\ $end
$var wire 1 ]9 \BLOCO_ID|BANCO_REG|registrador[13][10]~q\ $end
$var wire 1 ^9 \BLOCO_ID|BANCO_REG|registrador[14][10]~q\ $end
$var wire 1 _9 \BLOCO_ID|BANCO_REG|registrador[15][10]~q\ $end
$var wire 1 `9 \BLOCO_ID|BANCO_REG|saidaB[10]~53_combout\ $end
$var wire 1 a9 \BLOCO_ID|BANCO_REG|saidaB[10]~54_combout\ $end
$var wire 1 b9 \BLOCO_MEM|RAM1|memRAM[0][10]~q\ $end
$var wire 1 c9 \BLOCO_MEM|RAM1|memRAM[8][10]~q\ $end
$var wire 1 d9 \BLOCO_MEM|RAM1|memRAM[4][10]~q\ $end
$var wire 1 e9 \BLOCO_MEM|RAM1|memRAM[12][10]~q\ $end
$var wire 1 f9 \BLOCO_MEM|RAM1|Mux21~0_combout\ $end
$var wire 1 g9 \BLOCO_MEM|RAM1|memRAM[1][10]~q\ $end
$var wire 1 h9 \BLOCO_MEM|RAM1|memRAM[9][10]~q\ $end
$var wire 1 i9 \BLOCO_MEM|RAM1|memRAM[5][10]~q\ $end
$var wire 1 j9 \BLOCO_MEM|RAM1|memRAM[13][10]~q\ $end
$var wire 1 k9 \BLOCO_MEM|RAM1|Mux21~1_combout\ $end
$var wire 1 l9 \BLOCO_MEM|RAM1|memRAM[2][10]~q\ $end
$var wire 1 m9 \BLOCO_MEM|RAM1|memRAM[10][10]~q\ $end
$var wire 1 n9 \BLOCO_MEM|RAM1|memRAM[6][10]~q\ $end
$var wire 1 o9 \BLOCO_MEM|RAM1|memRAM[14][10]~q\ $end
$var wire 1 p9 \BLOCO_MEM|RAM1|Mux21~2_combout\ $end
$var wire 1 q9 \BLOCO_MEM|RAM1|memRAM[3][10]~q\ $end
$var wire 1 r9 \BLOCO_MEM|RAM1|memRAM[11][10]~q\ $end
$var wire 1 s9 \BLOCO_MEM|RAM1|memRAM[7][10]~q\ $end
$var wire 1 t9 \BLOCO_MEM|RAM1|memRAM[15][10]~q\ $end
$var wire 1 u9 \BLOCO_MEM|RAM1|Mux21~3_combout\ $end
$var wire 1 v9 \BLOCO_MEM|RAM1|Mux21~4_combout\ $end
$var wire 1 w9 \BLOCO_MEM|RAM1|memRAM[32][10]~q\ $end
$var wire 1 x9 \BLOCO_MEM|RAM1|memRAM[40][10]~q\ $end
$var wire 1 y9 \BLOCO_MEM|RAM1|memRAM[36][10]~q\ $end
$var wire 1 z9 \BLOCO_MEM|RAM1|memRAM[44][10]~q\ $end
$var wire 1 {9 \BLOCO_MEM|RAM1|Mux21~5_combout\ $end
$var wire 1 |9 \BLOCO_MEM|RAM1|memRAM[33][10]~q\ $end
$var wire 1 }9 \BLOCO_MEM|RAM1|memRAM[41][10]~q\ $end
$var wire 1 ~9 \BLOCO_MEM|RAM1|memRAM[37][10]~q\ $end
$var wire 1 !: \BLOCO_MEM|RAM1|memRAM[45][10]~q\ $end
$var wire 1 ": \BLOCO_MEM|RAM1|Mux21~6_combout\ $end
$var wire 1 #: \BLOCO_MEM|RAM1|memRAM[34][10]~q\ $end
$var wire 1 $: \BLOCO_MEM|RAM1|memRAM[42][10]~q\ $end
$var wire 1 %: \BLOCO_MEM|RAM1|memRAM[38][10]~q\ $end
$var wire 1 &: \BLOCO_MEM|RAM1|memRAM[46][10]~q\ $end
$var wire 1 ': \BLOCO_MEM|RAM1|Mux21~7_combout\ $end
$var wire 1 (: \BLOCO_MEM|RAM1|memRAM[35][10]~q\ $end
$var wire 1 ): \BLOCO_MEM|RAM1|memRAM[43][10]~q\ $end
$var wire 1 *: \BLOCO_MEM|RAM1|memRAM[39][10]~q\ $end
$var wire 1 +: \BLOCO_MEM|RAM1|memRAM[47][10]~q\ $end
$var wire 1 ,: \BLOCO_MEM|RAM1|Mux21~8_combout\ $end
$var wire 1 -: \BLOCO_MEM|RAM1|Mux21~9_combout\ $end
$var wire 1 .: \BLOCO_MEM|RAM1|memRAM[16][10]~q\ $end
$var wire 1 /: \BLOCO_MEM|RAM1|memRAM[24][10]~q\ $end
$var wire 1 0: \BLOCO_MEM|RAM1|memRAM[18][10]~q\ $end
$var wire 1 1: \BLOCO_MEM|RAM1|memRAM[26][10]~q\ $end
$var wire 1 2: \BLOCO_MEM|RAM1|Mux21~10_combout\ $end
$var wire 1 3: \BLOCO_MEM|RAM1|memRAM[20][10]~q\ $end
$var wire 1 4: \BLOCO_MEM|RAM1|memRAM[28][10]~q\ $end
$var wire 1 5: \BLOCO_MEM|RAM1|memRAM[22][10]~q\ $end
$var wire 1 6: \BLOCO_MEM|RAM1|memRAM[30][10]~q\ $end
$var wire 1 7: \BLOCO_MEM|RAM1|Mux21~11_combout\ $end
$var wire 1 8: \BLOCO_MEM|RAM1|memRAM[17][10]~q\ $end
$var wire 1 9: \BLOCO_MEM|RAM1|memRAM[25][10]~q\ $end
$var wire 1 :: \BLOCO_MEM|RAM1|memRAM[19][10]~q\ $end
$var wire 1 ;: \BLOCO_MEM|RAM1|memRAM[27][10]~q\ $end
$var wire 1 <: \BLOCO_MEM|RAM1|Mux21~12_combout\ $end
$var wire 1 =: \BLOCO_MEM|RAM1|memRAM[21][10]~q\ $end
$var wire 1 >: \BLOCO_MEM|RAM1|memRAM[29][10]~q\ $end
$var wire 1 ?: \BLOCO_MEM|RAM1|memRAM[23][10]~q\ $end
$var wire 1 @: \BLOCO_MEM|RAM1|memRAM[31][10]~q\ $end
$var wire 1 A: \BLOCO_MEM|RAM1|Mux21~13_combout\ $end
$var wire 1 B: \BLOCO_MEM|RAM1|Mux21~14_combout\ $end
$var wire 1 C: \BLOCO_MEM|RAM1|memRAM[48][10]~q\ $end
$var wire 1 D: \BLOCO_MEM|RAM1|memRAM[56][10]~q\ $end
$var wire 1 E: \BLOCO_MEM|RAM1|memRAM[49][10]~q\ $end
$var wire 1 F: \BLOCO_MEM|RAM1|memRAM[57][10]~q\ $end
$var wire 1 G: \BLOCO_MEM|RAM1|Mux21~15_combout\ $end
$var wire 1 H: \BLOCO_MEM|RAM1|memRAM[52][10]~q\ $end
$var wire 1 I: \BLOCO_MEM|RAM1|memRAM[60][10]~q\ $end
$var wire 1 J: \BLOCO_MEM|RAM1|memRAM[53][10]~q\ $end
$var wire 1 K: \BLOCO_MEM|RAM1|memRAM[61][10]~q\ $end
$var wire 1 L: \BLOCO_MEM|RAM1|Mux21~16_combout\ $end
$var wire 1 M: \BLOCO_MEM|RAM1|memRAM[50][10]~q\ $end
$var wire 1 N: \BLOCO_MEM|RAM1|memRAM[58][10]~q\ $end
$var wire 1 O: \BLOCO_MEM|RAM1|memRAM[51][10]~q\ $end
$var wire 1 P: \BLOCO_MEM|RAM1|memRAM[59][10]~q\ $end
$var wire 1 Q: \BLOCO_MEM|RAM1|Mux21~17_combout\ $end
$var wire 1 R: \BLOCO_MEM|RAM1|memRAM[54][10]~q\ $end
$var wire 1 S: \BLOCO_MEM|RAM1|memRAM[62][10]~q\ $end
$var wire 1 T: \BLOCO_MEM|RAM1|memRAM[55][10]~q\ $end
$var wire 1 U: \BLOCO_MEM|RAM1|memRAM[63][10]~q\ $end
$var wire 1 V: \BLOCO_MEM|RAM1|Mux21~18_combout\ $end
$var wire 1 W: \BLOCO_MEM|RAM1|Mux21~19_combout\ $end
$var wire 1 X: \BLOCO_MEM|RAM1|Mux21~20_combout\ $end
$var wire 1 Y: \BLOCO_MEM|RAM1|Dado_out[10]~51_combout\ $end
$var wire 1 Z: \BLOCO_EX|ULA1|ULA11|InverterOuNao|saida_MUX[0]~0_combout\ $end
$var wire 1 [: \BLOCO_EX|ULA1|ULA11|MuxOperacao|MUX_OUT[0]~1_combout\ $end
$var wire 1 \: \BLOCO_EX|ULA1|ULA11|MuxOperacao|MUX_OUT[0]~2_combout\ $end
$var wire 1 ]: \BLOCO_EX|ULA1|ULA11|MuxOperacao|MUX_OUT[0]~0_combout\ $end
$var wire 1 ^: \BLOCO_EX|Somador2|Add0~66\ $end
$var wire 1 _: \BLOCO_EX|Somador2|Add0~69_sumout\ $end
$var wire 1 `: \MUX_JR|saida_MUX[10]~17_combout\ $end
$var wire 1 a: \BLOCO_IF|Somador1|Add0~66\ $end
$var wire 1 b: \BLOCO_IF|Somador1|Add0~69_sumout\ $end
$var wire 1 c: \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[10]~19_combout\ $end
$var wire 1 d: \BLOCO_ID|BANCO_REG|registrador[12][10]~q\ $end
$var wire 1 e: \BLOCO_ID|BANCO_REG|saidaA[10]~110_combout\ $end
$var wire 1 f: \BLOCO_ID|BANCO_REG|saidaA[10]~111_combout\ $end
$var wire 1 g: \BLOCO_ID|BANCO_REG|saidaA[10]~112_combout\ $end
$var wire 1 h: \BLOCO_ID|BANCO_REG|saidaA[10]~113_combout\ $end
$var wire 1 i: \BLOCO_ID|BANCO_REG|registrador[16][10]~q\ $end
$var wire 1 j: \BLOCO_ID|BANCO_REG|registrador[20][10]~q\ $end
$var wire 1 k: \BLOCO_ID|BANCO_REG|registrador[24][10]~q\ $end
$var wire 1 l: \BLOCO_ID|BANCO_REG|registrador[28][10]~q\ $end
$var wire 1 m: \BLOCO_ID|BANCO_REG|saidaA[10]~114_combout\ $end
$var wire 1 n: \BLOCO_ID|BANCO_REG|registrador[17][10]~q\ $end
$var wire 1 o: \BLOCO_ID|BANCO_REG|registrador[21][10]~q\ $end
$var wire 1 p: \BLOCO_ID|BANCO_REG|registrador[25][10]~q\ $end
$var wire 1 q: \BLOCO_ID|BANCO_REG|registrador[29][10]~q\ $end
$var wire 1 r: \BLOCO_ID|BANCO_REG|saidaA[10]~115_combout\ $end
$var wire 1 s: \BLOCO_ID|BANCO_REG|registrador[18][10]~q\ $end
$var wire 1 t: \BLOCO_ID|BANCO_REG|registrador[22][10]~q\ $end
$var wire 1 u: \BLOCO_ID|BANCO_REG|registrador[26][10]~q\ $end
$var wire 1 v: \BLOCO_ID|BANCO_REG|registrador[30][10]~q\ $end
$var wire 1 w: \BLOCO_ID|BANCO_REG|saidaA[10]~116_combout\ $end
$var wire 1 x: \BLOCO_ID|BANCO_REG|registrador[19][10]~q\ $end
$var wire 1 y: \BLOCO_ID|BANCO_REG|registrador[23][10]~q\ $end
$var wire 1 z: \BLOCO_ID|BANCO_REG|registrador[27][10]~q\ $end
$var wire 1 {: \BLOCO_ID|BANCO_REG|registrador[31][10]~q\ $end
$var wire 1 |: \BLOCO_ID|BANCO_REG|saidaA[10]~117_combout\ $end
$var wire 1 }: \BLOCO_ID|BANCO_REG|saidaA[10]~118_combout\ $end
$var wire 1 ~: \BLOCO_ID|BANCO_REG|saidaA[10]~119_combout\ $end
$var wire 1 !; \BLOCO_ID|BANCO_REG|saidaA[10]~120_combout\ $end
$var wire 1 "; \BLOCO_EX|ULA1|ULA11|Somador|cOut~combout\ $end
$var wire 1 #; \BLOCO_ID|BANCO_REG|registrador[0][11]~q\ $end
$var wire 1 $; \BLOCO_ID|BANCO_REG|registrador[4][11]~q\ $end
$var wire 1 %; \BLOCO_ID|BANCO_REG|registrador[8][11]~q\ $end
$var wire 1 &; \BLOCO_ID|BANCO_REG|saidaB[11]~55_combout\ $end
$var wire 1 '; \BLOCO_ID|BANCO_REG|registrador[1][11]~q\ $end
$var wire 1 (; \BLOCO_ID|BANCO_REG|registrador[5][11]~q\ $end
$var wire 1 ); \BLOCO_ID|BANCO_REG|registrador[9][11]~q\ $end
$var wire 1 *; \BLOCO_ID|BANCO_REG|registrador[13][11]~q\ $end
$var wire 1 +; \BLOCO_ID|BANCO_REG|saidaB[11]~56_combout\ $end
$var wire 1 ,; \BLOCO_ID|BANCO_REG|registrador[2][11]~q\ $end
$var wire 1 -; \BLOCO_ID|BANCO_REG|registrador[6][11]~q\ $end
$var wire 1 .; \BLOCO_ID|BANCO_REG|registrador[10][11]~q\ $end
$var wire 1 /; \BLOCO_ID|BANCO_REG|registrador[14][11]~q\ $end
$var wire 1 0; \BLOCO_ID|BANCO_REG|saidaB[11]~57_combout\ $end
$var wire 1 1; \BLOCO_ID|BANCO_REG|registrador[3][11]~q\ $end
$var wire 1 2; \BLOCO_ID|BANCO_REG|registrador[7][11]~q\ $end
$var wire 1 3; \BLOCO_ID|BANCO_REG|registrador[11][11]~q\ $end
$var wire 1 4; \BLOCO_ID|BANCO_REG|registrador[15][11]~q\ $end
$var wire 1 5; \BLOCO_ID|BANCO_REG|saidaB[11]~58_combout\ $end
$var wire 1 6; \BLOCO_ID|BANCO_REG|saidaB[11]~59_combout\ $end
$var wire 1 7; \BLOCO_MEM|RAM1|memRAM[0][11]~q\ $end
$var wire 1 8; \BLOCO_MEM|RAM1|memRAM[16][11]~q\ $end
$var wire 1 9; \BLOCO_MEM|RAM1|memRAM[2][11]~q\ $end
$var wire 1 :; \BLOCO_MEM|RAM1|memRAM[18][11]~q\ $end
$var wire 1 ;; \BLOCO_MEM|RAM1|Mux20~0_combout\ $end
$var wire 1 <; \BLOCO_MEM|RAM1|memRAM[8][11]~q\ $end
$var wire 1 =; \BLOCO_MEM|RAM1|memRAM[24][11]~q\ $end
$var wire 1 >; \BLOCO_MEM|RAM1|memRAM[10][11]~q\ $end
$var wire 1 ?; \BLOCO_MEM|RAM1|memRAM[26][11]~q\ $end
$var wire 1 @; \BLOCO_MEM|RAM1|Mux20~1_combout\ $end
$var wire 1 A; \BLOCO_MEM|RAM1|memRAM[4][11]~q\ $end
$var wire 1 B; \BLOCO_MEM|RAM1|memRAM[20][11]~q\ $end
$var wire 1 C; \BLOCO_MEM|RAM1|memRAM[6][11]~q\ $end
$var wire 1 D; \BLOCO_MEM|RAM1|memRAM[22][11]~q\ $end
$var wire 1 E; \BLOCO_MEM|RAM1|Mux20~2_combout\ $end
$var wire 1 F; \BLOCO_MEM|RAM1|memRAM[12][11]~q\ $end
$var wire 1 G; \BLOCO_MEM|RAM1|memRAM[28][11]~q\ $end
$var wire 1 H; \BLOCO_MEM|RAM1|memRAM[14][11]~q\ $end
$var wire 1 I; \BLOCO_MEM|RAM1|memRAM[30][11]~q\ $end
$var wire 1 J; \BLOCO_MEM|RAM1|Mux20~3_combout\ $end
$var wire 1 K; \BLOCO_MEM|RAM1|Mux20~4_combout\ $end
$var wire 1 L; \BLOCO_MEM|RAM1|memRAM[32][11]~q\ $end
$var wire 1 M; \BLOCO_MEM|RAM1|memRAM[40][11]~q\ $end
$var wire 1 N; \BLOCO_MEM|RAM1|memRAM[48][11]~q\ $end
$var wire 1 O; \BLOCO_MEM|RAM1|memRAM[56][11]~q\ $end
$var wire 1 P; \BLOCO_MEM|RAM1|Mux20~5_combout\ $end
$var wire 1 Q; \BLOCO_MEM|RAM1|memRAM[36][11]~q\ $end
$var wire 1 R; \BLOCO_MEM|RAM1|memRAM[44][11]~q\ $end
$var wire 1 S; \BLOCO_MEM|RAM1|memRAM[52][11]~q\ $end
$var wire 1 T; \BLOCO_MEM|RAM1|memRAM[60][11]~q\ $end
$var wire 1 U; \BLOCO_MEM|RAM1|Mux20~6_combout\ $end
$var wire 1 V; \BLOCO_MEM|RAM1|memRAM[34][11]~q\ $end
$var wire 1 W; \BLOCO_MEM|RAM1|memRAM[42][11]~q\ $end
$var wire 1 X; \BLOCO_MEM|RAM1|memRAM[50][11]~q\ $end
$var wire 1 Y; \BLOCO_MEM|RAM1|memRAM[58][11]~q\ $end
$var wire 1 Z; \BLOCO_MEM|RAM1|Mux20~7_combout\ $end
$var wire 1 [; \BLOCO_MEM|RAM1|memRAM[38][11]~q\ $end
$var wire 1 \; \BLOCO_MEM|RAM1|memRAM[46][11]~q\ $end
$var wire 1 ]; \BLOCO_MEM|RAM1|memRAM[54][11]~q\ $end
$var wire 1 ^; \BLOCO_MEM|RAM1|memRAM[62][11]~q\ $end
$var wire 1 _; \BLOCO_MEM|RAM1|Mux20~8_combout\ $end
$var wire 1 `; \BLOCO_MEM|RAM1|Mux20~9_combout\ $end
$var wire 1 a; \BLOCO_MEM|RAM1|memRAM[1][11]~q\ $end
$var wire 1 b; \BLOCO_MEM|RAM1|memRAM[5][11]~q\ $end
$var wire 1 c; \BLOCO_MEM|RAM1|memRAM[17][11]~q\ $end
$var wire 1 d; \BLOCO_MEM|RAM1|memRAM[21][11]~q\ $end
$var wire 1 e; \BLOCO_MEM|RAM1|Mux20~10_combout\ $end
$var wire 1 f; \BLOCO_MEM|RAM1|memRAM[9][11]~q\ $end
$var wire 1 g; \BLOCO_MEM|RAM1|memRAM[13][11]~q\ $end
$var wire 1 h; \BLOCO_MEM|RAM1|memRAM[25][11]~q\ $end
$var wire 1 i; \BLOCO_MEM|RAM1|memRAM[29][11]~q\ $end
$var wire 1 j; \BLOCO_MEM|RAM1|Mux20~11_combout\ $end
$var wire 1 k; \BLOCO_MEM|RAM1|memRAM[3][11]~q\ $end
$var wire 1 l; \BLOCO_MEM|RAM1|memRAM[7][11]~q\ $end
$var wire 1 m; \BLOCO_MEM|RAM1|memRAM[19][11]~q\ $end
$var wire 1 n; \BLOCO_MEM|RAM1|memRAM[23][11]~q\ $end
$var wire 1 o; \BLOCO_MEM|RAM1|Mux20~12_combout\ $end
$var wire 1 p; \BLOCO_MEM|RAM1|memRAM[11][11]~q\ $end
$var wire 1 q; \BLOCO_MEM|RAM1|memRAM[15][11]~q\ $end
$var wire 1 r; \BLOCO_MEM|RAM1|memRAM[27][11]~q\ $end
$var wire 1 s; \BLOCO_MEM|RAM1|memRAM[31][11]~q\ $end
$var wire 1 t; \BLOCO_MEM|RAM1|Mux20~13_combout\ $end
$var wire 1 u; \BLOCO_MEM|RAM1|Mux20~14_combout\ $end
$var wire 1 v; \BLOCO_MEM|RAM1|memRAM[33][11]~q\ $end
$var wire 1 w; \BLOCO_MEM|RAM1|memRAM[49][11]~q\ $end
$var wire 1 x; \BLOCO_MEM|RAM1|memRAM[35][11]~q\ $end
$var wire 1 y; \BLOCO_MEM|RAM1|memRAM[51][11]~q\ $end
$var wire 1 z; \BLOCO_MEM|RAM1|Mux20~15_combout\ $end
$var wire 1 {; \BLOCO_MEM|RAM1|memRAM[41][11]~q\ $end
$var wire 1 |; \BLOCO_MEM|RAM1|memRAM[57][11]~q\ $end
$var wire 1 }; \BLOCO_MEM|RAM1|memRAM[43][11]~q\ $end
$var wire 1 ~; \BLOCO_MEM|RAM1|memRAM[59][11]~q\ $end
$var wire 1 !< \BLOCO_MEM|RAM1|Mux20~16_combout\ $end
$var wire 1 "< \BLOCO_MEM|RAM1|memRAM[37][11]~q\ $end
$var wire 1 #< \BLOCO_MEM|RAM1|memRAM[53][11]~q\ $end
$var wire 1 $< \BLOCO_MEM|RAM1|memRAM[39][11]~q\ $end
$var wire 1 %< \BLOCO_MEM|RAM1|memRAM[55][11]~q\ $end
$var wire 1 &< \BLOCO_MEM|RAM1|Mux20~17_combout\ $end
$var wire 1 '< \BLOCO_MEM|RAM1|memRAM[45][11]~q\ $end
$var wire 1 (< \BLOCO_MEM|RAM1|memRAM[61][11]~q\ $end
$var wire 1 )< \BLOCO_MEM|RAM1|memRAM[47][11]~q\ $end
$var wire 1 *< \BLOCO_MEM|RAM1|memRAM[63][11]~q\ $end
$var wire 1 +< \BLOCO_MEM|RAM1|Mux20~18_combout\ $end
$var wire 1 ,< \BLOCO_MEM|RAM1|Mux20~19_combout\ $end
$var wire 1 -< \BLOCO_MEM|RAM1|Mux20~20_combout\ $end
$var wire 1 .< \BLOCO_MEM|RAM1|Dado_out[11]~49_combout\ $end
$var wire 1 /< \BLOCO_EX|ULA1|ULA12|InverterOuNao|saida_MUX[0]~0_combout\ $end
$var wire 1 0< \BLOCO_EX|ULA1|ULA12|MuxOperacao|MUX_OUT[0]~0_combout\ $end
$var wire 1 1< \BLOCO_EX|Somador2|Add0~70\ $end
$var wire 1 2< \BLOCO_EX|Somador2|Add0~61_sumout\ $end
$var wire 1 3< \MUX_JR|saida_MUX[11]~15_combout\ $end
$var wire 1 4< \BLOCO_IF|Somador1|Add0~70\ $end
$var wire 1 5< \BLOCO_IF|Somador1|Add0~61_sumout\ $end
$var wire 1 6< \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[11]~17_combout\ $end
$var wire 1 7< \BLOCO_ID|BANCO_REG|registrador[12][11]~q\ $end
$var wire 1 8< \BLOCO_ID|BANCO_REG|saidaA[11]~121_combout\ $end
$var wire 1 9< \BLOCO_ID|BANCO_REG|saidaA[11]~122_combout\ $end
$var wire 1 :< \BLOCO_ID|BANCO_REG|saidaA[11]~123_combout\ $end
$var wire 1 ;< \BLOCO_ID|BANCO_REG|saidaA[11]~124_combout\ $end
$var wire 1 << \BLOCO_ID|BANCO_REG|registrador[16][11]~q\ $end
$var wire 1 =< \BLOCO_ID|BANCO_REG|registrador[20][11]~q\ $end
$var wire 1 >< \BLOCO_ID|BANCO_REG|registrador[24][11]~q\ $end
$var wire 1 ?< \BLOCO_ID|BANCO_REG|registrador[28][11]~q\ $end
$var wire 1 @< \BLOCO_ID|BANCO_REG|saidaA[11]~125_combout\ $end
$var wire 1 A< \BLOCO_ID|BANCO_REG|registrador[17][11]~q\ $end
$var wire 1 B< \BLOCO_ID|BANCO_REG|registrador[21][11]~q\ $end
$var wire 1 C< \BLOCO_ID|BANCO_REG|registrador[25][11]~q\ $end
$var wire 1 D< \BLOCO_ID|BANCO_REG|registrador[29][11]~q\ $end
$var wire 1 E< \BLOCO_ID|BANCO_REG|saidaA[11]~126_combout\ $end
$var wire 1 F< \BLOCO_ID|BANCO_REG|registrador[18][11]~q\ $end
$var wire 1 G< \BLOCO_ID|BANCO_REG|registrador[22][11]~q\ $end
$var wire 1 H< \BLOCO_ID|BANCO_REG|registrador[26][11]~q\ $end
$var wire 1 I< \BLOCO_ID|BANCO_REG|registrador[30][11]~q\ $end
$var wire 1 J< \BLOCO_ID|BANCO_REG|saidaA[11]~127_combout\ $end
$var wire 1 K< \BLOCO_ID|BANCO_REG|registrador[19][11]~q\ $end
$var wire 1 L< \BLOCO_ID|BANCO_REG|registrador[23][11]~q\ $end
$var wire 1 M< \BLOCO_ID|BANCO_REG|registrador[27][11]~q\ $end
$var wire 1 N< \BLOCO_ID|BANCO_REG|registrador[31][11]~q\ $end
$var wire 1 O< \BLOCO_ID|BANCO_REG|saidaA[11]~128_combout\ $end
$var wire 1 P< \BLOCO_ID|BANCO_REG|saidaA[11]~129_combout\ $end
$var wire 1 Q< \BLOCO_ID|BANCO_REG|saidaA[11]~130_combout\ $end
$var wire 1 R< \BLOCO_ID|BANCO_REG|saidaA[11]~131_combout\ $end
$var wire 1 S< \BLOCO_ID|BANCO_REG|registrador[0][12]~q\ $end
$var wire 1 T< \BLOCO_ID|BANCO_REG|registrador[1][12]~q\ $end
$var wire 1 U< \BLOCO_ID|BANCO_REG|registrador[2][12]~q\ $end
$var wire 1 V< \BLOCO_ID|BANCO_REG|registrador[3][12]~q\ $end
$var wire 1 W< \BLOCO_ID|BANCO_REG|saidaB[12]~60_combout\ $end
$var wire 1 X< \BLOCO_ID|BANCO_REG|registrador[4][12]~q\ $end
$var wire 1 Y< \BLOCO_ID|BANCO_REG|registrador[5][12]~q\ $end
$var wire 1 Z< \BLOCO_ID|BANCO_REG|registrador[6][12]~q\ $end
$var wire 1 [< \BLOCO_ID|BANCO_REG|registrador[7][12]~q\ $end
$var wire 1 \< \BLOCO_ID|BANCO_REG|saidaB[12]~61_combout\ $end
$var wire 1 ]< \BLOCO_ID|BANCO_REG|registrador[8][12]~q\ $end
$var wire 1 ^< \BLOCO_ID|BANCO_REG|registrador[9][12]~q\ $end
$var wire 1 _< \BLOCO_ID|BANCO_REG|registrador[10][12]~q\ $end
$var wire 1 `< \BLOCO_ID|BANCO_REG|registrador[11][12]~q\ $end
$var wire 1 a< \BLOCO_ID|BANCO_REG|saidaB[12]~62_combout\ $end
$var wire 1 b< \BLOCO_ID|BANCO_REG|registrador[13][12]~q\ $end
$var wire 1 c< \BLOCO_ID|BANCO_REG|registrador[14][12]~q\ $end
$var wire 1 d< \BLOCO_ID|BANCO_REG|registrador[15][12]~q\ $end
$var wire 1 e< \BLOCO_ID|BANCO_REG|saidaB[12]~63_combout\ $end
$var wire 1 f< \BLOCO_ID|BANCO_REG|saidaB[12]~64_combout\ $end
$var wire 1 g< \BLOCO_MEM|RAM1|memRAM[0][12]~q\ $end
$var wire 1 h< \BLOCO_MEM|RAM1|memRAM[1][12]~q\ $end
$var wire 1 i< \BLOCO_MEM|RAM1|memRAM[16][12]~q\ $end
$var wire 1 j< \BLOCO_MEM|RAM1|memRAM[17][12]~q\ $end
$var wire 1 k< \BLOCO_MEM|RAM1|Mux19~0_combout\ $end
$var wire 1 l< \BLOCO_MEM|RAM1|memRAM[8][12]~q\ $end
$var wire 1 m< \BLOCO_MEM|RAM1|memRAM[9][12]~q\ $end
$var wire 1 n< \BLOCO_MEM|RAM1|memRAM[24][12]~q\ $end
$var wire 1 o< \BLOCO_MEM|RAM1|memRAM[25][12]~q\ $end
$var wire 1 p< \BLOCO_MEM|RAM1|Mux19~1_combout\ $end
$var wire 1 q< \BLOCO_MEM|RAM1|memRAM[4][12]~q\ $end
$var wire 1 r< \BLOCO_MEM|RAM1|memRAM[5][12]~q\ $end
$var wire 1 s< \BLOCO_MEM|RAM1|memRAM[20][12]~q\ $end
$var wire 1 t< \BLOCO_MEM|RAM1|memRAM[21][12]~q\ $end
$var wire 1 u< \BLOCO_MEM|RAM1|Mux19~2_combout\ $end
$var wire 1 v< \BLOCO_MEM|RAM1|memRAM[12][12]~q\ $end
$var wire 1 w< \BLOCO_MEM|RAM1|memRAM[13][12]~q\ $end
$var wire 1 x< \BLOCO_MEM|RAM1|memRAM[28][12]~q\ $end
$var wire 1 y< \BLOCO_MEM|RAM1|memRAM[29][12]~q\ $end
$var wire 1 z< \BLOCO_MEM|RAM1|Mux19~3_combout\ $end
$var wire 1 {< \BLOCO_MEM|RAM1|Mux19~4_combout\ $end
$var wire 1 |< \BLOCO_MEM|RAM1|memRAM[32][12]~q\ $end
$var wire 1 }< \BLOCO_MEM|RAM1|memRAM[40][12]~q\ $end
$var wire 1 ~< \BLOCO_MEM|RAM1|memRAM[33][12]~q\ $end
$var wire 1 != \BLOCO_MEM|RAM1|memRAM[41][12]~q\ $end
$var wire 1 "= \BLOCO_MEM|RAM1|Mux19~5_combout\ $end
$var wire 1 #= \BLOCO_MEM|RAM1|memRAM[36][12]~q\ $end
$var wire 1 $= \BLOCO_MEM|RAM1|memRAM[44][12]~q\ $end
$var wire 1 %= \BLOCO_MEM|RAM1|memRAM[37][12]~q\ $end
$var wire 1 &= \BLOCO_MEM|RAM1|memRAM[45][12]~q\ $end
$var wire 1 '= \BLOCO_MEM|RAM1|Mux19~6_combout\ $end
$var wire 1 (= \BLOCO_MEM|RAM1|memRAM[48][12]~q\ $end
$var wire 1 )= \BLOCO_MEM|RAM1|memRAM[56][12]~q\ $end
$var wire 1 *= \BLOCO_MEM|RAM1|memRAM[49][12]~q\ $end
$var wire 1 += \BLOCO_MEM|RAM1|memRAM[57][12]~q\ $end
$var wire 1 ,= \BLOCO_MEM|RAM1|Mux19~7_combout\ $end
$var wire 1 -= \BLOCO_MEM|RAM1|memRAM[52][12]~q\ $end
$var wire 1 .= \BLOCO_MEM|RAM1|memRAM[60][12]~q\ $end
$var wire 1 /= \BLOCO_MEM|RAM1|memRAM[53][12]~q\ $end
$var wire 1 0= \BLOCO_MEM|RAM1|memRAM[61][12]~q\ $end
$var wire 1 1= \BLOCO_MEM|RAM1|Mux19~8_combout\ $end
$var wire 1 2= \BLOCO_MEM|RAM1|Mux19~9_combout\ $end
$var wire 1 3= \BLOCO_MEM|RAM1|memRAM[2][12]~q\ $end
$var wire 1 4= \BLOCO_MEM|RAM1|memRAM[6][12]~q\ $end
$var wire 1 5= \BLOCO_MEM|RAM1|memRAM[3][12]~q\ $end
$var wire 1 6= \BLOCO_MEM|RAM1|memRAM[7][12]~q\ $end
$var wire 1 7= \BLOCO_MEM|RAM1|Mux19~10_combout\ $end
$var wire 1 8= \BLOCO_MEM|RAM1|memRAM[10][12]~q\ $end
$var wire 1 9= \BLOCO_MEM|RAM1|memRAM[14][12]~q\ $end
$var wire 1 := \BLOCO_MEM|RAM1|memRAM[11][12]~q\ $end
$var wire 1 ;= \BLOCO_MEM|RAM1|memRAM[15][12]~q\ $end
$var wire 1 <= \BLOCO_MEM|RAM1|Mux19~11_combout\ $end
$var wire 1 == \BLOCO_MEM|RAM1|memRAM[18][12]~q\ $end
$var wire 1 >= \BLOCO_MEM|RAM1|memRAM[22][12]~q\ $end
$var wire 1 ?= \BLOCO_MEM|RAM1|memRAM[19][12]~q\ $end
$var wire 1 @= \BLOCO_MEM|RAM1|memRAM[23][12]~q\ $end
$var wire 1 A= \BLOCO_MEM|RAM1|Mux19~12_combout\ $end
$var wire 1 B= \BLOCO_MEM|RAM1|memRAM[26][12]~q\ $end
$var wire 1 C= \BLOCO_MEM|RAM1|memRAM[30][12]~q\ $end
$var wire 1 D= \BLOCO_MEM|RAM1|memRAM[27][12]~q\ $end
$var wire 1 E= \BLOCO_MEM|RAM1|memRAM[31][12]~q\ $end
$var wire 1 F= \BLOCO_MEM|RAM1|Mux19~13_combout\ $end
$var wire 1 G= \BLOCO_MEM|RAM1|Mux19~14_combout\ $end
$var wire 1 H= \BLOCO_MEM|RAM1|memRAM[34][12]~q\ $end
$var wire 1 I= \BLOCO_MEM|RAM1|memRAM[35][12]~q\ $end
$var wire 1 J= \BLOCO_MEM|RAM1|memRAM[50][12]~q\ $end
$var wire 1 K= \BLOCO_MEM|RAM1|memRAM[51][12]~q\ $end
$var wire 1 L= \BLOCO_MEM|RAM1|Mux19~15_combout\ $end
$var wire 1 M= \BLOCO_MEM|RAM1|memRAM[42][12]~q\ $end
$var wire 1 N= \BLOCO_MEM|RAM1|memRAM[43][12]~q\ $end
$var wire 1 O= \BLOCO_MEM|RAM1|memRAM[58][12]~q\ $end
$var wire 1 P= \BLOCO_MEM|RAM1|memRAM[59][12]~q\ $end
$var wire 1 Q= \BLOCO_MEM|RAM1|Mux19~16_combout\ $end
$var wire 1 R= \BLOCO_MEM|RAM1|memRAM[38][12]~q\ $end
$var wire 1 S= \BLOCO_MEM|RAM1|memRAM[39][12]~q\ $end
$var wire 1 T= \BLOCO_MEM|RAM1|memRAM[54][12]~q\ $end
$var wire 1 U= \BLOCO_MEM|RAM1|memRAM[55][12]~q\ $end
$var wire 1 V= \BLOCO_MEM|RAM1|Mux19~17_combout\ $end
$var wire 1 W= \BLOCO_MEM|RAM1|memRAM[46][12]~q\ $end
$var wire 1 X= \BLOCO_MEM|RAM1|memRAM[47][12]~q\ $end
$var wire 1 Y= \BLOCO_MEM|RAM1|memRAM[62][12]~q\ $end
$var wire 1 Z= \BLOCO_MEM|RAM1|memRAM[63][12]~q\ $end
$var wire 1 [= \BLOCO_MEM|RAM1|Mux19~18_combout\ $end
$var wire 1 \= \BLOCO_MEM|RAM1|Mux19~19_combout\ $end
$var wire 1 ]= \BLOCO_MEM|RAM1|Mux19~20_combout\ $end
$var wire 1 ^= \BLOCO_MEM|RAM1|Dado_out[12]~52_combout\ $end
$var wire 1 _= \BLOCO_EX|ULA1|ULA13|Somador|saida~0_combout\ $end
$var wire 1 `= \BLOCO_EX|ULA1|ULA11|MuxOperacao|Equal2~0_combout\ $end
$var wire 1 a= \BLOCO_EX|ULA1|ULA13|InverterOuNao|saida_MUX[0]~0_combout\ $end
$var wire 1 b= \BLOCO_EX|ULA1|ULA13|MuxOperacao|MUX_OUT[0]~0_combout\ $end
$var wire 1 c= \BLOCO_EX|ULA1|ULA13|MuxOperacao|MUX_OUT[0]~1_combout\ $end
$var wire 1 d= \BLOCO_EX|Somador2|Add0~62\ $end
$var wire 1 e= \BLOCO_EX|Somador2|Add0~73_sumout\ $end
$var wire 1 f= \MUX_JR|saida_MUX[12]~18_combout\ $end
$var wire 1 g= \BLOCO_IF|Somador1|Add0~62\ $end
$var wire 1 h= \BLOCO_IF|Somador1|Add0~73_sumout\ $end
$var wire 1 i= \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[12]~20_combout\ $end
$var wire 1 j= \BLOCO_ID|BANCO_REG|registrador[12][12]~q\ $end
$var wire 1 k= \BLOCO_ID|BANCO_REG|saidaA[12]~132_combout\ $end
$var wire 1 l= \BLOCO_ID|BANCO_REG|saidaA[12]~133_combout\ $end
$var wire 1 m= \BLOCO_ID|BANCO_REG|saidaA[12]~134_combout\ $end
$var wire 1 n= \BLOCO_ID|BANCO_REG|saidaA[12]~135_combout\ $end
$var wire 1 o= \BLOCO_ID|BANCO_REG|registrador[16][12]~q\ $end
$var wire 1 p= \BLOCO_ID|BANCO_REG|registrador[20][12]~q\ $end
$var wire 1 q= \BLOCO_ID|BANCO_REG|registrador[24][12]~q\ $end
$var wire 1 r= \BLOCO_ID|BANCO_REG|registrador[28][12]~q\ $end
$var wire 1 s= \BLOCO_ID|BANCO_REG|saidaA[12]~136_combout\ $end
$var wire 1 t= \BLOCO_ID|BANCO_REG|registrador[17][12]~q\ $end
$var wire 1 u= \BLOCO_ID|BANCO_REG|registrador[21][12]~q\ $end
$var wire 1 v= \BLOCO_ID|BANCO_REG|registrador[25][12]~q\ $end
$var wire 1 w= \BLOCO_ID|BANCO_REG|registrador[29][12]~q\ $end
$var wire 1 x= \BLOCO_ID|BANCO_REG|saidaA[12]~137_combout\ $end
$var wire 1 y= \BLOCO_ID|BANCO_REG|registrador[18][12]~q\ $end
$var wire 1 z= \BLOCO_ID|BANCO_REG|registrador[22][12]~q\ $end
$var wire 1 {= \BLOCO_ID|BANCO_REG|registrador[26][12]~q\ $end
$var wire 1 |= \BLOCO_ID|BANCO_REG|registrador[30][12]~q\ $end
$var wire 1 }= \BLOCO_ID|BANCO_REG|saidaA[12]~138_combout\ $end
$var wire 1 ~= \BLOCO_ID|BANCO_REG|registrador[19][12]~q\ $end
$var wire 1 !> \BLOCO_ID|BANCO_REG|registrador[23][12]~q\ $end
$var wire 1 "> \BLOCO_ID|BANCO_REG|registrador[27][12]~q\ $end
$var wire 1 #> \BLOCO_ID|BANCO_REG|registrador[31][12]~q\ $end
$var wire 1 $> \BLOCO_ID|BANCO_REG|saidaA[12]~139_combout\ $end
$var wire 1 %> \BLOCO_ID|BANCO_REG|saidaA[12]~140_combout\ $end
$var wire 1 &> \BLOCO_ID|BANCO_REG|saidaA[12]~141_combout\ $end
$var wire 1 '> \BLOCO_ID|BANCO_REG|saidaA[12]~142_combout\ $end
$var wire 1 (> \BLOCO_ID|BANCO_REG|registrador[0][13]~q\ $end
$var wire 1 )> \BLOCO_ID|BANCO_REG|registrador[4][13]~q\ $end
$var wire 1 *> \BLOCO_ID|BANCO_REG|registrador[8][13]~q\ $end
$var wire 1 +> \BLOCO_ID|BANCO_REG|saidaB[13]~65_combout\ $end
$var wire 1 ,> \BLOCO_ID|BANCO_REG|registrador[1][13]~q\ $end
$var wire 1 -> \BLOCO_ID|BANCO_REG|registrador[5][13]~q\ $end
$var wire 1 .> \BLOCO_ID|BANCO_REG|registrador[9][13]~q\ $end
$var wire 1 /> \BLOCO_ID|BANCO_REG|registrador[13][13]~q\ $end
$var wire 1 0> \BLOCO_ID|BANCO_REG|saidaB[13]~66_combout\ $end
$var wire 1 1> \BLOCO_ID|BANCO_REG|registrador[2][13]~q\ $end
$var wire 1 2> \BLOCO_ID|BANCO_REG|registrador[6][13]~q\ $end
$var wire 1 3> \BLOCO_ID|BANCO_REG|registrador[10][13]~q\ $end
$var wire 1 4> \BLOCO_ID|BANCO_REG|registrador[14][13]~q\ $end
$var wire 1 5> \BLOCO_ID|BANCO_REG|saidaB[13]~67_combout\ $end
$var wire 1 6> \BLOCO_ID|BANCO_REG|registrador[3][13]~q\ $end
$var wire 1 7> \BLOCO_ID|BANCO_REG|registrador[7][13]~q\ $end
$var wire 1 8> \BLOCO_ID|BANCO_REG|registrador[11][13]~q\ $end
$var wire 1 9> \BLOCO_ID|BANCO_REG|registrador[15][13]~q\ $end
$var wire 1 :> \BLOCO_ID|BANCO_REG|saidaB[13]~68_combout\ $end
$var wire 1 ;> \BLOCO_ID|BANCO_REG|saidaB[13]~69_combout\ $end
$var wire 1 <> \BLOCO_MEM|RAM1|memRAM[0][13]~q\ $end
$var wire 1 => \BLOCO_MEM|RAM1|memRAM[32][13]~q\ $end
$var wire 1 >> \BLOCO_MEM|RAM1|memRAM[2][13]~q\ $end
$var wire 1 ?> \BLOCO_MEM|RAM1|memRAM[34][13]~q\ $end
$var wire 1 @> \BLOCO_MEM|RAM1|Mux18~0_combout\ $end
$var wire 1 A> \BLOCO_MEM|RAM1|memRAM[1][13]~q\ $end
$var wire 1 B> \BLOCO_MEM|RAM1|memRAM[33][13]~q\ $end
$var wire 1 C> \BLOCO_MEM|RAM1|memRAM[3][13]~q\ $end
$var wire 1 D> \BLOCO_MEM|RAM1|memRAM[35][13]~q\ $end
$var wire 1 E> \BLOCO_MEM|RAM1|Mux18~1_combout\ $end
$var wire 1 F> \BLOCO_MEM|RAM1|memRAM[16][13]~q\ $end
$var wire 1 G> \BLOCO_MEM|RAM1|memRAM[48][13]~q\ $end
$var wire 1 H> \BLOCO_MEM|RAM1|memRAM[18][13]~q\ $end
$var wire 1 I> \BLOCO_MEM|RAM1|memRAM[50][13]~q\ $end
$var wire 1 J> \BLOCO_MEM|RAM1|Mux18~2_combout\ $end
$var wire 1 K> \BLOCO_MEM|RAM1|memRAM[17][13]~q\ $end
$var wire 1 L> \BLOCO_MEM|RAM1|memRAM[49][13]~q\ $end
$var wire 1 M> \BLOCO_MEM|RAM1|memRAM[19][13]~q\ $end
$var wire 1 N> \BLOCO_MEM|RAM1|memRAM[51][13]~q\ $end
$var wire 1 O> \BLOCO_MEM|RAM1|Mux18~3_combout\ $end
$var wire 1 P> \BLOCO_MEM|RAM1|Mux18~4_combout\ $end
$var wire 1 Q> \BLOCO_MEM|RAM1|memRAM[4][13]~q\ $end
$var wire 1 R> \BLOCO_MEM|RAM1|memRAM[36][13]~q\ $end
$var wire 1 S> \BLOCO_MEM|RAM1|memRAM[6][13]~q\ $end
$var wire 1 T> \BLOCO_MEM|RAM1|memRAM[38][13]~q\ $end
$var wire 1 U> \BLOCO_MEM|RAM1|Mux18~5_combout\ $end
$var wire 1 V> \BLOCO_MEM|RAM1|memRAM[5][13]~q\ $end
$var wire 1 W> \BLOCO_MEM|RAM1|memRAM[37][13]~q\ $end
$var wire 1 X> \BLOCO_MEM|RAM1|memRAM[7][13]~q\ $end
$var wire 1 Y> \BLOCO_MEM|RAM1|memRAM[39][13]~q\ $end
$var wire 1 Z> \BLOCO_MEM|RAM1|Mux18~6_combout\ $end
$var wire 1 [> \BLOCO_MEM|RAM1|memRAM[20][13]~q\ $end
$var wire 1 \> \BLOCO_MEM|RAM1|memRAM[52][13]~q\ $end
$var wire 1 ]> \BLOCO_MEM|RAM1|memRAM[22][13]~q\ $end
$var wire 1 ^> \BLOCO_MEM|RAM1|memRAM[54][13]~q\ $end
$var wire 1 _> \BLOCO_MEM|RAM1|Mux18~7_combout\ $end
$var wire 1 `> \BLOCO_MEM|RAM1|memRAM[21][13]~q\ $end
$var wire 1 a> \BLOCO_MEM|RAM1|memRAM[53][13]~q\ $end
$var wire 1 b> \BLOCO_MEM|RAM1|memRAM[23][13]~q\ $end
$var wire 1 c> \BLOCO_MEM|RAM1|memRAM[55][13]~q\ $end
$var wire 1 d> \BLOCO_MEM|RAM1|Mux18~8_combout\ $end
$var wire 1 e> \BLOCO_MEM|RAM1|Mux18~9_combout\ $end
$var wire 1 f> \BLOCO_MEM|RAM1|memRAM[8][13]~q\ $end
$var wire 1 g> \BLOCO_MEM|RAM1|memRAM[40][13]~q\ $end
$var wire 1 h> \BLOCO_MEM|RAM1|memRAM[10][13]~q\ $end
$var wire 1 i> \BLOCO_MEM|RAM1|memRAM[42][13]~q\ $end
$var wire 1 j> \BLOCO_MEM|RAM1|Mux18~10_combout\ $end
$var wire 1 k> \BLOCO_MEM|RAM1|memRAM[9][13]~q\ $end
$var wire 1 l> \BLOCO_MEM|RAM1|memRAM[41][13]~q\ $end
$var wire 1 m> \BLOCO_MEM|RAM1|memRAM[11][13]~q\ $end
$var wire 1 n> \BLOCO_MEM|RAM1|memRAM[43][13]~q\ $end
$var wire 1 o> \BLOCO_MEM|RAM1|Mux18~11_combout\ $end
$var wire 1 p> \BLOCO_MEM|RAM1|memRAM[24][13]~q\ $end
$var wire 1 q> \BLOCO_MEM|RAM1|memRAM[56][13]~q\ $end
$var wire 1 r> \BLOCO_MEM|RAM1|memRAM[26][13]~q\ $end
$var wire 1 s> \BLOCO_MEM|RAM1|memRAM[58][13]~q\ $end
$var wire 1 t> \BLOCO_MEM|RAM1|Mux18~12_combout\ $end
$var wire 1 u> \BLOCO_MEM|RAM1|memRAM[25][13]~q\ $end
$var wire 1 v> \BLOCO_MEM|RAM1|memRAM[57][13]~q\ $end
$var wire 1 w> \BLOCO_MEM|RAM1|memRAM[27][13]~q\ $end
$var wire 1 x> \BLOCO_MEM|RAM1|memRAM[59][13]~q\ $end
$var wire 1 y> \BLOCO_MEM|RAM1|Mux18~13_combout\ $end
$var wire 1 z> \BLOCO_MEM|RAM1|Mux18~14_combout\ $end
$var wire 1 {> \BLOCO_MEM|RAM1|memRAM[12][13]~q\ $end
$var wire 1 |> \BLOCO_MEM|RAM1|memRAM[44][13]~q\ $end
$var wire 1 }> \BLOCO_MEM|RAM1|memRAM[28][13]~q\ $end
$var wire 1 ~> \BLOCO_MEM|RAM1|memRAM[60][13]~q\ $end
$var wire 1 !? \BLOCO_MEM|RAM1|Mux18~15_combout\ $end
$var wire 1 "? \BLOCO_MEM|RAM1|memRAM[13][13]~q\ $end
$var wire 1 #? \BLOCO_MEM|RAM1|memRAM[45][13]~q\ $end
$var wire 1 $? \BLOCO_MEM|RAM1|memRAM[29][13]~q\ $end
$var wire 1 %? \BLOCO_MEM|RAM1|memRAM[61][13]~q\ $end
$var wire 1 &? \BLOCO_MEM|RAM1|Mux18~16_combout\ $end
$var wire 1 '? \BLOCO_MEM|RAM1|memRAM[14][13]~q\ $end
$var wire 1 (? \BLOCO_MEM|RAM1|memRAM[46][13]~q\ $end
$var wire 1 )? \BLOCO_MEM|RAM1|memRAM[30][13]~q\ $end
$var wire 1 *? \BLOCO_MEM|RAM1|memRAM[62][13]~q\ $end
$var wire 1 +? \BLOCO_MEM|RAM1|Mux18~17_combout\ $end
$var wire 1 ,? \BLOCO_MEM|RAM1|memRAM[15][13]~q\ $end
$var wire 1 -? \BLOCO_MEM|RAM1|memRAM[47][13]~q\ $end
$var wire 1 .? \BLOCO_MEM|RAM1|memRAM[31][13]~q\ $end
$var wire 1 /? \BLOCO_MEM|RAM1|memRAM[63][13]~q\ $end
$var wire 1 0? \BLOCO_MEM|RAM1|Mux18~18_combout\ $end
$var wire 1 1? \BLOCO_MEM|RAM1|Mux18~19_combout\ $end
$var wire 1 2? \BLOCO_MEM|RAM1|Mux18~20_combout\ $end
$var wire 1 3? \BLOCO_MEM|RAM1|Dado_out[13]~54_combout\ $end
$var wire 1 4? \BLOCO_EX|ULA1|ULA14|MuxOperacao|MUX_OUT[0]~1_combout\ $end
$var wire 1 5? \BLOCO_EX|ULA1|ULA14|MuxOperacao|MUX_OUT[0]~2_combout\ $end
$var wire 1 6? \BLOCO_EX|ULA1|ULA14|MuxOperacao|MUX_OUT[0]~3_combout\ $end
$var wire 1 7? \BLOCO_EX|ULA1|ULA14|MuxOperacao|MUX_OUT[0]~4_combout\ $end
$var wire 1 8? \BLOCO_EX|ULA1|ULA14|MuxOperacao|MUX_OUT[0]~0_combout\ $end
$var wire 1 9? \BLOCO_EX|Somador2|Add0~74\ $end
$var wire 1 :? \BLOCO_EX|Somador2|Add0~81_sumout\ $end
$var wire 1 ;? \MUX_JR|saida_MUX[13]~20_combout\ $end
$var wire 1 <? \BLOCO_IF|Somador1|Add0~74\ $end
$var wire 1 =? \BLOCO_IF|Somador1|Add0~81_sumout\ $end
$var wire 1 >? \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[13]~22_combout\ $end
$var wire 1 ?? \BLOCO_ID|BANCO_REG|registrador[12][13]~q\ $end
$var wire 1 @? \BLOCO_ID|BANCO_REG|saidaA[13]~143_combout\ $end
$var wire 1 A? \BLOCO_ID|BANCO_REG|saidaA[13]~144_combout\ $end
$var wire 1 B? \BLOCO_ID|BANCO_REG|saidaA[13]~145_combout\ $end
$var wire 1 C? \BLOCO_ID|BANCO_REG|saidaA[13]~146_combout\ $end
$var wire 1 D? \BLOCO_ID|BANCO_REG|registrador[16][13]~q\ $end
$var wire 1 E? \BLOCO_ID|BANCO_REG|registrador[20][13]~q\ $end
$var wire 1 F? \BLOCO_ID|BANCO_REG|registrador[24][13]~q\ $end
$var wire 1 G? \BLOCO_ID|BANCO_REG|registrador[28][13]~q\ $end
$var wire 1 H? \BLOCO_ID|BANCO_REG|saidaA[13]~147_combout\ $end
$var wire 1 I? \BLOCO_ID|BANCO_REG|registrador[17][13]~q\ $end
$var wire 1 J? \BLOCO_ID|BANCO_REG|registrador[21][13]~q\ $end
$var wire 1 K? \BLOCO_ID|BANCO_REG|registrador[25][13]~q\ $end
$var wire 1 L? \BLOCO_ID|BANCO_REG|registrador[29][13]~q\ $end
$var wire 1 M? \BLOCO_ID|BANCO_REG|saidaA[13]~148_combout\ $end
$var wire 1 N? \BLOCO_ID|BANCO_REG|registrador[18][13]~q\ $end
$var wire 1 O? \BLOCO_ID|BANCO_REG|registrador[22][13]~q\ $end
$var wire 1 P? \BLOCO_ID|BANCO_REG|registrador[26][13]~q\ $end
$var wire 1 Q? \BLOCO_ID|BANCO_REG|registrador[30][13]~q\ $end
$var wire 1 R? \BLOCO_ID|BANCO_REG|saidaA[13]~149_combout\ $end
$var wire 1 S? \BLOCO_ID|BANCO_REG|registrador[19][13]~q\ $end
$var wire 1 T? \BLOCO_ID|BANCO_REG|registrador[23][13]~q\ $end
$var wire 1 U? \BLOCO_ID|BANCO_REG|registrador[27][13]~q\ $end
$var wire 1 V? \BLOCO_ID|BANCO_REG|registrador[31][13]~q\ $end
$var wire 1 W? \BLOCO_ID|BANCO_REG|saidaA[13]~150_combout\ $end
$var wire 1 X? \BLOCO_ID|BANCO_REG|saidaA[13]~151_combout\ $end
$var wire 1 Y? \BLOCO_ID|BANCO_REG|saidaA[13]~152_combout\ $end
$var wire 1 Z? \BLOCO_ID|BANCO_REG|saidaA[13]~153_combout\ $end
$var wire 1 [? \BLOCO_EX|ULA1|ULA14|Somador|saida~0_combout\ $end
$var wire 1 \? \BLOCO_EX|ULA1|ULA14|Somador|cOut~0_combout\ $end
$var wire 1 ]? \BLOCO_EX|ULA1|ULA14|Somador|cOut~1_combout\ $end
$var wire 1 ^? \BLOCO_ID|BANCO_REG|registrador[0][14]~q\ $end
$var wire 1 _? \BLOCO_ID|BANCO_REG|registrador[1][14]~q\ $end
$var wire 1 `? \BLOCO_ID|BANCO_REG|registrador[2][14]~q\ $end
$var wire 1 a? \BLOCO_ID|BANCO_REG|registrador[3][14]~q\ $end
$var wire 1 b? \BLOCO_ID|BANCO_REG|saidaB[14]~70_combout\ $end
$var wire 1 c? \BLOCO_ID|BANCO_REG|registrador[4][14]~q\ $end
$var wire 1 d? \BLOCO_ID|BANCO_REG|registrador[5][14]~q\ $end
$var wire 1 e? \BLOCO_ID|BANCO_REG|registrador[6][14]~q\ $end
$var wire 1 f? \BLOCO_ID|BANCO_REG|registrador[7][14]~q\ $end
$var wire 1 g? \BLOCO_ID|BANCO_REG|saidaB[14]~71_combout\ $end
$var wire 1 h? \BLOCO_ID|BANCO_REG|registrador[8][14]~q\ $end
$var wire 1 i? \BLOCO_ID|BANCO_REG|registrador[9][14]~q\ $end
$var wire 1 j? \BLOCO_ID|BANCO_REG|registrador[10][14]~q\ $end
$var wire 1 k? \BLOCO_ID|BANCO_REG|registrador[11][14]~q\ $end
$var wire 1 l? \BLOCO_ID|BANCO_REG|saidaB[14]~72_combout\ $end
$var wire 1 m? \BLOCO_ID|BANCO_REG|registrador[13][14]~q\ $end
$var wire 1 n? \BLOCO_ID|BANCO_REG|registrador[14][14]~q\ $end
$var wire 1 o? \BLOCO_ID|BANCO_REG|registrador[15][14]~q\ $end
$var wire 1 p? \BLOCO_ID|BANCO_REG|saidaB[14]~73_combout\ $end
$var wire 1 q? \BLOCO_ID|BANCO_REG|saidaB[14]~74_combout\ $end
$var wire 1 r? \BLOCO_MEM|RAM1|memRAM[0][14]~q\ $end
$var wire 1 s? \BLOCO_MEM|RAM1|memRAM[8][14]~q\ $end
$var wire 1 t? \BLOCO_MEM|RAM1|memRAM[4][14]~q\ $end
$var wire 1 u? \BLOCO_MEM|RAM1|memRAM[12][14]~q\ $end
$var wire 1 v? \BLOCO_MEM|RAM1|Mux17~0_combout\ $end
$var wire 1 w? \BLOCO_MEM|RAM1|memRAM[1][14]~q\ $end
$var wire 1 x? \BLOCO_MEM|RAM1|memRAM[9][14]~q\ $end
$var wire 1 y? \BLOCO_MEM|RAM1|memRAM[5][14]~q\ $end
$var wire 1 z? \BLOCO_MEM|RAM1|memRAM[13][14]~q\ $end
$var wire 1 {? \BLOCO_MEM|RAM1|Mux17~1_combout\ $end
$var wire 1 |? \BLOCO_MEM|RAM1|memRAM[2][14]~q\ $end
$var wire 1 }? \BLOCO_MEM|RAM1|memRAM[10][14]~q\ $end
$var wire 1 ~? \BLOCO_MEM|RAM1|memRAM[6][14]~q\ $end
$var wire 1 !@ \BLOCO_MEM|RAM1|memRAM[14][14]~q\ $end
$var wire 1 "@ \BLOCO_MEM|RAM1|Mux17~2_combout\ $end
$var wire 1 #@ \BLOCO_MEM|RAM1|memRAM[3][14]~q\ $end
$var wire 1 $@ \BLOCO_MEM|RAM1|memRAM[11][14]~q\ $end
$var wire 1 %@ \BLOCO_MEM|RAM1|memRAM[7][14]~q\ $end
$var wire 1 &@ \BLOCO_MEM|RAM1|memRAM[15][14]~q\ $end
$var wire 1 '@ \BLOCO_MEM|RAM1|Mux17~3_combout\ $end
$var wire 1 (@ \BLOCO_MEM|RAM1|Mux17~4_combout\ $end
$var wire 1 )@ \BLOCO_MEM|RAM1|memRAM[32][14]~q\ $end
$var wire 1 *@ \BLOCO_MEM|RAM1|memRAM[36][14]~q\ $end
$var wire 1 +@ \BLOCO_MEM|RAM1|memRAM[33][14]~q\ $end
$var wire 1 ,@ \BLOCO_MEM|RAM1|memRAM[37][14]~q\ $end
$var wire 1 -@ \BLOCO_MEM|RAM1|Mux17~5_combout\ $end
$var wire 1 .@ \BLOCO_MEM|RAM1|memRAM[40][14]~q\ $end
$var wire 1 /@ \BLOCO_MEM|RAM1|memRAM[44][14]~q\ $end
$var wire 1 0@ \BLOCO_MEM|RAM1|memRAM[41][14]~q\ $end
$var wire 1 1@ \BLOCO_MEM|RAM1|memRAM[45][14]~q\ $end
$var wire 1 2@ \BLOCO_MEM|RAM1|Mux17~6_combout\ $end
$var wire 1 3@ \BLOCO_MEM|RAM1|memRAM[34][14]~q\ $end
$var wire 1 4@ \BLOCO_MEM|RAM1|memRAM[38][14]~q\ $end
$var wire 1 5@ \BLOCO_MEM|RAM1|memRAM[35][14]~q\ $end
$var wire 1 6@ \BLOCO_MEM|RAM1|memRAM[39][14]~q\ $end
$var wire 1 7@ \BLOCO_MEM|RAM1|Mux17~7_combout\ $end
$var wire 1 8@ \BLOCO_MEM|RAM1|memRAM[42][14]~q\ $end
$var wire 1 9@ \BLOCO_MEM|RAM1|memRAM[46][14]~q\ $end
$var wire 1 :@ \BLOCO_MEM|RAM1|memRAM[43][14]~q\ $end
$var wire 1 ;@ \BLOCO_MEM|RAM1|memRAM[47][14]~q\ $end
$var wire 1 <@ \BLOCO_MEM|RAM1|Mux17~8_combout\ $end
$var wire 1 =@ \BLOCO_MEM|RAM1|Mux17~9_combout\ $end
$var wire 1 >@ \BLOCO_MEM|RAM1|memRAM[16][14]~q\ $end
$var wire 1 ?@ \BLOCO_MEM|RAM1|memRAM[24][14]~q\ $end
$var wire 1 @@ \BLOCO_MEM|RAM1|memRAM[20][14]~q\ $end
$var wire 1 A@ \BLOCO_MEM|RAM1|memRAM[28][14]~q\ $end
$var wire 1 B@ \BLOCO_MEM|RAM1|Mux17~10_combout\ $end
$var wire 1 C@ \BLOCO_MEM|RAM1|memRAM[17][14]~q\ $end
$var wire 1 D@ \BLOCO_MEM|RAM1|memRAM[25][14]~q\ $end
$var wire 1 E@ \BLOCO_MEM|RAM1|memRAM[21][14]~q\ $end
$var wire 1 F@ \BLOCO_MEM|RAM1|memRAM[29][14]~q\ $end
$var wire 1 G@ \BLOCO_MEM|RAM1|Mux17~11_combout\ $end
$var wire 1 H@ \BLOCO_MEM|RAM1|memRAM[18][14]~q\ $end
$var wire 1 I@ \BLOCO_MEM|RAM1|memRAM[26][14]~q\ $end
$var wire 1 J@ \BLOCO_MEM|RAM1|memRAM[22][14]~q\ $end
$var wire 1 K@ \BLOCO_MEM|RAM1|memRAM[30][14]~q\ $end
$var wire 1 L@ \BLOCO_MEM|RAM1|Mux17~12_combout\ $end
$var wire 1 M@ \BLOCO_MEM|RAM1|memRAM[19][14]~q\ $end
$var wire 1 N@ \BLOCO_MEM|RAM1|memRAM[27][14]~q\ $end
$var wire 1 O@ \BLOCO_MEM|RAM1|memRAM[23][14]~q\ $end
$var wire 1 P@ \BLOCO_MEM|RAM1|memRAM[31][14]~q\ $end
$var wire 1 Q@ \BLOCO_MEM|RAM1|Mux17~13_combout\ $end
$var wire 1 R@ \BLOCO_MEM|RAM1|Mux17~14_combout\ $end
$var wire 1 S@ \BLOCO_MEM|RAM1|memRAM[48][14]~q\ $end
$var wire 1 T@ \BLOCO_MEM|RAM1|memRAM[56][14]~q\ $end
$var wire 1 U@ \BLOCO_MEM|RAM1|memRAM[50][14]~q\ $end
$var wire 1 V@ \BLOCO_MEM|RAM1|memRAM[58][14]~q\ $end
$var wire 1 W@ \BLOCO_MEM|RAM1|Mux17~15_combout\ $end
$var wire 1 X@ \BLOCO_MEM|RAM1|memRAM[52][14]~q\ $end
$var wire 1 Y@ \BLOCO_MEM|RAM1|memRAM[60][14]~q\ $end
$var wire 1 Z@ \BLOCO_MEM|RAM1|memRAM[54][14]~q\ $end
$var wire 1 [@ \BLOCO_MEM|RAM1|memRAM[62][14]~q\ $end
$var wire 1 \@ \BLOCO_MEM|RAM1|Mux17~16_combout\ $end
$var wire 1 ]@ \BLOCO_MEM|RAM1|memRAM[49][14]~q\ $end
$var wire 1 ^@ \BLOCO_MEM|RAM1|memRAM[57][14]~q\ $end
$var wire 1 _@ \BLOCO_MEM|RAM1|memRAM[51][14]~q\ $end
$var wire 1 `@ \BLOCO_MEM|RAM1|memRAM[59][14]~q\ $end
$var wire 1 a@ \BLOCO_MEM|RAM1|Mux17~17_combout\ $end
$var wire 1 b@ \BLOCO_MEM|RAM1|memRAM[53][14]~q\ $end
$var wire 1 c@ \BLOCO_MEM|RAM1|memRAM[61][14]~q\ $end
$var wire 1 d@ \BLOCO_MEM|RAM1|memRAM[55][14]~q\ $end
$var wire 1 e@ \BLOCO_MEM|RAM1|memRAM[63][14]~q\ $end
$var wire 1 f@ \BLOCO_MEM|RAM1|Mux17~18_combout\ $end
$var wire 1 g@ \BLOCO_MEM|RAM1|Mux17~19_combout\ $end
$var wire 1 h@ \BLOCO_MEM|RAM1|Mux17~20_combout\ $end
$var wire 1 i@ \BLOCO_MEM|RAM1|Dado_out[14]~55_combout\ $end
$var wire 1 j@ \BLOCO_EX|ULA1|ULA15|InverterOuNao|saida_MUX[0]~0_combout\ $end
$var wire 1 k@ \BLOCO_EX|ULA1|ULA15|MuxOperacao|MUX_OUT[0]~0_combout\ $end
$var wire 1 l@ \BLOCO_EX|Somador2|Add0~82\ $end
$var wire 1 m@ \BLOCO_EX|Somador2|Add0~85_sumout\ $end
$var wire 1 n@ \MUX_JR|saida_MUX[14]~21_combout\ $end
$var wire 1 o@ \BLOCO_IF|Somador1|Add0~82\ $end
$var wire 1 p@ \BLOCO_IF|Somador1|Add0~85_sumout\ $end
$var wire 1 q@ \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[14]~23_combout\ $end
$var wire 1 r@ \BLOCO_ID|BANCO_REG|registrador[12][14]~q\ $end
$var wire 1 s@ \BLOCO_ID|BANCO_REG|saidaA[14]~154_combout\ $end
$var wire 1 t@ \BLOCO_ID|BANCO_REG|saidaA[14]~155_combout\ $end
$var wire 1 u@ \BLOCO_ID|BANCO_REG|saidaA[14]~156_combout\ $end
$var wire 1 v@ \BLOCO_ID|BANCO_REG|saidaA[14]~157_combout\ $end
$var wire 1 w@ \BLOCO_ID|BANCO_REG|registrador[16][14]~q\ $end
$var wire 1 x@ \BLOCO_ID|BANCO_REG|registrador[20][14]~q\ $end
$var wire 1 y@ \BLOCO_ID|BANCO_REG|registrador[24][14]~q\ $end
$var wire 1 z@ \BLOCO_ID|BANCO_REG|registrador[28][14]~q\ $end
$var wire 1 {@ \BLOCO_ID|BANCO_REG|saidaA[14]~158_combout\ $end
$var wire 1 |@ \BLOCO_ID|BANCO_REG|registrador[17][14]~q\ $end
$var wire 1 }@ \BLOCO_ID|BANCO_REG|registrador[21][14]~q\ $end
$var wire 1 ~@ \BLOCO_ID|BANCO_REG|registrador[25][14]~q\ $end
$var wire 1 !A \BLOCO_ID|BANCO_REG|registrador[29][14]~q\ $end
$var wire 1 "A \BLOCO_ID|BANCO_REG|saidaA[14]~159_combout\ $end
$var wire 1 #A \BLOCO_ID|BANCO_REG|registrador[18][14]~q\ $end
$var wire 1 $A \BLOCO_ID|BANCO_REG|registrador[22][14]~q\ $end
$var wire 1 %A \BLOCO_ID|BANCO_REG|registrador[26][14]~q\ $end
$var wire 1 &A \BLOCO_ID|BANCO_REG|registrador[30][14]~q\ $end
$var wire 1 'A \BLOCO_ID|BANCO_REG|saidaA[14]~160_combout\ $end
$var wire 1 (A \BLOCO_ID|BANCO_REG|registrador[19][14]~q\ $end
$var wire 1 )A \BLOCO_ID|BANCO_REG|registrador[23][14]~q\ $end
$var wire 1 *A \BLOCO_ID|BANCO_REG|registrador[27][14]~q\ $end
$var wire 1 +A \BLOCO_ID|BANCO_REG|registrador[31][14]~q\ $end
$var wire 1 ,A \BLOCO_ID|BANCO_REG|saidaA[14]~161_combout\ $end
$var wire 1 -A \BLOCO_ID|BANCO_REG|saidaA[14]~162_combout\ $end
$var wire 1 .A \BLOCO_ID|BANCO_REG|saidaA[14]~163_combout\ $end
$var wire 1 /A \BLOCO_ID|BANCO_REG|saidaA[14]~164_combout\ $end
$var wire 1 0A \BLOCO_ID|BANCO_REG|registrador[0][15]~q\ $end
$var wire 1 1A \BLOCO_ID|BANCO_REG|registrador[4][15]~q\ $end
$var wire 1 2A \BLOCO_ID|BANCO_REG|registrador[8][15]~q\ $end
$var wire 1 3A \BLOCO_ID|BANCO_REG|saidaB[15]~75_combout\ $end
$var wire 1 4A \BLOCO_ID|BANCO_REG|registrador[1][15]~q\ $end
$var wire 1 5A \BLOCO_ID|BANCO_REG|registrador[5][15]~q\ $end
$var wire 1 6A \BLOCO_ID|BANCO_REG|registrador[9][15]~q\ $end
$var wire 1 7A \BLOCO_ID|BANCO_REG|registrador[13][15]~q\ $end
$var wire 1 8A \BLOCO_ID|BANCO_REG|saidaB[15]~76_combout\ $end
$var wire 1 9A \BLOCO_ID|BANCO_REG|registrador[2][15]~q\ $end
$var wire 1 :A \BLOCO_ID|BANCO_REG|registrador[6][15]~q\ $end
$var wire 1 ;A \BLOCO_ID|BANCO_REG|registrador[10][15]~q\ $end
$var wire 1 <A \BLOCO_ID|BANCO_REG|registrador[14][15]~q\ $end
$var wire 1 =A \BLOCO_ID|BANCO_REG|saidaB[15]~77_combout\ $end
$var wire 1 >A \BLOCO_ID|BANCO_REG|registrador[3][15]~q\ $end
$var wire 1 ?A \BLOCO_ID|BANCO_REG|registrador[7][15]~q\ $end
$var wire 1 @A \BLOCO_ID|BANCO_REG|registrador[11][15]~q\ $end
$var wire 1 AA \BLOCO_ID|BANCO_REG|registrador[15][15]~q\ $end
$var wire 1 BA \BLOCO_ID|BANCO_REG|saidaB[15]~78_combout\ $end
$var wire 1 CA \BLOCO_ID|BANCO_REG|saidaB[15]~79_combout\ $end
$var wire 1 DA \BLOCO_MEM|RAM1|memRAM[0][15]~q\ $end
$var wire 1 EA \BLOCO_MEM|RAM1|memRAM[32][15]~q\ $end
$var wire 1 FA \BLOCO_MEM|RAM1|memRAM[16][15]~q\ $end
$var wire 1 GA \BLOCO_MEM|RAM1|memRAM[48][15]~q\ $end
$var wire 1 HA \BLOCO_MEM|RAM1|Mux16~0_combout\ $end
$var wire 1 IA \BLOCO_MEM|RAM1|memRAM[8][15]~q\ $end
$var wire 1 JA \BLOCO_MEM|RAM1|memRAM[40][15]~q\ $end
$var wire 1 KA \BLOCO_MEM|RAM1|memRAM[24][15]~q\ $end
$var wire 1 LA \BLOCO_MEM|RAM1|memRAM[56][15]~q\ $end
$var wire 1 MA \BLOCO_MEM|RAM1|Mux16~1_combout\ $end
$var wire 1 NA \BLOCO_MEM|RAM1|memRAM[4][15]~q\ $end
$var wire 1 OA \BLOCO_MEM|RAM1|memRAM[36][15]~q\ $end
$var wire 1 PA \BLOCO_MEM|RAM1|memRAM[20][15]~q\ $end
$var wire 1 QA \BLOCO_MEM|RAM1|memRAM[52][15]~q\ $end
$var wire 1 RA \BLOCO_MEM|RAM1|Mux16~2_combout\ $end
$var wire 1 SA \BLOCO_MEM|RAM1|memRAM[12][15]~q\ $end
$var wire 1 TA \BLOCO_MEM|RAM1|memRAM[44][15]~q\ $end
$var wire 1 UA \BLOCO_MEM|RAM1|memRAM[28][15]~q\ $end
$var wire 1 VA \BLOCO_MEM|RAM1|memRAM[60][15]~q\ $end
$var wire 1 WA \BLOCO_MEM|RAM1|Mux16~3_combout\ $end
$var wire 1 XA \BLOCO_MEM|RAM1|Mux16~4_combout\ $end
$var wire 1 YA \BLOCO_MEM|RAM1|memRAM[1][15]~q\ $end
$var wire 1 ZA \BLOCO_MEM|RAM1|memRAM[33][15]~q\ $end
$var wire 1 [A \BLOCO_MEM|RAM1|memRAM[17][15]~q\ $end
$var wire 1 \A \BLOCO_MEM|RAM1|memRAM[49][15]~q\ $end
$var wire 1 ]A \BLOCO_MEM|RAM1|Mux16~5_combout\ $end
$var wire 1 ^A \BLOCO_MEM|RAM1|memRAM[9][15]~q\ $end
$var wire 1 _A \BLOCO_MEM|RAM1|memRAM[41][15]~q\ $end
$var wire 1 `A \BLOCO_MEM|RAM1|memRAM[25][15]~q\ $end
$var wire 1 aA \BLOCO_MEM|RAM1|memRAM[57][15]~q\ $end
$var wire 1 bA \BLOCO_MEM|RAM1|Mux16~6_combout\ $end
$var wire 1 cA \BLOCO_MEM|RAM1|memRAM[5][15]~q\ $end
$var wire 1 dA \BLOCO_MEM|RAM1|memRAM[37][15]~q\ $end
$var wire 1 eA \BLOCO_MEM|RAM1|memRAM[21][15]~q\ $end
$var wire 1 fA \BLOCO_MEM|RAM1|memRAM[53][15]~q\ $end
$var wire 1 gA \BLOCO_MEM|RAM1|Mux16~7_combout\ $end
$var wire 1 hA \BLOCO_MEM|RAM1|memRAM[13][15]~q\ $end
$var wire 1 iA \BLOCO_MEM|RAM1|memRAM[45][15]~q\ $end
$var wire 1 jA \BLOCO_MEM|RAM1|memRAM[29][15]~q\ $end
$var wire 1 kA \BLOCO_MEM|RAM1|memRAM[61][15]~q\ $end
$var wire 1 lA \BLOCO_MEM|RAM1|Mux16~8_combout\ $end
$var wire 1 mA \BLOCO_MEM|RAM1|Mux16~9_combout\ $end
$var wire 1 nA \BLOCO_MEM|RAM1|memRAM[2][15]~q\ $end
$var wire 1 oA \BLOCO_MEM|RAM1|memRAM[34][15]~q\ $end
$var wire 1 pA \BLOCO_MEM|RAM1|memRAM[6][15]~q\ $end
$var wire 1 qA \BLOCO_MEM|RAM1|memRAM[38][15]~q\ $end
$var wire 1 rA \BLOCO_MEM|RAM1|Mux16~10_combout\ $end
$var wire 1 sA \BLOCO_MEM|RAM1|memRAM[10][15]~q\ $end
$var wire 1 tA \BLOCO_MEM|RAM1|memRAM[42][15]~q\ $end
$var wire 1 uA \BLOCO_MEM|RAM1|memRAM[14][15]~q\ $end
$var wire 1 vA \BLOCO_MEM|RAM1|memRAM[46][15]~q\ $end
$var wire 1 wA \BLOCO_MEM|RAM1|Mux16~11_combout\ $end
$var wire 1 xA \BLOCO_MEM|RAM1|memRAM[18][15]~q\ $end
$var wire 1 yA \BLOCO_MEM|RAM1|memRAM[50][15]~q\ $end
$var wire 1 zA \BLOCO_MEM|RAM1|memRAM[22][15]~q\ $end
$var wire 1 {A \BLOCO_MEM|RAM1|memRAM[54][15]~q\ $end
$var wire 1 |A \BLOCO_MEM|RAM1|Mux16~12_combout\ $end
$var wire 1 }A \BLOCO_MEM|RAM1|memRAM[26][15]~q\ $end
$var wire 1 ~A \BLOCO_MEM|RAM1|memRAM[58][15]~q\ $end
$var wire 1 !B \BLOCO_MEM|RAM1|memRAM[30][15]~q\ $end
$var wire 1 "B \BLOCO_MEM|RAM1|memRAM[62][15]~q\ $end
$var wire 1 #B \BLOCO_MEM|RAM1|Mux16~13_combout\ $end
$var wire 1 $B \BLOCO_MEM|RAM1|Mux16~14_combout\ $end
$var wire 1 %B \BLOCO_MEM|RAM1|memRAM[3][15]~q\ $end
$var wire 1 &B \BLOCO_MEM|RAM1|memRAM[11][15]~q\ $end
$var wire 1 'B \BLOCO_MEM|RAM1|memRAM[35][15]~q\ $end
$var wire 1 (B \BLOCO_MEM|RAM1|memRAM[43][15]~q\ $end
$var wire 1 )B \BLOCO_MEM|RAM1|Mux16~15_combout\ $end
$var wire 1 *B \BLOCO_MEM|RAM1|memRAM[7][15]~q\ $end
$var wire 1 +B \BLOCO_MEM|RAM1|memRAM[15][15]~q\ $end
$var wire 1 ,B \BLOCO_MEM|RAM1|memRAM[39][15]~q\ $end
$var wire 1 -B \BLOCO_MEM|RAM1|memRAM[47][15]~q\ $end
$var wire 1 .B \BLOCO_MEM|RAM1|Mux16~16_combout\ $end
$var wire 1 /B \BLOCO_MEM|RAM1|memRAM[19][15]~q\ $end
$var wire 1 0B \BLOCO_MEM|RAM1|memRAM[27][15]~q\ $end
$var wire 1 1B \BLOCO_MEM|RAM1|memRAM[51][15]~q\ $end
$var wire 1 2B \BLOCO_MEM|RAM1|memRAM[59][15]~q\ $end
$var wire 1 3B \BLOCO_MEM|RAM1|Mux16~17_combout\ $end
$var wire 1 4B \BLOCO_MEM|RAM1|memRAM[23][15]~q\ $end
$var wire 1 5B \BLOCO_MEM|RAM1|memRAM[31][15]~q\ $end
$var wire 1 6B \BLOCO_MEM|RAM1|memRAM[55][15]~q\ $end
$var wire 1 7B \BLOCO_MEM|RAM1|memRAM[63][15]~q\ $end
$var wire 1 8B \BLOCO_MEM|RAM1|Mux16~18_combout\ $end
$var wire 1 9B \BLOCO_MEM|RAM1|Mux16~19_combout\ $end
$var wire 1 :B \BLOCO_MEM|RAM1|Mux16~20_combout\ $end
$var wire 1 ;B \BLOCO_MEM|RAM1|Dado_out[15]~53_combout\ $end
$var wire 1 <B \BLOCO_EX|ULA1|ULA16|InverterOuNao|saida_MUX[0]~0_combout\ $end
$var wire 1 =B \BLOCO_EX|ULA1|ULA16|MuxOperacao|MUX_OUT[0]~1_combout\ $end
$var wire 1 >B \BLOCO_EX|ULA1|ULA16|MuxOperacao|MUX_OUT[0]~2_combout\ $end
$var wire 1 ?B \BLOCO_EX|ULA1|ULA16|MuxOperacao|MUX_OUT[0]~0_combout\ $end
$var wire 1 @B \BLOCO_EX|Somador2|Add0~86\ $end
$var wire 1 AB \BLOCO_EX|Somador2|Add0~77_sumout\ $end
$var wire 1 BB \MUX_JR|saida_MUX[15]~19_combout\ $end
$var wire 1 CB \BLOCO_IF|Somador1|Add0~86\ $end
$var wire 1 DB \BLOCO_IF|Somador1|Add0~77_sumout\ $end
$var wire 1 EB \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[15]~21_combout\ $end
$var wire 1 FB \BLOCO_ID|BANCO_REG|registrador[12][15]~q\ $end
$var wire 1 GB \BLOCO_ID|BANCO_REG|saidaA[15]~165_combout\ $end
$var wire 1 HB \BLOCO_ID|BANCO_REG|saidaA[15]~166_combout\ $end
$var wire 1 IB \BLOCO_ID|BANCO_REG|saidaA[15]~167_combout\ $end
$var wire 1 JB \BLOCO_ID|BANCO_REG|saidaA[15]~168_combout\ $end
$var wire 1 KB \BLOCO_ID|BANCO_REG|registrador[16][15]~q\ $end
$var wire 1 LB \BLOCO_ID|BANCO_REG|registrador[20][15]~q\ $end
$var wire 1 MB \BLOCO_ID|BANCO_REG|registrador[24][15]~q\ $end
$var wire 1 NB \BLOCO_ID|BANCO_REG|registrador[28][15]~q\ $end
$var wire 1 OB \BLOCO_ID|BANCO_REG|saidaA[15]~169_combout\ $end
$var wire 1 PB \BLOCO_ID|BANCO_REG|registrador[17][15]~q\ $end
$var wire 1 QB \BLOCO_ID|BANCO_REG|registrador[21][15]~q\ $end
$var wire 1 RB \BLOCO_ID|BANCO_REG|registrador[25][15]~q\ $end
$var wire 1 SB \BLOCO_ID|BANCO_REG|registrador[29][15]~q\ $end
$var wire 1 TB \BLOCO_ID|BANCO_REG|saidaA[15]~170_combout\ $end
$var wire 1 UB \BLOCO_ID|BANCO_REG|registrador[18][15]~q\ $end
$var wire 1 VB \BLOCO_ID|BANCO_REG|registrador[22][15]~q\ $end
$var wire 1 WB \BLOCO_ID|BANCO_REG|registrador[26][15]~q\ $end
$var wire 1 XB \BLOCO_ID|BANCO_REG|registrador[30][15]~q\ $end
$var wire 1 YB \BLOCO_ID|BANCO_REG|saidaA[15]~171_combout\ $end
$var wire 1 ZB \BLOCO_ID|BANCO_REG|registrador[19][15]~q\ $end
$var wire 1 [B \BLOCO_ID|BANCO_REG|registrador[23][15]~q\ $end
$var wire 1 \B \BLOCO_ID|BANCO_REG|registrador[27][15]~q\ $end
$var wire 1 ]B \BLOCO_ID|BANCO_REG|registrador[31][15]~q\ $end
$var wire 1 ^B \BLOCO_ID|BANCO_REG|saidaA[15]~172_combout\ $end
$var wire 1 _B \BLOCO_ID|BANCO_REG|saidaA[15]~173_combout\ $end
$var wire 1 `B \BLOCO_ID|BANCO_REG|saidaA[15]~174_combout\ $end
$var wire 1 aB \BLOCO_ID|BANCO_REG|saidaA[15]~175_combout\ $end
$var wire 1 bB \BLOCO_EX|ULA1|ULA16|Somador|cOut~combout\ $end
$var wire 1 cB \BLOCO_EX|Somador2|Add0~78\ $end
$var wire 1 dB \BLOCO_EX|Somador2|Add0~89_sumout\ $end
$var wire 1 eB \MUX_JR|saida_MUX[16]~22_combout\ $end
$var wire 1 fB \BLOCO_IF|Somador1|Add0~78\ $end
$var wire 1 gB \BLOCO_IF|Somador1|Add0~89_sumout\ $end
$var wire 1 hB \BLOCO_ID|BANCO_REG|registrador[0][16]~q\ $end
$var wire 1 iB \BLOCO_ID|BANCO_REG|registrador[1][16]~q\ $end
$var wire 1 jB \BLOCO_ID|BANCO_REG|registrador[2][16]~q\ $end
$var wire 1 kB \BLOCO_ID|BANCO_REG|registrador[3][16]~q\ $end
$var wire 1 lB \BLOCO_ID|BANCO_REG|saidaB[16]~80_combout\ $end
$var wire 1 mB \BLOCO_ID|BANCO_REG|registrador[4][16]~q\ $end
$var wire 1 nB \BLOCO_ID|BANCO_REG|registrador[5][16]~q\ $end
$var wire 1 oB \BLOCO_ID|BANCO_REG|registrador[6][16]~q\ $end
$var wire 1 pB \BLOCO_ID|BANCO_REG|registrador[7][16]~q\ $end
$var wire 1 qB \BLOCO_ID|BANCO_REG|saidaB[16]~81_combout\ $end
$var wire 1 rB \BLOCO_ID|BANCO_REG|registrador[8][16]~q\ $end
$var wire 1 sB \BLOCO_ID|BANCO_REG|registrador[9][16]~q\ $end
$var wire 1 tB \BLOCO_ID|BANCO_REG|registrador[10][16]~q\ $end
$var wire 1 uB \BLOCO_ID|BANCO_REG|registrador[11][16]~q\ $end
$var wire 1 vB \BLOCO_ID|BANCO_REG|saidaB[16]~82_combout\ $end
$var wire 1 wB \BLOCO_ID|BANCO_REG|registrador[13][16]~q\ $end
$var wire 1 xB \BLOCO_ID|BANCO_REG|registrador[14][16]~q\ $end
$var wire 1 yB \BLOCO_ID|BANCO_REG|registrador[15][16]~q\ $end
$var wire 1 zB \BLOCO_ID|BANCO_REG|saidaB[16]~83_combout\ $end
$var wire 1 {B \BLOCO_ID|BANCO_REG|saidaB[16]~84_combout\ $end
$var wire 1 |B \BLOCO_MEM|RAM1|memRAM[0][16]~q\ $end
$var wire 1 }B \BLOCO_MEM|RAM1|memRAM[32][16]~q\ $end
$var wire 1 ~B \BLOCO_MEM|RAM1|memRAM[1][16]~q\ $end
$var wire 1 !C \BLOCO_MEM|RAM1|memRAM[33][16]~q\ $end
$var wire 1 "C \BLOCO_MEM|RAM1|Mux15~0_combout\ $end
$var wire 1 #C \BLOCO_MEM|RAM1|memRAM[2][16]~q\ $end
$var wire 1 $C \BLOCO_MEM|RAM1|memRAM[34][16]~q\ $end
$var wire 1 %C \BLOCO_MEM|RAM1|memRAM[3][16]~q\ $end
$var wire 1 &C \BLOCO_MEM|RAM1|memRAM[35][16]~q\ $end
$var wire 1 'C \BLOCO_MEM|RAM1|Mux15~1_combout\ $end
$var wire 1 (C \BLOCO_MEM|RAM1|memRAM[16][16]~q\ $end
$var wire 1 )C \BLOCO_MEM|RAM1|memRAM[48][16]~q\ $end
$var wire 1 *C \BLOCO_MEM|RAM1|memRAM[17][16]~q\ $end
$var wire 1 +C \BLOCO_MEM|RAM1|memRAM[49][16]~q\ $end
$var wire 1 ,C \BLOCO_MEM|RAM1|Mux15~2_combout\ $end
$var wire 1 -C \BLOCO_MEM|RAM1|memRAM[18][16]~q\ $end
$var wire 1 .C \BLOCO_MEM|RAM1|memRAM[50][16]~q\ $end
$var wire 1 /C \BLOCO_MEM|RAM1|memRAM[19][16]~q\ $end
$var wire 1 0C \BLOCO_MEM|RAM1|memRAM[51][16]~q\ $end
$var wire 1 1C \BLOCO_MEM|RAM1|Mux15~3_combout\ $end
$var wire 1 2C \BLOCO_MEM|RAM1|Mux15~4_combout\ $end
$var wire 1 3C \BLOCO_MEM|RAM1|memRAM[4][16]~q\ $end
$var wire 1 4C \BLOCO_MEM|RAM1|memRAM[36][16]~q\ $end
$var wire 1 5C \BLOCO_MEM|RAM1|memRAM[6][16]~q\ $end
$var wire 1 6C \BLOCO_MEM|RAM1|memRAM[38][16]~q\ $end
$var wire 1 7C \BLOCO_MEM|RAM1|Mux15~5_combout\ $end
$var wire 1 8C \BLOCO_MEM|RAM1|memRAM[5][16]~q\ $end
$var wire 1 9C \BLOCO_MEM|RAM1|memRAM[37][16]~q\ $end
$var wire 1 :C \BLOCO_MEM|RAM1|memRAM[7][16]~q\ $end
$var wire 1 ;C \BLOCO_MEM|RAM1|memRAM[39][16]~q\ $end
$var wire 1 <C \BLOCO_MEM|RAM1|Mux15~6_combout\ $end
$var wire 1 =C \BLOCO_MEM|RAM1|memRAM[20][16]~q\ $end
$var wire 1 >C \BLOCO_MEM|RAM1|memRAM[52][16]~q\ $end
$var wire 1 ?C \BLOCO_MEM|RAM1|memRAM[22][16]~q\ $end
$var wire 1 @C \BLOCO_MEM|RAM1|memRAM[54][16]~q\ $end
$var wire 1 AC \BLOCO_MEM|RAM1|Mux15~7_combout\ $end
$var wire 1 BC \BLOCO_MEM|RAM1|memRAM[21][16]~q\ $end
$var wire 1 CC \BLOCO_MEM|RAM1|memRAM[53][16]~q\ $end
$var wire 1 DC \BLOCO_MEM|RAM1|memRAM[23][16]~q\ $end
$var wire 1 EC \BLOCO_MEM|RAM1|memRAM[55][16]~q\ $end
$var wire 1 FC \BLOCO_MEM|RAM1|Mux15~8_combout\ $end
$var wire 1 GC \BLOCO_MEM|RAM1|Mux15~9_combout\ $end
$var wire 1 HC \BLOCO_MEM|RAM1|memRAM[8][16]~q\ $end
$var wire 1 IC \BLOCO_MEM|RAM1|memRAM[40][16]~q\ $end
$var wire 1 JC \BLOCO_MEM|RAM1|memRAM[9][16]~q\ $end
$var wire 1 KC \BLOCO_MEM|RAM1|memRAM[41][16]~q\ $end
$var wire 1 LC \BLOCO_MEM|RAM1|Mux15~10_combout\ $end
$var wire 1 MC \BLOCO_MEM|RAM1|memRAM[24][16]~q\ $end
$var wire 1 NC \BLOCO_MEM|RAM1|memRAM[56][16]~q\ $end
$var wire 1 OC \BLOCO_MEM|RAM1|memRAM[25][16]~q\ $end
$var wire 1 PC \BLOCO_MEM|RAM1|memRAM[57][16]~q\ $end
$var wire 1 QC \BLOCO_MEM|RAM1|Mux15~11_combout\ $end
$var wire 1 RC \BLOCO_MEM|RAM1|memRAM[10][16]~q\ $end
$var wire 1 SC \BLOCO_MEM|RAM1|memRAM[42][16]~q\ $end
$var wire 1 TC \BLOCO_MEM|RAM1|memRAM[11][16]~q\ $end
$var wire 1 UC \BLOCO_MEM|RAM1|memRAM[43][16]~q\ $end
$var wire 1 VC \BLOCO_MEM|RAM1|Mux15~12_combout\ $end
$var wire 1 WC \BLOCO_MEM|RAM1|memRAM[26][16]~q\ $end
$var wire 1 XC \BLOCO_MEM|RAM1|memRAM[58][16]~q\ $end
$var wire 1 YC \BLOCO_MEM|RAM1|memRAM[27][16]~q\ $end
$var wire 1 ZC \BLOCO_MEM|RAM1|memRAM[59][16]~q\ $end
$var wire 1 [C \BLOCO_MEM|RAM1|Mux15~13_combout\ $end
$var wire 1 \C \BLOCO_MEM|RAM1|Mux15~14_combout\ $end
$var wire 1 ]C \BLOCO_MEM|RAM1|memRAM[12][16]~q\ $end
$var wire 1 ^C \BLOCO_MEM|RAM1|memRAM[44][16]~q\ $end
$var wire 1 _C \BLOCO_MEM|RAM1|memRAM[14][16]~q\ $end
$var wire 1 `C \BLOCO_MEM|RAM1|memRAM[46][16]~q\ $end
$var wire 1 aC \BLOCO_MEM|RAM1|Mux15~15_combout\ $end
$var wire 1 bC \BLOCO_MEM|RAM1|memRAM[13][16]~q\ $end
$var wire 1 cC \BLOCO_MEM|RAM1|memRAM[45][16]~q\ $end
$var wire 1 dC \BLOCO_MEM|RAM1|memRAM[15][16]~q\ $end
$var wire 1 eC \BLOCO_MEM|RAM1|memRAM[47][16]~q\ $end
$var wire 1 fC \BLOCO_MEM|RAM1|Mux15~16_combout\ $end
$var wire 1 gC \BLOCO_MEM|RAM1|memRAM[28][16]~q\ $end
$var wire 1 hC \BLOCO_MEM|RAM1|memRAM[60][16]~q\ $end
$var wire 1 iC \BLOCO_MEM|RAM1|memRAM[30][16]~q\ $end
$var wire 1 jC \BLOCO_MEM|RAM1|memRAM[62][16]~q\ $end
$var wire 1 kC \BLOCO_MEM|RAM1|Mux15~17_combout\ $end
$var wire 1 lC \BLOCO_MEM|RAM1|memRAM[29][16]~q\ $end
$var wire 1 mC \BLOCO_MEM|RAM1|memRAM[61][16]~q\ $end
$var wire 1 nC \BLOCO_MEM|RAM1|memRAM[31][16]~q\ $end
$var wire 1 oC \BLOCO_MEM|RAM1|memRAM[63][16]~q\ $end
$var wire 1 pC \BLOCO_MEM|RAM1|Mux15~18_combout\ $end
$var wire 1 qC \BLOCO_MEM|RAM1|Mux15~19_combout\ $end
$var wire 1 rC \BLOCO_MEM|RAM1|Mux15~20_combout\ $end
$var wire 1 sC \BLOCO_MEM|RAM1|Dado_out[16]~56_combout\ $end
$var wire 1 tC \BLOCO_ID|decoderInstru1|OUTPUT~6_combout\ $end
$var wire 1 uC \BLOCO_ID|MUX_ORI_ANDI_IMEDIATO|saida_MUX[16]~0_combout\ $end
$var wire 1 vC \BLOCO_EX|ULA1|ULA17|InverterOuNao|saida_MUX[0]~0_combout\ $end
$var wire 1 wC \BLOCO_EX|ULA1|ULA17|MuxOperacao|MUX_OUT[0]~0_combout\ $end
$var wire 1 xC \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[16]~24_combout\ $end
$var wire 1 yC \BLOCO_ID|BANCO_REG|registrador[12][16]~q\ $end
$var wire 1 zC \BLOCO_ID|BANCO_REG|saidaA[16]~176_combout\ $end
$var wire 1 {C \BLOCO_ID|BANCO_REG|saidaA[16]~177_combout\ $end
$var wire 1 |C \BLOCO_ID|BANCO_REG|saidaA[16]~178_combout\ $end
$var wire 1 }C \BLOCO_ID|BANCO_REG|saidaA[16]~179_combout\ $end
$var wire 1 ~C \BLOCO_ID|BANCO_REG|registrador[16][16]~q\ $end
$var wire 1 !D \BLOCO_ID|BANCO_REG|registrador[20][16]~q\ $end
$var wire 1 "D \BLOCO_ID|BANCO_REG|registrador[24][16]~q\ $end
$var wire 1 #D \BLOCO_ID|BANCO_REG|registrador[28][16]~q\ $end
$var wire 1 $D \BLOCO_ID|BANCO_REG|saidaA[16]~180_combout\ $end
$var wire 1 %D \BLOCO_ID|BANCO_REG|registrador[17][16]~q\ $end
$var wire 1 &D \BLOCO_ID|BANCO_REG|registrador[21][16]~q\ $end
$var wire 1 'D \BLOCO_ID|BANCO_REG|registrador[25][16]~q\ $end
$var wire 1 (D \BLOCO_ID|BANCO_REG|registrador[29][16]~q\ $end
$var wire 1 )D \BLOCO_ID|BANCO_REG|saidaA[16]~181_combout\ $end
$var wire 1 *D \BLOCO_ID|BANCO_REG|registrador[18][16]~q\ $end
$var wire 1 +D \BLOCO_ID|BANCO_REG|registrador[22][16]~q\ $end
$var wire 1 ,D \BLOCO_ID|BANCO_REG|registrador[26][16]~q\ $end
$var wire 1 -D \BLOCO_ID|BANCO_REG|registrador[30][16]~q\ $end
$var wire 1 .D \BLOCO_ID|BANCO_REG|saidaA[16]~182_combout\ $end
$var wire 1 /D \BLOCO_ID|BANCO_REG|registrador[19][16]~q\ $end
$var wire 1 0D \BLOCO_ID|BANCO_REG|registrador[23][16]~q\ $end
$var wire 1 1D \BLOCO_ID|BANCO_REG|registrador[27][16]~q\ $end
$var wire 1 2D \BLOCO_ID|BANCO_REG|registrador[31][16]~q\ $end
$var wire 1 3D \BLOCO_ID|BANCO_REG|saidaA[16]~183_combout\ $end
$var wire 1 4D \BLOCO_ID|BANCO_REG|saidaA[16]~184_combout\ $end
$var wire 1 5D \BLOCO_ID|BANCO_REG|saidaA[16]~185_combout\ $end
$var wire 1 6D \BLOCO_ID|BANCO_REG|saidaA[16]~186_combout\ $end
$var wire 1 7D \BLOCO_EX|Somador2|Add0~90\ $end
$var wire 1 8D \BLOCO_EX|Somador2|Add0~97_sumout\ $end
$var wire 1 9D \MUX_JR|saida_MUX[17]~24_combout\ $end
$var wire 1 :D \BLOCO_IF|Somador1|Add0~90\ $end
$var wire 1 ;D \BLOCO_IF|Somador1|Add0~97_sumout\ $end
$var wire 1 <D \BLOCO_ID|BANCO_REG|registrador[0][17]~q\ $end
$var wire 1 =D \BLOCO_ID|BANCO_REG|registrador[4][17]~q\ $end
$var wire 1 >D \BLOCO_ID|BANCO_REG|registrador[8][17]~q\ $end
$var wire 1 ?D \BLOCO_ID|BANCO_REG|saidaB[17]~85_combout\ $end
$var wire 1 @D \BLOCO_ID|BANCO_REG|registrador[1][17]~q\ $end
$var wire 1 AD \BLOCO_ID|BANCO_REG|registrador[5][17]~q\ $end
$var wire 1 BD \BLOCO_ID|BANCO_REG|registrador[9][17]~q\ $end
$var wire 1 CD \BLOCO_ID|BANCO_REG|registrador[13][17]~q\ $end
$var wire 1 DD \BLOCO_ID|BANCO_REG|saidaB[17]~86_combout\ $end
$var wire 1 ED \BLOCO_ID|BANCO_REG|registrador[2][17]~q\ $end
$var wire 1 FD \BLOCO_ID|BANCO_REG|registrador[6][17]~q\ $end
$var wire 1 GD \BLOCO_ID|BANCO_REG|registrador[10][17]~q\ $end
$var wire 1 HD \BLOCO_ID|BANCO_REG|registrador[14][17]~q\ $end
$var wire 1 ID \BLOCO_ID|BANCO_REG|saidaB[17]~87_combout\ $end
$var wire 1 JD \BLOCO_ID|BANCO_REG|registrador[3][17]~q\ $end
$var wire 1 KD \BLOCO_ID|BANCO_REG|registrador[7][17]~q\ $end
$var wire 1 LD \BLOCO_ID|BANCO_REG|registrador[11][17]~q\ $end
$var wire 1 MD \BLOCO_ID|BANCO_REG|registrador[15][17]~q\ $end
$var wire 1 ND \BLOCO_ID|BANCO_REG|saidaB[17]~88_combout\ $end
$var wire 1 OD \BLOCO_ID|BANCO_REG|saidaB[17]~89_combout\ $end
$var wire 1 PD \BLOCO_MEM|RAM1|memRAM[0][17]~q\ $end
$var wire 1 QD \BLOCO_MEM|RAM1|memRAM[8][17]~q\ $end
$var wire 1 RD \BLOCO_MEM|RAM1|memRAM[4][17]~q\ $end
$var wire 1 SD \BLOCO_MEM|RAM1|memRAM[12][17]~q\ $end
$var wire 1 TD \BLOCO_MEM|RAM1|Mux14~0_combout\ $end
$var wire 1 UD \BLOCO_MEM|RAM1|memRAM[1][17]~q\ $end
$var wire 1 VD \BLOCO_MEM|RAM1|memRAM[9][17]~q\ $end
$var wire 1 WD \BLOCO_MEM|RAM1|memRAM[5][17]~q\ $end
$var wire 1 XD \BLOCO_MEM|RAM1|memRAM[13][17]~q\ $end
$var wire 1 YD \BLOCO_MEM|RAM1|Mux14~1_combout\ $end
$var wire 1 ZD \BLOCO_MEM|RAM1|memRAM[2][17]~q\ $end
$var wire 1 [D \BLOCO_MEM|RAM1|memRAM[10][17]~q\ $end
$var wire 1 \D \BLOCO_MEM|RAM1|memRAM[6][17]~q\ $end
$var wire 1 ]D \BLOCO_MEM|RAM1|memRAM[14][17]~q\ $end
$var wire 1 ^D \BLOCO_MEM|RAM1|Mux14~2_combout\ $end
$var wire 1 _D \BLOCO_MEM|RAM1|memRAM[3][17]~q\ $end
$var wire 1 `D \BLOCO_MEM|RAM1|memRAM[11][17]~q\ $end
$var wire 1 aD \BLOCO_MEM|RAM1|memRAM[7][17]~q\ $end
$var wire 1 bD \BLOCO_MEM|RAM1|memRAM[15][17]~q\ $end
$var wire 1 cD \BLOCO_MEM|RAM1|Mux14~3_combout\ $end
$var wire 1 dD \BLOCO_MEM|RAM1|Mux14~4_combout\ $end
$var wire 1 eD \BLOCO_MEM|RAM1|memRAM[32][17]~q\ $end
$var wire 1 fD \BLOCO_MEM|RAM1|memRAM[40][17]~q\ $end
$var wire 1 gD \BLOCO_MEM|RAM1|memRAM[34][17]~q\ $end
$var wire 1 hD \BLOCO_MEM|RAM1|memRAM[42][17]~q\ $end
$var wire 1 iD \BLOCO_MEM|RAM1|Mux14~5_combout\ $end
$var wire 1 jD \BLOCO_MEM|RAM1|memRAM[36][17]~q\ $end
$var wire 1 kD \BLOCO_MEM|RAM1|memRAM[44][17]~q\ $end
$var wire 1 lD \BLOCO_MEM|RAM1|memRAM[38][17]~q\ $end
$var wire 1 mD \BLOCO_MEM|RAM1|memRAM[46][17]~q\ $end
$var wire 1 nD \BLOCO_MEM|RAM1|Mux14~6_combout\ $end
$var wire 1 oD \BLOCO_MEM|RAM1|memRAM[33][17]~q\ $end
$var wire 1 pD \BLOCO_MEM|RAM1|memRAM[41][17]~q\ $end
$var wire 1 qD \BLOCO_MEM|RAM1|memRAM[35][17]~q\ $end
$var wire 1 rD \BLOCO_MEM|RAM1|memRAM[43][17]~q\ $end
$var wire 1 sD \BLOCO_MEM|RAM1|Mux14~7_combout\ $end
$var wire 1 tD \BLOCO_MEM|RAM1|memRAM[37][17]~q\ $end
$var wire 1 uD \BLOCO_MEM|RAM1|memRAM[45][17]~q\ $end
$var wire 1 vD \BLOCO_MEM|RAM1|memRAM[39][17]~q\ $end
$var wire 1 wD \BLOCO_MEM|RAM1|memRAM[47][17]~q\ $end
$var wire 1 xD \BLOCO_MEM|RAM1|Mux14~8_combout\ $end
$var wire 1 yD \BLOCO_MEM|RAM1|Mux14~9_combout\ $end
$var wire 1 zD \BLOCO_MEM|RAM1|memRAM[16][17]~q\ $end
$var wire 1 {D \BLOCO_MEM|RAM1|memRAM[20][17]~q\ $end
$var wire 1 |D \BLOCO_MEM|RAM1|memRAM[17][17]~q\ $end
$var wire 1 }D \BLOCO_MEM|RAM1|memRAM[21][17]~q\ $end
$var wire 1 ~D \BLOCO_MEM|RAM1|Mux14~10_combout\ $end
$var wire 1 !E \BLOCO_MEM|RAM1|memRAM[24][17]~q\ $end
$var wire 1 "E \BLOCO_MEM|RAM1|memRAM[28][17]~q\ $end
$var wire 1 #E \BLOCO_MEM|RAM1|memRAM[25][17]~q\ $end
$var wire 1 $E \BLOCO_MEM|RAM1|memRAM[29][17]~q\ $end
$var wire 1 %E \BLOCO_MEM|RAM1|Mux14~11_combout\ $end
$var wire 1 &E \BLOCO_MEM|RAM1|memRAM[18][17]~q\ $end
$var wire 1 'E \BLOCO_MEM|RAM1|memRAM[22][17]~q\ $end
$var wire 1 (E \BLOCO_MEM|RAM1|memRAM[19][17]~q\ $end
$var wire 1 )E \BLOCO_MEM|RAM1|memRAM[23][17]~q\ $end
$var wire 1 *E \BLOCO_MEM|RAM1|Mux14~12_combout\ $end
$var wire 1 +E \BLOCO_MEM|RAM1|memRAM[26][17]~q\ $end
$var wire 1 ,E \BLOCO_MEM|RAM1|memRAM[30][17]~q\ $end
$var wire 1 -E \BLOCO_MEM|RAM1|memRAM[27][17]~q\ $end
$var wire 1 .E \BLOCO_MEM|RAM1|memRAM[31][17]~q\ $end
$var wire 1 /E \BLOCO_MEM|RAM1|Mux14~13_combout\ $end
$var wire 1 0E \BLOCO_MEM|RAM1|Mux14~14_combout\ $end
$var wire 1 1E \BLOCO_MEM|RAM1|memRAM[48][17]~q\ $end
$var wire 1 2E \BLOCO_MEM|RAM1|memRAM[52][17]~q\ $end
$var wire 1 3E \BLOCO_MEM|RAM1|memRAM[49][17]~q\ $end
$var wire 1 4E \BLOCO_MEM|RAM1|memRAM[53][17]~q\ $end
$var wire 1 5E \BLOCO_MEM|RAM1|Mux14~15_combout\ $end
$var wire 1 6E \BLOCO_MEM|RAM1|memRAM[56][17]~q\ $end
$var wire 1 7E \BLOCO_MEM|RAM1|memRAM[60][17]~q\ $end
$var wire 1 8E \BLOCO_MEM|RAM1|memRAM[57][17]~q\ $end
$var wire 1 9E \BLOCO_MEM|RAM1|memRAM[61][17]~q\ $end
$var wire 1 :E \BLOCO_MEM|RAM1|Mux14~16_combout\ $end
$var wire 1 ;E \BLOCO_MEM|RAM1|memRAM[50][17]~q\ $end
$var wire 1 <E \BLOCO_MEM|RAM1|memRAM[54][17]~q\ $end
$var wire 1 =E \BLOCO_MEM|RAM1|memRAM[51][17]~q\ $end
$var wire 1 >E \BLOCO_MEM|RAM1|memRAM[55][17]~q\ $end
$var wire 1 ?E \BLOCO_MEM|RAM1|Mux14~17_combout\ $end
$var wire 1 @E \BLOCO_MEM|RAM1|memRAM[58][17]~q\ $end
$var wire 1 AE \BLOCO_MEM|RAM1|memRAM[62][17]~q\ $end
$var wire 1 BE \BLOCO_MEM|RAM1|memRAM[59][17]~q\ $end
$var wire 1 CE \BLOCO_MEM|RAM1|memRAM[63][17]~q\ $end
$var wire 1 DE \BLOCO_MEM|RAM1|Mux14~18_combout\ $end
$var wire 1 EE \BLOCO_MEM|RAM1|Mux14~19_combout\ $end
$var wire 1 FE \BLOCO_MEM|RAM1|Mux14~20_combout\ $end
$var wire 1 GE \BLOCO_MEM|RAM1|Dado_out[17]~58_combout\ $end
$var wire 1 HE \BLOCO_EX|ULA1|ULA18|Somador|saida~0_combout\ $end
$var wire 1 IE \BLOCO_EX|ULA1|ULA18|InverterOuNao|saida_MUX[0]~0_combout\ $end
$var wire 1 JE \BLOCO_EX|ULA1|ULA18|MuxOperacao|MUX_OUT[0]~0_combout\ $end
$var wire 1 KE \BLOCO_EX|ULA1|ULA18|MuxOperacao|MUX_OUT[0]~1_combout\ $end
$var wire 1 LE \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[17]~26_combout\ $end
$var wire 1 ME \BLOCO_ID|BANCO_REG|registrador[12][17]~q\ $end
$var wire 1 NE \BLOCO_ID|BANCO_REG|saidaA[17]~187_combout\ $end
$var wire 1 OE \BLOCO_ID|BANCO_REG|saidaA[17]~188_combout\ $end
$var wire 1 PE \BLOCO_ID|BANCO_REG|saidaA[17]~189_combout\ $end
$var wire 1 QE \BLOCO_ID|BANCO_REG|saidaA[17]~190_combout\ $end
$var wire 1 RE \BLOCO_ID|BANCO_REG|registrador[16][17]~q\ $end
$var wire 1 SE \BLOCO_ID|BANCO_REG|registrador[20][17]~q\ $end
$var wire 1 TE \BLOCO_ID|BANCO_REG|registrador[24][17]~q\ $end
$var wire 1 UE \BLOCO_ID|BANCO_REG|registrador[28][17]~q\ $end
$var wire 1 VE \BLOCO_ID|BANCO_REG|saidaA[17]~191_combout\ $end
$var wire 1 WE \BLOCO_ID|BANCO_REG|registrador[17][17]~q\ $end
$var wire 1 XE \BLOCO_ID|BANCO_REG|registrador[21][17]~q\ $end
$var wire 1 YE \BLOCO_ID|BANCO_REG|registrador[25][17]~q\ $end
$var wire 1 ZE \BLOCO_ID|BANCO_REG|registrador[29][17]~q\ $end
$var wire 1 [E \BLOCO_ID|BANCO_REG|saidaA[17]~192_combout\ $end
$var wire 1 \E \BLOCO_ID|BANCO_REG|registrador[18][17]~q\ $end
$var wire 1 ]E \BLOCO_ID|BANCO_REG|registrador[22][17]~q\ $end
$var wire 1 ^E \BLOCO_ID|BANCO_REG|registrador[26][17]~q\ $end
$var wire 1 _E \BLOCO_ID|BANCO_REG|registrador[30][17]~q\ $end
$var wire 1 `E \BLOCO_ID|BANCO_REG|saidaA[17]~193_combout\ $end
$var wire 1 aE \BLOCO_ID|BANCO_REG|registrador[19][17]~q\ $end
$var wire 1 bE \BLOCO_ID|BANCO_REG|registrador[23][17]~q\ $end
$var wire 1 cE \BLOCO_ID|BANCO_REG|registrador[27][17]~q\ $end
$var wire 1 dE \BLOCO_ID|BANCO_REG|registrador[31][17]~q\ $end
$var wire 1 eE \BLOCO_ID|BANCO_REG|saidaA[17]~194_combout\ $end
$var wire 1 fE \BLOCO_ID|BANCO_REG|saidaA[17]~195_combout\ $end
$var wire 1 gE \BLOCO_ID|BANCO_REG|saidaA[17]~196_combout\ $end
$var wire 1 hE \BLOCO_ID|BANCO_REG|saidaA[17]~197_combout\ $end
$var wire 1 iE \BLOCO_EX|Somador2|Add0~98\ $end
$var wire 1 jE \BLOCO_EX|Somador2|Add0~101_sumout\ $end
$var wire 1 kE \MUX_JR|saida_MUX[18]~25_combout\ $end
$var wire 1 lE \BLOCO_IF|Somador1|Add0~98\ $end
$var wire 1 mE \BLOCO_IF|Somador1|Add0~101_sumout\ $end
$var wire 1 nE \BLOCO_ID|BANCO_REG|registrador[0][18]~q\ $end
$var wire 1 oE \BLOCO_ID|BANCO_REG|registrador[1][18]~q\ $end
$var wire 1 pE \BLOCO_ID|BANCO_REG|registrador[2][18]~q\ $end
$var wire 1 qE \BLOCO_ID|BANCO_REG|registrador[3][18]~q\ $end
$var wire 1 rE \BLOCO_ID|BANCO_REG|saidaB[18]~90_combout\ $end
$var wire 1 sE \BLOCO_ID|BANCO_REG|registrador[4][18]~q\ $end
$var wire 1 tE \BLOCO_ID|BANCO_REG|registrador[5][18]~q\ $end
$var wire 1 uE \BLOCO_ID|BANCO_REG|registrador[6][18]~q\ $end
$var wire 1 vE \BLOCO_ID|BANCO_REG|registrador[7][18]~q\ $end
$var wire 1 wE \BLOCO_ID|BANCO_REG|saidaB[18]~91_combout\ $end
$var wire 1 xE \BLOCO_ID|BANCO_REG|registrador[8][18]~q\ $end
$var wire 1 yE \BLOCO_ID|BANCO_REG|registrador[9][18]~q\ $end
$var wire 1 zE \BLOCO_ID|BANCO_REG|registrador[10][18]~q\ $end
$var wire 1 {E \BLOCO_ID|BANCO_REG|registrador[11][18]~q\ $end
$var wire 1 |E \BLOCO_ID|BANCO_REG|saidaB[18]~92_combout\ $end
$var wire 1 }E \BLOCO_ID|BANCO_REG|registrador[13][18]~q\ $end
$var wire 1 ~E \BLOCO_ID|BANCO_REG|registrador[14][18]~q\ $end
$var wire 1 !F \BLOCO_ID|BANCO_REG|registrador[15][18]~q\ $end
$var wire 1 "F \BLOCO_ID|BANCO_REG|saidaB[18]~93_combout\ $end
$var wire 1 #F \BLOCO_ID|BANCO_REG|saidaB[18]~94_combout\ $end
$var wire 1 $F \BLOCO_MEM|RAM1|memRAM[0][18]~q\ $end
$var wire 1 %F \BLOCO_MEM|RAM1|memRAM[32][18]~q\ $end
$var wire 1 &F \BLOCO_MEM|RAM1|memRAM[16][18]~q\ $end
$var wire 1 'F \BLOCO_MEM|RAM1|memRAM[48][18]~q\ $end
$var wire 1 (F \BLOCO_MEM|RAM1|Mux13~0_combout\ $end
$var wire 1 )F \BLOCO_MEM|RAM1|memRAM[8][18]~q\ $end
$var wire 1 *F \BLOCO_MEM|RAM1|memRAM[40][18]~q\ $end
$var wire 1 +F \BLOCO_MEM|RAM1|memRAM[24][18]~q\ $end
$var wire 1 ,F \BLOCO_MEM|RAM1|memRAM[56][18]~q\ $end
$var wire 1 -F \BLOCO_MEM|RAM1|Mux13~1_combout\ $end
$var wire 1 .F \BLOCO_MEM|RAM1|memRAM[4][18]~q\ $end
$var wire 1 /F \BLOCO_MEM|RAM1|memRAM[36][18]~q\ $end
$var wire 1 0F \BLOCO_MEM|RAM1|memRAM[20][18]~q\ $end
$var wire 1 1F \BLOCO_MEM|RAM1|memRAM[52][18]~q\ $end
$var wire 1 2F \BLOCO_MEM|RAM1|Mux13~2_combout\ $end
$var wire 1 3F \BLOCO_MEM|RAM1|memRAM[12][18]~q\ $end
$var wire 1 4F \BLOCO_MEM|RAM1|memRAM[44][18]~q\ $end
$var wire 1 5F \BLOCO_MEM|RAM1|memRAM[28][18]~q\ $end
$var wire 1 6F \BLOCO_MEM|RAM1|memRAM[60][18]~q\ $end
$var wire 1 7F \BLOCO_MEM|RAM1|Mux13~3_combout\ $end
$var wire 1 8F \BLOCO_MEM|RAM1|Mux13~4_combout\ $end
$var wire 1 9F \BLOCO_MEM|RAM1|memRAM[1][18]~q\ $end
$var wire 1 :F \BLOCO_MEM|RAM1|memRAM[33][18]~q\ $end
$var wire 1 ;F \BLOCO_MEM|RAM1|memRAM[17][18]~q\ $end
$var wire 1 <F \BLOCO_MEM|RAM1|memRAM[49][18]~q\ $end
$var wire 1 =F \BLOCO_MEM|RAM1|Mux13~5_combout\ $end
$var wire 1 >F \BLOCO_MEM|RAM1|memRAM[9][18]~q\ $end
$var wire 1 ?F \BLOCO_MEM|RAM1|memRAM[41][18]~q\ $end
$var wire 1 @F \BLOCO_MEM|RAM1|memRAM[25][18]~q\ $end
$var wire 1 AF \BLOCO_MEM|RAM1|memRAM[57][18]~q\ $end
$var wire 1 BF \BLOCO_MEM|RAM1|Mux13~6_combout\ $end
$var wire 1 CF \BLOCO_MEM|RAM1|memRAM[5][18]~q\ $end
$var wire 1 DF \BLOCO_MEM|RAM1|memRAM[37][18]~q\ $end
$var wire 1 EF \BLOCO_MEM|RAM1|memRAM[21][18]~q\ $end
$var wire 1 FF \BLOCO_MEM|RAM1|memRAM[53][18]~q\ $end
$var wire 1 GF \BLOCO_MEM|RAM1|Mux13~7_combout\ $end
$var wire 1 HF \BLOCO_MEM|RAM1|memRAM[13][18]~q\ $end
$var wire 1 IF \BLOCO_MEM|RAM1|memRAM[45][18]~q\ $end
$var wire 1 JF \BLOCO_MEM|RAM1|memRAM[29][18]~q\ $end
$var wire 1 KF \BLOCO_MEM|RAM1|memRAM[61][18]~q\ $end
$var wire 1 LF \BLOCO_MEM|RAM1|Mux13~8_combout\ $end
$var wire 1 MF \BLOCO_MEM|RAM1|Mux13~9_combout\ $end
$var wire 1 NF \BLOCO_MEM|RAM1|memRAM[2][18]~q\ $end
$var wire 1 OF \BLOCO_MEM|RAM1|memRAM[34][18]~q\ $end
$var wire 1 PF \BLOCO_MEM|RAM1|memRAM[18][18]~q\ $end
$var wire 1 QF \BLOCO_MEM|RAM1|memRAM[50][18]~q\ $end
$var wire 1 RF \BLOCO_MEM|RAM1|Mux13~10_combout\ $end
$var wire 1 SF \BLOCO_MEM|RAM1|memRAM[10][18]~q\ $end
$var wire 1 TF \BLOCO_MEM|RAM1|memRAM[42][18]~q\ $end
$var wire 1 UF \BLOCO_MEM|RAM1|memRAM[26][18]~q\ $end
$var wire 1 VF \BLOCO_MEM|RAM1|memRAM[58][18]~q\ $end
$var wire 1 WF \BLOCO_MEM|RAM1|Mux13~11_combout\ $end
$var wire 1 XF \BLOCO_MEM|RAM1|memRAM[6][18]~q\ $end
$var wire 1 YF \BLOCO_MEM|RAM1|memRAM[38][18]~q\ $end
$var wire 1 ZF \BLOCO_MEM|RAM1|memRAM[22][18]~q\ $end
$var wire 1 [F \BLOCO_MEM|RAM1|memRAM[54][18]~q\ $end
$var wire 1 \F \BLOCO_MEM|RAM1|Mux13~12_combout\ $end
$var wire 1 ]F \BLOCO_MEM|RAM1|memRAM[14][18]~q\ $end
$var wire 1 ^F \BLOCO_MEM|RAM1|memRAM[46][18]~q\ $end
$var wire 1 _F \BLOCO_MEM|RAM1|memRAM[30][18]~q\ $end
$var wire 1 `F \BLOCO_MEM|RAM1|memRAM[62][18]~q\ $end
$var wire 1 aF \BLOCO_MEM|RAM1|Mux13~13_combout\ $end
$var wire 1 bF \BLOCO_MEM|RAM1|Mux13~14_combout\ $end
$var wire 1 cF \BLOCO_MEM|RAM1|memRAM[3][18]~q\ $end
$var wire 1 dF \BLOCO_MEM|RAM1|memRAM[11][18]~q\ $end
$var wire 1 eF \BLOCO_MEM|RAM1|memRAM[35][18]~q\ $end
$var wire 1 fF \BLOCO_MEM|RAM1|memRAM[43][18]~q\ $end
$var wire 1 gF \BLOCO_MEM|RAM1|Mux13~15_combout\ $end
$var wire 1 hF \BLOCO_MEM|RAM1|memRAM[7][18]~q\ $end
$var wire 1 iF \BLOCO_MEM|RAM1|memRAM[15][18]~q\ $end
$var wire 1 jF \BLOCO_MEM|RAM1|memRAM[39][18]~q\ $end
$var wire 1 kF \BLOCO_MEM|RAM1|memRAM[47][18]~q\ $end
$var wire 1 lF \BLOCO_MEM|RAM1|Mux13~16_combout\ $end
$var wire 1 mF \BLOCO_MEM|RAM1|memRAM[19][18]~q\ $end
$var wire 1 nF \BLOCO_MEM|RAM1|memRAM[27][18]~q\ $end
$var wire 1 oF \BLOCO_MEM|RAM1|memRAM[51][18]~q\ $end
$var wire 1 pF \BLOCO_MEM|RAM1|memRAM[59][18]~q\ $end
$var wire 1 qF \BLOCO_MEM|RAM1|Mux13~17_combout\ $end
$var wire 1 rF \BLOCO_MEM|RAM1|memRAM[23][18]~q\ $end
$var wire 1 sF \BLOCO_MEM|RAM1|memRAM[31][18]~q\ $end
$var wire 1 tF \BLOCO_MEM|RAM1|memRAM[55][18]~q\ $end
$var wire 1 uF \BLOCO_MEM|RAM1|memRAM[63][18]~q\ $end
$var wire 1 vF \BLOCO_MEM|RAM1|Mux13~18_combout\ $end
$var wire 1 wF \BLOCO_MEM|RAM1|Mux13~19_combout\ $end
$var wire 1 xF \BLOCO_MEM|RAM1|Mux13~20_combout\ $end
$var wire 1 yF \BLOCO_MEM|RAM1|Dado_out[18]~59_combout\ $end
$var wire 1 zF \BLOCO_EX|ULA1|ULA18|Somador|cOut~combout\ $end
$var wire 1 {F \BLOCO_EX|ULA1|ULA19|InverterOuNao|saida_MUX[0]~0_combout\ $end
$var wire 1 |F \BLOCO_EX|ULA1|ULA19|MuxOperacao|MUX_OUT[0]~0_combout\ $end
$var wire 1 }F \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[18]~27_combout\ $end
$var wire 1 ~F \BLOCO_ID|BANCO_REG|registrador[12][18]~q\ $end
$var wire 1 !G \BLOCO_ID|BANCO_REG|saidaA[18]~198_combout\ $end
$var wire 1 "G \BLOCO_ID|BANCO_REG|saidaA[18]~199_combout\ $end
$var wire 1 #G \BLOCO_ID|BANCO_REG|saidaA[18]~200_combout\ $end
$var wire 1 $G \BLOCO_ID|BANCO_REG|saidaA[18]~201_combout\ $end
$var wire 1 %G \BLOCO_ID|BANCO_REG|registrador[16][18]~q\ $end
$var wire 1 &G \BLOCO_ID|BANCO_REG|registrador[20][18]~q\ $end
$var wire 1 'G \BLOCO_ID|BANCO_REG|registrador[24][18]~q\ $end
$var wire 1 (G \BLOCO_ID|BANCO_REG|registrador[28][18]~q\ $end
$var wire 1 )G \BLOCO_ID|BANCO_REG|saidaA[18]~202_combout\ $end
$var wire 1 *G \BLOCO_ID|BANCO_REG|registrador[17][18]~q\ $end
$var wire 1 +G \BLOCO_ID|BANCO_REG|registrador[21][18]~q\ $end
$var wire 1 ,G \BLOCO_ID|BANCO_REG|registrador[25][18]~q\ $end
$var wire 1 -G \BLOCO_ID|BANCO_REG|registrador[29][18]~q\ $end
$var wire 1 .G \BLOCO_ID|BANCO_REG|saidaA[18]~203_combout\ $end
$var wire 1 /G \BLOCO_ID|BANCO_REG|registrador[18][18]~q\ $end
$var wire 1 0G \BLOCO_ID|BANCO_REG|registrador[22][18]~q\ $end
$var wire 1 1G \BLOCO_ID|BANCO_REG|registrador[26][18]~q\ $end
$var wire 1 2G \BLOCO_ID|BANCO_REG|registrador[30][18]~q\ $end
$var wire 1 3G \BLOCO_ID|BANCO_REG|saidaA[18]~204_combout\ $end
$var wire 1 4G \BLOCO_ID|BANCO_REG|registrador[19][18]~q\ $end
$var wire 1 5G \BLOCO_ID|BANCO_REG|registrador[23][18]~q\ $end
$var wire 1 6G \BLOCO_ID|BANCO_REG|registrador[27][18]~q\ $end
$var wire 1 7G \BLOCO_ID|BANCO_REG|registrador[31][18]~q\ $end
$var wire 1 8G \BLOCO_ID|BANCO_REG|saidaA[18]~205_combout\ $end
$var wire 1 9G \BLOCO_ID|BANCO_REG|saidaA[18]~206_combout\ $end
$var wire 1 :G \BLOCO_ID|BANCO_REG|saidaA[18]~207_combout\ $end
$var wire 1 ;G \BLOCO_ID|BANCO_REG|saidaA[18]~208_combout\ $end
$var wire 1 <G \BLOCO_EX|ULA1|ULA19|Somador|saida~0_combout\ $end
$var wire 1 =G \BLOCO_EX|ULA1|ULA19|Somador|cOut~0_combout\ $end
$var wire 1 >G \BLOCO_EX|ULA1|ULA19|Somador|cOut~1_combout\ $end
$var wire 1 ?G \BLOCO_EX|Somador2|Add0~102\ $end
$var wire 1 @G \BLOCO_EX|Somador2|Add0~93_sumout\ $end
$var wire 1 AG \MUX_JR|saida_MUX[19]~23_combout\ $end
$var wire 1 BG \BLOCO_IF|Somador1|Add0~102\ $end
$var wire 1 CG \BLOCO_IF|Somador1|Add0~93_sumout\ $end
$var wire 1 DG \BLOCO_ID|BANCO_REG|registrador[0][19]~q\ $end
$var wire 1 EG \BLOCO_ID|BANCO_REG|registrador[4][19]~q\ $end
$var wire 1 FG \BLOCO_ID|BANCO_REG|registrador[8][19]~q\ $end
$var wire 1 GG \BLOCO_ID|BANCO_REG|saidaB[19]~95_combout\ $end
$var wire 1 HG \BLOCO_ID|BANCO_REG|registrador[1][19]~q\ $end
$var wire 1 IG \BLOCO_ID|BANCO_REG|registrador[5][19]~q\ $end
$var wire 1 JG \BLOCO_ID|BANCO_REG|registrador[9][19]~q\ $end
$var wire 1 KG \BLOCO_ID|BANCO_REG|registrador[13][19]~q\ $end
$var wire 1 LG \BLOCO_ID|BANCO_REG|saidaB[19]~96_combout\ $end
$var wire 1 MG \BLOCO_ID|BANCO_REG|registrador[2][19]~q\ $end
$var wire 1 NG \BLOCO_ID|BANCO_REG|registrador[6][19]~q\ $end
$var wire 1 OG \BLOCO_ID|BANCO_REG|registrador[10][19]~q\ $end
$var wire 1 PG \BLOCO_ID|BANCO_REG|registrador[14][19]~q\ $end
$var wire 1 QG \BLOCO_ID|BANCO_REG|saidaB[19]~97_combout\ $end
$var wire 1 RG \BLOCO_ID|BANCO_REG|registrador[3][19]~q\ $end
$var wire 1 SG \BLOCO_ID|BANCO_REG|registrador[7][19]~q\ $end
$var wire 1 TG \BLOCO_ID|BANCO_REG|registrador[11][19]~q\ $end
$var wire 1 UG \BLOCO_ID|BANCO_REG|registrador[15][19]~q\ $end
$var wire 1 VG \BLOCO_ID|BANCO_REG|saidaB[19]~98_combout\ $end
$var wire 1 WG \BLOCO_ID|BANCO_REG|saidaB[19]~99_combout\ $end
$var wire 1 XG \BLOCO_MEM|RAM1|memRAM[0][19]~q\ $end
$var wire 1 YG \BLOCO_MEM|RAM1|memRAM[32][19]~q\ $end
$var wire 1 ZG \BLOCO_MEM|RAM1|memRAM[2][19]~q\ $end
$var wire 1 [G \BLOCO_MEM|RAM1|memRAM[34][19]~q\ $end
$var wire 1 \G \BLOCO_MEM|RAM1|Mux12~0_combout\ $end
$var wire 1 ]G \BLOCO_MEM|RAM1|memRAM[1][19]~q\ $end
$var wire 1 ^G \BLOCO_MEM|RAM1|memRAM[33][19]~q\ $end
$var wire 1 _G \BLOCO_MEM|RAM1|memRAM[3][19]~q\ $end
$var wire 1 `G \BLOCO_MEM|RAM1|memRAM[35][19]~q\ $end
$var wire 1 aG \BLOCO_MEM|RAM1|Mux12~1_combout\ $end
$var wire 1 bG \BLOCO_MEM|RAM1|memRAM[16][19]~q\ $end
$var wire 1 cG \BLOCO_MEM|RAM1|memRAM[48][19]~q\ $end
$var wire 1 dG \BLOCO_MEM|RAM1|memRAM[18][19]~q\ $end
$var wire 1 eG \BLOCO_MEM|RAM1|memRAM[50][19]~q\ $end
$var wire 1 fG \BLOCO_MEM|RAM1|Mux12~2_combout\ $end
$var wire 1 gG \BLOCO_MEM|RAM1|memRAM[17][19]~q\ $end
$var wire 1 hG \BLOCO_MEM|RAM1|memRAM[49][19]~q\ $end
$var wire 1 iG \BLOCO_MEM|RAM1|memRAM[19][19]~q\ $end
$var wire 1 jG \BLOCO_MEM|RAM1|memRAM[51][19]~q\ $end
$var wire 1 kG \BLOCO_MEM|RAM1|Mux12~3_combout\ $end
$var wire 1 lG \BLOCO_MEM|RAM1|Mux12~4_combout\ $end
$var wire 1 mG \BLOCO_MEM|RAM1|memRAM[4][19]~q\ $end
$var wire 1 nG \BLOCO_MEM|RAM1|memRAM[36][19]~q\ $end
$var wire 1 oG \BLOCO_MEM|RAM1|memRAM[5][19]~q\ $end
$var wire 1 pG \BLOCO_MEM|RAM1|memRAM[37][19]~q\ $end
$var wire 1 qG \BLOCO_MEM|RAM1|Mux12~5_combout\ $end
$var wire 1 rG \BLOCO_MEM|RAM1|memRAM[20][19]~q\ $end
$var wire 1 sG \BLOCO_MEM|RAM1|memRAM[52][19]~q\ $end
$var wire 1 tG \BLOCO_MEM|RAM1|memRAM[21][19]~q\ $end
$var wire 1 uG \BLOCO_MEM|RAM1|memRAM[53][19]~q\ $end
$var wire 1 vG \BLOCO_MEM|RAM1|Mux12~6_combout\ $end
$var wire 1 wG \BLOCO_MEM|RAM1|memRAM[6][19]~q\ $end
$var wire 1 xG \BLOCO_MEM|RAM1|memRAM[38][19]~q\ $end
$var wire 1 yG \BLOCO_MEM|RAM1|memRAM[7][19]~q\ $end
$var wire 1 zG \BLOCO_MEM|RAM1|memRAM[39][19]~q\ $end
$var wire 1 {G \BLOCO_MEM|RAM1|Mux12~7_combout\ $end
$var wire 1 |G \BLOCO_MEM|RAM1|memRAM[22][19]~q\ $end
$var wire 1 }G \BLOCO_MEM|RAM1|memRAM[54][19]~q\ $end
$var wire 1 ~G \BLOCO_MEM|RAM1|memRAM[23][19]~q\ $end
$var wire 1 !H \BLOCO_MEM|RAM1|memRAM[55][19]~q\ $end
$var wire 1 "H \BLOCO_MEM|RAM1|Mux12~8_combout\ $end
$var wire 1 #H \BLOCO_MEM|RAM1|Mux12~9_combout\ $end
$var wire 1 $H \BLOCO_MEM|RAM1|memRAM[8][19]~q\ $end
$var wire 1 %H \BLOCO_MEM|RAM1|memRAM[40][19]~q\ $end
$var wire 1 &H \BLOCO_MEM|RAM1|memRAM[10][19]~q\ $end
$var wire 1 'H \BLOCO_MEM|RAM1|memRAM[42][19]~q\ $end
$var wire 1 (H \BLOCO_MEM|RAM1|Mux12~10_combout\ $end
$var wire 1 )H \BLOCO_MEM|RAM1|memRAM[9][19]~q\ $end
$var wire 1 *H \BLOCO_MEM|RAM1|memRAM[41][19]~q\ $end
$var wire 1 +H \BLOCO_MEM|RAM1|memRAM[11][19]~q\ $end
$var wire 1 ,H \BLOCO_MEM|RAM1|memRAM[43][19]~q\ $end
$var wire 1 -H \BLOCO_MEM|RAM1|Mux12~11_combout\ $end
$var wire 1 .H \BLOCO_MEM|RAM1|memRAM[24][19]~q\ $end
$var wire 1 /H \BLOCO_MEM|RAM1|memRAM[56][19]~q\ $end
$var wire 1 0H \BLOCO_MEM|RAM1|memRAM[26][19]~q\ $end
$var wire 1 1H \BLOCO_MEM|RAM1|memRAM[58][19]~q\ $end
$var wire 1 2H \BLOCO_MEM|RAM1|Mux12~12_combout\ $end
$var wire 1 3H \BLOCO_MEM|RAM1|memRAM[25][19]~q\ $end
$var wire 1 4H \BLOCO_MEM|RAM1|memRAM[57][19]~q\ $end
$var wire 1 5H \BLOCO_MEM|RAM1|memRAM[27][19]~q\ $end
$var wire 1 6H \BLOCO_MEM|RAM1|memRAM[59][19]~q\ $end
$var wire 1 7H \BLOCO_MEM|RAM1|Mux12~13_combout\ $end
$var wire 1 8H \BLOCO_MEM|RAM1|Mux12~14_combout\ $end
$var wire 1 9H \BLOCO_MEM|RAM1|memRAM[12][19]~q\ $end
$var wire 1 :H \BLOCO_MEM|RAM1|memRAM[44][19]~q\ $end
$var wire 1 ;H \BLOCO_MEM|RAM1|memRAM[28][19]~q\ $end
$var wire 1 <H \BLOCO_MEM|RAM1|memRAM[60][19]~q\ $end
$var wire 1 =H \BLOCO_MEM|RAM1|Mux12~15_combout\ $end
$var wire 1 >H \BLOCO_MEM|RAM1|memRAM[13][19]~q\ $end
$var wire 1 ?H \BLOCO_MEM|RAM1|memRAM[45][19]~q\ $end
$var wire 1 @H \BLOCO_MEM|RAM1|memRAM[29][19]~q\ $end
$var wire 1 AH \BLOCO_MEM|RAM1|memRAM[61][19]~q\ $end
$var wire 1 BH \BLOCO_MEM|RAM1|Mux12~16_combout\ $end
$var wire 1 CH \BLOCO_MEM|RAM1|memRAM[14][19]~q\ $end
$var wire 1 DH \BLOCO_MEM|RAM1|memRAM[46][19]~q\ $end
$var wire 1 EH \BLOCO_MEM|RAM1|memRAM[30][19]~q\ $end
$var wire 1 FH \BLOCO_MEM|RAM1|memRAM[62][19]~q\ $end
$var wire 1 GH \BLOCO_MEM|RAM1|Mux12~17_combout\ $end
$var wire 1 HH \BLOCO_MEM|RAM1|memRAM[15][19]~q\ $end
$var wire 1 IH \BLOCO_MEM|RAM1|memRAM[47][19]~q\ $end
$var wire 1 JH \BLOCO_MEM|RAM1|memRAM[31][19]~q\ $end
$var wire 1 KH \BLOCO_MEM|RAM1|memRAM[63][19]~q\ $end
$var wire 1 LH \BLOCO_MEM|RAM1|Mux12~18_combout\ $end
$var wire 1 MH \BLOCO_MEM|RAM1|Mux12~19_combout\ $end
$var wire 1 NH \BLOCO_MEM|RAM1|Mux12~20_combout\ $end
$var wire 1 OH \BLOCO_MEM|RAM1|Dado_out[19]~57_combout\ $end
$var wire 1 PH \BLOCO_EX|ULA1|ULA20|InverterOuNao|saida_MUX[0]~0_combout\ $end
$var wire 1 QH \BLOCO_EX|ULA1|ULA20|MuxOperacao|MUX_OUT[0]~0_combout\ $end
$var wire 1 RH \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[19]~25_combout\ $end
$var wire 1 SH \BLOCO_ID|BANCO_REG|registrador[12][19]~q\ $end
$var wire 1 TH \BLOCO_ID|BANCO_REG|saidaA[19]~209_combout\ $end
$var wire 1 UH \BLOCO_ID|BANCO_REG|saidaA[19]~210_combout\ $end
$var wire 1 VH \BLOCO_ID|BANCO_REG|saidaA[19]~211_combout\ $end
$var wire 1 WH \BLOCO_ID|BANCO_REG|saidaA[19]~212_combout\ $end
$var wire 1 XH \BLOCO_ID|BANCO_REG|registrador[16][19]~q\ $end
$var wire 1 YH \BLOCO_ID|BANCO_REG|registrador[20][19]~q\ $end
$var wire 1 ZH \BLOCO_ID|BANCO_REG|registrador[24][19]~q\ $end
$var wire 1 [H \BLOCO_ID|BANCO_REG|registrador[28][19]~q\ $end
$var wire 1 \H \BLOCO_ID|BANCO_REG|saidaA[19]~213_combout\ $end
$var wire 1 ]H \BLOCO_ID|BANCO_REG|registrador[17][19]~q\ $end
$var wire 1 ^H \BLOCO_ID|BANCO_REG|registrador[21][19]~q\ $end
$var wire 1 _H \BLOCO_ID|BANCO_REG|registrador[25][19]~q\ $end
$var wire 1 `H \BLOCO_ID|BANCO_REG|registrador[29][19]~q\ $end
$var wire 1 aH \BLOCO_ID|BANCO_REG|saidaA[19]~214_combout\ $end
$var wire 1 bH \BLOCO_ID|BANCO_REG|registrador[18][19]~q\ $end
$var wire 1 cH \BLOCO_ID|BANCO_REG|registrador[22][19]~q\ $end
$var wire 1 dH \BLOCO_ID|BANCO_REG|registrador[26][19]~q\ $end
$var wire 1 eH \BLOCO_ID|BANCO_REG|registrador[30][19]~q\ $end
$var wire 1 fH \BLOCO_ID|BANCO_REG|saidaA[19]~215_combout\ $end
$var wire 1 gH \BLOCO_ID|BANCO_REG|registrador[19][19]~q\ $end
$var wire 1 hH \BLOCO_ID|BANCO_REG|registrador[23][19]~q\ $end
$var wire 1 iH \BLOCO_ID|BANCO_REG|registrador[27][19]~q\ $end
$var wire 1 jH \BLOCO_ID|BANCO_REG|registrador[31][19]~q\ $end
$var wire 1 kH \BLOCO_ID|BANCO_REG|saidaA[19]~216_combout\ $end
$var wire 1 lH \BLOCO_ID|BANCO_REG|saidaA[19]~217_combout\ $end
$var wire 1 mH \BLOCO_ID|BANCO_REG|saidaA[19]~218_combout\ $end
$var wire 1 nH \BLOCO_ID|BANCO_REG|saidaA[19]~219_combout\ $end
$var wire 1 oH \BLOCO_EX|Somador2|Add0~94\ $end
$var wire 1 pH \BLOCO_EX|Somador2|Add0~105_sumout\ $end
$var wire 1 qH \MUX_JR|saida_MUX[20]~26_combout\ $end
$var wire 1 rH \BLOCO_IF|Somador1|Add0~94\ $end
$var wire 1 sH \BLOCO_IF|Somador1|Add0~105_sumout\ $end
$var wire 1 tH \BLOCO_ID|BANCO_REG|registrador[0][20]~q\ $end
$var wire 1 uH \BLOCO_ID|BANCO_REG|registrador[1][20]~q\ $end
$var wire 1 vH \BLOCO_ID|BANCO_REG|registrador[2][20]~q\ $end
$var wire 1 wH \BLOCO_ID|BANCO_REG|registrador[3][20]~q\ $end
$var wire 1 xH \BLOCO_ID|BANCO_REG|saidaB[20]~100_combout\ $end
$var wire 1 yH \BLOCO_ID|BANCO_REG|registrador[4][20]~q\ $end
$var wire 1 zH \BLOCO_ID|BANCO_REG|registrador[5][20]~q\ $end
$var wire 1 {H \BLOCO_ID|BANCO_REG|registrador[6][20]~q\ $end
$var wire 1 |H \BLOCO_ID|BANCO_REG|registrador[7][20]~q\ $end
$var wire 1 }H \BLOCO_ID|BANCO_REG|saidaB[20]~101_combout\ $end
$var wire 1 ~H \BLOCO_ID|BANCO_REG|registrador[8][20]~q\ $end
$var wire 1 !I \BLOCO_ID|BANCO_REG|registrador[9][20]~q\ $end
$var wire 1 "I \BLOCO_ID|BANCO_REG|registrador[10][20]~q\ $end
$var wire 1 #I \BLOCO_ID|BANCO_REG|registrador[11][20]~q\ $end
$var wire 1 $I \BLOCO_ID|BANCO_REG|saidaB[20]~102_combout\ $end
$var wire 1 %I \BLOCO_ID|BANCO_REG|registrador[13][20]~q\ $end
$var wire 1 &I \BLOCO_ID|BANCO_REG|registrador[14][20]~q\ $end
$var wire 1 'I \BLOCO_ID|BANCO_REG|registrador[15][20]~q\ $end
$var wire 1 (I \BLOCO_ID|BANCO_REG|saidaB[20]~103_combout\ $end
$var wire 1 )I \BLOCO_ID|BANCO_REG|saidaB[20]~104_combout\ $end
$var wire 1 *I \BLOCO_MEM|RAM1|memRAM[0][20]~q\ $end
$var wire 1 +I \BLOCO_MEM|RAM1|memRAM[8][20]~q\ $end
$var wire 1 ,I \BLOCO_MEM|RAM1|memRAM[4][20]~q\ $end
$var wire 1 -I \BLOCO_MEM|RAM1|memRAM[12][20]~q\ $end
$var wire 1 .I \BLOCO_MEM|RAM1|Mux11~0_combout\ $end
$var wire 1 /I \BLOCO_MEM|RAM1|memRAM[1][20]~q\ $end
$var wire 1 0I \BLOCO_MEM|RAM1|memRAM[9][20]~q\ $end
$var wire 1 1I \BLOCO_MEM|RAM1|memRAM[5][20]~q\ $end
$var wire 1 2I \BLOCO_MEM|RAM1|memRAM[13][20]~q\ $end
$var wire 1 3I \BLOCO_MEM|RAM1|Mux11~1_combout\ $end
$var wire 1 4I \BLOCO_MEM|RAM1|memRAM[2][20]~q\ $end
$var wire 1 5I \BLOCO_MEM|RAM1|memRAM[10][20]~q\ $end
$var wire 1 6I \BLOCO_MEM|RAM1|memRAM[6][20]~q\ $end
$var wire 1 7I \BLOCO_MEM|RAM1|memRAM[14][20]~q\ $end
$var wire 1 8I \BLOCO_MEM|RAM1|Mux11~2_combout\ $end
$var wire 1 9I \BLOCO_MEM|RAM1|memRAM[3][20]~q\ $end
$var wire 1 :I \BLOCO_MEM|RAM1|memRAM[11][20]~q\ $end
$var wire 1 ;I \BLOCO_MEM|RAM1|memRAM[7][20]~q\ $end
$var wire 1 <I \BLOCO_MEM|RAM1|memRAM[15][20]~q\ $end
$var wire 1 =I \BLOCO_MEM|RAM1|Mux11~3_combout\ $end
$var wire 1 >I \BLOCO_MEM|RAM1|Mux11~4_combout\ $end
$var wire 1 ?I \BLOCO_MEM|RAM1|memRAM[32][20]~q\ $end
$var wire 1 @I \BLOCO_MEM|RAM1|memRAM[40][20]~q\ $end
$var wire 1 AI \BLOCO_MEM|RAM1|memRAM[34][20]~q\ $end
$var wire 1 BI \BLOCO_MEM|RAM1|memRAM[42][20]~q\ $end
$var wire 1 CI \BLOCO_MEM|RAM1|Mux11~5_combout\ $end
$var wire 1 DI \BLOCO_MEM|RAM1|memRAM[36][20]~q\ $end
$var wire 1 EI \BLOCO_MEM|RAM1|memRAM[44][20]~q\ $end
$var wire 1 FI \BLOCO_MEM|RAM1|memRAM[38][20]~q\ $end
$var wire 1 GI \BLOCO_MEM|RAM1|memRAM[46][20]~q\ $end
$var wire 1 HI \BLOCO_MEM|RAM1|Mux11~6_combout\ $end
$var wire 1 II \BLOCO_MEM|RAM1|memRAM[33][20]~q\ $end
$var wire 1 JI \BLOCO_MEM|RAM1|memRAM[41][20]~q\ $end
$var wire 1 KI \BLOCO_MEM|RAM1|memRAM[35][20]~q\ $end
$var wire 1 LI \BLOCO_MEM|RAM1|memRAM[43][20]~q\ $end
$var wire 1 MI \BLOCO_MEM|RAM1|Mux11~7_combout\ $end
$var wire 1 NI \BLOCO_MEM|RAM1|memRAM[37][20]~q\ $end
$var wire 1 OI \BLOCO_MEM|RAM1|memRAM[45][20]~q\ $end
$var wire 1 PI \BLOCO_MEM|RAM1|memRAM[39][20]~q\ $end
$var wire 1 QI \BLOCO_MEM|RAM1|memRAM[47][20]~q\ $end
$var wire 1 RI \BLOCO_MEM|RAM1|Mux11~8_combout\ $end
$var wire 1 SI \BLOCO_MEM|RAM1|Mux11~9_combout\ $end
$var wire 1 TI \BLOCO_MEM|RAM1|memRAM[16][20]~q\ $end
$var wire 1 UI \BLOCO_MEM|RAM1|memRAM[20][20]~q\ $end
$var wire 1 VI \BLOCO_MEM|RAM1|memRAM[17][20]~q\ $end
$var wire 1 WI \BLOCO_MEM|RAM1|memRAM[21][20]~q\ $end
$var wire 1 XI \BLOCO_MEM|RAM1|Mux11~10_combout\ $end
$var wire 1 YI \BLOCO_MEM|RAM1|memRAM[24][20]~q\ $end
$var wire 1 ZI \BLOCO_MEM|RAM1|memRAM[28][20]~q\ $end
$var wire 1 [I \BLOCO_MEM|RAM1|memRAM[25][20]~q\ $end
$var wire 1 \I \BLOCO_MEM|RAM1|memRAM[29][20]~q\ $end
$var wire 1 ]I \BLOCO_MEM|RAM1|Mux11~11_combout\ $end
$var wire 1 ^I \BLOCO_MEM|RAM1|memRAM[18][20]~q\ $end
$var wire 1 _I \BLOCO_MEM|RAM1|memRAM[22][20]~q\ $end
$var wire 1 `I \BLOCO_MEM|RAM1|memRAM[19][20]~q\ $end
$var wire 1 aI \BLOCO_MEM|RAM1|memRAM[23][20]~q\ $end
$var wire 1 bI \BLOCO_MEM|RAM1|Mux11~12_combout\ $end
$var wire 1 cI \BLOCO_MEM|RAM1|memRAM[26][20]~q\ $end
$var wire 1 dI \BLOCO_MEM|RAM1|memRAM[30][20]~q\ $end
$var wire 1 eI \BLOCO_MEM|RAM1|memRAM[27][20]~q\ $end
$var wire 1 fI \BLOCO_MEM|RAM1|memRAM[31][20]~q\ $end
$var wire 1 gI \BLOCO_MEM|RAM1|Mux11~13_combout\ $end
$var wire 1 hI \BLOCO_MEM|RAM1|Mux11~14_combout\ $end
$var wire 1 iI \BLOCO_MEM|RAM1|memRAM[48][20]~q\ $end
$var wire 1 jI \BLOCO_MEM|RAM1|memRAM[52][20]~q\ $end
$var wire 1 kI \BLOCO_MEM|RAM1|memRAM[49][20]~q\ $end
$var wire 1 lI \BLOCO_MEM|RAM1|memRAM[53][20]~q\ $end
$var wire 1 mI \BLOCO_MEM|RAM1|Mux11~15_combout\ $end
$var wire 1 nI \BLOCO_MEM|RAM1|memRAM[56][20]~q\ $end
$var wire 1 oI \BLOCO_MEM|RAM1|memRAM[60][20]~q\ $end
$var wire 1 pI \BLOCO_MEM|RAM1|memRAM[57][20]~q\ $end
$var wire 1 qI \BLOCO_MEM|RAM1|memRAM[61][20]~q\ $end
$var wire 1 rI \BLOCO_MEM|RAM1|Mux11~16_combout\ $end
$var wire 1 sI \BLOCO_MEM|RAM1|memRAM[50][20]~q\ $end
$var wire 1 tI \BLOCO_MEM|RAM1|memRAM[54][20]~q\ $end
$var wire 1 uI \BLOCO_MEM|RAM1|memRAM[51][20]~q\ $end
$var wire 1 vI \BLOCO_MEM|RAM1|memRAM[55][20]~q\ $end
$var wire 1 wI \BLOCO_MEM|RAM1|Mux11~17_combout\ $end
$var wire 1 xI \BLOCO_MEM|RAM1|memRAM[58][20]~q\ $end
$var wire 1 yI \BLOCO_MEM|RAM1|memRAM[62][20]~q\ $end
$var wire 1 zI \BLOCO_MEM|RAM1|memRAM[59][20]~q\ $end
$var wire 1 {I \BLOCO_MEM|RAM1|memRAM[63][20]~q\ $end
$var wire 1 |I \BLOCO_MEM|RAM1|Mux11~18_combout\ $end
$var wire 1 }I \BLOCO_MEM|RAM1|Mux11~19_combout\ $end
$var wire 1 ~I \BLOCO_MEM|RAM1|Mux11~20_combout\ $end
$var wire 1 !J \BLOCO_MEM|RAM1|Dado_out[20]~60_combout\ $end
$var wire 1 "J \BLOCO_EX|ULA1|ULA21|InverterOuNao|saida_MUX[0]~0_combout\ $end
$var wire 1 #J \BLOCO_EX|ULA1|ULA21|MuxOperacao|MUX_OUT[0]~1_combout\ $end
$var wire 1 $J \BLOCO_EX|ULA1|ULA21|MuxOperacao|MUX_OUT[0]~2_combout\ $end
$var wire 1 %J \BLOCO_EX|ULA1|ULA21|MuxOperacao|MUX_OUT[0]~0_combout\ $end
$var wire 1 &J \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[20]~28_combout\ $end
$var wire 1 'J \BLOCO_ID|BANCO_REG|registrador[12][20]~q\ $end
$var wire 1 (J \BLOCO_ID|BANCO_REG|saidaA[20]~220_combout\ $end
$var wire 1 )J \BLOCO_ID|BANCO_REG|saidaA[20]~221_combout\ $end
$var wire 1 *J \BLOCO_ID|BANCO_REG|saidaA[20]~222_combout\ $end
$var wire 1 +J \BLOCO_ID|BANCO_REG|saidaA[20]~223_combout\ $end
$var wire 1 ,J \BLOCO_ID|BANCO_REG|registrador[16][20]~q\ $end
$var wire 1 -J \BLOCO_ID|BANCO_REG|registrador[20][20]~q\ $end
$var wire 1 .J \BLOCO_ID|BANCO_REG|registrador[24][20]~q\ $end
$var wire 1 /J \BLOCO_ID|BANCO_REG|registrador[28][20]~q\ $end
$var wire 1 0J \BLOCO_ID|BANCO_REG|saidaA[20]~224_combout\ $end
$var wire 1 1J \BLOCO_ID|BANCO_REG|registrador[17][20]~q\ $end
$var wire 1 2J \BLOCO_ID|BANCO_REG|registrador[21][20]~q\ $end
$var wire 1 3J \BLOCO_ID|BANCO_REG|registrador[25][20]~q\ $end
$var wire 1 4J \BLOCO_ID|BANCO_REG|registrador[29][20]~q\ $end
$var wire 1 5J \BLOCO_ID|BANCO_REG|saidaA[20]~225_combout\ $end
$var wire 1 6J \BLOCO_ID|BANCO_REG|registrador[18][20]~q\ $end
$var wire 1 7J \BLOCO_ID|BANCO_REG|registrador[22][20]~q\ $end
$var wire 1 8J \BLOCO_ID|BANCO_REG|registrador[26][20]~q\ $end
$var wire 1 9J \BLOCO_ID|BANCO_REG|registrador[30][20]~q\ $end
$var wire 1 :J \BLOCO_ID|BANCO_REG|saidaA[20]~226_combout\ $end
$var wire 1 ;J \BLOCO_ID|BANCO_REG|registrador[19][20]~q\ $end
$var wire 1 <J \BLOCO_ID|BANCO_REG|registrador[23][20]~q\ $end
$var wire 1 =J \BLOCO_ID|BANCO_REG|registrador[27][20]~q\ $end
$var wire 1 >J \BLOCO_ID|BANCO_REG|registrador[31][20]~q\ $end
$var wire 1 ?J \BLOCO_ID|BANCO_REG|saidaA[20]~227_combout\ $end
$var wire 1 @J \BLOCO_ID|BANCO_REG|saidaA[20]~228_combout\ $end
$var wire 1 AJ \BLOCO_ID|BANCO_REG|saidaA[20]~229_combout\ $end
$var wire 1 BJ \BLOCO_ID|BANCO_REG|saidaA[20]~230_combout\ $end
$var wire 1 CJ \BLOCO_EX|ULA1|ULA21|Somador|cOut~combout\ $end
$var wire 1 DJ \BLOCO_EX|Somador2|Add0~106\ $end
$var wire 1 EJ \BLOCO_EX|Somador2|Add0~113_sumout\ $end
$var wire 1 FJ \MUX_JR|saida_MUX[21]~28_combout\ $end
$var wire 1 GJ \BLOCO_IF|Somador1|Add0~106\ $end
$var wire 1 HJ \BLOCO_IF|Somador1|Add0~113_sumout\ $end
$var wire 1 IJ \BLOCO_ID|BANCO_REG|registrador[0][21]~q\ $end
$var wire 1 JJ \BLOCO_ID|BANCO_REG|registrador[4][21]~q\ $end
$var wire 1 KJ \BLOCO_ID|BANCO_REG|registrador[8][21]~q\ $end
$var wire 1 LJ \BLOCO_ID|BANCO_REG|saidaB[21]~105_combout\ $end
$var wire 1 MJ \BLOCO_ID|BANCO_REG|registrador[1][21]~q\ $end
$var wire 1 NJ \BLOCO_ID|BANCO_REG|registrador[5][21]~q\ $end
$var wire 1 OJ \BLOCO_ID|BANCO_REG|registrador[9][21]~q\ $end
$var wire 1 PJ \BLOCO_ID|BANCO_REG|registrador[13][21]~q\ $end
$var wire 1 QJ \BLOCO_ID|BANCO_REG|saidaB[21]~106_combout\ $end
$var wire 1 RJ \BLOCO_ID|BANCO_REG|registrador[2][21]~q\ $end
$var wire 1 SJ \BLOCO_ID|BANCO_REG|registrador[6][21]~q\ $end
$var wire 1 TJ \BLOCO_ID|BANCO_REG|registrador[10][21]~q\ $end
$var wire 1 UJ \BLOCO_ID|BANCO_REG|registrador[14][21]~q\ $end
$var wire 1 VJ \BLOCO_ID|BANCO_REG|saidaB[21]~107_combout\ $end
$var wire 1 WJ \BLOCO_ID|BANCO_REG|registrador[3][21]~q\ $end
$var wire 1 XJ \BLOCO_ID|BANCO_REG|registrador[7][21]~q\ $end
$var wire 1 YJ \BLOCO_ID|BANCO_REG|registrador[11][21]~q\ $end
$var wire 1 ZJ \BLOCO_ID|BANCO_REG|registrador[15][21]~q\ $end
$var wire 1 [J \BLOCO_ID|BANCO_REG|saidaB[21]~108_combout\ $end
$var wire 1 \J \BLOCO_ID|BANCO_REG|saidaB[21]~109_combout\ $end
$var wire 1 ]J \BLOCO_MEM|RAM1|memRAM[0][21]~q\ $end
$var wire 1 ^J \BLOCO_MEM|RAM1|memRAM[32][21]~q\ $end
$var wire 1 _J \BLOCO_MEM|RAM1|memRAM[16][21]~q\ $end
$var wire 1 `J \BLOCO_MEM|RAM1|memRAM[48][21]~q\ $end
$var wire 1 aJ \BLOCO_MEM|RAM1|Mux10~0_combout\ $end
$var wire 1 bJ \BLOCO_MEM|RAM1|memRAM[8][21]~q\ $end
$var wire 1 cJ \BLOCO_MEM|RAM1|memRAM[40][21]~q\ $end
$var wire 1 dJ \BLOCO_MEM|RAM1|memRAM[24][21]~q\ $end
$var wire 1 eJ \BLOCO_MEM|RAM1|memRAM[56][21]~q\ $end
$var wire 1 fJ \BLOCO_MEM|RAM1|Mux10~1_combout\ $end
$var wire 1 gJ \BLOCO_MEM|RAM1|memRAM[4][21]~q\ $end
$var wire 1 hJ \BLOCO_MEM|RAM1|memRAM[36][21]~q\ $end
$var wire 1 iJ \BLOCO_MEM|RAM1|memRAM[20][21]~q\ $end
$var wire 1 jJ \BLOCO_MEM|RAM1|memRAM[52][21]~q\ $end
$var wire 1 kJ \BLOCO_MEM|RAM1|Mux10~2_combout\ $end
$var wire 1 lJ \BLOCO_MEM|RAM1|memRAM[12][21]~q\ $end
$var wire 1 mJ \BLOCO_MEM|RAM1|memRAM[44][21]~q\ $end
$var wire 1 nJ \BLOCO_MEM|RAM1|memRAM[28][21]~q\ $end
$var wire 1 oJ \BLOCO_MEM|RAM1|memRAM[60][21]~q\ $end
$var wire 1 pJ \BLOCO_MEM|RAM1|Mux10~3_combout\ $end
$var wire 1 qJ \BLOCO_MEM|RAM1|Mux10~4_combout\ $end
$var wire 1 rJ \BLOCO_MEM|RAM1|memRAM[1][21]~q\ $end
$var wire 1 sJ \BLOCO_MEM|RAM1|memRAM[33][21]~q\ $end
$var wire 1 tJ \BLOCO_MEM|RAM1|memRAM[17][21]~q\ $end
$var wire 1 uJ \BLOCO_MEM|RAM1|memRAM[49][21]~q\ $end
$var wire 1 vJ \BLOCO_MEM|RAM1|Mux10~5_combout\ $end
$var wire 1 wJ \BLOCO_MEM|RAM1|memRAM[9][21]~q\ $end
$var wire 1 xJ \BLOCO_MEM|RAM1|memRAM[41][21]~q\ $end
$var wire 1 yJ \BLOCO_MEM|RAM1|memRAM[25][21]~q\ $end
$var wire 1 zJ \BLOCO_MEM|RAM1|memRAM[57][21]~q\ $end
$var wire 1 {J \BLOCO_MEM|RAM1|Mux10~6_combout\ $end
$var wire 1 |J \BLOCO_MEM|RAM1|memRAM[5][21]~q\ $end
$var wire 1 }J \BLOCO_MEM|RAM1|memRAM[37][21]~q\ $end
$var wire 1 ~J \BLOCO_MEM|RAM1|memRAM[21][21]~q\ $end
$var wire 1 !K \BLOCO_MEM|RAM1|memRAM[53][21]~q\ $end
$var wire 1 "K \BLOCO_MEM|RAM1|Mux10~7_combout\ $end
$var wire 1 #K \BLOCO_MEM|RAM1|memRAM[13][21]~q\ $end
$var wire 1 $K \BLOCO_MEM|RAM1|memRAM[45][21]~q\ $end
$var wire 1 %K \BLOCO_MEM|RAM1|memRAM[29][21]~q\ $end
$var wire 1 &K \BLOCO_MEM|RAM1|memRAM[61][21]~q\ $end
$var wire 1 'K \BLOCO_MEM|RAM1|Mux10~8_combout\ $end
$var wire 1 (K \BLOCO_MEM|RAM1|Mux10~9_combout\ $end
$var wire 1 )K \BLOCO_MEM|RAM1|memRAM[2][21]~q\ $end
$var wire 1 *K \BLOCO_MEM|RAM1|memRAM[10][21]~q\ $end
$var wire 1 +K \BLOCO_MEM|RAM1|memRAM[34][21]~q\ $end
$var wire 1 ,K \BLOCO_MEM|RAM1|memRAM[42][21]~q\ $end
$var wire 1 -K \BLOCO_MEM|RAM1|Mux10~10_combout\ $end
$var wire 1 .K \BLOCO_MEM|RAM1|memRAM[6][21]~q\ $end
$var wire 1 /K \BLOCO_MEM|RAM1|memRAM[14][21]~q\ $end
$var wire 1 0K \BLOCO_MEM|RAM1|memRAM[38][21]~q\ $end
$var wire 1 1K \BLOCO_MEM|RAM1|memRAM[46][21]~q\ $end
$var wire 1 2K \BLOCO_MEM|RAM1|Mux10~11_combout\ $end
$var wire 1 3K \BLOCO_MEM|RAM1|memRAM[18][21]~q\ $end
$var wire 1 4K \BLOCO_MEM|RAM1|memRAM[26][21]~q\ $end
$var wire 1 5K \BLOCO_MEM|RAM1|memRAM[50][21]~q\ $end
$var wire 1 6K \BLOCO_MEM|RAM1|memRAM[58][21]~q\ $end
$var wire 1 7K \BLOCO_MEM|RAM1|Mux10~12_combout\ $end
$var wire 1 8K \BLOCO_MEM|RAM1|memRAM[22][21]~q\ $end
$var wire 1 9K \BLOCO_MEM|RAM1|memRAM[30][21]~q\ $end
$var wire 1 :K \BLOCO_MEM|RAM1|memRAM[54][21]~q\ $end
$var wire 1 ;K \BLOCO_MEM|RAM1|memRAM[62][21]~q\ $end
$var wire 1 <K \BLOCO_MEM|RAM1|Mux10~13_combout\ $end
$var wire 1 =K \BLOCO_MEM|RAM1|Mux10~14_combout\ $end
$var wire 1 >K \BLOCO_MEM|RAM1|memRAM[3][21]~q\ $end
$var wire 1 ?K \BLOCO_MEM|RAM1|memRAM[35][21]~q\ $end
$var wire 1 @K \BLOCO_MEM|RAM1|memRAM[19][21]~q\ $end
$var wire 1 AK \BLOCO_MEM|RAM1|memRAM[51][21]~q\ $end
$var wire 1 BK \BLOCO_MEM|RAM1|Mux10~15_combout\ $end
$var wire 1 CK \BLOCO_MEM|RAM1|memRAM[11][21]~q\ $end
$var wire 1 DK \BLOCO_MEM|RAM1|memRAM[43][21]~q\ $end
$var wire 1 EK \BLOCO_MEM|RAM1|memRAM[27][21]~q\ $end
$var wire 1 FK \BLOCO_MEM|RAM1|memRAM[59][21]~q\ $end
$var wire 1 GK \BLOCO_MEM|RAM1|Mux10~16_combout\ $end
$var wire 1 HK \BLOCO_MEM|RAM1|memRAM[7][21]~q\ $end
$var wire 1 IK \BLOCO_MEM|RAM1|memRAM[39][21]~q\ $end
$var wire 1 JK \BLOCO_MEM|RAM1|memRAM[23][21]~q\ $end
$var wire 1 KK \BLOCO_MEM|RAM1|memRAM[55][21]~q\ $end
$var wire 1 LK \BLOCO_MEM|RAM1|Mux10~17_combout\ $end
$var wire 1 MK \BLOCO_MEM|RAM1|memRAM[15][21]~q\ $end
$var wire 1 NK \BLOCO_MEM|RAM1|memRAM[47][21]~q\ $end
$var wire 1 OK \BLOCO_MEM|RAM1|memRAM[31][21]~q\ $end
$var wire 1 PK \BLOCO_MEM|RAM1|memRAM[63][21]~q\ $end
$var wire 1 QK \BLOCO_MEM|RAM1|Mux10~18_combout\ $end
$var wire 1 RK \BLOCO_MEM|RAM1|Mux10~19_combout\ $end
$var wire 1 SK \BLOCO_MEM|RAM1|Mux10~20_combout\ $end
$var wire 1 TK \BLOCO_MEM|RAM1|Dado_out[21]~62_combout\ $end
$var wire 1 UK \BLOCO_EX|ULA1|ULA22|InverterOuNao|saida_MUX[0]~0_combout\ $end
$var wire 1 VK \BLOCO_EX|ULA1|ULA22|MuxOperacao|MUX_OUT[0]~0_combout\ $end
$var wire 1 WK \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[21]~30_combout\ $end
$var wire 1 XK \BLOCO_ID|BANCO_REG|registrador[12][21]~q\ $end
$var wire 1 YK \BLOCO_ID|BANCO_REG|saidaA[21]~231_combout\ $end
$var wire 1 ZK \BLOCO_ID|BANCO_REG|saidaA[21]~232_combout\ $end
$var wire 1 [K \BLOCO_ID|BANCO_REG|saidaA[21]~233_combout\ $end
$var wire 1 \K \BLOCO_ID|BANCO_REG|saidaA[21]~234_combout\ $end
$var wire 1 ]K \BLOCO_ID|BANCO_REG|registrador[16][21]~q\ $end
$var wire 1 ^K \BLOCO_ID|BANCO_REG|registrador[20][21]~q\ $end
$var wire 1 _K \BLOCO_ID|BANCO_REG|registrador[24][21]~q\ $end
$var wire 1 `K \BLOCO_ID|BANCO_REG|registrador[28][21]~q\ $end
$var wire 1 aK \BLOCO_ID|BANCO_REG|saidaA[21]~235_combout\ $end
$var wire 1 bK \BLOCO_ID|BANCO_REG|registrador[17][21]~q\ $end
$var wire 1 cK \BLOCO_ID|BANCO_REG|registrador[21][21]~q\ $end
$var wire 1 dK \BLOCO_ID|BANCO_REG|registrador[25][21]~q\ $end
$var wire 1 eK \BLOCO_ID|BANCO_REG|registrador[29][21]~q\ $end
$var wire 1 fK \BLOCO_ID|BANCO_REG|saidaA[21]~236_combout\ $end
$var wire 1 gK \BLOCO_ID|BANCO_REG|registrador[18][21]~q\ $end
$var wire 1 hK \BLOCO_ID|BANCO_REG|registrador[22][21]~q\ $end
$var wire 1 iK \BLOCO_ID|BANCO_REG|registrador[26][21]~q\ $end
$var wire 1 jK \BLOCO_ID|BANCO_REG|registrador[30][21]~q\ $end
$var wire 1 kK \BLOCO_ID|BANCO_REG|saidaA[21]~237_combout\ $end
$var wire 1 lK \BLOCO_ID|BANCO_REG|registrador[19][21]~q\ $end
$var wire 1 mK \BLOCO_ID|BANCO_REG|registrador[23][21]~q\ $end
$var wire 1 nK \BLOCO_ID|BANCO_REG|registrador[27][21]~q\ $end
$var wire 1 oK \BLOCO_ID|BANCO_REG|registrador[31][21]~q\ $end
$var wire 1 pK \BLOCO_ID|BANCO_REG|saidaA[21]~238_combout\ $end
$var wire 1 qK \BLOCO_ID|BANCO_REG|saidaA[21]~239_combout\ $end
$var wire 1 rK \BLOCO_ID|BANCO_REG|saidaA[21]~240_combout\ $end
$var wire 1 sK \BLOCO_ID|BANCO_REG|saidaA[21]~241_combout\ $end
$var wire 1 tK \BLOCO_EX|Somador2|Add0~114\ $end
$var wire 1 uK \BLOCO_EX|Somador2|Add0~117_sumout\ $end
$var wire 1 vK \BLOCO_ID|BANCO_REG|registrador[16][22]~q\ $end
$var wire 1 wK \BLOCO_ID|BANCO_REG|registrador[20][22]~q\ $end
$var wire 1 xK \BLOCO_ID|BANCO_REG|registrador[24][22]~q\ $end
$var wire 1 yK \BLOCO_ID|BANCO_REG|registrador[28][22]~q\ $end
$var wire 1 zK \BLOCO_ID|BANCO_REG|saidaA[22]~246_combout\ $end
$var wire 1 {K \BLOCO_ID|BANCO_REG|registrador[17][22]~q\ $end
$var wire 1 |K \BLOCO_ID|BANCO_REG|registrador[21][22]~q\ $end
$var wire 1 }K \BLOCO_ID|BANCO_REG|registrador[25][22]~q\ $end
$var wire 1 ~K \BLOCO_ID|BANCO_REG|registrador[29][22]~q\ $end
$var wire 1 !L \BLOCO_ID|BANCO_REG|saidaA[22]~247_combout\ $end
$var wire 1 "L \BLOCO_ID|BANCO_REG|registrador[18][22]~q\ $end
$var wire 1 #L \BLOCO_ID|BANCO_REG|registrador[22][22]~q\ $end
$var wire 1 $L \BLOCO_ID|BANCO_REG|registrador[26][22]~q\ $end
$var wire 1 %L \BLOCO_ID|BANCO_REG|registrador[30][22]~q\ $end
$var wire 1 &L \BLOCO_ID|BANCO_REG|saidaA[22]~248_combout\ $end
$var wire 1 'L \BLOCO_ID|BANCO_REG|registrador[19][22]~q\ $end
$var wire 1 (L \BLOCO_ID|BANCO_REG|registrador[23][22]~q\ $end
$var wire 1 )L \BLOCO_ID|BANCO_REG|registrador[27][22]~q\ $end
$var wire 1 *L \BLOCO_ID|BANCO_REG|registrador[31][22]~q\ $end
$var wire 1 +L \BLOCO_ID|BANCO_REG|saidaA[22]~249_combout\ $end
$var wire 1 ,L \BLOCO_ID|BANCO_REG|saidaA[22]~250_combout\ $end
$var wire 1 -L \BLOCO_ID|BANCO_REG|registrador[11][22]~q\ $end
$var wire 1 .L \BLOCO_ID|BANCO_REG|registrador[10][22]~q\ $end
$var wire 1 /L \BLOCO_ID|BANCO_REG|registrador[9][22]~q\ $end
$var wire 1 0L \BLOCO_ID|BANCO_REG|registrador[8][22]~q\ $end
$var wire 1 1L \BLOCO_ID|BANCO_REG|saidaA[22]~351_combout\ $end
$var wire 1 2L \MUX_JR|saida_MUX[22]~30_combout\ $end
$var wire 1 3L \MUX_JR|saida_MUX[22]~29_combout\ $end
$var wire 1 4L \BLOCO_IF|Somador1|Add0~114\ $end
$var wire 1 5L \BLOCO_IF|Somador1|Add0~117_sumout\ $end
$var wire 1 6L \BLOCO_ID|BANCO_REG|registrador[0][22]~q\ $end
$var wire 1 7L \BLOCO_ID|BANCO_REG|registrador[1][22]~q\ $end
$var wire 1 8L \BLOCO_ID|BANCO_REG|registrador[2][22]~q\ $end
$var wire 1 9L \BLOCO_ID|BANCO_REG|registrador[3][22]~q\ $end
$var wire 1 :L \BLOCO_ID|BANCO_REG|saidaB[22]~110_combout\ $end
$var wire 1 ;L \BLOCO_ID|BANCO_REG|registrador[4][22]~q\ $end
$var wire 1 <L \BLOCO_ID|BANCO_REG|registrador[5][22]~q\ $end
$var wire 1 =L \BLOCO_ID|BANCO_REG|registrador[6][22]~q\ $end
$var wire 1 >L \BLOCO_ID|BANCO_REG|registrador[7][22]~q\ $end
$var wire 1 ?L \BLOCO_ID|BANCO_REG|saidaB[22]~111_combout\ $end
$var wire 1 @L \BLOCO_ID|BANCO_REG|saidaB[22]~112_combout\ $end
$var wire 1 AL \BLOCO_ID|BANCO_REG|registrador[13][22]~q\ $end
$var wire 1 BL \BLOCO_ID|BANCO_REG|registrador[14][22]~q\ $end
$var wire 1 CL \BLOCO_ID|BANCO_REG|registrador[15][22]~q\ $end
$var wire 1 DL \BLOCO_ID|BANCO_REG|saidaB[22]~113_combout\ $end
$var wire 1 EL \BLOCO_ID|BANCO_REG|saidaB[22]~114_combout\ $end
$var wire 1 FL \BLOCO_MEM|RAM1|memRAM[0][22]~q\ $end
$var wire 1 GL \BLOCO_MEM|RAM1|memRAM[32][22]~q\ $end
$var wire 1 HL \BLOCO_MEM|RAM1|memRAM[2][22]~q\ $end
$var wire 1 IL \BLOCO_MEM|RAM1|memRAM[34][22]~q\ $end
$var wire 1 JL \BLOCO_MEM|RAM1|Mux9~0_combout\ $end
$var wire 1 KL \BLOCO_MEM|RAM1|memRAM[1][22]~q\ $end
$var wire 1 LL \BLOCO_MEM|RAM1|memRAM[33][22]~q\ $end
$var wire 1 ML \BLOCO_MEM|RAM1|memRAM[3][22]~q\ $end
$var wire 1 NL \BLOCO_MEM|RAM1|memRAM[35][22]~q\ $end
$var wire 1 OL \BLOCO_MEM|RAM1|Mux9~1_combout\ $end
$var wire 1 PL \BLOCO_MEM|RAM1|memRAM[16][22]~q\ $end
$var wire 1 QL \BLOCO_MEM|RAM1|memRAM[48][22]~q\ $end
$var wire 1 RL \BLOCO_MEM|RAM1|memRAM[18][22]~q\ $end
$var wire 1 SL \BLOCO_MEM|RAM1|memRAM[50][22]~q\ $end
$var wire 1 TL \BLOCO_MEM|RAM1|Mux9~2_combout\ $end
$var wire 1 UL \BLOCO_MEM|RAM1|memRAM[17][22]~q\ $end
$var wire 1 VL \BLOCO_MEM|RAM1|memRAM[49][22]~q\ $end
$var wire 1 WL \BLOCO_MEM|RAM1|memRAM[19][22]~q\ $end
$var wire 1 XL \BLOCO_MEM|RAM1|memRAM[51][22]~q\ $end
$var wire 1 YL \BLOCO_MEM|RAM1|Mux9~3_combout\ $end
$var wire 1 ZL \BLOCO_MEM|RAM1|Mux9~4_combout\ $end
$var wire 1 [L \BLOCO_MEM|RAM1|memRAM[4][22]~q\ $end
$var wire 1 \L \BLOCO_MEM|RAM1|memRAM[36][22]~q\ $end
$var wire 1 ]L \BLOCO_MEM|RAM1|memRAM[5][22]~q\ $end
$var wire 1 ^L \BLOCO_MEM|RAM1|memRAM[37][22]~q\ $end
$var wire 1 _L \BLOCO_MEM|RAM1|Mux9~5_combout\ $end
$var wire 1 `L \BLOCO_MEM|RAM1|memRAM[6][22]~q\ $end
$var wire 1 aL \BLOCO_MEM|RAM1|memRAM[38][22]~q\ $end
$var wire 1 bL \BLOCO_MEM|RAM1|memRAM[7][22]~q\ $end
$var wire 1 cL \BLOCO_MEM|RAM1|memRAM[39][22]~q\ $end
$var wire 1 dL \BLOCO_MEM|RAM1|Mux9~6_combout\ $end
$var wire 1 eL \BLOCO_MEM|RAM1|memRAM[20][22]~q\ $end
$var wire 1 fL \BLOCO_MEM|RAM1|memRAM[52][22]~q\ $end
$var wire 1 gL \BLOCO_MEM|RAM1|memRAM[21][22]~q\ $end
$var wire 1 hL \BLOCO_MEM|RAM1|memRAM[53][22]~q\ $end
$var wire 1 iL \BLOCO_MEM|RAM1|Mux9~7_combout\ $end
$var wire 1 jL \BLOCO_MEM|RAM1|memRAM[22][22]~q\ $end
$var wire 1 kL \BLOCO_MEM|RAM1|memRAM[54][22]~q\ $end
$var wire 1 lL \BLOCO_MEM|RAM1|memRAM[23][22]~q\ $end
$var wire 1 mL \BLOCO_MEM|RAM1|memRAM[55][22]~q\ $end
$var wire 1 nL \BLOCO_MEM|RAM1|Mux9~8_combout\ $end
$var wire 1 oL \BLOCO_MEM|RAM1|Mux9~9_combout\ $end
$var wire 1 pL \BLOCO_MEM|RAM1|memRAM[8][22]~q\ $end
$var wire 1 qL \BLOCO_MEM|RAM1|memRAM[40][22]~q\ $end
$var wire 1 rL \BLOCO_MEM|RAM1|memRAM[10][22]~q\ $end
$var wire 1 sL \BLOCO_MEM|RAM1|memRAM[42][22]~q\ $end
$var wire 1 tL \BLOCO_MEM|RAM1|Mux9~10_combout\ $end
$var wire 1 uL \BLOCO_MEM|RAM1|memRAM[9][22]~q\ $end
$var wire 1 vL \BLOCO_MEM|RAM1|memRAM[41][22]~q\ $end
$var wire 1 wL \BLOCO_MEM|RAM1|memRAM[11][22]~q\ $end
$var wire 1 xL \BLOCO_MEM|RAM1|memRAM[43][22]~q\ $end
$var wire 1 yL \BLOCO_MEM|RAM1|Mux9~11_combout\ $end
$var wire 1 zL \BLOCO_MEM|RAM1|memRAM[24][22]~q\ $end
$var wire 1 {L \BLOCO_MEM|RAM1|memRAM[56][22]~q\ $end
$var wire 1 |L \BLOCO_MEM|RAM1|memRAM[26][22]~q\ $end
$var wire 1 }L \BLOCO_MEM|RAM1|memRAM[58][22]~q\ $end
$var wire 1 ~L \BLOCO_MEM|RAM1|Mux9~12_combout\ $end
$var wire 1 !M \BLOCO_MEM|RAM1|memRAM[25][22]~q\ $end
$var wire 1 "M \BLOCO_MEM|RAM1|memRAM[57][22]~q\ $end
$var wire 1 #M \BLOCO_MEM|RAM1|memRAM[27][22]~q\ $end
$var wire 1 $M \BLOCO_MEM|RAM1|memRAM[59][22]~q\ $end
$var wire 1 %M \BLOCO_MEM|RAM1|Mux9~13_combout\ $end
$var wire 1 &M \BLOCO_MEM|RAM1|Mux9~14_combout\ $end
$var wire 1 'M \BLOCO_MEM|RAM1|memRAM[12][22]~q\ $end
$var wire 1 (M \BLOCO_MEM|RAM1|memRAM[44][22]~q\ $end
$var wire 1 )M \BLOCO_MEM|RAM1|memRAM[13][22]~q\ $end
$var wire 1 *M \BLOCO_MEM|RAM1|memRAM[45][22]~q\ $end
$var wire 1 +M \BLOCO_MEM|RAM1|Mux9~15_combout\ $end
$var wire 1 ,M \BLOCO_MEM|RAM1|memRAM[28][22]~q\ $end
$var wire 1 -M \BLOCO_MEM|RAM1|memRAM[60][22]~q\ $end
$var wire 1 .M \BLOCO_MEM|RAM1|memRAM[29][22]~q\ $end
$var wire 1 /M \BLOCO_MEM|RAM1|memRAM[61][22]~q\ $end
$var wire 1 0M \BLOCO_MEM|RAM1|Mux9~16_combout\ $end
$var wire 1 1M \BLOCO_MEM|RAM1|memRAM[14][22]~q\ $end
$var wire 1 2M \BLOCO_MEM|RAM1|memRAM[46][22]~q\ $end
$var wire 1 3M \BLOCO_MEM|RAM1|memRAM[15][22]~q\ $end
$var wire 1 4M \BLOCO_MEM|RAM1|memRAM[47][22]~q\ $end
$var wire 1 5M \BLOCO_MEM|RAM1|Mux9~17_combout\ $end
$var wire 1 6M \BLOCO_MEM|RAM1|memRAM[30][22]~q\ $end
$var wire 1 7M \BLOCO_MEM|RAM1|memRAM[62][22]~q\ $end
$var wire 1 8M \BLOCO_MEM|RAM1|memRAM[31][22]~q\ $end
$var wire 1 9M \BLOCO_MEM|RAM1|memRAM[63][22]~q\ $end
$var wire 1 :M \BLOCO_MEM|RAM1|Mux9~18_combout\ $end
$var wire 1 ;M \BLOCO_MEM|RAM1|Mux9~19_combout\ $end
$var wire 1 <M \BLOCO_MEM|RAM1|Mux9~20_combout\ $end
$var wire 1 =M \BLOCO_MEM|RAM1|Dado_out[22]~63_combout\ $end
$var wire 1 >M \BLOCO_EX|ULA1|ULA23|Somador|saida~0_combout\ $end
$var wire 1 ?M \BLOCO_EX|ULA1|ULA23|InverterOuNao|saida_MUX[0]~0_combout\ $end
$var wire 1 @M \BLOCO_EX|ULA1|ULA23|MuxOperacao|MUX_OUT[0]~0_combout\ $end
$var wire 1 AM \BLOCO_EX|ULA1|ULA23|MuxOperacao|MUX_OUT[0]~1_combout\ $end
$var wire 1 BM \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[22]~31_combout\ $end
$var wire 1 CM \BLOCO_ID|BANCO_REG|registrador[12][22]~q\ $end
$var wire 1 DM \BLOCO_ID|BANCO_REG|saidaA[22]~242_combout\ $end
$var wire 1 EM \BLOCO_ID|BANCO_REG|saidaA[22]~243_combout\ $end
$var wire 1 FM \BLOCO_ID|BANCO_REG|saidaA[22]~244_combout\ $end
$var wire 1 GM \BLOCO_ID|BANCO_REG|saidaA[22]~245_combout\ $end
$var wire 1 HM \BLOCO_ID|BANCO_REG|saidaA[22]~251_combout\ $end
$var wire 1 IM \BLOCO_EX|Somador2|Add0~118\ $end
$var wire 1 JM \BLOCO_EX|Somador2|Add0~109_sumout\ $end
$var wire 1 KM \MUX_JR|saida_MUX[23]~27_combout\ $end
$var wire 1 LM \BLOCO_IF|Somador1|Add0~118\ $end
$var wire 1 MM \BLOCO_IF|Somador1|Add0~109_sumout\ $end
$var wire 1 NM \BLOCO_ID|BANCO_REG|registrador[0][23]~q\ $end
$var wire 1 OM \BLOCO_ID|BANCO_REG|registrador[4][23]~q\ $end
$var wire 1 PM \BLOCO_ID|BANCO_REG|registrador[8][23]~q\ $end
$var wire 1 QM \BLOCO_ID|BANCO_REG|saidaB[23]~115_combout\ $end
$var wire 1 RM \BLOCO_ID|BANCO_REG|registrador[1][23]~q\ $end
$var wire 1 SM \BLOCO_ID|BANCO_REG|registrador[5][23]~q\ $end
$var wire 1 TM \BLOCO_ID|BANCO_REG|registrador[9][23]~q\ $end
$var wire 1 UM \BLOCO_ID|BANCO_REG|registrador[13][23]~q\ $end
$var wire 1 VM \BLOCO_ID|BANCO_REG|saidaB[23]~116_combout\ $end
$var wire 1 WM \BLOCO_ID|BANCO_REG|registrador[2][23]~q\ $end
$var wire 1 XM \BLOCO_ID|BANCO_REG|registrador[6][23]~q\ $end
$var wire 1 YM \BLOCO_ID|BANCO_REG|registrador[10][23]~q\ $end
$var wire 1 ZM \BLOCO_ID|BANCO_REG|registrador[14][23]~q\ $end
$var wire 1 [M \BLOCO_ID|BANCO_REG|saidaB[23]~117_combout\ $end
$var wire 1 \M \BLOCO_ID|BANCO_REG|registrador[3][23]~q\ $end
$var wire 1 ]M \BLOCO_ID|BANCO_REG|registrador[7][23]~q\ $end
$var wire 1 ^M \BLOCO_ID|BANCO_REG|registrador[11][23]~q\ $end
$var wire 1 _M \BLOCO_ID|BANCO_REG|registrador[15][23]~q\ $end
$var wire 1 `M \BLOCO_ID|BANCO_REG|saidaB[23]~118_combout\ $end
$var wire 1 aM \BLOCO_ID|BANCO_REG|saidaB[23]~119_combout\ $end
$var wire 1 bM \BLOCO_MEM|RAM1|memRAM[0][23]~q\ $end
$var wire 1 cM \BLOCO_MEM|RAM1|memRAM[8][23]~q\ $end
$var wire 1 dM \BLOCO_MEM|RAM1|memRAM[4][23]~q\ $end
$var wire 1 eM \BLOCO_MEM|RAM1|memRAM[12][23]~q\ $end
$var wire 1 fM \BLOCO_MEM|RAM1|Mux8~0_combout\ $end
$var wire 1 gM \BLOCO_MEM|RAM1|memRAM[1][23]~q\ $end
$var wire 1 hM \BLOCO_MEM|RAM1|memRAM[9][23]~q\ $end
$var wire 1 iM \BLOCO_MEM|RAM1|memRAM[5][23]~q\ $end
$var wire 1 jM \BLOCO_MEM|RAM1|memRAM[13][23]~q\ $end
$var wire 1 kM \BLOCO_MEM|RAM1|Mux8~1_combout\ $end
$var wire 1 lM \BLOCO_MEM|RAM1|memRAM[2][23]~q\ $end
$var wire 1 mM \BLOCO_MEM|RAM1|memRAM[10][23]~q\ $end
$var wire 1 nM \BLOCO_MEM|RAM1|memRAM[6][23]~q\ $end
$var wire 1 oM \BLOCO_MEM|RAM1|memRAM[14][23]~q\ $end
$var wire 1 pM \BLOCO_MEM|RAM1|Mux8~2_combout\ $end
$var wire 1 qM \BLOCO_MEM|RAM1|memRAM[3][23]~q\ $end
$var wire 1 rM \BLOCO_MEM|RAM1|memRAM[11][23]~q\ $end
$var wire 1 sM \BLOCO_MEM|RAM1|memRAM[7][23]~q\ $end
$var wire 1 tM \BLOCO_MEM|RAM1|memRAM[15][23]~q\ $end
$var wire 1 uM \BLOCO_MEM|RAM1|Mux8~3_combout\ $end
$var wire 1 vM \BLOCO_MEM|RAM1|Mux8~4_combout\ $end
$var wire 1 wM \BLOCO_MEM|RAM1|memRAM[32][23]~q\ $end
$var wire 1 xM \BLOCO_MEM|RAM1|memRAM[33][23]~q\ $end
$var wire 1 yM \BLOCO_MEM|RAM1|memRAM[34][23]~q\ $end
$var wire 1 zM \BLOCO_MEM|RAM1|memRAM[35][23]~q\ $end
$var wire 1 {M \BLOCO_MEM|RAM1|Mux8~5_combout\ $end
$var wire 1 |M \BLOCO_MEM|RAM1|memRAM[40][23]~q\ $end
$var wire 1 }M \BLOCO_MEM|RAM1|memRAM[41][23]~q\ $end
$var wire 1 ~M \BLOCO_MEM|RAM1|memRAM[42][23]~q\ $end
$var wire 1 !N \BLOCO_MEM|RAM1|memRAM[43][23]~q\ $end
$var wire 1 "N \BLOCO_MEM|RAM1|Mux8~6_combout\ $end
$var wire 1 #N \BLOCO_MEM|RAM1|memRAM[36][23]~q\ $end
$var wire 1 $N \BLOCO_MEM|RAM1|memRAM[37][23]~q\ $end
$var wire 1 %N \BLOCO_MEM|RAM1|memRAM[38][23]~q\ $end
$var wire 1 &N \BLOCO_MEM|RAM1|memRAM[39][23]~q\ $end
$var wire 1 'N \BLOCO_MEM|RAM1|Mux8~7_combout\ $end
$var wire 1 (N \BLOCO_MEM|RAM1|memRAM[44][23]~q\ $end
$var wire 1 )N \BLOCO_MEM|RAM1|memRAM[45][23]~q\ $end
$var wire 1 *N \BLOCO_MEM|RAM1|memRAM[46][23]~q\ $end
$var wire 1 +N \BLOCO_MEM|RAM1|memRAM[47][23]~q\ $end
$var wire 1 ,N \BLOCO_MEM|RAM1|Mux8~8_combout\ $end
$var wire 1 -N \BLOCO_MEM|RAM1|Mux8~9_combout\ $end
$var wire 1 .N \BLOCO_MEM|RAM1|memRAM[16][23]~q\ $end
$var wire 1 /N \BLOCO_MEM|RAM1|memRAM[24][23]~q\ $end
$var wire 1 0N \BLOCO_MEM|RAM1|memRAM[20][23]~q\ $end
$var wire 1 1N \BLOCO_MEM|RAM1|memRAM[28][23]~q\ $end
$var wire 1 2N \BLOCO_MEM|RAM1|Mux8~10_combout\ $end
$var wire 1 3N \BLOCO_MEM|RAM1|memRAM[17][23]~q\ $end
$var wire 1 4N \BLOCO_MEM|RAM1|memRAM[25][23]~q\ $end
$var wire 1 5N \BLOCO_MEM|RAM1|memRAM[21][23]~q\ $end
$var wire 1 6N \BLOCO_MEM|RAM1|memRAM[29][23]~q\ $end
$var wire 1 7N \BLOCO_MEM|RAM1|Mux8~11_combout\ $end
$var wire 1 8N \BLOCO_MEM|RAM1|memRAM[18][23]~q\ $end
$var wire 1 9N \BLOCO_MEM|RAM1|memRAM[26][23]~q\ $end
$var wire 1 :N \BLOCO_MEM|RAM1|memRAM[22][23]~q\ $end
$var wire 1 ;N \BLOCO_MEM|RAM1|memRAM[30][23]~q\ $end
$var wire 1 <N \BLOCO_MEM|RAM1|Mux8~12_combout\ $end
$var wire 1 =N \BLOCO_MEM|RAM1|memRAM[19][23]~q\ $end
$var wire 1 >N \BLOCO_MEM|RAM1|memRAM[27][23]~q\ $end
$var wire 1 ?N \BLOCO_MEM|RAM1|memRAM[23][23]~q\ $end
$var wire 1 @N \BLOCO_MEM|RAM1|memRAM[31][23]~q\ $end
$var wire 1 AN \BLOCO_MEM|RAM1|Mux8~13_combout\ $end
$var wire 1 BN \BLOCO_MEM|RAM1|Mux8~14_combout\ $end
$var wire 1 CN \BLOCO_MEM|RAM1|memRAM[48][23]~q\ $end
$var wire 1 DN \BLOCO_MEM|RAM1|memRAM[56][23]~q\ $end
$var wire 1 EN \BLOCO_MEM|RAM1|memRAM[52][23]~q\ $end
$var wire 1 FN \BLOCO_MEM|RAM1|memRAM[60][23]~q\ $end
$var wire 1 GN \BLOCO_MEM|RAM1|Mux8~15_combout\ $end
$var wire 1 HN \BLOCO_MEM|RAM1|memRAM[49][23]~q\ $end
$var wire 1 IN \BLOCO_MEM|RAM1|memRAM[57][23]~q\ $end
$var wire 1 JN \BLOCO_MEM|RAM1|memRAM[53][23]~q\ $end
$var wire 1 KN \BLOCO_MEM|RAM1|memRAM[61][23]~q\ $end
$var wire 1 LN \BLOCO_MEM|RAM1|Mux8~16_combout\ $end
$var wire 1 MN \BLOCO_MEM|RAM1|memRAM[50][23]~q\ $end
$var wire 1 NN \BLOCO_MEM|RAM1|memRAM[58][23]~q\ $end
$var wire 1 ON \BLOCO_MEM|RAM1|memRAM[54][23]~q\ $end
$var wire 1 PN \BLOCO_MEM|RAM1|memRAM[62][23]~q\ $end
$var wire 1 QN \BLOCO_MEM|RAM1|Mux8~17_combout\ $end
$var wire 1 RN \BLOCO_MEM|RAM1|memRAM[51][23]~q\ $end
$var wire 1 SN \BLOCO_MEM|RAM1|memRAM[59][23]~q\ $end
$var wire 1 TN \BLOCO_MEM|RAM1|memRAM[55][23]~q\ $end
$var wire 1 UN \BLOCO_MEM|RAM1|memRAM[63][23]~q\ $end
$var wire 1 VN \BLOCO_MEM|RAM1|Mux8~18_combout\ $end
$var wire 1 WN \BLOCO_MEM|RAM1|Mux8~19_combout\ $end
$var wire 1 XN \BLOCO_MEM|RAM1|Mux8~20_combout\ $end
$var wire 1 YN \BLOCO_MEM|RAM1|Dado_out[23]~61_combout\ $end
$var wire 1 ZN \BLOCO_EX|ULA1|ULA23|Somador|cOut~combout\ $end
$var wire 1 [N \BLOCO_EX|ULA1|ULA24|InverterOuNao|saida_MUX[0]~0_combout\ $end
$var wire 1 \N \BLOCO_EX|ULA1|ULA24|MuxOperacao|MUX_OUT[0]~0_combout\ $end
$var wire 1 ]N \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[23]~29_combout\ $end
$var wire 1 ^N \BLOCO_ID|BANCO_REG|registrador[12][23]~q\ $end
$var wire 1 _N \BLOCO_ID|BANCO_REG|saidaA[23]~252_combout\ $end
$var wire 1 `N \BLOCO_ID|BANCO_REG|saidaA[23]~253_combout\ $end
$var wire 1 aN \BLOCO_ID|BANCO_REG|saidaA[23]~254_combout\ $end
$var wire 1 bN \BLOCO_ID|BANCO_REG|saidaA[23]~255_combout\ $end
$var wire 1 cN \BLOCO_ID|BANCO_REG|registrador[16][23]~q\ $end
$var wire 1 dN \BLOCO_ID|BANCO_REG|registrador[20][23]~q\ $end
$var wire 1 eN \BLOCO_ID|BANCO_REG|registrador[24][23]~q\ $end
$var wire 1 fN \BLOCO_ID|BANCO_REG|registrador[28][23]~q\ $end
$var wire 1 gN \BLOCO_ID|BANCO_REG|saidaA[23]~256_combout\ $end
$var wire 1 hN \BLOCO_ID|BANCO_REG|registrador[17][23]~q\ $end
$var wire 1 iN \BLOCO_ID|BANCO_REG|registrador[21][23]~q\ $end
$var wire 1 jN \BLOCO_ID|BANCO_REG|registrador[25][23]~q\ $end
$var wire 1 kN \BLOCO_ID|BANCO_REG|registrador[29][23]~q\ $end
$var wire 1 lN \BLOCO_ID|BANCO_REG|saidaA[23]~257_combout\ $end
$var wire 1 mN \BLOCO_ID|BANCO_REG|registrador[18][23]~q\ $end
$var wire 1 nN \BLOCO_ID|BANCO_REG|registrador[22][23]~q\ $end
$var wire 1 oN \BLOCO_ID|BANCO_REG|registrador[26][23]~q\ $end
$var wire 1 pN \BLOCO_ID|BANCO_REG|registrador[30][23]~q\ $end
$var wire 1 qN \BLOCO_ID|BANCO_REG|saidaA[23]~258_combout\ $end
$var wire 1 rN \BLOCO_ID|BANCO_REG|registrador[19][23]~q\ $end
$var wire 1 sN \BLOCO_ID|BANCO_REG|registrador[23][23]~q\ $end
$var wire 1 tN \BLOCO_ID|BANCO_REG|registrador[27][23]~q\ $end
$var wire 1 uN \BLOCO_ID|BANCO_REG|registrador[31][23]~q\ $end
$var wire 1 vN \BLOCO_ID|BANCO_REG|saidaA[23]~259_combout\ $end
$var wire 1 wN \BLOCO_ID|BANCO_REG|saidaA[23]~260_combout\ $end
$var wire 1 xN \BLOCO_ID|BANCO_REG|saidaA[23]~261_combout\ $end
$var wire 1 yN \BLOCO_ID|BANCO_REG|saidaA[23]~262_combout\ $end
$var wire 1 zN \BLOCO_EX|ULA1|ULA24|Somador|saida~0_combout\ $end
$var wire 1 {N \BLOCO_EX|ULA1|ULA24|Somador|cOut~0_combout\ $end
$var wire 1 |N \BLOCO_EX|ULA1|ULA24|Somador|cOut~1_combout\ $end
$var wire 1 }N \BLOCO_EX|Somador2|Add0~110\ $end
$var wire 1 ~N \BLOCO_EX|Somador2|Add0~1_sumout\ $end
$var wire 1 !O \MUX_JR|saida_MUX[24]~0_combout\ $end
$var wire 1 "O \BLOCO_IF|Somador1|Add0~110\ $end
$var wire 1 #O \BLOCO_IF|Somador1|Add0~1_sumout\ $end
$var wire 1 $O \BLOCO_ID|BANCO_REG|registrador[0][24]~q\ $end
$var wire 1 %O \BLOCO_ID|BANCO_REG|registrador[1][24]~q\ $end
$var wire 1 &O \BLOCO_ID|BANCO_REG|registrador[2][24]~q\ $end
$var wire 1 'O \BLOCO_ID|BANCO_REG|registrador[3][24]~q\ $end
$var wire 1 (O \BLOCO_ID|BANCO_REG|saidaB[24]~120_combout\ $end
$var wire 1 )O \BLOCO_ID|BANCO_REG|registrador[4][24]~q\ $end
$var wire 1 *O \BLOCO_ID|BANCO_REG|registrador[5][24]~q\ $end
$var wire 1 +O \BLOCO_ID|BANCO_REG|registrador[6][24]~q\ $end
$var wire 1 ,O \BLOCO_ID|BANCO_REG|registrador[7][24]~q\ $end
$var wire 1 -O \BLOCO_ID|BANCO_REG|saidaB[24]~121_combout\ $end
$var wire 1 .O \BLOCO_ID|BANCO_REG|registrador[8][24]~q\ $end
$var wire 1 /O \BLOCO_ID|BANCO_REG|registrador[9][24]~q\ $end
$var wire 1 0O \BLOCO_ID|BANCO_REG|registrador[10][24]~q\ $end
$var wire 1 1O \BLOCO_ID|BANCO_REG|registrador[11][24]~q\ $end
$var wire 1 2O \BLOCO_ID|BANCO_REG|saidaB[24]~122_combout\ $end
$var wire 1 3O \BLOCO_ID|BANCO_REG|registrador[13][24]~q\ $end
$var wire 1 4O \BLOCO_ID|BANCO_REG|registrador[14][24]~q\ $end
$var wire 1 5O \BLOCO_ID|BANCO_REG|registrador[15][24]~q\ $end
$var wire 1 6O \BLOCO_ID|BANCO_REG|saidaB[24]~123_combout\ $end
$var wire 1 7O \BLOCO_ID|BANCO_REG|saidaB[24]~124_combout\ $end
$var wire 1 8O \BLOCO_MEM|RAM1|memRAM[0][24]~q\ $end
$var wire 1 9O \BLOCO_MEM|RAM1|memRAM[32][24]~q\ $end
$var wire 1 :O \BLOCO_MEM|RAM1|memRAM[16][24]~q\ $end
$var wire 1 ;O \BLOCO_MEM|RAM1|memRAM[48][24]~q\ $end
$var wire 1 <O \BLOCO_MEM|RAM1|Mux7~0_combout\ $end
$var wire 1 =O \BLOCO_MEM|RAM1|memRAM[8][24]~q\ $end
$var wire 1 >O \BLOCO_MEM|RAM1|memRAM[40][24]~q\ $end
$var wire 1 ?O \BLOCO_MEM|RAM1|memRAM[24][24]~q\ $end
$var wire 1 @O \BLOCO_MEM|RAM1|memRAM[56][24]~q\ $end
$var wire 1 AO \BLOCO_MEM|RAM1|Mux7~1_combout\ $end
$var wire 1 BO \BLOCO_MEM|RAM1|memRAM[4][24]~q\ $end
$var wire 1 CO \BLOCO_MEM|RAM1|memRAM[36][24]~q\ $end
$var wire 1 DO \BLOCO_MEM|RAM1|memRAM[20][24]~q\ $end
$var wire 1 EO \BLOCO_MEM|RAM1|memRAM[52][24]~q\ $end
$var wire 1 FO \BLOCO_MEM|RAM1|Mux7~2_combout\ $end
$var wire 1 GO \BLOCO_MEM|RAM1|memRAM[12][24]~q\ $end
$var wire 1 HO \BLOCO_MEM|RAM1|memRAM[44][24]~q\ $end
$var wire 1 IO \BLOCO_MEM|RAM1|memRAM[28][24]~q\ $end
$var wire 1 JO \BLOCO_MEM|RAM1|memRAM[60][24]~q\ $end
$var wire 1 KO \BLOCO_MEM|RAM1|Mux7~3_combout\ $end
$var wire 1 LO \BLOCO_MEM|RAM1|Mux7~4_combout\ $end
$var wire 1 MO \BLOCO_MEM|RAM1|memRAM[1][24]~q\ $end
$var wire 1 NO \BLOCO_MEM|RAM1|memRAM[33][24]~q\ $end
$var wire 1 OO \BLOCO_MEM|RAM1|memRAM[17][24]~q\ $end
$var wire 1 PO \BLOCO_MEM|RAM1|memRAM[49][24]~q\ $end
$var wire 1 QO \BLOCO_MEM|RAM1|Mux7~5_combout\ $end
$var wire 1 RO \BLOCO_MEM|RAM1|memRAM[9][24]~q\ $end
$var wire 1 SO \BLOCO_MEM|RAM1|memRAM[41][24]~q\ $end
$var wire 1 TO \BLOCO_MEM|RAM1|memRAM[25][24]~q\ $end
$var wire 1 UO \BLOCO_MEM|RAM1|memRAM[57][24]~q\ $end
$var wire 1 VO \BLOCO_MEM|RAM1|Mux7~6_combout\ $end
$var wire 1 WO \BLOCO_MEM|RAM1|memRAM[5][24]~q\ $end
$var wire 1 XO \BLOCO_MEM|RAM1|memRAM[37][24]~q\ $end
$var wire 1 YO \BLOCO_MEM|RAM1|memRAM[21][24]~q\ $end
$var wire 1 ZO \BLOCO_MEM|RAM1|memRAM[53][24]~q\ $end
$var wire 1 [O \BLOCO_MEM|RAM1|Mux7~7_combout\ $end
$var wire 1 \O \BLOCO_MEM|RAM1|memRAM[13][24]~q\ $end
$var wire 1 ]O \BLOCO_MEM|RAM1|memRAM[45][24]~q\ $end
$var wire 1 ^O \BLOCO_MEM|RAM1|memRAM[29][24]~q\ $end
$var wire 1 _O \BLOCO_MEM|RAM1|memRAM[61][24]~q\ $end
$var wire 1 `O \BLOCO_MEM|RAM1|Mux7~8_combout\ $end
$var wire 1 aO \BLOCO_MEM|RAM1|Mux7~9_combout\ $end
$var wire 1 bO \BLOCO_MEM|RAM1|memRAM[2][24]~q\ $end
$var wire 1 cO \BLOCO_MEM|RAM1|memRAM[34][24]~q\ $end
$var wire 1 dO \BLOCO_MEM|RAM1|memRAM[18][24]~q\ $end
$var wire 1 eO \BLOCO_MEM|RAM1|memRAM[50][24]~q\ $end
$var wire 1 fO \BLOCO_MEM|RAM1|Mux7~10_combout\ $end
$var wire 1 gO \BLOCO_MEM|RAM1|memRAM[10][24]~q\ $end
$var wire 1 hO \BLOCO_MEM|RAM1|memRAM[42][24]~q\ $end
$var wire 1 iO \BLOCO_MEM|RAM1|memRAM[26][24]~q\ $end
$var wire 1 jO \BLOCO_MEM|RAM1|memRAM[58][24]~q\ $end
$var wire 1 kO \BLOCO_MEM|RAM1|Mux7~11_combout\ $end
$var wire 1 lO \BLOCO_MEM|RAM1|memRAM[6][24]~q\ $end
$var wire 1 mO \BLOCO_MEM|RAM1|memRAM[38][24]~q\ $end
$var wire 1 nO \BLOCO_MEM|RAM1|memRAM[22][24]~q\ $end
$var wire 1 oO \BLOCO_MEM|RAM1|memRAM[54][24]~q\ $end
$var wire 1 pO \BLOCO_MEM|RAM1|Mux7~12_combout\ $end
$var wire 1 qO \BLOCO_MEM|RAM1|memRAM[14][24]~q\ $end
$var wire 1 rO \BLOCO_MEM|RAM1|memRAM[46][24]~q\ $end
$var wire 1 sO \BLOCO_MEM|RAM1|memRAM[30][24]~q\ $end
$var wire 1 tO \BLOCO_MEM|RAM1|memRAM[62][24]~q\ $end
$var wire 1 uO \BLOCO_MEM|RAM1|Mux7~13_combout\ $end
$var wire 1 vO \BLOCO_MEM|RAM1|Mux7~14_combout\ $end
$var wire 1 wO \BLOCO_MEM|RAM1|memRAM[3][24]~q\ $end
$var wire 1 xO \BLOCO_MEM|RAM1|memRAM[35][24]~q\ $end
$var wire 1 yO \BLOCO_MEM|RAM1|memRAM[7][24]~q\ $end
$var wire 1 zO \BLOCO_MEM|RAM1|memRAM[39][24]~q\ $end
$var wire 1 {O \BLOCO_MEM|RAM1|Mux7~15_combout\ $end
$var wire 1 |O \BLOCO_MEM|RAM1|memRAM[11][24]~q\ $end
$var wire 1 }O \BLOCO_MEM|RAM1|memRAM[43][24]~q\ $end
$var wire 1 ~O \BLOCO_MEM|RAM1|memRAM[15][24]~q\ $end
$var wire 1 !P \BLOCO_MEM|RAM1|memRAM[47][24]~q\ $end
$var wire 1 "P \BLOCO_MEM|RAM1|Mux7~16_combout\ $end
$var wire 1 #P \BLOCO_MEM|RAM1|memRAM[19][24]~q\ $end
$var wire 1 $P \BLOCO_MEM|RAM1|memRAM[51][24]~q\ $end
$var wire 1 %P \BLOCO_MEM|RAM1|memRAM[23][24]~q\ $end
$var wire 1 &P \BLOCO_MEM|RAM1|memRAM[55][24]~q\ $end
$var wire 1 'P \BLOCO_MEM|RAM1|Mux7~17_combout\ $end
$var wire 1 (P \BLOCO_MEM|RAM1|memRAM[27][24]~q\ $end
$var wire 1 )P \BLOCO_MEM|RAM1|memRAM[59][24]~q\ $end
$var wire 1 *P \BLOCO_MEM|RAM1|memRAM[31][24]~q\ $end
$var wire 1 +P \BLOCO_MEM|RAM1|memRAM[63][24]~q\ $end
$var wire 1 ,P \BLOCO_MEM|RAM1|Mux7~18_combout\ $end
$var wire 1 -P \BLOCO_MEM|RAM1|Mux7~19_combout\ $end
$var wire 1 .P \BLOCO_MEM|RAM1|Mux7~20_combout\ $end
$var wire 1 /P \BLOCO_MEM|RAM1|Dado_out[24]~32_combout\ $end
$var wire 1 0P \BLOCO_EX|ULA1|ULA25|InverterOuNao|saida_MUX[0]~0_combout\ $end
$var wire 1 1P \BLOCO_EX|ULA1|ULA25|MuxOperacao|MUX_OUT[0]~0_combout\ $end
$var wire 1 2P \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[24]~0_combout\ $end
$var wire 1 3P \BLOCO_ID|BANCO_REG|registrador[12][24]~q\ $end
$var wire 1 4P \BLOCO_ID|BANCO_REG|saidaA[24]~263_combout\ $end
$var wire 1 5P \BLOCO_ID|BANCO_REG|saidaA[24]~264_combout\ $end
$var wire 1 6P \BLOCO_ID|BANCO_REG|saidaA[24]~265_combout\ $end
$var wire 1 7P \BLOCO_ID|BANCO_REG|saidaA[24]~266_combout\ $end
$var wire 1 8P \BLOCO_ID|BANCO_REG|registrador[16][24]~q\ $end
$var wire 1 9P \BLOCO_ID|BANCO_REG|registrador[20][24]~q\ $end
$var wire 1 :P \BLOCO_ID|BANCO_REG|registrador[24][24]~q\ $end
$var wire 1 ;P \BLOCO_ID|BANCO_REG|registrador[28][24]~q\ $end
$var wire 1 <P \BLOCO_ID|BANCO_REG|saidaA[24]~267_combout\ $end
$var wire 1 =P \BLOCO_ID|BANCO_REG|registrador[17][24]~q\ $end
$var wire 1 >P \BLOCO_ID|BANCO_REG|registrador[21][24]~q\ $end
$var wire 1 ?P \BLOCO_ID|BANCO_REG|registrador[25][24]~q\ $end
$var wire 1 @P \BLOCO_ID|BANCO_REG|registrador[29][24]~q\ $end
$var wire 1 AP \BLOCO_ID|BANCO_REG|saidaA[24]~268_combout\ $end
$var wire 1 BP \BLOCO_ID|BANCO_REG|registrador[18][24]~q\ $end
$var wire 1 CP \BLOCO_ID|BANCO_REG|registrador[22][24]~q\ $end
$var wire 1 DP \BLOCO_ID|BANCO_REG|registrador[26][24]~q\ $end
$var wire 1 EP \BLOCO_ID|BANCO_REG|registrador[30][24]~q\ $end
$var wire 1 FP \BLOCO_ID|BANCO_REG|saidaA[24]~269_combout\ $end
$var wire 1 GP \BLOCO_ID|BANCO_REG|registrador[19][24]~q\ $end
$var wire 1 HP \BLOCO_ID|BANCO_REG|registrador[23][24]~q\ $end
$var wire 1 IP \BLOCO_ID|BANCO_REG|registrador[27][24]~q\ $end
$var wire 1 JP \BLOCO_ID|BANCO_REG|registrador[31][24]~q\ $end
$var wire 1 KP \BLOCO_ID|BANCO_REG|saidaA[24]~270_combout\ $end
$var wire 1 LP \BLOCO_ID|BANCO_REG|saidaA[24]~271_combout\ $end
$var wire 1 MP \BLOCO_ID|BANCO_REG|saidaA[24]~272_combout\ $end
$var wire 1 NP \BLOCO_ID|BANCO_REG|saidaA[24]~273_combout\ $end
$var wire 1 OP \BLOCO_EX|Somador2|Add0~2\ $end
$var wire 1 PP \BLOCO_EX|Somador2|Add0~5_sumout\ $end
$var wire 1 QP \MUX_JR|saida_MUX[25]~1_combout\ $end
$var wire 1 RP \BLOCO_IF|Somador1|Add0~2\ $end
$var wire 1 SP \BLOCO_IF|Somador1|Add0~5_sumout\ $end
$var wire 1 TP \BLOCO_ID|BANCO_REG|registrador[0][25]~q\ $end
$var wire 1 UP \BLOCO_ID|BANCO_REG|registrador[4][25]~q\ $end
$var wire 1 VP \BLOCO_ID|BANCO_REG|registrador[8][25]~q\ $end
$var wire 1 WP \BLOCO_ID|BANCO_REG|saidaB[25]~125_combout\ $end
$var wire 1 XP \BLOCO_ID|BANCO_REG|registrador[1][25]~q\ $end
$var wire 1 YP \BLOCO_ID|BANCO_REG|registrador[5][25]~q\ $end
$var wire 1 ZP \BLOCO_ID|BANCO_REG|registrador[9][25]~q\ $end
$var wire 1 [P \BLOCO_ID|BANCO_REG|registrador[13][25]~q\ $end
$var wire 1 \P \BLOCO_ID|BANCO_REG|saidaB[25]~126_combout\ $end
$var wire 1 ]P \BLOCO_ID|BANCO_REG|registrador[2][25]~q\ $end
$var wire 1 ^P \BLOCO_ID|BANCO_REG|registrador[6][25]~q\ $end
$var wire 1 _P \BLOCO_ID|BANCO_REG|registrador[10][25]~q\ $end
$var wire 1 `P \BLOCO_ID|BANCO_REG|registrador[14][25]~q\ $end
$var wire 1 aP \BLOCO_ID|BANCO_REG|saidaB[25]~127_combout\ $end
$var wire 1 bP \BLOCO_ID|BANCO_REG|registrador[3][25]~q\ $end
$var wire 1 cP \BLOCO_ID|BANCO_REG|registrador[7][25]~q\ $end
$var wire 1 dP \BLOCO_ID|BANCO_REG|registrador[11][25]~q\ $end
$var wire 1 eP \BLOCO_ID|BANCO_REG|registrador[15][25]~q\ $end
$var wire 1 fP \BLOCO_ID|BANCO_REG|saidaB[25]~128_combout\ $end
$var wire 1 gP \BLOCO_ID|BANCO_REG|saidaB[25]~129_combout\ $end
$var wire 1 hP \BLOCO_MEM|RAM1|memRAM[0][25]~q\ $end
$var wire 1 iP \BLOCO_MEM|RAM1|memRAM[32][25]~q\ $end
$var wire 1 jP \BLOCO_MEM|RAM1|memRAM[2][25]~q\ $end
$var wire 1 kP \BLOCO_MEM|RAM1|memRAM[34][25]~q\ $end
$var wire 1 lP \BLOCO_MEM|RAM1|Mux6~0_combout\ $end
$var wire 1 mP \BLOCO_MEM|RAM1|memRAM[1][25]~q\ $end
$var wire 1 nP \BLOCO_MEM|RAM1|memRAM[33][25]~q\ $end
$var wire 1 oP \BLOCO_MEM|RAM1|memRAM[3][25]~q\ $end
$var wire 1 pP \BLOCO_MEM|RAM1|memRAM[35][25]~q\ $end
$var wire 1 qP \BLOCO_MEM|RAM1|Mux6~1_combout\ $end
$var wire 1 rP \BLOCO_MEM|RAM1|memRAM[16][25]~q\ $end
$var wire 1 sP \BLOCO_MEM|RAM1|memRAM[48][25]~q\ $end
$var wire 1 tP \BLOCO_MEM|RAM1|memRAM[18][25]~q\ $end
$var wire 1 uP \BLOCO_MEM|RAM1|memRAM[50][25]~q\ $end
$var wire 1 vP \BLOCO_MEM|RAM1|Mux6~2_combout\ $end
$var wire 1 wP \BLOCO_MEM|RAM1|memRAM[17][25]~q\ $end
$var wire 1 xP \BLOCO_MEM|RAM1|memRAM[49][25]~q\ $end
$var wire 1 yP \BLOCO_MEM|RAM1|memRAM[19][25]~q\ $end
$var wire 1 zP \BLOCO_MEM|RAM1|memRAM[51][25]~q\ $end
$var wire 1 {P \BLOCO_MEM|RAM1|Mux6~3_combout\ $end
$var wire 1 |P \BLOCO_MEM|RAM1|Mux6~4_combout\ $end
$var wire 1 }P \BLOCO_MEM|RAM1|memRAM[8][25]~q\ $end
$var wire 1 ~P \BLOCO_MEM|RAM1|memRAM[40][25]~q\ $end
$var wire 1 !Q \BLOCO_MEM|RAM1|memRAM[10][25]~q\ $end
$var wire 1 "Q \BLOCO_MEM|RAM1|memRAM[42][25]~q\ $end
$var wire 1 #Q \BLOCO_MEM|RAM1|Mux6~5_combout\ $end
$var wire 1 $Q \BLOCO_MEM|RAM1|memRAM[9][25]~q\ $end
$var wire 1 %Q \BLOCO_MEM|RAM1|memRAM[41][25]~q\ $end
$var wire 1 &Q \BLOCO_MEM|RAM1|memRAM[11][25]~q\ $end
$var wire 1 'Q \BLOCO_MEM|RAM1|memRAM[43][25]~q\ $end
$var wire 1 (Q \BLOCO_MEM|RAM1|Mux6~6_combout\ $end
$var wire 1 )Q \BLOCO_MEM|RAM1|memRAM[24][25]~q\ $end
$var wire 1 *Q \BLOCO_MEM|RAM1|memRAM[56][25]~q\ $end
$var wire 1 +Q \BLOCO_MEM|RAM1|memRAM[26][25]~q\ $end
$var wire 1 ,Q \BLOCO_MEM|RAM1|memRAM[58][25]~q\ $end
$var wire 1 -Q \BLOCO_MEM|RAM1|Mux6~7_combout\ $end
$var wire 1 .Q \BLOCO_MEM|RAM1|memRAM[25][25]~q\ $end
$var wire 1 /Q \BLOCO_MEM|RAM1|memRAM[57][25]~q\ $end
$var wire 1 0Q \BLOCO_MEM|RAM1|memRAM[27][25]~q\ $end
$var wire 1 1Q \BLOCO_MEM|RAM1|memRAM[59][25]~q\ $end
$var wire 1 2Q \BLOCO_MEM|RAM1|Mux6~8_combout\ $end
$var wire 1 3Q \BLOCO_MEM|RAM1|Mux6~9_combout\ $end
$var wire 1 4Q \BLOCO_MEM|RAM1|memRAM[4][25]~q\ $end
$var wire 1 5Q \BLOCO_MEM|RAM1|memRAM[36][25]~q\ $end
$var wire 1 6Q \BLOCO_MEM|RAM1|memRAM[5][25]~q\ $end
$var wire 1 7Q \BLOCO_MEM|RAM1|memRAM[37][25]~q\ $end
$var wire 1 8Q \BLOCO_MEM|RAM1|Mux6~10_combout\ $end
$var wire 1 9Q \BLOCO_MEM|RAM1|memRAM[6][25]~q\ $end
$var wire 1 :Q \BLOCO_MEM|RAM1|memRAM[38][25]~q\ $end
$var wire 1 ;Q \BLOCO_MEM|RAM1|memRAM[7][25]~q\ $end
$var wire 1 <Q \BLOCO_MEM|RAM1|memRAM[39][25]~q\ $end
$var wire 1 =Q \BLOCO_MEM|RAM1|Mux6~11_combout\ $end
$var wire 1 >Q \BLOCO_MEM|RAM1|memRAM[20][25]~q\ $end
$var wire 1 ?Q \BLOCO_MEM|RAM1|memRAM[52][25]~q\ $end
$var wire 1 @Q \BLOCO_MEM|RAM1|memRAM[21][25]~q\ $end
$var wire 1 AQ \BLOCO_MEM|RAM1|memRAM[53][25]~q\ $end
$var wire 1 BQ \BLOCO_MEM|RAM1|Mux6~12_combout\ $end
$var wire 1 CQ \BLOCO_MEM|RAM1|memRAM[22][25]~q\ $end
$var wire 1 DQ \BLOCO_MEM|RAM1|memRAM[54][25]~q\ $end
$var wire 1 EQ \BLOCO_MEM|RAM1|memRAM[23][25]~q\ $end
$var wire 1 FQ \BLOCO_MEM|RAM1|memRAM[55][25]~q\ $end
$var wire 1 GQ \BLOCO_MEM|RAM1|Mux6~13_combout\ $end
$var wire 1 HQ \BLOCO_MEM|RAM1|Mux6~14_combout\ $end
$var wire 1 IQ \BLOCO_MEM|RAM1|memRAM[12][25]~q\ $end
$var wire 1 JQ \BLOCO_MEM|RAM1|memRAM[44][25]~q\ $end
$var wire 1 KQ \BLOCO_MEM|RAM1|memRAM[13][25]~q\ $end
$var wire 1 LQ \BLOCO_MEM|RAM1|memRAM[45][25]~q\ $end
$var wire 1 MQ \BLOCO_MEM|RAM1|Mux6~15_combout\ $end
$var wire 1 NQ \BLOCO_MEM|RAM1|memRAM[28][25]~q\ $end
$var wire 1 OQ \BLOCO_MEM|RAM1|memRAM[60][25]~q\ $end
$var wire 1 PQ \BLOCO_MEM|RAM1|memRAM[29][25]~q\ $end
$var wire 1 QQ \BLOCO_MEM|RAM1|memRAM[61][25]~q\ $end
$var wire 1 RQ \BLOCO_MEM|RAM1|Mux6~16_combout\ $end
$var wire 1 SQ \BLOCO_MEM|RAM1|memRAM[14][25]~q\ $end
$var wire 1 TQ \BLOCO_MEM|RAM1|memRAM[46][25]~q\ $end
$var wire 1 UQ \BLOCO_MEM|RAM1|memRAM[15][25]~q\ $end
$var wire 1 VQ \BLOCO_MEM|RAM1|memRAM[47][25]~q\ $end
$var wire 1 WQ \BLOCO_MEM|RAM1|Mux6~17_combout\ $end
$var wire 1 XQ \BLOCO_MEM|RAM1|memRAM[30][25]~q\ $end
$var wire 1 YQ \BLOCO_MEM|RAM1|memRAM[62][25]~q\ $end
$var wire 1 ZQ \BLOCO_MEM|RAM1|memRAM[31][25]~q\ $end
$var wire 1 [Q \BLOCO_MEM|RAM1|memRAM[63][25]~q\ $end
$var wire 1 \Q \BLOCO_MEM|RAM1|Mux6~18_combout\ $end
$var wire 1 ]Q \BLOCO_MEM|RAM1|Mux6~19_combout\ $end
$var wire 1 ^Q \BLOCO_MEM|RAM1|Mux6~20_combout\ $end
$var wire 1 _Q \BLOCO_MEM|RAM1|Dado_out[25]~33_combout\ $end
$var wire 1 `Q \BLOCO_EX|ULA1|ULA26|InverterOuNao|saida_MUX[0]~0_combout\ $end
$var wire 1 aQ \BLOCO_EX|ULA1|ULA26|MuxOperacao|MUX_OUT[0]~1_combout\ $end
$var wire 1 bQ \BLOCO_EX|ULA1|ULA26|MuxOperacao|MUX_OUT[0]~2_combout\ $end
$var wire 1 cQ \BLOCO_EX|ULA1|ULA26|MuxOperacao|MUX_OUT[0]~0_combout\ $end
$var wire 1 dQ \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[25]~1_combout\ $end
$var wire 1 eQ \BLOCO_ID|BANCO_REG|registrador[12][25]~q\ $end
$var wire 1 fQ \BLOCO_ID|BANCO_REG|saidaA[25]~274_combout\ $end
$var wire 1 gQ \BLOCO_ID|BANCO_REG|saidaA[25]~275_combout\ $end
$var wire 1 hQ \BLOCO_ID|BANCO_REG|saidaA[25]~276_combout\ $end
$var wire 1 iQ \BLOCO_ID|BANCO_REG|saidaA[25]~277_combout\ $end
$var wire 1 jQ \BLOCO_ID|BANCO_REG|registrador[16][25]~q\ $end
$var wire 1 kQ \BLOCO_ID|BANCO_REG|registrador[20][25]~q\ $end
$var wire 1 lQ \BLOCO_ID|BANCO_REG|registrador[24][25]~q\ $end
$var wire 1 mQ \BLOCO_ID|BANCO_REG|registrador[28][25]~q\ $end
$var wire 1 nQ \BLOCO_ID|BANCO_REG|saidaA[25]~278_combout\ $end
$var wire 1 oQ \BLOCO_ID|BANCO_REG|registrador[17][25]~q\ $end
$var wire 1 pQ \BLOCO_ID|BANCO_REG|registrador[21][25]~q\ $end
$var wire 1 qQ \BLOCO_ID|BANCO_REG|registrador[25][25]~q\ $end
$var wire 1 rQ \BLOCO_ID|BANCO_REG|registrador[29][25]~q\ $end
$var wire 1 sQ \BLOCO_ID|BANCO_REG|saidaA[25]~279_combout\ $end
$var wire 1 tQ \BLOCO_ID|BANCO_REG|registrador[18][25]~q\ $end
$var wire 1 uQ \BLOCO_ID|BANCO_REG|registrador[22][25]~q\ $end
$var wire 1 vQ \BLOCO_ID|BANCO_REG|registrador[26][25]~q\ $end
$var wire 1 wQ \BLOCO_ID|BANCO_REG|registrador[30][25]~q\ $end
$var wire 1 xQ \BLOCO_ID|BANCO_REG|saidaA[25]~280_combout\ $end
$var wire 1 yQ \BLOCO_ID|BANCO_REG|registrador[19][25]~q\ $end
$var wire 1 zQ \BLOCO_ID|BANCO_REG|registrador[23][25]~q\ $end
$var wire 1 {Q \BLOCO_ID|BANCO_REG|registrador[27][25]~q\ $end
$var wire 1 |Q \BLOCO_ID|BANCO_REG|registrador[31][25]~q\ $end
$var wire 1 }Q \BLOCO_ID|BANCO_REG|saidaA[25]~281_combout\ $end
$var wire 1 ~Q \BLOCO_ID|BANCO_REG|saidaA[25]~282_combout\ $end
$var wire 1 !R \BLOCO_ID|BANCO_REG|saidaA[25]~283_combout\ $end
$var wire 1 "R \BLOCO_ID|BANCO_REG|saidaA[25]~284_combout\ $end
$var wire 1 #R \BLOCO_EX|ULA1|ULA26|Somador|cOut~combout\ $end
$var wire 1 $R \BLOCO_EX|Somador2|Add0~6\ $end
$var wire 1 %R \BLOCO_EX|Somador2|Add0~9_sumout\ $end
$var wire 1 &R \MUX_JR|saida_MUX[26]~2_combout\ $end
$var wire 1 'R \BLOCO_IF|Somador1|Add0~6\ $end
$var wire 1 (R \BLOCO_IF|Somador1|Add0~9_sumout\ $end
$var wire 1 )R \BLOCO_ID|BANCO_REG|registrador[0][26]~q\ $end
$var wire 1 *R \BLOCO_ID|BANCO_REG|registrador[1][26]~q\ $end
$var wire 1 +R \BLOCO_ID|BANCO_REG|registrador[2][26]~q\ $end
$var wire 1 ,R \BLOCO_ID|BANCO_REG|registrador[3][26]~q\ $end
$var wire 1 -R \BLOCO_ID|BANCO_REG|saidaB[26]~130_combout\ $end
$var wire 1 .R \BLOCO_ID|BANCO_REG|registrador[4][26]~q\ $end
$var wire 1 /R \BLOCO_ID|BANCO_REG|registrador[5][26]~q\ $end
$var wire 1 0R \BLOCO_ID|BANCO_REG|registrador[6][26]~q\ $end
$var wire 1 1R \BLOCO_ID|BANCO_REG|registrador[7][26]~q\ $end
$var wire 1 2R \BLOCO_ID|BANCO_REG|saidaB[26]~131_combout\ $end
$var wire 1 3R \BLOCO_ID|BANCO_REG|registrador[8][26]~q\ $end
$var wire 1 4R \BLOCO_ID|BANCO_REG|registrador[9][26]~q\ $end
$var wire 1 5R \BLOCO_ID|BANCO_REG|registrador[10][26]~q\ $end
$var wire 1 6R \BLOCO_ID|BANCO_REG|registrador[11][26]~q\ $end
$var wire 1 7R \BLOCO_ID|BANCO_REG|saidaB[26]~132_combout\ $end
$var wire 1 8R \BLOCO_ID|BANCO_REG|registrador[13][26]~q\ $end
$var wire 1 9R \BLOCO_ID|BANCO_REG|registrador[14][26]~q\ $end
$var wire 1 :R \BLOCO_ID|BANCO_REG|registrador[15][26]~q\ $end
$var wire 1 ;R \BLOCO_ID|BANCO_REG|saidaB[26]~133_combout\ $end
$var wire 1 <R \BLOCO_ID|BANCO_REG|saidaB[26]~134_combout\ $end
$var wire 1 =R \BLOCO_MEM|RAM1|memRAM[0][26]~q\ $end
$var wire 1 >R \BLOCO_MEM|RAM1|memRAM[8][26]~q\ $end
$var wire 1 ?R \BLOCO_MEM|RAM1|memRAM[4][26]~q\ $end
$var wire 1 @R \BLOCO_MEM|RAM1|memRAM[12][26]~q\ $end
$var wire 1 AR \BLOCO_MEM|RAM1|Mux5~0_combout\ $end
$var wire 1 BR \BLOCO_MEM|RAM1|memRAM[1][26]~q\ $end
$var wire 1 CR \BLOCO_MEM|RAM1|memRAM[9][26]~q\ $end
$var wire 1 DR \BLOCO_MEM|RAM1|memRAM[5][26]~q\ $end
$var wire 1 ER \BLOCO_MEM|RAM1|memRAM[13][26]~q\ $end
$var wire 1 FR \BLOCO_MEM|RAM1|Mux5~1_combout\ $end
$var wire 1 GR \BLOCO_MEM|RAM1|memRAM[2][26]~q\ $end
$var wire 1 HR \BLOCO_MEM|RAM1|memRAM[10][26]~q\ $end
$var wire 1 IR \BLOCO_MEM|RAM1|memRAM[6][26]~q\ $end
$var wire 1 JR \BLOCO_MEM|RAM1|memRAM[14][26]~q\ $end
$var wire 1 KR \BLOCO_MEM|RAM1|Mux5~2_combout\ $end
$var wire 1 LR \BLOCO_MEM|RAM1|memRAM[3][26]~q\ $end
$var wire 1 MR \BLOCO_MEM|RAM1|memRAM[11][26]~q\ $end
$var wire 1 NR \BLOCO_MEM|RAM1|memRAM[7][26]~q\ $end
$var wire 1 OR \BLOCO_MEM|RAM1|memRAM[15][26]~q\ $end
$var wire 1 PR \BLOCO_MEM|RAM1|Mux5~3_combout\ $end
$var wire 1 QR \BLOCO_MEM|RAM1|Mux5~4_combout\ $end
$var wire 1 RR \BLOCO_MEM|RAM1|memRAM[32][26]~q\ $end
$var wire 1 SR \BLOCO_MEM|RAM1|memRAM[36][26]~q\ $end
$var wire 1 TR \BLOCO_MEM|RAM1|memRAM[33][26]~q\ $end
$var wire 1 UR \BLOCO_MEM|RAM1|memRAM[37][26]~q\ $end
$var wire 1 VR \BLOCO_MEM|RAM1|Mux5~5_combout\ $end
$var wire 1 WR \BLOCO_MEM|RAM1|memRAM[40][26]~q\ $end
$var wire 1 XR \BLOCO_MEM|RAM1|memRAM[44][26]~q\ $end
$var wire 1 YR \BLOCO_MEM|RAM1|memRAM[41][26]~q\ $end
$var wire 1 ZR \BLOCO_MEM|RAM1|memRAM[45][26]~q\ $end
$var wire 1 [R \BLOCO_MEM|RAM1|Mux5~6_combout\ $end
$var wire 1 \R \BLOCO_MEM|RAM1|memRAM[34][26]~q\ $end
$var wire 1 ]R \BLOCO_MEM|RAM1|memRAM[38][26]~q\ $end
$var wire 1 ^R \BLOCO_MEM|RAM1|memRAM[35][26]~q\ $end
$var wire 1 _R \BLOCO_MEM|RAM1|memRAM[39][26]~q\ $end
$var wire 1 `R \BLOCO_MEM|RAM1|Mux5~7_combout\ $end
$var wire 1 aR \BLOCO_MEM|RAM1|memRAM[42][26]~q\ $end
$var wire 1 bR \BLOCO_MEM|RAM1|memRAM[46][26]~q\ $end
$var wire 1 cR \BLOCO_MEM|RAM1|memRAM[43][26]~q\ $end
$var wire 1 dR \BLOCO_MEM|RAM1|memRAM[47][26]~q\ $end
$var wire 1 eR \BLOCO_MEM|RAM1|Mux5~8_combout\ $end
$var wire 1 fR \BLOCO_MEM|RAM1|Mux5~9_combout\ $end
$var wire 1 gR \BLOCO_MEM|RAM1|memRAM[16][26]~q\ $end
$var wire 1 hR \BLOCO_MEM|RAM1|memRAM[24][26]~q\ $end
$var wire 1 iR \BLOCO_MEM|RAM1|memRAM[18][26]~q\ $end
$var wire 1 jR \BLOCO_MEM|RAM1|memRAM[26][26]~q\ $end
$var wire 1 kR \BLOCO_MEM|RAM1|Mux5~10_combout\ $end
$var wire 1 lR \BLOCO_MEM|RAM1|memRAM[20][26]~q\ $end
$var wire 1 mR \BLOCO_MEM|RAM1|memRAM[28][26]~q\ $end
$var wire 1 nR \BLOCO_MEM|RAM1|memRAM[22][26]~q\ $end
$var wire 1 oR \BLOCO_MEM|RAM1|memRAM[30][26]~q\ $end
$var wire 1 pR \BLOCO_MEM|RAM1|Mux5~11_combout\ $end
$var wire 1 qR \BLOCO_MEM|RAM1|memRAM[17][26]~q\ $end
$var wire 1 rR \BLOCO_MEM|RAM1|memRAM[25][26]~q\ $end
$var wire 1 sR \BLOCO_MEM|RAM1|memRAM[19][26]~q\ $end
$var wire 1 tR \BLOCO_MEM|RAM1|memRAM[27][26]~q\ $end
$var wire 1 uR \BLOCO_MEM|RAM1|Mux5~12_combout\ $end
$var wire 1 vR \BLOCO_MEM|RAM1|memRAM[21][26]~q\ $end
$var wire 1 wR \BLOCO_MEM|RAM1|memRAM[29][26]~q\ $end
$var wire 1 xR \BLOCO_MEM|RAM1|memRAM[23][26]~q\ $end
$var wire 1 yR \BLOCO_MEM|RAM1|memRAM[31][26]~q\ $end
$var wire 1 zR \BLOCO_MEM|RAM1|Mux5~13_combout\ $end
$var wire 1 {R \BLOCO_MEM|RAM1|Mux5~14_combout\ $end
$var wire 1 |R \BLOCO_MEM|RAM1|memRAM[48][26]~q\ $end
$var wire 1 }R \BLOCO_MEM|RAM1|memRAM[56][26]~q\ $end
$var wire 1 ~R \BLOCO_MEM|RAM1|memRAM[50][26]~q\ $end
$var wire 1 !S \BLOCO_MEM|RAM1|memRAM[58][26]~q\ $end
$var wire 1 "S \BLOCO_MEM|RAM1|Mux5~15_combout\ $end
$var wire 1 #S \BLOCO_MEM|RAM1|memRAM[52][26]~q\ $end
$var wire 1 $S \BLOCO_MEM|RAM1|memRAM[60][26]~q\ $end
$var wire 1 %S \BLOCO_MEM|RAM1|memRAM[54][26]~q\ $end
$var wire 1 &S \BLOCO_MEM|RAM1|memRAM[62][26]~q\ $end
$var wire 1 'S \BLOCO_MEM|RAM1|Mux5~16_combout\ $end
$var wire 1 (S \BLOCO_MEM|RAM1|memRAM[49][26]~q\ $end
$var wire 1 )S \BLOCO_MEM|RAM1|memRAM[57][26]~q\ $end
$var wire 1 *S \BLOCO_MEM|RAM1|memRAM[51][26]~q\ $end
$var wire 1 +S \BLOCO_MEM|RAM1|memRAM[59][26]~q\ $end
$var wire 1 ,S \BLOCO_MEM|RAM1|Mux5~17_combout\ $end
$var wire 1 -S \BLOCO_MEM|RAM1|memRAM[53][26]~q\ $end
$var wire 1 .S \BLOCO_MEM|RAM1|memRAM[61][26]~q\ $end
$var wire 1 /S \BLOCO_MEM|RAM1|memRAM[55][26]~q\ $end
$var wire 1 0S \BLOCO_MEM|RAM1|memRAM[63][26]~q\ $end
$var wire 1 1S \BLOCO_MEM|RAM1|Mux5~18_combout\ $end
$var wire 1 2S \BLOCO_MEM|RAM1|Mux5~19_combout\ $end
$var wire 1 3S \BLOCO_MEM|RAM1|Mux5~20_combout\ $end
$var wire 1 4S \BLOCO_MEM|RAM1|Dado_out[26]~34_combout\ $end
$var wire 1 5S \BLOCO_EX|ULA1|ULA27|InverterOuNao|saida_MUX[0]~0_combout\ $end
$var wire 1 6S \BLOCO_EX|ULA1|ULA27|MuxOperacao|MUX_OUT[0]~0_combout\ $end
$var wire 1 7S \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[26]~2_combout\ $end
$var wire 1 8S \BLOCO_ID|BANCO_REG|registrador[12][26]~q\ $end
$var wire 1 9S \BLOCO_ID|BANCO_REG|saidaA[26]~285_combout\ $end
$var wire 1 :S \BLOCO_ID|BANCO_REG|saidaA[26]~286_combout\ $end
$var wire 1 ;S \BLOCO_ID|BANCO_REG|saidaA[26]~287_combout\ $end
$var wire 1 <S \BLOCO_ID|BANCO_REG|saidaA[26]~288_combout\ $end
$var wire 1 =S \BLOCO_ID|BANCO_REG|registrador[16][26]~q\ $end
$var wire 1 >S \BLOCO_ID|BANCO_REG|registrador[20][26]~q\ $end
$var wire 1 ?S \BLOCO_ID|BANCO_REG|registrador[24][26]~q\ $end
$var wire 1 @S \BLOCO_ID|BANCO_REG|registrador[28][26]~q\ $end
$var wire 1 AS \BLOCO_ID|BANCO_REG|saidaA[26]~289_combout\ $end
$var wire 1 BS \BLOCO_ID|BANCO_REG|registrador[17][26]~q\ $end
$var wire 1 CS \BLOCO_ID|BANCO_REG|registrador[21][26]~q\ $end
$var wire 1 DS \BLOCO_ID|BANCO_REG|registrador[25][26]~q\ $end
$var wire 1 ES \BLOCO_ID|BANCO_REG|registrador[29][26]~q\ $end
$var wire 1 FS \BLOCO_ID|BANCO_REG|saidaA[26]~290_combout\ $end
$var wire 1 GS \BLOCO_ID|BANCO_REG|registrador[18][26]~q\ $end
$var wire 1 HS \BLOCO_ID|BANCO_REG|registrador[22][26]~q\ $end
$var wire 1 IS \BLOCO_ID|BANCO_REG|registrador[26][26]~q\ $end
$var wire 1 JS \BLOCO_ID|BANCO_REG|registrador[30][26]~q\ $end
$var wire 1 KS \BLOCO_ID|BANCO_REG|saidaA[26]~291_combout\ $end
$var wire 1 LS \BLOCO_ID|BANCO_REG|registrador[19][26]~q\ $end
$var wire 1 MS \BLOCO_ID|BANCO_REG|registrador[23][26]~q\ $end
$var wire 1 NS \BLOCO_ID|BANCO_REG|registrador[27][26]~q\ $end
$var wire 1 OS \BLOCO_ID|BANCO_REG|registrador[31][26]~q\ $end
$var wire 1 PS \BLOCO_ID|BANCO_REG|saidaA[26]~292_combout\ $end
$var wire 1 QS \BLOCO_ID|BANCO_REG|saidaA[26]~293_combout\ $end
$var wire 1 RS \BLOCO_ID|BANCO_REG|saidaA[26]~294_combout\ $end
$var wire 1 SS \BLOCO_ID|BANCO_REG|saidaA[26]~295_combout\ $end
$var wire 1 TS \BLOCO_EX|Somador2|Add0~10\ $end
$var wire 1 US \BLOCO_EX|Somador2|Add0~13_sumout\ $end
$var wire 1 VS \MUX_JR|saida_MUX[27]~3_combout\ $end
$var wire 1 WS \BLOCO_IF|Somador1|Add0~10\ $end
$var wire 1 XS \BLOCO_IF|Somador1|Add0~13_sumout\ $end
$var wire 1 YS \BLOCO_ID|BANCO_REG|registrador[0][27]~q\ $end
$var wire 1 ZS \BLOCO_ID|BANCO_REG|registrador[4][27]~q\ $end
$var wire 1 [S \BLOCO_ID|BANCO_REG|registrador[8][27]~q\ $end
$var wire 1 \S \BLOCO_ID|BANCO_REG|saidaB[27]~135_combout\ $end
$var wire 1 ]S \BLOCO_ID|BANCO_REG|registrador[1][27]~q\ $end
$var wire 1 ^S \BLOCO_ID|BANCO_REG|registrador[5][27]~q\ $end
$var wire 1 _S \BLOCO_ID|BANCO_REG|registrador[9][27]~q\ $end
$var wire 1 `S \BLOCO_ID|BANCO_REG|registrador[13][27]~q\ $end
$var wire 1 aS \BLOCO_ID|BANCO_REG|saidaB[27]~136_combout\ $end
$var wire 1 bS \BLOCO_ID|BANCO_REG|registrador[2][27]~q\ $end
$var wire 1 cS \BLOCO_ID|BANCO_REG|registrador[6][27]~q\ $end
$var wire 1 dS \BLOCO_ID|BANCO_REG|registrador[10][27]~q\ $end
$var wire 1 eS \BLOCO_ID|BANCO_REG|registrador[14][27]~q\ $end
$var wire 1 fS \BLOCO_ID|BANCO_REG|saidaB[27]~137_combout\ $end
$var wire 1 gS \BLOCO_ID|BANCO_REG|registrador[3][27]~q\ $end
$var wire 1 hS \BLOCO_ID|BANCO_REG|registrador[7][27]~q\ $end
$var wire 1 iS \BLOCO_ID|BANCO_REG|registrador[11][27]~q\ $end
$var wire 1 jS \BLOCO_ID|BANCO_REG|registrador[15][27]~q\ $end
$var wire 1 kS \BLOCO_ID|BANCO_REG|saidaB[27]~138_combout\ $end
$var wire 1 lS \BLOCO_ID|BANCO_REG|saidaB[27]~139_combout\ $end
$var wire 1 mS \BLOCO_MEM|RAM1|memRAM[0][27]~q\ $end
$var wire 1 nS \BLOCO_MEM|RAM1|memRAM[32][27]~q\ $end
$var wire 1 oS \BLOCO_MEM|RAM1|memRAM[16][27]~q\ $end
$var wire 1 pS \BLOCO_MEM|RAM1|memRAM[48][27]~q\ $end
$var wire 1 qS \BLOCO_MEM|RAM1|Mux4~0_combout\ $end
$var wire 1 rS \BLOCO_MEM|RAM1|memRAM[8][27]~q\ $end
$var wire 1 sS \BLOCO_MEM|RAM1|memRAM[40][27]~q\ $end
$var wire 1 tS \BLOCO_MEM|RAM1|memRAM[24][27]~q\ $end
$var wire 1 uS \BLOCO_MEM|RAM1|memRAM[56][27]~q\ $end
$var wire 1 vS \BLOCO_MEM|RAM1|Mux4~1_combout\ $end
$var wire 1 wS \BLOCO_MEM|RAM1|memRAM[4][27]~q\ $end
$var wire 1 xS \BLOCO_MEM|RAM1|memRAM[36][27]~q\ $end
$var wire 1 yS \BLOCO_MEM|RAM1|memRAM[20][27]~q\ $end
$var wire 1 zS \BLOCO_MEM|RAM1|memRAM[52][27]~q\ $end
$var wire 1 {S \BLOCO_MEM|RAM1|Mux4~2_combout\ $end
$var wire 1 |S \BLOCO_MEM|RAM1|memRAM[12][27]~q\ $end
$var wire 1 }S \BLOCO_MEM|RAM1|memRAM[44][27]~q\ $end
$var wire 1 ~S \BLOCO_MEM|RAM1|memRAM[28][27]~q\ $end
$var wire 1 !T \BLOCO_MEM|RAM1|memRAM[60][27]~q\ $end
$var wire 1 "T \BLOCO_MEM|RAM1|Mux4~3_combout\ $end
$var wire 1 #T \BLOCO_MEM|RAM1|Mux4~4_combout\ $end
$var wire 1 $T \BLOCO_MEM|RAM1|memRAM[1][27]~q\ $end
$var wire 1 %T \BLOCO_MEM|RAM1|memRAM[33][27]~q\ $end
$var wire 1 &T \BLOCO_MEM|RAM1|memRAM[17][27]~q\ $end
$var wire 1 'T \BLOCO_MEM|RAM1|memRAM[49][27]~q\ $end
$var wire 1 (T \BLOCO_MEM|RAM1|Mux4~5_combout\ $end
$var wire 1 )T \BLOCO_MEM|RAM1|memRAM[9][27]~q\ $end
$var wire 1 *T \BLOCO_MEM|RAM1|memRAM[41][27]~q\ $end
$var wire 1 +T \BLOCO_MEM|RAM1|memRAM[25][27]~q\ $end
$var wire 1 ,T \BLOCO_MEM|RAM1|memRAM[57][27]~q\ $end
$var wire 1 -T \BLOCO_MEM|RAM1|Mux4~6_combout\ $end
$var wire 1 .T \BLOCO_MEM|RAM1|memRAM[5][27]~q\ $end
$var wire 1 /T \BLOCO_MEM|RAM1|memRAM[37][27]~q\ $end
$var wire 1 0T \BLOCO_MEM|RAM1|memRAM[21][27]~q\ $end
$var wire 1 1T \BLOCO_MEM|RAM1|memRAM[53][27]~q\ $end
$var wire 1 2T \BLOCO_MEM|RAM1|Mux4~7_combout\ $end
$var wire 1 3T \BLOCO_MEM|RAM1|memRAM[13][27]~q\ $end
$var wire 1 4T \BLOCO_MEM|RAM1|memRAM[45][27]~q\ $end
$var wire 1 5T \BLOCO_MEM|RAM1|memRAM[29][27]~q\ $end
$var wire 1 6T \BLOCO_MEM|RAM1|memRAM[61][27]~q\ $end
$var wire 1 7T \BLOCO_MEM|RAM1|Mux4~8_combout\ $end
$var wire 1 8T \BLOCO_MEM|RAM1|Mux4~9_combout\ $end
$var wire 1 9T \BLOCO_MEM|RAM1|memRAM[2][27]~q\ $end
$var wire 1 :T \BLOCO_MEM|RAM1|memRAM[34][27]~q\ $end
$var wire 1 ;T \BLOCO_MEM|RAM1|memRAM[18][27]~q\ $end
$var wire 1 <T \BLOCO_MEM|RAM1|memRAM[50][27]~q\ $end
$var wire 1 =T \BLOCO_MEM|RAM1|Mux4~10_combout\ $end
$var wire 1 >T \BLOCO_MEM|RAM1|memRAM[10][27]~q\ $end
$var wire 1 ?T \BLOCO_MEM|RAM1|memRAM[42][27]~q\ $end
$var wire 1 @T \BLOCO_MEM|RAM1|memRAM[26][27]~q\ $end
$var wire 1 AT \BLOCO_MEM|RAM1|memRAM[58][27]~q\ $end
$var wire 1 BT \BLOCO_MEM|RAM1|Mux4~11_combout\ $end
$var wire 1 CT \BLOCO_MEM|RAM1|memRAM[6][27]~q\ $end
$var wire 1 DT \BLOCO_MEM|RAM1|memRAM[38][27]~q\ $end
$var wire 1 ET \BLOCO_MEM|RAM1|memRAM[22][27]~q\ $end
$var wire 1 FT \BLOCO_MEM|RAM1|memRAM[54][27]~q\ $end
$var wire 1 GT \BLOCO_MEM|RAM1|Mux4~12_combout\ $end
$var wire 1 HT \BLOCO_MEM|RAM1|memRAM[14][27]~q\ $end
$var wire 1 IT \BLOCO_MEM|RAM1|memRAM[46][27]~q\ $end
$var wire 1 JT \BLOCO_MEM|RAM1|memRAM[30][27]~q\ $end
$var wire 1 KT \BLOCO_MEM|RAM1|memRAM[62][27]~q\ $end
$var wire 1 LT \BLOCO_MEM|RAM1|Mux4~13_combout\ $end
$var wire 1 MT \BLOCO_MEM|RAM1|Mux4~14_combout\ $end
$var wire 1 NT \BLOCO_MEM|RAM1|memRAM[3][27]~q\ $end
$var wire 1 OT \BLOCO_MEM|RAM1|memRAM[35][27]~q\ $end
$var wire 1 PT \BLOCO_MEM|RAM1|memRAM[7][27]~q\ $end
$var wire 1 QT \BLOCO_MEM|RAM1|memRAM[39][27]~q\ $end
$var wire 1 RT \BLOCO_MEM|RAM1|Mux4~15_combout\ $end
$var wire 1 ST \BLOCO_MEM|RAM1|memRAM[11][27]~q\ $end
$var wire 1 TT \BLOCO_MEM|RAM1|memRAM[43][27]~q\ $end
$var wire 1 UT \BLOCO_MEM|RAM1|memRAM[15][27]~q\ $end
$var wire 1 VT \BLOCO_MEM|RAM1|memRAM[47][27]~q\ $end
$var wire 1 WT \BLOCO_MEM|RAM1|Mux4~16_combout\ $end
$var wire 1 XT \BLOCO_MEM|RAM1|memRAM[19][27]~q\ $end
$var wire 1 YT \BLOCO_MEM|RAM1|memRAM[51][27]~q\ $end
$var wire 1 ZT \BLOCO_MEM|RAM1|memRAM[23][27]~q\ $end
$var wire 1 [T \BLOCO_MEM|RAM1|memRAM[55][27]~q\ $end
$var wire 1 \T \BLOCO_MEM|RAM1|Mux4~17_combout\ $end
$var wire 1 ]T \BLOCO_MEM|RAM1|memRAM[27][27]~q\ $end
$var wire 1 ^T \BLOCO_MEM|RAM1|memRAM[59][27]~q\ $end
$var wire 1 _T \BLOCO_MEM|RAM1|memRAM[31][27]~q\ $end
$var wire 1 `T \BLOCO_MEM|RAM1|memRAM[63][27]~q\ $end
$var wire 1 aT \BLOCO_MEM|RAM1|Mux4~18_combout\ $end
$var wire 1 bT \BLOCO_MEM|RAM1|Mux4~19_combout\ $end
$var wire 1 cT \BLOCO_MEM|RAM1|Mux4~20_combout\ $end
$var wire 1 dT \BLOCO_MEM|RAM1|Dado_out[27]~35_combout\ $end
$var wire 1 eT \BLOCO_EX|ULA1|ULA28|Somador|saida~0_combout\ $end
$var wire 1 fT \BLOCO_EX|ULA1|ULA28|InverterOuNao|saida_MUX[0]~0_combout\ $end
$var wire 1 gT \BLOCO_EX|ULA1|ULA28|MuxOperacao|MUX_OUT[0]~0_combout\ $end
$var wire 1 hT \BLOCO_EX|ULA1|ULA28|MuxOperacao|MUX_OUT[0]~1_combout\ $end
$var wire 1 iT \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[27]~3_combout\ $end
$var wire 1 jT \BLOCO_ID|BANCO_REG|registrador[12][27]~q\ $end
$var wire 1 kT \BLOCO_ID|BANCO_REG|saidaA[27]~296_combout\ $end
$var wire 1 lT \BLOCO_ID|BANCO_REG|saidaA[27]~297_combout\ $end
$var wire 1 mT \BLOCO_ID|BANCO_REG|saidaA[27]~298_combout\ $end
$var wire 1 nT \BLOCO_ID|BANCO_REG|saidaA[27]~299_combout\ $end
$var wire 1 oT \BLOCO_ID|BANCO_REG|registrador[16][27]~q\ $end
$var wire 1 pT \BLOCO_ID|BANCO_REG|registrador[20][27]~q\ $end
$var wire 1 qT \BLOCO_ID|BANCO_REG|registrador[24][27]~q\ $end
$var wire 1 rT \BLOCO_ID|BANCO_REG|registrador[28][27]~q\ $end
$var wire 1 sT \BLOCO_ID|BANCO_REG|saidaA[27]~300_combout\ $end
$var wire 1 tT \BLOCO_ID|BANCO_REG|registrador[17][27]~q\ $end
$var wire 1 uT \BLOCO_ID|BANCO_REG|registrador[21][27]~q\ $end
$var wire 1 vT \BLOCO_ID|BANCO_REG|registrador[25][27]~q\ $end
$var wire 1 wT \BLOCO_ID|BANCO_REG|registrador[29][27]~q\ $end
$var wire 1 xT \BLOCO_ID|BANCO_REG|saidaA[27]~301_combout\ $end
$var wire 1 yT \BLOCO_ID|BANCO_REG|registrador[18][27]~q\ $end
$var wire 1 zT \BLOCO_ID|BANCO_REG|registrador[22][27]~q\ $end
$var wire 1 {T \BLOCO_ID|BANCO_REG|registrador[26][27]~q\ $end
$var wire 1 |T \BLOCO_ID|BANCO_REG|registrador[30][27]~q\ $end
$var wire 1 }T \BLOCO_ID|BANCO_REG|saidaA[27]~302_combout\ $end
$var wire 1 ~T \BLOCO_ID|BANCO_REG|registrador[19][27]~q\ $end
$var wire 1 !U \BLOCO_ID|BANCO_REG|registrador[23][27]~q\ $end
$var wire 1 "U \BLOCO_ID|BANCO_REG|registrador[27][27]~q\ $end
$var wire 1 #U \BLOCO_ID|BANCO_REG|registrador[31][27]~q\ $end
$var wire 1 $U \BLOCO_ID|BANCO_REG|saidaA[27]~303_combout\ $end
$var wire 1 %U \BLOCO_ID|BANCO_REG|saidaA[27]~304_combout\ $end
$var wire 1 &U \BLOCO_ID|BANCO_REG|saidaA[27]~305_combout\ $end
$var wire 1 'U \BLOCO_ID|BANCO_REG|saidaA[27]~306_combout\ $end
$var wire 1 (U \BLOCO_EX|ULA1|ULA28|Somador|cOut~combout\ $end
$var wire 1 )U \BLOCO_EX|Somador2|Add0~14\ $end
$var wire 1 *U \BLOCO_EX|Somador2|Add0~17_sumout\ $end
$var wire 1 +U \MUX_JR|saida_MUX[28]~4_combout\ $end
$var wire 1 ,U \BLOCO_IF|Somador1|Add0~14\ $end
$var wire 1 -U \BLOCO_IF|Somador1|Add0~17_sumout\ $end
$var wire 1 .U \BLOCO_ID|BANCO_REG|registrador[0][28]~q\ $end
$var wire 1 /U \BLOCO_ID|BANCO_REG|registrador[1][28]~q\ $end
$var wire 1 0U \BLOCO_ID|BANCO_REG|registrador[2][28]~q\ $end
$var wire 1 1U \BLOCO_ID|BANCO_REG|registrador[3][28]~q\ $end
$var wire 1 2U \BLOCO_ID|BANCO_REG|saidaB[28]~140_combout\ $end
$var wire 1 3U \BLOCO_ID|BANCO_REG|registrador[4][28]~q\ $end
$var wire 1 4U \BLOCO_ID|BANCO_REG|registrador[5][28]~q\ $end
$var wire 1 5U \BLOCO_ID|BANCO_REG|registrador[6][28]~q\ $end
$var wire 1 6U \BLOCO_ID|BANCO_REG|registrador[7][28]~q\ $end
$var wire 1 7U \BLOCO_ID|BANCO_REG|saidaB[28]~141_combout\ $end
$var wire 1 8U \BLOCO_ID|BANCO_REG|registrador[8][28]~q\ $end
$var wire 1 9U \BLOCO_ID|BANCO_REG|registrador[9][28]~q\ $end
$var wire 1 :U \BLOCO_ID|BANCO_REG|registrador[10][28]~q\ $end
$var wire 1 ;U \BLOCO_ID|BANCO_REG|registrador[11][28]~q\ $end
$var wire 1 <U \BLOCO_ID|BANCO_REG|saidaB[28]~142_combout\ $end
$var wire 1 =U \BLOCO_ID|BANCO_REG|registrador[13][28]~q\ $end
$var wire 1 >U \BLOCO_ID|BANCO_REG|registrador[14][28]~q\ $end
$var wire 1 ?U \BLOCO_ID|BANCO_REG|registrador[15][28]~q\ $end
$var wire 1 @U \BLOCO_ID|BANCO_REG|saidaB[28]~143_combout\ $end
$var wire 1 AU \BLOCO_ID|BANCO_REG|saidaB[28]~144_combout\ $end
$var wire 1 BU \BLOCO_MEM|RAM1|memRAM[0][28]~q\ $end
$var wire 1 CU \BLOCO_MEM|RAM1|memRAM[32][28]~q\ $end
$var wire 1 DU \BLOCO_MEM|RAM1|memRAM[1][28]~q\ $end
$var wire 1 EU \BLOCO_MEM|RAM1|memRAM[33][28]~q\ $end
$var wire 1 FU \BLOCO_MEM|RAM1|Mux3~0_combout\ $end
$var wire 1 GU \BLOCO_MEM|RAM1|memRAM[2][28]~q\ $end
$var wire 1 HU \BLOCO_MEM|RAM1|memRAM[34][28]~q\ $end
$var wire 1 IU \BLOCO_MEM|RAM1|memRAM[3][28]~q\ $end
$var wire 1 JU \BLOCO_MEM|RAM1|memRAM[35][28]~q\ $end
$var wire 1 KU \BLOCO_MEM|RAM1|Mux3~1_combout\ $end
$var wire 1 LU \BLOCO_MEM|RAM1|memRAM[16][28]~q\ $end
$var wire 1 MU \BLOCO_MEM|RAM1|memRAM[48][28]~q\ $end
$var wire 1 NU \BLOCO_MEM|RAM1|memRAM[17][28]~q\ $end
$var wire 1 OU \BLOCO_MEM|RAM1|memRAM[49][28]~q\ $end
$var wire 1 PU \BLOCO_MEM|RAM1|Mux3~2_combout\ $end
$var wire 1 QU \BLOCO_MEM|RAM1|memRAM[18][28]~q\ $end
$var wire 1 RU \BLOCO_MEM|RAM1|memRAM[50][28]~q\ $end
$var wire 1 SU \BLOCO_MEM|RAM1|memRAM[19][28]~q\ $end
$var wire 1 TU \BLOCO_MEM|RAM1|memRAM[51][28]~q\ $end
$var wire 1 UU \BLOCO_MEM|RAM1|Mux3~3_combout\ $end
$var wire 1 VU \BLOCO_MEM|RAM1|Mux3~4_combout\ $end
$var wire 1 WU \BLOCO_MEM|RAM1|memRAM[8][28]~q\ $end
$var wire 1 XU \BLOCO_MEM|RAM1|memRAM[40][28]~q\ $end
$var wire 1 YU \BLOCO_MEM|RAM1|memRAM[9][28]~q\ $end
$var wire 1 ZU \BLOCO_MEM|RAM1|memRAM[41][28]~q\ $end
$var wire 1 [U \BLOCO_MEM|RAM1|Mux3~5_combout\ $end
$var wire 1 \U \BLOCO_MEM|RAM1|memRAM[24][28]~q\ $end
$var wire 1 ]U \BLOCO_MEM|RAM1|memRAM[56][28]~q\ $end
$var wire 1 ^U \BLOCO_MEM|RAM1|memRAM[25][28]~q\ $end
$var wire 1 _U \BLOCO_MEM|RAM1|memRAM[57][28]~q\ $end
$var wire 1 `U \BLOCO_MEM|RAM1|Mux3~6_combout\ $end
$var wire 1 aU \BLOCO_MEM|RAM1|memRAM[10][28]~q\ $end
$var wire 1 bU \BLOCO_MEM|RAM1|memRAM[42][28]~q\ $end
$var wire 1 cU \BLOCO_MEM|RAM1|memRAM[11][28]~q\ $end
$var wire 1 dU \BLOCO_MEM|RAM1|memRAM[43][28]~q\ $end
$var wire 1 eU \BLOCO_MEM|RAM1|Mux3~7_combout\ $end
$var wire 1 fU \BLOCO_MEM|RAM1|memRAM[26][28]~q\ $end
$var wire 1 gU \BLOCO_MEM|RAM1|memRAM[58][28]~q\ $end
$var wire 1 hU \BLOCO_MEM|RAM1|memRAM[27][28]~q\ $end
$var wire 1 iU \BLOCO_MEM|RAM1|memRAM[59][28]~q\ $end
$var wire 1 jU \BLOCO_MEM|RAM1|Mux3~8_combout\ $end
$var wire 1 kU \BLOCO_MEM|RAM1|Mux3~9_combout\ $end
$var wire 1 lU \BLOCO_MEM|RAM1|memRAM[4][28]~q\ $end
$var wire 1 mU \BLOCO_MEM|RAM1|memRAM[36][28]~q\ $end
$var wire 1 nU \BLOCO_MEM|RAM1|memRAM[6][28]~q\ $end
$var wire 1 oU \BLOCO_MEM|RAM1|memRAM[38][28]~q\ $end
$var wire 1 pU \BLOCO_MEM|RAM1|Mux3~10_combout\ $end
$var wire 1 qU \BLOCO_MEM|RAM1|memRAM[5][28]~q\ $end
$var wire 1 rU \BLOCO_MEM|RAM1|memRAM[37][28]~q\ $end
$var wire 1 sU \BLOCO_MEM|RAM1|memRAM[7][28]~q\ $end
$var wire 1 tU \BLOCO_MEM|RAM1|memRAM[39][28]~q\ $end
$var wire 1 uU \BLOCO_MEM|RAM1|Mux3~11_combout\ $end
$var wire 1 vU \BLOCO_MEM|RAM1|memRAM[20][28]~q\ $end
$var wire 1 wU \BLOCO_MEM|RAM1|memRAM[52][28]~q\ $end
$var wire 1 xU \BLOCO_MEM|RAM1|memRAM[22][28]~q\ $end
$var wire 1 yU \BLOCO_MEM|RAM1|memRAM[54][28]~q\ $end
$var wire 1 zU \BLOCO_MEM|RAM1|Mux3~12_combout\ $end
$var wire 1 {U \BLOCO_MEM|RAM1|memRAM[21][28]~q\ $end
$var wire 1 |U \BLOCO_MEM|RAM1|memRAM[53][28]~q\ $end
$var wire 1 }U \BLOCO_MEM|RAM1|memRAM[23][28]~q\ $end
$var wire 1 ~U \BLOCO_MEM|RAM1|memRAM[55][28]~q\ $end
$var wire 1 !V \BLOCO_MEM|RAM1|Mux3~13_combout\ $end
$var wire 1 "V \BLOCO_MEM|RAM1|Mux3~14_combout\ $end
$var wire 1 #V \BLOCO_MEM|RAM1|memRAM[12][28]~q\ $end
$var wire 1 $V \BLOCO_MEM|RAM1|memRAM[44][28]~q\ $end
$var wire 1 %V \BLOCO_MEM|RAM1|memRAM[14][28]~q\ $end
$var wire 1 &V \BLOCO_MEM|RAM1|memRAM[46][28]~q\ $end
$var wire 1 'V \BLOCO_MEM|RAM1|Mux3~15_combout\ $end
$var wire 1 (V \BLOCO_MEM|RAM1|memRAM[13][28]~q\ $end
$var wire 1 )V \BLOCO_MEM|RAM1|memRAM[45][28]~q\ $end
$var wire 1 *V \BLOCO_MEM|RAM1|memRAM[15][28]~q\ $end
$var wire 1 +V \BLOCO_MEM|RAM1|memRAM[47][28]~q\ $end
$var wire 1 ,V \BLOCO_MEM|RAM1|Mux3~16_combout\ $end
$var wire 1 -V \BLOCO_MEM|RAM1|memRAM[28][28]~q\ $end
$var wire 1 .V \BLOCO_MEM|RAM1|memRAM[60][28]~q\ $end
$var wire 1 /V \BLOCO_MEM|RAM1|memRAM[30][28]~q\ $end
$var wire 1 0V \BLOCO_MEM|RAM1|memRAM[62][28]~q\ $end
$var wire 1 1V \BLOCO_MEM|RAM1|Mux3~17_combout\ $end
$var wire 1 2V \BLOCO_MEM|RAM1|memRAM[29][28]~q\ $end
$var wire 1 3V \BLOCO_MEM|RAM1|memRAM[61][28]~q\ $end
$var wire 1 4V \BLOCO_MEM|RAM1|memRAM[31][28]~q\ $end
$var wire 1 5V \BLOCO_MEM|RAM1|memRAM[63][28]~q\ $end
$var wire 1 6V \BLOCO_MEM|RAM1|Mux3~18_combout\ $end
$var wire 1 7V \BLOCO_MEM|RAM1|Mux3~19_combout\ $end
$var wire 1 8V \BLOCO_MEM|RAM1|Mux3~20_combout\ $end
$var wire 1 9V \BLOCO_MEM|RAM1|Dado_out[28]~36_combout\ $end
$var wire 1 :V \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[28]~4_combout\ $end
$var wire 1 ;V \BLOCO_ID|BANCO_REG|registrador[12][28]~q\ $end
$var wire 1 <V \BLOCO_ID|BANCO_REG|saidaA[28]~307_combout\ $end
$var wire 1 =V \BLOCO_ID|BANCO_REG|saidaA[28]~308_combout\ $end
$var wire 1 >V \BLOCO_ID|BANCO_REG|saidaA[28]~309_combout\ $end
$var wire 1 ?V \BLOCO_ID|BANCO_REG|saidaA[28]~310_combout\ $end
$var wire 1 @V \BLOCO_ID|BANCO_REG|registrador[16][28]~q\ $end
$var wire 1 AV \BLOCO_ID|BANCO_REG|registrador[20][28]~q\ $end
$var wire 1 BV \BLOCO_ID|BANCO_REG|registrador[24][28]~q\ $end
$var wire 1 CV \BLOCO_ID|BANCO_REG|registrador[28][28]~q\ $end
$var wire 1 DV \BLOCO_ID|BANCO_REG|saidaA[28]~311_combout\ $end
$var wire 1 EV \BLOCO_ID|BANCO_REG|registrador[17][28]~q\ $end
$var wire 1 FV \BLOCO_ID|BANCO_REG|registrador[21][28]~q\ $end
$var wire 1 GV \BLOCO_ID|BANCO_REG|registrador[25][28]~q\ $end
$var wire 1 HV \BLOCO_ID|BANCO_REG|registrador[29][28]~q\ $end
$var wire 1 IV \BLOCO_ID|BANCO_REG|saidaA[28]~312_combout\ $end
$var wire 1 JV \BLOCO_ID|BANCO_REG|registrador[18][28]~q\ $end
$var wire 1 KV \BLOCO_ID|BANCO_REG|registrador[22][28]~q\ $end
$var wire 1 LV \BLOCO_ID|BANCO_REG|registrador[26][28]~q\ $end
$var wire 1 MV \BLOCO_ID|BANCO_REG|registrador[30][28]~q\ $end
$var wire 1 NV \BLOCO_ID|BANCO_REG|saidaA[28]~313_combout\ $end
$var wire 1 OV \BLOCO_ID|BANCO_REG|registrador[19][28]~q\ $end
$var wire 1 PV \BLOCO_ID|BANCO_REG|registrador[23][28]~q\ $end
$var wire 1 QV \BLOCO_ID|BANCO_REG|registrador[27][28]~q\ $end
$var wire 1 RV \BLOCO_ID|BANCO_REG|registrador[31][28]~q\ $end
$var wire 1 SV \BLOCO_ID|BANCO_REG|saidaA[28]~314_combout\ $end
$var wire 1 TV \BLOCO_ID|BANCO_REG|saidaA[28]~315_combout\ $end
$var wire 1 UV \BLOCO_ID|BANCO_REG|saidaA[28]~316_combout\ $end
$var wire 1 VV \BLOCO_ID|BANCO_REG|saidaA[28]~317_combout\ $end
$var wire 1 WV \BLOCO_EX|ULA1|ULA29|InverterOuNao|saida_MUX[0]~0_combout\ $end
$var wire 1 XV \BLOCO_EX|ULA1|ULA29|MuxOperacao|MUX_OUT[0]~0_combout\ $end
$var wire 1 YV \BLOCO_EX|Somador2|Add0~18\ $end
$var wire 1 ZV \BLOCO_EX|Somador2|Add0~21_sumout\ $end
$var wire 1 [V \MUX_JR|saida_MUX[29]~5_combout\ $end
$var wire 1 \V \BLOCO_IF|Somador1|Add0~18\ $end
$var wire 1 ]V \BLOCO_IF|Somador1|Add0~21_sumout\ $end
$var wire 1 ^V \BLOCO_ID|BANCO_REG|registrador[0][29]~q\ $end
$var wire 1 _V \BLOCO_ID|BANCO_REG|registrador[4][29]~q\ $end
$var wire 1 `V \BLOCO_ID|BANCO_REG|registrador[8][29]~q\ $end
$var wire 1 aV \BLOCO_ID|BANCO_REG|saidaB[29]~145_combout\ $end
$var wire 1 bV \BLOCO_ID|BANCO_REG|registrador[1][29]~q\ $end
$var wire 1 cV \BLOCO_ID|BANCO_REG|registrador[5][29]~q\ $end
$var wire 1 dV \BLOCO_ID|BANCO_REG|registrador[9][29]~q\ $end
$var wire 1 eV \BLOCO_ID|BANCO_REG|registrador[13][29]~q\ $end
$var wire 1 fV \BLOCO_ID|BANCO_REG|saidaB[29]~146_combout\ $end
$var wire 1 gV \BLOCO_ID|BANCO_REG|registrador[2][29]~q\ $end
$var wire 1 hV \BLOCO_ID|BANCO_REG|registrador[6][29]~q\ $end
$var wire 1 iV \BLOCO_ID|BANCO_REG|registrador[10][29]~q\ $end
$var wire 1 jV \BLOCO_ID|BANCO_REG|registrador[14][29]~q\ $end
$var wire 1 kV \BLOCO_ID|BANCO_REG|saidaB[29]~147_combout\ $end
$var wire 1 lV \BLOCO_ID|BANCO_REG|registrador[3][29]~q\ $end
$var wire 1 mV \BLOCO_ID|BANCO_REG|registrador[7][29]~q\ $end
$var wire 1 nV \BLOCO_ID|BANCO_REG|registrador[11][29]~q\ $end
$var wire 1 oV \BLOCO_ID|BANCO_REG|registrador[15][29]~q\ $end
$var wire 1 pV \BLOCO_ID|BANCO_REG|saidaB[29]~148_combout\ $end
$var wire 1 qV \BLOCO_ID|BANCO_REG|saidaB[29]~149_combout\ $end
$var wire 1 rV \BLOCO_MEM|RAM1|memRAM[0][29]~q\ $end
$var wire 1 sV \BLOCO_MEM|RAM1|memRAM[8][29]~q\ $end
$var wire 1 tV \BLOCO_MEM|RAM1|memRAM[4][29]~q\ $end
$var wire 1 uV \BLOCO_MEM|RAM1|memRAM[12][29]~q\ $end
$var wire 1 vV \BLOCO_MEM|RAM1|Mux2~0_combout\ $end
$var wire 1 wV \BLOCO_MEM|RAM1|memRAM[1][29]~q\ $end
$var wire 1 xV \BLOCO_MEM|RAM1|memRAM[9][29]~q\ $end
$var wire 1 yV \BLOCO_MEM|RAM1|memRAM[5][29]~q\ $end
$var wire 1 zV \BLOCO_MEM|RAM1|memRAM[13][29]~q\ $end
$var wire 1 {V \BLOCO_MEM|RAM1|Mux2~1_combout\ $end
$var wire 1 |V \BLOCO_MEM|RAM1|memRAM[2][29]~q\ $end
$var wire 1 }V \BLOCO_MEM|RAM1|memRAM[10][29]~q\ $end
$var wire 1 ~V \BLOCO_MEM|RAM1|memRAM[6][29]~q\ $end
$var wire 1 !W \BLOCO_MEM|RAM1|memRAM[14][29]~q\ $end
$var wire 1 "W \BLOCO_MEM|RAM1|Mux2~2_combout\ $end
$var wire 1 #W \BLOCO_MEM|RAM1|memRAM[3][29]~q\ $end
$var wire 1 $W \BLOCO_MEM|RAM1|memRAM[11][29]~q\ $end
$var wire 1 %W \BLOCO_MEM|RAM1|memRAM[7][29]~q\ $end
$var wire 1 &W \BLOCO_MEM|RAM1|memRAM[15][29]~q\ $end
$var wire 1 'W \BLOCO_MEM|RAM1|Mux2~3_combout\ $end
$var wire 1 (W \BLOCO_MEM|RAM1|Mux2~4_combout\ $end
$var wire 1 )W \BLOCO_MEM|RAM1|memRAM[32][29]~q\ $end
$var wire 1 *W \BLOCO_MEM|RAM1|memRAM[40][29]~q\ $end
$var wire 1 +W \BLOCO_MEM|RAM1|memRAM[33][29]~q\ $end
$var wire 1 ,W \BLOCO_MEM|RAM1|memRAM[41][29]~q\ $end
$var wire 1 -W \BLOCO_MEM|RAM1|Mux2~5_combout\ $end
$var wire 1 .W \BLOCO_MEM|RAM1|memRAM[36][29]~q\ $end
$var wire 1 /W \BLOCO_MEM|RAM1|memRAM[44][29]~q\ $end
$var wire 1 0W \BLOCO_MEM|RAM1|memRAM[37][29]~q\ $end
$var wire 1 1W \BLOCO_MEM|RAM1|memRAM[45][29]~q\ $end
$var wire 1 2W \BLOCO_MEM|RAM1|Mux2~6_combout\ $end
$var wire 1 3W \BLOCO_MEM|RAM1|memRAM[34][29]~q\ $end
$var wire 1 4W \BLOCO_MEM|RAM1|memRAM[42][29]~q\ $end
$var wire 1 5W \BLOCO_MEM|RAM1|memRAM[35][29]~q\ $end
$var wire 1 6W \BLOCO_MEM|RAM1|memRAM[43][29]~q\ $end
$var wire 1 7W \BLOCO_MEM|RAM1|Mux2~7_combout\ $end
$var wire 1 8W \BLOCO_MEM|RAM1|memRAM[38][29]~q\ $end
$var wire 1 9W \BLOCO_MEM|RAM1|memRAM[46][29]~q\ $end
$var wire 1 :W \BLOCO_MEM|RAM1|memRAM[39][29]~q\ $end
$var wire 1 ;W \BLOCO_MEM|RAM1|memRAM[47][29]~q\ $end
$var wire 1 <W \BLOCO_MEM|RAM1|Mux2~8_combout\ $end
$var wire 1 =W \BLOCO_MEM|RAM1|Mux2~9_combout\ $end
$var wire 1 >W \BLOCO_MEM|RAM1|memRAM[16][29]~q\ $end
$var wire 1 ?W \BLOCO_MEM|RAM1|memRAM[24][29]~q\ $end
$var wire 1 @W \BLOCO_MEM|RAM1|memRAM[20][29]~q\ $end
$var wire 1 AW \BLOCO_MEM|RAM1|memRAM[28][29]~q\ $end
$var wire 1 BW \BLOCO_MEM|RAM1|Mux2~10_combout\ $end
$var wire 1 CW \BLOCO_MEM|RAM1|memRAM[17][29]~q\ $end
$var wire 1 DW \BLOCO_MEM|RAM1|memRAM[25][29]~q\ $end
$var wire 1 EW \BLOCO_MEM|RAM1|memRAM[21][29]~q\ $end
$var wire 1 FW \BLOCO_MEM|RAM1|memRAM[29][29]~q\ $end
$var wire 1 GW \BLOCO_MEM|RAM1|Mux2~11_combout\ $end
$var wire 1 HW \BLOCO_MEM|RAM1|memRAM[18][29]~q\ $end
$var wire 1 IW \BLOCO_MEM|RAM1|memRAM[26][29]~q\ $end
$var wire 1 JW \BLOCO_MEM|RAM1|memRAM[22][29]~q\ $end
$var wire 1 KW \BLOCO_MEM|RAM1|memRAM[30][29]~q\ $end
$var wire 1 LW \BLOCO_MEM|RAM1|Mux2~12_combout\ $end
$var wire 1 MW \BLOCO_MEM|RAM1|memRAM[19][29]~q\ $end
$var wire 1 NW \BLOCO_MEM|RAM1|memRAM[27][29]~q\ $end
$var wire 1 OW \BLOCO_MEM|RAM1|memRAM[23][29]~q\ $end
$var wire 1 PW \BLOCO_MEM|RAM1|memRAM[31][29]~q\ $end
$var wire 1 QW \BLOCO_MEM|RAM1|Mux2~13_combout\ $end
$var wire 1 RW \BLOCO_MEM|RAM1|Mux2~14_combout\ $end
$var wire 1 SW \BLOCO_MEM|RAM1|memRAM[48][29]~q\ $end
$var wire 1 TW \BLOCO_MEM|RAM1|memRAM[49][29]~q\ $end
$var wire 1 UW \BLOCO_MEM|RAM1|memRAM[50][29]~q\ $end
$var wire 1 VW \BLOCO_MEM|RAM1|memRAM[51][29]~q\ $end
$var wire 1 WW \BLOCO_MEM|RAM1|Mux2~15_combout\ $end
$var wire 1 XW \BLOCO_MEM|RAM1|memRAM[56][29]~q\ $end
$var wire 1 YW \BLOCO_MEM|RAM1|memRAM[57][29]~q\ $end
$var wire 1 ZW \BLOCO_MEM|RAM1|memRAM[58][29]~q\ $end
$var wire 1 [W \BLOCO_MEM|RAM1|memRAM[59][29]~q\ $end
$var wire 1 \W \BLOCO_MEM|RAM1|Mux2~16_combout\ $end
$var wire 1 ]W \BLOCO_MEM|RAM1|memRAM[52][29]~q\ $end
$var wire 1 ^W \BLOCO_MEM|RAM1|memRAM[53][29]~q\ $end
$var wire 1 _W \BLOCO_MEM|RAM1|memRAM[54][29]~q\ $end
$var wire 1 `W \BLOCO_MEM|RAM1|memRAM[55][29]~q\ $end
$var wire 1 aW \BLOCO_MEM|RAM1|Mux2~17_combout\ $end
$var wire 1 bW \BLOCO_MEM|RAM1|memRAM[60][29]~q\ $end
$var wire 1 cW \BLOCO_MEM|RAM1|memRAM[61][29]~q\ $end
$var wire 1 dW \BLOCO_MEM|RAM1|memRAM[62][29]~q\ $end
$var wire 1 eW \BLOCO_MEM|RAM1|memRAM[63][29]~q\ $end
$var wire 1 fW \BLOCO_MEM|RAM1|Mux2~18_combout\ $end
$var wire 1 gW \BLOCO_MEM|RAM1|Mux2~19_combout\ $end
$var wire 1 hW \BLOCO_MEM|RAM1|Mux2~20_combout\ $end
$var wire 1 iW \BLOCO_MEM|RAM1|Dado_out[29]~37_combout\ $end
$var wire 1 jW \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[29]~5_combout\ $end
$var wire 1 kW \BLOCO_ID|BANCO_REG|registrador[12][29]~q\ $end
$var wire 1 lW \BLOCO_ID|BANCO_REG|saidaA[29]~318_combout\ $end
$var wire 1 mW \BLOCO_ID|BANCO_REG|saidaA[29]~319_combout\ $end
$var wire 1 nW \BLOCO_ID|BANCO_REG|saidaA[29]~320_combout\ $end
$var wire 1 oW \BLOCO_ID|BANCO_REG|saidaA[29]~321_combout\ $end
$var wire 1 pW \BLOCO_ID|BANCO_REG|registrador[16][29]~q\ $end
$var wire 1 qW \BLOCO_ID|BANCO_REG|registrador[20][29]~q\ $end
$var wire 1 rW \BLOCO_ID|BANCO_REG|registrador[24][29]~q\ $end
$var wire 1 sW \BLOCO_ID|BANCO_REG|registrador[28][29]~q\ $end
$var wire 1 tW \BLOCO_ID|BANCO_REG|saidaA[29]~322_combout\ $end
$var wire 1 uW \BLOCO_ID|BANCO_REG|registrador[17][29]~q\ $end
$var wire 1 vW \BLOCO_ID|BANCO_REG|registrador[21][29]~q\ $end
$var wire 1 wW \BLOCO_ID|BANCO_REG|registrador[25][29]~q\ $end
$var wire 1 xW \BLOCO_ID|BANCO_REG|registrador[29][29]~q\ $end
$var wire 1 yW \BLOCO_ID|BANCO_REG|saidaA[29]~323_combout\ $end
$var wire 1 zW \BLOCO_ID|BANCO_REG|registrador[18][29]~q\ $end
$var wire 1 {W \BLOCO_ID|BANCO_REG|registrador[22][29]~q\ $end
$var wire 1 |W \BLOCO_ID|BANCO_REG|registrador[26][29]~q\ $end
$var wire 1 }W \BLOCO_ID|BANCO_REG|registrador[30][29]~q\ $end
$var wire 1 ~W \BLOCO_ID|BANCO_REG|saidaA[29]~324_combout\ $end
$var wire 1 !X \BLOCO_ID|BANCO_REG|registrador[19][29]~q\ $end
$var wire 1 "X \BLOCO_ID|BANCO_REG|registrador[23][29]~q\ $end
$var wire 1 #X \BLOCO_ID|BANCO_REG|registrador[27][29]~q\ $end
$var wire 1 $X \BLOCO_ID|BANCO_REG|registrador[31][29]~q\ $end
$var wire 1 %X \BLOCO_ID|BANCO_REG|saidaA[29]~325_combout\ $end
$var wire 1 &X \BLOCO_ID|BANCO_REG|saidaA[29]~326_combout\ $end
$var wire 1 'X \BLOCO_ID|BANCO_REG|saidaA[29]~327_combout\ $end
$var wire 1 (X \BLOCO_ID|BANCO_REG|saidaA[29]~328_combout\ $end
$var wire 1 )X \BLOCO_EX|ULA1|ULA30|InverterOuNao|saida_MUX[0]~0_combout\ $end
$var wire 1 *X \BLOCO_EX|ULA1|ULA30|Somador|saida~0_combout\ $end
$var wire 1 +X \BLOCO_EX|ULA1|ULA30|MuxOperacao|MUX_OUT[0]~0_combout\ $end
$var wire 1 ,X \BLOCO_EX|ULA1|ULA30|MuxOperacao|MUX_OUT[0]~1_combout\ $end
$var wire 1 -X \BLOCO_EX|ULA1|ULA30|Somador|cOut~0_combout\ $end
$var wire 1 .X \BLOCO_EX|ULA1|ULA30|Somador|cOut~1_combout\ $end
$var wire 1 /X \BLOCO_EX|ULA1|ULA30|Somador|cOut~combout\ $end
$var wire 1 0X \BLOCO_EX|Somador2|Add0~22\ $end
$var wire 1 1X \BLOCO_EX|Somador2|Add0~25_sumout\ $end
$var wire 1 2X \MUX_JR|saida_MUX[30]~6_combout\ $end
$var wire 1 3X \BLOCO_IF|Somador1|Add0~22\ $end
$var wire 1 4X \BLOCO_IF|Somador1|Add0~25_sumout\ $end
$var wire 1 5X \BLOCO_ID|BANCO_REG|registrador[0][30]~q\ $end
$var wire 1 6X \BLOCO_ID|BANCO_REG|registrador[1][30]~q\ $end
$var wire 1 7X \BLOCO_ID|BANCO_REG|registrador[2][30]~q\ $end
$var wire 1 8X \BLOCO_ID|BANCO_REG|registrador[3][30]~q\ $end
$var wire 1 9X \BLOCO_ID|BANCO_REG|saidaB[30]~150_combout\ $end
$var wire 1 :X \BLOCO_ID|BANCO_REG|registrador[4][30]~q\ $end
$var wire 1 ;X \BLOCO_ID|BANCO_REG|registrador[5][30]~q\ $end
$var wire 1 <X \BLOCO_ID|BANCO_REG|registrador[6][30]~q\ $end
$var wire 1 =X \BLOCO_ID|BANCO_REG|registrador[7][30]~q\ $end
$var wire 1 >X \BLOCO_ID|BANCO_REG|saidaB[30]~151_combout\ $end
$var wire 1 ?X \BLOCO_ID|BANCO_REG|registrador[8][30]~q\ $end
$var wire 1 @X \BLOCO_ID|BANCO_REG|registrador[9][30]~q\ $end
$var wire 1 AX \BLOCO_ID|BANCO_REG|registrador[10][30]~q\ $end
$var wire 1 BX \BLOCO_ID|BANCO_REG|registrador[11][30]~q\ $end
$var wire 1 CX \BLOCO_ID|BANCO_REG|saidaB[30]~152_combout\ $end
$var wire 1 DX \BLOCO_ID|BANCO_REG|registrador[13][30]~q\ $end
$var wire 1 EX \BLOCO_ID|BANCO_REG|registrador[14][30]~q\ $end
$var wire 1 FX \BLOCO_ID|BANCO_REG|registrador[15][30]~q\ $end
$var wire 1 GX \BLOCO_ID|BANCO_REG|saidaB[30]~153_combout\ $end
$var wire 1 HX \BLOCO_ID|BANCO_REG|saidaB[30]~154_combout\ $end
$var wire 1 IX \BLOCO_MEM|RAM1|memRAM[0][30]~q\ $end
$var wire 1 JX \BLOCO_MEM|RAM1|memRAM[32][30]~q\ $end
$var wire 1 KX \BLOCO_MEM|RAM1|memRAM[16][30]~q\ $end
$var wire 1 LX \BLOCO_MEM|RAM1|memRAM[48][30]~q\ $end
$var wire 1 MX \BLOCO_MEM|RAM1|Mux1~0_combout\ $end
$var wire 1 NX \BLOCO_MEM|RAM1|memRAM[8][30]~q\ $end
$var wire 1 OX \BLOCO_MEM|RAM1|memRAM[40][30]~q\ $end
$var wire 1 PX \BLOCO_MEM|RAM1|memRAM[24][30]~q\ $end
$var wire 1 QX \BLOCO_MEM|RAM1|memRAM[56][30]~q\ $end
$var wire 1 RX \BLOCO_MEM|RAM1|Mux1~1_combout\ $end
$var wire 1 SX \BLOCO_MEM|RAM1|memRAM[4][30]~q\ $end
$var wire 1 TX \BLOCO_MEM|RAM1|memRAM[36][30]~q\ $end
$var wire 1 UX \BLOCO_MEM|RAM1|memRAM[20][30]~q\ $end
$var wire 1 VX \BLOCO_MEM|RAM1|memRAM[52][30]~q\ $end
$var wire 1 WX \BLOCO_MEM|RAM1|Mux1~2_combout\ $end
$var wire 1 XX \BLOCO_MEM|RAM1|memRAM[12][30]~q\ $end
$var wire 1 YX \BLOCO_MEM|RAM1|memRAM[44][30]~q\ $end
$var wire 1 ZX \BLOCO_MEM|RAM1|memRAM[28][30]~q\ $end
$var wire 1 [X \BLOCO_MEM|RAM1|memRAM[60][30]~q\ $end
$var wire 1 \X \BLOCO_MEM|RAM1|Mux1~3_combout\ $end
$var wire 1 ]X \BLOCO_MEM|RAM1|Mux1~4_combout\ $end
$var wire 1 ^X \BLOCO_MEM|RAM1|memRAM[1][30]~q\ $end
$var wire 1 _X \BLOCO_MEM|RAM1|memRAM[33][30]~q\ $end
$var wire 1 `X \BLOCO_MEM|RAM1|memRAM[17][30]~q\ $end
$var wire 1 aX \BLOCO_MEM|RAM1|memRAM[49][30]~q\ $end
$var wire 1 bX \BLOCO_MEM|RAM1|Mux1~5_combout\ $end
$var wire 1 cX \BLOCO_MEM|RAM1|memRAM[9][30]~q\ $end
$var wire 1 dX \BLOCO_MEM|RAM1|memRAM[41][30]~q\ $end
$var wire 1 eX \BLOCO_MEM|RAM1|memRAM[25][30]~q\ $end
$var wire 1 fX \BLOCO_MEM|RAM1|memRAM[57][30]~q\ $end
$var wire 1 gX \BLOCO_MEM|RAM1|Mux1~6_combout\ $end
$var wire 1 hX \BLOCO_MEM|RAM1|memRAM[5][30]~q\ $end
$var wire 1 iX \BLOCO_MEM|RAM1|memRAM[37][30]~q\ $end
$var wire 1 jX \BLOCO_MEM|RAM1|memRAM[21][30]~q\ $end
$var wire 1 kX \BLOCO_MEM|RAM1|memRAM[53][30]~q\ $end
$var wire 1 lX \BLOCO_MEM|RAM1|Mux1~7_combout\ $end
$var wire 1 mX \BLOCO_MEM|RAM1|memRAM[13][30]~q\ $end
$var wire 1 nX \BLOCO_MEM|RAM1|memRAM[45][30]~q\ $end
$var wire 1 oX \BLOCO_MEM|RAM1|memRAM[29][30]~q\ $end
$var wire 1 pX \BLOCO_MEM|RAM1|memRAM[61][30]~q\ $end
$var wire 1 qX \BLOCO_MEM|RAM1|Mux1~8_combout\ $end
$var wire 1 rX \BLOCO_MEM|RAM1|Mux1~9_combout\ $end
$var wire 1 sX \BLOCO_MEM|RAM1|memRAM[2][30]~q\ $end
$var wire 1 tX \BLOCO_MEM|RAM1|memRAM[34][30]~q\ $end
$var wire 1 uX \BLOCO_MEM|RAM1|memRAM[18][30]~q\ $end
$var wire 1 vX \BLOCO_MEM|RAM1|memRAM[50][30]~q\ $end
$var wire 1 wX \BLOCO_MEM|RAM1|Mux1~10_combout\ $end
$var wire 1 xX \BLOCO_MEM|RAM1|memRAM[10][30]~q\ $end
$var wire 1 yX \BLOCO_MEM|RAM1|memRAM[42][30]~q\ $end
$var wire 1 zX \BLOCO_MEM|RAM1|memRAM[26][30]~q\ $end
$var wire 1 {X \BLOCO_MEM|RAM1|memRAM[58][30]~q\ $end
$var wire 1 |X \BLOCO_MEM|RAM1|Mux1~11_combout\ $end
$var wire 1 }X \BLOCO_MEM|RAM1|memRAM[6][30]~q\ $end
$var wire 1 ~X \BLOCO_MEM|RAM1|memRAM[38][30]~q\ $end
$var wire 1 !Y \BLOCO_MEM|RAM1|memRAM[22][30]~q\ $end
$var wire 1 "Y \BLOCO_MEM|RAM1|memRAM[54][30]~q\ $end
$var wire 1 #Y \BLOCO_MEM|RAM1|Mux1~12_combout\ $end
$var wire 1 $Y \BLOCO_MEM|RAM1|memRAM[14][30]~q\ $end
$var wire 1 %Y \BLOCO_MEM|RAM1|memRAM[46][30]~q\ $end
$var wire 1 &Y \BLOCO_MEM|RAM1|memRAM[30][30]~q\ $end
$var wire 1 'Y \BLOCO_MEM|RAM1|memRAM[62][30]~q\ $end
$var wire 1 (Y \BLOCO_MEM|RAM1|Mux1~13_combout\ $end
$var wire 1 )Y \BLOCO_MEM|RAM1|Mux1~14_combout\ $end
$var wire 1 *Y \BLOCO_MEM|RAM1|memRAM[3][30]~q\ $end
$var wire 1 +Y \BLOCO_MEM|RAM1|memRAM[35][30]~q\ $end
$var wire 1 ,Y \BLOCO_MEM|RAM1|memRAM[7][30]~q\ $end
$var wire 1 -Y \BLOCO_MEM|RAM1|memRAM[39][30]~q\ $end
$var wire 1 .Y \BLOCO_MEM|RAM1|Mux1~15_combout\ $end
$var wire 1 /Y \BLOCO_MEM|RAM1|memRAM[11][30]~q\ $end
$var wire 1 0Y \BLOCO_MEM|RAM1|memRAM[43][30]~q\ $end
$var wire 1 1Y \BLOCO_MEM|RAM1|memRAM[15][30]~q\ $end
$var wire 1 2Y \BLOCO_MEM|RAM1|memRAM[47][30]~q\ $end
$var wire 1 3Y \BLOCO_MEM|RAM1|Mux1~16_combout\ $end
$var wire 1 4Y \BLOCO_MEM|RAM1|memRAM[19][30]~q\ $end
$var wire 1 5Y \BLOCO_MEM|RAM1|memRAM[51][30]~q\ $end
$var wire 1 6Y \BLOCO_MEM|RAM1|memRAM[23][30]~q\ $end
$var wire 1 7Y \BLOCO_MEM|RAM1|memRAM[55][30]~q\ $end
$var wire 1 8Y \BLOCO_MEM|RAM1|Mux1~17_combout\ $end
$var wire 1 9Y \BLOCO_MEM|RAM1|memRAM[27][30]~q\ $end
$var wire 1 :Y \BLOCO_MEM|RAM1|memRAM[59][30]~q\ $end
$var wire 1 ;Y \BLOCO_MEM|RAM1|memRAM[31][30]~q\ $end
$var wire 1 <Y \BLOCO_MEM|RAM1|memRAM[63][30]~q\ $end
$var wire 1 =Y \BLOCO_MEM|RAM1|Mux1~18_combout\ $end
$var wire 1 >Y \BLOCO_MEM|RAM1|Mux1~19_combout\ $end
$var wire 1 ?Y \BLOCO_MEM|RAM1|Mux1~20_combout\ $end
$var wire 1 @Y \BLOCO_MEM|RAM1|Dado_out[30]~38_combout\ $end
$var wire 1 AY \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[30]~6_combout\ $end
$var wire 1 BY \BLOCO_ID|BANCO_REG|registrador[12][30]~q\ $end
$var wire 1 CY \BLOCO_ID|BANCO_REG|saidaA[30]~329_combout\ $end
$var wire 1 DY \BLOCO_ID|BANCO_REG|saidaA[30]~330_combout\ $end
$var wire 1 EY \BLOCO_ID|BANCO_REG|saidaA[30]~331_combout\ $end
$var wire 1 FY \BLOCO_ID|BANCO_REG|saidaA[30]~332_combout\ $end
$var wire 1 GY \BLOCO_ID|BANCO_REG|registrador[16][30]~q\ $end
$var wire 1 HY \BLOCO_ID|BANCO_REG|registrador[20][30]~q\ $end
$var wire 1 IY \BLOCO_ID|BANCO_REG|registrador[24][30]~q\ $end
$var wire 1 JY \BLOCO_ID|BANCO_REG|registrador[28][30]~q\ $end
$var wire 1 KY \BLOCO_ID|BANCO_REG|saidaA[30]~333_combout\ $end
$var wire 1 LY \BLOCO_ID|BANCO_REG|registrador[17][30]~q\ $end
$var wire 1 MY \BLOCO_ID|BANCO_REG|registrador[21][30]~q\ $end
$var wire 1 NY \BLOCO_ID|BANCO_REG|registrador[25][30]~q\ $end
$var wire 1 OY \BLOCO_ID|BANCO_REG|registrador[29][30]~q\ $end
$var wire 1 PY \BLOCO_ID|BANCO_REG|saidaA[30]~334_combout\ $end
$var wire 1 QY \BLOCO_ID|BANCO_REG|registrador[18][30]~q\ $end
$var wire 1 RY \BLOCO_ID|BANCO_REG|registrador[22][30]~q\ $end
$var wire 1 SY \BLOCO_ID|BANCO_REG|registrador[26][30]~q\ $end
$var wire 1 TY \BLOCO_ID|BANCO_REG|registrador[30][30]~q\ $end
$var wire 1 UY \BLOCO_ID|BANCO_REG|saidaA[30]~335_combout\ $end
$var wire 1 VY \BLOCO_ID|BANCO_REG|registrador[19][30]~q\ $end
$var wire 1 WY \BLOCO_ID|BANCO_REG|registrador[23][30]~q\ $end
$var wire 1 XY \BLOCO_ID|BANCO_REG|registrador[27][30]~q\ $end
$var wire 1 YY \BLOCO_ID|BANCO_REG|registrador[31][30]~q\ $end
$var wire 1 ZY \BLOCO_ID|BANCO_REG|saidaA[30]~336_combout\ $end
$var wire 1 [Y \BLOCO_ID|BANCO_REG|saidaA[30]~337_combout\ $end
$var wire 1 \Y \BLOCO_ID|BANCO_REG|saidaA[30]~338_combout\ $end
$var wire 1 ]Y \BLOCO_ID|BANCO_REG|saidaA[30]~339_combout\ $end
$var wire 1 ^Y \BLOCO_EX|ULA1|ULA31|InverterOuNao|saida_MUX[0]~0_combout\ $end
$var wire 1 _Y \BLOCO_EX|ULA1|ULA31|MuxOperacao|MUX_OUT[0]~0_combout\ $end
$var wire 1 `Y \BLOCO_EX|Somador2|Add0~26\ $end
$var wire 1 aY \BLOCO_EX|Somador2|Add0~29_sumout\ $end
$var wire 1 bY \MUX_JR|saida_MUX[31]~7_combout\ $end
$var wire 1 cY \BLOCO_IF|Somador1|Add0~26\ $end
$var wire 1 dY \BLOCO_IF|Somador1|Add0~29_sumout\ $end
$var wire 1 eY \BLOCO_ID|BANCO_REG|registrador[0][31]~q\ $end
$var wire 1 fY \BLOCO_ID|BANCO_REG|registrador[4][31]~q\ $end
$var wire 1 gY \BLOCO_ID|BANCO_REG|registrador[8][31]~q\ $end
$var wire 1 hY \BLOCO_ID|BANCO_REG|saidaB[31]~155_combout\ $end
$var wire 1 iY \BLOCO_ID|BANCO_REG|registrador[1][31]~q\ $end
$var wire 1 jY \BLOCO_ID|BANCO_REG|registrador[5][31]~q\ $end
$var wire 1 kY \BLOCO_ID|BANCO_REG|registrador[9][31]~q\ $end
$var wire 1 lY \BLOCO_ID|BANCO_REG|registrador[13][31]~q\ $end
$var wire 1 mY \BLOCO_ID|BANCO_REG|saidaB[31]~156_combout\ $end
$var wire 1 nY \BLOCO_ID|BANCO_REG|registrador[2][31]~q\ $end
$var wire 1 oY \BLOCO_ID|BANCO_REG|registrador[6][31]~q\ $end
$var wire 1 pY \BLOCO_ID|BANCO_REG|registrador[10][31]~q\ $end
$var wire 1 qY \BLOCO_ID|BANCO_REG|registrador[14][31]~q\ $end
$var wire 1 rY \BLOCO_ID|BANCO_REG|saidaB[31]~157_combout\ $end
$var wire 1 sY \BLOCO_ID|BANCO_REG|registrador[3][31]~q\ $end
$var wire 1 tY \BLOCO_ID|BANCO_REG|registrador[7][31]~q\ $end
$var wire 1 uY \BLOCO_ID|BANCO_REG|registrador[11][31]~q\ $end
$var wire 1 vY \BLOCO_ID|BANCO_REG|registrador[15][31]~q\ $end
$var wire 1 wY \BLOCO_ID|BANCO_REG|saidaB[31]~158_combout\ $end
$var wire 1 xY \BLOCO_ID|BANCO_REG|saidaB[31]~159_combout\ $end
$var wire 1 yY \BLOCO_MEM|RAM1|memRAM[0][31]~q\ $end
$var wire 1 zY \BLOCO_MEM|RAM1|memRAM[32][31]~q\ $end
$var wire 1 {Y \BLOCO_MEM|RAM1|memRAM[2][31]~q\ $end
$var wire 1 |Y \BLOCO_MEM|RAM1|memRAM[34][31]~q\ $end
$var wire 1 }Y \BLOCO_MEM|RAM1|Mux0~0_combout\ $end
$var wire 1 ~Y \BLOCO_MEM|RAM1|memRAM[1][31]~q\ $end
$var wire 1 !Z \BLOCO_MEM|RAM1|memRAM[33][31]~q\ $end
$var wire 1 "Z \BLOCO_MEM|RAM1|memRAM[3][31]~q\ $end
$var wire 1 #Z \BLOCO_MEM|RAM1|memRAM[35][31]~q\ $end
$var wire 1 $Z \BLOCO_MEM|RAM1|Mux0~1_combout\ $end
$var wire 1 %Z \BLOCO_MEM|RAM1|memRAM[16][31]~q\ $end
$var wire 1 &Z \BLOCO_MEM|RAM1|memRAM[48][31]~q\ $end
$var wire 1 'Z \BLOCO_MEM|RAM1|memRAM[18][31]~q\ $end
$var wire 1 (Z \BLOCO_MEM|RAM1|memRAM[50][31]~q\ $end
$var wire 1 )Z \BLOCO_MEM|RAM1|Mux0~2_combout\ $end
$var wire 1 *Z \BLOCO_MEM|RAM1|memRAM[17][31]~q\ $end
$var wire 1 +Z \BLOCO_MEM|RAM1|memRAM[49][31]~q\ $end
$var wire 1 ,Z \BLOCO_MEM|RAM1|memRAM[19][31]~q\ $end
$var wire 1 -Z \BLOCO_MEM|RAM1|memRAM[51][31]~q\ $end
$var wire 1 .Z \BLOCO_MEM|RAM1|Mux0~3_combout\ $end
$var wire 1 /Z \BLOCO_MEM|RAM1|Mux0~4_combout\ $end
$var wire 1 0Z \BLOCO_MEM|RAM1|memRAM[8][31]~q\ $end
$var wire 1 1Z \BLOCO_MEM|RAM1|memRAM[40][31]~q\ $end
$var wire 1 2Z \BLOCO_MEM|RAM1|memRAM[10][31]~q\ $end
$var wire 1 3Z \BLOCO_MEM|RAM1|memRAM[42][31]~q\ $end
$var wire 1 4Z \BLOCO_MEM|RAM1|Mux0~5_combout\ $end
$var wire 1 5Z \BLOCO_MEM|RAM1|memRAM[9][31]~q\ $end
$var wire 1 6Z \BLOCO_MEM|RAM1|memRAM[41][31]~q\ $end
$var wire 1 7Z \BLOCO_MEM|RAM1|memRAM[11][31]~q\ $end
$var wire 1 8Z \BLOCO_MEM|RAM1|memRAM[43][31]~q\ $end
$var wire 1 9Z \BLOCO_MEM|RAM1|Mux0~6_combout\ $end
$var wire 1 :Z \BLOCO_MEM|RAM1|memRAM[24][31]~q\ $end
$var wire 1 ;Z \BLOCO_MEM|RAM1|memRAM[56][31]~q\ $end
$var wire 1 <Z \BLOCO_MEM|RAM1|memRAM[26][31]~q\ $end
$var wire 1 =Z \BLOCO_MEM|RAM1|memRAM[58][31]~q\ $end
$var wire 1 >Z \BLOCO_MEM|RAM1|Mux0~7_combout\ $end
$var wire 1 ?Z \BLOCO_MEM|RAM1|memRAM[25][31]~q\ $end
$var wire 1 @Z \BLOCO_MEM|RAM1|memRAM[57][31]~q\ $end
$var wire 1 AZ \BLOCO_MEM|RAM1|memRAM[27][31]~q\ $end
$var wire 1 BZ \BLOCO_MEM|RAM1|memRAM[59][31]~q\ $end
$var wire 1 CZ \BLOCO_MEM|RAM1|Mux0~8_combout\ $end
$var wire 1 DZ \BLOCO_MEM|RAM1|Mux0~9_combout\ $end
$var wire 1 EZ \BLOCO_MEM|RAM1|memRAM[4][31]~q\ $end
$var wire 1 FZ \BLOCO_MEM|RAM1|memRAM[36][31]~q\ $end
$var wire 1 GZ \BLOCO_MEM|RAM1|memRAM[5][31]~q\ $end
$var wire 1 HZ \BLOCO_MEM|RAM1|memRAM[37][31]~q\ $end
$var wire 1 IZ \BLOCO_MEM|RAM1|Mux0~10_combout\ $end
$var wire 1 JZ \BLOCO_MEM|RAM1|memRAM[20][31]~q\ $end
$var wire 1 KZ \BLOCO_MEM|RAM1|memRAM[52][31]~q\ $end
$var wire 1 LZ \BLOCO_MEM|RAM1|memRAM[21][31]~q\ $end
$var wire 1 MZ \BLOCO_MEM|RAM1|memRAM[53][31]~q\ $end
$var wire 1 NZ \BLOCO_MEM|RAM1|Mux0~11_combout\ $end
$var wire 1 OZ \BLOCO_MEM|RAM1|memRAM[6][31]~q\ $end
$var wire 1 PZ \BLOCO_MEM|RAM1|memRAM[38][31]~q\ $end
$var wire 1 QZ \BLOCO_MEM|RAM1|memRAM[7][31]~q\ $end
$var wire 1 RZ \BLOCO_MEM|RAM1|memRAM[39][31]~q\ $end
$var wire 1 SZ \BLOCO_MEM|RAM1|Mux0~12_combout\ $end
$var wire 1 TZ \BLOCO_MEM|RAM1|memRAM[22][31]~q\ $end
$var wire 1 UZ \BLOCO_MEM|RAM1|memRAM[54][31]~q\ $end
$var wire 1 VZ \BLOCO_MEM|RAM1|memRAM[23][31]~q\ $end
$var wire 1 WZ \BLOCO_MEM|RAM1|memRAM[55][31]~q\ $end
$var wire 1 XZ \BLOCO_MEM|RAM1|Mux0~13_combout\ $end
$var wire 1 YZ \BLOCO_MEM|RAM1|Mux0~14_combout\ $end
$var wire 1 ZZ \BLOCO_MEM|RAM1|memRAM[12][31]~q\ $end
$var wire 1 [Z \BLOCO_MEM|RAM1|memRAM[44][31]~q\ $end
$var wire 1 \Z \BLOCO_MEM|RAM1|memRAM[28][31]~q\ $end
$var wire 1 ]Z \BLOCO_MEM|RAM1|memRAM[60][31]~q\ $end
$var wire 1 ^Z \BLOCO_MEM|RAM1|Mux0~15_combout\ $end
$var wire 1 _Z \BLOCO_MEM|RAM1|memRAM[13][31]~q\ $end
$var wire 1 `Z \BLOCO_MEM|RAM1|memRAM[45][31]~q\ $end
$var wire 1 aZ \BLOCO_MEM|RAM1|memRAM[29][31]~q\ $end
$var wire 1 bZ \BLOCO_MEM|RAM1|memRAM[61][31]~q\ $end
$var wire 1 cZ \BLOCO_MEM|RAM1|Mux0~16_combout\ $end
$var wire 1 dZ \BLOCO_MEM|RAM1|memRAM[14][31]~q\ $end
$var wire 1 eZ \BLOCO_MEM|RAM1|memRAM[46][31]~q\ $end
$var wire 1 fZ \BLOCO_MEM|RAM1|memRAM[30][31]~q\ $end
$var wire 1 gZ \BLOCO_MEM|RAM1|memRAM[62][31]~q\ $end
$var wire 1 hZ \BLOCO_MEM|RAM1|Mux0~17_combout\ $end
$var wire 1 iZ \BLOCO_MEM|RAM1|memRAM[15][31]~q\ $end
$var wire 1 jZ \BLOCO_MEM|RAM1|memRAM[47][31]~q\ $end
$var wire 1 kZ \BLOCO_MEM|RAM1|memRAM[31][31]~q\ $end
$var wire 1 lZ \BLOCO_MEM|RAM1|memRAM[63][31]~q\ $end
$var wire 1 mZ \BLOCO_MEM|RAM1|Mux0~18_combout\ $end
$var wire 1 nZ \BLOCO_MEM|RAM1|Mux0~19_combout\ $end
$var wire 1 oZ \BLOCO_MEM|RAM1|Mux0~20_combout\ $end
$var wire 1 pZ \BLOCO_MEM|RAM1|Dado_out[31]~39_combout\ $end
$var wire 1 qZ \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[31]~7_combout\ $end
$var wire 1 rZ \BLOCO_ID|BANCO_REG|registrador[12][31]~q\ $end
$var wire 1 sZ \BLOCO_ID|BANCO_REG|saidaA[31]~340_combout\ $end
$var wire 1 tZ \BLOCO_ID|BANCO_REG|saidaA[31]~341_combout\ $end
$var wire 1 uZ \BLOCO_ID|BANCO_REG|saidaA[31]~342_combout\ $end
$var wire 1 vZ \BLOCO_ID|BANCO_REG|saidaA[31]~343_combout\ $end
$var wire 1 wZ \BLOCO_ID|BANCO_REG|registrador[16][31]~q\ $end
$var wire 1 xZ \BLOCO_ID|BANCO_REG|registrador[20][31]~q\ $end
$var wire 1 yZ \BLOCO_ID|BANCO_REG|registrador[24][31]~q\ $end
$var wire 1 zZ \BLOCO_ID|BANCO_REG|registrador[28][31]~q\ $end
$var wire 1 {Z \BLOCO_ID|BANCO_REG|saidaA[31]~344_combout\ $end
$var wire 1 |Z \BLOCO_ID|BANCO_REG|registrador[17][31]~q\ $end
$var wire 1 }Z \BLOCO_ID|BANCO_REG|registrador[21][31]~q\ $end
$var wire 1 ~Z \BLOCO_ID|BANCO_REG|registrador[25][31]~q\ $end
$var wire 1 ![ \BLOCO_ID|BANCO_REG|registrador[29][31]~q\ $end
$var wire 1 "[ \BLOCO_ID|BANCO_REG|saidaA[31]~345_combout\ $end
$var wire 1 #[ \BLOCO_ID|BANCO_REG|registrador[18][31]~q\ $end
$var wire 1 $[ \BLOCO_ID|BANCO_REG|registrador[22][31]~q\ $end
$var wire 1 %[ \BLOCO_ID|BANCO_REG|registrador[26][31]~q\ $end
$var wire 1 &[ \BLOCO_ID|BANCO_REG|registrador[30][31]~q\ $end
$var wire 1 '[ \BLOCO_ID|BANCO_REG|saidaA[31]~346_combout\ $end
$var wire 1 ([ \BLOCO_ID|BANCO_REG|registrador[19][31]~q\ $end
$var wire 1 )[ \BLOCO_ID|BANCO_REG|registrador[23][31]~q\ $end
$var wire 1 *[ \BLOCO_ID|BANCO_REG|registrador[27][31]~q\ $end
$var wire 1 +[ \BLOCO_ID|BANCO_REG|registrador[31][31]~q\ $end
$var wire 1 ,[ \BLOCO_ID|BANCO_REG|saidaA[31]~347_combout\ $end
$var wire 1 -[ \BLOCO_ID|BANCO_REG|saidaA[31]~348_combout\ $end
$var wire 1 .[ \BLOCO_ID|BANCO_REG|saidaA[31]~349_combout\ $end
$var wire 1 /[ \BLOCO_ID|BANCO_REG|saidaA[31]~350_combout\ $end
$var wire 1 0[ \BLOCO_EX|ULA1|ULA32|InverterOuNao|saida_MUX[0]~0_combout\ $end
$var wire 1 1[ \BLOCO_EX|ULA1|ULA32|Somador|saida~0_combout\ $end
$var wire 1 2[ \BLOCO_EX|ULA1|ULA32|MuxOperacao|MUX_OUT[0]~0_combout\ $end
$var wire 1 3[ \BLOCO_EX|ULA1|ULA32|MuxOperacao|MUX_OUT[0]~1_combout\ $end
$var wire 1 4[ \BLOCO_EX|ULA1|ULA1|MuxOperacao|MUX_OUT[0]~0_combout\ $end
$var wire 1 5[ \BLOCO_EX|ULA1|ULA1|MuxOperacao|MUX_OUT[0]~3_combout\ $end
$var wire 1 6[ \BLOCO_EX|ULA1|ULA1|MuxOperacao|MUX_OUT[0]~4_combout\ $end
$var wire 1 7[ \BLOCO_EX|ULA1|ULA1|MuxOperacao|MUX_OUT[0]~1_combout\ $end
$var wire 1 8[ \BLOCO_EX|ULA1|ULA1|MuxOperacao|MUX_OUT[0]~2_combout\ $end
$var wire 1 9[ \BLOCO_EX|ULA1|Equal0~0_combout\ $end
$var wire 1 :[ \BLOCO_EX|ULA1|Equal0~1_combout\ $end
$var wire 1 ;[ \BLOCO_EX|ULA1|Equal0~2_combout\ $end
$var wire 1 <[ \BLOCO_EX|ULA1|Equal0~3_combout\ $end
$var wire 1 =[ \BLOCO_EX|ULA1|Equal0~4_combout\ $end
$var wire 1 >[ \BLOCO_EX|ULA1|Equal0~5_combout\ $end
$var wire 1 ?[ \BLOCO_EX|ULA1|Equal0~6_combout\ $end
$var wire 1 @[ \BLOCO_EX|ULA1|Equal0~7_combout\ $end
$var wire 1 A[ \BLOCO_ID|decoderOPCODE|Equal6~0_combout\ $end
$var wire 1 B[ \comb~0_combout\ $end
$var wire 1 C[ \BLOCO_IF|PC_REG|DOUT[0]~2_combout\ $end
$var wire 1 D[ \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[1]~10_combout\ $end
$var wire 1 E[ \BLOCO_ID|BANCO_REG|registrador[12][1]~q\ $end
$var wire 1 F[ \BLOCO_ID|BANCO_REG|saidaA[1]~12_combout\ $end
$var wire 1 G[ \BLOCO_ID|BANCO_REG|saidaA[1]~13_combout\ $end
$var wire 1 H[ \BLOCO_ID|BANCO_REG|saidaA[1]~14_combout\ $end
$var wire 1 I[ \BLOCO_ID|BANCO_REG|saidaA[1]~15_combout\ $end
$var wire 1 J[ \BLOCO_ID|BANCO_REG|saidaA[1]~21_combout\ $end
$var wire 1 K[ \BLOCO_EX|ULA1|ULA4|Somador|saida~0_combout\ $end
$var wire 1 L[ \BLOCO_EX|ULA1|ULA4|Somador|cOut~0_combout\ $end
$var wire 1 M[ \BLOCO_EX|ULA1|ULA6|Somador|cOut~combout\ $end
$var wire 1 N[ \BLOCO_EX|ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ $end
$var wire 1 O[ \BLOCO_EX|ULA1|ULA8|MuxOperacao|MUX_OUT[0]~0_combout\ $end
$var wire 1 P[ \BLOCO_MEM|RAM1|Decoder0~1_combout\ $end
$var wire 1 Q[ \BLOCO_MEM|RAM1|memRAM[0][7]~q\ $end
$var wire 1 R[ \BLOCO_MEM|RAM1|memRAM[1][7]~q\ $end
$var wire 1 S[ \BLOCO_MEM|RAM1|memRAM[16][7]~q\ $end
$var wire 1 T[ \BLOCO_MEM|RAM1|memRAM[17][7]~q\ $end
$var wire 1 U[ \BLOCO_MEM|RAM1|Mux24~0_combout\ $end
$var wire 1 V[ \BLOCO_MEM|RAM1|memRAM[8][7]~q\ $end
$var wire 1 W[ \BLOCO_MEM|RAM1|memRAM[9][7]~q\ $end
$var wire 1 X[ \BLOCO_MEM|RAM1|memRAM[24][7]~q\ $end
$var wire 1 Y[ \BLOCO_MEM|RAM1|memRAM[25][7]~q\ $end
$var wire 1 Z[ \BLOCO_MEM|RAM1|Mux24~1_combout\ $end
$var wire 1 [[ \BLOCO_MEM|RAM1|memRAM[4][7]~q\ $end
$var wire 1 \[ \BLOCO_MEM|RAM1|memRAM[5][7]~q\ $end
$var wire 1 ][ \BLOCO_MEM|RAM1|memRAM[20][7]~q\ $end
$var wire 1 ^[ \BLOCO_MEM|RAM1|memRAM[21][7]~q\ $end
$var wire 1 _[ \BLOCO_MEM|RAM1|Mux24~2_combout\ $end
$var wire 1 `[ \BLOCO_MEM|RAM1|memRAM[12][7]~q\ $end
$var wire 1 a[ \BLOCO_MEM|RAM1|memRAM[13][7]~q\ $end
$var wire 1 b[ \BLOCO_MEM|RAM1|memRAM[28][7]~q\ $end
$var wire 1 c[ \BLOCO_MEM|RAM1|memRAM[29][7]~q\ $end
$var wire 1 d[ \BLOCO_MEM|RAM1|Mux24~3_combout\ $end
$var wire 1 e[ \BLOCO_MEM|RAM1|Mux24~4_combout\ $end
$var wire 1 f[ \BLOCO_MEM|RAM1|memRAM[32][7]~q\ $end
$var wire 1 g[ \BLOCO_MEM|RAM1|memRAM[40][7]~q\ $end
$var wire 1 h[ \BLOCO_MEM|RAM1|memRAM[33][7]~q\ $end
$var wire 1 i[ \BLOCO_MEM|RAM1|memRAM[41][7]~q\ $end
$var wire 1 j[ \BLOCO_MEM|RAM1|Mux24~5_combout\ $end
$var wire 1 k[ \BLOCO_MEM|RAM1|memRAM[36][7]~q\ $end
$var wire 1 l[ \BLOCO_MEM|RAM1|memRAM[44][7]~q\ $end
$var wire 1 m[ \BLOCO_MEM|RAM1|memRAM[37][7]~q\ $end
$var wire 1 n[ \BLOCO_MEM|RAM1|memRAM[45][7]~q\ $end
$var wire 1 o[ \BLOCO_MEM|RAM1|Mux24~6_combout\ $end
$var wire 1 p[ \BLOCO_MEM|RAM1|memRAM[48][7]~q\ $end
$var wire 1 q[ \BLOCO_MEM|RAM1|memRAM[56][7]~q\ $end
$var wire 1 r[ \BLOCO_MEM|RAM1|memRAM[49][7]~q\ $end
$var wire 1 s[ \BLOCO_MEM|RAM1|memRAM[57][7]~q\ $end
$var wire 1 t[ \BLOCO_MEM|RAM1|Mux24~7_combout\ $end
$var wire 1 u[ \BLOCO_MEM|RAM1|memRAM[52][7]~q\ $end
$var wire 1 v[ \BLOCO_MEM|RAM1|memRAM[60][7]~q\ $end
$var wire 1 w[ \BLOCO_MEM|RAM1|memRAM[53][7]~q\ $end
$var wire 1 x[ \BLOCO_MEM|RAM1|memRAM[61][7]~q\ $end
$var wire 1 y[ \BLOCO_MEM|RAM1|Mux24~8_combout\ $end
$var wire 1 z[ \BLOCO_MEM|RAM1|Mux24~9_combout\ $end
$var wire 1 {[ \BLOCO_MEM|RAM1|memRAM[2][7]~q\ $end
$var wire 1 |[ \BLOCO_MEM|RAM1|memRAM[6][7]~q\ $end
$var wire 1 }[ \BLOCO_MEM|RAM1|memRAM[3][7]~q\ $end
$var wire 1 ~[ \BLOCO_MEM|RAM1|memRAM[7][7]~q\ $end
$var wire 1 !\ \BLOCO_MEM|RAM1|Mux24~10_combout\ $end
$var wire 1 "\ \BLOCO_MEM|RAM1|memRAM[10][7]~q\ $end
$var wire 1 #\ \BLOCO_MEM|RAM1|memRAM[14][7]~q\ $end
$var wire 1 $\ \BLOCO_MEM|RAM1|memRAM[11][7]~q\ $end
$var wire 1 %\ \BLOCO_MEM|RAM1|memRAM[15][7]~q\ $end
$var wire 1 &\ \BLOCO_MEM|RAM1|Mux24~11_combout\ $end
$var wire 1 '\ \BLOCO_MEM|RAM1|memRAM[18][7]~q\ $end
$var wire 1 (\ \BLOCO_MEM|RAM1|memRAM[22][7]~q\ $end
$var wire 1 )\ \BLOCO_MEM|RAM1|memRAM[19][7]~q\ $end
$var wire 1 *\ \BLOCO_MEM|RAM1|memRAM[23][7]~q\ $end
$var wire 1 +\ \BLOCO_MEM|RAM1|Mux24~12_combout\ $end
$var wire 1 ,\ \BLOCO_MEM|RAM1|memRAM[26][7]~q\ $end
$var wire 1 -\ \BLOCO_MEM|RAM1|memRAM[30][7]~q\ $end
$var wire 1 .\ \BLOCO_MEM|RAM1|memRAM[27][7]~q\ $end
$var wire 1 /\ \BLOCO_MEM|RAM1|memRAM[31][7]~q\ $end
$var wire 1 0\ \BLOCO_MEM|RAM1|Mux24~13_combout\ $end
$var wire 1 1\ \BLOCO_MEM|RAM1|Mux24~14_combout\ $end
$var wire 1 2\ \BLOCO_MEM|RAM1|memRAM[34][7]~q\ $end
$var wire 1 3\ \BLOCO_MEM|RAM1|memRAM[35][7]~q\ $end
$var wire 1 4\ \BLOCO_MEM|RAM1|memRAM[50][7]~q\ $end
$var wire 1 5\ \BLOCO_MEM|RAM1|memRAM[51][7]~q\ $end
$var wire 1 6\ \BLOCO_MEM|RAM1|Mux24~15_combout\ $end
$var wire 1 7\ \BLOCO_MEM|RAM1|memRAM[42][7]~q\ $end
$var wire 1 8\ \BLOCO_MEM|RAM1|memRAM[43][7]~q\ $end
$var wire 1 9\ \BLOCO_MEM|RAM1|memRAM[58][7]~q\ $end
$var wire 1 :\ \BLOCO_MEM|RAM1|memRAM[59][7]~q\ $end
$var wire 1 ;\ \BLOCO_MEM|RAM1|Mux24~16_combout\ $end
$var wire 1 <\ \BLOCO_MEM|RAM1|memRAM[38][7]~q\ $end
$var wire 1 =\ \BLOCO_MEM|RAM1|memRAM[39][7]~q\ $end
$var wire 1 >\ \BLOCO_MEM|RAM1|memRAM[54][7]~q\ $end
$var wire 1 ?\ \BLOCO_MEM|RAM1|memRAM[55][7]~q\ $end
$var wire 1 @\ \BLOCO_MEM|RAM1|Mux24~17_combout\ $end
$var wire 1 A\ \BLOCO_MEM|RAM1|memRAM[46][7]~q\ $end
$var wire 1 B\ \BLOCO_MEM|RAM1|memRAM[47][7]~q\ $end
$var wire 1 C\ \BLOCO_MEM|RAM1|memRAM[62][7]~q\ $end
$var wire 1 D\ \BLOCO_MEM|RAM1|memRAM[63][7]~q\ $end
$var wire 1 E\ \BLOCO_MEM|RAM1|Mux24~18_combout\ $end
$var wire 1 F\ \BLOCO_MEM|RAM1|Mux24~19_combout\ $end
$var wire 1 G\ \BLOCO_MEM|RAM1|Mux24~20_combout\ $end
$var wire 1 H\ \BLOCO_MEM|RAM1|Dado_out[7]~45_combout\ $end
$var wire 1 I\ \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[7]~13_combout\ $end
$var wire 1 J\ \BLOCO_ID|BANCO_REG|registrador[12][7]~q\ $end
$var wire 1 K\ \BLOCO_ID|BANCO_REG|saidaA[7]~77_combout\ $end
$var wire 1 L\ \BLOCO_ID|BANCO_REG|saidaA[7]~78_combout\ $end
$var wire 1 M\ \BLOCO_ID|BANCO_REG|saidaA[7]~79_combout\ $end
$var wire 1 N\ \BLOCO_ID|BANCO_REG|saidaA[7]~80_combout\ $end
$var wire 1 O\ \BLOCO_ID|BANCO_REG|registrador[16][7]~q\ $end
$var wire 1 P\ \BLOCO_ID|BANCO_REG|registrador[20][7]~q\ $end
$var wire 1 Q\ \BLOCO_ID|BANCO_REG|registrador[24][7]~q\ $end
$var wire 1 R\ \BLOCO_ID|BANCO_REG|registrador[28][7]~q\ $end
$var wire 1 S\ \BLOCO_ID|BANCO_REG|saidaA[7]~81_combout\ $end
$var wire 1 T\ \BLOCO_ID|BANCO_REG|registrador[17][7]~q\ $end
$var wire 1 U\ \BLOCO_ID|BANCO_REG|registrador[21][7]~q\ $end
$var wire 1 V\ \BLOCO_ID|BANCO_REG|registrador[25][7]~q\ $end
$var wire 1 W\ \BLOCO_ID|BANCO_REG|registrador[29][7]~q\ $end
$var wire 1 X\ \BLOCO_ID|BANCO_REG|saidaA[7]~82_combout\ $end
$var wire 1 Y\ \BLOCO_ID|BANCO_REG|registrador[18][7]~q\ $end
$var wire 1 Z\ \BLOCO_ID|BANCO_REG|registrador[22][7]~q\ $end
$var wire 1 [\ \BLOCO_ID|BANCO_REG|registrador[26][7]~q\ $end
$var wire 1 \\ \BLOCO_ID|BANCO_REG|registrador[30][7]~q\ $end
$var wire 1 ]\ \BLOCO_ID|BANCO_REG|saidaA[7]~83_combout\ $end
$var wire 1 ^\ \BLOCO_ID|BANCO_REG|registrador[19][7]~q\ $end
$var wire 1 _\ \BLOCO_ID|BANCO_REG|registrador[23][7]~q\ $end
$var wire 1 `\ \BLOCO_ID|BANCO_REG|registrador[27][7]~q\ $end
$var wire 1 a\ \BLOCO_ID|BANCO_REG|registrador[31][7]~q\ $end
$var wire 1 b\ \BLOCO_ID|BANCO_REG|saidaA[7]~84_combout\ $end
$var wire 1 c\ \BLOCO_ID|BANCO_REG|saidaA[7]~85_combout\ $end
$var wire 1 d\ \BLOCO_ID|BANCO_REG|saidaA[7]~86_combout\ $end
$var wire 1 e\ \BLOCO_ID|BANCO_REG|saidaA[7]~87_combout\ $end
$var wire 1 f\ \MUX_JR|saida_MUX[7]~11_combout\ $end
$var wire 1 g\ \BLOCO_IF|ROM1|Mux19~0_combout\ $end
$var wire 1 h\ \BLOCO_EX|Somador2|Add0~53_sumout\ $end
$var wire 1 i\ \MUX_JR|saida_MUX[6]~13_combout\ $end
$var wire 1 j\ \BLOCO_IF|ROM1|Mux26~1_combout\ $end
$var wire 1 k\ \BLOCO_EX|Somador2|Add0~49_sumout\ $end
$var wire 1 l\ \MUX_JR|saida_MUX[5]~12_combout\ $end
$var wire 1 m\ \BLOCO_IF|ROM1|Mux27~0_combout\ $end
$var wire 1 n\ \BLOCO_EX|Somador2|Add0~41_sumout\ $end
$var wire 1 o\ \MUX_JR|saida_MUX[4]~10_combout\ $end
$var wire 1 p\ \BLOCO_IF|ROM1|Mux29~0_combout\ $end
$var wire 1 q\ \BLOCO_EX|Somador2|Add0~37_sumout\ $end
$var wire 1 r\ \MUX_JR|saida_MUX[2]~9_combout\ $end
$var wire 1 s\ \BLOCO_IF|Somador1|Add0~38\ $end
$var wire 1 t\ \BLOCO_IF|Somador1|Add0~33_sumout\ $end
$var wire 1 u\ \BLOCO_EX|Somador2|Add0~33_sumout\ $end
$var wire 1 v\ \MUX_JR|saida_MUX[3]~8_combout\ $end
$var wire 1 w\ \BLOCO_IF|ROM1|Mux0~0_combout\ $end
$var wire 1 x\ \BLOCO_ID|decoderInstru1|OUTPUT[4]~9_combout\ $end
$var wire 1 y\ \BLOCO_MEM|RAM1|Dado_out[0]~40_combout\ $end
$var wire 1 z\ \MUX_JR|saida_MUX[0]~35_combout\ $end
$var wire 1 {\ \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[0]~8_combout\ $end
$var wire 1 |\ \BLOCO_ID|BANCO_REG|registrador[0][0]~q\ $end
$var wire 1 }\ \BLOCO_ID|BANCO_REG|saidaB[0]~0_combout\ $end
$var wire 1 ~\ \BLOCO_ID|BANCO_REG|saidaB[0]~1_combout\ $end
$var wire 1 !] \BLOCO_ID|BANCO_REG|saidaB[0]~2_combout\ $end
$var wire 1 "] \BLOCO_ID|BANCO_REG|saidaB[0]~3_combout\ $end
$var wire 1 #] \BLOCO_ID|BANCO_REG|saidaB[0]~4_combout\ $end
$var wire 1 $] \BLOCO_MEM|RAM1|memRAM[0][0]~q\ $end
$var wire 1 %] \BLOCO_MEM|RAM1|memRAM[1][0]~q\ $end
$var wire 1 &] \BLOCO_MEM|RAM1|memRAM[2][0]~q\ $end
$var wire 1 '] \BLOCO_MEM|RAM1|memRAM[3][0]~q\ $end
$var wire 1 (] \BLOCO_MEM|RAM1|Mux31~0_combout\ $end
$var wire 1 )] \BLOCO_MEM|RAM1|memRAM[8][0]~q\ $end
$var wire 1 *] \BLOCO_MEM|RAM1|memRAM[9][0]~q\ $end
$var wire 1 +] \BLOCO_MEM|RAM1|memRAM[10][0]~q\ $end
$var wire 1 ,] \BLOCO_MEM|RAM1|memRAM[11][0]~q\ $end
$var wire 1 -] \BLOCO_MEM|RAM1|Mux31~1_combout\ $end
$var wire 1 .] \BLOCO_MEM|RAM1|memRAM[4][0]~q\ $end
$var wire 1 /] \BLOCO_MEM|RAM1|memRAM[5][0]~q\ $end
$var wire 1 0] \BLOCO_MEM|RAM1|memRAM[6][0]~q\ $end
$var wire 1 1] \BLOCO_MEM|RAM1|memRAM[7][0]~q\ $end
$var wire 1 2] \BLOCO_MEM|RAM1|Mux31~2_combout\ $end
$var wire 1 3] \BLOCO_MEM|RAM1|memRAM[12][0]~q\ $end
$var wire 1 4] \BLOCO_MEM|RAM1|memRAM[13][0]~q\ $end
$var wire 1 5] \BLOCO_MEM|RAM1|memRAM[14][0]~q\ $end
$var wire 1 6] \BLOCO_MEM|RAM1|memRAM[15][0]~q\ $end
$var wire 1 7] \BLOCO_MEM|RAM1|Mux31~3_combout\ $end
$var wire 1 8] \BLOCO_MEM|RAM1|Mux31~4_combout\ $end
$var wire 1 9] \BLOCO_MEM|RAM1|memRAM[16][0]~q\ $end
$var wire 1 :] \BLOCO_MEM|RAM1|memRAM[24][0]~q\ $end
$var wire 1 ;] \BLOCO_MEM|RAM1|memRAM[20][0]~q\ $end
$var wire 1 <] \BLOCO_MEM|RAM1|memRAM[28][0]~q\ $end
$var wire 1 =] \BLOCO_MEM|RAM1|Mux31~5_combout\ $end
$var wire 1 >] \BLOCO_MEM|RAM1|memRAM[17][0]~q\ $end
$var wire 1 ?] \BLOCO_MEM|RAM1|memRAM[25][0]~q\ $end
$var wire 1 @] \BLOCO_MEM|RAM1|memRAM[21][0]~q\ $end
$var wire 1 A] \BLOCO_MEM|RAM1|memRAM[29][0]~q\ $end
$var wire 1 B] \BLOCO_MEM|RAM1|Mux31~6_combout\ $end
$var wire 1 C] \BLOCO_MEM|RAM1|memRAM[18][0]~q\ $end
$var wire 1 D] \BLOCO_MEM|RAM1|memRAM[26][0]~q\ $end
$var wire 1 E] \BLOCO_MEM|RAM1|memRAM[22][0]~q\ $end
$var wire 1 F] \BLOCO_MEM|RAM1|memRAM[30][0]~q\ $end
$var wire 1 G] \BLOCO_MEM|RAM1|Mux31~7_combout\ $end
$var wire 1 H] \BLOCO_MEM|RAM1|memRAM[19][0]~q\ $end
$var wire 1 I] \BLOCO_MEM|RAM1|memRAM[27][0]~q\ $end
$var wire 1 J] \BLOCO_MEM|RAM1|memRAM[23][0]~q\ $end
$var wire 1 K] \BLOCO_MEM|RAM1|memRAM[31][0]~q\ $end
$var wire 1 L] \BLOCO_MEM|RAM1|Mux31~8_combout\ $end
$var wire 1 M] \BLOCO_MEM|RAM1|Mux31~9_combout\ $end
$var wire 1 N] \BLOCO_MEM|RAM1|memRAM[32][0]~q\ $end
$var wire 1 O] \BLOCO_MEM|RAM1|memRAM[33][0]~q\ $end
$var wire 1 P] \BLOCO_MEM|RAM1|memRAM[34][0]~q\ $end
$var wire 1 Q] \BLOCO_MEM|RAM1|memRAM[35][0]~q\ $end
$var wire 1 R] \BLOCO_MEM|RAM1|Mux31~10_combout\ $end
$var wire 1 S] \BLOCO_MEM|RAM1|memRAM[40][0]~q\ $end
$var wire 1 T] \BLOCO_MEM|RAM1|memRAM[41][0]~q\ $end
$var wire 1 U] \BLOCO_MEM|RAM1|memRAM[42][0]~q\ $end
$var wire 1 V] \BLOCO_MEM|RAM1|memRAM[43][0]~q\ $end
$var wire 1 W] \BLOCO_MEM|RAM1|Mux31~11_combout\ $end
$var wire 1 X] \BLOCO_MEM|RAM1|memRAM[36][0]~q\ $end
$var wire 1 Y] \BLOCO_MEM|RAM1|memRAM[37][0]~q\ $end
$var wire 1 Z] \BLOCO_MEM|RAM1|memRAM[38][0]~q\ $end
$var wire 1 [] \BLOCO_MEM|RAM1|memRAM[39][0]~q\ $end
$var wire 1 \] \BLOCO_MEM|RAM1|Mux31~12_combout\ $end
$var wire 1 ]] \BLOCO_MEM|RAM1|memRAM[44][0]~q\ $end
$var wire 1 ^] \BLOCO_MEM|RAM1|memRAM[45][0]~q\ $end
$var wire 1 _] \BLOCO_MEM|RAM1|memRAM[46][0]~q\ $end
$var wire 1 `] \BLOCO_MEM|RAM1|memRAM[47][0]~q\ $end
$var wire 1 a] \BLOCO_MEM|RAM1|Mux31~13_combout\ $end
$var wire 1 b] \BLOCO_MEM|RAM1|Mux31~14_combout\ $end
$var wire 1 c] \BLOCO_MEM|RAM1|memRAM[48][0]~q\ $end
$var wire 1 d] \BLOCO_MEM|RAM1|memRAM[56][0]~q\ $end
$var wire 1 e] \BLOCO_MEM|RAM1|memRAM[52][0]~q\ $end
$var wire 1 f] \BLOCO_MEM|RAM1|memRAM[60][0]~q\ $end
$var wire 1 g] \BLOCO_MEM|RAM1|Mux31~15_combout\ $end
$var wire 1 h] \BLOCO_MEM|RAM1|memRAM[49][0]~q\ $end
$var wire 1 i] \BLOCO_MEM|RAM1|memRAM[57][0]~q\ $end
$var wire 1 j] \BLOCO_MEM|RAM1|memRAM[53][0]~q\ $end
$var wire 1 k] \BLOCO_MEM|RAM1|memRAM[61][0]~q\ $end
$var wire 1 l] \BLOCO_MEM|RAM1|Mux31~16_combout\ $end
$var wire 1 m] \BLOCO_MEM|RAM1|memRAM[50][0]~q\ $end
$var wire 1 n] \BLOCO_MEM|RAM1|memRAM[58][0]~q\ $end
$var wire 1 o] \BLOCO_MEM|RAM1|memRAM[54][0]~q\ $end
$var wire 1 p] \BLOCO_MEM|RAM1|memRAM[62][0]~q\ $end
$var wire 1 q] \BLOCO_MEM|RAM1|Mux31~17_combout\ $end
$var wire 1 r] \BLOCO_MEM|RAM1|memRAM[51][0]~q\ $end
$var wire 1 s] \BLOCO_MEM|RAM1|memRAM[59][0]~q\ $end
$var wire 1 t] \BLOCO_MEM|RAM1|memRAM[55][0]~q\ $end
$var wire 1 u] \BLOCO_MEM|RAM1|memRAM[63][0]~q\ $end
$var wire 1 v] \BLOCO_MEM|RAM1|Mux31~18_combout\ $end
$var wire 1 w] \BLOCO_MEM|RAM1|Mux31~19_combout\ $end
$var wire 1 x] \BLOCO_MEM|RAM1|Mux31~20_combout\ $end
$var wire 1 y] \SW[0]~input_o\ $end
$var wire 1 z] \SW[1]~input_o\ $end
$var wire 1 {] \MUX_INFO|MUX_OUT[24]~0_combout\ $end
$var wire 1 |] \MUX_INFO|MUX_OUT[25]~1_combout\ $end
$var wire 1 }] \MUX_INFO|MUX_OUT[26]~2_combout\ $end
$var wire 1 ~] \MUX_INFO|MUX_OUT[27]~3_combout\ $end
$var wire 1 !^ \MUX_INFO|MUX_OUT[28]~4_combout\ $end
$var wire 1 "^ \MUX_INFO|MUX_OUT[29]~5_combout\ $end
$var wire 1 #^ \MUX_INFO|MUX_OUT[30]~6_combout\ $end
$var wire 1 $^ \MUX_INFO|MUX_OUT[31]~7_combout\ $end
$var wire 1 %^ \MUX_INFO|MUX_OUT[0]~8_combout\ $end
$var wire 1 &^ \MUX_INFO|MUX_OUT[3]~9_combout\ $end
$var wire 1 '^ \MUX_INFO|MUX_OUT[1]~10_combout\ $end
$var wire 1 (^ \MUX_INFO|MUX_OUT[2]~11_combout\ $end
$var wire 1 )^ \HEX_0|HEX|rascSaida7seg[0]~0_combout\ $end
$var wire 1 *^ \HEX_0|HEX|rascSaida7seg[1]~1_combout\ $end
$var wire 1 +^ \HEX_0|HEX|rascSaida7seg[2]~2_combout\ $end
$var wire 1 ,^ \HEX_0|HEX|rascSaida7seg[3]~3_combout\ $end
$var wire 1 -^ \HEX_0|HEX|rascSaida7seg[4]~4_combout\ $end
$var wire 1 .^ \HEX_0|HEX|rascSaida7seg[5]~5_combout\ $end
$var wire 1 /^ \HEX_0|HEX|rascSaida7seg[6]~6_combout\ $end
$var wire 1 0^ \MUX_INFO|MUX_OUT[4]~12_combout\ $end
$var wire 1 1^ \MUX_INFO|MUX_OUT[7]~13_combout\ $end
$var wire 1 2^ \MUX_INFO|MUX_OUT[5]~14_combout\ $end
$var wire 1 3^ \MUX_INFO|MUX_OUT[6]~15_combout\ $end
$var wire 1 4^ \HEX_1|HEX|rascSaida7seg[0]~0_combout\ $end
$var wire 1 5^ \HEX_1|HEX|rascSaida7seg[1]~1_combout\ $end
$var wire 1 6^ \HEX_1|HEX|rascSaida7seg[2]~2_combout\ $end
$var wire 1 7^ \HEX_1|HEX|rascSaida7seg[3]~3_combout\ $end
$var wire 1 8^ \HEX_1|HEX|rascSaida7seg[4]~4_combout\ $end
$var wire 1 9^ \HEX_1|HEX|rascSaida7seg[5]~5_combout\ $end
$var wire 1 :^ \HEX_1|HEX|rascSaida7seg[6]~6_combout\ $end
$var wire 1 ;^ \MUX_INFO|MUX_OUT[8]~16_combout\ $end
$var wire 1 <^ \MUX_INFO|MUX_OUT[11]~17_combout\ $end
$var wire 1 =^ \MUX_INFO|MUX_OUT[9]~18_combout\ $end
$var wire 1 >^ \MUX_INFO|MUX_OUT[10]~19_combout\ $end
$var wire 1 ?^ \HEX_2|HEX|rascSaida7seg[0]~0_combout\ $end
$var wire 1 @^ \HEX_2|HEX|rascSaida7seg[1]~1_combout\ $end
$var wire 1 A^ \HEX_2|HEX|rascSaida7seg[2]~2_combout\ $end
$var wire 1 B^ \HEX_2|HEX|rascSaida7seg[3]~3_combout\ $end
$var wire 1 C^ \HEX_2|HEX|rascSaida7seg[4]~4_combout\ $end
$var wire 1 D^ \HEX_2|HEX|rascSaida7seg[5]~5_combout\ $end
$var wire 1 E^ \HEX_2|HEX|rascSaida7seg[6]~6_combout\ $end
$var wire 1 F^ \MUX_INFO|MUX_OUT[12]~20_combout\ $end
$var wire 1 G^ \MUX_INFO|MUX_OUT[15]~21_combout\ $end
$var wire 1 H^ \MUX_INFO|MUX_OUT[13]~22_combout\ $end
$var wire 1 I^ \MUX_INFO|MUX_OUT[14]~23_combout\ $end
$var wire 1 J^ \HEX_3|HEX|rascSaida7seg[0]~0_combout\ $end
$var wire 1 K^ \HEX_3|HEX|rascSaida7seg[1]~1_combout\ $end
$var wire 1 L^ \HEX_3|HEX|rascSaida7seg[2]~2_combout\ $end
$var wire 1 M^ \HEX_3|HEX|rascSaida7seg[3]~3_combout\ $end
$var wire 1 N^ \HEX_3|HEX|rascSaida7seg[4]~4_combout\ $end
$var wire 1 O^ \HEX_3|HEX|rascSaida7seg[5]~5_combout\ $end
$var wire 1 P^ \HEX_3|HEX|rascSaida7seg[6]~6_combout\ $end
$var wire 1 Q^ \MUX_INFO|MUX_OUT[16]~24_combout\ $end
$var wire 1 R^ \MUX_INFO|MUX_OUT[19]~25_combout\ $end
$var wire 1 S^ \MUX_INFO|MUX_OUT[17]~26_combout\ $end
$var wire 1 T^ \MUX_INFO|MUX_OUT[18]~27_combout\ $end
$var wire 1 U^ \HEX_4|HEX|rascSaida7seg[0]~0_combout\ $end
$var wire 1 V^ \HEX_4|HEX|rascSaida7seg[1]~1_combout\ $end
$var wire 1 W^ \HEX_4|HEX|rascSaida7seg[2]~2_combout\ $end
$var wire 1 X^ \HEX_4|HEX|rascSaida7seg[3]~3_combout\ $end
$var wire 1 Y^ \HEX_4|HEX|rascSaida7seg[4]~4_combout\ $end
$var wire 1 Z^ \HEX_4|HEX|rascSaida7seg[5]~5_combout\ $end
$var wire 1 [^ \HEX_4|HEX|rascSaida7seg[6]~6_combout\ $end
$var wire 1 \^ \MUX_INFO|MUX_OUT[20]~28_combout\ $end
$var wire 1 ]^ \MUX_INFO|MUX_OUT[23]~29_combout\ $end
$var wire 1 ^^ \MUX_INFO|MUX_OUT[21]~30_combout\ $end
$var wire 1 _^ \MUX_INFO|MUX_OUT[22]~31_combout\ $end
$var wire 1 `^ \HEX_5|HEX|rascSaida7seg[0]~0_combout\ $end
$var wire 1 a^ \HEX_5|HEX|rascSaida7seg[1]~1_combout\ $end
$var wire 1 b^ \HEX_5|HEX|rascSaida7seg[2]~2_combout\ $end
$var wire 1 c^ \HEX_5|HEX|rascSaida7seg[3]~3_combout\ $end
$var wire 1 d^ \HEX_5|HEX|rascSaida7seg[4]~4_combout\ $end
$var wire 1 e^ \HEX_5|HEX|rascSaida7seg[5]~5_combout\ $end
$var wire 1 f^ \HEX_5|HEX|rascSaida7seg[6]~6_combout\ $end
$var wire 1 g^ \BLOCO_MEM|MUXULA_BEQBNE|saida_MUX[0]~0_combout\ $end
$var wire 1 h^ \ID_EX|DOUT\ [191] $end
$var wire 1 i^ \ID_EX|DOUT\ [190] $end
$var wire 1 j^ \ID_EX|DOUT\ [189] $end
$var wire 1 k^ \ID_EX|DOUT\ [188] $end
$var wire 1 l^ \ID_EX|DOUT\ [187] $end
$var wire 1 m^ \ID_EX|DOUT\ [186] $end
$var wire 1 n^ \ID_EX|DOUT\ [185] $end
$var wire 1 o^ \ID_EX|DOUT\ [184] $end
$var wire 1 p^ \ID_EX|DOUT\ [183] $end
$var wire 1 q^ \ID_EX|DOUT\ [182] $end
$var wire 1 r^ \ID_EX|DOUT\ [181] $end
$var wire 1 s^ \ID_EX|DOUT\ [180] $end
$var wire 1 t^ \ID_EX|DOUT\ [179] $end
$var wire 1 u^ \ID_EX|DOUT\ [178] $end
$var wire 1 v^ \ID_EX|DOUT\ [177] $end
$var wire 1 w^ \ID_EX|DOUT\ [176] $end
$var wire 1 x^ \ID_EX|DOUT\ [175] $end
$var wire 1 y^ \ID_EX|DOUT\ [174] $end
$var wire 1 z^ \ID_EX|DOUT\ [173] $end
$var wire 1 {^ \ID_EX|DOUT\ [172] $end
$var wire 1 |^ \ID_EX|DOUT\ [171] $end
$var wire 1 }^ \ID_EX|DOUT\ [170] $end
$var wire 1 ~^ \ID_EX|DOUT\ [169] $end
$var wire 1 !_ \ID_EX|DOUT\ [168] $end
$var wire 1 "_ \ID_EX|DOUT\ [167] $end
$var wire 1 #_ \ID_EX|DOUT\ [166] $end
$var wire 1 $_ \ID_EX|DOUT\ [165] $end
$var wire 1 %_ \ID_EX|DOUT\ [164] $end
$var wire 1 &_ \ID_EX|DOUT\ [163] $end
$var wire 1 '_ \ID_EX|DOUT\ [162] $end
$var wire 1 (_ \ID_EX|DOUT\ [161] $end
$var wire 1 )_ \ID_EX|DOUT\ [160] $end
$var wire 1 *_ \ID_EX|DOUT\ [159] $end
$var wire 1 +_ \ID_EX|DOUT\ [158] $end
$var wire 1 ,_ \ID_EX|DOUT\ [157] $end
$var wire 1 -_ \ID_EX|DOUT\ [156] $end
$var wire 1 ._ \ID_EX|DOUT\ [155] $end
$var wire 1 /_ \ID_EX|DOUT\ [154] $end
$var wire 1 0_ \ID_EX|DOUT\ [153] $end
$var wire 1 1_ \ID_EX|DOUT\ [152] $end
$var wire 1 2_ \ID_EX|DOUT\ [151] $end
$var wire 1 3_ \ID_EX|DOUT\ [150] $end
$var wire 1 4_ \ID_EX|DOUT\ [149] $end
$var wire 1 5_ \ID_EX|DOUT\ [148] $end
$var wire 1 6_ \ID_EX|DOUT\ [147] $end
$var wire 1 7_ \ID_EX|DOUT\ [146] $end
$var wire 1 8_ \ID_EX|DOUT\ [145] $end
$var wire 1 9_ \ID_EX|DOUT\ [144] $end
$var wire 1 :_ \ID_EX|DOUT\ [143] $end
$var wire 1 ;_ \ID_EX|DOUT\ [142] $end
$var wire 1 <_ \ID_EX|DOUT\ [141] $end
$var wire 1 =_ \ID_EX|DOUT\ [140] $end
$var wire 1 >_ \ID_EX|DOUT\ [139] $end
$var wire 1 ?_ \ID_EX|DOUT\ [138] $end
$var wire 1 @_ \ID_EX|DOUT\ [137] $end
$var wire 1 A_ \ID_EX|DOUT\ [136] $end
$var wire 1 B_ \ID_EX|DOUT\ [135] $end
$var wire 1 C_ \ID_EX|DOUT\ [134] $end
$var wire 1 D_ \ID_EX|DOUT\ [133] $end
$var wire 1 E_ \ID_EX|DOUT\ [132] $end
$var wire 1 F_ \ID_EX|DOUT\ [131] $end
$var wire 1 G_ \ID_EX|DOUT\ [130] $end
$var wire 1 H_ \ID_EX|DOUT\ [129] $end
$var wire 1 I_ \ID_EX|DOUT\ [128] $end
$var wire 1 J_ \ID_EX|DOUT\ [127] $end
$var wire 1 K_ \ID_EX|DOUT\ [126] $end
$var wire 1 L_ \ID_EX|DOUT\ [125] $end
$var wire 1 M_ \ID_EX|DOUT\ [124] $end
$var wire 1 N_ \ID_EX|DOUT\ [123] $end
$var wire 1 O_ \ID_EX|DOUT\ [122] $end
$var wire 1 P_ \ID_EX|DOUT\ [121] $end
$var wire 1 Q_ \ID_EX|DOUT\ [120] $end
$var wire 1 R_ \ID_EX|DOUT\ [119] $end
$var wire 1 S_ \ID_EX|DOUT\ [118] $end
$var wire 1 T_ \ID_EX|DOUT\ [117] $end
$var wire 1 U_ \ID_EX|DOUT\ [116] $end
$var wire 1 V_ \ID_EX|DOUT\ [115] $end
$var wire 1 W_ \ID_EX|DOUT\ [114] $end
$var wire 1 X_ \ID_EX|DOUT\ [113] $end
$var wire 1 Y_ \ID_EX|DOUT\ [112] $end
$var wire 1 Z_ \ID_EX|DOUT\ [111] $end
$var wire 1 [_ \ID_EX|DOUT\ [110] $end
$var wire 1 \_ \ID_EX|DOUT\ [109] $end
$var wire 1 ]_ \ID_EX|DOUT\ [108] $end
$var wire 1 ^_ \ID_EX|DOUT\ [107] $end
$var wire 1 __ \ID_EX|DOUT\ [106] $end
$var wire 1 `_ \ID_EX|DOUT\ [105] $end
$var wire 1 a_ \ID_EX|DOUT\ [104] $end
$var wire 1 b_ \ID_EX|DOUT\ [103] $end
$var wire 1 c_ \ID_EX|DOUT\ [102] $end
$var wire 1 d_ \ID_EX|DOUT\ [101] $end
$var wire 1 e_ \ID_EX|DOUT\ [100] $end
$var wire 1 f_ \ID_EX|DOUT\ [99] $end
$var wire 1 g_ \ID_EX|DOUT\ [98] $end
$var wire 1 h_ \ID_EX|DOUT\ [97] $end
$var wire 1 i_ \ID_EX|DOUT\ [96] $end
$var wire 1 j_ \ID_EX|DOUT\ [95] $end
$var wire 1 k_ \ID_EX|DOUT\ [94] $end
$var wire 1 l_ \ID_EX|DOUT\ [93] $end
$var wire 1 m_ \ID_EX|DOUT\ [92] $end
$var wire 1 n_ \ID_EX|DOUT\ [91] $end
$var wire 1 o_ \ID_EX|DOUT\ [90] $end
$var wire 1 p_ \ID_EX|DOUT\ [89] $end
$var wire 1 q_ \ID_EX|DOUT\ [88] $end
$var wire 1 r_ \ID_EX|DOUT\ [87] $end
$var wire 1 s_ \ID_EX|DOUT\ [86] $end
$var wire 1 t_ \ID_EX|DOUT\ [85] $end
$var wire 1 u_ \ID_EX|DOUT\ [84] $end
$var wire 1 v_ \ID_EX|DOUT\ [83] $end
$var wire 1 w_ \ID_EX|DOUT\ [82] $end
$var wire 1 x_ \ID_EX|DOUT\ [81] $end
$var wire 1 y_ \ID_EX|DOUT\ [80] $end
$var wire 1 z_ \ID_EX|DOUT\ [79] $end
$var wire 1 {_ \ID_EX|DOUT\ [78] $end
$var wire 1 |_ \ID_EX|DOUT\ [77] $end
$var wire 1 }_ \ID_EX|DOUT\ [76] $end
$var wire 1 ~_ \ID_EX|DOUT\ [75] $end
$var wire 1 !` \ID_EX|DOUT\ [74] $end
$var wire 1 "` \ID_EX|DOUT\ [73] $end
$var wire 1 #` \ID_EX|DOUT\ [72] $end
$var wire 1 $` \ID_EX|DOUT\ [71] $end
$var wire 1 %` \ID_EX|DOUT\ [70] $end
$var wire 1 &` \ID_EX|DOUT\ [69] $end
$var wire 1 '` \ID_EX|DOUT\ [68] $end
$var wire 1 (` \ID_EX|DOUT\ [67] $end
$var wire 1 )` \ID_EX|DOUT\ [66] $end
$var wire 1 *` \ID_EX|DOUT\ [65] $end
$var wire 1 +` \ID_EX|DOUT\ [64] $end
$var wire 1 ,` \ID_EX|DOUT\ [63] $end
$var wire 1 -` \ID_EX|DOUT\ [62] $end
$var wire 1 .` \ID_EX|DOUT\ [61] $end
$var wire 1 /` \ID_EX|DOUT\ [60] $end
$var wire 1 0` \ID_EX|DOUT\ [59] $end
$var wire 1 1` \ID_EX|DOUT\ [58] $end
$var wire 1 2` \ID_EX|DOUT\ [57] $end
$var wire 1 3` \ID_EX|DOUT\ [56] $end
$var wire 1 4` \ID_EX|DOUT\ [55] $end
$var wire 1 5` \ID_EX|DOUT\ [54] $end
$var wire 1 6` \ID_EX|DOUT\ [53] $end
$var wire 1 7` \ID_EX|DOUT\ [52] $end
$var wire 1 8` \ID_EX|DOUT\ [51] $end
$var wire 1 9` \ID_EX|DOUT\ [50] $end
$var wire 1 :` \ID_EX|DOUT\ [49] $end
$var wire 1 ;` \ID_EX|DOUT\ [48] $end
$var wire 1 <` \ID_EX|DOUT\ [47] $end
$var wire 1 =` \ID_EX|DOUT\ [46] $end
$var wire 1 >` \ID_EX|DOUT\ [45] $end
$var wire 1 ?` \ID_EX|DOUT\ [44] $end
$var wire 1 @` \ID_EX|DOUT\ [43] $end
$var wire 1 A` \ID_EX|DOUT\ [42] $end
$var wire 1 B` \ID_EX|DOUT\ [41] $end
$var wire 1 C` \ID_EX|DOUT\ [40] $end
$var wire 1 D` \ID_EX|DOUT\ [39] $end
$var wire 1 E` \ID_EX|DOUT\ [38] $end
$var wire 1 F` \ID_EX|DOUT\ [37] $end
$var wire 1 G` \ID_EX|DOUT\ [36] $end
$var wire 1 H` \ID_EX|DOUT\ [35] $end
$var wire 1 I` \ID_EX|DOUT\ [34] $end
$var wire 1 J` \ID_EX|DOUT\ [33] $end
$var wire 1 K` \ID_EX|DOUT\ [32] $end
$var wire 1 L` \ID_EX|DOUT\ [31] $end
$var wire 1 M` \ID_EX|DOUT\ [30] $end
$var wire 1 N` \ID_EX|DOUT\ [29] $end
$var wire 1 O` \ID_EX|DOUT\ [28] $end
$var wire 1 P` \ID_EX|DOUT\ [27] $end
$var wire 1 Q` \ID_EX|DOUT\ [26] $end
$var wire 1 R` \ID_EX|DOUT\ [25] $end
$var wire 1 S` \ID_EX|DOUT\ [24] $end
$var wire 1 T` \ID_EX|DOUT\ [23] $end
$var wire 1 U` \ID_EX|DOUT\ [22] $end
$var wire 1 V` \ID_EX|DOUT\ [21] $end
$var wire 1 W` \ID_EX|DOUT\ [20] $end
$var wire 1 X` \ID_EX|DOUT\ [19] $end
$var wire 1 Y` \ID_EX|DOUT\ [18] $end
$var wire 1 Z` \ID_EX|DOUT\ [17] $end
$var wire 1 [` \ID_EX|DOUT\ [16] $end
$var wire 1 \` \ID_EX|DOUT\ [15] $end
$var wire 1 ]` \ID_EX|DOUT\ [14] $end
$var wire 1 ^` \ID_EX|DOUT\ [13] $end
$var wire 1 _` \ID_EX|DOUT\ [12] $end
$var wire 1 `` \ID_EX|DOUT\ [11] $end
$var wire 1 a` \ID_EX|DOUT\ [10] $end
$var wire 1 b` \ID_EX|DOUT\ [9] $end
$var wire 1 c` \ID_EX|DOUT\ [8] $end
$var wire 1 d` \ID_EX|DOUT\ [7] $end
$var wire 1 e` \ID_EX|DOUT\ [6] $end
$var wire 1 f` \ID_EX|DOUT\ [5] $end
$var wire 1 g` \ID_EX|DOUT\ [4] $end
$var wire 1 h` \ID_EX|DOUT\ [3] $end
$var wire 1 i` \ID_EX|DOUT\ [2] $end
$var wire 1 j` \ID_EX|DOUT\ [1] $end
$var wire 1 k` \ID_EX|DOUT\ [0] $end
$var wire 1 l` \EX_MEM|DOUT\ [211] $end
$var wire 1 m` \EX_MEM|DOUT\ [210] $end
$var wire 1 n` \EX_MEM|DOUT\ [209] $end
$var wire 1 o` \EX_MEM|DOUT\ [208] $end
$var wire 1 p` \EX_MEM|DOUT\ [207] $end
$var wire 1 q` \EX_MEM|DOUT\ [206] $end
$var wire 1 r` \EX_MEM|DOUT\ [205] $end
$var wire 1 s` \EX_MEM|DOUT\ [204] $end
$var wire 1 t` \EX_MEM|DOUT\ [203] $end
$var wire 1 u` \EX_MEM|DOUT\ [202] $end
$var wire 1 v` \EX_MEM|DOUT\ [201] $end
$var wire 1 w` \EX_MEM|DOUT\ [200] $end
$var wire 1 x` \EX_MEM|DOUT\ [199] $end
$var wire 1 y` \EX_MEM|DOUT\ [198] $end
$var wire 1 z` \EX_MEM|DOUT\ [197] $end
$var wire 1 {` \EX_MEM|DOUT\ [196] $end
$var wire 1 |` \EX_MEM|DOUT\ [195] $end
$var wire 1 }` \EX_MEM|DOUT\ [194] $end
$var wire 1 ~` \EX_MEM|DOUT\ [193] $end
$var wire 1 !a \EX_MEM|DOUT\ [192] $end
$var wire 1 "a \EX_MEM|DOUT\ [191] $end
$var wire 1 #a \EX_MEM|DOUT\ [190] $end
$var wire 1 $a \EX_MEM|DOUT\ [189] $end
$var wire 1 %a \EX_MEM|DOUT\ [188] $end
$var wire 1 &a \EX_MEM|DOUT\ [187] $end
$var wire 1 'a \EX_MEM|DOUT\ [186] $end
$var wire 1 (a \EX_MEM|DOUT\ [185] $end
$var wire 1 )a \EX_MEM|DOUT\ [184] $end
$var wire 1 *a \EX_MEM|DOUT\ [183] $end
$var wire 1 +a \EX_MEM|DOUT\ [182] $end
$var wire 1 ,a \EX_MEM|DOUT\ [181] $end
$var wire 1 -a \EX_MEM|DOUT\ [180] $end
$var wire 1 .a \EX_MEM|DOUT\ [179] $end
$var wire 1 /a \EX_MEM|DOUT\ [178] $end
$var wire 1 0a \EX_MEM|DOUT\ [177] $end
$var wire 1 1a \EX_MEM|DOUT\ [176] $end
$var wire 1 2a \EX_MEM|DOUT\ [175] $end
$var wire 1 3a \EX_MEM|DOUT\ [174] $end
$var wire 1 4a \EX_MEM|DOUT\ [173] $end
$var wire 1 5a \EX_MEM|DOUT\ [172] $end
$var wire 1 6a \EX_MEM|DOUT\ [171] $end
$var wire 1 7a \EX_MEM|DOUT\ [170] $end
$var wire 1 8a \EX_MEM|DOUT\ [169] $end
$var wire 1 9a \EX_MEM|DOUT\ [168] $end
$var wire 1 :a \EX_MEM|DOUT\ [167] $end
$var wire 1 ;a \EX_MEM|DOUT\ [166] $end
$var wire 1 <a \EX_MEM|DOUT\ [165] $end
$var wire 1 =a \EX_MEM|DOUT\ [164] $end
$var wire 1 >a \EX_MEM|DOUT\ [163] $end
$var wire 1 ?a \EX_MEM|DOUT\ [162] $end
$var wire 1 @a \EX_MEM|DOUT\ [161] $end
$var wire 1 Aa \EX_MEM|DOUT\ [160] $end
$var wire 1 Ba \EX_MEM|DOUT\ [159] $end
$var wire 1 Ca \EX_MEM|DOUT\ [158] $end
$var wire 1 Da \EX_MEM|DOUT\ [157] $end
$var wire 1 Ea \EX_MEM|DOUT\ [156] $end
$var wire 1 Fa \EX_MEM|DOUT\ [155] $end
$var wire 1 Ga \EX_MEM|DOUT\ [154] $end
$var wire 1 Ha \EX_MEM|DOUT\ [153] $end
$var wire 1 Ia \EX_MEM|DOUT\ [152] $end
$var wire 1 Ja \EX_MEM|DOUT\ [151] $end
$var wire 1 Ka \EX_MEM|DOUT\ [150] $end
$var wire 1 La \EX_MEM|DOUT\ [149] $end
$var wire 1 Ma \EX_MEM|DOUT\ [148] $end
$var wire 1 Na \EX_MEM|DOUT\ [147] $end
$var wire 1 Oa \EX_MEM|DOUT\ [146] $end
$var wire 1 Pa \EX_MEM|DOUT\ [145] $end
$var wire 1 Qa \EX_MEM|DOUT\ [144] $end
$var wire 1 Ra \EX_MEM|DOUT\ [143] $end
$var wire 1 Sa \EX_MEM|DOUT\ [142] $end
$var wire 1 Ta \EX_MEM|DOUT\ [141] $end
$var wire 1 Ua \EX_MEM|DOUT\ [140] $end
$var wire 1 Va \EX_MEM|DOUT\ [139] $end
$var wire 1 Wa \EX_MEM|DOUT\ [138] $end
$var wire 1 Xa \EX_MEM|DOUT\ [137] $end
$var wire 1 Ya \EX_MEM|DOUT\ [136] $end
$var wire 1 Za \EX_MEM|DOUT\ [135] $end
$var wire 1 [a \EX_MEM|DOUT\ [134] $end
$var wire 1 \a \EX_MEM|DOUT\ [133] $end
$var wire 1 ]a \EX_MEM|DOUT\ [132] $end
$var wire 1 ^a \EX_MEM|DOUT\ [131] $end
$var wire 1 _a \EX_MEM|DOUT\ [130] $end
$var wire 1 `a \EX_MEM|DOUT\ [129] $end
$var wire 1 aa \EX_MEM|DOUT\ [128] $end
$var wire 1 ba \EX_MEM|DOUT\ [127] $end
$var wire 1 ca \EX_MEM|DOUT\ [126] $end
$var wire 1 da \EX_MEM|DOUT\ [125] $end
$var wire 1 ea \EX_MEM|DOUT\ [124] $end
$var wire 1 fa \EX_MEM|DOUT\ [123] $end
$var wire 1 ga \EX_MEM|DOUT\ [122] $end
$var wire 1 ha \EX_MEM|DOUT\ [121] $end
$var wire 1 ia \EX_MEM|DOUT\ [120] $end
$var wire 1 ja \EX_MEM|DOUT\ [119] $end
$var wire 1 ka \EX_MEM|DOUT\ [118] $end
$var wire 1 la \EX_MEM|DOUT\ [117] $end
$var wire 1 ma \EX_MEM|DOUT\ [116] $end
$var wire 1 na \EX_MEM|DOUT\ [115] $end
$var wire 1 oa \EX_MEM|DOUT\ [114] $end
$var wire 1 pa \EX_MEM|DOUT\ [113] $end
$var wire 1 qa \EX_MEM|DOUT\ [112] $end
$var wire 1 ra \EX_MEM|DOUT\ [111] $end
$var wire 1 sa \EX_MEM|DOUT\ [110] $end
$var wire 1 ta \EX_MEM|DOUT\ [109] $end
$var wire 1 ua \EX_MEM|DOUT\ [108] $end
$var wire 1 va \EX_MEM|DOUT\ [107] $end
$var wire 1 wa \EX_MEM|DOUT\ [106] $end
$var wire 1 xa \EX_MEM|DOUT\ [105] $end
$var wire 1 ya \EX_MEM|DOUT\ [104] $end
$var wire 1 za \EX_MEM|DOUT\ [103] $end
$var wire 1 {a \EX_MEM|DOUT\ [102] $end
$var wire 1 |a \EX_MEM|DOUT\ [101] $end
$var wire 1 }a \EX_MEM|DOUT\ [100] $end
$var wire 1 ~a \EX_MEM|DOUT\ [99] $end
$var wire 1 !b \EX_MEM|DOUT\ [98] $end
$var wire 1 "b \EX_MEM|DOUT\ [97] $end
$var wire 1 #b \EX_MEM|DOUT\ [96] $end
$var wire 1 $b \EX_MEM|DOUT\ [95] $end
$var wire 1 %b \EX_MEM|DOUT\ [94] $end
$var wire 1 &b \EX_MEM|DOUT\ [93] $end
$var wire 1 'b \EX_MEM|DOUT\ [92] $end
$var wire 1 (b \EX_MEM|DOUT\ [91] $end
$var wire 1 )b \EX_MEM|DOUT\ [90] $end
$var wire 1 *b \EX_MEM|DOUT\ [89] $end
$var wire 1 +b \EX_MEM|DOUT\ [88] $end
$var wire 1 ,b \EX_MEM|DOUT\ [87] $end
$var wire 1 -b \EX_MEM|DOUT\ [86] $end
$var wire 1 .b \EX_MEM|DOUT\ [85] $end
$var wire 1 /b \EX_MEM|DOUT\ [84] $end
$var wire 1 0b \EX_MEM|DOUT\ [83] $end
$var wire 1 1b \EX_MEM|DOUT\ [82] $end
$var wire 1 2b \EX_MEM|DOUT\ [81] $end
$var wire 1 3b \EX_MEM|DOUT\ [80] $end
$var wire 1 4b \EX_MEM|DOUT\ [79] $end
$var wire 1 5b \EX_MEM|DOUT\ [78] $end
$var wire 1 6b \EX_MEM|DOUT\ [77] $end
$var wire 1 7b \EX_MEM|DOUT\ [76] $end
$var wire 1 8b \EX_MEM|DOUT\ [75] $end
$var wire 1 9b \EX_MEM|DOUT\ [74] $end
$var wire 1 :b \EX_MEM|DOUT\ [73] $end
$var wire 1 ;b \EX_MEM|DOUT\ [72] $end
$var wire 1 <b \EX_MEM|DOUT\ [71] $end
$var wire 1 =b \EX_MEM|DOUT\ [70] $end
$var wire 1 >b \EX_MEM|DOUT\ [69] $end
$var wire 1 ?b \EX_MEM|DOUT\ [68] $end
$var wire 1 @b \EX_MEM|DOUT\ [67] $end
$var wire 1 Ab \EX_MEM|DOUT\ [66] $end
$var wire 1 Bb \EX_MEM|DOUT\ [65] $end
$var wire 1 Cb \EX_MEM|DOUT\ [64] $end
$var wire 1 Db \EX_MEM|DOUT\ [63] $end
$var wire 1 Eb \EX_MEM|DOUT\ [62] $end
$var wire 1 Fb \EX_MEM|DOUT\ [61] $end
$var wire 1 Gb \EX_MEM|DOUT\ [60] $end
$var wire 1 Hb \EX_MEM|DOUT\ [59] $end
$var wire 1 Ib \EX_MEM|DOUT\ [58] $end
$var wire 1 Jb \EX_MEM|DOUT\ [57] $end
$var wire 1 Kb \EX_MEM|DOUT\ [56] $end
$var wire 1 Lb \EX_MEM|DOUT\ [55] $end
$var wire 1 Mb \EX_MEM|DOUT\ [54] $end
$var wire 1 Nb \EX_MEM|DOUT\ [53] $end
$var wire 1 Ob \EX_MEM|DOUT\ [52] $end
$var wire 1 Pb \EX_MEM|DOUT\ [51] $end
$var wire 1 Qb \EX_MEM|DOUT\ [50] $end
$var wire 1 Rb \EX_MEM|DOUT\ [49] $end
$var wire 1 Sb \EX_MEM|DOUT\ [48] $end
$var wire 1 Tb \EX_MEM|DOUT\ [47] $end
$var wire 1 Ub \EX_MEM|DOUT\ [46] $end
$var wire 1 Vb \EX_MEM|DOUT\ [45] $end
$var wire 1 Wb \EX_MEM|DOUT\ [44] $end
$var wire 1 Xb \EX_MEM|DOUT\ [43] $end
$var wire 1 Yb \EX_MEM|DOUT\ [42] $end
$var wire 1 Zb \EX_MEM|DOUT\ [41] $end
$var wire 1 [b \EX_MEM|DOUT\ [40] $end
$var wire 1 \b \EX_MEM|DOUT\ [39] $end
$var wire 1 ]b \EX_MEM|DOUT\ [38] $end
$var wire 1 ^b \EX_MEM|DOUT\ [37] $end
$var wire 1 _b \EX_MEM|DOUT\ [36] $end
$var wire 1 `b \EX_MEM|DOUT\ [35] $end
$var wire 1 ab \EX_MEM|DOUT\ [34] $end
$var wire 1 bb \EX_MEM|DOUT\ [33] $end
$var wire 1 cb \EX_MEM|DOUT\ [32] $end
$var wire 1 db \EX_MEM|DOUT\ [31] $end
$var wire 1 eb \EX_MEM|DOUT\ [30] $end
$var wire 1 fb \EX_MEM|DOUT\ [29] $end
$var wire 1 gb \EX_MEM|DOUT\ [28] $end
$var wire 1 hb \EX_MEM|DOUT\ [27] $end
$var wire 1 ib \EX_MEM|DOUT\ [26] $end
$var wire 1 jb \EX_MEM|DOUT\ [25] $end
$var wire 1 kb \EX_MEM|DOUT\ [24] $end
$var wire 1 lb \EX_MEM|DOUT\ [23] $end
$var wire 1 mb \EX_MEM|DOUT\ [22] $end
$var wire 1 nb \EX_MEM|DOUT\ [21] $end
$var wire 1 ob \EX_MEM|DOUT\ [20] $end
$var wire 1 pb \EX_MEM|DOUT\ [19] $end
$var wire 1 qb \EX_MEM|DOUT\ [18] $end
$var wire 1 rb \EX_MEM|DOUT\ [17] $end
$var wire 1 sb \EX_MEM|DOUT\ [16] $end
$var wire 1 tb \EX_MEM|DOUT\ [15] $end
$var wire 1 ub \EX_MEM|DOUT\ [14] $end
$var wire 1 vb \EX_MEM|DOUT\ [13] $end
$var wire 1 wb \EX_MEM|DOUT\ [12] $end
$var wire 1 xb \EX_MEM|DOUT\ [11] $end
$var wire 1 yb \EX_MEM|DOUT\ [10] $end
$var wire 1 zb \EX_MEM|DOUT\ [9] $end
$var wire 1 {b \EX_MEM|DOUT\ [8] $end
$var wire 1 |b \EX_MEM|DOUT\ [7] $end
$var wire 1 }b \EX_MEM|DOUT\ [6] $end
$var wire 1 ~b \EX_MEM|DOUT\ [5] $end
$var wire 1 !c \EX_MEM|DOUT\ [4] $end
$var wire 1 "c \EX_MEM|DOUT\ [3] $end
$var wire 1 #c \EX_MEM|DOUT\ [2] $end
$var wire 1 $c \EX_MEM|DOUT\ [1] $end
$var wire 1 %c \EX_MEM|DOUT\ [0] $end
$var wire 1 &c \IF_ID|DOUT\ [95] $end
$var wire 1 'c \IF_ID|DOUT\ [94] $end
$var wire 1 (c \IF_ID|DOUT\ [93] $end
$var wire 1 )c \IF_ID|DOUT\ [92] $end
$var wire 1 *c \IF_ID|DOUT\ [91] $end
$var wire 1 +c \IF_ID|DOUT\ [90] $end
$var wire 1 ,c \IF_ID|DOUT\ [89] $end
$var wire 1 -c \IF_ID|DOUT\ [88] $end
$var wire 1 .c \IF_ID|DOUT\ [87] $end
$var wire 1 /c \IF_ID|DOUT\ [86] $end
$var wire 1 0c \IF_ID|DOUT\ [85] $end
$var wire 1 1c \IF_ID|DOUT\ [84] $end
$var wire 1 2c \IF_ID|DOUT\ [83] $end
$var wire 1 3c \IF_ID|DOUT\ [82] $end
$var wire 1 4c \IF_ID|DOUT\ [81] $end
$var wire 1 5c \IF_ID|DOUT\ [80] $end
$var wire 1 6c \IF_ID|DOUT\ [79] $end
$var wire 1 7c \IF_ID|DOUT\ [78] $end
$var wire 1 8c \IF_ID|DOUT\ [77] $end
$var wire 1 9c \IF_ID|DOUT\ [76] $end
$var wire 1 :c \IF_ID|DOUT\ [75] $end
$var wire 1 ;c \IF_ID|DOUT\ [74] $end
$var wire 1 <c \IF_ID|DOUT\ [73] $end
$var wire 1 =c \IF_ID|DOUT\ [72] $end
$var wire 1 >c \IF_ID|DOUT\ [71] $end
$var wire 1 ?c \IF_ID|DOUT\ [70] $end
$var wire 1 @c \IF_ID|DOUT\ [69] $end
$var wire 1 Ac \IF_ID|DOUT\ [68] $end
$var wire 1 Bc \IF_ID|DOUT\ [67] $end
$var wire 1 Cc \IF_ID|DOUT\ [66] $end
$var wire 1 Dc \IF_ID|DOUT\ [65] $end
$var wire 1 Ec \IF_ID|DOUT\ [64] $end
$var wire 1 Fc \IF_ID|DOUT\ [63] $end
$var wire 1 Gc \IF_ID|DOUT\ [62] $end
$var wire 1 Hc \IF_ID|DOUT\ [61] $end
$var wire 1 Ic \IF_ID|DOUT\ [60] $end
$var wire 1 Jc \IF_ID|DOUT\ [59] $end
$var wire 1 Kc \IF_ID|DOUT\ [58] $end
$var wire 1 Lc \IF_ID|DOUT\ [57] $end
$var wire 1 Mc \IF_ID|DOUT\ [56] $end
$var wire 1 Nc \IF_ID|DOUT\ [55] $end
$var wire 1 Oc \IF_ID|DOUT\ [54] $end
$var wire 1 Pc \IF_ID|DOUT\ [53] $end
$var wire 1 Qc \IF_ID|DOUT\ [52] $end
$var wire 1 Rc \IF_ID|DOUT\ [51] $end
$var wire 1 Sc \IF_ID|DOUT\ [50] $end
$var wire 1 Tc \IF_ID|DOUT\ [49] $end
$var wire 1 Uc \IF_ID|DOUT\ [48] $end
$var wire 1 Vc \IF_ID|DOUT\ [47] $end
$var wire 1 Wc \IF_ID|DOUT\ [46] $end
$var wire 1 Xc \IF_ID|DOUT\ [45] $end
$var wire 1 Yc \IF_ID|DOUT\ [44] $end
$var wire 1 Zc \IF_ID|DOUT\ [43] $end
$var wire 1 [c \IF_ID|DOUT\ [42] $end
$var wire 1 \c \IF_ID|DOUT\ [41] $end
$var wire 1 ]c \IF_ID|DOUT\ [40] $end
$var wire 1 ^c \IF_ID|DOUT\ [39] $end
$var wire 1 _c \IF_ID|DOUT\ [38] $end
$var wire 1 `c \IF_ID|DOUT\ [37] $end
$var wire 1 ac \IF_ID|DOUT\ [36] $end
$var wire 1 bc \IF_ID|DOUT\ [35] $end
$var wire 1 cc \IF_ID|DOUT\ [34] $end
$var wire 1 dc \IF_ID|DOUT\ [33] $end
$var wire 1 ec \IF_ID|DOUT\ [32] $end
$var wire 1 fc \IF_ID|DOUT\ [31] $end
$var wire 1 gc \IF_ID|DOUT\ [30] $end
$var wire 1 hc \IF_ID|DOUT\ [29] $end
$var wire 1 ic \IF_ID|DOUT\ [28] $end
$var wire 1 jc \IF_ID|DOUT\ [27] $end
$var wire 1 kc \IF_ID|DOUT\ [26] $end
$var wire 1 lc \IF_ID|DOUT\ [25] $end
$var wire 1 mc \IF_ID|DOUT\ [24] $end
$var wire 1 nc \IF_ID|DOUT\ [23] $end
$var wire 1 oc \IF_ID|DOUT\ [22] $end
$var wire 1 pc \IF_ID|DOUT\ [21] $end
$var wire 1 qc \IF_ID|DOUT\ [20] $end
$var wire 1 rc \IF_ID|DOUT\ [19] $end
$var wire 1 sc \IF_ID|DOUT\ [18] $end
$var wire 1 tc \IF_ID|DOUT\ [17] $end
$var wire 1 uc \IF_ID|DOUT\ [16] $end
$var wire 1 vc \IF_ID|DOUT\ [15] $end
$var wire 1 wc \IF_ID|DOUT\ [14] $end
$var wire 1 xc \IF_ID|DOUT\ [13] $end
$var wire 1 yc \IF_ID|DOUT\ [12] $end
$var wire 1 zc \IF_ID|DOUT\ [11] $end
$var wire 1 {c \IF_ID|DOUT\ [10] $end
$var wire 1 |c \IF_ID|DOUT\ [9] $end
$var wire 1 }c \IF_ID|DOUT\ [8] $end
$var wire 1 ~c \IF_ID|DOUT\ [7] $end
$var wire 1 !d \IF_ID|DOUT\ [6] $end
$var wire 1 "d \IF_ID|DOUT\ [5] $end
$var wire 1 #d \IF_ID|DOUT\ [4] $end
$var wire 1 $d \IF_ID|DOUT\ [3] $end
$var wire 1 %d \IF_ID|DOUT\ [2] $end
$var wire 1 &d \IF_ID|DOUT\ [1] $end
$var wire 1 'd \IF_ID|DOUT\ [0] $end
$var wire 1 (d \MEM_WB|DOUT\ [147] $end
$var wire 1 )d \MEM_WB|DOUT\ [146] $end
$var wire 1 *d \MEM_WB|DOUT\ [145] $end
$var wire 1 +d \MEM_WB|DOUT\ [144] $end
$var wire 1 ,d \MEM_WB|DOUT\ [143] $end
$var wire 1 -d \MEM_WB|DOUT\ [142] $end
$var wire 1 .d \MEM_WB|DOUT\ [141] $end
$var wire 1 /d \MEM_WB|DOUT\ [140] $end
$var wire 1 0d \MEM_WB|DOUT\ [139] $end
$var wire 1 1d \MEM_WB|DOUT\ [138] $end
$var wire 1 2d \MEM_WB|DOUT\ [137] $end
$var wire 1 3d \MEM_WB|DOUT\ [136] $end
$var wire 1 4d \MEM_WB|DOUT\ [135] $end
$var wire 1 5d \MEM_WB|DOUT\ [134] $end
$var wire 1 6d \MEM_WB|DOUT\ [133] $end
$var wire 1 7d \MEM_WB|DOUT\ [132] $end
$var wire 1 8d \MEM_WB|DOUT\ [131] $end
$var wire 1 9d \MEM_WB|DOUT\ [130] $end
$var wire 1 :d \MEM_WB|DOUT\ [129] $end
$var wire 1 ;d \MEM_WB|DOUT\ [128] $end
$var wire 1 <d \MEM_WB|DOUT\ [127] $end
$var wire 1 =d \MEM_WB|DOUT\ [126] $end
$var wire 1 >d \MEM_WB|DOUT\ [125] $end
$var wire 1 ?d \MEM_WB|DOUT\ [124] $end
$var wire 1 @d \MEM_WB|DOUT\ [123] $end
$var wire 1 Ad \MEM_WB|DOUT\ [122] $end
$var wire 1 Bd \MEM_WB|DOUT\ [121] $end
$var wire 1 Cd \MEM_WB|DOUT\ [120] $end
$var wire 1 Dd \MEM_WB|DOUT\ [119] $end
$var wire 1 Ed \MEM_WB|DOUT\ [118] $end
$var wire 1 Fd \MEM_WB|DOUT\ [117] $end
$var wire 1 Gd \MEM_WB|DOUT\ [116] $end
$var wire 1 Hd \MEM_WB|DOUT\ [115] $end
$var wire 1 Id \MEM_WB|DOUT\ [114] $end
$var wire 1 Jd \MEM_WB|DOUT\ [113] $end
$var wire 1 Kd \MEM_WB|DOUT\ [112] $end
$var wire 1 Ld \MEM_WB|DOUT\ [111] $end
$var wire 1 Md \MEM_WB|DOUT\ [110] $end
$var wire 1 Nd \MEM_WB|DOUT\ [109] $end
$var wire 1 Od \MEM_WB|DOUT\ [108] $end
$var wire 1 Pd \MEM_WB|DOUT\ [107] $end
$var wire 1 Qd \MEM_WB|DOUT\ [106] $end
$var wire 1 Rd \MEM_WB|DOUT\ [105] $end
$var wire 1 Sd \MEM_WB|DOUT\ [104] $end
$var wire 1 Td \MEM_WB|DOUT\ [103] $end
$var wire 1 Ud \MEM_WB|DOUT\ [102] $end
$var wire 1 Vd \MEM_WB|DOUT\ [101] $end
$var wire 1 Wd \MEM_WB|DOUT\ [100] $end
$var wire 1 Xd \MEM_WB|DOUT\ [99] $end
$var wire 1 Yd \MEM_WB|DOUT\ [98] $end
$var wire 1 Zd \MEM_WB|DOUT\ [97] $end
$var wire 1 [d \MEM_WB|DOUT\ [96] $end
$var wire 1 \d \MEM_WB|DOUT\ [95] $end
$var wire 1 ]d \MEM_WB|DOUT\ [94] $end
$var wire 1 ^d \MEM_WB|DOUT\ [93] $end
$var wire 1 _d \MEM_WB|DOUT\ [92] $end
$var wire 1 `d \MEM_WB|DOUT\ [91] $end
$var wire 1 ad \MEM_WB|DOUT\ [90] $end
$var wire 1 bd \MEM_WB|DOUT\ [89] $end
$var wire 1 cd \MEM_WB|DOUT\ [88] $end
$var wire 1 dd \MEM_WB|DOUT\ [87] $end
$var wire 1 ed \MEM_WB|DOUT\ [86] $end
$var wire 1 fd \MEM_WB|DOUT\ [85] $end
$var wire 1 gd \MEM_WB|DOUT\ [84] $end
$var wire 1 hd \MEM_WB|DOUT\ [83] $end
$var wire 1 id \MEM_WB|DOUT\ [82] $end
$var wire 1 jd \MEM_WB|DOUT\ [81] $end
$var wire 1 kd \MEM_WB|DOUT\ [80] $end
$var wire 1 ld \MEM_WB|DOUT\ [79] $end
$var wire 1 md \MEM_WB|DOUT\ [78] $end
$var wire 1 nd \MEM_WB|DOUT\ [77] $end
$var wire 1 od \MEM_WB|DOUT\ [76] $end
$var wire 1 pd \MEM_WB|DOUT\ [75] $end
$var wire 1 qd \MEM_WB|DOUT\ [74] $end
$var wire 1 rd \MEM_WB|DOUT\ [73] $end
$var wire 1 sd \MEM_WB|DOUT\ [72] $end
$var wire 1 td \MEM_WB|DOUT\ [71] $end
$var wire 1 ud \MEM_WB|DOUT\ [70] $end
$var wire 1 vd \MEM_WB|DOUT\ [69] $end
$var wire 1 wd \MEM_WB|DOUT\ [68] $end
$var wire 1 xd \MEM_WB|DOUT\ [67] $end
$var wire 1 yd \MEM_WB|DOUT\ [66] $end
$var wire 1 zd \MEM_WB|DOUT\ [65] $end
$var wire 1 {d \MEM_WB|DOUT\ [64] $end
$var wire 1 |d \MEM_WB|DOUT\ [63] $end
$var wire 1 }d \MEM_WB|DOUT\ [62] $end
$var wire 1 ~d \MEM_WB|DOUT\ [61] $end
$var wire 1 !e \MEM_WB|DOUT\ [60] $end
$var wire 1 "e \MEM_WB|DOUT\ [59] $end
$var wire 1 #e \MEM_WB|DOUT\ [58] $end
$var wire 1 $e \MEM_WB|DOUT\ [57] $end
$var wire 1 %e \MEM_WB|DOUT\ [56] $end
$var wire 1 &e \MEM_WB|DOUT\ [55] $end
$var wire 1 'e \MEM_WB|DOUT\ [54] $end
$var wire 1 (e \MEM_WB|DOUT\ [53] $end
$var wire 1 )e \MEM_WB|DOUT\ [52] $end
$var wire 1 *e \MEM_WB|DOUT\ [51] $end
$var wire 1 +e \MEM_WB|DOUT\ [50] $end
$var wire 1 ,e \MEM_WB|DOUT\ [49] $end
$var wire 1 -e \MEM_WB|DOUT\ [48] $end
$var wire 1 .e \MEM_WB|DOUT\ [47] $end
$var wire 1 /e \MEM_WB|DOUT\ [46] $end
$var wire 1 0e \MEM_WB|DOUT\ [45] $end
$var wire 1 1e \MEM_WB|DOUT\ [44] $end
$var wire 1 2e \MEM_WB|DOUT\ [43] $end
$var wire 1 3e \MEM_WB|DOUT\ [42] $end
$var wire 1 4e \MEM_WB|DOUT\ [41] $end
$var wire 1 5e \MEM_WB|DOUT\ [40] $end
$var wire 1 6e \MEM_WB|DOUT\ [39] $end
$var wire 1 7e \MEM_WB|DOUT\ [38] $end
$var wire 1 8e \MEM_WB|DOUT\ [37] $end
$var wire 1 9e \MEM_WB|DOUT\ [36] $end
$var wire 1 :e \MEM_WB|DOUT\ [35] $end
$var wire 1 ;e \MEM_WB|DOUT\ [34] $end
$var wire 1 <e \MEM_WB|DOUT\ [33] $end
$var wire 1 =e \MEM_WB|DOUT\ [32] $end
$var wire 1 >e \MEM_WB|DOUT\ [31] $end
$var wire 1 ?e \MEM_WB|DOUT\ [30] $end
$var wire 1 @e \MEM_WB|DOUT\ [29] $end
$var wire 1 Ae \MEM_WB|DOUT\ [28] $end
$var wire 1 Be \MEM_WB|DOUT\ [27] $end
$var wire 1 Ce \MEM_WB|DOUT\ [26] $end
$var wire 1 De \MEM_WB|DOUT\ [25] $end
$var wire 1 Ee \MEM_WB|DOUT\ [24] $end
$var wire 1 Fe \MEM_WB|DOUT\ [23] $end
$var wire 1 Ge \MEM_WB|DOUT\ [22] $end
$var wire 1 He \MEM_WB|DOUT\ [21] $end
$var wire 1 Ie \MEM_WB|DOUT\ [20] $end
$var wire 1 Je \MEM_WB|DOUT\ [19] $end
$var wire 1 Ke \MEM_WB|DOUT\ [18] $end
$var wire 1 Le \MEM_WB|DOUT\ [17] $end
$var wire 1 Me \MEM_WB|DOUT\ [16] $end
$var wire 1 Ne \MEM_WB|DOUT\ [15] $end
$var wire 1 Oe \MEM_WB|DOUT\ [14] $end
$var wire 1 Pe \MEM_WB|DOUT\ [13] $end
$var wire 1 Qe \MEM_WB|DOUT\ [12] $end
$var wire 1 Re \MEM_WB|DOUT\ [11] $end
$var wire 1 Se \MEM_WB|DOUT\ [10] $end
$var wire 1 Te \MEM_WB|DOUT\ [9] $end
$var wire 1 Ue \MEM_WB|DOUT\ [8] $end
$var wire 1 Ve \MEM_WB|DOUT\ [7] $end
$var wire 1 We \MEM_WB|DOUT\ [6] $end
$var wire 1 Xe \MEM_WB|DOUT\ [5] $end
$var wire 1 Ye \MEM_WB|DOUT\ [4] $end
$var wire 1 Ze \MEM_WB|DOUT\ [3] $end
$var wire 1 [e \MEM_WB|DOUT\ [2] $end
$var wire 1 \e \MEM_WB|DOUT\ [1] $end
$var wire 1 ]e \MEM_WB|DOUT\ [0] $end
$var wire 1 ^e \BLOCO_IF|PC_REG|DOUT\ [31] $end
$var wire 1 _e \BLOCO_IF|PC_REG|DOUT\ [30] $end
$var wire 1 `e \BLOCO_IF|PC_REG|DOUT\ [29] $end
$var wire 1 ae \BLOCO_IF|PC_REG|DOUT\ [28] $end
$var wire 1 be \BLOCO_IF|PC_REG|DOUT\ [27] $end
$var wire 1 ce \BLOCO_IF|PC_REG|DOUT\ [26] $end
$var wire 1 de \BLOCO_IF|PC_REG|DOUT\ [25] $end
$var wire 1 ee \BLOCO_IF|PC_REG|DOUT\ [24] $end
$var wire 1 fe \BLOCO_IF|PC_REG|DOUT\ [23] $end
$var wire 1 ge \BLOCO_IF|PC_REG|DOUT\ [22] $end
$var wire 1 he \BLOCO_IF|PC_REG|DOUT\ [21] $end
$var wire 1 ie \BLOCO_IF|PC_REG|DOUT\ [20] $end
$var wire 1 je \BLOCO_IF|PC_REG|DOUT\ [19] $end
$var wire 1 ke \BLOCO_IF|PC_REG|DOUT\ [18] $end
$var wire 1 le \BLOCO_IF|PC_REG|DOUT\ [17] $end
$var wire 1 me \BLOCO_IF|PC_REG|DOUT\ [16] $end
$var wire 1 ne \BLOCO_IF|PC_REG|DOUT\ [15] $end
$var wire 1 oe \BLOCO_IF|PC_REG|DOUT\ [14] $end
$var wire 1 pe \BLOCO_IF|PC_REG|DOUT\ [13] $end
$var wire 1 qe \BLOCO_IF|PC_REG|DOUT\ [12] $end
$var wire 1 re \BLOCO_IF|PC_REG|DOUT\ [11] $end
$var wire 1 se \BLOCO_IF|PC_REG|DOUT\ [10] $end
$var wire 1 te \BLOCO_IF|PC_REG|DOUT\ [9] $end
$var wire 1 ue \BLOCO_IF|PC_REG|DOUT\ [8] $end
$var wire 1 ve \BLOCO_IF|PC_REG|DOUT\ [7] $end
$var wire 1 we \BLOCO_IF|PC_REG|DOUT\ [6] $end
$var wire 1 xe \BLOCO_IF|PC_REG|DOUT\ [5] $end
$var wire 1 ye \BLOCO_IF|PC_REG|DOUT\ [4] $end
$var wire 1 ze \BLOCO_IF|PC_REG|DOUT\ [3] $end
$var wire 1 {e \BLOCO_IF|PC_REG|DOUT\ [2] $end
$var wire 1 |e \BLOCO_IF|PC_REG|DOUT\ [1] $end
$var wire 1 }e \BLOCO_IF|PC_REG|DOUT\ [0] $end
$var wire 1 ~e \BLOCO_MEM|RAM1|ALT_INV_memRAM[38][1]~q\ $end
$var wire 1 !f \BLOCO_MEM|RAM1|ALT_INV_Mux30~7_combout\ $end
$var wire 1 "f \BLOCO_MEM|RAM1|ALT_INV_memRAM[58][1]~q\ $end
$var wire 1 #f \BLOCO_MEM|RAM1|ALT_INV_memRAM[50][1]~q\ $end
$var wire 1 $f \BLOCO_MEM|RAM1|ALT_INV_memRAM[42][1]~q\ $end
$var wire 1 %f \BLOCO_MEM|RAM1|ALT_INV_memRAM[34][1]~q\ $end
$var wire 1 &f \BLOCO_MEM|RAM1|ALT_INV_Mux30~6_combout\ $end
$var wire 1 'f \BLOCO_MEM|RAM1|ALT_INV_memRAM[60][1]~q\ $end
$var wire 1 (f \BLOCO_MEM|RAM1|ALT_INV_memRAM[52][1]~q\ $end
$var wire 1 )f \BLOCO_MEM|RAM1|ALT_INV_memRAM[44][1]~q\ $end
$var wire 1 *f \BLOCO_MEM|RAM1|ALT_INV_memRAM[36][1]~q\ $end
$var wire 1 +f \BLOCO_MEM|RAM1|ALT_INV_Mux30~5_combout\ $end
$var wire 1 ,f \BLOCO_MEM|RAM1|ALT_INV_memRAM[56][1]~q\ $end
$var wire 1 -f \BLOCO_MEM|RAM1|ALT_INV_memRAM[48][1]~q\ $end
$var wire 1 .f \BLOCO_MEM|RAM1|ALT_INV_memRAM[40][1]~q\ $end
$var wire 1 /f \BLOCO_MEM|RAM1|ALT_INV_memRAM[32][1]~q\ $end
$var wire 1 0f \BLOCO_MEM|RAM1|ALT_INV_Mux30~4_combout\ $end
$var wire 1 1f \BLOCO_MEM|RAM1|ALT_INV_Mux30~3_combout\ $end
$var wire 1 2f \BLOCO_MEM|RAM1|ALT_INV_memRAM[30][1]~q\ $end
$var wire 1 3f \BLOCO_MEM|RAM1|ALT_INV_memRAM[14][1]~q\ $end
$var wire 1 4f \BLOCO_MEM|RAM1|ALT_INV_memRAM[28][1]~q\ $end
$var wire 1 5f \BLOCO_MEM|RAM1|ALT_INV_memRAM[12][1]~q\ $end
$var wire 1 6f \BLOCO_MEM|RAM1|ALT_INV_Mux30~2_combout\ $end
$var wire 1 7f \BLOCO_MEM|RAM1|ALT_INV_memRAM[22][1]~q\ $end
$var wire 1 8f \BLOCO_MEM|RAM1|ALT_INV_memRAM[6][1]~q\ $end
$var wire 1 9f \BLOCO_MEM|RAM1|ALT_INV_memRAM[20][1]~q\ $end
$var wire 1 :f \BLOCO_MEM|RAM1|ALT_INV_memRAM[4][1]~q\ $end
$var wire 1 ;f \BLOCO_MEM|RAM1|ALT_INV_Mux30~1_combout\ $end
$var wire 1 <f \BLOCO_MEM|RAM1|ALT_INV_memRAM[26][1]~q\ $end
$var wire 1 =f \BLOCO_MEM|RAM1|ALT_INV_memRAM[10][1]~q\ $end
$var wire 1 >f \BLOCO_MEM|RAM1|ALT_INV_memRAM[24][1]~q\ $end
$var wire 1 ?f \BLOCO_MEM|RAM1|ALT_INV_memRAM[8][1]~q\ $end
$var wire 1 @f \BLOCO_MEM|RAM1|ALT_INV_Mux30~0_combout\ $end
$var wire 1 Af \BLOCO_MEM|RAM1|ALT_INV_memRAM[18][1]~q\ $end
$var wire 1 Bf \BLOCO_MEM|RAM1|ALT_INV_memRAM[2][1]~q\ $end
$var wire 1 Cf \BLOCO_MEM|RAM1|ALT_INV_memRAM[16][1]~q\ $end
$var wire 1 Df \BLOCO_MEM|RAM1|ALT_INV_memRAM[0][1]~q\ $end
$var wire 1 Ef \EX_MEM|ALT_INV_DOUT\ [181] $end
$var wire 1 Ff \EX_MEM|ALT_INV_DOUT\ [180] $end
$var wire 1 Gf \EX_MEM|ALT_INV_DOUT\ [179] $end
$var wire 1 Hf \EX_MEM|ALT_INV_DOUT\ [178] $end
$var wire 1 If \EX_MEM|ALT_INV_DOUT\ [177] $end
$var wire 1 Jf \EX_MEM|ALT_INV_DOUT\ [176] $end
$var wire 1 Kf \EX_MEM|ALT_INV_DOUT\ [175] $end
$var wire 1 Lf \EX_MEM|ALT_INV_DOUT\ [174] $end
$var wire 1 Mf \EX_MEM|ALT_INV_DOUT\ [173] $end
$var wire 1 Nf \EX_MEM|ALT_INV_DOUT\ [172] $end
$var wire 1 Of \EX_MEM|ALT_INV_DOUT\ [171] $end
$var wire 1 Pf \EX_MEM|ALT_INV_DOUT\ [170] $end
$var wire 1 Qf \EX_MEM|ALT_INV_DOUT\ [169] $end
$var wire 1 Rf \EX_MEM|ALT_INV_DOUT\ [168] $end
$var wire 1 Sf \EX_MEM|ALT_INV_DOUT\ [167] $end
$var wire 1 Tf \EX_MEM|ALT_INV_DOUT\ [166] $end
$var wire 1 Uf \EX_MEM|ALT_INV_DOUT\ [165] $end
$var wire 1 Vf \EX_MEM|ALT_INV_DOUT\ [164] $end
$var wire 1 Wf \EX_MEM|ALT_INV_DOUT\ [163] $end
$var wire 1 Xf \EX_MEM|ALT_INV_DOUT\ [162] $end
$var wire 1 Yf \EX_MEM|ALT_INV_DOUT\ [161] $end
$var wire 1 Zf \EX_MEM|ALT_INV_DOUT\ [160] $end
$var wire 1 [f \EX_MEM|ALT_INV_DOUT\ [159] $end
$var wire 1 \f \EX_MEM|ALT_INV_DOUT\ [158] $end
$var wire 1 ]f \EX_MEM|ALT_INV_DOUT\ [157] $end
$var wire 1 ^f \EX_MEM|ALT_INV_DOUT\ [156] $end
$var wire 1 _f \EX_MEM|ALT_INV_DOUT\ [155] $end
$var wire 1 `f \EX_MEM|ALT_INV_DOUT\ [154] $end
$var wire 1 af \EX_MEM|ALT_INV_DOUT\ [153] $end
$var wire 1 bf \EX_MEM|ALT_INV_DOUT\ [152] $end
$var wire 1 cf \EX_MEM|ALT_INV_DOUT\ [151] $end
$var wire 1 df \EX_MEM|ALT_INV_DOUT\ [150] $end
$var wire 1 ef \EX_MEM|ALT_INV_DOUT\ [149] $end
$var wire 1 ff \EX_MEM|ALT_INV_DOUT\ [148] $end
$var wire 1 gf \EX_MEM|ALT_INV_DOUT\ [147] $end
$var wire 1 hf \EX_MEM|ALT_INV_DOUT\ [146] $end
$var wire 1 if \EX_MEM|ALT_INV_DOUT\ [145] $end
$var wire 1 jf \EX_MEM|ALT_INV_DOUT\ [144] $end
$var wire 1 kf \EX_MEM|ALT_INV_DOUT\ [143] $end
$var wire 1 lf \EX_MEM|ALT_INV_DOUT\ [142] $end
$var wire 1 mf \EX_MEM|ALT_INV_DOUT\ [141] $end
$var wire 1 nf \EX_MEM|ALT_INV_DOUT\ [140] $end
$var wire 1 of \EX_MEM|ALT_INV_DOUT\ [139] $end
$var wire 1 pf \EX_MEM|ALT_INV_DOUT\ [138] $end
$var wire 1 qf \EX_MEM|ALT_INV_DOUT\ [137] $end
$var wire 1 rf \EX_MEM|ALT_INV_DOUT\ [136] $end
$var wire 1 sf \EX_MEM|ALT_INV_DOUT\ [135] $end
$var wire 1 tf \EX_MEM|ALT_INV_DOUT\ [134] $end
$var wire 1 uf \EX_MEM|ALT_INV_DOUT\ [133] $end
$var wire 1 vf \EX_MEM|ALT_INV_DOUT\ [132] $end
$var wire 1 wf \EX_MEM|ALT_INV_DOUT\ [131] $end
$var wire 1 xf \EX_MEM|ALT_INV_DOUT\ [130] $end
$var wire 1 yf \EX_MEM|ALT_INV_DOUT\ [129] $end
$var wire 1 zf \EX_MEM|ALT_INV_DOUT\ [128] $end
$var wire 1 {f \EX_MEM|ALT_INV_DOUT\ [127] $end
$var wire 1 |f \EX_MEM|ALT_INV_DOUT\ [126] $end
$var wire 1 }f \EX_MEM|ALT_INV_DOUT\ [125] $end
$var wire 1 ~f \EX_MEM|ALT_INV_DOUT\ [124] $end
$var wire 1 !g \EX_MEM|ALT_INV_DOUT\ [123] $end
$var wire 1 "g \EX_MEM|ALT_INV_DOUT\ [122] $end
$var wire 1 #g \EX_MEM|ALT_INV_DOUT\ [121] $end
$var wire 1 $g \EX_MEM|ALT_INV_DOUT\ [120] $end
$var wire 1 %g \EX_MEM|ALT_INV_DOUT\ [119] $end
$var wire 1 &g \EX_MEM|ALT_INV_DOUT\ [118] $end
$var wire 1 'g \EX_MEM|ALT_INV_DOUT\ [117] $end
$var wire 1 (g \EX_MEM|ALT_INV_DOUT\ [116] $end
$var wire 1 )g \EX_MEM|ALT_INV_DOUT\ [115] $end
$var wire 1 *g \EX_MEM|ALT_INV_DOUT\ [114] $end
$var wire 1 +g \EX_MEM|ALT_INV_DOUT\ [113] $end
$var wire 1 ,g \EX_MEM|ALT_INV_DOUT\ [112] $end
$var wire 1 -g \EX_MEM|ALT_INV_DOUT\ [111] $end
$var wire 1 .g \EX_MEM|ALT_INV_DOUT\ [110] $end
$var wire 1 /g \EX_MEM|ALT_INV_DOUT\ [109] $end
$var wire 1 0g \EX_MEM|ALT_INV_DOUT\ [108] $end
$var wire 1 1g \EX_MEM|ALT_INV_DOUT\ [107] $end
$var wire 1 2g \EX_MEM|ALT_INV_DOUT\ [106] $end
$var wire 1 3g \EX_MEM|ALT_INV_DOUT\ [105] $end
$var wire 1 4g \EX_MEM|ALT_INV_DOUT\ [104] $end
$var wire 1 5g \EX_MEM|ALT_INV_DOUT\ [103] $end
$var wire 1 6g \EX_MEM|ALT_INV_DOUT\ [102] $end
$var wire 1 7g \EX_MEM|ALT_INV_DOUT\ [101] $end
$var wire 1 8g \EX_MEM|ALT_INV_DOUT\ [100] $end
$var wire 1 9g \EX_MEM|ALT_INV_DOUT\ [99] $end
$var wire 1 :g \EX_MEM|ALT_INV_DOUT\ [98] $end
$var wire 1 ;g \EX_MEM|ALT_INV_DOUT\ [97] $end
$var wire 1 <g \EX_MEM|ALT_INV_DOUT\ [96] $end
$var wire 1 =g \BLOCO_MEM|RAM1|ALT_INV_Mux28~20_combout\ $end
$var wire 1 >g \BLOCO_MEM|RAM1|ALT_INV_Mux28~19_combout\ $end
$var wire 1 ?g \BLOCO_MEM|RAM1|ALT_INV_Mux28~18_combout\ $end
$var wire 1 @g \BLOCO_MEM|RAM1|ALT_INV_memRAM[63][3]~q\ $end
$var wire 1 Ag \BLOCO_MEM|RAM1|ALT_INV_memRAM[55][3]~q\ $end
$var wire 1 Bg \BLOCO_MEM|RAM1|ALT_INV_memRAM[61][3]~q\ $end
$var wire 1 Cg \BLOCO_MEM|RAM1|ALT_INV_memRAM[53][3]~q\ $end
$var wire 1 Dg \BLOCO_MEM|RAM1|ALT_INV_Mux28~17_combout\ $end
$var wire 1 Eg \BLOCO_MEM|RAM1|ALT_INV_memRAM[62][3]~q\ $end
$var wire 1 Fg \BLOCO_MEM|RAM1|ALT_INV_memRAM[54][3]~q\ $end
$var wire 1 Gg \BLOCO_MEM|RAM1|ALT_INV_memRAM[60][3]~q\ $end
$var wire 1 Hg \BLOCO_MEM|RAM1|ALT_INV_memRAM[52][3]~q\ $end
$var wire 1 Ig \BLOCO_MEM|RAM1|ALT_INV_Mux28~16_combout\ $end
$var wire 1 Jg \BLOCO_MEM|RAM1|ALT_INV_memRAM[47][3]~q\ $end
$var wire 1 Kg \BLOCO_MEM|RAM1|ALT_INV_memRAM[39][3]~q\ $end
$var wire 1 Lg \BLOCO_MEM|RAM1|ALT_INV_memRAM[45][3]~q\ $end
$var wire 1 Mg \BLOCO_MEM|RAM1|ALT_INV_memRAM[37][3]~q\ $end
$var wire 1 Ng \BLOCO_MEM|RAM1|ALT_INV_Mux28~15_combout\ $end
$var wire 1 Og \BLOCO_MEM|RAM1|ALT_INV_memRAM[46][3]~q\ $end
$var wire 1 Pg \BLOCO_MEM|RAM1|ALT_INV_memRAM[38][3]~q\ $end
$var wire 1 Qg \BLOCO_MEM|RAM1|ALT_INV_memRAM[44][3]~q\ $end
$var wire 1 Rg \BLOCO_MEM|RAM1|ALT_INV_memRAM[36][3]~q\ $end
$var wire 1 Sg \BLOCO_MEM|RAM1|ALT_INV_Mux28~14_combout\ $end
$var wire 1 Tg \BLOCO_MEM|RAM1|ALT_INV_Mux28~13_combout\ $end
$var wire 1 Ug \BLOCO_MEM|RAM1|ALT_INV_memRAM[31][3]~q\ $end
$var wire 1 Vg \BLOCO_MEM|RAM1|ALT_INV_memRAM[30][3]~q\ $end
$var wire 1 Wg \BLOCO_MEM|RAM1|ALT_INV_memRAM[29][3]~q\ $end
$var wire 1 Xg \BLOCO_MEM|RAM1|ALT_INV_memRAM[28][3]~q\ $end
$var wire 1 Yg \BLOCO_MEM|RAM1|ALT_INV_Mux28~12_combout\ $end
$var wire 1 Zg \BLOCO_MEM|RAM1|ALT_INV_memRAM[23][3]~q\ $end
$var wire 1 [g \BLOCO_MEM|RAM1|ALT_INV_memRAM[22][3]~q\ $end
$var wire 1 \g \BLOCO_MEM|RAM1|ALT_INV_memRAM[21][3]~q\ $end
$var wire 1 ]g \BLOCO_MEM|RAM1|ALT_INV_memRAM[20][3]~q\ $end
$var wire 1 ^g \BLOCO_MEM|RAM1|ALT_INV_Mux28~11_combout\ $end
$var wire 1 _g \BLOCO_MEM|RAM1|ALT_INV_memRAM[15][3]~q\ $end
$var wire 1 `g \BLOCO_MEM|RAM1|ALT_INV_memRAM[14][3]~q\ $end
$var wire 1 ag \BLOCO_MEM|RAM1|ALT_INV_memRAM[13][3]~q\ $end
$var wire 1 bg \BLOCO_MEM|RAM1|ALT_INV_memRAM[12][3]~q\ $end
$var wire 1 cg \BLOCO_MEM|RAM1|ALT_INV_Mux28~10_combout\ $end
$var wire 1 dg \BLOCO_MEM|RAM1|ALT_INV_memRAM[7][3]~q\ $end
$var wire 1 eg \BLOCO_MEM|RAM1|ALT_INV_memRAM[6][3]~q\ $end
$var wire 1 fg \BLOCO_MEM|RAM1|ALT_INV_memRAM[5][3]~q\ $end
$var wire 1 gg \BLOCO_MEM|RAM1|ALT_INV_memRAM[4][3]~q\ $end
$var wire 1 hg \BLOCO_MEM|RAM1|ALT_INV_Mux28~9_combout\ $end
$var wire 1 ig \BLOCO_MEM|RAM1|ALT_INV_Mux28~8_combout\ $end
$var wire 1 jg \BLOCO_MEM|RAM1|ALT_INV_memRAM[59][3]~q\ $end
$var wire 1 kg \BLOCO_MEM|RAM1|ALT_INV_memRAM[57][3]~q\ $end
$var wire 1 lg \BLOCO_MEM|RAM1|ALT_INV_memRAM[43][3]~q\ $end
$var wire 1 mg \BLOCO_MEM|RAM1|ALT_INV_memRAM[41][3]~q\ $end
$var wire 1 ng \BLOCO_MEM|RAM1|ALT_INV_Mux28~7_combout\ $end
$var wire 1 og \BLOCO_MEM|RAM1|ALT_INV_memRAM[51][3]~q\ $end
$var wire 1 pg \BLOCO_MEM|RAM1|ALT_INV_memRAM[49][3]~q\ $end
$var wire 1 qg \BLOCO_MEM|RAM1|ALT_INV_memRAM[35][3]~q\ $end
$var wire 1 rg \BLOCO_MEM|RAM1|ALT_INV_memRAM[33][3]~q\ $end
$var wire 1 sg \BLOCO_MEM|RAM1|ALT_INV_Mux28~6_combout\ $end
$var wire 1 tg \BLOCO_MEM|RAM1|ALT_INV_memRAM[58][3]~q\ $end
$var wire 1 ug \BLOCO_MEM|RAM1|ALT_INV_memRAM[56][3]~q\ $end
$var wire 1 vg \BLOCO_MEM|RAM1|ALT_INV_memRAM[42][3]~q\ $end
$var wire 1 wg \BLOCO_MEM|RAM1|ALT_INV_memRAM[40][3]~q\ $end
$var wire 1 xg \BLOCO_MEM|RAM1|ALT_INV_Mux28~5_combout\ $end
$var wire 1 yg \BLOCO_MEM|RAM1|ALT_INV_memRAM[50][3]~q\ $end
$var wire 1 zg \BLOCO_MEM|RAM1|ALT_INV_memRAM[48][3]~q\ $end
$var wire 1 {g \BLOCO_MEM|RAM1|ALT_INV_memRAM[34][3]~q\ $end
$var wire 1 |g \BLOCO_MEM|RAM1|ALT_INV_memRAM[32][3]~q\ $end
$var wire 1 }g \BLOCO_MEM|RAM1|ALT_INV_Mux28~4_combout\ $end
$var wire 1 ~g \BLOCO_MEM|RAM1|ALT_INV_Mux28~3_combout\ $end
$var wire 1 !h \BLOCO_MEM|RAM1|ALT_INV_memRAM[27][3]~q\ $end
$var wire 1 "h \BLOCO_MEM|RAM1|ALT_INV_memRAM[19][3]~q\ $end
$var wire 1 #h \BLOCO_MEM|RAM1|ALT_INV_memRAM[25][3]~q\ $end
$var wire 1 $h \BLOCO_MEM|RAM1|ALT_INV_memRAM[17][3]~q\ $end
$var wire 1 %h \BLOCO_MEM|RAM1|ALT_INV_Mux28~2_combout\ $end
$var wire 1 &h \BLOCO_MEM|RAM1|ALT_INV_memRAM[26][3]~q\ $end
$var wire 1 'h \BLOCO_MEM|RAM1|ALT_INV_memRAM[18][3]~q\ $end
$var wire 1 (h \BLOCO_MEM|RAM1|ALT_INV_memRAM[24][3]~q\ $end
$var wire 1 )h \BLOCO_MEM|RAM1|ALT_INV_memRAM[16][3]~q\ $end
$var wire 1 *h \BLOCO_MEM|RAM1|ALT_INV_Mux28~1_combout\ $end
$var wire 1 +h \BLOCO_MEM|RAM1|ALT_INV_memRAM[11][3]~q\ $end
$var wire 1 ,h \BLOCO_MEM|RAM1|ALT_INV_memRAM[3][3]~q\ $end
$var wire 1 -h \BLOCO_MEM|RAM1|ALT_INV_memRAM[9][3]~q\ $end
$var wire 1 .h \BLOCO_MEM|RAM1|ALT_INV_memRAM[1][3]~q\ $end
$var wire 1 /h \BLOCO_MEM|RAM1|ALT_INV_Mux28~0_combout\ $end
$var wire 1 0h \BLOCO_MEM|RAM1|ALT_INV_memRAM[10][3]~q\ $end
$var wire 1 1h \BLOCO_MEM|RAM1|ALT_INV_memRAM[2][3]~q\ $end
$var wire 1 2h \BLOCO_MEM|RAM1|ALT_INV_memRAM[8][3]~q\ $end
$var wire 1 3h \BLOCO_MEM|RAM1|ALT_INV_memRAM[0][3]~q\ $end
$var wire 1 4h \BLOCO_MEM|RAM1|ALT_INV_Mux31~20_combout\ $end
$var wire 1 5h \BLOCO_MEM|RAM1|ALT_INV_Mux31~19_combout\ $end
$var wire 1 6h \BLOCO_MEM|RAM1|ALT_INV_Mux31~18_combout\ $end
$var wire 1 7h \BLOCO_MEM|RAM1|ALT_INV_memRAM[63][0]~q\ $end
$var wire 1 8h \BLOCO_MEM|RAM1|ALT_INV_memRAM[55][0]~q\ $end
$var wire 1 9h \BLOCO_MEM|RAM1|ALT_INV_memRAM[59][0]~q\ $end
$var wire 1 :h \BLOCO_MEM|RAM1|ALT_INV_memRAM[51][0]~q\ $end
$var wire 1 ;h \BLOCO_MEM|RAM1|ALT_INV_Mux31~17_combout\ $end
$var wire 1 <h \BLOCO_MEM|RAM1|ALT_INV_memRAM[62][0]~q\ $end
$var wire 1 =h \BLOCO_MEM|RAM1|ALT_INV_memRAM[54][0]~q\ $end
$var wire 1 >h \BLOCO_MEM|RAM1|ALT_INV_memRAM[58][0]~q\ $end
$var wire 1 ?h \BLOCO_MEM|RAM1|ALT_INV_memRAM[50][0]~q\ $end
$var wire 1 @h \BLOCO_MEM|RAM1|ALT_INV_Mux31~16_combout\ $end
$var wire 1 Ah \BLOCO_MEM|RAM1|ALT_INV_memRAM[61][0]~q\ $end
$var wire 1 Bh \BLOCO_MEM|RAM1|ALT_INV_memRAM[53][0]~q\ $end
$var wire 1 Ch \BLOCO_MEM|RAM1|ALT_INV_memRAM[57][0]~q\ $end
$var wire 1 Dh \BLOCO_MEM|RAM1|ALT_INV_memRAM[49][0]~q\ $end
$var wire 1 Eh \BLOCO_MEM|RAM1|ALT_INV_Mux31~15_combout\ $end
$var wire 1 Fh \BLOCO_MEM|RAM1|ALT_INV_memRAM[60][0]~q\ $end
$var wire 1 Gh \BLOCO_MEM|RAM1|ALT_INV_memRAM[52][0]~q\ $end
$var wire 1 Hh \BLOCO_MEM|RAM1|ALT_INV_memRAM[56][0]~q\ $end
$var wire 1 Ih \BLOCO_MEM|RAM1|ALT_INV_memRAM[48][0]~q\ $end
$var wire 1 Jh \BLOCO_MEM|RAM1|ALT_INV_Mux31~14_combout\ $end
$var wire 1 Kh \BLOCO_MEM|RAM1|ALT_INV_Mux31~13_combout\ $end
$var wire 1 Lh \BLOCO_MEM|RAM1|ALT_INV_memRAM[47][0]~q\ $end
$var wire 1 Mh \BLOCO_MEM|RAM1|ALT_INV_memRAM[46][0]~q\ $end
$var wire 1 Nh \BLOCO_MEM|RAM1|ALT_INV_memRAM[45][0]~q\ $end
$var wire 1 Oh \BLOCO_MEM|RAM1|ALT_INV_memRAM[44][0]~q\ $end
$var wire 1 Ph \BLOCO_MEM|RAM1|ALT_INV_Mux31~12_combout\ $end
$var wire 1 Qh \BLOCO_MEM|RAM1|ALT_INV_memRAM[39][0]~q\ $end
$var wire 1 Rh \BLOCO_MEM|RAM1|ALT_INV_memRAM[38][0]~q\ $end
$var wire 1 Sh \BLOCO_MEM|RAM1|ALT_INV_memRAM[37][0]~q\ $end
$var wire 1 Th \BLOCO_MEM|RAM1|ALT_INV_memRAM[36][0]~q\ $end
$var wire 1 Uh \BLOCO_MEM|RAM1|ALT_INV_Mux31~11_combout\ $end
$var wire 1 Vh \BLOCO_MEM|RAM1|ALT_INV_memRAM[43][0]~q\ $end
$var wire 1 Wh \BLOCO_MEM|RAM1|ALT_INV_memRAM[42][0]~q\ $end
$var wire 1 Xh \BLOCO_MEM|RAM1|ALT_INV_memRAM[41][0]~q\ $end
$var wire 1 Yh \BLOCO_MEM|RAM1|ALT_INV_memRAM[40][0]~q\ $end
$var wire 1 Zh \BLOCO_MEM|RAM1|ALT_INV_Mux31~10_combout\ $end
$var wire 1 [h \BLOCO_MEM|RAM1|ALT_INV_memRAM[35][0]~q\ $end
$var wire 1 \h \BLOCO_MEM|RAM1|ALT_INV_memRAM[34][0]~q\ $end
$var wire 1 ]h \BLOCO_MEM|RAM1|ALT_INV_memRAM[33][0]~q\ $end
$var wire 1 ^h \BLOCO_MEM|RAM1|ALT_INV_memRAM[32][0]~q\ $end
$var wire 1 _h \BLOCO_MEM|RAM1|ALT_INV_Mux31~9_combout\ $end
$var wire 1 `h \BLOCO_MEM|RAM1|ALT_INV_Mux31~8_combout\ $end
$var wire 1 ah \BLOCO_MEM|RAM1|ALT_INV_memRAM[31][0]~q\ $end
$var wire 1 bh \BLOCO_MEM|RAM1|ALT_INV_memRAM[23][0]~q\ $end
$var wire 1 ch \BLOCO_MEM|RAM1|ALT_INV_memRAM[27][0]~q\ $end
$var wire 1 dh \BLOCO_MEM|RAM1|ALT_INV_memRAM[19][0]~q\ $end
$var wire 1 eh \BLOCO_MEM|RAM1|ALT_INV_Mux31~7_combout\ $end
$var wire 1 fh \BLOCO_MEM|RAM1|ALT_INV_memRAM[30][0]~q\ $end
$var wire 1 gh \BLOCO_MEM|RAM1|ALT_INV_memRAM[22][0]~q\ $end
$var wire 1 hh \BLOCO_MEM|RAM1|ALT_INV_memRAM[26][0]~q\ $end
$var wire 1 ih \BLOCO_MEM|RAM1|ALT_INV_memRAM[18][0]~q\ $end
$var wire 1 jh \BLOCO_MEM|RAM1|ALT_INV_Mux31~6_combout\ $end
$var wire 1 kh \BLOCO_MEM|RAM1|ALT_INV_memRAM[29][0]~q\ $end
$var wire 1 lh \BLOCO_MEM|RAM1|ALT_INV_memRAM[21][0]~q\ $end
$var wire 1 mh \BLOCO_MEM|RAM1|ALT_INV_memRAM[25][0]~q\ $end
$var wire 1 nh \BLOCO_MEM|RAM1|ALT_INV_memRAM[17][0]~q\ $end
$var wire 1 oh \BLOCO_MEM|RAM1|ALT_INV_Mux31~5_combout\ $end
$var wire 1 ph \BLOCO_MEM|RAM1|ALT_INV_memRAM[28][0]~q\ $end
$var wire 1 qh \BLOCO_MEM|RAM1|ALT_INV_memRAM[20][0]~q\ $end
$var wire 1 rh \BLOCO_MEM|RAM1|ALT_INV_memRAM[24][0]~q\ $end
$var wire 1 sh \BLOCO_MEM|RAM1|ALT_INV_memRAM[16][0]~q\ $end
$var wire 1 th \BLOCO_MEM|RAM1|ALT_INV_Mux31~4_combout\ $end
$var wire 1 uh \BLOCO_MEM|RAM1|ALT_INV_Mux31~3_combout\ $end
$var wire 1 vh \BLOCO_MEM|RAM1|ALT_INV_memRAM[15][0]~q\ $end
$var wire 1 wh \BLOCO_MEM|RAM1|ALT_INV_memRAM[14][0]~q\ $end
$var wire 1 xh \BLOCO_MEM|RAM1|ALT_INV_memRAM[13][0]~q\ $end
$var wire 1 yh \BLOCO_MEM|RAM1|ALT_INV_memRAM[12][0]~q\ $end
$var wire 1 zh \BLOCO_MEM|RAM1|ALT_INV_Mux31~2_combout\ $end
$var wire 1 {h \BLOCO_MEM|RAM1|ALT_INV_memRAM[7][0]~q\ $end
$var wire 1 |h \BLOCO_MEM|RAM1|ALT_INV_memRAM[6][0]~q\ $end
$var wire 1 }h \BLOCO_MEM|RAM1|ALT_INV_memRAM[5][0]~q\ $end
$var wire 1 ~h \BLOCO_MEM|RAM1|ALT_INV_memRAM[4][0]~q\ $end
$var wire 1 !i \BLOCO_MEM|RAM1|ALT_INV_Mux31~1_combout\ $end
$var wire 1 "i \BLOCO_MEM|RAM1|ALT_INV_memRAM[11][0]~q\ $end
$var wire 1 #i \BLOCO_MEM|RAM1|ALT_INV_memRAM[10][0]~q\ $end
$var wire 1 $i \BLOCO_MEM|RAM1|ALT_INV_memRAM[9][0]~q\ $end
$var wire 1 %i \BLOCO_MEM|RAM1|ALT_INV_memRAM[8][0]~q\ $end
$var wire 1 &i \BLOCO_MEM|RAM1|ALT_INV_Mux31~0_combout\ $end
$var wire 1 'i \BLOCO_MEM|RAM1|ALT_INV_memRAM[3][0]~q\ $end
$var wire 1 (i \BLOCO_MEM|RAM1|ALT_INV_memRAM[2][0]~q\ $end
$var wire 1 )i \BLOCO_MEM|RAM1|ALT_INV_memRAM[1][0]~q\ $end
$var wire 1 *i \BLOCO_MEM|RAM1|ALT_INV_memRAM[0][0]~q\ $end
$var wire 1 +i \IF_ID|ALT_INV_DOUT\ [63] $end
$var wire 1 ,i \IF_ID|ALT_INV_DOUT\ [62] $end
$var wire 1 -i \IF_ID|ALT_INV_DOUT\ [61] $end
$var wire 1 .i \IF_ID|ALT_INV_DOUT\ [60] $end
$var wire 1 /i \IF_ID|ALT_INV_DOUT\ [59] $end
$var wire 1 0i \IF_ID|ALT_INV_DOUT\ [58] $end
$var wire 1 1i \IF_ID|ALT_INV_DOUT\ [57] $end
$var wire 1 2i \IF_ID|ALT_INV_DOUT\ [56] $end
$var wire 1 3i \IF_ID|ALT_INV_DOUT\ [55] $end
$var wire 1 4i \IF_ID|ALT_INV_DOUT\ [54] $end
$var wire 1 5i \IF_ID|ALT_INV_DOUT\ [53] $end
$var wire 1 6i \IF_ID|ALT_INV_DOUT\ [52] $end
$var wire 1 7i \IF_ID|ALT_INV_DOUT\ [51] $end
$var wire 1 8i \IF_ID|ALT_INV_DOUT\ [50] $end
$var wire 1 9i \IF_ID|ALT_INV_DOUT\ [49] $end
$var wire 1 :i \IF_ID|ALT_INV_DOUT\ [48] $end
$var wire 1 ;i \IF_ID|ALT_INV_DOUT\ [47] $end
$var wire 1 <i \IF_ID|ALT_INV_DOUT\ [46] $end
$var wire 1 =i \IF_ID|ALT_INV_DOUT\ [45] $end
$var wire 1 >i \IF_ID|ALT_INV_DOUT\ [44] $end
$var wire 1 ?i \IF_ID|ALT_INV_DOUT\ [43] $end
$var wire 1 @i \IF_ID|ALT_INV_DOUT\ [42] $end
$var wire 1 Ai \IF_ID|ALT_INV_DOUT\ [41] $end
$var wire 1 Bi \IF_ID|ALT_INV_DOUT\ [40] $end
$var wire 1 Ci \IF_ID|ALT_INV_DOUT\ [39] $end
$var wire 1 Di \IF_ID|ALT_INV_DOUT\ [38] $end
$var wire 1 Ei \IF_ID|ALT_INV_DOUT\ [37] $end
$var wire 1 Fi \IF_ID|ALT_INV_DOUT\ [36] $end
$var wire 1 Gi \IF_ID|ALT_INV_DOUT\ [35] $end
$var wire 1 Hi \IF_ID|ALT_INV_DOUT\ [34] $end
$var wire 1 Ii \IF_ID|ALT_INV_DOUT\ [33] $end
$var wire 1 Ji \IF_ID|ALT_INV_DOUT\ [32] $end
$var wire 1 Ki \IF_ID|ALT_INV_DOUT\ [31] $end
$var wire 1 Li \IF_ID|ALT_INV_DOUT\ [30] $end
$var wire 1 Mi \IF_ID|ALT_INV_DOUT\ [29] $end
$var wire 1 Ni \IF_ID|ALT_INV_DOUT\ [28] $end
$var wire 1 Oi \IF_ID|ALT_INV_DOUT\ [27] $end
$var wire 1 Pi \IF_ID|ALT_INV_DOUT\ [26] $end
$var wire 1 Qi \IF_ID|ALT_INV_DOUT\ [25] $end
$var wire 1 Ri \IF_ID|ALT_INV_DOUT\ [24] $end
$var wire 1 Si \IF_ID|ALT_INV_DOUT\ [23] $end
$var wire 1 Ti \IF_ID|ALT_INV_DOUT\ [22] $end
$var wire 1 Ui \IF_ID|ALT_INV_DOUT\ [21] $end
$var wire 1 Vi \IF_ID|ALT_INV_DOUT\ [20] $end
$var wire 1 Wi \IF_ID|ALT_INV_DOUT\ [19] $end
$var wire 1 Xi \IF_ID|ALT_INV_DOUT\ [18] $end
$var wire 1 Yi \IF_ID|ALT_INV_DOUT\ [17] $end
$var wire 1 Zi \IF_ID|ALT_INV_DOUT\ [16] $end
$var wire 1 [i \IF_ID|ALT_INV_DOUT\ [15] $end
$var wire 1 \i \IF_ID|ALT_INV_DOUT\ [14] $end
$var wire 1 ]i \IF_ID|ALT_INV_DOUT\ [13] $end
$var wire 1 ^i \IF_ID|ALT_INV_DOUT\ [12] $end
$var wire 1 _i \IF_ID|ALT_INV_DOUT\ [11] $end
$var wire 1 `i \IF_ID|ALT_INV_DOUT\ [10] $end
$var wire 1 ai \IF_ID|ALT_INV_DOUT\ [9] $end
$var wire 1 bi \IF_ID|ALT_INV_DOUT\ [8] $end
$var wire 1 ci \IF_ID|ALT_INV_DOUT\ [7] $end
$var wire 1 di \IF_ID|ALT_INV_DOUT\ [6] $end
$var wire 1 ei \IF_ID|ALT_INV_DOUT\ [5] $end
$var wire 1 fi \IF_ID|ALT_INV_DOUT\ [4] $end
$var wire 1 gi \IF_ID|ALT_INV_DOUT\ [3] $end
$var wire 1 hi \IF_ID|ALT_INV_DOUT\ [2] $end
$var wire 1 ii \IF_ID|ALT_INV_DOUT\ [1] $end
$var wire 1 ji \IF_ID|ALT_INV_DOUT\ [0] $end
$var wire 1 ki \BLOCO_MEM|RAM1|ALT_INV_Mux0~20_combout\ $end
$var wire 1 li \BLOCO_MEM|RAM1|ALT_INV_Mux0~19_combout\ $end
$var wire 1 mi \BLOCO_MEM|RAM1|ALT_INV_Mux0~18_combout\ $end
$var wire 1 ni \BLOCO_MEM|RAM1|ALT_INV_memRAM[63][31]~q\ $end
$var wire 1 oi \BLOCO_MEM|RAM1|ALT_INV_memRAM[31][31]~q\ $end
$var wire 1 pi \BLOCO_MEM|RAM1|ALT_INV_memRAM[47][31]~q\ $end
$var wire 1 qi \BLOCO_MEM|RAM1|ALT_INV_memRAM[15][31]~q\ $end
$var wire 1 ri \BLOCO_MEM|RAM1|ALT_INV_Mux0~17_combout\ $end
$var wire 1 si \BLOCO_MEM|RAM1|ALT_INV_memRAM[62][31]~q\ $end
$var wire 1 ti \BLOCO_MEM|RAM1|ALT_INV_memRAM[30][31]~q\ $end
$var wire 1 ui \BLOCO_MEM|RAM1|ALT_INV_memRAM[46][31]~q\ $end
$var wire 1 vi \BLOCO_MEM|RAM1|ALT_INV_memRAM[14][31]~q\ $end
$var wire 1 wi \BLOCO_MEM|RAM1|ALT_INV_Mux0~16_combout\ $end
$var wire 1 xi \BLOCO_MEM|RAM1|ALT_INV_memRAM[61][31]~q\ $end
$var wire 1 yi \BLOCO_MEM|RAM1|ALT_INV_memRAM[29][31]~q\ $end
$var wire 1 zi \BLOCO_MEM|RAM1|ALT_INV_memRAM[45][31]~q\ $end
$var wire 1 {i \BLOCO_MEM|RAM1|ALT_INV_memRAM[13][31]~q\ $end
$var wire 1 |i \BLOCO_MEM|RAM1|ALT_INV_Mux0~15_combout\ $end
$var wire 1 }i \BLOCO_MEM|RAM1|ALT_INV_memRAM[60][31]~q\ $end
$var wire 1 ~i \BLOCO_MEM|RAM1|ALT_INV_memRAM[28][31]~q\ $end
$var wire 1 !j \BLOCO_MEM|RAM1|ALT_INV_memRAM[44][31]~q\ $end
$var wire 1 "j \BLOCO_MEM|RAM1|ALT_INV_memRAM[12][31]~q\ $end
$var wire 1 #j \BLOCO_MEM|RAM1|ALT_INV_Mux0~14_combout\ $end
$var wire 1 $j \BLOCO_MEM|RAM1|ALT_INV_Mux0~13_combout\ $end
$var wire 1 %j \BLOCO_MEM|RAM1|ALT_INV_memRAM[55][31]~q\ $end
$var wire 1 &j \BLOCO_MEM|RAM1|ALT_INV_memRAM[23][31]~q\ $end
$var wire 1 'j \BLOCO_MEM|RAM1|ALT_INV_memRAM[54][31]~q\ $end
$var wire 1 (j \BLOCO_MEM|RAM1|ALT_INV_memRAM[22][31]~q\ $end
$var wire 1 )j \BLOCO_MEM|RAM1|ALT_INV_Mux0~12_combout\ $end
$var wire 1 *j \BLOCO_MEM|RAM1|ALT_INV_memRAM[39][31]~q\ $end
$var wire 1 +j \BLOCO_MEM|RAM1|ALT_INV_memRAM[7][31]~q\ $end
$var wire 1 ,j \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[7]~78_combout\ $end
$var wire 1 -j \BLOCO_ID|BANCO_REG|ALT_INV_registrador[7][7]~q\ $end
$var wire 1 .j \BLOCO_ID|BANCO_REG|ALT_INV_registrador[6][7]~q\ $end
$var wire 1 /j \BLOCO_ID|BANCO_REG|ALT_INV_registrador[5][7]~q\ $end
$var wire 1 0j \BLOCO_ID|BANCO_REG|ALT_INV_registrador[4][7]~q\ $end
$var wire 1 1j \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[7]~77_combout\ $end
$var wire 1 2j \BLOCO_ID|BANCO_REG|ALT_INV_registrador[15][7]~q\ $end
$var wire 1 3j \BLOCO_ID|BANCO_REG|ALT_INV_registrador[14][7]~q\ $end
$var wire 1 4j \BLOCO_ID|BANCO_REG|ALT_INV_registrador[13][7]~q\ $end
$var wire 1 5j \BLOCO_ID|BANCO_REG|ALT_INV_registrador[12][7]~q\ $end
$var wire 1 6j \BLOCO_ID|BANCO_REG|ALT_INV_saidaB[6]~33_combout\ $end
$var wire 1 7j \BLOCO_ID|BANCO_REG|ALT_INV_saidaB[6]~32_combout\ $end
$var wire 1 8j \BLOCO_ID|BANCO_REG|ALT_INV_saidaB[6]~31_combout\ $end
$var wire 1 9j \BLOCO_ID|BANCO_REG|ALT_INV_saidaB[6]~30_combout\ $end
$var wire 1 :j \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[6]~76_combout\ $end
$var wire 1 ;j \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[6]~75_combout\ $end
$var wire 1 <j \BLOCO_ID|BANCO_REG|ALT_INV_registrador[11][6]~q\ $end
$var wire 1 =j \BLOCO_ID|BANCO_REG|ALT_INV_registrador[10][6]~q\ $end
$var wire 1 >j \BLOCO_ID|BANCO_REG|ALT_INV_registrador[9][6]~q\ $end
$var wire 1 ?j \BLOCO_ID|BANCO_REG|ALT_INV_registrador[8][6]~q\ $end
$var wire 1 @j \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[6]~74_combout\ $end
$var wire 1 Aj \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[6]~73_combout\ $end
$var wire 1 Bj \BLOCO_ID|BANCO_REG|ALT_INV_registrador[31][6]~q\ $end
$var wire 1 Cj \BLOCO_ID|BANCO_REG|ALT_INV_registrador[27][6]~q\ $end
$var wire 1 Dj \BLOCO_ID|BANCO_REG|ALT_INV_registrador[23][6]~q\ $end
$var wire 1 Ej \BLOCO_ID|BANCO_REG|ALT_INV_registrador[19][6]~q\ $end
$var wire 1 Fj \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[6]~72_combout\ $end
$var wire 1 Gj \BLOCO_ID|BANCO_REG|ALT_INV_registrador[30][6]~q\ $end
$var wire 1 Hj \BLOCO_ID|BANCO_REG|ALT_INV_registrador[26][6]~q\ $end
$var wire 1 Ij \BLOCO_ID|BANCO_REG|ALT_INV_registrador[22][6]~q\ $end
$var wire 1 Jj \BLOCO_ID|BANCO_REG|ALT_INV_registrador[18][6]~q\ $end
$var wire 1 Kj \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[6]~71_combout\ $end
$var wire 1 Lj \BLOCO_ID|BANCO_REG|ALT_INV_registrador[29][6]~q\ $end
$var wire 1 Mj \BLOCO_ID|BANCO_REG|ALT_INV_registrador[25][6]~q\ $end
$var wire 1 Nj \BLOCO_ID|BANCO_REG|ALT_INV_registrador[21][6]~q\ $end
$var wire 1 Oj \BLOCO_ID|BANCO_REG|ALT_INV_registrador[17][6]~q\ $end
$var wire 1 Pj \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[6]~70_combout\ $end
$var wire 1 Qj \BLOCO_ID|BANCO_REG|ALT_INV_registrador[28][6]~q\ $end
$var wire 1 Rj \BLOCO_ID|BANCO_REG|ALT_INV_registrador[24][6]~q\ $end
$var wire 1 Sj \BLOCO_ID|BANCO_REG|ALT_INV_registrador[20][6]~q\ $end
$var wire 1 Tj \BLOCO_ID|BANCO_REG|ALT_INV_registrador[16][6]~q\ $end
$var wire 1 Uj \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[6]~69_combout\ $end
$var wire 1 Vj \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[6]~68_combout\ $end
$var wire 1 Wj \BLOCO_ID|BANCO_REG|ALT_INV_registrador[3][6]~q\ $end
$var wire 1 Xj \BLOCO_ID|BANCO_REG|ALT_INV_registrador[2][6]~q\ $end
$var wire 1 Yj \BLOCO_ID|BANCO_REG|ALT_INV_registrador[1][6]~q\ $end
$var wire 1 Zj \BLOCO_ID|BANCO_REG|ALT_INV_registrador[0][6]~q\ $end
$var wire 1 [j \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[6]~67_combout\ $end
$var wire 1 \j \BLOCO_ID|BANCO_REG|ALT_INV_registrador[7][6]~q\ $end
$var wire 1 ]j \BLOCO_ID|BANCO_REG|ALT_INV_registrador[6][6]~q\ $end
$var wire 1 ^j \BLOCO_ID|BANCO_REG|ALT_INV_registrador[5][6]~q\ $end
$var wire 1 _j \BLOCO_ID|BANCO_REG|ALT_INV_registrador[4][6]~q\ $end
$var wire 1 `j \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[6]~66_combout\ $end
$var wire 1 aj \BLOCO_ID|BANCO_REG|ALT_INV_registrador[15][6]~q\ $end
$var wire 1 bj \BLOCO_ID|BANCO_REG|ALT_INV_registrador[14][6]~q\ $end
$var wire 1 cj \BLOCO_ID|BANCO_REG|ALT_INV_registrador[13][6]~q\ $end
$var wire 1 dj \BLOCO_ID|BANCO_REG|ALT_INV_registrador[12][6]~q\ $end
$var wire 1 ej \BLOCO_ID|BANCO_REG|ALT_INV_saidaB[5]~28_combout\ $end
$var wire 1 fj \BLOCO_ID|BANCO_REG|ALT_INV_saidaB[5]~27_combout\ $end
$var wire 1 gj \BLOCO_ID|BANCO_REG|ALT_INV_saidaB[5]~26_combout\ $end
$var wire 1 hj \BLOCO_ID|BANCO_REG|ALT_INV_saidaB[5]~25_combout\ $end
$var wire 1 ij \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[5]~65_combout\ $end
$var wire 1 jj \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[5]~64_combout\ $end
$var wire 1 kj \BLOCO_ID|BANCO_REG|ALT_INV_registrador[11][5]~q\ $end
$var wire 1 lj \BLOCO_ID|BANCO_REG|ALT_INV_registrador[10][5]~q\ $end
$var wire 1 mj \BLOCO_ID|BANCO_REG|ALT_INV_registrador[9][5]~q\ $end
$var wire 1 nj \BLOCO_ID|BANCO_REG|ALT_INV_registrador[8][5]~q\ $end
$var wire 1 oj \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[5]~63_combout\ $end
$var wire 1 pj \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[5]~62_combout\ $end
$var wire 1 qj \BLOCO_ID|BANCO_REG|ALT_INV_registrador[31][5]~q\ $end
$var wire 1 rj \BLOCO_ID|BANCO_REG|ALT_INV_registrador[27][5]~q\ $end
$var wire 1 sj \BLOCO_ID|BANCO_REG|ALT_INV_registrador[23][5]~q\ $end
$var wire 1 tj \BLOCO_ID|BANCO_REG|ALT_INV_registrador[19][5]~q\ $end
$var wire 1 uj \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[5]~61_combout\ $end
$var wire 1 vj \BLOCO_ID|BANCO_REG|ALT_INV_registrador[30][5]~q\ $end
$var wire 1 wj \BLOCO_ID|BANCO_REG|ALT_INV_registrador[26][5]~q\ $end
$var wire 1 xj \BLOCO_ID|BANCO_REG|ALT_INV_registrador[22][5]~q\ $end
$var wire 1 yj \BLOCO_ID|BANCO_REG|ALT_INV_registrador[18][5]~q\ $end
$var wire 1 zj \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[5]~60_combout\ $end
$var wire 1 {j \BLOCO_ID|BANCO_REG|ALT_INV_registrador[29][5]~q\ $end
$var wire 1 |j \BLOCO_ID|BANCO_REG|ALT_INV_registrador[25][5]~q\ $end
$var wire 1 }j \BLOCO_ID|BANCO_REG|ALT_INV_registrador[21][5]~q\ $end
$var wire 1 ~j \BLOCO_ID|BANCO_REG|ALT_INV_registrador[17][5]~q\ $end
$var wire 1 !k \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[5]~59_combout\ $end
$var wire 1 "k \BLOCO_ID|BANCO_REG|ALT_INV_registrador[28][5]~q\ $end
$var wire 1 #k \BLOCO_ID|BANCO_REG|ALT_INV_registrador[24][5]~q\ $end
$var wire 1 $k \BLOCO_ID|BANCO_REG|ALT_INV_registrador[20][5]~q\ $end
$var wire 1 %k \BLOCO_ID|BANCO_REG|ALT_INV_registrador[16][5]~q\ $end
$var wire 1 &k \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[5]~58_combout\ $end
$var wire 1 'k \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[5]~57_combout\ $end
$var wire 1 (k \BLOCO_ID|BANCO_REG|ALT_INV_registrador[3][5]~q\ $end
$var wire 1 )k \BLOCO_ID|BANCO_REG|ALT_INV_registrador[2][5]~q\ $end
$var wire 1 *k \BLOCO_ID|BANCO_REG|ALT_INV_registrador[1][5]~q\ $end
$var wire 1 +k \BLOCO_ID|BANCO_REG|ALT_INV_registrador[0][5]~q\ $end
$var wire 1 ,k \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[5]~56_combout\ $end
$var wire 1 -k \BLOCO_ID|BANCO_REG|ALT_INV_registrador[7][5]~q\ $end
$var wire 1 .k \BLOCO_ID|BANCO_REG|ALT_INV_registrador[6][5]~q\ $end
$var wire 1 /k \BLOCO_ID|BANCO_REG|ALT_INV_registrador[5][5]~q\ $end
$var wire 1 0k \BLOCO_ID|BANCO_REG|ALT_INV_registrador[4][5]~q\ $end
$var wire 1 1k \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[5]~55_combout\ $end
$var wire 1 2k \BLOCO_ID|BANCO_REG|ALT_INV_registrador[15][5]~q\ $end
$var wire 1 3k \BLOCO_ID|BANCO_REG|ALT_INV_registrador[14][5]~q\ $end
$var wire 1 4k \BLOCO_ID|BANCO_REG|ALT_INV_registrador[13][5]~q\ $end
$var wire 1 5k \BLOCO_ID|BANCO_REG|ALT_INV_registrador[12][5]~q\ $end
$var wire 1 6k \BLOCO_ID|BANCO_REG|ALT_INV_saidaB[4]~23_combout\ $end
$var wire 1 7k \BLOCO_ID|BANCO_REG|ALT_INV_saidaB[4]~22_combout\ $end
$var wire 1 8k \BLOCO_ID|BANCO_REG|ALT_INV_saidaB[4]~21_combout\ $end
$var wire 1 9k \BLOCO_ID|BANCO_REG|ALT_INV_saidaB[4]~20_combout\ $end
$var wire 1 :k \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[4]~54_combout\ $end
$var wire 1 ;k \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[4]~53_combout\ $end
$var wire 1 <k \BLOCO_ID|BANCO_REG|ALT_INV_registrador[11][4]~q\ $end
$var wire 1 =k \BLOCO_ID|BANCO_REG|ALT_INV_registrador[10][4]~q\ $end
$var wire 1 >k \BLOCO_ID|BANCO_REG|ALT_INV_registrador[9][4]~q\ $end
$var wire 1 ?k \BLOCO_ID|BANCO_REG|ALT_INV_registrador[8][4]~q\ $end
$var wire 1 @k \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[4]~52_combout\ $end
$var wire 1 Ak \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[4]~51_combout\ $end
$var wire 1 Bk \BLOCO_ID|BANCO_REG|ALT_INV_registrador[31][4]~q\ $end
$var wire 1 Ck \BLOCO_ID|BANCO_REG|ALT_INV_registrador[27][4]~q\ $end
$var wire 1 Dk \BLOCO_ID|BANCO_REG|ALT_INV_registrador[23][4]~q\ $end
$var wire 1 Ek \BLOCO_ID|BANCO_REG|ALT_INV_registrador[19][4]~q\ $end
$var wire 1 Fk \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[4]~50_combout\ $end
$var wire 1 Gk \BLOCO_ID|BANCO_REG|ALT_INV_registrador[30][4]~q\ $end
$var wire 1 Hk \BLOCO_ID|BANCO_REG|ALT_INV_registrador[26][4]~q\ $end
$var wire 1 Ik \BLOCO_ID|BANCO_REG|ALT_INV_registrador[22][4]~q\ $end
$var wire 1 Jk \BLOCO_ID|BANCO_REG|ALT_INV_registrador[18][4]~q\ $end
$var wire 1 Kk \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[4]~49_combout\ $end
$var wire 1 Lk \BLOCO_ID|BANCO_REG|ALT_INV_registrador[29][4]~q\ $end
$var wire 1 Mk \BLOCO_ID|BANCO_REG|ALT_INV_registrador[25][4]~q\ $end
$var wire 1 Nk \BLOCO_ID|BANCO_REG|ALT_INV_registrador[21][4]~q\ $end
$var wire 1 Ok \BLOCO_ID|BANCO_REG|ALT_INV_registrador[17][4]~q\ $end
$var wire 1 Pk \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[4]~48_combout\ $end
$var wire 1 Qk \BLOCO_ID|BANCO_REG|ALT_INV_registrador[28][4]~q\ $end
$var wire 1 Rk \BLOCO_ID|BANCO_REG|ALT_INV_registrador[24][4]~q\ $end
$var wire 1 Sk \BLOCO_ID|BANCO_REG|ALT_INV_registrador[20][4]~q\ $end
$var wire 1 Tk \BLOCO_ID|BANCO_REG|ALT_INV_registrador[16][4]~q\ $end
$var wire 1 Uk \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[4]~47_combout\ $end
$var wire 1 Vk \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[4]~46_combout\ $end
$var wire 1 Wk \BLOCO_ID|BANCO_REG|ALT_INV_registrador[3][4]~q\ $end
$var wire 1 Xk \BLOCO_ID|BANCO_REG|ALT_INV_registrador[2][4]~q\ $end
$var wire 1 Yk \BLOCO_ID|BANCO_REG|ALT_INV_registrador[1][4]~q\ $end
$var wire 1 Zk \BLOCO_ID|BANCO_REG|ALT_INV_registrador[0][4]~q\ $end
$var wire 1 [k \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[4]~45_combout\ $end
$var wire 1 \k \BLOCO_ID|BANCO_REG|ALT_INV_registrador[7][4]~q\ $end
$var wire 1 ]k \BLOCO_ID|BANCO_REG|ALT_INV_registrador[6][4]~q\ $end
$var wire 1 ^k \BLOCO_ID|BANCO_REG|ALT_INV_registrador[5][4]~q\ $end
$var wire 1 _k \BLOCO_ID|BANCO_REG|ALT_INV_registrador[4][4]~q\ $end
$var wire 1 `k \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[4]~44_combout\ $end
$var wire 1 ak \BLOCO_ID|BANCO_REG|ALT_INV_registrador[15][4]~q\ $end
$var wire 1 bk \BLOCO_ID|BANCO_REG|ALT_INV_registrador[14][4]~q\ $end
$var wire 1 ck \BLOCO_ID|BANCO_REG|ALT_INV_registrador[13][4]~q\ $end
$var wire 1 dk \BLOCO_ID|BANCO_REG|ALT_INV_registrador[12][4]~q\ $end
$var wire 1 ek \BLOCO_ID|BANCO_REG|ALT_INV_saidaB[3]~18_combout\ $end
$var wire 1 fk \BLOCO_ID|BANCO_REG|ALT_INV_saidaB[3]~17_combout\ $end
$var wire 1 gk \BLOCO_ID|BANCO_REG|ALT_INV_saidaB[3]~16_combout\ $end
$var wire 1 hk \BLOCO_ID|BANCO_REG|ALT_INV_saidaB[3]~15_combout\ $end
$var wire 1 ik \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[3]~43_combout\ $end
$var wire 1 jk \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[3]~42_combout\ $end
$var wire 1 kk \BLOCO_ID|BANCO_REG|ALT_INV_registrador[11][3]~q\ $end
$var wire 1 lk \BLOCO_ID|BANCO_REG|ALT_INV_registrador[10][3]~q\ $end
$var wire 1 mk \BLOCO_ID|BANCO_REG|ALT_INV_registrador[9][3]~q\ $end
$var wire 1 nk \BLOCO_ID|BANCO_REG|ALT_INV_registrador[8][3]~q\ $end
$var wire 1 ok \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[3]~41_combout\ $end
$var wire 1 pk \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[3]~40_combout\ $end
$var wire 1 qk \BLOCO_ID|BANCO_REG|ALT_INV_registrador[31][3]~q\ $end
$var wire 1 rk \BLOCO_ID|BANCO_REG|ALT_INV_registrador[27][3]~q\ $end
$var wire 1 sk \BLOCO_ID|BANCO_REG|ALT_INV_registrador[23][3]~q\ $end
$var wire 1 tk \BLOCO_ID|BANCO_REG|ALT_INV_registrador[19][3]~q\ $end
$var wire 1 uk \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[3]~39_combout\ $end
$var wire 1 vk \BLOCO_ID|BANCO_REG|ALT_INV_registrador[30][3]~q\ $end
$var wire 1 wk \BLOCO_ID|BANCO_REG|ALT_INV_registrador[26][3]~q\ $end
$var wire 1 xk \BLOCO_ID|BANCO_REG|ALT_INV_registrador[22][3]~q\ $end
$var wire 1 yk \BLOCO_ID|BANCO_REG|ALT_INV_registrador[18][3]~q\ $end
$var wire 1 zk \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[3]~38_combout\ $end
$var wire 1 {k \BLOCO_ID|BANCO_REG|ALT_INV_registrador[29][3]~q\ $end
$var wire 1 |k \BLOCO_ID|BANCO_REG|ALT_INV_registrador[25][3]~q\ $end
$var wire 1 }k \BLOCO_ID|BANCO_REG|ALT_INV_registrador[21][3]~q\ $end
$var wire 1 ~k \BLOCO_ID|BANCO_REG|ALT_INV_registrador[17][3]~q\ $end
$var wire 1 !l \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[3]~37_combout\ $end
$var wire 1 "l \BLOCO_ID|BANCO_REG|ALT_INV_registrador[28][3]~q\ $end
$var wire 1 #l \BLOCO_ID|BANCO_REG|ALT_INV_registrador[24][3]~q\ $end
$var wire 1 $l \BLOCO_ID|BANCO_REG|ALT_INV_registrador[20][3]~q\ $end
$var wire 1 %l \BLOCO_ID|BANCO_REG|ALT_INV_registrador[16][3]~q\ $end
$var wire 1 &l \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[3]~36_combout\ $end
$var wire 1 'l \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[3]~35_combout\ $end
$var wire 1 (l \BLOCO_ID|BANCO_REG|ALT_INV_registrador[3][3]~q\ $end
$var wire 1 )l \BLOCO_ID|BANCO_REG|ALT_INV_registrador[2][3]~q\ $end
$var wire 1 *l \BLOCO_ID|BANCO_REG|ALT_INV_registrador[1][3]~q\ $end
$var wire 1 +l \BLOCO_ID|BANCO_REG|ALT_INV_registrador[0][3]~q\ $end
$var wire 1 ,l \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[3]~34_combout\ $end
$var wire 1 -l \BLOCO_ID|BANCO_REG|ALT_INV_registrador[7][3]~q\ $end
$var wire 1 .l \BLOCO_ID|BANCO_REG|ALT_INV_registrador[6][3]~q\ $end
$var wire 1 /l \BLOCO_ID|BANCO_REG|ALT_INV_registrador[5][3]~q\ $end
$var wire 1 0l \BLOCO_ID|BANCO_REG|ALT_INV_registrador[4][3]~q\ $end
$var wire 1 1l \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[3]~33_combout\ $end
$var wire 1 2l \BLOCO_ID|BANCO_REG|ALT_INV_registrador[15][3]~q\ $end
$var wire 1 3l \BLOCO_ID|BANCO_REG|ALT_INV_registrador[14][3]~q\ $end
$var wire 1 4l \BLOCO_ID|BANCO_REG|ALT_INV_registrador[13][3]~q\ $end
$var wire 1 5l \BLOCO_ID|BANCO_REG|ALT_INV_registrador[12][3]~q\ $end
$var wire 1 6l \BLOCO_ID|BANCO_REG|ALT_INV_saidaB[2]~13_combout\ $end
$var wire 1 7l \BLOCO_ID|BANCO_REG|ALT_INV_saidaB[2]~12_combout\ $end
$var wire 1 8l \BLOCO_ID|BANCO_REG|ALT_INV_saidaB[2]~11_combout\ $end
$var wire 1 9l \BLOCO_ID|BANCO_REG|ALT_INV_saidaB[2]~10_combout\ $end
$var wire 1 :l \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[2]~32_combout\ $end
$var wire 1 ;l \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[2]~31_combout\ $end
$var wire 1 <l \BLOCO_ID|BANCO_REG|ALT_INV_registrador[11][2]~q\ $end
$var wire 1 =l \BLOCO_ID|BANCO_REG|ALT_INV_registrador[10][2]~q\ $end
$var wire 1 >l \BLOCO_ID|BANCO_REG|ALT_INV_registrador[9][2]~q\ $end
$var wire 1 ?l \BLOCO_ID|BANCO_REG|ALT_INV_registrador[8][2]~q\ $end
$var wire 1 @l \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[2]~30_combout\ $end
$var wire 1 Al \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[2]~29_combout\ $end
$var wire 1 Bl \BLOCO_ID|BANCO_REG|ALT_INV_registrador[31][2]~q\ $end
$var wire 1 Cl \BLOCO_ID|BANCO_REG|ALT_INV_registrador[27][2]~q\ $end
$var wire 1 Dl \BLOCO_ID|BANCO_REG|ALT_INV_registrador[23][2]~q\ $end
$var wire 1 El \BLOCO_ID|BANCO_REG|ALT_INV_registrador[19][2]~q\ $end
$var wire 1 Fl \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[2]~28_combout\ $end
$var wire 1 Gl \BLOCO_ID|BANCO_REG|ALT_INV_registrador[30][2]~q\ $end
$var wire 1 Hl \BLOCO_ID|BANCO_REG|ALT_INV_registrador[26][2]~q\ $end
$var wire 1 Il \BLOCO_ID|BANCO_REG|ALT_INV_registrador[22][2]~q\ $end
$var wire 1 Jl \BLOCO_ID|BANCO_REG|ALT_INV_registrador[18][2]~q\ $end
$var wire 1 Kl \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[2]~27_combout\ $end
$var wire 1 Ll \BLOCO_ID|BANCO_REG|ALT_INV_registrador[29][2]~q\ $end
$var wire 1 Ml \BLOCO_ID|BANCO_REG|ALT_INV_registrador[25][2]~q\ $end
$var wire 1 Nl \BLOCO_ID|BANCO_REG|ALT_INV_registrador[21][2]~q\ $end
$var wire 1 Ol \BLOCO_ID|BANCO_REG|ALT_INV_registrador[17][2]~q\ $end
$var wire 1 Pl \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[2]~26_combout\ $end
$var wire 1 Ql \BLOCO_ID|BANCO_REG|ALT_INV_registrador[28][2]~q\ $end
$var wire 1 Rl \BLOCO_ID|BANCO_REG|ALT_INV_registrador[24][2]~q\ $end
$var wire 1 Sl \BLOCO_ID|BANCO_REG|ALT_INV_registrador[20][2]~q\ $end
$var wire 1 Tl \BLOCO_ID|BANCO_REG|ALT_INV_registrador[16][2]~q\ $end
$var wire 1 Ul \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[2]~25_combout\ $end
$var wire 1 Vl \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[2]~24_combout\ $end
$var wire 1 Wl \BLOCO_ID|BANCO_REG|ALT_INV_registrador[3][2]~q\ $end
$var wire 1 Xl \BLOCO_ID|BANCO_REG|ALT_INV_registrador[2][2]~q\ $end
$var wire 1 Yl \BLOCO_ID|BANCO_REG|ALT_INV_registrador[1][2]~q\ $end
$var wire 1 Zl \BLOCO_ID|BANCO_REG|ALT_INV_registrador[0][2]~q\ $end
$var wire 1 [l \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[2]~23_combout\ $end
$var wire 1 \l \BLOCO_ID|BANCO_REG|ALT_INV_registrador[7][2]~q\ $end
$var wire 1 ]l \BLOCO_ID|BANCO_REG|ALT_INV_registrador[6][2]~q\ $end
$var wire 1 ^l \BLOCO_ID|BANCO_REG|ALT_INV_registrador[5][2]~q\ $end
$var wire 1 _l \BLOCO_ID|BANCO_REG|ALT_INV_registrador[4][2]~q\ $end
$var wire 1 `l \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[2]~22_combout\ $end
$var wire 1 al \BLOCO_ID|BANCO_REG|ALT_INV_registrador[15][2]~q\ $end
$var wire 1 bl \BLOCO_ID|BANCO_REG|ALT_INV_registrador[14][2]~q\ $end
$var wire 1 cl \BLOCO_ID|BANCO_REG|ALT_INV_registrador[13][2]~q\ $end
$var wire 1 dl \BLOCO_ID|BANCO_REG|ALT_INV_registrador[12][2]~q\ $end
$var wire 1 el \BLOCO_ID|BANCO_REG|ALT_INV_saidaB[1]~8_combout\ $end
$var wire 1 fl \BLOCO_ID|BANCO_REG|ALT_INV_saidaB[1]~7_combout\ $end
$var wire 1 gl \BLOCO_ID|BANCO_REG|ALT_INV_saidaB[1]~6_combout\ $end
$var wire 1 hl \BLOCO_ID|BANCO_REG|ALT_INV_saidaB[1]~5_combout\ $end
$var wire 1 il \BLOCO_ID|BANCO_REG|ALT_INV_registrador[11][1]~q\ $end
$var wire 1 jl \BLOCO_ID|BANCO_REG|ALT_INV_registrador[10][1]~q\ $end
$var wire 1 kl \BLOCO_ID|BANCO_REG|ALT_INV_registrador[9][1]~q\ $end
$var wire 1 ll \BLOCO_ID|BANCO_REG|ALT_INV_registrador[8][1]~q\ $end
$var wire 1 ml \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[1]~20_combout\ $end
$var wire 1 nl \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[1]~19_combout\ $end
$var wire 1 ol \BLOCO_ID|BANCO_REG|ALT_INV_registrador[31][1]~q\ $end
$var wire 1 pl \BLOCO_ID|BANCO_REG|ALT_INV_registrador[27][1]~q\ $end
$var wire 1 ql \BLOCO_ID|BANCO_REG|ALT_INV_registrador[23][1]~q\ $end
$var wire 1 rl \BLOCO_ID|BANCO_REG|ALT_INV_registrador[19][1]~q\ $end
$var wire 1 sl \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[1]~18_combout\ $end
$var wire 1 tl \BLOCO_ID|BANCO_REG|ALT_INV_registrador[30][1]~q\ $end
$var wire 1 ul \BLOCO_ID|BANCO_REG|ALT_INV_registrador[26][1]~q\ $end
$var wire 1 vl \BLOCO_ID|BANCO_REG|ALT_INV_registrador[22][1]~q\ $end
$var wire 1 wl \BLOCO_ID|BANCO_REG|ALT_INV_registrador[18][1]~q\ $end
$var wire 1 xl \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[1]~17_combout\ $end
$var wire 1 yl \BLOCO_ID|BANCO_REG|ALT_INV_registrador[29][1]~q\ $end
$var wire 1 zl \BLOCO_ID|BANCO_REG|ALT_INV_registrador[25][1]~q\ $end
$var wire 1 {l \BLOCO_ID|BANCO_REG|ALT_INV_registrador[21][1]~q\ $end
$var wire 1 |l \BLOCO_ID|BANCO_REG|ALT_INV_registrador[17][1]~q\ $end
$var wire 1 }l \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[1]~16_combout\ $end
$var wire 1 ~l \BLOCO_ID|BANCO_REG|ALT_INV_registrador[28][1]~q\ $end
$var wire 1 !m \BLOCO_ID|BANCO_REG|ALT_INV_registrador[24][1]~q\ $end
$var wire 1 "m \BLOCO_ID|BANCO_REG|ALT_INV_registrador[20][1]~q\ $end
$var wire 1 #m \BLOCO_ID|BANCO_REG|ALT_INV_registrador[16][1]~q\ $end
$var wire 1 $m \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[1]~15_combout\ $end
$var wire 1 %m \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[1]~14_combout\ $end
$var wire 1 &m \BLOCO_ID|BANCO_REG|ALT_INV_registrador[3][1]~q\ $end
$var wire 1 'm \BLOCO_ID|BANCO_REG|ALT_INV_registrador[2][1]~q\ $end
$var wire 1 (m \BLOCO_ID|BANCO_REG|ALT_INV_registrador[1][1]~q\ $end
$var wire 1 )m \BLOCO_ID|BANCO_REG|ALT_INV_registrador[0][1]~q\ $end
$var wire 1 *m \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[1]~13_combout\ $end
$var wire 1 +m \BLOCO_ID|BANCO_REG|ALT_INV_registrador[7][1]~q\ $end
$var wire 1 ,m \BLOCO_ID|BANCO_REG|ALT_INV_registrador[6][1]~q\ $end
$var wire 1 -m \BLOCO_ID|BANCO_REG|ALT_INV_registrador[5][1]~q\ $end
$var wire 1 .m \BLOCO_ID|BANCO_REG|ALT_INV_registrador[4][1]~q\ $end
$var wire 1 /m \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[1]~12_combout\ $end
$var wire 1 0m \BLOCO_ID|BANCO_REG|ALT_INV_registrador[15][1]~q\ $end
$var wire 1 1m \BLOCO_ID|BANCO_REG|ALT_INV_registrador[14][1]~q\ $end
$var wire 1 2m \BLOCO_ID|BANCO_REG|ALT_INV_registrador[13][1]~q\ $end
$var wire 1 3m \BLOCO_ID|BANCO_REG|ALT_INV_registrador[12][1]~q\ $end
$var wire 1 4m \BLOCO_ID|BANCO_REG|ALT_INV_saidaB[0]~3_combout\ $end
$var wire 1 5m \BLOCO_ID|BANCO_REG|ALT_INV_saidaB[0]~2_combout\ $end
$var wire 1 6m \BLOCO_ID|BANCO_REG|ALT_INV_saidaB[0]~1_combout\ $end
$var wire 1 7m \BLOCO_ID|BANCO_REG|ALT_INV_saidaB[0]~0_combout\ $end
$var wire 1 8m \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[0]~10_combout\ $end
$var wire 1 9m \BLOCO_ID|BANCO_REG|ALT_INV_registrador[11][0]~q\ $end
$var wire 1 :m \BLOCO_ID|BANCO_REG|ALT_INV_registrador[10][0]~q\ $end
$var wire 1 ;m \BLOCO_ID|BANCO_REG|ALT_INV_registrador[9][0]~q\ $end
$var wire 1 <m \BLOCO_ID|BANCO_REG|ALT_INV_registrador[8][0]~q\ $end
$var wire 1 =m \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[0]~9_combout\ $end
$var wire 1 >m \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[0]~8_combout\ $end
$var wire 1 ?m \BLOCO_ID|BANCO_REG|ALT_INV_registrador[31][0]~q\ $end
$var wire 1 @m \BLOCO_ID|BANCO_REG|ALT_INV_registrador[27][0]~q\ $end
$var wire 1 Am \BLOCO_ID|BANCO_REG|ALT_INV_registrador[23][0]~q\ $end
$var wire 1 Bm \BLOCO_ID|BANCO_REG|ALT_INV_registrador[19][0]~q\ $end
$var wire 1 Cm \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[0]~7_combout\ $end
$var wire 1 Dm \BLOCO_ID|BANCO_REG|ALT_INV_registrador[30][0]~q\ $end
$var wire 1 Em \BLOCO_ID|BANCO_REG|ALT_INV_registrador[26][0]~q\ $end
$var wire 1 Fm \BLOCO_ID|BANCO_REG|ALT_INV_registrador[22][0]~q\ $end
$var wire 1 Gm \BLOCO_ID|BANCO_REG|ALT_INV_registrador[18][0]~q\ $end
$var wire 1 Hm \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[0]~6_combout\ $end
$var wire 1 Im \BLOCO_ID|BANCO_REG|ALT_INV_registrador[29][0]~q\ $end
$var wire 1 Jm \BLOCO_ID|BANCO_REG|ALT_INV_registrador[25][0]~q\ $end
$var wire 1 Km \BLOCO_ID|BANCO_REG|ALT_INV_registrador[21][0]~q\ $end
$var wire 1 Lm \BLOCO_ID|BANCO_REG|ALT_INV_registrador[17][0]~q\ $end
$var wire 1 Mm \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[0]~5_combout\ $end
$var wire 1 Nm \BLOCO_ID|BANCO_REG|ALT_INV_registrador[28][0]~q\ $end
$var wire 1 Om \BLOCO_ID|BANCO_REG|ALT_INV_registrador[24][0]~q\ $end
$var wire 1 Pm \BLOCO_ID|BANCO_REG|ALT_INV_registrador[20][0]~q\ $end
$var wire 1 Qm \BLOCO_ID|BANCO_REG|ALT_INV_registrador[16][0]~q\ $end
$var wire 1 Rm \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[0]~4_combout\ $end
$var wire 1 Sm \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[24]~3_combout\ $end
$var wire 1 Tm \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[0]~2_combout\ $end
$var wire 1 Um \BLOCO_ID|BANCO_REG|ALT_INV_registrador[3][0]~q\ $end
$var wire 1 Vm \BLOCO_ID|BANCO_REG|ALT_INV_registrador[2][0]~q\ $end
$var wire 1 Wm \BLOCO_ID|BANCO_REG|ALT_INV_registrador[1][0]~q\ $end
$var wire 1 Xm \BLOCO_ID|BANCO_REG|ALT_INV_registrador[0][0]~q\ $end
$var wire 1 Ym \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[0]~1_combout\ $end
$var wire 1 Zm \BLOCO_ID|BANCO_REG|ALT_INV_registrador[7][0]~q\ $end
$var wire 1 [m \BLOCO_ID|BANCO_REG|ALT_INV_registrador[6][0]~q\ $end
$var wire 1 \m \BLOCO_ID|BANCO_REG|ALT_INV_registrador[5][0]~q\ $end
$var wire 1 ]m \BLOCO_ID|BANCO_REG|ALT_INV_registrador[4][0]~q\ $end
$var wire 1 ^m \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[0]~0_combout\ $end
$var wire 1 _m \BLOCO_ID|BANCO_REG|ALT_INV_registrador[15][0]~q\ $end
$var wire 1 `m \BLOCO_ID|BANCO_REG|ALT_INV_registrador[14][0]~q\ $end
$var wire 1 am \BLOCO_ID|BANCO_REG|ALT_INV_registrador[13][0]~q\ $end
$var wire 1 bm \BLOCO_ID|BANCO_REG|ALT_INV_registrador[12][0]~q\ $end
$var wire 1 cm \MEM_WB|ALT_INV_DOUT\ [147] $end
$var wire 1 dm \MEM_WB|ALT_INV_DOUT\ [146] $end
$var wire 1 em \MEM_WB|ALT_INV_DOUT\ [145] $end
$var wire 1 fm \MEM_WB|ALT_INV_DOUT\ [144] $end
$var wire 1 gm \MEM_WB|ALT_INV_DOUT\ [143] $end
$var wire 1 hm \MEM_WB|ALT_INV_DOUT\ [142] $end
$var wire 1 im \MEM_WB|ALT_INV_DOUT\ [141] $end
$var wire 1 jm \MEM_WB|ALT_INV_DOUT\ [140] $end
$var wire 1 km \MEM_WB|ALT_INV_DOUT\ [139] $end
$var wire 1 lm \MEM_WB|ALT_INV_DOUT\ [138] $end
$var wire 1 mm \MEM_WB|ALT_INV_DOUT\ [137] $end
$var wire 1 nm \MEM_WB|ALT_INV_DOUT\ [136] $end
$var wire 1 om \MEM_WB|ALT_INV_DOUT\ [135] $end
$var wire 1 pm \MEM_WB|ALT_INV_DOUT\ [134] $end
$var wire 1 qm \MEM_WB|ALT_INV_DOUT\ [133] $end
$var wire 1 rm \MEM_WB|ALT_INV_DOUT\ [132] $end
$var wire 1 sm \MEM_WB|ALT_INV_DOUT\ [131] $end
$var wire 1 tm \MEM_WB|ALT_INV_DOUT\ [130] $end
$var wire 1 um \MEM_WB|ALT_INV_DOUT\ [129] $end
$var wire 1 vm \MEM_WB|ALT_INV_DOUT\ [128] $end
$var wire 1 wm \MEM_WB|ALT_INV_DOUT\ [127] $end
$var wire 1 xm \MEM_WB|ALT_INV_DOUT\ [126] $end
$var wire 1 ym \MEM_WB|ALT_INV_DOUT\ [125] $end
$var wire 1 zm \MEM_WB|ALT_INV_DOUT\ [124] $end
$var wire 1 {m \MEM_WB|ALT_INV_DOUT\ [123] $end
$var wire 1 |m \MEM_WB|ALT_INV_DOUT\ [122] $end
$var wire 1 }m \MEM_WB|ALT_INV_DOUT\ [121] $end
$var wire 1 ~m \MEM_WB|ALT_INV_DOUT\ [120] $end
$var wire 1 !n \MEM_WB|ALT_INV_DOUT\ [119] $end
$var wire 1 "n \MEM_WB|ALT_INV_DOUT\ [118] $end
$var wire 1 #n \MEM_WB|ALT_INV_DOUT\ [117] $end
$var wire 1 $n \MEM_WB|ALT_INV_DOUT\ [116] $end
$var wire 1 %n \MEM_WB|ALT_INV_DOUT\ [115] $end
$var wire 1 &n \MEM_WB|ALT_INV_DOUT\ [114] $end
$var wire 1 'n \MEM_WB|ALT_INV_DOUT\ [113] $end
$var wire 1 (n \MEM_WB|ALT_INV_DOUT\ [112] $end
$var wire 1 )n \MEM_WB|ALT_INV_DOUT\ [111] $end
$var wire 1 *n \MEM_WB|ALT_INV_DOUT\ [110] $end
$var wire 1 +n \MEM_WB|ALT_INV_DOUT\ [109] $end
$var wire 1 ,n \MEM_WB|ALT_INV_DOUT\ [108] $end
$var wire 1 -n \MEM_WB|ALT_INV_DOUT\ [107] $end
$var wire 1 .n \MEM_WB|ALT_INV_DOUT\ [106] $end
$var wire 1 /n \MEM_WB|ALT_INV_DOUT\ [105] $end
$var wire 1 0n \MEM_WB|ALT_INV_DOUT\ [104] $end
$var wire 1 1n \MEM_WB|ALT_INV_DOUT\ [103] $end
$var wire 1 2n \MEM_WB|ALT_INV_DOUT\ [102] $end
$var wire 1 3n \MEM_WB|ALT_INV_DOUT\ [101] $end
$var wire 1 4n \MEM_WB|ALT_INV_DOUT\ [100] $end
$var wire 1 5n \MEM_WB|ALT_INV_DOUT\ [99] $end
$var wire 1 6n \MEM_WB|ALT_INV_DOUT\ [98] $end
$var wire 1 7n \MEM_WB|ALT_INV_DOUT\ [97] $end
$var wire 1 8n \MEM_WB|ALT_INV_DOUT\ [96] $end
$var wire 1 9n \MEM_WB|ALT_INV_DOUT\ [95] $end
$var wire 1 :n \MEM_WB|ALT_INV_DOUT\ [94] $end
$var wire 1 ;n \MEM_WB|ALT_INV_DOUT\ [93] $end
$var wire 1 <n \MEM_WB|ALT_INV_DOUT\ [92] $end
$var wire 1 =n \MEM_WB|ALT_INV_DOUT\ [91] $end
$var wire 1 >n \MEM_WB|ALT_INV_DOUT\ [90] $end
$var wire 1 ?n \MEM_WB|ALT_INV_DOUT\ [89] $end
$var wire 1 @n \MEM_WB|ALT_INV_DOUT\ [88] $end
$var wire 1 An \MEM_WB|ALT_INV_DOUT\ [87] $end
$var wire 1 Bn \MEM_WB|ALT_INV_DOUT\ [86] $end
$var wire 1 Cn \MEM_WB|ALT_INV_DOUT\ [85] $end
$var wire 1 Dn \MEM_WB|ALT_INV_DOUT\ [84] $end
$var wire 1 En \MEM_WB|ALT_INV_DOUT\ [83] $end
$var wire 1 Fn \MEM_WB|ALT_INV_DOUT\ [82] $end
$var wire 1 Gn \MEM_WB|ALT_INV_DOUT\ [81] $end
$var wire 1 Hn \MEM_WB|ALT_INV_DOUT\ [80] $end
$var wire 1 In \MEM_WB|ALT_INV_DOUT\ [79] $end
$var wire 1 Jn \MEM_WB|ALT_INV_DOUT\ [78] $end
$var wire 1 Kn \MEM_WB|ALT_INV_DOUT\ [77] $end
$var wire 1 Ln \MEM_WB|ALT_INV_DOUT\ [76] $end
$var wire 1 Mn \MEM_WB|ALT_INV_DOUT\ [75] $end
$var wire 1 Nn \MEM_WB|ALT_INV_DOUT\ [74] $end
$var wire 1 On \MEM_WB|ALT_INV_DOUT\ [73] $end
$var wire 1 Pn \MEM_WB|ALT_INV_DOUT\ [72] $end
$var wire 1 Qn \MEM_WB|ALT_INV_DOUT\ [71] $end
$var wire 1 Rn \MEM_WB|ALT_INV_DOUT\ [70] $end
$var wire 1 Sn \MEM_WB|ALT_INV_DOUT\ [69] $end
$var wire 1 Tn \MEM_WB|ALT_INV_DOUT\ [68] $end
$var wire 1 Un \MEM_WB|ALT_INV_DOUT\ [67] $end
$var wire 1 Vn \MEM_WB|ALT_INV_DOUT\ [66] $end
$var wire 1 Wn \MEM_WB|ALT_INV_DOUT\ [65] $end
$var wire 1 Xn \MEM_WB|ALT_INV_DOUT\ [64] $end
$var wire 1 Yn \MEM_WB|ALT_INV_DOUT\ [63] $end
$var wire 1 Zn \MEM_WB|ALT_INV_DOUT\ [62] $end
$var wire 1 [n \MEM_WB|ALT_INV_DOUT\ [61] $end
$var wire 1 \n \MEM_WB|ALT_INV_DOUT\ [60] $end
$var wire 1 ]n \MEM_WB|ALT_INV_DOUT\ [59] $end
$var wire 1 ^n \MEM_WB|ALT_INV_DOUT\ [58] $end
$var wire 1 _n \MEM_WB|ALT_INV_DOUT\ [57] $end
$var wire 1 `n \MEM_WB|ALT_INV_DOUT\ [56] $end
$var wire 1 an \MEM_WB|ALT_INV_DOUT\ [55] $end
$var wire 1 bn \MEM_WB|ALT_INV_DOUT\ [54] $end
$var wire 1 cn \MEM_WB|ALT_INV_DOUT\ [53] $end
$var wire 1 dn \MEM_WB|ALT_INV_DOUT\ [52] $end
$var wire 1 en \MEM_WB|ALT_INV_DOUT\ [51] $end
$var wire 1 fn \MEM_WB|ALT_INV_DOUT\ [50] $end
$var wire 1 gn \MEM_WB|ALT_INV_DOUT\ [49] $end
$var wire 1 hn \MEM_WB|ALT_INV_DOUT\ [48] $end
$var wire 1 in \MEM_WB|ALT_INV_DOUT\ [47] $end
$var wire 1 jn \MEM_WB|ALT_INV_DOUT\ [46] $end
$var wire 1 kn \MEM_WB|ALT_INV_DOUT\ [45] $end
$var wire 1 ln \MEM_WB|ALT_INV_DOUT\ [44] $end
$var wire 1 mn \MEM_WB|ALT_INV_DOUT\ [43] $end
$var wire 1 nn \MEM_WB|ALT_INV_DOUT\ [42] $end
$var wire 1 on \MEM_WB|ALT_INV_DOUT\ [41] $end
$var wire 1 pn \MEM_WB|ALT_INV_DOUT\ [40] $end
$var wire 1 qn \MEM_WB|ALT_INV_DOUT\ [39] $end
$var wire 1 rn \MEM_WB|ALT_INV_DOUT\ [38] $end
$var wire 1 sn \MEM_WB|ALT_INV_DOUT\ [37] $end
$var wire 1 tn \MEM_WB|ALT_INV_DOUT\ [36] $end
$var wire 1 un \MEM_WB|ALT_INV_DOUT\ [35] $end
$var wire 1 vn \MEM_WB|ALT_INV_DOUT\ [34] $end
$var wire 1 wn \MEM_WB|ALT_INV_DOUT\ [33] $end
$var wire 1 xn \MEM_WB|ALT_INV_DOUT\ [32] $end
$var wire 1 yn \MEM_WB|ALT_INV_DOUT\ [31] $end
$var wire 1 zn \MEM_WB|ALT_INV_DOUT\ [30] $end
$var wire 1 {n \MEM_WB|ALT_INV_DOUT\ [29] $end
$var wire 1 |n \MEM_WB|ALT_INV_DOUT\ [28] $end
$var wire 1 }n \MEM_WB|ALT_INV_DOUT\ [27] $end
$var wire 1 ~n \MEM_WB|ALT_INV_DOUT\ [26] $end
$var wire 1 !o \MEM_WB|ALT_INV_DOUT\ [25] $end
$var wire 1 "o \MEM_WB|ALT_INV_DOUT\ [24] $end
$var wire 1 #o \MEM_WB|ALT_INV_DOUT\ [23] $end
$var wire 1 $o \MEM_WB|ALT_INV_DOUT\ [22] $end
$var wire 1 %o \MEM_WB|ALT_INV_DOUT\ [21] $end
$var wire 1 &o \MEM_WB|ALT_INV_DOUT\ [20] $end
$var wire 1 'o \MEM_WB|ALT_INV_DOUT\ [19] $end
$var wire 1 (o \MEM_WB|ALT_INV_DOUT\ [18] $end
$var wire 1 )o \MEM_WB|ALT_INV_DOUT\ [17] $end
$var wire 1 *o \MEM_WB|ALT_INV_DOUT\ [16] $end
$var wire 1 +o \MEM_WB|ALT_INV_DOUT\ [15] $end
$var wire 1 ,o \MEM_WB|ALT_INV_DOUT\ [14] $end
$var wire 1 -o \MEM_WB|ALT_INV_DOUT\ [13] $end
$var wire 1 .o \MEM_WB|ALT_INV_DOUT\ [12] $end
$var wire 1 /o \MEM_WB|ALT_INV_DOUT\ [11] $end
$var wire 1 0o \MEM_WB|ALT_INV_DOUT\ [10] $end
$var wire 1 1o \MEM_WB|ALT_INV_DOUT\ [9] $end
$var wire 1 2o \MEM_WB|ALT_INV_DOUT\ [8] $end
$var wire 1 3o \MEM_WB|ALT_INV_DOUT\ [7] $end
$var wire 1 4o \MEM_WB|ALT_INV_DOUT\ [6] $end
$var wire 1 5o \MEM_WB|ALT_INV_DOUT\ [5] $end
$var wire 1 6o \MEM_WB|ALT_INV_DOUT\ [4] $end
$var wire 1 7o \MEM_WB|ALT_INV_DOUT\ [3] $end
$var wire 1 8o \MEM_WB|ALT_INV_DOUT\ [2] $end
$var wire 1 9o \MEM_WB|ALT_INV_DOUT\ [1] $end
$var wire 1 :o \MEM_WB|ALT_INV_DOUT\ [0] $end
$var wire 1 ;o \BLOCO_MEM|MUXULA_BEQBNE|ALT_INV_saida_MUX[0]~0_combout\ $end
$var wire 1 <o \BLOCO_ID|MUX_FUNCT_OPCODE|ALT_INV_saida_MUX[1]~0_combout\ $end
$var wire 1 =o \BLOCO_ID|decoderInstru1|ALT_INV_OUTPUT[6]~4_combout\ $end
$var wire 1 >o \BLOCO_ID|decoderInstru1|ALT_INV_OUTPUT[6]~3_combout\ $end
$var wire 1 ?o \BLOCO_ID|decoderInstru1|ALT_INV_OUTPUT~2_combout\ $end
$var wire 1 @o \BLOCO_ID|decoderInstru1|ALT_INV_Equal0~0_combout\ $end
$var wire 1 Ao \BLOCO_ID|decoderInstru1|ALT_INV_OUTPUT~1_combout\ $end
$var wire 1 Bo \BLOCO_ID|decoderInstru1|ALT_INV_OUTPUT~0_combout\ $end
$var wire 1 Co \BLOCO_ID|decoderOPCODE|ALT_INV_Equal9~0_combout\ $end
$var wire 1 Do \BLOCO_ID|decoderFUNCT|ALT_INV_Equal2~0_combout\ $end
$var wire 1 Eo \ID_EX|ALT_INV_DOUT\ [184] $end
$var wire 1 Fo \ID_EX|ALT_INV_DOUT\ [183] $end
$var wire 1 Go \ID_EX|ALT_INV_DOUT\ [182] $end
$var wire 1 Ho \ID_EX|ALT_INV_DOUT\ [181] $end
$var wire 1 Io \ID_EX|ALT_INV_DOUT\ [180] $end
$var wire 1 Jo \ID_EX|ALT_INV_DOUT\ [179] $end
$var wire 1 Ko \ID_EX|ALT_INV_DOUT\ [178] $end
$var wire 1 Lo \ID_EX|ALT_INV_DOUT\ [177] $end
$var wire 1 Mo \ID_EX|ALT_INV_DOUT\ [176] $end
$var wire 1 No \ID_EX|ALT_INV_DOUT\ [175] $end
$var wire 1 Oo \ID_EX|ALT_INV_DOUT\ [174] $end
$var wire 1 Po \ID_EX|ALT_INV_DOUT\ [173] $end
$var wire 1 Qo \ID_EX|ALT_INV_DOUT\ [172] $end
$var wire 1 Ro \ID_EX|ALT_INV_DOUT\ [171] $end
$var wire 1 So \ID_EX|ALT_INV_DOUT\ [170] $end
$var wire 1 To \ID_EX|ALT_INV_DOUT\ [169] $end
$var wire 1 Uo \ID_EX|ALT_INV_DOUT\ [168] $end
$var wire 1 Vo \ID_EX|ALT_INV_DOUT\ [167] $end
$var wire 1 Wo \ID_EX|ALT_INV_DOUT\ [166] $end
$var wire 1 Xo \ID_EX|ALT_INV_DOUT\ [165] $end
$var wire 1 Yo \ID_EX|ALT_INV_DOUT\ [164] $end
$var wire 1 Zo \ID_EX|ALT_INV_DOUT\ [163] $end
$var wire 1 [o \ID_EX|ALT_INV_DOUT\ [162] $end
$var wire 1 \o \ID_EX|ALT_INV_DOUT\ [161] $end
$var wire 1 ]o \ID_EX|ALT_INV_DOUT\ [160] $end
$var wire 1 ^o \ID_EX|ALT_INV_DOUT\ [159] $end
$var wire 1 _o \ID_EX|ALT_INV_DOUT\ [158] $end
$var wire 1 `o \ID_EX|ALT_INV_DOUT\ [157] $end
$var wire 1 ao \ID_EX|ALT_INV_DOUT\ [156] $end
$var wire 1 bo \ID_EX|ALT_INV_DOUT\ [155] $end
$var wire 1 co \ID_EX|ALT_INV_DOUT\ [154] $end
$var wire 1 do \ID_EX|ALT_INV_DOUT\ [153] $end
$var wire 1 eo \ID_EX|ALT_INV_DOUT\ [152] $end
$var wire 1 fo \ID_EX|ALT_INV_DOUT\ [151] $end
$var wire 1 go \ID_EX|ALT_INV_DOUT\ [150] $end
$var wire 1 ho \ID_EX|ALT_INV_DOUT\ [149] $end
$var wire 1 io \ID_EX|ALT_INV_DOUT\ [148] $end
$var wire 1 jo \ID_EX|ALT_INV_DOUT\ [147] $end
$var wire 1 ko \ID_EX|ALT_INV_DOUT\ [146] $end
$var wire 1 lo \ID_EX|ALT_INV_DOUT\ [145] $end
$var wire 1 mo \ID_EX|ALT_INV_DOUT\ [144] $end
$var wire 1 no \ID_EX|ALT_INV_DOUT\ [143] $end
$var wire 1 oo \ID_EX|ALT_INV_DOUT\ [142] $end
$var wire 1 po \ID_EX|ALT_INV_DOUT\ [141] $end
$var wire 1 qo \ID_EX|ALT_INV_DOUT\ [140] $end
$var wire 1 ro \ID_EX|ALT_INV_DOUT\ [139] $end
$var wire 1 so \ID_EX|ALT_INV_DOUT\ [138] $end
$var wire 1 to \ID_EX|ALT_INV_DOUT\ [137] $end
$var wire 1 uo \ID_EX|ALT_INV_DOUT\ [136] $end
$var wire 1 vo \ID_EX|ALT_INV_DOUT\ [135] $end
$var wire 1 wo \ID_EX|ALT_INV_DOUT\ [134] $end
$var wire 1 xo \ID_EX|ALT_INV_DOUT\ [133] $end
$var wire 1 yo \ID_EX|ALT_INV_DOUT\ [132] $end
$var wire 1 zo \ID_EX|ALT_INV_DOUT\ [131] $end
$var wire 1 {o \ID_EX|ALT_INV_DOUT\ [130] $end
$var wire 1 |o \ID_EX|ALT_INV_DOUT\ [129] $end
$var wire 1 }o \ID_EX|ALT_INV_DOUT\ [128] $end
$var wire 1 ~o \ID_EX|ALT_INV_DOUT\ [127] $end
$var wire 1 !p \ID_EX|ALT_INV_DOUT\ [126] $end
$var wire 1 "p \ID_EX|ALT_INV_DOUT\ [125] $end
$var wire 1 #p \ID_EX|ALT_INV_DOUT\ [124] $end
$var wire 1 $p \ID_EX|ALT_INV_DOUT\ [123] $end
$var wire 1 %p \ID_EX|ALT_INV_DOUT\ [122] $end
$var wire 1 &p \ID_EX|ALT_INV_DOUT\ [121] $end
$var wire 1 'p \ID_EX|ALT_INV_DOUT\ [120] $end
$var wire 1 (p \ID_EX|ALT_INV_DOUT\ [119] $end
$var wire 1 )p \ID_EX|ALT_INV_DOUT\ [118] $end
$var wire 1 *p \ID_EX|ALT_INV_DOUT\ [117] $end
$var wire 1 +p \ID_EX|ALT_INV_DOUT\ [116] $end
$var wire 1 ,p \ID_EX|ALT_INV_DOUT\ [115] $end
$var wire 1 -p \ID_EX|ALT_INV_DOUT\ [114] $end
$var wire 1 .p \ID_EX|ALT_INV_DOUT\ [113] $end
$var wire 1 /p \ID_EX|ALT_INV_DOUT\ [112] $end
$var wire 1 0p \ID_EX|ALT_INV_DOUT\ [111] $end
$var wire 1 1p \ID_EX|ALT_INV_DOUT\ [110] $end
$var wire 1 2p \ID_EX|ALT_INV_DOUT\ [109] $end
$var wire 1 3p \ID_EX|ALT_INV_DOUT\ [108] $end
$var wire 1 4p \ID_EX|ALT_INV_DOUT\ [107] $end
$var wire 1 5p \ID_EX|ALT_INV_DOUT\ [106] $end
$var wire 1 6p \ID_EX|ALT_INV_DOUT\ [105] $end
$var wire 1 7p \ID_EX|ALT_INV_DOUT\ [104] $end
$var wire 1 8p \ID_EX|ALT_INV_DOUT\ [103] $end
$var wire 1 9p \ID_EX|ALT_INV_DOUT\ [102] $end
$var wire 1 :p \ID_EX|ALT_INV_DOUT\ [101] $end
$var wire 1 ;p \ID_EX|ALT_INV_DOUT\ [100] $end
$var wire 1 <p \ID_EX|ALT_INV_DOUT\ [99] $end
$var wire 1 =p \ID_EX|ALT_INV_DOUT\ [98] $end
$var wire 1 >p \ID_EX|ALT_INV_DOUT\ [97] $end
$var wire 1 ?p \ID_EX|ALT_INV_DOUT\ [96] $end
$var wire 1 @p \ID_EX|ALT_INV_DOUT\ [95] $end
$var wire 1 Ap \ID_EX|ALT_INV_DOUT\ [94] $end
$var wire 1 Bp \ID_EX|ALT_INV_DOUT\ [93] $end
$var wire 1 Cp \ID_EX|ALT_INV_DOUT\ [92] $end
$var wire 1 Dp \ID_EX|ALT_INV_DOUT\ [91] $end
$var wire 1 Ep \ID_EX|ALT_INV_DOUT\ [90] $end
$var wire 1 Fp \ID_EX|ALT_INV_DOUT\ [89] $end
$var wire 1 Gp \ID_EX|ALT_INV_DOUT\ [88] $end
$var wire 1 Hp \ID_EX|ALT_INV_DOUT\ [87] $end
$var wire 1 Ip \ID_EX|ALT_INV_DOUT\ [86] $end
$var wire 1 Jp \ID_EX|ALT_INV_DOUT\ [85] $end
$var wire 1 Kp \ID_EX|ALT_INV_DOUT\ [84] $end
$var wire 1 Lp \ID_EX|ALT_INV_DOUT\ [83] $end
$var wire 1 Mp \ID_EX|ALT_INV_DOUT\ [82] $end
$var wire 1 Np \ID_EX|ALT_INV_DOUT\ [81] $end
$var wire 1 Op \ID_EX|ALT_INV_DOUT\ [80] $end
$var wire 1 Pp \ID_EX|ALT_INV_DOUT\ [79] $end
$var wire 1 Qp \ID_EX|ALT_INV_DOUT\ [78] $end
$var wire 1 Rp \ID_EX|ALT_INV_DOUT\ [77] $end
$var wire 1 Sp \ID_EX|ALT_INV_DOUT\ [76] $end
$var wire 1 Tp \ID_EX|ALT_INV_DOUT\ [75] $end
$var wire 1 Up \ID_EX|ALT_INV_DOUT\ [74] $end
$var wire 1 Vp \ID_EX|ALT_INV_DOUT\ [73] $end
$var wire 1 Wp \ID_EX|ALT_INV_DOUT\ [72] $end
$var wire 1 Xp \ID_EX|ALT_INV_DOUT\ [71] $end
$var wire 1 Yp \ID_EX|ALT_INV_DOUT\ [70] $end
$var wire 1 Zp \ID_EX|ALT_INV_DOUT\ [69] $end
$var wire 1 [p \ID_EX|ALT_INV_DOUT\ [68] $end
$var wire 1 \p \ID_EX|ALT_INV_DOUT\ [67] $end
$var wire 1 ]p \ID_EX|ALT_INV_DOUT\ [66] $end
$var wire 1 ^p \ID_EX|ALT_INV_DOUT\ [65] $end
$var wire 1 _p \ID_EX|ALT_INV_DOUT\ [64] $end
$var wire 1 `p \ID_EX|ALT_INV_DOUT\ [63] $end
$var wire 1 ap \ID_EX|ALT_INV_DOUT\ [62] $end
$var wire 1 bp \ID_EX|ALT_INV_DOUT\ [61] $end
$var wire 1 cp \ID_EX|ALT_INV_DOUT\ [60] $end
$var wire 1 dp \ID_EX|ALT_INV_DOUT\ [59] $end
$var wire 1 ep \ID_EX|ALT_INV_DOUT\ [58] $end
$var wire 1 fp \ID_EX|ALT_INV_DOUT\ [57] $end
$var wire 1 gp \ID_EX|ALT_INV_DOUT\ [56] $end
$var wire 1 hp \ID_EX|ALT_INV_DOUT\ [55] $end
$var wire 1 ip \ID_EX|ALT_INV_DOUT\ [54] $end
$var wire 1 jp \ID_EX|ALT_INV_DOUT\ [53] $end
$var wire 1 kp \ID_EX|ALT_INV_DOUT\ [52] $end
$var wire 1 lp \ID_EX|ALT_INV_DOUT\ [51] $end
$var wire 1 mp \ID_EX|ALT_INV_DOUT\ [50] $end
$var wire 1 np \ID_EX|ALT_INV_DOUT\ [49] $end
$var wire 1 op \ID_EX|ALT_INV_DOUT\ [48] $end
$var wire 1 pp \ID_EX|ALT_INV_DOUT\ [47] $end
$var wire 1 qp \ID_EX|ALT_INV_DOUT\ [46] $end
$var wire 1 rp \ID_EX|ALT_INV_DOUT\ [45] $end
$var wire 1 sp \ID_EX|ALT_INV_DOUT\ [44] $end
$var wire 1 tp \ID_EX|ALT_INV_DOUT\ [43] $end
$var wire 1 up \ID_EX|ALT_INV_DOUT\ [42] $end
$var wire 1 vp \ID_EX|ALT_INV_DOUT\ [41] $end
$var wire 1 wp \ID_EX|ALT_INV_DOUT\ [40] $end
$var wire 1 xp \ID_EX|ALT_INV_DOUT\ [39] $end
$var wire 1 yp \ID_EX|ALT_INV_DOUT\ [38] $end
$var wire 1 zp \ID_EX|ALT_INV_DOUT\ [37] $end
$var wire 1 {p \ID_EX|ALT_INV_DOUT\ [36] $end
$var wire 1 |p \ID_EX|ALT_INV_DOUT\ [35] $end
$var wire 1 }p \ID_EX|ALT_INV_DOUT\ [34] $end
$var wire 1 ~p \ID_EX|ALT_INV_DOUT\ [33] $end
$var wire 1 !q \ID_EX|ALT_INV_DOUT\ [32] $end
$var wire 1 "q \ID_EX|ALT_INV_DOUT\ [31] $end
$var wire 1 #q \ID_EX|ALT_INV_DOUT\ [30] $end
$var wire 1 $q \ID_EX|ALT_INV_DOUT\ [29] $end
$var wire 1 %q \ID_EX|ALT_INV_DOUT\ [28] $end
$var wire 1 &q \ID_EX|ALT_INV_DOUT\ [27] $end
$var wire 1 'q \ID_EX|ALT_INV_DOUT\ [26] $end
$var wire 1 (q \ID_EX|ALT_INV_DOUT\ [25] $end
$var wire 1 )q \ID_EX|ALT_INV_DOUT\ [24] $end
$var wire 1 *q \ID_EX|ALT_INV_DOUT\ [23] $end
$var wire 1 +q \ID_EX|ALT_INV_DOUT\ [22] $end
$var wire 1 ,q \ID_EX|ALT_INV_DOUT\ [21] $end
$var wire 1 -q \ID_EX|ALT_INV_DOUT\ [20] $end
$var wire 1 .q \ID_EX|ALT_INV_DOUT\ [19] $end
$var wire 1 /q \ID_EX|ALT_INV_DOUT\ [18] $end
$var wire 1 0q \ID_EX|ALT_INV_DOUT\ [17] $end
$var wire 1 1q \ID_EX|ALT_INV_DOUT\ [16] $end
$var wire 1 2q \ID_EX|ALT_INV_DOUT\ [15] $end
$var wire 1 3q \ID_EX|ALT_INV_DOUT\ [14] $end
$var wire 1 4q \ID_EX|ALT_INV_DOUT\ [13] $end
$var wire 1 5q \ID_EX|ALT_INV_DOUT\ [12] $end
$var wire 1 6q \ID_EX|ALT_INV_DOUT\ [11] $end
$var wire 1 7q \ID_EX|ALT_INV_DOUT\ [10] $end
$var wire 1 8q \ID_EX|ALT_INV_DOUT\ [9] $end
$var wire 1 9q \ID_EX|ALT_INV_DOUT\ [8] $end
$var wire 1 :q \ID_EX|ALT_INV_DOUT\ [7] $end
$var wire 1 ;q \ID_EX|ALT_INV_DOUT\ [6] $end
$var wire 1 <q \ID_EX|ALT_INV_DOUT\ [5] $end
$var wire 1 =q \ID_EX|ALT_INV_DOUT\ [4] $end
$var wire 1 >q \ID_EX|ALT_INV_DOUT\ [3] $end
$var wire 1 ?q \ID_EX|ALT_INV_DOUT\ [2] $end
$var wire 1 @q \ID_EX|ALT_INV_DOUT\ [1] $end
$var wire 1 Aq \ID_EX|ALT_INV_DOUT\ [0] $end
$var wire 1 Bq \MUX_INFO|ALT_INV_MUX_OUT[22]~31_combout\ $end
$var wire 1 Cq \BLOCO_IF|PC_REG|ALT_INV_DOUT\ [31] $end
$var wire 1 Dq \BLOCO_IF|PC_REG|ALT_INV_DOUT\ [30] $end
$var wire 1 Eq \BLOCO_IF|PC_REG|ALT_INV_DOUT\ [29] $end
$var wire 1 Fq \BLOCO_IF|PC_REG|ALT_INV_DOUT\ [28] $end
$var wire 1 Gq \BLOCO_IF|PC_REG|ALT_INV_DOUT\ [27] $end
$var wire 1 Hq \BLOCO_IF|PC_REG|ALT_INV_DOUT\ [26] $end
$var wire 1 Iq \BLOCO_IF|PC_REG|ALT_INV_DOUT\ [25] $end
$var wire 1 Jq \BLOCO_IF|PC_REG|ALT_INV_DOUT\ [24] $end
$var wire 1 Kq \BLOCO_IF|PC_REG|ALT_INV_DOUT\ [23] $end
$var wire 1 Lq \BLOCO_IF|PC_REG|ALT_INV_DOUT\ [22] $end
$var wire 1 Mq \BLOCO_IF|PC_REG|ALT_INV_DOUT\ [21] $end
$var wire 1 Nq \BLOCO_IF|PC_REG|ALT_INV_DOUT\ [20] $end
$var wire 1 Oq \BLOCO_IF|PC_REG|ALT_INV_DOUT\ [19] $end
$var wire 1 Pq \BLOCO_IF|PC_REG|ALT_INV_DOUT\ [18] $end
$var wire 1 Qq \BLOCO_IF|PC_REG|ALT_INV_DOUT\ [17] $end
$var wire 1 Rq \BLOCO_IF|PC_REG|ALT_INV_DOUT\ [16] $end
$var wire 1 Sq \BLOCO_IF|PC_REG|ALT_INV_DOUT\ [15] $end
$var wire 1 Tq \BLOCO_IF|PC_REG|ALT_INV_DOUT\ [14] $end
$var wire 1 Uq \BLOCO_IF|PC_REG|ALT_INV_DOUT\ [13] $end
$var wire 1 Vq \BLOCO_IF|PC_REG|ALT_INV_DOUT\ [12] $end
$var wire 1 Wq \BLOCO_IF|PC_REG|ALT_INV_DOUT\ [11] $end
$var wire 1 Xq \BLOCO_IF|PC_REG|ALT_INV_DOUT\ [10] $end
$var wire 1 Yq \BLOCO_IF|PC_REG|ALT_INV_DOUT\ [9] $end
$var wire 1 Zq \BLOCO_IF|PC_REG|ALT_INV_DOUT\ [8] $end
$var wire 1 [q \BLOCO_IF|PC_REG|ALT_INV_DOUT\ [7] $end
$var wire 1 \q \BLOCO_IF|PC_REG|ALT_INV_DOUT\ [6] $end
$var wire 1 ]q \BLOCO_IF|PC_REG|ALT_INV_DOUT\ [5] $end
$var wire 1 ^q \BLOCO_IF|PC_REG|ALT_INV_DOUT\ [4] $end
$var wire 1 _q \BLOCO_IF|PC_REG|ALT_INV_DOUT\ [3] $end
$var wire 1 `q \BLOCO_IF|PC_REG|ALT_INV_DOUT\ [2] $end
$var wire 1 aq \BLOCO_IF|PC_REG|ALT_INV_DOUT\ [1] $end
$var wire 1 bq \BLOCO_IF|PC_REG|ALT_INV_DOUT\ [0] $end
$var wire 1 cq \BLOCO_WB|MUX_ULA_MEM|ALT_INV_MUX_OUT[22]~31_combout\ $end
$var wire 1 dq \MUX_INFO|ALT_INV_MUX_OUT[21]~30_combout\ $end
$var wire 1 eq \BLOCO_WB|MUX_ULA_MEM|ALT_INV_MUX_OUT[21]~30_combout\ $end
$var wire 1 fq \MUX_INFO|ALT_INV_MUX_OUT[23]~29_combout\ $end
$var wire 1 gq \BLOCO_WB|MUX_ULA_MEM|ALT_INV_MUX_OUT[23]~29_combout\ $end
$var wire 1 hq \MUX_INFO|ALT_INV_MUX_OUT[20]~28_combout\ $end
$var wire 1 iq \BLOCO_WB|MUX_ULA_MEM|ALT_INV_MUX_OUT[20]~28_combout\ $end
$var wire 1 jq \MUX_INFO|ALT_INV_MUX_OUT[18]~27_combout\ $end
$var wire 1 kq \BLOCO_WB|MUX_ULA_MEM|ALT_INV_MUX_OUT[18]~27_combout\ $end
$var wire 1 lq \MUX_INFO|ALT_INV_MUX_OUT[17]~26_combout\ $end
$var wire 1 mq \BLOCO_WB|MUX_ULA_MEM|ALT_INV_MUX_OUT[17]~26_combout\ $end
$var wire 1 nq \MUX_INFO|ALT_INV_MUX_OUT[19]~25_combout\ $end
$var wire 1 oq \BLOCO_WB|MUX_ULA_MEM|ALT_INV_MUX_OUT[19]~25_combout\ $end
$var wire 1 pq \MUX_INFO|ALT_INV_MUX_OUT[16]~24_combout\ $end
$var wire 1 qq \BLOCO_WB|MUX_ULA_MEM|ALT_INV_MUX_OUT[16]~24_combout\ $end
$var wire 1 rq \MUX_INFO|ALT_INV_MUX_OUT[14]~23_combout\ $end
$var wire 1 sq \BLOCO_WB|MUX_ULA_MEM|ALT_INV_MUX_OUT[14]~23_combout\ $end
$var wire 1 tq \MUX_INFO|ALT_INV_MUX_OUT[13]~22_combout\ $end
$var wire 1 uq \BLOCO_WB|MUX_ULA_MEM|ALT_INV_MUX_OUT[13]~22_combout\ $end
$var wire 1 vq \MUX_INFO|ALT_INV_MUX_OUT[15]~21_combout\ $end
$var wire 1 wq \BLOCO_WB|MUX_ULA_MEM|ALT_INV_MUX_OUT[15]~21_combout\ $end
$var wire 1 xq \MUX_INFO|ALT_INV_MUX_OUT[12]~20_combout\ $end
$var wire 1 yq \BLOCO_WB|MUX_ULA_MEM|ALT_INV_MUX_OUT[12]~20_combout\ $end
$var wire 1 zq \MUX_INFO|ALT_INV_MUX_OUT[10]~19_combout\ $end
$var wire 1 {q \BLOCO_WB|MUX_ULA_MEM|ALT_INV_MUX_OUT[10]~19_combout\ $end
$var wire 1 |q \MUX_INFO|ALT_INV_MUX_OUT[9]~18_combout\ $end
$var wire 1 }q \BLOCO_WB|MUX_ULA_MEM|ALT_INV_MUX_OUT[9]~18_combout\ $end
$var wire 1 ~q \MUX_INFO|ALT_INV_MUX_OUT[11]~17_combout\ $end
$var wire 1 !r \BLOCO_WB|MUX_ULA_MEM|ALT_INV_MUX_OUT[11]~17_combout\ $end
$var wire 1 "r \MUX_INFO|ALT_INV_MUX_OUT[8]~16_combout\ $end
$var wire 1 #r \BLOCO_WB|MUX_ULA_MEM|ALT_INV_MUX_OUT[8]~16_combout\ $end
$var wire 1 $r \MUX_INFO|ALT_INV_MUX_OUT[6]~15_combout\ $end
$var wire 1 %r \BLOCO_WB|MUX_ULA_MEM|ALT_INV_MUX_OUT[6]~15_combout\ $end
$var wire 1 &r \MUX_INFO|ALT_INV_MUX_OUT[5]~14_combout\ $end
$var wire 1 'r \BLOCO_WB|MUX_ULA_MEM|ALT_INV_MUX_OUT[5]~14_combout\ $end
$var wire 1 (r \MUX_INFO|ALT_INV_MUX_OUT[7]~13_combout\ $end
$var wire 1 )r \BLOCO_WB|MUX_ULA_MEM|ALT_INV_MUX_OUT[7]~13_combout\ $end
$var wire 1 *r \MUX_INFO|ALT_INV_MUX_OUT[4]~12_combout\ $end
$var wire 1 +r \BLOCO_WB|MUX_ULA_MEM|ALT_INV_MUX_OUT[4]~12_combout\ $end
$var wire 1 ,r \MUX_INFO|ALT_INV_MUX_OUT[2]~11_combout\ $end
$var wire 1 -r \BLOCO_WB|MUX_ULA_MEM|ALT_INV_MUX_OUT[2]~11_combout\ $end
$var wire 1 .r \MUX_INFO|ALT_INV_MUX_OUT[1]~10_combout\ $end
$var wire 1 /r \BLOCO_WB|MUX_ULA_MEM|ALT_INV_MUX_OUT[1]~10_combout\ $end
$var wire 1 0r \MUX_INFO|ALT_INV_MUX_OUT[3]~9_combout\ $end
$var wire 1 1r \BLOCO_WB|MUX_ULA_MEM|ALT_INV_MUX_OUT[3]~9_combout\ $end
$var wire 1 2r \MUX_INFO|ALT_INV_MUX_OUT[0]~8_combout\ $end
$var wire 1 3r \BLOCO_WB|MUX_ULA_MEM|ALT_INV_MUX_OUT[0]~8_combout\ $end
$var wire 1 4r \BLOCO_EX|ULA1|ALT_INV_Equal0~6_combout\ $end
$var wire 1 5r \BLOCO_EX|ULA1|ALT_INV_Equal0~5_combout\ $end
$var wire 1 6r \BLOCO_EX|ULA1|ALT_INV_Equal0~4_combout\ $end
$var wire 1 7r \BLOCO_EX|ULA1|ALT_INV_Equal0~3_combout\ $end
$var wire 1 8r \BLOCO_EX|ULA1|ALT_INV_Equal0~2_combout\ $end
$var wire 1 9r \BLOCO_EX|ULA1|ALT_INV_Equal0~1_combout\ $end
$var wire 1 :r \BLOCO_EX|ULA1|ALT_INV_Equal0~0_combout\ $end
$var wire 1 ;r \BLOCO_EX|ULA1|ULA4|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\ $end
$var wire 1 <r \BLOCO_EX|ULA1|ULA4|InverterOuNao|ALT_INV_saida_MUX[0]~0_combout\ $end
$var wire 1 =r \BLOCO_EX|ULA1|ULA3|Somador|ALT_INV_cOut~combout\ $end
$var wire 1 >r \BLOCO_EX|ULA1|ULA5|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\ $end
$var wire 1 ?r \BLOCO_EX|ULA1|ULA2|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\ $end
$var wire 1 @r \BLOCO_EX|ULA1|ULA6|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\ $end
$var wire 1 Ar \BLOCO_EX|ULA1|ULA5|Somador|ALT_INV_cOut~combout\ $end
$var wire 1 Br \BLOCO_EX|ULA1|ULA3|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\ $end
$var wire 1 Cr \BLOCO_EX|ULA1|ULA2|Somador|ALT_INV_cOut~combout\ $end
$var wire 1 Dr \BLOCO_EX|ULA1|ULA7|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\ $end
$var wire 1 Er \BLOCO_EX|ULA1|ULA8|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\ $end
$var wire 1 Fr \BLOCO_EX|ULA1|ULA9|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\ $end
$var wire 1 Gr \BLOCO_EX|ULA1|ULA13|MuxOperacao|ALT_INV_MUX_OUT[0]~1_combout\ $end
$var wire 1 Hr \BLOCO_EX|ULA1|ULA13|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\ $end
$var wire 1 Ir \BLOCO_EX|ULA1|ULA13|Somador|ALT_INV_saida~0_combout\ $end
$var wire 1 Jr \BLOCO_EX|ULA1|ULA10|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\ $end
$var wire 1 Kr \BLOCO_EX|ULA1|ULA11|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\ $end
$var wire 1 Lr \BLOCO_EX|ULA1|ULA14|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\ $end
$var wire 1 Mr \BLOCO_EX|ULA1|ULA15|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\ $end
$var wire 1 Nr \BLOCO_EX|ULA1|ULA12|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\ $end
$var wire 1 Or \BLOCO_EX|ULA1|ULA18|MuxOperacao|ALT_INV_MUX_OUT[0]~1_combout\ $end
$var wire 1 Pr \BLOCO_EX|ULA1|ULA18|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\ $end
$var wire 1 Qr \BLOCO_EX|ULA1|ULA18|Somador|ALT_INV_saida~0_combout\ $end
$var wire 1 Rr \BLOCO_EX|ULA1|ULA16|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\ $end
$var wire 1 Sr \BLOCO_EX|ULA1|ULA17|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\ $end
$var wire 1 Tr \BLOCO_EX|ULA1|ULA19|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\ $end
$var wire 1 Ur \BLOCO_EX|ULA1|ULA18|Somador|ALT_INV_cOut~combout\ $end
$var wire 1 Vr \BLOCO_EX|ULA1|ULA22|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\ $end
$var wire 1 Wr \BLOCO_EX|ULA1|ULA20|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\ $end
$var wire 1 Xr \BLOCO_EX|ULA1|ULA21|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\ $end
$var wire 1 Yr \BLOCO_EX|ULA1|ULA23|MuxOperacao|ALT_INV_MUX_OUT[0]~1_combout\ $end
$var wire 1 Zr \BLOCO_EX|ULA1|ULA23|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\ $end
$var wire 1 [r \BLOCO_EX|ULA1|ULA23|Somador|ALT_INV_saida~0_combout\ $end
$var wire 1 \r \BLOCO_EX|ULA1|ULA24|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\ $end
$var wire 1 ]r \BLOCO_EX|ULA1|ULA23|Somador|ALT_INV_cOut~combout\ $end
$var wire 1 ^r \BLOCO_EX|ULA1|ULA1|MuxOperacao|ALT_INV_MUX_OUT[0]~2_combout\ $end
$var wire 1 _r \BLOCO_EX|ULA1|ULA1|MuxOperacao|ALT_INV_MUX_OUT[0]~1_combout\ $end
$var wire 1 `r \BLOCO_EX|ULA1|ULA1|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\ $end
$var wire 1 ar \BLOCO_WB|MUX_ULA_MEM|ALT_INV_MUX_OUT[31]~7_combout\ $end
$var wire 1 br \BLOCO_EX|ULA1|ULA32|MuxOperacao|ALT_INV_MUX_OUT[0]~1_combout\ $end
$var wire 1 cr \BLOCO_EX|ULA1|ULA32|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\ $end
$var wire 1 dr \BLOCO_EX|ULA1|ULA32|Somador|ALT_INV_saida~0_combout\ $end
$var wire 1 er \BLOCO_EX|ULA1|ULA32|InverterOuNao|ALT_INV_saida_MUX[0]~0_combout\ $end
$var wire 1 fr \BLOCO_WB|MUX_ULA_MEM|ALT_INV_MUX_OUT[30]~6_combout\ $end
$var wire 1 gr \BLOCO_EX|ULA1|ULA31|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\ $end
$var wire 1 hr \BLOCO_EX|ULA1|ULA31|InverterOuNao|ALT_INV_saida_MUX[0]~0_combout\ $end
$var wire 1 ir \BLOCO_EX|ULA1|ULA30|Somador|ALT_INV_cOut~combout\ $end
$var wire 1 jr \BLOCO_WB|MUX_ULA_MEM|ALT_INV_MUX_OUT[29]~5_combout\ $end
$var wire 1 kr \BLOCO_EX|ULA1|ULA30|MuxOperacao|ALT_INV_MUX_OUT[0]~1_combout\ $end
$var wire 1 lr \BLOCO_EX|ULA1|ULA30|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\ $end
$var wire 1 mr \BLOCO_EX|ULA1|ULA30|Somador|ALT_INV_saida~0_combout\ $end
$var wire 1 nr \BLOCO_EX|ULA1|ULA30|InverterOuNao|ALT_INV_saida_MUX[0]~0_combout\ $end
$var wire 1 or \BLOCO_WB|MUX_ULA_MEM|ALT_INV_MUX_OUT[28]~4_combout\ $end
$var wire 1 pr \BLOCO_EX|ULA1|ULA29|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\ $end
$var wire 1 qr \BLOCO_EX|ULA1|ULA29|InverterOuNao|ALT_INV_saida_MUX[0]~0_combout\ $end
$var wire 1 rr \BLOCO_EX|ULA1|ULA28|Somador|ALT_INV_cOut~combout\ $end
$var wire 1 sr \BLOCO_WB|MUX_ULA_MEM|ALT_INV_MUX_OUT[27]~3_combout\ $end
$var wire 1 tr \BLOCO_EX|ULA1|ULA28|MuxOperacao|ALT_INV_MUX_OUT[0]~1_combout\ $end
$var wire 1 ur \BLOCO_EX|ULA1|ULA28|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\ $end
$var wire 1 vr \BLOCO_EX|ULA1|ULA28|Somador|ALT_INV_saida~0_combout\ $end
$var wire 1 wr \BLOCO_EX|ULA1|ULA28|InverterOuNao|ALT_INV_saida_MUX[0]~0_combout\ $end
$var wire 1 xr \BLOCO_EX|ULA1|ULA11|MuxOperacao|ALT_INV_Equal2~0_combout\ $end
$var wire 1 yr \BLOCO_WB|MUX_ULA_MEM|ALT_INV_MUX_OUT[26]~2_combout\ $end
$var wire 1 zr \BLOCO_EX|ULA1|ULA27|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\ $end
$var wire 1 {r \BLOCO_EX|ULA1|ULA27|InverterOuNao|ALT_INV_saida_MUX[0]~0_combout\ $end
$var wire 1 |r \BLOCO_EX|ULA1|ULA26|Somador|ALT_INV_cOut~combout\ $end
$var wire 1 }r \BLOCO_WB|MUX_ULA_MEM|ALT_INV_MUX_OUT[25]~1_combout\ $end
$var wire 1 ~r \BLOCO_EX|ULA1|ULA26|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\ $end
$var wire 1 !s \BLOCO_EX|ULA1|ULA26|InverterOuNao|ALT_INV_saida_MUX[0]~0_combout\ $end
$var wire 1 "s \BLOCO_WB|MUX_ULA_MEM|ALT_INV_MUX_OUT[24]~0_combout\ $end
$var wire 1 #s \BLOCO_EX|ULA1|ULA25|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\ $end
$var wire 1 $s \BLOCO_EX|ULA1|ULA25|InverterOuNao|ALT_INV_saida_MUX[0]~0_combout\ $end
$var wire 1 %s \BLOCO_EX|ULA1|ULA24|Somador|ALT_INV_cOut~1_combout\ $end
$var wire 1 &s \BLOCO_EX|ULA1|ULA24|Somador|ALT_INV_cOut~0_combout\ $end
$var wire 1 's \BLOCO_EX|ULA1|ULA24|Somador|ALT_INV_saida~0_combout\ $end
$var wire 1 (s \BLOCO_EX|ULA1|ULA24|InverterOuNao|ALT_INV_saida_MUX[0]~0_combout\ $end
$var wire 1 )s \BLOCO_EX|ULA1|ULA23|InverterOuNao|ALT_INV_saida_MUX[0]~0_combout\ $end
$var wire 1 *s \BLOCO_EX|ULA1|ULA22|InverterOuNao|ALT_INV_saida_MUX[0]~0_combout\ $end
$var wire 1 +s \BLOCO_EX|ULA1|ULA21|Somador|ALT_INV_cOut~combout\ $end
$var wire 1 ,s \BLOCO_EX|ULA1|ULA21|InverterOuNao|ALT_INV_saida_MUX[0]~0_combout\ $end
$var wire 1 -s \BLOCO_EX|ULA1|ULA20|InverterOuNao|ALT_INV_saida_MUX[0]~0_combout\ $end
$var wire 1 .s \BLOCO_EX|ULA1|ULA19|Somador|ALT_INV_cOut~1_combout\ $end
$var wire 1 /s \BLOCO_EX|ULA1|ULA19|Somador|ALT_INV_cOut~0_combout\ $end
$var wire 1 0s \BLOCO_EX|ULA1|ULA19|Somador|ALT_INV_saida~0_combout\ $end
$var wire 1 1s \BLOCO_EX|ULA1|ULA19|InverterOuNao|ALT_INV_saida_MUX[0]~0_combout\ $end
$var wire 1 2s \BLOCO_EX|ULA1|ULA18|InverterOuNao|ALT_INV_saida_MUX[0]~0_combout\ $end
$var wire 1 3s \BLOCO_EX|ULA1|ULA17|InverterOuNao|ALT_INV_saida_MUX[0]~0_combout\ $end
$var wire 1 4s \BLOCO_EX|ULA1|ULA16|Somador|ALT_INV_cOut~combout\ $end
$var wire 1 5s \BLOCO_EX|ULA1|ULA16|InverterOuNao|ALT_INV_saida_MUX[0]~0_combout\ $end
$var wire 1 6s \BLOCO_EX|ULA1|ULA15|InverterOuNao|ALT_INV_saida_MUX[0]~0_combout\ $end
$var wire 1 7s \BLOCO_EX|ULA1|ULA14|Somador|ALT_INV_cOut~1_combout\ $end
$var wire 1 8s \BLOCO_EX|ULA1|ULA14|Somador|ALT_INV_cOut~0_combout\ $end
$var wire 1 9s \BLOCO_EX|ULA1|ULA14|Somador|ALT_INV_saida~0_combout\ $end
$var wire 1 :s \BLOCO_EX|ULA1|ULA13|InverterOuNao|ALT_INV_saida_MUX[0]~0_combout\ $end
$var wire 1 ;s \BLOCO_EX|ULA1|ULA12|InverterOuNao|ALT_INV_saida_MUX[0]~0_combout\ $end
$var wire 1 <s \BLOCO_EX|ULA1|ULA11|Somador|ALT_INV_cOut~combout\ $end
$var wire 1 =s \BLOCO_EX|ULA1|ULA11|InverterOuNao|ALT_INV_saida_MUX[0]~0_combout\ $end
$var wire 1 >s \BLOCO_EX|ULA1|ULA10|InverterOuNao|ALT_INV_saida_MUX[0]~0_combout\ $end
$var wire 1 ?s \BLOCO_EX|ULA1|ULA9|Somador|ALT_INV_cOut~1_combout\ $end
$var wire 1 @s \BLOCO_EX|ULA1|ULA9|Somador|ALT_INV_cOut~0_combout\ $end
$var wire 1 As \BLOCO_EX|ULA1|ULA9|Somador|ALT_INV_saida~0_combout\ $end
$var wire 1 Bs \BLOCO_EX|ULA1|ULA8|InverterOuNao|ALT_INV_saida_MUX[0]~0_combout\ $end
$var wire 1 Cs \BLOCO_EX|ULA1|ULA7|InverterOuNao|ALT_INV_saida_MUX[0]~0_combout\ $end
$var wire 1 Ds \BLOCO_EX|ULA1|ULA6|Somador|ALT_INV_cOut~combout\ $end
$var wire 1 Es \BLOCO_EX|ULA1|ULA6|InverterOuNao|ALT_INV_saida_MUX[0]~0_combout\ $end
$var wire 1 Fs \BLOCO_EX|ULA1|ULA5|InverterOuNao|ALT_INV_saida_MUX[0]~0_combout\ $end
$var wire 1 Gs \BLOCO_EX|ULA1|ULA4|Somador|ALT_INV_cOut~1_combout\ $end
$var wire 1 Hs \BLOCO_EX|ULA1|ULA4|Somador|ALT_INV_cOut~0_combout\ $end
$var wire 1 Is \BLOCO_EX|ULA1|ULA4|Somador|ALT_INV_saida~0_combout\ $end
$var wire 1 Js \BLOCO_EX|ULA1|ULA3|InverterOuNao|ALT_INV_saida_MUX[0]~0_combout\ $end
$var wire 1 Ks \BLOCO_EX|ULA1|ULA2|InverterOuNao|ALT_INV_saida_MUX[0]~0_combout\ $end
$var wire 1 Ls \BLOCO_EX|ULA1|ULA1|Somador|ALT_INV_cOut~combout\ $end
$var wire 1 Ms \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[0]~359_combout\ $end
$var wire 1 Ns \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[1]~355_combout\ $end
$var wire 1 Os \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[22]~351_combout\ $end
$var wire 1 Ps \BLOCO_IF|Somador1|ALT_INV_Add0~117_sumout\ $end
$var wire 1 Qs \BLOCO_IF|Somador1|ALT_INV_Add0~113_sumout\ $end
$var wire 1 Rs \BLOCO_IF|Somador1|ALT_INV_Add0~109_sumout\ $end
$var wire 1 Ss \BLOCO_IF|Somador1|ALT_INV_Add0~105_sumout\ $end
$var wire 1 Ts \BLOCO_IF|Somador1|ALT_INV_Add0~101_sumout\ $end
$var wire 1 Us \BLOCO_IF|Somador1|ALT_INV_Add0~97_sumout\ $end
$var wire 1 Vs \BLOCO_IF|Somador1|ALT_INV_Add0~93_sumout\ $end
$var wire 1 Ws \BLOCO_IF|Somador1|ALT_INV_Add0~89_sumout\ $end
$var wire 1 Xs \BLOCO_IF|Somador1|ALT_INV_Add0~85_sumout\ $end
$var wire 1 Ys \BLOCO_IF|Somador1|ALT_INV_Add0~81_sumout\ $end
$var wire 1 Zs \BLOCO_IF|Somador1|ALT_INV_Add0~77_sumout\ $end
$var wire 1 [s \BLOCO_IF|Somador1|ALT_INV_Add0~73_sumout\ $end
$var wire 1 \s \BLOCO_IF|Somador1|ALT_INV_Add0~69_sumout\ $end
$var wire 1 ]s \BLOCO_IF|Somador1|ALT_INV_Add0~65_sumout\ $end
$var wire 1 ^s \BLOCO_IF|Somador1|ALT_INV_Add0~61_sumout\ $end
$var wire 1 _s \BLOCO_IF|Somador1|ALT_INV_Add0~57_sumout\ $end
$var wire 1 `s \BLOCO_IF|Somador1|ALT_INV_Add0~53_sumout\ $end
$var wire 1 as \BLOCO_IF|Somador1|ALT_INV_Add0~49_sumout\ $end
$var wire 1 bs \BLOCO_IF|Somador1|ALT_INV_Add0~45_sumout\ $end
$var wire 1 cs \BLOCO_IF|Somador1|ALT_INV_Add0~41_sumout\ $end
$var wire 1 ds \BLOCO_IF|Somador1|ALT_INV_Add0~37_sumout\ $end
$var wire 1 es \BLOCO_IF|Somador1|ALT_INV_Add0~33_sumout\ $end
$var wire 1 fs \BLOCO_IF|Somador1|ALT_INV_Add0~29_sumout\ $end
$var wire 1 gs \BLOCO_IF|Somador1|ALT_INV_Add0~25_sumout\ $end
$var wire 1 hs \BLOCO_IF|Somador1|ALT_INV_Add0~21_sumout\ $end
$var wire 1 is \BLOCO_IF|Somador1|ALT_INV_Add0~17_sumout\ $end
$var wire 1 js \BLOCO_IF|Somador1|ALT_INV_Add0~13_sumout\ $end
$var wire 1 ks \BLOCO_IF|Somador1|ALT_INV_Add0~9_sumout\ $end
$var wire 1 ls \BLOCO_IF|Somador1|ALT_INV_Add0~5_sumout\ $end
$var wire 1 ms \BLOCO_IF|Somador1|ALT_INV_Add0~1_sumout\ $end
$var wire 1 ns \ALT_INV_CLOCK_50~input_o\ $end
$var wire 1 os \ALT_INV_SW[1]~input_o\ $end
$var wire 1 ps \ALT_INV_SW[0]~input_o\ $end
$var wire 1 qs \BLOCO_ID|MUX_FUNCT_OPCODE|ALT_INV_saida_MUX[0]~9_combout\ $end
$var wire 1 rs \BLOCO_ID|MUX_FUNCT_OPCODE|ALT_INV_saida_MUX[2]~4_combout\ $end
$var wire 1 ss \BLOCO_ID|MUX_FUNCT_OPCODE|ALT_INV_saida_MUX[2]~3_combout\ $end
$var wire 1 ts \BLOCO_ID|decoderInstru1|ALT_INV_OUTPUT[13]~13_combout\ $end
$var wire 1 us \BLOCO_ID|decoderInstru1|ALT_INV_OUTPUT[13]~12_combout\ $end
$var wire 1 vs \BLOCO_ID|decoderInstru1|ALT_INV_OUTPUT[13]~11_combout\ $end
$var wire 1 ws \BLOCO_EX|ULA1|ULA9|MuxOperacao|ALT_INV_MUX_OUT[0]~4_combout\ $end
$var wire 1 xs \BLOCO_EX|ULA1|ULA9|MuxOperacao|ALT_INV_MUX_OUT[0]~3_combout\ $end
$var wire 1 ys \BLOCO_EX|ULA1|ULA9|MuxOperacao|ALT_INV_MUX_OUT[0]~2_combout\ $end
$var wire 1 zs \BLOCO_EX|ULA1|ULA9|MuxOperacao|ALT_INV_MUX_OUT[0]~1_combout\ $end
$var wire 1 {s \BLOCO_EX|ULA1|ULA14|MuxOperacao|ALT_INV_MUX_OUT[0]~4_combout\ $end
$var wire 1 |s \BLOCO_EX|ULA1|ULA14|MuxOperacao|ALT_INV_MUX_OUT[0]~3_combout\ $end
$var wire 1 }s \BLOCO_EX|ULA1|ULA14|MuxOperacao|ALT_INV_MUX_OUT[0]~2_combout\ $end
$var wire 1 ~s \BLOCO_EX|ULA1|ULA14|MuxOperacao|ALT_INV_MUX_OUT[0]~1_combout\ $end
$var wire 1 !t \BLOCO_EX|ULA1|ULA30|Somador|ALT_INV_cOut~1_combout\ $end
$var wire 1 "t \BLOCO_EX|ULA1|ULA30|Somador|ALT_INV_cOut~0_combout\ $end
$var wire 1 #t \BLOCO_EX|ULA1|ULA16|MuxOperacao|ALT_INV_MUX_OUT[0]~2_combout\ $end
$var wire 1 $t \BLOCO_EX|ULA1|ULA16|MuxOperacao|ALT_INV_MUX_OUT[0]~1_combout\ $end
$var wire 1 %t \BLOCO_EX|ULA1|ULA21|MuxOperacao|ALT_INV_MUX_OUT[0]~2_combout\ $end
$var wire 1 &t \BLOCO_EX|ULA1|ULA21|MuxOperacao|ALT_INV_MUX_OUT[0]~1_combout\ $end
$var wire 1 't \BLOCO_EX|ULA1|ULA11|MuxOperacao|ALT_INV_MUX_OUT[0]~2_combout\ $end
$var wire 1 (t \BLOCO_EX|ULA1|ULA11|MuxOperacao|ALT_INV_MUX_OUT[0]~1_combout\ $end
$var wire 1 )t \BLOCO_EX|ULA1|ULA26|MuxOperacao|ALT_INV_MUX_OUT[0]~2_combout\ $end
$var wire 1 *t \BLOCO_EX|ULA1|ULA26|MuxOperacao|ALT_INV_MUX_OUT[0]~1_combout\ $end
$var wire 1 +t \BLOCO_EX|ULA1|ULA1|MuxOperacao|ALT_INV_MUX_OUT[0]~4_combout\ $end
$var wire 1 ,t \BLOCO_EX|ULA1|ULA1|MuxOperacao|ALT_INV_MUX_OUT[0]~3_combout\ $end
$var wire 1 -t \MUX_JR|ALT_INV_saida_MUX[22]~30_combout\ $end
$var wire 1 .t \BLOCO_EX|ULA1|ULA8|MuxOperacao|ALT_INV_MUX_OUT[0]~1_combout\ $end
$var wire 1 /t \BLOCO_MEM|RAM1|ALT_INV_Decoder0~93_combout\ $end
$var wire 1 0t \BLOCO_MEM|RAM1|ALT_INV_Decoder0~90_combout\ $end
$var wire 1 1t \BLOCO_MEM|RAM1|ALT_INV_Decoder0~87_combout\ $end
$var wire 1 2t \BLOCO_MEM|RAM1|ALT_INV_Decoder0~84_combout\ $end
$var wire 1 3t \BLOCO_MEM|RAM1|ALT_INV_Decoder0~81_combout\ $end
$var wire 1 4t \BLOCO_MEM|RAM1|ALT_INV_Decoder0~78_combout\ $end
$var wire 1 5t \BLOCO_MEM|RAM1|ALT_INV_Decoder0~75_combout\ $end
$var wire 1 6t \BLOCO_MEM|RAM1|ALT_INV_Decoder0~72_combout\ $end
$var wire 1 7t \BLOCO_MEM|RAM1|ALT_INV_Decoder0~69_combout\ $end
$var wire 1 8t \BLOCO_MEM|RAM1|ALT_INV_Decoder0~66_combout\ $end
$var wire 1 9t \BLOCO_MEM|RAM1|ALT_INV_Decoder0~63_combout\ $end
$var wire 1 :t \BLOCO_MEM|RAM1|ALT_INV_Decoder0~60_combout\ $end
$var wire 1 ;t \BLOCO_MEM|RAM1|ALT_INV_Decoder0~57_combout\ $end
$var wire 1 <t \BLOCO_MEM|RAM1|ALT_INV_Decoder0~54_combout\ $end
$var wire 1 =t \BLOCO_MEM|RAM1|ALT_INV_Decoder0~51_combout\ $end
$var wire 1 >t \BLOCO_MEM|RAM1|ALT_INV_Decoder0~48_combout\ $end
$var wire 1 ?t \BLOCO_MEM|RAM1|ALT_INV_Decoder0~45_combout\ $end
$var wire 1 @t \BLOCO_MEM|RAM1|ALT_INV_Decoder0~42_combout\ $end
$var wire 1 At \BLOCO_MEM|RAM1|ALT_INV_Decoder0~39_combout\ $end
$var wire 1 Bt \BLOCO_MEM|RAM1|ALT_INV_Decoder0~36_combout\ $end
$var wire 1 Ct \BLOCO_MEM|RAM1|ALT_INV_Decoder0~33_combout\ $end
$var wire 1 Dt \BLOCO_MEM|RAM1|ALT_INV_Decoder0~30_combout\ $end
$var wire 1 Et \BLOCO_MEM|RAM1|ALT_INV_Decoder0~27_combout\ $end
$var wire 1 Ft \BLOCO_MEM|RAM1|ALT_INV_Decoder0~24_combout\ $end
$var wire 1 Gt \BLOCO_MEM|RAM1|ALT_INV_Decoder0~21_combout\ $end
$var wire 1 Ht \BLOCO_MEM|RAM1|ALT_INV_Decoder0~18_combout\ $end
$var wire 1 It \BLOCO_MEM|RAM1|ALT_INV_Decoder0~15_combout\ $end
$var wire 1 Jt \BLOCO_MEM|RAM1|ALT_INV_Decoder0~12_combout\ $end
$var wire 1 Kt \BLOCO_MEM|RAM1|ALT_INV_Decoder0~9_combout\ $end
$var wire 1 Lt \BLOCO_MEM|RAM1|ALT_INV_Decoder0~6_combout\ $end
$var wire 1 Mt \BLOCO_MEM|RAM1|ALT_INV_Decoder0~3_combout\ $end
$var wire 1 Nt \BLOCO_MEM|RAM1|ALT_INV_Decoder0~0_combout\ $end
$var wire 1 Ot \BLOCO_IF|ROM1|ALT_INV_Mux3~0_combout\ $end
$var wire 1 Pt \BLOCO_MEM|RAM1|ALT_INV_Mux9~20_combout\ $end
$var wire 1 Qt \BLOCO_MEM|RAM1|ALT_INV_Mux9~19_combout\ $end
$var wire 1 Rt \BLOCO_MEM|RAM1|ALT_INV_Mux9~18_combout\ $end
$var wire 1 St \BLOCO_MEM|RAM1|ALT_INV_memRAM[63][22]~q\ $end
$var wire 1 Tt \BLOCO_MEM|RAM1|ALT_INV_memRAM[31][22]~q\ $end
$var wire 1 Ut \BLOCO_MEM|RAM1|ALT_INV_memRAM[62][22]~q\ $end
$var wire 1 Vt \BLOCO_MEM|RAM1|ALT_INV_memRAM[30][22]~q\ $end
$var wire 1 Wt \BLOCO_MEM|RAM1|ALT_INV_Mux9~17_combout\ $end
$var wire 1 Xt \BLOCO_MEM|RAM1|ALT_INV_memRAM[47][22]~q\ $end
$var wire 1 Yt \BLOCO_MEM|RAM1|ALT_INV_memRAM[15][22]~q\ $end
$var wire 1 Zt \BLOCO_MEM|RAM1|ALT_INV_memRAM[46][22]~q\ $end
$var wire 1 [t \BLOCO_MEM|RAM1|ALT_INV_memRAM[14][22]~q\ $end
$var wire 1 \t \BLOCO_MEM|RAM1|ALT_INV_Mux9~16_combout\ $end
$var wire 1 ]t \BLOCO_MEM|RAM1|ALT_INV_memRAM[61][22]~q\ $end
$var wire 1 ^t \BLOCO_MEM|RAM1|ALT_INV_memRAM[29][22]~q\ $end
$var wire 1 _t \BLOCO_MEM|RAM1|ALT_INV_memRAM[60][22]~q\ $end
$var wire 1 `t \BLOCO_MEM|RAM1|ALT_INV_memRAM[28][22]~q\ $end
$var wire 1 at \BLOCO_MEM|RAM1|ALT_INV_Mux9~15_combout\ $end
$var wire 1 bt \BLOCO_MEM|RAM1|ALT_INV_memRAM[45][22]~q\ $end
$var wire 1 ct \BLOCO_MEM|RAM1|ALT_INV_memRAM[13][22]~q\ $end
$var wire 1 dt \BLOCO_MEM|RAM1|ALT_INV_memRAM[44][22]~q\ $end
$var wire 1 et \BLOCO_MEM|RAM1|ALT_INV_memRAM[12][22]~q\ $end
$var wire 1 ft \BLOCO_MEM|RAM1|ALT_INV_Mux9~14_combout\ $end
$var wire 1 gt \BLOCO_MEM|RAM1|ALT_INV_Mux9~13_combout\ $end
$var wire 1 ht \BLOCO_MEM|RAM1|ALT_INV_memRAM[59][22]~q\ $end
$var wire 1 it \BLOCO_MEM|RAM1|ALT_INV_memRAM[27][22]~q\ $end
$var wire 1 jt \BLOCO_MEM|RAM1|ALT_INV_memRAM[57][22]~q\ $end
$var wire 1 kt \BLOCO_MEM|RAM1|ALT_INV_memRAM[25][22]~q\ $end
$var wire 1 lt \BLOCO_MEM|RAM1|ALT_INV_Mux9~12_combout\ $end
$var wire 1 mt \BLOCO_MEM|RAM1|ALT_INV_memRAM[58][22]~q\ $end
$var wire 1 nt \BLOCO_MEM|RAM1|ALT_INV_memRAM[26][22]~q\ $end
$var wire 1 ot \BLOCO_MEM|RAM1|ALT_INV_memRAM[56][22]~q\ $end
$var wire 1 pt \BLOCO_MEM|RAM1|ALT_INV_memRAM[24][22]~q\ $end
$var wire 1 qt \BLOCO_MEM|RAM1|ALT_INV_Mux9~11_combout\ $end
$var wire 1 rt \BLOCO_MEM|RAM1|ALT_INV_memRAM[43][22]~q\ $end
$var wire 1 st \BLOCO_MEM|RAM1|ALT_INV_memRAM[11][22]~q\ $end
$var wire 1 tt \BLOCO_MEM|RAM1|ALT_INV_memRAM[41][22]~q\ $end
$var wire 1 ut \BLOCO_MEM|RAM1|ALT_INV_memRAM[9][22]~q\ $end
$var wire 1 vt \BLOCO_MEM|RAM1|ALT_INV_Mux9~10_combout\ $end
$var wire 1 wt \BLOCO_MEM|RAM1|ALT_INV_memRAM[42][22]~q\ $end
$var wire 1 xt \BLOCO_MEM|RAM1|ALT_INV_memRAM[10][22]~q\ $end
$var wire 1 yt \BLOCO_MEM|RAM1|ALT_INV_memRAM[40][22]~q\ $end
$var wire 1 zt \BLOCO_MEM|RAM1|ALT_INV_memRAM[8][22]~q\ $end
$var wire 1 {t \BLOCO_MEM|RAM1|ALT_INV_Mux9~9_combout\ $end
$var wire 1 |t \BLOCO_MEM|RAM1|ALT_INV_Mux9~8_combout\ $end
$var wire 1 }t \BLOCO_MEM|RAM1|ALT_INV_memRAM[55][22]~q\ $end
$var wire 1 ~t \BLOCO_MEM|RAM1|ALT_INV_memRAM[23][22]~q\ $end
$var wire 1 !u \BLOCO_MEM|RAM1|ALT_INV_memRAM[54][22]~q\ $end
$var wire 1 "u \BLOCO_MEM|RAM1|ALT_INV_memRAM[22][22]~q\ $end
$var wire 1 #u \BLOCO_MEM|RAM1|ALT_INV_Mux9~7_combout\ $end
$var wire 1 $u \BLOCO_MEM|RAM1|ALT_INV_memRAM[53][22]~q\ $end
$var wire 1 %u \BLOCO_MEM|RAM1|ALT_INV_memRAM[21][22]~q\ $end
$var wire 1 &u \BLOCO_MEM|RAM1|ALT_INV_memRAM[52][22]~q\ $end
$var wire 1 'u \BLOCO_MEM|RAM1|ALT_INV_memRAM[20][22]~q\ $end
$var wire 1 (u \BLOCO_MEM|RAM1|ALT_INV_Mux9~6_combout\ $end
$var wire 1 )u \BLOCO_MEM|RAM1|ALT_INV_memRAM[39][22]~q\ $end
$var wire 1 *u \BLOCO_MEM|RAM1|ALT_INV_memRAM[7][22]~q\ $end
$var wire 1 +u \BLOCO_MEM|RAM1|ALT_INV_memRAM[38][22]~q\ $end
$var wire 1 ,u \BLOCO_MEM|RAM1|ALT_INV_memRAM[6][22]~q\ $end
$var wire 1 -u \BLOCO_MEM|RAM1|ALT_INV_Mux9~5_combout\ $end
$var wire 1 .u \BLOCO_MEM|RAM1|ALT_INV_memRAM[37][22]~q\ $end
$var wire 1 /u \BLOCO_MEM|RAM1|ALT_INV_memRAM[5][22]~q\ $end
$var wire 1 0u \BLOCO_MEM|RAM1|ALT_INV_memRAM[36][22]~q\ $end
$var wire 1 1u \BLOCO_MEM|RAM1|ALT_INV_memRAM[4][22]~q\ $end
$var wire 1 2u \BLOCO_MEM|RAM1|ALT_INV_Mux9~4_combout\ $end
$var wire 1 3u \BLOCO_MEM|RAM1|ALT_INV_Mux9~3_combout\ $end
$var wire 1 4u \BLOCO_MEM|RAM1|ALT_INV_memRAM[51][22]~q\ $end
$var wire 1 5u \BLOCO_MEM|RAM1|ALT_INV_memRAM[19][22]~q\ $end
$var wire 1 6u \BLOCO_MEM|RAM1|ALT_INV_memRAM[49][22]~q\ $end
$var wire 1 7u \BLOCO_MEM|RAM1|ALT_INV_memRAM[17][22]~q\ $end
$var wire 1 8u \BLOCO_MEM|RAM1|ALT_INV_Mux9~2_combout\ $end
$var wire 1 9u \BLOCO_MEM|RAM1|ALT_INV_memRAM[50][22]~q\ $end
$var wire 1 :u \BLOCO_MEM|RAM1|ALT_INV_memRAM[18][22]~q\ $end
$var wire 1 ;u \BLOCO_MEM|RAM1|ALT_INV_memRAM[48][22]~q\ $end
$var wire 1 <u \BLOCO_MEM|RAM1|ALT_INV_memRAM[16][22]~q\ $end
$var wire 1 =u \BLOCO_MEM|RAM1|ALT_INV_Mux9~1_combout\ $end
$var wire 1 >u \BLOCO_MEM|RAM1|ALT_INV_memRAM[35][22]~q\ $end
$var wire 1 ?u \BLOCO_MEM|RAM1|ALT_INV_memRAM[3][22]~q\ $end
$var wire 1 @u \BLOCO_MEM|RAM1|ALT_INV_memRAM[33][22]~q\ $end
$var wire 1 Au \BLOCO_MEM|RAM1|ALT_INV_memRAM[1][22]~q\ $end
$var wire 1 Bu \BLOCO_MEM|RAM1|ALT_INV_Mux9~0_combout\ $end
$var wire 1 Cu \BLOCO_MEM|RAM1|ALT_INV_memRAM[34][22]~q\ $end
$var wire 1 Du \BLOCO_MEM|RAM1|ALT_INV_memRAM[2][22]~q\ $end
$var wire 1 Eu \BLOCO_MEM|RAM1|ALT_INV_memRAM[32][22]~q\ $end
$var wire 1 Fu \BLOCO_MEM|RAM1|ALT_INV_memRAM[0][22]~q\ $end
$var wire 1 Gu \BLOCO_MEM|RAM1|ALT_INV_Mux10~20_combout\ $end
$var wire 1 Hu \BLOCO_MEM|RAM1|ALT_INV_Mux10~19_combout\ $end
$var wire 1 Iu \BLOCO_MEM|RAM1|ALT_INV_Mux10~18_combout\ $end
$var wire 1 Ju \BLOCO_MEM|RAM1|ALT_INV_memRAM[63][21]~q\ $end
$var wire 1 Ku \BLOCO_MEM|RAM1|ALT_INV_memRAM[31][21]~q\ $end
$var wire 1 Lu \BLOCO_MEM|RAM1|ALT_INV_memRAM[47][21]~q\ $end
$var wire 1 Mu \BLOCO_MEM|RAM1|ALT_INV_memRAM[15][21]~q\ $end
$var wire 1 Nu \BLOCO_MEM|RAM1|ALT_INV_Mux10~17_combout\ $end
$var wire 1 Ou \BLOCO_MEM|RAM1|ALT_INV_memRAM[55][21]~q\ $end
$var wire 1 Pu \BLOCO_MEM|RAM1|ALT_INV_memRAM[23][21]~q\ $end
$var wire 1 Qu \BLOCO_MEM|RAM1|ALT_INV_memRAM[39][21]~q\ $end
$var wire 1 Ru \BLOCO_MEM|RAM1|ALT_INV_memRAM[7][21]~q\ $end
$var wire 1 Su \BLOCO_MEM|RAM1|ALT_INV_Mux10~16_combout\ $end
$var wire 1 Tu \BLOCO_MEM|RAM1|ALT_INV_memRAM[59][21]~q\ $end
$var wire 1 Uu \BLOCO_MEM|RAM1|ALT_INV_memRAM[27][21]~q\ $end
$var wire 1 Vu \BLOCO_MEM|RAM1|ALT_INV_memRAM[43][21]~q\ $end
$var wire 1 Wu \BLOCO_MEM|RAM1|ALT_INV_memRAM[11][21]~q\ $end
$var wire 1 Xu \BLOCO_MEM|RAM1|ALT_INV_Mux10~15_combout\ $end
$var wire 1 Yu \BLOCO_MEM|RAM1|ALT_INV_memRAM[51][21]~q\ $end
$var wire 1 Zu \BLOCO_MEM|RAM1|ALT_INV_memRAM[19][21]~q\ $end
$var wire 1 [u \BLOCO_MEM|RAM1|ALT_INV_memRAM[35][21]~q\ $end
$var wire 1 \u \BLOCO_MEM|RAM1|ALT_INV_memRAM[3][21]~q\ $end
$var wire 1 ]u \BLOCO_MEM|RAM1|ALT_INV_Mux10~14_combout\ $end
$var wire 1 ^u \BLOCO_MEM|RAM1|ALT_INV_Mux10~13_combout\ $end
$var wire 1 _u \BLOCO_MEM|RAM1|ALT_INV_memRAM[62][21]~q\ $end
$var wire 1 `u \BLOCO_MEM|RAM1|ALT_INV_memRAM[54][21]~q\ $end
$var wire 1 au \BLOCO_MEM|RAM1|ALT_INV_memRAM[30][21]~q\ $end
$var wire 1 bu \BLOCO_MEM|RAM1|ALT_INV_memRAM[22][21]~q\ $end
$var wire 1 cu \BLOCO_MEM|RAM1|ALT_INV_Mux10~12_combout\ $end
$var wire 1 du \BLOCO_MEM|RAM1|ALT_INV_memRAM[58][21]~q\ $end
$var wire 1 eu \BLOCO_MEM|RAM1|ALT_INV_memRAM[50][21]~q\ $end
$var wire 1 fu \BLOCO_MEM|RAM1|ALT_INV_memRAM[26][21]~q\ $end
$var wire 1 gu \BLOCO_MEM|RAM1|ALT_INV_memRAM[18][21]~q\ $end
$var wire 1 hu \BLOCO_MEM|RAM1|ALT_INV_Mux10~11_combout\ $end
$var wire 1 iu \BLOCO_MEM|RAM1|ALT_INV_memRAM[46][21]~q\ $end
$var wire 1 ju \BLOCO_MEM|RAM1|ALT_INV_memRAM[38][21]~q\ $end
$var wire 1 ku \BLOCO_MEM|RAM1|ALT_INV_memRAM[14][21]~q\ $end
$var wire 1 lu \BLOCO_MEM|RAM1|ALT_INV_memRAM[6][21]~q\ $end
$var wire 1 mu \BLOCO_MEM|RAM1|ALT_INV_Mux10~10_combout\ $end
$var wire 1 nu \BLOCO_MEM|RAM1|ALT_INV_memRAM[42][21]~q\ $end
$var wire 1 ou \BLOCO_MEM|RAM1|ALT_INV_memRAM[34][21]~q\ $end
$var wire 1 pu \BLOCO_MEM|RAM1|ALT_INV_memRAM[10][21]~q\ $end
$var wire 1 qu \BLOCO_MEM|RAM1|ALT_INV_memRAM[2][21]~q\ $end
$var wire 1 ru \BLOCO_MEM|RAM1|ALT_INV_Mux10~9_combout\ $end
$var wire 1 su \BLOCO_MEM|RAM1|ALT_INV_Mux10~8_combout\ $end
$var wire 1 tu \BLOCO_MEM|RAM1|ALT_INV_memRAM[61][21]~q\ $end
$var wire 1 uu \BLOCO_MEM|RAM1|ALT_INV_memRAM[29][21]~q\ $end
$var wire 1 vu \BLOCO_MEM|RAM1|ALT_INV_memRAM[45][21]~q\ $end
$var wire 1 wu \BLOCO_MEM|RAM1|ALT_INV_memRAM[13][21]~q\ $end
$var wire 1 xu \BLOCO_MEM|RAM1|ALT_INV_Mux10~7_combout\ $end
$var wire 1 yu \BLOCO_MEM|RAM1|ALT_INV_memRAM[53][21]~q\ $end
$var wire 1 zu \BLOCO_MEM|RAM1|ALT_INV_memRAM[21][21]~q\ $end
$var wire 1 {u \BLOCO_MEM|RAM1|ALT_INV_memRAM[37][21]~q\ $end
$var wire 1 |u \BLOCO_MEM|RAM1|ALT_INV_memRAM[5][21]~q\ $end
$var wire 1 }u \BLOCO_MEM|RAM1|ALT_INV_Mux10~6_combout\ $end
$var wire 1 ~u \BLOCO_MEM|RAM1|ALT_INV_memRAM[57][21]~q\ $end
$var wire 1 !v \BLOCO_MEM|RAM1|ALT_INV_memRAM[25][21]~q\ $end
$var wire 1 "v \BLOCO_MEM|RAM1|ALT_INV_memRAM[41][21]~q\ $end
$var wire 1 #v \BLOCO_MEM|RAM1|ALT_INV_memRAM[9][21]~q\ $end
$var wire 1 $v \BLOCO_MEM|RAM1|ALT_INV_Mux10~5_combout\ $end
$var wire 1 %v \BLOCO_MEM|RAM1|ALT_INV_memRAM[49][21]~q\ $end
$var wire 1 &v \BLOCO_MEM|RAM1|ALT_INV_memRAM[17][21]~q\ $end
$var wire 1 'v \BLOCO_MEM|RAM1|ALT_INV_memRAM[33][21]~q\ $end
$var wire 1 (v \BLOCO_MEM|RAM1|ALT_INV_memRAM[1][21]~q\ $end
$var wire 1 )v \BLOCO_MEM|RAM1|ALT_INV_Mux10~4_combout\ $end
$var wire 1 *v \BLOCO_MEM|RAM1|ALT_INV_Mux10~3_combout\ $end
$var wire 1 +v \BLOCO_MEM|RAM1|ALT_INV_memRAM[60][21]~q\ $end
$var wire 1 ,v \BLOCO_MEM|RAM1|ALT_INV_memRAM[28][21]~q\ $end
$var wire 1 -v \BLOCO_MEM|RAM1|ALT_INV_memRAM[44][21]~q\ $end
$var wire 1 .v \BLOCO_MEM|RAM1|ALT_INV_memRAM[12][21]~q\ $end
$var wire 1 /v \BLOCO_MEM|RAM1|ALT_INV_Mux10~2_combout\ $end
$var wire 1 0v \BLOCO_MEM|RAM1|ALT_INV_memRAM[52][21]~q\ $end
$var wire 1 1v \BLOCO_MEM|RAM1|ALT_INV_memRAM[20][21]~q\ $end
$var wire 1 2v \BLOCO_MEM|RAM1|ALT_INV_memRAM[36][21]~q\ $end
$var wire 1 3v \BLOCO_MEM|RAM1|ALT_INV_memRAM[4][21]~q\ $end
$var wire 1 4v \BLOCO_MEM|RAM1|ALT_INV_Mux10~1_combout\ $end
$var wire 1 5v \BLOCO_MEM|RAM1|ALT_INV_memRAM[56][21]~q\ $end
$var wire 1 6v \BLOCO_MEM|RAM1|ALT_INV_memRAM[24][21]~q\ $end
$var wire 1 7v \BLOCO_MEM|RAM1|ALT_INV_memRAM[40][21]~q\ $end
$var wire 1 8v \BLOCO_MEM|RAM1|ALT_INV_memRAM[8][21]~q\ $end
$var wire 1 9v \BLOCO_MEM|RAM1|ALT_INV_Mux10~0_combout\ $end
$var wire 1 :v \BLOCO_MEM|RAM1|ALT_INV_memRAM[48][21]~q\ $end
$var wire 1 ;v \BLOCO_MEM|RAM1|ALT_INV_memRAM[16][21]~q\ $end
$var wire 1 <v \BLOCO_MEM|RAM1|ALT_INV_memRAM[32][21]~q\ $end
$var wire 1 =v \BLOCO_MEM|RAM1|ALT_INV_memRAM[0][21]~q\ $end
$var wire 1 >v \BLOCO_MEM|RAM1|ALT_INV_Mux8~20_combout\ $end
$var wire 1 ?v \BLOCO_MEM|RAM1|ALT_INV_Mux8~19_combout\ $end
$var wire 1 @v \BLOCO_MEM|RAM1|ALT_INV_Mux8~18_combout\ $end
$var wire 1 Av \BLOCO_MEM|RAM1|ALT_INV_memRAM[63][23]~q\ $end
$var wire 1 Bv \BLOCO_MEM|RAM1|ALT_INV_memRAM[55][23]~q\ $end
$var wire 1 Cv \BLOCO_MEM|RAM1|ALT_INV_memRAM[59][23]~q\ $end
$var wire 1 Dv \BLOCO_MEM|RAM1|ALT_INV_memRAM[51][23]~q\ $end
$var wire 1 Ev \BLOCO_MEM|RAM1|ALT_INV_Mux8~17_combout\ $end
$var wire 1 Fv \BLOCO_MEM|RAM1|ALT_INV_memRAM[62][23]~q\ $end
$var wire 1 Gv \BLOCO_MEM|RAM1|ALT_INV_memRAM[54][23]~q\ $end
$var wire 1 Hv \BLOCO_MEM|RAM1|ALT_INV_memRAM[58][23]~q\ $end
$var wire 1 Iv \BLOCO_MEM|RAM1|ALT_INV_memRAM[50][23]~q\ $end
$var wire 1 Jv \BLOCO_MEM|RAM1|ALT_INV_Mux8~16_combout\ $end
$var wire 1 Kv \BLOCO_MEM|RAM1|ALT_INV_memRAM[61][23]~q\ $end
$var wire 1 Lv \BLOCO_MEM|RAM1|ALT_INV_memRAM[53][23]~q\ $end
$var wire 1 Mv \BLOCO_MEM|RAM1|ALT_INV_memRAM[57][23]~q\ $end
$var wire 1 Nv \BLOCO_MEM|RAM1|ALT_INV_memRAM[49][23]~q\ $end
$var wire 1 Ov \BLOCO_MEM|RAM1|ALT_INV_Mux8~15_combout\ $end
$var wire 1 Pv \BLOCO_MEM|RAM1|ALT_INV_memRAM[60][23]~q\ $end
$var wire 1 Qv \BLOCO_MEM|RAM1|ALT_INV_memRAM[52][23]~q\ $end
$var wire 1 Rv \BLOCO_MEM|RAM1|ALT_INV_memRAM[56][23]~q\ $end
$var wire 1 Sv \BLOCO_MEM|RAM1|ALT_INV_memRAM[48][23]~q\ $end
$var wire 1 Tv \BLOCO_MEM|RAM1|ALT_INV_Mux8~14_combout\ $end
$var wire 1 Uv \BLOCO_MEM|RAM1|ALT_INV_Mux8~13_combout\ $end
$var wire 1 Vv \BLOCO_MEM|RAM1|ALT_INV_memRAM[31][23]~q\ $end
$var wire 1 Wv \BLOCO_MEM|RAM1|ALT_INV_memRAM[23][23]~q\ $end
$var wire 1 Xv \BLOCO_MEM|RAM1|ALT_INV_memRAM[27][23]~q\ $end
$var wire 1 Yv \BLOCO_MEM|RAM1|ALT_INV_memRAM[19][23]~q\ $end
$var wire 1 Zv \BLOCO_MEM|RAM1|ALT_INV_Mux8~12_combout\ $end
$var wire 1 [v \BLOCO_MEM|RAM1|ALT_INV_memRAM[30][23]~q\ $end
$var wire 1 \v \BLOCO_MEM|RAM1|ALT_INV_memRAM[22][23]~q\ $end
$var wire 1 ]v \BLOCO_MEM|RAM1|ALT_INV_memRAM[26][23]~q\ $end
$var wire 1 ^v \BLOCO_MEM|RAM1|ALT_INV_memRAM[18][23]~q\ $end
$var wire 1 _v \BLOCO_MEM|RAM1|ALT_INV_Mux8~11_combout\ $end
$var wire 1 `v \BLOCO_MEM|RAM1|ALT_INV_memRAM[29][23]~q\ $end
$var wire 1 av \BLOCO_MEM|RAM1|ALT_INV_memRAM[21][23]~q\ $end
$var wire 1 bv \BLOCO_MEM|RAM1|ALT_INV_memRAM[25][23]~q\ $end
$var wire 1 cv \BLOCO_MEM|RAM1|ALT_INV_memRAM[17][23]~q\ $end
$var wire 1 dv \BLOCO_MEM|RAM1|ALT_INV_Mux8~10_combout\ $end
$var wire 1 ev \BLOCO_MEM|RAM1|ALT_INV_memRAM[28][23]~q\ $end
$var wire 1 fv \BLOCO_MEM|RAM1|ALT_INV_memRAM[20][23]~q\ $end
$var wire 1 gv \BLOCO_MEM|RAM1|ALT_INV_memRAM[24][23]~q\ $end
$var wire 1 hv \BLOCO_MEM|RAM1|ALT_INV_memRAM[16][23]~q\ $end
$var wire 1 iv \BLOCO_MEM|RAM1|ALT_INV_Mux8~9_combout\ $end
$var wire 1 jv \BLOCO_MEM|RAM1|ALT_INV_Mux8~8_combout\ $end
$var wire 1 kv \BLOCO_MEM|RAM1|ALT_INV_memRAM[47][23]~q\ $end
$var wire 1 lv \BLOCO_MEM|RAM1|ALT_INV_memRAM[46][23]~q\ $end
$var wire 1 mv \BLOCO_MEM|RAM1|ALT_INV_memRAM[45][23]~q\ $end
$var wire 1 nv \BLOCO_MEM|RAM1|ALT_INV_memRAM[44][23]~q\ $end
$var wire 1 ov \BLOCO_MEM|RAM1|ALT_INV_Mux8~7_combout\ $end
$var wire 1 pv \BLOCO_MEM|RAM1|ALT_INV_memRAM[39][23]~q\ $end
$var wire 1 qv \BLOCO_MEM|RAM1|ALT_INV_memRAM[38][23]~q\ $end
$var wire 1 rv \BLOCO_MEM|RAM1|ALT_INV_memRAM[37][23]~q\ $end
$var wire 1 sv \BLOCO_MEM|RAM1|ALT_INV_memRAM[36][23]~q\ $end
$var wire 1 tv \BLOCO_MEM|RAM1|ALT_INV_Mux8~6_combout\ $end
$var wire 1 uv \BLOCO_MEM|RAM1|ALT_INV_memRAM[43][23]~q\ $end
$var wire 1 vv \BLOCO_MEM|RAM1|ALT_INV_memRAM[42][23]~q\ $end
$var wire 1 wv \BLOCO_MEM|RAM1|ALT_INV_memRAM[41][23]~q\ $end
$var wire 1 xv \BLOCO_MEM|RAM1|ALT_INV_memRAM[40][23]~q\ $end
$var wire 1 yv \BLOCO_MEM|RAM1|ALT_INV_Mux8~5_combout\ $end
$var wire 1 zv \BLOCO_MEM|RAM1|ALT_INV_memRAM[35][23]~q\ $end
$var wire 1 {v \BLOCO_MEM|RAM1|ALT_INV_memRAM[34][23]~q\ $end
$var wire 1 |v \BLOCO_MEM|RAM1|ALT_INV_memRAM[33][23]~q\ $end
$var wire 1 }v \BLOCO_MEM|RAM1|ALT_INV_memRAM[32][23]~q\ $end
$var wire 1 ~v \BLOCO_MEM|RAM1|ALT_INV_Mux8~4_combout\ $end
$var wire 1 !w \BLOCO_MEM|RAM1|ALT_INV_Mux8~3_combout\ $end
$var wire 1 "w \BLOCO_MEM|RAM1|ALT_INV_memRAM[15][23]~q\ $end
$var wire 1 #w \BLOCO_MEM|RAM1|ALT_INV_memRAM[7][23]~q\ $end
$var wire 1 $w \BLOCO_MEM|RAM1|ALT_INV_memRAM[11][23]~q\ $end
$var wire 1 %w \BLOCO_MEM|RAM1|ALT_INV_memRAM[3][23]~q\ $end
$var wire 1 &w \BLOCO_MEM|RAM1|ALT_INV_Mux8~2_combout\ $end
$var wire 1 'w \BLOCO_MEM|RAM1|ALT_INV_memRAM[14][23]~q\ $end
$var wire 1 (w \BLOCO_MEM|RAM1|ALT_INV_memRAM[6][23]~q\ $end
$var wire 1 )w \BLOCO_MEM|RAM1|ALT_INV_memRAM[10][23]~q\ $end
$var wire 1 *w \BLOCO_MEM|RAM1|ALT_INV_memRAM[2][23]~q\ $end
$var wire 1 +w \BLOCO_MEM|RAM1|ALT_INV_Mux8~1_combout\ $end
$var wire 1 ,w \BLOCO_MEM|RAM1|ALT_INV_memRAM[13][23]~q\ $end
$var wire 1 -w \BLOCO_MEM|RAM1|ALT_INV_memRAM[5][23]~q\ $end
$var wire 1 .w \BLOCO_MEM|RAM1|ALT_INV_memRAM[9][23]~q\ $end
$var wire 1 /w \BLOCO_MEM|RAM1|ALT_INV_memRAM[1][23]~q\ $end
$var wire 1 0w \BLOCO_MEM|RAM1|ALT_INV_Mux8~0_combout\ $end
$var wire 1 1w \BLOCO_MEM|RAM1|ALT_INV_memRAM[12][23]~q\ $end
$var wire 1 2w \BLOCO_MEM|RAM1|ALT_INV_memRAM[4][23]~q\ $end
$var wire 1 3w \BLOCO_MEM|RAM1|ALT_INV_memRAM[8][23]~q\ $end
$var wire 1 4w \BLOCO_MEM|RAM1|ALT_INV_memRAM[0][23]~q\ $end
$var wire 1 5w \BLOCO_MEM|RAM1|ALT_INV_Mux11~20_combout\ $end
$var wire 1 6w \BLOCO_MEM|RAM1|ALT_INV_Mux11~19_combout\ $end
$var wire 1 7w \BLOCO_MEM|RAM1|ALT_INV_Mux11~18_combout\ $end
$var wire 1 8w \BLOCO_MEM|RAM1|ALT_INV_memRAM[63][20]~q\ $end
$var wire 1 9w \BLOCO_MEM|RAM1|ALT_INV_memRAM[59][20]~q\ $end
$var wire 1 :w \BLOCO_MEM|RAM1|ALT_INV_memRAM[62][20]~q\ $end
$var wire 1 ;w \BLOCO_MEM|RAM1|ALT_INV_memRAM[58][20]~q\ $end
$var wire 1 <w \BLOCO_MEM|RAM1|ALT_INV_Mux11~17_combout\ $end
$var wire 1 =w \BLOCO_MEM|RAM1|ALT_INV_memRAM[55][20]~q\ $end
$var wire 1 >w \BLOCO_MEM|RAM1|ALT_INV_memRAM[51][20]~q\ $end
$var wire 1 ?w \BLOCO_MEM|RAM1|ALT_INV_memRAM[54][20]~q\ $end
$var wire 1 @w \BLOCO_MEM|RAM1|ALT_INV_memRAM[50][20]~q\ $end
$var wire 1 Aw \BLOCO_MEM|RAM1|ALT_INV_Mux11~16_combout\ $end
$var wire 1 Bw \BLOCO_MEM|RAM1|ALT_INV_memRAM[61][20]~q\ $end
$var wire 1 Cw \BLOCO_MEM|RAM1|ALT_INV_memRAM[57][20]~q\ $end
$var wire 1 Dw \BLOCO_MEM|RAM1|ALT_INV_memRAM[60][20]~q\ $end
$var wire 1 Ew \BLOCO_MEM|RAM1|ALT_INV_memRAM[56][20]~q\ $end
$var wire 1 Fw \BLOCO_MEM|RAM1|ALT_INV_Mux11~15_combout\ $end
$var wire 1 Gw \BLOCO_MEM|RAM1|ALT_INV_memRAM[53][20]~q\ $end
$var wire 1 Hw \BLOCO_MEM|RAM1|ALT_INV_memRAM[49][20]~q\ $end
$var wire 1 Iw \BLOCO_MEM|RAM1|ALT_INV_memRAM[52][20]~q\ $end
$var wire 1 Jw \BLOCO_MEM|RAM1|ALT_INV_memRAM[48][20]~q\ $end
$var wire 1 Kw \BLOCO_MEM|RAM1|ALT_INV_Mux11~14_combout\ $end
$var wire 1 Lw \BLOCO_MEM|RAM1|ALT_INV_Mux11~13_combout\ $end
$var wire 1 Mw \BLOCO_MEM|RAM1|ALT_INV_memRAM[31][20]~q\ $end
$var wire 1 Nw \BLOCO_MEM|RAM1|ALT_INV_memRAM[27][20]~q\ $end
$var wire 1 Ow \BLOCO_MEM|RAM1|ALT_INV_memRAM[30][20]~q\ $end
$var wire 1 Pw \BLOCO_MEM|RAM1|ALT_INV_memRAM[26][20]~q\ $end
$var wire 1 Qw \BLOCO_MEM|RAM1|ALT_INV_Mux11~12_combout\ $end
$var wire 1 Rw \BLOCO_MEM|RAM1|ALT_INV_memRAM[23][20]~q\ $end
$var wire 1 Sw \BLOCO_MEM|RAM1|ALT_INV_memRAM[19][20]~q\ $end
$var wire 1 Tw \BLOCO_MEM|RAM1|ALT_INV_memRAM[22][20]~q\ $end
$var wire 1 Uw \BLOCO_MEM|RAM1|ALT_INV_memRAM[18][20]~q\ $end
$var wire 1 Vw \BLOCO_MEM|RAM1|ALT_INV_Mux11~11_combout\ $end
$var wire 1 Ww \BLOCO_MEM|RAM1|ALT_INV_memRAM[29][20]~q\ $end
$var wire 1 Xw \BLOCO_MEM|RAM1|ALT_INV_memRAM[25][20]~q\ $end
$var wire 1 Yw \BLOCO_MEM|RAM1|ALT_INV_memRAM[28][20]~q\ $end
$var wire 1 Zw \BLOCO_MEM|RAM1|ALT_INV_memRAM[24][20]~q\ $end
$var wire 1 [w \BLOCO_MEM|RAM1|ALT_INV_Mux11~10_combout\ $end
$var wire 1 \w \BLOCO_MEM|RAM1|ALT_INV_memRAM[21][20]~q\ $end
$var wire 1 ]w \BLOCO_MEM|RAM1|ALT_INV_memRAM[17][20]~q\ $end
$var wire 1 ^w \BLOCO_MEM|RAM1|ALT_INV_memRAM[20][20]~q\ $end
$var wire 1 _w \BLOCO_MEM|RAM1|ALT_INV_memRAM[16][20]~q\ $end
$var wire 1 `w \BLOCO_MEM|RAM1|ALT_INV_Mux11~9_combout\ $end
$var wire 1 aw \BLOCO_MEM|RAM1|ALT_INV_Mux11~8_combout\ $end
$var wire 1 bw \BLOCO_MEM|RAM1|ALT_INV_memRAM[47][20]~q\ $end
$var wire 1 cw \BLOCO_MEM|RAM1|ALT_INV_memRAM[39][20]~q\ $end
$var wire 1 dw \BLOCO_MEM|RAM1|ALT_INV_memRAM[45][20]~q\ $end
$var wire 1 ew \BLOCO_MEM|RAM1|ALT_INV_memRAM[37][20]~q\ $end
$var wire 1 fw \BLOCO_MEM|RAM1|ALT_INV_Mux11~7_combout\ $end
$var wire 1 gw \BLOCO_MEM|RAM1|ALT_INV_memRAM[43][20]~q\ $end
$var wire 1 hw \BLOCO_MEM|RAM1|ALT_INV_memRAM[35][20]~q\ $end
$var wire 1 iw \BLOCO_MEM|RAM1|ALT_INV_memRAM[41][20]~q\ $end
$var wire 1 jw \BLOCO_MEM|RAM1|ALT_INV_memRAM[33][20]~q\ $end
$var wire 1 kw \BLOCO_MEM|RAM1|ALT_INV_Mux11~6_combout\ $end
$var wire 1 lw \BLOCO_MEM|RAM1|ALT_INV_memRAM[46][20]~q\ $end
$var wire 1 mw \BLOCO_MEM|RAM1|ALT_INV_memRAM[38][20]~q\ $end
$var wire 1 nw \BLOCO_MEM|RAM1|ALT_INV_memRAM[44][20]~q\ $end
$var wire 1 ow \BLOCO_MEM|RAM1|ALT_INV_memRAM[36][20]~q\ $end
$var wire 1 pw \BLOCO_MEM|RAM1|ALT_INV_Mux11~5_combout\ $end
$var wire 1 qw \BLOCO_MEM|RAM1|ALT_INV_memRAM[42][20]~q\ $end
$var wire 1 rw \BLOCO_MEM|RAM1|ALT_INV_memRAM[34][20]~q\ $end
$var wire 1 sw \BLOCO_MEM|RAM1|ALT_INV_memRAM[40][20]~q\ $end
$var wire 1 tw \BLOCO_MEM|RAM1|ALT_INV_memRAM[32][20]~q\ $end
$var wire 1 uw \BLOCO_MEM|RAM1|ALT_INV_Mux11~4_combout\ $end
$var wire 1 vw \BLOCO_MEM|RAM1|ALT_INV_Mux11~3_combout\ $end
$var wire 1 ww \BLOCO_MEM|RAM1|ALT_INV_memRAM[15][20]~q\ $end
$var wire 1 xw \BLOCO_MEM|RAM1|ALT_INV_memRAM[7][20]~q\ $end
$var wire 1 yw \BLOCO_MEM|RAM1|ALT_INV_memRAM[11][20]~q\ $end
$var wire 1 zw \BLOCO_MEM|RAM1|ALT_INV_memRAM[3][20]~q\ $end
$var wire 1 {w \BLOCO_MEM|RAM1|ALT_INV_Mux11~2_combout\ $end
$var wire 1 |w \BLOCO_MEM|RAM1|ALT_INV_memRAM[14][20]~q\ $end
$var wire 1 }w \BLOCO_MEM|RAM1|ALT_INV_memRAM[6][20]~q\ $end
$var wire 1 ~w \BLOCO_MEM|RAM1|ALT_INV_memRAM[10][20]~q\ $end
$var wire 1 !x \BLOCO_MEM|RAM1|ALT_INV_memRAM[2][20]~q\ $end
$var wire 1 "x \BLOCO_MEM|RAM1|ALT_INV_Mux11~1_combout\ $end
$var wire 1 #x \BLOCO_MEM|RAM1|ALT_INV_memRAM[13][20]~q\ $end
$var wire 1 $x \BLOCO_MEM|RAM1|ALT_INV_memRAM[5][20]~q\ $end
$var wire 1 %x \BLOCO_MEM|RAM1|ALT_INV_memRAM[9][20]~q\ $end
$var wire 1 &x \BLOCO_MEM|RAM1|ALT_INV_memRAM[1][20]~q\ $end
$var wire 1 'x \BLOCO_MEM|RAM1|ALT_INV_Mux11~0_combout\ $end
$var wire 1 (x \BLOCO_MEM|RAM1|ALT_INV_memRAM[12][20]~q\ $end
$var wire 1 )x \BLOCO_MEM|RAM1|ALT_INV_memRAM[4][20]~q\ $end
$var wire 1 *x \BLOCO_MEM|RAM1|ALT_INV_memRAM[8][20]~q\ $end
$var wire 1 +x \BLOCO_MEM|RAM1|ALT_INV_memRAM[0][20]~q\ $end
$var wire 1 ,x \BLOCO_MEM|RAM1|ALT_INV_Mux13~20_combout\ $end
$var wire 1 -x \BLOCO_MEM|RAM1|ALT_INV_Mux13~19_combout\ $end
$var wire 1 .x \BLOCO_MEM|RAM1|ALT_INV_Mux13~18_combout\ $end
$var wire 1 /x \BLOCO_MEM|RAM1|ALT_INV_memRAM[63][18]~q\ $end
$var wire 1 0x \BLOCO_MEM|RAM1|ALT_INV_memRAM[55][18]~q\ $end
$var wire 1 1x \BLOCO_MEM|RAM1|ALT_INV_memRAM[31][18]~q\ $end
$var wire 1 2x \BLOCO_MEM|RAM1|ALT_INV_memRAM[23][18]~q\ $end
$var wire 1 3x \BLOCO_MEM|RAM1|ALT_INV_Mux13~17_combout\ $end
$var wire 1 4x \BLOCO_MEM|RAM1|ALT_INV_memRAM[59][18]~q\ $end
$var wire 1 5x \BLOCO_MEM|RAM1|ALT_INV_memRAM[51][18]~q\ $end
$var wire 1 6x \BLOCO_MEM|RAM1|ALT_INV_memRAM[27][18]~q\ $end
$var wire 1 7x \BLOCO_MEM|RAM1|ALT_INV_memRAM[19][18]~q\ $end
$var wire 1 8x \BLOCO_MEM|RAM1|ALT_INV_Mux13~16_combout\ $end
$var wire 1 9x \BLOCO_MEM|RAM1|ALT_INV_memRAM[47][18]~q\ $end
$var wire 1 :x \BLOCO_MEM|RAM1|ALT_INV_memRAM[39][18]~q\ $end
$var wire 1 ;x \BLOCO_MEM|RAM1|ALT_INV_memRAM[15][18]~q\ $end
$var wire 1 <x \BLOCO_MEM|RAM1|ALT_INV_memRAM[7][18]~q\ $end
$var wire 1 =x \BLOCO_MEM|RAM1|ALT_INV_Mux13~15_combout\ $end
$var wire 1 >x \BLOCO_MEM|RAM1|ALT_INV_memRAM[43][18]~q\ $end
$var wire 1 ?x \BLOCO_MEM|RAM1|ALT_INV_memRAM[35][18]~q\ $end
$var wire 1 @x \BLOCO_MEM|RAM1|ALT_INV_memRAM[11][18]~q\ $end
$var wire 1 Ax \BLOCO_MEM|RAM1|ALT_INV_memRAM[3][18]~q\ $end
$var wire 1 Bx \BLOCO_MEM|RAM1|ALT_INV_Mux13~14_combout\ $end
$var wire 1 Cx \BLOCO_MEM|RAM1|ALT_INV_Mux13~13_combout\ $end
$var wire 1 Dx \BLOCO_MEM|RAM1|ALT_INV_memRAM[62][18]~q\ $end
$var wire 1 Ex \BLOCO_MEM|RAM1|ALT_INV_memRAM[30][18]~q\ $end
$var wire 1 Fx \BLOCO_MEM|RAM1|ALT_INV_memRAM[46][18]~q\ $end
$var wire 1 Gx \BLOCO_MEM|RAM1|ALT_INV_memRAM[14][18]~q\ $end
$var wire 1 Hx \BLOCO_MEM|RAM1|ALT_INV_Mux13~12_combout\ $end
$var wire 1 Ix \BLOCO_MEM|RAM1|ALT_INV_memRAM[54][18]~q\ $end
$var wire 1 Jx \BLOCO_MEM|RAM1|ALT_INV_memRAM[22][18]~q\ $end
$var wire 1 Kx \BLOCO_MEM|RAM1|ALT_INV_memRAM[38][18]~q\ $end
$var wire 1 Lx \BLOCO_MEM|RAM1|ALT_INV_memRAM[6][18]~q\ $end
$var wire 1 Mx \BLOCO_MEM|RAM1|ALT_INV_Mux13~11_combout\ $end
$var wire 1 Nx \BLOCO_MEM|RAM1|ALT_INV_memRAM[58][18]~q\ $end
$var wire 1 Ox \BLOCO_MEM|RAM1|ALT_INV_memRAM[26][18]~q\ $end
$var wire 1 Px \BLOCO_MEM|RAM1|ALT_INV_memRAM[42][18]~q\ $end
$var wire 1 Qx \BLOCO_MEM|RAM1|ALT_INV_memRAM[10][18]~q\ $end
$var wire 1 Rx \BLOCO_MEM|RAM1|ALT_INV_Mux13~10_combout\ $end
$var wire 1 Sx \BLOCO_MEM|RAM1|ALT_INV_memRAM[50][18]~q\ $end
$var wire 1 Tx \BLOCO_MEM|RAM1|ALT_INV_memRAM[18][18]~q\ $end
$var wire 1 Ux \BLOCO_MEM|RAM1|ALT_INV_memRAM[34][18]~q\ $end
$var wire 1 Vx \BLOCO_MEM|RAM1|ALT_INV_memRAM[2][18]~q\ $end
$var wire 1 Wx \BLOCO_MEM|RAM1|ALT_INV_Mux13~9_combout\ $end
$var wire 1 Xx \BLOCO_MEM|RAM1|ALT_INV_Mux13~8_combout\ $end
$var wire 1 Yx \BLOCO_MEM|RAM1|ALT_INV_memRAM[61][18]~q\ $end
$var wire 1 Zx \BLOCO_MEM|RAM1|ALT_INV_memRAM[29][18]~q\ $end
$var wire 1 [x \BLOCO_MEM|RAM1|ALT_INV_memRAM[45][18]~q\ $end
$var wire 1 \x \BLOCO_MEM|RAM1|ALT_INV_memRAM[13][18]~q\ $end
$var wire 1 ]x \BLOCO_MEM|RAM1|ALT_INV_Mux13~7_combout\ $end
$var wire 1 ^x \BLOCO_MEM|RAM1|ALT_INV_memRAM[53][18]~q\ $end
$var wire 1 _x \BLOCO_MEM|RAM1|ALT_INV_memRAM[21][18]~q\ $end
$var wire 1 `x \BLOCO_MEM|RAM1|ALT_INV_memRAM[37][18]~q\ $end
$var wire 1 ax \BLOCO_MEM|RAM1|ALT_INV_memRAM[5][18]~q\ $end
$var wire 1 bx \BLOCO_MEM|RAM1|ALT_INV_Mux13~6_combout\ $end
$var wire 1 cx \BLOCO_MEM|RAM1|ALT_INV_memRAM[57][18]~q\ $end
$var wire 1 dx \BLOCO_MEM|RAM1|ALT_INV_memRAM[25][18]~q\ $end
$var wire 1 ex \BLOCO_MEM|RAM1|ALT_INV_memRAM[41][18]~q\ $end
$var wire 1 fx \BLOCO_MEM|RAM1|ALT_INV_memRAM[9][18]~q\ $end
$var wire 1 gx \BLOCO_MEM|RAM1|ALT_INV_Mux13~5_combout\ $end
$var wire 1 hx \BLOCO_MEM|RAM1|ALT_INV_memRAM[49][18]~q\ $end
$var wire 1 ix \BLOCO_MEM|RAM1|ALT_INV_memRAM[17][18]~q\ $end
$var wire 1 jx \BLOCO_MEM|RAM1|ALT_INV_memRAM[33][18]~q\ $end
$var wire 1 kx \BLOCO_MEM|RAM1|ALT_INV_memRAM[1][18]~q\ $end
$var wire 1 lx \BLOCO_MEM|RAM1|ALT_INV_Mux13~4_combout\ $end
$var wire 1 mx \BLOCO_MEM|RAM1|ALT_INV_Mux13~3_combout\ $end
$var wire 1 nx \BLOCO_MEM|RAM1|ALT_INV_memRAM[60][18]~q\ $end
$var wire 1 ox \BLOCO_MEM|RAM1|ALT_INV_memRAM[28][18]~q\ $end
$var wire 1 px \BLOCO_MEM|RAM1|ALT_INV_memRAM[44][18]~q\ $end
$var wire 1 qx \BLOCO_MEM|RAM1|ALT_INV_memRAM[12][18]~q\ $end
$var wire 1 rx \BLOCO_MEM|RAM1|ALT_INV_Mux13~2_combout\ $end
$var wire 1 sx \BLOCO_MEM|RAM1|ALT_INV_memRAM[52][18]~q\ $end
$var wire 1 tx \BLOCO_MEM|RAM1|ALT_INV_memRAM[20][18]~q\ $end
$var wire 1 ux \BLOCO_MEM|RAM1|ALT_INV_memRAM[36][18]~q\ $end
$var wire 1 vx \BLOCO_MEM|RAM1|ALT_INV_memRAM[4][18]~q\ $end
$var wire 1 wx \BLOCO_MEM|RAM1|ALT_INV_Mux13~1_combout\ $end
$var wire 1 xx \BLOCO_MEM|RAM1|ALT_INV_memRAM[56][18]~q\ $end
$var wire 1 yx \BLOCO_MEM|RAM1|ALT_INV_memRAM[24][18]~q\ $end
$var wire 1 zx \BLOCO_MEM|RAM1|ALT_INV_memRAM[40][18]~q\ $end
$var wire 1 {x \BLOCO_MEM|RAM1|ALT_INV_memRAM[8][18]~q\ $end
$var wire 1 |x \BLOCO_MEM|RAM1|ALT_INV_Mux13~0_combout\ $end
$var wire 1 }x \BLOCO_MEM|RAM1|ALT_INV_memRAM[48][18]~q\ $end
$var wire 1 ~x \BLOCO_MEM|RAM1|ALT_INV_memRAM[16][18]~q\ $end
$var wire 1 !y \BLOCO_MEM|RAM1|ALT_INV_memRAM[32][18]~q\ $end
$var wire 1 "y \BLOCO_MEM|RAM1|ALT_INV_memRAM[0][18]~q\ $end
$var wire 1 #y \BLOCO_MEM|RAM1|ALT_INV_Mux14~20_combout\ $end
$var wire 1 $y \BLOCO_MEM|RAM1|ALT_INV_Mux14~19_combout\ $end
$var wire 1 %y \BLOCO_MEM|RAM1|ALT_INV_Mux14~18_combout\ $end
$var wire 1 &y \BLOCO_MEM|RAM1|ALT_INV_memRAM[63][17]~q\ $end
$var wire 1 'y \BLOCO_MEM|RAM1|ALT_INV_memRAM[59][17]~q\ $end
$var wire 1 (y \BLOCO_MEM|RAM1|ALT_INV_memRAM[62][17]~q\ $end
$var wire 1 )y \BLOCO_MEM|RAM1|ALT_INV_memRAM[58][17]~q\ $end
$var wire 1 *y \BLOCO_MEM|RAM1|ALT_INV_Mux14~17_combout\ $end
$var wire 1 +y \BLOCO_MEM|RAM1|ALT_INV_memRAM[55][17]~q\ $end
$var wire 1 ,y \BLOCO_MEM|RAM1|ALT_INV_memRAM[51][17]~q\ $end
$var wire 1 -y \BLOCO_MEM|RAM1|ALT_INV_memRAM[54][17]~q\ $end
$var wire 1 .y \BLOCO_MEM|RAM1|ALT_INV_memRAM[50][17]~q\ $end
$var wire 1 /y \BLOCO_MEM|RAM1|ALT_INV_Mux14~16_combout\ $end
$var wire 1 0y \BLOCO_MEM|RAM1|ALT_INV_memRAM[61][17]~q\ $end
$var wire 1 1y \BLOCO_MEM|RAM1|ALT_INV_memRAM[57][17]~q\ $end
$var wire 1 2y \BLOCO_MEM|RAM1|ALT_INV_memRAM[60][17]~q\ $end
$var wire 1 3y \BLOCO_MEM|RAM1|ALT_INV_memRAM[56][17]~q\ $end
$var wire 1 4y \BLOCO_MEM|RAM1|ALT_INV_Mux14~15_combout\ $end
$var wire 1 5y \BLOCO_MEM|RAM1|ALT_INV_memRAM[53][17]~q\ $end
$var wire 1 6y \BLOCO_MEM|RAM1|ALT_INV_memRAM[49][17]~q\ $end
$var wire 1 7y \BLOCO_MEM|RAM1|ALT_INV_memRAM[52][17]~q\ $end
$var wire 1 8y \BLOCO_MEM|RAM1|ALT_INV_memRAM[48][17]~q\ $end
$var wire 1 9y \BLOCO_MEM|RAM1|ALT_INV_Mux14~14_combout\ $end
$var wire 1 :y \BLOCO_MEM|RAM1|ALT_INV_Mux14~13_combout\ $end
$var wire 1 ;y \BLOCO_MEM|RAM1|ALT_INV_memRAM[31][17]~q\ $end
$var wire 1 <y \BLOCO_MEM|RAM1|ALT_INV_memRAM[27][17]~q\ $end
$var wire 1 =y \BLOCO_MEM|RAM1|ALT_INV_memRAM[30][17]~q\ $end
$var wire 1 >y \BLOCO_MEM|RAM1|ALT_INV_memRAM[26][17]~q\ $end
$var wire 1 ?y \BLOCO_MEM|RAM1|ALT_INV_Mux14~12_combout\ $end
$var wire 1 @y \BLOCO_MEM|RAM1|ALT_INV_memRAM[23][17]~q\ $end
$var wire 1 Ay \BLOCO_MEM|RAM1|ALT_INV_memRAM[19][17]~q\ $end
$var wire 1 By \BLOCO_MEM|RAM1|ALT_INV_memRAM[22][17]~q\ $end
$var wire 1 Cy \BLOCO_MEM|RAM1|ALT_INV_memRAM[18][17]~q\ $end
$var wire 1 Dy \BLOCO_MEM|RAM1|ALT_INV_Mux14~11_combout\ $end
$var wire 1 Ey \BLOCO_MEM|RAM1|ALT_INV_memRAM[29][17]~q\ $end
$var wire 1 Fy \BLOCO_MEM|RAM1|ALT_INV_memRAM[25][17]~q\ $end
$var wire 1 Gy \BLOCO_MEM|RAM1|ALT_INV_memRAM[28][17]~q\ $end
$var wire 1 Hy \BLOCO_MEM|RAM1|ALT_INV_memRAM[24][17]~q\ $end
$var wire 1 Iy \BLOCO_MEM|RAM1|ALT_INV_Mux14~10_combout\ $end
$var wire 1 Jy \BLOCO_MEM|RAM1|ALT_INV_memRAM[21][17]~q\ $end
$var wire 1 Ky \BLOCO_MEM|RAM1|ALT_INV_memRAM[17][17]~q\ $end
$var wire 1 Ly \BLOCO_MEM|RAM1|ALT_INV_memRAM[20][17]~q\ $end
$var wire 1 My \BLOCO_MEM|RAM1|ALT_INV_memRAM[16][17]~q\ $end
$var wire 1 Ny \BLOCO_MEM|RAM1|ALT_INV_Mux14~9_combout\ $end
$var wire 1 Oy \BLOCO_MEM|RAM1|ALT_INV_Mux14~8_combout\ $end
$var wire 1 Py \BLOCO_MEM|RAM1|ALT_INV_memRAM[47][17]~q\ $end
$var wire 1 Qy \BLOCO_MEM|RAM1|ALT_INV_memRAM[39][17]~q\ $end
$var wire 1 Ry \BLOCO_MEM|RAM1|ALT_INV_memRAM[45][17]~q\ $end
$var wire 1 Sy \BLOCO_MEM|RAM1|ALT_INV_memRAM[37][17]~q\ $end
$var wire 1 Ty \BLOCO_MEM|RAM1|ALT_INV_Mux14~7_combout\ $end
$var wire 1 Uy \BLOCO_MEM|RAM1|ALT_INV_memRAM[43][17]~q\ $end
$var wire 1 Vy \BLOCO_MEM|RAM1|ALT_INV_memRAM[35][17]~q\ $end
$var wire 1 Wy \BLOCO_MEM|RAM1|ALT_INV_memRAM[41][17]~q\ $end
$var wire 1 Xy \BLOCO_MEM|RAM1|ALT_INV_memRAM[33][17]~q\ $end
$var wire 1 Yy \BLOCO_MEM|RAM1|ALT_INV_Mux14~6_combout\ $end
$var wire 1 Zy \BLOCO_MEM|RAM1|ALT_INV_memRAM[46][17]~q\ $end
$var wire 1 [y \BLOCO_MEM|RAM1|ALT_INV_memRAM[38][17]~q\ $end
$var wire 1 \y \BLOCO_MEM|RAM1|ALT_INV_memRAM[44][17]~q\ $end
$var wire 1 ]y \BLOCO_MEM|RAM1|ALT_INV_memRAM[36][17]~q\ $end
$var wire 1 ^y \BLOCO_MEM|RAM1|ALT_INV_Mux14~5_combout\ $end
$var wire 1 _y \BLOCO_MEM|RAM1|ALT_INV_memRAM[42][17]~q\ $end
$var wire 1 `y \BLOCO_MEM|RAM1|ALT_INV_memRAM[34][17]~q\ $end
$var wire 1 ay \BLOCO_MEM|RAM1|ALT_INV_memRAM[40][17]~q\ $end
$var wire 1 by \BLOCO_MEM|RAM1|ALT_INV_memRAM[32][17]~q\ $end
$var wire 1 cy \BLOCO_MEM|RAM1|ALT_INV_Mux14~4_combout\ $end
$var wire 1 dy \BLOCO_MEM|RAM1|ALT_INV_Mux14~3_combout\ $end
$var wire 1 ey \BLOCO_MEM|RAM1|ALT_INV_memRAM[15][17]~q\ $end
$var wire 1 fy \BLOCO_MEM|RAM1|ALT_INV_memRAM[7][17]~q\ $end
$var wire 1 gy \BLOCO_MEM|RAM1|ALT_INV_memRAM[11][17]~q\ $end
$var wire 1 hy \BLOCO_MEM|RAM1|ALT_INV_memRAM[3][17]~q\ $end
$var wire 1 iy \BLOCO_MEM|RAM1|ALT_INV_Mux14~2_combout\ $end
$var wire 1 jy \BLOCO_MEM|RAM1|ALT_INV_memRAM[14][17]~q\ $end
$var wire 1 ky \BLOCO_MEM|RAM1|ALT_INV_memRAM[6][17]~q\ $end
$var wire 1 ly \BLOCO_MEM|RAM1|ALT_INV_memRAM[10][17]~q\ $end
$var wire 1 my \BLOCO_MEM|RAM1|ALT_INV_memRAM[2][17]~q\ $end
$var wire 1 ny \BLOCO_MEM|RAM1|ALT_INV_Mux14~1_combout\ $end
$var wire 1 oy \BLOCO_MEM|RAM1|ALT_INV_memRAM[13][17]~q\ $end
$var wire 1 py \BLOCO_MEM|RAM1|ALT_INV_memRAM[5][17]~q\ $end
$var wire 1 qy \BLOCO_MEM|RAM1|ALT_INV_memRAM[9][17]~q\ $end
$var wire 1 ry \BLOCO_MEM|RAM1|ALT_INV_memRAM[1][17]~q\ $end
$var wire 1 sy \BLOCO_MEM|RAM1|ALT_INV_Mux14~0_combout\ $end
$var wire 1 ty \BLOCO_MEM|RAM1|ALT_INV_memRAM[12][17]~q\ $end
$var wire 1 uy \BLOCO_MEM|RAM1|ALT_INV_memRAM[4][17]~q\ $end
$var wire 1 vy \BLOCO_MEM|RAM1|ALT_INV_memRAM[8][17]~q\ $end
$var wire 1 wy \BLOCO_MEM|RAM1|ALT_INV_memRAM[0][17]~q\ $end
$var wire 1 xy \BLOCO_MEM|RAM1|ALT_INV_Mux12~20_combout\ $end
$var wire 1 yy \BLOCO_MEM|RAM1|ALT_INV_Mux12~19_combout\ $end
$var wire 1 zy \BLOCO_MEM|RAM1|ALT_INV_Mux12~18_combout\ $end
$var wire 1 {y \BLOCO_MEM|RAM1|ALT_INV_memRAM[63][19]~q\ $end
$var wire 1 |y \BLOCO_MEM|RAM1|ALT_INV_memRAM[31][19]~q\ $end
$var wire 1 }y \BLOCO_MEM|RAM1|ALT_INV_memRAM[47][19]~q\ $end
$var wire 1 ~y \BLOCO_MEM|RAM1|ALT_INV_memRAM[15][19]~q\ $end
$var wire 1 !z \BLOCO_MEM|RAM1|ALT_INV_Mux12~17_combout\ $end
$var wire 1 "z \BLOCO_MEM|RAM1|ALT_INV_memRAM[62][19]~q\ $end
$var wire 1 #z \BLOCO_MEM|RAM1|ALT_INV_memRAM[30][19]~q\ $end
$var wire 1 $z \BLOCO_MEM|RAM1|ALT_INV_memRAM[46][19]~q\ $end
$var wire 1 %z \BLOCO_MEM|RAM1|ALT_INV_memRAM[14][19]~q\ $end
$var wire 1 &z \BLOCO_MEM|RAM1|ALT_INV_Mux12~16_combout\ $end
$var wire 1 'z \BLOCO_MEM|RAM1|ALT_INV_memRAM[61][19]~q\ $end
$var wire 1 (z \BLOCO_MEM|RAM1|ALT_INV_memRAM[29][19]~q\ $end
$var wire 1 )z \BLOCO_MEM|RAM1|ALT_INV_memRAM[45][19]~q\ $end
$var wire 1 *z \BLOCO_MEM|RAM1|ALT_INV_memRAM[13][19]~q\ $end
$var wire 1 +z \BLOCO_MEM|RAM1|ALT_INV_Mux12~15_combout\ $end
$var wire 1 ,z \BLOCO_MEM|RAM1|ALT_INV_memRAM[60][19]~q\ $end
$var wire 1 -z \BLOCO_MEM|RAM1|ALT_INV_memRAM[28][19]~q\ $end
$var wire 1 .z \BLOCO_MEM|RAM1|ALT_INV_memRAM[44][19]~q\ $end
$var wire 1 /z \BLOCO_MEM|RAM1|ALT_INV_memRAM[12][19]~q\ $end
$var wire 1 0z \BLOCO_MEM|RAM1|ALT_INV_Mux12~14_combout\ $end
$var wire 1 1z \BLOCO_MEM|RAM1|ALT_INV_Mux12~13_combout\ $end
$var wire 1 2z \BLOCO_MEM|RAM1|ALT_INV_memRAM[59][19]~q\ $end
$var wire 1 3z \BLOCO_MEM|RAM1|ALT_INV_memRAM[27][19]~q\ $end
$var wire 1 4z \BLOCO_MEM|RAM1|ALT_INV_memRAM[57][19]~q\ $end
$var wire 1 5z \BLOCO_MEM|RAM1|ALT_INV_memRAM[25][19]~q\ $end
$var wire 1 6z \BLOCO_MEM|RAM1|ALT_INV_Mux12~12_combout\ $end
$var wire 1 7z \BLOCO_MEM|RAM1|ALT_INV_memRAM[58][19]~q\ $end
$var wire 1 8z \BLOCO_MEM|RAM1|ALT_INV_memRAM[26][19]~q\ $end
$var wire 1 9z \BLOCO_MEM|RAM1|ALT_INV_memRAM[56][19]~q\ $end
$var wire 1 :z \BLOCO_MEM|RAM1|ALT_INV_memRAM[24][19]~q\ $end
$var wire 1 ;z \BLOCO_MEM|RAM1|ALT_INV_Mux12~11_combout\ $end
$var wire 1 <z \BLOCO_MEM|RAM1|ALT_INV_memRAM[43][19]~q\ $end
$var wire 1 =z \BLOCO_MEM|RAM1|ALT_INV_memRAM[11][19]~q\ $end
$var wire 1 >z \BLOCO_MEM|RAM1|ALT_INV_memRAM[41][19]~q\ $end
$var wire 1 ?z \BLOCO_MEM|RAM1|ALT_INV_memRAM[9][19]~q\ $end
$var wire 1 @z \BLOCO_MEM|RAM1|ALT_INV_Mux12~10_combout\ $end
$var wire 1 Az \BLOCO_MEM|RAM1|ALT_INV_memRAM[42][19]~q\ $end
$var wire 1 Bz \BLOCO_MEM|RAM1|ALT_INV_memRAM[10][19]~q\ $end
$var wire 1 Cz \BLOCO_MEM|RAM1|ALT_INV_memRAM[40][19]~q\ $end
$var wire 1 Dz \BLOCO_MEM|RAM1|ALT_INV_memRAM[8][19]~q\ $end
$var wire 1 Ez \BLOCO_MEM|RAM1|ALT_INV_Mux12~9_combout\ $end
$var wire 1 Fz \BLOCO_MEM|RAM1|ALT_INV_Mux12~8_combout\ $end
$var wire 1 Gz \BLOCO_MEM|RAM1|ALT_INV_memRAM[55][19]~q\ $end
$var wire 1 Hz \BLOCO_MEM|RAM1|ALT_INV_memRAM[23][19]~q\ $end
$var wire 1 Iz \BLOCO_MEM|RAM1|ALT_INV_memRAM[54][19]~q\ $end
$var wire 1 Jz \BLOCO_MEM|RAM1|ALT_INV_memRAM[22][19]~q\ $end
$var wire 1 Kz \BLOCO_MEM|RAM1|ALT_INV_Mux12~7_combout\ $end
$var wire 1 Lz \BLOCO_MEM|RAM1|ALT_INV_memRAM[39][19]~q\ $end
$var wire 1 Mz \BLOCO_MEM|RAM1|ALT_INV_memRAM[7][19]~q\ $end
$var wire 1 Nz \BLOCO_MEM|RAM1|ALT_INV_memRAM[38][19]~q\ $end
$var wire 1 Oz \BLOCO_MEM|RAM1|ALT_INV_memRAM[6][19]~q\ $end
$var wire 1 Pz \BLOCO_MEM|RAM1|ALT_INV_Mux12~6_combout\ $end
$var wire 1 Qz \BLOCO_MEM|RAM1|ALT_INV_memRAM[53][19]~q\ $end
$var wire 1 Rz \BLOCO_MEM|RAM1|ALT_INV_memRAM[21][19]~q\ $end
$var wire 1 Sz \BLOCO_MEM|RAM1|ALT_INV_memRAM[52][19]~q\ $end
$var wire 1 Tz \BLOCO_MEM|RAM1|ALT_INV_memRAM[20][19]~q\ $end
$var wire 1 Uz \BLOCO_MEM|RAM1|ALT_INV_Mux12~5_combout\ $end
$var wire 1 Vz \BLOCO_MEM|RAM1|ALT_INV_memRAM[37][19]~q\ $end
$var wire 1 Wz \BLOCO_MEM|RAM1|ALT_INV_memRAM[5][19]~q\ $end
$var wire 1 Xz \BLOCO_MEM|RAM1|ALT_INV_memRAM[36][19]~q\ $end
$var wire 1 Yz \BLOCO_MEM|RAM1|ALT_INV_memRAM[4][19]~q\ $end
$var wire 1 Zz \BLOCO_MEM|RAM1|ALT_INV_Mux12~4_combout\ $end
$var wire 1 [z \BLOCO_MEM|RAM1|ALT_INV_Mux12~3_combout\ $end
$var wire 1 \z \BLOCO_MEM|RAM1|ALT_INV_memRAM[51][19]~q\ $end
$var wire 1 ]z \BLOCO_MEM|RAM1|ALT_INV_memRAM[19][19]~q\ $end
$var wire 1 ^z \BLOCO_MEM|RAM1|ALT_INV_memRAM[49][19]~q\ $end
$var wire 1 _z \BLOCO_MEM|RAM1|ALT_INV_memRAM[17][19]~q\ $end
$var wire 1 `z \BLOCO_MEM|RAM1|ALT_INV_Mux12~2_combout\ $end
$var wire 1 az \BLOCO_MEM|RAM1|ALT_INV_memRAM[50][19]~q\ $end
$var wire 1 bz \BLOCO_MEM|RAM1|ALT_INV_memRAM[18][19]~q\ $end
$var wire 1 cz \BLOCO_MEM|RAM1|ALT_INV_memRAM[48][19]~q\ $end
$var wire 1 dz \BLOCO_MEM|RAM1|ALT_INV_memRAM[16][19]~q\ $end
$var wire 1 ez \BLOCO_MEM|RAM1|ALT_INV_Mux12~1_combout\ $end
$var wire 1 fz \BLOCO_MEM|RAM1|ALT_INV_memRAM[35][19]~q\ $end
$var wire 1 gz \BLOCO_MEM|RAM1|ALT_INV_memRAM[3][19]~q\ $end
$var wire 1 hz \BLOCO_MEM|RAM1|ALT_INV_memRAM[33][19]~q\ $end
$var wire 1 iz \BLOCO_MEM|RAM1|ALT_INV_memRAM[1][19]~q\ $end
$var wire 1 jz \BLOCO_MEM|RAM1|ALT_INV_Mux12~0_combout\ $end
$var wire 1 kz \BLOCO_MEM|RAM1|ALT_INV_memRAM[34][19]~q\ $end
$var wire 1 lz \BLOCO_MEM|RAM1|ALT_INV_memRAM[2][19]~q\ $end
$var wire 1 mz \BLOCO_MEM|RAM1|ALT_INV_memRAM[32][19]~q\ $end
$var wire 1 nz \BLOCO_MEM|RAM1|ALT_INV_memRAM[0][19]~q\ $end
$var wire 1 oz \BLOCO_MEM|RAM1|ALT_INV_Mux15~20_combout\ $end
$var wire 1 pz \BLOCO_MEM|RAM1|ALT_INV_Mux15~19_combout\ $end
$var wire 1 qz \BLOCO_MEM|RAM1|ALT_INV_Mux15~18_combout\ $end
$var wire 1 rz \BLOCO_MEM|RAM1|ALT_INV_memRAM[63][16]~q\ $end
$var wire 1 sz \BLOCO_MEM|RAM1|ALT_INV_memRAM[31][16]~q\ $end
$var wire 1 tz \BLOCO_MEM|RAM1|ALT_INV_memRAM[61][16]~q\ $end
$var wire 1 uz \BLOCO_MEM|RAM1|ALT_INV_memRAM[29][16]~q\ $end
$var wire 1 vz \BLOCO_MEM|RAM1|ALT_INV_Mux15~17_combout\ $end
$var wire 1 wz \BLOCO_MEM|RAM1|ALT_INV_memRAM[62][16]~q\ $end
$var wire 1 xz \BLOCO_MEM|RAM1|ALT_INV_memRAM[30][16]~q\ $end
$var wire 1 yz \BLOCO_MEM|RAM1|ALT_INV_memRAM[60][16]~q\ $end
$var wire 1 zz \BLOCO_MEM|RAM1|ALT_INV_memRAM[28][16]~q\ $end
$var wire 1 {z \BLOCO_MEM|RAM1|ALT_INV_Mux15~16_combout\ $end
$var wire 1 |z \BLOCO_MEM|RAM1|ALT_INV_memRAM[47][16]~q\ $end
$var wire 1 }z \BLOCO_MEM|RAM1|ALT_INV_memRAM[15][16]~q\ $end
$var wire 1 ~z \BLOCO_MEM|RAM1|ALT_INV_memRAM[45][16]~q\ $end
$var wire 1 !{ \BLOCO_MEM|RAM1|ALT_INV_memRAM[13][16]~q\ $end
$var wire 1 "{ \BLOCO_MEM|RAM1|ALT_INV_Mux15~15_combout\ $end
$var wire 1 #{ \BLOCO_MEM|RAM1|ALT_INV_memRAM[46][16]~q\ $end
$var wire 1 ${ \BLOCO_MEM|RAM1|ALT_INV_memRAM[14][16]~q\ $end
$var wire 1 %{ \BLOCO_MEM|RAM1|ALT_INV_memRAM[44][16]~q\ $end
$var wire 1 &{ \BLOCO_MEM|RAM1|ALT_INV_memRAM[12][16]~q\ $end
$var wire 1 '{ \BLOCO_MEM|RAM1|ALT_INV_Mux15~14_combout\ $end
$var wire 1 ({ \BLOCO_MEM|RAM1|ALT_INV_Mux15~13_combout\ $end
$var wire 1 ){ \BLOCO_MEM|RAM1|ALT_INV_memRAM[59][16]~q\ $end
$var wire 1 *{ \BLOCO_MEM|RAM1|ALT_INV_memRAM[27][16]~q\ $end
$var wire 1 +{ \BLOCO_MEM|RAM1|ALT_INV_memRAM[58][16]~q\ $end
$var wire 1 ,{ \BLOCO_MEM|RAM1|ALT_INV_memRAM[26][16]~q\ $end
$var wire 1 -{ \BLOCO_MEM|RAM1|ALT_INV_Mux15~12_combout\ $end
$var wire 1 .{ \BLOCO_MEM|RAM1|ALT_INV_memRAM[43][16]~q\ $end
$var wire 1 /{ \BLOCO_MEM|RAM1|ALT_INV_memRAM[11][16]~q\ $end
$var wire 1 0{ \BLOCO_MEM|RAM1|ALT_INV_memRAM[42][16]~q\ $end
$var wire 1 1{ \BLOCO_MEM|RAM1|ALT_INV_memRAM[10][16]~q\ $end
$var wire 1 2{ \BLOCO_MEM|RAM1|ALT_INV_Mux15~11_combout\ $end
$var wire 1 3{ \BLOCO_MEM|RAM1|ALT_INV_memRAM[57][16]~q\ $end
$var wire 1 4{ \BLOCO_MEM|RAM1|ALT_INV_memRAM[25][16]~q\ $end
$var wire 1 5{ \BLOCO_MEM|RAM1|ALT_INV_memRAM[56][16]~q\ $end
$var wire 1 6{ \BLOCO_MEM|RAM1|ALT_INV_memRAM[24][16]~q\ $end
$var wire 1 7{ \BLOCO_MEM|RAM1|ALT_INV_Mux15~10_combout\ $end
$var wire 1 8{ \BLOCO_MEM|RAM1|ALT_INV_memRAM[41][16]~q\ $end
$var wire 1 9{ \BLOCO_MEM|RAM1|ALT_INV_memRAM[9][16]~q\ $end
$var wire 1 :{ \BLOCO_MEM|RAM1|ALT_INV_memRAM[40][16]~q\ $end
$var wire 1 ;{ \BLOCO_MEM|RAM1|ALT_INV_memRAM[8][16]~q\ $end
$var wire 1 <{ \BLOCO_MEM|RAM1|ALT_INV_Mux15~9_combout\ $end
$var wire 1 ={ \BLOCO_MEM|RAM1|ALT_INV_Mux15~8_combout\ $end
$var wire 1 >{ \BLOCO_MEM|RAM1|ALT_INV_memRAM[55][16]~q\ $end
$var wire 1 ?{ \BLOCO_MEM|RAM1|ALT_INV_memRAM[23][16]~q\ $end
$var wire 1 @{ \BLOCO_MEM|RAM1|ALT_INV_memRAM[53][16]~q\ $end
$var wire 1 A{ \BLOCO_MEM|RAM1|ALT_INV_memRAM[21][16]~q\ $end
$var wire 1 B{ \BLOCO_MEM|RAM1|ALT_INV_Mux15~7_combout\ $end
$var wire 1 C{ \BLOCO_MEM|RAM1|ALT_INV_memRAM[54][16]~q\ $end
$var wire 1 D{ \BLOCO_MEM|RAM1|ALT_INV_memRAM[22][16]~q\ $end
$var wire 1 E{ \BLOCO_MEM|RAM1|ALT_INV_memRAM[52][16]~q\ $end
$var wire 1 F{ \BLOCO_MEM|RAM1|ALT_INV_memRAM[20][16]~q\ $end
$var wire 1 G{ \BLOCO_MEM|RAM1|ALT_INV_Mux15~6_combout\ $end
$var wire 1 H{ \BLOCO_MEM|RAM1|ALT_INV_memRAM[39][16]~q\ $end
$var wire 1 I{ \BLOCO_MEM|RAM1|ALT_INV_memRAM[7][16]~q\ $end
$var wire 1 J{ \BLOCO_MEM|RAM1|ALT_INV_memRAM[37][16]~q\ $end
$var wire 1 K{ \BLOCO_MEM|RAM1|ALT_INV_memRAM[5][16]~q\ $end
$var wire 1 L{ \BLOCO_MEM|RAM1|ALT_INV_Mux15~5_combout\ $end
$var wire 1 M{ \BLOCO_MEM|RAM1|ALT_INV_memRAM[38][16]~q\ $end
$var wire 1 N{ \BLOCO_MEM|RAM1|ALT_INV_memRAM[6][16]~q\ $end
$var wire 1 O{ \BLOCO_MEM|RAM1|ALT_INV_memRAM[36][16]~q\ $end
$var wire 1 P{ \BLOCO_MEM|RAM1|ALT_INV_memRAM[4][16]~q\ $end
$var wire 1 Q{ \BLOCO_MEM|RAM1|ALT_INV_Mux15~4_combout\ $end
$var wire 1 R{ \BLOCO_MEM|RAM1|ALT_INV_Mux15~3_combout\ $end
$var wire 1 S{ \BLOCO_MEM|RAM1|ALT_INV_memRAM[51][16]~q\ $end
$var wire 1 T{ \BLOCO_MEM|RAM1|ALT_INV_memRAM[19][16]~q\ $end
$var wire 1 U{ \BLOCO_MEM|RAM1|ALT_INV_memRAM[50][16]~q\ $end
$var wire 1 V{ \BLOCO_MEM|RAM1|ALT_INV_memRAM[18][16]~q\ $end
$var wire 1 W{ \BLOCO_MEM|RAM1|ALT_INV_Mux15~2_combout\ $end
$var wire 1 X{ \BLOCO_MEM|RAM1|ALT_INV_memRAM[49][16]~q\ $end
$var wire 1 Y{ \BLOCO_MEM|RAM1|ALT_INV_memRAM[17][16]~q\ $end
$var wire 1 Z{ \BLOCO_MEM|RAM1|ALT_INV_memRAM[48][16]~q\ $end
$var wire 1 [{ \BLOCO_MEM|RAM1|ALT_INV_memRAM[16][16]~q\ $end
$var wire 1 \{ \BLOCO_MEM|RAM1|ALT_INV_Mux15~1_combout\ $end
$var wire 1 ]{ \BLOCO_MEM|RAM1|ALT_INV_memRAM[35][16]~q\ $end
$var wire 1 ^{ \BLOCO_MEM|RAM1|ALT_INV_memRAM[3][16]~q\ $end
$var wire 1 _{ \BLOCO_MEM|RAM1|ALT_INV_memRAM[34][16]~q\ $end
$var wire 1 `{ \BLOCO_MEM|RAM1|ALT_INV_memRAM[2][16]~q\ $end
$var wire 1 a{ \BLOCO_MEM|RAM1|ALT_INV_Mux15~0_combout\ $end
$var wire 1 b{ \BLOCO_MEM|RAM1|ALT_INV_memRAM[33][16]~q\ $end
$var wire 1 c{ \BLOCO_MEM|RAM1|ALT_INV_memRAM[1][16]~q\ $end
$var wire 1 d{ \BLOCO_MEM|RAM1|ALT_INV_memRAM[32][16]~q\ $end
$var wire 1 e{ \BLOCO_MEM|RAM1|ALT_INV_memRAM[0][16]~q\ $end
$var wire 1 f{ \BLOCO_MEM|RAM1|ALT_INV_Mux17~20_combout\ $end
$var wire 1 g{ \BLOCO_MEM|RAM1|ALT_INV_Mux17~19_combout\ $end
$var wire 1 h{ \BLOCO_MEM|RAM1|ALT_INV_Mux17~18_combout\ $end
$var wire 1 i{ \BLOCO_MEM|RAM1|ALT_INV_memRAM[63][14]~q\ $end
$var wire 1 j{ \BLOCO_MEM|RAM1|ALT_INV_memRAM[55][14]~q\ $end
$var wire 1 k{ \BLOCO_MEM|RAM1|ALT_INV_memRAM[61][14]~q\ $end
$var wire 1 l{ \BLOCO_MEM|RAM1|ALT_INV_memRAM[53][14]~q\ $end
$var wire 1 m{ \BLOCO_MEM|RAM1|ALT_INV_Mux17~17_combout\ $end
$var wire 1 n{ \BLOCO_MEM|RAM1|ALT_INV_memRAM[59][14]~q\ $end
$var wire 1 o{ \BLOCO_MEM|RAM1|ALT_INV_memRAM[51][14]~q\ $end
$var wire 1 p{ \BLOCO_MEM|RAM1|ALT_INV_memRAM[57][14]~q\ $end
$var wire 1 q{ \BLOCO_MEM|RAM1|ALT_INV_memRAM[49][14]~q\ $end
$var wire 1 r{ \BLOCO_MEM|RAM1|ALT_INV_Mux17~16_combout\ $end
$var wire 1 s{ \BLOCO_MEM|RAM1|ALT_INV_memRAM[62][14]~q\ $end
$var wire 1 t{ \BLOCO_MEM|RAM1|ALT_INV_memRAM[54][14]~q\ $end
$var wire 1 u{ \BLOCO_MEM|RAM1|ALT_INV_memRAM[60][14]~q\ $end
$var wire 1 v{ \BLOCO_MEM|RAM1|ALT_INV_memRAM[52][14]~q\ $end
$var wire 1 w{ \BLOCO_MEM|RAM1|ALT_INV_Mux17~15_combout\ $end
$var wire 1 x{ \BLOCO_MEM|RAM1|ALT_INV_memRAM[58][14]~q\ $end
$var wire 1 y{ \BLOCO_MEM|RAM1|ALT_INV_memRAM[50][14]~q\ $end
$var wire 1 z{ \BLOCO_MEM|RAM1|ALT_INV_memRAM[56][14]~q\ $end
$var wire 1 {{ \BLOCO_MEM|RAM1|ALT_INV_memRAM[48][14]~q\ $end
$var wire 1 |{ \BLOCO_MEM|RAM1|ALT_INV_Mux17~14_combout\ $end
$var wire 1 }{ \BLOCO_MEM|RAM1|ALT_INV_Mux17~13_combout\ $end
$var wire 1 ~{ \BLOCO_MEM|RAM1|ALT_INV_memRAM[31][14]~q\ $end
$var wire 1 !| \BLOCO_MEM|RAM1|ALT_INV_memRAM[23][14]~q\ $end
$var wire 1 "| \BLOCO_MEM|RAM1|ALT_INV_memRAM[27][14]~q\ $end
$var wire 1 #| \BLOCO_MEM|RAM1|ALT_INV_memRAM[19][14]~q\ $end
$var wire 1 $| \BLOCO_MEM|RAM1|ALT_INV_Mux17~12_combout\ $end
$var wire 1 %| \BLOCO_MEM|RAM1|ALT_INV_memRAM[30][14]~q\ $end
$var wire 1 &| \BLOCO_MEM|RAM1|ALT_INV_memRAM[22][14]~q\ $end
$var wire 1 '| \BLOCO_MEM|RAM1|ALT_INV_memRAM[26][14]~q\ $end
$var wire 1 (| \BLOCO_MEM|RAM1|ALT_INV_memRAM[18][14]~q\ $end
$var wire 1 )| \BLOCO_MEM|RAM1|ALT_INV_Mux17~11_combout\ $end
$var wire 1 *| \BLOCO_MEM|RAM1|ALT_INV_memRAM[29][14]~q\ $end
$var wire 1 +| \BLOCO_MEM|RAM1|ALT_INV_memRAM[21][14]~q\ $end
$var wire 1 ,| \BLOCO_MEM|RAM1|ALT_INV_memRAM[25][14]~q\ $end
$var wire 1 -| \BLOCO_MEM|RAM1|ALT_INV_memRAM[17][14]~q\ $end
$var wire 1 .| \BLOCO_MEM|RAM1|ALT_INV_Mux17~10_combout\ $end
$var wire 1 /| \BLOCO_MEM|RAM1|ALT_INV_memRAM[28][14]~q\ $end
$var wire 1 0| \BLOCO_MEM|RAM1|ALT_INV_memRAM[20][14]~q\ $end
$var wire 1 1| \BLOCO_MEM|RAM1|ALT_INV_memRAM[24][14]~q\ $end
$var wire 1 2| \BLOCO_MEM|RAM1|ALT_INV_memRAM[16][14]~q\ $end
$var wire 1 3| \BLOCO_MEM|RAM1|ALT_INV_Mux17~9_combout\ $end
$var wire 1 4| \BLOCO_MEM|RAM1|ALT_INV_Mux17~8_combout\ $end
$var wire 1 5| \BLOCO_MEM|RAM1|ALT_INV_memRAM[47][14]~q\ $end
$var wire 1 6| \BLOCO_MEM|RAM1|ALT_INV_memRAM[43][14]~q\ $end
$var wire 1 7| \BLOCO_MEM|RAM1|ALT_INV_memRAM[46][14]~q\ $end
$var wire 1 8| \BLOCO_MEM|RAM1|ALT_INV_memRAM[42][14]~q\ $end
$var wire 1 9| \BLOCO_MEM|RAM1|ALT_INV_Mux17~7_combout\ $end
$var wire 1 :| \BLOCO_MEM|RAM1|ALT_INV_memRAM[39][14]~q\ $end
$var wire 1 ;| \BLOCO_MEM|RAM1|ALT_INV_memRAM[35][14]~q\ $end
$var wire 1 <| \BLOCO_MEM|RAM1|ALT_INV_memRAM[38][14]~q\ $end
$var wire 1 =| \BLOCO_MEM|RAM1|ALT_INV_memRAM[34][14]~q\ $end
$var wire 1 >| \BLOCO_MEM|RAM1|ALT_INV_Mux17~6_combout\ $end
$var wire 1 ?| \BLOCO_MEM|RAM1|ALT_INV_memRAM[45][14]~q\ $end
$var wire 1 @| \BLOCO_MEM|RAM1|ALT_INV_memRAM[41][14]~q\ $end
$var wire 1 A| \BLOCO_MEM|RAM1|ALT_INV_memRAM[44][14]~q\ $end
$var wire 1 B| \BLOCO_MEM|RAM1|ALT_INV_memRAM[40][14]~q\ $end
$var wire 1 C| \BLOCO_MEM|RAM1|ALT_INV_Mux17~5_combout\ $end
$var wire 1 D| \BLOCO_MEM|RAM1|ALT_INV_memRAM[37][14]~q\ $end
$var wire 1 E| \BLOCO_MEM|RAM1|ALT_INV_memRAM[33][14]~q\ $end
$var wire 1 F| \BLOCO_MEM|RAM1|ALT_INV_memRAM[36][14]~q\ $end
$var wire 1 G| \BLOCO_MEM|RAM1|ALT_INV_memRAM[32][14]~q\ $end
$var wire 1 H| \BLOCO_MEM|RAM1|ALT_INV_Mux17~4_combout\ $end
$var wire 1 I| \BLOCO_MEM|RAM1|ALT_INV_Mux17~3_combout\ $end
$var wire 1 J| \BLOCO_MEM|RAM1|ALT_INV_memRAM[15][14]~q\ $end
$var wire 1 K| \BLOCO_MEM|RAM1|ALT_INV_memRAM[7][14]~q\ $end
$var wire 1 L| \BLOCO_MEM|RAM1|ALT_INV_memRAM[11][14]~q\ $end
$var wire 1 M| \BLOCO_MEM|RAM1|ALT_INV_memRAM[3][14]~q\ $end
$var wire 1 N| \BLOCO_MEM|RAM1|ALT_INV_Mux17~2_combout\ $end
$var wire 1 O| \BLOCO_MEM|RAM1|ALT_INV_memRAM[14][14]~q\ $end
$var wire 1 P| \BLOCO_MEM|RAM1|ALT_INV_memRAM[6][14]~q\ $end
$var wire 1 Q| \BLOCO_MEM|RAM1|ALT_INV_memRAM[10][14]~q\ $end
$var wire 1 R| \BLOCO_MEM|RAM1|ALT_INV_memRAM[2][14]~q\ $end
$var wire 1 S| \BLOCO_MEM|RAM1|ALT_INV_Mux17~1_combout\ $end
$var wire 1 T| \BLOCO_MEM|RAM1|ALT_INV_memRAM[13][14]~q\ $end
$var wire 1 U| \BLOCO_MEM|RAM1|ALT_INV_memRAM[5][14]~q\ $end
$var wire 1 V| \BLOCO_MEM|RAM1|ALT_INV_memRAM[9][14]~q\ $end
$var wire 1 W| \BLOCO_MEM|RAM1|ALT_INV_memRAM[1][14]~q\ $end
$var wire 1 X| \BLOCO_MEM|RAM1|ALT_INV_Mux17~0_combout\ $end
$var wire 1 Y| \BLOCO_MEM|RAM1|ALT_INV_memRAM[12][14]~q\ $end
$var wire 1 Z| \BLOCO_MEM|RAM1|ALT_INV_memRAM[4][14]~q\ $end
$var wire 1 [| \BLOCO_MEM|RAM1|ALT_INV_memRAM[8][14]~q\ $end
$var wire 1 \| \BLOCO_MEM|RAM1|ALT_INV_memRAM[0][14]~q\ $end
$var wire 1 ]| \BLOCO_MEM|RAM1|ALT_INV_Mux18~20_combout\ $end
$var wire 1 ^| \BLOCO_MEM|RAM1|ALT_INV_Mux18~19_combout\ $end
$var wire 1 _| \BLOCO_MEM|RAM1|ALT_INV_Mux18~18_combout\ $end
$var wire 1 `| \BLOCO_MEM|RAM1|ALT_INV_memRAM[63][13]~q\ $end
$var wire 1 a| \BLOCO_MEM|RAM1|ALT_INV_memRAM[31][13]~q\ $end
$var wire 1 b| \BLOCO_MEM|RAM1|ALT_INV_memRAM[47][13]~q\ $end
$var wire 1 c| \BLOCO_MEM|RAM1|ALT_INV_memRAM[15][13]~q\ $end
$var wire 1 d| \BLOCO_MEM|RAM1|ALT_INV_Mux18~17_combout\ $end
$var wire 1 e| \BLOCO_MEM|RAM1|ALT_INV_memRAM[62][13]~q\ $end
$var wire 1 f| \BLOCO_MEM|RAM1|ALT_INV_memRAM[30][13]~q\ $end
$var wire 1 g| \BLOCO_MEM|RAM1|ALT_INV_memRAM[46][13]~q\ $end
$var wire 1 h| \BLOCO_MEM|RAM1|ALT_INV_memRAM[14][13]~q\ $end
$var wire 1 i| \BLOCO_MEM|RAM1|ALT_INV_Mux18~16_combout\ $end
$var wire 1 j| \BLOCO_MEM|RAM1|ALT_INV_memRAM[61][13]~q\ $end
$var wire 1 k| \BLOCO_MEM|RAM1|ALT_INV_memRAM[29][13]~q\ $end
$var wire 1 l| \BLOCO_MEM|RAM1|ALT_INV_memRAM[45][13]~q\ $end
$var wire 1 m| \BLOCO_MEM|RAM1|ALT_INV_memRAM[13][13]~q\ $end
$var wire 1 n| \BLOCO_MEM|RAM1|ALT_INV_Mux18~15_combout\ $end
$var wire 1 o| \BLOCO_MEM|RAM1|ALT_INV_memRAM[60][13]~q\ $end
$var wire 1 p| \BLOCO_MEM|RAM1|ALT_INV_memRAM[28][13]~q\ $end
$var wire 1 q| \BLOCO_MEM|RAM1|ALT_INV_memRAM[44][13]~q\ $end
$var wire 1 r| \BLOCO_MEM|RAM1|ALT_INV_memRAM[12][13]~q\ $end
$var wire 1 s| \BLOCO_MEM|RAM1|ALT_INV_Mux18~14_combout\ $end
$var wire 1 t| \BLOCO_MEM|RAM1|ALT_INV_Mux18~13_combout\ $end
$var wire 1 u| \BLOCO_MEM|RAM1|ALT_INV_memRAM[59][13]~q\ $end
$var wire 1 v| \BLOCO_MEM|RAM1|ALT_INV_memRAM[27][13]~q\ $end
$var wire 1 w| \BLOCO_MEM|RAM1|ALT_INV_memRAM[57][13]~q\ $end
$var wire 1 x| \BLOCO_MEM|RAM1|ALT_INV_memRAM[25][13]~q\ $end
$var wire 1 y| \BLOCO_MEM|RAM1|ALT_INV_Mux18~12_combout\ $end
$var wire 1 z| \BLOCO_MEM|RAM1|ALT_INV_memRAM[58][13]~q\ $end
$var wire 1 {| \BLOCO_MEM|RAM1|ALT_INV_memRAM[26][13]~q\ $end
$var wire 1 || \BLOCO_MEM|RAM1|ALT_INV_memRAM[56][13]~q\ $end
$var wire 1 }| \BLOCO_MEM|RAM1|ALT_INV_memRAM[24][13]~q\ $end
$var wire 1 ~| \BLOCO_MEM|RAM1|ALT_INV_Mux18~11_combout\ $end
$var wire 1 !} \BLOCO_MEM|RAM1|ALT_INV_memRAM[43][13]~q\ $end
$var wire 1 "} \BLOCO_MEM|RAM1|ALT_INV_memRAM[11][13]~q\ $end
$var wire 1 #} \BLOCO_MEM|RAM1|ALT_INV_memRAM[41][13]~q\ $end
$var wire 1 $} \BLOCO_MEM|RAM1|ALT_INV_memRAM[9][13]~q\ $end
$var wire 1 %} \BLOCO_MEM|RAM1|ALT_INV_Mux18~10_combout\ $end
$var wire 1 &} \BLOCO_MEM|RAM1|ALT_INV_memRAM[42][13]~q\ $end
$var wire 1 '} \BLOCO_MEM|RAM1|ALT_INV_memRAM[10][13]~q\ $end
$var wire 1 (} \BLOCO_MEM|RAM1|ALT_INV_memRAM[40][13]~q\ $end
$var wire 1 )} \BLOCO_MEM|RAM1|ALT_INV_memRAM[8][13]~q\ $end
$var wire 1 *} \BLOCO_MEM|RAM1|ALT_INV_Mux18~9_combout\ $end
$var wire 1 +} \BLOCO_MEM|RAM1|ALT_INV_Mux18~8_combout\ $end
$var wire 1 ,} \BLOCO_MEM|RAM1|ALT_INV_memRAM[55][13]~q\ $end
$var wire 1 -} \BLOCO_MEM|RAM1|ALT_INV_memRAM[23][13]~q\ $end
$var wire 1 .} \BLOCO_MEM|RAM1|ALT_INV_memRAM[53][13]~q\ $end
$var wire 1 /} \BLOCO_MEM|RAM1|ALT_INV_memRAM[21][13]~q\ $end
$var wire 1 0} \BLOCO_MEM|RAM1|ALT_INV_Mux18~7_combout\ $end
$var wire 1 1} \BLOCO_MEM|RAM1|ALT_INV_memRAM[54][13]~q\ $end
$var wire 1 2} \BLOCO_MEM|RAM1|ALT_INV_memRAM[22][13]~q\ $end
$var wire 1 3} \BLOCO_MEM|RAM1|ALT_INV_memRAM[52][13]~q\ $end
$var wire 1 4} \BLOCO_MEM|RAM1|ALT_INV_memRAM[20][13]~q\ $end
$var wire 1 5} \BLOCO_MEM|RAM1|ALT_INV_Mux18~6_combout\ $end
$var wire 1 6} \BLOCO_MEM|RAM1|ALT_INV_memRAM[39][13]~q\ $end
$var wire 1 7} \BLOCO_MEM|RAM1|ALT_INV_memRAM[7][13]~q\ $end
$var wire 1 8} \BLOCO_MEM|RAM1|ALT_INV_memRAM[37][13]~q\ $end
$var wire 1 9} \BLOCO_MEM|RAM1|ALT_INV_memRAM[5][13]~q\ $end
$var wire 1 :} \BLOCO_MEM|RAM1|ALT_INV_Mux18~5_combout\ $end
$var wire 1 ;} \BLOCO_MEM|RAM1|ALT_INV_memRAM[38][13]~q\ $end
$var wire 1 <} \BLOCO_MEM|RAM1|ALT_INV_memRAM[6][13]~q\ $end
$var wire 1 =} \BLOCO_MEM|RAM1|ALT_INV_memRAM[36][13]~q\ $end
$var wire 1 >} \BLOCO_MEM|RAM1|ALT_INV_memRAM[4][13]~q\ $end
$var wire 1 ?} \BLOCO_MEM|RAM1|ALT_INV_Mux18~4_combout\ $end
$var wire 1 @} \BLOCO_MEM|RAM1|ALT_INV_Mux18~3_combout\ $end
$var wire 1 A} \BLOCO_MEM|RAM1|ALT_INV_memRAM[51][13]~q\ $end
$var wire 1 B} \BLOCO_MEM|RAM1|ALT_INV_memRAM[19][13]~q\ $end
$var wire 1 C} \BLOCO_MEM|RAM1|ALT_INV_memRAM[49][13]~q\ $end
$var wire 1 D} \BLOCO_MEM|RAM1|ALT_INV_memRAM[17][13]~q\ $end
$var wire 1 E} \BLOCO_MEM|RAM1|ALT_INV_Mux18~2_combout\ $end
$var wire 1 F} \BLOCO_MEM|RAM1|ALT_INV_memRAM[50][13]~q\ $end
$var wire 1 G} \BLOCO_MEM|RAM1|ALT_INV_memRAM[18][13]~q\ $end
$var wire 1 H} \BLOCO_MEM|RAM1|ALT_INV_memRAM[48][13]~q\ $end
$var wire 1 I} \BLOCO_MEM|RAM1|ALT_INV_memRAM[16][13]~q\ $end
$var wire 1 J} \BLOCO_MEM|RAM1|ALT_INV_Mux18~1_combout\ $end
$var wire 1 K} \BLOCO_MEM|RAM1|ALT_INV_memRAM[35][13]~q\ $end
$var wire 1 L} \BLOCO_MEM|RAM1|ALT_INV_memRAM[3][13]~q\ $end
$var wire 1 M} \BLOCO_MEM|RAM1|ALT_INV_memRAM[33][13]~q\ $end
$var wire 1 N} \BLOCO_MEM|RAM1|ALT_INV_memRAM[1][13]~q\ $end
$var wire 1 O} \BLOCO_MEM|RAM1|ALT_INV_Mux18~0_combout\ $end
$var wire 1 P} \BLOCO_MEM|RAM1|ALT_INV_memRAM[34][13]~q\ $end
$var wire 1 Q} \BLOCO_MEM|RAM1|ALT_INV_memRAM[2][13]~q\ $end
$var wire 1 R} \BLOCO_MEM|RAM1|ALT_INV_memRAM[32][13]~q\ $end
$var wire 1 S} \BLOCO_MEM|RAM1|ALT_INV_memRAM[0][13]~q\ $end
$var wire 1 T} \BLOCO_MEM|RAM1|ALT_INV_Mux16~20_combout\ $end
$var wire 1 U} \BLOCO_MEM|RAM1|ALT_INV_Mux16~19_combout\ $end
$var wire 1 V} \BLOCO_MEM|RAM1|ALT_INV_Mux16~18_combout\ $end
$var wire 1 W} \BLOCO_MEM|RAM1|ALT_INV_memRAM[63][15]~q\ $end
$var wire 1 X} \BLOCO_MEM|RAM1|ALT_INV_memRAM[55][15]~q\ $end
$var wire 1 Y} \BLOCO_MEM|RAM1|ALT_INV_memRAM[31][15]~q\ $end
$var wire 1 Z} \BLOCO_MEM|RAM1|ALT_INV_memRAM[23][15]~q\ $end
$var wire 1 [} \BLOCO_MEM|RAM1|ALT_INV_Mux16~17_combout\ $end
$var wire 1 \} \BLOCO_MEM|RAM1|ALT_INV_memRAM[59][15]~q\ $end
$var wire 1 ]} \BLOCO_MEM|RAM1|ALT_INV_memRAM[51][15]~q\ $end
$var wire 1 ^} \BLOCO_MEM|RAM1|ALT_INV_memRAM[27][15]~q\ $end
$var wire 1 _} \BLOCO_MEM|RAM1|ALT_INV_memRAM[19][15]~q\ $end
$var wire 1 `} \BLOCO_MEM|RAM1|ALT_INV_Mux16~16_combout\ $end
$var wire 1 a} \BLOCO_MEM|RAM1|ALT_INV_memRAM[47][15]~q\ $end
$var wire 1 b} \BLOCO_MEM|RAM1|ALT_INV_memRAM[39][15]~q\ $end
$var wire 1 c} \BLOCO_MEM|RAM1|ALT_INV_memRAM[15][15]~q\ $end
$var wire 1 d} \BLOCO_MEM|RAM1|ALT_INV_memRAM[7][15]~q\ $end
$var wire 1 e} \BLOCO_MEM|RAM1|ALT_INV_Mux16~15_combout\ $end
$var wire 1 f} \BLOCO_MEM|RAM1|ALT_INV_memRAM[43][15]~q\ $end
$var wire 1 g} \BLOCO_MEM|RAM1|ALT_INV_memRAM[35][15]~q\ $end
$var wire 1 h} \BLOCO_MEM|RAM1|ALT_INV_memRAM[11][15]~q\ $end
$var wire 1 i} \BLOCO_MEM|RAM1|ALT_INV_memRAM[3][15]~q\ $end
$var wire 1 j} \BLOCO_MEM|RAM1|ALT_INV_Mux16~14_combout\ $end
$var wire 1 k} \BLOCO_MEM|RAM1|ALT_INV_Mux16~13_combout\ $end
$var wire 1 l} \BLOCO_MEM|RAM1|ALT_INV_memRAM[62][15]~q\ $end
$var wire 1 m} \BLOCO_MEM|RAM1|ALT_INV_memRAM[30][15]~q\ $end
$var wire 1 n} \BLOCO_MEM|RAM1|ALT_INV_memRAM[58][15]~q\ $end
$var wire 1 o} \BLOCO_MEM|RAM1|ALT_INV_memRAM[26][15]~q\ $end
$var wire 1 p} \BLOCO_MEM|RAM1|ALT_INV_Mux16~12_combout\ $end
$var wire 1 q} \BLOCO_MEM|RAM1|ALT_INV_memRAM[54][15]~q\ $end
$var wire 1 r} \BLOCO_MEM|RAM1|ALT_INV_memRAM[22][15]~q\ $end
$var wire 1 s} \BLOCO_MEM|RAM1|ALT_INV_memRAM[50][15]~q\ $end
$var wire 1 t} \BLOCO_MEM|RAM1|ALT_INV_memRAM[18][15]~q\ $end
$var wire 1 u} \BLOCO_MEM|RAM1|ALT_INV_Mux16~11_combout\ $end
$var wire 1 v} \BLOCO_MEM|RAM1|ALT_INV_memRAM[46][15]~q\ $end
$var wire 1 w} \BLOCO_MEM|RAM1|ALT_INV_memRAM[14][15]~q\ $end
$var wire 1 x} \BLOCO_MEM|RAM1|ALT_INV_memRAM[42][15]~q\ $end
$var wire 1 y} \BLOCO_MEM|RAM1|ALT_INV_memRAM[10][15]~q\ $end
$var wire 1 z} \BLOCO_MEM|RAM1|ALT_INV_Mux16~10_combout\ $end
$var wire 1 {} \BLOCO_MEM|RAM1|ALT_INV_memRAM[38][15]~q\ $end
$var wire 1 |} \BLOCO_MEM|RAM1|ALT_INV_memRAM[6][15]~q\ $end
$var wire 1 }} \BLOCO_MEM|RAM1|ALT_INV_memRAM[34][15]~q\ $end
$var wire 1 ~} \BLOCO_MEM|RAM1|ALT_INV_memRAM[2][15]~q\ $end
$var wire 1 !~ \BLOCO_MEM|RAM1|ALT_INV_Mux16~9_combout\ $end
$var wire 1 "~ \BLOCO_MEM|RAM1|ALT_INV_Mux16~8_combout\ $end
$var wire 1 #~ \BLOCO_MEM|RAM1|ALT_INV_memRAM[61][15]~q\ $end
$var wire 1 $~ \BLOCO_MEM|RAM1|ALT_INV_memRAM[29][15]~q\ $end
$var wire 1 %~ \BLOCO_MEM|RAM1|ALT_INV_memRAM[45][15]~q\ $end
$var wire 1 &~ \BLOCO_MEM|RAM1|ALT_INV_memRAM[13][15]~q\ $end
$var wire 1 '~ \BLOCO_MEM|RAM1|ALT_INV_Mux16~7_combout\ $end
$var wire 1 (~ \BLOCO_MEM|RAM1|ALT_INV_memRAM[53][15]~q\ $end
$var wire 1 )~ \BLOCO_MEM|RAM1|ALT_INV_memRAM[21][15]~q\ $end
$var wire 1 *~ \BLOCO_MEM|RAM1|ALT_INV_memRAM[37][15]~q\ $end
$var wire 1 +~ \BLOCO_MEM|RAM1|ALT_INV_memRAM[5][15]~q\ $end
$var wire 1 ,~ \BLOCO_MEM|RAM1|ALT_INV_Mux16~6_combout\ $end
$var wire 1 -~ \BLOCO_MEM|RAM1|ALT_INV_memRAM[57][15]~q\ $end
$var wire 1 .~ \BLOCO_MEM|RAM1|ALT_INV_memRAM[25][15]~q\ $end
$var wire 1 /~ \BLOCO_MEM|RAM1|ALT_INV_memRAM[41][15]~q\ $end
$var wire 1 0~ \BLOCO_MEM|RAM1|ALT_INV_memRAM[9][15]~q\ $end
$var wire 1 1~ \BLOCO_MEM|RAM1|ALT_INV_Mux16~5_combout\ $end
$var wire 1 2~ \BLOCO_MEM|RAM1|ALT_INV_memRAM[49][15]~q\ $end
$var wire 1 3~ \BLOCO_MEM|RAM1|ALT_INV_memRAM[17][15]~q\ $end
$var wire 1 4~ \BLOCO_MEM|RAM1|ALT_INV_memRAM[33][15]~q\ $end
$var wire 1 5~ \BLOCO_MEM|RAM1|ALT_INV_memRAM[1][15]~q\ $end
$var wire 1 6~ \BLOCO_MEM|RAM1|ALT_INV_Mux16~4_combout\ $end
$var wire 1 7~ \BLOCO_MEM|RAM1|ALT_INV_Mux16~3_combout\ $end
$var wire 1 8~ \BLOCO_MEM|RAM1|ALT_INV_memRAM[60][15]~q\ $end
$var wire 1 9~ \BLOCO_MEM|RAM1|ALT_INV_memRAM[28][15]~q\ $end
$var wire 1 :~ \BLOCO_MEM|RAM1|ALT_INV_memRAM[44][15]~q\ $end
$var wire 1 ;~ \BLOCO_MEM|RAM1|ALT_INV_memRAM[12][15]~q\ $end
$var wire 1 <~ \BLOCO_MEM|RAM1|ALT_INV_Mux16~2_combout\ $end
$var wire 1 =~ \BLOCO_MEM|RAM1|ALT_INV_memRAM[52][15]~q\ $end
$var wire 1 >~ \BLOCO_MEM|RAM1|ALT_INV_memRAM[20][15]~q\ $end
$var wire 1 ?~ \BLOCO_MEM|RAM1|ALT_INV_memRAM[36][15]~q\ $end
$var wire 1 @~ \BLOCO_MEM|RAM1|ALT_INV_memRAM[4][15]~q\ $end
$var wire 1 A~ \BLOCO_MEM|RAM1|ALT_INV_Mux16~1_combout\ $end
$var wire 1 B~ \BLOCO_MEM|RAM1|ALT_INV_memRAM[56][15]~q\ $end
$var wire 1 C~ \BLOCO_MEM|RAM1|ALT_INV_memRAM[24][15]~q\ $end
$var wire 1 D~ \BLOCO_MEM|RAM1|ALT_INV_memRAM[40][15]~q\ $end
$var wire 1 E~ \BLOCO_MEM|RAM1|ALT_INV_memRAM[8][15]~q\ $end
$var wire 1 F~ \BLOCO_MEM|RAM1|ALT_INV_Mux16~0_combout\ $end
$var wire 1 G~ \BLOCO_MEM|RAM1|ALT_INV_memRAM[48][15]~q\ $end
$var wire 1 H~ \BLOCO_MEM|RAM1|ALT_INV_memRAM[16][15]~q\ $end
$var wire 1 I~ \BLOCO_MEM|RAM1|ALT_INV_memRAM[32][15]~q\ $end
$var wire 1 J~ \BLOCO_MEM|RAM1|ALT_INV_memRAM[0][15]~q\ $end
$var wire 1 K~ \BLOCO_MEM|RAM1|ALT_INV_Mux19~20_combout\ $end
$var wire 1 L~ \BLOCO_MEM|RAM1|ALT_INV_Mux19~19_combout\ $end
$var wire 1 M~ \BLOCO_MEM|RAM1|ALT_INV_Mux19~18_combout\ $end
$var wire 1 N~ \BLOCO_MEM|RAM1|ALT_INV_memRAM[63][12]~q\ $end
$var wire 1 O~ \BLOCO_MEM|RAM1|ALT_INV_memRAM[62][12]~q\ $end
$var wire 1 P~ \BLOCO_MEM|RAM1|ALT_INV_memRAM[47][12]~q\ $end
$var wire 1 Q~ \BLOCO_MEM|RAM1|ALT_INV_memRAM[46][12]~q\ $end
$var wire 1 R~ \BLOCO_MEM|RAM1|ALT_INV_Mux19~17_combout\ $end
$var wire 1 S~ \BLOCO_MEM|RAM1|ALT_INV_memRAM[55][12]~q\ $end
$var wire 1 T~ \BLOCO_MEM|RAM1|ALT_INV_memRAM[54][12]~q\ $end
$var wire 1 U~ \BLOCO_MEM|RAM1|ALT_INV_memRAM[39][12]~q\ $end
$var wire 1 V~ \BLOCO_MEM|RAM1|ALT_INV_memRAM[38][12]~q\ $end
$var wire 1 W~ \BLOCO_MEM|RAM1|ALT_INV_Mux19~16_combout\ $end
$var wire 1 X~ \BLOCO_MEM|RAM1|ALT_INV_memRAM[59][12]~q\ $end
$var wire 1 Y~ \BLOCO_MEM|RAM1|ALT_INV_memRAM[58][12]~q\ $end
$var wire 1 Z~ \BLOCO_MEM|RAM1|ALT_INV_memRAM[43][12]~q\ $end
$var wire 1 [~ \BLOCO_MEM|RAM1|ALT_INV_memRAM[42][12]~q\ $end
$var wire 1 \~ \BLOCO_MEM|RAM1|ALT_INV_Mux19~15_combout\ $end
$var wire 1 ]~ \BLOCO_MEM|RAM1|ALT_INV_memRAM[51][12]~q\ $end
$var wire 1 ^~ \BLOCO_MEM|RAM1|ALT_INV_memRAM[50][12]~q\ $end
$var wire 1 _~ \BLOCO_MEM|RAM1|ALT_INV_memRAM[35][12]~q\ $end
$var wire 1 `~ \BLOCO_MEM|RAM1|ALT_INV_memRAM[34][12]~q\ $end
$var wire 1 a~ \BLOCO_MEM|RAM1|ALT_INV_Mux19~14_combout\ $end
$var wire 1 b~ \BLOCO_MEM|RAM1|ALT_INV_Mux19~13_combout\ $end
$var wire 1 c~ \BLOCO_MEM|RAM1|ALT_INV_memRAM[31][12]~q\ $end
$var wire 1 d~ \BLOCO_MEM|RAM1|ALT_INV_memRAM[27][12]~q\ $end
$var wire 1 e~ \BLOCO_MEM|RAM1|ALT_INV_memRAM[30][12]~q\ $end
$var wire 1 f~ \BLOCO_MEM|RAM1|ALT_INV_memRAM[26][12]~q\ $end
$var wire 1 g~ \BLOCO_MEM|RAM1|ALT_INV_Mux19~12_combout\ $end
$var wire 1 h~ \BLOCO_MEM|RAM1|ALT_INV_memRAM[23][12]~q\ $end
$var wire 1 i~ \BLOCO_MEM|RAM1|ALT_INV_memRAM[19][12]~q\ $end
$var wire 1 j~ \BLOCO_MEM|RAM1|ALT_INV_memRAM[22][12]~q\ $end
$var wire 1 k~ \BLOCO_MEM|RAM1|ALT_INV_memRAM[18][12]~q\ $end
$var wire 1 l~ \BLOCO_MEM|RAM1|ALT_INV_Mux19~11_combout\ $end
$var wire 1 m~ \BLOCO_MEM|RAM1|ALT_INV_memRAM[15][12]~q\ $end
$var wire 1 n~ \BLOCO_MEM|RAM1|ALT_INV_memRAM[11][12]~q\ $end
$var wire 1 o~ \BLOCO_MEM|RAM1|ALT_INV_memRAM[14][12]~q\ $end
$var wire 1 p~ \BLOCO_MEM|RAM1|ALT_INV_memRAM[10][12]~q\ $end
$var wire 1 q~ \BLOCO_MEM|RAM1|ALT_INV_Mux19~10_combout\ $end
$var wire 1 r~ \BLOCO_MEM|RAM1|ALT_INV_memRAM[7][12]~q\ $end
$var wire 1 s~ \BLOCO_MEM|RAM1|ALT_INV_memRAM[3][12]~q\ $end
$var wire 1 t~ \BLOCO_MEM|RAM1|ALT_INV_memRAM[6][12]~q\ $end
$var wire 1 u~ \BLOCO_MEM|RAM1|ALT_INV_memRAM[2][12]~q\ $end
$var wire 1 v~ \BLOCO_MEM|RAM1|ALT_INV_Mux19~9_combout\ $end
$var wire 1 w~ \BLOCO_MEM|RAM1|ALT_INV_Mux19~8_combout\ $end
$var wire 1 x~ \BLOCO_MEM|RAM1|ALT_INV_memRAM[61][12]~q\ $end
$var wire 1 y~ \BLOCO_MEM|RAM1|ALT_INV_memRAM[53][12]~q\ $end
$var wire 1 z~ \BLOCO_MEM|RAM1|ALT_INV_memRAM[60][12]~q\ $end
$var wire 1 {~ \BLOCO_MEM|RAM1|ALT_INV_memRAM[52][12]~q\ $end
$var wire 1 |~ \BLOCO_MEM|RAM1|ALT_INV_Mux19~7_combout\ $end
$var wire 1 }~ \BLOCO_MEM|RAM1|ALT_INV_memRAM[57][12]~q\ $end
$var wire 1 ~~ \BLOCO_MEM|RAM1|ALT_INV_memRAM[49][12]~q\ $end
$var wire 1 !!! \BLOCO_MEM|RAM1|ALT_INV_memRAM[56][12]~q\ $end
$var wire 1 "!! \BLOCO_MEM|RAM1|ALT_INV_memRAM[48][12]~q\ $end
$var wire 1 #!! \BLOCO_MEM|RAM1|ALT_INV_Mux19~6_combout\ $end
$var wire 1 $!! \BLOCO_MEM|RAM1|ALT_INV_memRAM[45][12]~q\ $end
$var wire 1 %!! \BLOCO_MEM|RAM1|ALT_INV_memRAM[37][12]~q\ $end
$var wire 1 &!! \BLOCO_MEM|RAM1|ALT_INV_memRAM[44][12]~q\ $end
$var wire 1 '!! \BLOCO_MEM|RAM1|ALT_INV_memRAM[36][12]~q\ $end
$var wire 1 (!! \BLOCO_MEM|RAM1|ALT_INV_Mux19~5_combout\ $end
$var wire 1 )!! \BLOCO_MEM|RAM1|ALT_INV_memRAM[41][12]~q\ $end
$var wire 1 *!! \BLOCO_MEM|RAM1|ALT_INV_memRAM[33][12]~q\ $end
$var wire 1 +!! \BLOCO_MEM|RAM1|ALT_INV_memRAM[40][12]~q\ $end
$var wire 1 ,!! \BLOCO_MEM|RAM1|ALT_INV_memRAM[32][12]~q\ $end
$var wire 1 -!! \BLOCO_MEM|RAM1|ALT_INV_Mux19~4_combout\ $end
$var wire 1 .!! \BLOCO_MEM|RAM1|ALT_INV_Mux19~3_combout\ $end
$var wire 1 /!! \BLOCO_MEM|RAM1|ALT_INV_memRAM[29][12]~q\ $end
$var wire 1 0!! \BLOCO_MEM|RAM1|ALT_INV_memRAM[28][12]~q\ $end
$var wire 1 1!! \BLOCO_MEM|RAM1|ALT_INV_memRAM[13][12]~q\ $end
$var wire 1 2!! \BLOCO_MEM|RAM1|ALT_INV_memRAM[12][12]~q\ $end
$var wire 1 3!! \BLOCO_MEM|RAM1|ALT_INV_Mux19~2_combout\ $end
$var wire 1 4!! \BLOCO_MEM|RAM1|ALT_INV_memRAM[21][12]~q\ $end
$var wire 1 5!! \BLOCO_MEM|RAM1|ALT_INV_memRAM[20][12]~q\ $end
$var wire 1 6!! \BLOCO_MEM|RAM1|ALT_INV_memRAM[5][12]~q\ $end
$var wire 1 7!! \BLOCO_MEM|RAM1|ALT_INV_memRAM[4][12]~q\ $end
$var wire 1 8!! \BLOCO_MEM|RAM1|ALT_INV_Mux19~1_combout\ $end
$var wire 1 9!! \BLOCO_MEM|RAM1|ALT_INV_memRAM[25][12]~q\ $end
$var wire 1 :!! \BLOCO_MEM|RAM1|ALT_INV_memRAM[24][12]~q\ $end
$var wire 1 ;!! \BLOCO_MEM|RAM1|ALT_INV_memRAM[9][12]~q\ $end
$var wire 1 <!! \BLOCO_MEM|RAM1|ALT_INV_memRAM[8][12]~q\ $end
$var wire 1 =!! \BLOCO_MEM|RAM1|ALT_INV_Mux19~0_combout\ $end
$var wire 1 >!! \BLOCO_MEM|RAM1|ALT_INV_memRAM[17][12]~q\ $end
$var wire 1 ?!! \BLOCO_MEM|RAM1|ALT_INV_memRAM[16][12]~q\ $end
$var wire 1 @!! \BLOCO_MEM|RAM1|ALT_INV_memRAM[1][12]~q\ $end
$var wire 1 A!! \BLOCO_MEM|RAM1|ALT_INV_memRAM[0][12]~q\ $end
$var wire 1 B!! \BLOCO_MEM|RAM1|ALT_INV_Mux21~20_combout\ $end
$var wire 1 C!! \BLOCO_MEM|RAM1|ALT_INV_Mux21~19_combout\ $end
$var wire 1 D!! \BLOCO_MEM|RAM1|ALT_INV_Mux21~18_combout\ $end
$var wire 1 E!! \BLOCO_MEM|RAM1|ALT_INV_memRAM[63][10]~q\ $end
$var wire 1 F!! \BLOCO_MEM|RAM1|ALT_INV_memRAM[55][10]~q\ $end
$var wire 1 G!! \BLOCO_MEM|RAM1|ALT_INV_memRAM[62][10]~q\ $end
$var wire 1 H!! \BLOCO_MEM|RAM1|ALT_INV_memRAM[54][10]~q\ $end
$var wire 1 I!! \BLOCO_MEM|RAM1|ALT_INV_Mux21~17_combout\ $end
$var wire 1 J!! \BLOCO_MEM|RAM1|ALT_INV_memRAM[59][10]~q\ $end
$var wire 1 K!! \BLOCO_MEM|RAM1|ALT_INV_memRAM[51][10]~q\ $end
$var wire 1 L!! \BLOCO_MEM|RAM1|ALT_INV_memRAM[58][10]~q\ $end
$var wire 1 M!! \BLOCO_MEM|RAM1|ALT_INV_memRAM[50][10]~q\ $end
$var wire 1 N!! \BLOCO_MEM|RAM1|ALT_INV_Mux21~16_combout\ $end
$var wire 1 O!! \BLOCO_MEM|RAM1|ALT_INV_memRAM[61][10]~q\ $end
$var wire 1 P!! \BLOCO_MEM|RAM1|ALT_INV_memRAM[53][10]~q\ $end
$var wire 1 Q!! \BLOCO_MEM|RAM1|ALT_INV_memRAM[60][10]~q\ $end
$var wire 1 R!! \BLOCO_MEM|RAM1|ALT_INV_memRAM[52][10]~q\ $end
$var wire 1 S!! \BLOCO_MEM|RAM1|ALT_INV_Mux21~15_combout\ $end
$var wire 1 T!! \BLOCO_MEM|RAM1|ALT_INV_memRAM[57][10]~q\ $end
$var wire 1 U!! \BLOCO_MEM|RAM1|ALT_INV_memRAM[49][10]~q\ $end
$var wire 1 V!! \BLOCO_MEM|RAM1|ALT_INV_memRAM[56][10]~q\ $end
$var wire 1 W!! \BLOCO_MEM|RAM1|ALT_INV_memRAM[48][10]~q\ $end
$var wire 1 X!! \BLOCO_MEM|RAM1|ALT_INV_Mux21~14_combout\ $end
$var wire 1 Y!! \BLOCO_MEM|RAM1|ALT_INV_Mux21~13_combout\ $end
$var wire 1 Z!! \BLOCO_MEM|RAM1|ALT_INV_memRAM[31][10]~q\ $end
$var wire 1 [!! \BLOCO_MEM|RAM1|ALT_INV_memRAM[23][10]~q\ $end
$var wire 1 \!! \BLOCO_MEM|RAM1|ALT_INV_memRAM[29][10]~q\ $end
$var wire 1 ]!! \BLOCO_MEM|RAM1|ALT_INV_memRAM[21][10]~q\ $end
$var wire 1 ^!! \BLOCO_MEM|RAM1|ALT_INV_Mux21~12_combout\ $end
$var wire 1 _!! \BLOCO_MEM|RAM1|ALT_INV_memRAM[27][10]~q\ $end
$var wire 1 `!! \BLOCO_MEM|RAM1|ALT_INV_memRAM[19][10]~q\ $end
$var wire 1 a!! \BLOCO_MEM|RAM1|ALT_INV_memRAM[25][10]~q\ $end
$var wire 1 b!! \BLOCO_MEM|RAM1|ALT_INV_memRAM[17][10]~q\ $end
$var wire 1 c!! \BLOCO_MEM|RAM1|ALT_INV_Mux21~11_combout\ $end
$var wire 1 d!! \BLOCO_MEM|RAM1|ALT_INV_memRAM[30][10]~q\ $end
$var wire 1 e!! \BLOCO_MEM|RAM1|ALT_INV_memRAM[22][10]~q\ $end
$var wire 1 f!! \BLOCO_MEM|RAM1|ALT_INV_memRAM[28][10]~q\ $end
$var wire 1 g!! \BLOCO_MEM|RAM1|ALT_INV_memRAM[20][10]~q\ $end
$var wire 1 h!! \BLOCO_MEM|RAM1|ALT_INV_Mux21~10_combout\ $end
$var wire 1 i!! \BLOCO_MEM|RAM1|ALT_INV_memRAM[26][10]~q\ $end
$var wire 1 j!! \BLOCO_MEM|RAM1|ALT_INV_memRAM[18][10]~q\ $end
$var wire 1 k!! \BLOCO_MEM|RAM1|ALT_INV_memRAM[24][10]~q\ $end
$var wire 1 l!! \BLOCO_MEM|RAM1|ALT_INV_memRAM[16][10]~q\ $end
$var wire 1 m!! \BLOCO_MEM|RAM1|ALT_INV_Mux21~9_combout\ $end
$var wire 1 n!! \BLOCO_MEM|RAM1|ALT_INV_Mux21~8_combout\ $end
$var wire 1 o!! \BLOCO_MEM|RAM1|ALT_INV_memRAM[47][10]~q\ $end
$var wire 1 p!! \BLOCO_MEM|RAM1|ALT_INV_memRAM[39][10]~q\ $end
$var wire 1 q!! \BLOCO_MEM|RAM1|ALT_INV_memRAM[43][10]~q\ $end
$var wire 1 r!! \BLOCO_MEM|RAM1|ALT_INV_memRAM[35][10]~q\ $end
$var wire 1 s!! \BLOCO_MEM|RAM1|ALT_INV_Mux21~7_combout\ $end
$var wire 1 t!! \BLOCO_MEM|RAM1|ALT_INV_memRAM[46][10]~q\ $end
$var wire 1 u!! \BLOCO_MEM|RAM1|ALT_INV_memRAM[38][10]~q\ $end
$var wire 1 v!! \BLOCO_MEM|RAM1|ALT_INV_memRAM[42][10]~q\ $end
$var wire 1 w!! \BLOCO_MEM|RAM1|ALT_INV_memRAM[34][10]~q\ $end
$var wire 1 x!! \BLOCO_MEM|RAM1|ALT_INV_Mux21~6_combout\ $end
$var wire 1 y!! \BLOCO_MEM|RAM1|ALT_INV_memRAM[45][10]~q\ $end
$var wire 1 z!! \BLOCO_MEM|RAM1|ALT_INV_memRAM[37][10]~q\ $end
$var wire 1 {!! \BLOCO_MEM|RAM1|ALT_INV_memRAM[41][10]~q\ $end
$var wire 1 |!! \BLOCO_MEM|RAM1|ALT_INV_memRAM[33][10]~q\ $end
$var wire 1 }!! \BLOCO_MEM|RAM1|ALT_INV_Mux21~5_combout\ $end
$var wire 1 ~!! \BLOCO_MEM|RAM1|ALT_INV_memRAM[44][10]~q\ $end
$var wire 1 !"! \BLOCO_MEM|RAM1|ALT_INV_memRAM[36][10]~q\ $end
$var wire 1 ""! \BLOCO_MEM|RAM1|ALT_INV_memRAM[40][10]~q\ $end
$var wire 1 #"! \BLOCO_MEM|RAM1|ALT_INV_memRAM[32][10]~q\ $end
$var wire 1 $"! \BLOCO_MEM|RAM1|ALT_INV_Mux21~4_combout\ $end
$var wire 1 %"! \BLOCO_MEM|RAM1|ALT_INV_Mux21~3_combout\ $end
$var wire 1 &"! \BLOCO_MEM|RAM1|ALT_INV_memRAM[15][10]~q\ $end
$var wire 1 '"! \BLOCO_MEM|RAM1|ALT_INV_memRAM[7][10]~q\ $end
$var wire 1 ("! \BLOCO_MEM|RAM1|ALT_INV_memRAM[11][10]~q\ $end
$var wire 1 )"! \BLOCO_MEM|RAM1|ALT_INV_memRAM[3][10]~q\ $end
$var wire 1 *"! \BLOCO_MEM|RAM1|ALT_INV_Mux21~2_combout\ $end
$var wire 1 +"! \BLOCO_MEM|RAM1|ALT_INV_memRAM[14][10]~q\ $end
$var wire 1 ,"! \BLOCO_MEM|RAM1|ALT_INV_memRAM[6][10]~q\ $end
$var wire 1 -"! \BLOCO_MEM|RAM1|ALT_INV_memRAM[10][10]~q\ $end
$var wire 1 ."! \BLOCO_MEM|RAM1|ALT_INV_memRAM[2][10]~q\ $end
$var wire 1 /"! \BLOCO_MEM|RAM1|ALT_INV_Mux21~1_combout\ $end
$var wire 1 0"! \BLOCO_MEM|RAM1|ALT_INV_memRAM[13][10]~q\ $end
$var wire 1 1"! \BLOCO_MEM|RAM1|ALT_INV_memRAM[5][10]~q\ $end
$var wire 1 2"! \BLOCO_MEM|RAM1|ALT_INV_memRAM[9][10]~q\ $end
$var wire 1 3"! \BLOCO_MEM|RAM1|ALT_INV_memRAM[1][10]~q\ $end
$var wire 1 4"! \BLOCO_MEM|RAM1|ALT_INV_Mux21~0_combout\ $end
$var wire 1 5"! \BLOCO_MEM|RAM1|ALT_INV_memRAM[12][10]~q\ $end
$var wire 1 6"! \BLOCO_MEM|RAM1|ALT_INV_memRAM[4][10]~q\ $end
$var wire 1 7"! \BLOCO_MEM|RAM1|ALT_INV_memRAM[8][10]~q\ $end
$var wire 1 8"! \BLOCO_MEM|RAM1|ALT_INV_memRAM[0][10]~q\ $end
$var wire 1 9"! \BLOCO_MEM|RAM1|ALT_INV_Mux22~20_combout\ $end
$var wire 1 :"! \BLOCO_MEM|RAM1|ALT_INV_Mux22~19_combout\ $end
$var wire 1 ;"! \BLOCO_MEM|RAM1|ALT_INV_Mux22~18_combout\ $end
$var wire 1 <"! \BLOCO_MEM|RAM1|ALT_INV_memRAM[63][9]~q\ $end
$var wire 1 ="! \BLOCO_MEM|RAM1|ALT_INV_memRAM[59][9]~q\ $end
$var wire 1 >"! \BLOCO_MEM|RAM1|ALT_INV_memRAM[62][9]~q\ $end
$var wire 1 ?"! \BLOCO_MEM|RAM1|ALT_INV_memRAM[58][9]~q\ $end
$var wire 1 @"! \BLOCO_MEM|RAM1|ALT_INV_Mux22~17_combout\ $end
$var wire 1 A"! \BLOCO_MEM|RAM1|ALT_INV_memRAM[47][9]~q\ $end
$var wire 1 B"! \BLOCO_MEM|RAM1|ALT_INV_memRAM[43][9]~q\ $end
$var wire 1 C"! \BLOCO_MEM|RAM1|ALT_INV_memRAM[46][9]~q\ $end
$var wire 1 D"! \BLOCO_MEM|RAM1|ALT_INV_memRAM[42][9]~q\ $end
$var wire 1 E"! \BLOCO_MEM|RAM1|ALT_INV_Mux22~16_combout\ $end
$var wire 1 F"! \BLOCO_MEM|RAM1|ALT_INV_memRAM[61][9]~q\ $end
$var wire 1 G"! \BLOCO_MEM|RAM1|ALT_INV_memRAM[57][9]~q\ $end
$var wire 1 H"! \BLOCO_MEM|RAM1|ALT_INV_memRAM[60][9]~q\ $end
$var wire 1 I"! \BLOCO_MEM|RAM1|ALT_INV_memRAM[56][9]~q\ $end
$var wire 1 J"! \BLOCO_MEM|RAM1|ALT_INV_Mux22~15_combout\ $end
$var wire 1 K"! \BLOCO_MEM|RAM1|ALT_INV_memRAM[45][9]~q\ $end
$var wire 1 L"! \BLOCO_MEM|RAM1|ALT_INV_memRAM[41][9]~q\ $end
$var wire 1 M"! \BLOCO_MEM|RAM1|ALT_INV_memRAM[44][9]~q\ $end
$var wire 1 N"! \BLOCO_MEM|RAM1|ALT_INV_memRAM[40][9]~q\ $end
$var wire 1 O"! \BLOCO_MEM|RAM1|ALT_INV_Mux22~14_combout\ $end
$var wire 1 P"! \BLOCO_MEM|RAM1|ALT_INV_Mux22~13_combout\ $end
$var wire 1 Q"! \BLOCO_MEM|RAM1|ALT_INV_memRAM[31][9]~q\ $end
$var wire 1 R"! \BLOCO_MEM|RAM1|ALT_INV_memRAM[27][9]~q\ $end
$var wire 1 S"! \BLOCO_MEM|RAM1|ALT_INV_memRAM[15][9]~q\ $end
$var wire 1 T"! \BLOCO_MEM|RAM1|ALT_INV_memRAM[11][9]~q\ $end
$var wire 1 U"! \BLOCO_MEM|RAM1|ALT_INV_Mux22~12_combout\ $end
$var wire 1 V"! \BLOCO_MEM|RAM1|ALT_INV_memRAM[30][9]~q\ $end
$var wire 1 W"! \BLOCO_MEM|RAM1|ALT_INV_memRAM[26][9]~q\ $end
$var wire 1 X"! \BLOCO_MEM|RAM1|ALT_INV_memRAM[14][9]~q\ $end
$var wire 1 Y"! \BLOCO_MEM|RAM1|ALT_INV_memRAM[10][9]~q\ $end
$var wire 1 Z"! \BLOCO_MEM|RAM1|ALT_INV_Mux22~11_combout\ $end
$var wire 1 ["! \BLOCO_MEM|RAM1|ALT_INV_memRAM[29][9]~q\ $end
$var wire 1 \"! \BLOCO_MEM|RAM1|ALT_INV_memRAM[25][9]~q\ $end
$var wire 1 ]"! \BLOCO_MEM|RAM1|ALT_INV_memRAM[13][9]~q\ $end
$var wire 1 ^"! \BLOCO_MEM|RAM1|ALT_INV_memRAM[9][9]~q\ $end
$var wire 1 _"! \BLOCO_MEM|RAM1|ALT_INV_Mux22~10_combout\ $end
$var wire 1 `"! \BLOCO_MEM|RAM1|ALT_INV_memRAM[28][9]~q\ $end
$var wire 1 a"! \BLOCO_MEM|RAM1|ALT_INV_memRAM[24][9]~q\ $end
$var wire 1 b"! \BLOCO_MEM|RAM1|ALT_INV_memRAM[12][9]~q\ $end
$var wire 1 c"! \BLOCO_MEM|RAM1|ALT_INV_memRAM[8][9]~q\ $end
$var wire 1 d"! \BLOCO_MEM|RAM1|ALT_INV_Mux22~9_combout\ $end
$var wire 1 e"! \BLOCO_MEM|RAM1|ALT_INV_Mux22~8_combout\ $end
$var wire 1 f"! \BLOCO_MEM|RAM1|ALT_INV_memRAM[55][9]~q\ $end
$var wire 1 g"! \BLOCO_MEM|RAM1|ALT_INV_memRAM[51][9]~q\ $end
$var wire 1 h"! \BLOCO_MEM|RAM1|ALT_INV_memRAM[53][9]~q\ $end
$var wire 1 i"! \BLOCO_MEM|RAM1|ALT_INV_memRAM[49][9]~q\ $end
$var wire 1 j"! \BLOCO_MEM|RAM1|ALT_INV_Mux22~7_combout\ $end
$var wire 1 k"! \BLOCO_MEM|RAM1|ALT_INV_memRAM[54][9]~q\ $end
$var wire 1 l"! \BLOCO_MEM|RAM1|ALT_INV_memRAM[50][9]~q\ $end
$var wire 1 m"! \BLOCO_MEM|RAM1|ALT_INV_memRAM[52][9]~q\ $end
$var wire 1 n"! \BLOCO_MEM|RAM1|ALT_INV_memRAM[48][9]~q\ $end
$var wire 1 o"! \BLOCO_MEM|RAM1|ALT_INV_Mux22~6_combout\ $end
$var wire 1 p"! \BLOCO_MEM|RAM1|ALT_INV_memRAM[39][9]~q\ $end
$var wire 1 q"! \BLOCO_MEM|RAM1|ALT_INV_memRAM[35][9]~q\ $end
$var wire 1 r"! \BLOCO_MEM|RAM1|ALT_INV_memRAM[37][9]~q\ $end
$var wire 1 s"! \BLOCO_MEM|RAM1|ALT_INV_memRAM[33][9]~q\ $end
$var wire 1 t"! \BLOCO_MEM|RAM1|ALT_INV_Mux22~5_combout\ $end
$var wire 1 u"! \BLOCO_MEM|RAM1|ALT_INV_memRAM[38][9]~q\ $end
$var wire 1 v"! \BLOCO_MEM|RAM1|ALT_INV_memRAM[34][9]~q\ $end
$var wire 1 w"! \BLOCO_MEM|RAM1|ALT_INV_memRAM[36][9]~q\ $end
$var wire 1 x"! \BLOCO_MEM|RAM1|ALT_INV_memRAM[32][9]~q\ $end
$var wire 1 y"! \BLOCO_MEM|RAM1|ALT_INV_Mux22~4_combout\ $end
$var wire 1 z"! \BLOCO_MEM|RAM1|ALT_INV_Mux22~3_combout\ $end
$var wire 1 {"! \BLOCO_MEM|RAM1|ALT_INV_memRAM[23][9]~q\ $end
$var wire 1 |"! \BLOCO_MEM|RAM1|ALT_INV_memRAM[19][9]~q\ $end
$var wire 1 }"! \BLOCO_MEM|RAM1|ALT_INV_memRAM[22][9]~q\ $end
$var wire 1 ~"! \BLOCO_MEM|RAM1|ALT_INV_memRAM[18][9]~q\ $end
$var wire 1 !#! \BLOCO_MEM|RAM1|ALT_INV_Mux22~2_combout\ $end
$var wire 1 "#! \BLOCO_MEM|RAM1|ALT_INV_memRAM[7][9]~q\ $end
$var wire 1 ##! \BLOCO_MEM|RAM1|ALT_INV_memRAM[3][9]~q\ $end
$var wire 1 $#! \BLOCO_MEM|RAM1|ALT_INV_memRAM[6][9]~q\ $end
$var wire 1 %#! \BLOCO_MEM|RAM1|ALT_INV_memRAM[2][9]~q\ $end
$var wire 1 &#! \BLOCO_MEM|RAM1|ALT_INV_Mux22~1_combout\ $end
$var wire 1 '#! \BLOCO_MEM|RAM1|ALT_INV_memRAM[21][9]~q\ $end
$var wire 1 (#! \BLOCO_MEM|RAM1|ALT_INV_memRAM[17][9]~q\ $end
$var wire 1 )#! \BLOCO_MEM|RAM1|ALT_INV_memRAM[20][9]~q\ $end
$var wire 1 *#! \BLOCO_MEM|RAM1|ALT_INV_memRAM[16][9]~q\ $end
$var wire 1 +#! \BLOCO_MEM|RAM1|ALT_INV_Mux22~0_combout\ $end
$var wire 1 ,#! \BLOCO_MEM|RAM1|ALT_INV_memRAM[5][9]~q\ $end
$var wire 1 -#! \BLOCO_MEM|RAM1|ALT_INV_memRAM[1][9]~q\ $end
$var wire 1 .#! \BLOCO_MEM|RAM1|ALT_INV_memRAM[4][9]~q\ $end
$var wire 1 /#! \BLOCO_MEM|RAM1|ALT_INV_memRAM[0][9]~q\ $end
$var wire 1 0#! \BLOCO_MEM|RAM1|ALT_INV_Mux20~20_combout\ $end
$var wire 1 1#! \BLOCO_MEM|RAM1|ALT_INV_Mux20~19_combout\ $end
$var wire 1 2#! \BLOCO_MEM|RAM1|ALT_INV_Mux20~18_combout\ $end
$var wire 1 3#! \BLOCO_MEM|RAM1|ALT_INV_memRAM[63][11]~q\ $end
$var wire 1 4#! \BLOCO_MEM|RAM1|ALT_INV_memRAM[47][11]~q\ $end
$var wire 1 5#! \BLOCO_MEM|RAM1|ALT_INV_memRAM[61][11]~q\ $end
$var wire 1 6#! \BLOCO_MEM|RAM1|ALT_INV_memRAM[45][11]~q\ $end
$var wire 1 7#! \BLOCO_MEM|RAM1|ALT_INV_Mux20~17_combout\ $end
$var wire 1 8#! \BLOCO_MEM|RAM1|ALT_INV_memRAM[55][11]~q\ $end
$var wire 1 9#! \BLOCO_MEM|RAM1|ALT_INV_memRAM[39][11]~q\ $end
$var wire 1 :#! \BLOCO_MEM|RAM1|ALT_INV_memRAM[53][11]~q\ $end
$var wire 1 ;#! \BLOCO_MEM|RAM1|ALT_INV_memRAM[37][11]~q\ $end
$var wire 1 <#! \BLOCO_MEM|RAM1|ALT_INV_Mux20~16_combout\ $end
$var wire 1 =#! \BLOCO_MEM|RAM1|ALT_INV_memRAM[59][11]~q\ $end
$var wire 1 >#! \BLOCO_MEM|RAM1|ALT_INV_memRAM[43][11]~q\ $end
$var wire 1 ?#! \BLOCO_MEM|RAM1|ALT_INV_memRAM[57][11]~q\ $end
$var wire 1 @#! \BLOCO_MEM|RAM1|ALT_INV_memRAM[41][11]~q\ $end
$var wire 1 A#! \BLOCO_MEM|RAM1|ALT_INV_Mux20~15_combout\ $end
$var wire 1 B#! \BLOCO_MEM|RAM1|ALT_INV_memRAM[51][11]~q\ $end
$var wire 1 C#! \BLOCO_MEM|RAM1|ALT_INV_memRAM[35][11]~q\ $end
$var wire 1 D#! \BLOCO_MEM|RAM1|ALT_INV_memRAM[49][11]~q\ $end
$var wire 1 E#! \BLOCO_MEM|RAM1|ALT_INV_memRAM[33][11]~q\ $end
$var wire 1 F#! \BLOCO_MEM|RAM1|ALT_INV_Mux20~14_combout\ $end
$var wire 1 G#! \BLOCO_MEM|RAM1|ALT_INV_Mux20~13_combout\ $end
$var wire 1 H#! \BLOCO_MEM|RAM1|ALT_INV_memRAM[31][11]~q\ $end
$var wire 1 I#! \BLOCO_MEM|RAM1|ALT_INV_memRAM[27][11]~q\ $end
$var wire 1 J#! \BLOCO_MEM|RAM1|ALT_INV_memRAM[15][11]~q\ $end
$var wire 1 K#! \BLOCO_MEM|RAM1|ALT_INV_memRAM[11][11]~q\ $end
$var wire 1 L#! \BLOCO_MEM|RAM1|ALT_INV_Mux20~12_combout\ $end
$var wire 1 M#! \BLOCO_MEM|RAM1|ALT_INV_memRAM[23][11]~q\ $end
$var wire 1 N#! \BLOCO_MEM|RAM1|ALT_INV_memRAM[19][11]~q\ $end
$var wire 1 O#! \BLOCO_MEM|RAM1|ALT_INV_memRAM[7][11]~q\ $end
$var wire 1 P#! \BLOCO_MEM|RAM1|ALT_INV_memRAM[3][11]~q\ $end
$var wire 1 Q#! \BLOCO_MEM|RAM1|ALT_INV_Mux20~11_combout\ $end
$var wire 1 R#! \BLOCO_MEM|RAM1|ALT_INV_memRAM[29][11]~q\ $end
$var wire 1 S#! \BLOCO_MEM|RAM1|ALT_INV_memRAM[25][11]~q\ $end
$var wire 1 T#! \BLOCO_MEM|RAM1|ALT_INV_memRAM[13][11]~q\ $end
$var wire 1 U#! \BLOCO_MEM|RAM1|ALT_INV_memRAM[9][11]~q\ $end
$var wire 1 V#! \BLOCO_MEM|RAM1|ALT_INV_Mux20~10_combout\ $end
$var wire 1 W#! \BLOCO_MEM|RAM1|ALT_INV_memRAM[21][11]~q\ $end
$var wire 1 X#! \BLOCO_MEM|RAM1|ALT_INV_memRAM[17][11]~q\ $end
$var wire 1 Y#! \BLOCO_MEM|RAM1|ALT_INV_memRAM[5][11]~q\ $end
$var wire 1 Z#! \BLOCO_MEM|RAM1|ALT_INV_memRAM[1][11]~q\ $end
$var wire 1 [#! \BLOCO_MEM|RAM1|ALT_INV_Mux20~9_combout\ $end
$var wire 1 \#! \BLOCO_MEM|RAM1|ALT_INV_Mux20~8_combout\ $end
$var wire 1 ]#! \BLOCO_MEM|RAM1|ALT_INV_memRAM[62][11]~q\ $end
$var wire 1 ^#! \BLOCO_MEM|RAM1|ALT_INV_memRAM[54][11]~q\ $end
$var wire 1 _#! \BLOCO_MEM|RAM1|ALT_INV_memRAM[46][11]~q\ $end
$var wire 1 `#! \BLOCO_MEM|RAM1|ALT_INV_memRAM[38][11]~q\ $end
$var wire 1 a#! \BLOCO_MEM|RAM1|ALT_INV_Mux20~7_combout\ $end
$var wire 1 b#! \BLOCO_MEM|RAM1|ALT_INV_memRAM[58][11]~q\ $end
$var wire 1 c#! \BLOCO_MEM|RAM1|ALT_INV_memRAM[50][11]~q\ $end
$var wire 1 d#! \BLOCO_MEM|RAM1|ALT_INV_memRAM[42][11]~q\ $end
$var wire 1 e#! \BLOCO_MEM|RAM1|ALT_INV_memRAM[34][11]~q\ $end
$var wire 1 f#! \BLOCO_MEM|RAM1|ALT_INV_Mux20~6_combout\ $end
$var wire 1 g#! \BLOCO_MEM|RAM1|ALT_INV_memRAM[60][11]~q\ $end
$var wire 1 h#! \BLOCO_MEM|RAM1|ALT_INV_memRAM[52][11]~q\ $end
$var wire 1 i#! \BLOCO_MEM|RAM1|ALT_INV_memRAM[44][11]~q\ $end
$var wire 1 j#! \BLOCO_MEM|RAM1|ALT_INV_memRAM[36][11]~q\ $end
$var wire 1 k#! \BLOCO_MEM|RAM1|ALT_INV_Mux20~5_combout\ $end
$var wire 1 l#! \BLOCO_MEM|RAM1|ALT_INV_memRAM[56][11]~q\ $end
$var wire 1 m#! \BLOCO_MEM|RAM1|ALT_INV_memRAM[48][11]~q\ $end
$var wire 1 n#! \BLOCO_MEM|RAM1|ALT_INV_memRAM[40][11]~q\ $end
$var wire 1 o#! \BLOCO_MEM|RAM1|ALT_INV_memRAM[32][11]~q\ $end
$var wire 1 p#! \BLOCO_MEM|RAM1|ALT_INV_Mux20~4_combout\ $end
$var wire 1 q#! \BLOCO_MEM|RAM1|ALT_INV_Mux20~3_combout\ $end
$var wire 1 r#! \BLOCO_MEM|RAM1|ALT_INV_memRAM[30][11]~q\ $end
$var wire 1 s#! \BLOCO_MEM|RAM1|ALT_INV_memRAM[14][11]~q\ $end
$var wire 1 t#! \BLOCO_MEM|RAM1|ALT_INV_memRAM[28][11]~q\ $end
$var wire 1 u#! \BLOCO_MEM|RAM1|ALT_INV_memRAM[12][11]~q\ $end
$var wire 1 v#! \BLOCO_MEM|RAM1|ALT_INV_Mux20~2_combout\ $end
$var wire 1 w#! \BLOCO_MEM|RAM1|ALT_INV_memRAM[22][11]~q\ $end
$var wire 1 x#! \BLOCO_MEM|RAM1|ALT_INV_memRAM[6][11]~q\ $end
$var wire 1 y#! \BLOCO_MEM|RAM1|ALT_INV_memRAM[20][11]~q\ $end
$var wire 1 z#! \BLOCO_MEM|RAM1|ALT_INV_memRAM[4][11]~q\ $end
$var wire 1 {#! \BLOCO_MEM|RAM1|ALT_INV_Mux20~1_combout\ $end
$var wire 1 |#! \BLOCO_MEM|RAM1|ALT_INV_memRAM[26][11]~q\ $end
$var wire 1 }#! \BLOCO_MEM|RAM1|ALT_INV_memRAM[10][11]~q\ $end
$var wire 1 ~#! \BLOCO_MEM|RAM1|ALT_INV_memRAM[24][11]~q\ $end
$var wire 1 !$! \BLOCO_MEM|RAM1|ALT_INV_memRAM[8][11]~q\ $end
$var wire 1 "$! \BLOCO_MEM|RAM1|ALT_INV_Mux20~0_combout\ $end
$var wire 1 #$! \BLOCO_MEM|RAM1|ALT_INV_memRAM[18][11]~q\ $end
$var wire 1 $$! \BLOCO_MEM|RAM1|ALT_INV_memRAM[2][11]~q\ $end
$var wire 1 %$! \BLOCO_MEM|RAM1|ALT_INV_memRAM[16][11]~q\ $end
$var wire 1 &$! \BLOCO_MEM|RAM1|ALT_INV_memRAM[0][11]~q\ $end
$var wire 1 '$! \BLOCO_MEM|RAM1|ALT_INV_Mux23~20_combout\ $end
$var wire 1 ($! \BLOCO_MEM|RAM1|ALT_INV_Mux23~19_combout\ $end
$var wire 1 )$! \BLOCO_MEM|RAM1|ALT_INV_Mux23~18_combout\ $end
$var wire 1 *$! \BLOCO_MEM|RAM1|ALT_INV_memRAM[63][8]~q\ $end
$var wire 1 +$! \BLOCO_MEM|RAM1|ALT_INV_memRAM[55][8]~q\ $end
$var wire 1 ,$! \BLOCO_MEM|RAM1|ALT_INV_memRAM[61][8]~q\ $end
$var wire 1 -$! \BLOCO_MEM|RAM1|ALT_INV_memRAM[53][8]~q\ $end
$var wire 1 .$! \BLOCO_MEM|RAM1|ALT_INV_Mux23~17_combout\ $end
$var wire 1 /$! \BLOCO_MEM|RAM1|ALT_INV_memRAM[62][8]~q\ $end
$var wire 1 0$! \BLOCO_MEM|RAM1|ALT_INV_memRAM[54][8]~q\ $end
$var wire 1 1$! \BLOCO_MEM|RAM1|ALT_INV_memRAM[60][8]~q\ $end
$var wire 1 2$! \BLOCO_MEM|RAM1|ALT_INV_memRAM[52][8]~q\ $end
$var wire 1 3$! \BLOCO_MEM|RAM1|ALT_INV_Mux23~16_combout\ $end
$var wire 1 4$! \BLOCO_MEM|RAM1|ALT_INV_memRAM[47][8]~q\ $end
$var wire 1 5$! \BLOCO_MEM|RAM1|ALT_INV_memRAM[39][8]~q\ $end
$var wire 1 6$! \BLOCO_MEM|RAM1|ALT_INV_memRAM[45][8]~q\ $end
$var wire 1 7$! \BLOCO_MEM|RAM1|ALT_INV_memRAM[37][8]~q\ $end
$var wire 1 8$! \BLOCO_MEM|RAM1|ALT_INV_Mux23~15_combout\ $end
$var wire 1 9$! \BLOCO_MEM|RAM1|ALT_INV_memRAM[46][8]~q\ $end
$var wire 1 :$! \BLOCO_MEM|RAM1|ALT_INV_memRAM[38][8]~q\ $end
$var wire 1 ;$! \BLOCO_MEM|RAM1|ALT_INV_memRAM[44][8]~q\ $end
$var wire 1 <$! \BLOCO_MEM|RAM1|ALT_INV_memRAM[36][8]~q\ $end
$var wire 1 =$! \BLOCO_MEM|RAM1|ALT_INV_Mux23~14_combout\ $end
$var wire 1 >$! \BLOCO_MEM|RAM1|ALT_INV_Mux23~13_combout\ $end
$var wire 1 ?$! \BLOCO_MEM|RAM1|ALT_INV_memRAM[31][8]~q\ $end
$var wire 1 @$! \BLOCO_MEM|RAM1|ALT_INV_memRAM[30][8]~q\ $end
$var wire 1 A$! \BLOCO_MEM|RAM1|ALT_INV_memRAM[29][8]~q\ $end
$var wire 1 B$! \BLOCO_MEM|RAM1|ALT_INV_memRAM[28][8]~q\ $end
$var wire 1 C$! \BLOCO_MEM|RAM1|ALT_INV_Mux23~12_combout\ $end
$var wire 1 D$! \BLOCO_MEM|RAM1|ALT_INV_memRAM[23][8]~q\ $end
$var wire 1 E$! \BLOCO_MEM|RAM1|ALT_INV_memRAM[22][8]~q\ $end
$var wire 1 F$! \BLOCO_MEM|RAM1|ALT_INV_memRAM[21][8]~q\ $end
$var wire 1 G$! \BLOCO_MEM|RAM1|ALT_INV_memRAM[20][8]~q\ $end
$var wire 1 H$! \BLOCO_MEM|RAM1|ALT_INV_Mux23~11_combout\ $end
$var wire 1 I$! \BLOCO_MEM|RAM1|ALT_INV_memRAM[15][8]~q\ $end
$var wire 1 J$! \BLOCO_MEM|RAM1|ALT_INV_memRAM[14][8]~q\ $end
$var wire 1 K$! \BLOCO_MEM|RAM1|ALT_INV_memRAM[13][8]~q\ $end
$var wire 1 L$! \BLOCO_MEM|RAM1|ALT_INV_memRAM[12][8]~q\ $end
$var wire 1 M$! \BLOCO_MEM|RAM1|ALT_INV_Mux23~10_combout\ $end
$var wire 1 N$! \BLOCO_MEM|RAM1|ALT_INV_memRAM[7][8]~q\ $end
$var wire 1 O$! \BLOCO_MEM|RAM1|ALT_INV_memRAM[6][8]~q\ $end
$var wire 1 P$! \BLOCO_MEM|RAM1|ALT_INV_memRAM[5][8]~q\ $end
$var wire 1 Q$! \BLOCO_MEM|RAM1|ALT_INV_memRAM[4][8]~q\ $end
$var wire 1 R$! \BLOCO_MEM|RAM1|ALT_INV_Mux23~9_combout\ $end
$var wire 1 S$! \BLOCO_MEM|RAM1|ALT_INV_Mux23~8_combout\ $end
$var wire 1 T$! \BLOCO_MEM|RAM1|ALT_INV_memRAM[59][8]~q\ $end
$var wire 1 U$! \BLOCO_MEM|RAM1|ALT_INV_memRAM[57][8]~q\ $end
$var wire 1 V$! \BLOCO_MEM|RAM1|ALT_INV_memRAM[43][8]~q\ $end
$var wire 1 W$! \BLOCO_MEM|RAM1|ALT_INV_memRAM[41][8]~q\ $end
$var wire 1 X$! \BLOCO_MEM|RAM1|ALT_INV_Mux23~7_combout\ $end
$var wire 1 Y$! \BLOCO_MEM|RAM1|ALT_INV_memRAM[51][8]~q\ $end
$var wire 1 Z$! \BLOCO_MEM|RAM1|ALT_INV_memRAM[49][8]~q\ $end
$var wire 1 [$! \BLOCO_MEM|RAM1|ALT_INV_memRAM[35][8]~q\ $end
$var wire 1 \$! \BLOCO_MEM|RAM1|ALT_INV_memRAM[33][8]~q\ $end
$var wire 1 ]$! \BLOCO_MEM|RAM1|ALT_INV_Mux23~6_combout\ $end
$var wire 1 ^$! \BLOCO_MEM|RAM1|ALT_INV_memRAM[58][8]~q\ $end
$var wire 1 _$! \BLOCO_MEM|RAM1|ALT_INV_memRAM[56][8]~q\ $end
$var wire 1 `$! \BLOCO_MEM|RAM1|ALT_INV_memRAM[42][8]~q\ $end
$var wire 1 a$! \BLOCO_MEM|RAM1|ALT_INV_memRAM[40][8]~q\ $end
$var wire 1 b$! \BLOCO_MEM|RAM1|ALT_INV_Mux23~5_combout\ $end
$var wire 1 c$! \BLOCO_MEM|RAM1|ALT_INV_memRAM[50][8]~q\ $end
$var wire 1 d$! \BLOCO_MEM|RAM1|ALT_INV_memRAM[48][8]~q\ $end
$var wire 1 e$! \BLOCO_MEM|RAM1|ALT_INV_memRAM[34][8]~q\ $end
$var wire 1 f$! \BLOCO_MEM|RAM1|ALT_INV_memRAM[32][8]~q\ $end
$var wire 1 g$! \BLOCO_MEM|RAM1|ALT_INV_Mux23~4_combout\ $end
$var wire 1 h$! \BLOCO_MEM|RAM1|ALT_INV_Mux23~3_combout\ $end
$var wire 1 i$! \BLOCO_MEM|RAM1|ALT_INV_memRAM[27][8]~q\ $end
$var wire 1 j$! \BLOCO_MEM|RAM1|ALT_INV_memRAM[19][8]~q\ $end
$var wire 1 k$! \BLOCO_MEM|RAM1|ALT_INV_memRAM[25][8]~q\ $end
$var wire 1 l$! \BLOCO_MEM|RAM1|ALT_INV_memRAM[17][8]~q\ $end
$var wire 1 m$! \BLOCO_MEM|RAM1|ALT_INV_Mux23~2_combout\ $end
$var wire 1 n$! \BLOCO_MEM|RAM1|ALT_INV_memRAM[26][8]~q\ $end
$var wire 1 o$! \BLOCO_MEM|RAM1|ALT_INV_memRAM[18][8]~q\ $end
$var wire 1 p$! \BLOCO_MEM|RAM1|ALT_INV_memRAM[24][8]~q\ $end
$var wire 1 q$! \BLOCO_MEM|RAM1|ALT_INV_memRAM[16][8]~q\ $end
$var wire 1 r$! \BLOCO_MEM|RAM1|ALT_INV_Mux23~1_combout\ $end
$var wire 1 s$! \BLOCO_MEM|RAM1|ALT_INV_memRAM[11][8]~q\ $end
$var wire 1 t$! \BLOCO_MEM|RAM1|ALT_INV_memRAM[3][8]~q\ $end
$var wire 1 u$! \BLOCO_MEM|RAM1|ALT_INV_memRAM[9][8]~q\ $end
$var wire 1 v$! \BLOCO_MEM|RAM1|ALT_INV_memRAM[1][8]~q\ $end
$var wire 1 w$! \BLOCO_MEM|RAM1|ALT_INV_Mux23~0_combout\ $end
$var wire 1 x$! \BLOCO_MEM|RAM1|ALT_INV_memRAM[10][8]~q\ $end
$var wire 1 y$! \BLOCO_MEM|RAM1|ALT_INV_memRAM[2][8]~q\ $end
$var wire 1 z$! \BLOCO_MEM|RAM1|ALT_INV_memRAM[8][8]~q\ $end
$var wire 1 {$! \BLOCO_MEM|RAM1|ALT_INV_memRAM[0][8]~q\ $end
$var wire 1 |$! \BLOCO_MEM|RAM1|ALT_INV_Mux25~20_combout\ $end
$var wire 1 }$! \BLOCO_MEM|RAM1|ALT_INV_Mux25~19_combout\ $end
$var wire 1 ~$! \BLOCO_MEM|RAM1|ALT_INV_Mux25~18_combout\ $end
$var wire 1 !%! \BLOCO_MEM|RAM1|ALT_INV_memRAM[63][6]~q\ $end
$var wire 1 "%! \BLOCO_MEM|RAM1|ALT_INV_memRAM[47][6]~q\ $end
$var wire 1 #%! \BLOCO_MEM|RAM1|ALT_INV_memRAM[61][6]~q\ $end
$var wire 1 $%! \BLOCO_MEM|RAM1|ALT_INV_memRAM[45][6]~q\ $end
$var wire 1 %%! \BLOCO_MEM|RAM1|ALT_INV_Mux25~17_combout\ $end
$var wire 1 &%! \BLOCO_MEM|RAM1|ALT_INV_memRAM[55][6]~q\ $end
$var wire 1 '%! \BLOCO_MEM|RAM1|ALT_INV_memRAM[39][6]~q\ $end
$var wire 1 (%! \BLOCO_MEM|RAM1|ALT_INV_memRAM[53][6]~q\ $end
$var wire 1 )%! \BLOCO_MEM|RAM1|ALT_INV_memRAM[37][6]~q\ $end
$var wire 1 *%! \BLOCO_MEM|RAM1|ALT_INV_Mux25~16_combout\ $end
$var wire 1 +%! \BLOCO_MEM|RAM1|ALT_INV_memRAM[59][6]~q\ $end
$var wire 1 ,%! \BLOCO_MEM|RAM1|ALT_INV_memRAM[43][6]~q\ $end
$var wire 1 -%! \BLOCO_MEM|RAM1|ALT_INV_memRAM[57][6]~q\ $end
$var wire 1 .%! \BLOCO_MEM|RAM1|ALT_INV_memRAM[41][6]~q\ $end
$var wire 1 /%! \BLOCO_MEM|RAM1|ALT_INV_Mux25~15_combout\ $end
$var wire 1 0%! \BLOCO_MEM|RAM1|ALT_INV_memRAM[51][6]~q\ $end
$var wire 1 1%! \BLOCO_MEM|RAM1|ALT_INV_memRAM[35][6]~q\ $end
$var wire 1 2%! \BLOCO_MEM|RAM1|ALT_INV_memRAM[49][6]~q\ $end
$var wire 1 3%! \BLOCO_MEM|RAM1|ALT_INV_memRAM[33][6]~q\ $end
$var wire 1 4%! \BLOCO_MEM|RAM1|ALT_INV_Mux25~14_combout\ $end
$var wire 1 5%! \BLOCO_MEM|RAM1|ALT_INV_Mux25~13_combout\ $end
$var wire 1 6%! \BLOCO_MEM|RAM1|ALT_INV_memRAM[31][6]~q\ $end
$var wire 1 7%! \BLOCO_MEM|RAM1|ALT_INV_memRAM[27][6]~q\ $end
$var wire 1 8%! \BLOCO_MEM|RAM1|ALT_INV_memRAM[15][6]~q\ $end
$var wire 1 9%! \BLOCO_MEM|RAM1|ALT_INV_memRAM[11][6]~q\ $end
$var wire 1 :%! \BLOCO_MEM|RAM1|ALT_INV_Mux25~12_combout\ $end
$var wire 1 ;%! \BLOCO_MEM|RAM1|ALT_INV_memRAM[23][6]~q\ $end
$var wire 1 <%! \BLOCO_MEM|RAM1|ALT_INV_memRAM[19][6]~q\ $end
$var wire 1 =%! \BLOCO_MEM|RAM1|ALT_INV_memRAM[7][6]~q\ $end
$var wire 1 >%! \BLOCO_MEM|RAM1|ALT_INV_memRAM[3][6]~q\ $end
$var wire 1 ?%! \BLOCO_MEM|RAM1|ALT_INV_Mux25~11_combout\ $end
$var wire 1 @%! \BLOCO_MEM|RAM1|ALT_INV_memRAM[29][6]~q\ $end
$var wire 1 A%! \BLOCO_MEM|RAM1|ALT_INV_memRAM[25][6]~q\ $end
$var wire 1 B%! \BLOCO_MEM|RAM1|ALT_INV_memRAM[13][6]~q\ $end
$var wire 1 C%! \BLOCO_MEM|RAM1|ALT_INV_memRAM[9][6]~q\ $end
$var wire 1 D%! \BLOCO_MEM|RAM1|ALT_INV_Mux25~10_combout\ $end
$var wire 1 E%! \BLOCO_MEM|RAM1|ALT_INV_memRAM[21][6]~q\ $end
$var wire 1 F%! \BLOCO_MEM|RAM1|ALT_INV_memRAM[17][6]~q\ $end
$var wire 1 G%! \BLOCO_MEM|RAM1|ALT_INV_memRAM[5][6]~q\ $end
$var wire 1 H%! \BLOCO_MEM|RAM1|ALT_INV_memRAM[1][6]~q\ $end
$var wire 1 I%! \BLOCO_MEM|RAM1|ALT_INV_Mux25~9_combout\ $end
$var wire 1 J%! \BLOCO_MEM|RAM1|ALT_INV_Mux25~8_combout\ $end
$var wire 1 K%! \BLOCO_MEM|RAM1|ALT_INV_memRAM[62][6]~q\ $end
$var wire 1 L%! \BLOCO_MEM|RAM1|ALT_INV_memRAM[54][6]~q\ $end
$var wire 1 M%! \BLOCO_MEM|RAM1|ALT_INV_memRAM[46][6]~q\ $end
$var wire 1 N%! \BLOCO_MEM|RAM1|ALT_INV_memRAM[38][6]~q\ $end
$var wire 1 O%! \BLOCO_MEM|RAM1|ALT_INV_Mux25~7_combout\ $end
$var wire 1 P%! \BLOCO_MEM|RAM1|ALT_INV_memRAM[58][6]~q\ $end
$var wire 1 Q%! \BLOCO_MEM|RAM1|ALT_INV_memRAM[50][6]~q\ $end
$var wire 1 R%! \BLOCO_MEM|RAM1|ALT_INV_memRAM[42][6]~q\ $end
$var wire 1 S%! \BLOCO_MEM|RAM1|ALT_INV_memRAM[34][6]~q\ $end
$var wire 1 T%! \BLOCO_MEM|RAM1|ALT_INV_Mux25~6_combout\ $end
$var wire 1 U%! \BLOCO_MEM|RAM1|ALT_INV_memRAM[60][6]~q\ $end
$var wire 1 V%! \BLOCO_MEM|RAM1|ALT_INV_memRAM[52][6]~q\ $end
$var wire 1 W%! \BLOCO_MEM|RAM1|ALT_INV_memRAM[44][6]~q\ $end
$var wire 1 X%! \BLOCO_MEM|RAM1|ALT_INV_memRAM[36][6]~q\ $end
$var wire 1 Y%! \BLOCO_MEM|RAM1|ALT_INV_Mux25~5_combout\ $end
$var wire 1 Z%! \BLOCO_MEM|RAM1|ALT_INV_memRAM[56][6]~q\ $end
$var wire 1 [%! \BLOCO_MEM|RAM1|ALT_INV_memRAM[48][6]~q\ $end
$var wire 1 \%! \BLOCO_MEM|RAM1|ALT_INV_memRAM[40][6]~q\ $end
$var wire 1 ]%! \BLOCO_MEM|RAM1|ALT_INV_memRAM[32][6]~q\ $end
$var wire 1 ^%! \BLOCO_MEM|RAM1|ALT_INV_Mux25~4_combout\ $end
$var wire 1 _%! \BLOCO_MEM|RAM1|ALT_INV_Mux25~3_combout\ $end
$var wire 1 `%! \BLOCO_MEM|RAM1|ALT_INV_memRAM[30][6]~q\ $end
$var wire 1 a%! \BLOCO_MEM|RAM1|ALT_INV_memRAM[14][6]~q\ $end
$var wire 1 b%! \BLOCO_MEM|RAM1|ALT_INV_memRAM[28][6]~q\ $end
$var wire 1 c%! \BLOCO_MEM|RAM1|ALT_INV_memRAM[12][6]~q\ $end
$var wire 1 d%! \BLOCO_MEM|RAM1|ALT_INV_Mux25~2_combout\ $end
$var wire 1 e%! \BLOCO_MEM|RAM1|ALT_INV_memRAM[22][6]~q\ $end
$var wire 1 f%! \BLOCO_MEM|RAM1|ALT_INV_memRAM[6][6]~q\ $end
$var wire 1 g%! \BLOCO_MEM|RAM1|ALT_INV_memRAM[20][6]~q\ $end
$var wire 1 h%! \BLOCO_MEM|RAM1|ALT_INV_memRAM[4][6]~q\ $end
$var wire 1 i%! \BLOCO_MEM|RAM1|ALT_INV_Mux25~1_combout\ $end
$var wire 1 j%! \BLOCO_MEM|RAM1|ALT_INV_memRAM[26][6]~q\ $end
$var wire 1 k%! \BLOCO_MEM|RAM1|ALT_INV_memRAM[10][6]~q\ $end
$var wire 1 l%! \BLOCO_MEM|RAM1|ALT_INV_memRAM[24][6]~q\ $end
$var wire 1 m%! \BLOCO_MEM|RAM1|ALT_INV_memRAM[8][6]~q\ $end
$var wire 1 n%! \BLOCO_MEM|RAM1|ALT_INV_Mux25~0_combout\ $end
$var wire 1 o%! \BLOCO_MEM|RAM1|ALT_INV_memRAM[18][6]~q\ $end
$var wire 1 p%! \BLOCO_MEM|RAM1|ALT_INV_memRAM[2][6]~q\ $end
$var wire 1 q%! \BLOCO_MEM|RAM1|ALT_INV_memRAM[16][6]~q\ $end
$var wire 1 r%! \BLOCO_MEM|RAM1|ALT_INV_memRAM[0][6]~q\ $end
$var wire 1 s%! \BLOCO_MEM|RAM1|ALT_INV_Mux26~20_combout\ $end
$var wire 1 t%! \BLOCO_MEM|RAM1|ALT_INV_Mux26~19_combout\ $end
$var wire 1 u%! \BLOCO_MEM|RAM1|ALT_INV_Mux26~18_combout\ $end
$var wire 1 v%! \BLOCO_MEM|RAM1|ALT_INV_memRAM[63][5]~q\ $end
$var wire 1 w%! \BLOCO_MEM|RAM1|ALT_INV_memRAM[55][5]~q\ $end
$var wire 1 x%! \BLOCO_MEM|RAM1|ALT_INV_memRAM[62][5]~q\ $end
$var wire 1 y%! \BLOCO_MEM|RAM1|ALT_INV_memRAM[54][5]~q\ $end
$var wire 1 z%! \BLOCO_MEM|RAM1|ALT_INV_Mux26~17_combout\ $end
$var wire 1 {%! \BLOCO_MEM|RAM1|ALT_INV_memRAM[59][5]~q\ $end
$var wire 1 |%! \BLOCO_MEM|RAM1|ALT_INV_memRAM[51][5]~q\ $end
$var wire 1 }%! \BLOCO_MEM|RAM1|ALT_INV_memRAM[58][5]~q\ $end
$var wire 1 ~%! \BLOCO_MEM|RAM1|ALT_INV_memRAM[50][5]~q\ $end
$var wire 1 !&! \BLOCO_MEM|RAM1|ALT_INV_Mux26~16_combout\ $end
$var wire 1 "&! \BLOCO_MEM|RAM1|ALT_INV_memRAM[61][5]~q\ $end
$var wire 1 #&! \BLOCO_MEM|RAM1|ALT_INV_memRAM[53][5]~q\ $end
$var wire 1 $&! \BLOCO_MEM|RAM1|ALT_INV_memRAM[60][5]~q\ $end
$var wire 1 %&! \BLOCO_MEM|RAM1|ALT_INV_memRAM[52][5]~q\ $end
$var wire 1 &&! \BLOCO_MEM|RAM1|ALT_INV_Mux26~15_combout\ $end
$var wire 1 '&! \BLOCO_MEM|RAM1|ALT_INV_memRAM[57][5]~q\ $end
$var wire 1 (&! \BLOCO_MEM|RAM1|ALT_INV_memRAM[49][5]~q\ $end
$var wire 1 )&! \BLOCO_MEM|RAM1|ALT_INV_memRAM[56][5]~q\ $end
$var wire 1 *&! \BLOCO_MEM|RAM1|ALT_INV_memRAM[48][5]~q\ $end
$var wire 1 +&! \BLOCO_MEM|RAM1|ALT_INV_Mux26~14_combout\ $end
$var wire 1 ,&! \BLOCO_MEM|RAM1|ALT_INV_Mux26~13_combout\ $end
$var wire 1 -&! \BLOCO_MEM|RAM1|ALT_INV_memRAM[31][5]~q\ $end
$var wire 1 .&! \BLOCO_MEM|RAM1|ALT_INV_memRAM[23][5]~q\ $end
$var wire 1 /&! \BLOCO_MEM|RAM1|ALT_INV_memRAM[29][5]~q\ $end
$var wire 1 0&! \BLOCO_MEM|RAM1|ALT_INV_memRAM[21][5]~q\ $end
$var wire 1 1&! \BLOCO_MEM|RAM1|ALT_INV_Mux26~12_combout\ $end
$var wire 1 2&! \BLOCO_MEM|RAM1|ALT_INV_memRAM[27][5]~q\ $end
$var wire 1 3&! \BLOCO_MEM|RAM1|ALT_INV_memRAM[19][5]~q\ $end
$var wire 1 4&! \BLOCO_MEM|RAM1|ALT_INV_memRAM[25][5]~q\ $end
$var wire 1 5&! \BLOCO_MEM|RAM1|ALT_INV_memRAM[17][5]~q\ $end
$var wire 1 6&! \BLOCO_MEM|RAM1|ALT_INV_Mux26~11_combout\ $end
$var wire 1 7&! \BLOCO_MEM|RAM1|ALT_INV_memRAM[30][5]~q\ $end
$var wire 1 8&! \BLOCO_MEM|RAM1|ALT_INV_memRAM[22][5]~q\ $end
$var wire 1 9&! \BLOCO_MEM|RAM1|ALT_INV_memRAM[28][5]~q\ $end
$var wire 1 :&! \BLOCO_MEM|RAM1|ALT_INV_memRAM[20][5]~q\ $end
$var wire 1 ;&! \BLOCO_MEM|RAM1|ALT_INV_Mux26~10_combout\ $end
$var wire 1 <&! \BLOCO_MEM|RAM1|ALT_INV_memRAM[26][5]~q\ $end
$var wire 1 =&! \BLOCO_MEM|RAM1|ALT_INV_memRAM[18][5]~q\ $end
$var wire 1 >&! \BLOCO_MEM|RAM1|ALT_INV_memRAM[24][5]~q\ $end
$var wire 1 ?&! \BLOCO_MEM|RAM1|ALT_INV_memRAM[16][5]~q\ $end
$var wire 1 @&! \BLOCO_MEM|RAM1|ALT_INV_Mux26~9_combout\ $end
$var wire 1 A&! \BLOCO_MEM|RAM1|ALT_INV_Mux26~8_combout\ $end
$var wire 1 B&! \BLOCO_MEM|RAM1|ALT_INV_memRAM[47][5]~q\ $end
$var wire 1 C&! \BLOCO_MEM|RAM1|ALT_INV_memRAM[39][5]~q\ $end
$var wire 1 D&! \BLOCO_MEM|RAM1|ALT_INV_memRAM[43][5]~q\ $end
$var wire 1 E&! \BLOCO_MEM|RAM1|ALT_INV_memRAM[35][5]~q\ $end
$var wire 1 F&! \BLOCO_MEM|RAM1|ALT_INV_Mux26~7_combout\ $end
$var wire 1 G&! \BLOCO_MEM|RAM1|ALT_INV_memRAM[46][5]~q\ $end
$var wire 1 H&! \BLOCO_MEM|RAM1|ALT_INV_memRAM[38][5]~q\ $end
$var wire 1 I&! \BLOCO_MEM|RAM1|ALT_INV_memRAM[42][5]~q\ $end
$var wire 1 J&! \BLOCO_MEM|RAM1|ALT_INV_memRAM[34][5]~q\ $end
$var wire 1 K&! \BLOCO_MEM|RAM1|ALT_INV_Mux26~6_combout\ $end
$var wire 1 L&! \BLOCO_MEM|RAM1|ALT_INV_memRAM[45][5]~q\ $end
$var wire 1 M&! \BLOCO_MEM|RAM1|ALT_INV_memRAM[37][5]~q\ $end
$var wire 1 N&! \BLOCO_MEM|RAM1|ALT_INV_memRAM[41][5]~q\ $end
$var wire 1 O&! \BLOCO_MEM|RAM1|ALT_INV_memRAM[33][5]~q\ $end
$var wire 1 P&! \BLOCO_MEM|RAM1|ALT_INV_Mux26~5_combout\ $end
$var wire 1 Q&! \BLOCO_MEM|RAM1|ALT_INV_memRAM[44][5]~q\ $end
$var wire 1 R&! \BLOCO_MEM|RAM1|ALT_INV_memRAM[36][5]~q\ $end
$var wire 1 S&! \BLOCO_MEM|RAM1|ALT_INV_memRAM[40][5]~q\ $end
$var wire 1 T&! \BLOCO_MEM|RAM1|ALT_INV_memRAM[32][5]~q\ $end
$var wire 1 U&! \BLOCO_MEM|RAM1|ALT_INV_Mux26~4_combout\ $end
$var wire 1 V&! \BLOCO_MEM|RAM1|ALT_INV_Mux26~3_combout\ $end
$var wire 1 W&! \BLOCO_MEM|RAM1|ALT_INV_memRAM[15][5]~q\ $end
$var wire 1 X&! \BLOCO_MEM|RAM1|ALT_INV_memRAM[7][5]~q\ $end
$var wire 1 Y&! \BLOCO_MEM|RAM1|ALT_INV_memRAM[11][5]~q\ $end
$var wire 1 Z&! \BLOCO_MEM|RAM1|ALT_INV_memRAM[3][5]~q\ $end
$var wire 1 [&! \BLOCO_MEM|RAM1|ALT_INV_Mux26~2_combout\ $end
$var wire 1 \&! \BLOCO_MEM|RAM1|ALT_INV_memRAM[14][5]~q\ $end
$var wire 1 ]&! \BLOCO_MEM|RAM1|ALT_INV_memRAM[6][5]~q\ $end
$var wire 1 ^&! \BLOCO_MEM|RAM1|ALT_INV_memRAM[10][5]~q\ $end
$var wire 1 _&! \BLOCO_MEM|RAM1|ALT_INV_memRAM[2][5]~q\ $end
$var wire 1 `&! \BLOCO_MEM|RAM1|ALT_INV_Mux26~1_combout\ $end
$var wire 1 a&! \BLOCO_MEM|RAM1|ALT_INV_memRAM[13][5]~q\ $end
$var wire 1 b&! \BLOCO_MEM|RAM1|ALT_INV_memRAM[5][5]~q\ $end
$var wire 1 c&! \BLOCO_MEM|RAM1|ALT_INV_memRAM[9][5]~q\ $end
$var wire 1 d&! \BLOCO_MEM|RAM1|ALT_INV_memRAM[1][5]~q\ $end
$var wire 1 e&! \BLOCO_MEM|RAM1|ALT_INV_Mux26~0_combout\ $end
$var wire 1 f&! \BLOCO_MEM|RAM1|ALT_INV_memRAM[12][5]~q\ $end
$var wire 1 g&! \BLOCO_MEM|RAM1|ALT_INV_memRAM[4][5]~q\ $end
$var wire 1 h&! \BLOCO_MEM|RAM1|ALT_INV_memRAM[8][5]~q\ $end
$var wire 1 i&! \BLOCO_MEM|RAM1|ALT_INV_memRAM[0][5]~q\ $end
$var wire 1 j&! \BLOCO_MEM|RAM1|ALT_INV_Mux24~20_combout\ $end
$var wire 1 k&! \BLOCO_MEM|RAM1|ALT_INV_Mux24~19_combout\ $end
$var wire 1 l&! \BLOCO_MEM|RAM1|ALT_INV_Mux24~18_combout\ $end
$var wire 1 m&! \BLOCO_MEM|RAM1|ALT_INV_memRAM[63][7]~q\ $end
$var wire 1 n&! \BLOCO_MEM|RAM1|ALT_INV_memRAM[62][7]~q\ $end
$var wire 1 o&! \BLOCO_MEM|RAM1|ALT_INV_memRAM[47][7]~q\ $end
$var wire 1 p&! \BLOCO_MEM|RAM1|ALT_INV_memRAM[46][7]~q\ $end
$var wire 1 q&! \BLOCO_MEM|RAM1|ALT_INV_Mux24~17_combout\ $end
$var wire 1 r&! \BLOCO_MEM|RAM1|ALT_INV_memRAM[55][7]~q\ $end
$var wire 1 s&! \BLOCO_MEM|RAM1|ALT_INV_memRAM[54][7]~q\ $end
$var wire 1 t&! \BLOCO_MEM|RAM1|ALT_INV_memRAM[39][7]~q\ $end
$var wire 1 u&! \BLOCO_MEM|RAM1|ALT_INV_memRAM[38][7]~q\ $end
$var wire 1 v&! \BLOCO_MEM|RAM1|ALT_INV_Mux24~16_combout\ $end
$var wire 1 w&! \BLOCO_MEM|RAM1|ALT_INV_memRAM[59][7]~q\ $end
$var wire 1 x&! \BLOCO_MEM|RAM1|ALT_INV_memRAM[58][7]~q\ $end
$var wire 1 y&! \BLOCO_MEM|RAM1|ALT_INV_memRAM[43][7]~q\ $end
$var wire 1 z&! \BLOCO_MEM|RAM1|ALT_INV_memRAM[42][7]~q\ $end
$var wire 1 {&! \BLOCO_MEM|RAM1|ALT_INV_Mux24~15_combout\ $end
$var wire 1 |&! \BLOCO_MEM|RAM1|ALT_INV_memRAM[51][7]~q\ $end
$var wire 1 }&! \BLOCO_MEM|RAM1|ALT_INV_memRAM[50][7]~q\ $end
$var wire 1 ~&! \BLOCO_MEM|RAM1|ALT_INV_memRAM[35][7]~q\ $end
$var wire 1 !'! \BLOCO_MEM|RAM1|ALT_INV_memRAM[34][7]~q\ $end
$var wire 1 "'! \BLOCO_MEM|RAM1|ALT_INV_Mux24~14_combout\ $end
$var wire 1 #'! \BLOCO_MEM|RAM1|ALT_INV_Mux24~13_combout\ $end
$var wire 1 $'! \BLOCO_MEM|RAM1|ALT_INV_memRAM[31][7]~q\ $end
$var wire 1 %'! \BLOCO_MEM|RAM1|ALT_INV_memRAM[27][7]~q\ $end
$var wire 1 &'! \BLOCO_MEM|RAM1|ALT_INV_memRAM[30][7]~q\ $end
$var wire 1 ''! \BLOCO_MEM|RAM1|ALT_INV_memRAM[26][7]~q\ $end
$var wire 1 ('! \BLOCO_MEM|RAM1|ALT_INV_Mux24~12_combout\ $end
$var wire 1 )'! \BLOCO_MEM|RAM1|ALT_INV_memRAM[23][7]~q\ $end
$var wire 1 *'! \BLOCO_MEM|RAM1|ALT_INV_memRAM[19][7]~q\ $end
$var wire 1 +'! \BLOCO_MEM|RAM1|ALT_INV_memRAM[22][7]~q\ $end
$var wire 1 ,'! \BLOCO_MEM|RAM1|ALT_INV_memRAM[18][7]~q\ $end
$var wire 1 -'! \BLOCO_MEM|RAM1|ALT_INV_Mux24~11_combout\ $end
$var wire 1 .'! \BLOCO_MEM|RAM1|ALT_INV_memRAM[15][7]~q\ $end
$var wire 1 /'! \BLOCO_MEM|RAM1|ALT_INV_memRAM[11][7]~q\ $end
$var wire 1 0'! \BLOCO_MEM|RAM1|ALT_INV_memRAM[14][7]~q\ $end
$var wire 1 1'! \BLOCO_MEM|RAM1|ALT_INV_memRAM[10][7]~q\ $end
$var wire 1 2'! \BLOCO_MEM|RAM1|ALT_INV_Mux24~10_combout\ $end
$var wire 1 3'! \BLOCO_MEM|RAM1|ALT_INV_memRAM[7][7]~q\ $end
$var wire 1 4'! \BLOCO_MEM|RAM1|ALT_INV_memRAM[3][7]~q\ $end
$var wire 1 5'! \BLOCO_MEM|RAM1|ALT_INV_memRAM[6][7]~q\ $end
$var wire 1 6'! \BLOCO_MEM|RAM1|ALT_INV_memRAM[2][7]~q\ $end
$var wire 1 7'! \BLOCO_MEM|RAM1|ALT_INV_Mux24~9_combout\ $end
$var wire 1 8'! \BLOCO_MEM|RAM1|ALT_INV_Mux24~8_combout\ $end
$var wire 1 9'! \BLOCO_MEM|RAM1|ALT_INV_memRAM[61][7]~q\ $end
$var wire 1 :'! \BLOCO_MEM|RAM1|ALT_INV_memRAM[53][7]~q\ $end
$var wire 1 ;'! \BLOCO_MEM|RAM1|ALT_INV_memRAM[60][7]~q\ $end
$var wire 1 <'! \BLOCO_MEM|RAM1|ALT_INV_memRAM[52][7]~q\ $end
$var wire 1 ='! \BLOCO_MEM|RAM1|ALT_INV_Mux24~7_combout\ $end
$var wire 1 >'! \BLOCO_MEM|RAM1|ALT_INV_memRAM[57][7]~q\ $end
$var wire 1 ?'! \BLOCO_MEM|RAM1|ALT_INV_memRAM[49][7]~q\ $end
$var wire 1 @'! \BLOCO_MEM|RAM1|ALT_INV_memRAM[56][7]~q\ $end
$var wire 1 A'! \BLOCO_MEM|RAM1|ALT_INV_memRAM[48][7]~q\ $end
$var wire 1 B'! \BLOCO_MEM|RAM1|ALT_INV_Mux24~6_combout\ $end
$var wire 1 C'! \BLOCO_MEM|RAM1|ALT_INV_memRAM[45][7]~q\ $end
$var wire 1 D'! \BLOCO_MEM|RAM1|ALT_INV_memRAM[37][7]~q\ $end
$var wire 1 E'! \BLOCO_MEM|RAM1|ALT_INV_memRAM[44][7]~q\ $end
$var wire 1 F'! \BLOCO_MEM|RAM1|ALT_INV_memRAM[36][7]~q\ $end
$var wire 1 G'! \BLOCO_MEM|RAM1|ALT_INV_Mux24~5_combout\ $end
$var wire 1 H'! \BLOCO_MEM|RAM1|ALT_INV_memRAM[41][7]~q\ $end
$var wire 1 I'! \BLOCO_MEM|RAM1|ALT_INV_memRAM[33][7]~q\ $end
$var wire 1 J'! \BLOCO_MEM|RAM1|ALT_INV_memRAM[40][7]~q\ $end
$var wire 1 K'! \BLOCO_MEM|RAM1|ALT_INV_memRAM[32][7]~q\ $end
$var wire 1 L'! \BLOCO_MEM|RAM1|ALT_INV_Mux24~4_combout\ $end
$var wire 1 M'! \BLOCO_MEM|RAM1|ALT_INV_Mux24~3_combout\ $end
$var wire 1 N'! \BLOCO_MEM|RAM1|ALT_INV_memRAM[29][7]~q\ $end
$var wire 1 O'! \BLOCO_MEM|RAM1|ALT_INV_memRAM[28][7]~q\ $end
$var wire 1 P'! \BLOCO_MEM|RAM1|ALT_INV_memRAM[13][7]~q\ $end
$var wire 1 Q'! \BLOCO_MEM|RAM1|ALT_INV_memRAM[12][7]~q\ $end
$var wire 1 R'! \BLOCO_MEM|RAM1|ALT_INV_Mux24~2_combout\ $end
$var wire 1 S'! \BLOCO_MEM|RAM1|ALT_INV_memRAM[21][7]~q\ $end
$var wire 1 T'! \BLOCO_MEM|RAM1|ALT_INV_memRAM[20][7]~q\ $end
$var wire 1 U'! \BLOCO_MEM|RAM1|ALT_INV_memRAM[5][7]~q\ $end
$var wire 1 V'! \BLOCO_MEM|RAM1|ALT_INV_memRAM[4][7]~q\ $end
$var wire 1 W'! \BLOCO_MEM|RAM1|ALT_INV_Mux24~1_combout\ $end
$var wire 1 X'! \BLOCO_MEM|RAM1|ALT_INV_memRAM[25][7]~q\ $end
$var wire 1 Y'! \BLOCO_MEM|RAM1|ALT_INV_memRAM[24][7]~q\ $end
$var wire 1 Z'! \BLOCO_MEM|RAM1|ALT_INV_memRAM[9][7]~q\ $end
$var wire 1 ['! \BLOCO_MEM|RAM1|ALT_INV_memRAM[8][7]~q\ $end
$var wire 1 \'! \BLOCO_MEM|RAM1|ALT_INV_Mux24~0_combout\ $end
$var wire 1 ]'! \BLOCO_MEM|RAM1|ALT_INV_memRAM[17][7]~q\ $end
$var wire 1 ^'! \BLOCO_MEM|RAM1|ALT_INV_memRAM[16][7]~q\ $end
$var wire 1 _'! \BLOCO_MEM|RAM1|ALT_INV_memRAM[1][7]~q\ $end
$var wire 1 `'! \BLOCO_MEM|RAM1|ALT_INV_memRAM[0][7]~q\ $end
$var wire 1 a'! \BLOCO_MEM|RAM1|ALT_INV_Mux27~20_combout\ $end
$var wire 1 b'! \BLOCO_MEM|RAM1|ALT_INV_Mux27~19_combout\ $end
$var wire 1 c'! \BLOCO_MEM|RAM1|ALT_INV_Mux27~18_combout\ $end
$var wire 1 d'! \BLOCO_MEM|RAM1|ALT_INV_memRAM[63][4]~q\ $end
$var wire 1 e'! \BLOCO_MEM|RAM1|ALT_INV_memRAM[59][4]~q\ $end
$var wire 1 f'! \BLOCO_MEM|RAM1|ALT_INV_memRAM[62][4]~q\ $end
$var wire 1 g'! \BLOCO_MEM|RAM1|ALT_INV_memRAM[58][4]~q\ $end
$var wire 1 h'! \BLOCO_MEM|RAM1|ALT_INV_Mux27~17_combout\ $end
$var wire 1 i'! \BLOCO_MEM|RAM1|ALT_INV_memRAM[47][4]~q\ $end
$var wire 1 j'! \BLOCO_MEM|RAM1|ALT_INV_memRAM[43][4]~q\ $end
$var wire 1 k'! \BLOCO_MEM|RAM1|ALT_INV_memRAM[46][4]~q\ $end
$var wire 1 l'! \BLOCO_MEM|RAM1|ALT_INV_memRAM[42][4]~q\ $end
$var wire 1 m'! \BLOCO_MEM|RAM1|ALT_INV_Mux27~16_combout\ $end
$var wire 1 n'! \BLOCO_MEM|RAM1|ALT_INV_memRAM[61][4]~q\ $end
$var wire 1 o'! \BLOCO_MEM|RAM1|ALT_INV_memRAM[57][4]~q\ $end
$var wire 1 p'! \BLOCO_MEM|RAM1|ALT_INV_memRAM[60][4]~q\ $end
$var wire 1 q'! \BLOCO_MEM|RAM1|ALT_INV_memRAM[56][4]~q\ $end
$var wire 1 r'! \BLOCO_MEM|RAM1|ALT_INV_Mux27~15_combout\ $end
$var wire 1 s'! \BLOCO_MEM|RAM1|ALT_INV_memRAM[45][4]~q\ $end
$var wire 1 t'! \BLOCO_MEM|RAM1|ALT_INV_memRAM[41][4]~q\ $end
$var wire 1 u'! \BLOCO_MEM|RAM1|ALT_INV_memRAM[44][4]~q\ $end
$var wire 1 v'! \BLOCO_MEM|RAM1|ALT_INV_memRAM[40][4]~q\ $end
$var wire 1 w'! \BLOCO_MEM|RAM1|ALT_INV_Mux27~14_combout\ $end
$var wire 1 x'! \BLOCO_MEM|RAM1|ALT_INV_Mux27~13_combout\ $end
$var wire 1 y'! \BLOCO_MEM|RAM1|ALT_INV_memRAM[31][4]~q\ $end
$var wire 1 z'! \BLOCO_MEM|RAM1|ALT_INV_memRAM[27][4]~q\ $end
$var wire 1 {'! \BLOCO_MEM|RAM1|ALT_INV_memRAM[15][4]~q\ $end
$var wire 1 |'! \BLOCO_MEM|RAM1|ALT_INV_memRAM[11][4]~q\ $end
$var wire 1 }'! \BLOCO_MEM|RAM1|ALT_INV_Mux27~12_combout\ $end
$var wire 1 ~'! \BLOCO_MEM|RAM1|ALT_INV_memRAM[30][4]~q\ $end
$var wire 1 !(! \BLOCO_MEM|RAM1|ALT_INV_memRAM[26][4]~q\ $end
$var wire 1 "(! \BLOCO_MEM|RAM1|ALT_INV_memRAM[14][4]~q\ $end
$var wire 1 #(! \BLOCO_MEM|RAM1|ALT_INV_memRAM[10][4]~q\ $end
$var wire 1 $(! \BLOCO_MEM|RAM1|ALT_INV_Mux27~11_combout\ $end
$var wire 1 %(! \BLOCO_MEM|RAM1|ALT_INV_memRAM[29][4]~q\ $end
$var wire 1 &(! \BLOCO_MEM|RAM1|ALT_INV_memRAM[25][4]~q\ $end
$var wire 1 '(! \BLOCO_MEM|RAM1|ALT_INV_memRAM[13][4]~q\ $end
$var wire 1 ((! \BLOCO_MEM|RAM1|ALT_INV_memRAM[9][4]~q\ $end
$var wire 1 )(! \BLOCO_MEM|RAM1|ALT_INV_Mux27~10_combout\ $end
$var wire 1 *(! \BLOCO_MEM|RAM1|ALT_INV_memRAM[28][4]~q\ $end
$var wire 1 +(! \BLOCO_MEM|RAM1|ALT_INV_memRAM[24][4]~q\ $end
$var wire 1 ,(! \BLOCO_MEM|RAM1|ALT_INV_memRAM[12][4]~q\ $end
$var wire 1 -(! \BLOCO_MEM|RAM1|ALT_INV_memRAM[8][4]~q\ $end
$var wire 1 .(! \BLOCO_MEM|RAM1|ALT_INV_Mux27~9_combout\ $end
$var wire 1 /(! \BLOCO_MEM|RAM1|ALT_INV_Mux27~8_combout\ $end
$var wire 1 0(! \BLOCO_MEM|RAM1|ALT_INV_memRAM[55][4]~q\ $end
$var wire 1 1(! \BLOCO_MEM|RAM1|ALT_INV_memRAM[51][4]~q\ $end
$var wire 1 2(! \BLOCO_MEM|RAM1|ALT_INV_memRAM[53][4]~q\ $end
$var wire 1 3(! \BLOCO_MEM|RAM1|ALT_INV_memRAM[49][4]~q\ $end
$var wire 1 4(! \BLOCO_MEM|RAM1|ALT_INV_Mux27~7_combout\ $end
$var wire 1 5(! \BLOCO_MEM|RAM1|ALT_INV_memRAM[54][4]~q\ $end
$var wire 1 6(! \BLOCO_MEM|RAM1|ALT_INV_memRAM[50][4]~q\ $end
$var wire 1 7(! \BLOCO_MEM|RAM1|ALT_INV_memRAM[52][4]~q\ $end
$var wire 1 8(! \BLOCO_MEM|RAM1|ALT_INV_memRAM[48][4]~q\ $end
$var wire 1 9(! \BLOCO_MEM|RAM1|ALT_INV_Mux27~6_combout\ $end
$var wire 1 :(! \BLOCO_MEM|RAM1|ALT_INV_memRAM[39][4]~q\ $end
$var wire 1 ;(! \BLOCO_MEM|RAM1|ALT_INV_memRAM[35][4]~q\ $end
$var wire 1 <(! \BLOCO_MEM|RAM1|ALT_INV_memRAM[37][4]~q\ $end
$var wire 1 =(! \BLOCO_MEM|RAM1|ALT_INV_memRAM[33][4]~q\ $end
$var wire 1 >(! \BLOCO_MEM|RAM1|ALT_INV_Mux27~5_combout\ $end
$var wire 1 ?(! \BLOCO_MEM|RAM1|ALT_INV_memRAM[38][4]~q\ $end
$var wire 1 @(! \BLOCO_MEM|RAM1|ALT_INV_memRAM[34][4]~q\ $end
$var wire 1 A(! \BLOCO_MEM|RAM1|ALT_INV_memRAM[36][4]~q\ $end
$var wire 1 B(! \BLOCO_MEM|RAM1|ALT_INV_memRAM[32][4]~q\ $end
$var wire 1 C(! \BLOCO_MEM|RAM1|ALT_INV_Mux27~4_combout\ $end
$var wire 1 D(! \BLOCO_MEM|RAM1|ALT_INV_Mux27~3_combout\ $end
$var wire 1 E(! \BLOCO_MEM|RAM1|ALT_INV_memRAM[23][4]~q\ $end
$var wire 1 F(! \BLOCO_MEM|RAM1|ALT_INV_memRAM[19][4]~q\ $end
$var wire 1 G(! \BLOCO_MEM|RAM1|ALT_INV_memRAM[22][4]~q\ $end
$var wire 1 H(! \BLOCO_MEM|RAM1|ALT_INV_memRAM[18][4]~q\ $end
$var wire 1 I(! \BLOCO_MEM|RAM1|ALT_INV_Mux27~2_combout\ $end
$var wire 1 J(! \BLOCO_MEM|RAM1|ALT_INV_memRAM[7][4]~q\ $end
$var wire 1 K(! \BLOCO_MEM|RAM1|ALT_INV_memRAM[3][4]~q\ $end
$var wire 1 L(! \BLOCO_MEM|RAM1|ALT_INV_memRAM[6][4]~q\ $end
$var wire 1 M(! \BLOCO_MEM|RAM1|ALT_INV_memRAM[2][4]~q\ $end
$var wire 1 N(! \BLOCO_MEM|RAM1|ALT_INV_Mux27~1_combout\ $end
$var wire 1 O(! \BLOCO_MEM|RAM1|ALT_INV_memRAM[21][4]~q\ $end
$var wire 1 P(! \BLOCO_MEM|RAM1|ALT_INV_memRAM[17][4]~q\ $end
$var wire 1 Q(! \BLOCO_MEM|RAM1|ALT_INV_memRAM[20][4]~q\ $end
$var wire 1 R(! \BLOCO_MEM|RAM1|ALT_INV_memRAM[16][4]~q\ $end
$var wire 1 S(! \BLOCO_MEM|RAM1|ALT_INV_Mux27~0_combout\ $end
$var wire 1 T(! \BLOCO_MEM|RAM1|ALT_INV_memRAM[5][4]~q\ $end
$var wire 1 U(! \BLOCO_MEM|RAM1|ALT_INV_memRAM[1][4]~q\ $end
$var wire 1 V(! \BLOCO_MEM|RAM1|ALT_INV_memRAM[4][4]~q\ $end
$var wire 1 W(! \BLOCO_MEM|RAM1|ALT_INV_memRAM[0][4]~q\ $end
$var wire 1 X(! \BLOCO_MEM|RAM1|ALT_INV_Mux29~20_combout\ $end
$var wire 1 Y(! \BLOCO_MEM|RAM1|ALT_INV_Mux29~19_combout\ $end
$var wire 1 Z(! \BLOCO_MEM|RAM1|ALT_INV_Mux29~18_combout\ $end
$var wire 1 [(! \BLOCO_MEM|RAM1|ALT_INV_memRAM[63][2]~q\ $end
$var wire 1 \(! \BLOCO_MEM|RAM1|ALT_INV_memRAM[62][2]~q\ $end
$var wire 1 ](! \BLOCO_MEM|RAM1|ALT_INV_memRAM[47][2]~q\ $end
$var wire 1 ^(! \BLOCO_MEM|RAM1|ALT_INV_memRAM[46][2]~q\ $end
$var wire 1 _(! \BLOCO_MEM|RAM1|ALT_INV_Mux29~17_combout\ $end
$var wire 1 `(! \BLOCO_MEM|RAM1|ALT_INV_memRAM[55][2]~q\ $end
$var wire 1 a(! \BLOCO_MEM|RAM1|ALT_INV_memRAM[54][2]~q\ $end
$var wire 1 b(! \BLOCO_MEM|RAM1|ALT_INV_memRAM[39][2]~q\ $end
$var wire 1 c(! \BLOCO_MEM|RAM1|ALT_INV_memRAM[38][2]~q\ $end
$var wire 1 d(! \BLOCO_MEM|RAM1|ALT_INV_Mux29~16_combout\ $end
$var wire 1 e(! \BLOCO_MEM|RAM1|ALT_INV_memRAM[59][2]~q\ $end
$var wire 1 f(! \BLOCO_MEM|RAM1|ALT_INV_memRAM[58][2]~q\ $end
$var wire 1 g(! \BLOCO_MEM|RAM1|ALT_INV_memRAM[43][2]~q\ $end
$var wire 1 h(! \BLOCO_MEM|RAM1|ALT_INV_memRAM[42][2]~q\ $end
$var wire 1 i(! \BLOCO_MEM|RAM1|ALT_INV_Mux29~15_combout\ $end
$var wire 1 j(! \BLOCO_MEM|RAM1|ALT_INV_memRAM[51][2]~q\ $end
$var wire 1 k(! \BLOCO_MEM|RAM1|ALT_INV_memRAM[50][2]~q\ $end
$var wire 1 l(! \BLOCO_MEM|RAM1|ALT_INV_memRAM[35][2]~q\ $end
$var wire 1 m(! \BLOCO_MEM|RAM1|ALT_INV_memRAM[34][2]~q\ $end
$var wire 1 n(! \BLOCO_MEM|RAM1|ALT_INV_Mux29~14_combout\ $end
$var wire 1 o(! \BLOCO_MEM|RAM1|ALT_INV_Mux29~13_combout\ $end
$var wire 1 p(! \BLOCO_MEM|RAM1|ALT_INV_memRAM[31][2]~q\ $end
$var wire 1 q(! \BLOCO_MEM|RAM1|ALT_INV_memRAM[27][2]~q\ $end
$var wire 1 r(! \BLOCO_MEM|RAM1|ALT_INV_memRAM[30][2]~q\ $end
$var wire 1 s(! \BLOCO_MEM|RAM1|ALT_INV_memRAM[26][2]~q\ $end
$var wire 1 t(! \BLOCO_MEM|RAM1|ALT_INV_Mux29~12_combout\ $end
$var wire 1 u(! \BLOCO_MEM|RAM1|ALT_INV_memRAM[23][2]~q\ $end
$var wire 1 v(! \BLOCO_MEM|RAM1|ALT_INV_memRAM[19][2]~q\ $end
$var wire 1 w(! \BLOCO_MEM|RAM1|ALT_INV_memRAM[22][2]~q\ $end
$var wire 1 x(! \BLOCO_MEM|RAM1|ALT_INV_memRAM[18][2]~q\ $end
$var wire 1 y(! \BLOCO_MEM|RAM1|ALT_INV_Mux29~11_combout\ $end
$var wire 1 z(! \BLOCO_MEM|RAM1|ALT_INV_memRAM[15][2]~q\ $end
$var wire 1 {(! \BLOCO_MEM|RAM1|ALT_INV_memRAM[11][2]~q\ $end
$var wire 1 |(! \BLOCO_MEM|RAM1|ALT_INV_memRAM[14][2]~q\ $end
$var wire 1 }(! \BLOCO_MEM|RAM1|ALT_INV_memRAM[10][2]~q\ $end
$var wire 1 ~(! \BLOCO_MEM|RAM1|ALT_INV_Mux29~10_combout\ $end
$var wire 1 !)! \BLOCO_MEM|RAM1|ALT_INV_memRAM[7][2]~q\ $end
$var wire 1 ")! \BLOCO_MEM|RAM1|ALT_INV_memRAM[3][2]~q\ $end
$var wire 1 #)! \BLOCO_MEM|RAM1|ALT_INV_memRAM[6][2]~q\ $end
$var wire 1 $)! \BLOCO_MEM|RAM1|ALT_INV_memRAM[2][2]~q\ $end
$var wire 1 %)! \BLOCO_MEM|RAM1|ALT_INV_Mux29~9_combout\ $end
$var wire 1 &)! \BLOCO_MEM|RAM1|ALT_INV_Mux29~8_combout\ $end
$var wire 1 ')! \BLOCO_MEM|RAM1|ALT_INV_memRAM[61][2]~q\ $end
$var wire 1 ()! \BLOCO_MEM|RAM1|ALT_INV_memRAM[53][2]~q\ $end
$var wire 1 ))! \BLOCO_MEM|RAM1|ALT_INV_memRAM[60][2]~q\ $end
$var wire 1 *)! \BLOCO_MEM|RAM1|ALT_INV_memRAM[52][2]~q\ $end
$var wire 1 +)! \BLOCO_MEM|RAM1|ALT_INV_Mux29~7_combout\ $end
$var wire 1 ,)! \BLOCO_MEM|RAM1|ALT_INV_memRAM[57][2]~q\ $end
$var wire 1 -)! \BLOCO_MEM|RAM1|ALT_INV_memRAM[49][2]~q\ $end
$var wire 1 .)! \BLOCO_MEM|RAM1|ALT_INV_memRAM[56][2]~q\ $end
$var wire 1 /)! \BLOCO_MEM|RAM1|ALT_INV_memRAM[48][2]~q\ $end
$var wire 1 0)! \BLOCO_MEM|RAM1|ALT_INV_Mux29~6_combout\ $end
$var wire 1 1)! \BLOCO_MEM|RAM1|ALT_INV_memRAM[45][2]~q\ $end
$var wire 1 2)! \BLOCO_MEM|RAM1|ALT_INV_memRAM[37][2]~q\ $end
$var wire 1 3)! \BLOCO_MEM|RAM1|ALT_INV_memRAM[44][2]~q\ $end
$var wire 1 4)! \BLOCO_MEM|RAM1|ALT_INV_memRAM[36][2]~q\ $end
$var wire 1 5)! \BLOCO_MEM|RAM1|ALT_INV_Mux29~5_combout\ $end
$var wire 1 6)! \BLOCO_MEM|RAM1|ALT_INV_memRAM[41][2]~q\ $end
$var wire 1 7)! \BLOCO_MEM|RAM1|ALT_INV_memRAM[33][2]~q\ $end
$var wire 1 8)! \BLOCO_MEM|RAM1|ALT_INV_memRAM[40][2]~q\ $end
$var wire 1 9)! \BLOCO_MEM|RAM1|ALT_INV_memRAM[32][2]~q\ $end
$var wire 1 :)! \BLOCO_MEM|RAM1|ALT_INV_Mux29~4_combout\ $end
$var wire 1 ;)! \BLOCO_MEM|RAM1|ALT_INV_Mux29~3_combout\ $end
$var wire 1 <)! \BLOCO_MEM|RAM1|ALT_INV_memRAM[29][2]~q\ $end
$var wire 1 =)! \BLOCO_MEM|RAM1|ALT_INV_memRAM[28][2]~q\ $end
$var wire 1 >)! \BLOCO_MEM|RAM1|ALT_INV_memRAM[13][2]~q\ $end
$var wire 1 ?)! \BLOCO_MEM|RAM1|ALT_INV_memRAM[12][2]~q\ $end
$var wire 1 @)! \BLOCO_MEM|RAM1|ALT_INV_Mux29~2_combout\ $end
$var wire 1 A)! \BLOCO_MEM|RAM1|ALT_INV_memRAM[21][2]~q\ $end
$var wire 1 B)! \BLOCO_MEM|RAM1|ALT_INV_memRAM[20][2]~q\ $end
$var wire 1 C)! \BLOCO_MEM|RAM1|ALT_INV_memRAM[5][2]~q\ $end
$var wire 1 D)! \BLOCO_MEM|RAM1|ALT_INV_memRAM[4][2]~q\ $end
$var wire 1 E)! \BLOCO_MEM|RAM1|ALT_INV_Mux29~1_combout\ $end
$var wire 1 F)! \BLOCO_MEM|RAM1|ALT_INV_memRAM[25][2]~q\ $end
$var wire 1 G)! \BLOCO_MEM|RAM1|ALT_INV_memRAM[24][2]~q\ $end
$var wire 1 H)! \BLOCO_MEM|RAM1|ALT_INV_memRAM[9][2]~q\ $end
$var wire 1 I)! \BLOCO_MEM|RAM1|ALT_INV_memRAM[8][2]~q\ $end
$var wire 1 J)! \BLOCO_MEM|RAM1|ALT_INV_Mux29~0_combout\ $end
$var wire 1 K)! \BLOCO_MEM|RAM1|ALT_INV_memRAM[17][2]~q\ $end
$var wire 1 L)! \BLOCO_MEM|RAM1|ALT_INV_memRAM[16][2]~q\ $end
$var wire 1 M)! \BLOCO_MEM|RAM1|ALT_INV_memRAM[1][2]~q\ $end
$var wire 1 N)! \BLOCO_MEM|RAM1|ALT_INV_memRAM[0][2]~q\ $end
$var wire 1 O)! \BLOCO_MEM|RAM1|ALT_INV_Mux30~20_combout\ $end
$var wire 1 P)! \BLOCO_MEM|RAM1|ALT_INV_Mux30~19_combout\ $end
$var wire 1 Q)! \BLOCO_MEM|RAM1|ALT_INV_Mux30~18_combout\ $end
$var wire 1 R)! \BLOCO_MEM|RAM1|ALT_INV_memRAM[63][1]~q\ $end
$var wire 1 S)! \BLOCO_MEM|RAM1|ALT_INV_memRAM[47][1]~q\ $end
$var wire 1 T)! \BLOCO_MEM|RAM1|ALT_INV_memRAM[61][1]~q\ $end
$var wire 1 U)! \BLOCO_MEM|RAM1|ALT_INV_memRAM[45][1]~q\ $end
$var wire 1 V)! \BLOCO_MEM|RAM1|ALT_INV_Mux30~17_combout\ $end
$var wire 1 W)! \BLOCO_MEM|RAM1|ALT_INV_memRAM[55][1]~q\ $end
$var wire 1 X)! \BLOCO_MEM|RAM1|ALT_INV_memRAM[39][1]~q\ $end
$var wire 1 Y)! \BLOCO_MEM|RAM1|ALT_INV_memRAM[53][1]~q\ $end
$var wire 1 Z)! \BLOCO_MEM|RAM1|ALT_INV_memRAM[37][1]~q\ $end
$var wire 1 [)! \BLOCO_MEM|RAM1|ALT_INV_Mux30~16_combout\ $end
$var wire 1 \)! \BLOCO_MEM|RAM1|ALT_INV_memRAM[59][1]~q\ $end
$var wire 1 ])! \BLOCO_MEM|RAM1|ALT_INV_memRAM[43][1]~q\ $end
$var wire 1 ^)! \BLOCO_MEM|RAM1|ALT_INV_memRAM[57][1]~q\ $end
$var wire 1 _)! \BLOCO_MEM|RAM1|ALT_INV_memRAM[41][1]~q\ $end
$var wire 1 `)! \BLOCO_MEM|RAM1|ALT_INV_Mux30~15_combout\ $end
$var wire 1 a)! \BLOCO_MEM|RAM1|ALT_INV_memRAM[51][1]~q\ $end
$var wire 1 b)! \BLOCO_MEM|RAM1|ALT_INV_memRAM[35][1]~q\ $end
$var wire 1 c)! \BLOCO_MEM|RAM1|ALT_INV_memRAM[49][1]~q\ $end
$var wire 1 d)! \BLOCO_MEM|RAM1|ALT_INV_memRAM[33][1]~q\ $end
$var wire 1 e)! \BLOCO_MEM|RAM1|ALT_INV_Mux30~14_combout\ $end
$var wire 1 f)! \BLOCO_MEM|RAM1|ALT_INV_Mux30~13_combout\ $end
$var wire 1 g)! \BLOCO_MEM|RAM1|ALT_INV_memRAM[31][1]~q\ $end
$var wire 1 h)! \BLOCO_MEM|RAM1|ALT_INV_memRAM[27][1]~q\ $end
$var wire 1 i)! \BLOCO_MEM|RAM1|ALT_INV_memRAM[15][1]~q\ $end
$var wire 1 j)! \BLOCO_MEM|RAM1|ALT_INV_memRAM[11][1]~q\ $end
$var wire 1 k)! \BLOCO_MEM|RAM1|ALT_INV_Mux30~12_combout\ $end
$var wire 1 l)! \BLOCO_MEM|RAM1|ALT_INV_memRAM[23][1]~q\ $end
$var wire 1 m)! \BLOCO_MEM|RAM1|ALT_INV_memRAM[19][1]~q\ $end
$var wire 1 n)! \BLOCO_MEM|RAM1|ALT_INV_memRAM[7][1]~q\ $end
$var wire 1 o)! \BLOCO_MEM|RAM1|ALT_INV_memRAM[3][1]~q\ $end
$var wire 1 p)! \BLOCO_MEM|RAM1|ALT_INV_Mux30~11_combout\ $end
$var wire 1 q)! \BLOCO_MEM|RAM1|ALT_INV_memRAM[29][1]~q\ $end
$var wire 1 r)! \BLOCO_MEM|RAM1|ALT_INV_memRAM[25][1]~q\ $end
$var wire 1 s)! \BLOCO_MEM|RAM1|ALT_INV_memRAM[13][1]~q\ $end
$var wire 1 t)! \BLOCO_MEM|RAM1|ALT_INV_memRAM[9][1]~q\ $end
$var wire 1 u)! \BLOCO_MEM|RAM1|ALT_INV_Mux30~10_combout\ $end
$var wire 1 v)! \BLOCO_MEM|RAM1|ALT_INV_memRAM[21][1]~q\ $end
$var wire 1 w)! \BLOCO_MEM|RAM1|ALT_INV_memRAM[17][1]~q\ $end
$var wire 1 x)! \BLOCO_MEM|RAM1|ALT_INV_memRAM[5][1]~q\ $end
$var wire 1 y)! \BLOCO_MEM|RAM1|ALT_INV_memRAM[1][1]~q\ $end
$var wire 1 z)! \BLOCO_MEM|RAM1|ALT_INV_Mux30~9_combout\ $end
$var wire 1 {)! \BLOCO_MEM|RAM1|ALT_INV_Mux30~8_combout\ $end
$var wire 1 |)! \BLOCO_MEM|RAM1|ALT_INV_memRAM[62][1]~q\ $end
$var wire 1 })! \BLOCO_MEM|RAM1|ALT_INV_memRAM[54][1]~q\ $end
$var wire 1 ~)! \BLOCO_MEM|RAM1|ALT_INV_memRAM[46][1]~q\ $end
$var wire 1 !*! \BLOCO_MEM|RAM1|ALT_INV_memRAM[38][31]~q\ $end
$var wire 1 "*! \BLOCO_MEM|RAM1|ALT_INV_memRAM[6][31]~q\ $end
$var wire 1 #*! \BLOCO_MEM|RAM1|ALT_INV_Mux0~11_combout\ $end
$var wire 1 $*! \BLOCO_MEM|RAM1|ALT_INV_memRAM[53][31]~q\ $end
$var wire 1 %*! \BLOCO_MEM|RAM1|ALT_INV_memRAM[21][31]~q\ $end
$var wire 1 &*! \BLOCO_MEM|RAM1|ALT_INV_memRAM[52][31]~q\ $end
$var wire 1 '*! \BLOCO_MEM|RAM1|ALT_INV_memRAM[20][31]~q\ $end
$var wire 1 (*! \BLOCO_MEM|RAM1|ALT_INV_Mux0~10_combout\ $end
$var wire 1 )*! \BLOCO_MEM|RAM1|ALT_INV_memRAM[37][31]~q\ $end
$var wire 1 **! \BLOCO_MEM|RAM1|ALT_INV_memRAM[5][31]~q\ $end
$var wire 1 +*! \BLOCO_MEM|RAM1|ALT_INV_memRAM[36][31]~q\ $end
$var wire 1 ,*! \BLOCO_MEM|RAM1|ALT_INV_memRAM[4][31]~q\ $end
$var wire 1 -*! \BLOCO_MEM|RAM1|ALT_INV_Mux0~9_combout\ $end
$var wire 1 .*! \BLOCO_MEM|RAM1|ALT_INV_Mux0~8_combout\ $end
$var wire 1 /*! \BLOCO_MEM|RAM1|ALT_INV_memRAM[59][31]~q\ $end
$var wire 1 0*! \BLOCO_MEM|RAM1|ALT_INV_memRAM[27][31]~q\ $end
$var wire 1 1*! \BLOCO_MEM|RAM1|ALT_INV_memRAM[57][31]~q\ $end
$var wire 1 2*! \BLOCO_MEM|RAM1|ALT_INV_memRAM[25][31]~q\ $end
$var wire 1 3*! \BLOCO_MEM|RAM1|ALT_INV_Mux0~7_combout\ $end
$var wire 1 4*! \BLOCO_MEM|RAM1|ALT_INV_memRAM[58][31]~q\ $end
$var wire 1 5*! \BLOCO_MEM|RAM1|ALT_INV_memRAM[26][31]~q\ $end
$var wire 1 6*! \BLOCO_MEM|RAM1|ALT_INV_memRAM[56][31]~q\ $end
$var wire 1 7*! \BLOCO_MEM|RAM1|ALT_INV_memRAM[24][31]~q\ $end
$var wire 1 8*! \BLOCO_MEM|RAM1|ALT_INV_Mux0~6_combout\ $end
$var wire 1 9*! \BLOCO_MEM|RAM1|ALT_INV_memRAM[43][31]~q\ $end
$var wire 1 :*! \BLOCO_MEM|RAM1|ALT_INV_memRAM[11][31]~q\ $end
$var wire 1 ;*! \BLOCO_MEM|RAM1|ALT_INV_memRAM[41][31]~q\ $end
$var wire 1 <*! \BLOCO_MEM|RAM1|ALT_INV_memRAM[9][31]~q\ $end
$var wire 1 =*! \BLOCO_MEM|RAM1|ALT_INV_Mux0~5_combout\ $end
$var wire 1 >*! \BLOCO_MEM|RAM1|ALT_INV_memRAM[42][31]~q\ $end
$var wire 1 ?*! \BLOCO_MEM|RAM1|ALT_INV_memRAM[10][31]~q\ $end
$var wire 1 @*! \BLOCO_MEM|RAM1|ALT_INV_memRAM[40][31]~q\ $end
$var wire 1 A*! \BLOCO_MEM|RAM1|ALT_INV_memRAM[8][31]~q\ $end
$var wire 1 B*! \BLOCO_MEM|RAM1|ALT_INV_Mux0~4_combout\ $end
$var wire 1 C*! \BLOCO_MEM|RAM1|ALT_INV_Mux0~3_combout\ $end
$var wire 1 D*! \BLOCO_MEM|RAM1|ALT_INV_memRAM[51][31]~q\ $end
$var wire 1 E*! \BLOCO_MEM|RAM1|ALT_INV_memRAM[19][31]~q\ $end
$var wire 1 F*! \BLOCO_MEM|RAM1|ALT_INV_memRAM[49][31]~q\ $end
$var wire 1 G*! \BLOCO_MEM|RAM1|ALT_INV_memRAM[17][31]~q\ $end
$var wire 1 H*! \BLOCO_MEM|RAM1|ALT_INV_Mux0~2_combout\ $end
$var wire 1 I*! \BLOCO_MEM|RAM1|ALT_INV_memRAM[50][31]~q\ $end
$var wire 1 J*! \BLOCO_MEM|RAM1|ALT_INV_memRAM[18][31]~q\ $end
$var wire 1 K*! \BLOCO_MEM|RAM1|ALT_INV_memRAM[48][31]~q\ $end
$var wire 1 L*! \BLOCO_MEM|RAM1|ALT_INV_memRAM[16][31]~q\ $end
$var wire 1 M*! \BLOCO_MEM|RAM1|ALT_INV_Mux0~1_combout\ $end
$var wire 1 N*! \BLOCO_MEM|RAM1|ALT_INV_memRAM[35][31]~q\ $end
$var wire 1 O*! \BLOCO_MEM|RAM1|ALT_INV_memRAM[3][31]~q\ $end
$var wire 1 P*! \BLOCO_MEM|RAM1|ALT_INV_memRAM[33][31]~q\ $end
$var wire 1 Q*! \BLOCO_MEM|RAM1|ALT_INV_memRAM[1][31]~q\ $end
$var wire 1 R*! \BLOCO_MEM|RAM1|ALT_INV_Mux0~0_combout\ $end
$var wire 1 S*! \BLOCO_MEM|RAM1|ALT_INV_memRAM[34][31]~q\ $end
$var wire 1 T*! \BLOCO_MEM|RAM1|ALT_INV_memRAM[2][31]~q\ $end
$var wire 1 U*! \BLOCO_MEM|RAM1|ALT_INV_memRAM[32][31]~q\ $end
$var wire 1 V*! \BLOCO_MEM|RAM1|ALT_INV_memRAM[0][31]~q\ $end
$var wire 1 W*! \BLOCO_ID|BANCO_REG|ALT_INV_saidaB[31]~158_combout\ $end
$var wire 1 X*! \BLOCO_ID|BANCO_REG|ALT_INV_saidaB[31]~157_combout\ $end
$var wire 1 Y*! \BLOCO_ID|BANCO_REG|ALT_INV_saidaB[31]~156_combout\ $end
$var wire 1 Z*! \BLOCO_ID|BANCO_REG|ALT_INV_saidaB[31]~155_combout\ $end
$var wire 1 [*! \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[31]~350_combout\ $end
$var wire 1 \*! \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[31]~349_combout\ $end
$var wire 1 ]*! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[11][31]~q\ $end
$var wire 1 ^*! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[10][31]~q\ $end
$var wire 1 _*! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[9][31]~q\ $end
$var wire 1 `*! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[8][31]~q\ $end
$var wire 1 a*! \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[31]~348_combout\ $end
$var wire 1 b*! \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[31]~347_combout\ $end
$var wire 1 c*! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[31][31]~q\ $end
$var wire 1 d*! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[27][31]~q\ $end
$var wire 1 e*! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[23][31]~q\ $end
$var wire 1 f*! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[19][31]~q\ $end
$var wire 1 g*! \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[31]~346_combout\ $end
$var wire 1 h*! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[30][31]~q\ $end
$var wire 1 i*! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[26][31]~q\ $end
$var wire 1 j*! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[22][31]~q\ $end
$var wire 1 k*! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[18][31]~q\ $end
$var wire 1 l*! \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[31]~345_combout\ $end
$var wire 1 m*! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[29][31]~q\ $end
$var wire 1 n*! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[25][31]~q\ $end
$var wire 1 o*! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[21][31]~q\ $end
$var wire 1 p*! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[17][31]~q\ $end
$var wire 1 q*! \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[31]~344_combout\ $end
$var wire 1 r*! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[28][31]~q\ $end
$var wire 1 s*! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[24][31]~q\ $end
$var wire 1 t*! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[20][31]~q\ $end
$var wire 1 u*! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[16][31]~q\ $end
$var wire 1 v*! \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[31]~343_combout\ $end
$var wire 1 w*! \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[31]~342_combout\ $end
$var wire 1 x*! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[3][31]~q\ $end
$var wire 1 y*! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[2][31]~q\ $end
$var wire 1 z*! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[1][31]~q\ $end
$var wire 1 {*! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[0][31]~q\ $end
$var wire 1 |*! \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[31]~341_combout\ $end
$var wire 1 }*! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[7][31]~q\ $end
$var wire 1 ~*! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[6][31]~q\ $end
$var wire 1 !+! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[5][31]~q\ $end
$var wire 1 "+! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[4][31]~q\ $end
$var wire 1 #+! \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[31]~340_combout\ $end
$var wire 1 $+! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[15][31]~q\ $end
$var wire 1 %+! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[14][31]~q\ $end
$var wire 1 &+! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[13][31]~q\ $end
$var wire 1 '+! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[12][31]~q\ $end
$var wire 1 (+! \BLOCO_MEM|RAM1|ALT_INV_Mux1~20_combout\ $end
$var wire 1 )+! \BLOCO_MEM|RAM1|ALT_INV_Mux1~19_combout\ $end
$var wire 1 *+! \BLOCO_MEM|RAM1|ALT_INV_Mux1~18_combout\ $end
$var wire 1 ++! \BLOCO_MEM|RAM1|ALT_INV_memRAM[63][30]~q\ $end
$var wire 1 ,+! \BLOCO_MEM|RAM1|ALT_INV_memRAM[31][30]~q\ $end
$var wire 1 -+! \BLOCO_MEM|RAM1|ALT_INV_memRAM[59][30]~q\ $end
$var wire 1 .+! \BLOCO_MEM|RAM1|ALT_INV_memRAM[27][30]~q\ $end
$var wire 1 /+! \BLOCO_MEM|RAM1|ALT_INV_Mux1~17_combout\ $end
$var wire 1 0+! \BLOCO_MEM|RAM1|ALT_INV_memRAM[55][30]~q\ $end
$var wire 1 1+! \BLOCO_MEM|RAM1|ALT_INV_memRAM[23][30]~q\ $end
$var wire 1 2+! \BLOCO_MEM|RAM1|ALT_INV_memRAM[51][30]~q\ $end
$var wire 1 3+! \BLOCO_MEM|RAM1|ALT_INV_memRAM[19][30]~q\ $end
$var wire 1 4+! \BLOCO_MEM|RAM1|ALT_INV_Mux1~16_combout\ $end
$var wire 1 5+! \BLOCO_MEM|RAM1|ALT_INV_memRAM[47][30]~q\ $end
$var wire 1 6+! \BLOCO_MEM|RAM1|ALT_INV_memRAM[15][30]~q\ $end
$var wire 1 7+! \BLOCO_MEM|RAM1|ALT_INV_memRAM[43][30]~q\ $end
$var wire 1 8+! \BLOCO_MEM|RAM1|ALT_INV_memRAM[11][30]~q\ $end
$var wire 1 9+! \BLOCO_MEM|RAM1|ALT_INV_Mux1~15_combout\ $end
$var wire 1 :+! \BLOCO_MEM|RAM1|ALT_INV_memRAM[39][30]~q\ $end
$var wire 1 ;+! \BLOCO_MEM|RAM1|ALT_INV_memRAM[7][30]~q\ $end
$var wire 1 <+! \BLOCO_MEM|RAM1|ALT_INV_memRAM[35][30]~q\ $end
$var wire 1 =+! \BLOCO_MEM|RAM1|ALT_INV_memRAM[3][30]~q\ $end
$var wire 1 >+! \BLOCO_MEM|RAM1|ALT_INV_Mux1~14_combout\ $end
$var wire 1 ?+! \BLOCO_MEM|RAM1|ALT_INV_Mux1~13_combout\ $end
$var wire 1 @+! \BLOCO_MEM|RAM1|ALT_INV_memRAM[62][30]~q\ $end
$var wire 1 A+! \BLOCO_MEM|RAM1|ALT_INV_memRAM[30][30]~q\ $end
$var wire 1 B+! \BLOCO_MEM|RAM1|ALT_INV_memRAM[46][30]~q\ $end
$var wire 1 C+! \BLOCO_MEM|RAM1|ALT_INV_memRAM[14][30]~q\ $end
$var wire 1 D+! \BLOCO_MEM|RAM1|ALT_INV_Mux1~12_combout\ $end
$var wire 1 E+! \BLOCO_MEM|RAM1|ALT_INV_memRAM[54][30]~q\ $end
$var wire 1 F+! \BLOCO_MEM|RAM1|ALT_INV_memRAM[22][30]~q\ $end
$var wire 1 G+! \BLOCO_MEM|RAM1|ALT_INV_memRAM[38][30]~q\ $end
$var wire 1 H+! \BLOCO_MEM|RAM1|ALT_INV_memRAM[6][30]~q\ $end
$var wire 1 I+! \BLOCO_MEM|RAM1|ALT_INV_Mux1~11_combout\ $end
$var wire 1 J+! \BLOCO_MEM|RAM1|ALT_INV_memRAM[58][30]~q\ $end
$var wire 1 K+! \BLOCO_MEM|RAM1|ALT_INV_memRAM[26][30]~q\ $end
$var wire 1 L+! \BLOCO_MEM|RAM1|ALT_INV_memRAM[42][30]~q\ $end
$var wire 1 M+! \BLOCO_MEM|RAM1|ALT_INV_memRAM[10][30]~q\ $end
$var wire 1 N+! \BLOCO_MEM|RAM1|ALT_INV_Mux1~10_combout\ $end
$var wire 1 O+! \BLOCO_MEM|RAM1|ALT_INV_memRAM[50][30]~q\ $end
$var wire 1 P+! \BLOCO_MEM|RAM1|ALT_INV_memRAM[18][30]~q\ $end
$var wire 1 Q+! \BLOCO_MEM|RAM1|ALT_INV_memRAM[34][30]~q\ $end
$var wire 1 R+! \BLOCO_MEM|RAM1|ALT_INV_memRAM[2][30]~q\ $end
$var wire 1 S+! \BLOCO_MEM|RAM1|ALT_INV_Mux1~9_combout\ $end
$var wire 1 T+! \BLOCO_MEM|RAM1|ALT_INV_Mux1~8_combout\ $end
$var wire 1 U+! \BLOCO_MEM|RAM1|ALT_INV_memRAM[61][30]~q\ $end
$var wire 1 V+! \BLOCO_MEM|RAM1|ALT_INV_memRAM[29][30]~q\ $end
$var wire 1 W+! \BLOCO_MEM|RAM1|ALT_INV_memRAM[45][30]~q\ $end
$var wire 1 X+! \BLOCO_MEM|RAM1|ALT_INV_memRAM[13][30]~q\ $end
$var wire 1 Y+! \BLOCO_MEM|RAM1|ALT_INV_Mux1~7_combout\ $end
$var wire 1 Z+! \BLOCO_MEM|RAM1|ALT_INV_memRAM[53][30]~q\ $end
$var wire 1 [+! \BLOCO_MEM|RAM1|ALT_INV_memRAM[21][30]~q\ $end
$var wire 1 \+! \BLOCO_MEM|RAM1|ALT_INV_memRAM[37][30]~q\ $end
$var wire 1 ]+! \BLOCO_MEM|RAM1|ALT_INV_memRAM[5][30]~q\ $end
$var wire 1 ^+! \BLOCO_MEM|RAM1|ALT_INV_Mux1~6_combout\ $end
$var wire 1 _+! \BLOCO_MEM|RAM1|ALT_INV_memRAM[57][30]~q\ $end
$var wire 1 `+! \BLOCO_MEM|RAM1|ALT_INV_memRAM[25][30]~q\ $end
$var wire 1 a+! \BLOCO_MEM|RAM1|ALT_INV_memRAM[41][30]~q\ $end
$var wire 1 b+! \BLOCO_MEM|RAM1|ALT_INV_memRAM[9][30]~q\ $end
$var wire 1 c+! \BLOCO_MEM|RAM1|ALT_INV_Mux1~5_combout\ $end
$var wire 1 d+! \BLOCO_MEM|RAM1|ALT_INV_memRAM[49][30]~q\ $end
$var wire 1 e+! \BLOCO_MEM|RAM1|ALT_INV_memRAM[17][30]~q\ $end
$var wire 1 f+! \BLOCO_MEM|RAM1|ALT_INV_memRAM[33][30]~q\ $end
$var wire 1 g+! \BLOCO_MEM|RAM1|ALT_INV_memRAM[1][30]~q\ $end
$var wire 1 h+! \BLOCO_MEM|RAM1|ALT_INV_Mux1~4_combout\ $end
$var wire 1 i+! \BLOCO_MEM|RAM1|ALT_INV_Mux1~3_combout\ $end
$var wire 1 j+! \BLOCO_MEM|RAM1|ALT_INV_memRAM[60][30]~q\ $end
$var wire 1 k+! \BLOCO_MEM|RAM1|ALT_INV_memRAM[28][30]~q\ $end
$var wire 1 l+! \BLOCO_MEM|RAM1|ALT_INV_memRAM[44][30]~q\ $end
$var wire 1 m+! \BLOCO_MEM|RAM1|ALT_INV_memRAM[12][30]~q\ $end
$var wire 1 n+! \BLOCO_MEM|RAM1|ALT_INV_Mux1~2_combout\ $end
$var wire 1 o+! \BLOCO_MEM|RAM1|ALT_INV_memRAM[52][30]~q\ $end
$var wire 1 p+! \BLOCO_MEM|RAM1|ALT_INV_memRAM[20][30]~q\ $end
$var wire 1 q+! \BLOCO_MEM|RAM1|ALT_INV_memRAM[36][30]~q\ $end
$var wire 1 r+! \BLOCO_MEM|RAM1|ALT_INV_memRAM[4][30]~q\ $end
$var wire 1 s+! \BLOCO_MEM|RAM1|ALT_INV_Mux1~1_combout\ $end
$var wire 1 t+! \BLOCO_MEM|RAM1|ALT_INV_memRAM[56][30]~q\ $end
$var wire 1 u+! \BLOCO_MEM|RAM1|ALT_INV_memRAM[24][30]~q\ $end
$var wire 1 v+! \BLOCO_MEM|RAM1|ALT_INV_memRAM[40][30]~q\ $end
$var wire 1 w+! \BLOCO_MEM|RAM1|ALT_INV_memRAM[8][30]~q\ $end
$var wire 1 x+! \BLOCO_MEM|RAM1|ALT_INV_Mux1~0_combout\ $end
$var wire 1 y+! \BLOCO_MEM|RAM1|ALT_INV_memRAM[48][30]~q\ $end
$var wire 1 z+! \BLOCO_MEM|RAM1|ALT_INV_memRAM[16][30]~q\ $end
$var wire 1 {+! \BLOCO_MEM|RAM1|ALT_INV_memRAM[32][30]~q\ $end
$var wire 1 |+! \BLOCO_MEM|RAM1|ALT_INV_memRAM[0][30]~q\ $end
$var wire 1 }+! \BLOCO_ID|BANCO_REG|ALT_INV_saidaB[30]~153_combout\ $end
$var wire 1 ~+! \BLOCO_ID|BANCO_REG|ALT_INV_saidaB[30]~152_combout\ $end
$var wire 1 !,! \BLOCO_ID|BANCO_REG|ALT_INV_saidaB[30]~151_combout\ $end
$var wire 1 ",! \BLOCO_ID|BANCO_REG|ALT_INV_saidaB[30]~150_combout\ $end
$var wire 1 #,! \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[30]~339_combout\ $end
$var wire 1 $,! \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[30]~338_combout\ $end
$var wire 1 %,! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[11][30]~q\ $end
$var wire 1 &,! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[10][30]~q\ $end
$var wire 1 ',! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[9][30]~q\ $end
$var wire 1 (,! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[8][30]~q\ $end
$var wire 1 ),! \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[30]~337_combout\ $end
$var wire 1 *,! \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[30]~336_combout\ $end
$var wire 1 +,! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[31][30]~q\ $end
$var wire 1 ,,! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[27][30]~q\ $end
$var wire 1 -,! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[23][30]~q\ $end
$var wire 1 .,! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[19][30]~q\ $end
$var wire 1 /,! \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[30]~335_combout\ $end
$var wire 1 0,! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[30][30]~q\ $end
$var wire 1 1,! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[26][30]~q\ $end
$var wire 1 2,! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[22][30]~q\ $end
$var wire 1 3,! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[18][30]~q\ $end
$var wire 1 4,! \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[30]~334_combout\ $end
$var wire 1 5,! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[29][30]~q\ $end
$var wire 1 6,! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[25][30]~q\ $end
$var wire 1 7,! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[21][30]~q\ $end
$var wire 1 8,! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[17][30]~q\ $end
$var wire 1 9,! \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[30]~333_combout\ $end
$var wire 1 :,! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[28][30]~q\ $end
$var wire 1 ;,! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[24][30]~q\ $end
$var wire 1 <,! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[20][30]~q\ $end
$var wire 1 =,! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[16][30]~q\ $end
$var wire 1 >,! \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[30]~332_combout\ $end
$var wire 1 ?,! \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[30]~331_combout\ $end
$var wire 1 @,! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[3][30]~q\ $end
$var wire 1 A,! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[2][30]~q\ $end
$var wire 1 B,! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[1][30]~q\ $end
$var wire 1 C,! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[0][30]~q\ $end
$var wire 1 D,! \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[30]~330_combout\ $end
$var wire 1 E,! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[7][30]~q\ $end
$var wire 1 F,! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[6][30]~q\ $end
$var wire 1 G,! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[5][30]~q\ $end
$var wire 1 H,! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[4][30]~q\ $end
$var wire 1 I,! \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[30]~329_combout\ $end
$var wire 1 J,! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[15][30]~q\ $end
$var wire 1 K,! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[14][30]~q\ $end
$var wire 1 L,! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[13][30]~q\ $end
$var wire 1 M,! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[12][30]~q\ $end
$var wire 1 N,! \BLOCO_MEM|RAM1|ALT_INV_Mux2~20_combout\ $end
$var wire 1 O,! \BLOCO_MEM|RAM1|ALT_INV_Mux2~19_combout\ $end
$var wire 1 P,! \BLOCO_MEM|RAM1|ALT_INV_Mux2~18_combout\ $end
$var wire 1 Q,! \BLOCO_MEM|RAM1|ALT_INV_memRAM[63][29]~q\ $end
$var wire 1 R,! \BLOCO_MEM|RAM1|ALT_INV_memRAM[62][29]~q\ $end
$var wire 1 S,! \BLOCO_MEM|RAM1|ALT_INV_memRAM[61][29]~q\ $end
$var wire 1 T,! \BLOCO_MEM|RAM1|ALT_INV_memRAM[60][29]~q\ $end
$var wire 1 U,! \BLOCO_MEM|RAM1|ALT_INV_Mux2~17_combout\ $end
$var wire 1 V,! \BLOCO_MEM|RAM1|ALT_INV_memRAM[55][29]~q\ $end
$var wire 1 W,! \BLOCO_MEM|RAM1|ALT_INV_memRAM[54][29]~q\ $end
$var wire 1 X,! \BLOCO_MEM|RAM1|ALT_INV_memRAM[53][29]~q\ $end
$var wire 1 Y,! \BLOCO_MEM|RAM1|ALT_INV_memRAM[52][29]~q\ $end
$var wire 1 Z,! \BLOCO_MEM|RAM1|ALT_INV_Mux2~16_combout\ $end
$var wire 1 [,! \BLOCO_MEM|RAM1|ALT_INV_memRAM[59][29]~q\ $end
$var wire 1 \,! \BLOCO_MEM|RAM1|ALT_INV_memRAM[58][29]~q\ $end
$var wire 1 ],! \BLOCO_MEM|RAM1|ALT_INV_memRAM[57][29]~q\ $end
$var wire 1 ^,! \BLOCO_MEM|RAM1|ALT_INV_memRAM[56][29]~q\ $end
$var wire 1 _,! \BLOCO_MEM|RAM1|ALT_INV_Mux2~15_combout\ $end
$var wire 1 `,! \BLOCO_MEM|RAM1|ALT_INV_memRAM[51][29]~q\ $end
$var wire 1 a,! \BLOCO_MEM|RAM1|ALT_INV_memRAM[50][29]~q\ $end
$var wire 1 b,! \BLOCO_MEM|RAM1|ALT_INV_memRAM[49][29]~q\ $end
$var wire 1 c,! \BLOCO_MEM|RAM1|ALT_INV_memRAM[48][29]~q\ $end
$var wire 1 d,! \BLOCO_MEM|RAM1|ALT_INV_Mux2~14_combout\ $end
$var wire 1 e,! \BLOCO_MEM|RAM1|ALT_INV_Mux2~13_combout\ $end
$var wire 1 f,! \BLOCO_MEM|RAM1|ALT_INV_memRAM[31][29]~q\ $end
$var wire 1 g,! \BLOCO_MEM|RAM1|ALT_INV_memRAM[23][29]~q\ $end
$var wire 1 h,! \BLOCO_MEM|RAM1|ALT_INV_memRAM[27][29]~q\ $end
$var wire 1 i,! \BLOCO_MEM|RAM1|ALT_INV_memRAM[19][29]~q\ $end
$var wire 1 j,! \BLOCO_MEM|RAM1|ALT_INV_Mux2~12_combout\ $end
$var wire 1 k,! \BLOCO_MEM|RAM1|ALT_INV_memRAM[30][29]~q\ $end
$var wire 1 l,! \BLOCO_MEM|RAM1|ALT_INV_memRAM[22][29]~q\ $end
$var wire 1 m,! \BLOCO_MEM|RAM1|ALT_INV_memRAM[26][29]~q\ $end
$var wire 1 n,! \BLOCO_MEM|RAM1|ALT_INV_memRAM[18][29]~q\ $end
$var wire 1 o,! \BLOCO_MEM|RAM1|ALT_INV_Mux2~11_combout\ $end
$var wire 1 p,! \BLOCO_MEM|RAM1|ALT_INV_memRAM[29][29]~q\ $end
$var wire 1 q,! \BLOCO_MEM|RAM1|ALT_INV_memRAM[21][29]~q\ $end
$var wire 1 r,! \BLOCO_MEM|RAM1|ALT_INV_memRAM[25][29]~q\ $end
$var wire 1 s,! \BLOCO_MEM|RAM1|ALT_INV_memRAM[17][29]~q\ $end
$var wire 1 t,! \BLOCO_MEM|RAM1|ALT_INV_Mux2~10_combout\ $end
$var wire 1 u,! \BLOCO_MEM|RAM1|ALT_INV_memRAM[28][29]~q\ $end
$var wire 1 v,! \BLOCO_MEM|RAM1|ALT_INV_memRAM[20][29]~q\ $end
$var wire 1 w,! \BLOCO_MEM|RAM1|ALT_INV_memRAM[24][29]~q\ $end
$var wire 1 x,! \BLOCO_MEM|RAM1|ALT_INV_memRAM[16][29]~q\ $end
$var wire 1 y,! \BLOCO_MEM|RAM1|ALT_INV_Mux2~9_combout\ $end
$var wire 1 z,! \BLOCO_MEM|RAM1|ALT_INV_Mux2~8_combout\ $end
$var wire 1 {,! \BLOCO_MEM|RAM1|ALT_INV_memRAM[47][29]~q\ $end
$var wire 1 |,! \BLOCO_MEM|RAM1|ALT_INV_memRAM[39][29]~q\ $end
$var wire 1 },! \BLOCO_MEM|RAM1|ALT_INV_memRAM[46][29]~q\ $end
$var wire 1 ~,! \BLOCO_MEM|RAM1|ALT_INV_memRAM[38][29]~q\ $end
$var wire 1 !-! \BLOCO_MEM|RAM1|ALT_INV_Mux2~7_combout\ $end
$var wire 1 "-! \BLOCO_MEM|RAM1|ALT_INV_memRAM[43][29]~q\ $end
$var wire 1 #-! \BLOCO_MEM|RAM1|ALT_INV_memRAM[35][29]~q\ $end
$var wire 1 $-! \BLOCO_MEM|RAM1|ALT_INV_memRAM[42][29]~q\ $end
$var wire 1 %-! \BLOCO_MEM|RAM1|ALT_INV_memRAM[34][29]~q\ $end
$var wire 1 &-! \BLOCO_MEM|RAM1|ALT_INV_Mux2~6_combout\ $end
$var wire 1 '-! \BLOCO_MEM|RAM1|ALT_INV_memRAM[45][29]~q\ $end
$var wire 1 (-! \BLOCO_MEM|RAM1|ALT_INV_memRAM[37][29]~q\ $end
$var wire 1 )-! \BLOCO_MEM|RAM1|ALT_INV_memRAM[44][29]~q\ $end
$var wire 1 *-! \BLOCO_MEM|RAM1|ALT_INV_memRAM[36][29]~q\ $end
$var wire 1 +-! \BLOCO_MEM|RAM1|ALT_INV_Mux2~5_combout\ $end
$var wire 1 ,-! \BLOCO_MEM|RAM1|ALT_INV_memRAM[41][29]~q\ $end
$var wire 1 --! \BLOCO_MEM|RAM1|ALT_INV_memRAM[33][29]~q\ $end
$var wire 1 .-! \BLOCO_MEM|RAM1|ALT_INV_memRAM[40][29]~q\ $end
$var wire 1 /-! \BLOCO_MEM|RAM1|ALT_INV_memRAM[32][29]~q\ $end
$var wire 1 0-! \BLOCO_MEM|RAM1|ALT_INV_Mux2~4_combout\ $end
$var wire 1 1-! \BLOCO_MEM|RAM1|ALT_INV_Mux2~3_combout\ $end
$var wire 1 2-! \BLOCO_MEM|RAM1|ALT_INV_memRAM[15][29]~q\ $end
$var wire 1 3-! \BLOCO_MEM|RAM1|ALT_INV_memRAM[7][29]~q\ $end
$var wire 1 4-! \BLOCO_MEM|RAM1|ALT_INV_memRAM[11][29]~q\ $end
$var wire 1 5-! \BLOCO_MEM|RAM1|ALT_INV_memRAM[3][29]~q\ $end
$var wire 1 6-! \BLOCO_MEM|RAM1|ALT_INV_Mux2~2_combout\ $end
$var wire 1 7-! \BLOCO_MEM|RAM1|ALT_INV_memRAM[14][29]~q\ $end
$var wire 1 8-! \BLOCO_MEM|RAM1|ALT_INV_memRAM[6][29]~q\ $end
$var wire 1 9-! \BLOCO_MEM|RAM1|ALT_INV_memRAM[10][29]~q\ $end
$var wire 1 :-! \BLOCO_MEM|RAM1|ALT_INV_memRAM[2][29]~q\ $end
$var wire 1 ;-! \BLOCO_MEM|RAM1|ALT_INV_Mux2~1_combout\ $end
$var wire 1 <-! \BLOCO_MEM|RAM1|ALT_INV_memRAM[13][29]~q\ $end
$var wire 1 =-! \BLOCO_MEM|RAM1|ALT_INV_memRAM[5][29]~q\ $end
$var wire 1 >-! \BLOCO_MEM|RAM1|ALT_INV_memRAM[9][29]~q\ $end
$var wire 1 ?-! \BLOCO_MEM|RAM1|ALT_INV_memRAM[1][29]~q\ $end
$var wire 1 @-! \BLOCO_MEM|RAM1|ALT_INV_Mux2~0_combout\ $end
$var wire 1 A-! \BLOCO_MEM|RAM1|ALT_INV_memRAM[12][29]~q\ $end
$var wire 1 B-! \BLOCO_MEM|RAM1|ALT_INV_memRAM[4][29]~q\ $end
$var wire 1 C-! \BLOCO_MEM|RAM1|ALT_INV_memRAM[8][29]~q\ $end
$var wire 1 D-! \BLOCO_MEM|RAM1|ALT_INV_memRAM[0][29]~q\ $end
$var wire 1 E-! \BLOCO_ID|BANCO_REG|ALT_INV_saidaB[29]~148_combout\ $end
$var wire 1 F-! \BLOCO_ID|BANCO_REG|ALT_INV_saidaB[29]~147_combout\ $end
$var wire 1 G-! \BLOCO_ID|BANCO_REG|ALT_INV_saidaB[29]~146_combout\ $end
$var wire 1 H-! \BLOCO_ID|BANCO_REG|ALT_INV_saidaB[29]~145_combout\ $end
$var wire 1 I-! \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[29]~328_combout\ $end
$var wire 1 J-! \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[29]~327_combout\ $end
$var wire 1 K-! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[11][29]~q\ $end
$var wire 1 L-! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[10][29]~q\ $end
$var wire 1 M-! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[9][29]~q\ $end
$var wire 1 N-! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[8][29]~q\ $end
$var wire 1 O-! \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[29]~326_combout\ $end
$var wire 1 P-! \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[29]~325_combout\ $end
$var wire 1 Q-! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[31][29]~q\ $end
$var wire 1 R-! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[27][29]~q\ $end
$var wire 1 S-! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[23][29]~q\ $end
$var wire 1 T-! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[19][29]~q\ $end
$var wire 1 U-! \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[29]~324_combout\ $end
$var wire 1 V-! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[30][29]~q\ $end
$var wire 1 W-! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[26][29]~q\ $end
$var wire 1 X-! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[22][29]~q\ $end
$var wire 1 Y-! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[18][29]~q\ $end
$var wire 1 Z-! \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[29]~323_combout\ $end
$var wire 1 [-! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[29][29]~q\ $end
$var wire 1 \-! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[25][29]~q\ $end
$var wire 1 ]-! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[21][29]~q\ $end
$var wire 1 ^-! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[17][29]~q\ $end
$var wire 1 _-! \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[29]~322_combout\ $end
$var wire 1 `-! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[28][29]~q\ $end
$var wire 1 a-! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[24][29]~q\ $end
$var wire 1 b-! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[20][29]~q\ $end
$var wire 1 c-! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[16][29]~q\ $end
$var wire 1 d-! \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[29]~321_combout\ $end
$var wire 1 e-! \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[29]~320_combout\ $end
$var wire 1 f-! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[3][29]~q\ $end
$var wire 1 g-! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[2][29]~q\ $end
$var wire 1 h-! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[1][29]~q\ $end
$var wire 1 i-! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[0][29]~q\ $end
$var wire 1 j-! \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[29]~319_combout\ $end
$var wire 1 k-! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[7][29]~q\ $end
$var wire 1 l-! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[6][29]~q\ $end
$var wire 1 m-! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[5][29]~q\ $end
$var wire 1 n-! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[4][29]~q\ $end
$var wire 1 o-! \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[29]~318_combout\ $end
$var wire 1 p-! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[15][29]~q\ $end
$var wire 1 q-! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[14][29]~q\ $end
$var wire 1 r-! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[13][29]~q\ $end
$var wire 1 s-! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[12][29]~q\ $end
$var wire 1 t-! \BLOCO_MEM|RAM1|ALT_INV_Mux3~20_combout\ $end
$var wire 1 u-! \BLOCO_MEM|RAM1|ALT_INV_Mux3~19_combout\ $end
$var wire 1 v-! \BLOCO_MEM|RAM1|ALT_INV_Mux3~18_combout\ $end
$var wire 1 w-! \BLOCO_MEM|RAM1|ALT_INV_memRAM[63][28]~q\ $end
$var wire 1 x-! \BLOCO_MEM|RAM1|ALT_INV_memRAM[31][28]~q\ $end
$var wire 1 y-! \BLOCO_MEM|RAM1|ALT_INV_memRAM[61][28]~q\ $end
$var wire 1 z-! \BLOCO_MEM|RAM1|ALT_INV_memRAM[29][28]~q\ $end
$var wire 1 {-! \BLOCO_MEM|RAM1|ALT_INV_Mux3~17_combout\ $end
$var wire 1 |-! \BLOCO_MEM|RAM1|ALT_INV_memRAM[62][28]~q\ $end
$var wire 1 }-! \BLOCO_MEM|RAM1|ALT_INV_memRAM[30][28]~q\ $end
$var wire 1 ~-! \BLOCO_MEM|RAM1|ALT_INV_memRAM[60][28]~q\ $end
$var wire 1 !.! \BLOCO_MEM|RAM1|ALT_INV_memRAM[28][28]~q\ $end
$var wire 1 ".! \BLOCO_MEM|RAM1|ALT_INV_Mux3~16_combout\ $end
$var wire 1 #.! \BLOCO_MEM|RAM1|ALT_INV_memRAM[47][28]~q\ $end
$var wire 1 $.! \BLOCO_MEM|RAM1|ALT_INV_memRAM[15][28]~q\ $end
$var wire 1 %.! \BLOCO_MEM|RAM1|ALT_INV_memRAM[45][28]~q\ $end
$var wire 1 &.! \BLOCO_MEM|RAM1|ALT_INV_memRAM[13][28]~q\ $end
$var wire 1 '.! \BLOCO_MEM|RAM1|ALT_INV_Mux3~15_combout\ $end
$var wire 1 (.! \BLOCO_MEM|RAM1|ALT_INV_memRAM[46][28]~q\ $end
$var wire 1 ).! \BLOCO_MEM|RAM1|ALT_INV_memRAM[14][28]~q\ $end
$var wire 1 *.! \BLOCO_MEM|RAM1|ALT_INV_memRAM[44][28]~q\ $end
$var wire 1 +.! \BLOCO_MEM|RAM1|ALT_INV_memRAM[12][28]~q\ $end
$var wire 1 ,.! \BLOCO_MEM|RAM1|ALT_INV_Mux3~14_combout\ $end
$var wire 1 -.! \BLOCO_MEM|RAM1|ALT_INV_Mux3~13_combout\ $end
$var wire 1 ..! \BLOCO_MEM|RAM1|ALT_INV_memRAM[55][28]~q\ $end
$var wire 1 /.! \BLOCO_MEM|RAM1|ALT_INV_memRAM[23][28]~q\ $end
$var wire 1 0.! \BLOCO_MEM|RAM1|ALT_INV_memRAM[53][28]~q\ $end
$var wire 1 1.! \BLOCO_MEM|RAM1|ALT_INV_memRAM[21][28]~q\ $end
$var wire 1 2.! \BLOCO_MEM|RAM1|ALT_INV_Mux3~12_combout\ $end
$var wire 1 3.! \BLOCO_MEM|RAM1|ALT_INV_memRAM[54][28]~q\ $end
$var wire 1 4.! \BLOCO_MEM|RAM1|ALT_INV_memRAM[22][28]~q\ $end
$var wire 1 5.! \BLOCO_MEM|RAM1|ALT_INV_memRAM[52][28]~q\ $end
$var wire 1 6.! \BLOCO_MEM|RAM1|ALT_INV_memRAM[20][28]~q\ $end
$var wire 1 7.! \BLOCO_MEM|RAM1|ALT_INV_Mux3~11_combout\ $end
$var wire 1 8.! \BLOCO_MEM|RAM1|ALT_INV_memRAM[39][28]~q\ $end
$var wire 1 9.! \BLOCO_MEM|RAM1|ALT_INV_memRAM[7][28]~q\ $end
$var wire 1 :.! \BLOCO_MEM|RAM1|ALT_INV_memRAM[37][28]~q\ $end
$var wire 1 ;.! \BLOCO_MEM|RAM1|ALT_INV_memRAM[5][28]~q\ $end
$var wire 1 <.! \BLOCO_MEM|RAM1|ALT_INV_Mux3~10_combout\ $end
$var wire 1 =.! \BLOCO_MEM|RAM1|ALT_INV_memRAM[38][28]~q\ $end
$var wire 1 >.! \BLOCO_MEM|RAM1|ALT_INV_memRAM[6][28]~q\ $end
$var wire 1 ?.! \BLOCO_MEM|RAM1|ALT_INV_memRAM[36][28]~q\ $end
$var wire 1 @.! \BLOCO_MEM|RAM1|ALT_INV_memRAM[4][28]~q\ $end
$var wire 1 A.! \BLOCO_MEM|RAM1|ALT_INV_Mux3~9_combout\ $end
$var wire 1 B.! \BLOCO_MEM|RAM1|ALT_INV_Mux3~8_combout\ $end
$var wire 1 C.! \BLOCO_MEM|RAM1|ALT_INV_memRAM[59][28]~q\ $end
$var wire 1 D.! \BLOCO_MEM|RAM1|ALT_INV_memRAM[27][28]~q\ $end
$var wire 1 E.! \BLOCO_MEM|RAM1|ALT_INV_memRAM[58][28]~q\ $end
$var wire 1 F.! \BLOCO_MEM|RAM1|ALT_INV_memRAM[26][28]~q\ $end
$var wire 1 G.! \BLOCO_MEM|RAM1|ALT_INV_Mux3~7_combout\ $end
$var wire 1 H.! \BLOCO_MEM|RAM1|ALT_INV_memRAM[43][28]~q\ $end
$var wire 1 I.! \BLOCO_MEM|RAM1|ALT_INV_memRAM[11][28]~q\ $end
$var wire 1 J.! \BLOCO_MEM|RAM1|ALT_INV_memRAM[42][28]~q\ $end
$var wire 1 K.! \BLOCO_MEM|RAM1|ALT_INV_memRAM[10][28]~q\ $end
$var wire 1 L.! \BLOCO_MEM|RAM1|ALT_INV_Mux3~6_combout\ $end
$var wire 1 M.! \BLOCO_MEM|RAM1|ALT_INV_memRAM[57][28]~q\ $end
$var wire 1 N.! \BLOCO_MEM|RAM1|ALT_INV_memRAM[25][28]~q\ $end
$var wire 1 O.! \BLOCO_MEM|RAM1|ALT_INV_memRAM[56][28]~q\ $end
$var wire 1 P.! \BLOCO_MEM|RAM1|ALT_INV_memRAM[24][28]~q\ $end
$var wire 1 Q.! \BLOCO_MEM|RAM1|ALT_INV_Mux3~5_combout\ $end
$var wire 1 R.! \BLOCO_MEM|RAM1|ALT_INV_memRAM[41][28]~q\ $end
$var wire 1 S.! \BLOCO_MEM|RAM1|ALT_INV_memRAM[9][28]~q\ $end
$var wire 1 T.! \BLOCO_MEM|RAM1|ALT_INV_memRAM[40][28]~q\ $end
$var wire 1 U.! \BLOCO_MEM|RAM1|ALT_INV_memRAM[8][28]~q\ $end
$var wire 1 V.! \BLOCO_MEM|RAM1|ALT_INV_Mux3~4_combout\ $end
$var wire 1 W.! \BLOCO_MEM|RAM1|ALT_INV_Mux3~3_combout\ $end
$var wire 1 X.! \BLOCO_MEM|RAM1|ALT_INV_memRAM[51][28]~q\ $end
$var wire 1 Y.! \BLOCO_MEM|RAM1|ALT_INV_memRAM[19][28]~q\ $end
$var wire 1 Z.! \BLOCO_MEM|RAM1|ALT_INV_memRAM[50][28]~q\ $end
$var wire 1 [.! \BLOCO_MEM|RAM1|ALT_INV_memRAM[18][28]~q\ $end
$var wire 1 \.! \BLOCO_MEM|RAM1|ALT_INV_Mux3~2_combout\ $end
$var wire 1 ].! \BLOCO_MEM|RAM1|ALT_INV_memRAM[49][28]~q\ $end
$var wire 1 ^.! \BLOCO_MEM|RAM1|ALT_INV_memRAM[17][28]~q\ $end
$var wire 1 _.! \BLOCO_MEM|RAM1|ALT_INV_memRAM[48][28]~q\ $end
$var wire 1 `.! \BLOCO_MEM|RAM1|ALT_INV_memRAM[16][28]~q\ $end
$var wire 1 a.! \BLOCO_MEM|RAM1|ALT_INV_Mux3~1_combout\ $end
$var wire 1 b.! \BLOCO_MEM|RAM1|ALT_INV_memRAM[35][28]~q\ $end
$var wire 1 c.! \BLOCO_MEM|RAM1|ALT_INV_memRAM[3][28]~q\ $end
$var wire 1 d.! \BLOCO_MEM|RAM1|ALT_INV_memRAM[34][28]~q\ $end
$var wire 1 e.! \BLOCO_MEM|RAM1|ALT_INV_memRAM[2][28]~q\ $end
$var wire 1 f.! \BLOCO_MEM|RAM1|ALT_INV_Mux3~0_combout\ $end
$var wire 1 g.! \BLOCO_MEM|RAM1|ALT_INV_memRAM[33][28]~q\ $end
$var wire 1 h.! \BLOCO_MEM|RAM1|ALT_INV_memRAM[1][28]~q\ $end
$var wire 1 i.! \BLOCO_MEM|RAM1|ALT_INV_memRAM[32][28]~q\ $end
$var wire 1 j.! \BLOCO_MEM|RAM1|ALT_INV_memRAM[0][28]~q\ $end
$var wire 1 k.! \BLOCO_ID|BANCO_REG|ALT_INV_saidaB[28]~143_combout\ $end
$var wire 1 l.! \BLOCO_ID|BANCO_REG|ALT_INV_saidaB[28]~142_combout\ $end
$var wire 1 m.! \BLOCO_ID|BANCO_REG|ALT_INV_saidaB[28]~141_combout\ $end
$var wire 1 n.! \BLOCO_ID|BANCO_REG|ALT_INV_saidaB[28]~140_combout\ $end
$var wire 1 o.! \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[28]~317_combout\ $end
$var wire 1 p.! \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[28]~316_combout\ $end
$var wire 1 q.! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[11][28]~q\ $end
$var wire 1 r.! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[10][28]~q\ $end
$var wire 1 s.! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[9][28]~q\ $end
$var wire 1 t.! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[8][28]~q\ $end
$var wire 1 u.! \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[28]~315_combout\ $end
$var wire 1 v.! \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[28]~314_combout\ $end
$var wire 1 w.! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[31][28]~q\ $end
$var wire 1 x.! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[27][28]~q\ $end
$var wire 1 y.! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[23][28]~q\ $end
$var wire 1 z.! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[19][28]~q\ $end
$var wire 1 {.! \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[28]~313_combout\ $end
$var wire 1 |.! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[30][28]~q\ $end
$var wire 1 }.! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[26][28]~q\ $end
$var wire 1 ~.! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[22][28]~q\ $end
$var wire 1 !/! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[18][28]~q\ $end
$var wire 1 "/! \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[28]~312_combout\ $end
$var wire 1 #/! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[29][28]~q\ $end
$var wire 1 $/! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[25][28]~q\ $end
$var wire 1 %/! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[21][28]~q\ $end
$var wire 1 &/! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[17][28]~q\ $end
$var wire 1 '/! \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[28]~311_combout\ $end
$var wire 1 (/! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[28][28]~q\ $end
$var wire 1 )/! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[24][28]~q\ $end
$var wire 1 */! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[20][28]~q\ $end
$var wire 1 +/! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[16][28]~q\ $end
$var wire 1 ,/! \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[28]~310_combout\ $end
$var wire 1 -/! \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[28]~309_combout\ $end
$var wire 1 ./! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[3][28]~q\ $end
$var wire 1 //! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[2][28]~q\ $end
$var wire 1 0/! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[1][28]~q\ $end
$var wire 1 1/! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[0][28]~q\ $end
$var wire 1 2/! \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[28]~308_combout\ $end
$var wire 1 3/! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[7][28]~q\ $end
$var wire 1 4/! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[6][28]~q\ $end
$var wire 1 5/! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[5][28]~q\ $end
$var wire 1 6/! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[4][28]~q\ $end
$var wire 1 7/! \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[28]~307_combout\ $end
$var wire 1 8/! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[15][28]~q\ $end
$var wire 1 9/! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[14][28]~q\ $end
$var wire 1 :/! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[13][28]~q\ $end
$var wire 1 ;/! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[12][28]~q\ $end
$var wire 1 </! \BLOCO_MEM|RAM1|ALT_INV_Mux4~20_combout\ $end
$var wire 1 =/! \BLOCO_MEM|RAM1|ALT_INV_Mux4~19_combout\ $end
$var wire 1 >/! \BLOCO_MEM|RAM1|ALT_INV_Mux4~18_combout\ $end
$var wire 1 ?/! \BLOCO_MEM|RAM1|ALT_INV_memRAM[63][27]~q\ $end
$var wire 1 @/! \BLOCO_MEM|RAM1|ALT_INV_memRAM[31][27]~q\ $end
$var wire 1 A/! \BLOCO_MEM|RAM1|ALT_INV_memRAM[59][27]~q\ $end
$var wire 1 B/! \BLOCO_MEM|RAM1|ALT_INV_memRAM[27][27]~q\ $end
$var wire 1 C/! \BLOCO_MEM|RAM1|ALT_INV_Mux4~17_combout\ $end
$var wire 1 D/! \BLOCO_MEM|RAM1|ALT_INV_memRAM[55][27]~q\ $end
$var wire 1 E/! \BLOCO_MEM|RAM1|ALT_INV_memRAM[23][27]~q\ $end
$var wire 1 F/! \BLOCO_MEM|RAM1|ALT_INV_memRAM[51][27]~q\ $end
$var wire 1 G/! \BLOCO_MEM|RAM1|ALT_INV_memRAM[19][27]~q\ $end
$var wire 1 H/! \BLOCO_MEM|RAM1|ALT_INV_Mux4~16_combout\ $end
$var wire 1 I/! \BLOCO_MEM|RAM1|ALT_INV_memRAM[47][27]~q\ $end
$var wire 1 J/! \BLOCO_MEM|RAM1|ALT_INV_memRAM[15][27]~q\ $end
$var wire 1 K/! \BLOCO_MEM|RAM1|ALT_INV_memRAM[43][27]~q\ $end
$var wire 1 L/! \BLOCO_MEM|RAM1|ALT_INV_memRAM[11][27]~q\ $end
$var wire 1 M/! \BLOCO_MEM|RAM1|ALT_INV_Mux4~15_combout\ $end
$var wire 1 N/! \BLOCO_MEM|RAM1|ALT_INV_memRAM[39][27]~q\ $end
$var wire 1 O/! \BLOCO_MEM|RAM1|ALT_INV_memRAM[7][27]~q\ $end
$var wire 1 P/! \BLOCO_MEM|RAM1|ALT_INV_memRAM[35][27]~q\ $end
$var wire 1 Q/! \BLOCO_MEM|RAM1|ALT_INV_memRAM[3][27]~q\ $end
$var wire 1 R/! \BLOCO_MEM|RAM1|ALT_INV_Mux4~14_combout\ $end
$var wire 1 S/! \BLOCO_MEM|RAM1|ALT_INV_Mux4~13_combout\ $end
$var wire 1 T/! \BLOCO_MEM|RAM1|ALT_INV_memRAM[62][27]~q\ $end
$var wire 1 U/! \BLOCO_MEM|RAM1|ALT_INV_memRAM[30][27]~q\ $end
$var wire 1 V/! \BLOCO_MEM|RAM1|ALT_INV_memRAM[46][27]~q\ $end
$var wire 1 W/! \BLOCO_MEM|RAM1|ALT_INV_memRAM[14][27]~q\ $end
$var wire 1 X/! \BLOCO_MEM|RAM1|ALT_INV_Mux4~12_combout\ $end
$var wire 1 Y/! \BLOCO_MEM|RAM1|ALT_INV_memRAM[54][27]~q\ $end
$var wire 1 Z/! \BLOCO_MEM|RAM1|ALT_INV_memRAM[22][27]~q\ $end
$var wire 1 [/! \BLOCO_MEM|RAM1|ALT_INV_memRAM[38][27]~q\ $end
$var wire 1 \/! \BLOCO_MEM|RAM1|ALT_INV_memRAM[6][27]~q\ $end
$var wire 1 ]/! \BLOCO_MEM|RAM1|ALT_INV_Mux4~11_combout\ $end
$var wire 1 ^/! \BLOCO_MEM|RAM1|ALT_INV_memRAM[58][27]~q\ $end
$var wire 1 _/! \BLOCO_MEM|RAM1|ALT_INV_memRAM[26][27]~q\ $end
$var wire 1 `/! \BLOCO_MEM|RAM1|ALT_INV_memRAM[42][27]~q\ $end
$var wire 1 a/! \BLOCO_MEM|RAM1|ALT_INV_memRAM[10][27]~q\ $end
$var wire 1 b/! \BLOCO_MEM|RAM1|ALT_INV_Mux4~10_combout\ $end
$var wire 1 c/! \BLOCO_MEM|RAM1|ALT_INV_memRAM[50][27]~q\ $end
$var wire 1 d/! \BLOCO_MEM|RAM1|ALT_INV_memRAM[18][27]~q\ $end
$var wire 1 e/! \BLOCO_MEM|RAM1|ALT_INV_memRAM[34][27]~q\ $end
$var wire 1 f/! \BLOCO_MEM|RAM1|ALT_INV_memRAM[2][27]~q\ $end
$var wire 1 g/! \BLOCO_MEM|RAM1|ALT_INV_Mux4~9_combout\ $end
$var wire 1 h/! \BLOCO_MEM|RAM1|ALT_INV_Mux4~8_combout\ $end
$var wire 1 i/! \BLOCO_MEM|RAM1|ALT_INV_memRAM[61][27]~q\ $end
$var wire 1 j/! \BLOCO_MEM|RAM1|ALT_INV_memRAM[29][27]~q\ $end
$var wire 1 k/! \BLOCO_MEM|RAM1|ALT_INV_memRAM[45][27]~q\ $end
$var wire 1 l/! \BLOCO_MEM|RAM1|ALT_INV_memRAM[13][27]~q\ $end
$var wire 1 m/! \BLOCO_MEM|RAM1|ALT_INV_Mux4~7_combout\ $end
$var wire 1 n/! \BLOCO_MEM|RAM1|ALT_INV_memRAM[53][27]~q\ $end
$var wire 1 o/! \BLOCO_MEM|RAM1|ALT_INV_memRAM[21][27]~q\ $end
$var wire 1 p/! \BLOCO_MEM|RAM1|ALT_INV_memRAM[37][27]~q\ $end
$var wire 1 q/! \BLOCO_MEM|RAM1|ALT_INV_memRAM[5][27]~q\ $end
$var wire 1 r/! \BLOCO_MEM|RAM1|ALT_INV_Mux4~6_combout\ $end
$var wire 1 s/! \BLOCO_MEM|RAM1|ALT_INV_memRAM[57][27]~q\ $end
$var wire 1 t/! \BLOCO_MEM|RAM1|ALT_INV_memRAM[25][27]~q\ $end
$var wire 1 u/! \BLOCO_MEM|RAM1|ALT_INV_memRAM[41][27]~q\ $end
$var wire 1 v/! \BLOCO_MEM|RAM1|ALT_INV_memRAM[9][27]~q\ $end
$var wire 1 w/! \BLOCO_MEM|RAM1|ALT_INV_Mux4~5_combout\ $end
$var wire 1 x/! \BLOCO_MEM|RAM1|ALT_INV_memRAM[49][27]~q\ $end
$var wire 1 y/! \BLOCO_MEM|RAM1|ALT_INV_memRAM[17][27]~q\ $end
$var wire 1 z/! \BLOCO_MEM|RAM1|ALT_INV_memRAM[33][27]~q\ $end
$var wire 1 {/! \BLOCO_MEM|RAM1|ALT_INV_memRAM[1][27]~q\ $end
$var wire 1 |/! \BLOCO_MEM|RAM1|ALT_INV_Mux4~4_combout\ $end
$var wire 1 }/! \BLOCO_MEM|RAM1|ALT_INV_Mux4~3_combout\ $end
$var wire 1 ~/! \BLOCO_MEM|RAM1|ALT_INV_memRAM[60][27]~q\ $end
$var wire 1 !0! \BLOCO_MEM|RAM1|ALT_INV_memRAM[28][27]~q\ $end
$var wire 1 "0! \BLOCO_MEM|RAM1|ALT_INV_memRAM[44][27]~q\ $end
$var wire 1 #0! \BLOCO_MEM|RAM1|ALT_INV_memRAM[12][27]~q\ $end
$var wire 1 $0! \BLOCO_MEM|RAM1|ALT_INV_Mux4~2_combout\ $end
$var wire 1 %0! \BLOCO_MEM|RAM1|ALT_INV_memRAM[52][27]~q\ $end
$var wire 1 &0! \BLOCO_MEM|RAM1|ALT_INV_memRAM[20][27]~q\ $end
$var wire 1 '0! \BLOCO_MEM|RAM1|ALT_INV_memRAM[36][27]~q\ $end
$var wire 1 (0! \BLOCO_MEM|RAM1|ALT_INV_memRAM[4][27]~q\ $end
$var wire 1 )0! \BLOCO_MEM|RAM1|ALT_INV_Mux4~1_combout\ $end
$var wire 1 *0! \BLOCO_MEM|RAM1|ALT_INV_memRAM[56][27]~q\ $end
$var wire 1 +0! \BLOCO_MEM|RAM1|ALT_INV_memRAM[24][27]~q\ $end
$var wire 1 ,0! \BLOCO_MEM|RAM1|ALT_INV_memRAM[40][27]~q\ $end
$var wire 1 -0! \BLOCO_MEM|RAM1|ALT_INV_memRAM[8][27]~q\ $end
$var wire 1 .0! \BLOCO_MEM|RAM1|ALT_INV_Mux4~0_combout\ $end
$var wire 1 /0! \BLOCO_MEM|RAM1|ALT_INV_memRAM[48][27]~q\ $end
$var wire 1 00! \BLOCO_MEM|RAM1|ALT_INV_memRAM[16][27]~q\ $end
$var wire 1 10! \BLOCO_MEM|RAM1|ALT_INV_memRAM[32][27]~q\ $end
$var wire 1 20! \BLOCO_MEM|RAM1|ALT_INV_memRAM[0][27]~q\ $end
$var wire 1 30! \BLOCO_ID|BANCO_REG|ALT_INV_saidaB[27]~138_combout\ $end
$var wire 1 40! \BLOCO_ID|BANCO_REG|ALT_INV_saidaB[27]~137_combout\ $end
$var wire 1 50! \BLOCO_ID|BANCO_REG|ALT_INV_saidaB[27]~136_combout\ $end
$var wire 1 60! \BLOCO_ID|BANCO_REG|ALT_INV_saidaB[27]~135_combout\ $end
$var wire 1 70! \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[27]~306_combout\ $end
$var wire 1 80! \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[27]~305_combout\ $end
$var wire 1 90! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[11][27]~q\ $end
$var wire 1 :0! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[10][27]~q\ $end
$var wire 1 ;0! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[9][27]~q\ $end
$var wire 1 <0! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[8][27]~q\ $end
$var wire 1 =0! \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[27]~304_combout\ $end
$var wire 1 >0! \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[27]~303_combout\ $end
$var wire 1 ?0! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[31][27]~q\ $end
$var wire 1 @0! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[27][27]~q\ $end
$var wire 1 A0! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[23][27]~q\ $end
$var wire 1 B0! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[19][27]~q\ $end
$var wire 1 C0! \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[27]~302_combout\ $end
$var wire 1 D0! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[30][27]~q\ $end
$var wire 1 E0! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[26][27]~q\ $end
$var wire 1 F0! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[22][27]~q\ $end
$var wire 1 G0! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[18][27]~q\ $end
$var wire 1 H0! \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[27]~301_combout\ $end
$var wire 1 I0! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[29][27]~q\ $end
$var wire 1 J0! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[25][27]~q\ $end
$var wire 1 K0! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[21][27]~q\ $end
$var wire 1 L0! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[17][27]~q\ $end
$var wire 1 M0! \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[27]~300_combout\ $end
$var wire 1 N0! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[28][27]~q\ $end
$var wire 1 O0! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[24][27]~q\ $end
$var wire 1 P0! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[20][27]~q\ $end
$var wire 1 Q0! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[16][27]~q\ $end
$var wire 1 R0! \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[27]~299_combout\ $end
$var wire 1 S0! \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[27]~298_combout\ $end
$var wire 1 T0! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[3][27]~q\ $end
$var wire 1 U0! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[2][27]~q\ $end
$var wire 1 V0! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[1][27]~q\ $end
$var wire 1 W0! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[0][27]~q\ $end
$var wire 1 X0! \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[27]~297_combout\ $end
$var wire 1 Y0! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[7][27]~q\ $end
$var wire 1 Z0! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[6][27]~q\ $end
$var wire 1 [0! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[5][27]~q\ $end
$var wire 1 \0! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[4][27]~q\ $end
$var wire 1 ]0! \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[27]~296_combout\ $end
$var wire 1 ^0! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[15][27]~q\ $end
$var wire 1 _0! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[14][27]~q\ $end
$var wire 1 `0! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[13][27]~q\ $end
$var wire 1 a0! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[12][27]~q\ $end
$var wire 1 b0! \BLOCO_MEM|RAM1|ALT_INV_Mux5~20_combout\ $end
$var wire 1 c0! \BLOCO_MEM|RAM1|ALT_INV_Mux5~19_combout\ $end
$var wire 1 d0! \BLOCO_MEM|RAM1|ALT_INV_Mux5~18_combout\ $end
$var wire 1 e0! \BLOCO_MEM|RAM1|ALT_INV_memRAM[63][26]~q\ $end
$var wire 1 f0! \BLOCO_MEM|RAM1|ALT_INV_memRAM[55][26]~q\ $end
$var wire 1 g0! \BLOCO_MEM|RAM1|ALT_INV_memRAM[61][26]~q\ $end
$var wire 1 h0! \BLOCO_MEM|RAM1|ALT_INV_memRAM[53][26]~q\ $end
$var wire 1 i0! \BLOCO_MEM|RAM1|ALT_INV_Mux5~17_combout\ $end
$var wire 1 j0! \BLOCO_MEM|RAM1|ALT_INV_memRAM[59][26]~q\ $end
$var wire 1 k0! \BLOCO_MEM|RAM1|ALT_INV_memRAM[51][26]~q\ $end
$var wire 1 l0! \BLOCO_MEM|RAM1|ALT_INV_memRAM[57][26]~q\ $end
$var wire 1 m0! \BLOCO_MEM|RAM1|ALT_INV_memRAM[49][26]~q\ $end
$var wire 1 n0! \BLOCO_MEM|RAM1|ALT_INV_Mux5~16_combout\ $end
$var wire 1 o0! \BLOCO_MEM|RAM1|ALT_INV_memRAM[62][26]~q\ $end
$var wire 1 p0! \BLOCO_MEM|RAM1|ALT_INV_memRAM[54][26]~q\ $end
$var wire 1 q0! \BLOCO_MEM|RAM1|ALT_INV_memRAM[60][26]~q\ $end
$var wire 1 r0! \BLOCO_MEM|RAM1|ALT_INV_memRAM[52][26]~q\ $end
$var wire 1 s0! \BLOCO_MEM|RAM1|ALT_INV_Mux5~15_combout\ $end
$var wire 1 t0! \BLOCO_MEM|RAM1|ALT_INV_memRAM[58][26]~q\ $end
$var wire 1 u0! \BLOCO_MEM|RAM1|ALT_INV_memRAM[50][26]~q\ $end
$var wire 1 v0! \BLOCO_MEM|RAM1|ALT_INV_memRAM[56][26]~q\ $end
$var wire 1 w0! \BLOCO_MEM|RAM1|ALT_INV_memRAM[48][26]~q\ $end
$var wire 1 x0! \BLOCO_MEM|RAM1|ALT_INV_Mux5~14_combout\ $end
$var wire 1 y0! \BLOCO_MEM|RAM1|ALT_INV_Mux5~13_combout\ $end
$var wire 1 z0! \BLOCO_MEM|RAM1|ALT_INV_memRAM[31][26]~q\ $end
$var wire 1 {0! \BLOCO_MEM|RAM1|ALT_INV_memRAM[23][26]~q\ $end
$var wire 1 |0! \BLOCO_MEM|RAM1|ALT_INV_memRAM[29][26]~q\ $end
$var wire 1 }0! \BLOCO_MEM|RAM1|ALT_INV_memRAM[21][26]~q\ $end
$var wire 1 ~0! \BLOCO_MEM|RAM1|ALT_INV_Mux5~12_combout\ $end
$var wire 1 !1! \BLOCO_MEM|RAM1|ALT_INV_memRAM[27][26]~q\ $end
$var wire 1 "1! \BLOCO_MEM|RAM1|ALT_INV_memRAM[19][26]~q\ $end
$var wire 1 #1! \BLOCO_MEM|RAM1|ALT_INV_memRAM[25][26]~q\ $end
$var wire 1 $1! \BLOCO_MEM|RAM1|ALT_INV_memRAM[17][26]~q\ $end
$var wire 1 %1! \BLOCO_MEM|RAM1|ALT_INV_Mux5~11_combout\ $end
$var wire 1 &1! \BLOCO_MEM|RAM1|ALT_INV_memRAM[30][26]~q\ $end
$var wire 1 '1! \BLOCO_MEM|RAM1|ALT_INV_memRAM[22][26]~q\ $end
$var wire 1 (1! \BLOCO_MEM|RAM1|ALT_INV_memRAM[28][26]~q\ $end
$var wire 1 )1! \BLOCO_MEM|RAM1|ALT_INV_memRAM[20][26]~q\ $end
$var wire 1 *1! \BLOCO_MEM|RAM1|ALT_INV_Mux5~10_combout\ $end
$var wire 1 +1! \BLOCO_MEM|RAM1|ALT_INV_memRAM[26][26]~q\ $end
$var wire 1 ,1! \BLOCO_MEM|RAM1|ALT_INV_memRAM[18][26]~q\ $end
$var wire 1 -1! \BLOCO_MEM|RAM1|ALT_INV_memRAM[24][26]~q\ $end
$var wire 1 .1! \BLOCO_MEM|RAM1|ALT_INV_memRAM[16][26]~q\ $end
$var wire 1 /1! \BLOCO_MEM|RAM1|ALT_INV_Mux5~9_combout\ $end
$var wire 1 01! \BLOCO_MEM|RAM1|ALT_INV_Mux5~8_combout\ $end
$var wire 1 11! \BLOCO_MEM|RAM1|ALT_INV_memRAM[47][26]~q\ $end
$var wire 1 21! \BLOCO_MEM|RAM1|ALT_INV_memRAM[43][26]~q\ $end
$var wire 1 31! \BLOCO_MEM|RAM1|ALT_INV_memRAM[46][26]~q\ $end
$var wire 1 41! \BLOCO_MEM|RAM1|ALT_INV_memRAM[42][26]~q\ $end
$var wire 1 51! \BLOCO_MEM|RAM1|ALT_INV_Mux5~7_combout\ $end
$var wire 1 61! \BLOCO_MEM|RAM1|ALT_INV_memRAM[39][26]~q\ $end
$var wire 1 71! \BLOCO_MEM|RAM1|ALT_INV_memRAM[35][26]~q\ $end
$var wire 1 81! \BLOCO_MEM|RAM1|ALT_INV_memRAM[38][26]~q\ $end
$var wire 1 91! \BLOCO_MEM|RAM1|ALT_INV_memRAM[34][26]~q\ $end
$var wire 1 :1! \BLOCO_MEM|RAM1|ALT_INV_Mux5~6_combout\ $end
$var wire 1 ;1! \BLOCO_MEM|RAM1|ALT_INV_memRAM[45][26]~q\ $end
$var wire 1 <1! \BLOCO_MEM|RAM1|ALT_INV_memRAM[41][26]~q\ $end
$var wire 1 =1! \BLOCO_MEM|RAM1|ALT_INV_memRAM[44][26]~q\ $end
$var wire 1 >1! \BLOCO_MEM|RAM1|ALT_INV_memRAM[40][26]~q\ $end
$var wire 1 ?1! \BLOCO_MEM|RAM1|ALT_INV_Mux5~5_combout\ $end
$var wire 1 @1! \BLOCO_MEM|RAM1|ALT_INV_memRAM[37][26]~q\ $end
$var wire 1 A1! \BLOCO_MEM|RAM1|ALT_INV_memRAM[33][26]~q\ $end
$var wire 1 B1! \BLOCO_MEM|RAM1|ALT_INV_memRAM[36][26]~q\ $end
$var wire 1 C1! \BLOCO_MEM|RAM1|ALT_INV_memRAM[32][26]~q\ $end
$var wire 1 D1! \BLOCO_MEM|RAM1|ALT_INV_Mux5~4_combout\ $end
$var wire 1 E1! \BLOCO_MEM|RAM1|ALT_INV_Mux5~3_combout\ $end
$var wire 1 F1! \BLOCO_MEM|RAM1|ALT_INV_memRAM[15][26]~q\ $end
$var wire 1 G1! \BLOCO_MEM|RAM1|ALT_INV_memRAM[7][26]~q\ $end
$var wire 1 H1! \BLOCO_MEM|RAM1|ALT_INV_memRAM[11][26]~q\ $end
$var wire 1 I1! \BLOCO_MEM|RAM1|ALT_INV_memRAM[3][26]~q\ $end
$var wire 1 J1! \BLOCO_MEM|RAM1|ALT_INV_Mux5~2_combout\ $end
$var wire 1 K1! \BLOCO_MEM|RAM1|ALT_INV_memRAM[14][26]~q\ $end
$var wire 1 L1! \BLOCO_MEM|RAM1|ALT_INV_memRAM[6][26]~q\ $end
$var wire 1 M1! \BLOCO_MEM|RAM1|ALT_INV_memRAM[10][26]~q\ $end
$var wire 1 N1! \BLOCO_MEM|RAM1|ALT_INV_memRAM[2][26]~q\ $end
$var wire 1 O1! \BLOCO_MEM|RAM1|ALT_INV_Mux5~1_combout\ $end
$var wire 1 P1! \BLOCO_MEM|RAM1|ALT_INV_memRAM[13][26]~q\ $end
$var wire 1 Q1! \BLOCO_MEM|RAM1|ALT_INV_memRAM[5][26]~q\ $end
$var wire 1 R1! \BLOCO_MEM|RAM1|ALT_INV_memRAM[9][26]~q\ $end
$var wire 1 S1! \BLOCO_MEM|RAM1|ALT_INV_memRAM[1][26]~q\ $end
$var wire 1 T1! \BLOCO_MEM|RAM1|ALT_INV_Mux5~0_combout\ $end
$var wire 1 U1! \BLOCO_MEM|RAM1|ALT_INV_memRAM[12][26]~q\ $end
$var wire 1 V1! \BLOCO_MEM|RAM1|ALT_INV_memRAM[4][26]~q\ $end
$var wire 1 W1! \BLOCO_MEM|RAM1|ALT_INV_memRAM[8][26]~q\ $end
$var wire 1 X1! \BLOCO_MEM|RAM1|ALT_INV_memRAM[0][26]~q\ $end
$var wire 1 Y1! \BLOCO_ID|BANCO_REG|ALT_INV_saidaB[26]~133_combout\ $end
$var wire 1 Z1! \BLOCO_ID|BANCO_REG|ALT_INV_saidaB[26]~132_combout\ $end
$var wire 1 [1! \BLOCO_ID|BANCO_REG|ALT_INV_saidaB[26]~131_combout\ $end
$var wire 1 \1! \BLOCO_ID|BANCO_REG|ALT_INV_saidaB[26]~130_combout\ $end
$var wire 1 ]1! \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[26]~295_combout\ $end
$var wire 1 ^1! \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[26]~294_combout\ $end
$var wire 1 _1! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[11][26]~q\ $end
$var wire 1 `1! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[10][26]~q\ $end
$var wire 1 a1! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[9][26]~q\ $end
$var wire 1 b1! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[8][26]~q\ $end
$var wire 1 c1! \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[26]~293_combout\ $end
$var wire 1 d1! \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[26]~292_combout\ $end
$var wire 1 e1! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[31][26]~q\ $end
$var wire 1 f1! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[27][26]~q\ $end
$var wire 1 g1! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[23][26]~q\ $end
$var wire 1 h1! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[19][26]~q\ $end
$var wire 1 i1! \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[26]~291_combout\ $end
$var wire 1 j1! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[30][26]~q\ $end
$var wire 1 k1! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[26][26]~q\ $end
$var wire 1 l1! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[22][26]~q\ $end
$var wire 1 m1! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[18][26]~q\ $end
$var wire 1 n1! \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[26]~290_combout\ $end
$var wire 1 o1! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[29][26]~q\ $end
$var wire 1 p1! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[25][26]~q\ $end
$var wire 1 q1! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[21][26]~q\ $end
$var wire 1 r1! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[17][26]~q\ $end
$var wire 1 s1! \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[26]~289_combout\ $end
$var wire 1 t1! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[28][26]~q\ $end
$var wire 1 u1! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[24][26]~q\ $end
$var wire 1 v1! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[20][26]~q\ $end
$var wire 1 w1! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[16][26]~q\ $end
$var wire 1 x1! \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[26]~288_combout\ $end
$var wire 1 y1! \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[26]~287_combout\ $end
$var wire 1 z1! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[3][26]~q\ $end
$var wire 1 {1! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[2][26]~q\ $end
$var wire 1 |1! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[1][26]~q\ $end
$var wire 1 }1! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[0][26]~q\ $end
$var wire 1 ~1! \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[26]~286_combout\ $end
$var wire 1 !2! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[7][26]~q\ $end
$var wire 1 "2! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[6][26]~q\ $end
$var wire 1 #2! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[5][26]~q\ $end
$var wire 1 $2! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[4][26]~q\ $end
$var wire 1 %2! \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[26]~285_combout\ $end
$var wire 1 &2! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[15][26]~q\ $end
$var wire 1 '2! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[14][26]~q\ $end
$var wire 1 (2! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[13][26]~q\ $end
$var wire 1 )2! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[12][26]~q\ $end
$var wire 1 *2! \BLOCO_MEM|RAM1|ALT_INV_Mux6~20_combout\ $end
$var wire 1 +2! \BLOCO_MEM|RAM1|ALT_INV_Mux6~19_combout\ $end
$var wire 1 ,2! \BLOCO_MEM|RAM1|ALT_INV_Mux6~18_combout\ $end
$var wire 1 -2! \BLOCO_MEM|RAM1|ALT_INV_memRAM[63][25]~q\ $end
$var wire 1 .2! \BLOCO_MEM|RAM1|ALT_INV_memRAM[31][25]~q\ $end
$var wire 1 /2! \BLOCO_MEM|RAM1|ALT_INV_memRAM[62][25]~q\ $end
$var wire 1 02! \BLOCO_MEM|RAM1|ALT_INV_memRAM[30][25]~q\ $end
$var wire 1 12! \BLOCO_MEM|RAM1|ALT_INV_Mux6~17_combout\ $end
$var wire 1 22! \BLOCO_MEM|RAM1|ALT_INV_memRAM[47][25]~q\ $end
$var wire 1 32! \BLOCO_MEM|RAM1|ALT_INV_memRAM[15][25]~q\ $end
$var wire 1 42! \BLOCO_MEM|RAM1|ALT_INV_memRAM[46][25]~q\ $end
$var wire 1 52! \BLOCO_MEM|RAM1|ALT_INV_memRAM[14][25]~q\ $end
$var wire 1 62! \BLOCO_MEM|RAM1|ALT_INV_Mux6~16_combout\ $end
$var wire 1 72! \BLOCO_MEM|RAM1|ALT_INV_memRAM[61][25]~q\ $end
$var wire 1 82! \BLOCO_MEM|RAM1|ALT_INV_memRAM[29][25]~q\ $end
$var wire 1 92! \BLOCO_MEM|RAM1|ALT_INV_memRAM[60][25]~q\ $end
$var wire 1 :2! \BLOCO_MEM|RAM1|ALT_INV_memRAM[28][25]~q\ $end
$var wire 1 ;2! \BLOCO_MEM|RAM1|ALT_INV_Mux6~15_combout\ $end
$var wire 1 <2! \BLOCO_MEM|RAM1|ALT_INV_memRAM[45][25]~q\ $end
$var wire 1 =2! \BLOCO_MEM|RAM1|ALT_INV_memRAM[13][25]~q\ $end
$var wire 1 >2! \BLOCO_MEM|RAM1|ALT_INV_memRAM[44][25]~q\ $end
$var wire 1 ?2! \BLOCO_MEM|RAM1|ALT_INV_memRAM[12][25]~q\ $end
$var wire 1 @2! \BLOCO_MEM|RAM1|ALT_INV_Mux6~14_combout\ $end
$var wire 1 A2! \BLOCO_MEM|RAM1|ALT_INV_Mux6~13_combout\ $end
$var wire 1 B2! \BLOCO_MEM|RAM1|ALT_INV_memRAM[55][25]~q\ $end
$var wire 1 C2! \BLOCO_MEM|RAM1|ALT_INV_memRAM[23][25]~q\ $end
$var wire 1 D2! \BLOCO_MEM|RAM1|ALT_INV_memRAM[54][25]~q\ $end
$var wire 1 E2! \BLOCO_MEM|RAM1|ALT_INV_memRAM[22][25]~q\ $end
$var wire 1 F2! \BLOCO_MEM|RAM1|ALT_INV_Mux6~12_combout\ $end
$var wire 1 G2! \BLOCO_MEM|RAM1|ALT_INV_memRAM[53][25]~q\ $end
$var wire 1 H2! \BLOCO_MEM|RAM1|ALT_INV_memRAM[21][25]~q\ $end
$var wire 1 I2! \BLOCO_MEM|RAM1|ALT_INV_memRAM[52][25]~q\ $end
$var wire 1 J2! \BLOCO_MEM|RAM1|ALT_INV_memRAM[20][25]~q\ $end
$var wire 1 K2! \BLOCO_MEM|RAM1|ALT_INV_Mux6~11_combout\ $end
$var wire 1 L2! \BLOCO_MEM|RAM1|ALT_INV_memRAM[39][25]~q\ $end
$var wire 1 M2! \BLOCO_MEM|RAM1|ALT_INV_memRAM[7][25]~q\ $end
$var wire 1 N2! \BLOCO_MEM|RAM1|ALT_INV_memRAM[38][25]~q\ $end
$var wire 1 O2! \BLOCO_MEM|RAM1|ALT_INV_memRAM[6][25]~q\ $end
$var wire 1 P2! \BLOCO_MEM|RAM1|ALT_INV_Mux6~10_combout\ $end
$var wire 1 Q2! \BLOCO_MEM|RAM1|ALT_INV_memRAM[37][25]~q\ $end
$var wire 1 R2! \BLOCO_MEM|RAM1|ALT_INV_memRAM[5][25]~q\ $end
$var wire 1 S2! \BLOCO_MEM|RAM1|ALT_INV_memRAM[36][25]~q\ $end
$var wire 1 T2! \BLOCO_MEM|RAM1|ALT_INV_memRAM[4][25]~q\ $end
$var wire 1 U2! \BLOCO_MEM|RAM1|ALT_INV_Mux6~9_combout\ $end
$var wire 1 V2! \BLOCO_MEM|RAM1|ALT_INV_Mux6~8_combout\ $end
$var wire 1 W2! \BLOCO_MEM|RAM1|ALT_INV_memRAM[59][25]~q\ $end
$var wire 1 X2! \BLOCO_MEM|RAM1|ALT_INV_memRAM[27][25]~q\ $end
$var wire 1 Y2! \BLOCO_MEM|RAM1|ALT_INV_memRAM[57][25]~q\ $end
$var wire 1 Z2! \BLOCO_MEM|RAM1|ALT_INV_memRAM[25][25]~q\ $end
$var wire 1 [2! \BLOCO_MEM|RAM1|ALT_INV_Mux6~7_combout\ $end
$var wire 1 \2! \BLOCO_MEM|RAM1|ALT_INV_memRAM[58][25]~q\ $end
$var wire 1 ]2! \BLOCO_MEM|RAM1|ALT_INV_memRAM[26][25]~q\ $end
$var wire 1 ^2! \BLOCO_MEM|RAM1|ALT_INV_memRAM[56][25]~q\ $end
$var wire 1 _2! \BLOCO_MEM|RAM1|ALT_INV_memRAM[24][25]~q\ $end
$var wire 1 `2! \BLOCO_MEM|RAM1|ALT_INV_Mux6~6_combout\ $end
$var wire 1 a2! \BLOCO_MEM|RAM1|ALT_INV_memRAM[43][25]~q\ $end
$var wire 1 b2! \BLOCO_MEM|RAM1|ALT_INV_memRAM[11][25]~q\ $end
$var wire 1 c2! \BLOCO_MEM|RAM1|ALT_INV_memRAM[41][25]~q\ $end
$var wire 1 d2! \BLOCO_MEM|RAM1|ALT_INV_memRAM[9][25]~q\ $end
$var wire 1 e2! \BLOCO_MEM|RAM1|ALT_INV_Mux6~5_combout\ $end
$var wire 1 f2! \BLOCO_MEM|RAM1|ALT_INV_memRAM[42][25]~q\ $end
$var wire 1 g2! \BLOCO_MEM|RAM1|ALT_INV_memRAM[10][25]~q\ $end
$var wire 1 h2! \BLOCO_MEM|RAM1|ALT_INV_memRAM[40][25]~q\ $end
$var wire 1 i2! \BLOCO_MEM|RAM1|ALT_INV_memRAM[8][25]~q\ $end
$var wire 1 j2! \BLOCO_MEM|RAM1|ALT_INV_Mux6~4_combout\ $end
$var wire 1 k2! \BLOCO_MEM|RAM1|ALT_INV_Mux6~3_combout\ $end
$var wire 1 l2! \BLOCO_MEM|RAM1|ALT_INV_memRAM[51][25]~q\ $end
$var wire 1 m2! \BLOCO_MEM|RAM1|ALT_INV_memRAM[19][25]~q\ $end
$var wire 1 n2! \BLOCO_MEM|RAM1|ALT_INV_memRAM[49][25]~q\ $end
$var wire 1 o2! \BLOCO_MEM|RAM1|ALT_INV_memRAM[17][25]~q\ $end
$var wire 1 p2! \BLOCO_MEM|RAM1|ALT_INV_Mux6~2_combout\ $end
$var wire 1 q2! \BLOCO_MEM|RAM1|ALT_INV_memRAM[50][25]~q\ $end
$var wire 1 r2! \BLOCO_MEM|RAM1|ALT_INV_memRAM[18][25]~q\ $end
$var wire 1 s2! \BLOCO_MEM|RAM1|ALT_INV_memRAM[48][25]~q\ $end
$var wire 1 t2! \BLOCO_MEM|RAM1|ALT_INV_memRAM[16][25]~q\ $end
$var wire 1 u2! \BLOCO_MEM|RAM1|ALT_INV_Mux6~1_combout\ $end
$var wire 1 v2! \BLOCO_MEM|RAM1|ALT_INV_memRAM[35][25]~q\ $end
$var wire 1 w2! \BLOCO_MEM|RAM1|ALT_INV_memRAM[3][25]~q\ $end
$var wire 1 x2! \BLOCO_MEM|RAM1|ALT_INV_memRAM[33][25]~q\ $end
$var wire 1 y2! \BLOCO_MEM|RAM1|ALT_INV_memRAM[1][25]~q\ $end
$var wire 1 z2! \BLOCO_MEM|RAM1|ALT_INV_Mux6~0_combout\ $end
$var wire 1 {2! \BLOCO_MEM|RAM1|ALT_INV_memRAM[34][25]~q\ $end
$var wire 1 |2! \BLOCO_MEM|RAM1|ALT_INV_memRAM[2][25]~q\ $end
$var wire 1 }2! \BLOCO_MEM|RAM1|ALT_INV_memRAM[32][25]~q\ $end
$var wire 1 ~2! \BLOCO_MEM|RAM1|ALT_INV_memRAM[0][25]~q\ $end
$var wire 1 !3! \BLOCO_ID|BANCO_REG|ALT_INV_saidaB[25]~128_combout\ $end
$var wire 1 "3! \BLOCO_ID|BANCO_REG|ALT_INV_saidaB[25]~127_combout\ $end
$var wire 1 #3! \BLOCO_ID|BANCO_REG|ALT_INV_saidaB[25]~126_combout\ $end
$var wire 1 $3! \BLOCO_ID|BANCO_REG|ALT_INV_saidaB[25]~125_combout\ $end
$var wire 1 %3! \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[25]~284_combout\ $end
$var wire 1 &3! \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[25]~283_combout\ $end
$var wire 1 '3! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[11][25]~q\ $end
$var wire 1 (3! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[10][25]~q\ $end
$var wire 1 )3! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[9][25]~q\ $end
$var wire 1 *3! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[8][25]~q\ $end
$var wire 1 +3! \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[25]~282_combout\ $end
$var wire 1 ,3! \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[25]~281_combout\ $end
$var wire 1 -3! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[31][25]~q\ $end
$var wire 1 .3! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[27][25]~q\ $end
$var wire 1 /3! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[23][25]~q\ $end
$var wire 1 03! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[19][25]~q\ $end
$var wire 1 13! \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[25]~280_combout\ $end
$var wire 1 23! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[30][25]~q\ $end
$var wire 1 33! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[26][25]~q\ $end
$var wire 1 43! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[22][25]~q\ $end
$var wire 1 53! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[18][25]~q\ $end
$var wire 1 63! \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[25]~279_combout\ $end
$var wire 1 73! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[29][25]~q\ $end
$var wire 1 83! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[25][25]~q\ $end
$var wire 1 93! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[21][25]~q\ $end
$var wire 1 :3! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[17][25]~q\ $end
$var wire 1 ;3! \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[25]~278_combout\ $end
$var wire 1 <3! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[28][25]~q\ $end
$var wire 1 =3! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[24][25]~q\ $end
$var wire 1 >3! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[20][25]~q\ $end
$var wire 1 ?3! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[16][25]~q\ $end
$var wire 1 @3! \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[25]~277_combout\ $end
$var wire 1 A3! \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[25]~276_combout\ $end
$var wire 1 B3! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[3][25]~q\ $end
$var wire 1 C3! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[2][25]~q\ $end
$var wire 1 D3! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[1][25]~q\ $end
$var wire 1 E3! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[0][25]~q\ $end
$var wire 1 F3! \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[25]~275_combout\ $end
$var wire 1 G3! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[7][25]~q\ $end
$var wire 1 H3! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[6][25]~q\ $end
$var wire 1 I3! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[5][25]~q\ $end
$var wire 1 J3! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[4][25]~q\ $end
$var wire 1 K3! \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[25]~274_combout\ $end
$var wire 1 L3! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[15][25]~q\ $end
$var wire 1 M3! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[14][25]~q\ $end
$var wire 1 N3! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[13][25]~q\ $end
$var wire 1 O3! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[12][25]~q\ $end
$var wire 1 P3! \BLOCO_IF|PC_REG|ALT_INV_DOUT[0]~1_combout\ $end
$var wire 1 Q3! \BLOCO_IF|PC_REG|ALT_INV_DOUT[13]~0_combout\ $end
$var wire 1 R3! \BLOCO_ID|decoderInstru1|ALT_INV_OUTPUT~7_combout\ $end
$var wire 1 S3! \ALT_INV_comb~0_combout\ $end
$var wire 1 T3! \BLOCO_MEM|RAM1|ALT_INV_Mux7~20_combout\ $end
$var wire 1 U3! \BLOCO_MEM|RAM1|ALT_INV_Mux7~19_combout\ $end
$var wire 1 V3! \BLOCO_MEM|RAM1|ALT_INV_Mux7~18_combout\ $end
$var wire 1 W3! \BLOCO_MEM|RAM1|ALT_INV_memRAM[63][24]~q\ $end
$var wire 1 X3! \BLOCO_MEM|RAM1|ALT_INV_memRAM[31][24]~q\ $end
$var wire 1 Y3! \BLOCO_MEM|RAM1|ALT_INV_memRAM[59][24]~q\ $end
$var wire 1 Z3! \BLOCO_MEM|RAM1|ALT_INV_memRAM[27][24]~q\ $end
$var wire 1 [3! \BLOCO_MEM|RAM1|ALT_INV_Mux7~17_combout\ $end
$var wire 1 \3! \BLOCO_MEM|RAM1|ALT_INV_memRAM[55][24]~q\ $end
$var wire 1 ]3! \BLOCO_MEM|RAM1|ALT_INV_memRAM[23][24]~q\ $end
$var wire 1 ^3! \BLOCO_MEM|RAM1|ALT_INV_memRAM[51][24]~q\ $end
$var wire 1 _3! \BLOCO_MEM|RAM1|ALT_INV_memRAM[19][24]~q\ $end
$var wire 1 `3! \BLOCO_MEM|RAM1|ALT_INV_Mux7~16_combout\ $end
$var wire 1 a3! \BLOCO_MEM|RAM1|ALT_INV_memRAM[47][24]~q\ $end
$var wire 1 b3! \BLOCO_MEM|RAM1|ALT_INV_memRAM[15][24]~q\ $end
$var wire 1 c3! \BLOCO_MEM|RAM1|ALT_INV_memRAM[43][24]~q\ $end
$var wire 1 d3! \BLOCO_MEM|RAM1|ALT_INV_memRAM[11][24]~q\ $end
$var wire 1 e3! \BLOCO_MEM|RAM1|ALT_INV_Mux7~15_combout\ $end
$var wire 1 f3! \BLOCO_MEM|RAM1|ALT_INV_memRAM[39][24]~q\ $end
$var wire 1 g3! \BLOCO_MEM|RAM1|ALT_INV_memRAM[7][24]~q\ $end
$var wire 1 h3! \BLOCO_MEM|RAM1|ALT_INV_memRAM[35][24]~q\ $end
$var wire 1 i3! \BLOCO_MEM|RAM1|ALT_INV_memRAM[3][24]~q\ $end
$var wire 1 j3! \BLOCO_MEM|RAM1|ALT_INV_Mux7~14_combout\ $end
$var wire 1 k3! \BLOCO_MEM|RAM1|ALT_INV_Mux7~13_combout\ $end
$var wire 1 l3! \BLOCO_MEM|RAM1|ALT_INV_memRAM[62][24]~q\ $end
$var wire 1 m3! \BLOCO_MEM|RAM1|ALT_INV_memRAM[30][24]~q\ $end
$var wire 1 n3! \BLOCO_MEM|RAM1|ALT_INV_memRAM[46][24]~q\ $end
$var wire 1 o3! \BLOCO_MEM|RAM1|ALT_INV_memRAM[14][24]~q\ $end
$var wire 1 p3! \BLOCO_MEM|RAM1|ALT_INV_Mux7~12_combout\ $end
$var wire 1 q3! \BLOCO_MEM|RAM1|ALT_INV_memRAM[54][24]~q\ $end
$var wire 1 r3! \BLOCO_MEM|RAM1|ALT_INV_memRAM[22][24]~q\ $end
$var wire 1 s3! \BLOCO_MEM|RAM1|ALT_INV_memRAM[38][24]~q\ $end
$var wire 1 t3! \BLOCO_MEM|RAM1|ALT_INV_memRAM[6][24]~q\ $end
$var wire 1 u3! \BLOCO_MEM|RAM1|ALT_INV_Mux7~11_combout\ $end
$var wire 1 v3! \BLOCO_MEM|RAM1|ALT_INV_memRAM[58][24]~q\ $end
$var wire 1 w3! \BLOCO_MEM|RAM1|ALT_INV_memRAM[26][24]~q\ $end
$var wire 1 x3! \BLOCO_MEM|RAM1|ALT_INV_memRAM[42][24]~q\ $end
$var wire 1 y3! \BLOCO_MEM|RAM1|ALT_INV_memRAM[10][24]~q\ $end
$var wire 1 z3! \BLOCO_MEM|RAM1|ALT_INV_Mux7~10_combout\ $end
$var wire 1 {3! \BLOCO_MEM|RAM1|ALT_INV_memRAM[50][24]~q\ $end
$var wire 1 |3! \BLOCO_MEM|RAM1|ALT_INV_memRAM[18][24]~q\ $end
$var wire 1 }3! \BLOCO_MEM|RAM1|ALT_INV_memRAM[34][24]~q\ $end
$var wire 1 ~3! \BLOCO_MEM|RAM1|ALT_INV_memRAM[2][24]~q\ $end
$var wire 1 !4! \BLOCO_MEM|RAM1|ALT_INV_Mux7~9_combout\ $end
$var wire 1 "4! \BLOCO_MEM|RAM1|ALT_INV_Mux7~8_combout\ $end
$var wire 1 #4! \BLOCO_MEM|RAM1|ALT_INV_memRAM[61][24]~q\ $end
$var wire 1 $4! \BLOCO_MEM|RAM1|ALT_INV_memRAM[29][24]~q\ $end
$var wire 1 %4! \BLOCO_MEM|RAM1|ALT_INV_memRAM[45][24]~q\ $end
$var wire 1 &4! \BLOCO_MEM|RAM1|ALT_INV_memRAM[13][24]~q\ $end
$var wire 1 '4! \BLOCO_MEM|RAM1|ALT_INV_Mux7~7_combout\ $end
$var wire 1 (4! \BLOCO_MEM|RAM1|ALT_INV_memRAM[53][24]~q\ $end
$var wire 1 )4! \BLOCO_MEM|RAM1|ALT_INV_memRAM[21][24]~q\ $end
$var wire 1 *4! \BLOCO_MEM|RAM1|ALT_INV_memRAM[37][24]~q\ $end
$var wire 1 +4! \BLOCO_MEM|RAM1|ALT_INV_memRAM[5][24]~q\ $end
$var wire 1 ,4! \BLOCO_MEM|RAM1|ALT_INV_Mux7~6_combout\ $end
$var wire 1 -4! \BLOCO_MEM|RAM1|ALT_INV_memRAM[57][24]~q\ $end
$var wire 1 .4! \BLOCO_MEM|RAM1|ALT_INV_memRAM[25][24]~q\ $end
$var wire 1 /4! \BLOCO_MEM|RAM1|ALT_INV_memRAM[41][24]~q\ $end
$var wire 1 04! \BLOCO_MEM|RAM1|ALT_INV_memRAM[9][24]~q\ $end
$var wire 1 14! \BLOCO_MEM|RAM1|ALT_INV_Mux7~5_combout\ $end
$var wire 1 24! \BLOCO_MEM|RAM1|ALT_INV_memRAM[49][24]~q\ $end
$var wire 1 34! \BLOCO_MEM|RAM1|ALT_INV_memRAM[17][24]~q\ $end
$var wire 1 44! \BLOCO_MEM|RAM1|ALT_INV_memRAM[33][24]~q\ $end
$var wire 1 54! \BLOCO_MEM|RAM1|ALT_INV_memRAM[1][24]~q\ $end
$var wire 1 64! \BLOCO_MEM|RAM1|ALT_INV_Mux7~4_combout\ $end
$var wire 1 74! \BLOCO_MEM|RAM1|ALT_INV_Mux7~3_combout\ $end
$var wire 1 84! \BLOCO_MEM|RAM1|ALT_INV_memRAM[60][24]~q\ $end
$var wire 1 94! \BLOCO_MEM|RAM1|ALT_INV_memRAM[28][24]~q\ $end
$var wire 1 :4! \BLOCO_MEM|RAM1|ALT_INV_memRAM[44][24]~q\ $end
$var wire 1 ;4! \BLOCO_MEM|RAM1|ALT_INV_memRAM[12][24]~q\ $end
$var wire 1 <4! \BLOCO_MEM|RAM1|ALT_INV_Mux7~2_combout\ $end
$var wire 1 =4! \BLOCO_MEM|RAM1|ALT_INV_memRAM[52][24]~q\ $end
$var wire 1 >4! \BLOCO_MEM|RAM1|ALT_INV_memRAM[20][24]~q\ $end
$var wire 1 ?4! \BLOCO_MEM|RAM1|ALT_INV_memRAM[36][24]~q\ $end
$var wire 1 @4! \BLOCO_MEM|RAM1|ALT_INV_memRAM[4][24]~q\ $end
$var wire 1 A4! \BLOCO_MEM|RAM1|ALT_INV_Mux7~1_combout\ $end
$var wire 1 B4! \BLOCO_MEM|RAM1|ALT_INV_memRAM[56][24]~q\ $end
$var wire 1 C4! \BLOCO_MEM|RAM1|ALT_INV_memRAM[24][24]~q\ $end
$var wire 1 D4! \BLOCO_MEM|RAM1|ALT_INV_memRAM[40][24]~q\ $end
$var wire 1 E4! \BLOCO_MEM|RAM1|ALT_INV_memRAM[8][24]~q\ $end
$var wire 1 F4! \BLOCO_MEM|RAM1|ALT_INV_Mux7~0_combout\ $end
$var wire 1 G4! \BLOCO_MEM|RAM1|ALT_INV_memRAM[48][24]~q\ $end
$var wire 1 H4! \BLOCO_MEM|RAM1|ALT_INV_memRAM[16][24]~q\ $end
$var wire 1 I4! \BLOCO_MEM|RAM1|ALT_INV_memRAM[32][24]~q\ $end
$var wire 1 J4! \BLOCO_MEM|RAM1|ALT_INV_memRAM[0][24]~q\ $end
$var wire 1 K4! \BLOCO_ID|BANCO_REG|ALT_INV_saidaB[24]~123_combout\ $end
$var wire 1 L4! \BLOCO_ID|BANCO_REG|ALT_INV_saidaB[24]~122_combout\ $end
$var wire 1 M4! \BLOCO_ID|BANCO_REG|ALT_INV_saidaB[24]~121_combout\ $end
$var wire 1 N4! \BLOCO_ID|BANCO_REG|ALT_INV_saidaB[24]~120_combout\ $end
$var wire 1 O4! \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[24]~273_combout\ $end
$var wire 1 P4! \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[24]~272_combout\ $end
$var wire 1 Q4! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[11][24]~q\ $end
$var wire 1 R4! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[10][24]~q\ $end
$var wire 1 S4! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[9][24]~q\ $end
$var wire 1 T4! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[8][24]~q\ $end
$var wire 1 U4! \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[24]~271_combout\ $end
$var wire 1 V4! \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[24]~270_combout\ $end
$var wire 1 W4! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[31][24]~q\ $end
$var wire 1 X4! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[27][24]~q\ $end
$var wire 1 Y4! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[23][24]~q\ $end
$var wire 1 Z4! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[19][24]~q\ $end
$var wire 1 [4! \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[24]~269_combout\ $end
$var wire 1 \4! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[30][24]~q\ $end
$var wire 1 ]4! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[26][24]~q\ $end
$var wire 1 ^4! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[22][24]~q\ $end
$var wire 1 _4! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[18][24]~q\ $end
$var wire 1 `4! \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[24]~268_combout\ $end
$var wire 1 a4! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[29][24]~q\ $end
$var wire 1 b4! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[25][24]~q\ $end
$var wire 1 c4! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[21][24]~q\ $end
$var wire 1 d4! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[17][24]~q\ $end
$var wire 1 e4! \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[24]~267_combout\ $end
$var wire 1 f4! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[28][24]~q\ $end
$var wire 1 g4! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[24][24]~q\ $end
$var wire 1 h4! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[20][24]~q\ $end
$var wire 1 i4! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[16][24]~q\ $end
$var wire 1 j4! \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[24]~266_combout\ $end
$var wire 1 k4! \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[24]~265_combout\ $end
$var wire 1 l4! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[3][24]~q\ $end
$var wire 1 m4! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[2][24]~q\ $end
$var wire 1 n4! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[1][24]~q\ $end
$var wire 1 o4! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[0][24]~q\ $end
$var wire 1 p4! \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[24]~264_combout\ $end
$var wire 1 q4! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[7][24]~q\ $end
$var wire 1 r4! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[6][24]~q\ $end
$var wire 1 s4! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[5][24]~q\ $end
$var wire 1 t4! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[4][24]~q\ $end
$var wire 1 u4! \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[24]~263_combout\ $end
$var wire 1 v4! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[15][24]~q\ $end
$var wire 1 w4! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[14][24]~q\ $end
$var wire 1 x4! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[13][24]~q\ $end
$var wire 1 y4! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[12][24]~q\ $end
$var wire 1 z4! \BLOCO_ID|BANCO_REG|ALT_INV_saidaB[23]~118_combout\ $end
$var wire 1 {4! \BLOCO_ID|BANCO_REG|ALT_INV_saidaB[23]~117_combout\ $end
$var wire 1 |4! \BLOCO_ID|BANCO_REG|ALT_INV_saidaB[23]~116_combout\ $end
$var wire 1 }4! \BLOCO_ID|BANCO_REG|ALT_INV_saidaB[23]~115_combout\ $end
$var wire 1 ~4! \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[23]~262_combout\ $end
$var wire 1 !5! \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[23]~261_combout\ $end
$var wire 1 "5! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[11][23]~q\ $end
$var wire 1 #5! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[10][23]~q\ $end
$var wire 1 $5! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[9][23]~q\ $end
$var wire 1 %5! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[8][23]~q\ $end
$var wire 1 &5! \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[23]~260_combout\ $end
$var wire 1 '5! \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[23]~259_combout\ $end
$var wire 1 (5! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[31][23]~q\ $end
$var wire 1 )5! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[27][23]~q\ $end
$var wire 1 *5! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[23][23]~q\ $end
$var wire 1 +5! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[19][23]~q\ $end
$var wire 1 ,5! \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[23]~258_combout\ $end
$var wire 1 -5! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[30][23]~q\ $end
$var wire 1 .5! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[26][23]~q\ $end
$var wire 1 /5! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[22][23]~q\ $end
$var wire 1 05! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[18][23]~q\ $end
$var wire 1 15! \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[23]~257_combout\ $end
$var wire 1 25! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[29][23]~q\ $end
$var wire 1 35! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[25][23]~q\ $end
$var wire 1 45! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[21][23]~q\ $end
$var wire 1 55! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[17][23]~q\ $end
$var wire 1 65! \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[23]~256_combout\ $end
$var wire 1 75! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[28][23]~q\ $end
$var wire 1 85! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[24][23]~q\ $end
$var wire 1 95! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[20][23]~q\ $end
$var wire 1 :5! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[16][23]~q\ $end
$var wire 1 ;5! \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[23]~255_combout\ $end
$var wire 1 <5! \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[23]~254_combout\ $end
$var wire 1 =5! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[3][23]~q\ $end
$var wire 1 >5! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[2][23]~q\ $end
$var wire 1 ?5! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[1][23]~q\ $end
$var wire 1 @5! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[0][23]~q\ $end
$var wire 1 A5! \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[23]~253_combout\ $end
$var wire 1 B5! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[7][23]~q\ $end
$var wire 1 C5! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[6][23]~q\ $end
$var wire 1 D5! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[5][23]~q\ $end
$var wire 1 E5! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[4][23]~q\ $end
$var wire 1 F5! \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[23]~252_combout\ $end
$var wire 1 G5! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[15][23]~q\ $end
$var wire 1 H5! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[14][23]~q\ $end
$var wire 1 I5! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[13][23]~q\ $end
$var wire 1 J5! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[12][23]~q\ $end
$var wire 1 K5! \BLOCO_ID|BANCO_REG|ALT_INV_saidaB[22]~113_combout\ $end
$var wire 1 L5! \BLOCO_ID|BANCO_REG|ALT_INV_saidaB[22]~112_combout\ $end
$var wire 1 M5! \BLOCO_ID|BANCO_REG|ALT_INV_saidaB[22]~111_combout\ $end
$var wire 1 N5! \BLOCO_ID|BANCO_REG|ALT_INV_saidaB[22]~110_combout\ $end
$var wire 1 O5! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[11][22]~q\ $end
$var wire 1 P5! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[10][22]~q\ $end
$var wire 1 Q5! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[9][22]~q\ $end
$var wire 1 R5! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[8][22]~q\ $end
$var wire 1 S5! \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[22]~250_combout\ $end
$var wire 1 T5! \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[22]~249_combout\ $end
$var wire 1 U5! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[31][22]~q\ $end
$var wire 1 V5! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[27][22]~q\ $end
$var wire 1 W5! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[23][22]~q\ $end
$var wire 1 X5! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[19][22]~q\ $end
$var wire 1 Y5! \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[22]~248_combout\ $end
$var wire 1 Z5! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[30][22]~q\ $end
$var wire 1 [5! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[26][22]~q\ $end
$var wire 1 \5! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[22][22]~q\ $end
$var wire 1 ]5! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[18][22]~q\ $end
$var wire 1 ^5! \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[22]~247_combout\ $end
$var wire 1 _5! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[29][22]~q\ $end
$var wire 1 `5! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[25][22]~q\ $end
$var wire 1 a5! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[21][22]~q\ $end
$var wire 1 b5! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[17][22]~q\ $end
$var wire 1 c5! \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[22]~246_combout\ $end
$var wire 1 d5! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[28][22]~q\ $end
$var wire 1 e5! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[24][22]~q\ $end
$var wire 1 f5! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[20][22]~q\ $end
$var wire 1 g5! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[16][22]~q\ $end
$var wire 1 h5! \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[22]~245_combout\ $end
$var wire 1 i5! \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[22]~244_combout\ $end
$var wire 1 j5! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[3][22]~q\ $end
$var wire 1 k5! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[2][22]~q\ $end
$var wire 1 l5! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[1][22]~q\ $end
$var wire 1 m5! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[0][22]~q\ $end
$var wire 1 n5! \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[22]~243_combout\ $end
$var wire 1 o5! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[7][22]~q\ $end
$var wire 1 p5! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[6][22]~q\ $end
$var wire 1 q5! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[5][22]~q\ $end
$var wire 1 r5! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[4][22]~q\ $end
$var wire 1 s5! \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[22]~242_combout\ $end
$var wire 1 t5! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[15][22]~q\ $end
$var wire 1 u5! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[14][22]~q\ $end
$var wire 1 v5! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[13][22]~q\ $end
$var wire 1 w5! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[12][22]~q\ $end
$var wire 1 x5! \BLOCO_ID|BANCO_REG|ALT_INV_saidaB[21]~108_combout\ $end
$var wire 1 y5! \BLOCO_ID|BANCO_REG|ALT_INV_saidaB[21]~107_combout\ $end
$var wire 1 z5! \BLOCO_ID|BANCO_REG|ALT_INV_saidaB[21]~106_combout\ $end
$var wire 1 {5! \BLOCO_ID|BANCO_REG|ALT_INV_saidaB[21]~105_combout\ $end
$var wire 1 |5! \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[21]~241_combout\ $end
$var wire 1 }5! \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[21]~240_combout\ $end
$var wire 1 ~5! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[11][21]~q\ $end
$var wire 1 !6! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[10][21]~q\ $end
$var wire 1 "6! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[9][21]~q\ $end
$var wire 1 #6! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[8][21]~q\ $end
$var wire 1 $6! \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[21]~239_combout\ $end
$var wire 1 %6! \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[21]~238_combout\ $end
$var wire 1 &6! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[31][21]~q\ $end
$var wire 1 '6! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[27][21]~q\ $end
$var wire 1 (6! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[23][21]~q\ $end
$var wire 1 )6! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[19][21]~q\ $end
$var wire 1 *6! \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[21]~237_combout\ $end
$var wire 1 +6! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[30][21]~q\ $end
$var wire 1 ,6! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[26][21]~q\ $end
$var wire 1 -6! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[22][21]~q\ $end
$var wire 1 .6! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[18][21]~q\ $end
$var wire 1 /6! \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[21]~236_combout\ $end
$var wire 1 06! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[29][21]~q\ $end
$var wire 1 16! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[25][21]~q\ $end
$var wire 1 26! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[21][21]~q\ $end
$var wire 1 36! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[17][21]~q\ $end
$var wire 1 46! \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[21]~235_combout\ $end
$var wire 1 56! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[28][21]~q\ $end
$var wire 1 66! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[24][21]~q\ $end
$var wire 1 76! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[20][21]~q\ $end
$var wire 1 86! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[16][21]~q\ $end
$var wire 1 96! \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[21]~234_combout\ $end
$var wire 1 :6! \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[21]~233_combout\ $end
$var wire 1 ;6! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[3][21]~q\ $end
$var wire 1 <6! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[2][21]~q\ $end
$var wire 1 =6! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[1][21]~q\ $end
$var wire 1 >6! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[0][21]~q\ $end
$var wire 1 ?6! \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[21]~232_combout\ $end
$var wire 1 @6! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[7][21]~q\ $end
$var wire 1 A6! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[6][21]~q\ $end
$var wire 1 B6! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[5][21]~q\ $end
$var wire 1 C6! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[4][21]~q\ $end
$var wire 1 D6! \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[21]~231_combout\ $end
$var wire 1 E6! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[15][21]~q\ $end
$var wire 1 F6! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[14][21]~q\ $end
$var wire 1 G6! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[13][21]~q\ $end
$var wire 1 H6! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[12][21]~q\ $end
$var wire 1 I6! \BLOCO_ID|BANCO_REG|ALT_INV_saidaB[20]~103_combout\ $end
$var wire 1 J6! \BLOCO_ID|BANCO_REG|ALT_INV_saidaB[20]~102_combout\ $end
$var wire 1 K6! \BLOCO_ID|BANCO_REG|ALT_INV_saidaB[20]~101_combout\ $end
$var wire 1 L6! \BLOCO_ID|BANCO_REG|ALT_INV_saidaB[20]~100_combout\ $end
$var wire 1 M6! \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[20]~230_combout\ $end
$var wire 1 N6! \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[20]~229_combout\ $end
$var wire 1 O6! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[11][20]~q\ $end
$var wire 1 P6! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[10][20]~q\ $end
$var wire 1 Q6! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[9][20]~q\ $end
$var wire 1 R6! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[8][20]~q\ $end
$var wire 1 S6! \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[20]~228_combout\ $end
$var wire 1 T6! \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[20]~227_combout\ $end
$var wire 1 U6! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[31][20]~q\ $end
$var wire 1 V6! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[27][20]~q\ $end
$var wire 1 W6! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[23][20]~q\ $end
$var wire 1 X6! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[19][20]~q\ $end
$var wire 1 Y6! \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[20]~226_combout\ $end
$var wire 1 Z6! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[30][20]~q\ $end
$var wire 1 [6! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[26][20]~q\ $end
$var wire 1 \6! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[22][20]~q\ $end
$var wire 1 ]6! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[18][20]~q\ $end
$var wire 1 ^6! \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[20]~225_combout\ $end
$var wire 1 _6! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[29][20]~q\ $end
$var wire 1 `6! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[25][20]~q\ $end
$var wire 1 a6! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[21][20]~q\ $end
$var wire 1 b6! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[17][20]~q\ $end
$var wire 1 c6! \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[20]~224_combout\ $end
$var wire 1 d6! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[28][20]~q\ $end
$var wire 1 e6! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[24][20]~q\ $end
$var wire 1 f6! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[20][20]~q\ $end
$var wire 1 g6! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[16][20]~q\ $end
$var wire 1 h6! \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[20]~223_combout\ $end
$var wire 1 i6! \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[20]~222_combout\ $end
$var wire 1 j6! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[3][20]~q\ $end
$var wire 1 k6! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[2][20]~q\ $end
$var wire 1 l6! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[1][20]~q\ $end
$var wire 1 m6! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[0][20]~q\ $end
$var wire 1 n6! \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[20]~221_combout\ $end
$var wire 1 o6! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[7][20]~q\ $end
$var wire 1 p6! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[6][20]~q\ $end
$var wire 1 q6! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[5][20]~q\ $end
$var wire 1 r6! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[4][20]~q\ $end
$var wire 1 s6! \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[20]~220_combout\ $end
$var wire 1 t6! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[15][20]~q\ $end
$var wire 1 u6! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[14][20]~q\ $end
$var wire 1 v6! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[13][20]~q\ $end
$var wire 1 w6! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[12][20]~q\ $end
$var wire 1 x6! \BLOCO_ID|BANCO_REG|ALT_INV_saidaB[19]~98_combout\ $end
$var wire 1 y6! \BLOCO_ID|BANCO_REG|ALT_INV_saidaB[19]~97_combout\ $end
$var wire 1 z6! \BLOCO_ID|BANCO_REG|ALT_INV_saidaB[19]~96_combout\ $end
$var wire 1 {6! \BLOCO_ID|BANCO_REG|ALT_INV_saidaB[19]~95_combout\ $end
$var wire 1 |6! \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[19]~219_combout\ $end
$var wire 1 }6! \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[19]~218_combout\ $end
$var wire 1 ~6! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[11][19]~q\ $end
$var wire 1 !7! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[10][19]~q\ $end
$var wire 1 "7! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[9][19]~q\ $end
$var wire 1 #7! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[8][19]~q\ $end
$var wire 1 $7! \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[19]~217_combout\ $end
$var wire 1 %7! \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[19]~216_combout\ $end
$var wire 1 &7! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[31][19]~q\ $end
$var wire 1 '7! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[27][19]~q\ $end
$var wire 1 (7! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[23][19]~q\ $end
$var wire 1 )7! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[19][19]~q\ $end
$var wire 1 *7! \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[19]~215_combout\ $end
$var wire 1 +7! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[30][19]~q\ $end
$var wire 1 ,7! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[26][19]~q\ $end
$var wire 1 -7! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[22][19]~q\ $end
$var wire 1 .7! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[18][19]~q\ $end
$var wire 1 /7! \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[19]~214_combout\ $end
$var wire 1 07! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[29][19]~q\ $end
$var wire 1 17! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[25][19]~q\ $end
$var wire 1 27! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[21][19]~q\ $end
$var wire 1 37! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[17][19]~q\ $end
$var wire 1 47! \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[19]~213_combout\ $end
$var wire 1 57! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[28][19]~q\ $end
$var wire 1 67! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[24][19]~q\ $end
$var wire 1 77! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[20][19]~q\ $end
$var wire 1 87! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[16][19]~q\ $end
$var wire 1 97! \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[19]~212_combout\ $end
$var wire 1 :7! \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[19]~211_combout\ $end
$var wire 1 ;7! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[3][19]~q\ $end
$var wire 1 <7! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[2][19]~q\ $end
$var wire 1 =7! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[1][19]~q\ $end
$var wire 1 >7! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[0][19]~q\ $end
$var wire 1 ?7! \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[19]~210_combout\ $end
$var wire 1 @7! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[7][19]~q\ $end
$var wire 1 A7! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[6][19]~q\ $end
$var wire 1 B7! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[5][19]~q\ $end
$var wire 1 C7! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[4][19]~q\ $end
$var wire 1 D7! \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[19]~209_combout\ $end
$var wire 1 E7! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[15][19]~q\ $end
$var wire 1 F7! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[14][19]~q\ $end
$var wire 1 G7! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[13][19]~q\ $end
$var wire 1 H7! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[12][19]~q\ $end
$var wire 1 I7! \BLOCO_ID|BANCO_REG|ALT_INV_saidaB[18]~93_combout\ $end
$var wire 1 J7! \BLOCO_ID|BANCO_REG|ALT_INV_saidaB[18]~92_combout\ $end
$var wire 1 K7! \BLOCO_ID|BANCO_REG|ALT_INV_saidaB[18]~91_combout\ $end
$var wire 1 L7! \BLOCO_ID|BANCO_REG|ALT_INV_saidaB[18]~90_combout\ $end
$var wire 1 M7! \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[18]~208_combout\ $end
$var wire 1 N7! \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[18]~207_combout\ $end
$var wire 1 O7! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[11][18]~q\ $end
$var wire 1 P7! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[10][18]~q\ $end
$var wire 1 Q7! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[9][18]~q\ $end
$var wire 1 R7! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[8][18]~q\ $end
$var wire 1 S7! \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[18]~206_combout\ $end
$var wire 1 T7! \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[18]~205_combout\ $end
$var wire 1 U7! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[31][18]~q\ $end
$var wire 1 V7! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[27][18]~q\ $end
$var wire 1 W7! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[23][18]~q\ $end
$var wire 1 X7! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[19][18]~q\ $end
$var wire 1 Y7! \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[18]~204_combout\ $end
$var wire 1 Z7! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[30][18]~q\ $end
$var wire 1 [7! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[26][18]~q\ $end
$var wire 1 \7! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[22][18]~q\ $end
$var wire 1 ]7! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[18][18]~q\ $end
$var wire 1 ^7! \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[18]~203_combout\ $end
$var wire 1 _7! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[29][18]~q\ $end
$var wire 1 `7! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[25][18]~q\ $end
$var wire 1 a7! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[21][18]~q\ $end
$var wire 1 b7! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[17][18]~q\ $end
$var wire 1 c7! \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[18]~202_combout\ $end
$var wire 1 d7! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[28][18]~q\ $end
$var wire 1 e7! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[24][18]~q\ $end
$var wire 1 f7! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[20][18]~q\ $end
$var wire 1 g7! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[16][18]~q\ $end
$var wire 1 h7! \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[18]~201_combout\ $end
$var wire 1 i7! \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[18]~200_combout\ $end
$var wire 1 j7! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[3][18]~q\ $end
$var wire 1 k7! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[2][18]~q\ $end
$var wire 1 l7! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[1][18]~q\ $end
$var wire 1 m7! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[0][18]~q\ $end
$var wire 1 n7! \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[18]~199_combout\ $end
$var wire 1 o7! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[7][18]~q\ $end
$var wire 1 p7! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[6][18]~q\ $end
$var wire 1 q7! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[5][18]~q\ $end
$var wire 1 r7! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[4][18]~q\ $end
$var wire 1 s7! \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[18]~198_combout\ $end
$var wire 1 t7! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[15][18]~q\ $end
$var wire 1 u7! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[14][18]~q\ $end
$var wire 1 v7! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[13][18]~q\ $end
$var wire 1 w7! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[12][18]~q\ $end
$var wire 1 x7! \BLOCO_ID|BANCO_REG|ALT_INV_saidaB[17]~88_combout\ $end
$var wire 1 y7! \BLOCO_ID|BANCO_REG|ALT_INV_saidaB[17]~87_combout\ $end
$var wire 1 z7! \BLOCO_ID|BANCO_REG|ALT_INV_saidaB[17]~86_combout\ $end
$var wire 1 {7! \BLOCO_ID|BANCO_REG|ALT_INV_saidaB[17]~85_combout\ $end
$var wire 1 |7! \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[17]~197_combout\ $end
$var wire 1 }7! \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[17]~196_combout\ $end
$var wire 1 ~7! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[11][17]~q\ $end
$var wire 1 !8! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[10][17]~q\ $end
$var wire 1 "8! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[9][17]~q\ $end
$var wire 1 #8! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[8][17]~q\ $end
$var wire 1 $8! \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[17]~195_combout\ $end
$var wire 1 %8! \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[17]~194_combout\ $end
$var wire 1 &8! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[31][17]~q\ $end
$var wire 1 '8! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[27][17]~q\ $end
$var wire 1 (8! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[23][17]~q\ $end
$var wire 1 )8! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[19][17]~q\ $end
$var wire 1 *8! \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[17]~193_combout\ $end
$var wire 1 +8! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[30][17]~q\ $end
$var wire 1 ,8! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[26][17]~q\ $end
$var wire 1 -8! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[22][17]~q\ $end
$var wire 1 .8! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[18][17]~q\ $end
$var wire 1 /8! \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[17]~192_combout\ $end
$var wire 1 08! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[29][17]~q\ $end
$var wire 1 18! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[25][17]~q\ $end
$var wire 1 28! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[21][17]~q\ $end
$var wire 1 38! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[17][17]~q\ $end
$var wire 1 48! \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[17]~191_combout\ $end
$var wire 1 58! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[28][17]~q\ $end
$var wire 1 68! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[24][17]~q\ $end
$var wire 1 78! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[20][17]~q\ $end
$var wire 1 88! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[16][17]~q\ $end
$var wire 1 98! \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[17]~190_combout\ $end
$var wire 1 :8! \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[17]~189_combout\ $end
$var wire 1 ;8! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[3][17]~q\ $end
$var wire 1 <8! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[2][17]~q\ $end
$var wire 1 =8! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[1][17]~q\ $end
$var wire 1 >8! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[0][17]~q\ $end
$var wire 1 ?8! \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[17]~188_combout\ $end
$var wire 1 @8! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[7][17]~q\ $end
$var wire 1 A8! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[6][17]~q\ $end
$var wire 1 B8! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[5][17]~q\ $end
$var wire 1 C8! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[4][17]~q\ $end
$var wire 1 D8! \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[17]~187_combout\ $end
$var wire 1 E8! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[15][17]~q\ $end
$var wire 1 F8! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[14][17]~q\ $end
$var wire 1 G8! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[13][17]~q\ $end
$var wire 1 H8! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[12][17]~q\ $end
$var wire 1 I8! \BLOCO_ID|decoderInstru1|ALT_INV_OUTPUT~6_combout\ $end
$var wire 1 J8! \BLOCO_ID|BANCO_REG|ALT_INV_saidaB[16]~83_combout\ $end
$var wire 1 K8! \BLOCO_ID|BANCO_REG|ALT_INV_saidaB[16]~82_combout\ $end
$var wire 1 L8! \BLOCO_ID|BANCO_REG|ALT_INV_saidaB[16]~81_combout\ $end
$var wire 1 M8! \BLOCO_ID|BANCO_REG|ALT_INV_saidaB[16]~80_combout\ $end
$var wire 1 N8! \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[16]~186_combout\ $end
$var wire 1 O8! \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[16]~185_combout\ $end
$var wire 1 P8! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[11][16]~q\ $end
$var wire 1 Q8! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[10][16]~q\ $end
$var wire 1 R8! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[9][16]~q\ $end
$var wire 1 S8! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[8][16]~q\ $end
$var wire 1 T8! \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[16]~184_combout\ $end
$var wire 1 U8! \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[16]~183_combout\ $end
$var wire 1 V8! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[31][16]~q\ $end
$var wire 1 W8! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[27][16]~q\ $end
$var wire 1 X8! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[23][16]~q\ $end
$var wire 1 Y8! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[19][16]~q\ $end
$var wire 1 Z8! \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[16]~182_combout\ $end
$var wire 1 [8! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[30][16]~q\ $end
$var wire 1 \8! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[26][16]~q\ $end
$var wire 1 ]8! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[22][16]~q\ $end
$var wire 1 ^8! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[18][16]~q\ $end
$var wire 1 _8! \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[16]~181_combout\ $end
$var wire 1 `8! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[29][16]~q\ $end
$var wire 1 a8! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[25][16]~q\ $end
$var wire 1 b8! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[21][16]~q\ $end
$var wire 1 c8! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[17][16]~q\ $end
$var wire 1 d8! \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[16]~180_combout\ $end
$var wire 1 e8! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[28][16]~q\ $end
$var wire 1 f8! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[24][16]~q\ $end
$var wire 1 g8! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[20][16]~q\ $end
$var wire 1 h8! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[16][16]~q\ $end
$var wire 1 i8! \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[16]~179_combout\ $end
$var wire 1 j8! \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[16]~178_combout\ $end
$var wire 1 k8! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[3][16]~q\ $end
$var wire 1 l8! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[2][16]~q\ $end
$var wire 1 m8! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[1][16]~q\ $end
$var wire 1 n8! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[0][16]~q\ $end
$var wire 1 o8! \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[16]~177_combout\ $end
$var wire 1 p8! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[7][16]~q\ $end
$var wire 1 q8! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[6][16]~q\ $end
$var wire 1 r8! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[5][16]~q\ $end
$var wire 1 s8! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[4][16]~q\ $end
$var wire 1 t8! \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[16]~176_combout\ $end
$var wire 1 u8! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[15][16]~q\ $end
$var wire 1 v8! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[14][16]~q\ $end
$var wire 1 w8! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[13][16]~q\ $end
$var wire 1 x8! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[12][16]~q\ $end
$var wire 1 y8! \BLOCO_ID|BANCO_REG|ALT_INV_saidaB[15]~78_combout\ $end
$var wire 1 z8! \BLOCO_ID|BANCO_REG|ALT_INV_saidaB[15]~77_combout\ $end
$var wire 1 {8! \BLOCO_ID|BANCO_REG|ALT_INV_saidaB[15]~76_combout\ $end
$var wire 1 |8! \BLOCO_ID|BANCO_REG|ALT_INV_saidaB[15]~75_combout\ $end
$var wire 1 }8! \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[15]~175_combout\ $end
$var wire 1 ~8! \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[15]~174_combout\ $end
$var wire 1 !9! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[11][15]~q\ $end
$var wire 1 "9! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[10][15]~q\ $end
$var wire 1 #9! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[9][15]~q\ $end
$var wire 1 $9! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[8][15]~q\ $end
$var wire 1 %9! \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[15]~173_combout\ $end
$var wire 1 &9! \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[15]~172_combout\ $end
$var wire 1 '9! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[31][15]~q\ $end
$var wire 1 (9! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[27][15]~q\ $end
$var wire 1 )9! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[23][15]~q\ $end
$var wire 1 *9! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[19][15]~q\ $end
$var wire 1 +9! \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[15]~171_combout\ $end
$var wire 1 ,9! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[30][15]~q\ $end
$var wire 1 -9! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[26][15]~q\ $end
$var wire 1 .9! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[22][15]~q\ $end
$var wire 1 /9! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[18][15]~q\ $end
$var wire 1 09! \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[15]~170_combout\ $end
$var wire 1 19! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[29][15]~q\ $end
$var wire 1 29! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[25][15]~q\ $end
$var wire 1 39! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[21][15]~q\ $end
$var wire 1 49! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[17][15]~q\ $end
$var wire 1 59! \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[15]~169_combout\ $end
$var wire 1 69! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[28][15]~q\ $end
$var wire 1 79! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[24][15]~q\ $end
$var wire 1 89! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[20][15]~q\ $end
$var wire 1 99! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[16][15]~q\ $end
$var wire 1 :9! \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[15]~168_combout\ $end
$var wire 1 ;9! \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[15]~167_combout\ $end
$var wire 1 <9! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[3][15]~q\ $end
$var wire 1 =9! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[2][15]~q\ $end
$var wire 1 >9! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[1][15]~q\ $end
$var wire 1 ?9! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[0][15]~q\ $end
$var wire 1 @9! \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[15]~166_combout\ $end
$var wire 1 A9! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[7][15]~q\ $end
$var wire 1 B9! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[6][15]~q\ $end
$var wire 1 C9! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[5][15]~q\ $end
$var wire 1 D9! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[4][15]~q\ $end
$var wire 1 E9! \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[15]~165_combout\ $end
$var wire 1 F9! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[15][15]~q\ $end
$var wire 1 G9! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[14][15]~q\ $end
$var wire 1 H9! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[13][15]~q\ $end
$var wire 1 I9! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[12][15]~q\ $end
$var wire 1 J9! \BLOCO_ID|BANCO_REG|ALT_INV_saidaB[14]~73_combout\ $end
$var wire 1 K9! \BLOCO_ID|BANCO_REG|ALT_INV_saidaB[14]~72_combout\ $end
$var wire 1 L9! \BLOCO_ID|BANCO_REG|ALT_INV_saidaB[14]~71_combout\ $end
$var wire 1 M9! \BLOCO_ID|BANCO_REG|ALT_INV_saidaB[14]~70_combout\ $end
$var wire 1 N9! \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[14]~164_combout\ $end
$var wire 1 O9! \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[14]~163_combout\ $end
$var wire 1 P9! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[11][14]~q\ $end
$var wire 1 Q9! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[10][14]~q\ $end
$var wire 1 R9! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[9][14]~q\ $end
$var wire 1 S9! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[8][14]~q\ $end
$var wire 1 T9! \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[14]~162_combout\ $end
$var wire 1 U9! \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[14]~161_combout\ $end
$var wire 1 V9! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[31][14]~q\ $end
$var wire 1 W9! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[27][14]~q\ $end
$var wire 1 X9! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[23][14]~q\ $end
$var wire 1 Y9! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[19][14]~q\ $end
$var wire 1 Z9! \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[14]~160_combout\ $end
$var wire 1 [9! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[30][14]~q\ $end
$var wire 1 \9! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[26][14]~q\ $end
$var wire 1 ]9! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[22][14]~q\ $end
$var wire 1 ^9! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[18][14]~q\ $end
$var wire 1 _9! \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[14]~159_combout\ $end
$var wire 1 `9! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[29][14]~q\ $end
$var wire 1 a9! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[25][14]~q\ $end
$var wire 1 b9! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[21][14]~q\ $end
$var wire 1 c9! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[17][14]~q\ $end
$var wire 1 d9! \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[14]~158_combout\ $end
$var wire 1 e9! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[28][14]~q\ $end
$var wire 1 f9! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[24][14]~q\ $end
$var wire 1 g9! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[20][14]~q\ $end
$var wire 1 h9! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[16][14]~q\ $end
$var wire 1 i9! \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[14]~157_combout\ $end
$var wire 1 j9! \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[14]~156_combout\ $end
$var wire 1 k9! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[3][14]~q\ $end
$var wire 1 l9! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[2][14]~q\ $end
$var wire 1 m9! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[1][14]~q\ $end
$var wire 1 n9! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[0][14]~q\ $end
$var wire 1 o9! \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[14]~155_combout\ $end
$var wire 1 p9! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[7][14]~q\ $end
$var wire 1 q9! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[6][14]~q\ $end
$var wire 1 r9! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[5][14]~q\ $end
$var wire 1 s9! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[4][14]~q\ $end
$var wire 1 t9! \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[14]~154_combout\ $end
$var wire 1 u9! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[15][14]~q\ $end
$var wire 1 v9! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[14][14]~q\ $end
$var wire 1 w9! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[13][14]~q\ $end
$var wire 1 x9! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[12][14]~q\ $end
$var wire 1 y9! \BLOCO_ID|BANCO_REG|ALT_INV_saidaB[13]~68_combout\ $end
$var wire 1 z9! \BLOCO_ID|BANCO_REG|ALT_INV_saidaB[13]~67_combout\ $end
$var wire 1 {9! \BLOCO_ID|BANCO_REG|ALT_INV_saidaB[13]~66_combout\ $end
$var wire 1 |9! \BLOCO_ID|BANCO_REG|ALT_INV_saidaB[13]~65_combout\ $end
$var wire 1 }9! \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[13]~153_combout\ $end
$var wire 1 ~9! \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[13]~152_combout\ $end
$var wire 1 !:! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[11][13]~q\ $end
$var wire 1 ":! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[10][13]~q\ $end
$var wire 1 #:! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[9][13]~q\ $end
$var wire 1 $:! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[8][13]~q\ $end
$var wire 1 %:! \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[13]~151_combout\ $end
$var wire 1 &:! \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[13]~150_combout\ $end
$var wire 1 ':! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[31][13]~q\ $end
$var wire 1 (:! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[27][13]~q\ $end
$var wire 1 ):! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[23][13]~q\ $end
$var wire 1 *:! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[19][13]~q\ $end
$var wire 1 +:! \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[13]~149_combout\ $end
$var wire 1 ,:! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[30][13]~q\ $end
$var wire 1 -:! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[26][13]~q\ $end
$var wire 1 .:! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[22][13]~q\ $end
$var wire 1 /:! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[18][13]~q\ $end
$var wire 1 0:! \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[13]~148_combout\ $end
$var wire 1 1:! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[29][13]~q\ $end
$var wire 1 2:! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[25][13]~q\ $end
$var wire 1 3:! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[21][13]~q\ $end
$var wire 1 4:! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[17][13]~q\ $end
$var wire 1 5:! \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[13]~147_combout\ $end
$var wire 1 6:! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[28][13]~q\ $end
$var wire 1 7:! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[24][13]~q\ $end
$var wire 1 8:! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[20][13]~q\ $end
$var wire 1 9:! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[16][13]~q\ $end
$var wire 1 ::! \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[13]~146_combout\ $end
$var wire 1 ;:! \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[13]~145_combout\ $end
$var wire 1 <:! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[3][13]~q\ $end
$var wire 1 =:! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[2][13]~q\ $end
$var wire 1 >:! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[1][13]~q\ $end
$var wire 1 ?:! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[0][13]~q\ $end
$var wire 1 @:! \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[13]~144_combout\ $end
$var wire 1 A:! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[7][13]~q\ $end
$var wire 1 B:! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[6][13]~q\ $end
$var wire 1 C:! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[5][13]~q\ $end
$var wire 1 D:! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[4][13]~q\ $end
$var wire 1 E:! \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[13]~143_combout\ $end
$var wire 1 F:! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[15][13]~q\ $end
$var wire 1 G:! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[14][13]~q\ $end
$var wire 1 H:! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[13][13]~q\ $end
$var wire 1 I:! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[12][13]~q\ $end
$var wire 1 J:! \BLOCO_ID|BANCO_REG|ALT_INV_saidaB[12]~63_combout\ $end
$var wire 1 K:! \BLOCO_ID|BANCO_REG|ALT_INV_saidaB[12]~62_combout\ $end
$var wire 1 L:! \BLOCO_ID|BANCO_REG|ALT_INV_saidaB[12]~61_combout\ $end
$var wire 1 M:! \BLOCO_ID|BANCO_REG|ALT_INV_saidaB[12]~60_combout\ $end
$var wire 1 N:! \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[12]~142_combout\ $end
$var wire 1 O:! \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[12]~141_combout\ $end
$var wire 1 P:! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[11][12]~q\ $end
$var wire 1 Q:! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[10][12]~q\ $end
$var wire 1 R:! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[9][12]~q\ $end
$var wire 1 S:! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[8][12]~q\ $end
$var wire 1 T:! \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[12]~140_combout\ $end
$var wire 1 U:! \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[12]~139_combout\ $end
$var wire 1 V:! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[31][12]~q\ $end
$var wire 1 W:! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[27][12]~q\ $end
$var wire 1 X:! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[23][12]~q\ $end
$var wire 1 Y:! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[19][12]~q\ $end
$var wire 1 Z:! \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[12]~138_combout\ $end
$var wire 1 [:! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[30][12]~q\ $end
$var wire 1 \:! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[26][12]~q\ $end
$var wire 1 ]:! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[22][12]~q\ $end
$var wire 1 ^:! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[18][12]~q\ $end
$var wire 1 _:! \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[12]~137_combout\ $end
$var wire 1 `:! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[29][12]~q\ $end
$var wire 1 a:! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[25][12]~q\ $end
$var wire 1 b:! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[21][12]~q\ $end
$var wire 1 c:! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[17][12]~q\ $end
$var wire 1 d:! \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[12]~136_combout\ $end
$var wire 1 e:! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[28][12]~q\ $end
$var wire 1 f:! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[24][12]~q\ $end
$var wire 1 g:! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[20][12]~q\ $end
$var wire 1 h:! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[16][12]~q\ $end
$var wire 1 i:! \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[12]~135_combout\ $end
$var wire 1 j:! \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[12]~134_combout\ $end
$var wire 1 k:! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[3][12]~q\ $end
$var wire 1 l:! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[2][12]~q\ $end
$var wire 1 m:! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[1][12]~q\ $end
$var wire 1 n:! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[0][12]~q\ $end
$var wire 1 o:! \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[12]~133_combout\ $end
$var wire 1 p:! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[7][12]~q\ $end
$var wire 1 q:! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[6][12]~q\ $end
$var wire 1 r:! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[5][12]~q\ $end
$var wire 1 s:! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[4][12]~q\ $end
$var wire 1 t:! \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[12]~132_combout\ $end
$var wire 1 u:! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[15][12]~q\ $end
$var wire 1 v:! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[14][12]~q\ $end
$var wire 1 w:! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[13][12]~q\ $end
$var wire 1 x:! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[12][12]~q\ $end
$var wire 1 y:! \BLOCO_ID|BANCO_REG|ALT_INV_saidaB[11]~58_combout\ $end
$var wire 1 z:! \BLOCO_ID|BANCO_REG|ALT_INV_saidaB[11]~57_combout\ $end
$var wire 1 {:! \BLOCO_ID|BANCO_REG|ALT_INV_saidaB[11]~56_combout\ $end
$var wire 1 |:! \BLOCO_ID|BANCO_REG|ALT_INV_saidaB[11]~55_combout\ $end
$var wire 1 }:! \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[11]~131_combout\ $end
$var wire 1 ~:! \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[11]~130_combout\ $end
$var wire 1 !;! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[11][11]~q\ $end
$var wire 1 ";! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[10][11]~q\ $end
$var wire 1 #;! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[9][11]~q\ $end
$var wire 1 $;! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[8][11]~q\ $end
$var wire 1 %;! \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[11]~129_combout\ $end
$var wire 1 &;! \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[11]~128_combout\ $end
$var wire 1 ';! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[31][11]~q\ $end
$var wire 1 (;! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[27][11]~q\ $end
$var wire 1 );! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[23][11]~q\ $end
$var wire 1 *;! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[19][11]~q\ $end
$var wire 1 +;! \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[11]~127_combout\ $end
$var wire 1 ,;! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[30][11]~q\ $end
$var wire 1 -;! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[26][11]~q\ $end
$var wire 1 .;! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[22][11]~q\ $end
$var wire 1 /;! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[18][11]~q\ $end
$var wire 1 0;! \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[11]~126_combout\ $end
$var wire 1 1;! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[29][11]~q\ $end
$var wire 1 2;! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[25][11]~q\ $end
$var wire 1 3;! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[21][11]~q\ $end
$var wire 1 4;! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[17][11]~q\ $end
$var wire 1 5;! \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[11]~125_combout\ $end
$var wire 1 6;! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[28][11]~q\ $end
$var wire 1 7;! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[24][11]~q\ $end
$var wire 1 8;! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[20][11]~q\ $end
$var wire 1 9;! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[16][11]~q\ $end
$var wire 1 :;! \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[11]~124_combout\ $end
$var wire 1 ;;! \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[11]~123_combout\ $end
$var wire 1 <;! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[3][11]~q\ $end
$var wire 1 =;! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[2][11]~q\ $end
$var wire 1 >;! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[1][11]~q\ $end
$var wire 1 ?;! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[0][11]~q\ $end
$var wire 1 @;! \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[11]~122_combout\ $end
$var wire 1 A;! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[7][11]~q\ $end
$var wire 1 B;! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[6][11]~q\ $end
$var wire 1 C;! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[5][11]~q\ $end
$var wire 1 D;! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[4][11]~q\ $end
$var wire 1 E;! \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[11]~121_combout\ $end
$var wire 1 F;! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[15][11]~q\ $end
$var wire 1 G;! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[14][11]~q\ $end
$var wire 1 H;! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[13][11]~q\ $end
$var wire 1 I;! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[12][11]~q\ $end
$var wire 1 J;! \BLOCO_ID|BANCO_REG|ALT_INV_saidaB[10]~53_combout\ $end
$var wire 1 K;! \BLOCO_ID|BANCO_REG|ALT_INV_saidaB[10]~52_combout\ $end
$var wire 1 L;! \BLOCO_ID|BANCO_REG|ALT_INV_saidaB[10]~51_combout\ $end
$var wire 1 M;! \BLOCO_ID|BANCO_REG|ALT_INV_saidaB[10]~50_combout\ $end
$var wire 1 N;! \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[10]~120_combout\ $end
$var wire 1 O;! \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[10]~119_combout\ $end
$var wire 1 P;! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[11][10]~q\ $end
$var wire 1 Q;! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[10][10]~q\ $end
$var wire 1 R;! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[9][10]~q\ $end
$var wire 1 S;! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[8][10]~q\ $end
$var wire 1 T;! \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[10]~118_combout\ $end
$var wire 1 U;! \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[10]~117_combout\ $end
$var wire 1 V;! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[31][10]~q\ $end
$var wire 1 W;! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[27][10]~q\ $end
$var wire 1 X;! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[23][10]~q\ $end
$var wire 1 Y;! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[19][10]~q\ $end
$var wire 1 Z;! \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[10]~116_combout\ $end
$var wire 1 [;! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[30][10]~q\ $end
$var wire 1 \;! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[26][10]~q\ $end
$var wire 1 ];! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[22][10]~q\ $end
$var wire 1 ^;! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[18][10]~q\ $end
$var wire 1 _;! \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[10]~115_combout\ $end
$var wire 1 `;! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[29][10]~q\ $end
$var wire 1 a;! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[25][10]~q\ $end
$var wire 1 b;! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[21][10]~q\ $end
$var wire 1 c;! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[17][10]~q\ $end
$var wire 1 d;! \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[10]~114_combout\ $end
$var wire 1 e;! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[28][10]~q\ $end
$var wire 1 f;! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[24][10]~q\ $end
$var wire 1 g;! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[20][10]~q\ $end
$var wire 1 h;! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[16][10]~q\ $end
$var wire 1 i;! \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[10]~113_combout\ $end
$var wire 1 j;! \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[10]~112_combout\ $end
$var wire 1 k;! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[3][10]~q\ $end
$var wire 1 l;! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[2][10]~q\ $end
$var wire 1 m;! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[1][10]~q\ $end
$var wire 1 n;! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[0][10]~q\ $end
$var wire 1 o;! \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[10]~111_combout\ $end
$var wire 1 p;! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[7][10]~q\ $end
$var wire 1 q;! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[6][10]~q\ $end
$var wire 1 r;! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[5][10]~q\ $end
$var wire 1 s;! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[4][10]~q\ $end
$var wire 1 t;! \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[10]~110_combout\ $end
$var wire 1 u;! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[15][10]~q\ $end
$var wire 1 v;! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[14][10]~q\ $end
$var wire 1 w;! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[13][10]~q\ $end
$var wire 1 x;! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[12][10]~q\ $end
$var wire 1 y;! \BLOCO_ID|BANCO_REG|ALT_INV_saidaB[9]~48_combout\ $end
$var wire 1 z;! \BLOCO_ID|BANCO_REG|ALT_INV_saidaB[9]~47_combout\ $end
$var wire 1 {;! \BLOCO_ID|BANCO_REG|ALT_INV_saidaB[9]~46_combout\ $end
$var wire 1 |;! \BLOCO_ID|BANCO_REG|ALT_INV_saidaB[9]~45_combout\ $end
$var wire 1 };! \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[9]~109_combout\ $end
$var wire 1 ~;! \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[9]~108_combout\ $end
$var wire 1 !<! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[11][9]~q\ $end
$var wire 1 "<! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[10][9]~q\ $end
$var wire 1 #<! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[9][9]~q\ $end
$var wire 1 $<! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[8][9]~q\ $end
$var wire 1 %<! \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[9]~107_combout\ $end
$var wire 1 &<! \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[9]~106_combout\ $end
$var wire 1 '<! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[31][9]~q\ $end
$var wire 1 (<! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[27][9]~q\ $end
$var wire 1 )<! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[23][9]~q\ $end
$var wire 1 *<! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[19][9]~q\ $end
$var wire 1 +<! \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[9]~105_combout\ $end
$var wire 1 ,<! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[30][9]~q\ $end
$var wire 1 -<! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[26][9]~q\ $end
$var wire 1 .<! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[22][9]~q\ $end
$var wire 1 /<! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[18][9]~q\ $end
$var wire 1 0<! \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[9]~104_combout\ $end
$var wire 1 1<! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[29][9]~q\ $end
$var wire 1 2<! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[25][9]~q\ $end
$var wire 1 3<! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[21][9]~q\ $end
$var wire 1 4<! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[17][9]~q\ $end
$var wire 1 5<! \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[9]~103_combout\ $end
$var wire 1 6<! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[28][9]~q\ $end
$var wire 1 7<! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[24][9]~q\ $end
$var wire 1 8<! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[20][9]~q\ $end
$var wire 1 9<! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[16][9]~q\ $end
$var wire 1 :<! \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[9]~102_combout\ $end
$var wire 1 ;<! \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[9]~101_combout\ $end
$var wire 1 <<! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[3][9]~q\ $end
$var wire 1 =<! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[2][9]~q\ $end
$var wire 1 ><! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[1][9]~q\ $end
$var wire 1 ?<! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[0][9]~q\ $end
$var wire 1 @<! \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[9]~100_combout\ $end
$var wire 1 A<! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[7][9]~q\ $end
$var wire 1 B<! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[6][9]~q\ $end
$var wire 1 C<! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[5][9]~q\ $end
$var wire 1 D<! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[4][9]~q\ $end
$var wire 1 E<! \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[9]~99_combout\ $end
$var wire 1 F<! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[15][9]~q\ $end
$var wire 1 G<! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[14][9]~q\ $end
$var wire 1 H<! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[13][9]~q\ $end
$var wire 1 I<! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[12][9]~q\ $end
$var wire 1 J<! \BLOCO_ID|BANCO_REG|ALT_INV_saidaB[8]~43_combout\ $end
$var wire 1 K<! \BLOCO_ID|BANCO_REG|ALT_INV_saidaB[8]~42_combout\ $end
$var wire 1 L<! \BLOCO_ID|BANCO_REG|ALT_INV_saidaB[8]~41_combout\ $end
$var wire 1 M<! \BLOCO_ID|BANCO_REG|ALT_INV_saidaB[8]~40_combout\ $end
$var wire 1 N<! \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[8]~98_combout\ $end
$var wire 1 O<! \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[8]~97_combout\ $end
$var wire 1 P<! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[11][8]~q\ $end
$var wire 1 Q<! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[10][8]~q\ $end
$var wire 1 R<! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[9][8]~q\ $end
$var wire 1 S<! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[8][8]~q\ $end
$var wire 1 T<! \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[8]~96_combout\ $end
$var wire 1 U<! \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[8]~95_combout\ $end
$var wire 1 V<! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[31][8]~q\ $end
$var wire 1 W<! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[27][8]~q\ $end
$var wire 1 X<! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[23][8]~q\ $end
$var wire 1 Y<! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[19][8]~q\ $end
$var wire 1 Z<! \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[8]~94_combout\ $end
$var wire 1 [<! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[30][8]~q\ $end
$var wire 1 \<! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[26][8]~q\ $end
$var wire 1 ]<! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[22][8]~q\ $end
$var wire 1 ^<! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[18][8]~q\ $end
$var wire 1 _<! \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[8]~93_combout\ $end
$var wire 1 `<! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[29][8]~q\ $end
$var wire 1 a<! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[25][8]~q\ $end
$var wire 1 b<! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[21][8]~q\ $end
$var wire 1 c<! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[17][8]~q\ $end
$var wire 1 d<! \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[8]~92_combout\ $end
$var wire 1 e<! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[28][8]~q\ $end
$var wire 1 f<! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[24][8]~q\ $end
$var wire 1 g<! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[20][8]~q\ $end
$var wire 1 h<! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[16][8]~q\ $end
$var wire 1 i<! \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[8]~91_combout\ $end
$var wire 1 j<! \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[8]~90_combout\ $end
$var wire 1 k<! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[3][8]~q\ $end
$var wire 1 l<! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[2][8]~q\ $end
$var wire 1 m<! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[1][8]~q\ $end
$var wire 1 n<! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[0][8]~q\ $end
$var wire 1 o<! \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[8]~89_combout\ $end
$var wire 1 p<! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[7][8]~q\ $end
$var wire 1 q<! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[6][8]~q\ $end
$var wire 1 r<! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[5][8]~q\ $end
$var wire 1 s<! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[4][8]~q\ $end
$var wire 1 t<! \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[8]~88_combout\ $end
$var wire 1 u<! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[15][8]~q\ $end
$var wire 1 v<! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[14][8]~q\ $end
$var wire 1 w<! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[13][8]~q\ $end
$var wire 1 x<! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[12][8]~q\ $end
$var wire 1 y<! \BLOCO_ID|BANCO_REG|ALT_INV_saidaB[7]~38_combout\ $end
$var wire 1 z<! \BLOCO_ID|BANCO_REG|ALT_INV_saidaB[7]~37_combout\ $end
$var wire 1 {<! \BLOCO_ID|BANCO_REG|ALT_INV_saidaB[7]~36_combout\ $end
$var wire 1 |<! \BLOCO_ID|BANCO_REG|ALT_INV_saidaB[7]~35_combout\ $end
$var wire 1 }<! \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[7]~87_combout\ $end
$var wire 1 ~<! \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[7]~86_combout\ $end
$var wire 1 !=! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[11][7]~q\ $end
$var wire 1 "=! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[10][7]~q\ $end
$var wire 1 #=! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[9][7]~q\ $end
$var wire 1 $=! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[8][7]~q\ $end
$var wire 1 %=! \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[7]~85_combout\ $end
$var wire 1 &=! \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[7]~84_combout\ $end
$var wire 1 '=! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[31][7]~q\ $end
$var wire 1 (=! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[27][7]~q\ $end
$var wire 1 )=! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[23][7]~q\ $end
$var wire 1 *=! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[19][7]~q\ $end
$var wire 1 +=! \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[7]~83_combout\ $end
$var wire 1 ,=! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[30][7]~q\ $end
$var wire 1 -=! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[26][7]~q\ $end
$var wire 1 .=! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[22][7]~q\ $end
$var wire 1 /=! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[18][7]~q\ $end
$var wire 1 0=! \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[7]~82_combout\ $end
$var wire 1 1=! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[29][7]~q\ $end
$var wire 1 2=! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[25][7]~q\ $end
$var wire 1 3=! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[21][7]~q\ $end
$var wire 1 4=! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[17][7]~q\ $end
$var wire 1 5=! \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[7]~81_combout\ $end
$var wire 1 6=! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[28][7]~q\ $end
$var wire 1 7=! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[24][7]~q\ $end
$var wire 1 8=! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[20][7]~q\ $end
$var wire 1 9=! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[16][7]~q\ $end
$var wire 1 :=! \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[7]~80_combout\ $end
$var wire 1 ;=! \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[7]~79_combout\ $end
$var wire 1 <=! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[3][7]~q\ $end
$var wire 1 ==! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[2][7]~q\ $end
$var wire 1 >=! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[1][7]~q\ $end
$var wire 1 ?=! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[0][7]~q\ $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0"
0#
0$
0%
0&
0'
0(
0)
0*
0+
0,
0-
0.
0/
00
01
02
03
04
05
06
07
08
09
0:
0;
0<
0=
0>
0?
0@
0A
0B
0C
0D
0E
0F
0G
0H
0I
0J
0K
0L
0M
0N
0O
0P
0Q
0R
0S
0T
1X
0Y
0Z
0[
0\
0]
0^
1_
0`
0a
0b
0c
0d
0e
1f
0g
0h
0i
0j
0k
0l
1m
0n
0o
0p
0q
0r
0s
1t
0u
0v
0w
0x
0y
0z
1{
0|
0}
0~
0!!
0"!
0#!
0$!
0%!
0&!
0'!
0(!
0)!
0*!
0+!
0,!
0-!
0.!
0/!
00!
01!
02!
03!
04!
05!
06!
07!
08!
09!
0:!
0;!
0<!
0=!
0>!
0?!
0@!
0A!
0B!
0C!
xD!
xE!
xF!
xG!
1H!
0I!
0J!
0K!
0L!
0M!
0N!
0O!
0P!
0Q!
zR!
zS!
zT!
zU!
zV!
zW!
zX!
zY!
zZ!
z[!
z\!
z]!
z^!
z_!
z`!
za!
zb!
zc!
zd!
ze!
zf!
zg!
zh!
zi!
zj!
zk!
zl!
zm!
zn!
zo!
zp!
zq!
0s!
1t!
0u!
0v!
0w!
0x!
0y!
0z!
0{!
0|!
0}!
0~!
0!"
0""
0#"
0$"
0%"
0&"
0'"
0("
0)"
0*"
0+"
0,"
0-"
0."
0/"
00"
01"
02"
03"
04"
05"
06"
07"
08"
09"
0:"
0;"
0<"
0="
0>"
0?"
0@"
0A"
0B"
0C"
0D"
0E"
0F"
0G"
0H"
0I"
0J"
0K"
0L"
0M"
0N"
0O"
0P"
0Q"
0R"
0S"
0T"
0U"
0V"
0W"
0X"
0Y"
0Z"
0["
0\"
0]"
0^"
0_"
0`"
0a"
0b"
0c"
0d"
0e"
0f"
0g"
0h"
0i"
0j"
0k"
0l"
0m"
0n"
0o"
0p"
0q"
0r"
0s"
0t"
0u"
0v"
0w"
0x"
0y"
0z"
0{"
0|"
0}"
0~"
0!#
0"#
0##
0$#
0%#
0&#
0'#
0(#
x)#
x*#
x+#
x,#
x-#
x.#
x/#
x0#
x1#
x2#
03#
04#
05#
06#
07#
08#
09#
0:#
0;#
0<#
0=#
0>#
0?#
0@#
0A#
0B#
0C#
0D#
0E#
0F#
0G#
0H#
0I#
0J#
0K#
0L#
0M#
0N#
0O#
0P#
0Q#
0R#
x_#
x`#
xa#
xb#
xc#
xd#
xe#
xf#
xg#
xh#
xi#
xj#
xk#
xl#
1m#
0n#
0o#
0p#
0q#
0r#
0s#
0t#
0u#
0v#
1w#
0x#
0y#
0z#
0{#
0|#
0}#
1~#
0!$
0"$
0#$
0$$
0%$
0&$
1'$
0($
0)$
0*$
0+$
0,$
0-$
1.$
0/$
00$
01$
02$
03$
04$
15$
06$
07$
08$
09$
0:$
0;$
1<$
0=$
0>$
0?$
0@$
0A$
0B$
0C$
0D$
0E$
0F$
0G$
0H$
0I$
0J$
0K$
0L$
0M$
0N$
0O$
0P$
0Q$
0R$
0S$
0T$
0U$
0V$
0W$
0X$
0Y$
0Z$
0[$
0\$
0]$
0^$
0_$
0`$
0a$
0b$
0c$
0d$
0e$
0f$
0g$
0h$
0i$
0j$
0k$
0l$
0m$
0n$
0o$
0p$
zq$
zr$
zs$
zt$
zu$
zv$
zw$
zx$
zy$
zz$
z{$
z|$
z}$
z~$
z!%
z"%
z#%
z$%
z%%
z&%
z'%
z(%
z)%
z*%
z+%
z,%
z-%
z.%
z/%
z0%
z1%
z2%
03%
04%
05%
06%
07%
08%
09%
0:%
0;%
0<%
0=%
0>%
0?%
0@%
0A%
0B%
0C%
0D%
0E%
0F%
0G%
0H%
0I%
0J%
0K%
0L%
0M%
0N%
0O%
0P%
0Q%
0R%
0S%
0T%
0U%
0V%
0W%
0X%
0Y%
0Z%
0[%
0\%
0]%
0^%
0_%
0`%
0a%
0b%
0c%
0d%
0e%
0f%
0g%
0h%
0i%
0j%
0k%
0l%
0m%
0n%
0o%
0p%
0q%
0r%
0s%
0t%
0u%
0v%
0w%
0x%
0y%
0z%
0{%
0|%
0}%
0~%
0!&
0"&
0#&
0$&
0%&
0&&
0'&
0(&
0)&
0*&
0+&
0,&
0-&
0.&
0/&
00&
01&
02&
03&
04&
05&
06&
07&
08&
09&
0:&
0;&
0<&
0=&
0>&
0?&
0@&
0A&
0B&
0C&
0D&
0E&
0F&
0G&
0H&
0I&
0J&
0K&
0L&
0M&
0N&
0O&
0P&
0Q&
0R&
0S&
0T&
0U&
0V&
0W&
0X&
0Y&
0Z&
0[&
0\&
0]&
0^&
0_&
0`&
0a&
0b&
0c&
0d&
1e&
0f&
0i&
0j&
0k&
0l&
0m&
0n&
0o&
0p&
0q&
0r&
0s&
0t&
0u&
0v&
0w&
0x&
0y&
0z&
0{&
0|&
0}&
0~&
0!'
0"'
0#'
0$'
0%'
0&'
0''
0('
0)'
0*'
0+'
0,'
0-'
0.'
0/'
0h^
0i^
0j^
0k^
0l^
0m^
0n^
0o^
0p^
0q^
0r^
0s^
0t^
0u^
0v^
0w^
0x^
0y^
0z^
0{^
0|^
0}^
0~^
0!_
0"_
0#_
0$_
0%_
0&_
0'_
0(_
0)_
0*_
0+_
0,_
0-_
0._
0/_
00_
01_
02_
03_
04_
05_
06_
07_
08_
09_
0:_
0;_
0<_
x=_
x>_
x?_
x@_
xA_
xB_
xC_
xD_
xE_
xF_
xG_
xH_
xI_
xJ_
xK_
0L_
xM_
0N_
0O_
0P_
0Q_
xR_
xS_
xT_
0U_
xV_
0W_
0X_
0Y_
0Z_
0[_
0\_
x]_
x^_
x__
x`_
xa_
xb_
xc_
xd_
xe_
xf_
xg_
xh_
xi_
xj_
xk_
xl_
xm_
xn_
xo_
xp_
xq_
xr_
xs_
xt_
xu_
xv_
xw_
xx_
xy_
xz_
x{_
x|_
0}_
0~_
0!`
0"`
0#`
0$`
0%`
0&`
0'`
0(`
0)`
0*`
0+`
0,`
0-`
0.`
0/`
00`
01`
02`
03`
04`
05`
06`
07`
08`
09`
0:`
0;`
0<`
0=`
0>`
0?`
0@`
0A`
0B`
0C`
0D`
0E`
0F`
0G`
0H`
0I`
0J`
0K`
0L`
0M`
0N`
0O`
0P`
0Q`
0R`
0S`
0T`
0U`
0V`
0W`
0X`
0Y`
0Z`
0[`
0\`
0]`
0^`
x_`
0``
0a`
0b`
0c`
xd`
xe`
xf`
xg`
xh`
0i`
0j`
0k`
0l`
0m`
0n`
0o`
0p`
0q`
0r`
0s`
0t`
0u`
0v`
0w`
0x`
0y`
0z`
0{`
0|`
0}`
0~`
0!a
0"a
0#a
0$a
0%a
0&a
0'a
0(a
0)a
0*a
0+a
0,a
0-a
0.a
0/a
00a
01a
02a
x3a
x4a
x5a
x6a
x7a
08a
x9a
x:a
0;a
0<a
0=a
0>a
0?a
0@a
0Aa
0Ba
0Ca
0Da
0Ea
0Fa
0Ga
0Ha
0Ia
0Ja
0Ka
0La
0Ma
0Na
0Oa
0Pa
0Qa
0Ra
0Sa
0Ta
0Ua
0Va
0Wa
0Xa
0Ya
0Za
0[a
0\a
0]a
0^a
x_a
x`a
0aa
0ba
0ca
0da
0ea
0fa
0ga
0ha
0ia
0ja
0ka
0la
0ma
0na
0oa
0pa
0qa
0ra
0sa
0ta
0ua
0va
0wa
0xa
0ya
0za
0{a
0|a
0}a
0~a
0!b
0"b
0#b
0$b
0%b
0&b
0'b
0(b
0)b
0*b
0+b
0,b
0-b
0.b
0/b
00b
01b
02b
03b
04b
05b
06b
07b
08b
09b
0:b
0;b
0<b
0=b
0>b
0?b
0@b
0Ab
0Bb
0Cb
xDb
xEb
xFb
xGb
xHb
xIb
xJb
xKb
xLb
xMb
xNb
xOb
xPb
xQb
xRb
xSb
xTb
xUb
xVb
xWb
xXb
xYb
xZb
x[b
x\b
x]b
x^b
x_b
x`b
xab
xbb
xcb
xdb
0eb
0fb
0gb
0hb
xib
xjb
xkb
0lb
xmb
0nb
0ob
0pb
0qb
0rb
0sb
xtb
xub
xvb
xwb
xxb
xyb
xzb
x{b
x|b
x}b
x~b
x!c
x"c
x#c
x$c
x%c
x&c
x'c
x(c
x)c
x*c
x+c
x,c
x-c
x.c
x/c
x0c
x1c
x2c
x3c
x4c
x5c
x6c
x7c
x8c
x9c
x:c
x;c
x<c
x=c
x>c
x?c
x@c
xAc
xBc
xCc
xDc
xEc
0Fc
0Gc
0Hc
0Ic
0Jc
0Kc
0Lc
0Mc
0Nc
0Oc
0Pc
0Qc
0Rc
0Sc
0Tc
0Uc
0Vc
0Wc
0Xc
0Yc
0Zc
0[c
0\c
0]c
0^c
0_c
0`c
0ac
0bc
0cc
0dc
0ec
0fc
xgc
0hc
0ic
0jc
0kc
0lc
0mc
0nc
0oc
0pc
xqc
0rc
0sc
0tc
0uc
0vc
0wc
0xc
0yc
0zc
0{c
x|c
x}c
x~c
x!d
0"d
x#d
0$d
0%d
0&d
0'd
0(d
0)d
0*d
0+d
0,d
0-d
0.d
0/d
00d
01d
02d
03d
04d
05d
06d
07d
08d
09d
0:d
0;d
0<d
0=d
0>d
0?d
0@d
0Ad
0Bd
0Cd
0Dd
0Ed
0Fd
0Gd
xHd
0Id
0Jd
0Kd
0Ld
xMd
xNd
xOd
0Pd
xQd
0Rd
0Sd
0Td
0Ud
0Vd
0Wd
xXd
xYd
xZd
x[d
x\d
x]d
x^d
x_d
x`d
xad
xbd
xcd
xdd
xed
xfd
xgd
0hd
0id
0jd
0kd
0ld
xmd
xnd
xod
xpd
xqd
xrd
0sd
xtd
xud
0vd
0wd
xxd
xyd
xzd
x{d
0|d
0}d
0~d
0!e
0"e
0#e
0$e
0%e
0&e
0'e
0(e
0)e
0*e
0+e
0,e
0-e
0.e
0/e
00e
01e
02e
03e
04e
05e
06e
07e
08e
09e
0:e
0;e
0<e
0=e
0>e
0?e
0@e
0Ae
0Be
0Ce
0De
0Ee
0Fe
0Ge
0He
0Ie
0Je
0Ke
0Le
0Me
0Ne
0Oe
0Pe
0Qe
0Re
0Se
0Te
0Ue
0Ve
0We
0Xe
0Ye
0Ze
0[e
0\e
0]e
0^e
0_e
0`e
0ae
0be
0ce
0de
0ee
0fe
0ge
0he
0ie
0je
0ke
0le
0me
0ne
0oe
0pe
0qe
0re
0se
0te
0ue
0ve
0we
0xe
0ye
0ze
0{e
0|e
0}e
1Ef
1Ff
xGf
xHf
xIf
xJf
xKf
xLf
xMf
xNf
xOf
xPf
xQf
xRf
xSf
xTf
xUf
1Vf
1Wf
1Xf
1Yf
1Zf
1[f
1\f
1]f
1^f
1_f
1`f
1af
1bf
1cf
1df
1ef
1ff
1gf
1hf
1if
1jf
1kf
1lf
1mf
1nf
1of
1pf
1qf
1rf
1sf
1tf
1uf
1vf
1wf
xxf
xyf
xzf
x{f
x|f
x}f
x~f
x!g
x"g
x#g
x$g
x%g
x&g
x'g
x(g
x)g
x*g
x+g
x,g
x-g
x.g
x/g
x0g
x1g
x2g
x3g
14g
15g
16g
17g
18g
19g
x:g
x;g
1<g
1+i
1,i
1-i
1.i
x/i
x0i
x1i
x2i
x3i
x4i
x5i
x6i
x7i
x8i
x9i
x:i
x;i
x<i
x=i
x>i
x?i
x@i
xAi
xBi
xCi
xDi
xEi
xFi
xGi
xHi
xIi
xJi
1Ki
xLi
1Mi
1Ni
1Oi
1Pi
1Qi
1Ri
1Si
1Ti
1Ui
xVi
1Wi
1Xi
1Yi
1Zi
1[i
1\i
1]i
1^i
1_i
1`i
xai
xbi
xci
xdi
1ei
xfi
1gi
1hi
1ii
1ji
1cm
1dm
1em
1fm
1gm
1hm
1im
1jm
1km
1lm
1mm
1nm
1om
1pm
1qm
1rm
1sm
1tm
1um
1vm
1wm
1xm
1ym
1zm
1{m
1|m
1}m
1~m
1!n
1"n
1#n
1$n
x%n
1&n
1'n
1(n
1)n
x*n
x+n
x,n
1-n
x.n
1/n
10n
11n
12n
13n
14n
x5n
x6n
x7n
x8n
x9n
x:n
x;n
x<n
x=n
x>n
x?n
x@n
xAn
xBn
xCn
xDn
1En
1Fn
1Gn
1Hn
1In
xJn
xKn
xLn
xMn
xNn
xOn
1Pn
xQn
xRn
1Sn
1Tn
xUn
xVn
xWn
xXn
1Yn
1Zn
1[n
1\n
1]n
1^n
1_n
1`n
1an
1bn
1cn
1dn
1en
1fn
1gn
1hn
1in
1jn
1kn
1ln
1mn
1nn
1on
1pn
1qn
1rn
1sn
1tn
1un
1vn
1wn
1xn
1yn
1zn
1{n
1|n
1}n
1~n
1!o
1"o
1#o
1$o
1%o
1&o
1'o
1(o
1)o
1*o
1+o
1,o
1-o
1.o
1/o
10o
11o
12o
13o
14o
15o
16o
17o
18o
19o
1:o
1Eo
1Fo
xGo
xHo
1Io
xJo
xKo
xLo
xMo
xNo
xOo
xPo
1Qo
1Ro
1So
1To
1Uo
1Vo
1Wo
1Xo
1Yo
1Zo
1[o
1\o
1]o
1^o
1_o
1`o
1ao
1bo
1co
1do
1eo
1fo
1go
1ho
1io
1jo
1ko
1lo
1mo
1no
1oo
1po
xqo
xro
xso
xto
xuo
xvo
xwo
xxo
xyo
xzo
x{o
x|o
x}o
x~o
x!p
1"p
x#p
1$p
1%p
1&p
1'p
x(p
x)p
x*p
1+p
x,p
1-p
1.p
1/p
10p
11p
12p
x3p
x4p
x5p
x6p
x7p
x8p
x9p
x:p
x;p
x<p
x=p
x>p
x?p
x@p
xAp
xBp
xCp
xDp
xEp
xFp
xGp
xHp
xIp
xJp
xKp
xLp
xMp
xNp
xOp
xPp
xQp
xRp
1Sp
1Tp
1Up
1Vp
1Wp
1Xp
1Yp
1Zp
1[p
1\p
1]p
1^p
1_p
1`p
1ap
1bp
1cp
1dp
1ep
1fp
1gp
1hp
1ip
1jp
1kp
1lp
1mp
1np
1op
1pp
1qp
1rp
1sp
1tp
1up
1vp
1wp
1xp
1yp
1zp
1{p
1|p
1}p
1~p
1!q
1"q
1#q
1$q
1%q
1&q
1'q
1(q
1)q
1*q
1+q
1,q
1-q
1.q
1/q
10q
11q
12q
13q
14q
x5q
16q
17q
18q
19q
x:q
x;q
x<q
x=q
x>q
1?q
1@q
1Aq
1Cq
1Dq
1Eq
1Fq
1Gq
1Hq
1Iq
1Jq
1Kq
1Lq
1Mq
1Nq
1Oq
1Pq
1Qq
1Rq
1Sq
1Tq
1Uq
1Vq
1Wq
1Xq
1Yq
1Zq
1[q
1\q
1]q
1^q
1_q
1`q
1aq
1bq
0T#
1U#
xV#
1W#
1X#
1Y#
1Z#
1[#
1\#
1]#
x^#
1g&
1h&
00'
01'
x2'
x3'
x4'
x5'
x6'
x7'
x8'
x9'
x:'
x;'
x<'
x='
x>'
z?'
z@'
zA'
zB'
zC'
zD'
zE'
zF'
zG'
zH'
zI'
zJ'
zK'
zL'
zM'
zN'
zO'
zP'
zQ'
zR'
zS'
zT'
zU'
zV'
zW'
zX'
zY'
zZ'
z['
z\'
z]'
z^'
0_'
0`'
0a'
0b'
0c'
0d'
0e'
0f'
0g'
1h'
0i'
0j'
0k'
0l'
0m'
0n'
1o'
0p'
0q'
0r'
0s'
0t'
0u'
1v'
0w'
0x'
0y'
0z'
0{'
0|'
1}'
0~'
0!(
0"(
0#(
0$(
0%(
1&(
0'(
0((
0)(
0*(
0+(
0,(
1-(
0.(
0/(
00(
01(
02(
03(
14(
05(
06(
07(
08(
09(
0:(
0;(
0<(
0=(
0>(
0?(
0@(
0A(
0B(
0C(
0D(
0E(
0F(
0G(
0H(
0I(
0J(
0K(
0L(
0M(
0N(
0O(
0P(
0Q(
0R(
0S(
0T(
0U(
0V(
0W(
0X(
0Y(
0Z(
0[(
0\(
0](
0^(
0_(
0`(
0a(
0b(
0c(
0d(
0e(
0f(
0g(
0h(
0i(
0j(
0k(
0l(
0m(
0n(
0o(
0p(
0q(
0r(
0s(
0t(
0u(
0v(
0w(
0x(
0y(
0z(
0{(
0|(
0}(
0~(
0!)
0")
0#)
0$)
0%)
0&)
0')
0()
0))
0*)
0+)
0,)
0-)
0.)
0/)
00)
01)
02)
03)
04)
05)
06)
07)
08)
09)
0:)
0;)
0<)
0=)
0>)
0?)
0@)
0A)
0B)
0C)
0D)
0E)
0F)
0G)
0H)
0I)
0J)
0K)
0L)
0M)
0N)
0O)
0P)
0Q)
0R)
0S)
0T)
0U)
0V)
0W)
0X)
0Y)
0Z)
0[)
0\)
0])
0^)
0_)
0`)
0a)
0b)
0c)
0d)
0e)
0f)
0g)
0h)
0i)
0j)
0k)
0l)
0m)
0n)
0o)
0p)
0q)
0r)
0s)
0t)
0u)
0v)
0w)
0x)
0y)
0z)
0{)
0|)
0})
0~)
0!*
0"*
0#*
0$*
0%*
0&*
0'*
0(*
0)*
0**
0+*
0,*
0-*
0.*
0/*
00*
01*
02*
03*
04*
05*
06*
17*
08*
19*
1:*
0;*
0<*
0=*
0>*
0?*
0@*
0A*
0B*
0C*
0D*
0E*
0F*
0G*
0H*
0I*
0J*
0K*
0L*
0M*
0N*
0O*
0P*
0Q*
0R*
0S*
0T*
0U*
0V*
0W*
0X*
0Y*
0Z*
0[*
0\*
0]*
0^*
0_*
0`*
0a*
1b*
1c*
0d*
0e*
0f*
0g*
0h*
0i*
0j*
0k*
0l*
0m*
0n*
0o*
0p*
0q*
0r*
0s*
1t*
0u*
0v*
0w*
0x*
0y*
0z*
0{*
1|*
1}*
1~*
1!+
0"+
0#+
0$+
0%+
0&+
0'+
1(+
0)+
0*+
0++
0,+
0-+
0.+
0/+
00+
11+
02+
03+
04+
05+
06+
07+
08+
09+
0:+
0;+
0<+
0=+
0>+
0?+
0@+
0A+
0B+
0C+
0D+
0E+
0F+
0G+
0H+
0I+
0J+
0K+
0L+
0M+
0N+
0O+
0P+
0Q+
0R+
0S+
0T+
0U+
0V+
0W+
0X+
1Y+
0Z+
0[+
0\+
0]+
0^+
1_+
1`+
0a+
0b+
0c+
0d+
0e+
1f+
0g+
0h+
0i+
1j+
0k+
0l+
1m+
0n+
0o+
0p+
0q+
0r+
0s+
0t+
0u+
0v+
0w+
0x+
0y+
0z+
0{+
0|+
0}+
0~+
0!,
0",
0#,
0$,
0%,
0&,
0',
0(,
0),
0*,
0+,
0,,
0-,
0.,
0/,
00,
01,
02,
03,
04,
05,
06,
07,
08,
09,
0:,
0;,
0<,
0=,
0>,
0?,
1@,
0A,
0B,
0C,
0D,
0E,
0F,
0G,
0H,
0I,
0J,
0K,
0L,
0M,
1N,
0O,
1P,
0Q,
0R,
0S,
0T,
1U,
0V,
1W,
0X,
0Y,
0Z,
0[,
0\,
0],
0^,
0_,
0`,
0a,
0b,
0c,
0d,
0e,
0f,
0g,
0h,
0i,
0j,
0k,
0l,
0m,
0n,
0o,
0p,
1q,
0r,
0s,
1t,
0u,
1v,
0w,
0x,
1y,
0z,
0{,
0|,
0},
0~,
0!-
0"-
0#-
0$-
0%-
1&-
0'-
0(-
0)-
0*-
0+-
1,-
0--
0.-
0/-
00-
01-
12-
03-
04-
05-
06-
07-
08-
09-
0:-
0;-
0<-
0=-
0>-
0?-
0@-
0A-
0B-
0C-
0D-
0E-
0F-
0G-
1H-
0I-
1J-
0K-
0L-
0M-
0N-
0O-
0P-
1Q-
0R-
0S-
0T-
0U-
0V-
0W-
0X-
0Y-
0Z-
0[-
0\-
0]-
0^-
0_-
0`-
0a-
0b-
0c-
0d-
0e-
0f-
0g-
0h-
0i-
0j-
0k-
0l-
0m-
0n-
0o-
0p-
0q-
0r-
0s-
0t-
0u-
0v-
0w-
0x-
0y-
0z-
0{-
0|-
0}-
0~-
0!.
0".
0#.
0$.
0%.
0&.
0'.
0(.
0).
0*.
0+.
0,.
0-.
0..
0/.
00.
01.
02.
03.
04.
05.
06.
07.
08.
09.
0:.
0;.
0<.
0=.
0>.
0?.
0@.
0A.
0B.
0C.
0D.
0E.
0F.
0G.
0H.
0I.
0J.
0K.
0L.
0M.
0N.
0O.
0P.
0Q.
0R.
0S.
0T.
0U.
0V.
0W.
0X.
0Y.
0Z.
0[.
0\.
0].
0^.
0_.
0`.
0a.
0b.
0c.
0d.
0e.
0f.
0g.
0h.
0i.
0j.
0k.
0l.
0m.
0n.
0o.
0p.
0q.
0r.
0s.
0t.
0u.
0v.
0w.
0x.
0y.
0z.
0{.
0|.
0}.
0~.
0!/
0"/
0#/
0$/
0%/
0&/
0'/
0(/
0)/
0*/
0+/
0,/
0-/
0./
0//
00/
01/
02/
03/
04/
05/
06/
07/
08/
09/
0:/
0;/
0</
0=/
0>/
0?/
0@/
0A/
0B/
0C/
0D/
0E/
0F/
0G/
0H/
0I/
0J/
0K/
0L/
0M/
0N/
0O/
0P/
0Q/
0R/
0S/
0T/
0U/
0V/
0W/
0X/
0Y/
0Z/
0[/
0\/
0]/
0^/
0_/
0`/
0a/
0b/
0c/
0d/
0e/
0f/
0g/
0h/
0i/
0j/
1k/
0l/
0m/
0n/
0o/
0p/
0q/
0r/
0s/
0t/
0u/
0v/
0w/
0x/
0y/
0z/
0{/
0|/
0}/
0~/
0!0
0"0
0#0
0$0
0%0
0&0
0'0
0(0
0)0
0*0
0+0
0,0
0-0
0.0
0/0
000
010
020
030
040
050
060
070
080
090
0:0
0;0
0<0
0=0
0>0
0?0
0@0
0A0
0B0
0C0
0D0
0E0
0F0
0G0
0H0
0I0
0J0
0K0
0L0
0M0
0N0
0O0
0P0
0Q0
0R0
0S0
0T0
0U0
0V0
0W0
0X0
0Y0
0Z0
0[0
0\0
0]0
0^0
0_0
0`0
0a0
0b0
0c0
0d0
0e0
0f0
0g0
0h0
0i0
0j0
0k0
0l0
0m0
0n0
0o0
0p0
0q0
0r0
0s0
0t0
0u0
0v0
0w0
0x0
0y0
0z0
0{0
0|0
0}0
0~0
0!1
0"1
1#1
0$1
0%1
0&1
0'1
0(1
0)1
0*1
0+1
0,1
0-1
0.1
0/1
001
011
021
031
041
051
061
071
081
091
0:1
0;1
0<1
0=1
0>1
0?1
0@1
0A1
0B1
0C1
0D1
0E1
0F1
0G1
0H1
0I1
0J1
0K1
0L1
0M1
0N1
0O1
0P1
0Q1
0R1
0S1
0T1
0U1
0V1
0W1
0X1
0Y1
0Z1
0[1
0\1
0]1
0^1
0_1
0`1
0a1
0b1
0c1
0d1
0e1
0f1
0g1
0h1
0i1
0j1
0k1
0l1
0m1
0n1
0o1
0p1
0q1
0r1
0s1
0t1
0u1
0v1
0w1
0x1
0y1
0z1
0{1
0|1
0}1
0~1
0!2
0"2
0#2
0$2
0%2
0&2
0'2
0(2
0)2
0*2
0+2
0,2
0-2
0.2
0/2
002
012
022
032
042
052
062
072
082
092
0:2
1;2
0<2
0=2
0>2
0?2
0@2
0A2
0B2
0C2
0D2
0E2
0F2
0G2
0H2
0I2
0J2
0K2
0L2
0M2
0N2
0O2
0P2
0Q2
0R2
0S2
0T2
0U2
0V2
0W2
0X2
0Y2
0Z2
0[2
0\2
0]2
0^2
0_2
0`2
0a2
0b2
0c2
0d2
0e2
0f2
0g2
0h2
0i2
0j2
0k2
0l2
0m2
0n2
0o2
0p2
0q2
0r2
0s2
0t2
0u2
0v2
0w2
0x2
0y2
0z2
0{2
0|2
0}2
0~2
0!3
0"3
0#3
0$3
0%3
0&3
0'3
0(3
0)3
0*3
0+3
0,3
0-3
0.3
0/3
003
013
023
033
043
053
063
073
083
093
0:3
0;3
0<3
0=3
0>3
0?3
0@3
0A3
0B3
0C3
0D3
0E3
0F3
0G3
0H3
0I3
0J3
0K3
0L3
0M3
0N3
0O3
0P3
0Q3
1R3
0S3
1T3
0U3
1V3
0W3
0X3
0Y3
0Z3
0[3
0\3
0]3
0^3
0_3
0`3
0a3
0b3
0c3
0d3
0e3
0f3
0g3
0h3
0i3
0j3
0k3
0l3
0m3
0n3
0o3
0p3
0q3
0r3
0s3
0t3
0u3
0v3
0w3
0x3
0y3
0z3
0{3
0|3
0}3
0~3
0!4
0"4
0#4
0$4
0%4
0&4
0'4
0(4
0)4
0*4
0+4
0,4
0-4
0.4
0/4
004
014
024
034
044
054
064
074
084
094
0:4
0;4
0<4
0=4
0>4
0?4
0@4
0A4
0B4
0C4
0D4
0E4
0F4
0G4
0H4
0I4
0J4
0K4
0L4
0M4
0N4
0O4
0P4
0Q4
0R4
0S4
0T4
0U4
0V4
0W4
0X4
0Y4
0Z4
0[4
0\4
0]4
0^4
0_4
0`4
0a4
0b4
0c4
0d4
0e4
0f4
0g4
0h4
0i4
0j4
1k4
0l4
1m4
0n4
1o4
0p4
0q4
0r4
0s4
0t4
0u4
0v4
0w4
0x4
0y4
0z4
0{4
0|4
0}4
0~4
0!5
0"5
0#5
0$5
0%5
0&5
0'5
0(5
0)5
0*5
0+5
0,5
0-5
0.5
0/5
005
015
025
035
045
055
065
075
085
095
0:5
0;5
0<5
0=5
0>5
0?5
0@5
0A5
0B5
0C5
0D5
0E5
0F5
0G5
0H5
0I5
0J5
0K5
0L5
0M5
0N5
0O5
0P5
0Q5
0R5
0S5
0T5
0U5
0V5
0W5
0X5
0Y5
0Z5
0[5
0\5
0]5
0^5
0_5
0`5
0a5
0b5
0c5
0d5
0e5
0f5
0g5
0h5
0i5
0j5
0k5
0l5
0m5
0n5
0o5
0p5
0q5
0r5
0s5
0t5
0u5
0v5
0w5
0x5
0y5
0z5
0{5
0|5
0}5
0~5
0!6
0"6
0#6
0$6
1%6
0&6
0'6
0(6
0)6
0*6
0+6
0,6
0-6
0.6
0/6
006
016
026
036
046
056
066
076
086
096
0:6
0;6
0<6
0=6
0>6
0?6
0@6
0A6
0B6
0C6
0D6
0E6
0F6
0G6
0H6
0I6
0J6
0K6
0L6
0M6
0N6
0O6
0P6
0Q6
0R6
0S6
0T6
0U6
0V6
0W6
0X6
0Y6
0Z6
0[6
0\6
0]6
0^6
0_6
0`6
0a6
0b6
0c6
0d6
0e6
0f6
0g6
0h6
0i6
0j6
0k6
0l6
0m6
0n6
0o6
0p6
0q6
0r6
0s6
0t6
0u6
0v6
0w6
0x6
0y6
0z6
0{6
0|6
0}6
0~6
0!7
0"7
0#7
0$7
0%7
0&7
0'7
0(7
0)7
0*7
0+7
0,7
0-7
0.7
0/7
007
017
027
037
047
057
067
077
087
097
0:7
0;7
0<7
0=7
0>7
0?7
0@7
0A7
0B7
0C7
0D7
0E7
0F7
0G7
0H7
0I7
0J7
0K7
0L7
0M7
0N7
1O7
0P7
0Q7
0R7
1S7
0T7
0U7
0V7
0W7
1X7
0Y7
0Z7
0[7
0\7
0]7
0^7
0_7
0`7
0a7
0b7
0c7
0d7
0e7
0f7
0g7
0h7
0i7
0j7
0k7
0l7
0m7
0n7
0o7
0p7
0q7
0r7
0s7
0t7
0u7
0v7
0w7
0x7
0y7
0z7
0{7
0|7
0}7
0~7
0!8
0"8
0#8
0$8
0%8
0&8
0'8
0(8
0)8
0*8
0+8
0,8
0-8
0.8
0/8
008
018
028
038
048
058
068
078
088
098
0:8
0;8
0<8
0=8
0>8
0?8
0@8
0A8
0B8
0C8
0D8
0E8
0F8
0G8
0H8
0I8
0J8
0K8
0L8
0M8
0N8
0O8
0P8
0Q8
0R8
0S8
0T8
0U8
0V8
0W8
0X8
0Y8
0Z8
0[8
0\8
0]8
0^8
0_8
0`8
0a8
0b8
0c8
0d8
0e8
0f8
0g8
0h8
0i8
0j8
0k8
0l8
0m8
0n8
0o8
0p8
0q8
0r8
0s8
0t8
0u8
0v8
0w8
0x8
0y8
0z8
0{8
0|8
0}8
0~8
0!9
0"9
0#9
0$9
0%9
0&9
0'9
0(9
1)9
0*9
0+9
0,9
0-9
0.9
0/9
009
019
029
039
049
059
069
079
089
099
0:9
0;9
0<9
0=9
0>9
0?9
0@9
0A9
0B9
0C9
0D9
0E9
0F9
0G9
0H9
0I9
0J9
0K9
0L9
0M9
0N9
0O9
0P9
0Q9
0R9
0S9
0T9
0U9
0V9
0W9
0X9
0Y9
0Z9
0[9
0\9
0]9
0^9
0_9
0`9
0a9
0b9
0c9
0d9
0e9
0f9
0g9
0h9
0i9
0j9
0k9
0l9
0m9
0n9
0o9
0p9
0q9
0r9
0s9
0t9
0u9
0v9
0w9
0x9
0y9
0z9
0{9
0|9
0}9
0~9
0!:
0":
0#:
0$:
0%:
0&:
0':
0(:
0):
0*:
0+:
0,:
0-:
0.:
0/:
00:
01:
02:
03:
04:
05:
06:
07:
08:
09:
0::
0;:
0<:
0=:
0>:
0?:
0@:
0A:
0B:
0C:
0D:
0E:
0F:
0G:
0H:
0I:
0J:
0K:
0L:
0M:
0N:
0O:
0P:
0Q:
0R:
0S:
0T:
0U:
0V:
0W:
0X:
1Y:
0Z:
0[:
1\:
0]:
0^:
0_:
0`:
0a:
0b:
0c:
0d:
0e:
0f:
0g:
0h:
0i:
0j:
0k:
0l:
0m:
0n:
0o:
0p:
0q:
0r:
0s:
0t:
0u:
0v:
0w:
0x:
0y:
0z:
0{:
0|:
0}:
0~:
0!;
1";
0#;
0$;
0%;
0&;
0';
0(;
0);
0*;
0+;
0,;
0-;
0.;
0/;
00;
01;
02;
03;
04;
05;
06;
07;
08;
09;
0:;
0;;
0<;
0=;
0>;
0?;
0@;
0A;
0B;
0C;
0D;
0E;
0F;
0G;
0H;
0I;
0J;
0K;
0L;
0M;
0N;
0O;
0P;
0Q;
0R;
0S;
0T;
0U;
0V;
0W;
0X;
0Y;
0Z;
0[;
0\;
0];
0^;
0_;
0`;
0a;
0b;
0c;
0d;
0e;
0f;
0g;
0h;
0i;
0j;
0k;
0l;
0m;
0n;
0o;
0p;
0q;
0r;
0s;
0t;
0u;
0v;
0w;
0x;
0y;
0z;
0{;
0|;
0};
0~;
0!<
0"<
0#<
0$<
0%<
0&<
0'<
0(<
0)<
0*<
0+<
0,<
0-<
1.<
0/<
00<
01<
02<
03<
04<
05<
06<
07<
08<
09<
0:<
0;<
0<<
0=<
0><
0?<
0@<
0A<
0B<
0C<
0D<
0E<
0F<
0G<
0H<
0I<
0J<
0K<
0L<
0M<
0N<
0O<
0P<
0Q<
0R<
0S<
0T<
0U<
0V<
0W<
0X<
0Y<
0Z<
0[<
0\<
0]<
0^<
0_<
0`<
0a<
0b<
0c<
0d<
0e<
0f<
0g<
0h<
0i<
0j<
0k<
0l<
0m<
0n<
0o<
0p<
0q<
0r<
0s<
0t<
0u<
0v<
0w<
0x<
0y<
0z<
0{<
0|<
0}<
0~<
0!=
0"=
0#=
0$=
0%=
0&=
0'=
0(=
0)=
0*=
0+=
0,=
0-=
0.=
0/=
00=
01=
02=
03=
04=
05=
06=
07=
08=
09=
0:=
0;=
0<=
0==
0>=
0?=
0@=
0A=
0B=
0C=
0D=
0E=
0F=
0G=
0H=
0I=
0J=
0K=
0L=
0M=
0N=
0O=
0P=
0Q=
0R=
0S=
0T=
0U=
0V=
0W=
0X=
0Y=
0Z=
0[=
0\=
0]=
1^=
0_=
0`=
0a=
0b=
0c=
0d=
0e=
0f=
0g=
0h=
0i=
0j=
0k=
0l=
0m=
0n=
0o=
0p=
0q=
0r=
0s=
0t=
0u=
0v=
0w=
0x=
0y=
0z=
0{=
0|=
0}=
0~=
0!>
0">
0#>
0$>
0%>
0&>
0'>
0(>
0)>
0*>
0+>
0,>
0->
0.>
0/>
00>
01>
02>
03>
04>
05>
06>
07>
08>
09>
0:>
0;>
0<>
0=>
0>>
0?>
0@>
0A>
0B>
0C>
0D>
0E>
0F>
0G>
0H>
0I>
0J>
0K>
0L>
0M>
0N>
0O>
0P>
0Q>
0R>
0S>
0T>
0U>
0V>
0W>
0X>
0Y>
0Z>
0[>
0\>
0]>
0^>
0_>
0`>
0a>
0b>
0c>
0d>
0e>
0f>
0g>
0h>
0i>
0j>
0k>
0l>
0m>
0n>
0o>
0p>
0q>
0r>
0s>
0t>
0u>
0v>
0w>
0x>
0y>
0z>
0{>
0|>
0}>
0~>
0!?
0"?
0#?
0$?
0%?
0&?
0'?
0(?
0)?
0*?
0+?
0,?
0-?
0.?
0/?
00?
01?
02?
13?
04?
05?
06?
17?
08?
09?
0:?
0;?
0<?
0=?
0>?
0??
0@?
0A?
0B?
0C?
0D?
0E?
0F?
0G?
0H?
0I?
0J?
0K?
0L?
0M?
0N?
0O?
0P?
0Q?
0R?
0S?
0T?
0U?
0V?
0W?
0X?
0Y?
0Z?
0[?
0\?
0]?
0^?
0_?
0`?
0a?
0b?
0c?
0d?
0e?
0f?
0g?
0h?
0i?
0j?
0k?
0l?
0m?
0n?
0o?
0p?
0q?
0r?
0s?
0t?
0u?
0v?
0w?
0x?
0y?
0z?
0{?
0|?
0}?
0~?
0!@
0"@
0#@
0$@
0%@
0&@
0'@
0(@
0)@
0*@
0+@
0,@
0-@
0.@
0/@
00@
01@
02@
03@
04@
05@
06@
07@
08@
09@
0:@
0;@
0<@
0=@
0>@
0?@
0@@
0A@
0B@
0C@
0D@
0E@
0F@
0G@
0H@
0I@
0J@
0K@
0L@
0M@
0N@
0O@
0P@
0Q@
0R@
0S@
0T@
0U@
0V@
0W@
0X@
0Y@
0Z@
0[@
0\@
0]@
0^@
0_@
0`@
0a@
0b@
0c@
0d@
0e@
0f@
0g@
0h@
1i@
0j@
0k@
0l@
0m@
0n@
0o@
0p@
0q@
0r@
0s@
0t@
0u@
0v@
0w@
0x@
0y@
0z@
0{@
0|@
0}@
0~@
0!A
0"A
0#A
0$A
0%A
0&A
0'A
0(A
0)A
0*A
0+A
0,A
0-A
0.A
0/A
00A
01A
02A
03A
04A
05A
06A
07A
08A
09A
0:A
0;A
0<A
0=A
0>A
0?A
0@A
0AA
0BA
0CA
0DA
0EA
0FA
0GA
0HA
0IA
0JA
0KA
0LA
0MA
0NA
0OA
0PA
0QA
0RA
0SA
0TA
0UA
0VA
0WA
0XA
0YA
0ZA
0[A
0\A
0]A
0^A
0_A
0`A
0aA
0bA
0cA
0dA
0eA
0fA
0gA
0hA
0iA
0jA
0kA
0lA
0mA
0nA
0oA
0pA
0qA
0rA
0sA
0tA
0uA
0vA
0wA
0xA
0yA
0zA
0{A
0|A
0}A
0~A
0!B
0"B
0#B
0$B
0%B
0&B
0'B
0(B
0)B
0*B
0+B
0,B
0-B
0.B
0/B
00B
01B
02B
03B
04B
05B
06B
07B
08B
09B
0:B
1;B
0<B
0=B
1>B
0?B
0@B
0AB
0BB
0CB
0DB
0EB
0FB
0GB
0HB
0IB
0JB
0KB
0LB
0MB
0NB
0OB
0PB
0QB
0RB
0SB
0TB
0UB
0VB
0WB
0XB
0YB
0ZB
0[B
0\B
0]B
0^B
0_B
0`B
0aB
1bB
0cB
0dB
0eB
0fB
0gB
0hB
0iB
0jB
0kB
0lB
0mB
0nB
0oB
0pB
0qB
0rB
0sB
0tB
0uB
0vB
0wB
0xB
0yB
0zB
0{B
0|B
0}B
0~B
0!C
0"C
0#C
0$C
0%C
0&C
0'C
0(C
0)C
0*C
0+C
0,C
0-C
0.C
0/C
00C
01C
02C
03C
04C
05C
06C
07C
08C
09C
0:C
0;C
0<C
0=C
0>C
0?C
0@C
0AC
0BC
0CC
0DC
0EC
0FC
0GC
0HC
0IC
0JC
0KC
0LC
0MC
0NC
0OC
0PC
0QC
0RC
0SC
0TC
0UC
0VC
0WC
0XC
0YC
0ZC
0[C
0\C
0]C
0^C
0_C
0`C
0aC
0bC
0cC
0dC
0eC
0fC
0gC
0hC
0iC
0jC
0kC
0lC
0mC
0nC
0oC
0pC
0qC
0rC
1sC
0tC
0uC
0vC
0wC
0xC
0yC
0zC
0{C
0|C
0}C
0~C
0!D
0"D
0#D
0$D
0%D
0&D
0'D
0(D
0)D
0*D
0+D
0,D
0-D
0.D
0/D
00D
01D
02D
03D
04D
05D
06D
07D
08D
09D
0:D
0;D
0<D
0=D
0>D
0?D
0@D
0AD
0BD
0CD
0DD
0ED
0FD
0GD
0HD
0ID
0JD
0KD
0LD
0MD
0ND
0OD
0PD
0QD
0RD
0SD
0TD
0UD
0VD
0WD
0XD
0YD
0ZD
0[D
0\D
0]D
0^D
0_D
0`D
0aD
0bD
0cD
0dD
0eD
0fD
0gD
0hD
0iD
0jD
0kD
0lD
0mD
0nD
0oD
0pD
0qD
0rD
0sD
0tD
0uD
0vD
0wD
0xD
0yD
0zD
0{D
0|D
0}D
0~D
0!E
0"E
0#E
0$E
0%E
0&E
0'E
0(E
0)E
0*E
0+E
0,E
0-E
0.E
0/E
00E
01E
02E
03E
04E
05E
06E
07E
08E
09E
0:E
0;E
0<E
0=E
0>E
0?E
0@E
0AE
0BE
0CE
0DE
0EE
0FE
1GE
0HE
0IE
0JE
0KE
0LE
0ME
0NE
0OE
0PE
0QE
0RE
0SE
0TE
0UE
0VE
0WE
0XE
0YE
0ZE
0[E
0\E
0]E
0^E
0_E
0`E
0aE
0bE
0cE
0dE
0eE
0fE
0gE
0hE
0iE
0jE
0kE
0lE
0mE
0nE
0oE
0pE
0qE
0rE
0sE
0tE
0uE
0vE
0wE
0xE
0yE
0zE
0{E
0|E
0}E
0~E
0!F
0"F
0#F
0$F
0%F
0&F
0'F
0(F
0)F
0*F
0+F
0,F
0-F
0.F
0/F
00F
01F
02F
03F
04F
05F
06F
07F
08F
09F
0:F
0;F
0<F
0=F
0>F
0?F
0@F
0AF
0BF
0CF
0DF
0EF
0FF
0GF
0HF
0IF
0JF
0KF
0LF
0MF
0NF
0OF
0PF
0QF
0RF
0SF
0TF
0UF
0VF
0WF
0XF
0YF
0ZF
0[F
0\F
0]F
0^F
0_F
0`F
0aF
0bF
0cF
0dF
0eF
0fF
0gF
0hF
0iF
0jF
0kF
0lF
0mF
0nF
0oF
0pF
0qF
0rF
0sF
0tF
0uF
0vF
0wF
0xF
1yF
0zF
0{F
0|F
0}F
0~F
0!G
0"G
0#G
0$G
0%G
0&G
0'G
0(G
0)G
0*G
0+G
0,G
0-G
0.G
0/G
00G
01G
02G
03G
04G
05G
06G
07G
08G
09G
0:G
0;G
0<G
0=G
0>G
0?G
0@G
0AG
0BG
0CG
0DG
0EG
0FG
0GG
0HG
0IG
0JG
0KG
0LG
0MG
0NG
0OG
0PG
0QG
0RG
0SG
0TG
0UG
0VG
0WG
0XG
0YG
0ZG
0[G
0\G
0]G
0^G
0_G
0`G
0aG
0bG
0cG
0dG
0eG
0fG
0gG
0hG
0iG
0jG
0kG
0lG
0mG
0nG
0oG
0pG
0qG
0rG
0sG
0tG
0uG
0vG
0wG
0xG
0yG
0zG
0{G
0|G
0}G
0~G
0!H
0"H
0#H
0$H
0%H
0&H
0'H
0(H
0)H
0*H
0+H
0,H
0-H
0.H
0/H
00H
01H
02H
03H
04H
05H
06H
07H
08H
09H
0:H
0;H
0<H
0=H
0>H
0?H
0@H
0AH
0BH
0CH
0DH
0EH
0FH
0GH
0HH
0IH
0JH
0KH
0LH
0MH
0NH
1OH
0PH
0QH
0RH
0SH
0TH
0UH
0VH
0WH
0XH
0YH
0ZH
0[H
0\H
0]H
0^H
0_H
0`H
0aH
0bH
0cH
0dH
0eH
0fH
0gH
0hH
0iH
0jH
0kH
0lH
0mH
0nH
0oH
0pH
0qH
0rH
0sH
0tH
0uH
0vH
0wH
0xH
0yH
0zH
0{H
0|H
0}H
0~H
0!I
0"I
0#I
0$I
0%I
0&I
0'I
0(I
0)I
0*I
0+I
0,I
0-I
0.I
0/I
00I
01I
02I
03I
04I
05I
06I
07I
08I
09I
0:I
0;I
0<I
0=I
0>I
0?I
0@I
0AI
0BI
0CI
0DI
0EI
0FI
0GI
0HI
0II
0JI
0KI
0LI
0MI
0NI
0OI
0PI
0QI
0RI
0SI
0TI
0UI
0VI
0WI
0XI
0YI
0ZI
0[I
0\I
0]I
0^I
0_I
0`I
0aI
0bI
0cI
0dI
0eI
0fI
0gI
0hI
0iI
0jI
0kI
0lI
0mI
0nI
0oI
0pI
0qI
0rI
0sI
0tI
0uI
0vI
0wI
0xI
0yI
0zI
0{I
0|I
0}I
0~I
1!J
0"J
0#J
1$J
0%J
0&J
0'J
0(J
0)J
0*J
0+J
0,J
0-J
0.J
0/J
00J
01J
02J
03J
04J
05J
06J
07J
08J
09J
0:J
0;J
0<J
0=J
0>J
0?J
0@J
0AJ
0BJ
1CJ
0DJ
0EJ
0FJ
0GJ
0HJ
0IJ
0JJ
0KJ
0LJ
0MJ
0NJ
0OJ
0PJ
0QJ
0RJ
0SJ
0TJ
0UJ
0VJ
0WJ
0XJ
0YJ
0ZJ
0[J
0\J
0]J
0^J
0_J
0`J
0aJ
0bJ
0cJ
0dJ
0eJ
0fJ
0gJ
0hJ
0iJ
0jJ
0kJ
0lJ
0mJ
0nJ
0oJ
0pJ
0qJ
0rJ
0sJ
0tJ
0uJ
0vJ
0wJ
0xJ
0yJ
0zJ
0{J
0|J
0}J
0~J
0!K
0"K
0#K
0$K
0%K
0&K
0'K
0(K
0)K
0*K
0+K
0,K
0-K
0.K
0/K
00K
01K
02K
03K
04K
05K
06K
07K
08K
09K
0:K
0;K
0<K
0=K
0>K
0?K
0@K
0AK
0BK
0CK
0DK
0EK
0FK
0GK
0HK
0IK
0JK
0KK
0LK
0MK
0NK
0OK
0PK
0QK
0RK
0SK
1TK
0UK
0VK
0WK
0XK
0YK
0ZK
0[K
0\K
0]K
0^K
0_K
0`K
0aK
0bK
0cK
0dK
0eK
0fK
0gK
0hK
0iK
0jK
0kK
0lK
0mK
0nK
0oK
0pK
0qK
0rK
0sK
0tK
0uK
0vK
0wK
0xK
0yK
0zK
0{K
0|K
0}K
0~K
0!L
0"L
0#L
0$L
0%L
0&L
0'L
0(L
0)L
0*L
0+L
0,L
0-L
0.L
0/L
00L
01L
12L
03L
04L
05L
06L
07L
08L
09L
0:L
0;L
0<L
0=L
0>L
0?L
0@L
0AL
0BL
0CL
0DL
0EL
0FL
0GL
0HL
0IL
0JL
0KL
0LL
0ML
0NL
0OL
0PL
0QL
0RL
0SL
0TL
0UL
0VL
0WL
0XL
0YL
0ZL
0[L
0\L
0]L
0^L
0_L
0`L
0aL
0bL
0cL
0dL
0eL
0fL
0gL
0hL
0iL
0jL
0kL
0lL
0mL
0nL
0oL
0pL
0qL
0rL
0sL
0tL
0uL
0vL
0wL
0xL
0yL
0zL
0{L
0|L
0}L
0~L
0!M
0"M
0#M
0$M
0%M
0&M
0'M
0(M
0)M
0*M
0+M
0,M
0-M
0.M
0/M
00M
01M
02M
03M
04M
05M
06M
07M
08M
09M
0:M
0;M
0<M
1=M
0>M
0?M
0@M
0AM
0BM
0CM
0DM
0EM
0FM
0GM
0HM
0IM
0JM
0KM
0LM
0MM
0NM
0OM
0PM
0QM
0RM
0SM
0TM
0UM
0VM
0WM
0XM
0YM
0ZM
0[M
0\M
0]M
0^M
0_M
0`M
0aM
0bM
0cM
0dM
0eM
0fM
0gM
0hM
0iM
0jM
0kM
0lM
0mM
0nM
0oM
0pM
0qM
0rM
0sM
0tM
0uM
0vM
0wM
0xM
0yM
0zM
0{M
0|M
0}M
0~M
0!N
0"N
0#N
0$N
0%N
0&N
0'N
0(N
0)N
0*N
0+N
0,N
0-N
0.N
0/N
00N
01N
02N
03N
04N
05N
06N
07N
08N
09N
0:N
0;N
0<N
0=N
0>N
0?N
0@N
0AN
0BN
0CN
0DN
0EN
0FN
0GN
0HN
0IN
0JN
0KN
0LN
0MN
0NN
0ON
0PN
0QN
0RN
0SN
0TN
0UN
0VN
0WN
0XN
1YN
0ZN
0[N
0\N
0]N
0^N
0_N
0`N
0aN
0bN
0cN
0dN
0eN
0fN
0gN
0hN
0iN
0jN
0kN
0lN
0mN
0nN
0oN
0pN
0qN
0rN
0sN
0tN
0uN
0vN
0wN
0xN
0yN
0zN
0{N
0|N
0}N
0~N
0!O
0"O
0#O
0$O
0%O
0&O
0'O
0(O
0)O
0*O
0+O
0,O
0-O
0.O
0/O
00O
01O
02O
03O
04O
05O
06O
07O
08O
09O
0:O
0;O
0<O
0=O
0>O
0?O
0@O
0AO
0BO
0CO
0DO
0EO
0FO
0GO
0HO
0IO
0JO
0KO
0LO
0MO
0NO
0OO
0PO
0QO
0RO
0SO
0TO
0UO
0VO
0WO
0XO
0YO
0ZO
0[O
0\O
0]O
0^O
0_O
0`O
0aO
0bO
0cO
0dO
0eO
0fO
0gO
0hO
0iO
0jO
0kO
0lO
0mO
0nO
0oO
0pO
0qO
0rO
0sO
0tO
0uO
0vO
0wO
0xO
0yO
0zO
0{O
0|O
0}O
0~O
0!P
0"P
0#P
0$P
0%P
0&P
0'P
0(P
0)P
0*P
0+P
0,P
0-P
0.P
1/P
00P
01P
02P
03P
04P
05P
06P
07P
08P
09P
0:P
0;P
0<P
0=P
0>P
0?P
0@P
0AP
0BP
0CP
0DP
0EP
0FP
0GP
0HP
0IP
0JP
0KP
0LP
0MP
0NP
0OP
0PP
0QP
0RP
0SP
0TP
0UP
0VP
0WP
0XP
0YP
0ZP
0[P
0\P
0]P
0^P
0_P
0`P
0aP
0bP
0cP
0dP
0eP
0fP
0gP
0hP
0iP
0jP
0kP
0lP
0mP
0nP
0oP
0pP
0qP
0rP
0sP
0tP
0uP
0vP
0wP
0xP
0yP
0zP
0{P
0|P
0}P
0~P
0!Q
0"Q
0#Q
0$Q
0%Q
0&Q
0'Q
0(Q
0)Q
0*Q
0+Q
0,Q
0-Q
0.Q
0/Q
00Q
01Q
02Q
03Q
04Q
05Q
06Q
07Q
08Q
09Q
0:Q
0;Q
0<Q
0=Q
0>Q
0?Q
0@Q
0AQ
0BQ
0CQ
0DQ
0EQ
0FQ
0GQ
0HQ
0IQ
0JQ
0KQ
0LQ
0MQ
0NQ
0OQ
0PQ
0QQ
0RQ
0SQ
0TQ
0UQ
0VQ
0WQ
0XQ
0YQ
0ZQ
0[Q
0\Q
0]Q
0^Q
1_Q
0`Q
0aQ
1bQ
0cQ
0dQ
0eQ
0fQ
0gQ
0hQ
0iQ
0jQ
0kQ
0lQ
0mQ
0nQ
0oQ
0pQ
0qQ
0rQ
0sQ
0tQ
0uQ
0vQ
0wQ
0xQ
0yQ
0zQ
0{Q
0|Q
0}Q
0~Q
0!R
0"R
1#R
0$R
0%R
0&R
0'R
0(R
0)R
0*R
0+R
0,R
0-R
0.R
0/R
00R
01R
02R
03R
04R
05R
06R
07R
08R
09R
0:R
0;R
0<R
0=R
0>R
0?R
0@R
0AR
0BR
0CR
0DR
0ER
0FR
0GR
0HR
0IR
0JR
0KR
0LR
0MR
0NR
0OR
0PR
0QR
0RR
0SR
0TR
0UR
0VR
0WR
0XR
0YR
0ZR
0[R
0\R
0]R
0^R
0_R
0`R
0aR
0bR
0cR
0dR
0eR
0fR
0gR
0hR
0iR
0jR
0kR
0lR
0mR
0nR
0oR
0pR
0qR
0rR
0sR
0tR
0uR
0vR
0wR
0xR
0yR
0zR
0{R
0|R
0}R
0~R
0!S
0"S
0#S
0$S
0%S
0&S
0'S
0(S
0)S
0*S
0+S
0,S
0-S
0.S
0/S
00S
01S
02S
03S
14S
05S
06S
07S
08S
09S
0:S
0;S
0<S
0=S
0>S
0?S
0@S
0AS
0BS
0CS
0DS
0ES
0FS
0GS
0HS
0IS
0JS
0KS
0LS
0MS
0NS
0OS
0PS
0QS
0RS
0SS
0TS
0US
0VS
0WS
0XS
0YS
0ZS
0[S
0\S
0]S
0^S
0_S
0`S
0aS
0bS
0cS
0dS
0eS
0fS
0gS
0hS
0iS
0jS
0kS
0lS
0mS
0nS
0oS
0pS
0qS
0rS
0sS
0tS
0uS
0vS
0wS
0xS
0yS
0zS
0{S
0|S
0}S
0~S
0!T
0"T
0#T
0$T
0%T
0&T
0'T
0(T
0)T
0*T
0+T
0,T
0-T
0.T
0/T
00T
01T
02T
03T
04T
05T
06T
07T
08T
09T
0:T
0;T
0<T
0=T
0>T
0?T
0@T
0AT
0BT
0CT
0DT
0ET
0FT
0GT
0HT
0IT
0JT
0KT
0LT
0MT
0NT
0OT
0PT
0QT
0RT
0ST
0TT
0UT
0VT
0WT
0XT
0YT
0ZT
0[T
0\T
0]T
0^T
0_T
0`T
0aT
0bT
0cT
1dT
0eT
0fT
0gT
0hT
0iT
0jT
0kT
0lT
0mT
0nT
0oT
0pT
0qT
0rT
0sT
0tT
0uT
0vT
0wT
0xT
0yT
0zT
0{T
0|T
0}T
0~T
0!U
0"U
0#U
0$U
0%U
0&U
0'U
0(U
0)U
0*U
0+U
0,U
0-U
0.U
0/U
00U
01U
02U
03U
04U
05U
06U
07U
08U
09U
0:U
0;U
0<U
0=U
0>U
0?U
0@U
0AU
0BU
0CU
0DU
0EU
0FU
0GU
0HU
0IU
0JU
0KU
0LU
0MU
0NU
0OU
0PU
0QU
0RU
0SU
0TU
0UU
0VU
0WU
0XU
0YU
0ZU
0[U
0\U
0]U
0^U
0_U
0`U
0aU
0bU
0cU
0dU
0eU
0fU
0gU
0hU
0iU
0jU
0kU
0lU
0mU
0nU
0oU
0pU
0qU
0rU
0sU
0tU
0uU
0vU
0wU
0xU
0yU
0zU
0{U
0|U
0}U
0~U
0!V
0"V
0#V
0$V
0%V
0&V
0'V
0(V
0)V
0*V
0+V
0,V
0-V
0.V
0/V
00V
01V
02V
03V
04V
05V
06V
07V
08V
19V
0:V
0;V
0<V
0=V
0>V
0?V
0@V
0AV
0BV
0CV
0DV
0EV
0FV
0GV
0HV
0IV
0JV
0KV
0LV
0MV
0NV
0OV
0PV
0QV
0RV
0SV
0TV
0UV
0VV
0WV
0XV
0YV
0ZV
0[V
0\V
0]V
0^V
0_V
0`V
0aV
0bV
0cV
0dV
0eV
0fV
0gV
0hV
0iV
0jV
0kV
0lV
0mV
0nV
0oV
0pV
0qV
0rV
0sV
0tV
0uV
0vV
0wV
0xV
0yV
0zV
0{V
0|V
0}V
0~V
0!W
0"W
0#W
0$W
0%W
0&W
0'W
0(W
0)W
0*W
0+W
0,W
0-W
0.W
0/W
00W
01W
02W
03W
04W
05W
06W
07W
08W
09W
0:W
0;W
0<W
0=W
0>W
0?W
0@W
0AW
0BW
0CW
0DW
0EW
0FW
0GW
0HW
0IW
0JW
0KW
0LW
0MW
0NW
0OW
0PW
0QW
0RW
0SW
0TW
0UW
0VW
0WW
0XW
0YW
0ZW
0[W
0\W
0]W
0^W
0_W
0`W
0aW
0bW
0cW
0dW
0eW
0fW
0gW
0hW
1iW
0jW
0kW
0lW
0mW
0nW
0oW
0pW
0qW
0rW
0sW
0tW
0uW
0vW
0wW
0xW
0yW
0zW
0{W
0|W
0}W
0~W
0!X
0"X
0#X
0$X
0%X
0&X
0'X
0(X
0)X
0*X
0+X
0,X
1-X
1.X
0/X
00X
01X
02X
03X
04X
05X
06X
07X
08X
09X
0:X
0;X
0<X
0=X
0>X
0?X
0@X
0AX
0BX
0CX
0DX
0EX
0FX
0GX
0HX
0IX
0JX
0KX
0LX
0MX
0NX
0OX
0PX
0QX
0RX
0SX
0TX
0UX
0VX
0WX
0XX
0YX
0ZX
0[X
0\X
0]X
0^X
0_X
0`X
0aX
0bX
0cX
0dX
0eX
0fX
0gX
0hX
0iX
0jX
0kX
0lX
0mX
0nX
0oX
0pX
0qX
0rX
0sX
0tX
0uX
0vX
0wX
0xX
0yX
0zX
0{X
0|X
0}X
0~X
0!Y
0"Y
0#Y
0$Y
0%Y
0&Y
0'Y
0(Y
0)Y
0*Y
0+Y
0,Y
0-Y
0.Y
0/Y
00Y
01Y
02Y
03Y
04Y
05Y
06Y
07Y
08Y
09Y
0:Y
0;Y
0<Y
0=Y
0>Y
0?Y
1@Y
0AY
0BY
0CY
0DY
0EY
0FY
0GY
0HY
0IY
0JY
0KY
0LY
0MY
0NY
0OY
0PY
0QY
0RY
0SY
0TY
0UY
0VY
0WY
0XY
0YY
0ZY
0[Y
0\Y
0]Y
0^Y
0_Y
0`Y
0aY
0bY
0cY
0dY
0eY
0fY
0gY
0hY
0iY
0jY
0kY
0lY
0mY
0nY
0oY
0pY
0qY
0rY
0sY
0tY
0uY
0vY
0wY
0xY
0yY
0zY
0{Y
0|Y
0}Y
0~Y
0!Z
0"Z
0#Z
0$Z
0%Z
0&Z
0'Z
0(Z
0)Z
0*Z
0+Z
0,Z
0-Z
0.Z
0/Z
00Z
01Z
02Z
03Z
04Z
05Z
06Z
07Z
08Z
09Z
0:Z
0;Z
0<Z
0=Z
0>Z
0?Z
0@Z
0AZ
0BZ
0CZ
0DZ
0EZ
0FZ
0GZ
0HZ
0IZ
0JZ
0KZ
0LZ
0MZ
0NZ
0OZ
0PZ
0QZ
0RZ
0SZ
0TZ
0UZ
0VZ
0WZ
0XZ
0YZ
0ZZ
0[Z
0\Z
0]Z
0^Z
0_Z
0`Z
0aZ
0bZ
0cZ
0dZ
0eZ
0fZ
0gZ
0hZ
0iZ
0jZ
0kZ
0lZ
0mZ
0nZ
0oZ
1pZ
0qZ
0rZ
0sZ
0tZ
0uZ
0vZ
0wZ
0xZ
0yZ
0zZ
0{Z
0|Z
0}Z
0~Z
0![
0"[
0#[
0$[
0%[
0&[
0'[
0([
0)[
0*[
0+[
0,[
0-[
0.[
0/[
00[
01[
02[
03[
04[
05[
16[
07[
08[
19[
1:[
1;[
1<[
1=[
1>[
1?[
1@[
0A[
0B[
0C[
0D[
0E[
0F[
0G[
0H[
0I[
0J[
0K[
0L[
1M[
0N[
0O[
0P[
0Q[
0R[
0S[
0T[
0U[
0V[
0W[
0X[
0Y[
0Z[
0[[
0\[
0][
0^[
0_[
0`[
0a[
0b[
0c[
0d[
0e[
0f[
0g[
0h[
0i[
0j[
0k[
0l[
0m[
0n[
0o[
0p[
0q[
0r[
0s[
0t[
0u[
0v[
0w[
0x[
0y[
0z[
0{[
0|[
0}[
0~[
0!\
0"\
0#\
0$\
0%\
0&\
0'\
0(\
0)\
0*\
0+\
0,\
0-\
0.\
0/\
00\
01\
02\
03\
04\
05\
06\
07\
08\
09\
0:\
0;\
0<\
0=\
0>\
0?\
0@\
0A\
0B\
0C\
0D\
0E\
0F\
0G\
1H\
0I\
0J\
0K\
0L\
0M\
0N\
0O\
0P\
0Q\
0R\
0S\
0T\
0U\
0V\
0W\
0X\
0Y\
0Z\
0[\
0\\
0]\
0^\
0_\
0`\
0a\
0b\
0c\
0d\
0e\
0f\
0g\
0h\
0i\
0j\
0k\
0l\
0m\
0n\
0o\
0p\
0q\
1r\
0s\
0t\
0u\
0v\
0w\
0x\
1y\
0z\
0{\
0|\
0}\
0~\
0!]
1"]
0#]
0$]
0%]
0&]
0']
0(]
0)]
0*]
0+]
0,]
0-]
0.]
0/]
00]
01]
02]
03]
04]
05]
06]
07]
08]
09]
0:]
0;]
0<]
0=]
0>]
0?]
0@]
0A]
0B]
0C]
0D]
0E]
0F]
0G]
0H]
0I]
0J]
0K]
0L]
0M]
0N]
0O]
0P]
0Q]
0R]
0S]
0T]
0U]
0V]
0W]
0X]
0Y]
0Z]
0[]
0\]
0]]
0^]
0_]
0`]
0a]
0b]
0c]
0d]
0e]
0f]
0g]
0h]
0i]
0j]
0k]
0l]
0m]
0n]
0o]
0p]
0q]
0r]
0s]
0t]
0u]
0v]
0w]
0x]
xy]
xz]
0{]
0|]
0}]
0~]
0!^
0"^
0#^
0$^
0%^
0&^
0'^
0(^
0)^
0*^
0+^
0,^
0-^
0.^
1/^
00^
01^
02^
03^
04^
05^
06^
07^
08^
09^
1:^
0;^
0<^
0=^
0>^
0?^
0@^
0A^
0B^
0C^
0D^
1E^
0F^
0G^
0H^
0I^
0J^
0K^
0L^
0M^
0N^
0O^
1P^
0Q^
0R^
0S^
0T^
0U^
0V^
0W^
0X^
0Y^
0Z^
1[^
0\^
0]^
0^^
0_^
0`^
0a^
0b^
0c^
0d^
0e^
1f^
0g^
1~e
1!f
1"f
1#f
1$f
1%f
1&f
1'f
1(f
1)f
1*f
1+f
1,f
1-f
1.f
1/f
10f
11f
12f
13f
14f
15f
16f
17f
18f
19f
1:f
1;f
1<f
1=f
1>f
1?f
1@f
1Af
1Bf
1Cf
1Df
1=g
1>g
1?g
1@g
1Ag
1Bg
1Cg
1Dg
1Eg
1Fg
1Gg
1Hg
1Ig
1Jg
1Kg
1Lg
1Mg
1Ng
1Og
1Pg
1Qg
1Rg
1Sg
1Tg
1Ug
1Vg
1Wg
1Xg
1Yg
1Zg
1[g
1\g
1]g
1^g
1_g
1`g
1ag
1bg
1cg
1dg
1eg
1fg
1gg
1hg
1ig
1jg
1kg
1lg
1mg
1ng
1og
1pg
1qg
1rg
1sg
1tg
1ug
1vg
1wg
1xg
1yg
1zg
1{g
1|g
1}g
1~g
1!h
1"h
1#h
1$h
1%h
1&h
1'h
1(h
1)h
1*h
1+h
1,h
1-h
1.h
1/h
10h
11h
12h
13h
14h
15h
16h
17h
18h
19h
1:h
1;h
1<h
1=h
1>h
1?h
1@h
1Ah
1Bh
1Ch
1Dh
1Eh
1Fh
1Gh
1Hh
1Ih
1Jh
1Kh
1Lh
1Mh
1Nh
1Oh
1Ph
1Qh
1Rh
1Sh
1Th
1Uh
1Vh
1Wh
1Xh
1Yh
1Zh
1[h
1\h
1]h
1^h
1_h
1`h
1ah
1bh
1ch
1dh
1eh
1fh
1gh
1hh
1ih
1jh
1kh
1lh
1mh
1nh
1oh
1ph
1qh
1rh
1sh
1th
1uh
1vh
1wh
1xh
1yh
1zh
1{h
1|h
1}h
1~h
1!i
1"i
1#i
1$i
1%i
1&i
1'i
1(i
1)i
1*i
1ki
1li
1mi
1ni
1oi
1pi
1qi
1ri
1si
1ti
1ui
1vi
1wi
1xi
1yi
1zi
1{i
1|i
1}i
1~i
1!j
1"j
1#j
1$j
1%j
1&j
1'j
1(j
1)j
1*j
1+j
1,j
1-j
1.j
1/j
10j
11j
12j
13j
14j
15j
16j
17j
18j
19j
1:j
1;j
1<j
1=j
1>j
1?j
1@j
1Aj
1Bj
1Cj
1Dj
1Ej
1Fj
1Gj
1Hj
1Ij
1Jj
1Kj
1Lj
1Mj
1Nj
1Oj
1Pj
1Qj
1Rj
1Sj
1Tj
1Uj
1Vj
1Wj
1Xj
1Yj
1Zj
1[j
1\j
1]j
1^j
1_j
1`j
1aj
1bj
1cj
1dj
1ej
1fj
1gj
1hj
1ij
1jj
1kj
1lj
1mj
1nj
1oj
1pj
1qj
1rj
1sj
1tj
1uj
1vj
1wj
1xj
1yj
1zj
1{j
1|j
1}j
1~j
1!k
1"k
1#k
1$k
1%k
1&k
1'k
1(k
1)k
1*k
1+k
1,k
1-k
1.k
1/k
10k
11k
12k
13k
14k
15k
16k
17k
18k
19k
1:k
1;k
1<k
1=k
1>k
1?k
1@k
1Ak
1Bk
1Ck
1Dk
1Ek
1Fk
1Gk
1Hk
1Ik
1Jk
1Kk
1Lk
1Mk
1Nk
1Ok
1Pk
1Qk
1Rk
1Sk
1Tk
1Uk
1Vk
1Wk
1Xk
1Yk
1Zk
1[k
1\k
1]k
1^k
1_k
1`k
1ak
1bk
1ck
1dk
1ek
1fk
1gk
1hk
1ik
1jk
1kk
1lk
1mk
1nk
1ok
1pk
1qk
1rk
1sk
1tk
1uk
1vk
1wk
1xk
1yk
1zk
1{k
1|k
1}k
1~k
1!l
1"l
1#l
1$l
1%l
1&l
1'l
1(l
1)l
1*l
1+l
1,l
1-l
1.l
1/l
10l
01l
12l
13l
14l
15l
06l
17l
18l
19l
1:l
1;l
1<l
1=l
1>l
1?l
1@l
1Al
1Bl
1Cl
1Dl
1El
1Fl
1Gl
1Hl
1Il
1Jl
1Kl
1Ll
1Ml
1Nl
1Ol
1Pl
1Ql
1Rl
1Sl
1Tl
1Ul
1Vl
1Wl
1Xl
1Yl
1Zl
1[l
1\l
1]l
1^l
1_l
0`l
1al
1bl
1cl
1dl
1el
1fl
1gl
1hl
1il
1jl
1kl
1ll
1ml
1nl
1ol
1pl
1ql
1rl
1sl
1tl
1ul
1vl
1wl
1xl
1yl
1zl
1{l
1|l
1}l
1~l
1!m
1"m
1#m
1$m
1%m
1&m
1'm
1(m
1)m
1*m
1+m
1,m
1-m
1.m
1/m
10m
11m
12m
13m
04m
15m
16m
17m
18m
19m
1:m
1;m
1<m
1=m
1>m
1?m
1@m
1Am
1Bm
1Cm
1Dm
1Em
1Fm
1Gm
1Hm
1Im
1Jm
1Km
1Lm
1Mm
1Nm
1Om
1Pm
1Qm
1Rm
1Sm
1Tm
1Um
1Vm
1Wm
1Xm
1Ym
1Zm
1[m
1\m
1]m
0^m
1_m
1`m
1am
1bm
1;o
0<o
1=o
1>o
1?o
1@o
1Ao
1Bo
1Co
1Do
1Bq
1cq
1dq
1eq
1fq
1gq
1hq
1iq
1jq
1kq
1lq
1mq
1nq
1oq
1pq
1qq
1rq
1sq
1tq
1uq
1vq
1wq
1xq
1yq
1zq
1{q
1|q
1}q
1~q
1!r
1"r
1#r
1$r
1%r
1&r
1'r
1(r
1)r
1*r
1+r
1,r
1-r
1.r
1/r
10r
11r
12r
13r
04r
05r
06r
07r
08r
09r
0:r
1;r
1<r
1=r
1>r
1?r
1@r
0Ar
1Br
1Cr
1Dr
1Er
1Fr
1Gr
1Hr
1Ir
1Jr
1Kr
1Lr
1Mr
1Nr
1Or
1Pr
1Qr
1Rr
1Sr
1Tr
1Ur
1Vr
1Wr
1Xr
1Yr
1Zr
1[r
1\r
1]r
1^r
1_r
1`r
1ar
1br
1cr
1dr
1er
1fr
1gr
1hr
1ir
1jr
1kr
1lr
1mr
1nr
1or
1pr
1qr
1rr
1sr
1tr
1ur
1vr
1wr
1xr
1yr
1zr
1{r
0|r
1}r
1~r
1!s
1"s
1#s
1$s
1%s
1&s
1's
1(s
1)s
1*s
0+s
1,s
1-s
1.s
1/s
10s
11s
12s
13s
04s
15s
16s
17s
18s
19s
1:s
1;s
0<s
1=s
1>s
1?s
1@s
1As
1Bs
1Cs
0Ds
1Es
1Fs
1Gs
1Hs
1Is
1Js
1Ks
1Ls
1Ms
1Ns
1Os
1Ps
1Qs
1Rs
1Ss
1Ts
1Us
1Vs
1Ws
1Xs
1Ys
1Zs
1[s
1\s
1]s
1^s
1_s
1`s
1as
1bs
1cs
0ds
1es
1fs
1gs
1hs
1is
1js
1ks
1ls
1ms
0ns
xos
xps
1qs
1rs
1ss
1ts
1us
1vs
0ws
1xs
1ys
1zs
0{s
1|s
1}s
1~s
0!t
0"t
0#t
1$t
0%t
1&t
0't
1(t
0)t
1*t
0+t
1,t
0-t
1.t
1/t
10t
11t
12t
13t
14t
15t
16t
17t
18t
19t
1:t
1;t
1<t
1=t
1>t
1?t
1@t
1At
1Bt
1Ct
1Dt
1Et
1Ft
1Gt
1Ht
1It
1Jt
1Kt
1Lt
1Mt
1Nt
0Ot
1Pt
1Qt
1Rt
1St
1Tt
1Ut
1Vt
1Wt
1Xt
1Yt
1Zt
1[t
1\t
1]t
1^t
1_t
1`t
1at
1bt
1ct
1dt
1et
1ft
1gt
1ht
1it
1jt
1kt
1lt
1mt
1nt
1ot
1pt
1qt
1rt
1st
1tt
1ut
1vt
1wt
1xt
1yt
1zt
1{t
1|t
1}t
1~t
1!u
1"u
1#u
1$u
1%u
1&u
1'u
1(u
1)u
1*u
1+u
1,u
1-u
1.u
1/u
10u
11u
12u
13u
14u
15u
16u
17u
18u
19u
1:u
1;u
1<u
1=u
1>u
1?u
1@u
1Au
1Bu
1Cu
1Du
1Eu
1Fu
1Gu
1Hu
1Iu
1Ju
1Ku
1Lu
1Mu
1Nu
1Ou
1Pu
1Qu
1Ru
1Su
1Tu
1Uu
1Vu
1Wu
1Xu
1Yu
1Zu
1[u
1\u
1]u
1^u
1_u
1`u
1au
1bu
1cu
1du
1eu
1fu
1gu
1hu
1iu
1ju
1ku
1lu
1mu
1nu
1ou
1pu
1qu
1ru
1su
1tu
1uu
1vu
1wu
1xu
1yu
1zu
1{u
1|u
1}u
1~u
1!v
1"v
1#v
1$v
1%v
1&v
1'v
1(v
1)v
1*v
1+v
1,v
1-v
1.v
1/v
10v
11v
12v
13v
14v
15v
16v
17v
18v
19v
1:v
1;v
1<v
1=v
1>v
1?v
1@v
1Av
1Bv
1Cv
1Dv
1Ev
1Fv
1Gv
1Hv
1Iv
1Jv
1Kv
1Lv
1Mv
1Nv
1Ov
1Pv
1Qv
1Rv
1Sv
1Tv
1Uv
1Vv
1Wv
1Xv
1Yv
1Zv
1[v
1\v
1]v
1^v
1_v
1`v
1av
1bv
1cv
1dv
1ev
1fv
1gv
1hv
1iv
1jv
1kv
1lv
1mv
1nv
1ov
1pv
1qv
1rv
1sv
1tv
1uv
1vv
1wv
1xv
1yv
1zv
1{v
1|v
1}v
1~v
1!w
1"w
1#w
1$w
1%w
1&w
1'w
1(w
1)w
1*w
1+w
1,w
1-w
1.w
1/w
10w
11w
12w
13w
14w
15w
16w
17w
18w
19w
1:w
1;w
1<w
1=w
1>w
1?w
1@w
1Aw
1Bw
1Cw
1Dw
1Ew
1Fw
1Gw
1Hw
1Iw
1Jw
1Kw
1Lw
1Mw
1Nw
1Ow
1Pw
1Qw
1Rw
1Sw
1Tw
1Uw
1Vw
1Ww
1Xw
1Yw
1Zw
1[w
1\w
1]w
1^w
1_w
1`w
1aw
1bw
1cw
1dw
1ew
1fw
1gw
1hw
1iw
1jw
1kw
1lw
1mw
1nw
1ow
1pw
1qw
1rw
1sw
1tw
1uw
1vw
1ww
1xw
1yw
1zw
1{w
1|w
1}w
1~w
1!x
1"x
1#x
1$x
1%x
1&x
1'x
1(x
1)x
1*x
1+x
1,x
1-x
1.x
1/x
10x
11x
12x
13x
14x
15x
16x
17x
18x
19x
1:x
1;x
1<x
1=x
1>x
1?x
1@x
1Ax
1Bx
1Cx
1Dx
1Ex
1Fx
1Gx
1Hx
1Ix
1Jx
1Kx
1Lx
1Mx
1Nx
1Ox
1Px
1Qx
1Rx
1Sx
1Tx
1Ux
1Vx
1Wx
1Xx
1Yx
1Zx
1[x
1\x
1]x
1^x
1_x
1`x
1ax
1bx
1cx
1dx
1ex
1fx
1gx
1hx
1ix
1jx
1kx
1lx
1mx
1nx
1ox
1px
1qx
1rx
1sx
1tx
1ux
1vx
1wx
1xx
1yx
1zx
1{x
1|x
1}x
1~x
1!y
1"y
1#y
1$y
1%y
1&y
1'y
1(y
1)y
1*y
1+y
1,y
1-y
1.y
1/y
10y
11y
12y
13y
14y
15y
16y
17y
18y
19y
1:y
1;y
1<y
1=y
1>y
1?y
1@y
1Ay
1By
1Cy
1Dy
1Ey
1Fy
1Gy
1Hy
1Iy
1Jy
1Ky
1Ly
1My
1Ny
1Oy
1Py
1Qy
1Ry
1Sy
1Ty
1Uy
1Vy
1Wy
1Xy
1Yy
1Zy
1[y
1\y
1]y
1^y
1_y
1`y
1ay
1by
1cy
1dy
1ey
1fy
1gy
1hy
1iy
1jy
1ky
1ly
1my
1ny
1oy
1py
1qy
1ry
1sy
1ty
1uy
1vy
1wy
1xy
1yy
1zy
1{y
1|y
1}y
1~y
1!z
1"z
1#z
1$z
1%z
1&z
1'z
1(z
1)z
1*z
1+z
1,z
1-z
1.z
1/z
10z
11z
12z
13z
14z
15z
16z
17z
18z
19z
1:z
1;z
1<z
1=z
1>z
1?z
1@z
1Az
1Bz
1Cz
1Dz
1Ez
1Fz
1Gz
1Hz
1Iz
1Jz
1Kz
1Lz
1Mz
1Nz
1Oz
1Pz
1Qz
1Rz
1Sz
1Tz
1Uz
1Vz
1Wz
1Xz
1Yz
1Zz
1[z
1\z
1]z
1^z
1_z
1`z
1az
1bz
1cz
1dz
1ez
1fz
1gz
1hz
1iz
1jz
1kz
1lz
1mz
1nz
1oz
1pz
1qz
1rz
1sz
1tz
1uz
1vz
1wz
1xz
1yz
1zz
1{z
1|z
1}z
1~z
1!{
1"{
1#{
1${
1%{
1&{
1'{
1({
1){
1*{
1+{
1,{
1-{
1.{
1/{
10{
11{
12{
13{
14{
15{
16{
17{
18{
19{
1:{
1;{
1<{
1={
1>{
1?{
1@{
1A{
1B{
1C{
1D{
1E{
1F{
1G{
1H{
1I{
1J{
1K{
1L{
1M{
1N{
1O{
1P{
1Q{
1R{
1S{
1T{
1U{
1V{
1W{
1X{
1Y{
1Z{
1[{
1\{
1]{
1^{
1_{
1`{
1a{
1b{
1c{
1d{
1e{
1f{
1g{
1h{
1i{
1j{
1k{
1l{
1m{
1n{
1o{
1p{
1q{
1r{
1s{
1t{
1u{
1v{
1w{
1x{
1y{
1z{
1{{
1|{
1}{
1~{
1!|
1"|
1#|
1$|
1%|
1&|
1'|
1(|
1)|
1*|
1+|
1,|
1-|
1.|
1/|
10|
11|
12|
13|
14|
15|
16|
17|
18|
19|
1:|
1;|
1<|
1=|
1>|
1?|
1@|
1A|
1B|
1C|
1D|
1E|
1F|
1G|
1H|
1I|
1J|
1K|
1L|
1M|
1N|
1O|
1P|
1Q|
1R|
1S|
1T|
1U|
1V|
1W|
1X|
1Y|
1Z|
1[|
1\|
1]|
1^|
1_|
1`|
1a|
1b|
1c|
1d|
1e|
1f|
1g|
1h|
1i|
1j|
1k|
1l|
1m|
1n|
1o|
1p|
1q|
1r|
1s|
1t|
1u|
1v|
1w|
1x|
1y|
1z|
1{|
1||
1}|
1~|
1!}
1"}
1#}
1$}
1%}
1&}
1'}
1(}
1)}
1*}
1+}
1,}
1-}
1.}
1/}
10}
11}
12}
13}
14}
15}
16}
17}
18}
19}
1:}
1;}
1<}
1=}
1>}
1?}
1@}
1A}
1B}
1C}
1D}
1E}
1F}
1G}
1H}
1I}
1J}
1K}
1L}
1M}
1N}
1O}
1P}
1Q}
1R}
1S}
1T}
1U}
1V}
1W}
1X}
1Y}
1Z}
1[}
1\}
1]}
1^}
1_}
1`}
1a}
1b}
1c}
1d}
1e}
1f}
1g}
1h}
1i}
1j}
1k}
1l}
1m}
1n}
1o}
1p}
1q}
1r}
1s}
1t}
1u}
1v}
1w}
1x}
1y}
1z}
1{}
1|}
1}}
1~}
1!~
1"~
1#~
1$~
1%~
1&~
1'~
1(~
1)~
1*~
1+~
1,~
1-~
1.~
1/~
10~
11~
12~
13~
14~
15~
16~
17~
18~
19~
1:~
1;~
1<~
1=~
1>~
1?~
1@~
1A~
1B~
1C~
1D~
1E~
1F~
1G~
1H~
1I~
1J~
1K~
1L~
1M~
1N~
1O~
1P~
1Q~
1R~
1S~
1T~
1U~
1V~
1W~
1X~
1Y~
1Z~
1[~
1\~
1]~
1^~
1_~
1`~
1a~
1b~
1c~
1d~
1e~
1f~
1g~
1h~
1i~
1j~
1k~
1l~
1m~
1n~
1o~
1p~
1q~
1r~
1s~
1t~
1u~
1v~
1w~
1x~
1y~
1z~
1{~
1|~
1}~
1~~
1!!!
1"!!
1#!!
1$!!
1%!!
1&!!
1'!!
1(!!
1)!!
1*!!
1+!!
1,!!
1-!!
1.!!
1/!!
10!!
11!!
12!!
13!!
14!!
15!!
16!!
17!!
18!!
19!!
1:!!
1;!!
1<!!
1=!!
1>!!
1?!!
1@!!
1A!!
1B!!
1C!!
1D!!
1E!!
1F!!
1G!!
1H!!
1I!!
1J!!
1K!!
1L!!
1M!!
1N!!
1O!!
1P!!
1Q!!
1R!!
1S!!
1T!!
1U!!
1V!!
1W!!
1X!!
1Y!!
1Z!!
1[!!
1\!!
1]!!
1^!!
1_!!
1`!!
1a!!
1b!!
1c!!
1d!!
1e!!
1f!!
1g!!
1h!!
1i!!
1j!!
1k!!
1l!!
1m!!
1n!!
1o!!
1p!!
1q!!
1r!!
1s!!
1t!!
1u!!
1v!!
1w!!
1x!!
1y!!
1z!!
1{!!
1|!!
1}!!
1~!!
1!"!
1""!
1#"!
1$"!
1%"!
1&"!
1'"!
1("!
1)"!
1*"!
1+"!
1,"!
1-"!
1."!
1/"!
10"!
11"!
12"!
13"!
14"!
15"!
16"!
17"!
18"!
19"!
1:"!
1;"!
1<"!
1="!
1>"!
1?"!
1@"!
1A"!
1B"!
1C"!
1D"!
1E"!
1F"!
1G"!
1H"!
1I"!
1J"!
1K"!
1L"!
1M"!
1N"!
1O"!
1P"!
1Q"!
1R"!
1S"!
1T"!
1U"!
1V"!
1W"!
1X"!
1Y"!
1Z"!
1["!
1\"!
1]"!
1^"!
1_"!
1`"!
1a"!
1b"!
1c"!
1d"!
1e"!
1f"!
1g"!
1h"!
1i"!
1j"!
1k"!
1l"!
1m"!
1n"!
1o"!
1p"!
1q"!
1r"!
1s"!
1t"!
1u"!
1v"!
1w"!
1x"!
1y"!
1z"!
1{"!
1|"!
1}"!
1~"!
1!#!
1"#!
1##!
1$#!
1%#!
1&#!
1'#!
1(#!
1)#!
1*#!
1+#!
1,#!
1-#!
1.#!
1/#!
10#!
11#!
12#!
13#!
14#!
15#!
16#!
17#!
18#!
19#!
1:#!
1;#!
1<#!
1=#!
1>#!
1?#!
1@#!
1A#!
1B#!
1C#!
1D#!
1E#!
1F#!
1G#!
1H#!
1I#!
1J#!
1K#!
1L#!
1M#!
1N#!
1O#!
1P#!
1Q#!
1R#!
1S#!
1T#!
1U#!
1V#!
1W#!
1X#!
1Y#!
1Z#!
1[#!
1\#!
1]#!
1^#!
1_#!
1`#!
1a#!
1b#!
1c#!
1d#!
1e#!
1f#!
1g#!
1h#!
1i#!
1j#!
1k#!
1l#!
1m#!
1n#!
1o#!
1p#!
1q#!
1r#!
1s#!
1t#!
1u#!
1v#!
1w#!
1x#!
1y#!
1z#!
1{#!
1|#!
1}#!
1~#!
1!$!
1"$!
1#$!
1$$!
1%$!
1&$!
1'$!
1($!
1)$!
1*$!
1+$!
1,$!
1-$!
1.$!
1/$!
10$!
11$!
12$!
13$!
14$!
15$!
16$!
17$!
18$!
19$!
1:$!
1;$!
1<$!
1=$!
1>$!
1?$!
1@$!
1A$!
1B$!
1C$!
1D$!
1E$!
1F$!
1G$!
1H$!
1I$!
1J$!
1K$!
1L$!
1M$!
1N$!
1O$!
1P$!
1Q$!
1R$!
1S$!
1T$!
1U$!
1V$!
1W$!
1X$!
1Y$!
1Z$!
1[$!
1\$!
1]$!
1^$!
1_$!
1`$!
1a$!
1b$!
1c$!
1d$!
1e$!
1f$!
1g$!
1h$!
1i$!
1j$!
1k$!
1l$!
1m$!
1n$!
1o$!
1p$!
1q$!
1r$!
1s$!
1t$!
1u$!
1v$!
1w$!
1x$!
1y$!
1z$!
1{$!
1|$!
1}$!
1~$!
1!%!
1"%!
1#%!
1$%!
1%%!
1&%!
1'%!
1(%!
1)%!
1*%!
1+%!
1,%!
1-%!
1.%!
1/%!
10%!
11%!
12%!
13%!
14%!
15%!
16%!
17%!
18%!
19%!
1:%!
1;%!
1<%!
1=%!
1>%!
1?%!
1@%!
1A%!
1B%!
1C%!
1D%!
1E%!
1F%!
1G%!
1H%!
1I%!
1J%!
1K%!
1L%!
1M%!
1N%!
1O%!
1P%!
1Q%!
1R%!
1S%!
1T%!
1U%!
1V%!
1W%!
1X%!
1Y%!
1Z%!
1[%!
1\%!
1]%!
1^%!
1_%!
1`%!
1a%!
1b%!
1c%!
1d%!
1e%!
1f%!
1g%!
1h%!
1i%!
1j%!
1k%!
1l%!
1m%!
1n%!
1o%!
1p%!
1q%!
1r%!
1s%!
1t%!
1u%!
1v%!
1w%!
1x%!
1y%!
1z%!
1{%!
1|%!
1}%!
1~%!
1!&!
1"&!
1#&!
1$&!
1%&!
1&&!
1'&!
1(&!
1)&!
1*&!
1+&!
1,&!
1-&!
1.&!
1/&!
10&!
11&!
12&!
13&!
14&!
15&!
16&!
17&!
18&!
19&!
1:&!
1;&!
1<&!
1=&!
1>&!
1?&!
1@&!
1A&!
1B&!
1C&!
1D&!
1E&!
1F&!
1G&!
1H&!
1I&!
1J&!
1K&!
1L&!
1M&!
1N&!
1O&!
1P&!
1Q&!
1R&!
1S&!
1T&!
1U&!
1V&!
1W&!
1X&!
1Y&!
1Z&!
1[&!
1\&!
1]&!
1^&!
1_&!
1`&!
1a&!
1b&!
1c&!
1d&!
1e&!
1f&!
1g&!
1h&!
1i&!
1j&!
1k&!
1l&!
1m&!
1n&!
1o&!
1p&!
1q&!
1r&!
1s&!
1t&!
1u&!
1v&!
1w&!
1x&!
1y&!
1z&!
1{&!
1|&!
1}&!
1~&!
1!'!
1"'!
1#'!
1$'!
1%'!
1&'!
1''!
1('!
1)'!
1*'!
1+'!
1,'!
1-'!
1.'!
1/'!
10'!
11'!
12'!
13'!
14'!
15'!
16'!
17'!
18'!
19'!
1:'!
1;'!
1<'!
1='!
1>'!
1?'!
1@'!
1A'!
1B'!
1C'!
1D'!
1E'!
1F'!
1G'!
1H'!
1I'!
1J'!
1K'!
1L'!
1M'!
1N'!
1O'!
1P'!
1Q'!
1R'!
1S'!
1T'!
1U'!
1V'!
1W'!
1X'!
1Y'!
1Z'!
1['!
1\'!
1]'!
1^'!
1_'!
1`'!
1a'!
1b'!
1c'!
1d'!
1e'!
1f'!
1g'!
1h'!
1i'!
1j'!
1k'!
1l'!
1m'!
1n'!
1o'!
1p'!
1q'!
1r'!
1s'!
1t'!
1u'!
1v'!
1w'!
1x'!
1y'!
1z'!
1{'!
1|'!
1}'!
1~'!
1!(!
1"(!
1#(!
1$(!
1%(!
1&(!
1'(!
1((!
1)(!
1*(!
1+(!
1,(!
1-(!
1.(!
1/(!
10(!
11(!
12(!
13(!
14(!
15(!
16(!
17(!
18(!
19(!
1:(!
1;(!
1<(!
1=(!
1>(!
1?(!
1@(!
1A(!
1B(!
1C(!
1D(!
1E(!
1F(!
1G(!
1H(!
1I(!
1J(!
1K(!
1L(!
1M(!
1N(!
1O(!
1P(!
1Q(!
1R(!
1S(!
1T(!
1U(!
1V(!
1W(!
1X(!
1Y(!
1Z(!
1[(!
1\(!
1](!
1^(!
1_(!
1`(!
1a(!
1b(!
1c(!
1d(!
1e(!
1f(!
1g(!
1h(!
1i(!
1j(!
1k(!
1l(!
1m(!
1n(!
1o(!
1p(!
1q(!
1r(!
1s(!
1t(!
1u(!
1v(!
1w(!
1x(!
1y(!
1z(!
1{(!
1|(!
1}(!
1~(!
1!)!
1")!
1#)!
1$)!
1%)!
1&)!
1')!
1()!
1))!
1*)!
1+)!
1,)!
1-)!
1.)!
1/)!
10)!
11)!
12)!
13)!
14)!
15)!
16)!
17)!
18)!
19)!
1:)!
1;)!
1<)!
1=)!
1>)!
1?)!
1@)!
1A)!
1B)!
1C)!
1D)!
1E)!
1F)!
1G)!
1H)!
1I)!
1J)!
1K)!
1L)!
1M)!
1N)!
1O)!
1P)!
1Q)!
1R)!
1S)!
1T)!
1U)!
1V)!
1W)!
1X)!
1Y)!
1Z)!
1[)!
1\)!
1])!
1^)!
1_)!
1`)!
1a)!
1b)!
1c)!
1d)!
1e)!
1f)!
1g)!
1h)!
1i)!
1j)!
1k)!
1l)!
1m)!
1n)!
1o)!
1p)!
1q)!
1r)!
1s)!
1t)!
1u)!
1v)!
1w)!
1x)!
1y)!
1z)!
1{)!
1|)!
1})!
1~)!
1!*!
1"*!
1#*!
1$*!
1%*!
1&*!
1'*!
1(*!
1)*!
1**!
1+*!
1,*!
1-*!
1.*!
1/*!
10*!
11*!
12*!
13*!
14*!
15*!
16*!
17*!
18*!
19*!
1:*!
1;*!
1<*!
1=*!
1>*!
1?*!
1@*!
1A*!
1B*!
1C*!
1D*!
1E*!
1F*!
1G*!
1H*!
1I*!
1J*!
1K*!
1L*!
1M*!
1N*!
1O*!
1P*!
1Q*!
1R*!
1S*!
1T*!
1U*!
1V*!
1W*!
1X*!
1Y*!
1Z*!
1[*!
1\*!
1]*!
1^*!
1_*!
1`*!
1a*!
1b*!
1c*!
1d*!
1e*!
1f*!
1g*!
1h*!
1i*!
1j*!
1k*!
1l*!
1m*!
1n*!
1o*!
1p*!
1q*!
1r*!
1s*!
1t*!
1u*!
1v*!
1w*!
1x*!
1y*!
1z*!
1{*!
1|*!
1}*!
1~*!
1!+!
1"+!
1#+!
1$+!
1%+!
1&+!
1'+!
1(+!
1)+!
1*+!
1++!
1,+!
1-+!
1.+!
1/+!
10+!
11+!
12+!
13+!
14+!
15+!
16+!
17+!
18+!
19+!
1:+!
1;+!
1<+!
1=+!
1>+!
1?+!
1@+!
1A+!
1B+!
1C+!
1D+!
1E+!
1F+!
1G+!
1H+!
1I+!
1J+!
1K+!
1L+!
1M+!
1N+!
1O+!
1P+!
1Q+!
1R+!
1S+!
1T+!
1U+!
1V+!
1W+!
1X+!
1Y+!
1Z+!
1[+!
1\+!
1]+!
1^+!
1_+!
1`+!
1a+!
1b+!
1c+!
1d+!
1e+!
1f+!
1g+!
1h+!
1i+!
1j+!
1k+!
1l+!
1m+!
1n+!
1o+!
1p+!
1q+!
1r+!
1s+!
1t+!
1u+!
1v+!
1w+!
1x+!
1y+!
1z+!
1{+!
1|+!
1}+!
1~+!
1!,!
1",!
1#,!
1$,!
1%,!
1&,!
1',!
1(,!
1),!
1*,!
1+,!
1,,!
1-,!
1.,!
1/,!
10,!
11,!
12,!
13,!
14,!
15,!
16,!
17,!
18,!
19,!
1:,!
1;,!
1<,!
1=,!
1>,!
1?,!
1@,!
1A,!
1B,!
1C,!
1D,!
1E,!
1F,!
1G,!
1H,!
1I,!
1J,!
1K,!
1L,!
1M,!
1N,!
1O,!
1P,!
1Q,!
1R,!
1S,!
1T,!
1U,!
1V,!
1W,!
1X,!
1Y,!
1Z,!
1[,!
1\,!
1],!
1^,!
1_,!
1`,!
1a,!
1b,!
1c,!
1d,!
1e,!
1f,!
1g,!
1h,!
1i,!
1j,!
1k,!
1l,!
1m,!
1n,!
1o,!
1p,!
1q,!
1r,!
1s,!
1t,!
1u,!
1v,!
1w,!
1x,!
1y,!
1z,!
1{,!
1|,!
1},!
1~,!
1!-!
1"-!
1#-!
1$-!
1%-!
1&-!
1'-!
1(-!
1)-!
1*-!
1+-!
1,-!
1--!
1.-!
1/-!
10-!
11-!
12-!
13-!
14-!
15-!
16-!
17-!
18-!
19-!
1:-!
1;-!
1<-!
1=-!
1>-!
1?-!
1@-!
1A-!
1B-!
1C-!
1D-!
1E-!
1F-!
1G-!
1H-!
1I-!
1J-!
1K-!
1L-!
1M-!
1N-!
1O-!
1P-!
1Q-!
1R-!
1S-!
1T-!
1U-!
1V-!
1W-!
1X-!
1Y-!
1Z-!
1[-!
1\-!
1]-!
1^-!
1_-!
1`-!
1a-!
1b-!
1c-!
1d-!
1e-!
1f-!
1g-!
1h-!
1i-!
1j-!
1k-!
1l-!
1m-!
1n-!
1o-!
1p-!
1q-!
1r-!
1s-!
1t-!
1u-!
1v-!
1w-!
1x-!
1y-!
1z-!
1{-!
1|-!
1}-!
1~-!
1!.!
1".!
1#.!
1$.!
1%.!
1&.!
1'.!
1(.!
1).!
1*.!
1+.!
1,.!
1-.!
1..!
1/.!
10.!
11.!
12.!
13.!
14.!
15.!
16.!
17.!
18.!
19.!
1:.!
1;.!
1<.!
1=.!
1>.!
1?.!
1@.!
1A.!
1B.!
1C.!
1D.!
1E.!
1F.!
1G.!
1H.!
1I.!
1J.!
1K.!
1L.!
1M.!
1N.!
1O.!
1P.!
1Q.!
1R.!
1S.!
1T.!
1U.!
1V.!
1W.!
1X.!
1Y.!
1Z.!
1[.!
1\.!
1].!
1^.!
1_.!
1`.!
1a.!
1b.!
1c.!
1d.!
1e.!
1f.!
1g.!
1h.!
1i.!
1j.!
1k.!
1l.!
1m.!
1n.!
1o.!
1p.!
1q.!
1r.!
1s.!
1t.!
1u.!
1v.!
1w.!
1x.!
1y.!
1z.!
1{.!
1|.!
1}.!
1~.!
1!/!
1"/!
1#/!
1$/!
1%/!
1&/!
1'/!
1(/!
1)/!
1*/!
1+/!
1,/!
1-/!
1./!
1//!
10/!
11/!
12/!
13/!
14/!
15/!
16/!
17/!
18/!
19/!
1:/!
1;/!
1</!
1=/!
1>/!
1?/!
1@/!
1A/!
1B/!
1C/!
1D/!
1E/!
1F/!
1G/!
1H/!
1I/!
1J/!
1K/!
1L/!
1M/!
1N/!
1O/!
1P/!
1Q/!
1R/!
1S/!
1T/!
1U/!
1V/!
1W/!
1X/!
1Y/!
1Z/!
1[/!
1\/!
1]/!
1^/!
1_/!
1`/!
1a/!
1b/!
1c/!
1d/!
1e/!
1f/!
1g/!
1h/!
1i/!
1j/!
1k/!
1l/!
1m/!
1n/!
1o/!
1p/!
1q/!
1r/!
1s/!
1t/!
1u/!
1v/!
1w/!
1x/!
1y/!
1z/!
1{/!
1|/!
1}/!
1~/!
1!0!
1"0!
1#0!
1$0!
1%0!
1&0!
1'0!
1(0!
1)0!
1*0!
1+0!
1,0!
1-0!
1.0!
1/0!
100!
110!
120!
130!
140!
150!
160!
170!
180!
190!
1:0!
1;0!
1<0!
1=0!
1>0!
1?0!
1@0!
1A0!
1B0!
1C0!
1D0!
1E0!
1F0!
1G0!
1H0!
1I0!
1J0!
1K0!
1L0!
1M0!
1N0!
1O0!
1P0!
1Q0!
1R0!
1S0!
1T0!
1U0!
1V0!
1W0!
1X0!
1Y0!
1Z0!
1[0!
1\0!
1]0!
1^0!
1_0!
1`0!
1a0!
1b0!
1c0!
1d0!
1e0!
1f0!
1g0!
1h0!
1i0!
1j0!
1k0!
1l0!
1m0!
1n0!
1o0!
1p0!
1q0!
1r0!
1s0!
1t0!
1u0!
1v0!
1w0!
1x0!
1y0!
1z0!
1{0!
1|0!
1}0!
1~0!
1!1!
1"1!
1#1!
1$1!
1%1!
1&1!
1'1!
1(1!
1)1!
1*1!
1+1!
1,1!
1-1!
1.1!
1/1!
101!
111!
121!
131!
141!
151!
161!
171!
181!
191!
1:1!
1;1!
1<1!
1=1!
1>1!
1?1!
1@1!
1A1!
1B1!
1C1!
1D1!
1E1!
1F1!
1G1!
1H1!
1I1!
1J1!
1K1!
1L1!
1M1!
1N1!
1O1!
1P1!
1Q1!
1R1!
1S1!
1T1!
1U1!
1V1!
1W1!
1X1!
1Y1!
1Z1!
1[1!
1\1!
1]1!
1^1!
1_1!
1`1!
1a1!
1b1!
1c1!
1d1!
1e1!
1f1!
1g1!
1h1!
1i1!
1j1!
1k1!
1l1!
1m1!
1n1!
1o1!
1p1!
1q1!
1r1!
1s1!
1t1!
1u1!
1v1!
1w1!
1x1!
1y1!
1z1!
1{1!
1|1!
1}1!
1~1!
1!2!
1"2!
1#2!
1$2!
1%2!
1&2!
1'2!
1(2!
1)2!
1*2!
1+2!
1,2!
1-2!
1.2!
1/2!
102!
112!
122!
132!
142!
152!
162!
172!
182!
192!
1:2!
1;2!
1<2!
1=2!
1>2!
1?2!
1@2!
1A2!
1B2!
1C2!
1D2!
1E2!
1F2!
1G2!
1H2!
1I2!
1J2!
1K2!
1L2!
1M2!
1N2!
1O2!
1P2!
1Q2!
1R2!
1S2!
1T2!
1U2!
1V2!
1W2!
1X2!
1Y2!
1Z2!
1[2!
1\2!
1]2!
1^2!
1_2!
1`2!
1a2!
1b2!
1c2!
1d2!
1e2!
1f2!
1g2!
1h2!
1i2!
1j2!
1k2!
1l2!
1m2!
1n2!
1o2!
1p2!
1q2!
1r2!
1s2!
1t2!
1u2!
1v2!
1w2!
1x2!
1y2!
1z2!
1{2!
1|2!
1}2!
1~2!
1!3!
1"3!
1#3!
1$3!
1%3!
1&3!
1'3!
1(3!
1)3!
1*3!
1+3!
1,3!
1-3!
1.3!
1/3!
103!
113!
123!
133!
143!
153!
163!
173!
183!
193!
1:3!
1;3!
1<3!
1=3!
1>3!
1?3!
1@3!
1A3!
1B3!
1C3!
1D3!
1E3!
1F3!
1G3!
1H3!
1I3!
1J3!
1K3!
1L3!
1M3!
1N3!
1O3!
0P3!
1Q3!
1R3!
1S3!
1T3!
1U3!
1V3!
1W3!
1X3!
1Y3!
1Z3!
1[3!
1\3!
1]3!
1^3!
1_3!
1`3!
1a3!
1b3!
1c3!
1d3!
1e3!
1f3!
1g3!
1h3!
1i3!
1j3!
1k3!
1l3!
1m3!
1n3!
1o3!
1p3!
1q3!
1r3!
1s3!
1t3!
1u3!
1v3!
1w3!
1x3!
1y3!
1z3!
1{3!
1|3!
1}3!
1~3!
1!4!
1"4!
1#4!
1$4!
1%4!
1&4!
1'4!
1(4!
1)4!
1*4!
1+4!
1,4!
1-4!
1.4!
1/4!
104!
114!
124!
134!
144!
154!
164!
174!
184!
194!
1:4!
1;4!
1<4!
1=4!
1>4!
1?4!
1@4!
1A4!
1B4!
1C4!
1D4!
1E4!
1F4!
1G4!
1H4!
1I4!
1J4!
1K4!
1L4!
1M4!
1N4!
1O4!
1P4!
1Q4!
1R4!
1S4!
1T4!
1U4!
1V4!
1W4!
1X4!
1Y4!
1Z4!
1[4!
1\4!
1]4!
1^4!
1_4!
1`4!
1a4!
1b4!
1c4!
1d4!
1e4!
1f4!
1g4!
1h4!
1i4!
1j4!
1k4!
1l4!
1m4!
1n4!
1o4!
1p4!
1q4!
1r4!
1s4!
1t4!
1u4!
1v4!
1w4!
1x4!
1y4!
1z4!
1{4!
1|4!
1}4!
1~4!
1!5!
1"5!
1#5!
1$5!
1%5!
1&5!
1'5!
1(5!
1)5!
1*5!
1+5!
1,5!
1-5!
1.5!
1/5!
105!
115!
125!
135!
145!
155!
165!
175!
185!
195!
1:5!
1;5!
1<5!
1=5!
1>5!
1?5!
1@5!
1A5!
1B5!
1C5!
1D5!
1E5!
1F5!
1G5!
1H5!
1I5!
1J5!
1K5!
1L5!
1M5!
1N5!
1O5!
1P5!
1Q5!
1R5!
1S5!
1T5!
1U5!
1V5!
1W5!
1X5!
1Y5!
1Z5!
1[5!
1\5!
1]5!
1^5!
1_5!
1`5!
1a5!
1b5!
1c5!
1d5!
1e5!
1f5!
1g5!
1h5!
1i5!
1j5!
1k5!
1l5!
1m5!
1n5!
1o5!
1p5!
1q5!
1r5!
1s5!
1t5!
1u5!
1v5!
1w5!
1x5!
1y5!
1z5!
1{5!
1|5!
1}5!
1~5!
1!6!
1"6!
1#6!
1$6!
1%6!
1&6!
1'6!
1(6!
1)6!
1*6!
1+6!
1,6!
1-6!
1.6!
1/6!
106!
116!
126!
136!
146!
156!
166!
176!
186!
196!
1:6!
1;6!
1<6!
1=6!
1>6!
1?6!
1@6!
1A6!
1B6!
1C6!
1D6!
1E6!
1F6!
1G6!
1H6!
1I6!
1J6!
1K6!
1L6!
1M6!
1N6!
1O6!
1P6!
1Q6!
1R6!
1S6!
1T6!
1U6!
1V6!
1W6!
1X6!
1Y6!
1Z6!
1[6!
1\6!
1]6!
1^6!
1_6!
1`6!
1a6!
1b6!
1c6!
1d6!
1e6!
1f6!
1g6!
1h6!
1i6!
1j6!
1k6!
1l6!
1m6!
1n6!
1o6!
1p6!
1q6!
1r6!
1s6!
1t6!
1u6!
1v6!
1w6!
1x6!
1y6!
1z6!
1{6!
1|6!
1}6!
1~6!
1!7!
1"7!
1#7!
1$7!
1%7!
1&7!
1'7!
1(7!
1)7!
1*7!
1+7!
1,7!
1-7!
1.7!
1/7!
107!
117!
127!
137!
147!
157!
167!
177!
187!
197!
1:7!
1;7!
1<7!
1=7!
1>7!
1?7!
1@7!
1A7!
1B7!
1C7!
1D7!
1E7!
1F7!
1G7!
1H7!
1I7!
1J7!
1K7!
1L7!
1M7!
1N7!
1O7!
1P7!
1Q7!
1R7!
1S7!
1T7!
1U7!
1V7!
1W7!
1X7!
1Y7!
1Z7!
1[7!
1\7!
1]7!
1^7!
1_7!
1`7!
1a7!
1b7!
1c7!
1d7!
1e7!
1f7!
1g7!
1h7!
1i7!
1j7!
1k7!
1l7!
1m7!
1n7!
1o7!
1p7!
1q7!
1r7!
1s7!
1t7!
1u7!
1v7!
1w7!
1x7!
1y7!
1z7!
1{7!
1|7!
1}7!
1~7!
1!8!
1"8!
1#8!
1$8!
1%8!
1&8!
1'8!
1(8!
1)8!
1*8!
1+8!
1,8!
1-8!
1.8!
1/8!
108!
118!
128!
138!
148!
158!
168!
178!
188!
198!
1:8!
1;8!
1<8!
1=8!
1>8!
1?8!
1@8!
1A8!
1B8!
1C8!
1D8!
1E8!
1F8!
1G8!
1H8!
1I8!
1J8!
1K8!
1L8!
1M8!
1N8!
1O8!
1P8!
1Q8!
1R8!
1S8!
1T8!
1U8!
1V8!
1W8!
1X8!
1Y8!
1Z8!
1[8!
1\8!
1]8!
1^8!
1_8!
1`8!
1a8!
1b8!
1c8!
1d8!
1e8!
1f8!
1g8!
1h8!
1i8!
1j8!
1k8!
1l8!
1m8!
1n8!
1o8!
1p8!
1q8!
1r8!
1s8!
1t8!
1u8!
1v8!
1w8!
1x8!
1y8!
1z8!
1{8!
1|8!
1}8!
1~8!
1!9!
1"9!
1#9!
1$9!
1%9!
1&9!
1'9!
1(9!
1)9!
1*9!
1+9!
1,9!
1-9!
1.9!
1/9!
109!
119!
129!
139!
149!
159!
169!
179!
189!
199!
1:9!
1;9!
1<9!
1=9!
1>9!
1?9!
1@9!
1A9!
1B9!
1C9!
1D9!
1E9!
1F9!
1G9!
1H9!
1I9!
1J9!
1K9!
1L9!
1M9!
1N9!
1O9!
1P9!
1Q9!
1R9!
1S9!
1T9!
1U9!
1V9!
1W9!
1X9!
1Y9!
1Z9!
1[9!
1\9!
1]9!
1^9!
1_9!
1`9!
1a9!
1b9!
1c9!
1d9!
1e9!
1f9!
1g9!
1h9!
1i9!
1j9!
1k9!
1l9!
1m9!
1n9!
1o9!
1p9!
1q9!
1r9!
1s9!
1t9!
1u9!
1v9!
1w9!
1x9!
1y9!
1z9!
1{9!
1|9!
1}9!
1~9!
1!:!
1":!
1#:!
1$:!
1%:!
1&:!
1':!
1(:!
1):!
1*:!
1+:!
1,:!
1-:!
1.:!
1/:!
10:!
11:!
12:!
13:!
14:!
15:!
16:!
17:!
18:!
19:!
1::!
1;:!
1<:!
1=:!
1>:!
1?:!
1@:!
1A:!
1B:!
1C:!
1D:!
1E:!
1F:!
1G:!
1H:!
1I:!
1J:!
1K:!
1L:!
1M:!
1N:!
1O:!
1P:!
1Q:!
1R:!
1S:!
1T:!
1U:!
1V:!
1W:!
1X:!
1Y:!
1Z:!
1[:!
1\:!
1]:!
1^:!
1_:!
1`:!
1a:!
1b:!
1c:!
1d:!
1e:!
1f:!
1g:!
1h:!
1i:!
1j:!
1k:!
1l:!
1m:!
1n:!
1o:!
1p:!
1q:!
1r:!
1s:!
1t:!
1u:!
1v:!
1w:!
1x:!
1y:!
1z:!
1{:!
1|:!
1}:!
1~:!
1!;!
1";!
1#;!
1$;!
1%;!
1&;!
1';!
1(;!
1);!
1*;!
1+;!
1,;!
1-;!
1.;!
1/;!
10;!
11;!
12;!
13;!
14;!
15;!
16;!
17;!
18;!
19;!
1:;!
1;;!
1<;!
1=;!
1>;!
1?;!
1@;!
1A;!
1B;!
1C;!
1D;!
1E;!
1F;!
1G;!
1H;!
1I;!
1J;!
1K;!
1L;!
1M;!
1N;!
1O;!
1P;!
1Q;!
1R;!
1S;!
1T;!
1U;!
1V;!
1W;!
1X;!
1Y;!
1Z;!
1[;!
1\;!
1];!
1^;!
1_;!
1`;!
1a;!
1b;!
1c;!
1d;!
1e;!
1f;!
1g;!
1h;!
1i;!
1j;!
1k;!
1l;!
1m;!
1n;!
1o;!
1p;!
1q;!
1r;!
1s;!
1t;!
1u;!
1v;!
1w;!
1x;!
1y;!
1z;!
1{;!
1|;!
1};!
1~;!
1!<!
1"<!
1#<!
1$<!
1%<!
1&<!
1'<!
1(<!
1)<!
1*<!
1+<!
1,<!
1-<!
1.<!
1/<!
10<!
11<!
12<!
13<!
14<!
15<!
16<!
17<!
18<!
19<!
1:<!
1;<!
1<<!
1=<!
1><!
1?<!
1@<!
1A<!
1B<!
1C<!
1D<!
1E<!
1F<!
1G<!
1H<!
1I<!
1J<!
1K<!
1L<!
1M<!
1N<!
1O<!
1P<!
1Q<!
1R<!
1S<!
1T<!
1U<!
1V<!
1W<!
1X<!
1Y<!
1Z<!
1[<!
1\<!
1]<!
1^<!
1_<!
1`<!
1a<!
1b<!
1c<!
1d<!
1e<!
1f<!
1g<!
1h<!
1i<!
1j<!
1k<!
1l<!
1m<!
1n<!
1o<!
1p<!
1q<!
1r<!
1s<!
1t<!
1u<!
1v<!
1w<!
1x<!
1y<!
1z<!
1{<!
1|<!
1}<!
1~<!
1!=!
1"=!
1#=!
1$=!
1%=!
1&=!
1'=!
1(=!
1)=!
1*=!
1+=!
1,=!
1-=!
1.=!
1/=!
10=!
11=!
12=!
13=!
14=!
15=!
16=!
17=!
18=!
19=!
1:=!
1;=!
1<=!
1==!
1>=!
1?=!
1!
1U
xV
0W
1r!
0S#
$end
#20000
0!
0]#
0b*
1ns
#40000
1!
1]#
1b*
0ns
1cc
1hc
1kc
1jc
1ic
1uc
1rc
1j`
17e
18e
19e
1:e
1;e
1<e
15e
14e
13e
12e
11e
10e
1/e
1.e
1-e
1,e
1+e
1*e
1)e
1(e
1'e
1&e
1%e
1$e
1#e
1"e
1!e
1~d
1}d
1|d
1#b
16e
1{e
1=e
0xn
0`q
0qn
0<g
0Yn
0Zn
0[n
0\n
0]n
0^n
0_n
0`n
0an
0bn
0cn
0dn
0en
0fn
0gn
0hn
0in
0jn
0kn
0ln
0mn
0nn
0on
0pn
0wn
0vn
0un
0tn
0sn
0rn
0@q
0Wi
0Zi
0Ni
0Oi
0Pi
0Mi
1"+
15+
1x\
1M-
0"]
0Y+
1R,
1Y,
1)-
1/-
15-
0S7
1`=
07?
1N[
1O[
1g^
0c*
1s\
1l*
1m*
1$+
1++
1-+
13+
1j\
x(^
x,r
1ds
0;o
0Er
0.t
1{s
0xr
1ws
0ek
0fk
0gk
0fl
0gl
14m
06k
1V)
1t\
1_,
16-
0O[
0:[
x1^
0r\
x)^
x,^
x-^
x/^
0es
1A&
x(r
19r
1Er
15"
1<(
1v\
0:*
1:[
01^
0;[
x:^
1[$
18r
1(r
09r
0h&
1K#
xo'
xm'
xl'
xi'
0<(
0r!
1;[
1:^
0<[
xw#
xy#
xz#
x}#
0[$
17r
08r
x^
x[
xZ
xX
0K#
xv'
1<[
0=[
x~#
16r
07r
x_
1v'
1=[
0>[
1~#
15r
06r
1_
1>[
0?[
14r
05r
1?[
0@[
04r
1@[
0h'
09*
0m#
0g&
0H!
0U
1h'
19*
1m#
1g&
1H!
1U
#60000
0!
0]#
0b*
1ns
#80000
1!
1]#
1b*
0ns
1"d
1&d
1bc
0cc
1:_
1u^
1zc
1c`
1tc
1xc
1``
1vc
1r^
1]`
1[`
1$d
0{e
1ze
1v^
0_q
1`q
0gi
01q
03q
0[i
06q
0]i
0Yi
09q
0_i
0no
0ii
0ei
1c+
1q\
1)+
0_,
1s,
0y,
0M-
12+
1uC
1b,
1q3
1K[
1%+
1a+
1c*
0s\
0t\
1d*
0l*
0m*
0t*
0$+
1*+
0-+
1.+
03+
0j\
x&^
x0r
1Ot
1es
0ds
0qs
0Bo
0Is
0<r
0Ks
16k
16l
07l
0rs
1Y(
1W)
0V)
1()
1&)
1g'
1](
1`*
1H)
1E)
1Z(
1e*
1t\
0d*
1z,
1&6
1r3
1r\
0v\
x*^
x+^
0es
0cs
1l$
1@&
0A&
1o%
1q%
1n#
1h$
10'
1t%
1w%
1k$
0e*
0;r
0?r
1+
1*
1'
05"
14"
1'#
1%#
1I!
1W
1f"
1c"
1o\
1v\
1cs
x'^
09[
0o\
1:r
x.r
xk'
xj'
18(
16(
x.^
0:[
x{#
x|#
1_$
1a$
19r
x]
x\
1Q#
1O#
0;[
18r
xn'
0<[
xx#
17r
xY
0=[
16r
0>[
15r
0?[
14r
0@[
0h'
09*
0m#
0g&
0H!
0U
#100000
0!
0]#
0b*
1ns
#120000
1!
1]#
1b*
0ns
0"d
1W_
0&d
1[_
19_
1cc
0:_
1;a
0zc
1Q_
12a
1yc
1b`
0xc
1O_
1sc
1/a
0vc
1U_
18a
0]`
1Bb
1\`
1@b
1}a
1+a
1!b
1L_
0#b
0$d
1Y_
1^a
1{e
1<a
0`q
0wf
0/p
1gi
1<g
0"p
08g
02q
13q
0+p
1[i
0Xi
0%p
1]i
08q
0^i
0'p
1_i
1no
0mo
01p
1ii
0-p
1ei
1s*
0c+
1o*
0q\
1:?
1,+
1AB
0z,
1#-
0)-
0/-
05-
0uC
1-9
12<
18D
0b,
1|,
1jE
1@G
1pH
1EJ
1uK
1JM
1~N
1PP
1%R
1US
1*U
1ZV
11X
1aY
0g^
0%+
0a+
1k\
0c*
1s\
1m*
1v*
1w*
0~*
0*+
0++
0.+
1j\
1ds
1qs
1Bo
1;o
0Js
1Ks
1ek
1fk
1gk
0hk
1rs
1V)
1w)
1&*
1'*
1(*
1)*
1**
1+*
1,*
1-*
1.*
1/*
10*
11*
12*
13*
14*
15*
1')
0&)
1N)
1{)
1})
1%*
1L)
1#*
1F)
1J)
1!*
1u)
1y)
0t\
1d*
1n\
06-
0&6
1,5
0r\
1es
1A&
1`&
1S&
1R&
1Q&
1P&
1O&
1N&
1M&
1L&
1K&
1J&
1I&
1H&
1G&
1F&
1E&
1D&
1p%
0q%
1x%
1\&
1Z&
1T&
1z%
1V&
1v%
1|%
1X&
1b&
1^&
1e*
0Br
1?r
15"
1B!
1@!
1>!
1<!
1:!
18!
16!
14!
13!
12!
11!
10!
1/!
1.!
1-!
1,!
1+!
1*!
1)!
1(!
1'!
1&!
1%!
1$!
0'#
1&#
1<"
1:"
18"
1e"
0v\
0cs
1:*
0'^
1o\
1.r
1h&
17(
06(
1r!
0.^
1`$
0a$
0Q#
1P#
0n'
0x#
0Y
#140000
0!
0]#
0b*
1ns
#160000
1!
1]#
1b*
0ns
0W_
1ac
1&d
0[_
0bc
0cc
1:_
1Ya
1mc
1pc
0jc
1vd
0Q_
1ld
0yc
1P_
0tc
11a
0O_
0sc
1a`
1id
0U_
1sd
0Bb
0\`
1Ab
0[`
1Ze
1*a
0+a
1Ed
1~a
0!b
1\e
1Wa
1Ua
1Sa
1Qa
0L_
1Oa
1rb
1Na
1Ma
1pb
1La
1Ka
1nb
1Ja
1Ia
1lb
1Ha
1Ga
1Fa
1Ea
1hb
1Da
1Ca
1fb
1Ba
1Aa
1$d
0Y_
1[a
1\a
1ye
0^a
0{e
0ze
1wd
0Tn
1_q
1`q
1wf
0^q
0uf
0tf
1/p
0gi
0Zf
0[f
0\f
0]f
0^f
0_f
0`f
0af
0bf
0cf
0df
0ef
0ff
0gf
0hf
1"p
0jf
0lf
0nf
0pf
09o
09g
0"n
07o
11q
12q
0Pn
1+p
0Fn
07q
1Xi
1%p
1Yi
0&p
1^i
0In
1'p
0Sn
1Oi
0Ui
0Ri
0rf
0no
11p
0ii
1-p
0s*
1u\
0o*
1q\
1{*
1Y3
1r4
0m+
1>2
0V3
1o3
1F[
0"+
0`+
1b+
1F,
1tC
0x\
0:?
1m@
1_,
0s,
1y,
1M-
0AB
1z,
0#-
1)-
1/-
15-
1/+
0-9
02<
08D
1A+
0|,
0jE
0@G
0pH
0EJ
0uK
0JM
0~N
0PP
0%R
0US
0*U
0ZV
01X
0aY
0k\
0q3
0K[
0e*
1f*
x0^
1c*
0s\
1t\
0d*
1l*
1t*
1x*
1$+
1++
1-+
13+
0Ot
0es
0ds
x*r
1cs
1Is
1<r
1Js
0ek
0fk
0gk
1hk
06k
06l
17l
0I8!
0/m
0jk
11l
0`k
1^m
0Ul
0&l
08m
0W)
0V)
1X)
0w)
0&*
0'*
0(*
0)*
0**
0+*
0,*
0-*
0.*
0/*
00*
01*
02*
03*
04*
05*
0()
0')
1a*
0N)
0{)
0})
0%*
1^*
1G)
0L)
0#*
1K)
1"*
1[*
0J)
0!*
0u)
0y)
1e*
0f*
0t\
1g*
0n\
1<6
1A2
0Y3
1p3
0z,
16-
0,5
0r3
0o\
x4^
x7^
x8^
x9^
1r\
1v\
0as
1es
0cs
0@&
0A&
1?&
0`&
0S&
0R&
0Q&
0P&
0O&
0N&
0M&
0L&
0K&
0J&
0I&
0H&
0G&
0F&
0E&
0D&
0o%
0p%
11'
0x%
0\&
0Z&
0T&
1,'
1u%
0z%
0V&
1{%
1W&
1/'
0|%
0X&
0b&
0^&
0g*
1;r
1Br
0ik
1&l
0Uk
0Ns
05"
04"
13"
0B!
0@!
0>!
0<!
0:!
08!
17!
06!
04!
03!
02!
01!
00!
0/!
0.!
0-!
0,!
0+!
0*!
0)!
0(!
0'!
0&!
0%!
0$!
0&#
0%#
1S#
0<"
1;"
0:"
08"
14
11
1d"
16*
07*
1o\
0v\
1l\
1as
1J[
19[
1f&
0e&
0l\
0:r
1u!
0t!
xu'
xt'
xs'
xp'
08(
07(
1:[
x!$
x"$
x#$
x&$
0_$
0`$
09r
xe
xb
xa
x`
0P#
0O#
1;[
08r
1<[
07r
1=[
06r
1>[
05r
1?[
04r
1@[
1h'
19*
1m#
1g&
1H!
1U
#180000
0!
0]#
0b*
1ns
1O,
1'-
0mk
0kl
0R,
0<6
0)-
0o3
1jk
1gk
1Ns
1gl
0_,
0J[
06-
0p3
1ik
#200000
1!
1]#
1b*
0ns
1"d
18_
1[_
09_
1cc
0:_
0Ya
1oc
0u^
1zc
0P_
1tc
0b`
1kd
1xc
0a`
10a
1vc
0j`
1k`
1s^
0Ab
0@b
1Dd
0}a
1[e
1+a
0Ed
0~a
0\e
0Wa
0Ua
0Sa
1Ra
0Qa
0Oa
0rb
1Vd
0Na
0Ma
0pb
1Td
0La
0Ka
0nb
1Rd
0Ja
0Ia
0lb
1Pd
0Ha
0Ga
0Fa
0Ea
0hb
1Ld
0Da
1gb
0Ca
0fb
1Jd
0Ba
0Aa
1#b
1Y_
0[a
0\a
1^a
1{e
1]a
0v^
1q^
1l^
1i^
0vf
0`q
0wf
1uf
1tf
0/p
0<g
1Zf
1[f
0'n
1\f
1]f
0)n
1^f
1_f
1`f
1af
0-n
1bf
1cf
0/n
1df
1ef
01n
1ff
1gf
03n
1hf
1jf
0kf
1lf
1nf
1pf
19o
19g
1"n
08o
18g
0!n
0Io
0Aq
1@q
0[i
17q
0]i
0Hn
18q
0Yi
1&p
0_i
0Ti
1rf
1no
1mo
01p
0lo
0ei
1%+
1a+
1c+
1n\
0&^
0q\
0>2
1o3
0o4
1*5
0F[
0m@
1s,
0y,
16-
0M-
0,+
0A+
1S+
0/+
1T7
18?
0`=
0N[
1O[
1b,
1P7
14?
06[
1LE
1RH
1WK
1]N
1dQ
1qZ
1iT
1jW
1g^
1k\
1q3
1K[
0c*
1s\
0l*
0m*
1y*
0$+
0-+
1.+
03+
0j\
1ds
0Is
0<r
0;o
0jr
0sr
0ar
0}r
0gq
0eq
0oq
0mq
1+t
0~s
0zs
0Ks
0Er
1.t
1xr
0Lr
0Fr
16k
16l
07l
1/m
0;l
1`l
0jk
1`k
10r
0rs
0qs
0Bo
1R)
1O)
1^(
0Y(
1V)
1w)
1\(
0G)
1\*
0F)
0K)
0"*
0Z(
1u)
1t\
0*^
0+^
0A2
1p3
0r4
1+5
1z,
x;^
0;[
xH^
0O[
0:[
x1^
1&6
0T7
08?
xS^
xR^
x^^
x]^
x|]
x$^
x~]
x"^
1r3
0r\
0es
1~%
1#&
1g$
0l$
1A&
1`&
1i$
0u%
1.'
0v%
0{%
0W&
0k$
1b&
0;r
xfq
xdq
xnq
xlq
1Lr
1Fr
0?r
x(r
19r
1Er
xtq
18r
x"r
0:l
1Ul
0ik
1Uk
1A"
1>"
0+
0*
1(
1&
15"
1B!
1@!
07!
0e"
0d"
13
0;"
1X*
1V*
1Z*
1T*
1R*
1P*
1N*
1L*
1<(
1B(
1=(
1v\
0:*
x?^
xB^
xC^
xD^
0<[
xL^
xO^
xP^
01^
x:^
x'^
1:[
0;^
0H^
xW^
xX^
xZ^
x[^
xb^
xc^
xe^
xf^
09[
x&^
1k&
1m&
1i&
1o&
1q&
1s&
1u&
1w&
1[$
1U$
1Z$
x0r
1:r
1tq
1"r
09r
x.r
1(r
17r
0h&
1C
1A
1?
1=
1;
19
17
15
1K#
1J#
1E#
18(
xd'
xb'
xf'
x`'
0B(
0=(
16(
0<(
0k'
0j'
0r!
0=[
1:^
1;[
0?^
0B^
0C^
0D^
0L^
0O^
1P^
0:[
x*^
x+^
x.^
1_$
xq#
xs#
xo#
xu#
0U$
0Z$
1a$
0[$
0{#
0|#
19r
08r
16r
1Q#
1O#
0K#
0J#
0E#
xP!
xN!
xL!
xJ!
0]
0\
x4(
x3(
x1(
x0(
x-(
x,(
x*(
x)(
xv'
x&(
x%(
x"(
x|'
x{'
xz'
xw'
0>[
1<[
0;[
x<$
x=$
x?$
x@$
x5$
x6$
x8$
x9$
x~#
x.$
x/$
x2$
x($
x)$
x*$
x-$
18r
07r
15r
x!!
x~
x|
x{
xx
xw
xu
xt
x_
xq
xn
xm
xl
xi
xh
xg
xn'
xk'
xj'
1&(
0%(
0"(
0|'
0{'
0z'
0w'
1v'
0?[
1=[
0<[
xx#
x{#
x|#
1.$
0/$
02$
0($
0)$
0*$
0-$
1~#
17r
06r
14r
x]
x\
xY
0q
0n
1m
0l
0i
0h
0g
1_
0@[
1>[
0=[
16r
05r
1?[
0>[
15r
04r
0h'
09*
1@[
0?[
0m#
0g&
14r
0H!
0U
0@[
1h'
19*
1m#
1g&
1H!
1U
0h'
09*
0m#
0g&
0H!
0U
#220000
0!
0]#
0b*
1ns
1r,
13-
1LD
1TG
1YJ
1^M
1dP
1iS
1nV
1uY
0]*!
0K-!
090!
0'3!
0"5!
0~5!
0~6!
0~7!
0kk
0<l
0s,
0*5
05-
0o3
1ND
1gE
1VG
1mH
1[J
1rK
1`M
1xN
1fP
1!R
1kS
1&U
1pV
1'X
1wY
1.[
0\*!
0W*!
0J-!
0E-!
080!
030!
0&3!
0!3!
0!5!
0z4!
0}5!
0x5!
0}6!
0x6!
0}7!
0x7!
1jk
1ek
1;l
17l
0z,
0+5
06-
0p3
1OD
1hE
1WG
1nH
1\J
1sK
1aM
1yN
1gP
1"R
1lS
1'U
1qV
1(X
1xY
1/[
0[*!
0I-!
070!
0%3!
0~4!
0|5!
0|6!
0|7!
1ik
1:l
#240000
1!
1]#
1b*
0ns
0"d
1W_
0&d
1bc
0cc
1:_
1nc
0;a
0zc
1Q_
1b`
01a
0xc
1O_
1sc
00a
1jd
0vc
1U_
1)a
0Ze
0*a
1}a
0[e
0+a
1Ed
1!b
0Ra
1rb
0Vd
1M`
1-`
1pb
0Td
1K`
1+`
0Rd
1I`
1)`
0Pd
1G`
1'`
1E`
1%`
0Ld
1C`
1#`
0gb
1Kd
0Jd
1A`
1!`
1?`
1}_
0#b
0$d
1[a
1\a
0^a
0{e
1ze
0<a
1k^
0_q
1`q
1wf
0uf
0tf
1gi
1<g
0Sp
0sp
0Up
0up
1'n
0(n
0Wp
0wp
1)n
0Yp
0yp
0[p
0{p
1-n
0]p
0}p
1/n
0_p
0!q
11n
0ap
0#q
13n
1kf
0"n
18o
08g
17o
0+p
1[i
0Gn
0Xi
0%p
1]i
08q
0'p
1_i
0Si
0no
1ii
0-p
1ei
1s*
1A1
0c+
1q\
1z*
0{*
1/<
1:?
1,+
04?
1[?
1AB
1R,
1#-
0/-
0ND
0VG
0[J
0`M
0fP
0kS
0pV
0wY
0S+
1U+
1C6
1*9
1-9
12<
1<B
18D
0LE
1HE
1JE
0RH
1QH
0$J
0WK
1VK
0]N
0dQ
0qZ
1\N
1zN
1aQ
0iT
1eT
1gT
1:V
0jW
1*X
1+X
11[
12[
16[
0g^
0%+
0a+
1c*
0s\
0t\
1d*
0t*
0x*
0y*
0}*
0!+
0(+
0.+
1p\
1Ot
1es
0ds
1qs
1Bo
1;o
0+t
0cr
0dr
0lr
0mr
1jr
0or
0ur
0vr
1sr
0*t
0's
0\r
1ar
1}r
1gq
0Vr
1eq
1%t
0Wr
1oq
0Pr
0Qr
1mq
05s
0>s
0Bs
1W*!
1E-!
130!
1!3!
1z4!
1x5!
1x6!
1x7!
1fk
0hk
0gl
09s
1~s
0;s
18m
0Sm
1rs
0Es
1P)
1W)
0V)
1$)
1D)
1")
1B)
1~(
1@)
1|(
1>)
1z(
1<)
1x(
1:)
1v(
18)
1t(
16)
1N)
1{)
1})
1%*
1]*
1L)
1#*
1F)
1J)
1!*
1y)
0e*
1f*
1t\
0d*
1B1
0hE
0nH
0sK
0yN
0"R
0'U
0(X
0/[
10<
18?
0OD
0WG
0\J
0aM
0gP
0lS
0qV
0xY
1N[
1+9
0\:
1=B
0S^
1KE
0|]
0$^
1cQ
0~]
1hT
x!^
0"^
1,X
13[
1r\
0v\
0es
1cs
1"&
1@&
0A&
13%
1S%
15%
1U%
17%
1W%
19%
1Y%
1;%
1[%
1=%
1]%
1?%
1_%
1A%
1a%
1x%
1\&
1Z&
1T&
1-'
1z%
1V&
1v%
1|%
1X&
1^&
1e*
0f*
1g*
0br
0kr
0tr
0~r
0Or
1lq
0$t
1't
0Jr
0.t
0Lr
0Nr
1[*!
1I-!
170!
1%3!
1~4!
1|5!
1|6!
1|7!
0@r
1@"
05"
14"
1P"
1N"
1L"
1J"
1H"
1F"
1D"
1B"
1u"
1s"
1q"
1o"
1m"
1k"
1i"
1g"
1<"
1:"
18"
1>!
1<!
1:!
18!
16!
14!
12
1e"
0X*
1W*
0V*
1L(
0Z*
0T*
0R*
1J(
0P*
1H(
0N*
0L*
0o\
1v\
0as
0cs
1:*
x2^
x<^
xH^
1O[
x=^
1?B
0W^
0X^
0Z^
xS^
x|]
x~]
x"^
x$^
0g*
0k&
1l&
0m&
1K$
0i&
0o&
0q&
1M$
0s&
1O$
0u&
0w&
1o\
1l\
1as
xlq
0Rr
x|q
0Er
xtq
x~q
x&r
1h&
0C
0A
0?
0=
0;
09
18
07
05
1?#
1=#
1;#
1T(
1R(
0d'
xc'
1P(
0b'
1N(
0f'
0`'
1F(
1>(
1B(
1@(
1:(
1r!
x6^
x:^
xL^
xO^
xP^
x1^
xA^
xB^
xD^
xE^
xG^
xW^
xX^
xZ^
0l\
1C$
1E$
0q#
xr#
1G$
0s#
1I$
0o#
0u#
1Q$
1Y$
1U$
1W$
1]$
xvq
x(r
1M#
1I#
1G#
1E#
1A#
19#
17#
15#
13#
0P!
0N!
xM!
0L!
0J!
xf'
xd'
xb'
x`'
0,(
0*(
0)(
1D(
1<(
x5^
xM^
xo#
xq#
xs#
xu#
06$
08$
09$
1S$
1[$
xP!
xN!
xL!
xJ!
0x
0w
0u
1K#
1C#
x,(
x*(
x)(
x}'
x|'
xz'
xy'
x&(
x%(
x"(
xv'
xr'
x6$
x8$
x9$
x'$
x($
x*$
x+$
x.$
x/$
x2$
x~#
x$$
xx
xw
xu
xj
xi
xg
xf
xq
xn
xm
xc
x_
x#(
xq'
x1$
x%$
xp
xd
#260000
0!
0]#
0b*
1ns
1?U
08/!
1@U
1<V
07/!
0k.!
1AU
1?V
0,/!
1VV
0o.!
#280000
1!
1]#
1b*
0ns
0W_
0[_
19_
1cc
0:_
1Ya
0oc
0nc
0kc
0ic
0vd
0Q_
0uc
11a
0kd
0O_
0sc
1a`
0jd
0U_
1{a
1Cd
1Ze
0Dd
1+a
0Ed
1\e
1wa
1Wa
1ua
1Ua
1sa
1Sa
1qa
1Qa
1Oa
1Vd
0M`
12b
1oa
0-`
1Td
0K`
10b
1ma
0+`
1nb
0I`
1.b
1ka
0)`
1lb
0G`
1,b
1ia
0'`
0E`
1*b
1ga
0%`
1hb
0C`
1(b
1ea
0#`
0Kd
1B`
1"`
1fb
0A`
1&b
1ca
0!`
0?`
1$b
1aa
0}_
1ya
0Y_
1'd
1^a
1{e
0wd
1j^
1Tn
0`q
0wf
0ji
1/p
04g
1Sp
1sp
1Up
1up
0Vp
0vp
1(n
1Wp
1wp
1Yp
1yp
1[p
1{p
1]p
1}p
1_p
1!q
01n
1ap
1#q
03n
0hf
0jf
0lf
0nf
0pf
09o
1"n
1!n
07o
0~m
06g
1+p
1Gn
07q
1Xi
1%p
1Hn
1Zi
1'p
1Sn
1Ni
1Pi
1Si
1Ti
0rf
1no
0mo
11p
1-p
0s*
0A1
0b,
0q\
1>2
1o4
0gE
0mH
0rK
0xN
0!R
0&U
0<V
0'X
0.[
1F[
0z*
1{*
0b+
1`+
0tC
0/<
0:?
1_,
1y,
1M-
0@U
1!]
1"]
14?
0[?
0AB
0R,
0#-
1/-
1ND
1VG
1[J
1`M
1fP
1kS
0AU
1pV
1wY
1/+
1A+
0U+
0C6
0*9
0-9
02<
0<B
08D
0HE
0JE
0QH
1$J
0VK
0\N
0zN
0aQ
0eT
0gT
1XV
0*X
0+X
01[
02[
06[
0k\
0q3
0K[
0c*
1s\
1l*
1x*
0|*
0++
1-+
10+
01+
1m\
1S3
0:V
1D[
0/r
1or
01r
1ds
1Is
1<r
1+t
1cr
1dr
1lr
1mr
0pr
1ur
1vr
1*t
1's
1\r
1Vr
0%t
1Wr
1Pr
1Qr
15s
1>s
1Bs
0W*!
0E-!
030!
0!3!
0z4!
0x5!
0x6!
0x7!
0fk
1hk
1gl
19s
0~s
04m
05m
1k.!
06k
06l
1;s
1I8!
08m
1Sm
0/m
1\*!
1J-!
17/!
180!
1&3!
1!5!
1}5!
1}6!
1}7!
0`l
0`k
1Ks
1Es
1Q)
1V)
0w)
0$)
0D)
0")
0B)
1!)
1A)
0~(
0@)
0|(
0>)
0z(
0<)
0x(
0:)
0v(
08)
0t(
06)
0N)
0{)
0})
0%*
0]*
1G)
0L)
0#*
0\*
0J)
0!*
0u)
0y)
0t\
1d*
0B1
0&6
1A2
1r4
0?V
0VV
00<
1#]
08?
16-
0N[
0+9
1\:
0=B
0KE
0R^
0^^
0]^
0cQ
0hT
0,X
03[
0r3
0r\
0&-
0,-
02-
0T3
1&^
0N,
0P,
0U,
0W,
1es
1!&
1A&
0`&
03%
0S%
05%
0U%
16%
1V%
07%
0W%
09%
0Y%
0;%
0[%
0=%
0]%
0?%
0_%
0A%
0a%
0x%
0\&
0Z&
0T&
0-'
1u%
0z%
0V&
0.'
0|%
0X&
0b&
0^&
0e*
1f*
00r
1;r
1br
1kr
1tr
1~r
1fq
1dq
1nq
1Or
1$t
0't
1Jr
1.t
1Lr
1Nr
1o.!
1,/!
0Ul
0Uk
1?r
1@r
1?"
15"
0B!
0@!
0>!
0<!
0:!
08!
06!
04!
0P"
0N"
0L"
0J"
0H"
0F"
1E"
0D"
0B"
0u"
0s"
0q"
0o"
0m"
0k"
1j"
0i"
0g"
0<"
0:"
08"
03
02
1d"
1<*
0W*
1>*
1Q(
0L(
0J(
0H(
17*
06*
0v\
1cs
02^
0<^
0H^
0O[
0=^
0?B
0S^
0X^
0b^
0c^
0e^
1f^
0|]
0~]
0"^
0$^
19[
x&^
0)^
0-^
0.^
1g*
1)'
0l&
1''
1F$
0K$
0M$
0O$
1e&
0f&
0o\
0as
x0r
0:r
1lq
1Rr
1|q
1Er
1tq
1~q
1&r
1S
1Q
08
0?#
0=#
0;#
16#
0u!
1t!
08(
0T(
0R(
0P(
0N(
0F(
0>(
0B(
0@(
06(
0:(
05^
06^
0L^
0M^
0O^
01^
0A^
0B^
0D^
1E^
0G^
0W^
0Z^
1[^
1:[
x)^
x-^
x.^
1l\
0_$
0C$
0E$
0G$
0I$
0Q$
0Y$
0U$
0W$
0a$
0]$
09r
1vq
1(r
0Q#
0O#
0M#
0I#
0G#
0E#
0A#
09#
07#
05#
03#
0n'
0m'
0i'
0f'
0d'
0b'
0`'
14(
03(
01(
00(
0*(
0D(
0<(
1:^
1P^
1;[
0x#
0y#
0}#
0o#
0q#
0s#
0u#
1<$
0=$
0?$
0@$
08$
0S$
0[$
08r
0^
0Z
0Y
0P!
0N!
0L!
0J!
0!!
0~
0|
1{
0w
0K#
0C#
xn'
xm'
xi'
1-(
0,(
0)(
1}'
0|'
0z'
0y'
0%(
0#(
0"(
0r'
0q'
1<[
xx#
xy#
x}#
15$
06$
09$
1'$
0($
0*$
0+$
0/$
01$
02$
0$$
0%$
07r
x^
xZ
xY
0x
0u
1t
0j
0i
0g
1f
0q
0p
0n
0d
0c
1&(
1v'
1=[
1.$
1~#
06r
1m
1_
1>[
05r
1?[
04r
#300000
0!
0]#
0b*
1ns
0O,
0'-
1mk
1kl
1R,
1<6
1)-
1o3
0jk
0gk
0Ns
0gl
1J[
1p3
0ik
#320000
1!
1]#
1b*
0ns
1"d
1`c
0ac
0bc
0cc
1:_
0Ya
1oc
0hc
0c`
0tc
1kd
1xc
0a`
10a
1wc
0rc
1j`
0k`
1]`
1[`
1Xe
0{a
1*a
1;`
0}a
0+a
1Ed
0!b
0wa
1Te
0Wa
0ua
1Re
0Ua
0sa
1Pe
0Sa
0qa
1Ne
0Qa
0Oa
0rb
02b
0oa
1Le
0pb
00b
0ma
1Je
0nb
1Rd
0.b
0ka
1He
0lb
1Pd
0,b
0ia
1Fe
0*b
0ga
1De
0hb
1Ld
0(b
0ea
1Be
0B`
1'b
1da
0"`
0fb
1Jd
0&b
0ca
1@e
0$b
0aa
1>e
1=`
0ya
1Ve
0[a
1xe
1%d
0ye
1\_
0^a
0{e
0ze
1^`
0q^
0k^
0j^
04q
1_q
1`q
1wf
02p
1^q
0hi
0]q
1tf
03o
14g
0qp
0yn
0{n
0'n
1Vp
1vp
0}n
0)n
0!o
0#o
0-n
0%o
0/n
0'o
0)o
1hf
1jf
0+o
1lf
0-o
1nf
0/o
1pf
01o
0"n
18g
0op
16g
05o
01q
03q
1Aq
0@q
1Wi
0\i
17q
0]i
0Hn
1Yi
19q
1Mi
0Ti
1rf
0no
0ei
1^+
0>2
0o3
0o4
0<6
1gE
1mH
1rK
1xN
1!R
1&U
1<V
1'X
1.[
0F[
05+
0F,
0)+
0_,
06-
0M-
0!]
0A+
1S+
0/+
1Y+
0R,
0Y,
0)-
0/-
0ND
0VG
0[J
0`M
0fP
0kS
0pV
0wY
0#]
1T7
18?
0P7
1`=
04?
17[
1N[
1O[
1$1
1r3
1K[
119
16<
1>?
1EB
1LE
1RH
1WK
1]N
1dQ
1iT
0XV
1jW
1qZ
1&6
1I\
0g*
1h*
x2^
1%+
1a+
1e*
0f*
1n*
1c*
0s\
1t\
0d*
1m*
1t*
1|*
1!+
1$+
1(+
1*+
1.+
11+
13+
1g\
1j\
0Ot
0es
0ds
0cs
0qs
0Bo
x&r
1as
0)r
0?r
0ar
0jr
1pr
0sr
0}r
0gq
0eq
0oq
0mq
0wq
0uq
0!r
0}q
0Is
0;r
0'r
0Er
0.t
0_r
1~s
0xr
1zs
0Lr
0Fr
1W*!
1E-!
130!
1!3!
1z4!
1x5!
1x6!
1x7!
1fk
1gk
1fl
1gl
15m
16k
1/m
0\*!
0J-!
07/!
080!
0&3!
0!5!
0}5!
0}6!
0}7!
1Ns
1`l
1jk
1`k
0Do
0Q)
0P)
0^(
1%)
0W)
0V)
1t)
0X)
1Y)
1d(
0!)
0A)
1f(
1()
1&)
0G)
1\*
0E)
0e*
0t\
0u\
1o*
1g*
0h*
1i*
0_+
0A2
0p3
0r4
0J[
1hE
1nH
1sK
1yN
1"R
1'U
1?V
1(X
1/[
x;^
0;[
0T7
08?
18[
0O[
0:[
x=^
x<^
xH^
xG^
xS^
xR^
x^^
x]^
x|]
x~]
1@[
0!^
x"^
x$^
09[
x1^
0l\
x6^
x:^
1&+
15+
1o\
1r\
1v\
0`s
0as
1es
1cs
0!&
0"&
0g$
1r%
0@&
0A&
1c&
0?&
1>&
1Q%
06%
0V%
1O%
1o%
1q%
0u%
1.'
0w%
0i*
0n\
1p*
0Ao
x(r
1:r
xfq
xdq
xnq
xlq
xvq
xtq
x~q
x|q
19r
1Er
0^r
1Lr
1Fr
18r
x"r
0[*!
0I-!
0,/!
070!
0%3!
0~4!
0|5!
0|6!
0|7!
1Ul
1ik
1Uk
1<o
0@"
0?"
0&
1(#
1'#
1%#
0j"
05"
04"
03"
12"
1C!
1`"
1^"
0E"
0f"
0d"
13
1B*
16(
1Z*
1X*
0Q(
1V*
1T*
1R*
1P*
1N*
1L*
1J*
1H*
1F*
1D*
18(
1@*
1<(
1B(
1=(
0o\
0v\
1l\
1i\
1`s
0<[
0;^
0@[
x%^
x?^
x@^
xA^
xB^
xC^
xD^
xE^
xL^
xM^
xO^
xP^
xW^
xX^
xZ^
x[^
xb^
xc^
xe^
xf^
x5^
1]+
1k\
1#'
1a$
1i&
1k&
0F$
1m&
1o&
1q&
1s&
1u&
1w&
1y&
1{&
1}&
1!'
1_$
1%'
1[$
1U$
1Z$
0i\
0=o
x2r
1"r
17r
1O
1M
1K
1I
1G
1E
1C
1A
1?
1=
1;
19
17
15
1Q#
1O#
1K#
1J#
1E#
06#
xv'
xr'
xf'
xd'
0c'
1h'
19*
xb'
x`'
0<(
15(
0B(
0=(
0=[
0?^
0@^
0C^
0`+
1b+
x~#
x$$
xo#
xq#
0r#
1m#
1g&
xs#
xu#
0[$
1b$
0U$
0Z$
16r
xc
x_
xP!
xN!
0M!
xL!
xJ!
1H!
1U
1R#
0K#
0J#
0E#
xq'
x4(
x3(
x1(
x0(
x-(
x,(
x*(
x)(
x&(
x%(
x#(
x"(
x}'
x|'
x{'
xz'
xy'
xx'
xw'
0h'
09*
0>[
x%$
x<$
x=$
x?$
x@$
x5$
x6$
x8$
x9$
x.$
x/$
x1$
x2$
x'$
x($
x)$
x*$
x+$
x,$
x-$
0m#
0g&
15r
xd
x!!
x~
x|
x{
xx
xw
xu
xt
xq
xp
xn
xm
xl
xk
xj
xi
xh
xg
xf
0H!
0U
16*
07*
0{'
0x'
0w'
0?[
1f&
0e&
0)$
0,$
0-$
14r
1u!
0t!
0l
0k
0h
#340000
0!
0]#
0b*
1ns
1T+
1\,
03-
1b-
1.8
13;
18>
1@A
0!9!
0!:!
0!;!
0!<!
0kj
1kk
0il
0!=!
1d\
1<6
1o3
1?1
1L9
1Q<
1Y?
1`B
0~8!
0~9!
0~:!
0~;!
0jj
0jk
0Ns
0~<!
1e\
1J[
1p3
1@1
1M9
1R<
1Z?
1aB
0}8!
0}9!
0}:!
0};!
0ij
0ik
0}<!
#360000
1!
1]#
1b*
0ns
1W_
17_
08_
1&d
09_
1cc
0:_
1hc
1ic
1zc
1p^
1uc
02a
1yc
0b`
1O_
1sc
00a
1jd
1N_
1rc
0``
1vc
0j`
1k`
0s^
0]`
1Bb
0[`
1@b
0Xe
19`
0Ze
1Dd
1}a
1+a
0Ed
1!b
0\e
17`
0Te
15`
0Re
13`
0Pe
11`
0Ne
1/`
1sb
0Vd
0Le
1-`
0Td
0Je
1+`
0Rd
0He
1)`
0Pd
0Fe
1'`
0De
1%`
0Ld
0Be
1#`
0'b
0da
1Ae
0Jd
0@e
1!`
0>e
1}_
0Ve
1{c
1$d
1[a
1Z_
0\a
1{e
0]a
1"b
0^`
1Cb
1t^
1k^
14q
1vf
0`q
1uf
00p
0tf
0gi
0`i
13o
0Sp
1yn
0Up
1{n
1'n
0|n
0Wp
1}n
1)n
0Yp
1!o
0[p
1#o
1-n
0]p
1%o
1/n
0_p
1'o
11n
0ap
1)o
13n
0cp
1+o
0ep
1-o
0gp
1/o
0ip
11o
0kp
19o
1"n
08g
0!n
17o
0mp
15o
11q
13q
1Io
0Aq
1@q
0[i
16q
0Wi
0$p
0Gn
0Xi
0%p
18q
0^i
0Zi
0Fo
0_i
0Ni
0Mi
1no
1mo
0ii
1lo
0ko
0-p
1s*
0k\
1q*
00^
1_+
1u\
0o*
1q\
0n*
0&+
1F,
1tC
1M-
0"]
0,+
1/+
1AB
0S+
1U+
1dB
0Y+
1R,
1Y,
1z,
1#-
1#]
1uC
1T7
18?
0`=
07[
1O[
1P7
0$1
1B1
0S3
0D[
019
1+9
0\:
06<
10<
0>?
1[?
0EB
1=B
0LE
1HE
1JE
0RH
1QH
0$J
0WK
1VK
0]N
1\N
1zN
0dQ
1aQ
0iT
1eT
1gT
1:V
0jW
1*X
1+X
0qZ
11[
12[
0I\
0%+
0^+
0a+
0c*
1s\
0w*
0|*
0!+
0$+
0.+
03+
0g\
0j\
0m\
0p\
16[
0+t
1ds
1qs
1Do
1Bo
1)r
0cr
0dr
1ar
0lr
0mr
1jr
0or
0ur
0vr
1sr
0*t
1}r
0's
0\r
1gq
0Vr
1eq
1%t
0Wr
1oq
0Pr
0Qr
1mq
0$t
1wq
09s
1uq
0Nr
1!r
1't
0Jr
1}q
1/r
11r
0@r
1'r
0zs
0Er
1_r
1xr
0Lr
0Fr
0hk
0fl
0gl
14m
06k
0I8!
1Ao
0<o
1*r
1P)
1[(
0%)
1V)
1v)
1$)
1")
1~(
1|(
1z(
1x(
1v(
1t(
1r(
1p(
1n(
1l(
1j(
1h(
0()
0&)
0\(
0H)
1M)
1$*
1]*
1L)
1#*
0F)
1_(
1y)
1t\
0u\
1n\
0p*
1h\
04^
05^
08^
1`+
0]+
0uC
1N-
0#]
1_,
x;^
08[
0T7
1&-
1,-
12-
1T3
1N,
1P,
1U,
1W,
0G^
1?B
0S^
1KE
0|]
1cQ
0~]
1hT
x!^
0"^
1,X
0$^
13[
0b+
0r\
0es
1"&
1j$
0r%
1A&
1a&
13%
15%
17%
19%
1;%
1=%
1?%
1A%
1C%
1E%
1G%
1I%
1K%
1M%
0o%
0q%
0i$
0t%
1y%
1U&
1-'
1z%
1V&
0v%
1f$
1^&
1k\
0q*
0br
0kr
0tr
0~r
0Or
1lq
0Rr
1vq
1Fr
1^r
x"r
1=o
1@"
1)
0(
1%
0(#
0'#
0%#
15"
1A!
1>!
16!
15!
1\"
1Z"
1X"
1V"
1T"
1R"
1P"
1N"
1L"
1J"
1H"
1F"
1D"
1B"
0e"
0c"
1:"
19"
12
0B*
0Z*
0X*
1W*
0V*
0T*
1L(
0R*
1J(
0P*
1H(
0N*
0L*
0J*
0H*
1@(
0F*
1>(
0D*
0<*
0>*
1:(
0@*
1<(
1B(
1=(
1v\
0`+
x?^
x@^
xC^
0%^
0;^
0M^
xG^
0W^
0X^
0Z^
xS^
x|]
x~]
x"^
x$^
0h\
0#'
0i&
0k&
1l&
0m&
0o&
1K$
0q&
1M$
0s&
1O$
0u&
0w&
0y&
0{&
1W$
0}&
1Y$
0!'
0)'
0''
1]$
0%'
1[$
1U$
1Z$
xlq
xvq
1"r
12r
0S
0Q
0O
0M
0K
0I
0G
0E
0C
0A
0?
0=
0;
09
18
07
05
1M#
1K#
1J#
1I#
1G#
1E#
1?#
1=#
1;#
06*
1T(
0f'
1R(
0d'
xc'
1P(
0b'
1N(
0`'
1F(
1D(
0=(
05(
17*
0t'
0q'
0p'
0?^
0@^
0C^
xM^
xW^
xX^
xZ^
0f&
1C$
0o#
1E$
0q#
xr#
1G$
0s#
1I$
0u#
1Q$
1S$
0Z$
0b$
1e&
0"$
0%$
0&$
0u!
1t!
0R#
0J#
1C#
1A#
19#
17#
15#
13#
0P!
0N!
xM!
0L!
0J!
0e
0d
0a
xf'
xd'
xb'
x`'
0,(
0*(
0)(
0#(
x{'
xx'
xw'
07*
xo#
xq#
xs#
xu#
06$
08$
09$
01$
x)$
x,$
x-$
0e&
xP!
xN!
xL!
xJ!
0x
0w
0u
0p
xl
xk
xh
0t!
x,(
x*(
x)(
x#(
0{'
0x'
0w'
x6$
x8$
x9$
x1$
0)$
0,$
0-$
xx
xw
xu
xp
0l
0k
0h
#380000
0!
0]#
0b*
1ns
#400000
1!
1]#
1b*
0ns
1[_
1bc
0cc
1:_
1Ya
0pc
0hc
0ic
0zc
1Q_
0p^
1c`
0ld
1P_
01a
0sc
1a`
10a
0jd
1``
0vc
1U_
0k`
1s^
1]`
0Bb
1\`
0@b
1Z`
1(a
1{a
0)a
1Ze
0*a
0+a
1Ed
1\e
1wa
1ua
1sa
1qa
1Qa
1Pa
1Wd
1oa
1qb
1ma
1nb
1ka
1ia
1ga
1ea
0Ae
1fb
1ca
1eb
1aa
1ya
0{c
1X_
0$d
1Y_
0%d
1\a
0'd
1^a
0{e
1ze
0"b
1]e
0Cb
0t^
1q^
0:o
0_q
1`q
0wf
1ji
0uf
1hi
0/p
1gi
0.p
1`i
04g
1|n
04n
0if
0jf
09o
0"n
07o
06g
00q
02q
03q
0Io
1Aq
0+p
1[i
06q
1Gn
07q
1Xi
0&p
1In
09q
1Fo
0'p
1_i
1Ni
1Mi
1Ui
0rf
0no
01p
1u\
0q\
1n*
1m+
1D,
0?1
1>2
1o4
0L9
0Q<
0Y?
0`B
0gE
0mH
0rK
0xN
0!R
0&U
0<V
0'X
0.[
1F[
0d\
05+
1`+
0F,
0tC
1:?
1)+
1m@
1W+
1^,
0z,
0#-
1)-
1/-
15-
0N-
1d-
108
15;
1:>
1BA
1ND
1VG
1[J
1`M
1fP
1kS
1pV
1wY
1J+
0U+
1-9
12<
18D
0B1
0r3
0&6
0+9
00<
0=B
0JE
0QH
0VK
0\N
0aQ
0gT
0+X
02[
0N[
1A1
1C6
1*9
1/<
1_=
1a=
0[?
1]?
1j@
1<B
06[
1b,
1|,
1S3
1D[
0:V
1h\
1P-
1+0
1V7
1y7
1Z:
1_:
1e=
1^+
0k\
1q*
18-
1q3
0K[
1%+
1c+
1c*
0s\
0t\
1d*
0l*
0m*
0t*
0v*
0x*
1|*
1}*
1~*
0*+
0-+
00+
1j\
1w\
1{\
03r
1Ot
1es
0ds
0rs
0Bo
1Is
0<r
0Gs
0Do
0=s
0As
0Cs
0Fs
1or
0/r
01r
0Js
0Ks
1+t
05s
06s
07s
19s
0:s
0Ir
0;s
0>s
0Bs
0Es
1.t
1cr
1lr
1ur
1*t
1\r
1Vr
1Wr
1Pr
1$t
1Nr
1Jr
1?r
1;r
1@r
0W*!
0E-!
030!
0!3!
0z4!
0x5!
0x6!
0x7!
0y8!
0y9!
0y:!
0y;!
0ej
0ek
0fk
0gk
1hk
0el
0y<!
1I8!
1~<!
0/m
1\*!
1J-!
17/!
180!
1&3!
1!5!
1}5!
1}6!
1}7!
1~8!
1~9!
1~:!
1~;!
0`l
0`k
1jj
0Ms
0^m
1^(
0[(
1W)
0V)
1w)
1x)
1z)
1|)
1~)
1))
1')
1&)
1\(
1N)
1{)
1})
1%*
1H)
0]*
1G)
1K)
1"*
0[*
1E)
0_(
1J)
1!*
1u)
1e*
1t\
0d*
0h\
1r*
0u\
1o*
1E,
0@1
1A2
1r4
0M9
0R<
0Z?
0aB
0hE
0nH
0sK
0yN
0"R
0'U
0?V
0(X
0/[
0e\
16-
19[
0=^
0<^
0KE
0R^
0^^
0]^
0cQ
0hT
0,X
03[
1B1
1Q7
1N[
1+9
1\:
10<
15?
16?
0?B
0>B
1=B
0bB
1c,
1&6
1},
0&-
0,-
02-
0T3
0N,
0P,
0U,
0W,
0!^
1R7
0O[
1z7
0";
0Q-
0M[
1r3
1&+
15+
1r\
0v\
0f+
0j+
0@,
x%^
0es
0cs
1g$
0j$
1@&
0A&
1`&
1_&
1]&
1[&
1Y&
1n%
1p%
1q%
1i$
1x%
1\&
1Z&
1T&
1t%
0-'
1u%
1{%
1W&
0/'
1w%
0f$
1|%
1X&
1b&
0n\
1p*
0s*
1U7
0e*
x2r
0Ao
0;r
1Ds
1Ar
1<s
0@s
1Er
0xs
0=r
0?r
0Cr
14s
0$t
1#t
1Rr
0|s
0}s
0Nr
0't
0Jr
0.t
0ys
0@r
1br
1kr
1tr
1~r
1fq
1dq
1nq
1Or
1~q
1|q
0:r
1}<!
1[*!
1I-!
1,/!
170!
1%3!
1~4!
1|5!
1|6!
1|7!
1}8!
1}9!
1}:!
1};!
0Ul
0Uk
1ij
0)
1(
1&
0%
05"
14"
1B!
1@!
1?!
1=!
1<!
1;!
1:!
19!
18!
17!
14!
1'#
1&#
1$#
1<"
1;"
18"
1f"
1d"
1c"
04
02
1;*
0W*
1<*
1>*
0L(
0J(
0H(
0@(
0>(
06(
08(
0:(
17*
1o\
1v\
1cs
0A^
0B^
0D^
1E^
0S^
0X^
0b^
0c^
0e^
1f^
0|]
0~]
0"^
0$^
x=^
x<^
0G^
1?B
01^
1O[
09[
1]+
1e+
0V7
1,9
1k\
1*'
0l&
1)'
1''
0K$
0M$
0O$
0W$
0Y$
0a$
0_$
0]$
1e&
0o\
0=o
1:r
0Er
1(r
0Rr
1vq
x~q
x|q
1lq
1T
1S
1Q
08
0Q#
0O#
0M#
0I#
0G#
0?#
0=#
0;#
1t!
18(
0<(
0c'
16(
0D(
1@(
1>(
1:(
0T(
0R(
0P(
0N(
0F(
0-9
1^:
0W^
0Z^
1[^
xA^
xB^
xD^
xE^
0M^
xG^
07^
x1^
1_$
0[$
0r#
1a$
0S$
1W$
1Y$
1]$
0C$
0E$
0G$
0I$
0Q$
0_:
11<
x(r
xvq
1Q#
1O#
1M#
0K#
1I#
1G#
0C#
0A#
09#
07#
05#
03#
0M!
18*
1<(
1D(
0f'
0d'
0b'
0`'
14(
03(
01(
00(
0*(
1}'
0|'
0z'
0y'
xM^
x7^
02<
1d=
1d&
1[$
1S$
0o#
0q#
0s#
0u#
1<$
0=$
0?$
0@$
08$
1'$
0($
0*$
0+$
1s!
1K#
1C#
0P!
0N!
0L!
0J!
0!!
0~
0|
1{
0w
0j
0i
0g
1f
0s'
0#(
x}'
x|'
xz'
xy'
1-(
0,(
0)(
0e=
19?
0#$
01$
x'$
x($
x*$
x+$
15$
06$
09$
0:?
1l@
0b
0p
xj
xi
xg
xf
0x
0u
1t
xs'
x#(
0m@
1@B
x#$
x1$
xb
xp
0AB
1cB
0dB
17D
08D
1iE
1jE
#420000
0!
0]#
0b*
1ns
#440000
1!
1]#
1b*
0ns
0"d
0&d
19_
1cc
0:_
0Ya
0mc
0oc
1hc
1kc
1jc
0Q_
1p^
12a
0yc
0kd
0xc
0a`
1jd
0wc
0U_
1j`
1i`
1>`
0s^
1Bb
0\`
1Ab
1[`
0Z`
1?b
1Xe
1Bd
09`
0Cd
0Dd
1+a
0Ed
07`
1Te
05`
1Re
03`
1Pe
01`
1Ne
0Qa
0/`
0Pa
1rb
0oa
1Le
0-`
1Na
1Ud
1pb
0ma
1Je
0+`
1ob
1Rd
0ka
1He
0)`
1lb
0ia
1Fe
0'`
0ga
1De
0%`
1hb
0ea
1Be
0#`
1gb
1Jd
0ca
1@e
0!`
1Id
0aa
1>e
0}_
1Ve
0X_
1$d
0Y_
0Z_
0\a
0\_
0^a
1{e
1fc
0]e
1t^
0q^
0l^
1:o
0Ki
0`q
1wf
12p
1uf
10p
1/p
0gi
1.p
03o
1Sp
0yn
0&n
1Up
0{n
0'n
1Wp
0}n
1Yp
0!o
1[p
0#o
1]p
0%o
0/n
1_p
0'o
02n
0gf
1ap
0)o
1if
1cp
1jf
0+o
1ep
0-o
1gp
0/o
1ip
01o
1kp
1"n
1!n
1~m
1mp
0}m
05o
10q
01q
12q
1Io
0rp
0?q
0@q
1+p
1\i
0Gn
17q
1]i
1Hn
1^i
0Fo
1'p
0Oi
0Pi
0Mi
1Ti
1Ri
1rf
1no
0mo
1ii
1ei
0c+
1u\
1&^
0{*
0A2
0r4
0D,
0>2
1V3
0o3
0<6
0F[
1:?
0l@
0)+
1,+
0J+
1g+
1-9
0^:
12<
0d=
18D
0iE
0&6
1`=
1wC
1%J
0b,
1vC
1IE
1{F
1<G
1PH
1"J
1UK
1>M
1?M
1[N
10P
1`Q
15S
1fT
1WV
1)X
1^Y
10[
1$1
0B1
0Q7
0N[
119
0+9
0\:
16<
00<
05?
1>?
14?
1[?
0]?
1EB
0=B
1LE
1RH
1$J
1WK
1]N
1dQ
1iT
1jW
0*X
1qZ
01[
1I\
1h\
0r*
1V7
0,9
1_:
01<
1e=
09?
0%+
1Z+
0^+
0k\
08-
0q3
1K[
1n\
0p*
0n*
1G,
15[
16[
0c*
1s\
0|*
0(+
0&+
05+
1\+
1F,
1a,
0{\
13r
0>o
1Ao
1ds
0+t
0,t
0Ls
0Is
1<r
1Gs
1Do
0@o
1Bo
0)r
1dr
0ar
1mr
0jr
0sr
0}r
0gq
0eq
0%t
0oq
0mq
1$t
0wq
17s
09s
0~s
0uq
1}s
1Nr
0!r
1't
1Jr
0}q
1.t
1ys
1@r
0'r
0er
0hr
0nr
0qr
0wr
0{r
0!s
0$s
0(s
0)s
0[r
0*s
0,s
0-s
00s
01s
02s
03s
1Ks
0Xr
0Sr
0xr
1?r
1/m
1Ns
1jk
01l
1`k
1Ms
1Ul
1Uk
18m
00r
1rs
0O)
0^(
1[(
1V)
0t)
0v)
0w)
0x)
0z)
0|)
0~)
0$)
0")
0~(
0|(
0z(
0x(
0v(
0t(
0r(
0p(
0n(
0l(
0j(
0h(
0))
1()
0')
0\(
1c(
0N)
0{)
0})
0%*
1]*
0G)
0\*
1_(
0J)
0!*
0t\
1d*
0u\
1k\
0q*
0:?
02<
0-9
1s*
0U7
0jE
0e=
0_:
1m@
0@B
0E,
0p3
0J[
xQ^
x\^
0wC
1zF
1|F
1=G
1QH
0$J
1VK
1AM
1\N
11P
0bQ
16S
1hT
1XV
1*X
0-X
1_Y
11[
0O[
08?
1\?
1k@
1bB
xS^
xR^
0%J
x^^
x]^
x|]
x~]
x"^
x$^
1[+
0_+
1Q-
1Y2
1M[
0r3
1L[
17[
0r\
0]+
0e+
1f+
1j+
1@,
0%^
1es
0#&
0g$
1j$
1A&
0c&
0a&
0`&
0_&
0]&
0[&
0Y&
03%
05%
07%
09%
0;%
0=%
0?%
0A%
0C%
0E%
0G%
0I%
0K%
0M%
0n%
1o%
0p%
0i$
1R%
0x%
0\&
0Z&
0T&
1-'
0u%
0.'
1f$
0|%
0X&
1AB
0cB
0V7
0h\
1e*
12r
1=o
0_r
0Hs
1;r
0Ds
0>r
0Ar
1<o
0?o
xfq
xdq
1Xr
xnq
xlq
04s
0Mr
08s
1Lr
1Er
0dr
0gr
1"t
0mr
0pr
0tr
0zr
1)t
0#s
0\r
0Yr
0Vr
1%t
0Wr
0/s
0Tr
0Ur
1Sr
xhq
xpq
1ik
0A"
1)
0(
0&
1%
15"
0C!
0A!
0@!
0?!
0=!
0<!
0;!
0:!
09!
08!
04!
1a"
0\"
0Z"
0X"
0V"
0T"
0R"
0P"
0N"
0L"
0J"
0H"
0F"
0D"
0B"
0&#
1%#
0$#
0<"
08"
03
12
0d"
0;*
1B*
1Z*
1X*
1V*
1T*
1R*
1P*
1N*
1L*
1J*
1H*
0@(
1F*
0>(
1D*
0:(
1@*
1I(
1E(
06(
0v\
0cs
0Q^
0|F
xT^
0QH
0CJ
x_^
x{]
1cQ
x}]
x!^
1,X
x#^
13[
0k@
0?B
0bB
xI^
1wC
1KE
0zF
0=G
xU^
xV^
xW^
xX^
xY^
xZ^
x[^
0\^
x`^
xa^
xb^
xc^
xd^
xe^
xf^
1B1
x0^
1,0
1T7
0z7
1O[
x&^
0Q-
0Y2
0M[
18[
0)^
0-^
0.^
1dB
07D
0*'
1#'
1i&
1k&
1m&
1o&
1q&
1s&
1u&
1w&
1y&
1{&
0W$
1}&
0Y$
1!'
0]$
1%'
1N$
1R$
0a$
1o\
0^r
1Ds
1>r
1Ar
x0r
0Er
1@s
0Fr
0Dr
x*r
0@r
1hq
1/s
1Ur
0Or
0Sr
xrq
14s
1Rr
1Mr
0br
0kr
0~r
xBq
1+s
1Wr
xjq
1Tr
1pq
0T
1O
1M
1K
1I
1G
1E
1C
1A
1?
1=
1;
19
17
15
0Q#
0M#
0I#
0G#
1B#
1>#
08*
08(
19(
xf'
xd'
xb'
x`'
0I(
1C(
0B(
0<(
1S(
1Q(
1P(
1O(
1M(
1L(
1K(
1J(
1H(
1G(
0E(
08D
0T^
0VK
0AM
1ZN
1{N
0I^
0wC
0KE
1zF
1=G
xJ^
xK^
xN^
xQ^
1|F
1QH
1%J
1CJ
12^
x4^
x5^
x8^
x3^
x;^
1+9
1]:
1";
x)^
x-^
x.^
0B1
00^
0,0
0T7
1z7
0O[
x%^
0d&
0_$
1^$
xo#
xq#
xs#
xu#
0N$
1T$
0U$
0[$
1D$
1F$
1G$
1H$
1J$
1K$
1L$
1M$
1O$
1P$
0R$
x2r
1Er
0@s
1Fr
1Dr
1*r
1@r
0<s
0Kr
0Jr
x"r
x$r
0&r
0+s
0Xr
0Wr
0Tr
xpq
0/s
0Ur
1Or
1Sr
1rq
0&s
0]r
1Yr
1Vr
1jq
0s!
0O#
1N#
0K#
0E#
1D#
0B#
1@#
1?#
0>#
1=#
1<#
1;#
1:#
18#
17#
16#
14#
xP!
xN!
xL!
xJ!
0n'
0m'
0i'
15(
09(
1<(
1=(
1;(
1:(
x4(
x3(
x2(
x1(
x0(
x/(
x.(
x-(
x,(
x+(
x*(
x)(
x((
x'(
1F(
1E(
0D(
0C(
1T(
xe'
1R(
xc'
xa'
1N(
x_'
0H(
0G(
0_^
0\N
01P
0cQ
0#R
0J^
0K^
0N^
0Q^
0|F
0QH
0%J
0CJ
xT^
x\^
1VK
1AM
0ZN
0{N
x?^
x@^
xC^
x>^
10<
1c=
18?
0\?
x2^
04^
08^
0:^
19[
03^
0;^
0+9
0]:
0";
0x#
0y#
0}#
1b$
0^$
1[$
1Z$
1\$
1]$
x<$
x=$
x>$
x?$
x@$
xA$
xB$
x5$
x6$
x7$
x8$
x9$
x:$
x;$
1Q$
1R$
0S$
0T$
1C$
xp#
1E$
xr#
xt#
1I$
xv#
0O$
0P$
1<s
1Kr
1Jr
1"r
1$r
0:r
x&r
18s
0Lr
0Gr
0Nr
xzq
1&s
1]r
0Yr
0Vr
xhq
xjq
1+s
1Xr
1Wr
1Tr
1pq
1|r
1~r
1#s
1\r
1Bq
0^
0Z
0Y
1R#
0N#
1M#
1L#
1K#
1J#
0D#
0C#
1B#
1A#
0@#
0?#
19#
15#
13#
x#!
x"!
x!!
x~
x}
x|
x{
xz
xy
xx
xw
xv
xu
xt
xQ!
xO!
xM!
xK!
0<(
0=(
0;(
0:(
xn'
xm'
xi'
1?(
1>(
xt'
xq'
xp'
1I(
1H(
1G(
x$(
x!(
x~'
0F(
0E(
0K(
0J(
0{]
06S
0hT
1(U
1/X
0T^
0\^
0VK
0AM
1ZN
1{N
x_^
1\N
11P
1cQ
1#R
xF^
1k@
1?B
1bB
05^
x:^
0>^
00<
0c=
08?
1\?
0[$
0Z$
0\$
0]$
xx#
xy#
x}#
1X$
1Y$
x"$
x%$
x&$
1N$
1O$
1P$
x0$
x3$
x4$
0Q$
0R$
0L$
0M$
08s
1Lr
1Gr
1Nr
1zq
04s
0Rr
0Mr
xxq
0|r
0~r
0#s
0\r
xBq
0&s
0]r
1Yr
1Vr
1hq
1jq
0ir
0rr
1tr
1zr
0M#
0L#
0K#
0J#
1I#
1H#
0B#
0A#
1@#
1?#
1>#
0=#
0<#
x^
xZ
xY
xe
xd
xa
xs
xr
xo
0?(
0>(
0v'
0t'
0p'
1B(
1A(
1@(
x{'
xx'
xw'
1K(
1J(
0I(
0H(
0G(
0$(
0!(
0~'
0N(
0M(
0L(
0}]
0XV
0,X
0_Y
03[
0U^
0V^
0Y^
0_^
0\N
01P
0cQ
0#R
x{]
16S
1hT
0(U
0/X
xJ^
xK^
xN^
xI^
1wC
1KE
0zF
0=G
0?^
0@^
0C^
1:[
0F^
0k@
0?B
0bB
0X$
0Y$
0~#
0"$
0&$
1U$
1V$
1W$
x)$
x,$
x-$
1L$
1M$
0N$
0O$
0P$
00$
03$
04$
0I$
0J$
0K$
14s
1Rr
1Mr
1xq
09r
1/s
1Ur
0Or
0Sr
xrq
1ir
1rr
0tr
0zr
1|r
1~r
1#s
1\r
1Bq
1br
1gr
1kr
1pr
0I#
0H#
1G#
1F#
1E#
0@#
0?#
0>#
1=#
1<#
0;#
0:#
09#
0e
0a
0_
xl
xk
xh
0s
0r
0o
0B(
0A(
0@(
xv'
0q'
1D(
1C(
1N(
1M(
1L(
0K(
0J(
0P(
0O(
0_'
0!^
0#^
0`^
0a^
0d^
0{]
06S
0hT
1(U
1/X
x}]
1XV
1,X
1_Y
13[
xQ^
1|F
1QH
1%J
1CJ
1;[
0I^
0wC
0KE
1zF
1=G
0U$
0V$
0W$
x~#
0%$
1S$
1T$
1I$
1J$
1K$
0L$
0M$
0G$
0H$
0v#
0/s
0Ur
1Or
1Sr
1rq
08r
0+s
0Xr
0Wr
0Tr
xpq
0br
0gr
0kr
0pr
0ir
0rr
1tr
1zr
0G#
0F#
0E#
1D#
1C#
0=#
0<#
1;#
1:#
19#
08#
07#
0d
x_
0Q!
0D(
0C(
0{'
0x'
0w'
1F(
1E(
x$(
x!(
x~'
1P(
1O(
x_'
0N(
0M(
0L(
0+(
0((
0'(
0T(
0S(
0R(
0Q(
0a'
0}]
0XV
0,X
0_Y
03[
x!^
x#^
xU^
xV^
xY^
xT^
x\^
1VK
1AM
0ZN
0{N
0J^
0K^
0N^
0Q^
1<[
0|F
0QH
0%J
0CJ
0S$
0T$
0)$
0,$
0-$
1Q$
1R$
x0$
x3$
x4$
1G$
1H$
xv#
0I$
0J$
0K$
07$
0:$
0;$
0C$
0D$
0E$
0F$
0t#
1+s
1Xr
1Wr
1Tr
07r
1pq
1&s
1]r
0Yr
0Vr
xhq
xjq
1br
1gr
1kr
1pr
0D#
0C#
1B#
1A#
0;#
0:#
09#
18#
17#
06#
05#
04#
03#
0l
0k
0h
xs
xr
xo
xQ!
0O!
0z
0y
0v
0F(
0E(
1I(
1H(
1G(
1T(
1S(
1R(
1Q(
xa'
0P(
0O(
0_'
02(
0/(
0.(
0e'
0c'
0!^
0#^
x`^
xa^
xd^
x_^
1\N
11P
1cQ
1#R
0T^
0\^
0VK
0AM
1ZN
1{N
0Q$
0R$
1N$
1O$
1P$
1C$
1D$
1E$
1F$
xt#
0G$
0H$
0v#
0>$
0A$
0B$
0p#
0r#
0&s
0]r
1Yr
1Vr
1hq
1jq
0|r
0~r
0#s
0\r
xBq
0B#
0A#
1@#
1?#
1>#
08#
07#
16#
15#
14#
13#
0Q!
xO!
0M!
0K!
0#!
0"!
0}
0I(
0H(
0G(
0$(
0!(
0~'
1K(
1J(
x+(
x((
x'(
xe'
xc'
0T(
0S(
0R(
0Q(
0a'
x{]
16S
1hT
0(U
0/X
0U^
0V^
0Y^
1=[
0_^
0\N
01P
0cQ
0#R
0N$
0O$
0P$
00$
03$
04$
1L$
1M$
x7$
x:$
x;$
xp#
xr#
0C$
0D$
0E$
0F$
0t#
1|r
1~r
1#s
1\r
1Bq
06r
1ir
1rr
0tr
0zr
0@#
0?#
0>#
1=#
1<#
06#
05#
04#
03#
0s
0r
0o
xz
xy
xv
0O!
xM!
xK!
0K(
0J(
1N(
1M(
1L(
x2(
x/(
x.(
0e'
0c'
x}]
1XV
1,X
1_Y
13[
0`^
0a^
0d^
1>[
0{]
06S
0hT
1(U
1/X
0L$
0M$
1I$
1J$
1K$
x>$
xA$
xB$
0p#
0r#
0ir
0rr
1tr
1zr
05r
0br
0gr
0kr
0pr
0=#
0<#
1;#
1:#
19#
x#!
x"!
x}
0M!
0K!
0N(
0M(
0L(
0+(
0((
0'(
1P(
1O(
x_'
x!^
x#^
0}]
1?[
0XV
0,X
0_Y
03[
0I$
0J$
0K$
07$
0:$
0;$
1G$
1H$
xv#
1br
1gr
1kr
1pr
04r
0;#
0:#
09#
18#
17#
0z
0y
0v
xQ!
0P(
0O(
0_'
02(
0/(
0.(
1T(
1S(
1R(
1Q(
xa'
0!^
0#^
0G$
0H$
0v#
0>$
0A$
0B$
1C$
1D$
1E$
1F$
xt#
08#
07#
16#
15#
14#
13#
0Q!
xO!
0#!
0"!
0}
0T(
0S(
0R(
0Q(
0a'
xe'
xc'
0C$
0D$
0E$
0F$
0t#
xp#
xr#
06#
05#
04#
03#
0O!
xM!
xK!
0e'
0c'
0p#
0r#
0M!
0K!
#460000
0!
0]#
0b*
1ns
1h+
1%1
1n4
129
17<
1??
1FB
1ME
1SH
1XK
1^N
1eQ
1jT
1kW
1rZ
1E[
1J\
05j
03m
0'+!
0s-!
0a0!
0O3!
0J5!
0H6!
0H7!
0H8!
0I9!
0I:!
0I;!
0I<!
0dl
05k
0bm
0m+
1&1
0o4
139
18<
1@?
1GB
1NE
1TH
1YK
1_N
1fQ
1kT
1lW
1sZ
1F[
1K\
01j
0/m
0#+!
0o-!
0]0!
0K3!
0F5!
0D6!
0D7!
0D8!
0E9!
0E:!
0E;!
0E<!
1`l
01k
1^m
#480000
1!
1]#
1b*
0ns
0W_
1ac
0[_
0bc
0cc
1:_
1Ya
0hc
0p^
0uc
02a
1ld
0P_
11a
0O_
0N_
0r^
0i`
0>`
1s^
1z^
0Ab
1@b
0?b
0{a
1*a
0;`
0}a
0+a
1Ed
0!b
0wa
0ua
0sa
1Ra
0qa
1Qa
1Pa
0sb
1Vd
0Le
0Na
0qb
0pb
1Td
0Je
0ob
1Sd
0He
0lb
1Pd
0Fe
0De
0hb
1Ld
0Be
1Kd
0@e
0>e
0=`
0ya
1Y_
1\a
1ye
0{e
0ze
1"b
0t^
0k^
0i^
1_q
1`q
0^q
0uf
0/p
14g
1qp
1yn
1{n
0(n
1}n
0)n
1!o
1#o
0-n
1%o
00n
1'o
01n
1gf
1)o
03n
0if
0jf
0kf
0"n
18g
1op
16g
0Io
1rp
1?q
1$p
1%p
1&p
0In
1Zi
1Fo
1Mi
0rf
0no
11p
1-p
0s*
1u\
0o*
1q\
1#+
15+
0\+
0a,
1x\
1)+
0_,
0y,
06-
0M-
1C+
0g+
0,+
0m@
0/+
0AB
0dB
07[
0G,
0|,
0P-
0+0
0A1
0C6
0P7
0y7
0*9
0Z:
0/<
0_=
0a=
04?
0[?
0j@
0<B
0vC
0HE
0IE
0{F
0<G
0PH
0"J
0UK
0>M
0?M
0[N
0zN
00P
0`Q
05S
0eT
0fT
0WV
0)X
0^Y
00[
05[
1r3
0LE
0RH
0WK
0]N
0dQ
0iT
0jW
0qZ
0c,
0},
1&6
0L[
0k\
1q*
1q3
0e*
1f*
x0^
1c*
0s\
1t\
0d*
1l*
1t*
1v*
0}*
0~*
1$+
1*+
1++
1-+
10+
0j\
1m\
0w\
0Ot
0es
0ds
x*r
1cs
0<r
1Hs
0?r
1=r
1Cr
1ar
1jr
1sr
1}r
1gq
1eq
1oq
1mq
0;r
1,t
1er
1hr
1nr
1qr
1wr
1vr
1{r
1!s
1$s
1's
1(s
1)s
1[r
1*s
1,s
1-s
10s
11s
12s
1Qr
13s
15s
16s
19s
1~s
1:s
1Ir
1;s
1=s
1>s
1As
1zs
1Bs
1Es
1Cs
1Fs
1Js
1Ls
1_r
16k
16l
1>o
0Co
0R)
0P)
0[(
0W)
0V)
1X)
1w)
0d(
0f(
1U(
1\(
0c(
0g'
0](
0`*
0M)
0$*
0L)
0#*
0K)
0"*
1[*
0_(
0u)
0y)
1e*
0f*
0t\
0g*
1h*
1h\
0n\
0&6
1,0
1O[
1B1
0R7
1N[
1T7
0z7
1+9
1\:
1";
10<
06?
18?
0\?
1k@
1>B
1bB
1wC
0zF
1|F
0=G
1QH
1$J
1CJ
1VK
0ZN
1\N
0{N
11P
1bQ
1#R
16S
0/X
0(U
1XV
1,X
0*X
1-X
1_Y
13[
08[
01[
0S^
0R^
0^^
0]^
0|]
0~]
0"^
0$^
09[
1Q-
1M[
0o\
x4^
x5^
x8^
1r\
1v\
1as
1es
0cs
0~%
0"&
0j$
0@&
0A&
1?&
1`&
0Q%
0O%
1p$
1i$
0R%
0n#
0h$
00'
0y%
0U&
0z%
0V&
0{%
0W&
1/'
0f$
0b&
0^&
1i*
1g*
0h*
0Ds
0Ar
1:r
1fq
1dq
1nq
1lq
1dr
1^r
0br
0gr
0"t
1mr
0kr
0pr
1rr
1ir
0zr
0|r
0)t
0#s
1&s
0\r
1]r
0Vr
0+s
0%t
0Wr
1/s
0Tr
1Ur
0Sr
04s
0#t
0Mr
18s
0Lr
1|s
0Nr
0<s
0't
0Jr
1@s
0Fr
0.t
1xs
0@r
0Er
0Dr
1?r
0@"
0>"
1/
0)
1(
0'
0%
05"
04"
13"
0B!
1@!
0>!
07!
06!
05!
0a"
0`"
0^"
0I!
0W
0;"
0:"
09"
14
16(
0Z*
0X*
0V*
0T*
0R*
0P*
0N*
0L*
18(
1o\
0v\
0l\
0as
0`s
x3^
12^
x;^
0+9
00<
08?
0k@
0;[
xI^
0wC
0<[
xQ^
0|F
xT^
0QH
xR^
0VK
0=[
x^^
0\N
x]^
01P
0>[
x{]
06S
0?[
x}]
0_Y
0XV
x!^
x"^
0,X
x#^
x$^
0%^
03[
0W^
0X^
0Z^
1[^
0b^
0c^
0e^
1f^
0:[
0B1
0,0
0T7
0O[
0i*
1a$
0i&
0k&
0m&
0o&
0q&
0s&
0u&
0w&
1_$
1i\
1l\
1`s
1Er
1Fr
1Dr
1@r
19r
1br
12r
1kr
1pr
1gr
14r
1zr
15r
1#s
xfq
1\r
xdq
16r
1Vr
xnq
1Wr
xjq
1Tr
xpq
17r
1Sr
xrq
18r
1Mr
1Lr
1Nr
1Jr
x"r
0&r
x$r
1Q#
1O#
0C
0A
0?
0=
0;
09
07
05
xt'
xq'
xp'
0f'
0d'
0b'
0`'
05(
1T(
1S(
1R(
1Q(
1O(
1M(
1L(
1J(
1H(
1G(
1E(
1C(
1B(
1@(
1>(
1=(
1:(
1<(
1;(
06(
x?^
x@^
xC^
0I^
xJ^
xK^
xN^
0Q^
0T^
0R^
xU^
xV^
xW^
xX^
xY^
xZ^
x[^
0^^
0]^
xb^
xc^
xe^
xf^
0{]
0}]
0#^
0!^
0"^
0$^
x2^
03^
0;^
0i\
x"$
x%$
x&$
0o#
0q#
0s#
0u#
0b$
1C$
1D$
1E$
1F$
1H$
1J$
1K$
1M$
1O$
1P$
1R$
1T$
1U$
1W$
1Y$
1Z$
1]$
1[$
1\$
0a$
1"r
1$r
x&r
1fq
1dq
1nq
1jq
1pq
1rq
xe
xd
xa
0P!
0N!
0L!
0J!
0R#
0Q#
1M#
1L#
1K#
1J#
1I#
1G#
1E#
1D#
1B#
1@#
1?#
1=#
1;#
1:#
18#
16#
15#
14#
13#
0<(
0=(
0;(
0:(
14(
03(
01(
00(
1-(
0,(
0*(
0)(
0T(
xf'
xe'
0R(
xd'
xc'
0Q(
0S(
xa'
0O(
x_'
0M(
0L(
0J(
0H(
0G(
0E(
0C(
0B(
0@(
0>(
0J^
0K^
0N^
0U^
0V^
0W^
0X^
0Y^
0Z^
1[^
0b^
0c^
0e^
1f^
0?^
0@^
0C^
0[$
0Z$
0\$
0]$
1<$
0=$
0?$
0@$
15$
06$
08$
09$
0C$
xo#
xp#
0E$
xq#
xr#
0F$
0D$
xt#
0H$
xv#
0J$
0K$
0M$
0O$
0P$
0R$
0T$
0U$
0W$
0Y$
0M#
0L#
0K#
0J#
0I#
0G#
0E#
0D#
0B#
0@#
0?#
0=#
0;#
0:#
08#
06#
05#
04#
03#
0!!
0~
0|
1{
0x
0w
0u
1t
xQ!
xO!
xM!
xL!
xK!
xJ!
0f'
0d'
0c'
0e'
0a'
0_'
x4(
x3(
x1(
x0(
x-(
x,(
x+(
x*(
x)(
x((
x'(
x$(
x!(
x~'
x{'
xx'
xw'
0o#
0q#
0r#
0p#
0t#
0v#
x<$
x=$
x?$
x@$
x5$
x6$
x7$
x8$
x9$
x:$
x;$
x0$
x3$
x4$
x)$
x,$
x-$
0Q!
0O!
0M!
0L!
0K!
0J!
x!!
x~
x|
x{
xz
xy
xx
xw
xv
xu
xt
xs
xr
xo
xl
xk
xh
0{'
0x'
0w'
14(
03(
01(
00(
1-(
0,(
0+(
0*(
0)(
0((
0'(
0$(
0!(
0~'
0)$
0,$
0-$
1<$
0=$
0?$
0@$
15$
06$
07$
08$
09$
0:$
0;$
00$
03$
04$
0l
0k
0h
0!!
0~
0|
1{
0z
0y
0x
0w
0v
0u
1t
0s
0r
0o
#500000
0!
0]#
0b*
1ns
1D+
1u,
1(-
1I-
1Y-
1%8
1*;
1/>
17A
0H9!
0H:!
0H;!
0H<!
04k
0ck
04l
0cl
04j
#520000
1!
1]#
1b*
0ns
1"d
18_
09_
1cc
0:_
0Ya
1mc
0kc
0jc
1y^
1zc
0c`
12a
0ld
1yc
1tc
01a
1kd
1xc
00a
1wc
1r^
08a
0]`
0z^
1@a
0[`
0Xe
0Ze
1Dd
1}a
1+a
0Ed
0\e
0Te
0Re
0Pe
0Ra
0Ne
0Qa
0Pa
0Wd
0rb
0Ud
1pb
0Td
0Sd
0nb
0Pd
0Ld
0gb
0fb
0eb
0Ve
1Za
0$d
0[a
1%d
0\a
1^a
1{e
1]a
0fc
1v^
0"b
1]e
0:o
1Ki
0vf
0`q
0wf
1uf
0hi
1tf
1gi
0sf
13o
1)n
1-n
10n
11n
12n
14n
1if
1jf
1+o
1kf
1-o
1/o
11o
19o
1"n
08g
0!n
17o
15o
11q
0Yf
13q
0\i
0]i
0Hn
0Yi
0^i
1In
19q
0_i
1Oi
1Pi
0Ri
1rf
1no
1mo
0lo
0ei
1n\
0u\
0q\
1{*
1)1
1Y3
169
1;<
1C?
1JB
1QE
1WH
1\K
1bN
1iQ
1nT
1oW
1vZ
1N\
0)+
1_,
1y,
16-
1M-
1!]
1"]
0C+
1L+
0$1
0S3
1!.
0D[
019
06<
0>?
0EB
0I\
1^+
1%+
0Z+
0c*
1s\
1m*
1|*
1~*
1(+
1.+
13+
1g\
1j\
1p\
0#+
05+
0F,
1>6
0x\
1{\
03r
0vs
1Co
1ds
1@o
0Bo
0Do
1)r
1wq
1uq
1!r
1}q
1/r
0>t
11r
1'r
04m
05m
06k
06l
0:=!
0v*!
0d-!
0R0!
0@3!
0;5!
096!
097!
098!
0:9!
0::!
0:;!
0:<!
0&l
0&k
08m
1Y(
1V)
0()
0U(
0&)
1g'
1](
1`*
1\*
0[*
0E)
1V(
1t\
1#]
1&-
1,-
12-
1T3
1".
1N,
1P,
1U,
1W,
0'^
0=^
0<^
0H^
0G^
01^
1&+
15+
0[+
0>6
0r\
1]+
0X7
1C[
0f+
0j+
0@,
x%^
0es
1l$
1A&
0o%
0p$
0q%
1n#
1h$
10'
1.'
0/'
0w%
1o$
x2r
1P3!
0=o
1vs
1?o
0Ao
1(r
1vq
1tq
1~q
1|q
1.r
0/
1.
1+
1'
15"
0'#
0%#
1I!
1W
04
13
0f"
1;*
0B*
0J*
0H*
0F*
0D*
0<*
0>*
0@*
1v\
0A^
0B^
0D^
1E^
0L^
0M^
0O^
1P^
05^
1X7
0C[
0`+
0l\
0o\
0v\
1*'
0#'
0y&
0{&
0}&
0!'
0)'
0''
0%'
0P3!
1T
0S
0Q
0O
0M
0K
0I
0G
0E
1l\
1o\
1v\
07*
0q'
1&(
0%(
0#(
0"(
1}'
0|'
0z'
0y'
0e&
0%$
1.$
0/$
01$
02$
1'$
0($
0*$
0+$
0t!
0d
0q
0p
0n
1m
0j
0i
0g
1f
#540000
0!
0]#
0b*
1ns
1X,
1w,
1K-
0bk
0bl
01m
0y,
0M-
16k
16l
#560000
1!
1]#
1b*
0ns
1W_
1&d
1bc
0cc
1:_
1hc
1jc
0y^
1?a
1Q_
1p^
1uc
02a
1ld
1P_
1b`
0kd
1O_
1sc
0jd
1N_
1vc
18a
0sd
0j`
0s^
1]`
0Bb
0@a
1[`
0@b
1)a
1]2
1Ze
0*a
0+a
1Ed
105
0Vd
1Td
0Rd
0Kd
0Jd
0Id
1{c
1$d
0Y_
1Z_
1\a
1'd
0^a
0{e
0]a
1ze
0v^
1<a
0]e
1^`
1t^
1i^
04q
1:o
0_q
1vf
1`q
1wf
0ji
0uf
00p
1/p
0gi
0`i
1&n
1'n
1(n
1/n
01n
13n
0Bf
0"n
07o
01h
01q
1Yf
03q
1Io
1@q
1Pn
0[i
0$p
1Gn
0Xi
0%p
1Hn
08q
0&p
0In
0Zi
0Fo
0'p
0Xf
0Oi
0Mi
0no
0ii
0-p
1s*
1_+
1q\
0&+
1d+
1F,
0k/
0#1
0;2
0R3
0k4
0%6
0O7
0)9
0Y:
0.<
0^=
03?
0i@
0;B
0sC
0GE
0yF
0OH
0!J
0TK
0=M
0YN
0/P
0_Q
04S
0dT
09V
0iW
0@Y
0pZ
0H\
0y\
1:?
1)+
1X+
1e-
118
16;
1;>
1CA
1OD
1WG
1\J
1aM
1gP
1lS
1@U
1qV
1xY
0!]
0"]
1m@
1,+
1/+
1AB
1<+
1E+
0W+
1K,
0Y,
0^,
1#-
0/-
05-
1U-
1Z-
0d-
1!8
1&8
008
1&;
1+;
05;
1+>
10>
0:>
13A
18A
0BA
1?D
0ND
1GG
0VG
1LJ
0[J
1QM
0`M
1WP
0fP
1\S
0kS
1aV
0pV
1hY
0wY
1dB
1uC
0L+
0r3
1T7
0`=
18?
0N[
1O[
1S7
17?
1b,
0!.
1_2
1S3
125
0^+
1k\
0q*
0n\
1p*
0%+
1c*
0s\
0t\
1d*
0t*
1w*
0|*
0~*
0$+
0(+
0*+
0-+
0.+
03+
0g\
0m\
0p\
0{\
06[
1+t
13r
1Ot
1es
0ds
1Bo
1Do
0@f
01r
0/h
1>t
0Ks
0{s
0ws
0Er
1.t
0Lr
1xr
0Fr
1;r
1W*!
0Z*!
1E-!
0H-!
130!
060!
1!3!
0$3!
1z4!
0}4!
1x5!
0{5!
1x6!
0{6!
1x7!
0{7!
1y8!
0{8!
0|8!
1y9!
0{9!
0|9!
1y:!
0{:!
0|:!
1y;!
0{;!
0|;!
1ej
0gj
0hj
1ek
1fk
0hk
1el
1fl
0hl
1y<!
0{<!
0|<!
14m
15m
0k.!
0ss
1Ao
0<o
1R)
1[(
1%)
0Y(
1W)
0V)
1v)
0w)
1()
1&)
0\(
0a*
1M)
1$*
0]*
1L)
1#*
0\*
1F)
1K)
1"*
1[*
1_(
1J)
1!*
0?'
0@'
0A'
0B'
0C'
0D'
0E'
0F'
0G'
0H'
0I'
0J'
0K'
0L'
0M'
0N'
0O'
0P'
0Q'
0R'
0S'
0T'
0U'
0V'
0W'
0X'
0Y'
0Z'
0['
0\'
0]'
0^'
0V(
1y)
0e*
1f*
1t\
0d*
0k\
1q*
0h\
1`+
0]+
1e+
1AU
0#]
0X+
0_,
06-
0e-
018
06;
0;>
0CA
0OD
0WG
0\J
0aM
0gP
0lS
0qV
0xY
19[
x;^
xH^
0O[
x1^
0T7
08?
0".
1o2
0&-
0,-
02-
0T3
1B5
1r\
0v\
1f+
1j+
1@,
0%^
0es
1cs
1~%
1j$
1r%
0l$
1@&
0A&
1a&
0`&
1o%
1q%
0i$
01'
1y%
1U&
0-'
1z%
1V&
0.'
1v%
1{%
1W&
1/'
1f$
1|%
1X&
02%
01%
00%
0/%
0.%
0-%
0,%
0+%
0*%
0)%
0(%
0'%
0&%
0%%
0$%
0#%
0"%
0!%
0~$
0}$
0|$
0{$
0z$
0y$
0x$
0w$
0v$
0u$
0t$
0s$
0r$
0q$
0o$
1^&
1h\
1e*
0f*
0g*
1h*
12r
00f
0}g
1Lr
1Fr
x(r
1Er
xtq
x"r
0:r
1=o
1>"
0.
0+
1)
0(
1%
1(#
1'#
1%#
05"
14"
1A!
0@!
1>!
18!
17!
16!
15!
0S#
1<"
1;"
1:"
19"
14
03
02
1e"
0q!
0p!
0o!
0n!
0m!
0l!
0k!
0j!
0i!
0h!
0g!
0f!
0e!
0d!
0c!
0b!
0a!
0`!
0_!
0^!
0]!
0\!
0[!
0Z!
0Y!
0X!
0W!
0V!
0U!
0T!
0S!
0R!
0;*
1>*
1<(
1B(
1=(
08(
0o\
1v\
1as
0cs
1b+
x?^
xB^
xC^
xD^
xL^
xO^
xP^
01^
x5^
1:[
0;^
0H^
1Q3
1$6
0.^
1i*
1g*
0h*
0*'
1''
1[$
1U$
1Z$
0_$
1o\
0l\
0as
0`s
0O)!
0=g
1tq
1"r
09r
1(r
0T
1Q
0O#
1K#
1J#
1E#
0B(
0=(
0<(
18*
17*
0i*
05^
1;[
0?^
0B^
0C^
0D^
0L^
0O^
1P^
1R3
1%6
1i\
1l\
1`s
0U$
0Z$
0[$
1d&
1e&
08r
0K#
0J#
0E#
1t!
1s!
0n'
1@'
1B'
xq'
x&(
x%(
x"(
x|'
x{'
xz'
xw'
16*
0i\
1<[
0x#
11%
1/%
x%$
x.$
x/$
x2$
x($
x)$
x*$
x-$
1f&
07r
0Y
1p!
1n!
xd
xq
xn
xm
xl
xi
xh
xg
1u!
1&(
0%(
0"(
0|'
0{'
0z'
0w'
0q'
1=[
1.$
0/$
02$
0($
0)$
0*$
0-$
0%$
06r
0q
0n
1m
0l
0i
0h
0g
0d
1>[
05r
1?[
04r
1@[
1h'
19*
1m#
1g&
1H!
1U
#580000
0!
0]#
0b*
1ns
#600000
1!
1]#
1b*
0ns
1[_
19_
1cc
0:_
1Ya
1pc
0hc
0jc
0?a
0zc
0p^
0uc
1c`
12a
0ld
0yc
11a
0xc
0sc
1a`
10a
0vc
1U_
1sd
1j`
1k`
1i`
1s^
0]`
1Bb
0[`
1@b
07e
08e
09e
1Cd
0Dd
0}a
0;e
1+a
0Ed
05e
04e
03e
02e
01e
00e
1Sa
0/e
1Ra
0.e
1Qa
1Pa
0-e
1L_
0,e
1qb
0+e
0pb
0*e
0)e
1nb
0(e
0'e
0&e
0%e
0$e
0#e
1hb
0"e
1gb
1B`
0!e
1fb
0~d
1eb
0}d
0|d
1#b
06e
0{c
1X_
1Y_
0%d
0\a
0'd
1\_
1^a
1{e
0<a
1wd
0=e
0^`
1Cb
0t^
14q
1xn
0Tn
0`q
0wf
02p
1ji
1uf
1hi
0/p
0.p
1`i
1qn
0<g
1Yn
1Zn
1[n
1\n
0vp
1]n
1^n
1_n
1`n
1an
1bn
1cn
1dn
1en
1fn
1gn
0"p
1hn
0if
0jf
1in
0kf
1jn
0lf
1kn
1ln
1mn
1nn
1on
1pn
1"n
1vn
18g
1!n
0~m
1tn
1sn
1rn
11q
13q
0Io
0?q
0Aq
0@q
0Pn
0+p
1[i
07q
1Xi
1]i
1^i
1In
09q
1Zi
1Fo
1_i
1Xf
1Oi
1Mi
0Ui
0rf
1no
0mo
01p
1o*
1o3
1<6
0NE
0TH
0YK
0_N
0fQ
0kT
0lW
0sZ
05+
0b+
0d+
0F,
1k/
1#1
1;2
1k4
1O7
1)9
1Y:
1.<
1^=
13?
1i@
1;B
1sC
1GE
1yF
1OH
1!J
1TK
1=M
1YN
1/P
1_Q
14S
1dT
19V
1iW
1@Y
1pZ
1H\
1y\
0@U
1!]
1"]
0<+
0E+
1W+
0K,
1Y,
1^,
0#-
1/-
15-
0U-
0Z-
1d-
0!8
0&8
108
0&;
0+;
15;
0+>
00>
1:>
03A
08A
1BA
0?D
1ND
0GG
1VG
0LJ
1[J
0QM
1`M
0WP
1fP
0\S
1kS
0AU
0aV
1pV
0hY
1wY
0uC
1-9
12<
18D
1:+
14?
0b,
0_2
025
1jE
1@G
1pH
1EJ
1uK
1JM
1~N
1PP
1%R
1US
1*U
1ZV
11X
1aY
1g^
0h\
1r*
1P7
1V7
1_:
1e=
1k\
0q3
0K[
1%+
1a+
1c+
0c*
1s\
0m*
1$+
1.+
0j\
1D[
0/r
1ds
0rs
0qs
0Bo
1Is
1<r
0zs
0;o
1@f
1/h
1Ks
0~s
0W*!
1Z*!
0E-!
1H-!
030!
160!
0!3!
1$3!
0z4!
1}4!
0x5!
1{5!
0x6!
1{6!
0x7!
1{7!
0y8!
1{8!
1|8!
0y9!
1{9!
1|9!
0y:!
1{:!
1|:!
0y;!
1{;!
1|;!
0ej
1gj
1hj
0ek
0fk
1hk
0el
0fl
1hl
0y<!
1{<!
1|<!
04m
05m
1k.!
1ss
1#+!
1o-!
1]0!
1K3!
1F5!
1D6!
1D7!
1D8!
0Ns
0jk
0[(
0%)
1V)
1t)
1w)
1x)
1z)
1|)
1~)
1A)
1&*
1'*
1(*
1)*
1**
1+*
1,*
1-*
1.*
1/*
10*
11*
12*
13*
14*
15*
0()
0&)
1\(
1a*
1N)
1{)
1})
1%*
1G)
0[*
1E)
0_(
z?'
z@'
zA'
zB'
zC'
zD'
zE'
zF'
zG'
zH'
zI'
zJ'
zK'
zL'
zM'
zN'
zO'
zP'
zQ'
zR'
zS'
zT'
zU'
zV'
zW'
zX'
zY'
zZ'
z['
z\'
z]'
z^'
1u)
0t\
1d*
0s*
1U7
1n\
1p3
1J[
0QE
0WH
0\K
0bN
0iQ
0nT
0oW
0vZ
1#]
1_,
16-
0o2
0B5
1&+
15+
0e+
0r\
0N,
0P,
0U,
0W,
x'^
1es
0j$
0r%
1A&
1c&
1`&
1_&
1]&
1[&
1Y&
1V%
1S&
1R&
1Q&
1P&
1O&
1N&
1M&
1L&
1K&
1J&
1I&
1H&
1G&
1F&
1E&
1D&
0o%
0q%
1i$
11'
1x%
1\&
1Z&
1T&
1u%
0/'
1w%
0f$
z2%
z1%
z0%
z/%
z.%
z-%
z,%
z+%
z*%
z)%
z(%
z'%
z&%
z%%
z$%
z#%
z"%
z!%
z~$
z}$
z|$
z{$
zz$
zy$
zx$
zw$
zv$
zu$
zt$
zs$
zr$
zq$
1b&
0V7
1,9
0e*
1f*
x.r
0Ao
10f
1}g
1v*!
1d-!
1R0!
1@3!
1;5!
196!
197!
198!
0ik
0)
1(
0%
0(#
0'#
0%#
1j"
15"
1C!
1B!
1@!
1?!
1=!
1<!
1;!
1:!
19!
14!
13!
12!
11!
10!
1/!
1.!
1-!
1,!
1+!
1*!
1)!
1(!
1'!
1&!
1%!
1$!
1S#
18"
1f"
1d"
04
zq!
zp!
zo!
zn!
zm!
zl!
zk!
zj!
zi!
zh!
zg!
zf!
ze!
zd!
zc!
zb!
za!
z`!
z_!
z^!
z]!
z\!
z[!
zZ!
zY!
zX!
zW!
zV!
zU!
zT!
zS!
zR!
1<*
06*
0v\
1cs
0:*
0Q3
0$6
1]+
1e+
x.^
0g*
1h*
0-9
1^:
1)'
0f&
0o\
1as
0=o
1O)!
1=g
0h&
1S
0u!
08*
0_:
11<
1i*
0r!
1b+
0l\
0`s
0d&
02<
1d=
0s!
xn'
18*
1i\
0e=
19?
xx#
1d&
xY
1s!
16*
0:?
1l@
1f&
0m@
1@B
1u!
0AB
1cB
0dB
17D
08D
1iE
0jE
1?G
0@G
1oH
0pH
1DJ
0EJ
1tK
0uK
1IM
0JM
1}N
0~N
1OP
0PP
1$R
0%R
1TS
0US
1)U
0*U
1YV
0ZV
10X
01X
1`Y
0aY
#620000
0!
0]#
0b*
1ns
1J,
1"-
0nk
0ll
1K,
1#-
0hk
0hl
#640000
1!
1]#
1b*
0ns
1_c
0`c
0ac
0&d
0bc
0cc
1:_
0Ya
1zc
0Q_
1p^
0c`
1ld
0P_
1kd
0O_
1sc
0a`
1jd
0U_
0s^
1]`
0Bb
1[`
0@b
17e
18e
19e
0Ze
1*a
1;`
1;e
0+a
1Ed
15e
14e
13e
12e
11e
10e
0Sa
1/e
0Ra
1.e
0Qa
0Pa
1sb
1-e
0L_
1rb
1,e
1Ud
1+e
1pb
0Td
1*e
1ob
1)e
1Rd
1(e
1'e
1lb
1&e
1%e
1$e
1#e
1Ld
1"e
1Kd
0B`
1'b
1!e
1Jd
1~d
1Id
1}d
1|d
1=`
16e
0X_
0Za
1we
0$d
1[a
0xe
0Z_
1\a
0ye
0\_
0{e
0ze
0wd
1=e
1^`
0Cb
1t^
1l^
04q
0xn
1Tn
1_q
1`q
12p
1^q
0uf
10p
1]q
0tf
1gi
0\q
1sf
1.p
0qn
0qp
0Yn
0Zn
0&n
0[n
0'n
0\n
1vp
0(n
0]n
0)n
0^n
0_n
0`n
0an
0bn
0cn
0/n
0dn
0en
11n
0fn
02n
0gn
1"p
0hn
1if
1jf
0in
1kf
0jn
1lf
0kn
0ln
0mn
0nn
0on
0pn
0"n
0vn
0op
17o
0tn
0sn
0rn
01q
03q
1Io
1+p
0Gn
17q
0Xi
1%p
0Hn
1&p
0In
19q
0Fo
1'p
0_i
1rf
0no
1ii
0c+
1:?
0l@
0)+
0,+
1m@
0@B
1AB
0cB
1<+
1E+
0W+
0Y,
0^,
0/-
05-
1U-
1Z-
0d-
1!8
1&8
008
1&;
1+;
05;
1+>
10>
0:>
13A
18A
0BA
1?D
0ND
1GG
0VG
1LJ
0[J
1QM
0`M
1WP
0fP
1\S
0kS
1aV
0pV
1hY
0wY
0/+
0:+
1U+
1-9
0^:
12<
0d=
18D
0iE
1A1
1C6
1*9
1/<
1_=
1a=
04?
1[?
1j@
1<B
1K[
1vC
1HE
1IE
1jE
0?G
1{F
1<G
1@G
0oH
1PH
1pH
0DJ
1"J
1EJ
0tK
1UK
1uK
0IM
1>M
1?M
1JM
0}N
1[N
1zN
1~N
0OP
10P
1PP
0$R
1`Q
1%R
0TS
15S
1US
0)U
1eT
1fT
1*U
0YV
1ZV
00X
1)X
11X
0`Y
1^Y
1aY
10[
1WV
1h\
0r*
1P-
1+0
0P7
1V7
0,9
1y7
1Z:
1_:
01<
1e=
09?
0i*
1j*
x3^
1^+
0a+
1g*
0h*
0n\
1|,
1e*
0f*
1c*
0s\
1t\
0d*
0l*
0v*
0w*
0$+
0++
0.+
00+
01+
0S3
0D[
1/r
11r
0es
0ds
0cs
0Js
0as
1qs
0Do
x$r
1`s
0=s
0As
1zs
0Cs
0Fs
0qr
0er
0hr
0nr
0wr
0vr
0{r
0!s
0$s
0's
0(s
0)s
0[r
0*s
0,s
0-s
00s
01s
02s
0Qr
03s
0Is
05s
06s
09s
1~s
0:s
0Ir
0;s
0>s
0Bs
0Es
1W*!
0Z*!
1E-!
0H-!
130!
060!
1!3!
0$3!
1z4!
0}4!
1x5!
0{5!
1x6!
0{6!
1x7!
0{7!
1y8!
0{8!
0|8!
1y9!
0{9!
0|9!
1y:!
0{:!
0|:!
1y;!
0{;!
0|;!
1ej
0gj
0hj
1ek
1fk
1el
1fl
1y<!
0{<!
0|<!
1rs
1O)
1[(
1%)
0W)
0V)
0t)
0X)
0v)
0Y)
1Z)
0x)
0z)
0|)
0~)
1d(
0A)
0&*
0'*
0(*
0)*
0**
0+*
0,*
0-*
0.*
0/*
00*
01*
02*
03*
04*
05*
1f(
1()
1&)
0\(
0N)
0{)
0})
0%*
1]*
0G)
0L)
0#*
1\*
0K)
0"*
1[*
0E)
1_(
0J)
0!*
0e*
0t\
0g*
1i*
0j*
1k*
0:?
02<
0-9
1s*
0U7
0aY
01X
0ZV
0*U
0US
0%R
0PP
0~N
0JM
0uK
0EJ
0pH
0@G
0jE
0e=
0_:
1dB
07D
0AB
0m@
0e+
0_,
06-
0\:
16?
0>B
0$J
0bQ
1*X
11[
14[
0-X
1R7
0i\
x5^
0b+
1l\
1o\
1r\
1v\
1&-
1,-
12-
1T3
1N,
1P,
1U,
1W,
0'^
0bs
0`s
1as
1es
1cs
1#&
1j$
1r%
0@&
0A&
0c&
0?&
0a&
0>&
1=&
0_&
0]&
0[&
0Y&
1Q%
0V%
0S&
0R&
0Q&
0P&
0O&
0N&
0M&
0L&
0K&
0J&
0I&
0H&
0G&
0F&
0E&
0D&
1O%
1o%
1q%
0i$
0x%
0\&
0Z&
0T&
1-'
0u%
0z%
0V&
1.'
0{%
0W&
1/'
0w%
1f$
0|%
0X&
08D
0V7
0k*
1.r
0xs
1"t
0`r
0dr
0mr
1)t
1%t
1#t
0|s
1't
1A"
1)
0(
1%
1(#
1'#
1%#
0j"
05"
04"
03"
02"
11"
0C!
0A!
0?!
0=!
0<!
0;!
0:!
09!
08!
07!
06!
04!
03!
02!
01!
00!
0/!
0.!
0-!
0,!
0+!
0*!
0)!
0(!
0'!
0&!
0%!
0$!
1`"
1^"
0<"
0;"
0:"
08"
14
13
12
0f"
0d"
0<*
0>*
0o\
0v\
0l\
1i\
1f\
1bs
18[
0.^
0)'
0''
0f\
0^r
0S
0Q
06*
xq'
08*
0@[
x%^
0f&
x%$
0d&
x2r
0u!
0s!
xd
0n'
15(
x.^
0x#
1b$
0Y
1R#
0h'
09*
0m#
0g&
0H!
0U
xn'
xx#
xY
#660000
0!
0]#
0b*
1ns
0?U
18/!
#680000
1!
1]#
1b*
0ns
0"d
16_
07_
08_
0[_
09_
1cc
0:_
1Ya
0mc
0pc
0zc
1Q_
02a
0tc
01a
0sc
1a`
00a
0wc
0rc
0k`
0i`
0]`
1Bb
0[`
1@b
1Dd
1+a
0Ed
1Pa
0sb
1Wd
1Vd
0qb
1Td
0ob
1Sd
0lb
1Pd
0hb
0gb
0'b
0fb
0#b
1Za
0Y_
0\a
1{e
1"b
1Cb
0`q
1uf
1/p
0sf
1<g
0-n
00n
01n
03n
04n
0if
1"n
0!n
11q
13q
1?q
1Aq
1Wi
1\i
07q
1Xi
1Yi
0'p
1_i
1Ui
1Ri
0rf
1no
1mo
11p
1lo
1ko
0jo
1ei
0%+
0^+
0h\
1r*
02^
1n\
0p*
00^
0o*
0&^
0q\
0{*
0)1
0Y3
069
0;<
0C?
0JB
0N\
1NE
1TH
1YK
1_N
1fQ
1kT
1lW
1sZ
1)+
1:?
1X+
1_,
16-
1e-
118
16;
1;>
1CA
1OD
1WG
1\J
1aM
1gP
1lS
1qV
1xY
0!]
0"]
0<+
0E+
1Y+
0K,
0R,
0#-
0)-
0U-
0Z-
0!8
0&8
0&;
0+;
0+>
00>
03A
08A
0?D
0GG
0LJ
0QM
0WP
0\S
0aV
0hY
0#]
1,0
1B1
1Y2
1r3
1,5
1&6
1+9
1]:
10<
1`=
1k@
1?B
1wC
1|F
1QH
1%J
1VK
1\N
11P
1cQ
16S
1XV
1_Y
04[
17[
1O[
0|,
0P-
0+0
0A1
0C6
0S7
0y7
0*9
0Z:
0/<
0_=
0a=
07?
0[?
0j@
0<B
0vC
0HE
0IE
0{F
0<G
0PH
0"J
0UK
0>M
0?M
0[N
0zN
00P
0`Q
05S
0eT
0fT
0WV
0)X
0^Y
00[
0g^
0q*
0c*
1s\
1ds
1;o
1er
1hr
1nr
1qr
1wr
1vr
1{r
1!s
1$s
1's
1(s
1)s
1[r
1*s
1,s
1-s
10s
11s
12s
1Qr
13s
15s
16s
19s
1{s
1:s
1Ir
1;s
1=s
1>s
1As
1ws
1Bs
1Es
1Cs
1Fs
1Js
0Er
0_r
1`r
0gr
0pr
0zr
0~r
0#s
0\r
0Vr
0Xr
0Wr
0Tr
0Sr
0Rr
0Mr
0xr
0Nr
0Kr
0Jr
0?r
0Br
0;r
0>r
0@r
0Dr
1Z*!
1H-!
160!
1$3!
1}4!
1{5!
1{6!
1{7!
1{8!
1|8!
1{9!
1|9!
1{:!
1|:!
1{;!
1|;!
1gj
1hj
1gk
1hk
1gl
1hl
1{<!
1|<!
14m
15m
0#+!
0o-!
0]0!
0K3!
0F5!
0D6!
0D7!
0D8!
1:=!
1:9!
1::!
1:;!
1:<!
1&l
1&k
18m
10r
1*r
1&r
1Do
1Bo
1V)
0w)
0()
0&)
1G)
1J)
1!*
0u)
1t\
1h\
0r*
0n\
0k\
0s*
1U7
0&+
05+
05^
06^
09^
0+^
0<6
0p3
0X+
0_,
06-
0e-
018
06;
0;>
0CA
0OD
0WG
0\J
0aM
0gP
0lS
0qV
0xY
x2^
x0^
x&^
09[
x'^
x=^
x>^
x<^
0;[
xI^
xG^
0<[
xQ^
xT^
xR^
x\^
0=[
x^^
x]^
0>[
x{]
x|]
0?[
x}]
x!^
x#^
0:[
x1^
0,5
0Y2
0,0
0B1
0R7
1N[
0+9
1\:
00<
06?
0k@
1>B
0wC
0|F
0QH
1$J
0VK
0\N
01P
1bQ
06S
0XV
1,X
0*X
1-X
0_Y
13[
01[
0r\
0es
1A&
0`&
0o%
0q%
1u%
1|%
1X&
0b&
1V7
1s*
0U7
1dr
0br
1gr
0"t
1mr
0kr
1pr
1zr
0)t
1#s
1\r
1Vr
0%t
1Wr
1Tr
1Sr
0#t
1Mr
1|s
1Nr
0't
1Jr
0.t
1xs
1@r
1Dr
1>r
1Br
x(r
19r
14r
15r
xfq
xdq
16r
xhq
xnq
xjq
xpq
17r
xvq
xrq
18r
x~q
xzq
x|q
x.r
1:r
x0r
x*r
x&r
1ik
1Ns
1Ao
15"
0B!
0@!
18!
0'#
0%#
1d"
1<"
1<(
1S(
1Q(
1O(
1N(
1M(
1L(
1J(
1I(
1H(
1G(
1E(
1D(
1C(
1@(
1?(
1>(
16(
17(
18(
19(
1:(
1;(
1v\
1:*
0]+
0J[
x+^
x?^
x@^
xA^
xB^
xC^
xD^
xE^
xJ^
xK^
xL^
xM^
xN^
xP^
xU^
xV^
xW^
xX^
xY^
xZ^
x[^
x`^
xa^
xb^
xc^
xd^
xe^
xf^
x5^
x6^
x9^
00^
02^
0O[
0=^
0]:
0<^
0I^
0?B
0Q^
0T^
0R^
0%J
0^^
0]^
0{]
0cQ
0}]
0!^
x"^
0,X
0#^
x$^
03[
0V7
1[$
1D$
1F$
1H$
1I$
1J$
1K$
1M$
1N$
1O$
1P$
1R$
1S$
1T$
1W$
1X$
1Y$
1a$
1`$
1_$
1^$
1]$
1\$
1br
1kr
1~r
1fq
1dq
1Xr
1nq
1jq
1pq
1Rr
1rq
1~q
1Kr
1|q
1Er
1&r
1*r
1=o
1h&
1Q#
1P#
1O#
1N#
1M#
1L#
1K#
1I#
1H#
1G#
1D#
1C#
1B#
1@#
1?#
1>#
1=#
1;#
1:#
19#
18#
16#
14#
1T(
0S(
1R(
0Q(
0O(
0M(
0L(
0J(
0H(
0G(
0E(
0C(
0@(
0>(
0:(
0;(
09(
07(
xe'
xc'
xa'
x`'
x_'
0k'
0u'
0r'
0q'
1r!
09^
01^
0>^
0@^
0A^
0D^
0J^
0K^
0L^
0M^
0N^
0G^
0U^
0V^
0W^
0X^
0Y^
0Z^
1[^
0\^
0a^
0b^
1f^
0|]
0"^
0$^
1C$
0D$
1E$
0F$
0H$
0J$
0K$
0M$
0O$
0P$
0R$
0T$
0W$
0Y$
0]$
0\$
0^$
0`$
xp#
xr#
xt#
xu#
xv#
0{#
0!$
0$$
0%$
1hq
1vq
1zq
1(r
0P#
0N#
0M#
0L#
0I#
0G#
0D#
0B#
0@#
0?#
0=#
0;#
0:#
08#
06#
15#
04#
13#
xQ!
xP!
xO!
xM!
xK!
0\
0d
0c
0`
0T(
xf'
0e'
0R(
xd'
0c'
0a'
0N(
0_'
0I(
0D(
0?(
0<(
xu'
xr'
xq'
x4(
x3(
x2(
x1(
x0(
x/(
x.(
x-(
x,(
x+(
x*(
x)(
x((
x'(
x&(
x$(
x#(
x"(
x!(
x~'
x}'
x|'
x{'
xz'
xy'
xx'
xw'
xk'
05^
06^
0?^
0B^
0C^
1E^
1P^
0`^
0c^
0d^
0e^
0C$
xo#
0p#
0E$
xq#
0r#
0t#
0I$
0v#
0N$
0S$
0X$
0[$
x!$
x$$
x%$
x<$
x=$
x>$
x?$
x@$
xA$
xB$
x5$
x6$
x7$
x8$
x9$
x:$
x;$
x.$
x0$
x1$
x2$
x3$
x4$
x'$
x($
x)$
x*$
x+$
x,$
x-$
x{#
0K#
0H#
0C#
0>#
09#
05#
03#
0Q!
0O!
0M!
xL!
0K!
xJ!
xd
xc
x`
x#!
x"!
x!!
x~
x}
x|
x{
xz
xy
xx
xw
xv
xu
xt
xs
xr
xq
xp
xo
xm
xl
xk
xj
xi
xh
xg
xf
x\
0f'
0d'
0`'
14(
00(
0/(
1-(
0,(
0+(
0*(
0)(
0((
0'(
0$(
0#(
0"(
0!(
0~'
0|'
0y'
0x'
0u'
0o#
0q#
0u#
1<$
0@$
0A$
15$
06$
07$
08$
09$
0:$
0;$
00$
01$
02$
03$
04$
0($
0+$
0,$
0!$
0P!
0L!
0J!
0"!
0!!
1{
0z
0y
0x
0w
0v
0u
1t
0s
0r
0q
0p
0o
0k
0j
0g
0`
03(
02(
01(
0.(
1&(
1}'
0{'
0z'
0w'
0r'
0q'
0=$
0>$
0?$
0B$
1.$
1'$
0)$
0*$
0-$
0$$
0%$
0#!
0~
0}
0|
1m
0l
0i
0h
1f
0d
0c
#700000
0!
0]#
0b*
1ns
#720000
1!
1]#
1b*
0ns
0W_
1bc
0cc
1:_
0Q_
0p^
12a
0ld
0b`
0kd
0a`
0jd
0N_
0``
0r^
0Bb
0@b
1'a
0(a
0)a
0*a
0;`
1}a
0+a
1Ed
1!b
1Sa
0Wd
0rb
0Ud
0pb
0Sd
0Pd
1hb
0Ld
0Kd
0Jd
0=`
0[a
0^a
0{e
1ze
1]e
0^`
0t^
0l^
0i^
14q
0:o
0_q
1`q
1wf
1tf
1qp
1'n
1(n
1)n
1-n
10n
12n
14n
0lf
0"n
08g
1op
16q
1$p
1Gn
17q
1Hn
18q
1In
1Fo
1'p
0no
1-p
0s*
1q\
0:?
0)+
1:+
0U+
0dB
02+
0r3
0K[
1_2
125
0&6
1c*
0s\
0t\
1d*
1l*
1v*
1w*
1!+
1$+
1*+
1++
1-+
10+
11+
13+
1g\
1j\
1m\
1{\
16[
0+t
03r
1es
0ds
1?r
0@f
0/h
1Is
1;r
0R)
0O)
0[(
0%)
1W)
0V)
0d(
0f(
0g'
0](
0`*
0H)
0M)
0$*
0]*
0G)
0\*
0F)
0[*
0_(
0J)
0!*
0y)
1e*
1t\
0d*
1o2
1B5
19[
0'^
1r\
0v\
0f+
0j+
0@,
07[
0es
0cs
0~%
0#&
0j$
0r%
1@&
0A&
0Q%
0O%
0n#
0h$
00'
0t%
0y%
0U&
0-'
0u%
0.'
0v%
0/'
0f$
0|%
0X&
0^&
0e*
1_r
1.r
0:r
00f
0}g
0A"
0>"
0)
0'
0%
0(#
05"
14"
0`"
0^"
0I!
0W
0e"
0d"
0c"
0<"
09"
0>!
08!
05!
04
03
02
1;*
06(
08(
1o\
1v\
1cs
1Q3
1$6
1:[
08[
1*'
0a$
0_$
0o\
1^r
09r
0O)!
0=g
1T
0Q#
0O#
1;[
08r
05(
1<[
0b$
07r
0R#
1=[
06r
1>[
05r
1?[
04r
1@[
1h'
19*
1m#
1g&
1H!
1U
#740000
0!
0]#
0b*
1ns
1C,
0J,
0"-
1nk
1ll
0<m
1!]
0o3
1jk
05m
#760000
1!
1]#
1b*
0ns
1"d
19_
1cc
0:_
0Ya
1mc
1pc
1ic
1zc
02a
1ld
1yc
1tc
1xc
1wc
1rc
0/a
1vc
08a
1Ad
0Bd
0Cd
1Ze
0Dd
0}a
1+a
0Ed
0!b
1\e
0Sa
0Pa
0Vd
0Td
0nb
0hb
1Ld
0eb
1#b
1{c
1$d
1%d
1^a
1{e
0"b
0Cb
0`q
0wf
0hi
0gi
0`i
0<g
0)n
11n
13n
1if
1lf
09o
1"n
18g
1!n
07o
1~m
1}m
0|m
0[i
0Wi
0\i
0]i
0Yi
0^i
0In
0_i
0Ni
0Ui
0Ri
1rf
1no
0mo
0ei
1u\
0q\
1{*
1)1
1Y3
169
1;<
1C?
1JB
1QE
1WH
1\K
1bN
1iQ
1nT
1oW
1vZ
1N\
1o3
0NE
0TH
0YK
0_N
0fQ
0kT
0lW
0sZ
1\+
1d+
1B6
0:+
1A+
1"]
1W+
0Y+
1R,
1Y,
1^,
1)-
1/-
15-
1d-
108
15;
1:>
1BA
1ND
1VG
1[J
1`M
1fP
1kS
1pV
1wY
1#]
1uC
1S3
0_2
025
1D[
1g^
0c*
1s\
0l*
0v*
0w*
0!+
0$+
0*+
0++
0-+
00+
01+
03+
0g\
0j\
0m\
1ds
0;o
0/r
1@f
1/h
01r
0W*!
0E-!
030!
0!3!
0z4!
0x5!
0x6!
0x7!
0y8!
0y9!
0y:!
0y;!
0ej
0ek
0fk
0gk
0el
0fl
0gl
0y<!
04m
0ss
0>o
1#+!
1o-!
1]0!
1K3!
1F5!
1D6!
1D7!
1D8!
0jk
0:=!
0v*!
0d-!
0R0!
0@3!
0;5!
096!
097!
098!
0:9!
0::!
0:;!
0:<!
0&l
0&k
08m
1V)
1[*
0t\
1d*
1<6
1p3
0QE
0WH
0\K
0bN
0iQ
0nT
0oW
0vZ
1e+
1_,
16-
0&-
0,-
02-
0T3
0o2
0B5
0N,
0P,
0U,
0W,
x'^
0r\
1es
1A&
1/'
1e*
x.r
10f
1}g
1v*!
1d-!
1R0!
1@3!
1;5!
196!
197!
198!
0ik
0Ns
15"
14
1<*
1>*
0v\
0cs
0:*
1J[
0Q3
0$6
1)'
1''
1o\
1O)!
1=g
0h&
1S
1Q
18*
0r!
1d&
1s!
#780000
0!
0]#
0b*
1ns
1B,
0;m
1D,
0Ms
1E,
#800000
1!
1]#
1b*
0ns
0"d
1W_
1ac
0bc
0cc
1:_
0mc
0pc
0ic
0zc
1Q_
0ld
0yc
1P_
0tc
1b`
0xc
1O_
0wc
1N_
0rc
1``
0id
0vc
1U_
0sd
1i`
1>`
1]`
1[`
0Ze
1*a
1;`
0+a
1Ed
0\e
1w^
1L_
0Rd
0Ld
0Id
1=`
0{c
1X_
0$d
1Y_
0%d
1Z_
1ye
0^a
0{e
1]a
0ze
0]e
1^`
1l^
1i^
04q
1:o
1_q
0vf
1`q
1wf
0^q
00p
1hi
0/p
1gi
0.p
1`i
0qp
1&n
1)n
1/n
0"p
19o
0"n
0op
17o
01q
03q
0rp
0?q
1Pn
0+p
1[i
1Fn
06q
1Wi
0$p
1\i
0%p
1]i
08q
1Yi
0&p
1^i
1In
0'p
1_i
1Ni
1Ui
1Ri
0no
0-p
1ei
1s*
1q\
0{*
0)1
0Y3
069
0;<
0C?
0JB
0N\
0o3
0<6
1NE
1TH
1YK
1_N
1fQ
1kT
1lW
1sZ
0\+
0d+
0B6
1:?
1m@
0_,
06-
0"]
1,+
1AB
1dB
0W+
1Y+
0R,
0Y,
0^,
0)-
0/-
05-
0d-
008
05;
0:>
0BA
0ND
0VG
0[J
0`M
0fP
0kS
0pV
0wY
0#]
12+
0uC
1-9
12<
18D
0A+
1A1
1C6
1*9
1/<
1_=
1a=
14?
1[?
1j@
1<B
17[
0S3
1r3
0D[
1vC
1HE
1IE
1jE
1{F
1<G
1@G
1PH
1pH
1"J
1EJ
1UK
1uK
1>M
1?M
1JM
1[N
1zN
1~N
10P
1PP
1`Q
1%R
15S
1US
1eT
1fT
1*U
1WV
1ZV
1)X
11X
1^Y
1aY
10[
1&6
0h\
1r*
1P-
1+0
1P7
1V7
1y7
1Z:
1_:
1e=
1k\
1K[
1n\
1|,
0e*
1f*
x0^
1c*
0s\
1t\
0d*
1x*
0{\
1G,
06[
1+t
0Ls
13r
0es
0ds
x*r
1cs
0Js
0Is
0=s
0As
0zs
0Cs
0Fs
0?r
0er
0hr
0nr
0qr
0wr
0vr
0{r
0!s
0$s
0's
0(s
0)s
0[r
0*s
0,s
0-s
00s
01s
02s
0Qr
03s
1/r
0;r
11r
0_r
05s
06s
09s
0~s
0:s
0Ir
0;s
0>s
0Bs
0Es
1W*!
1E-!
130!
1!3!
1z4!
1x5!
1x6!
1x7!
1y8!
1y9!
1y:!
1y;!
1ej
1ek
1fk
1gk
1el
1fl
1gl
1y<!
14m
1ss
1>o
0#+!
0o-!
0]0!
0K3!
0F5!
0D6!
0D7!
0D8!
1Ns
1jk
1:=!
1:9!
1::!
1:;!
1:<!
1&l
1&k
18m
1R)
1O)
1%)
0W)
0V)
1X)
1v)
1w)
1x)
1z)
1|)
1~)
1d(
1&*
1'*
1(*
1)*
1**
1+*
1,*
1-*
1.*
1/*
10*
11*
12*
13*
14*
15*
1X(
1f(
1()
1&)
1c(
0a*
1N)
1{)
1})
1%*
0^*
1H)
1M)
1$*
1L)
1#*
1F)
1K)
1"*
0[*
1J)
1!*
1y)
1e*
0f*
0t\
1g*
0s*
1U7
0D,
0p3
0J[
0e+
1B1
0N[
1+9
0\:
10<
1c=
16?
18?
1k@
0>B
1&-
1,-
12-
1T3
1N,
1P,
1U,
1W,
1wC
1KE
1|F
1QH
0$J
1VK
1AM
1\N
11P
0bQ
16S
1hT
1XV
1*X
0-X
1_Y
18[
11[
09[
1Y2
1,0
1R7
1T7
1,5
0o\
x5^
x9^
1r\
1v\
1f+
1j+
1@,
0%^
1c,
1},
0&6
1L[
07[
0as
1es
0cs
1~%
1#&
1r%
0@&
0A&
1?&
1a&
1`&
1_&
1]&
1[&
1Y&
1Q%
1S&
1R&
1Q&
1P&
1O&
1N&
1M&
1L&
1K&
1J&
1I&
1H&
1G&
1F&
1E&
1D&
1m$
1O%
1o%
1q%
1R%
01'
1x%
1\&
1Z&
1T&
0,'
1t%
1y%
1U&
1z%
1V&
1v%
1{%
1W&
0/'
1|%
1X&
1^&
0V7
1,9
0g*
1_r
0Hs
1?r
0=r
0Cr
12r
0Br
0Fr
0xs
0Dr
0>r
1:r
0dr
0^r
0gr
1"t
0mr
0pr
0tr
0zr
1)t
0#s
0\r
0Yr
0Vr
1%t
0Wr
0Tr
0Or
0Sr
1#t
0Mr
0Lr
0|s
0Gr
0Nr
1't
0Jr
1.t
0@r
1ik
1Ms
1A"
1>"
1(#
1'#
1%#
05"
04"
13"
1A!
1@!
1?!
1>!
1=!
1<!
1;!
1:!
19!
18!
17!
16!
15!
14!
13!
12!
11!
10!
1/!
1.!
1-!
1,!
1+!
1*!
1)!
1(!
1'!
1&!
1%!
1$!
1a"
1`"
1^"
1,
0S#
1<"
1;"
1:"
19"
18"
04
01
1e"
1c"
0;*
16(
0<*
18(
0>*
1o\
0v\
1l\
1as
0E,
x2^
1O[
x=^
1]:
x<^
xF^
xH^
0;[
xI^
1?B
xQ^
0<[
xS^
xT^
xR^
1%J
0=[
x^^
x_^
x]^
0>[
x{]
1cQ
x}]
0?[
x~]
x!^
1,X
x#^
0@[
x%^
13[
0:[
x;^
0,5
0r3
0'^
0Q-
0Y2
0M[
08[
0-9
1^:
0*'
1a$
0)'
1_$
0''
0l\
1^r
1Ds
1>r
1Ar
1.r
1;r
1Br
x"r
19r
0br
x2r
0kr
14r
0~r
15r
xfq
xBq
xdq
16r
0Xr
xnq
xjq
xlq
17r
xpq
0Rr
xrq
18r
xtq
xxq
x~q
0Kr
x|q
0Er
x&r
0T
0S
0Q
1Q#
1O#
06(
xu'
xq'
17(
1=(
1;(
19(
15(
1S(
1Q(
1P(
1O(
1M(
1L(
1K(
1J(
1H(
1G(
1F(
1E(
1C(
1B(
1A(
1@(
1>(
1:(
08*
0_:
11<
x6^
x1^
x>^
xJ^
xK^
xL^
xM^
xN^
xO^
xP^
xG^
xU^
xV^
xW^
xX^
xY^
xZ^
x[^
x\^
x`^
xa^
xb^
xc^
xd^
xe^
xf^
x|]
x"^
x$^
x?^
x@^
xA^
xB^
xC^
xD^
xE^
0B1
0,0
0T7
1z7
0O[
0%^
0a$
x!$
x%$
1`$
1Z$
1\$
1^$
1b$
1D$
1F$
1G$
1H$
1J$
1K$
1L$
1M$
1O$
1P$
1Q$
1R$
1T$
1U$
1V$
1W$
1Y$
1]$
0d&
02<
1d=
12r
1Er
0@s
1Fr
1Dr
1@r
xhq
xvq
xzq
x(r
1R#
0Q#
1P#
1N#
1M#
1L#
1J#
1I#
1G#
1F#
1E#
1D#
1B#
1A#
1@#
1?#
1=#
1<#
1;#
1:#
18#
17#
16#
14#
xd
x`
0s!
05(
09(
08(
07(
1T(
0h'
09*
xe'
1R(
xc'
xb'
xa'
1N(
x_'
1I(
1D(
1?(
1<(
02^
19[
0;^
0+9
0]:
0";
01^
0.^
0e=
19?
0b$
0^$
0_$
0`$
1C$
0m#
0g&
xp#
1E$
xr#
xs#
xt#
1I$
xv#
1N$
1S$
1X$
1[$
1(r
1<s
1Kr
1Jr
1"r
0:r
1&r
0R#
0P#
0O#
0N#
1K#
1H#
1C#
1>#
19#
15#
13#
xQ!
xO!
xN!
xM!
xK!
0H!
0U
0<(
0=(
0;(
0:(
x}'
x|'
x{'
xz'
xy'
xx'
xw'
xf'
xd'
x`'
x4(
x3(
x2(
x1(
x0(
x/(
x.(
x-(
x,(
x+(
x*(
x)(
x((
x'(
x&(
x%(
x$(
x#(
x"(
x!(
x~'
xr'
0:?
1l@
0=^
0>^
00<
0c=
08?
1\?
06^
0[$
0Z$
0\$
0]$
x'$
x($
x)$
x*$
x+$
x,$
x-$
xo#
xq#
xu#
x<$
x=$
x>$
x?$
x@$
xA$
xB$
x5$
x6$
x7$
x8$
x9$
x:$
x;$
x.$
x/$
x0$
x1$
x2$
x3$
x4$
x$$
0m@
1@B
08s
1Lr
1Gr
1Nr
1zq
1|q
0M#
0L#
0K#
0J#
xl
xk
xj
xi
xh
xg
xf
xP!
xL!
xJ!
x#!
x"!
x!!
x~
x}
x|
x{
xz
xy
xx
xw
xv
xu
xt
xs
xr
xq
xp
xo
xn
xm
xc
0n'
0?(
0>(
0?^
0@^
0A^
0B^
0C^
0D^
0<^
1:[
0F^
0H^
0k@
0?B
0bB
0AB
1cB
0x#
0X$
0Y$
14s
1Rr
1Mr
1tq
1xq
09r
1~q
0Y
0I#
0H#
0r'
0B(
0A(
0@(
0dB
17D
1E^
0O^
1;[
0I^
0G^
0wC
0KE
1zF
1=G
0$$
0U$
0V$
0W$
08D
1iE
0/s
0Ur
1Or
1Sr
1vq
1rq
08r
0c
0G#
0F#
0E#
0D(
0C(
0|'
0{'
0z'
0y'
0x'
0w'
0J^
0K^
0L^
0M^
0N^
1P^
0Q^
1<[
0S^
0|F
0QH
0%J
0CJ
0jE
1?G
0S$
0T$
0($
0)$
0*$
0+$
0,$
0-$
1+s
1Xr
1Wr
1Tr
1lq
07r
1pq
0D#
0C#
0l
0k
0j
0i
0h
0g
0F(
0E(
0%(
1}'
0@G
1oH
0Z^
0T^
0R^
0\^
0VK
0AM
1ZN
1{N
0Q$
0R$
0/$
1'$
0pH
1DJ
0&s
0]r
1Yr
1Vr
1hq
1nq
1jq
0B#
0A#
0n
1f
0I(
0H(
0G(
1&(
0$(
0#(
0"(
0!(
0~'
0U^
0V^
0W^
0X^
0Y^
1[^
1=[
0^^
0_^
0\N
01P
0cQ
0#R
0EJ
1tK
0N$
0O$
0P$
1.$
00$
01$
02$
03$
04$
1|r
1~r
1#s
1\r
1Bq
1dq
06r
0@#
0?#
0>#
0s
0r
0q
0p
0o
1m
0K(
0J(
0,(
0uK
1IM
0`^
0a^
0b^
0c^
0d^
0e^
0]^
1>[
0{]
0|]
06S
0hT
1(U
1/X
0L$
0M$
06$
0JM
1}N
0ir
0rr
1tr
1zr
05r
1fq
0=#
0<#
0u
0N(
0M(
0L(
1-(
0+(
0*(
0)(
0((
0'(
1f^
0}]
1?[
0~]
0XV
0,X
0_Y
03[
0~N
1OP
0I$
0J$
0K$
15$
07$
08$
09$
0:$
0;$
1br
1gr
1kr
1pr
04r
0;#
0:#
09#
0z
0y
0x
0w
0v
1t
0P(
0O(
0`'
0_'
03(
02(
01(
00(
0/(
0.(
0PP
1$R
0!^
0"^
0#^
1@[
0$^
0G$
0H$
0u#
0v#
0=$
0>$
0?$
0@$
0A$
0B$
0%R
1TS
08#
07#
0Q!
0P!
0#!
0"!
0!!
0~
0}
0|
0T(
0S(
0R(
0Q(
0b'
0a'
14(
0US
1)U
0C$
0D$
0E$
0F$
0s#
0t#
1<$
06#
05#
04#
03#
0O!
0N!
1{
0f'
1h'
19*
0e'
0d'
0c'
0*U
1YV
0o#
1m#
1g&
0p#
0q#
0r#
0ZV
10X
0M!
0L!
0K!
0J!
1H!
1U
01X
1`Y
0aY
#820000
0!
0]#
0b*
1ns
#840000
1!
1]#
1b*
0ns
0W_
18_
09_
1cc
0:_
0Q_
0P_
0b`
11a
0O_
0N_
0``
1/a
0U_
0i`
0>`
0]`
1Bb
0[`
1@b
1Dd
0;`
1+a
0Ed
0w^
1=a
0L_
1qb
1pb
1ob
1nb
1lb
1hb
1gb
1fb
1eb
0=`
0X_
0Za
0Y_
1[a
0Z_
1\a
1^a
1{e
0^`
1Cb
0l^
0i^
14q
0`q
0wf
0uf
10p
0tf
1/p
1sf
1.p
1qp
1"p
0Vf
1"n
1op
0!n
11q
13q
1rp
1?q
1+p
16q
1$p
1%p
18q
1&p
1'p
1no
1mo
0lo
1-p
1s*
0U7
0u\
0&^
0q\
1:?
0l@
1m@
0@B
0,+
1AB
0cB
1dB
07D
02+
1-9
0^:
12<
0d=
18D
0iE
0A1
0C6
0*9
0/<
0_=
0a=
04?
0[?
0j@
0<B
17[
1r3
1B[
0g^
0vC
0HE
0IE
1jE
0?G
0{F
0<G
1@G
0oH
0PH
1pH
0DJ
0"J
1EJ
0tK
0UK
1uK
0IM
0>M
0?M
1JM
0}N
0[N
0zN
1~N
0OP
00P
1PP
0$R
0`Q
1%R
0TS
05S
1US
0)U
0eT
0fT
1*U
0YV
0WV
1ZV
00X
0)X
11X
0`Y
0^Y
1aY
00[
0c,
0},
1&6
0L[
1h\
0r*
0P-
0+0
0P7
1V7
0,9
0y7
0Z:
1_:
01<
1e=
09?
0k\
0K[
0|,
0c*
1s\
0G,
16[
0+t
1Ls
1ds
1Js
1Is
1=s
1As
1zs
1Cs
1Fs
1Hs
0?r
1=r
1Cr
1er
1hr
1nr
1qr
1wr
1vr
1{r
1!s
1$s
1's
1(s
1)s
1[r
1*s
1,s
1-s
10s
11s
12s
1Qr
13s
1;o
0S3!
0;r
0_r
15s
16s
19s
1~s
1:s
1Ir
1;s
1>s
1Bs
1Es
10r
0R)
0O)
0%)
1V)
0v)
0w)
0x)
0z)
0|)
0~)
0d(
0&*
0'*
0(*
0)*
0**
0+*
0,*
0-*
0.*
0/*
00*
01*
02*
03*
04*
05*
0X(
0f(
0()
0&)
0c(
0N)
0{)
0})
0%*
0H)
0M)
0$*
0L)
0#*
0F)
0K)
0"*
0J)
0!*
0y)
1t\
0:?
02<
0-9
0s*
0aY
01X
0ZV
0*U
0US
0%R
0PP
0~N
0JM
0uK
0EJ
0pH
0@G
0jE
0e=
0_:
08D
0dB
0AB
0m@
0V7
0*^
0+^
1B1
1N[
1+9
1\:
10<
06?
18?
0\?
1k@
1>B
1bB
x&^
1W7
1C[
1wC
0zF
1|F
0=G
1QH
1$J
1CJ
1VK
0ZN
1\N
0{N
11P
1bQ
1#R
16S
0/X
0(U
1XV
1,X
0*X
1-X
1_Y
13[
18[
01[
0r3
09[
x'^
1Q-
1M[
1,0
0R7
1O[
1T7
0z7
1";
0r\
0&6
07[
0es
0~%
0#&
0r%
1A&
0a&
0`&
0_&
0]&
0[&
0Y&
0Q%
0S&
0R&
0Q&
0P&
0O&
0N&
0M&
0L&
0K&
0J&
0I&
0H&
0G&
0F&
0E&
0D&
0m$
0O%
0o%
0q%
0R%
0x%
0\&
0Z&
0T&
0t%
0y%
0U&
0z%
0V&
0v%
0{%
0W&
0|%
0X&
0^&
1_r
1?r
0<s
1@s
0Fr
0Er
1xs
0Dr
0Ds
0Ar
x.r
1:r
1;r
1dr
0^r
0br
0gr
0"t
1mr
0kr
0pr
1rr
1ir
0zr
0|r
0)t
0#s
1&s
0\r
1]r
0Vr
0+s
0%t
0Wr
1/s
0Tr
1Ur
0Sr
0Q3!
x0r
04s
0#t
0Mr
18s
0Lr
1|s
0Nr
0't
0Jr
0.t
0@r
0A"
0>"
0(#
0'#
0%#
15"
0A!
0@!
0?!
0>!
0=!
0<!
0;!
0:!
09!
08!
07!
06!
05!
04!
03!
02!
01!
00!
0/!
0.!
0-!
0,!
0+!
0*!
0)!
0(!
0'!
0&!
0%!
0$!
0a"
0`"
0^"
0,
0<"
0;"
0:"
09"
08"
0e"
0c"
16(
18(
1v\
1:*
x2^
x=^
x<^
xH^
0k@
0;[
xI^
0wC
0i\
1l\
1r\
0<[
xQ^
0|F
xT^
0QH
xR^
0VK
0=[
x^^
0\N
x]^
01P
0>[
x{]
06S
0?[
x}]
0_Y
0XV
x!^
x"^
0,X
x#^
x$^
0@[
x%^
03[
0&^
x*^
x+^
x.^
0B1
0,0
0O[
0T7
x1^
0:[
x;^
0+9
00<
08?
0'^
08[
1a$
1_$
1^r
1.r
1Lr
1Nr
1Jr
x"r
19r
x(r
1Fr
1Er
1Dr
1@r
10r
1br
x2r
1kr
1pr
1gr
14r
1zr
15r
1#s
xfq
1\r
xdq
16r
1Vr
xnq
1Wr
xjq
1Tr
xpq
17r
1Sr
xrq
18r
1Mr
xtq
x~q
x|q
x&r
1h&
1Q#
1O#
06(
1=(
1<(
1;(
08(
15(
1T(
1S(
1R(
1Q(
1O(
1M(
1L(
1J(
1H(
1G(
1E(
1C(
1B(
1@(
1>(
1:(
0k'
0j'
1r!
0I^
xJ^
xK^
xL^
xM^
xN^
xO^
xP^
0Q^
0T^
0R^
xU^
xV^
xW^
xX^
xY^
xZ^
x[^
0^^
0]^
xb^
xc^
xe^
xf^
0{]
0}]
0#^
0!^
0"^
0$^
02^
19[
01^
0;^
x6^
x?^
x@^
xA^
xB^
xC^
xD^
xE^
0=^
0<^
0H^
0+^
0%^
0a$
1Z$
1[$
1\$
0_$
1b$
1C$
1D$
1E$
1F$
1H$
1J$
1K$
1M$
1O$
1P$
1R$
1T$
1U$
1W$
1Y$
1]$
0{#
0|#
12r
1tq
1~q
1|q
1"r
1(r
0:r
1&r
1fq
1dq
1nq
1jq
1pq
1rq
1R#
0Q#
0O#
1M#
1L#
1K#
1J#
1I#
1G#
1E#
1D#
1B#
1@#
1?#
1=#
1;#
1:#
18#
16#
15#
14#
13#
0]
0\
05(
0B(
0@(
0>(
0=(
0<(
0;(
0:(
xn'
xk'
xj'
0T(
0h'
09*
xf'
xe'
0R(
xd'
xc'
0Q(
0S(
xa'
0O(
x_'
0M(
0L(
0J(
0H(
0G(
0E(
0C(
0U^
0V^
0W^
0X^
0Y^
0Z^
1[^
0b^
0c^
0e^
1f^
1:[
06^
0?^
0@^
0A^
0B^
0C^
0D^
1E^
0J^
0K^
0L^
0M^
0N^
0O^
1P^
0*^
0.^
0b$
0U$
0W$
0Y$
0Z$
0[$
0\$
0]$
xx#
x{#
x|#
0C$
0m#
0g&
xo#
xp#
0E$
xq#
xr#
0F$
0D$
xt#
0H$
xv#
0J$
0K$
0M$
0O$
0P$
0R$
0T$
09r
0R#
0M#
0L#
0K#
0J#
0I#
0G#
0E#
0D#
0B#
0@#
0?#
0=#
0;#
0:#
08#
06#
05#
04#
03#
x]
x\
xY
xQ!
xO!
xM!
xL!
xK!
xJ!
0H!
0U
0k'
x}'
x|'
x{'
xz'
xy'
xx'
xw'
xr'
0f'
0d'
0c'
0e'
0a'
0_'
x4(
x3(
x1(
x0(
x-(
x,(
x+(
x*(
x)(
x((
x'(
x&(
x%(
x$(
x#(
x"(
x!(
x~'
1;[
0{#
x'$
x($
x)$
x*$
x+$
x,$
x-$
x$$
0o#
0q#
0r#
0p#
0t#
0v#
x<$
x=$
x?$
x@$
x5$
x6$
x7$
x8$
x9$
x:$
x;$
x.$
x/$
x0$
x1$
x2$
x3$
x4$
08r
0\
xl
xk
xj
xi
xh
xg
xf
xc
0Q!
0O!
0M!
0L!
0K!
0J!
x!!
x~
x|
x{
xz
xy
xx
xw
xv
xu
xt
xs
xr
xq
xp
xo
xn
xm
0n'
0j'
1&(
0%(
0$(
0#(
0"(
0!(
0~'
1}'
0|'
0{'
0z'
0y'
0x'
0w'
0r'
14(
03(
01(
00(
1-(
0,(
0+(
0*(
0)(
0((
0'(
1<[
0x#
0|#
1.$
0/$
00$
01$
02$
03$
04$
1'$
0($
0)$
0*$
0+$
0,$
0-$
0$$
1<$
0=$
0?$
0@$
15$
06$
07$
08$
09$
0:$
0;$
07r
0]
0Y
0s
0r
0q
0p
0o
0n
1m
0l
0k
0j
0i
0h
0g
1f
0c
0!!
0~
0|
1{
0z
0y
0x
0w
0v
0u
1t
1=[
06r
1>[
05r
1?[
04r
1@[
1h'
19*
1m#
1g&
1H!
1U
#860000
0!
0]#
0b*
1ns
#880000
1!
1]#
1b*
0ns
1bc
0cc
1:_
01a
1kd
0/a
1id
0Bb
0@b
1)a
0*a
0+a
1Ed
0=a
0qb
1Ud
0pb
1Td
0ob
1Sd
0nb
1Rd
0lb
1Pd
0hb
1Ld
0gb
1Kd
0fb
1Jd
0eb
1Id
1Za
0we
0[a
1xe
0^a
0]a
1ze
0Cb
0_q
1vf
1wf
0]q
1tf
1\q
0sf
0&n
0'n
0(n
0)n
0-n
0/n
00n
01n
02n
1Vf
0"n
0Fn
0Hn
0no
1q\
0B[
1g^
1i\
0i*
0l\
1g*
x2^
0r\
0v\
0t\
1d*
1l*
1v*
1w*
0x*
1$+
1++
1.+
10+
11+
x&^
x0r
1es
x&r
0as
1`s
0;o
1S3!
1W)
1Y)
0Z)
1^*
1\*
0e*
1f*
0W7
0C[
x6^
x*^
x+^
1cs
1@&
1>&
0=&
1,'
1.'
0g*
1h*
1Q3!
14"
12"
01"
13
11
1as
0:*
0i\
1l\
0o\
1i*
0l\
0`s
0h&
xk'
xj'
xr'
0r!
1i\
x{#
x|#
x$$
x]
x\
xc
#900000
0!
0]#
0b*
1ns
#920000
1!
1]#
1b*
0ns
1"d
0ac
0bc
19_
0:_
1mc
1pc
1zc
1tc
0kd
1sc
1wc
1rc
0id
1Cd
0Dd
1+a
0Ed
0Ud
0Td
0Sd
0Rd
0Pd
0Ld
0Kd
0Jd
0Id
1we
0xe
0ye
1^a
0{e
0ze
1_q
1`q
0wf
1^q
1]q
0\q
1&n
1'n
1(n
1)n
1-n
1/n
10n
11n
12n
1"n
1!n
0~m
1Fn
0Wi
0\i
0Xi
1Hn
0Yi
0_i
0Ui
0Ri
1no
0mo
0ei
1%+
1^+
1u\
0q\
1{*
1)1
1Y3
169
1;<
1C?
1JB
1QE
1WH
1\K
1bN
1iQ
1nT
1oW
1vZ
1N\
1o3
0NE
0TH
0YK
0_N
0fQ
0kT
0lW
0sZ
1"]
1<+
1E+
0Y+
1K,
1R,
1#-
1)-
1U-
1Z-
1!8
1&8
1&;
1+;
1+>
10>
13A
18A
1?D
1GG
1LJ
1QM
1WP
1\S
1aV
1hY
0i*
1j*
1g*
0h*
02^
1e*
0f*
1c*
0s\
0(^
1t\
0d*
0l*
0v*
0w*
0$+
0++
0.+
00+
01+
0es
1,r
0ds
0cs
1&r
0as
1`s
0Z*!
0H-!
060!
0$3!
0}4!
0{5!
0{6!
0{7!
0{8!
0|8!
0{9!
0|9!
0{:!
0|:!
0{;!
0|;!
0gj
0hj
0gk
0hk
0gl
0hl
0{<!
0|<!
04m
1#+!
1o-!
1]0!
1K3!
1F5!
1D6!
1D7!
1D8!
0jk
0:=!
0v*!
0d-!
0R0!
0@3!
0;5!
096!
097!
098!
0:9!
0::!
0:;!
0:<!
0&l
0&k
08m
0Do
0Bo
0W)
0V)
0X)
0Y)
1Z)
0^*
0\*
0e*
0t\
0g*
1i*
0j*
1k*
1&+
15+
1D,
1<6
1p3
0QE
0WH
0\K
0bN
0iQ
0nT
0oW
0vZ
1#]
0i\
1l\
06^
1o\
1r\
0)^
0*^
0+^
0,^
0-^
1v\
0bs
0`s
1as
1es
1cs
0@&
0A&
0?&
0>&
1=&
0,'
0.'
0k*
1v*!
1d-!
1R0!
1@3!
1;5!
196!
197!
198!
0ik
0Ns
0Ms
0Ao
05"
04"
03"
02"
11"
03
01
0o\
0v\
0l\
1i\
1f\
1bs
1]+
1E,
1J[
0f\
0=o
0m'
0l'
0k'
0j'
0i'
0r'
0y#
0z#
0{#
0|#
0}#
0$$
0^
0]
0\
0[
0Z
0c
#940000
0!
0]#
0b*
1ns
#960000
1!
1]#
1b*
0ns
0"d
1W_
08_
09_
1cc
0mc
0pc
0zc
1Q_
1p^
0tc
1b`
0sc
1a`
0wc
1N_
0rc
1``
1r^
1>`
1*a
1;`
0+a
1Ed
1=`
0^a
1{e
1]a
1^`
1t^
1l^
1i^
04q
0vf
0`q
1wf
0qp
0"n
0op
0rp
06q
1Wi
0$p
1\i
07q
1Xi
08q
1Yi
0Fo
0'p
1_i
1Ui
1Ri
1mo
1lo
0-p
1ei
0%+
0^+
1s*
0n\
00^
0u\
0&^
0{*
0)1
0Y3
069
0;<
0C?
0JB
0N\
0o3
0<6
1NE
1TH
1YK
1_N
1fQ
1kT
1lW
1sZ
1:?
1)+
1X+
1_,
16-
1e-
118
16;
1;>
1CA
1OD
1WG
1\J
1aM
1gP
1lS
1qV
1xY
0"]
1dB
0<+
0E+
1Y+
0K,
0R,
0#-
0)-
0U-
0Z-
0!8
0&8
0&;
0+;
0+>
00>
03A
08A
0?D
0GG
0LJ
0QM
0WP
0\S
0aV
0hY
0#]
12+
17[
1r3
1K[
1&6
0c*
1s\
x(^
1G,
15[
06[
1+t
0,t
0Ls
x,r
1ds
0?r
0Is
0;r
0_r
1Z*!
1H-!
160!
1$3!
1}4!
1{5!
1{6!
1{7!
1{8!
1|8!
1{9!
1|9!
1{:!
1|:!
1{;!
1|;!
1gj
1hj
1gk
1hk
1gl
1hl
1{<!
1|<!
14m
0#+!
0o-!
0]0!
0K3!
0F5!
0D6!
0D7!
0D8!
1Ns
1jk
1:=!
1:9!
1::!
1:;!
1:<!
1&l
1&k
18m
10r
1*r
1Do
1Bo
1R)
1O)
1[(
1%)
1V)
1d(
1f(
1c(
1g'
1](
1`*
1H)
1M)
1$*
1G)
1F)
1_(
1J)
1!*
1y)
1t\
0&+
05+
05^
09^
0D,
0p3
0J[
0X+
0_,
06-
0e-
018
06;
0;>
0CA
0OD
0WG
0\J
0aM
0gP
0lS
0qV
0xY
18[
x&^
09[
x'^
0r\
x)^
x,^
x-^
1c,
0&6
07[
0es
1~%
1#&
1j$
1r%
1A&
1Q%
1O%
1R%
1n#
1h$
10'
1t%
1y%
1U&
1u%
1v%
1f$
1|%
1X&
1^&
1_r
1?r
0Cr
x.r
1:r
x0r
0^r
1ik
1Ms
1Ao
1A"
1>"
1)
1'
1%
1(#
15"
1a"
1`"
1^"
1I!
1W
1e"
1d"
1c"
1<"
19"
1>!
18!
15!
16(
18(
1v\
0]+
0E,
0@[
x%^
0:[
x*^
x+^
x.^
1,5
0'^
08[
1a$
1_$
1^r
1.r
0Br
19r
x2r
1=o
1Q#
1O#
06(
xm'
xl'
xi'
15(
0u'
0q'
0;[
1@[
0%^
0a$
xy#
xz#
x}#
1b$
0!$
0%$
12r
18r
1R#
0Q#
x^
x[
xZ
0d
0`
05(
17(
xn'
xk'
xj'
0h'
09*
0<[
0.^
0b$
1`$
xx#
x{#
x|#
0m#
0g&
17r
0R#
1P#
x]
x\
xY
0H!
0U
1h'
19*
0=[
1m#
1g&
16r
1H!
1U
0n'
0>[
0x#
15r
0Y
0?[
14r
0@[
0h'
09*
0m#
0g&
0H!
0U
#980000
0!
0]#
0b*
1ns
#1000000
1!
1]#
1b*
0ns
0W_
1bc
0cc
1:_
1Ya
0Q_
0p^
12a
0b`
0a`
0N_
0``
1/a
0r^
18a
0>`
0)a
0*a
1Dd
0;`
1}a
0Ed
1~a
1Sa
1Pa
1nb
1hb
1eb
0#b
0=`
0\a
0{e
0]a
1ze
0^`
1Cb
0t^
0l^
0i^
14q
0_q
1vf
1`q
1uf
1qp
1<g
0if
0lf
09g
1"n
08g
1op
0!n
1rp
16q
1$p
17q
18q
1Fo
1'p
0rf
0no
1-p
0s*
1q\
0:?
0)+
0dB
02+
17[
0r3
0K[
1_2
125
0g^
0c,
1&6
1c*
0s\
0t\
1d*
1l*
1v*
1w*
1!+
1$+
1*+
1++
1-+
10+
11+
13+
1g\
1j\
1m\
0G,
05[
16[
0+t
1,t
1Ls
1es
0ds
0?r
1Cr
1;o
0@f
0/h
1Is
1;r
0_r
0R)
0O)
0[(
0%)
1W)
0V)
0d(
0f(
0c(
0g'
0](
0`*
0H)
0M)
0$*
0G)
0F)
0_(
0J)
0!*
0y)
1e*
1t\
0d*
18[
1B5
0,5
x'^
1r\
0v\
0&6
07[
0es
0cs
0~%
0#&
0j$
0r%
1@&
0A&
0Q%
0O%
0R%
0n#
0h$
00'
0t%
0y%
0U&
0u%
0v%
0f$
0|%
0X&
0^&
0e*
1_r
1?r
x.r
1Br
00f
0^r
0A"
0>"
0)
0'
0%
0(#
05"
14"
0a"
0`"
0^"
0I!
0W
0e"
0d"
0c"
0<"
09"
0>!
08!
05!
16(
08(
1o\
1v\
1cs
1:*
x%^
x.^
19[
0'^
08[
1a$
0_$
0o\
1^r
1.r
0:r
x2r
1h&
1Q#
0O#
06(
07(
15(
1r!
1:[
0%^
0a$
0`$
1b$
12r
09r
1R#
0Q#
0P#
05(
xn'
1;[
0.^
0b$
xx#
08r
0R#
xY
1<[
07r
0n'
1=[
0x#
06r
0Y
1>[
05r
1?[
04r
1@[
1h'
19*
1m#
1g&
1H!
1U
#1020000
0!
0]#
0b*
1ns
#1040000
1!
1]#
1b*
0ns
1"d
19_
1cc
0:_
0Ya
1mc
1pc
1ic
1zc
02a
1ld
1yc
1tc
1xc
1wc
1rc
0/a
1id
1vc
08a
1sd
0Cd
1Ze
0Dd
0}a
1[e
1+a
0~a
0Sa
0Pa
0nb
1Rd
0hb
1Ld
0eb
1Id
1#b
1{c
1$d
1%d
1^a
1{e
0Cb
0`q
0wf
0hi
0gi
0`i
0<g
0&n
0)n
0/n
1if
1lf
19g
08o
18g
1!n
07o
1~m
0Pn
0[i
0Fn
0Wi
0\i
0]i
0Yi
0^i
0In
0_i
0Ni
0Ui
0Ri
1rf
1no
0mo
0ei
1u\
0q\
1{*
1)1
1Y3
169
1;<
1C?
1JB
1QE
1WH
1\K
1bN
1iQ
1nT
1oW
1vZ
1N\
1o3
0NE
0TH
0YK
0_N
0fQ
0kT
0lW
0sZ
1\+
1d+
1B6
1"]
1W+
0Y+
1R,
1Y,
1^,
1)-
1/-
15-
1d-
108
15;
1:>
1BA
1ND
1VG
1[J
1`M
1fP
1kS
1pV
1wY
1#]
1uC
1A+
1S3
0_2
025
1l4
1o2
1$6
1g^
0c*
1s\
0l*
0v*
0w*
0!+
0$+
0*+
0++
0-+
00+
01+
03+
0g\
0j\
0m\
1ds
0;o
0O)!
0}g
0-r
1@f
1/h
01r
0W*!
0E-!
030!
0!3!
0z4!
0x5!
0x6!
0x7!
0y8!
0y9!
0y:!
0y;!
0ej
0ek
0fk
0gk
0el
0fl
0gl
0y<!
04m
0ss
0>o
1#+!
1o-!
1]0!
1K3!
1F5!
1D6!
1D7!
1D8!
0jk
0:=!
0v*!
0d-!
0R0!
0@3!
0;5!
096!
097!
098!
0:9!
0::!
0:;!
0:<!
0&l
0&k
08m
1V)
1a*
1^*
1[*
0t\
1d*
1D,
1<6
1p3
0QE
0WH
0\K
0bN
0iQ
0nT
0oW
0vZ
1e+
1_,
16-
0&-
0,-
02-
0T3
0o2
0B5
0q,
0t,
0v,
0m4
1Q3
0r\
1es
1A&
11'
1,'
1/'
1e*
0=g
10f
1}g
1v*!
1d-!
1R0!
1@3!
1;5!
196!
197!
198!
0ik
0Ns
0Ms
15"
1S#
14
11
1=*
1>*
0v\
0cs
0:*
1E,
1J[
0Q3
0$6
1('
1''
1o\
1O)!
1=g
0h&
1R
1Q
18*
0r!
1d&
1s!
#1060000
0!
0]#
0b*
1ns
0B,
1O,
1o,
0>l
0kl
1;m
0D,
0R,
0<6
1*5
0;l
1Ns
1gl
1Ms
0E,
0J[
1+5
0:l
#1080000
1!
1]#
1b*
0ns
0"d
1W_
1ac
0bc
0cc
1:_
0mc
0pc
0ic
0zc
1Q_
0ld
0yc
1P_
0tc
1b`
0xc
1O_
0wc
1N_
0rc
1``
0id
0vc
1U_
0sd
1i`
1]`
1[`
0Ze
1*a
1;`
0[e
0+a
1Ed
1<`
1w^
1L_
0Rd
0Ld
0Id
0{c
1X_
0$d
1Y_
0%d
1Z_
1ye
0^a
0{e
1]a
0ze
1^`
1l^
1i^
04q
1_q
0vf
1`q
1wf
0^q
00p
1hi
0/p
1gi
0.p
1`i
1&n
1)n
1/n
0"p
0pp
0"n
18o
0op
17o
01q
03q
0?q
1Pn
0+p
1[i
1Fn
06q
1Wi
0$p
1\i
0%p
1]i
08q
1Yi
0&p
1^i
1In
0'p
1_i
1Ni
1Ui
1Ri
0no
0-p
1ei
1s*
1q\
0{*
0)1
0Y3
069
0;<
0C?
0JB
0N\
1D,
0o3
0*5
1NE
1TH
1YK
1_N
1fQ
1kT
1lW
1sZ
0\+
0d+
0B6
1:?
1m@
0_,
06-
0"]
1,+
1AB
1dB
0W+
1Y+
0Y,
0^,
0)-
0/-
05-
0d-
008
05;
0:>
0BA
0ND
0VG
0[J
0`M
0fP
0kS
0pV
0wY
0#]
12+
0uC
1-9
12<
18D
0A+
1A1
1C6
1*9
1/<
1_=
1a=
14?
1[?
1j@
1<B
0S3
1r3
0l4
1,5
1vC
1HE
1IE
1jE
1{F
1<G
1@G
1PH
1pH
1"J
1EJ
1UK
1uK
1>M
1?M
1JM
1[N
1zN
1~N
10P
1PP
1`Q
1%R
15S
1US
1eT
1fT
1*U
1WV
1ZV
1)X
11X
1^Y
1aY
10[
0h\
1r*
1P-
1+0
1P7
1V7
1y7
1Z:
1_:
1e=
1k\
1K[
1n\
1|,
0e*
1f*
x0^
1c*
0s\
1t\
0d*
1x*
06[
1+t
0es
0ds
x*r
1cs
0Js
0Is
0=s
0As
0zs
0Cs
0Fs
0er
0hr
0nr
0qr
0wr
0vr
0{r
0!s
0$s
0's
0(s
0)s
0[r
0*s
0,s
0-s
00s
01s
02s
0Qr
03s
0Br
1-r
0;r
11r
05s
06s
09s
0~s
0:s
0Ir
0;s
0>s
0Bs
0Es
1W*!
1E-!
130!
1!3!
1z4!
1x5!
1x6!
1x7!
1y8!
1y9!
1y:!
1y;!
1ej
1ek
1fk
1gk
1el
1fl
1y<!
14m
1ss
1>o
0#+!
0o-!
0]0!
0K3!
0F5!
0D6!
0D7!
0D8!
1;l
1jk
0Ms
1:=!
1:9!
1::!
1:;!
1:<!
1&l
1&k
18m
1R)
1O)
1%)
0W)
0V)
1X)
1v)
1w)
1x)
1z)
1|)
1~)
1&*
1'*
1(*
1)*
1**
1+*
1,*
1-*
1.*
1/*
10*
11*
12*
13*
14*
15*
1X(
1e(
1f(
1()
1&)
0a*
1N)
1{)
1})
1%*
0^*
1H)
1M)
1$*
1L)
1#*
1F)
1K)
1"*
0[*
1J)
1!*
1y)
1e*
0f*
0t\
1g*
0s*
1U7
0D,
1E,
0p3
0+5
0e+
1B1
0N[
1+9
0\:
10<
1c=
16?
18?
1k@
0>B
1&-
1,-
12-
1T3
1q,
1t,
1v,
1m4
09[
1wC
1KE
1|F
1QH
0$J
1VK
1AM
1\N
11P
0bQ
16S
1hT
1XV
1*X
0-X
1_Y
11[
1Y2
1,0
1R7
1T7
1},
0,5
1L[
0o\
x5^
x9^
1r\
1v\
17[
0as
1es
0cs
1~%
1#&
1r%
0@&
0A&
1?&
1a&
1`&
1_&
1]&
1[&
1Y&
1S&
1R&
1Q&
1P&
1O&
1N&
1M&
1L&
1K&
1J&
1I&
1H&
1G&
1F&
1E&
1D&
1m$
1P%
1O%
1o%
1q%
01'
1x%
1\&
1Z&
1T&
0,'
1t%
1y%
1U&
1z%
1V&
1v%
1{%
1W&
0/'
1|%
1X&
1^&
0V7
1,9
0g*
0_r
0Hs
1Br
0=r
0Fr
0xs
0Dr
0>r
0dr
0gr
1"t
0mr
0pr
0tr
0zr
1)t
0#s
0\r
0Yr
0Vr
1%t
0Wr
0Tr
0Or
0Sr
1:r
1#t
0Mr
0Lr
0|s
0Gr
0Nr
1't
0Jr
1.t
0@r
1:l
1ik
1Ms
1A"
1>"
1(#
1'#
1%#
05"
04"
13"
1A!
1@!
1?!
1>!
1=!
1<!
1;!
1:!
19!
18!
17!
16!
15!
14!
13!
12!
11!
10!
1/!
1.!
1-!
1,!
1+!
1*!
1)!
1(!
1'!
1&!
1%!
1$!
1,
1_"
1^"
0S#
1<"
1;"
1:"
19"
18"
04
01
1e"
1c"
17(
0=*
18(
0>*
1o\
0v\
1l\
1as
0E,
x2^
1O[
x=^
1]:
x<^
xF^
xH^
0;[
xI^
1?B
xQ^
0<[
xS^
xT^
xR^
1%J
0=[
x^^
x_^
x]^
0>[
x{]
1cQ
x}]
0?[
x~]
x!^
1,X
0@[
x#^
13[
0:[
x;^
0r3
0Q-
0Y2
0M[
18[
0-9
1^:
1`$
0('
1_$
0''
0l\
0^r
1Ds
1>r
1Ar
1;r
x"r
19r
0br
0kr
14r
0~r
15r
xfq
xBq
xdq
16r
0Xr
xnq
xjq
xlq
17r
xpq
0Rr
xrq
18r
xtq
xxq
x~q
0Kr
x|q
0Er
x&r
1P#
1O#
0R
0Q
xu'
xq'
07(
1=(
1;(
19(
1S(
1Q(
1P(
1O(
1M(
1L(
1K(
1J(
1H(
1G(
1F(
1E(
1C(
1B(
1A(
1@(
1>(
1:(
08*
0_:
11<
x6^
x1^
x>^
xJ^
xK^
xL^
xM^
xN^
xO^
xP^
xG^
xU^
xV^
xW^
xX^
xY^
xZ^
x[^
x\^
x`^
xa^
xb^
xc^
xd^
xe^
xf^
x|]
x"^
x$^
x?^
x@^
xA^
xB^
xC^
xD^
xE^
0B1
0,0
0T7
1z7
0O[
x%^
x!$
x%$
0`$
1Z$
1\$
1^$
1D$
1F$
1G$
1H$
1J$
1K$
1L$
1M$
1O$
1P$
1Q$
1R$
1T$
1U$
1V$
1W$
1Y$
1]$
0d&
02<
1d=
x2r
1Er
0@s
1Fr
1Dr
1@r
xhq
xvq
xzq
x(r
xd
x`
0P#
1N#
1M#
1L#
1J#
1I#
1G#
1F#
1E#
1D#
1B#
1A#
1@#
1?#
1=#
1<#
1;#
1:#
18#
17#
16#
14#
0s!
15(
09(
08(
1T(
xe'
0h'
09*
1R(
xc'
xb'
xa'
1N(
x_'
1I(
1D(
1?(
1<(
02^
19[
0;^
0+9
0]:
0";
01^
x.^
0e=
19?
1b$
0^$
0_$
1C$
xp#
0m#
0g&
1E$
xr#
xs#
xt#
1I$
xv#
1N$
1S$
1X$
1[$
1(r
1<s
1Kr
1Jr
1"r
0:r
1&r
1R#
0O#
0N#
1K#
1H#
1C#
1>#
19#
15#
13#
xQ!
xO!
xN!
xM!
xK!
0H!
0U
0<(
0=(
0;(
0:(
x}'
x|'
x{'
xz'
xy'
xx'
xw'
xf'
xd'
x`'
x4(
x3(
x2(
x1(
x0(
x/(
x.(
x-(
x,(
x+(
x*(
x)(
x((
x'(
x&(
x%(
x$(
x#(
x"(
x!(
x~'
xr'
0:?
1l@
0=^
0>^
00<
0c=
08?
1\?
06^
0[$
0Z$
0\$
0]$
x'$
x($
x)$
x*$
x+$
x,$
x-$
xo#
xq#
xu#
x<$
x=$
x>$
x?$
x@$
xA$
xB$
x5$
x6$
x7$
x8$
x9$
x:$
x;$
x.$
x/$
x0$
x1$
x2$
x3$
x4$
x$$
0m@
1@B
08s
1Lr
1Gr
1Nr
1zq
1|q
0M#
0L#
0K#
0J#
xl
xk
xj
xi
xh
xg
xf
xP!
xL!
xJ!
x#!
x"!
x!!
x~
x}
x|
x{
xz
xy
xx
xw
xv
xu
xt
xs
xr
xq
xp
xo
xn
xm
xc
xn'
0?(
0>(
0?^
0@^
0A^
0B^
0C^
0D^
0<^
1:[
0F^
0H^
0k@
0?B
0bB
0AB
1cB
xx#
0X$
0Y$
14s
1Rr
1Mr
1tq
1xq
09r
1~q
xY
0I#
0H#
0r'
0B(
0A(
0@(
0dB
17D
1E^
0O^
1;[
0I^
0G^
0wC
0KE
1zF
1=G
0$$
0U$
0V$
0W$
08D
1iE
0/s
0Ur
1Or
1Sr
1vq
1rq
08r
0c
0G#
0F#
0E#
0D(
0C(
0|'
0{'
0z'
0y'
0x'
0w'
0J^
0K^
0L^
0M^
0N^
1P^
0Q^
1<[
0S^
0|F
0QH
0%J
0CJ
0jE
1?G
0S$
0T$
0($
0)$
0*$
0+$
0,$
0-$
1+s
1Xr
1Wr
1Tr
1lq
07r
1pq
0D#
0C#
0l
0k
0j
0i
0h
0g
0F(
0E(
0%(
1}'
0@G
1oH
0Z^
0T^
0R^
0\^
0VK
0AM
1ZN
1{N
0Q$
0R$
0/$
1'$
0pH
1DJ
0&s
0]r
1Yr
1Vr
1hq
1nq
1jq
0B#
0A#
0n
1f
0I(
0H(
0G(
1&(
0$(
0#(
0"(
0!(
0~'
0U^
0V^
0W^
0X^
0Y^
1[^
1=[
0^^
0_^
0\N
01P
0cQ
0#R
0EJ
1tK
0N$
0O$
0P$
1.$
00$
01$
02$
03$
04$
1|r
1~r
1#s
1\r
1Bq
1dq
06r
0@#
0?#
0>#
0s
0r
0q
0p
0o
1m
0K(
0J(
0,(
0uK
1IM
0`^
0a^
0b^
0c^
0d^
0e^
0]^
1>[
0{]
0|]
06S
0hT
1(U
1/X
0L$
0M$
06$
0JM
1}N
0ir
0rr
1tr
1zr
05r
1fq
0=#
0<#
0u
0N(
0M(
0L(
1-(
0+(
0*(
0)(
0((
0'(
1f^
0}]
1?[
0~]
0XV
0,X
0_Y
03[
0~N
1OP
0I$
0J$
0K$
15$
07$
08$
09$
0:$
0;$
1br
1gr
1kr
1pr
04r
0;#
0:#
09#
0z
0y
0x
0w
0v
1t
0P(
0O(
0`'
0_'
03(
02(
01(
00(
0/(
0.(
0PP
1$R
0!^
0"^
0#^
0$^
0G$
0H$
0u#
0v#
0=$
0>$
0?$
0@$
0A$
0B$
0%R
1TS
08#
07#
0Q!
0P!
0#!
0"!
0!!
0~
0}
0|
0T(
0S(
0R(
0Q(
0b'
0a'
14(
0US
1)U
0C$
0D$
0E$
0F$
0s#
0t#
1<$
06#
05#
04#
03#
0O!
0N!
1{
0f'
0e'
0d'
0c'
0*U
1YV
0o#
0p#
0q#
0r#
0ZV
10X
0M!
0L!
0K!
0J!
01X
1`Y
0aY
#1100000
0!
0]#
0b*
1ns
#1120000
1!
1]#
1b*
0ns
0W_
18_
09_
1cc
0:_
0Q_
0P_
0b`
11a
0O_
0N_
0``
1/a
0U_
0i`
0]`
1Bb
0[`
1@b
1Dd
0;`
1+a
0Ed
0<`
0w^
1=a
0L_
1qb
1pb
1ob
1nb
1lb
1hb
1gb
1fb
1eb
0#b
0X_
0Za
0Y_
1[a
0Z_
1\a
1^a
1{e
1"b
0^`
1Cb
0l^
0i^
14q
0`q
0wf
0uf
10p
0tf
1/p
1sf
1.p
1<g
1"p
0Vf
1pp
1"n
1op
0!n
11q
13q
1?q
1+p
16q
1$p
1%p
18q
1&p
1'p
1no
1mo
0lo
1-p
1s*
0U7
0u\
0&^
0q\
1:?
0l@
1m@
0@B
0,+
1AB
0cB
1dB
07D
02+
1-9
0^:
12<
0d=
18D
0iE
0A1
0C6
0*9
0/<
0_=
0a=
04?
0[?
0j@
0<B
1r3
0},
1,5
0L[
0vC
0HE
0IE
1jE
0?G
0{F
0<G
1@G
0oH
0PH
1pH
0DJ
0"J
1EJ
0tK
0UK
1uK
0IM
0>M
0?M
1JM
0}N
0[N
0zN
1~N
0OP
00P
1PP
0$R
0`Q
1%R
0TS
05S
1US
0)U
0eT
0fT
1*U
0YV
0WV
1ZV
00X
0)X
11X
0`Y
0^Y
1aY
00[
1h\
0r*
0P-
0+0
0P7
1V7
0,9
0y7
0Z:
1_:
01<
1e=
09?
0k\
0K[
0|,
0c*
1s\
16[
0+t
1ds
1Js
1Is
1=s
1As
1zs
1Cs
1Fs
1er
1hr
1nr
1qr
1wr
1vr
1{r
1!s
1$s
1's
1(s
1)s
1[r
1*s
1,s
1-s
10s
11s
12s
1Qr
13s
1Hs
0Br
1=r
0;r
15s
16s
19s
1~s
1:s
1Ir
1;s
1>s
1Bs
1Es
10r
0R)
0O)
0%)
1V)
0v)
0w)
0x)
0z)
0|)
0~)
0&*
0'*
0(*
0)*
0**
0+*
0,*
0-*
0.*
0/*
00*
01*
02*
03*
04*
05*
0X(
0e(
0f(
0()
0&)
0N)
0{)
0})
0%*
0H)
0M)
0$*
0L)
0#*
0F)
0K)
0"*
0J)
0!*
0y)
1t\
0:?
02<
0-9
0s*
0aY
01X
0ZV
0*U
0US
0%R
0PP
0~N
0JM
0uK
0EJ
0pH
0@G
0jE
0e=
0_:
08D
0dB
0AB
0m@
0V7
0+^
1B1
1N[
1+9
1\:
10<
06?
18?
0\?
1k@
1>B
1bB
x&^
0r3
09[
1wC
0zF
1|F
0=G
1QH
1$J
1CJ
1VK
0ZN
1\N
0{N
11P
1bQ
1#R
16S
0/X
0(U
1XV
1,X
0*X
1-X
1_Y
13[
01[
1Q-
1M[
1,0
0R7
1O[
1T7
0z7
1";
0,5
0r\
07[
0es
0~%
0#&
0r%
1A&
0a&
0`&
0_&
0]&
0[&
0Y&
0S&
0R&
0Q&
0P&
0O&
0N&
0M&
0L&
0K&
0J&
0I&
0H&
0G&
0F&
0E&
0D&
0m$
0P%
0O%
0o%
0q%
0x%
0\&
0Z&
0T&
0t%
0y%
0U&
0z%
0V&
0v%
0{%
0W&
0|%
0X&
0^&
1_r
1Br
0<s
1@s
0Fr
0Er
1xs
0Dr
0Ds
0Ar
1dr
0br
0gr
0"t
1mr
0kr
0pr
1rr
1ir
0zr
0|r
0)t
0#s
1&s
0\r
1]r
0Vr
0+s
0%t
0Wr
1/s
0Tr
1Ur
0Sr
1:r
1;r
x0r
04s
0#t
0Mr
18s
0Lr
1|s
0Nr
0't
0Jr
0.t
0@r
0A"
0>"
0(#
0'#
0%#
15"
0A!
0@!
0?!
0>!
0=!
0<!
0;!
0:!
09!
08!
07!
06!
05!
04!
03!
02!
01!
00!
0/!
0.!
0-!
0,!
0+!
0*!
0)!
0(!
0'!
0&!
0%!
0$!
0,
0_"
0^"
0<"
0;"
0:"
09"
08"
0e"
0c"
17(
18(
1v\
x2^
x=^
x<^
xH^
0k@
0;[
xI^
0wC
x+^
0&^
0<[
xQ^
0|F
xT^
0QH
xR^
0VK
0=[
x^^
0\N
x]^
01P
0>[
x{]
06S
0?[
x}]
0_Y
0XV
x!^
x"^
0,X
x#^
x$^
03[
0B1
0,0
0O[
0T7
x1^
0:[
x;^
0+9
00<
08?
08[
1`$
1_$
1^r
1Lr
1Nr
1Jr
x"r
19r
x(r
1Fr
1Er
1Dr
1@r
1br
1kr
1pr
1gr
14r
1zr
15r
1#s
xfq
1\r
xdq
16r
1Vr
xnq
1Wr
xjq
1Tr
xpq
17r
10r
1Sr
xrq
18r
1Mr
xtq
x~q
x|q
x&r
1P#
1O#
07(
1=(
1<(
1;(
1T(
1S(
1R(
1Q(
1O(
1M(
1L(
1J(
1H(
1G(
1E(
08(
1C(
1B(
1@(
1>(
1:(
0k'
0I^
xJ^
xK^
xL^
xM^
xN^
xO^
xP^
0Q^
0+^
0T^
0R^
xU^
xV^
xW^
xX^
xY^
xZ^
x[^
0^^
0]^
xb^
xc^
xe^
xf^
0{]
0}]
0#^
0!^
0"^
0$^
02^
19[
01^
0;^
x6^
x?^
x@^
xA^
xB^
xC^
xD^
xE^
0=^
0<^
0H^
0%^
0`$
1Z$
1[$
1\$
1C$
1D$
1E$
1F$
1H$
1J$
1K$
1M$
1O$
1P$
1R$
0_$
1T$
1U$
1W$
1Y$
1]$
0{#
12r
1tq
1~q
1|q
1"r
1(r
0:r
1&r
1fq
1dq
1nq
1jq
1pq
1rq
0P#
0O#
1M#
1L#
1K#
1J#
1I#
1G#
1E#
1D#
1B#
1@#
1?#
1=#
1;#
1:#
18#
16#
15#
14#
13#
0\
05(
0B(
0@(
0>(
0=(
0<(
0;(
0:(
0T(
xf'
xe'
0R(
xd'
xc'
0Q(
0S(
xa'
0O(
x_'
0M(
0L(
0J(
0H(
0G(
xk'
0E(
0C(
0U^
0V^
0W^
0X^
0Y^
0Z^
1[^
0b^
0c^
0e^
1f^
1:[
06^
0?^
0@^
0A^
0B^
0C^
0D^
1E^
0J^
0K^
0L^
0M^
0N^
0O^
1P^
0*^
0.^
0b$
0U$
0W$
0Y$
0Z$
0[$
0\$
0]$
0C$
xo#
xp#
0E$
xq#
xr#
0F$
0D$
xt#
0H$
xv#
0J$
0K$
0M$
0O$
0P$
x{#
0R$
0T$
09r
0R#
0M#
0L#
0K#
0J#
0I#
0G#
0E#
0D#
0B#
0@#
0?#
0=#
0;#
0:#
08#
06#
05#
04#
03#
xQ!
xO!
xM!
xL!
xK!
xJ!
x\
x}'
x|'
x{'
xz'
xy'
xx'
xw'
xr'
0f'
0d'
0c'
0e'
0a'
0_'
x4(
x3(
x1(
x0(
x-(
x,(
x+(
x*(
x)(
x((
x'(
0k'
x&(
x%(
x$(
x#(
x"(
x!(
x~'
1;[
x'$
x($
x)$
x*$
x+$
x,$
x-$
x$$
0o#
0q#
0r#
0p#
0t#
0v#
x<$
x=$
x?$
x@$
x5$
x6$
x7$
x8$
x9$
x:$
x;$
0{#
x.$
x/$
x0$
x1$
x2$
x3$
x4$
08r
xl
xk
xj
xi
xh
xg
xf
xc
0Q!
0O!
0M!
0L!
0K!
0J!
x!!
x~
x|
x{
xz
xy
xx
xw
xv
xu
xt
0\
xs
xr
xq
xp
xo
xn
xm
0n'
0j'
1&(
0%(
0$(
0#(
0"(
0!(
0~'
1}'
0|'
0{'
0z'
0y'
0x'
0w'
0r'
14(
03(
01(
00(
1-(
0,(
0+(
0*(
0)(
0((
0'(
1<[
0x#
0|#
1.$
0/$
00$
01$
02$
03$
04$
1'$
0($
0)$
0*$
0+$
0,$
0-$
0$$
1<$
0=$
0?$
0@$
15$
06$
07$
08$
09$
0:$
0;$
07r
0]
0Y
0s
0r
0q
0p
0o
0n
1m
0l
0k
0j
0i
0h
0g
1f
0c
0!!
0~
0|
1{
0z
0y
0x
0w
0v
0u
1t
1=[
06r
1>[
05r
1?[
04r
1@[
1h'
19*
1m#
1g&
1H!
1U
#1140000
0!
0]#
0b*
1ns
#1160000
1!
1]#
1b*
0ns
1bc
0cc
1:_
01a
1kd
0/a
1id
0Bb
0@b
1)a
0*a
0+a
1Ed
0=a
0qb
1Ud
0pb
1Td
0ob
1Sd
0nb
1Rd
0lb
1Pd
0hb
1Ld
0gb
1Kd
0fb
1Jd
0eb
1Id
1#b
1Za
0[a
0^a
0{e
0]a
1ze
0"b
1]e
0Cb
0:o
0_q
1vf
1`q
1wf
1tf
0sf
0<g
0&n
0'n
0(n
0)n
0-n
0/n
00n
01n
02n
1Vf
0"n
0Fn
0Hn
0no
1q\
1c*
0s\
0t\
1d*
1l*
0x*
1}*
1~*
x&^
1{\
03r
x0r
1es
0ds
1W)
0V)
1^*
1\*
0e*
1f*
1t\
0d*
1r\
0v\
x*^
x+^
0f+
0j+
0@,
x%^
0es
1cs
1@&
0A&
1,'
1.'
1e*
0f*
1g*
x2r
05"
14"
13
11
1;*
0o\
1v\
0as
0cs
x.^
0g*
1*'
1o\
1l\
1as
1T
xk'
xj'
0l\
x{#
x|#
x]
x\
xn'
xx#
xY
#1180000
0!
0]#
0b*
1ns
#1200000
1!
1]#
1b*
0ns
1"d
19_
1cc
0:_
1kc
1jc
0kd
0id
1Cd
0Dd
1+a
0Ed
0Ud
0Td
0Sd
0Rd
0Pd
0Ld
0Kd
0Jd
0Id
1^a
1{e
0]e
1:o
0`q
0wf
1&n
1'n
1(n
1)n
1-n
1/n
10n
11n
12n
1"n
1!n
0~m
1Fn
1Hn
0Oi
0Pi
1no
0mo
0ei
1%+
1^+
1u\
0q\
1"+
1'+
15+
0`+
1=6
0c*
1s\
0l*
1x*
0}*
0~*
0{\
13r
1ds
0R3!
0Do
0Bo
1V)
0^*
0\*
0t\
1d*
1W7
0X7
1C[
0r\
1f+
1j+
1@,
0%^
1es
1A&
0,'
0.'
0e*
1f*
12r
1P3!
0Q3!
15"
03
01
0;*
07*
0v\
1cs
1f\
0i\
0o\
0.^
1g*
0*'
0e&
0as
0T
0t!
0n'
0x#
0Y
#1220000
0!
0]#
0b*
1ns
#1240000
1!
1]#
1b*
0ns
0"d
1W_
1`c
0ac
0bc
0cc
1:_
0kc
0jc
1u^
1o^
1r^
0j`
1*a
0+a
1Ed
1ve
0we
0ye
0^a
0{e
1]a
0ze
1n^
1_q
0vf
1`q
1wf
1^q
1\q
0[q
0"n
1@q
0Eo
1Oi
1Pi
0no
0-p
1ei
0%+
0^+
0f\
1s*
1q\
0"+
1&+
0'+
1`+
0=6
1)+
1,+
1/+
12+
14+
1S7
1T7
0`=
17?
18?
0N[
1O[
1k*
x1^
0i*
1e*
0f*
1c*
0s\
1t\
0d*
1t*
0x*
1}*
1!+
1(+
11+
0Ot
0es
0ds
0cs
1`s
x(r
0bs
0Er
1.t
0Lr
0{s
1xr
0Fr
0ws
1R3!
0Ao
1Do
1Bo
1a(
0W)
0V)
0X)
0Z)
1[)
1g'
1](
1`*
1`(
1Z(
1y)
0e*
0t\
0g*
0&+
05+
1]+
0W7
1X7
0C[
0T7
x;^
08?
0;[
xH^
0O[
0:[
x6^
1as
1es
1cs
1d$
0@&
0A&
0?&
0=&
1<&
1n#
1h$
10'
1e$
1k$
1^&
19r
1Er
xtq
18r
1Lr
x"r
1Fr
0P3!
1Q3!
0=o
1Ao
1*
1'
1$
1#
05"
04"
03"
01"
10"
1I!
1W
1>!
1<(
1B(
1=(
17*
0]+
1f\
1r\
0;^
x?^
xB^
xC^
xD^
0H^
0<[
xL^
xO^
xP^
1:[
1[$
1U$
1Z$
1e&
09r
17r
1tq
1"r
1=o
1K#
1J#
1E#
1t!
xr'
0<(
0B(
0=(
0?^
0B^
0C^
0D^
0L^
0O^
1P^
0=[
1;[
x$$
0[$
0U$
0Z$
08r
16r
xc
0K#
0J#
0E#
x&(
x%(
x"(
x|'
x{'
xz'
xw'
0>[
1<[
x.$
x/$
x2$
x($
x)$
x*$
x-$
07r
15r
xq
xn
xm
xl
xi
xh
xg
1&(
0%(
0"(
0|'
0{'
0z'
0w'
0?[
1=[
1.$
0/$
02$
0($
0)$
0*$
0-$
06r
14r
0q
0n
1m
0l
0i
0h
0g
0@[
1>[
05r
1?[
04r
0h'
09*
1@[
0m#
0g&
0H!
0U
1h'
19*
1m#
1g&
1H!
1U
#1260000
0!
0]#
0b*
1ns
#1280000
1!
1]#
1b*
0ns
0W_
1^c
0_c
0`c
17_
08_
09_
1cc
0:_
1Ya
0u^
1;a
0o^
12a
11a
10a
1/a
1.a
0r^
18a
1j`
1Dd
1+a
0Ed
1nb
1^a
1{e
0n^
0`q
0wf
1"n
0!n
0@q
1Eo
0rf
1no
1mo
1lo
0ko
1-p
0s*
1k\
x2^
0n\
00^
0u\
0&^
0q\
0)+
0,+
0/+
02+
04+
0S7
1`=
07?
1N[
1O[
0c*
1s\
1u*
1v*
1w*
1x*
1y*
1$+
1++
1-+
1j\
1ds
0Er
0.t
1{s
0xr
1ws
10r
1*r
x&r
0a(
1V)
0g'
0](
0`*
0`(
0Z(
0y)
1t\
0*^
0+^
0O[
0:[
0r\
0es
0d$
1A&
0n#
0h$
00'
0e$
0k$
0^&
19r
1Er
0*
0'
0$
0#
15"
0I!
0W
0>!
1<(
1v\
1:[
0;[
1[$
18r
09r
1K#
0<(
0k'
0j'
1;[
0<[
0[$
0{#
0|#
17r
08r
0K#
0]
0\
1<[
0=[
16r
07r
1=[
0>[
15r
06r
1>[
0?[
14r
05r
1?[
0@[
04r
1@[
0h'
09*
0m#
0g&
0H!
0U
1h'
19*
1m#
1g&
1H!
1U
#1300000
0!
0]#
0b*
1ns
#1320000
1!
1]#
1b*
0ns
15_
06_
07_
1bc
0cc
1:_
0Ya
1lc
1mc
1pc
1oc
1nc
0;a
1vd
02a
1ld
01a
1kd
00a
1jd
0/a
1id
0.a
1hd
08a
1sd
1(a
0)a
0*a
0+a
1Ed
0nb
1Rd
1$d
1[a
0\a
0^a
0{e
0]a
1ze
0_q
1vf
1`q
1wf
1uf
0tf
0gi
0/n
0"n
0Pn
0En
0Fn
0Gn
0Hn
0In
0Sn
0Si
0Ti
0Ui
0Ri
0Qi
1rf
0no
1ko
1jo
0io
1s*
0h\
03^
0k\
02^
1q\
0&1
1?1
0V3
1o3
039
1L9
08<
1Q<
0@?
1Y?
0GB
1`B
0NE
1gE
0TH
1mH
0YK
1rK
0_N
1xN
0fQ
1!R
0kT
1&U
0lW
1'X
0sZ
1.[
0F[
0K\
1d\
1)1
1Y3
169
1;<
1C?
1JB
1QE
1WH
1\K
1bN
1iQ
1nT
1oW
1vZ
1N\
1l/
1<2
1S3
1;,
1l4
1Z+
1c*
0s\
0u*
0t\
1d*
0t*
0v*
0w*
0x*
0y*
0$+
0-+
1.+
0j\
x&^
x0r
1Ot
1es
0ds
0@o
0-r
01r
0+r
0%r
0:=!
0v*!
0d-!
0R0!
0@3!
0;5!
096!
097!
098!
0:9!
0::!
0:;!
0:<!
0&l
0&k
0~<!
11j
1/m
0\*!
1#+!
0J-!
1o-!
080!
1]0!
0&3!
1K3!
0!5!
1F5!
0}5!
1D6!
0}6!
1D7!
0}7!
1D8!
0~8!
1E9!
0~9!
1E:!
0~:!
1E;!
0~;!
1E<!
0jk
11l
0jj
11k
1&r
1$r
1W)
0V)
1a*
1_*
1^*
1]*
1\*
1[*
1e*
1t\
0d*
04^
05^
06^
07^
08^
09^
0)1
0Y3
069
0;<
0C?
0JB
0QE
0WH
0\K
0bN
0iQ
0nT
0oW
0vZ
0N\
x3^
0H-
0J-
x0^
0&-
0,-
02-
0T3
0q,
0t,
0v,
0m4
1[+
0_+
1>6
1r\
0v\
x*^
x+^
0es
0cs
1@&
0A&
11'
1+'
1,'
1-'
1.'
1/'
0e*
0vs
1<o
0?o
x*r
x$r
1:=!
1v*!
1d-!
1R0!
1@3!
1;5!
196!
197!
198!
1:9!
1::!
1:;!
1:<!
1&l
1&k
05"
14"
1S#
14
13
12
11
10
1=*
1>*
1?*
1A*
1o\
1v\
1cs
x4^
x5^
x6^
x7^
x8^
x9^
1]+
0X7
1C[
1@6
1('
1''
1&'
1$'
0o\
0ts
1P3!
0=o
1R
1Q
1P
1N
xk'
xj'
0u'
0t'
0s'
0r'
0q'
0p'
0`+
0f\
0r\
0v\
x{#
x|#
0!$
0"$
0#$
0$$
0%$
0&$
x]
x\
0e
0d
0c
0b
0a
0`
xu'
xt'
xs'
xr'
xq'
xp'
x!$
x"$
x#$
x$$
x%$
x&$
xe
xd
xc
xb
xa
x`
07*
0e&
0t!
#1340000
0!
0]#
0b*
1ns
1&0
1T2
1l3
1'5
0Bl
0qk
0Bk
0Bj
1'0
1U2
1m3
1(5
0Al
0pk
0Ak
0Aj
1(0
1V2
1n3
1)5
0@l
0ok
0@k
0@j
1*0
1X2
1p3
1+5
0:l
0ik
0:k
0:j
1i\
1o\
1v\
1r\
#1360000
1!
1]#
1b*
0ns
19_
1cc
0:_
1Ya
0lc
0mc
0pc
0oc
0nc
0vd
0ld
0kd
0jd
0id
0hd
0sd
0j`
0'a
18`
0(a
1Bd
0Cd
1:`
0Dd
1;`
1+a
0Ed
1<`
0Rd
1&a
0ve
0Za
1we
0$d
1Y_
0[a
1ye
1^a
1{e
1t^
1m^
1l^
1k^
1j^
1i^
1h^
0`q
0wf
0^q
1tf
0/p
1gi
0\q
1sf
1[q
1/n
0pp
1"n
0op
1!n
0np
1~m
0}m
0lp
1@q
1Pn
1En
1Fn
1Gn
1Hn
1In
1Sn
1Si
1Ti
1Ui
1Ri
1Qi
0rf
1no
0mo
1u\
0q\
0*0
0X2
0p3
0+5
0(0
1&1
0?1
0V2
1V3
0n3
0o3
0)5
139
0L9
18<
0Q<
1@?
0Y?
1GB
0`B
1NE
0gE
1TH
0mH
1YK
0rK
1_N
0xN
1fQ
0!R
1kT
0&U
1lW
0'X
1sZ
0.[
1F[
1K\
0d\
0'0
0U2
0m3
0(5
0l/
0;,
1S7
1T7
0`=
17?
18?
0N[
1O[
0<2
0S3
0l4
0k*
1i*
0Z+
1k\
1K[
1e*
0c*
1s\
1x*
0}*
0!+
0(+
0++
0.+
01+
1ds
0cs
0Is
1@o
0`s
1bs
1-r
11r
1+r
0Er
1.t
0Lr
0{s
1xr
0Fr
0ws
1%r
1Al
1pk
1Ak
1Aj
1~<!
01j
0/m
1\*!
0#+!
1J-!
0o-!
180!
0]0!
1&3!
0K3!
1!5!
0F5!
1}5!
0D6!
1}6!
0D7!
1}7!
0D8!
1~8!
0E9!
1~9!
0E:!
1~:!
0E;!
1~;!
0E<!
1@l
1jk
1ok
01l
1@k
1jj
01k
1@j
1:l
1ik
1:k
1:j
1S)
1R)
1Q)
1P)
1O)
1b(
1[(
1V)
1X)
1w)
1Z)
0[)
1e(
1f(
1g(
1i(
0a*
0_*
0^*
0]*
0\*
0[*
0t\
1d*
0v\
0T7
x;^
08?
0;[
xH^
0O[
0:[
1H-
1J-
1&-
1,-
12-
1T3
1q,
1t,
1v,
1m4
0i\
0[+
1_+
0>6
0o\
0r\
1es
1}%
1~%
1!&
1"&
1#&
1c$
1j$
1A&
1?&
1`&
1=&
0<&
1P%
1O%
1N%
1L%
01'
0+'
0,'
0-'
0.'
0/'
0e*
1f*
1vs
0<o
1?o
19r
1Er
xtq
18r
1Lr
x"r
1Fr
1A"
1@"
1?"
1>"
1="
1)
1"
15"
13"
11"
00"
1@!
1_"
1^"
1]"
1["
0S#
04
03
02
01
00
0=*
0>*
0?*
1<(
1B(
1=(
0A*
1cs
0;^
x?^
xB^
xC^
xD^
0H^
0<[
xL^
xO^
xP^
1:[
0]+
1X7
0C[
1`+
0@6
1g*
0('
0''
0&'
1[$
1U$
1Z$
0$'
0as
1ts
0P3!
1=o
09r
17r
1tq
1"r
0R
0Q
0P
0N
1K#
1J#
1E#
0<(
0B(
0=(
0?^
0B^
0C^
0D^
0L^
0O^
1P^
0=[
1;[
1i\
1l\
0[$
0U$
0Z$
08r
16r
0K#
0J#
0E#
17*
x&(
x%(
x"(
x|'
x{'
xz'
xw'
0>[
1<[
1e&
x.$
x/$
x2$
x($
x)$
x*$
x-$
07r
15r
1t!
xq
xn
xm
xl
xi
xh
xg
1&(
0%(
0"(
0|'
0{'
0z'
0w'
0?[
1=[
1.$
0/$
02$
0($
0)$
0*$
0-$
06r
14r
0q
0n
1m
0l
0i
0h
0g
0@[
1>[
05r
1?[
04r
0h'
09*
1@[
0m#
0g&
0H!
0U
1h'
19*
1m#
1g&
1H!
1U
#1380000
0!
0]#
0b*
1ns
#1400000
1!
1]#
1b*
0ns
0^c
1_c
1`c
0bc
0cc
1:_
1j`
0Ad
08`
0Bd
0:`
1*a
0;`
0+a
1Ed
0<`
1pb
1@d
0Y_
1[a
1xe
0ye
0^a
0{e
1]a
0ze
0t^
0m^
0l^
0k^
0j^
0i^
0h^
1_q
0vf
1`q
1wf
1^q
0]q
0tf
1/p
0{m
1pp
0"n
1op
1np
1}m
1lp
1|m
0@q
0no
1q\
0S7
1`=
07?
1N[
1O[
0k\
0K[
0g*
1h*
x2^
1e*
0f*
00^
1c*
0s\
1t\
0d*
0es
0ds
1*r
0cs
x&r
1as
1Is
0Er
0.t
1{s
0xr
1ws
0S)
0R)
0Q)
0P)
0O)
0b(
0[(
0W)
0V)
0X)
1Y)
0w)
0e(
0f(
0g(
0i(
0e*
0t\
1g*
0h*
0i*
1j*
0O[
0:[
0l\
1o\
1r\
1v\
1`s
0as
1es
1cs
0}%
0~%
0!&
0"&
0#&
0c$
0j$
0@&
0A&
0?&
1>&
0`&
0P%
0O%
0N%
0L%
1k*
1i*
0j*
19r
1Er
0A"
0@"
0?"
0>"
0="
0)
0"
05"
04"
03"
12"
0@!
0_"
0^"
0]"
0["
1<(
0o\
0v\
1l\
0i\
0`s
0bs
1:[
0;[
0k*
1[$
1f\
1i\
1bs
18r
09r
1K#
0<(
1;[
0<[
0f\
0[$
17r
08r
0K#
1<[
0=[
16r
07r
1=[
0>[
15r
06r
1>[
0?[
14r
05r
1?[
0@[
04r
1@[
0h'
09*
0m#
0g&
0H!
0U
1h'
19*
1m#
1g&
1H!
1U
#1420000
0!
0]#
0b*
1ns
#1440000
1!
1]#
1b*
0ns
05_
16_
17_
09_
1cc
0:_
1Dd
1+a
0Ed
0pb
1Td
0[a
1^a
1{e
0`q
0wf
1tf
01n
1"n
0!n
1no
1mo
0ko
0jo
1io
0s*
01^
1h\
1k\
0u\
0&^
0q\
0c*
1s\
1ds
10r
1(r
1V)
1t\
0*^
0+^
0r\
0es
1A&
15"
1v\
0k'
0j'
0{#
0|#
0]
0\
#1460000
0!
0]#
0b*
1ns
#1480000
1!
1]#
1b*
0ns
1bc
0cc
1:_
0Ya
1'a
1(a
0*a
0+a
1Ed
0Td
0&a
1Za
1[a
0^a
0{e
0]a
1ze
0_q
1vf
1`q
1wf
0tf
0sf
11n
0"n
1rf
0no
1q\
1c*
0s\
0t\
1d*
0x*
x&^
x0r
1es
0ds
1W)
0V)
1e*
1t\
0d*
1r\
0v\
x*^
x+^
0es
0cs
1@&
0A&
0e*
05"
14"
1o\
1v\
1cs
0o\
xk'
xj'
x{#
x|#
x]
x\
#1500000
0!
0]#
0b*
1ns
#1520000
1!
1]#
1b*
0ns
19_
1cc
0:_
1Ad
1Bd
0Dd
1+a
0Ed
0@d
1^a
1{e
0`q
0wf
1{m
1"n
1!n
0}m
0|m
1no
0mo
1u\
0q\
0c*
1s\
1v*
1}*
1!+
1(+
1.+
11+
1j\
1ds
1V)
0t\
1d*
0r\
1es
1A&
1e*
15"
0v\
0cs
1o\
#1540000
0!
0]#
0b*
1ns
#1560000
1!
1]#
1b*
0ns
1ac
0bc
0cc
1:_
1mc
1kc
1ic
1uc
1sc
1rc
1*a
0+a
1Ed
1$d
1ye
0^a
0{e
1]a
0ze
1_q
0vf
1`q
1wf
0^q
0gi
0"n
0Wi
0Xi
0Zi
0Ni
0Pi
0Ri
0no
1q\
1{*
1)1
1Y3
169
1;<
1C?
1JB
1QE
1WH
1\K
1bN
1iQ
1nT
1oW
1vZ
1N\
1\+
1d+
1A[
1s,
0!]
1<+
1E+
0Y+
1K,
1R,
1#-
1)-
1U-
1Z-
1!8
1&8
1&;
1+;
1+>
10>
13A
18A
1?D
1GG
1LJ
1QM
1WP
1\S
1aV
1hY
1Z+
0e*
1f*
x0^
1c*
0s\
1t\
0d*
0v*
0}*
0!+
0(+
0.+
01+
0j\
0es
0ds
x*r
1cs
0@o
0Z*!
0H-!
060!
0$3!
0}4!
0{5!
0{6!
0{7!
0{8!
0|8!
0{9!
0|9!
0{:!
0|:!
0{;!
0|;!
0gj
0hj
0gk
0hk
0gl
0hl
0{<!
0|<!
15m
07l
0ss
0>o
0:=!
0v*!
0d-!
0R0!
0@3!
0;5!
096!
097!
098!
0:9!
0::!
0:;!
0:<!
0&l
0&k
08m
0W)
0V)
1X)
1e*
0f*
0t\
0g*
1h*
1D,
1e+
1X+
1_,
16-
1e-
118
16;
1;>
1CA
1[+
0_+
0o\
1r\
1v\
1as
1es
0cs
0@&
0A&
1?&
0i*
1j*
1g*
0h*
1<o
0?o
0Ms
05"
04"
13"
1o\
0v\
0l\
0as
1`s
1E,
1i*
0j*
1k*
0i\
1l\
0bs
0`s
18*
0k*
1i\
1f\
1bs
1d&
1s!
0f\
#1580000
0!
0]#
0b*
1ns
#1600000
1!
1]#
1b*
0ns
18_
09_
1cc
0:_
0mc
0kc
0ic
0uc
1c`
0sc
1a`
0rc
1``
1W`
1i`
1>`
1]`
1[`
1Y`
1Dd
1+a
0Ed
1U`
1S`
1Q`
1O`
1x^
0$d
1Y_
1^a
1{e
1i^
0`q
0wf
0/p
1gi
0%q
0'q
0)q
0+q
1"n
0!n
0/q
01q
03q
0rp
0?q
0-q
06q
1Wi
07q
1Xi
09q
1Zi
1Ni
1Pi
1Ri
1no
1mo
0lo
1n\
0u\
0&^
0q\
0{*
0)1
0Y3
069
0;<
0C?
0JB
0QE
0WH
0\K
0bN
0iQ
0nT
0oW
0vZ
0N\
0\+
0d+
1>6
0A[
0s,
1OD
1WG
1\J
1aM
1gP
1lS
1qV
1xY
1!]
1)+
1/+
0<+
0E+
1Y+
0K,
0R,
0#-
0)-
0U-
0Z-
0!8
0&8
0&;
0+;
0+>
00>
03A
08A
0?D
0GG
0LJ
0QM
0WP
0\S
0aV
0hY
12+
1|,
1P-
1+0
1P7
1y7
1Z:
1_=
1a=
1j@
1vC
1HE
1IE
1{F
1<G
1PH
1"J
1UK
1>M
1?M
1[N
1zN
10P
1`Q
15S
1eT
1fT
1WV
1)X
1^Y
10[
1G,
15[
17[
0Z+
0k\
1q*
0c*
1s\
1ds
1@o
0_r
0,t
0Ls
0er
0hr
0nr
0qr
0wr
0vr
0{r
0!s
0$s
0's
0(s
0)s
0[r
0*s
0,s
0-s
00s
01s
02s
0Qr
03s
06s
0:s
0Ir
0=s
0As
0zs
0Cs
0Fs
0Js
1Z*!
1H-!
160!
1$3!
1}4!
1{5!
1{6!
1{7!
1{8!
1|8!
1{9!
1|9!
1{:!
1|:!
1{;!
1|;!
1gj
1hj
1gk
1hk
1gl
1hl
1{<!
1|<!
05m
17l
0vs
1ss
1>o
1:=!
1v*!
1d-!
1R0!
1@3!
1;5!
196!
197!
198!
1:9!
1::!
1:;!
1:<!
1&l
1&k
18m
10r
1R)
1V)
1w)
1W(
14)
12)
10)
1.)
1*)
1()
1&)
1c(
1,)
1H)
1G)
1E)
1t\
0h\
1r*
0*^
0+^
0D,
1]+
0X7
1C[
0e+
1@6
0X+
0_,
06-
0e-
018
06;
0;>
0CA
0OD
0WG
0\J
0aM
0gP
0lS
0qV
0xY
1,5
1Y2
1,0
1T7
1[:
1c=
1k@
1=B
0>B
1wC
1KE
1|F
1QH
0$J
1VK
1AM
1\N
11P
0bQ
16S
1hT
1XV
1*X
0-X
1_Y
11[
1&6
18[
0[+
1_+
0>6
0r\
0es
1~%
1A&
1`&
1n$
1c%
1e%
1g%
1i%
1m%
1o%
1q%
1R%
1k%
1t%
1u%
1w%
1s*
1vs
0<o
1?o
0^r
0?r
0dr
0gr
1"t
0mr
0pr
0tr
0zr
1)t
0#s
0\r
0Yr
0Vr
1%t
0Wr
0Tr
0Or
0Sr
1#t
0$t
0Mr
0Gr
0(t
0Fr
0Dr
0>r
0Br
0ts
1P3!
0=o
1Ms
1>"
15"
1@!
1-
1'#
1%#
1##
1!#
1}"
1{"
1y"
1w"
1a"
1f"
1d"
1c"
1v\
0E,
0i\
0l\
0o\
0v\
x;^
1]:
0:[
xF^
0;[
xI^
xQ^
0<[
xS^
xT^
xR^
1%J
0=[
x^^
x_^
x]^
0>[
x{]
1cQ
x}]
0?[
x~]
x!^
1,X
x#^
13[
09[
x'^
0@[
x%^
0]+
1X7
0C[
0@6
1ts
0P3!
1=o
x2r
x.r
1:r
0br
0kr
14r
0~r
15r
xfq
xBq
xdq
16r
0Xr
xnq
xjq
xlq
17r
xpq
xrq
18r
xxq
19r
0Kr
x"r
15(
16(
1S(
1Q(
1P(
1O(
1M(
1L(
1K(
1J(
1H(
1G(
1F(
1E(
1C(
1A(
1=(
1;(
19(
17(
08*
0k'
0j'
x?^
xB^
xC^
xD^
x>^
xJ^
xK^
xM^
xN^
xO^
xP^
xU^
xV^
xW^
xX^
xY^
xZ^
x[^
x\^
x`^
xa^
xb^
xc^
xd^
xe^
xf^
x|]
x"^
x$^
x*^
x+^
x.^
1i\
1l\
1o\
1v\
1b$
1a$
1D$
1F$
1G$
1H$
1J$
1K$
1L$
1M$
1O$
1P$
1Q$
1R$
1T$
1V$
1Z$
1\$
1^$
1`$
0d&
0{#
0|#
xhq
xzq
1R#
1Q#
1P#
1N#
1L#
1J#
1F#
1D#
1B#
1A#
1@#
1?#
1=#
1<#
1;#
1:#
18#
17#
16#
14#
0s!
0]
0\
0h'
09*
1T(
xe'
1R(
xc'
xb'
xa'
1N(
x_'
1I(
1?(
x@^
xE^
0m#
0g&
1C$
xp#
1E$
xr#
xs#
xt#
1I$
xv#
1N$
1X$
xQ!
xO!
xN!
xM!
xK!
0H!
0U
1H#
1>#
19#
15#
13#
xn'
xk'
xj'
xf'
xd'
x`'
x4(
x3(
x2(
x1(
x0(
x/(
x.(
x-(
x,(
x+(
x*(
x)(
x((
x'(
x&(
x%(
x$(
x#(
x!(
x~'
x|'
x{'
xz'
xw'
xx#
x{#
x|#
xo#
xq#
xu#
x<$
x=$
x>$
x?$
x@$
xA$
xB$
x5$
x6$
x7$
x8$
x9$
x:$
x;$
x.$
x/$
x0$
x1$
x3$
x4$
x($
x)$
x*$
x-$
x]
x\
xY
xP!
xL!
xJ!
x#!
x"!
x!!
x~
x}
x|
x{
xz
xy
xx
xw
xv
xu
xt
xs
xr
xp
xo
xn
xm
xl
xi
xh
xg
x}'
xx'
x'$
x,$
xk
xf
#1620000
0!
0]#
0b*
1ns
#1640000
1!
1]#
1b*
0ns
1bc
0cc
1:_
1Ya
0c`
12a
0a`
10a
0``
1/a
0W`
1<b
0i`
0>`
0]`
1Bb
0[`
1@b
0Y`
1>b
1za
1)a
1|a
0*a
0+a
1Ed
1~a
1!b
1xa
0U`
1:b
1va
0S`
18b
1ta
0Q`
16b
1ra
0O`
14b
1pa
1oa
1na
1pb
1ma
1la
1ka
1ja
1ia
1ha
1ga
1fa
1ea
1da
1ca
1ba
1aa
0#b
0x^
1>a
0Za
0Y_
0[a
1\a
0^a
0{e
0]a
1ze
1"b
0i^
0_q
1vf
1`q
1wf
0uf
1tf
1/p
1sf
0Wf
1<g
1%q
1'q
1)q
1+q
09g
0"n
07g
05g
1/q
11q
13q
1rp
1?q
1-q
16q
17q
19q
0rf
0no
1q\
0)+
0/+
02+
0|,
0P-
0+0
0P7
0y7
0Z:
0_=
0a=
0j@
0vC
0HE
0IE
0{F
0<G
0PH
0"J
0UK
0>M
0?M
0[N
0zN
00P
0`Q
05S
0eT
0fT
0WV
0)X
0^Y
00[
0G,
05[
07[
0g^
1B[
1k\
0q*
1c*
0s\
0t\
1d*
x&^
x0r
1es
0ds
0S3!
1;o
1_r
1,t
1Ls
1er
1hr
1nr
1qr
1wr
1vr
1{r
1!s
1$s
1's
1(s
1)s
1[r
1*s
1,s
1-s
10s
11s
12s
1Qr
13s
16s
1:s
1Ir
1=s
1As
1zs
1Cs
1Fs
1Js
0R)
1W)
0V)
0w)
0W(
04)
02)
00)
0.)
0*)
0()
0&)
0c(
0,)
0H)
0G)
0E)
0e*
1f*
1t\
0d*
1h\
0r*
0,5
0Y2
0,0
0T7
0[:
0c=
0k@
0=B
1>B
0wC
0KE
0|F
0QH
1$J
0VK
0AM
0\N
01P
1bQ
06S
0hT
0XV
0*X
1-X
0_Y
01[
0&6
08[
1W7
1C[
1r\
0v\
0es
1cs
0~%
1@&
0A&
0`&
0n$
0c%
0e%
0g%
0i%
0m%
0o%
0q%
0R%
0k%
0t%
0u%
0w%
0s*
1e*
0f*
0g*
1h*
0Q3!
1^r
1?r
1dr
1gr
0"t
1mr
1pr
1tr
1zr
0)t
1#s
1\r
1Yr
1Vr
0%t
1Wr
1Tr
1Or
1Sr
0#t
1$t
1Mr
1Gr
1(t
1Fr
1Dr
1>r
1Br
0>"
05"
14"
0@!
0-
0'#
0%#
0##
0!#
0}"
0{"
0y"
0w"
0a"
0f"
0d"
0c"
0o\
1v\
1as
0cs
1:*
0;^
0]:
0F^
0I^
0Q^
0S^
0T^
0R^
0%J
0^^
0_^
0]^
0{]
0cQ
0}]
0~]
0!^
0,X
0#^
03[
19[
0'^
0%^
1f\
0i\
0l\
1o\
0r\
0v\
0i*
1j*
1g*
0h*
0as
1`s
12r
1.r
0:r
1br
1kr
1~r
1fq
1Bq
1dq
1Xr
1nq
1jq
1lq
1pq
1rq
1xq
1Kr
1"r
1h&
05(
06(
0S(
0Q(
0P(
0O(
0M(
0L(
0K(
0J(
0H(
0G(
0F(
0E(
0C(
0A(
0=(
0;(
09(
07(
1i*
0j*
1k*
1r!
0@^
0D^
0>^
0J^
0K^
0M^
0N^
0O^
1P^
0U^
0V^
0W^
0X^
0Y^
0Z^
1[^
0\^
0a^
0b^
1f^
0|]
0"^
0$^
1:[
0.^
0bs
0`s
0b$
0a$
0D$
0F$
0G$
0H$
0J$
0K$
0L$
0M$
0O$
0P$
0Q$
0R$
0T$
0V$
0Z$
0\$
0^$
0`$
0k*
09r
1hq
1zq
0R#
0Q#
0P#
0N#
0L#
0J#
0F#
0D#
0B#
0A#
0@#
0?#
0=#
0<#
0;#
0:#
08#
07#
06#
04#
0T(
0e'
0R(
0c'
0b'
0a'
0N(
0_'
0I(
0?(
1bs
0?^
0B^
0C^
1E^
0`^
0c^
0d^
0e^
1;[
0C$
0p#
0E$
0r#
0s#
0t#
0I$
0v#
0N$
0X$
08r
0H#
0>#
09#
05#
03#
0Q!
0O!
0N!
0M!
0K!
0n'
0f'
0d'
0`'
14(
00(
0/(
1-(
0,(
0+(
0*(
0)(
0((
0'(
1&(
0%(
0$(
0#(
0!(
0~'
0|'
0x'
1<[
0x#
0o#
0q#
0u#
1<$
0@$
0A$
15$
06$
07$
08$
09$
0:$
0;$
1.$
0/$
00$
01$
03$
04$
0($
0,$
07r
0Y
0P!
0L!
0J!
0"!
0!!
1{
0z
0y
0x
0w
0v
0u
1t
0s
0r
0p
0o
0n
1m
0k
0g
03(
02(
01(
0.(
1}'
0{'
0z'
0w'
1=[
0=$
0>$
0?$
0B$
1'$
0)$
0*$
0-$
06r
0#!
0~
0}
0|
0l
0i
0h
1f
1>[
05r
1?[
04r
1@[
1h'
19*
1m#
1g&
1H!
1U
#1660000
0!
0]#
0b*
1ns
#1680000
1!
1]#
1b*
0ns
19_
1cc
0:_
0Ya
02a
1ld
00a
1jd
0/a
1id
0<b
0Bb
0@b
0>b
1We
0za
1Ye
1Cd
0|a
0Dd
1[e
1+a
0Ed
0~a
0!b
1\e
0xa
1Ue
0:b
0va
1Se
08b
0ta
1Qe
06b
0ra
1Oe
04b
0pa
1Me
0oa
1Le
0na
1Ke
0pb
1Td
0ma
1Je
0la
1Ie
0ka
1He
0ja
1Ge
0ia
1Fe
0ha
1Ee
0ga
1De
0fa
1Ce
0ea
1Be
0da
1Ae
0ca
1@e
0ba
1?e
0aa
1>e
1#b
0>a
1ve
1Za
0we
1[a
0xe
1^a
0ze
0"b
1]e
0:o
1_q
0wf
1]q
0tf
1\q
0sf
0[q
1Wf
0<g
0yn
0zn
0{n
0|n
0}n
0~n
0!o
0"o
0#o
0$o
0%o
0&o
0'o
01n
0(o
0)o
0*o
0,o
0.o
00o
02o
09o
19g
1"n
08o
1!n
17g
0~m
06o
15g
04o
0Fn
0Gn
0In
1rf
1no
0mo
1u\
0q\
0(^
0f\
1l/
1<2
1l4
1D[
1\7
1c:
1i=
1q@
1xC
1LE
1}F
1RH
1&J
1WK
1BM
1]N
12P
1dQ
17S
1iT
1:V
1jW
1AY
1qZ
1g^
0B[
1k*
x1^
1i\
0i*
1l\
0g*
1r\
0t\
1t*
1}*
1!+
1$+
1(+
1++
1-+
11+
1{\
03r
0Ot
1es
1as
1`s
x(r
0bs
1S3!
0;o
0ar
0fr
0jr
0or
0sr
0yr
0}r
0"s
0gq
0cq
0eq
0iq
0oq
0kq
0mq
0qq
0sq
0yq
0{q
0#r
0/r
0-r
0+r
0%r
1,r
0W)
0Y)
0Z)
1[)
1^*
1]*
1[*
0)^
0*^
0+^
0,^
0-^
0H-
0J-
0q,
0t,
0v,
0m4
x(^
0N,
0P,
0U,
0W,
x'^
x;^
x>^
xF^
xI^
xQ^
xS^
xT^
xR^
x\^
x^^
x_^
x]^
x{]
x|]
x}]
x~]
x!^
x"^
x#^
x$^
0W7
0C[
0f+
0j+
0@,
x%^
0@&
0>&
0=&
1<&
1,'
1-'
1/'
x2r
1Q3!
xfq
xBq
xdq
xhq
xnq
xjq
xlq
xpq
xrq
xxq
xzq
x"r
x.r
x,r
04"
02"
01"
10"
14
12
11
1;*
1Z*
1Y*
1X*
1W*
1V*
1U*
1T*
1S*
1R*
1Q*
1P*
1O*
1N*
1M*
1L*
1K*
1I*
1G*
1E*
1C*
1<*
1=*
1?*
1A*
0:*
x?^
x@^
xB^
xC^
xD^
xE^
xJ^
xK^
xM^
xN^
xO^
xP^
xU^
xV^
xW^
xX^
xY^
xZ^
x[^
x`^
xa^
xb^
xc^
xd^
xe^
xf^
1f\
0i\
0l\
x)^
x*^
x+^
x,^
x-^
x.^
1*'
1i&
1j&
1k&
1l&
1m&
1n&
1o&
1p&
1q&
1r&
1s&
1t&
1u&
1v&
1w&
1x&
1z&
1|&
1~&
1"'
1)'
1('
1&'
1$'
0h&
1T
1S
1R
1P
1N
1L
1J
1H
1F
1D
1C
1B
1A
1@
1?
1>
1=
1<
1;
1:
19
18
17
16
15
xf'
xe'
xd'
xc'
xb'
xa'
x`'
x_'
0m'
0l'
0k'
0j'
0i'
0r!
xo#
xp#
xq#
xr#
xs#
xt#
xu#
xv#
0y#
0z#
0{#
0|#
0}#
xQ!
xP!
xO!
xN!
xM!
xL!
xK!
xJ!
0^
0]
0\
0[
0Z
xn'
xm'
xl'
xk'
xj'
xi'
x4(
x3(
x2(
x1(
x0(
x/(
x.(
x-(
x,(
x+(
x*(
x)(
x((
x'(
x&(
x%(
x$(
x#(
x!(
x~'
x}'
x|'
x{'
xz'
xx'
xw'
xx#
xy#
xz#
x{#
x|#
x}#
x<$
x=$
x>$
x?$
x@$
xA$
xB$
x5$
x6$
x7$
x8$
x9$
x:$
x;$
x.$
x/$
x0$
x1$
x3$
x4$
x'$
x($
x)$
x*$
x,$
x-$
x^
x]
x\
x[
xZ
xY
x#!
x"!
x!!
x~
x}
x|
x{
xz
xy
xx
xw
xv
xu
xt
xs
xr
xp
xo
xn
xm
xl
xk
xi
xh
xg
xf
#1700000
0!
0]#
0b*
1ns
#1720000
1!
1]#
1b*
0ns
1^c
0_c
0`c
0bc
1:_
0ld
0jd
0id
0We
0Ye
1*a
0[e
0+a
1Ed
0\e
0Ue
0Se
0Qe
0Oe
0Me
0Le
0Ke
0Td
0Je
0Ie
0He
0Ge
0Fe
0Ee
0De
0Ce
0Be
0Ae
0@e
0?e
0>e
0^a
1{e
1]a
0]e
1:o
0vf
0`q
1wf
1yn
1zn
1{n
1|n
1}n
1~n
1!o
1"o
1#o
1$o
1%o
1&o
1'o
11n
1(o
1)o
1*o
1,o
1.o
10o
12o
19o
0"n
18o
16o
14o
1Fn
1Gn
1In
0no
1q\
0l/
0<2
0l4
0D[
0\7
0c:
0i=
0q@
0xC
0LE
0}F
0RH
0&J
0WK
0BM
0]N
02P
0dQ
07S
0iT
0:V
0jW
0AY
0qZ
0c*
1s\
1l*
1~*
0$+
0-+
1.+
1m\
0{\
13r
1ds
1ar
1fr
1jr
1or
1sr
1yr
1}r
1"s
1gq
1cq
1eq
1iq
1oq
1kq
1mq
1qq
1sq
1yq
1{q
1#r
1/r
1-r
1+r
1%r
1V)
0^*
0]*
0[*
1t\
1H-
1J-
1q,
1t,
1v,
1m4
1N,
1P,
1U,
1W,
0'^
0;^
0>^
0F^
0I^
0Q^
0S^
0T^
0R^
0\^
0^^
0_^
0]^
0{]
0|]
0}]
0~]
0!^
0"^
0#^
0$^
0r\
1f+
1j+
1@,
0%^
0es
1A&
0,'
0-'
0/'
12r
1fq
1Bq
1dq
1hq
1nq
1jq
1lq
1pq
1rq
1xq
1zq
1"r
1.r
15"
04
02
01
0;*
0Z*
0Y*
0X*
0W*
0V*
0U*
0T*
0S*
0R*
0Q*
0P*
0O*
0N*
0M*
0L*
0K*
0I*
0G*
0E*
0C*
0<*
0=*
0?*
0A*
1v\
0?^
0@^
0B^
0C^
0D^
1E^
0J^
0K^
0M^
0N^
0O^
1P^
0U^
0V^
0W^
0X^
0Y^
0Z^
1[^
0`^
0a^
0b^
0c^
0d^
0e^
1f^
0.^
0*'
0i&
0j&
0k&
0l&
0m&
0n&
0o&
0p&
0q&
0r&
0s&
0t&
0u&
0v&
0w&
0x&
0z&
0|&
0~&
0"'
0)'
0('
0&'
0$'
0T
0S
0R
0P
0N
0L
0J
0H
0F
0D
0C
0B
0A
0@
0?
0>
0=
0<
0;
0:
09
08
07
06
05
0f'
0e'
0d'
0c'
0b'
0a'
0`'
0_'
0o#
0p#
0q#
0r#
0s#
0t#
0u#
0v#
0Q!
0P!
0O!
0N!
0M!
0L!
0K!
0J!
0n'
14(
03(
02(
01(
00(
0/(
0.(
1-(
0,(
0+(
0*(
0)(
0((
0'(
1&(
0%(
0$(
0#(
0!(
0~'
1}'
0|'
0{'
0z'
0x'
0w'
0x#
1<$
0=$
0>$
0?$
0@$
0A$
0B$
15$
06$
07$
08$
09$
0:$
0;$
1.$
0/$
00$
01$
03$
04$
1'$
0($
0)$
0*$
0,$
0-$
0Y
0#!
0"!
0!!
0~
0}
0|
1{
0z
0y
0x
0w
0v
0u
1t
0s
0r
0p
0o
0n
1m
0l
0k
0i
0h
0g
1f
#1740000
0!
0]#
0b*
1ns
#1760000
1!
1]#
1b*
0ns
1"d
15_
06_
07_
1bc
09_
0cc
1jc
1Dd
1+a
0Ed
1%d
1^a
0{e
1ze
0_q
1`q
0wf
0hi
1"n
0!n
0Oi
1mo
1ko
1jo
0io
0ei
1^+
1s*
0h\
03^
0k\
02^
0u\
0`+
1=6
1%+
1c*
0s\
0t\
1d*
0l*
0t*
0}*
0~*
0!+
0(+
0.+
0m\
1Ot
1es
0ds
0Bo
0R3!
1&r
1$r
0Do
1W)
0V)
0e*
1f*
1t\
0d*
0_+
05^
06^
1W7
0X7
1C[
1r\
0v\
0es
1cs
1@&
0A&
1e*
0f*
1g*
1P3!
0Q3!
1<o
05"
14"
07*
0o\
1v\
0as
0cs
1o\
0r\
0v\
0g*
0e&
1as
0t!
0r'
0q'
0$$
0%$
0d
0c
#1780000
0!
0]#
0b*
1ns
#1800000
1!
1]#
1b*
0ns
0"d
1W_
19_
1cc
0:_
1Ya
0jc
0j`
0'a
0(a
0*a
1Ed
1&a
0Za
0[a
0%d
1Z_
0]a
0ze
1n^
1_q
1vf
00p
1hi
1tf
1sf
0"n
1@q
1Oi
0rf
1no
0mo
0-p
1ei
0^+
0s*
1U7
1u\
0q\
0(^
0f\
1&+
15+
1`+
0=6
1S7
1T7
0`=
17?
18?
0N[
1O[
0%+
1_+
0o\
0n\
1p*
0t\
1t*
1}*
1!+
1$+
1(+
1-+
0Ot
1es
0<o
1Bo
0Er
1.t
0Lr
0{s
1xr
0Fr
0ws
1R3!
0Ao
1,r
1Do
1a(
0W)
1v)
1y)
1k\
1V7
0)^
0*^
0+^
0,^
0-^
1]+
0W7
1X7
0C[
0T7
x;^
08?
0;[
xH^
0O[
0:[
0&+
05+
1d$
0@&
1a&
1^&
1Ao
19r
1Er
xtq
18r
1Lr
x"r
1Fr
0P3!
1Q3!
0=o
1#
04"
1A!
1>!
1<(
1B(
1=(
17*
1f\
1o\
1r\
0;^
x?^
xB^
xC^
xD^
0H^
0<[
xL^
xO^
xP^
1:[
0]+
1[$
1U$
1Z$
1e&
1=o
09r
17r
1tq
1"r
1K#
1J#
1E#
1t!
0<(
0B(
0=(
0m'
0l'
0k'
0j'
0i'
0?^
0B^
0C^
0D^
0L^
0O^
1P^
0=[
1;[
0[$
0U$
0Z$
0y#
0z#
0{#
0|#
0}#
08r
16r
0K#
0J#
0E#
0^
0]
0\
0[
0Z
x&(
x%(
x"(
x|'
x{'
xz'
xw'
0>[
1<[
x.$
x/$
x2$
x($
x)$
x*$
x-$
07r
15r
xq
xn
xm
xl
xi
xh
xg
1&(
0%(
0"(
0|'
0{'
0z'
0w'
0?[
1=[
1.$
0/$
02$
0($
0)$
0*$
0-$
06r
14r
0q
0n
1m
0l
0i
0h
0g
0@[
1>[
05r
1?[
04r
0h'
09*
1@[
0m#
0g&
0H!
0U
1h'
19*
1m#
1g&
1H!
1U
#1820000
0!
0]#
0b*
1ns
#1840000
1!
1]#
1b*
0ns
0W_
0bc
1:_
0Ya
1j`
0Ad
0Bd
1*a
0Dd
0+a
1Xa
1qb
1nb
1@d
1[a
0Z_
0\a
0^a
1{e
1]a
0n^
0vf
0`q
1wf
1uf
10p
0tf
0{m
0qf
1!n
1}m
1|m
0@q
1rf
0no
1-p
1s*
0U7
1q\
0S7
1`=
07?
1N[
1O[
1n\
0p*
0c*
1s\
1l*
1~*
0$+
0-+
1.+
1m\
x(^
x,r
1ds
0Er
0.t
1{s
0xr
1ws
0a(
1V)
0v)
0y)
1t\
0k\
0V7
0O[
0:[
0r\
x)^
x*^
x+^
x,^
x-^
0es
0d$
1A&
0a&
0^&
19r
1Er
0#
15"
0A!
0>!
1<(
1v\
1:[
0;[
1[$
18r
09r
1K#
xm'
xl'
xk'
xj'
xi'
0<(
1;[
0<[
xy#
xz#
x{#
x|#
x}#
0[$
17r
08r
x^
x]
x\
x[
xZ
0K#
1<[
0=[
16r
07r
1=[
0>[
15r
06r
1>[
0?[
14r
05r
1?[
0@[
04r
1@[
0h'
09*
0m#
0g&
0H!
0U
1h'
19*
1m#
1g&
1H!
1U
#1860000
0!
0]#
0b*
1ns
#1880000
1!
1]#
1b*
0ns
1"d
1bc
09_
0cc
1Ya
1jc
1Dd
1+a
0Ed
0Xa
0qb
1Ud
0nb
1Rd
0[a
1%d
1\a
1^a
0{e
1ze
0_q
1`q
0wf
0uf
0hi
1tf
0/n
02n
1qf
1"n
0!n
0Oi
0rf
1mo
0ei
1^+
0u\
0`+
1=6
1%+
1c*
0s\
0t\
1d*
0l*
0t*
0}*
0~*
0!+
0(+
0.+
0m\
1Ot
1es
0ds
0Bo
0R3!
0Do
1W)
0V)
0e*
1f*
1t\
0d*
0_+
1W7
0X7
1C[
1r\
0v\
0es
1cs
1@&
0A&
1e*
0f*
1g*
1P3!
0Q3!
1<o
05"
14"
07*
0o\
1v\
0as
0cs
1o\
0r\
0v\
0g*
0e&
1as
0t!
#1900000
