ARM GAS  C:\Users\Admin\AppData\Local\Temp\ccHxcxYf.s 			page 1


   1              		.cpu cortex-m3
   2              		.arch armv7-m
   3              		.fpu softvfp
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 1
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.file	"tim.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.section	.text.MX_TIM1_Init,"ax",%progbits
  18              		.align	1
  19              		.global	MX_TIM1_Init
  20              		.syntax unified
  21              		.thumb
  22              		.thumb_func
  24              	MX_TIM1_Init:
  25              	.LFB65:
  26              		.file 1 "Core/Src/tim.c"
   1:Core/Src/tim.c **** /* USER CODE BEGIN Header */
   2:Core/Src/tim.c **** /**
   3:Core/Src/tim.c ****   ******************************************************************************
   4:Core/Src/tim.c ****   * @file    tim.c
   5:Core/Src/tim.c ****   * @brief   This file provides code for the configuration
   6:Core/Src/tim.c ****   *          of the TIM instances.
   7:Core/Src/tim.c ****   ******************************************************************************
   8:Core/Src/tim.c ****   * @attention
   9:Core/Src/tim.c ****   *
  10:Core/Src/tim.c ****   * Copyright (c) 2023 STMicroelectronics.
  11:Core/Src/tim.c ****   * All rights reserved.
  12:Core/Src/tim.c ****   *
  13:Core/Src/tim.c ****   * This software is licensed under terms that can be found in the LICENSE file
  14:Core/Src/tim.c ****   * in the root directory of this software component.
  15:Core/Src/tim.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  16:Core/Src/tim.c ****   *
  17:Core/Src/tim.c ****   ******************************************************************************
  18:Core/Src/tim.c ****   */
  19:Core/Src/tim.c **** /* USER CODE END Header */
  20:Core/Src/tim.c **** /* Includes ------------------------------------------------------------------*/
  21:Core/Src/tim.c **** #include "tim.h"
  22:Core/Src/tim.c **** 
  23:Core/Src/tim.c **** /* USER CODE BEGIN 0 */
  24:Core/Src/tim.c **** 
  25:Core/Src/tim.c **** /* USER CODE END 0 */
  26:Core/Src/tim.c **** 
  27:Core/Src/tim.c **** TIM_HandleTypeDef htim1;
  28:Core/Src/tim.c **** TIM_HandleTypeDef htim2;
  29:Core/Src/tim.c **** TIM_HandleTypeDef htim3;
  30:Core/Src/tim.c **** 
  31:Core/Src/tim.c **** /* TIM1 init function */
  32:Core/Src/tim.c **** void MX_TIM1_Init(void)
ARM GAS  C:\Users\Admin\AppData\Local\Temp\ccHxcxYf.s 			page 2


  33:Core/Src/tim.c **** {
  27              		.loc 1 33 1 view -0
  28              		.cfi_startproc
  29              		@ args = 0, pretend = 0, frame = 24
  30              		@ frame_needed = 0, uses_anonymous_args = 0
  31 0000 00B5     		push	{lr}
  32              	.LCFI0:
  33              		.cfi_def_cfa_offset 4
  34              		.cfi_offset 14, -4
  35 0002 87B0     		sub	sp, sp, #28
  36              	.LCFI1:
  37              		.cfi_def_cfa_offset 32
  34:Core/Src/tim.c **** 
  35:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_Init 0 */
  36:Core/Src/tim.c **** 
  37:Core/Src/tim.c ****   /* USER CODE END TIM1_Init 0 */
  38:Core/Src/tim.c **** 
  39:Core/Src/tim.c ****   TIM_ClockConfigTypeDef sClockSourceConfig = {0};
  38              		.loc 1 39 3 view .LVU1
  39              		.loc 1 39 26 is_stmt 0 view .LVU2
  40 0004 0023     		movs	r3, #0
  41 0006 0293     		str	r3, [sp, #8]
  42 0008 0393     		str	r3, [sp, #12]
  43 000a 0493     		str	r3, [sp, #16]
  44 000c 0593     		str	r3, [sp, #20]
  40:Core/Src/tim.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
  45              		.loc 1 40 3 is_stmt 1 view .LVU3
  46              		.loc 1 40 27 is_stmt 0 view .LVU4
  47 000e 0093     		str	r3, [sp]
  48 0010 0193     		str	r3, [sp, #4]
  41:Core/Src/tim.c **** 
  42:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_Init 1 */
  43:Core/Src/tim.c **** 
  44:Core/Src/tim.c ****   /* USER CODE END TIM1_Init 1 */
  45:Core/Src/tim.c ****   htim1.Instance = TIM1;
  49              		.loc 1 45 3 is_stmt 1 view .LVU5
  50              		.loc 1 45 18 is_stmt 0 view .LVU6
  51 0012 1548     		ldr	r0, .L9
  52 0014 154A     		ldr	r2, .L9+4
  53 0016 0260     		str	r2, [r0]
  46:Core/Src/tim.c ****   htim1.Init.Prescaler = 72-1;
  54              		.loc 1 46 3 is_stmt 1 view .LVU7
  55              		.loc 1 46 24 is_stmt 0 view .LVU8
  56 0018 4722     		movs	r2, #71
  57 001a 4260     		str	r2, [r0, #4]
  47:Core/Src/tim.c ****   htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
  58              		.loc 1 47 3 is_stmt 1 view .LVU9
  59              		.loc 1 47 26 is_stmt 0 view .LVU10
  60 001c 8360     		str	r3, [r0, #8]
  48:Core/Src/tim.c ****   htim1.Init.Period = 65535;
  61              		.loc 1 48 3 is_stmt 1 view .LVU11
  62              		.loc 1 48 21 is_stmt 0 view .LVU12
  63 001e 4FF6FF72 		movw	r2, #65535
  64 0022 C260     		str	r2, [r0, #12]
  49:Core/Src/tim.c ****   htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
  65              		.loc 1 49 3 is_stmt 1 view .LVU13
  66              		.loc 1 49 28 is_stmt 0 view .LVU14
ARM GAS  C:\Users\Admin\AppData\Local\Temp\ccHxcxYf.s 			page 3


  67 0024 0361     		str	r3, [r0, #16]
  50:Core/Src/tim.c ****   htim1.Init.RepetitionCounter = 0;
  68              		.loc 1 50 3 is_stmt 1 view .LVU15
  69              		.loc 1 50 32 is_stmt 0 view .LVU16
  70 0026 4361     		str	r3, [r0, #20]
  51:Core/Src/tim.c ****   htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
  71              		.loc 1 51 3 is_stmt 1 view .LVU17
  72              		.loc 1 51 32 is_stmt 0 view .LVU18
  73 0028 8361     		str	r3, [r0, #24]
  52:Core/Src/tim.c ****   if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
  74              		.loc 1 52 3 is_stmt 1 view .LVU19
  75              		.loc 1 52 7 is_stmt 0 view .LVU20
  76 002a FFF7FEFF 		bl	HAL_TIM_Base_Init
  77              	.LVL0:
  78              		.loc 1 52 6 view .LVU21
  79 002e 90B9     		cbnz	r0, .L6
  80              	.L2:
  53:Core/Src/tim.c ****   {
  54:Core/Src/tim.c ****     Error_Handler();
  55:Core/Src/tim.c ****   }
  56:Core/Src/tim.c ****   sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
  81              		.loc 1 56 3 is_stmt 1 view .LVU22
  82              		.loc 1 56 34 is_stmt 0 view .LVU23
  83 0030 4FF48053 		mov	r3, #4096
  84 0034 0293     		str	r3, [sp, #8]
  57:Core/Src/tim.c ****   if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
  85              		.loc 1 57 3 is_stmt 1 view .LVU24
  86              		.loc 1 57 7 is_stmt 0 view .LVU25
  87 0036 02A9     		add	r1, sp, #8
  88 0038 0B48     		ldr	r0, .L9
  89 003a FFF7FEFF 		bl	HAL_TIM_ConfigClockSource
  90              	.LVL1:
  91              		.loc 1 57 6 view .LVU26
  92 003e 68B9     		cbnz	r0, .L7
  93              	.L3:
  58:Core/Src/tim.c ****   {
  59:Core/Src/tim.c ****     Error_Handler();
  60:Core/Src/tim.c ****   }
  61:Core/Src/tim.c ****   sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
  94              		.loc 1 61 3 is_stmt 1 view .LVU27
  95              		.loc 1 61 37 is_stmt 0 view .LVU28
  96 0040 0023     		movs	r3, #0
  97 0042 0093     		str	r3, [sp]
  62:Core/Src/tim.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
  98              		.loc 1 62 3 is_stmt 1 view .LVU29
  99              		.loc 1 62 33 is_stmt 0 view .LVU30
 100 0044 0193     		str	r3, [sp, #4]
  63:Core/Src/tim.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 101              		.loc 1 63 3 is_stmt 1 view .LVU31
 102              		.loc 1 63 7 is_stmt 0 view .LVU32
 103 0046 6946     		mov	r1, sp
 104 0048 0748     		ldr	r0, .L9
 105 004a FFF7FEFF 		bl	HAL_TIMEx_MasterConfigSynchronization
 106              	.LVL2:
 107              		.loc 1 63 6 view .LVU33
 108 004e 40B9     		cbnz	r0, .L8
 109              	.L1:
ARM GAS  C:\Users\Admin\AppData\Local\Temp\ccHxcxYf.s 			page 4


  64:Core/Src/tim.c ****   {
  65:Core/Src/tim.c ****     Error_Handler();
  66:Core/Src/tim.c ****   }
  67:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_Init 2 */
  68:Core/Src/tim.c **** 
  69:Core/Src/tim.c ****   /* USER CODE END TIM1_Init 2 */
  70:Core/Src/tim.c **** 
  71:Core/Src/tim.c **** }
 110              		.loc 1 71 1 view .LVU34
 111 0050 07B0     		add	sp, sp, #28
 112              	.LCFI2:
 113              		.cfi_remember_state
 114              		.cfi_def_cfa_offset 4
 115              		@ sp needed
 116 0052 5DF804FB 		ldr	pc, [sp], #4
 117              	.L6:
 118              	.LCFI3:
 119              		.cfi_restore_state
  54:Core/Src/tim.c ****   }
 120              		.loc 1 54 5 is_stmt 1 view .LVU35
 121 0056 FFF7FEFF 		bl	Error_Handler
 122              	.LVL3:
 123 005a E9E7     		b	.L2
 124              	.L7:
  59:Core/Src/tim.c ****   }
 125              		.loc 1 59 5 view .LVU36
 126 005c FFF7FEFF 		bl	Error_Handler
 127              	.LVL4:
 128 0060 EEE7     		b	.L3
 129              	.L8:
  65:Core/Src/tim.c ****   }
 130              		.loc 1 65 5 view .LVU37
 131 0062 FFF7FEFF 		bl	Error_Handler
 132              	.LVL5:
 133              		.loc 1 71 1 is_stmt 0 view .LVU38
 134 0066 F3E7     		b	.L1
 135              	.L10:
 136              		.align	2
 137              	.L9:
 138 0068 00000000 		.word	.LANCHOR0
 139 006c 002C0140 		.word	1073818624
 140              		.cfi_endproc
 141              	.LFE65:
 143              		.section	.text.MX_TIM3_Init,"ax",%progbits
 144              		.align	1
 145              		.global	MX_TIM3_Init
 146              		.syntax unified
 147              		.thumb
 148              		.thumb_func
 150              	MX_TIM3_Init:
 151              	.LFB67:
  72:Core/Src/tim.c **** /* TIM2 init function */
  73:Core/Src/tim.c **** void MX_TIM2_Init(void)
  74:Core/Src/tim.c **** {
  75:Core/Src/tim.c **** 
  76:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_Init 0 */
  77:Core/Src/tim.c **** 
ARM GAS  C:\Users\Admin\AppData\Local\Temp\ccHxcxYf.s 			page 5


  78:Core/Src/tim.c ****   /* USER CODE END TIM2_Init 0 */
  79:Core/Src/tim.c **** 
  80:Core/Src/tim.c ****   TIM_ClockConfigTypeDef sClockSourceConfig = {0};
  81:Core/Src/tim.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
  82:Core/Src/tim.c ****   TIM_OC_InitTypeDef sConfigOC = {0};
  83:Core/Src/tim.c **** 
  84:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_Init 1 */
  85:Core/Src/tim.c **** 
  86:Core/Src/tim.c ****   /* USER CODE END TIM2_Init 1 */
  87:Core/Src/tim.c ****   htim2.Instance = TIM2;
  88:Core/Src/tim.c ****   htim2.Init.Prescaler = 1444-1;
  89:Core/Src/tim.c ****   htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
  90:Core/Src/tim.c ****   htim2.Init.Period = 1000-1;
  91:Core/Src/tim.c ****   htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
  92:Core/Src/tim.c ****   htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
  93:Core/Src/tim.c ****   if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
  94:Core/Src/tim.c ****   {
  95:Core/Src/tim.c ****     Error_Handler();
  96:Core/Src/tim.c ****   }
  97:Core/Src/tim.c ****   sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
  98:Core/Src/tim.c ****   if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
  99:Core/Src/tim.c ****   {
 100:Core/Src/tim.c ****     Error_Handler();
 101:Core/Src/tim.c ****   }
 102:Core/Src/tim.c ****   if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 103:Core/Src/tim.c ****   {
 104:Core/Src/tim.c ****     Error_Handler();
 105:Core/Src/tim.c ****   }
 106:Core/Src/tim.c ****   sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 107:Core/Src/tim.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 108:Core/Src/tim.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 109:Core/Src/tim.c ****   {
 110:Core/Src/tim.c ****     Error_Handler();
 111:Core/Src/tim.c ****   }
 112:Core/Src/tim.c ****   sConfigOC.OCMode = TIM_OCMODE_PWM1;
 113:Core/Src/tim.c ****   sConfigOC.Pulse = 0;
 114:Core/Src/tim.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 115:Core/Src/tim.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 116:Core/Src/tim.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 117:Core/Src/tim.c ****   {
 118:Core/Src/tim.c ****     Error_Handler();
 119:Core/Src/tim.c ****   }
 120:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_Init 2 */
 121:Core/Src/tim.c **** 
 122:Core/Src/tim.c ****   /* USER CODE END TIM2_Init 2 */
 123:Core/Src/tim.c ****   HAL_TIM_MspPostInit(&htim2);
 124:Core/Src/tim.c **** 
 125:Core/Src/tim.c **** }
 126:Core/Src/tim.c **** /* TIM3 init function */
 127:Core/Src/tim.c **** void MX_TIM3_Init(void)
 128:Core/Src/tim.c **** {
 152              		.loc 1 128 1 is_stmt 1 view -0
 153              		.cfi_startproc
 154              		@ args = 0, pretend = 0, frame = 24
 155              		@ frame_needed = 0, uses_anonymous_args = 0
 156 0000 00B5     		push	{lr}
 157              	.LCFI4:
ARM GAS  C:\Users\Admin\AppData\Local\Temp\ccHxcxYf.s 			page 6


 158              		.cfi_def_cfa_offset 4
 159              		.cfi_offset 14, -4
 160 0002 87B0     		sub	sp, sp, #28
 161              	.LCFI5:
 162              		.cfi_def_cfa_offset 32
 129:Core/Src/tim.c **** 
 130:Core/Src/tim.c ****   /* USER CODE BEGIN TIM3_Init 0 */
 131:Core/Src/tim.c **** 
 132:Core/Src/tim.c ****   /* USER CODE END TIM3_Init 0 */
 133:Core/Src/tim.c **** 
 134:Core/Src/tim.c ****   TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 163              		.loc 1 134 3 view .LVU40
 164              		.loc 1 134 26 is_stmt 0 view .LVU41
 165 0004 0023     		movs	r3, #0
 166 0006 0293     		str	r3, [sp, #8]
 167 0008 0393     		str	r3, [sp, #12]
 168 000a 0493     		str	r3, [sp, #16]
 169 000c 0593     		str	r3, [sp, #20]
 135:Core/Src/tim.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 170              		.loc 1 135 3 is_stmt 1 view .LVU42
 171              		.loc 1 135 27 is_stmt 0 view .LVU43
 172 000e 0093     		str	r3, [sp]
 173 0010 0193     		str	r3, [sp, #4]
 136:Core/Src/tim.c **** 
 137:Core/Src/tim.c ****   /* USER CODE BEGIN TIM3_Init 1 */
 138:Core/Src/tim.c **** 
 139:Core/Src/tim.c ****   /* USER CODE END TIM3_Init 1 */
 140:Core/Src/tim.c ****   htim3.Instance = TIM3;
 174              		.loc 1 140 3 is_stmt 1 view .LVU44
 175              		.loc 1 140 18 is_stmt 0 view .LVU45
 176 0012 1548     		ldr	r0, .L19
 177 0014 154A     		ldr	r2, .L19+4
 178 0016 0260     		str	r2, [r0]
 141:Core/Src/tim.c ****   htim3.Init.Prescaler = 7200-1;
 179              		.loc 1 141 3 is_stmt 1 view .LVU46
 180              		.loc 1 141 24 is_stmt 0 view .LVU47
 181 0018 41F61F42 		movw	r2, #7199
 182 001c 4260     		str	r2, [r0, #4]
 142:Core/Src/tim.c ****   htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 183              		.loc 1 142 3 is_stmt 1 view .LVU48
 184              		.loc 1 142 26 is_stmt 0 view .LVU49
 185 001e 8360     		str	r3, [r0, #8]
 143:Core/Src/tim.c ****   htim3.Init.Period = 60000;
 186              		.loc 1 143 3 is_stmt 1 view .LVU50
 187              		.loc 1 143 21 is_stmt 0 view .LVU51
 188 0020 4EF66022 		movw	r2, #60000
 189 0024 C260     		str	r2, [r0, #12]
 144:Core/Src/tim.c ****   htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 190              		.loc 1 144 3 is_stmt 1 view .LVU52
 191              		.loc 1 144 28 is_stmt 0 view .LVU53
 192 0026 0361     		str	r3, [r0, #16]
 145:Core/Src/tim.c ****   htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 193              		.loc 1 145 3 is_stmt 1 view .LVU54
 194              		.loc 1 145 32 is_stmt 0 view .LVU55
 195 0028 8361     		str	r3, [r0, #24]
 146:Core/Src/tim.c ****   if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 196              		.loc 1 146 3 is_stmt 1 view .LVU56
ARM GAS  C:\Users\Admin\AppData\Local\Temp\ccHxcxYf.s 			page 7


 197              		.loc 1 146 7 is_stmt 0 view .LVU57
 198 002a FFF7FEFF 		bl	HAL_TIM_Base_Init
 199              	.LVL6:
 200              		.loc 1 146 6 view .LVU58
 201 002e 90B9     		cbnz	r0, .L16
 202              	.L12:
 147:Core/Src/tim.c ****   {
 148:Core/Src/tim.c ****     Error_Handler();
 149:Core/Src/tim.c ****   }
 150:Core/Src/tim.c ****   sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 203              		.loc 1 150 3 is_stmt 1 view .LVU59
 204              		.loc 1 150 34 is_stmt 0 view .LVU60
 205 0030 4FF48053 		mov	r3, #4096
 206 0034 0293     		str	r3, [sp, #8]
 151:Core/Src/tim.c ****   if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 207              		.loc 1 151 3 is_stmt 1 view .LVU61
 208              		.loc 1 151 7 is_stmt 0 view .LVU62
 209 0036 02A9     		add	r1, sp, #8
 210 0038 0B48     		ldr	r0, .L19
 211 003a FFF7FEFF 		bl	HAL_TIM_ConfigClockSource
 212              	.LVL7:
 213              		.loc 1 151 6 view .LVU63
 214 003e 68B9     		cbnz	r0, .L17
 215              	.L13:
 152:Core/Src/tim.c ****   {
 153:Core/Src/tim.c ****     Error_Handler();
 154:Core/Src/tim.c ****   }
 155:Core/Src/tim.c ****   sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 216              		.loc 1 155 3 is_stmt 1 view .LVU64
 217              		.loc 1 155 37 is_stmt 0 view .LVU65
 218 0040 0023     		movs	r3, #0
 219 0042 0093     		str	r3, [sp]
 156:Core/Src/tim.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 220              		.loc 1 156 3 is_stmt 1 view .LVU66
 221              		.loc 1 156 33 is_stmt 0 view .LVU67
 222 0044 0193     		str	r3, [sp, #4]
 157:Core/Src/tim.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 223              		.loc 1 157 3 is_stmt 1 view .LVU68
 224              		.loc 1 157 7 is_stmt 0 view .LVU69
 225 0046 6946     		mov	r1, sp
 226 0048 0748     		ldr	r0, .L19
 227 004a FFF7FEFF 		bl	HAL_TIMEx_MasterConfigSynchronization
 228              	.LVL8:
 229              		.loc 1 157 6 view .LVU70
 230 004e 40B9     		cbnz	r0, .L18
 231              	.L11:
 158:Core/Src/tim.c ****   {
 159:Core/Src/tim.c ****     Error_Handler();
 160:Core/Src/tim.c ****   }
 161:Core/Src/tim.c ****   /* USER CODE BEGIN TIM3_Init 2 */
 162:Core/Src/tim.c **** 
 163:Core/Src/tim.c ****   /* USER CODE END TIM3_Init 2 */
 164:Core/Src/tim.c **** 
 165:Core/Src/tim.c **** }
 232              		.loc 1 165 1 view .LVU71
 233 0050 07B0     		add	sp, sp, #28
 234              	.LCFI6:
ARM GAS  C:\Users\Admin\AppData\Local\Temp\ccHxcxYf.s 			page 8


 235              		.cfi_remember_state
 236              		.cfi_def_cfa_offset 4
 237              		@ sp needed
 238 0052 5DF804FB 		ldr	pc, [sp], #4
 239              	.L16:
 240              	.LCFI7:
 241              		.cfi_restore_state
 148:Core/Src/tim.c ****   }
 242              		.loc 1 148 5 is_stmt 1 view .LVU72
 243 0056 FFF7FEFF 		bl	Error_Handler
 244              	.LVL9:
 245 005a E9E7     		b	.L12
 246              	.L17:
 153:Core/Src/tim.c ****   }
 247              		.loc 1 153 5 view .LVU73
 248 005c FFF7FEFF 		bl	Error_Handler
 249              	.LVL10:
 250 0060 EEE7     		b	.L13
 251              	.L18:
 159:Core/Src/tim.c ****   }
 252              		.loc 1 159 5 view .LVU74
 253 0062 FFF7FEFF 		bl	Error_Handler
 254              	.LVL11:
 255              		.loc 1 165 1 is_stmt 0 view .LVU75
 256 0066 F3E7     		b	.L11
 257              	.L20:
 258              		.align	2
 259              	.L19:
 260 0068 00000000 		.word	.LANCHOR1
 261 006c 00040040 		.word	1073742848
 262              		.cfi_endproc
 263              	.LFE67:
 265              		.section	.text.HAL_TIM_Base_MspInit,"ax",%progbits
 266              		.align	1
 267              		.global	HAL_TIM_Base_MspInit
 268              		.syntax unified
 269              		.thumb
 270              		.thumb_func
 272              	HAL_TIM_Base_MspInit:
 273              	.LVL12:
 274              	.LFB68:
 166:Core/Src/tim.c **** 
 167:Core/Src/tim.c **** void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
 168:Core/Src/tim.c **** {
 275              		.loc 1 168 1 is_stmt 1 view -0
 276              		.cfi_startproc
 277              		@ args = 0, pretend = 0, frame = 16
 278              		@ frame_needed = 0, uses_anonymous_args = 0
 279              		.loc 1 168 1 is_stmt 0 view .LVU77
 280 0000 00B5     		push	{lr}
 281              	.LCFI8:
 282              		.cfi_def_cfa_offset 4
 283              		.cfi_offset 14, -4
 284 0002 85B0     		sub	sp, sp, #20
 285              	.LCFI9:
 286              		.cfi_def_cfa_offset 24
 169:Core/Src/tim.c **** 
ARM GAS  C:\Users\Admin\AppData\Local\Temp\ccHxcxYf.s 			page 9


 170:Core/Src/tim.c ****   if(tim_baseHandle->Instance==TIM1)
 287              		.loc 1 170 3 is_stmt 1 view .LVU78
 288              		.loc 1 170 20 is_stmt 0 view .LVU79
 289 0004 0368     		ldr	r3, [r0]
 290              		.loc 1 170 5 view .LVU80
 291 0006 1B4A     		ldr	r2, .L29
 292 0008 9342     		cmp	r3, r2
 293 000a 08D0     		beq	.L26
 171:Core/Src/tim.c ****   {
 172:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_MspInit 0 */
 173:Core/Src/tim.c **** 
 174:Core/Src/tim.c ****   /* USER CODE END TIM1_MspInit 0 */
 175:Core/Src/tim.c ****     /* TIM1 clock enable */
 176:Core/Src/tim.c ****     __HAL_RCC_TIM1_CLK_ENABLE();
 177:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_MspInit 1 */
 178:Core/Src/tim.c **** 
 179:Core/Src/tim.c ****   /* USER CODE END TIM1_MspInit 1 */
 180:Core/Src/tim.c ****   }
 181:Core/Src/tim.c ****   else if(tim_baseHandle->Instance==TIM2)
 294              		.loc 1 181 8 is_stmt 1 view .LVU81
 295              		.loc 1 181 10 is_stmt 0 view .LVU82
 296 000c B3F1804F 		cmp	r3, #1073741824
 297 0010 10D0     		beq	.L27
 182:Core/Src/tim.c ****   {
 183:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_MspInit 0 */
 184:Core/Src/tim.c **** 
 185:Core/Src/tim.c ****   /* USER CODE END TIM2_MspInit 0 */
 186:Core/Src/tim.c ****     /* TIM2 clock enable */
 187:Core/Src/tim.c ****     __HAL_RCC_TIM2_CLK_ENABLE();
 188:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_MspInit 1 */
 189:Core/Src/tim.c **** 
 190:Core/Src/tim.c ****   /* USER CODE END TIM2_MspInit 1 */
 191:Core/Src/tim.c ****   }
 192:Core/Src/tim.c ****   else if(tim_baseHandle->Instance==TIM3)
 298              		.loc 1 192 8 is_stmt 1 view .LVU83
 299              		.loc 1 192 10 is_stmt 0 view .LVU84
 300 0012 194A     		ldr	r2, .L29+4
 301 0014 9342     		cmp	r3, r2
 302 0016 19D0     		beq	.L28
 303              	.LVL13:
 304              	.L21:
 193:Core/Src/tim.c ****   {
 194:Core/Src/tim.c ****   /* USER CODE BEGIN TIM3_MspInit 0 */
 195:Core/Src/tim.c **** 
 196:Core/Src/tim.c ****   /* USER CODE END TIM3_MspInit 0 */
 197:Core/Src/tim.c ****     /* TIM3 clock enable */
 198:Core/Src/tim.c ****     __HAL_RCC_TIM3_CLK_ENABLE();
 199:Core/Src/tim.c **** 
 200:Core/Src/tim.c ****     /* TIM3 interrupt Init */
 201:Core/Src/tim.c ****     HAL_NVIC_SetPriority(TIM3_IRQn, 2, 0);
 202:Core/Src/tim.c ****     HAL_NVIC_EnableIRQ(TIM3_IRQn);
 203:Core/Src/tim.c ****   /* USER CODE BEGIN TIM3_MspInit 1 */
 204:Core/Src/tim.c **** 
 205:Core/Src/tim.c ****   /* USER CODE END TIM3_MspInit 1 */
 206:Core/Src/tim.c ****   }
 207:Core/Src/tim.c **** }
 305              		.loc 1 207 1 view .LVU85
ARM GAS  C:\Users\Admin\AppData\Local\Temp\ccHxcxYf.s 			page 10


 306 0018 05B0     		add	sp, sp, #20
 307              	.LCFI10:
 308              		.cfi_remember_state
 309              		.cfi_def_cfa_offset 4
 310              		@ sp needed
 311 001a 5DF804FB 		ldr	pc, [sp], #4
 312              	.LVL14:
 313              	.L26:
 314              	.LCFI11:
 315              		.cfi_restore_state
 176:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_MspInit 1 */
 316              		.loc 1 176 5 is_stmt 1 view .LVU86
 317              	.LBB2:
 176:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_MspInit 1 */
 318              		.loc 1 176 5 view .LVU87
 176:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_MspInit 1 */
 319              		.loc 1 176 5 view .LVU88
 320 001e 174B     		ldr	r3, .L29+8
 321 0020 9A69     		ldr	r2, [r3, #24]
 322 0022 42F40062 		orr	r2, r2, #2048
 323 0026 9A61     		str	r2, [r3, #24]
 176:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_MspInit 1 */
 324              		.loc 1 176 5 view .LVU89
 325 0028 9B69     		ldr	r3, [r3, #24]
 326 002a 03F40063 		and	r3, r3, #2048
 327 002e 0193     		str	r3, [sp, #4]
 176:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_MspInit 1 */
 328              		.loc 1 176 5 view .LVU90
 329 0030 019B     		ldr	r3, [sp, #4]
 330              	.LBE2:
 176:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_MspInit 1 */
 331              		.loc 1 176 5 view .LVU91
 332 0032 F1E7     		b	.L21
 333              	.L27:
 187:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_MspInit 1 */
 334              		.loc 1 187 5 view .LVU92
 335              	.LBB3:
 187:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_MspInit 1 */
 336              		.loc 1 187 5 view .LVU93
 187:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_MspInit 1 */
 337              		.loc 1 187 5 view .LVU94
 338 0034 03F50433 		add	r3, r3, #135168
 339 0038 DA69     		ldr	r2, [r3, #28]
 340 003a 42F00102 		orr	r2, r2, #1
 341 003e DA61     		str	r2, [r3, #28]
 187:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_MspInit 1 */
 342              		.loc 1 187 5 view .LVU95
 343 0040 DB69     		ldr	r3, [r3, #28]
 344 0042 03F00103 		and	r3, r3, #1
 345 0046 0293     		str	r3, [sp, #8]
 187:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_MspInit 1 */
 346              		.loc 1 187 5 view .LVU96
 347 0048 029B     		ldr	r3, [sp, #8]
 348              	.LBE3:
 187:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_MspInit 1 */
 349              		.loc 1 187 5 view .LVU97
 350 004a E5E7     		b	.L21
ARM GAS  C:\Users\Admin\AppData\Local\Temp\ccHxcxYf.s 			page 11


 351              	.L28:
 198:Core/Src/tim.c **** 
 352              		.loc 1 198 5 view .LVU98
 353              	.LBB4:
 198:Core/Src/tim.c **** 
 354              		.loc 1 198 5 view .LVU99
 198:Core/Src/tim.c **** 
 355              		.loc 1 198 5 view .LVU100
 356 004c 0B4B     		ldr	r3, .L29+8
 357 004e DA69     		ldr	r2, [r3, #28]
 358 0050 42F00202 		orr	r2, r2, #2
 359 0054 DA61     		str	r2, [r3, #28]
 198:Core/Src/tim.c **** 
 360              		.loc 1 198 5 view .LVU101
 361 0056 DB69     		ldr	r3, [r3, #28]
 362 0058 03F00203 		and	r3, r3, #2
 363 005c 0393     		str	r3, [sp, #12]
 198:Core/Src/tim.c **** 
 364              		.loc 1 198 5 view .LVU102
 365 005e 039B     		ldr	r3, [sp, #12]
 366              	.LBE4:
 198:Core/Src/tim.c **** 
 367              		.loc 1 198 5 view .LVU103
 201:Core/Src/tim.c ****     HAL_NVIC_EnableIRQ(TIM3_IRQn);
 368              		.loc 1 201 5 view .LVU104
 369 0060 0022     		movs	r2, #0
 370 0062 0221     		movs	r1, #2
 371 0064 1D20     		movs	r0, #29
 372              	.LVL15:
 201:Core/Src/tim.c ****     HAL_NVIC_EnableIRQ(TIM3_IRQn);
 373              		.loc 1 201 5 is_stmt 0 view .LVU105
 374 0066 FFF7FEFF 		bl	HAL_NVIC_SetPriority
 375              	.LVL16:
 202:Core/Src/tim.c ****   /* USER CODE BEGIN TIM3_MspInit 1 */
 376              		.loc 1 202 5 is_stmt 1 view .LVU106
 377 006a 1D20     		movs	r0, #29
 378 006c FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 379              	.LVL17:
 380              		.loc 1 207 1 is_stmt 0 view .LVU107
 381 0070 D2E7     		b	.L21
 382              	.L30:
 383 0072 00BF     		.align	2
 384              	.L29:
 385 0074 002C0140 		.word	1073818624
 386 0078 00040040 		.word	1073742848
 387 007c 00100240 		.word	1073876992
 388              		.cfi_endproc
 389              	.LFE68:
 391              		.section	.text.HAL_TIM_MspPostInit,"ax",%progbits
 392              		.align	1
 393              		.global	HAL_TIM_MspPostInit
 394              		.syntax unified
 395              		.thumb
 396              		.thumb_func
 398              	HAL_TIM_MspPostInit:
 399              	.LVL18:
 400              	.LFB69:
ARM GAS  C:\Users\Admin\AppData\Local\Temp\ccHxcxYf.s 			page 12


 208:Core/Src/tim.c **** void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
 209:Core/Src/tim.c **** {
 401              		.loc 1 209 1 is_stmt 1 view -0
 402              		.cfi_startproc
 403              		@ args = 0, pretend = 0, frame = 24
 404              		@ frame_needed = 0, uses_anonymous_args = 0
 405              		.loc 1 209 1 is_stmt 0 view .LVU109
 406 0000 00B5     		push	{lr}
 407              	.LCFI12:
 408              		.cfi_def_cfa_offset 4
 409              		.cfi_offset 14, -4
 410 0002 87B0     		sub	sp, sp, #28
 411              	.LCFI13:
 412              		.cfi_def_cfa_offset 32
 210:Core/Src/tim.c **** 
 211:Core/Src/tim.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 413              		.loc 1 211 3 is_stmt 1 view .LVU110
 414              		.loc 1 211 20 is_stmt 0 view .LVU111
 415 0004 0023     		movs	r3, #0
 416 0006 0293     		str	r3, [sp, #8]
 417 0008 0393     		str	r3, [sp, #12]
 418 000a 0493     		str	r3, [sp, #16]
 419 000c 0593     		str	r3, [sp, #20]
 212:Core/Src/tim.c ****   if(timHandle->Instance==TIM2)
 420              		.loc 1 212 3 is_stmt 1 view .LVU112
 421              		.loc 1 212 15 is_stmt 0 view .LVU113
 422 000e 0368     		ldr	r3, [r0]
 423              		.loc 1 212 5 view .LVU114
 424 0010 B3F1804F 		cmp	r3, #1073741824
 425 0014 02D0     		beq	.L34
 426              	.LVL19:
 427              	.L31:
 213:Core/Src/tim.c ****   {
 214:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_MspPostInit 0 */
 215:Core/Src/tim.c **** 
 216:Core/Src/tim.c ****   /* USER CODE END TIM2_MspPostInit 0 */
 217:Core/Src/tim.c **** 
 218:Core/Src/tim.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 219:Core/Src/tim.c ****     /**TIM2 GPIO Configuration
 220:Core/Src/tim.c ****     PA15     ------> TIM2_CH1
 221:Core/Src/tim.c ****     */
 222:Core/Src/tim.c ****     GPIO_InitStruct.Pin = GPIO_PIN_15;
 223:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 224:Core/Src/tim.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 225:Core/Src/tim.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 226:Core/Src/tim.c **** 
 227:Core/Src/tim.c ****     __HAL_AFIO_REMAP_TIM2_PARTIAL_1();
 228:Core/Src/tim.c **** 
 229:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_MspPostInit 1 */
 230:Core/Src/tim.c **** 
 231:Core/Src/tim.c ****   /* USER CODE END TIM2_MspPostInit 1 */
 232:Core/Src/tim.c ****   }
 233:Core/Src/tim.c **** 
 234:Core/Src/tim.c **** }
 428              		.loc 1 234 1 view .LVU115
 429 0016 07B0     		add	sp, sp, #28
 430              	.LCFI14:
ARM GAS  C:\Users\Admin\AppData\Local\Temp\ccHxcxYf.s 			page 13


 431              		.cfi_remember_state
 432              		.cfi_def_cfa_offset 4
 433              		@ sp needed
 434 0018 5DF804FB 		ldr	pc, [sp], #4
 435              	.LVL20:
 436              	.L34:
 437              	.LCFI15:
 438              		.cfi_restore_state
 218:Core/Src/tim.c ****     /**TIM2 GPIO Configuration
 439              		.loc 1 218 5 is_stmt 1 view .LVU116
 440              	.LBB5:
 218:Core/Src/tim.c ****     /**TIM2 GPIO Configuration
 441              		.loc 1 218 5 view .LVU117
 218:Core/Src/tim.c ****     /**TIM2 GPIO Configuration
 442              		.loc 1 218 5 view .LVU118
 443 001c 03F50433 		add	r3, r3, #135168
 444 0020 9A69     		ldr	r2, [r3, #24]
 445 0022 42F00402 		orr	r2, r2, #4
 446 0026 9A61     		str	r2, [r3, #24]
 218:Core/Src/tim.c ****     /**TIM2 GPIO Configuration
 447              		.loc 1 218 5 view .LVU119
 448 0028 9B69     		ldr	r3, [r3, #24]
 449 002a 03F00403 		and	r3, r3, #4
 450 002e 0193     		str	r3, [sp, #4]
 218:Core/Src/tim.c ****     /**TIM2 GPIO Configuration
 451              		.loc 1 218 5 view .LVU120
 452 0030 019B     		ldr	r3, [sp, #4]
 453              	.LBE5:
 218:Core/Src/tim.c ****     /**TIM2 GPIO Configuration
 454              		.loc 1 218 5 view .LVU121
 222:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 455              		.loc 1 222 5 view .LVU122
 222:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 456              		.loc 1 222 25 is_stmt 0 view .LVU123
 457 0032 4FF40043 		mov	r3, #32768
 458 0036 0293     		str	r3, [sp, #8]
 223:Core/Src/tim.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 459              		.loc 1 223 5 is_stmt 1 view .LVU124
 223:Core/Src/tim.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 460              		.loc 1 223 26 is_stmt 0 view .LVU125
 461 0038 0223     		movs	r3, #2
 462 003a 0393     		str	r3, [sp, #12]
 224:Core/Src/tim.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 463              		.loc 1 224 5 is_stmt 1 view .LVU126
 224:Core/Src/tim.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 464              		.loc 1 224 27 is_stmt 0 view .LVU127
 465 003c 0593     		str	r3, [sp, #20]
 225:Core/Src/tim.c **** 
 466              		.loc 1 225 5 is_stmt 1 view .LVU128
 467 003e 02A9     		add	r1, sp, #8
 468 0040 0648     		ldr	r0, .L35
 469              	.LVL21:
 225:Core/Src/tim.c **** 
 470              		.loc 1 225 5 is_stmt 0 view .LVU129
 471 0042 FFF7FEFF 		bl	HAL_GPIO_Init
 472              	.LVL22:
 227:Core/Src/tim.c **** 
ARM GAS  C:\Users\Admin\AppData\Local\Temp\ccHxcxYf.s 			page 14


 473              		.loc 1 227 5 is_stmt 1 view .LVU130
 474              	.LBB6:
 227:Core/Src/tim.c **** 
 475              		.loc 1 227 5 view .LVU131
 476 0046 064A     		ldr	r2, .L35+4
 477 0048 5368     		ldr	r3, [r2, #4]
 478              	.LVL23:
 227:Core/Src/tim.c **** 
 479              		.loc 1 227 5 view .LVU132
 480 004a 23F44073 		bic	r3, r3, #768
 481              	.LVL24:
 227:Core/Src/tim.c **** 
 482              		.loc 1 227 5 view .LVU133
 227:Core/Src/tim.c **** 
 483              		.loc 1 227 5 view .LVU134
 484 004e 43F0E063 		orr	r3, r3, #117440512
 485              	.LVL25:
 227:Core/Src/tim.c **** 
 486              		.loc 1 227 5 is_stmt 0 view .LVU135
 487 0052 43F48073 		orr	r3, r3, #256
 488              	.LVL26:
 227:Core/Src/tim.c **** 
 489              		.loc 1 227 5 is_stmt 1 view .LVU136
 490 0056 5360     		str	r3, [r2, #4]
 491              	.LBE6:
 227:Core/Src/tim.c **** 
 492              		.loc 1 227 5 view .LVU137
 493              		.loc 1 234 1 is_stmt 0 view .LVU138
 494 0058 DDE7     		b	.L31
 495              	.L36:
 496 005a 00BF     		.align	2
 497              	.L35:
 498 005c 00080140 		.word	1073809408
 499 0060 00000140 		.word	1073807360
 500              		.cfi_endproc
 501              	.LFE69:
 503              		.section	.text.MX_TIM2_Init,"ax",%progbits
 504              		.align	1
 505              		.global	MX_TIM2_Init
 506              		.syntax unified
 507              		.thumb
 508              		.thumb_func
 510              	MX_TIM2_Init:
 511              	.LFB66:
  74:Core/Src/tim.c **** 
 512              		.loc 1 74 1 is_stmt 1 view -0
 513              		.cfi_startproc
 514              		@ args = 0, pretend = 0, frame = 56
 515              		@ frame_needed = 0, uses_anonymous_args = 0
 516 0000 00B5     		push	{lr}
 517              	.LCFI16:
 518              		.cfi_def_cfa_offset 4
 519              		.cfi_offset 14, -4
 520 0002 8FB0     		sub	sp, sp, #60
 521              	.LCFI17:
 522              		.cfi_def_cfa_offset 64
  80:Core/Src/tim.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
ARM GAS  C:\Users\Admin\AppData\Local\Temp\ccHxcxYf.s 			page 15


 523              		.loc 1 80 3 view .LVU140
  80:Core/Src/tim.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 524              		.loc 1 80 26 is_stmt 0 view .LVU141
 525 0004 0023     		movs	r3, #0
 526 0006 0A93     		str	r3, [sp, #40]
 527 0008 0B93     		str	r3, [sp, #44]
 528 000a 0C93     		str	r3, [sp, #48]
 529 000c 0D93     		str	r3, [sp, #52]
  81:Core/Src/tim.c ****   TIM_OC_InitTypeDef sConfigOC = {0};
 530              		.loc 1 81 3 is_stmt 1 view .LVU142
  81:Core/Src/tim.c ****   TIM_OC_InitTypeDef sConfigOC = {0};
 531              		.loc 1 81 27 is_stmt 0 view .LVU143
 532 000e 0893     		str	r3, [sp, #32]
 533 0010 0993     		str	r3, [sp, #36]
  82:Core/Src/tim.c **** 
 534              		.loc 1 82 3 is_stmt 1 view .LVU144
  82:Core/Src/tim.c **** 
 535              		.loc 1 82 22 is_stmt 0 view .LVU145
 536 0012 0193     		str	r3, [sp, #4]
 537 0014 0293     		str	r3, [sp, #8]
 538 0016 0393     		str	r3, [sp, #12]
 539 0018 0493     		str	r3, [sp, #16]
 540 001a 0593     		str	r3, [sp, #20]
 541 001c 0693     		str	r3, [sp, #24]
 542 001e 0793     		str	r3, [sp, #28]
  87:Core/Src/tim.c ****   htim2.Init.Prescaler = 1444-1;
 543              		.loc 1 87 3 is_stmt 1 view .LVU146
  87:Core/Src/tim.c ****   htim2.Init.Prescaler = 1444-1;
 544              		.loc 1 87 18 is_stmt 0 view .LVU147
 545 0020 2148     		ldr	r0, .L49
 546 0022 4FF08042 		mov	r2, #1073741824
 547 0026 0260     		str	r2, [r0]
  88:Core/Src/tim.c ****   htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 548              		.loc 1 88 3 is_stmt 1 view .LVU148
  88:Core/Src/tim.c ****   htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 549              		.loc 1 88 24 is_stmt 0 view .LVU149
 550 0028 40F2A352 		movw	r2, #1443
 551 002c 4260     		str	r2, [r0, #4]
  89:Core/Src/tim.c ****   htim2.Init.Period = 1000-1;
 552              		.loc 1 89 3 is_stmt 1 view .LVU150
  89:Core/Src/tim.c ****   htim2.Init.Period = 1000-1;
 553              		.loc 1 89 26 is_stmt 0 view .LVU151
 554 002e 8360     		str	r3, [r0, #8]
  90:Core/Src/tim.c ****   htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 555              		.loc 1 90 3 is_stmt 1 view .LVU152
  90:Core/Src/tim.c ****   htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 556              		.loc 1 90 21 is_stmt 0 view .LVU153
 557 0030 40F2E732 		movw	r2, #999
 558 0034 C260     		str	r2, [r0, #12]
  91:Core/Src/tim.c ****   htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 559              		.loc 1 91 3 is_stmt 1 view .LVU154
  91:Core/Src/tim.c ****   htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 560              		.loc 1 91 28 is_stmt 0 view .LVU155
 561 0036 0361     		str	r3, [r0, #16]
  92:Core/Src/tim.c ****   if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 562              		.loc 1 92 3 is_stmt 1 view .LVU156
  92:Core/Src/tim.c ****   if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
ARM GAS  C:\Users\Admin\AppData\Local\Temp\ccHxcxYf.s 			page 16


 563              		.loc 1 92 32 is_stmt 0 view .LVU157
 564 0038 8361     		str	r3, [r0, #24]
  93:Core/Src/tim.c ****   {
 565              		.loc 1 93 3 is_stmt 1 view .LVU158
  93:Core/Src/tim.c ****   {
 566              		.loc 1 93 7 is_stmt 0 view .LVU159
 567 003a FFF7FEFF 		bl	HAL_TIM_Base_Init
 568              	.LVL27:
  93:Core/Src/tim.c ****   {
 569              		.loc 1 93 6 view .LVU160
 570 003e 20BB     		cbnz	r0, .L44
 571              	.L38:
  97:Core/Src/tim.c ****   if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 572              		.loc 1 97 3 is_stmt 1 view .LVU161
  97:Core/Src/tim.c ****   if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 573              		.loc 1 97 34 is_stmt 0 view .LVU162
 574 0040 4FF48053 		mov	r3, #4096
 575 0044 0A93     		str	r3, [sp, #40]
  98:Core/Src/tim.c ****   {
 576              		.loc 1 98 3 is_stmt 1 view .LVU163
  98:Core/Src/tim.c ****   {
 577              		.loc 1 98 7 is_stmt 0 view .LVU164
 578 0046 0AA9     		add	r1, sp, #40
 579 0048 1748     		ldr	r0, .L49
 580 004a FFF7FEFF 		bl	HAL_TIM_ConfigClockSource
 581              	.LVL28:
  98:Core/Src/tim.c ****   {
 582              		.loc 1 98 6 view .LVU165
 583 004e F8B9     		cbnz	r0, .L45
 584              	.L39:
 102:Core/Src/tim.c ****   {
 585              		.loc 1 102 3 is_stmt 1 view .LVU166
 102:Core/Src/tim.c ****   {
 586              		.loc 1 102 7 is_stmt 0 view .LVU167
 587 0050 1548     		ldr	r0, .L49
 588 0052 FFF7FEFF 		bl	HAL_TIM_PWM_Init
 589              	.LVL29:
 102:Core/Src/tim.c ****   {
 590              		.loc 1 102 6 view .LVU168
 591 0056 F0B9     		cbnz	r0, .L46
 592              	.L40:
 106:Core/Src/tim.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 593              		.loc 1 106 3 is_stmt 1 view .LVU169
 106:Core/Src/tim.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 594              		.loc 1 106 37 is_stmt 0 view .LVU170
 595 0058 0023     		movs	r3, #0
 596 005a 0893     		str	r3, [sp, #32]
 107:Core/Src/tim.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 597              		.loc 1 107 3 is_stmt 1 view .LVU171
 107:Core/Src/tim.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 598              		.loc 1 107 33 is_stmt 0 view .LVU172
 599 005c 0993     		str	r3, [sp, #36]
 108:Core/Src/tim.c ****   {
 600              		.loc 1 108 3 is_stmt 1 view .LVU173
 108:Core/Src/tim.c ****   {
 601              		.loc 1 108 7 is_stmt 0 view .LVU174
 602 005e 08A9     		add	r1, sp, #32
ARM GAS  C:\Users\Admin\AppData\Local\Temp\ccHxcxYf.s 			page 17


 603 0060 1148     		ldr	r0, .L49
 604 0062 FFF7FEFF 		bl	HAL_TIMEx_MasterConfigSynchronization
 605              	.LVL30:
 108:Core/Src/tim.c ****   {
 606              		.loc 1 108 6 view .LVU175
 607 0066 C8B9     		cbnz	r0, .L47
 608              	.L41:
 112:Core/Src/tim.c ****   sConfigOC.Pulse = 0;
 609              		.loc 1 112 3 is_stmt 1 view .LVU176
 112:Core/Src/tim.c ****   sConfigOC.Pulse = 0;
 610              		.loc 1 112 20 is_stmt 0 view .LVU177
 611 0068 6023     		movs	r3, #96
 612 006a 0193     		str	r3, [sp, #4]
 113:Core/Src/tim.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 613              		.loc 1 113 3 is_stmt 1 view .LVU178
 113:Core/Src/tim.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 614              		.loc 1 113 19 is_stmt 0 view .LVU179
 615 006c 0022     		movs	r2, #0
 616 006e 0292     		str	r2, [sp, #8]
 114:Core/Src/tim.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 617              		.loc 1 114 3 is_stmt 1 view .LVU180
 114:Core/Src/tim.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 618              		.loc 1 114 24 is_stmt 0 view .LVU181
 619 0070 0392     		str	r2, [sp, #12]
 115:Core/Src/tim.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 620              		.loc 1 115 3 is_stmt 1 view .LVU182
 115:Core/Src/tim.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 621              		.loc 1 115 24 is_stmt 0 view .LVU183
 622 0072 0592     		str	r2, [sp, #20]
 116:Core/Src/tim.c ****   {
 623              		.loc 1 116 3 is_stmt 1 view .LVU184
 116:Core/Src/tim.c ****   {
 624              		.loc 1 116 7 is_stmt 0 view .LVU185
 625 0074 01A9     		add	r1, sp, #4
 626 0076 0C48     		ldr	r0, .L49
 627 0078 FFF7FEFF 		bl	HAL_TIM_PWM_ConfigChannel
 628              	.LVL31:
 116:Core/Src/tim.c ****   {
 629              		.loc 1 116 6 view .LVU186
 630 007c 88B9     		cbnz	r0, .L48
 631              	.L42:
 123:Core/Src/tim.c **** 
 632              		.loc 1 123 3 is_stmt 1 view .LVU187
 633 007e 0A48     		ldr	r0, .L49
 634 0080 FFF7FEFF 		bl	HAL_TIM_MspPostInit
 635              	.LVL32:
 125:Core/Src/tim.c **** /* TIM3 init function */
 636              		.loc 1 125 1 is_stmt 0 view .LVU188
 637 0084 0FB0     		add	sp, sp, #60
 638              	.LCFI18:
 639              		.cfi_remember_state
 640              		.cfi_def_cfa_offset 4
 641              		@ sp needed
 642 0086 5DF804FB 		ldr	pc, [sp], #4
 643              	.L44:
 644              	.LCFI19:
 645              		.cfi_restore_state
ARM GAS  C:\Users\Admin\AppData\Local\Temp\ccHxcxYf.s 			page 18


  95:Core/Src/tim.c ****   }
 646              		.loc 1 95 5 is_stmt 1 view .LVU189
 647 008a FFF7FEFF 		bl	Error_Handler
 648              	.LVL33:
 649 008e D7E7     		b	.L38
 650              	.L45:
 100:Core/Src/tim.c ****   }
 651              		.loc 1 100 5 view .LVU190
 652 0090 FFF7FEFF 		bl	Error_Handler
 653              	.LVL34:
 654 0094 DCE7     		b	.L39
 655              	.L46:
 104:Core/Src/tim.c ****   }
 656              		.loc 1 104 5 view .LVU191
 657 0096 FFF7FEFF 		bl	Error_Handler
 658              	.LVL35:
 659 009a DDE7     		b	.L40
 660              	.L47:
 110:Core/Src/tim.c ****   }
 661              		.loc 1 110 5 view .LVU192
 662 009c FFF7FEFF 		bl	Error_Handler
 663              	.LVL36:
 664 00a0 E2E7     		b	.L41
 665              	.L48:
 118:Core/Src/tim.c ****   }
 666              		.loc 1 118 5 view .LVU193
 667 00a2 FFF7FEFF 		bl	Error_Handler
 668              	.LVL37:
 669 00a6 EAE7     		b	.L42
 670              	.L50:
 671              		.align	2
 672              	.L49:
 673 00a8 00000000 		.word	.LANCHOR2
 674              		.cfi_endproc
 675              	.LFE66:
 677              		.section	.text.HAL_TIM_Base_MspDeInit,"ax",%progbits
 678              		.align	1
 679              		.global	HAL_TIM_Base_MspDeInit
 680              		.syntax unified
 681              		.thumb
 682              		.thumb_func
 684              	HAL_TIM_Base_MspDeInit:
 685              	.LVL38:
 686              	.LFB70:
 235:Core/Src/tim.c **** 
 236:Core/Src/tim.c **** void HAL_TIM_Base_MspDeInit(TIM_HandleTypeDef* tim_baseHandle)
 237:Core/Src/tim.c **** {
 687              		.loc 1 237 1 view -0
 688              		.cfi_startproc
 689              		@ args = 0, pretend = 0, frame = 0
 690              		@ frame_needed = 0, uses_anonymous_args = 0
 691              		.loc 1 237 1 is_stmt 0 view .LVU195
 692 0000 08B5     		push	{r3, lr}
 693              	.LCFI20:
 694              		.cfi_def_cfa_offset 8
 695              		.cfi_offset 3, -8
 696              		.cfi_offset 14, -4
ARM GAS  C:\Users\Admin\AppData\Local\Temp\ccHxcxYf.s 			page 19


 238:Core/Src/tim.c **** 
 239:Core/Src/tim.c ****   if(tim_baseHandle->Instance==TIM1)
 697              		.loc 1 239 3 is_stmt 1 view .LVU196
 698              		.loc 1 239 20 is_stmt 0 view .LVU197
 699 0002 0368     		ldr	r3, [r0]
 700              		.loc 1 239 5 view .LVU198
 701 0004 104A     		ldr	r2, .L59
 702 0006 9342     		cmp	r3, r2
 703 0008 06D0     		beq	.L56
 240:Core/Src/tim.c ****   {
 241:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_MspDeInit 0 */
 242:Core/Src/tim.c **** 
 243:Core/Src/tim.c ****   /* USER CODE END TIM1_MspDeInit 0 */
 244:Core/Src/tim.c ****     /* Peripheral clock disable */
 245:Core/Src/tim.c ****     __HAL_RCC_TIM1_CLK_DISABLE();
 246:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_MspDeInit 1 */
 247:Core/Src/tim.c **** 
 248:Core/Src/tim.c ****   /* USER CODE END TIM1_MspDeInit 1 */
 249:Core/Src/tim.c ****   }
 250:Core/Src/tim.c ****   else if(tim_baseHandle->Instance==TIM2)
 704              		.loc 1 250 8 is_stmt 1 view .LVU199
 705              		.loc 1 250 10 is_stmt 0 view .LVU200
 706 000a B3F1804F 		cmp	r3, #1073741824
 707 000e 0AD0     		beq	.L57
 251:Core/Src/tim.c ****   {
 252:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_MspDeInit 0 */
 253:Core/Src/tim.c **** 
 254:Core/Src/tim.c ****   /* USER CODE END TIM2_MspDeInit 0 */
 255:Core/Src/tim.c ****     /* Peripheral clock disable */
 256:Core/Src/tim.c ****     __HAL_RCC_TIM2_CLK_DISABLE();
 257:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_MspDeInit 1 */
 258:Core/Src/tim.c **** 
 259:Core/Src/tim.c ****   /* USER CODE END TIM2_MspDeInit 1 */
 260:Core/Src/tim.c ****   }
 261:Core/Src/tim.c ****   else if(tim_baseHandle->Instance==TIM3)
 708              		.loc 1 261 8 is_stmt 1 view .LVU201
 709              		.loc 1 261 10 is_stmt 0 view .LVU202
 710 0010 0E4A     		ldr	r2, .L59+4
 711 0012 9342     		cmp	r3, r2
 712 0014 0DD0     		beq	.L58
 713              	.LVL39:
 714              	.L51:
 262:Core/Src/tim.c ****   {
 263:Core/Src/tim.c ****   /* USER CODE BEGIN TIM3_MspDeInit 0 */
 264:Core/Src/tim.c **** 
 265:Core/Src/tim.c ****   /* USER CODE END TIM3_MspDeInit 0 */
 266:Core/Src/tim.c ****     /* Peripheral clock disable */
 267:Core/Src/tim.c ****     __HAL_RCC_TIM3_CLK_DISABLE();
 268:Core/Src/tim.c **** 
 269:Core/Src/tim.c ****     /* TIM3 interrupt Deinit */
 270:Core/Src/tim.c ****     HAL_NVIC_DisableIRQ(TIM3_IRQn);
 271:Core/Src/tim.c ****   /* USER CODE BEGIN TIM3_MspDeInit 1 */
 272:Core/Src/tim.c **** 
 273:Core/Src/tim.c ****   /* USER CODE END TIM3_MspDeInit 1 */
 274:Core/Src/tim.c ****   }
 275:Core/Src/tim.c **** }
 715              		.loc 1 275 1 view .LVU203
ARM GAS  C:\Users\Admin\AppData\Local\Temp\ccHxcxYf.s 			page 20


 716 0016 08BD     		pop	{r3, pc}
 717              	.LVL40:
 718              	.L56:
 245:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_MspDeInit 1 */
 719              		.loc 1 245 5 is_stmt 1 view .LVU204
 720 0018 02F56442 		add	r2, r2, #58368
 721 001c 9369     		ldr	r3, [r2, #24]
 722 001e 23F40063 		bic	r3, r3, #2048
 723 0022 9361     		str	r3, [r2, #24]
 724 0024 F7E7     		b	.L51
 725              	.L57:
 256:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_MspDeInit 1 */
 726              		.loc 1 256 5 view .LVU205
 727 0026 0A4A     		ldr	r2, .L59+8
 728 0028 D369     		ldr	r3, [r2, #28]
 729 002a 23F00103 		bic	r3, r3, #1
 730 002e D361     		str	r3, [r2, #28]
 731 0030 F1E7     		b	.L51
 732              	.L58:
 267:Core/Src/tim.c **** 
 733              		.loc 1 267 5 view .LVU206
 734 0032 02F50332 		add	r2, r2, #134144
 735 0036 D369     		ldr	r3, [r2, #28]
 736 0038 23F00203 		bic	r3, r3, #2
 737 003c D361     		str	r3, [r2, #28]
 270:Core/Src/tim.c ****   /* USER CODE BEGIN TIM3_MspDeInit 1 */
 738              		.loc 1 270 5 view .LVU207
 739 003e 1D20     		movs	r0, #29
 740              	.LVL41:
 270:Core/Src/tim.c ****   /* USER CODE BEGIN TIM3_MspDeInit 1 */
 741              		.loc 1 270 5 is_stmt 0 view .LVU208
 742 0040 FFF7FEFF 		bl	HAL_NVIC_DisableIRQ
 743              	.LVL42:
 744              		.loc 1 275 1 view .LVU209
 745 0044 E7E7     		b	.L51
 746              	.L60:
 747 0046 00BF     		.align	2
 748              	.L59:
 749 0048 002C0140 		.word	1073818624
 750 004c 00040040 		.word	1073742848
 751 0050 00100240 		.word	1073876992
 752              		.cfi_endproc
 753              	.LFE70:
 755              		.global	htim3
 756              		.global	htim2
 757              		.global	htim1
 758              		.section	.bss.htim1,"aw",%nobits
 759              		.align	2
 760              		.set	.LANCHOR0,. + 0
 763              	htim1:
 764 0000 00000000 		.space	72
 764      00000000 
 764      00000000 
 764      00000000 
 764      00000000 
 765              		.section	.bss.htim2,"aw",%nobits
 766              		.align	2
ARM GAS  C:\Users\Admin\AppData\Local\Temp\ccHxcxYf.s 			page 21


 767              		.set	.LANCHOR2,. + 0
 770              	htim2:
 771 0000 00000000 		.space	72
 771      00000000 
 771      00000000 
 771      00000000 
 771      00000000 
 772              		.section	.bss.htim3,"aw",%nobits
 773              		.align	2
 774              		.set	.LANCHOR1,. + 0
 777              	htim3:
 778 0000 00000000 		.space	72
 778      00000000 
 778      00000000 
 778      00000000 
 778      00000000 
 779              		.text
 780              	.Letext0:
 781              		.file 2 "d:\\10 2021.10\\arm-none-eabi\\include\\machine\\_default_types.h"
 782              		.file 3 "d:\\10 2021.10\\arm-none-eabi\\include\\sys\\_stdint.h"
 783              		.file 4 "Drivers/CMSIS/Device/ST/STM32F1xx/Include/stm32f103xb.h"
 784              		.file 5 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_def.h"
 785              		.file 6 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_gpio.h"
 786              		.file 7 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_dma.h"
 787              		.file 8 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_tim.h"
 788              		.file 9 "Core/Inc/tim.h"
 789              		.file 10 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_cortex.h"
 790              		.file 11 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_tim_ex.h"
 791              		.file 12 "Core/Inc/main.h"
ARM GAS  C:\Users\Admin\AppData\Local\Temp\ccHxcxYf.s 			page 22


DEFINED SYMBOLS
                            *ABS*:00000000 tim.c
C:\Users\Admin\AppData\Local\Temp\ccHxcxYf.s:18     .text.MX_TIM1_Init:00000000 $t
C:\Users\Admin\AppData\Local\Temp\ccHxcxYf.s:24     .text.MX_TIM1_Init:00000000 MX_TIM1_Init
C:\Users\Admin\AppData\Local\Temp\ccHxcxYf.s:138    .text.MX_TIM1_Init:00000068 $d
C:\Users\Admin\AppData\Local\Temp\ccHxcxYf.s:144    .text.MX_TIM3_Init:00000000 $t
C:\Users\Admin\AppData\Local\Temp\ccHxcxYf.s:150    .text.MX_TIM3_Init:00000000 MX_TIM3_Init
C:\Users\Admin\AppData\Local\Temp\ccHxcxYf.s:260    .text.MX_TIM3_Init:00000068 $d
C:\Users\Admin\AppData\Local\Temp\ccHxcxYf.s:266    .text.HAL_TIM_Base_MspInit:00000000 $t
C:\Users\Admin\AppData\Local\Temp\ccHxcxYf.s:272    .text.HAL_TIM_Base_MspInit:00000000 HAL_TIM_Base_MspInit
C:\Users\Admin\AppData\Local\Temp\ccHxcxYf.s:385    .text.HAL_TIM_Base_MspInit:00000074 $d
C:\Users\Admin\AppData\Local\Temp\ccHxcxYf.s:392    .text.HAL_TIM_MspPostInit:00000000 $t
C:\Users\Admin\AppData\Local\Temp\ccHxcxYf.s:398    .text.HAL_TIM_MspPostInit:00000000 HAL_TIM_MspPostInit
C:\Users\Admin\AppData\Local\Temp\ccHxcxYf.s:498    .text.HAL_TIM_MspPostInit:0000005c $d
C:\Users\Admin\AppData\Local\Temp\ccHxcxYf.s:504    .text.MX_TIM2_Init:00000000 $t
C:\Users\Admin\AppData\Local\Temp\ccHxcxYf.s:510    .text.MX_TIM2_Init:00000000 MX_TIM2_Init
C:\Users\Admin\AppData\Local\Temp\ccHxcxYf.s:673    .text.MX_TIM2_Init:000000a8 $d
C:\Users\Admin\AppData\Local\Temp\ccHxcxYf.s:678    .text.HAL_TIM_Base_MspDeInit:00000000 $t
C:\Users\Admin\AppData\Local\Temp\ccHxcxYf.s:684    .text.HAL_TIM_Base_MspDeInit:00000000 HAL_TIM_Base_MspDeInit
C:\Users\Admin\AppData\Local\Temp\ccHxcxYf.s:749    .text.HAL_TIM_Base_MspDeInit:00000048 $d
C:\Users\Admin\AppData\Local\Temp\ccHxcxYf.s:777    .bss.htim3:00000000 htim3
C:\Users\Admin\AppData\Local\Temp\ccHxcxYf.s:770    .bss.htim2:00000000 htim2
C:\Users\Admin\AppData\Local\Temp\ccHxcxYf.s:763    .bss.htim1:00000000 htim1
C:\Users\Admin\AppData\Local\Temp\ccHxcxYf.s:759    .bss.htim1:00000000 $d
C:\Users\Admin\AppData\Local\Temp\ccHxcxYf.s:766    .bss.htim2:00000000 $d
C:\Users\Admin\AppData\Local\Temp\ccHxcxYf.s:773    .bss.htim3:00000000 $d

UNDEFINED SYMBOLS
HAL_TIM_Base_Init
HAL_TIM_ConfigClockSource
HAL_TIMEx_MasterConfigSynchronization
Error_Handler
HAL_NVIC_SetPriority
HAL_NVIC_EnableIRQ
HAL_GPIO_Init
HAL_TIM_PWM_Init
HAL_TIM_PWM_ConfigChannel
HAL_NVIC_DisableIRQ
