# compile verilog/system verilog design source files
verilog xil_defaultlib  "AXI_2_APB_TestBench_func_synth.v"
verilog xil_defaultlib  "../../../../project_1.srcs/sim_1/imports/new/AXI_2_APB_TestBench.v"

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
