

================================================================
== Vivado HLS Report for 'processVECT'
================================================================
* Date:           Sat Apr 14 20:30:45 2018

* Version:        2017.2 (Build 1909853 on Thu Jun 15 18:55:24 MDT 2017)
* Project:        hipacc_project
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z100ffg900-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   6.66|      5.75|        0.83|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +--------+--------+--------+--------+---------+
    |     Latency     |     Interval    | Pipeline|
    |   min  |   max  |   min  |   max  |   Type  |
    +--------+--------+--------+--------+---------+
    |  261645|  261645|  261645|  261645|   none  |
    +--------+--------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------+--------+--------+----------+-----------+-----------+--------+----------+
        |                     |     Latency     | Iteration|  Initiation Interval  |  Trip  |          |
        |      Loop Name      |   min  |   max  |  Latency |  achieved |   target  |  Count | Pipelined|
        +---------------------+--------+--------+----------+-----------+-----------+--------+----------+
        |- IMG_ROWS_IMG_COLS  |  261643|  261643|        13|          1|          1|  261632|    yes   |
        +---------------------+--------+--------+----------+-----------+-----------+--------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  |
+-----------------+---------+-------+--------+--------+
|DSP              |        -|      -|       -|       -|
|Expression       |        -|      -|    3396|    3397|
|FIFO             |        -|      -|       -|       -|
|Instance         |        -|     96|    3984|    1176|
|Memory           |       16|      -|       0|       0|
|Multiplexer      |        -|      -|       -|     111|
|Register         |        -|      -|    7339|     480|
+-----------------+---------+-------+--------+--------+
|Total            |       16|     96|   14719|    5164|
+-----------------+---------+-------+--------+--------+
|Available        |     1510|   2020|  554800|  277400|
+-----------------+---------+-------+--------+--------+
|Utilization (%)  |        1|      4|       2|       1|
+-----------------+---------+-------+--------+--------+

+ Detail: 
    * Instance: 
    +--------------------------+----------------------+---------+-------+-----+----+
    |         Instance         |        Module        | BRAM_18K| DSP48E|  FF | LUT|
    +--------------------------+----------------------+---------+-------+-----+----+
    |hipaccRun_mul_32sfYi_U1   |hipaccRun_mul_32sfYi  |        0|      4|  166|  49|
    |hipaccRun_mul_32sfYi_U3   |hipaccRun_mul_32sfYi  |        0|      4|  166|  49|
    |hipaccRun_mul_32sfYi_U5   |hipaccRun_mul_32sfYi  |        0|      4|  166|  49|
    |hipaccRun_mul_32sfYi_U7   |hipaccRun_mul_32sfYi  |        0|      4|  166|  49|
    |hipaccRun_mul_32sg8j_U2   |hipaccRun_mul_32sg8j  |        0|      4|  166|  49|
    |hipaccRun_mul_32sg8j_U4   |hipaccRun_mul_32sg8j  |        0|      4|  166|  49|
    |hipaccRun_mul_32sg8j_U6   |hipaccRun_mul_32sg8j  |        0|      4|  166|  49|
    |hipaccRun_mul_32sg8j_U8   |hipaccRun_mul_32sg8j  |        0|      4|  166|  49|
    |hipaccRun_mul_32sg8j_U21  |hipaccRun_mul_32sg8j  |        0|      4|  166|  49|
    |hipaccRun_mul_32sg8j_U22  |hipaccRun_mul_32sg8j  |        0|      4|  166|  49|
    |hipaccRun_mul_32sg8j_U23  |hipaccRun_mul_32sg8j  |        0|      4|  166|  49|
    |hipaccRun_mul_32sg8j_U24  |hipaccRun_mul_32sg8j  |        0|      4|  166|  49|
    |hipaccRun_mul_32shbi_U9   |hipaccRun_mul_32shbi  |        0|      4|  166|  49|
    |hipaccRun_mul_32shbi_U10  |hipaccRun_mul_32shbi  |        0|      4|  166|  49|
    |hipaccRun_mul_32shbi_U12  |hipaccRun_mul_32shbi  |        0|      4|  166|  49|
    |hipaccRun_mul_32shbi_U13  |hipaccRun_mul_32shbi  |        0|      4|  166|  49|
    |hipaccRun_mul_32shbi_U15  |hipaccRun_mul_32shbi  |        0|      4|  166|  49|
    |hipaccRun_mul_32shbi_U16  |hipaccRun_mul_32shbi  |        0|      4|  166|  49|
    |hipaccRun_mul_32shbi_U18  |hipaccRun_mul_32shbi  |        0|      4|  166|  49|
    |hipaccRun_mul_32shbi_U19  |hipaccRun_mul_32shbi  |        0|      4|  166|  49|
    |hipaccRun_mul_32sibs_U11  |hipaccRun_mul_32sibs  |        0|      4|  166|  49|
    |hipaccRun_mul_32sibs_U14  |hipaccRun_mul_32sibs  |        0|      4|  166|  49|
    |hipaccRun_mul_32sibs_U17  |hipaccRun_mul_32sibs  |        0|      4|  166|  49|
    |hipaccRun_mul_32sibs_U20  |hipaccRun_mul_32sibs  |        0|      4|  166|  49|
    +--------------------------+----------------------+---------+-------+-----+----+
    |Total                     |                      |        0|     96| 3984|1176|
    +--------------------------+----------------------+---------+-------+-----+----+

    * DSP48: 
    N/A

    * Memory: 
    +----------------+----------------------+---------+---+----+------+-----+------+-------------+
    |     Memory     |        Module        | BRAM_18K| FF| LUT| Words| Bits| Banks| W*Bits*Banks|
    +----------------+----------------------+---------+---+----+------+-----+------+-------------+
    |lineBuff_0_V_U  |processVECT_lineBbkb  |        4|  0|   0|   255|  128|     1|        32640|
    |lineBuff_1_V_U  |processVECT_lineBbkb  |        4|  0|   0|   255|  128|     1|        32640|
    |lineBuff_2_V_U  |processVECT_lineBbkb  |        4|  0|   0|   255|  128|     1|        32640|
    |lineBuff_3_V_U  |processVECT_lineBbkb  |        4|  0|   0|   255|  128|     1|        32640|
    +----------------+----------------------+---------+---+----+------+-----+------+-------------+
    |Total           |                      |       16|  0|   0|  1020|  512|     4|       130560|
    +----------------+----------------------+---------+---+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +------------------------------------+----------+-------+-----+----+------------+------------+
    |            Variable Name           | Operation| DSP48E|  FF | LUT| Bitwidth P0| Bitwidth P1|
    +------------------------------------+----------+-------+-----+----+------------+------------+
    |col_fu_581_p2                       |     +    |      0|   38|  16|          11|           3|
    |colv_1_fu_587_p2                    |     +    |      0|   32|  14|           9|           1|
    |indvar_flatten_next_fu_489_p2       |     +    |      0|   59|  23|          18|           1|
    |p_tmp0_1_fu_2098_p2                 |     +    |      0|    0|  32|          32|          32|
    |p_tmp0_2_fu_2117_p2                 |     +    |      0|    0|  32|          32|          32|
    |p_tmp0_3_fu_2136_p2                 |     +    |      0|    0|  32|          32|          32|
    |p_tmp0_fu_2079_p2                   |     +    |      0|    0|  32|          32|          32|
    |row_fu_469_p2                       |     +    |      0|   35|  15|          10|           1|
    |tmp10_fu_1525_p2                    |     +    |      0|    0|  32|          32|          32|
    |tmp10_i_1_fu_1603_p2                |     +    |      0|    0|  32|          32|          32|
    |tmp10_i_2_fu_1705_p2                |     +    |      0|    0|  32|          32|          32|
    |tmp10_i_3_fu_1807_p2                |     +    |      0|    0|  32|          32|          32|
    |tmp10_i_fu_1501_p2                  |     +    |      0|    0|  32|          32|          32|
    |tmp11_fu_1531_p2                    |     +    |      0|  101|  37|          32|          32|
    |tmp12_fu_1543_p2                    |     +    |      0|    0|  32|          32|          32|
    |tmp13_fu_1549_p2                    |     +    |      0|  101|  37|          32|          32|
    |tmp14_fu_2023_p2                    |     +    |      0|  101|  37|          32|          32|
    |tmp14_i_1_fu_1621_p2                |     +    |      0|    0|  32|          32|          32|
    |tmp14_i_2_fu_1723_p2                |     +    |      0|    0|  32|          32|          32|
    |tmp14_i_3_fu_1825_p2                |     +    |      0|    0|  32|          32|          32|
    |tmp14_i_fu_1519_p2                  |     +    |      0|    0|  32|          32|          32|
    |tmp15_fu_2075_p2                    |     +    |      0|    0|  32|          32|          32|
    |tmp16_fu_2039_p2                    |     +    |      0|    0|  32|          32|          32|
    |tmp17_fu_2043_p2                    |     +    |      0|    0|  32|          32|          32|
    |tmp18_fu_1561_p2                    |     +    |      0|  101|  37|          32|          32|
    |tmp18_i_1_fu_1639_p2                |     +    |      0|    0|  32|          32|          32|
    |tmp18_i_2_fu_1741_p2                |     +    |      0|    0|  32|          32|          32|
    |tmp18_i_3_fu_1843_p2                |     +    |      0|    0|  32|          32|          32|
    |tmp18_i_fu_1537_p2                  |     +    |      0|    0|  32|          32|          32|
    |tmp19_fu_1891_p2                    |     +    |      0|    0|  32|          32|          32|
    |tmp1_fu_1872_p2                     |     +    |      0|    0|  32|          32|          32|
    |tmp20_fu_1567_p2                    |     +    |      0|  101|  37|          32|          32|
    |tmp21_fu_1573_p2                    |     +    |      0|    0|  32|          32|          32|
    |tmp22_fu_1585_p2                    |     +    |      0|    0|  32|          32|          32|
    |tmp22_i_1_fu_1657_p2                |     +    |      0|    0|  32|          32|          32|
    |tmp22_i_2_fu_1759_p2                |     +    |      0|    0|  32|          32|          32|
    |tmp22_i_3_fu_1861_p2                |     +    |      0|    0|  32|          32|          32|
    |tmp22_i_fu_1555_p2                  |     +    |      0|    0|  32|          32|          32|
    |tmp23_fu_1579_p2                    |     +    |      0|  101|  37|          32|          32|
    |tmp24_fu_1591_p2                    |     +    |      0|    0|  32|          32|          32|
    |tmp25_fu_1597_p2                    |     +    |      0|  101|  37|          32|          32|
    |tmp26_fu_1609_p2                    |     +    |      0|    0|  32|          32|          32|
    |tmp27_fu_1615_p2                    |     +    |      0|  101|  37|          32|          32|
    |tmp28_fu_1627_p2                    |     +    |      0|    0|  32|          32|          32|
    |tmp29_fu_1633_p2                    |     +    |      0|  101|  37|          32|          32|
    |tmp2_fu_1459_p2                     |     +    |      0|  101|  37|          32|          32|
    |tmp30_fu_1645_p2                    |     +    |      0|    0|  32|          32|          32|
    |tmp31_fu_1651_p2                    |     +    |      0|  101|  37|          32|          32|
    |tmp32_fu_2027_p2                    |     +    |      0|  101|  37|          32|          32|
    |tmp33_fu_2094_p2                    |     +    |      0|    0|  32|          32|          32|
    |tmp34_fu_2048_p2                    |     +    |      0|    0|  32|          32|          32|
    |tmp35_fu_2052_p2                    |     +    |      0|    0|  32|          32|          32|
    |tmp36_fu_1663_p2                    |     +    |      0|  101|  37|          32|          32|
    |tmp37_fu_1910_p2                    |     +    |      0|    0|  32|          32|          32|
    |tmp38_fu_1669_p2                    |     +    |      0|  101|  37|          32|          32|
    |tmp39_fu_1675_p2                    |     +    |      0|    0|  32|          32|          32|
    |tmp3_fu_1465_p2                     |     +    |      0|  101|  37|          32|          32|
    |tmp40_fu_1687_p2                    |     +    |      0|    0|  32|          32|          32|
    |tmp41_fu_1681_p2                    |     +    |      0|  101|  37|          32|          32|
    |tmp42_fu_1693_p2                    |     +    |      0|    0|  32|          32|          32|
    |tmp43_fu_1699_p2                    |     +    |      0|  101|  37|          32|          32|
    |tmp44_fu_1711_p2                    |     +    |      0|    0|  32|          32|          32|
    |tmp45_fu_1717_p2                    |     +    |      0|  101|  37|          32|          32|
    |tmp46_fu_1729_p2                    |     +    |      0|    0|  32|          32|          32|
    |tmp47_fu_1735_p2                    |     +    |      0|  101|  37|          32|          32|
    |tmp48_fu_1747_p2                    |     +    |      0|    0|  32|          32|          32|
    |tmp49_fu_1753_p2                    |     +    |      0|  101|  37|          32|          32|
    |tmp4_fu_1483_p2                     |     +    |      0|    0|  32|          32|          32|
    |tmp50_fu_2031_p2                    |     +    |      0|  101|  37|          32|          32|
    |tmp51_fu_2113_p2                    |     +    |      0|    0|  32|          32|          32|
    |tmp52_fu_2057_p2                    |     +    |      0|    0|  32|          32|          32|
    |tmp53_fu_2061_p2                    |     +    |      0|    0|  32|          32|          32|
    |tmp54_fu_1765_p2                    |     +    |      0|  101|  37|          32|          32|
    |tmp55_fu_1929_p2                    |     +    |      0|    0|  32|          32|          32|
    |tmp56_fu_1771_p2                    |     +    |      0|  101|  37|          32|          32|
    |tmp57_fu_1777_p2                    |     +    |      0|    0|  32|          32|          32|
    |tmp58_fu_1789_p2                    |     +    |      0|    0|  32|          32|          32|
    |tmp59_fu_1783_p2                    |     +    |      0|  101|  37|          32|          32|
    |tmp5_fu_1471_p2                     |     +    |      0|    0|  32|          32|          32|
    |tmp60_fu_1795_p2                    |     +    |      0|    0|  32|          32|          32|
    |tmp61_fu_1801_p2                    |     +    |      0|  101|  37|          32|          32|
    |tmp62_fu_1813_p2                    |     +    |      0|    0|  32|          32|          32|
    |tmp63_fu_1819_p2                    |     +    |      0|  101|  37|          32|          32|
    |tmp64_fu_1831_p2                    |     +    |      0|    0|  32|          32|          32|
    |tmp65_fu_1837_p2                    |     +    |      0|  101|  37|          32|          32|
    |tmp66_fu_1849_p2                    |     +    |      0|    0|  32|          32|          32|
    |tmp67_fu_1855_p2                    |     +    |      0|  101|  37|          32|          32|
    |tmp68_fu_2035_p2                    |     +    |      0|  101|  37|          32|          32|
    |tmp69_fu_2132_p2                    |     +    |      0|    0|  32|          32|          32|
    |tmp6_fu_1477_p2                     |     +    |      0|  101|  37|          32|          32|
    |tmp6_i_1_fu_1895_p2                 |     +    |      0|    0|  32|          32|          32|
    |tmp6_i_2_fu_1914_p2                 |     +    |      0|    0|  32|          32|          32|
    |tmp6_i_3_fu_1933_p2                 |     +    |      0|    0|  32|          32|          32|
    |tmp6_i_fu_1876_p2                   |     +    |      0|    0|  32|          32|          32|
    |tmp70_fu_2066_p2                    |     +    |      0|    0|  32|          32|          32|
    |tmp71_fu_2070_p2                    |     +    |      0|    0|  32|          32|          32|
    |tmp7_fu_1489_p2                     |     +    |      0|    0|  32|          32|          32|
    |tmp8_fu_1495_p2                     |     +    |      0|  101|  37|          32|          32|
    |tmp9_fu_1507_p2                     |     +    |      0|    0|  32|          32|          32|
    |tmp_fu_1513_p2                      |     +    |      0|  101|  37|          32|          32|
    |ap_block_state14_pp0_stage0_iter12  |    and   |      0|    0|   2|           1|           1|
    |ap_block_state5_pp0_stage0_iter3    |    and   |      0|    0|   2|           1|           1|
    |or_cond_fu_597_p2                   |    and   |      0|    0|   2|           1|           1|
    |tmp_6_fu_609_p2                     |    and   |      0|    0|   2|           1|           1|
    |exitcond_flatten_fu_559_p2          |   icmp   |      0|    0|  13|          18|          11|
    |exitcond_fu_505_p2                  |   icmp   |      0|    0|   5|           9|          10|
    |icmp1_fu_475_p2                     |   icmp   |      0|    0|   5|           9|           1|
    |icmp2_fu_521_p2                     |   icmp   |      0|    0|   5|           9|           1|
    |icmp_fu_575_p2                      |   icmp   |      0|    0|   5|          10|           1|
    |tmp_4_fu_463_p2                     |   icmp   |      0|    0|   6|          11|          10|
    |tmp_5_mid1_fu_527_p2                |   icmp   |      0|    0|   5|          10|           4|
    |tmp_s_fu_533_p2                     |   icmp   |      0|    0|   5|          10|           4|
    |ap_block_pp0_stage0_flag00001001    |    or    |      0|    0|   2|           1|           1|
    |col_assign_1_mid2_fu_481_p3         |  select  |      0|    0|  10|           1|          10|
    |col_assign_mid2_fu_547_p3           |  select  |      0|    0|  11|           1|           1|
    |colv_mid2_fu_539_p3                 |  select  |      0|    0|   9|           1|           1|
    |tmp_2_mid2_fu_554_p3                |  select  |      0|    0|   2|           1|           1|
    |tmp_5_mid2_fu_592_p3                |  select  |      0|    0|   2|           1|           1|
    |ap_enable_pp0                       |    xor   |      0|    0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1             |    xor   |      0|    0|   2|           1|           2|
    +------------------------------------+----------+-------+-----+----+------------+------------+
    |Total                               |          |      0| 3396|3397|        3218|        3143|
    +------------------------------------+----------+-------+-----+----+------------+------------+

    * Multiplexer: 
    +--------------------------+----+-----------+-----+-----------+
    |           Name           | LUT| Input Size| Bits| Total Bits|
    +--------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                 |  21|          4|    1|          4|
    |ap_enable_reg_pp0_iter1   |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter12  |   9|          2|    1|          2|
    |col_assign_1_reg_429      |   9|          2|   10|         20|
    |col_assign_phi_fu_444_p4  |   9|          2|   11|         22|
    |col_assign_reg_440        |   9|          2|   11|         22|
    |colv_phi_fu_456_p4        |   9|          2|    9|         18|
    |colv_reg_452              |   9|          2|    9|         18|
    |in_s_V_V_blk_n            |   9|          2|    1|          2|
    |indvar_flatten_reg_418    |   9|          2|   18|         36|
    |out_s_V_V_blk_n           |   9|          2|    1|          2|
    +--------------------------+----+-----------+-----+-----------+
    |Total                     | 111|         24|   73|        148|
    +--------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------------------+-----+----+-----+-----------+
    |                     Name                    |  FF | LUT| Bits| Const Bits|
    +---------------------------------------------+-----+----+-----+-----------+
    |ap_CS_fsm                                    |    3|   0|    3|          0|
    |ap_enable_reg_pp0_iter0                      |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                      |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter10                     |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter11                     |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter12                     |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                      |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3                      |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4                      |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5                      |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6                      |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7                      |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8                      |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9                      |    1|   0|    1|          0|
    |ap_reg_pp0_iter10_tmp14_reg_2919             |   32|   0|   32|          0|
    |ap_reg_pp0_iter10_tmp32_reg_2939             |   32|   0|   32|          0|
    |ap_reg_pp0_iter10_tmp50_reg_2959             |   32|   0|   32|          0|
    |ap_reg_pp0_iter10_tmp68_reg_2979             |   32|   0|   32|          0|
    |ap_reg_pp0_iter1_colv_mid2_reg_2594          |    9|   0|    9|          0|
    |ap_reg_pp0_iter1_exitcond_reg_2556           |    1|   0|    1|          0|
    |ap_reg_pp0_iter1_tmp_5_mid1_reg_2578         |    1|   0|    1|          0|
    |ap_reg_pp0_iter1_tmp_s_reg_2614              |    1|   0|    1|          0|
    |ap_reg_pp0_iter3_lineBuff_0_V_addr_reg_2638  |    8|   0|    8|          0|
    |ap_reg_pp0_iter3_lineBuff_1_V_addr_reg_2644  |    8|   0|    8|          0|
    |ap_reg_pp0_iter3_lineBuff_2_V_addr_reg_2650  |    8|   0|    8|          0|
    |ap_reg_pp0_iter3_lineBuff_3_V_addr_reg_2656  |    8|   0|    8|          0|
    |col_assign_1_reg_429                         |   10|   0|   10|          0|
    |col_assign_reg_440                           |   11|   0|   11|          0|
    |col_reg_2609                                 |   11|   0|   11|          0|
    |colv_mid2_reg_2594                           |    9|   0|    9|          0|
    |colv_reg_452                                 |    9|   0|    9|          0|
    |exitcond_flatten_reg_2544                    |    1|   0|    1|          0|
    |exitcond_reg_2556                            |    1|   0|    1|          0|
    |icmp1_reg_2566                               |    1|   0|    1|          0|
    |icmp2_reg_2604                               |    1|   0|    1|          0|
    |icmp_reg_2619                                |    1|   0|    1|          0|
    |indvar_flatten_reg_418                       |   18|   0|   18|          0|
    |lineBuff_0_V_addr_reg_2638                   |    8|   0|    8|          0|
    |lineBuff_1_V_addr_reg_2644                   |    8|   0|    8|          0|
    |lineBuff_2_V_addr_reg_2650                   |    8|   0|    8|          0|
    |lineBuff_3_V_addr_reg_2656                   |    8|   0|    8|          0|
    |or_cond_reg_2662                             |    1|   0|    1|          0|
    |tmp10_i_1_reg_2754                           |   32|   0|   32|          0|
    |tmp10_i_2_reg_2789                           |   32|   0|   32|          0|
    |tmp10_i_3_reg_2824                           |   32|   0|   32|          0|
    |tmp10_i_reg_2719                             |   32|   0|   32|          0|
    |tmp11_i_1_reg_2994                           |   32|   0|   32|          0|
    |tmp11_i_2_reg_3004                           |   32|   0|   32|          0|
    |tmp11_i_3_reg_3014                           |   32|   0|   32|          0|
    |tmp11_i_reg_2984                             |   32|   0|   32|          0|
    |tmp14_i_1_reg_2759                           |   32|   0|   32|          0|
    |tmp14_i_2_reg_2794                           |   32|   0|   32|          0|
    |tmp14_i_3_reg_2829                           |   32|   0|   32|          0|
    |tmp14_i_reg_2724                             |   32|   0|   32|          0|
    |tmp14_reg_2919                               |   32|   0|   32|          0|
    |tmp15_i_1_reg_2879                           |   32|   0|   32|          0|
    |tmp15_i_2_reg_2889                           |   32|   0|   32|          0|
    |tmp15_i_3_reg_2899                           |   32|   0|   32|          0|
    |tmp15_i_reg_2869                             |   32|   0|   32|          0|
    |tmp17_reg_2989                               |   32|   0|   32|          0|
    |tmp18_i_1_reg_2764                           |   32|   0|   32|          0|
    |tmp18_i_2_reg_2799                           |   32|   0|   32|          0|
    |tmp18_i_3_reg_2834                           |   32|   0|   32|          0|
    |tmp18_i_reg_2729                             |   32|   0|   32|          0|
    |tmp18_reg_2739                               |   32|   0|   32|          0|
    |tmp19_i_1_reg_2929                           |   32|   0|   32|          0|
    |tmp19_i_2_reg_2949                           |   32|   0|   32|          0|
    |tmp19_i_3_reg_2969                           |   32|   0|   32|          0|
    |tmp19_i_reg_2909                             |   32|   0|   32|          0|
    |tmp20_reg_2744                               |   32|   0|   32|          0|
    |tmp22_i_1_reg_2769                           |   32|   0|   32|          0|
    |tmp22_i_2_reg_2804                           |   32|   0|   32|          0|
    |tmp22_i_3_reg_2839                           |   32|   0|   32|          0|
    |tmp22_i_reg_2734                             |   32|   0|   32|          0|
    |tmp22_reg_2749                               |   32|   0|   32|          0|
    |tmp23_i_1_reg_2934                           |   32|   0|   32|          0|
    |tmp23_i_2_reg_2954                           |   32|   0|   32|          0|
    |tmp23_i_3_reg_2974                           |   32|   0|   32|          0|
    |tmp23_i_reg_2914                             |   32|   0|   32|          0|
    |tmp2_reg_2704                                |   32|   0|   32|          0|
    |tmp32_reg_2939                               |   32|   0|   32|          0|
    |tmp35_reg_2999                               |   32|   0|   32|          0|
    |tmp36_reg_2774                               |   32|   0|   32|          0|
    |tmp38_reg_2779                               |   32|   0|   32|          0|
    |tmp3_reg_2709                                |   32|   0|   32|          0|
    |tmp40_reg_2784                               |   32|   0|   32|          0|
    |tmp4_reg_2714                                |   32|   0|   32|          0|
    |tmp50_reg_2959                               |   32|   0|   32|          0|
    |tmp53_reg_3009                               |   32|   0|   32|          0|
    |tmp54_reg_2809                               |   32|   0|   32|          0|
    |tmp56_reg_2814                               |   32|   0|   32|          0|
    |tmp58_reg_2819                               |   32|   0|   32|          0|
    |tmp68_reg_2979                               |   32|   0|   32|          0|
    |tmp6_i_1_reg_2849                            |   32|   0|   32|          0|
    |tmp6_i_2_reg_2854                            |   32|   0|   32|          0|
    |tmp6_i_3_reg_2859                            |   32|   0|   32|          0|
    |tmp6_i_reg_2844                              |   32|   0|   32|          0|
    |tmp71_reg_3019                               |   32|   0|   32|          0|
    |tmp7_i_1_reg_2924                            |   32|   0|   32|          0|
    |tmp7_i_2_reg_2944                            |   32|   0|   32|          0|
    |tmp7_i_3_reg_2964                            |   32|   0|   32|          0|
    |tmp7_i_reg_2904                              |   32|   0|   32|          0|
    |tmp_10_reg_3034                              |   16|   0|   16|          0|
    |tmp_11_reg_3039                              |   16|   0|   16|          0|
    |tmp_2_mid2_reg_2624                          |    1|   0|    1|          0|
    |tmp_3_reg_2864                               |   32|   0|   32|          0|
    |tmp_4_reg_2599                               |    1|   0|    1|          0|
    |tmp_5_mid1_reg_2578                          |    1|   0|    1|          0|
    |tmp_6_reg_2634                               |    1|   0|    1|          0|
    |tmp_8_reg_3024                               |   16|   0|   16|          0|
    |tmp_93_1_reg_2874                            |   32|   0|   32|          0|
    |tmp_93_2_reg_2884                            |   32|   0|   32|          0|
    |tmp_93_3_reg_2894                            |   32|   0|   32|          0|
    |tmp_9_reg_3029                               |   16|   0|   16|          0|
    |tmp_V_fu_110                                 |  128|   0|  128|          0|
    |tmp_s_reg_2614                               |    1|   0|    1|          0|
    |win_0_1_V_fu_162                             |  128|   0|  128|          0|
    |win_0_2_V_fu_158                             |  128|   0|  128|          0|
    |win_1_1_V_fu_174                             |  128|   0|  128|          0|
    |win_1_2_V_fu_170                             |  128|   0|  128|          0|
    |win_2_1_V_fu_186                             |  128|   0|  128|          0|
    |win_2_2_V_fu_182                             |  128|   0|  128|          0|
    |win_3_1_V_fu_198                             |  128|   0|  128|          0|
    |win_3_2_V_fu_194                             |  128|   0|  128|          0|
    |win_4_1_V_fu_210                             |  128|   0|  128|          0|
    |win_4_2_V_fu_206                             |  128|   0|  128|          0|
    |win_tmp_0_3_V_fu_154                         |  128|   0|  128|          0|
    |win_tmp_1_3_V_fu_166                         |  128|   0|  128|          0|
    |win_tmp_1_4_V_reg_2666                       |  128|   0|  128|          0|
    |win_tmp_2_3_V_fu_178                         |  128|   0|  128|          0|
    |win_tmp_2_4_V_reg_2672                       |  128|   0|  128|          0|
    |win_tmp_3_3_V_fu_190                         |  128|   0|  128|          0|
    |win_tmp_3_4_V_reg_2678                       |  128|   0|  128|          0|
    |win_tmp_4_3_V_fu_202                         |  128|   0|  128|          0|
    |win_tmp_4_4_V_fu_106                         |  128|   0|  128|          0|
    |win_vect_0_0_1_fu_214                        |   32|   0|   32|          0|
    |win_vect_0_1_1_fu_218                        |   32|   0|   32|          0|
    |win_vect_0_2_1_fu_222                        |   32|   0|   32|          0|
    |win_vect_0_3_1_fu_226                        |   32|   0|   32|          0|
    |win_vect_0_4_1_fu_230                        |   32|   0|   32|          0|
    |win_vect_0_5_1_fu_234                        |   32|   0|   32|          0|
    |win_vect_0_6_1_fu_238                        |   32|   0|   32|          0|
    |win_vect_0_7_1_fu_242                        |   32|   0|   32|          0|
    |win_vect_1_0_1_fu_246                        |   32|   0|   32|          0|
    |win_vect_1_1_1_fu_250                        |   32|   0|   32|          0|
    |win_vect_1_2_1_fu_254                        |   32|   0|   32|          0|
    |win_vect_1_3_1_fu_258                        |   32|   0|   32|          0|
    |win_vect_1_4_1_fu_262                        |   32|   0|   32|          0|
    |win_vect_1_5_1_fu_266                        |   32|   0|   32|          0|
    |win_vect_1_6_1_fu_270                        |   32|   0|   32|          0|
    |win_vect_1_7_1_fu_274                        |   32|   0|   32|          0|
    |win_vect_2_0_1_fu_278                        |   32|   0|   32|          0|
    |win_vect_2_1_1_fu_282                        |   32|   0|   32|          0|
    |win_vect_2_2_1_fu_286                        |   32|   0|   32|          0|
    |win_vect_2_2_1_loa_reg_2684                  |   32|   0|   32|          0|
    |win_vect_2_3_1_fu_290                        |   32|   0|   32|          0|
    |win_vect_2_3_1_loa_reg_2689                  |   32|   0|   32|          0|
    |win_vect_2_4_1_fu_294                        |   32|   0|   32|          0|
    |win_vect_2_4_1_loa_reg_2694                  |   32|   0|   32|          0|
    |win_vect_2_5_1_fu_298                        |   32|   0|   32|          0|
    |win_vect_2_5_1_loa_reg_2699                  |   32|   0|   32|          0|
    |win_vect_2_6_1_fu_302                        |   32|   0|   32|          0|
    |win_vect_2_7_1_fu_306                        |   32|   0|   32|          0|
    |win_vect_3_0_1_fu_310                        |   32|   0|   32|          0|
    |win_vect_3_1_1_fu_314                        |   32|   0|   32|          0|
    |win_vect_3_2_1_fu_318                        |   32|   0|   32|          0|
    |win_vect_3_3_1_fu_322                        |   32|   0|   32|          0|
    |win_vect_3_4_1_fu_326                        |   32|   0|   32|          0|
    |win_vect_3_5_1_fu_330                        |   32|   0|   32|          0|
    |win_vect_3_6_1_fu_150                        |   32|   0|   32|          0|
    |win_vect_3_7_1_fu_146                        |   32|   0|   32|          0|
    |win_vect_4_0_1_fu_142                        |   32|   0|   32|          0|
    |win_vect_4_1_1_fu_138                        |   32|   0|   32|          0|
    |win_vect_4_2_1_fu_134                        |   32|   0|   32|          0|
    |win_vect_4_3_1_fu_130                        |   32|   0|   32|          0|
    |win_vect_4_4_1_fu_126                        |   32|   0|   32|          0|
    |win_vect_4_5_1_fu_122                        |   32|   0|   32|          0|
    |win_vect_4_6_1_fu_118                        |   32|   0|   32|          0|
    |win_vect_4_7_1_fu_114                        |   32|   0|   32|          0|
    |exitcond_flatten_reg_2544                    |   64|  32|    1|          0|
    |or_cond_reg_2662                             |   64|  32|    1|          0|
    |tmp10_i_1_reg_2754                           |   64|  32|   32|          0|
    |tmp10_i_2_reg_2789                           |   64|  32|   32|          0|
    |tmp10_i_3_reg_2824                           |   64|  32|   32|          0|
    |tmp10_i_reg_2719                             |   64|  32|   32|          0|
    |tmp18_i_1_reg_2764                           |   64|  32|   32|          0|
    |tmp18_i_2_reg_2799                           |   64|  32|   32|          0|
    |tmp18_i_3_reg_2834                           |   64|  32|   32|          0|
    |tmp18_i_reg_2729                             |   64|  32|   32|          0|
    |tmp22_i_1_reg_2769                           |   64|  32|   32|          0|
    |tmp22_i_2_reg_2804                           |   64|  32|   32|          0|
    |tmp22_i_3_reg_2839                           |   64|  32|   32|          0|
    |tmp22_i_reg_2734                             |   64|  32|   32|          0|
    |tmp_4_reg_2599                               |   64|  32|    1|          0|
    +---------------------------------------------+-----+----+-----+-----------+
    |Total                                        | 7339| 480| 6766|          0|
    +---------------------------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------+-----+-----+------------+--------------+--------------+
|     RTL Ports    | Dir | Bits|  Protocol  | Source Object|    C Type    |
+------------------+-----+-----+------------+--------------+--------------+
|ap_clk            |  in |    1| ap_ctrl_hs |  processVECT | return value |
|ap_rst            |  in |    1| ap_ctrl_hs |  processVECT | return value |
|ap_start          |  in |    1| ap_ctrl_hs |  processVECT | return value |
|ap_done           | out |    1| ap_ctrl_hs |  processVECT | return value |
|ap_idle           | out |    1| ap_ctrl_hs |  processVECT | return value |
|ap_ready          | out |    1| ap_ctrl_hs |  processVECT | return value |
|in_s_V_V_dout     |  in |  128|   ap_fifo  |   in_s_V_V   |    pointer   |
|in_s_V_V_empty_n  |  in |    1|   ap_fifo  |   in_s_V_V   |    pointer   |
|in_s_V_V_read     | out |    1|   ap_fifo  |   in_s_V_V   |    pointer   |
|out_s_V_V_din     | out |  128|   ap_fifo  |   out_s_V_V  |    pointer   |
|out_s_V_V_full_n  |  in |    1|   ap_fifo  |   out_s_V_V  |    pointer   |
|out_s_V_V_write   | out |    1|   ap_fifo  |   out_s_V_V  |    pointer   |
+------------------+-----+-----+------------+--------------+--------------+

