module D_ff(
	input clk_i, rst_n,
	input D,
	output reg Q
);

always_ff @(posedge clk_i, negedge rst_n) begin
	if (~rst_n) begin
		Q <= 1'b0;
	else
		Q <= D
	
endmodule 