/*
** ###################################################################
**     Processors:          MIMX94398AVKE_ca55
**                          MIMX94398AVKE_cm33_core0
**                          MIMX94398AVKE_cm33_core1
**                          MIMX94398AVKE_cm7_core0
**                          MIMX94398AVKE_cm7_core1
**                          MIMX94398AVKJ_ca55
**                          MIMX94398AVKJ_cm33_core0
**                          MIMX94398AVKJ_cm33_core1
**                          MIMX94398AVKJ_cm7_core0
**                          MIMX94398AVKJ_cm7_core1
**                          MIMX94398AVKM_ca55
**                          MIMX94398AVKM_cm33_core0
**                          MIMX94398AVKM_cm33_core1
**                          MIMX94398AVKM_cm7_core0
**                          MIMX94398AVKM_cm7_core1
**                          MIMX94398AVME_ca55
**                          MIMX94398AVME_cm33_core0
**                          MIMX94398AVME_cm33_core1
**                          MIMX94398AVME_cm7_core0
**                          MIMX94398AVME_cm7_core1
**                          MIMX94398AVMJ_ca55
**                          MIMX94398AVMJ_cm33_core0
**                          MIMX94398AVMJ_cm33_core1
**                          MIMX94398AVMJ_cm7_core0
**                          MIMX94398AVMJ_cm7_core1
**                          MIMX94398AVMM_ca55
**                          MIMX94398AVMM_cm33_core0
**                          MIMX94398AVMM_cm33_core1
**                          MIMX94398AVMM_cm7_core0
**                          MIMX94398AVMM_cm7_core1
**                          MIMX94398CVKE_ca55
**                          MIMX94398CVKE_cm33_core0
**                          MIMX94398CVKE_cm33_core1
**                          MIMX94398CVKE_cm7_core0
**                          MIMX94398CVKE_cm7_core1
**                          MIMX94398CVKJ_ca55
**                          MIMX94398CVKJ_cm33_core0
**                          MIMX94398CVKJ_cm33_core1
**                          MIMX94398CVKJ_cm7_core0
**                          MIMX94398CVKJ_cm7_core1
**                          MIMX94398CVKM_ca55
**                          MIMX94398CVKM_cm33_core0
**                          MIMX94398CVKM_cm33_core1
**                          MIMX94398CVKM_cm7_core0
**                          MIMX94398CVKM_cm7_core1
**                          MIMX94398CVME_ca55
**                          MIMX94398CVME_cm33_core0
**                          MIMX94398CVME_cm33_core1
**                          MIMX94398CVME_cm7_core0
**                          MIMX94398CVME_cm7_core1
**                          MIMX94398CVMJ_ca55
**                          MIMX94398CVMJ_cm33_core0
**                          MIMX94398CVMJ_cm33_core1
**                          MIMX94398CVMJ_cm7_core0
**                          MIMX94398CVMJ_cm7_core1
**                          MIMX94398CVMM_ca55
**                          MIMX94398CVMM_cm33_core0
**                          MIMX94398CVMM_cm33_core1
**                          MIMX94398CVMM_cm7_core0
**                          MIMX94398CVMM_cm7_core1
**                          MIMX94398DVKE_ca55
**                          MIMX94398DVKE_cm33_core0
**                          MIMX94398DVKE_cm33_core1
**                          MIMX94398DVKE_cm7_core0
**                          MIMX94398DVKE_cm7_core1
**                          MIMX94398DVKJ_ca55
**                          MIMX94398DVKJ_cm33_core0
**                          MIMX94398DVKJ_cm33_core1
**                          MIMX94398DVKJ_cm7_core0
**                          MIMX94398DVKJ_cm7_core1
**                          MIMX94398DVKM_ca55
**                          MIMX94398DVKM_cm33_core0
**                          MIMX94398DVKM_cm33_core1
**                          MIMX94398DVKM_cm7_core0
**                          MIMX94398DVKM_cm7_core1
**                          MIMX94398DVME_ca55
**                          MIMX94398DVME_cm33_core0
**                          MIMX94398DVME_cm33_core1
**                          MIMX94398DVME_cm7_core0
**                          MIMX94398DVME_cm7_core1
**                          MIMX94398DVMJ_ca55
**                          MIMX94398DVMJ_cm33_core0
**                          MIMX94398DVMJ_cm33_core1
**                          MIMX94398DVMJ_cm7_core0
**                          MIMX94398DVMJ_cm7_core1
**                          MIMX94398DVMM_ca55
**                          MIMX94398DVMM_cm33_core0
**                          MIMX94398DVMM_cm33_core1
**                          MIMX94398DVMM_cm7_core0
**                          MIMX94398DVMM_cm7_core1
**                          MIMX94398XVKE_ca55
**                          MIMX94398XVKE_cm33_core0
**                          MIMX94398XVKE_cm33_core1
**                          MIMX94398XVKE_cm7_core0
**                          MIMX94398XVKE_cm7_core1
**                          MIMX94398XVKJ_ca55
**                          MIMX94398XVKJ_cm33_core0
**                          MIMX94398XVKJ_cm33_core1
**                          MIMX94398XVKJ_cm7_core0
**                          MIMX94398XVKJ_cm7_core1
**                          MIMX94398XVKM_ca55
**                          MIMX94398XVKM_cm33_core0
**                          MIMX94398XVKM_cm33_core1
**                          MIMX94398XVKM_cm7_core0
**                          MIMX94398XVKM_cm7_core1
**                          MIMX94398XVME_ca55
**                          MIMX94398XVME_cm33_core0
**                          MIMX94398XVME_cm33_core1
**                          MIMX94398XVME_cm7_core0
**                          MIMX94398XVME_cm7_core1
**                          MIMX94398XVMJ_ca55
**                          MIMX94398XVMJ_cm33_core0
**                          MIMX94398XVMJ_cm33_core1
**                          MIMX94398XVMJ_cm7_core0
**                          MIMX94398XVMJ_cm7_core1
**                          MIMX94398XVMM_ca55
**                          MIMX94398XVMM_cm33_core0
**                          MIMX94398XVMM_cm33_core1
**                          MIMX94398XVMM_cm7_core0
**                          MIMX94398XVMM_cm7_core1
**
**     Version:             rev. 1.0, 2023-11-01
**     Build:               b250109
**
**     Abstract:
**         CMSIS Peripheral Access Layer for NETC_SW
**
**     Copyright 1997-2016 Freescale Semiconductor, Inc.
**     Copyright 2016-2025 NXP
**     SPDX-License-Identifier: BSD-3-Clause
**
**     http:                 www.nxp.com
**     mail:                 support@nxp.com
**
**     Revisions:
**     - rev. 1.0 (2023-11-01)
**         Initial version.
**         core name and core alias name
**         +---------------------------------------------------------------------+
**         | core name  |                  core alias name                       |
**         +---------------------------------------------------------------------+
**         | cm33_core0 | m33, cm33                                              |
**         +---------------------------------------------------------------------+
**         | cm33_core1 | m33_2, cm33_2, cm33_sync, netcmix_cm33                 |
**         +---------------------------------------------------------------------+
**         | cm7_core0  | m7, cm7                                                |
**         +---------------------------------------------------------------------+
**         | cm7_core1  | m7_2, cm7_2                                            |
**         +---------------------------------------------------------------------+
**         | ca55_core0 | a55, ca55, a55_0, ca55_0                               |
**         +---------------------------------------------------------------------+
**         | ca55_core1 | a55, ca55, a55_1, ca55_1                               |
**         +---------------------------------------------------------------------+
**         | ca55_core2 | a55, ca55, a55_2, ca55_2                               |
**         +---------------------------------------------------------------------+
**         | ca55_core3 | a55, ca55, a55_3, ca55_3                               |
**         +---------------------------------------------------------------------+
**
** ###################################################################
*/

/*!
 * @file NETC_SW.h
 * @version 1.0
 * @date 2023-11-01
 * @brief CMSIS Peripheral Access Layer for NETC_SW
 *
 * CMSIS Peripheral Access Layer for NETC_SW
 */

#if !defined(NETC_SW_H_)
#define NETC_SW_H_                               /**< Symbol preventing repeated inclusion */

#if (defined(CPU_MIMX94398AVKE_ca55) || defined(CPU_MIMX94398AVKJ_ca55) || defined(CPU_MIMX94398AVKM_ca55) || defined(CPU_MIMX94398AVME_ca55) || defined(CPU_MIMX94398AVMJ_ca55) || defined(CPU_MIMX94398AVMM_ca55) || defined(CPU_MIMX94398CVKE_ca55) || defined(CPU_MIMX94398CVKJ_ca55) || defined(CPU_MIMX94398CVKM_ca55) || defined(CPU_MIMX94398CVME_ca55) || defined(CPU_MIMX94398CVMJ_ca55) || defined(CPU_MIMX94398CVMM_ca55) || defined(CPU_MIMX94398DVKE_ca55) || defined(CPU_MIMX94398DVKJ_ca55) || defined(CPU_MIMX94398DVKM_ca55) || defined(CPU_MIMX94398DVME_ca55) || defined(CPU_MIMX94398DVMJ_ca55) || defined(CPU_MIMX94398DVMM_ca55) || defined(CPU_MIMX94398XVKE_ca55) || defined(CPU_MIMX94398XVKJ_ca55) || defined(CPU_MIMX94398XVKM_ca55) || defined(CPU_MIMX94398XVME_ca55) || defined(CPU_MIMX94398XVMJ_ca55) || defined(CPU_MIMX94398XVMM_ca55))
#include "MIMX94398_ca55_COMMON.h"
#elif (defined(CPU_MIMX94398AVKE_cm33_core0) || defined(CPU_MIMX94398AVKJ_cm33_core0) || defined(CPU_MIMX94398AVKM_cm33_core0) || defined(CPU_MIMX94398AVME_cm33_core0) || defined(CPU_MIMX94398AVMJ_cm33_core0) || defined(CPU_MIMX94398AVMM_cm33_core0) || defined(CPU_MIMX94398CVKE_cm33_core0) || defined(CPU_MIMX94398CVKJ_cm33_core0) || defined(CPU_MIMX94398CVKM_cm33_core0) || defined(CPU_MIMX94398CVME_cm33_core0) || defined(CPU_MIMX94398CVMJ_cm33_core0) || defined(CPU_MIMX94398CVMM_cm33_core0) || defined(CPU_MIMX94398DVKE_cm33_core0) || defined(CPU_MIMX94398DVKJ_cm33_core0) || defined(CPU_MIMX94398DVKM_cm33_core0) || defined(CPU_MIMX94398DVME_cm33_core0) || defined(CPU_MIMX94398DVMJ_cm33_core0) || defined(CPU_MIMX94398DVMM_cm33_core0) || defined(CPU_MIMX94398XVKE_cm33_core0) || defined(CPU_MIMX94398XVKJ_cm33_core0) || defined(CPU_MIMX94398XVKM_cm33_core0) || defined(CPU_MIMX94398XVME_cm33_core0) || defined(CPU_MIMX94398XVMJ_cm33_core0) || defined(CPU_MIMX94398XVMM_cm33_core0))
#include "MIMX94398_cm33_core0_COMMON.h"
#elif (defined(CPU_MIMX94398AVKE_cm33_core1) || defined(CPU_MIMX94398AVKJ_cm33_core1) || defined(CPU_MIMX94398AVKM_cm33_core1) || defined(CPU_MIMX94398AVME_cm33_core1) || defined(CPU_MIMX94398AVMJ_cm33_core1) || defined(CPU_MIMX94398AVMM_cm33_core1) || defined(CPU_MIMX94398CVKE_cm33_core1) || defined(CPU_MIMX94398CVKJ_cm33_core1) || defined(CPU_MIMX94398CVKM_cm33_core1) || defined(CPU_MIMX94398CVME_cm33_core1) || defined(CPU_MIMX94398CVMJ_cm33_core1) || defined(CPU_MIMX94398CVMM_cm33_core1) || defined(CPU_MIMX94398DVKE_cm33_core1) || defined(CPU_MIMX94398DVKJ_cm33_core1) || defined(CPU_MIMX94398DVKM_cm33_core1) || defined(CPU_MIMX94398DVME_cm33_core1) || defined(CPU_MIMX94398DVMJ_cm33_core1) || defined(CPU_MIMX94398DVMM_cm33_core1) || defined(CPU_MIMX94398XVKE_cm33_core1) || defined(CPU_MIMX94398XVKJ_cm33_core1) || defined(CPU_MIMX94398XVKM_cm33_core1) || defined(CPU_MIMX94398XVME_cm33_core1) || defined(CPU_MIMX94398XVMJ_cm33_core1) || defined(CPU_MIMX94398XVMM_cm33_core1))
#include "MIMX94398_cm33_core1_COMMON.h"
#elif (defined(CPU_MIMX94398AVKE_cm7_core0) || defined(CPU_MIMX94398AVKJ_cm7_core0) || defined(CPU_MIMX94398AVKM_cm7_core0) || defined(CPU_MIMX94398AVME_cm7_core0) || defined(CPU_MIMX94398AVMJ_cm7_core0) || defined(CPU_MIMX94398AVMM_cm7_core0) || defined(CPU_MIMX94398CVKE_cm7_core0) || defined(CPU_MIMX94398CVKJ_cm7_core0) || defined(CPU_MIMX94398CVKM_cm7_core0) || defined(CPU_MIMX94398CVME_cm7_core0) || defined(CPU_MIMX94398CVMJ_cm7_core0) || defined(CPU_MIMX94398CVMM_cm7_core0) || defined(CPU_MIMX94398DVKE_cm7_core0) || defined(CPU_MIMX94398DVKJ_cm7_core0) || defined(CPU_MIMX94398DVKM_cm7_core0) || defined(CPU_MIMX94398DVME_cm7_core0) || defined(CPU_MIMX94398DVMJ_cm7_core0) || defined(CPU_MIMX94398DVMM_cm7_core0) || defined(CPU_MIMX94398XVKE_cm7_core0) || defined(CPU_MIMX94398XVKJ_cm7_core0) || defined(CPU_MIMX94398XVKM_cm7_core0) || defined(CPU_MIMX94398XVME_cm7_core0) || defined(CPU_MIMX94398XVMJ_cm7_core0) || defined(CPU_MIMX94398XVMM_cm7_core0))
#include "MIMX94398_cm7_core0_COMMON.h"
#elif (defined(CPU_MIMX94398AVKE_cm7_core1) || defined(CPU_MIMX94398AVKJ_cm7_core1) || defined(CPU_MIMX94398AVKM_cm7_core1) || defined(CPU_MIMX94398AVME_cm7_core1) || defined(CPU_MIMX94398AVMJ_cm7_core1) || defined(CPU_MIMX94398AVMM_cm7_core1) || defined(CPU_MIMX94398CVKE_cm7_core1) || defined(CPU_MIMX94398CVKJ_cm7_core1) || defined(CPU_MIMX94398CVKM_cm7_core1) || defined(CPU_MIMX94398CVME_cm7_core1) || defined(CPU_MIMX94398CVMJ_cm7_core1) || defined(CPU_MIMX94398CVMM_cm7_core1) || defined(CPU_MIMX94398DVKE_cm7_core1) || defined(CPU_MIMX94398DVKJ_cm7_core1) || defined(CPU_MIMX94398DVKM_cm7_core1) || defined(CPU_MIMX94398DVME_cm7_core1) || defined(CPU_MIMX94398DVMJ_cm7_core1) || defined(CPU_MIMX94398DVMM_cm7_core1) || defined(CPU_MIMX94398XVKE_cm7_core1) || defined(CPU_MIMX94398XVKJ_cm7_core1) || defined(CPU_MIMX94398XVKM_cm7_core1) || defined(CPU_MIMX94398XVME_cm7_core1) || defined(CPU_MIMX94398XVMJ_cm7_core1) || defined(CPU_MIMX94398XVMM_cm7_core1))
#include "MIMX94398_cm7_core1_COMMON.h"
#else
  #error "No valid CPU defined!"
#endif

/* ----------------------------------------------------------------------------
   -- Device Peripheral Access Layer
   ---------------------------------------------------------------------------- */

/*!
 * @addtogroup Peripheral_access_layer Device Peripheral Access Layer
 * @{
 */


/*
** Start of section using anonymous unions
*/

#if defined(__ARMCC_VERSION)
  #if (__ARMCC_VERSION >= 6010050)
    #pragma clang diagnostic push
  #else
    #pragma push
    #pragma anon_unions
  #endif
#elif defined(__GNUC__)
  /* anonymous unions are enabled by default */
#elif defined(__IAR_SYSTEMS_ICC__)
  #pragma language=extended
#else
  #error Not supported compiler type
#endif

/* ----------------------------------------------------------------------------
   -- NETC_SW Peripheral Access Layer
   ---------------------------------------------------------------------------- */

/*!
 * @addtogroup NETC_SW_Peripheral_Access_Layer NETC_SW Peripheral Access Layer
 * @{
 */

/** NETC_SW - Size of Registers Arrays */
#define NETC_SW_NUM_PORT_GRP_COUNT                1u
#define NETC_SW_NUM_CBDR_COUNT                    2u
#define NETC_SW_NUM_CBDR_INT_COUNT                2u
#define NETC_SW_MAP_PCP_MAP_IPV_COUNT             4u
#define NETC_SW_MAP_PCP_COUNT                     2u
#define NETC_SW_NUM_PCP2PCPMPR_COUNT              2u

/** NETC_SW - Register Layout Typedef */
typedef struct {
  __I  uint32_t SCAPR0;                            /**< Switch capability register 0, offset: 0x0 */
  __I  uint32_t SCAPR1;                            /**< Switch capability register 1, offset: 0x4 */
  __I  uint32_t BPCAPR;                            /**< Buffer pool capability register, offset: 0x8 */
       uint8_t RESERVED_0[12];
  __I  uint32_t FCAPR;                             /**< Forwarding capability register, offset: 0x18 */
       uint8_t RESERVED_1[36];
  __I  uint32_t SMBCAPR;                           /**< Shared memory buffer capability register, offset: 0x40 */
  __I  uint32_t SMBOR0;                            /**< Shared memory buffer operational register 0, offset: 0x44 */
  __I  uint32_t SMBOR1;                            /**< Shared memory buffer operational register 1, offset: 0x48 */
       uint8_t RESERVED_2[52];
  __IO uint32_t CCAR;                              /**< Command cache attribute register, offset: 0x80 */
       uint8_t RESERVED_3[124];
  __I  uint32_t BPTCAPR;                           /**< Buffer pool table capability register, offset: 0x100 */
  __I  uint32_t SBPTCAPR;                          /**< Shared buffer pool table capability register, offset: 0x104 */
       uint8_t RESERVED_4[8];
  __I  uint32_t ETMCGTCAPR;                        /**< ETM congestion group table capability register, offset: 0x110 */
  __I  uint32_t ETMCQTCAPR;                        /**< ETM class queue table capability register, offset: 0x114 */
  __I  uint32_t ETMCSTCAPR;                        /**< ETM class scheduler table capability register, offset: 0x118 */
       uint8_t RESERVED_5[612];
  __I  uint32_t SWID0PMR;                          /**< Switch ID 0 to port mapping register, offset: 0x380 */
       uint8_t RESERVED_6[124];
  __I  uint32_t PGCAPR;                            /**< Port group capability register, offset: 0x400 */
  __I  uint32_t PGOR[NETC_SW_NUM_PORT_GRP_COUNT];  /**< Port group 1 operational register, array offset: 0x404, array step: 0x4 */
       uint8_t RESERVED_7[24];
  __IO uint32_t IMDCR0;                            /**< Ingress mirror destination configuration register 0, offset: 0x420 */
  __IO uint32_t IMDCR1;                            /**< Ingress mirror destination configuration register 1, offset: 0x424 */
       uint8_t RESERVED_8[24];
  __IO uint32_t CTFCR;                             /**< Cut-through forwarding count register, offset: 0x440 */
       uint8_t RESERVED_9[956];
  struct {                                         /* offset: 0x800, array step: 0x30 */
    __IO uint32_t CBDRMR;                            /**< Command BDR 0 mode register..Command BDR 1 mode register, array offset: 0x800, array step: 0x30 */
    __I  uint32_t CBDRSR;                            /**< Command BDR 0 status register..Command BDR 1 status register, array offset: 0x804, array step: 0x30 */
         uint8_t RESERVED_0[8];
    __IO uint32_t CBDRBAR0;                          /**< Command BDR base address register 0, array offset: 0x810, array step: 0x30 */
    __IO uint32_t CBDRBAR1;                          /**< Command BDR 0 base address register 1..Command BDR 1 base address register 1, array offset: 0x814, array step: 0x30 */
    __IO uint32_t CBDRPIR;                           /**< Command BDR 0 producer index register..Command BDR 1 producer index register, array offset: 0x818, array step: 0x30 */
    __IO uint32_t CBDRCIR;                           /**< Command BDR 0 consumer index register..Command BDR 1 consumer index register, array offset: 0x81C, array step: 0x30 */
    __IO uint32_t CBDRLENR;                          /**< Command BDR 0 length register..Command BDR 1 length register, array offset: 0x820, array step: 0x30 */
         uint8_t RESERVED_1[12];
  } NUM_CBDR[NETC_SW_NUM_CBDR_COUNT];
       uint8_t RESERVED_10[64];
  struct {                                         /* offset: 0x8A0, array step: 0x10 */
    __IO uint32_t CBDRIER;                           /**< Command BDR 0 interrupt enable register..Command BDR 1 interrupt enable register, array offset: 0x8A0, array step: 0x10 */
    __IO uint32_t CBDRIDR;                           /**< Command BDR 0 interrupt detect register..Command BDR 1 interrupt detect register, array offset: 0x8A4, array step: 0x10 */
    __IO uint32_t CBDRMSIVR;                         /**< Command BDR 0 MSI-X vector register..Command BDR 1 MSI-X vector register, array offset: 0x8A8, array step: 0x10 */
         uint8_t RESERVED_0[4];
  } NUM_CBDR_INT[NETC_SW_NUM_CBDR_INT_COUNT];
       uint8_t RESERVED_11[64];
  struct {                                         /* offset: 0x900, array step: 0x20 */
    __IO uint32_t QOSVLANMPR[NETC_SW_MAP_PCP_MAP_IPV_COUNT];   /**< QoS to VLAN mapping profile 0 register 0..QoS to VLAN mapping profile 1 register 3, array offset: 0x900, array step: index*0x20, index2*0x4 */
         uint8_t RESERVED_0[16];
  } MAP_PCP[NETC_SW_MAP_PCP_COUNT];
       uint8_t RESERVED_12[448];
  __IO uint32_t PCP2PCPMPR[NETC_SW_NUM_PCP2PCPMPR_COUNT]; /**< PCP to PCP mapping profile 0 register..PCP to PCP mapping profile 1 register, array offset: 0xB00, array step: 0x4 */
       uint8_t RESERVED_13[5368];
  __I  uint32_t BRCAPR;                            /**< Bridge capability register, offset: 0x2000 */
       uint8_t RESERVED_14[4];
  __I  uint32_t VFHTCAPR;                          /**< VLAN filter hash table capability register, offset: 0x2008 */
  __I  uint32_t VFHTOR;                            /**< VLAN filter hash table operational register, offset: 0x200C */
  __IO uint32_t VFHTDECR0;                         /**< VLAN Filter (hash) table default entry configuration registers 0, offset: 0x2010 */
  __IO uint32_t VFHTDECR1;                         /**< VLAN filter hash table default entry configuration registers 1, offset: 0x2014 */
  __IO uint32_t VFHTDECR2;                         /**< VLAN filter hash table default entry configuration registers 2, offset: 0x2018 */
       uint8_t RESERVED_15[4];
  __I  uint32_t FDBHTCAPR;                         /**< FDB hash table capability register, offset: 0x2020 */
  __IO uint32_t FDBHTMCR;                          /**< FDB hash table memory configuration register, offset: 0x2024 */
  __I  uint32_t FDBHTOR0;                          /**< FDB hash table operational register 0, offset: 0x2028 */
  __I  uint32_t FDBHTOR1;                          /**< FDB hash table operational register 1, offset: 0x202C */
       uint8_t RESERVED_16[16];
  __I  uint32_t IPMFHTCAPR;                        /**< IP multicast filter hash table capability register, offset: 0x2040 */
  __I  uint32_t IPV4MFHTOR;                        /**< IPv4 multicast filter hash table operation register, offset: 0x2044 */
       uint8_t RESERVED_17[440];
  __I  uint32_t SDFTCAPR;                          /**< Signature duplicate filter table capability register, offset: 0x2200 */
  __IO uint32_t SDFTCR0;                           /**< Signature duplicate filter table configuration register 0, offset: 0x2204 */
  __IO uint32_t SDFTCR1;                           /**< Signature duplicate filter table configuration register 1, offset: 0x2208 */
       uint8_t RESERVED_18[4];
  __I  uint32_t SDFTOR0;                           /**< Signature duplicate filter table operational register 0, offset: 0x2210 */
  __I  uint32_t SDFTOR1;                           /**< Signature duplicate filter table operational register 1, offset: 0x2214 */
  __IO uint32_t SDFTEIFR0;                         /**< Signature duplicate filter table entry insertion failure register 0, offset: 0x2218 */
  __IO uint32_t SDFTEIFR1;                         /**< Signature duplicate filter table entry insertion failure register 1, offset: 0x221C */
  __IO uint32_t SDFTER;                            /**< Signature duplicate filter table eviction register, offset: 0x2220 */
} NETC_SW_Type;

/* ----------------------------------------------------------------------------
   -- NETC_SW Register Masks
   ---------------------------------------------------------------------------- */

/*!
 * @addtogroup NETC_SW_Register_Masks NETC_SW Register Masks
 * @{
 */

/*! @name SCAPR0 - Switch capability register 0 */
/*! @{ */

#define NETC_SW_SCAPR0_NUM_PORT_MASK             (0x1FU)
#define NETC_SW_SCAPR0_NUM_PORT_SHIFT            (0U)
#define NETC_SW_SCAPR0_NUM_PORT(x)               (((uint32_t)(((uint32_t)(x)) << NETC_SW_SCAPR0_NUM_PORT_SHIFT)) & NETC_SW_SCAPR0_NUM_PORT_MASK)

#define NETC_SW_SCAPR0_NUM_IPV_MASK              (0x100U)
#define NETC_SW_SCAPR0_NUM_IPV_SHIFT             (8U)
#define NETC_SW_SCAPR0_NUM_IPV(x)                (((uint32_t)(((uint32_t)(x)) << NETC_SW_SCAPR0_NUM_IPV_SHIFT)) & NETC_SW_SCAPR0_NUM_IPV_MASK)

#define NETC_SW_SCAPR0_NUM_MSIX_MASK             (0xF0000U)
#define NETC_SW_SCAPR0_NUM_MSIX_SHIFT            (16U)
#define NETC_SW_SCAPR0_NUM_MSIX(x)               (((uint32_t)(((uint32_t)(x)) << NETC_SW_SCAPR0_NUM_MSIX_SHIFT)) & NETC_SW_SCAPR0_NUM_MSIX_MASK)

#define NETC_SW_SCAPR0_NUM_PCPMP_MASK            (0xF00000U)
#define NETC_SW_SCAPR0_NUM_PCPMP_SHIFT           (20U)
#define NETC_SW_SCAPR0_NUM_PCPMP(x)              (((uint32_t)(((uint32_t)(x)) << NETC_SW_SCAPR0_NUM_PCPMP_SHIFT)) & NETC_SW_SCAPR0_NUM_PCPMP_MASK)

#define NETC_SW_SCAPR0_NUM_QVMP_MASK             (0xF000000U)
#define NETC_SW_SCAPR0_NUM_QVMP_SHIFT            (24U)
#define NETC_SW_SCAPR0_NUM_QVMP(x)               (((uint32_t)(((uint32_t)(x)) << NETC_SW_SCAPR0_NUM_QVMP_SHIFT)) & NETC_SW_SCAPR0_NUM_QVMP_MASK)
/*! @} */

/*! @name SCAPR1 - Switch capability register 1 */
/*! @{ */

#define NETC_SW_SCAPR1_FS_MASK                   (0x1U)
#define NETC_SW_SCAPR1_FS_SHIFT                  (0U)
/*! FS - Functional safety capability supported.
 *  0b0..Not supported
 *  0b1..Supported
 */
#define NETC_SW_SCAPR1_FS(x)                     (((uint32_t)(((uint32_t)(x)) << NETC_SW_SCAPR1_FS_SHIFT)) & NETC_SW_SCAPR1_FS_MASK)

#define NETC_SW_SCAPR1_CTF_MASK                  (0x4U)
#define NETC_SW_SCAPR1_CTF_SHIFT                 (2U)
/*! CTF
 *  0b0..Not supported
 *  0b1..Supported
 */
#define NETC_SW_SCAPR1_CTF(x)                    (((uint32_t)(((uint32_t)(x)) << NETC_SW_SCAPR1_CTF_SHIFT)) & NETC_SW_SCAPR1_CTF_MASK)

#define NETC_SW_SCAPR1_TIMCAP_MASK               (0x8U)
#define NETC_SW_SCAPR1_TIMCAP_SHIFT              (3U)
/*! TIMCAP
 *  0b0..Not supported
 *  0b1..Supported
 */
#define NETC_SW_SCAPR1_TIMCAP(x)                 (((uint32_t)(((uint32_t)(x)) << NETC_SW_SCAPR1_TIMCAP_SHIFT)) & NETC_SW_SCAPR1_TIMCAP_MASK)

#define NETC_SW_SCAPR1_IMIR_MASK                 (0x10U)
#define NETC_SW_SCAPR1_IMIR_SHIFT                (4U)
/*! IMIR
 *  0b0..Not supported
 *  0b1..Supported
 */
#define NETC_SW_SCAPR1_IMIR(x)                   (((uint32_t)(((uint32_t)(x)) << NETC_SW_SCAPR1_IMIR_SHIFT)) & NETC_SW_SCAPR1_IMIR_MASK)

#define NETC_SW_SCAPR1_PG_MASK                   (0x40U)
#define NETC_SW_SCAPR1_PG_SHIFT                  (6U)
/*! PG - Port Group
 *  0b0..Not supported
 *  0b1..Supported
 */
#define NETC_SW_SCAPR1_PG(x)                     (((uint32_t)(((uint32_t)(x)) << NETC_SW_SCAPR1_PG_SHIFT)) & NETC_SW_SCAPR1_PG_MASK)

#define NETC_SW_SCAPR1_SDF_MASK                  (0x80U)
#define NETC_SW_SCAPR1_SDF_SHIFT                 (7U)
/*! SDF - Signature Duplicate Filtering
 *  0b0..Not supported
 *  0b1..Supported
 */
#define NETC_SW_SCAPR1_SDF(x)                    (((uint32_t)(((uint32_t)(x)) << NETC_SW_SCAPR1_SDF_SHIFT)) & NETC_SW_SCAPR1_SDF_MASK)

#define NETC_SW_SCAPR1_SWA_MASK                  (0x300U)
#define NETC_SW_SCAPR1_SWA_SHIFT                 (8U)
/*! SWA - Switch Architecture
 *  0b00..Reserved
 *  0b01..Support management of local NETC switch only using NXP Switch Tag (NS_TAG).
 *  0b10..Reserved
 *  0b11..Reserved
 */
#define NETC_SW_SCAPR1_SWA(x)                    (((uint32_t)(((uint32_t)(x)) << NETC_SW_SCAPR1_SWA_SHIFT)) & NETC_SW_SCAPR1_SWA_MASK)

#define NETC_SW_SCAPR1_SQ_TAGS_MASK              (0x1F0000U)
#define NETC_SW_SCAPR1_SQ_TAGS_SHIFT             (16U)
/*! SQ_TAGS
 *  0bxx1xx..HSR Tag
 *  0bxxx1x..802.1CB R-TAG
 *  0bxxxx1..802.1CB draft 2.0 R-TAG
 */
#define NETC_SW_SCAPR1_SQ_TAGS(x)                (((uint32_t)(((uint32_t)(x)) << NETC_SW_SCAPR1_SQ_TAGS_SHIFT)) & NETC_SW_SCAPR1_SQ_TAGS_MASK)
/*! @} */

/*! @name BPCAPR - Buffer pool capability register */
/*! @{ */

#define NETC_SW_BPCAPR_NUM_BP_MASK               (0xFFU)
#define NETC_SW_BPCAPR_NUM_BP_SHIFT              (0U)
#define NETC_SW_BPCAPR_NUM_BP(x)                 (((uint32_t)(((uint32_t)(x)) << NETC_SW_BPCAPR_NUM_BP_SHIFT)) & NETC_SW_BPCAPR_NUM_BP_MASK)

#define NETC_SW_BPCAPR_NUM_SPB_MASK              (0x1F0000U)
#define NETC_SW_BPCAPR_NUM_SPB_SHIFT             (16U)
#define NETC_SW_BPCAPR_NUM_SPB(x)                (((uint32_t)(((uint32_t)(x)) << NETC_SW_BPCAPR_NUM_SPB_SHIFT)) & NETC_SW_BPCAPR_NUM_SPB_MASK)
/*! @} */

/*! @name FCAPR - Forwarding capability register */
/*! @{ */

#define NETC_SW_FCAPR_BR_MASK                    (0x1U)
#define NETC_SW_FCAPR_BR_SHIFT                   (0U)
/*! BR - 802.1Q bridge forwarding support
 *  0b0..Not supported
 *  0b1..Supported
 */
#define NETC_SW_FCAPR_BR(x)                      (((uint32_t)(((uint32_t)(x)) << NETC_SW_FCAPR_BR_SHIFT)) & NETC_SW_FCAPR_BR_MASK)

#define NETC_SW_FCAPR_SF_MASK                    (0x2U)
#define NETC_SW_FCAPR_SF_SHIFT                   (1U)
/*! SF - Stream forwarding supported.
 *  0b0..Stream forwarding supported
 *  0b1..Stream forwarding not supported
 */
#define NETC_SW_FCAPR_SF(x)                      (((uint32_t)(((uint32_t)(x)) << NETC_SW_FCAPR_SF_SHIFT)) & NETC_SW_FCAPR_SF_MASK)
/*! @} */

/*! @name SMBCAPR - Shared memory buffer capability register */
/*! @{ */

#define NETC_SW_SMBCAPR_NUM_WORDS_MASK           (0xFFFFFFU)
#define NETC_SW_SMBCAPR_NUM_WORDS_SHIFT          (0U)
#define NETC_SW_SMBCAPR_NUM_WORDS(x)             (((uint32_t)(((uint32_t)(x)) << NETC_SW_SMBCAPR_NUM_WORDS_SHIFT)) & NETC_SW_SMBCAPR_NUM_WORDS_MASK)

#define NETC_SW_SMBCAPR_WORD_SIZE_MASK           (0x30000000U)
#define NETC_SW_SMBCAPR_WORD_SIZE_SHIFT          (28U)
/*! WORD_SIZE
 *  0b00..24 bytes
 *  0b01-0b11..
 */
#define NETC_SW_SMBCAPR_WORD_SIZE(x)             (((uint32_t)(((uint32_t)(x)) << NETC_SW_SMBCAPR_WORD_SIZE_SHIFT)) & NETC_SW_SMBCAPR_WORD_SIZE_MASK)

#define NETC_SW_SMBCAPR_MLOC_MASK                (0xC0000000U)
#define NETC_SW_SMBCAPR_MLOC_SHIFT               (30U)
/*! MLOC
 *  0b00..Common memory
 *  0b01..
 */
#define NETC_SW_SMBCAPR_MLOC(x)                  (((uint32_t)(((uint32_t)(x)) << NETC_SW_SMBCAPR_MLOC_SHIFT)) & NETC_SW_SMBCAPR_MLOC_MASK)
/*! @} */

/*! @name SMBOR0 - Shared memory buffer operational register 0 */
/*! @{ */

#define NETC_SW_SMBOR0_COUNT_MASK                (0xFFFFFFU)
#define NETC_SW_SMBOR0_COUNT_SHIFT               (0U)
#define NETC_SW_SMBOR0_COUNT(x)                  (((uint32_t)(((uint32_t)(x)) << NETC_SW_SMBOR0_COUNT_SHIFT)) & NETC_SW_SMBOR0_COUNT_MASK)
/*! @} */

/*! @name SMBOR1 - Shared memory buffer operational register 1 */
/*! @{ */

#define NETC_SW_SMBOR1_WATERMARK_MASK            (0xFFFFFFU)
#define NETC_SW_SMBOR1_WATERMARK_SHIFT           (0U)
#define NETC_SW_SMBOR1_WATERMARK(x)              (((uint32_t)(((uint32_t)(x)) << NETC_SW_SMBOR1_WATERMARK_SHIFT)) & NETC_SW_SMBOR1_WATERMARK_MASK)
/*! @} */

/*! @name CCAR - Command cache attribute register */
/*! @{ */

#define NETC_SW_CCAR_CBD_WRCACHE_MASK            (0xFU)
#define NETC_SW_CCAR_CBD_WRCACHE_SHIFT           (0U)
#define NETC_SW_CCAR_CBD_WRCACHE(x)              (((uint32_t)(((uint32_t)(x)) << NETC_SW_CCAR_CBD_WRCACHE_SHIFT)) & NETC_SW_CCAR_CBD_WRCACHE_MASK)

#define NETC_SW_CCAR_CBD_WRDOMAIN_MASK           (0x30U)
#define NETC_SW_CCAR_CBD_WRDOMAIN_SHIFT          (4U)
#define NETC_SW_CCAR_CBD_WRDOMAIN(x)             (((uint32_t)(((uint32_t)(x)) << NETC_SW_CCAR_CBD_WRDOMAIN_SHIFT)) & NETC_SW_CCAR_CBD_WRDOMAIN_MASK)

#define NETC_SW_CCAR_CBD_WRSNP_MASK              (0xC0U)
#define NETC_SW_CCAR_CBD_WRSNP_SHIFT             (6U)
#define NETC_SW_CCAR_CBD_WRSNP(x)                (((uint32_t)(((uint32_t)(x)) << NETC_SW_CCAR_CBD_WRSNP_SHIFT)) & NETC_SW_CCAR_CBD_WRSNP_MASK)

#define NETC_SW_CCAR_CWRCACHE_MASK               (0xF00U)
#define NETC_SW_CCAR_CWRCACHE_SHIFT              (8U)
#define NETC_SW_CCAR_CWRCACHE(x)                 (((uint32_t)(((uint32_t)(x)) << NETC_SW_CCAR_CWRCACHE_SHIFT)) & NETC_SW_CCAR_CWRCACHE_MASK)

#define NETC_SW_CCAR_CWRDOMAIN_MASK              (0x3000U)
#define NETC_SW_CCAR_CWRDOMAIN_SHIFT             (12U)
#define NETC_SW_CCAR_CWRDOMAIN(x)                (((uint32_t)(((uint32_t)(x)) << NETC_SW_CCAR_CWRDOMAIN_SHIFT)) & NETC_SW_CCAR_CWRDOMAIN_MASK)

#define NETC_SW_CCAR_CWRSNP_MASK                 (0xC000U)
#define NETC_SW_CCAR_CWRSNP_SHIFT                (14U)
#define NETC_SW_CCAR_CWRSNP(x)                   (((uint32_t)(((uint32_t)(x)) << NETC_SW_CCAR_CWRSNP_SHIFT)) & NETC_SW_CCAR_CWRSNP_MASK)

#define NETC_SW_CCAR_CBD_RDCACHE_MASK            (0xF0000U)
#define NETC_SW_CCAR_CBD_RDCACHE_SHIFT           (16U)
#define NETC_SW_CCAR_CBD_RDCACHE(x)              (((uint32_t)(((uint32_t)(x)) << NETC_SW_CCAR_CBD_RDCACHE_SHIFT)) & NETC_SW_CCAR_CBD_RDCACHE_MASK)

#define NETC_SW_CCAR_CBD_RDDOMAIN_MASK           (0x300000U)
#define NETC_SW_CCAR_CBD_RDDOMAIN_SHIFT          (20U)
#define NETC_SW_CCAR_CBD_RDDOMAIN(x)             (((uint32_t)(((uint32_t)(x)) << NETC_SW_CCAR_CBD_RDDOMAIN_SHIFT)) & NETC_SW_CCAR_CBD_RDDOMAIN_MASK)

#define NETC_SW_CCAR_CBD_RDSNP_MASK              (0xC00000U)
#define NETC_SW_CCAR_CBD_RDSNP_SHIFT             (22U)
#define NETC_SW_CCAR_CBD_RDSNP(x)                (((uint32_t)(((uint32_t)(x)) << NETC_SW_CCAR_CBD_RDSNP_SHIFT)) & NETC_SW_CCAR_CBD_RDSNP_MASK)

#define NETC_SW_CCAR_CRDCACHE_MASK               (0xF000000U)
#define NETC_SW_CCAR_CRDCACHE_SHIFT              (24U)
#define NETC_SW_CCAR_CRDCACHE(x)                 (((uint32_t)(((uint32_t)(x)) << NETC_SW_CCAR_CRDCACHE_SHIFT)) & NETC_SW_CCAR_CRDCACHE_MASK)

#define NETC_SW_CCAR_CRDDOMAIN_MASK              (0x30000000U)
#define NETC_SW_CCAR_CRDDOMAIN_SHIFT             (28U)
#define NETC_SW_CCAR_CRDDOMAIN(x)                (((uint32_t)(((uint32_t)(x)) << NETC_SW_CCAR_CRDDOMAIN_SHIFT)) & NETC_SW_CCAR_CRDDOMAIN_MASK)

#define NETC_SW_CCAR_CRDSNP_MASK                 (0xC0000000U)
#define NETC_SW_CCAR_CRDSNP_SHIFT                (30U)
#define NETC_SW_CCAR_CRDSNP(x)                   (((uint32_t)(((uint32_t)(x)) << NETC_SW_CCAR_CRDSNP_SHIFT)) & NETC_SW_CCAR_CRDSNP_MASK)
/*! @} */

/*! @name BPTCAPR - Buffer pool table capability register */
/*! @{ */

#define NETC_SW_BPTCAPR_VERSIONS_MASK            (0xFFFF0000U)
#define NETC_SW_BPTCAPR_VERSIONS_SHIFT           (16U)
/*! VERSIONS - Table Version */
#define NETC_SW_BPTCAPR_VERSIONS(x)              (((uint32_t)(((uint32_t)(x)) << NETC_SW_BPTCAPR_VERSIONS_SHIFT)) & NETC_SW_BPTCAPR_VERSIONS_MASK)
/*! @} */

/*! @name SBPTCAPR - Shared buffer pool table capability register */
/*! @{ */

#define NETC_SW_SBPTCAPR_VERSIONS_MASK           (0xFFFF0000U)
#define NETC_SW_SBPTCAPR_VERSIONS_SHIFT          (16U)
/*! VERSIONS - Table Version */
#define NETC_SW_SBPTCAPR_VERSIONS(x)             (((uint32_t)(((uint32_t)(x)) << NETC_SW_SBPTCAPR_VERSIONS_SHIFT)) & NETC_SW_SBPTCAPR_VERSIONS_MASK)
/*! @} */

/*! @name ETMCGTCAPR - ETM congestion group table capability register */
/*! @{ */

#define NETC_SW_ETMCGTCAPR_VERSIONS_MASK         (0xFFFF0000U)
#define NETC_SW_ETMCGTCAPR_VERSIONS_SHIFT        (16U)
/*! VERSIONS - Table Version */
#define NETC_SW_ETMCGTCAPR_VERSIONS(x)           (((uint32_t)(((uint32_t)(x)) << NETC_SW_ETMCGTCAPR_VERSIONS_SHIFT)) & NETC_SW_ETMCGTCAPR_VERSIONS_MASK)
/*! @} */

/*! @name ETMCQTCAPR - ETM class queue table capability register */
/*! @{ */

#define NETC_SW_ETMCQTCAPR_VERSIONS_MASK         (0xFFFF0000U)
#define NETC_SW_ETMCQTCAPR_VERSIONS_SHIFT        (16U)
/*! VERSIONS - Table Version */
#define NETC_SW_ETMCQTCAPR_VERSIONS(x)           (((uint32_t)(((uint32_t)(x)) << NETC_SW_ETMCQTCAPR_VERSIONS_SHIFT)) & NETC_SW_ETMCQTCAPR_VERSIONS_MASK)
/*! @} */

/*! @name ETMCSTCAPR - ETM class scheduler table capability register */
/*! @{ */

#define NETC_SW_ETMCSTCAPR_VERSIONS_MASK         (0xFFFF0000U)
#define NETC_SW_ETMCSTCAPR_VERSIONS_SHIFT        (16U)
/*! VERSIONS - Table Version */
#define NETC_SW_ETMCSTCAPR_VERSIONS(x)           (((uint32_t)(((uint32_t)(x)) << NETC_SW_ETMCSTCAPR_VERSIONS_SHIFT)) & NETC_SW_ETMCSTCAPR_VERSIONS_MASK)
/*! @} */

/*! @name SWID0PMR - Switch ID 0 to port mapping register */
/*! @{ */

#define NETC_SW_SWID0PMR_PORT_MASK               (0x1FU)
#define NETC_SW_SWID0PMR_PORT_SHIFT              (0U)
/*! PORT - Port number */
#define NETC_SW_SWID0PMR_PORT(x)                 (((uint32_t)(((uint32_t)(x)) << NETC_SW_SWID0PMR_PORT_SHIFT)) & NETC_SW_SWID0PMR_PORT_MASK)

#define NETC_SW_SWID0PMR_VALID_MASK              (0x80000000U)
#define NETC_SW_SWID0PMR_VALID_SHIFT             (31U)
/*! VALID - Valid
 *  0b0..Not valid
 *  0b1..Valid
 */
#define NETC_SW_SWID0PMR_VALID(x)                (((uint32_t)(((uint32_t)(x)) << NETC_SW_SWID0PMR_VALID_SHIFT)) & NETC_SW_SWID0PMR_VALID_MASK)
/*! @} */

/*! @name PGCAPR - Port group capability register */
/*! @{ */

#define NETC_SW_PGCAPR_NUM_PG_MASK               (0x7U)
#define NETC_SW_PGCAPR_NUM_PG_SHIFT              (0U)
/*! NUM_PG - Number of port groups */
#define NETC_SW_PGCAPR_NUM_PG(x)                 (((uint32_t)(((uint32_t)(x)) << NETC_SW_PGCAPR_NUM_PG_SHIFT)) & NETC_SW_PGCAPR_NUM_PG_MASK)
/*! @} */

/*! @name PGOR - Port group 1 operational register */
/*! @{ */

#define NETC_SW_PGOR_PORT_BITMAP_MASK            (0xFFFFFFU)
#define NETC_SW_PGOR_PORT_BITMAP_SHIFT           (0U)
/*! PORT_BITMAP - Port Bitmap */
#define NETC_SW_PGOR_PORT_BITMAP(x)              (((uint32_t)(((uint32_t)(x)) << NETC_SW_PGOR_PORT_BITMAP_SHIFT)) & NETC_SW_PGOR_PORT_BITMAP_MASK)
/*! @} */

/* The count of NETC_SW_PGOR */
#define NETC_SW_PGOR_COUNT                       (1U)

/*! @name IMDCR0 - Ingress mirror destination configuration register 0 */
/*! @{ */

#define NETC_SW_IMDCR0_MIREN_MASK                (0x1U)
#define NETC_SW_IMDCR0_MIREN_SHIFT               (0U)
/*! MIREN
 *  0b0..Ingress mirroring disabled
 *  0b1..Ingress mirroring enabled
 */
#define NETC_SW_IMDCR0_MIREN(x)                  (((uint32_t)(((uint32_t)(x)) << NETC_SW_IMDCR0_MIREN_SHIFT)) & NETC_SW_IMDCR0_MIREN_MASK)

#define NETC_SW_IMDCR0_MIRDEST_MASK              (0x2U)
#define NETC_SW_IMDCR0_MIRDEST_SHIFT             (1U)
/*! MIRDEST
 *  0b0..Specified by the value of SWID and PORT
 *  0b1..Switch management port
 */
#define NETC_SW_IMDCR0_MIRDEST(x)                (((uint32_t)(((uint32_t)(x)) << NETC_SW_IMDCR0_MIRDEST_SHIFT)) & NETC_SW_IMDCR0_MIRDEST_MASK)

#define NETC_SW_IMDCR0_IPV_MASK                  (0x1CU)
#define NETC_SW_IMDCR0_IPV_SHIFT                 (2U)
/*! IPV - Internal Priority Value (IPV) */
#define NETC_SW_IMDCR0_IPV(x)                    (((uint32_t)(((uint32_t)(x)) << NETC_SW_IMDCR0_IPV_SHIFT)) & NETC_SW_IMDCR0_IPV_MASK)

#define NETC_SW_IMDCR0_DR_MASK                   (0xC0U)
#define NETC_SW_IMDCR0_DR_SHIFT                  (6U)
/*! DR - Drop Resilience (DR) */
#define NETC_SW_IMDCR0_DR(x)                     (((uint32_t)(((uint32_t)(x)) << NETC_SW_IMDCR0_DR_SHIFT)) & NETC_SW_IMDCR0_DR_MASK)

#define NETC_SW_IMDCR0_PORT_MASK                 (0x1F00U)
#define NETC_SW_IMDCR0_PORT_SHIFT                (8U)
/*! PORT - Port number */
#define NETC_SW_IMDCR0_PORT(x)                   (((uint32_t)(((uint32_t)(x)) << NETC_SW_IMDCR0_PORT_SHIFT)) & NETC_SW_IMDCR0_PORT_MASK)

#define NETC_SW_IMDCR0_SWID_MASK                 (0xE000U)
#define NETC_SW_IMDCR0_SWID_SHIFT                (13U)
/*! SWID - Switch ID */
#define NETC_SW_IMDCR0_SWID(x)                   (((uint32_t)(((uint32_t)(x)) << NETC_SW_IMDCR0_SWID_SHIFT)) & NETC_SW_IMDCR0_SWID_MASK)
/*! @} */

/*! @name IMDCR1 - Ingress mirror destination configuration register 1 */
/*! @{ */

#define NETC_SW_IMDCR1_EFMEID_MASK               (0xFFFFU)
#define NETC_SW_IMDCR1_EFMEID_SHIFT              (0U)
#define NETC_SW_IMDCR1_EFMEID(x)                 (((uint32_t)(((uint32_t)(x)) << NETC_SW_IMDCR1_EFMEID_SHIFT)) & NETC_SW_IMDCR1_EFMEID_MASK)

#define NETC_SW_IMDCR1_EFM_LEN_CHANGE_MASK       (0x7F0000U)
#define NETC_SW_IMDCR1_EFM_LEN_CHANGE_SHIFT      (16U)
#define NETC_SW_IMDCR1_EFM_LEN_CHANGE(x)         (((uint32_t)(((uint32_t)(x)) << NETC_SW_IMDCR1_EFM_LEN_CHANGE_SHIFT)) & NETC_SW_IMDCR1_EFM_LEN_CHANGE_MASK)
/*! @} */

/*! @name CTFCR - Cut-through forwarding count register */
/*! @{ */

#define NETC_SW_CTFCR_COUNT_MASK                 (0xFFFFFFFFU)
#define NETC_SW_CTFCR_COUNT_SHIFT                (0U)
#define NETC_SW_CTFCR_COUNT(x)                   (((uint32_t)(((uint32_t)(x)) << NETC_SW_CTFCR_COUNT_SHIFT)) & NETC_SW_CTFCR_COUNT_MASK)
/*! @} */

/*! @name CBDRMR - Command BDR 0 mode register..Command BDR 1 mode register */
/*! @{ */

#define NETC_SW_CBDRMR_EN_MASK                   (0x80000000U)
#define NETC_SW_CBDRMR_EN_SHIFT                  (31U)
/*! EN
 *  0b0..Disable command buffer descriptor ring
 *  0b1..Enable command buffer descriptor ring
 */
#define NETC_SW_CBDRMR_EN(x)                     (((uint32_t)(((uint32_t)(x)) << NETC_SW_CBDRMR_EN_SHIFT)) & NETC_SW_CBDRMR_EN_MASK)
/*! @} */

/* The count of NETC_SW_CBDRMR */
#define NETC_SW_CBDRMR_COUNT                     (2U)

/*! @name CBDRSR - Command BDR 0 status register..Command BDR 1 status register */
/*! @{ */

#define NETC_SW_CBDRSR_BUSY_MASK                 (0x1U)
#define NETC_SW_CBDRSR_BUSY_SHIFT                (0U)
/*! BUSY
 *  0b0..Idle
 *  0b1..Busy
 */
#define NETC_SW_CBDRSR_BUSY(x)                   (((uint32_t)(((uint32_t)(x)) << NETC_SW_CBDRSR_BUSY_SHIFT)) & NETC_SW_CBDRSR_BUSY_MASK)
/*! @} */

/* The count of NETC_SW_CBDRSR */
#define NETC_SW_CBDRSR_COUNT                     (2U)

/*! @name CBDRBAR0 - Command BDR base address register 0 */
/*! @{ */

#define NETC_SW_CBDRBAR0_ADDRL_MASK              (0xFFFFFF80U)
#define NETC_SW_CBDRBAR0_ADDRL_SHIFT             (7U)
#define NETC_SW_CBDRBAR0_ADDRL(x)                (((uint32_t)(((uint32_t)(x)) << NETC_SW_CBDRBAR0_ADDRL_SHIFT)) & NETC_SW_CBDRBAR0_ADDRL_MASK)
/*! @} */

/* The count of NETC_SW_CBDRBAR0 */
#define NETC_SW_CBDRBAR0_COUNT                   (2U)

/*! @name CBDRBAR1 - Command BDR 0 base address register 1..Command BDR 1 base address register 1 */
/*! @{ */

#define NETC_SW_CBDRBAR1_ADDRH_MASK              (0xFFFFFFFFU)
#define NETC_SW_CBDRBAR1_ADDRH_SHIFT             (0U)
#define NETC_SW_CBDRBAR1_ADDRH(x)                (((uint32_t)(((uint32_t)(x)) << NETC_SW_CBDRBAR1_ADDRH_SHIFT)) & NETC_SW_CBDRBAR1_ADDRH_MASK)
/*! @} */

/* The count of NETC_SW_CBDRBAR1 */
#define NETC_SW_CBDRBAR1_COUNT                   (2U)

/*! @name CBDRPIR - Command BDR 0 producer index register..Command BDR 1 producer index register */
/*! @{ */

#define NETC_SW_CBDRPIR_BDR_INDEX_MASK           (0x3FFU)
#define NETC_SW_CBDRPIR_BDR_INDEX_SHIFT          (0U)
#define NETC_SW_CBDRPIR_BDR_INDEX(x)             (((uint32_t)(((uint32_t)(x)) << NETC_SW_CBDRPIR_BDR_INDEX_SHIFT)) & NETC_SW_CBDRPIR_BDR_INDEX_MASK)
/*! @} */

/* The count of NETC_SW_CBDRPIR */
#define NETC_SW_CBDRPIR_COUNT                    (2U)

/*! @name CBDRCIR - Command BDR 0 consumer index register..Command BDR 1 consumer index register */
/*! @{ */

#define NETC_SW_CBDRCIR_BDR_INDEX_MASK           (0x3FFU)
#define NETC_SW_CBDRCIR_BDR_INDEX_SHIFT          (0U)
#define NETC_SW_CBDRCIR_BDR_INDEX(x)             (((uint32_t)(((uint32_t)(x)) << NETC_SW_CBDRCIR_BDR_INDEX_SHIFT)) & NETC_SW_CBDRCIR_BDR_INDEX_MASK)

#define NETC_SW_CBDRCIR_SBE_MASK                 (0x80000000U)
#define NETC_SW_CBDRCIR_SBE_SHIFT                (31U)
#define NETC_SW_CBDRCIR_SBE(x)                   (((uint32_t)(((uint32_t)(x)) << NETC_SW_CBDRCIR_SBE_SHIFT)) & NETC_SW_CBDRCIR_SBE_MASK)
/*! @} */

/* The count of NETC_SW_CBDRCIR */
#define NETC_SW_CBDRCIR_COUNT                    (2U)

/*! @name CBDRLENR - Command BDR 0 length register..Command BDR 1 length register */
/*! @{ */

#define NETC_SW_CBDRLENR_LENGTH_MASK             (0x7F8U)
#define NETC_SW_CBDRLENR_LENGTH_SHIFT            (3U)
#define NETC_SW_CBDRLENR_LENGTH(x)               (((uint32_t)(((uint32_t)(x)) << NETC_SW_CBDRLENR_LENGTH_SHIFT)) & NETC_SW_CBDRLENR_LENGTH_MASK)
/*! @} */

/* The count of NETC_SW_CBDRLENR */
#define NETC_SW_CBDRLENR_COUNT                   (2U)

/*! @name CBDRIER - Command BDR 0 interrupt enable register..Command BDR 1 interrupt enable register */
/*! @{ */

#define NETC_SW_CBDRIER_CBDCIE_MASK              (0x1U)
#define NETC_SW_CBDRIER_CBDCIE_SHIFT             (0U)
/*! CBDCIE
 *  0b0..Disabled
 *  0b1..Enabled
 */
#define NETC_SW_CBDRIER_CBDCIE(x)                (((uint32_t)(((uint32_t)(x)) << NETC_SW_CBDRIER_CBDCIE_SHIFT)) & NETC_SW_CBDRIER_CBDCIE_MASK)
/*! @} */

/* The count of NETC_SW_CBDRIER */
#define NETC_SW_CBDRIER_COUNT                    (2U)

/*! @name CBDRIDR - Command BDR 0 interrupt detect register..Command BDR 1 interrupt detect register */
/*! @{ */

#define NETC_SW_CBDRIDR_CBDC_MASK                (0x1U)
#define NETC_SW_CBDRIDR_CBDC_SHIFT               (0U)
/*! CBDC
 *  0b0..No BD with CI=1 completed
 *  0b1..Processed BD with CI=1
 */
#define NETC_SW_CBDRIDR_CBDC(x)                  (((uint32_t)(((uint32_t)(x)) << NETC_SW_CBDRIDR_CBDC_SHIFT)) & NETC_SW_CBDRIDR_CBDC_MASK)
/*! @} */

/* The count of NETC_SW_CBDRIDR */
#define NETC_SW_CBDRIDR_COUNT                    (2U)

/*! @name CBDRMSIVR - Command BDR 0 MSI-X vector register..Command BDR 1 MSI-X vector register */
/*! @{ */

#define NETC_SW_CBDRMSIVR_VECTOR_MASK            (0xFU)
#define NETC_SW_CBDRMSIVR_VECTOR_SHIFT           (0U)
#define NETC_SW_CBDRMSIVR_VECTOR(x)              (((uint32_t)(((uint32_t)(x)) << NETC_SW_CBDRMSIVR_VECTOR_SHIFT)) & NETC_SW_CBDRMSIVR_VECTOR_MASK)
/*! @} */

/* The count of NETC_SW_CBDRMSIVR */
#define NETC_SW_CBDRMSIVR_COUNT                  (2U)

/*! @name QOSVLANMPR - QoS to VLAN mapping profile 0 register 0..QoS to VLAN mapping profile 1 register 3 */
/*! @{ */

#define NETC_SW_QOSVLANMPR_IPV0_DR0_MASK         (0xFU)
#define NETC_SW_QOSVLANMPR_IPV0_DR0_SHIFT        (0U)
#define NETC_SW_QOSVLANMPR_IPV0_DR0(x)           (((uint32_t)(((uint32_t)(x)) << NETC_SW_QOSVLANMPR_IPV0_DR0_SHIFT)) & NETC_SW_QOSVLANMPR_IPV0_DR0_MASK)

#define NETC_SW_QOSVLANMPR_IPV2_DR0_MASK         (0xFU)
#define NETC_SW_QOSVLANMPR_IPV2_DR0_SHIFT        (0U)
#define NETC_SW_QOSVLANMPR_IPV2_DR0(x)           (((uint32_t)(((uint32_t)(x)) << NETC_SW_QOSVLANMPR_IPV2_DR0_SHIFT)) & NETC_SW_QOSVLANMPR_IPV2_DR0_MASK)

#define NETC_SW_QOSVLANMPR_IPV4_DR0_MASK         (0xFU)
#define NETC_SW_QOSVLANMPR_IPV4_DR0_SHIFT        (0U)
#define NETC_SW_QOSVLANMPR_IPV4_DR0(x)           (((uint32_t)(((uint32_t)(x)) << NETC_SW_QOSVLANMPR_IPV4_DR0_SHIFT)) & NETC_SW_QOSVLANMPR_IPV4_DR0_MASK)

#define NETC_SW_QOSVLANMPR_IPV6_DR0_MASK         (0xFU)
#define NETC_SW_QOSVLANMPR_IPV6_DR0_SHIFT        (0U)
#define NETC_SW_QOSVLANMPR_IPV6_DR0(x)           (((uint32_t)(((uint32_t)(x)) << NETC_SW_QOSVLANMPR_IPV6_DR0_SHIFT)) & NETC_SW_QOSVLANMPR_IPV6_DR0_MASK)

#define NETC_SW_QOSVLANMPR_IPV0_DR1_MASK         (0xF0U)
#define NETC_SW_QOSVLANMPR_IPV0_DR1_SHIFT        (4U)
#define NETC_SW_QOSVLANMPR_IPV0_DR1(x)           (((uint32_t)(((uint32_t)(x)) << NETC_SW_QOSVLANMPR_IPV0_DR1_SHIFT)) & NETC_SW_QOSVLANMPR_IPV0_DR1_MASK)

#define NETC_SW_QOSVLANMPR_IPV2_DR1_MASK         (0xF0U)
#define NETC_SW_QOSVLANMPR_IPV2_DR1_SHIFT        (4U)
#define NETC_SW_QOSVLANMPR_IPV2_DR1(x)           (((uint32_t)(((uint32_t)(x)) << NETC_SW_QOSVLANMPR_IPV2_DR1_SHIFT)) & NETC_SW_QOSVLANMPR_IPV2_DR1_MASK)

#define NETC_SW_QOSVLANMPR_IPV4_DR1_MASK         (0xF0U)
#define NETC_SW_QOSVLANMPR_IPV4_DR1_SHIFT        (4U)
#define NETC_SW_QOSVLANMPR_IPV4_DR1(x)           (((uint32_t)(((uint32_t)(x)) << NETC_SW_QOSVLANMPR_IPV4_DR1_SHIFT)) & NETC_SW_QOSVLANMPR_IPV4_DR1_MASK)

#define NETC_SW_QOSVLANMPR_IPV6_DR1_MASK         (0xF0U)
#define NETC_SW_QOSVLANMPR_IPV6_DR1_SHIFT        (4U)
#define NETC_SW_QOSVLANMPR_IPV6_DR1(x)           (((uint32_t)(((uint32_t)(x)) << NETC_SW_QOSVLANMPR_IPV6_DR1_SHIFT)) & NETC_SW_QOSVLANMPR_IPV6_DR1_MASK)

#define NETC_SW_QOSVLANMPR_IPV0_DR2_MASK         (0xF00U)
#define NETC_SW_QOSVLANMPR_IPV0_DR2_SHIFT        (8U)
#define NETC_SW_QOSVLANMPR_IPV0_DR2(x)           (((uint32_t)(((uint32_t)(x)) << NETC_SW_QOSVLANMPR_IPV0_DR2_SHIFT)) & NETC_SW_QOSVLANMPR_IPV0_DR2_MASK)

#define NETC_SW_QOSVLANMPR_IPV2_DR2_MASK         (0xF00U)
#define NETC_SW_QOSVLANMPR_IPV2_DR2_SHIFT        (8U)
#define NETC_SW_QOSVLANMPR_IPV2_DR2(x)           (((uint32_t)(((uint32_t)(x)) << NETC_SW_QOSVLANMPR_IPV2_DR2_SHIFT)) & NETC_SW_QOSVLANMPR_IPV2_DR2_MASK)

#define NETC_SW_QOSVLANMPR_IPV4_DR2_MASK         (0xF00U)
#define NETC_SW_QOSVLANMPR_IPV4_DR2_SHIFT        (8U)
#define NETC_SW_QOSVLANMPR_IPV4_DR2(x)           (((uint32_t)(((uint32_t)(x)) << NETC_SW_QOSVLANMPR_IPV4_DR2_SHIFT)) & NETC_SW_QOSVLANMPR_IPV4_DR2_MASK)

#define NETC_SW_QOSVLANMPR_IPV6_DR2_MASK         (0xF00U)
#define NETC_SW_QOSVLANMPR_IPV6_DR2_SHIFT        (8U)
#define NETC_SW_QOSVLANMPR_IPV6_DR2(x)           (((uint32_t)(((uint32_t)(x)) << NETC_SW_QOSVLANMPR_IPV6_DR2_SHIFT)) & NETC_SW_QOSVLANMPR_IPV6_DR2_MASK)

#define NETC_SW_QOSVLANMPR_IPV0_DR3_MASK         (0xF000U)
#define NETC_SW_QOSVLANMPR_IPV0_DR3_SHIFT        (12U)
#define NETC_SW_QOSVLANMPR_IPV0_DR3(x)           (((uint32_t)(((uint32_t)(x)) << NETC_SW_QOSVLANMPR_IPV0_DR3_SHIFT)) & NETC_SW_QOSVLANMPR_IPV0_DR3_MASK)

#define NETC_SW_QOSVLANMPR_IPV2_DR3_MASK         (0xF000U)
#define NETC_SW_QOSVLANMPR_IPV2_DR3_SHIFT        (12U)
#define NETC_SW_QOSVLANMPR_IPV2_DR3(x)           (((uint32_t)(((uint32_t)(x)) << NETC_SW_QOSVLANMPR_IPV2_DR3_SHIFT)) & NETC_SW_QOSVLANMPR_IPV2_DR3_MASK)

#define NETC_SW_QOSVLANMPR_IPV4_DR3_MASK         (0xF000U)
#define NETC_SW_QOSVLANMPR_IPV4_DR3_SHIFT        (12U)
#define NETC_SW_QOSVLANMPR_IPV4_DR3(x)           (((uint32_t)(((uint32_t)(x)) << NETC_SW_QOSVLANMPR_IPV4_DR3_SHIFT)) & NETC_SW_QOSVLANMPR_IPV4_DR3_MASK)

#define NETC_SW_QOSVLANMPR_IPV6_DR3_MASK         (0xF000U)
#define NETC_SW_QOSVLANMPR_IPV6_DR3_SHIFT        (12U)
#define NETC_SW_QOSVLANMPR_IPV6_DR3(x)           (((uint32_t)(((uint32_t)(x)) << NETC_SW_QOSVLANMPR_IPV6_DR3_SHIFT)) & NETC_SW_QOSVLANMPR_IPV6_DR3_MASK)

#define NETC_SW_QOSVLANMPR_IPV1_DR0_MASK         (0xF0000U)
#define NETC_SW_QOSVLANMPR_IPV1_DR0_SHIFT        (16U)
#define NETC_SW_QOSVLANMPR_IPV1_DR0(x)           (((uint32_t)(((uint32_t)(x)) << NETC_SW_QOSVLANMPR_IPV1_DR0_SHIFT)) & NETC_SW_QOSVLANMPR_IPV1_DR0_MASK)

#define NETC_SW_QOSVLANMPR_IPV3_DR0_MASK         (0xF0000U)
#define NETC_SW_QOSVLANMPR_IPV3_DR0_SHIFT        (16U)
#define NETC_SW_QOSVLANMPR_IPV3_DR0(x)           (((uint32_t)(((uint32_t)(x)) << NETC_SW_QOSVLANMPR_IPV3_DR0_SHIFT)) & NETC_SW_QOSVLANMPR_IPV3_DR0_MASK)

#define NETC_SW_QOSVLANMPR_IPV5_DR0_MASK         (0xF0000U)
#define NETC_SW_QOSVLANMPR_IPV5_DR0_SHIFT        (16U)
#define NETC_SW_QOSVLANMPR_IPV5_DR0(x)           (((uint32_t)(((uint32_t)(x)) << NETC_SW_QOSVLANMPR_IPV5_DR0_SHIFT)) & NETC_SW_QOSVLANMPR_IPV5_DR0_MASK)

#define NETC_SW_QOSVLANMPR_IPV7_DR0_MASK         (0xF0000U)
#define NETC_SW_QOSVLANMPR_IPV7_DR0_SHIFT        (16U)
#define NETC_SW_QOSVLANMPR_IPV7_DR0(x)           (((uint32_t)(((uint32_t)(x)) << NETC_SW_QOSVLANMPR_IPV7_DR0_SHIFT)) & NETC_SW_QOSVLANMPR_IPV7_DR0_MASK)

#define NETC_SW_QOSVLANMPR_IPV1_DR1_MASK         (0xF00000U)
#define NETC_SW_QOSVLANMPR_IPV1_DR1_SHIFT        (20U)
#define NETC_SW_QOSVLANMPR_IPV1_DR1(x)           (((uint32_t)(((uint32_t)(x)) << NETC_SW_QOSVLANMPR_IPV1_DR1_SHIFT)) & NETC_SW_QOSVLANMPR_IPV1_DR1_MASK)

#define NETC_SW_QOSVLANMPR_IPV3_DR1_MASK         (0xF00000U)
#define NETC_SW_QOSVLANMPR_IPV3_DR1_SHIFT        (20U)
#define NETC_SW_QOSVLANMPR_IPV3_DR1(x)           (((uint32_t)(((uint32_t)(x)) << NETC_SW_QOSVLANMPR_IPV3_DR1_SHIFT)) & NETC_SW_QOSVLANMPR_IPV3_DR1_MASK)

#define NETC_SW_QOSVLANMPR_IPV5_DR1_MASK         (0xF00000U)
#define NETC_SW_QOSVLANMPR_IPV5_DR1_SHIFT        (20U)
#define NETC_SW_QOSVLANMPR_IPV5_DR1(x)           (((uint32_t)(((uint32_t)(x)) << NETC_SW_QOSVLANMPR_IPV5_DR1_SHIFT)) & NETC_SW_QOSVLANMPR_IPV5_DR1_MASK)

#define NETC_SW_QOSVLANMPR_IPV7_DR1_MASK         (0xF00000U)
#define NETC_SW_QOSVLANMPR_IPV7_DR1_SHIFT        (20U)
#define NETC_SW_QOSVLANMPR_IPV7_DR1(x)           (((uint32_t)(((uint32_t)(x)) << NETC_SW_QOSVLANMPR_IPV7_DR1_SHIFT)) & NETC_SW_QOSVLANMPR_IPV7_DR1_MASK)

#define NETC_SW_QOSVLANMPR_IPV1_DR2_MASK         (0xF000000U)
#define NETC_SW_QOSVLANMPR_IPV1_DR2_SHIFT        (24U)
#define NETC_SW_QOSVLANMPR_IPV1_DR2(x)           (((uint32_t)(((uint32_t)(x)) << NETC_SW_QOSVLANMPR_IPV1_DR2_SHIFT)) & NETC_SW_QOSVLANMPR_IPV1_DR2_MASK)

#define NETC_SW_QOSVLANMPR_IPV3_DR2_MASK         (0xF000000U)
#define NETC_SW_QOSVLANMPR_IPV3_DR2_SHIFT        (24U)
#define NETC_SW_QOSVLANMPR_IPV3_DR2(x)           (((uint32_t)(((uint32_t)(x)) << NETC_SW_QOSVLANMPR_IPV3_DR2_SHIFT)) & NETC_SW_QOSVLANMPR_IPV3_DR2_MASK)

#define NETC_SW_QOSVLANMPR_IPV5_DR2_MASK         (0xF000000U)
#define NETC_SW_QOSVLANMPR_IPV5_DR2_SHIFT        (24U)
#define NETC_SW_QOSVLANMPR_IPV5_DR2(x)           (((uint32_t)(((uint32_t)(x)) << NETC_SW_QOSVLANMPR_IPV5_DR2_SHIFT)) & NETC_SW_QOSVLANMPR_IPV5_DR2_MASK)

#define NETC_SW_QOSVLANMPR_IPV7_DR2_MASK         (0xF000000U)
#define NETC_SW_QOSVLANMPR_IPV7_DR2_SHIFT        (24U)
#define NETC_SW_QOSVLANMPR_IPV7_DR2(x)           (((uint32_t)(((uint32_t)(x)) << NETC_SW_QOSVLANMPR_IPV7_DR2_SHIFT)) & NETC_SW_QOSVLANMPR_IPV7_DR2_MASK)

#define NETC_SW_QOSVLANMPR_IPV1_DR3_MASK         (0xF0000000U)
#define NETC_SW_QOSVLANMPR_IPV1_DR3_SHIFT        (28U)
#define NETC_SW_QOSVLANMPR_IPV1_DR3(x)           (((uint32_t)(((uint32_t)(x)) << NETC_SW_QOSVLANMPR_IPV1_DR3_SHIFT)) & NETC_SW_QOSVLANMPR_IPV1_DR3_MASK)

#define NETC_SW_QOSVLANMPR_IPV3_DR3_MASK         (0xF0000000U)
#define NETC_SW_QOSVLANMPR_IPV3_DR3_SHIFT        (28U)
#define NETC_SW_QOSVLANMPR_IPV3_DR3(x)           (((uint32_t)(((uint32_t)(x)) << NETC_SW_QOSVLANMPR_IPV3_DR3_SHIFT)) & NETC_SW_QOSVLANMPR_IPV3_DR3_MASK)

#define NETC_SW_QOSVLANMPR_IPV5_DR3_MASK         (0xF0000000U)
#define NETC_SW_QOSVLANMPR_IPV5_DR3_SHIFT        (28U)
#define NETC_SW_QOSVLANMPR_IPV5_DR3(x)           (((uint32_t)(((uint32_t)(x)) << NETC_SW_QOSVLANMPR_IPV5_DR3_SHIFT)) & NETC_SW_QOSVLANMPR_IPV5_DR3_MASK)

#define NETC_SW_QOSVLANMPR_IPV7_DR3_MASK         (0xF0000000U)
#define NETC_SW_QOSVLANMPR_IPV7_DR3_SHIFT        (28U)
#define NETC_SW_QOSVLANMPR_IPV7_DR3(x)           (((uint32_t)(((uint32_t)(x)) << NETC_SW_QOSVLANMPR_IPV7_DR3_SHIFT)) & NETC_SW_QOSVLANMPR_IPV7_DR3_MASK)
/*! @} */

/* The count of NETC_SW_QOSVLANMPR */
#define NETC_SW_QOSVLANMPR_COUNT                 (2U)

/* The count of NETC_SW_QOSVLANMPR */
#define NETC_SW_QOSVLANMPR_COUNT2                (4U)

/*! @name PCP2PCPMPR - PCP to PCP mapping profile 0 register..PCP to PCP mapping profile 1 register */
/*! @{ */

#define NETC_SW_PCP2PCPMPR_PCP0_MASK             (0x7U)
#define NETC_SW_PCP2PCPMPR_PCP0_SHIFT            (0U)
#define NETC_SW_PCP2PCPMPR_PCP0(x)               (((uint32_t)(((uint32_t)(x)) << NETC_SW_PCP2PCPMPR_PCP0_SHIFT)) & NETC_SW_PCP2PCPMPR_PCP0_MASK)

#define NETC_SW_PCP2PCPMPR_PCP1_MASK             (0x70U)
#define NETC_SW_PCP2PCPMPR_PCP1_SHIFT            (4U)
#define NETC_SW_PCP2PCPMPR_PCP1(x)               (((uint32_t)(((uint32_t)(x)) << NETC_SW_PCP2PCPMPR_PCP1_SHIFT)) & NETC_SW_PCP2PCPMPR_PCP1_MASK)

#define NETC_SW_PCP2PCPMPR_PCP2_MASK             (0x700U)
#define NETC_SW_PCP2PCPMPR_PCP2_SHIFT            (8U)
#define NETC_SW_PCP2PCPMPR_PCP2(x)               (((uint32_t)(((uint32_t)(x)) << NETC_SW_PCP2PCPMPR_PCP2_SHIFT)) & NETC_SW_PCP2PCPMPR_PCP2_MASK)

#define NETC_SW_PCP2PCPMPR_PCP3_MASK             (0x7000U)
#define NETC_SW_PCP2PCPMPR_PCP3_SHIFT            (12U)
#define NETC_SW_PCP2PCPMPR_PCP3(x)               (((uint32_t)(((uint32_t)(x)) << NETC_SW_PCP2PCPMPR_PCP3_SHIFT)) & NETC_SW_PCP2PCPMPR_PCP3_MASK)

#define NETC_SW_PCP2PCPMPR_PCP4_MASK             (0x70000U)
#define NETC_SW_PCP2PCPMPR_PCP4_SHIFT            (16U)
#define NETC_SW_PCP2PCPMPR_PCP4(x)               (((uint32_t)(((uint32_t)(x)) << NETC_SW_PCP2PCPMPR_PCP4_SHIFT)) & NETC_SW_PCP2PCPMPR_PCP4_MASK)

#define NETC_SW_PCP2PCPMPR_PCP5_MASK             (0x700000U)
#define NETC_SW_PCP2PCPMPR_PCP5_SHIFT            (20U)
#define NETC_SW_PCP2PCPMPR_PCP5(x)               (((uint32_t)(((uint32_t)(x)) << NETC_SW_PCP2PCPMPR_PCP5_SHIFT)) & NETC_SW_PCP2PCPMPR_PCP5_MASK)

#define NETC_SW_PCP2PCPMPR_PCP6_MASK             (0x7000000U)
#define NETC_SW_PCP2PCPMPR_PCP6_SHIFT            (24U)
#define NETC_SW_PCP2PCPMPR_PCP6(x)               (((uint32_t)(((uint32_t)(x)) << NETC_SW_PCP2PCPMPR_PCP6_SHIFT)) & NETC_SW_PCP2PCPMPR_PCP6_MASK)

#define NETC_SW_PCP2PCPMPR_PCP7_MASK             (0x70000000U)
#define NETC_SW_PCP2PCPMPR_PCP7_SHIFT            (28U)
#define NETC_SW_PCP2PCPMPR_PCP7(x)               (((uint32_t)(((uint32_t)(x)) << NETC_SW_PCP2PCPMPR_PCP7_SHIFT)) & NETC_SW_PCP2PCPMPR_PCP7_MASK)
/*! @} */

/* The count of NETC_SW_PCP2PCPMPR */
#define NETC_SW_PCP2PCPMPR_COUNT                 (2U)

/*! @name BRCAPR - Bridge capability register */
/*! @{ */

#define NETC_SW_BRCAPR_IPV4MFLT_MASK             (0x1U)
#define NETC_SW_BRCAPR_IPV4MFLT_SHIFT            (0U)
/*! IPV4MFLT
 *  0b0..Not supported
 *  0b1..Supported
 */
#define NETC_SW_BRCAPR_IPV4MFLT(x)               (((uint32_t)(((uint32_t)(x)) << NETC_SW_BRCAPR_IPV4MFLT_SHIFT)) & NETC_SW_BRCAPR_IPV4MFLT_MASK)

#define NETC_SW_BRCAPR_STAMVD_MASK               (0x4U)
#define NETC_SW_BRCAPR_STAMVD_SHIFT              (2U)
/*! STAMVD
 *  0b0..Not supported
 *  0b1..Supported
 */
#define NETC_SW_BRCAPR_STAMVD(x)                 (((uint32_t)(((uint32_t)(x)) << NETC_SW_BRCAPR_STAMVD_SHIFT)) & NETC_SW_BRCAPR_STAMVD_MASK)

#define NETC_SW_BRCAPR_STRMCTRL_MASK             (0x8U)
#define NETC_SW_BRCAPR_STRMCTRL_SHIFT            (3U)
/*! STRMCTRL - Storm Control supported
 *  0b0..Not supported
 *  0b1..Supported
 */
#define NETC_SW_BRCAPR_STRMCTRL(x)               (((uint32_t)(((uint32_t)(x)) << NETC_SW_BRCAPR_STRMCTRL_SHIFT)) & NETC_SW_BRCAPR_STRMCTRL_MASK)

#define NETC_SW_BRCAPR_SRCPPRND_MASK             (0x10U)
#define NETC_SW_BRCAPR_SRCPPRND_SHIFT            (4U)
/*! SRCPPRND
 *  0b0..Not supported
 *  0b1..Supported
 */
#define NETC_SW_BRCAPR_SRCPPRND(x)               (((uint32_t)(((uint32_t)(x)) << NETC_SW_BRCAPR_SRCPPRND_SHIFT)) & NETC_SW_BRCAPR_SRCPPRND_MASK)

#define NETC_SW_BRCAPR_EVLANXLATE_MASK           (0x20U)
#define NETC_SW_BRCAPR_EVLANXLATE_SHIFT          (5U)
/*! EVLANXLATE - Egress VLAN translation supported
 *  0b0..Egress VLAN translation not supported
 *  0b1..Egress VLAN translation supported
 */
#define NETC_SW_BRCAPR_EVLANXLATE(x)             (((uint32_t)(((uint32_t)(x)) << NETC_SW_BRCAPR_EVLANXLATE_SHIFT)) & NETC_SW_BRCAPR_EVLANXLATE_MASK)

#define NETC_SW_BRCAPR_NUM_STG_MASK              (0x3000U)
#define NETC_SW_BRCAPR_NUM_STG_SHIFT             (12U)
#define NETC_SW_BRCAPR_NUM_STG(x)                (((uint32_t)(((uint32_t)(x)) << NETC_SW_BRCAPR_NUM_STG_SHIFT)) & NETC_SW_BRCAPR_NUM_STG_MASK)
/*! @} */

/*! @name VFHTCAPR - VLAN filter hash table capability register */
/*! @{ */

#define NETC_SW_VFHTCAPR_VERSIONS_MASK           (0xFFFF0000U)
#define NETC_SW_VFHTCAPR_VERSIONS_SHIFT          (16U)
/*! VERSIONS - Table Version */
#define NETC_SW_VFHTCAPR_VERSIONS(x)             (((uint32_t)(((uint32_t)(x)) << NETC_SW_VFHTCAPR_VERSIONS_SHIFT)) & NETC_SW_VFHTCAPR_VERSIONS_MASK)
/*! @} */

/*! @name VFHTOR - VLAN filter hash table operational register */
/*! @{ */

#define NETC_SW_VFHTOR_NUM_ENTRIES_MASK          (0xFFFU)
#define NETC_SW_VFHTOR_NUM_ENTRIES_SHIFT         (0U)
#define NETC_SW_VFHTOR_NUM_ENTRIES(x)            (((uint32_t)(((uint32_t)(x)) << NETC_SW_VFHTOR_NUM_ENTRIES_SHIFT)) & NETC_SW_VFHTOR_NUM_ENTRIES_MASK)
/*! @} */

/*! @name VFHTDECR0 - VLAN Filter (hash) table default entry configuration registers 0 */
/*! @{ */

#define NETC_SW_VFHTDECR0_PORT0_MASK             (0x1U)
#define NETC_SW_VFHTDECR0_PORT0_SHIFT            (0U)
/*! PORT0 - Port n
 *  0b0..Port is not a member of this VLAN.
 *  0b1..Port is a member of this VLAN.
 */
#define NETC_SW_VFHTDECR0_PORT0(x)               (((uint32_t)(((uint32_t)(x)) << NETC_SW_VFHTDECR0_PORT0_SHIFT)) & NETC_SW_VFHTDECR0_PORT0_MASK)

#define NETC_SW_VFHTDECR0_PORT1_MASK             (0x2U)
#define NETC_SW_VFHTDECR0_PORT1_SHIFT            (1U)
/*! PORT1 - Port n
 *  0b0..Port is not a member of this VLAN.
 *  0b1..Port is a member of this VLAN.
 */
#define NETC_SW_VFHTDECR0_PORT1(x)               (((uint32_t)(((uint32_t)(x)) << NETC_SW_VFHTDECR0_PORT1_SHIFT)) & NETC_SW_VFHTDECR0_PORT1_MASK)

#define NETC_SW_VFHTDECR0_PORT2_MASK             (0x4U)
#define NETC_SW_VFHTDECR0_PORT2_SHIFT            (2U)
/*! PORT2 - Port n
 *  0b0..Port is not a member of this VLAN.
 *  0b1..Port is a member of this VLAN.
 */
#define NETC_SW_VFHTDECR0_PORT2(x)               (((uint32_t)(((uint32_t)(x)) << NETC_SW_VFHTDECR0_PORT2_SHIFT)) & NETC_SW_VFHTDECR0_PORT2_MASK)

#define NETC_SW_VFHTDECR0_PORT3_MASK             (0x8U)
#define NETC_SW_VFHTDECR0_PORT3_SHIFT            (3U)
/*! PORT3 - Port n
 *  0b0..Port is not a member of this VLAN.
 *  0b1..Port is a member of this VLAN.
 */
#define NETC_SW_VFHTDECR0_PORT3(x)               (((uint32_t)(((uint32_t)(x)) << NETC_SW_VFHTDECR0_PORT3_SHIFT)) & NETC_SW_VFHTDECR0_PORT3_MASK)

#define NETC_SW_VFHTDECR0_STG_ID_MASK            (0xF000000U)
#define NETC_SW_VFHTDECR0_STG_ID_SHIFT           (24U)
#define NETC_SW_VFHTDECR0_STG_ID(x)              (((uint32_t)(((uint32_t)(x)) << NETC_SW_VFHTDECR0_STG_ID_SHIFT)) & NETC_SW_VFHTDECR0_STG_ID_MASK)

#define NETC_SW_VFHTDECR0_IPMFE_MASK             (0x20000000U)
#define NETC_SW_VFHTDECR0_IPMFE_SHIFT            (29U)
/*! IPMFE
 *  0b0..No IP multicast filtering is performed.
 *  0b1..If the frame is identified as a multicast IP packet, then IP multicast filtering is performed. If the
 *       frame is not identified as an IP multicast packet, the IP multicast filtering is not performed.
 */
#define NETC_SW_VFHTDECR0_IPMFE(x)               (((uint32_t)(((uint32_t)(x)) << NETC_SW_VFHTDECR0_IPMFE_SHIFT)) & NETC_SW_VFHTDECR0_IPMFE_MASK)

#define NETC_SW_VFHTDECR0_IPMFLE_MASK            (0x40000000U)
#define NETC_SW_VFHTDECR0_IPMFLE_SHIFT           (30U)
/*! IPMFLE
 *  0b0..IP Multicast Flooding disabled, the frame is discarded.
 *  0b1..IP Multicast Flooding enabled, the frame is flooded.
 */
#define NETC_SW_VFHTDECR0_IPMFLE(x)              (((uint32_t)(((uint32_t)(x)) << NETC_SW_VFHTDECR0_IPMFLE_SHIFT)) & NETC_SW_VFHTDECR0_IPMFLE_MASK)
/*! @} */

/*! @name VFHTDECR1 - VLAN filter hash table default entry configuration registers 1 */
/*! @{ */

#define NETC_SW_VFHTDECR1_FID_MASK               (0xFFFU)
#define NETC_SW_VFHTDECR1_FID_SHIFT              (0U)
/*! FID - Filtering ID */
#define NETC_SW_VFHTDECR1_FID(x)                 (((uint32_t)(((uint32_t)(x)) << NETC_SW_VFHTDECR1_FID_SHIFT)) & NETC_SW_VFHTDECR1_FID_MASK)

#define NETC_SW_VFHTDECR1_VL_MODE_MASK           (0x1000U)
#define NETC_SW_VFHTDECR1_VL_MODE_SHIFT          (12U)
/*! VL_MODE - VLAN Learning Mode
 *  0b0..Independent VLAN learning: FID is set to the VID assigned to the frame
 *  0b1..Shared VLAN learning: Use the FID specified in this register
 */
#define NETC_SW_VFHTDECR1_VL_MODE(x)             (((uint32_t)(((uint32_t)(x)) << NETC_SW_VFHTDECR1_VL_MODE_SHIFT)) & NETC_SW_VFHTDECR1_VL_MODE_MASK)

#define NETC_SW_VFHTDECR1_PGA_MASK               (0x2000U)
#define NETC_SW_VFHTDECR1_PGA_SHIFT              (13U)
/*! PGA - Port Group Action
 *  0b0..Port group capability is enabled if any port groups are configured.
 *  0b1..Port group capability is disabled for this VLAN.
 */
#define NETC_SW_VFHTDECR1_PGA(x)                 (((uint32_t)(((uint32_t)(x)) << NETC_SW_VFHTDECR1_PGA_SHIFT)) & NETC_SW_VFHTDECR1_PGA_MASK)

#define NETC_SW_VFHTDECR1_SDFA_MASK              (0x4000U)
#define NETC_SW_VFHTDECR1_SDFA_SHIFT             (14U)
/*! SDFA - Signature Duplicate Filtering Action
 *  0b0..Do not perform signature duplicate filtering function.
 *  0b1..Perform signature duplicate filtering function if the frame is tagged with the sequence tag.
 */
#define NETC_SW_VFHTDECR1_SDFA(x)                (((uint32_t)(((uint32_t)(x)) << NETC_SW_VFHTDECR1_SDFA_SHIFT)) & NETC_SW_VFHTDECR1_SDFA_MASK)

#define NETC_SW_VFHTDECR1_OSDFA_MASK             (0x8000U)
#define NETC_SW_VFHTDECR1_OSDFA_SHIFT            (15U)
/*! OSDFA
 *  0b0..Do not override signature duplicate filtering action set earlier.
 *  0b1..Override signature duplicate filtering action to the value configured in the SDFA field of this entry.
 */
#define NETC_SW_VFHTDECR1_OSDFA(x)               (((uint32_t)(((uint32_t)(x)) << NETC_SW_VFHTDECR1_OSDFA_SHIFT)) & NETC_SW_VFHTDECR1_OSDFA_MASK)

#define NETC_SW_VFHTDECR1_ET_EID_MASK            (0xFFFF0000U)
#define NETC_SW_VFHTDECR1_ET_EID_SHIFT           (16U)
#define NETC_SW_VFHTDECR1_ET_EID(x)              (((uint32_t)(((uint32_t)(x)) << NETC_SW_VFHTDECR1_ET_EID_SHIFT)) & NETC_SW_VFHTDECR1_ET_EID_MASK)
/*! @} */

/*! @name VFHTDECR2 - VLAN filter hash table default entry configuration registers 2 */
/*! @{ */

#define NETC_SW_VFHTDECR2_ETA_PORT0_MASK         (0x1U)
#define NETC_SW_VFHTDECR2_ETA_PORT0_SHIFT        (0U)
/*! ETA_PORT0 - Egress Treatment Applicability for Port n
 *  0b0..Port has no entry in the Egress Treatment table
 *  0b1..Port has an entry in the Egress Treatment table
 */
#define NETC_SW_VFHTDECR2_ETA_PORT0(x)           (((uint32_t)(((uint32_t)(x)) << NETC_SW_VFHTDECR2_ETA_PORT0_SHIFT)) & NETC_SW_VFHTDECR2_ETA_PORT0_MASK)

#define NETC_SW_VFHTDECR2_ETA_PORT1_MASK         (0x2U)
#define NETC_SW_VFHTDECR2_ETA_PORT1_SHIFT        (1U)
/*! ETA_PORT1 - Egress Treatment Applicability for Port n
 *  0b0..Port has no entry in the Egress Treatment table
 *  0b1..Port has an entry in the Egress Treatment table
 */
#define NETC_SW_VFHTDECR2_ETA_PORT1(x)           (((uint32_t)(((uint32_t)(x)) << NETC_SW_VFHTDECR2_ETA_PORT1_SHIFT)) & NETC_SW_VFHTDECR2_ETA_PORT1_MASK)

#define NETC_SW_VFHTDECR2_ETA_PORT2_MASK         (0x4U)
#define NETC_SW_VFHTDECR2_ETA_PORT2_SHIFT        (2U)
/*! ETA_PORT2 - Egress Treatment Applicability for Port n
 *  0b0..Port has no entry in the Egress Treatment table
 *  0b1..Port has an entry in the Egress Treatment table
 */
#define NETC_SW_VFHTDECR2_ETA_PORT2(x)           (((uint32_t)(((uint32_t)(x)) << NETC_SW_VFHTDECR2_ETA_PORT2_SHIFT)) & NETC_SW_VFHTDECR2_ETA_PORT2_MASK)

#define NETC_SW_VFHTDECR2_ETA_PORT3_MASK         (0x8U)
#define NETC_SW_VFHTDECR2_ETA_PORT3_SHIFT        (3U)
/*! ETA_PORT3 - Egress Treatment Applicability for Port n
 *  0b0..Port has no entry in the Egress Treatment table
 *  0b1..Port has an entry in the Egress Treatment table
 */
#define NETC_SW_VFHTDECR2_ETA_PORT3(x)           (((uint32_t)(((uint32_t)(x)) << NETC_SW_VFHTDECR2_ETA_PORT3_SHIFT)) & NETC_SW_VFHTDECR2_ETA_PORT3_MASK)

#define NETC_SW_VFHTDECR2_MLO_MASK               (0x7000000U)
#define NETC_SW_VFHTDECR2_MLO_SHIFT              (24U)
/*! MLO - MAC Learning Options
 *  0b001..Disable MAC learning. MAC learning function is not performed during the forwarding processing.
 *  0b010..Hardware MAC learning is performed.
 *  0b011..Software MAC learning secure. A MAC learning lookup is performed into the FDB table. If there is no
 *         match, no attempt is made to add a new entry, and the frame is redirected to the switch management port. If
 *         there is a match, and the entry's port number does not match frame ingress port number, the frame is
 *         redirected to the switch management port if station move is allowed, otherwise the frame is discarded. If
 *         the frame is redirected to the switch management port, a To_Host NXP switch tag (Type=2, SubType=0) with
 *         Host Reason set to 'MAC learning', is added to the redirected frame when it exits the switch management
 *         port. If there is an NXP switch tag present in the received frame, it is removed from the redirected
 *         frame.
 *  0b100..Software MAC learning unsecure. A MAC learning lookup is performed into the FDB table. If there is no
 *         match, no attempt is made to add a new entry, and a copy of the frame is sent to the switch management
 *         port. If there is match, and the entry's port number does not match frame ingress port number, the frame
 *         is copied to the switch management port if station move is allowed, otherwise the frame is discarded. If
 *         a copy of the frame is sent to the switch management port, a To_Host NXP switch tag (Type=2, SubType=0)
 *         with Host Reason set to 'MAC learning', is added to the copy frame when it exits the switch management
 *         port. If there is an NXP switch tag present in the received frame, it is removed from the copy frame.
 *  0b101..Disable MAC learning with SMAC validation. A MAC learning lookup is performed into the FDB table. If
 *         there is no match or there is a match but the ingress port is not a member of the FDB entry, the frame is
 *         discarded and counted against the bridge port discard count register (BPDCR) with discard reason
 *         BPDCRR0[MACLNFDR] set to 1.
 */
#define NETC_SW_VFHTDECR2_MLO(x)                 (((uint32_t)(((uint32_t)(x)) << NETC_SW_VFHTDECR2_MLO_SHIFT)) & NETC_SW_VFHTDECR2_MLO_MASK)

#define NETC_SW_VFHTDECR2_MFO_MASK               (0x18000000U)
#define NETC_SW_VFHTDECR2_MFO_SHIFT              (27U)
/*! MFO
 *  0b00..
 *  0b01..No FDB lookup is performed, the frame is flooded.
 *  0b10..FDB lookup is performed, and if there is no match, the frame is flooded.
 *  0b11..FDB lookup is performed, and if there is no match, the frame is discarded.
 */
#define NETC_SW_VFHTDECR2_MFO(x)                 (((uint32_t)(((uint32_t)(x)) << NETC_SW_VFHTDECR2_MFO_SHIFT)) & NETC_SW_VFHTDECR2_MFO_MASK)

#define NETC_SW_VFHTDECR2_FDBAFSS_MASK           (0x20000000U)
#define NETC_SW_VFHTDECR2_FDBAFSS_SHIFT          (29U)
/*! FDBAFSS - FDB Activity Flag Set Source
 *  0b0..MAC Forwarding
 *  0b1..MAC Learning
 */
#define NETC_SW_VFHTDECR2_FDBAFSS(x)             (((uint32_t)(((uint32_t)(x)) << NETC_SW_VFHTDECR2_FDBAFSS_SHIFT)) & NETC_SW_VFHTDECR2_FDBAFSS_MASK)
/*! @} */

/*! @name FDBHTCAPR - FDB hash table capability register */
/*! @{ */

#define NETC_SW_FDBHTCAPR_NUM_GMAC_MASK          (0x1FFU)
#define NETC_SW_FDBHTCAPR_NUM_GMAC_SHIFT         (0U)
#define NETC_SW_FDBHTCAPR_NUM_GMAC(x)            (((uint32_t)(((uint32_t)(x)) << NETC_SW_FDBHTCAPR_NUM_GMAC_SHIFT)) & NETC_SW_FDBHTCAPR_NUM_GMAC_MASK)

#define NETC_SW_FDBHTCAPR_VERSIONS_MASK          (0xFFFF0000U)
#define NETC_SW_FDBHTCAPR_VERSIONS_SHIFT         (16U)
/*! VERSIONS - Table Version */
#define NETC_SW_FDBHTCAPR_VERSIONS(x)            (((uint32_t)(((uint32_t)(x)) << NETC_SW_FDBHTCAPR_VERSIONS_SHIFT)) & NETC_SW_FDBHTCAPR_VERSIONS_MASK)
/*! @} */

/*! @name FDBHTMCR - FDB hash table memory configuration register */
/*! @{ */

#define NETC_SW_FDBHTMCR_DYN_LIMIT_MASK          (0xFFFFU)
#define NETC_SW_FDBHTMCR_DYN_LIMIT_SHIFT         (0U)
#define NETC_SW_FDBHTMCR_DYN_LIMIT(x)            (((uint32_t)(((uint32_t)(x)) << NETC_SW_FDBHTMCR_DYN_LIMIT_SHIFT)) & NETC_SW_FDBHTMCR_DYN_LIMIT_MASK)
/*! @} */

/*! @name FDBHTOR0 - FDB hash table operational register 0 */
/*! @{ */

#define NETC_SW_FDBHTOR0_STATIC_ENTRIES_MASK     (0xFFFFU)
#define NETC_SW_FDBHTOR0_STATIC_ENTRIES_SHIFT    (0U)
#define NETC_SW_FDBHTOR0_STATIC_ENTRIES(x)       (((uint32_t)(((uint32_t)(x)) << NETC_SW_FDBHTOR0_STATIC_ENTRIES_SHIFT)) & NETC_SW_FDBHTOR0_STATIC_ENTRIES_MASK)

#define NETC_SW_FDBHTOR0_NUM_GENTRIES_MASK       (0x1FF0000U)
#define NETC_SW_FDBHTOR0_NUM_GENTRIES_SHIFT      (16U)
#define NETC_SW_FDBHTOR0_NUM_GENTRIES(x)         (((uint32_t)(((uint32_t)(x)) << NETC_SW_FDBHTOR0_NUM_GENTRIES_SHIFT)) & NETC_SW_FDBHTOR0_NUM_GENTRIES_MASK)
/*! @} */

/*! @name FDBHTOR1 - FDB hash table operational register 1 */
/*! @{ */

#define NETC_SW_FDBHTOR1_DYN_ENTRIES_MASK        (0xFFFFU)
#define NETC_SW_FDBHTOR1_DYN_ENTRIES_SHIFT       (0U)
#define NETC_SW_FDBHTOR1_DYN_ENTRIES(x)          (((uint32_t)(((uint32_t)(x)) << NETC_SW_FDBHTOR1_DYN_ENTRIES_SHIFT)) & NETC_SW_FDBHTOR1_DYN_ENTRIES_MASK)

#define NETC_SW_FDBHTOR1_HWM_DYN_ENTRIES_MASK    (0xFFFF0000U)
#define NETC_SW_FDBHTOR1_HWM_DYN_ENTRIES_SHIFT   (16U)
#define NETC_SW_FDBHTOR1_HWM_DYN_ENTRIES(x)      (((uint32_t)(((uint32_t)(x)) << NETC_SW_FDBHTOR1_HWM_DYN_ENTRIES_SHIFT)) & NETC_SW_FDBHTOR1_HWM_DYN_ENTRIES_MASK)
/*! @} */

/*! @name IPMFHTCAPR - IP multicast filter hash table capability register */
/*! @{ */

#define NETC_SW_IPMFHTCAPR_VERSIONS_MASK         (0xFFFF0000U)
#define NETC_SW_IPMFHTCAPR_VERSIONS_SHIFT        (16U)
/*! VERSIONS - Table Version */
#define NETC_SW_IPMFHTCAPR_VERSIONS(x)           (((uint32_t)(((uint32_t)(x)) << NETC_SW_IPMFHTCAPR_VERSIONS_SHIFT)) & NETC_SW_IPMFHTCAPR_VERSIONS_MASK)
/*! @} */

/*! @name IPV4MFHTOR - IPv4 multicast filter hash table operation register */
/*! @{ */

#define NETC_SW_IPV4MFHTOR_ASM_ENTRIES_MASK      (0xFFFFU)
#define NETC_SW_IPV4MFHTOR_ASM_ENTRIES_SHIFT     (0U)
#define NETC_SW_IPV4MFHTOR_ASM_ENTRIES(x)        (((uint32_t)(((uint32_t)(x)) << NETC_SW_IPV4MFHTOR_ASM_ENTRIES_SHIFT)) & NETC_SW_IPV4MFHTOR_ASM_ENTRIES_MASK)

#define NETC_SW_IPV4MFHTOR_SSM_ENTRIES_MASK      (0xFFFF0000U)
#define NETC_SW_IPV4MFHTOR_SSM_ENTRIES_SHIFT     (16U)
#define NETC_SW_IPV4MFHTOR_SSM_ENTRIES(x)        (((uint32_t)(((uint32_t)(x)) << NETC_SW_IPV4MFHTOR_SSM_ENTRIES_SHIFT)) & NETC_SW_IPV4MFHTOR_SSM_ENTRIES_MASK)
/*! @} */

/*! @name SDFTCAPR - Signature duplicate filter table capability register */
/*! @{ */

#define NETC_SW_SDFTCAPR_NUM_ENTRIES_MASK        (0xFFFFU)
#define NETC_SW_SDFTCAPR_NUM_ENTRIES_SHIFT       (0U)
/*! NUM_ENTRIES - Number of entries */
#define NETC_SW_SDFTCAPR_NUM_ENTRIES(x)          (((uint32_t)(((uint32_t)(x)) << NETC_SW_SDFTCAPR_NUM_ENTRIES_SHIFT)) & NETC_SW_SDFTCAPR_NUM_ENTRIES_MASK)
/*! @} */

/*! @name SDFTCR0 - Signature duplicate filter table configuration register 0 */
/*! @{ */

#define NETC_SW_SDFTCR0_TIME_UNIT_MASK           (0xFFFFFFFU)
#define NETC_SW_SDFTCR0_TIME_UNIT_SHIFT          (0U)
/*! TIME_UNIT - Time Unit */
#define NETC_SW_SDFTCR0_TIME_UNIT(x)             (((uint32_t)(((uint32_t)(x)) << NETC_SW_SDFTCR0_TIME_UNIT_SHIFT)) & NETC_SW_SDFTCR0_TIME_UNIT_MASK)
/*! @} */

/*! @name SDFTCR1 - Signature duplicate filter table configuration register 1 */
/*! @{ */

#define NETC_SW_SDFTCR1_EVICT_POLICY_MASK        (0x3U)
#define NETC_SW_SDFTCR1_EVICT_POLICY_SHIFT       (0U)
/*! EVICT_POLICY - Evict Policy */
#define NETC_SW_SDFTCR1_EVICT_POLICY(x)          (((uint32_t)(((uint32_t)(x)) << NETC_SW_SDFTCR1_EVICT_POLICY_SHIFT)) & NETC_SW_SDFTCR1_EVICT_POLICY_MASK)

#define NETC_SW_SDFTCR1_MIN_RES_TIME_MASK        (0x7F00U)
#define NETC_SW_SDFTCR1_MIN_RES_TIME_SHIFT       (8U)
/*! MIN_RES_TIME - Minimum Residence Time */
#define NETC_SW_SDFTCR1_MIN_RES_TIME(x)          (((uint32_t)(((uint32_t)(x)) << NETC_SW_SDFTCR1_MIN_RES_TIME_SHIFT)) & NETC_SW_SDFTCR1_MIN_RES_TIME_MASK)
/*! @} */

/*! @name SDFTOR0 - Signature duplicate filter table operational register 0 */
/*! @{ */

#define NETC_SW_SDFTOR0_ACTIVE_ENTRIES_MASK      (0xFFFFU)
#define NETC_SW_SDFTOR0_ACTIVE_ENTRIES_SHIFT     (0U)
/*! ACTIVE_ENTRIES - Active Entries */
#define NETC_SW_SDFTOR0_ACTIVE_ENTRIES(x)        (((uint32_t)(((uint32_t)(x)) << NETC_SW_SDFTOR0_ACTIVE_ENTRIES_SHIFT)) & NETC_SW_SDFTOR0_ACTIVE_ENTRIES_MASK)

#define NETC_SW_SDFTOR0_HWM_ENTRIES_MASK         (0xFFFF0000U)
#define NETC_SW_SDFTOR0_HWM_ENTRIES_SHIFT        (16U)
/*! HWM_ENTRIES - High Water Mark Entries */
#define NETC_SW_SDFTOR0_HWM_ENTRIES(x)           (((uint32_t)(((uint32_t)(x)) << NETC_SW_SDFTOR0_HWM_ENTRIES_SHIFT)) & NETC_SW_SDFTOR0_HWM_ENTRIES_MASK)
/*! @} */

/*! @name SDFTOR1 - Signature duplicate filter table operational register 1 */
/*! @{ */

#define NETC_SW_SDFTOR1_YNG_EVICT_AGE_MASK       (0x7FU)
#define NETC_SW_SDFTOR1_YNG_EVICT_AGE_SHIFT      (0U)
/*! YNG_EVICT_AGE - Youngest Eviction Age */
#define NETC_SW_SDFTOR1_YNG_EVICT_AGE(x)         (((uint32_t)(((uint32_t)(x)) << NETC_SW_SDFTOR1_YNG_EVICT_AGE_SHIFT)) & NETC_SW_SDFTOR1_YNG_EVICT_AGE_MASK)

#define NETC_SW_SDFTOR1_OLD_DUP_AGE_MASK         (0x7F00U)
#define NETC_SW_SDFTOR1_OLD_DUP_AGE_SHIFT        (8U)
/*! OLD_DUP_AGE - Oldest Duplicate Age */
#define NETC_SW_SDFTOR1_OLD_DUP_AGE(x)           (((uint32_t)(((uint32_t)(x)) << NETC_SW_SDFTOR1_OLD_DUP_AGE_SHIFT)) & NETC_SW_SDFTOR1_OLD_DUP_AGE_MASK)
/*! @} */

/*! @name SDFTEIFR0 - Signature duplicate filter table entry insertion failure register 0 */
/*! @{ */

#define NETC_SW_SDFTEIFR0_COUNTER_MASK           (0xFFFFFFFFU)
#define NETC_SW_SDFTEIFR0_COUNTER_SHIFT          (0U)
/*! COUNTER - Counter */
#define NETC_SW_SDFTEIFR0_COUNTER(x)             (((uint32_t)(((uint32_t)(x)) << NETC_SW_SDFTEIFR0_COUNTER_SHIFT)) & NETC_SW_SDFTEIFR0_COUNTER_MASK)
/*! @} */

/*! @name SDFTEIFR1 - Signature duplicate filter table entry insertion failure register 1 */
/*! @{ */

#define NETC_SW_SDFTEIFR1_PORT_BITMAP_MASK       (0xFFFFFFU)
#define NETC_SW_SDFTEIFR1_PORT_BITMAP_SHIFT      (0U)
/*! PORT_BITMAP - Port Bitmap */
#define NETC_SW_SDFTEIFR1_PORT_BITMAP(x)         (((uint32_t)(((uint32_t)(x)) << NETC_SW_SDFTEIFR1_PORT_BITMAP_SHIFT)) & NETC_SW_SDFTEIFR1_PORT_BITMAP_MASK)
/*! @} */

/*! @name SDFTER - Signature duplicate filter table eviction register */
/*! @{ */

#define NETC_SW_SDFTER_COUNT_MASK                (0xFFFFFFFFU)
#define NETC_SW_SDFTER_COUNT_SHIFT               (0U)
/*! COUNT - Count */
#define NETC_SW_SDFTER_COUNT(x)                  (((uint32_t)(((uint32_t)(x)) << NETC_SW_SDFTER_COUNT_SHIFT)) & NETC_SW_SDFTER_COUNT_MASK)
/*! @} */


/*!
 * @}
 */ /* end of group NETC_SW_Register_Masks */


/*!
 * @}
 */ /* end of group NETC_SW_Peripheral_Access_Layer */


/*
** End of section using anonymous unions
*/

#if defined(__ARMCC_VERSION)
  #if (__ARMCC_VERSION >= 6010050)
    #pragma clang diagnostic pop
  #else
    #pragma pop
  #endif
#elif defined(__GNUC__)
  /* leave anonymous unions enabled */
#elif defined(__IAR_SYSTEMS_ICC__)
  #pragma language=default
#else
  #error Not supported compiler type
#endif

/*!
 * @}
 */ /* end of group Peripheral_access_layer */


#endif  /* NETC_SW_H_ */

