//===- PatmosRegisterInfo.cpp - Patmos Register Information ---------------===//
//
//                     The LLVM Compiler Infrastructure
//
// This file is distributed under the University of Illinois Open Source
// License. See LICENSE.TXT for details.
//
//===----------------------------------------------------------------------===//
//
// This file contains the Patmos implementation of the TargetRegisterInfo class.
//
//===----------------------------------------------------------------------===//

#define DEBUG_TYPE "patmos-reg-info"

#include "Patmos.h"
#include "PatmosMachineFunctionInfo.h"
#include "PatmosRegisterInfo.h"
#include "SinglePath/PatmosSinglePathInfo.h"
#include "PatmosTargetMachine.h"
#include "llvm/IR/Function.h"
#include "llvm/CodeGen/MachineFrameInfo.h"
#include "llvm/CodeGen/MachineFunction.h"
#include "llvm/CodeGen/MachineInstrBuilder.h"
#include "llvm/CodeGen/MachineRegisterInfo.h"
#include "llvm/Target/TargetMachine.h"
#include "llvm/Target/TargetOptions.h"
#include "llvm/ADT/BitVector.h"
#include "llvm/Support/ErrorHandling.h"

#include "llvm/Support/Debug.h"
#include "llvm/Support/raw_ostream.h"

#define GET_REGINFO_TARGET_DESC
#include "PatmosGenRegisterInfo.inc"

using namespace llvm;

// FIXME: Provide proper call frame setup / destroy opcodes.
PatmosRegisterInfo::PatmosRegisterInfo(const PatmosTargetMachine &tm,
                                       const TargetInstrInfo &tii)
  : PatmosGenRegisterInfo(Patmos::R1), TM(tm), TII(tii) {}

const uint32_t *PatmosRegisterInfo::getCallPreservedMask(const MachineFunction &MF,
                                     CallingConv::ID) const
{
  llvm_unreachable("Unimplemented");
}

const MCPhysReg*
PatmosRegisterInfo::getCalleeSavedRegs(const MachineFunction *MF) const {
  const TargetFrameLowering *TFI = MF->getSubtarget().getFrameLowering();
  //const Function* F = MF->getFunction();
  static const uint16_t CalleeSavedRegs[] = {
    // Special regs
    Patmos::S0, Patmos::SRB, Patmos::SRO,
    // GPR
    Patmos::R21, Patmos::R22, Patmos::R23, Patmos::R24,
    Patmos::R25, Patmos::R26, Patmos::R27, Patmos::R28,
    // Predicate regs
    Patmos::P1, Patmos::P2, Patmos::P3, Patmos::P4,
    Patmos::P5, Patmos::P6, Patmos::P7,
    0
  };
  static const uint16_t CalleeSavedRegsFP[] = {
    // Special regs
    Patmos::S0, Patmos::SRB, Patmos::SRO,
    // GPR
    Patmos::R21, Patmos::R22, Patmos::R23, Patmos::R24,
    Patmos::R25, Patmos::R26, Patmos::R27, Patmos::R28,
    Patmos::RFP,
    // Predicate regs
    Patmos::P1, Patmos::P2, Patmos::P3, Patmos::P4,
    Patmos::P5, Patmos::P6, Patmos::P7,
    0
  };

  return (TFI->hasFP(*MF)) ? CalleeSavedRegsFP : CalleeSavedRegs;
}

BitVector PatmosRegisterInfo::getReservedRegs(const MachineFunction &MF) const {
  BitVector Reserved(getNumRegs());
  const TargetFrameLowering *TFI = MF.getSubtarget().getFrameLowering();

  Reserved.set(Patmos::R0);
  Reserved.set(Patmos::P0);

  // All the special registers are reserved
  Reserved.set(Patmos::S0);
  Reserved.set(Patmos::S1);
  Reserved.set(Patmos::SL);
  Reserved.set(Patmos::SH);
  Reserved.set(Patmos::S4);
  Reserved.set(Patmos::SS);
  Reserved.set(Patmos::ST);
  Reserved.set(Patmos::SRB);
  Reserved.set(Patmos::SRO);
  Reserved.set(Patmos::SXB);
  Reserved.set(Patmos::SXO);
  Reserved.set(Patmos::S11);
  Reserved.set(Patmos::S12);
  Reserved.set(Patmos::S13);
  Reserved.set(Patmos::S14);
  Reserved.set(Patmos::S15);

  // stack pointer
  Reserved.set(Patmos::RSP);
  // frame pointer
  Reserved.set(Patmos::RFP);
  // reserved temp register
  Reserved.set(Patmos::RTR);
  // Mark frame pointer as reserved if needed.
  if (TFI->hasFP(MF))
    Reserved.set(Patmos::RFP);

  if (PatmosSinglePathInfo::isEnabled(MF)) {
    // Additionally reserved for single-path support
    Reserved.set(Patmos::R26);
    // guarantee two available predicate registers
    Reserved.set(Patmos::P6);
    Reserved.set(Patmos::P7);
  }

  return Reserved;
}


void
PatmosRegisterInfo::computeLargeFIOffset(MachineRegisterInfo &MRI,
                                         int &offset, unsigned &basePtr,
                                         MachineBasicBlock::iterator II,
                                         int shl) const {
  MachineBasicBlock &MBB = *II->getParent();
  DebugLoc DL            = II->getDebugLoc();

  assert(offset >= 0);

  // get offset
  unsigned offsetLeft = 63; // -64 for offsets < 0
  unsigned offsetLarge = offset - offsetLeft;
  unsigned opcode = isUInt<12>(offsetLarge << shl) ? Patmos::ADDi :
                                                     Patmos::ADDl;

  // emit instruction
  //unsigned scratchReg = MRI.createVirtualRegister(&Patmos::RRegsRegClass);
  unsigned scratchReg = Patmos::RTR;
  MachineInstr *MI = AddDefaultPred(BuildMI(MBB, II, DL, TII.get(opcode),
        scratchReg)).addReg(basePtr).addImm(offsetLarge << shl);
  if (II->getFlag(MachineInstr::FrameSetup)) {
      MI->setFlag(MachineInstr::FrameSetup);
  }

  // return value
  basePtr = scratchReg;
  offset  = offsetLeft;
}




void
PatmosRegisterInfo::expandPseudoPregInstr(MachineBasicBlock::iterator II,
                                          int offset, unsigned basePtr,
                                          bool isOnStackCache) const {
  MachineInstr &PseudoMI = *II;
  MachineBasicBlock &MBB = *PseudoMI.getParent();
  DebugLoc DL            = PseudoMI.getDebugLoc();

  switch (PseudoMI.getOpcode())
  {
    case Patmos::PSEUDO_PREG_SPILL:
      {
        unsigned st_opc = (isOnStackCache) ? Patmos::SWS : Patmos::SWC;
        MachineOperand SrcRegOpnd = PseudoMI.getOperand(2);
        // spilling predicate values is sort of hackish:
        //   we implement it as a predicated store of a non-zero value
        //   followed by a predicated (inverted) store of 0
        BuildMI(MBB, II, DL, TII.get(st_opc))
          .add(SrcRegOpnd).addImm(0) // predicate
          .addReg(basePtr, false).addImm(offset) // adress
          .addReg(Patmos::RSP); // a non-zero value, i.e. RSP

        // if we are writing $p0 to a stack slot (e.g. to overwrite a prev.
        // value), there is no need to emit (!p0) sws ..
        if (SrcRegOpnd.getReg() != Patmos::P0) {
          BuildMI(MBB, II, DL, TII.get(st_opc))
            .add(SrcRegOpnd).addImm(1) // predicate, inverted
            .addReg(basePtr, false).addImm(offset) // address
            .addReg(Patmos::R0); // zero
        }
      }
      break;


    case Patmos::PSEUDO_PREG_RELOAD:
      {
        unsigned ld_opc = (isOnStackCache) ? Patmos::LWS : Patmos::LWC;
        unsigned DestReg = PseudoMI.getOperand(0).getReg();

        AddDefaultPred(BuildMI(MBB, II, DL, TII.get(ld_opc), Patmos::RTR))
          .addReg(basePtr, false).addImm(offset); // address
        AddDefaultPred(BuildMI(MBB, II, DL, TII.get(Patmos::MOVrp), DestReg))
          .addReg(Patmos::RTR, RegState::Kill); // mov p <- r
      }
      break;

    default:
      llvm_unreachable("Unexpected MI in expandPseudoPregInstr()!");

  }

  LLVM_DEBUG( dbgs() << "Pseudo PREG instruction expanded: " << PseudoMI );

  // remove the pseudo instruction
  MBB.erase(&PseudoMI);
}


void
PatmosRegisterInfo::eliminateFrameIndex(MachineBasicBlock::iterator II,
                                        int SPAdj, unsigned FIOperandNum,
                                        RegScavenger *RS) const
{
  assert(SPAdj == 0 && "Unexpected");

  // get some references
  MachineInstr &MI                = *II;
  MachineBasicBlock &MBB          = *MI.getParent();
  MachineFunction &MF             = *MBB.getParent();
  const TargetFrameLowering &TFI  = *TM.getSubtargetImpl()->getFrameLowering();
  const MachineFrameInfo &MFI     = MF.getFrameInfo();
  PatmosMachineFunctionInfo &PMFI = *MF.getInfo<PatmosMachineFunctionInfo>();
  MachineRegisterInfo &MRI        = MF.getRegInfo();

  bool computedLargeOffset = false;

  // TODO: check for correctness of position
  // expect FrameIndex to be on second position for load/store operations
  //assert(FIOperandNum == 2 || FIOperandNum == 3);

  //----------------------------------------------------------------------------
  // Stack Object / Frame Index

  int FrameIndex        = MI.getOperand(FIOperandNum).getIndex();
  int FrameOffset       = MFI.getObjectOffset(FrameIndex);
  int FrameDisplacement = MI.getOperand(FIOperandNum+1).getImm();

  //----------------------------------------------------------------------------
  // Stack cache info

  const BitVector &SCFIs = PMFI.getStackCacheFIs();
  bool isOnStackCache    = !SCFIs.empty() && FrameIndex >= 0 && SCFIs[FrameIndex];

  //----------------------------------------------------------------------------
  // Offset

  // get offset
  int Offset = SCFIs.empty() ? MFI.getStackSize() + FrameOffset : FrameOffset;

  //----------------------------------------------------------------------------
  // Base register

  // which register are we using as a base register?
  unsigned BasePtr = (TFI.hasFP(MF) && !MI.getFlag(MachineInstr::FrameSetup)) ?
                                                      Patmos::RFP : Patmos::RSP;

  // no base pointer needed for stack cache
  if (isOnStackCache)
    BasePtr = Patmos::R0;

  //----------------------------------------------------------------------------
  // Update instruction

  unsigned opcode = MI.getOpcode();

  // ensure that the offset fits the instruction
  switch (opcode)
  {
    case Patmos::LWC: case Patmos::LWM:
    case Patmos::SWC: case Patmos::SWM:
    case Patmos::PSEUDO_PREG_SPILL:
    case Patmos::PSEUDO_PREG_RELOAD:
      // 9 bit
      assert((Offset & 0x3) == 0);
      Offset = (Offset >> 2) + FrameDisplacement;

      // if needed expand computation of large offsets
      if (!isInt<7>(Offset)) {
        computeLargeFIOffset(MRI, Offset, BasePtr, II, 2);
        computedLargeOffset = true;
      }
      break;
    case Patmos::LHC: case Patmos::LHM:
    case Patmos::LHUC: case Patmos::LHUM:
    case Patmos::SHC: case Patmos::SHM:
      // 8 bit
      assert((Offset & 0x1) == 0);
      Offset = (Offset >> 1) + FrameDisplacement;

      // if needed expand computation of large offsets
      if (!isInt<7>(Offset)) {
        computeLargeFIOffset(MRI, Offset, BasePtr, II, 1);
        computedLargeOffset = true;
      }
      break;
    case Patmos::LBC: case Patmos::LBM:
    case Patmos::LBUC: case Patmos::LBUM:
    case Patmos::SBC: case Patmos::SBM:
      // 7 bit
      Offset += FrameDisplacement;

      // if needed expand computation of large offsets
      if (!isInt<7>(Offset)) {
        computeLargeFIOffset(MRI, Offset, BasePtr, II, 0);
        computedLargeOffset = true;
      }
      break;
    case Patmos::ADDi:
      // 12 bit
      Offset += FrameDisplacement;

      // rewrite to ADDl if needed
      if(!isUInt<12>(Offset)) {
        const MCInstrDesc &newMCID = TII.get(Patmos::ADDl);
        MI.setDesc(newMCID);
      }
      break;
    case Patmos::ADDl:
    case Patmos::DBG_VALUE:
      // all should be fine
      Offset += FrameDisplacement;
      break;
    default:
      llvm_unreachable("Unexpected operation with FrameIndex encountered.");
  }

  // special handling of pseudo instructions: expand
  if ( opcode==Patmos::PSEUDO_PREG_SPILL ||
       opcode==Patmos::PSEUDO_PREG_RELOAD ) {
      expandPseudoPregInstr(II, Offset, BasePtr, isOnStackCache);
      return;
  }

  // do we need to rewrite the instruction opcode?
  switch (opcode)
  {
    case Patmos::LWC: case Patmos::LWM: opcode = Patmos::LWS; break;
    case Patmos::LHC: case Patmos::LHM: opcode = Patmos::LHS; break;
    case Patmos::LHUC: case Patmos::LHUM: opcode = Patmos::LHUS; break;
    case Patmos::LBC: case Patmos::LBM: opcode = Patmos::LBS; break;
    case Patmos::LBUC: case Patmos::LBUM: opcode = Patmos::LBUS; break;
    case Patmos::SWC: case Patmos::SWM: opcode = Patmos::SWS; break;
    case Patmos::SHC: case Patmos::SHM: opcode = Patmos::SHS; break;
    case Patmos::SBC: case Patmos::SBM: opcode = Patmos::SBS; break;
    case Patmos::ADDi: case Patmos::ADDl: case Patmos::DBG_VALUE:
      break;
    default:
      llvm_unreachable("Unexpected operation with FrameIndex encountered.");
  }

  if (isOnStackCache) {
    const MCInstrDesc &newMCID = TII.get(opcode);
    MI.setDesc(newMCID);
  }

  // update the instruction's operands
  MI.getOperand(FIOperandNum).ChangeToRegister(BasePtr, false, false, computedLargeOffset);
  MI.getOperand(FIOperandNum+1).ChangeToImmediate(Offset);
}

Register PatmosRegisterInfo::getFrameRegister(const MachineFunction &MF) const {
  const TargetFrameLowering *TFI = MF.getSubtarget().getFrameLowering();

  return TFI->hasFP(MF) ? Patmos::RFP : Patmos::RSP;
}


bool PatmosRegisterInfo::hasReservedSpillSlot(const MachineFunction &MF,
                                              Register Reg, int &FrameIdx) const {

  // We don't want to create a stack frame object for PRegs, they are handled
  // by S0, as they're aliased
  // Simply return true - this prevents creation of a stack frame object,
  // and PRegs are not spilled on their own so the FrameIdx is not queried
  if (Patmos::PRegsRegClass.contains(Reg))
    return true;

  const PatmosMachineFunctionInfo &PMFI =
                  *MF.getInfo<PatmosMachineFunctionInfo>();

  if (Reg == Patmos::S0 && PMFI.getS0SpillReg())
    return true;

  return false;
}

bool
PatmosRegisterInfo::requiresRegisterScavenging(const MachineFunction &MF) const
{
  return false; //FIXME
}

bool PatmosRegisterInfo::isRReg(unsigned RegNo) const
{
  return Patmos::RRegsRegClass.contains(RegNo);
}

bool PatmosRegisterInfo::isSReg(unsigned RegNo) const
{
  return Patmos::SRegsRegClass.contains(RegNo);
}

bool PatmosRegisterInfo::isPReg(unsigned RegNo) const
{
  return Patmos::PRegsRegClass.contains(RegNo);
}


int PatmosRegisterInfo::getS0Index(unsigned RegNo) const
{
  // this might be a non-elegant way to do it, but it should be stable.
  int res = -1;
  switch (RegNo) {
    case Patmos::P0: res = 0; break;
    case Patmos::P1: res = 1; break;
    case Patmos::P2: res = 2; break;
    case Patmos::P3: res = 3; break;
    case Patmos::P4: res = 4; break;
    case Patmos::P5: res = 5; break;
    case Patmos::P6: res = 6; break;
    case Patmos::P7: res = 7; break;
    default: break;
  }
  return res;
}

bool PatmosRegisterInfo::isConstantPhysReg(MCRegister PhysReg) const {
  return PhysReg == Patmos::R0 || PhysReg == Patmos::P0;
}

raw_ostream &llvm::operator<< (raw_ostream &OS, const llvm::PrintReg &P) {
  if (P.Rs.isValid())
    OS << printReg(P.Rs, &P.HRI);
  else
    OS << "noreg";
  return OS;
}
