$date
	Sun Jul 13 23:48:15 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tb $end
$var wire 1 ! q $end
$var reg 1 " clk $end
$var reg 1 # reset $end
$scope module uut $end
$var wire 1 " clk $end
$var wire 1 # reset $end
$var reg 1 ! q $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x#
0"
x!
$end
#5
1"
#10
0"
#15
1"
#20
0"
#25
1"
#30
0"
#35
1"
#40
0"
#45
1"
#50
0"
#55
1"
#60
0"
#65
1"
#70
0"
#75
1"
#80
0"
#85
1"
#90
0"
#95
1"
#100
0"
1#
#105
1!
1"
#110
0!
0"
0#
#115
1"
#120
1!
0"
#125
1"
#130
0!
0"
#135
1"
#140
1!
0"
#145
1"
#150
0!
0"
#155
1"
#160
1!
0"
#165
1"
#170
0!
0"
#175
1"
#180
1!
0"
#185
1"
#190
0!
0"
#195
1"
#200
1!
0"
#205
1"
#210
0!
0"
#215
1"
#220
1!
0"
#225
1"
#230
0!
0"
#235
1"
#240
1!
0"
#245
1"
#250
0!
0"
#255
1"
#260
1!
0"
#265
1"
#270
0!
0"
#275
1"
#280
1!
0"
#285
1"
#290
0!
0"
#295
1"
#300
1!
0"
#305
1"
#310
0!
0"
#315
1"
#320
1!
0"
#325
1"
#330
0!
0"
#335
1"
#340
1!
0"
#345
1"
#350
0!
0"
#355
1"
#360
1!
0"
#365
1"
#370
0!
0"
#375
1"
#380
1!
0"
#385
1"
#390
0!
0"
#395
1"
#400
1!
0"
#405
1"
#410
0!
0"
#415
1"
#420
1!
0"
#425
1"
#430
0!
0"
#435
1"
#440
1!
0"
#445
1"
#450
0!
0"
#455
1"
#460
1!
0"
#465
1"
#470
0!
0"
#475
1"
#480
1!
0"
#485
1"
#490
0!
0"
#495
1"
#500
1!
0"
#505
1"
#510
0!
0"
#515
1"
#520
1!
0"
#525
1"
#530
0!
0"
#535
1"
#540
1!
0"
#545
1"
#550
0!
0"
#555
1"
#560
1!
0"
#565
1"
#570
0!
0"
#575
1"
#580
1!
0"
#585
1"
#590
0!
0"
#595
1"
#600
1!
0"
#605
1"
#610
0!
0"
