module top_module ( 
    input p1a, p1b, p1c, p1d,
    output p1y,
    input p2a, p2b, p2c, p2d,
    output p2y );

    NAND gate1 ( 
        input a, b, c, d,
        output y );

    NAND gate2 ( 
        input e, f, g, h,
        output y );

    assign p1y = gate1.y;
    assign p2y = gate2.y;

endmodule