
---------- Begin Simulation Statistics ----------
host_inst_rate                                 201986                       # Simulator instruction rate (inst/s)
host_mem_usage                                 323144                       # Number of bytes of host memory used
host_seconds                                    99.02                       # Real time elapsed on the host
host_tick_rate                              347251184                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    20000005                       # Number of instructions simulated
sim_seconds                                  0.034384                       # Number of seconds simulated
sim_ticks                                 34383721500                       # Number of ticks simulated
system.cpu.dcache.ReadReq_accesses            5532049                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_avg_miss_latency 36458.313663                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency 31021.490437                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_hits                5078747                       # number of ReadReq hits
system.cpu.dcache.ReadReq_miss_latency    16526626500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_rate          0.081941                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_misses               453302                       # number of ReadReq misses
system.cpu.dcache.ReadReq_mshr_hits            126901                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_miss_latency  10125445500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate     0.059002                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_misses          326401                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_accesses           1474218                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_avg_miss_latency 67066.484033                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency 64709.721143                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_hits               1258047                       # number of WriteReq hits
system.cpu.dcache.WriteReq_miss_latency   14497828920                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_rate         0.146634                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_misses              216171                       # number of WriteReq misses
system.cpu.dcache.WriteReq_mshr_hits            77053                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_miss_latency   9002286986                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate     0.094367                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_misses         139118                       # number of WriteReq MSHR misses
system.cpu.dcache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets 55919.751333                       # average number of cycles each access was blocked
system.cpu.dcache.avg_refs                  16.760855                       # Average number of references to valid blocks.
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets           15378                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets    859933936                       # number of cycles access was blocked
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.demand_accesses             7006267                       # number of demand (read+write) accesses
system.cpu.dcache.demand_avg_miss_latency 46341.608131                       # average overall miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency 41089.047893                       # average overall mshr miss latency
system.cpu.dcache.demand_hits                 6336794                       # number of demand (read+write) hits
system.cpu.dcache.demand_miss_latency     31024455420                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_rate           0.095553                       # miss rate for demand accesses
system.cpu.dcache.demand_misses                669473                       # number of demand (read+write) misses
system.cpu.dcache.demand_mshr_hits             203954                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_miss_latency  19127732486                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate      0.066443                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_misses           465519                       # number of demand (read+write) MSHR misses
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.mshr_cap_events                   0                       # number of times MSHR cap was activated
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dcache.occ_%::0                   0.996645                       # Average percentage of cache occupancy
system.cpu.dcache.occ_%::1                  -0.001958                       # Average percentage of cache occupancy
system.cpu.dcache.occ_blocks::0           1020.564709                       # Average occupied blocks per context
system.cpu.dcache.occ_blocks::1             -2.005359                       # Average occupied blocks per context
system.cpu.dcache.overall_accesses            7006267                       # number of overall (read+write) accesses
system.cpu.dcache.overall_avg_miss_latency 46341.608131                       # average overall miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency 41089.047893                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_hits                6336794                       # number of overall hits
system.cpu.dcache.overall_miss_latency    31024455420                       # number of overall miss cycles
system.cpu.dcache.overall_miss_rate          0.095553                       # miss rate for overall accesses
system.cpu.dcache.overall_misses               669473                       # number of overall misses
system.cpu.dcache.overall_mshr_hits            203954                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_miss_latency  19127732486                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_rate     0.066443                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_misses          465519                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu.dcache.prefetch_accuracy          no_value                       # ratio of good prefetches to total prefetches
system.cpu.dcache.prefetch_hits                     0                       # number of prefetched blocks that were accessed
system.cpu.dcache.replacements                 384525                       # number of replacements
system.cpu.dcache.sampled_refs                 385549                       # Sample count of references to valid blocks.
system.cpu.dcache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu.dcache.tagsinuse               1019.572273                       # Cycle average of tags in use
system.cpu.dcache.total_refs                  6462131                       # Total number of references to valid blocks.
system.cpu.dcache.warmup_cycle           501857235000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.writebacks                   145166                       # number of writebacks
system.cpu.dtb.data_accesses                        0                       # DTB accesses
system.cpu.dtb.data_acv                             0                       # DTB access violations
system.cpu.dtb.data_hits                            0                       # DTB hits
system.cpu.dtb.data_misses                          0                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_acv                             0                       # DTB read access violations
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_acv                            0                       # DTB write access violations
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.icache.ReadReq_accesses           13367297                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_avg_miss_latency 14380.483770                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency 11419.573524                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_hits               13325583                       # number of ReadReq hits
system.cpu.icache.ReadReq_miss_latency      599867500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_rate          0.003121                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_misses                41714                       # number of ReadReq misses
system.cpu.icache.ReadReq_mshr_hits              1148                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_miss_latency    463235000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate     0.003035                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_misses           40565                       # number of ReadReq MSHR misses
system.cpu.icache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu.icache.avg_refs                 328.491421                       # Average number of references to valid blocks.
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.demand_accesses            13367297                       # number of demand (read+write) accesses
system.cpu.icache.demand_avg_miss_latency 14380.483770                       # average overall miss latency
system.cpu.icache.demand_avg_mshr_miss_latency 11419.573524                       # average overall mshr miss latency
system.cpu.icache.demand_hits                13325583                       # number of demand (read+write) hits
system.cpu.icache.demand_miss_latency       599867500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_rate           0.003121                       # miss rate for demand accesses
system.cpu.icache.demand_misses                 41714                       # number of demand (read+write) misses
system.cpu.icache.demand_mshr_hits               1148                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_miss_latency    463235000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate      0.003035                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_misses            40565                       # number of demand (read+write) MSHR misses
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.mshr_cap_events                   0                       # number of times MSHR cap was activated
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.icache.occ_%::0                   0.435880                       # Average percentage of cache occupancy
system.cpu.icache.occ_blocks::0            223.170609                       # Average occupied blocks per context
system.cpu.icache.overall_accesses           13367297                       # number of overall (read+write) accesses
system.cpu.icache.overall_avg_miss_latency 14380.483770                       # average overall miss latency
system.cpu.icache.overall_avg_mshr_miss_latency 11419.573524                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu.icache.overall_hits               13325583                       # number of overall hits
system.cpu.icache.overall_miss_latency      599867500                       # number of overall miss cycles
system.cpu.icache.overall_miss_rate          0.003121                       # miss rate for overall accesses
system.cpu.icache.overall_misses                41714                       # number of overall misses
system.cpu.icache.overall_mshr_hits              1148                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_miss_latency    463235000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_rate     0.003035                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_misses           40565                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu.icache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu.icache.prefetch_accuracy          no_value                       # ratio of good prefetches to total prefetches
system.cpu.icache.prefetch_hits                     0                       # number of prefetched blocks that were accessed
system.cpu.icache.replacements                  40335                       # number of replacements
system.cpu.icache.sampled_refs                  40566                       # Sample count of references to valid blocks.
system.cpu.icache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu.icache.tagsinuse                223.170609                       # Cycle average of tags in use
system.cpu.icache.total_refs                 13325583                       # Total number of references to valid blocks.
system.cpu.icache.warmup_cycle                      0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.writebacks                        0                       # number of writebacks
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses                       2                       # ITB accesses
system.cpu.itb.fetch_acv                            0                       # ITB acv
system.cpu.itb.fetch_hits                           2                       # ITB hits
system.cpu.itb.fetch_misses                         0                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                2                       # number of cpu cycles simulated
system.cpu.num_insts                                2                       # Number of instructions executed
system.cpu.num_refs                                 0                       # Number of memory references
system.cpu.workload.PROG:num_syscalls               0                       # Number of system calls
system.l2.HardPFReq_avg_mshr_miss_latency 55124.018658                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_mshr_miss_latency      6960564960                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate                inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_misses                126271                       # number of HardPFReq MSHR misses
system.l2.ReadExReq_accesses                    63013                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_avg_miss_latency     63747.445427                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_mshr_miss_latency 48211.623603                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_hits                         7720                       # number of ReadExReq hits
system.l2.ReadExReq_miss_latency           3524787500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_rate                0.877486                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_misses                      55293                       # number of ReadExReq misses
system.l2.ReadExReq_mshr_hits                     181                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_miss_latency      2657039000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate           0.874613                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_misses                 55112                       # number of ReadExReq MSHR misses
system.l2.ReadReq_accesses                     363102                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_avg_miss_latency       63190.927125                       # average ReadReq miss latency
system.l2.ReadReq_avg_mshr_miss_latency  47617.614432                       # average ReadReq mshr miss latency
system.l2.ReadReq_hits                         245146                       # number of ReadReq hits
system.l2.ReadReq_miss_latency             7453749000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_rate                  0.324856                       # miss rate for ReadReq accesses
system.l2.ReadReq_misses                       117956                       # number of ReadReq misses
system.l2.ReadReq_mshr_hits                       767                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_miss_latency        5580213000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate             0.322741                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_misses                  117188                       # number of ReadReq MSHR misses
system.l2.UpgradeReq_accesses                   82536                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_avg_miss_latency    65407.961374                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency 49817.207037                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_miss_latency          5398511500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_rate                      1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_misses                     82536                       # number of UpgradeReq misses
system.l2.UpgradeReq_mshr_miss_latency     4111713000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate                 1                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_misses                82536                       # number of UpgradeReq MSHR misses
system.l2.Writeback_accesses                   145166                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_hits                       145166                       # number of Writeback hits
system.l2.avg_blocked_cycles::no_mshrs       no_value                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.l2.avg_refs                           1.449185                       # Average number of references to valid blocks.
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.demand_accesses                      426115                       # number of demand (read+write) accesses
system.l2.demand_avg_miss_latency        63368.541810                       # average overall miss latency
system.l2.demand_avg_mshr_miss_latency   47807.614626                       # average overall mshr miss latency
system.l2.demand_hits                          252866                       # number of demand (read+write) hits
system.l2.demand_miss_latency             10978536500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_rate                   0.406578                       # miss rate for demand accesses
system.l2.demand_misses                        173249                       # number of demand (read+write) misses
system.l2.demand_mshr_hits                        948                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_miss_latency         8237252000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_rate              0.404351                       # mshr miss rate for demand accesses
system.l2.demand_mshr_misses                   172300                       # number of demand (read+write) MSHR misses
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.mshr_cap_events                           0                       # number of times MSHR cap was activated
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.l2.occ_%::0                           0.501436                       # Average percentage of cache occupancy
system.l2.occ_%::1                           0.222536                       # Average percentage of cache occupancy
system.l2.occ_blocks::0                   8215.521720                       # Average occupied blocks per context
system.l2.occ_blocks::1                   3646.022143                       # Average occupied blocks per context
system.l2.overall_accesses                     426115                       # number of overall (read+write) accesses
system.l2.overall_avg_miss_latency       63368.541810                       # average overall miss latency
system.l2.overall_avg_mshr_miss_latency  50901.852357                       # average overall mshr miss latency
system.l2.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.l2.overall_hits                         252866                       # number of overall hits
system.l2.overall_miss_latency            10978536500                       # number of overall miss cycles
system.l2.overall_miss_rate                  0.406578                       # miss rate for overall accesses
system.l2.overall_misses                       173249                       # number of overall misses
system.l2.overall_mshr_hits                       948                       # number of overall MSHR hits
system.l2.overall_mshr_miss_latency       15197816960                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_rate             0.700682                       # mshr miss rate for overall accesses
system.l2.overall_mshr_misses                  298571                       # number of overall MSHR misses
system.l2.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.l2.prefetch_accuracy                  0.289948                       # ratio of good prefetches to total prefetches
system.l2.prefetch_hits                         36612                       # number of prefetched blocks that were accessed
system.l2.prefetcher.num_hwpf_already_in_prefetcher        14518                       # number of hwpf that were already in the prefetch queue
system.l2.prefetcher.num_hwpf_evicted               0                       # number of hwpf removed due to no buffer left
system.l2.prefetcher.num_hwpf_identified       144064                       # number of hwpf identified
system.l2.prefetcher.num_hwpf_issued           128107                       # number of hwpf issued
system.l2.prefetcher.num_hwpf_removed_MSHR_hit         1439                       # number of hwpf removed because MSHR allocated
system.l2.prefetcher.num_hwpf_span_page             0                       # number of hwpf spanning a virtual page
system.l2.prefetcher.num_hwpf_squashed_from_miss            0                       # number of hwpf that got squashed due to a miss aborting calculation time
system.l2.replacements                         242346                       # number of replacements
system.l2.sampled_refs                         254432                       # Sample count of references to valid blocks.
system.l2.soft_prefetch_mshr_full                   0                       # number of mshr full events for SW prefetching instrutions
system.l2.tagsinuse                      11861.543863                       # Cycle average of tags in use
system.l2.total_refs                           368719                       # Total number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.writebacks                            73223                       # number of writebacks
system.switch_cpus.dtb.data_accesses          2977476                       # DTB accesses
system.switch_cpus.dtb.data_acv                     0                       # DTB access violations
system.switch_cpus.dtb.data_hits              2924876                       # DTB hits
system.switch_cpus.dtb.data_misses              52600                       # DTB misses
system.switch_cpus.dtb.fetch_accesses               0                       # ITB accesses
system.switch_cpus.dtb.fetch_acv                    0                       # ITB acv
system.switch_cpus.dtb.fetch_hits                   0                       # ITB hits
system.switch_cpus.dtb.fetch_misses                 0                       # ITB misses
system.switch_cpus.dtb.read_accesses          2262604                       # DTB read accesses
system.switch_cpus.dtb.read_acv                     0                       # DTB read access violations
system.switch_cpus.dtb.read_hits              2211989                       # DTB read hits
system.switch_cpus.dtb.read_misses              50615                       # DTB read misses
system.switch_cpus.dtb.write_accesses          714872                       # DTB write accesses
system.switch_cpus.dtb.write_acv                    0                       # DTB write access violations
system.switch_cpus.dtb.write_hits              712887                       # DTB write hits
system.switch_cpus.dtb.write_misses              1985                       # DTB write misses
system.switch_cpus.idle_fraction                    1                       # Percentage of idle cycles
system.switch_cpus.itb.data_accesses                0                       # DTB accesses
system.switch_cpus.itb.data_acv                     0                       # DTB access violations
system.switch_cpus.itb.data_hits                    0                       # DTB hits
system.switch_cpus.itb.data_misses                  0                       # DTB misses
system.switch_cpus.itb.fetch_accesses        10052614                       # ITB accesses
system.switch_cpus.itb.fetch_acv                    0                       # ITB acv
system.switch_cpus.itb.fetch_hits            10052602                       # ITB hits
system.switch_cpus.itb.fetch_misses                12                       # ITB misses
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.read_acv                     0                       # DTB read access violations
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.write_acv                    0                       # DTB write access violations
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.not_idle_fraction                0                       # Percentage of non-idle cycles
system.switch_cpus.numCycles                 44732060                       # number of cpu cycles simulated
system.switch_cpus.num_insts                 10000001                       # Number of instructions executed
system.switch_cpus.num_refs                   2978102                       # Number of memory references
system.switch_cpus_1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus_1.BPredUnit.BTBHits        2529176                       # Number of BTB hits
system.switch_cpus_1.BPredUnit.BTBLookups      3373933                       # Number of BTB lookups
system.switch_cpus_1.BPredUnit.RASInCorrect           15                       # Number of incorrect RAS predictions.
system.switch_cpus_1.BPredUnit.condIncorrect       300802                       # Number of conditional branches incorrect
system.switch_cpus_1.BPredUnit.condPredicted      3366118                       # Number of conditional branches predicted
system.switch_cpus_1.BPredUnit.lookups        3957698                       # Number of BP lookups
system.switch_cpus_1.BPredUnit.usedRAS         173147                       # Number of times the RAS was used to get a target.
system.switch_cpus_1.commit.COM:branches      1305010                       # Number of branches committed
system.switch_cpus_1.commit.COM:bw_lim_events       325291                       # number cycles where commit BW limit reached
system.switch_cpus_1.commit.COM:bw_limited            0                       # number of insts not committed due to BW limits
system.switch_cpus_1.commit.COM:committed_per_cycle::samples     17545785                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::mean     0.606470                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::stdev     1.503249                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::0     13289809     75.74%     75.74% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::1      2097037     11.95%     87.70% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::2       802910      4.58%     92.27% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::3       421513      2.40%     94.67% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::4       259968      1.48%     96.16% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::5       141489      0.81%     96.96% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::6       130430      0.74%     97.71% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::7        77338      0.44%     98.15% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::8       325291      1.85%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::total     17545785                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:count        10640987                       # Number of instructions committed
system.switch_cpus_1.commit.COM:loads         2359224                       # Number of loads committed
system.switch_cpus_1.commit.COM:membars             0                       # Number of memory barriers committed
system.switch_cpus_1.commit.COM:refs          3120555                       # Number of memory references committed
system.switch_cpus_1.commit.COM:swp_count            0                       # Number of s/w prefetches committed
system.switch_cpus_1.commit.branchMispredicts       300607                       # The number of times a branch was mispredicted
system.switch_cpus_1.commit.commitCommittedInsts     10640987                       # The number of committed instructions
system.switch_cpus_1.commit.commitSquashedInsts     13502735                       # The number of squashed insts skipped by commit
system.switch_cpus_1.committedInsts          10000002                       # Number of Instructions Simulated
system.switch_cpus_1.committedInsts_total     10000002                       # Number of Instructions Simulated
system.switch_cpus_1.cpi                     2.403538                       # CPI: Cycles Per Instruction
system.switch_cpus_1.cpi_total               2.403538                       # CPI: Total CPI of All Threads
system.switch_cpus_1.decode.DECODE:BlockedCycles      4680879                       # Number of cycles decode is blocked
system.switch_cpus_1.decode.DECODE:BranchMispred          201                       # Number of times decode detected a branch misprediction
system.switch_cpus_1.decode.DECODE:BranchResolved       408075                       # Number of times decode resolved a branch
system.switch_cpus_1.decode.DECODE:DecodedInsts     28733702                       # Number of instructions handled by decode
system.switch_cpus_1.decode.DECODE:IdleCycles      7453498                       # Number of cycles decode is idle
system.switch_cpus_1.decode.DECODE:RunCycles      5312251                       # Number of cycles decode is running
system.switch_cpus_1.decode.DECODE:SquashCycles      2045907                       # Number of cycles decode is squashing
system.switch_cpus_1.decode.DECODE:SquashedInsts          597                       # Number of squashed instructions handled by decode
system.switch_cpus_1.decode.DECODE:UnblockCycles        99156                       # Number of cycles decode is unblocking
system.switch_cpus_1.dtb.data_accesses        4808765                       # DTB accesses
system.switch_cpus_1.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus_1.dtb.data_hits            4649963                       # DTB hits
system.switch_cpus_1.dtb.data_misses           158802                       # DTB misses
system.switch_cpus_1.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus_1.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus_1.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus_1.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus_1.dtb.read_accesses        3904442                       # DTB read accesses
system.switch_cpus_1.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus_1.dtb.read_hits            3750142                       # DTB read hits
system.switch_cpus_1.dtb.read_misses           154300                       # DTB read misses
system.switch_cpus_1.dtb.write_accesses        904323                       # DTB write accesses
system.switch_cpus_1.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus_1.dtb.write_hits            899821                       # DTB write hits
system.switch_cpus_1.dtb.write_misses            4502                       # DTB write misses
system.switch_cpus_1.fetch.Branches           3957698                       # Number of branches that fetch encountered
system.switch_cpus_1.fetch.CacheLines         3314693                       # Number of cache lines fetched
system.switch_cpus_1.fetch.Cycles             8984654                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus_1.fetch.IcacheSquashes        79277                       # Number of outstanding Icache misses that were squashed
system.switch_cpus_1.fetch.Insts             30344782                       # Number of instructions fetch has processed
system.switch_cpus_1.fetch.SquashCycles        573380                       # Number of cycles fetch has spent squashing
system.switch_cpus_1.fetch.branchRate        0.164661                       # Number of branch fetches per cycle
system.switch_cpus_1.fetch.icacheStallCycles      3314693                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus_1.fetch.predictedBranches      2702323                       # Number of branches that fetch has predicted taken
system.switch_cpus_1.fetch.rate              1.262505                       # Number of inst fetches per cycle
system.switch_cpus_1.fetch.rateDist::samples     19591692                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::mean     1.548860                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::stdev     2.753408                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::0       13921795     71.06%     71.06% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::1         483901      2.47%     73.53% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::2         298362      1.52%     75.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::3         477927      2.44%     77.49% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::4        1411420      7.20%     84.70% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::5         265142      1.35%     86.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::6         255374      1.30%     87.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::7         495426      2.53%     89.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::8        1982345     10.12%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::total     19591692                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.idleCycles               4443690                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus_1.iew.EXEC:branches        2096982                       # Number of branches executed
system.switch_cpus_1.iew.EXEC:nop             1536507                       # number of nop insts executed
system.switch_cpus_1.iew.EXEC:rate           0.651664                       # Inst execution rate
system.switch_cpus_1.iew.EXEC:refs            4809767                       # number of memory reference insts executed
system.switch_cpus_1.iew.EXEC:stores           904323                       # Number of stores executed
system.switch_cpus_1.iew.EXEC:swp                   0                       # number of swp insts executed
system.switch_cpus_1.iew.WB:consumers        13039092                       # num instructions consuming a value
system.switch_cpus_1.iew.WB:count            14960904                       # cumulative count of insts written-back
system.switch_cpus_1.iew.WB:fanout           0.735024                       # average fanout of values written-back
system.switch_cpus_1.iew.WB:penalized               0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus_1.iew.WB:penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus_1.iew.WB:producers         9584040                       # num instructions producing a value
system.switch_cpus_1.iew.WB:rate             0.622453                       # insts written-back per cycle
system.switch_cpus_1.iew.WB:sent             15183260                       # cumulative count of insts sent to commit
system.switch_cpus_1.iew.branchMispredicts       349563                       # Number of branch mispredicts detected at execute
system.switch_cpus_1.iew.iewBlockCycles       2849193                       # Number of cycles IEW is blocking
system.switch_cpus_1.iew.iewDispLoadInsts      5799568                       # Number of dispatched load instructions
system.switch_cpus_1.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus_1.iew.iewDispSquashedInsts       462485                       # Number of squashed instructions skipped by dispatch
system.switch_cpus_1.iew.iewDispStoreInsts      1832600                       # Number of dispatched store instructions
system.switch_cpus_1.iew.iewDispatchedInsts     24916791                       # Number of instructions dispatched to IQ
system.switch_cpus_1.iew.iewExecLoadInsts      3905444                       # Number of load instructions executed
system.switch_cpus_1.iew.iewExecSquashedInsts       417978                       # Number of squashed instructions skipped in execute
system.switch_cpus_1.iew.iewExecutedInsts     15662996                       # Number of executed instructions
system.switch_cpus_1.iew.iewIQFullEvents       124922                       # Number of times the IQ has become full, causing a stall
system.switch_cpus_1.iew.iewIdleCycles              0                       # Number of cycles IEW is idle
system.switch_cpus_1.iew.iewLSQFullEvents         5665                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus_1.iew.iewSquashCycles      2045907                       # Number of cycles IEW is squashing
system.switch_cpus_1.iew.iewUnblockCycles       161054                       # Number of cycles IEW is unblocking
system.switch_cpus_1.iew.lsq.thread.0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus_1.iew.lsq.thread.0.cacheBlocked       324594                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus_1.iew.lsq.thread.0.forwLoads       108230                       # Number of loads that had data forwarded from stores
system.switch_cpus_1.iew.lsq.thread.0.ignoredResponses          366                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus_1.iew.lsq.thread.0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread.0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread.0.memOrderViolation        17786                       # Number of memory ordering violations
system.switch_cpus_1.iew.lsq.thread.0.rescheduledLoads            3                       # Number of loads that were rescheduled
system.switch_cpus_1.iew.lsq.thread.0.squashedLoads      3440331                       # Number of loads squashed
system.switch_cpus_1.iew.lsq.thread.0.squashedStores      1071266                       # Number of stores squashed
system.switch_cpus_1.iew.memOrderViolationEvents        17786                       # Number of memory order violations
system.switch_cpus_1.iew.predictedNotTakenIncorrect        61818                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus_1.iew.predictedTakenIncorrect       287745                       # Number of branches that were predicted taken incorrectly
system.switch_cpus_1.ipc                     0.416053                       # IPC: Instructions Per Cycle
system.switch_cpus_1.ipc_total               0.416053                       # IPC: Total IPC of All Threads
system.switch_cpus_1.iq.ISSUE:FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IntAlu     10548026     65.59%     65.59% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IntMult        48059      0.30%     65.89% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IntDiv            0      0.00%     65.89% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatAdd       229786      1.43%     67.32% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatCmp         7192      0.04%     67.37% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatCvt       203834      1.27%     68.63% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatMult        19573      0.12%     68.75% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatDiv        64715      0.40%     69.16% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatSqrt            0      0.00%     69.16% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::MemRead      4037342     25.11%     94.26% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::MemWrite       922448      5.74%    100.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::total     16080975                       # Type of FU issued
system.switch_cpus_1.iq.ISSUE:fu_busy_cnt       148550                       # FU busy when requested
system.switch_cpus_1.iq.ISSUE:fu_busy_rate     0.009238                       # FU busy rate (busy events/executed inst)
system.switch_cpus_1.iq.ISSUE:fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IntAlu        23192     15.61%     15.61% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IntMult            0      0.00%     15.61% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IntDiv            0      0.00%     15.61% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatAdd           55      0.04%     15.65% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatCmp            0      0.00%     15.65% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatCvt           22      0.01%     15.66% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatMult           12      0.01%     15.67% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatDiv        73600     49.55%     65.22% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatSqrt            0      0.00%     65.22% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::MemRead        45678     30.75%     95.97% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::MemWrite         5991      4.03%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::samples     19591692                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::mean     0.820806                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::stdev     1.354746                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::0     12341730     62.99%     62.99% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::1      3002296     15.32%     78.32% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::2      1758753      8.98%     87.30% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::3      1157005      5.91%     93.20% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::4       796833      4.07%     97.27% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::5       339376      1.73%     99.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::6       171295      0.87%     99.88% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::7        17056      0.09%     99.96% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::8         7348      0.04%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::total     19591692                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:rate           0.669054                       # Inst issue rate
system.switch_cpus_1.iq.iqInstsAdded         23380284                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus_1.iq.iqInstsIssued        16080975                       # Number of instructions issued
system.switch_cpus_1.iq.iqSquashedInstsExamined     13100898                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus_1.iq.iqSquashedInstsIssued        28850                       # Number of squashed instructions issued
system.switch_cpus_1.iq.iqSquashedOperandsExamined     11378563                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus_1.itb.data_accesses              0                       # DTB accesses
system.switch_cpus_1.itb.data_acv                   0                       # DTB access violations
system.switch_cpus_1.itb.data_hits                  0                       # DTB hits
system.switch_cpus_1.itb.data_misses                0                       # DTB misses
system.switch_cpus_1.itb.fetch_accesses       3314757                       # ITB accesses
system.switch_cpus_1.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus_1.itb.fetch_hits           3314693                       # ITB hits
system.switch_cpus_1.itb.fetch_misses              64                       # ITB misses
system.switch_cpus_1.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus_1.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus_1.itb.read_hits                  0                       # DTB read hits
system.switch_cpus_1.itb.read_misses                0                       # DTB read misses
system.switch_cpus_1.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus_1.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus_1.itb.write_hits                 0                       # DTB write hits
system.switch_cpus_1.itb.write_misses               0                       # DTB write misses
system.switch_cpus_1.memDep0.conflictingLoads      2426176                       # Number of conflicting loads.
system.switch_cpus_1.memDep0.conflictingStores       808610                       # Number of conflicting stores.
system.switch_cpus_1.memDep0.insertedLoads      5799568                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus_1.memDep0.insertedStores      1832600                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus_1.numCycles               24035382                       # number of cpu cycles simulated
system.switch_cpus_1.rename.RENAME:BlockCycles      3908791                       # Number of cycles rename is blocking
system.switch_cpus_1.rename.RENAME:CommittedMaps      8004544                       # Number of HB maps that are committed
system.switch_cpus_1.rename.RENAME:IQFullEvents       324107                       # Number of times rename has blocked due to IQ full
system.switch_cpus_1.rename.RENAME:IdleCycles      7770209                       # Number of cycles rename is idle
system.switch_cpus_1.rename.RENAME:LSQFullEvents       411630                       # Number of times rename has blocked due to LSQ full
system.switch_cpus_1.rename.RENAME:ROBFullEvents        17527                       # Number of times rename has blocked due to ROB full
system.switch_cpus_1.rename.RENAME:RenameLookups     35701622                       # Number of register rename lookups that rename has made
system.switch_cpus_1.rename.RENAME:RenamedInsts     27758044                       # Number of instructions processed by rename
system.switch_cpus_1.rename.RENAME:RenamedOperands     20596517                       # Number of destination operands rename has renamed
system.switch_cpus_1.rename.RENAME:RunCycles      5091560                       # Number of cycles rename is running
system.switch_cpus_1.rename.RENAME:SquashCycles      2045907                       # Number of cycles rename is squashing
system.switch_cpus_1.rename.RENAME:UnblockCycles       775224                       # Number of cycles rename is unblocking
system.switch_cpus_1.rename.RENAME:UndoneMaps     12591910                       # Number of HB maps that are undone due to squashing
system.switch_cpus_1.rename.RENAME:serializeStallCycles            0                       # count of cycles rename stalled for serializing inst
system.switch_cpus_1.rename.RENAME:serializingInsts            0                       # count of serializing insts renamed
system.switch_cpus_1.rename.RENAME:skidInsts      1917006                       # count of insts added to the skid buffer
system.switch_cpus_1.rename.RENAME:tempSerializingInsts            0                       # count of temporary serializing insts renamed
system.switch_cpus_1.timesIdled                 92183                       # Number of times that the entire CPU went into an idle state and unscheduled itself

---------- End Simulation Statistics   ----------
