/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_15z;
  wire celloutsig_0_17z;
  reg [5:0] celloutsig_0_18z;
  wire [24:0] celloutsig_0_1z;
  wire celloutsig_0_2z;
  reg [15:0] celloutsig_0_3z;
  wire [3:0] celloutsig_0_4z;
  wire [4:0] celloutsig_0_6z;
  wire [3:0] celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire celloutsig_1_14z;
  wire celloutsig_1_15z;
  wire [4:0] celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire [7:0] celloutsig_1_19z;
  wire [12:0] celloutsig_1_1z;
  wire [30:0] celloutsig_1_2z;
  wire [5:0] celloutsig_1_3z;
  wire celloutsig_1_4z;
  reg [6:0] celloutsig_1_5z;
  wire [15:0] celloutsig_1_6z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_0z = in_data[7] | ~(in_data[54]);
  assign celloutsig_0_10z = celloutsig_0_9z[2] | ~(celloutsig_0_6z[0]);
  assign celloutsig_1_0z = in_data[177] | ~(in_data[159]);
  assign celloutsig_0_2z = in_data[26] | ~(celloutsig_0_0z);
  assign celloutsig_1_8z = celloutsig_1_3z[5] | ~(celloutsig_1_1z[0]);
  assign celloutsig_1_9z = in_data[172] | ~(celloutsig_1_6z[15]);
  assign celloutsig_1_11z = celloutsig_1_6z[6] | ~(celloutsig_1_4z);
  assign celloutsig_1_15z = ! { celloutsig_1_5z[5:3], celloutsig_1_12z };
  assign celloutsig_1_18z = ! { celloutsig_1_4z, celloutsig_1_6z, celloutsig_1_14z };
  assign celloutsig_0_11z = ! in_data[56:47];
  assign celloutsig_0_15z = ! celloutsig_0_3z[8:5];
  assign celloutsig_0_17z = ! { celloutsig_0_1z[21:20], celloutsig_0_4z, celloutsig_0_15z, celloutsig_0_15z };
  assign celloutsig_1_4z = ! { celloutsig_1_3z[3:0], celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_1_12z = ! { in_data[145:144], celloutsig_1_8z, celloutsig_1_3z, celloutsig_1_0z, celloutsig_1_11z };
  assign celloutsig_1_14z = ! { celloutsig_1_2z[27:18], celloutsig_1_0z };
  assign celloutsig_1_17z = { celloutsig_1_6z[8], celloutsig_1_15z, celloutsig_1_11z, celloutsig_1_9z, celloutsig_1_11z } >> { in_data[136:133], celloutsig_1_11z };
  assign celloutsig_1_19z = { celloutsig_1_6z[10], celloutsig_1_5z } >> { celloutsig_1_1z[7:6], celloutsig_1_17z, celloutsig_1_9z };
  assign celloutsig_0_4z = celloutsig_0_3z[3:0] >> celloutsig_0_1z[12:9];
  assign celloutsig_0_6z = celloutsig_0_3z[12:8] >> in_data[21:17];
  assign celloutsig_0_1z = { in_data[21:0], celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z } >> in_data[80:56];
  assign celloutsig_1_2z = in_data[190:160] >> in_data[163:133];
  assign celloutsig_0_9z = celloutsig_0_4z - celloutsig_0_4z;
  assign celloutsig_1_1z = in_data[116:104] - { in_data[169:159], celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_1_3z = { in_data[184:180], celloutsig_1_0z } - celloutsig_1_2z[14:9];
  assign celloutsig_1_6z = in_data[127:112] - { celloutsig_1_1z[12:4], celloutsig_1_5z };
  always_latch
    if (clkin_data[64]) celloutsig_0_3z = 16'h0000;
    else if (clkin_data[0]) celloutsig_0_3z = { in_data[34:22], celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_0z };
  always_latch
    if (!clkin_data[64]) celloutsig_0_18z = 6'h00;
    else if (celloutsig_1_19z[0]) celloutsig_0_18z = { celloutsig_0_11z, celloutsig_0_9z, celloutsig_0_10z };
  always_latch
    if (!clkin_data[96]) celloutsig_1_5z = 7'h00;
    else if (clkin_data[32]) celloutsig_1_5z = celloutsig_1_2z[13:7];
  assign { out_data[128], out_data[103:96], out_data[32], out_data[5:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_17z, celloutsig_0_18z };
endmodule
