<!doctype html>
<html class="no-js" lang="en">

<head>
  <!-- Global site tag (gtag.js) - Google Analytics -->
  <script async src="https://www.googletagmanager.com/gtag/js?id=UA-134228602-6"></script>
  <script>
    window.dataLayer = window.dataLayer || [];
    function gtag(){dataLayer.push(arguments);}
    gtag('js', new Date());

    gtag('config', 'UA-134228602-6');
  </script>

  <meta charset="utf-8">
  <meta http-equiv="x-ua-compatible" content="ie=edge">
  <title>üë®üèº‚Äçüöí üç∏ ü§ô Mi "Hola Mundo!" en FPGA o la pr√≥xima versi√≥n de UART üí≤ üíÉüèø üöí</title>
  <link rel="icon" type="image/x-icon" href="/favicon.ico" />
  <meta name="description" content="Finalmente, mis manos llegaron al estudio de los FPGA. Pero de alguna manera resulta incorrecto: escribo controladores para hardware para Linux, progr...">
  <meta name="viewport" content="width=device-width, initial-scale=1, shrink-to-fit=no">

  <link rel="stylesheet" href="../../css/main.css">

  <link href="https://fonts.googleapis.com/css?family=Quicksand&display=swap" rel="stylesheet">

  <script src="https://cdnjs.cloudflare.com/ajax/libs/jquery/3.3.1/jquery.min.js"></script>
  <script>window.jQuery || document.write('<script src="../../js/vendors/jquery-3.3.1.min.js"><\/script>')</script>

  <script>document.write('<script src="//pagea' + 'd2.googles' + 'yndication.com/pagea' + 'd/js/a' + 'dsby' + 'google.js"><\/script>')</script>
  <script>
        var superSpecialObject = {};
        superSpecialObject['google_a' + 'd_client'] = 'ca-p' + 'ub-6974184241884155';
        superSpecialObject['enable_page_level_a' + 'ds'] = true;
       (window['a' + 'dsbygoogle'] = window['a' + 'dsbygoogle'] || []).push(superSpecialObject);
  </script>
</head>

<body>
  <!--[if lte IE 9]>
    <p class="browserupgrade">You are using an <strong>outdated</strong> browser. Please <a href="https://browsehappy.com/">upgrade your browser</a> to improve your experience and security.</p>
  <![endif]-->
  <header class="page-header js-page-header">
    <a class="page-header-logo-container" href="https://weekly-geekly-es.github.io/index.html"></a>
    <div class="page-header-text">Geekly articles weekly</div>
  </header>
  <section class="page js-page"><h1>Mi "Hola Mundo!" en FPGA o la pr√≥xima versi√≥n de UART</h1><div class="post__body post__body_full"><div class="post__text post__text-html post__text_v1" id="post-content-body" data-io-article-url="https://habr.com/ru/post/427011/"><div style="text-align:center;"><img src="https://habrastorage.org/webt/vd/rt/t0/vdrtt025hvmkjqjf05vhm3xpnne.png" alt="Mi hola mundo en FPGA o la pr√≥xima versi√≥n de UART"></div><br>  Finalmente, mis manos llegaron al estudio de los FPGA.  Pero de alguna manera resulta incorrecto: escribo controladores para hardware para Linux, programo microcontroladores, leo los circuitos (y dise√±o un poco), necesito crecer m√°s. <br><br>  Como no me pareci√≥ interesante parpadear los LED, decid√≠ hacer algo simple.  Es decir, escriba los m√≥dulos de receptor y transmisor para UART, comb√≠nelos dentro del FPGA (al mismo tiempo entienda c√≥mo usar IP Core) y pru√©belo todo en hardware real. <br><a name="habracut"></a><br>  De inmediato digo que no era una tarea hacer un n√∫cleo universal parametrizado de la tarea.  Este es solo un proyecto de prueba, sobre el tema de "sentir qu√© es FPGA y c√≥mo comunicarse con √©l". <br><br>  Entonces, comencemos con el receptor.  El algoritmo est√° bastante <a href="https://translate.googleusercontent.com/translate_c?depth=1&amp;rurl=translate.google.com&amp;sl=ru&amp;sp=nmt4&amp;tl=es&amp;u=">bien descrito</a> , por lo que repetir√© aqu√≠ solo sus puntos principales. <br><br><ul><li>  La frecuencia de muestreo de la se√±al RX es cuatro veces mayor que la velocidad de transmisi√≥n UART requerida. </li><li>  Se considera que la condici√≥n para el inicio de la recepci√≥n es la transici√≥n de la se√±al de entrada RX de un nivel alto a uno bajo, si la recepci√≥n no est√° actualmente en progreso. </li><li>  Se considera que la condici√≥n para la identificaci√≥n confiable del bit de inicio es la retenci√≥n de la se√±al RX en un estado bajo en el segundo reloj de la frecuencia de muestreo.  Al mismo tiempo, pr√°cticamente caemos en el medio del pulso de bits, lo que nos permitir√° seguir muestreando los pulsos cada 4 ciclos. </li><li>  En caso de un error en los bits de inicio o parada, configure el error de la se√±al de error.  En base a ello, formamos la se√±al de sincronizaci√≥n r√°pida, que utilizaremos en el futuro para la sincronizaci√≥n r√°pida del receptor. </li><li>  Despu√©s de identificar el bit de inicio, comenzamos la recepci√≥n secuencial de bits de datos, comenzando por el m√°s joven.  Los datos recibidos se escriben en el registro con un desplazamiento a la derecha en un bit.  La condici√≥n para el final de la recepci√≥n ser√° la detecci√≥n de un bit de inicio en la posici√≥n 0 del registro de desplazamiento. </li><li>  La sincronizaci√≥n r√°pida del receptor consiste en llevarlo a su estado original despu√©s de detectar un error cuando la se√±al RX llega a un nivel alto (esto puede ser una transmisi√≥n l√≥gica "1", una transmisi√≥n de bit de parada o un estado inactivo de la l√≠nea de transmisi√≥n). </li><li>  La condici√≥n para completar con √©xito la recepci√≥n (valores correctos de los bits de inicio y parada) es la se√±al completa.  A partir de √©l (cuando la se√±al rdclk lo sincroniza), se genera una se√±al de pulso listo, que indica la presencia de datos v√°lidos en el bus rxdata. </li></ul><br>  Notar√© de inmediato que no quer√≠a registrar la se√±al de lectura lista desde el reloj clk (inesperadamente, ¬øverdad?), Para no vincular la velocidad del procesamiento de datos posterior con la tasa de cambio UART.  Una implementaci√≥n similar se encuentra en el m√≥dulo transmisor ( <a href="https://translate.googleusercontent.com/translate_c?depth=1&amp;rurl=translate.google.com&amp;sl=ru&amp;sp=nmt4&amp;tl=es&amp;u=">ver m√°s abajo</a> ).  Se realiza un conjunto de prueba de m√≥dulos de receptor y transmisor sobre la base de Intel Core Core FIFO de Intel, y con la capacidad de simular diferentes velocidades para el consumidor y el generador de datos.  La √∫nica limitaci√≥n es que la frecuencia de reloj del productor y consumidor de los datos no debe ser inferior a la frecuencia de reloj clk. <br><br><div class="spoiler">  <b class="spoiler_title">M√≥dulo receptor (Verilog)</b> <div class="spoiler_text"><pre><code class="hljs ruby">/<span class="hljs-regexp"><span class="hljs-regexp">/ /</span></span><span class="hljs-regexp"><span class="hljs-regexp">/   UART /</span></span><span class="hljs-regexp"><span class="hljs-regexp">/ /</span></span><span class="hljs-regexp"><span class="hljs-regexp">/  rxdata ,  ready==1  error==0. /</span></span><span class="hljs-regexp"><span class="hljs-regexp">/  ready   1       rdclk. /</span></span><span class="hljs-regexp"><span class="hljs-regexp">/ /</span></span><span class="hljs-regexp"><span class="hljs-regexp">/ : /</span></span><span class="hljs-regexp"><span class="hljs-regexp">/    rx         /</span></span><span class="hljs-regexp"><span class="hljs-regexp">/ 2- .    ,     . /</span></span><span class="hljs-regexp"><span class="hljs-regexp">/      8     - ( 9 ). /</span></span><span class="hljs-regexp"><span class="hljs-regexp">/ 2  -    ,      /</span></span><span class="hljs-regexp"><span class="hljs-regexp">/ . /</span></span><span class="hljs-regexp"><span class="hljs-regexp">/ /</span></span><span class="hljs-regexp"><span class="hljs-regexp">/       . /</span></span><span class="hljs-regexp"><span class="hljs-regexp">/ . '0'    , . '1'     /</span></span><span class="hljs-regexp"><span class="hljs-regexp">/ idle     (. '1') /</span></span><span class="hljs-regexp"><span class="hljs-regexp">/ start-     (. '0') /</span></span><span class="hljs-regexp"><span class="hljs-regexp">/ stop-     (. '1') module uart_rx( nreset, /</span></span><span class="hljs-regexp"><span class="hljs-regexp">/   (,   0) clk, /</span></span><span class="hljs-regexp"><span class="hljs-regexp">/   UART, ..        UART rx, /</span></span><span class="hljs-regexp"><span class="hljs-regexp">/   UART rdclk, /</span></span><span class="hljs-regexp"><span class="hljs-regexp">/     (rxdata, ready) rxdata, /</span></span><span class="hljs-regexp"><span class="hljs-regexp">/  ,    ready==1 ready, /</span></span><span class="hljs-regexp"><span class="hljs-regexp">/    rxdata (  1) error, /</span></span><span class="hljs-regexp"><span class="hljs-regexp">/    (  1) busy, /</span></span><span class="hljs-regexp"><span class="hljs-regexp">/    ( ,   1) idle); /</span></span><span class="hljs-regexp"><span class="hljs-regexp">/     (  1) input wire nreset; /</span></span><span class="hljs-regexp"><span class="hljs-regexp">/   (,   0) input wire clk; /</span></span><span class="hljs-regexp"><span class="hljs-regexp">/  , ..        UART input wire rx; /</span></span><span class="hljs-regexp"><span class="hljs-regexp">/   UART input wire rdclk; /</span></span><span class="hljs-regexp"><span class="hljs-regexp">/     output wire[7:0] rxdata; output wire ready; output error; output busy; output idle; /</span></span><span class="hljs-regexp"><span class="hljs-regexp">/    ,   rdclk reg[2:0] done = 3'b000; /</span></span><span class="hljs-regexp"><span class="hljs-regexp">/     ,  rdclk /</span></span><span class="hljs-regexp"><span class="hljs-regexp">/assign ready = (done == 2'b10) ? 1'b1 : 1'b0; assign ready = (done[1] &amp;&amp; !done[0]) ? 1'b1 : 1'b0; /</span></span><span class="hljs-regexp"><span class="hljs-regexp">/     reg error = 1'b0; /</span></span><span class="hljs-regexp"><span class="hljs-regexp">/          /</span></span><span class="hljs-regexp"><span class="hljs-regexp">/         error   /</span></span><span class="hljs-regexp"><span class="hljs-regexp">/   rx,       . wire fastsync = (error &amp;&amp; rx); /</span></span><span class="hljs-regexp"><span class="hljs-regexp">/     reg idle = 1'b1; /</span></span><span class="hljs-regexp"><span class="hljs-regexp">/  : /</span></span><span class="hljs-regexp"><span class="hljs-regexp">/ d[9] -  , .. == 1 /</span></span><span class="hljs-regexp"><span class="hljs-regexp">/ d[8:1] -  /</span></span><span class="hljs-regexp"><span class="hljs-regexp">/ d[0] -  , .. == 0 reg[9:0] d = 10'b1xxxxxxxx1; /</span></span><span class="hljs-regexp"><span class="hljs-regexp">/  .     2'b10 wire[1:0] status = { d[9], d[0] }; /</span></span><span class="hljs-regexp"><span class="hljs-regexp">/   . wire complete = (status == 2'b10) ? 1'b1 : 1'b0; /</span></span><span class="hljs-regexp"><span class="hljs-regexp">/    assign rxdata = d[8:1]; /</span></span><span class="hljs-regexp"><span class="hljs-regexp">/    reg busy = 0; /</span></span><span class="hljs-regexp"><span class="hljs-regexp">/       rx reg[1:0] cnt; always @(posedge clk, negedge nreset) begin if(!nreset) begin rxreset(); end else begin if(fastsync) begin rxreset(); end else begin if(busy == 1'b1) begin /</span></span><span class="hljs-regexp"><span class="hljs-regexp">/   -,    rx if(cnt == 2'd0) begin /</span></span><span class="hljs-regexp"><span class="hljs-regexp">/    /</span></span><span class="hljs-regexp"><span class="hljs-regexp">/          /</span></span><span class="hljs-regexp"><span class="hljs-regexp">/ (..       ) d &lt;= { rx, d[9:1] }; if(d[1] == 1'b0) begin /</span></span><span class="hljs-regexp"><span class="hljs-regexp">/         ,   busy &lt;= 1'b0; /</span></span><span class="hljs-regexp"><span class="hljs-regexp">/     error &lt;= (rx == 1'b1) ? 1'b0 : 1'b1; end else begin /</span></span><span class="hljs-regexp"><span class="hljs-regexp">/      if(rx &amp;&amp; (d == 10'b1111111111)) begin /</span></span><span class="hljs-regexp"><span class="hljs-regexp">/      busy &lt;= 1'b0; /</span></span><span class="hljs-regexp"><span class="hljs-regexp">/    error &lt;= 1'b1; end else begin /</span></span><span class="hljs-regexp"><span class="hljs-regexp">/    /</span></span><span class="hljs-regexp"><span class="hljs-regexp">/ -    -      cnt &lt;= 2'd3; end end end else begin /</span></span><span class="hljs-regexp"><span class="hljs-regexp">/  -     cnt &lt;= cnt - 2'd1; end end else begin /</span></span><span class="hljs-regexp"><span class="hljs-regexp">/       if(!error) begin /</span></span><span class="hljs-regexp"><span class="hljs-regexp">/   ,       if(rx == 1'b0) begin /</span></span><span class="hljs-regexp"><span class="hljs-regexp">/            -   busy &lt;= 1'b1; /</span></span><span class="hljs-regexp"><span class="hljs-regexp">/    .     1, ..  /</span></span><span class="hljs-regexp"><span class="hljs-regexp">/    d[0]==0 d &lt;= 10'b1111111111; /</span></span><span class="hljs-regexp"><span class="hljs-regexp">/   rx   1/</span></span><span class="hljs-number"><span class="hljs-number">2</span></span>   /<span class="hljs-regexp"><span class="hljs-regexp">/ 1-  -    /</span></span><span class="hljs-regexp"><span class="hljs-regexp">/ 2-  -    (cnt  0) cnt &lt;= 2'd0; /</span></span><span class="hljs-regexp"><span class="hljs-regexp">/ ..    ,     idle &lt;= 1'b0; end else begin /</span></span><span class="hljs-regexp"><span class="hljs-regexp">/    idle &lt;= 1'b1; end end end end end end task rxreset; begin /</span></span><span class="hljs-regexp"><span class="hljs-regexp">/    error &lt;= 1'b0; /</span></span><span class="hljs-regexp"><span class="hljs-regexp">/     (!?) idle &lt;= 1'b1; /</span></span><span class="hljs-regexp"><span class="hljs-regexp">/     busy &lt;= 0; /</span></span><span class="hljs-regexp"><span class="hljs-regexp">/     -,       complete d &lt;= 10'b1xxxxxxxx1; end endtask always @(negedge rdclk, negedge nreset) begin if(!nreset) begin done &lt;= 3'b000; end else begin /</span></span><span class="hljs-regexp"><span class="hljs-regexp">/       complete. /</span></span><span class="hljs-regexp"><span class="hljs-regexp">/     ready     /</span></span><span class="hljs-regexp"><span class="hljs-regexp">/   complete  0  1    rdclk. done &lt;= { complete, done[2:1] }; end end endmodule</span></span></code> </pre> <br></div></div><br>  Dado que la se√±al de entrada RX es as√≠ncrona y (posiblemente) inestable, se conect√≥ un <a href="https://translate.googleusercontent.com/translate_c?depth=1&amp;rurl=translate.google.com&amp;sl=ru&amp;sp=nmt4&amp;tl=es&amp;u=">elemento mayoritario</a> frente al m√≥dulo receptor en el <a href="https://translate.googleusercontent.com/translate_c?depth=1&amp;rurl=translate.google.com&amp;sl=ru&amp;sp=nmt4&amp;tl=es&amp;u=">m√≥dulo principal</a> .  El elemento tambi√©n est√° escrito en Verilog, pero su c√≥digo no tiene sentido aqu√≠.  En cambio, una hermosa imagen de un elemento sintetizado. <br><br><div class="spoiler">  <b class="spoiler_title">El esquema sintetizado del elemento mayoritario.</b> <div class="spoiler_text"><img src="https://habrastorage.org/webt/qs/iq/iu/qsiqiuovqktckhttmdqf8ixsday.png" alt="Elemento mayoritario"><br></div></div><br><a name="TRANSMITTER"></a>  La unidad transmisora ‚Äã‚Äães a√∫n m√°s simple y, espero, no necesita comentarios adicionales. <br><br><div class="spoiler">  <b class="spoiler_title">M√≥dulo transmisor (asignaciones Verilog bloqueadas y sin bloqueo dentro siempre)</b> <div class="spoiler_text"><pre> <code class="hljs pgsql">// //   UART // // : // clk -     <span class="hljs-number"><span class="hljs-number">4</span></span>    ,    // rdclk -   txdata, <span class="hljs-keyword"><span class="hljs-keyword">write</span></span>, <span class="hljs-keyword"><span class="hljs-keyword">fetch</span></span>.  ..  clk // txdata -   ,   <span class="hljs-keyword"><span class="hljs-keyword">write</span></span>/<span class="hljs-keyword"><span class="hljs-keyword">fetch</span></span> // <span class="hljs-keyword"><span class="hljs-keyword">write</span></span> -      (<span class="hljs-number"><span class="hljs-number">1</span></span>=) // <span class="hljs-keyword"><span class="hljs-keyword">fetch</span></span> -      (<span class="hljs-number"><span class="hljs-number">1</span></span>=) // tx -   UART // idle -    (<span class="hljs-number"><span class="hljs-number">1</span></span>=,  ) // //  FIFO    dcfifo_component.lpm_showahead = "ON" module uart_tx( nreset, //   (,   <span class="hljs-number"><span class="hljs-number">0</span></span>) clk, //   UART, ..        UART rdclk, //       txdata, //       <span class="hljs-keyword"><span class="hljs-keyword">write</span></span>, //      (  <span class="hljs-number"><span class="hljs-number">1</span></span>) idle, //     (  <span class="hljs-number"><span class="hljs-number">1</span></span>) <span class="hljs-keyword"><span class="hljs-keyword">fetch</span></span>, //     ,  rdclk tx); //   UART <span class="hljs-keyword"><span class="hljs-keyword">input</span></span> wire nreset; //   (,   <span class="hljs-number"><span class="hljs-number">0</span></span>) <span class="hljs-keyword"><span class="hljs-keyword">input</span></span> wire clk; //  UART <span class="hljs-keyword"><span class="hljs-keyword">input</span></span> wire rdclk; <span class="hljs-keyword"><span class="hljs-keyword">input</span></span> wire[<span class="hljs-number"><span class="hljs-number">7</span></span>:<span class="hljs-number"><span class="hljs-number">0</span></span>] txdata; <span class="hljs-keyword"><span class="hljs-keyword">input</span></span> wire <span class="hljs-keyword"><span class="hljs-keyword">write</span></span>; output wire idle; output <span class="hljs-keyword"><span class="hljs-keyword">fetch</span></span>; output tx; //    reg tx = <span class="hljs-number"><span class="hljs-number">1</span></span><span class="hljs-string"><span class="hljs-string">'b1; reg fetch = 1'</span></span>b0; //    <span class="hljs-number"><span class="hljs-number">4</span></span> reg[<span class="hljs-number"><span class="hljs-number">1</span></span>:<span class="hljs-number"><span class="hljs-number">0</span></span>] div4 = <span class="hljs-number"><span class="hljs-number">2</span></span><span class="hljs-string"><span class="hljs-string">'d0; //  : reg[3:0] s = 4'</span></span>d10; //    assign idle = (s == <span class="hljs-number"><span class="hljs-number">4</span></span><span class="hljs-string"><span class="hljs-string">'d10); //    reg[7:0] d; //        reg sendstart; //        reg canfetch; //     ,  clk reg gotdata = 1'</span></span>b0; //   clock domains reg[<span class="hljs-number"><span class="hljs-number">2</span></span>:<span class="hljs-number"><span class="hljs-number">0</span></span>] sync = <span class="hljs-number"><span class="hljs-number">3</span></span><span class="hljs-string"><span class="hljs-string">'b000; //   rdclk  write reg wr = 1'</span></span>b0; //    getdata==<span class="hljs-number"><span class="hljs-number">1</span></span>       //      nextdata    //  gotdata==<span class="hljs-number"><span class="hljs-number">1.</span></span>  ,      //  . //  gotdata     getdata. <span class="hljs-keyword"><span class="hljs-keyword">always</span></span> @(posedge rdclk, negedge nreset) <span class="hljs-keyword"><span class="hljs-keyword">begin</span></span> <span class="hljs-keyword"><span class="hljs-keyword">if</span></span>(!nreset) <span class="hljs-keyword"><span class="hljs-keyword">begin</span></span> wr &lt;= <span class="hljs-number"><span class="hljs-number">1</span></span><span class="hljs-string"><span class="hljs-string">'b0; sync &lt;= 3'</span></span>b000; //      <span class="hljs-keyword"><span class="hljs-keyword">fetch</span></span> &lt;= <span class="hljs-number"><span class="hljs-number">1</span></span><span class="hljs-string"><span class="hljs-string">'b0; end else begin //   write wr &lt;= write; //        sync &lt;= { gotdata, sync[2:1] }; //     gotdata  //     .   //   . fetch &lt;= (sync[1] &amp;&amp; !sync[0]) ? 1'</span></span>b1 : <span class="hljs-number"><span class="hljs-number">1</span></span><span class="hljs-string"><span class="hljs-string">'b0; end end always @(posedge clk, negedge nreset) begin if(!nreset) begin //      div4 &lt;= 2'</span></span>d0; s &lt;= <span class="hljs-number"><span class="hljs-number">4</span></span><span class="hljs-string"><span class="hljs-string">'d10; gotdata &lt;= 1'</span></span>b0; <span class="hljs-keyword"><span class="hljs-keyword">end</span></span> <span class="hljs-keyword"><span class="hljs-keyword">else</span></span> <span class="hljs-keyword"><span class="hljs-keyword">begin</span></span> //          sendstart = <span class="hljs-number"><span class="hljs-number">1</span></span><span class="hljs-string"><span class="hljs-string">'b0; //        canfetch = wr; if(div4 == 2'</span></span>d0) <span class="hljs-keyword"><span class="hljs-keyword">begin</span></span> <span class="hljs-keyword"><span class="hljs-keyword">case</span></span>(s) <span class="hljs-number"><span class="hljs-number">4</span></span><span class="hljs-string"><span class="hljs-string">'d0: begin //       sendstart = 1'</span></span>b1; //  ,     canfetch = <span class="hljs-number"><span class="hljs-number">1</span></span><span class="hljs-string"><span class="hljs-string">'b0; end 4'</span></span>d9: <span class="hljs-keyword"><span class="hljs-keyword">begin</span></span> //    tx &lt;= <span class="hljs-number"><span class="hljs-number">1</span></span><span class="hljs-string"><span class="hljs-string">'b1; end 4'</span></span>d10: <span class="hljs-keyword"><span class="hljs-keyword">begin</span></span> //  idle,    <span class="hljs-keyword"><span class="hljs-keyword">end</span></span> <span class="hljs-keyword"><span class="hljs-keyword">default</span></span>: <span class="hljs-keyword"><span class="hljs-keyword">begin</span></span> //    ,     tx &lt;= d[<span class="hljs-number"><span class="hljs-number">0</span></span>]; //     d &lt;= { <span class="hljs-number"><span class="hljs-number">1</span></span><span class="hljs-string"><span class="hljs-string">'b0, d[7:1] }; //  ,     canfetch = 1'</span></span>b0; <span class="hljs-keyword"><span class="hljs-keyword">end</span></span> endcase <span class="hljs-keyword"><span class="hljs-keyword">end</span></span> <span class="hljs-keyword"><span class="hljs-keyword">else</span></span> <span class="hljs-keyword"><span class="hljs-keyword">begin</span></span> //    div4 &lt;= div4 - <span class="hljs-number"><span class="hljs-number">2</span></span><span class="hljs-string"><span class="hljs-string">'d1; if(s &lt; 4'</span></span>d9) <span class="hljs-keyword"><span class="hljs-keyword">begin</span></span> //     <span class="hljs-number"><span class="hljs-number">9</span></span>    ! canfetch = <span class="hljs-number"><span class="hljs-number">1</span></span><span class="hljs-string"><span class="hljs-string">'b0; end end if(canfetch) begin //   ,     d &lt;= txdata; //      gotdata &lt;= 1'</span></span>b1; <span class="hljs-keyword"><span class="hljs-keyword">if</span></span>(idle <span class="hljs-comment"><span class="hljs-comment">/*s == 4'd10*/</span></span>) <span class="hljs-keyword"><span class="hljs-keyword">begin</span></span> //  idle -      sendstart = <span class="hljs-number"><span class="hljs-number">1</span></span><span class="hljs-string"><span class="hljs-string">'b1; end else begin //         s &lt;= 4'</span></span>d0; <span class="hljs-keyword"><span class="hljs-keyword">end</span></span> <span class="hljs-keyword"><span class="hljs-keyword">end</span></span> <span class="hljs-keyword"><span class="hljs-keyword">if</span></span>(gotdata) <span class="hljs-keyword"><span class="hljs-keyword">begin</span></span> //    ,    gotdata &lt;= <span class="hljs-number"><span class="hljs-number">1</span></span><span class="hljs-string"><span class="hljs-string">'b0; end if(sendstart) begin //        tx &lt;= 1'</span></span>b0; //     s &lt;= <span class="hljs-number"><span class="hljs-number">4</span></span><span class="hljs-string"><span class="hljs-string">'d1; //    div4 &lt;= 2'</span></span>d3; <span class="hljs-keyword"><span class="hljs-keyword">end</span></span> <span class="hljs-keyword"><span class="hljs-keyword">else</span></span> <span class="hljs-keyword"><span class="hljs-keyword">begin</span></span> <span class="hljs-keyword"><span class="hljs-keyword">if</span></span>(div4 == <span class="hljs-number"><span class="hljs-number">2</span></span><span class="hljs-string"><span class="hljs-string">'d0) begin if(s &lt; 4'</span></span>d10) <span class="hljs-keyword"><span class="hljs-keyword">begin</span></span> //      s &lt;= s + <span class="hljs-number"><span class="hljs-number">4</span></span><span class="hljs-string"><span class="hljs-string">'d1; //    div4 &lt;= 2'</span></span>d3; <span class="hljs-keyword"><span class="hljs-keyword">end</span></span> <span class="hljs-keyword"><span class="hljs-keyword">end</span></span> <span class="hljs-keyword"><span class="hljs-keyword">end</span></span> <span class="hljs-keyword"><span class="hljs-keyword">end</span></span> <span class="hljs-keyword"><span class="hljs-keyword">end</span></span> endmodule</code> </pre><br></div></div><br>  La implementaci√≥n del transmisor anterior provoc√≥ una acalorada discusi√≥n en los comentarios.  Aunque, como resultado, todos parec√≠an estar de acuerdo en que era posible hacer esto, pero con cuidado.  Para su tranquilidad, el m√≥dulo se reescribi√≥ teniendo en cuenta toda la gu√≠a mencionada.  En mi opini√≥n, no es mucho m√°s complicado que el anterior en t√©rminos de percepci√≥n humana del algoritmo implementado. <br><br><div class="spoiler">  <b class="spoiler_title">M√≥dulo transmisor (Verilog, ideol√≥gicamente correcto)</b> <div class="spoiler_text"><pre> <code class="hljs julia">// //   UART // // : // clk -     <span class="hljs-number"><span class="hljs-number">4</span></span>    ,    // rdclk -   txdata, write, fetch.  ..  clk // txdata -   ,   write/fetch // write -      (<span class="hljs-number"><span class="hljs-number">1</span></span>=) // fetch -      (<span class="hljs-number"><span class="hljs-number">1</span></span>=) // tx -   UART // idle -    (<span class="hljs-number"><span class="hljs-number">1</span></span>=,  ) // //  FIFO    dcfifo_component.lpm_showahead = <span class="hljs-string"><span class="hljs-string">"ON"</span></span> <span class="hljs-keyword"><span class="hljs-keyword">module</span></span> uart_tx( nreset, //   (,   <span class="hljs-number"><span class="hljs-number">0</span></span>) clk, //   UART, ..        UART rdclk, //       txdata, //       write, //      (  <span class="hljs-number"><span class="hljs-number">1</span></span>) idle, //     (  <span class="hljs-number"><span class="hljs-number">1</span></span>) fetch, //     ,  rdclk tx); //   UART input wire nreset; //   (,   <span class="hljs-number"><span class="hljs-number">0</span></span>) input wire clk; //  UART input wire rdclk; input wire[<span class="hljs-number"><span class="hljs-number">7</span></span>:<span class="hljs-number"><span class="hljs-number">0</span></span>] txdata; input wire write; output wire idle; output fetch; output tx; //    reg tx = <span class="hljs-number"><span class="hljs-number">1</span></span>'b1; reg fetch = <span class="hljs-number"><span class="hljs-number">1</span></span>'b0; //    <span class="hljs-number"><span class="hljs-number">4</span></span> reg[<span class="hljs-number"><span class="hljs-number">1</span></span>:<span class="hljs-number"><span class="hljs-number">0</span></span>] div4 = <span class="hljs-number"><span class="hljs-number">2</span></span>'d0; //  : reg[<span class="hljs-number"><span class="hljs-number">3</span></span>:<span class="hljs-number"><span class="hljs-number">0</span></span>] s = <span class="hljs-number"><span class="hljs-number">4</span></span>'d10; //    assign idle = (s == <span class="hljs-number"><span class="hljs-number">4</span></span>'d10); //    reg[<span class="hljs-number"><span class="hljs-number">7</span></span>:<span class="hljs-number"><span class="hljs-number">0</span></span>] d; //        reg sendstart; //        reg canfetch; //     ,  clk reg gotdata = <span class="hljs-number"><span class="hljs-number">1</span></span>'b0; //   clock domains reg[<span class="hljs-number"><span class="hljs-number">2</span></span>:<span class="hljs-number"><span class="hljs-number">0</span></span>] sync = <span class="hljs-number"><span class="hljs-number">3</span></span>'b000; //   rdclk  write reg wr = <span class="hljs-number"><span class="hljs-number">1</span></span>'b0; //    getdata==<span class="hljs-number"><span class="hljs-number">1</span></span>       //      nextdata    //  gotdata==<span class="hljs-number"><span class="hljs-number">1.</span></span>  ,      //  . //  gotdata     getdata. always @(posedge rdclk, negedge nreset) <span class="hljs-keyword"><span class="hljs-keyword">begin</span></span> <span class="hljs-keyword"><span class="hljs-keyword">if</span></span>(!nreset) <span class="hljs-keyword"><span class="hljs-keyword">begin</span></span> wr &lt;= <span class="hljs-number"><span class="hljs-number">1</span></span>'b0; sync &lt;= <span class="hljs-number"><span class="hljs-number">3</span></span>'b000; //      fetch &lt;= <span class="hljs-number"><span class="hljs-number">1</span></span>'b0; <span class="hljs-keyword"><span class="hljs-keyword">end</span></span> <span class="hljs-keyword"><span class="hljs-keyword">else</span></span> <span class="hljs-keyword"><span class="hljs-keyword">begin</span></span> //   write wr &lt;= write; //        sync &lt;= { gotdata, sync[<span class="hljs-number"><span class="hljs-number">2</span></span>:<span class="hljs-number"><span class="hljs-number">1</span></span>] }; //     gotdata  //     .   //   . fetch &lt;= (sync[<span class="hljs-number"><span class="hljs-number">1</span></span>] &amp;&amp; !sync[<span class="hljs-number"><span class="hljs-number">0</span></span>]) ? <span class="hljs-number"><span class="hljs-number">1</span></span>'b1 : <span class="hljs-number"><span class="hljs-number">1</span></span>'b0; <span class="hljs-keyword"><span class="hljs-keyword">end</span></span> <span class="hljs-keyword"><span class="hljs-keyword">end</span></span> //   (?)      always //      sendstart  canfetch always @(*) <span class="hljs-keyword"><span class="hljs-keyword">begin</span></span> //          sendstart = <span class="hljs-number"><span class="hljs-number">1</span></span>'b0; <span class="hljs-keyword"><span class="hljs-keyword">if</span></span>(nreset) <span class="hljs-keyword"><span class="hljs-keyword">begin</span></span> //        canfetch = wr; <span class="hljs-keyword"><span class="hljs-keyword">if</span></span>(div4 == <span class="hljs-number"><span class="hljs-number">2</span></span>'d0) <span class="hljs-keyword"><span class="hljs-keyword">begin</span></span> case(s) <span class="hljs-number"><span class="hljs-number">4</span></span>'d0: <span class="hljs-keyword"><span class="hljs-keyword">begin</span></span> //       sendstart = <span class="hljs-number"><span class="hljs-number">1</span></span>'b1; //  ,     canfetch = <span class="hljs-number"><span class="hljs-number">1</span></span>'b0; <span class="hljs-keyword"><span class="hljs-keyword">end</span></span> <span class="hljs-number"><span class="hljs-number">4</span></span>'d9: <span class="hljs-keyword"><span class="hljs-keyword">begin</span></span> //    <span class="hljs-keyword"><span class="hljs-keyword">end</span></span> <span class="hljs-number"><span class="hljs-number">4</span></span>'d10: <span class="hljs-keyword"><span class="hljs-keyword">begin</span></span> //  idle,    <span class="hljs-keyword"><span class="hljs-keyword">end</span></span> default: <span class="hljs-keyword"><span class="hljs-keyword">begin</span></span> //     //  ,     canfetch = <span class="hljs-number"><span class="hljs-number">1</span></span>'b0; <span class="hljs-keyword"><span class="hljs-keyword">end</span></span> endcase <span class="hljs-keyword"><span class="hljs-keyword">end</span></span> <span class="hljs-keyword"><span class="hljs-keyword">else</span></span> <span class="hljs-keyword"><span class="hljs-keyword">begin</span></span> <span class="hljs-keyword"><span class="hljs-keyword">if</span></span>(s &lt; <span class="hljs-number"><span class="hljs-number">4</span></span>'d9) <span class="hljs-keyword"><span class="hljs-keyword">begin</span></span> //     <span class="hljs-number"><span class="hljs-number">9</span></span>    ! canfetch = <span class="hljs-number"><span class="hljs-number">1</span></span>'b0; <span class="hljs-keyword"><span class="hljs-keyword">end</span></span> <span class="hljs-keyword"><span class="hljs-keyword">end</span></span> <span class="hljs-keyword"><span class="hljs-keyword">if</span></span>(canfetch &amp;&amp; idle) <span class="hljs-keyword"><span class="hljs-keyword">begin</span></span> //  idle -      sendstart = <span class="hljs-number"><span class="hljs-number">1</span></span>'b1; <span class="hljs-keyword"><span class="hljs-keyword">end</span></span> <span class="hljs-keyword"><span class="hljs-keyword">end</span></span> <span class="hljs-keyword"><span class="hljs-keyword">else</span></span> <span class="hljs-keyword"><span class="hljs-keyword">begin</span></span> //    reset      canfetch = <span class="hljs-number"><span class="hljs-number">1</span></span>'b0; <span class="hljs-keyword"><span class="hljs-keyword">end</span></span> <span class="hljs-keyword"><span class="hljs-keyword">end</span></span> always @(posedge clk, negedge nreset) <span class="hljs-keyword"><span class="hljs-keyword">begin</span></span> <span class="hljs-keyword"><span class="hljs-keyword">if</span></span>(!nreset) <span class="hljs-keyword"><span class="hljs-keyword">begin</span></span> //      div4 &lt;= <span class="hljs-number"><span class="hljs-number">2</span></span>'d0; s &lt;= <span class="hljs-number"><span class="hljs-number">4</span></span>'d10; gotdata &lt;= <span class="hljs-number"><span class="hljs-number">1</span></span>'b0; <span class="hljs-keyword"><span class="hljs-keyword">end</span></span> <span class="hljs-keyword"><span class="hljs-keyword">else</span></span> <span class="hljs-keyword"><span class="hljs-keyword">begin</span></span> <span class="hljs-keyword"><span class="hljs-keyword">if</span></span>(div4 == <span class="hljs-number"><span class="hljs-number">2</span></span>'d0) <span class="hljs-keyword"><span class="hljs-keyword">begin</span></span> case(s) <span class="hljs-number"><span class="hljs-number">4</span></span>'d0: <span class="hljs-keyword"><span class="hljs-keyword">begin</span></span> //    sendstart       <span class="hljs-keyword"><span class="hljs-keyword">end</span></span> <span class="hljs-number"><span class="hljs-number">4</span></span>'d9: <span class="hljs-keyword"><span class="hljs-keyword">begin</span></span> //    tx &lt;= <span class="hljs-number"><span class="hljs-number">1</span></span>'b1; <span class="hljs-keyword"><span class="hljs-keyword">end</span></span> <span class="hljs-number"><span class="hljs-number">4</span></span>'d10: <span class="hljs-keyword"><span class="hljs-keyword">begin</span></span> //  idle,    <span class="hljs-keyword"><span class="hljs-keyword">end</span></span> default: <span class="hljs-keyword"><span class="hljs-keyword">begin</span></span> //    ,     tx &lt;= d[<span class="hljs-number"><span class="hljs-number">0</span></span>]; //     d &lt;= { <span class="hljs-number"><span class="hljs-number">1</span></span>'b0, d[<span class="hljs-number"><span class="hljs-number">7</span></span>:<span class="hljs-number"><span class="hljs-number">1</span></span>] }; <span class="hljs-keyword"><span class="hljs-keyword">end</span></span> endcase <span class="hljs-keyword"><span class="hljs-keyword">end</span></span> <span class="hljs-keyword"><span class="hljs-keyword">else</span></span> <span class="hljs-keyword"><span class="hljs-keyword">begin</span></span> //    div4 &lt;= div4 - <span class="hljs-number"><span class="hljs-number">2</span></span>'d1; <span class="hljs-keyword"><span class="hljs-keyword">end</span></span> <span class="hljs-keyword"><span class="hljs-keyword">if</span></span>(canfetch) <span class="hljs-keyword"><span class="hljs-keyword">begin</span></span> //   ,     d &lt;= txdata; //      gotdata &lt;= <span class="hljs-number"><span class="hljs-number">1</span></span>'b1; <span class="hljs-keyword"><span class="hljs-keyword">if</span></span>(!idle /*s == <span class="hljs-number"><span class="hljs-number">4</span></span>'d10*/) <span class="hljs-keyword"><span class="hljs-keyword">begin</span></span> //         s &lt;= <span class="hljs-number"><span class="hljs-number">4</span></span>'d0; <span class="hljs-keyword"><span class="hljs-keyword">end</span></span> <span class="hljs-keyword"><span class="hljs-keyword">end</span></span> <span class="hljs-keyword"><span class="hljs-keyword">else</span></span> <span class="hljs-keyword"><span class="hljs-keyword">begin</span></span> //     ,    gotdata &lt;= <span class="hljs-number"><span class="hljs-number">1</span></span>'b0; <span class="hljs-keyword"><span class="hljs-keyword">end</span></span> <span class="hljs-keyword"><span class="hljs-keyword">if</span></span>(sendstart) <span class="hljs-keyword"><span class="hljs-keyword">begin</span></span> //        tx &lt;= <span class="hljs-number"><span class="hljs-number">1</span></span>'b0; //     s &lt;= <span class="hljs-number"><span class="hljs-number">4</span></span>'d1; //    div4 &lt;= <span class="hljs-number"><span class="hljs-number">2</span></span>'d3; <span class="hljs-keyword"><span class="hljs-keyword">end</span></span> <span class="hljs-keyword"><span class="hljs-keyword">else</span></span> <span class="hljs-keyword"><span class="hljs-keyword">begin</span></span> <span class="hljs-keyword"><span class="hljs-keyword">if</span></span>((div4 == <span class="hljs-number"><span class="hljs-number">2</span></span>'d0) &amp;&amp; (s &lt; <span class="hljs-number"><span class="hljs-number">4</span></span>'d10)) <span class="hljs-keyword"><span class="hljs-keyword">begin</span></span> //      s &lt;= s + <span class="hljs-number"><span class="hljs-number">4</span></span>'d1; //    div4 &lt;= <span class="hljs-number"><span class="hljs-number">2</span></span>'d3; <span class="hljs-keyword"><span class="hljs-keyword">end</span></span> <span class="hljs-keyword"><span class="hljs-keyword">end</span></span> <span class="hljs-keyword"><span class="hljs-keyword">end</span></span> <span class="hljs-keyword"><span class="hljs-keyword">end</span></span> endmodule</code> </pre><br></div></div><br><br><a name="MAIN"></a>  Para probar el receptor y el transmisor, el m√≥dulo principal se escribi√≥ en la rodilla.  Le pido que no lo jure, conozco los errores de dise√±o (se√±al externa asincr√≥nica nreset, falta de reinicio FIFO, etc.).  Pero con el prop√≥sito de verificar la funcionalidad, no son significativos. <br><br>  Mi placa de demostraci√≥n tiene una fuente de se√±al de 50Mhz.  Por lo tanto, en el m√≥dulo principal, utilic√© PLL, en la salida C0 de la cual form√© una frecuencia para trabajar con UART (1.8432Mhz, en realidad 1.843198Mhz) y, por diversi√≥n, form√© una frecuencia de 300Mhz (salida c1 PLL) para registrar la simulaci√≥n del circuito de procesamiento de informaci√≥n. <br><br><div class="spoiler">  <b class="spoiler_title">M√≥dulo principal (Verilog)</b> <div class="spoiler_text"><pre> <code class="hljs ruby">/<span class="hljs-regexp"><span class="hljs-regexp">/ /</span></span><span class="hljs-regexp"><span class="hljs-regexp">/ ..      UART    UART, /</span></span><span class="hljs-regexp"><span class="hljs-regexp">/       FPGA,    /</span></span><span class="hljs-regexp"><span class="hljs-regexp">/    FIFO IP CORE  DCFIFO. /</span></span><span class="hljs-regexp"><span class="hljs-regexp">/ /</span></span><span class="hljs-regexp"><span class="hljs-regexp">/NB! /</span></span><span class="hljs-regexp"><span class="hljs-regexp">/    SDC-    ! /</span></span><span class="hljs-regexp"><span class="hljs-regexp">/     (    if , /</span></span><span class="hljs-regexp"><span class="hljs-regexp">/   ). module uart( input wire clk50mhz, /</span></span><span class="hljs-regexp"><span class="hljs-regexp">/   50Mhz input wire nreset, /</span></span><span class="hljs-regexp"><span class="hljs-regexp">/    input wire rx, /</span></span><span class="hljs-regexp"><span class="hljs-regexp">/   UART output wire tx, /</span></span><span class="hljs-regexp"><span class="hljs-regexp">/   UART output wire overflow ); /</span></span><span class="hljs-regexp"><span class="hljs-regexp">/   1.8432Mhz ( 1.843198Mhz) wire clk_1843200; /</span></span><span class="hljs-regexp"><span class="hljs-regexp">/   1.2288Mhz ( 1.228799Mhz) /</span></span><span class="hljs-regexp"><span class="hljs-regexp">/wire clk_1228800; /</span></span><span class="hljs-regexp"><span class="hljs-regexp">/    300Mhz,  PLL wire clk300mhz; /</span></span><span class="hljs-regexp"><span class="hljs-regexp">/     UART uart_pll pll50mhz(.inclk0(clk50mhz), .c0(clk_1843200) /</span></span>*, .c1(clk_122880<span class="hljs-number"><span class="hljs-number">0</span></span>)*<span class="hljs-regexp"><span class="hljs-regexp">/, .c1(clk300mhz)); /</span></span><span class="hljs-regexp"><span class="hljs-regexp">/  UART 38400 /</span></span><span class="hljs-regexp"><span class="hljs-regexp">/  (1843200/</span></span><span class="hljs-number"><span class="hljs-number">38400</span></span>)/<span class="hljs-number"><span class="hljs-number">4</span></span> = <span class="hljs-number"><span class="hljs-number">12</span></span> (<span class="hljs-string"><span class="hljs-string">'b1100). //  UART 57600 //  (1843200/57600)/4 = 8 //  UART 115200 //  (1843200/115200)/4 = 4 //  UART 230400 //  (1843200/230400)/4 = 2 //  UART 460800 //  (1843200/460800)/4 = 1 (..    !) //    UART wire uart_baud4; //     //   .data    1   .  //   uart_baud4    .clock/ //     uart_baud4     .clock uart_osc uart_osc_1(.clock(clk_1843200), .data(5'</span></span>d2/*<span class="hljs-number"><span class="hljs-number">5</span></span><span class="hljs-string"><span class="hljs-string">'d4*//*5'</span></span>d12*<span class="hljs-regexp"><span class="hljs-regexp">/-5'd1), .sload(uart_baud4), .cout(uart_baud4)); /</span></span><span class="hljs-regexp"><span class="hljs-regexp">/wire uart_baud4 = clk_1843200; /</span></span><span class="hljs-regexp"><span class="hljs-regexp">/      wire rxf; /</span></span><span class="hljs-regexp"><span class="hljs-regexp">/       mfilter mfilter_rx(.clk(clk50mhz /</span></span>*clk_184320<span class="hljs-number"><span class="hljs-number">0</span></span>*<span class="hljs-regexp"><span class="hljs-regexp">/), .in(rx), .out(rxf)); /</span></span><span class="hljs-regexp"><span class="hljs-regexp">/wire rxf = rx; /</span></span><span class="hljs-regexp"><span class="hljs-regexp">/    wire[7:0] rxdata; wire rxready; wire error; uart_rx uart_rx_1(.nreset(nreset), .clk(uart_baud4), .rx(rxf), .rdclk(clk300mhz /</span></span>*clk50mhz*<span class="hljs-regexp"><span class="hljs-regexp">/ /</span></span>*clk_184320<span class="hljs-number"><span class="hljs-number">0</span></span>*<span class="hljs-regexp"><span class="hljs-regexp">/), .rxdata(rxdata), .ready(rxready), .error(error)); wire[7:0] txdata; /</span></span><span class="hljs-regexp"><span class="hljs-regexp">/ ,   ,   wire txnone; /</span></span><span class="hljs-regexp"><span class="hljs-regexp">/ ,       wire fetch; wire full; /</span></span><span class="hljs-regexp"><span class="hljs-regexp">/    /</span></span><span class="hljs-regexp"><span class="hljs-regexp">/    uart_baud4 /</span></span><span class="hljs-regexp"><span class="hljs-regexp">/    clk50mhz uart_fifo_rx uart_fifo_rx_1(.data(rxdata), .rdclk(clk300mhz /</span></span>*clk50mhz*<span class="hljs-regexp"><span class="hljs-regexp">/ /</span></span>*clk_184320<span class="hljs-number"><span class="hljs-number">0</span></span>*<span class="hljs-regexp"><span class="hljs-regexp">/ /</span></span>*uart_baud4*<span class="hljs-regexp"><span class="hljs-regexp">/), .rdreq(fetch), .wrclk(clk300mhz /</span></span>*clk50mhz*<span class="hljs-regexp"><span class="hljs-regexp">/ /</span></span>*clk_184320<span class="hljs-number"><span class="hljs-number">0</span></span>*<span class="hljs-regexp"><span class="hljs-regexp">/ /</span></span>*uart_baud4*<span class="hljs-regexp"><span class="hljs-regexp">/), .wrreq(rxready), .rdempty(txnone), .q(txdata), .wrfull(full)); assign overflow = ~error; uart_tx uart_tx_1(.nreset(nreset), .clk(uart_baud4), .rdclk(clk300mhz /</span></span>*clk50mhz*<span class="hljs-regexp"><span class="hljs-regexp">/ /</span></span>*clk_184320<span class="hljs-number"><span class="hljs-number">0</span></span>*<span class="hljs-regexp"><span class="hljs-regexp">/), .txdata(txdata), .write(~txnone), .fetch(fetch), .tx(tx)); endmodule</span></span></code> </pre><br></div></div><br>  Para las pruebas, se utiliz√≥ el generador de tr√°fico testcom de Zelax.  Desafortunadamente, mi adaptador USB / UART se neg√≥ a trabajar con velocidades superiores a 230400 BPS, por lo que todas las pruebas se llevaron a cabo a esta velocidad. <br><br><div class="spoiler">  <b class="spoiler_title">Resultado de la prueba con el filtrado de la se√±al de entrada RX utilizando el elemento mayoritario</b> <div class="spoiler_text"><img src="https://habrastorage.org/webt/8z/yn/zn/8zynznsrzdnaatteubdqtlc4yqc.png" alt="Prueba de prefiltro RX"><br>  Se√±al Toque Estado de se√±al <br><img src="https://habrastorage.org/webt/nz/56/1v/nz561vbxuhk1c-b0w119edi4ife.png" alt="Se√±ales del receptor UART en ausencia de errores"><br></div></div><br><div class="spoiler">  <b class="spoiler_title">Y aqu√≠ se ha eliminado el elemento mayoritario de la entrada.</b> <div class="spoiler_text">  Pero, ¬øqu√© otra cosa podr√≠a simular errores arbitrarios al verificar el esquema de sincronizaci√≥n r√°pida? <br><img src="https://habrastorage.org/webt/tg/6o/ev/tg6oev_uqqud58n-runl_-uwrzi.png" alt="Prueba sin prefiltrar la se√±al RX"><br>  Se√±al Toque Estado de se√±al <br><img src="https://habrastorage.org/webt/bi/px/oq/bipxoq985gohzd5jg3uimqq86wa.png" alt="Se√±ales durante la sincronizaci√≥n r√°pida del receptor despu√©s de la detecci√≥n de errores"><br></div></div><br><h4>  <u>Nota</u> </h4><br>  Lo siento, no tom√© cursos de Quartus y no hab√≠a nadie para hacer preguntas.  Sobre lo que me top√© y sobre lo que advierto sobre otros FPGA de inicio: aseg√∫rese de crear un archivo SDC en el proyecto y describa las frecuencias de reloj en √©l.  S√≠, el proyecto se est√° construyendo sin √©l, aunque pueden aparecer advertencias si el sintetizador no puede determinar las caracter√≠sticas de temporizaci√≥n del reloj.  Al principio los ignor√© hasta que mat√© medio d√≠a para determinar el problema de por qu√© en mi m√≥dulo receptor al ejecutar el c√≥digo <br><br><pre> <code class="hljs vhdl"><span class="hljs-keyword"><span class="hljs-keyword">if</span></span>(rx == <span class="hljs-number"><span class="hljs-number">1</span></span><span class="hljs-symbol"><span class="hljs-symbol">'b0</span></span>) <span class="hljs-keyword"><span class="hljs-keyword">begin</span></span> busy &lt;= <span class="hljs-number"><span class="hljs-number">1</span></span><span class="hljs-symbol"><span class="hljs-symbol">'b1</span></span>; d &lt;= <span class="hljs-number"><span class="hljs-number">10</span></span><span class="hljs-symbol"><span class="hljs-symbol">'b1111111111</span></span>; cnt &lt;= <span class="hljs-number"><span class="hljs-number">2</span></span><span class="hljs-symbol"><span class="hljs-symbol">'d0</span></span>; idle &lt;= <span class="hljs-number"><span class="hljs-number">1</span></span><span class="hljs-symbol"><span class="hljs-symbol">'b0</span></span>; <span class="hljs-keyword"><span class="hljs-keyword">end</span></span> <span class="hljs-keyword"><span class="hljs-keyword">else</span></span> <span class="hljs-keyword"><span class="hljs-keyword">begin</span></span></code> </pre><br>  las se√±ales de ocupado e inactivo se configuraron correctamente, pero el contenido del registro d a veces no cambi√≥. <br><br><div class="spoiler">  <b class="spoiler_title">Ap√©ndice: archivo SDC para el proyecto</b> <div class="spoiler_text"><pre> <code class="hljs pgsql">set_time_format -unit ns -decimal_places <span class="hljs-number"><span class="hljs-number">3</span></span> #   <span class="hljs-number"><span class="hljs-number">50</span></span>Mhz, (<span class="hljs-number"><span class="hljs-number">50</span></span>/<span class="hljs-number"><span class="hljs-number">50</span></span> duty <span class="hljs-keyword"><span class="hljs-keyword">cycle</span></span>) create_clock -<span class="hljs-type"><span class="hljs-type">name</span></span> {clk50mhz} -period <span class="hljs-number"><span class="hljs-number">20.000</span></span> -waveform { <span class="hljs-number"><span class="hljs-number">0.000</span></span> <span class="hljs-number"><span class="hljs-number">10.000</span></span> } ############################################################################## Now that we have created the custom clocks which will be base clocks,# derive_pll_clock <span class="hljs-keyword"><span class="hljs-keyword">is</span></span> used <span class="hljs-keyword"><span class="hljs-keyword">to</span></span> calculate <span class="hljs-keyword"><span class="hljs-keyword">all</span></span> remaining clocks <span class="hljs-keyword"><span class="hljs-keyword">for</span></span> PLLs derive_pll_clocks -create_base_clocks derive_clock_uncertainty #   PLL    ? # altpll_component.clk0_divide_by = <span class="hljs-number"><span class="hljs-number">15625</span></span>, # altpll_component.clk0_duty_cycle = <span class="hljs-number"><span class="hljs-number">50</span></span>, # altpll_component.clk0_multiply_by = <span class="hljs-number"><span class="hljs-number">576</span></span>, # altpll_component.clk0_phase_shift = "0", #create_generated_clock -<span class="hljs-type"><span class="hljs-type">name</span></span> clk_1843200 -source [get_ports {clk50mhz}] -divide_by <span class="hljs-number"><span class="hljs-number">15625</span></span> -multiply_by <span class="hljs-number"><span class="hljs-number">576</span></span> -duty_cycle <span class="hljs-number"><span class="hljs-number">50</span></span> -phase <span class="hljs-number"><span class="hljs-number">0</span></span> -<span class="hljs-keyword"><span class="hljs-keyword">offset</span></span> <span class="hljs-number"><span class="hljs-number">0</span></span> #  baudrate=<span class="hljs-number"><span class="hljs-number">38400</span></span> #     <span class="hljs-number"><span class="hljs-number">1</span></span>/<span class="hljs-number"><span class="hljs-number">4</span></span> , .. duty=(<span class="hljs-number"><span class="hljs-number">1</span></span>/<span class="hljs-number"><span class="hljs-number">4</span></span>)*<span class="hljs-number"><span class="hljs-number">100</span></span>=<span class="hljs-number"><span class="hljs-number">25</span></span>% #create_generated_clock -<span class="hljs-type"><span class="hljs-type">name</span></span> uart_baud4 -source [get_nets {pll50mhz|altpll_component|auto_generated|wire_pll1_clk[<span class="hljs-number"><span class="hljs-number">0</span></span>]}] -divide_by <span class="hljs-number"><span class="hljs-number">12</span></span> -duty_cycle <span class="hljs-number"><span class="hljs-number">25</span></span> [get_nets {uart_osc_1|LPM_COUNTER_component|auto_generated|counter_reg_bit[<span class="hljs-number"><span class="hljs-number">0</span></span>]}] #  baudrate=<span class="hljs-number"><span class="hljs-number">230400</span></span> #     <span class="hljs-number"><span class="hljs-number">1</span></span>/<span class="hljs-number"><span class="hljs-number">4</span></span> , .. duty=(<span class="hljs-number"><span class="hljs-number">1</span></span>/<span class="hljs-number"><span class="hljs-number">4</span></span>)*<span class="hljs-number"><span class="hljs-number">100</span></span>=<span class="hljs-number"><span class="hljs-number">50</span></span>% create_generated_clock -<span class="hljs-type"><span class="hljs-type">name</span></span> uart_baud4 -source [get_nets {pll50mhz|altpll_component|auto_generated|wire_pll1_clk[<span class="hljs-number"><span class="hljs-number">0</span></span>]}] -divide_by <span class="hljs-number"><span class="hljs-number">2</span></span> -duty_cycle <span class="hljs-number"><span class="hljs-number">25</span></span> [get_nets {uart_osc_1|LPM_COUNTER_component|auto_generated|counter_reg_bit[<span class="hljs-number"><span class="hljs-number">0</span></span>]}] #  baudrate=<span class="hljs-number"><span class="hljs-number">460800</span></span> #   <span class="hljs-number"><span class="hljs-number">1</span></span>,    PLL,      .</code> | altpll_component | auto_generated | wire_pll1_clk [ <code class="hljs pgsql">set_time_format -unit ns -decimal_places <span class="hljs-number"><span class="hljs-number">3</span></span> #   <span class="hljs-number"><span class="hljs-number">50</span></span>Mhz, (<span class="hljs-number"><span class="hljs-number">50</span></span>/<span class="hljs-number"><span class="hljs-number">50</span></span> duty <span class="hljs-keyword"><span class="hljs-keyword">cycle</span></span>) create_clock -<span class="hljs-type"><span class="hljs-type">name</span></span> {clk50mhz} -period <span class="hljs-number"><span class="hljs-number">20.000</span></span> -waveform { <span class="hljs-number"><span class="hljs-number">0.000</span></span> <span class="hljs-number"><span class="hljs-number">10.000</span></span> } ############################################################################## Now that we have created the custom clocks which will be base clocks,# derive_pll_clock <span class="hljs-keyword"><span class="hljs-keyword">is</span></span> used <span class="hljs-keyword"><span class="hljs-keyword">to</span></span> calculate <span class="hljs-keyword"><span class="hljs-keyword">all</span></span> remaining clocks <span class="hljs-keyword"><span class="hljs-keyword">for</span></span> PLLs derive_pll_clocks -create_base_clocks derive_clock_uncertainty #   PLL    ? # altpll_component.clk0_divide_by = <span class="hljs-number"><span class="hljs-number">15625</span></span>, # altpll_component.clk0_duty_cycle = <span class="hljs-number"><span class="hljs-number">50</span></span>, # altpll_component.clk0_multiply_by = <span class="hljs-number"><span class="hljs-number">576</span></span>, # altpll_component.clk0_phase_shift = "0", #create_generated_clock -<span class="hljs-type"><span class="hljs-type">name</span></span> clk_1843200 -source [get_ports {clk50mhz}] -divide_by <span class="hljs-number"><span class="hljs-number">15625</span></span> -multiply_by <span class="hljs-number"><span class="hljs-number">576</span></span> -duty_cycle <span class="hljs-number"><span class="hljs-number">50</span></span> -phase <span class="hljs-number"><span class="hljs-number">0</span></span> -<span class="hljs-keyword"><span class="hljs-keyword">offset</span></span> <span class="hljs-number"><span class="hljs-number">0</span></span> #  baudrate=<span class="hljs-number"><span class="hljs-number">38400</span></span> #     <span class="hljs-number"><span class="hljs-number">1</span></span>/<span class="hljs-number"><span class="hljs-number">4</span></span> , .. duty=(<span class="hljs-number"><span class="hljs-number">1</span></span>/<span class="hljs-number"><span class="hljs-number">4</span></span>)*<span class="hljs-number"><span class="hljs-number">100</span></span>=<span class="hljs-number"><span class="hljs-number">25</span></span>% #create_generated_clock -<span class="hljs-type"><span class="hljs-type">name</span></span> uart_baud4 -source [get_nets {pll50mhz|altpll_component|auto_generated|wire_pll1_clk[<span class="hljs-number"><span class="hljs-number">0</span></span>]}] -divide_by <span class="hljs-number"><span class="hljs-number">12</span></span> -duty_cycle <span class="hljs-number"><span class="hljs-number">25</span></span> [get_nets {uart_osc_1|LPM_COUNTER_component|auto_generated|counter_reg_bit[<span class="hljs-number"><span class="hljs-number">0</span></span>]}] #  baudrate=<span class="hljs-number"><span class="hljs-number">230400</span></span> #     <span class="hljs-number"><span class="hljs-number">1</span></span>/<span class="hljs-number"><span class="hljs-number">4</span></span> , .. duty=(<span class="hljs-number"><span class="hljs-number">1</span></span>/<span class="hljs-number"><span class="hljs-number">4</span></span>)*<span class="hljs-number"><span class="hljs-number">100</span></span>=<span class="hljs-number"><span class="hljs-number">50</span></span>% create_generated_clock -<span class="hljs-type"><span class="hljs-type">name</span></span> uart_baud4 -source [get_nets {pll50mhz|altpll_component|auto_generated|wire_pll1_clk[<span class="hljs-number"><span class="hljs-number">0</span></span>]}] -divide_by <span class="hljs-number"><span class="hljs-number">2</span></span> -duty_cycle <span class="hljs-number"><span class="hljs-number">25</span></span> [get_nets {uart_osc_1|LPM_COUNTER_component|auto_generated|counter_reg_bit[<span class="hljs-number"><span class="hljs-number">0</span></span>]}] #  baudrate=<span class="hljs-number"><span class="hljs-number">460800</span></span> #   <span class="hljs-number"><span class="hljs-number">1</span></span>,    PLL,      .</code> | counter_reg_bit [ <code class="hljs pgsql">set_time_format -unit ns -decimal_places <span class="hljs-number"><span class="hljs-number">3</span></span> #   <span class="hljs-number"><span class="hljs-number">50</span></span>Mhz, (<span class="hljs-number"><span class="hljs-number">50</span></span>/<span class="hljs-number"><span class="hljs-number">50</span></span> duty <span class="hljs-keyword"><span class="hljs-keyword">cycle</span></span>) create_clock -<span class="hljs-type"><span class="hljs-type">name</span></span> {clk50mhz} -period <span class="hljs-number"><span class="hljs-number">20.000</span></span> -waveform { <span class="hljs-number"><span class="hljs-number">0.000</span></span> <span class="hljs-number"><span class="hljs-number">10.000</span></span> } ############################################################################## Now that we have created the custom clocks which will be base clocks,# derive_pll_clock <span class="hljs-keyword"><span class="hljs-keyword">is</span></span> used <span class="hljs-keyword"><span class="hljs-keyword">to</span></span> calculate <span class="hljs-keyword"><span class="hljs-keyword">all</span></span> remaining clocks <span class="hljs-keyword"><span class="hljs-keyword">for</span></span> PLLs derive_pll_clocks -create_base_clocks derive_clock_uncertainty #   PLL    ? # altpll_component.clk0_divide_by = <span class="hljs-number"><span class="hljs-number">15625</span></span>, # altpll_component.clk0_duty_cycle = <span class="hljs-number"><span class="hljs-number">50</span></span>, # altpll_component.clk0_multiply_by = <span class="hljs-number"><span class="hljs-number">576</span></span>, # altpll_component.clk0_phase_shift = "0", #create_generated_clock -<span class="hljs-type"><span class="hljs-type">name</span></span> clk_1843200 -source [get_ports {clk50mhz}] -divide_by <span class="hljs-number"><span class="hljs-number">15625</span></span> -multiply_by <span class="hljs-number"><span class="hljs-number">576</span></span> -duty_cycle <span class="hljs-number"><span class="hljs-number">50</span></span> -phase <span class="hljs-number"><span class="hljs-number">0</span></span> -<span class="hljs-keyword"><span class="hljs-keyword">offset</span></span> <span class="hljs-number"><span class="hljs-number">0</span></span> #  baudrate=<span class="hljs-number"><span class="hljs-number">38400</span></span> #     <span class="hljs-number"><span class="hljs-number">1</span></span>/<span class="hljs-number"><span class="hljs-number">4</span></span> , .. duty=(<span class="hljs-number"><span class="hljs-number">1</span></span>/<span class="hljs-number"><span class="hljs-number">4</span></span>)*<span class="hljs-number"><span class="hljs-number">100</span></span>=<span class="hljs-number"><span class="hljs-number">25</span></span>% #create_generated_clock -<span class="hljs-type"><span class="hljs-type">name</span></span> uart_baud4 -source [get_nets {pll50mhz|altpll_component|auto_generated|wire_pll1_clk[<span class="hljs-number"><span class="hljs-number">0</span></span>]}] -divide_by <span class="hljs-number"><span class="hljs-number">12</span></span> -duty_cycle <span class="hljs-number"><span class="hljs-number">25</span></span> [get_nets {uart_osc_1|LPM_COUNTER_component|auto_generated|counter_reg_bit[<span class="hljs-number"><span class="hljs-number">0</span></span>]}] #  baudrate=<span class="hljs-number"><span class="hljs-number">230400</span></span> #     <span class="hljs-number"><span class="hljs-number">1</span></span>/<span class="hljs-number"><span class="hljs-number">4</span></span> , .. duty=(<span class="hljs-number"><span class="hljs-number">1</span></span>/<span class="hljs-number"><span class="hljs-number">4</span></span>)*<span class="hljs-number"><span class="hljs-number">100</span></span>=<span class="hljs-number"><span class="hljs-number">50</span></span>% create_generated_clock -<span class="hljs-type"><span class="hljs-type">name</span></span> uart_baud4 -source [get_nets {pll50mhz|altpll_component|auto_generated|wire_pll1_clk[<span class="hljs-number"><span class="hljs-number">0</span></span>]}] -divide_by <span class="hljs-number"><span class="hljs-number">2</span></span> -duty_cycle <span class="hljs-number"><span class="hljs-number">25</span></span> [get_nets {uart_osc_1|LPM_COUNTER_component|auto_generated|counter_reg_bit[<span class="hljs-number"><span class="hljs-number">0</span></span>]}] #  baudrate=<span class="hljs-number"><span class="hljs-number">460800</span></span> #   <span class="hljs-number"><span class="hljs-number">1</span></span>,    PLL,      .</code> </pre><br></div></div><br>  <i>¬°Muchas gracias a todos los que escribieron comentarios sobre el art√≠culo!</i>  <i>De estos, reun√≠ mucha informaci√≥n √∫til, aunque a veces algo conflictiva.</i>  <i>En mi opini√≥n, su valor es mucho mayor que la implementaci√≥n del algoritmo descrito anteriormente.</i>  <i>Y, sin duda, ser√°n √∫tiles para aquellos que tambi√©n se atreven a meterse en el mundo de los FPGA.</i> <br><br>  Listado de enlaces externos <br><br><ol><li><a name="UART"></a>  <a href="https://translate.googleusercontent.com/translate_c?depth=1&amp;rurl=translate.google.com&amp;sl=ru&amp;sp=nmt4&amp;tl=es&amp;u=">Transceptor As√≠ncrono Universal (Wikipedia)</a> </li><li><a name="FILTER"></a>  <a href="https://translate.googleusercontent.com/translate_c?depth=1&amp;rurl=translate.google.com&amp;sl=ru&amp;sp=nmt4&amp;tl=es&amp;u=">Elemento mayoritario (Wikipedia)</a> </li></ol></div></div><p>Source: <a rel="nofollow" href="https://habr.com/ru/post/es427011/">https://habr.com/ru/post/es427011/</a></p>
<section class="more-articles-navigation-panel js-more-articles-navigation-panel">
<h4>More articles:</h4>
<nav class="list-of-articles-container js-list-of-articles-container"><ul class="list-of-pages js-list-of-pages">
<li><a href="../es426997/index.html">C√≥mo crear formas personalizadas con MaterialShapeDrawable</a></li>
<li><a href="../es426999/index.html">Seguir las tendencias o avanzar hacia RxJava y LiveData</a></li>
<li><a href="../es427003/index.html">Mapas hexagonales en Unity: niebla de guerra, investigaci√≥n cartogr√°fica, generaci√≥n de procedimientos</a></li>
<li><a href="../es427005/index.html">Desarrolladores de IA: ¬øla profesi√≥n de millonarios?</a></li>
<li><a href="../es427009/index.html">"Caminando" de un electr√≥n: manipulaciones con una carga dentro de la estructura de enlaces insaturados</a></li>
<li><a href="../es427013/index.html">Cara a cara NeoQUEST-2018: recuerda c√≥mo fue</a></li>
<li><a href="../es427015/index.html">¬øPor qu√© los centros de datos comerciales tienen PDU "inteligentes"?</a></li>
<li><a href="../es427017/index.html">¬øQu√© tan serio es el plan de Tim Berners-Lee para descentralizar la web?</a></li>
<li><a href="../es427019/index.html">Data Halloween: una conferencia sobre las posibilidades de Data Science para las empresas</a></li>
<li><a href="../es427021/index.html">Chrome 70 admite [lista de funciones] y AV1: ¬øpor qu√© es tan importante la compatibilidad con c√≥decs?</a></li>
</ul></nav>
</section><br />
<a href="../../allArticles.html"><strong>All Articles</strong></a>
<script src="../../js/main.js"></script>

<!-- Yandex.Metrika counter -->
<script type="text/javascript" >
  (function (d, w, c) {
      (w[c] = w[c] || []).push(function() {
          try {
              w.yaCounter57283870 = new Ya.Metrika({
                  id:57283870,
                  clickmap:true,
                  trackLinks:true,
                  accurateTrackBounce:true,
                  webvisor:true
              });
          } catch(e) { }
      });

      var n = d.getElementsByTagName("script")[0],
          s = d.createElement("script"),
          f = function () { n.parentNode.insertBefore(s, n); };
      s.type = "text/javascript";
      s.async = true;
      s.src = "https://mc.yandex.ru/metrika/watch.js";

      if (w.opera == "[object Opera]") {
          d.addEventListener("DOMContentLoaded", f, false);
      } else { f(); }
  })(document, window, "yandex_metrika_callbacks");
</script>
<noscript><div><img src="https://mc.yandex.ru/watch/57283870" style="position:absolute; left:-9999px;" alt="" /></div></noscript>

<!-- Google Analytics -->
  <script>
    window.ga = function () { ga.q.push(arguments) }; ga.q = []; ga.l = +new Date;
    ga('create', 'UA-134228602-6', 'auto'); ga('send', 'pageview')
  </script>
  <script src="https://www.google-analytics.com/analytics.js" async defer></script>

</section>

<footer class="page-footer">
  <div class="page-footer-legal-info-container page-footer-element">
    <p>
      Weekly-Geekly ES | <span class="page-footer-legal-info-year js-page-footer-legal-info-year">2019</span>
    </p>
  </div>
  <div class="page-footer-counters-container page-footer-element">
    <a class="page-footer-counter-clustrmap" href='#'  title='Visit tracker'><img src='https://clustrmaps.com/map_v2.png?cl=698e5a&w=271&t=t&d=9uU9J9pq8z7k8xEBHYSfs6DenIBAHs3vLIHcPIJW9d0&co=3a3a3a&ct=ffffff'/></a>
  </div>
</footer>
  
</body>

</html>