Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Mon Feb 17 21:57:00 2025
| Host         : adnepukan-deepin running 64-bit Deepin 20.9
| Command      : report_control_sets -verbose -file system_wrapper_control_sets_placed.rpt
| Design       : system_wrapper
| Device       : xck26
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   912 |
|    Minimum number of control sets                        |   895 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |    17 |
| Unused register locations in slices containing registers |  1318 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   912 |
| >= 0 to < 4        |   227 |
| >= 4 to < 6        |    59 |
| >= 6 to < 8        |    42 |
| >= 8 to < 10       |   129 |
| >= 10 to < 12      |    78 |
| >= 12 to < 14      |    24 |
| >= 14 to < 16      |    11 |
| >= 16              |   342 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |            1732 |          458 |
| No           | No                    | Yes                    |             404 |          175 |
| No           | Yes                   | No                     |             525 |          257 |
| Yes          | No                    | No                     |           90634 |        12601 |
| Yes          | No                    | Yes                    |            1294 |          320 |
| Yes          | Yes                   | No                     |            9725 |         1530 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|               Clock Signal               |                                                                                                                                   Enable Signal                                                                                                                                  |                                                                                                                            Set/Reset Signal                                                                                                                            | Slice Load Count | Bel Load Count | Bels / Slice |
+------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/ar_reg/state                                                                                                                                                                                                               | system_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                                                           |                1 |              1 |         1.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_smc/inst/m02_exit_pipeline/m02_exit/inst/ar_reg/state                                                                                                                                                                                                               | system_i/axi_smc/inst/m02_exit_pipeline/m02_exit/inst/areset                                                                                                                                                                                                           |                1 |              1 |         1.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                  | system_i/axi_smc_1/inst/switchboards/i_nodes/i_b_node/inst/s_sc_areset_pipe                                                                                                                                                                                            |                1 |              1 |         1.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                  | system_i/axi_smc_1/inst/switchboards/i_nodes/i_aw_node/inst/s_sc_areset_pipe                                                                                                                                                                                           |                1 |              1 |         1.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                  | system_i/axi_smc_1/inst/switchboards/i_nodes/i_ar_node/inst/s_sc_areset_pipe                                                                                                                                                                                           |                1 |              1 |         1.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                  | system_i/axi_smc_1/inst/s00_nodes/s00_w_node/inst/s_sc_areset_pipe                                                                                                                                                                                                     |                1 |              1 |         1.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                  | system_i/axi_smc_1/inst/s00_nodes/s00_aw_node/inst/s_sc_areset_pipe                                                                                                                                                                                                    |                1 |              1 |         1.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                  | system_i/axi_smc_1/inst/s00_nodes/s00_b_node/inst/s_sc_areset_pipe                                                                                                                                                                                                     |                1 |              1 |         1.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                  | system_i/axi_smc_1/inst/s00_nodes/s00_ar_node/inst/s_sc_areset_pipe                                                                                                                                                                                                    |                1 |              1 |         1.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                  | system_i/axi_smc/inst/m02_nodes/m02_b_node/inst/s_sc_areset_pipe                                                                                                                                                                                                       |                1 |              1 |         1.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                  | system_i/axi_smc/inst/m02_nodes/m02_b_node/inst/mi_handler_m_sc_areset                                                                                                                                                                                                 |                1 |              1 |         1.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                  | system_i/axi_smc/inst/m02_nodes/m02_aw_node/inst/s_sc_areset_pipe                                                                                                                                                                                                      |                1 |              1 |         1.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                  | system_i/axi_smc/inst/m02_nodes/m02_aw_node/inst/mi_handler_m_sc_areset                                                                                                                                                                                                |                1 |              1 |         1.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                  | system_i/axi_smc/inst/m02_nodes/m02_r_node/inst/mi_handler_m_sc_areset                                                                                                                                                                                                 |                1 |              1 |         1.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                  | system_i/axi_smc/inst/m02_nodes/m02_ar_node/inst/s_sc_areset_pipe                                                                                                                                                                                                      |                1 |              1 |         1.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                  | system_i/axi_smc/inst/m02_nodes/m02_ar_node/inst/mi_handler_m_sc_areset                                                                                                                                                                                                |                1 |              1 |         1.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                  | system_i/axi_smc/inst/m01_nodes/m01_w_node/inst/s_sc_areset_pipe                                                                                                                                                                                                       |                1 |              1 |         1.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                  | system_i/axi_smc/inst/m01_nodes/m01_w_node/inst/mi_handler_m_sc_areset                                                                                                                                                                                                 |                1 |              1 |         1.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_last_dbeat_reg                 | system_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_mmap_rst_reg_n_reg_0 |                1 |              1 |         1.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                  | system_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/s_sc_areset_pipe                                                                                                                                                                                                      |                1 |              1 |         1.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                  | system_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/mi_handler_m_sc_areset                                                                                                                                                                                                |                1 |              1 |         1.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                  | system_i/axi_smc/inst/m00_nodes/m00_w_node/inst/s_sc_areset_pipe                                                                                                                                                                                                       |                1 |              1 |         1.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                  | system_i/axi_smc/inst/m00_nodes/m00_w_node/inst/mi_handler_m_sc_areset                                                                                                                                                                                                 |                1 |              1 |         1.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/ar_reg/state                                                                                                                                                                                                               | system_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/areset                                                                                                                                                                                                           |                1 |              1 |         1.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                  | system_i/axi_smc/inst/m00_nodes/m00_b_node/inst/s_sc_areset_pipe                                                                                                                                                                                                       |                1 |              1 |         1.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                  | system_i/axi_smc/inst/m00_nodes/m00_b_node/inst/mi_handler_m_sc_areset                                                                                                                                                                                                 |                1 |              1 |         1.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                  | system_i/axi_smc_1/inst/m01_nodes/m01_b_node/inst/s_sc_areset_pipe                                                                                                                                                                                                     |                1 |              1 |         1.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/GEN_ADDR_GT_48.lsig_seg3_addr_cntr[15]_i_1_n_0                                                                                               | system_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_PCC.I_MSTR_PCC/sig_mmap_reset_reg                                                                                                 |                1 |              1 |         1.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_calc3_reg                                                                                                                          | system_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_reset_reg                                                                                                            |                1 |              1 |         1.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_im0_msh[15]_i_1_n_0                                                                                                            | system_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_init_reg                                                                       |                1 |              1 |         1.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/gen_srls[1].srl_nx1/shift_qual                                                                                                                                                         |                                                                                                                                                                                                                                                                        |                1 |              1 |         1.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                  | system_i/axi_smc_1/inst/m01_nodes/m01_w_node/inst/s_sc_areset_pipe                                                                                                                                                                                                     |                1 |              1 |         1.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                  | system_i/axi_smc/inst/s00_nodes/s00_w_node/inst/s_sc_areset_pipe                                                                                                                                                                                                       |                1 |              1 |         1.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                  | system_i/axi_smc/inst/s00_nodes/s00_w_node/inst/mi_handler_m_sc_areset                                                                                                                                                                                                 |                1 |              1 |         1.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                  | system_i/axi_smc_1/inst/m00_nodes/m00_r_node/inst/s_sc_areset_pipe                                                                                                                                                                                                     |                1 |              1 |         1.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                  | system_i/axi_smc_1/inst/m00_nodes/m00_b_node/inst/s_sc_areset_pipe                                                                                                                                                                                                     |                1 |              1 |         1.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                  | system_i/axi_smc_1/inst/m00_nodes/m00_aw_node/inst/s_sc_areset_pipe                                                                                                                                                                                                    |                1 |              1 |         1.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                  | system_i/axi_smc_1/inst/m00_nodes/m00_ar_node/inst/s_sc_areset_pipe                                                                                                                                                                                                    |                1 |              1 |         1.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                  | system_i/axi_smc/inst/s00_nodes/s00_r_node/inst/s_sc_areset_pipe                                                                                                                                                                                                       |                1 |              1 |         1.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                  | system_i/axi_smc_1/inst/s00_nodes/s00_r_node/inst/s_sc_areset_pipe                                                                                                                                                                                                     |                1 |              1 |         1.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                  | system_i/axi_smc/inst/s00_nodes/s00_b_node/inst/s_sc_areset_pipe                                                                                                                                                                                                       |                1 |              1 |         1.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                  | system_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/s_sc_areset_pipe                                                                                                                                                                                                      |                1 |              1 |         1.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                  | system_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/mi_handler_m_sc_areset                                                                                                                                                                                                |                1 |              1 |         1.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/gen_srls[1].srl_nx1/shift_qual                                                                                                                                                         |                                                                                                                                                                                                                                                                        |                1 |              1 |         1.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                  | system_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/s_sc_areset_pipe                                                                                                                                                                                                      |                1 |              1 |         1.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                  | system_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/mi_handler_m_sc_areset                                                                                                                                                                                                |                1 |              1 |         1.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                  | system_i/axi_smc/inst/m02_nodes/m02_w_node/inst/s_sc_areset_pipe                                                                                                                                                                                                       |                1 |              1 |         1.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                  | system_i/axi_smc/inst/m02_nodes/m02_w_node/inst/mi_handler_m_sc_areset                                                                                                                                                                                                 |                1 |              1 |         1.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_smc/inst/m02_exit_pipeline/m02_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/gen_srls[1].srl_nx1/shift_qual                                                                                                                                                         |                                                                                                                                                                                                                                                                        |                1 |              1 |         1.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                  | system_i/axi_smc_1/inst/switchboards/i_nodes/i_w_node/inst/s_sc_areset_pipe                                                                                                                                                                                            |                1 |              1 |         1.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                  | system_i/axi_smc_1/inst/switchboards/i_nodes/i_r_node/inst/s_sc_areset_pipe                                                                                                                                                                                            |                1 |              1 |         1.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                  | system_i/axi_smc/inst/m02_nodes/m02_r_node/inst/s_sc_areset_pipe                                                                                                                                                                                                       |                1 |              1 |         1.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                  | system_i/axi_smc/inst/m01_nodes/m01_b_node/inst/s_sc_areset_pipe                                                                                                                                                                                                       |                1 |              1 |         1.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                  | system_i/axi_smc/inst/m01_nodes/m01_r_node/inst/s_sc_areset_pipe                                                                                                                                                                                                       |                1 |              1 |         1.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                  | system_i/axi_smc/inst/m01_nodes/m01_r_node/inst/mi_handler_m_sc_areset                                                                                                                                                                                                 |                1 |              1 |         1.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_last_dbeat_reg                 | system_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_mmap_rst_reg_n_reg_0 |                1 |              1 |         1.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                  | system_i/axi_smc/inst/m01_nodes/m01_b_node/inst/mi_handler_m_sc_areset                                                                                                                                                                                                 |                1 |              1 |         1.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_PCC.I_MSTR_PCC/sig_sm_ld_calc3_reg                                                                                                          | system_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_init_reg                                                                       |                1 |              1 |         1.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_addr_posted_cntr[0]_i_1_n_0                                                                                                          | system_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/sig_mmap_rst_reg_n                                                                                                                    |                1 |              1 |         1.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                  | system_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/I_SIMPLE_RST_MODULE/sig_composite_cntlr_reset                                                                                                                                                                |                1 |              1 |         1.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                  | system_i/axi_smc/inst/m01_nodes/m01_aw_node/inst/s_sc_areset_pipe                                                                                                                                                                                                      |                1 |              1 |         1.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                  | system_i/axi_smc/inst/m01_nodes/m01_aw_node/inst/mi_handler_m_sc_areset                                                                                                                                                                                                |                1 |              1 |         1.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                  | system_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/s_sc_areset_pipe                                                                                                                                                                                                      |                1 |              1 |         1.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                  | system_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/mi_handler_m_sc_areset                                                                                                                                                                                                |                1 |              1 |         1.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                  | system_i/axi_smc/inst/m00_nodes/m00_r_node/inst/mi_handler_m_sc_areset                                                                                                                                                                                                 |                1 |              1 |         1.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                  | system_i/axi_smc/inst/m00_nodes/m00_r_node/inst/s_sc_areset_pipe                                                                                                                                                                                                       |                1 |              1 |         1.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                  | system_i/axi_smc_1/inst/m00_nodes/m00_w_node/inst/s_sc_areset_pipe                                                                                                                                                                                                     |                1 |              1 |         1.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                  | system_i/axi_smc_1/inst/m01_nodes/m01_r_node/inst/s_sc_areset_pipe                                                                                                                                                                                                     |                1 |              1 |         1.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                  | system_i/axi_smc_1/inst/m01_nodes/m01_aw_node/inst/s_sc_areset_pipe                                                                                                                                                                                                    |                1 |              1 |         1.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                  | system_i/axi_smc_1/inst/m01_nodes/m01_ar_node/inst/s_sc_areset_pipe                                                                                                                                                                                                    |                1 |              1 |         1.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                  | system_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/s_sc_areset_pipe                                                                                                                                                                                                      |                1 |              1 |         1.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                  | system_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/mi_handler_m_sc_areset                                                                                                                                                                                                |                1 |              1 |         1.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_smc_1/inst/switchboards/i_nodes/i_b_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_minimal_area.inst_arbiter/grant_i_reg[1]_0[0]                                                                                                                           | system_i/axi_smc_1/inst/switchboards/i_nodes/i_b_node/inst/inst_si_handler/areset_r                                                                                                                                                                                    |                1 |              2 |         2.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/FSM_sequential_GEN_NO_RD_CMD_OPT.rlast_sm_cs[1]_i_1_n_0                                                                                                                                     | system_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                        |                1 |              2 |         2.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_smc_1/inst/switchboards/i_nodes/i_r_node/inst/inst_si_handler/gen_si_handler.gen_request_counters.gen_req_counter[1].inst_req_counter/allow_transfer_r_reg[0]                                                                                                       | system_i/axi_smc_1/inst/switchboards/i_nodes/i_r_node/inst/inst_si_handler/areset_r                                                                                                                                                                                    |                1 |              2 |         2.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_smc_1/inst/switchboards/i_nodes/i_r_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_minimal_area.inst_arbiter/grant_i_reg[1]_0[0]                                                                                                                           | system_i/axi_smc_1/inst/switchboards/i_nodes/i_r_node/inst/inst_si_handler/areset_r                                                                                                                                                                                    |                1 |              2 |         2.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/GEN_ARB.I_SNG_PORT/ar_active_re29_out                                                                                                                                                                 | system_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                        |                2 |              2 |         1.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_smc_1/inst/switchboards/i_nodes/i_r_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_minimal_area.inst_arbiter/E[0]                                                                                                                                          | system_i/axi_smc_1/inst/switchboards/i_nodes/i_r_node/inst/inst_si_handler/areset_r                                                                                                                                                                                    |                1 |              2 |         2.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_PCC.I_MSTR_PCC/sig_sm_ld_calc1_reg                                                                                                          | system_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_init_reg                                                                       |                2 |              2 |         1.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                  | system_i/axi_smc/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                               |                2 |              2 |         1.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_smc_1/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.gen_fi_regulator.inst_fi_regulator/allow_transfer_r_reg_0                                                                                                                             | system_i/axi_smc_1/inst/switchboards/i_nodes/i_r_node/inst/inst_si_handler/gen_si_handler.gen_request_counters.gen_req_counter[0].inst_req_counter/areset_r_reg[0]                                                                                                     |                1 |              2 |         2.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_smc_1/inst/switchboards/i_nodes/i_b_node/inst/inst_si_handler/gen_si_handler.gen_request_counters.gen_req_counter[1].inst_req_counter/allow_transfer_r_reg[0]                                                                                                       | system_i/axi_smc_1/inst/switchboards/i_nodes/i_b_node/inst/inst_si_handler/areset_r                                                                                                                                                                                    |                1 |              2 |         2.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_smc_1/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/m_r_pointer[1]_i_1_n_0                                                                                                                                                       | system_i/axi_smc_1/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                                                |                2 |              2 |         1.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_smc_1/inst/switchboards/i_nodes/i_b_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_minimal_area.inst_arbiter/E[0]                                                                                                                                          | system_i/axi_smc_1/inst/switchboards/i_nodes/i_b_node/inst/inst_si_handler/areset_r                                                                                                                                                                                    |                1 |              2 |         2.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                                                                       | system_i/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                               |                1 |              2 |         2.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_smc_1/inst/switchboards/i_nodes/i_b_node/inst/inst_mi_handler/gen_normal_area.gen_fi_regulator.inst_fi_regulator/allow_transfer_r_reg_0                                                                                                                             | system_i/axi_smc_1/inst/switchboards/i_nodes/i_b_node/inst/inst_si_handler/gen_si_handler.gen_request_counters.gen_req_counter[0].inst_req_counter/areset_r_reg[0]                                                                                                     |                1 |              2 |         2.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_cmd_reg.cmd_reg/pending_reg[0]                                                                                                                          |                                                                                                                                                                                                                                                                        |                1 |              2 |         2.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_smc/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_r_ch.accum[resp][1]_i_1_n_0                                                                                                                                         |                                                                                                                                                                                                                                                                        |                1 |              2 |         2.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                  | system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                                                  |                2 |              2 |         1.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/b_reg/skid_buffer[1057]_i_1_n_0                                                                                                                                                                                            |                                                                                                                                                                                                                                                                        |                1 |              2 |         2.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/gen_cmd_reg.cmd_reg/E[0]                                                                                                                                    |                                                                                                                                                                                                                                                                        |                1 |              2 |         2.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                  | system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset_d                                                                                                                                                                                                         |                1 |              2 |         2.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter/E[0]                                                                                                                                                      | system_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_si_handler/areset_r                                                                                                                                                                                               |                1 |              2 |         2.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_smc_1/inst/s00_entry_pipeline/s00_mmu/inst/wroute_vacancy                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                        |                1 |              2 |         2.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/act_rd_burst_set                                                                                                                                                                            | system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.act_rd_burst_i_1_n_0                                                                                                                                            |                1 |              2 |         2.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                  | system_i/axi_smc_1/inst/s00_entry_pipeline/s00_mmu/inst/gen_wroute_reg.wroute_split/m_ready_d[1]_i_1_n_0                                                                                                                                                               |                1 |              2 |         2.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/GEN_ARB.I_SNG_PORT/FSM_sequential_arb_sm_cs[1]_i_1_n_0                                                                                                                                                | system_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                        |                1 |              2 |         2.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                  | system_i/axi_smc_1/inst/m01_exit_pipeline/m01_exit/inst/areset                                                                                                                                                                                                         |                1 |              2 |         2.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter/E[0]                                                                                                                                                      | system_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_si_handler/areset_r                                                                                                                                                                                               |                1 |              2 |         2.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter/gen_AB_reg_slice.payld_o_reg[0][0]                                                                                                                        | system_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_si_handler/areset_r                                                                                                                                                                                               |                1 |              2 |         2.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter/gen_AB_reg_slice.payld_o_reg[0]_0[0]                                                                                                                      | system_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_si_handler/areset_r                                                                                                                                                                                               |                1 |              2 |         2.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/config_register_0/inst/config_register_slave_lite_v1_0_S00_AXI_inst/FSM_sequential_state_write[1]_i_1_n_0                                                                                                                                                               | system_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                        |                1 |              2 |         2.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/config_register_0/inst/config_register_slave_lite_v1_0_S00_AXI_inst/FSM_sequential_state_read[1]_i_1_n_0                                                                                                                                                                | system_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                        |                1 |              2 |         2.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_smc/inst/m02_nodes/m02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/E[0]                                                                                                                                          | system_i/axi_smc/inst/m02_nodes/m02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/m_sc_areset_r_reg[0]                                                                                                                |                1 |              2 |         2.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_smc_1/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/s_axi_rresp_i[1]_i_1_n_0                                                                                                                                                     | system_i/axi_smc_1/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                                                |                1 |              2 |         2.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter/gen_AB_reg_slice.payld_o_reg[0][0]                                                                                                                        | system_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_si_handler/areset_r                                                                                                                                                                                               |                1 |              2 |         2.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter/gen_AB_reg_slice.payld_o_reg[0]_0[0]                                                                                                                      | system_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_si_handler/areset_r                                                                                                                                                                                               |                1 |              2 |         2.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_smc/inst/m02_nodes/m02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/E[0]                                                                                                                                          |                                                                                                                                                                                                                                                                        |                1 |              2 |         2.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                  | system_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_mmap_reset_reg                                                                                                                 |                2 |              2 |         1.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                  | system_i/axi_smc_1/inst/m01_exit_pipeline/m01_exit/inst/exit_inst/gen_w_cmd_reg.aresetn_d_reg_n_0_[0]                                                                                                                                                                  |                1 |              2 |         2.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/I_SIMPLE_DMA_CNTLR/sig_sm_ld_cmd_reg_0[0]                                                                                                                                                                              | system_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/sig_mmap_rst_reg_n                                                                                                                    |                1 |              2 |         2.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_smc/inst/m02_nodes/m02_r_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                                                                       | system_i/axi_smc/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                               |                1 |              2 |         2.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/sig_advance_pipe_data156_out                                                                                        | system_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/sig_dre_tvalid_i_i_1_n_0                                                                                  |                1 |              2 |         2.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                  | system_i/axi_smc_1/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                                                         |                1 |              2 |         2.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_smc_1/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/s_axi_bresp_i                                                                                                                                                                | system_i/axi_smc_1/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/s_axi_bresp_i[1]_i_1_n_0                                                                                                                                           |                1 |              2 |         2.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_smc_1/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/r_state                                                                                                                                                                      | system_i/axi_smc_1/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                                                |                2 |              2 |         1.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                  | system_i/axi_smc/inst/m02_nodes/m02_b_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                               |                2 |              2 |         1.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                  | system_i/axi_smc_1/inst/switchboards/i_nodes/i_b_node/inst/inst_si_handler/areset_r                                                                                                                                                                                    |                1 |              2 |         2.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/b_sreg/m_vector_i                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                        |                1 |              2 |         2.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                  | system_i/axi_smc_1/inst/switchboards/i_nodes/i_b_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                    |                1 |              2 |         2.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                  | system_i/axi_smc_1/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                   |                1 |              2 |         2.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                  | system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_wroute_fifo.wroute_split/m_ready_d[1]_i_1_n_0                                                                                                                                                                |                1 |              2 |         2.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                  | system_i/axi_smc_1/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                   |                1 |              2 |         2.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/USE_SRL_FIFO.sig_wr_fifo                        |                                                                                                                                                                                                                                                                        |                1 |              2 |         2.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                  | system_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                               |                2 |              2 |         1.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/b_reg/m_vector_i                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                        |                1 |              2 |         2.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_r_ch.accum[resp][1]_i_1_n_0                                                                                                                                         |                                                                                                                                                                                                                                                                        |                1 |              2 |         2.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                  | system_i/axi_smc_1/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_w_cmd_reg.aresetn_d_reg_n_0_[0]                                                                                                                                                                  |                2 |              2 |         1.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                  | system_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_init_reg                                                                       |                1 |              2 |         2.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_smc/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/E[0]                                                                                                                                          | system_i/axi_smc/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/m_sc_areset_r_reg[0]                                                                                                                |                1 |              2 |         2.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_smc_1/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/E[0]                                                                                                                                                                                                        | system_i/axi_smc_1/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                                                         |                1 |              2 |         2.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_smc/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/E[0]                                                                                                                                          |                                                                                                                                                                                                                                                                        |                1 |              2 |         2.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                  | system_i/axi_smc_1/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/gen_id_reg.aresetn_d_reg_n_0_[0]                                                                                                                |                1 |              2 |         2.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/FSM_sequential_gen_endpoint.w_state_reg[1][0]                                                                                                                                                                      | system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                                                           |                1 |              2 |         2.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_smc/inst/m02_exit_pipeline/m02_exit/inst/b_reg/m_vector_i                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                        |                1 |              2 |         2.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                  | system_i/axi_smc_1/inst/switchboards/i_nodes/i_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                    |                1 |              2 |         2.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_push_input_reg14_out                                                                                                                     | system_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_PCC.I_MSTR_PCC/sig_mmap_reset_reg                                                                                                 |                1 |              2 |         2.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                  | system_i/axi_smc_1/inst/s00_entry_pipeline/s00_mmu/inst/areset_d                                                                                                                                                                                                       |                1 |              2 |         2.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                  | system_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                               |                2 |              2 |         1.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                  | system_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/sig_flush_db1_i_1_n_0                                                                                     |                1 |              2 |         2.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_smc/inst/m02_exit_pipeline/m02_exit/inst/b_reg/skid_buffer[1057]_i_1_n_0                                                                                                                                                                                            |                                                                                                                                                                                                                                                                        |                1 |              2 |         2.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                  | system_i/axi_smc_1/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                    |                1 |              2 |         2.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                  | system_i/axi_smc_1/inst/s00_entry_pipeline/s00_transaction_regulator/inst/areset                                                                                                                                                                                       |                1 |              2 |         2.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                  | system_i/axi_smc_1/inst/switchboards/i_nodes/i_r_node/inst/inst_si_handler/areset_r                                                                                                                                                                                    |                1 |              2 |         2.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/b_sreg/skid_buffer[1057]_i_1_n_0                                                                                                                                                                                           |                                                                                                                                                                                                                                                                        |                1 |              2 |         2.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/w_sreg/state                                                                                                                                                                                                               | system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                                                           |                2 |              3 |         1.50 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_wroute_fifo.wroute_fifo/gen_pipelined.state                                                                                                                                                                            | system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                                                           |                1 |              3 |         3.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_pipelined.state                                                                                                                                                                    | system_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                                                           |                3 |              3 |         1.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/gen_cmd_reg.cmd_reg/state                                                                                                                                   | system_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/areset                                                                                                                                                                                         |                2 |              3 |         1.50 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_addr_posted_cntr[2]_i_1__0_n_0                                                                                                       | system_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_mmap_rst_reg_n_reg_0                                                                                                              |                1 |              3 |         3.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/aw_reg/state                                                                                                                                                                                                               | system_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                                                           |                1 |              3 |         3.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/b_reg/state                                                                                                                                                                                                                | system_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/areset                                                                                                                                                                                                           |                2 |              3 |         1.50 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/b_reg/state                                                                                                                                                                                                                | system_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                                                           |                1 |              3 |         3.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_smc_1/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/w_state                                                                                                                                                                      | system_i/axi_smc_1/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                                                |                1 |              3 |         3.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/w_reg/state                                                                                                                                                                                                                | system_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                                                           |                1 |              3 |         3.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/aw_reg/state                                                                                                                                                                                                               | system_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/areset                                                                                                                                                                                                           |                1 |              3 |         3.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_s_ready_dup                                                                                                                    | system_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/sig_mmap_rst_reg_n                                                                                                                    |                1 |              3 |         3.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_cmd_reg.cmd_reg/state                                                                                                                                   | system_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/areset                                                                                                                                                                                         |                1 |              3 |         3.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/w_reg/state                                                                                                                                                                                                                | system_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/areset                                                                                                                                                                                                           |                1 |              3 |         3.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/state                                                                                                                                                                                                         | system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                                                           |                1 |              3 |         3.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_smc_1/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aw_incr                                                                                                                                                                      | system_i/axi_smc_1/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                                                |                1 |              3 |         3.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/state                                                                                                                                                                                                              | system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                                                           |                1 |              3 |         3.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/USE_SRL_FIFO.sig_wr_fifo |                                                                                                                                                                                                                                                                        |                1 |              3 |         3.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_pipelined.state[2]_i_1_n_0                                                                         | system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                                                  |                3 |              3 |         1.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/FSM_onehot_gen_axi.gen_write.write_cs[2]_i_1_n_0                                                                                                                                            | system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                                                           |                1 |              3 |         3.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_smc/inst/m02_exit_pipeline/m02_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_pipelined.state                                                                                                                                                                    | system_i/axi_smc/inst/m02_exit_pipeline/m02_exit/inst/areset                                                                                                                                                                                                           |                2 |              3 |         1.50 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_smc/inst/m02_exit_pipeline/m02_exit/inst/b_reg/state                                                                                                                                                                                                                | system_i/axi_smc/inst/m02_exit_pipeline/m02_exit/inst/areset                                                                                                                                                                                                           |                2 |              3 |         1.50 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_smc/inst/m02_exit_pipeline/m02_exit/inst/r_reg/state                                                                                                                                                                                                                | system_i/axi_smc/inst/m02_exit_pipeline/m02_exit/inst/areset                                                                                                                                                                                                           |                1 |              3 |         3.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_smc/inst/m02_exit_pipeline/m02_exit/inst/w_reg/state                                                                                                                                                                                                                | system_i/axi_smc/inst/m02_exit_pipeline/m02_exit/inst/areset                                                                                                                                                                                                           |                1 |              3 |         3.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/state                                                                                                                                                                                                         | system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                                                           |                1 |              3 |         3.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_smc/inst/m02_exit_pipeline/m02_exit/inst/aw_reg/state                                                                                                                                                                                                               | system_i/axi_smc/inst/m02_exit_pipeline/m02_exit/inst/areset                                                                                                                                                                                                           |                1 |              3 |         3.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/b_sreg/state                                                                                                                                                                                                               | system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                                                           |                1 |              3 |         3.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SINGLE_REG.sig_push_regfifo                                                                         | system_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/sig_mmap_rst_reg_n                                                                                                                    |                1 |              3 |         3.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/bvalid_cnt[2]_i_1_n_0                                                                                                                                                                       | system_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                        |                2 |              3 |         1.50 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/FSM_onehot_GEN_WDATA_SM_NO_ECC_SNG_REG_WREADY.wr_data_sng_sm_cs[2]_i_1_n_0                                                                                                                  | system_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                        |                1 |              3 |         3.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/gen_pipelined.state                                                                                                                                                                    | system_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                                                           |                1 |              3 |         3.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_pipelined.state                                                                                                                                                                    | system_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/areset                                                                                                                                                                                                           |                1 |              3 |         3.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_smc/inst/m02_exit_pipeline/m02_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/gen_pipelined.state                                                                                                                                                                    | system_i/axi_smc/inst/m02_exit_pipeline/m02_exit/inst/areset                                                                                                                                                                                                           |                1 |              3 |         3.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/I_SIMPLE_DMA_CNTLR/E[0]                                                                                                                                                                                                | system_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/I_SIMPLE_RST_MODULE/SR[0]                                                                                                                                                                                    |                1 |              3 |         3.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_wroute_fifo.wroute_fifo/gen_srls[2].srl_nx1/shift_qual                                                                                                                                                                 |                                                                                                                                                                                                                                                                        |                1 |              3 |         3.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_wroute_fifo.wroute_fifo/gen_pipelined.mesg_reg                                                                                                                                                                         |                                                                                                                                                                                                                                                                        |                2 |              3 |         1.50 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/state                                                                                                                                                                                                              | system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                                                           |                2 |              3 |         1.50 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/r_reg/state                                                                                                                                                                                                                | system_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/areset                                                                                                                                                                                                           |                1 |              3 |         3.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/state                                                                                                                                                                                                               | system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                                                           |                1 |              3 |         3.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/r_reg/state                                                                                                                                                                                                                | system_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                                                           |                1 |              3 |         3.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/gen_pipelined.state                                                                                                                                                                    | system_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/areset                                                                                                                                                                                                           |                1 |              3 |         3.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/I_SIMPLE_DMA_CNTLR/sig_sm_pop_s2mm_sts_reg_0[0]                                                                                                                                                                        | system_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/I_SIMPLE_RST_MODULE/SR[0]                                                                                                                                                                                    |                1 |              3 |         3.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                  | system_i/axi_smc/inst/m02_nodes/m02_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                              |                3 |              3 |         1.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_si_handler/gen_si_handler.gen_request_counters.gen_req_counter[0].inst_req_counter/is_zero_r_reg_0[0]                                                                                                                       | system_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_si_handler/areset_r                                                                                                                                                                                               |                1 |              3 |         3.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.payld_a                                                                                                                                                         |                                                                                                                                                                                                                                                                        |                1 |              3 |         3.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.payld_b                                                                                                                                                         |                                                                                                                                                                                                                                                                        |                1 |              3 |         3.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_en                                                                                                                | system_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/sig_mmap_rst_reg_n                                                                                                                    |                1 |              3 |         3.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.payld_a                                                                                                                                                          |                                                                                                                                                                                                                                                                        |                1 |              3 |         3.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_smc_1/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/state                                                                                                                                                                                                       | system_i/axi_smc_1/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                                                         |                2 |              3 |         1.50 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                  | system_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/I_SIMPLE_RST_MODULE/wr_data_cap0                                                                                                                                                                             |                1 |              3 |         3.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                  | system_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                              |                2 |              3 |         1.50 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.state2                                                                                                                                                          | system_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.payld_o[2]_i_1_n_0                                                                                                                                    |                1 |              3 |         3.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                  | system_i/axi_smc/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                               |                3 |              3 |         1.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                  | system_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                              |                2 |              3 |         1.50 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                  | system_i/axi_smc/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                               |                2 |              3 |         1.50 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                  | system_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/I_SIMPLE_RST_MODULE/awvalid_d10                                                                                                                                                                              |                1 |              3 |         3.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                  | system_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                               |                2 |              3 |         1.50 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_si_handler/gen_si_handler.gen_request_counters.gen_req_counter[0].inst_req_counter/is_zero_r_reg_0[0]                                                                                                                       | system_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_si_handler/areset_r                                                                                                                                                                                               |                1 |              3 |         3.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                  | system_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/sig_stream_rst_reg_n                                                                                                                  |                1 |              3 |         3.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                  | system_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                              |                3 |              3 |         1.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                  | system_i/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                               |                3 |              3 |         1.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_im0_msh[15]_i_1_n_0                                                                                                            | system_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_PCC.I_MSTR_PCC/sig_mmap_reset_reg                                                                                                 |                1 |              3 |         3.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                  | system_i/axi_smc/inst/m02_nodes/m02_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                               |                2 |              3 |         1.50 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                  | system_i/axi_smc/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                              |                2 |              3 |         1.50 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_smc_1/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/state                                                                                                                                                                                                       | system_i/axi_smc_1/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                                                         |                1 |              3 |         3.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.payld_b                                                                                                                                                          |                                                                                                                                                                                                                                                                        |                1 |              3 |         3.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.payld_b                                                                                                                                                         |                                                                                                                                                                                                                                                                        |                1 |              3 |         3.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                  | system_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_si_handler/gen_si_handler.gen_request_counters.gen_req_counter[2].inst_req_counter/areset_r_reg                                                                                                                   |                1 |              3 |         3.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.state2                                                                                                                                                           | system_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.payld_o[2]_i_1_n_0                                                                                                                                     |                1 |              3 |         3.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                  | system_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_si_handler/areset_r                                                                                                                                                                                               |                3 |              3 |         1.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                  | system_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                               |                3 |              3 |         1.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.state2                                                                                                                                                          | system_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.payld_o[2]_i_1_n_0                                                                                                                                    |                1 |              3 |         3.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                  | system_i/axi_smc/inst/m02_nodes/m02_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                              |                3 |              3 |         1.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_PCC.I_MSTR_PCC/sig_push_input_reg14_out                                                                                                     | system_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_PCC.I_MSTR_PCC/sig_input_cache_type_reg0                                                                                          |                1 |              3 |         3.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                  | system_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_si_handler/gen_si_handler.gen_request_counters.gen_req_counter[2].inst_req_counter/areset_r_reg                                                                                                                   |                1 |              3 |         3.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.payld_a                                                                                                                                                         |                                                                                                                                                                                                                                                                        |                1 |              3 |         3.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                  | system_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                               |                2 |              3 |         1.50 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                  | system_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                              |                3 |              3 |         1.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                  | system_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_si_handler/areset_r                                                                                                                                                                                               |                3 |              3 |         1.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_smc_1/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_write.write_cs                                                                                                                                                                | system_i/axi_smc_1/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                                                         |                1 |              3 |         3.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                  | system_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                              |                3 |              3 |         1.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SINGLE_REG.sig_push_regfifo                                                                         | system_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_int_reg_n_reg_0                                                                                                      |                1 |              3 |         3.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_push_to_wsc_i_2_n_0                                                                                                                  | system_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_push_to_wsc_i_1_n_0                                                                                                        |                1 |              4 |         4.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                  | system_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                          |                3 |              4 |         1.33 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                  | system_i/axi_smc/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                         |                2 |              4 |         2.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                  | system_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/lpf_int                                                                                                                                                                                                              |                1 |              4 |         4.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                  | system_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/I_SIMPLE_REG_MODULE/I_AXI_LITE/GEN_SYNC_WRITE.axi2ip_wrce[9]_i_1_n_0                                                                                                                                         |                1 |              4 |         4.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                  | system_i/rst_ps8_0_99M/U0/EXT_LPF/lpf_int                                                                                                                                                                                                                              |                2 |              4 |         2.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/fifoaddr[3]_i_1__0_n_0                                                                                                                                                                 | system_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/areset                                                                                                                                                                                                           |                1 |              4 |         4.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_push_coelsc_reg                                                                                                                      | system_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_coelsc_cmd_cmplt_reg_i_1_n_0                                                                                               |                1 |              4 |         4.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                  | system_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                          |                3 |              4 |         1.33 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/fifoaddr[3]_i_1__0_n_0                                                                                                                                                                 | system_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                                                           |                1 |              4 |         4.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/E[0]                                | system_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_mmap_rst_reg_n_reg_0                                                                                                              |                1 |              4 |         4.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_PCC.I_MSTR_PCC/sig_addr_cntr_lsh_im0[15]_i_1__0_n_0                                                                                         | system_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_init_reg                                                                       |                2 |              4 |         2.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_PCC.I_MSTR_PCC/sig_addr_cntr_lsh_im0[15]_i_1__0_n_0                                                                                         | system_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_mmap_reset_reg                                                                                                                 |                1 |              4 |         4.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/E[0]                                                                    | system_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_mmap_rst_reg_n_reg_0                                                                                                              |                1 |              4 |         4.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                  | system_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                         |                3 |              4 |         1.33 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/fifoaddr[3]_i_1_n_0                                                                                                                                                                    | system_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                                                           |                2 |              4 |         2.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/config_register_0/inst/config_register_slave_lite_v1_0_S00_AXI_inst/axi_araddr[5]_i_1_n_0                                                                                                                                                                               |                                                                                                                                                                                                                                                                        |                1 |              4 |         4.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/config_register_0/inst/config_register_slave_lite_v1_0_S00_AXI_inst/axi_awaddr                                                                                                                                                                                          | system_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                        |                1 |              4 |         4.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/fifoaddr[3]_i_1_n_0                                                                                                                                                                    | system_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/areset                                                                                                                                                                                                           |                1 |              4 |         4.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                  | system_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/I_SIMPLE_RST_MODULE/sig_axi_por2rst_out                                                                                                                                                                      |                1 |              4 |         4.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/I_SIMPLE_REG_MODULE/I_AXI_LITE/arvalid_re                                                                                                                                                                              | system_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/I_SIMPLE_RST_MODULE/sig_lite_bside_hw_reset_reg                                                                                                                                                              |                1 |              4 |         4.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/Top_0/inst/compParamOpControl/enb                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                        |                2 |              4 |         2.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/Top_0/inst/scaleMul/core/pipe2/r_1_reg_0_repN_16                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                        |                4 |              4 |         1.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/fifoaddr[3]_i_1_n_0                                                                                    | system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                                                  |                1 |              4 |         4.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                  | system_i/axi_smc/inst/m02_nodes/m02_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                         |                3 |              4 |         1.33 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                  | system_i/axi_smc_1/inst/clk_map/psr_aclk/U0/EXT_LPF/lpf_int                                                                                                                                                                                                            |                1 |              4 |         4.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                  | system_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                         |                3 |              4 |         1.33 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_smc/inst/m02_exit_pipeline/m02_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/fifoaddr[3]_i_1_n_0                                                                                                                                                                    | system_i/axi_smc/inst/m02_exit_pipeline/m02_exit/inst/areset                                                                                                                                                                                                           |                2 |              4 |         2.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_calc2_reg_ns                                                                                                                       | system_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_init_reg                                                                       |                3 |              4 |         1.33 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_smc_1/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/s_r_pointer[3]_i_1_n_0                                                                                                                                                       | system_i/axi_smc_1/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                                                |                2 |              4 |         2.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_smc/inst/m02_exit_pipeline/m02_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/fifoaddr[3]_i_1__0_n_0                                                                                                                                                                 | system_i/axi_smc/inst/m02_exit_pipeline/m02_exit/inst/areset                                                                                                                                                                                                           |                1 |              4 |         4.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_smc_1/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/ar_addr_d[5]_i_1_n_0                                                                                                                                                         | system_i/axi_smc_1/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                                                |                1 |              4 |         4.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_smc_1/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/w_pointer[3]_i_1_n_0                                                                                                                                                         | system_i/axi_smc_1/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                                                |                2 |              4 |         2.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.rd_data_sm_cs[3]_i_1_n_0                                                                                                                                                  | system_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                        |                3 |              4 |         1.33 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                  | system_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                         |                3 |              4 |         1.33 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_wroute_fifo.wroute_fifo/fifoaddr[3]_i_1_n_0                                                                                                                                                                            | system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                                                           |                1 |              4 |         4.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_smc_1/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/w_size_mask[3]_i_1_n_0                                                                                                                                                       |                                                                                                                                                                                                                                                                        |                1 |              4 |         4.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_smc_1/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/E[0]                                                                                                                                                                                                        | system_i/axi_smc_1/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                                                         |                2 |              4 |         2.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                  | system_i/axi_smc/inst/m02_nodes/m02_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                         |                3 |              4 |         1.33 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                  | system_i/axi_smc/inst/m02_nodes/m02_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                          |                3 |              5 |         1.67 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                  | system_i/axi_smc/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                          |                3 |              5 |         1.67 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/w_sreg/E[0]                                                                                                                                                                                                                | system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset_d                                                                                                                                                                                                         |                1 |              5 |         5.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/Top_0/inst/norm/fifo/_T_65                                                                                                                                                                                                                                              | system_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                        |                2 |              5 |         2.50 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_push_coelsc_reg                 | system_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_OMIT_INDET_BTT.sig_coelsc_interr_reg_i_1_n_0                                                                            |                1 |              5 |         5.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/state_reg[s_ready_i]_0[0]                                                                                                                                                                                          | system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                                                           |                1 |              5 |         5.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                  | system_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                          |                4 |              5 |         1.25 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/E[0]                                                                                                                                                                                                               | system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                                                           |                2 |              5 |         2.50 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/E[0]                                                                                                                                                                                                               | system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset_d                                                                                                                                                                                                         |                1 |              5 |         5.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                  | system_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                               |                4 |              5 |         1.25 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_calc2_reg                                                                                                                          | system_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_reset_reg                                                                                                            |                2 |              5 |         2.50 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/I_SIMPLE_REG_MODULE/I_AXI_LITE/GEN_SYNC_WRITE.axi2ip_wrce_reg[0]_0[0]                                                                                                                                                  | system_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/I_SIMPLE_RST_MODULE/sig_composite_reg_reset                                                                                                                                                                  |                3 |              5 |         1.67 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                  | system_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/areset                                                                                                                                                                                                           |                4 |              5 |         1.25 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_PCC.I_MSTR_PCC/sig_sm_ld_calc2_reg                                                                                                          | system_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_init_reg                                                                       |                3 |              5 |         1.67 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_PCC.I_MSTR_PCC/sig_sm_ld_calc2_reg                                                                                                          | system_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_PCC.I_MSTR_PCC/sig_strbgen_bytes_ireg2[4]_i_1__0_n_0                                                                              |                3 |              5 |         1.67 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                  | system_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                                                           |                4 |              5 |         1.25 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                  | system_i/axi_smc/inst/m02_exit_pipeline/m02_exit/inst/areset                                                                                                                                                                                                           |                3 |              5 |         1.67 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_calc2_reg                                                                                                                          | system_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_strbgen_bytes_ireg2[4]_i_1_n_0                                                                                                 |                1 |              5 |         5.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/E[0]                                                                                                                            | system_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_int_reg_n                                                                                                            |                2 |              5 |         2.50 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_STATUS_CNTLR/sig_push_rd_sts_reg                                                                                                                   | system_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_STATUS_CNTLR/sig_rd_sts_interr_reg_i_1_n_0                                                                                               |                1 |              5 |         5.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                  | system_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                          |                2 |              6 |         3.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                              | system_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                          |                3 |              6 |         2.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_smc/inst/m02_nodes/m02_ar_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                 | system_i/axi_smc/inst/m02_nodes/m02_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                         |                2 |              6 |         3.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_smc/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                              | system_i/axi_smc/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                          |                2 |              6 |         3.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                 | system_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                         |                2 |              6 |         3.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/E[0]                                                                                                                                                          | system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/I_WRAP_BRST/FSM_onehot_GEN_WDATA_SM_NO_ECC_SNG_REG_WREADY.wr_data_sng_sm_cs_reg[2][0]                                                                                             |                4 |              6 |         1.50 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                 | system_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                         |                2 |              6 |         3.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_smc/inst/m02_nodes/m02_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                              | system_i/axi_smc/inst/m02_nodes/m02_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                          |                2 |              6 |         3.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_smc/inst/m02_nodes/m02_aw_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                 | system_i/axi_smc/inst/m02_nodes/m02_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                         |                2 |              6 |         3.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_smc_1/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data[155]_i_1_n_0                                                                                                    |                                                                                                                                                                                                                                                                        |                2 |              6 |         3.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_smc/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                 | system_i/axi_smc/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                         |                1 |              6 |         6.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/gen_cmd_reg.cmd_reg/any_trans_reg[0]                                                                                                                        | system_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/areset                                                                                                                                                                                         |                2 |              6 |         3.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_cmd_reg.cmd_reg/E[0]                                                                                                                                    | system_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/areset                                                                                                                                                                                         |                1 |              6 |         6.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_smc/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                              | system_i/axi_smc/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                          |                2 |              6 |         3.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_PCC.I_MSTR_PCC/sig_sm_ld_calc2_reg                                                                                                          | system_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_PCC.I_MSTR_PCC/sig_mmap_reset_reg                                                                                                 |                1 |              6 |         6.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_smc/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                  | system_i/axi_smc/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                          |                1 |              6 |         6.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_smc_1/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aw_addr[5]_i_1_n_0                                                                                                                                                           | system_i/axi_smc_1/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                                                |                2 |              6 |         3.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_PCC.I_MSTR_PCC/GEN_ADDR_GT_48.lsig_seg4_addr_cntr[15]_i_1__0_n_0                                                                            | system_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_mmap_reset_reg                                                                                                                 |                3 |              6 |         2.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_calc2_reg                                                                                                                          | system_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_mmap_reset_reg                                                                                                                 |                1 |              6 |         6.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                  | system_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                          |                2 |              6 |         3.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_smc_1/inst/clk_map/psr_aclk/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                       | system_i/axi_smc_1/inst/clk_map/psr_aclk/U0/SEQ/seq_clr                                                                                                                                                                                                                |                2 |              6 |         3.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                              | system_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                          |                2 |              6 |         3.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_smc_1/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data[155]_i_1_n_0                                                                                                    |                                                                                                                                                                                                                                                                        |                2 |              6 |         3.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_smc/inst/m02_nodes/m02_w_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                  | system_i/axi_smc/inst/m02_nodes/m02_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                          |                2 |              6 |         3.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                              | system_i/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                          |                2 |              6 |         3.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                    | system_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                          |                1 |              6 |         6.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                 | system_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                         |                1 |              6 |         6.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_smc/inst/clk_map/psr_aclk/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                         | system_i/axi_smc/inst/clk_map/psr_aclk/U0/SEQ/seq_clr                                                                                                                                                                                                                  |                1 |              6 |         6.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/rst_ps8_0_99M/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                                         | system_i/rst_ps8_0_99M/U0/SEQ/seq_clr                                                                                                                                                                                                                                  |                1 |              6 |         6.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/Top_0/inst/regInst/fifo/_T_104                                                                                                                                                                                                                                          | system_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                        |                2 |              6 |         3.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/GEN_ADDR_GT_48.lsig_seg3_addr_cntr[15]_i_1_n_0                                                                                               | system_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_init_reg                                                                       |                3 |              7 |         2.33 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                  | system_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                          |                3 |              7 |         2.33 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                  | system_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                          |                4 |              7 |         1.75 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                  | system_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/I_SIMPLE_RST_MODULE/sig_composite_reg_reset                                                                                                                                                                  |                3 |              7 |         2.33 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/Top_0/inst/scaleMul/core/pipe2/r_1_reg_0_repN_11                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                        |                5 |              7 |         1.40 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                  | system_i/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                          |                5 |              7 |         1.40 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/first_xfer                                                                                                                                                              |                                                                                                                                                                                                                                                                        |                1 |              7 |         7.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                  | system_i/axi_smc/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                          |                3 |              7 |         2.33 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/first_xfer                                                                                                                                                              |                                                                                                                                                                                                                                                                        |                3 |              7 |         2.33 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                  | system_i/axi_smc/inst/m02_nodes/m02_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                          |                3 |              7 |         2.33 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_smc/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/first_xfer                                                                                                                                                              |                                                                                                                                                                                                                                                                        |                3 |              7 |         2.33 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                  | system_i/axi_smc/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                          |                5 |              7 |         1.40 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/config_register_0/inst/config_register_slave_lite_v1_0_S00_AXI_inst/slv_reg6[7]_i_1_n_0                                                                                                                                                                                 | system_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                        |                1 |              8 |         8.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.brst_cnt[7]_i_1_n_0                                                                                                                                                       | system_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                        |                3 |              8 |         2.67 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                    | system_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                          |                2 |              8 |         4.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/config_register_0/inst/config_register_slave_lite_v1_0_S00_AXI_inst/slv_reg7[7]_i_1_n_0                                                                                                                                                                                 | system_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                        |                2 |              8 |         4.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/config_register_0/inst/config_register_slave_lite_v1_0_S00_AXI_inst/slv_reg7[31]_i_1_n_0                                                                                                                                                                                | system_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                        |                2 |              8 |         4.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/config_register_0/inst/config_register_slave_lite_v1_0_S00_AXI_inst/slv_reg7[23]_i_1_n_0                                                                                                                                                                                | system_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                        |                1 |              8 |         8.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/GEN_ADDR_GT_48.lsig_seg3_addr_cntr[15]_i_1_n_0                                                                                               | system_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_reset_reg                                                                                                            |                3 |              8 |         2.67 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/config_register_0/inst/config_register_slave_lite_v1_0_S00_AXI_inst/slv_reg7[15]_i_1_n_0                                                                                                                                                                                | system_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                        |                1 |              8 |         8.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/E[0]                               | system_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/sig_mmap_rst_reg_n                                                                                                                    |                1 |              8 |         8.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/config_register_0/inst/config_register_slave_lite_v1_0_S00_AXI_inst/slv_reg9[15]_i_1_n_0                                                                                                                                                                                | system_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                        |                2 |              8 |         4.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/config_register_0/inst/config_register_slave_lite_v1_0_S00_AXI_inst/slv_reg6[31]_i_1_n_0                                                                                                                                                                                | system_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                        |                2 |              8 |         4.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/config_register_0/inst/config_register_slave_lite_v1_0_S00_AXI_inst/slv_reg6[23]_i_1_n_0                                                                                                                                                                                | system_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                        |                1 |              8 |         8.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/config_register_0/inst/config_register_slave_lite_v1_0_S00_AXI_inst/slv_reg6[15]_i_1_n_0                                                                                                                                                                                | system_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                        |                1 |              8 |         8.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/config_register_0/inst/config_register_slave_lite_v1_0_S00_AXI_inst/slv_reg5[7]_i_1_n_0                                                                                                                                                                                 | system_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                        |                2 |              8 |         4.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/config_register_0/inst/config_register_slave_lite_v1_0_S00_AXI_inst/slv_reg5[31]_i_1_n_0                                                                                                                                                                                | system_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                        |                1 |              8 |         8.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/config_register_0/inst/config_register_slave_lite_v1_0_S00_AXI_inst/slv_reg5[15]_i_1_n_0                                                                                                                                                                                | system_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                        |                2 |              8 |         4.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/config_register_0/inst/config_register_slave_lite_v1_0_S00_AXI_inst/slv_reg4[7]_i_1_n_0                                                                                                                                                                                 | system_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                        |                2 |              8 |         4.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/config_register_0/inst/config_register_slave_lite_v1_0_S00_AXI_inst/slv_reg8[23]_i_1_n_0                                                                                                                                                                                | system_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                        |                1 |              8 |         8.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_CURR_ARLEN_RL.GEN_CURR_ARLEN_SNG.curr_arlen_reg[7]_i_1_n_0                                                                                                            | system_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                        |                2 |              8 |         4.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_push_input_reg14_out                                                                                                                     | system_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_input_cache_type_reg0                                                                                                          |                1 |              8 |         8.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/config_register_0/inst/config_register_slave_lite_v1_0_S00_AXI_inst/p_1_in[31]                                                                                                                                                                                          | system_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                        |                5 |              8 |         1.60 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_smc_1/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/r_beats[7]_i_1_n_0                                                                                                                                                           | system_i/axi_smc_1/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                                                |                2 |              8 |         4.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/config_register_0/inst/config_register_slave_lite_v1_0_S00_AXI_inst/p_1_in[23]                                                                                                                                                                                          | system_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                        |                5 |              8 |         1.60 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_calc2_reg_ns                                                                                                                       | system_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_reset_reg                                                                                                            |                3 |              8 |         2.67 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/config_register_0/inst/config_register_slave_lite_v1_0_S00_AXI_inst/p_1_in[15]                                                                                                                                                                                          | system_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                        |                2 |              8 |         4.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/config_register_0/inst/config_register_slave_lite_v1_0_S00_AXI_inst/p_1_in[7]                                                                                                                                                                                           | system_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                        |                6 |              8 |         1.33 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/config_register_0/inst/config_register_slave_lite_v1_0_S00_AXI_inst/slv_reg9[31]_i_1_n_0                                                                                                                                                                                | system_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                        |                2 |              8 |         4.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/config_register_0/inst/config_register_slave_lite_v1_0_S00_AXI_inst/slv_reg8[31]_i_1_n_0                                                                                                                                                                                | system_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                        |                1 |              8 |         8.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_smc/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                        |                                                                                                                                                                                                                                                                        |                1 |              8 |         8.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_read.read_cnt[7]_i_1_n_0                                                                                                                                                        | system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                                                           |                2 |              8 |         4.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/config_register_0/inst/config_register_slave_lite_v1_0_S00_AXI_inst/slv_reg8[7]_i_1_n_0                                                                                                                                                                                 | system_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                        |                2 |              8 |         4.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/config_register_0/inst/config_register_slave_lite_v1_0_S00_AXI_inst/slv_reg8[15]_i_1_n_0                                                                                                                                                                                | system_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                        |                1 |              8 |         8.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/config_register_0/inst/config_register_slave_lite_v1_0_S00_AXI_inst/slv_reg5[23]_i_1_n_0                                                                                                                                                                                | system_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                        |                2 |              8 |         4.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/config_register_0/inst/config_register_slave_lite_v1_0_S00_AXI_inst/slv_reg9[23]_i_1_n_0                                                                                                                                                                                | system_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                        |                1 |              8 |         8.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/config_register_0/inst/config_register_slave_lite_v1_0_S00_AXI_inst/slv_reg1[7]_i_1_n_0                                                                                                                                                                                 | system_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                        |                2 |              8 |         4.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                  | system_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_reset_reg                                                                                                            |                3 |              8 |         2.67 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                        |                                                                                                                                                                                                                                                                        |                1 |              8 |         8.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_smc/inst/m02_nodes/m02_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                        |                                                                                                                                                                                                                                                                        |                1 |              8 |         8.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/E[0]                               | system_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_mmap_rst_reg_n_reg_0                                                                                                              |                2 |              8 |         4.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_smc_1/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_read.read_cnt[7]_i_1_n_0                                                                                                                                                      | system_i/axi_smc_1/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                                                         |                2 |              8 |         4.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/config_register_0/inst/config_register_slave_lite_v1_0_S00_AXI_inst/slv_reg9[7]_i_1_n_0                                                                                                                                                                                 | system_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                        |                3 |              8 |         2.67 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/config_register_0/inst/config_register_slave_lite_v1_0_S00_AXI_inst/slv_reg1[15]_i_1_n_0                                                                                                                                                                                | system_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                        |                3 |              8 |         2.67 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_PCC.I_MSTR_PCC/sig_addr_cntr_lsh_im0[15]_i_1__0_n_0                                                                                         | system_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_reset_reg                                                                                                            |                2 |              8 |         4.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/config_register_0/inst/config_register_slave_lite_v1_0_S00_AXI_inst/slv_reg1[23]_i_1_n_0                                                                                                                                                                                | system_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                        |                1 |              8 |         8.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/config_register_0/inst/config_register_slave_lite_v1_0_S00_AXI_inst/slv_reg1[31]_i_1_n_0                                                                                                                                                                                | system_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                        |                2 |              8 |         4.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/config_register_0/inst/config_register_slave_lite_v1_0_S00_AXI_inst/slv_reg4[31]_i_1_n_0                                                                                                                                                                                | system_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                        |                2 |              8 |         4.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/config_register_0/inst/config_register_slave_lite_v1_0_S00_AXI_inst/slv_reg2[15]_i_1_n_0                                                                                                                                                                                | system_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                        |                3 |              8 |         2.67 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/config_register_0/inst/config_register_slave_lite_v1_0_S00_AXI_inst/slv_reg2[23]_i_1_n_0                                                                                                                                                                                | system_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                        |                2 |              8 |         4.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/config_register_0/inst/config_register_slave_lite_v1_0_S00_AXI_inst/slv_reg2[31]_i_1_n_0                                                                                                                                                                                | system_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                        |                3 |              8 |         2.67 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/config_register_0/inst/config_register_slave_lite_v1_0_S00_AXI_inst/slv_reg2[7]_i_1_n_0                                                                                                                                                                                 | system_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                        |                2 |              8 |         4.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/config_register_0/inst/config_register_slave_lite_v1_0_S00_AXI_inst/slv_reg3[15]_i_1_n_0                                                                                                                                                                                | system_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                        |                4 |              8 |         2.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/config_register_0/inst/config_register_slave_lite_v1_0_S00_AXI_inst/slv_reg4[23]_i_1_n_0                                                                                                                                                                                | system_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                        |                1 |              8 |         8.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/config_register_0/inst/config_register_slave_lite_v1_0_S00_AXI_inst/slv_reg4[15]_i_1_n_0                                                                                                                                                                                | system_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                        |                2 |              8 |         4.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/config_register_0/inst/config_register_slave_lite_v1_0_S00_AXI_inst/slv_reg3[7]_i_1_n_0                                                                                                                                                                                 | system_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                        |                3 |              8 |         2.67 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/config_register_0/inst/config_register_slave_lite_v1_0_S00_AXI_inst/slv_reg3[31]_i_1_n_0                                                                                                                                                                                | system_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                        |                3 |              8 |         2.67 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/config_register_0/inst/config_register_slave_lite_v1_0_S00_AXI_inst/slv_reg3[23]_i_1_n_0                                                                                                                                                                                | system_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                        |                2 |              8 |         4.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_OUTPUT_REG[16].sig_output_data_reg_reg[16]0                                                                     | system_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_OUTPUT_REG[16].sig_output_data_reg[16][8]_i_1_n_0                                                     |                5 |              9 |         1.80 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_OUTPUT_REG[15].sig_output_data_reg_reg[15]0                                                                     | system_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_OUTPUT_REG[15].sig_output_data_reg[15][8]_i_1_n_0                                                     |                5 |              9 |         1.80 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_OUTPUT_REG[2].sig_output_data_reg_reg[2]0                                                                       | system_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_OUTPUT_REG[2].sig_output_data_reg[2][8]_i_1_n_0                                                       |                8 |              9 |         1.12 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/Top_0/inst/dequantize/core/pipe2/r_1_reg_0                                                                                                                                                                                                                              | system_i/Top_0/inst/dequantize/core/pipe2/r_1_reg_25                                                                                                                                                                                                                   |                4 |              9 |         2.25 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/Top_0/inst/dequantize/core/pipe2/r_1_reg_0                                                                                                                                                                                                                              | system_i/Top_0/inst/dequantize/core/pipe2/r_1_reg_26                                                                                                                                                                                                                   |                2 |              9 |         4.50 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/Top_0/inst/dequantize/core/pipe2/r_1_reg_0                                                                                                                                                                                                                              | system_i/Top_0/inst/dequantize/core/pipe2/r_1_reg_27                                                                                                                                                                                                                   |                3 |              9 |         3.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/Top_0/inst/dequantize/core/pipe2/r_1_reg_0                                                                                                                                                                                                                              | system_i/Top_0/inst/dequantize/core/pipe2/r_1_reg_28                                                                                                                                                                                                                   |                2 |              9 |         4.50 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/Top_0/inst/dequantize/core/pipe2/r_1_reg_0                                                                                                                                                                                                                              | system_i/Top_0/inst/dequantize/core/pipe2/r_1_reg_29                                                                                                                                                                                                                   |                4 |              9 |         2.25 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/Top_0/inst/dequantize/core/pipe2/r_1_reg_0                                                                                                                                                                                                                              | system_i/Top_0/inst/dequantize/core/pipe2/r_1_reg_3                                                                                                                                                                                                                    |                2 |              9 |         4.50 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/Top_0/inst/dequantize/core/pipe2/r_1_reg_0                                                                                                                                                                                                                              | system_i/Top_0/inst/dequantize/core/pipe2/r_1_reg_24                                                                                                                                                                                                                   |                2 |              9 |         4.50 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/Top_0/inst/dequantize/core/pipe2/r_1_reg_0                                                                                                                                                                                                                              | system_i/Top_0/inst/dequantize/core/pipe2/r_1_reg_30                                                                                                                                                                                                                   |                2 |              9 |         4.50 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/Top_0/inst/dequantize/core/pipe2/r_1_reg_0                                                                                                                                                                                                                              | system_i/Top_0/inst/dequantize/core/pipe2/r_1_reg_8                                                                                                                                                                                                                    |                3 |              9 |         3.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/Top_0/inst/dequantize/core/pipe2/r_1_reg_0                                                                                                                                                                                                                              | system_i/Top_0/inst/dequantize/core/pipe2/r_1_reg_31                                                                                                                                                                                                                   |                3 |              9 |         3.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_OUTPUT_REG[13].sig_output_data_reg_reg[13]0                                                                     | system_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_OUTPUT_REG[13].sig_output_data_reg[13][8]_i_1_n_0                                                     |                7 |              9 |         1.29 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/Top_0/inst/dequantize/core/pipe2/r_1_reg_0                                                                                                                                                                                                                              | system_i/Top_0/inst/dequantize/core/pipe2/r_1_reg_32                                                                                                                                                                                                                   |                3 |              9 |         3.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/Top_0/inst/dequantize/core/pipe2/r_1_reg_0                                                                                                                                                                                                                              | system_i/Top_0/inst/dequantize/core/pipe2/r_1_reg_4                                                                                                                                                                                                                    |                3 |              9 |         3.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_OUTPUT_REG[5].sig_output_data_reg_reg[5]0                                                                       | system_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_OUTPUT_REG[5].sig_output_data_reg[5][8]_i_1_n_0                                                       |                8 |              9 |         1.12 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/Top_0/inst/dequantize/core/pipe2/r_1_reg_0                                                                                                                                                                                                                              | system_i/Top_0/inst/dequantize/core/pipe2/r_1_reg_5                                                                                                                                                                                                                    |                2 |              9 |         4.50 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/Top_0/inst/dequantize/core/pipe2/r_1_reg_0                                                                                                                                                                                                                              | system_i/Top_0/inst/dequantize/core/pipe2/r_1_reg_9                                                                                                                                                                                                                    |                3 |              9 |         3.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/Top_0/inst/dequantize/core/pipe2/r_1_reg_0                                                                                                                                                                                                                              | system_i/Top_0/inst/dequantize/core/pipe2/r_1_reg_6                                                                                                                                                                                                                    |                3 |              9 |         3.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/Top_0/inst/dequantize/core/pipe2/r_1_reg_0                                                                                                                                                                                                                              | system_i/Top_0/inst/dequantize/core/pipe2/r_1_reg_7                                                                                                                                                                                                                    |                2 |              9 |         4.50 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_OUTPUT_REG[8].sig_output_data_reg_reg[8]0                                                                       | system_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_OUTPUT_REG[8].sig_output_data_reg[8][8]_i_1_n_0                                                       |                5 |              9 |         1.80 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_OUTPUT_REG[31].sig_output_data_reg_reg[31]0                                                                     | system_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_OUTPUT_REG[31].sig_output_data_reg[31][8]_i_1_n_0                                                     |                8 |              9 |         1.12 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_OUTPUT_REG[28].sig_output_data_reg_reg[28]0                                                                     | system_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_OUTPUT_REG[28].sig_output_data_reg[28][8]_i_1_n_0                                                     |                4 |              9 |         2.25 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_OUTPUT_REG[3].sig_output_data_reg_reg[3]0                                                                       | system_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_OUTPUT_REG[3].sig_output_data_reg[3][8]_i_1_n_0                                                       |                8 |              9 |         1.12 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_OUTPUT_REG[29].sig_output_data_reg_reg[29]0                                                                     | system_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_OUTPUT_REG[29].sig_output_data_reg[29][8]_i_1_n_0                                                     |                3 |              9 |         3.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_OUTPUT_REG[25].sig_output_data_reg_reg[25]0                                                                     | system_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_OUTPUT_REG[25].sig_output_data_reg[25][8]_i_1_n_0                                                     |                4 |              9 |         2.25 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_OUTPUT_REG[26].sig_output_data_reg_reg[26]0                                                                     | system_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_OUTPUT_REG[26].sig_output_data_reg[26][8]_i_1_n_0                                                     |                6 |              9 |         1.50 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_OUTPUT_REG[27].sig_output_data_reg_reg[27]0                                                                     | system_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_OUTPUT_REG[27].sig_output_data_reg[27][8]_i_1_n_0                                                     |                4 |              9 |         2.25 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_OUTPUT_REG[30].sig_output_data_reg_reg[30]0                                                                     | system_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_OUTPUT_REG[30].sig_output_data_reg[30][8]_i_1_n_0                                                     |                7 |              9 |         1.29 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_OUTPUT_REG[4].sig_output_data_reg_reg[4]0                                                                       | system_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_OUTPUT_REG[4].sig_output_data_reg[4][8]_i_1_n_0                                                       |                5 |              9 |         1.80 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_OUTPUT_REG[9].sig_output_data_reg_reg[9]0                                                                       | system_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_OUTPUT_REG[9].sig_output_data_reg[9][8]_i_1_n_0                                                       |                6 |              9 |         1.50 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_OUTPUT_REG[7].sig_output_data_reg_reg[7]0                                                                       | system_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_OUTPUT_REG[7].sig_output_data_reg[7][8]_i_1_n_0                                                       |                7 |              9 |         1.29 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_OUTPUT_REG[6].sig_output_data_reg_reg[6]0                                                                       | system_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_OUTPUT_REG[6].sig_output_data_reg[6][8]_i_1_n_0                                                       |                7 |              9 |         1.29 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_OUTPUT_REG[24].sig_output_data_reg_reg[24]0                                                                     | system_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_OUTPUT_REG[24].sig_output_data_reg[24][8]_i_1_n_0                                                     |                6 |              9 |         1.50 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_OUTPUT_REG[22].sig_output_data_reg_reg[22]0                                                                     | system_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_OUTPUT_REG[22].sig_output_data_reg[22][8]_i_1_n_0                                                     |                7 |              9 |         1.29 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_OUTPUT_REG[21].sig_output_data_reg_reg[21]0                                                                     | system_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_OUTPUT_REG[21].sig_output_data_reg[21][8]_i_1_n_0                                                     |                8 |              9 |         1.12 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_OUTPUT_REG[20].sig_output_data_reg_reg[20]0                                                                     | system_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_OUTPUT_REG[20].sig_output_data_reg[20][8]_i_1_n_0                                                     |                6 |              9 |         1.50 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_OUTPUT_REG[1].sig_output_data_reg_reg[1]0                                                                       | system_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_OUTPUT_REG[1].sig_output_data_reg[1][8]_i_1_n_0                                                       |                7 |              9 |         1.29 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_OUTPUT_REG[19].sig_output_data_reg_reg[19]0                                                                     | system_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_OUTPUT_REG[19].sig_output_data_reg[19][8]_i_1_n_0                                                     |                6 |              9 |         1.50 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_OUTPUT_REG[17].sig_output_data_reg_reg[17]0                                                                     | system_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_OUTPUT_REG[17].sig_output_data_reg[17][8]_i_1_n_0                                                     |                8 |              9 |         1.12 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_OUTPUT_REG[18].sig_output_data_reg_reg[18]0                                                                     | system_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_OUTPUT_REG[18].sig_output_data_reg[18][8]_i_1_n_0                                                     |                8 |              9 |         1.12 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_OUTPUT_REG[23].sig_output_data_reg_reg[23]0                                                                     | system_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_OUTPUT_REG[23].sig_output_data_reg[23][8]_i_1_n_0                                                     |                9 |              9 |         1.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_OUTPUT_REG[0].sig_output_data_reg_reg[0]0                                                                       | system_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_OUTPUT_REG[0].sig_output_data_reg[0][8]_i_1_n_0                                                       |                4 |              9 |         2.25 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/Top_0/inst/dequantize/core/pipe2/r_1_reg_0                                                                                                                                                                                                                              | system_i/Top_0/inst/dequantize/core/pipe2/r_1_reg_22                                                                                                                                                                                                                   |                2 |              9 |         4.50 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                             | system_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                         |                3 |              9 |         3.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                             | system_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                         |                3 |              9 |         3.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                  | system_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                          |                4 |              9 |         2.25 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                  | system_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                         |                4 |              9 |         2.25 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                  | system_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                         |                3 |              9 |         3.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                  | system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                                                           |                6 |              9 |         1.50 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/E[0]                                                                                                       | system_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                          |                3 |              9 |         3.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                  | system_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_PCC.I_MSTR_PCC/sig_mmap_reset_reg                                                                                                 |                3 |              9 |         3.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                  | system_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/I_SIMPLE_RST_MODULE/sig_lite_bside_hw_reset_reg                                                                                                                                                              |                3 |              9 |         3.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_OUTPUT_REG[11].sig_output_data_reg_reg[11]0                                                                     | system_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_OUTPUT_REG[11].sig_output_data_reg[11][8]_i_1_n_0                                                     |                8 |              9 |         1.12 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_OUTPUT_REG[12].sig_output_data_reg_reg[12]0                                                                     | system_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_OUTPUT_REG[12].sig_output_data_reg[12][8]_i_1_n_0                                                     |                8 |              9 |         1.12 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_OUTPUT_REG[10].sig_output_data_reg_reg[10]0                                                                     | system_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_OUTPUT_REG[10].sig_output_data_reg[10][8]_i_1_n_0                                                     |                8 |              9 |         1.12 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_OUTPUT_REG[14].sig_output_data_reg_reg[14]0                                                                     | system_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_OUTPUT_REG[14].sig_output_data_reg[14][8]_i_1_n_0                                                     |                7 |              9 |         1.29 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/Top_0/inst/dequantize/core/pipe2/r_1_reg_0                                                                                                                                                                                                                              | system_i/Top_0/inst/dequantize/core/pipe2/r_1_reg_1                                                                                                                                                                                                                    |                6 |              9 |         1.50 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/Top_0/inst/dequantize/core/pipe2/r_1_reg_0                                                                                                                                                                                                                              | system_i/Top_0/inst/dequantize/core/pipe2/r_1_reg_13                                                                                                                                                                                                                   |                3 |              9 |         3.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/Top_0/inst/dequantize/core/pipe2/r_1_reg_0                                                                                                                                                                                                                              | system_i/Top_0/inst/dequantize/core/pipe2/r_1_reg_23                                                                                                                                                                                                                   |                2 |              9 |         4.50 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/Top_0/inst/dequantize/core/pipe2/r_1_reg_0                                                                                                                                                                                                                              | system_i/Top_0/inst/dequantize/core/pipe2/r_1_reg_21                                                                                                                                                                                                                   |                5 |              9 |         1.80 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/Top_0/inst/dequantize/core/pipe2/r_1_reg_0                                                                                                                                                                                                                              | system_i/Top_0/inst/dequantize/core/pipe2/r_1_reg_20                                                                                                                                                                                                                   |                2 |              9 |         4.50 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/Top_0/inst/dequantize/core/pipe2/r_1_reg_0                                                                                                                                                                                                                              | system_i/Top_0/inst/dequantize/core/pipe2/r_1_reg_2                                                                                                                                                                                                                    |                3 |              9 |         3.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/Top_0/inst/dequantize/core/pipe2/r_1_reg_0                                                                                                                                                                                                                              | system_i/Top_0/inst/dequantize/core/pipe2/r_1_reg_19                                                                                                                                                                                                                   |                2 |              9 |         4.50 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/Top_0/inst/dequantize/core/pipe2/r_1_reg_0                                                                                                                                                                                                                              | system_i/Top_0/inst/dequantize/core/pipe2/r_1_reg_18                                                                                                                                                                                                                   |                4 |              9 |         2.25 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/Top_0/inst/dequantize/core/pipe2/r_1_reg_0                                                                                                                                                                                                                              | system_i/Top_0/inst/dequantize/core/pipe2/r_1_reg_17                                                                                                                                                                                                                   |                4 |              9 |         2.25 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/Top_0/inst/dequantize/core/pipe2/r_1_reg_0                                                                                                                                                                                                                              | system_i/Top_0/inst/dequantize/core/pipe2/r_1_reg_16                                                                                                                                                                                                                   |                3 |              9 |         3.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/Top_0/inst/dequantize/core/pipe2/r_1_reg_0                                                                                                                                                                                                                              | system_i/Top_0/inst/dequantize/core/pipe2/r_1_reg_10                                                                                                                                                                                                                   |                4 |              9 |         2.25 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/Top_0/inst/dequantize/core/pipe2/r_1_reg_0                                                                                                                                                                                                                              | system_i/Top_0/inst/dequantize/core/pipe2/r_1_reg_11                                                                                                                                                                                                                   |                3 |              9 |         3.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/Top_0/inst/dequantize/core/pipe2/r_1_reg_0                                                                                                                                                                                                                              | system_i/Top_0/inst/dequantize/core/pipe2/r_1_reg_12                                                                                                                                                                                                                   |                2 |              9 |         4.50 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/Top_0/inst/dequantize/core/pipe2/r_1_reg_0                                                                                                                                                                                                                              | system_i/Top_0/inst/dequantize/core/pipe2/r_1_reg_14                                                                                                                                                                                                                   |                3 |              9 |         3.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/Top_0/inst/dequantize/core/pipe2/r_1_reg_0                                                                                                                                                                                                                              | system_i/Top_0/inst/dequantize/core/pipe2/r_1_reg_15                                                                                                                                                                                                                   |                2 |              9 |         4.50 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_DELAY_REG[0].sig_delay_data_reg_reg[0]0                                                                         | system_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_DELAY_REG[0].sig_delay_data_reg[0][9]_i_1_n_0                                                         |                6 |             10 |         1.67 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_DELAY_REG[11].sig_delay_data_reg_reg[11]0                                                                       | system_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_DELAY_REG[11].sig_delay_data_reg[11][9]_i_1_n_0                                                       |               10 |             10 |         1.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_DELAY_REG[10].sig_delay_data_reg_reg[10]0                                                                       | system_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_DELAY_REG[10].sig_delay_data_reg[10][9]_i_1_n_0                                                       |               10 |             10 |         1.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_DELAY_REG[14].sig_delay_data_reg_reg[14]0                                                                       | system_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_DELAY_REG[14].sig_delay_data_reg[14][9]_i_1_n_0                                                       |               10 |             10 |         1.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_DELAY_REG[15].sig_delay_data_reg_reg[15]0                                                                       | system_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_DELAY_REG[15].sig_delay_data_reg[15][9]_i_1_n_0                                                       |                6 |             10 |         1.67 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_DELAY_REG[16].sig_delay_data_reg_reg[16]0                                                                       | system_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_DELAY_REG[16].sig_delay_data_reg[16][9]_i_1_n_0                                                       |                7 |             10 |         1.43 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_DELAY_REG[22].sig_delay_data_reg_reg[22]0                                                                       | system_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_DELAY_REG[22].sig_delay_data_reg[22][9]_i_1_n_0                                                       |                9 |             10 |         1.11 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_DELAY_REG[21].sig_delay_data_reg_reg[21]0                                                                       | system_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_DELAY_REG[21].sig_delay_data_reg[21][9]_i_1_n_0                                                       |                9 |             10 |         1.11 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_DELAY_REG[20].sig_delay_data_reg_reg[20]0                                                                       | system_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_DELAY_REG[20].sig_delay_data_reg[20][9]_i_1_n_0                                                       |                7 |             10 |         1.43 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_DELAY_REG[24].sig_delay_data_reg_reg[24]0                                                                       | system_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_DELAY_REG[24].sig_delay_data_reg[24][9]_i_1_n_0                                                       |                8 |             10 |         1.25 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_smc/inst/m02_nodes/m02_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                    | system_i/axi_smc/inst/m02_nodes/m02_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                          |                3 |             10 |         3.33 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_DELAY_REG[8].sig_delay_data_reg_reg[8]0                                                                         | system_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_DELAY_REG[8].sig_delay_data_reg[8][9]_i_1_n_0                                                         |                8 |             10 |         1.25 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/E[0]                                                                                                                                     | system_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/SR[0]                                                                                                                          |                4 |             10 |         2.50 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_DELAY_REG[9].sig_delay_data_reg_reg[9]0                                                                         | system_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_DELAY_REG[9].sig_delay_data_reg[9][9]_i_1_n_0                                                         |                7 |             10 |         1.43 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_DELAY_REG[28].sig_delay_data_reg_reg[28]0                                                                       | system_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_DELAY_REG[28].sig_delay_data_reg[28][9]_i_1_n_0                                                       |                6 |             10 |         1.67 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_DELAY_REG[4].sig_delay_data_reg_reg[4]0                                                                         | system_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_DELAY_REG[4].sig_delay_data_reg[4][9]_i_1_n_0                                                         |                9 |             10 |         1.11 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_DELAY_REG[2].sig_delay_data_reg_reg[2]0                                                                         | system_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_DELAY_REG[2].sig_delay_data_reg[2][9]_i_1_n_0                                                         |                9 |             10 |         1.11 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_DELAY_REG[30].sig_delay_data_reg_reg[30]0                                                                       | system_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_DELAY_REG[30].sig_delay_data_reg[30][9]_i_1_n_0                                                       |                6 |             10 |         1.67 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_DELAY_REG[27].sig_delay_data_reg_reg[27]0                                                                       | system_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_DELAY_REG[27].sig_delay_data_reg[27][9]_i_1_n_0                                                       |                6 |             10 |         1.67 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_DELAY_REG[26].sig_delay_data_reg_reg[26]0                                                                       | system_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_DELAY_REG[26].sig_delay_data_reg[26][9]_i_1_n_0                                                       |                6 |             10 |         1.67 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_DELAY_REG[3].sig_delay_data_reg_reg[3]0                                                                         | system_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_DELAY_REG[3].sig_delay_data_reg[3][9]_i_1_n_0                                                         |               10 |             10 |         1.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_DELAY_REG[5].sig_delay_data_reg_reg[5]0                                                                         | system_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_DELAY_REG[5].sig_delay_data_reg[5][9]_i_1_n_0                                                         |                7 |             10 |         1.43 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_DELAY_REG[29].sig_delay_data_reg_reg[29]0                                                                       | system_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_DELAY_REG[29].sig_delay_data_reg[29][9]_i_1_n_0                                                       |                5 |             10 |         2.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_DELAY_REG[6].sig_delay_data_reg_reg[6]0                                                                         | system_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_DELAY_REG[6].sig_delay_data_reg[6][9]_i_1_n_0                                                         |                9 |             10 |         1.11 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_DELAY_REG[7].sig_delay_data_reg_reg[7]0                                                                         | system_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_DELAY_REG[7].sig_delay_data_reg[7][9]_i_1_n_0                                                         |                9 |             10 |         1.11 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_DELAY_REG[25].sig_delay_data_reg_reg[25]0                                                                       | system_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_DELAY_REG[25].sig_delay_data_reg[25][9]_i_1_n_0                                                       |                5 |             10 |         2.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_DELAY_REG[12].sig_delay_data_reg_reg[12]0                                                                       | system_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_DELAY_REG[12].sig_delay_data_reg[12][9]_i_1_n_0                                                       |                8 |             10 |         1.25 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_DELAY_REG[13].sig_delay_data_reg_reg[13]0                                                                       | system_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_DELAY_REG[13].sig_delay_data_reg[13][9]_i_1_n_0                                                       |                9 |             10 |         1.11 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_DELAY_REG[18].sig_delay_data_reg_reg[18]0                                                                       | system_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_DELAY_REG[18].sig_delay_data_reg[18][9]_i_1_n_0                                                       |                7 |             10 |         1.43 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_DELAY_REG[19].sig_delay_data_reg_reg[19]0                                                                       | system_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_DELAY_REG[19].sig_delay_data_reg[19][9]_i_1_n_0                                                       |                7 |             10 |         1.43 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_DELAY_REG[17].sig_delay_data_reg_reg[17]0                                                                       | system_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_DELAY_REG[17].sig_delay_data_reg[17][9]_i_1_n_0                                                       |                9 |             10 |         1.11 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_halt_reg_reg_11[0]                                                                                                                   | system_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_flush_db1_reg_10[0]                                                                                                        |                3 |             10 |         3.33 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_halt_reg_reg_26[0]                                                                                                                   | system_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_flush_db1_reg_25[0]                                                                                                        |                2 |             10 |         5.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_halt_reg_reg_24[0]                                                                                                                   | system_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_flush_db1_reg_23[0]                                                                                                        |                2 |             10 |         5.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_halt_reg_reg_4[0]                                                                                                                    | system_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_flush_db1_reg_3[0]                                                                                                         |                3 |             10 |         3.33 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_halt_reg_reg_23[0]                                                                                                                   | system_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_flush_db1_reg_22[0]                                                                                                        |                3 |             10 |         3.33 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_PCC.I_MSTR_PCC/sig_sm_ld_calc1_reg                                                                                                          | system_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_init_reg                                                                       |                3 |             10 |         3.33 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_halt_reg_reg_22[0]                                                                                                                   | system_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_flush_db1_reg_21[0]                                                                                                        |                4 |             10 |         2.50 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_PCC.I_MSTR_PCC/GEN_ADDR_GT_48.lsig_seg4_addr_cntr[15]_i_1__0_n_0                                                                            | system_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_reset_reg                                                                                                            |                4 |             10 |         2.50 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_halt_reg_reg_1[0]                                                                                                                    | system_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_flush_db1_reg_0[0]                                                                                                         |                2 |             10 |         5.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_halt_reg_reg_21[0]                                                                                                                   | system_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_flush_db1_reg_20[0]                                                                                                        |                4 |             10 |         2.50 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_halt_reg_reg_20[0]                                                                                                                   | system_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_flush_db1_reg_19[0]                                                                                                        |                4 |             10 |         2.50 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_halt_reg_reg_10[0]                                                                                                                   | system_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_flush_db1_reg_9[0]                                                                                                         |                2 |             10 |         5.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_halt_reg_reg_25[0]                                                                                                                   | system_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_flush_db1_reg_24[0]                                                                                                        |                4 |             10 |         2.50 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_halt_reg_reg_12[0]                                                                                                                   | system_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_flush_db1_reg_11[0]                                                                                                        |                2 |             10 |         5.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_halt_reg_reg_13[0]                                                                                                                   | system_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_flush_db1_reg_12[0]                                                                                                        |                4 |             10 |         2.50 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_halt_reg_reg_2[0]                                                                                                                    | system_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_flush_db1_reg_1[0]                                                                                                         |                4 |             10 |         2.50 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_halt_reg_reg_14[0]                                                                                                                   | system_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_flush_db1_reg_13[0]                                                                                                        |                3 |             10 |         3.33 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/E[0]                                                                                                                            | system_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/sig_mmap_rst_reg_n                                                                                                                    |                6 |             10 |         1.67 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_halt_reg_reg_19[0]                                                                                                                   | system_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_flush_db1_reg_18[0]                                                                                                        |                4 |             10 |         2.50 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_halt_reg_reg_15[0]                                                                                                                   | system_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_flush_db1_reg_14[0]                                                                                                        |                4 |             10 |         2.50 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_halt_reg_reg_16[0]                                                                                                                   | system_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_flush_db1_reg_15[0]                                                                                                        |                4 |             10 |         2.50 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_halt_reg_reg_17[0]                                                                                                                   | system_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_flush_db1_reg_16[0]                                                                                                        |                6 |             10 |         1.67 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_halt_reg_reg_18[0]                                                                                                                   | system_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_flush_db1_reg_17[0]                                                                                                        |                5 |             10 |         2.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_halt_reg_reg_0[0]                                                                                                                    | system_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_flush_db1_reg[0]                                                                                                           |                4 |             10 |         2.50 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_halt_reg_reg_30[0]                                                                                                                   | system_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_flush_db1_reg_29[0]                                                                                                        |                4 |             10 |         2.50 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_halt_reg_reg_5[0]                                                                                                                    | system_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_flush_db1_reg_4[0]                                                                                                         |                2 |             10 |         5.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_halt_reg_reg_3[0]                                                                                                                    | system_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_flush_db1_reg_2[0]                                                                                                         |                3 |             10 |         3.33 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_halt_reg_reg_6[0]                                                                                                                    | system_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_flush_db1_reg_5[0]                                                                                                         |                4 |             10 |         2.50 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_halt_reg_reg_7[0]                                                                                                                    | system_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_flush_db1_reg_6[0]                                                                                                         |                3 |             10 |         3.33 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_halt_reg_reg_8[0]                                                                                                                    | system_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_flush_db1_reg_7[0]                                                                                                         |                3 |             10 |         3.33 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_halt_reg_reg_9[0]                                                                                                                    | system_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_flush_db1_reg_8[0]                                                                                                         |                3 |             10 |         3.33 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_DELAY_REG[23].sig_delay_data_reg_reg[23]0                                                                       | system_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_DELAY_REG[23].sig_delay_data_reg[23][9]_i_1_n_0                                                       |                8 |             10 |         1.25 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_DELAY_REG[1].sig_delay_data_reg_reg[1]0                                                                         | system_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_DELAY_REG[1].sig_delay_data_reg[1][9]_i_1_n_0                                                         |                8 |             10 |         1.25 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_halt_reg_reg_29[0]                                                                                                                   | system_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_flush_db1_reg_28[0]                                                                                                        |                3 |             10 |         3.33 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_smc/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                    | system_i/axi_smc/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                          |                2 |             10 |         5.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_smc_1/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/ar_cnt[9]_i_1_n_0                                                                                                                                                            | system_i/axi_smc_1/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                                                |                3 |             10 |         3.33 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_halt_reg_reg_28[0]                                                                                                                   | system_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_flush_db1_reg_27[0]                                                                                                        |                3 |             10 |         3.33 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                  | system_i/axi_smc_1/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                                                         |                7 |             10 |         1.43 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_halt_reg_reg_27[0]                                                                                                                   | system_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_flush_db1_reg_26[0]                                                                                                        |                4 |             10 |         2.50 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/rl_count0                                                                                                                                                                                   | system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.GEN_RDATA_RL_NO_ECC.rl_count[10]_i_1_n_0                                                                                                       |                3 |             11 |         3.67 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_smc_1/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/w_cnt[10]_i_1_n_0                                                                                                                                                            | system_i/axi_smc_1/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                                                |                4 |             11 |         2.75 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_smc_1/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/r_cnt[10]_i_1_n_0                                                                                                                                                            | system_i/axi_smc_1/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                                                |                5 |             11 |         2.20 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                  | system_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_init_reg                                                                       |                4 |             11 |         2.75 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                    | system_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                          |                2 |             11 |         5.50 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_smc_1/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/b_cnt                                                                                                                                                                        | system_i/axi_smc_1/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/b_cnt[10]_i_1_n_0                                                                                                                                                  |                4 |             11 |         2.75 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                  | system_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/I_SIMPLE_RST_MODULE/sig_sm_state0                                                                                                                                                                            |                2 |             11 |         5.50 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                  | system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RD_DATA_SM_RL.rd_latency_count[10]_i_1_n_0                                                                                                                  |                2 |             11 |         5.50 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                                                   | system_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                               |                3 |             12 |         4.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                                                                      | system_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                              |                1 |             12 |        12.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_smc/inst/m02_nodes/m02_ar_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                                                  | system_i/axi_smc/inst/m02_nodes/m02_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                              |                3 |             12 |         4.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_smc/inst/m02_nodes/m02_ar_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                                                                      | system_i/axi_smc/inst/m02_nodes/m02_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                              |                3 |             12 |         4.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_smc/inst/m02_nodes/m02_aw_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                                                  | system_i/axi_smc/inst/m02_nodes/m02_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                              |                2 |             12 |         6.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_smc/inst/m02_nodes/m02_aw_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                                                                      | system_i/axi_smc/inst/m02_nodes/m02_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                              |                2 |             12 |         6.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_smc/inst/m01_nodes/m01_w_node/inst/inst_si_handler/E[0]                                                                                                                                                                                                             | system_i/axi_smc/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                               |                3 |             12 |         4.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/Top_0/inst/mulAddBypass/muladd/pipe1/r_reg[0]                                                                                                                                                                                                                           | system_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                        |                3 |             12 |         4.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                                                                      | system_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                              |                1 |             12 |        12.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                                                  | system_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                              |                3 |             12 |         4.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_smc/inst/m02_nodes/m02_w_node/inst/inst_si_handler/E[0]                                                                                                                                                                                                             | system_i/axi_smc/inst/m02_nodes/m02_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                               |                3 |             12 |         4.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                                                                       | system_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                               |                3 |             12 |         4.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_smc/inst/m01_nodes/m01_aw_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                                                                      | system_i/axi_smc/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                              |                2 |             12 |         6.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                                                  | system_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                              |                4 |             12 |         3.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                                                                      | system_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                              |                2 |             12 |         6.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                                                  | system_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                              |                3 |             12 |         4.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_PCC.I_MSTR_PCC/sig_sm_ld_calc2_reg                                                                                                          | system_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_init_reg                                                                       |                4 |             12 |         3.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/Top_0/inst/norm/pipe/_T_66                                                                                                                                                                                                                                              | system_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                        |                3 |             12 |         4.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_im0_msh[15]_i_1_n_0                                                                                                            | system_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_reset_reg                                                                                                            |                5 |             12 |         2.40 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter/s_sc_valid                                                                                                                                                | system_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                               |                2 |             12 |         6.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter/s_sc_valid                                                                                                                                                | system_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                               |                3 |             12 |         4.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_smc/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                                                  | system_i/axi_smc/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                              |                2 |             12 |         6.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                  | system_i/axi_smc_1/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                                                |                8 |             12 |         1.50 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_calc2_reg                                                                                                                          | system_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_init_reg                                                                       |                3 |             12 |         4.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                  | system_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/I_SIMPLE_RST_MODULE/sig_local_hw_reset_reg                                                                                                                                                                   |                2 |             14 |         7.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_srls[13].srl_nx1/shift                                                                             |                                                                                                                                                                                                                                                                        |                2 |             14 |         7.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_pipelined.load_mesg                                                                                |                                                                                                                                                                                                                                                                        |                4 |             14 |         3.50 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/I_SIMPLE_DMA_CNTLR/sig_sm_ld_cmd_reg_0[0]                                                                                                                                                                              | system_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/sig_stream_rst_reg_n                                                                                                                  |                6 |             14 |         2.33 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_smc/inst/m02_exit_pipeline/m02_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_pipelined.mesg_reg                                                                                                                                                                 |                                                                                                                                                                                                                                                                        |                7 |             15 |         2.14 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_pipelined.mesg_reg                                                                                                                                                                 |                                                                                                                                                                                                                                                                        |                4 |             15 |         3.75 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_srls[15].srl_nx1/shift_qual                                                                                                                                                        |                                                                                                                                                                                                                                                                        |                5 |             15 |         3.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_push_input_reg14_out                                                                                                                     | system_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_init_reg                                                                       |                5 |             15 |         3.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_smc/inst/m02_exit_pipeline/m02_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_srls[15].srl_nx1/shift_qual                                                                                                                                                        |                                                                                                                                                                                                                                                                        |                3 |             15 |         5.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_srls[15].srl_nx1/shift_qual                                                                                                                                                        |                                                                                                                                                                                                                                                                        |                3 |             15 |         5.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_pipelined.mesg_reg                                                                                                                                                                 |                                                                                                                                                                                                                                                                        |                6 |             15 |         2.50 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/Top_0/inst/pipe13/_T_6                                                                                                                                                                                                                                                  | system_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                        |                5 |             16 |         3.20 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_smc_1/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_read.s_axi_rid_i[15]_i_1_n_0                                                                                                                                                  | system_i/axi_smc_1/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                                                         |                3 |             16 |         5.33 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_smc_1/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/gen_id_reg.s_rid_i0                                                                                                                                       |                                                                                                                                                                                                                                                                        |                3 |             16 |         5.33 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                  |                                                                                                                                                                                                                                                                        |                1 |             16 |        16.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                 |                                                                                                                                                                                                                                                                        |                1 |             16 |        16.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                        |                                                                                                                                                                                                                                                                        |                1 |             16 |        16.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                 |                                                                                                                                                                                                                                                                        |                1 |             16 |        16.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_PCC.I_MSTR_PCC/GEN_ADDR_GT_48.lsig_seg3_addr_cntr[15]_i_1__0_n_0                                                                            | system_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_mmap_reset_reg                                                                                                                 |                5 |             16 |         3.20 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_smc_1/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_id_reg.s_rid_i0                                                                                                                                       |                                                                                                                                                                                                                                                                        |                3 |             16 |         5.33 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_lsh_im0[15]_i_1_n_0                                                                                                            | system_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_reset_reg                                                                                                            |                4 |             16 |         4.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_PCC.I_MSTR_PCC/sig_addr_cntr_im0_msh[15]_i_1__0_n_0                                                                                         | system_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_mmap_reset_reg                                                                                                                 |                5 |             16 |         3.20 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/GEN_ADDR_GT_48.lsig_seg4_addr_cntr[15]_i_1_n_0                                                                                               | system_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_reset_reg                                                                                                            |                5 |             16 |         3.20 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_smc_1/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_write.s_axi_bid_i[15]_i_1_n_0                                                                                                                                                 | system_i/axi_smc_1/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                                                         |                3 |             16 |         5.33 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/E[1]                                                                                                                                                          | system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/I_WRAP_BRST/FSM_onehot_GEN_WDATA_SM_NO_ECC_SNG_REG_WREADY.wr_data_sng_sm_cs_reg[2][0]                                                                                             |                5 |             17 |         3.40 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_MUXFARM_256.sig_shift_case_reg0                                                                                                      | system_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_INCLUDE_DRE_CNTLS.lsig_s_h_dre_new_align_reg_0                                                                             |                5 |             17 |         3.40 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/Top_0/inst/quantize/core/pipe2/_T_6                                                                                                                                                                                                                                     | system_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                        |               13 |             18 |         1.38 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_push_input_reg14_out                                                                                                                     | system_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_init_reg                                                                       |                5 |             20 |         4.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/E[0]                                                                                                                            | system_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/sig_stream_rst_reg_n                                                                                                                  |                5 |             20 |         4.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                                                   | system_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                               |                6 |             22 |         3.67 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_smc_1/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/m_aruser                                                                                                                                                                     | system_i/axi_smc_1/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                                                |                7 |             23 |         3.29 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/aw_reg/m_vector_i                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                        |                6 |             23 |         3.83 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/bram_en_a                                                                                                                                                                                   | system_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                        |               14 |             23 |         1.64 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/Top_0/inst/scaleMul/core/pipe2/r_1_reg_0_repN_10                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                        |               14 |             23 |         1.64 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/aw_reg/skid_buffer[1144]_i_1__0_n_0                                                                                                                                                                                        |                                                                                                                                                                                                                                                                        |                6 |             23 |         3.83 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/Top_0/inst/ram/ramBypass/bram/loop_ram[0].u_read_valid0_dff/E[0]                                                                                                                                                                                                        | system_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                        |               15 |             23 |         1.53 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/Top_0/inst/_T_5636                                                                                                                                                                                                                                                      | system_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                        |               12 |             23 |         1.92 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_smc/inst/m02_nodes/m02_b_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                                                                       | system_i/axi_smc/inst/m02_nodes/m02_b_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                               |                5 |             24 |         4.80 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/addr_rl_rd_buf_in                                                                                                                                                                           | system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.GEN_RDATA_RL_NO_ECC.addr_rl_rd_buf_in[9]_i_1_n_0                                                                                               |                9 |             24 |         2.67 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_smc/inst/m01_nodes/m01_b_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                                                                       | system_i/axi_smc/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                               |                4 |             24 |         6.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/Top_0/inst/compTempOpControl/_T_61                                                                                                                                                                                                                                      | system_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                        |                8 |             24 |         3.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/Top_0/inst/compTempResultControl/_T_61                                                                                                                                                                                                                                  | system_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                        |               10 |             24 |         2.40 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                                                                      | system_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                              |                6 |             24 |         4.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                                                                      | system_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                              |                5 |             24 |         4.80 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                                                                       | system_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                               |                4 |             24 |         6.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/Top_0/inst/scaleMul/core/pipe2/r_1_reg_0_repN_9                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                        |               11 |             25 |         2.27 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/I_SIMPLE_REG_MODULE/I_AXI_LITE/GEN_SYNC_WRITE.axi2ip_wrce_reg[10]_0[0]                                                                                                                                                 | system_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/I_SIMPLE_RST_MODULE/sig_composite_reg_reset                                                                                                                                                                  |               11 |             26 |         2.36 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_PCC.I_MSTR_PCC/sig_addr_cntr_lsh_im0[15]_i_1__0_n_0                                                                                         | system_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_PCC.I_MSTR_PCC/sig_mmap_reset_reg                                                                                                 |                4 |             26 |         6.50 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_lsh_im0[15]_i_1_n_0                                                                                                            | system_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_mmap_reset_reg                                                                                                                 |                4 |             26 |         6.50 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_push_input_reg14_out                                                                                                                     | system_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_reset_reg                                                                                                            |                9 |             27 |         3.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/Top_0/inst/pipe1/r_reg[0]                                                                                                                                                                                                                                               | system_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                        |               12 |             27 |         2.25 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_smc_1/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/skid_buffer[1136]_i_1__0_n_0                                                                                                                                                                                |                                                                                                                                                                                                                                                                        |                4 |             27 |         6.75 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_smc/inst/m02_nodes/m02_w_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                                                   | system_i/axi_smc/inst/m02_nodes/m02_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                               |                7 |             27 |         3.86 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                                                   | system_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                               |                9 |             27 |         3.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_smc_1/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_vector_i                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                        |                4 |             27 |         6.75 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_smc/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                                                   | system_i/axi_smc/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                               |               10 |             27 |         2.70 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/Top_0/inst/dsp/r_reg_2[0]                                                                                                                                                                                                                                               | system_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                        |               11 |             28 |         2.55 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                  | system_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/sig_mmap_rst_reg_n                                                                                                                    |                7 |             28 |         4.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/Top_0/inst/mulAddBypass/muladd/pipe1/r_reg_0[0]                                                                                                                                                                                                                         | system_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                        |                6 |             29 |         4.83 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                  | system_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_mmap_rst_reg_n_reg_0                                                                                                              |                7 |             29 |         4.14 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/Top_0/inst/compTempOpControl/_T_56                                                                                                                                                                                                                                      | system_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                        |                8 |             29 |         3.62 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_en                                                                                                                | system_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst_reg_n_reg_0                                                                                                            |                8 |             30 |         3.75 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/Top_0/inst/scaleMul/core/pipe2/r_1_reg_0                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                        |               20 |             30 |         1.50 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                   | system_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                         |                4 |             30 |         7.50 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_s_ready_dup                                                                                                                    | system_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst_reg_n_reg_0                                                                                                            |                8 |             30 |         3.75 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/Top_0/inst/compBypassResultControl/_T_61                                                                                                                                                                                                                                | system_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                        |               13 |             31 |         2.38 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/Top_0/inst/dsp/r_reg[0]                                                                                                                                                                                                                                                 | system_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                        |                8 |             31 |         3.88 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/Top_0/inst/dsp/r_reg_3[0]                                                                                                                                                                                                                                               | system_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                        |               13 |             31 |         2.38 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/Top_0/inst/dsp/r_reg_4[0]                                                                                                                                                                                                                                               | system_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                        |               12 |             31 |         2.58 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/Top_0/inst/dsp/r_reg_5[0]                                                                                                                                                                                                                                               | system_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                        |               11 |             31 |         2.82 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/Top_0/inst/norm/pipe/r_reg_7[0]                                                                                                                                                                                                                                         | system_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                        |               10 |             31 |         3.10 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/ar_reg/m_vector_i                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                        |                6 |             31 |         5.17 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/Top_0/inst/compTempOpControl/r_reg_1[0]                                                                                                                                                                                                                                 | system_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                        |               13 |             31 |         2.38 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/Top_0/inst/compTempOpControl/r_reg_2[0]                                                                                                                                                                                                                                 | system_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                        |               12 |             31 |         2.58 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/Top_0/inst/norm/pipe/r_reg_10[0]                                                                                                                                                                                                                                        | system_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                        |               13 |             31 |         2.38 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/Top_0/inst/compASupOpControl/_T_61                                                                                                                                                                                                                                      | system_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                        |               11 |             31 |         2.82 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/Top_0/inst/compLnxResultControl/_T_61                                                                                                                                                                                                                                   | system_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                        |               10 |             31 |         3.10 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/Top_0/inst/compLnxResultControl/_T_66                                                                                                                                                                                                                                   | system_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                        |               12 |             31 |         2.58 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/Top_0/inst/compLnxResultControl/_T_56                                                                                                                                                                                                                                   | system_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                        |               12 |             31 |         2.58 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_PCC.I_MSTR_PCC/sig_push_input_reg14_out                                                                                                     | system_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_init_reg                                                                       |                6 |             31 |         5.17 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/ar_reg/skid_buffer[1144]_i_1_n_0                                                                                                                                                                                           |                                                                                                                                                                                                                                                                        |                7 |             31 |         4.43 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/Top_0/inst/compPSupOpControl/_T_61                                                                                                                                                                                                                                      | system_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                        |               10 |             31 |         3.10 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/Top_0/inst/norm/pipe/r_reg_11[0]                                                                                                                                                                                                                                        | system_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                        |               12 |             31 |         2.58 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/Top_0/inst/pipe1/r_reg_1[0]                                                                                                                                                                                                                                             | system_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                        |               12 |             31 |         2.58 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/Top_0/inst/pipeCompBypassLnxResultControl/r_reg_2[0]                                                                                                                                                                                                                    | system_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                        |               13 |             31 |         2.38 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/Top_0/inst/pipeCompBypassLnxResultControl/r_reg_3[0]                                                                                                                                                                                                                    | system_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                        |               13 |             31 |         2.38 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/Top_0/inst/pipe1/r_reg_0[0]                                                                                                                                                                                                                                             | system_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                        |               11 |             31 |         2.82 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/Top_0/inst/dsp/r_reg_0[0]                                                                                                                                                                                                                                               | system_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                        |               11 |             31 |         2.82 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/Top_0/inst/dsp/r_reg_1[0]                                                                                                                                                                                                                                               | system_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                        |                7 |             31 |         4.43 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/Top_0/inst/pipeCompBypassOpControl/E[0]                                                                                                                                                                                                                                 | system_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                        |               12 |             31 |         2.58 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/Top_0/inst/pipeCompBypassOpControl/r_1_reg_3[0]                                                                                                                                                                                                                         | system_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                        |                9 |             31 |         3.44 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/Top_0/inst/pipeCompBypassOpControl/r_1_reg_4[0]                                                                                                                                                                                                                         | system_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                        |               11 |             31 |         2.82 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/Top_0/inst/compASupOp1Control/_T_61                                                                                                                                                                                                                                     | system_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                        |               11 |             31 |         2.82 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/I_SIMPLE_REG_MODULE/I_AXI_LITE/GEN_SYNC_WRITE.axi2ip_wrce_reg[6]_0[0]                                                                                                                                                  | system_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/I_SIMPLE_RST_MODULE/sig_composite_reg_reset                                                                                                                                                                  |               15 |             32 |         2.13 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/I_SIMPLE_REG_MODULE/I_AXI_LITE/GEN_SYNC_WRITE.axi2ip_wrce_reg[8]_0[0]                                                                                                                                                  | system_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/I_SIMPLE_RST_MODULE/sig_composite_reg_reset                                                                                                                                                                  |               14 |             32 |         2.29 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/I_SIMPLE_REG_MODULE/I_AXI_LITE/E[0]                                                                                                                                                                                    | system_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/I_SIMPLE_RST_MODULE/sig_composite_reg_reset                                                                                                                                                                  |               14 |             32 |         2.29 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/I_SIMPLE_REG_MODULE/I_AXI_LITE/rvalid                                                                                                                                                                                  | system_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/I_SIMPLE_REG_MODULE/I_AXI_LITE/GEN_SYNC_READ.s_axi_lite_rdata[31]_i_1_n_0                                                                                                                                    |               15 |             32 |         2.13 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/Top_0/inst/paramScale/_T_6                                                                                                                                                                                                                                              | system_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                        |               18 |             32 |         1.78 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_smc_1/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/s_axi_rdata_i[31]_i_1_n_0                                                                                                                                                    | system_i/axi_smc_1/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                                                |               13 |             32 |         2.46 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/I_SIMPLE_REG_MODULE/I_AXI_LITE/GEN_SYNC_WRITE.axi2ip_wrce_reg[7]_0[0]                                                                                                                                                  | system_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/I_SIMPLE_RST_MODULE/sig_composite_reg_reset                                                                                                                                                                  |               14 |             32 |         2.29 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/Top_0/inst/compParamOpControl/_T_109                                                                                                                                                                                                                                    | system_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                        |                6 |             32 |         5.33 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/Top_0/inst/cross_/_T_36                                                                                                                                                                                                                                                 | system_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                        |                6 |             32 |         5.33 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_smc_1/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/s_axi_rdata_i[127]_i_1_n_0                                                                                                                                                   | system_i/axi_smc_1/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                                                |                9 |             32 |         3.56 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_smc_1/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/s_axi_rdata_i[63]_i_1_n_0                                                                                                                                                    | system_i/axi_smc_1/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                                                |               13 |             32 |         2.46 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_smc_1/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/s_axi_rdata_i[95]_i_1_n_0                                                                                                                                                    | system_i/axi_smc_1/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                                                |               13 |             32 |         2.46 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/Top_0/inst/dsp/_T_3984                                                                                                                                                                                                                                                  | system_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                        |                6 |             32 |         5.33 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/Top_0/inst/norm/square/_T                                                                                                                                                                                                                                               | system_i/Top_0/inst/norm/square/i___0_n_0                                                                                                                                                                                                                              |               31 |             32 |         1.03 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_smc_1/inst/switchboards/i_nodes/i_r_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_minimal_area.inst_arbiter/s_sc_valid                                                                                                                                    |                                                                                                                                                                                                                                                                        |                5 |             32 |         6.40 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_PCC.I_MSTR_PCC/sig_push_input_reg14_out                                                                                                     | system_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_mmap_reset_reg                                                                                                                 |               10 |             33 |         3.30 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/Top_0/inst/cross_/_T_1220                                                                                                                                                                                                                                               | system_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                        |                6 |             33 |         5.50 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/Top_0/inst/scaleMul/core/pipe2/r_1_reg_0_repN_2                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                        |               13 |             34 |         2.62 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_normal_area.upsizer_valid                                                                                                                                           | system_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                               |               13 |             34 |         2.62 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_normal_area.upsizer_valid                                                                                                                                           | system_i/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                               |               13 |             34 |         2.62 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                                                                       | system_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                               |                8 |             34 |         4.25 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_smc/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_normal_area.upsizer_valid                                                                                                                                           | system_i/axi_smc/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                               |               10 |             34 |         3.40 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_smc_1/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/skid_buffer[1136]_i_1_n_0                                                                                                                                                                                   |                                                                                                                                                                                                                                                                        |                7 |             35 |         5.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/Top_0/inst/scaleMul/core/pipe2/r_1_reg_0_repN_15                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                        |               19 |             35 |         1.84 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_smc_1/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_vector_i                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                        |                7 |             35 |         5.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/Top_0/inst/scaleMul/core/pipe2/r_1_reg_0_repN                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                        |               15 |             37 |         2.47 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/I_SIMPLE_DMA_CNTLR/sig_sm_ld_cmd_reg_0[0]                                                                                                                                                                              | system_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_int_reg_n                                                                                                            |                7 |             37 |         5.29 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_smc_1/inst/switchboards/i_nodes/i_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data[54]_i_1_n_0                                                                                                      |                                                                                                                                                                                                                                                                        |               14 |             38 |         2.71 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/Top_0/inst/scaleMul/core/pipe2/r_1_reg_0_repN_13                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                        |               19 |             38 |         2.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/I_SIMPLE_DMA_CNTLR/sig_sm_ld_cmd_reg_0[0]                                                                                                                                                                              | system_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_int_reg_n_reg_0                                                                                                      |               12 |             39 |         3.25 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/Top_0/inst/scaleMul/core/pipe2/r_1_reg_0_repN_5                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                        |               23 |             41 |         1.78 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/Top_0/inst/scaleMul/core/pipe2/r_1_reg_0_repN_12                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                        |               20 |             43 |         2.15 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/Top_0/inst/scaleMul/core/pipe2/r_1_reg_0_repN_14                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                        |               19 |             44 |         2.32 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                       |                                                                                                                                                                                                                                                                        |                3 |             48 |        16.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                   | system_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                         |                6 |             51 |         8.50 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/Top_0/inst/scaleMul/core/pipe2/r_1_reg_0_repN_1                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                        |               27 |             52 |         1.93 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/Top_0/inst/scaleMul/core/pipe2/r_1_reg_0_repN_3                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                        |               22 |             52 |         2.36 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/Top_0/inst/dsp/r_43                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                        |               19 |             56 |         2.95 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/Top_0/inst/scaleMul/core/pipe2/r_1_reg_0_repN_4                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                        |               30 |             58 |         1.93 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/Top_0/inst/norm/fifo/square_io_pipeIn_valid                                                                                                                                                                                                                             | system_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                        |               32 |             59 |         1.84 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/Top_0/inst/scaleMul/core/pipe2/r_1_reg_0_repN_7                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                        |               34 |             61 |         1.79 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/E[0]                                                                                                                            | system_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_int_reg_n_reg_0                                                                                                      |               15 |             62 |         4.13 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/wrdata_reg_ld                                                                                                                                                                               | system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WR_NO_ECC.bram_we_int[63]_i_1_n_0                                                                                                                                             |               32 |             64 |         2.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                       |                                                                                                                                                                                                                                                                        |                4 |             64 |        16.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/FIFO_Full_reg                                 |                                                                                                                                                                                                                                                                        |                5 |             69 |        13.80 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/Top_0/inst/scaleMul/core/pipe2/r_1_reg_0_repN_6                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                        |               33 |             69 |         2.09 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/USE_SRL_FIFO.sig_wr_fifo                              |                                                                                                                                                                                                                                                                        |                5 |             69 |        13.80 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/USE_SRL_FIFO.sig_wr_fifo                              |                                                                                                                                                                                                                                                                        |                5 |             69 |        13.80 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_last_dbeat_reg                 | system_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_mmap_rst_reg_n_reg_1 |                6 |             70 |        11.67 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/Top_0/inst/ropeSerial/E[0]                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                        |               21 |             70 |         3.33 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/m_vector_i                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                        |               11 |             70 |         6.36 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/skid_buffer[1144]_i_1__1_n_0                                                                                                                                                                                       |                                                                                                                                                                                                                                                                        |               11 |             70 |         6.36 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/m_vector_i                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                        |               11 |             70 |         6.36 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/skid_buffer[1144]_i_1__2_n_0                                                                                                                                                                                       |                                                                                                                                                                                                                                                                        |               11 |             70 |         6.36 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/ar_reg/skid_buffer[1144]_i_1_n_0                                                                                                                                                                                           |                                                                                                                                                                                                                                                                        |               12 |             71 |         5.92 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/ar_reg/m_vector_i                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                        |               12 |             71 |         5.92 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/aw_reg/m_vector_i                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                        |               12 |             71 |         5.92 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/aw_reg/skid_buffer[1144]_i_1__0_n_0                                                                                                                                                                                        |                                                                                                                                                                                                                                                                        |               13 |             71 |         5.46 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_smc/inst/m02_exit_pipeline/m02_exit/inst/ar_reg/m_vector_i                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                        |               13 |             71 |         5.46 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_smc/inst/m02_exit_pipeline/m02_exit/inst/ar_reg/skid_buffer[1144]_i_1_n_0                                                                                                                                                                                           |                                                                                                                                                                                                                                                                        |               15 |             71 |         4.73 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_smc/inst/m02_exit_pipeline/m02_exit/inst/aw_reg/skid_buffer[1144]_i_1__0_n_0                                                                                                                                                                                        |                                                                                                                                                                                                                                                                        |               13 |             71 |         5.46 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_smc/inst/m02_exit_pipeline/m02_exit/inst/aw_reg/m_vector_i                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                        |               12 |             71 |         5.92 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_push_addr_reg1_out                     | system_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/sig_addr_valid_reg_i_1_n_0                                                                                                        |                7 |             72 |        10.29 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_vector_i                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                        |               12 |             72 |         6.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/skid_buffer[1144]_i_1__0_n_0                                                                                                                                                                                  |                                                                                                                                                                                                                                                                        |               13 |             72 |         5.54 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i_reg[2]_0                | system_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/sig_addr_valid_reg_i_1__0_n_0                                                                                                     |                6 |             72 |        12.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_vector_i                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                        |               11 |             72 |         6.55 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/skid_buffer[1144]_i_1_n_0                                                                                                                                                                                     |                                                                                                                                                                                                                                                                        |               16 |             72 |         4.50 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                  | system_i/axi_smc_1/inst/clk_map/psr_aclk/U0/interconnect_aresetn[0]                                                                                                                                                                                                    |               25 |             75 |         3.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_cmd_reg.cmd_reg/i___0_n_0                                                                                                                               |                                                                                                                                                                                                                                                                        |               12 |             77 |         6.42 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_cmd_reg.cmd_reg/m_vector_i                                                                                                                              |                                                                                                                                                                                                                                                                        |               11 |             77 |         7.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/gen_cmd_reg.cmd_reg/i___0_n_0                                                                                                                               |                                                                                                                                                                                                                                                                        |               15 |             77 |         5.13 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/gen_cmd_reg.cmd_reg/m_vector_i                                                                                                                              |                                                                                                                                                                                                                                                                        |               13 |             77 |         5.92 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                  | system_i/axi_smc/inst/clk_map/psr_aclk/U0/interconnect_aresetn[0]                                                                                                                                                                                                      |               26 |             78 |         3.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_calc3_reg                                                                                                                          | system_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_mmap_reset_reg                                                                                                                 |               17 |             80 |         4.71 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_PCC.I_MSTR_PCC/sig_sm_ld_calc3_reg                                                                                                          | system_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_PCC.I_MSTR_PCC/sig_mmap_reset_reg                                                                                                 |               14 |             80 |         5.71 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_last_dbeat_reg                 | system_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/m_axi_rlast_1            |                6 |             80 |        13.33 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/FIFO_Full_reg                                 |                                                                                                                                                                                                                                                                        |                5 |             80 |        16.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_smc/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                   | system_i/axi_smc/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                         |               11 |             86 |         7.82 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_smc/inst/m02_nodes/m02_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                   | system_i/axi_smc/inst/m02_nodes/m02_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                         |               10 |             86 |         8.60 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/Top_0/inst/rope/mul1/pipe2/r_3_reg[0]                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                        |               31 |             89 |         2.87 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/Top_0/inst/rope/mul1/pipe1/r_1_reg_1[0]                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                        |               36 |             89 |         2.47 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/Top_0/inst/pipe11/E[0]                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                        |               34 |             89 |         2.62 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/Top_0/inst/norm/pipe/E[0]                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                        |               37 |             89 |         2.41 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/Top_0/inst/scaleMul/core/pipe2/r_1_reg_0_repN_8                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                        |               54 |             91 |         1.69 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_smc/inst/m02_nodes/m02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                   | system_i/axi_smc/inst/m02_nodes/m02_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                         |               13 |             93 |         7.15 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                   | system_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                         |               11 |             93 |         8.45 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/Top_0/inst/dsp/r_42                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                        |               38 |            112 |         2.95 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/rd_adv_buf28_out                                                                                                                                                                            | system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.GEN_RDATA_RL_NO_ECC.addr_rl_rd_buf_out[9]_i_1_n_0                                                                                              |               45 |            118 |         2.62 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                   | system_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                         |               11 |            121 |        11.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                   | system_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                         |               10 |            121 |        12.10 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_smc/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_r_ch.accum                                                                                                                                                          |                                                                                                                                                                                                                                                                        |               44 |            128 |         2.91 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_r_ch.accum[bytes][16][userdata][7]_i_1_n_0                                                                                                                          |                                                                                                                                                                                                                                                                        |               42 |            128 |         3.05 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_r_ch.accum[bytes][32][userdata][7]_i_1_n_0                                                                                                                          |                                                                                                                                                                                                                                                                        |               40 |            128 |         3.20 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_smc/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_r_ch.accum[bytes][16][userdata][7]_i_1_n_0                                                                                                                          |                                                                                                                                                                                                                                                                        |               38 |            128 |         3.37 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_smc/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_r_ch.accum[bytes][0][userdata][7]_i_1_n_0                                                                                                                           |                                                                                                                                                                                                                                                                        |               47 |            128 |         2.72 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_smc/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_r_ch.accum[bytes][32][userdata][7]_i_1_n_0                                                                                                                          |                                                                                                                                                                                                                                                                        |               36 |            128 |         3.56 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_r_ch.accum                                                                                                                                                          |                                                                                                                                                                                                                                                                        |               44 |            128 |         2.91 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_r_ch.accum[bytes][0][userdata][7]_i_1_n_0                                                                                                                           |                                                                                                                                                                                                                                                                        |               44 |            128 |         2.91 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/r_reg/skid_buffer[1186]_i_1_n_0                                                                                                                                                                                            |                                                                                                                                                                                                                                                                        |               23 |            131 |         5.70 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/r_reg/m_vector_i                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                        |               22 |            131 |         5.95 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_smc/inst/m02_exit_pipeline/m02_exit/inst/r_reg/m_vector_i                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                        |               22 |            131 |         5.95 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_smc/inst/m02_exit_pipeline/m02_exit/inst/r_reg/skid_buffer[1186]_i_1_n_0                                                                                                                                                                                            |                                                                                                                                                                                                                                                                        |               23 |            131 |         5.70 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                       |                                                                                                                                                                                                                                                                        |                9 |            136 |        15.11 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                       |                                                                                                                                                                                                                                                                        |                9 |            136 |        15.11 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_smc/inst/m02_nodes/m02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                       |                                                                                                                                                                                                                                                                        |                9 |            144 |        16.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                       |                                                                                                                                                                                                                                                                        |                9 |            144 |        16.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_smc/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                       |                                                                                                                                                                                                                                                                        |                9 |            144 |        16.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_smc/inst/m02_nodes/m02_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                       |                                                                                                                                                                                                                                                                        |                9 |            144 |        16.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_smc/inst/m02_exit_pipeline/m02_exit/inst/w_reg/skid_buffer[2064]_i_1_n_0                                                                                                                                                                                            |                                                                                                                                                                                                                                                                        |               27 |            145 |         5.37 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/w_reg/skid_buffer[2064]_i_1_n_0                                                                                                                                                                                            |                                                                                                                                                                                                                                                                        |               28 |            145 |         5.18 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/w_reg/m_vector_i                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                        |               27 |            145 |         5.37 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_smc/inst/m02_exit_pipeline/m02_exit/inst/w_reg/m_vector_i                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                        |               27 |            145 |         5.37 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/Top_0/inst/compParamOpControl/r_reg_3[0]                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                        |              112 |            168 |         1.50 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/Top_0/inst/dsp/r_41                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                        |               50 |            168 |         3.36 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/Top_0/inst/dsp/r_7_reg_0[0]                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                        |               98 |            171 |         1.74 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/Top_0/inst/dsp/_T                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                        |              131 |            200 |         1.53 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/Top_0/inst/dsp/r_40                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                        |               79 |            224 |         2.84 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_en                                                                                                                |                                                                                                                                                                                                                                                                        |               66 |            256 |         3.88 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/Top_0/inst/cross_/pipe/pipe_io_in_valid                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                        |              192 |            256 |         1.33 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_s_ready_dup                                                                                                                    |                                                                                                                                                                                                                                                                        |               61 |            256 |         4.20 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/Top_0/inst/regInst/fifo/_T_98                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                        |              118 |            259 |         2.19 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/Top_0/inst/regInst/fifo/_T_41                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                        |              190 |            259 |         1.36 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/Top_0/inst/regInst/fifo/_T_44                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                        |              186 |            259 |         1.39 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/Top_0/inst/regInst/fifo/_T_95                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                        |              166 |            259 |         1.56 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/Top_0/inst/regInst/fifo/_T_17                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                        |              179 |            259 |         1.45 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/Top_0/inst/regInst/fifo/_T_38                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                        |              184 |            259 |         1.41 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/Top_0/inst/regInst/fifo/_T_35                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                        |              197 |            259 |         1.31 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/Top_0/inst/regInst/fifo/_T_11                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                        |              187 |            259 |         1.39 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/Top_0/inst/regInst/fifo/_T_14                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                        |              182 |            259 |         1.42 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/Top_0/inst/regInst/fifo/_T_53                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                        |              177 |            259 |         1.46 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/Top_0/inst/regInst/fifo/_T_32                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                        |              186 |            259 |         1.39 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/Top_0/inst/regInst/fifo/E[0]                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                        |              161 |            259 |         1.61 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/Top_0/inst/regInst/fifo/_T_2                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                        |              111 |            259 |         2.33 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/Top_0/inst/regInst/fifo/_T_26                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                        |              174 |            259 |         1.49 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/Top_0/inst/regInst/fifo/_T_20                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                        |              177 |            259 |         1.46 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/Top_0/inst/regInst/fifo/_T_23                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                        |              185 |            259 |         1.40 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/Top_0/inst/regInst/fifo/_T_29                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                        |              181 |            259 |         1.43 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/Top_0/inst/regInst/fifo/_T_89                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                        |              180 |            259 |         1.44 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/Top_0/inst/regInst/fifo/_T_8                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                        |              180 |            259 |         1.44 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/Top_0/inst/regInst/fifo/_T_77                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                        |              183 |            259 |         1.42 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/Top_0/inst/regInst/fifo/_T_74                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                        |              191 |            259 |         1.36 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/Top_0/inst/regInst/fifo/_T_71                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                        |              179 |            259 |         1.45 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/Top_0/inst/regInst/fifo/_T_68                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                        |              184 |            259 |         1.41 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/Top_0/inst/regInst/fifo/_T_80                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                        |              177 |            259 |         1.46 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/Top_0/inst/regInst/fifo/_T_83                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                        |              185 |            259 |         1.40 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/Top_0/inst/regInst/fifo/_T_65                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                        |              186 |            259 |         1.39 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/Top_0/inst/regInst/fifo/_T_62                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                        |              176 |            259 |         1.47 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/Top_0/inst/regInst/fifo/_T_86                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                        |              183 |            259 |         1.42 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/Top_0/inst/regInst/fifo/_T_47                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                        |              189 |            259 |         1.37 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/Top_0/inst/regInst/fifo/_T_59                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                        |              177 |            259 |         1.46 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/Top_0/inst/regInst/fifo/_T_56                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                        |              172 |            259 |         1.51 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/m_vector_i                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                        |               86 |            259 |         3.01 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/skid_buffer[1314]_i_1_n_0                                                                                                                                                                                           |                                                                                                                                                                                                                                                                        |               86 |            259 |         3.01 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/Top_0/inst/regInst/fifo/_T_50                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                        |              181 |            259 |         1.43 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/Top_0/inst/regInst/fifo/_T_92                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                        |              173 |            259 |         1.50 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/Top_0/inst/regInst/fifo/_T_5                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                        |              185 |            259 |         1.40 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/Top_0/inst/mulAddBypass/muladd/pipe1/pipe1_io_out_valid                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                        |              163 |            260 |         1.60 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                  | system_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                        |              138 |            277 |         2.01 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/Top_0/inst/dsp/r_39                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                        |              110 |            280 |         2.55 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum                                                                                                                                                          |                                                                                                                                                                                                                                                                        |              111 |            288 |         2.59 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum[bytes][0][userdata][7]_i_1_n_0                                                                                                                           |                                                                                                                                                                                                                                                                        |              108 |            288 |         2.67 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/w_sreg/m_vector_i                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                        |               66 |            289 |         4.38 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/w_sreg/skid_buffer[2080]_i_1_n_0                                                                                                                                                                                           |                                                                                                                                                                                                                                                                        |               74 |            289 |         3.91 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/Top_0/inst/dsp/r_38                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                        |              145 |            336 |         2.32 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/Top_0/inst/scaleMul/core/pipe1/pipe1_io_out_valid                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                        |              146 |            363 |         2.49 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/Top_0/inst/r_2                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                        |              158 |            373 |         2.36 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/Top_0/inst/dsp/r_37                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                        |              179 |            392 |         2.19 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/Top_0/inst/pipeCompTempResultControl/compTempResultControl_io_workControl_workEn                                                                                                                                                                                        |                                                                                                                                                                                                                                                                        |              236 |            419 |         1.78 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/Top_0/inst/pipe4/E[0]                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                        |              147 |            448 |         3.05 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/Top_0/inst/dsp/r_30                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                        |              236 |            448 |         1.90 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/Top_0/inst/dsp/r_31                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                        |              219 |            448 |         2.05 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/Top_0/inst/dsp/r_32                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                        |              221 |            448 |         2.03 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/Top_0/inst/dsp/r_33                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                        |              222 |            448 |         2.02 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/Top_0/inst/dsp/r_34                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                        |              208 |            448 |         2.15 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/Top_0/inst/dsp/r_35                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                        |              199 |            448 |         2.25 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/Top_0/inst/dsp/r_36                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                        |              233 |            448 |         1.92 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/Top_0/inst/dsp/r_571                                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                        |              174 |            456 |         2.62 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/Top_0/inst/gammaSerial/_T                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                        |              129 |            512 |         3.97 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/Top_0/inst/pipe18/E[0]                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                        |              226 |            512 |         2.27 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/wrdata_reg_ld                                                                                                                                                                               |                                                                                                                                                                                                                                                                        |              195 |            512 |         2.63 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/Top_0/inst/scaleMul1/core/pipe2/r_1_reg_2[0]                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                        |              230 |            512 |         2.23 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/Top_0/inst/pipe17/E[0]                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                        |              216 |            512 |         2.37 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/Top_0/inst/pipe16/E[0]                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                        |              234 |            512 |         2.19 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/Top_0/inst/pipe15/E[0]                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                        |              226 |            512 |         2.27 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/Top_0/inst/scaleMul1/core/pipe1/E[0]                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                        |              199 |            512 |         2.57 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/Top_0/inst/norm/fifo/_T_2                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                        |              377 |            513 |         1.36 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/Top_0/inst/norm/fifo/_T_17                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                        |              396 |            513 |         1.30 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/Top_0/inst/norm/fifo/_T_14                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                        |              392 |            513 |         1.31 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/Top_0/inst/norm/fifo/_T_38                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                        |              392 |            513 |         1.31 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/Top_0/inst/norm/fifo/_T_11                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                        |              392 |            513 |         1.31 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/Top_0/inst/norm/fifo/_T_20                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                        |              403 |            513 |         1.27 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/Top_0/inst/norm/fifo/_T_23                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                        |              397 |            513 |         1.29 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/Top_0/inst/norm/fifo/_T_32                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                        |              391 |            513 |         1.31 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/Top_0/inst/norm/fifo/_T_26                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                        |              395 |            513 |         1.30 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/Top_0/inst/norm/fifo/_T_29                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                        |              389 |            513 |         1.32 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/Top_0/inst/norm/fifo/_T_5                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                        |              400 |            513 |         1.28 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/Top_0/inst/norm/fifo/_T_35                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                        |              393 |            513 |         1.31 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/Top_0/inst/norm/fifo/_T_41                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                        |              388 |            513 |         1.32 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/Top_0/inst/norm/fifo/_T_8                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                        |              401 |            513 |         1.28 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/Top_0/inst/norm/fifo/_T_59                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                        |              276 |            513 |         1.86 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/r_reg/skid_buffer[1570]_i_1_n_0                                                                                                                                                                                            |                                                                                                                                                                                                                                                                        |              156 |            513 |         3.29 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/Top_0/inst/norm/fifo/_T_44                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                        |              390 |            513 |         1.32 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/Top_0/inst/norm/fifo/_T_47                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                        |              408 |            513 |         1.26 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/r_reg/m_vector_i                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                        |              147 |            513 |         3.49 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/Top_0/inst/norm/fifo/_T_56                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                        |              280 |            513 |         1.83 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/Top_0/inst/norm/fifo/_T_53                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                        |              275 |            513 |         1.87 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/Top_0/inst/norm/fifo/_T_50                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                        |              283 |            513 |         1.81 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[2].inst_rd_addrb/rd_addrb_incr_1                                                                                                  | system_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                          |               45 |            533 |        11.84 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_rd_addrb/rd_addrb_incr                                                                                                    | system_i/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                          |               45 |            535 |        11.89 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_smc/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_rd_addrb/rd_addrb_incr                                                                                                    | system_i/axi_smc/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                          |               48 |            535 |        11.15 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_rd_addrb/rd_addrb_incr                                                                                                    | system_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                          |               44 |            547 |        12.43 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/w_reg/skid_buffer[2112]_i_1_n_0                                                                                                                                                                                            |                                                                                                                                                                                                                                                                        |              174 |            577 |         3.32 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/w_reg/m_vector_i                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                        |              157 |            577 |         3.68 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.GEN_RDATA_RL_NO_ECC.rl_rd_buf_reg_64_127_0_6_i_1_n_0                                                                                                     |                                                                                                                                                                                                                                                                        |               74 |            586 |         7.92 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.GEN_RDATA_RL_NO_ECC.rl_rd_buf_reg_256_319_0_6_i_1_n_0                                                                                                    |                                                                                                                                                                                                                                                                        |               74 |            586 |         7.92 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.GEN_RDATA_RL_NO_ECC.rl_rd_buf_reg_192_255_0_6_i_1_n_0                                                                                                    |                                                                                                                                                                                                                                                                        |               74 |            586 |         7.92 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.GEN_RDATA_RL_NO_ECC.rl_rd_buf_reg_128_191_0_6_i_1_n_0                                                                                                    |                                                                                                                                                                                                                                                                        |               74 |            586 |         7.92 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.GEN_RDATA_RL_NO_ECC.rl_rd_buf_reg_0_63_0_6_i_1_n_0                                                                                                       |                                                                                                                                                                                                                                                                        |               74 |            586 |         7.92 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[2].inst_rd_addrb/rd_addrb_incr                                                                                                    | system_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                          |               53 |            598 |        11.28 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[2].inst_rd_addrb/rd_addrb_incr                                                                                                    | system_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                          |               53 |            600 |        11.32 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_smc/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[3].inst_rd_addrb/rd_addrb_incr                                                                                                    | system_i/axi_smc/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                          |               47 |            602 |        12.81 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_smc/inst/m02_nodes/m02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[3].inst_rd_addrb/rd_addrb_incr                                                                                                    | system_i/axi_smc/inst/m02_nodes/m02_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                          |               51 |            602 |        11.80 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/Top_0/inst/norm/pipe/r_1_reg_3[0]                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                        |              236 |            613 |         2.60 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                        |                                                                                                                                                                                                                                                                        |               40 |            616 |        15.40 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                        |                                                                                                                                                                                                                                                                        |               39 |            624 |        16.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_smc/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                        |                                                                                                                                                                                                                                                                        |               39 |            624 |        16.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                        |                                                                                                                                                                                                                                                                        |               39 |            624 |        16.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/Top_0/inst/norm/pipe/_T_0                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                        |              235 |            645 |         2.74 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/Top_0/inst/norm/square/_T                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                        |              265 |            646 |         2.44 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_smc/inst/m02_nodes/m02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                        |                                                                                                                                                                                                                                                                        |               42 |            672 |        16.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_smc/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                        |                                                                                                                                                                                                                                                                        |               42 |            672 |        16.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                        |                                                                                                                                                                                                                                                                        |               42 |            672 |        16.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/Top_0/inst/norm/pipe/_T                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                        |              269 |            678 |         2.52 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/Top_0/inst/norm/acc/pipe1/E[0]                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                        |              334 |            678 |         2.03 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/Top_0/inst/expSILU/pipe1/pipe1_io_out_valid                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                        |              283 |            679 |         2.40 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/Top_0/inst/pipeCompBypassOpControl/pipeCompBypassOpControl_io_out_valid                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                        |              202 |            680 |         3.37 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/Top_0/inst/mulAddBypass/muladd/pipe2/pipe10_io_in_valid                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                        |              410 |            681 |         1.66 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                        |                                                                                                                                                                                                                                                                        |               45 |            684 |        15.20 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/Top_0/inst/norm/square/pipe1/_T                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                        |              304 |            711 |         2.34 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/Top_0/inst/quantize/core/pipe1/E[0]                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                        |              432 |            946 |         2.19 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/Top_0/inst/rope/mul1/pipe1/r_1_reg_0[0]                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                        |              581 |           1024 |         1.76 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/Top_0/inst/rope/mul2/pipe1/E[0]                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                        |              444 |           1024 |         2.31 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/Top_0/inst/ropeFlatten/_T_9                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                        |              575 |           1024 |         1.78 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/Top_0/inst/scaleMul1/core/pipe2/_T                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                        |              347 |           1089 |         3.14 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/Top_0/inst/paramScale/_T                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                        |              328 |           1200 |         3.66 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/Top_0/inst/norm/acc/pipe2/CE                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                        |              499 |           1255 |         2.52 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/Top_0/inst/dsp/CE                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                        |              519 |           1256 |         2.42 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/Top_0/inst/expSILU/pipe2/r_1_reg_0                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                        |              566 |           1447 |         2.56 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/Top_0/inst/ropeSerial/CE                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                        |              640 |           1523 |         2.38 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                        |              460 |           1735 |         3.77 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/Top_0/inst/dequantize/core/pipe2/r_1_reg_0                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                        |              574 |           1737 |         3.03 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/Top_0/inst/rope/add/pipe1/r_1_reg_8[0]                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                        |              969 |           2136 |         2.20 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/Top_0/inst/quantize/core/pipe2/_T                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                        |              950 |           2136 |         2.25 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/Top_0/inst/rope/mul1/pipe2/_T                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                        |              858 |           2138 |         2.49 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/Top_0/inst/rope/mul2/pipe1/_T                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                        |              815 |           2177 |         2.67 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/Top_0/inst/rope/mul1/pipe1/E[0]                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                        |              978 |           2267 |         2.32 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/Top_0/inst/rope/add/pipe2/r_1_reg_2[0]                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                        |             1314 |           3289 |         2.50 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/Top_0/inst/cross_/_T_32                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                        |             1249 |           8192 |         6.56 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/Top_0/inst/cross_/_T                                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                        |             1468 |           8192 |         5.58 |
+------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


