From aace793f37b31e5e67d63228ca86d1c39c4dd2b1 Mon Sep 17 00:00:00 2001
From: Ghennadi Procopciuc <ghennadi.procopciuc@nxp.com>
Date: Mon, 16 May 2022 15:08:48 +0300
Subject: [PATCH 49/50] fdts: s32cc: Sync GMAC bindings

Issue: ALB-8823
Upstream-Status: Pending 

Signed-off-by: Ghennadi Procopciuc <ghennadi.procopciuc@nxp.com>
Signed-off-by: Zhantao Tang <zhantao.tang@windriver.com>
---
 fdts/s32cc.dtsi  | 28 ++++++++++++++++++++++++++++
 fdts/s32r45.dtsi | 31 +++++++++++++++++++++++--------
 2 files changed, 51 insertions(+), 8 deletions(-)

diff --git a/fdts/s32cc.dtsi b/fdts/s32cc.dtsi
index d5f8deb68..d0c24308f 100644
--- a/fdts/s32cc.dtsi
+++ b/fdts/s32cc.dtsi
@@ -9,6 +9,7 @@
 #include <dt-bindings/clock/s32gen1-clock.h>
 #include <dt-bindings/clock/s32gen1-scmi-clock.h>
 #include <dt-bindings/interrupt-controller/arm-gic.h>
+#include <dt-bindings/phy/phy.h>
 #include <dt-bindings/reset/s32gen1-wkpu.h>
 
 / {
@@ -767,11 +768,36 @@
 			compatible = "nxp,s32cc-dwmac";
 			reg = <0x0 0x4033c000 0x0 0x2000>, /* gmac IP */
 			      <0x0 0x4007c004 0x0 0x4>;    /* S32 CTRL_STS reg */
+			interrupt-parent = <&gic>;
+			interrupts = <GIC_SPI 57 IRQ_TYPE_LEVEL_HIGH>;
+			interrupt-names = "macirq";
 			tx-fifo-depth = <20480>;
 			rx-fifo-depth = <20480>;
 			status = "disabled";
+			phy-names = "gmac_xpcs";
+			phys = <&serdes0 PHY_TYPE_XPCS 0 0>;
+			dma-coherent;
+			clocks = <&clks S32GEN1_SCMI_CLK_GMAC0_AXI>,
+				 <&clks S32GEN1_SCMI_CLK_GMAC0_AXI>,
+				 <&clks S32GEN1_SCMI_CLK_GMAC0_TX_SGMII>,
+				 <&clks S32GEN1_SCMI_CLK_GMAC0_TX_RGMII>,
+				 <&clks S32GEN1_SCMI_CLK_GMAC0_TX_RMII>,
+				 <&clks S32GEN1_SCMI_CLK_GMAC0_TX_MII>,
+				 <&clks S32GEN1_SCMI_CLK_GMAC0_RX_SGMII>,
+				 <&clks S32GEN1_SCMI_CLK_GMAC0_RX_RGMII>,
+				 <&clks S32GEN1_SCMI_CLK_GMAC0_RX_RMII>,
+				 <&clks S32GEN1_SCMI_CLK_GMAC0_RX_MII>,
+				 <&clks S32GEN1_SCMI_CLK_GMAC0_TS>;
+			clock-names = "stmmaceth", "pclk",
+				      "tx_sgmii", "tx_rgmii",
+				      "tx_rmii", "tx_mii",
+				      "rx_sgmii", "rx_rgmii",
+				      "rx_rmii", "rx_mii",
+				      "ptp_ref";
 			gmac0_mdio: mdio0 {
 				compatible = "snps,dwmac-mdio";
+				#address-cells = <1>;
+				#size-cells = <0>;
 			};
 		};
 
@@ -812,6 +838,7 @@
 		};
 
 		serdes0: serdes@40480000 {
+			#phy-cells = <3>;
 			compatible = "nxp,s32cc-serdes";
 			reg = <0x00 0x40480000 0x0 0x04000  /* serdes registers */
 			      0x00 0x40400000 0x0 0x80000>; /* dbi registers */
@@ -859,6 +886,7 @@
 		};
 
 		serdes1: serdes@44180000 {
+			#phy-cells = <3>;
 			compatible = "nxp,s32cc-serdes";
 			reg = <0x00 0x44180000 0x0 0x04000   /* serdes registers */
 			       0x00 0x44100000 0x0 0x80000>; /* dbi registers */
diff --git a/fdts/s32r45.dtsi b/fdts/s32r45.dtsi
index 35d7996f9..24db98771 100644
--- a/fdts/s32r45.dtsi
+++ b/fdts/s32r45.dtsi
@@ -150,18 +150,33 @@
 			compatible = "nxp,s32cc-dwmac";
 			reg = <0x0 0x44010000 0x0 0x2000>, /* gmac IP */
 			      <0x0 0x4007ca00 0x0 0x4>;    /* S32 CTRL_STS reg */
+			dma-coherent;
+			interrupt-parent = <&gic>;
+			interrupts = <GIC_SPI 220 IRQ_TYPE_LEVEL_HIGH>;
+			interrupt-names = "macirq";
 			tx-fifo-depth = <20480>;
 			rx-fifo-depth = <20480>;
-			clocks = <&clks S32R45_SCMI_CLK_GMAC1_TS>,
-					<&clks S32R45_SCMI_CLK_GMAC1_RX_SGMII>,
-					<&clks S32R45_SCMI_CLK_GMAC1_TX_SGMII>,
-					<&clks S32R45_SCMI_CLK_GMAC1_RX_RGMII>,
-					<&clks S32R45_SCMI_CLK_GMAC1_TX_RGMII>,
-					<&clks S32R45_SCMI_CLK_GMAC1_AXI>;
-			clock-names = "ts", "rx_sgmii", "tx_sgmii",
-							"rx_rgmii", "tx_rgmii", "axi";
 			status = "okay";
 			phy-mode = "sgmii";
+			phy-names = "gmac_xpcs";
+			phys = <&serdes1 PHY_TYPE_XPCS 0 0>;
+			clocks = <&clks S32R45_SCMI_CLK_GMAC1_AXI>,
+				 <&clks S32R45_SCMI_CLK_GMAC1_AXI>,
+				 <&clks S32R45_SCMI_CLK_GMAC1_TX_SGMII>,
+				 <&clks S32R45_SCMI_CLK_GMAC1_TX_RGMII>,
+				 <&clks S32R45_SCMI_CLK_GMAC1_TX_RMII>,
+				 <&clks S32R45_SCMI_CLK_GMAC1_TX_MII>,
+				 <&clks S32R45_SCMI_CLK_GMAC1_RX_SGMII>,
+				 <&clks S32R45_SCMI_CLK_GMAC1_RX_RGMII>,
+				 <&clks S32R45_SCMI_CLK_GMAC1_RX_RMII>,
+				 <&clks S32R45_SCMI_CLK_GMAC1_RX_MII>,
+				 <&clks S32R45_SCMI_CLK_GMAC1_TS>;
+			clock-names = "stmmaceth", "pclk",
+				      "tx_sgmii", "tx_rgmii",
+				      "tx_rmii", "tx_mii",
+				      "rx_sgmii", "rx_rgmii",
+				      "rx_rmii", "rx_mii",
+				      "ptp_ref";
 			fixed-link {
 				speed = <1000>;
 				full-duplex;
-- 
2.17.1

