
I2C TEMPRATURE SENSOR.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000c0  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00006980  080000c0  080000c0  000100c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000110  08006a40  08006a40  00016a40  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08006b50  08006b50  0002005c  2**0
                  CONTENTS
  4 .ARM          00000008  08006b50  08006b50  00016b50  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08006b58  08006b58  0002005c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08006b58  08006b58  00016b58  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08006b5c  08006b5c  00016b5c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000005c  20000000  08006b60  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000024c  2000005c  08006bbc  0002005c  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200002a8  08006bbc  000202a8  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  0002005c  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  00020084  2**0
                  CONTENTS, READONLY
 13 .debug_info   0000b85e  00000000  00000000  000200c7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00001bbe  00000000  00000000  0002b925  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000a30  00000000  00000000  0002d4e8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 000007ec  00000000  00000000  0002df18  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00013e69  00000000  00000000  0002e704  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0000de60  00000000  00000000  0004256d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    00078a1f  00000000  00000000  000503cd  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  00002c4c  00000000  00000000  000c8dec  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000006a  00000000  00000000  000cba38  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	; (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	; (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	; (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	2000005c 	.word	0x2000005c
 80000e0:	00000000 	.word	0x00000000
 80000e4:	08006a28 	.word	0x08006a28

080000e8 <frame_dummy>:
 80000e8:	4b04      	ldr	r3, [pc, #16]	; (80000fc <frame_dummy+0x14>)
 80000ea:	b510      	push	{r4, lr}
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4903      	ldr	r1, [pc, #12]	; (8000100 <frame_dummy+0x18>)
 80000f2:	4804      	ldr	r0, [pc, #16]	; (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd10      	pop	{r4, pc}
 80000fa:	46c0      	nop			; (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	20000060 	.word	0x20000060
 8000104:	08006a28 	.word	0x08006a28

08000108 <strlen>:
 8000108:	2300      	movs	r3, #0
 800010a:	5cc2      	ldrb	r2, [r0, r3]
 800010c:	3301      	adds	r3, #1
 800010e:	2a00      	cmp	r2, #0
 8000110:	d1fb      	bne.n	800010a <strlen+0x2>
 8000112:	1e58      	subs	r0, r3, #1
 8000114:	4770      	bx	lr
	...

08000118 <__gnu_thumb1_case_shi>:
 8000118:	b403      	push	{r0, r1}
 800011a:	4671      	mov	r1, lr
 800011c:	0849      	lsrs	r1, r1, #1
 800011e:	0040      	lsls	r0, r0, #1
 8000120:	0049      	lsls	r1, r1, #1
 8000122:	5e09      	ldrsh	r1, [r1, r0]
 8000124:	0049      	lsls	r1, r1, #1
 8000126:	448e      	add	lr, r1
 8000128:	bc03      	pop	{r0, r1}
 800012a:	4770      	bx	lr

0800012c <__udivsi3>:
 800012c:	2200      	movs	r2, #0
 800012e:	0843      	lsrs	r3, r0, #1
 8000130:	428b      	cmp	r3, r1
 8000132:	d374      	bcc.n	800021e <__udivsi3+0xf2>
 8000134:	0903      	lsrs	r3, r0, #4
 8000136:	428b      	cmp	r3, r1
 8000138:	d35f      	bcc.n	80001fa <__udivsi3+0xce>
 800013a:	0a03      	lsrs	r3, r0, #8
 800013c:	428b      	cmp	r3, r1
 800013e:	d344      	bcc.n	80001ca <__udivsi3+0x9e>
 8000140:	0b03      	lsrs	r3, r0, #12
 8000142:	428b      	cmp	r3, r1
 8000144:	d328      	bcc.n	8000198 <__udivsi3+0x6c>
 8000146:	0c03      	lsrs	r3, r0, #16
 8000148:	428b      	cmp	r3, r1
 800014a:	d30d      	bcc.n	8000168 <__udivsi3+0x3c>
 800014c:	22ff      	movs	r2, #255	; 0xff
 800014e:	0209      	lsls	r1, r1, #8
 8000150:	ba12      	rev	r2, r2
 8000152:	0c03      	lsrs	r3, r0, #16
 8000154:	428b      	cmp	r3, r1
 8000156:	d302      	bcc.n	800015e <__udivsi3+0x32>
 8000158:	1212      	asrs	r2, r2, #8
 800015a:	0209      	lsls	r1, r1, #8
 800015c:	d065      	beq.n	800022a <__udivsi3+0xfe>
 800015e:	0b03      	lsrs	r3, r0, #12
 8000160:	428b      	cmp	r3, r1
 8000162:	d319      	bcc.n	8000198 <__udivsi3+0x6c>
 8000164:	e000      	b.n	8000168 <__udivsi3+0x3c>
 8000166:	0a09      	lsrs	r1, r1, #8
 8000168:	0bc3      	lsrs	r3, r0, #15
 800016a:	428b      	cmp	r3, r1
 800016c:	d301      	bcc.n	8000172 <__udivsi3+0x46>
 800016e:	03cb      	lsls	r3, r1, #15
 8000170:	1ac0      	subs	r0, r0, r3
 8000172:	4152      	adcs	r2, r2
 8000174:	0b83      	lsrs	r3, r0, #14
 8000176:	428b      	cmp	r3, r1
 8000178:	d301      	bcc.n	800017e <__udivsi3+0x52>
 800017a:	038b      	lsls	r3, r1, #14
 800017c:	1ac0      	subs	r0, r0, r3
 800017e:	4152      	adcs	r2, r2
 8000180:	0b43      	lsrs	r3, r0, #13
 8000182:	428b      	cmp	r3, r1
 8000184:	d301      	bcc.n	800018a <__udivsi3+0x5e>
 8000186:	034b      	lsls	r3, r1, #13
 8000188:	1ac0      	subs	r0, r0, r3
 800018a:	4152      	adcs	r2, r2
 800018c:	0b03      	lsrs	r3, r0, #12
 800018e:	428b      	cmp	r3, r1
 8000190:	d301      	bcc.n	8000196 <__udivsi3+0x6a>
 8000192:	030b      	lsls	r3, r1, #12
 8000194:	1ac0      	subs	r0, r0, r3
 8000196:	4152      	adcs	r2, r2
 8000198:	0ac3      	lsrs	r3, r0, #11
 800019a:	428b      	cmp	r3, r1
 800019c:	d301      	bcc.n	80001a2 <__udivsi3+0x76>
 800019e:	02cb      	lsls	r3, r1, #11
 80001a0:	1ac0      	subs	r0, r0, r3
 80001a2:	4152      	adcs	r2, r2
 80001a4:	0a83      	lsrs	r3, r0, #10
 80001a6:	428b      	cmp	r3, r1
 80001a8:	d301      	bcc.n	80001ae <__udivsi3+0x82>
 80001aa:	028b      	lsls	r3, r1, #10
 80001ac:	1ac0      	subs	r0, r0, r3
 80001ae:	4152      	adcs	r2, r2
 80001b0:	0a43      	lsrs	r3, r0, #9
 80001b2:	428b      	cmp	r3, r1
 80001b4:	d301      	bcc.n	80001ba <__udivsi3+0x8e>
 80001b6:	024b      	lsls	r3, r1, #9
 80001b8:	1ac0      	subs	r0, r0, r3
 80001ba:	4152      	adcs	r2, r2
 80001bc:	0a03      	lsrs	r3, r0, #8
 80001be:	428b      	cmp	r3, r1
 80001c0:	d301      	bcc.n	80001c6 <__udivsi3+0x9a>
 80001c2:	020b      	lsls	r3, r1, #8
 80001c4:	1ac0      	subs	r0, r0, r3
 80001c6:	4152      	adcs	r2, r2
 80001c8:	d2cd      	bcs.n	8000166 <__udivsi3+0x3a>
 80001ca:	09c3      	lsrs	r3, r0, #7
 80001cc:	428b      	cmp	r3, r1
 80001ce:	d301      	bcc.n	80001d4 <__udivsi3+0xa8>
 80001d0:	01cb      	lsls	r3, r1, #7
 80001d2:	1ac0      	subs	r0, r0, r3
 80001d4:	4152      	adcs	r2, r2
 80001d6:	0983      	lsrs	r3, r0, #6
 80001d8:	428b      	cmp	r3, r1
 80001da:	d301      	bcc.n	80001e0 <__udivsi3+0xb4>
 80001dc:	018b      	lsls	r3, r1, #6
 80001de:	1ac0      	subs	r0, r0, r3
 80001e0:	4152      	adcs	r2, r2
 80001e2:	0943      	lsrs	r3, r0, #5
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d301      	bcc.n	80001ec <__udivsi3+0xc0>
 80001e8:	014b      	lsls	r3, r1, #5
 80001ea:	1ac0      	subs	r0, r0, r3
 80001ec:	4152      	adcs	r2, r2
 80001ee:	0903      	lsrs	r3, r0, #4
 80001f0:	428b      	cmp	r3, r1
 80001f2:	d301      	bcc.n	80001f8 <__udivsi3+0xcc>
 80001f4:	010b      	lsls	r3, r1, #4
 80001f6:	1ac0      	subs	r0, r0, r3
 80001f8:	4152      	adcs	r2, r2
 80001fa:	08c3      	lsrs	r3, r0, #3
 80001fc:	428b      	cmp	r3, r1
 80001fe:	d301      	bcc.n	8000204 <__udivsi3+0xd8>
 8000200:	00cb      	lsls	r3, r1, #3
 8000202:	1ac0      	subs	r0, r0, r3
 8000204:	4152      	adcs	r2, r2
 8000206:	0883      	lsrs	r3, r0, #2
 8000208:	428b      	cmp	r3, r1
 800020a:	d301      	bcc.n	8000210 <__udivsi3+0xe4>
 800020c:	008b      	lsls	r3, r1, #2
 800020e:	1ac0      	subs	r0, r0, r3
 8000210:	4152      	adcs	r2, r2
 8000212:	0843      	lsrs	r3, r0, #1
 8000214:	428b      	cmp	r3, r1
 8000216:	d301      	bcc.n	800021c <__udivsi3+0xf0>
 8000218:	004b      	lsls	r3, r1, #1
 800021a:	1ac0      	subs	r0, r0, r3
 800021c:	4152      	adcs	r2, r2
 800021e:	1a41      	subs	r1, r0, r1
 8000220:	d200      	bcs.n	8000224 <__udivsi3+0xf8>
 8000222:	4601      	mov	r1, r0
 8000224:	4152      	adcs	r2, r2
 8000226:	4610      	mov	r0, r2
 8000228:	4770      	bx	lr
 800022a:	e7ff      	b.n	800022c <__udivsi3+0x100>
 800022c:	b501      	push	{r0, lr}
 800022e:	2000      	movs	r0, #0
 8000230:	f000 f806 	bl	8000240 <__aeabi_idiv0>
 8000234:	bd02      	pop	{r1, pc}
 8000236:	46c0      	nop			; (mov r8, r8)

08000238 <__aeabi_uidivmod>:
 8000238:	2900      	cmp	r1, #0
 800023a:	d0f7      	beq.n	800022c <__udivsi3+0x100>
 800023c:	e776      	b.n	800012c <__udivsi3>
 800023e:	4770      	bx	lr

08000240 <__aeabi_idiv0>:
 8000240:	4770      	bx	lr
 8000242:	46c0      	nop			; (mov r8, r8)

08000244 <__aeabi_uldivmod>:
 8000244:	2b00      	cmp	r3, #0
 8000246:	d111      	bne.n	800026c <__aeabi_uldivmod+0x28>
 8000248:	2a00      	cmp	r2, #0
 800024a:	d10f      	bne.n	800026c <__aeabi_uldivmod+0x28>
 800024c:	2900      	cmp	r1, #0
 800024e:	d100      	bne.n	8000252 <__aeabi_uldivmod+0xe>
 8000250:	2800      	cmp	r0, #0
 8000252:	d002      	beq.n	800025a <__aeabi_uldivmod+0x16>
 8000254:	2100      	movs	r1, #0
 8000256:	43c9      	mvns	r1, r1
 8000258:	0008      	movs	r0, r1
 800025a:	b407      	push	{r0, r1, r2}
 800025c:	4802      	ldr	r0, [pc, #8]	; (8000268 <__aeabi_uldivmod+0x24>)
 800025e:	a102      	add	r1, pc, #8	; (adr r1, 8000268 <__aeabi_uldivmod+0x24>)
 8000260:	1840      	adds	r0, r0, r1
 8000262:	9002      	str	r0, [sp, #8]
 8000264:	bd03      	pop	{r0, r1, pc}
 8000266:	46c0      	nop			; (mov r8, r8)
 8000268:	ffffffd9 	.word	0xffffffd9
 800026c:	b403      	push	{r0, r1}
 800026e:	4668      	mov	r0, sp
 8000270:	b501      	push	{r0, lr}
 8000272:	9802      	ldr	r0, [sp, #8]
 8000274:	f000 f84c 	bl	8000310 <__udivmoddi4>
 8000278:	9b01      	ldr	r3, [sp, #4]
 800027a:	469e      	mov	lr, r3
 800027c:	b002      	add	sp, #8
 800027e:	bc0c      	pop	{r2, r3}
 8000280:	4770      	bx	lr
 8000282:	46c0      	nop			; (mov r8, r8)

08000284 <__aeabi_lmul>:
 8000284:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000286:	46ce      	mov	lr, r9
 8000288:	4699      	mov	r9, r3
 800028a:	0c03      	lsrs	r3, r0, #16
 800028c:	469c      	mov	ip, r3
 800028e:	0413      	lsls	r3, r2, #16
 8000290:	4647      	mov	r7, r8
 8000292:	0c1b      	lsrs	r3, r3, #16
 8000294:	001d      	movs	r5, r3
 8000296:	000e      	movs	r6, r1
 8000298:	4661      	mov	r1, ip
 800029a:	0404      	lsls	r4, r0, #16
 800029c:	0c24      	lsrs	r4, r4, #16
 800029e:	b580      	push	{r7, lr}
 80002a0:	0007      	movs	r7, r0
 80002a2:	0c10      	lsrs	r0, r2, #16
 80002a4:	434b      	muls	r3, r1
 80002a6:	4365      	muls	r5, r4
 80002a8:	4341      	muls	r1, r0
 80002aa:	4360      	muls	r0, r4
 80002ac:	0c2c      	lsrs	r4, r5, #16
 80002ae:	18c0      	adds	r0, r0, r3
 80002b0:	1820      	adds	r0, r4, r0
 80002b2:	468c      	mov	ip, r1
 80002b4:	4283      	cmp	r3, r0
 80002b6:	d903      	bls.n	80002c0 <__aeabi_lmul+0x3c>
 80002b8:	2380      	movs	r3, #128	; 0x80
 80002ba:	025b      	lsls	r3, r3, #9
 80002bc:	4698      	mov	r8, r3
 80002be:	44c4      	add	ip, r8
 80002c0:	4649      	mov	r1, r9
 80002c2:	4379      	muls	r1, r7
 80002c4:	4356      	muls	r6, r2
 80002c6:	0c03      	lsrs	r3, r0, #16
 80002c8:	042d      	lsls	r5, r5, #16
 80002ca:	0c2d      	lsrs	r5, r5, #16
 80002cc:	1989      	adds	r1, r1, r6
 80002ce:	4463      	add	r3, ip
 80002d0:	0400      	lsls	r0, r0, #16
 80002d2:	1940      	adds	r0, r0, r5
 80002d4:	18c9      	adds	r1, r1, r3
 80002d6:	bcc0      	pop	{r6, r7}
 80002d8:	46b9      	mov	r9, r7
 80002da:	46b0      	mov	r8, r6
 80002dc:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80002de:	46c0      	nop			; (mov r8, r8)

080002e0 <__aeabi_f2uiz>:
 80002e0:	219e      	movs	r1, #158	; 0x9e
 80002e2:	b510      	push	{r4, lr}
 80002e4:	05c9      	lsls	r1, r1, #23
 80002e6:	1c04      	adds	r4, r0, #0
 80002e8:	f002 fbe6 	bl	8002ab8 <__aeabi_fcmpge>
 80002ec:	2800      	cmp	r0, #0
 80002ee:	d103      	bne.n	80002f8 <__aeabi_f2uiz+0x18>
 80002f0:	1c20      	adds	r0, r4, #0
 80002f2:	f000 fd67 	bl	8000dc4 <__aeabi_f2iz>
 80002f6:	bd10      	pop	{r4, pc}
 80002f8:	219e      	movs	r1, #158	; 0x9e
 80002fa:	1c20      	adds	r0, r4, #0
 80002fc:	05c9      	lsls	r1, r1, #23
 80002fe:	f000 fbc1 	bl	8000a84 <__aeabi_fsub>
 8000302:	f000 fd5f 	bl	8000dc4 <__aeabi_f2iz>
 8000306:	2380      	movs	r3, #128	; 0x80
 8000308:	061b      	lsls	r3, r3, #24
 800030a:	469c      	mov	ip, r3
 800030c:	4460      	add	r0, ip
 800030e:	e7f2      	b.n	80002f6 <__aeabi_f2uiz+0x16>

08000310 <__udivmoddi4>:
 8000310:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000312:	4657      	mov	r7, sl
 8000314:	464e      	mov	r6, r9
 8000316:	4645      	mov	r5, r8
 8000318:	46de      	mov	lr, fp
 800031a:	b5e0      	push	{r5, r6, r7, lr}
 800031c:	0004      	movs	r4, r0
 800031e:	000d      	movs	r5, r1
 8000320:	4692      	mov	sl, r2
 8000322:	4699      	mov	r9, r3
 8000324:	b083      	sub	sp, #12
 8000326:	428b      	cmp	r3, r1
 8000328:	d830      	bhi.n	800038c <__udivmoddi4+0x7c>
 800032a:	d02d      	beq.n	8000388 <__udivmoddi4+0x78>
 800032c:	4649      	mov	r1, r9
 800032e:	4650      	mov	r0, sl
 8000330:	f002 fbea 	bl	8002b08 <__clzdi2>
 8000334:	0029      	movs	r1, r5
 8000336:	0006      	movs	r6, r0
 8000338:	0020      	movs	r0, r4
 800033a:	f002 fbe5 	bl	8002b08 <__clzdi2>
 800033e:	1a33      	subs	r3, r6, r0
 8000340:	4698      	mov	r8, r3
 8000342:	3b20      	subs	r3, #32
 8000344:	d434      	bmi.n	80003b0 <__udivmoddi4+0xa0>
 8000346:	469b      	mov	fp, r3
 8000348:	4653      	mov	r3, sl
 800034a:	465a      	mov	r2, fp
 800034c:	4093      	lsls	r3, r2
 800034e:	4642      	mov	r2, r8
 8000350:	001f      	movs	r7, r3
 8000352:	4653      	mov	r3, sl
 8000354:	4093      	lsls	r3, r2
 8000356:	001e      	movs	r6, r3
 8000358:	42af      	cmp	r7, r5
 800035a:	d83b      	bhi.n	80003d4 <__udivmoddi4+0xc4>
 800035c:	42af      	cmp	r7, r5
 800035e:	d100      	bne.n	8000362 <__udivmoddi4+0x52>
 8000360:	e079      	b.n	8000456 <__udivmoddi4+0x146>
 8000362:	465b      	mov	r3, fp
 8000364:	1ba4      	subs	r4, r4, r6
 8000366:	41bd      	sbcs	r5, r7
 8000368:	2b00      	cmp	r3, #0
 800036a:	da00      	bge.n	800036e <__udivmoddi4+0x5e>
 800036c:	e076      	b.n	800045c <__udivmoddi4+0x14c>
 800036e:	2200      	movs	r2, #0
 8000370:	2300      	movs	r3, #0
 8000372:	9200      	str	r2, [sp, #0]
 8000374:	9301      	str	r3, [sp, #4]
 8000376:	2301      	movs	r3, #1
 8000378:	465a      	mov	r2, fp
 800037a:	4093      	lsls	r3, r2
 800037c:	9301      	str	r3, [sp, #4]
 800037e:	2301      	movs	r3, #1
 8000380:	4642      	mov	r2, r8
 8000382:	4093      	lsls	r3, r2
 8000384:	9300      	str	r3, [sp, #0]
 8000386:	e029      	b.n	80003dc <__udivmoddi4+0xcc>
 8000388:	4282      	cmp	r2, r0
 800038a:	d9cf      	bls.n	800032c <__udivmoddi4+0x1c>
 800038c:	2200      	movs	r2, #0
 800038e:	2300      	movs	r3, #0
 8000390:	9200      	str	r2, [sp, #0]
 8000392:	9301      	str	r3, [sp, #4]
 8000394:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8000396:	2b00      	cmp	r3, #0
 8000398:	d001      	beq.n	800039e <__udivmoddi4+0x8e>
 800039a:	601c      	str	r4, [r3, #0]
 800039c:	605d      	str	r5, [r3, #4]
 800039e:	9800      	ldr	r0, [sp, #0]
 80003a0:	9901      	ldr	r1, [sp, #4]
 80003a2:	b003      	add	sp, #12
 80003a4:	bcf0      	pop	{r4, r5, r6, r7}
 80003a6:	46bb      	mov	fp, r7
 80003a8:	46b2      	mov	sl, r6
 80003aa:	46a9      	mov	r9, r5
 80003ac:	46a0      	mov	r8, r4
 80003ae:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80003b0:	4642      	mov	r2, r8
 80003b2:	469b      	mov	fp, r3
 80003b4:	2320      	movs	r3, #32
 80003b6:	1a9b      	subs	r3, r3, r2
 80003b8:	4652      	mov	r2, sl
 80003ba:	40da      	lsrs	r2, r3
 80003bc:	4641      	mov	r1, r8
 80003be:	0013      	movs	r3, r2
 80003c0:	464a      	mov	r2, r9
 80003c2:	408a      	lsls	r2, r1
 80003c4:	0017      	movs	r7, r2
 80003c6:	4642      	mov	r2, r8
 80003c8:	431f      	orrs	r7, r3
 80003ca:	4653      	mov	r3, sl
 80003cc:	4093      	lsls	r3, r2
 80003ce:	001e      	movs	r6, r3
 80003d0:	42af      	cmp	r7, r5
 80003d2:	d9c3      	bls.n	800035c <__udivmoddi4+0x4c>
 80003d4:	2200      	movs	r2, #0
 80003d6:	2300      	movs	r3, #0
 80003d8:	9200      	str	r2, [sp, #0]
 80003da:	9301      	str	r3, [sp, #4]
 80003dc:	4643      	mov	r3, r8
 80003de:	2b00      	cmp	r3, #0
 80003e0:	d0d8      	beq.n	8000394 <__udivmoddi4+0x84>
 80003e2:	07fb      	lsls	r3, r7, #31
 80003e4:	0872      	lsrs	r2, r6, #1
 80003e6:	431a      	orrs	r2, r3
 80003e8:	4646      	mov	r6, r8
 80003ea:	087b      	lsrs	r3, r7, #1
 80003ec:	e00e      	b.n	800040c <__udivmoddi4+0xfc>
 80003ee:	42ab      	cmp	r3, r5
 80003f0:	d101      	bne.n	80003f6 <__udivmoddi4+0xe6>
 80003f2:	42a2      	cmp	r2, r4
 80003f4:	d80c      	bhi.n	8000410 <__udivmoddi4+0x100>
 80003f6:	1aa4      	subs	r4, r4, r2
 80003f8:	419d      	sbcs	r5, r3
 80003fa:	2001      	movs	r0, #1
 80003fc:	1924      	adds	r4, r4, r4
 80003fe:	416d      	adcs	r5, r5
 8000400:	2100      	movs	r1, #0
 8000402:	3e01      	subs	r6, #1
 8000404:	1824      	adds	r4, r4, r0
 8000406:	414d      	adcs	r5, r1
 8000408:	2e00      	cmp	r6, #0
 800040a:	d006      	beq.n	800041a <__udivmoddi4+0x10a>
 800040c:	42ab      	cmp	r3, r5
 800040e:	d9ee      	bls.n	80003ee <__udivmoddi4+0xde>
 8000410:	3e01      	subs	r6, #1
 8000412:	1924      	adds	r4, r4, r4
 8000414:	416d      	adcs	r5, r5
 8000416:	2e00      	cmp	r6, #0
 8000418:	d1f8      	bne.n	800040c <__udivmoddi4+0xfc>
 800041a:	9800      	ldr	r0, [sp, #0]
 800041c:	9901      	ldr	r1, [sp, #4]
 800041e:	465b      	mov	r3, fp
 8000420:	1900      	adds	r0, r0, r4
 8000422:	4169      	adcs	r1, r5
 8000424:	2b00      	cmp	r3, #0
 8000426:	db24      	blt.n	8000472 <__udivmoddi4+0x162>
 8000428:	002b      	movs	r3, r5
 800042a:	465a      	mov	r2, fp
 800042c:	4644      	mov	r4, r8
 800042e:	40d3      	lsrs	r3, r2
 8000430:	002a      	movs	r2, r5
 8000432:	40e2      	lsrs	r2, r4
 8000434:	001c      	movs	r4, r3
 8000436:	465b      	mov	r3, fp
 8000438:	0015      	movs	r5, r2
 800043a:	2b00      	cmp	r3, #0
 800043c:	db2a      	blt.n	8000494 <__udivmoddi4+0x184>
 800043e:	0026      	movs	r6, r4
 8000440:	409e      	lsls	r6, r3
 8000442:	0033      	movs	r3, r6
 8000444:	0026      	movs	r6, r4
 8000446:	4647      	mov	r7, r8
 8000448:	40be      	lsls	r6, r7
 800044a:	0032      	movs	r2, r6
 800044c:	1a80      	subs	r0, r0, r2
 800044e:	4199      	sbcs	r1, r3
 8000450:	9000      	str	r0, [sp, #0]
 8000452:	9101      	str	r1, [sp, #4]
 8000454:	e79e      	b.n	8000394 <__udivmoddi4+0x84>
 8000456:	42a3      	cmp	r3, r4
 8000458:	d8bc      	bhi.n	80003d4 <__udivmoddi4+0xc4>
 800045a:	e782      	b.n	8000362 <__udivmoddi4+0x52>
 800045c:	4642      	mov	r2, r8
 800045e:	2320      	movs	r3, #32
 8000460:	2100      	movs	r1, #0
 8000462:	1a9b      	subs	r3, r3, r2
 8000464:	2200      	movs	r2, #0
 8000466:	9100      	str	r1, [sp, #0]
 8000468:	9201      	str	r2, [sp, #4]
 800046a:	2201      	movs	r2, #1
 800046c:	40da      	lsrs	r2, r3
 800046e:	9201      	str	r2, [sp, #4]
 8000470:	e785      	b.n	800037e <__udivmoddi4+0x6e>
 8000472:	4642      	mov	r2, r8
 8000474:	2320      	movs	r3, #32
 8000476:	1a9b      	subs	r3, r3, r2
 8000478:	002a      	movs	r2, r5
 800047a:	4646      	mov	r6, r8
 800047c:	409a      	lsls	r2, r3
 800047e:	0023      	movs	r3, r4
 8000480:	40f3      	lsrs	r3, r6
 8000482:	4644      	mov	r4, r8
 8000484:	4313      	orrs	r3, r2
 8000486:	002a      	movs	r2, r5
 8000488:	40e2      	lsrs	r2, r4
 800048a:	001c      	movs	r4, r3
 800048c:	465b      	mov	r3, fp
 800048e:	0015      	movs	r5, r2
 8000490:	2b00      	cmp	r3, #0
 8000492:	dad4      	bge.n	800043e <__udivmoddi4+0x12e>
 8000494:	4642      	mov	r2, r8
 8000496:	002f      	movs	r7, r5
 8000498:	2320      	movs	r3, #32
 800049a:	0026      	movs	r6, r4
 800049c:	4097      	lsls	r7, r2
 800049e:	1a9b      	subs	r3, r3, r2
 80004a0:	40de      	lsrs	r6, r3
 80004a2:	003b      	movs	r3, r7
 80004a4:	4333      	orrs	r3, r6
 80004a6:	e7cd      	b.n	8000444 <__udivmoddi4+0x134>

080004a8 <__aeabi_fadd>:
 80004a8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80004aa:	4647      	mov	r7, r8
 80004ac:	46ce      	mov	lr, r9
 80004ae:	024a      	lsls	r2, r1, #9
 80004b0:	0243      	lsls	r3, r0, #9
 80004b2:	0045      	lsls	r5, r0, #1
 80004b4:	0fc4      	lsrs	r4, r0, #31
 80004b6:	0a50      	lsrs	r0, r2, #9
 80004b8:	4680      	mov	r8, r0
 80004ba:	0048      	lsls	r0, r1, #1
 80004bc:	0a5b      	lsrs	r3, r3, #9
 80004be:	0e00      	lsrs	r0, r0, #24
 80004c0:	0992      	lsrs	r2, r2, #6
 80004c2:	4694      	mov	ip, r2
 80004c4:	b580      	push	{r7, lr}
 80004c6:	001e      	movs	r6, r3
 80004c8:	4681      	mov	r9, r0
 80004ca:	0002      	movs	r2, r0
 80004cc:	0e2d      	lsrs	r5, r5, #24
 80004ce:	00df      	lsls	r7, r3, #3
 80004d0:	0fc9      	lsrs	r1, r1, #31
 80004d2:	428c      	cmp	r4, r1
 80004d4:	d024      	beq.n	8000520 <__aeabi_fadd+0x78>
 80004d6:	1a28      	subs	r0, r5, r0
 80004d8:	2800      	cmp	r0, #0
 80004da:	dd0e      	ble.n	80004fa <__aeabi_fadd+0x52>
 80004dc:	2a00      	cmp	r2, #0
 80004de:	d13e      	bne.n	800055e <__aeabi_fadd+0xb6>
 80004e0:	4662      	mov	r2, ip
 80004e2:	2a00      	cmp	r2, #0
 80004e4:	d100      	bne.n	80004e8 <__aeabi_fadd+0x40>
 80004e6:	e0fd      	b.n	80006e4 <__aeabi_fadd+0x23c>
 80004e8:	1e42      	subs	r2, r0, #1
 80004ea:	2801      	cmp	r0, #1
 80004ec:	d100      	bne.n	80004f0 <__aeabi_fadd+0x48>
 80004ee:	e137      	b.n	8000760 <__aeabi_fadd+0x2b8>
 80004f0:	28ff      	cmp	r0, #255	; 0xff
 80004f2:	d100      	bne.n	80004f6 <__aeabi_fadd+0x4e>
 80004f4:	e0a9      	b.n	800064a <__aeabi_fadd+0x1a2>
 80004f6:	0010      	movs	r0, r2
 80004f8:	e039      	b.n	800056e <__aeabi_fadd+0xc6>
 80004fa:	2800      	cmp	r0, #0
 80004fc:	d063      	beq.n	80005c6 <__aeabi_fadd+0x11e>
 80004fe:	464b      	mov	r3, r9
 8000500:	1b52      	subs	r2, r2, r5
 8000502:	2d00      	cmp	r5, #0
 8000504:	d000      	beq.n	8000508 <__aeabi_fadd+0x60>
 8000506:	e0e0      	b.n	80006ca <__aeabi_fadd+0x222>
 8000508:	2f00      	cmp	r7, #0
 800050a:	d100      	bne.n	800050e <__aeabi_fadd+0x66>
 800050c:	e0ce      	b.n	80006ac <__aeabi_fadd+0x204>
 800050e:	1e53      	subs	r3, r2, #1
 8000510:	2a01      	cmp	r2, #1
 8000512:	d100      	bne.n	8000516 <__aeabi_fadd+0x6e>
 8000514:	e155      	b.n	80007c2 <__aeabi_fadd+0x31a>
 8000516:	2aff      	cmp	r2, #255	; 0xff
 8000518:	d100      	bne.n	800051c <__aeabi_fadd+0x74>
 800051a:	e094      	b.n	8000646 <__aeabi_fadd+0x19e>
 800051c:	001a      	movs	r2, r3
 800051e:	e0d9      	b.n	80006d4 <__aeabi_fadd+0x22c>
 8000520:	1a2a      	subs	r2, r5, r0
 8000522:	2a00      	cmp	r2, #0
 8000524:	dc00      	bgt.n	8000528 <__aeabi_fadd+0x80>
 8000526:	e099      	b.n	800065c <__aeabi_fadd+0x1b4>
 8000528:	2800      	cmp	r0, #0
 800052a:	d062      	beq.n	80005f2 <__aeabi_fadd+0x14a>
 800052c:	2dff      	cmp	r5, #255	; 0xff
 800052e:	d100      	bne.n	8000532 <__aeabi_fadd+0x8a>
 8000530:	e08b      	b.n	800064a <__aeabi_fadd+0x1a2>
 8000532:	2380      	movs	r3, #128	; 0x80
 8000534:	4661      	mov	r1, ip
 8000536:	04db      	lsls	r3, r3, #19
 8000538:	4319      	orrs	r1, r3
 800053a:	468c      	mov	ip, r1
 800053c:	2a1b      	cmp	r2, #27
 800053e:	dc00      	bgt.n	8000542 <__aeabi_fadd+0x9a>
 8000540:	e0d2      	b.n	80006e8 <__aeabi_fadd+0x240>
 8000542:	2301      	movs	r3, #1
 8000544:	19db      	adds	r3, r3, r7
 8000546:	015a      	lsls	r2, r3, #5
 8000548:	d56a      	bpl.n	8000620 <__aeabi_fadd+0x178>
 800054a:	3501      	adds	r5, #1
 800054c:	2dff      	cmp	r5, #255	; 0xff
 800054e:	d05b      	beq.n	8000608 <__aeabi_fadd+0x160>
 8000550:	2201      	movs	r2, #1
 8000552:	49a3      	ldr	r1, [pc, #652]	; (80007e0 <__aeabi_fadd+0x338>)
 8000554:	401a      	ands	r2, r3
 8000556:	085b      	lsrs	r3, r3, #1
 8000558:	400b      	ands	r3, r1
 800055a:	4313      	orrs	r3, r2
 800055c:	e01c      	b.n	8000598 <__aeabi_fadd+0xf0>
 800055e:	2dff      	cmp	r5, #255	; 0xff
 8000560:	d100      	bne.n	8000564 <__aeabi_fadd+0xbc>
 8000562:	e072      	b.n	800064a <__aeabi_fadd+0x1a2>
 8000564:	2380      	movs	r3, #128	; 0x80
 8000566:	4662      	mov	r2, ip
 8000568:	04db      	lsls	r3, r3, #19
 800056a:	431a      	orrs	r2, r3
 800056c:	4694      	mov	ip, r2
 800056e:	281b      	cmp	r0, #27
 8000570:	dc00      	bgt.n	8000574 <__aeabi_fadd+0xcc>
 8000572:	e090      	b.n	8000696 <__aeabi_fadd+0x1ee>
 8000574:	2301      	movs	r3, #1
 8000576:	1afb      	subs	r3, r7, r3
 8000578:	015a      	lsls	r2, r3, #5
 800057a:	d551      	bpl.n	8000620 <__aeabi_fadd+0x178>
 800057c:	019b      	lsls	r3, r3, #6
 800057e:	099e      	lsrs	r6, r3, #6
 8000580:	0030      	movs	r0, r6
 8000582:	f002 faa3 	bl	8002acc <__clzsi2>
 8000586:	0033      	movs	r3, r6
 8000588:	3805      	subs	r0, #5
 800058a:	4083      	lsls	r3, r0
 800058c:	4285      	cmp	r5, r0
 800058e:	dc00      	bgt.n	8000592 <__aeabi_fadd+0xea>
 8000590:	e075      	b.n	800067e <__aeabi_fadd+0x1d6>
 8000592:	4a94      	ldr	r2, [pc, #592]	; (80007e4 <__aeabi_fadd+0x33c>)
 8000594:	1a2d      	subs	r5, r5, r0
 8000596:	4013      	ands	r3, r2
 8000598:	075a      	lsls	r2, r3, #29
 800059a:	d004      	beq.n	80005a6 <__aeabi_fadd+0xfe>
 800059c:	220f      	movs	r2, #15
 800059e:	401a      	ands	r2, r3
 80005a0:	2a04      	cmp	r2, #4
 80005a2:	d000      	beq.n	80005a6 <__aeabi_fadd+0xfe>
 80005a4:	3304      	adds	r3, #4
 80005a6:	015a      	lsls	r2, r3, #5
 80005a8:	d53c      	bpl.n	8000624 <__aeabi_fadd+0x17c>
 80005aa:	1c68      	adds	r0, r5, #1
 80005ac:	2dfe      	cmp	r5, #254	; 0xfe
 80005ae:	d02b      	beq.n	8000608 <__aeabi_fadd+0x160>
 80005b0:	019b      	lsls	r3, r3, #6
 80005b2:	0a5e      	lsrs	r6, r3, #9
 80005b4:	b2c0      	uxtb	r0, r0
 80005b6:	05c0      	lsls	r0, r0, #23
 80005b8:	4330      	orrs	r0, r6
 80005ba:	07e4      	lsls	r4, r4, #31
 80005bc:	4320      	orrs	r0, r4
 80005be:	bcc0      	pop	{r6, r7}
 80005c0:	46b9      	mov	r9, r7
 80005c2:	46b0      	mov	r8, r6
 80005c4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80005c6:	20fe      	movs	r0, #254	; 0xfe
 80005c8:	1c6a      	adds	r2, r5, #1
 80005ca:	4210      	tst	r0, r2
 80005cc:	d172      	bne.n	80006b4 <__aeabi_fadd+0x20c>
 80005ce:	2d00      	cmp	r5, #0
 80005d0:	d000      	beq.n	80005d4 <__aeabi_fadd+0x12c>
 80005d2:	e0ae      	b.n	8000732 <__aeabi_fadd+0x28a>
 80005d4:	2f00      	cmp	r7, #0
 80005d6:	d100      	bne.n	80005da <__aeabi_fadd+0x132>
 80005d8:	e0ec      	b.n	80007b4 <__aeabi_fadd+0x30c>
 80005da:	4663      	mov	r3, ip
 80005dc:	2000      	movs	r0, #0
 80005de:	2b00      	cmp	r3, #0
 80005e0:	d0e9      	beq.n	80005b6 <__aeabi_fadd+0x10e>
 80005e2:	1afb      	subs	r3, r7, r3
 80005e4:	015a      	lsls	r2, r3, #5
 80005e6:	d400      	bmi.n	80005ea <__aeabi_fadd+0x142>
 80005e8:	e0f3      	b.n	80007d2 <__aeabi_fadd+0x32a>
 80005ea:	4663      	mov	r3, ip
 80005ec:	000c      	movs	r4, r1
 80005ee:	1bdb      	subs	r3, r3, r7
 80005f0:	e7d2      	b.n	8000598 <__aeabi_fadd+0xf0>
 80005f2:	4661      	mov	r1, ip
 80005f4:	2900      	cmp	r1, #0
 80005f6:	d05b      	beq.n	80006b0 <__aeabi_fadd+0x208>
 80005f8:	1e51      	subs	r1, r2, #1
 80005fa:	2a01      	cmp	r2, #1
 80005fc:	d100      	bne.n	8000600 <__aeabi_fadd+0x158>
 80005fe:	e0a7      	b.n	8000750 <__aeabi_fadd+0x2a8>
 8000600:	2aff      	cmp	r2, #255	; 0xff
 8000602:	d022      	beq.n	800064a <__aeabi_fadd+0x1a2>
 8000604:	000a      	movs	r2, r1
 8000606:	e799      	b.n	800053c <__aeabi_fadd+0x94>
 8000608:	20ff      	movs	r0, #255	; 0xff
 800060a:	2600      	movs	r6, #0
 800060c:	e7d3      	b.n	80005b6 <__aeabi_fadd+0x10e>
 800060e:	21fe      	movs	r1, #254	; 0xfe
 8000610:	1c6a      	adds	r2, r5, #1
 8000612:	4211      	tst	r1, r2
 8000614:	d073      	beq.n	80006fe <__aeabi_fadd+0x256>
 8000616:	2aff      	cmp	r2, #255	; 0xff
 8000618:	d0f6      	beq.n	8000608 <__aeabi_fadd+0x160>
 800061a:	0015      	movs	r5, r2
 800061c:	4467      	add	r7, ip
 800061e:	087b      	lsrs	r3, r7, #1
 8000620:	075a      	lsls	r2, r3, #29
 8000622:	d1bb      	bne.n	800059c <__aeabi_fadd+0xf4>
 8000624:	08db      	lsrs	r3, r3, #3
 8000626:	2dff      	cmp	r5, #255	; 0xff
 8000628:	d00f      	beq.n	800064a <__aeabi_fadd+0x1a2>
 800062a:	025b      	lsls	r3, r3, #9
 800062c:	0a5e      	lsrs	r6, r3, #9
 800062e:	b2e8      	uxtb	r0, r5
 8000630:	e7c1      	b.n	80005b6 <__aeabi_fadd+0x10e>
 8000632:	4662      	mov	r2, ip
 8000634:	2a00      	cmp	r2, #0
 8000636:	d008      	beq.n	800064a <__aeabi_fadd+0x1a2>
 8000638:	2280      	movs	r2, #128	; 0x80
 800063a:	03d2      	lsls	r2, r2, #15
 800063c:	4213      	tst	r3, r2
 800063e:	d004      	beq.n	800064a <__aeabi_fadd+0x1a2>
 8000640:	4640      	mov	r0, r8
 8000642:	4210      	tst	r0, r2
 8000644:	d101      	bne.n	800064a <__aeabi_fadd+0x1a2>
 8000646:	000c      	movs	r4, r1
 8000648:	4643      	mov	r3, r8
 800064a:	2b00      	cmp	r3, #0
 800064c:	d0dc      	beq.n	8000608 <__aeabi_fadd+0x160>
 800064e:	2680      	movs	r6, #128	; 0x80
 8000650:	03f6      	lsls	r6, r6, #15
 8000652:	431e      	orrs	r6, r3
 8000654:	0276      	lsls	r6, r6, #9
 8000656:	20ff      	movs	r0, #255	; 0xff
 8000658:	0a76      	lsrs	r6, r6, #9
 800065a:	e7ac      	b.n	80005b6 <__aeabi_fadd+0x10e>
 800065c:	2a00      	cmp	r2, #0
 800065e:	d0d6      	beq.n	800060e <__aeabi_fadd+0x166>
 8000660:	1b42      	subs	r2, r0, r5
 8000662:	2d00      	cmp	r5, #0
 8000664:	d05c      	beq.n	8000720 <__aeabi_fadd+0x278>
 8000666:	28ff      	cmp	r0, #255	; 0xff
 8000668:	d0ee      	beq.n	8000648 <__aeabi_fadd+0x1a0>
 800066a:	2380      	movs	r3, #128	; 0x80
 800066c:	04db      	lsls	r3, r3, #19
 800066e:	431f      	orrs	r7, r3
 8000670:	2a1b      	cmp	r2, #27
 8000672:	dc00      	bgt.n	8000676 <__aeabi_fadd+0x1ce>
 8000674:	e082      	b.n	800077c <__aeabi_fadd+0x2d4>
 8000676:	2301      	movs	r3, #1
 8000678:	464d      	mov	r5, r9
 800067a:	4463      	add	r3, ip
 800067c:	e763      	b.n	8000546 <__aeabi_fadd+0x9e>
 800067e:	2220      	movs	r2, #32
 8000680:	1b40      	subs	r0, r0, r5
 8000682:	3001      	adds	r0, #1
 8000684:	1a12      	subs	r2, r2, r0
 8000686:	0019      	movs	r1, r3
 8000688:	4093      	lsls	r3, r2
 800068a:	40c1      	lsrs	r1, r0
 800068c:	1e5a      	subs	r2, r3, #1
 800068e:	4193      	sbcs	r3, r2
 8000690:	2500      	movs	r5, #0
 8000692:	430b      	orrs	r3, r1
 8000694:	e780      	b.n	8000598 <__aeabi_fadd+0xf0>
 8000696:	2320      	movs	r3, #32
 8000698:	4661      	mov	r1, ip
 800069a:	1a1b      	subs	r3, r3, r0
 800069c:	4099      	lsls	r1, r3
 800069e:	4662      	mov	r2, ip
 80006a0:	000b      	movs	r3, r1
 80006a2:	40c2      	lsrs	r2, r0
 80006a4:	1e59      	subs	r1, r3, #1
 80006a6:	418b      	sbcs	r3, r1
 80006a8:	4313      	orrs	r3, r2
 80006aa:	e764      	b.n	8000576 <__aeabi_fadd+0xce>
 80006ac:	000c      	movs	r4, r1
 80006ae:	4643      	mov	r3, r8
 80006b0:	0015      	movs	r5, r2
 80006b2:	e7b8      	b.n	8000626 <__aeabi_fadd+0x17e>
 80006b4:	4663      	mov	r3, ip
 80006b6:	1afe      	subs	r6, r7, r3
 80006b8:	0173      	lsls	r3, r6, #5
 80006ba:	d445      	bmi.n	8000748 <__aeabi_fadd+0x2a0>
 80006bc:	2e00      	cmp	r6, #0
 80006be:	d000      	beq.n	80006c2 <__aeabi_fadd+0x21a>
 80006c0:	e75e      	b.n	8000580 <__aeabi_fadd+0xd8>
 80006c2:	2400      	movs	r4, #0
 80006c4:	2000      	movs	r0, #0
 80006c6:	2600      	movs	r6, #0
 80006c8:	e775      	b.n	80005b6 <__aeabi_fadd+0x10e>
 80006ca:	2bff      	cmp	r3, #255	; 0xff
 80006cc:	d0bb      	beq.n	8000646 <__aeabi_fadd+0x19e>
 80006ce:	2380      	movs	r3, #128	; 0x80
 80006d0:	04db      	lsls	r3, r3, #19
 80006d2:	431f      	orrs	r7, r3
 80006d4:	2a1b      	cmp	r2, #27
 80006d6:	dd47      	ble.n	8000768 <__aeabi_fadd+0x2c0>
 80006d8:	2301      	movs	r3, #1
 80006da:	4662      	mov	r2, ip
 80006dc:	000c      	movs	r4, r1
 80006de:	464d      	mov	r5, r9
 80006e0:	1ad3      	subs	r3, r2, r3
 80006e2:	e749      	b.n	8000578 <__aeabi_fadd+0xd0>
 80006e4:	0005      	movs	r5, r0
 80006e6:	e79e      	b.n	8000626 <__aeabi_fadd+0x17e>
 80006e8:	4661      	mov	r1, ip
 80006ea:	2320      	movs	r3, #32
 80006ec:	40d1      	lsrs	r1, r2
 80006ee:	1a9b      	subs	r3, r3, r2
 80006f0:	4662      	mov	r2, ip
 80006f2:	409a      	lsls	r2, r3
 80006f4:	0013      	movs	r3, r2
 80006f6:	1e5a      	subs	r2, r3, #1
 80006f8:	4193      	sbcs	r3, r2
 80006fa:	430b      	orrs	r3, r1
 80006fc:	e722      	b.n	8000544 <__aeabi_fadd+0x9c>
 80006fe:	2d00      	cmp	r5, #0
 8000700:	d146      	bne.n	8000790 <__aeabi_fadd+0x2e8>
 8000702:	2f00      	cmp	r7, #0
 8000704:	d062      	beq.n	80007cc <__aeabi_fadd+0x324>
 8000706:	4663      	mov	r3, ip
 8000708:	2000      	movs	r0, #0
 800070a:	2b00      	cmp	r3, #0
 800070c:	d100      	bne.n	8000710 <__aeabi_fadd+0x268>
 800070e:	e752      	b.n	80005b6 <__aeabi_fadd+0x10e>
 8000710:	003b      	movs	r3, r7
 8000712:	4463      	add	r3, ip
 8000714:	015a      	lsls	r2, r3, #5
 8000716:	d583      	bpl.n	8000620 <__aeabi_fadd+0x178>
 8000718:	4a32      	ldr	r2, [pc, #200]	; (80007e4 <__aeabi_fadd+0x33c>)
 800071a:	3501      	adds	r5, #1
 800071c:	4013      	ands	r3, r2
 800071e:	e77f      	b.n	8000620 <__aeabi_fadd+0x178>
 8000720:	2f00      	cmp	r7, #0
 8000722:	d0c4      	beq.n	80006ae <__aeabi_fadd+0x206>
 8000724:	1e53      	subs	r3, r2, #1
 8000726:	2a01      	cmp	r2, #1
 8000728:	d012      	beq.n	8000750 <__aeabi_fadd+0x2a8>
 800072a:	2aff      	cmp	r2, #255	; 0xff
 800072c:	d08c      	beq.n	8000648 <__aeabi_fadd+0x1a0>
 800072e:	001a      	movs	r2, r3
 8000730:	e79e      	b.n	8000670 <__aeabi_fadd+0x1c8>
 8000732:	2f00      	cmp	r7, #0
 8000734:	d000      	beq.n	8000738 <__aeabi_fadd+0x290>
 8000736:	e77c      	b.n	8000632 <__aeabi_fadd+0x18a>
 8000738:	4663      	mov	r3, ip
 800073a:	2b00      	cmp	r3, #0
 800073c:	d183      	bne.n	8000646 <__aeabi_fadd+0x19e>
 800073e:	2680      	movs	r6, #128	; 0x80
 8000740:	2400      	movs	r4, #0
 8000742:	20ff      	movs	r0, #255	; 0xff
 8000744:	03f6      	lsls	r6, r6, #15
 8000746:	e736      	b.n	80005b6 <__aeabi_fadd+0x10e>
 8000748:	4663      	mov	r3, ip
 800074a:	000c      	movs	r4, r1
 800074c:	1bde      	subs	r6, r3, r7
 800074e:	e717      	b.n	8000580 <__aeabi_fadd+0xd8>
 8000750:	003b      	movs	r3, r7
 8000752:	4463      	add	r3, ip
 8000754:	2501      	movs	r5, #1
 8000756:	015a      	lsls	r2, r3, #5
 8000758:	d400      	bmi.n	800075c <__aeabi_fadd+0x2b4>
 800075a:	e761      	b.n	8000620 <__aeabi_fadd+0x178>
 800075c:	2502      	movs	r5, #2
 800075e:	e6f7      	b.n	8000550 <__aeabi_fadd+0xa8>
 8000760:	4663      	mov	r3, ip
 8000762:	2501      	movs	r5, #1
 8000764:	1afb      	subs	r3, r7, r3
 8000766:	e707      	b.n	8000578 <__aeabi_fadd+0xd0>
 8000768:	2320      	movs	r3, #32
 800076a:	1a9b      	subs	r3, r3, r2
 800076c:	0038      	movs	r0, r7
 800076e:	409f      	lsls	r7, r3
 8000770:	003b      	movs	r3, r7
 8000772:	40d0      	lsrs	r0, r2
 8000774:	1e5a      	subs	r2, r3, #1
 8000776:	4193      	sbcs	r3, r2
 8000778:	4303      	orrs	r3, r0
 800077a:	e7ae      	b.n	80006da <__aeabi_fadd+0x232>
 800077c:	2320      	movs	r3, #32
 800077e:	1a9b      	subs	r3, r3, r2
 8000780:	0039      	movs	r1, r7
 8000782:	409f      	lsls	r7, r3
 8000784:	003b      	movs	r3, r7
 8000786:	40d1      	lsrs	r1, r2
 8000788:	1e5a      	subs	r2, r3, #1
 800078a:	4193      	sbcs	r3, r2
 800078c:	430b      	orrs	r3, r1
 800078e:	e773      	b.n	8000678 <__aeabi_fadd+0x1d0>
 8000790:	2f00      	cmp	r7, #0
 8000792:	d100      	bne.n	8000796 <__aeabi_fadd+0x2ee>
 8000794:	e758      	b.n	8000648 <__aeabi_fadd+0x1a0>
 8000796:	4662      	mov	r2, ip
 8000798:	2a00      	cmp	r2, #0
 800079a:	d100      	bne.n	800079e <__aeabi_fadd+0x2f6>
 800079c:	e755      	b.n	800064a <__aeabi_fadd+0x1a2>
 800079e:	2280      	movs	r2, #128	; 0x80
 80007a0:	03d2      	lsls	r2, r2, #15
 80007a2:	4213      	tst	r3, r2
 80007a4:	d100      	bne.n	80007a8 <__aeabi_fadd+0x300>
 80007a6:	e750      	b.n	800064a <__aeabi_fadd+0x1a2>
 80007a8:	4641      	mov	r1, r8
 80007aa:	4211      	tst	r1, r2
 80007ac:	d000      	beq.n	80007b0 <__aeabi_fadd+0x308>
 80007ae:	e74c      	b.n	800064a <__aeabi_fadd+0x1a2>
 80007b0:	4643      	mov	r3, r8
 80007b2:	e74a      	b.n	800064a <__aeabi_fadd+0x1a2>
 80007b4:	4663      	mov	r3, ip
 80007b6:	2b00      	cmp	r3, #0
 80007b8:	d083      	beq.n	80006c2 <__aeabi_fadd+0x21a>
 80007ba:	000c      	movs	r4, r1
 80007bc:	4646      	mov	r6, r8
 80007be:	2000      	movs	r0, #0
 80007c0:	e6f9      	b.n	80005b6 <__aeabi_fadd+0x10e>
 80007c2:	4663      	mov	r3, ip
 80007c4:	000c      	movs	r4, r1
 80007c6:	1bdb      	subs	r3, r3, r7
 80007c8:	3501      	adds	r5, #1
 80007ca:	e6d5      	b.n	8000578 <__aeabi_fadd+0xd0>
 80007cc:	4646      	mov	r6, r8
 80007ce:	2000      	movs	r0, #0
 80007d0:	e6f1      	b.n	80005b6 <__aeabi_fadd+0x10e>
 80007d2:	2b00      	cmp	r3, #0
 80007d4:	d000      	beq.n	80007d8 <__aeabi_fadd+0x330>
 80007d6:	e723      	b.n	8000620 <__aeabi_fadd+0x178>
 80007d8:	2400      	movs	r4, #0
 80007da:	2600      	movs	r6, #0
 80007dc:	e6eb      	b.n	80005b6 <__aeabi_fadd+0x10e>
 80007de:	46c0      	nop			; (mov r8, r8)
 80007e0:	7dffffff 	.word	0x7dffffff
 80007e4:	fbffffff 	.word	0xfbffffff

080007e8 <__aeabi_fmul>:
 80007e8:	0243      	lsls	r3, r0, #9
 80007ea:	0a5b      	lsrs	r3, r3, #9
 80007ec:	b5f0      	push	{r4, r5, r6, r7, lr}
 80007ee:	464f      	mov	r7, r9
 80007f0:	4646      	mov	r6, r8
 80007f2:	4699      	mov	r9, r3
 80007f4:	46d6      	mov	lr, sl
 80007f6:	0fc3      	lsrs	r3, r0, #31
 80007f8:	0045      	lsls	r5, r0, #1
 80007fa:	4698      	mov	r8, r3
 80007fc:	b5c0      	push	{r6, r7, lr}
 80007fe:	464b      	mov	r3, r9
 8000800:	1c0f      	adds	r7, r1, #0
 8000802:	0e2d      	lsrs	r5, r5, #24
 8000804:	d100      	bne.n	8000808 <__aeabi_fmul+0x20>
 8000806:	e0cb      	b.n	80009a0 <__aeabi_fmul+0x1b8>
 8000808:	2dff      	cmp	r5, #255	; 0xff
 800080a:	d100      	bne.n	800080e <__aeabi_fmul+0x26>
 800080c:	e0cf      	b.n	80009ae <__aeabi_fmul+0x1c6>
 800080e:	2280      	movs	r2, #128	; 0x80
 8000810:	00db      	lsls	r3, r3, #3
 8000812:	04d2      	lsls	r2, r2, #19
 8000814:	431a      	orrs	r2, r3
 8000816:	2300      	movs	r3, #0
 8000818:	4691      	mov	r9, r2
 800081a:	2600      	movs	r6, #0
 800081c:	469a      	mov	sl, r3
 800081e:	3d7f      	subs	r5, #127	; 0x7f
 8000820:	027c      	lsls	r4, r7, #9
 8000822:	007b      	lsls	r3, r7, #1
 8000824:	0a64      	lsrs	r4, r4, #9
 8000826:	0e1b      	lsrs	r3, r3, #24
 8000828:	0fff      	lsrs	r7, r7, #31
 800082a:	2b00      	cmp	r3, #0
 800082c:	d100      	bne.n	8000830 <__aeabi_fmul+0x48>
 800082e:	e0a9      	b.n	8000984 <__aeabi_fmul+0x19c>
 8000830:	2bff      	cmp	r3, #255	; 0xff
 8000832:	d011      	beq.n	8000858 <__aeabi_fmul+0x70>
 8000834:	2280      	movs	r2, #128	; 0x80
 8000836:	00e4      	lsls	r4, r4, #3
 8000838:	04d2      	lsls	r2, r2, #19
 800083a:	4314      	orrs	r4, r2
 800083c:	4642      	mov	r2, r8
 800083e:	3b7f      	subs	r3, #127	; 0x7f
 8000840:	195b      	adds	r3, r3, r5
 8000842:	407a      	eors	r2, r7
 8000844:	2000      	movs	r0, #0
 8000846:	b2d2      	uxtb	r2, r2
 8000848:	1c5d      	adds	r5, r3, #1
 800084a:	2e0a      	cmp	r6, #10
 800084c:	dd13      	ble.n	8000876 <__aeabi_fmul+0x8e>
 800084e:	003a      	movs	r2, r7
 8000850:	2e0b      	cmp	r6, #11
 8000852:	d047      	beq.n	80008e4 <__aeabi_fmul+0xfc>
 8000854:	4647      	mov	r7, r8
 8000856:	e03f      	b.n	80008d8 <__aeabi_fmul+0xf0>
 8000858:	002b      	movs	r3, r5
 800085a:	33ff      	adds	r3, #255	; 0xff
 800085c:	2c00      	cmp	r4, #0
 800085e:	d11e      	bne.n	800089e <__aeabi_fmul+0xb6>
 8000860:	2202      	movs	r2, #2
 8000862:	4316      	orrs	r6, r2
 8000864:	4642      	mov	r2, r8
 8000866:	3501      	adds	r5, #1
 8000868:	407a      	eors	r2, r7
 800086a:	b2d2      	uxtb	r2, r2
 800086c:	35ff      	adds	r5, #255	; 0xff
 800086e:	2e0a      	cmp	r6, #10
 8000870:	dd00      	ble.n	8000874 <__aeabi_fmul+0x8c>
 8000872:	e0e4      	b.n	8000a3e <__aeabi_fmul+0x256>
 8000874:	2002      	movs	r0, #2
 8000876:	2e02      	cmp	r6, #2
 8000878:	dc1c      	bgt.n	80008b4 <__aeabi_fmul+0xcc>
 800087a:	3e01      	subs	r6, #1
 800087c:	2e01      	cmp	r6, #1
 800087e:	d842      	bhi.n	8000906 <__aeabi_fmul+0x11e>
 8000880:	2802      	cmp	r0, #2
 8000882:	d03d      	beq.n	8000900 <__aeabi_fmul+0x118>
 8000884:	2801      	cmp	r0, #1
 8000886:	d166      	bne.n	8000956 <__aeabi_fmul+0x16e>
 8000888:	2000      	movs	r0, #0
 800088a:	2100      	movs	r1, #0
 800088c:	05c0      	lsls	r0, r0, #23
 800088e:	4308      	orrs	r0, r1
 8000890:	07d2      	lsls	r2, r2, #31
 8000892:	4310      	orrs	r0, r2
 8000894:	bce0      	pop	{r5, r6, r7}
 8000896:	46ba      	mov	sl, r7
 8000898:	46b1      	mov	r9, r6
 800089a:	46a8      	mov	r8, r5
 800089c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800089e:	2203      	movs	r2, #3
 80008a0:	4316      	orrs	r6, r2
 80008a2:	4642      	mov	r2, r8
 80008a4:	3501      	adds	r5, #1
 80008a6:	407a      	eors	r2, r7
 80008a8:	b2d2      	uxtb	r2, r2
 80008aa:	35ff      	adds	r5, #255	; 0xff
 80008ac:	2e0a      	cmp	r6, #10
 80008ae:	dd00      	ble.n	80008b2 <__aeabi_fmul+0xca>
 80008b0:	e0e4      	b.n	8000a7c <__aeabi_fmul+0x294>
 80008b2:	2003      	movs	r0, #3
 80008b4:	2101      	movs	r1, #1
 80008b6:	40b1      	lsls	r1, r6
 80008b8:	26a6      	movs	r6, #166	; 0xa6
 80008ba:	00f6      	lsls	r6, r6, #3
 80008bc:	4231      	tst	r1, r6
 80008be:	d10a      	bne.n	80008d6 <__aeabi_fmul+0xee>
 80008c0:	2690      	movs	r6, #144	; 0x90
 80008c2:	00b6      	lsls	r6, r6, #2
 80008c4:	4231      	tst	r1, r6
 80008c6:	d116      	bne.n	80008f6 <__aeabi_fmul+0x10e>
 80008c8:	3eb9      	subs	r6, #185	; 0xb9
 80008ca:	3eff      	subs	r6, #255	; 0xff
 80008cc:	420e      	tst	r6, r1
 80008ce:	d01a      	beq.n	8000906 <__aeabi_fmul+0x11e>
 80008d0:	46a1      	mov	r9, r4
 80008d2:	4682      	mov	sl, r0
 80008d4:	e000      	b.n	80008d8 <__aeabi_fmul+0xf0>
 80008d6:	0017      	movs	r7, r2
 80008d8:	4653      	mov	r3, sl
 80008da:	003a      	movs	r2, r7
 80008dc:	2b02      	cmp	r3, #2
 80008de:	d00f      	beq.n	8000900 <__aeabi_fmul+0x118>
 80008e0:	464c      	mov	r4, r9
 80008e2:	4650      	mov	r0, sl
 80008e4:	2803      	cmp	r0, #3
 80008e6:	d1cd      	bne.n	8000884 <__aeabi_fmul+0x9c>
 80008e8:	2180      	movs	r1, #128	; 0x80
 80008ea:	03c9      	lsls	r1, r1, #15
 80008ec:	4321      	orrs	r1, r4
 80008ee:	0249      	lsls	r1, r1, #9
 80008f0:	20ff      	movs	r0, #255	; 0xff
 80008f2:	0a49      	lsrs	r1, r1, #9
 80008f4:	e7ca      	b.n	800088c <__aeabi_fmul+0xa4>
 80008f6:	2180      	movs	r1, #128	; 0x80
 80008f8:	2200      	movs	r2, #0
 80008fa:	20ff      	movs	r0, #255	; 0xff
 80008fc:	03c9      	lsls	r1, r1, #15
 80008fe:	e7c5      	b.n	800088c <__aeabi_fmul+0xa4>
 8000900:	20ff      	movs	r0, #255	; 0xff
 8000902:	2100      	movs	r1, #0
 8000904:	e7c2      	b.n	800088c <__aeabi_fmul+0xa4>
 8000906:	0c20      	lsrs	r0, r4, #16
 8000908:	4649      	mov	r1, r9
 800090a:	0424      	lsls	r4, r4, #16
 800090c:	0c24      	lsrs	r4, r4, #16
 800090e:	0027      	movs	r7, r4
 8000910:	0c0e      	lsrs	r6, r1, #16
 8000912:	0409      	lsls	r1, r1, #16
 8000914:	0c09      	lsrs	r1, r1, #16
 8000916:	4374      	muls	r4, r6
 8000918:	434f      	muls	r7, r1
 800091a:	4346      	muls	r6, r0
 800091c:	4348      	muls	r0, r1
 800091e:	0c39      	lsrs	r1, r7, #16
 8000920:	1900      	adds	r0, r0, r4
 8000922:	1809      	adds	r1, r1, r0
 8000924:	428c      	cmp	r4, r1
 8000926:	d903      	bls.n	8000930 <__aeabi_fmul+0x148>
 8000928:	2080      	movs	r0, #128	; 0x80
 800092a:	0240      	lsls	r0, r0, #9
 800092c:	4684      	mov	ip, r0
 800092e:	4466      	add	r6, ip
 8000930:	043f      	lsls	r7, r7, #16
 8000932:	0408      	lsls	r0, r1, #16
 8000934:	0c3f      	lsrs	r7, r7, #16
 8000936:	19c0      	adds	r0, r0, r7
 8000938:	0184      	lsls	r4, r0, #6
 800093a:	1e67      	subs	r7, r4, #1
 800093c:	41bc      	sbcs	r4, r7
 800093e:	0c09      	lsrs	r1, r1, #16
 8000940:	0e80      	lsrs	r0, r0, #26
 8000942:	1989      	adds	r1, r1, r6
 8000944:	4304      	orrs	r4, r0
 8000946:	0189      	lsls	r1, r1, #6
 8000948:	430c      	orrs	r4, r1
 800094a:	0109      	lsls	r1, r1, #4
 800094c:	d571      	bpl.n	8000a32 <__aeabi_fmul+0x24a>
 800094e:	2301      	movs	r3, #1
 8000950:	0861      	lsrs	r1, r4, #1
 8000952:	401c      	ands	r4, r3
 8000954:	430c      	orrs	r4, r1
 8000956:	002b      	movs	r3, r5
 8000958:	337f      	adds	r3, #127	; 0x7f
 800095a:	2b00      	cmp	r3, #0
 800095c:	dd51      	ble.n	8000a02 <__aeabi_fmul+0x21a>
 800095e:	0761      	lsls	r1, r4, #29
 8000960:	d004      	beq.n	800096c <__aeabi_fmul+0x184>
 8000962:	210f      	movs	r1, #15
 8000964:	4021      	ands	r1, r4
 8000966:	2904      	cmp	r1, #4
 8000968:	d000      	beq.n	800096c <__aeabi_fmul+0x184>
 800096a:	3404      	adds	r4, #4
 800096c:	0121      	lsls	r1, r4, #4
 800096e:	d503      	bpl.n	8000978 <__aeabi_fmul+0x190>
 8000970:	4b43      	ldr	r3, [pc, #268]	; (8000a80 <__aeabi_fmul+0x298>)
 8000972:	401c      	ands	r4, r3
 8000974:	002b      	movs	r3, r5
 8000976:	3380      	adds	r3, #128	; 0x80
 8000978:	2bfe      	cmp	r3, #254	; 0xfe
 800097a:	dcc1      	bgt.n	8000900 <__aeabi_fmul+0x118>
 800097c:	01a1      	lsls	r1, r4, #6
 800097e:	0a49      	lsrs	r1, r1, #9
 8000980:	b2d8      	uxtb	r0, r3
 8000982:	e783      	b.n	800088c <__aeabi_fmul+0xa4>
 8000984:	2c00      	cmp	r4, #0
 8000986:	d12c      	bne.n	80009e2 <__aeabi_fmul+0x1fa>
 8000988:	2301      	movs	r3, #1
 800098a:	4642      	mov	r2, r8
 800098c:	431e      	orrs	r6, r3
 800098e:	002b      	movs	r3, r5
 8000990:	407a      	eors	r2, r7
 8000992:	2001      	movs	r0, #1
 8000994:	b2d2      	uxtb	r2, r2
 8000996:	1c5d      	adds	r5, r3, #1
 8000998:	2e0a      	cmp	r6, #10
 800099a:	dd00      	ble.n	800099e <__aeabi_fmul+0x1b6>
 800099c:	e757      	b.n	800084e <__aeabi_fmul+0x66>
 800099e:	e76a      	b.n	8000876 <__aeabi_fmul+0x8e>
 80009a0:	2b00      	cmp	r3, #0
 80009a2:	d110      	bne.n	80009c6 <__aeabi_fmul+0x1de>
 80009a4:	2301      	movs	r3, #1
 80009a6:	2604      	movs	r6, #4
 80009a8:	2500      	movs	r5, #0
 80009aa:	469a      	mov	sl, r3
 80009ac:	e738      	b.n	8000820 <__aeabi_fmul+0x38>
 80009ae:	2b00      	cmp	r3, #0
 80009b0:	d104      	bne.n	80009bc <__aeabi_fmul+0x1d4>
 80009b2:	2302      	movs	r3, #2
 80009b4:	2608      	movs	r6, #8
 80009b6:	25ff      	movs	r5, #255	; 0xff
 80009b8:	469a      	mov	sl, r3
 80009ba:	e731      	b.n	8000820 <__aeabi_fmul+0x38>
 80009bc:	2303      	movs	r3, #3
 80009be:	260c      	movs	r6, #12
 80009c0:	25ff      	movs	r5, #255	; 0xff
 80009c2:	469a      	mov	sl, r3
 80009c4:	e72c      	b.n	8000820 <__aeabi_fmul+0x38>
 80009c6:	4648      	mov	r0, r9
 80009c8:	f002 f880 	bl	8002acc <__clzsi2>
 80009cc:	464a      	mov	r2, r9
 80009ce:	1f43      	subs	r3, r0, #5
 80009d0:	2576      	movs	r5, #118	; 0x76
 80009d2:	409a      	lsls	r2, r3
 80009d4:	2300      	movs	r3, #0
 80009d6:	426d      	negs	r5, r5
 80009d8:	4691      	mov	r9, r2
 80009da:	2600      	movs	r6, #0
 80009dc:	469a      	mov	sl, r3
 80009de:	1a2d      	subs	r5, r5, r0
 80009e0:	e71e      	b.n	8000820 <__aeabi_fmul+0x38>
 80009e2:	0020      	movs	r0, r4
 80009e4:	f002 f872 	bl	8002acc <__clzsi2>
 80009e8:	4642      	mov	r2, r8
 80009ea:	1f43      	subs	r3, r0, #5
 80009ec:	409c      	lsls	r4, r3
 80009ee:	1a2b      	subs	r3, r5, r0
 80009f0:	3b76      	subs	r3, #118	; 0x76
 80009f2:	407a      	eors	r2, r7
 80009f4:	2000      	movs	r0, #0
 80009f6:	b2d2      	uxtb	r2, r2
 80009f8:	1c5d      	adds	r5, r3, #1
 80009fa:	2e0a      	cmp	r6, #10
 80009fc:	dd00      	ble.n	8000a00 <__aeabi_fmul+0x218>
 80009fe:	e726      	b.n	800084e <__aeabi_fmul+0x66>
 8000a00:	e739      	b.n	8000876 <__aeabi_fmul+0x8e>
 8000a02:	2101      	movs	r1, #1
 8000a04:	1acb      	subs	r3, r1, r3
 8000a06:	2b1b      	cmp	r3, #27
 8000a08:	dd00      	ble.n	8000a0c <__aeabi_fmul+0x224>
 8000a0a:	e73d      	b.n	8000888 <__aeabi_fmul+0xa0>
 8000a0c:	359e      	adds	r5, #158	; 0x9e
 8000a0e:	0021      	movs	r1, r4
 8000a10:	40ac      	lsls	r4, r5
 8000a12:	40d9      	lsrs	r1, r3
 8000a14:	1e63      	subs	r3, r4, #1
 8000a16:	419c      	sbcs	r4, r3
 8000a18:	4321      	orrs	r1, r4
 8000a1a:	074b      	lsls	r3, r1, #29
 8000a1c:	d004      	beq.n	8000a28 <__aeabi_fmul+0x240>
 8000a1e:	230f      	movs	r3, #15
 8000a20:	400b      	ands	r3, r1
 8000a22:	2b04      	cmp	r3, #4
 8000a24:	d000      	beq.n	8000a28 <__aeabi_fmul+0x240>
 8000a26:	3104      	adds	r1, #4
 8000a28:	014b      	lsls	r3, r1, #5
 8000a2a:	d504      	bpl.n	8000a36 <__aeabi_fmul+0x24e>
 8000a2c:	2001      	movs	r0, #1
 8000a2e:	2100      	movs	r1, #0
 8000a30:	e72c      	b.n	800088c <__aeabi_fmul+0xa4>
 8000a32:	001d      	movs	r5, r3
 8000a34:	e78f      	b.n	8000956 <__aeabi_fmul+0x16e>
 8000a36:	0189      	lsls	r1, r1, #6
 8000a38:	2000      	movs	r0, #0
 8000a3a:	0a49      	lsrs	r1, r1, #9
 8000a3c:	e726      	b.n	800088c <__aeabi_fmul+0xa4>
 8000a3e:	2302      	movs	r3, #2
 8000a40:	2e0f      	cmp	r6, #15
 8000a42:	d10c      	bne.n	8000a5e <__aeabi_fmul+0x276>
 8000a44:	2180      	movs	r1, #128	; 0x80
 8000a46:	464b      	mov	r3, r9
 8000a48:	03c9      	lsls	r1, r1, #15
 8000a4a:	420b      	tst	r3, r1
 8000a4c:	d00d      	beq.n	8000a6a <__aeabi_fmul+0x282>
 8000a4e:	420c      	tst	r4, r1
 8000a50:	d10b      	bne.n	8000a6a <__aeabi_fmul+0x282>
 8000a52:	4321      	orrs	r1, r4
 8000a54:	0249      	lsls	r1, r1, #9
 8000a56:	003a      	movs	r2, r7
 8000a58:	20ff      	movs	r0, #255	; 0xff
 8000a5a:	0a49      	lsrs	r1, r1, #9
 8000a5c:	e716      	b.n	800088c <__aeabi_fmul+0xa4>
 8000a5e:	2e0b      	cmp	r6, #11
 8000a60:	d000      	beq.n	8000a64 <__aeabi_fmul+0x27c>
 8000a62:	e6f7      	b.n	8000854 <__aeabi_fmul+0x6c>
 8000a64:	46a1      	mov	r9, r4
 8000a66:	469a      	mov	sl, r3
 8000a68:	e736      	b.n	80008d8 <__aeabi_fmul+0xf0>
 8000a6a:	2180      	movs	r1, #128	; 0x80
 8000a6c:	464b      	mov	r3, r9
 8000a6e:	03c9      	lsls	r1, r1, #15
 8000a70:	4319      	orrs	r1, r3
 8000a72:	0249      	lsls	r1, r1, #9
 8000a74:	4642      	mov	r2, r8
 8000a76:	20ff      	movs	r0, #255	; 0xff
 8000a78:	0a49      	lsrs	r1, r1, #9
 8000a7a:	e707      	b.n	800088c <__aeabi_fmul+0xa4>
 8000a7c:	2303      	movs	r3, #3
 8000a7e:	e7df      	b.n	8000a40 <__aeabi_fmul+0x258>
 8000a80:	f7ffffff 	.word	0xf7ffffff

08000a84 <__aeabi_fsub>:
 8000a84:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000a86:	46c6      	mov	lr, r8
 8000a88:	0243      	lsls	r3, r0, #9
 8000a8a:	0a5b      	lsrs	r3, r3, #9
 8000a8c:	0045      	lsls	r5, r0, #1
 8000a8e:	00da      	lsls	r2, r3, #3
 8000a90:	0fc4      	lsrs	r4, r0, #31
 8000a92:	0248      	lsls	r0, r1, #9
 8000a94:	004f      	lsls	r7, r1, #1
 8000a96:	4694      	mov	ip, r2
 8000a98:	0a42      	lsrs	r2, r0, #9
 8000a9a:	001e      	movs	r6, r3
 8000a9c:	4690      	mov	r8, r2
 8000a9e:	b500      	push	{lr}
 8000aa0:	0e2d      	lsrs	r5, r5, #24
 8000aa2:	0e3f      	lsrs	r7, r7, #24
 8000aa4:	0fc9      	lsrs	r1, r1, #31
 8000aa6:	0980      	lsrs	r0, r0, #6
 8000aa8:	2fff      	cmp	r7, #255	; 0xff
 8000aaa:	d059      	beq.n	8000b60 <__aeabi_fsub+0xdc>
 8000aac:	2201      	movs	r2, #1
 8000aae:	4051      	eors	r1, r2
 8000ab0:	428c      	cmp	r4, r1
 8000ab2:	d039      	beq.n	8000b28 <__aeabi_fsub+0xa4>
 8000ab4:	1bea      	subs	r2, r5, r7
 8000ab6:	2a00      	cmp	r2, #0
 8000ab8:	dd58      	ble.n	8000b6c <__aeabi_fsub+0xe8>
 8000aba:	2f00      	cmp	r7, #0
 8000abc:	d068      	beq.n	8000b90 <__aeabi_fsub+0x10c>
 8000abe:	2dff      	cmp	r5, #255	; 0xff
 8000ac0:	d100      	bne.n	8000ac4 <__aeabi_fsub+0x40>
 8000ac2:	e0d1      	b.n	8000c68 <__aeabi_fsub+0x1e4>
 8000ac4:	2380      	movs	r3, #128	; 0x80
 8000ac6:	04db      	lsls	r3, r3, #19
 8000ac8:	4318      	orrs	r0, r3
 8000aca:	2a1b      	cmp	r2, #27
 8000acc:	dc00      	bgt.n	8000ad0 <__aeabi_fsub+0x4c>
 8000ace:	e0e3      	b.n	8000c98 <__aeabi_fsub+0x214>
 8000ad0:	2301      	movs	r3, #1
 8000ad2:	4662      	mov	r2, ip
 8000ad4:	1ad3      	subs	r3, r2, r3
 8000ad6:	015a      	lsls	r2, r3, #5
 8000ad8:	d400      	bmi.n	8000adc <__aeabi_fsub+0x58>
 8000ada:	e0ac      	b.n	8000c36 <__aeabi_fsub+0x1b2>
 8000adc:	019b      	lsls	r3, r3, #6
 8000ade:	099e      	lsrs	r6, r3, #6
 8000ae0:	0030      	movs	r0, r6
 8000ae2:	f001 fff3 	bl	8002acc <__clzsi2>
 8000ae6:	0033      	movs	r3, r6
 8000ae8:	3805      	subs	r0, #5
 8000aea:	4083      	lsls	r3, r0
 8000aec:	4285      	cmp	r5, r0
 8000aee:	dc00      	bgt.n	8000af2 <__aeabi_fsub+0x6e>
 8000af0:	e0c6      	b.n	8000c80 <__aeabi_fsub+0x1fc>
 8000af2:	4ab2      	ldr	r2, [pc, #712]	; (8000dbc <__aeabi_fsub+0x338>)
 8000af4:	1a2d      	subs	r5, r5, r0
 8000af6:	4013      	ands	r3, r2
 8000af8:	075a      	lsls	r2, r3, #29
 8000afa:	d004      	beq.n	8000b06 <__aeabi_fsub+0x82>
 8000afc:	220f      	movs	r2, #15
 8000afe:	401a      	ands	r2, r3
 8000b00:	2a04      	cmp	r2, #4
 8000b02:	d000      	beq.n	8000b06 <__aeabi_fsub+0x82>
 8000b04:	3304      	adds	r3, #4
 8000b06:	015a      	lsls	r2, r3, #5
 8000b08:	d400      	bmi.n	8000b0c <__aeabi_fsub+0x88>
 8000b0a:	e097      	b.n	8000c3c <__aeabi_fsub+0x1b8>
 8000b0c:	1c6a      	adds	r2, r5, #1
 8000b0e:	2dfe      	cmp	r5, #254	; 0xfe
 8000b10:	d100      	bne.n	8000b14 <__aeabi_fsub+0x90>
 8000b12:	e084      	b.n	8000c1e <__aeabi_fsub+0x19a>
 8000b14:	019b      	lsls	r3, r3, #6
 8000b16:	0a5e      	lsrs	r6, r3, #9
 8000b18:	b2d2      	uxtb	r2, r2
 8000b1a:	05d0      	lsls	r0, r2, #23
 8000b1c:	4330      	orrs	r0, r6
 8000b1e:	07e4      	lsls	r4, r4, #31
 8000b20:	4320      	orrs	r0, r4
 8000b22:	bc80      	pop	{r7}
 8000b24:	46b8      	mov	r8, r7
 8000b26:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000b28:	1bea      	subs	r2, r5, r7
 8000b2a:	2a00      	cmp	r2, #0
 8000b2c:	dd41      	ble.n	8000bb2 <__aeabi_fsub+0x12e>
 8000b2e:	2f00      	cmp	r7, #0
 8000b30:	d06b      	beq.n	8000c0a <__aeabi_fsub+0x186>
 8000b32:	2dff      	cmp	r5, #255	; 0xff
 8000b34:	d100      	bne.n	8000b38 <__aeabi_fsub+0xb4>
 8000b36:	e097      	b.n	8000c68 <__aeabi_fsub+0x1e4>
 8000b38:	2380      	movs	r3, #128	; 0x80
 8000b3a:	04db      	lsls	r3, r3, #19
 8000b3c:	4318      	orrs	r0, r3
 8000b3e:	2a1b      	cmp	r2, #27
 8000b40:	dc00      	bgt.n	8000b44 <__aeabi_fsub+0xc0>
 8000b42:	e0cc      	b.n	8000cde <__aeabi_fsub+0x25a>
 8000b44:	2301      	movs	r3, #1
 8000b46:	4463      	add	r3, ip
 8000b48:	015a      	lsls	r2, r3, #5
 8000b4a:	d574      	bpl.n	8000c36 <__aeabi_fsub+0x1b2>
 8000b4c:	3501      	adds	r5, #1
 8000b4e:	2dff      	cmp	r5, #255	; 0xff
 8000b50:	d065      	beq.n	8000c1e <__aeabi_fsub+0x19a>
 8000b52:	2201      	movs	r2, #1
 8000b54:	499a      	ldr	r1, [pc, #616]	; (8000dc0 <__aeabi_fsub+0x33c>)
 8000b56:	401a      	ands	r2, r3
 8000b58:	085b      	lsrs	r3, r3, #1
 8000b5a:	400b      	ands	r3, r1
 8000b5c:	4313      	orrs	r3, r2
 8000b5e:	e7cb      	b.n	8000af8 <__aeabi_fsub+0x74>
 8000b60:	2800      	cmp	r0, #0
 8000b62:	d01f      	beq.n	8000ba4 <__aeabi_fsub+0x120>
 8000b64:	428c      	cmp	r4, r1
 8000b66:	d022      	beq.n	8000bae <__aeabi_fsub+0x12a>
 8000b68:	002a      	movs	r2, r5
 8000b6a:	3aff      	subs	r2, #255	; 0xff
 8000b6c:	2a00      	cmp	r2, #0
 8000b6e:	d035      	beq.n	8000bdc <__aeabi_fsub+0x158>
 8000b70:	1b7a      	subs	r2, r7, r5
 8000b72:	2d00      	cmp	r5, #0
 8000b74:	d000      	beq.n	8000b78 <__aeabi_fsub+0xf4>
 8000b76:	e099      	b.n	8000cac <__aeabi_fsub+0x228>
 8000b78:	4663      	mov	r3, ip
 8000b7a:	2b00      	cmp	r3, #0
 8000b7c:	d100      	bne.n	8000b80 <__aeabi_fsub+0xfc>
 8000b7e:	e0dd      	b.n	8000d3c <__aeabi_fsub+0x2b8>
 8000b80:	1e53      	subs	r3, r2, #1
 8000b82:	2a01      	cmp	r2, #1
 8000b84:	d100      	bne.n	8000b88 <__aeabi_fsub+0x104>
 8000b86:	e105      	b.n	8000d94 <__aeabi_fsub+0x310>
 8000b88:	2aff      	cmp	r2, #255	; 0xff
 8000b8a:	d06b      	beq.n	8000c64 <__aeabi_fsub+0x1e0>
 8000b8c:	001a      	movs	r2, r3
 8000b8e:	e094      	b.n	8000cba <__aeabi_fsub+0x236>
 8000b90:	2800      	cmp	r0, #0
 8000b92:	d073      	beq.n	8000c7c <__aeabi_fsub+0x1f8>
 8000b94:	1e51      	subs	r1, r2, #1
 8000b96:	2a01      	cmp	r2, #1
 8000b98:	d100      	bne.n	8000b9c <__aeabi_fsub+0x118>
 8000b9a:	e0df      	b.n	8000d5c <__aeabi_fsub+0x2d8>
 8000b9c:	2aff      	cmp	r2, #255	; 0xff
 8000b9e:	d063      	beq.n	8000c68 <__aeabi_fsub+0x1e4>
 8000ba0:	000a      	movs	r2, r1
 8000ba2:	e792      	b.n	8000aca <__aeabi_fsub+0x46>
 8000ba4:	2201      	movs	r2, #1
 8000ba6:	4051      	eors	r1, r2
 8000ba8:	42a1      	cmp	r1, r4
 8000baa:	d000      	beq.n	8000bae <__aeabi_fsub+0x12a>
 8000bac:	e782      	b.n	8000ab4 <__aeabi_fsub+0x30>
 8000bae:	002a      	movs	r2, r5
 8000bb0:	3aff      	subs	r2, #255	; 0xff
 8000bb2:	2a00      	cmp	r2, #0
 8000bb4:	d036      	beq.n	8000c24 <__aeabi_fsub+0x1a0>
 8000bb6:	1b7a      	subs	r2, r7, r5
 8000bb8:	2d00      	cmp	r5, #0
 8000bba:	d100      	bne.n	8000bbe <__aeabi_fsub+0x13a>
 8000bbc:	e0aa      	b.n	8000d14 <__aeabi_fsub+0x290>
 8000bbe:	2fff      	cmp	r7, #255	; 0xff
 8000bc0:	d100      	bne.n	8000bc4 <__aeabi_fsub+0x140>
 8000bc2:	e0da      	b.n	8000d7a <__aeabi_fsub+0x2f6>
 8000bc4:	2380      	movs	r3, #128	; 0x80
 8000bc6:	4661      	mov	r1, ip
 8000bc8:	04db      	lsls	r3, r3, #19
 8000bca:	4319      	orrs	r1, r3
 8000bcc:	468c      	mov	ip, r1
 8000bce:	2a1b      	cmp	r2, #27
 8000bd0:	dc00      	bgt.n	8000bd4 <__aeabi_fsub+0x150>
 8000bd2:	e0d4      	b.n	8000d7e <__aeabi_fsub+0x2fa>
 8000bd4:	2301      	movs	r3, #1
 8000bd6:	003d      	movs	r5, r7
 8000bd8:	181b      	adds	r3, r3, r0
 8000bda:	e7b5      	b.n	8000b48 <__aeabi_fsub+0xc4>
 8000bdc:	27fe      	movs	r7, #254	; 0xfe
 8000bde:	1c6a      	adds	r2, r5, #1
 8000be0:	4217      	tst	r7, r2
 8000be2:	d171      	bne.n	8000cc8 <__aeabi_fsub+0x244>
 8000be4:	2d00      	cmp	r5, #0
 8000be6:	d000      	beq.n	8000bea <__aeabi_fsub+0x166>
 8000be8:	e09e      	b.n	8000d28 <__aeabi_fsub+0x2a4>
 8000bea:	4663      	mov	r3, ip
 8000bec:	2b00      	cmp	r3, #0
 8000bee:	d100      	bne.n	8000bf2 <__aeabi_fsub+0x16e>
 8000bf0:	e0d5      	b.n	8000d9e <__aeabi_fsub+0x31a>
 8000bf2:	2200      	movs	r2, #0
 8000bf4:	2800      	cmp	r0, #0
 8000bf6:	d100      	bne.n	8000bfa <__aeabi_fsub+0x176>
 8000bf8:	e78f      	b.n	8000b1a <__aeabi_fsub+0x96>
 8000bfa:	1a1b      	subs	r3, r3, r0
 8000bfc:	015e      	lsls	r6, r3, #5
 8000bfe:	d400      	bmi.n	8000c02 <__aeabi_fsub+0x17e>
 8000c00:	e0d6      	b.n	8000db0 <__aeabi_fsub+0x32c>
 8000c02:	4663      	mov	r3, ip
 8000c04:	000c      	movs	r4, r1
 8000c06:	1ac3      	subs	r3, r0, r3
 8000c08:	e776      	b.n	8000af8 <__aeabi_fsub+0x74>
 8000c0a:	2800      	cmp	r0, #0
 8000c0c:	d036      	beq.n	8000c7c <__aeabi_fsub+0x1f8>
 8000c0e:	1e51      	subs	r1, r2, #1
 8000c10:	2a01      	cmp	r2, #1
 8000c12:	d100      	bne.n	8000c16 <__aeabi_fsub+0x192>
 8000c14:	e09a      	b.n	8000d4c <__aeabi_fsub+0x2c8>
 8000c16:	2aff      	cmp	r2, #255	; 0xff
 8000c18:	d026      	beq.n	8000c68 <__aeabi_fsub+0x1e4>
 8000c1a:	000a      	movs	r2, r1
 8000c1c:	e78f      	b.n	8000b3e <__aeabi_fsub+0xba>
 8000c1e:	22ff      	movs	r2, #255	; 0xff
 8000c20:	2600      	movs	r6, #0
 8000c22:	e77a      	b.n	8000b1a <__aeabi_fsub+0x96>
 8000c24:	27fe      	movs	r7, #254	; 0xfe
 8000c26:	1c6a      	adds	r2, r5, #1
 8000c28:	4217      	tst	r7, r2
 8000c2a:	d062      	beq.n	8000cf2 <__aeabi_fsub+0x26e>
 8000c2c:	2aff      	cmp	r2, #255	; 0xff
 8000c2e:	d0f6      	beq.n	8000c1e <__aeabi_fsub+0x19a>
 8000c30:	0015      	movs	r5, r2
 8000c32:	4460      	add	r0, ip
 8000c34:	0843      	lsrs	r3, r0, #1
 8000c36:	075a      	lsls	r2, r3, #29
 8000c38:	d000      	beq.n	8000c3c <__aeabi_fsub+0x1b8>
 8000c3a:	e75f      	b.n	8000afc <__aeabi_fsub+0x78>
 8000c3c:	08db      	lsrs	r3, r3, #3
 8000c3e:	2dff      	cmp	r5, #255	; 0xff
 8000c40:	d012      	beq.n	8000c68 <__aeabi_fsub+0x1e4>
 8000c42:	025b      	lsls	r3, r3, #9
 8000c44:	0a5e      	lsrs	r6, r3, #9
 8000c46:	b2ea      	uxtb	r2, r5
 8000c48:	e767      	b.n	8000b1a <__aeabi_fsub+0x96>
 8000c4a:	4662      	mov	r2, ip
 8000c4c:	2a00      	cmp	r2, #0
 8000c4e:	d100      	bne.n	8000c52 <__aeabi_fsub+0x1ce>
 8000c50:	e093      	b.n	8000d7a <__aeabi_fsub+0x2f6>
 8000c52:	2800      	cmp	r0, #0
 8000c54:	d008      	beq.n	8000c68 <__aeabi_fsub+0x1e4>
 8000c56:	2280      	movs	r2, #128	; 0x80
 8000c58:	03d2      	lsls	r2, r2, #15
 8000c5a:	4213      	tst	r3, r2
 8000c5c:	d004      	beq.n	8000c68 <__aeabi_fsub+0x1e4>
 8000c5e:	4640      	mov	r0, r8
 8000c60:	4210      	tst	r0, r2
 8000c62:	d101      	bne.n	8000c68 <__aeabi_fsub+0x1e4>
 8000c64:	000c      	movs	r4, r1
 8000c66:	4643      	mov	r3, r8
 8000c68:	2b00      	cmp	r3, #0
 8000c6a:	d0d8      	beq.n	8000c1e <__aeabi_fsub+0x19a>
 8000c6c:	2680      	movs	r6, #128	; 0x80
 8000c6e:	03f6      	lsls	r6, r6, #15
 8000c70:	431e      	orrs	r6, r3
 8000c72:	0276      	lsls	r6, r6, #9
 8000c74:	22ff      	movs	r2, #255	; 0xff
 8000c76:	0a76      	lsrs	r6, r6, #9
 8000c78:	e74f      	b.n	8000b1a <__aeabi_fsub+0x96>
 8000c7a:	4643      	mov	r3, r8
 8000c7c:	0015      	movs	r5, r2
 8000c7e:	e7de      	b.n	8000c3e <__aeabi_fsub+0x1ba>
 8000c80:	2220      	movs	r2, #32
 8000c82:	1b40      	subs	r0, r0, r5
 8000c84:	3001      	adds	r0, #1
 8000c86:	1a12      	subs	r2, r2, r0
 8000c88:	0019      	movs	r1, r3
 8000c8a:	4093      	lsls	r3, r2
 8000c8c:	40c1      	lsrs	r1, r0
 8000c8e:	1e5a      	subs	r2, r3, #1
 8000c90:	4193      	sbcs	r3, r2
 8000c92:	2500      	movs	r5, #0
 8000c94:	430b      	orrs	r3, r1
 8000c96:	e72f      	b.n	8000af8 <__aeabi_fsub+0x74>
 8000c98:	2320      	movs	r3, #32
 8000c9a:	1a9b      	subs	r3, r3, r2
 8000c9c:	0001      	movs	r1, r0
 8000c9e:	4098      	lsls	r0, r3
 8000ca0:	0003      	movs	r3, r0
 8000ca2:	40d1      	lsrs	r1, r2
 8000ca4:	1e5a      	subs	r2, r3, #1
 8000ca6:	4193      	sbcs	r3, r2
 8000ca8:	430b      	orrs	r3, r1
 8000caa:	e712      	b.n	8000ad2 <__aeabi_fsub+0x4e>
 8000cac:	2fff      	cmp	r7, #255	; 0xff
 8000cae:	d0d9      	beq.n	8000c64 <__aeabi_fsub+0x1e0>
 8000cb0:	2380      	movs	r3, #128	; 0x80
 8000cb2:	4664      	mov	r4, ip
 8000cb4:	04db      	lsls	r3, r3, #19
 8000cb6:	431c      	orrs	r4, r3
 8000cb8:	46a4      	mov	ip, r4
 8000cba:	2a1b      	cmp	r2, #27
 8000cbc:	dd52      	ble.n	8000d64 <__aeabi_fsub+0x2e0>
 8000cbe:	2301      	movs	r3, #1
 8000cc0:	000c      	movs	r4, r1
 8000cc2:	003d      	movs	r5, r7
 8000cc4:	1ac3      	subs	r3, r0, r3
 8000cc6:	e706      	b.n	8000ad6 <__aeabi_fsub+0x52>
 8000cc8:	4663      	mov	r3, ip
 8000cca:	1a1e      	subs	r6, r3, r0
 8000ccc:	0173      	lsls	r3, r6, #5
 8000cce:	d439      	bmi.n	8000d44 <__aeabi_fsub+0x2c0>
 8000cd0:	2e00      	cmp	r6, #0
 8000cd2:	d000      	beq.n	8000cd6 <__aeabi_fsub+0x252>
 8000cd4:	e704      	b.n	8000ae0 <__aeabi_fsub+0x5c>
 8000cd6:	2400      	movs	r4, #0
 8000cd8:	2200      	movs	r2, #0
 8000cda:	2600      	movs	r6, #0
 8000cdc:	e71d      	b.n	8000b1a <__aeabi_fsub+0x96>
 8000cde:	2320      	movs	r3, #32
 8000ce0:	1a9b      	subs	r3, r3, r2
 8000ce2:	0001      	movs	r1, r0
 8000ce4:	4098      	lsls	r0, r3
 8000ce6:	0003      	movs	r3, r0
 8000ce8:	40d1      	lsrs	r1, r2
 8000cea:	1e5a      	subs	r2, r3, #1
 8000cec:	4193      	sbcs	r3, r2
 8000cee:	430b      	orrs	r3, r1
 8000cf0:	e729      	b.n	8000b46 <__aeabi_fsub+0xc2>
 8000cf2:	2d00      	cmp	r5, #0
 8000cf4:	d1a9      	bne.n	8000c4a <__aeabi_fsub+0x1c6>
 8000cf6:	4663      	mov	r3, ip
 8000cf8:	2b00      	cmp	r3, #0
 8000cfa:	d056      	beq.n	8000daa <__aeabi_fsub+0x326>
 8000cfc:	2200      	movs	r2, #0
 8000cfe:	2800      	cmp	r0, #0
 8000d00:	d100      	bne.n	8000d04 <__aeabi_fsub+0x280>
 8000d02:	e70a      	b.n	8000b1a <__aeabi_fsub+0x96>
 8000d04:	0003      	movs	r3, r0
 8000d06:	4463      	add	r3, ip
 8000d08:	015a      	lsls	r2, r3, #5
 8000d0a:	d594      	bpl.n	8000c36 <__aeabi_fsub+0x1b2>
 8000d0c:	4a2b      	ldr	r2, [pc, #172]	; (8000dbc <__aeabi_fsub+0x338>)
 8000d0e:	3501      	adds	r5, #1
 8000d10:	4013      	ands	r3, r2
 8000d12:	e790      	b.n	8000c36 <__aeabi_fsub+0x1b2>
 8000d14:	4663      	mov	r3, ip
 8000d16:	2b00      	cmp	r3, #0
 8000d18:	d0af      	beq.n	8000c7a <__aeabi_fsub+0x1f6>
 8000d1a:	1e53      	subs	r3, r2, #1
 8000d1c:	2a01      	cmp	r2, #1
 8000d1e:	d015      	beq.n	8000d4c <__aeabi_fsub+0x2c8>
 8000d20:	2aff      	cmp	r2, #255	; 0xff
 8000d22:	d02a      	beq.n	8000d7a <__aeabi_fsub+0x2f6>
 8000d24:	001a      	movs	r2, r3
 8000d26:	e752      	b.n	8000bce <__aeabi_fsub+0x14a>
 8000d28:	4662      	mov	r2, ip
 8000d2a:	2a00      	cmp	r2, #0
 8000d2c:	d191      	bne.n	8000c52 <__aeabi_fsub+0x1ce>
 8000d2e:	2800      	cmp	r0, #0
 8000d30:	d198      	bne.n	8000c64 <__aeabi_fsub+0x1e0>
 8000d32:	2680      	movs	r6, #128	; 0x80
 8000d34:	2400      	movs	r4, #0
 8000d36:	22ff      	movs	r2, #255	; 0xff
 8000d38:	03f6      	lsls	r6, r6, #15
 8000d3a:	e6ee      	b.n	8000b1a <__aeabi_fsub+0x96>
 8000d3c:	000c      	movs	r4, r1
 8000d3e:	4643      	mov	r3, r8
 8000d40:	0015      	movs	r5, r2
 8000d42:	e77c      	b.n	8000c3e <__aeabi_fsub+0x1ba>
 8000d44:	4663      	mov	r3, ip
 8000d46:	000c      	movs	r4, r1
 8000d48:	1ac6      	subs	r6, r0, r3
 8000d4a:	e6c9      	b.n	8000ae0 <__aeabi_fsub+0x5c>
 8000d4c:	0003      	movs	r3, r0
 8000d4e:	4463      	add	r3, ip
 8000d50:	2501      	movs	r5, #1
 8000d52:	015a      	lsls	r2, r3, #5
 8000d54:	d400      	bmi.n	8000d58 <__aeabi_fsub+0x2d4>
 8000d56:	e76e      	b.n	8000c36 <__aeabi_fsub+0x1b2>
 8000d58:	2502      	movs	r5, #2
 8000d5a:	e6fa      	b.n	8000b52 <__aeabi_fsub+0xce>
 8000d5c:	4663      	mov	r3, ip
 8000d5e:	2501      	movs	r5, #1
 8000d60:	1a1b      	subs	r3, r3, r0
 8000d62:	e6b8      	b.n	8000ad6 <__aeabi_fsub+0x52>
 8000d64:	4664      	mov	r4, ip
 8000d66:	2320      	movs	r3, #32
 8000d68:	40d4      	lsrs	r4, r2
 8000d6a:	1a9b      	subs	r3, r3, r2
 8000d6c:	4662      	mov	r2, ip
 8000d6e:	409a      	lsls	r2, r3
 8000d70:	0013      	movs	r3, r2
 8000d72:	1e5a      	subs	r2, r3, #1
 8000d74:	4193      	sbcs	r3, r2
 8000d76:	4323      	orrs	r3, r4
 8000d78:	e7a2      	b.n	8000cc0 <__aeabi_fsub+0x23c>
 8000d7a:	4643      	mov	r3, r8
 8000d7c:	e774      	b.n	8000c68 <__aeabi_fsub+0x1e4>
 8000d7e:	4661      	mov	r1, ip
 8000d80:	2320      	movs	r3, #32
 8000d82:	40d1      	lsrs	r1, r2
 8000d84:	1a9b      	subs	r3, r3, r2
 8000d86:	4662      	mov	r2, ip
 8000d88:	409a      	lsls	r2, r3
 8000d8a:	0013      	movs	r3, r2
 8000d8c:	1e5a      	subs	r2, r3, #1
 8000d8e:	4193      	sbcs	r3, r2
 8000d90:	430b      	orrs	r3, r1
 8000d92:	e720      	b.n	8000bd6 <__aeabi_fsub+0x152>
 8000d94:	4663      	mov	r3, ip
 8000d96:	000c      	movs	r4, r1
 8000d98:	2501      	movs	r5, #1
 8000d9a:	1ac3      	subs	r3, r0, r3
 8000d9c:	e69b      	b.n	8000ad6 <__aeabi_fsub+0x52>
 8000d9e:	2800      	cmp	r0, #0
 8000da0:	d099      	beq.n	8000cd6 <__aeabi_fsub+0x252>
 8000da2:	000c      	movs	r4, r1
 8000da4:	4646      	mov	r6, r8
 8000da6:	2200      	movs	r2, #0
 8000da8:	e6b7      	b.n	8000b1a <__aeabi_fsub+0x96>
 8000daa:	4646      	mov	r6, r8
 8000dac:	2200      	movs	r2, #0
 8000dae:	e6b4      	b.n	8000b1a <__aeabi_fsub+0x96>
 8000db0:	2b00      	cmp	r3, #0
 8000db2:	d000      	beq.n	8000db6 <__aeabi_fsub+0x332>
 8000db4:	e73f      	b.n	8000c36 <__aeabi_fsub+0x1b2>
 8000db6:	2400      	movs	r4, #0
 8000db8:	2600      	movs	r6, #0
 8000dba:	e6ae      	b.n	8000b1a <__aeabi_fsub+0x96>
 8000dbc:	fbffffff 	.word	0xfbffffff
 8000dc0:	7dffffff 	.word	0x7dffffff

08000dc4 <__aeabi_f2iz>:
 8000dc4:	0241      	lsls	r1, r0, #9
 8000dc6:	0042      	lsls	r2, r0, #1
 8000dc8:	0fc3      	lsrs	r3, r0, #31
 8000dca:	0a49      	lsrs	r1, r1, #9
 8000dcc:	2000      	movs	r0, #0
 8000dce:	0e12      	lsrs	r2, r2, #24
 8000dd0:	2a7e      	cmp	r2, #126	; 0x7e
 8000dd2:	dd03      	ble.n	8000ddc <__aeabi_f2iz+0x18>
 8000dd4:	2a9d      	cmp	r2, #157	; 0x9d
 8000dd6:	dd02      	ble.n	8000dde <__aeabi_f2iz+0x1a>
 8000dd8:	4a09      	ldr	r2, [pc, #36]	; (8000e00 <__aeabi_f2iz+0x3c>)
 8000dda:	1898      	adds	r0, r3, r2
 8000ddc:	4770      	bx	lr
 8000dde:	2080      	movs	r0, #128	; 0x80
 8000de0:	0400      	lsls	r0, r0, #16
 8000de2:	4301      	orrs	r1, r0
 8000de4:	2a95      	cmp	r2, #149	; 0x95
 8000de6:	dc07      	bgt.n	8000df8 <__aeabi_f2iz+0x34>
 8000de8:	2096      	movs	r0, #150	; 0x96
 8000dea:	1a82      	subs	r2, r0, r2
 8000dec:	40d1      	lsrs	r1, r2
 8000dee:	4248      	negs	r0, r1
 8000df0:	2b00      	cmp	r3, #0
 8000df2:	d1f3      	bne.n	8000ddc <__aeabi_f2iz+0x18>
 8000df4:	0008      	movs	r0, r1
 8000df6:	e7f1      	b.n	8000ddc <__aeabi_f2iz+0x18>
 8000df8:	3a96      	subs	r2, #150	; 0x96
 8000dfa:	4091      	lsls	r1, r2
 8000dfc:	e7f7      	b.n	8000dee <__aeabi_f2iz+0x2a>
 8000dfe:	46c0      	nop			; (mov r8, r8)
 8000e00:	7fffffff 	.word	0x7fffffff

08000e04 <__aeabi_i2f>:
 8000e04:	b570      	push	{r4, r5, r6, lr}
 8000e06:	2800      	cmp	r0, #0
 8000e08:	d013      	beq.n	8000e32 <__aeabi_i2f+0x2e>
 8000e0a:	17c3      	asrs	r3, r0, #31
 8000e0c:	18c5      	adds	r5, r0, r3
 8000e0e:	405d      	eors	r5, r3
 8000e10:	0fc4      	lsrs	r4, r0, #31
 8000e12:	0028      	movs	r0, r5
 8000e14:	f001 fe5a 	bl	8002acc <__clzsi2>
 8000e18:	239e      	movs	r3, #158	; 0x9e
 8000e1a:	0001      	movs	r1, r0
 8000e1c:	1a1b      	subs	r3, r3, r0
 8000e1e:	2b96      	cmp	r3, #150	; 0x96
 8000e20:	dc0f      	bgt.n	8000e42 <__aeabi_i2f+0x3e>
 8000e22:	2808      	cmp	r0, #8
 8000e24:	d031      	beq.n	8000e8a <__aeabi_i2f+0x86>
 8000e26:	3908      	subs	r1, #8
 8000e28:	408d      	lsls	r5, r1
 8000e2a:	026d      	lsls	r5, r5, #9
 8000e2c:	0a6d      	lsrs	r5, r5, #9
 8000e2e:	b2d8      	uxtb	r0, r3
 8000e30:	e002      	b.n	8000e38 <__aeabi_i2f+0x34>
 8000e32:	2400      	movs	r4, #0
 8000e34:	2000      	movs	r0, #0
 8000e36:	2500      	movs	r5, #0
 8000e38:	05c0      	lsls	r0, r0, #23
 8000e3a:	4328      	orrs	r0, r5
 8000e3c:	07e4      	lsls	r4, r4, #31
 8000e3e:	4320      	orrs	r0, r4
 8000e40:	bd70      	pop	{r4, r5, r6, pc}
 8000e42:	2b99      	cmp	r3, #153	; 0x99
 8000e44:	dd0c      	ble.n	8000e60 <__aeabi_i2f+0x5c>
 8000e46:	2205      	movs	r2, #5
 8000e48:	1a12      	subs	r2, r2, r0
 8000e4a:	0028      	movs	r0, r5
 8000e4c:	40d0      	lsrs	r0, r2
 8000e4e:	0002      	movs	r2, r0
 8000e50:	0008      	movs	r0, r1
 8000e52:	301b      	adds	r0, #27
 8000e54:	4085      	lsls	r5, r0
 8000e56:	0028      	movs	r0, r5
 8000e58:	1e45      	subs	r5, r0, #1
 8000e5a:	41a8      	sbcs	r0, r5
 8000e5c:	4302      	orrs	r2, r0
 8000e5e:	0015      	movs	r5, r2
 8000e60:	2905      	cmp	r1, #5
 8000e62:	dc16      	bgt.n	8000e92 <__aeabi_i2f+0x8e>
 8000e64:	002a      	movs	r2, r5
 8000e66:	480f      	ldr	r0, [pc, #60]	; (8000ea4 <__aeabi_i2f+0xa0>)
 8000e68:	4002      	ands	r2, r0
 8000e6a:	076e      	lsls	r6, r5, #29
 8000e6c:	d009      	beq.n	8000e82 <__aeabi_i2f+0x7e>
 8000e6e:	260f      	movs	r6, #15
 8000e70:	4035      	ands	r5, r6
 8000e72:	2d04      	cmp	r5, #4
 8000e74:	d005      	beq.n	8000e82 <__aeabi_i2f+0x7e>
 8000e76:	3204      	adds	r2, #4
 8000e78:	0155      	lsls	r5, r2, #5
 8000e7a:	d502      	bpl.n	8000e82 <__aeabi_i2f+0x7e>
 8000e7c:	239f      	movs	r3, #159	; 0x9f
 8000e7e:	4002      	ands	r2, r0
 8000e80:	1a5b      	subs	r3, r3, r1
 8000e82:	0192      	lsls	r2, r2, #6
 8000e84:	0a55      	lsrs	r5, r2, #9
 8000e86:	b2d8      	uxtb	r0, r3
 8000e88:	e7d6      	b.n	8000e38 <__aeabi_i2f+0x34>
 8000e8a:	026d      	lsls	r5, r5, #9
 8000e8c:	2096      	movs	r0, #150	; 0x96
 8000e8e:	0a6d      	lsrs	r5, r5, #9
 8000e90:	e7d2      	b.n	8000e38 <__aeabi_i2f+0x34>
 8000e92:	1f4a      	subs	r2, r1, #5
 8000e94:	4095      	lsls	r5, r2
 8000e96:	002a      	movs	r2, r5
 8000e98:	4802      	ldr	r0, [pc, #8]	; (8000ea4 <__aeabi_i2f+0xa0>)
 8000e9a:	4002      	ands	r2, r0
 8000e9c:	076e      	lsls	r6, r5, #29
 8000e9e:	d0f0      	beq.n	8000e82 <__aeabi_i2f+0x7e>
 8000ea0:	e7e5      	b.n	8000e6e <__aeabi_i2f+0x6a>
 8000ea2:	46c0      	nop			; (mov r8, r8)
 8000ea4:	fbffffff 	.word	0xfbffffff

08000ea8 <__aeabi_ui2f>:
 8000ea8:	b570      	push	{r4, r5, r6, lr}
 8000eaa:	1e04      	subs	r4, r0, #0
 8000eac:	d00e      	beq.n	8000ecc <__aeabi_ui2f+0x24>
 8000eae:	f001 fe0d 	bl	8002acc <__clzsi2>
 8000eb2:	239e      	movs	r3, #158	; 0x9e
 8000eb4:	0001      	movs	r1, r0
 8000eb6:	1a1b      	subs	r3, r3, r0
 8000eb8:	2b96      	cmp	r3, #150	; 0x96
 8000eba:	dc0c      	bgt.n	8000ed6 <__aeabi_ui2f+0x2e>
 8000ebc:	2808      	cmp	r0, #8
 8000ebe:	d02c      	beq.n	8000f1a <__aeabi_ui2f+0x72>
 8000ec0:	3908      	subs	r1, #8
 8000ec2:	408c      	lsls	r4, r1
 8000ec4:	0264      	lsls	r4, r4, #9
 8000ec6:	0a64      	lsrs	r4, r4, #9
 8000ec8:	b2d8      	uxtb	r0, r3
 8000eca:	e001      	b.n	8000ed0 <__aeabi_ui2f+0x28>
 8000ecc:	2000      	movs	r0, #0
 8000ece:	2400      	movs	r4, #0
 8000ed0:	05c0      	lsls	r0, r0, #23
 8000ed2:	4320      	orrs	r0, r4
 8000ed4:	bd70      	pop	{r4, r5, r6, pc}
 8000ed6:	2b99      	cmp	r3, #153	; 0x99
 8000ed8:	dd0a      	ble.n	8000ef0 <__aeabi_ui2f+0x48>
 8000eda:	0002      	movs	r2, r0
 8000edc:	0020      	movs	r0, r4
 8000ede:	321b      	adds	r2, #27
 8000ee0:	4090      	lsls	r0, r2
 8000ee2:	0002      	movs	r2, r0
 8000ee4:	1e50      	subs	r0, r2, #1
 8000ee6:	4182      	sbcs	r2, r0
 8000ee8:	2005      	movs	r0, #5
 8000eea:	1a40      	subs	r0, r0, r1
 8000eec:	40c4      	lsrs	r4, r0
 8000eee:	4314      	orrs	r4, r2
 8000ef0:	2905      	cmp	r1, #5
 8000ef2:	dc16      	bgt.n	8000f22 <__aeabi_ui2f+0x7a>
 8000ef4:	0022      	movs	r2, r4
 8000ef6:	480f      	ldr	r0, [pc, #60]	; (8000f34 <__aeabi_ui2f+0x8c>)
 8000ef8:	4002      	ands	r2, r0
 8000efa:	0765      	lsls	r5, r4, #29
 8000efc:	d009      	beq.n	8000f12 <__aeabi_ui2f+0x6a>
 8000efe:	250f      	movs	r5, #15
 8000f00:	402c      	ands	r4, r5
 8000f02:	2c04      	cmp	r4, #4
 8000f04:	d005      	beq.n	8000f12 <__aeabi_ui2f+0x6a>
 8000f06:	3204      	adds	r2, #4
 8000f08:	0154      	lsls	r4, r2, #5
 8000f0a:	d502      	bpl.n	8000f12 <__aeabi_ui2f+0x6a>
 8000f0c:	239f      	movs	r3, #159	; 0x9f
 8000f0e:	4002      	ands	r2, r0
 8000f10:	1a5b      	subs	r3, r3, r1
 8000f12:	0192      	lsls	r2, r2, #6
 8000f14:	0a54      	lsrs	r4, r2, #9
 8000f16:	b2d8      	uxtb	r0, r3
 8000f18:	e7da      	b.n	8000ed0 <__aeabi_ui2f+0x28>
 8000f1a:	0264      	lsls	r4, r4, #9
 8000f1c:	2096      	movs	r0, #150	; 0x96
 8000f1e:	0a64      	lsrs	r4, r4, #9
 8000f20:	e7d6      	b.n	8000ed0 <__aeabi_ui2f+0x28>
 8000f22:	1f4a      	subs	r2, r1, #5
 8000f24:	4094      	lsls	r4, r2
 8000f26:	0022      	movs	r2, r4
 8000f28:	4802      	ldr	r0, [pc, #8]	; (8000f34 <__aeabi_ui2f+0x8c>)
 8000f2a:	4002      	ands	r2, r0
 8000f2c:	0765      	lsls	r5, r4, #29
 8000f2e:	d0f0      	beq.n	8000f12 <__aeabi_ui2f+0x6a>
 8000f30:	e7e5      	b.n	8000efe <__aeabi_ui2f+0x56>
 8000f32:	46c0      	nop			; (mov r8, r8)
 8000f34:	fbffffff 	.word	0xfbffffff

08000f38 <__aeabi_dadd>:
 8000f38:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000f3a:	464f      	mov	r7, r9
 8000f3c:	4646      	mov	r6, r8
 8000f3e:	46d6      	mov	lr, sl
 8000f40:	0004      	movs	r4, r0
 8000f42:	b5c0      	push	{r6, r7, lr}
 8000f44:	001f      	movs	r7, r3
 8000f46:	030b      	lsls	r3, r1, #12
 8000f48:	0010      	movs	r0, r2
 8000f4a:	004e      	lsls	r6, r1, #1
 8000f4c:	0a5b      	lsrs	r3, r3, #9
 8000f4e:	0fcd      	lsrs	r5, r1, #31
 8000f50:	0f61      	lsrs	r1, r4, #29
 8000f52:	007a      	lsls	r2, r7, #1
 8000f54:	4319      	orrs	r1, r3
 8000f56:	00e3      	lsls	r3, r4, #3
 8000f58:	033c      	lsls	r4, r7, #12
 8000f5a:	0fff      	lsrs	r7, r7, #31
 8000f5c:	46bc      	mov	ip, r7
 8000f5e:	0a64      	lsrs	r4, r4, #9
 8000f60:	0f47      	lsrs	r7, r0, #29
 8000f62:	4327      	orrs	r7, r4
 8000f64:	0d76      	lsrs	r6, r6, #21
 8000f66:	0d52      	lsrs	r2, r2, #21
 8000f68:	00c0      	lsls	r0, r0, #3
 8000f6a:	46b9      	mov	r9, r7
 8000f6c:	4680      	mov	r8, r0
 8000f6e:	1ab7      	subs	r7, r6, r2
 8000f70:	4565      	cmp	r5, ip
 8000f72:	d100      	bne.n	8000f76 <__aeabi_dadd+0x3e>
 8000f74:	e09b      	b.n	80010ae <__aeabi_dadd+0x176>
 8000f76:	2f00      	cmp	r7, #0
 8000f78:	dc00      	bgt.n	8000f7c <__aeabi_dadd+0x44>
 8000f7a:	e084      	b.n	8001086 <__aeabi_dadd+0x14e>
 8000f7c:	2a00      	cmp	r2, #0
 8000f7e:	d100      	bne.n	8000f82 <__aeabi_dadd+0x4a>
 8000f80:	e0be      	b.n	8001100 <__aeabi_dadd+0x1c8>
 8000f82:	4ac8      	ldr	r2, [pc, #800]	; (80012a4 <__aeabi_dadd+0x36c>)
 8000f84:	4296      	cmp	r6, r2
 8000f86:	d100      	bne.n	8000f8a <__aeabi_dadd+0x52>
 8000f88:	e124      	b.n	80011d4 <__aeabi_dadd+0x29c>
 8000f8a:	2280      	movs	r2, #128	; 0x80
 8000f8c:	464c      	mov	r4, r9
 8000f8e:	0412      	lsls	r2, r2, #16
 8000f90:	4314      	orrs	r4, r2
 8000f92:	46a1      	mov	r9, r4
 8000f94:	2f38      	cmp	r7, #56	; 0x38
 8000f96:	dd00      	ble.n	8000f9a <__aeabi_dadd+0x62>
 8000f98:	e167      	b.n	800126a <__aeabi_dadd+0x332>
 8000f9a:	2f1f      	cmp	r7, #31
 8000f9c:	dd00      	ble.n	8000fa0 <__aeabi_dadd+0x68>
 8000f9e:	e1d6      	b.n	800134e <__aeabi_dadd+0x416>
 8000fa0:	2220      	movs	r2, #32
 8000fa2:	464c      	mov	r4, r9
 8000fa4:	1bd2      	subs	r2, r2, r7
 8000fa6:	4094      	lsls	r4, r2
 8000fa8:	46a2      	mov	sl, r4
 8000faa:	4644      	mov	r4, r8
 8000fac:	40fc      	lsrs	r4, r7
 8000fae:	0020      	movs	r0, r4
 8000fb0:	4654      	mov	r4, sl
 8000fb2:	4304      	orrs	r4, r0
 8000fb4:	4640      	mov	r0, r8
 8000fb6:	4090      	lsls	r0, r2
 8000fb8:	1e42      	subs	r2, r0, #1
 8000fba:	4190      	sbcs	r0, r2
 8000fbc:	464a      	mov	r2, r9
 8000fbe:	40fa      	lsrs	r2, r7
 8000fc0:	4304      	orrs	r4, r0
 8000fc2:	1a89      	subs	r1, r1, r2
 8000fc4:	1b1c      	subs	r4, r3, r4
 8000fc6:	42a3      	cmp	r3, r4
 8000fc8:	4192      	sbcs	r2, r2
 8000fca:	4252      	negs	r2, r2
 8000fcc:	1a8b      	subs	r3, r1, r2
 8000fce:	469a      	mov	sl, r3
 8000fd0:	4653      	mov	r3, sl
 8000fd2:	021b      	lsls	r3, r3, #8
 8000fd4:	d400      	bmi.n	8000fd8 <__aeabi_dadd+0xa0>
 8000fd6:	e0d4      	b.n	8001182 <__aeabi_dadd+0x24a>
 8000fd8:	4653      	mov	r3, sl
 8000fda:	025a      	lsls	r2, r3, #9
 8000fdc:	0a53      	lsrs	r3, r2, #9
 8000fde:	469a      	mov	sl, r3
 8000fe0:	4653      	mov	r3, sl
 8000fe2:	2b00      	cmp	r3, #0
 8000fe4:	d100      	bne.n	8000fe8 <__aeabi_dadd+0xb0>
 8000fe6:	e104      	b.n	80011f2 <__aeabi_dadd+0x2ba>
 8000fe8:	4650      	mov	r0, sl
 8000fea:	f001 fd6f 	bl	8002acc <__clzsi2>
 8000fee:	0003      	movs	r3, r0
 8000ff0:	3b08      	subs	r3, #8
 8000ff2:	2220      	movs	r2, #32
 8000ff4:	0020      	movs	r0, r4
 8000ff6:	1ad2      	subs	r2, r2, r3
 8000ff8:	4651      	mov	r1, sl
 8000ffa:	40d0      	lsrs	r0, r2
 8000ffc:	4099      	lsls	r1, r3
 8000ffe:	0002      	movs	r2, r0
 8001000:	409c      	lsls	r4, r3
 8001002:	430a      	orrs	r2, r1
 8001004:	42b3      	cmp	r3, r6
 8001006:	da00      	bge.n	800100a <__aeabi_dadd+0xd2>
 8001008:	e102      	b.n	8001210 <__aeabi_dadd+0x2d8>
 800100a:	1b9b      	subs	r3, r3, r6
 800100c:	1c59      	adds	r1, r3, #1
 800100e:	291f      	cmp	r1, #31
 8001010:	dd00      	ble.n	8001014 <__aeabi_dadd+0xdc>
 8001012:	e0a7      	b.n	8001164 <__aeabi_dadd+0x22c>
 8001014:	2320      	movs	r3, #32
 8001016:	0010      	movs	r0, r2
 8001018:	0026      	movs	r6, r4
 800101a:	1a5b      	subs	r3, r3, r1
 800101c:	409c      	lsls	r4, r3
 800101e:	4098      	lsls	r0, r3
 8001020:	40ce      	lsrs	r6, r1
 8001022:	40ca      	lsrs	r2, r1
 8001024:	1e63      	subs	r3, r4, #1
 8001026:	419c      	sbcs	r4, r3
 8001028:	4330      	orrs	r0, r6
 800102a:	4692      	mov	sl, r2
 800102c:	2600      	movs	r6, #0
 800102e:	4304      	orrs	r4, r0
 8001030:	0763      	lsls	r3, r4, #29
 8001032:	d009      	beq.n	8001048 <__aeabi_dadd+0x110>
 8001034:	230f      	movs	r3, #15
 8001036:	4023      	ands	r3, r4
 8001038:	2b04      	cmp	r3, #4
 800103a:	d005      	beq.n	8001048 <__aeabi_dadd+0x110>
 800103c:	1d23      	adds	r3, r4, #4
 800103e:	42a3      	cmp	r3, r4
 8001040:	41a4      	sbcs	r4, r4
 8001042:	4264      	negs	r4, r4
 8001044:	44a2      	add	sl, r4
 8001046:	001c      	movs	r4, r3
 8001048:	4653      	mov	r3, sl
 800104a:	021b      	lsls	r3, r3, #8
 800104c:	d400      	bmi.n	8001050 <__aeabi_dadd+0x118>
 800104e:	e09b      	b.n	8001188 <__aeabi_dadd+0x250>
 8001050:	4b94      	ldr	r3, [pc, #592]	; (80012a4 <__aeabi_dadd+0x36c>)
 8001052:	3601      	adds	r6, #1
 8001054:	429e      	cmp	r6, r3
 8001056:	d100      	bne.n	800105a <__aeabi_dadd+0x122>
 8001058:	e0b8      	b.n	80011cc <__aeabi_dadd+0x294>
 800105a:	4653      	mov	r3, sl
 800105c:	4992      	ldr	r1, [pc, #584]	; (80012a8 <__aeabi_dadd+0x370>)
 800105e:	08e4      	lsrs	r4, r4, #3
 8001060:	400b      	ands	r3, r1
 8001062:	0019      	movs	r1, r3
 8001064:	075b      	lsls	r3, r3, #29
 8001066:	4323      	orrs	r3, r4
 8001068:	0572      	lsls	r2, r6, #21
 800106a:	024c      	lsls	r4, r1, #9
 800106c:	0b24      	lsrs	r4, r4, #12
 800106e:	0d52      	lsrs	r2, r2, #21
 8001070:	0512      	lsls	r2, r2, #20
 8001072:	07ed      	lsls	r5, r5, #31
 8001074:	4322      	orrs	r2, r4
 8001076:	432a      	orrs	r2, r5
 8001078:	0018      	movs	r0, r3
 800107a:	0011      	movs	r1, r2
 800107c:	bce0      	pop	{r5, r6, r7}
 800107e:	46ba      	mov	sl, r7
 8001080:	46b1      	mov	r9, r6
 8001082:	46a8      	mov	r8, r5
 8001084:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001086:	2f00      	cmp	r7, #0
 8001088:	d048      	beq.n	800111c <__aeabi_dadd+0x1e4>
 800108a:	1b97      	subs	r7, r2, r6
 800108c:	2e00      	cmp	r6, #0
 800108e:	d000      	beq.n	8001092 <__aeabi_dadd+0x15a>
 8001090:	e10e      	b.n	80012b0 <__aeabi_dadd+0x378>
 8001092:	000c      	movs	r4, r1
 8001094:	431c      	orrs	r4, r3
 8001096:	d100      	bne.n	800109a <__aeabi_dadd+0x162>
 8001098:	e1b7      	b.n	800140a <__aeabi_dadd+0x4d2>
 800109a:	1e7c      	subs	r4, r7, #1
 800109c:	2f01      	cmp	r7, #1
 800109e:	d100      	bne.n	80010a2 <__aeabi_dadd+0x16a>
 80010a0:	e226      	b.n	80014f0 <__aeabi_dadd+0x5b8>
 80010a2:	4d80      	ldr	r5, [pc, #512]	; (80012a4 <__aeabi_dadd+0x36c>)
 80010a4:	42af      	cmp	r7, r5
 80010a6:	d100      	bne.n	80010aa <__aeabi_dadd+0x172>
 80010a8:	e1d5      	b.n	8001456 <__aeabi_dadd+0x51e>
 80010aa:	0027      	movs	r7, r4
 80010ac:	e107      	b.n	80012be <__aeabi_dadd+0x386>
 80010ae:	2f00      	cmp	r7, #0
 80010b0:	dc00      	bgt.n	80010b4 <__aeabi_dadd+0x17c>
 80010b2:	e0b2      	b.n	800121a <__aeabi_dadd+0x2e2>
 80010b4:	2a00      	cmp	r2, #0
 80010b6:	d047      	beq.n	8001148 <__aeabi_dadd+0x210>
 80010b8:	4a7a      	ldr	r2, [pc, #488]	; (80012a4 <__aeabi_dadd+0x36c>)
 80010ba:	4296      	cmp	r6, r2
 80010bc:	d100      	bne.n	80010c0 <__aeabi_dadd+0x188>
 80010be:	e089      	b.n	80011d4 <__aeabi_dadd+0x29c>
 80010c0:	2280      	movs	r2, #128	; 0x80
 80010c2:	464c      	mov	r4, r9
 80010c4:	0412      	lsls	r2, r2, #16
 80010c6:	4314      	orrs	r4, r2
 80010c8:	46a1      	mov	r9, r4
 80010ca:	2f38      	cmp	r7, #56	; 0x38
 80010cc:	dc6b      	bgt.n	80011a6 <__aeabi_dadd+0x26e>
 80010ce:	2f1f      	cmp	r7, #31
 80010d0:	dc00      	bgt.n	80010d4 <__aeabi_dadd+0x19c>
 80010d2:	e16e      	b.n	80013b2 <__aeabi_dadd+0x47a>
 80010d4:	003a      	movs	r2, r7
 80010d6:	4648      	mov	r0, r9
 80010d8:	3a20      	subs	r2, #32
 80010da:	40d0      	lsrs	r0, r2
 80010dc:	4684      	mov	ip, r0
 80010de:	2f20      	cmp	r7, #32
 80010e0:	d007      	beq.n	80010f2 <__aeabi_dadd+0x1ba>
 80010e2:	2240      	movs	r2, #64	; 0x40
 80010e4:	4648      	mov	r0, r9
 80010e6:	1bd2      	subs	r2, r2, r7
 80010e8:	4090      	lsls	r0, r2
 80010ea:	0002      	movs	r2, r0
 80010ec:	4640      	mov	r0, r8
 80010ee:	4310      	orrs	r0, r2
 80010f0:	4680      	mov	r8, r0
 80010f2:	4640      	mov	r0, r8
 80010f4:	1e42      	subs	r2, r0, #1
 80010f6:	4190      	sbcs	r0, r2
 80010f8:	4662      	mov	r2, ip
 80010fa:	0004      	movs	r4, r0
 80010fc:	4314      	orrs	r4, r2
 80010fe:	e057      	b.n	80011b0 <__aeabi_dadd+0x278>
 8001100:	464a      	mov	r2, r9
 8001102:	4302      	orrs	r2, r0
 8001104:	d100      	bne.n	8001108 <__aeabi_dadd+0x1d0>
 8001106:	e103      	b.n	8001310 <__aeabi_dadd+0x3d8>
 8001108:	1e7a      	subs	r2, r7, #1
 800110a:	2f01      	cmp	r7, #1
 800110c:	d100      	bne.n	8001110 <__aeabi_dadd+0x1d8>
 800110e:	e193      	b.n	8001438 <__aeabi_dadd+0x500>
 8001110:	4c64      	ldr	r4, [pc, #400]	; (80012a4 <__aeabi_dadd+0x36c>)
 8001112:	42a7      	cmp	r7, r4
 8001114:	d100      	bne.n	8001118 <__aeabi_dadd+0x1e0>
 8001116:	e18a      	b.n	800142e <__aeabi_dadd+0x4f6>
 8001118:	0017      	movs	r7, r2
 800111a:	e73b      	b.n	8000f94 <__aeabi_dadd+0x5c>
 800111c:	4c63      	ldr	r4, [pc, #396]	; (80012ac <__aeabi_dadd+0x374>)
 800111e:	1c72      	adds	r2, r6, #1
 8001120:	4222      	tst	r2, r4
 8001122:	d000      	beq.n	8001126 <__aeabi_dadd+0x1ee>
 8001124:	e0e0      	b.n	80012e8 <__aeabi_dadd+0x3b0>
 8001126:	000a      	movs	r2, r1
 8001128:	431a      	orrs	r2, r3
 800112a:	2e00      	cmp	r6, #0
 800112c:	d000      	beq.n	8001130 <__aeabi_dadd+0x1f8>
 800112e:	e174      	b.n	800141a <__aeabi_dadd+0x4e2>
 8001130:	2a00      	cmp	r2, #0
 8001132:	d100      	bne.n	8001136 <__aeabi_dadd+0x1fe>
 8001134:	e1d0      	b.n	80014d8 <__aeabi_dadd+0x5a0>
 8001136:	464a      	mov	r2, r9
 8001138:	4302      	orrs	r2, r0
 800113a:	d000      	beq.n	800113e <__aeabi_dadd+0x206>
 800113c:	e1e3      	b.n	8001506 <__aeabi_dadd+0x5ce>
 800113e:	074a      	lsls	r2, r1, #29
 8001140:	08db      	lsrs	r3, r3, #3
 8001142:	4313      	orrs	r3, r2
 8001144:	08c9      	lsrs	r1, r1, #3
 8001146:	e029      	b.n	800119c <__aeabi_dadd+0x264>
 8001148:	464a      	mov	r2, r9
 800114a:	4302      	orrs	r2, r0
 800114c:	d100      	bne.n	8001150 <__aeabi_dadd+0x218>
 800114e:	e17d      	b.n	800144c <__aeabi_dadd+0x514>
 8001150:	1e7a      	subs	r2, r7, #1
 8001152:	2f01      	cmp	r7, #1
 8001154:	d100      	bne.n	8001158 <__aeabi_dadd+0x220>
 8001156:	e0e0      	b.n	800131a <__aeabi_dadd+0x3e2>
 8001158:	4c52      	ldr	r4, [pc, #328]	; (80012a4 <__aeabi_dadd+0x36c>)
 800115a:	42a7      	cmp	r7, r4
 800115c:	d100      	bne.n	8001160 <__aeabi_dadd+0x228>
 800115e:	e166      	b.n	800142e <__aeabi_dadd+0x4f6>
 8001160:	0017      	movs	r7, r2
 8001162:	e7b2      	b.n	80010ca <__aeabi_dadd+0x192>
 8001164:	0010      	movs	r0, r2
 8001166:	3b1f      	subs	r3, #31
 8001168:	40d8      	lsrs	r0, r3
 800116a:	2920      	cmp	r1, #32
 800116c:	d003      	beq.n	8001176 <__aeabi_dadd+0x23e>
 800116e:	2340      	movs	r3, #64	; 0x40
 8001170:	1a5b      	subs	r3, r3, r1
 8001172:	409a      	lsls	r2, r3
 8001174:	4314      	orrs	r4, r2
 8001176:	1e63      	subs	r3, r4, #1
 8001178:	419c      	sbcs	r4, r3
 800117a:	2300      	movs	r3, #0
 800117c:	2600      	movs	r6, #0
 800117e:	469a      	mov	sl, r3
 8001180:	4304      	orrs	r4, r0
 8001182:	0763      	lsls	r3, r4, #29
 8001184:	d000      	beq.n	8001188 <__aeabi_dadd+0x250>
 8001186:	e755      	b.n	8001034 <__aeabi_dadd+0xfc>
 8001188:	4652      	mov	r2, sl
 800118a:	08e3      	lsrs	r3, r4, #3
 800118c:	0752      	lsls	r2, r2, #29
 800118e:	4313      	orrs	r3, r2
 8001190:	4652      	mov	r2, sl
 8001192:	0037      	movs	r7, r6
 8001194:	08d1      	lsrs	r1, r2, #3
 8001196:	4a43      	ldr	r2, [pc, #268]	; (80012a4 <__aeabi_dadd+0x36c>)
 8001198:	4297      	cmp	r7, r2
 800119a:	d01f      	beq.n	80011dc <__aeabi_dadd+0x2a4>
 800119c:	0309      	lsls	r1, r1, #12
 800119e:	057a      	lsls	r2, r7, #21
 80011a0:	0b0c      	lsrs	r4, r1, #12
 80011a2:	0d52      	lsrs	r2, r2, #21
 80011a4:	e764      	b.n	8001070 <__aeabi_dadd+0x138>
 80011a6:	4642      	mov	r2, r8
 80011a8:	464c      	mov	r4, r9
 80011aa:	4314      	orrs	r4, r2
 80011ac:	1e62      	subs	r2, r4, #1
 80011ae:	4194      	sbcs	r4, r2
 80011b0:	18e4      	adds	r4, r4, r3
 80011b2:	429c      	cmp	r4, r3
 80011b4:	4192      	sbcs	r2, r2
 80011b6:	4252      	negs	r2, r2
 80011b8:	4692      	mov	sl, r2
 80011ba:	448a      	add	sl, r1
 80011bc:	4653      	mov	r3, sl
 80011be:	021b      	lsls	r3, r3, #8
 80011c0:	d5df      	bpl.n	8001182 <__aeabi_dadd+0x24a>
 80011c2:	4b38      	ldr	r3, [pc, #224]	; (80012a4 <__aeabi_dadd+0x36c>)
 80011c4:	3601      	adds	r6, #1
 80011c6:	429e      	cmp	r6, r3
 80011c8:	d000      	beq.n	80011cc <__aeabi_dadd+0x294>
 80011ca:	e0b3      	b.n	8001334 <__aeabi_dadd+0x3fc>
 80011cc:	0032      	movs	r2, r6
 80011ce:	2400      	movs	r4, #0
 80011d0:	2300      	movs	r3, #0
 80011d2:	e74d      	b.n	8001070 <__aeabi_dadd+0x138>
 80011d4:	074a      	lsls	r2, r1, #29
 80011d6:	08db      	lsrs	r3, r3, #3
 80011d8:	4313      	orrs	r3, r2
 80011da:	08c9      	lsrs	r1, r1, #3
 80011dc:	001a      	movs	r2, r3
 80011de:	430a      	orrs	r2, r1
 80011e0:	d100      	bne.n	80011e4 <__aeabi_dadd+0x2ac>
 80011e2:	e200      	b.n	80015e6 <__aeabi_dadd+0x6ae>
 80011e4:	2480      	movs	r4, #128	; 0x80
 80011e6:	0324      	lsls	r4, r4, #12
 80011e8:	430c      	orrs	r4, r1
 80011ea:	0324      	lsls	r4, r4, #12
 80011ec:	4a2d      	ldr	r2, [pc, #180]	; (80012a4 <__aeabi_dadd+0x36c>)
 80011ee:	0b24      	lsrs	r4, r4, #12
 80011f0:	e73e      	b.n	8001070 <__aeabi_dadd+0x138>
 80011f2:	0020      	movs	r0, r4
 80011f4:	f001 fc6a 	bl	8002acc <__clzsi2>
 80011f8:	0003      	movs	r3, r0
 80011fa:	3318      	adds	r3, #24
 80011fc:	2b1f      	cmp	r3, #31
 80011fe:	dc00      	bgt.n	8001202 <__aeabi_dadd+0x2ca>
 8001200:	e6f7      	b.n	8000ff2 <__aeabi_dadd+0xba>
 8001202:	0022      	movs	r2, r4
 8001204:	3808      	subs	r0, #8
 8001206:	4082      	lsls	r2, r0
 8001208:	2400      	movs	r4, #0
 800120a:	42b3      	cmp	r3, r6
 800120c:	db00      	blt.n	8001210 <__aeabi_dadd+0x2d8>
 800120e:	e6fc      	b.n	800100a <__aeabi_dadd+0xd2>
 8001210:	1af6      	subs	r6, r6, r3
 8001212:	4b25      	ldr	r3, [pc, #148]	; (80012a8 <__aeabi_dadd+0x370>)
 8001214:	401a      	ands	r2, r3
 8001216:	4692      	mov	sl, r2
 8001218:	e70a      	b.n	8001030 <__aeabi_dadd+0xf8>
 800121a:	2f00      	cmp	r7, #0
 800121c:	d02b      	beq.n	8001276 <__aeabi_dadd+0x33e>
 800121e:	1b97      	subs	r7, r2, r6
 8001220:	2e00      	cmp	r6, #0
 8001222:	d100      	bne.n	8001226 <__aeabi_dadd+0x2ee>
 8001224:	e0b8      	b.n	8001398 <__aeabi_dadd+0x460>
 8001226:	4c1f      	ldr	r4, [pc, #124]	; (80012a4 <__aeabi_dadd+0x36c>)
 8001228:	42a2      	cmp	r2, r4
 800122a:	d100      	bne.n	800122e <__aeabi_dadd+0x2f6>
 800122c:	e11c      	b.n	8001468 <__aeabi_dadd+0x530>
 800122e:	2480      	movs	r4, #128	; 0x80
 8001230:	0424      	lsls	r4, r4, #16
 8001232:	4321      	orrs	r1, r4
 8001234:	2f38      	cmp	r7, #56	; 0x38
 8001236:	dd00      	ble.n	800123a <__aeabi_dadd+0x302>
 8001238:	e11e      	b.n	8001478 <__aeabi_dadd+0x540>
 800123a:	2f1f      	cmp	r7, #31
 800123c:	dd00      	ble.n	8001240 <__aeabi_dadd+0x308>
 800123e:	e19e      	b.n	800157e <__aeabi_dadd+0x646>
 8001240:	2620      	movs	r6, #32
 8001242:	000c      	movs	r4, r1
 8001244:	1bf6      	subs	r6, r6, r7
 8001246:	0018      	movs	r0, r3
 8001248:	40b3      	lsls	r3, r6
 800124a:	40b4      	lsls	r4, r6
 800124c:	40f8      	lsrs	r0, r7
 800124e:	1e5e      	subs	r6, r3, #1
 8001250:	41b3      	sbcs	r3, r6
 8001252:	40f9      	lsrs	r1, r7
 8001254:	4304      	orrs	r4, r0
 8001256:	431c      	orrs	r4, r3
 8001258:	4489      	add	r9, r1
 800125a:	4444      	add	r4, r8
 800125c:	4544      	cmp	r4, r8
 800125e:	419b      	sbcs	r3, r3
 8001260:	425b      	negs	r3, r3
 8001262:	444b      	add	r3, r9
 8001264:	469a      	mov	sl, r3
 8001266:	0016      	movs	r6, r2
 8001268:	e7a8      	b.n	80011bc <__aeabi_dadd+0x284>
 800126a:	4642      	mov	r2, r8
 800126c:	464c      	mov	r4, r9
 800126e:	4314      	orrs	r4, r2
 8001270:	1e62      	subs	r2, r4, #1
 8001272:	4194      	sbcs	r4, r2
 8001274:	e6a6      	b.n	8000fc4 <__aeabi_dadd+0x8c>
 8001276:	4c0d      	ldr	r4, [pc, #52]	; (80012ac <__aeabi_dadd+0x374>)
 8001278:	1c72      	adds	r2, r6, #1
 800127a:	4222      	tst	r2, r4
 800127c:	d000      	beq.n	8001280 <__aeabi_dadd+0x348>
 800127e:	e0a8      	b.n	80013d2 <__aeabi_dadd+0x49a>
 8001280:	000a      	movs	r2, r1
 8001282:	431a      	orrs	r2, r3
 8001284:	2e00      	cmp	r6, #0
 8001286:	d000      	beq.n	800128a <__aeabi_dadd+0x352>
 8001288:	e10a      	b.n	80014a0 <__aeabi_dadd+0x568>
 800128a:	2a00      	cmp	r2, #0
 800128c:	d100      	bne.n	8001290 <__aeabi_dadd+0x358>
 800128e:	e15e      	b.n	800154e <__aeabi_dadd+0x616>
 8001290:	464a      	mov	r2, r9
 8001292:	4302      	orrs	r2, r0
 8001294:	d000      	beq.n	8001298 <__aeabi_dadd+0x360>
 8001296:	e161      	b.n	800155c <__aeabi_dadd+0x624>
 8001298:	074a      	lsls	r2, r1, #29
 800129a:	08db      	lsrs	r3, r3, #3
 800129c:	4313      	orrs	r3, r2
 800129e:	08c9      	lsrs	r1, r1, #3
 80012a0:	e77c      	b.n	800119c <__aeabi_dadd+0x264>
 80012a2:	46c0      	nop			; (mov r8, r8)
 80012a4:	000007ff 	.word	0x000007ff
 80012a8:	ff7fffff 	.word	0xff7fffff
 80012ac:	000007fe 	.word	0x000007fe
 80012b0:	4ccf      	ldr	r4, [pc, #828]	; (80015f0 <__aeabi_dadd+0x6b8>)
 80012b2:	42a2      	cmp	r2, r4
 80012b4:	d100      	bne.n	80012b8 <__aeabi_dadd+0x380>
 80012b6:	e0ce      	b.n	8001456 <__aeabi_dadd+0x51e>
 80012b8:	2480      	movs	r4, #128	; 0x80
 80012ba:	0424      	lsls	r4, r4, #16
 80012bc:	4321      	orrs	r1, r4
 80012be:	2f38      	cmp	r7, #56	; 0x38
 80012c0:	dc5b      	bgt.n	800137a <__aeabi_dadd+0x442>
 80012c2:	2f1f      	cmp	r7, #31
 80012c4:	dd00      	ble.n	80012c8 <__aeabi_dadd+0x390>
 80012c6:	e0dc      	b.n	8001482 <__aeabi_dadd+0x54a>
 80012c8:	2520      	movs	r5, #32
 80012ca:	000c      	movs	r4, r1
 80012cc:	1bed      	subs	r5, r5, r7
 80012ce:	001e      	movs	r6, r3
 80012d0:	40ab      	lsls	r3, r5
 80012d2:	40ac      	lsls	r4, r5
 80012d4:	40fe      	lsrs	r6, r7
 80012d6:	1e5d      	subs	r5, r3, #1
 80012d8:	41ab      	sbcs	r3, r5
 80012da:	4334      	orrs	r4, r6
 80012dc:	40f9      	lsrs	r1, r7
 80012de:	431c      	orrs	r4, r3
 80012e0:	464b      	mov	r3, r9
 80012e2:	1a5b      	subs	r3, r3, r1
 80012e4:	4699      	mov	r9, r3
 80012e6:	e04c      	b.n	8001382 <__aeabi_dadd+0x44a>
 80012e8:	464a      	mov	r2, r9
 80012ea:	1a1c      	subs	r4, r3, r0
 80012ec:	1a88      	subs	r0, r1, r2
 80012ee:	42a3      	cmp	r3, r4
 80012f0:	4192      	sbcs	r2, r2
 80012f2:	4252      	negs	r2, r2
 80012f4:	4692      	mov	sl, r2
 80012f6:	0002      	movs	r2, r0
 80012f8:	4650      	mov	r0, sl
 80012fa:	1a12      	subs	r2, r2, r0
 80012fc:	4692      	mov	sl, r2
 80012fe:	0212      	lsls	r2, r2, #8
 8001300:	d478      	bmi.n	80013f4 <__aeabi_dadd+0x4bc>
 8001302:	4653      	mov	r3, sl
 8001304:	4323      	orrs	r3, r4
 8001306:	d000      	beq.n	800130a <__aeabi_dadd+0x3d2>
 8001308:	e66a      	b.n	8000fe0 <__aeabi_dadd+0xa8>
 800130a:	2100      	movs	r1, #0
 800130c:	2500      	movs	r5, #0
 800130e:	e745      	b.n	800119c <__aeabi_dadd+0x264>
 8001310:	074a      	lsls	r2, r1, #29
 8001312:	08db      	lsrs	r3, r3, #3
 8001314:	4313      	orrs	r3, r2
 8001316:	08c9      	lsrs	r1, r1, #3
 8001318:	e73d      	b.n	8001196 <__aeabi_dadd+0x25e>
 800131a:	181c      	adds	r4, r3, r0
 800131c:	429c      	cmp	r4, r3
 800131e:	419b      	sbcs	r3, r3
 8001320:	4449      	add	r1, r9
 8001322:	468a      	mov	sl, r1
 8001324:	425b      	negs	r3, r3
 8001326:	449a      	add	sl, r3
 8001328:	4653      	mov	r3, sl
 800132a:	2601      	movs	r6, #1
 800132c:	021b      	lsls	r3, r3, #8
 800132e:	d400      	bmi.n	8001332 <__aeabi_dadd+0x3fa>
 8001330:	e727      	b.n	8001182 <__aeabi_dadd+0x24a>
 8001332:	2602      	movs	r6, #2
 8001334:	4652      	mov	r2, sl
 8001336:	4baf      	ldr	r3, [pc, #700]	; (80015f4 <__aeabi_dadd+0x6bc>)
 8001338:	2101      	movs	r1, #1
 800133a:	401a      	ands	r2, r3
 800133c:	0013      	movs	r3, r2
 800133e:	4021      	ands	r1, r4
 8001340:	0862      	lsrs	r2, r4, #1
 8001342:	430a      	orrs	r2, r1
 8001344:	07dc      	lsls	r4, r3, #31
 8001346:	085b      	lsrs	r3, r3, #1
 8001348:	469a      	mov	sl, r3
 800134a:	4314      	orrs	r4, r2
 800134c:	e670      	b.n	8001030 <__aeabi_dadd+0xf8>
 800134e:	003a      	movs	r2, r7
 8001350:	464c      	mov	r4, r9
 8001352:	3a20      	subs	r2, #32
 8001354:	40d4      	lsrs	r4, r2
 8001356:	46a4      	mov	ip, r4
 8001358:	2f20      	cmp	r7, #32
 800135a:	d007      	beq.n	800136c <__aeabi_dadd+0x434>
 800135c:	2240      	movs	r2, #64	; 0x40
 800135e:	4648      	mov	r0, r9
 8001360:	1bd2      	subs	r2, r2, r7
 8001362:	4090      	lsls	r0, r2
 8001364:	0002      	movs	r2, r0
 8001366:	4640      	mov	r0, r8
 8001368:	4310      	orrs	r0, r2
 800136a:	4680      	mov	r8, r0
 800136c:	4640      	mov	r0, r8
 800136e:	1e42      	subs	r2, r0, #1
 8001370:	4190      	sbcs	r0, r2
 8001372:	4662      	mov	r2, ip
 8001374:	0004      	movs	r4, r0
 8001376:	4314      	orrs	r4, r2
 8001378:	e624      	b.n	8000fc4 <__aeabi_dadd+0x8c>
 800137a:	4319      	orrs	r1, r3
 800137c:	000c      	movs	r4, r1
 800137e:	1e63      	subs	r3, r4, #1
 8001380:	419c      	sbcs	r4, r3
 8001382:	4643      	mov	r3, r8
 8001384:	1b1c      	subs	r4, r3, r4
 8001386:	45a0      	cmp	r8, r4
 8001388:	419b      	sbcs	r3, r3
 800138a:	4649      	mov	r1, r9
 800138c:	425b      	negs	r3, r3
 800138e:	1acb      	subs	r3, r1, r3
 8001390:	469a      	mov	sl, r3
 8001392:	4665      	mov	r5, ip
 8001394:	0016      	movs	r6, r2
 8001396:	e61b      	b.n	8000fd0 <__aeabi_dadd+0x98>
 8001398:	000c      	movs	r4, r1
 800139a:	431c      	orrs	r4, r3
 800139c:	d100      	bne.n	80013a0 <__aeabi_dadd+0x468>
 800139e:	e0c7      	b.n	8001530 <__aeabi_dadd+0x5f8>
 80013a0:	1e7c      	subs	r4, r7, #1
 80013a2:	2f01      	cmp	r7, #1
 80013a4:	d100      	bne.n	80013a8 <__aeabi_dadd+0x470>
 80013a6:	e0f9      	b.n	800159c <__aeabi_dadd+0x664>
 80013a8:	4e91      	ldr	r6, [pc, #580]	; (80015f0 <__aeabi_dadd+0x6b8>)
 80013aa:	42b7      	cmp	r7, r6
 80013ac:	d05c      	beq.n	8001468 <__aeabi_dadd+0x530>
 80013ae:	0027      	movs	r7, r4
 80013b0:	e740      	b.n	8001234 <__aeabi_dadd+0x2fc>
 80013b2:	2220      	movs	r2, #32
 80013b4:	464c      	mov	r4, r9
 80013b6:	4640      	mov	r0, r8
 80013b8:	1bd2      	subs	r2, r2, r7
 80013ba:	4094      	lsls	r4, r2
 80013bc:	40f8      	lsrs	r0, r7
 80013be:	4304      	orrs	r4, r0
 80013c0:	4640      	mov	r0, r8
 80013c2:	4090      	lsls	r0, r2
 80013c4:	1e42      	subs	r2, r0, #1
 80013c6:	4190      	sbcs	r0, r2
 80013c8:	464a      	mov	r2, r9
 80013ca:	40fa      	lsrs	r2, r7
 80013cc:	4304      	orrs	r4, r0
 80013ce:	1889      	adds	r1, r1, r2
 80013d0:	e6ee      	b.n	80011b0 <__aeabi_dadd+0x278>
 80013d2:	4c87      	ldr	r4, [pc, #540]	; (80015f0 <__aeabi_dadd+0x6b8>)
 80013d4:	42a2      	cmp	r2, r4
 80013d6:	d100      	bne.n	80013da <__aeabi_dadd+0x4a2>
 80013d8:	e6f9      	b.n	80011ce <__aeabi_dadd+0x296>
 80013da:	1818      	adds	r0, r3, r0
 80013dc:	4298      	cmp	r0, r3
 80013de:	419b      	sbcs	r3, r3
 80013e0:	4449      	add	r1, r9
 80013e2:	425b      	negs	r3, r3
 80013e4:	18cb      	adds	r3, r1, r3
 80013e6:	07dc      	lsls	r4, r3, #31
 80013e8:	0840      	lsrs	r0, r0, #1
 80013ea:	085b      	lsrs	r3, r3, #1
 80013ec:	469a      	mov	sl, r3
 80013ee:	0016      	movs	r6, r2
 80013f0:	4304      	orrs	r4, r0
 80013f2:	e6c6      	b.n	8001182 <__aeabi_dadd+0x24a>
 80013f4:	4642      	mov	r2, r8
 80013f6:	1ad4      	subs	r4, r2, r3
 80013f8:	45a0      	cmp	r8, r4
 80013fa:	4180      	sbcs	r0, r0
 80013fc:	464b      	mov	r3, r9
 80013fe:	4240      	negs	r0, r0
 8001400:	1a59      	subs	r1, r3, r1
 8001402:	1a0b      	subs	r3, r1, r0
 8001404:	469a      	mov	sl, r3
 8001406:	4665      	mov	r5, ip
 8001408:	e5ea      	b.n	8000fe0 <__aeabi_dadd+0xa8>
 800140a:	464b      	mov	r3, r9
 800140c:	464a      	mov	r2, r9
 800140e:	08c0      	lsrs	r0, r0, #3
 8001410:	075b      	lsls	r3, r3, #29
 8001412:	4665      	mov	r5, ip
 8001414:	4303      	orrs	r3, r0
 8001416:	08d1      	lsrs	r1, r2, #3
 8001418:	e6bd      	b.n	8001196 <__aeabi_dadd+0x25e>
 800141a:	2a00      	cmp	r2, #0
 800141c:	d000      	beq.n	8001420 <__aeabi_dadd+0x4e8>
 800141e:	e08e      	b.n	800153e <__aeabi_dadd+0x606>
 8001420:	464b      	mov	r3, r9
 8001422:	4303      	orrs	r3, r0
 8001424:	d117      	bne.n	8001456 <__aeabi_dadd+0x51e>
 8001426:	2180      	movs	r1, #128	; 0x80
 8001428:	2500      	movs	r5, #0
 800142a:	0309      	lsls	r1, r1, #12
 800142c:	e6da      	b.n	80011e4 <__aeabi_dadd+0x2ac>
 800142e:	074a      	lsls	r2, r1, #29
 8001430:	08db      	lsrs	r3, r3, #3
 8001432:	4313      	orrs	r3, r2
 8001434:	08c9      	lsrs	r1, r1, #3
 8001436:	e6d1      	b.n	80011dc <__aeabi_dadd+0x2a4>
 8001438:	1a1c      	subs	r4, r3, r0
 800143a:	464a      	mov	r2, r9
 800143c:	42a3      	cmp	r3, r4
 800143e:	419b      	sbcs	r3, r3
 8001440:	1a89      	subs	r1, r1, r2
 8001442:	425b      	negs	r3, r3
 8001444:	1acb      	subs	r3, r1, r3
 8001446:	469a      	mov	sl, r3
 8001448:	2601      	movs	r6, #1
 800144a:	e5c1      	b.n	8000fd0 <__aeabi_dadd+0x98>
 800144c:	074a      	lsls	r2, r1, #29
 800144e:	08db      	lsrs	r3, r3, #3
 8001450:	4313      	orrs	r3, r2
 8001452:	08c9      	lsrs	r1, r1, #3
 8001454:	e69f      	b.n	8001196 <__aeabi_dadd+0x25e>
 8001456:	4643      	mov	r3, r8
 8001458:	08d8      	lsrs	r0, r3, #3
 800145a:	464b      	mov	r3, r9
 800145c:	464a      	mov	r2, r9
 800145e:	075b      	lsls	r3, r3, #29
 8001460:	4665      	mov	r5, ip
 8001462:	4303      	orrs	r3, r0
 8001464:	08d1      	lsrs	r1, r2, #3
 8001466:	e6b9      	b.n	80011dc <__aeabi_dadd+0x2a4>
 8001468:	4643      	mov	r3, r8
 800146a:	08d8      	lsrs	r0, r3, #3
 800146c:	464b      	mov	r3, r9
 800146e:	464a      	mov	r2, r9
 8001470:	075b      	lsls	r3, r3, #29
 8001472:	4303      	orrs	r3, r0
 8001474:	08d1      	lsrs	r1, r2, #3
 8001476:	e6b1      	b.n	80011dc <__aeabi_dadd+0x2a4>
 8001478:	4319      	orrs	r1, r3
 800147a:	000c      	movs	r4, r1
 800147c:	1e63      	subs	r3, r4, #1
 800147e:	419c      	sbcs	r4, r3
 8001480:	e6eb      	b.n	800125a <__aeabi_dadd+0x322>
 8001482:	003c      	movs	r4, r7
 8001484:	000d      	movs	r5, r1
 8001486:	3c20      	subs	r4, #32
 8001488:	40e5      	lsrs	r5, r4
 800148a:	2f20      	cmp	r7, #32
 800148c:	d003      	beq.n	8001496 <__aeabi_dadd+0x55e>
 800148e:	2440      	movs	r4, #64	; 0x40
 8001490:	1be4      	subs	r4, r4, r7
 8001492:	40a1      	lsls	r1, r4
 8001494:	430b      	orrs	r3, r1
 8001496:	001c      	movs	r4, r3
 8001498:	1e63      	subs	r3, r4, #1
 800149a:	419c      	sbcs	r4, r3
 800149c:	432c      	orrs	r4, r5
 800149e:	e770      	b.n	8001382 <__aeabi_dadd+0x44a>
 80014a0:	2a00      	cmp	r2, #0
 80014a2:	d0e1      	beq.n	8001468 <__aeabi_dadd+0x530>
 80014a4:	464a      	mov	r2, r9
 80014a6:	4302      	orrs	r2, r0
 80014a8:	d0c1      	beq.n	800142e <__aeabi_dadd+0x4f6>
 80014aa:	074a      	lsls	r2, r1, #29
 80014ac:	08db      	lsrs	r3, r3, #3
 80014ae:	4313      	orrs	r3, r2
 80014b0:	2280      	movs	r2, #128	; 0x80
 80014b2:	08c9      	lsrs	r1, r1, #3
 80014b4:	0312      	lsls	r2, r2, #12
 80014b6:	4211      	tst	r1, r2
 80014b8:	d008      	beq.n	80014cc <__aeabi_dadd+0x594>
 80014ba:	4648      	mov	r0, r9
 80014bc:	08c4      	lsrs	r4, r0, #3
 80014be:	4214      	tst	r4, r2
 80014c0:	d104      	bne.n	80014cc <__aeabi_dadd+0x594>
 80014c2:	4643      	mov	r3, r8
 80014c4:	0021      	movs	r1, r4
 80014c6:	08db      	lsrs	r3, r3, #3
 80014c8:	0742      	lsls	r2, r0, #29
 80014ca:	4313      	orrs	r3, r2
 80014cc:	0f5a      	lsrs	r2, r3, #29
 80014ce:	00db      	lsls	r3, r3, #3
 80014d0:	0752      	lsls	r2, r2, #29
 80014d2:	08db      	lsrs	r3, r3, #3
 80014d4:	4313      	orrs	r3, r2
 80014d6:	e681      	b.n	80011dc <__aeabi_dadd+0x2a4>
 80014d8:	464b      	mov	r3, r9
 80014da:	4303      	orrs	r3, r0
 80014dc:	d100      	bne.n	80014e0 <__aeabi_dadd+0x5a8>
 80014de:	e714      	b.n	800130a <__aeabi_dadd+0x3d2>
 80014e0:	464b      	mov	r3, r9
 80014e2:	464a      	mov	r2, r9
 80014e4:	08c0      	lsrs	r0, r0, #3
 80014e6:	075b      	lsls	r3, r3, #29
 80014e8:	4665      	mov	r5, ip
 80014ea:	4303      	orrs	r3, r0
 80014ec:	08d1      	lsrs	r1, r2, #3
 80014ee:	e655      	b.n	800119c <__aeabi_dadd+0x264>
 80014f0:	1ac4      	subs	r4, r0, r3
 80014f2:	45a0      	cmp	r8, r4
 80014f4:	4180      	sbcs	r0, r0
 80014f6:	464b      	mov	r3, r9
 80014f8:	4240      	negs	r0, r0
 80014fa:	1a59      	subs	r1, r3, r1
 80014fc:	1a0b      	subs	r3, r1, r0
 80014fe:	469a      	mov	sl, r3
 8001500:	4665      	mov	r5, ip
 8001502:	2601      	movs	r6, #1
 8001504:	e564      	b.n	8000fd0 <__aeabi_dadd+0x98>
 8001506:	1a1c      	subs	r4, r3, r0
 8001508:	464a      	mov	r2, r9
 800150a:	42a3      	cmp	r3, r4
 800150c:	4180      	sbcs	r0, r0
 800150e:	1a8a      	subs	r2, r1, r2
 8001510:	4240      	negs	r0, r0
 8001512:	1a12      	subs	r2, r2, r0
 8001514:	4692      	mov	sl, r2
 8001516:	0212      	lsls	r2, r2, #8
 8001518:	d549      	bpl.n	80015ae <__aeabi_dadd+0x676>
 800151a:	4642      	mov	r2, r8
 800151c:	1ad4      	subs	r4, r2, r3
 800151e:	45a0      	cmp	r8, r4
 8001520:	4180      	sbcs	r0, r0
 8001522:	464b      	mov	r3, r9
 8001524:	4240      	negs	r0, r0
 8001526:	1a59      	subs	r1, r3, r1
 8001528:	1a0b      	subs	r3, r1, r0
 800152a:	469a      	mov	sl, r3
 800152c:	4665      	mov	r5, ip
 800152e:	e57f      	b.n	8001030 <__aeabi_dadd+0xf8>
 8001530:	464b      	mov	r3, r9
 8001532:	464a      	mov	r2, r9
 8001534:	08c0      	lsrs	r0, r0, #3
 8001536:	075b      	lsls	r3, r3, #29
 8001538:	4303      	orrs	r3, r0
 800153a:	08d1      	lsrs	r1, r2, #3
 800153c:	e62b      	b.n	8001196 <__aeabi_dadd+0x25e>
 800153e:	464a      	mov	r2, r9
 8001540:	08db      	lsrs	r3, r3, #3
 8001542:	4302      	orrs	r2, r0
 8001544:	d138      	bne.n	80015b8 <__aeabi_dadd+0x680>
 8001546:	074a      	lsls	r2, r1, #29
 8001548:	4313      	orrs	r3, r2
 800154a:	08c9      	lsrs	r1, r1, #3
 800154c:	e646      	b.n	80011dc <__aeabi_dadd+0x2a4>
 800154e:	464b      	mov	r3, r9
 8001550:	464a      	mov	r2, r9
 8001552:	08c0      	lsrs	r0, r0, #3
 8001554:	075b      	lsls	r3, r3, #29
 8001556:	4303      	orrs	r3, r0
 8001558:	08d1      	lsrs	r1, r2, #3
 800155a:	e61f      	b.n	800119c <__aeabi_dadd+0x264>
 800155c:	181c      	adds	r4, r3, r0
 800155e:	429c      	cmp	r4, r3
 8001560:	419b      	sbcs	r3, r3
 8001562:	4449      	add	r1, r9
 8001564:	468a      	mov	sl, r1
 8001566:	425b      	negs	r3, r3
 8001568:	449a      	add	sl, r3
 800156a:	4653      	mov	r3, sl
 800156c:	021b      	lsls	r3, r3, #8
 800156e:	d400      	bmi.n	8001572 <__aeabi_dadd+0x63a>
 8001570:	e607      	b.n	8001182 <__aeabi_dadd+0x24a>
 8001572:	4652      	mov	r2, sl
 8001574:	4b1f      	ldr	r3, [pc, #124]	; (80015f4 <__aeabi_dadd+0x6bc>)
 8001576:	2601      	movs	r6, #1
 8001578:	401a      	ands	r2, r3
 800157a:	4692      	mov	sl, r2
 800157c:	e601      	b.n	8001182 <__aeabi_dadd+0x24a>
 800157e:	003c      	movs	r4, r7
 8001580:	000e      	movs	r6, r1
 8001582:	3c20      	subs	r4, #32
 8001584:	40e6      	lsrs	r6, r4
 8001586:	2f20      	cmp	r7, #32
 8001588:	d003      	beq.n	8001592 <__aeabi_dadd+0x65a>
 800158a:	2440      	movs	r4, #64	; 0x40
 800158c:	1be4      	subs	r4, r4, r7
 800158e:	40a1      	lsls	r1, r4
 8001590:	430b      	orrs	r3, r1
 8001592:	001c      	movs	r4, r3
 8001594:	1e63      	subs	r3, r4, #1
 8001596:	419c      	sbcs	r4, r3
 8001598:	4334      	orrs	r4, r6
 800159a:	e65e      	b.n	800125a <__aeabi_dadd+0x322>
 800159c:	4443      	add	r3, r8
 800159e:	4283      	cmp	r3, r0
 80015a0:	4180      	sbcs	r0, r0
 80015a2:	4449      	add	r1, r9
 80015a4:	468a      	mov	sl, r1
 80015a6:	4240      	negs	r0, r0
 80015a8:	001c      	movs	r4, r3
 80015aa:	4482      	add	sl, r0
 80015ac:	e6bc      	b.n	8001328 <__aeabi_dadd+0x3f0>
 80015ae:	4653      	mov	r3, sl
 80015b0:	4323      	orrs	r3, r4
 80015b2:	d100      	bne.n	80015b6 <__aeabi_dadd+0x67e>
 80015b4:	e6a9      	b.n	800130a <__aeabi_dadd+0x3d2>
 80015b6:	e5e4      	b.n	8001182 <__aeabi_dadd+0x24a>
 80015b8:	074a      	lsls	r2, r1, #29
 80015ba:	4313      	orrs	r3, r2
 80015bc:	2280      	movs	r2, #128	; 0x80
 80015be:	08c9      	lsrs	r1, r1, #3
 80015c0:	0312      	lsls	r2, r2, #12
 80015c2:	4211      	tst	r1, r2
 80015c4:	d009      	beq.n	80015da <__aeabi_dadd+0x6a2>
 80015c6:	4648      	mov	r0, r9
 80015c8:	08c4      	lsrs	r4, r0, #3
 80015ca:	4214      	tst	r4, r2
 80015cc:	d105      	bne.n	80015da <__aeabi_dadd+0x6a2>
 80015ce:	4643      	mov	r3, r8
 80015d0:	4665      	mov	r5, ip
 80015d2:	0021      	movs	r1, r4
 80015d4:	08db      	lsrs	r3, r3, #3
 80015d6:	0742      	lsls	r2, r0, #29
 80015d8:	4313      	orrs	r3, r2
 80015da:	0f5a      	lsrs	r2, r3, #29
 80015dc:	00db      	lsls	r3, r3, #3
 80015de:	08db      	lsrs	r3, r3, #3
 80015e0:	0752      	lsls	r2, r2, #29
 80015e2:	4313      	orrs	r3, r2
 80015e4:	e5fa      	b.n	80011dc <__aeabi_dadd+0x2a4>
 80015e6:	2300      	movs	r3, #0
 80015e8:	4a01      	ldr	r2, [pc, #4]	; (80015f0 <__aeabi_dadd+0x6b8>)
 80015ea:	001c      	movs	r4, r3
 80015ec:	e540      	b.n	8001070 <__aeabi_dadd+0x138>
 80015ee:	46c0      	nop			; (mov r8, r8)
 80015f0:	000007ff 	.word	0x000007ff
 80015f4:	ff7fffff 	.word	0xff7fffff

080015f8 <__aeabi_ddiv>:
 80015f8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80015fa:	4657      	mov	r7, sl
 80015fc:	464e      	mov	r6, r9
 80015fe:	4645      	mov	r5, r8
 8001600:	46de      	mov	lr, fp
 8001602:	b5e0      	push	{r5, r6, r7, lr}
 8001604:	030c      	lsls	r4, r1, #12
 8001606:	001f      	movs	r7, r3
 8001608:	004b      	lsls	r3, r1, #1
 800160a:	4681      	mov	r9, r0
 800160c:	4692      	mov	sl, r2
 800160e:	0005      	movs	r5, r0
 8001610:	b085      	sub	sp, #20
 8001612:	0b24      	lsrs	r4, r4, #12
 8001614:	0d5b      	lsrs	r3, r3, #21
 8001616:	0fce      	lsrs	r6, r1, #31
 8001618:	2b00      	cmp	r3, #0
 800161a:	d100      	bne.n	800161e <__aeabi_ddiv+0x26>
 800161c:	e152      	b.n	80018c4 <__aeabi_ddiv+0x2cc>
 800161e:	4ad2      	ldr	r2, [pc, #840]	; (8001968 <__aeabi_ddiv+0x370>)
 8001620:	4293      	cmp	r3, r2
 8001622:	d100      	bne.n	8001626 <__aeabi_ddiv+0x2e>
 8001624:	e16e      	b.n	8001904 <__aeabi_ddiv+0x30c>
 8001626:	0f42      	lsrs	r2, r0, #29
 8001628:	00e4      	lsls	r4, r4, #3
 800162a:	4314      	orrs	r4, r2
 800162c:	2280      	movs	r2, #128	; 0x80
 800162e:	0412      	lsls	r2, r2, #16
 8001630:	4322      	orrs	r2, r4
 8001632:	4690      	mov	r8, r2
 8001634:	4acd      	ldr	r2, [pc, #820]	; (800196c <__aeabi_ddiv+0x374>)
 8001636:	00c5      	lsls	r5, r0, #3
 8001638:	4693      	mov	fp, r2
 800163a:	449b      	add	fp, r3
 800163c:	2300      	movs	r3, #0
 800163e:	4699      	mov	r9, r3
 8001640:	9300      	str	r3, [sp, #0]
 8001642:	033c      	lsls	r4, r7, #12
 8001644:	007b      	lsls	r3, r7, #1
 8001646:	4650      	mov	r0, sl
 8001648:	0b24      	lsrs	r4, r4, #12
 800164a:	0d5b      	lsrs	r3, r3, #21
 800164c:	0fff      	lsrs	r7, r7, #31
 800164e:	2b00      	cmp	r3, #0
 8001650:	d100      	bne.n	8001654 <__aeabi_ddiv+0x5c>
 8001652:	e11a      	b.n	800188a <__aeabi_ddiv+0x292>
 8001654:	4ac4      	ldr	r2, [pc, #784]	; (8001968 <__aeabi_ddiv+0x370>)
 8001656:	4293      	cmp	r3, r2
 8001658:	d100      	bne.n	800165c <__aeabi_ddiv+0x64>
 800165a:	e15e      	b.n	800191a <__aeabi_ddiv+0x322>
 800165c:	0f42      	lsrs	r2, r0, #29
 800165e:	00e4      	lsls	r4, r4, #3
 8001660:	4322      	orrs	r2, r4
 8001662:	2480      	movs	r4, #128	; 0x80
 8001664:	0424      	lsls	r4, r4, #16
 8001666:	4314      	orrs	r4, r2
 8001668:	4ac0      	ldr	r2, [pc, #768]	; (800196c <__aeabi_ddiv+0x374>)
 800166a:	00c1      	lsls	r1, r0, #3
 800166c:	4694      	mov	ip, r2
 800166e:	465a      	mov	r2, fp
 8001670:	4463      	add	r3, ip
 8001672:	1ad3      	subs	r3, r2, r3
 8001674:	469b      	mov	fp, r3
 8001676:	2000      	movs	r0, #0
 8001678:	0033      	movs	r3, r6
 800167a:	407b      	eors	r3, r7
 800167c:	469a      	mov	sl, r3
 800167e:	464b      	mov	r3, r9
 8001680:	2b0f      	cmp	r3, #15
 8001682:	d827      	bhi.n	80016d4 <__aeabi_ddiv+0xdc>
 8001684:	4aba      	ldr	r2, [pc, #744]	; (8001970 <__aeabi_ddiv+0x378>)
 8001686:	009b      	lsls	r3, r3, #2
 8001688:	58d3      	ldr	r3, [r2, r3]
 800168a:	469f      	mov	pc, r3
 800168c:	46b2      	mov	sl, r6
 800168e:	9b00      	ldr	r3, [sp, #0]
 8001690:	2b02      	cmp	r3, #2
 8001692:	d016      	beq.n	80016c2 <__aeabi_ddiv+0xca>
 8001694:	2b03      	cmp	r3, #3
 8001696:	d100      	bne.n	800169a <__aeabi_ddiv+0xa2>
 8001698:	e287      	b.n	8001baa <__aeabi_ddiv+0x5b2>
 800169a:	2b01      	cmp	r3, #1
 800169c:	d000      	beq.n	80016a0 <__aeabi_ddiv+0xa8>
 800169e:	e0d5      	b.n	800184c <__aeabi_ddiv+0x254>
 80016a0:	2300      	movs	r3, #0
 80016a2:	2200      	movs	r2, #0
 80016a4:	2500      	movs	r5, #0
 80016a6:	051b      	lsls	r3, r3, #20
 80016a8:	4313      	orrs	r3, r2
 80016aa:	4652      	mov	r2, sl
 80016ac:	07d2      	lsls	r2, r2, #31
 80016ae:	4313      	orrs	r3, r2
 80016b0:	0028      	movs	r0, r5
 80016b2:	0019      	movs	r1, r3
 80016b4:	b005      	add	sp, #20
 80016b6:	bcf0      	pop	{r4, r5, r6, r7}
 80016b8:	46bb      	mov	fp, r7
 80016ba:	46b2      	mov	sl, r6
 80016bc:	46a9      	mov	r9, r5
 80016be:	46a0      	mov	r8, r4
 80016c0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80016c2:	2200      	movs	r2, #0
 80016c4:	2500      	movs	r5, #0
 80016c6:	4ba8      	ldr	r3, [pc, #672]	; (8001968 <__aeabi_ddiv+0x370>)
 80016c8:	e7ed      	b.n	80016a6 <__aeabi_ddiv+0xae>
 80016ca:	46ba      	mov	sl, r7
 80016cc:	46a0      	mov	r8, r4
 80016ce:	000d      	movs	r5, r1
 80016d0:	9000      	str	r0, [sp, #0]
 80016d2:	e7dc      	b.n	800168e <__aeabi_ddiv+0x96>
 80016d4:	4544      	cmp	r4, r8
 80016d6:	d200      	bcs.n	80016da <__aeabi_ddiv+0xe2>
 80016d8:	e1c4      	b.n	8001a64 <__aeabi_ddiv+0x46c>
 80016da:	d100      	bne.n	80016de <__aeabi_ddiv+0xe6>
 80016dc:	e1bf      	b.n	8001a5e <__aeabi_ddiv+0x466>
 80016de:	2301      	movs	r3, #1
 80016e0:	425b      	negs	r3, r3
 80016e2:	469c      	mov	ip, r3
 80016e4:	002e      	movs	r6, r5
 80016e6:	4640      	mov	r0, r8
 80016e8:	2500      	movs	r5, #0
 80016ea:	44e3      	add	fp, ip
 80016ec:	0223      	lsls	r3, r4, #8
 80016ee:	0e0c      	lsrs	r4, r1, #24
 80016f0:	431c      	orrs	r4, r3
 80016f2:	0c1b      	lsrs	r3, r3, #16
 80016f4:	4699      	mov	r9, r3
 80016f6:	0423      	lsls	r3, r4, #16
 80016f8:	020a      	lsls	r2, r1, #8
 80016fa:	0c1f      	lsrs	r7, r3, #16
 80016fc:	4649      	mov	r1, r9
 80016fe:	9200      	str	r2, [sp, #0]
 8001700:	9701      	str	r7, [sp, #4]
 8001702:	f7fe fd99 	bl	8000238 <__aeabi_uidivmod>
 8001706:	0002      	movs	r2, r0
 8001708:	437a      	muls	r2, r7
 800170a:	040b      	lsls	r3, r1, #16
 800170c:	0c31      	lsrs	r1, r6, #16
 800170e:	4680      	mov	r8, r0
 8001710:	4319      	orrs	r1, r3
 8001712:	428a      	cmp	r2, r1
 8001714:	d907      	bls.n	8001726 <__aeabi_ddiv+0x12e>
 8001716:	2301      	movs	r3, #1
 8001718:	425b      	negs	r3, r3
 800171a:	469c      	mov	ip, r3
 800171c:	1909      	adds	r1, r1, r4
 800171e:	44e0      	add	r8, ip
 8001720:	428c      	cmp	r4, r1
 8001722:	d800      	bhi.n	8001726 <__aeabi_ddiv+0x12e>
 8001724:	e201      	b.n	8001b2a <__aeabi_ddiv+0x532>
 8001726:	1a88      	subs	r0, r1, r2
 8001728:	4649      	mov	r1, r9
 800172a:	f7fe fd85 	bl	8000238 <__aeabi_uidivmod>
 800172e:	9a01      	ldr	r2, [sp, #4]
 8001730:	0436      	lsls	r6, r6, #16
 8001732:	4342      	muls	r2, r0
 8001734:	0409      	lsls	r1, r1, #16
 8001736:	0c36      	lsrs	r6, r6, #16
 8001738:	0003      	movs	r3, r0
 800173a:	430e      	orrs	r6, r1
 800173c:	42b2      	cmp	r2, r6
 800173e:	d904      	bls.n	800174a <__aeabi_ddiv+0x152>
 8001740:	1936      	adds	r6, r6, r4
 8001742:	3b01      	subs	r3, #1
 8001744:	42b4      	cmp	r4, r6
 8001746:	d800      	bhi.n	800174a <__aeabi_ddiv+0x152>
 8001748:	e1e9      	b.n	8001b1e <__aeabi_ddiv+0x526>
 800174a:	1ab0      	subs	r0, r6, r2
 800174c:	4642      	mov	r2, r8
 800174e:	9e00      	ldr	r6, [sp, #0]
 8001750:	0412      	lsls	r2, r2, #16
 8001752:	431a      	orrs	r2, r3
 8001754:	0c33      	lsrs	r3, r6, #16
 8001756:	001f      	movs	r7, r3
 8001758:	0c11      	lsrs	r1, r2, #16
 800175a:	4690      	mov	r8, r2
 800175c:	9302      	str	r3, [sp, #8]
 800175e:	0413      	lsls	r3, r2, #16
 8001760:	0432      	lsls	r2, r6, #16
 8001762:	0c16      	lsrs	r6, r2, #16
 8001764:	0032      	movs	r2, r6
 8001766:	0c1b      	lsrs	r3, r3, #16
 8001768:	435a      	muls	r2, r3
 800176a:	9603      	str	r6, [sp, #12]
 800176c:	437b      	muls	r3, r7
 800176e:	434e      	muls	r6, r1
 8001770:	4379      	muls	r1, r7
 8001772:	0c17      	lsrs	r7, r2, #16
 8001774:	46bc      	mov	ip, r7
 8001776:	199b      	adds	r3, r3, r6
 8001778:	4463      	add	r3, ip
 800177a:	429e      	cmp	r6, r3
 800177c:	d903      	bls.n	8001786 <__aeabi_ddiv+0x18e>
 800177e:	2680      	movs	r6, #128	; 0x80
 8001780:	0276      	lsls	r6, r6, #9
 8001782:	46b4      	mov	ip, r6
 8001784:	4461      	add	r1, ip
 8001786:	0c1e      	lsrs	r6, r3, #16
 8001788:	1871      	adds	r1, r6, r1
 800178a:	0416      	lsls	r6, r2, #16
 800178c:	041b      	lsls	r3, r3, #16
 800178e:	0c36      	lsrs	r6, r6, #16
 8001790:	199e      	adds	r6, r3, r6
 8001792:	4288      	cmp	r0, r1
 8001794:	d302      	bcc.n	800179c <__aeabi_ddiv+0x1a4>
 8001796:	d112      	bne.n	80017be <__aeabi_ddiv+0x1c6>
 8001798:	42b5      	cmp	r5, r6
 800179a:	d210      	bcs.n	80017be <__aeabi_ddiv+0x1c6>
 800179c:	4643      	mov	r3, r8
 800179e:	1e5a      	subs	r2, r3, #1
 80017a0:	9b00      	ldr	r3, [sp, #0]
 80017a2:	469c      	mov	ip, r3
 80017a4:	4465      	add	r5, ip
 80017a6:	001f      	movs	r7, r3
 80017a8:	429d      	cmp	r5, r3
 80017aa:	419b      	sbcs	r3, r3
 80017ac:	425b      	negs	r3, r3
 80017ae:	191b      	adds	r3, r3, r4
 80017b0:	18c0      	adds	r0, r0, r3
 80017b2:	4284      	cmp	r4, r0
 80017b4:	d200      	bcs.n	80017b8 <__aeabi_ddiv+0x1c0>
 80017b6:	e19e      	b.n	8001af6 <__aeabi_ddiv+0x4fe>
 80017b8:	d100      	bne.n	80017bc <__aeabi_ddiv+0x1c4>
 80017ba:	e199      	b.n	8001af0 <__aeabi_ddiv+0x4f8>
 80017bc:	4690      	mov	r8, r2
 80017be:	1bae      	subs	r6, r5, r6
 80017c0:	42b5      	cmp	r5, r6
 80017c2:	41ad      	sbcs	r5, r5
 80017c4:	1a40      	subs	r0, r0, r1
 80017c6:	426d      	negs	r5, r5
 80017c8:	1b40      	subs	r0, r0, r5
 80017ca:	4284      	cmp	r4, r0
 80017cc:	d100      	bne.n	80017d0 <__aeabi_ddiv+0x1d8>
 80017ce:	e1d2      	b.n	8001b76 <__aeabi_ddiv+0x57e>
 80017d0:	4649      	mov	r1, r9
 80017d2:	f7fe fd31 	bl	8000238 <__aeabi_uidivmod>
 80017d6:	9a01      	ldr	r2, [sp, #4]
 80017d8:	040b      	lsls	r3, r1, #16
 80017da:	4342      	muls	r2, r0
 80017dc:	0c31      	lsrs	r1, r6, #16
 80017de:	0005      	movs	r5, r0
 80017e0:	4319      	orrs	r1, r3
 80017e2:	428a      	cmp	r2, r1
 80017e4:	d900      	bls.n	80017e8 <__aeabi_ddiv+0x1f0>
 80017e6:	e16c      	b.n	8001ac2 <__aeabi_ddiv+0x4ca>
 80017e8:	1a88      	subs	r0, r1, r2
 80017ea:	4649      	mov	r1, r9
 80017ec:	f7fe fd24 	bl	8000238 <__aeabi_uidivmod>
 80017f0:	9a01      	ldr	r2, [sp, #4]
 80017f2:	0436      	lsls	r6, r6, #16
 80017f4:	4342      	muls	r2, r0
 80017f6:	0409      	lsls	r1, r1, #16
 80017f8:	0c36      	lsrs	r6, r6, #16
 80017fa:	0003      	movs	r3, r0
 80017fc:	430e      	orrs	r6, r1
 80017fe:	42b2      	cmp	r2, r6
 8001800:	d900      	bls.n	8001804 <__aeabi_ddiv+0x20c>
 8001802:	e153      	b.n	8001aac <__aeabi_ddiv+0x4b4>
 8001804:	9803      	ldr	r0, [sp, #12]
 8001806:	1ab6      	subs	r6, r6, r2
 8001808:	0002      	movs	r2, r0
 800180a:	042d      	lsls	r5, r5, #16
 800180c:	431d      	orrs	r5, r3
 800180e:	9f02      	ldr	r7, [sp, #8]
 8001810:	042b      	lsls	r3, r5, #16
 8001812:	0c1b      	lsrs	r3, r3, #16
 8001814:	435a      	muls	r2, r3
 8001816:	437b      	muls	r3, r7
 8001818:	469c      	mov	ip, r3
 800181a:	0c29      	lsrs	r1, r5, #16
 800181c:	4348      	muls	r0, r1
 800181e:	0c13      	lsrs	r3, r2, #16
 8001820:	4484      	add	ip, r0
 8001822:	4463      	add	r3, ip
 8001824:	4379      	muls	r1, r7
 8001826:	4298      	cmp	r0, r3
 8001828:	d903      	bls.n	8001832 <__aeabi_ddiv+0x23a>
 800182a:	2080      	movs	r0, #128	; 0x80
 800182c:	0240      	lsls	r0, r0, #9
 800182e:	4684      	mov	ip, r0
 8001830:	4461      	add	r1, ip
 8001832:	0c18      	lsrs	r0, r3, #16
 8001834:	0412      	lsls	r2, r2, #16
 8001836:	041b      	lsls	r3, r3, #16
 8001838:	0c12      	lsrs	r2, r2, #16
 800183a:	1840      	adds	r0, r0, r1
 800183c:	189b      	adds	r3, r3, r2
 800183e:	4286      	cmp	r6, r0
 8001840:	d200      	bcs.n	8001844 <__aeabi_ddiv+0x24c>
 8001842:	e100      	b.n	8001a46 <__aeabi_ddiv+0x44e>
 8001844:	d100      	bne.n	8001848 <__aeabi_ddiv+0x250>
 8001846:	e0fb      	b.n	8001a40 <__aeabi_ddiv+0x448>
 8001848:	2301      	movs	r3, #1
 800184a:	431d      	orrs	r5, r3
 800184c:	4b49      	ldr	r3, [pc, #292]	; (8001974 <__aeabi_ddiv+0x37c>)
 800184e:	445b      	add	r3, fp
 8001850:	2b00      	cmp	r3, #0
 8001852:	dc00      	bgt.n	8001856 <__aeabi_ddiv+0x25e>
 8001854:	e0aa      	b.n	80019ac <__aeabi_ddiv+0x3b4>
 8001856:	076a      	lsls	r2, r5, #29
 8001858:	d000      	beq.n	800185c <__aeabi_ddiv+0x264>
 800185a:	e13d      	b.n	8001ad8 <__aeabi_ddiv+0x4e0>
 800185c:	08e9      	lsrs	r1, r5, #3
 800185e:	4642      	mov	r2, r8
 8001860:	01d2      	lsls	r2, r2, #7
 8001862:	d506      	bpl.n	8001872 <__aeabi_ddiv+0x27a>
 8001864:	4642      	mov	r2, r8
 8001866:	4b44      	ldr	r3, [pc, #272]	; (8001978 <__aeabi_ddiv+0x380>)
 8001868:	401a      	ands	r2, r3
 800186a:	2380      	movs	r3, #128	; 0x80
 800186c:	4690      	mov	r8, r2
 800186e:	00db      	lsls	r3, r3, #3
 8001870:	445b      	add	r3, fp
 8001872:	4a42      	ldr	r2, [pc, #264]	; (800197c <__aeabi_ddiv+0x384>)
 8001874:	4293      	cmp	r3, r2
 8001876:	dd00      	ble.n	800187a <__aeabi_ddiv+0x282>
 8001878:	e723      	b.n	80016c2 <__aeabi_ddiv+0xca>
 800187a:	4642      	mov	r2, r8
 800187c:	055b      	lsls	r3, r3, #21
 800187e:	0755      	lsls	r5, r2, #29
 8001880:	0252      	lsls	r2, r2, #9
 8001882:	430d      	orrs	r5, r1
 8001884:	0b12      	lsrs	r2, r2, #12
 8001886:	0d5b      	lsrs	r3, r3, #21
 8001888:	e70d      	b.n	80016a6 <__aeabi_ddiv+0xae>
 800188a:	4651      	mov	r1, sl
 800188c:	4321      	orrs	r1, r4
 800188e:	d100      	bne.n	8001892 <__aeabi_ddiv+0x29a>
 8001890:	e07c      	b.n	800198c <__aeabi_ddiv+0x394>
 8001892:	2c00      	cmp	r4, #0
 8001894:	d100      	bne.n	8001898 <__aeabi_ddiv+0x2a0>
 8001896:	e0fb      	b.n	8001a90 <__aeabi_ddiv+0x498>
 8001898:	0020      	movs	r0, r4
 800189a:	f001 f917 	bl	8002acc <__clzsi2>
 800189e:	0002      	movs	r2, r0
 80018a0:	3a0b      	subs	r2, #11
 80018a2:	231d      	movs	r3, #29
 80018a4:	1a9b      	subs	r3, r3, r2
 80018a6:	4652      	mov	r2, sl
 80018a8:	0001      	movs	r1, r0
 80018aa:	40da      	lsrs	r2, r3
 80018ac:	4653      	mov	r3, sl
 80018ae:	3908      	subs	r1, #8
 80018b0:	408b      	lsls	r3, r1
 80018b2:	408c      	lsls	r4, r1
 80018b4:	0019      	movs	r1, r3
 80018b6:	4314      	orrs	r4, r2
 80018b8:	4b31      	ldr	r3, [pc, #196]	; (8001980 <__aeabi_ddiv+0x388>)
 80018ba:	4458      	add	r0, fp
 80018bc:	469b      	mov	fp, r3
 80018be:	4483      	add	fp, r0
 80018c0:	2000      	movs	r0, #0
 80018c2:	e6d9      	b.n	8001678 <__aeabi_ddiv+0x80>
 80018c4:	0003      	movs	r3, r0
 80018c6:	4323      	orrs	r3, r4
 80018c8:	4698      	mov	r8, r3
 80018ca:	d044      	beq.n	8001956 <__aeabi_ddiv+0x35e>
 80018cc:	2c00      	cmp	r4, #0
 80018ce:	d100      	bne.n	80018d2 <__aeabi_ddiv+0x2da>
 80018d0:	e0cf      	b.n	8001a72 <__aeabi_ddiv+0x47a>
 80018d2:	0020      	movs	r0, r4
 80018d4:	f001 f8fa 	bl	8002acc <__clzsi2>
 80018d8:	0001      	movs	r1, r0
 80018da:	0002      	movs	r2, r0
 80018dc:	390b      	subs	r1, #11
 80018de:	231d      	movs	r3, #29
 80018e0:	1a5b      	subs	r3, r3, r1
 80018e2:	4649      	mov	r1, r9
 80018e4:	0010      	movs	r0, r2
 80018e6:	40d9      	lsrs	r1, r3
 80018e8:	3808      	subs	r0, #8
 80018ea:	4084      	lsls	r4, r0
 80018ec:	000b      	movs	r3, r1
 80018ee:	464d      	mov	r5, r9
 80018f0:	4323      	orrs	r3, r4
 80018f2:	4698      	mov	r8, r3
 80018f4:	4085      	lsls	r5, r0
 80018f6:	4b23      	ldr	r3, [pc, #140]	; (8001984 <__aeabi_ddiv+0x38c>)
 80018f8:	1a9b      	subs	r3, r3, r2
 80018fa:	469b      	mov	fp, r3
 80018fc:	2300      	movs	r3, #0
 80018fe:	4699      	mov	r9, r3
 8001900:	9300      	str	r3, [sp, #0]
 8001902:	e69e      	b.n	8001642 <__aeabi_ddiv+0x4a>
 8001904:	0002      	movs	r2, r0
 8001906:	4322      	orrs	r2, r4
 8001908:	4690      	mov	r8, r2
 800190a:	d11d      	bne.n	8001948 <__aeabi_ddiv+0x350>
 800190c:	2208      	movs	r2, #8
 800190e:	469b      	mov	fp, r3
 8001910:	2302      	movs	r3, #2
 8001912:	2500      	movs	r5, #0
 8001914:	4691      	mov	r9, r2
 8001916:	9300      	str	r3, [sp, #0]
 8001918:	e693      	b.n	8001642 <__aeabi_ddiv+0x4a>
 800191a:	4651      	mov	r1, sl
 800191c:	4321      	orrs	r1, r4
 800191e:	d109      	bne.n	8001934 <__aeabi_ddiv+0x33c>
 8001920:	2302      	movs	r3, #2
 8001922:	464a      	mov	r2, r9
 8001924:	431a      	orrs	r2, r3
 8001926:	4b18      	ldr	r3, [pc, #96]	; (8001988 <__aeabi_ddiv+0x390>)
 8001928:	4691      	mov	r9, r2
 800192a:	469c      	mov	ip, r3
 800192c:	2400      	movs	r4, #0
 800192e:	2002      	movs	r0, #2
 8001930:	44e3      	add	fp, ip
 8001932:	e6a1      	b.n	8001678 <__aeabi_ddiv+0x80>
 8001934:	2303      	movs	r3, #3
 8001936:	464a      	mov	r2, r9
 8001938:	431a      	orrs	r2, r3
 800193a:	4b13      	ldr	r3, [pc, #76]	; (8001988 <__aeabi_ddiv+0x390>)
 800193c:	4691      	mov	r9, r2
 800193e:	469c      	mov	ip, r3
 8001940:	4651      	mov	r1, sl
 8001942:	2003      	movs	r0, #3
 8001944:	44e3      	add	fp, ip
 8001946:	e697      	b.n	8001678 <__aeabi_ddiv+0x80>
 8001948:	220c      	movs	r2, #12
 800194a:	469b      	mov	fp, r3
 800194c:	2303      	movs	r3, #3
 800194e:	46a0      	mov	r8, r4
 8001950:	4691      	mov	r9, r2
 8001952:	9300      	str	r3, [sp, #0]
 8001954:	e675      	b.n	8001642 <__aeabi_ddiv+0x4a>
 8001956:	2304      	movs	r3, #4
 8001958:	4699      	mov	r9, r3
 800195a:	2300      	movs	r3, #0
 800195c:	469b      	mov	fp, r3
 800195e:	3301      	adds	r3, #1
 8001960:	2500      	movs	r5, #0
 8001962:	9300      	str	r3, [sp, #0]
 8001964:	e66d      	b.n	8001642 <__aeabi_ddiv+0x4a>
 8001966:	46c0      	nop			; (mov r8, r8)
 8001968:	000007ff 	.word	0x000007ff
 800196c:	fffffc01 	.word	0xfffffc01
 8001970:	08006a70 	.word	0x08006a70
 8001974:	000003ff 	.word	0x000003ff
 8001978:	feffffff 	.word	0xfeffffff
 800197c:	000007fe 	.word	0x000007fe
 8001980:	000003f3 	.word	0x000003f3
 8001984:	fffffc0d 	.word	0xfffffc0d
 8001988:	fffff801 	.word	0xfffff801
 800198c:	464a      	mov	r2, r9
 800198e:	2301      	movs	r3, #1
 8001990:	431a      	orrs	r2, r3
 8001992:	4691      	mov	r9, r2
 8001994:	2400      	movs	r4, #0
 8001996:	2001      	movs	r0, #1
 8001998:	e66e      	b.n	8001678 <__aeabi_ddiv+0x80>
 800199a:	2300      	movs	r3, #0
 800199c:	2280      	movs	r2, #128	; 0x80
 800199e:	469a      	mov	sl, r3
 80019a0:	2500      	movs	r5, #0
 80019a2:	4b88      	ldr	r3, [pc, #544]	; (8001bc4 <__aeabi_ddiv+0x5cc>)
 80019a4:	0312      	lsls	r2, r2, #12
 80019a6:	e67e      	b.n	80016a6 <__aeabi_ddiv+0xae>
 80019a8:	2501      	movs	r5, #1
 80019aa:	426d      	negs	r5, r5
 80019ac:	2201      	movs	r2, #1
 80019ae:	1ad2      	subs	r2, r2, r3
 80019b0:	2a38      	cmp	r2, #56	; 0x38
 80019b2:	dd00      	ble.n	80019b6 <__aeabi_ddiv+0x3be>
 80019b4:	e674      	b.n	80016a0 <__aeabi_ddiv+0xa8>
 80019b6:	2a1f      	cmp	r2, #31
 80019b8:	dc00      	bgt.n	80019bc <__aeabi_ddiv+0x3c4>
 80019ba:	e0bd      	b.n	8001b38 <__aeabi_ddiv+0x540>
 80019bc:	211f      	movs	r1, #31
 80019be:	4249      	negs	r1, r1
 80019c0:	1acb      	subs	r3, r1, r3
 80019c2:	4641      	mov	r1, r8
 80019c4:	40d9      	lsrs	r1, r3
 80019c6:	000b      	movs	r3, r1
 80019c8:	2a20      	cmp	r2, #32
 80019ca:	d004      	beq.n	80019d6 <__aeabi_ddiv+0x3de>
 80019cc:	4641      	mov	r1, r8
 80019ce:	4a7e      	ldr	r2, [pc, #504]	; (8001bc8 <__aeabi_ddiv+0x5d0>)
 80019d0:	445a      	add	r2, fp
 80019d2:	4091      	lsls	r1, r2
 80019d4:	430d      	orrs	r5, r1
 80019d6:	0029      	movs	r1, r5
 80019d8:	1e4a      	subs	r2, r1, #1
 80019da:	4191      	sbcs	r1, r2
 80019dc:	4319      	orrs	r1, r3
 80019de:	2307      	movs	r3, #7
 80019e0:	001d      	movs	r5, r3
 80019e2:	2200      	movs	r2, #0
 80019e4:	400d      	ands	r5, r1
 80019e6:	420b      	tst	r3, r1
 80019e8:	d100      	bne.n	80019ec <__aeabi_ddiv+0x3f4>
 80019ea:	e0d0      	b.n	8001b8e <__aeabi_ddiv+0x596>
 80019ec:	220f      	movs	r2, #15
 80019ee:	2300      	movs	r3, #0
 80019f0:	400a      	ands	r2, r1
 80019f2:	2a04      	cmp	r2, #4
 80019f4:	d100      	bne.n	80019f8 <__aeabi_ddiv+0x400>
 80019f6:	e0c7      	b.n	8001b88 <__aeabi_ddiv+0x590>
 80019f8:	1d0a      	adds	r2, r1, #4
 80019fa:	428a      	cmp	r2, r1
 80019fc:	4189      	sbcs	r1, r1
 80019fe:	4249      	negs	r1, r1
 8001a00:	185b      	adds	r3, r3, r1
 8001a02:	0011      	movs	r1, r2
 8001a04:	021a      	lsls	r2, r3, #8
 8001a06:	d400      	bmi.n	8001a0a <__aeabi_ddiv+0x412>
 8001a08:	e0be      	b.n	8001b88 <__aeabi_ddiv+0x590>
 8001a0a:	2301      	movs	r3, #1
 8001a0c:	2200      	movs	r2, #0
 8001a0e:	2500      	movs	r5, #0
 8001a10:	e649      	b.n	80016a6 <__aeabi_ddiv+0xae>
 8001a12:	2280      	movs	r2, #128	; 0x80
 8001a14:	4643      	mov	r3, r8
 8001a16:	0312      	lsls	r2, r2, #12
 8001a18:	4213      	tst	r3, r2
 8001a1a:	d008      	beq.n	8001a2e <__aeabi_ddiv+0x436>
 8001a1c:	4214      	tst	r4, r2
 8001a1e:	d106      	bne.n	8001a2e <__aeabi_ddiv+0x436>
 8001a20:	4322      	orrs	r2, r4
 8001a22:	0312      	lsls	r2, r2, #12
 8001a24:	46ba      	mov	sl, r7
 8001a26:	000d      	movs	r5, r1
 8001a28:	4b66      	ldr	r3, [pc, #408]	; (8001bc4 <__aeabi_ddiv+0x5cc>)
 8001a2a:	0b12      	lsrs	r2, r2, #12
 8001a2c:	e63b      	b.n	80016a6 <__aeabi_ddiv+0xae>
 8001a2e:	2280      	movs	r2, #128	; 0x80
 8001a30:	4643      	mov	r3, r8
 8001a32:	0312      	lsls	r2, r2, #12
 8001a34:	431a      	orrs	r2, r3
 8001a36:	0312      	lsls	r2, r2, #12
 8001a38:	46b2      	mov	sl, r6
 8001a3a:	4b62      	ldr	r3, [pc, #392]	; (8001bc4 <__aeabi_ddiv+0x5cc>)
 8001a3c:	0b12      	lsrs	r2, r2, #12
 8001a3e:	e632      	b.n	80016a6 <__aeabi_ddiv+0xae>
 8001a40:	2b00      	cmp	r3, #0
 8001a42:	d100      	bne.n	8001a46 <__aeabi_ddiv+0x44e>
 8001a44:	e702      	b.n	800184c <__aeabi_ddiv+0x254>
 8001a46:	19a6      	adds	r6, r4, r6
 8001a48:	1e6a      	subs	r2, r5, #1
 8001a4a:	42a6      	cmp	r6, r4
 8001a4c:	d200      	bcs.n	8001a50 <__aeabi_ddiv+0x458>
 8001a4e:	e089      	b.n	8001b64 <__aeabi_ddiv+0x56c>
 8001a50:	4286      	cmp	r6, r0
 8001a52:	d200      	bcs.n	8001a56 <__aeabi_ddiv+0x45e>
 8001a54:	e09f      	b.n	8001b96 <__aeabi_ddiv+0x59e>
 8001a56:	d100      	bne.n	8001a5a <__aeabi_ddiv+0x462>
 8001a58:	e0af      	b.n	8001bba <__aeabi_ddiv+0x5c2>
 8001a5a:	0015      	movs	r5, r2
 8001a5c:	e6f4      	b.n	8001848 <__aeabi_ddiv+0x250>
 8001a5e:	42a9      	cmp	r1, r5
 8001a60:	d900      	bls.n	8001a64 <__aeabi_ddiv+0x46c>
 8001a62:	e63c      	b.n	80016de <__aeabi_ddiv+0xe6>
 8001a64:	4643      	mov	r3, r8
 8001a66:	07de      	lsls	r6, r3, #31
 8001a68:	0858      	lsrs	r0, r3, #1
 8001a6a:	086b      	lsrs	r3, r5, #1
 8001a6c:	431e      	orrs	r6, r3
 8001a6e:	07ed      	lsls	r5, r5, #31
 8001a70:	e63c      	b.n	80016ec <__aeabi_ddiv+0xf4>
 8001a72:	f001 f82b 	bl	8002acc <__clzsi2>
 8001a76:	0001      	movs	r1, r0
 8001a78:	0002      	movs	r2, r0
 8001a7a:	3115      	adds	r1, #21
 8001a7c:	3220      	adds	r2, #32
 8001a7e:	291c      	cmp	r1, #28
 8001a80:	dc00      	bgt.n	8001a84 <__aeabi_ddiv+0x48c>
 8001a82:	e72c      	b.n	80018de <__aeabi_ddiv+0x2e6>
 8001a84:	464b      	mov	r3, r9
 8001a86:	3808      	subs	r0, #8
 8001a88:	4083      	lsls	r3, r0
 8001a8a:	2500      	movs	r5, #0
 8001a8c:	4698      	mov	r8, r3
 8001a8e:	e732      	b.n	80018f6 <__aeabi_ddiv+0x2fe>
 8001a90:	f001 f81c 	bl	8002acc <__clzsi2>
 8001a94:	0003      	movs	r3, r0
 8001a96:	001a      	movs	r2, r3
 8001a98:	3215      	adds	r2, #21
 8001a9a:	3020      	adds	r0, #32
 8001a9c:	2a1c      	cmp	r2, #28
 8001a9e:	dc00      	bgt.n	8001aa2 <__aeabi_ddiv+0x4aa>
 8001aa0:	e6ff      	b.n	80018a2 <__aeabi_ddiv+0x2aa>
 8001aa2:	4654      	mov	r4, sl
 8001aa4:	3b08      	subs	r3, #8
 8001aa6:	2100      	movs	r1, #0
 8001aa8:	409c      	lsls	r4, r3
 8001aaa:	e705      	b.n	80018b8 <__aeabi_ddiv+0x2c0>
 8001aac:	1936      	adds	r6, r6, r4
 8001aae:	3b01      	subs	r3, #1
 8001ab0:	42b4      	cmp	r4, r6
 8001ab2:	d900      	bls.n	8001ab6 <__aeabi_ddiv+0x4be>
 8001ab4:	e6a6      	b.n	8001804 <__aeabi_ddiv+0x20c>
 8001ab6:	42b2      	cmp	r2, r6
 8001ab8:	d800      	bhi.n	8001abc <__aeabi_ddiv+0x4c4>
 8001aba:	e6a3      	b.n	8001804 <__aeabi_ddiv+0x20c>
 8001abc:	1e83      	subs	r3, r0, #2
 8001abe:	1936      	adds	r6, r6, r4
 8001ac0:	e6a0      	b.n	8001804 <__aeabi_ddiv+0x20c>
 8001ac2:	1909      	adds	r1, r1, r4
 8001ac4:	3d01      	subs	r5, #1
 8001ac6:	428c      	cmp	r4, r1
 8001ac8:	d900      	bls.n	8001acc <__aeabi_ddiv+0x4d4>
 8001aca:	e68d      	b.n	80017e8 <__aeabi_ddiv+0x1f0>
 8001acc:	428a      	cmp	r2, r1
 8001ace:	d800      	bhi.n	8001ad2 <__aeabi_ddiv+0x4da>
 8001ad0:	e68a      	b.n	80017e8 <__aeabi_ddiv+0x1f0>
 8001ad2:	1e85      	subs	r5, r0, #2
 8001ad4:	1909      	adds	r1, r1, r4
 8001ad6:	e687      	b.n	80017e8 <__aeabi_ddiv+0x1f0>
 8001ad8:	220f      	movs	r2, #15
 8001ada:	402a      	ands	r2, r5
 8001adc:	2a04      	cmp	r2, #4
 8001ade:	d100      	bne.n	8001ae2 <__aeabi_ddiv+0x4ea>
 8001ae0:	e6bc      	b.n	800185c <__aeabi_ddiv+0x264>
 8001ae2:	1d29      	adds	r1, r5, #4
 8001ae4:	42a9      	cmp	r1, r5
 8001ae6:	41ad      	sbcs	r5, r5
 8001ae8:	426d      	negs	r5, r5
 8001aea:	08c9      	lsrs	r1, r1, #3
 8001aec:	44a8      	add	r8, r5
 8001aee:	e6b6      	b.n	800185e <__aeabi_ddiv+0x266>
 8001af0:	42af      	cmp	r7, r5
 8001af2:	d900      	bls.n	8001af6 <__aeabi_ddiv+0x4fe>
 8001af4:	e662      	b.n	80017bc <__aeabi_ddiv+0x1c4>
 8001af6:	4281      	cmp	r1, r0
 8001af8:	d804      	bhi.n	8001b04 <__aeabi_ddiv+0x50c>
 8001afa:	d000      	beq.n	8001afe <__aeabi_ddiv+0x506>
 8001afc:	e65e      	b.n	80017bc <__aeabi_ddiv+0x1c4>
 8001afe:	42ae      	cmp	r6, r5
 8001b00:	d800      	bhi.n	8001b04 <__aeabi_ddiv+0x50c>
 8001b02:	e65b      	b.n	80017bc <__aeabi_ddiv+0x1c4>
 8001b04:	2302      	movs	r3, #2
 8001b06:	425b      	negs	r3, r3
 8001b08:	469c      	mov	ip, r3
 8001b0a:	9b00      	ldr	r3, [sp, #0]
 8001b0c:	44e0      	add	r8, ip
 8001b0e:	469c      	mov	ip, r3
 8001b10:	4465      	add	r5, ip
 8001b12:	429d      	cmp	r5, r3
 8001b14:	419b      	sbcs	r3, r3
 8001b16:	425b      	negs	r3, r3
 8001b18:	191b      	adds	r3, r3, r4
 8001b1a:	18c0      	adds	r0, r0, r3
 8001b1c:	e64f      	b.n	80017be <__aeabi_ddiv+0x1c6>
 8001b1e:	42b2      	cmp	r2, r6
 8001b20:	d800      	bhi.n	8001b24 <__aeabi_ddiv+0x52c>
 8001b22:	e612      	b.n	800174a <__aeabi_ddiv+0x152>
 8001b24:	1e83      	subs	r3, r0, #2
 8001b26:	1936      	adds	r6, r6, r4
 8001b28:	e60f      	b.n	800174a <__aeabi_ddiv+0x152>
 8001b2a:	428a      	cmp	r2, r1
 8001b2c:	d800      	bhi.n	8001b30 <__aeabi_ddiv+0x538>
 8001b2e:	e5fa      	b.n	8001726 <__aeabi_ddiv+0x12e>
 8001b30:	1e83      	subs	r3, r0, #2
 8001b32:	4698      	mov	r8, r3
 8001b34:	1909      	adds	r1, r1, r4
 8001b36:	e5f6      	b.n	8001726 <__aeabi_ddiv+0x12e>
 8001b38:	4b24      	ldr	r3, [pc, #144]	; (8001bcc <__aeabi_ddiv+0x5d4>)
 8001b3a:	0028      	movs	r0, r5
 8001b3c:	445b      	add	r3, fp
 8001b3e:	4641      	mov	r1, r8
 8001b40:	409d      	lsls	r5, r3
 8001b42:	4099      	lsls	r1, r3
 8001b44:	40d0      	lsrs	r0, r2
 8001b46:	1e6b      	subs	r3, r5, #1
 8001b48:	419d      	sbcs	r5, r3
 8001b4a:	4643      	mov	r3, r8
 8001b4c:	4301      	orrs	r1, r0
 8001b4e:	4329      	orrs	r1, r5
 8001b50:	40d3      	lsrs	r3, r2
 8001b52:	074a      	lsls	r2, r1, #29
 8001b54:	d100      	bne.n	8001b58 <__aeabi_ddiv+0x560>
 8001b56:	e755      	b.n	8001a04 <__aeabi_ddiv+0x40c>
 8001b58:	220f      	movs	r2, #15
 8001b5a:	400a      	ands	r2, r1
 8001b5c:	2a04      	cmp	r2, #4
 8001b5e:	d000      	beq.n	8001b62 <__aeabi_ddiv+0x56a>
 8001b60:	e74a      	b.n	80019f8 <__aeabi_ddiv+0x400>
 8001b62:	e74f      	b.n	8001a04 <__aeabi_ddiv+0x40c>
 8001b64:	0015      	movs	r5, r2
 8001b66:	4286      	cmp	r6, r0
 8001b68:	d000      	beq.n	8001b6c <__aeabi_ddiv+0x574>
 8001b6a:	e66d      	b.n	8001848 <__aeabi_ddiv+0x250>
 8001b6c:	9a00      	ldr	r2, [sp, #0]
 8001b6e:	429a      	cmp	r2, r3
 8001b70:	d000      	beq.n	8001b74 <__aeabi_ddiv+0x57c>
 8001b72:	e669      	b.n	8001848 <__aeabi_ddiv+0x250>
 8001b74:	e66a      	b.n	800184c <__aeabi_ddiv+0x254>
 8001b76:	4b16      	ldr	r3, [pc, #88]	; (8001bd0 <__aeabi_ddiv+0x5d8>)
 8001b78:	445b      	add	r3, fp
 8001b7a:	2b00      	cmp	r3, #0
 8001b7c:	dc00      	bgt.n	8001b80 <__aeabi_ddiv+0x588>
 8001b7e:	e713      	b.n	80019a8 <__aeabi_ddiv+0x3b0>
 8001b80:	2501      	movs	r5, #1
 8001b82:	2100      	movs	r1, #0
 8001b84:	44a8      	add	r8, r5
 8001b86:	e66a      	b.n	800185e <__aeabi_ddiv+0x266>
 8001b88:	075d      	lsls	r5, r3, #29
 8001b8a:	025b      	lsls	r3, r3, #9
 8001b8c:	0b1a      	lsrs	r2, r3, #12
 8001b8e:	08c9      	lsrs	r1, r1, #3
 8001b90:	2300      	movs	r3, #0
 8001b92:	430d      	orrs	r5, r1
 8001b94:	e587      	b.n	80016a6 <__aeabi_ddiv+0xae>
 8001b96:	9900      	ldr	r1, [sp, #0]
 8001b98:	3d02      	subs	r5, #2
 8001b9a:	004a      	lsls	r2, r1, #1
 8001b9c:	428a      	cmp	r2, r1
 8001b9e:	41bf      	sbcs	r7, r7
 8001ba0:	427f      	negs	r7, r7
 8001ba2:	193f      	adds	r7, r7, r4
 8001ba4:	19f6      	adds	r6, r6, r7
 8001ba6:	9200      	str	r2, [sp, #0]
 8001ba8:	e7dd      	b.n	8001b66 <__aeabi_ddiv+0x56e>
 8001baa:	2280      	movs	r2, #128	; 0x80
 8001bac:	4643      	mov	r3, r8
 8001bae:	0312      	lsls	r2, r2, #12
 8001bb0:	431a      	orrs	r2, r3
 8001bb2:	0312      	lsls	r2, r2, #12
 8001bb4:	4b03      	ldr	r3, [pc, #12]	; (8001bc4 <__aeabi_ddiv+0x5cc>)
 8001bb6:	0b12      	lsrs	r2, r2, #12
 8001bb8:	e575      	b.n	80016a6 <__aeabi_ddiv+0xae>
 8001bba:	9900      	ldr	r1, [sp, #0]
 8001bbc:	4299      	cmp	r1, r3
 8001bbe:	d3ea      	bcc.n	8001b96 <__aeabi_ddiv+0x59e>
 8001bc0:	0015      	movs	r5, r2
 8001bc2:	e7d3      	b.n	8001b6c <__aeabi_ddiv+0x574>
 8001bc4:	000007ff 	.word	0x000007ff
 8001bc8:	0000043e 	.word	0x0000043e
 8001bcc:	0000041e 	.word	0x0000041e
 8001bd0:	000003ff 	.word	0x000003ff

08001bd4 <__aeabi_dmul>:
 8001bd4:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001bd6:	4645      	mov	r5, r8
 8001bd8:	46de      	mov	lr, fp
 8001bda:	4657      	mov	r7, sl
 8001bdc:	464e      	mov	r6, r9
 8001bde:	b5e0      	push	{r5, r6, r7, lr}
 8001be0:	001f      	movs	r7, r3
 8001be2:	030b      	lsls	r3, r1, #12
 8001be4:	0b1b      	lsrs	r3, r3, #12
 8001be6:	469b      	mov	fp, r3
 8001be8:	004d      	lsls	r5, r1, #1
 8001bea:	0fcb      	lsrs	r3, r1, #31
 8001bec:	0004      	movs	r4, r0
 8001bee:	4691      	mov	r9, r2
 8001bf0:	4698      	mov	r8, r3
 8001bf2:	b087      	sub	sp, #28
 8001bf4:	0d6d      	lsrs	r5, r5, #21
 8001bf6:	d100      	bne.n	8001bfa <__aeabi_dmul+0x26>
 8001bf8:	e1cd      	b.n	8001f96 <__aeabi_dmul+0x3c2>
 8001bfa:	4bce      	ldr	r3, [pc, #824]	; (8001f34 <__aeabi_dmul+0x360>)
 8001bfc:	429d      	cmp	r5, r3
 8001bfe:	d100      	bne.n	8001c02 <__aeabi_dmul+0x2e>
 8001c00:	e1e9      	b.n	8001fd6 <__aeabi_dmul+0x402>
 8001c02:	465a      	mov	r2, fp
 8001c04:	0f43      	lsrs	r3, r0, #29
 8001c06:	00d2      	lsls	r2, r2, #3
 8001c08:	4313      	orrs	r3, r2
 8001c0a:	2280      	movs	r2, #128	; 0x80
 8001c0c:	0412      	lsls	r2, r2, #16
 8001c0e:	431a      	orrs	r2, r3
 8001c10:	00c3      	lsls	r3, r0, #3
 8001c12:	469a      	mov	sl, r3
 8001c14:	4bc8      	ldr	r3, [pc, #800]	; (8001f38 <__aeabi_dmul+0x364>)
 8001c16:	4693      	mov	fp, r2
 8001c18:	469c      	mov	ip, r3
 8001c1a:	2300      	movs	r3, #0
 8001c1c:	2600      	movs	r6, #0
 8001c1e:	4465      	add	r5, ip
 8001c20:	9300      	str	r3, [sp, #0]
 8001c22:	033c      	lsls	r4, r7, #12
 8001c24:	007b      	lsls	r3, r7, #1
 8001c26:	4648      	mov	r0, r9
 8001c28:	0b24      	lsrs	r4, r4, #12
 8001c2a:	0d5b      	lsrs	r3, r3, #21
 8001c2c:	0fff      	lsrs	r7, r7, #31
 8001c2e:	2b00      	cmp	r3, #0
 8001c30:	d100      	bne.n	8001c34 <__aeabi_dmul+0x60>
 8001c32:	e189      	b.n	8001f48 <__aeabi_dmul+0x374>
 8001c34:	4abf      	ldr	r2, [pc, #764]	; (8001f34 <__aeabi_dmul+0x360>)
 8001c36:	4293      	cmp	r3, r2
 8001c38:	d019      	beq.n	8001c6e <__aeabi_dmul+0x9a>
 8001c3a:	0f42      	lsrs	r2, r0, #29
 8001c3c:	00e4      	lsls	r4, r4, #3
 8001c3e:	4322      	orrs	r2, r4
 8001c40:	2480      	movs	r4, #128	; 0x80
 8001c42:	0424      	lsls	r4, r4, #16
 8001c44:	4314      	orrs	r4, r2
 8001c46:	4abc      	ldr	r2, [pc, #752]	; (8001f38 <__aeabi_dmul+0x364>)
 8001c48:	2100      	movs	r1, #0
 8001c4a:	4694      	mov	ip, r2
 8001c4c:	4642      	mov	r2, r8
 8001c4e:	4463      	add	r3, ip
 8001c50:	195b      	adds	r3, r3, r5
 8001c52:	9301      	str	r3, [sp, #4]
 8001c54:	9b01      	ldr	r3, [sp, #4]
 8001c56:	407a      	eors	r2, r7
 8001c58:	3301      	adds	r3, #1
 8001c5a:	00c0      	lsls	r0, r0, #3
 8001c5c:	b2d2      	uxtb	r2, r2
 8001c5e:	9302      	str	r3, [sp, #8]
 8001c60:	2e0a      	cmp	r6, #10
 8001c62:	dd1c      	ble.n	8001c9e <__aeabi_dmul+0xca>
 8001c64:	003a      	movs	r2, r7
 8001c66:	2e0b      	cmp	r6, #11
 8001c68:	d05e      	beq.n	8001d28 <__aeabi_dmul+0x154>
 8001c6a:	4647      	mov	r7, r8
 8001c6c:	e056      	b.n	8001d1c <__aeabi_dmul+0x148>
 8001c6e:	4649      	mov	r1, r9
 8001c70:	4bb0      	ldr	r3, [pc, #704]	; (8001f34 <__aeabi_dmul+0x360>)
 8001c72:	4321      	orrs	r1, r4
 8001c74:	18eb      	adds	r3, r5, r3
 8001c76:	9301      	str	r3, [sp, #4]
 8001c78:	2900      	cmp	r1, #0
 8001c7a:	d12a      	bne.n	8001cd2 <__aeabi_dmul+0xfe>
 8001c7c:	2080      	movs	r0, #128	; 0x80
 8001c7e:	2202      	movs	r2, #2
 8001c80:	0100      	lsls	r0, r0, #4
 8001c82:	002b      	movs	r3, r5
 8001c84:	4684      	mov	ip, r0
 8001c86:	4316      	orrs	r6, r2
 8001c88:	4642      	mov	r2, r8
 8001c8a:	4463      	add	r3, ip
 8001c8c:	407a      	eors	r2, r7
 8001c8e:	b2d2      	uxtb	r2, r2
 8001c90:	9302      	str	r3, [sp, #8]
 8001c92:	2e0a      	cmp	r6, #10
 8001c94:	dd00      	ble.n	8001c98 <__aeabi_dmul+0xc4>
 8001c96:	e231      	b.n	80020fc <__aeabi_dmul+0x528>
 8001c98:	2000      	movs	r0, #0
 8001c9a:	2400      	movs	r4, #0
 8001c9c:	2102      	movs	r1, #2
 8001c9e:	2e02      	cmp	r6, #2
 8001ca0:	dc26      	bgt.n	8001cf0 <__aeabi_dmul+0x11c>
 8001ca2:	3e01      	subs	r6, #1
 8001ca4:	2e01      	cmp	r6, #1
 8001ca6:	d852      	bhi.n	8001d4e <__aeabi_dmul+0x17a>
 8001ca8:	2902      	cmp	r1, #2
 8001caa:	d04c      	beq.n	8001d46 <__aeabi_dmul+0x172>
 8001cac:	2901      	cmp	r1, #1
 8001cae:	d000      	beq.n	8001cb2 <__aeabi_dmul+0xde>
 8001cb0:	e118      	b.n	8001ee4 <__aeabi_dmul+0x310>
 8001cb2:	2300      	movs	r3, #0
 8001cb4:	2400      	movs	r4, #0
 8001cb6:	2500      	movs	r5, #0
 8001cb8:	051b      	lsls	r3, r3, #20
 8001cba:	4323      	orrs	r3, r4
 8001cbc:	07d2      	lsls	r2, r2, #31
 8001cbe:	4313      	orrs	r3, r2
 8001cc0:	0028      	movs	r0, r5
 8001cc2:	0019      	movs	r1, r3
 8001cc4:	b007      	add	sp, #28
 8001cc6:	bcf0      	pop	{r4, r5, r6, r7}
 8001cc8:	46bb      	mov	fp, r7
 8001cca:	46b2      	mov	sl, r6
 8001ccc:	46a9      	mov	r9, r5
 8001cce:	46a0      	mov	r8, r4
 8001cd0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001cd2:	2180      	movs	r1, #128	; 0x80
 8001cd4:	2203      	movs	r2, #3
 8001cd6:	0109      	lsls	r1, r1, #4
 8001cd8:	002b      	movs	r3, r5
 8001cda:	468c      	mov	ip, r1
 8001cdc:	4316      	orrs	r6, r2
 8001cde:	4642      	mov	r2, r8
 8001ce0:	4463      	add	r3, ip
 8001ce2:	407a      	eors	r2, r7
 8001ce4:	b2d2      	uxtb	r2, r2
 8001ce6:	9302      	str	r3, [sp, #8]
 8001ce8:	2e0a      	cmp	r6, #10
 8001cea:	dd00      	ble.n	8001cee <__aeabi_dmul+0x11a>
 8001cec:	e228      	b.n	8002140 <__aeabi_dmul+0x56c>
 8001cee:	2103      	movs	r1, #3
 8001cf0:	2501      	movs	r5, #1
 8001cf2:	40b5      	lsls	r5, r6
 8001cf4:	46ac      	mov	ip, r5
 8001cf6:	26a6      	movs	r6, #166	; 0xa6
 8001cf8:	4663      	mov	r3, ip
 8001cfa:	00f6      	lsls	r6, r6, #3
 8001cfc:	4035      	ands	r5, r6
 8001cfe:	4233      	tst	r3, r6
 8001d00:	d10b      	bne.n	8001d1a <__aeabi_dmul+0x146>
 8001d02:	2690      	movs	r6, #144	; 0x90
 8001d04:	00b6      	lsls	r6, r6, #2
 8001d06:	4233      	tst	r3, r6
 8001d08:	d118      	bne.n	8001d3c <__aeabi_dmul+0x168>
 8001d0a:	3eb9      	subs	r6, #185	; 0xb9
 8001d0c:	3eff      	subs	r6, #255	; 0xff
 8001d0e:	421e      	tst	r6, r3
 8001d10:	d01d      	beq.n	8001d4e <__aeabi_dmul+0x17a>
 8001d12:	46a3      	mov	fp, r4
 8001d14:	4682      	mov	sl, r0
 8001d16:	9100      	str	r1, [sp, #0]
 8001d18:	e000      	b.n	8001d1c <__aeabi_dmul+0x148>
 8001d1a:	0017      	movs	r7, r2
 8001d1c:	9900      	ldr	r1, [sp, #0]
 8001d1e:	003a      	movs	r2, r7
 8001d20:	2902      	cmp	r1, #2
 8001d22:	d010      	beq.n	8001d46 <__aeabi_dmul+0x172>
 8001d24:	465c      	mov	r4, fp
 8001d26:	4650      	mov	r0, sl
 8001d28:	2903      	cmp	r1, #3
 8001d2a:	d1bf      	bne.n	8001cac <__aeabi_dmul+0xd8>
 8001d2c:	2380      	movs	r3, #128	; 0x80
 8001d2e:	031b      	lsls	r3, r3, #12
 8001d30:	431c      	orrs	r4, r3
 8001d32:	0324      	lsls	r4, r4, #12
 8001d34:	0005      	movs	r5, r0
 8001d36:	4b7f      	ldr	r3, [pc, #508]	; (8001f34 <__aeabi_dmul+0x360>)
 8001d38:	0b24      	lsrs	r4, r4, #12
 8001d3a:	e7bd      	b.n	8001cb8 <__aeabi_dmul+0xe4>
 8001d3c:	2480      	movs	r4, #128	; 0x80
 8001d3e:	2200      	movs	r2, #0
 8001d40:	4b7c      	ldr	r3, [pc, #496]	; (8001f34 <__aeabi_dmul+0x360>)
 8001d42:	0324      	lsls	r4, r4, #12
 8001d44:	e7b8      	b.n	8001cb8 <__aeabi_dmul+0xe4>
 8001d46:	2400      	movs	r4, #0
 8001d48:	2500      	movs	r5, #0
 8001d4a:	4b7a      	ldr	r3, [pc, #488]	; (8001f34 <__aeabi_dmul+0x360>)
 8001d4c:	e7b4      	b.n	8001cb8 <__aeabi_dmul+0xe4>
 8001d4e:	4653      	mov	r3, sl
 8001d50:	041e      	lsls	r6, r3, #16
 8001d52:	0c36      	lsrs	r6, r6, #16
 8001d54:	0c1f      	lsrs	r7, r3, #16
 8001d56:	0033      	movs	r3, r6
 8001d58:	0c01      	lsrs	r1, r0, #16
 8001d5a:	0400      	lsls	r0, r0, #16
 8001d5c:	0c00      	lsrs	r0, r0, #16
 8001d5e:	4343      	muls	r3, r0
 8001d60:	4698      	mov	r8, r3
 8001d62:	0003      	movs	r3, r0
 8001d64:	437b      	muls	r3, r7
 8001d66:	4699      	mov	r9, r3
 8001d68:	0033      	movs	r3, r6
 8001d6a:	434b      	muls	r3, r1
 8001d6c:	469c      	mov	ip, r3
 8001d6e:	4643      	mov	r3, r8
 8001d70:	000d      	movs	r5, r1
 8001d72:	0c1b      	lsrs	r3, r3, #16
 8001d74:	469a      	mov	sl, r3
 8001d76:	437d      	muls	r5, r7
 8001d78:	44cc      	add	ip, r9
 8001d7a:	44d4      	add	ip, sl
 8001d7c:	9500      	str	r5, [sp, #0]
 8001d7e:	45e1      	cmp	r9, ip
 8001d80:	d904      	bls.n	8001d8c <__aeabi_dmul+0x1b8>
 8001d82:	2380      	movs	r3, #128	; 0x80
 8001d84:	025b      	lsls	r3, r3, #9
 8001d86:	4699      	mov	r9, r3
 8001d88:	444d      	add	r5, r9
 8001d8a:	9500      	str	r5, [sp, #0]
 8001d8c:	4663      	mov	r3, ip
 8001d8e:	0c1b      	lsrs	r3, r3, #16
 8001d90:	001d      	movs	r5, r3
 8001d92:	4663      	mov	r3, ip
 8001d94:	041b      	lsls	r3, r3, #16
 8001d96:	469c      	mov	ip, r3
 8001d98:	4643      	mov	r3, r8
 8001d9a:	041b      	lsls	r3, r3, #16
 8001d9c:	0c1b      	lsrs	r3, r3, #16
 8001d9e:	4698      	mov	r8, r3
 8001da0:	4663      	mov	r3, ip
 8001da2:	4443      	add	r3, r8
 8001da4:	9303      	str	r3, [sp, #12]
 8001da6:	0c23      	lsrs	r3, r4, #16
 8001da8:	4698      	mov	r8, r3
 8001daa:	0033      	movs	r3, r6
 8001dac:	0424      	lsls	r4, r4, #16
 8001dae:	0c24      	lsrs	r4, r4, #16
 8001db0:	4363      	muls	r3, r4
 8001db2:	469c      	mov	ip, r3
 8001db4:	0023      	movs	r3, r4
 8001db6:	437b      	muls	r3, r7
 8001db8:	4699      	mov	r9, r3
 8001dba:	4643      	mov	r3, r8
 8001dbc:	435e      	muls	r6, r3
 8001dbe:	435f      	muls	r7, r3
 8001dc0:	444e      	add	r6, r9
 8001dc2:	4663      	mov	r3, ip
 8001dc4:	46b2      	mov	sl, r6
 8001dc6:	0c1e      	lsrs	r6, r3, #16
 8001dc8:	4456      	add	r6, sl
 8001dca:	45b1      	cmp	r9, r6
 8001dcc:	d903      	bls.n	8001dd6 <__aeabi_dmul+0x202>
 8001dce:	2380      	movs	r3, #128	; 0x80
 8001dd0:	025b      	lsls	r3, r3, #9
 8001dd2:	4699      	mov	r9, r3
 8001dd4:	444f      	add	r7, r9
 8001dd6:	0c33      	lsrs	r3, r6, #16
 8001dd8:	4699      	mov	r9, r3
 8001dda:	003b      	movs	r3, r7
 8001ddc:	444b      	add	r3, r9
 8001dde:	9305      	str	r3, [sp, #20]
 8001de0:	4663      	mov	r3, ip
 8001de2:	46ac      	mov	ip, r5
 8001de4:	041f      	lsls	r7, r3, #16
 8001de6:	0c3f      	lsrs	r7, r7, #16
 8001de8:	0436      	lsls	r6, r6, #16
 8001dea:	19f6      	adds	r6, r6, r7
 8001dec:	44b4      	add	ip, r6
 8001dee:	4663      	mov	r3, ip
 8001df0:	9304      	str	r3, [sp, #16]
 8001df2:	465b      	mov	r3, fp
 8001df4:	0c1b      	lsrs	r3, r3, #16
 8001df6:	469c      	mov	ip, r3
 8001df8:	465b      	mov	r3, fp
 8001dfa:	041f      	lsls	r7, r3, #16
 8001dfc:	0c3f      	lsrs	r7, r7, #16
 8001dfe:	003b      	movs	r3, r7
 8001e00:	4343      	muls	r3, r0
 8001e02:	4699      	mov	r9, r3
 8001e04:	4663      	mov	r3, ip
 8001e06:	4343      	muls	r3, r0
 8001e08:	469a      	mov	sl, r3
 8001e0a:	464b      	mov	r3, r9
 8001e0c:	4660      	mov	r0, ip
 8001e0e:	0c1b      	lsrs	r3, r3, #16
 8001e10:	469b      	mov	fp, r3
 8001e12:	4348      	muls	r0, r1
 8001e14:	4379      	muls	r1, r7
 8001e16:	4451      	add	r1, sl
 8001e18:	4459      	add	r1, fp
 8001e1a:	458a      	cmp	sl, r1
 8001e1c:	d903      	bls.n	8001e26 <__aeabi_dmul+0x252>
 8001e1e:	2380      	movs	r3, #128	; 0x80
 8001e20:	025b      	lsls	r3, r3, #9
 8001e22:	469a      	mov	sl, r3
 8001e24:	4450      	add	r0, sl
 8001e26:	0c0b      	lsrs	r3, r1, #16
 8001e28:	469a      	mov	sl, r3
 8001e2a:	464b      	mov	r3, r9
 8001e2c:	041b      	lsls	r3, r3, #16
 8001e2e:	0c1b      	lsrs	r3, r3, #16
 8001e30:	4699      	mov	r9, r3
 8001e32:	003b      	movs	r3, r7
 8001e34:	4363      	muls	r3, r4
 8001e36:	0409      	lsls	r1, r1, #16
 8001e38:	4645      	mov	r5, r8
 8001e3a:	4449      	add	r1, r9
 8001e3c:	4699      	mov	r9, r3
 8001e3e:	4663      	mov	r3, ip
 8001e40:	435c      	muls	r4, r3
 8001e42:	436b      	muls	r3, r5
 8001e44:	469c      	mov	ip, r3
 8001e46:	464b      	mov	r3, r9
 8001e48:	0c1b      	lsrs	r3, r3, #16
 8001e4a:	4698      	mov	r8, r3
 8001e4c:	436f      	muls	r7, r5
 8001e4e:	193f      	adds	r7, r7, r4
 8001e50:	4447      	add	r7, r8
 8001e52:	4450      	add	r0, sl
 8001e54:	42bc      	cmp	r4, r7
 8001e56:	d903      	bls.n	8001e60 <__aeabi_dmul+0x28c>
 8001e58:	2380      	movs	r3, #128	; 0x80
 8001e5a:	025b      	lsls	r3, r3, #9
 8001e5c:	4698      	mov	r8, r3
 8001e5e:	44c4      	add	ip, r8
 8001e60:	9b04      	ldr	r3, [sp, #16]
 8001e62:	9d00      	ldr	r5, [sp, #0]
 8001e64:	4698      	mov	r8, r3
 8001e66:	4445      	add	r5, r8
 8001e68:	42b5      	cmp	r5, r6
 8001e6a:	41b6      	sbcs	r6, r6
 8001e6c:	4273      	negs	r3, r6
 8001e6e:	4698      	mov	r8, r3
 8001e70:	464b      	mov	r3, r9
 8001e72:	041e      	lsls	r6, r3, #16
 8001e74:	9b05      	ldr	r3, [sp, #20]
 8001e76:	043c      	lsls	r4, r7, #16
 8001e78:	4699      	mov	r9, r3
 8001e7a:	0c36      	lsrs	r6, r6, #16
 8001e7c:	19a4      	adds	r4, r4, r6
 8001e7e:	444c      	add	r4, r9
 8001e80:	46a1      	mov	r9, r4
 8001e82:	4683      	mov	fp, r0
 8001e84:	186e      	adds	r6, r5, r1
 8001e86:	44c1      	add	r9, r8
 8001e88:	428e      	cmp	r6, r1
 8001e8a:	4189      	sbcs	r1, r1
 8001e8c:	44cb      	add	fp, r9
 8001e8e:	465d      	mov	r5, fp
 8001e90:	4249      	negs	r1, r1
 8001e92:	186d      	adds	r5, r5, r1
 8001e94:	429c      	cmp	r4, r3
 8001e96:	41a4      	sbcs	r4, r4
 8001e98:	45c1      	cmp	r9, r8
 8001e9a:	419b      	sbcs	r3, r3
 8001e9c:	4583      	cmp	fp, r0
 8001e9e:	4180      	sbcs	r0, r0
 8001ea0:	428d      	cmp	r5, r1
 8001ea2:	4189      	sbcs	r1, r1
 8001ea4:	425b      	negs	r3, r3
 8001ea6:	4264      	negs	r4, r4
 8001ea8:	431c      	orrs	r4, r3
 8001eaa:	4240      	negs	r0, r0
 8001eac:	9b03      	ldr	r3, [sp, #12]
 8001eae:	4249      	negs	r1, r1
 8001eb0:	4301      	orrs	r1, r0
 8001eb2:	0270      	lsls	r0, r6, #9
 8001eb4:	0c3f      	lsrs	r7, r7, #16
 8001eb6:	4318      	orrs	r0, r3
 8001eb8:	19e4      	adds	r4, r4, r7
 8001eba:	1e47      	subs	r7, r0, #1
 8001ebc:	41b8      	sbcs	r0, r7
 8001ebe:	1864      	adds	r4, r4, r1
 8001ec0:	4464      	add	r4, ip
 8001ec2:	0df6      	lsrs	r6, r6, #23
 8001ec4:	0261      	lsls	r1, r4, #9
 8001ec6:	4330      	orrs	r0, r6
 8001ec8:	0dec      	lsrs	r4, r5, #23
 8001eca:	026e      	lsls	r6, r5, #9
 8001ecc:	430c      	orrs	r4, r1
 8001ece:	4330      	orrs	r0, r6
 8001ed0:	01c9      	lsls	r1, r1, #7
 8001ed2:	d400      	bmi.n	8001ed6 <__aeabi_dmul+0x302>
 8001ed4:	e0f1      	b.n	80020ba <__aeabi_dmul+0x4e6>
 8001ed6:	2101      	movs	r1, #1
 8001ed8:	0843      	lsrs	r3, r0, #1
 8001eda:	4001      	ands	r1, r0
 8001edc:	430b      	orrs	r3, r1
 8001ede:	07e0      	lsls	r0, r4, #31
 8001ee0:	4318      	orrs	r0, r3
 8001ee2:	0864      	lsrs	r4, r4, #1
 8001ee4:	4915      	ldr	r1, [pc, #84]	; (8001f3c <__aeabi_dmul+0x368>)
 8001ee6:	9b02      	ldr	r3, [sp, #8]
 8001ee8:	468c      	mov	ip, r1
 8001eea:	4463      	add	r3, ip
 8001eec:	2b00      	cmp	r3, #0
 8001eee:	dc00      	bgt.n	8001ef2 <__aeabi_dmul+0x31e>
 8001ef0:	e097      	b.n	8002022 <__aeabi_dmul+0x44e>
 8001ef2:	0741      	lsls	r1, r0, #29
 8001ef4:	d009      	beq.n	8001f0a <__aeabi_dmul+0x336>
 8001ef6:	210f      	movs	r1, #15
 8001ef8:	4001      	ands	r1, r0
 8001efa:	2904      	cmp	r1, #4
 8001efc:	d005      	beq.n	8001f0a <__aeabi_dmul+0x336>
 8001efe:	1d01      	adds	r1, r0, #4
 8001f00:	4281      	cmp	r1, r0
 8001f02:	4180      	sbcs	r0, r0
 8001f04:	4240      	negs	r0, r0
 8001f06:	1824      	adds	r4, r4, r0
 8001f08:	0008      	movs	r0, r1
 8001f0a:	01e1      	lsls	r1, r4, #7
 8001f0c:	d506      	bpl.n	8001f1c <__aeabi_dmul+0x348>
 8001f0e:	2180      	movs	r1, #128	; 0x80
 8001f10:	00c9      	lsls	r1, r1, #3
 8001f12:	468c      	mov	ip, r1
 8001f14:	4b0a      	ldr	r3, [pc, #40]	; (8001f40 <__aeabi_dmul+0x36c>)
 8001f16:	401c      	ands	r4, r3
 8001f18:	9b02      	ldr	r3, [sp, #8]
 8001f1a:	4463      	add	r3, ip
 8001f1c:	4909      	ldr	r1, [pc, #36]	; (8001f44 <__aeabi_dmul+0x370>)
 8001f1e:	428b      	cmp	r3, r1
 8001f20:	dd00      	ble.n	8001f24 <__aeabi_dmul+0x350>
 8001f22:	e710      	b.n	8001d46 <__aeabi_dmul+0x172>
 8001f24:	0761      	lsls	r1, r4, #29
 8001f26:	08c5      	lsrs	r5, r0, #3
 8001f28:	0264      	lsls	r4, r4, #9
 8001f2a:	055b      	lsls	r3, r3, #21
 8001f2c:	430d      	orrs	r5, r1
 8001f2e:	0b24      	lsrs	r4, r4, #12
 8001f30:	0d5b      	lsrs	r3, r3, #21
 8001f32:	e6c1      	b.n	8001cb8 <__aeabi_dmul+0xe4>
 8001f34:	000007ff 	.word	0x000007ff
 8001f38:	fffffc01 	.word	0xfffffc01
 8001f3c:	000003ff 	.word	0x000003ff
 8001f40:	feffffff 	.word	0xfeffffff
 8001f44:	000007fe 	.word	0x000007fe
 8001f48:	464b      	mov	r3, r9
 8001f4a:	4323      	orrs	r3, r4
 8001f4c:	d059      	beq.n	8002002 <__aeabi_dmul+0x42e>
 8001f4e:	2c00      	cmp	r4, #0
 8001f50:	d100      	bne.n	8001f54 <__aeabi_dmul+0x380>
 8001f52:	e0a3      	b.n	800209c <__aeabi_dmul+0x4c8>
 8001f54:	0020      	movs	r0, r4
 8001f56:	f000 fdb9 	bl	8002acc <__clzsi2>
 8001f5a:	0001      	movs	r1, r0
 8001f5c:	0003      	movs	r3, r0
 8001f5e:	390b      	subs	r1, #11
 8001f60:	221d      	movs	r2, #29
 8001f62:	1a52      	subs	r2, r2, r1
 8001f64:	4649      	mov	r1, r9
 8001f66:	0018      	movs	r0, r3
 8001f68:	40d1      	lsrs	r1, r2
 8001f6a:	464a      	mov	r2, r9
 8001f6c:	3808      	subs	r0, #8
 8001f6e:	4082      	lsls	r2, r0
 8001f70:	4084      	lsls	r4, r0
 8001f72:	0010      	movs	r0, r2
 8001f74:	430c      	orrs	r4, r1
 8001f76:	4a74      	ldr	r2, [pc, #464]	; (8002148 <__aeabi_dmul+0x574>)
 8001f78:	1aeb      	subs	r3, r5, r3
 8001f7a:	4694      	mov	ip, r2
 8001f7c:	4642      	mov	r2, r8
 8001f7e:	4463      	add	r3, ip
 8001f80:	9301      	str	r3, [sp, #4]
 8001f82:	9b01      	ldr	r3, [sp, #4]
 8001f84:	407a      	eors	r2, r7
 8001f86:	3301      	adds	r3, #1
 8001f88:	2100      	movs	r1, #0
 8001f8a:	b2d2      	uxtb	r2, r2
 8001f8c:	9302      	str	r3, [sp, #8]
 8001f8e:	2e0a      	cmp	r6, #10
 8001f90:	dd00      	ble.n	8001f94 <__aeabi_dmul+0x3c0>
 8001f92:	e667      	b.n	8001c64 <__aeabi_dmul+0x90>
 8001f94:	e683      	b.n	8001c9e <__aeabi_dmul+0xca>
 8001f96:	465b      	mov	r3, fp
 8001f98:	4303      	orrs	r3, r0
 8001f9a:	469a      	mov	sl, r3
 8001f9c:	d02a      	beq.n	8001ff4 <__aeabi_dmul+0x420>
 8001f9e:	465b      	mov	r3, fp
 8001fa0:	2b00      	cmp	r3, #0
 8001fa2:	d06d      	beq.n	8002080 <__aeabi_dmul+0x4ac>
 8001fa4:	4658      	mov	r0, fp
 8001fa6:	f000 fd91 	bl	8002acc <__clzsi2>
 8001faa:	0001      	movs	r1, r0
 8001fac:	0003      	movs	r3, r0
 8001fae:	390b      	subs	r1, #11
 8001fb0:	221d      	movs	r2, #29
 8001fb2:	1a52      	subs	r2, r2, r1
 8001fb4:	0021      	movs	r1, r4
 8001fb6:	0018      	movs	r0, r3
 8001fb8:	465d      	mov	r5, fp
 8001fba:	40d1      	lsrs	r1, r2
 8001fbc:	3808      	subs	r0, #8
 8001fbe:	4085      	lsls	r5, r0
 8001fc0:	000a      	movs	r2, r1
 8001fc2:	4084      	lsls	r4, r0
 8001fc4:	432a      	orrs	r2, r5
 8001fc6:	4693      	mov	fp, r2
 8001fc8:	46a2      	mov	sl, r4
 8001fca:	4d5f      	ldr	r5, [pc, #380]	; (8002148 <__aeabi_dmul+0x574>)
 8001fcc:	2600      	movs	r6, #0
 8001fce:	1aed      	subs	r5, r5, r3
 8001fd0:	2300      	movs	r3, #0
 8001fd2:	9300      	str	r3, [sp, #0]
 8001fd4:	e625      	b.n	8001c22 <__aeabi_dmul+0x4e>
 8001fd6:	465b      	mov	r3, fp
 8001fd8:	4303      	orrs	r3, r0
 8001fda:	469a      	mov	sl, r3
 8001fdc:	d105      	bne.n	8001fea <__aeabi_dmul+0x416>
 8001fde:	2300      	movs	r3, #0
 8001fe0:	469b      	mov	fp, r3
 8001fe2:	3302      	adds	r3, #2
 8001fe4:	2608      	movs	r6, #8
 8001fe6:	9300      	str	r3, [sp, #0]
 8001fe8:	e61b      	b.n	8001c22 <__aeabi_dmul+0x4e>
 8001fea:	2303      	movs	r3, #3
 8001fec:	4682      	mov	sl, r0
 8001fee:	260c      	movs	r6, #12
 8001ff0:	9300      	str	r3, [sp, #0]
 8001ff2:	e616      	b.n	8001c22 <__aeabi_dmul+0x4e>
 8001ff4:	2300      	movs	r3, #0
 8001ff6:	469b      	mov	fp, r3
 8001ff8:	3301      	adds	r3, #1
 8001ffa:	2604      	movs	r6, #4
 8001ffc:	2500      	movs	r5, #0
 8001ffe:	9300      	str	r3, [sp, #0]
 8002000:	e60f      	b.n	8001c22 <__aeabi_dmul+0x4e>
 8002002:	4642      	mov	r2, r8
 8002004:	3301      	adds	r3, #1
 8002006:	9501      	str	r5, [sp, #4]
 8002008:	431e      	orrs	r6, r3
 800200a:	9b01      	ldr	r3, [sp, #4]
 800200c:	407a      	eors	r2, r7
 800200e:	3301      	adds	r3, #1
 8002010:	2400      	movs	r4, #0
 8002012:	2000      	movs	r0, #0
 8002014:	2101      	movs	r1, #1
 8002016:	b2d2      	uxtb	r2, r2
 8002018:	9302      	str	r3, [sp, #8]
 800201a:	2e0a      	cmp	r6, #10
 800201c:	dd00      	ble.n	8002020 <__aeabi_dmul+0x44c>
 800201e:	e621      	b.n	8001c64 <__aeabi_dmul+0x90>
 8002020:	e63d      	b.n	8001c9e <__aeabi_dmul+0xca>
 8002022:	2101      	movs	r1, #1
 8002024:	1ac9      	subs	r1, r1, r3
 8002026:	2938      	cmp	r1, #56	; 0x38
 8002028:	dd00      	ble.n	800202c <__aeabi_dmul+0x458>
 800202a:	e642      	b.n	8001cb2 <__aeabi_dmul+0xde>
 800202c:	291f      	cmp	r1, #31
 800202e:	dd47      	ble.n	80020c0 <__aeabi_dmul+0x4ec>
 8002030:	261f      	movs	r6, #31
 8002032:	0025      	movs	r5, r4
 8002034:	4276      	negs	r6, r6
 8002036:	1af3      	subs	r3, r6, r3
 8002038:	40dd      	lsrs	r5, r3
 800203a:	002b      	movs	r3, r5
 800203c:	2920      	cmp	r1, #32
 800203e:	d005      	beq.n	800204c <__aeabi_dmul+0x478>
 8002040:	4942      	ldr	r1, [pc, #264]	; (800214c <__aeabi_dmul+0x578>)
 8002042:	9d02      	ldr	r5, [sp, #8]
 8002044:	468c      	mov	ip, r1
 8002046:	4465      	add	r5, ip
 8002048:	40ac      	lsls	r4, r5
 800204a:	4320      	orrs	r0, r4
 800204c:	1e41      	subs	r1, r0, #1
 800204e:	4188      	sbcs	r0, r1
 8002050:	4318      	orrs	r0, r3
 8002052:	2307      	movs	r3, #7
 8002054:	001d      	movs	r5, r3
 8002056:	2400      	movs	r4, #0
 8002058:	4005      	ands	r5, r0
 800205a:	4203      	tst	r3, r0
 800205c:	d04a      	beq.n	80020f4 <__aeabi_dmul+0x520>
 800205e:	230f      	movs	r3, #15
 8002060:	2400      	movs	r4, #0
 8002062:	4003      	ands	r3, r0
 8002064:	2b04      	cmp	r3, #4
 8002066:	d042      	beq.n	80020ee <__aeabi_dmul+0x51a>
 8002068:	1d03      	adds	r3, r0, #4
 800206a:	4283      	cmp	r3, r0
 800206c:	4180      	sbcs	r0, r0
 800206e:	4240      	negs	r0, r0
 8002070:	1824      	adds	r4, r4, r0
 8002072:	0018      	movs	r0, r3
 8002074:	0223      	lsls	r3, r4, #8
 8002076:	d53a      	bpl.n	80020ee <__aeabi_dmul+0x51a>
 8002078:	2301      	movs	r3, #1
 800207a:	2400      	movs	r4, #0
 800207c:	2500      	movs	r5, #0
 800207e:	e61b      	b.n	8001cb8 <__aeabi_dmul+0xe4>
 8002080:	f000 fd24 	bl	8002acc <__clzsi2>
 8002084:	0001      	movs	r1, r0
 8002086:	0003      	movs	r3, r0
 8002088:	3115      	adds	r1, #21
 800208a:	3320      	adds	r3, #32
 800208c:	291c      	cmp	r1, #28
 800208e:	dd8f      	ble.n	8001fb0 <__aeabi_dmul+0x3dc>
 8002090:	3808      	subs	r0, #8
 8002092:	2200      	movs	r2, #0
 8002094:	4084      	lsls	r4, r0
 8002096:	4692      	mov	sl, r2
 8002098:	46a3      	mov	fp, r4
 800209a:	e796      	b.n	8001fca <__aeabi_dmul+0x3f6>
 800209c:	f000 fd16 	bl	8002acc <__clzsi2>
 80020a0:	0001      	movs	r1, r0
 80020a2:	0003      	movs	r3, r0
 80020a4:	3115      	adds	r1, #21
 80020a6:	3320      	adds	r3, #32
 80020a8:	291c      	cmp	r1, #28
 80020aa:	dc00      	bgt.n	80020ae <__aeabi_dmul+0x4da>
 80020ac:	e758      	b.n	8001f60 <__aeabi_dmul+0x38c>
 80020ae:	0002      	movs	r2, r0
 80020b0:	464c      	mov	r4, r9
 80020b2:	3a08      	subs	r2, #8
 80020b4:	2000      	movs	r0, #0
 80020b6:	4094      	lsls	r4, r2
 80020b8:	e75d      	b.n	8001f76 <__aeabi_dmul+0x3a2>
 80020ba:	9b01      	ldr	r3, [sp, #4]
 80020bc:	9302      	str	r3, [sp, #8]
 80020be:	e711      	b.n	8001ee4 <__aeabi_dmul+0x310>
 80020c0:	4b23      	ldr	r3, [pc, #140]	; (8002150 <__aeabi_dmul+0x57c>)
 80020c2:	0026      	movs	r6, r4
 80020c4:	469c      	mov	ip, r3
 80020c6:	0003      	movs	r3, r0
 80020c8:	9d02      	ldr	r5, [sp, #8]
 80020ca:	40cb      	lsrs	r3, r1
 80020cc:	4465      	add	r5, ip
 80020ce:	40ae      	lsls	r6, r5
 80020d0:	431e      	orrs	r6, r3
 80020d2:	0003      	movs	r3, r0
 80020d4:	40ab      	lsls	r3, r5
 80020d6:	1e58      	subs	r0, r3, #1
 80020d8:	4183      	sbcs	r3, r0
 80020da:	0030      	movs	r0, r6
 80020dc:	4318      	orrs	r0, r3
 80020de:	40cc      	lsrs	r4, r1
 80020e0:	0743      	lsls	r3, r0, #29
 80020e2:	d0c7      	beq.n	8002074 <__aeabi_dmul+0x4a0>
 80020e4:	230f      	movs	r3, #15
 80020e6:	4003      	ands	r3, r0
 80020e8:	2b04      	cmp	r3, #4
 80020ea:	d1bd      	bne.n	8002068 <__aeabi_dmul+0x494>
 80020ec:	e7c2      	b.n	8002074 <__aeabi_dmul+0x4a0>
 80020ee:	0765      	lsls	r5, r4, #29
 80020f0:	0264      	lsls	r4, r4, #9
 80020f2:	0b24      	lsrs	r4, r4, #12
 80020f4:	08c0      	lsrs	r0, r0, #3
 80020f6:	2300      	movs	r3, #0
 80020f8:	4305      	orrs	r5, r0
 80020fa:	e5dd      	b.n	8001cb8 <__aeabi_dmul+0xe4>
 80020fc:	2500      	movs	r5, #0
 80020fe:	2302      	movs	r3, #2
 8002100:	2e0f      	cmp	r6, #15
 8002102:	d10c      	bne.n	800211e <__aeabi_dmul+0x54a>
 8002104:	2480      	movs	r4, #128	; 0x80
 8002106:	465b      	mov	r3, fp
 8002108:	0324      	lsls	r4, r4, #12
 800210a:	4223      	tst	r3, r4
 800210c:	d00e      	beq.n	800212c <__aeabi_dmul+0x558>
 800210e:	4221      	tst	r1, r4
 8002110:	d10c      	bne.n	800212c <__aeabi_dmul+0x558>
 8002112:	430c      	orrs	r4, r1
 8002114:	0324      	lsls	r4, r4, #12
 8002116:	003a      	movs	r2, r7
 8002118:	4b0e      	ldr	r3, [pc, #56]	; (8002154 <__aeabi_dmul+0x580>)
 800211a:	0b24      	lsrs	r4, r4, #12
 800211c:	e5cc      	b.n	8001cb8 <__aeabi_dmul+0xe4>
 800211e:	2e0b      	cmp	r6, #11
 8002120:	d000      	beq.n	8002124 <__aeabi_dmul+0x550>
 8002122:	e5a2      	b.n	8001c6a <__aeabi_dmul+0x96>
 8002124:	468b      	mov	fp, r1
 8002126:	46aa      	mov	sl, r5
 8002128:	9300      	str	r3, [sp, #0]
 800212a:	e5f7      	b.n	8001d1c <__aeabi_dmul+0x148>
 800212c:	2480      	movs	r4, #128	; 0x80
 800212e:	465b      	mov	r3, fp
 8002130:	0324      	lsls	r4, r4, #12
 8002132:	431c      	orrs	r4, r3
 8002134:	0324      	lsls	r4, r4, #12
 8002136:	4642      	mov	r2, r8
 8002138:	4655      	mov	r5, sl
 800213a:	4b06      	ldr	r3, [pc, #24]	; (8002154 <__aeabi_dmul+0x580>)
 800213c:	0b24      	lsrs	r4, r4, #12
 800213e:	e5bb      	b.n	8001cb8 <__aeabi_dmul+0xe4>
 8002140:	464d      	mov	r5, r9
 8002142:	0021      	movs	r1, r4
 8002144:	2303      	movs	r3, #3
 8002146:	e7db      	b.n	8002100 <__aeabi_dmul+0x52c>
 8002148:	fffffc0d 	.word	0xfffffc0d
 800214c:	0000043e 	.word	0x0000043e
 8002150:	0000041e 	.word	0x0000041e
 8002154:	000007ff 	.word	0x000007ff

08002158 <__aeabi_dsub>:
 8002158:	b5f0      	push	{r4, r5, r6, r7, lr}
 800215a:	4657      	mov	r7, sl
 800215c:	464e      	mov	r6, r9
 800215e:	4645      	mov	r5, r8
 8002160:	46de      	mov	lr, fp
 8002162:	b5e0      	push	{r5, r6, r7, lr}
 8002164:	000d      	movs	r5, r1
 8002166:	0004      	movs	r4, r0
 8002168:	0019      	movs	r1, r3
 800216a:	0010      	movs	r0, r2
 800216c:	032b      	lsls	r3, r5, #12
 800216e:	0a5b      	lsrs	r3, r3, #9
 8002170:	0f62      	lsrs	r2, r4, #29
 8002172:	431a      	orrs	r2, r3
 8002174:	00e3      	lsls	r3, r4, #3
 8002176:	030c      	lsls	r4, r1, #12
 8002178:	0a64      	lsrs	r4, r4, #9
 800217a:	0f47      	lsrs	r7, r0, #29
 800217c:	4327      	orrs	r7, r4
 800217e:	4cd0      	ldr	r4, [pc, #832]	; (80024c0 <__aeabi_dsub+0x368>)
 8002180:	006e      	lsls	r6, r5, #1
 8002182:	4691      	mov	r9, r2
 8002184:	b083      	sub	sp, #12
 8002186:	004a      	lsls	r2, r1, #1
 8002188:	00c0      	lsls	r0, r0, #3
 800218a:	4698      	mov	r8, r3
 800218c:	46a2      	mov	sl, r4
 800218e:	0d76      	lsrs	r6, r6, #21
 8002190:	0fed      	lsrs	r5, r5, #31
 8002192:	0d52      	lsrs	r2, r2, #21
 8002194:	0fc9      	lsrs	r1, r1, #31
 8002196:	9001      	str	r0, [sp, #4]
 8002198:	42a2      	cmp	r2, r4
 800219a:	d100      	bne.n	800219e <__aeabi_dsub+0x46>
 800219c:	e0b9      	b.n	8002312 <__aeabi_dsub+0x1ba>
 800219e:	2401      	movs	r4, #1
 80021a0:	4061      	eors	r1, r4
 80021a2:	468b      	mov	fp, r1
 80021a4:	428d      	cmp	r5, r1
 80021a6:	d100      	bne.n	80021aa <__aeabi_dsub+0x52>
 80021a8:	e08d      	b.n	80022c6 <__aeabi_dsub+0x16e>
 80021aa:	1ab4      	subs	r4, r6, r2
 80021ac:	46a4      	mov	ip, r4
 80021ae:	2c00      	cmp	r4, #0
 80021b0:	dc00      	bgt.n	80021b4 <__aeabi_dsub+0x5c>
 80021b2:	e0b7      	b.n	8002324 <__aeabi_dsub+0x1cc>
 80021b4:	2a00      	cmp	r2, #0
 80021b6:	d100      	bne.n	80021ba <__aeabi_dsub+0x62>
 80021b8:	e0cb      	b.n	8002352 <__aeabi_dsub+0x1fa>
 80021ba:	4ac1      	ldr	r2, [pc, #772]	; (80024c0 <__aeabi_dsub+0x368>)
 80021bc:	4296      	cmp	r6, r2
 80021be:	d100      	bne.n	80021c2 <__aeabi_dsub+0x6a>
 80021c0:	e186      	b.n	80024d0 <__aeabi_dsub+0x378>
 80021c2:	2280      	movs	r2, #128	; 0x80
 80021c4:	0412      	lsls	r2, r2, #16
 80021c6:	4317      	orrs	r7, r2
 80021c8:	4662      	mov	r2, ip
 80021ca:	2a38      	cmp	r2, #56	; 0x38
 80021cc:	dd00      	ble.n	80021d0 <__aeabi_dsub+0x78>
 80021ce:	e1a4      	b.n	800251a <__aeabi_dsub+0x3c2>
 80021d0:	2a1f      	cmp	r2, #31
 80021d2:	dd00      	ble.n	80021d6 <__aeabi_dsub+0x7e>
 80021d4:	e21d      	b.n	8002612 <__aeabi_dsub+0x4ba>
 80021d6:	4661      	mov	r1, ip
 80021d8:	2220      	movs	r2, #32
 80021da:	003c      	movs	r4, r7
 80021dc:	1a52      	subs	r2, r2, r1
 80021de:	0001      	movs	r1, r0
 80021e0:	4090      	lsls	r0, r2
 80021e2:	4094      	lsls	r4, r2
 80021e4:	1e42      	subs	r2, r0, #1
 80021e6:	4190      	sbcs	r0, r2
 80021e8:	4662      	mov	r2, ip
 80021ea:	46a0      	mov	r8, r4
 80021ec:	4664      	mov	r4, ip
 80021ee:	40d7      	lsrs	r7, r2
 80021f0:	464a      	mov	r2, r9
 80021f2:	40e1      	lsrs	r1, r4
 80021f4:	4644      	mov	r4, r8
 80021f6:	1bd2      	subs	r2, r2, r7
 80021f8:	4691      	mov	r9, r2
 80021fa:	430c      	orrs	r4, r1
 80021fc:	4304      	orrs	r4, r0
 80021fe:	1b1c      	subs	r4, r3, r4
 8002200:	42a3      	cmp	r3, r4
 8002202:	4192      	sbcs	r2, r2
 8002204:	464b      	mov	r3, r9
 8002206:	4252      	negs	r2, r2
 8002208:	1a9b      	subs	r3, r3, r2
 800220a:	469a      	mov	sl, r3
 800220c:	4653      	mov	r3, sl
 800220e:	021b      	lsls	r3, r3, #8
 8002210:	d400      	bmi.n	8002214 <__aeabi_dsub+0xbc>
 8002212:	e12b      	b.n	800246c <__aeabi_dsub+0x314>
 8002214:	4653      	mov	r3, sl
 8002216:	025a      	lsls	r2, r3, #9
 8002218:	0a53      	lsrs	r3, r2, #9
 800221a:	469a      	mov	sl, r3
 800221c:	4653      	mov	r3, sl
 800221e:	2b00      	cmp	r3, #0
 8002220:	d100      	bne.n	8002224 <__aeabi_dsub+0xcc>
 8002222:	e166      	b.n	80024f2 <__aeabi_dsub+0x39a>
 8002224:	4650      	mov	r0, sl
 8002226:	f000 fc51 	bl	8002acc <__clzsi2>
 800222a:	0003      	movs	r3, r0
 800222c:	3b08      	subs	r3, #8
 800222e:	2220      	movs	r2, #32
 8002230:	0020      	movs	r0, r4
 8002232:	1ad2      	subs	r2, r2, r3
 8002234:	4651      	mov	r1, sl
 8002236:	40d0      	lsrs	r0, r2
 8002238:	4099      	lsls	r1, r3
 800223a:	0002      	movs	r2, r0
 800223c:	409c      	lsls	r4, r3
 800223e:	430a      	orrs	r2, r1
 8002240:	429e      	cmp	r6, r3
 8002242:	dd00      	ble.n	8002246 <__aeabi_dsub+0xee>
 8002244:	e164      	b.n	8002510 <__aeabi_dsub+0x3b8>
 8002246:	1b9b      	subs	r3, r3, r6
 8002248:	1c59      	adds	r1, r3, #1
 800224a:	291f      	cmp	r1, #31
 800224c:	dd00      	ble.n	8002250 <__aeabi_dsub+0xf8>
 800224e:	e0fe      	b.n	800244e <__aeabi_dsub+0x2f6>
 8002250:	2320      	movs	r3, #32
 8002252:	0010      	movs	r0, r2
 8002254:	0026      	movs	r6, r4
 8002256:	1a5b      	subs	r3, r3, r1
 8002258:	409c      	lsls	r4, r3
 800225a:	4098      	lsls	r0, r3
 800225c:	40ce      	lsrs	r6, r1
 800225e:	40ca      	lsrs	r2, r1
 8002260:	1e63      	subs	r3, r4, #1
 8002262:	419c      	sbcs	r4, r3
 8002264:	4330      	orrs	r0, r6
 8002266:	4692      	mov	sl, r2
 8002268:	2600      	movs	r6, #0
 800226a:	4304      	orrs	r4, r0
 800226c:	0763      	lsls	r3, r4, #29
 800226e:	d009      	beq.n	8002284 <__aeabi_dsub+0x12c>
 8002270:	230f      	movs	r3, #15
 8002272:	4023      	ands	r3, r4
 8002274:	2b04      	cmp	r3, #4
 8002276:	d005      	beq.n	8002284 <__aeabi_dsub+0x12c>
 8002278:	1d23      	adds	r3, r4, #4
 800227a:	42a3      	cmp	r3, r4
 800227c:	41a4      	sbcs	r4, r4
 800227e:	4264      	negs	r4, r4
 8002280:	44a2      	add	sl, r4
 8002282:	001c      	movs	r4, r3
 8002284:	4653      	mov	r3, sl
 8002286:	021b      	lsls	r3, r3, #8
 8002288:	d400      	bmi.n	800228c <__aeabi_dsub+0x134>
 800228a:	e0f2      	b.n	8002472 <__aeabi_dsub+0x31a>
 800228c:	4b8c      	ldr	r3, [pc, #560]	; (80024c0 <__aeabi_dsub+0x368>)
 800228e:	3601      	adds	r6, #1
 8002290:	429e      	cmp	r6, r3
 8002292:	d100      	bne.n	8002296 <__aeabi_dsub+0x13e>
 8002294:	e10f      	b.n	80024b6 <__aeabi_dsub+0x35e>
 8002296:	4653      	mov	r3, sl
 8002298:	498a      	ldr	r1, [pc, #552]	; (80024c4 <__aeabi_dsub+0x36c>)
 800229a:	08e4      	lsrs	r4, r4, #3
 800229c:	400b      	ands	r3, r1
 800229e:	0019      	movs	r1, r3
 80022a0:	075b      	lsls	r3, r3, #29
 80022a2:	4323      	orrs	r3, r4
 80022a4:	0572      	lsls	r2, r6, #21
 80022a6:	024c      	lsls	r4, r1, #9
 80022a8:	0b24      	lsrs	r4, r4, #12
 80022aa:	0d52      	lsrs	r2, r2, #21
 80022ac:	0512      	lsls	r2, r2, #20
 80022ae:	4322      	orrs	r2, r4
 80022b0:	07ed      	lsls	r5, r5, #31
 80022b2:	432a      	orrs	r2, r5
 80022b4:	0018      	movs	r0, r3
 80022b6:	0011      	movs	r1, r2
 80022b8:	b003      	add	sp, #12
 80022ba:	bcf0      	pop	{r4, r5, r6, r7}
 80022bc:	46bb      	mov	fp, r7
 80022be:	46b2      	mov	sl, r6
 80022c0:	46a9      	mov	r9, r5
 80022c2:	46a0      	mov	r8, r4
 80022c4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80022c6:	1ab4      	subs	r4, r6, r2
 80022c8:	46a4      	mov	ip, r4
 80022ca:	2c00      	cmp	r4, #0
 80022cc:	dd59      	ble.n	8002382 <__aeabi_dsub+0x22a>
 80022ce:	2a00      	cmp	r2, #0
 80022d0:	d100      	bne.n	80022d4 <__aeabi_dsub+0x17c>
 80022d2:	e0b0      	b.n	8002436 <__aeabi_dsub+0x2de>
 80022d4:	4556      	cmp	r6, sl
 80022d6:	d100      	bne.n	80022da <__aeabi_dsub+0x182>
 80022d8:	e0fa      	b.n	80024d0 <__aeabi_dsub+0x378>
 80022da:	2280      	movs	r2, #128	; 0x80
 80022dc:	0412      	lsls	r2, r2, #16
 80022de:	4317      	orrs	r7, r2
 80022e0:	4662      	mov	r2, ip
 80022e2:	2a38      	cmp	r2, #56	; 0x38
 80022e4:	dd00      	ble.n	80022e8 <__aeabi_dsub+0x190>
 80022e6:	e0d4      	b.n	8002492 <__aeabi_dsub+0x33a>
 80022e8:	2a1f      	cmp	r2, #31
 80022ea:	dc00      	bgt.n	80022ee <__aeabi_dsub+0x196>
 80022ec:	e1c0      	b.n	8002670 <__aeabi_dsub+0x518>
 80022ee:	0039      	movs	r1, r7
 80022f0:	3a20      	subs	r2, #32
 80022f2:	40d1      	lsrs	r1, r2
 80022f4:	4662      	mov	r2, ip
 80022f6:	2a20      	cmp	r2, #32
 80022f8:	d006      	beq.n	8002308 <__aeabi_dsub+0x1b0>
 80022fa:	4664      	mov	r4, ip
 80022fc:	2240      	movs	r2, #64	; 0x40
 80022fe:	1b12      	subs	r2, r2, r4
 8002300:	003c      	movs	r4, r7
 8002302:	4094      	lsls	r4, r2
 8002304:	4304      	orrs	r4, r0
 8002306:	9401      	str	r4, [sp, #4]
 8002308:	9c01      	ldr	r4, [sp, #4]
 800230a:	1e62      	subs	r2, r4, #1
 800230c:	4194      	sbcs	r4, r2
 800230e:	430c      	orrs	r4, r1
 8002310:	e0c3      	b.n	800249a <__aeabi_dsub+0x342>
 8002312:	003c      	movs	r4, r7
 8002314:	4304      	orrs	r4, r0
 8002316:	d02b      	beq.n	8002370 <__aeabi_dsub+0x218>
 8002318:	468b      	mov	fp, r1
 800231a:	428d      	cmp	r5, r1
 800231c:	d02e      	beq.n	800237c <__aeabi_dsub+0x224>
 800231e:	4c6a      	ldr	r4, [pc, #424]	; (80024c8 <__aeabi_dsub+0x370>)
 8002320:	46a4      	mov	ip, r4
 8002322:	44b4      	add	ip, r6
 8002324:	4664      	mov	r4, ip
 8002326:	2c00      	cmp	r4, #0
 8002328:	d05f      	beq.n	80023ea <__aeabi_dsub+0x292>
 800232a:	1b94      	subs	r4, r2, r6
 800232c:	46a4      	mov	ip, r4
 800232e:	2e00      	cmp	r6, #0
 8002330:	d000      	beq.n	8002334 <__aeabi_dsub+0x1dc>
 8002332:	e120      	b.n	8002576 <__aeabi_dsub+0x41e>
 8002334:	464c      	mov	r4, r9
 8002336:	431c      	orrs	r4, r3
 8002338:	d100      	bne.n	800233c <__aeabi_dsub+0x1e4>
 800233a:	e1c7      	b.n	80026cc <__aeabi_dsub+0x574>
 800233c:	4661      	mov	r1, ip
 800233e:	1e4c      	subs	r4, r1, #1
 8002340:	2901      	cmp	r1, #1
 8002342:	d100      	bne.n	8002346 <__aeabi_dsub+0x1ee>
 8002344:	e223      	b.n	800278e <__aeabi_dsub+0x636>
 8002346:	4d5e      	ldr	r5, [pc, #376]	; (80024c0 <__aeabi_dsub+0x368>)
 8002348:	45ac      	cmp	ip, r5
 800234a:	d100      	bne.n	800234e <__aeabi_dsub+0x1f6>
 800234c:	e1d8      	b.n	8002700 <__aeabi_dsub+0x5a8>
 800234e:	46a4      	mov	ip, r4
 8002350:	e11a      	b.n	8002588 <__aeabi_dsub+0x430>
 8002352:	003a      	movs	r2, r7
 8002354:	4302      	orrs	r2, r0
 8002356:	d100      	bne.n	800235a <__aeabi_dsub+0x202>
 8002358:	e0e4      	b.n	8002524 <__aeabi_dsub+0x3cc>
 800235a:	0022      	movs	r2, r4
 800235c:	3a01      	subs	r2, #1
 800235e:	2c01      	cmp	r4, #1
 8002360:	d100      	bne.n	8002364 <__aeabi_dsub+0x20c>
 8002362:	e1c3      	b.n	80026ec <__aeabi_dsub+0x594>
 8002364:	4956      	ldr	r1, [pc, #344]	; (80024c0 <__aeabi_dsub+0x368>)
 8002366:	428c      	cmp	r4, r1
 8002368:	d100      	bne.n	800236c <__aeabi_dsub+0x214>
 800236a:	e0b1      	b.n	80024d0 <__aeabi_dsub+0x378>
 800236c:	4694      	mov	ip, r2
 800236e:	e72b      	b.n	80021c8 <__aeabi_dsub+0x70>
 8002370:	2401      	movs	r4, #1
 8002372:	4061      	eors	r1, r4
 8002374:	468b      	mov	fp, r1
 8002376:	428d      	cmp	r5, r1
 8002378:	d000      	beq.n	800237c <__aeabi_dsub+0x224>
 800237a:	e716      	b.n	80021aa <__aeabi_dsub+0x52>
 800237c:	4952      	ldr	r1, [pc, #328]	; (80024c8 <__aeabi_dsub+0x370>)
 800237e:	468c      	mov	ip, r1
 8002380:	44b4      	add	ip, r6
 8002382:	4664      	mov	r4, ip
 8002384:	2c00      	cmp	r4, #0
 8002386:	d100      	bne.n	800238a <__aeabi_dsub+0x232>
 8002388:	e0d3      	b.n	8002532 <__aeabi_dsub+0x3da>
 800238a:	1b91      	subs	r1, r2, r6
 800238c:	468c      	mov	ip, r1
 800238e:	2e00      	cmp	r6, #0
 8002390:	d100      	bne.n	8002394 <__aeabi_dsub+0x23c>
 8002392:	e15e      	b.n	8002652 <__aeabi_dsub+0x4fa>
 8002394:	494a      	ldr	r1, [pc, #296]	; (80024c0 <__aeabi_dsub+0x368>)
 8002396:	428a      	cmp	r2, r1
 8002398:	d100      	bne.n	800239c <__aeabi_dsub+0x244>
 800239a:	e1be      	b.n	800271a <__aeabi_dsub+0x5c2>
 800239c:	2180      	movs	r1, #128	; 0x80
 800239e:	464c      	mov	r4, r9
 80023a0:	0409      	lsls	r1, r1, #16
 80023a2:	430c      	orrs	r4, r1
 80023a4:	46a1      	mov	r9, r4
 80023a6:	4661      	mov	r1, ip
 80023a8:	2938      	cmp	r1, #56	; 0x38
 80023aa:	dd00      	ble.n	80023ae <__aeabi_dsub+0x256>
 80023ac:	e1ba      	b.n	8002724 <__aeabi_dsub+0x5cc>
 80023ae:	291f      	cmp	r1, #31
 80023b0:	dd00      	ble.n	80023b4 <__aeabi_dsub+0x25c>
 80023b2:	e227      	b.n	8002804 <__aeabi_dsub+0x6ac>
 80023b4:	2420      	movs	r4, #32
 80023b6:	1a64      	subs	r4, r4, r1
 80023b8:	4649      	mov	r1, r9
 80023ba:	40a1      	lsls	r1, r4
 80023bc:	001e      	movs	r6, r3
 80023be:	4688      	mov	r8, r1
 80023c0:	4661      	mov	r1, ip
 80023c2:	40a3      	lsls	r3, r4
 80023c4:	40ce      	lsrs	r6, r1
 80023c6:	4641      	mov	r1, r8
 80023c8:	1e5c      	subs	r4, r3, #1
 80023ca:	41a3      	sbcs	r3, r4
 80023cc:	4331      	orrs	r1, r6
 80023ce:	4319      	orrs	r1, r3
 80023d0:	000c      	movs	r4, r1
 80023d2:	4663      	mov	r3, ip
 80023d4:	4649      	mov	r1, r9
 80023d6:	40d9      	lsrs	r1, r3
 80023d8:	187f      	adds	r7, r7, r1
 80023da:	1824      	adds	r4, r4, r0
 80023dc:	4284      	cmp	r4, r0
 80023de:	419b      	sbcs	r3, r3
 80023e0:	425b      	negs	r3, r3
 80023e2:	469a      	mov	sl, r3
 80023e4:	0016      	movs	r6, r2
 80023e6:	44ba      	add	sl, r7
 80023e8:	e05d      	b.n	80024a6 <__aeabi_dsub+0x34e>
 80023ea:	4c38      	ldr	r4, [pc, #224]	; (80024cc <__aeabi_dsub+0x374>)
 80023ec:	1c72      	adds	r2, r6, #1
 80023ee:	4222      	tst	r2, r4
 80023f0:	d000      	beq.n	80023f4 <__aeabi_dsub+0x29c>
 80023f2:	e0df      	b.n	80025b4 <__aeabi_dsub+0x45c>
 80023f4:	464a      	mov	r2, r9
 80023f6:	431a      	orrs	r2, r3
 80023f8:	2e00      	cmp	r6, #0
 80023fa:	d000      	beq.n	80023fe <__aeabi_dsub+0x2a6>
 80023fc:	e15c      	b.n	80026b8 <__aeabi_dsub+0x560>
 80023fe:	2a00      	cmp	r2, #0
 8002400:	d100      	bne.n	8002404 <__aeabi_dsub+0x2ac>
 8002402:	e1cf      	b.n	80027a4 <__aeabi_dsub+0x64c>
 8002404:	003a      	movs	r2, r7
 8002406:	4302      	orrs	r2, r0
 8002408:	d100      	bne.n	800240c <__aeabi_dsub+0x2b4>
 800240a:	e17f      	b.n	800270c <__aeabi_dsub+0x5b4>
 800240c:	1a1c      	subs	r4, r3, r0
 800240e:	464a      	mov	r2, r9
 8002410:	42a3      	cmp	r3, r4
 8002412:	4189      	sbcs	r1, r1
 8002414:	1bd2      	subs	r2, r2, r7
 8002416:	4249      	negs	r1, r1
 8002418:	1a52      	subs	r2, r2, r1
 800241a:	4692      	mov	sl, r2
 800241c:	0212      	lsls	r2, r2, #8
 800241e:	d400      	bmi.n	8002422 <__aeabi_dsub+0x2ca>
 8002420:	e20a      	b.n	8002838 <__aeabi_dsub+0x6e0>
 8002422:	1ac4      	subs	r4, r0, r3
 8002424:	42a0      	cmp	r0, r4
 8002426:	4180      	sbcs	r0, r0
 8002428:	464b      	mov	r3, r9
 800242a:	4240      	negs	r0, r0
 800242c:	1aff      	subs	r7, r7, r3
 800242e:	1a3b      	subs	r3, r7, r0
 8002430:	469a      	mov	sl, r3
 8002432:	465d      	mov	r5, fp
 8002434:	e71a      	b.n	800226c <__aeabi_dsub+0x114>
 8002436:	003a      	movs	r2, r7
 8002438:	4302      	orrs	r2, r0
 800243a:	d073      	beq.n	8002524 <__aeabi_dsub+0x3cc>
 800243c:	0022      	movs	r2, r4
 800243e:	3a01      	subs	r2, #1
 8002440:	2c01      	cmp	r4, #1
 8002442:	d100      	bne.n	8002446 <__aeabi_dsub+0x2ee>
 8002444:	e0cb      	b.n	80025de <__aeabi_dsub+0x486>
 8002446:	4554      	cmp	r4, sl
 8002448:	d042      	beq.n	80024d0 <__aeabi_dsub+0x378>
 800244a:	4694      	mov	ip, r2
 800244c:	e748      	b.n	80022e0 <__aeabi_dsub+0x188>
 800244e:	0010      	movs	r0, r2
 8002450:	3b1f      	subs	r3, #31
 8002452:	40d8      	lsrs	r0, r3
 8002454:	2920      	cmp	r1, #32
 8002456:	d003      	beq.n	8002460 <__aeabi_dsub+0x308>
 8002458:	2340      	movs	r3, #64	; 0x40
 800245a:	1a5b      	subs	r3, r3, r1
 800245c:	409a      	lsls	r2, r3
 800245e:	4314      	orrs	r4, r2
 8002460:	1e63      	subs	r3, r4, #1
 8002462:	419c      	sbcs	r4, r3
 8002464:	2300      	movs	r3, #0
 8002466:	2600      	movs	r6, #0
 8002468:	469a      	mov	sl, r3
 800246a:	4304      	orrs	r4, r0
 800246c:	0763      	lsls	r3, r4, #29
 800246e:	d000      	beq.n	8002472 <__aeabi_dsub+0x31a>
 8002470:	e6fe      	b.n	8002270 <__aeabi_dsub+0x118>
 8002472:	4652      	mov	r2, sl
 8002474:	08e3      	lsrs	r3, r4, #3
 8002476:	0752      	lsls	r2, r2, #29
 8002478:	4313      	orrs	r3, r2
 800247a:	4652      	mov	r2, sl
 800247c:	46b4      	mov	ip, r6
 800247e:	08d2      	lsrs	r2, r2, #3
 8002480:	490f      	ldr	r1, [pc, #60]	; (80024c0 <__aeabi_dsub+0x368>)
 8002482:	458c      	cmp	ip, r1
 8002484:	d02a      	beq.n	80024dc <__aeabi_dsub+0x384>
 8002486:	0312      	lsls	r2, r2, #12
 8002488:	0b14      	lsrs	r4, r2, #12
 800248a:	4662      	mov	r2, ip
 800248c:	0552      	lsls	r2, r2, #21
 800248e:	0d52      	lsrs	r2, r2, #21
 8002490:	e70c      	b.n	80022ac <__aeabi_dsub+0x154>
 8002492:	003c      	movs	r4, r7
 8002494:	4304      	orrs	r4, r0
 8002496:	1e62      	subs	r2, r4, #1
 8002498:	4194      	sbcs	r4, r2
 800249a:	18e4      	adds	r4, r4, r3
 800249c:	429c      	cmp	r4, r3
 800249e:	4192      	sbcs	r2, r2
 80024a0:	4252      	negs	r2, r2
 80024a2:	444a      	add	r2, r9
 80024a4:	4692      	mov	sl, r2
 80024a6:	4653      	mov	r3, sl
 80024a8:	021b      	lsls	r3, r3, #8
 80024aa:	d5df      	bpl.n	800246c <__aeabi_dsub+0x314>
 80024ac:	4b04      	ldr	r3, [pc, #16]	; (80024c0 <__aeabi_dsub+0x368>)
 80024ae:	3601      	adds	r6, #1
 80024b0:	429e      	cmp	r6, r3
 80024b2:	d000      	beq.n	80024b6 <__aeabi_dsub+0x35e>
 80024b4:	e0a0      	b.n	80025f8 <__aeabi_dsub+0x4a0>
 80024b6:	0032      	movs	r2, r6
 80024b8:	2400      	movs	r4, #0
 80024ba:	2300      	movs	r3, #0
 80024bc:	e6f6      	b.n	80022ac <__aeabi_dsub+0x154>
 80024be:	46c0      	nop			; (mov r8, r8)
 80024c0:	000007ff 	.word	0x000007ff
 80024c4:	ff7fffff 	.word	0xff7fffff
 80024c8:	fffff801 	.word	0xfffff801
 80024cc:	000007fe 	.word	0x000007fe
 80024d0:	08db      	lsrs	r3, r3, #3
 80024d2:	464a      	mov	r2, r9
 80024d4:	0752      	lsls	r2, r2, #29
 80024d6:	4313      	orrs	r3, r2
 80024d8:	464a      	mov	r2, r9
 80024da:	08d2      	lsrs	r2, r2, #3
 80024dc:	0019      	movs	r1, r3
 80024de:	4311      	orrs	r1, r2
 80024e0:	d100      	bne.n	80024e4 <__aeabi_dsub+0x38c>
 80024e2:	e1b5      	b.n	8002850 <__aeabi_dsub+0x6f8>
 80024e4:	2480      	movs	r4, #128	; 0x80
 80024e6:	0324      	lsls	r4, r4, #12
 80024e8:	4314      	orrs	r4, r2
 80024ea:	0324      	lsls	r4, r4, #12
 80024ec:	4ad5      	ldr	r2, [pc, #852]	; (8002844 <__aeabi_dsub+0x6ec>)
 80024ee:	0b24      	lsrs	r4, r4, #12
 80024f0:	e6dc      	b.n	80022ac <__aeabi_dsub+0x154>
 80024f2:	0020      	movs	r0, r4
 80024f4:	f000 faea 	bl	8002acc <__clzsi2>
 80024f8:	0003      	movs	r3, r0
 80024fa:	3318      	adds	r3, #24
 80024fc:	2b1f      	cmp	r3, #31
 80024fe:	dc00      	bgt.n	8002502 <__aeabi_dsub+0x3aa>
 8002500:	e695      	b.n	800222e <__aeabi_dsub+0xd6>
 8002502:	0022      	movs	r2, r4
 8002504:	3808      	subs	r0, #8
 8002506:	4082      	lsls	r2, r0
 8002508:	2400      	movs	r4, #0
 800250a:	429e      	cmp	r6, r3
 800250c:	dc00      	bgt.n	8002510 <__aeabi_dsub+0x3b8>
 800250e:	e69a      	b.n	8002246 <__aeabi_dsub+0xee>
 8002510:	1af6      	subs	r6, r6, r3
 8002512:	4bcd      	ldr	r3, [pc, #820]	; (8002848 <__aeabi_dsub+0x6f0>)
 8002514:	401a      	ands	r2, r3
 8002516:	4692      	mov	sl, r2
 8002518:	e6a8      	b.n	800226c <__aeabi_dsub+0x114>
 800251a:	003c      	movs	r4, r7
 800251c:	4304      	orrs	r4, r0
 800251e:	1e62      	subs	r2, r4, #1
 8002520:	4194      	sbcs	r4, r2
 8002522:	e66c      	b.n	80021fe <__aeabi_dsub+0xa6>
 8002524:	464a      	mov	r2, r9
 8002526:	08db      	lsrs	r3, r3, #3
 8002528:	0752      	lsls	r2, r2, #29
 800252a:	4313      	orrs	r3, r2
 800252c:	464a      	mov	r2, r9
 800252e:	08d2      	lsrs	r2, r2, #3
 8002530:	e7a6      	b.n	8002480 <__aeabi_dsub+0x328>
 8002532:	4cc6      	ldr	r4, [pc, #792]	; (800284c <__aeabi_dsub+0x6f4>)
 8002534:	1c72      	adds	r2, r6, #1
 8002536:	4222      	tst	r2, r4
 8002538:	d000      	beq.n	800253c <__aeabi_dsub+0x3e4>
 800253a:	e0ac      	b.n	8002696 <__aeabi_dsub+0x53e>
 800253c:	464a      	mov	r2, r9
 800253e:	431a      	orrs	r2, r3
 8002540:	2e00      	cmp	r6, #0
 8002542:	d000      	beq.n	8002546 <__aeabi_dsub+0x3ee>
 8002544:	e105      	b.n	8002752 <__aeabi_dsub+0x5fa>
 8002546:	2a00      	cmp	r2, #0
 8002548:	d100      	bne.n	800254c <__aeabi_dsub+0x3f4>
 800254a:	e156      	b.n	80027fa <__aeabi_dsub+0x6a2>
 800254c:	003a      	movs	r2, r7
 800254e:	4302      	orrs	r2, r0
 8002550:	d100      	bne.n	8002554 <__aeabi_dsub+0x3fc>
 8002552:	e0db      	b.n	800270c <__aeabi_dsub+0x5b4>
 8002554:	181c      	adds	r4, r3, r0
 8002556:	429c      	cmp	r4, r3
 8002558:	419b      	sbcs	r3, r3
 800255a:	444f      	add	r7, r9
 800255c:	46ba      	mov	sl, r7
 800255e:	425b      	negs	r3, r3
 8002560:	449a      	add	sl, r3
 8002562:	4653      	mov	r3, sl
 8002564:	021b      	lsls	r3, r3, #8
 8002566:	d400      	bmi.n	800256a <__aeabi_dsub+0x412>
 8002568:	e780      	b.n	800246c <__aeabi_dsub+0x314>
 800256a:	4652      	mov	r2, sl
 800256c:	4bb6      	ldr	r3, [pc, #728]	; (8002848 <__aeabi_dsub+0x6f0>)
 800256e:	2601      	movs	r6, #1
 8002570:	401a      	ands	r2, r3
 8002572:	4692      	mov	sl, r2
 8002574:	e77a      	b.n	800246c <__aeabi_dsub+0x314>
 8002576:	4cb3      	ldr	r4, [pc, #716]	; (8002844 <__aeabi_dsub+0x6ec>)
 8002578:	42a2      	cmp	r2, r4
 800257a:	d100      	bne.n	800257e <__aeabi_dsub+0x426>
 800257c:	e0c0      	b.n	8002700 <__aeabi_dsub+0x5a8>
 800257e:	2480      	movs	r4, #128	; 0x80
 8002580:	464d      	mov	r5, r9
 8002582:	0424      	lsls	r4, r4, #16
 8002584:	4325      	orrs	r5, r4
 8002586:	46a9      	mov	r9, r5
 8002588:	4664      	mov	r4, ip
 800258a:	2c38      	cmp	r4, #56	; 0x38
 800258c:	dc53      	bgt.n	8002636 <__aeabi_dsub+0x4de>
 800258e:	4661      	mov	r1, ip
 8002590:	2c1f      	cmp	r4, #31
 8002592:	dd00      	ble.n	8002596 <__aeabi_dsub+0x43e>
 8002594:	e0cd      	b.n	8002732 <__aeabi_dsub+0x5da>
 8002596:	2520      	movs	r5, #32
 8002598:	001e      	movs	r6, r3
 800259a:	1b2d      	subs	r5, r5, r4
 800259c:	464c      	mov	r4, r9
 800259e:	40ab      	lsls	r3, r5
 80025a0:	40ac      	lsls	r4, r5
 80025a2:	40ce      	lsrs	r6, r1
 80025a4:	1e5d      	subs	r5, r3, #1
 80025a6:	41ab      	sbcs	r3, r5
 80025a8:	4334      	orrs	r4, r6
 80025aa:	4323      	orrs	r3, r4
 80025ac:	464c      	mov	r4, r9
 80025ae:	40cc      	lsrs	r4, r1
 80025b0:	1b3f      	subs	r7, r7, r4
 80025b2:	e045      	b.n	8002640 <__aeabi_dsub+0x4e8>
 80025b4:	464a      	mov	r2, r9
 80025b6:	1a1c      	subs	r4, r3, r0
 80025b8:	1bd1      	subs	r1, r2, r7
 80025ba:	42a3      	cmp	r3, r4
 80025bc:	4192      	sbcs	r2, r2
 80025be:	4252      	negs	r2, r2
 80025c0:	4692      	mov	sl, r2
 80025c2:	000a      	movs	r2, r1
 80025c4:	4651      	mov	r1, sl
 80025c6:	1a52      	subs	r2, r2, r1
 80025c8:	4692      	mov	sl, r2
 80025ca:	0212      	lsls	r2, r2, #8
 80025cc:	d500      	bpl.n	80025d0 <__aeabi_dsub+0x478>
 80025ce:	e083      	b.n	80026d8 <__aeabi_dsub+0x580>
 80025d0:	4653      	mov	r3, sl
 80025d2:	4323      	orrs	r3, r4
 80025d4:	d000      	beq.n	80025d8 <__aeabi_dsub+0x480>
 80025d6:	e621      	b.n	800221c <__aeabi_dsub+0xc4>
 80025d8:	2200      	movs	r2, #0
 80025da:	2500      	movs	r5, #0
 80025dc:	e753      	b.n	8002486 <__aeabi_dsub+0x32e>
 80025de:	181c      	adds	r4, r3, r0
 80025e0:	429c      	cmp	r4, r3
 80025e2:	419b      	sbcs	r3, r3
 80025e4:	444f      	add	r7, r9
 80025e6:	46ba      	mov	sl, r7
 80025e8:	425b      	negs	r3, r3
 80025ea:	449a      	add	sl, r3
 80025ec:	4653      	mov	r3, sl
 80025ee:	2601      	movs	r6, #1
 80025f0:	021b      	lsls	r3, r3, #8
 80025f2:	d400      	bmi.n	80025f6 <__aeabi_dsub+0x49e>
 80025f4:	e73a      	b.n	800246c <__aeabi_dsub+0x314>
 80025f6:	2602      	movs	r6, #2
 80025f8:	4652      	mov	r2, sl
 80025fa:	4b93      	ldr	r3, [pc, #588]	; (8002848 <__aeabi_dsub+0x6f0>)
 80025fc:	2101      	movs	r1, #1
 80025fe:	401a      	ands	r2, r3
 8002600:	0013      	movs	r3, r2
 8002602:	4021      	ands	r1, r4
 8002604:	0862      	lsrs	r2, r4, #1
 8002606:	430a      	orrs	r2, r1
 8002608:	07dc      	lsls	r4, r3, #31
 800260a:	085b      	lsrs	r3, r3, #1
 800260c:	469a      	mov	sl, r3
 800260e:	4314      	orrs	r4, r2
 8002610:	e62c      	b.n	800226c <__aeabi_dsub+0x114>
 8002612:	0039      	movs	r1, r7
 8002614:	3a20      	subs	r2, #32
 8002616:	40d1      	lsrs	r1, r2
 8002618:	4662      	mov	r2, ip
 800261a:	2a20      	cmp	r2, #32
 800261c:	d006      	beq.n	800262c <__aeabi_dsub+0x4d4>
 800261e:	4664      	mov	r4, ip
 8002620:	2240      	movs	r2, #64	; 0x40
 8002622:	1b12      	subs	r2, r2, r4
 8002624:	003c      	movs	r4, r7
 8002626:	4094      	lsls	r4, r2
 8002628:	4304      	orrs	r4, r0
 800262a:	9401      	str	r4, [sp, #4]
 800262c:	9c01      	ldr	r4, [sp, #4]
 800262e:	1e62      	subs	r2, r4, #1
 8002630:	4194      	sbcs	r4, r2
 8002632:	430c      	orrs	r4, r1
 8002634:	e5e3      	b.n	80021fe <__aeabi_dsub+0xa6>
 8002636:	4649      	mov	r1, r9
 8002638:	4319      	orrs	r1, r3
 800263a:	000b      	movs	r3, r1
 800263c:	1e5c      	subs	r4, r3, #1
 800263e:	41a3      	sbcs	r3, r4
 8002640:	1ac4      	subs	r4, r0, r3
 8002642:	42a0      	cmp	r0, r4
 8002644:	419b      	sbcs	r3, r3
 8002646:	425b      	negs	r3, r3
 8002648:	1afb      	subs	r3, r7, r3
 800264a:	469a      	mov	sl, r3
 800264c:	465d      	mov	r5, fp
 800264e:	0016      	movs	r6, r2
 8002650:	e5dc      	b.n	800220c <__aeabi_dsub+0xb4>
 8002652:	4649      	mov	r1, r9
 8002654:	4319      	orrs	r1, r3
 8002656:	d100      	bne.n	800265a <__aeabi_dsub+0x502>
 8002658:	e0ae      	b.n	80027b8 <__aeabi_dsub+0x660>
 800265a:	4661      	mov	r1, ip
 800265c:	4664      	mov	r4, ip
 800265e:	3901      	subs	r1, #1
 8002660:	2c01      	cmp	r4, #1
 8002662:	d100      	bne.n	8002666 <__aeabi_dsub+0x50e>
 8002664:	e0e0      	b.n	8002828 <__aeabi_dsub+0x6d0>
 8002666:	4c77      	ldr	r4, [pc, #476]	; (8002844 <__aeabi_dsub+0x6ec>)
 8002668:	45a4      	cmp	ip, r4
 800266a:	d056      	beq.n	800271a <__aeabi_dsub+0x5c2>
 800266c:	468c      	mov	ip, r1
 800266e:	e69a      	b.n	80023a6 <__aeabi_dsub+0x24e>
 8002670:	4661      	mov	r1, ip
 8002672:	2220      	movs	r2, #32
 8002674:	003c      	movs	r4, r7
 8002676:	1a52      	subs	r2, r2, r1
 8002678:	4094      	lsls	r4, r2
 800267a:	0001      	movs	r1, r0
 800267c:	4090      	lsls	r0, r2
 800267e:	46a0      	mov	r8, r4
 8002680:	4664      	mov	r4, ip
 8002682:	1e42      	subs	r2, r0, #1
 8002684:	4190      	sbcs	r0, r2
 8002686:	4662      	mov	r2, ip
 8002688:	40e1      	lsrs	r1, r4
 800268a:	4644      	mov	r4, r8
 800268c:	40d7      	lsrs	r7, r2
 800268e:	430c      	orrs	r4, r1
 8002690:	4304      	orrs	r4, r0
 8002692:	44b9      	add	r9, r7
 8002694:	e701      	b.n	800249a <__aeabi_dsub+0x342>
 8002696:	496b      	ldr	r1, [pc, #428]	; (8002844 <__aeabi_dsub+0x6ec>)
 8002698:	428a      	cmp	r2, r1
 800269a:	d100      	bne.n	800269e <__aeabi_dsub+0x546>
 800269c:	e70c      	b.n	80024b8 <__aeabi_dsub+0x360>
 800269e:	1818      	adds	r0, r3, r0
 80026a0:	4298      	cmp	r0, r3
 80026a2:	419b      	sbcs	r3, r3
 80026a4:	444f      	add	r7, r9
 80026a6:	425b      	negs	r3, r3
 80026a8:	18fb      	adds	r3, r7, r3
 80026aa:	07dc      	lsls	r4, r3, #31
 80026ac:	0840      	lsrs	r0, r0, #1
 80026ae:	085b      	lsrs	r3, r3, #1
 80026b0:	469a      	mov	sl, r3
 80026b2:	0016      	movs	r6, r2
 80026b4:	4304      	orrs	r4, r0
 80026b6:	e6d9      	b.n	800246c <__aeabi_dsub+0x314>
 80026b8:	2a00      	cmp	r2, #0
 80026ba:	d000      	beq.n	80026be <__aeabi_dsub+0x566>
 80026bc:	e081      	b.n	80027c2 <__aeabi_dsub+0x66a>
 80026be:	003b      	movs	r3, r7
 80026c0:	4303      	orrs	r3, r0
 80026c2:	d11d      	bne.n	8002700 <__aeabi_dsub+0x5a8>
 80026c4:	2280      	movs	r2, #128	; 0x80
 80026c6:	2500      	movs	r5, #0
 80026c8:	0312      	lsls	r2, r2, #12
 80026ca:	e70b      	b.n	80024e4 <__aeabi_dsub+0x38c>
 80026cc:	08c0      	lsrs	r0, r0, #3
 80026ce:	077b      	lsls	r3, r7, #29
 80026d0:	465d      	mov	r5, fp
 80026d2:	4303      	orrs	r3, r0
 80026d4:	08fa      	lsrs	r2, r7, #3
 80026d6:	e6d3      	b.n	8002480 <__aeabi_dsub+0x328>
 80026d8:	1ac4      	subs	r4, r0, r3
 80026da:	42a0      	cmp	r0, r4
 80026dc:	4180      	sbcs	r0, r0
 80026de:	464b      	mov	r3, r9
 80026e0:	4240      	negs	r0, r0
 80026e2:	1aff      	subs	r7, r7, r3
 80026e4:	1a3b      	subs	r3, r7, r0
 80026e6:	469a      	mov	sl, r3
 80026e8:	465d      	mov	r5, fp
 80026ea:	e597      	b.n	800221c <__aeabi_dsub+0xc4>
 80026ec:	1a1c      	subs	r4, r3, r0
 80026ee:	464a      	mov	r2, r9
 80026f0:	42a3      	cmp	r3, r4
 80026f2:	419b      	sbcs	r3, r3
 80026f4:	1bd7      	subs	r7, r2, r7
 80026f6:	425b      	negs	r3, r3
 80026f8:	1afb      	subs	r3, r7, r3
 80026fa:	469a      	mov	sl, r3
 80026fc:	2601      	movs	r6, #1
 80026fe:	e585      	b.n	800220c <__aeabi_dsub+0xb4>
 8002700:	08c0      	lsrs	r0, r0, #3
 8002702:	077b      	lsls	r3, r7, #29
 8002704:	465d      	mov	r5, fp
 8002706:	4303      	orrs	r3, r0
 8002708:	08fa      	lsrs	r2, r7, #3
 800270a:	e6e7      	b.n	80024dc <__aeabi_dsub+0x384>
 800270c:	464a      	mov	r2, r9
 800270e:	08db      	lsrs	r3, r3, #3
 8002710:	0752      	lsls	r2, r2, #29
 8002712:	4313      	orrs	r3, r2
 8002714:	464a      	mov	r2, r9
 8002716:	08d2      	lsrs	r2, r2, #3
 8002718:	e6b5      	b.n	8002486 <__aeabi_dsub+0x32e>
 800271a:	08c0      	lsrs	r0, r0, #3
 800271c:	077b      	lsls	r3, r7, #29
 800271e:	4303      	orrs	r3, r0
 8002720:	08fa      	lsrs	r2, r7, #3
 8002722:	e6db      	b.n	80024dc <__aeabi_dsub+0x384>
 8002724:	4649      	mov	r1, r9
 8002726:	4319      	orrs	r1, r3
 8002728:	000b      	movs	r3, r1
 800272a:	1e59      	subs	r1, r3, #1
 800272c:	418b      	sbcs	r3, r1
 800272e:	001c      	movs	r4, r3
 8002730:	e653      	b.n	80023da <__aeabi_dsub+0x282>
 8002732:	464d      	mov	r5, r9
 8002734:	3c20      	subs	r4, #32
 8002736:	40e5      	lsrs	r5, r4
 8002738:	2920      	cmp	r1, #32
 800273a:	d005      	beq.n	8002748 <__aeabi_dsub+0x5f0>
 800273c:	2440      	movs	r4, #64	; 0x40
 800273e:	1a64      	subs	r4, r4, r1
 8002740:	4649      	mov	r1, r9
 8002742:	40a1      	lsls	r1, r4
 8002744:	430b      	orrs	r3, r1
 8002746:	4698      	mov	r8, r3
 8002748:	4643      	mov	r3, r8
 800274a:	1e5c      	subs	r4, r3, #1
 800274c:	41a3      	sbcs	r3, r4
 800274e:	432b      	orrs	r3, r5
 8002750:	e776      	b.n	8002640 <__aeabi_dsub+0x4e8>
 8002752:	2a00      	cmp	r2, #0
 8002754:	d0e1      	beq.n	800271a <__aeabi_dsub+0x5c2>
 8002756:	003a      	movs	r2, r7
 8002758:	08db      	lsrs	r3, r3, #3
 800275a:	4302      	orrs	r2, r0
 800275c:	d100      	bne.n	8002760 <__aeabi_dsub+0x608>
 800275e:	e6b8      	b.n	80024d2 <__aeabi_dsub+0x37a>
 8002760:	464a      	mov	r2, r9
 8002762:	0752      	lsls	r2, r2, #29
 8002764:	2480      	movs	r4, #128	; 0x80
 8002766:	4313      	orrs	r3, r2
 8002768:	464a      	mov	r2, r9
 800276a:	0324      	lsls	r4, r4, #12
 800276c:	08d2      	lsrs	r2, r2, #3
 800276e:	4222      	tst	r2, r4
 8002770:	d007      	beq.n	8002782 <__aeabi_dsub+0x62a>
 8002772:	08fe      	lsrs	r6, r7, #3
 8002774:	4226      	tst	r6, r4
 8002776:	d104      	bne.n	8002782 <__aeabi_dsub+0x62a>
 8002778:	465d      	mov	r5, fp
 800277a:	0032      	movs	r2, r6
 800277c:	08c3      	lsrs	r3, r0, #3
 800277e:	077f      	lsls	r7, r7, #29
 8002780:	433b      	orrs	r3, r7
 8002782:	0f59      	lsrs	r1, r3, #29
 8002784:	00db      	lsls	r3, r3, #3
 8002786:	0749      	lsls	r1, r1, #29
 8002788:	08db      	lsrs	r3, r3, #3
 800278a:	430b      	orrs	r3, r1
 800278c:	e6a6      	b.n	80024dc <__aeabi_dsub+0x384>
 800278e:	1ac4      	subs	r4, r0, r3
 8002790:	42a0      	cmp	r0, r4
 8002792:	4180      	sbcs	r0, r0
 8002794:	464b      	mov	r3, r9
 8002796:	4240      	negs	r0, r0
 8002798:	1aff      	subs	r7, r7, r3
 800279a:	1a3b      	subs	r3, r7, r0
 800279c:	469a      	mov	sl, r3
 800279e:	465d      	mov	r5, fp
 80027a0:	2601      	movs	r6, #1
 80027a2:	e533      	b.n	800220c <__aeabi_dsub+0xb4>
 80027a4:	003b      	movs	r3, r7
 80027a6:	4303      	orrs	r3, r0
 80027a8:	d100      	bne.n	80027ac <__aeabi_dsub+0x654>
 80027aa:	e715      	b.n	80025d8 <__aeabi_dsub+0x480>
 80027ac:	08c0      	lsrs	r0, r0, #3
 80027ae:	077b      	lsls	r3, r7, #29
 80027b0:	465d      	mov	r5, fp
 80027b2:	4303      	orrs	r3, r0
 80027b4:	08fa      	lsrs	r2, r7, #3
 80027b6:	e666      	b.n	8002486 <__aeabi_dsub+0x32e>
 80027b8:	08c0      	lsrs	r0, r0, #3
 80027ba:	077b      	lsls	r3, r7, #29
 80027bc:	4303      	orrs	r3, r0
 80027be:	08fa      	lsrs	r2, r7, #3
 80027c0:	e65e      	b.n	8002480 <__aeabi_dsub+0x328>
 80027c2:	003a      	movs	r2, r7
 80027c4:	08db      	lsrs	r3, r3, #3
 80027c6:	4302      	orrs	r2, r0
 80027c8:	d100      	bne.n	80027cc <__aeabi_dsub+0x674>
 80027ca:	e682      	b.n	80024d2 <__aeabi_dsub+0x37a>
 80027cc:	464a      	mov	r2, r9
 80027ce:	0752      	lsls	r2, r2, #29
 80027d0:	2480      	movs	r4, #128	; 0x80
 80027d2:	4313      	orrs	r3, r2
 80027d4:	464a      	mov	r2, r9
 80027d6:	0324      	lsls	r4, r4, #12
 80027d8:	08d2      	lsrs	r2, r2, #3
 80027da:	4222      	tst	r2, r4
 80027dc:	d007      	beq.n	80027ee <__aeabi_dsub+0x696>
 80027de:	08fe      	lsrs	r6, r7, #3
 80027e0:	4226      	tst	r6, r4
 80027e2:	d104      	bne.n	80027ee <__aeabi_dsub+0x696>
 80027e4:	465d      	mov	r5, fp
 80027e6:	0032      	movs	r2, r6
 80027e8:	08c3      	lsrs	r3, r0, #3
 80027ea:	077f      	lsls	r7, r7, #29
 80027ec:	433b      	orrs	r3, r7
 80027ee:	0f59      	lsrs	r1, r3, #29
 80027f0:	00db      	lsls	r3, r3, #3
 80027f2:	08db      	lsrs	r3, r3, #3
 80027f4:	0749      	lsls	r1, r1, #29
 80027f6:	430b      	orrs	r3, r1
 80027f8:	e670      	b.n	80024dc <__aeabi_dsub+0x384>
 80027fa:	08c0      	lsrs	r0, r0, #3
 80027fc:	077b      	lsls	r3, r7, #29
 80027fe:	4303      	orrs	r3, r0
 8002800:	08fa      	lsrs	r2, r7, #3
 8002802:	e640      	b.n	8002486 <__aeabi_dsub+0x32e>
 8002804:	464c      	mov	r4, r9
 8002806:	3920      	subs	r1, #32
 8002808:	40cc      	lsrs	r4, r1
 800280a:	4661      	mov	r1, ip
 800280c:	2920      	cmp	r1, #32
 800280e:	d006      	beq.n	800281e <__aeabi_dsub+0x6c6>
 8002810:	4666      	mov	r6, ip
 8002812:	2140      	movs	r1, #64	; 0x40
 8002814:	1b89      	subs	r1, r1, r6
 8002816:	464e      	mov	r6, r9
 8002818:	408e      	lsls	r6, r1
 800281a:	4333      	orrs	r3, r6
 800281c:	4698      	mov	r8, r3
 800281e:	4643      	mov	r3, r8
 8002820:	1e59      	subs	r1, r3, #1
 8002822:	418b      	sbcs	r3, r1
 8002824:	431c      	orrs	r4, r3
 8002826:	e5d8      	b.n	80023da <__aeabi_dsub+0x282>
 8002828:	181c      	adds	r4, r3, r0
 800282a:	4284      	cmp	r4, r0
 800282c:	4180      	sbcs	r0, r0
 800282e:	444f      	add	r7, r9
 8002830:	46ba      	mov	sl, r7
 8002832:	4240      	negs	r0, r0
 8002834:	4482      	add	sl, r0
 8002836:	e6d9      	b.n	80025ec <__aeabi_dsub+0x494>
 8002838:	4653      	mov	r3, sl
 800283a:	4323      	orrs	r3, r4
 800283c:	d100      	bne.n	8002840 <__aeabi_dsub+0x6e8>
 800283e:	e6cb      	b.n	80025d8 <__aeabi_dsub+0x480>
 8002840:	e614      	b.n	800246c <__aeabi_dsub+0x314>
 8002842:	46c0      	nop			; (mov r8, r8)
 8002844:	000007ff 	.word	0x000007ff
 8002848:	ff7fffff 	.word	0xff7fffff
 800284c:	000007fe 	.word	0x000007fe
 8002850:	2300      	movs	r3, #0
 8002852:	4a01      	ldr	r2, [pc, #4]	; (8002858 <__aeabi_dsub+0x700>)
 8002854:	001c      	movs	r4, r3
 8002856:	e529      	b.n	80022ac <__aeabi_dsub+0x154>
 8002858:	000007ff 	.word	0x000007ff

0800285c <__aeabi_i2d>:
 800285c:	b570      	push	{r4, r5, r6, lr}
 800285e:	2800      	cmp	r0, #0
 8002860:	d016      	beq.n	8002890 <__aeabi_i2d+0x34>
 8002862:	17c3      	asrs	r3, r0, #31
 8002864:	18c5      	adds	r5, r0, r3
 8002866:	405d      	eors	r5, r3
 8002868:	0fc4      	lsrs	r4, r0, #31
 800286a:	0028      	movs	r0, r5
 800286c:	f000 f92e 	bl	8002acc <__clzsi2>
 8002870:	4b11      	ldr	r3, [pc, #68]	; (80028b8 <__aeabi_i2d+0x5c>)
 8002872:	1a1b      	subs	r3, r3, r0
 8002874:	280a      	cmp	r0, #10
 8002876:	dc16      	bgt.n	80028a6 <__aeabi_i2d+0x4a>
 8002878:	0002      	movs	r2, r0
 800287a:	002e      	movs	r6, r5
 800287c:	3215      	adds	r2, #21
 800287e:	4096      	lsls	r6, r2
 8002880:	220b      	movs	r2, #11
 8002882:	1a12      	subs	r2, r2, r0
 8002884:	40d5      	lsrs	r5, r2
 8002886:	055b      	lsls	r3, r3, #21
 8002888:	032d      	lsls	r5, r5, #12
 800288a:	0b2d      	lsrs	r5, r5, #12
 800288c:	0d5b      	lsrs	r3, r3, #21
 800288e:	e003      	b.n	8002898 <__aeabi_i2d+0x3c>
 8002890:	2400      	movs	r4, #0
 8002892:	2300      	movs	r3, #0
 8002894:	2500      	movs	r5, #0
 8002896:	2600      	movs	r6, #0
 8002898:	051b      	lsls	r3, r3, #20
 800289a:	432b      	orrs	r3, r5
 800289c:	07e4      	lsls	r4, r4, #31
 800289e:	4323      	orrs	r3, r4
 80028a0:	0030      	movs	r0, r6
 80028a2:	0019      	movs	r1, r3
 80028a4:	bd70      	pop	{r4, r5, r6, pc}
 80028a6:	380b      	subs	r0, #11
 80028a8:	4085      	lsls	r5, r0
 80028aa:	055b      	lsls	r3, r3, #21
 80028ac:	032d      	lsls	r5, r5, #12
 80028ae:	2600      	movs	r6, #0
 80028b0:	0b2d      	lsrs	r5, r5, #12
 80028b2:	0d5b      	lsrs	r3, r3, #21
 80028b4:	e7f0      	b.n	8002898 <__aeabi_i2d+0x3c>
 80028b6:	46c0      	nop			; (mov r8, r8)
 80028b8:	0000041e 	.word	0x0000041e

080028bc <__aeabi_f2d>:
 80028bc:	b570      	push	{r4, r5, r6, lr}
 80028be:	0242      	lsls	r2, r0, #9
 80028c0:	0043      	lsls	r3, r0, #1
 80028c2:	0fc4      	lsrs	r4, r0, #31
 80028c4:	20fe      	movs	r0, #254	; 0xfe
 80028c6:	0e1b      	lsrs	r3, r3, #24
 80028c8:	1c59      	adds	r1, r3, #1
 80028ca:	0a55      	lsrs	r5, r2, #9
 80028cc:	4208      	tst	r0, r1
 80028ce:	d00c      	beq.n	80028ea <__aeabi_f2d+0x2e>
 80028d0:	21e0      	movs	r1, #224	; 0xe0
 80028d2:	0089      	lsls	r1, r1, #2
 80028d4:	468c      	mov	ip, r1
 80028d6:	076d      	lsls	r5, r5, #29
 80028d8:	0b12      	lsrs	r2, r2, #12
 80028da:	4463      	add	r3, ip
 80028dc:	051b      	lsls	r3, r3, #20
 80028de:	4313      	orrs	r3, r2
 80028e0:	07e4      	lsls	r4, r4, #31
 80028e2:	4323      	orrs	r3, r4
 80028e4:	0028      	movs	r0, r5
 80028e6:	0019      	movs	r1, r3
 80028e8:	bd70      	pop	{r4, r5, r6, pc}
 80028ea:	2b00      	cmp	r3, #0
 80028ec:	d114      	bne.n	8002918 <__aeabi_f2d+0x5c>
 80028ee:	2d00      	cmp	r5, #0
 80028f0:	d01b      	beq.n	800292a <__aeabi_f2d+0x6e>
 80028f2:	0028      	movs	r0, r5
 80028f4:	f000 f8ea 	bl	8002acc <__clzsi2>
 80028f8:	280a      	cmp	r0, #10
 80028fa:	dc1c      	bgt.n	8002936 <__aeabi_f2d+0x7a>
 80028fc:	230b      	movs	r3, #11
 80028fe:	002a      	movs	r2, r5
 8002900:	1a1b      	subs	r3, r3, r0
 8002902:	40da      	lsrs	r2, r3
 8002904:	0003      	movs	r3, r0
 8002906:	3315      	adds	r3, #21
 8002908:	409d      	lsls	r5, r3
 800290a:	4b0e      	ldr	r3, [pc, #56]	; (8002944 <__aeabi_f2d+0x88>)
 800290c:	0312      	lsls	r2, r2, #12
 800290e:	1a1b      	subs	r3, r3, r0
 8002910:	055b      	lsls	r3, r3, #21
 8002912:	0b12      	lsrs	r2, r2, #12
 8002914:	0d5b      	lsrs	r3, r3, #21
 8002916:	e7e1      	b.n	80028dc <__aeabi_f2d+0x20>
 8002918:	2d00      	cmp	r5, #0
 800291a:	d009      	beq.n	8002930 <__aeabi_f2d+0x74>
 800291c:	0b13      	lsrs	r3, r2, #12
 800291e:	2280      	movs	r2, #128	; 0x80
 8002920:	0312      	lsls	r2, r2, #12
 8002922:	431a      	orrs	r2, r3
 8002924:	076d      	lsls	r5, r5, #29
 8002926:	4b08      	ldr	r3, [pc, #32]	; (8002948 <__aeabi_f2d+0x8c>)
 8002928:	e7d8      	b.n	80028dc <__aeabi_f2d+0x20>
 800292a:	2300      	movs	r3, #0
 800292c:	2200      	movs	r2, #0
 800292e:	e7d5      	b.n	80028dc <__aeabi_f2d+0x20>
 8002930:	2200      	movs	r2, #0
 8002932:	4b05      	ldr	r3, [pc, #20]	; (8002948 <__aeabi_f2d+0x8c>)
 8002934:	e7d2      	b.n	80028dc <__aeabi_f2d+0x20>
 8002936:	0003      	movs	r3, r0
 8002938:	002a      	movs	r2, r5
 800293a:	3b0b      	subs	r3, #11
 800293c:	409a      	lsls	r2, r3
 800293e:	2500      	movs	r5, #0
 8002940:	e7e3      	b.n	800290a <__aeabi_f2d+0x4e>
 8002942:	46c0      	nop			; (mov r8, r8)
 8002944:	00000389 	.word	0x00000389
 8002948:	000007ff 	.word	0x000007ff

0800294c <__aeabi_d2f>:
 800294c:	0002      	movs	r2, r0
 800294e:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002950:	004b      	lsls	r3, r1, #1
 8002952:	030d      	lsls	r5, r1, #12
 8002954:	0f40      	lsrs	r0, r0, #29
 8002956:	0d5b      	lsrs	r3, r3, #21
 8002958:	0fcc      	lsrs	r4, r1, #31
 800295a:	0a6d      	lsrs	r5, r5, #9
 800295c:	493a      	ldr	r1, [pc, #232]	; (8002a48 <__aeabi_d2f+0xfc>)
 800295e:	4305      	orrs	r5, r0
 8002960:	1c58      	adds	r0, r3, #1
 8002962:	00d7      	lsls	r7, r2, #3
 8002964:	4208      	tst	r0, r1
 8002966:	d00a      	beq.n	800297e <__aeabi_d2f+0x32>
 8002968:	4938      	ldr	r1, [pc, #224]	; (8002a4c <__aeabi_d2f+0x100>)
 800296a:	1859      	adds	r1, r3, r1
 800296c:	29fe      	cmp	r1, #254	; 0xfe
 800296e:	dd16      	ble.n	800299e <__aeabi_d2f+0x52>
 8002970:	20ff      	movs	r0, #255	; 0xff
 8002972:	2200      	movs	r2, #0
 8002974:	05c0      	lsls	r0, r0, #23
 8002976:	4310      	orrs	r0, r2
 8002978:	07e4      	lsls	r4, r4, #31
 800297a:	4320      	orrs	r0, r4
 800297c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800297e:	2b00      	cmp	r3, #0
 8002980:	d106      	bne.n	8002990 <__aeabi_d2f+0x44>
 8002982:	433d      	orrs	r5, r7
 8002984:	d026      	beq.n	80029d4 <__aeabi_d2f+0x88>
 8002986:	2205      	movs	r2, #5
 8002988:	0192      	lsls	r2, r2, #6
 800298a:	0a52      	lsrs	r2, r2, #9
 800298c:	b2d8      	uxtb	r0, r3
 800298e:	e7f1      	b.n	8002974 <__aeabi_d2f+0x28>
 8002990:	432f      	orrs	r7, r5
 8002992:	d0ed      	beq.n	8002970 <__aeabi_d2f+0x24>
 8002994:	2280      	movs	r2, #128	; 0x80
 8002996:	03d2      	lsls	r2, r2, #15
 8002998:	20ff      	movs	r0, #255	; 0xff
 800299a:	432a      	orrs	r2, r5
 800299c:	e7ea      	b.n	8002974 <__aeabi_d2f+0x28>
 800299e:	2900      	cmp	r1, #0
 80029a0:	dd1b      	ble.n	80029da <__aeabi_d2f+0x8e>
 80029a2:	0192      	lsls	r2, r2, #6
 80029a4:	1e50      	subs	r0, r2, #1
 80029a6:	4182      	sbcs	r2, r0
 80029a8:	00ed      	lsls	r5, r5, #3
 80029aa:	0f7f      	lsrs	r7, r7, #29
 80029ac:	432a      	orrs	r2, r5
 80029ae:	433a      	orrs	r2, r7
 80029b0:	0753      	lsls	r3, r2, #29
 80029b2:	d047      	beq.n	8002a44 <__aeabi_d2f+0xf8>
 80029b4:	230f      	movs	r3, #15
 80029b6:	4013      	ands	r3, r2
 80029b8:	2b04      	cmp	r3, #4
 80029ba:	d000      	beq.n	80029be <__aeabi_d2f+0x72>
 80029bc:	3204      	adds	r2, #4
 80029be:	2380      	movs	r3, #128	; 0x80
 80029c0:	04db      	lsls	r3, r3, #19
 80029c2:	4013      	ands	r3, r2
 80029c4:	d03e      	beq.n	8002a44 <__aeabi_d2f+0xf8>
 80029c6:	1c48      	adds	r0, r1, #1
 80029c8:	29fe      	cmp	r1, #254	; 0xfe
 80029ca:	d0d1      	beq.n	8002970 <__aeabi_d2f+0x24>
 80029cc:	0192      	lsls	r2, r2, #6
 80029ce:	0a52      	lsrs	r2, r2, #9
 80029d0:	b2c0      	uxtb	r0, r0
 80029d2:	e7cf      	b.n	8002974 <__aeabi_d2f+0x28>
 80029d4:	2000      	movs	r0, #0
 80029d6:	2200      	movs	r2, #0
 80029d8:	e7cc      	b.n	8002974 <__aeabi_d2f+0x28>
 80029da:	000a      	movs	r2, r1
 80029dc:	3217      	adds	r2, #23
 80029de:	db2f      	blt.n	8002a40 <__aeabi_d2f+0xf4>
 80029e0:	2680      	movs	r6, #128	; 0x80
 80029e2:	0436      	lsls	r6, r6, #16
 80029e4:	432e      	orrs	r6, r5
 80029e6:	251e      	movs	r5, #30
 80029e8:	1a6d      	subs	r5, r5, r1
 80029ea:	2d1f      	cmp	r5, #31
 80029ec:	dd11      	ble.n	8002a12 <__aeabi_d2f+0xc6>
 80029ee:	2202      	movs	r2, #2
 80029f0:	4252      	negs	r2, r2
 80029f2:	1a52      	subs	r2, r2, r1
 80029f4:	0031      	movs	r1, r6
 80029f6:	40d1      	lsrs	r1, r2
 80029f8:	2d20      	cmp	r5, #32
 80029fa:	d004      	beq.n	8002a06 <__aeabi_d2f+0xba>
 80029fc:	4a14      	ldr	r2, [pc, #80]	; (8002a50 <__aeabi_d2f+0x104>)
 80029fe:	4694      	mov	ip, r2
 8002a00:	4463      	add	r3, ip
 8002a02:	409e      	lsls	r6, r3
 8002a04:	4337      	orrs	r7, r6
 8002a06:	003a      	movs	r2, r7
 8002a08:	1e53      	subs	r3, r2, #1
 8002a0a:	419a      	sbcs	r2, r3
 8002a0c:	430a      	orrs	r2, r1
 8002a0e:	2100      	movs	r1, #0
 8002a10:	e7ce      	b.n	80029b0 <__aeabi_d2f+0x64>
 8002a12:	4a10      	ldr	r2, [pc, #64]	; (8002a54 <__aeabi_d2f+0x108>)
 8002a14:	0038      	movs	r0, r7
 8002a16:	4694      	mov	ip, r2
 8002a18:	4463      	add	r3, ip
 8002a1a:	4098      	lsls	r0, r3
 8002a1c:	003a      	movs	r2, r7
 8002a1e:	1e41      	subs	r1, r0, #1
 8002a20:	4188      	sbcs	r0, r1
 8002a22:	409e      	lsls	r6, r3
 8002a24:	40ea      	lsrs	r2, r5
 8002a26:	4330      	orrs	r0, r6
 8002a28:	4302      	orrs	r2, r0
 8002a2a:	2100      	movs	r1, #0
 8002a2c:	0753      	lsls	r3, r2, #29
 8002a2e:	d1c1      	bne.n	80029b4 <__aeabi_d2f+0x68>
 8002a30:	2180      	movs	r1, #128	; 0x80
 8002a32:	0013      	movs	r3, r2
 8002a34:	04c9      	lsls	r1, r1, #19
 8002a36:	2001      	movs	r0, #1
 8002a38:	400b      	ands	r3, r1
 8002a3a:	420a      	tst	r2, r1
 8002a3c:	d1c6      	bne.n	80029cc <__aeabi_d2f+0x80>
 8002a3e:	e7a3      	b.n	8002988 <__aeabi_d2f+0x3c>
 8002a40:	2300      	movs	r3, #0
 8002a42:	e7a0      	b.n	8002986 <__aeabi_d2f+0x3a>
 8002a44:	000b      	movs	r3, r1
 8002a46:	e79f      	b.n	8002988 <__aeabi_d2f+0x3c>
 8002a48:	000007fe 	.word	0x000007fe
 8002a4c:	fffffc80 	.word	0xfffffc80
 8002a50:	fffffca2 	.word	0xfffffca2
 8002a54:	fffffc82 	.word	0xfffffc82

08002a58 <__aeabi_cfrcmple>:
 8002a58:	4684      	mov	ip, r0
 8002a5a:	0008      	movs	r0, r1
 8002a5c:	4661      	mov	r1, ip
 8002a5e:	e7ff      	b.n	8002a60 <__aeabi_cfcmpeq>

08002a60 <__aeabi_cfcmpeq>:
 8002a60:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8002a62:	f000 f8c9 	bl	8002bf8 <__lesf2>
 8002a66:	2800      	cmp	r0, #0
 8002a68:	d401      	bmi.n	8002a6e <__aeabi_cfcmpeq+0xe>
 8002a6a:	2100      	movs	r1, #0
 8002a6c:	42c8      	cmn	r0, r1
 8002a6e:	bd1f      	pop	{r0, r1, r2, r3, r4, pc}

08002a70 <__aeabi_fcmpeq>:
 8002a70:	b510      	push	{r4, lr}
 8002a72:	f000 f855 	bl	8002b20 <__eqsf2>
 8002a76:	4240      	negs	r0, r0
 8002a78:	3001      	adds	r0, #1
 8002a7a:	bd10      	pop	{r4, pc}

08002a7c <__aeabi_fcmplt>:
 8002a7c:	b510      	push	{r4, lr}
 8002a7e:	f000 f8bb 	bl	8002bf8 <__lesf2>
 8002a82:	2800      	cmp	r0, #0
 8002a84:	db01      	blt.n	8002a8a <__aeabi_fcmplt+0xe>
 8002a86:	2000      	movs	r0, #0
 8002a88:	bd10      	pop	{r4, pc}
 8002a8a:	2001      	movs	r0, #1
 8002a8c:	bd10      	pop	{r4, pc}
 8002a8e:	46c0      	nop			; (mov r8, r8)

08002a90 <__aeabi_fcmple>:
 8002a90:	b510      	push	{r4, lr}
 8002a92:	f000 f8b1 	bl	8002bf8 <__lesf2>
 8002a96:	2800      	cmp	r0, #0
 8002a98:	dd01      	ble.n	8002a9e <__aeabi_fcmple+0xe>
 8002a9a:	2000      	movs	r0, #0
 8002a9c:	bd10      	pop	{r4, pc}
 8002a9e:	2001      	movs	r0, #1
 8002aa0:	bd10      	pop	{r4, pc}
 8002aa2:	46c0      	nop			; (mov r8, r8)

08002aa4 <__aeabi_fcmpgt>:
 8002aa4:	b510      	push	{r4, lr}
 8002aa6:	f000 f861 	bl	8002b6c <__gesf2>
 8002aaa:	2800      	cmp	r0, #0
 8002aac:	dc01      	bgt.n	8002ab2 <__aeabi_fcmpgt+0xe>
 8002aae:	2000      	movs	r0, #0
 8002ab0:	bd10      	pop	{r4, pc}
 8002ab2:	2001      	movs	r0, #1
 8002ab4:	bd10      	pop	{r4, pc}
 8002ab6:	46c0      	nop			; (mov r8, r8)

08002ab8 <__aeabi_fcmpge>:
 8002ab8:	b510      	push	{r4, lr}
 8002aba:	f000 f857 	bl	8002b6c <__gesf2>
 8002abe:	2800      	cmp	r0, #0
 8002ac0:	da01      	bge.n	8002ac6 <__aeabi_fcmpge+0xe>
 8002ac2:	2000      	movs	r0, #0
 8002ac4:	bd10      	pop	{r4, pc}
 8002ac6:	2001      	movs	r0, #1
 8002ac8:	bd10      	pop	{r4, pc}
 8002aca:	46c0      	nop			; (mov r8, r8)

08002acc <__clzsi2>:
 8002acc:	211c      	movs	r1, #28
 8002ace:	2301      	movs	r3, #1
 8002ad0:	041b      	lsls	r3, r3, #16
 8002ad2:	4298      	cmp	r0, r3
 8002ad4:	d301      	bcc.n	8002ada <__clzsi2+0xe>
 8002ad6:	0c00      	lsrs	r0, r0, #16
 8002ad8:	3910      	subs	r1, #16
 8002ada:	0a1b      	lsrs	r3, r3, #8
 8002adc:	4298      	cmp	r0, r3
 8002ade:	d301      	bcc.n	8002ae4 <__clzsi2+0x18>
 8002ae0:	0a00      	lsrs	r0, r0, #8
 8002ae2:	3908      	subs	r1, #8
 8002ae4:	091b      	lsrs	r3, r3, #4
 8002ae6:	4298      	cmp	r0, r3
 8002ae8:	d301      	bcc.n	8002aee <__clzsi2+0x22>
 8002aea:	0900      	lsrs	r0, r0, #4
 8002aec:	3904      	subs	r1, #4
 8002aee:	a202      	add	r2, pc, #8	; (adr r2, 8002af8 <__clzsi2+0x2c>)
 8002af0:	5c10      	ldrb	r0, [r2, r0]
 8002af2:	1840      	adds	r0, r0, r1
 8002af4:	4770      	bx	lr
 8002af6:	46c0      	nop			; (mov r8, r8)
 8002af8:	02020304 	.word	0x02020304
 8002afc:	01010101 	.word	0x01010101
	...

08002b08 <__clzdi2>:
 8002b08:	b510      	push	{r4, lr}
 8002b0a:	2900      	cmp	r1, #0
 8002b0c:	d103      	bne.n	8002b16 <__clzdi2+0xe>
 8002b0e:	f7ff ffdd 	bl	8002acc <__clzsi2>
 8002b12:	3020      	adds	r0, #32
 8002b14:	e002      	b.n	8002b1c <__clzdi2+0x14>
 8002b16:	0008      	movs	r0, r1
 8002b18:	f7ff ffd8 	bl	8002acc <__clzsi2>
 8002b1c:	bd10      	pop	{r4, pc}
 8002b1e:	46c0      	nop			; (mov r8, r8)

08002b20 <__eqsf2>:
 8002b20:	b570      	push	{r4, r5, r6, lr}
 8002b22:	0042      	lsls	r2, r0, #1
 8002b24:	0245      	lsls	r5, r0, #9
 8002b26:	024e      	lsls	r6, r1, #9
 8002b28:	004c      	lsls	r4, r1, #1
 8002b2a:	0fc3      	lsrs	r3, r0, #31
 8002b2c:	0a6d      	lsrs	r5, r5, #9
 8002b2e:	2001      	movs	r0, #1
 8002b30:	0e12      	lsrs	r2, r2, #24
 8002b32:	0a76      	lsrs	r6, r6, #9
 8002b34:	0e24      	lsrs	r4, r4, #24
 8002b36:	0fc9      	lsrs	r1, r1, #31
 8002b38:	2aff      	cmp	r2, #255	; 0xff
 8002b3a:	d006      	beq.n	8002b4a <__eqsf2+0x2a>
 8002b3c:	2cff      	cmp	r4, #255	; 0xff
 8002b3e:	d003      	beq.n	8002b48 <__eqsf2+0x28>
 8002b40:	42a2      	cmp	r2, r4
 8002b42:	d101      	bne.n	8002b48 <__eqsf2+0x28>
 8002b44:	42b5      	cmp	r5, r6
 8002b46:	d006      	beq.n	8002b56 <__eqsf2+0x36>
 8002b48:	bd70      	pop	{r4, r5, r6, pc}
 8002b4a:	2d00      	cmp	r5, #0
 8002b4c:	d1fc      	bne.n	8002b48 <__eqsf2+0x28>
 8002b4e:	2cff      	cmp	r4, #255	; 0xff
 8002b50:	d1fa      	bne.n	8002b48 <__eqsf2+0x28>
 8002b52:	2e00      	cmp	r6, #0
 8002b54:	d1f8      	bne.n	8002b48 <__eqsf2+0x28>
 8002b56:	428b      	cmp	r3, r1
 8002b58:	d006      	beq.n	8002b68 <__eqsf2+0x48>
 8002b5a:	2001      	movs	r0, #1
 8002b5c:	2a00      	cmp	r2, #0
 8002b5e:	d1f3      	bne.n	8002b48 <__eqsf2+0x28>
 8002b60:	0028      	movs	r0, r5
 8002b62:	1e43      	subs	r3, r0, #1
 8002b64:	4198      	sbcs	r0, r3
 8002b66:	e7ef      	b.n	8002b48 <__eqsf2+0x28>
 8002b68:	2000      	movs	r0, #0
 8002b6a:	e7ed      	b.n	8002b48 <__eqsf2+0x28>

08002b6c <__gesf2>:
 8002b6c:	b570      	push	{r4, r5, r6, lr}
 8002b6e:	0042      	lsls	r2, r0, #1
 8002b70:	0245      	lsls	r5, r0, #9
 8002b72:	024e      	lsls	r6, r1, #9
 8002b74:	004c      	lsls	r4, r1, #1
 8002b76:	0fc3      	lsrs	r3, r0, #31
 8002b78:	0a6d      	lsrs	r5, r5, #9
 8002b7a:	0e12      	lsrs	r2, r2, #24
 8002b7c:	0a76      	lsrs	r6, r6, #9
 8002b7e:	0e24      	lsrs	r4, r4, #24
 8002b80:	0fc8      	lsrs	r0, r1, #31
 8002b82:	2aff      	cmp	r2, #255	; 0xff
 8002b84:	d01b      	beq.n	8002bbe <__gesf2+0x52>
 8002b86:	2cff      	cmp	r4, #255	; 0xff
 8002b88:	d00e      	beq.n	8002ba8 <__gesf2+0x3c>
 8002b8a:	2a00      	cmp	r2, #0
 8002b8c:	d11b      	bne.n	8002bc6 <__gesf2+0x5a>
 8002b8e:	2c00      	cmp	r4, #0
 8002b90:	d101      	bne.n	8002b96 <__gesf2+0x2a>
 8002b92:	2e00      	cmp	r6, #0
 8002b94:	d01c      	beq.n	8002bd0 <__gesf2+0x64>
 8002b96:	2d00      	cmp	r5, #0
 8002b98:	d00c      	beq.n	8002bb4 <__gesf2+0x48>
 8002b9a:	4283      	cmp	r3, r0
 8002b9c:	d01c      	beq.n	8002bd8 <__gesf2+0x6c>
 8002b9e:	2102      	movs	r1, #2
 8002ba0:	1e58      	subs	r0, r3, #1
 8002ba2:	4008      	ands	r0, r1
 8002ba4:	3801      	subs	r0, #1
 8002ba6:	bd70      	pop	{r4, r5, r6, pc}
 8002ba8:	2e00      	cmp	r6, #0
 8002baa:	d122      	bne.n	8002bf2 <__gesf2+0x86>
 8002bac:	2a00      	cmp	r2, #0
 8002bae:	d1f4      	bne.n	8002b9a <__gesf2+0x2e>
 8002bb0:	2d00      	cmp	r5, #0
 8002bb2:	d1f2      	bne.n	8002b9a <__gesf2+0x2e>
 8002bb4:	2800      	cmp	r0, #0
 8002bb6:	d1f6      	bne.n	8002ba6 <__gesf2+0x3a>
 8002bb8:	2001      	movs	r0, #1
 8002bba:	4240      	negs	r0, r0
 8002bbc:	e7f3      	b.n	8002ba6 <__gesf2+0x3a>
 8002bbe:	2d00      	cmp	r5, #0
 8002bc0:	d117      	bne.n	8002bf2 <__gesf2+0x86>
 8002bc2:	2cff      	cmp	r4, #255	; 0xff
 8002bc4:	d0f0      	beq.n	8002ba8 <__gesf2+0x3c>
 8002bc6:	2c00      	cmp	r4, #0
 8002bc8:	d1e7      	bne.n	8002b9a <__gesf2+0x2e>
 8002bca:	2e00      	cmp	r6, #0
 8002bcc:	d1e5      	bne.n	8002b9a <__gesf2+0x2e>
 8002bce:	e7e6      	b.n	8002b9e <__gesf2+0x32>
 8002bd0:	2000      	movs	r0, #0
 8002bd2:	2d00      	cmp	r5, #0
 8002bd4:	d0e7      	beq.n	8002ba6 <__gesf2+0x3a>
 8002bd6:	e7e2      	b.n	8002b9e <__gesf2+0x32>
 8002bd8:	42a2      	cmp	r2, r4
 8002bda:	dc05      	bgt.n	8002be8 <__gesf2+0x7c>
 8002bdc:	dbea      	blt.n	8002bb4 <__gesf2+0x48>
 8002bde:	42b5      	cmp	r5, r6
 8002be0:	d802      	bhi.n	8002be8 <__gesf2+0x7c>
 8002be2:	d3e7      	bcc.n	8002bb4 <__gesf2+0x48>
 8002be4:	2000      	movs	r0, #0
 8002be6:	e7de      	b.n	8002ba6 <__gesf2+0x3a>
 8002be8:	4243      	negs	r3, r0
 8002bea:	4158      	adcs	r0, r3
 8002bec:	0040      	lsls	r0, r0, #1
 8002bee:	3801      	subs	r0, #1
 8002bf0:	e7d9      	b.n	8002ba6 <__gesf2+0x3a>
 8002bf2:	2002      	movs	r0, #2
 8002bf4:	4240      	negs	r0, r0
 8002bf6:	e7d6      	b.n	8002ba6 <__gesf2+0x3a>

08002bf8 <__lesf2>:
 8002bf8:	b570      	push	{r4, r5, r6, lr}
 8002bfa:	0042      	lsls	r2, r0, #1
 8002bfc:	0245      	lsls	r5, r0, #9
 8002bfe:	024e      	lsls	r6, r1, #9
 8002c00:	004c      	lsls	r4, r1, #1
 8002c02:	0fc3      	lsrs	r3, r0, #31
 8002c04:	0a6d      	lsrs	r5, r5, #9
 8002c06:	0e12      	lsrs	r2, r2, #24
 8002c08:	0a76      	lsrs	r6, r6, #9
 8002c0a:	0e24      	lsrs	r4, r4, #24
 8002c0c:	0fc8      	lsrs	r0, r1, #31
 8002c0e:	2aff      	cmp	r2, #255	; 0xff
 8002c10:	d00b      	beq.n	8002c2a <__lesf2+0x32>
 8002c12:	2cff      	cmp	r4, #255	; 0xff
 8002c14:	d00d      	beq.n	8002c32 <__lesf2+0x3a>
 8002c16:	2a00      	cmp	r2, #0
 8002c18:	d11f      	bne.n	8002c5a <__lesf2+0x62>
 8002c1a:	2c00      	cmp	r4, #0
 8002c1c:	d116      	bne.n	8002c4c <__lesf2+0x54>
 8002c1e:	2e00      	cmp	r6, #0
 8002c20:	d114      	bne.n	8002c4c <__lesf2+0x54>
 8002c22:	2000      	movs	r0, #0
 8002c24:	2d00      	cmp	r5, #0
 8002c26:	d010      	beq.n	8002c4a <__lesf2+0x52>
 8002c28:	e009      	b.n	8002c3e <__lesf2+0x46>
 8002c2a:	2d00      	cmp	r5, #0
 8002c2c:	d10c      	bne.n	8002c48 <__lesf2+0x50>
 8002c2e:	2cff      	cmp	r4, #255	; 0xff
 8002c30:	d113      	bne.n	8002c5a <__lesf2+0x62>
 8002c32:	2e00      	cmp	r6, #0
 8002c34:	d108      	bne.n	8002c48 <__lesf2+0x50>
 8002c36:	2a00      	cmp	r2, #0
 8002c38:	d008      	beq.n	8002c4c <__lesf2+0x54>
 8002c3a:	4283      	cmp	r3, r0
 8002c3c:	d012      	beq.n	8002c64 <__lesf2+0x6c>
 8002c3e:	2102      	movs	r1, #2
 8002c40:	1e58      	subs	r0, r3, #1
 8002c42:	4008      	ands	r0, r1
 8002c44:	3801      	subs	r0, #1
 8002c46:	e000      	b.n	8002c4a <__lesf2+0x52>
 8002c48:	2002      	movs	r0, #2
 8002c4a:	bd70      	pop	{r4, r5, r6, pc}
 8002c4c:	2d00      	cmp	r5, #0
 8002c4e:	d1f4      	bne.n	8002c3a <__lesf2+0x42>
 8002c50:	2800      	cmp	r0, #0
 8002c52:	d1fa      	bne.n	8002c4a <__lesf2+0x52>
 8002c54:	2001      	movs	r0, #1
 8002c56:	4240      	negs	r0, r0
 8002c58:	e7f7      	b.n	8002c4a <__lesf2+0x52>
 8002c5a:	2c00      	cmp	r4, #0
 8002c5c:	d1ed      	bne.n	8002c3a <__lesf2+0x42>
 8002c5e:	2e00      	cmp	r6, #0
 8002c60:	d1eb      	bne.n	8002c3a <__lesf2+0x42>
 8002c62:	e7ec      	b.n	8002c3e <__lesf2+0x46>
 8002c64:	42a2      	cmp	r2, r4
 8002c66:	dc05      	bgt.n	8002c74 <__lesf2+0x7c>
 8002c68:	dbf2      	blt.n	8002c50 <__lesf2+0x58>
 8002c6a:	42b5      	cmp	r5, r6
 8002c6c:	d802      	bhi.n	8002c74 <__lesf2+0x7c>
 8002c6e:	d3ef      	bcc.n	8002c50 <__lesf2+0x58>
 8002c70:	2000      	movs	r0, #0
 8002c72:	e7ea      	b.n	8002c4a <__lesf2+0x52>
 8002c74:	4243      	negs	r3, r0
 8002c76:	4158      	adcs	r0, r3
 8002c78:	0040      	lsls	r0, r0, #1
 8002c7a:	3801      	subs	r0, #1
 8002c7c:	e7e5      	b.n	8002c4a <__lesf2+0x52>
 8002c7e:	46c0      	nop			; (mov r8, r8)

08002c80 <main>:

/**
 * @brief  The application entry point.
 * @retval int
 */
int main(void) {
 8002c80:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002c82:	46de      	mov	lr, fp
 8002c84:	4657      	mov	r7, sl
 8002c86:	464e      	mov	r6, r9
 8002c88:	4645      	mov	r5, r8
 8002c8a:	b5e0      	push	{r5, r6, r7, lr}
 8002c8c:	b0a5      	sub	sp, #148	; 0x94
 8002c8e:	af06      	add	r7, sp, #24
	/* USER CODE END 1 */

	/* MCU Configuration--------------------------------------------------------*/

	/* Reset of all peripherals, Initializes the Flash interface and the Systick. */
	HAL_Init();
 8002c90:	f000 fc5a 	bl	8003548 <HAL_Init>
	/* USER CODE BEGIN Init */

	/* USER CODE END Init */

	/* Configure the system clock */
	SystemClock_Config();
 8002c94:	f000 f87c 	bl	8002d90 <SystemClock_Config>
	/* USER CODE BEGIN SysInit */

	/* USER CODE END SysInit */

	/* Initialize all configured peripherals */
	MX_GPIO_Init();
 8002c98:	f000 f960 	bl	8002f5c <MX_GPIO_Init>
	MX_I2C1_Init();
 8002c9c:	f000 f8ee 	bl	8002e7c <MX_I2C1_Init>
	MX_USART1_UART_Init();
 8002ca0:	f000 f92c 	bl	8002efc <MX_USART1_UART_Init>
//	}
//	HAL_UART_Transmit(&huart1, EndMSG, sizeof(EndMSG), 10000);
//	/*--[ Scanning Done ]--*/

	/* Initializes SHT2x temperature/humidity sensor and sets the resolution. */
		SHT2x_Init(&hi2c1);
 8002ca4:	4b37      	ldr	r3, [pc, #220]	; (8002d84 <main+0x104>)
 8002ca6:	0018      	movs	r0, r3
 8002ca8:	f000 fab2 	bl	8003210 <SHT2x_Init>
		SHT2x_SetResolution(RES_14_12);
 8002cac:	2000      	movs	r0, #0
 8002cae:	f000 fb93 	bl	80033d8 <SHT2x_SetResolution>
	/* USER CODE BEGIN WHILE */
	while (1) {
		/* USER CODE END WHILE */

		/* USER CODE BEGIN 3 */
		unsigned char buffer[100] = { 0 };
 8002cb2:	1d3b      	adds	r3, r7, #4
 8002cb4:	2200      	movs	r2, #0
 8002cb6:	601a      	str	r2, [r3, #0]
 8002cb8:	3304      	adds	r3, #4
 8002cba:	2260      	movs	r2, #96	; 0x60
 8002cbc:	2100      	movs	r1, #0
 8002cbe:	0018      	movs	r0, r3
 8002cc0:	f003 fa2c 	bl	800611c <memset>
				/* Gets current temperature & relative humidity. */
				float cel = SHT2x_GetTemperature(1);
 8002cc4:	2001      	movs	r0, #1
 8002cc6:	f000 fb07 	bl	80032d8 <SHT2x_GetTemperature>
 8002cca:	1c03      	adds	r3, r0, #0
 8002ccc:	677b      	str	r3, [r7, #116]	; 0x74
				/* Converts temperature to degrees Fahrenheit and Kelvin */
				float fah = SHT2x_CelsiusToFahrenheit(cel);
 8002cce:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8002cd0:	1c18      	adds	r0, r3, #0
 8002cd2:	f000 fbb3 	bl	800343c <SHT2x_CelsiusToFahrenheit>
 8002cd6:	1c03      	adds	r3, r0, #0
 8002cd8:	673b      	str	r3, [r7, #112]	; 0x70
				float kel = SHT2x_CelsiusToKelvin(cel);
 8002cda:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8002cdc:	1c18      	adds	r0, r3, #0
 8002cde:	f000 fbd1 	bl	8003484 <SHT2x_CelsiusToKelvin>
 8002ce2:	1c03      	adds	r3, r0, #0
 8002ce4:	66fb      	str	r3, [r7, #108]	; 0x6c
				float rh = SHT2x_GetRelativeHumidity(1);
 8002ce6:	2001      	movs	r0, #1
 8002ce8:	f000 fb38 	bl	800335c <SHT2x_GetRelativeHumidity>
 8002cec:	1c03      	adds	r3, r0, #0
 8002cee:	66bb      	str	r3, [r7, #104]	; 0x68
				/* May show warning below. Ignore and proceed. */
				sprintf(buffer,
 8002cf0:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8002cf2:	1c18      	adds	r0, r3, #0
 8002cf4:	f000 fbd6 	bl	80034a4 <SHT2x_GetInteger>
 8002cf8:	4682      	mov	sl, r0
 8002cfa:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8002cfc:	2101      	movs	r1, #1
 8002cfe:	1c18      	adds	r0, r3, #0
 8002d00:	f000 fbdc 	bl	80034bc <SHT2x_GetDecimal>
 8002d04:	4683      	mov	fp, r0
 8002d06:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8002d08:	1c18      	adds	r0, r3, #0
 8002d0a:	f000 fbcb 	bl	80034a4 <SHT2x_GetInteger>
 8002d0e:	0004      	movs	r4, r0
 8002d10:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8002d12:	2101      	movs	r1, #1
 8002d14:	1c18      	adds	r0, r3, #0
 8002d16:	f000 fbd1 	bl	80034bc <SHT2x_GetDecimal>
 8002d1a:	0005      	movs	r5, r0
 8002d1c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002d1e:	1c18      	adds	r0, r3, #0
 8002d20:	f000 fbc0 	bl	80034a4 <SHT2x_GetInteger>
 8002d24:	0006      	movs	r6, r0
 8002d26:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002d28:	2101      	movs	r1, #1
 8002d2a:	1c18      	adds	r0, r3, #0
 8002d2c:	f000 fbc6 	bl	80034bc <SHT2x_GetDecimal>
 8002d30:	4680      	mov	r8, r0
 8002d32:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8002d34:	1c18      	adds	r0, r3, #0
 8002d36:	f000 fbb5 	bl	80034a4 <SHT2x_GetInteger>
 8002d3a:	4681      	mov	r9, r0
 8002d3c:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8002d3e:	2101      	movs	r1, #1
 8002d40:	1c18      	adds	r0, r3, #0
 8002d42:	f000 fbbb 	bl	80034bc <SHT2x_GetDecimal>
 8002d46:	0003      	movs	r3, r0
 8002d48:	490f      	ldr	r1, [pc, #60]	; (8002d88 <main+0x108>)
 8002d4a:	1d38      	adds	r0, r7, #4
 8002d4c:	9305      	str	r3, [sp, #20]
 8002d4e:	464b      	mov	r3, r9
 8002d50:	9304      	str	r3, [sp, #16]
 8002d52:	4643      	mov	r3, r8
 8002d54:	9303      	str	r3, [sp, #12]
 8002d56:	9602      	str	r6, [sp, #8]
 8002d58:	9501      	str	r5, [sp, #4]
 8002d5a:	9400      	str	r4, [sp, #0]
 8002d5c:	465b      	mov	r3, fp
 8002d5e:	4652      	mov	r2, sl
 8002d60:	f003 f9bc 	bl	80060dc <siprintf>
						"%d.%dºC, %d.%dºF, %d.%d K, %d.%d%% RH\n",
						SHT2x_GetInteger(cel), SHT2x_GetDecimal(cel, 1),
						SHT2x_GetInteger(fah), SHT2x_GetDecimal(fah, 1),
						SHT2x_GetInteger(kel), SHT2x_GetDecimal(kel, 1),
						SHT2x_GetInteger(rh), SHT2x_GetDecimal(rh, 1));
				HAL_UART_Transmit(&huart1, buffer, strlen(buffer), 1000);
 8002d64:	1d3b      	adds	r3, r7, #4
 8002d66:	0018      	movs	r0, r3
 8002d68:	f7fd f9ce 	bl	8000108 <strlen>
 8002d6c:	0003      	movs	r3, r0
 8002d6e:	b29a      	uxth	r2, r3
 8002d70:	23fa      	movs	r3, #250	; 0xfa
 8002d72:	009b      	lsls	r3, r3, #2
 8002d74:	1d39      	adds	r1, r7, #4
 8002d76:	4805      	ldr	r0, [pc, #20]	; (8002d8c <main+0x10c>)
 8002d78:	f002 fc62 	bl	8005640 <HAL_UART_Transmit>
				HAL_Delay(250);
 8002d7c:	20fa      	movs	r0, #250	; 0xfa
 8002d7e:	f000 fc53 	bl	8003628 <HAL_Delay>
	while (1) {
 8002d82:	e796      	b.n	8002cb2 <main+0x32>
 8002d84:	20000078 	.word	0x20000078
 8002d88:	08006a40 	.word	0x08006a40
 8002d8c:	200000cc 	.word	0x200000cc

08002d90 <SystemClock_Config>:

/**
 * @brief System Clock Configuration
 * @retval None
 */
void SystemClock_Config(void) {
 8002d90:	b590      	push	{r4, r7, lr}
 8002d92:	b09d      	sub	sp, #116	; 0x74
 8002d94:	af00      	add	r7, sp, #0
	RCC_OscInitTypeDef RCC_OscInitStruct = { 0 };
 8002d96:	2438      	movs	r4, #56	; 0x38
 8002d98:	193b      	adds	r3, r7, r4
 8002d9a:	0018      	movs	r0, r3
 8002d9c:	2338      	movs	r3, #56	; 0x38
 8002d9e:	001a      	movs	r2, r3
 8002da0:	2100      	movs	r1, #0
 8002da2:	f003 f9bb 	bl	800611c <memset>
	RCC_ClkInitTypeDef RCC_ClkInitStruct = { 0 };
 8002da6:	2324      	movs	r3, #36	; 0x24
 8002da8:	18fb      	adds	r3, r7, r3
 8002daa:	0018      	movs	r0, r3
 8002dac:	2314      	movs	r3, #20
 8002dae:	001a      	movs	r2, r3
 8002db0:	2100      	movs	r1, #0
 8002db2:	f003 f9b3 	bl	800611c <memset>
	RCC_PeriphCLKInitTypeDef PeriphClkInit = { 0 };
 8002db6:	003b      	movs	r3, r7
 8002db8:	0018      	movs	r0, r3
 8002dba:	2324      	movs	r3, #36	; 0x24
 8002dbc:	001a      	movs	r2, r3
 8002dbe:	2100      	movs	r1, #0
 8002dc0:	f003 f9ac 	bl	800611c <memset>

	/** Configure the main internal regulator output voltage
	 */
	__HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8002dc4:	4b2b      	ldr	r3, [pc, #172]	; (8002e74 <SystemClock_Config+0xe4>)
 8002dc6:	681b      	ldr	r3, [r3, #0]
 8002dc8:	4a2b      	ldr	r2, [pc, #172]	; (8002e78 <SystemClock_Config+0xe8>)
 8002dca:	401a      	ands	r2, r3
 8002dcc:	4b29      	ldr	r3, [pc, #164]	; (8002e74 <SystemClock_Config+0xe4>)
 8002dce:	2180      	movs	r1, #128	; 0x80
 8002dd0:	0109      	lsls	r1, r1, #4
 8002dd2:	430a      	orrs	r2, r1
 8002dd4:	601a      	str	r2, [r3, #0]

	/** Initializes the RCC Oscillators according to the specified parameters
	 * in the RCC_OscInitTypeDef structure.
	 */
	RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8002dd6:	0021      	movs	r1, r4
 8002dd8:	187b      	adds	r3, r7, r1
 8002dda:	2202      	movs	r2, #2
 8002ddc:	601a      	str	r2, [r3, #0]
	RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8002dde:	187b      	adds	r3, r7, r1
 8002de0:	2201      	movs	r2, #1
 8002de2:	60da      	str	r2, [r3, #12]
	RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8002de4:	187b      	adds	r3, r7, r1
 8002de6:	2210      	movs	r2, #16
 8002de8:	611a      	str	r2, [r3, #16]
	RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8002dea:	187b      	adds	r3, r7, r1
 8002dec:	2202      	movs	r2, #2
 8002dee:	629a      	str	r2, [r3, #40]	; 0x28
	RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8002df0:	187b      	adds	r3, r7, r1
 8002df2:	2200      	movs	r2, #0
 8002df4:	62da      	str	r2, [r3, #44]	; 0x2c
	RCC_OscInitStruct.PLL.PLLMUL = RCC_PLLMUL_4;
 8002df6:	187b      	adds	r3, r7, r1
 8002df8:	2280      	movs	r2, #128	; 0x80
 8002dfa:	02d2      	lsls	r2, r2, #11
 8002dfc:	631a      	str	r2, [r3, #48]	; 0x30
	RCC_OscInitStruct.PLL.PLLDIV = RCC_PLLDIV_2;
 8002dfe:	187b      	adds	r3, r7, r1
 8002e00:	2280      	movs	r2, #128	; 0x80
 8002e02:	03d2      	lsls	r2, r2, #15
 8002e04:	635a      	str	r2, [r3, #52]	; 0x34
	if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK) {
 8002e06:	187b      	adds	r3, r7, r1
 8002e08:	0018      	movs	r0, r3
 8002e0a:	f001 fc4f 	bl	80046ac <HAL_RCC_OscConfig>
 8002e0e:	1e03      	subs	r3, r0, #0
 8002e10:	d001      	beq.n	8002e16 <SystemClock_Config+0x86>
		Error_Handler();
 8002e12:	f000 f8dd 	bl	8002fd0 <Error_Handler>
	}

	/** Initializes the CPU, AHB and APB buses clocks
	 */
	RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_SYSCLK
 8002e16:	2124      	movs	r1, #36	; 0x24
 8002e18:	187b      	adds	r3, r7, r1
 8002e1a:	220f      	movs	r2, #15
 8002e1c:	601a      	str	r2, [r3, #0]
			| RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
	RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8002e1e:	187b      	adds	r3, r7, r1
 8002e20:	2203      	movs	r2, #3
 8002e22:	605a      	str	r2, [r3, #4]
	RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8002e24:	187b      	adds	r3, r7, r1
 8002e26:	2200      	movs	r2, #0
 8002e28:	609a      	str	r2, [r3, #8]
	RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8002e2a:	187b      	adds	r3, r7, r1
 8002e2c:	2200      	movs	r2, #0
 8002e2e:	60da      	str	r2, [r3, #12]
	RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8002e30:	187b      	adds	r3, r7, r1
 8002e32:	2200      	movs	r2, #0
 8002e34:	611a      	str	r2, [r3, #16]

	if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK) {
 8002e36:	187b      	adds	r3, r7, r1
 8002e38:	2101      	movs	r1, #1
 8002e3a:	0018      	movs	r0, r3
 8002e3c:	f001 fffa 	bl	8004e34 <HAL_RCC_ClockConfig>
 8002e40:	1e03      	subs	r3, r0, #0
 8002e42:	d001      	beq.n	8002e48 <SystemClock_Config+0xb8>
		Error_Handler();
 8002e44:	f000 f8c4 	bl	8002fd0 <Error_Handler>
	}
	PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1
 8002e48:	003b      	movs	r3, r7
 8002e4a:	2209      	movs	r2, #9
 8002e4c:	601a      	str	r2, [r3, #0]
			| RCC_PERIPHCLK_I2C1;
	PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 8002e4e:	003b      	movs	r3, r7
 8002e50:	2200      	movs	r2, #0
 8002e52:	60da      	str	r2, [r3, #12]
	PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 8002e54:	003b      	movs	r3, r7
 8002e56:	2200      	movs	r2, #0
 8002e58:	619a      	str	r2, [r3, #24]
	if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK) {
 8002e5a:	003b      	movs	r3, r7
 8002e5c:	0018      	movs	r0, r3
 8002e5e:	f002 fa0d 	bl	800527c <HAL_RCCEx_PeriphCLKConfig>
 8002e62:	1e03      	subs	r3, r0, #0
 8002e64:	d001      	beq.n	8002e6a <SystemClock_Config+0xda>
		Error_Handler();
 8002e66:	f000 f8b3 	bl	8002fd0 <Error_Handler>
	}
}
 8002e6a:	46c0      	nop			; (mov r8, r8)
 8002e6c:	46bd      	mov	sp, r7
 8002e6e:	b01d      	add	sp, #116	; 0x74
 8002e70:	bd90      	pop	{r4, r7, pc}
 8002e72:	46c0      	nop			; (mov r8, r8)
 8002e74:	40007000 	.word	0x40007000
 8002e78:	ffffe7ff 	.word	0xffffe7ff

08002e7c <MX_I2C1_Init>:
/**
 * @brief I2C1 Initialization Function
 * @param None
 * @retval None
 */
static void MX_I2C1_Init(void) {
 8002e7c:	b580      	push	{r7, lr}
 8002e7e:	af00      	add	r7, sp, #0
	/* USER CODE END I2C1_Init 0 */

	/* USER CODE BEGIN I2C1_Init 1 */

	/* USER CODE END I2C1_Init 1 */
	hi2c1.Instance = I2C1;
 8002e80:	4b1b      	ldr	r3, [pc, #108]	; (8002ef0 <MX_I2C1_Init+0x74>)
 8002e82:	4a1c      	ldr	r2, [pc, #112]	; (8002ef4 <MX_I2C1_Init+0x78>)
 8002e84:	601a      	str	r2, [r3, #0]
	hi2c1.Init.Timing = 0x00707CBB;
 8002e86:	4b1a      	ldr	r3, [pc, #104]	; (8002ef0 <MX_I2C1_Init+0x74>)
 8002e88:	4a1b      	ldr	r2, [pc, #108]	; (8002ef8 <MX_I2C1_Init+0x7c>)
 8002e8a:	605a      	str	r2, [r3, #4]
	hi2c1.Init.OwnAddress1 = 0;
 8002e8c:	4b18      	ldr	r3, [pc, #96]	; (8002ef0 <MX_I2C1_Init+0x74>)
 8002e8e:	2200      	movs	r2, #0
 8002e90:	609a      	str	r2, [r3, #8]
	hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8002e92:	4b17      	ldr	r3, [pc, #92]	; (8002ef0 <MX_I2C1_Init+0x74>)
 8002e94:	2201      	movs	r2, #1
 8002e96:	60da      	str	r2, [r3, #12]
	hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8002e98:	4b15      	ldr	r3, [pc, #84]	; (8002ef0 <MX_I2C1_Init+0x74>)
 8002e9a:	2200      	movs	r2, #0
 8002e9c:	611a      	str	r2, [r3, #16]
	hi2c1.Init.OwnAddress2 = 0;
 8002e9e:	4b14      	ldr	r3, [pc, #80]	; (8002ef0 <MX_I2C1_Init+0x74>)
 8002ea0:	2200      	movs	r2, #0
 8002ea2:	615a      	str	r2, [r3, #20]
	hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8002ea4:	4b12      	ldr	r3, [pc, #72]	; (8002ef0 <MX_I2C1_Init+0x74>)
 8002ea6:	2200      	movs	r2, #0
 8002ea8:	619a      	str	r2, [r3, #24]
	hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8002eaa:	4b11      	ldr	r3, [pc, #68]	; (8002ef0 <MX_I2C1_Init+0x74>)
 8002eac:	2200      	movs	r2, #0
 8002eae:	61da      	str	r2, [r3, #28]
	hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8002eb0:	4b0f      	ldr	r3, [pc, #60]	; (8002ef0 <MX_I2C1_Init+0x74>)
 8002eb2:	2200      	movs	r2, #0
 8002eb4:	621a      	str	r2, [r3, #32]
	if (HAL_I2C_Init(&hi2c1) != HAL_OK) {
 8002eb6:	4b0e      	ldr	r3, [pc, #56]	; (8002ef0 <MX_I2C1_Init+0x74>)
 8002eb8:	0018      	movs	r0, r3
 8002eba:	f000 fe03 	bl	8003ac4 <HAL_I2C_Init>
 8002ebe:	1e03      	subs	r3, r0, #0
 8002ec0:	d001      	beq.n	8002ec6 <MX_I2C1_Init+0x4a>
		Error_Handler();
 8002ec2:	f000 f885 	bl	8002fd0 <Error_Handler>
	}

	/** Configure Analogue filter
	 */
	if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE)
 8002ec6:	4b0a      	ldr	r3, [pc, #40]	; (8002ef0 <MX_I2C1_Init+0x74>)
 8002ec8:	2100      	movs	r1, #0
 8002eca:	0018      	movs	r0, r3
 8002ecc:	f001 fb56 	bl	800457c <HAL_I2CEx_ConfigAnalogFilter>
 8002ed0:	1e03      	subs	r3, r0, #0
 8002ed2:	d001      	beq.n	8002ed8 <MX_I2C1_Init+0x5c>
			!= HAL_OK) {
		Error_Handler();
 8002ed4:	f000 f87c 	bl	8002fd0 <Error_Handler>
	}

	/** Configure Digital filter
	 */
	if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK) {
 8002ed8:	4b05      	ldr	r3, [pc, #20]	; (8002ef0 <MX_I2C1_Init+0x74>)
 8002eda:	2100      	movs	r1, #0
 8002edc:	0018      	movs	r0, r3
 8002ede:	f001 fb99 	bl	8004614 <HAL_I2CEx_ConfigDigitalFilter>
 8002ee2:	1e03      	subs	r3, r0, #0
 8002ee4:	d001      	beq.n	8002eea <MX_I2C1_Init+0x6e>
		Error_Handler();
 8002ee6:	f000 f873 	bl	8002fd0 <Error_Handler>
	}
	/* USER CODE BEGIN I2C1_Init 2 */

	/* USER CODE END I2C1_Init 2 */

}
 8002eea:	46c0      	nop			; (mov r8, r8)
 8002eec:	46bd      	mov	sp, r7
 8002eee:	bd80      	pop	{r7, pc}
 8002ef0:	20000078 	.word	0x20000078
 8002ef4:	40005400 	.word	0x40005400
 8002ef8:	00707cbb 	.word	0x00707cbb

08002efc <MX_USART1_UART_Init>:
/**
 * @brief USART1 Initialization Function
 * @param None
 * @retval None
 */
static void MX_USART1_UART_Init(void) {
 8002efc:	b580      	push	{r7, lr}
 8002efe:	af00      	add	r7, sp, #0
	/* USER CODE END USART1_Init 0 */

	/* USER CODE BEGIN USART1_Init 1 */

	/* USER CODE END USART1_Init 1 */
	huart1.Instance = USART1;
 8002f00:	4b14      	ldr	r3, [pc, #80]	; (8002f54 <MX_USART1_UART_Init+0x58>)
 8002f02:	4a15      	ldr	r2, [pc, #84]	; (8002f58 <MX_USART1_UART_Init+0x5c>)
 8002f04:	601a      	str	r2, [r3, #0]
	huart1.Init.BaudRate = 115200;
 8002f06:	4b13      	ldr	r3, [pc, #76]	; (8002f54 <MX_USART1_UART_Init+0x58>)
 8002f08:	22e1      	movs	r2, #225	; 0xe1
 8002f0a:	0252      	lsls	r2, r2, #9
 8002f0c:	605a      	str	r2, [r3, #4]
	huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8002f0e:	4b11      	ldr	r3, [pc, #68]	; (8002f54 <MX_USART1_UART_Init+0x58>)
 8002f10:	2200      	movs	r2, #0
 8002f12:	609a      	str	r2, [r3, #8]
	huart1.Init.StopBits = UART_STOPBITS_1;
 8002f14:	4b0f      	ldr	r3, [pc, #60]	; (8002f54 <MX_USART1_UART_Init+0x58>)
 8002f16:	2200      	movs	r2, #0
 8002f18:	60da      	str	r2, [r3, #12]
	huart1.Init.Parity = UART_PARITY_NONE;
 8002f1a:	4b0e      	ldr	r3, [pc, #56]	; (8002f54 <MX_USART1_UART_Init+0x58>)
 8002f1c:	2200      	movs	r2, #0
 8002f1e:	611a      	str	r2, [r3, #16]
	huart1.Init.Mode = UART_MODE_TX_RX;
 8002f20:	4b0c      	ldr	r3, [pc, #48]	; (8002f54 <MX_USART1_UART_Init+0x58>)
 8002f22:	220c      	movs	r2, #12
 8002f24:	615a      	str	r2, [r3, #20]
	huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002f26:	4b0b      	ldr	r3, [pc, #44]	; (8002f54 <MX_USART1_UART_Init+0x58>)
 8002f28:	2200      	movs	r2, #0
 8002f2a:	619a      	str	r2, [r3, #24]
	huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8002f2c:	4b09      	ldr	r3, [pc, #36]	; (8002f54 <MX_USART1_UART_Init+0x58>)
 8002f2e:	2200      	movs	r2, #0
 8002f30:	61da      	str	r2, [r3, #28]
	huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8002f32:	4b08      	ldr	r3, [pc, #32]	; (8002f54 <MX_USART1_UART_Init+0x58>)
 8002f34:	2200      	movs	r2, #0
 8002f36:	621a      	str	r2, [r3, #32]
	huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8002f38:	4b06      	ldr	r3, [pc, #24]	; (8002f54 <MX_USART1_UART_Init+0x58>)
 8002f3a:	2200      	movs	r2, #0
 8002f3c:	625a      	str	r2, [r3, #36]	; 0x24
	if (HAL_UART_Init(&huart1) != HAL_OK) {
 8002f3e:	4b05      	ldr	r3, [pc, #20]	; (8002f54 <MX_USART1_UART_Init+0x58>)
 8002f40:	0018      	movs	r0, r3
 8002f42:	f002 fb29 	bl	8005598 <HAL_UART_Init>
 8002f46:	1e03      	subs	r3, r0, #0
 8002f48:	d001      	beq.n	8002f4e <MX_USART1_UART_Init+0x52>
		Error_Handler();
 8002f4a:	f000 f841 	bl	8002fd0 <Error_Handler>
	}
	/* USER CODE BEGIN USART1_Init 2 */

	/* USER CODE END USART1_Init 2 */

}
 8002f4e:	46c0      	nop			; (mov r8, r8)
 8002f50:	46bd      	mov	sp, r7
 8002f52:	bd80      	pop	{r7, pc}
 8002f54:	200000cc 	.word	0x200000cc
 8002f58:	40013800 	.word	0x40013800

08002f5c <MX_GPIO_Init>:
/**
 * @brief GPIO Initialization Function
 * @param None
 * @retval None
 */
static void MX_GPIO_Init(void) {
 8002f5c:	b580      	push	{r7, lr}
 8002f5e:	b084      	sub	sp, #16
 8002f60:	af00      	add	r7, sp, #0

	/* GPIO Ports Clock Enable */
	__HAL_RCC_GPIOC_CLK_ENABLE();
 8002f62:	4b1a      	ldr	r3, [pc, #104]	; (8002fcc <MX_GPIO_Init+0x70>)
 8002f64:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002f66:	4b19      	ldr	r3, [pc, #100]	; (8002fcc <MX_GPIO_Init+0x70>)
 8002f68:	2104      	movs	r1, #4
 8002f6a:	430a      	orrs	r2, r1
 8002f6c:	62da      	str	r2, [r3, #44]	; 0x2c
 8002f6e:	4b17      	ldr	r3, [pc, #92]	; (8002fcc <MX_GPIO_Init+0x70>)
 8002f70:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002f72:	2204      	movs	r2, #4
 8002f74:	4013      	ands	r3, r2
 8002f76:	60fb      	str	r3, [r7, #12]
 8002f78:	68fb      	ldr	r3, [r7, #12]
	__HAL_RCC_GPIOH_CLK_ENABLE();
 8002f7a:	4b14      	ldr	r3, [pc, #80]	; (8002fcc <MX_GPIO_Init+0x70>)
 8002f7c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002f7e:	4b13      	ldr	r3, [pc, #76]	; (8002fcc <MX_GPIO_Init+0x70>)
 8002f80:	2180      	movs	r1, #128	; 0x80
 8002f82:	430a      	orrs	r2, r1
 8002f84:	62da      	str	r2, [r3, #44]	; 0x2c
 8002f86:	4b11      	ldr	r3, [pc, #68]	; (8002fcc <MX_GPIO_Init+0x70>)
 8002f88:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002f8a:	2280      	movs	r2, #128	; 0x80
 8002f8c:	4013      	ands	r3, r2
 8002f8e:	60bb      	str	r3, [r7, #8]
 8002f90:	68bb      	ldr	r3, [r7, #8]
	__HAL_RCC_GPIOA_CLK_ENABLE();
 8002f92:	4b0e      	ldr	r3, [pc, #56]	; (8002fcc <MX_GPIO_Init+0x70>)
 8002f94:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002f96:	4b0d      	ldr	r3, [pc, #52]	; (8002fcc <MX_GPIO_Init+0x70>)
 8002f98:	2101      	movs	r1, #1
 8002f9a:	430a      	orrs	r2, r1
 8002f9c:	62da      	str	r2, [r3, #44]	; 0x2c
 8002f9e:	4b0b      	ldr	r3, [pc, #44]	; (8002fcc <MX_GPIO_Init+0x70>)
 8002fa0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002fa2:	2201      	movs	r2, #1
 8002fa4:	4013      	ands	r3, r2
 8002fa6:	607b      	str	r3, [r7, #4]
 8002fa8:	687b      	ldr	r3, [r7, #4]
	__HAL_RCC_GPIOB_CLK_ENABLE();
 8002faa:	4b08      	ldr	r3, [pc, #32]	; (8002fcc <MX_GPIO_Init+0x70>)
 8002fac:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002fae:	4b07      	ldr	r3, [pc, #28]	; (8002fcc <MX_GPIO_Init+0x70>)
 8002fb0:	2102      	movs	r1, #2
 8002fb2:	430a      	orrs	r2, r1
 8002fb4:	62da      	str	r2, [r3, #44]	; 0x2c
 8002fb6:	4b05      	ldr	r3, [pc, #20]	; (8002fcc <MX_GPIO_Init+0x70>)
 8002fb8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002fba:	2202      	movs	r2, #2
 8002fbc:	4013      	ands	r3, r2
 8002fbe:	603b      	str	r3, [r7, #0]
 8002fc0:	683b      	ldr	r3, [r7, #0]

}
 8002fc2:	46c0      	nop			; (mov r8, r8)
 8002fc4:	46bd      	mov	sp, r7
 8002fc6:	b004      	add	sp, #16
 8002fc8:	bd80      	pop	{r7, pc}
 8002fca:	46c0      	nop			; (mov r8, r8)
 8002fcc:	40021000 	.word	0x40021000

08002fd0 <Error_Handler>:

/**
 * @brief  This function is executed in case of error occurrence.
 * @retval None
 */
void Error_Handler(void) {
 8002fd0:	b580      	push	{r7, lr}
 8002fd2:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8002fd4:	b672      	cpsid	i
}
 8002fd6:	46c0      	nop			; (mov r8, r8)
	/* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1) {
 8002fd8:	e7fe      	b.n	8002fd8 <Error_Handler+0x8>
	...

08002fdc <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002fdc:	b580      	push	{r7, lr}
 8002fde:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002fe0:	4b07      	ldr	r3, [pc, #28]	; (8003000 <HAL_MspInit+0x24>)
 8002fe2:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8002fe4:	4b06      	ldr	r3, [pc, #24]	; (8003000 <HAL_MspInit+0x24>)
 8002fe6:	2101      	movs	r1, #1
 8002fe8:	430a      	orrs	r2, r1
 8002fea:	635a      	str	r2, [r3, #52]	; 0x34
  __HAL_RCC_PWR_CLK_ENABLE();
 8002fec:	4b04      	ldr	r3, [pc, #16]	; (8003000 <HAL_MspInit+0x24>)
 8002fee:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8002ff0:	4b03      	ldr	r3, [pc, #12]	; (8003000 <HAL_MspInit+0x24>)
 8002ff2:	2180      	movs	r1, #128	; 0x80
 8002ff4:	0549      	lsls	r1, r1, #21
 8002ff6:	430a      	orrs	r2, r1
 8002ff8:	639a      	str	r2, [r3, #56]	; 0x38
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002ffa:	46c0      	nop			; (mov r8, r8)
 8002ffc:	46bd      	mov	sp, r7
 8002ffe:	bd80      	pop	{r7, pc}
 8003000:	40021000 	.word	0x40021000

08003004 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8003004:	b590      	push	{r4, r7, lr}
 8003006:	b089      	sub	sp, #36	; 0x24
 8003008:	af00      	add	r7, sp, #0
 800300a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800300c:	240c      	movs	r4, #12
 800300e:	193b      	adds	r3, r7, r4
 8003010:	0018      	movs	r0, r3
 8003012:	2314      	movs	r3, #20
 8003014:	001a      	movs	r2, r3
 8003016:	2100      	movs	r1, #0
 8003018:	f003 f880 	bl	800611c <memset>
  if(hi2c->Instance==I2C1)
 800301c:	687b      	ldr	r3, [r7, #4]
 800301e:	681b      	ldr	r3, [r3, #0]
 8003020:	4a17      	ldr	r2, [pc, #92]	; (8003080 <HAL_I2C_MspInit+0x7c>)
 8003022:	4293      	cmp	r3, r2
 8003024:	d128      	bne.n	8003078 <HAL_I2C_MspInit+0x74>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003026:	4b17      	ldr	r3, [pc, #92]	; (8003084 <HAL_I2C_MspInit+0x80>)
 8003028:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800302a:	4b16      	ldr	r3, [pc, #88]	; (8003084 <HAL_I2C_MspInit+0x80>)
 800302c:	2102      	movs	r1, #2
 800302e:	430a      	orrs	r2, r1
 8003030:	62da      	str	r2, [r3, #44]	; 0x2c
 8003032:	4b14      	ldr	r3, [pc, #80]	; (8003084 <HAL_I2C_MspInit+0x80>)
 8003034:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003036:	2202      	movs	r2, #2
 8003038:	4013      	ands	r3, r2
 800303a:	60bb      	str	r3, [r7, #8]
 800303c:	68bb      	ldr	r3, [r7, #8]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 800303e:	0021      	movs	r1, r4
 8003040:	187b      	adds	r3, r7, r1
 8003042:	22c0      	movs	r2, #192	; 0xc0
 8003044:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8003046:	187b      	adds	r3, r7, r1
 8003048:	2212      	movs	r2, #18
 800304a:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800304c:	187b      	adds	r3, r7, r1
 800304e:	2200      	movs	r2, #0
 8003050:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003052:	187b      	adds	r3, r7, r1
 8003054:	2203      	movs	r2, #3
 8003056:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF1_I2C1;
 8003058:	187b      	adds	r3, r7, r1
 800305a:	2201      	movs	r2, #1
 800305c:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800305e:	187b      	adds	r3, r7, r1
 8003060:	4a09      	ldr	r2, [pc, #36]	; (8003088 <HAL_I2C_MspInit+0x84>)
 8003062:	0019      	movs	r1, r3
 8003064:	0010      	movs	r0, r2
 8003066:	f000 fbb7 	bl	80037d8 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 800306a:	4b06      	ldr	r3, [pc, #24]	; (8003084 <HAL_I2C_MspInit+0x80>)
 800306c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800306e:	4b05      	ldr	r3, [pc, #20]	; (8003084 <HAL_I2C_MspInit+0x80>)
 8003070:	2180      	movs	r1, #128	; 0x80
 8003072:	0389      	lsls	r1, r1, #14
 8003074:	430a      	orrs	r2, r1
 8003076:	639a      	str	r2, [r3, #56]	; 0x38
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 8003078:	46c0      	nop			; (mov r8, r8)
 800307a:	46bd      	mov	sp, r7
 800307c:	b009      	add	sp, #36	; 0x24
 800307e:	bd90      	pop	{r4, r7, pc}
 8003080:	40005400 	.word	0x40005400
 8003084:	40021000 	.word	0x40021000
 8003088:	50000400 	.word	0x50000400

0800308c <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 800308c:	b590      	push	{r4, r7, lr}
 800308e:	b089      	sub	sp, #36	; 0x24
 8003090:	af00      	add	r7, sp, #0
 8003092:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003094:	240c      	movs	r4, #12
 8003096:	193b      	adds	r3, r7, r4
 8003098:	0018      	movs	r0, r3
 800309a:	2314      	movs	r3, #20
 800309c:	001a      	movs	r2, r3
 800309e:	2100      	movs	r1, #0
 80030a0:	f003 f83c 	bl	800611c <memset>
  if(huart->Instance==USART1)
 80030a4:	687b      	ldr	r3, [r7, #4]
 80030a6:	681b      	ldr	r3, [r3, #0]
 80030a8:	4a18      	ldr	r2, [pc, #96]	; (800310c <HAL_UART_MspInit+0x80>)
 80030aa:	4293      	cmp	r3, r2
 80030ac:	d12a      	bne.n	8003104 <HAL_UART_MspInit+0x78>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 80030ae:	4b18      	ldr	r3, [pc, #96]	; (8003110 <HAL_UART_MspInit+0x84>)
 80030b0:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80030b2:	4b17      	ldr	r3, [pc, #92]	; (8003110 <HAL_UART_MspInit+0x84>)
 80030b4:	2180      	movs	r1, #128	; 0x80
 80030b6:	01c9      	lsls	r1, r1, #7
 80030b8:	430a      	orrs	r2, r1
 80030ba:	635a      	str	r2, [r3, #52]	; 0x34

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80030bc:	4b14      	ldr	r3, [pc, #80]	; (8003110 <HAL_UART_MspInit+0x84>)
 80030be:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80030c0:	4b13      	ldr	r3, [pc, #76]	; (8003110 <HAL_UART_MspInit+0x84>)
 80030c2:	2101      	movs	r1, #1
 80030c4:	430a      	orrs	r2, r1
 80030c6:	62da      	str	r2, [r3, #44]	; 0x2c
 80030c8:	4b11      	ldr	r3, [pc, #68]	; (8003110 <HAL_UART_MspInit+0x84>)
 80030ca:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80030cc:	2201      	movs	r2, #1
 80030ce:	4013      	ands	r3, r2
 80030d0:	60bb      	str	r3, [r7, #8]
 80030d2:	68bb      	ldr	r3, [r7, #8]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = BSP_UART_TX_Pin|BSP_UART_RX_Pin;
 80030d4:	193b      	adds	r3, r7, r4
 80030d6:	22c0      	movs	r2, #192	; 0xc0
 80030d8:	00d2      	lsls	r2, r2, #3
 80030da:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80030dc:	0021      	movs	r1, r4
 80030de:	187b      	adds	r3, r7, r1
 80030e0:	2202      	movs	r2, #2
 80030e2:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80030e4:	187b      	adds	r3, r7, r1
 80030e6:	2200      	movs	r2, #0
 80030e8:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80030ea:	187b      	adds	r3, r7, r1
 80030ec:	2203      	movs	r2, #3
 80030ee:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF4_USART1;
 80030f0:	187b      	adds	r3, r7, r1
 80030f2:	2204      	movs	r2, #4
 80030f4:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80030f6:	187a      	adds	r2, r7, r1
 80030f8:	23a0      	movs	r3, #160	; 0xa0
 80030fa:	05db      	lsls	r3, r3, #23
 80030fc:	0011      	movs	r1, r2
 80030fe:	0018      	movs	r0, r3
 8003100:	f000 fb6a 	bl	80037d8 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }

}
 8003104:	46c0      	nop			; (mov r8, r8)
 8003106:	46bd      	mov	sp, r7
 8003108:	b009      	add	sp, #36	; 0x24
 800310a:	bd90      	pop	{r4, r7, pc}
 800310c:	40013800 	.word	0x40013800
 8003110:	40021000 	.word	0x40021000

08003114 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8003114:	b580      	push	{r7, lr}
 8003116:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8003118:	e7fe      	b.n	8003118 <NMI_Handler+0x4>

0800311a <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800311a:	b580      	push	{r7, lr}
 800311c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800311e:	e7fe      	b.n	800311e <HardFault_Handler+0x4>

08003120 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8003120:	b580      	push	{r7, lr}
 8003122:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 8003124:	46c0      	nop			; (mov r8, r8)
 8003126:	46bd      	mov	sp, r7
 8003128:	bd80      	pop	{r7, pc}

0800312a <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800312a:	b580      	push	{r7, lr}
 800312c:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800312e:	46c0      	nop			; (mov r8, r8)
 8003130:	46bd      	mov	sp, r7
 8003132:	bd80      	pop	{r7, pc}

08003134 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8003134:	b580      	push	{r7, lr}
 8003136:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8003138:	f000 fa5a 	bl	80035f0 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800313c:	46c0      	nop			; (mov r8, r8)
 800313e:	46bd      	mov	sp, r7
 8003140:	bd80      	pop	{r7, pc}
	...

08003144 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8003144:	b580      	push	{r7, lr}
 8003146:	b086      	sub	sp, #24
 8003148:	af00      	add	r7, sp, #0
 800314a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 800314c:	4a14      	ldr	r2, [pc, #80]	; (80031a0 <_sbrk+0x5c>)
 800314e:	4b15      	ldr	r3, [pc, #84]	; (80031a4 <_sbrk+0x60>)
 8003150:	1ad3      	subs	r3, r2, r3
 8003152:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8003154:	697b      	ldr	r3, [r7, #20]
 8003156:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8003158:	4b13      	ldr	r3, [pc, #76]	; (80031a8 <_sbrk+0x64>)
 800315a:	681b      	ldr	r3, [r3, #0]
 800315c:	2b00      	cmp	r3, #0
 800315e:	d102      	bne.n	8003166 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8003160:	4b11      	ldr	r3, [pc, #68]	; (80031a8 <_sbrk+0x64>)
 8003162:	4a12      	ldr	r2, [pc, #72]	; (80031ac <_sbrk+0x68>)
 8003164:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8003166:	4b10      	ldr	r3, [pc, #64]	; (80031a8 <_sbrk+0x64>)
 8003168:	681a      	ldr	r2, [r3, #0]
 800316a:	687b      	ldr	r3, [r7, #4]
 800316c:	18d3      	adds	r3, r2, r3
 800316e:	693a      	ldr	r2, [r7, #16]
 8003170:	429a      	cmp	r2, r3
 8003172:	d207      	bcs.n	8003184 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8003174:	f002 ffda 	bl	800612c <__errno>
 8003178:	0003      	movs	r3, r0
 800317a:	220c      	movs	r2, #12
 800317c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800317e:	2301      	movs	r3, #1
 8003180:	425b      	negs	r3, r3
 8003182:	e009      	b.n	8003198 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8003184:	4b08      	ldr	r3, [pc, #32]	; (80031a8 <_sbrk+0x64>)
 8003186:	681b      	ldr	r3, [r3, #0]
 8003188:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800318a:	4b07      	ldr	r3, [pc, #28]	; (80031a8 <_sbrk+0x64>)
 800318c:	681a      	ldr	r2, [r3, #0]
 800318e:	687b      	ldr	r3, [r7, #4]
 8003190:	18d2      	adds	r2, r2, r3
 8003192:	4b05      	ldr	r3, [pc, #20]	; (80031a8 <_sbrk+0x64>)
 8003194:	601a      	str	r2, [r3, #0]

  return (void *)prev_heap_end;
 8003196:	68fb      	ldr	r3, [r7, #12]
}
 8003198:	0018      	movs	r0, r3
 800319a:	46bd      	mov	sp, r7
 800319c:	b006      	add	sp, #24
 800319e:	bd80      	pop	{r7, pc}
 80031a0:	20002000 	.word	0x20002000
 80031a4:	00000400 	.word	0x00000400
 80031a8:	20000154 	.word	0x20000154
 80031ac:	200002a8 	.word	0x200002a8

080031b0 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 80031b0:	b580      	push	{r7, lr}
 80031b2:	af00      	add	r7, sp, #0
  /* Configure the Vector Table location add offset address ------------------*/
#if defined (USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80031b4:	46c0      	nop			; (mov r8, r8)
 80031b6:	46bd      	mov	sp, r7
 80031b8:	bd80      	pop	{r7, pc}
	...

080031bc <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   r0, =_estack
 80031bc:	480d      	ldr	r0, [pc, #52]	; (80031f4 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 80031be:	4685      	mov	sp, r0
  
/* Call the clock system initialization function.*/
  bl  SystemInit
 80031c0:	f7ff fff6 	bl	80031b0 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80031c4:	480c      	ldr	r0, [pc, #48]	; (80031f8 <LoopForever+0x6>)
  ldr r1, =_edata
 80031c6:	490d      	ldr	r1, [pc, #52]	; (80031fc <LoopForever+0xa>)
  ldr r2, =_sidata
 80031c8:	4a0d      	ldr	r2, [pc, #52]	; (8003200 <LoopForever+0xe>)
  movs r3, #0
 80031ca:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80031cc:	e002      	b.n	80031d4 <LoopCopyDataInit>

080031ce <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80031ce:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80031d0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80031d2:	3304      	adds	r3, #4

080031d4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80031d4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80031d6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80031d8:	d3f9      	bcc.n	80031ce <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80031da:	4a0a      	ldr	r2, [pc, #40]	; (8003204 <LoopForever+0x12>)
  ldr r4, =_ebss
 80031dc:	4c0a      	ldr	r4, [pc, #40]	; (8003208 <LoopForever+0x16>)
  movs r3, #0
 80031de:	2300      	movs	r3, #0
  b LoopFillZerobss
 80031e0:	e001      	b.n	80031e6 <LoopFillZerobss>

080031e2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80031e2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80031e4:	3204      	adds	r2, #4

080031e6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80031e6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80031e8:	d3fb      	bcc.n	80031e2 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80031ea:	f002 ffa5 	bl	8006138 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80031ee:	f7ff fd47 	bl	8002c80 <main>

080031f2 <LoopForever>:

LoopForever:
    b LoopForever
 80031f2:	e7fe      	b.n	80031f2 <LoopForever>
  ldr   r0, =_estack
 80031f4:	20002000 	.word	0x20002000
  ldr r0, =_sdata
 80031f8:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80031fc:	2000005c 	.word	0x2000005c
  ldr r2, =_sidata
 8003200:	08006b60 	.word	0x08006b60
  ldr r2, =_sbss
 8003204:	2000005c 	.word	0x2000005c
  ldr r4, =_ebss
 8003208:	200002a8 	.word	0x200002a8

0800320c <ADC1_COMP_IRQHandler>:
 * @retval : None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 800320c:	e7fe      	b.n	800320c <ADC1_COMP_IRQHandler>
	...

08003210 <SHT2x_Init>:

/**
 * @brief Initializes the SHT2x temperature/humidity sensor.
 * @param hi2c User I2C handle pointer.
 */
void SHT2x_Init(I2C_HandleTypeDef *hi2c) {
 8003210:	b580      	push	{r7, lr}
 8003212:	b082      	sub	sp, #8
 8003214:	af00      	add	r7, sp, #0
 8003216:	6078      	str	r0, [r7, #4]
	_sht2x_ui2c = hi2c;
 8003218:	4b03      	ldr	r3, [pc, #12]	; (8003228 <SHT2x_Init+0x18>)
 800321a:	687a      	ldr	r2, [r7, #4]
 800321c:	601a      	str	r2, [r3, #0]
}
 800321e:	46c0      	nop			; (mov r8, r8)
 8003220:	46bd      	mov	sp, r7
 8003222:	b002      	add	sp, #8
 8003224:	bd80      	pop	{r7, pc}
 8003226:	46c0      	nop			; (mov r8, r8)
 8003228:	20000158 	.word	0x20000158

0800322c <SHT2x_ReadUserReg>:

/**
 * @brief Gets the value stored in user register.
 * @return 8-bit value stored in user register, 0 to 255.
 */
uint8_t SHT2x_ReadUserReg(void) {
 800322c:	b580      	push	{r7, lr}
 800322e:	b084      	sub	sp, #16
 8003230:	af02      	add	r7, sp, #8
	uint8_t val;
	uint8_t cmd = SHT2x_READ_REG;
 8003232:	1dbb      	adds	r3, r7, #6
 8003234:	22e7      	movs	r2, #231	; 0xe7
 8003236:	701a      	strb	r2, [r3, #0]
	HAL_I2C_Master_Transmit(_sht2x_ui2c, SHT2x_I2C_ADDR << 1, &cmd, 1, SHT2x_TIMEOUT);
 8003238:	4b0c      	ldr	r3, [pc, #48]	; (800326c <SHT2x_ReadUserReg+0x40>)
 800323a:	6818      	ldr	r0, [r3, #0]
 800323c:	1dba      	adds	r2, r7, #6
 800323e:	23fa      	movs	r3, #250	; 0xfa
 8003240:	009b      	lsls	r3, r3, #2
 8003242:	9300      	str	r3, [sp, #0]
 8003244:	2301      	movs	r3, #1
 8003246:	2180      	movs	r1, #128	; 0x80
 8003248:	f000 fcd2 	bl	8003bf0 <HAL_I2C_Master_Transmit>
	HAL_I2C_Master_Receive(_sht2x_ui2c, SHT2x_I2C_ADDR << 1, &val, 1, SHT2x_TIMEOUT);
 800324c:	4b07      	ldr	r3, [pc, #28]	; (800326c <SHT2x_ReadUserReg+0x40>)
 800324e:	6818      	ldr	r0, [r3, #0]
 8003250:	1dfa      	adds	r2, r7, #7
 8003252:	23fa      	movs	r3, #250	; 0xfa
 8003254:	009b      	lsls	r3, r3, #2
 8003256:	9300      	str	r3, [sp, #0]
 8003258:	2301      	movs	r3, #1
 800325a:	2180      	movs	r1, #128	; 0x80
 800325c:	f000 fdd0 	bl	8003e00 <HAL_I2C_Master_Receive>
	return val;
 8003260:	1dfb      	adds	r3, r7, #7
 8003262:	781b      	ldrb	r3, [r3, #0]
}
 8003264:	0018      	movs	r0, r3
 8003266:	46bd      	mov	sp, r7
 8003268:	b002      	add	sp, #8
 800326a:	bd80      	pop	{r7, pc}
 800326c:	20000158 	.word	0x20000158

08003270 <SHT2x_GetRaw>:
/**
 * @brief Sends the designated command to sensor and read a 16-bit raw value.
 * @param cmd Command to send to sensor.
 * @return 16-bit raw value, 0 to 65535.
 */
uint16_t SHT2x_GetRaw(uint8_t cmd) {
 8003270:	b590      	push	{r4, r7, lr}
 8003272:	b087      	sub	sp, #28
 8003274:	af02      	add	r7, sp, #8
 8003276:	0002      	movs	r2, r0
 8003278:	1dfb      	adds	r3, r7, #7
 800327a:	701a      	strb	r2, [r3, #0]
	uint8_t val[3] = { 0 };
 800327c:	240c      	movs	r4, #12
 800327e:	193b      	adds	r3, r7, r4
 8003280:	4a13      	ldr	r2, [pc, #76]	; (80032d0 <SHT2x_GetRaw+0x60>)
 8003282:	8812      	ldrh	r2, [r2, #0]
 8003284:	801a      	strh	r2, [r3, #0]
 8003286:	2202      	movs	r2, #2
 8003288:	2100      	movs	r1, #0
 800328a:	5499      	strb	r1, [r3, r2]
	HAL_I2C_Master_Transmit(_sht2x_ui2c, SHT2x_I2C_ADDR << 1, &cmd, 1, SHT2x_TIMEOUT);
 800328c:	4b11      	ldr	r3, [pc, #68]	; (80032d4 <SHT2x_GetRaw+0x64>)
 800328e:	6818      	ldr	r0, [r3, #0]
 8003290:	1dfa      	adds	r2, r7, #7
 8003292:	23fa      	movs	r3, #250	; 0xfa
 8003294:	009b      	lsls	r3, r3, #2
 8003296:	9300      	str	r3, [sp, #0]
 8003298:	2301      	movs	r3, #1
 800329a:	2180      	movs	r1, #128	; 0x80
 800329c:	f000 fca8 	bl	8003bf0 <HAL_I2C_Master_Transmit>
	HAL_I2C_Master_Receive(_sht2x_ui2c, SHT2x_I2C_ADDR << 1, val, 3, SHT2x_TIMEOUT);
 80032a0:	4b0c      	ldr	r3, [pc, #48]	; (80032d4 <SHT2x_GetRaw+0x64>)
 80032a2:	6818      	ldr	r0, [r3, #0]
 80032a4:	193a      	adds	r2, r7, r4
 80032a6:	23fa      	movs	r3, #250	; 0xfa
 80032a8:	009b      	lsls	r3, r3, #2
 80032aa:	9300      	str	r3, [sp, #0]
 80032ac:	2303      	movs	r3, #3
 80032ae:	2180      	movs	r1, #128	; 0x80
 80032b0:	f000 fda6 	bl	8003e00 <HAL_I2C_Master_Receive>
	return val[0] << 8 | val[1];
 80032b4:	193b      	adds	r3, r7, r4
 80032b6:	781b      	ldrb	r3, [r3, #0]
 80032b8:	021b      	lsls	r3, r3, #8
 80032ba:	b21a      	sxth	r2, r3
 80032bc:	193b      	adds	r3, r7, r4
 80032be:	785b      	ldrb	r3, [r3, #1]
 80032c0:	b21b      	sxth	r3, r3
 80032c2:	4313      	orrs	r3, r2
 80032c4:	b21b      	sxth	r3, r3
 80032c6:	b29b      	uxth	r3, r3
}
 80032c8:	0018      	movs	r0, r3
 80032ca:	46bd      	mov	sp, r7
 80032cc:	b005      	add	sp, #20
 80032ce:	bd90      	pop	{r4, r7, pc}
 80032d0:	08006a6c 	.word	0x08006a6c
 80032d4:	20000158 	.word	0x20000158

080032d8 <SHT2x_GetTemperature>:
/**
 * @brief Measures and gets the current temperature.
 * @param hold Holding mode, 0 for no hold master, 1 for hold master.
 * @return Floating point temperature value.
 */
float SHT2x_GetTemperature(uint8_t hold) {
 80032d8:	b580      	push	{r7, lr}
 80032da:	b084      	sub	sp, #16
 80032dc:	af00      	add	r7, sp, #0
 80032de:	0002      	movs	r2, r0
 80032e0:	1dfb      	adds	r3, r7, #7
 80032e2:	701a      	strb	r2, [r3, #0]
	uint8_t cmd = (hold ? SHT2x_READ_TEMP_HOLD : SHT2x_READ_TEMP_NOHOLD);
 80032e4:	1dfb      	adds	r3, r7, #7
 80032e6:	781b      	ldrb	r3, [r3, #0]
 80032e8:	2b00      	cmp	r3, #0
 80032ea:	d001      	beq.n	80032f0 <SHT2x_GetTemperature+0x18>
 80032ec:	22e3      	movs	r2, #227	; 0xe3
 80032ee:	e000      	b.n	80032f2 <SHT2x_GetTemperature+0x1a>
 80032f0:	22f3      	movs	r2, #243	; 0xf3
 80032f2:	210f      	movs	r1, #15
 80032f4:	187b      	adds	r3, r7, r1
 80032f6:	701a      	strb	r2, [r3, #0]
	return -46.85 + 175.72 * (SHT2x_GetRaw(cmd) / 65536.0);
 80032f8:	187b      	adds	r3, r7, r1
 80032fa:	781b      	ldrb	r3, [r3, #0]
 80032fc:	0018      	movs	r0, r3
 80032fe:	f7ff ffb7 	bl	8003270 <SHT2x_GetRaw>
 8003302:	0003      	movs	r3, r0
 8003304:	0018      	movs	r0, r3
 8003306:	f7ff faa9 	bl	800285c <__aeabi_i2d>
 800330a:	2200      	movs	r2, #0
 800330c:	4b0e      	ldr	r3, [pc, #56]	; (8003348 <SHT2x_GetTemperature+0x70>)
 800330e:	f7fe f973 	bl	80015f8 <__aeabi_ddiv>
 8003312:	0002      	movs	r2, r0
 8003314:	000b      	movs	r3, r1
 8003316:	0010      	movs	r0, r2
 8003318:	0019      	movs	r1, r3
 800331a:	4a0c      	ldr	r2, [pc, #48]	; (800334c <SHT2x_GetTemperature+0x74>)
 800331c:	4b0c      	ldr	r3, [pc, #48]	; (8003350 <SHT2x_GetTemperature+0x78>)
 800331e:	f7fe fc59 	bl	8001bd4 <__aeabi_dmul>
 8003322:	0002      	movs	r2, r0
 8003324:	000b      	movs	r3, r1
 8003326:	0010      	movs	r0, r2
 8003328:	0019      	movs	r1, r3
 800332a:	4a0a      	ldr	r2, [pc, #40]	; (8003354 <SHT2x_GetTemperature+0x7c>)
 800332c:	4b0a      	ldr	r3, [pc, #40]	; (8003358 <SHT2x_GetTemperature+0x80>)
 800332e:	f7fe ff13 	bl	8002158 <__aeabi_dsub>
 8003332:	0002      	movs	r2, r0
 8003334:	000b      	movs	r3, r1
 8003336:	0010      	movs	r0, r2
 8003338:	0019      	movs	r1, r3
 800333a:	f7ff fb07 	bl	800294c <__aeabi_d2f>
 800333e:	1c03      	adds	r3, r0, #0
}
 8003340:	1c18      	adds	r0, r3, #0
 8003342:	46bd      	mov	sp, r7
 8003344:	b004      	add	sp, #16
 8003346:	bd80      	pop	{r7, pc}
 8003348:	40f00000 	.word	0x40f00000
 800334c:	3d70a3d7 	.word	0x3d70a3d7
 8003350:	4065f70a 	.word	0x4065f70a
 8003354:	cccccccd 	.word	0xcccccccd
 8003358:	40476ccc 	.word	0x40476ccc

0800335c <SHT2x_GetRelativeHumidity>:
/**
 * @brief Measures and gets the current relative humidity.
 * @param hold Holding mode, 0 for no hold master, 1 for hold master.
 * @return Floating point relative humidity value.
 */
float SHT2x_GetRelativeHumidity(uint8_t hold) {
 800335c:	b580      	push	{r7, lr}
 800335e:	b084      	sub	sp, #16
 8003360:	af00      	add	r7, sp, #0
 8003362:	0002      	movs	r2, r0
 8003364:	1dfb      	adds	r3, r7, #7
 8003366:	701a      	strb	r2, [r3, #0]
	uint8_t cmd = (hold ? SHT2x_READ_RH_HOLD : SHT2x_READ_RH_NOHOLD);
 8003368:	1dfb      	adds	r3, r7, #7
 800336a:	781b      	ldrb	r3, [r3, #0]
 800336c:	2b00      	cmp	r3, #0
 800336e:	d001      	beq.n	8003374 <SHT2x_GetRelativeHumidity+0x18>
 8003370:	22e5      	movs	r2, #229	; 0xe5
 8003372:	e000      	b.n	8003376 <SHT2x_GetRelativeHumidity+0x1a>
 8003374:	22f5      	movs	r2, #245	; 0xf5
 8003376:	210f      	movs	r1, #15
 8003378:	187b      	adds	r3, r7, r1
 800337a:	701a      	strb	r2, [r3, #0]
	return -6 + 125.00 * (SHT2x_GetRaw(cmd) / 65536.0);
 800337c:	187b      	adds	r3, r7, r1
 800337e:	781b      	ldrb	r3, [r3, #0]
 8003380:	0018      	movs	r0, r3
 8003382:	f7ff ff75 	bl	8003270 <SHT2x_GetRaw>
 8003386:	0003      	movs	r3, r0
 8003388:	0018      	movs	r0, r3
 800338a:	f7ff fa67 	bl	800285c <__aeabi_i2d>
 800338e:	2200      	movs	r2, #0
 8003390:	4b0e      	ldr	r3, [pc, #56]	; (80033cc <SHT2x_GetRelativeHumidity+0x70>)
 8003392:	f7fe f931 	bl	80015f8 <__aeabi_ddiv>
 8003396:	0002      	movs	r2, r0
 8003398:	000b      	movs	r3, r1
 800339a:	0010      	movs	r0, r2
 800339c:	0019      	movs	r1, r3
 800339e:	2200      	movs	r2, #0
 80033a0:	4b0b      	ldr	r3, [pc, #44]	; (80033d0 <SHT2x_GetRelativeHumidity+0x74>)
 80033a2:	f7fe fc17 	bl	8001bd4 <__aeabi_dmul>
 80033a6:	0002      	movs	r2, r0
 80033a8:	000b      	movs	r3, r1
 80033aa:	0010      	movs	r0, r2
 80033ac:	0019      	movs	r1, r3
 80033ae:	2200      	movs	r2, #0
 80033b0:	4b08      	ldr	r3, [pc, #32]	; (80033d4 <SHT2x_GetRelativeHumidity+0x78>)
 80033b2:	f7fe fed1 	bl	8002158 <__aeabi_dsub>
 80033b6:	0002      	movs	r2, r0
 80033b8:	000b      	movs	r3, r1
 80033ba:	0010      	movs	r0, r2
 80033bc:	0019      	movs	r1, r3
 80033be:	f7ff fac5 	bl	800294c <__aeabi_d2f>
 80033c2:	1c03      	adds	r3, r0, #0
}
 80033c4:	1c18      	adds	r0, r3, #0
 80033c6:	46bd      	mov	sp, r7
 80033c8:	b004      	add	sp, #16
 80033ca:	bd80      	pop	{r7, pc}
 80033cc:	40f00000 	.word	0x40f00000
 80033d0:	405f4000 	.word	0x405f4000
 80033d4:	40180000 	.word	0x40180000

080033d8 <SHT2x_SetResolution>:
 * @brief Sets the measurement resolution.
 * @param res Enum resolution.
 * @note Available resolutions: RES_14_12, RES_12_8, RES_13_10, RES_11_11.
 * @note RES_14_12 = 14-bit temperature and 12-bit RH resolution, etc.
 */
void SHT2x_SetResolution(SHT2x_Resolution res) {
 80033d8:	b5b0      	push	{r4, r5, r7, lr}
 80033da:	b086      	sub	sp, #24
 80033dc:	af02      	add	r7, sp, #8
 80033de:	0002      	movs	r2, r0
 80033e0:	1dfb      	adds	r3, r7, #7
 80033e2:	701a      	strb	r2, [r3, #0]
	uint8_t val = SHT2x_ReadUserReg();
 80033e4:	250f      	movs	r5, #15
 80033e6:	197c      	adds	r4, r7, r5
 80033e8:	f7ff ff20 	bl	800322c <SHT2x_ReadUserReg>
 80033ec:	0003      	movs	r3, r0
 80033ee:	7023      	strb	r3, [r4, #0]
	val = (val & 0x7e) | res;
 80033f0:	0029      	movs	r1, r5
 80033f2:	187b      	adds	r3, r7, r1
 80033f4:	781b      	ldrb	r3, [r3, #0]
 80033f6:	b25b      	sxtb	r3, r3
 80033f8:	227e      	movs	r2, #126	; 0x7e
 80033fa:	4013      	ands	r3, r2
 80033fc:	b25a      	sxtb	r2, r3
 80033fe:	1dfb      	adds	r3, r7, #7
 8003400:	781b      	ldrb	r3, [r3, #0]
 8003402:	b25b      	sxtb	r3, r3
 8003404:	4313      	orrs	r3, r2
 8003406:	b25a      	sxtb	r2, r3
 8003408:	187b      	adds	r3, r7, r1
 800340a:	701a      	strb	r2, [r3, #0]
	uint8_t temp[2] = { SHT2x_WRITE_REG, val };
 800340c:	240c      	movs	r4, #12
 800340e:	193b      	adds	r3, r7, r4
 8003410:	22e6      	movs	r2, #230	; 0xe6
 8003412:	701a      	strb	r2, [r3, #0]
 8003414:	193b      	adds	r3, r7, r4
 8003416:	187a      	adds	r2, r7, r1
 8003418:	7812      	ldrb	r2, [r2, #0]
 800341a:	705a      	strb	r2, [r3, #1]
	HAL_I2C_Master_Transmit(_sht2x_ui2c, SHT2x_I2C_ADDR << 1, temp, 2, SHT2x_TIMEOUT);
 800341c:	4b06      	ldr	r3, [pc, #24]	; (8003438 <SHT2x_SetResolution+0x60>)
 800341e:	6818      	ldr	r0, [r3, #0]
 8003420:	193a      	adds	r2, r7, r4
 8003422:	23fa      	movs	r3, #250	; 0xfa
 8003424:	009b      	lsls	r3, r3, #2
 8003426:	9300      	str	r3, [sp, #0]
 8003428:	2302      	movs	r3, #2
 800342a:	2180      	movs	r1, #128	; 0x80
 800342c:	f000 fbe0 	bl	8003bf0 <HAL_I2C_Master_Transmit>
}
 8003430:	46c0      	nop			; (mov r8, r8)
 8003432:	46bd      	mov	sp, r7
 8003434:	b004      	add	sp, #16
 8003436:	bdb0      	pop	{r4, r5, r7, pc}
 8003438:	20000158 	.word	0x20000158

0800343c <SHT2x_CelsiusToFahrenheit>:
/**
 * @brief Converts degrees Celsius to degrees Fahrenheit.
 * @param celsius Floating point temperature in degrees Celsius.
 * @return Floating point temperature in degrees Fahrenheit.
 */
float SHT2x_CelsiusToFahrenheit(float celsius) {
 800343c:	b580      	push	{r7, lr}
 800343e:	b082      	sub	sp, #8
 8003440:	af00      	add	r7, sp, #0
 8003442:	6078      	str	r0, [r7, #4]
	return (9.0 / 5.0) * celsius + 32;
 8003444:	6878      	ldr	r0, [r7, #4]
 8003446:	f7ff fa39 	bl	80028bc <__aeabi_f2d>
 800344a:	4a0b      	ldr	r2, [pc, #44]	; (8003478 <SHT2x_CelsiusToFahrenheit+0x3c>)
 800344c:	4b0b      	ldr	r3, [pc, #44]	; (800347c <SHT2x_CelsiusToFahrenheit+0x40>)
 800344e:	f7fe fbc1 	bl	8001bd4 <__aeabi_dmul>
 8003452:	0002      	movs	r2, r0
 8003454:	000b      	movs	r3, r1
 8003456:	0010      	movs	r0, r2
 8003458:	0019      	movs	r1, r3
 800345a:	2200      	movs	r2, #0
 800345c:	4b08      	ldr	r3, [pc, #32]	; (8003480 <SHT2x_CelsiusToFahrenheit+0x44>)
 800345e:	f7fd fd6b 	bl	8000f38 <__aeabi_dadd>
 8003462:	0002      	movs	r2, r0
 8003464:	000b      	movs	r3, r1
 8003466:	0010      	movs	r0, r2
 8003468:	0019      	movs	r1, r3
 800346a:	f7ff fa6f 	bl	800294c <__aeabi_d2f>
 800346e:	1c03      	adds	r3, r0, #0
}
 8003470:	1c18      	adds	r0, r3, #0
 8003472:	46bd      	mov	sp, r7
 8003474:	b002      	add	sp, #8
 8003476:	bd80      	pop	{r7, pc}
 8003478:	cccccccd 	.word	0xcccccccd
 800347c:	3ffccccc 	.word	0x3ffccccc
 8003480:	40400000 	.word	0x40400000

08003484 <SHT2x_CelsiusToKelvin>:
/**
 * @brief Converts degrees Celsius to Kelvin.
 * @param celsius Floating point temperature in degrees Celsius.
 * @return Floating point temperature in Kelvin.
 */
float SHT2x_CelsiusToKelvin(float celsius) {
 8003484:	b580      	push	{r7, lr}
 8003486:	b082      	sub	sp, #8
 8003488:	af00      	add	r7, sp, #0
 800348a:	6078      	str	r0, [r7, #4]
	return celsius + 273;
 800348c:	4904      	ldr	r1, [pc, #16]	; (80034a0 <SHT2x_CelsiusToKelvin+0x1c>)
 800348e:	6878      	ldr	r0, [r7, #4]
 8003490:	f7fd f80a 	bl	80004a8 <__aeabi_fadd>
 8003494:	1c03      	adds	r3, r0, #0
}
 8003496:	1c18      	adds	r0, r3, #0
 8003498:	46bd      	mov	sp, r7
 800349a:	b002      	add	sp, #8
 800349c:	bd80      	pop	{r7, pc}
 800349e:	46c0      	nop			; (mov r8, r8)
 80034a0:	43888000 	.word	0x43888000

080034a4 <SHT2x_GetInteger>:
 * @brief Gets the integer part of a floating point number.
 * @note Avoids the use of sprinf floating point formatting.
 * @param num Floating point number.
 * @return Integer part of floating point number.
 */
int32_t SHT2x_GetInteger(float num) {
 80034a4:	b580      	push	{r7, lr}
 80034a6:	b082      	sub	sp, #8
 80034a8:	af00      	add	r7, sp, #0
 80034aa:	6078      	str	r0, [r7, #4]
	return num / 1;
 80034ac:	6878      	ldr	r0, [r7, #4]
 80034ae:	f7fd fc89 	bl	8000dc4 <__aeabi_f2iz>
 80034b2:	0003      	movs	r3, r0
}
 80034b4:	0018      	movs	r0, r3
 80034b6:	46bd      	mov	sp, r7
 80034b8:	b002      	add	sp, #8
 80034ba:	bd80      	pop	{r7, pc}

080034bc <SHT2x_GetDecimal>:
 * @brief Gets the decimal part of a floating point number.
 * @note Avoids the use of sprinf floating point formatting.
 * @param num Floating point number.
 * @return Decimal part of floating point number.
 */
uint32_t SHT2x_GetDecimal(float num, int digits) {
 80034bc:	b580      	push	{r7, lr}
 80034be:	b084      	sub	sp, #16
 80034c0:	af00      	add	r7, sp, #0
 80034c2:	6078      	str	r0, [r7, #4]
 80034c4:	6039      	str	r1, [r7, #0]
	float postDec = num - SHT2x_GetInteger(num);
 80034c6:	687b      	ldr	r3, [r7, #4]
 80034c8:	1c18      	adds	r0, r3, #0
 80034ca:	f7ff ffeb 	bl	80034a4 <SHT2x_GetInteger>
 80034ce:	0003      	movs	r3, r0
 80034d0:	0018      	movs	r0, r3
 80034d2:	f7fd fc97 	bl	8000e04 <__aeabi_i2f>
 80034d6:	1c03      	adds	r3, r0, #0
 80034d8:	1c19      	adds	r1, r3, #0
 80034da:	6878      	ldr	r0, [r7, #4]
 80034dc:	f7fd fad2 	bl	8000a84 <__aeabi_fsub>
 80034e0:	1c03      	adds	r3, r0, #0
 80034e2:	60fb      	str	r3, [r7, #12]
	return postDec * SHT2x_Ipow(10, digits);
 80034e4:	683b      	ldr	r3, [r7, #0]
 80034e6:	0019      	movs	r1, r3
 80034e8:	200a      	movs	r0, #10
 80034ea:	f000 f812 	bl	8003512 <SHT2x_Ipow>
 80034ee:	0003      	movs	r3, r0
 80034f0:	0018      	movs	r0, r3
 80034f2:	f7fd fcd9 	bl	8000ea8 <__aeabi_ui2f>
 80034f6:	1c03      	adds	r3, r0, #0
 80034f8:	68f9      	ldr	r1, [r7, #12]
 80034fa:	1c18      	adds	r0, r3, #0
 80034fc:	f7fd f974 	bl	80007e8 <__aeabi_fmul>
 8003500:	1c03      	adds	r3, r0, #0
 8003502:	1c18      	adds	r0, r3, #0
 8003504:	f7fc feec 	bl	80002e0 <__aeabi_f2uiz>
 8003508:	0003      	movs	r3, r0
}
 800350a:	0018      	movs	r0, r3
 800350c:	46bd      	mov	sp, r7
 800350e:	b004      	add	sp, #16
 8003510:	bd80      	pop	{r7, pc}

08003512 <SHT2x_Ipow>:
 * @brief Integer equivalent of pow() in math.h.
 * @param base Base.
 * @param power Power.
 * @return
 */
uint32_t SHT2x_Ipow(uint32_t base, uint32_t power) {
 8003512:	b580      	push	{r7, lr}
 8003514:	b084      	sub	sp, #16
 8003516:	af00      	add	r7, sp, #0
 8003518:	6078      	str	r0, [r7, #4]
 800351a:	6039      	str	r1, [r7, #0]
	uint32_t temp = base;
 800351c:	687b      	ldr	r3, [r7, #4]
 800351e:	60fb      	str	r3, [r7, #12]
	for (uint32_t i = 1; i < power; i++)
 8003520:	2301      	movs	r3, #1
 8003522:	60bb      	str	r3, [r7, #8]
 8003524:	e006      	b.n	8003534 <SHT2x_Ipow+0x22>
		temp *= base;
 8003526:	68fb      	ldr	r3, [r7, #12]
 8003528:	687a      	ldr	r2, [r7, #4]
 800352a:	4353      	muls	r3, r2
 800352c:	60fb      	str	r3, [r7, #12]
	for (uint32_t i = 1; i < power; i++)
 800352e:	68bb      	ldr	r3, [r7, #8]
 8003530:	3301      	adds	r3, #1
 8003532:	60bb      	str	r3, [r7, #8]
 8003534:	68ba      	ldr	r2, [r7, #8]
 8003536:	683b      	ldr	r3, [r7, #0]
 8003538:	429a      	cmp	r2, r3
 800353a:	d3f4      	bcc.n	8003526 <SHT2x_Ipow+0x14>
	return temp;
 800353c:	68fb      	ldr	r3, [r7, #12]
}
 800353e:	0018      	movs	r0, r3
 8003540:	46bd      	mov	sp, r7
 8003542:	b004      	add	sp, #16
 8003544:	bd80      	pop	{r7, pc}
	...

08003548 <HAL_Init>:
  *        In the default implementation,Systick is used as source of time base.
  *        the tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8003548:	b580      	push	{r7, lr}
 800354a:	b082      	sub	sp, #8
 800354c:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 800354e:	1dfb      	adds	r3, r7, #7
 8003550:	2200      	movs	r2, #0
 8003552:	701a      	strb	r2, [r3, #0]
#if (BUFFER_CACHE_DISABLE != 0)
  __HAL_FLASH_BUFFER_CACHE_DISABLE();
#endif /* BUFFER_CACHE_DISABLE */

#if (PREREAD_ENABLE != 0)
  __HAL_FLASH_PREREAD_BUFFER_ENABLE();
 8003554:	4b0b      	ldr	r3, [pc, #44]	; (8003584 <HAL_Init+0x3c>)
 8003556:	681a      	ldr	r2, [r3, #0]
 8003558:	4b0a      	ldr	r3, [pc, #40]	; (8003584 <HAL_Init+0x3c>)
 800355a:	2140      	movs	r1, #64	; 0x40
 800355c:	430a      	orrs	r2, r1
 800355e:	601a      	str	r2, [r3, #0]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8003560:	2000      	movs	r0, #0
 8003562:	f000 f811 	bl	8003588 <HAL_InitTick>
 8003566:	1e03      	subs	r3, r0, #0
 8003568:	d003      	beq.n	8003572 <HAL_Init+0x2a>
  {
    status = HAL_ERROR;
 800356a:	1dfb      	adds	r3, r7, #7
 800356c:	2201      	movs	r2, #1
 800356e:	701a      	strb	r2, [r3, #0]
 8003570:	e001      	b.n	8003576 <HAL_Init+0x2e>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8003572:	f7ff fd33 	bl	8002fdc <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8003576:	1dfb      	adds	r3, r7, #7
 8003578:	781b      	ldrb	r3, [r3, #0]
}
 800357a:	0018      	movs	r0, r3
 800357c:	46bd      	mov	sp, r7
 800357e:	b002      	add	sp, #8
 8003580:	bd80      	pop	{r7, pc}
 8003582:	46c0      	nop			; (mov r8, r8)
 8003584:	40022000 	.word	0x40022000

08003588 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8003588:	b590      	push	{r4, r7, lr}
 800358a:	b083      	sub	sp, #12
 800358c:	af00      	add	r7, sp, #0
 800358e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8003590:	4b14      	ldr	r3, [pc, #80]	; (80035e4 <HAL_InitTick+0x5c>)
 8003592:	681c      	ldr	r4, [r3, #0]
 8003594:	4b14      	ldr	r3, [pc, #80]	; (80035e8 <HAL_InitTick+0x60>)
 8003596:	781b      	ldrb	r3, [r3, #0]
 8003598:	0019      	movs	r1, r3
 800359a:	23fa      	movs	r3, #250	; 0xfa
 800359c:	0098      	lsls	r0, r3, #2
 800359e:	f7fc fdc5 	bl	800012c <__udivsi3>
 80035a2:	0003      	movs	r3, r0
 80035a4:	0019      	movs	r1, r3
 80035a6:	0020      	movs	r0, r4
 80035a8:	f7fc fdc0 	bl	800012c <__udivsi3>
 80035ac:	0003      	movs	r3, r0
 80035ae:	0018      	movs	r0, r3
 80035b0:	f000 f905 	bl	80037be <HAL_SYSTICK_Config>
 80035b4:	1e03      	subs	r3, r0, #0
 80035b6:	d001      	beq.n	80035bc <HAL_InitTick+0x34>
  {
    return HAL_ERROR;
 80035b8:	2301      	movs	r3, #1
 80035ba:	e00f      	b.n	80035dc <HAL_InitTick+0x54>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80035bc:	687b      	ldr	r3, [r7, #4]
 80035be:	2b03      	cmp	r3, #3
 80035c0:	d80b      	bhi.n	80035da <HAL_InitTick+0x52>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80035c2:	6879      	ldr	r1, [r7, #4]
 80035c4:	2301      	movs	r3, #1
 80035c6:	425b      	negs	r3, r3
 80035c8:	2200      	movs	r2, #0
 80035ca:	0018      	movs	r0, r3
 80035cc:	f000 f8e2 	bl	8003794 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80035d0:	4b06      	ldr	r3, [pc, #24]	; (80035ec <HAL_InitTick+0x64>)
 80035d2:	687a      	ldr	r2, [r7, #4]
 80035d4:	601a      	str	r2, [r3, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80035d6:	2300      	movs	r3, #0
 80035d8:	e000      	b.n	80035dc <HAL_InitTick+0x54>
    return HAL_ERROR;
 80035da:	2301      	movs	r3, #1
}
 80035dc:	0018      	movs	r0, r3
 80035de:	46bd      	mov	sp, r7
 80035e0:	b003      	add	sp, #12
 80035e2:	bd90      	pop	{r4, r7, pc}
 80035e4:	20000000 	.word	0x20000000
 80035e8:	20000008 	.word	0x20000008
 80035ec:	20000004 	.word	0x20000004

080035f0 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80035f0:	b580      	push	{r7, lr}
 80035f2:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80035f4:	4b05      	ldr	r3, [pc, #20]	; (800360c <HAL_IncTick+0x1c>)
 80035f6:	781b      	ldrb	r3, [r3, #0]
 80035f8:	001a      	movs	r2, r3
 80035fa:	4b05      	ldr	r3, [pc, #20]	; (8003610 <HAL_IncTick+0x20>)
 80035fc:	681b      	ldr	r3, [r3, #0]
 80035fe:	18d2      	adds	r2, r2, r3
 8003600:	4b03      	ldr	r3, [pc, #12]	; (8003610 <HAL_IncTick+0x20>)
 8003602:	601a      	str	r2, [r3, #0]
}
 8003604:	46c0      	nop			; (mov r8, r8)
 8003606:	46bd      	mov	sp, r7
 8003608:	bd80      	pop	{r7, pc}
 800360a:	46c0      	nop			; (mov r8, r8)
 800360c:	20000008 	.word	0x20000008
 8003610:	2000015c 	.word	0x2000015c

08003614 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8003614:	b580      	push	{r7, lr}
 8003616:	af00      	add	r7, sp, #0
  return uwTick;
 8003618:	4b02      	ldr	r3, [pc, #8]	; (8003624 <HAL_GetTick+0x10>)
 800361a:	681b      	ldr	r3, [r3, #0]
}
 800361c:	0018      	movs	r0, r3
 800361e:	46bd      	mov	sp, r7
 8003620:	bd80      	pop	{r7, pc}
 8003622:	46c0      	nop			; (mov r8, r8)
 8003624:	2000015c 	.word	0x2000015c

08003628 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8003628:	b580      	push	{r7, lr}
 800362a:	b084      	sub	sp, #16
 800362c:	af00      	add	r7, sp, #0
 800362e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8003630:	f7ff fff0 	bl	8003614 <HAL_GetTick>
 8003634:	0003      	movs	r3, r0
 8003636:	60bb      	str	r3, [r7, #8]
  uint32_t wait = Delay;
 8003638:	687b      	ldr	r3, [r7, #4]
 800363a:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800363c:	68fb      	ldr	r3, [r7, #12]
 800363e:	3301      	adds	r3, #1
 8003640:	d005      	beq.n	800364e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8003642:	4b0a      	ldr	r3, [pc, #40]	; (800366c <HAL_Delay+0x44>)
 8003644:	781b      	ldrb	r3, [r3, #0]
 8003646:	001a      	movs	r2, r3
 8003648:	68fb      	ldr	r3, [r7, #12]
 800364a:	189b      	adds	r3, r3, r2
 800364c:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 800364e:	46c0      	nop			; (mov r8, r8)
 8003650:	f7ff ffe0 	bl	8003614 <HAL_GetTick>
 8003654:	0002      	movs	r2, r0
 8003656:	68bb      	ldr	r3, [r7, #8]
 8003658:	1ad3      	subs	r3, r2, r3
 800365a:	68fa      	ldr	r2, [r7, #12]
 800365c:	429a      	cmp	r2, r3
 800365e:	d8f7      	bhi.n	8003650 <HAL_Delay+0x28>
  {
  }
}
 8003660:	46c0      	nop			; (mov r8, r8)
 8003662:	46c0      	nop			; (mov r8, r8)
 8003664:	46bd      	mov	sp, r7
 8003666:	b004      	add	sp, #16
 8003668:	bd80      	pop	{r7, pc}
 800366a:	46c0      	nop			; (mov r8, r8)
 800366c:	20000008 	.word	0x20000008

08003670 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003670:	b590      	push	{r4, r7, lr}
 8003672:	b083      	sub	sp, #12
 8003674:	af00      	add	r7, sp, #0
 8003676:	0002      	movs	r2, r0
 8003678:	6039      	str	r1, [r7, #0]
 800367a:	1dfb      	adds	r3, r7, #7
 800367c:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 800367e:	1dfb      	adds	r3, r7, #7
 8003680:	781b      	ldrb	r3, [r3, #0]
 8003682:	2b7f      	cmp	r3, #127	; 0x7f
 8003684:	d828      	bhi.n	80036d8 <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8003686:	4a2f      	ldr	r2, [pc, #188]	; (8003744 <__NVIC_SetPriority+0xd4>)
 8003688:	1dfb      	adds	r3, r7, #7
 800368a:	781b      	ldrb	r3, [r3, #0]
 800368c:	b25b      	sxtb	r3, r3
 800368e:	089b      	lsrs	r3, r3, #2
 8003690:	33c0      	adds	r3, #192	; 0xc0
 8003692:	009b      	lsls	r3, r3, #2
 8003694:	589b      	ldr	r3, [r3, r2]
 8003696:	1dfa      	adds	r2, r7, #7
 8003698:	7812      	ldrb	r2, [r2, #0]
 800369a:	0011      	movs	r1, r2
 800369c:	2203      	movs	r2, #3
 800369e:	400a      	ands	r2, r1
 80036a0:	00d2      	lsls	r2, r2, #3
 80036a2:	21ff      	movs	r1, #255	; 0xff
 80036a4:	4091      	lsls	r1, r2
 80036a6:	000a      	movs	r2, r1
 80036a8:	43d2      	mvns	r2, r2
 80036aa:	401a      	ands	r2, r3
 80036ac:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 80036ae:	683b      	ldr	r3, [r7, #0]
 80036b0:	019b      	lsls	r3, r3, #6
 80036b2:	22ff      	movs	r2, #255	; 0xff
 80036b4:	401a      	ands	r2, r3
 80036b6:	1dfb      	adds	r3, r7, #7
 80036b8:	781b      	ldrb	r3, [r3, #0]
 80036ba:	0018      	movs	r0, r3
 80036bc:	2303      	movs	r3, #3
 80036be:	4003      	ands	r3, r0
 80036c0:	00db      	lsls	r3, r3, #3
 80036c2:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80036c4:	481f      	ldr	r0, [pc, #124]	; (8003744 <__NVIC_SetPriority+0xd4>)
 80036c6:	1dfb      	adds	r3, r7, #7
 80036c8:	781b      	ldrb	r3, [r3, #0]
 80036ca:	b25b      	sxtb	r3, r3
 80036cc:	089b      	lsrs	r3, r3, #2
 80036ce:	430a      	orrs	r2, r1
 80036d0:	33c0      	adds	r3, #192	; 0xc0
 80036d2:	009b      	lsls	r3, r3, #2
 80036d4:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 80036d6:	e031      	b.n	800373c <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80036d8:	4a1b      	ldr	r2, [pc, #108]	; (8003748 <__NVIC_SetPriority+0xd8>)
 80036da:	1dfb      	adds	r3, r7, #7
 80036dc:	781b      	ldrb	r3, [r3, #0]
 80036de:	0019      	movs	r1, r3
 80036e0:	230f      	movs	r3, #15
 80036e2:	400b      	ands	r3, r1
 80036e4:	3b08      	subs	r3, #8
 80036e6:	089b      	lsrs	r3, r3, #2
 80036e8:	3306      	adds	r3, #6
 80036ea:	009b      	lsls	r3, r3, #2
 80036ec:	18d3      	adds	r3, r2, r3
 80036ee:	3304      	adds	r3, #4
 80036f0:	681b      	ldr	r3, [r3, #0]
 80036f2:	1dfa      	adds	r2, r7, #7
 80036f4:	7812      	ldrb	r2, [r2, #0]
 80036f6:	0011      	movs	r1, r2
 80036f8:	2203      	movs	r2, #3
 80036fa:	400a      	ands	r2, r1
 80036fc:	00d2      	lsls	r2, r2, #3
 80036fe:	21ff      	movs	r1, #255	; 0xff
 8003700:	4091      	lsls	r1, r2
 8003702:	000a      	movs	r2, r1
 8003704:	43d2      	mvns	r2, r2
 8003706:	401a      	ands	r2, r3
 8003708:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 800370a:	683b      	ldr	r3, [r7, #0]
 800370c:	019b      	lsls	r3, r3, #6
 800370e:	22ff      	movs	r2, #255	; 0xff
 8003710:	401a      	ands	r2, r3
 8003712:	1dfb      	adds	r3, r7, #7
 8003714:	781b      	ldrb	r3, [r3, #0]
 8003716:	0018      	movs	r0, r3
 8003718:	2303      	movs	r3, #3
 800371a:	4003      	ands	r3, r0
 800371c:	00db      	lsls	r3, r3, #3
 800371e:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8003720:	4809      	ldr	r0, [pc, #36]	; (8003748 <__NVIC_SetPriority+0xd8>)
 8003722:	1dfb      	adds	r3, r7, #7
 8003724:	781b      	ldrb	r3, [r3, #0]
 8003726:	001c      	movs	r4, r3
 8003728:	230f      	movs	r3, #15
 800372a:	4023      	ands	r3, r4
 800372c:	3b08      	subs	r3, #8
 800372e:	089b      	lsrs	r3, r3, #2
 8003730:	430a      	orrs	r2, r1
 8003732:	3306      	adds	r3, #6
 8003734:	009b      	lsls	r3, r3, #2
 8003736:	18c3      	adds	r3, r0, r3
 8003738:	3304      	adds	r3, #4
 800373a:	601a      	str	r2, [r3, #0]
}
 800373c:	46c0      	nop			; (mov r8, r8)
 800373e:	46bd      	mov	sp, r7
 8003740:	b003      	add	sp, #12
 8003742:	bd90      	pop	{r4, r7, pc}
 8003744:	e000e100 	.word	0xe000e100
 8003748:	e000ed00 	.word	0xe000ed00

0800374c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800374c:	b580      	push	{r7, lr}
 800374e:	b082      	sub	sp, #8
 8003750:	af00      	add	r7, sp, #0
 8003752:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8003754:	687b      	ldr	r3, [r7, #4]
 8003756:	1e5a      	subs	r2, r3, #1
 8003758:	2380      	movs	r3, #128	; 0x80
 800375a:	045b      	lsls	r3, r3, #17
 800375c:	429a      	cmp	r2, r3
 800375e:	d301      	bcc.n	8003764 <SysTick_Config+0x18>
  {
    return (1UL);                                                   /* Reload value impossible */
 8003760:	2301      	movs	r3, #1
 8003762:	e010      	b.n	8003786 <SysTick_Config+0x3a>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8003764:	4b0a      	ldr	r3, [pc, #40]	; (8003790 <SysTick_Config+0x44>)
 8003766:	687a      	ldr	r2, [r7, #4]
 8003768:	3a01      	subs	r2, #1
 800376a:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800376c:	2301      	movs	r3, #1
 800376e:	425b      	negs	r3, r3
 8003770:	2103      	movs	r1, #3
 8003772:	0018      	movs	r0, r3
 8003774:	f7ff ff7c 	bl	8003670 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8003778:	4b05      	ldr	r3, [pc, #20]	; (8003790 <SysTick_Config+0x44>)
 800377a:	2200      	movs	r2, #0
 800377c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800377e:	4b04      	ldr	r3, [pc, #16]	; (8003790 <SysTick_Config+0x44>)
 8003780:	2207      	movs	r2, #7
 8003782:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8003784:	2300      	movs	r3, #0
}
 8003786:	0018      	movs	r0, r3
 8003788:	46bd      	mov	sp, r7
 800378a:	b002      	add	sp, #8
 800378c:	bd80      	pop	{r7, pc}
 800378e:	46c0      	nop			; (mov r8, r8)
 8003790:	e000e010 	.word	0xe000e010

08003794 <HAL_NVIC_SetPriority>:
  *         with stm32l0xx devices, this parameter is a dummy value and it is ignored, because 
  *         no subpriority supported in Cortex M0+ based products.   
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8003794:	b580      	push	{r7, lr}
 8003796:	b084      	sub	sp, #16
 8003798:	af00      	add	r7, sp, #0
 800379a:	60b9      	str	r1, [r7, #8]
 800379c:	607a      	str	r2, [r7, #4]
 800379e:	210f      	movs	r1, #15
 80037a0:	187b      	adds	r3, r7, r1
 80037a2:	1c02      	adds	r2, r0, #0
 80037a4:	701a      	strb	r2, [r3, #0]
    /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn,PreemptPriority);
 80037a6:	68ba      	ldr	r2, [r7, #8]
 80037a8:	187b      	adds	r3, r7, r1
 80037aa:	781b      	ldrb	r3, [r3, #0]
 80037ac:	b25b      	sxtb	r3, r3
 80037ae:	0011      	movs	r1, r2
 80037b0:	0018      	movs	r0, r3
 80037b2:	f7ff ff5d 	bl	8003670 <__NVIC_SetPriority>
}
 80037b6:	46c0      	nop			; (mov r8, r8)
 80037b8:	46bd      	mov	sp, r7
 80037ba:	b004      	add	sp, #16
 80037bc:	bd80      	pop	{r7, pc}

080037be <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80037be:	b580      	push	{r7, lr}
 80037c0:	b082      	sub	sp, #8
 80037c2:	af00      	add	r7, sp, #0
 80037c4:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80037c6:	687b      	ldr	r3, [r7, #4]
 80037c8:	0018      	movs	r0, r3
 80037ca:	f7ff ffbf 	bl	800374c <SysTick_Config>
 80037ce:	0003      	movs	r3, r0
}
 80037d0:	0018      	movs	r0, r3
 80037d2:	46bd      	mov	sp, r7
 80037d4:	b002      	add	sp, #8
 80037d6:	bd80      	pop	{r7, pc}

080037d8 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *                    the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80037d8:	b580      	push	{r7, lr}
 80037da:	b086      	sub	sp, #24
 80037dc:	af00      	add	r7, sp, #0
 80037de:	6078      	str	r0, [r7, #4]
 80037e0:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 80037e2:	2300      	movs	r3, #0
 80037e4:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 80037e6:	2300      	movs	r3, #0
 80037e8:	60fb      	str	r3, [r7, #12]
  uint32_t temp = 0x00U;
 80037ea:	2300      	movs	r3, #0
 80037ec:	613b      	str	r3, [r7, #16]
  /* Check the parameters */
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PIN_AVAILABLE(GPIOx, (GPIO_Init->Pin)));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0)
 80037ee:	e14f      	b.n	8003a90 <HAL_GPIO_Init+0x2b8>
  {
    /* Get the IO position */
    iocurrent = (GPIO_Init->Pin) & (1U << position);
 80037f0:	683b      	ldr	r3, [r7, #0]
 80037f2:	681b      	ldr	r3, [r3, #0]
 80037f4:	2101      	movs	r1, #1
 80037f6:	697a      	ldr	r2, [r7, #20]
 80037f8:	4091      	lsls	r1, r2
 80037fa:	000a      	movs	r2, r1
 80037fc:	4013      	ands	r3, r2
 80037fe:	60fb      	str	r3, [r7, #12]

    if (iocurrent)
 8003800:	68fb      	ldr	r3, [r7, #12]
 8003802:	2b00      	cmp	r3, #0
 8003804:	d100      	bne.n	8003808 <HAL_GPIO_Init+0x30>
 8003806:	e140      	b.n	8003a8a <HAL_GPIO_Init+0x2b2>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8003808:	683b      	ldr	r3, [r7, #0]
 800380a:	685b      	ldr	r3, [r3, #4]
 800380c:	2203      	movs	r2, #3
 800380e:	4013      	ands	r3, r2
 8003810:	2b01      	cmp	r3, #1
 8003812:	d005      	beq.n	8003820 <HAL_GPIO_Init+0x48>
          ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8003814:	683b      	ldr	r3, [r7, #0]
 8003816:	685b      	ldr	r3, [r3, #4]
 8003818:	2203      	movs	r2, #3
 800381a:	4013      	ands	r3, r2
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 800381c:	2b02      	cmp	r3, #2
 800381e:	d130      	bne.n	8003882 <HAL_GPIO_Init+0xaa>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8003820:	687b      	ldr	r3, [r7, #4]
 8003822:	689b      	ldr	r3, [r3, #8]
 8003824:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEED0 << (position * 2U));
 8003826:	697b      	ldr	r3, [r7, #20]
 8003828:	005b      	lsls	r3, r3, #1
 800382a:	2203      	movs	r2, #3
 800382c:	409a      	lsls	r2, r3
 800382e:	0013      	movs	r3, r2
 8003830:	43da      	mvns	r2, r3
 8003832:	693b      	ldr	r3, [r7, #16]
 8003834:	4013      	ands	r3, r2
 8003836:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8003838:	683b      	ldr	r3, [r7, #0]
 800383a:	68da      	ldr	r2, [r3, #12]
 800383c:	697b      	ldr	r3, [r7, #20]
 800383e:	005b      	lsls	r3, r3, #1
 8003840:	409a      	lsls	r2, r3
 8003842:	0013      	movs	r3, r2
 8003844:	693a      	ldr	r2, [r7, #16]
 8003846:	4313      	orrs	r3, r2
 8003848:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 800384a:	687b      	ldr	r3, [r7, #4]
 800384c:	693a      	ldr	r2, [r7, #16]
 800384e:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8003850:	687b      	ldr	r3, [r7, #4]
 8003852:	685b      	ldr	r3, [r3, #4]
 8003854:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8003856:	2201      	movs	r2, #1
 8003858:	697b      	ldr	r3, [r7, #20]
 800385a:	409a      	lsls	r2, r3
 800385c:	0013      	movs	r3, r2
 800385e:	43da      	mvns	r2, r3
 8003860:	693b      	ldr	r3, [r7, #16]
 8003862:	4013      	ands	r3, r2
 8003864:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8003866:	683b      	ldr	r3, [r7, #0]
 8003868:	685b      	ldr	r3, [r3, #4]
 800386a:	091b      	lsrs	r3, r3, #4
 800386c:	2201      	movs	r2, #1
 800386e:	401a      	ands	r2, r3
 8003870:	697b      	ldr	r3, [r7, #20]
 8003872:	409a      	lsls	r2, r3
 8003874:	0013      	movs	r3, r2
 8003876:	693a      	ldr	r2, [r7, #16]
 8003878:	4313      	orrs	r3, r2
 800387a:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 800387c:	687b      	ldr	r3, [r7, #4]
 800387e:	693a      	ldr	r2, [r7, #16]
 8003880:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8003882:	683b      	ldr	r3, [r7, #0]
 8003884:	685b      	ldr	r3, [r3, #4]
 8003886:	2203      	movs	r2, #3
 8003888:	4013      	ands	r3, r2
 800388a:	2b03      	cmp	r3, #3
 800388c:	d017      	beq.n	80038be <HAL_GPIO_Init+0xe6>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 800388e:	687b      	ldr	r3, [r7, #4]
 8003890:	68db      	ldr	r3, [r3, #12]
 8003892:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8003894:	697b      	ldr	r3, [r7, #20]
 8003896:	005b      	lsls	r3, r3, #1
 8003898:	2203      	movs	r2, #3
 800389a:	409a      	lsls	r2, r3
 800389c:	0013      	movs	r3, r2
 800389e:	43da      	mvns	r2, r3
 80038a0:	693b      	ldr	r3, [r7, #16]
 80038a2:	4013      	ands	r3, r2
 80038a4:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80038a6:	683b      	ldr	r3, [r7, #0]
 80038a8:	689a      	ldr	r2, [r3, #8]
 80038aa:	697b      	ldr	r3, [r7, #20]
 80038ac:	005b      	lsls	r3, r3, #1
 80038ae:	409a      	lsls	r2, r3
 80038b0:	0013      	movs	r3, r2
 80038b2:	693a      	ldr	r2, [r7, #16]
 80038b4:	4313      	orrs	r3, r2
 80038b6:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 80038b8:	687b      	ldr	r3, [r7, #4]
 80038ba:	693a      	ldr	r2, [r7, #16]
 80038bc:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80038be:	683b      	ldr	r3, [r7, #0]
 80038c0:	685b      	ldr	r3, [r3, #4]
 80038c2:	2203      	movs	r2, #3
 80038c4:	4013      	ands	r3, r2
 80038c6:	2b02      	cmp	r3, #2
 80038c8:	d123      	bne.n	8003912 <HAL_GPIO_Init+0x13a>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80038ca:	697b      	ldr	r3, [r7, #20]
 80038cc:	08da      	lsrs	r2, r3, #3
 80038ce:	687b      	ldr	r3, [r7, #4]
 80038d0:	3208      	adds	r2, #8
 80038d2:	0092      	lsls	r2, r2, #2
 80038d4:	58d3      	ldr	r3, [r2, r3]
 80038d6:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFUL << ((uint32_t)(position & 0x07UL) * 4U));
 80038d8:	697b      	ldr	r3, [r7, #20]
 80038da:	2207      	movs	r2, #7
 80038dc:	4013      	ands	r3, r2
 80038de:	009b      	lsls	r3, r3, #2
 80038e0:	220f      	movs	r2, #15
 80038e2:	409a      	lsls	r2, r3
 80038e4:	0013      	movs	r3, r2
 80038e6:	43da      	mvns	r2, r3
 80038e8:	693b      	ldr	r3, [r7, #16]
 80038ea:	4013      	ands	r3, r2
 80038ec:	613b      	str	r3, [r7, #16]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07U) * 4U));
 80038ee:	683b      	ldr	r3, [r7, #0]
 80038f0:	691a      	ldr	r2, [r3, #16]
 80038f2:	697b      	ldr	r3, [r7, #20]
 80038f4:	2107      	movs	r1, #7
 80038f6:	400b      	ands	r3, r1
 80038f8:	009b      	lsls	r3, r3, #2
 80038fa:	409a      	lsls	r2, r3
 80038fc:	0013      	movs	r3, r2
 80038fe:	693a      	ldr	r2, [r7, #16]
 8003900:	4313      	orrs	r3, r2
 8003902:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 8003904:	697b      	ldr	r3, [r7, #20]
 8003906:	08da      	lsrs	r2, r3, #3
 8003908:	687b      	ldr	r3, [r7, #4]
 800390a:	3208      	adds	r2, #8
 800390c:	0092      	lsls	r2, r2, #2
 800390e:	6939      	ldr	r1, [r7, #16]
 8003910:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8003912:	687b      	ldr	r3, [r7, #4]
 8003914:	681b      	ldr	r3, [r3, #0]
 8003916:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8003918:	697b      	ldr	r3, [r7, #20]
 800391a:	005b      	lsls	r3, r3, #1
 800391c:	2203      	movs	r2, #3
 800391e:	409a      	lsls	r2, r3
 8003920:	0013      	movs	r3, r2
 8003922:	43da      	mvns	r2, r3
 8003924:	693b      	ldr	r3, [r7, #16]
 8003926:	4013      	ands	r3, r2
 8003928:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800392a:	683b      	ldr	r3, [r7, #0]
 800392c:	685b      	ldr	r3, [r3, #4]
 800392e:	2203      	movs	r2, #3
 8003930:	401a      	ands	r2, r3
 8003932:	697b      	ldr	r3, [r7, #20]
 8003934:	005b      	lsls	r3, r3, #1
 8003936:	409a      	lsls	r2, r3
 8003938:	0013      	movs	r3, r2
 800393a:	693a      	ldr	r2, [r7, #16]
 800393c:	4313      	orrs	r3, r2
 800393e:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8003940:	687b      	ldr	r3, [r7, #4]
 8003942:	693a      	ldr	r2, [r7, #16]
 8003944:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8003946:	683b      	ldr	r3, [r7, #0]
 8003948:	685a      	ldr	r2, [r3, #4]
 800394a:	23c0      	movs	r3, #192	; 0xc0
 800394c:	029b      	lsls	r3, r3, #10
 800394e:	4013      	ands	r3, r2
 8003950:	d100      	bne.n	8003954 <HAL_GPIO_Init+0x17c>
 8003952:	e09a      	b.n	8003a8a <HAL_GPIO_Init+0x2b2>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003954:	4b54      	ldr	r3, [pc, #336]	; (8003aa8 <HAL_GPIO_Init+0x2d0>)
 8003956:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8003958:	4b53      	ldr	r3, [pc, #332]	; (8003aa8 <HAL_GPIO_Init+0x2d0>)
 800395a:	2101      	movs	r1, #1
 800395c:	430a      	orrs	r2, r1
 800395e:	635a      	str	r2, [r3, #52]	; 0x34

        temp = SYSCFG->EXTICR[position >> 2U];
 8003960:	4a52      	ldr	r2, [pc, #328]	; (8003aac <HAL_GPIO_Init+0x2d4>)
 8003962:	697b      	ldr	r3, [r7, #20]
 8003964:	089b      	lsrs	r3, r3, #2
 8003966:	3302      	adds	r3, #2
 8003968:	009b      	lsls	r3, r3, #2
 800396a:	589b      	ldr	r3, [r3, r2]
 800396c:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, (0x0FUL) << (4U * (position & 0x03U)));
 800396e:	697b      	ldr	r3, [r7, #20]
 8003970:	2203      	movs	r2, #3
 8003972:	4013      	ands	r3, r2
 8003974:	009b      	lsls	r3, r3, #2
 8003976:	220f      	movs	r2, #15
 8003978:	409a      	lsls	r2, r3
 800397a:	0013      	movs	r3, r2
 800397c:	43da      	mvns	r2, r3
 800397e:	693b      	ldr	r3, [r7, #16]
 8003980:	4013      	ands	r3, r2
 8003982:	613b      	str	r3, [r7, #16]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03U)));
 8003984:	687a      	ldr	r2, [r7, #4]
 8003986:	23a0      	movs	r3, #160	; 0xa0
 8003988:	05db      	lsls	r3, r3, #23
 800398a:	429a      	cmp	r2, r3
 800398c:	d019      	beq.n	80039c2 <HAL_GPIO_Init+0x1ea>
 800398e:	687b      	ldr	r3, [r7, #4]
 8003990:	4a47      	ldr	r2, [pc, #284]	; (8003ab0 <HAL_GPIO_Init+0x2d8>)
 8003992:	4293      	cmp	r3, r2
 8003994:	d013      	beq.n	80039be <HAL_GPIO_Init+0x1e6>
 8003996:	687b      	ldr	r3, [r7, #4]
 8003998:	4a46      	ldr	r2, [pc, #280]	; (8003ab4 <HAL_GPIO_Init+0x2dc>)
 800399a:	4293      	cmp	r3, r2
 800399c:	d00d      	beq.n	80039ba <HAL_GPIO_Init+0x1e2>
 800399e:	687b      	ldr	r3, [r7, #4]
 80039a0:	4a45      	ldr	r2, [pc, #276]	; (8003ab8 <HAL_GPIO_Init+0x2e0>)
 80039a2:	4293      	cmp	r3, r2
 80039a4:	d007      	beq.n	80039b6 <HAL_GPIO_Init+0x1de>
 80039a6:	687b      	ldr	r3, [r7, #4]
 80039a8:	4a44      	ldr	r2, [pc, #272]	; (8003abc <HAL_GPIO_Init+0x2e4>)
 80039aa:	4293      	cmp	r3, r2
 80039ac:	d101      	bne.n	80039b2 <HAL_GPIO_Init+0x1da>
 80039ae:	2305      	movs	r3, #5
 80039b0:	e008      	b.n	80039c4 <HAL_GPIO_Init+0x1ec>
 80039b2:	2306      	movs	r3, #6
 80039b4:	e006      	b.n	80039c4 <HAL_GPIO_Init+0x1ec>
 80039b6:	2303      	movs	r3, #3
 80039b8:	e004      	b.n	80039c4 <HAL_GPIO_Init+0x1ec>
 80039ba:	2302      	movs	r3, #2
 80039bc:	e002      	b.n	80039c4 <HAL_GPIO_Init+0x1ec>
 80039be:	2301      	movs	r3, #1
 80039c0:	e000      	b.n	80039c4 <HAL_GPIO_Init+0x1ec>
 80039c2:	2300      	movs	r3, #0
 80039c4:	697a      	ldr	r2, [r7, #20]
 80039c6:	2103      	movs	r1, #3
 80039c8:	400a      	ands	r2, r1
 80039ca:	0092      	lsls	r2, r2, #2
 80039cc:	4093      	lsls	r3, r2
 80039ce:	693a      	ldr	r2, [r7, #16]
 80039d0:	4313      	orrs	r3, r2
 80039d2:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80039d4:	4935      	ldr	r1, [pc, #212]	; (8003aac <HAL_GPIO_Init+0x2d4>)
 80039d6:	697b      	ldr	r3, [r7, #20]
 80039d8:	089b      	lsrs	r3, r3, #2
 80039da:	3302      	adds	r3, #2
 80039dc:	009b      	lsls	r3, r3, #2
 80039de:	693a      	ldr	r2, [r7, #16]
 80039e0:	505a      	str	r2, [r3, r1]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80039e2:	4b37      	ldr	r3, [pc, #220]	; (8003ac0 <HAL_GPIO_Init+0x2e8>)
 80039e4:	689b      	ldr	r3, [r3, #8]
 80039e6:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 80039e8:	68fb      	ldr	r3, [r7, #12]
 80039ea:	43da      	mvns	r2, r3
 80039ec:	693b      	ldr	r3, [r7, #16]
 80039ee:	4013      	ands	r3, r2
 80039f0:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80039f2:	683b      	ldr	r3, [r7, #0]
 80039f4:	685a      	ldr	r2, [r3, #4]
 80039f6:	2380      	movs	r3, #128	; 0x80
 80039f8:	035b      	lsls	r3, r3, #13
 80039fa:	4013      	ands	r3, r2
 80039fc:	d003      	beq.n	8003a06 <HAL_GPIO_Init+0x22e>
        {
          temp |= iocurrent;
 80039fe:	693a      	ldr	r2, [r7, #16]
 8003a00:	68fb      	ldr	r3, [r7, #12]
 8003a02:	4313      	orrs	r3, r2
 8003a04:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 8003a06:	4b2e      	ldr	r3, [pc, #184]	; (8003ac0 <HAL_GPIO_Init+0x2e8>)
 8003a08:	693a      	ldr	r2, [r7, #16]
 8003a0a:	609a      	str	r2, [r3, #8]

        temp = EXTI->FTSR;
 8003a0c:	4b2c      	ldr	r3, [pc, #176]	; (8003ac0 <HAL_GPIO_Init+0x2e8>)
 8003a0e:	68db      	ldr	r3, [r3, #12]
 8003a10:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 8003a12:	68fb      	ldr	r3, [r7, #12]
 8003a14:	43da      	mvns	r2, r3
 8003a16:	693b      	ldr	r3, [r7, #16]
 8003a18:	4013      	ands	r3, r2
 8003a1a:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8003a1c:	683b      	ldr	r3, [r7, #0]
 8003a1e:	685a      	ldr	r2, [r3, #4]
 8003a20:	2380      	movs	r3, #128	; 0x80
 8003a22:	039b      	lsls	r3, r3, #14
 8003a24:	4013      	ands	r3, r2
 8003a26:	d003      	beq.n	8003a30 <HAL_GPIO_Init+0x258>
        {
          temp |= iocurrent;
 8003a28:	693a      	ldr	r2, [r7, #16]
 8003a2a:	68fb      	ldr	r3, [r7, #12]
 8003a2c:	4313      	orrs	r3, r2
 8003a2e:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 8003a30:	4b23      	ldr	r3, [pc, #140]	; (8003ac0 <HAL_GPIO_Init+0x2e8>)
 8003a32:	693a      	ldr	r2, [r7, #16]
 8003a34:	60da      	str	r2, [r3, #12]

        temp = EXTI->EMR;
 8003a36:	4b22      	ldr	r3, [pc, #136]	; (8003ac0 <HAL_GPIO_Init+0x2e8>)
 8003a38:	685b      	ldr	r3, [r3, #4]
 8003a3a:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 8003a3c:	68fb      	ldr	r3, [r7, #12]
 8003a3e:	43da      	mvns	r2, r3
 8003a40:	693b      	ldr	r3, [r7, #16]
 8003a42:	4013      	ands	r3, r2
 8003a44:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8003a46:	683b      	ldr	r3, [r7, #0]
 8003a48:	685a      	ldr	r2, [r3, #4]
 8003a4a:	2380      	movs	r3, #128	; 0x80
 8003a4c:	029b      	lsls	r3, r3, #10
 8003a4e:	4013      	ands	r3, r2
 8003a50:	d003      	beq.n	8003a5a <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 8003a52:	693a      	ldr	r2, [r7, #16]
 8003a54:	68fb      	ldr	r3, [r7, #12]
 8003a56:	4313      	orrs	r3, r2
 8003a58:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 8003a5a:	4b19      	ldr	r3, [pc, #100]	; (8003ac0 <HAL_GPIO_Init+0x2e8>)
 8003a5c:	693a      	ldr	r2, [r7, #16]
 8003a5e:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8003a60:	4b17      	ldr	r3, [pc, #92]	; (8003ac0 <HAL_GPIO_Init+0x2e8>)
 8003a62:	681b      	ldr	r3, [r3, #0]
 8003a64:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 8003a66:	68fb      	ldr	r3, [r7, #12]
 8003a68:	43da      	mvns	r2, r3
 8003a6a:	693b      	ldr	r3, [r7, #16]
 8003a6c:	4013      	ands	r3, r2
 8003a6e:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8003a70:	683b      	ldr	r3, [r7, #0]
 8003a72:	685a      	ldr	r2, [r3, #4]
 8003a74:	2380      	movs	r3, #128	; 0x80
 8003a76:	025b      	lsls	r3, r3, #9
 8003a78:	4013      	ands	r3, r2
 8003a7a:	d003      	beq.n	8003a84 <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 8003a7c:	693a      	ldr	r2, [r7, #16]
 8003a7e:	68fb      	ldr	r3, [r7, #12]
 8003a80:	4313      	orrs	r3, r2
 8003a82:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 8003a84:	4b0e      	ldr	r3, [pc, #56]	; (8003ac0 <HAL_GPIO_Init+0x2e8>)
 8003a86:	693a      	ldr	r2, [r7, #16]
 8003a88:	601a      	str	r2, [r3, #0]
      }
    }
    position++;
 8003a8a:	697b      	ldr	r3, [r7, #20]
 8003a8c:	3301      	adds	r3, #1
 8003a8e:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0)
 8003a90:	683b      	ldr	r3, [r7, #0]
 8003a92:	681a      	ldr	r2, [r3, #0]
 8003a94:	697b      	ldr	r3, [r7, #20]
 8003a96:	40da      	lsrs	r2, r3
 8003a98:	1e13      	subs	r3, r2, #0
 8003a9a:	d000      	beq.n	8003a9e <HAL_GPIO_Init+0x2c6>
 8003a9c:	e6a8      	b.n	80037f0 <HAL_GPIO_Init+0x18>
  }
}
 8003a9e:	46c0      	nop			; (mov r8, r8)
 8003aa0:	46c0      	nop			; (mov r8, r8)
 8003aa2:	46bd      	mov	sp, r7
 8003aa4:	b006      	add	sp, #24
 8003aa6:	bd80      	pop	{r7, pc}
 8003aa8:	40021000 	.word	0x40021000
 8003aac:	40010000 	.word	0x40010000
 8003ab0:	50000400 	.word	0x50000400
 8003ab4:	50000800 	.word	0x50000800
 8003ab8:	50000c00 	.word	0x50000c00
 8003abc:	50001c00 	.word	0x50001c00
 8003ac0:	40010400 	.word	0x40010400

08003ac4 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8003ac4:	b580      	push	{r7, lr}
 8003ac6:	b082      	sub	sp, #8
 8003ac8:	af00      	add	r7, sp, #0
 8003aca:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8003acc:	687b      	ldr	r3, [r7, #4]
 8003ace:	2b00      	cmp	r3, #0
 8003ad0:	d101      	bne.n	8003ad6 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8003ad2:	2301      	movs	r3, #1
 8003ad4:	e082      	b.n	8003bdc <HAL_I2C_Init+0x118>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8003ad6:	687b      	ldr	r3, [r7, #4]
 8003ad8:	2241      	movs	r2, #65	; 0x41
 8003ada:	5c9b      	ldrb	r3, [r3, r2]
 8003adc:	b2db      	uxtb	r3, r3
 8003ade:	2b00      	cmp	r3, #0
 8003ae0:	d107      	bne.n	8003af2 <HAL_I2C_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8003ae2:	687b      	ldr	r3, [r7, #4]
 8003ae4:	2240      	movs	r2, #64	; 0x40
 8003ae6:	2100      	movs	r1, #0
 8003ae8:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8003aea:	687b      	ldr	r3, [r7, #4]
 8003aec:	0018      	movs	r0, r3
 8003aee:	f7ff fa89 	bl	8003004 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8003af2:	687b      	ldr	r3, [r7, #4]
 8003af4:	2241      	movs	r2, #65	; 0x41
 8003af6:	2124      	movs	r1, #36	; 0x24
 8003af8:	5499      	strb	r1, [r3, r2]

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8003afa:	687b      	ldr	r3, [r7, #4]
 8003afc:	681b      	ldr	r3, [r3, #0]
 8003afe:	681a      	ldr	r2, [r3, #0]
 8003b00:	687b      	ldr	r3, [r7, #4]
 8003b02:	681b      	ldr	r3, [r3, #0]
 8003b04:	2101      	movs	r1, #1
 8003b06:	438a      	bics	r2, r1
 8003b08:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8003b0a:	687b      	ldr	r3, [r7, #4]
 8003b0c:	685a      	ldr	r2, [r3, #4]
 8003b0e:	687b      	ldr	r3, [r7, #4]
 8003b10:	681b      	ldr	r3, [r3, #0]
 8003b12:	4934      	ldr	r1, [pc, #208]	; (8003be4 <HAL_I2C_Init+0x120>)
 8003b14:	400a      	ands	r2, r1
 8003b16:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8003b18:	687b      	ldr	r3, [r7, #4]
 8003b1a:	681b      	ldr	r3, [r3, #0]
 8003b1c:	689a      	ldr	r2, [r3, #8]
 8003b1e:	687b      	ldr	r3, [r7, #4]
 8003b20:	681b      	ldr	r3, [r3, #0]
 8003b22:	4931      	ldr	r1, [pc, #196]	; (8003be8 <HAL_I2C_Init+0x124>)
 8003b24:	400a      	ands	r2, r1
 8003b26:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8003b28:	687b      	ldr	r3, [r7, #4]
 8003b2a:	68db      	ldr	r3, [r3, #12]
 8003b2c:	2b01      	cmp	r3, #1
 8003b2e:	d108      	bne.n	8003b42 <HAL_I2C_Init+0x7e>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8003b30:	687b      	ldr	r3, [r7, #4]
 8003b32:	689a      	ldr	r2, [r3, #8]
 8003b34:	687b      	ldr	r3, [r7, #4]
 8003b36:	681b      	ldr	r3, [r3, #0]
 8003b38:	2180      	movs	r1, #128	; 0x80
 8003b3a:	0209      	lsls	r1, r1, #8
 8003b3c:	430a      	orrs	r2, r1
 8003b3e:	609a      	str	r2, [r3, #8]
 8003b40:	e007      	b.n	8003b52 <HAL_I2C_Init+0x8e>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8003b42:	687b      	ldr	r3, [r7, #4]
 8003b44:	689a      	ldr	r2, [r3, #8]
 8003b46:	687b      	ldr	r3, [r7, #4]
 8003b48:	681b      	ldr	r3, [r3, #0]
 8003b4a:	2184      	movs	r1, #132	; 0x84
 8003b4c:	0209      	lsls	r1, r1, #8
 8003b4e:	430a      	orrs	r2, r1
 8003b50:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8003b52:	687b      	ldr	r3, [r7, #4]
 8003b54:	68db      	ldr	r3, [r3, #12]
 8003b56:	2b02      	cmp	r3, #2
 8003b58:	d104      	bne.n	8003b64 <HAL_I2C_Init+0xa0>
  {
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 8003b5a:	687b      	ldr	r3, [r7, #4]
 8003b5c:	681b      	ldr	r3, [r3, #0]
 8003b5e:	2280      	movs	r2, #128	; 0x80
 8003b60:	0112      	lsls	r2, r2, #4
 8003b62:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8003b64:	687b      	ldr	r3, [r7, #4]
 8003b66:	681b      	ldr	r3, [r3, #0]
 8003b68:	685a      	ldr	r2, [r3, #4]
 8003b6a:	687b      	ldr	r3, [r7, #4]
 8003b6c:	681b      	ldr	r3, [r3, #0]
 8003b6e:	491f      	ldr	r1, [pc, #124]	; (8003bec <HAL_I2C_Init+0x128>)
 8003b70:	430a      	orrs	r2, r1
 8003b72:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8003b74:	687b      	ldr	r3, [r7, #4]
 8003b76:	681b      	ldr	r3, [r3, #0]
 8003b78:	68da      	ldr	r2, [r3, #12]
 8003b7a:	687b      	ldr	r3, [r7, #4]
 8003b7c:	681b      	ldr	r3, [r3, #0]
 8003b7e:	491a      	ldr	r1, [pc, #104]	; (8003be8 <HAL_I2C_Init+0x124>)
 8003b80:	400a      	ands	r2, r1
 8003b82:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8003b84:	687b      	ldr	r3, [r7, #4]
 8003b86:	691a      	ldr	r2, [r3, #16]
 8003b88:	687b      	ldr	r3, [r7, #4]
 8003b8a:	695b      	ldr	r3, [r3, #20]
 8003b8c:	431a      	orrs	r2, r3
 8003b8e:	0011      	movs	r1, r2
                          (hi2c->Init.OwnAddress2Masks << 8));
 8003b90:	687b      	ldr	r3, [r7, #4]
 8003b92:	699b      	ldr	r3, [r3, #24]
 8003b94:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8003b96:	687b      	ldr	r3, [r7, #4]
 8003b98:	681b      	ldr	r3, [r3, #0]
 8003b9a:	430a      	orrs	r2, r1
 8003b9c:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8003b9e:	687b      	ldr	r3, [r7, #4]
 8003ba0:	69d9      	ldr	r1, [r3, #28]
 8003ba2:	687b      	ldr	r3, [r7, #4]
 8003ba4:	6a1a      	ldr	r2, [r3, #32]
 8003ba6:	687b      	ldr	r3, [r7, #4]
 8003ba8:	681b      	ldr	r3, [r3, #0]
 8003baa:	430a      	orrs	r2, r1
 8003bac:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8003bae:	687b      	ldr	r3, [r7, #4]
 8003bb0:	681b      	ldr	r3, [r3, #0]
 8003bb2:	681a      	ldr	r2, [r3, #0]
 8003bb4:	687b      	ldr	r3, [r7, #4]
 8003bb6:	681b      	ldr	r3, [r3, #0]
 8003bb8:	2101      	movs	r1, #1
 8003bba:	430a      	orrs	r2, r1
 8003bbc:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003bbe:	687b      	ldr	r3, [r7, #4]
 8003bc0:	2200      	movs	r2, #0
 8003bc2:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8003bc4:	687b      	ldr	r3, [r7, #4]
 8003bc6:	2241      	movs	r2, #65	; 0x41
 8003bc8:	2120      	movs	r1, #32
 8003bca:	5499      	strb	r1, [r3, r2]
  hi2c->PreviousState = I2C_STATE_NONE;
 8003bcc:	687b      	ldr	r3, [r7, #4]
 8003bce:	2200      	movs	r2, #0
 8003bd0:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8003bd2:	687b      	ldr	r3, [r7, #4]
 8003bd4:	2242      	movs	r2, #66	; 0x42
 8003bd6:	2100      	movs	r1, #0
 8003bd8:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8003bda:	2300      	movs	r3, #0
}
 8003bdc:	0018      	movs	r0, r3
 8003bde:	46bd      	mov	sp, r7
 8003be0:	b002      	add	sp, #8
 8003be2:	bd80      	pop	{r7, pc}
 8003be4:	f0ffffff 	.word	0xf0ffffff
 8003be8:	ffff7fff 	.word	0xffff7fff
 8003bec:	02008000 	.word	0x02008000

08003bf0 <HAL_I2C_Master_Transmit>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                          uint16_t Size, uint32_t Timeout)
{
 8003bf0:	b590      	push	{r4, r7, lr}
 8003bf2:	b089      	sub	sp, #36	; 0x24
 8003bf4:	af02      	add	r7, sp, #8
 8003bf6:	60f8      	str	r0, [r7, #12]
 8003bf8:	0008      	movs	r0, r1
 8003bfa:	607a      	str	r2, [r7, #4]
 8003bfc:	0019      	movs	r1, r3
 8003bfe:	230a      	movs	r3, #10
 8003c00:	18fb      	adds	r3, r7, r3
 8003c02:	1c02      	adds	r2, r0, #0
 8003c04:	801a      	strh	r2, [r3, #0]
 8003c06:	2308      	movs	r3, #8
 8003c08:	18fb      	adds	r3, r7, r3
 8003c0a:	1c0a      	adds	r2, r1, #0
 8003c0c:	801a      	strh	r2, [r3, #0]
  uint32_t tickstart;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003c0e:	68fb      	ldr	r3, [r7, #12]
 8003c10:	2241      	movs	r2, #65	; 0x41
 8003c12:	5c9b      	ldrb	r3, [r3, r2]
 8003c14:	b2db      	uxtb	r3, r3
 8003c16:	2b20      	cmp	r3, #32
 8003c18:	d000      	beq.n	8003c1c <HAL_I2C_Master_Transmit+0x2c>
 8003c1a:	e0e7      	b.n	8003dec <HAL_I2C_Master_Transmit+0x1fc>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003c1c:	68fb      	ldr	r3, [r7, #12]
 8003c1e:	2240      	movs	r2, #64	; 0x40
 8003c20:	5c9b      	ldrb	r3, [r3, r2]
 8003c22:	2b01      	cmp	r3, #1
 8003c24:	d101      	bne.n	8003c2a <HAL_I2C_Master_Transmit+0x3a>
 8003c26:	2302      	movs	r3, #2
 8003c28:	e0e1      	b.n	8003dee <HAL_I2C_Master_Transmit+0x1fe>
 8003c2a:	68fb      	ldr	r3, [r7, #12]
 8003c2c:	2240      	movs	r2, #64	; 0x40
 8003c2e:	2101      	movs	r1, #1
 8003c30:	5499      	strb	r1, [r3, r2]

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8003c32:	f7ff fcef 	bl	8003614 <HAL_GetTick>
 8003c36:	0003      	movs	r3, r0
 8003c38:	617b      	str	r3, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8003c3a:	2380      	movs	r3, #128	; 0x80
 8003c3c:	0219      	lsls	r1, r3, #8
 8003c3e:	68f8      	ldr	r0, [r7, #12]
 8003c40:	697b      	ldr	r3, [r7, #20]
 8003c42:	9300      	str	r3, [sp, #0]
 8003c44:	2319      	movs	r3, #25
 8003c46:	2201      	movs	r2, #1
 8003c48:	f000 fa04 	bl	8004054 <I2C_WaitOnFlagUntilTimeout>
 8003c4c:	1e03      	subs	r3, r0, #0
 8003c4e:	d001      	beq.n	8003c54 <HAL_I2C_Master_Transmit+0x64>
    {
      return HAL_ERROR;
 8003c50:	2301      	movs	r3, #1
 8003c52:	e0cc      	b.n	8003dee <HAL_I2C_Master_Transmit+0x1fe>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8003c54:	68fb      	ldr	r3, [r7, #12]
 8003c56:	2241      	movs	r2, #65	; 0x41
 8003c58:	2121      	movs	r1, #33	; 0x21
 8003c5a:	5499      	strb	r1, [r3, r2]
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 8003c5c:	68fb      	ldr	r3, [r7, #12]
 8003c5e:	2242      	movs	r2, #66	; 0x42
 8003c60:	2110      	movs	r1, #16
 8003c62:	5499      	strb	r1, [r3, r2]
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003c64:	68fb      	ldr	r3, [r7, #12]
 8003c66:	2200      	movs	r2, #0
 8003c68:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8003c6a:	68fb      	ldr	r3, [r7, #12]
 8003c6c:	687a      	ldr	r2, [r7, #4]
 8003c6e:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 8003c70:	68fb      	ldr	r3, [r7, #12]
 8003c72:	2208      	movs	r2, #8
 8003c74:	18ba      	adds	r2, r7, r2
 8003c76:	8812      	ldrh	r2, [r2, #0]
 8003c78:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 8003c7a:	68fb      	ldr	r3, [r7, #12]
 8003c7c:	2200      	movs	r2, #0
 8003c7e:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8003c80:	68fb      	ldr	r3, [r7, #12]
 8003c82:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003c84:	b29b      	uxth	r3, r3
 8003c86:	2bff      	cmp	r3, #255	; 0xff
 8003c88:	d911      	bls.n	8003cae <HAL_I2C_Master_Transmit+0xbe>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8003c8a:	68fb      	ldr	r3, [r7, #12]
 8003c8c:	22ff      	movs	r2, #255	; 0xff
 8003c8e:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8003c90:	68fb      	ldr	r3, [r7, #12]
 8003c92:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003c94:	b2da      	uxtb	r2, r3
 8003c96:	2380      	movs	r3, #128	; 0x80
 8003c98:	045c      	lsls	r4, r3, #17
 8003c9a:	230a      	movs	r3, #10
 8003c9c:	18fb      	adds	r3, r7, r3
 8003c9e:	8819      	ldrh	r1, [r3, #0]
 8003ca0:	68f8      	ldr	r0, [r7, #12]
 8003ca2:	4b55      	ldr	r3, [pc, #340]	; (8003df8 <HAL_I2C_Master_Transmit+0x208>)
 8003ca4:	9300      	str	r3, [sp, #0]
 8003ca6:	0023      	movs	r3, r4
 8003ca8:	f000 fc2e 	bl	8004508 <I2C_TransferConfig>
 8003cac:	e075      	b.n	8003d9a <HAL_I2C_Master_Transmit+0x1aa>
                         I2C_GENERATE_START_WRITE);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8003cae:	68fb      	ldr	r3, [r7, #12]
 8003cb0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003cb2:	b29a      	uxth	r2, r3
 8003cb4:	68fb      	ldr	r3, [r7, #12]
 8003cb6:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8003cb8:	68fb      	ldr	r3, [r7, #12]
 8003cba:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003cbc:	b2da      	uxtb	r2, r3
 8003cbe:	2380      	movs	r3, #128	; 0x80
 8003cc0:	049c      	lsls	r4, r3, #18
 8003cc2:	230a      	movs	r3, #10
 8003cc4:	18fb      	adds	r3, r7, r3
 8003cc6:	8819      	ldrh	r1, [r3, #0]
 8003cc8:	68f8      	ldr	r0, [r7, #12]
 8003cca:	4b4b      	ldr	r3, [pc, #300]	; (8003df8 <HAL_I2C_Master_Transmit+0x208>)
 8003ccc:	9300      	str	r3, [sp, #0]
 8003cce:	0023      	movs	r3, r4
 8003cd0:	f000 fc1a 	bl	8004508 <I2C_TransferConfig>
                         I2C_GENERATE_START_WRITE);
    }

    while (hi2c->XferCount > 0U)
 8003cd4:	e061      	b.n	8003d9a <HAL_I2C_Master_Transmit+0x1aa>
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003cd6:	697a      	ldr	r2, [r7, #20]
 8003cd8:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8003cda:	68fb      	ldr	r3, [r7, #12]
 8003cdc:	0018      	movs	r0, r3
 8003cde:	f000 fa07 	bl	80040f0 <I2C_WaitOnTXISFlagUntilTimeout>
 8003ce2:	1e03      	subs	r3, r0, #0
 8003ce4:	d001      	beq.n	8003cea <HAL_I2C_Master_Transmit+0xfa>
      {
        return HAL_ERROR;
 8003ce6:	2301      	movs	r3, #1
 8003ce8:	e081      	b.n	8003dee <HAL_I2C_Master_Transmit+0x1fe>
      }
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8003cea:	68fb      	ldr	r3, [r7, #12]
 8003cec:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003cee:	781a      	ldrb	r2, [r3, #0]
 8003cf0:	68fb      	ldr	r3, [r7, #12]
 8003cf2:	681b      	ldr	r3, [r3, #0]
 8003cf4:	629a      	str	r2, [r3, #40]	; 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8003cf6:	68fb      	ldr	r3, [r7, #12]
 8003cf8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003cfa:	1c5a      	adds	r2, r3, #1
 8003cfc:	68fb      	ldr	r3, [r7, #12]
 8003cfe:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferCount--;
 8003d00:	68fb      	ldr	r3, [r7, #12]
 8003d02:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003d04:	b29b      	uxth	r3, r3
 8003d06:	3b01      	subs	r3, #1
 8003d08:	b29a      	uxth	r2, r3
 8003d0a:	68fb      	ldr	r3, [r7, #12]
 8003d0c:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 8003d0e:	68fb      	ldr	r3, [r7, #12]
 8003d10:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003d12:	3b01      	subs	r3, #1
 8003d14:	b29a      	uxth	r2, r3
 8003d16:	68fb      	ldr	r3, [r7, #12]
 8003d18:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8003d1a:	68fb      	ldr	r3, [r7, #12]
 8003d1c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003d1e:	b29b      	uxth	r3, r3
 8003d20:	2b00      	cmp	r3, #0
 8003d22:	d03a      	beq.n	8003d9a <HAL_I2C_Master_Transmit+0x1aa>
 8003d24:	68fb      	ldr	r3, [r7, #12]
 8003d26:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003d28:	2b00      	cmp	r3, #0
 8003d2a:	d136      	bne.n	8003d9a <HAL_I2C_Master_Transmit+0x1aa>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8003d2c:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8003d2e:	68f8      	ldr	r0, [r7, #12]
 8003d30:	697b      	ldr	r3, [r7, #20]
 8003d32:	9300      	str	r3, [sp, #0]
 8003d34:	0013      	movs	r3, r2
 8003d36:	2200      	movs	r2, #0
 8003d38:	2180      	movs	r1, #128	; 0x80
 8003d3a:	f000 f98b 	bl	8004054 <I2C_WaitOnFlagUntilTimeout>
 8003d3e:	1e03      	subs	r3, r0, #0
 8003d40:	d001      	beq.n	8003d46 <HAL_I2C_Master_Transmit+0x156>
        {
          return HAL_ERROR;
 8003d42:	2301      	movs	r3, #1
 8003d44:	e053      	b.n	8003dee <HAL_I2C_Master_Transmit+0x1fe>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8003d46:	68fb      	ldr	r3, [r7, #12]
 8003d48:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003d4a:	b29b      	uxth	r3, r3
 8003d4c:	2bff      	cmp	r3, #255	; 0xff
 8003d4e:	d911      	bls.n	8003d74 <HAL_I2C_Master_Transmit+0x184>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8003d50:	68fb      	ldr	r3, [r7, #12]
 8003d52:	22ff      	movs	r2, #255	; 0xff
 8003d54:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8003d56:	68fb      	ldr	r3, [r7, #12]
 8003d58:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003d5a:	b2da      	uxtb	r2, r3
 8003d5c:	2380      	movs	r3, #128	; 0x80
 8003d5e:	045c      	lsls	r4, r3, #17
 8003d60:	230a      	movs	r3, #10
 8003d62:	18fb      	adds	r3, r7, r3
 8003d64:	8819      	ldrh	r1, [r3, #0]
 8003d66:	68f8      	ldr	r0, [r7, #12]
 8003d68:	2300      	movs	r3, #0
 8003d6a:	9300      	str	r3, [sp, #0]
 8003d6c:	0023      	movs	r3, r4
 8003d6e:	f000 fbcb 	bl	8004508 <I2C_TransferConfig>
 8003d72:	e012      	b.n	8003d9a <HAL_I2C_Master_Transmit+0x1aa>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8003d74:	68fb      	ldr	r3, [r7, #12]
 8003d76:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003d78:	b29a      	uxth	r2, r3
 8003d7a:	68fb      	ldr	r3, [r7, #12]
 8003d7c:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8003d7e:	68fb      	ldr	r3, [r7, #12]
 8003d80:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003d82:	b2da      	uxtb	r2, r3
 8003d84:	2380      	movs	r3, #128	; 0x80
 8003d86:	049c      	lsls	r4, r3, #18
 8003d88:	230a      	movs	r3, #10
 8003d8a:	18fb      	adds	r3, r7, r3
 8003d8c:	8819      	ldrh	r1, [r3, #0]
 8003d8e:	68f8      	ldr	r0, [r7, #12]
 8003d90:	2300      	movs	r3, #0
 8003d92:	9300      	str	r3, [sp, #0]
 8003d94:	0023      	movs	r3, r4
 8003d96:	f000 fbb7 	bl	8004508 <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 8003d9a:	68fb      	ldr	r3, [r7, #12]
 8003d9c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003d9e:	b29b      	uxth	r3, r3
 8003da0:	2b00      	cmp	r3, #0
 8003da2:	d198      	bne.n	8003cd6 <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003da4:	697a      	ldr	r2, [r7, #20]
 8003da6:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8003da8:	68fb      	ldr	r3, [r7, #12]
 8003daa:	0018      	movs	r0, r3
 8003dac:	f000 f9e6 	bl	800417c <I2C_WaitOnSTOPFlagUntilTimeout>
 8003db0:	1e03      	subs	r3, r0, #0
 8003db2:	d001      	beq.n	8003db8 <HAL_I2C_Master_Transmit+0x1c8>
    {
      return HAL_ERROR;
 8003db4:	2301      	movs	r3, #1
 8003db6:	e01a      	b.n	8003dee <HAL_I2C_Master_Transmit+0x1fe>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8003db8:	68fb      	ldr	r3, [r7, #12]
 8003dba:	681b      	ldr	r3, [r3, #0]
 8003dbc:	2220      	movs	r2, #32
 8003dbe:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8003dc0:	68fb      	ldr	r3, [r7, #12]
 8003dc2:	681b      	ldr	r3, [r3, #0]
 8003dc4:	685a      	ldr	r2, [r3, #4]
 8003dc6:	68fb      	ldr	r3, [r7, #12]
 8003dc8:	681b      	ldr	r3, [r3, #0]
 8003dca:	490c      	ldr	r1, [pc, #48]	; (8003dfc <HAL_I2C_Master_Transmit+0x20c>)
 8003dcc:	400a      	ands	r2, r1
 8003dce:	605a      	str	r2, [r3, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8003dd0:	68fb      	ldr	r3, [r7, #12]
 8003dd2:	2241      	movs	r2, #65	; 0x41
 8003dd4:	2120      	movs	r1, #32
 8003dd6:	5499      	strb	r1, [r3, r2]
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8003dd8:	68fb      	ldr	r3, [r7, #12]
 8003dda:	2242      	movs	r2, #66	; 0x42
 8003ddc:	2100      	movs	r1, #0
 8003dde:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003de0:	68fb      	ldr	r3, [r7, #12]
 8003de2:	2240      	movs	r2, #64	; 0x40
 8003de4:	2100      	movs	r1, #0
 8003de6:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 8003de8:	2300      	movs	r3, #0
 8003dea:	e000      	b.n	8003dee <HAL_I2C_Master_Transmit+0x1fe>
  }
  else
  {
    return HAL_BUSY;
 8003dec:	2302      	movs	r3, #2
  }
}
 8003dee:	0018      	movs	r0, r3
 8003df0:	46bd      	mov	sp, r7
 8003df2:	b007      	add	sp, #28
 8003df4:	bd90      	pop	{r4, r7, pc}
 8003df6:	46c0      	nop			; (mov r8, r8)
 8003df8:	80002000 	.word	0x80002000
 8003dfc:	fe00e800 	.word	0xfe00e800

08003e00 <HAL_I2C_Master_Receive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                         uint16_t Size, uint32_t Timeout)
{
 8003e00:	b590      	push	{r4, r7, lr}
 8003e02:	b089      	sub	sp, #36	; 0x24
 8003e04:	af02      	add	r7, sp, #8
 8003e06:	60f8      	str	r0, [r7, #12]
 8003e08:	0008      	movs	r0, r1
 8003e0a:	607a      	str	r2, [r7, #4]
 8003e0c:	0019      	movs	r1, r3
 8003e0e:	230a      	movs	r3, #10
 8003e10:	18fb      	adds	r3, r7, r3
 8003e12:	1c02      	adds	r2, r0, #0
 8003e14:	801a      	strh	r2, [r3, #0]
 8003e16:	2308      	movs	r3, #8
 8003e18:	18fb      	adds	r3, r7, r3
 8003e1a:	1c0a      	adds	r2, r1, #0
 8003e1c:	801a      	strh	r2, [r3, #0]
  uint32_t tickstart;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003e1e:	68fb      	ldr	r3, [r7, #12]
 8003e20:	2241      	movs	r2, #65	; 0x41
 8003e22:	5c9b      	ldrb	r3, [r3, r2]
 8003e24:	b2db      	uxtb	r3, r3
 8003e26:	2b20      	cmp	r3, #32
 8003e28:	d000      	beq.n	8003e2c <HAL_I2C_Master_Receive+0x2c>
 8003e2a:	e0e8      	b.n	8003ffe <HAL_I2C_Master_Receive+0x1fe>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003e2c:	68fb      	ldr	r3, [r7, #12]
 8003e2e:	2240      	movs	r2, #64	; 0x40
 8003e30:	5c9b      	ldrb	r3, [r3, r2]
 8003e32:	2b01      	cmp	r3, #1
 8003e34:	d101      	bne.n	8003e3a <HAL_I2C_Master_Receive+0x3a>
 8003e36:	2302      	movs	r3, #2
 8003e38:	e0e2      	b.n	8004000 <HAL_I2C_Master_Receive+0x200>
 8003e3a:	68fb      	ldr	r3, [r7, #12]
 8003e3c:	2240      	movs	r2, #64	; 0x40
 8003e3e:	2101      	movs	r1, #1
 8003e40:	5499      	strb	r1, [r3, r2]

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8003e42:	f7ff fbe7 	bl	8003614 <HAL_GetTick>
 8003e46:	0003      	movs	r3, r0
 8003e48:	617b      	str	r3, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8003e4a:	2380      	movs	r3, #128	; 0x80
 8003e4c:	0219      	lsls	r1, r3, #8
 8003e4e:	68f8      	ldr	r0, [r7, #12]
 8003e50:	697b      	ldr	r3, [r7, #20]
 8003e52:	9300      	str	r3, [sp, #0]
 8003e54:	2319      	movs	r3, #25
 8003e56:	2201      	movs	r2, #1
 8003e58:	f000 f8fc 	bl	8004054 <I2C_WaitOnFlagUntilTimeout>
 8003e5c:	1e03      	subs	r3, r0, #0
 8003e5e:	d001      	beq.n	8003e64 <HAL_I2C_Master_Receive+0x64>
    {
      return HAL_ERROR;
 8003e60:	2301      	movs	r3, #1
 8003e62:	e0cd      	b.n	8004000 <HAL_I2C_Master_Receive+0x200>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8003e64:	68fb      	ldr	r3, [r7, #12]
 8003e66:	2241      	movs	r2, #65	; 0x41
 8003e68:	2122      	movs	r1, #34	; 0x22
 8003e6a:	5499      	strb	r1, [r3, r2]
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 8003e6c:	68fb      	ldr	r3, [r7, #12]
 8003e6e:	2242      	movs	r2, #66	; 0x42
 8003e70:	2110      	movs	r1, #16
 8003e72:	5499      	strb	r1, [r3, r2]
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003e74:	68fb      	ldr	r3, [r7, #12]
 8003e76:	2200      	movs	r2, #0
 8003e78:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8003e7a:	68fb      	ldr	r3, [r7, #12]
 8003e7c:	687a      	ldr	r2, [r7, #4]
 8003e7e:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 8003e80:	68fb      	ldr	r3, [r7, #12]
 8003e82:	2208      	movs	r2, #8
 8003e84:	18ba      	adds	r2, r7, r2
 8003e86:	8812      	ldrh	r2, [r2, #0]
 8003e88:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 8003e8a:	68fb      	ldr	r3, [r7, #12]
 8003e8c:	2200      	movs	r2, #0
 8003e8e:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8003e90:	68fb      	ldr	r3, [r7, #12]
 8003e92:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003e94:	b29b      	uxth	r3, r3
 8003e96:	2bff      	cmp	r3, #255	; 0xff
 8003e98:	d911      	bls.n	8003ebe <HAL_I2C_Master_Receive+0xbe>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8003e9a:	68fb      	ldr	r3, [r7, #12]
 8003e9c:	22ff      	movs	r2, #255	; 0xff
 8003e9e:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8003ea0:	68fb      	ldr	r3, [r7, #12]
 8003ea2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003ea4:	b2da      	uxtb	r2, r3
 8003ea6:	2380      	movs	r3, #128	; 0x80
 8003ea8:	045c      	lsls	r4, r3, #17
 8003eaa:	230a      	movs	r3, #10
 8003eac:	18fb      	adds	r3, r7, r3
 8003eae:	8819      	ldrh	r1, [r3, #0]
 8003eb0:	68f8      	ldr	r0, [r7, #12]
 8003eb2:	4b55      	ldr	r3, [pc, #340]	; (8004008 <HAL_I2C_Master_Receive+0x208>)
 8003eb4:	9300      	str	r3, [sp, #0]
 8003eb6:	0023      	movs	r3, r4
 8003eb8:	f000 fb26 	bl	8004508 <I2C_TransferConfig>
 8003ebc:	e076      	b.n	8003fac <HAL_I2C_Master_Receive+0x1ac>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8003ebe:	68fb      	ldr	r3, [r7, #12]
 8003ec0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003ec2:	b29a      	uxth	r2, r3
 8003ec4:	68fb      	ldr	r3, [r7, #12]
 8003ec6:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8003ec8:	68fb      	ldr	r3, [r7, #12]
 8003eca:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003ecc:	b2da      	uxtb	r2, r3
 8003ece:	2380      	movs	r3, #128	; 0x80
 8003ed0:	049c      	lsls	r4, r3, #18
 8003ed2:	230a      	movs	r3, #10
 8003ed4:	18fb      	adds	r3, r7, r3
 8003ed6:	8819      	ldrh	r1, [r3, #0]
 8003ed8:	68f8      	ldr	r0, [r7, #12]
 8003eda:	4b4b      	ldr	r3, [pc, #300]	; (8004008 <HAL_I2C_Master_Receive+0x208>)
 8003edc:	9300      	str	r3, [sp, #0]
 8003ede:	0023      	movs	r3, r4
 8003ee0:	f000 fb12 	bl	8004508 <I2C_TransferConfig>
                         I2C_GENERATE_START_READ);
    }

    while (hi2c->XferCount > 0U)
 8003ee4:	e062      	b.n	8003fac <HAL_I2C_Master_Receive+0x1ac>
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003ee6:	697a      	ldr	r2, [r7, #20]
 8003ee8:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8003eea:	68fb      	ldr	r3, [r7, #12]
 8003eec:	0018      	movs	r0, r3
 8003eee:	f000 f989 	bl	8004204 <I2C_WaitOnRXNEFlagUntilTimeout>
 8003ef2:	1e03      	subs	r3, r0, #0
 8003ef4:	d001      	beq.n	8003efa <HAL_I2C_Master_Receive+0xfa>
      {
        return HAL_ERROR;
 8003ef6:	2301      	movs	r3, #1
 8003ef8:	e082      	b.n	8004000 <HAL_I2C_Master_Receive+0x200>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8003efa:	68fb      	ldr	r3, [r7, #12]
 8003efc:	681b      	ldr	r3, [r3, #0]
 8003efe:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8003f00:	68fb      	ldr	r3, [r7, #12]
 8003f02:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003f04:	b2d2      	uxtb	r2, r2
 8003f06:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8003f08:	68fb      	ldr	r3, [r7, #12]
 8003f0a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003f0c:	1c5a      	adds	r2, r3, #1
 8003f0e:	68fb      	ldr	r3, [r7, #12]
 8003f10:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferSize--;
 8003f12:	68fb      	ldr	r3, [r7, #12]
 8003f14:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003f16:	3b01      	subs	r3, #1
 8003f18:	b29a      	uxth	r2, r3
 8003f1a:	68fb      	ldr	r3, [r7, #12]
 8003f1c:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 8003f1e:	68fb      	ldr	r3, [r7, #12]
 8003f20:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003f22:	b29b      	uxth	r3, r3
 8003f24:	3b01      	subs	r3, #1
 8003f26:	b29a      	uxth	r2, r3
 8003f28:	68fb      	ldr	r3, [r7, #12]
 8003f2a:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8003f2c:	68fb      	ldr	r3, [r7, #12]
 8003f2e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003f30:	b29b      	uxth	r3, r3
 8003f32:	2b00      	cmp	r3, #0
 8003f34:	d03a      	beq.n	8003fac <HAL_I2C_Master_Receive+0x1ac>
 8003f36:	68fb      	ldr	r3, [r7, #12]
 8003f38:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003f3a:	2b00      	cmp	r3, #0
 8003f3c:	d136      	bne.n	8003fac <HAL_I2C_Master_Receive+0x1ac>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8003f3e:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8003f40:	68f8      	ldr	r0, [r7, #12]
 8003f42:	697b      	ldr	r3, [r7, #20]
 8003f44:	9300      	str	r3, [sp, #0]
 8003f46:	0013      	movs	r3, r2
 8003f48:	2200      	movs	r2, #0
 8003f4a:	2180      	movs	r1, #128	; 0x80
 8003f4c:	f000 f882 	bl	8004054 <I2C_WaitOnFlagUntilTimeout>
 8003f50:	1e03      	subs	r3, r0, #0
 8003f52:	d001      	beq.n	8003f58 <HAL_I2C_Master_Receive+0x158>
        {
          return HAL_ERROR;
 8003f54:	2301      	movs	r3, #1
 8003f56:	e053      	b.n	8004000 <HAL_I2C_Master_Receive+0x200>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8003f58:	68fb      	ldr	r3, [r7, #12]
 8003f5a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003f5c:	b29b      	uxth	r3, r3
 8003f5e:	2bff      	cmp	r3, #255	; 0xff
 8003f60:	d911      	bls.n	8003f86 <HAL_I2C_Master_Receive+0x186>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8003f62:	68fb      	ldr	r3, [r7, #12]
 8003f64:	22ff      	movs	r2, #255	; 0xff
 8003f66:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8003f68:	68fb      	ldr	r3, [r7, #12]
 8003f6a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003f6c:	b2da      	uxtb	r2, r3
 8003f6e:	2380      	movs	r3, #128	; 0x80
 8003f70:	045c      	lsls	r4, r3, #17
 8003f72:	230a      	movs	r3, #10
 8003f74:	18fb      	adds	r3, r7, r3
 8003f76:	8819      	ldrh	r1, [r3, #0]
 8003f78:	68f8      	ldr	r0, [r7, #12]
 8003f7a:	2300      	movs	r3, #0
 8003f7c:	9300      	str	r3, [sp, #0]
 8003f7e:	0023      	movs	r3, r4
 8003f80:	f000 fac2 	bl	8004508 <I2C_TransferConfig>
 8003f84:	e012      	b.n	8003fac <HAL_I2C_Master_Receive+0x1ac>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8003f86:	68fb      	ldr	r3, [r7, #12]
 8003f88:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003f8a:	b29a      	uxth	r2, r3
 8003f8c:	68fb      	ldr	r3, [r7, #12]
 8003f8e:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8003f90:	68fb      	ldr	r3, [r7, #12]
 8003f92:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003f94:	b2da      	uxtb	r2, r3
 8003f96:	2380      	movs	r3, #128	; 0x80
 8003f98:	049c      	lsls	r4, r3, #18
 8003f9a:	230a      	movs	r3, #10
 8003f9c:	18fb      	adds	r3, r7, r3
 8003f9e:	8819      	ldrh	r1, [r3, #0]
 8003fa0:	68f8      	ldr	r0, [r7, #12]
 8003fa2:	2300      	movs	r3, #0
 8003fa4:	9300      	str	r3, [sp, #0]
 8003fa6:	0023      	movs	r3, r4
 8003fa8:	f000 faae 	bl	8004508 <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 8003fac:	68fb      	ldr	r3, [r7, #12]
 8003fae:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003fb0:	b29b      	uxth	r3, r3
 8003fb2:	2b00      	cmp	r3, #0
 8003fb4:	d197      	bne.n	8003ee6 <HAL_I2C_Master_Receive+0xe6>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003fb6:	697a      	ldr	r2, [r7, #20]
 8003fb8:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8003fba:	68fb      	ldr	r3, [r7, #12]
 8003fbc:	0018      	movs	r0, r3
 8003fbe:	f000 f8dd 	bl	800417c <I2C_WaitOnSTOPFlagUntilTimeout>
 8003fc2:	1e03      	subs	r3, r0, #0
 8003fc4:	d001      	beq.n	8003fca <HAL_I2C_Master_Receive+0x1ca>
    {
      return HAL_ERROR;
 8003fc6:	2301      	movs	r3, #1
 8003fc8:	e01a      	b.n	8004000 <HAL_I2C_Master_Receive+0x200>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8003fca:	68fb      	ldr	r3, [r7, #12]
 8003fcc:	681b      	ldr	r3, [r3, #0]
 8003fce:	2220      	movs	r2, #32
 8003fd0:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8003fd2:	68fb      	ldr	r3, [r7, #12]
 8003fd4:	681b      	ldr	r3, [r3, #0]
 8003fd6:	685a      	ldr	r2, [r3, #4]
 8003fd8:	68fb      	ldr	r3, [r7, #12]
 8003fda:	681b      	ldr	r3, [r3, #0]
 8003fdc:	490b      	ldr	r1, [pc, #44]	; (800400c <HAL_I2C_Master_Receive+0x20c>)
 8003fde:	400a      	ands	r2, r1
 8003fe0:	605a      	str	r2, [r3, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8003fe2:	68fb      	ldr	r3, [r7, #12]
 8003fe4:	2241      	movs	r2, #65	; 0x41
 8003fe6:	2120      	movs	r1, #32
 8003fe8:	5499      	strb	r1, [r3, r2]
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8003fea:	68fb      	ldr	r3, [r7, #12]
 8003fec:	2242      	movs	r2, #66	; 0x42
 8003fee:	2100      	movs	r1, #0
 8003ff0:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003ff2:	68fb      	ldr	r3, [r7, #12]
 8003ff4:	2240      	movs	r2, #64	; 0x40
 8003ff6:	2100      	movs	r1, #0
 8003ff8:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 8003ffa:	2300      	movs	r3, #0
 8003ffc:	e000      	b.n	8004000 <HAL_I2C_Master_Receive+0x200>
  }
  else
  {
    return HAL_BUSY;
 8003ffe:	2302      	movs	r3, #2
  }
}
 8004000:	0018      	movs	r0, r3
 8004002:	46bd      	mov	sp, r7
 8004004:	b007      	add	sp, #28
 8004006:	bd90      	pop	{r4, r7, pc}
 8004008:	80002400 	.word	0x80002400
 800400c:	fe00e800 	.word	0xfe00e800

08004010 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 8004010:	b580      	push	{r7, lr}
 8004012:	b082      	sub	sp, #8
 8004014:	af00      	add	r7, sp, #0
 8004016:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8004018:	687b      	ldr	r3, [r7, #4]
 800401a:	681b      	ldr	r3, [r3, #0]
 800401c:	699b      	ldr	r3, [r3, #24]
 800401e:	2202      	movs	r2, #2
 8004020:	4013      	ands	r3, r2
 8004022:	2b02      	cmp	r3, #2
 8004024:	d103      	bne.n	800402e <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 8004026:	687b      	ldr	r3, [r7, #4]
 8004028:	681b      	ldr	r3, [r3, #0]
 800402a:	2200      	movs	r2, #0
 800402c:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800402e:	687b      	ldr	r3, [r7, #4]
 8004030:	681b      	ldr	r3, [r3, #0]
 8004032:	699b      	ldr	r3, [r3, #24]
 8004034:	2201      	movs	r2, #1
 8004036:	4013      	ands	r3, r2
 8004038:	2b01      	cmp	r3, #1
 800403a:	d007      	beq.n	800404c <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 800403c:	687b      	ldr	r3, [r7, #4]
 800403e:	681b      	ldr	r3, [r3, #0]
 8004040:	699a      	ldr	r2, [r3, #24]
 8004042:	687b      	ldr	r3, [r7, #4]
 8004044:	681b      	ldr	r3, [r3, #0]
 8004046:	2101      	movs	r1, #1
 8004048:	430a      	orrs	r2, r1
 800404a:	619a      	str	r2, [r3, #24]
  }
}
 800404c:	46c0      	nop			; (mov r8, r8)
 800404e:	46bd      	mov	sp, r7
 8004050:	b002      	add	sp, #8
 8004052:	bd80      	pop	{r7, pc}

08004054 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 8004054:	b580      	push	{r7, lr}
 8004056:	b084      	sub	sp, #16
 8004058:	af00      	add	r7, sp, #0
 800405a:	60f8      	str	r0, [r7, #12]
 800405c:	60b9      	str	r1, [r7, #8]
 800405e:	603b      	str	r3, [r7, #0]
 8004060:	1dfb      	adds	r3, r7, #7
 8004062:	701a      	strb	r2, [r3, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8004064:	e030      	b.n	80040c8 <I2C_WaitOnFlagUntilTimeout+0x74>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004066:	683b      	ldr	r3, [r7, #0]
 8004068:	3301      	adds	r3, #1
 800406a:	d02d      	beq.n	80040c8 <I2C_WaitOnFlagUntilTimeout+0x74>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800406c:	f7ff fad2 	bl	8003614 <HAL_GetTick>
 8004070:	0002      	movs	r2, r0
 8004072:	69bb      	ldr	r3, [r7, #24]
 8004074:	1ad3      	subs	r3, r2, r3
 8004076:	683a      	ldr	r2, [r7, #0]
 8004078:	429a      	cmp	r2, r3
 800407a:	d302      	bcc.n	8004082 <I2C_WaitOnFlagUntilTimeout+0x2e>
 800407c:	683b      	ldr	r3, [r7, #0]
 800407e:	2b00      	cmp	r3, #0
 8004080:	d122      	bne.n	80040c8 <I2C_WaitOnFlagUntilTimeout+0x74>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8004082:	68fb      	ldr	r3, [r7, #12]
 8004084:	681b      	ldr	r3, [r3, #0]
 8004086:	699b      	ldr	r3, [r3, #24]
 8004088:	68ba      	ldr	r2, [r7, #8]
 800408a:	4013      	ands	r3, r2
 800408c:	68ba      	ldr	r2, [r7, #8]
 800408e:	1ad3      	subs	r3, r2, r3
 8004090:	425a      	negs	r2, r3
 8004092:	4153      	adcs	r3, r2
 8004094:	b2db      	uxtb	r3, r3
 8004096:	001a      	movs	r2, r3
 8004098:	1dfb      	adds	r3, r7, #7
 800409a:	781b      	ldrb	r3, [r3, #0]
 800409c:	429a      	cmp	r2, r3
 800409e:	d113      	bne.n	80040c8 <I2C_WaitOnFlagUntilTimeout+0x74>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80040a0:	68fb      	ldr	r3, [r7, #12]
 80040a2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80040a4:	2220      	movs	r2, #32
 80040a6:	431a      	orrs	r2, r3
 80040a8:	68fb      	ldr	r3, [r7, #12]
 80040aa:	645a      	str	r2, [r3, #68]	; 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 80040ac:	68fb      	ldr	r3, [r7, #12]
 80040ae:	2241      	movs	r2, #65	; 0x41
 80040b0:	2120      	movs	r1, #32
 80040b2:	5499      	strb	r1, [r3, r2]
          hi2c->Mode = HAL_I2C_MODE_NONE;
 80040b4:	68fb      	ldr	r3, [r7, #12]
 80040b6:	2242      	movs	r2, #66	; 0x42
 80040b8:	2100      	movs	r1, #0
 80040ba:	5499      	strb	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80040bc:	68fb      	ldr	r3, [r7, #12]
 80040be:	2240      	movs	r2, #64	; 0x40
 80040c0:	2100      	movs	r1, #0
 80040c2:	5499      	strb	r1, [r3, r2]
          return HAL_ERROR;
 80040c4:	2301      	movs	r3, #1
 80040c6:	e00f      	b.n	80040e8 <I2C_WaitOnFlagUntilTimeout+0x94>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80040c8:	68fb      	ldr	r3, [r7, #12]
 80040ca:	681b      	ldr	r3, [r3, #0]
 80040cc:	699b      	ldr	r3, [r3, #24]
 80040ce:	68ba      	ldr	r2, [r7, #8]
 80040d0:	4013      	ands	r3, r2
 80040d2:	68ba      	ldr	r2, [r7, #8]
 80040d4:	1ad3      	subs	r3, r2, r3
 80040d6:	425a      	negs	r2, r3
 80040d8:	4153      	adcs	r3, r2
 80040da:	b2db      	uxtb	r3, r3
 80040dc:	001a      	movs	r2, r3
 80040de:	1dfb      	adds	r3, r7, #7
 80040e0:	781b      	ldrb	r3, [r3, #0]
 80040e2:	429a      	cmp	r2, r3
 80040e4:	d0bf      	beq.n	8004066 <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80040e6:	2300      	movs	r3, #0
}
 80040e8:	0018      	movs	r0, r3
 80040ea:	46bd      	mov	sp, r7
 80040ec:	b004      	add	sp, #16
 80040ee:	bd80      	pop	{r7, pc}

080040f0 <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 80040f0:	b580      	push	{r7, lr}
 80040f2:	b084      	sub	sp, #16
 80040f4:	af00      	add	r7, sp, #0
 80040f6:	60f8      	str	r0, [r7, #12]
 80040f8:	60b9      	str	r1, [r7, #8]
 80040fa:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 80040fc:	e032      	b.n	8004164 <I2C_WaitOnTXISFlagUntilTimeout+0x74>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 80040fe:	687a      	ldr	r2, [r7, #4]
 8004100:	68b9      	ldr	r1, [r7, #8]
 8004102:	68fb      	ldr	r3, [r7, #12]
 8004104:	0018      	movs	r0, r3
 8004106:	f000 f8ff 	bl	8004308 <I2C_IsErrorOccurred>
 800410a:	1e03      	subs	r3, r0, #0
 800410c:	d001      	beq.n	8004112 <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 800410e:	2301      	movs	r3, #1
 8004110:	e030      	b.n	8004174 <I2C_WaitOnTXISFlagUntilTimeout+0x84>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004112:	68bb      	ldr	r3, [r7, #8]
 8004114:	3301      	adds	r3, #1
 8004116:	d025      	beq.n	8004164 <I2C_WaitOnTXISFlagUntilTimeout+0x74>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004118:	f7ff fa7c 	bl	8003614 <HAL_GetTick>
 800411c:	0002      	movs	r2, r0
 800411e:	687b      	ldr	r3, [r7, #4]
 8004120:	1ad3      	subs	r3, r2, r3
 8004122:	68ba      	ldr	r2, [r7, #8]
 8004124:	429a      	cmp	r2, r3
 8004126:	d302      	bcc.n	800412e <I2C_WaitOnTXISFlagUntilTimeout+0x3e>
 8004128:	68bb      	ldr	r3, [r7, #8]
 800412a:	2b00      	cmp	r3, #0
 800412c:	d11a      	bne.n	8004164 <I2C_WaitOnTXISFlagUntilTimeout+0x74>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET))
 800412e:	68fb      	ldr	r3, [r7, #12]
 8004130:	681b      	ldr	r3, [r3, #0]
 8004132:	699b      	ldr	r3, [r3, #24]
 8004134:	2202      	movs	r2, #2
 8004136:	4013      	ands	r3, r2
 8004138:	2b02      	cmp	r3, #2
 800413a:	d013      	beq.n	8004164 <I2C_WaitOnTXISFlagUntilTimeout+0x74>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800413c:	68fb      	ldr	r3, [r7, #12]
 800413e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004140:	2220      	movs	r2, #32
 8004142:	431a      	orrs	r2, r3
 8004144:	68fb      	ldr	r3, [r7, #12]
 8004146:	645a      	str	r2, [r3, #68]	; 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8004148:	68fb      	ldr	r3, [r7, #12]
 800414a:	2241      	movs	r2, #65	; 0x41
 800414c:	2120      	movs	r1, #32
 800414e:	5499      	strb	r1, [r3, r2]
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8004150:	68fb      	ldr	r3, [r7, #12]
 8004152:	2242      	movs	r2, #66	; 0x42
 8004154:	2100      	movs	r1, #0
 8004156:	5499      	strb	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8004158:	68fb      	ldr	r3, [r7, #12]
 800415a:	2240      	movs	r2, #64	; 0x40
 800415c:	2100      	movs	r1, #0
 800415e:	5499      	strb	r1, [r3, r2]

          return HAL_ERROR;
 8004160:	2301      	movs	r3, #1
 8004162:	e007      	b.n	8004174 <I2C_WaitOnTXISFlagUntilTimeout+0x84>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8004164:	68fb      	ldr	r3, [r7, #12]
 8004166:	681b      	ldr	r3, [r3, #0]
 8004168:	699b      	ldr	r3, [r3, #24]
 800416a:	2202      	movs	r2, #2
 800416c:	4013      	ands	r3, r2
 800416e:	2b02      	cmp	r3, #2
 8004170:	d1c5      	bne.n	80040fe <I2C_WaitOnTXISFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8004172:	2300      	movs	r3, #0
}
 8004174:	0018      	movs	r0, r3
 8004176:	46bd      	mov	sp, r7
 8004178:	b004      	add	sp, #16
 800417a:	bd80      	pop	{r7, pc}

0800417c <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 800417c:	b580      	push	{r7, lr}
 800417e:	b084      	sub	sp, #16
 8004180:	af00      	add	r7, sp, #0
 8004182:	60f8      	str	r0, [r7, #12]
 8004184:	60b9      	str	r1, [r7, #8]
 8004186:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8004188:	e02f      	b.n	80041ea <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 800418a:	687a      	ldr	r2, [r7, #4]
 800418c:	68b9      	ldr	r1, [r7, #8]
 800418e:	68fb      	ldr	r3, [r7, #12]
 8004190:	0018      	movs	r0, r3
 8004192:	f000 f8b9 	bl	8004308 <I2C_IsErrorOccurred>
 8004196:	1e03      	subs	r3, r0, #0
 8004198:	d001      	beq.n	800419e <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 800419a:	2301      	movs	r3, #1
 800419c:	e02d      	b.n	80041fa <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800419e:	f7ff fa39 	bl	8003614 <HAL_GetTick>
 80041a2:	0002      	movs	r2, r0
 80041a4:	687b      	ldr	r3, [r7, #4]
 80041a6:	1ad3      	subs	r3, r2, r3
 80041a8:	68ba      	ldr	r2, [r7, #8]
 80041aa:	429a      	cmp	r2, r3
 80041ac:	d302      	bcc.n	80041b4 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 80041ae:	68bb      	ldr	r3, [r7, #8]
 80041b0:	2b00      	cmp	r3, #0
 80041b2:	d11a      	bne.n	80041ea <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET))
 80041b4:	68fb      	ldr	r3, [r7, #12]
 80041b6:	681b      	ldr	r3, [r3, #0]
 80041b8:	699b      	ldr	r3, [r3, #24]
 80041ba:	2220      	movs	r2, #32
 80041bc:	4013      	ands	r3, r2
 80041be:	2b20      	cmp	r3, #32
 80041c0:	d013      	beq.n	80041ea <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80041c2:	68fb      	ldr	r3, [r7, #12]
 80041c4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80041c6:	2220      	movs	r2, #32
 80041c8:	431a      	orrs	r2, r3
 80041ca:	68fb      	ldr	r3, [r7, #12]
 80041cc:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 80041ce:	68fb      	ldr	r3, [r7, #12]
 80041d0:	2241      	movs	r2, #65	; 0x41
 80041d2:	2120      	movs	r1, #32
 80041d4:	5499      	strb	r1, [r3, r2]
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80041d6:	68fb      	ldr	r3, [r7, #12]
 80041d8:	2242      	movs	r2, #66	; 0x42
 80041da:	2100      	movs	r1, #0
 80041dc:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80041de:	68fb      	ldr	r3, [r7, #12]
 80041e0:	2240      	movs	r2, #64	; 0x40
 80041e2:	2100      	movs	r1, #0
 80041e4:	5499      	strb	r1, [r3, r2]

        return HAL_ERROR;
 80041e6:	2301      	movs	r3, #1
 80041e8:	e007      	b.n	80041fa <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80041ea:	68fb      	ldr	r3, [r7, #12]
 80041ec:	681b      	ldr	r3, [r3, #0]
 80041ee:	699b      	ldr	r3, [r3, #24]
 80041f0:	2220      	movs	r2, #32
 80041f2:	4013      	ands	r3, r2
 80041f4:	2b20      	cmp	r3, #32
 80041f6:	d1c8      	bne.n	800418a <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 80041f8:	2300      	movs	r3, #0
}
 80041fa:	0018      	movs	r0, r3
 80041fc:	46bd      	mov	sp, r7
 80041fe:	b004      	add	sp, #16
 8004200:	bd80      	pop	{r7, pc}
	...

08004204 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8004204:	b580      	push	{r7, lr}
 8004206:	b084      	sub	sp, #16
 8004208:	af00      	add	r7, sp, #0
 800420a:	60f8      	str	r0, [r7, #12]
 800420c:	60b9      	str	r1, [r7, #8]
 800420e:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8004210:	e06b      	b.n	80042ea <I2C_WaitOnRXNEFlagUntilTimeout+0xe6>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8004212:	687a      	ldr	r2, [r7, #4]
 8004214:	68b9      	ldr	r1, [r7, #8]
 8004216:	68fb      	ldr	r3, [r7, #12]
 8004218:	0018      	movs	r0, r3
 800421a:	f000 f875 	bl	8004308 <I2C_IsErrorOccurred>
 800421e:	1e03      	subs	r3, r0, #0
 8004220:	d001      	beq.n	8004226 <I2C_WaitOnRXNEFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8004222:	2301      	movs	r3, #1
 8004224:	e069      	b.n	80042fa <I2C_WaitOnRXNEFlagUntilTimeout+0xf6>
    }

    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8004226:	68fb      	ldr	r3, [r7, #12]
 8004228:	681b      	ldr	r3, [r3, #0]
 800422a:	699b      	ldr	r3, [r3, #24]
 800422c:	2220      	movs	r2, #32
 800422e:	4013      	ands	r3, r2
 8004230:	2b20      	cmp	r3, #32
 8004232:	d138      	bne.n	80042a6 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
    {
      /* Check if an RXNE is pending */
      /* Store Last receive data if any */
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET) && (hi2c->XferSize > 0U))
 8004234:	68fb      	ldr	r3, [r7, #12]
 8004236:	681b      	ldr	r3, [r3, #0]
 8004238:	699b      	ldr	r3, [r3, #24]
 800423a:	2204      	movs	r2, #4
 800423c:	4013      	ands	r3, r2
 800423e:	2b04      	cmp	r3, #4
 8004240:	d105      	bne.n	800424e <I2C_WaitOnRXNEFlagUntilTimeout+0x4a>
 8004242:	68fb      	ldr	r3, [r7, #12]
 8004244:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004246:	2b00      	cmp	r3, #0
 8004248:	d001      	beq.n	800424e <I2C_WaitOnRXNEFlagUntilTimeout+0x4a>
      {
        /* Return HAL_OK */
        /* The Reading of data from RXDR will be done in caller function */
        return HAL_OK;
 800424a:	2300      	movs	r3, #0
 800424c:	e055      	b.n	80042fa <I2C_WaitOnRXNEFlagUntilTimeout+0xf6>
      }
      else
      {
        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 800424e:	68fb      	ldr	r3, [r7, #12]
 8004250:	681b      	ldr	r3, [r3, #0]
 8004252:	699b      	ldr	r3, [r3, #24]
 8004254:	2210      	movs	r2, #16
 8004256:	4013      	ands	r3, r2
 8004258:	2b10      	cmp	r3, #16
 800425a:	d107      	bne.n	800426c <I2C_WaitOnRXNEFlagUntilTimeout+0x68>
        {
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800425c:	68fb      	ldr	r3, [r7, #12]
 800425e:	681b      	ldr	r3, [r3, #0]
 8004260:	2210      	movs	r2, #16
 8004262:	61da      	str	r2, [r3, #28]
          hi2c->ErrorCode = HAL_I2C_ERROR_AF;
 8004264:	68fb      	ldr	r3, [r7, #12]
 8004266:	2204      	movs	r2, #4
 8004268:	645a      	str	r2, [r3, #68]	; 0x44
 800426a:	e002      	b.n	8004272 <I2C_WaitOnRXNEFlagUntilTimeout+0x6e>
        }
        else
        {
          hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800426c:	68fb      	ldr	r3, [r7, #12]
 800426e:	2200      	movs	r2, #0
 8004270:	645a      	str	r2, [r3, #68]	; 0x44
        }

        /* Clear STOP Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8004272:	68fb      	ldr	r3, [r7, #12]
 8004274:	681b      	ldr	r3, [r3, #0]
 8004276:	2220      	movs	r2, #32
 8004278:	61da      	str	r2, [r3, #28]

        /* Clear Configuration Register 2 */
        I2C_RESET_CR2(hi2c);
 800427a:	68fb      	ldr	r3, [r7, #12]
 800427c:	681b      	ldr	r3, [r3, #0]
 800427e:	685a      	ldr	r2, [r3, #4]
 8004280:	68fb      	ldr	r3, [r7, #12]
 8004282:	681b      	ldr	r3, [r3, #0]
 8004284:	491f      	ldr	r1, [pc, #124]	; (8004304 <I2C_WaitOnRXNEFlagUntilTimeout+0x100>)
 8004286:	400a      	ands	r2, r1
 8004288:	605a      	str	r2, [r3, #4]

        hi2c->State = HAL_I2C_STATE_READY;
 800428a:	68fb      	ldr	r3, [r7, #12]
 800428c:	2241      	movs	r2, #65	; 0x41
 800428e:	2120      	movs	r1, #32
 8004290:	5499      	strb	r1, [r3, r2]
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8004292:	68fb      	ldr	r3, [r7, #12]
 8004294:	2242      	movs	r2, #66	; 0x42
 8004296:	2100      	movs	r1, #0
 8004298:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800429a:	68fb      	ldr	r3, [r7, #12]
 800429c:	2240      	movs	r2, #64	; 0x40
 800429e:	2100      	movs	r1, #0
 80042a0:	5499      	strb	r1, [r3, r2]

        return HAL_ERROR;
 80042a2:	2301      	movs	r3, #1
 80042a4:	e029      	b.n	80042fa <I2C_WaitOnRXNEFlagUntilTimeout+0xf6>
      }
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80042a6:	f7ff f9b5 	bl	8003614 <HAL_GetTick>
 80042aa:	0002      	movs	r2, r0
 80042ac:	687b      	ldr	r3, [r7, #4]
 80042ae:	1ad3      	subs	r3, r2, r3
 80042b0:	68ba      	ldr	r2, [r7, #8]
 80042b2:	429a      	cmp	r2, r3
 80042b4:	d302      	bcc.n	80042bc <I2C_WaitOnRXNEFlagUntilTimeout+0xb8>
 80042b6:	68bb      	ldr	r3, [r7, #8]
 80042b8:	2b00      	cmp	r3, #0
 80042ba:	d116      	bne.n	80042ea <I2C_WaitOnRXNEFlagUntilTimeout+0xe6>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET))
 80042bc:	68fb      	ldr	r3, [r7, #12]
 80042be:	681b      	ldr	r3, [r3, #0]
 80042c0:	699b      	ldr	r3, [r3, #24]
 80042c2:	2204      	movs	r2, #4
 80042c4:	4013      	ands	r3, r2
 80042c6:	2b04      	cmp	r3, #4
 80042c8:	d00f      	beq.n	80042ea <I2C_WaitOnRXNEFlagUntilTimeout+0xe6>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80042ca:	68fb      	ldr	r3, [r7, #12]
 80042cc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80042ce:	2220      	movs	r2, #32
 80042d0:	431a      	orrs	r2, r3
 80042d2:	68fb      	ldr	r3, [r7, #12]
 80042d4:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 80042d6:	68fb      	ldr	r3, [r7, #12]
 80042d8:	2241      	movs	r2, #65	; 0x41
 80042da:	2120      	movs	r1, #32
 80042dc:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80042de:	68fb      	ldr	r3, [r7, #12]
 80042e0:	2240      	movs	r2, #64	; 0x40
 80042e2:	2100      	movs	r1, #0
 80042e4:	5499      	strb	r1, [r3, r2]

        return HAL_ERROR;
 80042e6:	2301      	movs	r3, #1
 80042e8:	e007      	b.n	80042fa <I2C_WaitOnRXNEFlagUntilTimeout+0xf6>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 80042ea:	68fb      	ldr	r3, [r7, #12]
 80042ec:	681b      	ldr	r3, [r3, #0]
 80042ee:	699b      	ldr	r3, [r3, #24]
 80042f0:	2204      	movs	r2, #4
 80042f2:	4013      	ands	r3, r2
 80042f4:	2b04      	cmp	r3, #4
 80042f6:	d18c      	bne.n	8004212 <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 80042f8:	2300      	movs	r3, #0
}
 80042fa:	0018      	movs	r0, r3
 80042fc:	46bd      	mov	sp, r7
 80042fe:	b004      	add	sp, #16
 8004300:	bd80      	pop	{r7, pc}
 8004302:	46c0      	nop			; (mov r8, r8)
 8004304:	fe00e800 	.word	0xfe00e800

08004308 <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8004308:	b590      	push	{r4, r7, lr}
 800430a:	b08b      	sub	sp, #44	; 0x2c
 800430c:	af00      	add	r7, sp, #0
 800430e:	60f8      	str	r0, [r7, #12]
 8004310:	60b9      	str	r1, [r7, #8]
 8004312:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004314:	2327      	movs	r3, #39	; 0x27
 8004316:	18fb      	adds	r3, r7, r3
 8004318:	2200      	movs	r2, #0
 800431a:	701a      	strb	r2, [r3, #0]
  uint32_t itflag   = hi2c->Instance->ISR;
 800431c:	68fb      	ldr	r3, [r7, #12]
 800431e:	681b      	ldr	r3, [r3, #0]
 8004320:	699b      	ldr	r3, [r3, #24]
 8004322:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 8004324:	2300      	movs	r3, #0
 8004326:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 8004328:	687b      	ldr	r3, [r7, #4]
 800432a:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 800432c:	69bb      	ldr	r3, [r7, #24]
 800432e:	2210      	movs	r2, #16
 8004330:	4013      	ands	r3, r2
 8004332:	d100      	bne.n	8004336 <I2C_IsErrorOccurred+0x2e>
 8004334:	e082      	b.n	800443c <I2C_IsErrorOccurred+0x134>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004336:	68fb      	ldr	r3, [r7, #12]
 8004338:	681b      	ldr	r3, [r3, #0]
 800433a:	2210      	movs	r2, #16
 800433c:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 800433e:	e060      	b.n	8004402 <I2C_IsErrorOccurred+0xfa>
 8004340:	2427      	movs	r4, #39	; 0x27
 8004342:	193b      	adds	r3, r7, r4
 8004344:	193a      	adds	r2, r7, r4
 8004346:	7812      	ldrb	r2, [r2, #0]
 8004348:	701a      	strb	r2, [r3, #0]
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 800434a:	68bb      	ldr	r3, [r7, #8]
 800434c:	3301      	adds	r3, #1
 800434e:	d058      	beq.n	8004402 <I2C_IsErrorOccurred+0xfa>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8004350:	f7ff f960 	bl	8003614 <HAL_GetTick>
 8004354:	0002      	movs	r2, r0
 8004356:	69fb      	ldr	r3, [r7, #28]
 8004358:	1ad3      	subs	r3, r2, r3
 800435a:	68ba      	ldr	r2, [r7, #8]
 800435c:	429a      	cmp	r2, r3
 800435e:	d306      	bcc.n	800436e <I2C_IsErrorOccurred+0x66>
 8004360:	193b      	adds	r3, r7, r4
 8004362:	193a      	adds	r2, r7, r4
 8004364:	7812      	ldrb	r2, [r2, #0]
 8004366:	701a      	strb	r2, [r3, #0]
 8004368:	68bb      	ldr	r3, [r7, #8]
 800436a:	2b00      	cmp	r3, #0
 800436c:	d149      	bne.n	8004402 <I2C_IsErrorOccurred+0xfa>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 800436e:	68fb      	ldr	r3, [r7, #12]
 8004370:	681b      	ldr	r3, [r3, #0]
 8004372:	685a      	ldr	r2, [r3, #4]
 8004374:	2380      	movs	r3, #128	; 0x80
 8004376:	01db      	lsls	r3, r3, #7
 8004378:	4013      	ands	r3, r2
 800437a:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 800437c:	2013      	movs	r0, #19
 800437e:	183b      	adds	r3, r7, r0
 8004380:	68fa      	ldr	r2, [r7, #12]
 8004382:	2142      	movs	r1, #66	; 0x42
 8004384:	5c52      	ldrb	r2, [r2, r1]
 8004386:	701a      	strb	r2, [r3, #0]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 8004388:	68fb      	ldr	r3, [r7, #12]
 800438a:	681b      	ldr	r3, [r3, #0]
 800438c:	699a      	ldr	r2, [r3, #24]
 800438e:	2380      	movs	r3, #128	; 0x80
 8004390:	021b      	lsls	r3, r3, #8
 8004392:	401a      	ands	r2, r3
 8004394:	2380      	movs	r3, #128	; 0x80
 8004396:	021b      	lsls	r3, r3, #8
 8004398:	429a      	cmp	r2, r3
 800439a:	d126      	bne.n	80043ea <I2C_IsErrorOccurred+0xe2>
 800439c:	697a      	ldr	r2, [r7, #20]
 800439e:	2380      	movs	r3, #128	; 0x80
 80043a0:	01db      	lsls	r3, r3, #7
 80043a2:	429a      	cmp	r2, r3
 80043a4:	d021      	beq.n	80043ea <I2C_IsErrorOccurred+0xe2>
              (tmp1 != I2C_CR2_STOP) && \
 80043a6:	183b      	adds	r3, r7, r0
 80043a8:	781b      	ldrb	r3, [r3, #0]
 80043aa:	2b20      	cmp	r3, #32
 80043ac:	d01d      	beq.n	80043ea <I2C_IsErrorOccurred+0xe2>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 80043ae:	68fb      	ldr	r3, [r7, #12]
 80043b0:	681b      	ldr	r3, [r3, #0]
 80043b2:	685a      	ldr	r2, [r3, #4]
 80043b4:	68fb      	ldr	r3, [r7, #12]
 80043b6:	681b      	ldr	r3, [r3, #0]
 80043b8:	2180      	movs	r1, #128	; 0x80
 80043ba:	01c9      	lsls	r1, r1, #7
 80043bc:	430a      	orrs	r2, r1
 80043be:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 80043c0:	f7ff f928 	bl	8003614 <HAL_GetTick>
 80043c4:	0003      	movs	r3, r0
 80043c6:	61fb      	str	r3, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80043c8:	e00f      	b.n	80043ea <I2C_IsErrorOccurred+0xe2>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 80043ca:	f7ff f923 	bl	8003614 <HAL_GetTick>
 80043ce:	0002      	movs	r2, r0
 80043d0:	69fb      	ldr	r3, [r7, #28]
 80043d2:	1ad3      	subs	r3, r2, r3
 80043d4:	2b19      	cmp	r3, #25
 80043d6:	d908      	bls.n	80043ea <I2C_IsErrorOccurred+0xe2>
            {
              error_code |= HAL_I2C_ERROR_TIMEOUT;
 80043d8:	6a3b      	ldr	r3, [r7, #32]
 80043da:	2220      	movs	r2, #32
 80043dc:	4313      	orrs	r3, r2
 80043de:	623b      	str	r3, [r7, #32]

              status = HAL_ERROR;
 80043e0:	2327      	movs	r3, #39	; 0x27
 80043e2:	18fb      	adds	r3, r7, r3
 80043e4:	2201      	movs	r2, #1
 80043e6:	701a      	strb	r2, [r3, #0]

              break;
 80043e8:	e00b      	b.n	8004402 <I2C_IsErrorOccurred+0xfa>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80043ea:	68fb      	ldr	r3, [r7, #12]
 80043ec:	681b      	ldr	r3, [r3, #0]
 80043ee:	699b      	ldr	r3, [r3, #24]
 80043f0:	2220      	movs	r2, #32
 80043f2:	4013      	ands	r3, r2
 80043f4:	2127      	movs	r1, #39	; 0x27
 80043f6:	187a      	adds	r2, r7, r1
 80043f8:	1879      	adds	r1, r7, r1
 80043fa:	7809      	ldrb	r1, [r1, #0]
 80043fc:	7011      	strb	r1, [r2, #0]
 80043fe:	2b20      	cmp	r3, #32
 8004400:	d1e3      	bne.n	80043ca <I2C_IsErrorOccurred+0xc2>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8004402:	68fb      	ldr	r3, [r7, #12]
 8004404:	681b      	ldr	r3, [r3, #0]
 8004406:	699b      	ldr	r3, [r3, #24]
 8004408:	2220      	movs	r2, #32
 800440a:	4013      	ands	r3, r2
 800440c:	2b20      	cmp	r3, #32
 800440e:	d004      	beq.n	800441a <I2C_IsErrorOccurred+0x112>
 8004410:	2327      	movs	r3, #39	; 0x27
 8004412:	18fb      	adds	r3, r7, r3
 8004414:	781b      	ldrb	r3, [r3, #0]
 8004416:	2b00      	cmp	r3, #0
 8004418:	d092      	beq.n	8004340 <I2C_IsErrorOccurred+0x38>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 800441a:	2327      	movs	r3, #39	; 0x27
 800441c:	18fb      	adds	r3, r7, r3
 800441e:	781b      	ldrb	r3, [r3, #0]
 8004420:	2b00      	cmp	r3, #0
 8004422:	d103      	bne.n	800442c <I2C_IsErrorOccurred+0x124>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8004424:	68fb      	ldr	r3, [r7, #12]
 8004426:	681b      	ldr	r3, [r3, #0]
 8004428:	2220      	movs	r2, #32
 800442a:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 800442c:	6a3b      	ldr	r3, [r7, #32]
 800442e:	2204      	movs	r2, #4
 8004430:	4313      	orrs	r3, r2
 8004432:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 8004434:	2327      	movs	r3, #39	; 0x27
 8004436:	18fb      	adds	r3, r7, r3
 8004438:	2201      	movs	r2, #1
 800443a:	701a      	strb	r2, [r3, #0]
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 800443c:	68fb      	ldr	r3, [r7, #12]
 800443e:	681b      	ldr	r3, [r3, #0]
 8004440:	699b      	ldr	r3, [r3, #24]
 8004442:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 8004444:	69ba      	ldr	r2, [r7, #24]
 8004446:	2380      	movs	r3, #128	; 0x80
 8004448:	005b      	lsls	r3, r3, #1
 800444a:	4013      	ands	r3, r2
 800444c:	d00c      	beq.n	8004468 <I2C_IsErrorOccurred+0x160>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 800444e:	6a3b      	ldr	r3, [r7, #32]
 8004450:	2201      	movs	r2, #1
 8004452:	4313      	orrs	r3, r2
 8004454:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8004456:	68fb      	ldr	r3, [r7, #12]
 8004458:	681b      	ldr	r3, [r3, #0]
 800445a:	2280      	movs	r2, #128	; 0x80
 800445c:	0052      	lsls	r2, r2, #1
 800445e:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8004460:	2327      	movs	r3, #39	; 0x27
 8004462:	18fb      	adds	r3, r7, r3
 8004464:	2201      	movs	r2, #1
 8004466:	701a      	strb	r2, [r3, #0]
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 8004468:	69ba      	ldr	r2, [r7, #24]
 800446a:	2380      	movs	r3, #128	; 0x80
 800446c:	00db      	lsls	r3, r3, #3
 800446e:	4013      	ands	r3, r2
 8004470:	d00c      	beq.n	800448c <I2C_IsErrorOccurred+0x184>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 8004472:	6a3b      	ldr	r3, [r7, #32]
 8004474:	2208      	movs	r2, #8
 8004476:	4313      	orrs	r3, r2
 8004478:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 800447a:	68fb      	ldr	r3, [r7, #12]
 800447c:	681b      	ldr	r3, [r3, #0]
 800447e:	2280      	movs	r2, #128	; 0x80
 8004480:	00d2      	lsls	r2, r2, #3
 8004482:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8004484:	2327      	movs	r3, #39	; 0x27
 8004486:	18fb      	adds	r3, r7, r3
 8004488:	2201      	movs	r2, #1
 800448a:	701a      	strb	r2, [r3, #0]
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 800448c:	69ba      	ldr	r2, [r7, #24]
 800448e:	2380      	movs	r3, #128	; 0x80
 8004490:	009b      	lsls	r3, r3, #2
 8004492:	4013      	ands	r3, r2
 8004494:	d00c      	beq.n	80044b0 <I2C_IsErrorOccurred+0x1a8>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 8004496:	6a3b      	ldr	r3, [r7, #32]
 8004498:	2202      	movs	r2, #2
 800449a:	4313      	orrs	r3, r2
 800449c:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 800449e:	68fb      	ldr	r3, [r7, #12]
 80044a0:	681b      	ldr	r3, [r3, #0]
 80044a2:	2280      	movs	r2, #128	; 0x80
 80044a4:	0092      	lsls	r2, r2, #2
 80044a6:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 80044a8:	2327      	movs	r3, #39	; 0x27
 80044aa:	18fb      	adds	r3, r7, r3
 80044ac:	2201      	movs	r2, #1
 80044ae:	701a      	strb	r2, [r3, #0]
  }

  if (status != HAL_OK)
 80044b0:	2327      	movs	r3, #39	; 0x27
 80044b2:	18fb      	adds	r3, r7, r3
 80044b4:	781b      	ldrb	r3, [r3, #0]
 80044b6:	2b00      	cmp	r3, #0
 80044b8:	d01d      	beq.n	80044f6 <I2C_IsErrorOccurred+0x1ee>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 80044ba:	68fb      	ldr	r3, [r7, #12]
 80044bc:	0018      	movs	r0, r3
 80044be:	f7ff fda7 	bl	8004010 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 80044c2:	68fb      	ldr	r3, [r7, #12]
 80044c4:	681b      	ldr	r3, [r3, #0]
 80044c6:	685a      	ldr	r2, [r3, #4]
 80044c8:	68fb      	ldr	r3, [r7, #12]
 80044ca:	681b      	ldr	r3, [r3, #0]
 80044cc:	490d      	ldr	r1, [pc, #52]	; (8004504 <I2C_IsErrorOccurred+0x1fc>)
 80044ce:	400a      	ands	r2, r1
 80044d0:	605a      	str	r2, [r3, #4]

    hi2c->ErrorCode |= error_code;
 80044d2:	68fb      	ldr	r3, [r7, #12]
 80044d4:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80044d6:	6a3b      	ldr	r3, [r7, #32]
 80044d8:	431a      	orrs	r2, r3
 80044da:	68fb      	ldr	r3, [r7, #12]
 80044dc:	645a      	str	r2, [r3, #68]	; 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 80044de:	68fb      	ldr	r3, [r7, #12]
 80044e0:	2241      	movs	r2, #65	; 0x41
 80044e2:	2120      	movs	r1, #32
 80044e4:	5499      	strb	r1, [r3, r2]
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80044e6:	68fb      	ldr	r3, [r7, #12]
 80044e8:	2242      	movs	r2, #66	; 0x42
 80044ea:	2100      	movs	r1, #0
 80044ec:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80044ee:	68fb      	ldr	r3, [r7, #12]
 80044f0:	2240      	movs	r2, #64	; 0x40
 80044f2:	2100      	movs	r1, #0
 80044f4:	5499      	strb	r1, [r3, r2]
  }

  return status;
 80044f6:	2327      	movs	r3, #39	; 0x27
 80044f8:	18fb      	adds	r3, r7, r3
 80044fa:	781b      	ldrb	r3, [r3, #0]
}
 80044fc:	0018      	movs	r0, r3
 80044fe:	46bd      	mov	sp, r7
 8004500:	b00b      	add	sp, #44	; 0x2c
 8004502:	bd90      	pop	{r4, r7, pc}
 8004504:	fe00e800 	.word	0xfe00e800

08004508 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 8004508:	b590      	push	{r4, r7, lr}
 800450a:	b087      	sub	sp, #28
 800450c:	af00      	add	r7, sp, #0
 800450e:	60f8      	str	r0, [r7, #12]
 8004510:	0008      	movs	r0, r1
 8004512:	0011      	movs	r1, r2
 8004514:	607b      	str	r3, [r7, #4]
 8004516:	240a      	movs	r4, #10
 8004518:	193b      	adds	r3, r7, r4
 800451a:	1c02      	adds	r2, r0, #0
 800451c:	801a      	strh	r2, [r3, #0]
 800451e:	2009      	movs	r0, #9
 8004520:	183b      	adds	r3, r7, r0
 8004522:	1c0a      	adds	r2, r1, #0
 8004524:	701a      	strb	r2, [r3, #0]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8004526:	193b      	adds	r3, r7, r4
 8004528:	881b      	ldrh	r3, [r3, #0]
 800452a:	059b      	lsls	r3, r3, #22
 800452c:	0d9a      	lsrs	r2, r3, #22
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 800452e:	183b      	adds	r3, r7, r0
 8004530:	781b      	ldrb	r3, [r3, #0]
 8004532:	0419      	lsls	r1, r3, #16
 8004534:	23ff      	movs	r3, #255	; 0xff
 8004536:	041b      	lsls	r3, r3, #16
 8004538:	400b      	ands	r3, r1
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 800453a:	431a      	orrs	r2, r3
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 800453c:	687b      	ldr	r3, [r7, #4]
 800453e:	431a      	orrs	r2, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8004540:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004542:	4313      	orrs	r3, r2
 8004544:	005b      	lsls	r3, r3, #1
 8004546:	085b      	lsrs	r3, r3, #1
 8004548:	617b      	str	r3, [r7, #20]
                             (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 800454a:	68fb      	ldr	r3, [r7, #12]
 800454c:	681b      	ldr	r3, [r3, #0]
 800454e:	685b      	ldr	r3, [r3, #4]
 8004550:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8004552:	0d51      	lsrs	r1, r2, #21
 8004554:	2280      	movs	r2, #128	; 0x80
 8004556:	00d2      	lsls	r2, r2, #3
 8004558:	400a      	ands	r2, r1
 800455a:	4907      	ldr	r1, [pc, #28]	; (8004578 <I2C_TransferConfig+0x70>)
 800455c:	430a      	orrs	r2, r1
 800455e:	43d2      	mvns	r2, r2
 8004560:	401a      	ands	r2, r3
 8004562:	0011      	movs	r1, r2
 8004564:	68fb      	ldr	r3, [r7, #12]
 8004566:	681b      	ldr	r3, [r3, #0]
 8004568:	697a      	ldr	r2, [r7, #20]
 800456a:	430a      	orrs	r2, r1
 800456c:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 800456e:	46c0      	nop			; (mov r8, r8)
 8004570:	46bd      	mov	sp, r7
 8004572:	b007      	add	sp, #28
 8004574:	bd90      	pop	{r4, r7, pc}
 8004576:	46c0      	nop			; (mov r8, r8)
 8004578:	03ff63ff 	.word	0x03ff63ff

0800457c <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 800457c:	b580      	push	{r7, lr}
 800457e:	b082      	sub	sp, #8
 8004580:	af00      	add	r7, sp, #0
 8004582:	6078      	str	r0, [r7, #4]
 8004584:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004586:	687b      	ldr	r3, [r7, #4]
 8004588:	2241      	movs	r2, #65	; 0x41
 800458a:	5c9b      	ldrb	r3, [r3, r2]
 800458c:	b2db      	uxtb	r3, r3
 800458e:	2b20      	cmp	r3, #32
 8004590:	d138      	bne.n	8004604 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004592:	687b      	ldr	r3, [r7, #4]
 8004594:	2240      	movs	r2, #64	; 0x40
 8004596:	5c9b      	ldrb	r3, [r3, r2]
 8004598:	2b01      	cmp	r3, #1
 800459a:	d101      	bne.n	80045a0 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 800459c:	2302      	movs	r3, #2
 800459e:	e032      	b.n	8004606 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 80045a0:	687b      	ldr	r3, [r7, #4]
 80045a2:	2240      	movs	r2, #64	; 0x40
 80045a4:	2101      	movs	r1, #1
 80045a6:	5499      	strb	r1, [r3, r2]

    hi2c->State = HAL_I2C_STATE_BUSY;
 80045a8:	687b      	ldr	r3, [r7, #4]
 80045aa:	2241      	movs	r2, #65	; 0x41
 80045ac:	2124      	movs	r1, #36	; 0x24
 80045ae:	5499      	strb	r1, [r3, r2]

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 80045b0:	687b      	ldr	r3, [r7, #4]
 80045b2:	681b      	ldr	r3, [r3, #0]
 80045b4:	681a      	ldr	r2, [r3, #0]
 80045b6:	687b      	ldr	r3, [r7, #4]
 80045b8:	681b      	ldr	r3, [r3, #0]
 80045ba:	2101      	movs	r1, #1
 80045bc:	438a      	bics	r2, r1
 80045be:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 80045c0:	687b      	ldr	r3, [r7, #4]
 80045c2:	681b      	ldr	r3, [r3, #0]
 80045c4:	681a      	ldr	r2, [r3, #0]
 80045c6:	687b      	ldr	r3, [r7, #4]
 80045c8:	681b      	ldr	r3, [r3, #0]
 80045ca:	4911      	ldr	r1, [pc, #68]	; (8004610 <HAL_I2CEx_ConfigAnalogFilter+0x94>)
 80045cc:	400a      	ands	r2, r1
 80045ce:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 80045d0:	687b      	ldr	r3, [r7, #4]
 80045d2:	681b      	ldr	r3, [r3, #0]
 80045d4:	6819      	ldr	r1, [r3, #0]
 80045d6:	687b      	ldr	r3, [r7, #4]
 80045d8:	681b      	ldr	r3, [r3, #0]
 80045da:	683a      	ldr	r2, [r7, #0]
 80045dc:	430a      	orrs	r2, r1
 80045de:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 80045e0:	687b      	ldr	r3, [r7, #4]
 80045e2:	681b      	ldr	r3, [r3, #0]
 80045e4:	681a      	ldr	r2, [r3, #0]
 80045e6:	687b      	ldr	r3, [r7, #4]
 80045e8:	681b      	ldr	r3, [r3, #0]
 80045ea:	2101      	movs	r1, #1
 80045ec:	430a      	orrs	r2, r1
 80045ee:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80045f0:	687b      	ldr	r3, [r7, #4]
 80045f2:	2241      	movs	r2, #65	; 0x41
 80045f4:	2120      	movs	r1, #32
 80045f6:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80045f8:	687b      	ldr	r3, [r7, #4]
 80045fa:	2240      	movs	r2, #64	; 0x40
 80045fc:	2100      	movs	r1, #0
 80045fe:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 8004600:	2300      	movs	r3, #0
 8004602:	e000      	b.n	8004606 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8004604:	2302      	movs	r3, #2
  }
}
 8004606:	0018      	movs	r0, r3
 8004608:	46bd      	mov	sp, r7
 800460a:	b002      	add	sp, #8
 800460c:	bd80      	pop	{r7, pc}
 800460e:	46c0      	nop			; (mov r8, r8)
 8004610:	ffffefff 	.word	0xffffefff

08004614 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8004614:	b580      	push	{r7, lr}
 8004616:	b084      	sub	sp, #16
 8004618:	af00      	add	r7, sp, #0
 800461a:	6078      	str	r0, [r7, #4]
 800461c:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800461e:	687b      	ldr	r3, [r7, #4]
 8004620:	2241      	movs	r2, #65	; 0x41
 8004622:	5c9b      	ldrb	r3, [r3, r2]
 8004624:	b2db      	uxtb	r3, r3
 8004626:	2b20      	cmp	r3, #32
 8004628:	d139      	bne.n	800469e <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800462a:	687b      	ldr	r3, [r7, #4]
 800462c:	2240      	movs	r2, #64	; 0x40
 800462e:	5c9b      	ldrb	r3, [r3, r2]
 8004630:	2b01      	cmp	r3, #1
 8004632:	d101      	bne.n	8004638 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8004634:	2302      	movs	r3, #2
 8004636:	e033      	b.n	80046a0 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8004638:	687b      	ldr	r3, [r7, #4]
 800463a:	2240      	movs	r2, #64	; 0x40
 800463c:	2101      	movs	r1, #1
 800463e:	5499      	strb	r1, [r3, r2]

    hi2c->State = HAL_I2C_STATE_BUSY;
 8004640:	687b      	ldr	r3, [r7, #4]
 8004642:	2241      	movs	r2, #65	; 0x41
 8004644:	2124      	movs	r1, #36	; 0x24
 8004646:	5499      	strb	r1, [r3, r2]

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8004648:	687b      	ldr	r3, [r7, #4]
 800464a:	681b      	ldr	r3, [r3, #0]
 800464c:	681a      	ldr	r2, [r3, #0]
 800464e:	687b      	ldr	r3, [r7, #4]
 8004650:	681b      	ldr	r3, [r3, #0]
 8004652:	2101      	movs	r1, #1
 8004654:	438a      	bics	r2, r1
 8004656:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8004658:	687b      	ldr	r3, [r7, #4]
 800465a:	681b      	ldr	r3, [r3, #0]
 800465c:	681b      	ldr	r3, [r3, #0]
 800465e:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8004660:	68fb      	ldr	r3, [r7, #12]
 8004662:	4a11      	ldr	r2, [pc, #68]	; (80046a8 <HAL_I2CEx_ConfigDigitalFilter+0x94>)
 8004664:	4013      	ands	r3, r2
 8004666:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8004668:	683b      	ldr	r3, [r7, #0]
 800466a:	021b      	lsls	r3, r3, #8
 800466c:	68fa      	ldr	r2, [r7, #12]
 800466e:	4313      	orrs	r3, r2
 8004670:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8004672:	687b      	ldr	r3, [r7, #4]
 8004674:	681b      	ldr	r3, [r3, #0]
 8004676:	68fa      	ldr	r2, [r7, #12]
 8004678:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 800467a:	687b      	ldr	r3, [r7, #4]
 800467c:	681b      	ldr	r3, [r3, #0]
 800467e:	681a      	ldr	r2, [r3, #0]
 8004680:	687b      	ldr	r3, [r7, #4]
 8004682:	681b      	ldr	r3, [r3, #0]
 8004684:	2101      	movs	r1, #1
 8004686:	430a      	orrs	r2, r1
 8004688:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800468a:	687b      	ldr	r3, [r7, #4]
 800468c:	2241      	movs	r2, #65	; 0x41
 800468e:	2120      	movs	r1, #32
 8004690:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004692:	687b      	ldr	r3, [r7, #4]
 8004694:	2240      	movs	r2, #64	; 0x40
 8004696:	2100      	movs	r1, #0
 8004698:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 800469a:	2300      	movs	r3, #0
 800469c:	e000      	b.n	80046a0 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 800469e:	2302      	movs	r3, #2
  }
}
 80046a0:	0018      	movs	r0, r3
 80046a2:	46bd      	mov	sp, r7
 80046a4:	b004      	add	sp, #16
 80046a6:	bd80      	pop	{r7, pc}
 80046a8:	fffff0ff 	.word	0xfffff0ff

080046ac <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80046ac:	b5b0      	push	{r4, r5, r7, lr}
 80046ae:	b08a      	sub	sp, #40	; 0x28
 80046b0:	af00      	add	r7, sp, #0
 80046b2:	6078      	str	r0, [r7, #4]
  uint32_t hsi_state;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80046b4:	687b      	ldr	r3, [r7, #4]
 80046b6:	2b00      	cmp	r3, #0
 80046b8:	d102      	bne.n	80046c0 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 80046ba:	2301      	movs	r3, #1
 80046bc:	f000 fbaf 	bl	8004e1e <HAL_RCC_OscConfig+0x772>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 80046c0:	4bcf      	ldr	r3, [pc, #828]	; (8004a00 <HAL_RCC_OscConfig+0x354>)
 80046c2:	68db      	ldr	r3, [r3, #12]
 80046c4:	220c      	movs	r2, #12
 80046c6:	4013      	ands	r3, r2
 80046c8:	623b      	str	r3, [r7, #32]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 80046ca:	4bcd      	ldr	r3, [pc, #820]	; (8004a00 <HAL_RCC_OscConfig+0x354>)
 80046cc:	68da      	ldr	r2, [r3, #12]
 80046ce:	2380      	movs	r3, #128	; 0x80
 80046d0:	025b      	lsls	r3, r3, #9
 80046d2:	4013      	ands	r3, r2
 80046d4:	61fb      	str	r3, [r7, #28]

  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80046d6:	687b      	ldr	r3, [r7, #4]
 80046d8:	681b      	ldr	r3, [r3, #0]
 80046da:	2201      	movs	r2, #1
 80046dc:	4013      	ands	r3, r2
 80046de:	d100      	bne.n	80046e2 <HAL_RCC_OscConfig+0x36>
 80046e0:	e07e      	b.n	80047e0 <HAL_RCC_OscConfig+0x134>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSE)
 80046e2:	6a3b      	ldr	r3, [r7, #32]
 80046e4:	2b08      	cmp	r3, #8
 80046e6:	d007      	beq.n	80046f8 <HAL_RCC_OscConfig+0x4c>
       || ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSE)))
 80046e8:	6a3b      	ldr	r3, [r7, #32]
 80046ea:	2b0c      	cmp	r3, #12
 80046ec:	d112      	bne.n	8004714 <HAL_RCC_OscConfig+0x68>
 80046ee:	69fa      	ldr	r2, [r7, #28]
 80046f0:	2380      	movs	r3, #128	; 0x80
 80046f2:	025b      	lsls	r3, r3, #9
 80046f4:	429a      	cmp	r2, r3
 80046f6:	d10d      	bne.n	8004714 <HAL_RCC_OscConfig+0x68>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80046f8:	4bc1      	ldr	r3, [pc, #772]	; (8004a00 <HAL_RCC_OscConfig+0x354>)
 80046fa:	681a      	ldr	r2, [r3, #0]
 80046fc:	2380      	movs	r3, #128	; 0x80
 80046fe:	029b      	lsls	r3, r3, #10
 8004700:	4013      	ands	r3, r2
 8004702:	d100      	bne.n	8004706 <HAL_RCC_OscConfig+0x5a>
 8004704:	e06b      	b.n	80047de <HAL_RCC_OscConfig+0x132>
 8004706:	687b      	ldr	r3, [r7, #4]
 8004708:	685b      	ldr	r3, [r3, #4]
 800470a:	2b00      	cmp	r3, #0
 800470c:	d167      	bne.n	80047de <HAL_RCC_OscConfig+0x132>
      {
        return HAL_ERROR;
 800470e:	2301      	movs	r3, #1
 8004710:	f000 fb85 	bl	8004e1e <HAL_RCC_OscConfig+0x772>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004714:	687b      	ldr	r3, [r7, #4]
 8004716:	685a      	ldr	r2, [r3, #4]
 8004718:	2380      	movs	r3, #128	; 0x80
 800471a:	025b      	lsls	r3, r3, #9
 800471c:	429a      	cmp	r2, r3
 800471e:	d107      	bne.n	8004730 <HAL_RCC_OscConfig+0x84>
 8004720:	4bb7      	ldr	r3, [pc, #732]	; (8004a00 <HAL_RCC_OscConfig+0x354>)
 8004722:	681a      	ldr	r2, [r3, #0]
 8004724:	4bb6      	ldr	r3, [pc, #728]	; (8004a00 <HAL_RCC_OscConfig+0x354>)
 8004726:	2180      	movs	r1, #128	; 0x80
 8004728:	0249      	lsls	r1, r1, #9
 800472a:	430a      	orrs	r2, r1
 800472c:	601a      	str	r2, [r3, #0]
 800472e:	e027      	b.n	8004780 <HAL_RCC_OscConfig+0xd4>
 8004730:	687b      	ldr	r3, [r7, #4]
 8004732:	685a      	ldr	r2, [r3, #4]
 8004734:	23a0      	movs	r3, #160	; 0xa0
 8004736:	02db      	lsls	r3, r3, #11
 8004738:	429a      	cmp	r2, r3
 800473a:	d10e      	bne.n	800475a <HAL_RCC_OscConfig+0xae>
 800473c:	4bb0      	ldr	r3, [pc, #704]	; (8004a00 <HAL_RCC_OscConfig+0x354>)
 800473e:	681a      	ldr	r2, [r3, #0]
 8004740:	4baf      	ldr	r3, [pc, #700]	; (8004a00 <HAL_RCC_OscConfig+0x354>)
 8004742:	2180      	movs	r1, #128	; 0x80
 8004744:	02c9      	lsls	r1, r1, #11
 8004746:	430a      	orrs	r2, r1
 8004748:	601a      	str	r2, [r3, #0]
 800474a:	4bad      	ldr	r3, [pc, #692]	; (8004a00 <HAL_RCC_OscConfig+0x354>)
 800474c:	681a      	ldr	r2, [r3, #0]
 800474e:	4bac      	ldr	r3, [pc, #688]	; (8004a00 <HAL_RCC_OscConfig+0x354>)
 8004750:	2180      	movs	r1, #128	; 0x80
 8004752:	0249      	lsls	r1, r1, #9
 8004754:	430a      	orrs	r2, r1
 8004756:	601a      	str	r2, [r3, #0]
 8004758:	e012      	b.n	8004780 <HAL_RCC_OscConfig+0xd4>
 800475a:	4ba9      	ldr	r3, [pc, #676]	; (8004a00 <HAL_RCC_OscConfig+0x354>)
 800475c:	681a      	ldr	r2, [r3, #0]
 800475e:	4ba8      	ldr	r3, [pc, #672]	; (8004a00 <HAL_RCC_OscConfig+0x354>)
 8004760:	49a8      	ldr	r1, [pc, #672]	; (8004a04 <HAL_RCC_OscConfig+0x358>)
 8004762:	400a      	ands	r2, r1
 8004764:	601a      	str	r2, [r3, #0]
 8004766:	4ba6      	ldr	r3, [pc, #664]	; (8004a00 <HAL_RCC_OscConfig+0x354>)
 8004768:	681a      	ldr	r2, [r3, #0]
 800476a:	2380      	movs	r3, #128	; 0x80
 800476c:	025b      	lsls	r3, r3, #9
 800476e:	4013      	ands	r3, r2
 8004770:	60fb      	str	r3, [r7, #12]
 8004772:	68fb      	ldr	r3, [r7, #12]
 8004774:	4ba2      	ldr	r3, [pc, #648]	; (8004a00 <HAL_RCC_OscConfig+0x354>)
 8004776:	681a      	ldr	r2, [r3, #0]
 8004778:	4ba1      	ldr	r3, [pc, #644]	; (8004a00 <HAL_RCC_OscConfig+0x354>)
 800477a:	49a3      	ldr	r1, [pc, #652]	; (8004a08 <HAL_RCC_OscConfig+0x35c>)
 800477c:	400a      	ands	r2, r1
 800477e:	601a      	str	r2, [r3, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8004780:	687b      	ldr	r3, [r7, #4]
 8004782:	685b      	ldr	r3, [r3, #4]
 8004784:	2b00      	cmp	r3, #0
 8004786:	d015      	beq.n	80047b4 <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004788:	f7fe ff44 	bl	8003614 <HAL_GetTick>
 800478c:	0003      	movs	r3, r0
 800478e:	61bb      	str	r3, [r7, #24]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8004790:	e009      	b.n	80047a6 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8004792:	f7fe ff3f 	bl	8003614 <HAL_GetTick>
 8004796:	0002      	movs	r2, r0
 8004798:	69bb      	ldr	r3, [r7, #24]
 800479a:	1ad3      	subs	r3, r2, r3
 800479c:	2b64      	cmp	r3, #100	; 0x64
 800479e:	d902      	bls.n	80047a6 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80047a0:	2303      	movs	r3, #3
 80047a2:	f000 fb3c 	bl	8004e1e <HAL_RCC_OscConfig+0x772>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 80047a6:	4b96      	ldr	r3, [pc, #600]	; (8004a00 <HAL_RCC_OscConfig+0x354>)
 80047a8:	681a      	ldr	r2, [r3, #0]
 80047aa:	2380      	movs	r3, #128	; 0x80
 80047ac:	029b      	lsls	r3, r3, #10
 80047ae:	4013      	ands	r3, r2
 80047b0:	d0ef      	beq.n	8004792 <HAL_RCC_OscConfig+0xe6>
 80047b2:	e015      	b.n	80047e0 <HAL_RCC_OscConfig+0x134>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80047b4:	f7fe ff2e 	bl	8003614 <HAL_GetTick>
 80047b8:	0003      	movs	r3, r0
 80047ba:	61bb      	str	r3, [r7, #24]

        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 80047bc:	e008      	b.n	80047d0 <HAL_RCC_OscConfig+0x124>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80047be:	f7fe ff29 	bl	8003614 <HAL_GetTick>
 80047c2:	0002      	movs	r2, r0
 80047c4:	69bb      	ldr	r3, [r7, #24]
 80047c6:	1ad3      	subs	r3, r2, r3
 80047c8:	2b64      	cmp	r3, #100	; 0x64
 80047ca:	d901      	bls.n	80047d0 <HAL_RCC_OscConfig+0x124>
          {
            return HAL_TIMEOUT;
 80047cc:	2303      	movs	r3, #3
 80047ce:	e326      	b.n	8004e1e <HAL_RCC_OscConfig+0x772>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 80047d0:	4b8b      	ldr	r3, [pc, #556]	; (8004a00 <HAL_RCC_OscConfig+0x354>)
 80047d2:	681a      	ldr	r2, [r3, #0]
 80047d4:	2380      	movs	r3, #128	; 0x80
 80047d6:	029b      	lsls	r3, r3, #10
 80047d8:	4013      	ands	r3, r2
 80047da:	d1f0      	bne.n	80047be <HAL_RCC_OscConfig+0x112>
 80047dc:	e000      	b.n	80047e0 <HAL_RCC_OscConfig+0x134>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80047de:	46c0      	nop			; (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80047e0:	687b      	ldr	r3, [r7, #4]
 80047e2:	681b      	ldr	r3, [r3, #0]
 80047e4:	2202      	movs	r2, #2
 80047e6:	4013      	ands	r3, r2
 80047e8:	d100      	bne.n	80047ec <HAL_RCC_OscConfig+0x140>
 80047ea:	e08b      	b.n	8004904 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    hsi_state = RCC_OscInitStruct->HSIState;
 80047ec:	687b      	ldr	r3, [r7, #4]
 80047ee:	68db      	ldr	r3, [r3, #12]
 80047f0:	617b      	str	r3, [r7, #20]
      hsi_state &= ~RCC_CR_HSIOUTEN;
    }
#endif

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSI)
 80047f2:	6a3b      	ldr	r3, [r7, #32]
 80047f4:	2b04      	cmp	r3, #4
 80047f6:	d005      	beq.n	8004804 <HAL_RCC_OscConfig+0x158>
       || ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSI)))
 80047f8:	6a3b      	ldr	r3, [r7, #32]
 80047fa:	2b0c      	cmp	r3, #12
 80047fc:	d13e      	bne.n	800487c <HAL_RCC_OscConfig+0x1d0>
 80047fe:	69fb      	ldr	r3, [r7, #28]
 8004800:	2b00      	cmp	r3, #0
 8004802:	d13b      	bne.n	800487c <HAL_RCC_OscConfig+0x1d0>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (hsi_state == RCC_HSI_OFF))
 8004804:	4b7e      	ldr	r3, [pc, #504]	; (8004a00 <HAL_RCC_OscConfig+0x354>)
 8004806:	681b      	ldr	r3, [r3, #0]
 8004808:	2204      	movs	r2, #4
 800480a:	4013      	ands	r3, r2
 800480c:	d004      	beq.n	8004818 <HAL_RCC_OscConfig+0x16c>
 800480e:	697b      	ldr	r3, [r7, #20]
 8004810:	2b00      	cmp	r3, #0
 8004812:	d101      	bne.n	8004818 <HAL_RCC_OscConfig+0x16c>
      {
        return HAL_ERROR;
 8004814:	2301      	movs	r3, #1
 8004816:	e302      	b.n	8004e1e <HAL_RCC_OscConfig+0x772>
      }
      /* Otherwise, just the calibration and HSI or HSIdiv4 are allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004818:	4b79      	ldr	r3, [pc, #484]	; (8004a00 <HAL_RCC_OscConfig+0x354>)
 800481a:	685b      	ldr	r3, [r3, #4]
 800481c:	4a7b      	ldr	r2, [pc, #492]	; (8004a0c <HAL_RCC_OscConfig+0x360>)
 800481e:	4013      	ands	r3, r2
 8004820:	0019      	movs	r1, r3
 8004822:	687b      	ldr	r3, [r7, #4]
 8004824:	691b      	ldr	r3, [r3, #16]
 8004826:	021a      	lsls	r2, r3, #8
 8004828:	4b75      	ldr	r3, [pc, #468]	; (8004a00 <HAL_RCC_OscConfig+0x354>)
 800482a:	430a      	orrs	r2, r1
 800482c:	605a      	str	r2, [r3, #4]

        /* Enable the Internal High Speed oscillator (HSI or HSIdiv4) */
        __HAL_RCC_HSI_CONFIG(hsi_state);
 800482e:	4b74      	ldr	r3, [pc, #464]	; (8004a00 <HAL_RCC_OscConfig+0x354>)
 8004830:	681b      	ldr	r3, [r3, #0]
 8004832:	2209      	movs	r2, #9
 8004834:	4393      	bics	r3, r2
 8004836:	0019      	movs	r1, r3
 8004838:	4b71      	ldr	r3, [pc, #452]	; (8004a00 <HAL_RCC_OscConfig+0x354>)
 800483a:	697a      	ldr	r2, [r7, #20]
 800483c:	430a      	orrs	r2, r1
 800483e:	601a      	str	r2, [r3, #0]
      }

      /* Update the SystemCoreClock global variable */
      SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8004840:	f000 fc40 	bl	80050c4 <HAL_RCC_GetSysClockFreq>
 8004844:	0001      	movs	r1, r0
 8004846:	4b6e      	ldr	r3, [pc, #440]	; (8004a00 <HAL_RCC_OscConfig+0x354>)
 8004848:	68db      	ldr	r3, [r3, #12]
 800484a:	091b      	lsrs	r3, r3, #4
 800484c:	220f      	movs	r2, #15
 800484e:	4013      	ands	r3, r2
 8004850:	4a6f      	ldr	r2, [pc, #444]	; (8004a10 <HAL_RCC_OscConfig+0x364>)
 8004852:	5cd3      	ldrb	r3, [r2, r3]
 8004854:	000a      	movs	r2, r1
 8004856:	40da      	lsrs	r2, r3
 8004858:	4b6e      	ldr	r3, [pc, #440]	; (8004a14 <HAL_RCC_OscConfig+0x368>)
 800485a:	601a      	str	r2, [r3, #0]

      /* Configure the source of time base considering new system clocks settings*/
      status = HAL_InitTick (uwTickPrio);
 800485c:	4b6e      	ldr	r3, [pc, #440]	; (8004a18 <HAL_RCC_OscConfig+0x36c>)
 800485e:	681b      	ldr	r3, [r3, #0]
 8004860:	2513      	movs	r5, #19
 8004862:	197c      	adds	r4, r7, r5
 8004864:	0018      	movs	r0, r3
 8004866:	f7fe fe8f 	bl	8003588 <HAL_InitTick>
 800486a:	0003      	movs	r3, r0
 800486c:	7023      	strb	r3, [r4, #0]
      if(status != HAL_OK)
 800486e:	197b      	adds	r3, r7, r5
 8004870:	781b      	ldrb	r3, [r3, #0]
 8004872:	2b00      	cmp	r3, #0
 8004874:	d046      	beq.n	8004904 <HAL_RCC_OscConfig+0x258>
      {
        return status;
 8004876:	197b      	adds	r3, r7, r5
 8004878:	781b      	ldrb	r3, [r3, #0]
 800487a:	e2d0      	b.n	8004e1e <HAL_RCC_OscConfig+0x772>
      }
    }
    else
    {
      /* Check the HSI State */
      if(hsi_state != RCC_HSI_OFF)
 800487c:	697b      	ldr	r3, [r7, #20]
 800487e:	2b00      	cmp	r3, #0
 8004880:	d027      	beq.n	80048d2 <HAL_RCC_OscConfig+0x226>
      {
        /* Enable the Internal High Speed oscillator (HSI or HSIdiv4) */
        __HAL_RCC_HSI_CONFIG(hsi_state);
 8004882:	4b5f      	ldr	r3, [pc, #380]	; (8004a00 <HAL_RCC_OscConfig+0x354>)
 8004884:	681b      	ldr	r3, [r3, #0]
 8004886:	2209      	movs	r2, #9
 8004888:	4393      	bics	r3, r2
 800488a:	0019      	movs	r1, r3
 800488c:	4b5c      	ldr	r3, [pc, #368]	; (8004a00 <HAL_RCC_OscConfig+0x354>)
 800488e:	697a      	ldr	r2, [r7, #20]
 8004890:	430a      	orrs	r2, r1
 8004892:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004894:	f7fe febe 	bl	8003614 <HAL_GetTick>
 8004898:	0003      	movs	r3, r0
 800489a:	61bb      	str	r3, [r7, #24]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800489c:	e008      	b.n	80048b0 <HAL_RCC_OscConfig+0x204>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800489e:	f7fe feb9 	bl	8003614 <HAL_GetTick>
 80048a2:	0002      	movs	r2, r0
 80048a4:	69bb      	ldr	r3, [r7, #24]
 80048a6:	1ad3      	subs	r3, r2, r3
 80048a8:	2b02      	cmp	r3, #2
 80048aa:	d901      	bls.n	80048b0 <HAL_RCC_OscConfig+0x204>
          {
            return HAL_TIMEOUT;
 80048ac:	2303      	movs	r3, #3
 80048ae:	e2b6      	b.n	8004e1e <HAL_RCC_OscConfig+0x772>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80048b0:	4b53      	ldr	r3, [pc, #332]	; (8004a00 <HAL_RCC_OscConfig+0x354>)
 80048b2:	681b      	ldr	r3, [r3, #0]
 80048b4:	2204      	movs	r2, #4
 80048b6:	4013      	ands	r3, r2
 80048b8:	d0f1      	beq.n	800489e <HAL_RCC_OscConfig+0x1f2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80048ba:	4b51      	ldr	r3, [pc, #324]	; (8004a00 <HAL_RCC_OscConfig+0x354>)
 80048bc:	685b      	ldr	r3, [r3, #4]
 80048be:	4a53      	ldr	r2, [pc, #332]	; (8004a0c <HAL_RCC_OscConfig+0x360>)
 80048c0:	4013      	ands	r3, r2
 80048c2:	0019      	movs	r1, r3
 80048c4:	687b      	ldr	r3, [r7, #4]
 80048c6:	691b      	ldr	r3, [r3, #16]
 80048c8:	021a      	lsls	r2, r3, #8
 80048ca:	4b4d      	ldr	r3, [pc, #308]	; (8004a00 <HAL_RCC_OscConfig+0x354>)
 80048cc:	430a      	orrs	r2, r1
 80048ce:	605a      	str	r2, [r3, #4]
 80048d0:	e018      	b.n	8004904 <HAL_RCC_OscConfig+0x258>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80048d2:	4b4b      	ldr	r3, [pc, #300]	; (8004a00 <HAL_RCC_OscConfig+0x354>)
 80048d4:	681a      	ldr	r2, [r3, #0]
 80048d6:	4b4a      	ldr	r3, [pc, #296]	; (8004a00 <HAL_RCC_OscConfig+0x354>)
 80048d8:	2101      	movs	r1, #1
 80048da:	438a      	bics	r2, r1
 80048dc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80048de:	f7fe fe99 	bl	8003614 <HAL_GetTick>
 80048e2:	0003      	movs	r3, r0
 80048e4:	61bb      	str	r3, [r7, #24]

        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 80048e6:	e008      	b.n	80048fa <HAL_RCC_OscConfig+0x24e>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80048e8:	f7fe fe94 	bl	8003614 <HAL_GetTick>
 80048ec:	0002      	movs	r2, r0
 80048ee:	69bb      	ldr	r3, [r7, #24]
 80048f0:	1ad3      	subs	r3, r2, r3
 80048f2:	2b02      	cmp	r3, #2
 80048f4:	d901      	bls.n	80048fa <HAL_RCC_OscConfig+0x24e>
          {
            return HAL_TIMEOUT;
 80048f6:	2303      	movs	r3, #3
 80048f8:	e291      	b.n	8004e1e <HAL_RCC_OscConfig+0x772>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 80048fa:	4b41      	ldr	r3, [pc, #260]	; (8004a00 <HAL_RCC_OscConfig+0x354>)
 80048fc:	681b      	ldr	r3, [r3, #0]
 80048fe:	2204      	movs	r2, #4
 8004900:	4013      	ands	r3, r2
 8004902:	d1f1      	bne.n	80048e8 <HAL_RCC_OscConfig+0x23c>
        }
      }
    }
  }
  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8004904:	687b      	ldr	r3, [r7, #4]
 8004906:	681b      	ldr	r3, [r3, #0]
 8004908:	2210      	movs	r2, #16
 800490a:	4013      	ands	r3, r2
 800490c:	d100      	bne.n	8004910 <HAL_RCC_OscConfig+0x264>
 800490e:	e0a1      	b.n	8004a54 <HAL_RCC_OscConfig+0x3a8>
  {
    /* When the MSI is used as system clock it will not be disabled */
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8004910:	6a3b      	ldr	r3, [r7, #32]
 8004912:	2b00      	cmp	r3, #0
 8004914:	d140      	bne.n	8004998 <HAL_RCC_OscConfig+0x2ec>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8004916:	4b3a      	ldr	r3, [pc, #232]	; (8004a00 <HAL_RCC_OscConfig+0x354>)
 8004918:	681a      	ldr	r2, [r3, #0]
 800491a:	2380      	movs	r3, #128	; 0x80
 800491c:	009b      	lsls	r3, r3, #2
 800491e:	4013      	ands	r3, r2
 8004920:	d005      	beq.n	800492e <HAL_RCC_OscConfig+0x282>
 8004922:	687b      	ldr	r3, [r7, #4]
 8004924:	69db      	ldr	r3, [r3, #28]
 8004926:	2b00      	cmp	r3, #0
 8004928:	d101      	bne.n	800492e <HAL_RCC_OscConfig+0x282>
      {
        return HAL_ERROR;
 800492a:	2301      	movs	r3, #1
 800492c:	e277      	b.n	8004e1e <HAL_RCC_OscConfig+0x772>
        /* Check MSICalibrationValue and MSIClockRange input parameters */
        assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
        assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

        /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800492e:	4b34      	ldr	r3, [pc, #208]	; (8004a00 <HAL_RCC_OscConfig+0x354>)
 8004930:	685b      	ldr	r3, [r3, #4]
 8004932:	4a3a      	ldr	r2, [pc, #232]	; (8004a1c <HAL_RCC_OscConfig+0x370>)
 8004934:	4013      	ands	r3, r2
 8004936:	0019      	movs	r1, r3
 8004938:	687b      	ldr	r3, [r7, #4]
 800493a:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800493c:	4b30      	ldr	r3, [pc, #192]	; (8004a00 <HAL_RCC_OscConfig+0x354>)
 800493e:	430a      	orrs	r2, r1
 8004940:	605a      	str	r2, [r3, #4]
        /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8004942:	4b2f      	ldr	r3, [pc, #188]	; (8004a00 <HAL_RCC_OscConfig+0x354>)
 8004944:	685b      	ldr	r3, [r3, #4]
 8004946:	021b      	lsls	r3, r3, #8
 8004948:	0a19      	lsrs	r1, r3, #8
 800494a:	687b      	ldr	r3, [r7, #4]
 800494c:	6a1b      	ldr	r3, [r3, #32]
 800494e:	061a      	lsls	r2, r3, #24
 8004950:	4b2b      	ldr	r3, [pc, #172]	; (8004a00 <HAL_RCC_OscConfig+0x354>)
 8004952:	430a      	orrs	r2, r1
 8004954:	605a      	str	r2, [r3, #4]


        /* Update the SystemCoreClock global variable */
        SystemCoreClock =  (32768U * (1UL << ((RCC_OscInitStruct->MSIClockRange >> RCC_ICSCR_MSIRANGE_Pos) + 1U)))
 8004956:	687b      	ldr	r3, [r7, #4]
 8004958:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800495a:	0b5b      	lsrs	r3, r3, #13
 800495c:	3301      	adds	r3, #1
 800495e:	2280      	movs	r2, #128	; 0x80
 8004960:	0212      	lsls	r2, r2, #8
 8004962:	409a      	lsls	r2, r3
                           >> AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos)];
 8004964:	4b26      	ldr	r3, [pc, #152]	; (8004a00 <HAL_RCC_OscConfig+0x354>)
 8004966:	68db      	ldr	r3, [r3, #12]
 8004968:	091b      	lsrs	r3, r3, #4
 800496a:	210f      	movs	r1, #15
 800496c:	400b      	ands	r3, r1
 800496e:	4928      	ldr	r1, [pc, #160]	; (8004a10 <HAL_RCC_OscConfig+0x364>)
 8004970:	5ccb      	ldrb	r3, [r1, r3]
 8004972:	40da      	lsrs	r2, r3
        SystemCoreClock =  (32768U * (1UL << ((RCC_OscInitStruct->MSIClockRange >> RCC_ICSCR_MSIRANGE_Pos) + 1U)))
 8004974:	4b27      	ldr	r3, [pc, #156]	; (8004a14 <HAL_RCC_OscConfig+0x368>)
 8004976:	601a      	str	r2, [r3, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick (uwTickPrio);
 8004978:	4b27      	ldr	r3, [pc, #156]	; (8004a18 <HAL_RCC_OscConfig+0x36c>)
 800497a:	681b      	ldr	r3, [r3, #0]
 800497c:	2513      	movs	r5, #19
 800497e:	197c      	adds	r4, r7, r5
 8004980:	0018      	movs	r0, r3
 8004982:	f7fe fe01 	bl	8003588 <HAL_InitTick>
 8004986:	0003      	movs	r3, r0
 8004988:	7023      	strb	r3, [r4, #0]
        if(status != HAL_OK)
 800498a:	197b      	adds	r3, r7, r5
 800498c:	781b      	ldrb	r3, [r3, #0]
 800498e:	2b00      	cmp	r3, #0
 8004990:	d060      	beq.n	8004a54 <HAL_RCC_OscConfig+0x3a8>
        {
          return status;
 8004992:	197b      	adds	r3, r7, r5
 8004994:	781b      	ldrb	r3, [r3, #0]
 8004996:	e242      	b.n	8004e1e <HAL_RCC_OscConfig+0x772>
    {
      /* Check MSI State */
      assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));

      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8004998:	687b      	ldr	r3, [r7, #4]
 800499a:	69db      	ldr	r3, [r3, #28]
 800499c:	2b00      	cmp	r3, #0
 800499e:	d03f      	beq.n	8004a20 <HAL_RCC_OscConfig+0x374>
      {
        /* Enable the Multi Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 80049a0:	4b17      	ldr	r3, [pc, #92]	; (8004a00 <HAL_RCC_OscConfig+0x354>)
 80049a2:	681a      	ldr	r2, [r3, #0]
 80049a4:	4b16      	ldr	r3, [pc, #88]	; (8004a00 <HAL_RCC_OscConfig+0x354>)
 80049a6:	2180      	movs	r1, #128	; 0x80
 80049a8:	0049      	lsls	r1, r1, #1
 80049aa:	430a      	orrs	r2, r1
 80049ac:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80049ae:	f7fe fe31 	bl	8003614 <HAL_GetTick>
 80049b2:	0003      	movs	r3, r0
 80049b4:	61bb      	str	r3, [r7, #24]

        /* Wait till MSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 80049b6:	e008      	b.n	80049ca <HAL_RCC_OscConfig+0x31e>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80049b8:	f7fe fe2c 	bl	8003614 <HAL_GetTick>
 80049bc:	0002      	movs	r2, r0
 80049be:	69bb      	ldr	r3, [r7, #24]
 80049c0:	1ad3      	subs	r3, r2, r3
 80049c2:	2b02      	cmp	r3, #2
 80049c4:	d901      	bls.n	80049ca <HAL_RCC_OscConfig+0x31e>
          {
            return HAL_TIMEOUT;
 80049c6:	2303      	movs	r3, #3
 80049c8:	e229      	b.n	8004e1e <HAL_RCC_OscConfig+0x772>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 80049ca:	4b0d      	ldr	r3, [pc, #52]	; (8004a00 <HAL_RCC_OscConfig+0x354>)
 80049cc:	681a      	ldr	r2, [r3, #0]
 80049ce:	2380      	movs	r3, #128	; 0x80
 80049d0:	009b      	lsls	r3, r3, #2
 80049d2:	4013      	ands	r3, r2
 80049d4:	d0f0      	beq.n	80049b8 <HAL_RCC_OscConfig+0x30c>
        /* Check MSICalibrationValue and MSIClockRange input parameters */
        assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
        assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

        /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80049d6:	4b0a      	ldr	r3, [pc, #40]	; (8004a00 <HAL_RCC_OscConfig+0x354>)
 80049d8:	685b      	ldr	r3, [r3, #4]
 80049da:	4a10      	ldr	r2, [pc, #64]	; (8004a1c <HAL_RCC_OscConfig+0x370>)
 80049dc:	4013      	ands	r3, r2
 80049de:	0019      	movs	r1, r3
 80049e0:	687b      	ldr	r3, [r7, #4]
 80049e2:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80049e4:	4b06      	ldr	r3, [pc, #24]	; (8004a00 <HAL_RCC_OscConfig+0x354>)
 80049e6:	430a      	orrs	r2, r1
 80049e8:	605a      	str	r2, [r3, #4]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80049ea:	4b05      	ldr	r3, [pc, #20]	; (8004a00 <HAL_RCC_OscConfig+0x354>)
 80049ec:	685b      	ldr	r3, [r3, #4]
 80049ee:	021b      	lsls	r3, r3, #8
 80049f0:	0a19      	lsrs	r1, r3, #8
 80049f2:	687b      	ldr	r3, [r7, #4]
 80049f4:	6a1b      	ldr	r3, [r3, #32]
 80049f6:	061a      	lsls	r2, r3, #24
 80049f8:	4b01      	ldr	r3, [pc, #4]	; (8004a00 <HAL_RCC_OscConfig+0x354>)
 80049fa:	430a      	orrs	r2, r1
 80049fc:	605a      	str	r2, [r3, #4]
 80049fe:	e029      	b.n	8004a54 <HAL_RCC_OscConfig+0x3a8>
 8004a00:	40021000 	.word	0x40021000
 8004a04:	fffeffff 	.word	0xfffeffff
 8004a08:	fffbffff 	.word	0xfffbffff
 8004a0c:	ffffe0ff 	.word	0xffffe0ff
 8004a10:	08006ab0 	.word	0x08006ab0
 8004a14:	20000000 	.word	0x20000000
 8004a18:	20000004 	.word	0x20000004
 8004a1c:	ffff1fff 	.word	0xffff1fff
      }
      else
      {
        /* Disable the Multi Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8004a20:	4bbd      	ldr	r3, [pc, #756]	; (8004d18 <HAL_RCC_OscConfig+0x66c>)
 8004a22:	681a      	ldr	r2, [r3, #0]
 8004a24:	4bbc      	ldr	r3, [pc, #752]	; (8004d18 <HAL_RCC_OscConfig+0x66c>)
 8004a26:	49bd      	ldr	r1, [pc, #756]	; (8004d1c <HAL_RCC_OscConfig+0x670>)
 8004a28:	400a      	ands	r2, r1
 8004a2a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004a2c:	f7fe fdf2 	bl	8003614 <HAL_GetTick>
 8004a30:	0003      	movs	r3, r0
 8004a32:	61bb      	str	r3, [r7, #24]

        /* Wait till MSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U)
 8004a34:	e008      	b.n	8004a48 <HAL_RCC_OscConfig+0x39c>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8004a36:	f7fe fded 	bl	8003614 <HAL_GetTick>
 8004a3a:	0002      	movs	r2, r0
 8004a3c:	69bb      	ldr	r3, [r7, #24]
 8004a3e:	1ad3      	subs	r3, r2, r3
 8004a40:	2b02      	cmp	r3, #2
 8004a42:	d901      	bls.n	8004a48 <HAL_RCC_OscConfig+0x39c>
          {
            return HAL_TIMEOUT;
 8004a44:	2303      	movs	r3, #3
 8004a46:	e1ea      	b.n	8004e1e <HAL_RCC_OscConfig+0x772>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U)
 8004a48:	4bb3      	ldr	r3, [pc, #716]	; (8004d18 <HAL_RCC_OscConfig+0x66c>)
 8004a4a:	681a      	ldr	r2, [r3, #0]
 8004a4c:	2380      	movs	r3, #128	; 0x80
 8004a4e:	009b      	lsls	r3, r3, #2
 8004a50:	4013      	ands	r3, r2
 8004a52:	d1f0      	bne.n	8004a36 <HAL_RCC_OscConfig+0x38a>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004a54:	687b      	ldr	r3, [r7, #4]
 8004a56:	681b      	ldr	r3, [r3, #0]
 8004a58:	2208      	movs	r2, #8
 8004a5a:	4013      	ands	r3, r2
 8004a5c:	d036      	beq.n	8004acc <HAL_RCC_OscConfig+0x420>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8004a5e:	687b      	ldr	r3, [r7, #4]
 8004a60:	695b      	ldr	r3, [r3, #20]
 8004a62:	2b00      	cmp	r3, #0
 8004a64:	d019      	beq.n	8004a9a <HAL_RCC_OscConfig+0x3ee>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8004a66:	4bac      	ldr	r3, [pc, #688]	; (8004d18 <HAL_RCC_OscConfig+0x66c>)
 8004a68:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8004a6a:	4bab      	ldr	r3, [pc, #684]	; (8004d18 <HAL_RCC_OscConfig+0x66c>)
 8004a6c:	2101      	movs	r1, #1
 8004a6e:	430a      	orrs	r2, r1
 8004a70:	651a      	str	r2, [r3, #80]	; 0x50

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004a72:	f7fe fdcf 	bl	8003614 <HAL_GetTick>
 8004a76:	0003      	movs	r3, r0
 8004a78:	61bb      	str	r3, [r7, #24]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8004a7a:	e008      	b.n	8004a8e <HAL_RCC_OscConfig+0x3e2>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8004a7c:	f7fe fdca 	bl	8003614 <HAL_GetTick>
 8004a80:	0002      	movs	r2, r0
 8004a82:	69bb      	ldr	r3, [r7, #24]
 8004a84:	1ad3      	subs	r3, r2, r3
 8004a86:	2b02      	cmp	r3, #2
 8004a88:	d901      	bls.n	8004a8e <HAL_RCC_OscConfig+0x3e2>
        {
          return HAL_TIMEOUT;
 8004a8a:	2303      	movs	r3, #3
 8004a8c:	e1c7      	b.n	8004e1e <HAL_RCC_OscConfig+0x772>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8004a8e:	4ba2      	ldr	r3, [pc, #648]	; (8004d18 <HAL_RCC_OscConfig+0x66c>)
 8004a90:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004a92:	2202      	movs	r2, #2
 8004a94:	4013      	ands	r3, r2
 8004a96:	d0f1      	beq.n	8004a7c <HAL_RCC_OscConfig+0x3d0>
 8004a98:	e018      	b.n	8004acc <HAL_RCC_OscConfig+0x420>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8004a9a:	4b9f      	ldr	r3, [pc, #636]	; (8004d18 <HAL_RCC_OscConfig+0x66c>)
 8004a9c:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8004a9e:	4b9e      	ldr	r3, [pc, #632]	; (8004d18 <HAL_RCC_OscConfig+0x66c>)
 8004aa0:	2101      	movs	r1, #1
 8004aa2:	438a      	bics	r2, r1
 8004aa4:	651a      	str	r2, [r3, #80]	; 0x50

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004aa6:	f7fe fdb5 	bl	8003614 <HAL_GetTick>
 8004aaa:	0003      	movs	r3, r0
 8004aac:	61bb      	str	r3, [r7, #24]

      /* Wait till LSI is disabled */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8004aae:	e008      	b.n	8004ac2 <HAL_RCC_OscConfig+0x416>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8004ab0:	f7fe fdb0 	bl	8003614 <HAL_GetTick>
 8004ab4:	0002      	movs	r2, r0
 8004ab6:	69bb      	ldr	r3, [r7, #24]
 8004ab8:	1ad3      	subs	r3, r2, r3
 8004aba:	2b02      	cmp	r3, #2
 8004abc:	d901      	bls.n	8004ac2 <HAL_RCC_OscConfig+0x416>
        {
          return HAL_TIMEOUT;
 8004abe:	2303      	movs	r3, #3
 8004ac0:	e1ad      	b.n	8004e1e <HAL_RCC_OscConfig+0x772>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8004ac2:	4b95      	ldr	r3, [pc, #596]	; (8004d18 <HAL_RCC_OscConfig+0x66c>)
 8004ac4:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004ac6:	2202      	movs	r2, #2
 8004ac8:	4013      	ands	r3, r2
 8004aca:	d1f1      	bne.n	8004ab0 <HAL_RCC_OscConfig+0x404>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004acc:	687b      	ldr	r3, [r7, #4]
 8004ace:	681b      	ldr	r3, [r3, #0]
 8004ad0:	2204      	movs	r2, #4
 8004ad2:	4013      	ands	r3, r2
 8004ad4:	d100      	bne.n	8004ad8 <HAL_RCC_OscConfig+0x42c>
 8004ad6:	e0ae      	b.n	8004c36 <HAL_RCC_OscConfig+0x58a>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004ad8:	2027      	movs	r0, #39	; 0x27
 8004ada:	183b      	adds	r3, r7, r0
 8004adc:	2200      	movs	r2, #0
 8004ade:	701a      	strb	r2, [r3, #0]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004ae0:	4b8d      	ldr	r3, [pc, #564]	; (8004d18 <HAL_RCC_OscConfig+0x66c>)
 8004ae2:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8004ae4:	2380      	movs	r3, #128	; 0x80
 8004ae6:	055b      	lsls	r3, r3, #21
 8004ae8:	4013      	ands	r3, r2
 8004aea:	d109      	bne.n	8004b00 <HAL_RCC_OscConfig+0x454>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004aec:	4b8a      	ldr	r3, [pc, #552]	; (8004d18 <HAL_RCC_OscConfig+0x66c>)
 8004aee:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8004af0:	4b89      	ldr	r3, [pc, #548]	; (8004d18 <HAL_RCC_OscConfig+0x66c>)
 8004af2:	2180      	movs	r1, #128	; 0x80
 8004af4:	0549      	lsls	r1, r1, #21
 8004af6:	430a      	orrs	r2, r1
 8004af8:	639a      	str	r2, [r3, #56]	; 0x38
      pwrclkchanged = SET;
 8004afa:	183b      	adds	r3, r7, r0
 8004afc:	2201      	movs	r2, #1
 8004afe:	701a      	strb	r2, [r3, #0]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004b00:	4b87      	ldr	r3, [pc, #540]	; (8004d20 <HAL_RCC_OscConfig+0x674>)
 8004b02:	681a      	ldr	r2, [r3, #0]
 8004b04:	2380      	movs	r3, #128	; 0x80
 8004b06:	005b      	lsls	r3, r3, #1
 8004b08:	4013      	ands	r3, r2
 8004b0a:	d11a      	bne.n	8004b42 <HAL_RCC_OscConfig+0x496>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8004b0c:	4b84      	ldr	r3, [pc, #528]	; (8004d20 <HAL_RCC_OscConfig+0x674>)
 8004b0e:	681a      	ldr	r2, [r3, #0]
 8004b10:	4b83      	ldr	r3, [pc, #524]	; (8004d20 <HAL_RCC_OscConfig+0x674>)
 8004b12:	2180      	movs	r1, #128	; 0x80
 8004b14:	0049      	lsls	r1, r1, #1
 8004b16:	430a      	orrs	r2, r1
 8004b18:	601a      	str	r2, [r3, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004b1a:	f7fe fd7b 	bl	8003614 <HAL_GetTick>
 8004b1e:	0003      	movs	r3, r0
 8004b20:	61bb      	str	r3, [r7, #24]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004b22:	e008      	b.n	8004b36 <HAL_RCC_OscConfig+0x48a>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004b24:	f7fe fd76 	bl	8003614 <HAL_GetTick>
 8004b28:	0002      	movs	r2, r0
 8004b2a:	69bb      	ldr	r3, [r7, #24]
 8004b2c:	1ad3      	subs	r3, r2, r3
 8004b2e:	2b64      	cmp	r3, #100	; 0x64
 8004b30:	d901      	bls.n	8004b36 <HAL_RCC_OscConfig+0x48a>
        {
          return HAL_TIMEOUT;
 8004b32:	2303      	movs	r3, #3
 8004b34:	e173      	b.n	8004e1e <HAL_RCC_OscConfig+0x772>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004b36:	4b7a      	ldr	r3, [pc, #488]	; (8004d20 <HAL_RCC_OscConfig+0x674>)
 8004b38:	681a      	ldr	r2, [r3, #0]
 8004b3a:	2380      	movs	r3, #128	; 0x80
 8004b3c:	005b      	lsls	r3, r3, #1
 8004b3e:	4013      	ands	r3, r2
 8004b40:	d0f0      	beq.n	8004b24 <HAL_RCC_OscConfig+0x478>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004b42:	687b      	ldr	r3, [r7, #4]
 8004b44:	689a      	ldr	r2, [r3, #8]
 8004b46:	2380      	movs	r3, #128	; 0x80
 8004b48:	005b      	lsls	r3, r3, #1
 8004b4a:	429a      	cmp	r2, r3
 8004b4c:	d107      	bne.n	8004b5e <HAL_RCC_OscConfig+0x4b2>
 8004b4e:	4b72      	ldr	r3, [pc, #456]	; (8004d18 <HAL_RCC_OscConfig+0x66c>)
 8004b50:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8004b52:	4b71      	ldr	r3, [pc, #452]	; (8004d18 <HAL_RCC_OscConfig+0x66c>)
 8004b54:	2180      	movs	r1, #128	; 0x80
 8004b56:	0049      	lsls	r1, r1, #1
 8004b58:	430a      	orrs	r2, r1
 8004b5a:	651a      	str	r2, [r3, #80]	; 0x50
 8004b5c:	e031      	b.n	8004bc2 <HAL_RCC_OscConfig+0x516>
 8004b5e:	687b      	ldr	r3, [r7, #4]
 8004b60:	689b      	ldr	r3, [r3, #8]
 8004b62:	2b00      	cmp	r3, #0
 8004b64:	d10c      	bne.n	8004b80 <HAL_RCC_OscConfig+0x4d4>
 8004b66:	4b6c      	ldr	r3, [pc, #432]	; (8004d18 <HAL_RCC_OscConfig+0x66c>)
 8004b68:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8004b6a:	4b6b      	ldr	r3, [pc, #428]	; (8004d18 <HAL_RCC_OscConfig+0x66c>)
 8004b6c:	496b      	ldr	r1, [pc, #428]	; (8004d1c <HAL_RCC_OscConfig+0x670>)
 8004b6e:	400a      	ands	r2, r1
 8004b70:	651a      	str	r2, [r3, #80]	; 0x50
 8004b72:	4b69      	ldr	r3, [pc, #420]	; (8004d18 <HAL_RCC_OscConfig+0x66c>)
 8004b74:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8004b76:	4b68      	ldr	r3, [pc, #416]	; (8004d18 <HAL_RCC_OscConfig+0x66c>)
 8004b78:	496a      	ldr	r1, [pc, #424]	; (8004d24 <HAL_RCC_OscConfig+0x678>)
 8004b7a:	400a      	ands	r2, r1
 8004b7c:	651a      	str	r2, [r3, #80]	; 0x50
 8004b7e:	e020      	b.n	8004bc2 <HAL_RCC_OscConfig+0x516>
 8004b80:	687b      	ldr	r3, [r7, #4]
 8004b82:	689a      	ldr	r2, [r3, #8]
 8004b84:	23a0      	movs	r3, #160	; 0xa0
 8004b86:	00db      	lsls	r3, r3, #3
 8004b88:	429a      	cmp	r2, r3
 8004b8a:	d10e      	bne.n	8004baa <HAL_RCC_OscConfig+0x4fe>
 8004b8c:	4b62      	ldr	r3, [pc, #392]	; (8004d18 <HAL_RCC_OscConfig+0x66c>)
 8004b8e:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8004b90:	4b61      	ldr	r3, [pc, #388]	; (8004d18 <HAL_RCC_OscConfig+0x66c>)
 8004b92:	2180      	movs	r1, #128	; 0x80
 8004b94:	00c9      	lsls	r1, r1, #3
 8004b96:	430a      	orrs	r2, r1
 8004b98:	651a      	str	r2, [r3, #80]	; 0x50
 8004b9a:	4b5f      	ldr	r3, [pc, #380]	; (8004d18 <HAL_RCC_OscConfig+0x66c>)
 8004b9c:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8004b9e:	4b5e      	ldr	r3, [pc, #376]	; (8004d18 <HAL_RCC_OscConfig+0x66c>)
 8004ba0:	2180      	movs	r1, #128	; 0x80
 8004ba2:	0049      	lsls	r1, r1, #1
 8004ba4:	430a      	orrs	r2, r1
 8004ba6:	651a      	str	r2, [r3, #80]	; 0x50
 8004ba8:	e00b      	b.n	8004bc2 <HAL_RCC_OscConfig+0x516>
 8004baa:	4b5b      	ldr	r3, [pc, #364]	; (8004d18 <HAL_RCC_OscConfig+0x66c>)
 8004bac:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8004bae:	4b5a      	ldr	r3, [pc, #360]	; (8004d18 <HAL_RCC_OscConfig+0x66c>)
 8004bb0:	495a      	ldr	r1, [pc, #360]	; (8004d1c <HAL_RCC_OscConfig+0x670>)
 8004bb2:	400a      	ands	r2, r1
 8004bb4:	651a      	str	r2, [r3, #80]	; 0x50
 8004bb6:	4b58      	ldr	r3, [pc, #352]	; (8004d18 <HAL_RCC_OscConfig+0x66c>)
 8004bb8:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8004bba:	4b57      	ldr	r3, [pc, #348]	; (8004d18 <HAL_RCC_OscConfig+0x66c>)
 8004bbc:	4959      	ldr	r1, [pc, #356]	; (8004d24 <HAL_RCC_OscConfig+0x678>)
 8004bbe:	400a      	ands	r2, r1
 8004bc0:	651a      	str	r2, [r3, #80]	; 0x50

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8004bc2:	687b      	ldr	r3, [r7, #4]
 8004bc4:	689b      	ldr	r3, [r3, #8]
 8004bc6:	2b00      	cmp	r3, #0
 8004bc8:	d015      	beq.n	8004bf6 <HAL_RCC_OscConfig+0x54a>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004bca:	f7fe fd23 	bl	8003614 <HAL_GetTick>
 8004bce:	0003      	movs	r3, r0
 8004bd0:	61bb      	str	r3, [r7, #24]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8004bd2:	e009      	b.n	8004be8 <HAL_RCC_OscConfig+0x53c>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8004bd4:	f7fe fd1e 	bl	8003614 <HAL_GetTick>
 8004bd8:	0002      	movs	r2, r0
 8004bda:	69bb      	ldr	r3, [r7, #24]
 8004bdc:	1ad3      	subs	r3, r2, r3
 8004bde:	4a52      	ldr	r2, [pc, #328]	; (8004d28 <HAL_RCC_OscConfig+0x67c>)
 8004be0:	4293      	cmp	r3, r2
 8004be2:	d901      	bls.n	8004be8 <HAL_RCC_OscConfig+0x53c>
        {
          return HAL_TIMEOUT;
 8004be4:	2303      	movs	r3, #3
 8004be6:	e11a      	b.n	8004e1e <HAL_RCC_OscConfig+0x772>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8004be8:	4b4b      	ldr	r3, [pc, #300]	; (8004d18 <HAL_RCC_OscConfig+0x66c>)
 8004bea:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8004bec:	2380      	movs	r3, #128	; 0x80
 8004bee:	009b      	lsls	r3, r3, #2
 8004bf0:	4013      	ands	r3, r2
 8004bf2:	d0ef      	beq.n	8004bd4 <HAL_RCC_OscConfig+0x528>
 8004bf4:	e014      	b.n	8004c20 <HAL_RCC_OscConfig+0x574>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004bf6:	f7fe fd0d 	bl	8003614 <HAL_GetTick>
 8004bfa:	0003      	movs	r3, r0
 8004bfc:	61bb      	str	r3, [r7, #24]

      /* Wait till LSE is disabled */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8004bfe:	e009      	b.n	8004c14 <HAL_RCC_OscConfig+0x568>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8004c00:	f7fe fd08 	bl	8003614 <HAL_GetTick>
 8004c04:	0002      	movs	r2, r0
 8004c06:	69bb      	ldr	r3, [r7, #24]
 8004c08:	1ad3      	subs	r3, r2, r3
 8004c0a:	4a47      	ldr	r2, [pc, #284]	; (8004d28 <HAL_RCC_OscConfig+0x67c>)
 8004c0c:	4293      	cmp	r3, r2
 8004c0e:	d901      	bls.n	8004c14 <HAL_RCC_OscConfig+0x568>
        {
          return HAL_TIMEOUT;
 8004c10:	2303      	movs	r3, #3
 8004c12:	e104      	b.n	8004e1e <HAL_RCC_OscConfig+0x772>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8004c14:	4b40      	ldr	r3, [pc, #256]	; (8004d18 <HAL_RCC_OscConfig+0x66c>)
 8004c16:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8004c18:	2380      	movs	r3, #128	; 0x80
 8004c1a:	009b      	lsls	r3, r3, #2
 8004c1c:	4013      	ands	r3, r2
 8004c1e:	d1ef      	bne.n	8004c00 <HAL_RCC_OscConfig+0x554>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8004c20:	2327      	movs	r3, #39	; 0x27
 8004c22:	18fb      	adds	r3, r7, r3
 8004c24:	781b      	ldrb	r3, [r3, #0]
 8004c26:	2b01      	cmp	r3, #1
 8004c28:	d105      	bne.n	8004c36 <HAL_RCC_OscConfig+0x58a>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004c2a:	4b3b      	ldr	r3, [pc, #236]	; (8004d18 <HAL_RCC_OscConfig+0x66c>)
 8004c2c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8004c2e:	4b3a      	ldr	r3, [pc, #232]	; (8004d18 <HAL_RCC_OscConfig+0x66c>)
 8004c30:	493e      	ldr	r1, [pc, #248]	; (8004d2c <HAL_RCC_OscConfig+0x680>)
 8004c32:	400a      	ands	r2, r1
 8004c34:	639a      	str	r2, [r3, #56]	; 0x38
    }
  }

#if defined(RCC_HSI48_SUPPORT)
  /*----------------------------- HSI48 Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8004c36:	687b      	ldr	r3, [r7, #4]
 8004c38:	681b      	ldr	r3, [r3, #0]
 8004c3a:	2220      	movs	r2, #32
 8004c3c:	4013      	ands	r3, r2
 8004c3e:	d049      	beq.n	8004cd4 <HAL_RCC_OscConfig+0x628>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

      /* Check the HSI48 State */
      if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8004c40:	687b      	ldr	r3, [r7, #4]
 8004c42:	699b      	ldr	r3, [r3, #24]
 8004c44:	2b00      	cmp	r3, #0
 8004c46:	d026      	beq.n	8004c96 <HAL_RCC_OscConfig+0x5ea>
      {
        /* Enable the Internal High Speed oscillator (HSI48). */
        __HAL_RCC_HSI48_ENABLE();
 8004c48:	4b33      	ldr	r3, [pc, #204]	; (8004d18 <HAL_RCC_OscConfig+0x66c>)
 8004c4a:	689a      	ldr	r2, [r3, #8]
 8004c4c:	4b32      	ldr	r3, [pc, #200]	; (8004d18 <HAL_RCC_OscConfig+0x66c>)
 8004c4e:	2101      	movs	r1, #1
 8004c50:	430a      	orrs	r2, r1
 8004c52:	609a      	str	r2, [r3, #8]
 8004c54:	4b30      	ldr	r3, [pc, #192]	; (8004d18 <HAL_RCC_OscConfig+0x66c>)
 8004c56:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8004c58:	4b2f      	ldr	r3, [pc, #188]	; (8004d18 <HAL_RCC_OscConfig+0x66c>)
 8004c5a:	2101      	movs	r1, #1
 8004c5c:	430a      	orrs	r2, r1
 8004c5e:	635a      	str	r2, [r3, #52]	; 0x34
 8004c60:	4b33      	ldr	r3, [pc, #204]	; (8004d30 <HAL_RCC_OscConfig+0x684>)
 8004c62:	6a1a      	ldr	r2, [r3, #32]
 8004c64:	4b32      	ldr	r3, [pc, #200]	; (8004d30 <HAL_RCC_OscConfig+0x684>)
 8004c66:	2180      	movs	r1, #128	; 0x80
 8004c68:	0189      	lsls	r1, r1, #6
 8004c6a:	430a      	orrs	r2, r1
 8004c6c:	621a      	str	r2, [r3, #32]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004c6e:	f7fe fcd1 	bl	8003614 <HAL_GetTick>
 8004c72:	0003      	movs	r3, r0
 8004c74:	61bb      	str	r3, [r7, #24]

        /* Wait till HSI48 is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8004c76:	e008      	b.n	8004c8a <HAL_RCC_OscConfig+0x5de>
        {
          if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8004c78:	f7fe fccc 	bl	8003614 <HAL_GetTick>
 8004c7c:	0002      	movs	r2, r0
 8004c7e:	69bb      	ldr	r3, [r7, #24]
 8004c80:	1ad3      	subs	r3, r2, r3
 8004c82:	2b02      	cmp	r3, #2
 8004c84:	d901      	bls.n	8004c8a <HAL_RCC_OscConfig+0x5de>
          {
            return HAL_TIMEOUT;
 8004c86:	2303      	movs	r3, #3
 8004c88:	e0c9      	b.n	8004e1e <HAL_RCC_OscConfig+0x772>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8004c8a:	4b23      	ldr	r3, [pc, #140]	; (8004d18 <HAL_RCC_OscConfig+0x66c>)
 8004c8c:	689b      	ldr	r3, [r3, #8]
 8004c8e:	2202      	movs	r2, #2
 8004c90:	4013      	ands	r3, r2
 8004c92:	d0f1      	beq.n	8004c78 <HAL_RCC_OscConfig+0x5cc>
 8004c94:	e01e      	b.n	8004cd4 <HAL_RCC_OscConfig+0x628>
        }
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI48). */
        __HAL_RCC_HSI48_DISABLE();
 8004c96:	4b20      	ldr	r3, [pc, #128]	; (8004d18 <HAL_RCC_OscConfig+0x66c>)
 8004c98:	689a      	ldr	r2, [r3, #8]
 8004c9a:	4b1f      	ldr	r3, [pc, #124]	; (8004d18 <HAL_RCC_OscConfig+0x66c>)
 8004c9c:	2101      	movs	r1, #1
 8004c9e:	438a      	bics	r2, r1
 8004ca0:	609a      	str	r2, [r3, #8]
 8004ca2:	4b23      	ldr	r3, [pc, #140]	; (8004d30 <HAL_RCC_OscConfig+0x684>)
 8004ca4:	6a1a      	ldr	r2, [r3, #32]
 8004ca6:	4b22      	ldr	r3, [pc, #136]	; (8004d30 <HAL_RCC_OscConfig+0x684>)
 8004ca8:	4922      	ldr	r1, [pc, #136]	; (8004d34 <HAL_RCC_OscConfig+0x688>)
 8004caa:	400a      	ands	r2, r1
 8004cac:	621a      	str	r2, [r3, #32]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004cae:	f7fe fcb1 	bl	8003614 <HAL_GetTick>
 8004cb2:	0003      	movs	r3, r0
 8004cb4:	61bb      	str	r3, [r7, #24]

        /* Wait till HSI48 is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8004cb6:	e008      	b.n	8004cca <HAL_RCC_OscConfig+0x61e>
        {
          if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8004cb8:	f7fe fcac 	bl	8003614 <HAL_GetTick>
 8004cbc:	0002      	movs	r2, r0
 8004cbe:	69bb      	ldr	r3, [r7, #24]
 8004cc0:	1ad3      	subs	r3, r2, r3
 8004cc2:	2b02      	cmp	r3, #2
 8004cc4:	d901      	bls.n	8004cca <HAL_RCC_OscConfig+0x61e>
          {
            return HAL_TIMEOUT;
 8004cc6:	2303      	movs	r3, #3
 8004cc8:	e0a9      	b.n	8004e1e <HAL_RCC_OscConfig+0x772>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8004cca:	4b13      	ldr	r3, [pc, #76]	; (8004d18 <HAL_RCC_OscConfig+0x66c>)
 8004ccc:	689b      	ldr	r3, [r3, #8]
 8004cce:	2202      	movs	r2, #2
 8004cd0:	4013      	ands	r3, r2
 8004cd2:	d1f1      	bne.n	8004cb8 <HAL_RCC_OscConfig+0x60c>
#endif /* RCC_HSI48_SUPPORT */

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8004cd4:	687b      	ldr	r3, [r7, #4]
 8004cd6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004cd8:	2b00      	cmp	r3, #0
 8004cda:	d100      	bne.n	8004cde <HAL_RCC_OscConfig+0x632>
 8004cdc:	e09e      	b.n	8004e1c <HAL_RCC_OscConfig+0x770>
  {
    /* Check if the PLL is used as system clock or not */
    if(sysclk_source != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8004cde:	6a3b      	ldr	r3, [r7, #32]
 8004ce0:	2b0c      	cmp	r3, #12
 8004ce2:	d100      	bne.n	8004ce6 <HAL_RCC_OscConfig+0x63a>
 8004ce4:	e077      	b.n	8004dd6 <HAL_RCC_OscConfig+0x72a>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8004ce6:	687b      	ldr	r3, [r7, #4]
 8004ce8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004cea:	2b02      	cmp	r3, #2
 8004cec:	d158      	bne.n	8004da0 <HAL_RCC_OscConfig+0x6f4>
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));
        assert_param(IS_RCC_PLL_DIV(RCC_OscInitStruct->PLL.PLLDIV));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004cee:	4b0a      	ldr	r3, [pc, #40]	; (8004d18 <HAL_RCC_OscConfig+0x66c>)
 8004cf0:	681a      	ldr	r2, [r3, #0]
 8004cf2:	4b09      	ldr	r3, [pc, #36]	; (8004d18 <HAL_RCC_OscConfig+0x66c>)
 8004cf4:	4910      	ldr	r1, [pc, #64]	; (8004d38 <HAL_RCC_OscConfig+0x68c>)
 8004cf6:	400a      	ands	r2, r1
 8004cf8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004cfa:	f7fe fc8b 	bl	8003614 <HAL_GetTick>
 8004cfe:	0003      	movs	r3, r0
 8004d00:	61bb      	str	r3, [r7, #24]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 8004d02:	e01b      	b.n	8004d3c <HAL_RCC_OscConfig+0x690>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004d04:	f7fe fc86 	bl	8003614 <HAL_GetTick>
 8004d08:	0002      	movs	r2, r0
 8004d0a:	69bb      	ldr	r3, [r7, #24]
 8004d0c:	1ad3      	subs	r3, r2, r3
 8004d0e:	2b02      	cmp	r3, #2
 8004d10:	d914      	bls.n	8004d3c <HAL_RCC_OscConfig+0x690>
          {
            return HAL_TIMEOUT;
 8004d12:	2303      	movs	r3, #3
 8004d14:	e083      	b.n	8004e1e <HAL_RCC_OscConfig+0x772>
 8004d16:	46c0      	nop			; (mov r8, r8)
 8004d18:	40021000 	.word	0x40021000
 8004d1c:	fffffeff 	.word	0xfffffeff
 8004d20:	40007000 	.word	0x40007000
 8004d24:	fffffbff 	.word	0xfffffbff
 8004d28:	00001388 	.word	0x00001388
 8004d2c:	efffffff 	.word	0xefffffff
 8004d30:	40010000 	.word	0x40010000
 8004d34:	ffffdfff 	.word	0xffffdfff
 8004d38:	feffffff 	.word	0xfeffffff
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 8004d3c:	4b3a      	ldr	r3, [pc, #232]	; (8004e28 <HAL_RCC_OscConfig+0x77c>)
 8004d3e:	681a      	ldr	r2, [r3, #0]
 8004d40:	2380      	movs	r3, #128	; 0x80
 8004d42:	049b      	lsls	r3, r3, #18
 8004d44:	4013      	ands	r3, r2
 8004d46:	d1dd      	bne.n	8004d04 <HAL_RCC_OscConfig+0x658>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8004d48:	4b37      	ldr	r3, [pc, #220]	; (8004e28 <HAL_RCC_OscConfig+0x77c>)
 8004d4a:	68db      	ldr	r3, [r3, #12]
 8004d4c:	4a37      	ldr	r2, [pc, #220]	; (8004e2c <HAL_RCC_OscConfig+0x780>)
 8004d4e:	4013      	ands	r3, r2
 8004d50:	0019      	movs	r1, r3
 8004d52:	687b      	ldr	r3, [r7, #4]
 8004d54:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004d56:	687b      	ldr	r3, [r7, #4]
 8004d58:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004d5a:	431a      	orrs	r2, r3
 8004d5c:	687b      	ldr	r3, [r7, #4]
 8004d5e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004d60:	431a      	orrs	r2, r3
 8004d62:	4b31      	ldr	r3, [pc, #196]	; (8004e28 <HAL_RCC_OscConfig+0x77c>)
 8004d64:	430a      	orrs	r2, r1
 8004d66:	60da      	str	r2, [r3, #12]
                             RCC_OscInitStruct->PLL.PLLMUL,
                             RCC_OscInitStruct->PLL.PLLDIV);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8004d68:	4b2f      	ldr	r3, [pc, #188]	; (8004e28 <HAL_RCC_OscConfig+0x77c>)
 8004d6a:	681a      	ldr	r2, [r3, #0]
 8004d6c:	4b2e      	ldr	r3, [pc, #184]	; (8004e28 <HAL_RCC_OscConfig+0x77c>)
 8004d6e:	2180      	movs	r1, #128	; 0x80
 8004d70:	0449      	lsls	r1, r1, #17
 8004d72:	430a      	orrs	r2, r1
 8004d74:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004d76:	f7fe fc4d 	bl	8003614 <HAL_GetTick>
 8004d7a:	0003      	movs	r3, r0
 8004d7c:	61bb      	str	r3, [r7, #24]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == 0U)
 8004d7e:	e008      	b.n	8004d92 <HAL_RCC_OscConfig+0x6e6>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004d80:	f7fe fc48 	bl	8003614 <HAL_GetTick>
 8004d84:	0002      	movs	r2, r0
 8004d86:	69bb      	ldr	r3, [r7, #24]
 8004d88:	1ad3      	subs	r3, r2, r3
 8004d8a:	2b02      	cmp	r3, #2
 8004d8c:	d901      	bls.n	8004d92 <HAL_RCC_OscConfig+0x6e6>
          {
            return HAL_TIMEOUT;
 8004d8e:	2303      	movs	r3, #3
 8004d90:	e045      	b.n	8004e1e <HAL_RCC_OscConfig+0x772>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == 0U)
 8004d92:	4b25      	ldr	r3, [pc, #148]	; (8004e28 <HAL_RCC_OscConfig+0x77c>)
 8004d94:	681a      	ldr	r2, [r3, #0]
 8004d96:	2380      	movs	r3, #128	; 0x80
 8004d98:	049b      	lsls	r3, r3, #18
 8004d9a:	4013      	ands	r3, r2
 8004d9c:	d0f0      	beq.n	8004d80 <HAL_RCC_OscConfig+0x6d4>
 8004d9e:	e03d      	b.n	8004e1c <HAL_RCC_OscConfig+0x770>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004da0:	4b21      	ldr	r3, [pc, #132]	; (8004e28 <HAL_RCC_OscConfig+0x77c>)
 8004da2:	681a      	ldr	r2, [r3, #0]
 8004da4:	4b20      	ldr	r3, [pc, #128]	; (8004e28 <HAL_RCC_OscConfig+0x77c>)
 8004da6:	4922      	ldr	r1, [pc, #136]	; (8004e30 <HAL_RCC_OscConfig+0x784>)
 8004da8:	400a      	ands	r2, r1
 8004daa:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004dac:	f7fe fc32 	bl	8003614 <HAL_GetTick>
 8004db0:	0003      	movs	r3, r0
 8004db2:	61bb      	str	r3, [r7, #24]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 8004db4:	e008      	b.n	8004dc8 <HAL_RCC_OscConfig+0x71c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004db6:	f7fe fc2d 	bl	8003614 <HAL_GetTick>
 8004dba:	0002      	movs	r2, r0
 8004dbc:	69bb      	ldr	r3, [r7, #24]
 8004dbe:	1ad3      	subs	r3, r2, r3
 8004dc0:	2b02      	cmp	r3, #2
 8004dc2:	d901      	bls.n	8004dc8 <HAL_RCC_OscConfig+0x71c>
          {
            return HAL_TIMEOUT;
 8004dc4:	2303      	movs	r3, #3
 8004dc6:	e02a      	b.n	8004e1e <HAL_RCC_OscConfig+0x772>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 8004dc8:	4b17      	ldr	r3, [pc, #92]	; (8004e28 <HAL_RCC_OscConfig+0x77c>)
 8004dca:	681a      	ldr	r2, [r3, #0]
 8004dcc:	2380      	movs	r3, #128	; 0x80
 8004dce:	049b      	lsls	r3, r3, #18
 8004dd0:	4013      	ands	r3, r2
 8004dd2:	d1f0      	bne.n	8004db6 <HAL_RCC_OscConfig+0x70a>
 8004dd4:	e022      	b.n	8004e1c <HAL_RCC_OscConfig+0x770>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8004dd6:	687b      	ldr	r3, [r7, #4]
 8004dd8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004dda:	2b01      	cmp	r3, #1
 8004ddc:	d101      	bne.n	8004de2 <HAL_RCC_OscConfig+0x736>
      {
        return HAL_ERROR;
 8004dde:	2301      	movs	r3, #1
 8004de0:	e01d      	b.n	8004e1e <HAL_RCC_OscConfig+0x772>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8004de2:	4b11      	ldr	r3, [pc, #68]	; (8004e28 <HAL_RCC_OscConfig+0x77c>)
 8004de4:	68db      	ldr	r3, [r3, #12]
 8004de6:	61fb      	str	r3, [r7, #28]
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004de8:	69fa      	ldr	r2, [r7, #28]
 8004dea:	2380      	movs	r3, #128	; 0x80
 8004dec:	025b      	lsls	r3, r3, #9
 8004dee:	401a      	ands	r2, r3
 8004df0:	687b      	ldr	r3, [r7, #4]
 8004df2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004df4:	429a      	cmp	r2, r3
 8004df6:	d10f      	bne.n	8004e18 <HAL_RCC_OscConfig+0x76c>
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL) != RCC_OscInitStruct->PLL.PLLMUL) ||
 8004df8:	69fa      	ldr	r2, [r7, #28]
 8004dfa:	23f0      	movs	r3, #240	; 0xf0
 8004dfc:	039b      	lsls	r3, r3, #14
 8004dfe:	401a      	ands	r2, r3
 8004e00:	687b      	ldr	r3, [r7, #4]
 8004e02:	6b1b      	ldr	r3, [r3, #48]	; 0x30
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004e04:	429a      	cmp	r2, r3
 8004e06:	d107      	bne.n	8004e18 <HAL_RCC_OscConfig+0x76c>
           (READ_BIT(pll_config, RCC_CFGR_PLLDIV) != RCC_OscInitStruct->PLL.PLLDIV))
 8004e08:	69fa      	ldr	r2, [r7, #28]
 8004e0a:	23c0      	movs	r3, #192	; 0xc0
 8004e0c:	041b      	lsls	r3, r3, #16
 8004e0e:	401a      	ands	r2, r3
 8004e10:	687b      	ldr	r3, [r7, #4]
 8004e12:	6b5b      	ldr	r3, [r3, #52]	; 0x34
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL) != RCC_OscInitStruct->PLL.PLLMUL) ||
 8004e14:	429a      	cmp	r2, r3
 8004e16:	d001      	beq.n	8004e1c <HAL_RCC_OscConfig+0x770>
        {
          return HAL_ERROR;
 8004e18:	2301      	movs	r3, #1
 8004e1a:	e000      	b.n	8004e1e <HAL_RCC_OscConfig+0x772>
        }
      }
    }
  }
  return HAL_OK;
 8004e1c:	2300      	movs	r3, #0
}
 8004e1e:	0018      	movs	r0, r3
 8004e20:	46bd      	mov	sp, r7
 8004e22:	b00a      	add	sp, #40	; 0x28
 8004e24:	bdb0      	pop	{r4, r5, r7, pc}
 8004e26:	46c0      	nop			; (mov r8, r8)
 8004e28:	40021000 	.word	0x40021000
 8004e2c:	ff02ffff 	.word	0xff02ffff
 8004e30:	feffffff 	.word	0xfeffffff

08004e34 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004e34:	b5b0      	push	{r4, r5, r7, lr}
 8004e36:	b084      	sub	sp, #16
 8004e38:	af00      	add	r7, sp, #0
 8004e3a:	6078      	str	r0, [r7, #4]
 8004e3c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8004e3e:	687b      	ldr	r3, [r7, #4]
 8004e40:	2b00      	cmp	r3, #0
 8004e42:	d101      	bne.n	8004e48 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8004e44:	2301      	movs	r3, #1
 8004e46:	e128      	b.n	800509a <HAL_RCC_ClockConfig+0x266>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
  must be correctly programmed according to the frequency of the CPU clock
  (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8004e48:	4b96      	ldr	r3, [pc, #600]	; (80050a4 <HAL_RCC_ClockConfig+0x270>)
 8004e4a:	681b      	ldr	r3, [r3, #0]
 8004e4c:	2201      	movs	r2, #1
 8004e4e:	4013      	ands	r3, r2
 8004e50:	683a      	ldr	r2, [r7, #0]
 8004e52:	429a      	cmp	r2, r3
 8004e54:	d91e      	bls.n	8004e94 <HAL_RCC_ClockConfig+0x60>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004e56:	4b93      	ldr	r3, [pc, #588]	; (80050a4 <HAL_RCC_ClockConfig+0x270>)
 8004e58:	681b      	ldr	r3, [r3, #0]
 8004e5a:	2201      	movs	r2, #1
 8004e5c:	4393      	bics	r3, r2
 8004e5e:	0019      	movs	r1, r3
 8004e60:	4b90      	ldr	r3, [pc, #576]	; (80050a4 <HAL_RCC_ClockConfig+0x270>)
 8004e62:	683a      	ldr	r2, [r7, #0]
 8004e64:	430a      	orrs	r2, r1
 8004e66:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8004e68:	f7fe fbd4 	bl	8003614 <HAL_GetTick>
 8004e6c:	0003      	movs	r3, r0
 8004e6e:	60fb      	str	r3, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004e70:	e009      	b.n	8004e86 <HAL_RCC_ClockConfig+0x52>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004e72:	f7fe fbcf 	bl	8003614 <HAL_GetTick>
 8004e76:	0002      	movs	r2, r0
 8004e78:	68fb      	ldr	r3, [r7, #12]
 8004e7a:	1ad3      	subs	r3, r2, r3
 8004e7c:	4a8a      	ldr	r2, [pc, #552]	; (80050a8 <HAL_RCC_ClockConfig+0x274>)
 8004e7e:	4293      	cmp	r3, r2
 8004e80:	d901      	bls.n	8004e86 <HAL_RCC_ClockConfig+0x52>
      {
        return HAL_TIMEOUT;
 8004e82:	2303      	movs	r3, #3
 8004e84:	e109      	b.n	800509a <HAL_RCC_ClockConfig+0x266>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004e86:	4b87      	ldr	r3, [pc, #540]	; (80050a4 <HAL_RCC_ClockConfig+0x270>)
 8004e88:	681b      	ldr	r3, [r3, #0]
 8004e8a:	2201      	movs	r2, #1
 8004e8c:	4013      	ands	r3, r2
 8004e8e:	683a      	ldr	r2, [r7, #0]
 8004e90:	429a      	cmp	r2, r3
 8004e92:	d1ee      	bne.n	8004e72 <HAL_RCC_ClockConfig+0x3e>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004e94:	687b      	ldr	r3, [r7, #4]
 8004e96:	681b      	ldr	r3, [r3, #0]
 8004e98:	2202      	movs	r2, #2
 8004e9a:	4013      	ands	r3, r2
 8004e9c:	d009      	beq.n	8004eb2 <HAL_RCC_ClockConfig+0x7e>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004e9e:	4b83      	ldr	r3, [pc, #524]	; (80050ac <HAL_RCC_ClockConfig+0x278>)
 8004ea0:	68db      	ldr	r3, [r3, #12]
 8004ea2:	22f0      	movs	r2, #240	; 0xf0
 8004ea4:	4393      	bics	r3, r2
 8004ea6:	0019      	movs	r1, r3
 8004ea8:	687b      	ldr	r3, [r7, #4]
 8004eaa:	689a      	ldr	r2, [r3, #8]
 8004eac:	4b7f      	ldr	r3, [pc, #508]	; (80050ac <HAL_RCC_ClockConfig+0x278>)
 8004eae:	430a      	orrs	r2, r1
 8004eb0:	60da      	str	r2, [r3, #12]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004eb2:	687b      	ldr	r3, [r7, #4]
 8004eb4:	681b      	ldr	r3, [r3, #0]
 8004eb6:	2201      	movs	r2, #1
 8004eb8:	4013      	ands	r3, r2
 8004eba:	d100      	bne.n	8004ebe <HAL_RCC_ClockConfig+0x8a>
 8004ebc:	e089      	b.n	8004fd2 <HAL_RCC_ClockConfig+0x19e>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004ebe:	687b      	ldr	r3, [r7, #4]
 8004ec0:	685b      	ldr	r3, [r3, #4]
 8004ec2:	2b02      	cmp	r3, #2
 8004ec4:	d107      	bne.n	8004ed6 <HAL_RCC_ClockConfig+0xa2>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8004ec6:	4b79      	ldr	r3, [pc, #484]	; (80050ac <HAL_RCC_ClockConfig+0x278>)
 8004ec8:	681a      	ldr	r2, [r3, #0]
 8004eca:	2380      	movs	r3, #128	; 0x80
 8004ecc:	029b      	lsls	r3, r3, #10
 8004ece:	4013      	ands	r3, r2
 8004ed0:	d120      	bne.n	8004f14 <HAL_RCC_ClockConfig+0xe0>
      {
        return HAL_ERROR;
 8004ed2:	2301      	movs	r3, #1
 8004ed4:	e0e1      	b.n	800509a <HAL_RCC_ClockConfig+0x266>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8004ed6:	687b      	ldr	r3, [r7, #4]
 8004ed8:	685b      	ldr	r3, [r3, #4]
 8004eda:	2b03      	cmp	r3, #3
 8004edc:	d107      	bne.n	8004eee <HAL_RCC_ClockConfig+0xba>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8004ede:	4b73      	ldr	r3, [pc, #460]	; (80050ac <HAL_RCC_ClockConfig+0x278>)
 8004ee0:	681a      	ldr	r2, [r3, #0]
 8004ee2:	2380      	movs	r3, #128	; 0x80
 8004ee4:	049b      	lsls	r3, r3, #18
 8004ee6:	4013      	ands	r3, r2
 8004ee8:	d114      	bne.n	8004f14 <HAL_RCC_ClockConfig+0xe0>
      {
        return HAL_ERROR;
 8004eea:	2301      	movs	r3, #1
 8004eec:	e0d5      	b.n	800509a <HAL_RCC_ClockConfig+0x266>
      }
    }
    /* HSI is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 8004eee:	687b      	ldr	r3, [r7, #4]
 8004ef0:	685b      	ldr	r3, [r3, #4]
 8004ef2:	2b01      	cmp	r3, #1
 8004ef4:	d106      	bne.n	8004f04 <HAL_RCC_ClockConfig+0xd0>
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8004ef6:	4b6d      	ldr	r3, [pc, #436]	; (80050ac <HAL_RCC_ClockConfig+0x278>)
 8004ef8:	681b      	ldr	r3, [r3, #0]
 8004efa:	2204      	movs	r2, #4
 8004efc:	4013      	ands	r3, r2
 8004efe:	d109      	bne.n	8004f14 <HAL_RCC_ClockConfig+0xe0>
      {
        return HAL_ERROR;
 8004f00:	2301      	movs	r3, #1
 8004f02:	e0ca      	b.n	800509a <HAL_RCC_ClockConfig+0x266>
    }
    /* MSI is selected as System Clock Source */
    else
    {
      /* Check the MSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 8004f04:	4b69      	ldr	r3, [pc, #420]	; (80050ac <HAL_RCC_ClockConfig+0x278>)
 8004f06:	681a      	ldr	r2, [r3, #0]
 8004f08:	2380      	movs	r3, #128	; 0x80
 8004f0a:	009b      	lsls	r3, r3, #2
 8004f0c:	4013      	ands	r3, r2
 8004f0e:	d101      	bne.n	8004f14 <HAL_RCC_ClockConfig+0xe0>
      {
        return HAL_ERROR;
 8004f10:	2301      	movs	r3, #1
 8004f12:	e0c2      	b.n	800509a <HAL_RCC_ClockConfig+0x266>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8004f14:	4b65      	ldr	r3, [pc, #404]	; (80050ac <HAL_RCC_ClockConfig+0x278>)
 8004f16:	68db      	ldr	r3, [r3, #12]
 8004f18:	2203      	movs	r2, #3
 8004f1a:	4393      	bics	r3, r2
 8004f1c:	0019      	movs	r1, r3
 8004f1e:	687b      	ldr	r3, [r7, #4]
 8004f20:	685a      	ldr	r2, [r3, #4]
 8004f22:	4b62      	ldr	r3, [pc, #392]	; (80050ac <HAL_RCC_ClockConfig+0x278>)
 8004f24:	430a      	orrs	r2, r1
 8004f26:	60da      	str	r2, [r3, #12]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8004f28:	f7fe fb74 	bl	8003614 <HAL_GetTick>
 8004f2c:	0003      	movs	r3, r0
 8004f2e:	60fb      	str	r3, [r7, #12]

    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004f30:	687b      	ldr	r3, [r7, #4]
 8004f32:	685b      	ldr	r3, [r3, #4]
 8004f34:	2b02      	cmp	r3, #2
 8004f36:	d111      	bne.n	8004f5c <HAL_RCC_ClockConfig+0x128>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8004f38:	e009      	b.n	8004f4e <HAL_RCC_ClockConfig+0x11a>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004f3a:	f7fe fb6b 	bl	8003614 <HAL_GetTick>
 8004f3e:	0002      	movs	r2, r0
 8004f40:	68fb      	ldr	r3, [r7, #12]
 8004f42:	1ad3      	subs	r3, r2, r3
 8004f44:	4a58      	ldr	r2, [pc, #352]	; (80050a8 <HAL_RCC_ClockConfig+0x274>)
 8004f46:	4293      	cmp	r3, r2
 8004f48:	d901      	bls.n	8004f4e <HAL_RCC_ClockConfig+0x11a>
        {
          return HAL_TIMEOUT;
 8004f4a:	2303      	movs	r3, #3
 8004f4c:	e0a5      	b.n	800509a <HAL_RCC_ClockConfig+0x266>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8004f4e:	4b57      	ldr	r3, [pc, #348]	; (80050ac <HAL_RCC_ClockConfig+0x278>)
 8004f50:	68db      	ldr	r3, [r3, #12]
 8004f52:	220c      	movs	r2, #12
 8004f54:	4013      	ands	r3, r2
 8004f56:	2b08      	cmp	r3, #8
 8004f58:	d1ef      	bne.n	8004f3a <HAL_RCC_ClockConfig+0x106>
 8004f5a:	e03a      	b.n	8004fd2 <HAL_RCC_ClockConfig+0x19e>
        }
      }
    }
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8004f5c:	687b      	ldr	r3, [r7, #4]
 8004f5e:	685b      	ldr	r3, [r3, #4]
 8004f60:	2b03      	cmp	r3, #3
 8004f62:	d111      	bne.n	8004f88 <HAL_RCC_ClockConfig+0x154>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8004f64:	e009      	b.n	8004f7a <HAL_RCC_ClockConfig+0x146>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004f66:	f7fe fb55 	bl	8003614 <HAL_GetTick>
 8004f6a:	0002      	movs	r2, r0
 8004f6c:	68fb      	ldr	r3, [r7, #12]
 8004f6e:	1ad3      	subs	r3, r2, r3
 8004f70:	4a4d      	ldr	r2, [pc, #308]	; (80050a8 <HAL_RCC_ClockConfig+0x274>)
 8004f72:	4293      	cmp	r3, r2
 8004f74:	d901      	bls.n	8004f7a <HAL_RCC_ClockConfig+0x146>
        {
          return HAL_TIMEOUT;
 8004f76:	2303      	movs	r3, #3
 8004f78:	e08f      	b.n	800509a <HAL_RCC_ClockConfig+0x266>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8004f7a:	4b4c      	ldr	r3, [pc, #304]	; (80050ac <HAL_RCC_ClockConfig+0x278>)
 8004f7c:	68db      	ldr	r3, [r3, #12]
 8004f7e:	220c      	movs	r2, #12
 8004f80:	4013      	ands	r3, r2
 8004f82:	2b0c      	cmp	r3, #12
 8004f84:	d1ef      	bne.n	8004f66 <HAL_RCC_ClockConfig+0x132>
 8004f86:	e024      	b.n	8004fd2 <HAL_RCC_ClockConfig+0x19e>
        }
      }
    }
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 8004f88:	687b      	ldr	r3, [r7, #4]
 8004f8a:	685b      	ldr	r3, [r3, #4]
 8004f8c:	2b01      	cmp	r3, #1
 8004f8e:	d11b      	bne.n	8004fc8 <HAL_RCC_ClockConfig+0x194>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 8004f90:	e009      	b.n	8004fa6 <HAL_RCC_ClockConfig+0x172>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004f92:	f7fe fb3f 	bl	8003614 <HAL_GetTick>
 8004f96:	0002      	movs	r2, r0
 8004f98:	68fb      	ldr	r3, [r7, #12]
 8004f9a:	1ad3      	subs	r3, r2, r3
 8004f9c:	4a42      	ldr	r2, [pc, #264]	; (80050a8 <HAL_RCC_ClockConfig+0x274>)
 8004f9e:	4293      	cmp	r3, r2
 8004fa0:	d901      	bls.n	8004fa6 <HAL_RCC_ClockConfig+0x172>
        {
          return HAL_TIMEOUT;
 8004fa2:	2303      	movs	r3, #3
 8004fa4:	e079      	b.n	800509a <HAL_RCC_ClockConfig+0x266>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 8004fa6:	4b41      	ldr	r3, [pc, #260]	; (80050ac <HAL_RCC_ClockConfig+0x278>)
 8004fa8:	68db      	ldr	r3, [r3, #12]
 8004faa:	220c      	movs	r2, #12
 8004fac:	4013      	ands	r3, r2
 8004fae:	2b04      	cmp	r3, #4
 8004fb0:	d1ef      	bne.n	8004f92 <HAL_RCC_ClockConfig+0x15e>
 8004fb2:	e00e      	b.n	8004fd2 <HAL_RCC_ClockConfig+0x19e>
    }
    else
    {
      while(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_MSI)
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004fb4:	f7fe fb2e 	bl	8003614 <HAL_GetTick>
 8004fb8:	0002      	movs	r2, r0
 8004fba:	68fb      	ldr	r3, [r7, #12]
 8004fbc:	1ad3      	subs	r3, r2, r3
 8004fbe:	4a3a      	ldr	r2, [pc, #232]	; (80050a8 <HAL_RCC_ClockConfig+0x274>)
 8004fc0:	4293      	cmp	r3, r2
 8004fc2:	d901      	bls.n	8004fc8 <HAL_RCC_ClockConfig+0x194>
        {
          return HAL_TIMEOUT;
 8004fc4:	2303      	movs	r3, #3
 8004fc6:	e068      	b.n	800509a <HAL_RCC_ClockConfig+0x266>
      while(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_MSI)
 8004fc8:	4b38      	ldr	r3, [pc, #224]	; (80050ac <HAL_RCC_ClockConfig+0x278>)
 8004fca:	68db      	ldr	r3, [r3, #12]
 8004fcc:	220c      	movs	r2, #12
 8004fce:	4013      	ands	r3, r2
 8004fd0:	d1f0      	bne.n	8004fb4 <HAL_RCC_ClockConfig+0x180>
        }
      }
    }
  }
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8004fd2:	4b34      	ldr	r3, [pc, #208]	; (80050a4 <HAL_RCC_ClockConfig+0x270>)
 8004fd4:	681b      	ldr	r3, [r3, #0]
 8004fd6:	2201      	movs	r2, #1
 8004fd8:	4013      	ands	r3, r2
 8004fda:	683a      	ldr	r2, [r7, #0]
 8004fdc:	429a      	cmp	r2, r3
 8004fde:	d21e      	bcs.n	800501e <HAL_RCC_ClockConfig+0x1ea>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004fe0:	4b30      	ldr	r3, [pc, #192]	; (80050a4 <HAL_RCC_ClockConfig+0x270>)
 8004fe2:	681b      	ldr	r3, [r3, #0]
 8004fe4:	2201      	movs	r2, #1
 8004fe6:	4393      	bics	r3, r2
 8004fe8:	0019      	movs	r1, r3
 8004fea:	4b2e      	ldr	r3, [pc, #184]	; (80050a4 <HAL_RCC_ClockConfig+0x270>)
 8004fec:	683a      	ldr	r2, [r7, #0]
 8004fee:	430a      	orrs	r2, r1
 8004ff0:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8004ff2:	f7fe fb0f 	bl	8003614 <HAL_GetTick>
 8004ff6:	0003      	movs	r3, r0
 8004ff8:	60fb      	str	r3, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004ffa:	e009      	b.n	8005010 <HAL_RCC_ClockConfig+0x1dc>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004ffc:	f7fe fb0a 	bl	8003614 <HAL_GetTick>
 8005000:	0002      	movs	r2, r0
 8005002:	68fb      	ldr	r3, [r7, #12]
 8005004:	1ad3      	subs	r3, r2, r3
 8005006:	4a28      	ldr	r2, [pc, #160]	; (80050a8 <HAL_RCC_ClockConfig+0x274>)
 8005008:	4293      	cmp	r3, r2
 800500a:	d901      	bls.n	8005010 <HAL_RCC_ClockConfig+0x1dc>
      {
        return HAL_TIMEOUT;
 800500c:	2303      	movs	r3, #3
 800500e:	e044      	b.n	800509a <HAL_RCC_ClockConfig+0x266>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8005010:	4b24      	ldr	r3, [pc, #144]	; (80050a4 <HAL_RCC_ClockConfig+0x270>)
 8005012:	681b      	ldr	r3, [r3, #0]
 8005014:	2201      	movs	r2, #1
 8005016:	4013      	ands	r3, r2
 8005018:	683a      	ldr	r2, [r7, #0]
 800501a:	429a      	cmp	r2, r3
 800501c:	d1ee      	bne.n	8004ffc <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800501e:	687b      	ldr	r3, [r7, #4]
 8005020:	681b      	ldr	r3, [r3, #0]
 8005022:	2204      	movs	r2, #4
 8005024:	4013      	ands	r3, r2
 8005026:	d009      	beq.n	800503c <HAL_RCC_ClockConfig+0x208>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8005028:	4b20      	ldr	r3, [pc, #128]	; (80050ac <HAL_RCC_ClockConfig+0x278>)
 800502a:	68db      	ldr	r3, [r3, #12]
 800502c:	4a20      	ldr	r2, [pc, #128]	; (80050b0 <HAL_RCC_ClockConfig+0x27c>)
 800502e:	4013      	ands	r3, r2
 8005030:	0019      	movs	r1, r3
 8005032:	687b      	ldr	r3, [r7, #4]
 8005034:	68da      	ldr	r2, [r3, #12]
 8005036:	4b1d      	ldr	r3, [pc, #116]	; (80050ac <HAL_RCC_ClockConfig+0x278>)
 8005038:	430a      	orrs	r2, r1
 800503a:	60da      	str	r2, [r3, #12]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800503c:	687b      	ldr	r3, [r7, #4]
 800503e:	681b      	ldr	r3, [r3, #0]
 8005040:	2208      	movs	r2, #8
 8005042:	4013      	ands	r3, r2
 8005044:	d00a      	beq.n	800505c <HAL_RCC_ClockConfig+0x228>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8005046:	4b19      	ldr	r3, [pc, #100]	; (80050ac <HAL_RCC_ClockConfig+0x278>)
 8005048:	68db      	ldr	r3, [r3, #12]
 800504a:	4a1a      	ldr	r2, [pc, #104]	; (80050b4 <HAL_RCC_ClockConfig+0x280>)
 800504c:	4013      	ands	r3, r2
 800504e:	0019      	movs	r1, r3
 8005050:	687b      	ldr	r3, [r7, #4]
 8005052:	691b      	ldr	r3, [r3, #16]
 8005054:	00da      	lsls	r2, r3, #3
 8005056:	4b15      	ldr	r3, [pc, #84]	; (80050ac <HAL_RCC_ClockConfig+0x278>)
 8005058:	430a      	orrs	r2, r1
 800505a:	60da      	str	r2, [r3, #12]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 800505c:	f000 f832 	bl	80050c4 <HAL_RCC_GetSysClockFreq>
 8005060:	0001      	movs	r1, r0
 8005062:	4b12      	ldr	r3, [pc, #72]	; (80050ac <HAL_RCC_ClockConfig+0x278>)
 8005064:	68db      	ldr	r3, [r3, #12]
 8005066:	091b      	lsrs	r3, r3, #4
 8005068:	220f      	movs	r2, #15
 800506a:	4013      	ands	r3, r2
 800506c:	4a12      	ldr	r2, [pc, #72]	; (80050b8 <HAL_RCC_ClockConfig+0x284>)
 800506e:	5cd3      	ldrb	r3, [r2, r3]
 8005070:	000a      	movs	r2, r1
 8005072:	40da      	lsrs	r2, r3
 8005074:	4b11      	ldr	r3, [pc, #68]	; (80050bc <HAL_RCC_ClockConfig+0x288>)
 8005076:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8005078:	4b11      	ldr	r3, [pc, #68]	; (80050c0 <HAL_RCC_ClockConfig+0x28c>)
 800507a:	681b      	ldr	r3, [r3, #0]
 800507c:	250b      	movs	r5, #11
 800507e:	197c      	adds	r4, r7, r5
 8005080:	0018      	movs	r0, r3
 8005082:	f7fe fa81 	bl	8003588 <HAL_InitTick>
 8005086:	0003      	movs	r3, r0
 8005088:	7023      	strb	r3, [r4, #0]
  if(status != HAL_OK)
 800508a:	197b      	adds	r3, r7, r5
 800508c:	781b      	ldrb	r3, [r3, #0]
 800508e:	2b00      	cmp	r3, #0
 8005090:	d002      	beq.n	8005098 <HAL_RCC_ClockConfig+0x264>
  {
    return status;
 8005092:	197b      	adds	r3, r7, r5
 8005094:	781b      	ldrb	r3, [r3, #0]
 8005096:	e000      	b.n	800509a <HAL_RCC_ClockConfig+0x266>
  }

  return HAL_OK;
 8005098:	2300      	movs	r3, #0
}
 800509a:	0018      	movs	r0, r3
 800509c:	46bd      	mov	sp, r7
 800509e:	b004      	add	sp, #16
 80050a0:	bdb0      	pop	{r4, r5, r7, pc}
 80050a2:	46c0      	nop			; (mov r8, r8)
 80050a4:	40022000 	.word	0x40022000
 80050a8:	00001388 	.word	0x00001388
 80050ac:	40021000 	.word	0x40021000
 80050b0:	fffff8ff 	.word	0xfffff8ff
 80050b4:	ffffc7ff 	.word	0xffffc7ff
 80050b8:	08006ab0 	.word	0x08006ab0
 80050bc:	20000000 	.word	0x20000000
 80050c0:	20000004 	.word	0x20000004

080050c4 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80050c4:	b5b0      	push	{r4, r5, r7, lr}
 80050c6:	b08e      	sub	sp, #56	; 0x38
 80050c8:	af00      	add	r7, sp, #0
  uint32_t tmpreg, pllm, plld, pllvco, msiclkrange;    /* no init needed */
  uint32_t sysclockfreq;

  tmpreg = RCC->CFGR;
 80050ca:	4b4c      	ldr	r3, [pc, #304]	; (80051fc <HAL_RCC_GetSysClockFreq+0x138>)
 80050cc:	68db      	ldr	r3, [r3, #12]
 80050ce:	62fb      	str	r3, [r7, #44]	; 0x2c

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 80050d0:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80050d2:	230c      	movs	r3, #12
 80050d4:	4013      	ands	r3, r2
 80050d6:	2b0c      	cmp	r3, #12
 80050d8:	d014      	beq.n	8005104 <HAL_RCC_GetSysClockFreq+0x40>
 80050da:	d900      	bls.n	80050de <HAL_RCC_GetSysClockFreq+0x1a>
 80050dc:	e07b      	b.n	80051d6 <HAL_RCC_GetSysClockFreq+0x112>
 80050de:	2b04      	cmp	r3, #4
 80050e0:	d002      	beq.n	80050e8 <HAL_RCC_GetSysClockFreq+0x24>
 80050e2:	2b08      	cmp	r3, #8
 80050e4:	d00b      	beq.n	80050fe <HAL_RCC_GetSysClockFreq+0x3a>
 80050e6:	e076      	b.n	80051d6 <HAL_RCC_GetSysClockFreq+0x112>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      if ((RCC->CR & RCC_CR_HSIDIVF) != 0U)
 80050e8:	4b44      	ldr	r3, [pc, #272]	; (80051fc <HAL_RCC_GetSysClockFreq+0x138>)
 80050ea:	681b      	ldr	r3, [r3, #0]
 80050ec:	2210      	movs	r2, #16
 80050ee:	4013      	ands	r3, r2
 80050f0:	d002      	beq.n	80050f8 <HAL_RCC_GetSysClockFreq+0x34>
      {
        sysclockfreq =  (HSI_VALUE >> 2);
 80050f2:	4b43      	ldr	r3, [pc, #268]	; (8005200 <HAL_RCC_GetSysClockFreq+0x13c>)
 80050f4:	633b      	str	r3, [r7, #48]	; 0x30
      }
      else
      {
        sysclockfreq =  HSI_VALUE;
      }
      break;
 80050f6:	e07c      	b.n	80051f2 <HAL_RCC_GetSysClockFreq+0x12e>
        sysclockfreq =  HSI_VALUE;
 80050f8:	4b42      	ldr	r3, [pc, #264]	; (8005204 <HAL_RCC_GetSysClockFreq+0x140>)
 80050fa:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 80050fc:	e079      	b.n	80051f2 <HAL_RCC_GetSysClockFreq+0x12e>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 80050fe:	4b42      	ldr	r3, [pc, #264]	; (8005208 <HAL_RCC_GetSysClockFreq+0x144>)
 8005100:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 8005102:	e076      	b.n	80051f2 <HAL_RCC_GetSysClockFreq+0x12e>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllm = PLLMulTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_Pos];
 8005104:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005106:	0c9a      	lsrs	r2, r3, #18
 8005108:	230f      	movs	r3, #15
 800510a:	401a      	ands	r2, r3
 800510c:	4b3f      	ldr	r3, [pc, #252]	; (800520c <HAL_RCC_GetSysClockFreq+0x148>)
 800510e:	5c9b      	ldrb	r3, [r3, r2]
 8005110:	62bb      	str	r3, [r7, #40]	; 0x28
      plld = ((uint32_t)(tmpreg & RCC_CFGR_PLLDIV) >> RCC_CFGR_PLLDIV_Pos) + 1U;
 8005112:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005114:	0d9a      	lsrs	r2, r3, #22
 8005116:	2303      	movs	r3, #3
 8005118:	4013      	ands	r3, r2
 800511a:	3301      	adds	r3, #1
 800511c:	627b      	str	r3, [r7, #36]	; 0x24
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800511e:	4b37      	ldr	r3, [pc, #220]	; (80051fc <HAL_RCC_GetSysClockFreq+0x138>)
 8005120:	68da      	ldr	r2, [r3, #12]
 8005122:	2380      	movs	r3, #128	; 0x80
 8005124:	025b      	lsls	r3, r3, #9
 8005126:	4013      	ands	r3, r2
 8005128:	d01a      	beq.n	8005160 <HAL_RCC_GetSysClockFreq+0x9c>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)(((uint64_t)HSE_VALUE * (uint64_t)pllm) / (uint64_t)plld);
 800512a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800512c:	61bb      	str	r3, [r7, #24]
 800512e:	2300      	movs	r3, #0
 8005130:	61fb      	str	r3, [r7, #28]
 8005132:	4a35      	ldr	r2, [pc, #212]	; (8005208 <HAL_RCC_GetSysClockFreq+0x144>)
 8005134:	2300      	movs	r3, #0
 8005136:	69b8      	ldr	r0, [r7, #24]
 8005138:	69f9      	ldr	r1, [r7, #28]
 800513a:	f7fb f8a3 	bl	8000284 <__aeabi_lmul>
 800513e:	0002      	movs	r2, r0
 8005140:	000b      	movs	r3, r1
 8005142:	0010      	movs	r0, r2
 8005144:	0019      	movs	r1, r3
 8005146:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005148:	613b      	str	r3, [r7, #16]
 800514a:	2300      	movs	r3, #0
 800514c:	617b      	str	r3, [r7, #20]
 800514e:	693a      	ldr	r2, [r7, #16]
 8005150:	697b      	ldr	r3, [r7, #20]
 8005152:	f7fb f877 	bl	8000244 <__aeabi_uldivmod>
 8005156:	0002      	movs	r2, r0
 8005158:	000b      	movs	r3, r1
 800515a:	0013      	movs	r3, r2
 800515c:	637b      	str	r3, [r7, #52]	; 0x34
 800515e:	e037      	b.n	80051d0 <HAL_RCC_GetSysClockFreq+0x10c>
      }
      else
      {
        if ((RCC->CR & RCC_CR_HSIDIVF) != 0U)
 8005160:	4b26      	ldr	r3, [pc, #152]	; (80051fc <HAL_RCC_GetSysClockFreq+0x138>)
 8005162:	681b      	ldr	r3, [r3, #0]
 8005164:	2210      	movs	r2, #16
 8005166:	4013      	ands	r3, r2
 8005168:	d01a      	beq.n	80051a0 <HAL_RCC_GetSysClockFreq+0xdc>
        {
          pllvco = (uint32_t)((((uint64_t)(HSI_VALUE >> 2)) * (uint64_t)pllm) / (uint64_t)plld);
 800516a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800516c:	60bb      	str	r3, [r7, #8]
 800516e:	2300      	movs	r3, #0
 8005170:	60fb      	str	r3, [r7, #12]
 8005172:	4a23      	ldr	r2, [pc, #140]	; (8005200 <HAL_RCC_GetSysClockFreq+0x13c>)
 8005174:	2300      	movs	r3, #0
 8005176:	68b8      	ldr	r0, [r7, #8]
 8005178:	68f9      	ldr	r1, [r7, #12]
 800517a:	f7fb f883 	bl	8000284 <__aeabi_lmul>
 800517e:	0002      	movs	r2, r0
 8005180:	000b      	movs	r3, r1
 8005182:	0010      	movs	r0, r2
 8005184:	0019      	movs	r1, r3
 8005186:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005188:	603b      	str	r3, [r7, #0]
 800518a:	2300      	movs	r3, #0
 800518c:	607b      	str	r3, [r7, #4]
 800518e:	683a      	ldr	r2, [r7, #0]
 8005190:	687b      	ldr	r3, [r7, #4]
 8005192:	f7fb f857 	bl	8000244 <__aeabi_uldivmod>
 8005196:	0002      	movs	r2, r0
 8005198:	000b      	movs	r3, r1
 800519a:	0013      	movs	r3, r2
 800519c:	637b      	str	r3, [r7, #52]	; 0x34
 800519e:	e017      	b.n	80051d0 <HAL_RCC_GetSysClockFreq+0x10c>
        }
        else
        {
         pllvco = (uint32_t)(((uint64_t)HSI_VALUE * (uint64_t)pllm) / (uint64_t)plld);
 80051a0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80051a2:	0018      	movs	r0, r3
 80051a4:	2300      	movs	r3, #0
 80051a6:	0019      	movs	r1, r3
 80051a8:	4a16      	ldr	r2, [pc, #88]	; (8005204 <HAL_RCC_GetSysClockFreq+0x140>)
 80051aa:	2300      	movs	r3, #0
 80051ac:	f7fb f86a 	bl	8000284 <__aeabi_lmul>
 80051b0:	0002      	movs	r2, r0
 80051b2:	000b      	movs	r3, r1
 80051b4:	0010      	movs	r0, r2
 80051b6:	0019      	movs	r1, r3
 80051b8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80051ba:	001c      	movs	r4, r3
 80051bc:	2300      	movs	r3, #0
 80051be:	001d      	movs	r5, r3
 80051c0:	0022      	movs	r2, r4
 80051c2:	002b      	movs	r3, r5
 80051c4:	f7fb f83e 	bl	8000244 <__aeabi_uldivmod>
 80051c8:	0002      	movs	r2, r0
 80051ca:	000b      	movs	r3, r1
 80051cc:	0013      	movs	r3, r2
 80051ce:	637b      	str	r3, [r7, #52]	; 0x34
        }
      }
      sysclockfreq = pllvco;
 80051d0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80051d2:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 80051d4:	e00d      	b.n	80051f2 <HAL_RCC_GetSysClockFreq+0x12e>
    }
    case RCC_SYSCLKSOURCE_STATUS_MSI:  /* MSI used as system clock source */
    default: /* MSI used as system clock */
    {
      msiclkrange = (RCC->ICSCR & RCC_ICSCR_MSIRANGE ) >> RCC_ICSCR_MSIRANGE_Pos;
 80051d6:	4b09      	ldr	r3, [pc, #36]	; (80051fc <HAL_RCC_GetSysClockFreq+0x138>)
 80051d8:	685b      	ldr	r3, [r3, #4]
 80051da:	0b5b      	lsrs	r3, r3, #13
 80051dc:	2207      	movs	r2, #7
 80051de:	4013      	ands	r3, r2
 80051e0:	623b      	str	r3, [r7, #32]
      sysclockfreq = (32768U * (1UL << (msiclkrange + 1U)));
 80051e2:	6a3b      	ldr	r3, [r7, #32]
 80051e4:	3301      	adds	r3, #1
 80051e6:	2280      	movs	r2, #128	; 0x80
 80051e8:	0212      	lsls	r2, r2, #8
 80051ea:	409a      	lsls	r2, r3
 80051ec:	0013      	movs	r3, r2
 80051ee:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 80051f0:	46c0      	nop			; (mov r8, r8)
    }
  }
  return sysclockfreq;
 80051f2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
}
 80051f4:	0018      	movs	r0, r3
 80051f6:	46bd      	mov	sp, r7
 80051f8:	b00e      	add	sp, #56	; 0x38
 80051fa:	bdb0      	pop	{r4, r5, r7, pc}
 80051fc:	40021000 	.word	0x40021000
 8005200:	003d0900 	.word	0x003d0900
 8005204:	00f42400 	.word	0x00f42400
 8005208:	007a1200 	.word	0x007a1200
 800520c:	08006ac8 	.word	0x08006ac8

08005210 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8005210:	b580      	push	{r7, lr}
 8005212:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8005214:	4b02      	ldr	r3, [pc, #8]	; (8005220 <HAL_RCC_GetHCLKFreq+0x10>)
 8005216:	681b      	ldr	r3, [r3, #0]
}
 8005218:	0018      	movs	r0, r3
 800521a:	46bd      	mov	sp, r7
 800521c:	bd80      	pop	{r7, pc}
 800521e:	46c0      	nop			; (mov r8, r8)
 8005220:	20000000 	.word	0x20000000

08005224 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8005224:	b580      	push	{r7, lr}
 8005226:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8005228:	f7ff fff2 	bl	8005210 <HAL_RCC_GetHCLKFreq>
 800522c:	0001      	movs	r1, r0
 800522e:	4b06      	ldr	r3, [pc, #24]	; (8005248 <HAL_RCC_GetPCLK1Freq+0x24>)
 8005230:	68db      	ldr	r3, [r3, #12]
 8005232:	0a1b      	lsrs	r3, r3, #8
 8005234:	2207      	movs	r2, #7
 8005236:	4013      	ands	r3, r2
 8005238:	4a04      	ldr	r2, [pc, #16]	; (800524c <HAL_RCC_GetPCLK1Freq+0x28>)
 800523a:	5cd3      	ldrb	r3, [r2, r3]
 800523c:	40d9      	lsrs	r1, r3
 800523e:	000b      	movs	r3, r1
}
 8005240:	0018      	movs	r0, r3
 8005242:	46bd      	mov	sp, r7
 8005244:	bd80      	pop	{r7, pc}
 8005246:	46c0      	nop			; (mov r8, r8)
 8005248:	40021000 	.word	0x40021000
 800524c:	08006ac0 	.word	0x08006ac0

08005250 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8005250:	b580      	push	{r7, lr}
 8005252:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8005254:	f7ff ffdc 	bl	8005210 <HAL_RCC_GetHCLKFreq>
 8005258:	0001      	movs	r1, r0
 800525a:	4b06      	ldr	r3, [pc, #24]	; (8005274 <HAL_RCC_GetPCLK2Freq+0x24>)
 800525c:	68db      	ldr	r3, [r3, #12]
 800525e:	0adb      	lsrs	r3, r3, #11
 8005260:	2207      	movs	r2, #7
 8005262:	4013      	ands	r3, r2
 8005264:	4a04      	ldr	r2, [pc, #16]	; (8005278 <HAL_RCC_GetPCLK2Freq+0x28>)
 8005266:	5cd3      	ldrb	r3, [r2, r3]
 8005268:	40d9      	lsrs	r1, r3
 800526a:	000b      	movs	r3, r1
}
 800526c:	0018      	movs	r0, r3
 800526e:	46bd      	mov	sp, r7
 8005270:	bd80      	pop	{r7, pc}
 8005272:	46c0      	nop			; (mov r8, r8)
 8005274:	40021000 	.word	0x40021000
 8005278:	08006ac0 	.word	0x08006ac0

0800527c <HAL_RCCEx_PeriphCLKConfig>:
  * @retval HAL status
  * @note   If HAL_ERROR returned, first switch-OFF HSE clock oscillator with @ref HAL_RCC_OscConfig()
  *         to possibly update HSE divider.
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800527c:	b580      	push	{r7, lr}
 800527e:	b086      	sub	sp, #24
 8005280:	af00      	add	r7, sp, #0
 8005282:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_reg;
  FlagStatus       pwrclkchanged = RESET;
 8005284:	2317      	movs	r3, #23
 8005286:	18fb      	adds	r3, r7, r3
 8005288:	2200      	movs	r2, #0
 800528a:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 800528c:	687b      	ldr	r3, [r7, #4]
 800528e:	681b      	ldr	r3, [r3, #0]
 8005290:	2220      	movs	r2, #32
 8005292:	4013      	ands	r3, r2
 8005294:	d106      	bne.n	80052a4 <HAL_RCCEx_PeriphCLKConfig+0x28>
#if defined(LCD)
   || (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LCD) == RCC_PERIPHCLK_LCD)
 8005296:	687b      	ldr	r3, [r7, #4]
 8005298:	681a      	ldr	r2, [r3, #0]
 800529a:	2380      	movs	r3, #128	; 0x80
 800529c:	011b      	lsls	r3, r3, #4
 800529e:	4013      	ands	r3, r2
 80052a0:	d100      	bne.n	80052a4 <HAL_RCCEx_PeriphCLKConfig+0x28>
 80052a2:	e104      	b.n	80054ae <HAL_RCCEx_PeriphCLKConfig+0x232>
#endif /* LCD */

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80052a4:	4bb1      	ldr	r3, [pc, #708]	; (800556c <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 80052a6:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80052a8:	2380      	movs	r3, #128	; 0x80
 80052aa:	055b      	lsls	r3, r3, #21
 80052ac:	4013      	ands	r3, r2
 80052ae:	d10a      	bne.n	80052c6 <HAL_RCCEx_PeriphCLKConfig+0x4a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80052b0:	4bae      	ldr	r3, [pc, #696]	; (800556c <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 80052b2:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80052b4:	4bad      	ldr	r3, [pc, #692]	; (800556c <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 80052b6:	2180      	movs	r1, #128	; 0x80
 80052b8:	0549      	lsls	r1, r1, #21
 80052ba:	430a      	orrs	r2, r1
 80052bc:	639a      	str	r2, [r3, #56]	; 0x38
      pwrclkchanged = SET;
 80052be:	2317      	movs	r3, #23
 80052c0:	18fb      	adds	r3, r7, r3
 80052c2:	2201      	movs	r2, #1
 80052c4:	701a      	strb	r2, [r3, #0]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80052c6:	4baa      	ldr	r3, [pc, #680]	; (8005570 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 80052c8:	681a      	ldr	r2, [r3, #0]
 80052ca:	2380      	movs	r3, #128	; 0x80
 80052cc:	005b      	lsls	r3, r3, #1
 80052ce:	4013      	ands	r3, r2
 80052d0:	d11a      	bne.n	8005308 <HAL_RCCEx_PeriphCLKConfig+0x8c>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80052d2:	4ba7      	ldr	r3, [pc, #668]	; (8005570 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 80052d4:	681a      	ldr	r2, [r3, #0]
 80052d6:	4ba6      	ldr	r3, [pc, #664]	; (8005570 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 80052d8:	2180      	movs	r1, #128	; 0x80
 80052da:	0049      	lsls	r1, r1, #1
 80052dc:	430a      	orrs	r2, r1
 80052de:	601a      	str	r2, [r3, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80052e0:	f7fe f998 	bl	8003614 <HAL_GetTick>
 80052e4:	0003      	movs	r3, r0
 80052e6:	613b      	str	r3, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80052e8:	e008      	b.n	80052fc <HAL_RCCEx_PeriphCLKConfig+0x80>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80052ea:	f7fe f993 	bl	8003614 <HAL_GetTick>
 80052ee:	0002      	movs	r2, r0
 80052f0:	693b      	ldr	r3, [r7, #16]
 80052f2:	1ad3      	subs	r3, r2, r3
 80052f4:	2b64      	cmp	r3, #100	; 0x64
 80052f6:	d901      	bls.n	80052fc <HAL_RCCEx_PeriphCLKConfig+0x80>
        {
          return HAL_TIMEOUT;
 80052f8:	2303      	movs	r3, #3
 80052fa:	e133      	b.n	8005564 <HAL_RCCEx_PeriphCLKConfig+0x2e8>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80052fc:	4b9c      	ldr	r3, [pc, #624]	; (8005570 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 80052fe:	681a      	ldr	r2, [r3, #0]
 8005300:	2380      	movs	r3, #128	; 0x80
 8005302:	005b      	lsls	r3, r3, #1
 8005304:	4013      	ands	r3, r2
 8005306:	d0f0      	beq.n	80052ea <HAL_RCCEx_PeriphCLKConfig+0x6e>
        }
      }
    }

    /* Check if user wants to change HSE RTC prescaler whereas HSE is enabled */
    temp_reg = (RCC->CR & RCC_CR_RTCPRE);
 8005308:	4b98      	ldr	r3, [pc, #608]	; (800556c <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 800530a:	681a      	ldr	r2, [r3, #0]
 800530c:	23c0      	movs	r3, #192	; 0xc0
 800530e:	039b      	lsls	r3, r3, #14
 8005310:	4013      	ands	r3, r2
 8005312:	60fb      	str	r3, [r7, #12]
    if ((temp_reg != (PeriphClkInit->RTCClockSelection & RCC_CR_RTCPRE))
 8005314:	687b      	ldr	r3, [r7, #4]
 8005316:	685a      	ldr	r2, [r3, #4]
 8005318:	23c0      	movs	r3, #192	; 0xc0
 800531a:	039b      	lsls	r3, r3, #14
 800531c:	4013      	ands	r3, r2
 800531e:	68fa      	ldr	r2, [r7, #12]
 8005320:	429a      	cmp	r2, r3
 8005322:	d107      	bne.n	8005334 <HAL_RCCEx_PeriphCLKConfig+0xb8>
#if defined (LCD)
     || (temp_reg != (PeriphClkInit->LCDClockSelection & RCC_CR_RTCPRE))
 8005324:	687b      	ldr	r3, [r7, #4]
 8005326:	689a      	ldr	r2, [r3, #8]
 8005328:	23c0      	movs	r3, #192	; 0xc0
 800532a:	039b      	lsls	r3, r3, #14
 800532c:	4013      	ands	r3, r2
 800532e:	68fa      	ldr	r2, [r7, #12]
 8005330:	429a      	cmp	r2, r3
 8005332:	d013      	beq.n	800535c <HAL_RCCEx_PeriphCLKConfig+0xe0>
#endif /* LCD */
       )
    { /* Check HSE State */
      if ((PeriphClkInit->RTCClockSelection & RCC_CSR_RTCSEL) == RCC_CSR_RTCSEL_HSE)
 8005334:	687b      	ldr	r3, [r7, #4]
 8005336:	685a      	ldr	r2, [r3, #4]
 8005338:	23c0      	movs	r3, #192	; 0xc0
 800533a:	029b      	lsls	r3, r3, #10
 800533c:	401a      	ands	r2, r3
 800533e:	23c0      	movs	r3, #192	; 0xc0
 8005340:	029b      	lsls	r3, r3, #10
 8005342:	429a      	cmp	r2, r3
 8005344:	d10a      	bne.n	800535c <HAL_RCCEx_PeriphCLKConfig+0xe0>
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 8005346:	4b89      	ldr	r3, [pc, #548]	; (800556c <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8005348:	681a      	ldr	r2, [r3, #0]
 800534a:	2380      	movs	r3, #128	; 0x80
 800534c:	029b      	lsls	r3, r3, #10
 800534e:	401a      	ands	r2, r3
 8005350:	2380      	movs	r3, #128	; 0x80
 8005352:	029b      	lsls	r3, r3, #10
 8005354:	429a      	cmp	r2, r3
 8005356:	d101      	bne.n	800535c <HAL_RCCEx_PeriphCLKConfig+0xe0>
        {
          /* To update HSE divider, first switch-OFF HSE clock oscillator*/
          return HAL_ERROR;
 8005358:	2301      	movs	r3, #1
 800535a:	e103      	b.n	8005564 <HAL_RCCEx_PeriphCLKConfig+0x2e8>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->CSR & RCC_CSR_RTCSEL);
 800535c:	4b83      	ldr	r3, [pc, #524]	; (800556c <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 800535e:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8005360:	23c0      	movs	r3, #192	; 0xc0
 8005362:	029b      	lsls	r3, r3, #10
 8005364:	4013      	ands	r3, r2
 8005366:	60fb      	str	r3, [r7, #12]

    if((temp_reg != 0x00000000U) && (((temp_reg != (PeriphClkInit->RTCClockSelection & RCC_CSR_RTCSEL)) \
 8005368:	68fb      	ldr	r3, [r7, #12]
 800536a:	2b00      	cmp	r3, #0
 800536c:	d049      	beq.n	8005402 <HAL_RCCEx_PeriphCLKConfig+0x186>
 800536e:	687b      	ldr	r3, [r7, #4]
 8005370:	685a      	ldr	r2, [r3, #4]
 8005372:	23c0      	movs	r3, #192	; 0xc0
 8005374:	029b      	lsls	r3, r3, #10
 8005376:	4013      	ands	r3, r2
 8005378:	68fa      	ldr	r2, [r7, #12]
 800537a:	429a      	cmp	r2, r3
 800537c:	d004      	beq.n	8005388 <HAL_RCCEx_PeriphCLKConfig+0x10c>
      && (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 800537e:	687b      	ldr	r3, [r7, #4]
 8005380:	681b      	ldr	r3, [r3, #0]
 8005382:	2220      	movs	r2, #32
 8005384:	4013      	ands	r3, r2
 8005386:	d10d      	bne.n	80053a4 <HAL_RCCEx_PeriphCLKConfig+0x128>
#if defined(LCD)
      || ((temp_reg != (PeriphClkInit->LCDClockSelection & RCC_CSR_RTCSEL)) \
 8005388:	687b      	ldr	r3, [r7, #4]
 800538a:	689a      	ldr	r2, [r3, #8]
 800538c:	23c0      	movs	r3, #192	; 0xc0
 800538e:	029b      	lsls	r3, r3, #10
 8005390:	4013      	ands	r3, r2
 8005392:	68fa      	ldr	r2, [r7, #12]
 8005394:	429a      	cmp	r2, r3
 8005396:	d034      	beq.n	8005402 <HAL_RCCEx_PeriphCLKConfig+0x186>
       && (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LCD) == RCC_PERIPHCLK_LCD))
 8005398:	687b      	ldr	r3, [r7, #4]
 800539a:	681a      	ldr	r2, [r3, #0]
 800539c:	2380      	movs	r3, #128	; 0x80
 800539e:	011b      	lsls	r3, r3, #4
 80053a0:	4013      	ands	r3, r2
 80053a2:	d02e      	beq.n	8005402 <HAL_RCCEx_PeriphCLKConfig+0x186>
#endif /* LCD */
     ))
    {
      /* Store the content of CSR register before the reset of Backup Domain */
      temp_reg = (RCC->CSR & ~(RCC_CSR_RTCSEL));
 80053a4:	4b71      	ldr	r3, [pc, #452]	; (800556c <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 80053a6:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80053a8:	4a72      	ldr	r2, [pc, #456]	; (8005574 <HAL_RCCEx_PeriphCLKConfig+0x2f8>)
 80053aa:	4013      	ands	r3, r2
 80053ac:	60fb      	str	r3, [r7, #12]

      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 80053ae:	4b6f      	ldr	r3, [pc, #444]	; (800556c <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 80053b0:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 80053b2:	4b6e      	ldr	r3, [pc, #440]	; (800556c <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 80053b4:	2180      	movs	r1, #128	; 0x80
 80053b6:	0309      	lsls	r1, r1, #12
 80053b8:	430a      	orrs	r2, r1
 80053ba:	651a      	str	r2, [r3, #80]	; 0x50
      __HAL_RCC_BACKUPRESET_RELEASE();
 80053bc:	4b6b      	ldr	r3, [pc, #428]	; (800556c <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 80053be:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 80053c0:	4b6a      	ldr	r3, [pc, #424]	; (800556c <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 80053c2:	496d      	ldr	r1, [pc, #436]	; (8005578 <HAL_RCCEx_PeriphCLKConfig+0x2fc>)
 80053c4:	400a      	ands	r2, r1
 80053c6:	651a      	str	r2, [r3, #80]	; 0x50

      /* Restore the Content of CSR register */
      RCC->CSR = temp_reg;
 80053c8:	4b68      	ldr	r3, [pc, #416]	; (800556c <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 80053ca:	68fa      	ldr	r2, [r7, #12]
 80053cc:	651a      	str	r2, [r3, #80]	; 0x50

       /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_CSR_LSEON))
 80053ce:	68fa      	ldr	r2, [r7, #12]
 80053d0:	2380      	movs	r3, #128	; 0x80
 80053d2:	005b      	lsls	r3, r3, #1
 80053d4:	4013      	ands	r3, r2
 80053d6:	d014      	beq.n	8005402 <HAL_RCCEx_PeriphCLKConfig+0x186>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80053d8:	f7fe f91c 	bl	8003614 <HAL_GetTick>
 80053dc:	0003      	movs	r3, r0
 80053de:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 80053e0:	e009      	b.n	80053f6 <HAL_RCCEx_PeriphCLKConfig+0x17a>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80053e2:	f7fe f917 	bl	8003614 <HAL_GetTick>
 80053e6:	0002      	movs	r2, r0
 80053e8:	693b      	ldr	r3, [r7, #16]
 80053ea:	1ad3      	subs	r3, r2, r3
 80053ec:	4a63      	ldr	r2, [pc, #396]	; (800557c <HAL_RCCEx_PeriphCLKConfig+0x300>)
 80053ee:	4293      	cmp	r3, r2
 80053f0:	d901      	bls.n	80053f6 <HAL_RCCEx_PeriphCLKConfig+0x17a>
          {
            return HAL_TIMEOUT;
 80053f2:	2303      	movs	r3, #3
 80053f4:	e0b6      	b.n	8005564 <HAL_RCCEx_PeriphCLKConfig+0x2e8>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 80053f6:	4b5d      	ldr	r3, [pc, #372]	; (800556c <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 80053f8:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 80053fa:	2380      	movs	r3, #128	; 0x80
 80053fc:	009b      	lsls	r3, r3, #2
 80053fe:	4013      	ands	r3, r2
 8005400:	d0ef      	beq.n	80053e2 <HAL_RCCEx_PeriphCLKConfig+0x166>
          }
        }
      }
    }
#if defined(LCD)
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LCD) == RCC_PERIPHCLK_LCD)
 8005402:	687b      	ldr	r3, [r7, #4]
 8005404:	681a      	ldr	r2, [r3, #0]
 8005406:	2380      	movs	r3, #128	; 0x80
 8005408:	011b      	lsls	r3, r3, #4
 800540a:	4013      	ands	r3, r2
 800540c:	d01f      	beq.n	800544e <HAL_RCCEx_PeriphCLKConfig+0x1d2>
    {
      __HAL_RCC_LCD_CONFIG(PeriphClkInit->LCDClockSelection);
 800540e:	687b      	ldr	r3, [r7, #4]
 8005410:	689a      	ldr	r2, [r3, #8]
 8005412:	23c0      	movs	r3, #192	; 0xc0
 8005414:	029b      	lsls	r3, r3, #10
 8005416:	401a      	ands	r2, r3
 8005418:	23c0      	movs	r3, #192	; 0xc0
 800541a:	029b      	lsls	r3, r3, #10
 800541c:	429a      	cmp	r2, r3
 800541e:	d10c      	bne.n	800543a <HAL_RCCEx_PeriphCLKConfig+0x1be>
 8005420:	4b52      	ldr	r3, [pc, #328]	; (800556c <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8005422:	681b      	ldr	r3, [r3, #0]
 8005424:	4a56      	ldr	r2, [pc, #344]	; (8005580 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8005426:	4013      	ands	r3, r2
 8005428:	0019      	movs	r1, r3
 800542a:	687b      	ldr	r3, [r7, #4]
 800542c:	689a      	ldr	r2, [r3, #8]
 800542e:	23c0      	movs	r3, #192	; 0xc0
 8005430:	039b      	lsls	r3, r3, #14
 8005432:	401a      	ands	r2, r3
 8005434:	4b4d      	ldr	r3, [pc, #308]	; (800556c <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8005436:	430a      	orrs	r2, r1
 8005438:	601a      	str	r2, [r3, #0]
 800543a:	4b4c      	ldr	r3, [pc, #304]	; (800556c <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 800543c:	6d19      	ldr	r1, [r3, #80]	; 0x50
 800543e:	687b      	ldr	r3, [r7, #4]
 8005440:	689a      	ldr	r2, [r3, #8]
 8005442:	23c0      	movs	r3, #192	; 0xc0
 8005444:	029b      	lsls	r3, r3, #10
 8005446:	401a      	ands	r2, r3
 8005448:	4b48      	ldr	r3, [pc, #288]	; (800556c <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 800544a:	430a      	orrs	r2, r1
 800544c:	651a      	str	r2, [r3, #80]	; 0x50
    } 
#endif /* LCD */

    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 800544e:	687b      	ldr	r3, [r7, #4]
 8005450:	681b      	ldr	r3, [r3, #0]
 8005452:	2220      	movs	r2, #32
 8005454:	4013      	ands	r3, r2
 8005456:	d01f      	beq.n	8005498 <HAL_RCCEx_PeriphCLKConfig+0x21c>
    {
      __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8005458:	687b      	ldr	r3, [r7, #4]
 800545a:	685a      	ldr	r2, [r3, #4]
 800545c:	23c0      	movs	r3, #192	; 0xc0
 800545e:	029b      	lsls	r3, r3, #10
 8005460:	401a      	ands	r2, r3
 8005462:	23c0      	movs	r3, #192	; 0xc0
 8005464:	029b      	lsls	r3, r3, #10
 8005466:	429a      	cmp	r2, r3
 8005468:	d10c      	bne.n	8005484 <HAL_RCCEx_PeriphCLKConfig+0x208>
 800546a:	4b40      	ldr	r3, [pc, #256]	; (800556c <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 800546c:	681b      	ldr	r3, [r3, #0]
 800546e:	4a44      	ldr	r2, [pc, #272]	; (8005580 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8005470:	4013      	ands	r3, r2
 8005472:	0019      	movs	r1, r3
 8005474:	687b      	ldr	r3, [r7, #4]
 8005476:	685a      	ldr	r2, [r3, #4]
 8005478:	23c0      	movs	r3, #192	; 0xc0
 800547a:	039b      	lsls	r3, r3, #14
 800547c:	401a      	ands	r2, r3
 800547e:	4b3b      	ldr	r3, [pc, #236]	; (800556c <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8005480:	430a      	orrs	r2, r1
 8005482:	601a      	str	r2, [r3, #0]
 8005484:	4b39      	ldr	r3, [pc, #228]	; (800556c <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8005486:	6d19      	ldr	r1, [r3, #80]	; 0x50
 8005488:	687b      	ldr	r3, [r7, #4]
 800548a:	685a      	ldr	r2, [r3, #4]
 800548c:	23c0      	movs	r3, #192	; 0xc0
 800548e:	029b      	lsls	r3, r3, #10
 8005490:	401a      	ands	r2, r3
 8005492:	4b36      	ldr	r3, [pc, #216]	; (800556c <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8005494:	430a      	orrs	r2, r1
 8005496:	651a      	str	r2, [r3, #80]	; 0x50
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8005498:	2317      	movs	r3, #23
 800549a:	18fb      	adds	r3, r7, r3
 800549c:	781b      	ldrb	r3, [r3, #0]
 800549e:	2b01      	cmp	r3, #1
 80054a0:	d105      	bne.n	80054ae <HAL_RCCEx_PeriphCLKConfig+0x232>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80054a2:	4b32      	ldr	r3, [pc, #200]	; (800556c <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 80054a4:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80054a6:	4b31      	ldr	r3, [pc, #196]	; (800556c <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 80054a8:	4936      	ldr	r1, [pc, #216]	; (8005584 <HAL_RCCEx_PeriphCLKConfig+0x308>)
 80054aa:	400a      	ands	r2, r1
 80054ac:	639a      	str	r2, [r3, #56]	; 0x38
    }
  }

#if defined (RCC_CCIPR_USART1SEL)
  /*------------------------------- USART1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80054ae:	687b      	ldr	r3, [r7, #4]
 80054b0:	681b      	ldr	r3, [r3, #0]
 80054b2:	2201      	movs	r2, #1
 80054b4:	4013      	ands	r3, r2
 80054b6:	d009      	beq.n	80054cc <HAL_RCCEx_PeriphCLKConfig+0x250>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80054b8:	4b2c      	ldr	r3, [pc, #176]	; (800556c <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 80054ba:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80054bc:	2203      	movs	r2, #3
 80054be:	4393      	bics	r3, r2
 80054c0:	0019      	movs	r1, r3
 80054c2:	687b      	ldr	r3, [r7, #4]
 80054c4:	68da      	ldr	r2, [r3, #12]
 80054c6:	4b29      	ldr	r3, [pc, #164]	; (800556c <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 80054c8:	430a      	orrs	r2, r1
 80054ca:	64da      	str	r2, [r3, #76]	; 0x4c
  }
#endif /* RCC_CCIPR_USART1SEL */

  /*----------------------------- USART2 Configuration --------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 80054cc:	687b      	ldr	r3, [r7, #4]
 80054ce:	681b      	ldr	r3, [r3, #0]
 80054d0:	2202      	movs	r2, #2
 80054d2:	4013      	ands	r3, r2
 80054d4:	d009      	beq.n	80054ea <HAL_RCCEx_PeriphCLKConfig+0x26e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 80054d6:	4b25      	ldr	r3, [pc, #148]	; (800556c <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 80054d8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80054da:	220c      	movs	r2, #12
 80054dc:	4393      	bics	r3, r2
 80054de:	0019      	movs	r1, r3
 80054e0:	687b      	ldr	r3, [r7, #4]
 80054e2:	691a      	ldr	r2, [r3, #16]
 80054e4:	4b21      	ldr	r3, [pc, #132]	; (800556c <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 80054e6:	430a      	orrs	r2, r1
 80054e8:	64da      	str	r2, [r3, #76]	; 0x4c
  }

  /*------------------------------ LPUART1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 80054ea:	687b      	ldr	r3, [r7, #4]
 80054ec:	681b      	ldr	r3, [r3, #0]
 80054ee:	2204      	movs	r2, #4
 80054f0:	4013      	ands	r3, r2
 80054f2:	d009      	beq.n	8005508 <HAL_RCCEx_PeriphCLKConfig+0x28c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 80054f4:	4b1d      	ldr	r3, [pc, #116]	; (800556c <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 80054f6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80054f8:	4a23      	ldr	r2, [pc, #140]	; (8005588 <HAL_RCCEx_PeriphCLKConfig+0x30c>)
 80054fa:	4013      	ands	r3, r2
 80054fc:	0019      	movs	r1, r3
 80054fe:	687b      	ldr	r3, [r7, #4]
 8005500:	695a      	ldr	r2, [r3, #20]
 8005502:	4b1a      	ldr	r3, [pc, #104]	; (800556c <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8005504:	430a      	orrs	r2, r1
 8005506:	64da      	str	r2, [r3, #76]	; 0x4c
  }

  /*------------------------------ I2C1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8005508:	687b      	ldr	r3, [r7, #4]
 800550a:	681b      	ldr	r3, [r3, #0]
 800550c:	2208      	movs	r2, #8
 800550e:	4013      	ands	r3, r2
 8005510:	d009      	beq.n	8005526 <HAL_RCCEx_PeriphCLKConfig+0x2aa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8005512:	4b16      	ldr	r3, [pc, #88]	; (800556c <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8005514:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005516:	4a1d      	ldr	r2, [pc, #116]	; (800558c <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8005518:	4013      	ands	r3, r2
 800551a:	0019      	movs	r1, r3
 800551c:	687b      	ldr	r3, [r7, #4]
 800551e:	699a      	ldr	r2, [r3, #24]
 8005520:	4b12      	ldr	r3, [pc, #72]	; (800556c <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8005522:	430a      	orrs	r2, r1
 8005524:	64da      	str	r2, [r3, #76]	; 0x4c
  }
#endif /* RCC_CCIPR_I2C3SEL */

#if defined(USB)
 /*---------------------------- USB and RNG configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8005526:	687b      	ldr	r3, [r7, #4]
 8005528:	681b      	ldr	r3, [r3, #0]
 800552a:	2240      	movs	r2, #64	; 0x40
 800552c:	4013      	ands	r3, r2
 800552e:	d009      	beq.n	8005544 <HAL_RCCEx_PeriphCLKConfig+0x2c8>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8005530:	4b0e      	ldr	r3, [pc, #56]	; (800556c <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8005532:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005534:	4a16      	ldr	r2, [pc, #88]	; (8005590 <HAL_RCCEx_PeriphCLKConfig+0x314>)
 8005536:	4013      	ands	r3, r2
 8005538:	0019      	movs	r1, r3
 800553a:	687b      	ldr	r3, [r7, #4]
 800553c:	6a1a      	ldr	r2, [r3, #32]
 800553e:	4b0b      	ldr	r3, [pc, #44]	; (800556c <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8005540:	430a      	orrs	r2, r1
 8005542:	64da      	str	r2, [r3, #76]	; 0x4c
  }
#endif /* USB */

  /*---------------------------- LPTIM1 configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8005544:	687b      	ldr	r3, [r7, #4]
 8005546:	681b      	ldr	r3, [r3, #0]
 8005548:	2280      	movs	r2, #128	; 0x80
 800554a:	4013      	ands	r3, r2
 800554c:	d009      	beq.n	8005562 <HAL_RCCEx_PeriphCLKConfig+0x2e6>
  {
    assert_param(IS_RCC_LPTIMCLK(PeriphClkInit->LptimClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->LptimClockSelection);
 800554e:	4b07      	ldr	r3, [pc, #28]	; (800556c <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8005550:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005552:	4a10      	ldr	r2, [pc, #64]	; (8005594 <HAL_RCCEx_PeriphCLKConfig+0x318>)
 8005554:	4013      	ands	r3, r2
 8005556:	0019      	movs	r1, r3
 8005558:	687b      	ldr	r3, [r7, #4]
 800555a:	69da      	ldr	r2, [r3, #28]
 800555c:	4b03      	ldr	r3, [pc, #12]	; (800556c <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 800555e:	430a      	orrs	r2, r1
 8005560:	64da      	str	r2, [r3, #76]	; 0x4c
  }

  return HAL_OK;
 8005562:	2300      	movs	r3, #0
}
 8005564:	0018      	movs	r0, r3
 8005566:	46bd      	mov	sp, r7
 8005568:	b006      	add	sp, #24
 800556a:	bd80      	pop	{r7, pc}
 800556c:	40021000 	.word	0x40021000
 8005570:	40007000 	.word	0x40007000
 8005574:	fffcffff 	.word	0xfffcffff
 8005578:	fff7ffff 	.word	0xfff7ffff
 800557c:	00001388 	.word	0x00001388
 8005580:	ffcfffff 	.word	0xffcfffff
 8005584:	efffffff 	.word	0xefffffff
 8005588:	fffff3ff 	.word	0xfffff3ff
 800558c:	ffffcfff 	.word	0xffffcfff
 8005590:	fbffffff 	.word	0xfbffffff
 8005594:	fff3ffff 	.word	0xfff3ffff

08005598 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8005598:	b580      	push	{r7, lr}
 800559a:	b082      	sub	sp, #8
 800559c:	af00      	add	r7, sp, #0
 800559e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80055a0:	687b      	ldr	r3, [r7, #4]
 80055a2:	2b00      	cmp	r3, #0
 80055a4:	d101      	bne.n	80055aa <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80055a6:	2301      	movs	r3, #1
 80055a8:	e044      	b.n	8005634 <HAL_UART_Init+0x9c>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 80055aa:	687b      	ldr	r3, [r7, #4]
 80055ac:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80055ae:	2b00      	cmp	r3, #0
 80055b0:	d107      	bne.n	80055c2 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80055b2:	687b      	ldr	r3, [r7, #4]
 80055b4:	2278      	movs	r2, #120	; 0x78
 80055b6:	2100      	movs	r1, #0
 80055b8:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80055ba:	687b      	ldr	r3, [r7, #4]
 80055bc:	0018      	movs	r0, r3
 80055be:	f7fd fd65 	bl	800308c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80055c2:	687b      	ldr	r3, [r7, #4]
 80055c4:	2224      	movs	r2, #36	; 0x24
 80055c6:	67da      	str	r2, [r3, #124]	; 0x7c

  __HAL_UART_DISABLE(huart);
 80055c8:	687b      	ldr	r3, [r7, #4]
 80055ca:	681b      	ldr	r3, [r3, #0]
 80055cc:	681a      	ldr	r2, [r3, #0]
 80055ce:	687b      	ldr	r3, [r7, #4]
 80055d0:	681b      	ldr	r3, [r3, #0]
 80055d2:	2101      	movs	r1, #1
 80055d4:	438a      	bics	r2, r1
 80055d6:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 80055d8:	687b      	ldr	r3, [r7, #4]
 80055da:	0018      	movs	r0, r3
 80055dc:	f000 f8d0 	bl	8005780 <UART_SetConfig>
 80055e0:	0003      	movs	r3, r0
 80055e2:	2b01      	cmp	r3, #1
 80055e4:	d101      	bne.n	80055ea <HAL_UART_Init+0x52>
  {
    return HAL_ERROR;
 80055e6:	2301      	movs	r3, #1
 80055e8:	e024      	b.n	8005634 <HAL_UART_Init+0x9c>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 80055ea:	687b      	ldr	r3, [r7, #4]
 80055ec:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80055ee:	2b00      	cmp	r3, #0
 80055f0:	d003      	beq.n	80055fa <HAL_UART_Init+0x62>
  {
    UART_AdvFeatureConfig(huart);
 80055f2:	687b      	ldr	r3, [r7, #4]
 80055f4:	0018      	movs	r0, r3
 80055f6:	f000 fb47 	bl	8005c88 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80055fa:	687b      	ldr	r3, [r7, #4]
 80055fc:	681b      	ldr	r3, [r3, #0]
 80055fe:	685a      	ldr	r2, [r3, #4]
 8005600:	687b      	ldr	r3, [r7, #4]
 8005602:	681b      	ldr	r3, [r3, #0]
 8005604:	490d      	ldr	r1, [pc, #52]	; (800563c <HAL_UART_Init+0xa4>)
 8005606:	400a      	ands	r2, r1
 8005608:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800560a:	687b      	ldr	r3, [r7, #4]
 800560c:	681b      	ldr	r3, [r3, #0]
 800560e:	689a      	ldr	r2, [r3, #8]
 8005610:	687b      	ldr	r3, [r7, #4]
 8005612:	681b      	ldr	r3, [r3, #0]
 8005614:	212a      	movs	r1, #42	; 0x2a
 8005616:	438a      	bics	r2, r1
 8005618:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 800561a:	687b      	ldr	r3, [r7, #4]
 800561c:	681b      	ldr	r3, [r3, #0]
 800561e:	681a      	ldr	r2, [r3, #0]
 8005620:	687b      	ldr	r3, [r7, #4]
 8005622:	681b      	ldr	r3, [r3, #0]
 8005624:	2101      	movs	r1, #1
 8005626:	430a      	orrs	r2, r1
 8005628:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800562a:	687b      	ldr	r3, [r7, #4]
 800562c:	0018      	movs	r0, r3
 800562e:	f000 fbdf 	bl	8005df0 <UART_CheckIdleState>
 8005632:	0003      	movs	r3, r0
}
 8005634:	0018      	movs	r0, r3
 8005636:	46bd      	mov	sp, r7
 8005638:	b002      	add	sp, #8
 800563a:	bd80      	pop	{r7, pc}
 800563c:	ffffb7ff 	.word	0xffffb7ff

08005640 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005640:	b580      	push	{r7, lr}
 8005642:	b08a      	sub	sp, #40	; 0x28
 8005644:	af02      	add	r7, sp, #8
 8005646:	60f8      	str	r0, [r7, #12]
 8005648:	60b9      	str	r1, [r7, #8]
 800564a:	603b      	str	r3, [r7, #0]
 800564c:	1dbb      	adds	r3, r7, #6
 800564e:	801a      	strh	r2, [r3, #0]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8005650:	68fb      	ldr	r3, [r7, #12]
 8005652:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8005654:	2b20      	cmp	r3, #32
 8005656:	d000      	beq.n	800565a <HAL_UART_Transmit+0x1a>
 8005658:	e08c      	b.n	8005774 <HAL_UART_Transmit+0x134>
  {
    if ((pData == NULL) || (Size == 0U))
 800565a:	68bb      	ldr	r3, [r7, #8]
 800565c:	2b00      	cmp	r3, #0
 800565e:	d003      	beq.n	8005668 <HAL_UART_Transmit+0x28>
 8005660:	1dbb      	adds	r3, r7, #6
 8005662:	881b      	ldrh	r3, [r3, #0]
 8005664:	2b00      	cmp	r3, #0
 8005666:	d101      	bne.n	800566c <HAL_UART_Transmit+0x2c>
    {
      return  HAL_ERROR;
 8005668:	2301      	movs	r3, #1
 800566a:	e084      	b.n	8005776 <HAL_UART_Transmit+0x136>
    }

    /* In case of 9bits/No Parity transfer, pData buffer provided as input parameter
       should be aligned on a u16 frontier, as data to be filled into TDR will be
       handled through a u16 cast. */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800566c:	68fb      	ldr	r3, [r7, #12]
 800566e:	689a      	ldr	r2, [r3, #8]
 8005670:	2380      	movs	r3, #128	; 0x80
 8005672:	015b      	lsls	r3, r3, #5
 8005674:	429a      	cmp	r2, r3
 8005676:	d109      	bne.n	800568c <HAL_UART_Transmit+0x4c>
 8005678:	68fb      	ldr	r3, [r7, #12]
 800567a:	691b      	ldr	r3, [r3, #16]
 800567c:	2b00      	cmp	r3, #0
 800567e:	d105      	bne.n	800568c <HAL_UART_Transmit+0x4c>
    {
      if ((((uint32_t)pData) & 1U) != 0U)
 8005680:	68bb      	ldr	r3, [r7, #8]
 8005682:	2201      	movs	r2, #1
 8005684:	4013      	ands	r3, r2
 8005686:	d001      	beq.n	800568c <HAL_UART_Transmit+0x4c>
      {
        return  HAL_ERROR;
 8005688:	2301      	movs	r3, #1
 800568a:	e074      	b.n	8005776 <HAL_UART_Transmit+0x136>
      }
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800568c:	68fb      	ldr	r3, [r7, #12]
 800568e:	2284      	movs	r2, #132	; 0x84
 8005690:	2100      	movs	r1, #0
 8005692:	5099      	str	r1, [r3, r2]
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8005694:	68fb      	ldr	r3, [r7, #12]
 8005696:	2221      	movs	r2, #33	; 0x21
 8005698:	67da      	str	r2, [r3, #124]	; 0x7c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800569a:	f7fd ffbb 	bl	8003614 <HAL_GetTick>
 800569e:	0003      	movs	r3, r0
 80056a0:	617b      	str	r3, [r7, #20]

    huart->TxXferSize  = Size;
 80056a2:	68fb      	ldr	r3, [r7, #12]
 80056a4:	1dba      	adds	r2, r7, #6
 80056a6:	2150      	movs	r1, #80	; 0x50
 80056a8:	8812      	ldrh	r2, [r2, #0]
 80056aa:	525a      	strh	r2, [r3, r1]
    huart->TxXferCount = Size;
 80056ac:	68fb      	ldr	r3, [r7, #12]
 80056ae:	1dba      	adds	r2, r7, #6
 80056b0:	2152      	movs	r1, #82	; 0x52
 80056b2:	8812      	ldrh	r2, [r2, #0]
 80056b4:	525a      	strh	r2, [r3, r1]

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80056b6:	68fb      	ldr	r3, [r7, #12]
 80056b8:	689a      	ldr	r2, [r3, #8]
 80056ba:	2380      	movs	r3, #128	; 0x80
 80056bc:	015b      	lsls	r3, r3, #5
 80056be:	429a      	cmp	r2, r3
 80056c0:	d108      	bne.n	80056d4 <HAL_UART_Transmit+0x94>
 80056c2:	68fb      	ldr	r3, [r7, #12]
 80056c4:	691b      	ldr	r3, [r3, #16]
 80056c6:	2b00      	cmp	r3, #0
 80056c8:	d104      	bne.n	80056d4 <HAL_UART_Transmit+0x94>
    {
      pdata8bits  = NULL;
 80056ca:	2300      	movs	r3, #0
 80056cc:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 80056ce:	68bb      	ldr	r3, [r7, #8]
 80056d0:	61bb      	str	r3, [r7, #24]
 80056d2:	e003      	b.n	80056dc <HAL_UART_Transmit+0x9c>
    }
    else
    {
      pdata8bits  = pData;
 80056d4:	68bb      	ldr	r3, [r7, #8]
 80056d6:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80056d8:	2300      	movs	r3, #0
 80056da:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 80056dc:	e02f      	b.n	800573e <HAL_UART_Transmit+0xfe>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80056de:	697a      	ldr	r2, [r7, #20]
 80056e0:	68f8      	ldr	r0, [r7, #12]
 80056e2:	683b      	ldr	r3, [r7, #0]
 80056e4:	9300      	str	r3, [sp, #0]
 80056e6:	0013      	movs	r3, r2
 80056e8:	2200      	movs	r2, #0
 80056ea:	2180      	movs	r1, #128	; 0x80
 80056ec:	f000 fc28 	bl	8005f40 <UART_WaitOnFlagUntilTimeout>
 80056f0:	1e03      	subs	r3, r0, #0
 80056f2:	d004      	beq.n	80056fe <HAL_UART_Transmit+0xbe>
      {

        huart->gState = HAL_UART_STATE_READY;
 80056f4:	68fb      	ldr	r3, [r7, #12]
 80056f6:	2220      	movs	r2, #32
 80056f8:	67da      	str	r2, [r3, #124]	; 0x7c

        return HAL_TIMEOUT;
 80056fa:	2303      	movs	r3, #3
 80056fc:	e03b      	b.n	8005776 <HAL_UART_Transmit+0x136>
      }
      if (pdata8bits == NULL)
 80056fe:	69fb      	ldr	r3, [r7, #28]
 8005700:	2b00      	cmp	r3, #0
 8005702:	d10b      	bne.n	800571c <HAL_UART_Transmit+0xdc>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8005704:	69bb      	ldr	r3, [r7, #24]
 8005706:	881b      	ldrh	r3, [r3, #0]
 8005708:	001a      	movs	r2, r3
 800570a:	68fb      	ldr	r3, [r7, #12]
 800570c:	681b      	ldr	r3, [r3, #0]
 800570e:	05d2      	lsls	r2, r2, #23
 8005710:	0dd2      	lsrs	r2, r2, #23
 8005712:	629a      	str	r2, [r3, #40]	; 0x28
        pdata16bits++;
 8005714:	69bb      	ldr	r3, [r7, #24]
 8005716:	3302      	adds	r3, #2
 8005718:	61bb      	str	r3, [r7, #24]
 800571a:	e007      	b.n	800572c <HAL_UART_Transmit+0xec>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 800571c:	69fb      	ldr	r3, [r7, #28]
 800571e:	781a      	ldrb	r2, [r3, #0]
 8005720:	68fb      	ldr	r3, [r7, #12]
 8005722:	681b      	ldr	r3, [r3, #0]
 8005724:	629a      	str	r2, [r3, #40]	; 0x28
        pdata8bits++;
 8005726:	69fb      	ldr	r3, [r7, #28]
 8005728:	3301      	adds	r3, #1
 800572a:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800572c:	68fb      	ldr	r3, [r7, #12]
 800572e:	2252      	movs	r2, #82	; 0x52
 8005730:	5a9b      	ldrh	r3, [r3, r2]
 8005732:	b29b      	uxth	r3, r3
 8005734:	3b01      	subs	r3, #1
 8005736:	b299      	uxth	r1, r3
 8005738:	68fb      	ldr	r3, [r7, #12]
 800573a:	2252      	movs	r2, #82	; 0x52
 800573c:	5299      	strh	r1, [r3, r2]
    while (huart->TxXferCount > 0U)
 800573e:	68fb      	ldr	r3, [r7, #12]
 8005740:	2252      	movs	r2, #82	; 0x52
 8005742:	5a9b      	ldrh	r3, [r3, r2]
 8005744:	b29b      	uxth	r3, r3
 8005746:	2b00      	cmp	r3, #0
 8005748:	d1c9      	bne.n	80056de <HAL_UART_Transmit+0x9e>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800574a:	697a      	ldr	r2, [r7, #20]
 800574c:	68f8      	ldr	r0, [r7, #12]
 800574e:	683b      	ldr	r3, [r7, #0]
 8005750:	9300      	str	r3, [sp, #0]
 8005752:	0013      	movs	r3, r2
 8005754:	2200      	movs	r2, #0
 8005756:	2140      	movs	r1, #64	; 0x40
 8005758:	f000 fbf2 	bl	8005f40 <UART_WaitOnFlagUntilTimeout>
 800575c:	1e03      	subs	r3, r0, #0
 800575e:	d004      	beq.n	800576a <HAL_UART_Transmit+0x12a>
    {
      huart->gState = HAL_UART_STATE_READY;
 8005760:	68fb      	ldr	r3, [r7, #12]
 8005762:	2220      	movs	r2, #32
 8005764:	67da      	str	r2, [r3, #124]	; 0x7c

      return HAL_TIMEOUT;
 8005766:	2303      	movs	r3, #3
 8005768:	e005      	b.n	8005776 <HAL_UART_Transmit+0x136>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800576a:	68fb      	ldr	r3, [r7, #12]
 800576c:	2220      	movs	r2, #32
 800576e:	67da      	str	r2, [r3, #124]	; 0x7c

    return HAL_OK;
 8005770:	2300      	movs	r3, #0
 8005772:	e000      	b.n	8005776 <HAL_UART_Transmit+0x136>
  }
  else
  {
    return HAL_BUSY;
 8005774:	2302      	movs	r3, #2
  }
}
 8005776:	0018      	movs	r0, r3
 8005778:	46bd      	mov	sp, r7
 800577a:	b008      	add	sp, #32
 800577c:	bd80      	pop	{r7, pc}
	...

08005780 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8005780:	b5b0      	push	{r4, r5, r7, lr}
 8005782:	b08e      	sub	sp, #56	; 0x38
 8005784:	af00      	add	r7, sp, #0
 8005786:	61f8      	str	r0, [r7, #28]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8005788:	231a      	movs	r3, #26
 800578a:	2218      	movs	r2, #24
 800578c:	189b      	adds	r3, r3, r2
 800578e:	19db      	adds	r3, r3, r7
 8005790:	2200      	movs	r2, #0
 8005792:	701a      	strb	r2, [r3, #0]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8005794:	69fb      	ldr	r3, [r7, #28]
 8005796:	689a      	ldr	r2, [r3, #8]
 8005798:	69fb      	ldr	r3, [r7, #28]
 800579a:	691b      	ldr	r3, [r3, #16]
 800579c:	431a      	orrs	r2, r3
 800579e:	69fb      	ldr	r3, [r7, #28]
 80057a0:	695b      	ldr	r3, [r3, #20]
 80057a2:	431a      	orrs	r2, r3
 80057a4:	69fb      	ldr	r3, [r7, #28]
 80057a6:	69db      	ldr	r3, [r3, #28]
 80057a8:	4313      	orrs	r3, r2
 80057aa:	637b      	str	r3, [r7, #52]	; 0x34
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80057ac:	69fb      	ldr	r3, [r7, #28]
 80057ae:	681b      	ldr	r3, [r3, #0]
 80057b0:	681b      	ldr	r3, [r3, #0]
 80057b2:	4ac6      	ldr	r2, [pc, #792]	; (8005acc <UART_SetConfig+0x34c>)
 80057b4:	4013      	ands	r3, r2
 80057b6:	0019      	movs	r1, r3
 80057b8:	69fb      	ldr	r3, [r7, #28]
 80057ba:	681b      	ldr	r3, [r3, #0]
 80057bc:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80057be:	430a      	orrs	r2, r1
 80057c0:	601a      	str	r2, [r3, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80057c2:	69fb      	ldr	r3, [r7, #28]
 80057c4:	681b      	ldr	r3, [r3, #0]
 80057c6:	685b      	ldr	r3, [r3, #4]
 80057c8:	4ac1      	ldr	r2, [pc, #772]	; (8005ad0 <UART_SetConfig+0x350>)
 80057ca:	4013      	ands	r3, r2
 80057cc:	0019      	movs	r1, r3
 80057ce:	69fb      	ldr	r3, [r7, #28]
 80057d0:	68da      	ldr	r2, [r3, #12]
 80057d2:	69fb      	ldr	r3, [r7, #28]
 80057d4:	681b      	ldr	r3, [r3, #0]
 80057d6:	430a      	orrs	r2, r1
 80057d8:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 80057da:	69fb      	ldr	r3, [r7, #28]
 80057dc:	699b      	ldr	r3, [r3, #24]
 80057de:	637b      	str	r3, [r7, #52]	; 0x34

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 80057e0:	69fb      	ldr	r3, [r7, #28]
 80057e2:	681b      	ldr	r3, [r3, #0]
 80057e4:	4abb      	ldr	r2, [pc, #748]	; (8005ad4 <UART_SetConfig+0x354>)
 80057e6:	4293      	cmp	r3, r2
 80057e8:	d004      	beq.n	80057f4 <UART_SetConfig+0x74>
  {
    tmpreg |= huart->Init.OneBitSampling;
 80057ea:	69fb      	ldr	r3, [r7, #28]
 80057ec:	6a1b      	ldr	r3, [r3, #32]
 80057ee:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80057f0:	4313      	orrs	r3, r2
 80057f2:	637b      	str	r3, [r7, #52]	; 0x34
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 80057f4:	69fb      	ldr	r3, [r7, #28]
 80057f6:	681b      	ldr	r3, [r3, #0]
 80057f8:	689b      	ldr	r3, [r3, #8]
 80057fa:	4ab7      	ldr	r2, [pc, #732]	; (8005ad8 <UART_SetConfig+0x358>)
 80057fc:	4013      	ands	r3, r2
 80057fe:	0019      	movs	r1, r3
 8005800:	69fb      	ldr	r3, [r7, #28]
 8005802:	681b      	ldr	r3, [r3, #0]
 8005804:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8005806:	430a      	orrs	r2, r1
 8005808:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800580a:	69fb      	ldr	r3, [r7, #28]
 800580c:	681b      	ldr	r3, [r3, #0]
 800580e:	4ab3      	ldr	r2, [pc, #716]	; (8005adc <UART_SetConfig+0x35c>)
 8005810:	4293      	cmp	r3, r2
 8005812:	d131      	bne.n	8005878 <UART_SetConfig+0xf8>
 8005814:	4bb2      	ldr	r3, [pc, #712]	; (8005ae0 <UART_SetConfig+0x360>)
 8005816:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005818:	2203      	movs	r2, #3
 800581a:	4013      	ands	r3, r2
 800581c:	2b03      	cmp	r3, #3
 800581e:	d01d      	beq.n	800585c <UART_SetConfig+0xdc>
 8005820:	d823      	bhi.n	800586a <UART_SetConfig+0xea>
 8005822:	2b02      	cmp	r3, #2
 8005824:	d00c      	beq.n	8005840 <UART_SetConfig+0xc0>
 8005826:	d820      	bhi.n	800586a <UART_SetConfig+0xea>
 8005828:	2b00      	cmp	r3, #0
 800582a:	d002      	beq.n	8005832 <UART_SetConfig+0xb2>
 800582c:	2b01      	cmp	r3, #1
 800582e:	d00e      	beq.n	800584e <UART_SetConfig+0xce>
 8005830:	e01b      	b.n	800586a <UART_SetConfig+0xea>
 8005832:	231b      	movs	r3, #27
 8005834:	2218      	movs	r2, #24
 8005836:	189b      	adds	r3, r3, r2
 8005838:	19db      	adds	r3, r3, r7
 800583a:	2201      	movs	r2, #1
 800583c:	701a      	strb	r2, [r3, #0]
 800583e:	e09c      	b.n	800597a <UART_SetConfig+0x1fa>
 8005840:	231b      	movs	r3, #27
 8005842:	2218      	movs	r2, #24
 8005844:	189b      	adds	r3, r3, r2
 8005846:	19db      	adds	r3, r3, r7
 8005848:	2202      	movs	r2, #2
 800584a:	701a      	strb	r2, [r3, #0]
 800584c:	e095      	b.n	800597a <UART_SetConfig+0x1fa>
 800584e:	231b      	movs	r3, #27
 8005850:	2218      	movs	r2, #24
 8005852:	189b      	adds	r3, r3, r2
 8005854:	19db      	adds	r3, r3, r7
 8005856:	2204      	movs	r2, #4
 8005858:	701a      	strb	r2, [r3, #0]
 800585a:	e08e      	b.n	800597a <UART_SetConfig+0x1fa>
 800585c:	231b      	movs	r3, #27
 800585e:	2218      	movs	r2, #24
 8005860:	189b      	adds	r3, r3, r2
 8005862:	19db      	adds	r3, r3, r7
 8005864:	2208      	movs	r2, #8
 8005866:	701a      	strb	r2, [r3, #0]
 8005868:	e087      	b.n	800597a <UART_SetConfig+0x1fa>
 800586a:	231b      	movs	r3, #27
 800586c:	2218      	movs	r2, #24
 800586e:	189b      	adds	r3, r3, r2
 8005870:	19db      	adds	r3, r3, r7
 8005872:	2210      	movs	r2, #16
 8005874:	701a      	strb	r2, [r3, #0]
 8005876:	e080      	b.n	800597a <UART_SetConfig+0x1fa>
 8005878:	69fb      	ldr	r3, [r7, #28]
 800587a:	681b      	ldr	r3, [r3, #0]
 800587c:	4a99      	ldr	r2, [pc, #612]	; (8005ae4 <UART_SetConfig+0x364>)
 800587e:	4293      	cmp	r3, r2
 8005880:	d131      	bne.n	80058e6 <UART_SetConfig+0x166>
 8005882:	4b97      	ldr	r3, [pc, #604]	; (8005ae0 <UART_SetConfig+0x360>)
 8005884:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005886:	220c      	movs	r2, #12
 8005888:	4013      	ands	r3, r2
 800588a:	2b0c      	cmp	r3, #12
 800588c:	d01d      	beq.n	80058ca <UART_SetConfig+0x14a>
 800588e:	d823      	bhi.n	80058d8 <UART_SetConfig+0x158>
 8005890:	2b08      	cmp	r3, #8
 8005892:	d00c      	beq.n	80058ae <UART_SetConfig+0x12e>
 8005894:	d820      	bhi.n	80058d8 <UART_SetConfig+0x158>
 8005896:	2b00      	cmp	r3, #0
 8005898:	d002      	beq.n	80058a0 <UART_SetConfig+0x120>
 800589a:	2b04      	cmp	r3, #4
 800589c:	d00e      	beq.n	80058bc <UART_SetConfig+0x13c>
 800589e:	e01b      	b.n	80058d8 <UART_SetConfig+0x158>
 80058a0:	231b      	movs	r3, #27
 80058a2:	2218      	movs	r2, #24
 80058a4:	189b      	adds	r3, r3, r2
 80058a6:	19db      	adds	r3, r3, r7
 80058a8:	2200      	movs	r2, #0
 80058aa:	701a      	strb	r2, [r3, #0]
 80058ac:	e065      	b.n	800597a <UART_SetConfig+0x1fa>
 80058ae:	231b      	movs	r3, #27
 80058b0:	2218      	movs	r2, #24
 80058b2:	189b      	adds	r3, r3, r2
 80058b4:	19db      	adds	r3, r3, r7
 80058b6:	2202      	movs	r2, #2
 80058b8:	701a      	strb	r2, [r3, #0]
 80058ba:	e05e      	b.n	800597a <UART_SetConfig+0x1fa>
 80058bc:	231b      	movs	r3, #27
 80058be:	2218      	movs	r2, #24
 80058c0:	189b      	adds	r3, r3, r2
 80058c2:	19db      	adds	r3, r3, r7
 80058c4:	2204      	movs	r2, #4
 80058c6:	701a      	strb	r2, [r3, #0]
 80058c8:	e057      	b.n	800597a <UART_SetConfig+0x1fa>
 80058ca:	231b      	movs	r3, #27
 80058cc:	2218      	movs	r2, #24
 80058ce:	189b      	adds	r3, r3, r2
 80058d0:	19db      	adds	r3, r3, r7
 80058d2:	2208      	movs	r2, #8
 80058d4:	701a      	strb	r2, [r3, #0]
 80058d6:	e050      	b.n	800597a <UART_SetConfig+0x1fa>
 80058d8:	231b      	movs	r3, #27
 80058da:	2218      	movs	r2, #24
 80058dc:	189b      	adds	r3, r3, r2
 80058de:	19db      	adds	r3, r3, r7
 80058e0:	2210      	movs	r2, #16
 80058e2:	701a      	strb	r2, [r3, #0]
 80058e4:	e049      	b.n	800597a <UART_SetConfig+0x1fa>
 80058e6:	69fb      	ldr	r3, [r7, #28]
 80058e8:	681b      	ldr	r3, [r3, #0]
 80058ea:	4a7a      	ldr	r2, [pc, #488]	; (8005ad4 <UART_SetConfig+0x354>)
 80058ec:	4293      	cmp	r3, r2
 80058ee:	d13e      	bne.n	800596e <UART_SetConfig+0x1ee>
 80058f0:	4b7b      	ldr	r3, [pc, #492]	; (8005ae0 <UART_SetConfig+0x360>)
 80058f2:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80058f4:	23c0      	movs	r3, #192	; 0xc0
 80058f6:	011b      	lsls	r3, r3, #4
 80058f8:	4013      	ands	r3, r2
 80058fa:	22c0      	movs	r2, #192	; 0xc0
 80058fc:	0112      	lsls	r2, r2, #4
 80058fe:	4293      	cmp	r3, r2
 8005900:	d027      	beq.n	8005952 <UART_SetConfig+0x1d2>
 8005902:	22c0      	movs	r2, #192	; 0xc0
 8005904:	0112      	lsls	r2, r2, #4
 8005906:	4293      	cmp	r3, r2
 8005908:	d82a      	bhi.n	8005960 <UART_SetConfig+0x1e0>
 800590a:	2280      	movs	r2, #128	; 0x80
 800590c:	0112      	lsls	r2, r2, #4
 800590e:	4293      	cmp	r3, r2
 8005910:	d011      	beq.n	8005936 <UART_SetConfig+0x1b6>
 8005912:	2280      	movs	r2, #128	; 0x80
 8005914:	0112      	lsls	r2, r2, #4
 8005916:	4293      	cmp	r3, r2
 8005918:	d822      	bhi.n	8005960 <UART_SetConfig+0x1e0>
 800591a:	2b00      	cmp	r3, #0
 800591c:	d004      	beq.n	8005928 <UART_SetConfig+0x1a8>
 800591e:	2280      	movs	r2, #128	; 0x80
 8005920:	00d2      	lsls	r2, r2, #3
 8005922:	4293      	cmp	r3, r2
 8005924:	d00e      	beq.n	8005944 <UART_SetConfig+0x1c4>
 8005926:	e01b      	b.n	8005960 <UART_SetConfig+0x1e0>
 8005928:	231b      	movs	r3, #27
 800592a:	2218      	movs	r2, #24
 800592c:	189b      	adds	r3, r3, r2
 800592e:	19db      	adds	r3, r3, r7
 8005930:	2200      	movs	r2, #0
 8005932:	701a      	strb	r2, [r3, #0]
 8005934:	e021      	b.n	800597a <UART_SetConfig+0x1fa>
 8005936:	231b      	movs	r3, #27
 8005938:	2218      	movs	r2, #24
 800593a:	189b      	adds	r3, r3, r2
 800593c:	19db      	adds	r3, r3, r7
 800593e:	2202      	movs	r2, #2
 8005940:	701a      	strb	r2, [r3, #0]
 8005942:	e01a      	b.n	800597a <UART_SetConfig+0x1fa>
 8005944:	231b      	movs	r3, #27
 8005946:	2218      	movs	r2, #24
 8005948:	189b      	adds	r3, r3, r2
 800594a:	19db      	adds	r3, r3, r7
 800594c:	2204      	movs	r2, #4
 800594e:	701a      	strb	r2, [r3, #0]
 8005950:	e013      	b.n	800597a <UART_SetConfig+0x1fa>
 8005952:	231b      	movs	r3, #27
 8005954:	2218      	movs	r2, #24
 8005956:	189b      	adds	r3, r3, r2
 8005958:	19db      	adds	r3, r3, r7
 800595a:	2208      	movs	r2, #8
 800595c:	701a      	strb	r2, [r3, #0]
 800595e:	e00c      	b.n	800597a <UART_SetConfig+0x1fa>
 8005960:	231b      	movs	r3, #27
 8005962:	2218      	movs	r2, #24
 8005964:	189b      	adds	r3, r3, r2
 8005966:	19db      	adds	r3, r3, r7
 8005968:	2210      	movs	r2, #16
 800596a:	701a      	strb	r2, [r3, #0]
 800596c:	e005      	b.n	800597a <UART_SetConfig+0x1fa>
 800596e:	231b      	movs	r3, #27
 8005970:	2218      	movs	r2, #24
 8005972:	189b      	adds	r3, r3, r2
 8005974:	19db      	adds	r3, r3, r7
 8005976:	2210      	movs	r2, #16
 8005978:	701a      	strb	r2, [r3, #0]

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 800597a:	69fb      	ldr	r3, [r7, #28]
 800597c:	681b      	ldr	r3, [r3, #0]
 800597e:	4a55      	ldr	r2, [pc, #340]	; (8005ad4 <UART_SetConfig+0x354>)
 8005980:	4293      	cmp	r3, r2
 8005982:	d000      	beq.n	8005986 <UART_SetConfig+0x206>
 8005984:	e084      	b.n	8005a90 <UART_SetConfig+0x310>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8005986:	231b      	movs	r3, #27
 8005988:	2218      	movs	r2, #24
 800598a:	189b      	adds	r3, r3, r2
 800598c:	19db      	adds	r3, r3, r7
 800598e:	781b      	ldrb	r3, [r3, #0]
 8005990:	2b08      	cmp	r3, #8
 8005992:	d01d      	beq.n	80059d0 <UART_SetConfig+0x250>
 8005994:	dc20      	bgt.n	80059d8 <UART_SetConfig+0x258>
 8005996:	2b04      	cmp	r3, #4
 8005998:	d015      	beq.n	80059c6 <UART_SetConfig+0x246>
 800599a:	dc1d      	bgt.n	80059d8 <UART_SetConfig+0x258>
 800599c:	2b00      	cmp	r3, #0
 800599e:	d002      	beq.n	80059a6 <UART_SetConfig+0x226>
 80059a0:	2b02      	cmp	r3, #2
 80059a2:	d005      	beq.n	80059b0 <UART_SetConfig+0x230>
 80059a4:	e018      	b.n	80059d8 <UART_SetConfig+0x258>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80059a6:	f7ff fc3d 	bl	8005224 <HAL_RCC_GetPCLK1Freq>
 80059aa:	0003      	movs	r3, r0
 80059ac:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 80059ae:	e01c      	b.n	80059ea <UART_SetConfig+0x26a>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80059b0:	4b4b      	ldr	r3, [pc, #300]	; (8005ae0 <UART_SetConfig+0x360>)
 80059b2:	681b      	ldr	r3, [r3, #0]
 80059b4:	2210      	movs	r2, #16
 80059b6:	4013      	ands	r3, r2
 80059b8:	d002      	beq.n	80059c0 <UART_SetConfig+0x240>
        {
          pclk = (uint32_t)(HSI_VALUE >> 2U);
 80059ba:	4b4b      	ldr	r3, [pc, #300]	; (8005ae8 <UART_SetConfig+0x368>)
 80059bc:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 80059be:	e014      	b.n	80059ea <UART_SetConfig+0x26a>
          pclk = (uint32_t) HSI_VALUE;
 80059c0:	4b4a      	ldr	r3, [pc, #296]	; (8005aec <UART_SetConfig+0x36c>)
 80059c2:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 80059c4:	e011      	b.n	80059ea <UART_SetConfig+0x26a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80059c6:	f7ff fb7d 	bl	80050c4 <HAL_RCC_GetSysClockFreq>
 80059ca:	0003      	movs	r3, r0
 80059cc:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 80059ce:	e00c      	b.n	80059ea <UART_SetConfig+0x26a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80059d0:	2380      	movs	r3, #128	; 0x80
 80059d2:	021b      	lsls	r3, r3, #8
 80059d4:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 80059d6:	e008      	b.n	80059ea <UART_SetConfig+0x26a>
      default:
        pclk = 0U;
 80059d8:	2300      	movs	r3, #0
 80059da:	62fb      	str	r3, [r7, #44]	; 0x2c
        ret = HAL_ERROR;
 80059dc:	231a      	movs	r3, #26
 80059de:	2218      	movs	r2, #24
 80059e0:	189b      	adds	r3, r3, r2
 80059e2:	19db      	adds	r3, r3, r7
 80059e4:	2201      	movs	r2, #1
 80059e6:	701a      	strb	r2, [r3, #0]
        break;
 80059e8:	46c0      	nop			; (mov r8, r8)
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 80059ea:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80059ec:	2b00      	cmp	r3, #0
 80059ee:	d100      	bne.n	80059f2 <UART_SetConfig+0x272>
 80059f0:	e132      	b.n	8005c58 <UART_SetConfig+0x4d8>
    {
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 80059f2:	69fb      	ldr	r3, [r7, #28]
 80059f4:	685a      	ldr	r2, [r3, #4]
 80059f6:	0013      	movs	r3, r2
 80059f8:	005b      	lsls	r3, r3, #1
 80059fa:	189b      	adds	r3, r3, r2
 80059fc:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80059fe:	429a      	cmp	r2, r3
 8005a00:	d305      	bcc.n	8005a0e <UART_SetConfig+0x28e>
          (pclk > (4096U * huart->Init.BaudRate)))
 8005a02:	69fb      	ldr	r3, [r7, #28]
 8005a04:	685b      	ldr	r3, [r3, #4]
 8005a06:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8005a08:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8005a0a:	429a      	cmp	r2, r3
 8005a0c:	d906      	bls.n	8005a1c <UART_SetConfig+0x29c>
      {
        ret = HAL_ERROR;
 8005a0e:	231a      	movs	r3, #26
 8005a10:	2218      	movs	r2, #24
 8005a12:	189b      	adds	r3, r3, r2
 8005a14:	19db      	adds	r3, r3, r7
 8005a16:	2201      	movs	r2, #1
 8005a18:	701a      	strb	r2, [r3, #0]
 8005a1a:	e11d      	b.n	8005c58 <UART_SetConfig+0x4d8>
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 8005a1c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005a1e:	613b      	str	r3, [r7, #16]
 8005a20:	2300      	movs	r3, #0
 8005a22:	617b      	str	r3, [r7, #20]
 8005a24:	6939      	ldr	r1, [r7, #16]
 8005a26:	697a      	ldr	r2, [r7, #20]
 8005a28:	000b      	movs	r3, r1
 8005a2a:	0e1b      	lsrs	r3, r3, #24
 8005a2c:	0010      	movs	r0, r2
 8005a2e:	0205      	lsls	r5, r0, #8
 8005a30:	431d      	orrs	r5, r3
 8005a32:	000b      	movs	r3, r1
 8005a34:	021c      	lsls	r4, r3, #8
 8005a36:	69fb      	ldr	r3, [r7, #28]
 8005a38:	685b      	ldr	r3, [r3, #4]
 8005a3a:	085b      	lsrs	r3, r3, #1
 8005a3c:	60bb      	str	r3, [r7, #8]
 8005a3e:	2300      	movs	r3, #0
 8005a40:	60fb      	str	r3, [r7, #12]
 8005a42:	68b8      	ldr	r0, [r7, #8]
 8005a44:	68f9      	ldr	r1, [r7, #12]
 8005a46:	1900      	adds	r0, r0, r4
 8005a48:	4169      	adcs	r1, r5
 8005a4a:	69fb      	ldr	r3, [r7, #28]
 8005a4c:	685b      	ldr	r3, [r3, #4]
 8005a4e:	603b      	str	r3, [r7, #0]
 8005a50:	2300      	movs	r3, #0
 8005a52:	607b      	str	r3, [r7, #4]
 8005a54:	683a      	ldr	r2, [r7, #0]
 8005a56:	687b      	ldr	r3, [r7, #4]
 8005a58:	f7fa fbf4 	bl	8000244 <__aeabi_uldivmod>
 8005a5c:	0002      	movs	r2, r0
 8005a5e:	000b      	movs	r3, r1
 8005a60:	0013      	movs	r3, r2
 8005a62:	62bb      	str	r3, [r7, #40]	; 0x28
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8005a64:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8005a66:	23c0      	movs	r3, #192	; 0xc0
 8005a68:	009b      	lsls	r3, r3, #2
 8005a6a:	429a      	cmp	r2, r3
 8005a6c:	d309      	bcc.n	8005a82 <UART_SetConfig+0x302>
 8005a6e:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8005a70:	2380      	movs	r3, #128	; 0x80
 8005a72:	035b      	lsls	r3, r3, #13
 8005a74:	429a      	cmp	r2, r3
 8005a76:	d204      	bcs.n	8005a82 <UART_SetConfig+0x302>
        {
          huart->Instance->BRR = usartdiv;
 8005a78:	69fb      	ldr	r3, [r7, #28]
 8005a7a:	681b      	ldr	r3, [r3, #0]
 8005a7c:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8005a7e:	60da      	str	r2, [r3, #12]
 8005a80:	e0ea      	b.n	8005c58 <UART_SetConfig+0x4d8>
        }
        else
        {
          ret = HAL_ERROR;
 8005a82:	231a      	movs	r3, #26
 8005a84:	2218      	movs	r2, #24
 8005a86:	189b      	adds	r3, r3, r2
 8005a88:	19db      	adds	r3, r3, r7
 8005a8a:	2201      	movs	r2, #1
 8005a8c:	701a      	strb	r2, [r3, #0]
 8005a8e:	e0e3      	b.n	8005c58 <UART_SetConfig+0x4d8>
        }
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8005a90:	69fb      	ldr	r3, [r7, #28]
 8005a92:	69da      	ldr	r2, [r3, #28]
 8005a94:	2380      	movs	r3, #128	; 0x80
 8005a96:	021b      	lsls	r3, r3, #8
 8005a98:	429a      	cmp	r2, r3
 8005a9a:	d000      	beq.n	8005a9e <UART_SetConfig+0x31e>
 8005a9c:	e085      	b.n	8005baa <UART_SetConfig+0x42a>
  {
    switch (clocksource)
 8005a9e:	231b      	movs	r3, #27
 8005aa0:	2218      	movs	r2, #24
 8005aa2:	189b      	adds	r3, r3, r2
 8005aa4:	19db      	adds	r3, r3, r7
 8005aa6:	781b      	ldrb	r3, [r3, #0]
 8005aa8:	2b08      	cmp	r3, #8
 8005aaa:	d837      	bhi.n	8005b1c <UART_SetConfig+0x39c>
 8005aac:	009a      	lsls	r2, r3, #2
 8005aae:	4b10      	ldr	r3, [pc, #64]	; (8005af0 <UART_SetConfig+0x370>)
 8005ab0:	18d3      	adds	r3, r2, r3
 8005ab2:	681b      	ldr	r3, [r3, #0]
 8005ab4:	469f      	mov	pc, r3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8005ab6:	f7ff fbb5 	bl	8005224 <HAL_RCC_GetPCLK1Freq>
 8005aba:	0003      	movs	r3, r0
 8005abc:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8005abe:	e036      	b.n	8005b2e <UART_SetConfig+0x3ae>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8005ac0:	f7ff fbc6 	bl	8005250 <HAL_RCC_GetPCLK2Freq>
 8005ac4:	0003      	movs	r3, r0
 8005ac6:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8005ac8:	e031      	b.n	8005b2e <UART_SetConfig+0x3ae>
 8005aca:	46c0      	nop			; (mov r8, r8)
 8005acc:	efff69f3 	.word	0xefff69f3
 8005ad0:	ffffcfff 	.word	0xffffcfff
 8005ad4:	40004800 	.word	0x40004800
 8005ad8:	fffff4ff 	.word	0xfffff4ff
 8005adc:	40013800 	.word	0x40013800
 8005ae0:	40021000 	.word	0x40021000
 8005ae4:	40004400 	.word	0x40004400
 8005ae8:	003d0900 	.word	0x003d0900
 8005aec:	00f42400 	.word	0x00f42400
 8005af0:	08006ad4 	.word	0x08006ad4
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8005af4:	4b60      	ldr	r3, [pc, #384]	; (8005c78 <UART_SetConfig+0x4f8>)
 8005af6:	681b      	ldr	r3, [r3, #0]
 8005af8:	2210      	movs	r2, #16
 8005afa:	4013      	ands	r3, r2
 8005afc:	d002      	beq.n	8005b04 <UART_SetConfig+0x384>
        {
          pclk = (uint32_t)(HSI_VALUE >> 2U);
 8005afe:	4b5f      	ldr	r3, [pc, #380]	; (8005c7c <UART_SetConfig+0x4fc>)
 8005b00:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8005b02:	e014      	b.n	8005b2e <UART_SetConfig+0x3ae>
          pclk = (uint32_t) HSI_VALUE;
 8005b04:	4b5e      	ldr	r3, [pc, #376]	; (8005c80 <UART_SetConfig+0x500>)
 8005b06:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8005b08:	e011      	b.n	8005b2e <UART_SetConfig+0x3ae>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8005b0a:	f7ff fadb 	bl	80050c4 <HAL_RCC_GetSysClockFreq>
 8005b0e:	0003      	movs	r3, r0
 8005b10:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8005b12:	e00c      	b.n	8005b2e <UART_SetConfig+0x3ae>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8005b14:	2380      	movs	r3, #128	; 0x80
 8005b16:	021b      	lsls	r3, r3, #8
 8005b18:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8005b1a:	e008      	b.n	8005b2e <UART_SetConfig+0x3ae>
      default:
        pclk = 0U;
 8005b1c:	2300      	movs	r3, #0
 8005b1e:	62fb      	str	r3, [r7, #44]	; 0x2c
        ret = HAL_ERROR;
 8005b20:	231a      	movs	r3, #26
 8005b22:	2218      	movs	r2, #24
 8005b24:	189b      	adds	r3, r3, r2
 8005b26:	19db      	adds	r3, r3, r7
 8005b28:	2201      	movs	r2, #1
 8005b2a:	701a      	strb	r2, [r3, #0]
        break;
 8005b2c:	46c0      	nop			; (mov r8, r8)
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8005b2e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005b30:	2b00      	cmp	r3, #0
 8005b32:	d100      	bne.n	8005b36 <UART_SetConfig+0x3b6>
 8005b34:	e090      	b.n	8005c58 <UART_SetConfig+0x4d8>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8005b36:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005b38:	005a      	lsls	r2, r3, #1
 8005b3a:	69fb      	ldr	r3, [r7, #28]
 8005b3c:	685b      	ldr	r3, [r3, #4]
 8005b3e:	085b      	lsrs	r3, r3, #1
 8005b40:	18d2      	adds	r2, r2, r3
 8005b42:	69fb      	ldr	r3, [r7, #28]
 8005b44:	685b      	ldr	r3, [r3, #4]
 8005b46:	0019      	movs	r1, r3
 8005b48:	0010      	movs	r0, r2
 8005b4a:	f7fa faef 	bl	800012c <__udivsi3>
 8005b4e:	0003      	movs	r3, r0
 8005b50:	62bb      	str	r3, [r7, #40]	; 0x28
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8005b52:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005b54:	2b0f      	cmp	r3, #15
 8005b56:	d921      	bls.n	8005b9c <UART_SetConfig+0x41c>
 8005b58:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8005b5a:	2380      	movs	r3, #128	; 0x80
 8005b5c:	025b      	lsls	r3, r3, #9
 8005b5e:	429a      	cmp	r2, r3
 8005b60:	d21c      	bcs.n	8005b9c <UART_SetConfig+0x41c>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8005b62:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005b64:	b29a      	uxth	r2, r3
 8005b66:	200e      	movs	r0, #14
 8005b68:	2418      	movs	r4, #24
 8005b6a:	1903      	adds	r3, r0, r4
 8005b6c:	19db      	adds	r3, r3, r7
 8005b6e:	210f      	movs	r1, #15
 8005b70:	438a      	bics	r2, r1
 8005b72:	801a      	strh	r2, [r3, #0]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8005b74:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005b76:	085b      	lsrs	r3, r3, #1
 8005b78:	b29b      	uxth	r3, r3
 8005b7a:	2207      	movs	r2, #7
 8005b7c:	4013      	ands	r3, r2
 8005b7e:	b299      	uxth	r1, r3
 8005b80:	1903      	adds	r3, r0, r4
 8005b82:	19db      	adds	r3, r3, r7
 8005b84:	1902      	adds	r2, r0, r4
 8005b86:	19d2      	adds	r2, r2, r7
 8005b88:	8812      	ldrh	r2, [r2, #0]
 8005b8a:	430a      	orrs	r2, r1
 8005b8c:	801a      	strh	r2, [r3, #0]
        huart->Instance->BRR = brrtemp;
 8005b8e:	69fb      	ldr	r3, [r7, #28]
 8005b90:	681b      	ldr	r3, [r3, #0]
 8005b92:	1902      	adds	r2, r0, r4
 8005b94:	19d2      	adds	r2, r2, r7
 8005b96:	8812      	ldrh	r2, [r2, #0]
 8005b98:	60da      	str	r2, [r3, #12]
 8005b9a:	e05d      	b.n	8005c58 <UART_SetConfig+0x4d8>
      }
      else
      {
        ret = HAL_ERROR;
 8005b9c:	231a      	movs	r3, #26
 8005b9e:	2218      	movs	r2, #24
 8005ba0:	189b      	adds	r3, r3, r2
 8005ba2:	19db      	adds	r3, r3, r7
 8005ba4:	2201      	movs	r2, #1
 8005ba6:	701a      	strb	r2, [r3, #0]
 8005ba8:	e056      	b.n	8005c58 <UART_SetConfig+0x4d8>
      }
    }
  }
  else
  {
    switch (clocksource)
 8005baa:	231b      	movs	r3, #27
 8005bac:	2218      	movs	r2, #24
 8005bae:	189b      	adds	r3, r3, r2
 8005bb0:	19db      	adds	r3, r3, r7
 8005bb2:	781b      	ldrb	r3, [r3, #0]
 8005bb4:	2b08      	cmp	r3, #8
 8005bb6:	d822      	bhi.n	8005bfe <UART_SetConfig+0x47e>
 8005bb8:	009a      	lsls	r2, r3, #2
 8005bba:	4b32      	ldr	r3, [pc, #200]	; (8005c84 <UART_SetConfig+0x504>)
 8005bbc:	18d3      	adds	r3, r2, r3
 8005bbe:	681b      	ldr	r3, [r3, #0]
 8005bc0:	469f      	mov	pc, r3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8005bc2:	f7ff fb2f 	bl	8005224 <HAL_RCC_GetPCLK1Freq>
 8005bc6:	0003      	movs	r3, r0
 8005bc8:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8005bca:	e021      	b.n	8005c10 <UART_SetConfig+0x490>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8005bcc:	f7ff fb40 	bl	8005250 <HAL_RCC_GetPCLK2Freq>
 8005bd0:	0003      	movs	r3, r0
 8005bd2:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8005bd4:	e01c      	b.n	8005c10 <UART_SetConfig+0x490>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8005bd6:	4b28      	ldr	r3, [pc, #160]	; (8005c78 <UART_SetConfig+0x4f8>)
 8005bd8:	681b      	ldr	r3, [r3, #0]
 8005bda:	2210      	movs	r2, #16
 8005bdc:	4013      	ands	r3, r2
 8005bde:	d002      	beq.n	8005be6 <UART_SetConfig+0x466>
        {
          pclk = (uint32_t)(HSI_VALUE >> 2U);
 8005be0:	4b26      	ldr	r3, [pc, #152]	; (8005c7c <UART_SetConfig+0x4fc>)
 8005be2:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8005be4:	e014      	b.n	8005c10 <UART_SetConfig+0x490>
          pclk = (uint32_t) HSI_VALUE;
 8005be6:	4b26      	ldr	r3, [pc, #152]	; (8005c80 <UART_SetConfig+0x500>)
 8005be8:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8005bea:	e011      	b.n	8005c10 <UART_SetConfig+0x490>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8005bec:	f7ff fa6a 	bl	80050c4 <HAL_RCC_GetSysClockFreq>
 8005bf0:	0003      	movs	r3, r0
 8005bf2:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8005bf4:	e00c      	b.n	8005c10 <UART_SetConfig+0x490>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8005bf6:	2380      	movs	r3, #128	; 0x80
 8005bf8:	021b      	lsls	r3, r3, #8
 8005bfa:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8005bfc:	e008      	b.n	8005c10 <UART_SetConfig+0x490>
      default:
        pclk = 0U;
 8005bfe:	2300      	movs	r3, #0
 8005c00:	62fb      	str	r3, [r7, #44]	; 0x2c
        ret = HAL_ERROR;
 8005c02:	231a      	movs	r3, #26
 8005c04:	2218      	movs	r2, #24
 8005c06:	189b      	adds	r3, r3, r2
 8005c08:	19db      	adds	r3, r3, r7
 8005c0a:	2201      	movs	r2, #1
 8005c0c:	701a      	strb	r2, [r3, #0]
        break;
 8005c0e:	46c0      	nop			; (mov r8, r8)
    }

    if (pclk != 0U)
 8005c10:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005c12:	2b00      	cmp	r3, #0
 8005c14:	d020      	beq.n	8005c58 <UART_SetConfig+0x4d8>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8005c16:	69fb      	ldr	r3, [r7, #28]
 8005c18:	685b      	ldr	r3, [r3, #4]
 8005c1a:	085a      	lsrs	r2, r3, #1
 8005c1c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005c1e:	18d2      	adds	r2, r2, r3
 8005c20:	69fb      	ldr	r3, [r7, #28]
 8005c22:	685b      	ldr	r3, [r3, #4]
 8005c24:	0019      	movs	r1, r3
 8005c26:	0010      	movs	r0, r2
 8005c28:	f7fa fa80 	bl	800012c <__udivsi3>
 8005c2c:	0003      	movs	r3, r0
 8005c2e:	62bb      	str	r3, [r7, #40]	; 0x28
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8005c30:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005c32:	2b0f      	cmp	r3, #15
 8005c34:	d90a      	bls.n	8005c4c <UART_SetConfig+0x4cc>
 8005c36:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8005c38:	2380      	movs	r3, #128	; 0x80
 8005c3a:	025b      	lsls	r3, r3, #9
 8005c3c:	429a      	cmp	r2, r3
 8005c3e:	d205      	bcs.n	8005c4c <UART_SetConfig+0x4cc>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8005c40:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005c42:	b29a      	uxth	r2, r3
 8005c44:	69fb      	ldr	r3, [r7, #28]
 8005c46:	681b      	ldr	r3, [r3, #0]
 8005c48:	60da      	str	r2, [r3, #12]
 8005c4a:	e005      	b.n	8005c58 <UART_SetConfig+0x4d8>
      }
      else
      {
        ret = HAL_ERROR;
 8005c4c:	231a      	movs	r3, #26
 8005c4e:	2218      	movs	r2, #24
 8005c50:	189b      	adds	r3, r3, r2
 8005c52:	19db      	adds	r3, r3, r7
 8005c54:	2201      	movs	r2, #1
 8005c56:	701a      	strb	r2, [r3, #0]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8005c58:	69fb      	ldr	r3, [r7, #28]
 8005c5a:	2200      	movs	r2, #0
 8005c5c:	669a      	str	r2, [r3, #104]	; 0x68
  huart->TxISR = NULL;
 8005c5e:	69fb      	ldr	r3, [r7, #28]
 8005c60:	2200      	movs	r2, #0
 8005c62:	66da      	str	r2, [r3, #108]	; 0x6c

  return ret;
 8005c64:	231a      	movs	r3, #26
 8005c66:	2218      	movs	r2, #24
 8005c68:	189b      	adds	r3, r3, r2
 8005c6a:	19db      	adds	r3, r3, r7
 8005c6c:	781b      	ldrb	r3, [r3, #0]
}
 8005c6e:	0018      	movs	r0, r3
 8005c70:	46bd      	mov	sp, r7
 8005c72:	b00e      	add	sp, #56	; 0x38
 8005c74:	bdb0      	pop	{r4, r5, r7, pc}
 8005c76:	46c0      	nop			; (mov r8, r8)
 8005c78:	40021000 	.word	0x40021000
 8005c7c:	003d0900 	.word	0x003d0900
 8005c80:	00f42400 	.word	0x00f42400
 8005c84:	08006af8 	.word	0x08006af8

08005c88 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8005c88:	b580      	push	{r7, lr}
 8005c8a:	b082      	sub	sp, #8
 8005c8c:	af00      	add	r7, sp, #0
 8005c8e:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8005c90:	687b      	ldr	r3, [r7, #4]
 8005c92:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005c94:	2201      	movs	r2, #1
 8005c96:	4013      	ands	r3, r2
 8005c98:	d00b      	beq.n	8005cb2 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8005c9a:	687b      	ldr	r3, [r7, #4]
 8005c9c:	681b      	ldr	r3, [r3, #0]
 8005c9e:	685b      	ldr	r3, [r3, #4]
 8005ca0:	4a4a      	ldr	r2, [pc, #296]	; (8005dcc <UART_AdvFeatureConfig+0x144>)
 8005ca2:	4013      	ands	r3, r2
 8005ca4:	0019      	movs	r1, r3
 8005ca6:	687b      	ldr	r3, [r7, #4]
 8005ca8:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8005caa:	687b      	ldr	r3, [r7, #4]
 8005cac:	681b      	ldr	r3, [r3, #0]
 8005cae:	430a      	orrs	r2, r1
 8005cb0:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8005cb2:	687b      	ldr	r3, [r7, #4]
 8005cb4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005cb6:	2202      	movs	r2, #2
 8005cb8:	4013      	ands	r3, r2
 8005cba:	d00b      	beq.n	8005cd4 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8005cbc:	687b      	ldr	r3, [r7, #4]
 8005cbe:	681b      	ldr	r3, [r3, #0]
 8005cc0:	685b      	ldr	r3, [r3, #4]
 8005cc2:	4a43      	ldr	r2, [pc, #268]	; (8005dd0 <UART_AdvFeatureConfig+0x148>)
 8005cc4:	4013      	ands	r3, r2
 8005cc6:	0019      	movs	r1, r3
 8005cc8:	687b      	ldr	r3, [r7, #4]
 8005cca:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005ccc:	687b      	ldr	r3, [r7, #4]
 8005cce:	681b      	ldr	r3, [r3, #0]
 8005cd0:	430a      	orrs	r2, r1
 8005cd2:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8005cd4:	687b      	ldr	r3, [r7, #4]
 8005cd6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005cd8:	2204      	movs	r2, #4
 8005cda:	4013      	ands	r3, r2
 8005cdc:	d00b      	beq.n	8005cf6 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8005cde:	687b      	ldr	r3, [r7, #4]
 8005ce0:	681b      	ldr	r3, [r3, #0]
 8005ce2:	685b      	ldr	r3, [r3, #4]
 8005ce4:	4a3b      	ldr	r2, [pc, #236]	; (8005dd4 <UART_AdvFeatureConfig+0x14c>)
 8005ce6:	4013      	ands	r3, r2
 8005ce8:	0019      	movs	r1, r3
 8005cea:	687b      	ldr	r3, [r7, #4]
 8005cec:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8005cee:	687b      	ldr	r3, [r7, #4]
 8005cf0:	681b      	ldr	r3, [r3, #0]
 8005cf2:	430a      	orrs	r2, r1
 8005cf4:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8005cf6:	687b      	ldr	r3, [r7, #4]
 8005cf8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005cfa:	2208      	movs	r2, #8
 8005cfc:	4013      	ands	r3, r2
 8005cfe:	d00b      	beq.n	8005d18 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8005d00:	687b      	ldr	r3, [r7, #4]
 8005d02:	681b      	ldr	r3, [r3, #0]
 8005d04:	685b      	ldr	r3, [r3, #4]
 8005d06:	4a34      	ldr	r2, [pc, #208]	; (8005dd8 <UART_AdvFeatureConfig+0x150>)
 8005d08:	4013      	ands	r3, r2
 8005d0a:	0019      	movs	r1, r3
 8005d0c:	687b      	ldr	r3, [r7, #4]
 8005d0e:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8005d10:	687b      	ldr	r3, [r7, #4]
 8005d12:	681b      	ldr	r3, [r3, #0]
 8005d14:	430a      	orrs	r2, r1
 8005d16:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8005d18:	687b      	ldr	r3, [r7, #4]
 8005d1a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005d1c:	2210      	movs	r2, #16
 8005d1e:	4013      	ands	r3, r2
 8005d20:	d00b      	beq.n	8005d3a <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8005d22:	687b      	ldr	r3, [r7, #4]
 8005d24:	681b      	ldr	r3, [r3, #0]
 8005d26:	689b      	ldr	r3, [r3, #8]
 8005d28:	4a2c      	ldr	r2, [pc, #176]	; (8005ddc <UART_AdvFeatureConfig+0x154>)
 8005d2a:	4013      	ands	r3, r2
 8005d2c:	0019      	movs	r1, r3
 8005d2e:	687b      	ldr	r3, [r7, #4]
 8005d30:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8005d32:	687b      	ldr	r3, [r7, #4]
 8005d34:	681b      	ldr	r3, [r3, #0]
 8005d36:	430a      	orrs	r2, r1
 8005d38:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8005d3a:	687b      	ldr	r3, [r7, #4]
 8005d3c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005d3e:	2220      	movs	r2, #32
 8005d40:	4013      	ands	r3, r2
 8005d42:	d00b      	beq.n	8005d5c <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8005d44:	687b      	ldr	r3, [r7, #4]
 8005d46:	681b      	ldr	r3, [r3, #0]
 8005d48:	689b      	ldr	r3, [r3, #8]
 8005d4a:	4a25      	ldr	r2, [pc, #148]	; (8005de0 <UART_AdvFeatureConfig+0x158>)
 8005d4c:	4013      	ands	r3, r2
 8005d4e:	0019      	movs	r1, r3
 8005d50:	687b      	ldr	r3, [r7, #4]
 8005d52:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8005d54:	687b      	ldr	r3, [r7, #4]
 8005d56:	681b      	ldr	r3, [r3, #0]
 8005d58:	430a      	orrs	r2, r1
 8005d5a:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8005d5c:	687b      	ldr	r3, [r7, #4]
 8005d5e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005d60:	2240      	movs	r2, #64	; 0x40
 8005d62:	4013      	ands	r3, r2
 8005d64:	d01d      	beq.n	8005da2 <UART_AdvFeatureConfig+0x11a>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8005d66:	687b      	ldr	r3, [r7, #4]
 8005d68:	681b      	ldr	r3, [r3, #0]
 8005d6a:	685b      	ldr	r3, [r3, #4]
 8005d6c:	4a1d      	ldr	r2, [pc, #116]	; (8005de4 <UART_AdvFeatureConfig+0x15c>)
 8005d6e:	4013      	ands	r3, r2
 8005d70:	0019      	movs	r1, r3
 8005d72:	687b      	ldr	r3, [r7, #4]
 8005d74:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8005d76:	687b      	ldr	r3, [r7, #4]
 8005d78:	681b      	ldr	r3, [r3, #0]
 8005d7a:	430a      	orrs	r2, r1
 8005d7c:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8005d7e:	687b      	ldr	r3, [r7, #4]
 8005d80:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8005d82:	2380      	movs	r3, #128	; 0x80
 8005d84:	035b      	lsls	r3, r3, #13
 8005d86:	429a      	cmp	r2, r3
 8005d88:	d10b      	bne.n	8005da2 <UART_AdvFeatureConfig+0x11a>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8005d8a:	687b      	ldr	r3, [r7, #4]
 8005d8c:	681b      	ldr	r3, [r3, #0]
 8005d8e:	685b      	ldr	r3, [r3, #4]
 8005d90:	4a15      	ldr	r2, [pc, #84]	; (8005de8 <UART_AdvFeatureConfig+0x160>)
 8005d92:	4013      	ands	r3, r2
 8005d94:	0019      	movs	r1, r3
 8005d96:	687b      	ldr	r3, [r7, #4]
 8005d98:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8005d9a:	687b      	ldr	r3, [r7, #4]
 8005d9c:	681b      	ldr	r3, [r3, #0]
 8005d9e:	430a      	orrs	r2, r1
 8005da0:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8005da2:	687b      	ldr	r3, [r7, #4]
 8005da4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005da6:	2280      	movs	r2, #128	; 0x80
 8005da8:	4013      	ands	r3, r2
 8005daa:	d00b      	beq.n	8005dc4 <UART_AdvFeatureConfig+0x13c>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8005dac:	687b      	ldr	r3, [r7, #4]
 8005dae:	681b      	ldr	r3, [r3, #0]
 8005db0:	685b      	ldr	r3, [r3, #4]
 8005db2:	4a0e      	ldr	r2, [pc, #56]	; (8005dec <UART_AdvFeatureConfig+0x164>)
 8005db4:	4013      	ands	r3, r2
 8005db6:	0019      	movs	r1, r3
 8005db8:	687b      	ldr	r3, [r7, #4]
 8005dba:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8005dbc:	687b      	ldr	r3, [r7, #4]
 8005dbe:	681b      	ldr	r3, [r3, #0]
 8005dc0:	430a      	orrs	r2, r1
 8005dc2:	605a      	str	r2, [r3, #4]
  }
}
 8005dc4:	46c0      	nop			; (mov r8, r8)
 8005dc6:	46bd      	mov	sp, r7
 8005dc8:	b002      	add	sp, #8
 8005dca:	bd80      	pop	{r7, pc}
 8005dcc:	fffdffff 	.word	0xfffdffff
 8005dd0:	fffeffff 	.word	0xfffeffff
 8005dd4:	fffbffff 	.word	0xfffbffff
 8005dd8:	ffff7fff 	.word	0xffff7fff
 8005ddc:	ffffefff 	.word	0xffffefff
 8005de0:	ffffdfff 	.word	0xffffdfff
 8005de4:	ffefffff 	.word	0xffefffff
 8005de8:	ff9fffff 	.word	0xff9fffff
 8005dec:	fff7ffff 	.word	0xfff7ffff

08005df0 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8005df0:	b580      	push	{r7, lr}
 8005df2:	b092      	sub	sp, #72	; 0x48
 8005df4:	af02      	add	r7, sp, #8
 8005df6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005df8:	687b      	ldr	r3, [r7, #4]
 8005dfa:	2284      	movs	r2, #132	; 0x84
 8005dfc:	2100      	movs	r1, #0
 8005dfe:	5099      	str	r1, [r3, r2]

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8005e00:	f7fd fc08 	bl	8003614 <HAL_GetTick>
 8005e04:	0003      	movs	r3, r0
 8005e06:	63fb      	str	r3, [r7, #60]	; 0x3c

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8005e08:	687b      	ldr	r3, [r7, #4]
 8005e0a:	681b      	ldr	r3, [r3, #0]
 8005e0c:	681b      	ldr	r3, [r3, #0]
 8005e0e:	2208      	movs	r2, #8
 8005e10:	4013      	ands	r3, r2
 8005e12:	2b08      	cmp	r3, #8
 8005e14:	d12c      	bne.n	8005e70 <UART_CheckIdleState+0x80>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8005e16:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005e18:	2280      	movs	r2, #128	; 0x80
 8005e1a:	0391      	lsls	r1, r2, #14
 8005e1c:	6878      	ldr	r0, [r7, #4]
 8005e1e:	4a46      	ldr	r2, [pc, #280]	; (8005f38 <UART_CheckIdleState+0x148>)
 8005e20:	9200      	str	r2, [sp, #0]
 8005e22:	2200      	movs	r2, #0
 8005e24:	f000 f88c 	bl	8005f40 <UART_WaitOnFlagUntilTimeout>
 8005e28:	1e03      	subs	r3, r0, #0
 8005e2a:	d021      	beq.n	8005e70 <UART_CheckIdleState+0x80>
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8005e2c:	f3ef 8310 	mrs	r3, PRIMASK
 8005e30:	627b      	str	r3, [r7, #36]	; 0x24
  return(result);
 8005e32:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 8005e34:	63bb      	str	r3, [r7, #56]	; 0x38
 8005e36:	2301      	movs	r3, #1
 8005e38:	62bb      	str	r3, [r7, #40]	; 0x28
  \details Assigns the given value to the Priority Mask Register.
  \param [in]    priMask  Priority Mask
 */
__STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
{
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005e3a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005e3c:	f383 8810 	msr	PRIMASK, r3
}
 8005e40:	46c0      	nop			; (mov r8, r8)
 8005e42:	687b      	ldr	r3, [r7, #4]
 8005e44:	681b      	ldr	r3, [r3, #0]
 8005e46:	681a      	ldr	r2, [r3, #0]
 8005e48:	687b      	ldr	r3, [r7, #4]
 8005e4a:	681b      	ldr	r3, [r3, #0]
 8005e4c:	2180      	movs	r1, #128	; 0x80
 8005e4e:	438a      	bics	r2, r1
 8005e50:	601a      	str	r2, [r3, #0]
 8005e52:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005e54:	62fb      	str	r3, [r7, #44]	; 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005e56:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005e58:	f383 8810 	msr	PRIMASK, r3
}
 8005e5c:	46c0      	nop			; (mov r8, r8)

      huart->gState = HAL_UART_STATE_READY;
 8005e5e:	687b      	ldr	r3, [r7, #4]
 8005e60:	2220      	movs	r2, #32
 8005e62:	67da      	str	r2, [r3, #124]	; 0x7c

      __HAL_UNLOCK(huart);
 8005e64:	687b      	ldr	r3, [r7, #4]
 8005e66:	2278      	movs	r2, #120	; 0x78
 8005e68:	2100      	movs	r1, #0
 8005e6a:	5499      	strb	r1, [r3, r2]

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8005e6c:	2303      	movs	r3, #3
 8005e6e:	e05f      	b.n	8005f30 <UART_CheckIdleState+0x140>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8005e70:	687b      	ldr	r3, [r7, #4]
 8005e72:	681b      	ldr	r3, [r3, #0]
 8005e74:	681b      	ldr	r3, [r3, #0]
 8005e76:	2204      	movs	r2, #4
 8005e78:	4013      	ands	r3, r2
 8005e7a:	2b04      	cmp	r3, #4
 8005e7c:	d146      	bne.n	8005f0c <UART_CheckIdleState+0x11c>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8005e7e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005e80:	2280      	movs	r2, #128	; 0x80
 8005e82:	03d1      	lsls	r1, r2, #15
 8005e84:	6878      	ldr	r0, [r7, #4]
 8005e86:	4a2c      	ldr	r2, [pc, #176]	; (8005f38 <UART_CheckIdleState+0x148>)
 8005e88:	9200      	str	r2, [sp, #0]
 8005e8a:	2200      	movs	r2, #0
 8005e8c:	f000 f858 	bl	8005f40 <UART_WaitOnFlagUntilTimeout>
 8005e90:	1e03      	subs	r3, r0, #0
 8005e92:	d03b      	beq.n	8005f0c <UART_CheckIdleState+0x11c>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8005e94:	f3ef 8310 	mrs	r3, PRIMASK
 8005e98:	60fb      	str	r3, [r7, #12]
  return(result);
 8005e9a:	68fb      	ldr	r3, [r7, #12]
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8005e9c:	637b      	str	r3, [r7, #52]	; 0x34
 8005e9e:	2301      	movs	r3, #1
 8005ea0:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005ea2:	693b      	ldr	r3, [r7, #16]
 8005ea4:	f383 8810 	msr	PRIMASK, r3
}
 8005ea8:	46c0      	nop			; (mov r8, r8)
 8005eaa:	687b      	ldr	r3, [r7, #4]
 8005eac:	681b      	ldr	r3, [r3, #0]
 8005eae:	681a      	ldr	r2, [r3, #0]
 8005eb0:	687b      	ldr	r3, [r7, #4]
 8005eb2:	681b      	ldr	r3, [r3, #0]
 8005eb4:	4921      	ldr	r1, [pc, #132]	; (8005f3c <UART_CheckIdleState+0x14c>)
 8005eb6:	400a      	ands	r2, r1
 8005eb8:	601a      	str	r2, [r3, #0]
 8005eba:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005ebc:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005ebe:	697b      	ldr	r3, [r7, #20]
 8005ec0:	f383 8810 	msr	PRIMASK, r3
}
 8005ec4:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8005ec6:	f3ef 8310 	mrs	r3, PRIMASK
 8005eca:	61bb      	str	r3, [r7, #24]
  return(result);
 8005ecc:	69bb      	ldr	r3, [r7, #24]
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005ece:	633b      	str	r3, [r7, #48]	; 0x30
 8005ed0:	2301      	movs	r3, #1
 8005ed2:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005ed4:	69fb      	ldr	r3, [r7, #28]
 8005ed6:	f383 8810 	msr	PRIMASK, r3
}
 8005eda:	46c0      	nop			; (mov r8, r8)
 8005edc:	687b      	ldr	r3, [r7, #4]
 8005ede:	681b      	ldr	r3, [r3, #0]
 8005ee0:	689a      	ldr	r2, [r3, #8]
 8005ee2:	687b      	ldr	r3, [r7, #4]
 8005ee4:	681b      	ldr	r3, [r3, #0]
 8005ee6:	2101      	movs	r1, #1
 8005ee8:	438a      	bics	r2, r1
 8005eea:	609a      	str	r2, [r3, #8]
 8005eec:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005eee:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005ef0:	6a3b      	ldr	r3, [r7, #32]
 8005ef2:	f383 8810 	msr	PRIMASK, r3
}
 8005ef6:	46c0      	nop			; (mov r8, r8)

      huart->RxState = HAL_UART_STATE_READY;
 8005ef8:	687b      	ldr	r3, [r7, #4]
 8005efa:	2280      	movs	r2, #128	; 0x80
 8005efc:	2120      	movs	r1, #32
 8005efe:	5099      	str	r1, [r3, r2]

      __HAL_UNLOCK(huart);
 8005f00:	687b      	ldr	r3, [r7, #4]
 8005f02:	2278      	movs	r2, #120	; 0x78
 8005f04:	2100      	movs	r1, #0
 8005f06:	5499      	strb	r1, [r3, r2]

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8005f08:	2303      	movs	r3, #3
 8005f0a:	e011      	b.n	8005f30 <UART_CheckIdleState+0x140>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8005f0c:	687b      	ldr	r3, [r7, #4]
 8005f0e:	2220      	movs	r2, #32
 8005f10:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 8005f12:	687b      	ldr	r3, [r7, #4]
 8005f14:	2280      	movs	r2, #128	; 0x80
 8005f16:	2120      	movs	r1, #32
 8005f18:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005f1a:	687b      	ldr	r3, [r7, #4]
 8005f1c:	2200      	movs	r2, #0
 8005f1e:	661a      	str	r2, [r3, #96]	; 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8005f20:	687b      	ldr	r3, [r7, #4]
 8005f22:	2200      	movs	r2, #0
 8005f24:	665a      	str	r2, [r3, #100]	; 0x64

  __HAL_UNLOCK(huart);
 8005f26:	687b      	ldr	r3, [r7, #4]
 8005f28:	2278      	movs	r2, #120	; 0x78
 8005f2a:	2100      	movs	r1, #0
 8005f2c:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8005f2e:	2300      	movs	r3, #0
}
 8005f30:	0018      	movs	r0, r3
 8005f32:	46bd      	mov	sp, r7
 8005f34:	b010      	add	sp, #64	; 0x40
 8005f36:	bd80      	pop	{r7, pc}
 8005f38:	01ffffff 	.word	0x01ffffff
 8005f3c:	fffffedf 	.word	0xfffffedf

08005f40 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8005f40:	b580      	push	{r7, lr}
 8005f42:	b084      	sub	sp, #16
 8005f44:	af00      	add	r7, sp, #0
 8005f46:	60f8      	str	r0, [r7, #12]
 8005f48:	60b9      	str	r1, [r7, #8]
 8005f4a:	603b      	str	r3, [r7, #0]
 8005f4c:	1dfb      	adds	r3, r7, #7
 8005f4e:	701a      	strb	r2, [r3, #0]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005f50:	e04b      	b.n	8005fea <UART_WaitOnFlagUntilTimeout+0xaa>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005f52:	69bb      	ldr	r3, [r7, #24]
 8005f54:	3301      	adds	r3, #1
 8005f56:	d048      	beq.n	8005fea <UART_WaitOnFlagUntilTimeout+0xaa>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005f58:	f7fd fb5c 	bl	8003614 <HAL_GetTick>
 8005f5c:	0002      	movs	r2, r0
 8005f5e:	683b      	ldr	r3, [r7, #0]
 8005f60:	1ad3      	subs	r3, r2, r3
 8005f62:	69ba      	ldr	r2, [r7, #24]
 8005f64:	429a      	cmp	r2, r3
 8005f66:	d302      	bcc.n	8005f6e <UART_WaitOnFlagUntilTimeout+0x2e>
 8005f68:	69bb      	ldr	r3, [r7, #24]
 8005f6a:	2b00      	cmp	r3, #0
 8005f6c:	d101      	bne.n	8005f72 <UART_WaitOnFlagUntilTimeout+0x32>
      {

        return HAL_TIMEOUT;
 8005f6e:	2303      	movs	r3, #3
 8005f70:	e04b      	b.n	800600a <UART_WaitOnFlagUntilTimeout+0xca>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8005f72:	68fb      	ldr	r3, [r7, #12]
 8005f74:	681b      	ldr	r3, [r3, #0]
 8005f76:	681b      	ldr	r3, [r3, #0]
 8005f78:	2204      	movs	r2, #4
 8005f7a:	4013      	ands	r3, r2
 8005f7c:	d035      	beq.n	8005fea <UART_WaitOnFlagUntilTimeout+0xaa>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8005f7e:	68fb      	ldr	r3, [r7, #12]
 8005f80:	681b      	ldr	r3, [r3, #0]
 8005f82:	69db      	ldr	r3, [r3, #28]
 8005f84:	2208      	movs	r2, #8
 8005f86:	4013      	ands	r3, r2
 8005f88:	2b08      	cmp	r3, #8
 8005f8a:	d111      	bne.n	8005fb0 <UART_WaitOnFlagUntilTimeout+0x70>
        {
           /* Clear Overrun Error flag*/
           __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8005f8c:	68fb      	ldr	r3, [r7, #12]
 8005f8e:	681b      	ldr	r3, [r3, #0]
 8005f90:	2208      	movs	r2, #8
 8005f92:	621a      	str	r2, [r3, #32]

           /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts if ongoing */
           UART_EndRxTransfer(huart);
 8005f94:	68fb      	ldr	r3, [r7, #12]
 8005f96:	0018      	movs	r0, r3
 8005f98:	f000 f83c 	bl	8006014 <UART_EndRxTransfer>

           huart->ErrorCode = HAL_UART_ERROR_ORE;
 8005f9c:	68fb      	ldr	r3, [r7, #12]
 8005f9e:	2284      	movs	r2, #132	; 0x84
 8005fa0:	2108      	movs	r1, #8
 8005fa2:	5099      	str	r1, [r3, r2]

           /* Process Unlocked */
           __HAL_UNLOCK(huart);
 8005fa4:	68fb      	ldr	r3, [r7, #12]
 8005fa6:	2278      	movs	r2, #120	; 0x78
 8005fa8:	2100      	movs	r1, #0
 8005faa:	5499      	strb	r1, [r3, r2]

           return HAL_ERROR;
 8005fac:	2301      	movs	r3, #1
 8005fae:	e02c      	b.n	800600a <UART_WaitOnFlagUntilTimeout+0xca>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8005fb0:	68fb      	ldr	r3, [r7, #12]
 8005fb2:	681b      	ldr	r3, [r3, #0]
 8005fb4:	69da      	ldr	r2, [r3, #28]
 8005fb6:	2380      	movs	r3, #128	; 0x80
 8005fb8:	011b      	lsls	r3, r3, #4
 8005fba:	401a      	ands	r2, r3
 8005fbc:	2380      	movs	r3, #128	; 0x80
 8005fbe:	011b      	lsls	r3, r3, #4
 8005fc0:	429a      	cmp	r2, r3
 8005fc2:	d112      	bne.n	8005fea <UART_WaitOnFlagUntilTimeout+0xaa>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8005fc4:	68fb      	ldr	r3, [r7, #12]
 8005fc6:	681b      	ldr	r3, [r3, #0]
 8005fc8:	2280      	movs	r2, #128	; 0x80
 8005fca:	0112      	lsls	r2, r2, #4
 8005fcc:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8005fce:	68fb      	ldr	r3, [r7, #12]
 8005fd0:	0018      	movs	r0, r3
 8005fd2:	f000 f81f 	bl	8006014 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8005fd6:	68fb      	ldr	r3, [r7, #12]
 8005fd8:	2284      	movs	r2, #132	; 0x84
 8005fda:	2120      	movs	r1, #32
 8005fdc:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8005fde:	68fb      	ldr	r3, [r7, #12]
 8005fe0:	2278      	movs	r2, #120	; 0x78
 8005fe2:	2100      	movs	r1, #0
 8005fe4:	5499      	strb	r1, [r3, r2]

          return HAL_TIMEOUT;
 8005fe6:	2303      	movs	r3, #3
 8005fe8:	e00f      	b.n	800600a <UART_WaitOnFlagUntilTimeout+0xca>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005fea:	68fb      	ldr	r3, [r7, #12]
 8005fec:	681b      	ldr	r3, [r3, #0]
 8005fee:	69db      	ldr	r3, [r3, #28]
 8005ff0:	68ba      	ldr	r2, [r7, #8]
 8005ff2:	4013      	ands	r3, r2
 8005ff4:	68ba      	ldr	r2, [r7, #8]
 8005ff6:	1ad3      	subs	r3, r2, r3
 8005ff8:	425a      	negs	r2, r3
 8005ffa:	4153      	adcs	r3, r2
 8005ffc:	b2db      	uxtb	r3, r3
 8005ffe:	001a      	movs	r2, r3
 8006000:	1dfb      	adds	r3, r7, #7
 8006002:	781b      	ldrb	r3, [r3, #0]
 8006004:	429a      	cmp	r2, r3
 8006006:	d0a4      	beq.n	8005f52 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8006008:	2300      	movs	r3, #0
}
 800600a:	0018      	movs	r0, r3
 800600c:	46bd      	mov	sp, r7
 800600e:	b004      	add	sp, #16
 8006010:	bd80      	pop	{r7, pc}
	...

08006014 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8006014:	b580      	push	{r7, lr}
 8006016:	b08e      	sub	sp, #56	; 0x38
 8006018:	af00      	add	r7, sp, #0
 800601a:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800601c:	f3ef 8310 	mrs	r3, PRIMASK
 8006020:	617b      	str	r3, [r7, #20]
  return(result);
 8006022:	697b      	ldr	r3, [r7, #20]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8006024:	637b      	str	r3, [r7, #52]	; 0x34
 8006026:	2301      	movs	r3, #1
 8006028:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800602a:	69bb      	ldr	r3, [r7, #24]
 800602c:	f383 8810 	msr	PRIMASK, r3
}
 8006030:	46c0      	nop			; (mov r8, r8)
 8006032:	687b      	ldr	r3, [r7, #4]
 8006034:	681b      	ldr	r3, [r3, #0]
 8006036:	681a      	ldr	r2, [r3, #0]
 8006038:	687b      	ldr	r3, [r7, #4]
 800603a:	681b      	ldr	r3, [r3, #0]
 800603c:	4926      	ldr	r1, [pc, #152]	; (80060d8 <UART_EndRxTransfer+0xc4>)
 800603e:	400a      	ands	r2, r1
 8006040:	601a      	str	r2, [r3, #0]
 8006042:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006044:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006046:	69fb      	ldr	r3, [r7, #28]
 8006048:	f383 8810 	msr	PRIMASK, r3
}
 800604c:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800604e:	f3ef 8310 	mrs	r3, PRIMASK
 8006052:	623b      	str	r3, [r7, #32]
  return(result);
 8006054:	6a3b      	ldr	r3, [r7, #32]
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006056:	633b      	str	r3, [r7, #48]	; 0x30
 8006058:	2301      	movs	r3, #1
 800605a:	627b      	str	r3, [r7, #36]	; 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800605c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800605e:	f383 8810 	msr	PRIMASK, r3
}
 8006062:	46c0      	nop			; (mov r8, r8)
 8006064:	687b      	ldr	r3, [r7, #4]
 8006066:	681b      	ldr	r3, [r3, #0]
 8006068:	689a      	ldr	r2, [r3, #8]
 800606a:	687b      	ldr	r3, [r7, #4]
 800606c:	681b      	ldr	r3, [r3, #0]
 800606e:	2101      	movs	r1, #1
 8006070:	438a      	bics	r2, r1
 8006072:	609a      	str	r2, [r3, #8]
 8006074:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006076:	62bb      	str	r3, [r7, #40]	; 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006078:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800607a:	f383 8810 	msr	PRIMASK, r3
}
 800607e:	46c0      	nop			; (mov r8, r8)

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006080:	687b      	ldr	r3, [r7, #4]
 8006082:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8006084:	2b01      	cmp	r3, #1
 8006086:	d118      	bne.n	80060ba <UART_EndRxTransfer+0xa6>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8006088:	f3ef 8310 	mrs	r3, PRIMASK
 800608c:	60bb      	str	r3, [r7, #8]
  return(result);
 800608e:	68bb      	ldr	r3, [r7, #8]
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006090:	62fb      	str	r3, [r7, #44]	; 0x2c
 8006092:	2301      	movs	r3, #1
 8006094:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006096:	68fb      	ldr	r3, [r7, #12]
 8006098:	f383 8810 	msr	PRIMASK, r3
}
 800609c:	46c0      	nop			; (mov r8, r8)
 800609e:	687b      	ldr	r3, [r7, #4]
 80060a0:	681b      	ldr	r3, [r3, #0]
 80060a2:	681a      	ldr	r2, [r3, #0]
 80060a4:	687b      	ldr	r3, [r7, #4]
 80060a6:	681b      	ldr	r3, [r3, #0]
 80060a8:	2110      	movs	r1, #16
 80060aa:	438a      	bics	r2, r1
 80060ac:	601a      	str	r2, [r3, #0]
 80060ae:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80060b0:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80060b2:	693b      	ldr	r3, [r7, #16]
 80060b4:	f383 8810 	msr	PRIMASK, r3
}
 80060b8:	46c0      	nop			; (mov r8, r8)
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80060ba:	687b      	ldr	r3, [r7, #4]
 80060bc:	2280      	movs	r2, #128	; 0x80
 80060be:	2120      	movs	r1, #32
 80060c0:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80060c2:	687b      	ldr	r3, [r7, #4]
 80060c4:	2200      	movs	r2, #0
 80060c6:	661a      	str	r2, [r3, #96]	; 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 80060c8:	687b      	ldr	r3, [r7, #4]
 80060ca:	2200      	movs	r2, #0
 80060cc:	669a      	str	r2, [r3, #104]	; 0x68
}
 80060ce:	46c0      	nop			; (mov r8, r8)
 80060d0:	46bd      	mov	sp, r7
 80060d2:	b00e      	add	sp, #56	; 0x38
 80060d4:	bd80      	pop	{r7, pc}
 80060d6:	46c0      	nop			; (mov r8, r8)
 80060d8:	fffffedf 	.word	0xfffffedf

080060dc <siprintf>:
 80060dc:	b40e      	push	{r1, r2, r3}
 80060de:	b500      	push	{lr}
 80060e0:	490b      	ldr	r1, [pc, #44]	; (8006110 <siprintf+0x34>)
 80060e2:	b09c      	sub	sp, #112	; 0x70
 80060e4:	ab1d      	add	r3, sp, #116	; 0x74
 80060e6:	9002      	str	r0, [sp, #8]
 80060e8:	9006      	str	r0, [sp, #24]
 80060ea:	9107      	str	r1, [sp, #28]
 80060ec:	9104      	str	r1, [sp, #16]
 80060ee:	4809      	ldr	r0, [pc, #36]	; (8006114 <siprintf+0x38>)
 80060f0:	4909      	ldr	r1, [pc, #36]	; (8006118 <siprintf+0x3c>)
 80060f2:	cb04      	ldmia	r3!, {r2}
 80060f4:	9105      	str	r1, [sp, #20]
 80060f6:	6800      	ldr	r0, [r0, #0]
 80060f8:	a902      	add	r1, sp, #8
 80060fa:	9301      	str	r3, [sp, #4]
 80060fc:	f000 f9a2 	bl	8006444 <_svfiprintf_r>
 8006100:	2200      	movs	r2, #0
 8006102:	9b02      	ldr	r3, [sp, #8]
 8006104:	701a      	strb	r2, [r3, #0]
 8006106:	b01c      	add	sp, #112	; 0x70
 8006108:	bc08      	pop	{r3}
 800610a:	b003      	add	sp, #12
 800610c:	4718      	bx	r3
 800610e:	46c0      	nop			; (mov r8, r8)
 8006110:	7fffffff 	.word	0x7fffffff
 8006114:	20000058 	.word	0x20000058
 8006118:	ffff0208 	.word	0xffff0208

0800611c <memset>:
 800611c:	0003      	movs	r3, r0
 800611e:	1882      	adds	r2, r0, r2
 8006120:	4293      	cmp	r3, r2
 8006122:	d100      	bne.n	8006126 <memset+0xa>
 8006124:	4770      	bx	lr
 8006126:	7019      	strb	r1, [r3, #0]
 8006128:	3301      	adds	r3, #1
 800612a:	e7f9      	b.n	8006120 <memset+0x4>

0800612c <__errno>:
 800612c:	4b01      	ldr	r3, [pc, #4]	; (8006134 <__errno+0x8>)
 800612e:	6818      	ldr	r0, [r3, #0]
 8006130:	4770      	bx	lr
 8006132:	46c0      	nop			; (mov r8, r8)
 8006134:	20000058 	.word	0x20000058

08006138 <__libc_init_array>:
 8006138:	b570      	push	{r4, r5, r6, lr}
 800613a:	2600      	movs	r6, #0
 800613c:	4c0c      	ldr	r4, [pc, #48]	; (8006170 <__libc_init_array+0x38>)
 800613e:	4d0d      	ldr	r5, [pc, #52]	; (8006174 <__libc_init_array+0x3c>)
 8006140:	1b64      	subs	r4, r4, r5
 8006142:	10a4      	asrs	r4, r4, #2
 8006144:	42a6      	cmp	r6, r4
 8006146:	d109      	bne.n	800615c <__libc_init_array+0x24>
 8006148:	2600      	movs	r6, #0
 800614a:	f000 fc6d 	bl	8006a28 <_init>
 800614e:	4c0a      	ldr	r4, [pc, #40]	; (8006178 <__libc_init_array+0x40>)
 8006150:	4d0a      	ldr	r5, [pc, #40]	; (800617c <__libc_init_array+0x44>)
 8006152:	1b64      	subs	r4, r4, r5
 8006154:	10a4      	asrs	r4, r4, #2
 8006156:	42a6      	cmp	r6, r4
 8006158:	d105      	bne.n	8006166 <__libc_init_array+0x2e>
 800615a:	bd70      	pop	{r4, r5, r6, pc}
 800615c:	00b3      	lsls	r3, r6, #2
 800615e:	58eb      	ldr	r3, [r5, r3]
 8006160:	4798      	blx	r3
 8006162:	3601      	adds	r6, #1
 8006164:	e7ee      	b.n	8006144 <__libc_init_array+0xc>
 8006166:	00b3      	lsls	r3, r6, #2
 8006168:	58eb      	ldr	r3, [r5, r3]
 800616a:	4798      	blx	r3
 800616c:	3601      	adds	r6, #1
 800616e:	e7f2      	b.n	8006156 <__libc_init_array+0x1e>
 8006170:	08006b58 	.word	0x08006b58
 8006174:	08006b58 	.word	0x08006b58
 8006178:	08006b5c 	.word	0x08006b5c
 800617c:	08006b58 	.word	0x08006b58

08006180 <__retarget_lock_acquire_recursive>:
 8006180:	4770      	bx	lr

08006182 <__retarget_lock_release_recursive>:
 8006182:	4770      	bx	lr

08006184 <_free_r>:
 8006184:	b570      	push	{r4, r5, r6, lr}
 8006186:	0005      	movs	r5, r0
 8006188:	2900      	cmp	r1, #0
 800618a:	d010      	beq.n	80061ae <_free_r+0x2a>
 800618c:	1f0c      	subs	r4, r1, #4
 800618e:	6823      	ldr	r3, [r4, #0]
 8006190:	2b00      	cmp	r3, #0
 8006192:	da00      	bge.n	8006196 <_free_r+0x12>
 8006194:	18e4      	adds	r4, r4, r3
 8006196:	0028      	movs	r0, r5
 8006198:	f000 f8e2 	bl	8006360 <__malloc_lock>
 800619c:	4a1d      	ldr	r2, [pc, #116]	; (8006214 <_free_r+0x90>)
 800619e:	6813      	ldr	r3, [r2, #0]
 80061a0:	2b00      	cmp	r3, #0
 80061a2:	d105      	bne.n	80061b0 <_free_r+0x2c>
 80061a4:	6063      	str	r3, [r4, #4]
 80061a6:	6014      	str	r4, [r2, #0]
 80061a8:	0028      	movs	r0, r5
 80061aa:	f000 f8e1 	bl	8006370 <__malloc_unlock>
 80061ae:	bd70      	pop	{r4, r5, r6, pc}
 80061b0:	42a3      	cmp	r3, r4
 80061b2:	d908      	bls.n	80061c6 <_free_r+0x42>
 80061b4:	6820      	ldr	r0, [r4, #0]
 80061b6:	1821      	adds	r1, r4, r0
 80061b8:	428b      	cmp	r3, r1
 80061ba:	d1f3      	bne.n	80061a4 <_free_r+0x20>
 80061bc:	6819      	ldr	r1, [r3, #0]
 80061be:	685b      	ldr	r3, [r3, #4]
 80061c0:	1809      	adds	r1, r1, r0
 80061c2:	6021      	str	r1, [r4, #0]
 80061c4:	e7ee      	b.n	80061a4 <_free_r+0x20>
 80061c6:	001a      	movs	r2, r3
 80061c8:	685b      	ldr	r3, [r3, #4]
 80061ca:	2b00      	cmp	r3, #0
 80061cc:	d001      	beq.n	80061d2 <_free_r+0x4e>
 80061ce:	42a3      	cmp	r3, r4
 80061d0:	d9f9      	bls.n	80061c6 <_free_r+0x42>
 80061d2:	6811      	ldr	r1, [r2, #0]
 80061d4:	1850      	adds	r0, r2, r1
 80061d6:	42a0      	cmp	r0, r4
 80061d8:	d10b      	bne.n	80061f2 <_free_r+0x6e>
 80061da:	6820      	ldr	r0, [r4, #0]
 80061dc:	1809      	adds	r1, r1, r0
 80061de:	1850      	adds	r0, r2, r1
 80061e0:	6011      	str	r1, [r2, #0]
 80061e2:	4283      	cmp	r3, r0
 80061e4:	d1e0      	bne.n	80061a8 <_free_r+0x24>
 80061e6:	6818      	ldr	r0, [r3, #0]
 80061e8:	685b      	ldr	r3, [r3, #4]
 80061ea:	1841      	adds	r1, r0, r1
 80061ec:	6011      	str	r1, [r2, #0]
 80061ee:	6053      	str	r3, [r2, #4]
 80061f0:	e7da      	b.n	80061a8 <_free_r+0x24>
 80061f2:	42a0      	cmp	r0, r4
 80061f4:	d902      	bls.n	80061fc <_free_r+0x78>
 80061f6:	230c      	movs	r3, #12
 80061f8:	602b      	str	r3, [r5, #0]
 80061fa:	e7d5      	b.n	80061a8 <_free_r+0x24>
 80061fc:	6820      	ldr	r0, [r4, #0]
 80061fe:	1821      	adds	r1, r4, r0
 8006200:	428b      	cmp	r3, r1
 8006202:	d103      	bne.n	800620c <_free_r+0x88>
 8006204:	6819      	ldr	r1, [r3, #0]
 8006206:	685b      	ldr	r3, [r3, #4]
 8006208:	1809      	adds	r1, r1, r0
 800620a:	6021      	str	r1, [r4, #0]
 800620c:	6063      	str	r3, [r4, #4]
 800620e:	6054      	str	r4, [r2, #4]
 8006210:	e7ca      	b.n	80061a8 <_free_r+0x24>
 8006212:	46c0      	nop			; (mov r8, r8)
 8006214:	200002a0 	.word	0x200002a0

08006218 <sbrk_aligned>:
 8006218:	b570      	push	{r4, r5, r6, lr}
 800621a:	4e0f      	ldr	r6, [pc, #60]	; (8006258 <sbrk_aligned+0x40>)
 800621c:	000d      	movs	r5, r1
 800621e:	6831      	ldr	r1, [r6, #0]
 8006220:	0004      	movs	r4, r0
 8006222:	2900      	cmp	r1, #0
 8006224:	d102      	bne.n	800622c <sbrk_aligned+0x14>
 8006226:	f000 fba1 	bl	800696c <_sbrk_r>
 800622a:	6030      	str	r0, [r6, #0]
 800622c:	0029      	movs	r1, r5
 800622e:	0020      	movs	r0, r4
 8006230:	f000 fb9c 	bl	800696c <_sbrk_r>
 8006234:	1c43      	adds	r3, r0, #1
 8006236:	d00a      	beq.n	800624e <sbrk_aligned+0x36>
 8006238:	2303      	movs	r3, #3
 800623a:	1cc5      	adds	r5, r0, #3
 800623c:	439d      	bics	r5, r3
 800623e:	42a8      	cmp	r0, r5
 8006240:	d007      	beq.n	8006252 <sbrk_aligned+0x3a>
 8006242:	1a29      	subs	r1, r5, r0
 8006244:	0020      	movs	r0, r4
 8006246:	f000 fb91 	bl	800696c <_sbrk_r>
 800624a:	3001      	adds	r0, #1
 800624c:	d101      	bne.n	8006252 <sbrk_aligned+0x3a>
 800624e:	2501      	movs	r5, #1
 8006250:	426d      	negs	r5, r5
 8006252:	0028      	movs	r0, r5
 8006254:	bd70      	pop	{r4, r5, r6, pc}
 8006256:	46c0      	nop			; (mov r8, r8)
 8006258:	200002a4 	.word	0x200002a4

0800625c <_malloc_r>:
 800625c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800625e:	2203      	movs	r2, #3
 8006260:	1ccb      	adds	r3, r1, #3
 8006262:	4393      	bics	r3, r2
 8006264:	3308      	adds	r3, #8
 8006266:	0006      	movs	r6, r0
 8006268:	001f      	movs	r7, r3
 800626a:	2b0c      	cmp	r3, #12
 800626c:	d238      	bcs.n	80062e0 <_malloc_r+0x84>
 800626e:	270c      	movs	r7, #12
 8006270:	42b9      	cmp	r1, r7
 8006272:	d837      	bhi.n	80062e4 <_malloc_r+0x88>
 8006274:	0030      	movs	r0, r6
 8006276:	f000 f873 	bl	8006360 <__malloc_lock>
 800627a:	4b38      	ldr	r3, [pc, #224]	; (800635c <_malloc_r+0x100>)
 800627c:	9300      	str	r3, [sp, #0]
 800627e:	681b      	ldr	r3, [r3, #0]
 8006280:	001c      	movs	r4, r3
 8006282:	2c00      	cmp	r4, #0
 8006284:	d133      	bne.n	80062ee <_malloc_r+0x92>
 8006286:	0039      	movs	r1, r7
 8006288:	0030      	movs	r0, r6
 800628a:	f7ff ffc5 	bl	8006218 <sbrk_aligned>
 800628e:	0004      	movs	r4, r0
 8006290:	1c43      	adds	r3, r0, #1
 8006292:	d15e      	bne.n	8006352 <_malloc_r+0xf6>
 8006294:	9b00      	ldr	r3, [sp, #0]
 8006296:	681c      	ldr	r4, [r3, #0]
 8006298:	0025      	movs	r5, r4
 800629a:	2d00      	cmp	r5, #0
 800629c:	d14e      	bne.n	800633c <_malloc_r+0xe0>
 800629e:	2c00      	cmp	r4, #0
 80062a0:	d051      	beq.n	8006346 <_malloc_r+0xea>
 80062a2:	6823      	ldr	r3, [r4, #0]
 80062a4:	0029      	movs	r1, r5
 80062a6:	18e3      	adds	r3, r4, r3
 80062a8:	0030      	movs	r0, r6
 80062aa:	9301      	str	r3, [sp, #4]
 80062ac:	f000 fb5e 	bl	800696c <_sbrk_r>
 80062b0:	9b01      	ldr	r3, [sp, #4]
 80062b2:	4283      	cmp	r3, r0
 80062b4:	d147      	bne.n	8006346 <_malloc_r+0xea>
 80062b6:	6823      	ldr	r3, [r4, #0]
 80062b8:	0030      	movs	r0, r6
 80062ba:	1aff      	subs	r7, r7, r3
 80062bc:	0039      	movs	r1, r7
 80062be:	f7ff ffab 	bl	8006218 <sbrk_aligned>
 80062c2:	3001      	adds	r0, #1
 80062c4:	d03f      	beq.n	8006346 <_malloc_r+0xea>
 80062c6:	6823      	ldr	r3, [r4, #0]
 80062c8:	19db      	adds	r3, r3, r7
 80062ca:	6023      	str	r3, [r4, #0]
 80062cc:	9b00      	ldr	r3, [sp, #0]
 80062ce:	681b      	ldr	r3, [r3, #0]
 80062d0:	2b00      	cmp	r3, #0
 80062d2:	d040      	beq.n	8006356 <_malloc_r+0xfa>
 80062d4:	685a      	ldr	r2, [r3, #4]
 80062d6:	42a2      	cmp	r2, r4
 80062d8:	d133      	bne.n	8006342 <_malloc_r+0xe6>
 80062da:	2200      	movs	r2, #0
 80062dc:	605a      	str	r2, [r3, #4]
 80062de:	e014      	b.n	800630a <_malloc_r+0xae>
 80062e0:	2b00      	cmp	r3, #0
 80062e2:	dac5      	bge.n	8006270 <_malloc_r+0x14>
 80062e4:	230c      	movs	r3, #12
 80062e6:	2500      	movs	r5, #0
 80062e8:	6033      	str	r3, [r6, #0]
 80062ea:	0028      	movs	r0, r5
 80062ec:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 80062ee:	6821      	ldr	r1, [r4, #0]
 80062f0:	1bc9      	subs	r1, r1, r7
 80062f2:	d420      	bmi.n	8006336 <_malloc_r+0xda>
 80062f4:	290b      	cmp	r1, #11
 80062f6:	d918      	bls.n	800632a <_malloc_r+0xce>
 80062f8:	19e2      	adds	r2, r4, r7
 80062fa:	6027      	str	r7, [r4, #0]
 80062fc:	42a3      	cmp	r3, r4
 80062fe:	d112      	bne.n	8006326 <_malloc_r+0xca>
 8006300:	9b00      	ldr	r3, [sp, #0]
 8006302:	601a      	str	r2, [r3, #0]
 8006304:	6863      	ldr	r3, [r4, #4]
 8006306:	6011      	str	r1, [r2, #0]
 8006308:	6053      	str	r3, [r2, #4]
 800630a:	0030      	movs	r0, r6
 800630c:	0025      	movs	r5, r4
 800630e:	f000 f82f 	bl	8006370 <__malloc_unlock>
 8006312:	2207      	movs	r2, #7
 8006314:	350b      	adds	r5, #11
 8006316:	1d23      	adds	r3, r4, #4
 8006318:	4395      	bics	r5, r2
 800631a:	1aea      	subs	r2, r5, r3
 800631c:	429d      	cmp	r5, r3
 800631e:	d0e4      	beq.n	80062ea <_malloc_r+0x8e>
 8006320:	1b5b      	subs	r3, r3, r5
 8006322:	50a3      	str	r3, [r4, r2]
 8006324:	e7e1      	b.n	80062ea <_malloc_r+0x8e>
 8006326:	605a      	str	r2, [r3, #4]
 8006328:	e7ec      	b.n	8006304 <_malloc_r+0xa8>
 800632a:	6862      	ldr	r2, [r4, #4]
 800632c:	42a3      	cmp	r3, r4
 800632e:	d1d5      	bne.n	80062dc <_malloc_r+0x80>
 8006330:	9b00      	ldr	r3, [sp, #0]
 8006332:	601a      	str	r2, [r3, #0]
 8006334:	e7e9      	b.n	800630a <_malloc_r+0xae>
 8006336:	0023      	movs	r3, r4
 8006338:	6864      	ldr	r4, [r4, #4]
 800633a:	e7a2      	b.n	8006282 <_malloc_r+0x26>
 800633c:	002c      	movs	r4, r5
 800633e:	686d      	ldr	r5, [r5, #4]
 8006340:	e7ab      	b.n	800629a <_malloc_r+0x3e>
 8006342:	0013      	movs	r3, r2
 8006344:	e7c4      	b.n	80062d0 <_malloc_r+0x74>
 8006346:	230c      	movs	r3, #12
 8006348:	0030      	movs	r0, r6
 800634a:	6033      	str	r3, [r6, #0]
 800634c:	f000 f810 	bl	8006370 <__malloc_unlock>
 8006350:	e7cb      	b.n	80062ea <_malloc_r+0x8e>
 8006352:	6027      	str	r7, [r4, #0]
 8006354:	e7d9      	b.n	800630a <_malloc_r+0xae>
 8006356:	605b      	str	r3, [r3, #4]
 8006358:	deff      	udf	#255	; 0xff
 800635a:	46c0      	nop			; (mov r8, r8)
 800635c:	200002a0 	.word	0x200002a0

08006360 <__malloc_lock>:
 8006360:	b510      	push	{r4, lr}
 8006362:	4802      	ldr	r0, [pc, #8]	; (800636c <__malloc_lock+0xc>)
 8006364:	f7ff ff0c 	bl	8006180 <__retarget_lock_acquire_recursive>
 8006368:	bd10      	pop	{r4, pc}
 800636a:	46c0      	nop			; (mov r8, r8)
 800636c:	2000029c 	.word	0x2000029c

08006370 <__malloc_unlock>:
 8006370:	b510      	push	{r4, lr}
 8006372:	4802      	ldr	r0, [pc, #8]	; (800637c <__malloc_unlock+0xc>)
 8006374:	f7ff ff05 	bl	8006182 <__retarget_lock_release_recursive>
 8006378:	bd10      	pop	{r4, pc}
 800637a:	46c0      	nop			; (mov r8, r8)
 800637c:	2000029c 	.word	0x2000029c

08006380 <__ssputs_r>:
 8006380:	b5f0      	push	{r4, r5, r6, r7, lr}
 8006382:	b085      	sub	sp, #20
 8006384:	9301      	str	r3, [sp, #4]
 8006386:	9203      	str	r2, [sp, #12]
 8006388:	688e      	ldr	r6, [r1, #8]
 800638a:	9a01      	ldr	r2, [sp, #4]
 800638c:	0007      	movs	r7, r0
 800638e:	000c      	movs	r4, r1
 8006390:	680b      	ldr	r3, [r1, #0]
 8006392:	4296      	cmp	r6, r2
 8006394:	d831      	bhi.n	80063fa <__ssputs_r+0x7a>
 8006396:	898a      	ldrh	r2, [r1, #12]
 8006398:	2190      	movs	r1, #144	; 0x90
 800639a:	00c9      	lsls	r1, r1, #3
 800639c:	420a      	tst	r2, r1
 800639e:	d029      	beq.n	80063f4 <__ssputs_r+0x74>
 80063a0:	2003      	movs	r0, #3
 80063a2:	6921      	ldr	r1, [r4, #16]
 80063a4:	1a5b      	subs	r3, r3, r1
 80063a6:	9302      	str	r3, [sp, #8]
 80063a8:	6963      	ldr	r3, [r4, #20]
 80063aa:	4343      	muls	r3, r0
 80063ac:	0fdd      	lsrs	r5, r3, #31
 80063ae:	18ed      	adds	r5, r5, r3
 80063b0:	9b01      	ldr	r3, [sp, #4]
 80063b2:	9802      	ldr	r0, [sp, #8]
 80063b4:	3301      	adds	r3, #1
 80063b6:	181b      	adds	r3, r3, r0
 80063b8:	106d      	asrs	r5, r5, #1
 80063ba:	42ab      	cmp	r3, r5
 80063bc:	d900      	bls.n	80063c0 <__ssputs_r+0x40>
 80063be:	001d      	movs	r5, r3
 80063c0:	0552      	lsls	r2, r2, #21
 80063c2:	d529      	bpl.n	8006418 <__ssputs_r+0x98>
 80063c4:	0029      	movs	r1, r5
 80063c6:	0038      	movs	r0, r7
 80063c8:	f7ff ff48 	bl	800625c <_malloc_r>
 80063cc:	1e06      	subs	r6, r0, #0
 80063ce:	d02d      	beq.n	800642c <__ssputs_r+0xac>
 80063d0:	9a02      	ldr	r2, [sp, #8]
 80063d2:	6921      	ldr	r1, [r4, #16]
 80063d4:	f000 fae7 	bl	80069a6 <memcpy>
 80063d8:	89a2      	ldrh	r2, [r4, #12]
 80063da:	4b19      	ldr	r3, [pc, #100]	; (8006440 <__ssputs_r+0xc0>)
 80063dc:	401a      	ands	r2, r3
 80063de:	2380      	movs	r3, #128	; 0x80
 80063e0:	4313      	orrs	r3, r2
 80063e2:	81a3      	strh	r3, [r4, #12]
 80063e4:	9b02      	ldr	r3, [sp, #8]
 80063e6:	6126      	str	r6, [r4, #16]
 80063e8:	18f6      	adds	r6, r6, r3
 80063ea:	6026      	str	r6, [r4, #0]
 80063ec:	6165      	str	r5, [r4, #20]
 80063ee:	9e01      	ldr	r6, [sp, #4]
 80063f0:	1aed      	subs	r5, r5, r3
 80063f2:	60a5      	str	r5, [r4, #8]
 80063f4:	9b01      	ldr	r3, [sp, #4]
 80063f6:	429e      	cmp	r6, r3
 80063f8:	d900      	bls.n	80063fc <__ssputs_r+0x7c>
 80063fa:	9e01      	ldr	r6, [sp, #4]
 80063fc:	0032      	movs	r2, r6
 80063fe:	9903      	ldr	r1, [sp, #12]
 8006400:	6820      	ldr	r0, [r4, #0]
 8006402:	f000 fa9f 	bl	8006944 <memmove>
 8006406:	2000      	movs	r0, #0
 8006408:	68a3      	ldr	r3, [r4, #8]
 800640a:	1b9b      	subs	r3, r3, r6
 800640c:	60a3      	str	r3, [r4, #8]
 800640e:	6823      	ldr	r3, [r4, #0]
 8006410:	199b      	adds	r3, r3, r6
 8006412:	6023      	str	r3, [r4, #0]
 8006414:	b005      	add	sp, #20
 8006416:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006418:	002a      	movs	r2, r5
 800641a:	0038      	movs	r0, r7
 800641c:	f000 facc 	bl	80069b8 <_realloc_r>
 8006420:	1e06      	subs	r6, r0, #0
 8006422:	d1df      	bne.n	80063e4 <__ssputs_r+0x64>
 8006424:	0038      	movs	r0, r7
 8006426:	6921      	ldr	r1, [r4, #16]
 8006428:	f7ff feac 	bl	8006184 <_free_r>
 800642c:	230c      	movs	r3, #12
 800642e:	2001      	movs	r0, #1
 8006430:	603b      	str	r3, [r7, #0]
 8006432:	89a2      	ldrh	r2, [r4, #12]
 8006434:	3334      	adds	r3, #52	; 0x34
 8006436:	4313      	orrs	r3, r2
 8006438:	81a3      	strh	r3, [r4, #12]
 800643a:	4240      	negs	r0, r0
 800643c:	e7ea      	b.n	8006414 <__ssputs_r+0x94>
 800643e:	46c0      	nop			; (mov r8, r8)
 8006440:	fffffb7f 	.word	0xfffffb7f

08006444 <_svfiprintf_r>:
 8006444:	b5f0      	push	{r4, r5, r6, r7, lr}
 8006446:	b0a1      	sub	sp, #132	; 0x84
 8006448:	9003      	str	r0, [sp, #12]
 800644a:	001d      	movs	r5, r3
 800644c:	898b      	ldrh	r3, [r1, #12]
 800644e:	000f      	movs	r7, r1
 8006450:	0016      	movs	r6, r2
 8006452:	061b      	lsls	r3, r3, #24
 8006454:	d511      	bpl.n	800647a <_svfiprintf_r+0x36>
 8006456:	690b      	ldr	r3, [r1, #16]
 8006458:	2b00      	cmp	r3, #0
 800645a:	d10e      	bne.n	800647a <_svfiprintf_r+0x36>
 800645c:	2140      	movs	r1, #64	; 0x40
 800645e:	f7ff fefd 	bl	800625c <_malloc_r>
 8006462:	6038      	str	r0, [r7, #0]
 8006464:	6138      	str	r0, [r7, #16]
 8006466:	2800      	cmp	r0, #0
 8006468:	d105      	bne.n	8006476 <_svfiprintf_r+0x32>
 800646a:	230c      	movs	r3, #12
 800646c:	9a03      	ldr	r2, [sp, #12]
 800646e:	3801      	subs	r0, #1
 8006470:	6013      	str	r3, [r2, #0]
 8006472:	b021      	add	sp, #132	; 0x84
 8006474:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006476:	2340      	movs	r3, #64	; 0x40
 8006478:	617b      	str	r3, [r7, #20]
 800647a:	2300      	movs	r3, #0
 800647c:	ac08      	add	r4, sp, #32
 800647e:	6163      	str	r3, [r4, #20]
 8006480:	3320      	adds	r3, #32
 8006482:	7663      	strb	r3, [r4, #25]
 8006484:	3310      	adds	r3, #16
 8006486:	76a3      	strb	r3, [r4, #26]
 8006488:	9507      	str	r5, [sp, #28]
 800648a:	0035      	movs	r5, r6
 800648c:	782b      	ldrb	r3, [r5, #0]
 800648e:	2b00      	cmp	r3, #0
 8006490:	d001      	beq.n	8006496 <_svfiprintf_r+0x52>
 8006492:	2b25      	cmp	r3, #37	; 0x25
 8006494:	d148      	bne.n	8006528 <_svfiprintf_r+0xe4>
 8006496:	1bab      	subs	r3, r5, r6
 8006498:	9305      	str	r3, [sp, #20]
 800649a:	42b5      	cmp	r5, r6
 800649c:	d00b      	beq.n	80064b6 <_svfiprintf_r+0x72>
 800649e:	0032      	movs	r2, r6
 80064a0:	0039      	movs	r1, r7
 80064a2:	9803      	ldr	r0, [sp, #12]
 80064a4:	f7ff ff6c 	bl	8006380 <__ssputs_r>
 80064a8:	3001      	adds	r0, #1
 80064aa:	d100      	bne.n	80064ae <_svfiprintf_r+0x6a>
 80064ac:	e0af      	b.n	800660e <_svfiprintf_r+0x1ca>
 80064ae:	6963      	ldr	r3, [r4, #20]
 80064b0:	9a05      	ldr	r2, [sp, #20]
 80064b2:	189b      	adds	r3, r3, r2
 80064b4:	6163      	str	r3, [r4, #20]
 80064b6:	782b      	ldrb	r3, [r5, #0]
 80064b8:	2b00      	cmp	r3, #0
 80064ba:	d100      	bne.n	80064be <_svfiprintf_r+0x7a>
 80064bc:	e0a7      	b.n	800660e <_svfiprintf_r+0x1ca>
 80064be:	2201      	movs	r2, #1
 80064c0:	2300      	movs	r3, #0
 80064c2:	4252      	negs	r2, r2
 80064c4:	6062      	str	r2, [r4, #4]
 80064c6:	a904      	add	r1, sp, #16
 80064c8:	3254      	adds	r2, #84	; 0x54
 80064ca:	1852      	adds	r2, r2, r1
 80064cc:	1c6e      	adds	r6, r5, #1
 80064ce:	6023      	str	r3, [r4, #0]
 80064d0:	60e3      	str	r3, [r4, #12]
 80064d2:	60a3      	str	r3, [r4, #8]
 80064d4:	7013      	strb	r3, [r2, #0]
 80064d6:	65a3      	str	r3, [r4, #88]	; 0x58
 80064d8:	4b55      	ldr	r3, [pc, #340]	; (8006630 <_svfiprintf_r+0x1ec>)
 80064da:	2205      	movs	r2, #5
 80064dc:	0018      	movs	r0, r3
 80064de:	7831      	ldrb	r1, [r6, #0]
 80064e0:	9305      	str	r3, [sp, #20]
 80064e2:	f000 fa55 	bl	8006990 <memchr>
 80064e6:	1c75      	adds	r5, r6, #1
 80064e8:	2800      	cmp	r0, #0
 80064ea:	d11f      	bne.n	800652c <_svfiprintf_r+0xe8>
 80064ec:	6822      	ldr	r2, [r4, #0]
 80064ee:	06d3      	lsls	r3, r2, #27
 80064f0:	d504      	bpl.n	80064fc <_svfiprintf_r+0xb8>
 80064f2:	2353      	movs	r3, #83	; 0x53
 80064f4:	a904      	add	r1, sp, #16
 80064f6:	185b      	adds	r3, r3, r1
 80064f8:	2120      	movs	r1, #32
 80064fa:	7019      	strb	r1, [r3, #0]
 80064fc:	0713      	lsls	r3, r2, #28
 80064fe:	d504      	bpl.n	800650a <_svfiprintf_r+0xc6>
 8006500:	2353      	movs	r3, #83	; 0x53
 8006502:	a904      	add	r1, sp, #16
 8006504:	185b      	adds	r3, r3, r1
 8006506:	212b      	movs	r1, #43	; 0x2b
 8006508:	7019      	strb	r1, [r3, #0]
 800650a:	7833      	ldrb	r3, [r6, #0]
 800650c:	2b2a      	cmp	r3, #42	; 0x2a
 800650e:	d016      	beq.n	800653e <_svfiprintf_r+0xfa>
 8006510:	0035      	movs	r5, r6
 8006512:	2100      	movs	r1, #0
 8006514:	200a      	movs	r0, #10
 8006516:	68e3      	ldr	r3, [r4, #12]
 8006518:	782a      	ldrb	r2, [r5, #0]
 800651a:	1c6e      	adds	r6, r5, #1
 800651c:	3a30      	subs	r2, #48	; 0x30
 800651e:	2a09      	cmp	r2, #9
 8006520:	d94e      	bls.n	80065c0 <_svfiprintf_r+0x17c>
 8006522:	2900      	cmp	r1, #0
 8006524:	d111      	bne.n	800654a <_svfiprintf_r+0x106>
 8006526:	e017      	b.n	8006558 <_svfiprintf_r+0x114>
 8006528:	3501      	adds	r5, #1
 800652a:	e7af      	b.n	800648c <_svfiprintf_r+0x48>
 800652c:	9b05      	ldr	r3, [sp, #20]
 800652e:	6822      	ldr	r2, [r4, #0]
 8006530:	1ac0      	subs	r0, r0, r3
 8006532:	2301      	movs	r3, #1
 8006534:	4083      	lsls	r3, r0
 8006536:	4313      	orrs	r3, r2
 8006538:	002e      	movs	r6, r5
 800653a:	6023      	str	r3, [r4, #0]
 800653c:	e7cc      	b.n	80064d8 <_svfiprintf_r+0x94>
 800653e:	9b07      	ldr	r3, [sp, #28]
 8006540:	1d19      	adds	r1, r3, #4
 8006542:	681b      	ldr	r3, [r3, #0]
 8006544:	9107      	str	r1, [sp, #28]
 8006546:	2b00      	cmp	r3, #0
 8006548:	db01      	blt.n	800654e <_svfiprintf_r+0x10a>
 800654a:	930b      	str	r3, [sp, #44]	; 0x2c
 800654c:	e004      	b.n	8006558 <_svfiprintf_r+0x114>
 800654e:	425b      	negs	r3, r3
 8006550:	60e3      	str	r3, [r4, #12]
 8006552:	2302      	movs	r3, #2
 8006554:	4313      	orrs	r3, r2
 8006556:	6023      	str	r3, [r4, #0]
 8006558:	782b      	ldrb	r3, [r5, #0]
 800655a:	2b2e      	cmp	r3, #46	; 0x2e
 800655c:	d10a      	bne.n	8006574 <_svfiprintf_r+0x130>
 800655e:	786b      	ldrb	r3, [r5, #1]
 8006560:	2b2a      	cmp	r3, #42	; 0x2a
 8006562:	d135      	bne.n	80065d0 <_svfiprintf_r+0x18c>
 8006564:	9b07      	ldr	r3, [sp, #28]
 8006566:	3502      	adds	r5, #2
 8006568:	1d1a      	adds	r2, r3, #4
 800656a:	681b      	ldr	r3, [r3, #0]
 800656c:	9207      	str	r2, [sp, #28]
 800656e:	2b00      	cmp	r3, #0
 8006570:	db2b      	blt.n	80065ca <_svfiprintf_r+0x186>
 8006572:	9309      	str	r3, [sp, #36]	; 0x24
 8006574:	4e2f      	ldr	r6, [pc, #188]	; (8006634 <_svfiprintf_r+0x1f0>)
 8006576:	2203      	movs	r2, #3
 8006578:	0030      	movs	r0, r6
 800657a:	7829      	ldrb	r1, [r5, #0]
 800657c:	f000 fa08 	bl	8006990 <memchr>
 8006580:	2800      	cmp	r0, #0
 8006582:	d006      	beq.n	8006592 <_svfiprintf_r+0x14e>
 8006584:	2340      	movs	r3, #64	; 0x40
 8006586:	1b80      	subs	r0, r0, r6
 8006588:	4083      	lsls	r3, r0
 800658a:	6822      	ldr	r2, [r4, #0]
 800658c:	3501      	adds	r5, #1
 800658e:	4313      	orrs	r3, r2
 8006590:	6023      	str	r3, [r4, #0]
 8006592:	7829      	ldrb	r1, [r5, #0]
 8006594:	2206      	movs	r2, #6
 8006596:	4828      	ldr	r0, [pc, #160]	; (8006638 <_svfiprintf_r+0x1f4>)
 8006598:	1c6e      	adds	r6, r5, #1
 800659a:	7621      	strb	r1, [r4, #24]
 800659c:	f000 f9f8 	bl	8006990 <memchr>
 80065a0:	2800      	cmp	r0, #0
 80065a2:	d03c      	beq.n	800661e <_svfiprintf_r+0x1da>
 80065a4:	4b25      	ldr	r3, [pc, #148]	; (800663c <_svfiprintf_r+0x1f8>)
 80065a6:	2b00      	cmp	r3, #0
 80065a8:	d125      	bne.n	80065f6 <_svfiprintf_r+0x1b2>
 80065aa:	2207      	movs	r2, #7
 80065ac:	9b07      	ldr	r3, [sp, #28]
 80065ae:	3307      	adds	r3, #7
 80065b0:	4393      	bics	r3, r2
 80065b2:	3308      	adds	r3, #8
 80065b4:	9307      	str	r3, [sp, #28]
 80065b6:	6963      	ldr	r3, [r4, #20]
 80065b8:	9a04      	ldr	r2, [sp, #16]
 80065ba:	189b      	adds	r3, r3, r2
 80065bc:	6163      	str	r3, [r4, #20]
 80065be:	e764      	b.n	800648a <_svfiprintf_r+0x46>
 80065c0:	4343      	muls	r3, r0
 80065c2:	0035      	movs	r5, r6
 80065c4:	2101      	movs	r1, #1
 80065c6:	189b      	adds	r3, r3, r2
 80065c8:	e7a6      	b.n	8006518 <_svfiprintf_r+0xd4>
 80065ca:	2301      	movs	r3, #1
 80065cc:	425b      	negs	r3, r3
 80065ce:	e7d0      	b.n	8006572 <_svfiprintf_r+0x12e>
 80065d0:	2300      	movs	r3, #0
 80065d2:	200a      	movs	r0, #10
 80065d4:	001a      	movs	r2, r3
 80065d6:	3501      	adds	r5, #1
 80065d8:	6063      	str	r3, [r4, #4]
 80065da:	7829      	ldrb	r1, [r5, #0]
 80065dc:	1c6e      	adds	r6, r5, #1
 80065de:	3930      	subs	r1, #48	; 0x30
 80065e0:	2909      	cmp	r1, #9
 80065e2:	d903      	bls.n	80065ec <_svfiprintf_r+0x1a8>
 80065e4:	2b00      	cmp	r3, #0
 80065e6:	d0c5      	beq.n	8006574 <_svfiprintf_r+0x130>
 80065e8:	9209      	str	r2, [sp, #36]	; 0x24
 80065ea:	e7c3      	b.n	8006574 <_svfiprintf_r+0x130>
 80065ec:	4342      	muls	r2, r0
 80065ee:	0035      	movs	r5, r6
 80065f0:	2301      	movs	r3, #1
 80065f2:	1852      	adds	r2, r2, r1
 80065f4:	e7f1      	b.n	80065da <_svfiprintf_r+0x196>
 80065f6:	aa07      	add	r2, sp, #28
 80065f8:	9200      	str	r2, [sp, #0]
 80065fa:	0021      	movs	r1, r4
 80065fc:	003a      	movs	r2, r7
 80065fe:	4b10      	ldr	r3, [pc, #64]	; (8006640 <_svfiprintf_r+0x1fc>)
 8006600:	9803      	ldr	r0, [sp, #12]
 8006602:	e000      	b.n	8006606 <_svfiprintf_r+0x1c2>
 8006604:	bf00      	nop
 8006606:	9004      	str	r0, [sp, #16]
 8006608:	9b04      	ldr	r3, [sp, #16]
 800660a:	3301      	adds	r3, #1
 800660c:	d1d3      	bne.n	80065b6 <_svfiprintf_r+0x172>
 800660e:	89bb      	ldrh	r3, [r7, #12]
 8006610:	980d      	ldr	r0, [sp, #52]	; 0x34
 8006612:	065b      	lsls	r3, r3, #25
 8006614:	d400      	bmi.n	8006618 <_svfiprintf_r+0x1d4>
 8006616:	e72c      	b.n	8006472 <_svfiprintf_r+0x2e>
 8006618:	2001      	movs	r0, #1
 800661a:	4240      	negs	r0, r0
 800661c:	e729      	b.n	8006472 <_svfiprintf_r+0x2e>
 800661e:	aa07      	add	r2, sp, #28
 8006620:	9200      	str	r2, [sp, #0]
 8006622:	0021      	movs	r1, r4
 8006624:	003a      	movs	r2, r7
 8006626:	4b06      	ldr	r3, [pc, #24]	; (8006640 <_svfiprintf_r+0x1fc>)
 8006628:	9803      	ldr	r0, [sp, #12]
 800662a:	f000 f87b 	bl	8006724 <_printf_i>
 800662e:	e7ea      	b.n	8006606 <_svfiprintf_r+0x1c2>
 8006630:	08006b1c 	.word	0x08006b1c
 8006634:	08006b22 	.word	0x08006b22
 8006638:	08006b26 	.word	0x08006b26
 800663c:	00000000 	.word	0x00000000
 8006640:	08006381 	.word	0x08006381

08006644 <_printf_common>:
 8006644:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8006646:	0016      	movs	r6, r2
 8006648:	9301      	str	r3, [sp, #4]
 800664a:	688a      	ldr	r2, [r1, #8]
 800664c:	690b      	ldr	r3, [r1, #16]
 800664e:	000c      	movs	r4, r1
 8006650:	9000      	str	r0, [sp, #0]
 8006652:	4293      	cmp	r3, r2
 8006654:	da00      	bge.n	8006658 <_printf_common+0x14>
 8006656:	0013      	movs	r3, r2
 8006658:	0022      	movs	r2, r4
 800665a:	6033      	str	r3, [r6, #0]
 800665c:	3243      	adds	r2, #67	; 0x43
 800665e:	7812      	ldrb	r2, [r2, #0]
 8006660:	2a00      	cmp	r2, #0
 8006662:	d001      	beq.n	8006668 <_printf_common+0x24>
 8006664:	3301      	adds	r3, #1
 8006666:	6033      	str	r3, [r6, #0]
 8006668:	6823      	ldr	r3, [r4, #0]
 800666a:	069b      	lsls	r3, r3, #26
 800666c:	d502      	bpl.n	8006674 <_printf_common+0x30>
 800666e:	6833      	ldr	r3, [r6, #0]
 8006670:	3302      	adds	r3, #2
 8006672:	6033      	str	r3, [r6, #0]
 8006674:	6822      	ldr	r2, [r4, #0]
 8006676:	2306      	movs	r3, #6
 8006678:	0015      	movs	r5, r2
 800667a:	401d      	ands	r5, r3
 800667c:	421a      	tst	r2, r3
 800667e:	d027      	beq.n	80066d0 <_printf_common+0x8c>
 8006680:	0023      	movs	r3, r4
 8006682:	3343      	adds	r3, #67	; 0x43
 8006684:	781b      	ldrb	r3, [r3, #0]
 8006686:	1e5a      	subs	r2, r3, #1
 8006688:	4193      	sbcs	r3, r2
 800668a:	6822      	ldr	r2, [r4, #0]
 800668c:	0692      	lsls	r2, r2, #26
 800668e:	d430      	bmi.n	80066f2 <_printf_common+0xae>
 8006690:	0022      	movs	r2, r4
 8006692:	9901      	ldr	r1, [sp, #4]
 8006694:	9800      	ldr	r0, [sp, #0]
 8006696:	9d08      	ldr	r5, [sp, #32]
 8006698:	3243      	adds	r2, #67	; 0x43
 800669a:	47a8      	blx	r5
 800669c:	3001      	adds	r0, #1
 800669e:	d025      	beq.n	80066ec <_printf_common+0xa8>
 80066a0:	2206      	movs	r2, #6
 80066a2:	6823      	ldr	r3, [r4, #0]
 80066a4:	2500      	movs	r5, #0
 80066a6:	4013      	ands	r3, r2
 80066a8:	2b04      	cmp	r3, #4
 80066aa:	d105      	bne.n	80066b8 <_printf_common+0x74>
 80066ac:	6833      	ldr	r3, [r6, #0]
 80066ae:	68e5      	ldr	r5, [r4, #12]
 80066b0:	1aed      	subs	r5, r5, r3
 80066b2:	43eb      	mvns	r3, r5
 80066b4:	17db      	asrs	r3, r3, #31
 80066b6:	401d      	ands	r5, r3
 80066b8:	68a3      	ldr	r3, [r4, #8]
 80066ba:	6922      	ldr	r2, [r4, #16]
 80066bc:	4293      	cmp	r3, r2
 80066be:	dd01      	ble.n	80066c4 <_printf_common+0x80>
 80066c0:	1a9b      	subs	r3, r3, r2
 80066c2:	18ed      	adds	r5, r5, r3
 80066c4:	2600      	movs	r6, #0
 80066c6:	42b5      	cmp	r5, r6
 80066c8:	d120      	bne.n	800670c <_printf_common+0xc8>
 80066ca:	2000      	movs	r0, #0
 80066cc:	e010      	b.n	80066f0 <_printf_common+0xac>
 80066ce:	3501      	adds	r5, #1
 80066d0:	68e3      	ldr	r3, [r4, #12]
 80066d2:	6832      	ldr	r2, [r6, #0]
 80066d4:	1a9b      	subs	r3, r3, r2
 80066d6:	42ab      	cmp	r3, r5
 80066d8:	ddd2      	ble.n	8006680 <_printf_common+0x3c>
 80066da:	0022      	movs	r2, r4
 80066dc:	2301      	movs	r3, #1
 80066de:	9901      	ldr	r1, [sp, #4]
 80066e0:	9800      	ldr	r0, [sp, #0]
 80066e2:	9f08      	ldr	r7, [sp, #32]
 80066e4:	3219      	adds	r2, #25
 80066e6:	47b8      	blx	r7
 80066e8:	3001      	adds	r0, #1
 80066ea:	d1f0      	bne.n	80066ce <_printf_common+0x8a>
 80066ec:	2001      	movs	r0, #1
 80066ee:	4240      	negs	r0, r0
 80066f0:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 80066f2:	2030      	movs	r0, #48	; 0x30
 80066f4:	18e1      	adds	r1, r4, r3
 80066f6:	3143      	adds	r1, #67	; 0x43
 80066f8:	7008      	strb	r0, [r1, #0]
 80066fa:	0021      	movs	r1, r4
 80066fc:	1c5a      	adds	r2, r3, #1
 80066fe:	3145      	adds	r1, #69	; 0x45
 8006700:	7809      	ldrb	r1, [r1, #0]
 8006702:	18a2      	adds	r2, r4, r2
 8006704:	3243      	adds	r2, #67	; 0x43
 8006706:	3302      	adds	r3, #2
 8006708:	7011      	strb	r1, [r2, #0]
 800670a:	e7c1      	b.n	8006690 <_printf_common+0x4c>
 800670c:	0022      	movs	r2, r4
 800670e:	2301      	movs	r3, #1
 8006710:	9901      	ldr	r1, [sp, #4]
 8006712:	9800      	ldr	r0, [sp, #0]
 8006714:	9f08      	ldr	r7, [sp, #32]
 8006716:	321a      	adds	r2, #26
 8006718:	47b8      	blx	r7
 800671a:	3001      	adds	r0, #1
 800671c:	d0e6      	beq.n	80066ec <_printf_common+0xa8>
 800671e:	3601      	adds	r6, #1
 8006720:	e7d1      	b.n	80066c6 <_printf_common+0x82>
	...

08006724 <_printf_i>:
 8006724:	b5f0      	push	{r4, r5, r6, r7, lr}
 8006726:	b08b      	sub	sp, #44	; 0x2c
 8006728:	9206      	str	r2, [sp, #24]
 800672a:	000a      	movs	r2, r1
 800672c:	3243      	adds	r2, #67	; 0x43
 800672e:	9307      	str	r3, [sp, #28]
 8006730:	9005      	str	r0, [sp, #20]
 8006732:	9204      	str	r2, [sp, #16]
 8006734:	7e0a      	ldrb	r2, [r1, #24]
 8006736:	000c      	movs	r4, r1
 8006738:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800673a:	2a78      	cmp	r2, #120	; 0x78
 800673c:	d809      	bhi.n	8006752 <_printf_i+0x2e>
 800673e:	2a62      	cmp	r2, #98	; 0x62
 8006740:	d80b      	bhi.n	800675a <_printf_i+0x36>
 8006742:	2a00      	cmp	r2, #0
 8006744:	d100      	bne.n	8006748 <_printf_i+0x24>
 8006746:	e0be      	b.n	80068c6 <_printf_i+0x1a2>
 8006748:	497c      	ldr	r1, [pc, #496]	; (800693c <_printf_i+0x218>)
 800674a:	9103      	str	r1, [sp, #12]
 800674c:	2a58      	cmp	r2, #88	; 0x58
 800674e:	d100      	bne.n	8006752 <_printf_i+0x2e>
 8006750:	e093      	b.n	800687a <_printf_i+0x156>
 8006752:	0026      	movs	r6, r4
 8006754:	3642      	adds	r6, #66	; 0x42
 8006756:	7032      	strb	r2, [r6, #0]
 8006758:	e022      	b.n	80067a0 <_printf_i+0x7c>
 800675a:	0010      	movs	r0, r2
 800675c:	3863      	subs	r0, #99	; 0x63
 800675e:	2815      	cmp	r0, #21
 8006760:	d8f7      	bhi.n	8006752 <_printf_i+0x2e>
 8006762:	f7f9 fcd9 	bl	8000118 <__gnu_thumb1_case_shi>
 8006766:	0016      	.short	0x0016
 8006768:	fff6001f 	.word	0xfff6001f
 800676c:	fff6fff6 	.word	0xfff6fff6
 8006770:	001ffff6 	.word	0x001ffff6
 8006774:	fff6fff6 	.word	0xfff6fff6
 8006778:	fff6fff6 	.word	0xfff6fff6
 800677c:	003600a3 	.word	0x003600a3
 8006780:	fff60083 	.word	0xfff60083
 8006784:	00b4fff6 	.word	0x00b4fff6
 8006788:	0036fff6 	.word	0x0036fff6
 800678c:	fff6fff6 	.word	0xfff6fff6
 8006790:	0087      	.short	0x0087
 8006792:	0026      	movs	r6, r4
 8006794:	681a      	ldr	r2, [r3, #0]
 8006796:	3642      	adds	r6, #66	; 0x42
 8006798:	1d11      	adds	r1, r2, #4
 800679a:	6019      	str	r1, [r3, #0]
 800679c:	6813      	ldr	r3, [r2, #0]
 800679e:	7033      	strb	r3, [r6, #0]
 80067a0:	2301      	movs	r3, #1
 80067a2:	e0a2      	b.n	80068ea <_printf_i+0x1c6>
 80067a4:	6818      	ldr	r0, [r3, #0]
 80067a6:	6809      	ldr	r1, [r1, #0]
 80067a8:	1d02      	adds	r2, r0, #4
 80067aa:	060d      	lsls	r5, r1, #24
 80067ac:	d50b      	bpl.n	80067c6 <_printf_i+0xa2>
 80067ae:	6805      	ldr	r5, [r0, #0]
 80067b0:	601a      	str	r2, [r3, #0]
 80067b2:	2d00      	cmp	r5, #0
 80067b4:	da03      	bge.n	80067be <_printf_i+0x9a>
 80067b6:	232d      	movs	r3, #45	; 0x2d
 80067b8:	9a04      	ldr	r2, [sp, #16]
 80067ba:	426d      	negs	r5, r5
 80067bc:	7013      	strb	r3, [r2, #0]
 80067be:	4b5f      	ldr	r3, [pc, #380]	; (800693c <_printf_i+0x218>)
 80067c0:	270a      	movs	r7, #10
 80067c2:	9303      	str	r3, [sp, #12]
 80067c4:	e01b      	b.n	80067fe <_printf_i+0xda>
 80067c6:	6805      	ldr	r5, [r0, #0]
 80067c8:	601a      	str	r2, [r3, #0]
 80067ca:	0649      	lsls	r1, r1, #25
 80067cc:	d5f1      	bpl.n	80067b2 <_printf_i+0x8e>
 80067ce:	b22d      	sxth	r5, r5
 80067d0:	e7ef      	b.n	80067b2 <_printf_i+0x8e>
 80067d2:	680d      	ldr	r5, [r1, #0]
 80067d4:	6819      	ldr	r1, [r3, #0]
 80067d6:	1d08      	adds	r0, r1, #4
 80067d8:	6018      	str	r0, [r3, #0]
 80067da:	062e      	lsls	r6, r5, #24
 80067dc:	d501      	bpl.n	80067e2 <_printf_i+0xbe>
 80067de:	680d      	ldr	r5, [r1, #0]
 80067e0:	e003      	b.n	80067ea <_printf_i+0xc6>
 80067e2:	066d      	lsls	r5, r5, #25
 80067e4:	d5fb      	bpl.n	80067de <_printf_i+0xba>
 80067e6:	680d      	ldr	r5, [r1, #0]
 80067e8:	b2ad      	uxth	r5, r5
 80067ea:	4b54      	ldr	r3, [pc, #336]	; (800693c <_printf_i+0x218>)
 80067ec:	2708      	movs	r7, #8
 80067ee:	9303      	str	r3, [sp, #12]
 80067f0:	2a6f      	cmp	r2, #111	; 0x6f
 80067f2:	d000      	beq.n	80067f6 <_printf_i+0xd2>
 80067f4:	3702      	adds	r7, #2
 80067f6:	0023      	movs	r3, r4
 80067f8:	2200      	movs	r2, #0
 80067fa:	3343      	adds	r3, #67	; 0x43
 80067fc:	701a      	strb	r2, [r3, #0]
 80067fe:	6863      	ldr	r3, [r4, #4]
 8006800:	60a3      	str	r3, [r4, #8]
 8006802:	2b00      	cmp	r3, #0
 8006804:	db03      	blt.n	800680e <_printf_i+0xea>
 8006806:	2104      	movs	r1, #4
 8006808:	6822      	ldr	r2, [r4, #0]
 800680a:	438a      	bics	r2, r1
 800680c:	6022      	str	r2, [r4, #0]
 800680e:	2d00      	cmp	r5, #0
 8006810:	d102      	bne.n	8006818 <_printf_i+0xf4>
 8006812:	9e04      	ldr	r6, [sp, #16]
 8006814:	2b00      	cmp	r3, #0
 8006816:	d00c      	beq.n	8006832 <_printf_i+0x10e>
 8006818:	9e04      	ldr	r6, [sp, #16]
 800681a:	0028      	movs	r0, r5
 800681c:	0039      	movs	r1, r7
 800681e:	f7f9 fd0b 	bl	8000238 <__aeabi_uidivmod>
 8006822:	9b03      	ldr	r3, [sp, #12]
 8006824:	3e01      	subs	r6, #1
 8006826:	5c5b      	ldrb	r3, [r3, r1]
 8006828:	7033      	strb	r3, [r6, #0]
 800682a:	002b      	movs	r3, r5
 800682c:	0005      	movs	r5, r0
 800682e:	429f      	cmp	r7, r3
 8006830:	d9f3      	bls.n	800681a <_printf_i+0xf6>
 8006832:	2f08      	cmp	r7, #8
 8006834:	d109      	bne.n	800684a <_printf_i+0x126>
 8006836:	6823      	ldr	r3, [r4, #0]
 8006838:	07db      	lsls	r3, r3, #31
 800683a:	d506      	bpl.n	800684a <_printf_i+0x126>
 800683c:	6862      	ldr	r2, [r4, #4]
 800683e:	6923      	ldr	r3, [r4, #16]
 8006840:	429a      	cmp	r2, r3
 8006842:	dc02      	bgt.n	800684a <_printf_i+0x126>
 8006844:	2330      	movs	r3, #48	; 0x30
 8006846:	3e01      	subs	r6, #1
 8006848:	7033      	strb	r3, [r6, #0]
 800684a:	9b04      	ldr	r3, [sp, #16]
 800684c:	1b9b      	subs	r3, r3, r6
 800684e:	6123      	str	r3, [r4, #16]
 8006850:	9b07      	ldr	r3, [sp, #28]
 8006852:	0021      	movs	r1, r4
 8006854:	9300      	str	r3, [sp, #0]
 8006856:	9805      	ldr	r0, [sp, #20]
 8006858:	9b06      	ldr	r3, [sp, #24]
 800685a:	aa09      	add	r2, sp, #36	; 0x24
 800685c:	f7ff fef2 	bl	8006644 <_printf_common>
 8006860:	3001      	adds	r0, #1
 8006862:	d147      	bne.n	80068f4 <_printf_i+0x1d0>
 8006864:	2001      	movs	r0, #1
 8006866:	4240      	negs	r0, r0
 8006868:	b00b      	add	sp, #44	; 0x2c
 800686a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800686c:	2220      	movs	r2, #32
 800686e:	6809      	ldr	r1, [r1, #0]
 8006870:	430a      	orrs	r2, r1
 8006872:	6022      	str	r2, [r4, #0]
 8006874:	2278      	movs	r2, #120	; 0x78
 8006876:	4932      	ldr	r1, [pc, #200]	; (8006940 <_printf_i+0x21c>)
 8006878:	9103      	str	r1, [sp, #12]
 800687a:	0021      	movs	r1, r4
 800687c:	3145      	adds	r1, #69	; 0x45
 800687e:	700a      	strb	r2, [r1, #0]
 8006880:	6819      	ldr	r1, [r3, #0]
 8006882:	6822      	ldr	r2, [r4, #0]
 8006884:	c920      	ldmia	r1!, {r5}
 8006886:	0610      	lsls	r0, r2, #24
 8006888:	d402      	bmi.n	8006890 <_printf_i+0x16c>
 800688a:	0650      	lsls	r0, r2, #25
 800688c:	d500      	bpl.n	8006890 <_printf_i+0x16c>
 800688e:	b2ad      	uxth	r5, r5
 8006890:	6019      	str	r1, [r3, #0]
 8006892:	07d3      	lsls	r3, r2, #31
 8006894:	d502      	bpl.n	800689c <_printf_i+0x178>
 8006896:	2320      	movs	r3, #32
 8006898:	4313      	orrs	r3, r2
 800689a:	6023      	str	r3, [r4, #0]
 800689c:	2710      	movs	r7, #16
 800689e:	2d00      	cmp	r5, #0
 80068a0:	d1a9      	bne.n	80067f6 <_printf_i+0xd2>
 80068a2:	2220      	movs	r2, #32
 80068a4:	6823      	ldr	r3, [r4, #0]
 80068a6:	4393      	bics	r3, r2
 80068a8:	6023      	str	r3, [r4, #0]
 80068aa:	e7a4      	b.n	80067f6 <_printf_i+0xd2>
 80068ac:	681a      	ldr	r2, [r3, #0]
 80068ae:	680d      	ldr	r5, [r1, #0]
 80068b0:	1d10      	adds	r0, r2, #4
 80068b2:	6949      	ldr	r1, [r1, #20]
 80068b4:	6018      	str	r0, [r3, #0]
 80068b6:	6813      	ldr	r3, [r2, #0]
 80068b8:	062e      	lsls	r6, r5, #24
 80068ba:	d501      	bpl.n	80068c0 <_printf_i+0x19c>
 80068bc:	6019      	str	r1, [r3, #0]
 80068be:	e002      	b.n	80068c6 <_printf_i+0x1a2>
 80068c0:	066d      	lsls	r5, r5, #25
 80068c2:	d5fb      	bpl.n	80068bc <_printf_i+0x198>
 80068c4:	8019      	strh	r1, [r3, #0]
 80068c6:	2300      	movs	r3, #0
 80068c8:	9e04      	ldr	r6, [sp, #16]
 80068ca:	6123      	str	r3, [r4, #16]
 80068cc:	e7c0      	b.n	8006850 <_printf_i+0x12c>
 80068ce:	681a      	ldr	r2, [r3, #0]
 80068d0:	1d11      	adds	r1, r2, #4
 80068d2:	6019      	str	r1, [r3, #0]
 80068d4:	6816      	ldr	r6, [r2, #0]
 80068d6:	2100      	movs	r1, #0
 80068d8:	0030      	movs	r0, r6
 80068da:	6862      	ldr	r2, [r4, #4]
 80068dc:	f000 f858 	bl	8006990 <memchr>
 80068e0:	2800      	cmp	r0, #0
 80068e2:	d001      	beq.n	80068e8 <_printf_i+0x1c4>
 80068e4:	1b80      	subs	r0, r0, r6
 80068e6:	6060      	str	r0, [r4, #4]
 80068e8:	6863      	ldr	r3, [r4, #4]
 80068ea:	6123      	str	r3, [r4, #16]
 80068ec:	2300      	movs	r3, #0
 80068ee:	9a04      	ldr	r2, [sp, #16]
 80068f0:	7013      	strb	r3, [r2, #0]
 80068f2:	e7ad      	b.n	8006850 <_printf_i+0x12c>
 80068f4:	0032      	movs	r2, r6
 80068f6:	6923      	ldr	r3, [r4, #16]
 80068f8:	9906      	ldr	r1, [sp, #24]
 80068fa:	9805      	ldr	r0, [sp, #20]
 80068fc:	9d07      	ldr	r5, [sp, #28]
 80068fe:	47a8      	blx	r5
 8006900:	3001      	adds	r0, #1
 8006902:	d0af      	beq.n	8006864 <_printf_i+0x140>
 8006904:	6823      	ldr	r3, [r4, #0]
 8006906:	079b      	lsls	r3, r3, #30
 8006908:	d415      	bmi.n	8006936 <_printf_i+0x212>
 800690a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800690c:	68e0      	ldr	r0, [r4, #12]
 800690e:	4298      	cmp	r0, r3
 8006910:	daaa      	bge.n	8006868 <_printf_i+0x144>
 8006912:	0018      	movs	r0, r3
 8006914:	e7a8      	b.n	8006868 <_printf_i+0x144>
 8006916:	0022      	movs	r2, r4
 8006918:	2301      	movs	r3, #1
 800691a:	9906      	ldr	r1, [sp, #24]
 800691c:	9805      	ldr	r0, [sp, #20]
 800691e:	9e07      	ldr	r6, [sp, #28]
 8006920:	3219      	adds	r2, #25
 8006922:	47b0      	blx	r6
 8006924:	3001      	adds	r0, #1
 8006926:	d09d      	beq.n	8006864 <_printf_i+0x140>
 8006928:	3501      	adds	r5, #1
 800692a:	68e3      	ldr	r3, [r4, #12]
 800692c:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800692e:	1a9b      	subs	r3, r3, r2
 8006930:	42ab      	cmp	r3, r5
 8006932:	dcf0      	bgt.n	8006916 <_printf_i+0x1f2>
 8006934:	e7e9      	b.n	800690a <_printf_i+0x1e6>
 8006936:	2500      	movs	r5, #0
 8006938:	e7f7      	b.n	800692a <_printf_i+0x206>
 800693a:	46c0      	nop			; (mov r8, r8)
 800693c:	08006b2d 	.word	0x08006b2d
 8006940:	08006b3e 	.word	0x08006b3e

08006944 <memmove>:
 8006944:	b510      	push	{r4, lr}
 8006946:	4288      	cmp	r0, r1
 8006948:	d902      	bls.n	8006950 <memmove+0xc>
 800694a:	188b      	adds	r3, r1, r2
 800694c:	4298      	cmp	r0, r3
 800694e:	d303      	bcc.n	8006958 <memmove+0x14>
 8006950:	2300      	movs	r3, #0
 8006952:	e007      	b.n	8006964 <memmove+0x20>
 8006954:	5c8b      	ldrb	r3, [r1, r2]
 8006956:	5483      	strb	r3, [r0, r2]
 8006958:	3a01      	subs	r2, #1
 800695a:	d2fb      	bcs.n	8006954 <memmove+0x10>
 800695c:	bd10      	pop	{r4, pc}
 800695e:	5ccc      	ldrb	r4, [r1, r3]
 8006960:	54c4      	strb	r4, [r0, r3]
 8006962:	3301      	adds	r3, #1
 8006964:	429a      	cmp	r2, r3
 8006966:	d1fa      	bne.n	800695e <memmove+0x1a>
 8006968:	e7f8      	b.n	800695c <memmove+0x18>
	...

0800696c <_sbrk_r>:
 800696c:	2300      	movs	r3, #0
 800696e:	b570      	push	{r4, r5, r6, lr}
 8006970:	4d06      	ldr	r5, [pc, #24]	; (800698c <_sbrk_r+0x20>)
 8006972:	0004      	movs	r4, r0
 8006974:	0008      	movs	r0, r1
 8006976:	602b      	str	r3, [r5, #0]
 8006978:	f7fc fbe4 	bl	8003144 <_sbrk>
 800697c:	1c43      	adds	r3, r0, #1
 800697e:	d103      	bne.n	8006988 <_sbrk_r+0x1c>
 8006980:	682b      	ldr	r3, [r5, #0]
 8006982:	2b00      	cmp	r3, #0
 8006984:	d000      	beq.n	8006988 <_sbrk_r+0x1c>
 8006986:	6023      	str	r3, [r4, #0]
 8006988:	bd70      	pop	{r4, r5, r6, pc}
 800698a:	46c0      	nop			; (mov r8, r8)
 800698c:	20000298 	.word	0x20000298

08006990 <memchr>:
 8006990:	b2c9      	uxtb	r1, r1
 8006992:	1882      	adds	r2, r0, r2
 8006994:	4290      	cmp	r0, r2
 8006996:	d101      	bne.n	800699c <memchr+0xc>
 8006998:	2000      	movs	r0, #0
 800699a:	4770      	bx	lr
 800699c:	7803      	ldrb	r3, [r0, #0]
 800699e:	428b      	cmp	r3, r1
 80069a0:	d0fb      	beq.n	800699a <memchr+0xa>
 80069a2:	3001      	adds	r0, #1
 80069a4:	e7f6      	b.n	8006994 <memchr+0x4>

080069a6 <memcpy>:
 80069a6:	2300      	movs	r3, #0
 80069a8:	b510      	push	{r4, lr}
 80069aa:	429a      	cmp	r2, r3
 80069ac:	d100      	bne.n	80069b0 <memcpy+0xa>
 80069ae:	bd10      	pop	{r4, pc}
 80069b0:	5ccc      	ldrb	r4, [r1, r3]
 80069b2:	54c4      	strb	r4, [r0, r3]
 80069b4:	3301      	adds	r3, #1
 80069b6:	e7f8      	b.n	80069aa <memcpy+0x4>

080069b8 <_realloc_r>:
 80069b8:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80069ba:	0007      	movs	r7, r0
 80069bc:	000e      	movs	r6, r1
 80069be:	0014      	movs	r4, r2
 80069c0:	2900      	cmp	r1, #0
 80069c2:	d105      	bne.n	80069d0 <_realloc_r+0x18>
 80069c4:	0011      	movs	r1, r2
 80069c6:	f7ff fc49 	bl	800625c <_malloc_r>
 80069ca:	0005      	movs	r5, r0
 80069cc:	0028      	movs	r0, r5
 80069ce:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 80069d0:	2a00      	cmp	r2, #0
 80069d2:	d103      	bne.n	80069dc <_realloc_r+0x24>
 80069d4:	f7ff fbd6 	bl	8006184 <_free_r>
 80069d8:	0025      	movs	r5, r4
 80069da:	e7f7      	b.n	80069cc <_realloc_r+0x14>
 80069dc:	f000 f81b 	bl	8006a16 <_malloc_usable_size_r>
 80069e0:	9001      	str	r0, [sp, #4]
 80069e2:	4284      	cmp	r4, r0
 80069e4:	d803      	bhi.n	80069ee <_realloc_r+0x36>
 80069e6:	0035      	movs	r5, r6
 80069e8:	0843      	lsrs	r3, r0, #1
 80069ea:	42a3      	cmp	r3, r4
 80069ec:	d3ee      	bcc.n	80069cc <_realloc_r+0x14>
 80069ee:	0021      	movs	r1, r4
 80069f0:	0038      	movs	r0, r7
 80069f2:	f7ff fc33 	bl	800625c <_malloc_r>
 80069f6:	1e05      	subs	r5, r0, #0
 80069f8:	d0e8      	beq.n	80069cc <_realloc_r+0x14>
 80069fa:	9b01      	ldr	r3, [sp, #4]
 80069fc:	0022      	movs	r2, r4
 80069fe:	429c      	cmp	r4, r3
 8006a00:	d900      	bls.n	8006a04 <_realloc_r+0x4c>
 8006a02:	001a      	movs	r2, r3
 8006a04:	0031      	movs	r1, r6
 8006a06:	0028      	movs	r0, r5
 8006a08:	f7ff ffcd 	bl	80069a6 <memcpy>
 8006a0c:	0031      	movs	r1, r6
 8006a0e:	0038      	movs	r0, r7
 8006a10:	f7ff fbb8 	bl	8006184 <_free_r>
 8006a14:	e7da      	b.n	80069cc <_realloc_r+0x14>

08006a16 <_malloc_usable_size_r>:
 8006a16:	1f0b      	subs	r3, r1, #4
 8006a18:	681b      	ldr	r3, [r3, #0]
 8006a1a:	1f18      	subs	r0, r3, #4
 8006a1c:	2b00      	cmp	r3, #0
 8006a1e:	da01      	bge.n	8006a24 <_malloc_usable_size_r+0xe>
 8006a20:	580b      	ldr	r3, [r1, r0]
 8006a22:	18c0      	adds	r0, r0, r3
 8006a24:	4770      	bx	lr
	...

08006a28 <_init>:
 8006a28:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006a2a:	46c0      	nop			; (mov r8, r8)
 8006a2c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006a2e:	bc08      	pop	{r3}
 8006a30:	469e      	mov	lr, r3
 8006a32:	4770      	bx	lr

08006a34 <_fini>:
 8006a34:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006a36:	46c0      	nop			; (mov r8, r8)
 8006a38:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006a3a:	bc08      	pop	{r3}
 8006a3c:	469e      	mov	lr, r3
 8006a3e:	4770      	bx	lr
