// Seed: 1287631174
module module_0 (
    input  tri0 id_0
    , id_4,
    input  wor  id_1,
    output tri1 id_2
);
  assign id_2 = 0 & id_0;
  assign id_4 = id_1;
  genvar id_5;
  assign id_5 = id_5;
  wire id_6 = id_6;
  assign id_5 = 1;
  wire id_7;
  assign id_6 = id_7;
endmodule
program module_1 (
    inout  uwire id_0,
    output logic id_1,
    input  wor   id_2,
    input  wand  id_3
);
  supply0 id_5, id_6;
  reg id_7;
  assign id_7 = 1 == id_7 - id_0;
  wire id_8;
  always @(posedge 1 or posedge id_2) begin : LABEL_0
    id_1 <= id_7;
  end
  module_0 modCall_1 (
      id_2,
      id_0,
      id_0
  );
  always @*;
  uwire id_9 = 1;
endprogram
