{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1601083208307 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1601083208307 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Sep 25 18:20:08 2020 " "Processing started: Fri Sep 25 18:20:08 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1601083208307 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601083208307 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off copper -c copper " "Command: quartus_map --read_settings_files=on --write_settings_files=off copper -c copper" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601083208307 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1601083209455 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1601083209455 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "copper.bdf 1 1 " "Found 1 design units, including 1 entities, in source file copper.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 copper " "Found entity 1: copper" {  } { { "copper.bdf" "" { Schematic "C:/Users/oenri/Desktop/YouTube/copper/FPGA/copper.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601083222907 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601083222907 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "library/onesecondperiodpulse.v 1 1 " "Found 1 design units, including 1 entities, in source file library/onesecondperiodpulse.v" { { "Info" "ISGN_ENTITY_NAME" "1 OneSecondPeriodPulse " "Found entity 1: OneSecondPeriodPulse" {  } { { "library/OneSecondPeriodPulse.v" "" { Text "C:/Users/oenri/Desktop/YouTube/copper/FPGA/library/OneSecondPeriodPulse.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601083222915 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601083222915 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "library/general27bitcounter.v 1 1 " "Found 1 design units, including 1 entities, in source file library/general27bitcounter.v" { { "Info" "ISGN_ENTITY_NAME" "1 General27bitCounter " "Found entity 1: General27bitCounter" {  } { { "library/General27bitCounter.v" "" { Text "C:/Users/oenri/Desktop/YouTube/copper/FPGA/library/General27bitCounter.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601083222923 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601083222923 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "library/sevensegmentdisplay.v 1 1 " "Found 1 design units, including 1 entities, in source file library/sevensegmentdisplay.v" { { "Info" "ISGN_ENTITY_NAME" "1 SevenSegmentDisplay_RevA " "Found entity 1: SevenSegmentDisplay_RevA" {  } { { "library/SevenSegmentDisplay.v" "" { Text "C:/Users/oenri/Desktop/YouTube/copper/FPGA/library/SevenSegmentDisplay.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601083222930 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601083222930 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "library/hexdecoder_reva.v 1 1 " "Found 1 design units, including 1 entities, in source file library/hexdecoder_reva.v" { { "Info" "ISGN_ENTITY_NAME" "1 HexDecoder_RevA " "Found entity 1: HexDecoder_RevA" {  } { { "library/HexDecoder_RevA.v" "" { Text "C:/Users/oenri/Desktop/YouTube/copper/FPGA/library/HexDecoder_RevA.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601083222935 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601083222935 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "library/general42bitcounter.v 1 1 " "Found 1 design units, including 1 entities, in source file library/general42bitcounter.v" { { "Info" "ISGN_ENTITY_NAME" "1 General42bitCounter " "Found entity 1: General42bitCounter" {  } { { "library/General42bitCounter.v" "" { Text "C:/Users/oenri/Desktop/YouTube/copper/FPGA/library/General42bitCounter.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601083222938 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601083222938 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "library/hexdecoder_core.v 1 1 " "Found 1 design units, including 1 entities, in source file library/hexdecoder_core.v" { { "Info" "ISGN_ENTITY_NAME" "1 HexDecoder_Core " "Found entity 1: HexDecoder_Core" {  } { { "library/HexDecoder_Core.v" "" { Text "C:/Users/oenri/Desktop/YouTube/copper/FPGA/library/HexDecoder_Core.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601083222942 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601083222942 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "library/hexdecoder_revb.v 1 1 " "Found 1 design units, including 1 entities, in source file library/hexdecoder_revb.v" { { "Info" "ISGN_ENTITY_NAME" "1 HexDecoder_RevB " "Found entity 1: HexDecoder_RevB" {  } { { "library/HexDecoder_RevB.v" "" { Text "C:/Users/oenri/Desktop/YouTube/copper/FPGA/library/HexDecoder_RevB.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601083222947 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601083222947 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "library/hexdecoder_revc.v 1 1 " "Found 1 design units, including 1 entities, in source file library/hexdecoder_revc.v" { { "Info" "ISGN_ENTITY_NAME" "1 HexDecoder_RevC " "Found entity 1: HexDecoder_RevC" {  } { { "library/HexDecoder_RevC.v" "" { Text "C:/Users/oenri/Desktop/YouTube/copper/FPGA/library/HexDecoder_RevC.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601083222951 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601083222951 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "library/unmapdisplays.v 1 1 " "Found 1 design units, including 1 entities, in source file library/unmapdisplays.v" { { "Info" "ISGN_ENTITY_NAME" "1 UnmapDisplays " "Found entity 1: UnmapDisplays" {  } { { "library/UnmapDisplays.v" "" { Text "C:/Users/oenri/Desktop/YouTube/copper/FPGA/library/UnmapDisplays.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601083222954 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601083222954 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "library/rs232_testmodule.v 1 1 " "Found 1 design units, including 1 entities, in source file library/rs232_testmodule.v" { { "Info" "ISGN_ENTITY_NAME" "1 RS232_testModule " "Found entity 1: RS232_testModule" {  } { { "library/RS232_testModule.v" "" { Text "C:/Users/oenri/Desktop/YouTube/copper/FPGA/library/RS232_testModule.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601083222958 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601083222958 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "library/generallatch.v 1 1 " "Found 1 design units, including 1 entities, in source file library/generallatch.v" { { "Info" "ISGN_ENTITY_NAME" "1 GeneralLatch " "Found entity 1: GeneralLatch" {  } { { "library/GeneralLatch.v" "" { Text "C:/Users/oenri/Desktop/YouTube/copper/FPGA/library/GeneralLatch.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601083222962 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601083222962 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "library/rs232_rx.v 1 1 " "Found 1 design units, including 1 entities, in source file library/rs232_rx.v" { { "Info" "ISGN_ENTITY_NAME" "1 RS232_rx " "Found entity 1: RS232_rx" {  } { { "library/RS232_rx.v" "" { Text "C:/Users/oenri/Desktop/YouTube/copper/FPGA/library/RS232_rx.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601083222965 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601083222965 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "copper " "Elaborating entity \"copper\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1601083223039 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "HEX0 " "Converted elements in bus name \"HEX0\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "HEX0\[6..0\] HEX06..0 " "Converted element name(s) from \"HEX0\[6..0\]\" to \"HEX06..0\"" {  } { { "copper.bdf" "" { Schematic "C:/Users/oenri/Desktop/YouTube/copper/FPGA/copper.bdf" { { 528 3016 3136 545 "HEX0\[6..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1601083223051 ""}  } { { "copper.bdf" "" { Schematic "C:/Users/oenri/Desktop/YouTube/copper/FPGA/copper.bdf" { { 528 3016 3136 545 "HEX0\[6..0\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Analysis & Synthesis" 0 -1 1601083223051 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "HEX1 " "Converted elements in bus name \"HEX1\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "HEX1\[6..0\] HEX16..0 " "Converted element name(s) from \"HEX1\[6..0\]\" to \"HEX16..0\"" {  } { { "copper.bdf" "" { Schematic "C:/Users/oenri/Desktop/YouTube/copper/FPGA/copper.bdf" { { 512 3016 3136 529 "HEX1\[6..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1601083223051 ""}  } { { "copper.bdf" "" { Schematic "C:/Users/oenri/Desktop/YouTube/copper/FPGA/copper.bdf" { { 512 3016 3136 529 "HEX1\[6..0\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Analysis & Synthesis" 0 -1 1601083223051 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "HEX2 " "Converted elements in bus name \"HEX2\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "HEX2\[6..0\] HEX26..0 " "Converted element name(s) from \"HEX2\[6..0\]\" to \"HEX26..0\"" {  } { { "copper.bdf" "" { Schematic "C:/Users/oenri/Desktop/YouTube/copper/FPGA/copper.bdf" { { 496 3016 3136 513 "HEX2\[6..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1601083223051 ""}  } { { "copper.bdf" "" { Schematic "C:/Users/oenri/Desktop/YouTube/copper/FPGA/copper.bdf" { { 496 3016 3136 513 "HEX2\[6..0\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Analysis & Synthesis" 0 -1 1601083223051 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "HEX3 " "Converted elements in bus name \"HEX3\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "HEX3\[6..0\] HEX36..0 " "Converted element name(s) from \"HEX3\[6..0\]\" to \"HEX36..0\"" {  } { { "copper.bdf" "" { Schematic "C:/Users/oenri/Desktop/YouTube/copper/FPGA/copper.bdf" { { 480 3016 3136 497 "HEX3\[6..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1601083223052 ""}  } { { "copper.bdf" "" { Schematic "C:/Users/oenri/Desktop/YouTube/copper/FPGA/copper.bdf" { { 480 3016 3136 497 "HEX3\[6..0\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Analysis & Synthesis" 0 -1 1601083223052 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "HEX4 " "Converted elements in bus name \"HEX4\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "HEX4\[6..0\] HEX46..0 " "Converted element name(s) from \"HEX4\[6..0\]\" to \"HEX46..0\"" {  } { { "copper.bdf" "" { Schematic "C:/Users/oenri/Desktop/YouTube/copper/FPGA/copper.bdf" { { 464 3016 3136 481 "HEX4\[6..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1601083223052 ""}  } { { "copper.bdf" "" { Schematic "C:/Users/oenri/Desktop/YouTube/copper/FPGA/copper.bdf" { { 464 3016 3136 481 "HEX4\[6..0\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Analysis & Synthesis" 0 -1 1601083223052 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "HEX5 " "Converted elements in bus name \"HEX5\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "HEX5\[6..0\] HEX56..0 " "Converted element name(s) from \"HEX5\[6..0\]\" to \"HEX56..0\"" {  } { { "copper.bdf" "" { Schematic "C:/Users/oenri/Desktop/YouTube/copper/FPGA/copper.bdf" { { 448 3016 3136 465 "HEX5\[6..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1601083223052 ""}  } { { "copper.bdf" "" { Schematic "C:/Users/oenri/Desktop/YouTube/copper/FPGA/copper.bdf" { { 448 3016 3136 465 "HEX5\[6..0\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Analysis & Synthesis" 0 -1 1601083223052 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "LEDR2 " "Pin \"LEDR2\" is missing source" {  } { { "copper.bdf" "" { Schematic "C:/Users/oenri/Desktop/YouTube/copper/FPGA/copper.bdf" { { 376 664 840 392 "LEDR2" "" } } } }  } 0 275043 "Pin \"%1!s!\" is missing source" 0 0 "Analysis & Synthesis" 0 -1 1601083223055 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "LEDR3 " "Pin \"LEDR3\" is missing source" {  } { { "copper.bdf" "" { Schematic "C:/Users/oenri/Desktop/YouTube/copper/FPGA/copper.bdf" { { 392 664 840 408 "LEDR3" "" } } } }  } 0 275043 "Pin \"%1!s!\" is missing source" 0 0 "Analysis & Synthesis" 0 -1 1601083223055 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "LEDR4 " "Pin \"LEDR4\" is missing source" {  } { { "copper.bdf" "" { Schematic "C:/Users/oenri/Desktop/YouTube/copper/FPGA/copper.bdf" { { 408 664 840 424 "LEDR4" "" } } } }  } 0 275043 "Pin \"%1!s!\" is missing source" 0 0 "Analysis & Synthesis" 0 -1 1601083223055 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "LEDR7 " "Pin \"LEDR7\" is missing source" {  } { { "copper.bdf" "" { Schematic "C:/Users/oenri/Desktop/YouTube/copper/FPGA/copper.bdf" { { 456 664 840 472 "LEDR7" "" } } } }  } 0 275043 "Pin \"%1!s!\" is missing source" 0 0 "Analysis & Synthesis" 0 -1 1601083223056 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "LEDR8 " "Pin \"LEDR8\" is missing source" {  } { { "copper.bdf" "" { Schematic "C:/Users/oenri/Desktop/YouTube/copper/FPGA/copper.bdf" { { 472 664 840 488 "LEDR8" "" } } } }  } 0 275043 "Pin \"%1!s!\" is missing source" 0 0 "Analysis & Synthesis" 0 -1 1601083223056 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "LEDR9 " "Pin \"LEDR9\" is missing source" {  } { { "copper.bdf" "" { Schematic "C:/Users/oenri/Desktop/YouTube/copper/FPGA/copper.bdf" { { 488 664 840 504 "LEDR9" "" } } } }  } 0 275043 "Pin \"%1!s!\" is missing source" 0 0 "Analysis & Synthesis" 0 -1 1601083223056 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "KEY2 " "Pin \"KEY2\" not connected" {  } { { "copper.bdf" "" { Schematic "C:/Users/oenri/Desktop/YouTube/copper/FPGA/copper.bdf" { { 456 320 488 472 "KEY2" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Analysis & Synthesis" 0 -1 1601083223059 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "KEY3 " "Pin \"KEY3\" not connected" {  } { { "copper.bdf" "" { Schematic "C:/Users/oenri/Desktop/YouTube/copper/FPGA/copper.bdf" { { 472 320 488 488 "KEY3" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Analysis & Synthesis" 0 -1 1601083223059 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "CLOCK2_50 " "Pin \"CLOCK2_50\" not connected" {  } { { "copper.bdf" "" { Schematic "C:/Users/oenri/Desktop/YouTube/copper/FPGA/copper.bdf" { { 360 320 488 376 "CLOCK2_50" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Analysis & Synthesis" 0 -1 1601083223059 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "CLOCK3_50 " "Pin \"CLOCK3_50\" not connected" {  } { { "copper.bdf" "" { Schematic "C:/Users/oenri/Desktop/YouTube/copper/FPGA/copper.bdf" { { 376 320 488 392 "CLOCK3_50" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Analysis & Synthesis" 0 -1 1601083223059 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "CLOCK4_50 " "Pin \"CLOCK4_50\" not connected" {  } { { "copper.bdf" "" { Schematic "C:/Users/oenri/Desktop/YouTube/copper/FPGA/copper.bdf" { { 392 320 488 408 "CLOCK4_50" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Analysis & Synthesis" 0 -1 1601083223059 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "OneSecondPeriodPulse OneSecondPeriodPulse:inst2 " "Elaborating entity \"OneSecondPeriodPulse\" for hierarchy \"OneSecondPeriodPulse:inst2\"" {  } { { "copper.bdf" "inst2" { Schematic "C:/Users/oenri/Desktop/YouTube/copper/FPGA/copper.bdf" { { 96 88 208 176 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601083223072 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 OneSecondPeriodPulse.v(30) " "Verilog HDL assignment warning at OneSecondPeriodPulse.v(30): truncated value with size 32 to match size of target (25)" {  } { { "library/OneSecondPeriodPulse.v" "" { Text "C:/Users/oenri/Desktop/YouTube/copper/FPGA/library/OneSecondPeriodPulse.v" 30 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1601083223075 "|copper|OneSecondPeriodPulse:inst2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "GeneralLatch GeneralLatch:inst12 " "Elaborating entity \"GeneralLatch\" for hierarchy \"GeneralLatch:inst12\"" {  } { { "copper.bdf" "inst12" { Schematic "C:/Users/oenri/Desktop/YouTube/copper/FPGA/copper.bdf" { { 1224 2112 2280 1336 "inst12" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601083223078 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RS232_testModule RS232_testModule:inst10 " "Elaborating entity \"RS232_testModule\" for hierarchy \"RS232_testModule:inst10\"" {  } { { "copper.bdf" "inst10" { Schematic "C:/Users/oenri/Desktop/YouTube/copper/FPGA/copper.bdf" { { 1296 1424 1608 1408 "inst10" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601083223084 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HexDecoder_RevB HexDecoder_RevB:inst7 " "Elaborating entity \"HexDecoder_RevB\" for hierarchy \"HexDecoder_RevB:inst7\"" {  } { { "copper.bdf" "inst7" { Schematic "C:/Users/oenri/Desktop/YouTube/copper/FPGA/copper.bdf" { { 432 2824 3016 608 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601083223089 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HexDecoder_Core HexDecoder_RevB:inst7\|HexDecoder_Core:inst0 " "Elaborating entity \"HexDecoder_Core\" for hierarchy \"HexDecoder_RevB:inst7\|HexDecoder_Core:inst0\"" {  } { { "library/HexDecoder_RevB.v" "inst0" { Text "C:/Users/oenri/Desktop/YouTube/copper/FPGA/library/HexDecoder_RevB.v" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601083223093 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RS232_rx RS232_rx:inst5 " "Elaborating entity \"RS232_rx\" for hierarchy \"RS232_rx:inst5\"" {  } { { "copper.bdf" "inst5" { Schematic "C:/Users/oenri/Desktop/YouTube/copper/FPGA/copper.bdf" { { 280 2448 2608 392 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601083223097 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 RS232_rx.v(63) " "Verilog HDL assignment warning at RS232_rx.v(63): truncated value with size 32 to match size of target (9)" {  } { { "library/RS232_rx.v" "" { Text "C:/Users/oenri/Desktop/YouTube/copper/FPGA/library/RS232_rx.v" 63 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1601083223099 "|copper|RS232_rx:inst5"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 RS232_rx.v(74) " "Verilog HDL assignment warning at RS232_rx.v(74): truncated value with size 32 to match size of target (3)" {  } { { "library/RS232_rx.v" "" { Text "C:/Users/oenri/Desktop/YouTube/copper/FPGA/library/RS232_rx.v" 74 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1601083223099 "|copper|RS232_rx:inst5"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 RS232_rx.v(90) " "Verilog HDL assignment warning at RS232_rx.v(90): truncated value with size 32 to match size of target (9)" {  } { { "library/RS232_rx.v" "" { Text "C:/Users/oenri/Desktop/YouTube/copper/FPGA/library/RS232_rx.v" 90 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1601083223099 "|copper|RS232_rx:inst5"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 RS232_rx.v(106) " "Verilog HDL assignment warning at RS232_rx.v(106): truncated value with size 32 to match size of target (9)" {  } { { "library/RS232_rx.v" "" { Text "C:/Users/oenri/Desktop/YouTube/copper/FPGA/library/RS232_rx.v" 106 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1601083223100 "|copper|RS232_rx:inst5"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "General42bitCounter General42bitCounter:inst13 " "Elaborating entity \"General42bitCounter\" for hierarchy \"General42bitCounter:inst13\"" {  } { { "copper.bdf" "inst13" { Schematic "C:/Users/oenri/Desktop/YouTube/copper/FPGA/copper.bdf" { { 8 1352 1520 88 "inst13" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601083223117 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SevenSegmentDisplay_RevA SevenSegmentDisplay_RevA:inst1 " "Elaborating entity \"SevenSegmentDisplay_RevA\" for hierarchy \"SevenSegmentDisplay_RevA:inst1\"" {  } { { "copper.bdf" "inst1" { Schematic "C:/Users/oenri/Desktop/YouTube/copper/FPGA/copper.bdf" { { 408 1232 1376 552 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601083223120 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "General27bitCounter General27bitCounter:inst3 " "Elaborating entity \"General27bitCounter\" for hierarchy \"General27bitCounter:inst3\"" {  } { { "copper.bdf" "inst3" { Schematic "C:/Users/oenri/Desktop/YouTube/copper/FPGA/copper.bdf" { { 48 576 744 128 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601083223122 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 27 General27bitCounter.v(16) " "Verilog HDL assignment warning at General27bitCounter.v(16): truncated value with size 32 to match size of target (27)" {  } { { "library/General27bitCounter.v" "" { Text "C:/Users/oenri/Desktop/YouTube/copper/FPGA/library/General27bitCounter.v" 16 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1601083223125 "|copper|General27bitCounter:inst3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HexDecoder_RevC HexDecoder_RevC:inst8 " "Elaborating entity \"HexDecoder_RevC\" for hierarchy \"HexDecoder_RevC:inst8\"" {  } { { "copper.bdf" "inst8" { Schematic "C:/Users/oenri/Desktop/YouTube/copper/FPGA/copper.bdf" { { 944 1264 1520 1056 "inst8" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601083223127 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UnmapDisplays UnmapDisplays:inst9 " "Elaborating entity \"UnmapDisplays\" for hierarchy \"UnmapDisplays:inst9\"" {  } { { "copper.bdf" "inst9" { Schematic "C:/Users/oenri/Desktop/YouTube/copper/FPGA/copper.bdf" { { 944 1568 1768 1088 "inst9" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601083223135 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR2 GND " "Pin \"LEDR2\" is stuck at GND" {  } { { "copper.bdf" "" { Schematic "C:/Users/oenri/Desktop/YouTube/copper/FPGA/copper.bdf" { { 376 664 840 392 "LEDR2" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1601083223998 "|copper|LEDR2"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR3 GND " "Pin \"LEDR3\" is stuck at GND" {  } { { "copper.bdf" "" { Schematic "C:/Users/oenri/Desktop/YouTube/copper/FPGA/copper.bdf" { { 392 664 840 408 "LEDR3" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1601083223998 "|copper|LEDR3"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR4 GND " "Pin \"LEDR4\" is stuck at GND" {  } { { "copper.bdf" "" { Schematic "C:/Users/oenri/Desktop/YouTube/copper/FPGA/copper.bdf" { { 408 664 840 424 "LEDR4" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1601083223998 "|copper|LEDR4"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR7 GND " "Pin \"LEDR7\" is stuck at GND" {  } { { "copper.bdf" "" { Schematic "C:/Users/oenri/Desktop/YouTube/copper/FPGA/copper.bdf" { { 456 664 840 472 "LEDR7" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1601083223998 "|copper|LEDR7"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR8 GND " "Pin \"LEDR8\" is stuck at GND" {  } { { "copper.bdf" "" { Schematic "C:/Users/oenri/Desktop/YouTube/copper/FPGA/copper.bdf" { { 472 664 840 488 "LEDR8" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1601083223998 "|copper|LEDR8"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR9 GND " "Pin \"LEDR9\" is stuck at GND" {  } { { "copper.bdf" "" { Schematic "C:/Users/oenri/Desktop/YouTube/copper/FPGA/copper.bdf" { { 488 664 840 504 "LEDR9" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1601083223998 "|copper|LEDR9"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1601083223998 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1601083224125 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "10 " "10 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1601083224477 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1601083225190 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601083225190 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "5 " "Design contains 5 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY2 " "No output dependent on input pin \"KEY2\"" {  } { { "copper.bdf" "" { Schematic "C:/Users/oenri/Desktop/YouTube/copper/FPGA/copper.bdf" { { 456 320 488 472 "KEY2" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1601083226006 "|copper|KEY2"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY3 " "No output dependent on input pin \"KEY3\"" {  } { { "copper.bdf" "" { Schematic "C:/Users/oenri/Desktop/YouTube/copper/FPGA/copper.bdf" { { 472 320 488 488 "KEY3" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1601083226006 "|copper|KEY3"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK2_50 " "No output dependent on input pin \"CLOCK2_50\"" {  } { { "copper.bdf" "" { Schematic "C:/Users/oenri/Desktop/YouTube/copper/FPGA/copper.bdf" { { 360 320 488 376 "CLOCK2_50" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1601083226006 "|copper|CLOCK2_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK3_50 " "No output dependent on input pin \"CLOCK3_50\"" {  } { { "copper.bdf" "" { Schematic "C:/Users/oenri/Desktop/YouTube/copper/FPGA/copper.bdf" { { 376 320 488 392 "CLOCK3_50" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1601083226006 "|copper|CLOCK3_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK4_50 " "No output dependent on input pin \"CLOCK4_50\"" {  } { { "copper.bdf" "" { Schematic "C:/Users/oenri/Desktop/YouTube/copper/FPGA/copper.bdf" { { 392 320 488 408 "CLOCK4_50" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1601083226006 "|copper|CLOCK4_50"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1601083226006 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "208 " "Implemented 208 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "10 " "Implemented 10 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1601083226009 ""} { "Info" "ICUT_CUT_TM_OPINS" "53 " "Implemented 53 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1601083226009 ""} { "Info" "ICUT_CUT_TM_LCELLS" "145 " "Implemented 145 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1601083226009 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1601083226009 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 43 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 43 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4873 " "Peak virtual memory: 4873 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1601083226037 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Sep 25 18:20:26 2020 " "Processing ended: Fri Sep 25 18:20:26 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1601083226037 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:18 " "Elapsed time: 00:00:18" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1601083226037 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:38 " "Total CPU time (on all processors): 00:00:38" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1601083226037 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1601083226037 ""}
