$date
  Mon Mar 24 21:47:26 2014
$end
$version
  GHDL v0
$end
$timescale
  1 fs
$end
$var reg 1 ! input_1 $end
$var reg 1 " input_2 $end
$var reg 1 # output_1 $end
$var reg 1 $ output_2 $end
$var reg 1 % output_3 $end
$scope module one_bit_comparator $end
$var reg 1 & a $end
$var reg 1 ' b $end
$var reg 1 ( c $end
$var reg 1 ) d $end
$var reg 1 * e $end
$var reg 1 + not1_output $end
$var reg 1 , not2_output $end
$var reg 1 - and1_output $end
$var reg 1 . and2_output $end
$scope module not1 $end
$var reg 1 / a $end
$var reg 1 0 b $end
$upscope $end
$scope module not2 $end
$var reg 1 1 a $end
$var reg 1 2 b $end
$upscope $end
$scope module and1 $end
$var reg 1 3 a $end
$var reg 1 4 b $end
$var reg 1 5 c $end
$upscope $end
$scope module and2 $end
$var reg 1 6 a $end
$var reg 1 7 b $end
$var reg 1 8 c $end
$upscope $end
$scope module nor1 $end
$var reg 1 9 a $end
$var reg 1 : b $end
$var reg 1 ; c $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
0!
0"
0#
1$
0%
0&
0'
0(
1)
0*
1+
1,
0-
0.
0/
10
01
12
13
04
05
06
17
08
09
0:
1;
#1000000
1"
1#
0$
1'
1(
0)
0,
1-
11
02
14
15
07
19
0;
#2000000
1!
0"
0#
0$
1%
1&
0'
0(
0)
1*
0+
1,
0-
1.
1/
00
01
12
03
04
05
16
17
18
09
1:
0;
#3000000
1"
1$
0%
1'
1)
0*
0,
0.
11
02
14
07
08
0:
1;
#4000000
