/********************************************************************
 * Copyright (C) 2013-2014 Texas Instruments Incorporated.
 * 
 *  Redistribution and use in source and binary forms, with or without 
 *  modification, are permitted provided that the following conditions 
 *  are met:
 *
 *    Redistributions of source code must retain the above copyright 
 *    notice, this list of conditions and the following disclaimer.
 *
 *    Redistributions in binary form must reproduce the above copyright
 *    notice, this list of conditions and the following disclaimer in the 
 *    documentation and/or other materials provided with the   
 *    distribution.
 *
 *    Neither the name of Texas Instruments Incorporated nor the names of
 *    its contributors may be used to endorse or promote products derived
 *    from this software without specific prior written permission.
 *
 *  THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS 
 *  "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT 
 *  LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
 *  A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT 
 *  OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, 
 *  SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT 
 *  LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
 *  DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
 *  THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT 
 *  (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
 *  OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
 *
*/
#ifndef CSLR_CONTROL_CORE_PAD_H
#define CSLR_CONTROL_CORE_PAD_H

#ifdef __cplusplus
extern "C"
{
#endif
#include <ti/csl/cslr.h>
#include <ti/csl/tistdtypes.h>


/**************************************************************************
* Register Overlay Structure for __ALL__
**************************************************************************/
typedef struct {
    volatile Uint32 CONTROL_PADCONF_GLOBAL;
    volatile Uint32 CONTROL_PADCONF_MODE;
    volatile Uint8  RSVD0[88];
    volatile Uint32 CONTROL_PBIAS;
    volatile Uint32 CONTROL_I2C_0;
    volatile Uint8  RSVD1[4];
    volatile Uint32 CONTROL_HDMI_TX_PHY;
    volatile Uint8  RSVD2[4];
    volatile Uint32 CONTROL_DSIPHY;
    volatile Uint32 CONTROL_MCBSPLP;
    volatile Uint32 CONTROL_USB2PHYCORE;
    volatile Uint32 CONTROL_HDMI_1;
    volatile Uint32 CONTROL_HSI;
    volatile Uint8  RSVD3[8];
    volatile Uint32 CONTROL_DDRCACH1_0;
    volatile Uint32 CONTROL_DDRCACH2_0;
    volatile Uint32 CONTROL_DDRCH1_0;
    volatile Uint32 CONTROL_DDRCH1_1;
    volatile Uint32 CONTROL_DDRCH2_0;
    volatile Uint32 CONTROL_DDRCH2_1;
    volatile Uint32 CONTROL_DDRCH1_2;
    volatile Uint32 CONTROL_DDRCH2_2;
    volatile Uint32 CONTROL_DDRIO_0;
    volatile Uint32 CONTROL_DDRIO_1;
    volatile Uint8  RSVD4[4];
    volatile Uint32 CONTROL_HYST_1;
    volatile Uint32 USBB_HSIC_CONTROL;
    volatile Uint32 CONTROL_C2C;
    volatile Uint32 CORE_CONTROL_SPARE_RW;
    volatile Uint32 CORE_CONTROL_SPARE_R;
    volatile Uint32 CORE_CONTROL_SPARE_R_C0;
    volatile Uint32 SRCOMP_NORTH_SIDE;
    volatile Uint32 SRCOMP_SOUTH_SIDE;
    volatile Uint32 SRCOMP_EAST_SIDE;
    volatile Uint32 SRCOMP_WEST_SIDE;
    volatile Uint32 SRCOMP_CODE_LATCH;
    volatile Uint32 CONTROL_DDRIO_EXT_0;
} CSL_control_core_padRegs;


/**************************************************************************
* Register Macros
**************************************************************************/

/* Global PAD control */
#define CSL_CONTROL_CORE_PAD_CONTROL_PADCONF_GLOBAL             (0x0U)

/* PAD Voltage Mode control */
#define CSL_CONTROL_CORE_PAD_CONTROL_PADCONF_MODE               (0x4U)

/* PBIASLITE control */
#define CSL_CONTROL_CORE_PAD_CONTROL_PBIAS                      (0x60U)

/* I2C pads control 0 */
#define CSL_CONTROL_CORE_PAD_CONTROL_I2C_0                      (0x64U)

/* HDMI TX PHY control */
#define CSL_CONTROL_CORE_PAD_CONTROL_HDMI_TX_PHY                (0x6CU)

/* DSIPHY control */
#define CSL_CONTROL_CORE_PAD_CONTROL_DSIPHY                     (0x74U)

/* McBSPLP control */
#define CSL_CONTROL_CORE_PAD_CONTROL_MCBSPLP                    (0x78U)

/* USB2PHYCORE control */
#define CSL_CONTROL_CORE_PAD_CONTROL_USB2PHYCORE                (0x7CU)

/* HDMI pads control 1 */
#define CSL_CONTROL_CORE_PAD_CONTROL_HDMI_1                     (0x80U)

/* HSI control */
#define CSL_CONTROL_CORE_PAD_CONTROL_HSI                        (0x84U)

/* ddrcaCH1 control */
#define CSL_CONTROL_CORE_PAD_CONTROL_DDRCACH1_0                 (0x90U)

/* ddrcaCH2 control */
#define CSL_CONTROL_CORE_PAD_CONTROL_DDRCACH2_0                 (0x94U)

/* DDRCH1 control 0 */
#define CSL_CONTROL_CORE_PAD_CONTROL_DDRCH1_0                   (0x98U)

/* DDRCH1 control 1 */
#define CSL_CONTROL_CORE_PAD_CONTROL_DDRCH1_1                   (0x9CU)

/* DDRCH2 control 0 */
#define CSL_CONTROL_CORE_PAD_CONTROL_DDRCH2_0                   (0xA0U)

/* DDRCH2 control 1 */
#define CSL_CONTROL_CORE_PAD_CONTROL_DDRCH2_1                   (0xA4U)

/* CONTROL_DDRCH1_2 */
#define CSL_CONTROL_CORE_PAD_CONTROL_DDRCH1_2                   (0xA8U)

/* CONTROL_DDRCH2_2 */
#define CSL_CONTROL_CORE_PAD_CONTROL_DDRCH2_2                   (0xACU)

/* CONTROL_DDRIO_0 */
#define CSL_CONTROL_CORE_PAD_CONTROL_DDRIO_0                    (0xB0U)

/* CONTROL_DDRIO_1 */
#define CSL_CONTROL_CORE_PAD_CONTROL_DDRIO_1                    (0xB4U)

/* HYSTERESIS CONTROL 1 */
#define CSL_CONTROL_CORE_PAD_CONTROL_HYST_1                     (0xBCU)

/* Reserved */
#define CSL_CONTROL_CORE_PAD_USBB_HSIC_CONTROL                  (0xC0U)

/* C2C controls */
#define CSL_CONTROL_CORE_PAD_CONTROL_C2C                        (0xC4U)

/* CORE control spare RW */
#define CSL_CONTROL_CORE_PAD_CORE_CONTROL_SPARE_RW              (0xC8U)

/* CORE control spare R */
#define CSL_CONTROL_CORE_PAD_CORE_CONTROL_SPARE_R               (0xCCU)

/* CORE control spare RC */
#define CSL_CONTROL_CORE_PAD_CORE_CONTROL_SPARE_R_C0            (0xD0U)

/* SR compensation north */
#define CSL_CONTROL_CORE_PAD_SRCOMP_NORTH_SIDE                  (0xD4U)

/* SR compensation south */
#define CSL_CONTROL_CORE_PAD_SRCOMP_SOUTH_SIDE                  (0xD8U)

/* SR compensation east */
#define CSL_CONTROL_CORE_PAD_SRCOMP_EAST_SIDE                   (0xDCU)

/* SR compensation west */
#define CSL_CONTROL_CORE_PAD_SRCOMP_WEST_SIDE                   (0xE0U)

/* SR compensation code latch */
#define CSL_CONTROL_CORE_PAD_SRCOMP_CODE_LATCH                  (0xE4U)

/* DDR CONTROL EXT 0 */
#define CSL_CONTROL_CORE_PAD_CONTROL_DDRIO_EXT_0                (0xE8U)


/**************************************************************************
* Field Definition Macros
**************************************************************************/

/* CONTROL_PADCONF_GLOBAL */

#define CSL_CONTROL_CORE_PAD_CONTROL_PADCONF_GLOBAL_FORCE_OFFMODE_EN_RESERVED_MASK  (0x80000000U)
#define CSL_CONTROL_CORE_PAD_CONTROL_PADCONF_GLOBAL_FORCE_OFFMODE_EN_RESERVED_SHIFT  (31U)
#define CSL_CONTROL_CORE_PAD_CONTROL_PADCONF_GLOBAL_FORCE_OFFMODE_EN_RESERVED_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_CONTROL_PADCONF_GLOBAL_FORCE_OFFMODE_EN_RESERVED_MAX  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_CONTROL_PADCONF_GLOBAL_RESETVAL    (0x00000000U)

/* CONTROL_PADCONF_MODE */

#define CSL_CONTROL_CORE_PAD_CONTROL_PADCONF_MODE_VDDS_10_MODE_MASK  (0x80000000U)
#define CSL_CONTROL_CORE_PAD_CONTROL_PADCONF_MODE_VDDS_10_MODE_SHIFT  (31U)
#define CSL_CONTROL_CORE_PAD_CONTROL_PADCONF_MODE_VDDS_10_MODE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_CONTROL_PADCONF_MODE_VDDS_10_MODE__1V2  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_CONTROL_PADCONF_MODE_VDDS_10_MODE__1V8  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_CONTROL_PADCONF_MODE_VDDS_11_MODE_MASK  (0x40000000U)
#define CSL_CONTROL_CORE_PAD_CONTROL_PADCONF_MODE_VDDS_11_MODE_SHIFT  (30U)
#define CSL_CONTROL_CORE_PAD_CONTROL_PADCONF_MODE_VDDS_11_MODE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_CONTROL_PADCONF_MODE_VDDS_11_MODE__1V2  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_CONTROL_PADCONF_MODE_VDDS_11_MODE__1V8  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_CONTROL_PADCONF_MODE_VDDS_12_MODE_MASK  (0x20000000U)
#define CSL_CONTROL_CORE_PAD_CONTROL_PADCONF_MODE_VDDS_12_MODE_SHIFT  (29U)
#define CSL_CONTROL_CORE_PAD_CONTROL_PADCONF_MODE_VDDS_12_MODE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_CONTROL_PADCONF_MODE_VDDS_12_MODE__1V2  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_CONTROL_PADCONF_MODE_VDDS_12_MODE__1V8  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_CONTROL_PADCONF_MODE_VDDS_14_MODE_MASK  (0x10000000U)
#define CSL_CONTROL_CORE_PAD_CONTROL_PADCONF_MODE_VDDS_14_MODE_SHIFT  (28U)
#define CSL_CONTROL_CORE_PAD_CONTROL_PADCONF_MODE_VDDS_14_MODE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_CONTROL_PADCONF_MODE_VDDS_14_MODE__1V2  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_CONTROL_PADCONF_MODE_VDDS_14_MODE__1V8  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_CONTROL_PADCONF_MODE_VDDS_15_MODE_MASK  (0x08000000U)
#define CSL_CONTROL_CORE_PAD_CONTROL_PADCONF_MODE_VDDS_15_MODE_SHIFT  (27U)
#define CSL_CONTROL_CORE_PAD_CONTROL_PADCONF_MODE_VDDS_15_MODE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_CONTROL_PADCONF_MODE_VDDS_15_MODE__1V2  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_CONTROL_PADCONF_MODE_VDDS_15_MODE__1V8  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_CONTROL_PADCONF_MODE_VDDS_16_MODE_MASK  (0x04000000U)
#define CSL_CONTROL_CORE_PAD_CONTROL_PADCONF_MODE_VDDS_16_MODE_SHIFT  (26U)
#define CSL_CONTROL_CORE_PAD_CONTROL_PADCONF_MODE_VDDS_16_MODE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_CONTROL_PADCONF_MODE_VDDS_16_MODE__1V2  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_CONTROL_PADCONF_MODE_VDDS_16_MODE__1V8  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_CONTROL_PADCONF_MODE_VDDS_18_MODE_MASK  (0x02000000U)
#define CSL_CONTROL_CORE_PAD_CONTROL_PADCONF_MODE_VDDS_18_MODE_SHIFT  (25U)
#define CSL_CONTROL_CORE_PAD_CONTROL_PADCONF_MODE_VDDS_18_MODE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_CONTROL_PADCONF_MODE_VDDS_18_MODE__1V2  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_CONTROL_PADCONF_MODE_VDDS_18_MODE__1V8  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_CONTROL_PADCONF_MODE_VDDS_19_MODE_MASK  (0x01000000U)
#define CSL_CONTROL_CORE_PAD_CONTROL_PADCONF_MODE_VDDS_19_MODE_SHIFT  (24U)
#define CSL_CONTROL_CORE_PAD_CONTROL_PADCONF_MODE_VDDS_19_MODE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_CONTROL_PADCONF_MODE_VDDS_19_MODE__1V2  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_CONTROL_PADCONF_MODE_VDDS_19_MODE__1V8  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_CONTROL_PADCONF_MODE_VDDS_21_MODE_MASK  (0x00800000U)
#define CSL_CONTROL_CORE_PAD_CONTROL_PADCONF_MODE_VDDS_21_MODE_SHIFT  (23U)
#define CSL_CONTROL_CORE_PAD_CONTROL_PADCONF_MODE_VDDS_21_MODE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_CONTROL_PADCONF_MODE_VDDS_21_MODE__1V2  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_CONTROL_PADCONF_MODE_VDDS_21_MODE__1V8  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_CONTROL_PADCONF_MODE_VDDS_5_MODE_MASK  (0x00400000U)
#define CSL_CONTROL_CORE_PAD_CONTROL_PADCONF_MODE_VDDS_5_MODE_SHIFT  (22U)
#define CSL_CONTROL_CORE_PAD_CONTROL_PADCONF_MODE_VDDS_5_MODE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_CONTROL_PADCONF_MODE_VDDS_5_MODE__1V2  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_CONTROL_PADCONF_MODE_VDDS_5_MODE__1V8  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_CONTROL_PADCONF_MODE_VDDS_8_MODE_MASK  (0x00200000U)
#define CSL_CONTROL_CORE_PAD_CONTROL_PADCONF_MODE_VDDS_8_MODE_SHIFT  (21U)
#define CSL_CONTROL_CORE_PAD_CONTROL_PADCONF_MODE_VDDS_8_MODE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_CONTROL_PADCONF_MODE_VDDS_8_MODE__1V2  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_CONTROL_PADCONF_MODE_VDDS_8_MODE__1V8  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_CONTROL_PADCONF_MODE_VDDS_2_MODE_MASK  (0x00100000U)
#define CSL_CONTROL_CORE_PAD_CONTROL_PADCONF_MODE_VDDS_2_MODE_SHIFT  (20U)
#define CSL_CONTROL_CORE_PAD_CONTROL_PADCONF_MODE_VDDS_2_MODE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_CONTROL_PADCONF_MODE_VDDS_2_MODE__1V2  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_CONTROL_PADCONF_MODE_VDDS_2_MODE__1V8  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_CONTROL_PADCONF_MODE_VDDS_4_MODE_MASK  (0x00080000U)
#define CSL_CONTROL_CORE_PAD_CONTROL_PADCONF_MODE_VDDS_4_MODE_SHIFT  (19U)
#define CSL_CONTROL_CORE_PAD_CONTROL_PADCONF_MODE_VDDS_4_MODE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_CONTROL_PADCONF_MODE_VDDS_4_MODE__1V2  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_CONTROL_PADCONF_MODE_VDDS_4_MODE__1V8  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_CONTROL_PADCONF_MODE_VDDS_9_MODE_MASK  (0x00040000U)
#define CSL_CONTROL_CORE_PAD_CONTROL_PADCONF_MODE_VDDS_9_MODE_SHIFT  (18U)
#define CSL_CONTROL_CORE_PAD_CONTROL_PADCONF_MODE_VDDS_9_MODE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_CONTROL_PADCONF_MODE_VDDS_9_MODE__1V2  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_CONTROL_PADCONF_MODE_VDDS_9_MODE__1V8  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_CONTROL_PADCONF_MODE_VDDS_EMMC_MODE_MASK  (0x00020000U)
#define CSL_CONTROL_CORE_PAD_CONTROL_PADCONF_MODE_VDDS_EMMC_MODE_SHIFT  (17U)
#define CSL_CONTROL_CORE_PAD_CONTROL_PADCONF_MODE_VDDS_EMMC_MODE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_CONTROL_PADCONF_MODE_VDDS_EMMC_MODE__1V2  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_CONTROL_PADCONF_MODE_VDDS_EMMC_MODE__1V8  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_CONTROL_PADCONF_MODE_VDDS_HDMI_MODE_MASK  (0x00010000U)
#define CSL_CONTROL_CORE_PAD_CONTROL_PADCONF_MODE_VDDS_HDMI_MODE_SHIFT  (16U)
#define CSL_CONTROL_CORE_PAD_CONTROL_PADCONF_MODE_VDDS_HDMI_MODE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_CONTROL_PADCONF_MODE_VDDS_HDMI_MODE__1V2  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_CONTROL_PADCONF_MODE_VDDS_HDMI_MODE__1V8  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_CONTROL_PADCONF_MODE_VDDA_DSIPORTA_MODE_MASK  (0x00008000U)
#define CSL_CONTROL_CORE_PAD_CONTROL_PADCONF_MODE_VDDA_DSIPORTA_MODE_SHIFT  (15U)
#define CSL_CONTROL_CORE_PAD_CONTROL_PADCONF_MODE_VDDA_DSIPORTA_MODE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_CONTROL_PADCONF_MODE_VDDA_DSIPORTA_MODE__1V2  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_CONTROL_PADCONF_MODE_VDDA_DSIPORTA_MODE__1V8  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_CONTROL_PADCONF_MODE_VDDA_DSIPORTC_MODE_MASK  (0x00004000U)
#define CSL_CONTROL_CORE_PAD_CONTROL_PADCONF_MODE_VDDA_DSIPORTC_MODE_SHIFT  (14U)
#define CSL_CONTROL_CORE_PAD_CONTROL_PADCONF_MODE_VDDA_DSIPORTC_MODE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_CONTROL_PADCONF_MODE_VDDA_DSIPORTC_MODE__1V2  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_CONTROL_PADCONF_MODE_VDDA_DSIPORTC_MODE__1V8  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_CONTROL_PADCONF_MODE_VDDS_C2C_MODE_MASK  (0x00002000U)
#define CSL_CONTROL_CORE_PAD_CONTROL_PADCONF_MODE_VDDS_C2C_MODE_SHIFT  (13U)
#define CSL_CONTROL_CORE_PAD_CONTROL_PADCONF_MODE_VDDS_C2C_MODE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_CONTROL_PADCONF_MODE_VDDS_C2C_MODE__1V2  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_CONTROL_PADCONF_MODE_VDDS_C2C_MODE__1V8  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_CONTROL_PADCONF_MODE_RESETVAL      (0x00000000U)

/* CONTROL_PBIAS */

#define CSL_CONTROL_CORE_PAD_CONTROL_PBIAS_SDCARD_BIAS_PWRDNZ_MASK  (0x08000000U)
#define CSL_CONTROL_CORE_PAD_CONTROL_PBIAS_SDCARD_BIAS_PWRDNZ_SHIFT  (27U)
#define CSL_CONTROL_CORE_PAD_CONTROL_PBIAS_SDCARD_BIAS_PWRDNZ_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_CONTROL_PBIAS_SDCARD_BIAS_PWRDNZ_DISABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_CONTROL_PBIAS_SDCARD_BIAS_PWRDNZ_ENABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_CONTROL_PBIAS_SDCARD_IO_PWRDNZ_MASK  (0x04000000U)
#define CSL_CONTROL_CORE_PAD_CONTROL_PBIAS_SDCARD_IO_PWRDNZ_SHIFT  (26U)
#define CSL_CONTROL_CORE_PAD_CONTROL_PBIAS_SDCARD_IO_PWRDNZ_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_CONTROL_PBIAS_SDCARD_IO_PWRDNZ_DISABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_CONTROL_PBIAS_SDCARD_IO_PWRDNZ_ENABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_CONTROL_PBIAS_SDCARD_BIAS_HIZ_MODE_MASK  (0x02000000U)
#define CSL_CONTROL_CORE_PAD_CONTROL_PBIAS_SDCARD_BIAS_HIZ_MODE_SHIFT  (25U)
#define CSL_CONTROL_CORE_PAD_CONTROL_PBIAS_SDCARD_BIAS_HIZ_MODE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_CONTROL_PBIAS_SDCARD_BIAS_HIZ_MODE_DISABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_CONTROL_PBIAS_SDCARD_BIAS_HIZ_MODE_ENABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_CONTROL_PBIAS_SDCARD_BIAS_SUPPLY_HI_OUT_MASK  (0x01000000U)
#define CSL_CONTROL_CORE_PAD_CONTROL_PBIAS_SDCARD_BIAS_SUPPLY_HI_OUT_SHIFT  (24U)
#define CSL_CONTROL_CORE_PAD_CONTROL_PBIAS_SDCARD_BIAS_SUPPLY_HI_OUT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_CONTROL_PBIAS_SDCARD_BIAS_SUPPLY_HI_OUT__3V  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_CONTROL_PBIAS_SDCARD_BIAS_SUPPLY_HI_OUT__1V8  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_CONTROL_PBIAS_SDCARD_BIAS_VMODE_ERROR_MASK  (0x00800000U)
#define CSL_CONTROL_CORE_PAD_CONTROL_PBIAS_SDCARD_BIAS_VMODE_ERROR_SHIFT  (23U)
#define CSL_CONTROL_CORE_PAD_CONTROL_PBIAS_SDCARD_BIAS_VMODE_ERROR_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_CONTROL_PBIAS_SDCARD_BIAS_VMODE_ERROR_VMODE_ERROR1  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_CONTROL_PBIAS_SDCARD_BIAS_VMODE_ERROR_VMODE_ERROR0  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_CONTROL_PBIAS_SDCARD_BIAS_VMODE_MASK  (0x00200000U)
#define CSL_CONTROL_CORE_PAD_CONTROL_PBIAS_SDCARD_BIAS_VMODE_SHIFT  (21U)
#define CSL_CONTROL_CORE_PAD_CONTROL_PBIAS_SDCARD_BIAS_VMODE_RESETVAL  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_CONTROL_PBIAS_SDCARD_BIAS_VMODE__3V  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_CONTROL_PBIAS_SDCARD_BIAS_VMODE__1V8  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_CONTROL_PBIAS_RESETVAL             (0x00200000U)

/* CONTROL_I2C_0 */

#define CSL_CONTROL_CORE_PAD_CONTROL_I2C_0_I2C4_SDA_GLFENB_MASK  (0x80000000U)
#define CSL_CONTROL_CORE_PAD_CONTROL_I2C_0_I2C4_SDA_GLFENB_SHIFT  (31U)
#define CSL_CONTROL_CORE_PAD_CONTROL_I2C_0_I2C4_SDA_GLFENB_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_CONTROL_I2C_0_I2C4_SDA_GLFENB_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_CONTROL_I2C_0_I2C4_SDA_GLFENB_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_CONTROL_I2C_0_I2C4_SDA_PULLUPRESX_MASK  (0x40000000U)
#define CSL_CONTROL_CORE_PAD_CONTROL_I2C_0_I2C4_SDA_PULLUPRESX_SHIFT  (30U)
#define CSL_CONTROL_CORE_PAD_CONTROL_I2C_0_I2C4_SDA_PULLUPRESX_RESETVAL  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_CONTROL_I2C_0_I2C4_SDA_PULLUPRESX_DISABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_CONTROL_I2C_0_I2C4_SDA_PULLUPRESX_ENABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_CONTROL_I2C_0_I2C3_SDA_GLFENB_MASK  (0x20000000U)
#define CSL_CONTROL_CORE_PAD_CONTROL_I2C_0_I2C3_SDA_GLFENB_SHIFT  (29U)
#define CSL_CONTROL_CORE_PAD_CONTROL_I2C_0_I2C3_SDA_GLFENB_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_CONTROL_I2C_0_I2C3_SDA_GLFENB_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_CONTROL_I2C_0_I2C3_SDA_GLFENB_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_CONTROL_I2C_0_I2C3_SDA_PULLUPRESX_MASK  (0x10000000U)
#define CSL_CONTROL_CORE_PAD_CONTROL_I2C_0_I2C3_SDA_PULLUPRESX_SHIFT  (28U)
#define CSL_CONTROL_CORE_PAD_CONTROL_I2C_0_I2C3_SDA_PULLUPRESX_RESETVAL  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_CONTROL_I2C_0_I2C3_SDA_PULLUPRESX_DISABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_CONTROL_I2C_0_I2C3_SDA_PULLUPRESX_ENABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_CONTROL_I2C_0_I2C2_SDA_GLFENB_MASK  (0x08000000U)
#define CSL_CONTROL_CORE_PAD_CONTROL_I2C_0_I2C2_SDA_GLFENB_SHIFT  (27U)
#define CSL_CONTROL_CORE_PAD_CONTROL_I2C_0_I2C2_SDA_GLFENB_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_CONTROL_I2C_0_I2C2_SDA_GLFENB_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_CONTROL_I2C_0_I2C2_SDA_GLFENB_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_CONTROL_I2C_0_I2C2_SDA_PULLUPRESX_MASK  (0x04000000U)
#define CSL_CONTROL_CORE_PAD_CONTROL_I2C_0_I2C2_SDA_PULLUPRESX_SHIFT  (26U)
#define CSL_CONTROL_CORE_PAD_CONTROL_I2C_0_I2C2_SDA_PULLUPRESX_RESETVAL  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_CONTROL_I2C_0_I2C2_SDA_PULLUPRESX_DISABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_CONTROL_I2C_0_I2C2_SDA_PULLUPRESX_ENABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_CONTROL_I2C_0_I2C1_PMIC_SDA_GLFENB_MASK  (0x02000000U)
#define CSL_CONTROL_CORE_PAD_CONTROL_I2C_0_I2C1_PMIC_SDA_GLFENB_SHIFT  (25U)
#define CSL_CONTROL_CORE_PAD_CONTROL_I2C_0_I2C1_PMIC_SDA_GLFENB_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_CONTROL_I2C_0_I2C1_PMIC_SDA_GLFENB_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_CONTROL_I2C_0_I2C1_PMIC_SDA_GLFENB_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_CONTROL_I2C_0_I2C1_PMIC_SDA_PULLUPRESX_MASK  (0x01000000U)
#define CSL_CONTROL_CORE_PAD_CONTROL_I2C_0_I2C1_PMIC_SDA_PULLUPRESX_SHIFT  (24U)
#define CSL_CONTROL_CORE_PAD_CONTROL_I2C_0_I2C1_PMIC_SDA_PULLUPRESX_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_CONTROL_I2C_0_I2C1_PMIC_SDA_PULLUPRESX_DISABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_CONTROL_I2C_0_I2C1_PMIC_SDA_PULLUPRESX_ENABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_CONTROL_I2C_0_I2C4_SCL_GLFENB_MASK  (0x00800000U)
#define CSL_CONTROL_CORE_PAD_CONTROL_I2C_0_I2C4_SCL_GLFENB_SHIFT  (23U)
#define CSL_CONTROL_CORE_PAD_CONTROL_I2C_0_I2C4_SCL_GLFENB_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_CONTROL_I2C_0_I2C4_SCL_GLFENB_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_CONTROL_I2C_0_I2C4_SCL_GLFENB_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_CONTROL_I2C_0_I2C4_SCL_PULLUPRESX_MASK  (0x00400000U)
#define CSL_CONTROL_CORE_PAD_CONTROL_I2C_0_I2C4_SCL_PULLUPRESX_SHIFT  (22U)
#define CSL_CONTROL_CORE_PAD_CONTROL_I2C_0_I2C4_SCL_PULLUPRESX_RESETVAL  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_CONTROL_I2C_0_I2C4_SCL_PULLUPRESX_DISABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_CONTROL_I2C_0_I2C4_SCL_PULLUPRESX_ENABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_CONTROL_I2C_0_I2C3_SCL_GLFENB_MASK  (0x00200000U)
#define CSL_CONTROL_CORE_PAD_CONTROL_I2C_0_I2C3_SCL_GLFENB_SHIFT  (21U)
#define CSL_CONTROL_CORE_PAD_CONTROL_I2C_0_I2C3_SCL_GLFENB_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_CONTROL_I2C_0_I2C3_SCL_GLFENB_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_CONTROL_I2C_0_I2C3_SCL_GLFENB_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_CONTROL_I2C_0_I2C3_SCL_PULLUPRESX_MASK  (0x00100000U)
#define CSL_CONTROL_CORE_PAD_CONTROL_I2C_0_I2C3_SCL_PULLUPRESX_SHIFT  (20U)
#define CSL_CONTROL_CORE_PAD_CONTROL_I2C_0_I2C3_SCL_PULLUPRESX_RESETVAL  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_CONTROL_I2C_0_I2C3_SCL_PULLUPRESX_DISABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_CONTROL_I2C_0_I2C3_SCL_PULLUPRESX_ENABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_CONTROL_I2C_0_I2C2_SCL_GLFENB_MASK  (0x00080000U)
#define CSL_CONTROL_CORE_PAD_CONTROL_I2C_0_I2C2_SCL_GLFENB_SHIFT  (19U)
#define CSL_CONTROL_CORE_PAD_CONTROL_I2C_0_I2C2_SCL_GLFENB_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_CONTROL_I2C_0_I2C2_SCL_GLFENB_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_CONTROL_I2C_0_I2C2_SCL_GLFENB_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_CONTROL_I2C_0_I2C2_SCL_PULLUPRESX_MASK  (0x00040000U)
#define CSL_CONTROL_CORE_PAD_CONTROL_I2C_0_I2C2_SCL_PULLUPRESX_SHIFT  (18U)
#define CSL_CONTROL_CORE_PAD_CONTROL_I2C_0_I2C2_SCL_PULLUPRESX_RESETVAL  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_CONTROL_I2C_0_I2C2_SCL_PULLUPRESX_DISABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_CONTROL_I2C_0_I2C2_SCL_PULLUPRESX_ENABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_CONTROL_I2C_0_I2C1_PMIC_SCL_GLFENB_MASK  (0x00020000U)
#define CSL_CONTROL_CORE_PAD_CONTROL_I2C_0_I2C1_PMIC_SCL_GLFENB_SHIFT  (17U)
#define CSL_CONTROL_CORE_PAD_CONTROL_I2C_0_I2C1_PMIC_SCL_GLFENB_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_CONTROL_I2C_0_I2C1_PMIC_SCL_GLFENB_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_CONTROL_I2C_0_I2C1_PMIC_SCL_GLFENB_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_CONTROL_I2C_0_I2C1_PMIC_SCL_PULLUPRESX_MASK  (0x00010000U)
#define CSL_CONTROL_CORE_PAD_CONTROL_I2C_0_I2C1_PMIC_SCL_PULLUPRESX_SHIFT  (16U)
#define CSL_CONTROL_CORE_PAD_CONTROL_I2C_0_I2C1_PMIC_SCL_PULLUPRESX_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_CONTROL_I2C_0_I2C1_PMIC_SCL_PULLUPRESX_DISABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_CONTROL_I2C_0_I2C1_PMIC_SCL_PULLUPRESX_ENABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_CONTROL_I2C_0_I2C5_SDA_GLFENB_MASK  (0x00008000U)
#define CSL_CONTROL_CORE_PAD_CONTROL_I2C_0_I2C5_SDA_GLFENB_SHIFT  (15U)
#define CSL_CONTROL_CORE_PAD_CONTROL_I2C_0_I2C5_SDA_GLFENB_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_CONTROL_I2C_0_I2C5_SDA_GLFENB_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_CONTROL_I2C_0_I2C5_SDA_GLFENB_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_CONTROL_I2C_0_I2C5_SDA_PULLUPRESX_MASK  (0x00004000U)
#define CSL_CONTROL_CORE_PAD_CONTROL_I2C_0_I2C5_SDA_PULLUPRESX_SHIFT  (14U)
#define CSL_CONTROL_CORE_PAD_CONTROL_I2C_0_I2C5_SDA_PULLUPRESX_RESETVAL  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_CONTROL_I2C_0_I2C5_SDA_PULLUPRESX_DISABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_CONTROL_I2C_0_I2C5_SDA_PULLUPRESX_ENABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_CONTROL_I2C_0_I2C5_SCL_GLFENB_MASK  (0x00002000U)
#define CSL_CONTROL_CORE_PAD_CONTROL_I2C_0_I2C5_SCL_GLFENB_SHIFT  (13U)
#define CSL_CONTROL_CORE_PAD_CONTROL_I2C_0_I2C5_SCL_GLFENB_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_CONTROL_I2C_0_I2C5_SCL_GLFENB_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_CONTROL_I2C_0_I2C5_SCL_GLFENB_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_CONTROL_I2C_0_I2C5_SCL_PULLUPRESX_MASK  (0x00001000U)
#define CSL_CONTROL_CORE_PAD_CONTROL_I2C_0_I2C5_SCL_PULLUPRESX_SHIFT  (12U)
#define CSL_CONTROL_CORE_PAD_CONTROL_I2C_0_I2C5_SCL_PULLUPRESX_RESETVAL  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_CONTROL_I2C_0_I2C5_SCL_PULLUPRESX_DISABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_CONTROL_I2C_0_I2C5_SCL_PULLUPRESX_ENABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_CONTROL_I2C_0_RESETVAL             (0x54545000U)

/* CONTROL_HDMI_TX_PHY */

#define CSL_CONTROL_CORE_PAD_CONTROL_HDMI_TX_PHY_HDMITXPHY_PADORDER_MASK  (0x80000000U)
#define CSL_CONTROL_CORE_PAD_CONTROL_HDMI_TX_PHY_HDMITXPHY_PADORDER_SHIFT  (31U)
#define CSL_CONTROL_CORE_PAD_CONTROL_HDMI_TX_PHY_HDMITXPHY_PADORDER_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_CONTROL_HDMI_TX_PHY_HDMITXPHY_PADORDER_MAX  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_CONTROL_HDMI_TX_PHY_HDMITXPHY_TXVALID_MASK  (0x40000000U)
#define CSL_CONTROL_CORE_PAD_CONTROL_HDMI_TX_PHY_HDMITXPHY_TXVALID_SHIFT  (30U)
#define CSL_CONTROL_CORE_PAD_CONTROL_HDMI_TX_PHY_HDMITXPHY_TXVALID_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_CONTROL_HDMI_TX_PHY_HDMITXPHY_TXVALID_MAX  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_CONTROL_HDMI_TX_PHY_HDMITXPHY_ENBYPASSCLK_MASK  (0x20000000U)
#define CSL_CONTROL_CORE_PAD_CONTROL_HDMI_TX_PHY_HDMITXPHY_ENBYPASSCLK_SHIFT  (29U)
#define CSL_CONTROL_CORE_PAD_CONTROL_HDMI_TX_PHY_HDMITXPHY_ENBYPASSCLK_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_CONTROL_HDMI_TX_PHY_HDMITXPHY_ENBYPASSCLK_MAX  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_CONTROL_HDMI_TX_PHY_HDMITXPHY_PD_PULLUPDET_MASK  (0x10000000U)
#define CSL_CONTROL_CORE_PAD_CONTROL_HDMI_TX_PHY_HDMITXPHY_PD_PULLUPDET_SHIFT  (28U)
#define CSL_CONTROL_CORE_PAD_CONTROL_HDMI_TX_PHY_HDMITXPHY_PD_PULLUPDET_RESETVAL  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_CONTROL_HDMI_TX_PHY_HDMITXPHY_PD_PULLUPDET_MAX  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_CONTROL_HDMI_TX_PHY_RESETVAL       (0x10000000U)

/* CONTROL_DSIPHY */

#define CSL_CONTROL_CORE_PAD_CONTROL_DSIPHY_DSIPORTA_LANEENABLE_MASK  (0x1F000000U)
#define CSL_CONTROL_CORE_PAD_CONTROL_DSIPHY_DSIPORTA_LANEENABLE_SHIFT  (24U)
#define CSL_CONTROL_CORE_PAD_CONTROL_DSIPHY_DSIPORTA_LANEENABLE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_CONTROL_DSIPHY_DSIPORTA_LANEENABLE_MAX  (0x0000001fU)

#define CSL_CONTROL_CORE_PAD_CONTROL_DSIPHY_DSIPORTC_LANEENABLE_MASK  (0x00F80000U)
#define CSL_CONTROL_CORE_PAD_CONTROL_DSIPHY_DSIPORTC_LANEENABLE_SHIFT  (19U)
#define CSL_CONTROL_CORE_PAD_CONTROL_DSIPHY_DSIPORTC_LANEENABLE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_CONTROL_DSIPHY_DSIPORTC_LANEENABLE_MAX  (0x0000001fU)

#define CSL_CONTROL_CORE_PAD_CONTROL_DSIPHY_RESETVAL            (0x00000000U)

/* CONTROL_MCBSPLP */

#define CSL_CONTROL_CORE_PAD_CONTROL_MCBSPLP_ALBCTRLRX_FSX_RESERVED_MASK  (0x80000000U)
#define CSL_CONTROL_CORE_PAD_CONTROL_MCBSPLP_ALBCTRLRX_FSX_RESERVED_SHIFT  (31U)
#define CSL_CONTROL_CORE_PAD_CONTROL_MCBSPLP_ALBCTRLRX_FSX_RESERVED_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_CONTROL_MCBSPLP_ALBCTRLRX_FSX_RESERVED_MAX  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_CONTROL_MCBSPLP_ALBCTRLRX_CLKX_RESERVED_MASK  (0x40000000U)
#define CSL_CONTROL_CORE_PAD_CONTROL_MCBSPLP_ALBCTRLRX_CLKX_RESERVED_SHIFT  (30U)
#define CSL_CONTROL_CORE_PAD_CONTROL_MCBSPLP_ALBCTRLRX_CLKX_RESERVED_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_CONTROL_MCBSPLP_ALBCTRLRX_CLKX_RESERVED_MAX  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_CONTROL_MCBSPLP_RESETVAL           (0x00000000U)

/* CONTROL_USB2PHYCORE */

#define CSL_CONTROL_CORE_PAD_CONTROL_USB2PHYCORE_USB2PHY_AUTORESUME_EN_MASK  (0x80000000U)
#define CSL_CONTROL_CORE_PAD_CONTROL_USB2PHYCORE_USB2PHY_AUTORESUME_EN_SHIFT  (31U)
#define CSL_CONTROL_CORE_PAD_CONTROL_USB2PHYCORE_USB2PHY_AUTORESUME_EN_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_CONTROL_USB2PHYCORE_USB2PHY_AUTORESUME_EN_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_CONTROL_USB2PHYCORE_USB2PHY_AUTORESUME_EN_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_CONTROL_USB2PHYCORE_USB2PHY_DISCHGDET_MASK  (0x40000000U)
#define CSL_CONTROL_CORE_PAD_CONTROL_USB2PHYCORE_USB2PHY_DISCHGDET_SHIFT  (30U)
#define CSL_CONTROL_CORE_PAD_CONTROL_USB2PHYCORE_USB2PHY_DISCHGDET_RESETVAL  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_CONTROL_USB2PHYCORE_USB2PHY_DISCHGDET_DISABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_CONTROL_USB2PHYCORE_USB2PHY_DISCHGDET_ENABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_CONTROL_USB2PHYCORE_USB2PHY_GPIOMODE_MASK  (0x20000000U)
#define CSL_CONTROL_CORE_PAD_CONTROL_USB2PHYCORE_USB2PHY_GPIOMODE_SHIFT  (29U)
#define CSL_CONTROL_CORE_PAD_CONTROL_USB2PHYCORE_USB2PHY_GPIOMODE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_CONTROL_USB2PHYCORE_USB2PHY_GPIOMODE_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_CONTROL_USB2PHYCORE_USB2PHY_GPIOMODE_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_CONTROL_USB2PHYCORE_USB2PHY_CHG_DET_EXT_CTL_MASK  (0x10000000U)
#define CSL_CONTROL_CORE_PAD_CONTROL_USB2PHYCORE_USB2PHY_CHG_DET_EXT_CTL_SHIFT  (28U)
#define CSL_CONTROL_CORE_PAD_CONTROL_USB2PHYCORE_USB2PHY_CHG_DET_EXT_CTL_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_CONTROL_USB2PHYCORE_USB2PHY_CHG_DET_EXT_CTL_DISABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_CONTROL_USB2PHYCORE_USB2PHY_CHG_DET_EXT_CTL_ENABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_CONTROL_USB2PHYCORE_USB2PHY_RDM_PD_CHGDET_EN_MASK  (0x08000000U)
#define CSL_CONTROL_CORE_PAD_CONTROL_USB2PHYCORE_USB2PHY_RDM_PD_CHGDET_EN_SHIFT  (27U)
#define CSL_CONTROL_CORE_PAD_CONTROL_USB2PHYCORE_USB2PHY_RDM_PD_CHGDET_EN_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_CONTROL_USB2PHYCORE_USB2PHY_RDM_PD_CHGDET_EN_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_CONTROL_USB2PHYCORE_USB2PHY_RDM_PD_CHGDET_EN_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_CONTROL_USB2PHYCORE_USB2PHY_RDP_PU_CHGDET_EN_MASK  (0x04000000U)
#define CSL_CONTROL_CORE_PAD_CONTROL_USB2PHYCORE_USB2PHY_RDP_PU_CHGDET_EN_SHIFT  (26U)
#define CSL_CONTROL_CORE_PAD_CONTROL_USB2PHYCORE_USB2PHY_RDP_PU_CHGDET_EN_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_CONTROL_USB2PHYCORE_USB2PHY_RDP_PU_CHGDET_EN_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_CONTROL_USB2PHYCORE_USB2PHY_RDP_PU_CHGDET_EN_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_CONTROL_USB2PHYCORE_USB2PHY_CHG_VSRC_EN_MASK  (0x02000000U)
#define CSL_CONTROL_CORE_PAD_CONTROL_USB2PHYCORE_USB2PHY_CHG_VSRC_EN_SHIFT  (25U)
#define CSL_CONTROL_CORE_PAD_CONTROL_USB2PHYCORE_USB2PHY_CHG_VSRC_EN_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_CONTROL_USB2PHYCORE_USB2PHY_CHG_VSRC_EN_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_CONTROL_USB2PHYCORE_USB2PHY_CHG_VSRC_EN_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_CONTROL_USB2PHYCORE_USB2PHY_CHG_ISINK_EN_MASK  (0x01000000U)
#define CSL_CONTROL_CORE_PAD_CONTROL_USB2PHYCORE_USB2PHY_CHG_ISINK_EN_SHIFT  (24U)
#define CSL_CONTROL_CORE_PAD_CONTROL_USB2PHYCORE_USB2PHY_CHG_ISINK_EN_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_CONTROL_USB2PHYCORE_USB2PHY_CHG_ISINK_EN_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_CONTROL_USB2PHYCORE_USB2PHY_CHG_ISINK_EN_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_CONTROL_USB2PHYCORE_USB2PHY_CHG_DET_STATUS_MASK  (0x00E00000U)
#define CSL_CONTROL_CORE_PAD_CONTROL_USB2PHYCORE_USB2PHY_CHG_DET_STATUS_SHIFT  (21U)
#define CSL_CONTROL_CORE_PAD_CONTROL_USB2PHYCORE_USB2PHY_CHG_DET_STATUS_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_CONTROL_USB2PHYCORE_USB2PHY_CHG_DET_STATUS__110  (0x00000006U)
#define CSL_CONTROL_CORE_PAD_CONTROL_USB2PHYCORE_USB2PHY_CHG_DET_STATUS__100  (0x00000004U)
#define CSL_CONTROL_CORE_PAD_CONTROL_USB2PHYCORE_USB2PHY_CHG_DET_STATUS__001  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_CONTROL_USB2PHYCORE_USB2PHY_CHG_DET_STATUS__011  (0x00000003U)
#define CSL_CONTROL_CORE_PAD_CONTROL_USB2PHYCORE_USB2PHY_CHG_DET_STATUS__000  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_CONTROL_USB2PHYCORE_USB2PHY_CHG_DET_STATUS__111  (0x00000007U)
#define CSL_CONTROL_CORE_PAD_CONTROL_USB2PHYCORE_USB2PHY_CHG_DET_STATUS__010  (0x00000002U)
#define CSL_CONTROL_CORE_PAD_CONTROL_USB2PHYCORE_USB2PHY_CHG_DET_STATUS__101  (0x00000005U)

#define CSL_CONTROL_CORE_PAD_CONTROL_USB2PHYCORE_USB2PHY_CHG_DET_DM_COMP_MASK  (0x00100000U)
#define CSL_CONTROL_CORE_PAD_CONTROL_USB2PHYCORE_USB2PHY_CHG_DET_DM_COMP_SHIFT  (20U)
#define CSL_CONTROL_CORE_PAD_CONTROL_USB2PHYCORE_USB2PHY_CHG_DET_DM_COMP_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_CONTROL_USB2PHYCORE_USB2PHY_CHG_DET_DM_COMP_ABOVE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_CONTROL_USB2PHYCORE_USB2PHY_CHG_DET_DM_COMP_BELOW  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_CONTROL_USB2PHYCORE_USB2PHY_CHG_DET_DP_COMP_MASK  (0x00080000U)
#define CSL_CONTROL_CORE_PAD_CONTROL_USB2PHYCORE_USB2PHY_CHG_DET_DP_COMP_SHIFT  (19U)
#define CSL_CONTROL_CORE_PAD_CONTROL_USB2PHYCORE_USB2PHY_CHG_DET_DP_COMP_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_CONTROL_USB2PHYCORE_USB2PHY_CHG_DET_DP_COMP_ABOVE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_CONTROL_USB2PHYCORE_USB2PHY_CHG_DET_DP_COMP_BELOW  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_CONTROL_USB2PHYCORE_USB2PHY_DATADET_MASK  (0x00040000U)
#define CSL_CONTROL_CORE_PAD_CONTROL_USB2PHYCORE_USB2PHY_DATADET_SHIFT  (18U)
#define CSL_CONTROL_CORE_PAD_CONTROL_USB2PHYCORE_USB2PHY_DATADET_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_CONTROL_USB2PHYCORE_USB2PHY_DATADET_ABOVE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_CONTROL_USB2PHYCORE_USB2PHY_DATADET_BELOW  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_CONTROL_USB2PHYCORE_USB2PHY_SINKONDP_MASK  (0x00020000U)
#define CSL_CONTROL_CORE_PAD_CONTROL_USB2PHYCORE_USB2PHY_SINKONDP_SHIFT  (17U)
#define CSL_CONTROL_CORE_PAD_CONTROL_USB2PHYCORE_USB2PHY_SINKONDP_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_CONTROL_USB2PHYCORE_USB2PHY_SINKONDP_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_CONTROL_USB2PHYCORE_USB2PHY_SINKONDP_DEFAULT  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_CONTROL_USB2PHYCORE_USB2PHY_SRCONDM_MASK  (0x00010000U)
#define CSL_CONTROL_CORE_PAD_CONTROL_USB2PHYCORE_USB2PHY_SRCONDM_SHIFT  (16U)
#define CSL_CONTROL_CORE_PAD_CONTROL_USB2PHYCORE_USB2PHY_SRCONDM_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_CONTROL_USB2PHYCORE_USB2PHY_SRCONDM_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_CONTROL_USB2PHYCORE_USB2PHY_SRCONDM_DEFAULT  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_CONTROL_USB2PHYCORE_USB2PHY_RESTARTCHGDET_MASK  (0x00008000U)
#define CSL_CONTROL_CORE_PAD_CONTROL_USB2PHYCORE_USB2PHY_RESTARTCHGDET_SHIFT  (15U)
#define CSL_CONTROL_CORE_PAD_CONTROL_USB2PHYCORE_USB2PHY_RESTARTCHGDET_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_CONTROL_USB2PHYCORE_USB2PHY_RESTARTCHGDET_RESTART  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_CONTROL_USB2PHYCORE_USB2PHY_RESTARTCHGDET_DEFAULT  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_CONTROL_USB2PHYCORE_USB2PHY_CHGDETDONE_MASK  (0x00004000U)
#define CSL_CONTROL_CORE_PAD_CONTROL_USB2PHYCORE_USB2PHY_CHGDETDONE_SHIFT  (14U)
#define CSL_CONTROL_CORE_PAD_CONTROL_USB2PHYCORE_USB2PHY_CHGDETDONE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_CONTROL_USB2PHYCORE_USB2PHY_CHGDETDONE_COMPLETED  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_CONTROL_USB2PHYCORE_USB2PHY_CHGDETDONE_NOT_COMPLETED  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_CONTROL_USB2PHYCORE_USB2PHY_CHGDETECTED_MASK  (0x00002000U)
#define CSL_CONTROL_CORE_PAD_CONTROL_USB2PHYCORE_USB2PHY_CHGDETECTED_SHIFT  (13U)
#define CSL_CONTROL_CORE_PAD_CONTROL_USB2PHYCORE_USB2PHY_CHGDETECTED_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_CONTROL_USB2PHYCORE_USB2PHY_CHGDETECTED_DETECTED  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_CONTROL_USB2PHYCORE_USB2PHY_CHGDETECTED_NOT_DETECTED  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_CONTROL_USB2PHYCORE_USB2PHY_MCPCPUEN_MASK  (0x00001000U)
#define CSL_CONTROL_CORE_PAD_CONTROL_USB2PHYCORE_USB2PHY_MCPCPUEN_SHIFT  (12U)
#define CSL_CONTROL_CORE_PAD_CONTROL_USB2PHYCORE_USB2PHY_MCPCPUEN_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_CONTROL_USB2PHYCORE_USB2PHY_MCPCPUEN_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_CONTROL_USB2PHYCORE_USB2PHY_MCPCPUEN_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_CONTROL_USB2PHYCORE_USB2PHY_MCPCMODEEN_MASK  (0x00000800U)
#define CSL_CONTROL_CORE_PAD_CONTROL_USB2PHYCORE_USB2PHY_MCPCMODEEN_SHIFT  (11U)
#define CSL_CONTROL_CORE_PAD_CONTROL_USB2PHYCORE_USB2PHY_MCPCMODEEN_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_CONTROL_USB2PHYCORE_USB2PHY_MCPCMODEEN_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_CONTROL_USB2PHYCORE_USB2PHY_MCPCMODEEN_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_CONTROL_USB2PHYCORE_USB2PHY_RESETDONEMCLK_MASK  (0x00000400U)
#define CSL_CONTROL_CORE_PAD_CONTROL_USB2PHYCORE_USB2PHY_RESETDONEMCLK_SHIFT  (10U)
#define CSL_CONTROL_CORE_PAD_CONTROL_USB2PHYCORE_USB2PHY_RESETDONEMCLK_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_CONTROL_USB2PHYCORE_USB2PHY_RESETDONEMCLK_OUT_OF_RESET  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_CONTROL_USB2PHYCORE_USB2PHY_RESETDONEMCLK_IN_RESET  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_CONTROL_USB2PHYCORE_USB2PHY_UTMIRESETDONE_MASK  (0x00000200U)
#define CSL_CONTROL_CORE_PAD_CONTROL_USB2PHYCORE_USB2PHY_UTMIRESETDONE_SHIFT  (9U)
#define CSL_CONTROL_CORE_PAD_CONTROL_USB2PHYCORE_USB2PHY_UTMIRESETDONE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_CONTROL_USB2PHYCORE_USB2PHY_UTMIRESETDONE_UTMI_FSM_OUT_OF_RESET  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_CONTROL_USB2PHYCORE_USB2PHY_UTMIRESETDONE_UTMI_FSM_INRESET  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_CONTROL_USB2PHYCORE_USB2PHY_DATAPOLARITYN_MASK  (0x00000080U)
#define CSL_CONTROL_CORE_PAD_CONTROL_USB2PHYCORE_USB2PHY_DATAPOLARITYN_SHIFT  (7U)
#define CSL_CONTROL_CORE_PAD_CONTROL_USB2PHYCORE_USB2PHY_DATAPOLARITYN_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_CONTROL_USB2PHYCORE_USB2PHY_DATAPOLARITYN_INVERTED  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_CONTROL_USB2PHYCORE_USB2PHY_DATAPOLARITYN_NORMAL  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_CONTROL_USB2PHYCORE_USBDPLL_FREQLOCK_MASK  (0x00000040U)
#define CSL_CONTROL_CORE_PAD_CONTROL_USB2PHYCORE_USBDPLL_FREQLOCK_SHIFT  (6U)
#define CSL_CONTROL_CORE_PAD_CONTROL_USB2PHYCORE_USBDPLL_FREQLOCK_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_CONTROL_USB2PHYCORE_USBDPLL_FREQLOCK_MAX  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_CONTROL_USB2PHYCORE_USB2PHY_RESETDONETCLK_MASK  (0x00000020U)
#define CSL_CONTROL_CORE_PAD_CONTROL_USB2PHYCORE_USB2PHY_RESETDONETCLK_SHIFT  (5U)
#define CSL_CONTROL_CORE_PAD_CONTROL_USB2PHYCORE_USB2PHY_RESETDONETCLK_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_CONTROL_USB2PHYCORE_USB2PHY_RESETDONETCLK_MAX  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_CONTROL_USB2PHYCORE_RESETVAL       (0x40000000U)

/* CONTROL_HDMI_1 */

#define CSL_CONTROL_CORE_PAD_CONTROL_HDMI_1_HDMI_DDC_SDA_GLFENB_MASK  (0x80000000U)
#define CSL_CONTROL_CORE_PAD_CONTROL_HDMI_1_HDMI_DDC_SDA_GLFENB_SHIFT  (31U)
#define CSL_CONTROL_CORE_PAD_CONTROL_HDMI_1_HDMI_DDC_SDA_GLFENB_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_CONTROL_HDMI_1_HDMI_DDC_SDA_GLFENB_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_CONTROL_HDMI_1_HDMI_DDC_SDA_GLFENB_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_CONTROL_HDMI_1_HDMI_DDC_SDA_PULLUPRESX_MASK  (0x40000000U)
#define CSL_CONTROL_CORE_PAD_CONTROL_HDMI_1_HDMI_DDC_SDA_PULLUPRESX_SHIFT  (30U)
#define CSL_CONTROL_CORE_PAD_CONTROL_HDMI_1_HDMI_DDC_SDA_PULLUPRESX_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_CONTROL_HDMI_1_HDMI_DDC_SDA_PULLUPRESX_DISABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_CONTROL_HDMI_1_HDMI_DDC_SDA_PULLUPRESX_ENABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_CONTROL_HDMI_1_HDMI_DDC_SCL_GLFENB_MASK  (0x20000000U)
#define CSL_CONTROL_CORE_PAD_CONTROL_HDMI_1_HDMI_DDC_SCL_GLFENB_SHIFT  (29U)
#define CSL_CONTROL_CORE_PAD_CONTROL_HDMI_1_HDMI_DDC_SCL_GLFENB_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_CONTROL_HDMI_1_HDMI_DDC_SCL_GLFENB_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_CONTROL_HDMI_1_HDMI_DDC_SCL_GLFENB_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_CONTROL_HDMI_1_HDMI_DDC_SCL_PULLUPRESX_MASK  (0x10000000U)
#define CSL_CONTROL_CORE_PAD_CONTROL_HDMI_1_HDMI_DDC_SCL_PULLUPRESX_SHIFT  (28U)
#define CSL_CONTROL_CORE_PAD_CONTROL_HDMI_1_HDMI_DDC_SCL_PULLUPRESX_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_CONTROL_HDMI_1_HDMI_DDC_SCL_PULLUPRESX_DISABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_CONTROL_HDMI_1_HDMI_DDC_SCL_PULLUPRESX_ENABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_CONTROL_HDMI_1_HDMI_DDC_SDA_HSMODE_MASK  (0x08000000U)
#define CSL_CONTROL_CORE_PAD_CONTROL_HDMI_1_HDMI_DDC_SDA_HSMODE_SHIFT  (27U)
#define CSL_CONTROL_CORE_PAD_CONTROL_HDMI_1_HDMI_DDC_SDA_HSMODE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_CONTROL_HDMI_1_HDMI_DDC_SDA_HSMODE_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_CONTROL_HDMI_1_HDMI_DDC_SDA_HSMODE_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_CONTROL_HDMI_1_HDMI_DDC_SCL_HSMODE_MASK  (0x04000000U)
#define CSL_CONTROL_CORE_PAD_CONTROL_HDMI_1_HDMI_DDC_SCL_HSMODE_SHIFT  (26U)
#define CSL_CONTROL_CORE_PAD_CONTROL_HDMI_1_HDMI_DDC_SCL_HSMODE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_CONTROL_HDMI_1_HDMI_DDC_SCL_HSMODE_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_CONTROL_HDMI_1_HDMI_DDC_SCL_HSMODE_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_CONTROL_HDMI_1_RESETVAL            (0x00000000U)

/* CONTROL_HSI */

#define CSL_CONTROL_CORE_PAD_CONTROL_HSI_HSI1_CALLOOP_SEL_MASK  (0x80000000U)
#define CSL_CONTROL_CORE_PAD_CONTROL_HSI_HSI1_CALLOOP_SEL_SHIFT  (31U)
#define CSL_CONTROL_CORE_PAD_CONTROL_HSI_HSI1_CALLOOP_SEL_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_CONTROL_HSI_HSI1_CALLOOP_SEL_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_CONTROL_HSI_HSI1_CALLOOP_SEL_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_CONTROL_HSI_HSI1_CALMUX_SEL_MASK   (0x40000000U)
#define CSL_CONTROL_CORE_PAD_CONTROL_HSI_HSI1_CALMUX_SEL_SHIFT  (30U)
#define CSL_CONTROL_CORE_PAD_CONTROL_HSI_HSI1_CALMUX_SEL_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_CONTROL_HSI_HSI1_CALMUX_SEL_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_CONTROL_HSI_HSI1_CALMUX_SEL_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_CONTROL_HSI_HSI2_CALLOOP_SEL_MASK  (0x20000000U)
#define CSL_CONTROL_CORE_PAD_CONTROL_HSI_HSI2_CALLOOP_SEL_SHIFT  (29U)
#define CSL_CONTROL_CORE_PAD_CONTROL_HSI_HSI2_CALLOOP_SEL_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_CONTROL_HSI_HSI2_CALLOOP_SEL_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_CONTROL_HSI_HSI2_CALLOOP_SEL_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_CONTROL_HSI_HSI2_CALMUX_SEL_MASK   (0x10000000U)
#define CSL_CONTROL_CORE_PAD_CONTROL_HSI_HSI2_CALMUX_SEL_SHIFT  (28U)
#define CSL_CONTROL_CORE_PAD_CONTROL_HSI_HSI2_CALMUX_SEL_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_CONTROL_HSI_HSI2_CALMUX_SEL_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_CONTROL_HSI_HSI2_CALMUX_SEL_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_CONTROL_HSI_RESETVAL               (0x00000000U)

/* CONTROL_DDRCACH1_0 */

#define CSL_CONTROL_CORE_PAD_CONTROL_DDRCACH1_0_DDRCH1_PART0_I_MASK  (0xE0000000U)
#define CSL_CONTROL_CORE_PAD_CONTROL_DDRCACH1_0_DDRCH1_PART0_I_SHIFT  (29U)
#define CSL_CONTROL_CORE_PAD_CONTROL_DDRCACH1_0_DDRCH1_PART0_I_RESETVAL  (0x00000002U)
#define CSL_CONTROL_CORE_PAD_CONTROL_DDRCACH1_0_DDRCH1_PART0_I__0P73REXT  (0x00000006U)
#define CSL_CONTROL_CORE_PAD_CONTROL_DDRCACH1_0_DDRCH1_PART0_I__0P88REXT  (0x00000004U)
#define CSL_CONTROL_CORE_PAD_CONTROL_DDRCACH1_0_DDRCH1_PART0_I__1P33REXT  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_CONTROL_DDRCACH1_0_DDRCH1_PART0_I_REXT  (0x00000003U)
#define CSL_CONTROL_CORE_PAD_CONTROL_DDRCACH1_0_DDRCH1_PART0_I__1P6REXT  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_CONTROL_DDRCACH1_0_DDRCH1_PART0_I__0P67REXT  (0x00000007U)
#define CSL_CONTROL_CORE_PAD_CONTROL_DDRCACH1_0_DDRCH1_PART0_I__1P14REXT  (0x00000002U)
#define CSL_CONTROL_CORE_PAD_CONTROL_DDRCACH1_0_DDRCH1_PART0_I__0P8REXT  (0x00000005U)

#define CSL_CONTROL_CORE_PAD_CONTROL_DDRCACH1_0_DDRCH1_PART0_SR_MASK  (0x1C000000U)
#define CSL_CONTROL_CORE_PAD_CONTROL_DDRCACH1_0_DDRCH1_PART0_SR_SHIFT  (26U)
#define CSL_CONTROL_CORE_PAD_CONTROL_DDRCACH1_0_DDRCH1_PART0_SR_RESETVAL  (0x00000002U)
#define CSL_CONTROL_CORE_PAD_CONTROL_DDRCACH1_0_DDRCH1_PART0_SR_SLOW  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_CONTROL_DDRCACH1_0_DDRCH1_PART0_SR_FASTEST  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_CONTROL_DDRCACH1_0_DDRCH1_PART0_SR_SLOWEST  (0x00000003U)
#define CSL_CONTROL_CORE_PAD_CONTROL_DDRCACH1_0_DDRCH1_PART0_SR_FAST  (0x00000002U)

#define CSL_CONTROL_CORE_PAD_CONTROL_DDRCACH1_0_DDRCH1_PART0_WD_MASK  (0x03000000U)
#define CSL_CONTROL_CORE_PAD_CONTROL_DDRCACH1_0_DDRCH1_PART0_WD_SHIFT  (24U)
#define CSL_CONTROL_CORE_PAD_CONTROL_DDRCACH1_0_DDRCH1_PART0_WD_RESETVAL  (0x00000002U)
#define CSL_CONTROL_CORE_PAD_CONTROL_DDRCACH1_0_DDRCH1_PART0_WD_PU  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_CONTROL_DDRCACH1_0_DDRCH1_PART0_WD_KEEPER  (0x00000003U)
#define CSL_CONTROL_CORE_PAD_CONTROL_DDRCACH1_0_DDRCH1_PART0_WD_NONE  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_CONTROL_DDRCACH1_0_DDRCH1_PART0_WD_PD  (0x00000002U)

#define CSL_CONTROL_CORE_PAD_CONTROL_DDRCACH1_0_DDRCH1_PART5A_I_MASK  (0x00E00000U)
#define CSL_CONTROL_CORE_PAD_CONTROL_DDRCACH1_0_DDRCH1_PART5A_I_SHIFT  (21U)
#define CSL_CONTROL_CORE_PAD_CONTROL_DDRCACH1_0_DDRCH1_PART5A_I_RESETVAL  (0x00000002U)
#define CSL_CONTROL_CORE_PAD_CONTROL_DDRCACH1_0_DDRCH1_PART5A_I__0P73REXT  (0x00000006U)
#define CSL_CONTROL_CORE_PAD_CONTROL_DDRCACH1_0_DDRCH1_PART5A_I__0P88REXT  (0x00000004U)
#define CSL_CONTROL_CORE_PAD_CONTROL_DDRCACH1_0_DDRCH1_PART5A_I__1P33REXT  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_CONTROL_DDRCACH1_0_DDRCH1_PART5A_I_REXT  (0x00000003U)
#define CSL_CONTROL_CORE_PAD_CONTROL_DDRCACH1_0_DDRCH1_PART5A_I__1P6REXT  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_CONTROL_DDRCACH1_0_DDRCH1_PART5A_I__0P67REXT  (0x00000007U)
#define CSL_CONTROL_CORE_PAD_CONTROL_DDRCACH1_0_DDRCH1_PART5A_I__1P14REXT  (0x00000002U)
#define CSL_CONTROL_CORE_PAD_CONTROL_DDRCACH1_0_DDRCH1_PART5A_I__0P8REXT  (0x00000005U)

#define CSL_CONTROL_CORE_PAD_CONTROL_DDRCACH1_0_DDRCH1_PART5A_SR_MASK  (0x001C0000U)
#define CSL_CONTROL_CORE_PAD_CONTROL_DDRCACH1_0_DDRCH1_PART5A_SR_SHIFT  (18U)
#define CSL_CONTROL_CORE_PAD_CONTROL_DDRCACH1_0_DDRCH1_PART5A_SR_RESETVAL  (0x00000002U)
#define CSL_CONTROL_CORE_PAD_CONTROL_DDRCACH1_0_DDRCH1_PART5A_SR_SLOW  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_CONTROL_DDRCACH1_0_DDRCH1_PART5A_SR_FASTEST  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_CONTROL_DDRCACH1_0_DDRCH1_PART5A_SR_SLOWEST  (0x00000003U)
#define CSL_CONTROL_CORE_PAD_CONTROL_DDRCACH1_0_DDRCH1_PART5A_SR_FAST  (0x00000002U)

#define CSL_CONTROL_CORE_PAD_CONTROL_DDRCACH1_0_DDRCH1_PART5A_WD_MASK  (0x00030000U)
#define CSL_CONTROL_CORE_PAD_CONTROL_DDRCACH1_0_DDRCH1_PART5A_WD_SHIFT  (16U)
#define CSL_CONTROL_CORE_PAD_CONTROL_DDRCACH1_0_DDRCH1_PART5A_WD_RESETVAL  (0x00000002U)
#define CSL_CONTROL_CORE_PAD_CONTROL_DDRCACH1_0_DDRCH1_PART5A_WD_PU  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_CONTROL_DDRCACH1_0_DDRCH1_PART5A_WD_KEEPER  (0x00000003U)
#define CSL_CONTROL_CORE_PAD_CONTROL_DDRCACH1_0_DDRCH1_PART5A_WD_NONE  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_CONTROL_DDRCACH1_0_DDRCH1_PART5A_WD_PD  (0x00000002U)

#define CSL_CONTROL_CORE_PAD_CONTROL_DDRCACH1_0_DDRCH1_PART5B_I_MASK  (0x0000E000U)
#define CSL_CONTROL_CORE_PAD_CONTROL_DDRCACH1_0_DDRCH1_PART5B_I_SHIFT  (13U)
#define CSL_CONTROL_CORE_PAD_CONTROL_DDRCACH1_0_DDRCH1_PART5B_I_RESETVAL  (0x00000002U)
#define CSL_CONTROL_CORE_PAD_CONTROL_DDRCACH1_0_DDRCH1_PART5B_I__0P73REXT  (0x00000006U)
#define CSL_CONTROL_CORE_PAD_CONTROL_DDRCACH1_0_DDRCH1_PART5B_I__0P88REXT  (0x00000004U)
#define CSL_CONTROL_CORE_PAD_CONTROL_DDRCACH1_0_DDRCH1_PART5B_I__1P33REXT  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_CONTROL_DDRCACH1_0_DDRCH1_PART5B_I_REXT  (0x00000003U)
#define CSL_CONTROL_CORE_PAD_CONTROL_DDRCACH1_0_DDRCH1_PART5B_I__1P6REXT  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_CONTROL_DDRCACH1_0_DDRCH1_PART5B_I__0P67REXT  (0x00000007U)
#define CSL_CONTROL_CORE_PAD_CONTROL_DDRCACH1_0_DDRCH1_PART5B_I__1P14REXT  (0x00000002U)
#define CSL_CONTROL_CORE_PAD_CONTROL_DDRCACH1_0_DDRCH1_PART5B_I__0P8REXT  (0x00000005U)

#define CSL_CONTROL_CORE_PAD_CONTROL_DDRCACH1_0_DDRCH1_PART5B_SR_MASK  (0x00001C00U)
#define CSL_CONTROL_CORE_PAD_CONTROL_DDRCACH1_0_DDRCH1_PART5B_SR_SHIFT  (10U)
#define CSL_CONTROL_CORE_PAD_CONTROL_DDRCACH1_0_DDRCH1_PART5B_SR_RESETVAL  (0x00000002U)
#define CSL_CONTROL_CORE_PAD_CONTROL_DDRCACH1_0_DDRCH1_PART5B_SR_SLOW  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_CONTROL_DDRCACH1_0_DDRCH1_PART5B_SR_FASTEST  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_CONTROL_DDRCACH1_0_DDRCH1_PART5B_SR_SLOWEST  (0x00000003U)
#define CSL_CONTROL_CORE_PAD_CONTROL_DDRCACH1_0_DDRCH1_PART5B_SR_FAST  (0x00000002U)

#define CSL_CONTROL_CORE_PAD_CONTROL_DDRCACH1_0_DDRCH1_PART5B_WD_MASK  (0x00000300U)
#define CSL_CONTROL_CORE_PAD_CONTROL_DDRCACH1_0_DDRCH1_PART5B_WD_SHIFT  (8U)
#define CSL_CONTROL_CORE_PAD_CONTROL_DDRCACH1_0_DDRCH1_PART5B_WD_RESETVAL  (0x00000002U)
#define CSL_CONTROL_CORE_PAD_CONTROL_DDRCACH1_0_DDRCH1_PART5B_WD_PU  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_CONTROL_DDRCACH1_0_DDRCH1_PART5B_WD_KEEPER  (0x00000003U)
#define CSL_CONTROL_CORE_PAD_CONTROL_DDRCACH1_0_DDRCH1_PART5B_WD_NONE  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_CONTROL_DDRCACH1_0_DDRCH1_PART5B_WD_PD  (0x00000002U)

#define CSL_CONTROL_CORE_PAD_CONTROL_DDRCACH1_0_DDRCH1_PART6_I_MASK  (0x000000E0U)
#define CSL_CONTROL_CORE_PAD_CONTROL_DDRCACH1_0_DDRCH1_PART6_I_SHIFT  (5U)
#define CSL_CONTROL_CORE_PAD_CONTROL_DDRCACH1_0_DDRCH1_PART6_I_RESETVAL  (0x00000002U)
#define CSL_CONTROL_CORE_PAD_CONTROL_DDRCACH1_0_DDRCH1_PART6_I__0P73REXT  (0x00000006U)
#define CSL_CONTROL_CORE_PAD_CONTROL_DDRCACH1_0_DDRCH1_PART6_I__0P88REXT  (0x00000004U)
#define CSL_CONTROL_CORE_PAD_CONTROL_DDRCACH1_0_DDRCH1_PART6_I__1P33REXT  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_CONTROL_DDRCACH1_0_DDRCH1_PART6_I_REXT  (0x00000003U)
#define CSL_CONTROL_CORE_PAD_CONTROL_DDRCACH1_0_DDRCH1_PART6_I__1P6REXT  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_CONTROL_DDRCACH1_0_DDRCH1_PART6_I__0P67REXT  (0x00000007U)
#define CSL_CONTROL_CORE_PAD_CONTROL_DDRCACH1_0_DDRCH1_PART6_I__1P14REXT  (0x00000002U)
#define CSL_CONTROL_CORE_PAD_CONTROL_DDRCACH1_0_DDRCH1_PART6_I__0P8REXT  (0x00000005U)

#define CSL_CONTROL_CORE_PAD_CONTROL_DDRCACH1_0_DDRCH1_PART6_SR_MASK  (0x0000001CU)
#define CSL_CONTROL_CORE_PAD_CONTROL_DDRCACH1_0_DDRCH1_PART6_SR_SHIFT  (2U)
#define CSL_CONTROL_CORE_PAD_CONTROL_DDRCACH1_0_DDRCH1_PART6_SR_RESETVAL  (0x00000002U)
#define CSL_CONTROL_CORE_PAD_CONTROL_DDRCACH1_0_DDRCH1_PART6_SR_SLOW  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_CONTROL_DDRCACH1_0_DDRCH1_PART6_SR_FASTEST  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_CONTROL_DDRCACH1_0_DDRCH1_PART6_SR_SLOWEST  (0x00000003U)
#define CSL_CONTROL_CORE_PAD_CONTROL_DDRCACH1_0_DDRCH1_PART6_SR_FAST  (0x00000002U)

#define CSL_CONTROL_CORE_PAD_CONTROL_DDRCACH1_0_DDRCH1_PART6_WD_MASK  (0x00000003U)
#define CSL_CONTROL_CORE_PAD_CONTROL_DDRCACH1_0_DDRCH1_PART6_WD_SHIFT  (0U)
#define CSL_CONTROL_CORE_PAD_CONTROL_DDRCACH1_0_DDRCH1_PART6_WD_RESETVAL  (0x00000002U)
#define CSL_CONTROL_CORE_PAD_CONTROL_DDRCACH1_0_DDRCH1_PART6_WD_PU  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_CONTROL_DDRCACH1_0_DDRCH1_PART6_WD_KEEPER  (0x00000003U)
#define CSL_CONTROL_CORE_PAD_CONTROL_DDRCACH1_0_DDRCH1_PART6_WD_NONE  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_CONTROL_DDRCACH1_0_DDRCH1_PART6_WD_PD  (0x00000002U)

#define CSL_CONTROL_CORE_PAD_CONTROL_DDRCACH1_0_RESETVAL        (0x4a4a4a4aU)

/* CONTROL_DDRCACH2_0 */

#define CSL_CONTROL_CORE_PAD_CONTROL_DDRCACH2_0_DDRCH2_PART0_I_MASK  (0xE0000000U)
#define CSL_CONTROL_CORE_PAD_CONTROL_DDRCACH2_0_DDRCH2_PART0_I_SHIFT  (29U)
#define CSL_CONTROL_CORE_PAD_CONTROL_DDRCACH2_0_DDRCH2_PART0_I_RESETVAL  (0x00000002U)
#define CSL_CONTROL_CORE_PAD_CONTROL_DDRCACH2_0_DDRCH2_PART0_I__0P73REXT  (0x00000006U)
#define CSL_CONTROL_CORE_PAD_CONTROL_DDRCACH2_0_DDRCH2_PART0_I__0P88REXT  (0x00000004U)
#define CSL_CONTROL_CORE_PAD_CONTROL_DDRCACH2_0_DDRCH2_PART0_I__1P33REXT  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_CONTROL_DDRCACH2_0_DDRCH2_PART0_I_REXT  (0x00000003U)
#define CSL_CONTROL_CORE_PAD_CONTROL_DDRCACH2_0_DDRCH2_PART0_I__1P6REXT  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_CONTROL_DDRCACH2_0_DDRCH2_PART0_I__0P67REXT  (0x00000007U)
#define CSL_CONTROL_CORE_PAD_CONTROL_DDRCACH2_0_DDRCH2_PART0_I__1P14REXT  (0x00000002U)
#define CSL_CONTROL_CORE_PAD_CONTROL_DDRCACH2_0_DDRCH2_PART0_I__0P8REXT  (0x00000005U)

#define CSL_CONTROL_CORE_PAD_CONTROL_DDRCACH2_0_DDRCH2_PART0_SR_MASK  (0x1C000000U)
#define CSL_CONTROL_CORE_PAD_CONTROL_DDRCACH2_0_DDRCH2_PART0_SR_SHIFT  (26U)
#define CSL_CONTROL_CORE_PAD_CONTROL_DDRCACH2_0_DDRCH2_PART0_SR_RESETVAL  (0x00000002U)
#define CSL_CONTROL_CORE_PAD_CONTROL_DDRCACH2_0_DDRCH2_PART0_SR_SLOW  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_CONTROL_DDRCACH2_0_DDRCH2_PART0_SR_FASTEST  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_CONTROL_DDRCACH2_0_DDRCH2_PART0_SR_SLOWEST  (0x00000003U)
#define CSL_CONTROL_CORE_PAD_CONTROL_DDRCACH2_0_DDRCH2_PART0_SR_FAST  (0x00000002U)

#define CSL_CONTROL_CORE_PAD_CONTROL_DDRCACH2_0_DDRCH2_PART0_WD_MASK  (0x03000000U)
#define CSL_CONTROL_CORE_PAD_CONTROL_DDRCACH2_0_DDRCH2_PART0_WD_SHIFT  (24U)
#define CSL_CONTROL_CORE_PAD_CONTROL_DDRCACH2_0_DDRCH2_PART0_WD_RESETVAL  (0x00000002U)
#define CSL_CONTROL_CORE_PAD_CONTROL_DDRCACH2_0_DDRCH2_PART0_WD_PU  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_CONTROL_DDRCACH2_0_DDRCH2_PART0_WD_KEEPER  (0x00000003U)
#define CSL_CONTROL_CORE_PAD_CONTROL_DDRCACH2_0_DDRCH2_PART0_WD_NONE  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_CONTROL_DDRCACH2_0_DDRCH2_PART0_WD_PD  (0x00000002U)

#define CSL_CONTROL_CORE_PAD_CONTROL_DDRCACH2_0_DDRCH2_PART5A_I_MASK  (0x00E00000U)
#define CSL_CONTROL_CORE_PAD_CONTROL_DDRCACH2_0_DDRCH2_PART5A_I_SHIFT  (21U)
#define CSL_CONTROL_CORE_PAD_CONTROL_DDRCACH2_0_DDRCH2_PART5A_I_RESETVAL  (0x00000002U)
#define CSL_CONTROL_CORE_PAD_CONTROL_DDRCACH2_0_DDRCH2_PART5A_I__0P73REXT  (0x00000006U)
#define CSL_CONTROL_CORE_PAD_CONTROL_DDRCACH2_0_DDRCH2_PART5A_I__0P88REXT  (0x00000004U)
#define CSL_CONTROL_CORE_PAD_CONTROL_DDRCACH2_0_DDRCH2_PART5A_I__1P33REXT  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_CONTROL_DDRCACH2_0_DDRCH2_PART5A_I_REXT  (0x00000003U)
#define CSL_CONTROL_CORE_PAD_CONTROL_DDRCACH2_0_DDRCH2_PART5A_I__1P6REXT  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_CONTROL_DDRCACH2_0_DDRCH2_PART5A_I__0P67REXT  (0x00000007U)
#define CSL_CONTROL_CORE_PAD_CONTROL_DDRCACH2_0_DDRCH2_PART5A_I__1P14REXT  (0x00000002U)
#define CSL_CONTROL_CORE_PAD_CONTROL_DDRCACH2_0_DDRCH2_PART5A_I__0P8REXT  (0x00000005U)

#define CSL_CONTROL_CORE_PAD_CONTROL_DDRCACH2_0_DDRCH2_PART5A_SR_MASK  (0x001C0000U)
#define CSL_CONTROL_CORE_PAD_CONTROL_DDRCACH2_0_DDRCH2_PART5A_SR_SHIFT  (18U)
#define CSL_CONTROL_CORE_PAD_CONTROL_DDRCACH2_0_DDRCH2_PART5A_SR_RESETVAL  (0x00000002U)
#define CSL_CONTROL_CORE_PAD_CONTROL_DDRCACH2_0_DDRCH2_PART5A_SR_SLOW  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_CONTROL_DDRCACH2_0_DDRCH2_PART5A_SR_FASTEST  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_CONTROL_DDRCACH2_0_DDRCH2_PART5A_SR_SLOWEST  (0x00000003U)
#define CSL_CONTROL_CORE_PAD_CONTROL_DDRCACH2_0_DDRCH2_PART5A_SR_FAST  (0x00000002U)

#define CSL_CONTROL_CORE_PAD_CONTROL_DDRCACH2_0_DDRCH2_PART5A_WD_MASK  (0x00030000U)
#define CSL_CONTROL_CORE_PAD_CONTROL_DDRCACH2_0_DDRCH2_PART5A_WD_SHIFT  (16U)
#define CSL_CONTROL_CORE_PAD_CONTROL_DDRCACH2_0_DDRCH2_PART5A_WD_RESETVAL  (0x00000002U)
#define CSL_CONTROL_CORE_PAD_CONTROL_DDRCACH2_0_DDRCH2_PART5A_WD_PU  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_CONTROL_DDRCACH2_0_DDRCH2_PART5A_WD_KEEPER  (0x00000003U)
#define CSL_CONTROL_CORE_PAD_CONTROL_DDRCACH2_0_DDRCH2_PART5A_WD_NONE  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_CONTROL_DDRCACH2_0_DDRCH2_PART5A_WD_PD  (0x00000002U)

#define CSL_CONTROL_CORE_PAD_CONTROL_DDRCACH2_0_DDRCH2_PART5B_I_MASK  (0x0000E000U)
#define CSL_CONTROL_CORE_PAD_CONTROL_DDRCACH2_0_DDRCH2_PART5B_I_SHIFT  (13U)
#define CSL_CONTROL_CORE_PAD_CONTROL_DDRCACH2_0_DDRCH2_PART5B_I_RESETVAL  (0x00000002U)
#define CSL_CONTROL_CORE_PAD_CONTROL_DDRCACH2_0_DDRCH2_PART5B_I__0P73REXT  (0x00000006U)
#define CSL_CONTROL_CORE_PAD_CONTROL_DDRCACH2_0_DDRCH2_PART5B_I__0P88REXT  (0x00000004U)
#define CSL_CONTROL_CORE_PAD_CONTROL_DDRCACH2_0_DDRCH2_PART5B_I__1P33REXT  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_CONTROL_DDRCACH2_0_DDRCH2_PART5B_I_REXT  (0x00000003U)
#define CSL_CONTROL_CORE_PAD_CONTROL_DDRCACH2_0_DDRCH2_PART5B_I__1P6REXT  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_CONTROL_DDRCACH2_0_DDRCH2_PART5B_I__0P67REXT  (0x00000007U)
#define CSL_CONTROL_CORE_PAD_CONTROL_DDRCACH2_0_DDRCH2_PART5B_I__1P14REXT  (0x00000002U)
#define CSL_CONTROL_CORE_PAD_CONTROL_DDRCACH2_0_DDRCH2_PART5B_I__0P8REXT  (0x00000005U)

#define CSL_CONTROL_CORE_PAD_CONTROL_DDRCACH2_0_DDRCH2_PART5B_SR_MASK  (0x00001C00U)
#define CSL_CONTROL_CORE_PAD_CONTROL_DDRCACH2_0_DDRCH2_PART5B_SR_SHIFT  (10U)
#define CSL_CONTROL_CORE_PAD_CONTROL_DDRCACH2_0_DDRCH2_PART5B_SR_RESETVAL  (0x00000002U)
#define CSL_CONTROL_CORE_PAD_CONTROL_DDRCACH2_0_DDRCH2_PART5B_SR_SLOW  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_CONTROL_DDRCACH2_0_DDRCH2_PART5B_SR_FASTEST  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_CONTROL_DDRCACH2_0_DDRCH2_PART5B_SR_SLOWEST  (0x00000003U)
#define CSL_CONTROL_CORE_PAD_CONTROL_DDRCACH2_0_DDRCH2_PART5B_SR_FAST  (0x00000002U)

#define CSL_CONTROL_CORE_PAD_CONTROL_DDRCACH2_0_DDRCH2_PART5B_WD_MASK  (0x00000300U)
#define CSL_CONTROL_CORE_PAD_CONTROL_DDRCACH2_0_DDRCH2_PART5B_WD_SHIFT  (8U)
#define CSL_CONTROL_CORE_PAD_CONTROL_DDRCACH2_0_DDRCH2_PART5B_WD_RESETVAL  (0x00000002U)
#define CSL_CONTROL_CORE_PAD_CONTROL_DDRCACH2_0_DDRCH2_PART5B_WD_PU  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_CONTROL_DDRCACH2_0_DDRCH2_PART5B_WD_KEEPER  (0x00000003U)
#define CSL_CONTROL_CORE_PAD_CONTROL_DDRCACH2_0_DDRCH2_PART5B_WD_NONE  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_CONTROL_DDRCACH2_0_DDRCH2_PART5B_WD_PD  (0x00000002U)

#define CSL_CONTROL_CORE_PAD_CONTROL_DDRCACH2_0_DDRCH2_PART6_I_MASK  (0x000000E0U)
#define CSL_CONTROL_CORE_PAD_CONTROL_DDRCACH2_0_DDRCH2_PART6_I_SHIFT  (5U)
#define CSL_CONTROL_CORE_PAD_CONTROL_DDRCACH2_0_DDRCH2_PART6_I_RESETVAL  (0x00000002U)
#define CSL_CONTROL_CORE_PAD_CONTROL_DDRCACH2_0_DDRCH2_PART6_I__0P73REXT  (0x00000006U)
#define CSL_CONTROL_CORE_PAD_CONTROL_DDRCACH2_0_DDRCH2_PART6_I__0P88REXT  (0x00000004U)
#define CSL_CONTROL_CORE_PAD_CONTROL_DDRCACH2_0_DDRCH2_PART6_I__1P33REXT  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_CONTROL_DDRCACH2_0_DDRCH2_PART6_I_REXT  (0x00000003U)
#define CSL_CONTROL_CORE_PAD_CONTROL_DDRCACH2_0_DDRCH2_PART6_I__1P6REXT  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_CONTROL_DDRCACH2_0_DDRCH2_PART6_I__0P67REXT  (0x00000007U)
#define CSL_CONTROL_CORE_PAD_CONTROL_DDRCACH2_0_DDRCH2_PART6_I__1P14REXT  (0x00000002U)
#define CSL_CONTROL_CORE_PAD_CONTROL_DDRCACH2_0_DDRCH2_PART6_I__0P8REXT  (0x00000005U)

#define CSL_CONTROL_CORE_PAD_CONTROL_DDRCACH2_0_DDRCH2_PART6_SR_MASK  (0x0000001CU)
#define CSL_CONTROL_CORE_PAD_CONTROL_DDRCACH2_0_DDRCH2_PART6_SR_SHIFT  (2U)
#define CSL_CONTROL_CORE_PAD_CONTROL_DDRCACH2_0_DDRCH2_PART6_SR_RESETVAL  (0x00000002U)
#define CSL_CONTROL_CORE_PAD_CONTROL_DDRCACH2_0_DDRCH2_PART6_SR_SLOW  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_CONTROL_DDRCACH2_0_DDRCH2_PART6_SR_FASTEST  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_CONTROL_DDRCACH2_0_DDRCH2_PART6_SR_SLOWEST  (0x00000003U)
#define CSL_CONTROL_CORE_PAD_CONTROL_DDRCACH2_0_DDRCH2_PART6_SR_FAST  (0x00000002U)

#define CSL_CONTROL_CORE_PAD_CONTROL_DDRCACH2_0_DDRCH2_PART6_WD_MASK  (0x00000003U)
#define CSL_CONTROL_CORE_PAD_CONTROL_DDRCACH2_0_DDRCH2_PART6_WD_SHIFT  (0U)
#define CSL_CONTROL_CORE_PAD_CONTROL_DDRCACH2_0_DDRCH2_PART6_WD_RESETVAL  (0x00000002U)
#define CSL_CONTROL_CORE_PAD_CONTROL_DDRCACH2_0_DDRCH2_PART6_WD_PU  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_CONTROL_DDRCACH2_0_DDRCH2_PART6_WD_KEEPER  (0x00000003U)
#define CSL_CONTROL_CORE_PAD_CONTROL_DDRCACH2_0_DDRCH2_PART6_WD_NONE  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_CONTROL_DDRCACH2_0_DDRCH2_PART6_WD_PD  (0x00000002U)

#define CSL_CONTROL_CORE_PAD_CONTROL_DDRCACH2_0_RESETVAL        (0x4a4a4a4aU)

/* CONTROL_DDRCH1_0 */

#define CSL_CONTROL_CORE_PAD_CONTROL_DDRCH1_0_DDRCH1_PART1A_I_MASK  (0xE0000000U)
#define CSL_CONTROL_CORE_PAD_CONTROL_DDRCH1_0_DDRCH1_PART1A_I_SHIFT  (29U)
#define CSL_CONTROL_CORE_PAD_CONTROL_DDRCH1_0_DDRCH1_PART1A_I_RESETVAL  (0x00000002U)
#define CSL_CONTROL_CORE_PAD_CONTROL_DDRCH1_0_DDRCH1_PART1A_I__0P73REXT  (0x00000006U)
#define CSL_CONTROL_CORE_PAD_CONTROL_DDRCH1_0_DDRCH1_PART1A_I__0P88REXT  (0x00000004U)
#define CSL_CONTROL_CORE_PAD_CONTROL_DDRCH1_0_DDRCH1_PART1A_I__1P33REXT  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_CONTROL_DDRCH1_0_DDRCH1_PART1A_I_REXT  (0x00000003U)
#define CSL_CONTROL_CORE_PAD_CONTROL_DDRCH1_0_DDRCH1_PART1A_I__1P6REXT  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_CONTROL_DDRCH1_0_DDRCH1_PART1A_I__0P67REXT  (0x00000007U)
#define CSL_CONTROL_CORE_PAD_CONTROL_DDRCH1_0_DDRCH1_PART1A_I__1P14REXT  (0x00000002U)
#define CSL_CONTROL_CORE_PAD_CONTROL_DDRCH1_0_DDRCH1_PART1A_I__0P8REXT  (0x00000005U)

#define CSL_CONTROL_CORE_PAD_CONTROL_DDRCH1_0_DDRCH1_PART1A_SR_MASK  (0x1C000000U)
#define CSL_CONTROL_CORE_PAD_CONTROL_DDRCH1_0_DDRCH1_PART1A_SR_SHIFT  (26U)
#define CSL_CONTROL_CORE_PAD_CONTROL_DDRCH1_0_DDRCH1_PART1A_SR_RESETVAL  (0x00000002U)
#define CSL_CONTROL_CORE_PAD_CONTROL_DDRCH1_0_DDRCH1_PART1A_SR_SLOW  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_CONTROL_DDRCH1_0_DDRCH1_PART1A_SR_FASTEST  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_CONTROL_DDRCH1_0_DDRCH1_PART1A_SR_SLOWEST  (0x00000003U)
#define CSL_CONTROL_CORE_PAD_CONTROL_DDRCH1_0_DDRCH1_PART1A_SR_FAST  (0x00000002U)

#define CSL_CONTROL_CORE_PAD_CONTROL_DDRCH1_0_DDRCH1_PART1A_WD_MASK  (0x03000000U)
#define CSL_CONTROL_CORE_PAD_CONTROL_DDRCH1_0_DDRCH1_PART1A_WD_SHIFT  (24U)
#define CSL_CONTROL_CORE_PAD_CONTROL_DDRCH1_0_DDRCH1_PART1A_WD_RESETVAL  (0x00000002U)
#define CSL_CONTROL_CORE_PAD_CONTROL_DDRCH1_0_DDRCH1_PART1A_WD_PU  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_CONTROL_DDRCH1_0_DDRCH1_PART1A_WD_KEEPER  (0x00000003U)
#define CSL_CONTROL_CORE_PAD_CONTROL_DDRCH1_0_DDRCH1_PART1A_WD_NONE  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_CONTROL_DDRCH1_0_DDRCH1_PART1A_WD_PD  (0x00000002U)

#define CSL_CONTROL_CORE_PAD_CONTROL_DDRCH1_0_DDRCH1_PART1B_I_MASK  (0x00E00000U)
#define CSL_CONTROL_CORE_PAD_CONTROL_DDRCH1_0_DDRCH1_PART1B_I_SHIFT  (21U)
#define CSL_CONTROL_CORE_PAD_CONTROL_DDRCH1_0_DDRCH1_PART1B_I_RESETVAL  (0x00000002U)
#define CSL_CONTROL_CORE_PAD_CONTROL_DDRCH1_0_DDRCH1_PART1B_I__0P73REXT  (0x00000006U)
#define CSL_CONTROL_CORE_PAD_CONTROL_DDRCH1_0_DDRCH1_PART1B_I__0P88REXT  (0x00000004U)
#define CSL_CONTROL_CORE_PAD_CONTROL_DDRCH1_0_DDRCH1_PART1B_I__1P33REXT  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_CONTROL_DDRCH1_0_DDRCH1_PART1B_I_REXT  (0x00000003U)
#define CSL_CONTROL_CORE_PAD_CONTROL_DDRCH1_0_DDRCH1_PART1B_I__1P6REXT  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_CONTROL_DDRCH1_0_DDRCH1_PART1B_I__0P67REXT  (0x00000007U)
#define CSL_CONTROL_CORE_PAD_CONTROL_DDRCH1_0_DDRCH1_PART1B_I__1P14REXT  (0x00000002U)
#define CSL_CONTROL_CORE_PAD_CONTROL_DDRCH1_0_DDRCH1_PART1B_I__0P8REXT  (0x00000005U)

#define CSL_CONTROL_CORE_PAD_CONTROL_DDRCH1_0_DDRCH1_PART1B_SR_MASK  (0x001C0000U)
#define CSL_CONTROL_CORE_PAD_CONTROL_DDRCH1_0_DDRCH1_PART1B_SR_SHIFT  (18U)
#define CSL_CONTROL_CORE_PAD_CONTROL_DDRCH1_0_DDRCH1_PART1B_SR_RESETVAL  (0x00000002U)
#define CSL_CONTROL_CORE_PAD_CONTROL_DDRCH1_0_DDRCH1_PART1B_SR_SLOW  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_CONTROL_DDRCH1_0_DDRCH1_PART1B_SR_FASTEST  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_CONTROL_DDRCH1_0_DDRCH1_PART1B_SR_SLOWEST  (0x00000003U)
#define CSL_CONTROL_CORE_PAD_CONTROL_DDRCH1_0_DDRCH1_PART1B_SR_FAST  (0x00000002U)

#define CSL_CONTROL_CORE_PAD_CONTROL_DDRCH1_0_DDRCH1_PART1B_WD_MASK  (0x00030000U)
#define CSL_CONTROL_CORE_PAD_CONTROL_DDRCH1_0_DDRCH1_PART1B_WD_SHIFT  (16U)
#define CSL_CONTROL_CORE_PAD_CONTROL_DDRCH1_0_DDRCH1_PART1B_WD_RESETVAL  (0x00000002U)
#define CSL_CONTROL_CORE_PAD_CONTROL_DDRCH1_0_DDRCH1_PART1B_WD_PU  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_CONTROL_DDRCH1_0_DDRCH1_PART1B_WD_KEEPER  (0x00000003U)
#define CSL_CONTROL_CORE_PAD_CONTROL_DDRCH1_0_DDRCH1_PART1B_WD_NONE  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_CONTROL_DDRCH1_0_DDRCH1_PART1B_WD_PD  (0x00000002U)

#define CSL_CONTROL_CORE_PAD_CONTROL_DDRCH1_0_DDRCH1_PART2A_I_MASK  (0x0000E000U)
#define CSL_CONTROL_CORE_PAD_CONTROL_DDRCH1_0_DDRCH1_PART2A_I_SHIFT  (13U)
#define CSL_CONTROL_CORE_PAD_CONTROL_DDRCH1_0_DDRCH1_PART2A_I_RESETVAL  (0x00000002U)
#define CSL_CONTROL_CORE_PAD_CONTROL_DDRCH1_0_DDRCH1_PART2A_I__0P73REXT  (0x00000006U)
#define CSL_CONTROL_CORE_PAD_CONTROL_DDRCH1_0_DDRCH1_PART2A_I__0P88REXT  (0x00000004U)
#define CSL_CONTROL_CORE_PAD_CONTROL_DDRCH1_0_DDRCH1_PART2A_I__1P33REXT  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_CONTROL_DDRCH1_0_DDRCH1_PART2A_I_REXT  (0x00000003U)
#define CSL_CONTROL_CORE_PAD_CONTROL_DDRCH1_0_DDRCH1_PART2A_I__1P6REXT  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_CONTROL_DDRCH1_0_DDRCH1_PART2A_I__0P67REXT  (0x00000007U)
#define CSL_CONTROL_CORE_PAD_CONTROL_DDRCH1_0_DDRCH1_PART2A_I__1P14REXT  (0x00000002U)
#define CSL_CONTROL_CORE_PAD_CONTROL_DDRCH1_0_DDRCH1_PART2A_I__0P8REXT  (0x00000005U)

#define CSL_CONTROL_CORE_PAD_CONTROL_DDRCH1_0_DDRCH1_PART2A_SR_MASK  (0x00001C00U)
#define CSL_CONTROL_CORE_PAD_CONTROL_DDRCH1_0_DDRCH1_PART2A_SR_SHIFT  (10U)
#define CSL_CONTROL_CORE_PAD_CONTROL_DDRCH1_0_DDRCH1_PART2A_SR_RESETVAL  (0x00000002U)
#define CSL_CONTROL_CORE_PAD_CONTROL_DDRCH1_0_DDRCH1_PART2A_SR_SLOW  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_CONTROL_DDRCH1_0_DDRCH1_PART2A_SR_FASTEST  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_CONTROL_DDRCH1_0_DDRCH1_PART2A_SR_SLOWEST  (0x00000003U)
#define CSL_CONTROL_CORE_PAD_CONTROL_DDRCH1_0_DDRCH1_PART2A_SR_FAST  (0x00000002U)

#define CSL_CONTROL_CORE_PAD_CONTROL_DDRCH1_0_DDRCH1_PART2A_WD_MASK  (0x00000300U)
#define CSL_CONTROL_CORE_PAD_CONTROL_DDRCH1_0_DDRCH1_PART2A_WD_SHIFT  (8U)
#define CSL_CONTROL_CORE_PAD_CONTROL_DDRCH1_0_DDRCH1_PART2A_WD_RESETVAL  (0x00000002U)
#define CSL_CONTROL_CORE_PAD_CONTROL_DDRCH1_0_DDRCH1_PART2A_WD_PU  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_CONTROL_DDRCH1_0_DDRCH1_PART2A_WD_KEEPER  (0x00000003U)
#define CSL_CONTROL_CORE_PAD_CONTROL_DDRCH1_0_DDRCH1_PART2A_WD_NONE  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_CONTROL_DDRCH1_0_DDRCH1_PART2A_WD_PD  (0x00000002U)

#define CSL_CONTROL_CORE_PAD_CONTROL_DDRCH1_0_DDRCH1_PART2B_I_MASK  (0x000000E0U)
#define CSL_CONTROL_CORE_PAD_CONTROL_DDRCH1_0_DDRCH1_PART2B_I_SHIFT  (5U)
#define CSL_CONTROL_CORE_PAD_CONTROL_DDRCH1_0_DDRCH1_PART2B_I_RESETVAL  (0x00000002U)
#define CSL_CONTROL_CORE_PAD_CONTROL_DDRCH1_0_DDRCH1_PART2B_I__0P73REXT  (0x00000006U)
#define CSL_CONTROL_CORE_PAD_CONTROL_DDRCH1_0_DDRCH1_PART2B_I__0P88REXT  (0x00000004U)
#define CSL_CONTROL_CORE_PAD_CONTROL_DDRCH1_0_DDRCH1_PART2B_I__1P33REXT  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_CONTROL_DDRCH1_0_DDRCH1_PART2B_I_REXT  (0x00000003U)
#define CSL_CONTROL_CORE_PAD_CONTROL_DDRCH1_0_DDRCH1_PART2B_I__1P6REXT  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_CONTROL_DDRCH1_0_DDRCH1_PART2B_I__0P67REXT  (0x00000007U)
#define CSL_CONTROL_CORE_PAD_CONTROL_DDRCH1_0_DDRCH1_PART2B_I__1P14REXT  (0x00000002U)
#define CSL_CONTROL_CORE_PAD_CONTROL_DDRCH1_0_DDRCH1_PART2B_I__0P8REXT  (0x00000005U)

#define CSL_CONTROL_CORE_PAD_CONTROL_DDRCH1_0_DDRCH1_PART2B_SR_MASK  (0x0000001CU)
#define CSL_CONTROL_CORE_PAD_CONTROL_DDRCH1_0_DDRCH1_PART2B_SR_SHIFT  (2U)
#define CSL_CONTROL_CORE_PAD_CONTROL_DDRCH1_0_DDRCH1_PART2B_SR_RESETVAL  (0x00000002U)
#define CSL_CONTROL_CORE_PAD_CONTROL_DDRCH1_0_DDRCH1_PART2B_SR_SLOW  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_CONTROL_DDRCH1_0_DDRCH1_PART2B_SR_FASTEST  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_CONTROL_DDRCH1_0_DDRCH1_PART2B_SR_SLOWEST  (0x00000003U)
#define CSL_CONTROL_CORE_PAD_CONTROL_DDRCH1_0_DDRCH1_PART2B_SR_FAST  (0x00000002U)

#define CSL_CONTROL_CORE_PAD_CONTROL_DDRCH1_0_DDRCH1_PART2B_WD_MASK  (0x00000003U)
#define CSL_CONTROL_CORE_PAD_CONTROL_DDRCH1_0_DDRCH1_PART2B_WD_SHIFT  (0U)
#define CSL_CONTROL_CORE_PAD_CONTROL_DDRCH1_0_DDRCH1_PART2B_WD_RESETVAL  (0x00000002U)
#define CSL_CONTROL_CORE_PAD_CONTROL_DDRCH1_0_DDRCH1_PART2B_WD_PU  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_CONTROL_DDRCH1_0_DDRCH1_PART2B_WD_KEEPER  (0x00000003U)
#define CSL_CONTROL_CORE_PAD_CONTROL_DDRCH1_0_DDRCH1_PART2B_WD_NONE  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_CONTROL_DDRCH1_0_DDRCH1_PART2B_WD_PD  (0x00000002U)

#define CSL_CONTROL_CORE_PAD_CONTROL_DDRCH1_0_RESETVAL          (0x4a4a4a4aU)

/* CONTROL_DDRCH1_1 */

#define CSL_CONTROL_CORE_PAD_CONTROL_DDRCH1_1_DDRCH1_PART3A_I_MASK  (0xE0000000U)
#define CSL_CONTROL_CORE_PAD_CONTROL_DDRCH1_1_DDRCH1_PART3A_I_SHIFT  (29U)
#define CSL_CONTROL_CORE_PAD_CONTROL_DDRCH1_1_DDRCH1_PART3A_I_RESETVAL  (0x00000002U)
#define CSL_CONTROL_CORE_PAD_CONTROL_DDRCH1_1_DDRCH1_PART3A_I__0P73REXT  (0x00000006U)
#define CSL_CONTROL_CORE_PAD_CONTROL_DDRCH1_1_DDRCH1_PART3A_I__0P88REXT  (0x00000004U)
#define CSL_CONTROL_CORE_PAD_CONTROL_DDRCH1_1_DDRCH1_PART3A_I__1P33REXT  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_CONTROL_DDRCH1_1_DDRCH1_PART3A_I_REXT  (0x00000003U)
#define CSL_CONTROL_CORE_PAD_CONTROL_DDRCH1_1_DDRCH1_PART3A_I__1P6REXT  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_CONTROL_DDRCH1_1_DDRCH1_PART3A_I__0P67REXT  (0x00000007U)
#define CSL_CONTROL_CORE_PAD_CONTROL_DDRCH1_1_DDRCH1_PART3A_I__1P14REXT  (0x00000002U)
#define CSL_CONTROL_CORE_PAD_CONTROL_DDRCH1_1_DDRCH1_PART3A_I__0P8REXT  (0x00000005U)

#define CSL_CONTROL_CORE_PAD_CONTROL_DDRCH1_1_DDRCH1_PART3A_SR_MASK  (0x1C000000U)
#define CSL_CONTROL_CORE_PAD_CONTROL_DDRCH1_1_DDRCH1_PART3A_SR_SHIFT  (26U)
#define CSL_CONTROL_CORE_PAD_CONTROL_DDRCH1_1_DDRCH1_PART3A_SR_RESETVAL  (0x00000002U)
#define CSL_CONTROL_CORE_PAD_CONTROL_DDRCH1_1_DDRCH1_PART3A_SR_SLOW  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_CONTROL_DDRCH1_1_DDRCH1_PART3A_SR_FASTEST  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_CONTROL_DDRCH1_1_DDRCH1_PART3A_SR_SLOWEST  (0x00000003U)
#define CSL_CONTROL_CORE_PAD_CONTROL_DDRCH1_1_DDRCH1_PART3A_SR_FAST  (0x00000002U)

#define CSL_CONTROL_CORE_PAD_CONTROL_DDRCH1_1_DDRCH1_PART3A_WD_MASK  (0x03000000U)
#define CSL_CONTROL_CORE_PAD_CONTROL_DDRCH1_1_DDRCH1_PART3A_WD_SHIFT  (24U)
#define CSL_CONTROL_CORE_PAD_CONTROL_DDRCH1_1_DDRCH1_PART3A_WD_RESETVAL  (0x00000002U)
#define CSL_CONTROL_CORE_PAD_CONTROL_DDRCH1_1_DDRCH1_PART3A_WD_PU  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_CONTROL_DDRCH1_1_DDRCH1_PART3A_WD_KEEPER  (0x00000003U)
#define CSL_CONTROL_CORE_PAD_CONTROL_DDRCH1_1_DDRCH1_PART3A_WD_NONE  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_CONTROL_DDRCH1_1_DDRCH1_PART3A_WD_PD  (0x00000002U)

#define CSL_CONTROL_CORE_PAD_CONTROL_DDRCH1_1_DDRCH1_PART3B_I_MASK  (0x00E00000U)
#define CSL_CONTROL_CORE_PAD_CONTROL_DDRCH1_1_DDRCH1_PART3B_I_SHIFT  (21U)
#define CSL_CONTROL_CORE_PAD_CONTROL_DDRCH1_1_DDRCH1_PART3B_I_RESETVAL  (0x00000002U)
#define CSL_CONTROL_CORE_PAD_CONTROL_DDRCH1_1_DDRCH1_PART3B_I__0P73REXT  (0x00000006U)
#define CSL_CONTROL_CORE_PAD_CONTROL_DDRCH1_1_DDRCH1_PART3B_I__0P88REXT  (0x00000004U)
#define CSL_CONTROL_CORE_PAD_CONTROL_DDRCH1_1_DDRCH1_PART3B_I__1P33REXT  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_CONTROL_DDRCH1_1_DDRCH1_PART3B_I_REXT  (0x00000003U)
#define CSL_CONTROL_CORE_PAD_CONTROL_DDRCH1_1_DDRCH1_PART3B_I__1P6REXT  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_CONTROL_DDRCH1_1_DDRCH1_PART3B_I__0P67REXT  (0x00000007U)
#define CSL_CONTROL_CORE_PAD_CONTROL_DDRCH1_1_DDRCH1_PART3B_I__1P14REXT  (0x00000002U)
#define CSL_CONTROL_CORE_PAD_CONTROL_DDRCH1_1_DDRCH1_PART3B_I__0P8REXT  (0x00000005U)

#define CSL_CONTROL_CORE_PAD_CONTROL_DDRCH1_1_DDRCH1_PART3B_SR_MASK  (0x001C0000U)
#define CSL_CONTROL_CORE_PAD_CONTROL_DDRCH1_1_DDRCH1_PART3B_SR_SHIFT  (18U)
#define CSL_CONTROL_CORE_PAD_CONTROL_DDRCH1_1_DDRCH1_PART3B_SR_RESETVAL  (0x00000002U)
#define CSL_CONTROL_CORE_PAD_CONTROL_DDRCH1_1_DDRCH1_PART3B_SR_SLOW  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_CONTROL_DDRCH1_1_DDRCH1_PART3B_SR_FASTEST  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_CONTROL_DDRCH1_1_DDRCH1_PART3B_SR_SLOWEST  (0x00000003U)
#define CSL_CONTROL_CORE_PAD_CONTROL_DDRCH1_1_DDRCH1_PART3B_SR_FAST  (0x00000002U)

#define CSL_CONTROL_CORE_PAD_CONTROL_DDRCH1_1_DDRCH1_PART3B_WD_MASK  (0x00030000U)
#define CSL_CONTROL_CORE_PAD_CONTROL_DDRCH1_1_DDRCH1_PART3B_WD_SHIFT  (16U)
#define CSL_CONTROL_CORE_PAD_CONTROL_DDRCH1_1_DDRCH1_PART3B_WD_RESETVAL  (0x00000002U)
#define CSL_CONTROL_CORE_PAD_CONTROL_DDRCH1_1_DDRCH1_PART3B_WD_PU  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_CONTROL_DDRCH1_1_DDRCH1_PART3B_WD_KEEPER  (0x00000003U)
#define CSL_CONTROL_CORE_PAD_CONTROL_DDRCH1_1_DDRCH1_PART3B_WD_NONE  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_CONTROL_DDRCH1_1_DDRCH1_PART3B_WD_PD  (0x00000002U)

#define CSL_CONTROL_CORE_PAD_CONTROL_DDRCH1_1_DDRCH1_PART4A_I_MASK  (0x0000E000U)
#define CSL_CONTROL_CORE_PAD_CONTROL_DDRCH1_1_DDRCH1_PART4A_I_SHIFT  (13U)
#define CSL_CONTROL_CORE_PAD_CONTROL_DDRCH1_1_DDRCH1_PART4A_I_RESETVAL  (0x00000002U)
#define CSL_CONTROL_CORE_PAD_CONTROL_DDRCH1_1_DDRCH1_PART4A_I__0P73REXT  (0x00000006U)
#define CSL_CONTROL_CORE_PAD_CONTROL_DDRCH1_1_DDRCH1_PART4A_I__0P88REXT  (0x00000004U)
#define CSL_CONTROL_CORE_PAD_CONTROL_DDRCH1_1_DDRCH1_PART4A_I__1P33REXT  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_CONTROL_DDRCH1_1_DDRCH1_PART4A_I_REXT  (0x00000003U)
#define CSL_CONTROL_CORE_PAD_CONTROL_DDRCH1_1_DDRCH1_PART4A_I__1P6REXT  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_CONTROL_DDRCH1_1_DDRCH1_PART4A_I__0P67REXT  (0x00000007U)
#define CSL_CONTROL_CORE_PAD_CONTROL_DDRCH1_1_DDRCH1_PART4A_I__1P14REXT  (0x00000002U)
#define CSL_CONTROL_CORE_PAD_CONTROL_DDRCH1_1_DDRCH1_PART4A_I__0P8REXT  (0x00000005U)

#define CSL_CONTROL_CORE_PAD_CONTROL_DDRCH1_1_DDRCH1_PART4A_SR_MASK  (0x00001C00U)
#define CSL_CONTROL_CORE_PAD_CONTROL_DDRCH1_1_DDRCH1_PART4A_SR_SHIFT  (10U)
#define CSL_CONTROL_CORE_PAD_CONTROL_DDRCH1_1_DDRCH1_PART4A_SR_RESETVAL  (0x00000002U)
#define CSL_CONTROL_CORE_PAD_CONTROL_DDRCH1_1_DDRCH1_PART4A_SR_SLOW  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_CONTROL_DDRCH1_1_DDRCH1_PART4A_SR_FASTEST  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_CONTROL_DDRCH1_1_DDRCH1_PART4A_SR_SLOWEST  (0x00000003U)
#define CSL_CONTROL_CORE_PAD_CONTROL_DDRCH1_1_DDRCH1_PART4A_SR_FAST  (0x00000002U)

#define CSL_CONTROL_CORE_PAD_CONTROL_DDRCH1_1_DDRCH1_PART4A_WD_MASK  (0x00000300U)
#define CSL_CONTROL_CORE_PAD_CONTROL_DDRCH1_1_DDRCH1_PART4A_WD_SHIFT  (8U)
#define CSL_CONTROL_CORE_PAD_CONTROL_DDRCH1_1_DDRCH1_PART4A_WD_RESETVAL  (0x00000002U)
#define CSL_CONTROL_CORE_PAD_CONTROL_DDRCH1_1_DDRCH1_PART4A_WD_PU  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_CONTROL_DDRCH1_1_DDRCH1_PART4A_WD_KEEPER  (0x00000003U)
#define CSL_CONTROL_CORE_PAD_CONTROL_DDRCH1_1_DDRCH1_PART4A_WD_NONE  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_CONTROL_DDRCH1_1_DDRCH1_PART4A_WD_PD  (0x00000002U)

#define CSL_CONTROL_CORE_PAD_CONTROL_DDRCH1_1_DDRCH1_PART4B_I_MASK  (0x000000E0U)
#define CSL_CONTROL_CORE_PAD_CONTROL_DDRCH1_1_DDRCH1_PART4B_I_SHIFT  (5U)
#define CSL_CONTROL_CORE_PAD_CONTROL_DDRCH1_1_DDRCH1_PART4B_I_RESETVAL  (0x00000002U)
#define CSL_CONTROL_CORE_PAD_CONTROL_DDRCH1_1_DDRCH1_PART4B_I__0P73REXT  (0x00000006U)
#define CSL_CONTROL_CORE_PAD_CONTROL_DDRCH1_1_DDRCH1_PART4B_I__0P88REXT  (0x00000004U)
#define CSL_CONTROL_CORE_PAD_CONTROL_DDRCH1_1_DDRCH1_PART4B_I__1P33REXT  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_CONTROL_DDRCH1_1_DDRCH1_PART4B_I_REXT  (0x00000003U)
#define CSL_CONTROL_CORE_PAD_CONTROL_DDRCH1_1_DDRCH1_PART4B_I__1P6REXT  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_CONTROL_DDRCH1_1_DDRCH1_PART4B_I__0P67REXT  (0x00000007U)
#define CSL_CONTROL_CORE_PAD_CONTROL_DDRCH1_1_DDRCH1_PART4B_I__1P14REXT  (0x00000002U)
#define CSL_CONTROL_CORE_PAD_CONTROL_DDRCH1_1_DDRCH1_PART4B_I__0P8REXT  (0x00000005U)

#define CSL_CONTROL_CORE_PAD_CONTROL_DDRCH1_1_DDRCH1_PART4B_SR_MASK  (0x0000001CU)
#define CSL_CONTROL_CORE_PAD_CONTROL_DDRCH1_1_DDRCH1_PART4B_SR_SHIFT  (2U)
#define CSL_CONTROL_CORE_PAD_CONTROL_DDRCH1_1_DDRCH1_PART4B_SR_RESETVAL  (0x00000002U)
#define CSL_CONTROL_CORE_PAD_CONTROL_DDRCH1_1_DDRCH1_PART4B_SR_SLOW  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_CONTROL_DDRCH1_1_DDRCH1_PART4B_SR_FASTEST  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_CONTROL_DDRCH1_1_DDRCH1_PART4B_SR_SLOWEST  (0x00000003U)
#define CSL_CONTROL_CORE_PAD_CONTROL_DDRCH1_1_DDRCH1_PART4B_SR_FAST  (0x00000002U)

#define CSL_CONTROL_CORE_PAD_CONTROL_DDRCH1_1_DDRCH1_PART4B_WD_MASK  (0x00000003U)
#define CSL_CONTROL_CORE_PAD_CONTROL_DDRCH1_1_DDRCH1_PART4B_WD_SHIFT  (0U)
#define CSL_CONTROL_CORE_PAD_CONTROL_DDRCH1_1_DDRCH1_PART4B_WD_RESETVAL  (0x00000002U)
#define CSL_CONTROL_CORE_PAD_CONTROL_DDRCH1_1_DDRCH1_PART4B_WD_PU  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_CONTROL_DDRCH1_1_DDRCH1_PART4B_WD_KEEPER  (0x00000003U)
#define CSL_CONTROL_CORE_PAD_CONTROL_DDRCH1_1_DDRCH1_PART4B_WD_NONE  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_CONTROL_DDRCH1_1_DDRCH1_PART4B_WD_PD  (0x00000002U)

#define CSL_CONTROL_CORE_PAD_CONTROL_DDRCH1_1_RESETVAL          (0x4a4a4a4aU)

/* CONTROL_DDRCH2_0 */

#define CSL_CONTROL_CORE_PAD_CONTROL_DDRCH2_0_DDRCH2_PART1A_I_MASK  (0xE0000000U)
#define CSL_CONTROL_CORE_PAD_CONTROL_DDRCH2_0_DDRCH2_PART1A_I_SHIFT  (29U)
#define CSL_CONTROL_CORE_PAD_CONTROL_DDRCH2_0_DDRCH2_PART1A_I_RESETVAL  (0x00000002U)
#define CSL_CONTROL_CORE_PAD_CONTROL_DDRCH2_0_DDRCH2_PART1A_I__0P73REXT  (0x00000006U)
#define CSL_CONTROL_CORE_PAD_CONTROL_DDRCH2_0_DDRCH2_PART1A_I__0P88REXT  (0x00000004U)
#define CSL_CONTROL_CORE_PAD_CONTROL_DDRCH2_0_DDRCH2_PART1A_I__1P33REXT  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_CONTROL_DDRCH2_0_DDRCH2_PART1A_I_REXT  (0x00000003U)
#define CSL_CONTROL_CORE_PAD_CONTROL_DDRCH2_0_DDRCH2_PART1A_I__1P6REXT  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_CONTROL_DDRCH2_0_DDRCH2_PART1A_I__0P67REXT  (0x00000007U)
#define CSL_CONTROL_CORE_PAD_CONTROL_DDRCH2_0_DDRCH2_PART1A_I__1P14REXT  (0x00000002U)
#define CSL_CONTROL_CORE_PAD_CONTROL_DDRCH2_0_DDRCH2_PART1A_I__0P8REXT  (0x00000005U)

#define CSL_CONTROL_CORE_PAD_CONTROL_DDRCH2_0_DDRCH2_PART1A_SR_MASK  (0x1C000000U)
#define CSL_CONTROL_CORE_PAD_CONTROL_DDRCH2_0_DDRCH2_PART1A_SR_SHIFT  (26U)
#define CSL_CONTROL_CORE_PAD_CONTROL_DDRCH2_0_DDRCH2_PART1A_SR_RESETVAL  (0x00000002U)
#define CSL_CONTROL_CORE_PAD_CONTROL_DDRCH2_0_DDRCH2_PART1A_SR_SLOW  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_CONTROL_DDRCH2_0_DDRCH2_PART1A_SR_FASTEST  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_CONTROL_DDRCH2_0_DDRCH2_PART1A_SR_SLOWEST  (0x00000003U)
#define CSL_CONTROL_CORE_PAD_CONTROL_DDRCH2_0_DDRCH2_PART1A_SR_FAST  (0x00000002U)

#define CSL_CONTROL_CORE_PAD_CONTROL_DDRCH2_0_DDRCH2_PART1A_WD_MASK  (0x03000000U)
#define CSL_CONTROL_CORE_PAD_CONTROL_DDRCH2_0_DDRCH2_PART1A_WD_SHIFT  (24U)
#define CSL_CONTROL_CORE_PAD_CONTROL_DDRCH2_0_DDRCH2_PART1A_WD_RESETVAL  (0x00000002U)
#define CSL_CONTROL_CORE_PAD_CONTROL_DDRCH2_0_DDRCH2_PART1A_WD_PU  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_CONTROL_DDRCH2_0_DDRCH2_PART1A_WD_KEEPER  (0x00000003U)
#define CSL_CONTROL_CORE_PAD_CONTROL_DDRCH2_0_DDRCH2_PART1A_WD_NONE  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_CONTROL_DDRCH2_0_DDRCH2_PART1A_WD_PD  (0x00000002U)

#define CSL_CONTROL_CORE_PAD_CONTROL_DDRCH2_0_DDRCH2_PART1B_I_MASK  (0x00E00000U)
#define CSL_CONTROL_CORE_PAD_CONTROL_DDRCH2_0_DDRCH2_PART1B_I_SHIFT  (21U)
#define CSL_CONTROL_CORE_PAD_CONTROL_DDRCH2_0_DDRCH2_PART1B_I_RESETVAL  (0x00000002U)
#define CSL_CONTROL_CORE_PAD_CONTROL_DDRCH2_0_DDRCH2_PART1B_I__0P73REXT  (0x00000006U)
#define CSL_CONTROL_CORE_PAD_CONTROL_DDRCH2_0_DDRCH2_PART1B_I__0P88REXT  (0x00000004U)
#define CSL_CONTROL_CORE_PAD_CONTROL_DDRCH2_0_DDRCH2_PART1B_I__1P33REXT  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_CONTROL_DDRCH2_0_DDRCH2_PART1B_I_REXT  (0x00000003U)
#define CSL_CONTROL_CORE_PAD_CONTROL_DDRCH2_0_DDRCH2_PART1B_I__1P6REXT  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_CONTROL_DDRCH2_0_DDRCH2_PART1B_I__0P67REXT  (0x00000007U)
#define CSL_CONTROL_CORE_PAD_CONTROL_DDRCH2_0_DDRCH2_PART1B_I__1P14REXT  (0x00000002U)
#define CSL_CONTROL_CORE_PAD_CONTROL_DDRCH2_0_DDRCH2_PART1B_I__0P8REXT  (0x00000005U)

#define CSL_CONTROL_CORE_PAD_CONTROL_DDRCH2_0_DDRCH2_PART1B_SR_MASK  (0x001C0000U)
#define CSL_CONTROL_CORE_PAD_CONTROL_DDRCH2_0_DDRCH2_PART1B_SR_SHIFT  (18U)
#define CSL_CONTROL_CORE_PAD_CONTROL_DDRCH2_0_DDRCH2_PART1B_SR_RESETVAL  (0x00000002U)
#define CSL_CONTROL_CORE_PAD_CONTROL_DDRCH2_0_DDRCH2_PART1B_SR_SLOW  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_CONTROL_DDRCH2_0_DDRCH2_PART1B_SR_FASTEST  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_CONTROL_DDRCH2_0_DDRCH2_PART1B_SR_SLOWEST  (0x00000003U)
#define CSL_CONTROL_CORE_PAD_CONTROL_DDRCH2_0_DDRCH2_PART1B_SR_FAST  (0x00000002U)

#define CSL_CONTROL_CORE_PAD_CONTROL_DDRCH2_0_DDRCH2_PART1B_WD_MASK  (0x00030000U)
#define CSL_CONTROL_CORE_PAD_CONTROL_DDRCH2_0_DDRCH2_PART1B_WD_SHIFT  (16U)
#define CSL_CONTROL_CORE_PAD_CONTROL_DDRCH2_0_DDRCH2_PART1B_WD_RESETVAL  (0x00000002U)
#define CSL_CONTROL_CORE_PAD_CONTROL_DDRCH2_0_DDRCH2_PART1B_WD_PU  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_CONTROL_DDRCH2_0_DDRCH2_PART1B_WD_KEEPER  (0x00000003U)
#define CSL_CONTROL_CORE_PAD_CONTROL_DDRCH2_0_DDRCH2_PART1B_WD_NONE  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_CONTROL_DDRCH2_0_DDRCH2_PART1B_WD_PD  (0x00000002U)

#define CSL_CONTROL_CORE_PAD_CONTROL_DDRCH2_0_DDRCH2_PART2A_I_MASK  (0x0000E000U)
#define CSL_CONTROL_CORE_PAD_CONTROL_DDRCH2_0_DDRCH2_PART2A_I_SHIFT  (13U)
#define CSL_CONTROL_CORE_PAD_CONTROL_DDRCH2_0_DDRCH2_PART2A_I_RESETVAL  (0x00000002U)
#define CSL_CONTROL_CORE_PAD_CONTROL_DDRCH2_0_DDRCH2_PART2A_I__0P73REXT  (0x00000006U)
#define CSL_CONTROL_CORE_PAD_CONTROL_DDRCH2_0_DDRCH2_PART2A_I__0P88REXT  (0x00000004U)
#define CSL_CONTROL_CORE_PAD_CONTROL_DDRCH2_0_DDRCH2_PART2A_I__1P33REXT  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_CONTROL_DDRCH2_0_DDRCH2_PART2A_I_REXT  (0x00000003U)
#define CSL_CONTROL_CORE_PAD_CONTROL_DDRCH2_0_DDRCH2_PART2A_I__1P6REXT  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_CONTROL_DDRCH2_0_DDRCH2_PART2A_I__0P67REXT  (0x00000007U)
#define CSL_CONTROL_CORE_PAD_CONTROL_DDRCH2_0_DDRCH2_PART2A_I__1P14REXT  (0x00000002U)
#define CSL_CONTROL_CORE_PAD_CONTROL_DDRCH2_0_DDRCH2_PART2A_I__0P8REXT  (0x00000005U)

#define CSL_CONTROL_CORE_PAD_CONTROL_DDRCH2_0_DDRCH2_PART2A_SR_MASK  (0x00001C00U)
#define CSL_CONTROL_CORE_PAD_CONTROL_DDRCH2_0_DDRCH2_PART2A_SR_SHIFT  (10U)
#define CSL_CONTROL_CORE_PAD_CONTROL_DDRCH2_0_DDRCH2_PART2A_SR_RESETVAL  (0x00000002U)
#define CSL_CONTROL_CORE_PAD_CONTROL_DDRCH2_0_DDRCH2_PART2A_SR_SLOW  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_CONTROL_DDRCH2_0_DDRCH2_PART2A_SR_FASTEST  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_CONTROL_DDRCH2_0_DDRCH2_PART2A_SR_SLOWEST  (0x00000003U)
#define CSL_CONTROL_CORE_PAD_CONTROL_DDRCH2_0_DDRCH2_PART2A_SR_FAST  (0x00000002U)

#define CSL_CONTROL_CORE_PAD_CONTROL_DDRCH2_0_DDRCH2_PART2A_WD_MASK  (0x00000300U)
#define CSL_CONTROL_CORE_PAD_CONTROL_DDRCH2_0_DDRCH2_PART2A_WD_SHIFT  (8U)
#define CSL_CONTROL_CORE_PAD_CONTROL_DDRCH2_0_DDRCH2_PART2A_WD_RESETVAL  (0x00000002U)
#define CSL_CONTROL_CORE_PAD_CONTROL_DDRCH2_0_DDRCH2_PART2A_WD_PU  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_CONTROL_DDRCH2_0_DDRCH2_PART2A_WD_KEEPER  (0x00000003U)
#define CSL_CONTROL_CORE_PAD_CONTROL_DDRCH2_0_DDRCH2_PART2A_WD_NONE  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_CONTROL_DDRCH2_0_DDRCH2_PART2A_WD_PD  (0x00000002U)

#define CSL_CONTROL_CORE_PAD_CONTROL_DDRCH2_0_DDRCH2_PART2B_I_MASK  (0x000000E0U)
#define CSL_CONTROL_CORE_PAD_CONTROL_DDRCH2_0_DDRCH2_PART2B_I_SHIFT  (5U)
#define CSL_CONTROL_CORE_PAD_CONTROL_DDRCH2_0_DDRCH2_PART2B_I_RESETVAL  (0x00000002U)
#define CSL_CONTROL_CORE_PAD_CONTROL_DDRCH2_0_DDRCH2_PART2B_I__0P73REXT  (0x00000006U)
#define CSL_CONTROL_CORE_PAD_CONTROL_DDRCH2_0_DDRCH2_PART2B_I__0P88REXT  (0x00000004U)
#define CSL_CONTROL_CORE_PAD_CONTROL_DDRCH2_0_DDRCH2_PART2B_I__1P33REXT  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_CONTROL_DDRCH2_0_DDRCH2_PART2B_I_REXT  (0x00000003U)
#define CSL_CONTROL_CORE_PAD_CONTROL_DDRCH2_0_DDRCH2_PART2B_I__1P6REXT  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_CONTROL_DDRCH2_0_DDRCH2_PART2B_I__0P67REXT  (0x00000007U)
#define CSL_CONTROL_CORE_PAD_CONTROL_DDRCH2_0_DDRCH2_PART2B_I__1P14REXT  (0x00000002U)
#define CSL_CONTROL_CORE_PAD_CONTROL_DDRCH2_0_DDRCH2_PART2B_I__0P8REXT  (0x00000005U)

#define CSL_CONTROL_CORE_PAD_CONTROL_DDRCH2_0_DDRCH2_PART2B_SR_MASK  (0x0000001CU)
#define CSL_CONTROL_CORE_PAD_CONTROL_DDRCH2_0_DDRCH2_PART2B_SR_SHIFT  (2U)
#define CSL_CONTROL_CORE_PAD_CONTROL_DDRCH2_0_DDRCH2_PART2B_SR_RESETVAL  (0x00000002U)
#define CSL_CONTROL_CORE_PAD_CONTROL_DDRCH2_0_DDRCH2_PART2B_SR_SLOW  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_CONTROL_DDRCH2_0_DDRCH2_PART2B_SR_FASTEST  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_CONTROL_DDRCH2_0_DDRCH2_PART2B_SR_SLOWEST  (0x00000003U)
#define CSL_CONTROL_CORE_PAD_CONTROL_DDRCH2_0_DDRCH2_PART2B_SR_FAST  (0x00000002U)

#define CSL_CONTROL_CORE_PAD_CONTROL_DDRCH2_0_DDRCH2_PART2B_WD_MASK  (0x00000003U)
#define CSL_CONTROL_CORE_PAD_CONTROL_DDRCH2_0_DDRCH2_PART2B_WD_SHIFT  (0U)
#define CSL_CONTROL_CORE_PAD_CONTROL_DDRCH2_0_DDRCH2_PART2B_WD_RESETVAL  (0x00000002U)
#define CSL_CONTROL_CORE_PAD_CONTROL_DDRCH2_0_DDRCH2_PART2B_WD_PU  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_CONTROL_DDRCH2_0_DDRCH2_PART2B_WD_KEEPER  (0x00000003U)
#define CSL_CONTROL_CORE_PAD_CONTROL_DDRCH2_0_DDRCH2_PART2B_WD_NONE  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_CONTROL_DDRCH2_0_DDRCH2_PART2B_WD_PD  (0x00000002U)

#define CSL_CONTROL_CORE_PAD_CONTROL_DDRCH2_0_RESETVAL          (0x4a4a4a4aU)

/* CONTROL_DDRCH2_1 */

#define CSL_CONTROL_CORE_PAD_CONTROL_DDRCH2_1_DDRCH2_PART3A_I_MASK  (0xE0000000U)
#define CSL_CONTROL_CORE_PAD_CONTROL_DDRCH2_1_DDRCH2_PART3A_I_SHIFT  (29U)
#define CSL_CONTROL_CORE_PAD_CONTROL_DDRCH2_1_DDRCH2_PART3A_I_RESETVAL  (0x00000002U)
#define CSL_CONTROL_CORE_PAD_CONTROL_DDRCH2_1_DDRCH2_PART3A_I__0P73REXT  (0x00000006U)
#define CSL_CONTROL_CORE_PAD_CONTROL_DDRCH2_1_DDRCH2_PART3A_I__0P88REXT  (0x00000004U)
#define CSL_CONTROL_CORE_PAD_CONTROL_DDRCH2_1_DDRCH2_PART3A_I__1P33REXT  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_CONTROL_DDRCH2_1_DDRCH2_PART3A_I_REXT  (0x00000003U)
#define CSL_CONTROL_CORE_PAD_CONTROL_DDRCH2_1_DDRCH2_PART3A_I__1P6REXT  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_CONTROL_DDRCH2_1_DDRCH2_PART3A_I__0P67REXT  (0x00000007U)
#define CSL_CONTROL_CORE_PAD_CONTROL_DDRCH2_1_DDRCH2_PART3A_I__1P14REXT  (0x00000002U)
#define CSL_CONTROL_CORE_PAD_CONTROL_DDRCH2_1_DDRCH2_PART3A_I__0P8REXT  (0x00000005U)

#define CSL_CONTROL_CORE_PAD_CONTROL_DDRCH2_1_DDRCH2_PART3A_SR_MASK  (0x1C000000U)
#define CSL_CONTROL_CORE_PAD_CONTROL_DDRCH2_1_DDRCH2_PART3A_SR_SHIFT  (26U)
#define CSL_CONTROL_CORE_PAD_CONTROL_DDRCH2_1_DDRCH2_PART3A_SR_RESETVAL  (0x00000002U)
#define CSL_CONTROL_CORE_PAD_CONTROL_DDRCH2_1_DDRCH2_PART3A_SR_SLOW  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_CONTROL_DDRCH2_1_DDRCH2_PART3A_SR_FASTEST  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_CONTROL_DDRCH2_1_DDRCH2_PART3A_SR_SLOWEST  (0x00000003U)
#define CSL_CONTROL_CORE_PAD_CONTROL_DDRCH2_1_DDRCH2_PART3A_SR_FAST  (0x00000002U)

#define CSL_CONTROL_CORE_PAD_CONTROL_DDRCH2_1_DDRCH2_PART3A_WD_MASK  (0x03000000U)
#define CSL_CONTROL_CORE_PAD_CONTROL_DDRCH2_1_DDRCH2_PART3A_WD_SHIFT  (24U)
#define CSL_CONTROL_CORE_PAD_CONTROL_DDRCH2_1_DDRCH2_PART3A_WD_RESETVAL  (0x00000002U)
#define CSL_CONTROL_CORE_PAD_CONTROL_DDRCH2_1_DDRCH2_PART3A_WD_PU  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_CONTROL_DDRCH2_1_DDRCH2_PART3A_WD_KEEPER  (0x00000003U)
#define CSL_CONTROL_CORE_PAD_CONTROL_DDRCH2_1_DDRCH2_PART3A_WD_NONE  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_CONTROL_DDRCH2_1_DDRCH2_PART3A_WD_PD  (0x00000002U)

#define CSL_CONTROL_CORE_PAD_CONTROL_DDRCH2_1_DDRCH2_PART3B_I_MASK  (0x00E00000U)
#define CSL_CONTROL_CORE_PAD_CONTROL_DDRCH2_1_DDRCH2_PART3B_I_SHIFT  (21U)
#define CSL_CONTROL_CORE_PAD_CONTROL_DDRCH2_1_DDRCH2_PART3B_I_RESETVAL  (0x00000002U)
#define CSL_CONTROL_CORE_PAD_CONTROL_DDRCH2_1_DDRCH2_PART3B_I__0P73REXT  (0x00000006U)
#define CSL_CONTROL_CORE_PAD_CONTROL_DDRCH2_1_DDRCH2_PART3B_I__0P88REXT  (0x00000004U)
#define CSL_CONTROL_CORE_PAD_CONTROL_DDRCH2_1_DDRCH2_PART3B_I__1P33REXT  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_CONTROL_DDRCH2_1_DDRCH2_PART3B_I_REXT  (0x00000003U)
#define CSL_CONTROL_CORE_PAD_CONTROL_DDRCH2_1_DDRCH2_PART3B_I__1P6REXT  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_CONTROL_DDRCH2_1_DDRCH2_PART3B_I__0P67REXT  (0x00000007U)
#define CSL_CONTROL_CORE_PAD_CONTROL_DDRCH2_1_DDRCH2_PART3B_I__1P14REXT  (0x00000002U)
#define CSL_CONTROL_CORE_PAD_CONTROL_DDRCH2_1_DDRCH2_PART3B_I__0P8REXT  (0x00000005U)

#define CSL_CONTROL_CORE_PAD_CONTROL_DDRCH2_1_DDRCH2_PART3B_SR_MASK  (0x001C0000U)
#define CSL_CONTROL_CORE_PAD_CONTROL_DDRCH2_1_DDRCH2_PART3B_SR_SHIFT  (18U)
#define CSL_CONTROL_CORE_PAD_CONTROL_DDRCH2_1_DDRCH2_PART3B_SR_RESETVAL  (0x00000002U)
#define CSL_CONTROL_CORE_PAD_CONTROL_DDRCH2_1_DDRCH2_PART3B_SR_SLOW  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_CONTROL_DDRCH2_1_DDRCH2_PART3B_SR_FASTEST  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_CONTROL_DDRCH2_1_DDRCH2_PART3B_SR_SLOWEST  (0x00000003U)
#define CSL_CONTROL_CORE_PAD_CONTROL_DDRCH2_1_DDRCH2_PART3B_SR_FAST  (0x00000002U)

#define CSL_CONTROL_CORE_PAD_CONTROL_DDRCH2_1_DDRCH2_PART3B_WD_MASK  (0x00030000U)
#define CSL_CONTROL_CORE_PAD_CONTROL_DDRCH2_1_DDRCH2_PART3B_WD_SHIFT  (16U)
#define CSL_CONTROL_CORE_PAD_CONTROL_DDRCH2_1_DDRCH2_PART3B_WD_RESETVAL  (0x00000002U)
#define CSL_CONTROL_CORE_PAD_CONTROL_DDRCH2_1_DDRCH2_PART3B_WD_PU  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_CONTROL_DDRCH2_1_DDRCH2_PART3B_WD_KEEPER  (0x00000003U)
#define CSL_CONTROL_CORE_PAD_CONTROL_DDRCH2_1_DDRCH2_PART3B_WD_NONE  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_CONTROL_DDRCH2_1_DDRCH2_PART3B_WD_PD  (0x00000002U)

#define CSL_CONTROL_CORE_PAD_CONTROL_DDRCH2_1_DDRCH2_PART4A_I_MASK  (0x0000E000U)
#define CSL_CONTROL_CORE_PAD_CONTROL_DDRCH2_1_DDRCH2_PART4A_I_SHIFT  (13U)
#define CSL_CONTROL_CORE_PAD_CONTROL_DDRCH2_1_DDRCH2_PART4A_I_RESETVAL  (0x00000002U)
#define CSL_CONTROL_CORE_PAD_CONTROL_DDRCH2_1_DDRCH2_PART4A_I__0P73REXT  (0x00000006U)
#define CSL_CONTROL_CORE_PAD_CONTROL_DDRCH2_1_DDRCH2_PART4A_I__0P88REXT  (0x00000004U)
#define CSL_CONTROL_CORE_PAD_CONTROL_DDRCH2_1_DDRCH2_PART4A_I__1P33REXT  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_CONTROL_DDRCH2_1_DDRCH2_PART4A_I_REXT  (0x00000003U)
#define CSL_CONTROL_CORE_PAD_CONTROL_DDRCH2_1_DDRCH2_PART4A_I__1P6REXT  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_CONTROL_DDRCH2_1_DDRCH2_PART4A_I__0P67REXT  (0x00000007U)
#define CSL_CONTROL_CORE_PAD_CONTROL_DDRCH2_1_DDRCH2_PART4A_I__1P14REXT  (0x00000002U)
#define CSL_CONTROL_CORE_PAD_CONTROL_DDRCH2_1_DDRCH2_PART4A_I__0P8REXT  (0x00000005U)

#define CSL_CONTROL_CORE_PAD_CONTROL_DDRCH2_1_DDRCH2_PART4A_SR_MASK  (0x00001C00U)
#define CSL_CONTROL_CORE_PAD_CONTROL_DDRCH2_1_DDRCH2_PART4A_SR_SHIFT  (10U)
#define CSL_CONTROL_CORE_PAD_CONTROL_DDRCH2_1_DDRCH2_PART4A_SR_RESETVAL  (0x00000002U)
#define CSL_CONTROL_CORE_PAD_CONTROL_DDRCH2_1_DDRCH2_PART4A_SR_SLOW  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_CONTROL_DDRCH2_1_DDRCH2_PART4A_SR_FASTEST  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_CONTROL_DDRCH2_1_DDRCH2_PART4A_SR_SLOWEST  (0x00000003U)
#define CSL_CONTROL_CORE_PAD_CONTROL_DDRCH2_1_DDRCH2_PART4A_SR_FAST  (0x00000002U)

#define CSL_CONTROL_CORE_PAD_CONTROL_DDRCH2_1_DDRCH2_PART4A_WD_MASK  (0x00000300U)
#define CSL_CONTROL_CORE_PAD_CONTROL_DDRCH2_1_DDRCH2_PART4A_WD_SHIFT  (8U)
#define CSL_CONTROL_CORE_PAD_CONTROL_DDRCH2_1_DDRCH2_PART4A_WD_RESETVAL  (0x00000002U)
#define CSL_CONTROL_CORE_PAD_CONTROL_DDRCH2_1_DDRCH2_PART4A_WD_PU  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_CONTROL_DDRCH2_1_DDRCH2_PART4A_WD_KEEPER  (0x00000003U)
#define CSL_CONTROL_CORE_PAD_CONTROL_DDRCH2_1_DDRCH2_PART4A_WD_NONE  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_CONTROL_DDRCH2_1_DDRCH2_PART4A_WD_PD  (0x00000002U)

#define CSL_CONTROL_CORE_PAD_CONTROL_DDRCH2_1_DDRCH2_PART4B_I_MASK  (0x000000E0U)
#define CSL_CONTROL_CORE_PAD_CONTROL_DDRCH2_1_DDRCH2_PART4B_I_SHIFT  (5U)
#define CSL_CONTROL_CORE_PAD_CONTROL_DDRCH2_1_DDRCH2_PART4B_I_RESETVAL  (0x00000002U)
#define CSL_CONTROL_CORE_PAD_CONTROL_DDRCH2_1_DDRCH2_PART4B_I__0P73REXT  (0x00000006U)
#define CSL_CONTROL_CORE_PAD_CONTROL_DDRCH2_1_DDRCH2_PART4B_I__0P88REXT  (0x00000004U)
#define CSL_CONTROL_CORE_PAD_CONTROL_DDRCH2_1_DDRCH2_PART4B_I__1P33REXT  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_CONTROL_DDRCH2_1_DDRCH2_PART4B_I_REXT  (0x00000003U)
#define CSL_CONTROL_CORE_PAD_CONTROL_DDRCH2_1_DDRCH2_PART4B_I__1P6REXT  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_CONTROL_DDRCH2_1_DDRCH2_PART4B_I__0P67REXT  (0x00000007U)
#define CSL_CONTROL_CORE_PAD_CONTROL_DDRCH2_1_DDRCH2_PART4B_I__1P14REXT  (0x00000002U)
#define CSL_CONTROL_CORE_PAD_CONTROL_DDRCH2_1_DDRCH2_PART4B_I__0P8REXT  (0x00000005U)

#define CSL_CONTROL_CORE_PAD_CONTROL_DDRCH2_1_DDRCH2_PART4B_SR_MASK  (0x0000001CU)
#define CSL_CONTROL_CORE_PAD_CONTROL_DDRCH2_1_DDRCH2_PART4B_SR_SHIFT  (2U)
#define CSL_CONTROL_CORE_PAD_CONTROL_DDRCH2_1_DDRCH2_PART4B_SR_RESETVAL  (0x00000002U)
#define CSL_CONTROL_CORE_PAD_CONTROL_DDRCH2_1_DDRCH2_PART4B_SR_SLOW  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_CONTROL_DDRCH2_1_DDRCH2_PART4B_SR_FASTEST  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_CONTROL_DDRCH2_1_DDRCH2_PART4B_SR_SLOWEST  (0x00000003U)
#define CSL_CONTROL_CORE_PAD_CONTROL_DDRCH2_1_DDRCH2_PART4B_SR_FAST  (0x00000002U)

#define CSL_CONTROL_CORE_PAD_CONTROL_DDRCH2_1_DDRCH2_PART4B_WD_MASK  (0x00000003U)
#define CSL_CONTROL_CORE_PAD_CONTROL_DDRCH2_1_DDRCH2_PART4B_WD_SHIFT  (0U)
#define CSL_CONTROL_CORE_PAD_CONTROL_DDRCH2_1_DDRCH2_PART4B_WD_RESETVAL  (0x00000002U)
#define CSL_CONTROL_CORE_PAD_CONTROL_DDRCH2_1_DDRCH2_PART4B_WD_PU  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_CONTROL_DDRCH2_1_DDRCH2_PART4B_WD_KEEPER  (0x00000003U)
#define CSL_CONTROL_CORE_PAD_CONTROL_DDRCH2_1_DDRCH2_PART4B_WD_NONE  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_CONTROL_DDRCH2_1_DDRCH2_PART4B_WD_PD  (0x00000002U)

#define CSL_CONTROL_CORE_PAD_CONTROL_DDRCH2_1_RESETVAL          (0x4a4a4a4aU)

/* CONTROL_DDRCH1_2 */

#define CSL_CONTROL_CORE_PAD_CONTROL_DDRCH1_2_DDRCH1_PART7A_I_MASK  (0x00E00000U)
#define CSL_CONTROL_CORE_PAD_CONTROL_DDRCH1_2_DDRCH1_PART7A_I_SHIFT  (21U)
#define CSL_CONTROL_CORE_PAD_CONTROL_DDRCH1_2_DDRCH1_PART7A_I_RESETVAL  (0x00000002U)
#define CSL_CONTROL_CORE_PAD_CONTROL_DDRCH1_2_DDRCH1_PART7A_I__0P73REXT  (0x00000006U)
#define CSL_CONTROL_CORE_PAD_CONTROL_DDRCH1_2_DDRCH1_PART7A_I__0P88REXT  (0x00000004U)
#define CSL_CONTROL_CORE_PAD_CONTROL_DDRCH1_2_DDRCH1_PART7A_I__1P33REXT  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_CONTROL_DDRCH1_2_DDRCH1_PART7A_I_REXT  (0x00000003U)
#define CSL_CONTROL_CORE_PAD_CONTROL_DDRCH1_2_DDRCH1_PART7A_I__1P6REXT  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_CONTROL_DDRCH1_2_DDRCH1_PART7A_I__0P67REXT  (0x00000007U)
#define CSL_CONTROL_CORE_PAD_CONTROL_DDRCH1_2_DDRCH1_PART7A_I__1P14REXT  (0x00000002U)
#define CSL_CONTROL_CORE_PAD_CONTROL_DDRCH1_2_DDRCH1_PART7A_I__0P8REXT  (0x00000005U)

#define CSL_CONTROL_CORE_PAD_CONTROL_DDRCH1_2_DDRCH1_PART7A_SR_MASK  (0x001C0000U)
#define CSL_CONTROL_CORE_PAD_CONTROL_DDRCH1_2_DDRCH1_PART7A_SR_SHIFT  (18U)
#define CSL_CONTROL_CORE_PAD_CONTROL_DDRCH1_2_DDRCH1_PART7A_SR_RESETVAL  (0x00000002U)
#define CSL_CONTROL_CORE_PAD_CONTROL_DDRCH1_2_DDRCH1_PART7A_SR_SLOW  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_CONTROL_DDRCH1_2_DDRCH1_PART7A_SR_FASTEST  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_CONTROL_DDRCH1_2_DDRCH1_PART7A_SR_SLOWEST  (0x00000003U)
#define CSL_CONTROL_CORE_PAD_CONTROL_DDRCH1_2_DDRCH1_PART7A_SR_FAST  (0x00000002U)

#define CSL_CONTROL_CORE_PAD_CONTROL_DDRCH1_2_DDRCH1_PART7A_WD_MASK  (0x00030000U)
#define CSL_CONTROL_CORE_PAD_CONTROL_DDRCH1_2_DDRCH1_PART7A_WD_SHIFT  (16U)
#define CSL_CONTROL_CORE_PAD_CONTROL_DDRCH1_2_DDRCH1_PART7A_WD_RESETVAL  (0x00000002U)
#define CSL_CONTROL_CORE_PAD_CONTROL_DDRCH1_2_DDRCH1_PART7A_WD_PU  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_CONTROL_DDRCH1_2_DDRCH1_PART7A_WD_KEEPER  (0x00000003U)
#define CSL_CONTROL_CORE_PAD_CONTROL_DDRCH1_2_DDRCH1_PART7A_WD_NONE  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_CONTROL_DDRCH1_2_DDRCH1_PART7A_WD_PD  (0x00000002U)

#define CSL_CONTROL_CORE_PAD_CONTROL_DDRCH1_2_DDRCH1_PART7B_I_MASK  (0x0000E000U)
#define CSL_CONTROL_CORE_PAD_CONTROL_DDRCH1_2_DDRCH1_PART7B_I_SHIFT  (13U)
#define CSL_CONTROL_CORE_PAD_CONTROL_DDRCH1_2_DDRCH1_PART7B_I_RESETVAL  (0x00000002U)
#define CSL_CONTROL_CORE_PAD_CONTROL_DDRCH1_2_DDRCH1_PART7B_I__0P73REXT  (0x00000006U)
#define CSL_CONTROL_CORE_PAD_CONTROL_DDRCH1_2_DDRCH1_PART7B_I__0P88REXT  (0x00000004U)
#define CSL_CONTROL_CORE_PAD_CONTROL_DDRCH1_2_DDRCH1_PART7B_I__1P33REXT  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_CONTROL_DDRCH1_2_DDRCH1_PART7B_I_REXT  (0x00000003U)
#define CSL_CONTROL_CORE_PAD_CONTROL_DDRCH1_2_DDRCH1_PART7B_I__1P6REXT  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_CONTROL_DDRCH1_2_DDRCH1_PART7B_I__0P67REXT  (0x00000007U)
#define CSL_CONTROL_CORE_PAD_CONTROL_DDRCH1_2_DDRCH1_PART7B_I__1P14REXT  (0x00000002U)
#define CSL_CONTROL_CORE_PAD_CONTROL_DDRCH1_2_DDRCH1_PART7B_I__0P8REXT  (0x00000005U)

#define CSL_CONTROL_CORE_PAD_CONTROL_DDRCH1_2_DDRCH1_PART7B_SR_MASK  (0x00001C00U)
#define CSL_CONTROL_CORE_PAD_CONTROL_DDRCH1_2_DDRCH1_PART7B_SR_SHIFT  (10U)
#define CSL_CONTROL_CORE_PAD_CONTROL_DDRCH1_2_DDRCH1_PART7B_SR_RESETVAL  (0x00000002U)
#define CSL_CONTROL_CORE_PAD_CONTROL_DDRCH1_2_DDRCH1_PART7B_SR_SLOW  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_CONTROL_DDRCH1_2_DDRCH1_PART7B_SR_FASTEST  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_CONTROL_DDRCH1_2_DDRCH1_PART7B_SR_SLOWEST  (0x00000003U)
#define CSL_CONTROL_CORE_PAD_CONTROL_DDRCH1_2_DDRCH1_PART7B_SR_FAST  (0x00000002U)

#define CSL_CONTROL_CORE_PAD_CONTROL_DDRCH1_2_DDRCH1_PART7B_WD_MASK  (0x00000300U)
#define CSL_CONTROL_CORE_PAD_CONTROL_DDRCH1_2_DDRCH1_PART7B_WD_SHIFT  (8U)
#define CSL_CONTROL_CORE_PAD_CONTROL_DDRCH1_2_DDRCH1_PART7B_WD_RESETVAL  (0x00000002U)
#define CSL_CONTROL_CORE_PAD_CONTROL_DDRCH1_2_DDRCH1_PART7B_WD_PU  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_CONTROL_DDRCH1_2_DDRCH1_PART7B_WD_KEEPER  (0x00000003U)
#define CSL_CONTROL_CORE_PAD_CONTROL_DDRCH1_2_DDRCH1_PART7B_WD_NONE  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_CONTROL_DDRCH1_2_DDRCH1_PART7B_WD_PD  (0x00000002U)

#define CSL_CONTROL_CORE_PAD_CONTROL_DDRCH1_2_RESETVAL          (0x004a4a00U)

/* CONTROL_DDRCH2_2 */

#define CSL_CONTROL_CORE_PAD_CONTROL_DDRCH2_2_DDRCH2_PART7A_I_MASK  (0x00E00000U)
#define CSL_CONTROL_CORE_PAD_CONTROL_DDRCH2_2_DDRCH2_PART7A_I_SHIFT  (21U)
#define CSL_CONTROL_CORE_PAD_CONTROL_DDRCH2_2_DDRCH2_PART7A_I_RESETVAL  (0x00000002U)
#define CSL_CONTROL_CORE_PAD_CONTROL_DDRCH2_2_DDRCH2_PART7A_I__0P73REXT  (0x00000006U)
#define CSL_CONTROL_CORE_PAD_CONTROL_DDRCH2_2_DDRCH2_PART7A_I__0P88REXT  (0x00000004U)
#define CSL_CONTROL_CORE_PAD_CONTROL_DDRCH2_2_DDRCH2_PART7A_I__1P33REXT  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_CONTROL_DDRCH2_2_DDRCH2_PART7A_I_REXT  (0x00000003U)
#define CSL_CONTROL_CORE_PAD_CONTROL_DDRCH2_2_DDRCH2_PART7A_I__1P6REXT  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_CONTROL_DDRCH2_2_DDRCH2_PART7A_I__0P67REXT  (0x00000007U)
#define CSL_CONTROL_CORE_PAD_CONTROL_DDRCH2_2_DDRCH2_PART7A_I__1P14REXT  (0x00000002U)
#define CSL_CONTROL_CORE_PAD_CONTROL_DDRCH2_2_DDRCH2_PART7A_I__0P8REXT  (0x00000005U)

#define CSL_CONTROL_CORE_PAD_CONTROL_DDRCH2_2_DDRCH2_PART7A_SR_MASK  (0x001C0000U)
#define CSL_CONTROL_CORE_PAD_CONTROL_DDRCH2_2_DDRCH2_PART7A_SR_SHIFT  (18U)
#define CSL_CONTROL_CORE_PAD_CONTROL_DDRCH2_2_DDRCH2_PART7A_SR_RESETVAL  (0x00000002U)
#define CSL_CONTROL_CORE_PAD_CONTROL_DDRCH2_2_DDRCH2_PART7A_SR_SLOW  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_CONTROL_DDRCH2_2_DDRCH2_PART7A_SR_FASTEST  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_CONTROL_DDRCH2_2_DDRCH2_PART7A_SR_SLOWEST  (0x00000003U)
#define CSL_CONTROL_CORE_PAD_CONTROL_DDRCH2_2_DDRCH2_PART7A_SR_FAST  (0x00000002U)

#define CSL_CONTROL_CORE_PAD_CONTROL_DDRCH2_2_DDRCH2_PART7A_WD_MASK  (0x00030000U)
#define CSL_CONTROL_CORE_PAD_CONTROL_DDRCH2_2_DDRCH2_PART7A_WD_SHIFT  (16U)
#define CSL_CONTROL_CORE_PAD_CONTROL_DDRCH2_2_DDRCH2_PART7A_WD_RESETVAL  (0x00000002U)
#define CSL_CONTROL_CORE_PAD_CONTROL_DDRCH2_2_DDRCH2_PART7A_WD_PU  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_CONTROL_DDRCH2_2_DDRCH2_PART7A_WD_KEEPER  (0x00000003U)
#define CSL_CONTROL_CORE_PAD_CONTROL_DDRCH2_2_DDRCH2_PART7A_WD_NONE  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_CONTROL_DDRCH2_2_DDRCH2_PART7A_WD_PD  (0x00000002U)

#define CSL_CONTROL_CORE_PAD_CONTROL_DDRCH2_2_DDRCH2_PART7B_I_MASK  (0x0000E000U)
#define CSL_CONTROL_CORE_PAD_CONTROL_DDRCH2_2_DDRCH2_PART7B_I_SHIFT  (13U)
#define CSL_CONTROL_CORE_PAD_CONTROL_DDRCH2_2_DDRCH2_PART7B_I_RESETVAL  (0x00000002U)
#define CSL_CONTROL_CORE_PAD_CONTROL_DDRCH2_2_DDRCH2_PART7B_I__0P73REXT  (0x00000006U)
#define CSL_CONTROL_CORE_PAD_CONTROL_DDRCH2_2_DDRCH2_PART7B_I__0P88REXT  (0x00000004U)
#define CSL_CONTROL_CORE_PAD_CONTROL_DDRCH2_2_DDRCH2_PART7B_I__1P33REXT  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_CONTROL_DDRCH2_2_DDRCH2_PART7B_I_REXT  (0x00000003U)
#define CSL_CONTROL_CORE_PAD_CONTROL_DDRCH2_2_DDRCH2_PART7B_I__1P6REXT  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_CONTROL_DDRCH2_2_DDRCH2_PART7B_I__0P67REXT  (0x00000007U)
#define CSL_CONTROL_CORE_PAD_CONTROL_DDRCH2_2_DDRCH2_PART7B_I__1P14REXT  (0x00000002U)
#define CSL_CONTROL_CORE_PAD_CONTROL_DDRCH2_2_DDRCH2_PART7B_I__0P8REXT  (0x00000005U)

#define CSL_CONTROL_CORE_PAD_CONTROL_DDRCH2_2_DDRCH2_PART7B_SR_MASK  (0x00001C00U)
#define CSL_CONTROL_CORE_PAD_CONTROL_DDRCH2_2_DDRCH2_PART7B_SR_SHIFT  (10U)
#define CSL_CONTROL_CORE_PAD_CONTROL_DDRCH2_2_DDRCH2_PART7B_SR_RESETVAL  (0x00000002U)
#define CSL_CONTROL_CORE_PAD_CONTROL_DDRCH2_2_DDRCH2_PART7B_SR_SLOW  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_CONTROL_DDRCH2_2_DDRCH2_PART7B_SR_FASTEST  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_CONTROL_DDRCH2_2_DDRCH2_PART7B_SR_SLOWEST  (0x00000003U)
#define CSL_CONTROL_CORE_PAD_CONTROL_DDRCH2_2_DDRCH2_PART7B_SR_FAST  (0x00000002U)

#define CSL_CONTROL_CORE_PAD_CONTROL_DDRCH2_2_DDRCH2_PART7B_WD_MASK  (0x00000300U)
#define CSL_CONTROL_CORE_PAD_CONTROL_DDRCH2_2_DDRCH2_PART7B_WD_SHIFT  (8U)
#define CSL_CONTROL_CORE_PAD_CONTROL_DDRCH2_2_DDRCH2_PART7B_WD_RESETVAL  (0x00000002U)
#define CSL_CONTROL_CORE_PAD_CONTROL_DDRCH2_2_DDRCH2_PART7B_WD_PU  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_CONTROL_DDRCH2_2_DDRCH2_PART7B_WD_KEEPER  (0x00000003U)
#define CSL_CONTROL_CORE_PAD_CONTROL_DDRCH2_2_DDRCH2_PART7B_WD_NONE  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_CONTROL_DDRCH2_2_DDRCH2_PART7B_WD_PD  (0x00000002U)

#define CSL_CONTROL_CORE_PAD_CONTROL_DDRCH2_2_RESETVAL          (0x004a4a00U)

/* CONTROL_DDRIO_0 */

#define CSL_CONTROL_CORE_PAD_CONTROL_DDRIO_0_DDRCH1_VREF_DQ0_INT_CCAP0_MASK  (0x00080000U)
#define CSL_CONTROL_CORE_PAD_CONTROL_DDRIO_0_DDRCH1_VREF_DQ0_INT_CCAP0_SHIFT  (19U)
#define CSL_CONTROL_CORE_PAD_CONTROL_DDRIO_0_DDRCH1_VREF_DQ0_INT_CCAP0_RESETVAL  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_CONTROL_DDRIO_0_DDRCH1_VREF_DQ0_INT_CCAP0_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_CONTROL_DDRIO_0_DDRCH1_VREF_DQ0_INT_CCAP0_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_CONTROL_DDRIO_0_DDRCH1_VREF_DQ0_INT_CCAP1_MASK  (0x00040000U)
#define CSL_CONTROL_CORE_PAD_CONTROL_DDRIO_0_DDRCH1_VREF_DQ0_INT_CCAP1_SHIFT  (18U)
#define CSL_CONTROL_CORE_PAD_CONTROL_DDRIO_0_DDRCH1_VREF_DQ0_INT_CCAP1_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_CONTROL_DDRIO_0_DDRCH1_VREF_DQ0_INT_CCAP1_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_CONTROL_DDRIO_0_DDRCH1_VREF_DQ0_INT_CCAP1_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_CONTROL_DDRIO_0_DDRCH1_VREF_DQ0_INT_TAP0_MASK  (0x00020000U)
#define CSL_CONTROL_CORE_PAD_CONTROL_DDRIO_0_DDRCH1_VREF_DQ0_INT_TAP0_SHIFT  (17U)
#define CSL_CONTROL_CORE_PAD_CONTROL_DDRIO_0_DDRCH1_VREF_DQ0_INT_TAP0_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_CONTROL_DDRIO_0_DDRCH1_VREF_DQ0_INT_TAP0_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_CONTROL_DDRIO_0_DDRCH1_VREF_DQ0_INT_TAP0_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_CONTROL_DDRIO_0_DDRCH1_VREF_DQ0_INT_TAP1_MASK  (0x00010000U)
#define CSL_CONTROL_CORE_PAD_CONTROL_DDRIO_0_DDRCH1_VREF_DQ0_INT_TAP1_SHIFT  (16U)
#define CSL_CONTROL_CORE_PAD_CONTROL_DDRIO_0_DDRCH1_VREF_DQ0_INT_TAP1_RESETVAL  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_CONTROL_DDRIO_0_DDRCH1_VREF_DQ0_INT_TAP1_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_CONTROL_DDRIO_0_DDRCH1_VREF_DQ0_INT_TAP1_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_CONTROL_DDRIO_0_DDRCH1_VREF_DQ0_INT_EN_MASK  (0x00008000U)
#define CSL_CONTROL_CORE_PAD_CONTROL_DDRIO_0_DDRCH1_VREF_DQ0_INT_EN_SHIFT  (15U)
#define CSL_CONTROL_CORE_PAD_CONTROL_DDRIO_0_DDRCH1_VREF_DQ0_INT_EN_RESETVAL  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_CONTROL_DDRIO_0_DDRCH1_VREF_DQ0_INT_EN_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_CONTROL_DDRIO_0_DDRCH1_VREF_DQ0_INT_EN_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_CONTROL_DDRIO_0_DDRCH1_VREF_DQ1_INT_CCAP0_MASK  (0x00004000U)
#define CSL_CONTROL_CORE_PAD_CONTROL_DDRIO_0_DDRCH1_VREF_DQ1_INT_CCAP0_SHIFT  (14U)
#define CSL_CONTROL_CORE_PAD_CONTROL_DDRIO_0_DDRCH1_VREF_DQ1_INT_CCAP0_RESETVAL  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_CONTROL_DDRIO_0_DDRCH1_VREF_DQ1_INT_CCAP0_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_CONTROL_DDRIO_0_DDRCH1_VREF_DQ1_INT_CCAP0_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_CONTROL_DDRIO_0_DDRCH1_VREF_DQ1_INT_CCAP1_MASK  (0x00002000U)
#define CSL_CONTROL_CORE_PAD_CONTROL_DDRIO_0_DDRCH1_VREF_DQ1_INT_CCAP1_SHIFT  (13U)
#define CSL_CONTROL_CORE_PAD_CONTROL_DDRIO_0_DDRCH1_VREF_DQ1_INT_CCAP1_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_CONTROL_DDRIO_0_DDRCH1_VREF_DQ1_INT_CCAP1_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_CONTROL_DDRIO_0_DDRCH1_VREF_DQ1_INT_CCAP1_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_CONTROL_DDRIO_0_DDRCH1_VREF_DQ1_INT_TAP0_MASK  (0x00001000U)
#define CSL_CONTROL_CORE_PAD_CONTROL_DDRIO_0_DDRCH1_VREF_DQ1_INT_TAP0_SHIFT  (12U)
#define CSL_CONTROL_CORE_PAD_CONTROL_DDRIO_0_DDRCH1_VREF_DQ1_INT_TAP0_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_CONTROL_DDRIO_0_DDRCH1_VREF_DQ1_INT_TAP0_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_CONTROL_DDRIO_0_DDRCH1_VREF_DQ1_INT_TAP0_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_CONTROL_DDRIO_0_DDRCH1_VREF_DQ1_INT_TAP1_MASK  (0x00000800U)
#define CSL_CONTROL_CORE_PAD_CONTROL_DDRIO_0_DDRCH1_VREF_DQ1_INT_TAP1_SHIFT  (11U)
#define CSL_CONTROL_CORE_PAD_CONTROL_DDRIO_0_DDRCH1_VREF_DQ1_INT_TAP1_RESETVAL  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_CONTROL_DDRIO_0_DDRCH1_VREF_DQ1_INT_TAP1_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_CONTROL_DDRIO_0_DDRCH1_VREF_DQ1_INT_TAP1_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_CONTROL_DDRIO_0_DDRCH1_VREF_DQ1_INT_EN_MASK  (0x00000400U)
#define CSL_CONTROL_CORE_PAD_CONTROL_DDRIO_0_DDRCH1_VREF_DQ1_INT_EN_SHIFT  (10U)
#define CSL_CONTROL_CORE_PAD_CONTROL_DDRIO_0_DDRCH1_VREF_DQ1_INT_EN_RESETVAL  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_CONTROL_DDRIO_0_DDRCH1_VREF_DQ1_INT_EN_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_CONTROL_DDRIO_0_DDRCH1_VREF_DQ1_INT_EN_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_CONTROL_DDRIO_0_DDRCH1_VREF_DQ2_INT_CCAP0_MASK  (0x00000200U)
#define CSL_CONTROL_CORE_PAD_CONTROL_DDRIO_0_DDRCH1_VREF_DQ2_INT_CCAP0_SHIFT  (9U)
#define CSL_CONTROL_CORE_PAD_CONTROL_DDRIO_0_DDRCH1_VREF_DQ2_INT_CCAP0_RESETVAL  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_CONTROL_DDRIO_0_DDRCH1_VREF_DQ2_INT_CCAP0_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_CONTROL_DDRIO_0_DDRCH1_VREF_DQ2_INT_CCAP0_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_CONTROL_DDRIO_0_DDRCH1_VREF_DQ2_INT_CCAP1_MASK  (0x00000100U)
#define CSL_CONTROL_CORE_PAD_CONTROL_DDRIO_0_DDRCH1_VREF_DQ2_INT_CCAP1_SHIFT  (8U)
#define CSL_CONTROL_CORE_PAD_CONTROL_DDRIO_0_DDRCH1_VREF_DQ2_INT_CCAP1_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_CONTROL_DDRIO_0_DDRCH1_VREF_DQ2_INT_CCAP1_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_CONTROL_DDRIO_0_DDRCH1_VREF_DQ2_INT_CCAP1_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_CONTROL_DDRIO_0_DDRCH1_VREF_DQ2_INT_TAP0_MASK  (0x00000080U)
#define CSL_CONTROL_CORE_PAD_CONTROL_DDRIO_0_DDRCH1_VREF_DQ2_INT_TAP0_SHIFT  (7U)
#define CSL_CONTROL_CORE_PAD_CONTROL_DDRIO_0_DDRCH1_VREF_DQ2_INT_TAP0_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_CONTROL_DDRIO_0_DDRCH1_VREF_DQ2_INT_TAP0_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_CONTROL_DDRIO_0_DDRCH1_VREF_DQ2_INT_TAP0_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_CONTROL_DDRIO_0_DDRCH1_VREF_DQ2_INT_TAP1_MASK  (0x00000040U)
#define CSL_CONTROL_CORE_PAD_CONTROL_DDRIO_0_DDRCH1_VREF_DQ2_INT_TAP1_SHIFT  (6U)
#define CSL_CONTROL_CORE_PAD_CONTROL_DDRIO_0_DDRCH1_VREF_DQ2_INT_TAP1_RESETVAL  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_CONTROL_DDRIO_0_DDRCH1_VREF_DQ2_INT_TAP1_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_CONTROL_DDRIO_0_DDRCH1_VREF_DQ2_INT_TAP1_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_CONTROL_DDRIO_0_DDRCH1_VREF_DQ2_INT_EN_MASK  (0x00000020U)
#define CSL_CONTROL_CORE_PAD_CONTROL_DDRIO_0_DDRCH1_VREF_DQ2_INT_EN_SHIFT  (5U)
#define CSL_CONTROL_CORE_PAD_CONTROL_DDRIO_0_DDRCH1_VREF_DQ2_INT_EN_RESETVAL  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_CONTROL_DDRIO_0_DDRCH1_VREF_DQ2_INT_EN_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_CONTROL_DDRIO_0_DDRCH1_VREF_DQ2_INT_EN_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_CONTROL_DDRIO_0_RESETVAL           (0x0009ce60U)

/* CONTROL_DDRIO_1 */

#define CSL_CONTROL_CORE_PAD_CONTROL_DDRIO_1_DDRCH2_VREF_DQ0_INT_CCAP0_MASK  (0x04000000U)
#define CSL_CONTROL_CORE_PAD_CONTROL_DDRIO_1_DDRCH2_VREF_DQ0_INT_CCAP0_SHIFT  (26U)
#define CSL_CONTROL_CORE_PAD_CONTROL_DDRIO_1_DDRCH2_VREF_DQ0_INT_CCAP0_RESETVAL  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_CONTROL_DDRIO_1_DDRCH2_VREF_DQ0_INT_CCAP0_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_CONTROL_DDRIO_1_DDRCH2_VREF_DQ0_INT_CCAP0_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_CONTROL_DDRIO_1_DDRCH2_VREF_DQ0_INT_CCAP1_MASK  (0x02000000U)
#define CSL_CONTROL_CORE_PAD_CONTROL_DDRIO_1_DDRCH2_VREF_DQ0_INT_CCAP1_SHIFT  (25U)
#define CSL_CONTROL_CORE_PAD_CONTROL_DDRIO_1_DDRCH2_VREF_DQ0_INT_CCAP1_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_CONTROL_DDRIO_1_DDRCH2_VREF_DQ0_INT_CCAP1_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_CONTROL_DDRIO_1_DDRCH2_VREF_DQ0_INT_CCAP1_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_CONTROL_DDRIO_1_DDRCH2_VREF_DQ0_INT_TAP0_MASK  (0x01000000U)
#define CSL_CONTROL_CORE_PAD_CONTROL_DDRIO_1_DDRCH2_VREF_DQ0_INT_TAP0_SHIFT  (24U)
#define CSL_CONTROL_CORE_PAD_CONTROL_DDRIO_1_DDRCH2_VREF_DQ0_INT_TAP0_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_CONTROL_DDRIO_1_DDRCH2_VREF_DQ0_INT_TAP0_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_CONTROL_DDRIO_1_DDRCH2_VREF_DQ0_INT_TAP0_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_CONTROL_DDRIO_1_DDRCH2_VREF_DQ0_INT_TAP1_MASK  (0x00800000U)
#define CSL_CONTROL_CORE_PAD_CONTROL_DDRIO_1_DDRCH2_VREF_DQ0_INT_TAP1_SHIFT  (23U)
#define CSL_CONTROL_CORE_PAD_CONTROL_DDRIO_1_DDRCH2_VREF_DQ0_INT_TAP1_RESETVAL  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_CONTROL_DDRIO_1_DDRCH2_VREF_DQ0_INT_TAP1_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_CONTROL_DDRIO_1_DDRCH2_VREF_DQ0_INT_TAP1_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_CONTROL_DDRIO_1_DDRCH2_VREF_DQ0_INT_EN_MASK  (0x00400000U)
#define CSL_CONTROL_CORE_PAD_CONTROL_DDRIO_1_DDRCH2_VREF_DQ0_INT_EN_SHIFT  (22U)
#define CSL_CONTROL_CORE_PAD_CONTROL_DDRIO_1_DDRCH2_VREF_DQ0_INT_EN_RESETVAL  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_CONTROL_DDRIO_1_DDRCH2_VREF_DQ0_INT_EN_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_CONTROL_DDRIO_1_DDRCH2_VREF_DQ0_INT_EN_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_CONTROL_DDRIO_1_DDRCH2_VREF_DQ1_INT_CCAP0_MASK  (0x00200000U)
#define CSL_CONTROL_CORE_PAD_CONTROL_DDRIO_1_DDRCH2_VREF_DQ1_INT_CCAP0_SHIFT  (21U)
#define CSL_CONTROL_CORE_PAD_CONTROL_DDRIO_1_DDRCH2_VREF_DQ1_INT_CCAP0_RESETVAL  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_CONTROL_DDRIO_1_DDRCH2_VREF_DQ1_INT_CCAP0_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_CONTROL_DDRIO_1_DDRCH2_VREF_DQ1_INT_CCAP0_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_CONTROL_DDRIO_1_DDRCH2_VREF_DQ1_INT_CCAP1_MASK  (0x00100000U)
#define CSL_CONTROL_CORE_PAD_CONTROL_DDRIO_1_DDRCH2_VREF_DQ1_INT_CCAP1_SHIFT  (20U)
#define CSL_CONTROL_CORE_PAD_CONTROL_DDRIO_1_DDRCH2_VREF_DQ1_INT_CCAP1_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_CONTROL_DDRIO_1_DDRCH2_VREF_DQ1_INT_CCAP1_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_CONTROL_DDRIO_1_DDRCH2_VREF_DQ1_INT_CCAP1_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_CONTROL_DDRIO_1_DDRCH2_VREF_DQ1_INT_TAP0_MASK  (0x00080000U)
#define CSL_CONTROL_CORE_PAD_CONTROL_DDRIO_1_DDRCH2_VREF_DQ1_INT_TAP0_SHIFT  (19U)
#define CSL_CONTROL_CORE_PAD_CONTROL_DDRIO_1_DDRCH2_VREF_DQ1_INT_TAP0_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_CONTROL_DDRIO_1_DDRCH2_VREF_DQ1_INT_TAP0_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_CONTROL_DDRIO_1_DDRCH2_VREF_DQ1_INT_TAP0_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_CONTROL_DDRIO_1_DDRCH2_VREF_DQ1_INT_TAP1_MASK  (0x00040000U)
#define CSL_CONTROL_CORE_PAD_CONTROL_DDRIO_1_DDRCH2_VREF_DQ1_INT_TAP1_SHIFT  (18U)
#define CSL_CONTROL_CORE_PAD_CONTROL_DDRIO_1_DDRCH2_VREF_DQ1_INT_TAP1_RESETVAL  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_CONTROL_DDRIO_1_DDRCH2_VREF_DQ1_INT_TAP1_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_CONTROL_DDRIO_1_DDRCH2_VREF_DQ1_INT_TAP1_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_CONTROL_DDRIO_1_DDRCH2_VREF_DQ1_INT_EN_MASK  (0x00020000U)
#define CSL_CONTROL_CORE_PAD_CONTROL_DDRIO_1_DDRCH2_VREF_DQ1_INT_EN_SHIFT  (17U)
#define CSL_CONTROL_CORE_PAD_CONTROL_DDRIO_1_DDRCH2_VREF_DQ1_INT_EN_RESETVAL  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_CONTROL_DDRIO_1_DDRCH2_VREF_DQ1_INT_EN_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_CONTROL_DDRIO_1_DDRCH2_VREF_DQ1_INT_EN_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_CONTROL_DDRIO_1_DDRCH2_VREF_DQ2_INT_CCAP0_MASK  (0x00010000U)
#define CSL_CONTROL_CORE_PAD_CONTROL_DDRIO_1_DDRCH2_VREF_DQ2_INT_CCAP0_SHIFT  (16U)
#define CSL_CONTROL_CORE_PAD_CONTROL_DDRIO_1_DDRCH2_VREF_DQ2_INT_CCAP0_RESETVAL  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_CONTROL_DDRIO_1_DDRCH2_VREF_DQ2_INT_CCAP0_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_CONTROL_DDRIO_1_DDRCH2_VREF_DQ2_INT_CCAP0_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_CONTROL_DDRIO_1_DDRCH2_VREF_DQ2_INT_CCAP1_MASK  (0x00008000U)
#define CSL_CONTROL_CORE_PAD_CONTROL_DDRIO_1_DDRCH2_VREF_DQ2_INT_CCAP1_SHIFT  (15U)
#define CSL_CONTROL_CORE_PAD_CONTROL_DDRIO_1_DDRCH2_VREF_DQ2_INT_CCAP1_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_CONTROL_DDRIO_1_DDRCH2_VREF_DQ2_INT_CCAP1_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_CONTROL_DDRIO_1_DDRCH2_VREF_DQ2_INT_CCAP1_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_CONTROL_DDRIO_1_DDRCH2_VREF_DQ2_INT_TAP0_MASK  (0x00004000U)
#define CSL_CONTROL_CORE_PAD_CONTROL_DDRIO_1_DDRCH2_VREF_DQ2_INT_TAP0_SHIFT  (14U)
#define CSL_CONTROL_CORE_PAD_CONTROL_DDRIO_1_DDRCH2_VREF_DQ2_INT_TAP0_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_CONTROL_DDRIO_1_DDRCH2_VREF_DQ2_INT_TAP0_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_CONTROL_DDRIO_1_DDRCH2_VREF_DQ2_INT_TAP0_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_CONTROL_DDRIO_1_DDRCH2_VREF_DQ2_INT_TAP1_MASK  (0x00002000U)
#define CSL_CONTROL_CORE_PAD_CONTROL_DDRIO_1_DDRCH2_VREF_DQ2_INT_TAP1_SHIFT  (13U)
#define CSL_CONTROL_CORE_PAD_CONTROL_DDRIO_1_DDRCH2_VREF_DQ2_INT_TAP1_RESETVAL  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_CONTROL_DDRIO_1_DDRCH2_VREF_DQ2_INT_TAP1_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_CONTROL_DDRIO_1_DDRCH2_VREF_DQ2_INT_TAP1_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_CONTROL_DDRIO_1_DDRCH2_VREF_DQ2_INT_EN_MASK  (0x00001000U)
#define CSL_CONTROL_CORE_PAD_CONTROL_DDRIO_1_DDRCH2_VREF_DQ2_INT_EN_SHIFT  (12U)
#define CSL_CONTROL_CORE_PAD_CONTROL_DDRIO_1_DDRCH2_VREF_DQ2_INT_EN_RESETVAL  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_CONTROL_DDRIO_1_DDRCH2_VREF_DQ2_INT_EN_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_CONTROL_DDRIO_1_DDRCH2_VREF_DQ2_INT_EN_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_CONTROL_DDRIO_1_RESETVAL           (0x04e73000U)

/* CONTROL_HYST_1 */

#define CSL_CONTROL_CORE_PAD_CONTROL_HYST_1_SDCARD_HYST_MASK    (0x80000000U)
#define CSL_CONTROL_CORE_PAD_CONTROL_HYST_1_SDCARD_HYST_SHIFT   (31U)
#define CSL_CONTROL_CORE_PAD_CONTROL_HYST_1_SDCARD_HYST_RESETVAL  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_CONTROL_HYST_1_SDCARD_HYST_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_CONTROL_HYST_1_SDCARD_HYST_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_CONTROL_HYST_1_SDCARD_IC_MASK      (0x60000000U)
#define CSL_CONTROL_CORE_PAD_CONTROL_HYST_1_SDCARD_IC_SHIFT     (29U)
#define CSL_CONTROL_CORE_PAD_CONTROL_HYST_1_SDCARD_IC_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_CONTROL_HYST_1_SDCARD_IC_MAX       (0x00000003U)

#define CSL_CONTROL_CORE_PAD_CONTROL_HYST_1_RESETVAL            (0x80000000U)

/* USBB_HSIC_CONTROL */

#define CSL_CONTROL_CORE_PAD_USBB_HSIC_CONTROL_USBB1_HSIC_STROBE_OFFMODEWD0VALUE_RESERVED_MASK  (0x80000000U)
#define CSL_CONTROL_CORE_PAD_USBB_HSIC_CONTROL_USBB1_HSIC_STROBE_OFFMODEWD0VALUE_RESERVED_SHIFT  (31U)
#define CSL_CONTROL_CORE_PAD_USBB_HSIC_CONTROL_USBB1_HSIC_STROBE_OFFMODEWD0VALUE_RESERVED_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_USBB_HSIC_CONTROL_USBB1_HSIC_STROBE_OFFMODEWD0VALUE_RESERVED_MAX  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_USBB_HSIC_CONTROL_USBB1_HSIC_STROBE_OFFMODEWD1VALUE_RESERVED_MASK  (0x40000000U)
#define CSL_CONTROL_CORE_PAD_USBB_HSIC_CONTROL_USBB1_HSIC_STROBE_OFFMODEWD1VALUE_RESERVED_SHIFT  (30U)
#define CSL_CONTROL_CORE_PAD_USBB_HSIC_CONTROL_USBB1_HSIC_STROBE_OFFMODEWD1VALUE_RESERVED_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_USBB_HSIC_CONTROL_USBB1_HSIC_STROBE_OFFMODEWD1VALUE_RESERVED_MAX  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_USBB_HSIC_CONTROL_USBB1_HSIC_DATA_OFFMODEWD0VALUE_RESERVED_MASK  (0x20000000U)
#define CSL_CONTROL_CORE_PAD_USBB_HSIC_CONTROL_USBB1_HSIC_DATA_OFFMODEWD0VALUE_RESERVED_SHIFT  (29U)
#define CSL_CONTROL_CORE_PAD_USBB_HSIC_CONTROL_USBB1_HSIC_DATA_OFFMODEWD0VALUE_RESERVED_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_USBB_HSIC_CONTROL_USBB1_HSIC_DATA_OFFMODEWD0VALUE_RESERVED_MAX  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_USBB_HSIC_CONTROL_USBB1_HSIC_DATA_OFFMODEWD1VALUE_RESERVED_MASK  (0x10000000U)
#define CSL_CONTROL_CORE_PAD_USBB_HSIC_CONTROL_USBB1_HSIC_DATA_OFFMODEWD1VALUE_RESERVED_SHIFT  (28U)
#define CSL_CONTROL_CORE_PAD_USBB_HSIC_CONTROL_USBB1_HSIC_DATA_OFFMODEWD1VALUE_RESERVED_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_USBB_HSIC_CONTROL_USBB1_HSIC_DATA_OFFMODEWD1VALUE_RESERVED_MAX  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_USBB_HSIC_CONTROL_USBB2_HSIC_STROBE_OFFMODEWD0VALUE_RESERVED_MASK  (0x08000000U)
#define CSL_CONTROL_CORE_PAD_USBB_HSIC_CONTROL_USBB2_HSIC_STROBE_OFFMODEWD0VALUE_RESERVED_SHIFT  (27U)
#define CSL_CONTROL_CORE_PAD_USBB_HSIC_CONTROL_USBB2_HSIC_STROBE_OFFMODEWD0VALUE_RESERVED_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_USBB_HSIC_CONTROL_USBB2_HSIC_STROBE_OFFMODEWD0VALUE_RESERVED_MAX  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_USBB_HSIC_CONTROL_USBB2_HSIC_STROBE_OFFMODEWD1VALUE_RESERVED_MASK  (0x04000000U)
#define CSL_CONTROL_CORE_PAD_USBB_HSIC_CONTROL_USBB2_HSIC_STROBE_OFFMODEWD1VALUE_RESERVED_SHIFT  (26U)
#define CSL_CONTROL_CORE_PAD_USBB_HSIC_CONTROL_USBB2_HSIC_STROBE_OFFMODEWD1VALUE_RESERVED_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_USBB_HSIC_CONTROL_USBB2_HSIC_STROBE_OFFMODEWD1VALUE_RESERVED_MAX  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_USBB_HSIC_CONTROL_USBB2_HSIC_DATA_OFFMODEWD0VALUE_RESERVED_MASK  (0x02000000U)
#define CSL_CONTROL_CORE_PAD_USBB_HSIC_CONTROL_USBB2_HSIC_DATA_OFFMODEWD0VALUE_RESERVED_SHIFT  (25U)
#define CSL_CONTROL_CORE_PAD_USBB_HSIC_CONTROL_USBB2_HSIC_DATA_OFFMODEWD0VALUE_RESERVED_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_USBB_HSIC_CONTROL_USBB2_HSIC_DATA_OFFMODEWD0VALUE_RESERVED_MAX  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_USBB_HSIC_CONTROL_USBB2_HSIC_DATA_OFFMODEWD1VALUE_RESERVED_MASK  (0x01000000U)
#define CSL_CONTROL_CORE_PAD_USBB_HSIC_CONTROL_USBB2_HSIC_DATA_OFFMODEWD1VALUE_RESERVED_SHIFT  (24U)
#define CSL_CONTROL_CORE_PAD_USBB_HSIC_CONTROL_USBB2_HSIC_DATA_OFFMODEWD1VALUE_RESERVED_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_USBB_HSIC_CONTROL_USBB2_HSIC_DATA_OFFMODEWD1VALUE_RESERVED_MAX  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_USBB_HSIC_CONTROL_USBB3_HSIC_STROBE_OFFMODEWD0VALUE_RESERVED_MASK  (0x00800000U)
#define CSL_CONTROL_CORE_PAD_USBB_HSIC_CONTROL_USBB3_HSIC_STROBE_OFFMODEWD0VALUE_RESERVED_SHIFT  (23U)
#define CSL_CONTROL_CORE_PAD_USBB_HSIC_CONTROL_USBB3_HSIC_STROBE_OFFMODEWD0VALUE_RESERVED_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_USBB_HSIC_CONTROL_USBB3_HSIC_STROBE_OFFMODEWD0VALUE_RESERVED_MAX  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_USBB_HSIC_CONTROL_USBB3_HSIC_STROBE_OFFMODEWD1VALUE_RESERVED_MASK  (0x00400000U)
#define CSL_CONTROL_CORE_PAD_USBB_HSIC_CONTROL_USBB3_HSIC_STROBE_OFFMODEWD1VALUE_RESERVED_SHIFT  (22U)
#define CSL_CONTROL_CORE_PAD_USBB_HSIC_CONTROL_USBB3_HSIC_STROBE_OFFMODEWD1VALUE_RESERVED_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_USBB_HSIC_CONTROL_USBB3_HSIC_STROBE_OFFMODEWD1VALUE_RESERVED_MAX  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_USBB_HSIC_CONTROL_USBB3_HSIC_DATA_OFFMODEWD0VALUE_RESERVED_MASK  (0x00200000U)
#define CSL_CONTROL_CORE_PAD_USBB_HSIC_CONTROL_USBB3_HSIC_DATA_OFFMODEWD0VALUE_RESERVED_SHIFT  (21U)
#define CSL_CONTROL_CORE_PAD_USBB_HSIC_CONTROL_USBB3_HSIC_DATA_OFFMODEWD0VALUE_RESERVED_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_USBB_HSIC_CONTROL_USBB3_HSIC_DATA_OFFMODEWD0VALUE_RESERVED_MAX  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_USBB_HSIC_CONTROL_USBB3_HSIC_DATA_OFFMODEWD1VALUE_RESERVED_MASK  (0x00100000U)
#define CSL_CONTROL_CORE_PAD_USBB_HSIC_CONTROL_USBB3_HSIC_DATA_OFFMODEWD1VALUE_RESERVED_SHIFT  (20U)
#define CSL_CONTROL_CORE_PAD_USBB_HSIC_CONTROL_USBB3_HSIC_DATA_OFFMODEWD1VALUE_RESERVED_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_USBB_HSIC_CONTROL_USBB3_HSIC_DATA_OFFMODEWD1VALUE_RESERVED_MAX  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_USBB_HSIC_CONTROL_RESETVAL         (0x00000000U)

/* CONTROL_C2C */

#define CSL_CONTROL_CORE_PAD_CONTROL_C2C_MIRROR_MODE_EN_RESERVED_MASK  (0x80000000U)
#define CSL_CONTROL_CORE_PAD_CONTROL_C2C_MIRROR_MODE_EN_RESERVED_SHIFT  (31U)
#define CSL_CONTROL_CORE_PAD_CONTROL_C2C_MIRROR_MODE_EN_RESERVED_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_CONTROL_C2C_MIRROR_MODE_EN_RESERVED_MAX  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_CONTROL_C2C_C2C_SPARE_RESERVED_MASK  (0x7F000000U)
#define CSL_CONTROL_CORE_PAD_CONTROL_C2C_C2C_SPARE_RESERVED_SHIFT  (24U)
#define CSL_CONTROL_CORE_PAD_CONTROL_C2C_C2C_SPARE_RESERVED_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_CONTROL_C2C_C2C_SPARE_RESERVED_MAX  (0x0000007fU)

#define CSL_CONTROL_CORE_PAD_CONTROL_C2C_RESETVAL               (0x00000000U)

/* CORE_CONTROL_SPARE_RW */

#define CSL_CONTROL_CORE_PAD_CORE_CONTROL_SPARE_RW_CORE_CONTROL_SPARE_RW_MASK  (0xFFFFFFFFU)
#define CSL_CONTROL_CORE_PAD_CORE_CONTROL_SPARE_RW_CORE_CONTROL_SPARE_RW_SHIFT  (0U)
#define CSL_CONTROL_CORE_PAD_CORE_CONTROL_SPARE_RW_CORE_CONTROL_SPARE_RW_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_CORE_CONTROL_SPARE_RW_CORE_CONTROL_SPARE_RW_MAX  (0xffffffffU)

#define CSL_CONTROL_CORE_PAD_CORE_CONTROL_SPARE_RW_RESETVAL     (0x00000000U)

/* CORE_CONTROL_SPARE_R */

#define CSL_CONTROL_CORE_PAD_CORE_CONTROL_SPARE_R_CORE_CONTROL_SPARE_R_MASK  (0xFFFFFFFFU)
#define CSL_CONTROL_CORE_PAD_CORE_CONTROL_SPARE_R_CORE_CONTROL_SPARE_R_SHIFT  (0U)
#define CSL_CONTROL_CORE_PAD_CORE_CONTROL_SPARE_R_CORE_CONTROL_SPARE_R_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_CORE_CONTROL_SPARE_R_CORE_CONTROL_SPARE_R_MAX  (0xffffffffU)

#define CSL_CONTROL_CORE_PAD_CORE_CONTROL_SPARE_R_RESETVAL      (0x00000000U)

/* CORE_CONTROL_SPARE_R_C0 */

#define CSL_CONTROL_CORE_PAD_CORE_CONTROL_SPARE_R_C0_CORE_CONTROL_SPARE_R_C0_MASK  (0x80000000U)
#define CSL_CONTROL_CORE_PAD_CORE_CONTROL_SPARE_R_C0_CORE_CONTROL_SPARE_R_C0_SHIFT  (31U)
#define CSL_CONTROL_CORE_PAD_CORE_CONTROL_SPARE_R_C0_CORE_CONTROL_SPARE_R_C0_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_CORE_CONTROL_SPARE_R_C0_CORE_CONTROL_SPARE_R_C0_MAX  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_CORE_CONTROL_SPARE_R_C0_CORE_CONTROL_SPARE_R_C1_MASK  (0x40000000U)
#define CSL_CONTROL_CORE_PAD_CORE_CONTROL_SPARE_R_C0_CORE_CONTROL_SPARE_R_C1_SHIFT  (30U)
#define CSL_CONTROL_CORE_PAD_CORE_CONTROL_SPARE_R_C0_CORE_CONTROL_SPARE_R_C1_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_CORE_CONTROL_SPARE_R_C0_CORE_CONTROL_SPARE_R_C1_MAX  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_CORE_CONTROL_SPARE_R_C0_CORE_CONTROL_SPARE_R_C2_MASK  (0x20000000U)
#define CSL_CONTROL_CORE_PAD_CORE_CONTROL_SPARE_R_C0_CORE_CONTROL_SPARE_R_C2_SHIFT  (29U)
#define CSL_CONTROL_CORE_PAD_CORE_CONTROL_SPARE_R_C0_CORE_CONTROL_SPARE_R_C2_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_CORE_CONTROL_SPARE_R_C0_CORE_CONTROL_SPARE_R_C2_MAX  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_CORE_CONTROL_SPARE_R_C0_CORE_CONTROL_SPARE_R_C3_MASK  (0x10000000U)
#define CSL_CONTROL_CORE_PAD_CORE_CONTROL_SPARE_R_C0_CORE_CONTROL_SPARE_R_C3_SHIFT  (28U)
#define CSL_CONTROL_CORE_PAD_CORE_CONTROL_SPARE_R_C0_CORE_CONTROL_SPARE_R_C3_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_CORE_CONTROL_SPARE_R_C0_CORE_CONTROL_SPARE_R_C3_MAX  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_CORE_CONTROL_SPARE_R_C0_CORE_CONTROL_SPARE_R_C4_MASK  (0x08000000U)
#define CSL_CONTROL_CORE_PAD_CORE_CONTROL_SPARE_R_C0_CORE_CONTROL_SPARE_R_C4_SHIFT  (27U)
#define CSL_CONTROL_CORE_PAD_CORE_CONTROL_SPARE_R_C0_CORE_CONTROL_SPARE_R_C4_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_CORE_CONTROL_SPARE_R_C0_CORE_CONTROL_SPARE_R_C4_MAX  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_CORE_CONTROL_SPARE_R_C0_CORE_CONTROL_SPARE_R_C5_MASK  (0x04000000U)
#define CSL_CONTROL_CORE_PAD_CORE_CONTROL_SPARE_R_C0_CORE_CONTROL_SPARE_R_C5_SHIFT  (26U)
#define CSL_CONTROL_CORE_PAD_CORE_CONTROL_SPARE_R_C0_CORE_CONTROL_SPARE_R_C5_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_CORE_CONTROL_SPARE_R_C0_CORE_CONTROL_SPARE_R_C5_MAX  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_CORE_CONTROL_SPARE_R_C0_CORE_CONTROL_SPARE_R_C6_MASK  (0x02000000U)
#define CSL_CONTROL_CORE_PAD_CORE_CONTROL_SPARE_R_C0_CORE_CONTROL_SPARE_R_C6_SHIFT  (25U)
#define CSL_CONTROL_CORE_PAD_CORE_CONTROL_SPARE_R_C0_CORE_CONTROL_SPARE_R_C6_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_CORE_CONTROL_SPARE_R_C0_CORE_CONTROL_SPARE_R_C6_MAX  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_CORE_CONTROL_SPARE_R_C0_CORE_CONTROL_SPARE_R_C7_MASK  (0x01000000U)
#define CSL_CONTROL_CORE_PAD_CORE_CONTROL_SPARE_R_C0_CORE_CONTROL_SPARE_R_C7_SHIFT  (24U)
#define CSL_CONTROL_CORE_PAD_CORE_CONTROL_SPARE_R_C0_CORE_CONTROL_SPARE_R_C7_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_CORE_CONTROL_SPARE_R_C0_CORE_CONTROL_SPARE_R_C7_MAX  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_CORE_CONTROL_SPARE_R_C0_RESETVAL   (0x00000000U)

/* SRCOMP_NORTH_SIDE */

#define CSL_CONTROL_CORE_PAD_SRCOMP_NORTH_SIDE_USB2PHY_AUTORESUME_EN_2_MASK  (0x40000000U)
#define CSL_CONTROL_CORE_PAD_SRCOMP_NORTH_SIDE_USB2PHY_AUTORESUME_EN_2_SHIFT  (30U)
#define CSL_CONTROL_CORE_PAD_SRCOMP_NORTH_SIDE_USB2PHY_AUTORESUME_EN_2_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_SRCOMP_NORTH_SIDE_USB2PHY_AUTORESUME_EN_2_MAX  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_SRCOMP_NORTH_SIDE_USB2PHY_DISCHGDET_2_MASK  (0x20000000U)
#define CSL_CONTROL_CORE_PAD_SRCOMP_NORTH_SIDE_USB2PHY_DISCHGDET_2_SHIFT  (29U)
#define CSL_CONTROL_CORE_PAD_SRCOMP_NORTH_SIDE_USB2PHY_DISCHGDET_2_RESETVAL  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_SRCOMP_NORTH_SIDE_USB2PHY_DISCHGDET_2_MAX  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_SRCOMP_NORTH_SIDE_USB2PHY_PD_2_MASK  (0x10000000U)
#define CSL_CONTROL_CORE_PAD_SRCOMP_NORTH_SIDE_USB2PHY_PD_2_SHIFT  (28U)
#define CSL_CONTROL_CORE_PAD_SRCOMP_NORTH_SIDE_USB2PHY_PD_2_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_SRCOMP_NORTH_SIDE_USB2PHY_PD_2_MAX  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_SRCOMP_NORTH_SIDE_USB2PHY_CHG_DET_DM_COMP_2_MASK  (0x00100000U)
#define CSL_CONTROL_CORE_PAD_SRCOMP_NORTH_SIDE_USB2PHY_CHG_DET_DM_COMP_2_SHIFT  (20U)
#define CSL_CONTROL_CORE_PAD_SRCOMP_NORTH_SIDE_USB2PHY_CHG_DET_DM_COMP_2_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_SRCOMP_NORTH_SIDE_USB2PHY_CHG_DET_DM_COMP_2_MAX  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_SRCOMP_NORTH_SIDE_USB2PHY_CHG_DET_DP_COMP_2_MASK  (0x00080000U)
#define CSL_CONTROL_CORE_PAD_SRCOMP_NORTH_SIDE_USB2PHY_CHG_DET_DP_COMP_2_SHIFT  (19U)
#define CSL_CONTROL_CORE_PAD_SRCOMP_NORTH_SIDE_USB2PHY_CHG_DET_DP_COMP_2_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_SRCOMP_NORTH_SIDE_USB2PHY_CHG_DET_DP_COMP_2_MAX  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_SRCOMP_NORTH_SIDE_USB2PHY_DATADET_2_MASK  (0x00040000U)
#define CSL_CONTROL_CORE_PAD_SRCOMP_NORTH_SIDE_USB2PHY_DATADET_2_SHIFT  (18U)
#define CSL_CONTROL_CORE_PAD_SRCOMP_NORTH_SIDE_USB2PHY_DATADET_2_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_SRCOMP_NORTH_SIDE_USB2PHY_DATADET_2_MAX  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_SRCOMP_NORTH_SIDE_USB2PHY_CHGDETDONE_2_MASK  (0x00020000U)
#define CSL_CONTROL_CORE_PAD_SRCOMP_NORTH_SIDE_USB2PHY_CHGDETDONE_2_SHIFT  (17U)
#define CSL_CONTROL_CORE_PAD_SRCOMP_NORTH_SIDE_USB2PHY_CHGDETDONE_2_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_SRCOMP_NORTH_SIDE_USB2PHY_CHGDETDONE_2_MAX  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_SRCOMP_NORTH_SIDE_USB2PHY_CHGDETECTED_2_MASK  (0x00010000U)
#define CSL_CONTROL_CORE_PAD_SRCOMP_NORTH_SIDE_USB2PHY_CHGDETECTED_2_SHIFT  (16U)
#define CSL_CONTROL_CORE_PAD_SRCOMP_NORTH_SIDE_USB2PHY_CHGDETECTED_2_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_SRCOMP_NORTH_SIDE_USB2PHY_CHGDETECTED_2_MAX  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_SRCOMP_NORTH_SIDE_USB2PHY_RESETDONEMCLK_2_MASK  (0x00008000U)
#define CSL_CONTROL_CORE_PAD_SRCOMP_NORTH_SIDE_USB2PHY_RESETDONEMCLK_2_SHIFT  (15U)
#define CSL_CONTROL_CORE_PAD_SRCOMP_NORTH_SIDE_USB2PHY_RESETDONEMCLK_2_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_SRCOMP_NORTH_SIDE_USB2PHY_RESETDONEMCLK_2_MAX  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_SRCOMP_NORTH_SIDE_USB2PHY_UTMIRESETDONE_2_MASK  (0x00004000U)
#define CSL_CONTROL_CORE_PAD_SRCOMP_NORTH_SIDE_USB2PHY_UTMIRESETDONE_2_SHIFT  (14U)
#define CSL_CONTROL_CORE_PAD_SRCOMP_NORTH_SIDE_USB2PHY_UTMIRESETDONE_2_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_SRCOMP_NORTH_SIDE_USB2PHY_UTMIRESETDONE_2_MAX  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_SRCOMP_NORTH_SIDE_USBDPLL_FREQLOCK_2_MASK  (0x00002000U)
#define CSL_CONTROL_CORE_PAD_SRCOMP_NORTH_SIDE_USBDPLL_FREQLOCK_2_SHIFT  (13U)
#define CSL_CONTROL_CORE_PAD_SRCOMP_NORTH_SIDE_USBDPLL_FREQLOCK_2_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_SRCOMP_NORTH_SIDE_USBDPLL_FREQLOCK_2_MAX  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_SRCOMP_NORTH_SIDE_USB2PHY_RESETDONETCLK_2_MASK  (0x00001000U)
#define CSL_CONTROL_CORE_PAD_SRCOMP_NORTH_SIDE_USB2PHY_RESETDONETCLK_2_SHIFT  (12U)
#define CSL_CONTROL_CORE_PAD_SRCOMP_NORTH_SIDE_USB2PHY_RESETDONETCLK_2_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_SRCOMP_NORTH_SIDE_USB2PHY_RESETDONETCLK_2_MAX  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_SRCOMP_NORTH_SIDE_USB2PHY_GPIOMODE_2_MASK  (0x00000800U)
#define CSL_CONTROL_CORE_PAD_SRCOMP_NORTH_SIDE_USB2PHY_GPIOMODE_2_SHIFT  (11U)
#define CSL_CONTROL_CORE_PAD_SRCOMP_NORTH_SIDE_USB2PHY_GPIOMODE_2_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_SRCOMP_NORTH_SIDE_USB2PHY_GPIOMODE_2_MAX  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_SRCOMP_NORTH_SIDE_USB2PHY_CHG_DET_EXT_CTL_2_MASK  (0x00000400U)
#define CSL_CONTROL_CORE_PAD_SRCOMP_NORTH_SIDE_USB2PHY_CHG_DET_EXT_CTL_2_SHIFT  (10U)
#define CSL_CONTROL_CORE_PAD_SRCOMP_NORTH_SIDE_USB2PHY_CHG_DET_EXT_CTL_2_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_SRCOMP_NORTH_SIDE_USB2PHY_CHG_DET_EXT_CTL_2_MAX  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_SRCOMP_NORTH_SIDE_USB2PHY_RDM_PD_CHGDET_EN_2_MASK  (0x00000200U)
#define CSL_CONTROL_CORE_PAD_SRCOMP_NORTH_SIDE_USB2PHY_RDM_PD_CHGDET_EN_2_SHIFT  (9U)
#define CSL_CONTROL_CORE_PAD_SRCOMP_NORTH_SIDE_USB2PHY_RDM_PD_CHGDET_EN_2_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_SRCOMP_NORTH_SIDE_USB2PHY_RDM_PD_CHGDET_EN_2_MAX  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_SRCOMP_NORTH_SIDE_USB2PHY_RDP_PU_CHGDET_EN_2_MASK  (0x00000100U)
#define CSL_CONTROL_CORE_PAD_SRCOMP_NORTH_SIDE_USB2PHY_RDP_PU_CHGDET_EN_2_SHIFT  (8U)
#define CSL_CONTROL_CORE_PAD_SRCOMP_NORTH_SIDE_USB2PHY_RDP_PU_CHGDET_EN_2_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_SRCOMP_NORTH_SIDE_USB2PHY_RDP_PU_CHGDET_EN_2_MAX  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_SRCOMP_NORTH_SIDE_USB2PHY_CHG_VSRC_EN_2_MASK  (0x00000080U)
#define CSL_CONTROL_CORE_PAD_SRCOMP_NORTH_SIDE_USB2PHY_CHG_VSRC_EN_2_SHIFT  (7U)
#define CSL_CONTROL_CORE_PAD_SRCOMP_NORTH_SIDE_USB2PHY_CHG_VSRC_EN_2_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_SRCOMP_NORTH_SIDE_USB2PHY_CHG_VSRC_EN_2_MAX  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_SRCOMP_NORTH_SIDE_USB2PHY_CHG_ISINK_EN_2_MASK  (0x00000040U)
#define CSL_CONTROL_CORE_PAD_SRCOMP_NORTH_SIDE_USB2PHY_CHG_ISINK_EN_2_SHIFT  (6U)
#define CSL_CONTROL_CORE_PAD_SRCOMP_NORTH_SIDE_USB2PHY_CHG_ISINK_EN_2_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_SRCOMP_NORTH_SIDE_USB2PHY_CHG_ISINK_EN_2_MAX  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_SRCOMP_NORTH_SIDE_USB2PHY_SINKONDP_2_MASK  (0x00000020U)
#define CSL_CONTROL_CORE_PAD_SRCOMP_NORTH_SIDE_USB2PHY_SINKONDP_2_SHIFT  (5U)
#define CSL_CONTROL_CORE_PAD_SRCOMP_NORTH_SIDE_USB2PHY_SINKONDP_2_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_SRCOMP_NORTH_SIDE_USB2PHY_SINKONDP_2_MAX  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_SRCOMP_NORTH_SIDE_USB2PHY_SRCONDM_2_MASK  (0x00000010U)
#define CSL_CONTROL_CORE_PAD_SRCOMP_NORTH_SIDE_USB2PHY_SRCONDM_2_SHIFT  (4U)
#define CSL_CONTROL_CORE_PAD_SRCOMP_NORTH_SIDE_USB2PHY_SRCONDM_2_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_SRCOMP_NORTH_SIDE_USB2PHY_SRCONDM_2_MAX  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_SRCOMP_NORTH_SIDE_USB2PHY_RESTARTCHGDET_2_MASK  (0x00000008U)
#define CSL_CONTROL_CORE_PAD_SRCOMP_NORTH_SIDE_USB2PHY_RESTARTCHGDET_2_SHIFT  (3U)
#define CSL_CONTROL_CORE_PAD_SRCOMP_NORTH_SIDE_USB2PHY_RESTARTCHGDET_2_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_SRCOMP_NORTH_SIDE_USB2PHY_RESTARTCHGDET_2_MAX  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_SRCOMP_NORTH_SIDE_USB2PHY_MCPCPUEN_2_MASK  (0x00000004U)
#define CSL_CONTROL_CORE_PAD_SRCOMP_NORTH_SIDE_USB2PHY_MCPCPUEN_2_SHIFT  (2U)
#define CSL_CONTROL_CORE_PAD_SRCOMP_NORTH_SIDE_USB2PHY_MCPCPUEN_2_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_SRCOMP_NORTH_SIDE_USB2PHY_MCPCPUEN_2_MAX  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_SRCOMP_NORTH_SIDE_USB2PHY_MCPCMODEEN_2_MASK  (0x00000002U)
#define CSL_CONTROL_CORE_PAD_SRCOMP_NORTH_SIDE_USB2PHY_MCPCMODEEN_2_SHIFT  (1U)
#define CSL_CONTROL_CORE_PAD_SRCOMP_NORTH_SIDE_USB2PHY_MCPCMODEEN_2_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_SRCOMP_NORTH_SIDE_USB2PHY_MCPCMODEEN_2_MAX  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_SRCOMP_NORTH_SIDE_USB2PHY_DATAPOLARITYN_2_MASK  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_SRCOMP_NORTH_SIDE_USB2PHY_DATAPOLARITYN_2_SHIFT  (0U)
#define CSL_CONTROL_CORE_PAD_SRCOMP_NORTH_SIDE_USB2PHY_DATAPOLARITYN_2_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_SRCOMP_NORTH_SIDE_USB2PHY_DATAPOLARITYN_2_MAX  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_SRCOMP_NORTH_SIDE_RESETVAL         (0x20000000U)

/* SRCOMP_SOUTH_SIDE */

#define CSL_CONTROL_CORE_PAD_SRCOMP_SOUTH_SIDE_SRCOMP_SOUTH_SIDE_RESERVED_MASK  (0x80000000U)
#define CSL_CONTROL_CORE_PAD_SRCOMP_SOUTH_SIDE_SRCOMP_SOUTH_SIDE_RESERVED_SHIFT  (31U)
#define CSL_CONTROL_CORE_PAD_SRCOMP_SOUTH_SIDE_SRCOMP_SOUTH_SIDE_RESERVED_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_SRCOMP_SOUTH_SIDE_SRCOMP_SOUTH_SIDE_RESERVED_MAX  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_SRCOMP_SOUTH_SIDE_USB2PHY_CHG_DET_STATUS_MASK  (0x00007000U)
#define CSL_CONTROL_CORE_PAD_SRCOMP_SOUTH_SIDE_USB2PHY_CHG_DET_STATUS_SHIFT  (12U)
#define CSL_CONTROL_CORE_PAD_SRCOMP_SOUTH_SIDE_USB2PHY_CHG_DET_STATUS_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_SRCOMP_SOUTH_SIDE_USB2PHY_CHG_DET_STATUS_MAX  (0x00000007U)

#define CSL_CONTROL_CORE_PAD_SRCOMP_SOUTH_SIDE_RESETVAL         (0x00000000U)

/* SRCOMP_EAST_SIDE */

#define CSL_CONTROL_CORE_PAD_SRCOMP_EAST_SIDE_OVERFLOW_ES_MASK  (0x80000000U)
#define CSL_CONTROL_CORE_PAD_SRCOMP_EAST_SIDE_OVERFLOW_ES_SHIFT  (31U)
#define CSL_CONTROL_CORE_PAD_SRCOMP_EAST_SIDE_OVERFLOW_ES_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_SRCOMP_EAST_SIDE_OVERFLOW_ES_MAX   (0x00000001U)

#define CSL_CONTROL_CORE_PAD_SRCOMP_EAST_SIDE_OVERRIDE_ES_MASK  (0x40000000U)
#define CSL_CONTROL_CORE_PAD_SRCOMP_EAST_SIDE_OVERRIDE_ES_SHIFT  (30U)
#define CSL_CONTROL_CORE_PAD_SRCOMP_EAST_SIDE_OVERRIDE_ES_RESETVAL  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_SRCOMP_EAST_SIDE_OVERRIDE_ES_MAX   (0x00000001U)

#define CSL_CONTROL_CORE_PAD_SRCOMP_EAST_SIDE_SRCODE_OVERRIDE_ES_MASK  (0x3FC00000U)
#define CSL_CONTROL_CORE_PAD_SRCOMP_EAST_SIDE_SRCODE_OVERRIDE_ES_SHIFT  (22U)
#define CSL_CONTROL_CORE_PAD_SRCOMP_EAST_SIDE_SRCODE_OVERRIDE_ES_RESETVAL  (0x00000008U)
#define CSL_CONTROL_CORE_PAD_SRCOMP_EAST_SIDE_SRCODE_OVERRIDE_ES_MAX  (0x000000ffU)

#define CSL_CONTROL_CORE_PAD_SRCOMP_EAST_SIDE_CODE_UPDATE_ES_MASK  (0x00100000U)
#define CSL_CONTROL_CORE_PAD_SRCOMP_EAST_SIDE_CODE_UPDATE_ES_SHIFT  (20U)
#define CSL_CONTROL_CORE_PAD_SRCOMP_EAST_SIDE_CODE_UPDATE_ES_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_SRCOMP_EAST_SIDE_CODE_UPDATE_ES_MAX  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_SRCOMP_EAST_SIDE_SRCODE_READ_ES_MASK  (0x000FF000U)
#define CSL_CONTROL_CORE_PAD_SRCOMP_EAST_SIDE_SRCODE_READ_ES_SHIFT  (12U)
#define CSL_CONTROL_CORE_PAD_SRCOMP_EAST_SIDE_SRCODE_READ_ES_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_SRCOMP_EAST_SIDE_SRCODE_READ_ES_MAX  (0x000000ffU)

#define CSL_CONTROL_CORE_PAD_SRCOMP_EAST_SIDE_PWRDWN_ES_MASK    (0x00000800U)
#define CSL_CONTROL_CORE_PAD_SRCOMP_EAST_SIDE_PWRDWN_ES_SHIFT   (11U)
#define CSL_CONTROL_CORE_PAD_SRCOMP_EAST_SIDE_PWRDWN_ES_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_SRCOMP_EAST_SIDE_PWRDWN_ES_MAX     (0x00000001U)

#define CSL_CONTROL_CORE_PAD_SRCOMP_EAST_SIDE_DIVIDE_FACTOR_ES_MASK  (0x000007F0U)
#define CSL_CONTROL_CORE_PAD_SRCOMP_EAST_SIDE_DIVIDE_FACTOR_ES_SHIFT  (4U)
#define CSL_CONTROL_CORE_PAD_SRCOMP_EAST_SIDE_DIVIDE_FACTOR_ES_RESETVAL  (0x00000041U)
#define CSL_CONTROL_CORE_PAD_SRCOMP_EAST_SIDE_DIVIDE_FACTOR_ES_MAX  (0x0000007fU)

#define CSL_CONTROL_CORE_PAD_SRCOMP_EAST_SIDE_MULTIPLY_FACTOR_ES_MASK  (0x0000000EU)
#define CSL_CONTROL_CORE_PAD_SRCOMP_EAST_SIDE_MULTIPLY_FACTOR_ES_SHIFT  (1U)
#define CSL_CONTROL_CORE_PAD_SRCOMP_EAST_SIDE_MULTIPLY_FACTOR_ES_RESETVAL  (0x00000003U)
#define CSL_CONTROL_CORE_PAD_SRCOMP_EAST_SIDE_MULTIPLY_FACTOR_ES_MAX  (0x00000007U)

#define CSL_CONTROL_CORE_PAD_SRCOMP_EAST_SIDE_CODE_DISABLE_ES_MASK  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_SRCOMP_EAST_SIDE_CODE_DISABLE_ES_SHIFT  (0U)
#define CSL_CONTROL_CORE_PAD_SRCOMP_EAST_SIDE_CODE_DISABLE_ES_RESETVAL  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_SRCOMP_EAST_SIDE_CODE_DISABLE_ES_MAX  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_SRCOMP_EAST_SIDE_RESETVAL          (0x42000417U)

/* SRCOMP_WEST_SIDE */

#define CSL_CONTROL_CORE_PAD_SRCOMP_WEST_SIDE_OVERFLOW_WS_MASK  (0x80000000U)
#define CSL_CONTROL_CORE_PAD_SRCOMP_WEST_SIDE_OVERFLOW_WS_SHIFT  (31U)
#define CSL_CONTROL_CORE_PAD_SRCOMP_WEST_SIDE_OVERFLOW_WS_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_SRCOMP_WEST_SIDE_OVERFLOW_WS_MAX   (0x00000001U)

#define CSL_CONTROL_CORE_PAD_SRCOMP_WEST_SIDE_OVERRIDE_WS_MASK  (0x40000000U)
#define CSL_CONTROL_CORE_PAD_SRCOMP_WEST_SIDE_OVERRIDE_WS_SHIFT  (30U)
#define CSL_CONTROL_CORE_PAD_SRCOMP_WEST_SIDE_OVERRIDE_WS_RESETVAL  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_SRCOMP_WEST_SIDE_OVERRIDE_WS_MAX   (0x00000001U)

#define CSL_CONTROL_CORE_PAD_SRCOMP_WEST_SIDE_SRCODE_OVERRIDE_WS_MASK  (0x3FC00000U)
#define CSL_CONTROL_CORE_PAD_SRCOMP_WEST_SIDE_SRCODE_OVERRIDE_WS_SHIFT  (22U)
#define CSL_CONTROL_CORE_PAD_SRCOMP_WEST_SIDE_SRCODE_OVERRIDE_WS_RESETVAL  (0x00000008U)
#define CSL_CONTROL_CORE_PAD_SRCOMP_WEST_SIDE_SRCODE_OVERRIDE_WS_MAX  (0x000000ffU)

#define CSL_CONTROL_CORE_PAD_SRCOMP_WEST_SIDE_CODE_UPDATE_WS_MASK  (0x00100000U)
#define CSL_CONTROL_CORE_PAD_SRCOMP_WEST_SIDE_CODE_UPDATE_WS_SHIFT  (20U)
#define CSL_CONTROL_CORE_PAD_SRCOMP_WEST_SIDE_CODE_UPDATE_WS_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_SRCOMP_WEST_SIDE_CODE_UPDATE_WS_MAX  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_SRCOMP_WEST_SIDE_SRCODE_READ_WS_MASK  (0x000FF000U)
#define CSL_CONTROL_CORE_PAD_SRCOMP_WEST_SIDE_SRCODE_READ_WS_SHIFT  (12U)
#define CSL_CONTROL_CORE_PAD_SRCOMP_WEST_SIDE_SRCODE_READ_WS_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_SRCOMP_WEST_SIDE_SRCODE_READ_WS_MAX  (0x000000ffU)

#define CSL_CONTROL_CORE_PAD_SRCOMP_WEST_SIDE_PWRDWN_WS_MASK    (0x00000800U)
#define CSL_CONTROL_CORE_PAD_SRCOMP_WEST_SIDE_PWRDWN_WS_SHIFT   (11U)
#define CSL_CONTROL_CORE_PAD_SRCOMP_WEST_SIDE_PWRDWN_WS_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_SRCOMP_WEST_SIDE_PWRDWN_WS_MAX     (0x00000001U)

#define CSL_CONTROL_CORE_PAD_SRCOMP_WEST_SIDE_DIVIDE_FACTOR_WS_MASK  (0x000007F0U)
#define CSL_CONTROL_CORE_PAD_SRCOMP_WEST_SIDE_DIVIDE_FACTOR_WS_SHIFT  (4U)
#define CSL_CONTROL_CORE_PAD_SRCOMP_WEST_SIDE_DIVIDE_FACTOR_WS_RESETVAL  (0x00000041U)
#define CSL_CONTROL_CORE_PAD_SRCOMP_WEST_SIDE_DIVIDE_FACTOR_WS_MAX  (0x0000007fU)

#define CSL_CONTROL_CORE_PAD_SRCOMP_WEST_SIDE_MULTIPLY_FACTOR_WS_MASK  (0x0000000EU)
#define CSL_CONTROL_CORE_PAD_SRCOMP_WEST_SIDE_MULTIPLY_FACTOR_WS_SHIFT  (1U)
#define CSL_CONTROL_CORE_PAD_SRCOMP_WEST_SIDE_MULTIPLY_FACTOR_WS_RESETVAL  (0x00000003U)
#define CSL_CONTROL_CORE_PAD_SRCOMP_WEST_SIDE_MULTIPLY_FACTOR_WS_MAX  (0x00000007U)

#define CSL_CONTROL_CORE_PAD_SRCOMP_WEST_SIDE_CODE_DISABLE_WS_MASK  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_SRCOMP_WEST_SIDE_CODE_DISABLE_WS_SHIFT  (0U)
#define CSL_CONTROL_CORE_PAD_SRCOMP_WEST_SIDE_CODE_DISABLE_WS_RESETVAL  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_SRCOMP_WEST_SIDE_CODE_DISABLE_WS_MAX  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_SRCOMP_WEST_SIDE_RESETVAL          (0x42000417U)

/* SRCOMP_CODE_LATCH */

#define CSL_CONTROL_CORE_PAD_SRCOMP_CODE_LATCH_CODE_LATCH_NS_MASK  (0x00000008U)
#define CSL_CONTROL_CORE_PAD_SRCOMP_CODE_LATCH_CODE_LATCH_NS_SHIFT  (3U)
#define CSL_CONTROL_CORE_PAD_SRCOMP_CODE_LATCH_CODE_LATCH_NS_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_SRCOMP_CODE_LATCH_CODE_LATCH_NS_MAX  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_SRCOMP_CODE_LATCH_CODE_LATCH_SS_MASK  (0x00000004U)
#define CSL_CONTROL_CORE_PAD_SRCOMP_CODE_LATCH_CODE_LATCH_SS_SHIFT  (2U)
#define CSL_CONTROL_CORE_PAD_SRCOMP_CODE_LATCH_CODE_LATCH_SS_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_SRCOMP_CODE_LATCH_CODE_LATCH_SS_MAX  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_SRCOMP_CODE_LATCH_CODE_LATCH_ES_MASK  (0x00000002U)
#define CSL_CONTROL_CORE_PAD_SRCOMP_CODE_LATCH_CODE_LATCH_ES_SHIFT  (1U)
#define CSL_CONTROL_CORE_PAD_SRCOMP_CODE_LATCH_CODE_LATCH_ES_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_SRCOMP_CODE_LATCH_CODE_LATCH_ES_MAX  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_SRCOMP_CODE_LATCH_CODE_LATCH_WS_MASK  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_SRCOMP_CODE_LATCH_CODE_LATCH_WS_SHIFT  (0U)
#define CSL_CONTROL_CORE_PAD_SRCOMP_CODE_LATCH_CODE_LATCH_WS_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_SRCOMP_CODE_LATCH_CODE_LATCH_WS_MAX  (0x00000001U)

#define CSL_CONTROL_CORE_PAD_SRCOMP_CODE_LATCH_RESETVAL         (0x00000000U)

/* CONTROL_DDRIO_EXT_0 */

#define CSL_CONTROL_CORE_PAD_CONTROL_DDRIO_EXT_0_DDR3CH1_VREF_CA1_CCAP0_MASK  (0x80000000U)
#define CSL_CONTROL_CORE_PAD_CONTROL_DDRIO_EXT_0_DDR3CH1_VREF_CA1_CCAP0_SHIFT  (31U)
#define CSL_CONTROL_CORE_PAD_CONTROL_DDRIO_EXT_0_DDR3CH1_VREF_CA1_CCAP0_RESETVAL  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_CONTROL_DDRIO_EXT_0_DDR3CH1_VREF_CA1_CCAP0_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_CONTROL_DDRIO_EXT_0_DDR3CH1_VREF_CA1_CCAP0_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_CONTROL_DDRIO_EXT_0_DDR3CH1_VREF_CA1_CCAP1_MASK  (0x40000000U)
#define CSL_CONTROL_CORE_PAD_CONTROL_DDRIO_EXT_0_DDR3CH1_VREF_CA1_CCAP1_SHIFT  (30U)
#define CSL_CONTROL_CORE_PAD_CONTROL_DDRIO_EXT_0_DDR3CH1_VREF_CA1_CCAP1_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_CONTROL_DDRIO_EXT_0_DDR3CH1_VREF_CA1_CCAP1_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_CONTROL_DDRIO_EXT_0_DDR3CH1_VREF_CA1_CCAP1_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_CONTROL_DDRIO_EXT_0_DDR3CH1_VREF_CA1_TAP0_MASK  (0x20000000U)
#define CSL_CONTROL_CORE_PAD_CONTROL_DDRIO_EXT_0_DDR3CH1_VREF_CA1_TAP0_SHIFT  (29U)
#define CSL_CONTROL_CORE_PAD_CONTROL_DDRIO_EXT_0_DDR3CH1_VREF_CA1_TAP0_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_CONTROL_DDRIO_EXT_0_DDR3CH1_VREF_CA1_TAP0_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_CONTROL_DDRIO_EXT_0_DDR3CH1_VREF_CA1_TAP0_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_CONTROL_DDRIO_EXT_0_DDR3CH1_VREF_CA1_TAP1_MASK  (0x10000000U)
#define CSL_CONTROL_CORE_PAD_CONTROL_DDRIO_EXT_0_DDR3CH1_VREF_CA1_TAP1_SHIFT  (28U)
#define CSL_CONTROL_CORE_PAD_CONTROL_DDRIO_EXT_0_DDR3CH1_VREF_CA1_TAP1_RESETVAL  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_CONTROL_DDRIO_EXT_0_DDR3CH1_VREF_CA1_TAP1_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_CONTROL_DDRIO_EXT_0_DDR3CH1_VREF_CA1_TAP1_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_CONTROL_DDRIO_EXT_0_DDR3CH1_VREF_CA1_EN_MASK  (0x08000000U)
#define CSL_CONTROL_CORE_PAD_CONTROL_DDRIO_EXT_0_DDR3CH1_VREF_CA1_EN_SHIFT  (27U)
#define CSL_CONTROL_CORE_PAD_CONTROL_DDRIO_EXT_0_DDR3CH1_VREF_CA1_EN_RESETVAL  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_CONTROL_DDRIO_EXT_0_DDR3CH1_VREF_CA1_EN_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_CONTROL_DDRIO_EXT_0_DDR3CH1_VREF_CA1_EN_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_CONTROL_DDRIO_EXT_0_DDR3CH2_VREF_CA1_CCAP0_MASK  (0x02000000U)
#define CSL_CONTROL_CORE_PAD_CONTROL_DDRIO_EXT_0_DDR3CH2_VREF_CA1_CCAP0_SHIFT  (25U)
#define CSL_CONTROL_CORE_PAD_CONTROL_DDRIO_EXT_0_DDR3CH2_VREF_CA1_CCAP0_RESETVAL  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_CONTROL_DDRIO_EXT_0_DDR3CH2_VREF_CA1_CCAP0_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_CONTROL_DDRIO_EXT_0_DDR3CH2_VREF_CA1_CCAP0_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_CONTROL_DDRIO_EXT_0_DDR3CH2_VREF_CA1_CCAP1_MASK  (0x01000000U)
#define CSL_CONTROL_CORE_PAD_CONTROL_DDRIO_EXT_0_DDR3CH2_VREF_CA1_CCAP1_SHIFT  (24U)
#define CSL_CONTROL_CORE_PAD_CONTROL_DDRIO_EXT_0_DDR3CH2_VREF_CA1_CCAP1_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_CONTROL_DDRIO_EXT_0_DDR3CH2_VREF_CA1_CCAP1_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_CONTROL_DDRIO_EXT_0_DDR3CH2_VREF_CA1_CCAP1_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_CONTROL_DDRIO_EXT_0_DDR3CH2_VREF_CA1_TAP0_MASK  (0x00800000U)
#define CSL_CONTROL_CORE_PAD_CONTROL_DDRIO_EXT_0_DDR3CH2_VREF_CA1_TAP0_SHIFT  (23U)
#define CSL_CONTROL_CORE_PAD_CONTROL_DDRIO_EXT_0_DDR3CH2_VREF_CA1_TAP0_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_PAD_CONTROL_DDRIO_EXT_0_DDR3CH2_VREF_CA1_TAP0_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_CONTROL_DDRIO_EXT_0_DDR3CH2_VREF_CA1_TAP0_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_CONTROL_DDRIO_EXT_0_DDR3CH2_VREF_CA1_TAP1_MASK  (0x00400000U)
#define CSL_CONTROL_CORE_PAD_CONTROL_DDRIO_EXT_0_DDR3CH2_VREF_CA1_TAP1_SHIFT  (22U)
#define CSL_CONTROL_CORE_PAD_CONTROL_DDRIO_EXT_0_DDR3CH2_VREF_CA1_TAP1_RESETVAL  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_CONTROL_DDRIO_EXT_0_DDR3CH2_VREF_CA1_TAP1_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_CONTROL_DDRIO_EXT_0_DDR3CH2_VREF_CA1_TAP1_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_CONTROL_DDRIO_EXT_0_DDR3CH2_VREF_CA1_EN_MASK  (0x00200000U)
#define CSL_CONTROL_CORE_PAD_CONTROL_DDRIO_EXT_0_DDR3CH2_VREF_CA1_EN_SHIFT  (21U)
#define CSL_CONTROL_CORE_PAD_CONTROL_DDRIO_EXT_0_DDR3CH2_VREF_CA1_EN_RESETVAL  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_CONTROL_DDRIO_EXT_0_DDR3CH2_VREF_CA1_EN_ENABLE  (0x00000001U)
#define CSL_CONTROL_CORE_PAD_CONTROL_DDRIO_EXT_0_DDR3CH2_VREF_CA1_EN_DISABLE  (0x00000000U)

#define CSL_CONTROL_CORE_PAD_CONTROL_DDRIO_EXT_0_RESETVAL       (0x9a600000U)

#ifdef __cplusplus
}
#endif
#endif
