Running: fuse.exe -relaunch -intstyle "ise" -incremental -lib "unisims_ver" -lib "unimacro_ver" -lib "xilinxcorelib_ver" -lib "secureip" -o "C:/FPGA_PROJECTS/Computer/tst_computer_isim_beh.exe" -prj "C:/FPGA_PROJECTS/Computer/tst_computer_beh.prj" "work.tst_computer" "work.glbl" 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 8
Turning on mult-threading, number of parallel sub-compilation jobs: 16 
Determining compilation order of HDL files
Analyzing Verilog file "C:/FPGA_PROJECTS/Computer/reg_file.v" into library work
Analyzing Verilog file "C:/FPGA_PROJECTS/Computer/register.v" into library work
Analyzing Verilog file "C:/FPGA_PROJECTS/Computer/mux.v" into library work
Analyzing Verilog file "C:/FPGA_PROJECTS/Computer/counter.v" into library work
Analyzing Verilog file "C:/FPGA_PROJECTS/Computer/ControlUnit.v" into library work
Analyzing Verilog file "C:/FPGA_PROJECTS/Computer/alu.v" into library work
Analyzing Verilog file "C:/FPGA_PROJECTS/Computer/memory_controller.v" into library work
Analyzing Verilog file "C:/FPGA_PROJECTS/Computer/cpu.v" into library work
Analyzing Verilog file "C:/FPGA_PROJECTS/Computer/computer.v" into library work
Analyzing Verilog file "C:/FPGA_PROJECTS/Computer/tst_computer.v" into library work
Analyzing Verilog file "C:/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
WARNING:HDLCompiler:1016 - "C:/FPGA_PROJECTS/Computer/cpu.v" Line 40: Port rst is not connected to this instance
WARNING:HDLCompiler:1016 - "C:/FPGA_PROJECTS/Computer/cpu.v" Line 41: Port rst is not connected to this instance
WARNING:HDLCompiler:1016 - "C:/FPGA_PROJECTS/Computer/cpu.v" Line 44: Port rst is not connected to this instance
WARNING:HDLCompiler:1016 - "C:/FPGA_PROJECTS/Computer/cpu.v" Line 49: Port overflow is not connected to this instance
WARNING:HDLCompiler:189 - "C:/FPGA_PROJECTS/Computer/cpu.v" Line 49: Size mismatch in connection of port <rst>. Formal port size is 1-bit while actual signal size is 32-bit.
Completed static elaboration
Compiling module reg_file_default
Compiling module register
Compiling module alu
Compiling module mux1(width=16)
Compiling module mux2
Compiling module counter(maxval=50)
Compiling module ControlUnit
Compiling module cpu
Compiling module memory_controller(addr_width=16,...
Compiling module computer
Compiling module tst_computer
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 12 Verilog Units
Built simulation executable C:/FPGA_PROJECTS/Computer/tst_computer_isim_beh.exe
Fuse Memory Usage: 29872 KB
Fuse CPU Usage: 1653 ms
