Drill report for A:/1wire/devices/Inline_SSR/Inline_SSR.kicad_pcb
Created on 30/10/2018 6:02:23 PM

Copper Layer Stackup:
    =============================================================
    L1 :  F.Cu                      front
    L2 :  B.Cu                      back


Drill file 'Inline_SSR.drl' contains
    plated through holes:
    =============================================================
    T1  0.80mm  0.031"  (4 holes)
    T2  1.20mm  0.047"  (2 holes)

    Total plated holes count 6


Not plated through holes are merged with plated holes
    unplated through holes:
    =============================================================
    T3  1.50mm  0.059"  (2 holes)

    Total unplated holes count 2
