Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.14 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.14 secs
 
--> Reading design: finite_state.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "finite_state.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "finite_state"
Output Format                      : NGC
Target Device                      : xc7a100t-3-csg324

---- Source Options
Top Module Name                    : finite_state
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 32
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "C:\Users\Psichico\Desktop\Vending_Machine_FPGA\Xilinx\fsm\fsm.v" into library work
Parsing module <finite_state>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <finite_state>.
WARNING:HDLCompiler:91 - "C:\Users\Psichico\Desktop\Vending_Machine_FPGA\Xilinx\fsm\fsm.v" Line 27: Signal <state> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "C:\Users\Psichico\Desktop\Vending_Machine_FPGA\Xilinx\fsm\fsm.v" Line 30: Signal <c> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "C:\Users\Psichico\Desktop\Vending_Machine_FPGA\Xilinx\fsm\fsm.v" Line 37: Signal <c> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:413 - "C:\Users\Psichico\Desktop\Vending_Machine_FPGA\Xilinx\fsm\fsm.v" Line 40: Result of 4-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:91 - "C:\Users\Psichico\Desktop\Vending_Machine_FPGA\Xilinx\fsm\fsm.v" Line 42: Signal <c> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:413 - "C:\Users\Psichico\Desktop\Vending_Machine_FPGA\Xilinx\fsm\fsm.v" Line 45: Result of 4-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:91 - "C:\Users\Psichico\Desktop\Vending_Machine_FPGA\Xilinx\fsm\fsm.v" Line 47: Signal <c> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:413 - "C:\Users\Psichico\Desktop\Vending_Machine_FPGA\Xilinx\fsm\fsm.v" Line 50: Result of 4-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:91 - "C:\Users\Psichico\Desktop\Vending_Machine_FPGA\Xilinx\fsm\fsm.v" Line 52: Signal <c> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:413 - "C:\Users\Psichico\Desktop\Vending_Machine_FPGA\Xilinx\fsm\fsm.v" Line 55: Result of 4-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:91 - "C:\Users\Psichico\Desktop\Vending_Machine_FPGA\Xilinx\fsm\fsm.v" Line 57: Signal <c> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:413 - "C:\Users\Psichico\Desktop\Vending_Machine_FPGA\Xilinx\fsm\fsm.v" Line 60: Result of 2-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:91 - "C:\Users\Psichico\Desktop\Vending_Machine_FPGA\Xilinx\fsm\fsm.v" Line 71: Signal <view_price> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "C:\Users\Psichico\Desktop\Vending_Machine_FPGA\Xilinx\fsm\fsm.v" Line 78: Signal <c> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "C:\Users\Psichico\Desktop\Vending_Machine_FPGA\Xilinx\fsm\fsm.v" Line 79: Signal <count> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "C:\Users\Psichico\Desktop\Vending_Machine_FPGA\Xilinx\fsm\fsm.v" Line 81: Signal <c> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "C:\Users\Psichico\Desktop\Vending_Machine_FPGA\Xilinx\fsm\fsm.v" Line 88: Signal <view_quantity> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "C:\Users\Psichico\Desktop\Vending_Machine_FPGA\Xilinx\fsm\fsm.v" Line 89: Signal <c> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "C:\Users\Psichico\Desktop\Vending_Machine_FPGA\Xilinx\fsm\fsm.v" Line 96: Signal <c> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "C:\Users\Psichico\Desktop\Vending_Machine_FPGA\Xilinx\fsm\fsm.v" Line 97: Signal <count> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:413 - "C:\Users\Psichico\Desktop\Vending_Machine_FPGA\Xilinx\fsm\fsm.v" Line 97: Result of 2-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:91 - "C:\Users\Psichico\Desktop\Vending_Machine_FPGA\Xilinx\fsm\fsm.v" Line 98: Signal <c> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "C:\Users\Psichico\Desktop\Vending_Machine_FPGA\Xilinx\fsm\fsm.v" Line 99: Signal <count> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:413 - "C:\Users\Psichico\Desktop\Vending_Machine_FPGA\Xilinx\fsm\fsm.v" Line 99: Result of 4-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:91 - "C:\Users\Psichico\Desktop\Vending_Machine_FPGA\Xilinx\fsm\fsm.v" Line 100: Signal <c> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "C:\Users\Psichico\Desktop\Vending_Machine_FPGA\Xilinx\fsm\fsm.v" Line 101: Signal <count> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:413 - "C:\Users\Psichico\Desktop\Vending_Machine_FPGA\Xilinx\fsm\fsm.v" Line 101: Result of 5-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:91 - "C:\Users\Psichico\Desktop\Vending_Machine_FPGA\Xilinx\fsm\fsm.v" Line 105: Signal <view_price_q> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "C:\Users\Psichico\Desktop\Vending_Machine_FPGA\Xilinx\fsm\fsm.v" Line 112: Signal <c> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
ERROR:HDLCompiler:1401 - "C:\Users\Psichico\Desktop\Vending_Machine_FPGA\Xilinx\fsm\fsm.v" Line 22: Signal state[2] in unit finite_state is connected to following multiple drivers:
Driver 0: output signal state[2] of instance Latch (state[2]).
Driver 1: output signal state[2] of instance Flip-flop (state).
Driver 0: output signal state[1] of instance Latch (state[1]).
Driver 1: output signal state[1] of instance Flip-flop (state).
Driver 0: output signal state[0] of instance Latch (state[0]).
Driver 1: output signal state[0] of instance Flip-flop (state).
WARNING:HDLCompiler:634 - "C:\Users\Psichico\Desktop\Vending_Machine_FPGA\Xilinx\fsm\fsm.v" Line 16: Net <count> does not have a driver.
Module finite_state remains a blackbox, due to errors in its contents
WARNING:HDLCompiler:1499 - "C:\Users\Psichico\Desktop\Vending_Machine_FPGA\Xilinx\fsm\fsm.v" Line 1: Empty module <finite_state> remains a black box.
--> 

Total memory usage is 4506292 kilobytes

Number of errors   :    1 (   0 filtered)
Number of warnings :   31 (   0 filtered)
Number of infos    :    0 (   0 filtered)

