

================================================================
== Vivado HLS Report for 'matrixmult'
================================================================
* Date:           Sat Aug 15 00:14:20 2020

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        MatrixMult_HLS
* Solution:       solution3
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.024|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |   42|   42|   42|   42|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1  |   40|   40|        26|          1|          1|    16|    yes   |
        +----------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|    101|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|     20|    1392|   2844|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|     75|    -|
|Register         |        0|      -|     831|    256|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|     20|    2223|   3276|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      9|       2|      6|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-------------------------+----------------------+---------+-------+-----+-----+-----+
    |         Instance        |        Module        | BRAM_18K| DSP48E|  FF | LUT | URAM|
    +-------------------------+----------------------+---------+-------+-----+-----+-----+
    |matrixmult_fadd_3bkb_U1  |matrixmult_fadd_3bkb  |        0|      2|  205|  390|    0|
    |matrixmult_fadd_3bkb_U2  |matrixmult_fadd_3bkb  |        0|      2|  205|  390|    0|
    |matrixmult_fadd_3bkb_U3  |matrixmult_fadd_3bkb  |        0|      2|  205|  390|    0|
    |matrixmult_fadd_3bkb_U4  |matrixmult_fadd_3bkb  |        0|      2|  205|  390|    0|
    |matrixmult_fmul_3cud_U5  |matrixmult_fmul_3cud  |        0|      3|  143|  321|    0|
    |matrixmult_fmul_3cud_U6  |matrixmult_fmul_3cud  |        0|      3|  143|  321|    0|
    |matrixmult_fmul_3cud_U7  |matrixmult_fmul_3cud  |        0|      3|  143|  321|    0|
    |matrixmult_fmul_3cud_U8  |matrixmult_fmul_3cud  |        0|      3|  143|  321|    0|
    +-------------------------+----------------------+---------+-------+-----+-----+-----+
    |Total                    |                      |        0|     20| 1392| 2844|    0|
    +-------------------------+----------------------+---------+-------+-----+-----+-----+

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+-------+---+----+------------+------------+
    |      Variable Name      | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+-------+---+----+------------+------------+
    |add_ln14_fu_336_p2       |     +    |      0|  0|  13|           4|           3|
    |add_ln16_fu_361_p2       |     +    |      0|  0|  15|           6|           6|
    |add_ln7_fu_261_p2        |     +    |      0|  0|  15|           5|           1|
    |i_fu_267_p2              |     +    |      0|  0|  12|           3|           1|
    |j_fu_313_p2              |     +    |      0|  0|  12|           3|           1|
    |icmp_ln7_fu_255_p2       |   icmp   |      0|  0|  11|           5|           6|
    |icmp_ln9_fu_273_p2       |   icmp   |      0|  0|   9|           3|           4|
    |or_ln14_fu_319_p2        |    or    |      0|  0|   4|           4|           1|
    |select_ln14_1_fu_287_p3  |  select  |      0|  0|   3|           1|           3|
    |select_ln14_fu_279_p3    |  select  |      0|  0|   3|           1|           1|
    |ap_enable_pp0            |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1  |    xor   |      0|  0|   2|           2|           1|
    +-------------------------+----------+-------+---+----+------------+------------+
    |Total                    |          |      0|  0| 101|          38|          30|
    +-------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------+----+-----------+-----+-----------+
    |             Name             | LUT| Input Size| Bits| Total Bits|
    +------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                     |  21|          4|    1|          4|
    |ap_enable_reg_pp0_iter1       |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter25      |   9|          2|    1|          2|
    |ap_phi_mux_i_0_phi_fu_196_p4  |   9|          2|    3|          6|
    |i_0_reg_192                   |   9|          2|    3|          6|
    |indvar_flatten_reg_181        |   9|          2|    5|         10|
    |j_0_reg_203                   |   9|          2|    3|          6|
    +------------------------------+----+-----------+-----+-----------+
    |Total                         |  75|         16|   17|         36|
    +------------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------+----+----+-----+-----------+
    |           Name           | FF | LUT| Bits| Const Bits|
    +--------------------------+----+----+-----+-----------+
    |ap_CS_fsm                 |   3|   0|    3|          0|
    |ap_enable_reg_pp0_iter0   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter10  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter11  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter12  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter13  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter14  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter15  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter16  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter17  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter18  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter19  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter20  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter21  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter22  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter23  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter24  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter25  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9   |   1|   0|    1|          0|
    |i_0_reg_192               |   3|   0|    3|          0|
    |icmp_ln7_reg_372          |   1|   0|    1|          0|
    |indvar_flatten_reg_181    |   5|   0|    5|          0|
    |j_0_reg_203               |   3|   0|    3|          0|
    |select_ln14_1_reg_387     |   3|   0|    3|          0|
    |select_ln14_reg_381       |   3|   0|    3|          0|
    |sum_1_reg_498             |  32|   0|   32|          0|
    |sum_2_reg_528             |  32|   0|   32|          0|
    |sum_3_reg_538             |  32|   0|   32|          0|
    |sum_s_reg_468             |  32|   0|   32|          0|
    |tmp1_reg_433              |  32|   0|   32|          0|
    |tmp_1_reg_473             |  32|   0|   32|          0|
    |tmp_2_reg_503             |  32|   0|   32|          0|
    |tmp_3_reg_533             |  32|   0|   32|          0|
    |tmp_4_reg_393             |   3|   0|    4|          1|
    |tmp_5_reg_438             |   3|   0|   64|         61|
    |zext_ln14_1_reg_408       |   3|   0|   64|         61|
    |zext_ln14_4_reg_448       |   4|   0|   64|         60|
    |zext_ln14_reg_398         |   3|   0|   64|         61|
    |icmp_ln7_reg_372          |  64|  32|    1|          0|
    |select_ln14_1_reg_387     |  64|  32|    3|          0|
    |select_ln14_reg_381       |  64|  32|    3|          0|
    |tmp_4_reg_393             |  64|  32|    4|          1|
    |tmp_5_reg_438             |  64|  32|   64|         61|
    |zext_ln14_1_reg_408       |  64|  32|   64|         61|
    |zext_ln14_4_reg_448       |  64|  32|   64|         60|
    |zext_ln14_reg_398         |  64|  32|   64|         61|
    +--------------------------+----+----+-----+-----------+
    |Total                     | 831| 256|  830|        488|
    +--------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------+-----+-----+------------+--------------+--------------+
|   RTL Ports  | Dir | Bits|  Protocol  | Source Object|    C Type    |
+--------------+-----+-----+------------+--------------+--------------+
|ap_clk        |  in |    1| ap_ctrl_hs |  matrixmult  | return value |
|ap_rst        |  in |    1| ap_ctrl_hs |  matrixmult  | return value |
|ap_start      |  in |    1| ap_ctrl_hs |  matrixmult  | return value |
|ap_done       | out |    1| ap_ctrl_hs |  matrixmult  | return value |
|ap_idle       | out |    1| ap_ctrl_hs |  matrixmult  | return value |
|ap_ready      | out |    1| ap_ctrl_hs |  matrixmult  | return value |
|A_0_address0  | out |    3|  ap_memory |      A_0     |     array    |
|A_0_ce0       | out |    1|  ap_memory |      A_0     |     array    |
|A_0_q0        |  in |   32|  ap_memory |      A_0     |     array    |
|A_0_address1  | out |    3|  ap_memory |      A_0     |     array    |
|A_0_ce1       | out |    1|  ap_memory |      A_0     |     array    |
|A_0_q1        |  in |   32|  ap_memory |      A_0     |     array    |
|A_1_address0  | out |    3|  ap_memory |      A_1     |     array    |
|A_1_ce0       | out |    1|  ap_memory |      A_1     |     array    |
|A_1_q0        |  in |   32|  ap_memory |      A_1     |     array    |
|A_1_address1  | out |    3|  ap_memory |      A_1     |     array    |
|A_1_ce1       | out |    1|  ap_memory |      A_1     |     array    |
|A_1_q1        |  in |   32|  ap_memory |      A_1     |     array    |
|B_0_address0  | out |    3|  ap_memory |      B_0     |     array    |
|B_0_ce0       | out |    1|  ap_memory |      B_0     |     array    |
|B_0_q0        |  in |   32|  ap_memory |      B_0     |     array    |
|B_0_address1  | out |    3|  ap_memory |      B_0     |     array    |
|B_0_ce1       | out |    1|  ap_memory |      B_0     |     array    |
|B_0_q1        |  in |   32|  ap_memory |      B_0     |     array    |
|B_1_address0  | out |    3|  ap_memory |      B_1     |     array    |
|B_1_ce0       | out |    1|  ap_memory |      B_1     |     array    |
|B_1_q0        |  in |   32|  ap_memory |      B_1     |     array    |
|B_1_address1  | out |    3|  ap_memory |      B_1     |     array    |
|B_1_ce1       | out |    1|  ap_memory |      B_1     |     array    |
|B_1_q1        |  in |   32|  ap_memory |      B_1     |     array    |
|res_address0  | out |    4|  ap_memory |      res     |     array    |
|res_ce0       | out |    1|  ap_memory |      res     |     array    |
|res_we0       | out |    1|  ap_memory |      res     |     array    |
|res_d0        | out |   32|  ap_memory |      res     |     array    |
+--------------+-----+-----+------------+--------------+--------------+

