// Copyright (C) 1991-2013 Altera Corporation
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, Altera MegaCore Function License 
// Agreement, or other applicable license agreement, including, 
// without limitation, that your use is for the sole purpose of 
// programming logic devices manufactured by Altera and sold by 
// Altera or its authorized distributors.  Please refer to the 
// applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus II 64-Bit"
// VERSION "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition"

// DATE "11/25/2020 12:41:30"

// 
// Device: Altera EP2C35F672C6 Package FBGA672
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module lab6one (
	R_first,
	clock,
	Resett,
	A,
	Reset,
	B,
	Enable_decoder,
	data_in,
	FSM_reset,
	R_last,
	Sign,
	student_id);
output 	[0:6] R_first;
input 	clock;
input 	Resett;
input 	[7:0] A;
input 	Reset;
input 	[7:0] B;
input 	Enable_decoder;
input 	data_in;
input 	FSM_reset;
output 	[0:6] R_last;
output 	[0:6] Sign;
output 	[0:6] student_id;

// Design Ports Information
// R_first[0]	=>  Location: PIN_G13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// R_first[1]	=>  Location: PIN_B11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// R_first[2]	=>  Location: PIN_F13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// R_first[3]	=>  Location: PIN_F14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// R_first[4]	=>  Location: PIN_G14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// R_first[5]	=>  Location: PIN_A14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// R_first[6]	=>  Location: PIN_D14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// R_last[0]	=>  Location: PIN_A17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// R_last[1]	=>  Location: PIN_H15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// R_last[2]	=>  Location: PIN_D17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// R_last[3]	=>  Location: PIN_B18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// R_last[4]	=>  Location: PIN_A18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// R_last[5]	=>  Location: PIN_C17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// R_last[6]	=>  Location: PIN_F15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Sign[0]	=>  Location: PIN_AC14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Sign[1]	=>  Location: PIN_AD5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Sign[2]	=>  Location: PIN_M21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Sign[3]	=>  Location: PIN_AA16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Sign[4]	=>  Location: PIN_AB8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Sign[5]	=>  Location: PIN_Y15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Sign[6]	=>  Location: PIN_E22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// student_id[0]	=>  Location: PIN_J24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// student_id[1]	=>  Location: PIN_J16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// student_id[2]	=>  Location: PIN_B3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// student_id[3]	=>  Location: PIN_AC6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// student_id[4]	=>  Location: PIN_AE12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// student_id[5]	=>  Location: PIN_M5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// student_id[6]	=>  Location: PIN_J3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// clock	=>  Location: PIN_P2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Enable_decoder	=>  Location: PIN_D13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// B[0]	=>  Location: PIN_D16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Reset	=>  Location: PIN_N2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// A[0]	=>  Location: PIN_C16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Resett	=>  Location: PIN_C13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// FSM_reset	=>  Location: PIN_P1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// data_in	=>  Location: PIN_H16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// B[7]	=>  Location: PIN_G16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// A[7]	=>  Location: PIN_B17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// B[6]	=>  Location: PIN_B16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// A[6]	=>  Location: PIN_G17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// B[5]	=>  Location: PIN_B14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// A[5]	=>  Location: PIN_C15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// B[4]	=>  Location: PIN_G15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// A[4]	=>  Location: PIN_F16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// B[3]	=>  Location: PIN_J17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// A[3]	=>  Location: PIN_H17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// B[2]	=>  Location: PIN_F17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// A[2]	=>  Location: PIN_E15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// B[1]	=>  Location: PIN_D15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// A[1]	=>  Location: PIN_B15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \inst5|Add0~8_combout ;
wire \clock~combout ;
wire \Enable_decoder~combout ;
wire \clock~clkctrl_outclk ;
wire \Reset~combout ;
wire \Reset~clkctrl_outclk ;
wire \Resett~combout ;
wire \Resett~clkctrl_outclk ;
wire \inst9|Q[1]~feeder_combout ;
wire \inst5|Add0~1 ;
wire \inst5|Add0~3 ;
wire \inst5|Add0~5 ;
wire \inst5|Add0~6_combout ;
wire \FSM_reset~combout ;
wire \FSM_reset~clkctrl_outclk ;
wire \data_in~combout ;
wire \inst4|state.s6~regout ;
wire \inst4|state.s5~regout ;
wire \inst4|state.s4~regout ;
wire \inst4|state.s3~regout ;
wire \inst4|state.s2~regout ;
wire \inst4|state.s1~regout ;
wire \inst4|state.s0~0_combout ;
wire \inst4|state.s0~regout ;
wire \inst4|state.s8~0_combout ;
wire \inst4|state.s8~regout ;
wire \inst4|state.s7~regout ;
wire \inst5|LessThan0~1_cout ;
wire \inst5|LessThan0~3_cout ;
wire \inst5|LessThan0~5_cout ;
wire \inst5|LessThan0~7_cout ;
wire \inst5|LessThan0~9_cout ;
wire \inst5|LessThan0~11_cout ;
wire \inst5|LessThan0~13_cout ;
wire \inst5|LessThan0~14_combout ;
wire \inst5|Result[3]~9_combout ;
wire \inst5|Result[3]~3_combout ;
wire \inst5|Result~13_combout ;
wire \inst5|Result~13_wirecell_combout ;
wire \inst5|Result[3]~10_combout ;
wire \inst5|Add0~4_combout ;
wire \inst5|Result[2]~2_combout ;
wire \inst5|Result~12_combout ;
wire \inst5|Result~12_wirecell_combout ;
wire \inst5|Add0~2_combout ;
wire \inst5|Result[1]~1_combout ;
wire \inst5|Result~11_combout ;
wire \inst5|Result~11_wirecell_combout ;
wire \inst5|Add0~0_combout ;
wire \inst5|Result[0]~0_combout ;
wire \inst5|Result~8_combout ;
wire \inst5|Result~8_wirecell_combout ;
wire \inst6|Mux0~0_combout ;
wire \inst6|Mux1~0_combout ;
wire \inst6|Mux2~0_combout ;
wire \inst6|Mux3~0_combout ;
wire \inst6|Mux4~0_combout ;
wire \inst6|Mux5~0_combout ;
wire \inst6|Mux6~0_combout ;
wire \inst5|Add0~7 ;
wire \inst5|Add0~9 ;
wire \inst5|Add0~10_combout ;
wire \inst5|Result[5]~5_combout ;
wire \inst9|Q[5]~feeder_combout ;
wire \inst5|Result~15_combout ;
wire \inst5|Result~15_wirecell_combout ;
wire \inst5|Add0~11 ;
wire \inst5|Add0~13 ;
wire \inst5|Add0~14_combout ;
wire \inst5|Result[7]~7_combout ;
wire \inst5|Result~17_combout ;
wire \inst5|Result~17_wirecell_combout ;
wire \inst5|Add0~12_combout ;
wire \inst5|Result[6]~6_combout ;
wire \inst5|Result~16_combout ;
wire \inst5|Result~16_wirecell_combout ;
wire \inst5|Result~14_combout ;
wire \inst5|Result[4]~4_combout ;
wire \inst5|Result~14_wirecell_combout ;
wire \inst|Mux0~0_combout ;
wire \inst|Mux1~0_combout ;
wire \inst|Mux2~0_combout ;
wire \inst|Mux3~0_combout ;
wire \inst|Mux4~0_combout ;
wire \inst|Mux5~0_combout ;
wire \inst|Mux6~0_combout ;
wire [7:0] \A~combout ;
wire [7:0] \inst5|Result ;
wire [7:0] \B~combout ;
wire [7:0] \inst9|Q ;
wire [7:0] \inst2|Q ;


// Location: LCCOMB_X41_Y35_N20
cycloneii_lcell_comb \inst5|Add0~8 (
// Equation(s):
// \inst5|Add0~8_combout  = ((\inst9|Q [4] $ (\inst2|Q [4] $ (\inst5|Add0~7 )))) # (GND)
// \inst5|Add0~9  = CARRY((\inst9|Q [4] & (\inst2|Q [4] & !\inst5|Add0~7 )) # (!\inst9|Q [4] & ((\inst2|Q [4]) # (!\inst5|Add0~7 ))))

	.dataa(\inst9|Q [4]),
	.datab(\inst2|Q [4]),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst5|Add0~7 ),
	.combout(\inst5|Add0~8_combout ),
	.cout(\inst5|Add0~9 ));
// synopsys translate_off
defparam \inst5|Add0~8 .lut_mask = 16'h964D;
defparam \inst5|Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X40_Y35_N31
cycloneii_lcell_ff \inst2|Q[6] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\A~combout [6]),
	.aclr(!\Resett~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst2|Q [6]));

// Location: LCFF_X40_Y35_N21
cycloneii_lcell_ff \inst9|Q[4] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\B~combout [4]),
	.aclr(!\Reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst9|Q [4]));

// Location: LCFF_X40_Y35_N11
cycloneii_lcell_ff \inst9|Q[2] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\B~combout [2]),
	.aclr(!\Reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst9|Q [2]));

// Location: PIN_P2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \clock~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\clock~combout ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(clock));
// synopsys translate_off
defparam \clock~I .input_async_reset = "none";
defparam \clock~I .input_power_up = "low";
defparam \clock~I .input_register_mode = "none";
defparam \clock~I .input_sync_reset = "none";
defparam \clock~I .oe_async_reset = "none";
defparam \clock~I .oe_power_up = "low";
defparam \clock~I .oe_register_mode = "none";
defparam \clock~I .oe_sync_reset = "none";
defparam \clock~I .operation_mode = "input";
defparam \clock~I .output_async_reset = "none";
defparam \clock~I .output_power_up = "low";
defparam \clock~I .output_register_mode = "none";
defparam \clock~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Enable_decoder~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Enable_decoder~combout ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Enable_decoder));
// synopsys translate_off
defparam \Enable_decoder~I .input_async_reset = "none";
defparam \Enable_decoder~I .input_power_up = "low";
defparam \Enable_decoder~I .input_register_mode = "none";
defparam \Enable_decoder~I .input_sync_reset = "none";
defparam \Enable_decoder~I .oe_async_reset = "none";
defparam \Enable_decoder~I .oe_power_up = "low";
defparam \Enable_decoder~I .oe_register_mode = "none";
defparam \Enable_decoder~I .oe_sync_reset = "none";
defparam \Enable_decoder~I .operation_mode = "input";
defparam \Enable_decoder~I .output_async_reset = "none";
defparam \Enable_decoder~I .output_power_up = "low";
defparam \Enable_decoder~I .output_register_mode = "none";
defparam \Enable_decoder~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \A[6]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\A~combout [6]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(A[6]));
// synopsys translate_off
defparam \A[6]~I .input_async_reset = "none";
defparam \A[6]~I .input_power_up = "low";
defparam \A[6]~I .input_register_mode = "none";
defparam \A[6]~I .input_sync_reset = "none";
defparam \A[6]~I .oe_async_reset = "none";
defparam \A[6]~I .oe_power_up = "low";
defparam \A[6]~I .oe_register_mode = "none";
defparam \A[6]~I .oe_sync_reset = "none";
defparam \A[6]~I .operation_mode = "input";
defparam \A[6]~I .output_async_reset = "none";
defparam \A[6]~I .output_power_up = "low";
defparam \A[6]~I .output_register_mode = "none";
defparam \A[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \B[4]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\B~combout [4]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(B[4]));
// synopsys translate_off
defparam \B[4]~I .input_async_reset = "none";
defparam \B[4]~I .input_power_up = "low";
defparam \B[4]~I .input_register_mode = "none";
defparam \B[4]~I .input_sync_reset = "none";
defparam \B[4]~I .oe_async_reset = "none";
defparam \B[4]~I .oe_power_up = "low";
defparam \B[4]~I .oe_register_mode = "none";
defparam \B[4]~I .oe_sync_reset = "none";
defparam \B[4]~I .operation_mode = "input";
defparam \B[4]~I .output_async_reset = "none";
defparam \B[4]~I .output_power_up = "low";
defparam \B[4]~I .output_register_mode = "none";
defparam \B[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \B[2]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\B~combout [2]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(B[2]));
// synopsys translate_off
defparam \B[2]~I .input_async_reset = "none";
defparam \B[2]~I .input_power_up = "low";
defparam \B[2]~I .input_register_mode = "none";
defparam \B[2]~I .input_sync_reset = "none";
defparam \B[2]~I .oe_async_reset = "none";
defparam \B[2]~I .oe_power_up = "low";
defparam \B[2]~I .oe_register_mode = "none";
defparam \B[2]~I .oe_sync_reset = "none";
defparam \B[2]~I .operation_mode = "input";
defparam \B[2]~I .output_async_reset = "none";
defparam \B[2]~I .output_power_up = "low";
defparam \B[2]~I .output_register_mode = "none";
defparam \B[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: CLKCTRL_G3
cycloneii_clkctrl \clock~clkctrl (
	.ena(vcc),
	.inclk({gnd,gnd,gnd,\clock~combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\clock~clkctrl_outclk ));
// synopsys translate_off
defparam \clock~clkctrl .clock_type = "global clock";
defparam \clock~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: PIN_J17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \B[3]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\B~combout [3]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(B[3]));
// synopsys translate_off
defparam \B[3]~I .input_async_reset = "none";
defparam \B[3]~I .input_power_up = "low";
defparam \B[3]~I .input_register_mode = "none";
defparam \B[3]~I .input_sync_reset = "none";
defparam \B[3]~I .oe_async_reset = "none";
defparam \B[3]~I .oe_power_up = "low";
defparam \B[3]~I .oe_register_mode = "none";
defparam \B[3]~I .oe_sync_reset = "none";
defparam \B[3]~I .operation_mode = "input";
defparam \B[3]~I .output_async_reset = "none";
defparam \B[3]~I .output_power_up = "low";
defparam \B[3]~I .output_register_mode = "none";
defparam \B[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_N2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Reset~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Reset~combout ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Reset));
// synopsys translate_off
defparam \Reset~I .input_async_reset = "none";
defparam \Reset~I .input_power_up = "low";
defparam \Reset~I .input_register_mode = "none";
defparam \Reset~I .input_sync_reset = "none";
defparam \Reset~I .oe_async_reset = "none";
defparam \Reset~I .oe_power_up = "low";
defparam \Reset~I .oe_register_mode = "none";
defparam \Reset~I .oe_sync_reset = "none";
defparam \Reset~I .operation_mode = "input";
defparam \Reset~I .output_async_reset = "none";
defparam \Reset~I .output_power_up = "low";
defparam \Reset~I .output_register_mode = "none";
defparam \Reset~I .output_sync_reset = "none";
// synopsys translate_on

// Location: CLKCTRL_G2
cycloneii_clkctrl \Reset~clkctrl (
	.ena(vcc),
	.inclk({gnd,gnd,gnd,\Reset~combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\Reset~clkctrl_outclk ));
// synopsys translate_off
defparam \Reset~clkctrl .clock_type = "global clock";
defparam \Reset~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCFF_X40_Y35_N17
cycloneii_lcell_ff \inst9|Q[3] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\B~combout [3]),
	.aclr(!\Reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst9|Q [3]));

// Location: PIN_E15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \A[2]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\A~combout [2]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(A[2]));
// synopsys translate_off
defparam \A[2]~I .input_async_reset = "none";
defparam \A[2]~I .input_power_up = "low";
defparam \A[2]~I .input_register_mode = "none";
defparam \A[2]~I .input_sync_reset = "none";
defparam \A[2]~I .oe_async_reset = "none";
defparam \A[2]~I .oe_power_up = "low";
defparam \A[2]~I .oe_register_mode = "none";
defparam \A[2]~I .oe_sync_reset = "none";
defparam \A[2]~I .operation_mode = "input";
defparam \A[2]~I .output_async_reset = "none";
defparam \A[2]~I .output_power_up = "low";
defparam \A[2]~I .output_register_mode = "none";
defparam \A[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Resett~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Resett~combout ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Resett));
// synopsys translate_off
defparam \Resett~I .input_async_reset = "none";
defparam \Resett~I .input_power_up = "low";
defparam \Resett~I .input_register_mode = "none";
defparam \Resett~I .input_sync_reset = "none";
defparam \Resett~I .oe_async_reset = "none";
defparam \Resett~I .oe_power_up = "low";
defparam \Resett~I .oe_register_mode = "none";
defparam \Resett~I .oe_sync_reset = "none";
defparam \Resett~I .operation_mode = "input";
defparam \Resett~I .output_async_reset = "none";
defparam \Resett~I .output_power_up = "low";
defparam \Resett~I .output_register_mode = "none";
defparam \Resett~I .output_sync_reset = "none";
// synopsys translate_on

// Location: CLKCTRL_G11
cycloneii_clkctrl \Resett~clkctrl (
	.ena(vcc),
	.inclk({gnd,gnd,gnd,\Resett~combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\Resett~clkctrl_outclk ));
// synopsys translate_off
defparam \Resett~clkctrl .clock_type = "global clock";
defparam \Resett~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCFF_X40_Y35_N19
cycloneii_lcell_ff \inst2|Q[2] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\A~combout [2]),
	.aclr(!\Resett~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst2|Q [2]));

// Location: PIN_D15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \B[1]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\B~combout [1]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(B[1]));
// synopsys translate_off
defparam \B[1]~I .input_async_reset = "none";
defparam \B[1]~I .input_power_up = "low";
defparam \B[1]~I .input_register_mode = "none";
defparam \B[1]~I .input_sync_reset = "none";
defparam \B[1]~I .oe_async_reset = "none";
defparam \B[1]~I .oe_power_up = "low";
defparam \B[1]~I .oe_register_mode = "none";
defparam \B[1]~I .oe_sync_reset = "none";
defparam \B[1]~I .operation_mode = "input";
defparam \B[1]~I .output_async_reset = "none";
defparam \B[1]~I .output_power_up = "low";
defparam \B[1]~I .output_register_mode = "none";
defparam \B[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X40_Y35_N28
cycloneii_lcell_comb \inst9|Q[1]~feeder (
// Equation(s):
// \inst9|Q[1]~feeder_combout  = \B~combout [1]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\B~combout [1]),
	.cin(gnd),
	.combout(\inst9|Q[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst9|Q[1]~feeder .lut_mask = 16'hFF00;
defparam \inst9|Q[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X40_Y35_N29
cycloneii_lcell_ff \inst9|Q[1] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\inst9|Q[1]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\Reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst9|Q [1]));

// Location: PIN_C16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \A[0]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\A~combout [0]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(A[0]));
// synopsys translate_off
defparam \A[0]~I .input_async_reset = "none";
defparam \A[0]~I .input_power_up = "low";
defparam \A[0]~I .input_register_mode = "none";
defparam \A[0]~I .input_sync_reset = "none";
defparam \A[0]~I .oe_async_reset = "none";
defparam \A[0]~I .oe_power_up = "low";
defparam \A[0]~I .oe_register_mode = "none";
defparam \A[0]~I .oe_sync_reset = "none";
defparam \A[0]~I .operation_mode = "input";
defparam \A[0]~I .output_async_reset = "none";
defparam \A[0]~I .output_power_up = "low";
defparam \A[0]~I .output_register_mode = "none";
defparam \A[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCFF_X40_Y35_N7
cycloneii_lcell_ff \inst2|Q[0] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\A~combout [0]),
	.aclr(!\Resett~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst2|Q [0]));

// Location: LCCOMB_X41_Y35_N12
cycloneii_lcell_comb \inst5|Add0~0 (
// Equation(s):
// \inst5|Add0~0_combout  = (\inst9|Q [0] & (\inst2|Q [0] $ (VCC))) # (!\inst9|Q [0] & ((\inst2|Q [0]) # (GND)))
// \inst5|Add0~1  = CARRY((\inst2|Q [0]) # (!\inst9|Q [0]))

	.dataa(\inst9|Q [0]),
	.datab(\inst2|Q [0]),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst5|Add0~0_combout ),
	.cout(\inst5|Add0~1 ));
// synopsys translate_off
defparam \inst5|Add0~0 .lut_mask = 16'h66DD;
defparam \inst5|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y35_N14
cycloneii_lcell_comb \inst5|Add0~2 (
// Equation(s):
// \inst5|Add0~2_combout  = (\inst2|Q [1] & ((\inst9|Q [1] & (!\inst5|Add0~1 )) # (!\inst9|Q [1] & (\inst5|Add0~1  & VCC)))) # (!\inst2|Q [1] & ((\inst9|Q [1] & ((\inst5|Add0~1 ) # (GND))) # (!\inst9|Q [1] & (!\inst5|Add0~1 ))))
// \inst5|Add0~3  = CARRY((\inst2|Q [1] & (\inst9|Q [1] & !\inst5|Add0~1 )) # (!\inst2|Q [1] & ((\inst9|Q [1]) # (!\inst5|Add0~1 ))))

	.dataa(\inst2|Q [1]),
	.datab(\inst9|Q [1]),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst5|Add0~1 ),
	.combout(\inst5|Add0~2_combout ),
	.cout(\inst5|Add0~3 ));
// synopsys translate_off
defparam \inst5|Add0~2 .lut_mask = 16'h694D;
defparam \inst5|Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X41_Y35_N16
cycloneii_lcell_comb \inst5|Add0~4 (
// Equation(s):
// \inst5|Add0~4_combout  = ((\inst9|Q [2] $ (\inst2|Q [2] $ (\inst5|Add0~3 )))) # (GND)
// \inst5|Add0~5  = CARRY((\inst9|Q [2] & (\inst2|Q [2] & !\inst5|Add0~3 )) # (!\inst9|Q [2] & ((\inst2|Q [2]) # (!\inst5|Add0~3 ))))

	.dataa(\inst9|Q [2]),
	.datab(\inst2|Q [2]),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst5|Add0~3 ),
	.combout(\inst5|Add0~4_combout ),
	.cout(\inst5|Add0~5 ));
// synopsys translate_off
defparam \inst5|Add0~4 .lut_mask = 16'h964D;
defparam \inst5|Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X41_Y35_N18
cycloneii_lcell_comb \inst5|Add0~6 (
// Equation(s):
// \inst5|Add0~6_combout  = (\inst2|Q [3] & ((\inst9|Q [3] & (!\inst5|Add0~5 )) # (!\inst9|Q [3] & (\inst5|Add0~5  & VCC)))) # (!\inst2|Q [3] & ((\inst9|Q [3] & ((\inst5|Add0~5 ) # (GND))) # (!\inst9|Q [3] & (!\inst5|Add0~5 ))))
// \inst5|Add0~7  = CARRY((\inst2|Q [3] & (\inst9|Q [3] & !\inst5|Add0~5 )) # (!\inst2|Q [3] & ((\inst9|Q [3]) # (!\inst5|Add0~5 ))))

	.dataa(\inst2|Q [3]),
	.datab(\inst9|Q [3]),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst5|Add0~5 ),
	.combout(\inst5|Add0~6_combout ),
	.cout(\inst5|Add0~7 ));
// synopsys translate_off
defparam \inst5|Add0~6 .lut_mask = 16'h694D;
defparam \inst5|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: PIN_P1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \FSM_reset~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\FSM_reset~combout ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(FSM_reset));
// synopsys translate_off
defparam \FSM_reset~I .input_async_reset = "none";
defparam \FSM_reset~I .input_power_up = "low";
defparam \FSM_reset~I .input_register_mode = "none";
defparam \FSM_reset~I .input_sync_reset = "none";
defparam \FSM_reset~I .oe_async_reset = "none";
defparam \FSM_reset~I .oe_power_up = "low";
defparam \FSM_reset~I .oe_register_mode = "none";
defparam \FSM_reset~I .oe_sync_reset = "none";
defparam \FSM_reset~I .operation_mode = "input";
defparam \FSM_reset~I .output_async_reset = "none";
defparam \FSM_reset~I .output_power_up = "low";
defparam \FSM_reset~I .output_register_mode = "none";
defparam \FSM_reset~I .output_sync_reset = "none";
// synopsys translate_on

// Location: CLKCTRL_G1
cycloneii_clkctrl \FSM_reset~clkctrl (
	.ena(vcc),
	.inclk({gnd,gnd,gnd,\FSM_reset~combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\FSM_reset~clkctrl_outclk ));
// synopsys translate_off
defparam \FSM_reset~clkctrl .clock_type = "global clock";
defparam \FSM_reset~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: PIN_H16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \data_in~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\data_in~combout ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(data_in));
// synopsys translate_off
defparam \data_in~I .input_async_reset = "none";
defparam \data_in~I .input_power_up = "low";
defparam \data_in~I .input_register_mode = "none";
defparam \data_in~I .input_sync_reset = "none";
defparam \data_in~I .oe_async_reset = "none";
defparam \data_in~I .oe_power_up = "low";
defparam \data_in~I .oe_register_mode = "none";
defparam \data_in~I .oe_sync_reset = "none";
defparam \data_in~I .operation_mode = "input";
defparam \data_in~I .output_async_reset = "none";
defparam \data_in~I .output_power_up = "low";
defparam \data_in~I .output_register_mode = "none";
defparam \data_in~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCFF_X41_Y35_N7
cycloneii_lcell_ff \inst4|state.s6 (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst4|state.s7~regout ),
	.aclr(\FSM_reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\data_in~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|state.s6~regout ));

// Location: LCFF_X41_Y35_N17
cycloneii_lcell_ff \inst4|state.s5 (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst4|state.s6~regout ),
	.aclr(\FSM_reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\data_in~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|state.s5~regout ));

// Location: LCFF_X41_Y35_N15
cycloneii_lcell_ff \inst4|state.s4 (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst4|state.s5~regout ),
	.aclr(\FSM_reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\data_in~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|state.s4~regout ));

// Location: LCFF_X41_Y35_N13
cycloneii_lcell_ff \inst4|state.s3 (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst4|state.s4~regout ),
	.aclr(\FSM_reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\data_in~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|state.s3~regout ));

// Location: LCFF_X41_Y35_N29
cycloneii_lcell_ff \inst4|state.s2 (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst4|state.s3~regout ),
	.aclr(\FSM_reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\data_in~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|state.s2~regout ));

// Location: LCFF_X41_Y35_N3
cycloneii_lcell_ff \inst4|state.s1 (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst4|state.s2~regout ),
	.aclr(\FSM_reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\data_in~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|state.s1~regout ));

// Location: LCCOMB_X40_Y35_N2
cycloneii_lcell_comb \inst4|state.s0~0 (
// Equation(s):
// \inst4|state.s0~0_combout  = !\inst4|state.s1~regout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst4|state.s1~regout ),
	.cin(gnd),
	.combout(\inst4|state.s0~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|state.s0~0 .lut_mask = 16'h00FF;
defparam \inst4|state.s0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X41_Y35_N11
cycloneii_lcell_ff \inst4|state.s0 (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst4|state.s0~0_combout ),
	.aclr(\FSM_reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\data_in~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|state.s0~regout ));

// Location: LCCOMB_X40_Y35_N30
cycloneii_lcell_comb \inst4|state.s8~0 (
// Equation(s):
// \inst4|state.s8~0_combout  = !\inst4|state.s0~regout 

	.dataa(vcc),
	.datab(\inst4|state.s0~regout ),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst4|state.s8~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|state.s8~0 .lut_mask = 16'h3333;
defparam \inst4|state.s8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X41_Y35_N31
cycloneii_lcell_ff \inst4|state.s8 (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst4|state.s8~0_combout ),
	.aclr(\FSM_reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\data_in~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|state.s8~regout ));

// Location: LCFF_X41_Y35_N1
cycloneii_lcell_ff \inst4|state.s7 (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst4|state.s8~regout ),
	.aclr(\FSM_reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\data_in~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|state.s7~regout ));

// Location: PIN_G16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \B[7]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\B~combout [7]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(B[7]));
// synopsys translate_off
defparam \B[7]~I .input_async_reset = "none";
defparam \B[7]~I .input_power_up = "low";
defparam \B[7]~I .input_register_mode = "none";
defparam \B[7]~I .input_sync_reset = "none";
defparam \B[7]~I .oe_async_reset = "none";
defparam \B[7]~I .oe_power_up = "low";
defparam \B[7]~I .oe_register_mode = "none";
defparam \B[7]~I .oe_sync_reset = "none";
defparam \B[7]~I .operation_mode = "input";
defparam \B[7]~I .output_async_reset = "none";
defparam \B[7]~I .output_power_up = "low";
defparam \B[7]~I .output_register_mode = "none";
defparam \B[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCFF_X40_Y35_N25
cycloneii_lcell_ff \inst9|Q[7] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\B~combout [7]),
	.aclr(!\Reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst9|Q [7]));

// Location: PIN_B17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \A[7]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\A~combout [7]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(A[7]));
// synopsys translate_off
defparam \A[7]~I .input_async_reset = "none";
defparam \A[7]~I .input_power_up = "low";
defparam \A[7]~I .input_register_mode = "none";
defparam \A[7]~I .input_sync_reset = "none";
defparam \A[7]~I .oe_async_reset = "none";
defparam \A[7]~I .oe_power_up = "low";
defparam \A[7]~I .oe_register_mode = "none";
defparam \A[7]~I .oe_sync_reset = "none";
defparam \A[7]~I .operation_mode = "input";
defparam \A[7]~I .output_async_reset = "none";
defparam \A[7]~I .output_power_up = "low";
defparam \A[7]~I .output_register_mode = "none";
defparam \A[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCFF_X41_Y35_N9
cycloneii_lcell_ff \inst2|Q[7] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\A~combout [7]),
	.aclr(!\Resett~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst2|Q [7]));

// Location: PIN_B16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \B[6]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\B~combout [6]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(B[6]));
// synopsys translate_off
defparam \B[6]~I .input_async_reset = "none";
defparam \B[6]~I .input_power_up = "low";
defparam \B[6]~I .input_register_mode = "none";
defparam \B[6]~I .input_sync_reset = "none";
defparam \B[6]~I .oe_async_reset = "none";
defparam \B[6]~I .oe_power_up = "low";
defparam \B[6]~I .oe_register_mode = "none";
defparam \B[6]~I .oe_sync_reset = "none";
defparam \B[6]~I .operation_mode = "input";
defparam \B[6]~I .output_async_reset = "none";
defparam \B[6]~I .output_power_up = "low";
defparam \B[6]~I .output_register_mode = "none";
defparam \B[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCFF_X40_Y35_N5
cycloneii_lcell_ff \inst9|Q[6] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\B~combout [6]),
	.aclr(!\Reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst9|Q [6]));

// Location: PIN_C15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \A[5]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\A~combout [5]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(A[5]));
// synopsys translate_off
defparam \A[5]~I .input_async_reset = "none";
defparam \A[5]~I .input_power_up = "low";
defparam \A[5]~I .input_register_mode = "none";
defparam \A[5]~I .input_sync_reset = "none";
defparam \A[5]~I .oe_async_reset = "none";
defparam \A[5]~I .oe_power_up = "low";
defparam \A[5]~I .oe_register_mode = "none";
defparam \A[5]~I .oe_sync_reset = "none";
defparam \A[5]~I .operation_mode = "input";
defparam \A[5]~I .output_async_reset = "none";
defparam \A[5]~I .output_power_up = "low";
defparam \A[5]~I .output_register_mode = "none";
defparam \A[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCFF_X40_Y35_N27
cycloneii_lcell_ff \inst2|Q[5] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\A~combout [5]),
	.aclr(!\Resett~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst2|Q [5]));

// Location: PIN_F16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \A[4]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\A~combout [4]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(A[4]));
// synopsys translate_off
defparam \A[4]~I .input_async_reset = "none";
defparam \A[4]~I .input_power_up = "low";
defparam \A[4]~I .input_register_mode = "none";
defparam \A[4]~I .input_sync_reset = "none";
defparam \A[4]~I .oe_async_reset = "none";
defparam \A[4]~I .oe_power_up = "low";
defparam \A[4]~I .oe_register_mode = "none";
defparam \A[4]~I .oe_sync_reset = "none";
defparam \A[4]~I .operation_mode = "input";
defparam \A[4]~I .output_async_reset = "none";
defparam \A[4]~I .output_power_up = "low";
defparam \A[4]~I .output_register_mode = "none";
defparam \A[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCFF_X40_Y35_N23
cycloneii_lcell_ff \inst2|Q[4] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\A~combout [4]),
	.aclr(!\Resett~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst2|Q [4]));

// Location: PIN_D16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \B[0]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\B~combout [0]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(B[0]));
// synopsys translate_off
defparam \B[0]~I .input_async_reset = "none";
defparam \B[0]~I .input_power_up = "low";
defparam \B[0]~I .input_register_mode = "none";
defparam \B[0]~I .input_sync_reset = "none";
defparam \B[0]~I .oe_async_reset = "none";
defparam \B[0]~I .oe_power_up = "low";
defparam \B[0]~I .oe_register_mode = "none";
defparam \B[0]~I .oe_sync_reset = "none";
defparam \B[0]~I .operation_mode = "input";
defparam \B[0]~I .output_async_reset = "none";
defparam \B[0]~I .output_power_up = "low";
defparam \B[0]~I .output_register_mode = "none";
defparam \B[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCFF_X40_Y35_N1
cycloneii_lcell_ff \inst9|Q[0] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\B~combout [0]),
	.aclr(!\Reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst9|Q [0]));

// Location: LCCOMB_X40_Y35_N10
cycloneii_lcell_comb \inst5|LessThan0~1 (
// Equation(s):
// \inst5|LessThan0~1_cout  = CARRY((\inst2|Q [0] & !\inst9|Q [0]))

	.dataa(\inst2|Q [0]),
	.datab(\inst9|Q [0]),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\inst5|LessThan0~1_cout ));
// synopsys translate_off
defparam \inst5|LessThan0~1 .lut_mask = 16'h0022;
defparam \inst5|LessThan0~1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X40_Y35_N12
cycloneii_lcell_comb \inst5|LessThan0~3 (
// Equation(s):
// \inst5|LessThan0~3_cout  = CARRY((\inst2|Q [1] & (\inst9|Q [1] & !\inst5|LessThan0~1_cout )) # (!\inst2|Q [1] & ((\inst9|Q [1]) # (!\inst5|LessThan0~1_cout ))))

	.dataa(\inst2|Q [1]),
	.datab(\inst9|Q [1]),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst5|LessThan0~1_cout ),
	.combout(),
	.cout(\inst5|LessThan0~3_cout ));
// synopsys translate_off
defparam \inst5|LessThan0~3 .lut_mask = 16'h004D;
defparam \inst5|LessThan0~3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X40_Y35_N14
cycloneii_lcell_comb \inst5|LessThan0~5 (
// Equation(s):
// \inst5|LessThan0~5_cout  = CARRY((\inst9|Q [2] & (\inst2|Q [2] & !\inst5|LessThan0~3_cout )) # (!\inst9|Q [2] & ((\inst2|Q [2]) # (!\inst5|LessThan0~3_cout ))))

	.dataa(\inst9|Q [2]),
	.datab(\inst2|Q [2]),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst5|LessThan0~3_cout ),
	.combout(),
	.cout(\inst5|LessThan0~5_cout ));
// synopsys translate_off
defparam \inst5|LessThan0~5 .lut_mask = 16'h004D;
defparam \inst5|LessThan0~5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X40_Y35_N16
cycloneii_lcell_comb \inst5|LessThan0~7 (
// Equation(s):
// \inst5|LessThan0~7_cout  = CARRY((\inst2|Q [3] & (\inst9|Q [3] & !\inst5|LessThan0~5_cout )) # (!\inst2|Q [3] & ((\inst9|Q [3]) # (!\inst5|LessThan0~5_cout ))))

	.dataa(\inst2|Q [3]),
	.datab(\inst9|Q [3]),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst5|LessThan0~5_cout ),
	.combout(),
	.cout(\inst5|LessThan0~7_cout ));
// synopsys translate_off
defparam \inst5|LessThan0~7 .lut_mask = 16'h004D;
defparam \inst5|LessThan0~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X40_Y35_N18
cycloneii_lcell_comb \inst5|LessThan0~9 (
// Equation(s):
// \inst5|LessThan0~9_cout  = CARRY((\inst9|Q [4] & (\inst2|Q [4] & !\inst5|LessThan0~7_cout )) # (!\inst9|Q [4] & ((\inst2|Q [4]) # (!\inst5|LessThan0~7_cout ))))

	.dataa(\inst9|Q [4]),
	.datab(\inst2|Q [4]),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst5|LessThan0~7_cout ),
	.combout(),
	.cout(\inst5|LessThan0~9_cout ));
// synopsys translate_off
defparam \inst5|LessThan0~9 .lut_mask = 16'h004D;
defparam \inst5|LessThan0~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X40_Y35_N20
cycloneii_lcell_comb \inst5|LessThan0~11 (
// Equation(s):
// \inst5|LessThan0~11_cout  = CARRY((\inst9|Q [5] & ((!\inst5|LessThan0~9_cout ) # (!\inst2|Q [5]))) # (!\inst9|Q [5] & (!\inst2|Q [5] & !\inst5|LessThan0~9_cout )))

	.dataa(\inst9|Q [5]),
	.datab(\inst2|Q [5]),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst5|LessThan0~9_cout ),
	.combout(),
	.cout(\inst5|LessThan0~11_cout ));
// synopsys translate_off
defparam \inst5|LessThan0~11 .lut_mask = 16'h002B;
defparam \inst5|LessThan0~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X40_Y35_N22
cycloneii_lcell_comb \inst5|LessThan0~13 (
// Equation(s):
// \inst5|LessThan0~13_cout  = CARRY((\inst2|Q [6] & ((!\inst5|LessThan0~11_cout ) # (!\inst9|Q [6]))) # (!\inst2|Q [6] & (!\inst9|Q [6] & !\inst5|LessThan0~11_cout )))

	.dataa(\inst2|Q [6]),
	.datab(\inst9|Q [6]),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst5|LessThan0~11_cout ),
	.combout(),
	.cout(\inst5|LessThan0~13_cout ));
// synopsys translate_off
defparam \inst5|LessThan0~13 .lut_mask = 16'h002B;
defparam \inst5|LessThan0~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X40_Y35_N24
cycloneii_lcell_comb \inst5|LessThan0~14 (
// Equation(s):
// \inst5|LessThan0~14_combout  = (\inst9|Q [7] & (\inst5|LessThan0~13_cout  & \inst2|Q [7])) # (!\inst9|Q [7] & ((\inst5|LessThan0~13_cout ) # (\inst2|Q [7])))

	.dataa(vcc),
	.datab(\inst9|Q [7]),
	.datac(vcc),
	.datad(\inst2|Q [7]),
	.cin(\inst5|LessThan0~13_cout ),
	.combout(\inst5|LessThan0~14_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|LessThan0~14 .lut_mask = 16'hF330;
defparam \inst5|LessThan0~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X41_Y35_N2
cycloneii_lcell_comb \inst5|Result[3]~9 (
// Equation(s):
// \inst5|Result[3]~9_combout  = (\inst4|state.s7~regout ) # ((\inst4|state.s6~regout  & \inst5|LessThan0~14_combout ))

	.dataa(\inst4|state.s6~regout ),
	.datab(\inst4|state.s7~regout ),
	.datac(vcc),
	.datad(\inst5|LessThan0~14_combout ),
	.cin(gnd),
	.combout(\inst5|Result[3]~9_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Result[3]~9 .lut_mask = 16'hEECC;
defparam \inst5|Result[3]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y35_N26
cycloneii_lcell_comb \inst5|Result[3]~3 (
// Equation(s):
// \inst5|Result[3]~3_combout  = (\inst5|Result[3]~9_combout  & ((\inst5|Add0~6_combout ))) # (!\inst5|Result[3]~9_combout  & (\inst5|Result~13_combout ))

	.dataa(\inst5|Result~13_combout ),
	.datab(\inst5|Add0~6_combout ),
	.datac(vcc),
	.datad(\inst5|Result[3]~9_combout ),
	.cin(gnd),
	.combout(\inst5|Result[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Result[3]~3 .lut_mask = 16'hCCAA;
defparam \inst5|Result[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_H17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \A[3]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\A~combout [3]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(A[3]));
// synopsys translate_off
defparam \A[3]~I .input_async_reset = "none";
defparam \A[3]~I .input_power_up = "low";
defparam \A[3]~I .input_register_mode = "none";
defparam \A[3]~I .input_sync_reset = "none";
defparam \A[3]~I .oe_async_reset = "none";
defparam \A[3]~I .oe_power_up = "low";
defparam \A[3]~I .oe_register_mode = "none";
defparam \A[3]~I .oe_sync_reset = "none";
defparam \A[3]~I .operation_mode = "input";
defparam \A[3]~I .output_async_reset = "none";
defparam \A[3]~I .output_power_up = "low";
defparam \A[3]~I .output_register_mode = "none";
defparam \A[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCFF_X40_Y35_N13
cycloneii_lcell_ff \inst2|Q[3] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\A~combout [3]),
	.aclr(!\Resett~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst2|Q [3]));

// Location: LCCOMB_X40_Y35_N4
cycloneii_lcell_comb \inst5|Result~13 (
// Equation(s):
// \inst5|Result~13_combout  = \inst9|Q [3] $ (\inst2|Q [3])

	.dataa(\inst9|Q [3]),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst2|Q [3]),
	.cin(gnd),
	.combout(\inst5|Result~13_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Result~13 .lut_mask = 16'h55AA;
defparam \inst5|Result~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y35_N6
cycloneii_lcell_comb \inst5|Result~13_wirecell (
// Equation(s):
// \inst5|Result~13_wirecell_combout  = !\inst5|Result~13_combout 

	.dataa(vcc),
	.datab(\inst5|Result~13_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst5|Result~13_wirecell_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Result~13_wirecell .lut_mask = 16'h3333;
defparam \inst5|Result~13_wirecell .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y35_N8
cycloneii_lcell_comb \inst5|Result[3]~10 (
// Equation(s):
// \inst5|Result[3]~10_combout  = (\Enable_decoder~combout  & ((\inst4|state.s8~regout ) # (\inst4|state.s7~regout )))

	.dataa(\Enable_decoder~combout ),
	.datab(\inst4|state.s8~regout ),
	.datac(vcc),
	.datad(\inst4|state.s7~regout ),
	.cin(gnd),
	.combout(\inst5|Result[3]~10_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Result[3]~10 .lut_mask = 16'hAA88;
defparam \inst5|Result[3]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X42_Y35_N27
cycloneii_lcell_ff \inst5|Result[3] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\inst5|Result[3]~3_combout ),
	.sdata(\inst5|Result~13_wirecell_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(!\inst4|state.s8~regout ),
	.ena(\inst5|Result[3]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst5|Result [3]));

// Location: LCCOMB_X42_Y35_N12
cycloneii_lcell_comb \inst5|Result[2]~2 (
// Equation(s):
// \inst5|Result[2]~2_combout  = (\inst5|Result[3]~9_combout  & ((\inst5|Add0~4_combout ))) # (!\inst5|Result[3]~9_combout  & (\inst5|Result~12_combout ))

	.dataa(\inst5|Result~12_combout ),
	.datab(\inst5|Add0~4_combout ),
	.datac(vcc),
	.datad(\inst5|Result[3]~9_combout ),
	.cin(gnd),
	.combout(\inst5|Result[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Result[2]~2 .lut_mask = 16'hCCAA;
defparam \inst5|Result[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y35_N0
cycloneii_lcell_comb \inst5|Result~12 (
// Equation(s):
// \inst5|Result~12_combout  = \inst9|Q [2] $ (\inst2|Q [2])

	.dataa(\inst9|Q [2]),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst2|Q [2]),
	.cin(gnd),
	.combout(\inst5|Result~12_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Result~12 .lut_mask = 16'h55AA;
defparam \inst5|Result~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y35_N4
cycloneii_lcell_comb \inst5|Result~12_wirecell (
// Equation(s):
// \inst5|Result~12_wirecell_combout  = !\inst5|Result~12_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(\inst5|Result~12_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst5|Result~12_wirecell_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Result~12_wirecell .lut_mask = 16'h0F0F;
defparam \inst5|Result~12_wirecell .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X42_Y35_N13
cycloneii_lcell_ff \inst5|Result[2] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\inst5|Result[2]~2_combout ),
	.sdata(\inst5|Result~12_wirecell_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(!\inst4|state.s8~regout ),
	.ena(\inst5|Result[3]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst5|Result [2]));

// Location: LCCOMB_X42_Y35_N22
cycloneii_lcell_comb \inst5|Result[1]~1 (
// Equation(s):
// \inst5|Result[1]~1_combout  = (\inst5|Result[3]~9_combout  & ((\inst5|Add0~2_combout ))) # (!\inst5|Result[3]~9_combout  & (\inst5|Result~11_combout ))

	.dataa(\inst5|Result~11_combout ),
	.datab(\inst5|Add0~2_combout ),
	.datac(vcc),
	.datad(\inst5|Result[3]~9_combout ),
	.cin(gnd),
	.combout(\inst5|Result[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Result[1]~1 .lut_mask = 16'hCCAA;
defparam \inst5|Result[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_B15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \A[1]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\A~combout [1]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(A[1]));
// synopsys translate_off
defparam \A[1]~I .input_async_reset = "none";
defparam \A[1]~I .input_power_up = "low";
defparam \A[1]~I .input_register_mode = "none";
defparam \A[1]~I .input_sync_reset = "none";
defparam \A[1]~I .oe_async_reset = "none";
defparam \A[1]~I .oe_power_up = "low";
defparam \A[1]~I .oe_register_mode = "none";
defparam \A[1]~I .oe_sync_reset = "none";
defparam \A[1]~I .operation_mode = "input";
defparam \A[1]~I .output_async_reset = "none";
defparam \A[1]~I .output_power_up = "low";
defparam \A[1]~I .output_register_mode = "none";
defparam \A[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCFF_X40_Y35_N3
cycloneii_lcell_ff \inst2|Q[1] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\A~combout [1]),
	.aclr(!\Resett~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst2|Q [1]));

// Location: LCCOMB_X41_Y35_N10
cycloneii_lcell_comb \inst5|Result~11 (
// Equation(s):
// \inst5|Result~11_combout  = \inst9|Q [1] $ (\inst2|Q [1])

	.dataa(vcc),
	.datab(\inst9|Q [1]),
	.datac(vcc),
	.datad(\inst2|Q [1]),
	.cin(gnd),
	.combout(\inst5|Result~11_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Result~11 .lut_mask = 16'h33CC;
defparam \inst5|Result~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y35_N14
cycloneii_lcell_comb \inst5|Result~11_wirecell (
// Equation(s):
// \inst5|Result~11_wirecell_combout  = !\inst5|Result~11_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst5|Result~11_combout ),
	.cin(gnd),
	.combout(\inst5|Result~11_wirecell_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Result~11_wirecell .lut_mask = 16'h00FF;
defparam \inst5|Result~11_wirecell .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X42_Y35_N23
cycloneii_lcell_ff \inst5|Result[1] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\inst5|Result[1]~1_combout ),
	.sdata(\inst5|Result~11_wirecell_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(!\inst4|state.s8~regout ),
	.ena(\inst5|Result[3]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst5|Result [1]));

// Location: LCCOMB_X42_Y35_N0
cycloneii_lcell_comb \inst5|Result[0]~0 (
// Equation(s):
// \inst5|Result[0]~0_combout  = (\inst5|Result[3]~9_combout  & ((\inst5|Add0~0_combout ))) # (!\inst5|Result[3]~9_combout  & (\inst5|Result~8_combout ))

	.dataa(\inst5|Result~8_combout ),
	.datab(\inst5|Add0~0_combout ),
	.datac(vcc),
	.datad(\inst5|Result[3]~9_combout ),
	.cin(gnd),
	.combout(\inst5|Result[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Result[0]~0 .lut_mask = 16'hCCAA;
defparam \inst5|Result[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y35_N6
cycloneii_lcell_comb \inst5|Result~8 (
// Equation(s):
// \inst5|Result~8_combout  = \inst2|Q [0] $ (\inst9|Q [0])

	.dataa(vcc),
	.datab(vcc),
	.datac(\inst2|Q [0]),
	.datad(\inst9|Q [0]),
	.cin(gnd),
	.combout(\inst5|Result~8_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Result~8 .lut_mask = 16'h0FF0;
defparam \inst5|Result~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y35_N8
cycloneii_lcell_comb \inst5|Result~8_wirecell (
// Equation(s):
// \inst5|Result~8_wirecell_combout  = !\inst5|Result~8_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst5|Result~8_combout ),
	.cin(gnd),
	.combout(\inst5|Result~8_wirecell_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Result~8_wirecell .lut_mask = 16'h00FF;
defparam \inst5|Result~8_wirecell .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X42_Y35_N1
cycloneii_lcell_ff \inst5|Result[0] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\inst5|Result[0]~0_combout ),
	.sdata(\inst5|Result~8_wirecell_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(!\inst4|state.s8~regout ),
	.ena(\inst5|Result[3]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst5|Result [0]));

// Location: LCCOMB_X35_Y35_N4
cycloneii_lcell_comb \inst6|Mux0~0 (
// Equation(s):
// \inst6|Mux0~0_combout  = (!\inst5|Result [3] & (!\inst5|Result [1] & (\inst5|Result [2] $ (\inst5|Result [0]))))

	.dataa(\inst5|Result [3]),
	.datab(\inst5|Result [2]),
	.datac(\inst5|Result [1]),
	.datad(\inst5|Result [0]),
	.cin(gnd),
	.combout(\inst6|Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|Mux0~0 .lut_mask = 16'h0104;
defparam \inst6|Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y35_N22
cycloneii_lcell_comb \inst6|Mux1~0 (
// Equation(s):
// \inst6|Mux1~0_combout  = (\inst5|Result [1] $ (!\inst5|Result [0])) # (!\inst5|Result [2])

	.dataa(vcc),
	.datab(\inst5|Result [2]),
	.datac(\inst5|Result [1]),
	.datad(\inst5|Result [0]),
	.cin(gnd),
	.combout(\inst6|Mux1~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|Mux1~0 .lut_mask = 16'hF33F;
defparam \inst6|Mux1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y35_N12
cycloneii_lcell_comb \inst6|Mux2~0 (
// Equation(s):
// \inst6|Mux2~0_combout  = (!\inst5|Result [2] & (\inst5|Result [1] & !\inst5|Result [0]))

	.dataa(vcc),
	.datab(\inst5|Result [2]),
	.datac(\inst5|Result [1]),
	.datad(\inst5|Result [0]),
	.cin(gnd),
	.combout(\inst6|Mux2~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|Mux2~0 .lut_mask = 16'h0030;
defparam \inst6|Mux2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y35_N18
cycloneii_lcell_comb \inst6|Mux3~0 (
// Equation(s):
// \inst6|Mux3~0_combout  = (\inst5|Result [2] & (\inst5|Result [1] $ (!\inst5|Result [0]))) # (!\inst5|Result [2] & (!\inst5|Result [1] & \inst5|Result [0]))

	.dataa(vcc),
	.datab(\inst5|Result [2]),
	.datac(\inst5|Result [1]),
	.datad(\inst5|Result [0]),
	.cin(gnd),
	.combout(\inst6|Mux3~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|Mux3~0 .lut_mask = 16'hC30C;
defparam \inst6|Mux3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y35_N0
cycloneii_lcell_comb \inst6|Mux4~0 (
// Equation(s):
// \inst6|Mux4~0_combout  = (\inst5|Result [0]) # ((\inst5|Result [2] & !\inst5|Result [1]))

	.dataa(vcc),
	.datab(\inst5|Result [2]),
	.datac(\inst5|Result [1]),
	.datad(\inst5|Result [0]),
	.cin(gnd),
	.combout(\inst6|Mux4~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|Mux4~0 .lut_mask = 16'hFF0C;
defparam \inst6|Mux4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y35_N10
cycloneii_lcell_comb \inst6|Mux5~0 (
// Equation(s):
// \inst6|Mux5~0_combout  = (!\inst5|Result [3] & ((\inst5|Result [2] & (\inst5|Result [1] & \inst5|Result [0])) # (!\inst5|Result [2] & ((\inst5|Result [1]) # (\inst5|Result [0])))))

	.dataa(\inst5|Result [3]),
	.datab(\inst5|Result [2]),
	.datac(\inst5|Result [1]),
	.datad(\inst5|Result [0]),
	.cin(gnd),
	.combout(\inst6|Mux5~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|Mux5~0 .lut_mask = 16'h5110;
defparam \inst6|Mux5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y35_N20
cycloneii_lcell_comb \inst6|Mux6~0 (
// Equation(s):
// \inst6|Mux6~0_combout  = (\inst5|Result [3]) # ((\inst5|Result [2] & ((!\inst5|Result [0]) # (!\inst5|Result [1]))) # (!\inst5|Result [2] & (\inst5|Result [1])))

	.dataa(\inst5|Result [3]),
	.datab(\inst5|Result [2]),
	.datac(\inst5|Result [1]),
	.datad(\inst5|Result [0]),
	.cin(gnd),
	.combout(\inst6|Mux6~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|Mux6~0 .lut_mask = 16'hBEFE;
defparam \inst6|Mux6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y35_N22
cycloneii_lcell_comb \inst5|Add0~10 (
// Equation(s):
// \inst5|Add0~10_combout  = (\inst9|Q [5] & ((\inst2|Q [5] & (!\inst5|Add0~9 )) # (!\inst2|Q [5] & ((\inst5|Add0~9 ) # (GND))))) # (!\inst9|Q [5] & ((\inst2|Q [5] & (\inst5|Add0~9  & VCC)) # (!\inst2|Q [5] & (!\inst5|Add0~9 ))))
// \inst5|Add0~11  = CARRY((\inst9|Q [5] & ((!\inst5|Add0~9 ) # (!\inst2|Q [5]))) # (!\inst9|Q [5] & (!\inst2|Q [5] & !\inst5|Add0~9 )))

	.dataa(\inst9|Q [5]),
	.datab(\inst2|Q [5]),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst5|Add0~9 ),
	.combout(\inst5|Add0~10_combout ),
	.cout(\inst5|Add0~11 ));
// synopsys translate_off
defparam \inst5|Add0~10 .lut_mask = 16'h692B;
defparam \inst5|Add0~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X42_Y35_N30
cycloneii_lcell_comb \inst5|Result[5]~5 (
// Equation(s):
// \inst5|Result[5]~5_combout  = (\inst5|Result[3]~9_combout  & ((\inst5|Add0~10_combout ))) # (!\inst5|Result[3]~9_combout  & (\inst5|Result~15_combout ))

	.dataa(\inst5|Result~15_combout ),
	.datab(\inst5|Add0~10_combout ),
	.datac(vcc),
	.datad(\inst5|Result[3]~9_combout ),
	.cin(gnd),
	.combout(\inst5|Result[5]~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Result[5]~5 .lut_mask = 16'hCCAA;
defparam \inst5|Result[5]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_B14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \B[5]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\B~combout [5]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(B[5]));
// synopsys translate_off
defparam \B[5]~I .input_async_reset = "none";
defparam \B[5]~I .input_power_up = "low";
defparam \B[5]~I .input_register_mode = "none";
defparam \B[5]~I .input_sync_reset = "none";
defparam \B[5]~I .oe_async_reset = "none";
defparam \B[5]~I .oe_power_up = "low";
defparam \B[5]~I .oe_register_mode = "none";
defparam \B[5]~I .oe_sync_reset = "none";
defparam \B[5]~I .operation_mode = "input";
defparam \B[5]~I .output_async_reset = "none";
defparam \B[5]~I .output_power_up = "low";
defparam \B[5]~I .output_register_mode = "none";
defparam \B[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X40_Y35_N8
cycloneii_lcell_comb \inst9|Q[5]~feeder (
// Equation(s):
// \inst9|Q[5]~feeder_combout  = \B~combout [5]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\B~combout [5]),
	.cin(gnd),
	.combout(\inst9|Q[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst9|Q[5]~feeder .lut_mask = 16'hFF00;
defparam \inst9|Q[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X40_Y35_N9
cycloneii_lcell_ff \inst9|Q[5] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\inst9|Q[5]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\Reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst9|Q [5]));

// Location: LCCOMB_X40_Y35_N26
cycloneii_lcell_comb \inst5|Result~15 (
// Equation(s):
// \inst5|Result~15_combout  = \inst2|Q [5] $ (\inst9|Q [5])

	.dataa(vcc),
	.datab(vcc),
	.datac(\inst2|Q [5]),
	.datad(\inst9|Q [5]),
	.cin(gnd),
	.combout(\inst5|Result~15_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Result~15 .lut_mask = 16'h0FF0;
defparam \inst5|Result~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y35_N4
cycloneii_lcell_comb \inst5|Result~15_wirecell (
// Equation(s):
// \inst5|Result~15_wirecell_combout  = !\inst5|Result~15_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(\inst5|Result~15_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst5|Result~15_wirecell_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Result~15_wirecell .lut_mask = 16'h0F0F;
defparam \inst5|Result~15_wirecell .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X42_Y35_N31
cycloneii_lcell_ff \inst5|Result[5] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\inst5|Result[5]~5_combout ),
	.sdata(\inst5|Result~15_wirecell_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(!\inst4|state.s8~regout ),
	.ena(\inst5|Result[3]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst5|Result [5]));

// Location: LCCOMB_X41_Y35_N24
cycloneii_lcell_comb \inst5|Add0~12 (
// Equation(s):
// \inst5|Add0~12_combout  = ((\inst2|Q [6] $ (\inst9|Q [6] $ (\inst5|Add0~11 )))) # (GND)
// \inst5|Add0~13  = CARRY((\inst2|Q [6] & ((!\inst5|Add0~11 ) # (!\inst9|Q [6]))) # (!\inst2|Q [6] & (!\inst9|Q [6] & !\inst5|Add0~11 )))

	.dataa(\inst2|Q [6]),
	.datab(\inst9|Q [6]),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst5|Add0~11 ),
	.combout(\inst5|Add0~12_combout ),
	.cout(\inst5|Add0~13 ));
// synopsys translate_off
defparam \inst5|Add0~12 .lut_mask = 16'h962B;
defparam \inst5|Add0~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X41_Y35_N26
cycloneii_lcell_comb \inst5|Add0~14 (
// Equation(s):
// \inst5|Add0~14_combout  = \inst9|Q [7] $ (\inst5|Add0~13  $ (!\inst2|Q [7]))

	.dataa(\inst9|Q [7]),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst2|Q [7]),
	.cin(\inst5|Add0~13 ),
	.combout(\inst5|Add0~14_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Add0~14 .lut_mask = 16'h5AA5;
defparam \inst5|Add0~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X42_Y35_N6
cycloneii_lcell_comb \inst5|Result[7]~7 (
// Equation(s):
// \inst5|Result[7]~7_combout  = (\inst5|Result[3]~9_combout  & ((\inst5|Add0~14_combout ))) # (!\inst5|Result[3]~9_combout  & (\inst5|Result~17_combout ))

	.dataa(\inst5|Result~17_combout ),
	.datab(\inst5|Add0~14_combout ),
	.datac(vcc),
	.datad(\inst5|Result[3]~9_combout ),
	.cin(gnd),
	.combout(\inst5|Result[7]~7_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Result[7]~7 .lut_mask = 16'hCCAA;
defparam \inst5|Result[7]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y35_N0
cycloneii_lcell_comb \inst5|Result~17 (
// Equation(s):
// \inst5|Result~17_combout  = \inst2|Q [7] $ (\inst9|Q [7])

	.dataa(vcc),
	.datab(\inst2|Q [7]),
	.datac(vcc),
	.datad(\inst9|Q [7]),
	.cin(gnd),
	.combout(\inst5|Result~17_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Result~17 .lut_mask = 16'h33CC;
defparam \inst5|Result~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y35_N10
cycloneii_lcell_comb \inst5|Result~17_wirecell (
// Equation(s):
// \inst5|Result~17_wirecell_combout  = !\inst5|Result~17_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(\inst5|Result~17_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst5|Result~17_wirecell_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Result~17_wirecell .lut_mask = 16'h0F0F;
defparam \inst5|Result~17_wirecell .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X42_Y35_N7
cycloneii_lcell_ff \inst5|Result[7] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\inst5|Result[7]~7_combout ),
	.sdata(\inst5|Result~17_wirecell_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(!\inst4|state.s8~regout ),
	.ena(\inst5|Result[3]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst5|Result [7]));

// Location: LCCOMB_X42_Y35_N20
cycloneii_lcell_comb \inst5|Result[6]~6 (
// Equation(s):
// \inst5|Result[6]~6_combout  = (\inst5|Result[3]~9_combout  & ((\inst5|Add0~12_combout ))) # (!\inst5|Result[3]~9_combout  & (\inst5|Result~16_combout ))

	.dataa(\inst5|Result~16_combout ),
	.datab(\inst5|Add0~12_combout ),
	.datac(vcc),
	.datad(\inst5|Result[3]~9_combout ),
	.cin(gnd),
	.combout(\inst5|Result[6]~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Result[6]~6 .lut_mask = 16'hCCAA;
defparam \inst5|Result[6]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y35_N30
cycloneii_lcell_comb \inst5|Result~16 (
// Equation(s):
// \inst5|Result~16_combout  = \inst2|Q [6] $ (\inst9|Q [6])

	.dataa(\inst2|Q [6]),
	.datab(\inst9|Q [6]),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst5|Result~16_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Result~16 .lut_mask = 16'h6666;
defparam \inst5|Result~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y35_N24
cycloneii_lcell_comb \inst5|Result~16_wirecell (
// Equation(s):
// \inst5|Result~16_wirecell_combout  = !\inst5|Result~16_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst5|Result~16_combout ),
	.cin(gnd),
	.combout(\inst5|Result~16_wirecell_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Result~16_wirecell .lut_mask = 16'h00FF;
defparam \inst5|Result~16_wirecell .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X42_Y35_N21
cycloneii_lcell_ff \inst5|Result[6] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\inst5|Result[6]~6_combout ),
	.sdata(\inst5|Result~16_wirecell_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(!\inst4|state.s8~regout ),
	.ena(\inst5|Result[3]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst5|Result [6]));

// Location: LCCOMB_X41_Y35_N28
cycloneii_lcell_comb \inst5|Result~14 (
// Equation(s):
// \inst5|Result~14_combout  = \inst9|Q [4] $ (\inst2|Q [4])

	.dataa(\inst9|Q [4]),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst2|Q [4]),
	.cin(gnd),
	.combout(\inst5|Result~14_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Result~14 .lut_mask = 16'h55AA;
defparam \inst5|Result~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y35_N16
cycloneii_lcell_comb \inst5|Result[4]~4 (
// Equation(s):
// \inst5|Result[4]~4_combout  = (\inst5|Result[3]~9_combout  & (\inst5|Add0~8_combout )) # (!\inst5|Result[3]~9_combout  & ((\inst5|Result~14_combout )))

	.dataa(\inst5|Add0~8_combout ),
	.datab(\inst5|Result~14_combout ),
	.datac(vcc),
	.datad(\inst5|Result[3]~9_combout ),
	.cin(gnd),
	.combout(\inst5|Result[4]~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Result[4]~4 .lut_mask = 16'hAACC;
defparam \inst5|Result[4]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y35_N18
cycloneii_lcell_comb \inst5|Result~14_wirecell (
// Equation(s):
// \inst5|Result~14_wirecell_combout  = !\inst5|Result~14_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst5|Result~14_combout ),
	.cin(gnd),
	.combout(\inst5|Result~14_wirecell_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Result~14_wirecell .lut_mask = 16'h00FF;
defparam \inst5|Result~14_wirecell .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X42_Y35_N17
cycloneii_lcell_ff \inst5|Result[4] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\inst5|Result[4]~4_combout ),
	.sdata(\inst5|Result~14_wirecell_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(!\inst4|state.s8~regout ),
	.ena(\inst5|Result[3]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst5|Result [4]));

// Location: LCCOMB_X43_Y35_N0
cycloneii_lcell_comb \inst|Mux0~0 (
// Equation(s):
// \inst|Mux0~0_combout  = (!\inst5|Result [5] & (!\inst5|Result [7] & (\inst5|Result [6] $ (\inst5|Result [4]))))

	.dataa(\inst5|Result [5]),
	.datab(\inst5|Result [7]),
	.datac(\inst5|Result [6]),
	.datad(\inst5|Result [4]),
	.cin(gnd),
	.combout(\inst|Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Mux0~0 .lut_mask = 16'h0110;
defparam \inst|Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y35_N28
cycloneii_lcell_comb \inst|Mux1~0 (
// Equation(s):
// \inst|Mux1~0_combout  = (\inst5|Result [4] $ (!\inst5|Result [5])) # (!\inst5|Result [6])

	.dataa(\inst5|Result [4]),
	.datab(\inst5|Result [5]),
	.datac(\inst5|Result [6]),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst|Mux1~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Mux1~0 .lut_mask = 16'h9F9F;
defparam \inst|Mux1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y35_N2
cycloneii_lcell_comb \inst|Mux2~0 (
// Equation(s):
// \inst|Mux2~0_combout  = (\inst5|Result [5] & (!\inst5|Result [6] & !\inst5|Result [4]))

	.dataa(\inst5|Result [5]),
	.datab(vcc),
	.datac(\inst5|Result [6]),
	.datad(\inst5|Result [4]),
	.cin(gnd),
	.combout(\inst|Mux2~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Mux2~0 .lut_mask = 16'h000A;
defparam \inst|Mux2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y35_N12
cycloneii_lcell_comb \inst|Mux3~0 (
// Equation(s):
// \inst|Mux3~0_combout  = (\inst5|Result [5] & (\inst5|Result [6] & \inst5|Result [4])) # (!\inst5|Result [5] & (\inst5|Result [6] $ (\inst5|Result [4])))

	.dataa(\inst5|Result [5]),
	.datab(vcc),
	.datac(\inst5|Result [6]),
	.datad(\inst5|Result [4]),
	.cin(gnd),
	.combout(\inst|Mux3~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Mux3~0 .lut_mask = 16'hA550;
defparam \inst|Mux3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y35_N22
cycloneii_lcell_comb \inst|Mux4~0 (
// Equation(s):
// \inst|Mux4~0_combout  = (\inst5|Result [4]) # ((!\inst5|Result [5] & \inst5|Result [6]))

	.dataa(\inst5|Result [5]),
	.datab(vcc),
	.datac(\inst5|Result [6]),
	.datad(\inst5|Result [4]),
	.cin(gnd),
	.combout(\inst|Mux4~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Mux4~0 .lut_mask = 16'hFF50;
defparam \inst|Mux4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y35_N16
cycloneii_lcell_comb \inst|Mux5~0 (
// Equation(s):
// \inst|Mux5~0_combout  = (!\inst5|Result [7] & ((\inst5|Result [5] & ((\inst5|Result [4]) # (!\inst5|Result [6]))) # (!\inst5|Result [5] & (!\inst5|Result [6] & \inst5|Result [4]))))

	.dataa(\inst5|Result [5]),
	.datab(\inst5|Result [7]),
	.datac(\inst5|Result [6]),
	.datad(\inst5|Result [4]),
	.cin(gnd),
	.combout(\inst|Mux5~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Mux5~0 .lut_mask = 16'h2302;
defparam \inst|Mux5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y35_N26
cycloneii_lcell_comb \inst|Mux6~0 (
// Equation(s):
// \inst|Mux6~0_combout  = (\inst5|Result [7]) # ((\inst5|Result [5] & ((!\inst5|Result [4]) # (!\inst5|Result [6]))) # (!\inst5|Result [5] & (\inst5|Result [6])))

	.dataa(\inst5|Result [5]),
	.datab(\inst5|Result [7]),
	.datac(\inst5|Result [6]),
	.datad(\inst5|Result [4]),
	.cin(gnd),
	.combout(\inst|Mux6~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Mux6~0 .lut_mask = 16'hDEFE;
defparam \inst|Mux6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_G13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \R_first[0]~I (
	.datain(!\inst6|Mux0~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(R_first[0]));
// synopsys translate_off
defparam \R_first[0]~I .input_async_reset = "none";
defparam \R_first[0]~I .input_power_up = "low";
defparam \R_first[0]~I .input_register_mode = "none";
defparam \R_first[0]~I .input_sync_reset = "none";
defparam \R_first[0]~I .oe_async_reset = "none";
defparam \R_first[0]~I .oe_power_up = "low";
defparam \R_first[0]~I .oe_register_mode = "none";
defparam \R_first[0]~I .oe_sync_reset = "none";
defparam \R_first[0]~I .operation_mode = "output";
defparam \R_first[0]~I .output_async_reset = "none";
defparam \R_first[0]~I .output_power_up = "low";
defparam \R_first[0]~I .output_register_mode = "none";
defparam \R_first[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \R_first[1]~I (
	.datain(\inst6|Mux1~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(R_first[1]));
// synopsys translate_off
defparam \R_first[1]~I .input_async_reset = "none";
defparam \R_first[1]~I .input_power_up = "low";
defparam \R_first[1]~I .input_register_mode = "none";
defparam \R_first[1]~I .input_sync_reset = "none";
defparam \R_first[1]~I .oe_async_reset = "none";
defparam \R_first[1]~I .oe_power_up = "low";
defparam \R_first[1]~I .oe_register_mode = "none";
defparam \R_first[1]~I .oe_sync_reset = "none";
defparam \R_first[1]~I .operation_mode = "output";
defparam \R_first[1]~I .output_async_reset = "none";
defparam \R_first[1]~I .output_power_up = "low";
defparam \R_first[1]~I .output_register_mode = "none";
defparam \R_first[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \R_first[2]~I (
	.datain(!\inst6|Mux2~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(R_first[2]));
// synopsys translate_off
defparam \R_first[2]~I .input_async_reset = "none";
defparam \R_first[2]~I .input_power_up = "low";
defparam \R_first[2]~I .input_register_mode = "none";
defparam \R_first[2]~I .input_sync_reset = "none";
defparam \R_first[2]~I .oe_async_reset = "none";
defparam \R_first[2]~I .oe_power_up = "low";
defparam \R_first[2]~I .oe_register_mode = "none";
defparam \R_first[2]~I .oe_sync_reset = "none";
defparam \R_first[2]~I .operation_mode = "output";
defparam \R_first[2]~I .output_async_reset = "none";
defparam \R_first[2]~I .output_power_up = "low";
defparam \R_first[2]~I .output_register_mode = "none";
defparam \R_first[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \R_first[3]~I (
	.datain(!\inst6|Mux3~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(R_first[3]));
// synopsys translate_off
defparam \R_first[3]~I .input_async_reset = "none";
defparam \R_first[3]~I .input_power_up = "low";
defparam \R_first[3]~I .input_register_mode = "none";
defparam \R_first[3]~I .input_sync_reset = "none";
defparam \R_first[3]~I .oe_async_reset = "none";
defparam \R_first[3]~I .oe_power_up = "low";
defparam \R_first[3]~I .oe_register_mode = "none";
defparam \R_first[3]~I .oe_sync_reset = "none";
defparam \R_first[3]~I .operation_mode = "output";
defparam \R_first[3]~I .output_async_reset = "none";
defparam \R_first[3]~I .output_power_up = "low";
defparam \R_first[3]~I .output_register_mode = "none";
defparam \R_first[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \R_first[4]~I (
	.datain(!\inst6|Mux4~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(R_first[4]));
// synopsys translate_off
defparam \R_first[4]~I .input_async_reset = "none";
defparam \R_first[4]~I .input_power_up = "low";
defparam \R_first[4]~I .input_register_mode = "none";
defparam \R_first[4]~I .input_sync_reset = "none";
defparam \R_first[4]~I .oe_async_reset = "none";
defparam \R_first[4]~I .oe_power_up = "low";
defparam \R_first[4]~I .oe_register_mode = "none";
defparam \R_first[4]~I .oe_sync_reset = "none";
defparam \R_first[4]~I .operation_mode = "output";
defparam \R_first[4]~I .output_async_reset = "none";
defparam \R_first[4]~I .output_power_up = "low";
defparam \R_first[4]~I .output_register_mode = "none";
defparam \R_first[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \R_first[5]~I (
	.datain(!\inst6|Mux5~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(R_first[5]));
// synopsys translate_off
defparam \R_first[5]~I .input_async_reset = "none";
defparam \R_first[5]~I .input_power_up = "low";
defparam \R_first[5]~I .input_register_mode = "none";
defparam \R_first[5]~I .input_sync_reset = "none";
defparam \R_first[5]~I .oe_async_reset = "none";
defparam \R_first[5]~I .oe_power_up = "low";
defparam \R_first[5]~I .oe_register_mode = "none";
defparam \R_first[5]~I .oe_sync_reset = "none";
defparam \R_first[5]~I .operation_mode = "output";
defparam \R_first[5]~I .output_async_reset = "none";
defparam \R_first[5]~I .output_power_up = "low";
defparam \R_first[5]~I .output_register_mode = "none";
defparam \R_first[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \R_first[6]~I (
	.datain(\inst6|Mux6~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(R_first[6]));
// synopsys translate_off
defparam \R_first[6]~I .input_async_reset = "none";
defparam \R_first[6]~I .input_power_up = "low";
defparam \R_first[6]~I .input_register_mode = "none";
defparam \R_first[6]~I .input_sync_reset = "none";
defparam \R_first[6]~I .oe_async_reset = "none";
defparam \R_first[6]~I .oe_power_up = "low";
defparam \R_first[6]~I .oe_register_mode = "none";
defparam \R_first[6]~I .oe_sync_reset = "none";
defparam \R_first[6]~I .operation_mode = "output";
defparam \R_first[6]~I .output_async_reset = "none";
defparam \R_first[6]~I .output_power_up = "low";
defparam \R_first[6]~I .output_register_mode = "none";
defparam \R_first[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \R_last[0]~I (
	.datain(!\inst|Mux0~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(R_last[0]));
// synopsys translate_off
defparam \R_last[0]~I .input_async_reset = "none";
defparam \R_last[0]~I .input_power_up = "low";
defparam \R_last[0]~I .input_register_mode = "none";
defparam \R_last[0]~I .input_sync_reset = "none";
defparam \R_last[0]~I .oe_async_reset = "none";
defparam \R_last[0]~I .oe_power_up = "low";
defparam \R_last[0]~I .oe_register_mode = "none";
defparam \R_last[0]~I .oe_sync_reset = "none";
defparam \R_last[0]~I .operation_mode = "output";
defparam \R_last[0]~I .output_async_reset = "none";
defparam \R_last[0]~I .output_power_up = "low";
defparam \R_last[0]~I .output_register_mode = "none";
defparam \R_last[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \R_last[1]~I (
	.datain(\inst|Mux1~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(R_last[1]));
// synopsys translate_off
defparam \R_last[1]~I .input_async_reset = "none";
defparam \R_last[1]~I .input_power_up = "low";
defparam \R_last[1]~I .input_register_mode = "none";
defparam \R_last[1]~I .input_sync_reset = "none";
defparam \R_last[1]~I .oe_async_reset = "none";
defparam \R_last[1]~I .oe_power_up = "low";
defparam \R_last[1]~I .oe_register_mode = "none";
defparam \R_last[1]~I .oe_sync_reset = "none";
defparam \R_last[1]~I .operation_mode = "output";
defparam \R_last[1]~I .output_async_reset = "none";
defparam \R_last[1]~I .output_power_up = "low";
defparam \R_last[1]~I .output_register_mode = "none";
defparam \R_last[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \R_last[2]~I (
	.datain(!\inst|Mux2~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(R_last[2]));
// synopsys translate_off
defparam \R_last[2]~I .input_async_reset = "none";
defparam \R_last[2]~I .input_power_up = "low";
defparam \R_last[2]~I .input_register_mode = "none";
defparam \R_last[2]~I .input_sync_reset = "none";
defparam \R_last[2]~I .oe_async_reset = "none";
defparam \R_last[2]~I .oe_power_up = "low";
defparam \R_last[2]~I .oe_register_mode = "none";
defparam \R_last[2]~I .oe_sync_reset = "none";
defparam \R_last[2]~I .operation_mode = "output";
defparam \R_last[2]~I .output_async_reset = "none";
defparam \R_last[2]~I .output_power_up = "low";
defparam \R_last[2]~I .output_register_mode = "none";
defparam \R_last[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \R_last[3]~I (
	.datain(!\inst|Mux3~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(R_last[3]));
// synopsys translate_off
defparam \R_last[3]~I .input_async_reset = "none";
defparam \R_last[3]~I .input_power_up = "low";
defparam \R_last[3]~I .input_register_mode = "none";
defparam \R_last[3]~I .input_sync_reset = "none";
defparam \R_last[3]~I .oe_async_reset = "none";
defparam \R_last[3]~I .oe_power_up = "low";
defparam \R_last[3]~I .oe_register_mode = "none";
defparam \R_last[3]~I .oe_sync_reset = "none";
defparam \R_last[3]~I .operation_mode = "output";
defparam \R_last[3]~I .output_async_reset = "none";
defparam \R_last[3]~I .output_power_up = "low";
defparam \R_last[3]~I .output_register_mode = "none";
defparam \R_last[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \R_last[4]~I (
	.datain(!\inst|Mux4~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(R_last[4]));
// synopsys translate_off
defparam \R_last[4]~I .input_async_reset = "none";
defparam \R_last[4]~I .input_power_up = "low";
defparam \R_last[4]~I .input_register_mode = "none";
defparam \R_last[4]~I .input_sync_reset = "none";
defparam \R_last[4]~I .oe_async_reset = "none";
defparam \R_last[4]~I .oe_power_up = "low";
defparam \R_last[4]~I .oe_register_mode = "none";
defparam \R_last[4]~I .oe_sync_reset = "none";
defparam \R_last[4]~I .operation_mode = "output";
defparam \R_last[4]~I .output_async_reset = "none";
defparam \R_last[4]~I .output_power_up = "low";
defparam \R_last[4]~I .output_register_mode = "none";
defparam \R_last[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \R_last[5]~I (
	.datain(!\inst|Mux5~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(R_last[5]));
// synopsys translate_off
defparam \R_last[5]~I .input_async_reset = "none";
defparam \R_last[5]~I .input_power_up = "low";
defparam \R_last[5]~I .input_register_mode = "none";
defparam \R_last[5]~I .input_sync_reset = "none";
defparam \R_last[5]~I .oe_async_reset = "none";
defparam \R_last[5]~I .oe_power_up = "low";
defparam \R_last[5]~I .oe_register_mode = "none";
defparam \R_last[5]~I .oe_sync_reset = "none";
defparam \R_last[5]~I .operation_mode = "output";
defparam \R_last[5]~I .output_async_reset = "none";
defparam \R_last[5]~I .output_power_up = "low";
defparam \R_last[5]~I .output_register_mode = "none";
defparam \R_last[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \R_last[6]~I (
	.datain(\inst|Mux6~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(R_last[6]));
// synopsys translate_off
defparam \R_last[6]~I .input_async_reset = "none";
defparam \R_last[6]~I .input_power_up = "low";
defparam \R_last[6]~I .input_register_mode = "none";
defparam \R_last[6]~I .input_sync_reset = "none";
defparam \R_last[6]~I .oe_async_reset = "none";
defparam \R_last[6]~I .oe_power_up = "low";
defparam \R_last[6]~I .oe_register_mode = "none";
defparam \R_last[6]~I .oe_sync_reset = "none";
defparam \R_last[6]~I .operation_mode = "output";
defparam \R_last[6]~I .output_async_reset = "none";
defparam \R_last[6]~I .output_power_up = "low";
defparam \R_last[6]~I .output_register_mode = "none";
defparam \R_last[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Sign[0]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Sign[0]));
// synopsys translate_off
defparam \Sign[0]~I .input_async_reset = "none";
defparam \Sign[0]~I .input_power_up = "low";
defparam \Sign[0]~I .input_register_mode = "none";
defparam \Sign[0]~I .input_sync_reset = "none";
defparam \Sign[0]~I .oe_async_reset = "none";
defparam \Sign[0]~I .oe_power_up = "low";
defparam \Sign[0]~I .oe_register_mode = "none";
defparam \Sign[0]~I .oe_sync_reset = "none";
defparam \Sign[0]~I .operation_mode = "output";
defparam \Sign[0]~I .output_async_reset = "none";
defparam \Sign[0]~I .output_power_up = "low";
defparam \Sign[0]~I .output_register_mode = "none";
defparam \Sign[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AD5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Sign[1]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Sign[1]));
// synopsys translate_off
defparam \Sign[1]~I .input_async_reset = "none";
defparam \Sign[1]~I .input_power_up = "low";
defparam \Sign[1]~I .input_register_mode = "none";
defparam \Sign[1]~I .input_sync_reset = "none";
defparam \Sign[1]~I .oe_async_reset = "none";
defparam \Sign[1]~I .oe_power_up = "low";
defparam \Sign[1]~I .oe_register_mode = "none";
defparam \Sign[1]~I .oe_sync_reset = "none";
defparam \Sign[1]~I .operation_mode = "output";
defparam \Sign[1]~I .output_async_reset = "none";
defparam \Sign[1]~I .output_power_up = "low";
defparam \Sign[1]~I .output_register_mode = "none";
defparam \Sign[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_M21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Sign[2]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Sign[2]));
// synopsys translate_off
defparam \Sign[2]~I .input_async_reset = "none";
defparam \Sign[2]~I .input_power_up = "low";
defparam \Sign[2]~I .input_register_mode = "none";
defparam \Sign[2]~I .input_sync_reset = "none";
defparam \Sign[2]~I .oe_async_reset = "none";
defparam \Sign[2]~I .oe_power_up = "low";
defparam \Sign[2]~I .oe_register_mode = "none";
defparam \Sign[2]~I .oe_sync_reset = "none";
defparam \Sign[2]~I .operation_mode = "output";
defparam \Sign[2]~I .output_async_reset = "none";
defparam \Sign[2]~I .output_power_up = "low";
defparam \Sign[2]~I .output_register_mode = "none";
defparam \Sign[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Sign[3]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Sign[3]));
// synopsys translate_off
defparam \Sign[3]~I .input_async_reset = "none";
defparam \Sign[3]~I .input_power_up = "low";
defparam \Sign[3]~I .input_register_mode = "none";
defparam \Sign[3]~I .input_sync_reset = "none";
defparam \Sign[3]~I .oe_async_reset = "none";
defparam \Sign[3]~I .oe_power_up = "low";
defparam \Sign[3]~I .oe_register_mode = "none";
defparam \Sign[3]~I .oe_sync_reset = "none";
defparam \Sign[3]~I .operation_mode = "output";
defparam \Sign[3]~I .output_async_reset = "none";
defparam \Sign[3]~I .output_power_up = "low";
defparam \Sign[3]~I .output_register_mode = "none";
defparam \Sign[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Sign[4]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Sign[4]));
// synopsys translate_off
defparam \Sign[4]~I .input_async_reset = "none";
defparam \Sign[4]~I .input_power_up = "low";
defparam \Sign[4]~I .input_register_mode = "none";
defparam \Sign[4]~I .input_sync_reset = "none";
defparam \Sign[4]~I .oe_async_reset = "none";
defparam \Sign[4]~I .oe_power_up = "low";
defparam \Sign[4]~I .oe_register_mode = "none";
defparam \Sign[4]~I .oe_sync_reset = "none";
defparam \Sign[4]~I .operation_mode = "output";
defparam \Sign[4]~I .output_async_reset = "none";
defparam \Sign[4]~I .output_power_up = "low";
defparam \Sign[4]~I .output_register_mode = "none";
defparam \Sign[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Sign[5]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Sign[5]));
// synopsys translate_off
defparam \Sign[5]~I .input_async_reset = "none";
defparam \Sign[5]~I .input_power_up = "low";
defparam \Sign[5]~I .input_register_mode = "none";
defparam \Sign[5]~I .input_sync_reset = "none";
defparam \Sign[5]~I .oe_async_reset = "none";
defparam \Sign[5]~I .oe_power_up = "low";
defparam \Sign[5]~I .oe_register_mode = "none";
defparam \Sign[5]~I .oe_sync_reset = "none";
defparam \Sign[5]~I .operation_mode = "output";
defparam \Sign[5]~I .output_async_reset = "none";
defparam \Sign[5]~I .output_power_up = "low";
defparam \Sign[5]~I .output_register_mode = "none";
defparam \Sign[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Sign[6]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Sign[6]));
// synopsys translate_off
defparam \Sign[6]~I .input_async_reset = "none";
defparam \Sign[6]~I .input_power_up = "low";
defparam \Sign[6]~I .input_register_mode = "none";
defparam \Sign[6]~I .input_sync_reset = "none";
defparam \Sign[6]~I .oe_async_reset = "none";
defparam \Sign[6]~I .oe_power_up = "low";
defparam \Sign[6]~I .oe_register_mode = "none";
defparam \Sign[6]~I .oe_sync_reset = "none";
defparam \Sign[6]~I .operation_mode = "output";
defparam \Sign[6]~I .output_async_reset = "none";
defparam \Sign[6]~I .output_power_up = "low";
defparam \Sign[6]~I .output_register_mode = "none";
defparam \Sign[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \student_id[0]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(student_id[0]));
// synopsys translate_off
defparam \student_id[0]~I .input_async_reset = "none";
defparam \student_id[0]~I .input_power_up = "low";
defparam \student_id[0]~I .input_register_mode = "none";
defparam \student_id[0]~I .input_sync_reset = "none";
defparam \student_id[0]~I .oe_async_reset = "none";
defparam \student_id[0]~I .oe_power_up = "low";
defparam \student_id[0]~I .oe_register_mode = "none";
defparam \student_id[0]~I .oe_sync_reset = "none";
defparam \student_id[0]~I .operation_mode = "output";
defparam \student_id[0]~I .output_async_reset = "none";
defparam \student_id[0]~I .output_power_up = "low";
defparam \student_id[0]~I .output_register_mode = "none";
defparam \student_id[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \student_id[1]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(student_id[1]));
// synopsys translate_off
defparam \student_id[1]~I .input_async_reset = "none";
defparam \student_id[1]~I .input_power_up = "low";
defparam \student_id[1]~I .input_register_mode = "none";
defparam \student_id[1]~I .input_sync_reset = "none";
defparam \student_id[1]~I .oe_async_reset = "none";
defparam \student_id[1]~I .oe_power_up = "low";
defparam \student_id[1]~I .oe_register_mode = "none";
defparam \student_id[1]~I .oe_sync_reset = "none";
defparam \student_id[1]~I .operation_mode = "output";
defparam \student_id[1]~I .output_async_reset = "none";
defparam \student_id[1]~I .output_power_up = "low";
defparam \student_id[1]~I .output_register_mode = "none";
defparam \student_id[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \student_id[2]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(student_id[2]));
// synopsys translate_off
defparam \student_id[2]~I .input_async_reset = "none";
defparam \student_id[2]~I .input_power_up = "low";
defparam \student_id[2]~I .input_register_mode = "none";
defparam \student_id[2]~I .input_sync_reset = "none";
defparam \student_id[2]~I .oe_async_reset = "none";
defparam \student_id[2]~I .oe_power_up = "low";
defparam \student_id[2]~I .oe_register_mode = "none";
defparam \student_id[2]~I .oe_sync_reset = "none";
defparam \student_id[2]~I .operation_mode = "output";
defparam \student_id[2]~I .output_async_reset = "none";
defparam \student_id[2]~I .output_power_up = "low";
defparam \student_id[2]~I .output_register_mode = "none";
defparam \student_id[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \student_id[3]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(student_id[3]));
// synopsys translate_off
defparam \student_id[3]~I .input_async_reset = "none";
defparam \student_id[3]~I .input_power_up = "low";
defparam \student_id[3]~I .input_register_mode = "none";
defparam \student_id[3]~I .input_sync_reset = "none";
defparam \student_id[3]~I .oe_async_reset = "none";
defparam \student_id[3]~I .oe_power_up = "low";
defparam \student_id[3]~I .oe_register_mode = "none";
defparam \student_id[3]~I .oe_sync_reset = "none";
defparam \student_id[3]~I .operation_mode = "output";
defparam \student_id[3]~I .output_async_reset = "none";
defparam \student_id[3]~I .output_power_up = "low";
defparam \student_id[3]~I .output_register_mode = "none";
defparam \student_id[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AE12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \student_id[4]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(student_id[4]));
// synopsys translate_off
defparam \student_id[4]~I .input_async_reset = "none";
defparam \student_id[4]~I .input_power_up = "low";
defparam \student_id[4]~I .input_register_mode = "none";
defparam \student_id[4]~I .input_sync_reset = "none";
defparam \student_id[4]~I .oe_async_reset = "none";
defparam \student_id[4]~I .oe_power_up = "low";
defparam \student_id[4]~I .oe_register_mode = "none";
defparam \student_id[4]~I .oe_sync_reset = "none";
defparam \student_id[4]~I .operation_mode = "output";
defparam \student_id[4]~I .output_async_reset = "none";
defparam \student_id[4]~I .output_power_up = "low";
defparam \student_id[4]~I .output_register_mode = "none";
defparam \student_id[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_M5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \student_id[5]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(student_id[5]));
// synopsys translate_off
defparam \student_id[5]~I .input_async_reset = "none";
defparam \student_id[5]~I .input_power_up = "low";
defparam \student_id[5]~I .input_register_mode = "none";
defparam \student_id[5]~I .input_sync_reset = "none";
defparam \student_id[5]~I .oe_async_reset = "none";
defparam \student_id[5]~I .oe_power_up = "low";
defparam \student_id[5]~I .oe_register_mode = "none";
defparam \student_id[5]~I .oe_sync_reset = "none";
defparam \student_id[5]~I .operation_mode = "output";
defparam \student_id[5]~I .output_async_reset = "none";
defparam \student_id[5]~I .output_power_up = "low";
defparam \student_id[5]~I .output_register_mode = "none";
defparam \student_id[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \student_id[6]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(student_id[6]));
// synopsys translate_off
defparam \student_id[6]~I .input_async_reset = "none";
defparam \student_id[6]~I .input_power_up = "low";
defparam \student_id[6]~I .input_register_mode = "none";
defparam \student_id[6]~I .input_sync_reset = "none";
defparam \student_id[6]~I .oe_async_reset = "none";
defparam \student_id[6]~I .oe_power_up = "low";
defparam \student_id[6]~I .oe_register_mode = "none";
defparam \student_id[6]~I .oe_sync_reset = "none";
defparam \student_id[6]~I .operation_mode = "output";
defparam \student_id[6]~I .output_async_reset = "none";
defparam \student_id[6]~I .output_power_up = "low";
defparam \student_id[6]~I .output_register_mode = "none";
defparam \student_id[6]~I .output_sync_reset = "none";
// synopsys translate_on

endmodule
